
---------- Begin Simulation Statistics ----------
final_tick                               1274677304000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                  63586                       # Simulator instruction rate (inst/s)
host_mem_usage                                 702508                       # Number of bytes of host memory used
host_op_rate                                    63772                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                 22593.17                       # Real time elapsed on the host
host_tick_rate                               56418704                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                  1436618376                       # Number of instructions simulated
sim_ops                                    1440822135                       # Number of ops (including micro ops) simulated
sim_seconds                                  1.274677                       # Number of seconds simulated
sim_ticks                                1274677304000                       # Number of ticks simulated
system.cpu0.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu0.branchPred.BTBHitPct            87.286662                       # BTB Hit Percentage
system.cpu0.branchPred.BTBHits              177465303                       # Number of BTB hits
system.cpu0.branchPred.BTBLookups           203313197                       # Number of BTB lookups
system.cpu0.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu0.branchPred.condIncorrect         13452046                       # Number of conditional branches incorrect
system.cpu0.branchPred.condPredicted        273065123                       # Number of conditional branches predicted
system.cpu0.branchPred.indirectHits          21644677                       # Number of indirect target hits.
system.cpu0.branchPred.indirectLookups       23130112                       # Number of indirect predictor lookups.
system.cpu0.branchPred.indirectMisses         1485435                       # Number of indirect misses.
system.cpu0.branchPred.lookups              345819593                       # Number of BP lookups
system.cpu0.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu0.branchPredindirectMispredicted      2187835                       # Number of mispredicted indirect branches.
system.cpu0.commit.amos                       2100294                       # Number of atomic instructions committed
system.cpu0.commit.branchMispredicts          8780565                       # The number of times a branch was mispredicted
system.cpu0.commit.branches                 329546460                       # Number of branches committed
system.cpu0.commit.bw_lim_events             35176746                       # number cycles where commit BW limit reached
system.cpu0.commit.commitNonSpecStalls        6309784                       # The number of times commit has been forced to stall to communicate backwards
system.cpu0.commit.commitSquashedInsts       65579746                       # The number of squashed insts skipped by commit
system.cpu0.commit.committedInsts          1316553516                       # Number of instructions committed
system.cpu0.commit.committedOps            1318657099                       # Number of ops (including micro ops) committed
system.cpu0.commit.committed_per_cycle::samples   2365762893                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::mean     0.557392                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::stdev     1.303649                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::0   1709061397     72.24%     72.24% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::1    406748642     17.19%     89.43% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::2     84934850      3.59%     93.02% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::3     88019717      3.72%     96.75% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::4     24845144      1.05%     97.80% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::5      8863219      0.37%     98.17% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::6      3923279      0.17%     98.34% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::7      4189899      0.18%     98.51% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::8     35176746      1.49%    100.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::total   2365762893                       # Number of insts commited each cycle
system.cpu0.commit.fp_insts                        46                       # Number of committed floating point instructions.
system.cpu0.commit.function_calls            25143533                       # Number of function calls committed.
system.cpu0.commit.int_insts               1273925166                       # Number of committed integer instructions.
system.cpu0.commit.loads                    405171689                       # Number of loads committed
system.cpu0.commit.membars                    4203741                       # Number of memory barriers committed
system.cpu0.commit.op_class_0::No_OpClass      4203747      0.32%      0.32% # Class of committed instruction
system.cpu0.commit.op_class_0::IntAlu       742065131     56.27%     56.59% # Class of committed instruction
system.cpu0.commit.op_class_0::IntMult       11831786      0.90%     57.49% # Class of committed instruction
system.cpu0.commit.op_class_0::IntDiv         2099835      0.16%     57.65% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatAdd             0      0.00%     57.65% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatCmp             4      0.00%     57.65% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatCvt            12      0.00%     57.65% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMult            0      0.00%     57.65% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMultAcc            0      0.00%     57.65% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatDiv             2      0.00%     57.65% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMisc            4      0.00%     57.65% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatSqrt            0      0.00%     57.65% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAdd              0      0.00%     57.65% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAddAcc            0      0.00%     57.65% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAlu              0      0.00%     57.65% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdCmp              0      0.00%     57.65% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdCvt              0      0.00%     57.65% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdMisc             0      0.00%     57.65% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdMult             0      0.00%     57.65% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdMultAcc            0      0.00%     57.65% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShift            0      0.00%     57.65% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShiftAcc            0      0.00%     57.65% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdDiv              0      0.00%     57.65% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSqrt             0      0.00%     57.65% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatAdd            0      0.00%     57.65% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatAlu            0      0.00%     57.65% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatCmp            0      0.00%     57.65% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatCvt            0      0.00%     57.65% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatDiv            0      0.00%     57.65% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatMisc            0      0.00%     57.65% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatMult            0      0.00%     57.65% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatMultAcc            0      0.00%     57.65% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatSqrt            0      0.00%     57.65% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdReduceAdd            0      0.00%     57.65% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdReduceAlu            0      0.00%     57.65% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdReduceCmp            0      0.00%     57.65% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     57.65% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     57.65% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAes              0      0.00%     57.65% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAesMix            0      0.00%     57.65% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha1Hash            0      0.00%     57.65% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha1Hash2            0      0.00%     57.65% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha256Hash            0      0.00%     57.65% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha256Hash2            0      0.00%     57.65% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShaSigma2            0      0.00%     57.65% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShaSigma3            0      0.00%     57.65% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdPredAlu            0      0.00%     57.65% # Class of committed instruction
system.cpu0.commit.op_class_0::MemRead      407271975     30.89%     88.53% # Class of committed instruction
system.cpu0.commit.op_class_0::MemWrite     151184579     11.47%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMemRead            8      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMemWrite           16      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::total       1318657099                       # Class of committed instruction
system.cpu0.commit.refs                     558456578                       # Number of memory references committed
system.cpu0.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu0.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu0.committedInsts                 1316553516                       # Number of Instructions Simulated
system.cpu0.committedOps                   1318657099                       # Number of Ops (including micro ops) Simulated
system.cpu0.cpi                              1.930990                       # CPI: Cycles Per Instruction
system.cpu0.cpi_total                        1.930990                       # CPI: Total CPI of All Threads
system.cpu0.decode.BlockedCycles            443634491                       # Number of cycles decode is blocked
system.cpu0.decode.BranchMispred              4724103                       # Number of times decode detected a branch misprediction
system.cpu0.decode.BranchResolved           176568165                       # Number of times decode resolved a branch
system.cpu0.decode.DecodedInsts            1406055401                       # Number of instructions handled by decode
system.cpu0.decode.IdleCycles               945084692                       # Number of cycles decode is idle
system.cpu0.decode.RunCycles                975987040                       # Number of cycles decode is running
system.cpu0.decode.SquashCycles               8791848                       # Number of cycles decode is squashing
system.cpu0.decode.SquashedInsts              8183849                       # Number of squashed instructions handled by decode
system.cpu0.decode.UnblockCycles              6071527                       # Number of cycles decode is unblocking
system.cpu0.dtb.accesses                            0                       # DTB accesses
system.cpu0.dtb.hits                                0                       # DTB hits
system.cpu0.dtb.misses                              0                       # DTB misses
system.cpu0.dtb.read_accesses                       0                       # DTB read accesses
system.cpu0.dtb.read_hits                           0                       # DTB read hits
system.cpu0.dtb.read_misses                         0                       # DTB read misses
system.cpu0.dtb.write_accesses                      0                       # DTB write accesses
system.cpu0.dtb.write_hits                          0                       # DTB write hits
system.cpu0.dtb.write_misses                        0                       # DTB write misses
system.cpu0.fetch.Branches                  345819593                       # Number of branches that fetch encountered
system.cpu0.fetch.CacheLines                248765642                       # Number of cache lines fetched
system.cpu0.fetch.Cycles                   1429318549                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu0.fetch.IcacheSquashes              5012156                       # Number of outstanding Icache misses that were squashed
system.cpu0.fetch.IcacheWaitRetryStallCycles          246                       # Number of stall cycles due to full MSHR
system.cpu0.fetch.Insts                    1423397872                       # Number of instructions fetch has processed
system.cpu0.fetch.MiscStallCycles                  36                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu0.fetch.PendingTrapStallCycles           87                       # Number of stall cycles due to pending traps
system.cpu0.fetch.SquashCycles               26926686                       # Number of cycles fetch has spent squashing
system.cpu0.fetch.branchRate                 0.136029                       # Number of branch fetches per cycle
system.cpu0.fetch.icacheStallCycles         936787337                       # Number of cycles fetch is stalled on an Icache miss
system.cpu0.fetch.predictedBranches         199109980                       # Number of branches that fetch has predicted taken
system.cpu0.fetch.rate                       0.559896                       # Number of inst fetches per cycle
system.cpu0.fetch.rateDist::samples        2379569598                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::mean             0.599059                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::stdev            0.875497                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::0              1361242872     57.21%     57.21% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::1               754676421     31.71%     88.92% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::2               156800952      6.59%     95.51% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::3                89949309      3.78%     99.29% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::4                 7749345      0.33%     99.62% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::5                 4836584      0.20%     99.82% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::6                  107760      0.00%     99.82% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::7                 2101696      0.09%     99.91% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::8                 2104659      0.09%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::max_value               8                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::total          2379569598                       # Number of instructions fetched each cycle (Total)
system.cpu0.fp_regfile_reads                       40                       # number of floating regfile reads
system.cpu0.fp_regfile_writes                      22                       # number of floating regfile writes
system.cpu0.idleCycles                      162682646                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu0.iew.branchMispredicts             8905155                       # Number of branch mispredicts detected at execute
system.cpu0.iew.exec_branches               336249337                       # Number of branches executed
system.cpu0.iew.exec_nop                            0                       # number of nop insts executed
system.cpu0.iew.exec_rate                    0.538855                       # Inst execution rate
system.cpu0.iew.exec_refs                   586578981                       # number of memory reference insts executed
system.cpu0.iew.exec_stores                 155845267                       # Number of stores executed
system.cpu0.iew.exec_swp                            0                       # number of swp insts executed
system.cpu0.iew.iewBlockCycles              363635605                       # Number of cycles IEW is blocking
system.cpu0.iew.iewDispLoadInsts            431068251                       # Number of dispatched load instructions
system.cpu0.iew.iewDispNonSpecInsts           2106254                       # Number of dispatched non-speculative instructions
system.cpu0.iew.iewDispSquashedInsts          3232838                       # Number of squashed instructions skipped by dispatch
system.cpu0.iew.iewDispStoreInsts           158001022                       # Number of dispatched store instructions
system.cpu0.iew.iewDispatchedInsts         1384165542                       # Number of instructions dispatched to IQ
system.cpu0.iew.iewExecLoadInsts            430733714                       # Number of load instructions executed
system.cpu0.iew.iewExecSquashedInsts          9058252                       # Number of squashed instructions skipped in execute
system.cpu0.iew.iewExecutedInsts           1369906155                       # Number of executed instructions
system.cpu0.iew.iewIQFullEvents               1797145                       # Number of times the IQ has become full, causing a stall
system.cpu0.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu0.iew.iewLSQFullEvents              8277458                       # Number of times the LSQ has become full, causing a stall
system.cpu0.iew.iewSquashCycles               8791848                       # Number of cycles IEW is squashing
system.cpu0.iew.iewUnblockCycles             12389342                       # Number of cycles IEW is unblocking
system.cpu0.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu0.iew.lsq.thread0.cacheBlocked       185850                       # Number of times an access to memory failed due to the cache being blocked
system.cpu0.iew.lsq.thread0.forwLoads        20081999                       # Number of loads that had data forwarded from stores
system.cpu0.iew.lsq.thread0.ignoredResponses        38235                       # Number of memory responses ignored because the instruction is squashed
system.cpu0.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu0.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu0.iew.lsq.thread0.memOrderViolation        11709                       # Number of memory ordering violations
system.cpu0.iew.lsq.thread0.rescheduledLoads      4784268                       # Number of loads that were rescheduled
system.cpu0.iew.lsq.thread0.squashedLoads     25896562                       # Number of loads squashed
system.cpu0.iew.lsq.thread0.squashedStores      4716133                       # Number of stores squashed
system.cpu0.iew.memOrderViolationEvents         11709                       # Number of memory order violations
system.cpu0.iew.predictedNotTakenIncorrect       738415                       # Number of branches that were predicted not taken incorrectly
system.cpu0.iew.predictedTakenIncorrect       8166740                       # Number of branches that were predicted taken incorrectly
system.cpu0.iew.wb_consumers                577351952                       # num instructions consuming a value
system.cpu0.iew.wb_count                   1358668535                       # cumulative count of insts written-back
system.cpu0.iew.wb_fanout                    0.899542                       # average fanout of values written-back
system.cpu0.iew.wb_producers                519352200                       # num instructions producing a value
system.cpu0.iew.wb_rate                      0.534435                       # insts written-back per cycle
system.cpu0.iew.wb_sent                    1358751611                       # cumulative count of insts sent to commit
system.cpu0.int_regfile_reads              1680831512                       # number of integer regfile reads
system.cpu0.int_regfile_writes              876304104                       # number of integer regfile writes
system.cpu0.ipc                              0.517869                       # IPC: Instructions Per Cycle
system.cpu0.ipc_total                        0.517869                       # IPC: Total IPC of All Threads
system.cpu0.iq.FU_type_0::No_OpClass          4205629      0.30%      0.30% # Type of FU issued
system.cpu0.iq.FU_type_0::IntAlu            770020950     55.84%     56.15% # Type of FU issued
system.cpu0.iq.FU_type_0::IntMult            11832905      0.86%     57.00% # Type of FU issued
system.cpu0.iq.FU_type_0::IntDiv              2100429      0.15%     57.16% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatAdd                  0      0.00%     57.16% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatCmp                  4      0.00%     57.16% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatCvt                 12      0.00%     57.16% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMult                 0      0.00%     57.16% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMultAcc              0      0.00%     57.16% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatDiv                  2      0.00%     57.16% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMisc                 4      0.00%     57.16% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatSqrt                 0      0.00%     57.16% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAdd                   0      0.00%     57.16% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAddAcc                0      0.00%     57.16% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAlu                   0      0.00%     57.16% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdCmp                   0      0.00%     57.16% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdCvt                   0      0.00%     57.16% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdMisc                  0      0.00%     57.16% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdMult                  0      0.00%     57.16% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdMultAcc               0      0.00%     57.16% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShift                 0      0.00%     57.16% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShiftAcc              0      0.00%     57.16% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdDiv                   0      0.00%     57.16% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSqrt                  0      0.00%     57.16% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatAdd              0      0.00%     57.16% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatAlu              0      0.00%     57.16% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatCmp              0      0.00%     57.16% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatCvt              0      0.00%     57.16% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatDiv              0      0.00%     57.16% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatMisc             0      0.00%     57.16% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatMult             0      0.00%     57.16% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     57.16% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatSqrt             0      0.00%     57.16% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdReduceAdd             0      0.00%     57.16% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdReduceAlu             0      0.00%     57.16% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdReduceCmp             0      0.00%     57.16% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     57.16% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     57.16% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAes                   0      0.00%     57.16% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAesMix                0      0.00%     57.16% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha1Hash              0      0.00%     57.16% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha1Hash2             0      0.00%     57.16% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha256Hash            0      0.00%     57.16% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha256Hash2            0      0.00%     57.16% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShaSigma2             0      0.00%     57.16% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShaSigma3             0      0.00%     57.16% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdPredAlu               0      0.00%     57.16% # Type of FU issued
system.cpu0.iq.FU_type_0::MemRead           435365148     31.57%     88.73% # Type of FU issued
system.cpu0.iq.FU_type_0::MemWrite          155439301     11.27%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMemRead              8      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMemWrite            16      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::IprAccess                 0      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::InstPrefetch              0      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::total            1378964408                       # Type of FU issued
system.cpu0.iq.fp_alu_accesses                     48                       # Number of floating point alu accesses
system.cpu0.iq.fp_inst_queue_reads                 94                       # Number of floating instruction queue reads
system.cpu0.iq.fp_inst_queue_wakeup_accesses           46                       # Number of floating instruction queue wakeup accesses
system.cpu0.iq.fp_inst_queue_writes                50                       # Number of floating instruction queue writes
system.cpu0.iq.fu_busy_cnt                    2816389                       # FU busy when requested
system.cpu0.iq.fu_busy_rate                  0.002042                       # FU busy rate (busy events/executed inst)
system.cpu0.iq.fu_full::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::IntAlu                 519078     18.43%     18.43% # attempts to use FU when none available
system.cpu0.iq.fu_full::IntMult                     0      0.00%     18.43% # attempts to use FU when none available
system.cpu0.iq.fu_full::IntDiv                      0      0.00%     18.43% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatAdd                    0      0.00%     18.43% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatCmp                    0      0.00%     18.43% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatCvt                    0      0.00%     18.43% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMult                   0      0.00%     18.43% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMultAcc                0      0.00%     18.43% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatDiv                    0      0.00%     18.43% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMisc                   0      0.00%     18.43% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatSqrt                   0      0.00%     18.43% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAdd                     0      0.00%     18.43% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAddAcc                  0      0.00%     18.43% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAlu                     0      0.00%     18.43% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdCmp                     0      0.00%     18.43% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdCvt                     0      0.00%     18.43% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdMisc                    0      0.00%     18.43% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdMult                    0      0.00%     18.43% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdMultAcc                 0      0.00%     18.43% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShift                   0      0.00%     18.43% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShiftAcc                0      0.00%     18.43% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdDiv                     0      0.00%     18.43% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSqrt                    0      0.00%     18.43% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatAdd                0      0.00%     18.43% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatAlu                0      0.00%     18.43% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatCmp                0      0.00%     18.43% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatCvt                0      0.00%     18.43% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatDiv                0      0.00%     18.43% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatMisc               0      0.00%     18.43% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatMult               0      0.00%     18.43% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatMultAcc            0      0.00%     18.43% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatSqrt               0      0.00%     18.43% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdReduceAdd               0      0.00%     18.43% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdReduceAlu               0      0.00%     18.43% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdReduceCmp               0      0.00%     18.43% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatReduceAdd            0      0.00%     18.43% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatReduceCmp            0      0.00%     18.43% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAes                     0      0.00%     18.43% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAesMix                  0      0.00%     18.43% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha1Hash                0      0.00%     18.43% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha1Hash2               0      0.00%     18.43% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha256Hash              0      0.00%     18.43% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha256Hash2             0      0.00%     18.43% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShaSigma2               0      0.00%     18.43% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShaSigma3               0      0.00%     18.43% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdPredAlu                 0      0.00%     18.43% # attempts to use FU when none available
system.cpu0.iq.fu_full::MemRead               1891128     67.15%     85.58% # attempts to use FU when none available
system.cpu0.iq.fu_full::MemWrite               406181     14.42%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMemRead                0      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMemWrite               2      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.int_alu_accesses            1377575120                       # Number of integer alu accesses
system.cpu0.iq.int_inst_queue_reads        5140530057                       # Number of integer instruction queue reads
system.cpu0.iq.int_inst_queue_wakeup_accesses   1358668489                       # Number of integer instruction queue wakeup accesses
system.cpu0.iq.int_inst_queue_writes       1449685184                       # Number of integer instruction queue writes
system.cpu0.iq.iqInstsAdded                1377855364                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu0.iq.iqInstsIssued               1378964408                       # Number of instructions issued
system.cpu0.iq.iqNonSpecInstsAdded            6310178                       # Number of non-speculative instructions added to the IQ
system.cpu0.iq.iqSquashedInstsExamined       65508439                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu0.iq.iqSquashedInstsIssued           215349                       # Number of squashed instructions issued
system.cpu0.iq.iqSquashedNonSpecRemoved           394                       # Number of squashed non-spec instructions that were removed
system.cpu0.iq.iqSquashedOperandsExamined     26400210                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu0.iq.issued_per_cycle::samples   2379569598                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::mean        0.579502                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::stdev       0.803392                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::0         1373934640     57.74%     57.74% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::1          704299365     29.60%     87.34% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::2          249741590     10.50%     97.83% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::3           39332618      1.65%     99.48% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::4            7143099      0.30%     99.78% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::5            3020873      0.13%     99.91% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::6            1377946      0.06%     99.97% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::7             516164      0.02%     99.99% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::8             203303      0.01%    100.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::total     2379569598                       # Number of insts issued each cycle
system.cpu0.iq.rate                          0.542418                       # Inst issue rate
system.cpu0.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu0.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu0.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu0.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu0.itb.accesses                            0                       # DTB accesses
system.cpu0.itb.hits                                0                       # DTB hits
system.cpu0.itb.misses                              0                       # DTB misses
system.cpu0.itb.read_accesses                       0                       # DTB read accesses
system.cpu0.itb.read_hits                           0                       # DTB read hits
system.cpu0.itb.read_misses                         0                       # DTB read misses
system.cpu0.itb.write_accesses                      0                       # DTB write accesses
system.cpu0.itb.write_hits                          0                       # DTB write hits
system.cpu0.itb.write_misses                        0                       # DTB write misses
system.cpu0.memDep0.conflictingLoads         18117764                       # Number of conflicting loads.
system.cpu0.memDep0.conflictingStores         1826965                       # Number of conflicting stores.
system.cpu0.memDep0.insertedLoads           431068251                       # Number of loads inserted to the mem dependence unit.
system.cpu0.memDep0.insertedStores          158001022                       # Number of stores inserted to the mem dependence unit.
system.cpu0.misc_regfile_reads                   1898                       # number of misc regfile reads
system.cpu0.misc_regfile_writes                    22                       # number of misc regfile writes
system.cpu0.numCycles                      2542252244                       # number of cpu cycles simulated
system.cpu0.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu0.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu0.quiesceCycles                     7102488                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu0.rename.BlockCycles              392317139                       # Number of cycles rename is blocking
system.cpu0.rename.CommittedMaps            845199395                       # Number of HB maps that are committed
system.cpu0.rename.IQFullEvents              14931456                       # Number of times rename has blocked due to IQ full
system.cpu0.rename.IdleCycles               957065650                       # Number of cycles rename is idle
system.cpu0.rename.LQFullEvents              12346649                       # Number of times rename has blocked due to LQ full
system.cpu0.rename.ROBFullEvents                26011                       # Number of times rename has blocked due to ROB full
system.cpu0.rename.RenameLookups           1714772976                       # Number of register rename lookups that rename has made
system.cpu0.rename.RenamedInsts            1396343573                       # Number of instructions processed by rename
system.cpu0.rename.RenamedOperands          905887735                       # Number of destination operands rename has renamed
system.cpu0.rename.RunCycles                968764809                       # Number of cycles rename is running
system.cpu0.rename.SQFullEvents              24729570                       # Number of times rename has blocked due to SQ full
system.cpu0.rename.SquashCycles               8791848                       # Number of cycles rename is squashing
system.cpu0.rename.UnblockCycles             52467771                       # Number of cycles rename is unblocking
system.cpu0.rename.UndoneMaps                60688332                       # Number of HB maps that are undone due to squashing
system.cpu0.rename.fp_rename_lookups               40                       # Number of floating rename lookups
system.cpu0.rename.int_rename_lookups      1714772936                       # Number of integer rename lookups
system.cpu0.rename.serializeStallCycles        162381                       # count of cycles rename stalled for serializing inst
system.cpu0.rename.serializingInsts              5911                       # count of serializing insts renamed
system.cpu0.rename.skidInsts                 31215452                       # count of insts added to the skid buffer
system.cpu0.rename.tempSerializingInsts          5905                       # count of temporary serializing insts renamed
system.cpu0.rob.rob_reads                  3714798838                       # The number of ROB reads
system.cpu0.rob.rob_writes                 2782308571                       # The number of ROB writes
system.cpu0.timesIdled                       29865969                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu0.workload.numSyscalls                 1865                       # Number of system calls
system.cpu1.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu1.branchPred.BTBHitPct            82.991358                       # BTB Hit Percentage
system.cpu1.branchPred.BTBHits               20714169                       # Number of BTB hits
system.cpu1.branchPred.BTBLookups            24959429                       # Number of BTB lookups
system.cpu1.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu1.branchPred.condIncorrect          2786882                       # Number of conditional branches incorrect
system.cpu1.branchPred.condPredicted         30661202                       # Number of conditional branches predicted
system.cpu1.branchPred.indirectHits           1072194                       # Number of indirect target hits.
system.cpu1.branchPred.indirectLookups        1094180                       # Number of indirect predictor lookups.
system.cpu1.branchPred.indirectMisses           21986                       # Number of indirect misses.
system.cpu1.branchPred.lookups               35273200                       # Number of BP lookups
system.cpu1.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu1.branchPredindirectMispredicted        48288                       # Number of mispredicted indirect branches.
system.cpu1.commit.amos                       2099996                       # Number of atomic instructions committed
system.cpu1.commit.branchMispredicts          1983454                       # The number of times a branch was mispredicted
system.cpu1.commit.branches                  28119081                       # Number of branches committed
system.cpu1.commit.bw_lim_events              3991508                       # number cycles where commit BW limit reached
system.cpu1.commit.commitNonSpecStalls        6300671                       # The number of times commit has been forced to stall to communicate backwards
system.cpu1.commit.commitSquashedInsts       16753995                       # The number of squashed insts skipped by commit
system.cpu1.commit.committedInsts           120064860                       # Number of instructions committed
system.cpu1.commit.committedOps             122165036                       # Number of ops (including micro ops) committed
system.cpu1.commit.committed_per_cycle::samples    467596213                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::mean     0.261262                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::stdev     1.024167                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::0    417908014     89.37%     89.37% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::1     24617305      5.26%     94.64% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::2      8847404      1.89%     96.53% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::3      7030044      1.50%     98.03% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::4      1964883      0.42%     98.45% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::5       772859      0.17%     98.62% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::6      2142472      0.46%     99.08% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::7       321724      0.07%     99.15% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::8      3991508      0.85%    100.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::total    467596213                       # Number of insts commited each cycle
system.cpu1.commit.fp_insts                        12                       # Number of committed floating point instructions.
system.cpu1.commit.function_calls             1797963                       # Number of function calls committed.
system.cpu1.commit.int_insts                116602192                       # Number of committed integer instructions.
system.cpu1.commit.loads                     30175784                       # Number of loads committed
system.cpu1.commit.membars                    4200120                       # Number of memory barriers committed
system.cpu1.commit.op_class_0::No_OpClass      4200120      3.44%      3.44% # Class of committed instruction
system.cpu1.commit.op_class_0::IntAlu        76667461     62.76%     66.20% # Class of committed instruction
system.cpu1.commit.op_class_0::IntMult             44      0.00%     66.20% # Class of committed instruction
system.cpu1.commit.op_class_0::IntDiv              88      0.00%     66.20% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatAdd             0      0.00%     66.20% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatCmp             0      0.00%     66.20% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatCvt             0      0.00%     66.20% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMult            0      0.00%     66.20% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMultAcc            0      0.00%     66.20% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatDiv             0      0.00%     66.20% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMisc            0      0.00%     66.20% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatSqrt            0      0.00%     66.20% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAdd              0      0.00%     66.20% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAddAcc            0      0.00%     66.20% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAlu              0      0.00%     66.20% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdCmp              0      0.00%     66.20% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdCvt              0      0.00%     66.20% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdMisc             0      0.00%     66.20% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdMult             0      0.00%     66.20% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdMultAcc            0      0.00%     66.20% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShift            0      0.00%     66.20% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShiftAcc            0      0.00%     66.20% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdDiv              0      0.00%     66.20% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSqrt             0      0.00%     66.20% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatAdd            0      0.00%     66.20% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatAlu            0      0.00%     66.20% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatCmp            0      0.00%     66.20% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatCvt            0      0.00%     66.20% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatDiv            0      0.00%     66.20% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatMisc            0      0.00%     66.20% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatMult            0      0.00%     66.20% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatMultAcc            0      0.00%     66.20% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatSqrt            0      0.00%     66.20% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdReduceAdd            0      0.00%     66.20% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdReduceAlu            0      0.00%     66.20% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdReduceCmp            0      0.00%     66.20% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     66.20% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     66.20% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAes              0      0.00%     66.20% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAesMix            0      0.00%     66.20% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha1Hash            0      0.00%     66.20% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha1Hash2            0      0.00%     66.20% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha256Hash            0      0.00%     66.20% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha256Hash2            0      0.00%     66.20% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShaSigma2            0      0.00%     66.20% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShaSigma3            0      0.00%     66.20% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdPredAlu            0      0.00%     66.20% # Class of committed instruction
system.cpu1.commit.op_class_0::MemRead       32275780     26.42%     92.62% # Class of committed instruction
system.cpu1.commit.op_class_0::MemWrite       9021531      7.38%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMemRead            0      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMemWrite           12      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::total        122165036                       # Class of committed instruction
system.cpu1.commit.refs                      41297323                       # Number of memory references committed
system.cpu1.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu1.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu1.committedInsts                  120064860                       # Number of Instructions Simulated
system.cpu1.committedOps                    122165036                       # Number of Ops (including micro ops) Simulated
system.cpu1.cpi                              3.928242                       # CPI: Cycles Per Instruction
system.cpu1.cpi_total                        3.928242                       # CPI: Total CPI of All Threads
system.cpu1.decode.BlockedCycles            373646117                       # Number of cycles decode is blocked
system.cpu1.decode.BranchMispred               881636                       # Number of times decode detected a branch misprediction
system.cpu1.decode.BranchResolved            19766016                       # Number of times decode resolved a branch
system.cpu1.decode.DecodedInsts             145681441                       # Number of instructions handled by decode
system.cpu1.decode.IdleCycles                23388015                       # Number of cycles decode is idle
system.cpu1.decode.RunCycles                 66811724                       # Number of cycles decode is running
system.cpu1.decode.SquashCycles               1984997                       # Number of cycles decode is squashing
system.cpu1.decode.SquashedInsts              2065876                       # Number of squashed instructions handled by decode
system.cpu1.decode.UnblockCycles              5160634                       # Number of cycles decode is unblocking
system.cpu1.dtb.accesses                            0                       # DTB accesses
system.cpu1.dtb.hits                                0                       # DTB hits
system.cpu1.dtb.misses                              0                       # DTB misses
system.cpu1.dtb.read_accesses                       0                       # DTB read accesses
system.cpu1.dtb.read_hits                           0                       # DTB read hits
system.cpu1.dtb.read_misses                         0                       # DTB read misses
system.cpu1.dtb.write_accesses                      0                       # DTB write accesses
system.cpu1.dtb.write_hits                          0                       # DTB write hits
system.cpu1.dtb.write_misses                        0                       # DTB write misses
system.cpu1.fetch.Branches                   35273200                       # Number of branches that fetch encountered
system.cpu1.fetch.CacheLines                 21656486                       # Number of cache lines fetched
system.cpu1.fetch.Cycles                    444871910                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu1.fetch.IcacheSquashes               203071                       # Number of outstanding Icache misses that were squashed
system.cpu1.fetch.Insts                     151173144                       # Number of instructions fetch has processed
system.cpu1.fetch.MiscStallCycles                   1                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu1.fetch.SquashCycles                5576850                       # Number of cycles fetch has spent squashing
system.cpu1.fetch.branchRate                 0.074788                       # Number of branch fetches per cycle
system.cpu1.fetch.icacheStallCycles          23331151                       # Number of cycles fetch is stalled on an Icache miss
system.cpu1.fetch.predictedBranches          21786363                       # Number of branches that fetch has predicted taken
system.cpu1.fetch.rate                       0.320524                       # Number of inst fetches per cycle
system.cpu1.fetch.rateDist::samples         470991487                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::mean             0.325428                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::stdev            0.751899                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::0               373846581     79.37%     79.37% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::1                61304106     13.02%     92.39% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::2                19876057      4.22%     96.61% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::3                12275291      2.61%     99.22% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::4                 3121239      0.66%     99.88% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::5                  503539      0.11%     99.99% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::6                   63909      0.01%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::7                     549      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::8                     216      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::max_value               8                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::total           470991487                       # Number of instructions fetched each cycle (Total)
system.cpu1.fp_regfile_reads                       12                       # number of floating regfile reads
system.cpu1.idleCycles                         652346                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu1.iew.branchMispredicts             2083221                       # Number of branch mispredicts detected at execute
system.cpu1.iew.exec_branches                30582027                       # Number of branches executed
system.cpu1.iew.exec_nop                            0                       # number of nop insts executed
system.cpu1.iew.exec_rate                    0.283366                       # Inst execution rate
system.cpu1.iew.exec_refs                    45608230                       # number of memory reference insts executed
system.cpu1.iew.exec_stores                  11547323                       # Number of stores executed
system.cpu1.iew.exec_swp                            0                       # number of swp insts executed
system.cpu1.iew.iewBlockCycles              310893183                       # Number of cycles IEW is blocking
system.cpu1.iew.iewDispLoadInsts             34905828                       # Number of dispatched load instructions
system.cpu1.iew.iewDispNonSpecInsts           2100667                       # Number of dispatched non-speculative instructions
system.cpu1.iew.iewDispSquashedInsts          1972283                       # Number of squashed instructions skipped by dispatch
system.cpu1.iew.iewDispStoreInsts            11938967                       # Number of dispatched store instructions
system.cpu1.iew.iewDispatchedInsts          138874040                       # Number of instructions dispatched to IQ
system.cpu1.iew.iewExecLoadInsts             34060907                       # Number of load instructions executed
system.cpu1.iew.iewExecSquashedInsts          2011702                       # Number of squashed instructions skipped in execute
system.cpu1.iew.iewExecutedInsts            133647696                       # Number of executed instructions
system.cpu1.iew.iewIQFullEvents               1837625                       # Number of times the IQ has become full, causing a stall
system.cpu1.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu1.iew.iewLSQFullEvents              6397129                       # Number of times the LSQ has become full, causing a stall
system.cpu1.iew.iewSquashCycles               1984997                       # Number of cycles IEW is squashing
system.cpu1.iew.iewUnblockCycles             10577095                       # Number of cycles IEW is unblocking
system.cpu1.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu1.iew.lsq.thread0.cacheBlocked        89267                       # Number of times an access to memory failed due to the cache being blocked
system.cpu1.iew.lsq.thread0.forwLoads         1067208                       # Number of loads that had data forwarded from stores
system.cpu1.iew.lsq.thread0.ignoredResponses        31851                       # Number of memory responses ignored because the instruction is squashed
system.cpu1.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu1.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu1.iew.lsq.thread0.memOrderViolation         2046                       # Number of memory ordering violations
system.cpu1.iew.lsq.thread0.rescheduledLoads        14625                       # Number of loads that were rescheduled
system.cpu1.iew.lsq.thread0.squashedLoads      4730044                       # Number of loads squashed
system.cpu1.iew.lsq.thread0.squashedStores       817428                       # Number of stores squashed
system.cpu1.iew.memOrderViolationEvents          2046                       # Number of memory order violations
system.cpu1.iew.predictedNotTakenIncorrect       538209                       # Number of branches that were predicted not taken incorrectly
system.cpu1.iew.predictedTakenIncorrect       1545012                       # Number of branches that were predicted taken incorrectly
system.cpu1.iew.wb_consumers                 75416711                       # num instructions consuming a value
system.cpu1.iew.wb_count                    132119817                       # cumulative count of insts written-back
system.cpu1.iew.wb_fanout                    0.855809                       # average fanout of values written-back
system.cpu1.iew.wb_producers                 64542336                       # num instructions producing a value
system.cpu1.iew.wb_rate                      0.280126                       # insts written-back per cycle
system.cpu1.iew.wb_sent                     132185721                       # cumulative count of insts sent to commit
system.cpu1.int_regfile_reads               169551509                       # number of integer regfile reads
system.cpu1.int_regfile_writes               88977750                       # number of integer regfile writes
system.cpu1.ipc                              0.254567                       # IPC: Instructions Per Cycle
system.cpu1.ipc_total                        0.254567                       # IPC: Total IPC of All Threads
system.cpu1.iq.FU_type_0::No_OpClass          4200224      3.10%      3.10% # Type of FU issued
system.cpu1.iq.FU_type_0::IntAlu             85296667     62.88%     65.97% # Type of FU issued
system.cpu1.iq.FU_type_0::IntMult                  45      0.00%     65.97% # Type of FU issued
system.cpu1.iq.FU_type_0::IntDiv                   90      0.00%     65.97% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatAdd                  0      0.00%     65.97% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatCmp                  0      0.00%     65.97% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatCvt                  0      0.00%     65.97% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMult                 0      0.00%     65.97% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMultAcc              0      0.00%     65.97% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatDiv                  0      0.00%     65.97% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMisc                 0      0.00%     65.97% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatSqrt                 0      0.00%     65.97% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAdd                   0      0.00%     65.97% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAddAcc                0      0.00%     65.97% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAlu                   0      0.00%     65.97% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdCmp                   0      0.00%     65.97% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdCvt                   0      0.00%     65.97% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdMisc                  0      0.00%     65.97% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdMult                  0      0.00%     65.97% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdMultAcc               0      0.00%     65.97% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShift                 0      0.00%     65.97% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShiftAcc              0      0.00%     65.97% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdDiv                   0      0.00%     65.97% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSqrt                  0      0.00%     65.97% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatAdd              0      0.00%     65.97% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatAlu              0      0.00%     65.97% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatCmp              0      0.00%     65.97% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatCvt              0      0.00%     65.97% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatDiv              0      0.00%     65.97% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatMisc             0      0.00%     65.97% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatMult             0      0.00%     65.97% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     65.97% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatSqrt             0      0.00%     65.97% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdReduceAdd             0      0.00%     65.97% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdReduceAlu             0      0.00%     65.97% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdReduceCmp             0      0.00%     65.97% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     65.97% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     65.97% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAes                   0      0.00%     65.97% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAesMix                0      0.00%     65.97% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha1Hash              0      0.00%     65.97% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha1Hash2             0      0.00%     65.97% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha256Hash            0      0.00%     65.97% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha256Hash2            0      0.00%     65.97% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShaSigma2             0      0.00%     65.97% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShaSigma3             0      0.00%     65.97% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdPredAlu               0      0.00%     65.97% # Type of FU issued
system.cpu1.iq.FU_type_0::MemRead            36627957     27.00%     92.97% # Type of FU issued
system.cpu1.iq.FU_type_0::MemWrite            9534403      7.03%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMemRead              0      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMemWrite            12      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::IprAccess                 0      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::InstPrefetch              0      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::total             135659398                       # Type of FU issued
system.cpu1.iq.fp_alu_accesses                     14                       # Number of floating point alu accesses
system.cpu1.iq.fp_inst_queue_reads                 26                       # Number of floating instruction queue reads
system.cpu1.iq.fp_inst_queue_wakeup_accesses           12                       # Number of floating instruction queue wakeup accesses
system.cpu1.iq.fp_inst_queue_writes                12                       # Number of floating instruction queue writes
system.cpu1.iq.fu_busy_cnt                    2799021                       # FU busy when requested
system.cpu1.iq.fu_busy_rate                  0.020633                       # FU busy rate (busy events/executed inst)
system.cpu1.iq.fu_full::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::IntAlu                 542227     19.37%     19.37% # attempts to use FU when none available
system.cpu1.iq.fu_full::IntMult                     0      0.00%     19.37% # attempts to use FU when none available
system.cpu1.iq.fu_full::IntDiv                      0      0.00%     19.37% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatAdd                    0      0.00%     19.37% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatCmp                    0      0.00%     19.37% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatCvt                    0      0.00%     19.37% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMult                   0      0.00%     19.37% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMultAcc                0      0.00%     19.37% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatDiv                    0      0.00%     19.37% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMisc                   0      0.00%     19.37% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatSqrt                   0      0.00%     19.37% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAdd                     0      0.00%     19.37% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAddAcc                  0      0.00%     19.37% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAlu                     0      0.00%     19.37% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdCmp                     0      0.00%     19.37% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdCvt                     0      0.00%     19.37% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdMisc                    0      0.00%     19.37% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdMult                    0      0.00%     19.37% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdMultAcc                 0      0.00%     19.37% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShift                   0      0.00%     19.37% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShiftAcc                0      0.00%     19.37% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdDiv                     0      0.00%     19.37% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSqrt                    0      0.00%     19.37% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatAdd                0      0.00%     19.37% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatAlu                0      0.00%     19.37% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatCmp                0      0.00%     19.37% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatCvt                0      0.00%     19.37% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatDiv                0      0.00%     19.37% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatMisc               0      0.00%     19.37% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatMult               0      0.00%     19.37% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatMultAcc            0      0.00%     19.37% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatSqrt               0      0.00%     19.37% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdReduceAdd               0      0.00%     19.37% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdReduceAlu               0      0.00%     19.37% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdReduceCmp               0      0.00%     19.37% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatReduceAdd            0      0.00%     19.37% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatReduceCmp            0      0.00%     19.37% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAes                     0      0.00%     19.37% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAesMix                  0      0.00%     19.37% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha1Hash                0      0.00%     19.37% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha1Hash2               0      0.00%     19.37% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha256Hash              0      0.00%     19.37% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha256Hash2             0      0.00%     19.37% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShaSigma2               0      0.00%     19.37% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShaSigma3               0      0.00%     19.37% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdPredAlu                 0      0.00%     19.37% # attempts to use FU when none available
system.cpu1.iq.fu_full::MemRead               1801431     64.36%     83.73% # attempts to use FU when none available
system.cpu1.iq.fu_full::MemWrite               455361     16.27%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMemRead                0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMemWrite               2      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.int_alu_accesses             134258181                       # Number of integer alu accesses
system.cpu1.iq.int_inst_queue_reads         745312822                       # Number of integer instruction queue reads
system.cpu1.iq.int_inst_queue_wakeup_accesses    132119805                       # Number of integer instruction queue wakeup accesses
system.cpu1.iq.int_inst_queue_writes        155584628                       # Number of integer instruction queue writes
system.cpu1.iq.iqInstsAdded                 132573042                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu1.iq.iqInstsIssued                135659398                       # Number of instructions issued
system.cpu1.iq.iqNonSpecInstsAdded            6300998                       # Number of non-speculative instructions added to the IQ
system.cpu1.iq.iqSquashedInstsExamined       16709003                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu1.iq.iqSquashedInstsIssued           203544                       # Number of squashed instructions issued
system.cpu1.iq.iqSquashedNonSpecRemoved           327                       # Number of squashed non-spec instructions that were removed
system.cpu1.iq.iqSquashedOperandsExamined      7005664                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu1.iq.issued_per_cycle::samples    470991487                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::mean        0.288029                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::stdev       0.775218                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::0          388535398     82.49%     82.49% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::1           51364419     10.91%     93.40% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::2           19397360      4.12%     97.52% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::3            5680007      1.21%     98.72% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::4            3809959      0.81%     99.53% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::5             755906      0.16%     99.69% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::6             845412      0.18%     99.87% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::7             455808      0.10%     99.97% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::8             147218      0.03%    100.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::total      470991487                       # Number of insts issued each cycle
system.cpu1.iq.rate                          0.287631                       # Inst issue rate
system.cpu1.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu1.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu1.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu1.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu1.itb.accesses                            0                       # DTB accesses
system.cpu1.itb.hits                                0                       # DTB hits
system.cpu1.itb.misses                              0                       # DTB misses
system.cpu1.itb.read_accesses                       0                       # DTB read accesses
system.cpu1.itb.read_hits                           0                       # DTB read hits
system.cpu1.itb.read_misses                         0                       # DTB read misses
system.cpu1.itb.write_accesses                      0                       # DTB write accesses
system.cpu1.itb.write_hits                          0                       # DTB write hits
system.cpu1.itb.write_misses                        0                       # DTB write misses
system.cpu1.memDep0.conflictingLoads         13519054                       # Number of conflicting loads.
system.cpu1.memDep0.conflictingStores         1225256                       # Number of conflicting stores.
system.cpu1.memDep0.insertedLoads            34905828                       # Number of loads inserted to the mem dependence unit.
system.cpu1.memDep0.insertedStores           11938967                       # Number of stores inserted to the mem dependence unit.
system.cpu1.misc_regfile_reads                    104                       # number of misc regfile reads
system.cpu1.numCycles                       471643833                       # number of cpu cycles simulated
system.cpu1.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu1.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu1.quiesceCycles                  2077703914                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu1.rename.BlockCycles              337236971                       # Number of cycles rename is blocking
system.cpu1.rename.CommittedMaps             81688890                       # Number of HB maps that are committed
system.cpu1.rename.IQFullEvents              14376914                       # Number of times rename has blocked due to IQ full
system.cpu1.rename.IdleCycles                26978565                       # Number of cycles rename is idle
system.cpu1.rename.LQFullEvents               4979096                       # Number of times rename has blocked due to LQ full
system.cpu1.rename.ROBFullEvents                45886                       # Number of times rename has blocked due to ROB full
system.cpu1.rename.RenameLookups            182373374                       # Number of register rename lookups that rename has made
system.cpu1.rename.RenamedInsts             143422264                       # Number of instructions processed by rename
system.cpu1.rename.RenamedOperands           96699277                       # Number of destination operands rename has renamed
system.cpu1.rename.RunCycles                 67269568                       # Number of cycles rename is running
system.cpu1.rename.SQFullEvents              17929239                       # Number of times rename has blocked due to SQ full
system.cpu1.rename.SquashCycles               1984997                       # Number of cycles rename is squashing
system.cpu1.rename.UnblockCycles             37488444                       # Number of cycles rename is unblocking
system.cpu1.rename.UndoneMaps                15010387                       # Number of HB maps that are undone due to squashing
system.cpu1.rename.fp_rename_lookups               12                       # Number of floating rename lookups
system.cpu1.rename.int_rename_lookups       182373362                       # Number of integer rename lookups
system.cpu1.rename.serializeStallCycles         32942                       # count of cycles rename stalled for serializing inst
system.cpu1.rename.serializingInsts               622                       # count of serializing insts renamed
system.cpu1.rename.skidInsts                 28265042                       # count of insts added to the skid buffer
system.cpu1.rename.tempSerializingInsts           618                       # count of temporary serializing insts renamed
system.cpu1.rob.rob_reads                   602523489                       # The number of ROB reads
system.cpu1.rob.rob_writes                  281241744                       # The number of ROB writes
system.cpu1.timesIdled                          10085                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu2.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu2.branchPred.BTBHitPct                  nan                       # BTB Hit Percentage
system.cpu2.branchPred.BTBHits                      0                       # Number of BTB hits
system.cpu2.branchPred.BTBLookups                   0                       # Number of BTB lookups
system.cpu2.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu2.branchPred.condIncorrect                0                       # Number of conditional branches incorrect
system.cpu2.branchPred.condPredicted                0                       # Number of conditional branches predicted
system.cpu2.branchPred.indirectHits                 0                       # Number of indirect target hits.
system.cpu2.branchPred.indirectLookups              0                       # Number of indirect predictor lookups.
system.cpu2.branchPred.indirectMisses               0                       # Number of indirect misses.
system.cpu2.branchPred.lookups                      0                       # Number of BP lookups
system.cpu2.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu2.branchPredindirectMispredicted            0                       # Number of mispredicted indirect branches.
system.cpu2.commit.amos                             0                       # Number of atomic instructions committed
system.cpu2.commit.branches                         0                       # Number of branches committed
system.cpu2.commit.bw_lim_events                    0                       # number cycles where commit BW limit reached
system.cpu2.commit.committedInsts                   0                       # Number of instructions committed
system.cpu2.commit.committedOps                     0                       # Number of ops (including micro ops) committed
system.cpu2.commit.committed_per_cycle::samples            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::mean          nan                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::stdev          nan                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::underflows            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::0            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::1            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::2            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::3            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::4            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::5            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::6            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::7            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::8            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::overflows            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::max_value            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::total            0                       # Number of insts commited each cycle
system.cpu2.commit.fp_insts                         0                       # Number of committed floating point instructions.
system.cpu2.commit.function_calls                   0                       # Number of function calls committed.
system.cpu2.commit.int_insts                        0                       # Number of committed integer instructions.
system.cpu2.commit.loads                            0                       # Number of loads committed
system.cpu2.commit.membars                          0                       # Number of memory barriers committed
system.cpu2.commit.op_class_0::No_OpClass            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::IntAlu               0                       # Class of committed instruction
system.cpu2.commit.op_class_0::IntMult              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::IntDiv               0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatAdd             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatCmp             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatCvt             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMult            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMultAcc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatDiv             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMisc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatSqrt            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAdd              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAddAcc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAlu              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdCmp              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdCvt              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdMisc             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdMult             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdMultAcc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShift            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShiftAcc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdDiv              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSqrt             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatAdd            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatAlu            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatCmp            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatCvt            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatDiv            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatMisc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatMult            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatMultAcc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatSqrt            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdReduceAdd            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdReduceAlu            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdReduceCmp            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatReduceAdd            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatReduceCmp            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAes              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAesMix            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha1Hash            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha1Hash2            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha256Hash            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha256Hash2            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShaSigma2            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShaSigma3            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdPredAlu            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::MemRead              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::MemWrite             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMemRead            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMemWrite            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::IprAccess            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::InstPrefetch            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::total                0                       # Class of committed instruction
system.cpu2.commit.refs                             0                       # Number of memory references committed
system.cpu2.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu2.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu2.committedInsts                          0                       # Number of Instructions Simulated
system.cpu2.committedOps                            0                       # Number of Ops (including micro ops) Simulated
system.cpu2.cpi                                   nan                       # CPI: Cycles Per Instruction
system.cpu2.cpi_total                             nan                       # CPI: Total CPI of All Threads
system.cpu2.dtb.accesses                            0                       # DTB accesses
system.cpu2.dtb.hits                                0                       # DTB hits
system.cpu2.dtb.misses                              0                       # DTB misses
system.cpu2.dtb.read_accesses                       0                       # DTB read accesses
system.cpu2.dtb.read_hits                           0                       # DTB read hits
system.cpu2.dtb.read_misses                         0                       # DTB read misses
system.cpu2.dtb.write_accesses                      0                       # DTB write accesses
system.cpu2.dtb.write_hits                          0                       # DTB write hits
system.cpu2.dtb.write_misses                        0                       # DTB write misses
system.cpu2.fetch.branchRate                      nan                       # Number of branch fetches per cycle
system.cpu2.fetch.idleRate                        nan                       # Percent of cycles fetch was idle
system.cpu2.fetch.rate                            nan                       # Number of inst fetches per cycle
system.cpu2.fetch.rateDist::samples                 0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::mean                  nan                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::stdev                 nan                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::underflows              0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::0                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::1                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::2                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::3                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::4                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::5                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::6                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::7                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::8                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::overflows               0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::max_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::total                   0                       # Number of instructions fetched each cycle (Total)
system.cpu2.iew.branchMispredicts                   0                       # Number of branch mispredicts detected at execute
system.cpu2.iew.exec_branches                       0                       # Number of branches executed
system.cpu2.iew.exec_nop                            0                       # number of nop insts executed
system.cpu2.iew.exec_rate                         nan                       # Inst execution rate
system.cpu2.iew.exec_refs                           0                       # number of memory reference insts executed
system.cpu2.iew.exec_stores                         0                       # Number of stores executed
system.cpu2.iew.exec_swp                            0                       # number of swp insts executed
system.cpu2.iew.iewBlockCycles                      0                       # Number of cycles IEW is blocking
system.cpu2.iew.iewDispLoadInsts                    0                       # Number of dispatched load instructions
system.cpu2.iew.iewDispNonSpecInsts                 0                       # Number of dispatched non-speculative instructions
system.cpu2.iew.iewDispSquashedInsts                0                       # Number of squashed instructions skipped by dispatch
system.cpu2.iew.iewDispStoreInsts                   0                       # Number of dispatched store instructions
system.cpu2.iew.iewDispatchedInsts                  0                       # Number of instructions dispatched to IQ
system.cpu2.iew.iewExecLoadInsts                    0                       # Number of load instructions executed
system.cpu2.iew.iewExecSquashedInsts                0                       # Number of squashed instructions skipped in execute
system.cpu2.iew.iewExecutedInsts                    0                       # Number of executed instructions
system.cpu2.iew.iewIQFullEvents                     0                       # Number of times the IQ has become full, causing a stall
system.cpu2.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu2.iew.iewLSQFullEvents                    0                       # Number of times the LSQ has become full, causing a stall
system.cpu2.iew.iewSquashCycles                     0                       # Number of cycles IEW is squashing
system.cpu2.iew.iewUnblockCycles                    0                       # Number of cycles IEW is unblocking
system.cpu2.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu2.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.cpu2.iew.lsq.thread0.forwLoads               0                       # Number of loads that had data forwarded from stores
system.cpu2.iew.lsq.thread0.ignoredResponses            0                       # Number of memory responses ignored because the instruction is squashed
system.cpu2.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu2.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu2.iew.lsq.thread0.memOrderViolation            0                       # Number of memory ordering violations
system.cpu2.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.cpu2.iew.lsq.thread0.squashedLoads            0                       # Number of loads squashed
system.cpu2.iew.lsq.thread0.squashedStores            0                       # Number of stores squashed
system.cpu2.iew.memOrderViolationEvents             0                       # Number of memory order violations
system.cpu2.iew.predictedNotTakenIncorrect            0                       # Number of branches that were predicted not taken incorrectly
system.cpu2.iew.predictedTakenIncorrect             0                       # Number of branches that were predicted taken incorrectly
system.cpu2.iew.wb_consumers                        0                       # num instructions consuming a value
system.cpu2.iew.wb_count                            0                       # cumulative count of insts written-back
system.cpu2.iew.wb_fanout                         nan                       # average fanout of values written-back
system.cpu2.iew.wb_producers                        0                       # num instructions producing a value
system.cpu2.iew.wb_rate                           nan                       # insts written-back per cycle
system.cpu2.iew.wb_sent                             0                       # cumulative count of insts sent to commit
system.cpu2.ipc                                   nan                       # IPC: Instructions Per Cycle
system.cpu2.ipc_total                             nan                       # IPC: Total IPC of All Threads
system.cpu2.iq.FU_type_0::No_OpClass                0                       # Type of FU issued
system.cpu2.iq.FU_type_0::IntAlu                    0                       # Type of FU issued
system.cpu2.iq.FU_type_0::IntMult                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::IntDiv                    0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatAdd                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatCmp                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatCvt                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMult                 0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMultAcc              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatDiv                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMisc                 0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatSqrt                 0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAdd                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAddAcc                0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAlu                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdCmp                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdCvt                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdMisc                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdMult                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdMultAcc               0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShift                 0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShiftAcc              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdDiv                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSqrt                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatAdd              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatAlu              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatCmp              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatCvt              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatDiv              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatMisc             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatMult             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatMultAcc            0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatSqrt             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdReduceAdd             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdReduceAlu             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdReduceCmp             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatReduceAdd            0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatReduceCmp            0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAes                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAesMix                0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha1Hash              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha1Hash2             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha256Hash            0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha256Hash2            0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShaSigma2             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShaSigma3             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdPredAlu               0                       # Type of FU issued
system.cpu2.iq.FU_type_0::MemRead                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::MemWrite                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMemRead              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMemWrite             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::IprAccess                 0                       # Type of FU issued
system.cpu2.iq.FU_type_0::InstPrefetch              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::total                     0                       # Type of FU issued
system.cpu2.iq.fp_alu_accesses                      0                       # Number of floating point alu accesses
system.cpu2.iq.fp_inst_queue_reads                  0                       # Number of floating instruction queue reads
system.cpu2.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.cpu2.iq.fp_inst_queue_writes                 0                       # Number of floating instruction queue writes
system.cpu2.iq.fu_busy_cnt                          0                       # FU busy when requested
system.cpu2.iq.fu_busy_rate                       nan                       # FU busy rate (busy events/executed inst)
system.cpu2.iq.fu_full::No_OpClass                  0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::IntAlu                      0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::IntMult                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::IntDiv                      0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatAdd                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatCmp                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatCvt                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMult                   0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMultAcc                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatDiv                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMisc                   0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatSqrt                   0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAdd                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAddAcc                  0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAlu                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdCmp                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdCvt                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdMisc                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdMult                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdMultAcc                 0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShift                   0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShiftAcc                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdDiv                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSqrt                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatAdd                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatAlu                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatCmp                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatCvt                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatDiv                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatMisc               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatMult               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatMultAcc            0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatSqrt               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdReduceAdd               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdReduceAlu               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdReduceCmp               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatReduceAdd            0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatReduceCmp            0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAes                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAesMix                  0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha1Hash                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha1Hash2               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha256Hash              0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha256Hash2             0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShaSigma2               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShaSigma3               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdPredAlu                 0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::MemRead                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::MemWrite                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMemRead                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMemWrite               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::IprAccess                   0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::InstPrefetch                0                       # attempts to use FU when none available
system.cpu2.iq.int_alu_accesses                     0                       # Number of integer alu accesses
system.cpu2.iq.int_inst_queue_reads                 0                       # Number of integer instruction queue reads
system.cpu2.iq.int_inst_queue_wakeup_accesses            0                       # Number of integer instruction queue wakeup accesses
system.cpu2.iq.int_inst_queue_writes                0                       # Number of integer instruction queue writes
system.cpu2.iq.issued_per_cycle::samples            0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::mean             nan                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::stdev            nan                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::underflows            0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::0                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::1                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::2                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::3                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::4                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::5                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::6                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::7                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::8                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::overflows            0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::max_value            0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::total              0                       # Number of insts issued each cycle
system.cpu2.iq.rate                               nan                       # Inst issue rate
system.cpu2.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu2.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu2.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu2.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu2.itb.accesses                            0                       # DTB accesses
system.cpu2.itb.hits                                0                       # DTB hits
system.cpu2.itb.misses                              0                       # DTB misses
system.cpu2.itb.read_accesses                       0                       # DTB read accesses
system.cpu2.itb.read_hits                           0                       # DTB read hits
system.cpu2.itb.read_misses                         0                       # DTB read misses
system.cpu2.itb.write_accesses                      0                       # DTB write accesses
system.cpu2.itb.write_hits                          0                       # DTB write hits
system.cpu2.itb.write_misses                        0                       # DTB write misses
system.cpu2.memDep0.conflictingLoads                0                       # Number of conflicting loads.
system.cpu2.memDep0.conflictingStores               0                       # Number of conflicting stores.
system.cpu2.memDep0.insertedLoads                   0                       # Number of loads inserted to the mem dependence unit.
system.cpu2.memDep0.insertedStores                  0                       # Number of stores inserted to the mem dependence unit.
system.cpu2.numCycles                               0                       # number of cpu cycles simulated
system.cpu2.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu2.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu2.rename.serializeStallCycles             0                       # count of cycles rename stalled for serializing inst
system.cpu2.rename.serializingInsts                 0                       # count of serializing insts renamed
system.cpu2.rename.skidInsts                        0                       # count of insts added to the skid buffer
system.cpu2.rename.tempSerializingInsts             0                       # count of temporary serializing insts renamed
system.cpu2.rob.rob_reads                           0                       # The number of ROB reads
system.cpu2.rob.rob_writes                          0                       # The number of ROB writes
system.cpu3.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu3.branchPred.BTBHitPct                  nan                       # BTB Hit Percentage
system.cpu3.branchPred.BTBHits                      0                       # Number of BTB hits
system.cpu3.branchPred.BTBLookups                   0                       # Number of BTB lookups
system.cpu3.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu3.branchPred.condIncorrect                0                       # Number of conditional branches incorrect
system.cpu3.branchPred.condPredicted                0                       # Number of conditional branches predicted
system.cpu3.branchPred.indirectHits                 0                       # Number of indirect target hits.
system.cpu3.branchPred.indirectLookups              0                       # Number of indirect predictor lookups.
system.cpu3.branchPred.indirectMisses               0                       # Number of indirect misses.
system.cpu3.branchPred.lookups                      0                       # Number of BP lookups
system.cpu3.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu3.branchPredindirectMispredicted            0                       # Number of mispredicted indirect branches.
system.cpu3.commit.amos                             0                       # Number of atomic instructions committed
system.cpu3.commit.branches                         0                       # Number of branches committed
system.cpu3.commit.bw_lim_events                    0                       # number cycles where commit BW limit reached
system.cpu3.commit.committedInsts                   0                       # Number of instructions committed
system.cpu3.commit.committedOps                     0                       # Number of ops (including micro ops) committed
system.cpu3.commit.committed_per_cycle::samples            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::mean          nan                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::stdev          nan                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::underflows            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::0            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::1            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::2            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::3            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::4            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::5            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::6            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::7            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::8            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::overflows            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::max_value            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::total            0                       # Number of insts commited each cycle
system.cpu3.commit.fp_insts                         0                       # Number of committed floating point instructions.
system.cpu3.commit.function_calls                   0                       # Number of function calls committed.
system.cpu3.commit.int_insts                        0                       # Number of committed integer instructions.
system.cpu3.commit.loads                            0                       # Number of loads committed
system.cpu3.commit.membars                          0                       # Number of memory barriers committed
system.cpu3.commit.op_class_0::No_OpClass            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::IntAlu               0                       # Class of committed instruction
system.cpu3.commit.op_class_0::IntMult              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::IntDiv               0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatAdd             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatCmp             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatCvt             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMult            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMultAcc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatDiv             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMisc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatSqrt            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAdd              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAddAcc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAlu              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdCmp              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdCvt              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdMisc             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdMult             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdMultAcc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShift            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShiftAcc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdDiv              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSqrt             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatAdd            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatAlu            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatCmp            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatCvt            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatDiv            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatMisc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatMult            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatMultAcc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatSqrt            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdReduceAdd            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdReduceAlu            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdReduceCmp            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatReduceAdd            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatReduceCmp            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAes              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAesMix            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha1Hash            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha1Hash2            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha256Hash            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha256Hash2            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShaSigma2            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShaSigma3            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdPredAlu            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::MemRead              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::MemWrite             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMemRead            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMemWrite            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::IprAccess            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::InstPrefetch            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::total                0                       # Class of committed instruction
system.cpu3.commit.refs                             0                       # Number of memory references committed
system.cpu3.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu3.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu3.committedInsts                          0                       # Number of Instructions Simulated
system.cpu3.committedOps                            0                       # Number of Ops (including micro ops) Simulated
system.cpu3.cpi                                   nan                       # CPI: Cycles Per Instruction
system.cpu3.cpi_total                             nan                       # CPI: Total CPI of All Threads
system.cpu3.dtb.accesses                            0                       # DTB accesses
system.cpu3.dtb.hits                                0                       # DTB hits
system.cpu3.dtb.misses                              0                       # DTB misses
system.cpu3.dtb.read_accesses                       0                       # DTB read accesses
system.cpu3.dtb.read_hits                           0                       # DTB read hits
system.cpu3.dtb.read_misses                         0                       # DTB read misses
system.cpu3.dtb.write_accesses                      0                       # DTB write accesses
system.cpu3.dtb.write_hits                          0                       # DTB write hits
system.cpu3.dtb.write_misses                        0                       # DTB write misses
system.cpu3.fetch.branchRate                      nan                       # Number of branch fetches per cycle
system.cpu3.fetch.idleRate                        nan                       # Percent of cycles fetch was idle
system.cpu3.fetch.rate                            nan                       # Number of inst fetches per cycle
system.cpu3.fetch.rateDist::samples                 0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::mean                  nan                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::stdev                 nan                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::underflows              0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::0                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::1                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::2                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::3                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::4                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::5                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::6                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::7                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::8                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::overflows               0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::max_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::total                   0                       # Number of instructions fetched each cycle (Total)
system.cpu3.iew.branchMispredicts                   0                       # Number of branch mispredicts detected at execute
system.cpu3.iew.exec_branches                       0                       # Number of branches executed
system.cpu3.iew.exec_nop                            0                       # number of nop insts executed
system.cpu3.iew.exec_rate                         nan                       # Inst execution rate
system.cpu3.iew.exec_refs                           0                       # number of memory reference insts executed
system.cpu3.iew.exec_stores                         0                       # Number of stores executed
system.cpu3.iew.exec_swp                            0                       # number of swp insts executed
system.cpu3.iew.iewBlockCycles                      0                       # Number of cycles IEW is blocking
system.cpu3.iew.iewDispLoadInsts                    0                       # Number of dispatched load instructions
system.cpu3.iew.iewDispNonSpecInsts                 0                       # Number of dispatched non-speculative instructions
system.cpu3.iew.iewDispSquashedInsts                0                       # Number of squashed instructions skipped by dispatch
system.cpu3.iew.iewDispStoreInsts                   0                       # Number of dispatched store instructions
system.cpu3.iew.iewDispatchedInsts                  0                       # Number of instructions dispatched to IQ
system.cpu3.iew.iewExecLoadInsts                    0                       # Number of load instructions executed
system.cpu3.iew.iewExecSquashedInsts                0                       # Number of squashed instructions skipped in execute
system.cpu3.iew.iewExecutedInsts                    0                       # Number of executed instructions
system.cpu3.iew.iewIQFullEvents                     0                       # Number of times the IQ has become full, causing a stall
system.cpu3.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu3.iew.iewLSQFullEvents                    0                       # Number of times the LSQ has become full, causing a stall
system.cpu3.iew.iewSquashCycles                     0                       # Number of cycles IEW is squashing
system.cpu3.iew.iewUnblockCycles                    0                       # Number of cycles IEW is unblocking
system.cpu3.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu3.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.cpu3.iew.lsq.thread0.forwLoads               0                       # Number of loads that had data forwarded from stores
system.cpu3.iew.lsq.thread0.ignoredResponses            0                       # Number of memory responses ignored because the instruction is squashed
system.cpu3.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu3.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu3.iew.lsq.thread0.memOrderViolation            0                       # Number of memory ordering violations
system.cpu3.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.cpu3.iew.lsq.thread0.squashedLoads            0                       # Number of loads squashed
system.cpu3.iew.lsq.thread0.squashedStores            0                       # Number of stores squashed
system.cpu3.iew.memOrderViolationEvents             0                       # Number of memory order violations
system.cpu3.iew.predictedNotTakenIncorrect            0                       # Number of branches that were predicted not taken incorrectly
system.cpu3.iew.predictedTakenIncorrect             0                       # Number of branches that were predicted taken incorrectly
system.cpu3.iew.wb_consumers                        0                       # num instructions consuming a value
system.cpu3.iew.wb_count                            0                       # cumulative count of insts written-back
system.cpu3.iew.wb_fanout                         nan                       # average fanout of values written-back
system.cpu3.iew.wb_producers                        0                       # num instructions producing a value
system.cpu3.iew.wb_rate                           nan                       # insts written-back per cycle
system.cpu3.iew.wb_sent                             0                       # cumulative count of insts sent to commit
system.cpu3.ipc                                   nan                       # IPC: Instructions Per Cycle
system.cpu3.ipc_total                             nan                       # IPC: Total IPC of All Threads
system.cpu3.iq.FU_type_0::No_OpClass                0                       # Type of FU issued
system.cpu3.iq.FU_type_0::IntAlu                    0                       # Type of FU issued
system.cpu3.iq.FU_type_0::IntMult                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::IntDiv                    0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatAdd                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatCmp                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatCvt                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMult                 0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMultAcc              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatDiv                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMisc                 0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatSqrt                 0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAdd                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAddAcc                0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAlu                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdCmp                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdCvt                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdMisc                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdMult                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdMultAcc               0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShift                 0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShiftAcc              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdDiv                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSqrt                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatAdd              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatAlu              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatCmp              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatCvt              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatDiv              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatMisc             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatMult             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatMultAcc            0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatSqrt             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdReduceAdd             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdReduceAlu             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdReduceCmp             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatReduceAdd            0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatReduceCmp            0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAes                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAesMix                0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha1Hash              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha1Hash2             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha256Hash            0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha256Hash2            0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShaSigma2             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShaSigma3             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdPredAlu               0                       # Type of FU issued
system.cpu3.iq.FU_type_0::MemRead                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::MemWrite                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMemRead              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMemWrite             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::IprAccess                 0                       # Type of FU issued
system.cpu3.iq.FU_type_0::InstPrefetch              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::total                     0                       # Type of FU issued
system.cpu3.iq.fp_alu_accesses                      0                       # Number of floating point alu accesses
system.cpu3.iq.fp_inst_queue_reads                  0                       # Number of floating instruction queue reads
system.cpu3.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.cpu3.iq.fp_inst_queue_writes                 0                       # Number of floating instruction queue writes
system.cpu3.iq.fu_busy_cnt                          0                       # FU busy when requested
system.cpu3.iq.fu_busy_rate                       nan                       # FU busy rate (busy events/executed inst)
system.cpu3.iq.fu_full::No_OpClass                  0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::IntAlu                      0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::IntMult                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::IntDiv                      0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatAdd                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatCmp                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatCvt                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMult                   0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMultAcc                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatDiv                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMisc                   0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatSqrt                   0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAdd                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAddAcc                  0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAlu                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdCmp                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdCvt                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdMisc                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdMult                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdMultAcc                 0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShift                   0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShiftAcc                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdDiv                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSqrt                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatAdd                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatAlu                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatCmp                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatCvt                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatDiv                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatMisc               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatMult               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatMultAcc            0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatSqrt               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdReduceAdd               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdReduceAlu               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdReduceCmp               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatReduceAdd            0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatReduceCmp            0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAes                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAesMix                  0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha1Hash                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha1Hash2               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha256Hash              0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha256Hash2             0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShaSigma2               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShaSigma3               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdPredAlu                 0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::MemRead                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::MemWrite                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMemRead                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMemWrite               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::IprAccess                   0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::InstPrefetch                0                       # attempts to use FU when none available
system.cpu3.iq.int_alu_accesses                     0                       # Number of integer alu accesses
system.cpu3.iq.int_inst_queue_reads                 0                       # Number of integer instruction queue reads
system.cpu3.iq.int_inst_queue_wakeup_accesses            0                       # Number of integer instruction queue wakeup accesses
system.cpu3.iq.int_inst_queue_writes                0                       # Number of integer instruction queue writes
system.cpu3.iq.issued_per_cycle::samples            0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::mean             nan                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::stdev            nan                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::underflows            0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::0                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::1                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::2                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::3                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::4                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::5                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::6                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::7                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::8                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::overflows            0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::max_value            0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::total              0                       # Number of insts issued each cycle
system.cpu3.iq.rate                               nan                       # Inst issue rate
system.cpu3.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu3.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu3.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu3.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu3.itb.accesses                            0                       # DTB accesses
system.cpu3.itb.hits                                0                       # DTB hits
system.cpu3.itb.misses                              0                       # DTB misses
system.cpu3.itb.read_accesses                       0                       # DTB read accesses
system.cpu3.itb.read_hits                           0                       # DTB read hits
system.cpu3.itb.read_misses                         0                       # DTB read misses
system.cpu3.itb.write_accesses                      0                       # DTB write accesses
system.cpu3.itb.write_hits                          0                       # DTB write hits
system.cpu3.itb.write_misses                        0                       # DTB write misses
system.cpu3.memDep0.conflictingLoads                0                       # Number of conflicting loads.
system.cpu3.memDep0.conflictingStores               0                       # Number of conflicting stores.
system.cpu3.memDep0.insertedLoads                   0                       # Number of loads inserted to the mem dependence unit.
system.cpu3.memDep0.insertedStores                  0                       # Number of stores inserted to the mem dependence unit.
system.cpu3.numCycles                               0                       # number of cpu cycles simulated
system.cpu3.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu3.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu3.rename.serializeStallCycles             0                       # count of cycles rename stalled for serializing inst
system.cpu3.rename.serializingInsts                 0                       # count of serializing insts renamed
system.cpu3.rename.skidInsts                        0                       # count of insts added to the skid buffer
system.cpu3.rename.tempSerializingInsts             0                       # count of temporary serializing insts renamed
system.cpu3.rob.rob_reads                           0                       # The number of ROB reads
system.cpu3.rob.rob_writes                          0                       # The number of ROB writes
system.l2.prefetcher.num_hwpf_issued         10064081                       # number of hwpf issued
system.l2.prefetcher.pfBufferHit                 5948                       # number of redundant prefetches already in prefetch queue
system.l2.prefetcher.pfIdentified            10143420                       # number of prefetch candidates identified
system.l2.prefetcher.pfInCache                      0                       # number of redundant prefetches already in cache/mshr dropped
system.l2.prefetcher.pfRemovedFull                  0                       # number of prefetches dropped due to prefetch queue size
system.l2.prefetcher.pfSpanPage                229318                       # number of prefetches that crossed the page
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests     13326962                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests      26576589                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_multi_requests      2360922                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops       112636                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests     69816506                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops      5604559                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests    139637806                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops        5717195                       # Total number of snoops made to the snoop filter.
system.membus.pwrStateResidencyTicks::UNDEFINED 1274677304000                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp           10337759                       # Transaction distribution
system.membus.trans_dist::WritebackDirty      3828470                       # Transaction distribution
system.membus.trans_dist::CleanEvict          9421015                       # Transaction distribution
system.membus.trans_dist::UpgradeReq              336                       # Transaction distribution
system.membus.trans_dist::SCUpgradeReq            266                       # Transaction distribution
system.membus.trans_dist::ReadExReq           2988337                       # Transaction distribution
system.membus.trans_dist::ReadExResp          2988333                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq      10337759                       # Transaction distribution
system.membus.trans_dist::InvalidateReq           406                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port     39902681                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total               39902681                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port   1097891968                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total              1097891968                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                              522                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples          13327104                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                13327104    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total            13327104                       # Request fanout histogram
system.membus.respLayer1.occupancy        69007974246                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              5.4                       # Layer utilization (%)
system.membus.reqLayer0.occupancy         45371133999                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               3.6                       # Layer utilization (%)
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.cpu2.pwrStateResidencyTicks::ON   1274677304000                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.pwrStateResidencyTicks::UNDEFINED 1274677304000                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.icache.replacements                     0                       # number of replacements
system.cpu2.icache.tags.pwrStateResidencyTicks::UNDEFINED 1274677304000                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.tags.tagsinuse                   0                       # Cycle average of tags in use
system.cpu2.icache.tags.total_refs                  0                       # Total number of references to valid blocks.
system.cpu2.icache.tags.sampled_refs                0                       # Sample count of references to valid blocks.
system.cpu2.icache.tags.avg_refs                  nan                       # Average number of references to valid blocks.
system.cpu2.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu2.icache.tags.tag_accesses                0                       # Number of tag accesses
system.cpu2.icache.tags.data_accesses               0                       # Number of data accesses
system.cpu2.dcache.pwrStateResidencyTicks::UNDEFINED 1274677304000                       # Cumulative time (in ticks) in various power states
system.cpu2.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.replacements                     0                       # number of replacements
system.cpu2.dcache.tags.pwrStateResidencyTicks::UNDEFINED 1274677304000                       # Cumulative time (in ticks) in various power states
system.cpu2.dcache.tags.tagsinuse                   0                       # Cycle average of tags in use
system.cpu2.dcache.tags.total_refs                  0                       # Total number of references to valid blocks.
system.cpu2.dcache.tags.sampled_refs                0                       # Sample count of references to valid blocks.
system.cpu2.dcache.tags.avg_refs                  nan                       # Average number of references to valid blocks.
system.cpu2.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu2.dcache.tags.tag_accesses                0                       # Number of tag accesses
system.cpu2.dcache.tags.data_accesses               0                       # Number of data accesses
system.cpu3.pwrStateResidencyTicks::ON   1274677304000                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.pwrStateResidencyTicks::UNDEFINED 1274677304000                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.icache.replacements                     0                       # number of replacements
system.cpu3.icache.tags.pwrStateResidencyTicks::UNDEFINED 1274677304000                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.tags.tagsinuse                   0                       # Cycle average of tags in use
system.cpu3.icache.tags.total_refs                  0                       # Total number of references to valid blocks.
system.cpu3.icache.tags.sampled_refs                0                       # Sample count of references to valid blocks.
system.cpu3.icache.tags.avg_refs                  nan                       # Average number of references to valid blocks.
system.cpu3.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu3.icache.tags.tag_accesses                0                       # Number of tag accesses
system.cpu3.icache.tags.data_accesses               0                       # Number of data accesses
system.cpu3.dcache.pwrStateResidencyTicks::UNDEFINED 1274677304000                       # Cumulative time (in ticks) in various power states
system.cpu3.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.dcache.replacements                     0                       # number of replacements
system.cpu3.dcache.tags.pwrStateResidencyTicks::UNDEFINED 1274677304000                       # Cumulative time (in ticks) in various power states
system.cpu3.dcache.tags.tagsinuse                   0                       # Cycle average of tags in use
system.cpu3.dcache.tags.total_refs                  0                       # Total number of references to valid blocks.
system.cpu3.dcache.tags.sampled_refs                0                       # Sample count of references to valid blocks.
system.cpu3.dcache.tags.avg_refs                  nan                       # Average number of references to valid blocks.
system.cpu3.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu3.dcache.tags.tag_accesses                0                       # Number of tag accesses
system.cpu3.dcache.tags.data_accesses               0                       # Number of data accesses
system.cpu0.numPwrStateTransitions                 16                       # Number of power state transitions
system.cpu0.pwrStateClkGateDist::samples            8                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::mean       443906000                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::stdev   644597308.168164                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::1000-5e+10            8    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::min_value        44500                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::max_value   1602779000                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::total              8                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateResidencyTicks::ON   1271126056000                       # Cumulative time (in ticks) in various power states
system.cpu0.pwrStateResidencyTicks::CLK_GATED   3551248000                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.pwrStateResidencyTicks::UNDEFINED 1274677304000                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.demand_hits::.cpu0.inst    212118901                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::total       212118901                       # number of demand (read+write) hits
system.cpu0.icache.overall_hits::.cpu0.inst    212118901                       # number of overall hits
system.cpu0.icache.overall_hits::total      212118901                       # number of overall hits
system.cpu0.icache.demand_misses::.cpu0.inst     36646741                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::total      36646741                       # number of demand (read+write) misses
system.cpu0.icache.overall_misses::.cpu0.inst     36646741                       # number of overall misses
system.cpu0.icache.overall_misses::total     36646741                       # number of overall misses
system.cpu0.icache.demand_miss_latency::.cpu0.inst 480722128993                       # number of demand (read+write) miss cycles
system.cpu0.icache.demand_miss_latency::total 480722128993                       # number of demand (read+write) miss cycles
system.cpu0.icache.overall_miss_latency::.cpu0.inst 480722128993                       # number of overall miss cycles
system.cpu0.icache.overall_miss_latency::total 480722128993                       # number of overall miss cycles
system.cpu0.icache.demand_accesses::.cpu0.inst    248765642                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::total    248765642                       # number of demand (read+write) accesses
system.cpu0.icache.overall_accesses::.cpu0.inst    248765642                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::total    248765642                       # number of overall (read+write) accesses
system.cpu0.icache.demand_miss_rate::.cpu0.inst     0.147314                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::total     0.147314                       # miss rate for demand accesses
system.cpu0.icache.overall_miss_rate::.cpu0.inst     0.147314                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::total     0.147314                       # miss rate for overall accesses
system.cpu0.icache.demand_avg_miss_latency::.cpu0.inst 13117.732051                       # average overall miss latency
system.cpu0.icache.demand_avg_miss_latency::total 13117.732051                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::.cpu0.inst 13117.732051                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::total 13117.732051                       # average overall miss latency
system.cpu0.icache.blocked_cycles::no_mshrs         6710                       # number of cycles access was blocked
system.cpu0.icache.blocked_cycles::no_targets          670                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_mshrs               91                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_targets              4                       # number of cycles access was blocked
system.cpu0.icache.avg_blocked_cycles::no_mshrs    73.736264                       # average number of cycles each access was blocked
system.cpu0.icache.avg_blocked_cycles::no_targets   167.500000                       # average number of cycles each access was blocked
system.cpu0.icache.writebacks::.writebacks     34553787                       # number of writebacks
system.cpu0.icache.writebacks::total         34553787                       # number of writebacks
system.cpu0.icache.demand_mshr_hits::.cpu0.inst      2092920                       # number of demand (read+write) MSHR hits
system.cpu0.icache.demand_mshr_hits::total      2092920                       # number of demand (read+write) MSHR hits
system.cpu0.icache.overall_mshr_hits::.cpu0.inst      2092920                       # number of overall MSHR hits
system.cpu0.icache.overall_mshr_hits::total      2092920                       # number of overall MSHR hits
system.cpu0.icache.demand_mshr_misses::.cpu0.inst     34553821                       # number of demand (read+write) MSHR misses
system.cpu0.icache.demand_mshr_misses::total     34553821                       # number of demand (read+write) MSHR misses
system.cpu0.icache.overall_mshr_misses::.cpu0.inst     34553821                       # number of overall MSHR misses
system.cpu0.icache.overall_mshr_misses::total     34553821                       # number of overall MSHR misses
system.cpu0.icache.demand_mshr_miss_latency::.cpu0.inst 426420410496                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::total 426420410496                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::.cpu0.inst 426420410496                       # number of overall MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::total 426420410496                       # number of overall MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_rate::.cpu0.inst     0.138901                       # mshr miss rate for demand accesses
system.cpu0.icache.demand_mshr_miss_rate::total     0.138901                       # mshr miss rate for demand accesses
system.cpu0.icache.overall_mshr_miss_rate::.cpu0.inst     0.138901                       # mshr miss rate for overall accesses
system.cpu0.icache.overall_mshr_miss_rate::total     0.138901                       # mshr miss rate for overall accesses
system.cpu0.icache.demand_avg_mshr_miss_latency::.cpu0.inst 12340.759955                       # average overall mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::total 12340.759955                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::.cpu0.inst 12340.759955                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::total 12340.759955                       # average overall mshr miss latency
system.cpu0.icache.replacements              34553787                       # number of replacements
system.cpu0.icache.ReadReq_hits::.cpu0.inst    212118901                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::total      212118901                       # number of ReadReq hits
system.cpu0.icache.ReadReq_misses::.cpu0.inst     36646741                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::total     36646741                       # number of ReadReq misses
system.cpu0.icache.ReadReq_miss_latency::.cpu0.inst 480722128993                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_miss_latency::total 480722128993                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_accesses::.cpu0.inst    248765642                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::total    248765642                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_miss_rate::.cpu0.inst     0.147314                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::total     0.147314                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_avg_miss_latency::.cpu0.inst 13117.732051                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_avg_miss_latency::total 13117.732051                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_mshr_hits::.cpu0.inst      2092920                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_hits::total      2092920                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_misses::.cpu0.inst     34553821                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_misses::total     34553821                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_miss_latency::.cpu0.inst 426420410496                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_latency::total 426420410496                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_rate::.cpu0.inst     0.138901                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_mshr_miss_rate::total     0.138901                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::.cpu0.inst 12340.759955                       # average ReadReq mshr miss latency
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::total 12340.759955                       # average ReadReq mshr miss latency
system.cpu0.icache.tags.pwrStateResidencyTicks::UNDEFINED 1274677304000                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.tags.tagsinuse           31.999972                       # Cycle average of tags in use
system.cpu0.icache.tags.total_refs          246672466                       # Total number of references to valid blocks.
system.cpu0.icache.tags.sampled_refs         34553787                       # Sample count of references to valid blocks.
system.cpu0.icache.tags.avg_refs             7.138797                       # Average number of references to valid blocks.
system.cpu0.icache.tags.warmup_cycle            92500                       # Cycle when the warmup percentage was hit.
system.cpu0.icache.tags.occ_blocks::.cpu0.inst    31.999972                       # Average occupied blocks per requestor
system.cpu0.icache.tags.occ_percent::.cpu0.inst     0.999999                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_percent::total     0.999999                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::0           30                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::3            2                       # Occupied blocks per task id
system.cpu0.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu0.icache.tags.tag_accesses        532085103                       # Number of tag accesses
system.cpu0.icache.tags.data_accesses       532085103                       # Number of data accesses
system.cpu0.dcache.pwrStateResidencyTicks::UNDEFINED 1274677304000                       # Cumulative time (in ticks) in various power states
system.cpu0.dcache.demand_hits::.cpu0.data    500250749                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::total       500250749                       # number of demand (read+write) hits
system.cpu0.dcache.overall_hits::.cpu0.data    500250749                       # number of overall hits
system.cpu0.dcache.overall_hits::total      500250749                       # number of overall hits
system.cpu0.dcache.demand_misses::.cpu0.data     56310759                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::total      56310759                       # number of demand (read+write) misses
system.cpu0.dcache.overall_misses::.cpu0.data     56310759                       # number of overall misses
system.cpu0.dcache.overall_misses::total     56310759                       # number of overall misses
system.cpu0.dcache.demand_miss_latency::.cpu0.data 1536601028599                       # number of demand (read+write) miss cycles
system.cpu0.dcache.demand_miss_latency::total 1536601028599                       # number of demand (read+write) miss cycles
system.cpu0.dcache.overall_miss_latency::.cpu0.data 1536601028599                       # number of overall miss cycles
system.cpu0.dcache.overall_miss_latency::total 1536601028599                       # number of overall miss cycles
system.cpu0.dcache.demand_accesses::.cpu0.data    556561508                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::total    556561508                       # number of demand (read+write) accesses
system.cpu0.dcache.overall_accesses::.cpu0.data    556561508                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::total    556561508                       # number of overall (read+write) accesses
system.cpu0.dcache.demand_miss_rate::.cpu0.data     0.101176                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::total     0.101176                       # miss rate for demand accesses
system.cpu0.dcache.overall_miss_rate::.cpu0.data     0.101176                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::total     0.101176                       # miss rate for overall accesses
system.cpu0.dcache.demand_avg_miss_latency::.cpu0.data 27287.876347                       # average overall miss latency
system.cpu0.dcache.demand_avg_miss_latency::total 27287.876347                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::.cpu0.data 27287.876347                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::total 27287.876347                       # average overall miss latency
system.cpu0.dcache.blocked_cycles::no_mshrs     12086880                       # number of cycles access was blocked
system.cpu0.dcache.blocked_cycles::no_targets       364723                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_mshrs           215931                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_targets           4342                       # number of cycles access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_mshrs    55.975659                       # average number of cycles each access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_targets    83.998848                       # average number of cycles each access was blocked
system.cpu0.dcache.writebacks::.writebacks     32595020                       # number of writebacks
system.cpu0.dcache.writebacks::total         32595020                       # number of writebacks
system.cpu0.dcache.demand_mshr_hits::.cpu0.data     24626587                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.demand_mshr_hits::total     24626587                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.overall_mshr_hits::.cpu0.data     24626587                       # number of overall MSHR hits
system.cpu0.dcache.overall_mshr_hits::total     24626587                       # number of overall MSHR hits
system.cpu0.dcache.demand_mshr_misses::.cpu0.data     31684172                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.demand_mshr_misses::total     31684172                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.overall_mshr_misses::.cpu0.data     31684172                       # number of overall MSHR misses
system.cpu0.dcache.overall_mshr_misses::total     31684172                       # number of overall MSHR misses
system.cpu0.dcache.demand_mshr_miss_latency::.cpu0.data 576757654945                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::total 576757654945                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::.cpu0.data 576757654945                       # number of overall MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::total 576757654945                       # number of overall MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_rate::.cpu0.data     0.056928                       # mshr miss rate for demand accesses
system.cpu0.dcache.demand_mshr_miss_rate::total     0.056928                       # mshr miss rate for demand accesses
system.cpu0.dcache.overall_mshr_miss_rate::.cpu0.data     0.056928                       # mshr miss rate for overall accesses
system.cpu0.dcache.overall_mshr_miss_rate::total     0.056928                       # mshr miss rate for overall accesses
system.cpu0.dcache.demand_avg_mshr_miss_latency::.cpu0.data 18203.336825                       # average overall mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::total 18203.336825                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::.cpu0.data 18203.336825                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::total 18203.336825                       # average overall mshr miss latency
system.cpu0.dcache.replacements              32595020                       # number of replacements
system.cpu0.dcache.ReadReq_hits::.cpu0.data    364650065                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::total      364650065                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_misses::.cpu0.data     40730726                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::total     40730726                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_miss_latency::.cpu0.data 914380234500                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_miss_latency::total 914380234500                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_accesses::.cpu0.data    405380791                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::total    405380791                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_miss_rate::.cpu0.data     0.100475                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::total     0.100475                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_avg_miss_latency::.cpu0.data 22449.396912                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_avg_miss_latency::total 22449.396912                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_mshr_hits::.cpu0.data     15112683                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_hits::total     15112683                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_misses::.cpu0.data     25618043                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_misses::total     25618043                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_miss_latency::.cpu0.data 401379129500                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_latency::total 401379129500                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_rate::.cpu0.data     0.063195                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_mshr_miss_rate::total     0.063195                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::.cpu0.data 15667.829486                       # average ReadReq mshr miss latency
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::total 15667.829486                       # average ReadReq mshr miss latency
system.cpu0.dcache.WriteReq_hits::.cpu0.data    135600684                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::total     135600684                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_misses::.cpu0.data     15580033                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_misses::total     15580033                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_miss_latency::.cpu0.data 622220794099                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::total 622220794099                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_accesses::.cpu0.data    151180717                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::total    151180717                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_miss_rate::.cpu0.data     0.103056                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_miss_rate::total     0.103056                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_avg_miss_latency::.cpu0.data 39937.065223                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::total 39937.065223                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_mshr_hits::.cpu0.data      9513904                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::total      9513904                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_misses::.cpu0.data      6066129                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_misses::total      6066129                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_miss_latency::.cpu0.data 175378525445                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_latency::total 175378525445                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_rate::.cpu0.data     0.040125                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_mshr_miss_rate::total     0.040125                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::.cpu0.data 28911.110437                       # average WriteReq mshr miss latency
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::total 28911.110437                       # average WriteReq mshr miss latency
system.cpu0.dcache.LoadLockedReq_hits::.cpu0.data         2210                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_hits::total         2210                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_misses::.cpu0.data         1746                       # number of LoadLockedReq misses
system.cpu0.dcache.LoadLockedReq_misses::total         1746                       # number of LoadLockedReq misses
system.cpu0.dcache.LoadLockedReq_miss_latency::.cpu0.data     10994500                       # number of LoadLockedReq miss cycles
system.cpu0.dcache.LoadLockedReq_miss_latency::total     10994500                       # number of LoadLockedReq miss cycles
system.cpu0.dcache.LoadLockedReq_accesses::.cpu0.data         3956                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::total         3956                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_miss_rate::.cpu0.data     0.441355                       # miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_miss_rate::total     0.441355                       # miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_avg_miss_latency::.cpu0.data  6296.964490                       # average LoadLockedReq miss latency
system.cpu0.dcache.LoadLockedReq_avg_miss_latency::total  6296.964490                       # average LoadLockedReq miss latency
system.cpu0.dcache.LoadLockedReq_mshr_hits::.cpu0.data         1732                       # number of LoadLockedReq MSHR hits
system.cpu0.dcache.LoadLockedReq_mshr_hits::total         1732                       # number of LoadLockedReq MSHR hits
system.cpu0.dcache.LoadLockedReq_mshr_misses::.cpu0.data           14                       # number of LoadLockedReq MSHR misses
system.cpu0.dcache.LoadLockedReq_mshr_misses::total           14                       # number of LoadLockedReq MSHR misses
system.cpu0.dcache.LoadLockedReq_mshr_miss_latency::.cpu0.data       819000                       # number of LoadLockedReq MSHR miss cycles
system.cpu0.dcache.LoadLockedReq_mshr_miss_latency::total       819000                       # number of LoadLockedReq MSHR miss cycles
system.cpu0.dcache.LoadLockedReq_mshr_miss_rate::.cpu0.data     0.003539                       # mshr miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_mshr_miss_rate::total     0.003539                       # mshr miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu0.data        58500                       # average LoadLockedReq mshr miss latency
system.cpu0.dcache.LoadLockedReq_avg_mshr_miss_latency::total        58500                       # average LoadLockedReq mshr miss latency
system.cpu0.dcache.StoreCondReq_hits::.cpu0.data         3730                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_hits::total         3730                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_misses::.cpu0.data          145                       # number of StoreCondReq misses
system.cpu0.dcache.StoreCondReq_misses::total          145                       # number of StoreCondReq misses
system.cpu0.dcache.StoreCondReq_miss_latency::.cpu0.data       804500                       # number of StoreCondReq miss cycles
system.cpu0.dcache.StoreCondReq_miss_latency::total       804500                       # number of StoreCondReq miss cycles
system.cpu0.dcache.StoreCondReq_accesses::.cpu0.data         3875                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::total         3875                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_miss_rate::.cpu0.data     0.037419                       # miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_miss_rate::total     0.037419                       # miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_avg_miss_latency::.cpu0.data  5548.275862                       # average StoreCondReq miss latency
system.cpu0.dcache.StoreCondReq_avg_miss_latency::total  5548.275862                       # average StoreCondReq miss latency
system.cpu0.dcache.StoreCondReq_mshr_misses::.cpu0.data          145                       # number of StoreCondReq MSHR misses
system.cpu0.dcache.StoreCondReq_mshr_misses::total          145                       # number of StoreCondReq MSHR misses
system.cpu0.dcache.StoreCondReq_mshr_miss_latency::.cpu0.data       660500                       # number of StoreCondReq MSHR miss cycles
system.cpu0.dcache.StoreCondReq_mshr_miss_latency::total       660500                       # number of StoreCondReq MSHR miss cycles
system.cpu0.dcache.StoreCondReq_mshr_miss_rate::.cpu0.data     0.037419                       # mshr miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_mshr_miss_rate::total     0.037419                       # mshr miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_avg_mshr_miss_latency::.cpu0.data  4555.172414                       # average StoreCondReq mshr miss latency
system.cpu0.dcache.StoreCondReq_avg_mshr_miss_latency::total  4555.172414                       # average StoreCondReq mshr miss latency
system.cpu0.dcache.StoreCondFailReq_miss_latency::.cpu0.data        33500                       # number of StoreCondFailReq miss cycles
system.cpu0.dcache.StoreCondFailReq_miss_latency::total        33500                       # number of StoreCondFailReq miss cycles
system.cpu0.dcache.StoreCondFailReq_avg_miss_latency::.cpu0.data          inf                       # average StoreCondFailReq miss latency
system.cpu0.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu0.dcache.StoreCondFailReq_mshr_miss_latency::.cpu0.data        32500                       # number of StoreCondFailReq MSHR miss cycles
system.cpu0.dcache.StoreCondFailReq_mshr_miss_latency::total        32500                       # number of StoreCondFailReq MSHR miss cycles
system.cpu0.dcache.StoreCondFailReq_avg_mshr_miss_latency::.cpu0.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu0.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu0.dcache.SwapReq_hits::.cpu0.data      1188571                       # number of SwapReq hits
system.cpu0.dcache.SwapReq_hits::total        1188571                       # number of SwapReq hits
system.cpu0.dcache.SwapReq_misses::.cpu0.data       911723                       # number of SwapReq misses
system.cpu0.dcache.SwapReq_misses::total       911723                       # number of SwapReq misses
system.cpu0.dcache.SwapReq_miss_latency::.cpu0.data  93791718500                       # number of SwapReq miss cycles
system.cpu0.dcache.SwapReq_miss_latency::total  93791718500                       # number of SwapReq miss cycles
system.cpu0.dcache.SwapReq_accesses::.cpu0.data      2100294                       # number of SwapReq accesses(hits+misses)
system.cpu0.dcache.SwapReq_accesses::total      2100294                       # number of SwapReq accesses(hits+misses)
system.cpu0.dcache.SwapReq_miss_rate::.cpu0.data     0.434093                       # miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_miss_rate::total     0.434093                       # miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_avg_miss_latency::.cpu0.data 102873.042031                       # average SwapReq miss latency
system.cpu0.dcache.SwapReq_avg_miss_latency::total 102873.042031                       # average SwapReq miss latency
system.cpu0.dcache.SwapReq_mshr_misses::.cpu0.data       911723                       # number of SwapReq MSHR misses
system.cpu0.dcache.SwapReq_mshr_misses::total       911723                       # number of SwapReq MSHR misses
system.cpu0.dcache.SwapReq_mshr_miss_latency::.cpu0.data  92879995500                       # number of SwapReq MSHR miss cycles
system.cpu0.dcache.SwapReq_mshr_miss_latency::total  92879995500                       # number of SwapReq MSHR miss cycles
system.cpu0.dcache.SwapReq_mshr_miss_rate::.cpu0.data     0.434093                       # mshr miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_mshr_miss_rate::total     0.434093                       # mshr miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_avg_mshr_miss_latency::.cpu0.data 101873.042031                       # average SwapReq mshr miss latency
system.cpu0.dcache.SwapReq_avg_mshr_miss_latency::total 101873.042031                       # average SwapReq mshr miss latency
system.cpu0.dcache.tags.pwrStateResidencyTicks::UNDEFINED 1274677304000                       # Cumulative time (in ticks) in various power states
system.cpu0.dcache.tags.tagsinuse           31.999397                       # Cycle average of tags in use
system.cpu0.dcache.tags.total_refs          534040589                       # Total number of references to valid blocks.
system.cpu0.dcache.tags.sampled_refs         32595664                       # Sample count of references to valid blocks.
system.cpu0.dcache.tags.avg_refs            16.383792                       # Average number of references to valid blocks.
system.cpu0.dcache.tags.warmup_cycle           289500                       # Cycle when the warmup percentage was hit.
system.cpu0.dcache.tags.occ_blocks::.cpu0.data    31.999397                       # Average occupied blocks per requestor
system.cpu0.dcache.tags.occ_percent::.cpu0.data     0.999981                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_percent::total     0.999981                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::0           27                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::3            5                       # Occupied blocks per task id
system.cpu0.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu0.dcache.tags.tag_accesses       1149934962                       # Number of tag accesses
system.cpu0.dcache.tags.data_accesses      1149934962                       # Number of data accesses
system.clk_domain.clock                          1000                       # Clock period in ticks
system.l2.pwrStateResidencyTicks::UNDEFINED 1274677304000                       # Cumulative time (in ticks) in various power states
system.l2.demand_hits::.cpu0.inst            34449239                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu0.data            29584492                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu1.inst                5975                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu1.data              590852                       # number of demand (read+write) hits
system.l2.demand_hits::total                 64630558                       # number of demand (read+write) hits
system.l2.overall_hits::.cpu0.inst           34449239                       # number of overall hits
system.l2.overall_hits::.cpu0.data           29584492                       # number of overall hits
system.l2.overall_hits::.cpu1.inst               5975                       # number of overall hits
system.l2.overall_hits::.cpu1.data             590852                       # number of overall hits
system.l2.overall_hits::total                64630558                       # number of overall hits
system.l2.demand_misses::.cpu0.inst            104579                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu0.data           3009683                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu1.inst              5393                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu1.data           2066714                       # number of demand (read+write) misses
system.l2.demand_misses::total                5186369                       # number of demand (read+write) misses
system.l2.overall_misses::.cpu0.inst           104579                       # number of overall misses
system.l2.overall_misses::.cpu0.data          3009683                       # number of overall misses
system.l2.overall_misses::.cpu1.inst             5393                       # number of overall misses
system.l2.overall_misses::.cpu1.data          2066714                       # number of overall misses
system.l2.overall_misses::total               5186369                       # number of overall misses
system.l2.demand_miss_latency::.cpu0.inst   8846035500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu0.data 294144326000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu1.inst    516257000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu1.data 216658670000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total     520165288500                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.cpu0.inst   8846035500                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu0.data 294144326000                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu1.inst    516257000                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu1.data 216658670000                       # number of overall miss cycles
system.l2.overall_miss_latency::total    520165288500                       # number of overall miss cycles
system.l2.demand_accesses::.cpu0.inst        34553818                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu0.data        32594175                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu1.inst           11368                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu1.data         2657566                       # number of demand (read+write) accesses
system.l2.demand_accesses::total             69816927                       # number of demand (read+write) accesses
system.l2.overall_accesses::.cpu0.inst       34553818                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu0.data       32594175                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu1.inst          11368                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu1.data        2657566                       # number of overall (read+write) accesses
system.l2.overall_accesses::total            69816927                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.cpu0.inst       0.003027                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu0.data       0.092338                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu1.inst       0.474402                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu1.data       0.777672                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.074285                       # miss rate for demand accesses
system.l2.overall_miss_rate::.cpu0.inst      0.003027                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu0.data      0.092338                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu1.inst      0.474402                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu1.data      0.777672                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.074285                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.cpu0.inst 84587.111179                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu0.data 97732.660217                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu1.inst 95727.239014                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu1.data 104832.439322                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 100294.693359                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu0.inst 84587.111179                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu0.data 97732.660217                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu1.inst 95727.239014                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu1.data 104832.439322                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 100294.693359                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.unused_prefetches                   7863629                       # number of HardPF blocks evicted w/o reference
system.l2.writebacks::.writebacks             3828470                       # number of writebacks
system.l2.writebacks::total                   3828470                       # number of writebacks
system.l2.demand_mshr_hits::.cpu0.inst            105                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu0.data         471456                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu1.inst             24                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu1.data         276042                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::total              747627                       # number of demand (read+write) MSHR hits
system.l2.overall_mshr_hits::.cpu0.inst           105                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu0.data        471456                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu1.inst            24                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu1.data        276042                       # number of overall MSHR hits
system.l2.overall_mshr_hits::total             747627                       # number of overall MSHR hits
system.l2.demand_mshr_misses::.cpu0.inst       104474                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu0.data      2538227                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu1.inst         5369                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu1.data      1790672                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total           4438742                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.cpu0.inst       104474                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu0.data      2538227                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu1.inst         5369                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu1.data      1790672                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.l2.prefetcher      9028200                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total         13466942                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.cpu0.inst   7795364500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu0.data 232851096001                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu1.inst    461257000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu1.data 174506028501                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total 415613746002                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu0.inst   7795364500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu0.data 232851096001                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu1.inst    461257000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu1.data 174506028501                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.l2.prefetcher 752568567290                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total 1168182313292                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.cpu0.inst     0.003024                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu0.data     0.077874                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu1.inst     0.472291                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu1.data     0.673802                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.063577                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.cpu0.inst     0.003024                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu0.data     0.077874                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu1.inst     0.472291                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu1.data     0.673802                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.l2.prefetcher          inf                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.192889                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.cpu0.inst 74615.354059                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu0.data 91737.695644                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu1.inst 85911.156640                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu1.data 97452.815759                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 93633.228965                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu0.inst 74615.354059                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu0.data 91737.695644                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu1.inst 85911.156640                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu1.data 97452.815759                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.l2.prefetcher 83357.542732                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 86744.437846                       # average overall mshr miss latency
system.l2.replacements                       18769790                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks      8994812                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total          8994812                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks      8994812                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total      8994812                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_hits::.writebacks     60565828                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total         60565828                       # number of WritebackClean hits
system.l2.WritebackClean_accesses::.writebacks     60565828                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total     60565828                       # number of WritebackClean accesses(hits+misses)
system.l2.HardPFReq_mshr_misses::.l2.prefetcher      9028200                       # number of HardPFReq MSHR misses
system.l2.HardPFReq_mshr_misses::total        9028200                       # number of HardPFReq MSHR misses
system.l2.HardPFReq_mshr_miss_latency::.l2.prefetcher 752568567290                       # number of HardPFReq MSHR miss cycles
system.l2.HardPFReq_mshr_miss_latency::total 752568567290                       # number of HardPFReq MSHR miss cycles
system.l2.HardPFReq_mshr_miss_rate::.l2.prefetcher          inf                       # mshr miss rate for HardPFReq accesses
system.l2.HardPFReq_mshr_miss_rate::total          inf                       # mshr miss rate for HardPFReq accesses
system.l2.HardPFReq_avg_mshr_miss_latency::.l2.prefetcher 83357.542732                       # average HardPFReq mshr miss latency
system.l2.HardPFReq_avg_mshr_miss_latency::total 83357.542732                       # average HardPFReq mshr miss latency
system.l2.UpgradeReq_hits::.cpu0.data               3                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::.cpu1.data               7                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::total                   10                       # number of UpgradeReq hits
system.l2.UpgradeReq_misses::.cpu0.data            33                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::.cpu1.data            22                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::total                 55                       # number of UpgradeReq misses
system.l2.UpgradeReq_miss_latency::.cpu0.data       148500                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::.cpu1.data        91500                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::total       240000                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_accesses::.cpu0.data           36                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::.cpu1.data           29                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::total               65                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_miss_rate::.cpu0.data     0.916667                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::.cpu1.data     0.758621                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::total        0.846154                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_avg_miss_latency::.cpu0.data         4500                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::.cpu1.data  4159.090909                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::total  4363.636364                       # average UpgradeReq miss latency
system.l2.UpgradeReq_mshr_misses::.cpu0.data           33                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::.cpu1.data           22                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::total            55                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_miss_latency::.cpu0.data       664000                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::.cpu1.data       440000                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::total      1104000                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_rate::.cpu0.data     0.916667                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::.cpu1.data     0.758621                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::total     0.846154                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_avg_mshr_miss_latency::.cpu0.data 20121.212121                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::.cpu1.data        20000                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::total 20072.727273                       # average UpgradeReq mshr miss latency
system.l2.SCUpgradeReq_misses::.cpu0.data            8                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::.cpu1.data           20                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::total               28                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_accesses::.cpu0.data            8                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::.cpu1.data           20                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::total             28                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_miss_rate::.cpu0.data            1                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::.cpu1.data            1                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::total             1                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_misses::.cpu0.data            8                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::.cpu1.data           20                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::total           28                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_miss_latency::.cpu0.data       157000                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::.cpu1.data       399500                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::total       556500                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_rate::.cpu0.data            1                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::.cpu1.data            1                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::total            1                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_avg_mshr_miss_latency::.cpu0.data        19625                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::.cpu1.data        19975                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::total        19875                       # average SCUpgradeReq mshr miss latency
system.l2.ReadExReq_hits::.cpu0.data          4992438                       # number of ReadExReq hits
system.l2.ReadExReq_hits::.cpu1.data           180094                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total               5172532                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.cpu0.data        1994284                       # number of ReadExReq misses
system.l2.ReadExReq_misses::.cpu1.data        1412155                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total             3406439                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.cpu0.data 200533551500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::.cpu1.data 151793491500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total  352327043000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.cpu0.data      6986722                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::.cpu1.data      1592249                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total           8578971                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.cpu0.data     0.285439                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::.cpu1.data     0.886893                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.397068                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.cpu0.data 100554.159538                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::.cpu1.data 107490.673120                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 103429.723239                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_hits::.cpu0.data       296459                       # number of ReadExReq MSHR hits
system.l2.ReadExReq_mshr_hits::.cpu1.data       170916                       # number of ReadExReq MSHR hits
system.l2.ReadExReq_mshr_hits::total           467375                       # number of ReadExReq MSHR hits
system.l2.ReadExReq_mshr_misses::.cpu0.data      1697825                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::.cpu1.data      1241239                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total        2939064                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.cpu0.data 159615232001                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::.cpu1.data 123857876001                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total 283473108002                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.cpu0.data     0.243007                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::.cpu1.data     0.779551                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.342589                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu0.data 94011.592479                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu1.data 99785.678665                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 96450.131063                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_hits::.cpu0.inst      34449239                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::.cpu1.inst          5975                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total           34455214                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_misses::.cpu0.inst       104579                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::.cpu1.inst         5393                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total           109972                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.cpu0.inst   8846035500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::.cpu1.inst    516257000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total   9362292500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.cpu0.inst     34553818                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::.cpu1.inst        11368                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total       34565186                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.cpu0.inst     0.003027                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::.cpu1.inst     0.474402                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.003182                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.cpu0.inst 84587.111179                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::.cpu1.inst 95727.239014                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 85133.420325                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_hits::.cpu0.inst          105                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::.cpu1.inst           24                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::total           129                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_misses::.cpu0.inst       104474                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::.cpu1.inst         5369                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total       109843                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.cpu0.inst   7795364500                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::.cpu1.inst    461257000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total   8256621500                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.cpu0.inst     0.003024                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::.cpu1.inst     0.472291                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.003178                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu0.inst 74615.354059                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu1.inst 85911.156640                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 75167.479949                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.cpu0.data     24592054                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::.cpu1.data       410758                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total          25002812                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.cpu0.data      1015399                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::.cpu1.data       654559                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total         1669958                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.cpu0.data  93610774500                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::.cpu1.data  64865178500                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total 158475953000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.cpu0.data     25607453                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::.cpu1.data      1065317                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total      26672770                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.cpu0.data     0.039652                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::.cpu1.data     0.614427                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.062609                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.cpu0.data 92191.123391                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::.cpu1.data 99097.527496                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 94898.166900                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_hits::.cpu0.data       174997                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::.cpu1.data       105126                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::total       280123                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_misses::.cpu0.data       840402                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::.cpu1.data       549433                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total      1389835                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.cpu0.data  73235864000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::.cpu1.data  50648152500                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total 123884016500                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.cpu0.data     0.032819                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::.cpu1.data     0.515746                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.052107                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu0.data 87143.847825                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu1.data 92182.581862                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 89135.772592                       # average ReadSharedReq mshr miss latency
system.l2.InvalidateReq_hits::.cpu0.data          169                       # number of InvalidateReq hits
system.l2.InvalidateReq_hits::.cpu1.data           96                       # number of InvalidateReq hits
system.l2.InvalidateReq_hits::total               265                       # number of InvalidateReq hits
system.l2.InvalidateReq_misses::.cpu0.data          396                       # number of InvalidateReq misses
system.l2.InvalidateReq_misses::.cpu1.data          219                       # number of InvalidateReq misses
system.l2.InvalidateReq_misses::total             615                       # number of InvalidateReq misses
system.l2.InvalidateReq_miss_latency::.cpu0.data      6821500                       # number of InvalidateReq miss cycles
system.l2.InvalidateReq_miss_latency::.cpu1.data      5738000                       # number of InvalidateReq miss cycles
system.l2.InvalidateReq_miss_latency::total     12559500                       # number of InvalidateReq miss cycles
system.l2.InvalidateReq_accesses::.cpu0.data          565                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_accesses::.cpu1.data          315                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_accesses::total           880                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_miss_rate::.cpu0.data     0.700885                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_miss_rate::.cpu1.data     0.695238                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_miss_rate::total     0.698864                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_avg_miss_latency::.cpu0.data 17226.010101                       # average InvalidateReq miss latency
system.l2.InvalidateReq_avg_miss_latency::.cpu1.data 26200.913242                       # average InvalidateReq miss latency
system.l2.InvalidateReq_avg_miss_latency::total 20421.951220                       # average InvalidateReq miss latency
system.l2.InvalidateReq_mshr_hits::.cpu0.data          112                       # number of InvalidateReq MSHR hits
system.l2.InvalidateReq_mshr_hits::.cpu1.data          102                       # number of InvalidateReq MSHR hits
system.l2.InvalidateReq_mshr_hits::total          214                       # number of InvalidateReq MSHR hits
system.l2.InvalidateReq_mshr_misses::.cpu0.data          284                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_misses::.cpu1.data          117                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_misses::total          401                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_miss_latency::.cpu0.data      5602997                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_latency::.cpu1.data      2321498                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_latency::total      7924495                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_rate::.cpu0.data     0.502655                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_mshr_miss_rate::.cpu1.data     0.371429                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_mshr_miss_rate::total     0.455682                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_avg_mshr_miss_latency::.cpu0.data 19728.862676                       # average InvalidateReq mshr miss latency
system.l2.InvalidateReq_avg_mshr_miss_latency::.cpu1.data 19841.863248                       # average InvalidateReq mshr miss latency
system.l2.InvalidateReq_avg_mshr_miss_latency::total 19761.832918                       # average InvalidateReq mshr miss latency
system.l2.prefetcher.pwrStateResidencyTicks::UNDEFINED 1274677304000                       # Cumulative time (in ticks) in various power states
system.l2.tags.pwrStateResidencyTicks::UNDEFINED 1274677304000                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                    63.999960                       # Cycle average of tags in use
system.l2.tags.total_refs                   147474492                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                  18770264                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      7.856815                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                     77000                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks      30.048105                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu0.inst        1.327565                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu0.data        6.732239                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu1.inst        0.004588                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu1.data        0.323315                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.l2.prefetcher    25.564148                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.469502                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu0.inst       0.020743                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu0.data       0.105191                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu1.inst       0.000072                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu1.data       0.005052                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.l2.prefetcher     0.399440                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.999999                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1022            40                       # Occupied blocks per task id
system.l2.tags.occ_task_id_blocks::1024            24                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1022::0           23                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1022::1           17                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0           19                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1            4                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::4            1                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1022     0.625000                       # Percentage of cache occupancy per task id
system.l2.tags.occ_task_id_percent::1024     0.375000                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                1133798656                       # Number of tag accesses
system.l2.tags.data_accesses               1133798656                       # Number of data accesses
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED 1274677304000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.cpu0.inst       6686336                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu0.data     164048000                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu1.inst        343616                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu1.data     116173376                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.l2.prefetcher    565618560                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total          852869888                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu0.inst      6686336                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu1.inst       343616                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total       7029952                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks    245022080                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total       245022080                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.cpu0.inst         104474                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu0.data        2563250                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu1.inst           5369                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu1.data        1815209                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.l2.prefetcher      8837790                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total            13326092                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks      3828470                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total            3828470                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.cpu0.inst          5245513                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu0.data        128697671                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu1.inst           269571                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu1.data         91139440                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.l2.prefetcher    443734707                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total             669086902                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu0.inst      5245513                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu1.inst       269571                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total          5515084                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks      192222831                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total            192222831                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks      192222831                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu0.inst         5245513                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu0.data       128697671                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu1.inst          269571                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu1.data        91139440                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.l2.prefetcher    443734707                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total            861309733                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples   3736699.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu0.inst::samples    104472.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu0.data::samples   2457429.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu1.inst::samples      5369.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu1.data::samples   1796443.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.l2.prefetcher::samples   8832676.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.003964608250                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds       230427                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds       230427                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState            25123392                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState            3517920                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                    13326092                       # Number of read requests accepted
system.mem_ctrls.writeReqs                    3828470                       # Number of write requests accepted
system.mem_ctrls.readBursts                  13326092                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                  3828470                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                 129703                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                 91771                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0            778148                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1            780162                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2            827034                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3           1068811                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4            839614                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5            877872                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6            787776                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7            771828                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8            910596                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9            774349                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10           792854                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11           784852                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12           852829                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13           775599                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14           776647                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15           797418                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0            233328                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1            232418                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2            228468                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3            229842                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4            232408                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5            233244                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6            231642                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7            229658                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8            249062                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9            232148                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10           235850                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11           233416                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12           234504                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13           233578                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14           233007                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15           234104                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       3.15                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      24.92                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                 456329298996                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                65981945000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat            703761592746                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     34579.86                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                53329.86                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                  9839358                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                 1755066                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 74.56                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                46.97                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6              13326092                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6              3828470                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                 2542700                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                 2685520                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                 3004797                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                 1665256                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                 1407635                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                 1056415                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                  303773                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                  221415                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                  157012                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                   57845                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                  38104                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                  25805                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                  12424                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                   9255                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                   5329                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                   3020                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                     61                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                     20                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      3                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                  19563                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                  20978                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                  84485                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                 162014                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                 210085                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                 234421                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                 242978                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                 243357                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                 244998                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                 248192                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                 254097                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                 262892                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                 256413                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                 252466                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                 246458                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                 239081                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                 237477                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                 241736                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                  11528                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                   5107                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                   3464                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                   2529                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                   1982                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                   1541                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                   1217                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                   1059                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                    900                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                    764                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                    715                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                    641                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                    554                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                    488                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                    431                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                    358                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                    317                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                    283                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                    233                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                    218                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                    198                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                    186                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                    127                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                     77                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                     47                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                     21                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      7                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples      5338629                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    202.994391                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   150.989352                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   198.808050                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127      1789963     33.53%     33.53% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255      2553300     47.83%     81.36% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383       460708      8.63%     89.99% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511       212839      3.99%     93.97% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639        55713      1.04%     95.02% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767        25905      0.49%     95.50% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895        23995      0.45%     95.95% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023        18687      0.35%     96.30% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151       197519      3.70%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total      5338629                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples       230427                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      57.269044                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean     51.138176                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev    299.072302                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-8191       230422    100.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::24576-32767            4      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::131072-139263            1      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total        230427                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples       230427                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.216316                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.202738                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      0.693522                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16           207918     90.23%     90.23% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17             1775      0.77%     91.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18            15643      6.79%     97.79% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19             3901      1.69%     99.48% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20              954      0.41%     99.90% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::21              176      0.08%     99.97% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::22               38      0.02%     99.99% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::23               19      0.01%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::24                3      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total        230427                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM              844568896                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                 8300992                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten               239147328                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys               852869888                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys            245022080                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                       662.57                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                       187.61                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                    669.09                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                    192.22                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         6.64                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     5.18                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    1.47                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                  1274677200000                       # Total gap between requests
system.mem_ctrls.avgGap                      74305.44                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.cpu0.inst      6686208                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu0.data    157275456                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu1.inst       343616                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu1.data    114972352                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.l2.prefetcher    565291264                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks    239147328                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.cpu0.inst 5245412.292992392555                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu0.data 123384526.818247959018                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu1.inst 269570.972136803670                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu1.data 90197222.182595640421                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.l2.prefetcher 443477939.260460913181                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 187614015.915670543909                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.cpu0.inst       104474                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu0.data      2563250                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu1.inst         5369                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu1.data      1815209                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.l2.prefetcher      8837790                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks      3828470                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.cpu0.inst   3464833980                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu0.data 127629251673                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu1.inst    235717438                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu1.data  99388512882                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.l2.prefetcher 473043276773                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks 30481419055849                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu0.inst     33164.56                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu0.data     49791.96                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu1.inst     43903.42                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu1.data     54753.21                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.l2.prefetcher     53525.06                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks   7961775.61                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    68.47                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank1.actEnergy          18884921580                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank1.preEnergy          10037551095                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank1.readEnergy         46161128160                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank1.writeEnergy         9843192180                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank1.refreshEnergy     100621485120.000015                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank1.actBackEnergy     243927138930                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank1.preBackEnergy     284063757600                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank1.totalEnergy       713539174665                       # Total energy per rank (pJ)
system.mem_ctrls.rank1.averagePower        559.780246                       # Core power per rank (mW)
system.mem_ctrls.rank1.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank1.memoryStateTime::IDLE 735569228551                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::REF  42564080000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT 496543995449                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.actEnergy          19232982300                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy          10222545960                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy         48061089300                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy         9662261760                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     100621485120.000015                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy     361827039030                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy     184779631200                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy       734407034670                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        576.151338                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE 476184733509                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF  42564080000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT 755928490491                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.cpu1.numPwrStateTransitions                169                       # Number of power state transitions
system.cpu1.pwrStateClkGateDist::samples           85                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::mean    12217991235.294117                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::stdev   60822221864.967110                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::1000-5e+10           81     95.29%     95.29% # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::5e+10-1e+11            1      1.18%     96.47% # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::1e+11-1.5e+11            1      1.18%     97.65% # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::2e+11-2.5e+11            1      1.18%     98.82% # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::4.5e+11-5e+11            1      1.18%    100.00% # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::min_value        43000                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::max_value 494148962500                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::total             85                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateResidencyTicks::ON   236148049000                       # Cumulative time (in ticks) in various power states
system.cpu1.pwrStateResidencyTicks::CLK_GATED 1038529255000                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.pwrStateResidencyTicks::UNDEFINED 1274677304000                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.demand_hits::.cpu1.inst     21643876                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::total        21643876                       # number of demand (read+write) hits
system.cpu1.icache.overall_hits::.cpu1.inst     21643876                       # number of overall hits
system.cpu1.icache.overall_hits::total       21643876                       # number of overall hits
system.cpu1.icache.demand_misses::.cpu1.inst        12610                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::total         12610                       # number of demand (read+write) misses
system.cpu1.icache.overall_misses::.cpu1.inst        12610                       # number of overall misses
system.cpu1.icache.overall_misses::total        12610                       # number of overall misses
system.cpu1.icache.demand_miss_latency::.cpu1.inst    676158000                       # number of demand (read+write) miss cycles
system.cpu1.icache.demand_miss_latency::total    676158000                       # number of demand (read+write) miss cycles
system.cpu1.icache.overall_miss_latency::.cpu1.inst    676158000                       # number of overall miss cycles
system.cpu1.icache.overall_miss_latency::total    676158000                       # number of overall miss cycles
system.cpu1.icache.demand_accesses::.cpu1.inst     21656486                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::total     21656486                       # number of demand (read+write) accesses
system.cpu1.icache.overall_accesses::.cpu1.inst     21656486                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::total     21656486                       # number of overall (read+write) accesses
system.cpu1.icache.demand_miss_rate::.cpu1.inst     0.000582                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::total     0.000582                       # miss rate for demand accesses
system.cpu1.icache.overall_miss_rate::.cpu1.inst     0.000582                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::total     0.000582                       # miss rate for overall accesses
system.cpu1.icache.demand_avg_miss_latency::.cpu1.inst 53620.777161                       # average overall miss latency
system.cpu1.icache.demand_avg_miss_latency::total 53620.777161                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::.cpu1.inst 53620.777161                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::total 53620.777161                       # average overall miss latency
system.cpu1.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.icache.writebacks::.writebacks        11336                       # number of writebacks
system.cpu1.icache.writebacks::total            11336                       # number of writebacks
system.cpu1.icache.demand_mshr_hits::.cpu1.inst         1242                       # number of demand (read+write) MSHR hits
system.cpu1.icache.demand_mshr_hits::total         1242                       # number of demand (read+write) MSHR hits
system.cpu1.icache.overall_mshr_hits::.cpu1.inst         1242                       # number of overall MSHR hits
system.cpu1.icache.overall_mshr_hits::total         1242                       # number of overall MSHR hits
system.cpu1.icache.demand_mshr_misses::.cpu1.inst        11368                       # number of demand (read+write) MSHR misses
system.cpu1.icache.demand_mshr_misses::total        11368                       # number of demand (read+write) MSHR misses
system.cpu1.icache.overall_mshr_misses::.cpu1.inst        11368                       # number of overall MSHR misses
system.cpu1.icache.overall_mshr_misses::total        11368                       # number of overall MSHR misses
system.cpu1.icache.demand_mshr_miss_latency::.cpu1.inst    600290000                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::total    600290000                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::.cpu1.inst    600290000                       # number of overall MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::total    600290000                       # number of overall MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_rate::.cpu1.inst     0.000525                       # mshr miss rate for demand accesses
system.cpu1.icache.demand_mshr_miss_rate::total     0.000525                       # mshr miss rate for demand accesses
system.cpu1.icache.overall_mshr_miss_rate::.cpu1.inst     0.000525                       # mshr miss rate for overall accesses
system.cpu1.icache.overall_mshr_miss_rate::total     0.000525                       # mshr miss rate for overall accesses
system.cpu1.icache.demand_avg_mshr_miss_latency::.cpu1.inst 52805.242787                       # average overall mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::total 52805.242787                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::.cpu1.inst 52805.242787                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::total 52805.242787                       # average overall mshr miss latency
system.cpu1.icache.replacements                 11336                       # number of replacements
system.cpu1.icache.ReadReq_hits::.cpu1.inst     21643876                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::total       21643876                       # number of ReadReq hits
system.cpu1.icache.ReadReq_misses::.cpu1.inst        12610                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::total        12610                       # number of ReadReq misses
system.cpu1.icache.ReadReq_miss_latency::.cpu1.inst    676158000                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_miss_latency::total    676158000                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_accesses::.cpu1.inst     21656486                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::total     21656486                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_miss_rate::.cpu1.inst     0.000582                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::total     0.000582                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_avg_miss_latency::.cpu1.inst 53620.777161                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_avg_miss_latency::total 53620.777161                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_mshr_hits::.cpu1.inst         1242                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_hits::total         1242                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_misses::.cpu1.inst        11368                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_misses::total        11368                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_miss_latency::.cpu1.inst    600290000                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_latency::total    600290000                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_rate::.cpu1.inst     0.000525                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_mshr_miss_rate::total     0.000525                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::.cpu1.inst 52805.242787                       # average ReadReq mshr miss latency
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::total 52805.242787                       # average ReadReq mshr miss latency
system.cpu1.icache.tags.pwrStateResidencyTicks::UNDEFINED 1274677304000                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.tags.tagsinuse           31.991774                       # Cycle average of tags in use
system.cpu1.icache.tags.total_refs           21469482                       # Total number of references to valid blocks.
system.cpu1.icache.tags.sampled_refs            11336                       # Sample count of references to valid blocks.
system.cpu1.icache.tags.avg_refs          1893.920430                       # Average number of references to valid blocks.
system.cpu1.icache.tags.warmup_cycle        326271500                       # Cycle when the warmup percentage was hit.
system.cpu1.icache.tags.occ_blocks::.cpu1.inst    31.991774                       # Average occupied blocks per requestor
system.cpu1.icache.tags.occ_percent::.cpu1.inst     0.999743                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_percent::total     0.999743                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::0           24                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::4            8                       # Occupied blocks per task id
system.cpu1.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu1.icache.tags.tag_accesses         43324340                       # Number of tag accesses
system.cpu1.icache.tags.data_accesses        43324340                       # Number of data accesses
system.cpu1.dcache.pwrStateResidencyTicks::UNDEFINED 1274677304000                       # Cumulative time (in ticks) in various power states
system.cpu1.dcache.demand_hits::.cpu1.data     33162820                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::total        33162820                       # number of demand (read+write) hits
system.cpu1.dcache.overall_hits::.cpu1.data     33162820                       # number of overall hits
system.cpu1.dcache.overall_hits::total       33162820                       # number of overall hits
system.cpu1.dcache.demand_misses::.cpu1.data      8532533                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::total       8532533                       # number of demand (read+write) misses
system.cpu1.dcache.overall_misses::.cpu1.data      8532533                       # number of overall misses
system.cpu1.dcache.overall_misses::total      8532533                       # number of overall misses
system.cpu1.dcache.demand_miss_latency::.cpu1.data 706925057143                       # number of demand (read+write) miss cycles
system.cpu1.dcache.demand_miss_latency::total 706925057143                       # number of demand (read+write) miss cycles
system.cpu1.dcache.overall_miss_latency::.cpu1.data 706925057143                       # number of overall miss cycles
system.cpu1.dcache.overall_miss_latency::total 706925057143                       # number of overall miss cycles
system.cpu1.dcache.demand_accesses::.cpu1.data     41695353                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::total     41695353                       # number of demand (read+write) accesses
system.cpu1.dcache.overall_accesses::.cpu1.data     41695353                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::total     41695353                       # number of overall (read+write) accesses
system.cpu1.dcache.demand_miss_rate::.cpu1.data     0.204640                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::total     0.204640                       # miss rate for demand accesses
system.cpu1.dcache.overall_miss_rate::.cpu1.data     0.204640                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::total     0.204640                       # miss rate for overall accesses
system.cpu1.dcache.demand_avg_miss_latency::.cpu1.data 82850.550609                       # average overall miss latency
system.cpu1.dcache.demand_avg_miss_latency::total 82850.550609                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::.cpu1.data 82850.550609                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::total 82850.550609                       # average overall miss latency
system.cpu1.dcache.blocked_cycles::no_mshrs      6512210                       # number of cycles access was blocked
system.cpu1.dcache.blocked_cycles::no_targets       337149                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_mshrs            98931                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_targets           4386                       # number of cycles access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_mshrs    65.825778                       # average number of cycles each access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_targets    76.869357                       # average number of cycles each access was blocked
system.cpu1.dcache.writebacks::.writebacks      2657619                       # number of writebacks
system.cpu1.dcache.writebacks::total          2657619                       # number of writebacks
system.cpu1.dcache.demand_mshr_hits::.cpu1.data      6647068                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.demand_mshr_hits::total      6647068                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.overall_mshr_hits::.cpu1.data      6647068                       # number of overall MSHR hits
system.cpu1.dcache.overall_mshr_hits::total      6647068                       # number of overall MSHR hits
system.cpu1.dcache.demand_mshr_misses::.cpu1.data      1885465                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.demand_mshr_misses::total      1885465                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.overall_mshr_misses::.cpu1.data      1885465                       # number of overall MSHR misses
system.cpu1.dcache.overall_mshr_misses::total      1885465                       # number of overall MSHR misses
system.cpu1.dcache.demand_mshr_miss_latency::.cpu1.data 151785836443                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::total 151785836443                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::.cpu1.data 151785836443                       # number of overall MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::total 151785836443                       # number of overall MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_rate::.cpu1.data     0.045220                       # mshr miss rate for demand accesses
system.cpu1.dcache.demand_mshr_miss_rate::total     0.045220                       # mshr miss rate for demand accesses
system.cpu1.dcache.overall_mshr_miss_rate::.cpu1.data     0.045220                       # mshr miss rate for overall accesses
system.cpu1.dcache.overall_mshr_miss_rate::total     0.045220                       # mshr miss rate for overall accesses
system.cpu1.dcache.demand_avg_mshr_miss_latency::.cpu1.data 80503.131293                       # average overall mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::total 80503.131293                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::.cpu1.data 80503.131293                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::total 80503.131293                       # average overall mshr miss latency
system.cpu1.dcache.replacements               2657619                       # number of replacements
system.cpu1.dcache.ReadReq_hits::.cpu1.data     27667635                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::total       27667635                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_misses::.cpu1.data      5006626                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::total      5006626                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_miss_latency::.cpu1.data 351846873000                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_miss_latency::total 351846873000                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_accesses::.cpu1.data     32674261                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::total     32674261                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_miss_rate::.cpu1.data     0.153228                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::total     0.153228                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_avg_miss_latency::.cpu1.data 70276.244521                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_avg_miss_latency::total 70276.244521                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_mshr_hits::.cpu1.data      3941080                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_hits::total      3941080                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_misses::.cpu1.data      1065546                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_misses::total      1065546                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_miss_latency::.cpu1.data  71558089000                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_latency::total  71558089000                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_rate::.cpu1.data     0.032611                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_mshr_miss_rate::total     0.032611                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::.cpu1.data 67156.264488                       # average ReadReq mshr miss latency
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::total 67156.264488                       # average ReadReq mshr miss latency
system.cpu1.dcache.WriteReq_hits::.cpu1.data      5495185                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::total       5495185                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_misses::.cpu1.data      3525907                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_misses::total      3525907                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_miss_latency::.cpu1.data 355078184143                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::total 355078184143                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_accesses::.cpu1.data      9021092                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::total      9021092                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_miss_rate::.cpu1.data     0.390851                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_miss_rate::total     0.390851                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_avg_miss_latency::.cpu1.data 100705.487735                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::total 100705.487735                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_mshr_hits::.cpu1.data      2705988                       # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_hits::total      2705988                       # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_misses::.cpu1.data       819919                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_misses::total       819919                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_miss_latency::.cpu1.data  80227747443                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_latency::total  80227747443                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_rate::.cpu1.data     0.090889                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_mshr_miss_rate::total     0.090889                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::.cpu1.data 97848.381905                       # average WriteReq mshr miss latency
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::total 97848.381905                       # average WriteReq mshr miss latency
system.cpu1.dcache.LoadLockedReq_hits::.cpu1.data          308                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_hits::total          308                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_misses::.cpu1.data          162                       # number of LoadLockedReq misses
system.cpu1.dcache.LoadLockedReq_misses::total          162                       # number of LoadLockedReq misses
system.cpu1.dcache.LoadLockedReq_miss_latency::.cpu1.data      7679500                       # number of LoadLockedReq miss cycles
system.cpu1.dcache.LoadLockedReq_miss_latency::total      7679500                       # number of LoadLockedReq miss cycles
system.cpu1.dcache.LoadLockedReq_accesses::.cpu1.data          470                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::total          470                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_miss_rate::.cpu1.data     0.344681                       # miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_miss_rate::total     0.344681                       # miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_avg_miss_latency::.cpu1.data 47404.320988                       # average LoadLockedReq miss latency
system.cpu1.dcache.LoadLockedReq_avg_miss_latency::total 47404.320988                       # average LoadLockedReq miss latency
system.cpu1.dcache.LoadLockedReq_mshr_hits::.cpu1.data          113                       # number of LoadLockedReq MSHR hits
system.cpu1.dcache.LoadLockedReq_mshr_hits::total          113                       # number of LoadLockedReq MSHR hits
system.cpu1.dcache.LoadLockedReq_mshr_misses::.cpu1.data           49                       # number of LoadLockedReq MSHR misses
system.cpu1.dcache.LoadLockedReq_mshr_misses::total           49                       # number of LoadLockedReq MSHR misses
system.cpu1.dcache.LoadLockedReq_mshr_miss_latency::.cpu1.data      3672000                       # number of LoadLockedReq MSHR miss cycles
system.cpu1.dcache.LoadLockedReq_mshr_miss_latency::total      3672000                       # number of LoadLockedReq MSHR miss cycles
system.cpu1.dcache.LoadLockedReq_mshr_miss_rate::.cpu1.data     0.104255                       # mshr miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_mshr_miss_rate::total     0.104255                       # mshr miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu1.data 74938.775510                       # average LoadLockedReq mshr miss latency
system.cpu1.dcache.LoadLockedReq_avg_mshr_miss_latency::total 74938.775510                       # average LoadLockedReq mshr miss latency
system.cpu1.dcache.StoreCondReq_hits::.cpu1.data          327                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_hits::total          327                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_misses::.cpu1.data          122                       # number of StoreCondReq misses
system.cpu1.dcache.StoreCondReq_misses::total          122                       # number of StoreCondReq misses
system.cpu1.dcache.StoreCondReq_miss_latency::.cpu1.data      1058000                       # number of StoreCondReq miss cycles
system.cpu1.dcache.StoreCondReq_miss_latency::total      1058000                       # number of StoreCondReq miss cycles
system.cpu1.dcache.StoreCondReq_accesses::.cpu1.data          449                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::total          449                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_miss_rate::.cpu1.data     0.271715                       # miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_miss_rate::total     0.271715                       # miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_avg_miss_latency::.cpu1.data  8672.131148                       # average StoreCondReq miss latency
system.cpu1.dcache.StoreCondReq_avg_miss_latency::total  8672.131148                       # average StoreCondReq miss latency
system.cpu1.dcache.StoreCondReq_mshr_misses::.cpu1.data          122                       # number of StoreCondReq MSHR misses
system.cpu1.dcache.StoreCondReq_mshr_misses::total          122                       # number of StoreCondReq MSHR misses
system.cpu1.dcache.StoreCondReq_mshr_miss_latency::.cpu1.data       936000                       # number of StoreCondReq MSHR miss cycles
system.cpu1.dcache.StoreCondReq_mshr_miss_latency::total       936000                       # number of StoreCondReq MSHR miss cycles
system.cpu1.dcache.StoreCondReq_mshr_miss_rate::.cpu1.data     0.271715                       # mshr miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_mshr_miss_rate::total     0.271715                       # mshr miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_avg_mshr_miss_latency::.cpu1.data  7672.131148                       # average StoreCondReq mshr miss latency
system.cpu1.dcache.StoreCondReq_avg_mshr_miss_latency::total  7672.131148                       # average StoreCondReq mshr miss latency
system.cpu1.dcache.SwapReq_hits::.cpu1.data      1326836                       # number of SwapReq hits
system.cpu1.dcache.SwapReq_hits::total        1326836                       # number of SwapReq hits
system.cpu1.dcache.SwapReq_misses::.cpu1.data       773160                       # number of SwapReq misses
system.cpu1.dcache.SwapReq_misses::total       773160                       # number of SwapReq misses
system.cpu1.dcache.SwapReq_miss_latency::.cpu1.data  77322625000                       # number of SwapReq miss cycles
system.cpu1.dcache.SwapReq_miss_latency::total  77322625000                       # number of SwapReq miss cycles
system.cpu1.dcache.SwapReq_accesses::.cpu1.data      2099996                       # number of SwapReq accesses(hits+misses)
system.cpu1.dcache.SwapReq_accesses::total      2099996                       # number of SwapReq accesses(hits+misses)
system.cpu1.dcache.SwapReq_miss_rate::.cpu1.data     0.368172                       # miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_miss_rate::total     0.368172                       # miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_avg_miss_latency::.cpu1.data 100008.568731                       # average SwapReq miss latency
system.cpu1.dcache.SwapReq_avg_miss_latency::total 100008.568731                       # average SwapReq miss latency
system.cpu1.dcache.SwapReq_mshr_misses::.cpu1.data       773160                       # number of SwapReq MSHR misses
system.cpu1.dcache.SwapReq_mshr_misses::total       773160                       # number of SwapReq MSHR misses
system.cpu1.dcache.SwapReq_mshr_miss_latency::.cpu1.data  76549465000                       # number of SwapReq MSHR miss cycles
system.cpu1.dcache.SwapReq_mshr_miss_latency::total  76549465000                       # number of SwapReq MSHR miss cycles
system.cpu1.dcache.SwapReq_mshr_miss_rate::.cpu1.data     0.368172                       # mshr miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_mshr_miss_rate::total     0.368172                       # mshr miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_avg_mshr_miss_latency::.cpu1.data 99008.568731                       # average SwapReq mshr miss latency
system.cpu1.dcache.SwapReq_avg_mshr_miss_latency::total 99008.568731                       # average SwapReq mshr miss latency
system.cpu1.dcache.tags.pwrStateResidencyTicks::UNDEFINED 1274677304000                       # Cumulative time (in ticks) in various power states
system.cpu1.dcache.tags.tagsinuse           28.748373                       # Cycle average of tags in use
system.cpu1.dcache.tags.total_refs           37145519                       # Total number of references to valid blocks.
system.cpu1.dcache.tags.sampled_refs          2658519                       # Sample count of references to valid blocks.
system.cpu1.dcache.tags.avg_refs            13.972260                       # Average number of references to valid blocks.
system.cpu1.dcache.tags.warmup_cycle        326283000                       # Cycle when the warmup percentage was hit.
system.cpu1.dcache.tags.occ_blocks::.cpu1.data    28.748373                       # Average occupied blocks per requestor
system.cpu1.dcache.tags.occ_percent::.cpu1.data     0.898387                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_percent::total     0.898387                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_task_id_blocks::1024           29                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::0           26                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::1            3                       # Occupied blocks per task id
system.cpu1.dcache.tags.occ_task_id_percent::1024     0.906250                       # Percentage of cache occupancy per task id
system.cpu1.dcache.tags.tag_accesses         90251084                       # Number of tag accesses
system.cpu1.dcache.tags.data_accesses        90251084                       # Number of data accesses
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.tol2bus.pwrStateResidencyTicks::UNDEFINED 1274677304000                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadResp          61238722                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty     12823282                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean     60822950                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict        14941320                       # Transaction distribution
system.tol2bus.trans_dist::HardPFReq         13833843                       # Transaction distribution
system.tol2bus.trans_dist::HardPFResp               2                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeReq             345                       # Transaction distribution
system.tol2bus.trans_dist::SCUpgradeReq           266                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeResp            611                       # Transaction distribution
system.tol2bus.trans_dist::SCUpgradeFailReq            1                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeFailResp            1                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq          8579828                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp         8579828                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq      34565189                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq     26673535                       # Transaction distribution
system.tol2bus.trans_dist::InvalidateReq          880                       # Transaction distribution
system.tol2bus.trans_dist::InvalidateResp          880                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu0.icache.mem_side::system.l2.cpu_side    103661424                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu0.dcache.mem_side::system.l2.cpu_side     97785863                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu1.icache.mem_side::system.l2.cpu_side        34072                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu1.dcache.mem_side::system.l2.cpu_side      7974347                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total             209455706                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu0.icache.mem_side::system.l2.cpu_side   4422886592                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu0.dcache.mem_side::system.l2.cpu_side   4172108544                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu1.icache.mem_side::system.l2.cpu_side      1453056                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu1.dcache.mem_side::system.l2.cpu_side    340171904                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total             8936620096                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                        32605779                       # Total snoops (count)
system.tol2bus.snoopTraffic                 245126272                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples        102423677                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.079998                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.275518                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0               94346907     92.11%     92.11% # Request fanout histogram
system.tol2bus.snoop_fanout::1                7961404      7.77%     99.89% # Request fanout histogram
system.tol2bus.snoop_fanout::2                 113842      0.11%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::3                   1524      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::4                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::5                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::6                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::7                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::8                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              3                       # Request fanout histogram
system.tol2bus.snoop_fanout::total          102423677                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy       139636666497                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization             11.0                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy       48896094621                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             3.8                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy       51873719346                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             4.1                       # Layer utilization (%)
system.tol2bus.respLayer3.occupancy        3989348558                       # Layer occupancy (ticks)
system.tol2bus.respLayer3.utilization             0.3                       # Layer utilization (%)
system.tol2bus.respLayer2.occupancy          17071960                       # Layer occupancy (ticks)
system.tol2bus.respLayer2.utilization             0.0                       # Layer utilization (%)
system.tol2bus.snoopLayer0.occupancy             3001                       # Layer occupancy (ticks)
system.tol2bus.snoopLayer0.utilization            0.0                       # Layer utilization (%)

---------- End Simulation Statistics   ----------

---------- Begin Simulation Statistics ----------
final_tick                               3279339455500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                  66087                       # Simulator instruction rate (inst/s)
host_mem_usage                                 704100                       # Number of bytes of host memory used
host_op_rate                                    66189                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                 41283.36                       # Real time elapsed on the host
host_tick_rate                               48558604                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                  2728287306                       # Number of instructions simulated
sim_ops                                    2732493409                       # Number of ops (including micro ops) simulated
sim_seconds                                  2.004662                       # Number of seconds simulated
sim_ticks                                2004662151500                       # Number of ticks simulated
system.cpu0.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu0.branchPred.BTBHitPct            98.619803                       # BTB Hit Percentage
system.cpu0.branchPred.BTBHits              339033022                       # Number of BTB hits
system.cpu0.branchPred.BTBLookups           343777834                       # Number of BTB lookups
system.cpu0.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu0.branchPred.condIncorrect         29316399                       # Number of conditional branches incorrect
system.cpu0.branchPred.condPredicted        462437450                       # Number of conditional branches predicted
system.cpu0.branchPred.indirectHits             24119                       # Number of indirect target hits.
system.cpu0.branchPred.indirectLookups         115216                       # Number of indirect predictor lookups.
system.cpu0.branchPred.indirectMisses           91097                       # Number of indirect misses.
system.cpu0.branchPred.lookups              481801293                       # Number of BP lookups
system.cpu0.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu0.branchPredindirectMispredicted         2065                       # Number of mispredicted indirect branches.
system.cpu0.commit.amos                          1259                       # Number of atomic instructions committed
system.cpu0.commit.branchMispredicts         29313745                       # The number of times a branch was mispredicted
system.cpu0.commit.branches                 198880274                       # Number of branches committed
system.cpu0.commit.bw_lim_events             40698411                       # number cycles where commit BW limit reached
system.cpu0.commit.commitNonSpecStalls           4368                       # The number of times commit has been forced to stall to communicate backwards
system.cpu0.commit.commitSquashedInsts      736276932                       # The number of squashed insts skipped by commit
system.cpu0.commit.committedInsts           842730200                       # Number of instructions committed
system.cpu0.commit.committedOps             842731139                       # Number of ops (including micro ops) committed
system.cpu0.commit.committed_per_cycle::samples   3793145049                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::mean     0.222172                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::stdev     1.088002                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::0   3541389395     93.36%     93.36% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::1     86099720      2.27%     95.63% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::2     70667679      1.86%     97.50% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::3     14558211      0.38%     97.88% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::4      4167417      0.11%     97.99% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::5      9073978      0.24%     98.23% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::6      1437084      0.04%     98.27% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::7     25053154      0.66%     98.93% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::8     40698411      1.07%    100.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::total   3793145049                       # Number of insts commited each cycle
system.cpu0.commit.fp_insts                       315                       # Number of committed floating point instructions.
system.cpu0.commit.function_calls               15124                       # Number of function calls committed.
system.cpu0.commit.int_insts                829095530                       # Number of committed integer instructions.
system.cpu0.commit.loads                    230586139                       # Number of loads committed
system.cpu0.commit.membars                       1463                       # Number of memory barriers committed
system.cpu0.commit.op_class_0::No_OpClass         1514      0.00%      0.00% # Class of committed instruction
system.cpu0.commit.op_class_0::IntAlu       602833480     71.53%     71.53% # Class of committed instruction
system.cpu0.commit.op_class_0::IntMult           1063      0.00%     71.53% # Class of committed instruction
system.cpu0.commit.op_class_0::IntDiv             366      0.00%     71.53% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatAdd            16      0.00%     71.53% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatCmp            34      0.00%     71.53% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatCvt           103      0.00%     71.53% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMult            0      0.00%     71.53% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMultAcc            0      0.00%     71.53% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatDiv            17      0.00%     71.53% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMisc           51      0.00%     71.53% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatSqrt            0      0.00%     71.53% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAdd              0      0.00%     71.53% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAddAcc            0      0.00%     71.53% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAlu              0      0.00%     71.53% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdCmp              0      0.00%     71.53% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdCvt              0      0.00%     71.53% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdMisc             0      0.00%     71.53% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdMult             0      0.00%     71.53% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdMultAcc            0      0.00%     71.53% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShift            0      0.00%     71.53% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShiftAcc            0      0.00%     71.53% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdDiv              0      0.00%     71.53% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSqrt             0      0.00%     71.53% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatAdd            0      0.00%     71.53% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatAlu            0      0.00%     71.53% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatCmp            0      0.00%     71.53% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatCvt            0      0.00%     71.53% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatDiv            0      0.00%     71.53% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatMisc            0      0.00%     71.53% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatMult            0      0.00%     71.53% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatMultAcc            0      0.00%     71.53% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatSqrt            0      0.00%     71.53% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdReduceAdd            0      0.00%     71.53% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdReduceAlu            0      0.00%     71.53% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdReduceCmp            0      0.00%     71.53% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     71.53% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     71.53% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAes              0      0.00%     71.53% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAesMix            0      0.00%     71.53% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha1Hash            0      0.00%     71.53% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha1Hash2            0      0.00%     71.53% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha256Hash            0      0.00%     71.53% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha256Hash2            0      0.00%     71.53% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShaSigma2            0      0.00%     71.53% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShaSigma3            0      0.00%     71.53% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdPredAlu            0      0.00%     71.53% # Class of committed instruction
system.cpu0.commit.op_class_0::MemRead      230587342     27.36%     98.90% # Class of committed instruction
system.cpu0.commit.op_class_0::MemWrite       9307059      1.10%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMemRead           56      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMemWrite           38      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::total        842731139                       # Class of committed instruction
system.cpu0.commit.refs                     239894495                       # Number of memory references committed
system.cpu0.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu0.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu0.committedInsts                  842730200                       # Number of Instructions Simulated
system.cpu0.committedOps                    842731139                       # Number of Ops (including micro ops) Simulated
system.cpu0.cpi                              4.643029                       # CPI: Cycles Per Instruction
system.cpu0.cpi_total                        4.643029                       # CPI: Total CPI of All Threads
system.cpu0.decode.BlockedCycles           2840197386                       # Number of cycles decode is blocked
system.cpu0.decode.BranchMispred                 2763                       # Number of times decode detected a branch misprediction
system.cpu0.decode.BranchResolved           278143066                       # Number of times decode resolved a branch
system.cpu0.decode.DecodedInsts            1731958301                       # Number of instructions handled by decode
system.cpu0.decode.IdleCycles               260405734                       # Number of cycles decode is idle
system.cpu0.decode.RunCycles                722635542                       # Number of cycles decode is running
system.cpu0.decode.SquashCycles              29315056                       # Number of cycles decode is squashing
system.cpu0.decode.SquashedInsts                 6042                       # Number of squashed instructions handled by decode
system.cpu0.decode.UnblockCycles             58363141                       # Number of cycles decode is unblocking
system.cpu0.dtb.accesses                            0                       # DTB accesses
system.cpu0.dtb.hits                                0                       # DTB hits
system.cpu0.dtb.misses                              0                       # DTB misses
system.cpu0.dtb.read_accesses                       0                       # DTB read accesses
system.cpu0.dtb.read_hits                           0                       # DTB read hits
system.cpu0.dtb.read_misses                         0                       # DTB read misses
system.cpu0.dtb.write_accesses                      0                       # DTB write accesses
system.cpu0.dtb.write_hits                          0                       # DTB write hits
system.cpu0.dtb.write_misses                        0                       # DTB write misses
system.cpu0.fetch.Branches                  481801293                       # Number of branches that fetch encountered
system.cpu0.fetch.CacheLines                370636790                       # Number of cache lines fetched
system.cpu0.fetch.Cycles                   3500215946                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu0.fetch.IcacheSquashes              9360129                       # Number of outstanding Icache misses that were squashed
system.cpu0.fetch.IcacheWaitRetryStallCycles           65                       # Number of stall cycles due to full MSHR
system.cpu0.fetch.Insts                    2070570258                       # Number of instructions fetch has processed
system.cpu0.fetch.MiscStallCycles                  64                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu0.fetch.PendingTrapStallCycles          147                       # Number of stall cycles due to pending traps
system.cpu0.fetch.SquashCycles               58635454                       # Number of cycles fetch has spent squashing
system.cpu0.fetch.branchRate                 0.123134                       # Number of branch fetches per cycle
system.cpu0.fetch.icacheStallCycles         381382910                       # Number of cycles fetch is stalled on an Icache miss
system.cpu0.fetch.predictedBranches         339057141                       # Number of branches that fetch has predicted taken
system.cpu0.fetch.rate                       0.529176                       # Number of inst fetches per cycle
system.cpu0.fetch.rateDist::samples        3910916859                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::mean             0.529434                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::stdev            0.891582                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::0              2564330147     65.57%     65.57% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::1               842732509     21.55%     87.12% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::2               368622134      9.43%     96.54% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::3                75870329      1.94%     98.48% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::4                46522471      1.19%     99.67% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::5                  145271      0.00%     99.68% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::6                12691417      0.32%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::7                     524      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::8                    2057      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::max_value               8                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::total          3910916859                       # Number of instructions fetched each cycle (Total)
system.cpu0.fp_regfile_reads                      308                       # number of floating regfile reads
system.cpu0.fp_regfile_writes                     214                       # number of floating regfile writes
system.cpu0.idleCycles                        1904168                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu0.iew.branchMispredicts            32094962                       # Number of branch mispredicts detected at execute
system.cpu0.iew.exec_branches               274213112                       # Number of branches executed
system.cpu0.iew.exec_nop                            0                       # number of nop insts executed
system.cpu0.iew.exec_rate                    0.394672                       # Inst execution rate
system.cpu0.iew.exec_refs                   662099913                       # number of memory reference insts executed
system.cpu0.iew.exec_stores                  10635690                       # Number of stores executed
system.cpu0.iew.exec_swp                            0                       # number of swp insts executed
system.cpu0.iew.iewBlockCycles              975963163                       # Number of cycles IEW is blocking
system.cpu0.iew.iewDispLoadInsts            426358005                       # Number of dispatched load instructions
system.cpu0.iew.iewDispNonSpecInsts              3192                       # Number of dispatched non-speculative instructions
system.cpu0.iew.iewDispSquashedInsts         21967700                       # Number of squashed instructions skipped by dispatch
system.cpu0.iew.iewDispStoreInsts            19312218                       # Number of dispatched store instructions
system.cpu0.iew.iewDispatchedInsts         1570587393                       # Number of instructions dispatched to IQ
system.cpu0.iew.iewExecLoadInsts            651464223                       # Number of load instructions executed
system.cpu0.iew.iewExecSquashedInsts         28230678                       # Number of squashed instructions skipped in execute
system.cpu0.iew.iewExecutedInsts           1544281040                       # Number of executed instructions
system.cpu0.iew.iewIQFullEvents               5880378                       # Number of times the IQ has become full, causing a stall
system.cpu0.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu0.iew.iewLSQFullEvents           1129162430                       # Number of times the LSQ has become full, causing a stall
system.cpu0.iew.iewSquashCycles              29315056                       # Number of cycles IEW is squashing
system.cpu0.iew.iewUnblockCycles           1139400875                       # Number of cycles IEW is unblocking
system.cpu0.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu0.iew.lsq.thread0.cacheBlocked     34752643                       # Number of times an access to memory failed due to the cache being blocked
system.cpu0.iew.lsq.thread0.forwLoads          167218                       # Number of loads that had data forwarded from stores
system.cpu0.iew.lsq.thread0.ignoredResponses         3218                       # Number of memory responses ignored because the instruction is squashed
system.cpu0.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu0.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu0.iew.lsq.thread0.memOrderViolation         1008                       # Number of memory ordering violations
system.cpu0.iew.lsq.thread0.rescheduledLoads           59                       # Number of loads that were rescheduled
system.cpu0.iew.lsq.thread0.squashedLoads    195771866                       # Number of loads squashed
system.cpu0.iew.lsq.thread0.squashedStores     10003862                       # Number of stores squashed
system.cpu0.iew.memOrderViolationEvents          1008                       # Number of memory order violations
system.cpu0.iew.predictedNotTakenIncorrect     12664739                       # Number of branches that were predicted not taken incorrectly
system.cpu0.iew.predictedTakenIncorrect      19430223                       # Number of branches that were predicted taken incorrectly
system.cpu0.iew.wb_consumers                963200754                       # num instructions consuming a value
system.cpu0.iew.wb_count                   1181493961                       # cumulative count of insts written-back
system.cpu0.iew.wb_fanout                    0.743783                       # average fanout of values written-back
system.cpu0.iew.wb_producers                716412731                       # num instructions producing a value
system.cpu0.iew.wb_rate                      0.301955                       # insts written-back per cycle
system.cpu0.iew.wb_sent                    1188218820                       # cumulative count of insts sent to commit
system.cpu0.int_regfile_reads              1933381853                       # number of integer regfile reads
system.cpu0.int_regfile_writes              903380050                       # number of integer regfile writes
system.cpu0.ipc                              0.215377                       # IPC: Instructions Per Cycle
system.cpu0.ipc_total                        0.215377                       # IPC: Total IPC of All Threads
system.cpu0.iq.FU_type_0::No_OpClass             1949      0.00%      0.00% # Type of FU issued
system.cpu0.iq.FU_type_0::IntAlu            892918754     56.78%     56.78% # Type of FU issued
system.cpu0.iq.FU_type_0::IntMult               11195      0.00%     56.78% # Type of FU issued
system.cpu0.iq.FU_type_0::IntDiv                  391      0.00%     56.78% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatAdd                 16      0.00%     56.78% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatCmp                 34      0.00%     56.78% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatCvt                105      0.00%     56.78% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMult                 0      0.00%     56.78% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMultAcc              0      0.00%     56.78% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatDiv                 18      0.00%     56.78% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMisc                51      0.00%     56.78% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatSqrt                 0      0.00%     56.78% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAdd                   0      0.00%     56.78% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAddAcc                0      0.00%     56.78% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAlu                   0      0.00%     56.78% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdCmp                   0      0.00%     56.78% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdCvt                   0      0.00%     56.78% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdMisc                  0      0.00%     56.78% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdMult                  0      0.00%     56.78% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdMultAcc               0      0.00%     56.78% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShift                 0      0.00%     56.78% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShiftAcc              0      0.00%     56.78% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdDiv                   0      0.00%     56.78% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSqrt                  0      0.00%     56.78% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatAdd              0      0.00%     56.78% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatAlu              0      0.00%     56.78% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatCmp              0      0.00%     56.78% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatCvt              0      0.00%     56.78% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatDiv              0      0.00%     56.78% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatMisc             0      0.00%     56.78% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatMult             0      0.00%     56.78% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     56.78% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatSqrt             0      0.00%     56.78% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdReduceAdd             0      0.00%     56.78% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdReduceAlu             0      0.00%     56.78% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdReduceCmp             0      0.00%     56.78% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     56.78% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     56.78% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAes                   0      0.00%     56.78% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAesMix                0      0.00%     56.78% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha1Hash              0      0.00%     56.78% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha1Hash2             0      0.00%     56.78% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha256Hash            0      0.00%     56.78% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha256Hash2            0      0.00%     56.78% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShaSigma2             0      0.00%     56.78% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShaSigma3             0      0.00%     56.78% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdPredAlu               0      0.00%     56.78% # Type of FU issued
system.cpu0.iq.FU_type_0::MemRead           667833171     42.47%     99.25% # Type of FU issued
system.cpu0.iq.FU_type_0::MemWrite           11745935      0.75%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMemRead             60      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMemWrite            38      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::IprAccess                 0      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::InstPrefetch              0      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::total            1572511717                       # Type of FU issued
system.cpu0.iq.fp_alu_accesses                    322                       # Number of floating point alu accesses
system.cpu0.iq.fp_inst_queue_reads                644                       # Number of floating instruction queue reads
system.cpu0.iq.fp_inst_queue_wakeup_accesses          320                       # Number of floating instruction queue wakeup accesses
system.cpu0.iq.fp_inst_queue_writes               379                       # Number of floating instruction queue writes
system.cpu0.iq.fu_busy_cnt                   65087968                       # FU busy when requested
system.cpu0.iq.fu_busy_rate                  0.041391                       # FU busy rate (busy events/executed inst)
system.cpu0.iq.fu_full::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::IntAlu                3902068      6.00%      6.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::IntMult                     0      0.00%      6.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::IntDiv                      0      0.00%      6.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatAdd                    0      0.00%      6.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatCmp                    0      0.00%      6.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatCvt                    0      0.00%      6.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMult                   0      0.00%      6.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMultAcc                0      0.00%      6.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatDiv                    0      0.00%      6.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMisc                   0      0.00%      6.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatSqrt                   0      0.00%      6.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAdd                     0      0.00%      6.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAddAcc                  0      0.00%      6.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAlu                     0      0.00%      6.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdCmp                     0      0.00%      6.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdCvt                     0      0.00%      6.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdMisc                    0      0.00%      6.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdMult                    0      0.00%      6.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdMultAcc                 0      0.00%      6.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShift                   0      0.00%      6.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShiftAcc                0      0.00%      6.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdDiv                     0      0.00%      6.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSqrt                    0      0.00%      6.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatAdd                0      0.00%      6.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatAlu                0      0.00%      6.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatCmp                0      0.00%      6.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatCvt                0      0.00%      6.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatDiv                0      0.00%      6.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatMisc               0      0.00%      6.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatMult               0      0.00%      6.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatMultAcc            0      0.00%      6.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatSqrt               0      0.00%      6.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdReduceAdd               0      0.00%      6.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdReduceAlu               0      0.00%      6.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdReduceCmp               0      0.00%      6.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatReduceAdd            0      0.00%      6.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatReduceCmp            0      0.00%      6.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAes                     0      0.00%      6.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAesMix                  0      0.00%      6.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha1Hash                0      0.00%      6.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha1Hash2               0      0.00%      6.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha256Hash              0      0.00%      6.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha256Hash2             0      0.00%      6.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShaSigma2               0      0.00%      6.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShaSigma3               0      0.00%      6.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdPredAlu                 0      0.00%      6.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::MemRead              61183672     94.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::MemWrite                 2228      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMemRead                0      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMemWrite               0      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.int_alu_accesses            1637597414                       # Number of integer alu accesses
system.cpu0.iq.int_inst_queue_reads        7135087995                       # Number of integer instruction queue reads
system.cpu0.iq.int_inst_queue_wakeup_accesses   1181493641                       # Number of integer instruction queue wakeup accesses
system.cpu0.iq.int_inst_queue_writes       2298444193                       # Number of integer instruction queue writes
system.cpu0.iq.iqInstsAdded                1570582612                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu0.iq.iqInstsIssued               1572511717                       # Number of instructions issued
system.cpu0.iq.iqNonSpecInstsAdded               4781                       # Number of non-speculative instructions added to the IQ
system.cpu0.iq.iqSquashedInstsExamined      727856257                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu0.iq.iqSquashedInstsIssued         14060377                       # Number of squashed instructions issued
system.cpu0.iq.iqSquashedNonSpecRemoved           413                       # Number of squashed non-spec instructions that were removed
system.cpu0.iq.iqSquashedOperandsExamined    533121802                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu0.iq.issued_per_cycle::samples   3910916859                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::mean        0.402083                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::stdev       1.019401                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::0         3135784379     80.18%     80.18% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::1          392836514     10.04%     90.22% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::2          185691783      4.75%     94.97% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::3           64857387      1.66%     96.63% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::4           75569682      1.93%     98.56% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::5           36413427      0.93%     99.49% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::6           11906712      0.30%     99.80% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::7            4922459      0.13%     99.92% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::8            2934516      0.08%    100.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::total     3910916859                       # Number of insts issued each cycle
system.cpu0.iq.rate                          0.401887                       # Inst issue rate
system.cpu0.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu0.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu0.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu0.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu0.itb.accesses                            0                       # DTB accesses
system.cpu0.itb.hits                                0                       # DTB hits
system.cpu0.itb.misses                              0                       # DTB misses
system.cpu0.itb.read_accesses                       0                       # DTB read accesses
system.cpu0.itb.read_hits                           0                       # DTB read hits
system.cpu0.itb.read_misses                         0                       # DTB read misses
system.cpu0.itb.write_accesses                      0                       # DTB write accesses
system.cpu0.itb.write_hits                          0                       # DTB write hits
system.cpu0.itb.write_misses                        0                       # DTB write misses
system.cpu0.memDep0.conflictingLoads         38945370                       # Number of conflicting loads.
system.cpu0.memDep0.conflictingStores         8830759                       # Number of conflicting stores.
system.cpu0.memDep0.insertedLoads           426358005                       # Number of loads inserted to the mem dependence unit.
system.cpu0.memDep0.insertedStores           19312218                       # Number of stores inserted to the mem dependence unit.
system.cpu0.misc_regfile_reads                    730                       # number of misc regfile reads
system.cpu0.misc_regfile_writes                   221                       # number of misc regfile writes
system.cpu0.numCycles                      3912821027                       # number of cpu cycles simulated
system.cpu0.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu0.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu0.quiesceCycles                    96503276                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu0.rename.BlockCycles             2241380291                       # Number of cycles rename is blocking
system.cpu0.rename.CommittedMaps            634551401                       # Number of HB maps that are committed
system.cpu0.rename.IQFullEvents              74609374                       # Number of times rename has blocked due to IQ full
system.cpu0.rename.IdleCycles               299530811                       # Number of cycles rename is idle
system.cpu0.rename.LQFullEvents             559262910                       # Number of times rename has blocked due to LQ full
system.cpu0.rename.ROBFullEvents              7360746                       # Number of times rename has blocked due to ROB full
system.cpu0.rename.RenameLookups           2238053915                       # Number of register rename lookups that rename has made
system.cpu0.rename.RenamedInsts            1659001943                       # Number of instructions processed by rename
system.cpu0.rename.RenamedOperands         1256692831                       # Number of destination operands rename has renamed
system.cpu0.rename.RunCycles                725449716                       # Number of cycles rename is running
system.cpu0.rename.SQFullEvents               5363561                       # Number of times rename has blocked due to SQ full
system.cpu0.rename.SquashCycles              29315056                       # Number of cycles rename is squashing
system.cpu0.rename.UnblockCycles            615114971                       # Number of cycles rename is unblocking
system.cpu0.rename.UndoneMaps               622141438                       # Number of HB maps that are undone due to squashing
system.cpu0.rename.fp_rename_lookups              336                       # Number of floating rename lookups
system.cpu0.rename.int_rename_lookups      2238053579                       # Number of integer rename lookups
system.cpu0.rename.serializeStallCycles        126014                       # count of cycles rename stalled for serializing inst
system.cpu0.rename.serializingInsts              1929                       # count of serializing insts renamed
system.cpu0.rename.skidInsts                295716028                       # count of insts added to the skid buffer
system.cpu0.rename.tempSerializingInsts          1919                       # count of temporary serializing insts renamed
system.cpu0.rob.rob_reads                  5331449912                       # The number of ROB reads
system.cpu0.rob.rob_writes                 3275986235                       # The number of ROB writes
system.cpu0.timesIdled                          24331                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu0.workload.numSyscalls                  407                       # Number of system calls
system.cpu1.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu1.branchPred.BTBHitPct            99.918277                       # BTB Hit Percentage
system.cpu1.branchPred.BTBHits              158552085                       # Number of BTB hits
system.cpu1.branchPred.BTBLookups           158681764                       # Number of BTB lookups
system.cpu1.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu1.branchPred.condIncorrect         16182500                       # Number of conditional branches incorrect
system.cpu1.branchPred.condPredicted        211391747                       # Number of conditional branches predicted
system.cpu1.branchPred.indirectHits             29553                       # Number of indirect target hits.
system.cpu1.branchPred.indirectLookups          73077                       # Number of indirect predictor lookups.
system.cpu1.branchPred.indirectMisses           43524                       # Number of indirect misses.
system.cpu1.branchPred.lookups              230966527                       # Number of BP lookups
system.cpu1.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu1.branchPredindirectMispredicted          610                       # Number of mispredicted indirect branches.
system.cpu1.commit.amos                           831                       # Number of atomic instructions committed
system.cpu1.commit.branchMispredicts         16181736                       # The number of times a branch was mispredicted
system.cpu1.commit.branches                 108383872                       # Number of branches committed
system.cpu1.commit.bw_lim_events             26435750                       # number cycles where commit BW limit reached
system.cpu1.commit.commitNonSpecStalls           4656                       # The number of times commit has been forced to stall to communicate backwards
system.cpu1.commit.commitSquashedInsts      333951288                       # The number of squashed insts skipped by commit
system.cpu1.commit.committedInsts           448938730                       # Number of instructions committed
system.cpu1.commit.committedOps             448940135                       # Number of ops (including micro ops) committed
system.cpu1.commit.committed_per_cycle::samples   1511271895                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::mean     0.297061                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::stdev     1.236536                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::0   1369341176     90.61%     90.61% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::1     55342087      3.66%     94.27% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::2     35901437      2.38%     96.65% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::3      9237095      0.61%     97.26% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::4      1765092      0.12%     97.37% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::5      8200041      0.54%     97.92% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::6       807203      0.05%     97.97% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::7      4242014      0.28%     98.25% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::8     26435750      1.75%    100.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::total   1511271895                       # Number of insts commited each cycle
system.cpu1.commit.fp_insts                         0                       # Number of committed floating point instructions.
system.cpu1.commit.function_calls                7494                       # Number of function calls committed.
system.cpu1.commit.int_insts                435306108                       # Number of committed integer instructions.
system.cpu1.commit.loads                    109599592                       # Number of loads committed
system.cpu1.commit.membars                       2049                       # Number of memory barriers committed
system.cpu1.commit.op_class_0::No_OpClass         2049      0.00%      0.00% # Class of committed instruction
system.cpu1.commit.op_class_0::IntAlu       331597867     73.86%     73.86% # Class of committed instruction
system.cpu1.commit.op_class_0::IntMult            144      0.00%     73.86% # Class of committed instruction
system.cpu1.commit.op_class_0::IntDiv             288      0.00%     73.86% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatAdd             0      0.00%     73.86% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatCmp             0      0.00%     73.86% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatCvt             0      0.00%     73.86% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMult            0      0.00%     73.86% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMultAcc            0      0.00%     73.86% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatDiv             0      0.00%     73.86% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMisc            0      0.00%     73.86% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatSqrt            0      0.00%     73.86% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAdd              0      0.00%     73.86% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAddAcc            0      0.00%     73.86% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAlu              0      0.00%     73.86% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdCmp              0      0.00%     73.86% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdCvt              0      0.00%     73.86% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdMisc             0      0.00%     73.86% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdMult             0      0.00%     73.86% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdMultAcc            0      0.00%     73.86% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShift            0      0.00%     73.86% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShiftAcc            0      0.00%     73.86% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdDiv              0      0.00%     73.86% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSqrt             0      0.00%     73.86% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatAdd            0      0.00%     73.86% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatAlu            0      0.00%     73.86% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatCmp            0      0.00%     73.86% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatCvt            0      0.00%     73.86% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatDiv            0      0.00%     73.86% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatMisc            0      0.00%     73.86% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatMult            0      0.00%     73.86% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatMultAcc            0      0.00%     73.86% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatSqrt            0      0.00%     73.86% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdReduceAdd            0      0.00%     73.86% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdReduceAlu            0      0.00%     73.86% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdReduceCmp            0      0.00%     73.86% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     73.86% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     73.86% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAes              0      0.00%     73.86% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAesMix            0      0.00%     73.86% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha1Hash            0      0.00%     73.86% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha1Hash2            0      0.00%     73.86% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha256Hash            0      0.00%     73.86% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha256Hash2            0      0.00%     73.86% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShaSigma2            0      0.00%     73.86% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShaSigma3            0      0.00%     73.86% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdPredAlu            0      0.00%     73.86% # Class of committed instruction
system.cpu1.commit.op_class_0::MemRead      109600423     24.41%     98.28% # Class of committed instruction
system.cpu1.commit.op_class_0::MemWrite       7739364      1.72%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMemRead            0      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMemWrite            0      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::total        448940135                       # Class of committed instruction
system.cpu1.commit.refs                     117339787                       # Number of memory references committed
system.cpu1.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu1.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu1.committedInsts                  448938730                       # Number of Instructions Simulated
system.cpu1.committedOps                    448940135                       # Number of Ops (including micro ops) Simulated
system.cpu1.cpi                              3.490139                       # CPI: Cycles Per Instruction
system.cpu1.cpi_total                        3.490139                       # CPI: Total CPI of All Threads
system.cpu1.decode.BlockedCycles            981896992                       # Number of cycles decode is blocked
system.cpu1.decode.BranchMispred                  809                       # Number of times decode detected a branch misprediction
system.cpu1.decode.BranchResolved           133422529                       # Number of times decode resolved a branch
system.cpu1.decode.DecodedInsts             862986390                       # Number of instructions handled by decode
system.cpu1.decode.IdleCycles               148511761                       # Number of cycles decode is idle
system.cpu1.decode.RunCycles                397879879                       # Number of cycles decode is running
system.cpu1.decode.SquashCycles              16185093                       # Number of cycles decode is squashing
system.cpu1.decode.SquashedInsts                 1422                       # Number of squashed instructions handled by decode
system.cpu1.decode.UnblockCycles             21911342                       # Number of cycles decode is unblocking
system.cpu1.dtb.accesses                            0                       # DTB accesses
system.cpu1.dtb.hits                                0                       # DTB hits
system.cpu1.dtb.misses                              0                       # DTB misses
system.cpu1.dtb.read_accesses                       0                       # DTB read accesses
system.cpu1.dtb.read_hits                           0                       # DTB read hits
system.cpu1.dtb.read_misses                         0                       # DTB read misses
system.cpu1.dtb.write_accesses                      0                       # DTB write accesses
system.cpu1.dtb.write_hits                          0                       # DTB write hits
system.cpu1.dtb.write_misses                        0                       # DTB write misses
system.cpu1.fetch.Branches                  230966527                       # Number of branches that fetch encountered
system.cpu1.fetch.CacheLines                179546019                       # Number of cache lines fetched
system.cpu1.fetch.Cycles                   1365644165                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu1.fetch.IcacheSquashes              6145227                       # Number of outstanding Icache misses that were squashed
system.cpu1.fetch.Insts                    1001210368                       # Number of instructions fetch has processed
system.cpu1.fetch.SquashCycles               32371714                       # Number of cycles fetch has spent squashing
system.cpu1.fetch.branchRate                 0.147407                       # Number of branch fetches per cycle
system.cpu1.fetch.icacheStallCycles         184555045                       # Number of cycles fetch is stalled on an Icache miss
system.cpu1.fetch.predictedBranches         158581638                       # Number of branches that fetch has predicted taken
system.cpu1.fetch.rate                       0.638992                       # Number of inst fetches per cycle
system.cpu1.fetch.rateDist::samples        1566385067                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::mean             0.639190                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::stdev            0.987866                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::0               948131007     60.53%     60.53% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::1               364557041     23.27%     83.80% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::2               165882185     10.59%     94.39% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::3                66412624      4.24%     98.63% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::4                11298378      0.72%     99.35% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::5                  160489      0.01%     99.37% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::6                 9942360      0.63%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::7                     128      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::8                     855      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::max_value               8                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::total          1566385067                       # Number of instructions fetched each cycle (Total)
system.cpu1.idleCycles                         473322                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu1.iew.branchMispredicts            17941756                       # Number of branch mispredicts detected at execute
system.cpu1.iew.exec_branches               147439118                       # Number of branches executed
system.cpu1.iew.exec_nop                            0                       # number of nop insts executed
system.cpu1.iew.exec_rate                    0.432258                       # Inst execution rate
system.cpu1.iew.exec_refs                   197688248                       # number of memory reference insts executed
system.cpu1.iew.exec_stores                   8832977                       # Number of stores executed
system.cpu1.iew.exec_swp                            0                       # number of swp insts executed
system.cpu1.iew.iewBlockCycles              444004670                       # Number of cycles IEW is blocking
system.cpu1.iew.iewDispLoadInsts            195820643                       # Number of dispatched load instructions
system.cpu1.iew.iewDispNonSpecInsts              3063                       # Number of dispatched non-speculative instructions
system.cpu1.iew.iewDispSquashedInsts         15429778                       # Number of squashed instructions skipped by dispatch
system.cpu1.iew.iewDispStoreInsts            13768204                       # Number of dispatched store instructions
system.cpu1.iew.iewDispatchedInsts          779190137                       # Number of instructions dispatched to IQ
system.cpu1.iew.iewExecLoadInsts            188855271                       # Number of load instructions executed
system.cpu1.iew.iewExecSquashedInsts         16653672                       # Number of squashed instructions skipped in execute
system.cpu1.iew.iewExecutedInsts            677286819                       # Number of executed instructions
system.cpu1.iew.iewIQFullEvents               2323444                       # Number of times the IQ has become full, causing a stall
system.cpu1.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu1.iew.iewLSQFullEvents            262107912                       # Number of times the LSQ has become full, causing a stall
system.cpu1.iew.iewSquashCycles              16185093                       # Number of cycles IEW is squashing
system.cpu1.iew.iewUnblockCycles            266226828                       # Number of cycles IEW is unblocking
system.cpu1.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu1.iew.lsq.thread0.cacheBlocked      4348241                       # Number of times an access to memory failed due to the cache being blocked
system.cpu1.iew.lsq.thread0.forwLoads           92975                       # Number of loads that had data forwarded from stores
system.cpu1.iew.lsq.thread0.ignoredResponses         5344                       # Number of memory responses ignored because the instruction is squashed
system.cpu1.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu1.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu1.iew.lsq.thread0.memOrderViolation         3041                       # Number of memory ordering violations
system.cpu1.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.cpu1.iew.lsq.thread0.squashedLoads     86221051                       # Number of loads squashed
system.cpu1.iew.lsq.thread0.squashedStores      6028009                       # Number of stores squashed
system.cpu1.iew.memOrderViolationEvents          3041                       # Number of memory order violations
system.cpu1.iew.predictedNotTakenIncorrect      7969570                       # Number of branches that were predicted not taken incorrectly
system.cpu1.iew.predictedTakenIncorrect       9972186                       # Number of branches that were predicted taken incorrectly
system.cpu1.iew.wb_consumers                460125057                       # num instructions consuming a value
system.cpu1.iew.wb_count                    625037817                       # cumulative count of insts written-back
system.cpu1.iew.wb_fanout                    0.791491                       # average fanout of values written-back
system.cpu1.iew.wb_producers                364184957                       # num instructions producing a value
system.cpu1.iew.wb_rate                      0.398911                       # insts written-back per cycle
system.cpu1.iew.wb_sent                     629470972                       # cumulative count of insts sent to commit
system.cpu1.int_regfile_reads               883050389                       # number of integer regfile reads
system.cpu1.int_regfile_writes              473209798                       # number of integer regfile writes
system.cpu1.ipc                              0.286522                       # IPC: Instructions Per Cycle
system.cpu1.ipc_total                        0.286522                       # IPC: Total IPC of All Threads
system.cpu1.iq.FU_type_0::No_OpClass             2387      0.00%      0.00% # Type of FU issued
system.cpu1.iq.FU_type_0::IntAlu            486242376     70.07%     70.07% # Type of FU issued
system.cpu1.iq.FU_type_0::IntMult                5036      0.00%     70.07% # Type of FU issued
system.cpu1.iq.FU_type_0::IntDiv                  288      0.00%     70.07% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatAdd                  0      0.00%     70.07% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatCmp                  0      0.00%     70.07% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatCvt                  0      0.00%     70.07% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMult                 0      0.00%     70.07% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMultAcc              0      0.00%     70.07% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatDiv                  0      0.00%     70.07% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMisc                 0      0.00%     70.07% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatSqrt                 0      0.00%     70.07% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAdd                   0      0.00%     70.07% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAddAcc                0      0.00%     70.07% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAlu                   0      0.00%     70.07% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdCmp                   0      0.00%     70.07% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdCvt                   0      0.00%     70.07% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdMisc                  0      0.00%     70.07% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdMult                  0      0.00%     70.07% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdMultAcc               0      0.00%     70.07% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShift                 0      0.00%     70.07% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShiftAcc              0      0.00%     70.07% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdDiv                   0      0.00%     70.07% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSqrt                  0      0.00%     70.07% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatAdd              0      0.00%     70.07% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatAlu              0      0.00%     70.07% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatCmp              0      0.00%     70.07% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatCvt              0      0.00%     70.07% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatDiv              0      0.00%     70.07% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatMisc             0      0.00%     70.07% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatMult             0      0.00%     70.07% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     70.07% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatSqrt             0      0.00%     70.07% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdReduceAdd             0      0.00%     70.07% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdReduceAlu             0      0.00%     70.07% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdReduceCmp             0      0.00%     70.07% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     70.07% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     70.07% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAes                   0      0.00%     70.07% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAesMix                0      0.00%     70.07% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha1Hash              0      0.00%     70.07% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha1Hash2             0      0.00%     70.07% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha256Hash            0      0.00%     70.07% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha256Hash2            0      0.00%     70.07% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShaSigma2             0      0.00%     70.07% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShaSigma3             0      0.00%     70.07% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdPredAlu               0      0.00%     70.07% # Type of FU issued
system.cpu1.iq.FU_type_0::MemRead           198675728     28.63%     98.70% # Type of FU issued
system.cpu1.iq.FU_type_0::MemWrite            9014676      1.30%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMemRead              0      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMemWrite             0      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::IprAccess                 0      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::InstPrefetch              0      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::total             693940491                       # Type of FU issued
system.cpu1.iq.fp_alu_accesses                      0                       # Number of floating point alu accesses
system.cpu1.iq.fp_inst_queue_reads                  0                       # Number of floating instruction queue reads
system.cpu1.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.cpu1.iq.fp_inst_queue_writes                 0                       # Number of floating instruction queue writes
system.cpu1.iq.fu_busy_cnt                    7520939                       # FU busy when requested
system.cpu1.iq.fu_busy_rate                  0.010838                       # FU busy rate (busy events/executed inst)
system.cpu1.iq.fu_full::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::IntAlu                1340629     17.83%     17.83% # attempts to use FU when none available
system.cpu1.iq.fu_full::IntMult                     0      0.00%     17.83% # attempts to use FU when none available
system.cpu1.iq.fu_full::IntDiv                      0      0.00%     17.83% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatAdd                    0      0.00%     17.83% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatCmp                    0      0.00%     17.83% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatCvt                    0      0.00%     17.83% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMult                   0      0.00%     17.83% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMultAcc                0      0.00%     17.83% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatDiv                    0      0.00%     17.83% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMisc                   0      0.00%     17.83% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatSqrt                   0      0.00%     17.83% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAdd                     0      0.00%     17.83% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAddAcc                  0      0.00%     17.83% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAlu                     0      0.00%     17.83% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdCmp                     0      0.00%     17.83% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdCvt                     0      0.00%     17.83% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdMisc                    0      0.00%     17.83% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdMult                    0      0.00%     17.83% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdMultAcc                 0      0.00%     17.83% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShift                   0      0.00%     17.83% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShiftAcc                0      0.00%     17.83% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdDiv                     0      0.00%     17.83% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSqrt                    0      0.00%     17.83% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatAdd                0      0.00%     17.83% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatAlu                0      0.00%     17.83% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatCmp                0      0.00%     17.83% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatCvt                0      0.00%     17.83% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatDiv                0      0.00%     17.83% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatMisc               0      0.00%     17.83% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatMult               0      0.00%     17.83% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatMultAcc            0      0.00%     17.83% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatSqrt               0      0.00%     17.83% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdReduceAdd               0      0.00%     17.83% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdReduceAlu               0      0.00%     17.83% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdReduceCmp               0      0.00%     17.83% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatReduceAdd            0      0.00%     17.83% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatReduceCmp            0      0.00%     17.83% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAes                     0      0.00%     17.83% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAesMix                  0      0.00%     17.83% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha1Hash                0      0.00%     17.83% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha1Hash2               0      0.00%     17.83% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha256Hash              0      0.00%     17.83% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha256Hash2             0      0.00%     17.83% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShaSigma2               0      0.00%     17.83% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShaSigma3               0      0.00%     17.83% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdPredAlu                 0      0.00%     17.83% # attempts to use FU when none available
system.cpu1.iq.fu_full::MemRead               6179978     82.17%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::MemWrite                  332      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMemRead                0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMemWrite               0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.int_alu_accesses             701459043                       # Number of integer alu accesses
system.cpu1.iq.int_inst_queue_reads        2964437882                       # Number of integer instruction queue reads
system.cpu1.iq.int_inst_queue_wakeup_accesses    625037817                       # Number of integer instruction queue wakeup accesses
system.cpu1.iq.int_inst_queue_writes       1109443169                       # Number of integer instruction queue writes
system.cpu1.iq.iqInstsAdded                 779184744                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu1.iq.iqInstsIssued                693940491                       # Number of instructions issued
system.cpu1.iq.iqNonSpecInstsAdded               5393                       # Number of non-speculative instructions added to the IQ
system.cpu1.iq.iqSquashedInstsExamined      330250002                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu1.iq.iqSquashedInstsIssued          2650894                       # Number of squashed instructions issued
system.cpu1.iq.iqSquashedNonSpecRemoved           737                       # Number of squashed non-spec instructions that were removed
system.cpu1.iq.iqSquashedOperandsExamined    205154925                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu1.iq.issued_per_cycle::samples   1566385067                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::mean        0.443020                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::stdev       0.971184                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::0         1184355239     75.61%     75.61% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::1          198764790     12.69%     88.30% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::2          116259959      7.42%     95.72% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::3           31794561      2.03%     97.75% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::4           20183180      1.29%     99.04% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::5            7775321      0.50%     99.54% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::6            4372396      0.28%     99.82% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::7            1608569      0.10%     99.92% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::8            1271052      0.08%    100.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::total     1566385067                       # Number of insts issued each cycle
system.cpu1.iq.rate                          0.442887                       # Inst issue rate
system.cpu1.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu1.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu1.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu1.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu1.itb.accesses                            0                       # DTB accesses
system.cpu1.itb.hits                                0                       # DTB hits
system.cpu1.itb.misses                              0                       # DTB misses
system.cpu1.itb.read_accesses                       0                       # DTB read accesses
system.cpu1.itb.read_hits                           0                       # DTB read hits
system.cpu1.itb.read_misses                         0                       # DTB read misses
system.cpu1.itb.write_accesses                      0                       # DTB write accesses
system.cpu1.itb.write_hits                          0                       # DTB write hits
system.cpu1.itb.write_misses                        0                       # DTB write misses
system.cpu1.memDep0.conflictingLoads         20607026                       # Number of conflicting loads.
system.cpu1.memDep0.conflictingStores         6892643                       # Number of conflicting stores.
system.cpu1.memDep0.insertedLoads           195820643                       # Number of loads inserted to the mem dependence unit.
system.cpu1.memDep0.insertedStores           13768204                       # Number of stores inserted to the mem dependence unit.
system.cpu1.misc_regfile_reads                    338                       # number of misc regfile reads
system.cpu1.numCycles                      1566858389                       # number of cpu cycles simulated
system.cpu1.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu1.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu1.quiesceCycles                  2442367868                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu1.rename.BlockCycles              773230483                       # Number of cycles rename is blocking
system.cpu1.rename.CommittedMaps            332820179                       # Number of HB maps that are committed
system.cpu1.rename.IQFullEvents              28487174                       # Number of times rename has blocked due to IQ full
system.cpu1.rename.IdleCycles               165539626                       # Number of cycles rename is idle
system.cpu1.rename.LQFullEvents             183489662                       # Number of times rename has blocked due to LQ full
system.cpu1.rename.ROBFullEvents              3322055                       # Number of times rename has blocked due to ROB full
system.cpu1.rename.RenameLookups           1110716481                       # Number of register rename lookups that rename has made
system.cpu1.rename.RenamedInsts             828204358                       # Number of instructions processed by rename
system.cpu1.rename.RenamedOperands          623999919                       # Number of destination operands rename has renamed
system.cpu1.rename.RunCycles                395842461                       # Number of cycles rename is running
system.cpu1.rename.SQFullEvents               5356933                       # Number of times rename has blocked due to SQ full
system.cpu1.rename.SquashCycles              16185093                       # Number of cycles rename is squashing
system.cpu1.rename.UnblockCycles            215472499                       # Number of cycles rename is unblocking
system.cpu1.rename.UndoneMaps               291179740                       # Number of HB maps that are undone due to squashing
system.cpu1.rename.int_rename_lookups      1110716481                       # Number of integer rename lookups
system.cpu1.rename.serializeStallCycles        114905                       # count of cycles rename stalled for serializing inst
system.cpu1.rename.serializingInsts              3236                       # count of serializing insts renamed
system.cpu1.rename.skidInsts                 91102735                       # count of insts added to the skid buffer
system.cpu1.rename.tempSerializingInsts          3230                       # count of temporary serializing insts renamed
system.cpu1.rob.rob_reads                  2267726918                       # The number of ROB reads
system.cpu1.rob.rob_writes                 1620964057                       # The number of ROB writes
system.cpu1.timesIdled                           4822                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu2.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu2.branchPred.BTBHitPct                  nan                       # BTB Hit Percentage
system.cpu2.branchPred.BTBHits                      0                       # Number of BTB hits
system.cpu2.branchPred.BTBLookups                   0                       # Number of BTB lookups
system.cpu2.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu2.branchPred.condIncorrect                0                       # Number of conditional branches incorrect
system.cpu2.branchPred.condPredicted                0                       # Number of conditional branches predicted
system.cpu2.branchPred.indirectHits                 0                       # Number of indirect target hits.
system.cpu2.branchPred.indirectLookups              0                       # Number of indirect predictor lookups.
system.cpu2.branchPred.indirectMisses               0                       # Number of indirect misses.
system.cpu2.branchPred.lookups                      0                       # Number of BP lookups
system.cpu2.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu2.branchPredindirectMispredicted            0                       # Number of mispredicted indirect branches.
system.cpu2.commit.amos                             0                       # Number of atomic instructions committed
system.cpu2.commit.branches                         0                       # Number of branches committed
system.cpu2.commit.bw_lim_events                    0                       # number cycles where commit BW limit reached
system.cpu2.commit.committedInsts                   0                       # Number of instructions committed
system.cpu2.commit.committedOps                     0                       # Number of ops (including micro ops) committed
system.cpu2.commit.committed_per_cycle::samples            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::mean          nan                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::stdev          nan                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::underflows            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::0            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::1            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::2            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::3            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::4            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::5            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::6            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::7            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::8            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::overflows            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::max_value            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::total            0                       # Number of insts commited each cycle
system.cpu2.commit.fp_insts                         0                       # Number of committed floating point instructions.
system.cpu2.commit.function_calls                   0                       # Number of function calls committed.
system.cpu2.commit.int_insts                        0                       # Number of committed integer instructions.
system.cpu2.commit.loads                            0                       # Number of loads committed
system.cpu2.commit.membars                          0                       # Number of memory barriers committed
system.cpu2.commit.op_class_0::No_OpClass            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::IntAlu               0                       # Class of committed instruction
system.cpu2.commit.op_class_0::IntMult              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::IntDiv               0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatAdd             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatCmp             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatCvt             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMult            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMultAcc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatDiv             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMisc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatSqrt            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAdd              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAddAcc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAlu              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdCmp              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdCvt              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdMisc             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdMult             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdMultAcc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShift            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShiftAcc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdDiv              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSqrt             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatAdd            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatAlu            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatCmp            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatCvt            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatDiv            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatMisc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatMult            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatMultAcc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatSqrt            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdReduceAdd            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdReduceAlu            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdReduceCmp            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatReduceAdd            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatReduceCmp            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAes              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAesMix            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha1Hash            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha1Hash2            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha256Hash            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha256Hash2            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShaSigma2            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShaSigma3            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdPredAlu            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::MemRead              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::MemWrite             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMemRead            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMemWrite            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::IprAccess            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::InstPrefetch            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::total                0                       # Class of committed instruction
system.cpu2.commit.refs                             0                       # Number of memory references committed
system.cpu2.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu2.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu2.committedInsts                          0                       # Number of Instructions Simulated
system.cpu2.committedOps                            0                       # Number of Ops (including micro ops) Simulated
system.cpu2.cpi                                   nan                       # CPI: Cycles Per Instruction
system.cpu2.cpi_total                             nan                       # CPI: Total CPI of All Threads
system.cpu2.dtb.accesses                            0                       # DTB accesses
system.cpu2.dtb.hits                                0                       # DTB hits
system.cpu2.dtb.misses                              0                       # DTB misses
system.cpu2.dtb.read_accesses                       0                       # DTB read accesses
system.cpu2.dtb.read_hits                           0                       # DTB read hits
system.cpu2.dtb.read_misses                         0                       # DTB read misses
system.cpu2.dtb.write_accesses                      0                       # DTB write accesses
system.cpu2.dtb.write_hits                          0                       # DTB write hits
system.cpu2.dtb.write_misses                        0                       # DTB write misses
system.cpu2.fetch.branchRate                      nan                       # Number of branch fetches per cycle
system.cpu2.fetch.idleRate                        nan                       # Percent of cycles fetch was idle
system.cpu2.fetch.rate                            nan                       # Number of inst fetches per cycle
system.cpu2.fetch.rateDist::samples                 0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::mean                  nan                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::stdev                 nan                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::underflows              0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::0                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::1                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::2                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::3                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::4                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::5                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::6                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::7                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::8                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::overflows               0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::max_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::total                   0                       # Number of instructions fetched each cycle (Total)
system.cpu2.iew.branchMispredicts                   0                       # Number of branch mispredicts detected at execute
system.cpu2.iew.exec_branches                       0                       # Number of branches executed
system.cpu2.iew.exec_nop                            0                       # number of nop insts executed
system.cpu2.iew.exec_rate                         nan                       # Inst execution rate
system.cpu2.iew.exec_refs                           0                       # number of memory reference insts executed
system.cpu2.iew.exec_stores                         0                       # Number of stores executed
system.cpu2.iew.exec_swp                            0                       # number of swp insts executed
system.cpu2.iew.iewBlockCycles                      0                       # Number of cycles IEW is blocking
system.cpu2.iew.iewDispLoadInsts                    0                       # Number of dispatched load instructions
system.cpu2.iew.iewDispNonSpecInsts                 0                       # Number of dispatched non-speculative instructions
system.cpu2.iew.iewDispSquashedInsts                0                       # Number of squashed instructions skipped by dispatch
system.cpu2.iew.iewDispStoreInsts                   0                       # Number of dispatched store instructions
system.cpu2.iew.iewDispatchedInsts                  0                       # Number of instructions dispatched to IQ
system.cpu2.iew.iewExecLoadInsts                    0                       # Number of load instructions executed
system.cpu2.iew.iewExecSquashedInsts                0                       # Number of squashed instructions skipped in execute
system.cpu2.iew.iewExecutedInsts                    0                       # Number of executed instructions
system.cpu2.iew.iewIQFullEvents                     0                       # Number of times the IQ has become full, causing a stall
system.cpu2.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu2.iew.iewLSQFullEvents                    0                       # Number of times the LSQ has become full, causing a stall
system.cpu2.iew.iewSquashCycles                     0                       # Number of cycles IEW is squashing
system.cpu2.iew.iewUnblockCycles                    0                       # Number of cycles IEW is unblocking
system.cpu2.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu2.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.cpu2.iew.lsq.thread0.forwLoads               0                       # Number of loads that had data forwarded from stores
system.cpu2.iew.lsq.thread0.ignoredResponses            0                       # Number of memory responses ignored because the instruction is squashed
system.cpu2.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu2.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu2.iew.lsq.thread0.memOrderViolation            0                       # Number of memory ordering violations
system.cpu2.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.cpu2.iew.lsq.thread0.squashedLoads            0                       # Number of loads squashed
system.cpu2.iew.lsq.thread0.squashedStores            0                       # Number of stores squashed
system.cpu2.iew.memOrderViolationEvents             0                       # Number of memory order violations
system.cpu2.iew.predictedNotTakenIncorrect            0                       # Number of branches that were predicted not taken incorrectly
system.cpu2.iew.predictedTakenIncorrect             0                       # Number of branches that were predicted taken incorrectly
system.cpu2.iew.wb_consumers                        0                       # num instructions consuming a value
system.cpu2.iew.wb_count                            0                       # cumulative count of insts written-back
system.cpu2.iew.wb_fanout                         nan                       # average fanout of values written-back
system.cpu2.iew.wb_producers                        0                       # num instructions producing a value
system.cpu2.iew.wb_rate                           nan                       # insts written-back per cycle
system.cpu2.iew.wb_sent                             0                       # cumulative count of insts sent to commit
system.cpu2.ipc                                   nan                       # IPC: Instructions Per Cycle
system.cpu2.ipc_total                             nan                       # IPC: Total IPC of All Threads
system.cpu2.iq.FU_type_0::No_OpClass                0                       # Type of FU issued
system.cpu2.iq.FU_type_0::IntAlu                    0                       # Type of FU issued
system.cpu2.iq.FU_type_0::IntMult                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::IntDiv                    0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatAdd                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatCmp                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatCvt                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMult                 0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMultAcc              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatDiv                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMisc                 0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatSqrt                 0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAdd                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAddAcc                0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAlu                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdCmp                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdCvt                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdMisc                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdMult                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdMultAcc               0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShift                 0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShiftAcc              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdDiv                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSqrt                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatAdd              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatAlu              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatCmp              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatCvt              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatDiv              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatMisc             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatMult             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatMultAcc            0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatSqrt             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdReduceAdd             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdReduceAlu             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdReduceCmp             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatReduceAdd            0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatReduceCmp            0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAes                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAesMix                0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha1Hash              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha1Hash2             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha256Hash            0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha256Hash2            0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShaSigma2             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShaSigma3             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdPredAlu               0                       # Type of FU issued
system.cpu2.iq.FU_type_0::MemRead                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::MemWrite                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMemRead              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMemWrite             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::IprAccess                 0                       # Type of FU issued
system.cpu2.iq.FU_type_0::InstPrefetch              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::total                     0                       # Type of FU issued
system.cpu2.iq.fp_alu_accesses                      0                       # Number of floating point alu accesses
system.cpu2.iq.fp_inst_queue_reads                  0                       # Number of floating instruction queue reads
system.cpu2.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.cpu2.iq.fp_inst_queue_writes                 0                       # Number of floating instruction queue writes
system.cpu2.iq.fu_busy_cnt                          0                       # FU busy when requested
system.cpu2.iq.fu_busy_rate                       nan                       # FU busy rate (busy events/executed inst)
system.cpu2.iq.fu_full::No_OpClass                  0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::IntAlu                      0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::IntMult                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::IntDiv                      0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatAdd                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatCmp                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatCvt                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMult                   0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMultAcc                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatDiv                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMisc                   0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatSqrt                   0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAdd                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAddAcc                  0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAlu                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdCmp                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdCvt                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdMisc                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdMult                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdMultAcc                 0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShift                   0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShiftAcc                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdDiv                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSqrt                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatAdd                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatAlu                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatCmp                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatCvt                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatDiv                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatMisc               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatMult               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatMultAcc            0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatSqrt               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdReduceAdd               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdReduceAlu               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdReduceCmp               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatReduceAdd            0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatReduceCmp            0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAes                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAesMix                  0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha1Hash                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha1Hash2               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha256Hash              0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha256Hash2             0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShaSigma2               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShaSigma3               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdPredAlu                 0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::MemRead                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::MemWrite                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMemRead                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMemWrite               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::IprAccess                   0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::InstPrefetch                0                       # attempts to use FU when none available
system.cpu2.iq.int_alu_accesses                     0                       # Number of integer alu accesses
system.cpu2.iq.int_inst_queue_reads                 0                       # Number of integer instruction queue reads
system.cpu2.iq.int_inst_queue_wakeup_accesses            0                       # Number of integer instruction queue wakeup accesses
system.cpu2.iq.int_inst_queue_writes                0                       # Number of integer instruction queue writes
system.cpu2.iq.issued_per_cycle::samples            0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::mean             nan                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::stdev            nan                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::underflows            0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::0                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::1                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::2                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::3                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::4                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::5                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::6                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::7                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::8                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::overflows            0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::max_value            0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::total              0                       # Number of insts issued each cycle
system.cpu2.iq.rate                               nan                       # Inst issue rate
system.cpu2.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu2.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu2.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu2.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu2.itb.accesses                            0                       # DTB accesses
system.cpu2.itb.hits                                0                       # DTB hits
system.cpu2.itb.misses                              0                       # DTB misses
system.cpu2.itb.read_accesses                       0                       # DTB read accesses
system.cpu2.itb.read_hits                           0                       # DTB read hits
system.cpu2.itb.read_misses                         0                       # DTB read misses
system.cpu2.itb.write_accesses                      0                       # DTB write accesses
system.cpu2.itb.write_hits                          0                       # DTB write hits
system.cpu2.itb.write_misses                        0                       # DTB write misses
system.cpu2.memDep0.conflictingLoads                0                       # Number of conflicting loads.
system.cpu2.memDep0.conflictingStores               0                       # Number of conflicting stores.
system.cpu2.memDep0.insertedLoads                   0                       # Number of loads inserted to the mem dependence unit.
system.cpu2.memDep0.insertedStores                  0                       # Number of stores inserted to the mem dependence unit.
system.cpu2.numCycles                               0                       # number of cpu cycles simulated
system.cpu2.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu2.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu2.rename.serializeStallCycles             0                       # count of cycles rename stalled for serializing inst
system.cpu2.rename.serializingInsts                 0                       # count of serializing insts renamed
system.cpu2.rename.skidInsts                        0                       # count of insts added to the skid buffer
system.cpu2.rename.tempSerializingInsts             0                       # count of temporary serializing insts renamed
system.cpu2.rob.rob_reads                           0                       # The number of ROB reads
system.cpu2.rob.rob_writes                          0                       # The number of ROB writes
system.cpu3.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu3.branchPred.BTBHitPct                  nan                       # BTB Hit Percentage
system.cpu3.branchPred.BTBHits                      0                       # Number of BTB hits
system.cpu3.branchPred.BTBLookups                   0                       # Number of BTB lookups
system.cpu3.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu3.branchPred.condIncorrect                0                       # Number of conditional branches incorrect
system.cpu3.branchPred.condPredicted                0                       # Number of conditional branches predicted
system.cpu3.branchPred.indirectHits                 0                       # Number of indirect target hits.
system.cpu3.branchPred.indirectLookups              0                       # Number of indirect predictor lookups.
system.cpu3.branchPred.indirectMisses               0                       # Number of indirect misses.
system.cpu3.branchPred.lookups                      0                       # Number of BP lookups
system.cpu3.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu3.branchPredindirectMispredicted            0                       # Number of mispredicted indirect branches.
system.cpu3.commit.amos                             0                       # Number of atomic instructions committed
system.cpu3.commit.branches                         0                       # Number of branches committed
system.cpu3.commit.bw_lim_events                    0                       # number cycles where commit BW limit reached
system.cpu3.commit.committedInsts                   0                       # Number of instructions committed
system.cpu3.commit.committedOps                     0                       # Number of ops (including micro ops) committed
system.cpu3.commit.committed_per_cycle::samples            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::mean          nan                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::stdev          nan                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::underflows            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::0            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::1            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::2            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::3            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::4            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::5            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::6            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::7            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::8            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::overflows            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::max_value            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::total            0                       # Number of insts commited each cycle
system.cpu3.commit.fp_insts                         0                       # Number of committed floating point instructions.
system.cpu3.commit.function_calls                   0                       # Number of function calls committed.
system.cpu3.commit.int_insts                        0                       # Number of committed integer instructions.
system.cpu3.commit.loads                            0                       # Number of loads committed
system.cpu3.commit.membars                          0                       # Number of memory barriers committed
system.cpu3.commit.op_class_0::No_OpClass            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::IntAlu               0                       # Class of committed instruction
system.cpu3.commit.op_class_0::IntMult              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::IntDiv               0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatAdd             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatCmp             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatCvt             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMult            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMultAcc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatDiv             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMisc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatSqrt            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAdd              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAddAcc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAlu              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdCmp              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdCvt              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdMisc             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdMult             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdMultAcc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShift            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShiftAcc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdDiv              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSqrt             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatAdd            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatAlu            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatCmp            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatCvt            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatDiv            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatMisc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatMult            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatMultAcc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatSqrt            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdReduceAdd            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdReduceAlu            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdReduceCmp            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatReduceAdd            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatReduceCmp            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAes              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAesMix            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha1Hash            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha1Hash2            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha256Hash            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha256Hash2            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShaSigma2            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShaSigma3            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdPredAlu            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::MemRead              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::MemWrite             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMemRead            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMemWrite            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::IprAccess            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::InstPrefetch            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::total                0                       # Class of committed instruction
system.cpu3.commit.refs                             0                       # Number of memory references committed
system.cpu3.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu3.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu3.committedInsts                          0                       # Number of Instructions Simulated
system.cpu3.committedOps                            0                       # Number of Ops (including micro ops) Simulated
system.cpu3.cpi                                   nan                       # CPI: Cycles Per Instruction
system.cpu3.cpi_total                             nan                       # CPI: Total CPI of All Threads
system.cpu3.dtb.accesses                            0                       # DTB accesses
system.cpu3.dtb.hits                                0                       # DTB hits
system.cpu3.dtb.misses                              0                       # DTB misses
system.cpu3.dtb.read_accesses                       0                       # DTB read accesses
system.cpu3.dtb.read_hits                           0                       # DTB read hits
system.cpu3.dtb.read_misses                         0                       # DTB read misses
system.cpu3.dtb.write_accesses                      0                       # DTB write accesses
system.cpu3.dtb.write_hits                          0                       # DTB write hits
system.cpu3.dtb.write_misses                        0                       # DTB write misses
system.cpu3.fetch.branchRate                      nan                       # Number of branch fetches per cycle
system.cpu3.fetch.idleRate                        nan                       # Percent of cycles fetch was idle
system.cpu3.fetch.rate                            nan                       # Number of inst fetches per cycle
system.cpu3.fetch.rateDist::samples                 0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::mean                  nan                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::stdev                 nan                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::underflows              0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::0                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::1                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::2                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::3                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::4                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::5                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::6                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::7                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::8                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::overflows               0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::max_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::total                   0                       # Number of instructions fetched each cycle (Total)
system.cpu3.iew.branchMispredicts                   0                       # Number of branch mispredicts detected at execute
system.cpu3.iew.exec_branches                       0                       # Number of branches executed
system.cpu3.iew.exec_nop                            0                       # number of nop insts executed
system.cpu3.iew.exec_rate                         nan                       # Inst execution rate
system.cpu3.iew.exec_refs                           0                       # number of memory reference insts executed
system.cpu3.iew.exec_stores                         0                       # Number of stores executed
system.cpu3.iew.exec_swp                            0                       # number of swp insts executed
system.cpu3.iew.iewBlockCycles                      0                       # Number of cycles IEW is blocking
system.cpu3.iew.iewDispLoadInsts                    0                       # Number of dispatched load instructions
system.cpu3.iew.iewDispNonSpecInsts                 0                       # Number of dispatched non-speculative instructions
system.cpu3.iew.iewDispSquashedInsts                0                       # Number of squashed instructions skipped by dispatch
system.cpu3.iew.iewDispStoreInsts                   0                       # Number of dispatched store instructions
system.cpu3.iew.iewDispatchedInsts                  0                       # Number of instructions dispatched to IQ
system.cpu3.iew.iewExecLoadInsts                    0                       # Number of load instructions executed
system.cpu3.iew.iewExecSquashedInsts                0                       # Number of squashed instructions skipped in execute
system.cpu3.iew.iewExecutedInsts                    0                       # Number of executed instructions
system.cpu3.iew.iewIQFullEvents                     0                       # Number of times the IQ has become full, causing a stall
system.cpu3.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu3.iew.iewLSQFullEvents                    0                       # Number of times the LSQ has become full, causing a stall
system.cpu3.iew.iewSquashCycles                     0                       # Number of cycles IEW is squashing
system.cpu3.iew.iewUnblockCycles                    0                       # Number of cycles IEW is unblocking
system.cpu3.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu3.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.cpu3.iew.lsq.thread0.forwLoads               0                       # Number of loads that had data forwarded from stores
system.cpu3.iew.lsq.thread0.ignoredResponses            0                       # Number of memory responses ignored because the instruction is squashed
system.cpu3.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu3.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu3.iew.lsq.thread0.memOrderViolation            0                       # Number of memory ordering violations
system.cpu3.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.cpu3.iew.lsq.thread0.squashedLoads            0                       # Number of loads squashed
system.cpu3.iew.lsq.thread0.squashedStores            0                       # Number of stores squashed
system.cpu3.iew.memOrderViolationEvents             0                       # Number of memory order violations
system.cpu3.iew.predictedNotTakenIncorrect            0                       # Number of branches that were predicted not taken incorrectly
system.cpu3.iew.predictedTakenIncorrect             0                       # Number of branches that were predicted taken incorrectly
system.cpu3.iew.wb_consumers                        0                       # num instructions consuming a value
system.cpu3.iew.wb_count                            0                       # cumulative count of insts written-back
system.cpu3.iew.wb_fanout                         nan                       # average fanout of values written-back
system.cpu3.iew.wb_producers                        0                       # num instructions producing a value
system.cpu3.iew.wb_rate                           nan                       # insts written-back per cycle
system.cpu3.iew.wb_sent                             0                       # cumulative count of insts sent to commit
system.cpu3.ipc                                   nan                       # IPC: Instructions Per Cycle
system.cpu3.ipc_total                             nan                       # IPC: Total IPC of All Threads
system.cpu3.iq.FU_type_0::No_OpClass                0                       # Type of FU issued
system.cpu3.iq.FU_type_0::IntAlu                    0                       # Type of FU issued
system.cpu3.iq.FU_type_0::IntMult                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::IntDiv                    0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatAdd                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatCmp                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatCvt                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMult                 0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMultAcc              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatDiv                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMisc                 0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatSqrt                 0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAdd                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAddAcc                0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAlu                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdCmp                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdCvt                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdMisc                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdMult                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdMultAcc               0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShift                 0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShiftAcc              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdDiv                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSqrt                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatAdd              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatAlu              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatCmp              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatCvt              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatDiv              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatMisc             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatMult             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatMultAcc            0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatSqrt             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdReduceAdd             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdReduceAlu             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdReduceCmp             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatReduceAdd            0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatReduceCmp            0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAes                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAesMix                0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha1Hash              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha1Hash2             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha256Hash            0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha256Hash2            0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShaSigma2             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShaSigma3             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdPredAlu               0                       # Type of FU issued
system.cpu3.iq.FU_type_0::MemRead                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::MemWrite                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMemRead              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMemWrite             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::IprAccess                 0                       # Type of FU issued
system.cpu3.iq.FU_type_0::InstPrefetch              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::total                     0                       # Type of FU issued
system.cpu3.iq.fp_alu_accesses                      0                       # Number of floating point alu accesses
system.cpu3.iq.fp_inst_queue_reads                  0                       # Number of floating instruction queue reads
system.cpu3.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.cpu3.iq.fp_inst_queue_writes                 0                       # Number of floating instruction queue writes
system.cpu3.iq.fu_busy_cnt                          0                       # FU busy when requested
system.cpu3.iq.fu_busy_rate                       nan                       # FU busy rate (busy events/executed inst)
system.cpu3.iq.fu_full::No_OpClass                  0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::IntAlu                      0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::IntMult                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::IntDiv                      0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatAdd                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatCmp                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatCvt                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMult                   0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMultAcc                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatDiv                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMisc                   0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatSqrt                   0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAdd                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAddAcc                  0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAlu                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdCmp                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdCvt                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdMisc                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdMult                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdMultAcc                 0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShift                   0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShiftAcc                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdDiv                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSqrt                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatAdd                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatAlu                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatCmp                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatCvt                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatDiv                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatMisc               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatMult               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatMultAcc            0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatSqrt               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdReduceAdd               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdReduceAlu               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdReduceCmp               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatReduceAdd            0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatReduceCmp            0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAes                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAesMix                  0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha1Hash                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha1Hash2               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha256Hash              0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha256Hash2             0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShaSigma2               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShaSigma3               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdPredAlu                 0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::MemRead                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::MemWrite                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMemRead                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMemWrite               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::IprAccess                   0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::InstPrefetch                0                       # attempts to use FU when none available
system.cpu3.iq.int_alu_accesses                     0                       # Number of integer alu accesses
system.cpu3.iq.int_inst_queue_reads                 0                       # Number of integer instruction queue reads
system.cpu3.iq.int_inst_queue_wakeup_accesses            0                       # Number of integer instruction queue wakeup accesses
system.cpu3.iq.int_inst_queue_writes                0                       # Number of integer instruction queue writes
system.cpu3.iq.issued_per_cycle::samples            0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::mean             nan                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::stdev            nan                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::underflows            0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::0                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::1                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::2                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::3                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::4                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::5                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::6                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::7                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::8                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::overflows            0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::max_value            0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::total              0                       # Number of insts issued each cycle
system.cpu3.iq.rate                               nan                       # Inst issue rate
system.cpu3.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu3.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu3.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu3.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu3.itb.accesses                            0                       # DTB accesses
system.cpu3.itb.hits                                0                       # DTB hits
system.cpu3.itb.misses                              0                       # DTB misses
system.cpu3.itb.read_accesses                       0                       # DTB read accesses
system.cpu3.itb.read_hits                           0                       # DTB read hits
system.cpu3.itb.read_misses                         0                       # DTB read misses
system.cpu3.itb.write_accesses                      0                       # DTB write accesses
system.cpu3.itb.write_hits                          0                       # DTB write hits
system.cpu3.itb.write_misses                        0                       # DTB write misses
system.cpu3.memDep0.conflictingLoads                0                       # Number of conflicting loads.
system.cpu3.memDep0.conflictingStores               0                       # Number of conflicting stores.
system.cpu3.memDep0.insertedLoads                   0                       # Number of loads inserted to the mem dependence unit.
system.cpu3.memDep0.insertedStores                  0                       # Number of stores inserted to the mem dependence unit.
system.cpu3.numCycles                               0                       # number of cpu cycles simulated
system.cpu3.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu3.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu3.rename.serializeStallCycles             0                       # count of cycles rename stalled for serializing inst
system.cpu3.rename.serializingInsts                 0                       # count of serializing insts renamed
system.cpu3.rename.skidInsts                        0                       # count of insts added to the skid buffer
system.cpu3.rename.tempSerializingInsts             0                       # count of temporary serializing insts renamed
system.cpu3.rob.rob_reads                           0                       # The number of ROB reads
system.cpu3.rob.rob_writes                          0                       # The number of ROB writes
system.l2.prefetcher.num_hwpf_issued        121424327                       # number of hwpf issued
system.l2.prefetcher.pfBufferHit                77733                       # number of redundant prefetches already in prefetch queue
system.l2.prefetcher.pfIdentified           121716485                       # number of prefetch candidates identified
system.l2.prefetcher.pfInCache                      0                       # number of redundant prefetches already in cache/mshr dropped
system.l2.prefetcher.pfRemovedFull                351                       # number of prefetches dropped due to prefetch queue size
system.l2.prefetcher.pfSpanPage               2958143                       # number of prefetches that crossed the page
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests    178654137                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests     357178555                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_multi_requests      1235098                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops       129764                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests     68066081                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops     63262676                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests    136127597                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops       63392440                       # Total number of snoops made to the snoop filter.
system.membus.pwrStateResidencyTicks::UNDEFINED 2004662151500                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp          178548610                       # Transaction distribution
system.membus.trans_dist::WritebackDirty      5027833                       # Transaction distribution
system.membus.trans_dist::WritebackClean            4                       # Transaction distribution
system.membus.trans_dist::CleanEvict        173497055                       # Transaction distribution
system.membus.trans_dist::UpgradeReq             2143                       # Transaction distribution
system.membus.trans_dist::SCUpgradeReq            799                       # Transaction distribution
system.membus.trans_dist::ReadExReq            102107                       # Transaction distribution
system.membus.trans_dist::ReadExResp           102105                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq     178548614                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port    535829270                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total              535829270                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port  11755427328                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total             11755427328                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                             2070                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples         178653663                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0               178653663    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total           178653663                       # Request fanout histogram
system.membus.respLayer1.occupancy       919823212164                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization             45.9                       # Layer utilization (%)
system.membus.reqLayer0.occupancy        418719511086                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization              20.9                       # Layer utilization (%)
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.cpu2.pwrStateResidencyTicks::ON   2004662151500                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.pwrStateResidencyTicks::UNDEFINED 2004662151500                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.icache.replacements                     0                       # number of replacements
system.cpu2.icache.tags.pwrStateResidencyTicks::UNDEFINED 2004662151500                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.tags.tagsinuse                   0                       # Cycle average of tags in use
system.cpu2.icache.tags.total_refs                  0                       # Total number of references to valid blocks.
system.cpu2.icache.tags.sampled_refs                0                       # Sample count of references to valid blocks.
system.cpu2.icache.tags.avg_refs                  nan                       # Average number of references to valid blocks.
system.cpu2.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu2.icache.tags.tag_accesses                0                       # Number of tag accesses
system.cpu2.icache.tags.data_accesses               0                       # Number of data accesses
system.cpu2.dcache.pwrStateResidencyTicks::UNDEFINED 2004662151500                       # Cumulative time (in ticks) in various power states
system.cpu2.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.replacements                     0                       # number of replacements
system.cpu2.dcache.tags.pwrStateResidencyTicks::UNDEFINED 2004662151500                       # Cumulative time (in ticks) in various power states
system.cpu2.dcache.tags.tagsinuse                   0                       # Cycle average of tags in use
system.cpu2.dcache.tags.total_refs                  0                       # Total number of references to valid blocks.
system.cpu2.dcache.tags.sampled_refs                0                       # Sample count of references to valid blocks.
system.cpu2.dcache.tags.avg_refs                  nan                       # Average number of references to valid blocks.
system.cpu2.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu2.dcache.tags.tag_accesses                0                       # Number of tag accesses
system.cpu2.dcache.tags.data_accesses               0                       # Number of data accesses
system.cpu3.pwrStateResidencyTicks::ON   2004662151500                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.pwrStateResidencyTicks::UNDEFINED 2004662151500                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.icache.replacements                     0                       # number of replacements
system.cpu3.icache.tags.pwrStateResidencyTicks::UNDEFINED 2004662151500                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.tags.tagsinuse                   0                       # Cycle average of tags in use
system.cpu3.icache.tags.total_refs                  0                       # Total number of references to valid blocks.
system.cpu3.icache.tags.sampled_refs                0                       # Sample count of references to valid blocks.
system.cpu3.icache.tags.avg_refs                  nan                       # Average number of references to valid blocks.
system.cpu3.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu3.icache.tags.tag_accesses                0                       # Number of tag accesses
system.cpu3.icache.tags.data_accesses               0                       # Number of data accesses
system.cpu3.dcache.pwrStateResidencyTicks::UNDEFINED 2004662151500                       # Cumulative time (in ticks) in various power states
system.cpu3.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.dcache.replacements                     0                       # number of replacements
system.cpu3.dcache.tags.pwrStateResidencyTicks::UNDEFINED 2004662151500                       # Cumulative time (in ticks) in various power states
system.cpu3.dcache.tags.tagsinuse                   0                       # Cycle average of tags in use
system.cpu3.dcache.tags.total_refs                  0                       # Total number of references to valid blocks.
system.cpu3.dcache.tags.sampled_refs                0                       # Sample count of references to valid blocks.
system.cpu3.dcache.tags.avg_refs                  nan                       # Average number of references to valid blocks.
system.cpu3.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu3.dcache.tags.tag_accesses                0                       # Number of tag accesses
system.cpu3.dcache.tags.data_accesses               0                       # Number of data accesses
system.cpu0.numPwrStateTransitions                 74                       # Number of power state transitions
system.cpu0.pwrStateClkGateDist::samples           37                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::mean    1304098824.324324                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::stdev   1505672473.314122                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::1000-5e+10           37    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::min_value        25500                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::max_value   3050841000                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::total             37                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateResidencyTicks::ON   1956410495000                       # Cumulative time (in ticks) in various power states
system.cpu0.pwrStateResidencyTicks::CLK_GATED  48251656500                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.pwrStateResidencyTicks::UNDEFINED 2004662151500                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.demand_hits::.cpu0.inst    370613287                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::total       370613287                       # number of demand (read+write) hits
system.cpu0.icache.overall_hits::.cpu0.inst    370613287                       # number of overall hits
system.cpu0.icache.overall_hits::total      370613287                       # number of overall hits
system.cpu0.icache.demand_misses::.cpu0.inst        23502                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::total         23502                       # number of demand (read+write) misses
system.cpu0.icache.overall_misses::.cpu0.inst        23502                       # number of overall misses
system.cpu0.icache.overall_misses::total        23502                       # number of overall misses
system.cpu0.icache.demand_miss_latency::.cpu0.inst   1590412499                       # number of demand (read+write) miss cycles
system.cpu0.icache.demand_miss_latency::total   1590412499                       # number of demand (read+write) miss cycles
system.cpu0.icache.overall_miss_latency::.cpu0.inst   1590412499                       # number of overall miss cycles
system.cpu0.icache.overall_miss_latency::total   1590412499                       # number of overall miss cycles
system.cpu0.icache.demand_accesses::.cpu0.inst    370636789                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::total    370636789                       # number of demand (read+write) accesses
system.cpu0.icache.overall_accesses::.cpu0.inst    370636789                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::total    370636789                       # number of overall (read+write) accesses
system.cpu0.icache.demand_miss_rate::.cpu0.inst     0.000063                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::total     0.000063                       # miss rate for demand accesses
system.cpu0.icache.overall_miss_rate::.cpu0.inst     0.000063                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::total     0.000063                       # miss rate for overall accesses
system.cpu0.icache.demand_avg_miss_latency::.cpu0.inst 67671.368352                       # average overall miss latency
system.cpu0.icache.demand_avg_miss_latency::total 67671.368352                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::.cpu0.inst 67671.368352                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::total 67671.368352                       # average overall miss latency
system.cpu0.icache.blocked_cycles::no_mshrs         2357                       # number of cycles access was blocked
system.cpu0.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_mshrs               36                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.icache.avg_blocked_cycles::no_mshrs    65.472222                       # average number of cycles each access was blocked
system.cpu0.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.icache.writebacks::.writebacks        21290                       # number of writebacks
system.cpu0.icache.writebacks::total            21290                       # number of writebacks
system.cpu0.icache.demand_mshr_hits::.cpu0.inst         2212                       # number of demand (read+write) MSHR hits
system.cpu0.icache.demand_mshr_hits::total         2212                       # number of demand (read+write) MSHR hits
system.cpu0.icache.overall_mshr_hits::.cpu0.inst         2212                       # number of overall MSHR hits
system.cpu0.icache.overall_mshr_hits::total         2212                       # number of overall MSHR hits
system.cpu0.icache.demand_mshr_misses::.cpu0.inst        21290                       # number of demand (read+write) MSHR misses
system.cpu0.icache.demand_mshr_misses::total        21290                       # number of demand (read+write) MSHR misses
system.cpu0.icache.overall_mshr_misses::.cpu0.inst        21290                       # number of overall MSHR misses
system.cpu0.icache.overall_mshr_misses::total        21290                       # number of overall MSHR misses
system.cpu0.icache.demand_mshr_miss_latency::.cpu0.inst   1453290999                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::total   1453290999                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::.cpu0.inst   1453290999                       # number of overall MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::total   1453290999                       # number of overall MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_rate::.cpu0.inst     0.000057                       # mshr miss rate for demand accesses
system.cpu0.icache.demand_mshr_miss_rate::total     0.000057                       # mshr miss rate for demand accesses
system.cpu0.icache.overall_mshr_miss_rate::.cpu0.inst     0.000057                       # mshr miss rate for overall accesses
system.cpu0.icache.overall_mshr_miss_rate::total     0.000057                       # mshr miss rate for overall accesses
system.cpu0.icache.demand_avg_mshr_miss_latency::.cpu0.inst 68261.672100                       # average overall mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::total 68261.672100                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::.cpu0.inst 68261.672100                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::total 68261.672100                       # average overall mshr miss latency
system.cpu0.icache.replacements                 21290                       # number of replacements
system.cpu0.icache.ReadReq_hits::.cpu0.inst    370613287                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::total      370613287                       # number of ReadReq hits
system.cpu0.icache.ReadReq_misses::.cpu0.inst        23502                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::total        23502                       # number of ReadReq misses
system.cpu0.icache.ReadReq_miss_latency::.cpu0.inst   1590412499                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_miss_latency::total   1590412499                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_accesses::.cpu0.inst    370636789                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::total    370636789                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_miss_rate::.cpu0.inst     0.000063                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::total     0.000063                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_avg_miss_latency::.cpu0.inst 67671.368352                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_avg_miss_latency::total 67671.368352                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_mshr_hits::.cpu0.inst         2212                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_hits::total         2212                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_misses::.cpu0.inst        21290                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_misses::total        21290                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_miss_latency::.cpu0.inst   1453290999                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_latency::total   1453290999                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_rate::.cpu0.inst     0.000057                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_mshr_miss_rate::total     0.000057                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::.cpu0.inst 68261.672100                       # average ReadReq mshr miss latency
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::total 68261.672100                       # average ReadReq mshr miss latency
system.cpu0.icache.tags.pwrStateResidencyTicks::UNDEFINED 2004662151500                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.tags.tagsinuse                  32                       # Cycle average of tags in use
system.cpu0.icache.tags.total_refs          370634831                       # Total number of references to valid blocks.
system.cpu0.icache.tags.sampled_refs            21322                       # Sample count of references to valid blocks.
system.cpu0.icache.tags.avg_refs         17382.742285                       # Average number of references to valid blocks.
system.cpu0.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu0.icache.tags.occ_blocks::.cpu0.inst           32                       # Average occupied blocks per requestor
system.cpu0.icache.tags.occ_percent::.cpu0.inst            1                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::0           32                       # Occupied blocks per task id
system.cpu0.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu0.icache.tags.tag_accesses        741294868                       # Number of tag accesses
system.cpu0.icache.tags.data_accesses       741294868                       # Number of data accesses
system.cpu0.dcache.pwrStateResidencyTicks::UNDEFINED 2004662151500                       # Cumulative time (in ticks) in various power states
system.cpu0.dcache.demand_hits::.cpu0.data    228348597                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::total       228348597                       # number of demand (read+write) hits
system.cpu0.dcache.overall_hits::.cpu0.data    228348597                       # number of overall hits
system.cpu0.dcache.overall_hits::total      228348597                       # number of overall hits
system.cpu0.dcache.demand_misses::.cpu0.data    102894892                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::total     102894892                       # number of demand (read+write) misses
system.cpu0.dcache.overall_misses::.cpu0.data    102894892                       # number of overall misses
system.cpu0.dcache.overall_misses::total    102894892                       # number of overall misses
system.cpu0.dcache.demand_miss_latency::.cpu0.data 8581657374774                       # number of demand (read+write) miss cycles
system.cpu0.dcache.demand_miss_latency::total 8581657374774                       # number of demand (read+write) miss cycles
system.cpu0.dcache.overall_miss_latency::.cpu0.data 8581657374774                       # number of overall miss cycles
system.cpu0.dcache.overall_miss_latency::total 8581657374774                       # number of overall miss cycles
system.cpu0.dcache.demand_accesses::.cpu0.data    331243489                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::total    331243489                       # number of demand (read+write) accesses
system.cpu0.dcache.overall_accesses::.cpu0.data    331243489                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::total    331243489                       # number of overall (read+write) accesses
system.cpu0.dcache.demand_miss_rate::.cpu0.data     0.310632                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::total     0.310632                       # miss rate for demand accesses
system.cpu0.dcache.overall_miss_rate::.cpu0.data     0.310632                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::total     0.310632                       # miss rate for overall accesses
system.cpu0.dcache.demand_avg_miss_latency::.cpu0.data 83402.170972                       # average overall miss latency
system.cpu0.dcache.demand_avg_miss_latency::total 83402.170972                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::.cpu0.data 83402.170972                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::total 83402.170972                       # average overall miss latency
system.cpu0.dcache.blocked_cycles::no_mshrs   2061175680                       # number of cycles access was blocked
system.cpu0.dcache.blocked_cycles::no_targets       754712                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_mshrs         35640301                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_targets          12602                       # number of cycles access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_mshrs    57.832724                       # average number of cycles each access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_targets    59.888272                       # average number of cycles each access was blocked
system.cpu0.dcache.writebacks::.writebacks     53529747                       # number of writebacks
system.cpu0.dcache.writebacks::total         53529747                       # number of writebacks
system.cpu0.dcache.demand_mshr_hits::.cpu0.data     49362446                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.demand_mshr_hits::total     49362446                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.overall_mshr_hits::.cpu0.data     49362446                       # number of overall MSHR hits
system.cpu0.dcache.overall_mshr_hits::total     49362446                       # number of overall MSHR hits
system.cpu0.dcache.demand_mshr_misses::.cpu0.data     53532446                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.demand_mshr_misses::total     53532446                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.overall_mshr_misses::.cpu0.data     53532446                       # number of overall MSHR misses
system.cpu0.dcache.overall_mshr_misses::total     53532446                       # number of overall MSHR misses
system.cpu0.dcache.demand_mshr_miss_latency::.cpu0.data 5602388410009                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::total 5602388410009                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::.cpu0.data 5602388410009                       # number of overall MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::total 5602388410009                       # number of overall MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_rate::.cpu0.data     0.161611                       # mshr miss rate for demand accesses
system.cpu0.dcache.demand_mshr_miss_rate::total     0.161611                       # mshr miss rate for demand accesses
system.cpu0.dcache.overall_mshr_miss_rate::.cpu0.data     0.161611                       # mshr miss rate for overall accesses
system.cpu0.dcache.overall_mshr_miss_rate::total     0.161611                       # mshr miss rate for overall accesses
system.cpu0.dcache.demand_avg_mshr_miss_latency::.cpu0.data 104654.071103                       # average overall mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::total 104654.071103                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::.cpu0.data 104654.071103                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::total 104654.071103                       # average overall mshr miss latency
system.cpu0.dcache.replacements              53529747                       # number of replacements
system.cpu0.dcache.ReadReq_hits::.cpu0.data    221154558                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::total      221154558                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_misses::.cpu0.data    100783022                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::total    100783022                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_miss_latency::.cpu0.data 8447934682000                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_miss_latency::total 8447934682000                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_accesses::.cpu0.data    321937580                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::total    321937580                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_miss_rate::.cpu0.data     0.313051                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::total     0.313051                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_avg_miss_latency::.cpu0.data 83822.994333                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_avg_miss_latency::total 83822.994333                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_mshr_hits::.cpu0.data     47487029                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_hits::total     47487029                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_misses::.cpu0.data     53295993                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_misses::total     53295993                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_miss_latency::.cpu0.data 5589103766500                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_latency::total 5589103766500                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_rate::.cpu0.data     0.165548                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_mshr_miss_rate::total     0.165548                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::.cpu0.data 104869.117768                       # average ReadReq mshr miss latency
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::total 104869.117768                       # average ReadReq mshr miss latency
system.cpu0.dcache.WriteReq_hits::.cpu0.data      7194039                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::total       7194039                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_misses::.cpu0.data      2111870                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_misses::total      2111870                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_miss_latency::.cpu0.data 133722692774                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::total 133722692774                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_accesses::.cpu0.data      9305909                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::total      9305909                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_miss_rate::.cpu0.data     0.226939                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_miss_rate::total     0.226939                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_avg_miss_latency::.cpu0.data 63319.566438                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::total 63319.566438                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_mshr_hits::.cpu0.data      1875417                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::total      1875417                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_misses::.cpu0.data       236453                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_misses::total       236453                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_miss_latency::.cpu0.data  13284643509                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_latency::total  13284643509                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_rate::.cpu0.data     0.025409                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_mshr_miss_rate::total     0.025409                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::.cpu0.data 56183.019496                       # average WriteReq mshr miss latency
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::total 56183.019496                       # average WriteReq mshr miss latency
system.cpu0.dcache.LoadLockedReq_hits::.cpu0.data         1172                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_hits::total         1172                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_misses::.cpu0.data          250                       # number of LoadLockedReq misses
system.cpu0.dcache.LoadLockedReq_misses::total          250                       # number of LoadLockedReq misses
system.cpu0.dcache.LoadLockedReq_miss_latency::.cpu0.data      9987500                       # number of LoadLockedReq miss cycles
system.cpu0.dcache.LoadLockedReq_miss_latency::total      9987500                       # number of LoadLockedReq miss cycles
system.cpu0.dcache.LoadLockedReq_accesses::.cpu0.data         1422                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::total         1422                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_miss_rate::.cpu0.data     0.175809                       # miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_miss_rate::total     0.175809                       # miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_avg_miss_latency::.cpu0.data        39950                       # average LoadLockedReq miss latency
system.cpu0.dcache.LoadLockedReq_avg_miss_latency::total        39950                       # average LoadLockedReq miss latency
system.cpu0.dcache.LoadLockedReq_mshr_hits::.cpu0.data          219                       # number of LoadLockedReq MSHR hits
system.cpu0.dcache.LoadLockedReq_mshr_hits::total          219                       # number of LoadLockedReq MSHR hits
system.cpu0.dcache.LoadLockedReq_mshr_misses::.cpu0.data           31                       # number of LoadLockedReq MSHR misses
system.cpu0.dcache.LoadLockedReq_mshr_misses::total           31                       # number of LoadLockedReq MSHR misses
system.cpu0.dcache.LoadLockedReq_mshr_miss_latency::.cpu0.data       398000                       # number of LoadLockedReq MSHR miss cycles
system.cpu0.dcache.LoadLockedReq_mshr_miss_latency::total       398000                       # number of LoadLockedReq MSHR miss cycles
system.cpu0.dcache.LoadLockedReq_mshr_miss_rate::.cpu0.data     0.021800                       # mshr miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_mshr_miss_rate::total     0.021800                       # mshr miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu0.data 12838.709677                       # average LoadLockedReq mshr miss latency
system.cpu0.dcache.LoadLockedReq_avg_mshr_miss_latency::total 12838.709677                       # average LoadLockedReq mshr miss latency
system.cpu0.dcache.StoreCondReq_hits::.cpu0.data          781                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_hits::total          781                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_misses::.cpu0.data          398                       # number of StoreCondReq misses
system.cpu0.dcache.StoreCondReq_misses::total          398                       # number of StoreCondReq misses
system.cpu0.dcache.StoreCondReq_miss_latency::.cpu0.data      1733000                       # number of StoreCondReq miss cycles
system.cpu0.dcache.StoreCondReq_miss_latency::total      1733000                       # number of StoreCondReq miss cycles
system.cpu0.dcache.StoreCondReq_accesses::.cpu0.data         1179                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::total         1179                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_miss_rate::.cpu0.data     0.337574                       # miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_miss_rate::total     0.337574                       # miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_avg_miss_latency::.cpu0.data  4354.271357                       # average StoreCondReq miss latency
system.cpu0.dcache.StoreCondReq_avg_miss_latency::total  4354.271357                       # average StoreCondReq miss latency
system.cpu0.dcache.StoreCondReq_mshr_misses::.cpu0.data          398                       # number of StoreCondReq MSHR misses
system.cpu0.dcache.StoreCondReq_mshr_misses::total          398                       # number of StoreCondReq MSHR misses
system.cpu0.dcache.StoreCondReq_mshr_miss_latency::.cpu0.data      1335000                       # number of StoreCondReq MSHR miss cycles
system.cpu0.dcache.StoreCondReq_mshr_miss_latency::total      1335000                       # number of StoreCondReq MSHR miss cycles
system.cpu0.dcache.StoreCondReq_mshr_miss_rate::.cpu0.data     0.337574                       # mshr miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_mshr_miss_rate::total     0.337574                       # mshr miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_avg_mshr_miss_latency::.cpu0.data  3354.271357                       # average StoreCondReq mshr miss latency
system.cpu0.dcache.StoreCondReq_avg_mshr_miss_latency::total  3354.271357                       # average StoreCondReq mshr miss latency
system.cpu0.dcache.SwapReq_hits::.cpu0.data         1060                       # number of SwapReq hits
system.cpu0.dcache.SwapReq_hits::total           1060                       # number of SwapReq hits
system.cpu0.dcache.SwapReq_misses::.cpu0.data          199                       # number of SwapReq misses
system.cpu0.dcache.SwapReq_misses::total          199                       # number of SwapReq misses
system.cpu0.dcache.SwapReq_miss_latency::.cpu0.data       862500                       # number of SwapReq miss cycles
system.cpu0.dcache.SwapReq_miss_latency::total       862500                       # number of SwapReq miss cycles
system.cpu0.dcache.SwapReq_accesses::.cpu0.data         1259                       # number of SwapReq accesses(hits+misses)
system.cpu0.dcache.SwapReq_accesses::total         1259                       # number of SwapReq accesses(hits+misses)
system.cpu0.dcache.SwapReq_miss_rate::.cpu0.data     0.158062                       # miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_miss_rate::total     0.158062                       # miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_avg_miss_latency::.cpu0.data  4334.170854                       # average SwapReq miss latency
system.cpu0.dcache.SwapReq_avg_miss_latency::total  4334.170854                       # average SwapReq miss latency
system.cpu0.dcache.SwapReq_mshr_hits::.cpu0.data           13                       # number of SwapReq MSHR hits
system.cpu0.dcache.SwapReq_mshr_hits::total           13                       # number of SwapReq MSHR hits
system.cpu0.dcache.SwapReq_mshr_misses::.cpu0.data          186                       # number of SwapReq MSHR misses
system.cpu0.dcache.SwapReq_mshr_misses::total          186                       # number of SwapReq MSHR misses
system.cpu0.dcache.SwapReq_mshr_miss_latency::.cpu0.data       663500                       # number of SwapReq MSHR miss cycles
system.cpu0.dcache.SwapReq_mshr_miss_latency::total       663500                       # number of SwapReq MSHR miss cycles
system.cpu0.dcache.SwapReq_mshr_miss_rate::.cpu0.data     0.147736                       # mshr miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_mshr_miss_rate::total     0.147736                       # mshr miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_avg_mshr_miss_latency::.cpu0.data  3567.204301                       # average SwapReq mshr miss latency
system.cpu0.dcache.SwapReq_avg_mshr_miss_latency::total  3567.204301                       # average SwapReq mshr miss latency
system.cpu0.dcache.tags.pwrStateResidencyTicks::UNDEFINED 2004662151500                       # Cumulative time (in ticks) in various power states
system.cpu0.dcache.tags.tagsinuse           31.999490                       # Cycle average of tags in use
system.cpu0.dcache.tags.total_refs          281887843                       # Total number of references to valid blocks.
system.cpu0.dcache.tags.sampled_refs         53531112                       # Sample count of references to valid blocks.
system.cpu0.dcache.tags.avg_refs             5.265869                       # Average number of references to valid blocks.
system.cpu0.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu0.dcache.tags.occ_blocks::.cpu0.data    31.999490                       # Average occupied blocks per requestor
system.cpu0.dcache.tags.occ_percent::.cpu0.data     0.999984                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_percent::total     0.999984                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::0           32                       # Occupied blocks per task id
system.cpu0.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu0.dcache.tags.tag_accesses        716025778                       # Number of tag accesses
system.cpu0.dcache.tags.data_accesses       716025778                       # Number of data accesses
system.clk_domain.clock                          1000                       # Clock period in ticks
system.l2.pwrStateResidencyTicks::UNDEFINED 2004662151500                       # Cumulative time (in ticks) in various power states
system.l2.demand_hits::.cpu0.inst                6352                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu0.data             4021782                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu1.inst                 998                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu1.data             1627404                       # number of demand (read+write) hits
system.l2.demand_hits::total                  5656536                       # number of demand (read+write) hits
system.l2.overall_hits::.cpu0.inst               6352                       # number of overall hits
system.l2.overall_hits::.cpu0.data            4021782                       # number of overall hits
system.l2.overall_hits::.cpu1.inst                998                       # number of overall hits
system.l2.overall_hits::.cpu1.data            1627404                       # number of overall hits
system.l2.overall_hits::total                 5656536                       # number of overall hits
system.l2.demand_misses::.cpu0.inst             14938                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu0.data          49491501                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu1.inst              4086                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu1.data          12826784                       # number of demand (read+write) misses
system.l2.demand_misses::total               62337309                       # number of demand (read+write) misses
system.l2.overall_misses::.cpu0.inst            14938                       # number of overall misses
system.l2.overall_misses::.cpu0.data         49491501                       # number of overall misses
system.l2.overall_misses::.cpu1.inst             4086                       # number of overall misses
system.l2.overall_misses::.cpu1.data         12826784                       # number of overall misses
system.l2.overall_misses::total              62337309                       # number of overall misses
system.l2.demand_miss_latency::.cpu0.inst   1351294000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu0.data 5454744634046                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu1.inst    386631499                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu1.data 1484185437634                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total     6940667997179                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.cpu0.inst   1351294000                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu0.data 5454744634046                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu1.inst    386631499                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu1.data 1484185437634                       # number of overall miss cycles
system.l2.overall_miss_latency::total    6940667997179                       # number of overall miss cycles
system.l2.demand_accesses::.cpu0.inst           21290                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu0.data        53513283                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu1.inst            5084                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu1.data        14454188                       # number of demand (read+write) accesses
system.l2.demand_accesses::total             67993845                       # number of demand (read+write) accesses
system.l2.overall_accesses::.cpu0.inst          21290                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu0.data       53513283                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu1.inst           5084                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu1.data       14454188                       # number of overall (read+write) accesses
system.l2.overall_accesses::total            67993845                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.cpu0.inst       0.701644                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu0.data       0.924845                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu1.inst       0.803698                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu1.data       0.887410                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.916808                       # miss rate for demand accesses
system.l2.overall_miss_rate::.cpu0.inst      0.701644                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu0.data      0.924845                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu1.inst      0.803698                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu1.data      0.887410                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.916808                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.cpu0.inst 90460.168697                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu0.data 110215.785010                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu1.inst 94623.470142                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu1.data 115709.864424                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 111340.513547                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu0.inst 90460.168697                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu0.data 110215.785010                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu1.inst 94623.470142                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu1.data 115709.864424                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 111340.513547                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs            9094270                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                    480135                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs      18.941069                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.unused_prefetches                 116374671                       # number of HardPF blocks evicted w/o reference
system.l2.writebacks::.writebacks             5027833                       # number of writebacks
system.l2.writebacks::total                   5027833                       # number of writebacks
system.l2.demand_mshr_hits::.cpu0.inst             54                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu0.data        1103045                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu1.inst             53                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu1.data         674803                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::total             1777955                       # number of demand (read+write) MSHR hits
system.l2.overall_mshr_hits::.cpu0.inst            54                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu0.data       1103045                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu1.inst            53                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu1.data        674803                       # number of overall MSHR hits
system.l2.overall_mshr_hits::total            1777955                       # number of overall MSHR hits
system.l2.demand_mshr_misses::.cpu0.inst        14884                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu0.data     48388456                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu1.inst         4033                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu1.data     12151981                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total          60559354                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.cpu0.inst        14884                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu0.data     48388456                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu1.inst         4033                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu1.data     12151981                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.l2.prefetcher    118733524                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total        179292878                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.cpu0.inst   1198738503                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu0.data 4902992589688                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu1.inst    342211999                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu1.data 1319265112856                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total 6223798653046                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu0.inst   1198738503                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu0.data 4902992589688                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu1.inst    342211999                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu1.data 1319265112856                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.l2.prefetcher 10699324802441                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total 16923123455487                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.cpu0.inst     0.699108                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu0.data     0.904233                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu1.inst     0.793273                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu1.data     0.840724                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.890659                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.cpu0.inst     0.699108                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu0.data     0.904233                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu1.inst     0.793273                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu1.data     0.840724                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.l2.prefetcher          inf                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      2.636899                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.cpu0.inst 80538.733069                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu0.data 101325.667215                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu1.inst 84852.962807                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu1.data 108563.789958                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 102771.879849                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu0.inst 80538.733069                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu0.data 101325.667215                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu1.inst 84852.962807                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu1.data 108563.789958                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.l2.prefetcher 90112.079908                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 94388.152191                       # average overall mshr miss latency
system.l2.replacements                      241166607                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks      5228476                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total          5228476                       # number of WritebackDirty hits
system.l2.WritebackDirty_misses::.writebacks            1                       # number of WritebackDirty misses
system.l2.WritebackDirty_misses::total              1                       # number of WritebackDirty misses
system.l2.WritebackDirty_accesses::.writebacks      5228477                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total      5228477                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_miss_rate::.writebacks     0.000000                       # miss rate for WritebackDirty accesses
system.l2.WritebackDirty_miss_rate::total     0.000000                       # miss rate for WritebackDirty accesses
system.l2.WritebackDirty_mshr_misses::.writebacks            1                       # number of WritebackDirty MSHR misses
system.l2.WritebackDirty_mshr_misses::total            1                       # number of WritebackDirty MSHR misses
system.l2.WritebackDirty_mshr_miss_rate::.writebacks     0.000000                       # mshr miss rate for WritebackDirty accesses
system.l2.WritebackDirty_mshr_miss_rate::total     0.000000                       # mshr miss rate for WritebackDirty accesses
system.l2.WritebackClean_hits::.writebacks     61588337                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total         61588337                       # number of WritebackClean hits
system.l2.WritebackClean_misses::.writebacks            4                       # number of WritebackClean misses
system.l2.WritebackClean_misses::total              4                       # number of WritebackClean misses
system.l2.WritebackClean_accesses::.writebacks     61588341                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total     61588341                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_miss_rate::.writebacks     0.000000                       # miss rate for WritebackClean accesses
system.l2.WritebackClean_miss_rate::total     0.000000                       # miss rate for WritebackClean accesses
system.l2.WritebackClean_mshr_misses::.writebacks            4                       # number of WritebackClean MSHR misses
system.l2.WritebackClean_mshr_misses::total            4                       # number of WritebackClean MSHR misses
system.l2.WritebackClean_mshr_miss_rate::.writebacks     0.000000                       # mshr miss rate for WritebackClean accesses
system.l2.WritebackClean_mshr_miss_rate::total     0.000000                       # mshr miss rate for WritebackClean accesses
system.l2.HardPFReq_mshr_misses::.l2.prefetcher    118733524                       # number of HardPFReq MSHR misses
system.l2.HardPFReq_mshr_misses::total      118733524                       # number of HardPFReq MSHR misses
system.l2.HardPFReq_mshr_miss_latency::.l2.prefetcher 10699324802441                       # number of HardPFReq MSHR miss cycles
system.l2.HardPFReq_mshr_miss_latency::total 10699324802441                       # number of HardPFReq MSHR miss cycles
system.l2.HardPFReq_mshr_miss_rate::.l2.prefetcher          inf                       # mshr miss rate for HardPFReq accesses
system.l2.HardPFReq_mshr_miss_rate::total          inf                       # mshr miss rate for HardPFReq accesses
system.l2.HardPFReq_avg_mshr_miss_latency::.l2.prefetcher 90112.079908                       # average HardPFReq mshr miss latency
system.l2.HardPFReq_avg_mshr_miss_latency::total 90112.079908                       # average HardPFReq mshr miss latency
system.l2.UpgradeReq_hits::.cpu0.data             190                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::.cpu1.data              20                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::total                  210                       # number of UpgradeReq hits
system.l2.UpgradeReq_misses::.cpu0.data           593                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::.cpu1.data           217                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::total                810                       # number of UpgradeReq misses
system.l2.UpgradeReq_miss_latency::.cpu0.data      1917000                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::.cpu1.data      1823000                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::total      3740000                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_accesses::.cpu0.data          783                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::.cpu1.data          237                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::total             1020                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_miss_rate::.cpu0.data     0.757344                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::.cpu1.data     0.915612                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::total        0.794118                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_avg_miss_latency::.cpu0.data  3232.715008                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::.cpu1.data  8400.921659                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::total  4617.283951                       # average UpgradeReq miss latency
system.l2.UpgradeReq_mshr_hits::.cpu0.data            6                       # number of UpgradeReq MSHR hits
system.l2.UpgradeReq_mshr_hits::.cpu1.data           14                       # number of UpgradeReq MSHR hits
system.l2.UpgradeReq_mshr_hits::total              20                       # number of UpgradeReq MSHR hits
system.l2.UpgradeReq_mshr_misses::.cpu0.data          587                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::.cpu1.data          203                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::total           790                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_miss_latency::.cpu0.data     11936000                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::.cpu1.data      4472000                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::total     16408000                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_rate::.cpu0.data     0.749681                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::.cpu1.data     0.856540                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::total     0.774510                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_avg_mshr_miss_latency::.cpu0.data 20333.901193                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::.cpu1.data 22029.556650                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::total 20769.620253                       # average UpgradeReq mshr miss latency
system.l2.SCUpgradeReq_hits::.cpu1.data            13                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::total                 13                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_misses::.cpu0.data            5                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::.cpu1.data           70                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::total               75                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_accesses::.cpu0.data            5                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::.cpu1.data           83                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::total             88                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_miss_rate::.cpu0.data            1                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::.cpu1.data     0.843373                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::total      0.852273                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_misses::.cpu0.data            5                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::.cpu1.data           70                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::total           75                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_miss_latency::.cpu0.data        98500                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::.cpu1.data      1400000                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::total      1498500                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_rate::.cpu0.data            1                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::.cpu1.data     0.843373                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::total     0.852273                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_avg_mshr_miss_latency::.cpu0.data        19700                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::.cpu1.data        20000                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::total        19980                       # average SCUpgradeReq mshr miss latency
system.l2.ReadExReq_hits::.cpu0.data            93695                       # number of ReadExReq hits
system.l2.ReadExReq_hits::.cpu1.data            81677                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                175372                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.cpu0.data         141440                       # number of ReadExReq misses
system.l2.ReadExReq_misses::.cpu1.data         134316                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total              275756                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.cpu0.data  11760152000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::.cpu1.data  11123461500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total   22883613500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.cpu0.data       235135                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::.cpu1.data       215993                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total            451128                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.cpu0.data     0.601527                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::.cpu1.data     0.621853                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.611259                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.cpu0.data 83145.871041                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::.cpu1.data 82815.610203                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 82985.006673                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_hits::.cpu0.data        87053                       # number of ReadExReq MSHR hits
system.l2.ReadExReq_mshr_hits::.cpu1.data        86610                       # number of ReadExReq MSHR hits
system.l2.ReadExReq_mshr_hits::total           173663                       # number of ReadExReq MSHR hits
system.l2.ReadExReq_mshr_misses::.cpu0.data        54387                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::.cpu1.data        47706                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total         102093                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.cpu0.data   5430138000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::.cpu1.data   4891023000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total  10321161000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.cpu0.data     0.231301                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::.cpu1.data     0.220868                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.226306                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu0.data 99842.572674                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu1.data 102524.273676                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 101095.677471                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_hits::.cpu0.inst          6352                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::.cpu1.inst           998                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total               7350                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_misses::.cpu0.inst        14938                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::.cpu1.inst         4086                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total            19024                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.cpu0.inst   1351294000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::.cpu1.inst    386631499                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total   1737925499                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.cpu0.inst        21290                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::.cpu1.inst         5084                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total          26374                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.cpu0.inst     0.701644                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::.cpu1.inst     0.803698                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.721316                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.cpu0.inst 90460.168697                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::.cpu1.inst 94623.470142                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 91354.368114                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_hits::.cpu0.inst           54                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::.cpu1.inst           53                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::total           107                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_misses::.cpu0.inst        14884                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::.cpu1.inst         4033                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total        18917                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.cpu0.inst   1198738503                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::.cpu1.inst    342211999                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total   1540950502                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.cpu0.inst     0.699108                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::.cpu1.inst     0.793273                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.717259                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu0.inst 80538.733069                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu1.inst 84852.962807                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 81458.503040                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.cpu0.data      3928087                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::.cpu1.data      1545727                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total           5473814                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.cpu0.data     49350061                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::.cpu1.data     12692468                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total        62042529                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.cpu0.data 5442984482046                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::.cpu1.data 1473061976134                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total 6916046458180                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.cpu0.data     53278148                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::.cpu1.data     14238195                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total      67516343                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.cpu0.data     0.926272                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::.cpu1.data     0.891438                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.918926                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.cpu0.data 110293.368878                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::.cpu1.data 116057.962575                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 111472.671563                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_hits::.cpu0.data      1015992                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::.cpu1.data       588193                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::total      1604185                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_misses::.cpu0.data     48334069                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::.cpu1.data     12104275                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total     60438344                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.cpu0.data 4897562451688                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::.cpu1.data 1314374089856                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total 6211936541544                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.cpu0.data     0.907202                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::.cpu1.data     0.850127                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.895166                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu0.data 101327.336039                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu1.data 108587.593214                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 102781.382322                       # average ReadSharedReq mshr miss latency
system.l2.prefetcher.pwrStateResidencyTicks::UNDEFINED 2004662151500                       # Cumulative time (in ticks) in various power states
system.l2.tags.pwrStateResidencyTicks::UNDEFINED 2004662151500                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                           64                       # Cycle average of tags in use
system.l2.tags.total_refs                   251167442                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                 241166671                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      1.041468                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                         0                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks      34.029330                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu0.inst        0.001084                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu0.data        2.819950                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu1.inst        0.000715                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu1.data        0.746104                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.l2.prefetcher    26.402817                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.531708                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu0.inst       0.000017                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu0.data       0.044062                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu1.inst       0.000011                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu1.data       0.011658                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.l2.prefetcher     0.412544                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total                   1                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1022            47                       # Occupied blocks per task id
system.l2.tags.occ_task_id_blocks::1024            17                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1022::0           37                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1022::1           10                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0           15                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1            2                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1022     0.734375                       # Percentage of cache occupancy per task id
system.l2.tags.occ_task_id_percent::1024     0.265625                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                1319663495                       # Number of tag accesses
system.l2.tags.data_accesses               1319663495                       # Number of data accesses
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED 2004662151500                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.cpu0.inst        952512                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu0.data    3097862656                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu1.inst        258112                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu1.data     778089216                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.l2.prefetcher   7556483328                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total        11433645824                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu0.inst       952512                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu1.inst       258112                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total       1210624                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks    321781312                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total       321781312                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.cpu0.inst          14883                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu0.data       48404104                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu1.inst           4033                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu1.data       12157644                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.l2.prefetcher    118070052                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total           178650716                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks      5027833                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total            5027833                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.cpu0.inst           475148                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu0.data       1545329049                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu1.inst           128756                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu1.data        388139825                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.l2.prefetcher   3769454779                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total            5703527557                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu0.inst       475148                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu1.inst       128756                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total           603904                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks      160516480                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total            160516480                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks      160516480                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu0.inst          475148                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu0.data      1545329049                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu1.inst          128756                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu1.data       388139825                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.l2.prefetcher   3769454779                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total           5864044037                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples   5019952.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu0.inst::samples     14884.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu0.data::samples  48343403.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu1.inst::samples      4033.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu1.data::samples  12127364.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.l2.prefetcher::samples 118000363.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.047528570750                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds       309670                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds       309670                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState           235569642                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState            4732901                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                   178650719                       # Number of read requests accepted
system.mem_ctrls.writeReqs                    5027837                       # Number of write requests accepted
system.mem_ctrls.readBursts                 178650719                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                  5027837                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                 160672                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                  7885                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0          10834159                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1          10650135                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2          10076718                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3          10381933                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4          12948621                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5          13076718                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6          11365310                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7          10884523                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8          10830420                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9          10783110                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10         11517420                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11         11202595                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12         10933199                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13         10927027                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14         10909570                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15         11168589                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0            317890                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1            306742                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2            286546                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3            294411                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4            320931                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5            326918                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6            308200                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7            311238                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8            313501                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9            312607                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10           327937                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11           318956                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12           316738                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13           315375                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14           319204                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15           322757                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       7.55                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      26.54                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                 7320805875531                       # Total ticks spent queuing
system.mem_ctrls.totBusLat               892450235000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat            10667494256781                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     41015.21                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                59765.21                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                129682469                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                 2311180                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 72.66                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                46.04                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6             178650719                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6              5027837                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                 9547277                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                12047730                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                16199471                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                15989397                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                16592920                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                16817883                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                14600225                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                14139198                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                12583854                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                 8660976                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                9873063                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11               15131694                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                9456127                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                2834952                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                1945409                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                1104298                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                 643192                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                 271869                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                  41947                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                   8565                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                  15300                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                  20848                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                 163610                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                 247558                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                 291676                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                 314439                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                 326898                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                 333326                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                 336250                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                 338212                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                 338667                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                 346270                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                 329101                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                 325207                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                 320729                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                 317538                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                 315792                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                 316334                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                  15080                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                   4266                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                   1529                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                    670                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                    288                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                    147                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                     79                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                     45                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                     27                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                     14                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                     12                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      9                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      9                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      6                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      5                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      4                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      4                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      2                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples     51516348                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    227.978853                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   202.946912                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   131.298716                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127      3569556      6.93%      6.93% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255     37838195     73.45%     80.38% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383      2281312      4.43%     84.81% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511      5493560     10.66%     95.47% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639      1291306      2.51%     97.98% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767       242949      0.47%     98.45% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895       326685      0.63%     99.08% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023       141885      0.28%     99.36% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151       330900      0.64%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total     51516348                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples       309670                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean     576.387535                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean    133.308590                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev  25683.156806                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-131071       309542     99.96%     99.96% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::131072-262143           67      0.02%     99.98% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::262144-393215           29      0.01%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2.09715e+06-2.22822e+06            3      0.00%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2.49037e+06-2.62144e+06           29      0.01%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total        309670                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples       309670                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.210647                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.194444                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      0.779250                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16           280803     90.68%     90.68% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17             7240      2.34%     93.02% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18            14007      4.52%     97.54% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19             4642      1.50%     99.04% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20             1403      0.45%     99.49% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::21              594      0.19%     99.68% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::22              303      0.10%     99.78% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::23              253      0.08%     99.86% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::24              184      0.06%     99.92% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::25              109      0.04%     99.96% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::26               61      0.02%     99.98% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::27               39      0.01%     99.99% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::28               28      0.01%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::29                4      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total        309670                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM            11423363008                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                10283008                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten               321276864                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys             11433646016                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys            321781568                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                      5698.40                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                       160.26                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                   5703.53                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                    160.52                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                        45.77                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                    44.52                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    1.25                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                  2004662250501                       # Total gap between requests
system.mem_ctrls.avgGap                      10913.97                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.cpu0.inst       952576                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu0.data   3093977792                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu1.inst       258112                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu1.data    776151296                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.l2.prefetcher   7552023232                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks    321276864                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.cpu0.inst 475180.318682242592                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu0.data 1543391134.353942632675                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu1.inst 128755.860336299680                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu1.data 387173118.133267700672                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.l2.prefetcher 3767229917.694189071655                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 160264842.512042611837                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.cpu0.inst        14884                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu0.data     48404104                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu1.inst         4033                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu1.data     12157644                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.l2.prefetcher    118070054                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks      5027837                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.cpu0.inst    579015515                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu0.data 2889398430843                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu1.inst    173618494                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu1.data 813302326912                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.l2.prefetcher 6964040865017                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks 49715481078066                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu0.inst     38901.88                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu0.data     59693.25                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu1.inst     43049.47                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu1.data     66896.38                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.l2.prefetcher     58982.28                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks   9888045.51                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    71.93                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank1.actEnergy         182913169740                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank1.preEnergy          97220655345                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank1.readEnergy        630261580200                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank1.writeEnergy        13295731500                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank1.refreshEnergy     158246443680.000031                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank1.actBackEnergy     906217000590                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank1.preBackEnergy       6660160320                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank1.totalEnergy       1994814741375                       # Total energy per rank (pJ)
system.mem_ctrls.rank1.averagePower        995.087746                       # Core power per rank (mW)
system.mem_ctrls.rank1.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank1.memoryStateTime::IDLE   9721937648                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::REF  66940120000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT 1928000093852                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.actEnergy         184913562120                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy          98283885315                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy        644157355380                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy        12908412720                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     158246443680.000031                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy     906948136740                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy       6044466720                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy       2011502262675                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower       1003.412102                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE   8127293142                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF  66940120000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT 1929594738358                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.cpu1.numPwrStateTransitions                576                       # Number of power state transitions
system.cpu1.pwrStateClkGateDist::samples          289                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::mean    4225720072.664360                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::stdev   8531937976.344518                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::1000-5e+10          289    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::min_value        17500                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::max_value  30697256000                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::total            289                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateResidencyTicks::ON   783429050500                       # Cumulative time (in ticks) in various power states
system.cpu1.pwrStateResidencyTicks::CLK_GATED 1221233101000                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.pwrStateResidencyTicks::UNDEFINED 2004662151500                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.demand_hits::.cpu1.inst    179540496                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::total       179540496                       # number of demand (read+write) hits
system.cpu1.icache.overall_hits::.cpu1.inst    179540496                       # number of overall hits
system.cpu1.icache.overall_hits::total      179540496                       # number of overall hits
system.cpu1.icache.demand_misses::.cpu1.inst         5523                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::total          5523                       # number of demand (read+write) misses
system.cpu1.icache.overall_misses::.cpu1.inst         5523                       # number of overall misses
system.cpu1.icache.overall_misses::total         5523                       # number of overall misses
system.cpu1.icache.demand_miss_latency::.cpu1.inst    438083000                       # number of demand (read+write) miss cycles
system.cpu1.icache.demand_miss_latency::total    438083000                       # number of demand (read+write) miss cycles
system.cpu1.icache.overall_miss_latency::.cpu1.inst    438083000                       # number of overall miss cycles
system.cpu1.icache.overall_miss_latency::total    438083000                       # number of overall miss cycles
system.cpu1.icache.demand_accesses::.cpu1.inst    179546019                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::total    179546019                       # number of demand (read+write) accesses
system.cpu1.icache.overall_accesses::.cpu1.inst    179546019                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::total    179546019                       # number of overall (read+write) accesses
system.cpu1.icache.demand_miss_rate::.cpu1.inst     0.000031                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::total     0.000031                       # miss rate for demand accesses
system.cpu1.icache.overall_miss_rate::.cpu1.inst     0.000031                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::total     0.000031                       # miss rate for overall accesses
system.cpu1.icache.demand_avg_miss_latency::.cpu1.inst 79319.753757                       # average overall miss latency
system.cpu1.icache.demand_avg_miss_latency::total 79319.753757                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::.cpu1.inst 79319.753757                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::total 79319.753757                       # average overall miss latency
system.cpu1.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.icache.writebacks::.writebacks         5084                       # number of writebacks
system.cpu1.icache.writebacks::total             5084                       # number of writebacks
system.cpu1.icache.demand_mshr_hits::.cpu1.inst          439                       # number of demand (read+write) MSHR hits
system.cpu1.icache.demand_mshr_hits::total          439                       # number of demand (read+write) MSHR hits
system.cpu1.icache.overall_mshr_hits::.cpu1.inst          439                       # number of overall MSHR hits
system.cpu1.icache.overall_mshr_hits::total          439                       # number of overall MSHR hits
system.cpu1.icache.demand_mshr_misses::.cpu1.inst         5084                       # number of demand (read+write) MSHR misses
system.cpu1.icache.demand_mshr_misses::total         5084                       # number of demand (read+write) MSHR misses
system.cpu1.icache.overall_mshr_misses::.cpu1.inst         5084                       # number of overall MSHR misses
system.cpu1.icache.overall_mshr_misses::total         5084                       # number of overall MSHR misses
system.cpu1.icache.demand_mshr_miss_latency::.cpu1.inst    406324000                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::total    406324000                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::.cpu1.inst    406324000                       # number of overall MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::total    406324000                       # number of overall MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_rate::.cpu1.inst     0.000028                       # mshr miss rate for demand accesses
system.cpu1.icache.demand_mshr_miss_rate::total     0.000028                       # mshr miss rate for demand accesses
system.cpu1.icache.overall_mshr_miss_rate::.cpu1.inst     0.000028                       # mshr miss rate for overall accesses
system.cpu1.icache.overall_mshr_miss_rate::total     0.000028                       # mshr miss rate for overall accesses
system.cpu1.icache.demand_avg_mshr_miss_latency::.cpu1.inst 79922.108576                       # average overall mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::total 79922.108576                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::.cpu1.inst 79922.108576                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::total 79922.108576                       # average overall mshr miss latency
system.cpu1.icache.replacements                  5084                       # number of replacements
system.cpu1.icache.ReadReq_hits::.cpu1.inst    179540496                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::total      179540496                       # number of ReadReq hits
system.cpu1.icache.ReadReq_misses::.cpu1.inst         5523                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::total         5523                       # number of ReadReq misses
system.cpu1.icache.ReadReq_miss_latency::.cpu1.inst    438083000                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_miss_latency::total    438083000                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_accesses::.cpu1.inst    179546019                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::total    179546019                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_miss_rate::.cpu1.inst     0.000031                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::total     0.000031                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_avg_miss_latency::.cpu1.inst 79319.753757                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_avg_miss_latency::total 79319.753757                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_mshr_hits::.cpu1.inst          439                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_hits::total          439                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_misses::.cpu1.inst         5084                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_misses::total         5084                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_miss_latency::.cpu1.inst    406324000                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_latency::total    406324000                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_rate::.cpu1.inst     0.000028                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_mshr_miss_rate::total     0.000028                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::.cpu1.inst 79922.108576                       # average ReadReq mshr miss latency
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::total 79922.108576                       # average ReadReq mshr miss latency
system.cpu1.icache.tags.pwrStateResidencyTicks::UNDEFINED 2004662151500                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.tags.tagsinuse                  32                       # Cycle average of tags in use
system.cpu1.icache.tags.total_refs          179731342                       # Total number of references to valid blocks.
system.cpu1.icache.tags.sampled_refs             5116                       # Sample count of references to valid blocks.
system.cpu1.icache.tags.avg_refs         35131.224003                       # Average number of references to valid blocks.
system.cpu1.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu1.icache.tags.occ_blocks::.cpu1.inst           32                       # Average occupied blocks per requestor
system.cpu1.icache.tags.occ_percent::.cpu1.inst            1                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::1           13                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::3            1                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::4           18                       # Occupied blocks per task id
system.cpu1.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu1.icache.tags.tag_accesses        359097122                       # Number of tag accesses
system.cpu1.icache.tags.data_accesses       359097122                       # Number of data accesses
system.cpu1.dcache.pwrStateResidencyTicks::UNDEFINED 2004662151500                       # Cumulative time (in ticks) in various power states
system.cpu1.dcache.demand_hits::.cpu1.data    116992127                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::total       116992127                       # number of demand (read+write) hits
system.cpu1.dcache.overall_hits::.cpu1.data    116992127                       # number of overall hits
system.cpu1.dcache.overall_hits::total      116992127                       # number of overall hits
system.cpu1.dcache.demand_misses::.cpu1.data     45275197                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::total      45275197                       # number of demand (read+write) misses
system.cpu1.dcache.overall_misses::.cpu1.data     45275197                       # number of overall misses
system.cpu1.dcache.overall_misses::total     45275197                       # number of overall misses
system.cpu1.dcache.demand_miss_latency::.cpu1.data 3717284233900                       # number of demand (read+write) miss cycles
system.cpu1.dcache.demand_miss_latency::total 3717284233900                       # number of demand (read+write) miss cycles
system.cpu1.dcache.overall_miss_latency::.cpu1.data 3717284233900                       # number of overall miss cycles
system.cpu1.dcache.overall_miss_latency::total 3717284233900                       # number of overall miss cycles
system.cpu1.dcache.demand_accesses::.cpu1.data    162267324                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::total    162267324                       # number of demand (read+write) accesses
system.cpu1.dcache.overall_accesses::.cpu1.data    162267324                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::total    162267324                       # number of overall (read+write) accesses
system.cpu1.dcache.demand_miss_rate::.cpu1.data     0.279016                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::total     0.279016                       # miss rate for demand accesses
system.cpu1.dcache.overall_miss_rate::.cpu1.data     0.279016                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::total     0.279016                       # miss rate for overall accesses
system.cpu1.dcache.demand_avg_miss_latency::.cpu1.data 82104.208931                       # average overall miss latency
system.cpu1.dcache.demand_avg_miss_latency::total 82104.208931                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::.cpu1.data 82104.208931                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::total 82104.208931                       # average overall miss latency
system.cpu1.dcache.blocked_cycles::no_mshrs    329051579                       # number of cycles access was blocked
system.cpu1.dcache.blocked_cycles::no_targets      2125045                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_mshrs          4586863                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_targets          26590                       # number of cycles access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_mshrs    71.737826                       # average number of cycles each access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_targets    79.918954                       # average number of cycles each access was blocked
system.cpu1.dcache.writebacks::.writebacks     14471995                       # number of writebacks
system.cpu1.dcache.writebacks::total         14471995                       # number of writebacks
system.cpu1.dcache.demand_mshr_hits::.cpu1.data     30800511                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.demand_mshr_hits::total     30800511                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.overall_mshr_hits::.cpu1.data     30800511                       # number of overall MSHR hits
system.cpu1.dcache.overall_mshr_hits::total     30800511                       # number of overall MSHR hits
system.cpu1.dcache.demand_mshr_misses::.cpu1.data     14474686                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.demand_mshr_misses::total     14474686                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.overall_mshr_misses::.cpu1.data     14474686                       # number of overall MSHR misses
system.cpu1.dcache.overall_mshr_misses::total     14474686                       # number of overall MSHR misses
system.cpu1.dcache.demand_mshr_miss_latency::.cpu1.data 1528134275905                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::total 1528134275905                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::.cpu1.data 1528134275905                       # number of overall MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::total 1528134275905                       # number of overall MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_rate::.cpu1.data     0.089203                       # mshr miss rate for demand accesses
system.cpu1.dcache.demand_mshr_miss_rate::total     0.089203                       # mshr miss rate for demand accesses
system.cpu1.dcache.overall_mshr_miss_rate::.cpu1.data     0.089203                       # mshr miss rate for overall accesses
system.cpu1.dcache.overall_mshr_miss_rate::total     0.089203                       # mshr miss rate for overall accesses
system.cpu1.dcache.demand_avg_mshr_miss_latency::.cpu1.data 105572.879156                       # average overall mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::total 105572.879156                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::.cpu1.data 105572.879156                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::total 105572.879156                       # average overall mshr miss latency
system.cpu1.dcache.replacements              14471995                       # number of replacements
system.cpu1.dcache.ReadReq_hits::.cpu1.data    111338833                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::total      111338833                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_misses::.cpu1.data     43190565                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::total     43190565                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_miss_latency::.cpu1.data 3585195139000                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_miss_latency::total 3585195139000                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_accesses::.cpu1.data    154529398                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::total    154529398                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_miss_rate::.cpu1.data     0.279497                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::total     0.279497                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_avg_miss_latency::.cpu1.data 83008.757561                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_avg_miss_latency::total 83008.757561                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_mshr_hits::.cpu1.data     28932273                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_hits::total     28932273                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_misses::.cpu1.data     14258292                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_misses::total     14258292                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_miss_latency::.cpu1.data 1515779070500                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_latency::total 1515779070500                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_rate::.cpu1.data     0.092269                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_mshr_miss_rate::total     0.092269                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::.cpu1.data 106308.600673                       # average ReadReq mshr miss latency
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::total 106308.600673                       # average ReadReq mshr miss latency
system.cpu1.dcache.WriteReq_hits::.cpu1.data      5653294                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::total       5653294                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_misses::.cpu1.data      2084632                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_misses::total      2084632                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_miss_latency::.cpu1.data 132089094900                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::total 132089094900                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_accesses::.cpu1.data      7737926                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::total      7737926                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_miss_rate::.cpu1.data     0.269404                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_miss_rate::total     0.269404                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_avg_miss_latency::.cpu1.data 63363.267426                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::total 63363.267426                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_mshr_hits::.cpu1.data      1868238                       # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_hits::total      1868238                       # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_misses::.cpu1.data       216394                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_misses::total       216394                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_miss_latency::.cpu1.data  12355205405                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_latency::total  12355205405                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_rate::.cpu1.data     0.027965                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_mshr_miss_rate::total     0.027965                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::.cpu1.data 57095.877913                       # average WriteReq mshr miss latency
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::total 57095.877913                       # average WriteReq mshr miss latency
system.cpu1.dcache.LoadLockedReq_hits::.cpu1.data         1260                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_hits::total         1260                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_misses::.cpu1.data          261                       # number of LoadLockedReq misses
system.cpu1.dcache.LoadLockedReq_misses::total          261                       # number of LoadLockedReq misses
system.cpu1.dcache.LoadLockedReq_miss_latency::.cpu1.data     23935500                       # number of LoadLockedReq miss cycles
system.cpu1.dcache.LoadLockedReq_miss_latency::total     23935500                       # number of LoadLockedReq miss cycles
system.cpu1.dcache.LoadLockedReq_accesses::.cpu1.data         1521                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::total         1521                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_miss_rate::.cpu1.data     0.171598                       # miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_miss_rate::total     0.171598                       # miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_avg_miss_latency::.cpu1.data 91706.896552                       # average LoadLockedReq miss latency
system.cpu1.dcache.LoadLockedReq_avg_miss_latency::total 91706.896552                       # average LoadLockedReq miss latency
system.cpu1.dcache.LoadLockedReq_mshr_hits::.cpu1.data          116                       # number of LoadLockedReq MSHR hits
system.cpu1.dcache.LoadLockedReq_mshr_hits::total          116                       # number of LoadLockedReq MSHR hits
system.cpu1.dcache.LoadLockedReq_mshr_misses::.cpu1.data          145                       # number of LoadLockedReq MSHR misses
system.cpu1.dcache.LoadLockedReq_mshr_misses::total          145                       # number of LoadLockedReq MSHR misses
system.cpu1.dcache.LoadLockedReq_mshr_miss_latency::.cpu1.data     13181500                       # number of LoadLockedReq MSHR miss cycles
system.cpu1.dcache.LoadLockedReq_mshr_miss_latency::total     13181500                       # number of LoadLockedReq MSHR miss cycles
system.cpu1.dcache.LoadLockedReq_mshr_miss_rate::.cpu1.data     0.095332                       # mshr miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_mshr_miss_rate::total     0.095332                       # mshr miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu1.data 90906.896552                       # average LoadLockedReq mshr miss latency
system.cpu1.dcache.LoadLockedReq_avg_mshr_miss_latency::total 90906.896552                       # average LoadLockedReq mshr miss latency
system.cpu1.dcache.StoreCondReq_hits::.cpu1.data         1023                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_hits::total         1023                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_misses::.cpu1.data          415                       # number of StoreCondReq misses
system.cpu1.dcache.StoreCondReq_misses::total          415                       # number of StoreCondReq misses
system.cpu1.dcache.StoreCondReq_miss_latency::.cpu1.data      3788500                       # number of StoreCondReq miss cycles
system.cpu1.dcache.StoreCondReq_miss_latency::total      3788500                       # number of StoreCondReq miss cycles
system.cpu1.dcache.StoreCondReq_accesses::.cpu1.data         1438                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::total         1438                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_miss_rate::.cpu1.data     0.288595                       # miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_miss_rate::total     0.288595                       # miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_avg_miss_latency::.cpu1.data  9128.915663                       # average StoreCondReq miss latency
system.cpu1.dcache.StoreCondReq_avg_miss_latency::total  9128.915663                       # average StoreCondReq miss latency
system.cpu1.dcache.StoreCondReq_mshr_misses::.cpu1.data          415                       # number of StoreCondReq MSHR misses
system.cpu1.dcache.StoreCondReq_mshr_misses::total          415                       # number of StoreCondReq MSHR misses
system.cpu1.dcache.StoreCondReq_mshr_miss_latency::.cpu1.data      3374500                       # number of StoreCondReq MSHR miss cycles
system.cpu1.dcache.StoreCondReq_mshr_miss_latency::total      3374500                       # number of StoreCondReq MSHR miss cycles
system.cpu1.dcache.StoreCondReq_mshr_miss_rate::.cpu1.data     0.288595                       # mshr miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_mshr_miss_rate::total     0.288595                       # mshr miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_avg_mshr_miss_latency::.cpu1.data  8131.325301                       # average StoreCondReq mshr miss latency
system.cpu1.dcache.StoreCondReq_avg_mshr_miss_latency::total  8131.325301                       # average StoreCondReq mshr miss latency
system.cpu1.dcache.StoreCondFailReq_miss_latency::.cpu1.data        33500                       # number of StoreCondFailReq miss cycles
system.cpu1.dcache.StoreCondFailReq_miss_latency::total        33500                       # number of StoreCondFailReq miss cycles
system.cpu1.dcache.StoreCondFailReq_avg_miss_latency::.cpu1.data          inf                       # average StoreCondFailReq miss latency
system.cpu1.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu1.dcache.StoreCondFailReq_mshr_miss_latency::.cpu1.data        32500                       # number of StoreCondFailReq MSHR miss cycles
system.cpu1.dcache.StoreCondFailReq_mshr_miss_latency::total        32500                       # number of StoreCondFailReq MSHR miss cycles
system.cpu1.dcache.StoreCondFailReq_avg_mshr_miss_latency::.cpu1.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu1.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu1.dcache.SwapReq_hits::.cpu1.data          561                       # number of SwapReq hits
system.cpu1.dcache.SwapReq_hits::total            561                       # number of SwapReq hits
system.cpu1.dcache.SwapReq_misses::.cpu1.data          270                       # number of SwapReq misses
system.cpu1.dcache.SwapReq_misses::total          270                       # number of SwapReq misses
system.cpu1.dcache.SwapReq_miss_latency::.cpu1.data      1348000                       # number of SwapReq miss cycles
system.cpu1.dcache.SwapReq_miss_latency::total      1348000                       # number of SwapReq miss cycles
system.cpu1.dcache.SwapReq_accesses::.cpu1.data          831                       # number of SwapReq accesses(hits+misses)
system.cpu1.dcache.SwapReq_accesses::total          831                       # number of SwapReq accesses(hits+misses)
system.cpu1.dcache.SwapReq_miss_rate::.cpu1.data     0.324910                       # miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_miss_rate::total     0.324910                       # miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_avg_miss_latency::.cpu1.data  4992.592593                       # average SwapReq miss latency
system.cpu1.dcache.SwapReq_avg_miss_latency::total  4992.592593                       # average SwapReq miss latency
system.cpu1.dcache.SwapReq_mshr_misses::.cpu1.data          270                       # number of SwapReq MSHR misses
system.cpu1.dcache.SwapReq_mshr_misses::total          270                       # number of SwapReq MSHR misses
system.cpu1.dcache.SwapReq_mshr_miss_latency::.cpu1.data      1078000                       # number of SwapReq MSHR miss cycles
system.cpu1.dcache.SwapReq_mshr_miss_latency::total      1078000                       # number of SwapReq MSHR miss cycles
system.cpu1.dcache.SwapReq_mshr_miss_rate::.cpu1.data     0.324910                       # mshr miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_mshr_miss_rate::total     0.324910                       # mshr miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_avg_mshr_miss_latency::.cpu1.data  3992.592593                       # average SwapReq mshr miss latency
system.cpu1.dcache.SwapReq_avg_mshr_miss_latency::total  3992.592593                       # average SwapReq mshr miss latency
system.cpu1.dcache.tags.pwrStateResidencyTicks::UNDEFINED 2004662151500                       # Cumulative time (in ticks) in various power states
system.cpu1.dcache.tags.tagsinuse           31.819896                       # Cycle average of tags in use
system.cpu1.dcache.tags.total_refs          131474255                       # Total number of references to valid blocks.
system.cpu1.dcache.tags.sampled_refs         14474375                       # Sample count of references to valid blocks.
system.cpu1.dcache.tags.avg_refs             9.083242                       # Average number of references to valid blocks.
system.cpu1.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu1.dcache.tags.occ_blocks::.cpu1.data    31.819896                       # Average occupied blocks per requestor
system.cpu1.dcache.tags.occ_percent::.cpu1.data     0.994372                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_percent::total     0.994372                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_task_id_blocks::1024           29                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::1           29                       # Occupied blocks per task id
system.cpu1.dcache.tags.occ_task_id_percent::1024     0.906250                       # Percentage of cache occupancy per task id
system.cpu1.dcache.tags.tag_accesses        339016574                       # Number of tag accesses
system.cpu1.dcache.tags.data_accesses       339016574                       # Number of data accesses
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.tol2bus.pwrStateResidencyTicks::UNDEFINED 2004662151500                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadResp          67580345                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty     10256310                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean     62799639                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict       236138775                       # Transaction distribution
system.tol2bus.trans_dist::HardPFReq        188985098                       # Transaction distribution
system.tol2bus.trans_dist::HardPFResp               5                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeReq            2364                       # Transaction distribution
system.tol2bus.trans_dist::SCUpgradeReq           812                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeResp           3176                       # Transaction distribution
system.tol2bus.trans_dist::SCUpgradeFailReq            1                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeFailResp            1                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq           451454                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp          451454                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq         26374                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq     67553972                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu0.icache.mem_side::system.l2.cpu_side        63870                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu0.dcache.mem_side::system.l2.cpu_side    160576892                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu1.icache.mem_side::system.l2.cpu_side        15252                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu1.dcache.mem_side::system.l2.cpu_side     43402036                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total             204058050                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu0.icache.mem_side::system.l2.cpu_side      2725120                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu0.dcache.mem_side::system.l2.cpu_side   6850753920                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu1.icache.mem_side::system.l2.cpu_side       650752                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu1.dcache.mem_side::system.l2.cpu_side   1851275968                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total             8705405760                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                       430191735                       # Total snoops (count)
system.tol2bus.snoopTraffic                 324210816                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples        498216459                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.129983                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.337059                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0              433586426     87.03%     87.03% # Request fanout histogram
system.tol2bus.snoop_fanout::1               64500269     12.95%     99.97% # Request fanout histogram
system.tol2bus.snoop_fanout::2                 129764      0.03%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::3                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::4                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::5                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::6                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::7                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::8                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              2                       # Request fanout histogram
system.tol2bus.snoop_fanout::total          498216459                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy       136122168870                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              6.8                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy       80305090023                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             4.0                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy          31954461                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.0                       # Layer utilization (%)
system.tol2bus.respLayer3.occupancy       21718291117                       # Layer occupancy (ticks)
system.tol2bus.respLayer3.utilization             1.1                       # Layer utilization (%)
system.tol2bus.respLayer2.occupancy           7641469                       # Layer occupancy (ticks)
system.tol2bus.respLayer2.utilization             0.0                       # Layer utilization (%)
system.tol2bus.snoopLayer0.occupancy             7502                       # Layer occupancy (ticks)
system.tol2bus.snoopLayer0.utilization            0.0                       # Layer utilization (%)

---------- End Simulation Statistics   ----------
