Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.2/bin/unwrapped/win64.o/xelab.exe -wto 3bb9b409a0d644e9b607ef9d05d023cc --incr --debug typical --relax --mt 2 -L blk_mem_gen_v8_4_4 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot testbench_behav xil_defaultlib.testbench xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 3 differs from formal bit length 8 for port 'd' [C:/Users/fanqi/Documents/GitHub/DynamicBranchPrediction/src/rtl/controller.v:59]
WARNING: [VRFC 10-3091] actual bit length 3 differs from formal bit length 8 for port 'q' [C:/Users/fanqi/Documents/GitHub/DynamicBranchPrediction/src/rtl/controller.v:60]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 8 for port 'd' [C:/Users/fanqi/Documents/GitHub/DynamicBranchPrediction/src/rtl/controller.v:65]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 8 for port 'q' [C:/Users/fanqi/Documents/GitHub/DynamicBranchPrediction/src/rtl/controller.v:66]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 32 for port 'pcM' [C:/Users/fanqi/Documents/GitHub/DynamicBranchPrediction/src/rtl/datapath.v:97]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 32 for port 'd1' [C:/Users/fanqi/Documents/GitHub/DynamicBranchPrediction/src/rtl/datapath.v:152]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 32 for port 'd' [C:/Users/fanqi/Documents/GitHub/DynamicBranchPrediction/src/rtl/datapath.v:155]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 32 for port 'q' [C:/Users/fanqi/Documents/GitHub/DynamicBranchPrediction/src/rtl/datapath.v:159]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 32 for port 'd' [C:/Users/fanqi/Documents/GitHub/DynamicBranchPrediction/src/rtl/datapath.v:160]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 32 for port 'd' [C:/Users/fanqi/Documents/GitHub/DynamicBranchPrediction/src/rtl/datapath.v:161]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 32 for port 'd' [C:/Users/fanqi/Documents/GitHub/DynamicBranchPrediction/src/rtl/datapath.v:162]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 32 for port 'd' [C:/Users/fanqi/Documents/GitHub/DynamicBranchPrediction/src/rtl/datapath.v:165]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 32 for port 'd' [C:/Users/fanqi/Documents/GitHub/DynamicBranchPrediction/src/rtl/datapath.v:166]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 32 for port 'd' [C:/Users/fanqi/Documents/GitHub/DynamicBranchPrediction/src/rtl/datapath.v:169]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 32 for port 'd' [C:/Users/fanqi/Documents/GitHub/DynamicBranchPrediction/src/rtl/datapath.v:171]
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
