// Seed: 1542338741
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10,
    id_11,
    id_12,
    id_13,
    id_14,
    id_15,
    id_16
);
  input wire id_16;
  output tri id_15;
  output wire id_14;
  output wire id_13;
  input wire id_12;
  input wire id_11;
  input wire id_10;
  output wire id_9;
  inout wire id_8;
  input wire id_7;
  inout wor id_6;
  inout wire id_5;
  input wire id_4;
  output wire id_3;
  output wire id_2;
  inout wire id_1;
  assign id_6 = -1;
  wire id_17;
  assign module_1.id_1 = 0;
  logic ["" : 1] id_18;
  logic [7:0] id_19;
  wire id_20;
  tri id_21;
  wire id_22;
  logic id_23;
  ;
  wire id_24;
  assign id_2 = id_23;
  assign id_15 = 1;
  assign id_21 = -1;
  assign id_18 = id_5;
  assign id_15 = id_18;
  assign id_19[1==(-1'd0)] = 1'h0;
endmodule
module module_1 (
    input  wand id_0,
    output wire id_1
);
  wire id_3;
  module_0 modCall_1 (
      id_3,
      id_3,
      id_3,
      id_3,
      id_3,
      id_3,
      id_3,
      id_3,
      id_3,
      id_3,
      id_3,
      id_3,
      id_3,
      id_3,
      id_3,
      id_3
  );
endmodule
