;     A 20nm 1.8V 8Gb PRAM with 40MB/s Program Bandwidth
; 
; Phase Change Memory has a very high resistance ratio, allowing for 
; global sense amplifiers. This configuration assumes global sense
; amplifiers, which decrease area at the cost of increased tRCD.
; 
;###### NVM tCAS-tRCD-tRP-tRAS: 5-22-60-17  ####
;###### memory capacity = 4channels*8ranks*8banks*65536rows*32cols*64B(offset)=32GB  ######
;####bandwidth = 400*2*64/8 = 6.4GB/s ####
 
;================================================================================
; Interface specifications

; 666 MHz clock (1333 MT/s LPDDR). Clock period = 1.5 ns
CLK 666

; Multipler. 2 for DDR and LPDDR2-S2, 4 for DDR2 and LPDDR2-S4/N, 8 for DDR3, LPDDR3 and DDR4
MULT 4

; Data Rate. 1 for SDR, 2 for DDR
RATE 2

; Bus width in bits. JEDEC standard is 64-bits
BusWidth 64

; Number of bits provided by each device in a rank
; Number of devices is calculated using BusWidth / DeviceWidth.
DeviceWidth 8

; Number of bits per clock cycle
BPC 8

; NVMain use CLK and CPUFreq to do the synchronization. The ratio CLK/CPUFreq
; is actually used. So a simple CLK=1 and CPUFreq=4 still works for simulation. 
; However, it is straightforward to make it informative.
CPUFreq 3200
EventDriven true
;================================================================================

;********************************************************************************
; General memory system configuration

; Number of banks per rank 
BANKS 8

; Number of ranks per channel
RANKS 8

; Number of channels in the system
CHANNELS 4

; Number of rows in one bank
ROWS 32768

; Number of VISIBLE columns in one LOGIC bank 
COLS 64 ; 32 horizontal tiles * 2048 bitlines / (8 device width * 8 burst cycles)

; Assume one large mat (no local sense amplifiers)
MATHeight 32768

; No refresh needed in PCM
UseRefresh false

; Not used in PCM, but we'll assign valid numbers anyway.
BanksPerRefresh 2
RefreshRows 8
DelayedRefreshThreshold 1

;********************************************************************************

;================================================================================
; Memory device timing parameters (in memory cycle) 

tBURST 8 ; length of data burst
;#######** 666MHZ begin **#############
tRAS   53; tCAS+tRCD+7=9+37+7=53
tRCD 37 ;55ns
tCAS 9 ;12.5ns
tWTR 5 ;7.5ns
tCCD 7 ;10ns
tWR 10 ;15ns
tRTP 5 ;7.5ns
tWP 100 ;150ns

tRRDR 4 ;5ns
tRRDW 19 ;27.5ns
tCWD 7 ;19ns
tAL 0

tCMD 1
tRP 100
tRTRS 1
tOST 0

RAW 4
tRAW 20

tRDPDEN 13     ; tCAS+tBurst=9+8=17
tWRPDEN 114    ; Wait for write to complete ... tAL + tCWD + tBURST + tWP=0+6+100+8=114

tWRAPDEN 114   ; No precharge, so same as tWRPDEN
tPD 4

tXP 5         ; Time to power-up from power-down mode -7.5ns

tXPDLL 200000 ; No DLL in LPDDR, will be used for deep power-down (tDPD) - 500us

;#######** 666MHZ end **#############

;#######** 400MHZ begin **#############
;tRAS 34 ; tCAS+tRCD+7
;tRCD 22 ;55ns
;tCAS 5 ;12.5ns
;tWTR 3 ;7.5ns
;tCCD 4 ;10ns
;tWR 6 ;15ns
;tRTP 3 ;7.5ns
;tWP 60 ;150ns

;tRRDR 2 ;5ns
;tRRDW  11 ;27.5ns

;tCWD 4   ; 10ns

tAL 0    ; 0 or 1


;tCMD 1   ; Commands are 1 address bus cycle

;tRP 60   ; Precharge isn't needed. Writes occur only if needed
         ; and take tWP time during a precharge (write-back)
         ; or immediately (write-through)

; The next set of timings is mainly based on control circuits, and the times
; are taken from normal LPDDR2 datasheets.

;tRTRS 1  ; for DDR-1, tRTRS can be 0
         ; FIFO buffers
;tOST 0   ; No ODT circuitry in LPDDR

; These are mostly unknown at this point, but will likely
; be similar as they are meant to preserve power integrity
;RAW 4
;tRAW 20
; Powerdown entry and exit timings
;tRDPDEN 13     ; tCAS+tBurst=5+8=13
;tWRPDEN 74    ; Wait for write to complete ... tAL + tCWD + tBURST + tWP=0+6+60+8=74 
 
;tWRAPDEN 74   ; No precharge, so same as tWRPDEN
 
;tPD 2         ; Time from powerdown command to actually in powerdown mode
;tXP 3         ; Time to power-up from power-down mode - 7.5ns

;tXPDLL 200000 ; No DLL in LPDDR, will be used for deep power-down (tDPD) - 500us
;#######** 400MHZ end **#############


; Refresh timings - not used in PCM, but we'll assign valid numbers anyway.
tRFC 100
tREFW 42666667
;================================================================================

;********************************************************************************
; Memory device energy and power parameters
 
; Read/write values are in nano Joules
; NOTES:
;   NVSIM energy is per word
;   Erd is the read energy from a single mat
;   Ewr is the write energy (SET or RESET, they are the same)
;   These values are the energys required to read a page into a row buffer.
;
;   Other energy values are taken from CACTI
;
EnergyModel energy
Erd 0.081200 
Eopenrd 0.001616
Ewr 1.684811
; Subarray write energy per bit
Ewrpb = 0.000202

; Energy leaked in 1 sec (or just the wattage) in milli Joules 
Eleak 3120.202

Epdpf 0
Epdps 0
Epda 0
Eref 0

; DRAM style power calculation. All values below in mA, taken from datasheet.

Voltage 1.5
;********************************************************************************

;================================================================================
; Memory controller parameters

; Specify which memory controller to use
; options: PerfectMemory, FCFS, FRFCFS, FRFCFS-WQF, DRC (for 3D DRAM Cache)
MEM_CTL FRFCFS
; whether use close-page row buffer management policy?
; options: 
;   0--Open-Page, the row will be closed until a row buffer miss occurs
;   1--Relaxed Close-Page, the row will be closed if no other row buffer hit exists
;   2--Restricted Close-Page, the row will be closed immediately, no row
;      buffer hit can be exploited
ClosePage 0

; command scheduling scheme
; options: 0--fixed priority, 1--rank first round-robin, 2--bank first round-robin
ScheduleScheme 2

; address mapping scheme
; options: R:RK:BK:CH:C (R-row, C:column, BK:bank, RK:rank, CH:channel)
;AddressMappingScheme SA:R:CH:RK:BK:C
AddressMappingScheme SA:R:RK:BK:C:CH

; interconnect between controller and memory chips
; options: OffChipBus (for 2D), OnChipBus (for 3D)
INTERCONNECT OffChipBus
QueueSize 256
; FRFCFS-WQF specific parameters
ReadQueueSize 32 ; read queue size
WriteQueueSize 32 ; write queue size
HighWaterMark 32 ; write drain high watermark. write drain is triggerred if it is reached
LowWaterMark 16 ; write drain low watermark. write drain is stopped if it is reached
;================================================================================

;********************************************************************************
; Simulation control parameters
;
PrintGraphs false
PrintPreTrace false
PreTraceFile pcm.trace
EchoPreTrace false
PeriodicStatsInterval 100000000

TraceReader NVMainTrace
;********************************************************************************

;================================================================================
; Endurance model parameters
; This is used for Non-volatile memory

EnduranceModel NullModel
EnduranceDist Normal
EnduranceDistMean 1000000 
EnduranceDistVariance  100000

WriteMode WriteBack
; Everything below this can be overridden for heterogeneous channels
;CONFIG_CHANNEL0 pcm_channel0.config
;CONFIG_CHANNEL1 pcm_channel1.config

; Set the memory is in powerdown mode at the beginning?
InitPD false

IgnoreData true

