{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Fitter" 0 -1 1691744727900 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "16 16 " "Parallel compilation is enabled and will use 16 of the 16 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Fitter" 0 -1 1691744727900 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "low_trans_test 10CL040ZF484I8G " "Selected device 10CL040ZF484I8G for design \"low_trans_test\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1691744727911 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature -40 degrees C " "Low junction temperature is -40 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1691744727949 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 100 degrees C " "High junction temperature is 100 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1691744727949 ""}
{ "Info" "ICUT_CUT_PLL_COMPUTATION_SUCCESS" "data_tranmit_auto_align:trans_inst\|clk_pll:clk_ins\|altpll:altpll_component\|clk_pll_altpll2:auto_generated\|pll1 Cyclone 10 LP PLL " "Implemented PLL \"data_tranmit_auto_align:trans_inst\|clk_pll:clk_ins\|altpll:altpll_component\|clk_pll_altpll2:auto_generated\|pll1\" as Cyclone 10 LP PLL type" { { "Info" "ICUT_CUT_YGR_PLL_PARAMETERS_FACTORS" "data_tranmit_auto_align:trans_inst\|clk_pll:clk_ins\|altpll:altpll_component\|clk_pll_altpll2:auto_generated\|wire_pll1_clk\[0\] 1 5 0 0 " "Implementing clock multiplication of 1, clock division of 5, and phase shift of 0 degrees (0 ps) for data_tranmit_auto_align:trans_inst\|clk_pll:clk_ins\|altpll:altpll_component\|clk_pll_altpll2:auto_generated\|wire_pll1_clk\[0\] port" {  } { { "db/clk_pll_altpll2.v" "" { Text "H:/FPGA/low_trans_test/db/clk_pll_altpll2.v" 45 -1 0 } } { "" "" { Generic "H:/FPGA/low_trans_test/" { { 0 { 0 ""} 0 274 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 15099 "Implementing clock multiplication of %2!d!, clock division of %3!d!, and phase shift of %4!d! degrees (%5!d! ps) for %1!s! port" 0 0 "Design Software" 0 -1 1691744727986 ""} { "Info" "ICUT_CUT_YGR_PLL_PARAMETERS_FACTORS" "data_tranmit_auto_align:trans_inst\|clk_pll:clk_ins\|altpll:altpll_component\|clk_pll_altpll2:auto_generated\|wire_pll1_clk\[1\] 4 5 0 0 " "Implementing clock multiplication of 4, clock division of 5, and phase shift of 0 degrees (0 ps) for data_tranmit_auto_align:trans_inst\|clk_pll:clk_ins\|altpll:altpll_component\|clk_pll_altpll2:auto_generated\|wire_pll1_clk\[1\] port" {  } { { "db/clk_pll_altpll2.v" "" { Text "H:/FPGA/low_trans_test/db/clk_pll_altpll2.v" 45 -1 0 } } { "" "" { Generic "H:/FPGA/low_trans_test/" { { 0 { 0 ""} 0 275 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 15099 "Implementing clock multiplication of %2!d!, clock division of %3!d!, and phase shift of %4!d! degrees (%5!d! ps) for %1!s! port" 0 0 "Design Software" 0 -1 1691744727986 ""}  } { { "db/clk_pll_altpll2.v" "" { Text "H:/FPGA/low_trans_test/db/clk_pll_altpll2.v" 45 -1 0 } } { "" "" { Generic "H:/FPGA/low_trans_test/" { { 0 { 0 ""} 0 274 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 15535 "Implemented %3!s! \"%1!s!\" as %2!s! PLL type" 0 0 "Fitter" 0 -1 1691744727986 ""}
{ "Info" "ICUT_CUT_PLL_SOURCE_SYNC_NO_INPUT_COMPENSATE_SET" "data_receive:rece\|iserdes:des_ins\|altlvds_rx:ALTLVDS_RX_component\|iserdes_lvds_rx1:auto_generated\|lvds_rx_pll " "None of the inputs fed by the compensated output clock of PLL \"data_receive:rece\|iserdes:des_ins\|altlvds_rx:ALTLVDS_RX_component\|iserdes_lvds_rx1:auto_generated\|lvds_rx_pll\" in Source Synchronous mode are set as the compensated input" { { "Info" "ICUT_CUT_PLL_SOURCE_SYNC_INPUT_COMPENSATE_SET" "data_receive:rece\|iserdes:des_ins\|altlvds_rx:ALTLVDS_RX_component\|iserdes_lvds_rx1:auto_generated\|lvds_rx_pll data_rxp " "Input \"data_rxp\" that is fed by the compensated output clock of PLL \"data_receive:rece\|iserdes:des_ins\|altlvds_rx:ALTLVDS_RX_component\|iserdes_lvds_rx1:auto_generated\|lvds_rx_pll\" in Source Synchronous mode has been set as a compensated input" {  } { { "lvds_ip_auto_align.v" "" { Text "H:/FPGA/low_trans_test/lvds_ip_auto_align.v" 5 0 0 } } { "db/iserdes_lvds_rx1.v" "" { Text "H:/FPGA/low_trans_test/db/iserdes_lvds_rx1.v" 467 -1 0 } } { "altlvds_rx.tdf" "" { Text "h:/intelfpga/18.1/quartus/libraries/megafunctions/altlvds_rx.tdf" 256 0 0 } } { "iserdes.v" "" { Text "H:/FPGA/low_trans_test/iserdes.v" 95 0 0 } } { "data_receive.v" "" { Text "H:/FPGA/low_trans_test/data_receive.v" 22 0 0 } } { "lvds_ip_auto_align.v" "" { Text "H:/FPGA/low_trans_test/lvds_ip_auto_align.v" 42 0 0 } }  } 0 15574 "Input \"%2!s!\" that is fed by the compensated output clock of PLL \"%1!s!\" in Source Synchronous mode has been set as a compensated input" 0 0 "Design Software" 0 -1 1691744727986 ""} { "Info" "ICUT_CUT_PLL_SOURCE_SYNC_INPUT_COMPENSATE_SET" "data_receive:rece\|iserdes:des_ins\|altlvds_rx:ALTLVDS_RX_component\|iserdes_lvds_rx1:auto_generated\|lvds_rx_pll data_rxp " "Input \"data_rxp\" that is fed by the compensated output clock of PLL \"data_receive:rece\|iserdes:des_ins\|altlvds_rx:ALTLVDS_RX_component\|iserdes_lvds_rx1:auto_generated\|lvds_rx_pll\" in Source Synchronous mode has been set as a compensated input" {  } { { "lvds_ip_auto_align.v" "" { Text "H:/FPGA/low_trans_test/lvds_ip_auto_align.v" 5 0 0 } } { "db/iserdes_lvds_rx1.v" "" { Text "H:/FPGA/low_trans_test/db/iserdes_lvds_rx1.v" 467 -1 0 } } { "altlvds_rx.tdf" "" { Text "h:/intelfpga/18.1/quartus/libraries/megafunctions/altlvds_rx.tdf" 256 0 0 } } { "iserdes.v" "" { Text "H:/FPGA/low_trans_test/iserdes.v" 95 0 0 } } { "data_receive.v" "" { Text "H:/FPGA/low_trans_test/data_receive.v" 22 0 0 } } { "lvds_ip_auto_align.v" "" { Text "H:/FPGA/low_trans_test/lvds_ip_auto_align.v" 42 0 0 } }  } 0 15574 "Input \"%2!s!\" that is fed by the compensated output clock of PLL \"%1!s!\" in Source Synchronous mode has been set as a compensated input" 0 0 "Design Software" 0 -1 1691744727986 ""}  } { { "db/iserdes_lvds_rx1.v" "" { Text "H:/FPGA/low_trans_test/db/iserdes_lvds_rx1.v" 467 -1 0 } } { "altlvds_rx.tdf" "" { Text "h:/intelfpga/18.1/quartus/libraries/megafunctions/altlvds_rx.tdf" 256 0 0 } } { "iserdes.v" "" { Text "H:/FPGA/low_trans_test/iserdes.v" 95 0 0 } } { "data_receive.v" "" { Text "H:/FPGA/low_trans_test/data_receive.v" 22 0 0 } } { "lvds_ip_auto_align.v" "" { Text "H:/FPGA/low_trans_test/lvds_ip_auto_align.v" 42 0 0 } }  } 0 15575 "None of the inputs fed by the compensated output clock of PLL \"%1!s!\" in Source Synchronous mode are set as the compensated input" 0 0 "Fitter" 0 -1 1691744727986 ""}
{ "Info" "ICUT_CUT_PLL_COMPUTATION_SUCCESS" "data_receive:rece\|iserdes:des_ins\|altlvds_rx:ALTLVDS_RX_component\|iserdes_lvds_rx1:auto_generated\|lvds_rx_pll Cyclone 10 LP PLL " "Implemented PLL \"data_receive:rece\|iserdes:des_ins\|altlvds_rx:ALTLVDS_RX_component\|iserdes_lvds_rx1:auto_generated\|lvds_rx_pll\" as Cyclone 10 LP PLL type" { { "Info" "ICUT_CUT_YGR_PLL_PARAMETERS_FACTORS" "data_receive:rece\|iserdes:des_ins\|altlvds_rx:ALTLVDS_RX_component\|iserdes_lvds_rx1:auto_generated\|fast_clock 4 1 -90 -6250 " "Implementing clock multiplication of 4, clock division of 1, and phase shift of -90 degrees (-6250 ps) for data_receive:rece\|iserdes:des_ins\|altlvds_rx:ALTLVDS_RX_component\|iserdes_lvds_rx1:auto_generated\|fast_clock port" {  } { { "db/iserdes_lvds_rx1.v" "" { Text "H:/FPGA/low_trans_test/db/iserdes_lvds_rx1.v" 467 -1 0 } } { "" "" { Generic "H:/FPGA/low_trans_test/" { { 0 { 0 ""} 0 252 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 15099 "Implementing clock multiplication of %2!d!, clock division of %3!d!, and phase shift of %4!d! degrees (%5!d! ps) for %1!s! port" 0 0 "Design Software" 0 -1 1691744727988 ""} { "Info" "ICUT_CUT_YGR_PLL_PARAMETERS_FACTORS" "data_receive:rece\|iserdes:des_ins\|altlvds_rx:ALTLVDS_RX_component\|iserdes_lvds_rx1:auto_generated\|wire_lvds_rx_pll_clk\[1\] 4 5 -18 -6250 " "Implementing clock multiplication of 4, clock division of 5, and phase shift of -18 degrees (-6250 ps) for data_receive:rece\|iserdes:des_ins\|altlvds_rx:ALTLVDS_RX_component\|iserdes_lvds_rx1:auto_generated\|wire_lvds_rx_pll_clk\[1\] port" {  } { { "db/iserdes_lvds_rx1.v" "" { Text "H:/FPGA/low_trans_test/db/iserdes_lvds_rx1.v" 458 -1 0 } } { "" "" { Generic "H:/FPGA/low_trans_test/" { { 0 { 0 ""} 0 243 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 15099 "Implementing clock multiplication of %2!d!, clock division of %3!d!, and phase shift of %4!d! degrees (%5!d! ps) for %1!s! port" 0 0 "Design Software" 0 -1 1691744727988 ""}  } { { "db/iserdes_lvds_rx1.v" "" { Text "H:/FPGA/low_trans_test/db/iserdes_lvds_rx1.v" 467 -1 0 } } { "" "" { Generic "H:/FPGA/low_trans_test/" { { 0 { 0 ""} 0 252 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 15535 "Implemented %3!s! \"%1!s!\" as %2!s! PLL type" 0 0 "Fitter" 0 -1 1691744727988 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1691744728088 ""}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10CL016ZF484I8G " "Device 10CL016ZF484I8G is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1691744728391 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10CL055ZF484I8G " "Device 10CL055ZF484I8G is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1691744728391 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10CL080ZF484I8G " "Device 10CL080ZF484I8G is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1691744728391 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10CL120ZF484I8G " "Device 10CL120ZF484I8G is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1691744728391 ""}  } {  } 2 176444 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "Fitter" 0 -1 1691744728391 ""}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "4 " "Fitter converted 4 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_ASDO_DATA1~ D1 " "Pin ~ALTERA_ASDO_DATA1~ is reserved at location D1" {  } { { "h:/intelfpga/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "h:/intelfpga/18.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_ASDO_DATA1~ } } } { "temporary_test_loc" "" { Generic "H:/FPGA/low_trans_test/" { { 0 { 0 ""} 0 623 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1691744728392 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_FLASH_nCE_nCSO~ E2 " "Pin ~ALTERA_FLASH_nCE_nCSO~ is reserved at location E2" {  } { { "h:/intelfpga/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "h:/intelfpga/18.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_FLASH_nCE_nCSO~ } } } { "temporary_test_loc" "" { Generic "H:/FPGA/low_trans_test/" { { 0 { 0 ""} 0 625 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1691744728392 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DCLK~ K2 " "Pin ~ALTERA_DCLK~ is reserved at location K2" {  } { { "h:/intelfpga/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "h:/intelfpga/18.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_DCLK~ } } } { "temporary_test_loc" "" { Generic "H:/FPGA/low_trans_test/" { { 0 { 0 ""} 0 627 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1691744728392 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DATA0~ K1 " "Pin ~ALTERA_DATA0~ is reserved at location K1" {  } { { "h:/intelfpga/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "h:/intelfpga/18.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_DATA0~ } } } { "temporary_test_loc" "" { Generic "H:/FPGA/low_trans_test/" { { 0 { 0 ""} 0 629 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1691744728392 ""}  } {  } 0 169124 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "Fitter" 0 -1 1691744728392 ""}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 15714 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "Fitter" 0 -1 1691744728393 ""}
{ "Warning" "WFSAC_FSAC_COMPLEMENT_PIN_CREATED_GROUP" "2 " "Following 2 pins are differential I/O pins but do not have their complement pins. Hence, the Fitter automatically created the complement pins." { { "Warning" "WFSAC_FSAC_COMPLEMENT_PIN_CREATED" "data_txp data_txp(n) " "Pin \"data_txp\" is a differential I/O pin but does not have its complement pin. Hence, fitter automatically created the complement pin \"data_txp(n)\"" {  } { { "h:/intelfpga/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "h:/intelfpga/18.1/quartus/bin64/pin_planner.ppl" { data_txp } } } { "h:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "h:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "data_txp" } { 0 "data_txp(n)" } } } } { "lvds_ip_auto_align.v" "" { Text "H:/FPGA/low_trans_test/lvds_ip_auto_align.v" 3 0 0 } } { "temporary_test_loc" "" { Generic "H:/FPGA/low_trans_test/" { { 0 { 0 ""} 0 53 14177 15141 0 0 "" 0 "" "" } { 0 { 0 ""} 0 60 14177 15141 0 0 "" 0 "" "" }  }  } } { "h:/intelfpga/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "h:/intelfpga/18.1/quartus/bin64/pin_planner.ppl" { data_txp(n) } } }  } 0 176118 "Pin \"%1!s!\" is a differential I/O pin but does not have its complement pin. Hence, fitter automatically created the complement pin \"%2!s!\"" 0 0 "Design Software" 0 -1 1691744728758 ""} { "Warning" "WFSAC_FSAC_COMPLEMENT_PIN_CREATED" "data_rxp data_rxp(n) " "Pin \"data_rxp\" is a differential I/O pin but does not have its complement pin. Hence, fitter automatically created the complement pin \"data_rxp(n)\"" {  } { { "h:/intelfpga/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "h:/intelfpga/18.1/quartus/bin64/pin_planner.ppl" { data_rxp } } } { "h:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "h:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "data_rxp" } { 0 "data_rxp(n)" } } } } { "lvds_ip_auto_align.v" "" { Text "H:/FPGA/low_trans_test/lvds_ip_auto_align.v" 5 0 0 } } { "temporary_test_loc" "" { Generic "H:/FPGA/low_trans_test/" { { 0 { 0 ""} 0 54 14177 15141 0 0 "" 0 "" "" } { 0 { 0 ""} 0 59 14177 15141 0 0 "" 0 "" "" }  }  } } { "h:/intelfpga/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "h:/intelfpga/18.1/quartus/bin64/pin_planner.ppl" { data_rxp(n) } } }  } 0 176118 "Pin \"%1!s!\" is a differential I/O pin but does not have its complement pin. Hence, fitter automatically created the complement pin \"%2!s!\"" 0 0 "Design Software" 0 -1 1691744728758 ""}  } {  } 0 176674 "Following %1!d! pins are differential I/O pins but do not have their complement pins. Hence, the Fitter automatically created the complement pins." 0 0 "Fitter" 0 -1 1691744728758 ""}
{ "Critical Warning" "WFIOMGR_PINS_MISSING_LOCATION_INFO" "18 25 " "No exact pin location assignment(s) for 18 pins of 25 total pins. For the list of pins please refer to the I/O Assignment Warnings table in the fitter report." {  } {  } 1 169085 "No exact pin location assignment(s) for %1!d! pins of %2!d! total pins. For the list of pins please refer to the I/O Assignment Warnings table in the fitter report." 0 0 "Fitter" 0 -1 1691744728773 ""}
{ "Info" "ISTA_SDC_FOUND" "low_trans_test.sdc " "Reading SDC File: 'low_trans_test.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Fitter" 0 -1 1691744728905 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "low_trans_test.sdc 41 altera_reserved_tck port " "Ignored filter at low_trans_test.sdc(41): altera_reserved_tck could not be matched with a port" {  } { { "H:/FPGA/low_trans_test/low_trans_test.sdc" "" { Text "H:/FPGA/low_trans_test/low_trans_test.sdc" 41 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1691744728907 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "create_clock low_trans_test.sdc 41 Argument <targets> is an empty collection " "Ignored create_clock at low_trans_test.sdc(41): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "create_clock -name \{altera_reserved_tck\} -period 100.000 -waveform \{ 0.000 50.000 \} \[get_ports \{altera_reserved_tck\}\] " "create_clock -name \{altera_reserved_tck\} -period 100.000 -waveform \{ 0.000 50.000 \} \[get_ports \{altera_reserved_tck\}\]" {  } { { "H:/FPGA/low_trans_test/low_trans_test.sdc" "" { Text "H:/FPGA/low_trans_test/low_trans_test.sdc" 41 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1691744728907 ""}  } { { "H:/FPGA/low_trans_test/low_trans_test.sdc" "" { Text "H:/FPGA/low_trans_test/low_trans_test.sdc" 41 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1691744728907 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "low_trans_test.sdc 51 clk_ins\|altpll_component\|auto_generated\|wire_pll1_clk\[2\] net " "Ignored filter at low_trans_test.sdc(51): clk_ins\|altpll_component\|auto_generated\|wire_pll1_clk\[2\] could not be matched with a net" {  } { { "H:/FPGA/low_trans_test/low_trans_test.sdc" "" { Text "H:/FPGA/low_trans_test/low_trans_test.sdc" 51 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1691744728907 ""}
{ "Critical Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "create_generated_clock low_trans_test.sdc 51 Argument <targets> is an empty collection " "Ignored create_generated_clock at low_trans_test.sdc(51): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "create_generated_clock -name \{clk_81x92\} -source \[get_ports \{sysclk\}\] -multiply_by 5 -master_clock \{sysclk\} \[get_nets \{clk_ins\|altpll_component\|auto_generated\|wire_pll1_clk\[2\]\}\]  " "create_generated_clock -name \{clk_81x92\} -source \[get_ports \{sysclk\}\] -multiply_by 5 -master_clock \{sysclk\} \[get_nets \{clk_ins\|altpll_component\|auto_generated\|wire_pll1_clk\[2\]\}\] " {  } { { "H:/FPGA/low_trans_test/low_trans_test.sdc" "" { Text "H:/FPGA/low_trans_test/low_trans_test.sdc" 51 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1691744728907 ""}  } { { "H:/FPGA/low_trans_test/low_trans_test.sdc" "" { Text "H:/FPGA/low_trans_test/low_trans_test.sdc" 51 -1 0 } }  } 1 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1691744728907 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "low_trans_test.sdc 82 altera_reserved_tck clock " "Ignored filter at low_trans_test.sdc(82): altera_reserved_tck could not be matched with a clock" {  } { { "H:/FPGA/low_trans_test/low_trans_test.sdc" "" { Text "H:/FPGA/low_trans_test/low_trans_test.sdc" 82 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1691744728908 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_clock_groups low_trans_test.sdc 82 Argument -group with value \[get_clocks \{altera_reserved_tck\}\] contains zero elements " "Ignored set_clock_groups at low_trans_test.sdc(82): Argument -group with value \[get_clocks \{altera_reserved_tck\}\] contains zero elements" { { "Info" "ISTA_SDC_COMMAND" "set_clock_groups -asynchronous -group \[get_clocks \{altera_reserved_tck\}\]  " "set_clock_groups -asynchronous -group \[get_clocks \{altera_reserved_tck\}\] " {  } { { "H:/FPGA/low_trans_test/low_trans_test.sdc" "" { Text "H:/FPGA/low_trans_test/low_trans_test.sdc" 82 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1691744728908 ""}  } { { "H:/FPGA/low_trans_test/low_trans_test.sdc" "" { Text "H:/FPGA/low_trans_test/low_trans_test.sdc" 82 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1691744728908 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_clock_groups low_trans_test.sdc 83 Argument -group with value \[get_clocks \{altera_reserved_tck\}\] contains zero elements " "Ignored set_clock_groups at low_trans_test.sdc(83): Argument -group with value \[get_clocks \{altera_reserved_tck\}\] contains zero elements" { { "Info" "ISTA_SDC_COMMAND" "set_clock_groups -asynchronous -group \[get_clocks \{altera_reserved_tck\}\]  " "set_clock_groups -asynchronous -group \[get_clocks \{altera_reserved_tck\}\] " {  } { { "H:/FPGA/low_trans_test/low_trans_test.sdc" "" { Text "H:/FPGA/low_trans_test/low_trans_test.sdc" 83 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1691744728908 ""}  } { { "H:/FPGA/low_trans_test/low_trans_test.sdc" "" { Text "H:/FPGA/low_trans_test/low_trans_test.sdc" 83 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1691744728908 ""}
{ "Warning" "WSTA_GENERIC_WARNING" "PLL cross checking found inconsistent PLL clock settings: " "PLL cross checking found inconsistent PLL clock settings:" { { "Warning" "WSTA_GENERIC_WARNING" "Node: trans_inst\|clk_ins\|altpll_component\|auto_generated\|pll1\|clk\[0\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000 " "Node: trans_inst\|clk_ins\|altpll_component\|auto_generated\|pll1\|clk\[0\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000" {  } {  } 0 332056 "%1!s!" 0 0 "Design Software" 0 -1 1691744728911 ""} { "Warning" "WSTA_GENERIC_WARNING" "Node: trans_inst\|clk_ins\|altpll_component\|auto_generated\|pll1\|clk\[1\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000 " "Node: trans_inst\|clk_ins\|altpll_component\|auto_generated\|pll1\|clk\[1\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000" {  } {  } 0 332056 "%1!s!" 0 0 "Design Software" 0 -1 1691744728911 ""} { "Warning" "WSTA_GENERIC_WARNING" "Node: rece\|des_ins\|ALTLVDS_RX_component\|auto_generated\|lvds_rx_pll\|clk\[0\] was found missing 1 generated clock that corresponds to a base clock with a period of: 100.000 " "Node: rece\|des_ins\|ALTLVDS_RX_component\|auto_generated\|lvds_rx_pll\|clk\[0\] was found missing 1 generated clock that corresponds to a base clock with a period of: 100.000" {  } {  } 0 332056 "%1!s!" 0 0 "Design Software" 0 -1 1691744728911 ""} { "Warning" "WSTA_GENERIC_WARNING" "Node: rece\|des_ins\|ALTLVDS_RX_component\|auto_generated\|lvds_rx_pll\|clk\[1\] was found missing 1 generated clock that corresponds to a base clock with a period of: 100.000 " "Node: rece\|des_ins\|ALTLVDS_RX_component\|auto_generated\|lvds_rx_pll\|clk\[1\] was found missing 1 generated clock that corresponds to a base clock with a period of: 100.000" {  } {  } 0 332056 "%1!s!" 0 0 "Design Software" 0 -1 1691744728911 ""}  } {  } 0 332056 "%1!s!" 0 0 "Fitter" 0 -1 1691744728911 ""}
{ "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_PARENT" "" "The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command." { { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "sysclk (Rise) sysclk (Rise) setup and hold " "From sysclk (Rise) to sysclk (Rise) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1691744728911 ""} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "clk_in (Rise) clk_in (Rise) setup and hold " "From clk_in (Rise) to clk_in (Rise) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1691744728911 ""} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "clk_in (Fall) clk_in (Rise) setup and hold " "From clk_in (Fall) to clk_in (Rise) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1691744728911 ""} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "clk_in (Fall) clk_in (Fall) setup and hold " "From clk_in (Fall) to clk_in (Fall) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1691744728911 ""}  } {  } 1 332168 "The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command." 0 0 "Fitter" 0 -1 1691744728911 ""}
{ "Info" "ISTA_USER_TDC_OPTIMIZATION_GOALS" "" "Detected timing requirements -- optimizing circuit to achieve only the specified requirements" {  } {  } 0 332129 "Detected timing requirements -- optimizing circuit to achieve only the specified requirements" 0 0 "Fitter" 0 -1 1691744728912 ""}
{ "Info" "ISTA_REPORT_CLOCKS_INFO" "Found 2 clocks " "Found 2 clocks" { { "Info" "ISTA_REPORT_CLOCKS_INFO" "  Period   Clock Name " "  Period   Clock Name" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1691744728913 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "======== ============ " "======== ============" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1691744728913 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "  61.035       clk_in " "  61.035       clk_in" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1691744728913 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "  61.035       sysclk " "  61.035       sysclk" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1691744728913 ""}  } {  } 0 332111 "%1!s!" 0 0 "Fitter" 0 -1 1691744728913 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "data_receive:rece\|iserdes:des_ins\|altlvds_rx:ALTLVDS_RX_component\|iserdes_lvds_rx1:auto_generated\|fast_clock (placed in counter C0 of PLL_2) " "Automatically promoted node data_receive:rece\|iserdes:des_ins\|altlvds_rx:ALTLVDS_RX_component\|iserdes_lvds_rx1:auto_generated\|fast_clock (placed in counter C0 of PLL_2)" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G8 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G8" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1691744728934 ""}  } { { "db/iserdes_lvds_rx1.v" "" { Text "H:/FPGA/low_trans_test/db/iserdes_lvds_rx1.v" 582 -1 0 } } { "h:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "h:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "data_receive:rece\|iserdes:des_ins\|altlvds_rx:ALTLVDS_RX_component\|iserdes_lvds_rx1:auto_generated\|fast_clock" } } } } { "temporary_test_loc" "" { Generic "H:/FPGA/low_trans_test/" { { 0 { 0 ""} 0 252 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1691744728934 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "data_receive:rece\|iserdes:des_ins\|altlvds_rx:ALTLVDS_RX_component\|iserdes_lvds_rx1:auto_generated\|wire_lvds_rx_pll_clk\[1\] (placed in counter C1 of PLL_2) " "Automatically promoted node data_receive:rece\|iserdes:des_ins\|altlvds_rx:ALTLVDS_RX_component\|iserdes_lvds_rx1:auto_generated\|wire_lvds_rx_pll_clk\[1\] (placed in counter C1 of PLL_2)" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G9 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G9" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1691744728934 ""}  } { { "db/iserdes_lvds_rx1.v" "" { Text "H:/FPGA/low_trans_test/db/iserdes_lvds_rx1.v" 582 -1 0 } } { "h:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "h:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "data_receive:rece\|iserdes:des_ins\|altlvds_rx:ALTLVDS_RX_component\|iserdes_lvds_rx1:auto_generated\|fast_clock" } } } } { "temporary_test_loc" "" { Generic "H:/FPGA/low_trans_test/" { { 0 { 0 ""} 0 252 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1691744728934 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "data_tranmit_auto_align:trans_inst\|clk_pll:clk_ins\|altpll:altpll_component\|clk_pll_altpll2:auto_generated\|wire_pll1_clk\[0\] (placed in counter C0 of PLL_4) " "Automatically promoted node data_tranmit_auto_align:trans_inst\|clk_pll:clk_ins\|altpll:altpll_component\|clk_pll_altpll2:auto_generated\|wire_pll1_clk\[0\] (placed in counter C0 of PLL_4)" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G18 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G18" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1691744728934 ""} { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations External Clock Output CLKCTRL_PLL4E0 " "Automatically promoted destinations to use location or clock signal External Clock Output CLKCTRL_PLL4E0" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1691744728934 ""}  } { { "db/clk_pll_altpll2.v" "" { Text "H:/FPGA/low_trans_test/db/clk_pll_altpll2.v" 80 -1 0 } } { "temporary_test_loc" "" { Generic "H:/FPGA/low_trans_test/" { { 0 { 0 ""} 0 274 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1691744728934 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "data_tranmit_auto_align:trans_inst\|clk_pll:clk_ins\|altpll:altpll_component\|clk_pll_altpll2:auto_generated\|wire_pll1_clk\[1\] (placed in counter C1 of PLL_4) " "Automatically promoted node data_tranmit_auto_align:trans_inst\|clk_pll:clk_ins\|altpll:altpll_component\|clk_pll_altpll2:auto_generated\|wire_pll1_clk\[1\] (placed in counter C1 of PLL_4)" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G19 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G19" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1691744728934 ""}  } { { "db/clk_pll_altpll2.v" "" { Text "H:/FPGA/low_trans_test/db/clk_pll_altpll2.v" 80 -1 0 } } { "temporary_test_loc" "" { Generic "H:/FPGA/low_trans_test/" { { 0 { 0 ""} 0 274 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1691744728934 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "sysclk~input (placed in PIN AB11 (CLK14, DIFFCLK_6n)) " "Automatically promoted node sysclk~input (placed in PIN AB11 (CLK14, DIFFCLK_6n))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G16 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G16" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1691744728934 ""}  } { { "lvds_ip_auto_align.v" "" { Text "H:/FPGA/low_trans_test/lvds_ip_auto_align.v" 2 0 0 } } { "temporary_test_loc" "" { Generic "H:/FPGA/low_trans_test/" { { 0 { 0 ""} 0 611 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1691744728934 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1691744729066 ""}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 176273 "Performing register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1691744729067 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 176274 "Completed register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1691744729067 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1691744729068 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1691744729069 ""}
{ "Extra Info" "IFSAC_FSAC_START_MAC_SCAN_CHAIN_INFERENCING" "" "Start inferring scan chains for DSP blocks" {  } {  } 1 176238 "Start inferring scan chains for DSP blocks" 1 0 "Fitter" 0 -1 1691744729069 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_MAC_SCAN_CHAIN_INFERENCING" "" "Inferring scan chains for DSP blocks is complete" {  } {  } 1 176239 "Inferring scan chains for DSP blocks is complete" 1 0 "Fitter" 0 -1 1691744729070 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MULT_RAM_PACKING" "" "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" {  } {  } 1 176248 "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1691744729070 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MULT_RAM_PACKING" "" "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" {  } {  } 1 176249 "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1691744729082 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "No registers were packed into other blocks" {  } {  } 1 176219 "No registers were packed into other blocks" 0 0 "Design Software" 0 -1 1691744729082 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1691744729082 ""}
{ "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement " "Statistics of I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement" { { "Info" "IFSAC_FSAC_SINGLE_IOC_GROUP_STATISTICS" "18 unused 2.5V 0 18 0 " "Number of I/O pins in group: 18 (unused VREF, 2.5V VCCIO, 0 input, 18 output, 0 bidirectional)" { { "Info" "IFSAC_FSAC_IO_STDS_IN_IOC_GROUP" "2.5 V. " "I/O standards used: 2.5 V." {  } {  } 0 176212 "I/O standards used: %1!s!" 0 0 "Design Software" 0 -1 1691744729084 ""}  } {  } 0 176211 "Number of I/O pins in group: %1!d! (%2!s! VREF, %3!s! VCCIO, %4!d! input, %5!d! output, %6!d! bidirectional)" 0 0 "Design Software" 0 -1 1691744729084 ""}  } {  } 0 176214 "Statistics of %1!s!" 0 0 "Fitter" 0 -1 1691744729084 ""}
{ "Info" "IFSAC_FSAC_IO_STATS_BEFORE_AFTER_PLACEMENT" "before " "I/O bank details before I/O pin placement" { { "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O banks " "Statistics of I/O banks" { { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "1 does not use undetermined 4 30 " "I/O bank number 1 does not use VREF pins and has undetermined VCCIO pins. 4 total pin(s) used --  30 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1691744729085 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "2 does not use 2.5V 1 43 " "I/O bank number 2 does not use VREF pins and has 2.5V VCCIO pins. 1 total pin(s) used --  43 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1691744729085 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "3 does not use undetermined 1 41 " "I/O bank number 3 does not use VREF pins and has undetermined VCCIO pins. 1 total pin(s) used --  41 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1691744729085 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "4 does not use 3.3V 1 40 " "I/O bank number 4 does not use VREF pins and has 3.3V VCCIO pins. 1 total pin(s) used --  40 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1691744729085 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "5 does not use 2.5V 5 37 " "I/O bank number 5 does not use VREF pins and has 2.5V VCCIO pins. 5 total pin(s) used --  37 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1691744729085 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "6 does not use undetermined 1 36 " "I/O bank number 6 does not use VREF pins and has undetermined VCCIO pins. 1 total pin(s) used --  36 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1691744729085 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "7 does not use undetermined 0 43 " "I/O bank number 7 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  43 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1691744729085 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "8 does not use undetermined 0 43 " "I/O bank number 8 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  43 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1691744729085 ""}  } {  } 0 176214 "Statistics of %1!s!" 0 0 "Design Software" 0 -1 1691744729085 ""}  } {  } 0 176215 "I/O bank details %1!s! I/O pin placement" 0 0 "Fitter" 0 -1 1691744729085 ""}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:01 " "Fitter preparation operations ending: elapsed time is 00:00:01" {  } {  } 0 171121 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1691744729128 ""}
{ "Info" "IVPR20K_VPR_FAMILY_APL_ERROR" "" "Fitter has disabled Advanced Physical Optimization because it is not supported for the current family." {  } {  } 0 14896 "Fitter has disabled Advanced Physical Optimization because it is not supported for the current family." 0 0 "Fitter" 0 -1 1691744729130 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1691744729729 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:00 " "Fitter placement preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1691744729809 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1691744729827 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1691744730192 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:00 " "Fitter placement operations ending: elapsed time is 00:00:00" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1691744730192 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1691744730326 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "0 " "Router estimated average interconnect usage is 0% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "0 X56_Y33 X67_Y43 " "Router estimated peak interconnect usage is 0% of the available device resources in the region that extends from location X56_Y33 to location X67_Y43" {  } { { "loc" "" { Generic "H:/FPGA/low_trans_test/" { { 1 { 0 "Router estimated peak interconnect usage is 0% of the available device resources in the region that extends from location X56_Y33 to location X67_Y43"} { { 12 { 0 ""} 56 33 12 11 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Design Software" 0 -1 1691744731184 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1691744731184 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "Design Software" 0 -1 1691744731267 ""} { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_TIMING" "" "Optimizations that may affect the design's timing were skipped" {  } {  } 0 170200 "Optimizations that may affect the design's timing were skipped" 0 0 "Design Software" 0 -1 1691744731267 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "Fitter" 0 -1 1691744731267 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:00 " "Fitter routing operations ending: elapsed time is 00:00:00" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1691744731269 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "the Fitter 0.10 " "Total time spent on timing analysis during the Fitter is 0.10 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during %1!s! is %2!s! seconds." 0 0 "Fitter" 0 -1 1691744731328 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1691744731335 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1691744731452 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1691744731452 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1691744731628 ""}
{ "Info" "IFITCC_FITTER_POST_OPERATION_END" "00:00:00 " "Fitter post-fit operations ending: elapsed time is 00:00:00" {  } {  } 0 11218 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1691744731898 ""}
{ "Warning" "WFITCC_FITCC_IGNORED_ASSIGNMENT" "" "Found invalid Fitter assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information." {  } {  } 0 171167 "Found invalid Fitter assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information." 0 0 "Fitter" 0 -1 1691744732140 ""}
{ "Warning" "WFIOMGR_FIOMGR_REFER_APPNOTE_447_TOP_LEVEL" "1 Cyclone 10 LP " "1 pins must meet Intel FPGA requirements for 3.3-, 3.0-, and 2.5-V interfaces. For more information, refer to AN 447: Interfacing Cyclone 10 LP Devices with 3.3/3.0/2.5-V LVTTL/LVCMOS I/O Systems." { { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "sysclk 3.3-V LVTTL AB11 " "Pin sysclk uses I/O standard 3.3-V LVTTL at AB11" {  } { { "h:/intelfpga/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "h:/intelfpga/18.1/quartus/bin64/pin_planner.ppl" { sysclk } } } { "h:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "h:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sysclk" } } } } { "lvds_ip_auto_align.v" "" { Text "H:/FPGA/low_trans_test/lvds_ip_auto_align.v" 2 0 0 } } { "temporary_test_loc" "" { Generic "H:/FPGA/low_trans_test/" { { 0 { 0 ""} 0 52 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1691744732143 ""}  } {  } 0 169177 "%1!d! pins must meet Intel FPGA requirements for 3.3-, 3.0-, and 2.5-V interfaces. For more information, refer to AN 447: Interfacing %2!s! Devices with 3.3/3.0/2.5-V LVTTL/LVCMOS I/O Systems." 0 0 "Fitter" 0 -1 1691744732143 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "H:/FPGA/low_trans_test/output_files/low_trans_test.fit.smsg " "Generated suppressed messages file H:/FPGA/low_trans_test/output_files/low_trans_test.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1691744732191 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 25 s Quartus Prime " "Quartus Prime Fitter was successful. 0 errors, 25 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "6563 " "Peak virtual memory: 6563 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1691744732416 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Aug 11 17:05:32 2023 " "Processing ended: Fri Aug 11 17:05:32 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1691744732416 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:05 " "Elapsed time: 00:00:05" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1691744732416 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:10 " "Total CPU time (on all processors): 00:00:10" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1691744732416 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1691744732416 ""}
