//
//Written by GowinSynthesis
//Tool Version "V1.9.11.02 (64-bit)"
//Wed Jun 25 07:09:20 2025

//Source file index table:
//file0 "\D:/github/HRA_product/TangCartMSX/RTL/tangnano20k_vdp_cartridge_step7/src/dvi_tx/dvi_tx.v"
//file1 "\D:/github/HRA_product/TangCartMSX/RTL/tangnano20k_vdp_cartridge_step7/src/gowin_clkdiv/gowin_clkdiv.v"
//file2 "\D:/github/HRA_product/TangCartMSX/RTL/tangnano20k_vdp_cartridge_step7/src/gowin_rpll/gowin_rpll.v"
//file3 "\D:/github/HRA_product/TangCartMSX/RTL/tangnano20k_vdp_cartridge_step7/src/gowin_rpll2/gowin_rpll2.v"
//file4 "\D:/github/HRA_product/TangCartMSX/RTL/tangnano20k_vdp_cartridge_step7/src/gpio/ip_gpio.v"
//file5 "\D:/github/HRA_product/TangCartMSX/RTL/tangnano20k_vdp_cartridge_step7/src/msx_slot/msx_slot.v"
//file6 "\D:/github/HRA_product/TangCartMSX/RTL/tangnano20k_vdp_cartridge_step7/src/ram/ip_ram.v"
//file7 "\D:/github/HRA_product/TangCartMSX/RTL/tangnano20k_vdp_cartridge_step7/src/sdram/ip_sdram_tangnano20k_c.v"
//file8 "\D:/github/HRA_product/TangCartMSX/RTL/tangnano20k_vdp_cartridge_step7/src/tangnano20k_vdp_cartridge.v"
//file9 "\D:/github/HRA_product/TangCartMSX/RTL/tangnano20k_vdp_cartridge_step7/src/v9958/vdp.v"
//file10 "\D:/github/HRA_product/TangCartMSX/RTL/tangnano20k_vdp_cartridge_step7/src/v9958/vdp_color_bus.v"
//file11 "\D:/github/HRA_product/TangCartMSX/RTL/tangnano20k_vdp_cartridge_step7/src/v9958/vdp_color_decoder.v"
//file12 "\D:/github/HRA_product/TangCartMSX/RTL/tangnano20k_vdp_cartridge_step7/src/v9958/vdp_command.v"
//file13 "\D:/github/HRA_product/TangCartMSX/RTL/tangnano20k_vdp_cartridge_step7/src/v9958/vdp_graphic123m.v"
//file14 "\D:/github/HRA_product/TangCartMSX/RTL/tangnano20k_vdp_cartridge_step7/src/v9958/vdp_graphic4567.v"
//file15 "\D:/github/HRA_product/TangCartMSX/RTL/tangnano20k_vdp_cartridge_step7/src/v9958/vdp_inst.v"
//file16 "\D:/github/HRA_product/TangCartMSX/RTL/tangnano20k_vdp_cartridge_step7/src/v9958/vdp_interrupt.v"
//file17 "\D:/github/HRA_product/TangCartMSX/RTL/tangnano20k_vdp_cartridge_step7/src/v9958/vdp_ram_256byte.v"
//file18 "\D:/github/HRA_product/TangCartMSX/RTL/tangnano20k_vdp_cartridge_step7/src/v9958/vdp_ram_palette.v"
//file19 "\D:/github/HRA_product/TangCartMSX/RTL/tangnano20k_vdp_cartridge_step7/src/v9958/vdp_register.v"
//file20 "\D:/github/HRA_product/TangCartMSX/RTL/tangnano20k_vdp_cartridge_step7/src/v9958/vdp_spinforam.v"
//file21 "\D:/github/HRA_product/TangCartMSX/RTL/tangnano20k_vdp_cartridge_step7/src/v9958/vdp_sprite.v"
//file22 "\D:/github/HRA_product/TangCartMSX/RTL/tangnano20k_vdp_cartridge_step7/src/v9958/vdp_ssg.v"
//file23 "\D:/github/HRA_product/TangCartMSX/RTL/tangnano20k_vdp_cartridge_step7/src/v9958/vdp_text12.v"
//file24 "\D:/github/HRA_product/TangCartMSX/RTL/tangnano20k_vdp_cartridge_step7/src/v9958/vdp_wait_control.v"
//file25 "\D:/github/HRA_product/TangCartMSX/RTL/tangnano20k_vdp_cartridge_step7/src/video_out/video_double_buffer.v"
//file26 "\D:/github/HRA_product/TangCartMSX/RTL/tangnano20k_vdp_cartridge_step7/src/video_out/video_out.v"
//file27 "\D:/github/HRA_product/TangCartMSX/RTL/tangnano20k_vdp_cartridge_step7/src/video_out/video_out_bilinear.v"
//file28 "\D:/github/HRA_product/TangCartMSX/RTL/tangnano20k_vdp_cartridge_step7/src/video_out/video_out_hmag.v"
//file29 "\D:/github/HRA_product/TangCartMSX/RTL/tangnano20k_vdp_cartridge_step7/src/video_out/video_ram_line_buffer.v"
//file30 "\D:/github/HRA_product/TangCartMSX/RTL/tangnano20k_vdp_cartridge_step7/src/ws2812_led/ip_ws2812_led.v"
`timescale 100 ps/100 ps
module Gowin_rPLL (
  clk14m_d,
  clk215m,
  pll_lock
)
;
input clk14m_d;
output clk215m;
output pll_lock;
wire clkoutp_o;
wire clkoutd_o;
wire clkoutd3_o;
wire VCC;
wire GND;
  rPLL rpll_inst (
    .CLKOUT(clk215m),
    .CLKOUTP(clkoutp_o),
    .CLKOUTD(clkoutd_o),
    .CLKOUTD3(clkoutd3_o),
    .LOCK(pll_lock),
    .CLKIN(clk14m_d),
    .CLKFB(GND),
    .FBDSEL({GND,GND,GND,GND,GND,GND}),
    .IDSEL({GND,GND,GND,GND,GND,GND}),
    .ODSEL({GND,GND,GND,GND,GND,GND}),
    .DUTYDA({GND,GND,GND,GND}),
    .PSDA({GND,GND,GND,GND}),
    .FDLY({GND,GND,GND,GND}),
    .RESET(GND),
    .RESET_P(GND) 
);
defparam rpll_inst.CLKFB_SEL="internal";
defparam rpll_inst.CLKOUTD3_SRC="CLKOUT";
defparam rpll_inst.CLKOUTD_BYPASS="false";
defparam rpll_inst.CLKOUTD_SRC="CLKOUT";
defparam rpll_inst.CLKOUTP_BYPASS="false";
defparam rpll_inst.CLKOUTP_DLY_STEP=0;
defparam rpll_inst.CLKOUTP_FT_DIR=1'b1;
defparam rpll_inst.CLKOUT_BYPASS="false";
defparam rpll_inst.CLKOUT_DLY_STEP=0;
defparam rpll_inst.CLKOUT_FT_DIR=1'b1;
defparam rpll_inst.DEVICE="GW2AR-18C";
defparam rpll_inst.DUTYDA_SEL="1000";
defparam rpll_inst.DYN_DA_EN="true";
defparam rpll_inst.DYN_FBDIV_SEL="false";
defparam rpll_inst.DYN_IDIV_SEL="false";
defparam rpll_inst.DYN_ODIV_SEL="false";
defparam rpll_inst.DYN_SDIV_SEL=2;
defparam rpll_inst.FBDIV_SEL=14;
defparam rpll_inst.FCLKIN="14.318";
defparam rpll_inst.IDIV_SEL=0;
defparam rpll_inst.ODIV_SEL=4;
defparam rpll_inst.PSDA_SEL="0000";
  VCC VCC_cZ (
    .V(VCC)
);
  GND GND_cZ (
    .G(GND)
);
endmodule /* Gowin_rPLL */
module Gowin_rPLL2 (
  clk14m_d,
  O_sdram_clk_d
)
;
input clk14m_d;
output O_sdram_clk_d;
wire clk85m_n;
wire clkoutd_o;
wire clkoutd3_o;
wire lock_o;
wire VCC;
wire GND;
  rPLL rpll_inst (
    .CLKOUT(O_sdram_clk_d),
    .CLKOUTP(clk85m_n),
    .CLKOUTD(clkoutd_o),
    .CLKOUTD3(clkoutd3_o),
    .LOCK(lock_o),
    .CLKIN(clk14m_d),
    .CLKFB(GND),
    .FBDSEL({GND,GND,GND,GND,GND,GND}),
    .IDSEL({GND,GND,GND,GND,GND,GND}),
    .ODSEL({GND,GND,GND,GND,GND,GND}),
    .DUTYDA({GND,GND,GND,GND}),
    .PSDA({GND,GND,GND,GND}),
    .FDLY({VCC,VCC,VCC,VCC}),
    .RESET(GND),
    .RESET_P(GND) 
);
defparam rpll_inst.CLKFB_SEL="internal";
defparam rpll_inst.CLKOUTD3_SRC="CLKOUT";
defparam rpll_inst.CLKOUTD_BYPASS="false";
defparam rpll_inst.CLKOUTD_SRC="CLKOUT";
defparam rpll_inst.CLKOUTP_BYPASS="false";
defparam rpll_inst.CLKOUTP_DLY_STEP=0;
defparam rpll_inst.CLKOUTP_FT_DIR=1'b1;
defparam rpll_inst.CLKOUT_BYPASS="false";
defparam rpll_inst.CLKOUT_DLY_STEP=0;
defparam rpll_inst.CLKOUT_FT_DIR=1'b1;
defparam rpll_inst.DEVICE="GW2AR-18C";
defparam rpll_inst.DUTYDA_SEL="1000";
defparam rpll_inst.DYN_DA_EN="false";
defparam rpll_inst.DYN_FBDIV_SEL="false";
defparam rpll_inst.DYN_IDIV_SEL="false";
defparam rpll_inst.DYN_ODIV_SEL="false";
defparam rpll_inst.DYN_SDIV_SEL=2;
defparam rpll_inst.FBDIV_SEL=5;
defparam rpll_inst.FCLKIN="14.318";
defparam rpll_inst.IDIV_SEL=0;
defparam rpll_inst.ODIV_SEL=8;
defparam rpll_inst.PSDA_SEL="1000";
  VCC VCC_cZ (
    .V(VCC)
);
  GND GND_cZ (
    .G(GND)
);
endmodule /* Gowin_rPLL2 */
module Gowin_CLKDIV (
  clk215m,
  pll_lock,
  w_video_clk
)
;
input clk215m;
input pll_lock;
output w_video_clk;
wire VCC;
wire GND;
  CLKDIV clkdiv_inst (
    .CLKOUT(w_video_clk),
    .CALIB(GND),
    .HCLKIN(clk215m),
    .RESETN(pll_lock) 
);
defparam clkdiv_inst.DIV_MODE="5";
defparam clkdiv_inst.GSREN="false";
  VCC VCC_cZ (
    .V(VCC)
);
  GND GND_cZ (
    .G(GND)
);
endmodule /* Gowin_CLKDIV */
module msx_slot (
  w_video_clk,
  n36_6,
  w_bus_gpio_rdata_en,
  slot_iorq_n_d,
  slot_wr_n_d,
  slot_rd_n_d,
  slot_a_d,
  slot_d_in,
  w_bus_rdata,
  w_bus_valid,
  w_iorq_rd,
  w_bus_ioreq,
  w_bus_write,
  slot_data_dir_d_4,
  w_bus_address,
  w_bus_wdata,
  ff_rdata
)
;
input w_video_clk;
input n36_6;
input w_bus_gpio_rdata_en;
input slot_iorq_n_d;
input slot_wr_n_d;
input slot_rd_n_d;
input [7:0] slot_a_d;
input [7:0] slot_d_in;
input [7:0] w_bus_rdata;
output w_bus_valid;
output w_iorq_rd;
output w_bus_ioreq;
output w_bus_write;
output slot_data_dir_d_4;
output [7:0] w_bus_address;
output [7:0] w_bus_wdata;
output [7:0] ff_rdata;
wire w_iorq_wr;
wire n239_3;
wire w_active;
wire n63_10;
wire n63_12;
wire n49_9;
wire w_active_12;
wire ff_iorq_rd;
wire ff_iorq_wr_pre;
wire ff_iorq_rd_pre;
wire ff_active;
wire ff_iorq_wr;
wire VCC;
wire GND;
  LUT2 w_iorq_wr_s1 (
    .F(w_iorq_wr),
    .I0(slot_iorq_n_d),
    .I1(slot_wr_n_d) 
);
defparam w_iorq_wr_s1.INIT=4'h1;
  LUT2 w_iorq_rd_s2 (
    .F(w_iorq_rd),
    .I0(slot_iorq_n_d),
    .I1(slot_rd_n_d) 
);
defparam w_iorq_rd_s2.INIT=4'h1;
  LUT2 n239_s0 (
    .F(n239_3),
    .I0(ff_active),
    .I1(ff_iorq_wr) 
);
defparam n239_s0.INIT=4'h4;
  LUT2 w_active_s3 (
    .F(w_active),
    .I0(ff_iorq_wr),
    .I1(ff_iorq_rd) 
);
defparam w_active_s3.INIT=4'hE;
  LUT3 n63_s4 (
    .F(n63_10),
    .I0(w_bus_write),
    .I1(ff_active),
    .I2(n63_12) 
);
defparam n63_s4.INIT=8'hB0;
  LUT3 n63_s5 (
    .F(n63_12),
    .I0(ff_iorq_wr),
    .I1(ff_active),
    .I2(ff_iorq_rd) 
);
defparam n63_s5.INIT=8'hEF;
  LUT3 n49_s3 (
    .F(n49_9),
    .I0(ff_active),
    .I1(ff_iorq_wr),
    .I2(ff_iorq_rd) 
);
defparam n49_s3.INIT=8'h54;
  LUT4 w_active_s4 (
    .F(w_active_12),
    .I0(ff_active),
    .I1(ff_iorq_wr),
    .I2(ff_iorq_rd),
    .I3(w_bus_ioreq) 
);
defparam w_active_s4.INIT=16'hFF54;
  DFFC ff_iorq_rd_s0 (
    .Q(ff_iorq_rd),
    .D(ff_iorq_rd_pre),
    .CLK(w_video_clk),
    .CLEAR(n36_6) 
);
  DFFC ff_iorq_wr_pre_s0 (
    .Q(ff_iorq_wr_pre),
    .D(w_iorq_wr),
    .CLK(w_video_clk),
    .CLEAR(n36_6) 
);
  DFFC ff_iorq_rd_pre_s0 (
    .Q(ff_iorq_rd_pre),
    .D(w_iorq_rd),
    .CLK(w_video_clk),
    .CLEAR(n36_6) 
);
  DFFC ff_active_s0 (
    .Q(ff_active),
    .D(w_active),
    .CLK(w_video_clk),
    .CLEAR(n36_6) 
);
  DFFC ff_valid_s0 (
    .Q(w_bus_valid),
    .D(n49_9),
    .CLK(w_video_clk),
    .CLEAR(n36_6) 
);
  DFFCE ff_address_7_s0 (
    .Q(w_bus_address[7]),
    .D(slot_a_d[7]),
    .CLK(w_video_clk),
    .CE(n49_9),
    .CLEAR(n36_6) 
);
  DFFCE ff_address_6_s0 (
    .Q(w_bus_address[6]),
    .D(slot_a_d[6]),
    .CLK(w_video_clk),
    .CE(n49_9),
    .CLEAR(n36_6) 
);
  DFFCE ff_address_5_s0 (
    .Q(w_bus_address[5]),
    .D(slot_a_d[5]),
    .CLK(w_video_clk),
    .CE(n49_9),
    .CLEAR(n36_6) 
);
  DFFCE ff_address_4_s0 (
    .Q(w_bus_address[4]),
    .D(slot_a_d[4]),
    .CLK(w_video_clk),
    .CE(n49_9),
    .CLEAR(n36_6) 
);
  DFFCE ff_address_3_s0 (
    .Q(w_bus_address[3]),
    .D(slot_a_d[3]),
    .CLK(w_video_clk),
    .CE(n49_9),
    .CLEAR(n36_6) 
);
  DFFCE ff_address_2_s0 (
    .Q(w_bus_address[2]),
    .D(slot_a_d[2]),
    .CLK(w_video_clk),
    .CE(n49_9),
    .CLEAR(n36_6) 
);
  DFFCE ff_address_1_s0 (
    .Q(w_bus_address[1]),
    .D(slot_a_d[1]),
    .CLK(w_video_clk),
    .CE(n49_9),
    .CLEAR(n36_6) 
);
  DFFCE ff_address_0_s0 (
    .Q(w_bus_address[0]),
    .D(slot_a_d[0]),
    .CLK(w_video_clk),
    .CE(n49_9),
    .CLEAR(n36_6) 
);
  DFFCE ff_wdata_7_s0 (
    .Q(w_bus_wdata[7]),
    .D(slot_d_in[7]),
    .CLK(w_video_clk),
    .CE(n239_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_wdata_6_s0 (
    .Q(w_bus_wdata[6]),
    .D(slot_d_in[6]),
    .CLK(w_video_clk),
    .CE(n239_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_wdata_5_s0 (
    .Q(w_bus_wdata[5]),
    .D(slot_d_in[5]),
    .CLK(w_video_clk),
    .CE(n239_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_wdata_4_s0 (
    .Q(w_bus_wdata[4]),
    .D(slot_d_in[4]),
    .CLK(w_video_clk),
    .CE(n239_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_wdata_3_s0 (
    .Q(w_bus_wdata[3]),
    .D(slot_d_in[3]),
    .CLK(w_video_clk),
    .CE(n239_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_wdata_2_s0 (
    .Q(w_bus_wdata[2]),
    .D(slot_d_in[2]),
    .CLK(w_video_clk),
    .CE(n239_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_wdata_1_s0 (
    .Q(w_bus_wdata[1]),
    .D(slot_d_in[1]),
    .CLK(w_video_clk),
    .CE(n239_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_wdata_0_s0 (
    .Q(w_bus_wdata[0]),
    .D(slot_d_in[0]),
    .CLK(w_video_clk),
    .CE(n239_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_rdata_7_s0 (
    .Q(ff_rdata[7]),
    .D(w_bus_rdata[7]),
    .CLK(w_video_clk),
    .CE(w_bus_gpio_rdata_en),
    .CLEAR(n36_6) 
);
  DFFCE ff_rdata_6_s0 (
    .Q(ff_rdata[6]),
    .D(w_bus_rdata[6]),
    .CLK(w_video_clk),
    .CE(w_bus_gpio_rdata_en),
    .CLEAR(n36_6) 
);
  DFFCE ff_rdata_5_s0 (
    .Q(ff_rdata[5]),
    .D(w_bus_rdata[5]),
    .CLK(w_video_clk),
    .CE(w_bus_gpio_rdata_en),
    .CLEAR(n36_6) 
);
  DFFCE ff_rdata_4_s0 (
    .Q(ff_rdata[4]),
    .D(w_bus_rdata[4]),
    .CLK(w_video_clk),
    .CE(w_bus_gpio_rdata_en),
    .CLEAR(n36_6) 
);
  DFFCE ff_rdata_3_s0 (
    .Q(ff_rdata[3]),
    .D(w_bus_rdata[3]),
    .CLK(w_video_clk),
    .CE(w_bus_gpio_rdata_en),
    .CLEAR(n36_6) 
);
  DFFCE ff_rdata_2_s0 (
    .Q(ff_rdata[2]),
    .D(w_bus_rdata[2]),
    .CLK(w_video_clk),
    .CE(w_bus_gpio_rdata_en),
    .CLEAR(n36_6) 
);
  DFFCE ff_rdata_1_s0 (
    .Q(ff_rdata[1]),
    .D(w_bus_rdata[1]),
    .CLK(w_video_clk),
    .CE(w_bus_gpio_rdata_en),
    .CLEAR(n36_6) 
);
  DFFCE ff_rdata_0_s0 (
    .Q(ff_rdata[0]),
    .D(w_bus_rdata[0]),
    .CLK(w_video_clk),
    .CE(w_bus_gpio_rdata_en),
    .CLEAR(n36_6) 
);
  DFFC ff_iorq_wr_s0 (
    .Q(ff_iorq_wr),
    .D(ff_iorq_wr_pre),
    .CLK(w_video_clk),
    .CLEAR(n36_6) 
);
  DFFC ff_ioreq_s1 (
    .Q(w_bus_ioreq),
    .D(w_active_12),
    .CLK(w_video_clk),
    .CLEAR(n36_6) 
);
defparam ff_ioreq_s1.INIT=1'b0;
  DFFP ff_write_s4 (
    .Q(w_bus_write),
    .D(n63_10),
    .CLK(w_video_clk),
    .PRESET(n36_6) 
);
defparam ff_write_s4.INIT=1'b1;
  INV slot_data_dir_d_s0 (
    .O(slot_data_dir_d_4),
    .I(w_bus_write) 
);
  VCC VCC_cZ (
    .V(VCC)
);
  GND GND_cZ (
    .G(GND)
);
endmodule /* msx_slot */
module ip_gpio (
  w_video_clk,
  n36_6,
  w_bus_ioreq,
  w_bus_write,
  w_bus_valid,
  w_bus_wdata,
  w_bus_address,
  w_bus_gpio_rdata_en,
  w_led_wr,
  w_led_red,
  w_led_green,
  w_led_blue,
  w_bus_gpio_rdata
)
;
input w_video_clk;
input n36_6;
input w_bus_ioreq;
input w_bus_write;
input w_bus_valid;
input [7:0] w_bus_wdata;
input [7:0] w_bus_address;
output w_bus_gpio_rdata_en;
output w_led_wr;
output [7:0] w_led_red;
output [7:0] w_led_green;
output [7:0] w_led_blue;
output [7:0] w_bus_gpio_rdata;
wire n215_3;
wire n222_3;
wire n230_3;
wire n107_3;
wire n133_6;
wire n132_6;
wire n126_6;
wire n127_6;
wire n128_6;
wire n131_6;
wire n129_6;
wire n130_6;
wire ff_wr_6;
wire n215_4;
wire n230_4;
wire ff_rdata_en_7;
wire n133_7;
wire n133_8;
wire n132_7;
wire n132_8;
wire n126_7;
wire n126_8;
wire n127_7;
wire n127_8;
wire n128_7;
wire n128_8;
wire n131_7;
wire n131_8;
wire n129_7;
wire n129_8;
wire n130_7;
wire n130_8;
wire n215_5;
wire n215_6;
wire n222_6;
wire ff_rdata_en_9;
wire VCC;
wire GND;
  LUT4 n215_s0 (
    .F(n215_3),
    .I0(w_bus_ioreq),
    .I1(w_bus_write),
    .I2(w_bus_valid),
    .I3(n215_4) 
);
defparam n215_s0.INIT=16'h8000;
  LUT4 n222_s0 (
    .F(n222_3),
    .I0(w_bus_ioreq),
    .I1(w_bus_write),
    .I2(w_bus_valid),
    .I3(n222_6) 
);
defparam n222_s0.INIT=16'h8000;
  LUT4 n230_s0 (
    .F(n230_3),
    .I0(w_bus_ioreq),
    .I1(w_bus_write),
    .I2(w_bus_valid),
    .I3(n230_4) 
);
defparam n230_s0.INIT=16'h8000;
  LUT3 n107_s0 (
    .F(n107_3),
    .I0(w_bus_write),
    .I1(w_bus_ioreq),
    .I2(w_bus_valid) 
);
defparam n107_s0.INIT=8'h40;
  LUT3 n133_s1 (
    .F(n133_6),
    .I0(n133_7),
    .I1(n133_8),
    .I2(n107_3) 
);
defparam n133_s1.INIT=8'h70;
  LUT3 n132_s1 (
    .F(n132_6),
    .I0(n132_7),
    .I1(n132_8),
    .I2(n107_3) 
);
defparam n132_s1.INIT=8'h70;
  LUT3 n126_s1 (
    .F(n126_6),
    .I0(n126_7),
    .I1(n126_8),
    .I2(n107_3) 
);
defparam n126_s1.INIT=8'h70;
  LUT3 n127_s1 (
    .F(n127_6),
    .I0(n127_7),
    .I1(n127_8),
    .I2(n107_3) 
);
defparam n127_s1.INIT=8'h70;
  LUT3 n128_s1 (
    .F(n128_6),
    .I0(n128_7),
    .I1(n128_8),
    .I2(n107_3) 
);
defparam n128_s1.INIT=8'h70;
  LUT3 n131_s1 (
    .F(n131_6),
    .I0(n131_7),
    .I1(n131_8),
    .I2(n107_3) 
);
defparam n131_s1.INIT=8'h70;
  LUT3 n129_s1 (
    .F(n129_6),
    .I0(n129_7),
    .I1(n129_8),
    .I2(n107_3) 
);
defparam n129_s1.INIT=8'h70;
  LUT3 n130_s1 (
    .F(n130_6),
    .I0(n130_7),
    .I1(n130_8),
    .I2(n107_3) 
);
defparam n130_s1.INIT=8'h70;
  LUT4 ff_wr_s3 (
    .F(ff_wr_6),
    .I0(ff_rdata_en_7),
    .I1(w_bus_write),
    .I2(w_bus_valid),
    .I3(w_bus_ioreq) 
);
defparam ff_wr_s3.INIT=16'hBFFF;
  LUT3 n215_s1 (
    .F(n215_4),
    .I0(w_bus_address[0]),
    .I1(w_bus_address[1]),
    .I2(n215_5) 
);
defparam n215_s1.INIT=8'h10;
  LUT3 n230_s1 (
    .F(n230_4),
    .I0(w_bus_address[0]),
    .I1(w_bus_address[1]),
    .I2(n215_5) 
);
defparam n230_s1.INIT=8'h40;
  LUT3 ff_rdata_en_s4 (
    .F(ff_rdata_en_7),
    .I0(w_bus_address[1]),
    .I1(w_bus_address[0]),
    .I2(n215_5) 
);
defparam ff_rdata_en_s4.INIT=8'h70;
  LUT4 n133_s2 (
    .F(n133_7),
    .I0(n215_4),
    .I1(w_led_red[0]),
    .I2(w_led_green[0]),
    .I3(n222_6) 
);
defparam n133_s2.INIT=16'h0777;
  LUT4 n133_s3 (
    .F(n133_8),
    .I0(n230_4),
    .I1(w_led_blue[0]),
    .I2(ff_rdata_en_7),
    .I3(w_bus_gpio_rdata[0]) 
);
defparam n133_s3.INIT=16'h7077;
  LUT4 n132_s2 (
    .F(n132_7),
    .I0(n215_4),
    .I1(w_led_red[1]),
    .I2(w_led_green[1]),
    .I3(n222_6) 
);
defparam n132_s2.INIT=16'h0777;
  LUT4 n132_s3 (
    .F(n132_8),
    .I0(ff_rdata_en_7),
    .I1(w_bus_gpio_rdata[1]),
    .I2(w_led_blue[1]),
    .I3(n230_4) 
);
defparam n132_s3.INIT=16'h0BBB;
  LUT4 n126_s2 (
    .F(n126_7),
    .I0(ff_rdata_en_7),
    .I1(w_bus_gpio_rdata[7]),
    .I2(w_led_blue[7]),
    .I3(n230_4) 
);
defparam n126_s2.INIT=16'h0BBB;
  LUT4 n126_s3 (
    .F(n126_8),
    .I0(n215_4),
    .I1(w_led_red[7]),
    .I2(w_led_green[7]),
    .I3(n222_6) 
);
defparam n126_s3.INIT=16'h0777;
  LUT4 n127_s2 (
    .F(n127_7),
    .I0(n215_4),
    .I1(w_led_red[6]),
    .I2(w_led_green[6]),
    .I3(n222_6) 
);
defparam n127_s2.INIT=16'h0777;
  LUT4 n127_s3 (
    .F(n127_8),
    .I0(ff_rdata_en_7),
    .I1(w_bus_gpio_rdata[6]),
    .I2(w_led_blue[6]),
    .I3(n230_4) 
);
defparam n127_s3.INIT=16'h0BBB;
  LUT4 n128_s2 (
    .F(n128_7),
    .I0(n215_4),
    .I1(w_led_red[5]),
    .I2(w_led_green[5]),
    .I3(n222_6) 
);
defparam n128_s2.INIT=16'h0777;
  LUT4 n128_s3 (
    .F(n128_8),
    .I0(ff_rdata_en_7),
    .I1(w_bus_gpio_rdata[5]),
    .I2(w_led_blue[5]),
    .I3(n230_4) 
);
defparam n128_s3.INIT=16'h0BBB;
  LUT4 n131_s2 (
    .F(n131_7),
    .I0(ff_rdata_en_7),
    .I1(w_bus_gpio_rdata[2]),
    .I2(w_led_blue[2]),
    .I3(n230_4) 
);
defparam n131_s2.INIT=16'h0BBB;
  LUT4 n131_s3 (
    .F(n131_8),
    .I0(n215_4),
    .I1(w_led_red[2]),
    .I2(w_led_green[2]),
    .I3(n222_6) 
);
defparam n131_s3.INIT=16'h0777;
  LUT4 n129_s2 (
    .F(n129_7),
    .I0(n215_4),
    .I1(w_led_red[4]),
    .I2(w_led_green[4]),
    .I3(n222_6) 
);
defparam n129_s2.INIT=16'h0777;
  LUT4 n129_s3 (
    .F(n129_8),
    .I0(ff_rdata_en_7),
    .I1(w_bus_gpio_rdata[4]),
    .I2(w_led_blue[4]),
    .I3(n230_4) 
);
defparam n129_s3.INIT=16'h0BBB;
  LUT4 n130_s2 (
    .F(n130_7),
    .I0(ff_rdata_en_7),
    .I1(w_bus_gpio_rdata[3]),
    .I2(w_led_blue[3]),
    .I3(n230_4) 
);
defparam n130_s2.INIT=16'h0BBB;
  LUT4 n130_s3 (
    .F(n130_8),
    .I0(n215_4),
    .I1(w_led_red[3]),
    .I2(w_led_green[3]),
    .I3(n222_6) 
);
defparam n130_s3.INIT=16'h0777;
  LUT4 n215_s2 (
    .F(n215_5),
    .I0(w_bus_address[2]),
    .I1(w_bus_address[3]),
    .I2(n215_6),
    .I3(w_bus_address[4]) 
);
defparam n215_s2.INIT=16'h1000;
  LUT3 n215_s3 (
    .F(n215_6),
    .I0(w_bus_address[5]),
    .I1(w_bus_address[6]),
    .I2(w_bus_address[7]) 
);
defparam n215_s3.INIT=8'h01;
  LUT3 n222_s2 (
    .F(n222_6),
    .I0(n215_5),
    .I1(w_bus_address[1]),
    .I2(w_bus_address[0]) 
);
defparam n222_s2.INIT=8'h20;
  LUT4 ff_rdata_en_s5 (
    .F(ff_rdata_en_9),
    .I0(w_bus_address[1]),
    .I1(w_bus_address[0]),
    .I2(n215_5),
    .I3(n107_3) 
);
defparam ff_rdata_en_s5.INIT=16'h70FF;
  DFFCE ff_red_7_s0 (
    .Q(w_led_red[7]),
    .D(w_bus_wdata[7]),
    .CLK(w_video_clk),
    .CE(n215_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_red_5_s0 (
    .Q(w_led_red[5]),
    .D(w_bus_wdata[5]),
    .CLK(w_video_clk),
    .CE(n215_3),
    .CLEAR(n36_6) 
);
  DFFPE ff_red_4_s0 (
    .Q(w_led_red[4]),
    .D(w_bus_wdata[4]),
    .CLK(w_video_clk),
    .CE(n215_3),
    .PRESET(n36_6) 
);
  DFFCE ff_red_3_s0 (
    .Q(w_led_red[3]),
    .D(w_bus_wdata[3]),
    .CLK(w_video_clk),
    .CE(n215_3),
    .CLEAR(n36_6) 
);
  DFFPE ff_red_2_s0 (
    .Q(w_led_red[2]),
    .D(w_bus_wdata[2]),
    .CLK(w_video_clk),
    .CE(n215_3),
    .PRESET(n36_6) 
);
  DFFCE ff_red_1_s0 (
    .Q(w_led_red[1]),
    .D(w_bus_wdata[1]),
    .CLK(w_video_clk),
    .CE(n215_3),
    .CLEAR(n36_6) 
);
  DFFPE ff_red_0_s0 (
    .Q(w_led_red[0]),
    .D(w_bus_wdata[0]),
    .CLK(w_video_clk),
    .CE(n215_3),
    .PRESET(n36_6) 
);
  DFFCE ff_green_7_s0 (
    .Q(w_led_green[7]),
    .D(w_bus_wdata[7]),
    .CLK(w_video_clk),
    .CE(n222_3),
    .CLEAR(n36_6) 
);
  DFFPE ff_green_6_s0 (
    .Q(w_led_green[6]),
    .D(w_bus_wdata[6]),
    .CLK(w_video_clk),
    .CE(n222_3),
    .PRESET(n36_6) 
);
  DFFPE ff_green_5_s0 (
    .Q(w_led_green[5]),
    .D(w_bus_wdata[5]),
    .CLK(w_video_clk),
    .CE(n222_3),
    .PRESET(n36_6) 
);
  DFFCE ff_green_4_s0 (
    .Q(w_led_green[4]),
    .D(w_bus_wdata[4]),
    .CLK(w_video_clk),
    .CE(n222_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_green_3_s0 (
    .Q(w_led_green[3]),
    .D(w_bus_wdata[3]),
    .CLK(w_video_clk),
    .CE(n222_3),
    .CLEAR(n36_6) 
);
  DFFPE ff_green_2_s0 (
    .Q(w_led_green[2]),
    .D(w_bus_wdata[2]),
    .CLK(w_video_clk),
    .CE(n222_3),
    .PRESET(n36_6) 
);
  DFFPE ff_green_1_s0 (
    .Q(w_led_green[1]),
    .D(w_bus_wdata[1]),
    .CLK(w_video_clk),
    .CE(n222_3),
    .PRESET(n36_6) 
);
  DFFCE ff_green_0_s0 (
    .Q(w_led_green[0]),
    .D(w_bus_wdata[0]),
    .CLK(w_video_clk),
    .CE(n222_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_blue_7_s0 (
    .Q(w_led_blue[7]),
    .D(w_bus_wdata[7]),
    .CLK(w_video_clk),
    .CE(n230_3),
    .CLEAR(n36_6) 
);
  DFFPE ff_blue_6_s0 (
    .Q(w_led_blue[6]),
    .D(w_bus_wdata[6]),
    .CLK(w_video_clk),
    .CE(n230_3),
    .PRESET(n36_6) 
);
  DFFPE ff_blue_5_s0 (
    .Q(w_led_blue[5]),
    .D(w_bus_wdata[5]),
    .CLK(w_video_clk),
    .CE(n230_3),
    .PRESET(n36_6) 
);
  DFFPE ff_blue_4_s0 (
    .Q(w_led_blue[4]),
    .D(w_bus_wdata[4]),
    .CLK(w_video_clk),
    .CE(n230_3),
    .PRESET(n36_6) 
);
  DFFCE ff_blue_3_s0 (
    .Q(w_led_blue[3]),
    .D(w_bus_wdata[3]),
    .CLK(w_video_clk),
    .CE(n230_3),
    .CLEAR(n36_6) 
);
  DFFPE ff_blue_2_s0 (
    .Q(w_led_blue[2]),
    .D(w_bus_wdata[2]),
    .CLK(w_video_clk),
    .CE(n230_3),
    .PRESET(n36_6) 
);
  DFFPE ff_blue_1_s0 (
    .Q(w_led_blue[1]),
    .D(w_bus_wdata[1]),
    .CLK(w_video_clk),
    .CE(n230_3),
    .PRESET(n36_6) 
);
  DFFPE ff_blue_0_s0 (
    .Q(w_led_blue[0]),
    .D(w_bus_wdata[0]),
    .CLK(w_video_clk),
    .CE(n230_3),
    .PRESET(n36_6) 
);
  DFFC ff_rdata_7_s0 (
    .Q(w_bus_gpio_rdata[7]),
    .D(n126_6),
    .CLK(w_video_clk),
    .CLEAR(n36_6) 
);
  DFFC ff_rdata_6_s0 (
    .Q(w_bus_gpio_rdata[6]),
    .D(n127_6),
    .CLK(w_video_clk),
    .CLEAR(n36_6) 
);
  DFFC ff_rdata_5_s0 (
    .Q(w_bus_gpio_rdata[5]),
    .D(n128_6),
    .CLK(w_video_clk),
    .CLEAR(n36_6) 
);
  DFFC ff_rdata_4_s0 (
    .Q(w_bus_gpio_rdata[4]),
    .D(n129_6),
    .CLK(w_video_clk),
    .CLEAR(n36_6) 
);
  DFFC ff_rdata_3_s0 (
    .Q(w_bus_gpio_rdata[3]),
    .D(n130_6),
    .CLK(w_video_clk),
    .CLEAR(n36_6) 
);
  DFFC ff_rdata_2_s0 (
    .Q(w_bus_gpio_rdata[2]),
    .D(n131_6),
    .CLK(w_video_clk),
    .CLEAR(n36_6) 
);
  DFFC ff_rdata_1_s0 (
    .Q(w_bus_gpio_rdata[1]),
    .D(n132_6),
    .CLK(w_video_clk),
    .CLEAR(n36_6) 
);
  DFFC ff_rdata_0_s0 (
    .Q(w_bus_gpio_rdata[0]),
    .D(n133_6),
    .CLK(w_video_clk),
    .CLEAR(n36_6) 
);
  DFFPE ff_red_6_s0 (
    .Q(w_led_red[6]),
    .D(w_bus_wdata[6]),
    .CLK(w_video_clk),
    .CE(n215_3),
    .PRESET(n36_6) 
);
  DFFCE ff_rdata_en_s1 (
    .Q(w_bus_gpio_rdata_en),
    .D(n107_3),
    .CLK(w_video_clk),
    .CE(ff_rdata_en_9),
    .CLEAR(n36_6) 
);
defparam ff_rdata_en_s1.INIT=1'b0;
  DFFCE ff_wr_s1 (
    .Q(w_led_wr),
    .D(n230_3),
    .CLK(w_video_clk),
    .CE(ff_wr_6),
    .CLEAR(n36_6) 
);
defparam ff_wr_s1.INIT=1'b0;
  VCC VCC_cZ (
    .V(VCC)
);
  GND GND_cZ (
    .G(GND)
);
endmodule /* ip_gpio */
module ip_ws2812_led (
  w_video_clk,
  n36_6,
  w_led_wr,
  w_led_blue,
  w_led_red,
  w_led_green,
  ws2812_led_d
)
;
input w_video_clk;
input n36_6;
input w_led_wr;
input [7:0] w_led_blue;
input [7:0] w_led_red;
input [7:0] w_led_green;
output ws2812_led_d;
wire n138_5;
wire n139_5;
wire n142_5;
wire n145_5;
wire n146_5;
wire n147_5;
wire n149_5;
wire n151_6;
wire n117_92;
wire n118_90;
wire n119_90;
wire n120_90;
wire n121_90;
wire n134_86;
wire n136_85;
wire ff_send_data_23_8;
wire ff_state_5_8;
wire ff_count_13_7;
wire n123_82;
wire n126_89;
wire n129_88;
wire n130_88;
wire n138_6;
wire n142_6;
wire n145_7;
wire n146_7;
wire n149_6;
wire n314_4;
wire n117_93;
wire n117_94;
wire n119_91;
wire n120_91;
wire n121_91;
wire n134_87;
wire ff_send_data_23_9;
wire n126_90;
wire n129_89;
wire ff_send_data_23_11;
wire ff_send_data_23_12;
wire n146_9;
wire n122_95;
wire ff_send_data_23_14;
wire n142_9;
wire n145_9;
wire n138_9;
wire n127_90;
wire n147_8;
wire n337_8;
wire n336_5;
wire n335_5;
wire n334_5;
wire n333_5;
wire n332_5;
wire n331_5;
wire n330_5;
wire n329_5;
wire n328_5;
wire n327_5;
wire n326_5;
wire n325_5;
wire n324_5;
wire n323_5;
wire n322_5;
wire n321_5;
wire n320_5;
wire n319_5;
wire n318_5;
wire n317_5;
wire n316_5;
wire n315_5;
wire n314_6;
wire [5:0] ff_state;
wire [13:0] ff_count;
wire [23:0] ff_send_data;
wire VCC;
wire GND;
  LUT4 n138_s2 (
    .F(n138_5),
    .I0(n138_6),
    .I1(ff_count[12]),
    .I2(n138_9),
    .I3(ff_count[13]) 
);
defparam n138_s2.INIT=16'hCF20;
  LUT4 n139_s2 (
    .F(n139_5),
    .I0(n138_6),
    .I1(ff_count[13]),
    .I2(ff_count[12]),
    .I3(n138_9) 
);
defparam n139_s2.INIT=16'h0EF0;
  LUT4 n142_s2 (
    .F(n142_5),
    .I0(n142_6),
    .I1(n138_6),
    .I2(ff_count[9]),
    .I3(n142_9) 
);
defparam n142_s2.INIT=16'h0DF0;
  LUT4 n145_s2 (
    .F(n145_5),
    .I0(n138_6),
    .I1(n145_9),
    .I2(n145_7),
    .I3(ff_count[6]) 
);
defparam n145_s2.INIT=16'h0BB0;
  LUT4 n146_s2 (
    .F(n146_5),
    .I0(n138_6),
    .I1(n146_9),
    .I2(n145_9),
    .I3(n146_7) 
);
defparam n146_s2.INIT=16'h001F;
  LUT4 n147_s2 (
    .F(n147_5),
    .I0(n138_6),
    .I1(n145_9),
    .I2(n147_8),
    .I3(ff_count[4]) 
);
defparam n147_s2.INIT=16'h0BB0;
  LUT4 n149_s2 (
    .F(n149_5),
    .I0(n138_6),
    .I1(n146_9),
    .I2(n145_9),
    .I3(n149_6) 
);
defparam n149_s2.INIT=16'hEF00;
  LUT4 n151_s3 (
    .F(n151_6),
    .I0(n138_6),
    .I1(n146_9),
    .I2(n145_9),
    .I3(ff_count[0]) 
);
defparam n151_s3.INIT=16'h00EF;
  LUT4 n117_s80 (
    .F(n117_92),
    .I0(n117_93),
    .I1(n117_94),
    .I2(ff_state[4]),
    .I3(ff_state[5]) 
);
defparam n117_s80.INIT=16'hCFA0;
  LUT4 n118_s78 (
    .F(n118_90),
    .I0(ff_state[5]),
    .I1(n117_94),
    .I2(n117_93),
    .I3(ff_state[4]) 
);
defparam n118_s78.INIT=16'hCDF0;
  LUT4 n119_s78 (
    .F(n119_90),
    .I0(ff_state[4]),
    .I1(ff_state[5]),
    .I2(n119_91),
    .I3(ff_state[3]) 
);
defparam n119_s78.INIT=16'h0770;
  LUT4 n120_s78 (
    .F(n120_90),
    .I0(ff_state[0]),
    .I1(ff_state[1]),
    .I2(n120_91),
    .I3(ff_state[2]) 
);
defparam n120_s78.INIT=16'h0708;
  LUT3 n121_s78 (
    .F(n121_90),
    .I0(n121_91),
    .I1(ff_state[0]),
    .I2(ff_state[1]) 
);
defparam n121_s78.INIT=8'h14;
  LUT4 n134_s80 (
    .F(n134_86),
    .I0(n146_9),
    .I1(ff_count[3]),
    .I2(n134_87),
    .I3(n145_9) 
);
defparam n134_s80.INIT=16'hAA3C;
  LUT4 n136_s79 (
    .F(n136_85),
    .I0(n145_9),
    .I1(n146_9),
    .I2(ff_count[0]),
    .I3(ff_count[1]) 
);
defparam n136_s79.INIT=16'h7007;
  LUT4 ff_send_data_23_s3 (
    .F(ff_send_data_23_8),
    .I0(ff_count[3]),
    .I1(ff_count[4]),
    .I2(ff_send_data_23_9),
    .I3(n314_4) 
);
defparam ff_send_data_23_s3.INIT=16'hFF10;
  LUT3 ff_led_s5 (
    .F(ff_state_5_8),
    .I0(n138_6),
    .I1(w_led_wr),
    .I2(n145_9) 
);
defparam ff_led_s5.INIT=8'hD0;
  LUT4 ff_count_11_s5 (
    .F(ff_count_13_7),
    .I0(w_led_wr),
    .I1(n138_6),
    .I2(n121_91),
    .I3(n145_9) 
);
defparam ff_count_11_s5.INIT=16'h0BFF;
  LUT3 n123_s76 (
    .F(n123_82),
    .I0(ff_state[5]),
    .I1(ff_state[4]),
    .I2(ff_state[0]) 
);
defparam n123_s76.INIT=8'h70;
  LUT4 n126_s81 (
    .F(n126_89),
    .I0(n142_6),
    .I1(ff_count[10]),
    .I2(n126_90),
    .I3(ff_count[11]) 
);
defparam n126_s81.INIT=16'hCF10;
  LUT4 n129_s80 (
    .F(n129_88),
    .I0(n145_7),
    .I1(n129_89),
    .I2(n145_9),
    .I3(ff_count[8]) 
);
defparam n129_s80.INIT=16'h0708;
  LUT4 n130_s80 (
    .F(n130_88),
    .I0(ff_count[6]),
    .I1(n145_7),
    .I2(n145_9),
    .I3(ff_count[7]) 
);
defparam n130_s80.INIT=16'h0B04;
  LUT4 n138_s3 (
    .F(n138_6),
    .I0(ff_state[0]),
    .I1(ff_state[4]),
    .I2(ff_state[5]),
    .I3(n117_94) 
);
defparam n138_s3.INIT=16'h0100;
  LUT4 n142_s3 (
    .F(n142_6),
    .I0(ff_count[10]),
    .I1(ff_count[11]),
    .I2(ff_count[12]),
    .I3(ff_count[13]) 
);
defparam n142_s3.INIT=16'h0001;
  LUT4 n145_s4 (
    .F(n145_7),
    .I0(ff_count[3]),
    .I1(ff_count[4]),
    .I2(ff_count[5]),
    .I3(n134_87) 
);
defparam n145_s4.INIT=16'h0100;
  LUT4 n146_s4 (
    .F(n146_7),
    .I0(ff_count[3]),
    .I1(ff_count[4]),
    .I2(n134_87),
    .I3(ff_count[5]) 
);
defparam n146_s4.INIT=16'h10EF;
  LUT3 n149_s3 (
    .F(n149_6),
    .I0(ff_count[0]),
    .I1(ff_count[1]),
    .I2(ff_count[2]) 
);
defparam n149_s3.INIT=8'hE1;
  LUT2 n314_s1 (
    .F(n314_4),
    .I0(w_led_wr),
    .I1(n138_6) 
);
defparam n314_s1.INIT=4'h8;
  LUT4 n117_s81 (
    .F(n117_93),
    .I0(ff_state[0]),
    .I1(ff_state[1]),
    .I2(ff_state[2]),
    .I3(ff_state[3]) 
);
defparam n117_s81.INIT=16'h8000;
  LUT3 n117_s82 (
    .F(n117_94),
    .I0(ff_state[1]),
    .I1(ff_state[2]),
    .I2(ff_state[3]) 
);
defparam n117_s82.INIT=8'h01;
  LUT3 n119_s79 (
    .F(n119_91),
    .I0(ff_state[0]),
    .I1(ff_state[1]),
    .I2(ff_state[2]) 
);
defparam n119_s79.INIT=8'h80;
  LUT2 n120_s79 (
    .F(n120_91),
    .I0(ff_state[4]),
    .I1(ff_state[5]) 
);
defparam n120_s79.INIT=4'h8;
  LUT3 n121_s79 (
    .F(n121_91),
    .I0(n117_94),
    .I1(ff_state[5]),
    .I2(ff_state[4]) 
);
defparam n121_s79.INIT=8'h40;
  LUT3 n134_s81 (
    .F(n134_87),
    .I0(ff_count[0]),
    .I1(ff_count[1]),
    .I2(ff_count[2]) 
);
defparam n134_s81.INIT=8'h01;
  LUT4 ff_send_data_23_s4 (
    .F(ff_send_data_23_9),
    .I0(ff_count[5]),
    .I1(ff_send_data_23_14),
    .I2(n142_6),
    .I3(ff_send_data_23_11) 
);
defparam ff_send_data_23_s4.INIT=16'h4000;
  LUT2 n126_s82 (
    .F(n126_90),
    .I0(n145_7),
    .I1(ff_send_data_23_14) 
);
defparam n126_s82.INIT=4'h8;
  LUT2 n129_s81 (
    .F(n129_89),
    .I0(ff_count[6]),
    .I1(ff_count[7]) 
);
defparam n129_s81.INIT=4'h1;
  LUT4 ff_send_data_23_s6 (
    .F(ff_send_data_23_11),
    .I0(ff_send_data_23_12),
    .I1(ff_state[4]),
    .I2(ff_state[5]),
    .I3(n117_94) 
);
defparam ff_send_data_23_s6.INIT=16'hA82A;
  LUT4 ff_send_data_23_s7 (
    .F(ff_send_data_23_12),
    .I0(ff_count[1]),
    .I1(ff_count[2]),
    .I2(ff_state[0]),
    .I3(ff_count[0]) 
);
defparam ff_send_data_23_s7.INIT=16'h1000;
  LUT4 n146_s5 (
    .F(n146_9),
    .I0(ff_send_data[23]),
    .I1(ff_state[5]),
    .I2(ff_state[4]),
    .I3(ff_state[0]) 
);
defparam n146_s5.INIT=16'h1500;
  LUT4 n122_s82 (
    .F(n122_95),
    .I0(ff_state[0]),
    .I1(n117_94),
    .I2(ff_state[5]),
    .I3(ff_state[4]) 
);
defparam n122_s82.INIT=16'h4555;
  LUT4 ff_send_data_23_s8 (
    .F(ff_send_data_23_14),
    .I0(ff_count[8]),
    .I1(ff_count[9]),
    .I2(ff_count[6]),
    .I3(ff_count[7]) 
);
defparam ff_send_data_23_s8.INIT=16'h0001;
  LUT4 n142_s5 (
    .F(n142_9),
    .I0(ff_count[8]),
    .I1(n145_7),
    .I2(ff_count[6]),
    .I3(ff_count[7]) 
);
defparam n142_s5.INIT=16'h0004;
  LUT3 n145_s5 (
    .F(n145_9),
    .I0(n145_7),
    .I1(ff_send_data_23_14),
    .I2(n142_6) 
);
defparam n145_s5.INIT=8'h80;
  LUT4 n138_s5 (
    .F(n138_9),
    .I0(ff_count[10]),
    .I1(ff_count[11]),
    .I2(n145_7),
    .I3(ff_send_data_23_14) 
);
defparam n138_s5.INIT=16'h1000;
  LUT4 n127_s81 (
    .F(n127_90),
    .I0(n142_6),
    .I1(ff_count[10]),
    .I2(n145_7),
    .I3(ff_send_data_23_14) 
);
defparam n127_s81.INIT=16'h1CCC;
  LUT4 n147_s4 (
    .F(n147_8),
    .I0(ff_count[3]),
    .I1(ff_count[0]),
    .I2(ff_count[1]),
    .I3(ff_count[2]) 
);
defparam n147_s4.INIT=16'h0001;
  LUT3 n337_s2 (
    .F(n337_8),
    .I0(w_led_blue[0]),
    .I1(w_led_wr),
    .I2(n138_6) 
);
defparam n337_s2.INIT=8'h80;
  LUT4 n336_s1 (
    .F(n336_5),
    .I0(w_led_blue[1]),
    .I1(ff_send_data[0]),
    .I2(w_led_wr),
    .I3(n138_6) 
);
defparam n336_s1.INIT=16'hACCC;
  LUT4 n335_s1 (
    .F(n335_5),
    .I0(w_led_blue[2]),
    .I1(ff_send_data[1]),
    .I2(w_led_wr),
    .I3(n138_6) 
);
defparam n335_s1.INIT=16'hACCC;
  LUT4 n334_s1 (
    .F(n334_5),
    .I0(w_led_blue[3]),
    .I1(ff_send_data[2]),
    .I2(w_led_wr),
    .I3(n138_6) 
);
defparam n334_s1.INIT=16'hACCC;
  LUT4 n333_s1 (
    .F(n333_5),
    .I0(w_led_blue[4]),
    .I1(ff_send_data[3]),
    .I2(w_led_wr),
    .I3(n138_6) 
);
defparam n333_s1.INIT=16'hACCC;
  LUT4 n332_s1 (
    .F(n332_5),
    .I0(w_led_blue[5]),
    .I1(ff_send_data[4]),
    .I2(w_led_wr),
    .I3(n138_6) 
);
defparam n332_s1.INIT=16'hACCC;
  LUT4 n331_s1 (
    .F(n331_5),
    .I0(w_led_blue[6]),
    .I1(ff_send_data[5]),
    .I2(w_led_wr),
    .I3(n138_6) 
);
defparam n331_s1.INIT=16'hACCC;
  LUT4 n330_s1 (
    .F(n330_5),
    .I0(w_led_blue[7]),
    .I1(ff_send_data[6]),
    .I2(w_led_wr),
    .I3(n138_6) 
);
defparam n330_s1.INIT=16'hACCC;
  LUT4 n329_s1 (
    .F(n329_5),
    .I0(w_led_red[0]),
    .I1(ff_send_data[7]),
    .I2(w_led_wr),
    .I3(n138_6) 
);
defparam n329_s1.INIT=16'hACCC;
  LUT4 n328_s1 (
    .F(n328_5),
    .I0(w_led_red[1]),
    .I1(ff_send_data[8]),
    .I2(w_led_wr),
    .I3(n138_6) 
);
defparam n328_s1.INIT=16'hACCC;
  LUT4 n327_s1 (
    .F(n327_5),
    .I0(w_led_red[2]),
    .I1(ff_send_data[9]),
    .I2(w_led_wr),
    .I3(n138_6) 
);
defparam n327_s1.INIT=16'hACCC;
  LUT4 n326_s1 (
    .F(n326_5),
    .I0(w_led_red[3]),
    .I1(ff_send_data[10]),
    .I2(w_led_wr),
    .I3(n138_6) 
);
defparam n326_s1.INIT=16'hACCC;
  LUT4 n325_s1 (
    .F(n325_5),
    .I0(w_led_red[4]),
    .I1(ff_send_data[11]),
    .I2(w_led_wr),
    .I3(n138_6) 
);
defparam n325_s1.INIT=16'hACCC;
  LUT4 n324_s1 (
    .F(n324_5),
    .I0(w_led_red[5]),
    .I1(ff_send_data[12]),
    .I2(w_led_wr),
    .I3(n138_6) 
);
defparam n324_s1.INIT=16'hACCC;
  LUT4 n323_s1 (
    .F(n323_5),
    .I0(w_led_red[6]),
    .I1(ff_send_data[13]),
    .I2(w_led_wr),
    .I3(n138_6) 
);
defparam n323_s1.INIT=16'hACCC;
  LUT4 n322_s1 (
    .F(n322_5),
    .I0(w_led_red[7]),
    .I1(ff_send_data[14]),
    .I2(w_led_wr),
    .I3(n138_6) 
);
defparam n322_s1.INIT=16'hACCC;
  LUT4 n321_s1 (
    .F(n321_5),
    .I0(w_led_green[0]),
    .I1(ff_send_data[15]),
    .I2(w_led_wr),
    .I3(n138_6) 
);
defparam n321_s1.INIT=16'hACCC;
  LUT4 n320_s1 (
    .F(n320_5),
    .I0(w_led_green[1]),
    .I1(ff_send_data[16]),
    .I2(w_led_wr),
    .I3(n138_6) 
);
defparam n320_s1.INIT=16'hACCC;
  LUT4 n319_s1 (
    .F(n319_5),
    .I0(w_led_green[2]),
    .I1(ff_send_data[17]),
    .I2(w_led_wr),
    .I3(n138_6) 
);
defparam n319_s1.INIT=16'hACCC;
  LUT4 n318_s1 (
    .F(n318_5),
    .I0(w_led_green[3]),
    .I1(ff_send_data[18]),
    .I2(w_led_wr),
    .I3(n138_6) 
);
defparam n318_s1.INIT=16'hACCC;
  LUT4 n317_s1 (
    .F(n317_5),
    .I0(w_led_green[4]),
    .I1(ff_send_data[19]),
    .I2(w_led_wr),
    .I3(n138_6) 
);
defparam n317_s1.INIT=16'hACCC;
  LUT4 n316_s1 (
    .F(n316_5),
    .I0(w_led_green[5]),
    .I1(ff_send_data[20]),
    .I2(w_led_wr),
    .I3(n138_6) 
);
defparam n316_s1.INIT=16'hACCC;
  LUT4 n315_s1 (
    .F(n315_5),
    .I0(w_led_green[6]),
    .I1(ff_send_data[21]),
    .I2(w_led_wr),
    .I3(n138_6) 
);
defparam n315_s1.INIT=16'hACCC;
  LUT4 n314_s2 (
    .F(n314_6),
    .I0(w_led_green[7]),
    .I1(ff_send_data[22]),
    .I2(w_led_wr),
    .I3(n138_6) 
);
defparam n314_s2.INIT=16'hACCC;
  DFFCE ff_state_5_s0 (
    .Q(ff_state[5]),
    .D(n117_92),
    .CLK(w_video_clk),
    .CE(ff_state_5_8),
    .CLEAR(n36_6) 
);
  DFFCE ff_state_4_s0 (
    .Q(ff_state[4]),
    .D(n118_90),
    .CLK(w_video_clk),
    .CE(ff_state_5_8),
    .CLEAR(n36_6) 
);
  DFFCE ff_state_3_s0 (
    .Q(ff_state[3]),
    .D(n119_90),
    .CLK(w_video_clk),
    .CE(ff_state_5_8),
    .CLEAR(n36_6) 
);
  DFFCE ff_state_2_s0 (
    .Q(ff_state[2]),
    .D(n120_90),
    .CLK(w_video_clk),
    .CE(ff_state_5_8),
    .CLEAR(n36_6) 
);
  DFFCE ff_state_1_s0 (
    .Q(ff_state[1]),
    .D(n121_90),
    .CLK(w_video_clk),
    .CE(ff_state_5_8),
    .CLEAR(n36_6) 
);
  DFFCE ff_state_0_s0 (
    .Q(ff_state[0]),
    .D(n122_95),
    .CLK(w_video_clk),
    .CE(ff_state_5_8),
    .CLEAR(n36_6) 
);
  DFFCE ff_led_s0 (
    .Q(ws2812_led_d),
    .D(n123_82),
    .CLK(w_video_clk),
    .CE(ff_state_5_8),
    .CLEAR(n36_6) 
);
  DFFCE ff_count_11_s1 (
    .Q(ff_count[11]),
    .D(n126_89),
    .CLK(w_video_clk),
    .CE(ff_count_13_7),
    .CLEAR(n36_6) 
);
defparam ff_count_11_s1.INIT=1'b0;
  DFFCE ff_count_10_s1 (
    .Q(ff_count[10]),
    .D(n127_90),
    .CLK(w_video_clk),
    .CE(ff_count_13_7),
    .CLEAR(n36_6) 
);
defparam ff_count_10_s1.INIT=1'b0;
  DFFCE ff_count_8_s1 (
    .Q(ff_count[8]),
    .D(n129_88),
    .CLK(w_video_clk),
    .CE(ff_count_13_7),
    .CLEAR(n36_6) 
);
defparam ff_count_8_s1.INIT=1'b0;
  DFFCE ff_count_7_s1 (
    .Q(ff_count[7]),
    .D(n130_88),
    .CLK(w_video_clk),
    .CE(ff_count_13_7),
    .CLEAR(n36_6) 
);
defparam ff_count_7_s1.INIT=1'b0;
  DFFCE ff_count_3_s1 (
    .Q(ff_count[3]),
    .D(n134_86),
    .CLK(w_video_clk),
    .CE(ff_count_13_7),
    .CLEAR(n36_6) 
);
defparam ff_count_3_s1.INIT=1'b0;
  DFFCE ff_count_1_s1 (
    .Q(ff_count[1]),
    .D(n136_85),
    .CLK(w_video_clk),
    .CE(ff_count_13_7),
    .CLEAR(n36_6) 
);
defparam ff_count_1_s1.INIT=1'b0;
  DFFCE ff_send_data_23_s1 (
    .Q(ff_send_data[23]),
    .D(n314_6),
    .CLK(w_video_clk),
    .CE(ff_send_data_23_8),
    .CLEAR(n36_6) 
);
defparam ff_send_data_23_s1.INIT=1'b0;
  DFFCE ff_send_data_22_s1 (
    .Q(ff_send_data[22]),
    .D(n315_5),
    .CLK(w_video_clk),
    .CE(ff_send_data_23_8),
    .CLEAR(n36_6) 
);
defparam ff_send_data_22_s1.INIT=1'b0;
  DFFCE ff_send_data_21_s1 (
    .Q(ff_send_data[21]),
    .D(n316_5),
    .CLK(w_video_clk),
    .CE(ff_send_data_23_8),
    .CLEAR(n36_6) 
);
defparam ff_send_data_21_s1.INIT=1'b0;
  DFFCE ff_send_data_20_s1 (
    .Q(ff_send_data[20]),
    .D(n317_5),
    .CLK(w_video_clk),
    .CE(ff_send_data_23_8),
    .CLEAR(n36_6) 
);
defparam ff_send_data_20_s1.INIT=1'b0;
  DFFCE ff_send_data_19_s1 (
    .Q(ff_send_data[19]),
    .D(n318_5),
    .CLK(w_video_clk),
    .CE(ff_send_data_23_8),
    .CLEAR(n36_6) 
);
defparam ff_send_data_19_s1.INIT=1'b0;
  DFFCE ff_send_data_18_s1 (
    .Q(ff_send_data[18]),
    .D(n319_5),
    .CLK(w_video_clk),
    .CE(ff_send_data_23_8),
    .CLEAR(n36_6) 
);
defparam ff_send_data_18_s1.INIT=1'b0;
  DFFCE ff_send_data_17_s1 (
    .Q(ff_send_data[17]),
    .D(n320_5),
    .CLK(w_video_clk),
    .CE(ff_send_data_23_8),
    .CLEAR(n36_6) 
);
defparam ff_send_data_17_s1.INIT=1'b0;
  DFFCE ff_send_data_16_s1 (
    .Q(ff_send_data[16]),
    .D(n321_5),
    .CLK(w_video_clk),
    .CE(ff_send_data_23_8),
    .CLEAR(n36_6) 
);
defparam ff_send_data_16_s1.INIT=1'b0;
  DFFCE ff_send_data_15_s1 (
    .Q(ff_send_data[15]),
    .D(n322_5),
    .CLK(w_video_clk),
    .CE(ff_send_data_23_8),
    .CLEAR(n36_6) 
);
defparam ff_send_data_15_s1.INIT=1'b0;
  DFFCE ff_send_data_14_s1 (
    .Q(ff_send_data[14]),
    .D(n323_5),
    .CLK(w_video_clk),
    .CE(ff_send_data_23_8),
    .CLEAR(n36_6) 
);
defparam ff_send_data_14_s1.INIT=1'b0;
  DFFCE ff_send_data_13_s1 (
    .Q(ff_send_data[13]),
    .D(n324_5),
    .CLK(w_video_clk),
    .CE(ff_send_data_23_8),
    .CLEAR(n36_6) 
);
defparam ff_send_data_13_s1.INIT=1'b0;
  DFFCE ff_send_data_12_s1 (
    .Q(ff_send_data[12]),
    .D(n325_5),
    .CLK(w_video_clk),
    .CE(ff_send_data_23_8),
    .CLEAR(n36_6) 
);
defparam ff_send_data_12_s1.INIT=1'b0;
  DFFCE ff_send_data_11_s1 (
    .Q(ff_send_data[11]),
    .D(n326_5),
    .CLK(w_video_clk),
    .CE(ff_send_data_23_8),
    .CLEAR(n36_6) 
);
defparam ff_send_data_11_s1.INIT=1'b0;
  DFFCE ff_send_data_10_s1 (
    .Q(ff_send_data[10]),
    .D(n327_5),
    .CLK(w_video_clk),
    .CE(ff_send_data_23_8),
    .CLEAR(n36_6) 
);
defparam ff_send_data_10_s1.INIT=1'b0;
  DFFCE ff_send_data_9_s1 (
    .Q(ff_send_data[9]),
    .D(n328_5),
    .CLK(w_video_clk),
    .CE(ff_send_data_23_8),
    .CLEAR(n36_6) 
);
defparam ff_send_data_9_s1.INIT=1'b0;
  DFFCE ff_send_data_8_s1 (
    .Q(ff_send_data[8]),
    .D(n329_5),
    .CLK(w_video_clk),
    .CE(ff_send_data_23_8),
    .CLEAR(n36_6) 
);
defparam ff_send_data_8_s1.INIT=1'b0;
  DFFCE ff_send_data_7_s1 (
    .Q(ff_send_data[7]),
    .D(n330_5),
    .CLK(w_video_clk),
    .CE(ff_send_data_23_8),
    .CLEAR(n36_6) 
);
defparam ff_send_data_7_s1.INIT=1'b0;
  DFFCE ff_send_data_6_s1 (
    .Q(ff_send_data[6]),
    .D(n331_5),
    .CLK(w_video_clk),
    .CE(ff_send_data_23_8),
    .CLEAR(n36_6) 
);
defparam ff_send_data_6_s1.INIT=1'b0;
  DFFCE ff_send_data_5_s1 (
    .Q(ff_send_data[5]),
    .D(n332_5),
    .CLK(w_video_clk),
    .CE(ff_send_data_23_8),
    .CLEAR(n36_6) 
);
defparam ff_send_data_5_s1.INIT=1'b0;
  DFFCE ff_send_data_4_s1 (
    .Q(ff_send_data[4]),
    .D(n333_5),
    .CLK(w_video_clk),
    .CE(ff_send_data_23_8),
    .CLEAR(n36_6) 
);
defparam ff_send_data_4_s1.INIT=1'b0;
  DFFCE ff_send_data_3_s1 (
    .Q(ff_send_data[3]),
    .D(n334_5),
    .CLK(w_video_clk),
    .CE(ff_send_data_23_8),
    .CLEAR(n36_6) 
);
defparam ff_send_data_3_s1.INIT=1'b0;
  DFFCE ff_send_data_2_s1 (
    .Q(ff_send_data[2]),
    .D(n335_5),
    .CLK(w_video_clk),
    .CE(ff_send_data_23_8),
    .CLEAR(n36_6) 
);
defparam ff_send_data_2_s1.INIT=1'b0;
  DFFCE ff_send_data_1_s1 (
    .Q(ff_send_data[1]),
    .D(n336_5),
    .CLK(w_video_clk),
    .CE(ff_send_data_23_8),
    .CLEAR(n36_6) 
);
defparam ff_send_data_1_s1.INIT=1'b0;
  DFFCE ff_send_data_0_s1 (
    .Q(ff_send_data[0]),
    .D(n337_8),
    .CLK(w_video_clk),
    .CE(ff_send_data_23_8),
    .CLEAR(n36_6) 
);
defparam ff_send_data_0_s1.INIT=1'b0;
  DFFCE ff_count_13_s1 (
    .Q(ff_count[13]),
    .D(n138_5),
    .CLK(w_video_clk),
    .CE(ff_count_13_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_count_12_s1 (
    .Q(ff_count[12]),
    .D(n139_5),
    .CLK(w_video_clk),
    .CE(ff_count_13_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_count_9_s1 (
    .Q(ff_count[9]),
    .D(n142_5),
    .CLK(w_video_clk),
    .CE(ff_count_13_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_count_6_s1 (
    .Q(ff_count[6]),
    .D(n145_5),
    .CLK(w_video_clk),
    .CE(ff_count_13_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_count_5_s1 (
    .Q(ff_count[5]),
    .D(n146_5),
    .CLK(w_video_clk),
    .CE(ff_count_13_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_count_4_s1 (
    .Q(ff_count[4]),
    .D(n147_5),
    .CLK(w_video_clk),
    .CE(ff_count_13_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_count_2_s1 (
    .Q(ff_count[2]),
    .D(n149_5),
    .CLK(w_video_clk),
    .CE(ff_count_13_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_count_0_s1 (
    .Q(ff_count[0]),
    .D(n151_6),
    .CLK(w_video_clk),
    .CE(ff_count_13_7),
    .CLEAR(n36_6) 
);
  VCC VCC_cZ (
    .V(VCC)
);
  GND GND_cZ (
    .G(GND)
);
endmodule /* ip_ws2812_led */
module vdp_color_bus (
  w_video_clk,
  n36_6,
  w_vdp_enable,
  n520_4,
  n143_4,
  w_vram_addr_set_req,
  ff_prewindow_x,
  w_prewindow_y_sp,
  w_sp_vram_accessing,
  w_prewindow_y,
  reg_r1_disp_on_Z,
  ff_local_dot_counter_x_8_7,
  w_vram_rd_req,
  w_vram_write_req,
  n273_21,
  ff_state_0_14,
  n1786_7,
  w_vdp_mode_is_highres,
  reg_r25_cmd_Z,
  ff_dx_tmp_9_14,
  n1968_7,
  ff_tx_vram_read_en2,
  ff_tx_vram_read_en,
  n1234_12,
  n2386_12,
  n1208_4,
  n1211_4,
  ff_rdata,
  w_vram_address_cpu,
  w_vdpcmd_vram_wdata,
  w_vram_wdata_cpu,
  w_dot_state,
  reg_r0_disp_mode,
  w_vdpcmd_vram_address,
  ff_wait_cnt,
  reg_r1_disp_mode,
  w_eight_dot_state,
  w_vram_address_text12,
  ff_preread_address,
  w_vram_address_graphic123m,
  w_vram_address_graphic4567,
  ff_y_test_address,
  ff_main_state,
  w_dram_oe_n,
  w_dram_we_n,
  w_vdp_command_drive,
  n494_27,
  n754_5,
  n815_4,
  n1413_4,
  n272_6,
  ff_dram_address_16_11,
  ff_dram_address_16_15,
  n781_23,
  w_vdpcmd_vram_read_ack,
  w_vram_write_ack,
  w_vdpcmd_vram_write_ack,
  n914_15,
  n918_10,
  n915_10,
  w_vdpcmd_vram_rdata,
  w_dram_address,
  w_dram_wdata,
  w_vram_data_Z
)
;
input w_video_clk;
input n36_6;
input w_vdp_enable;
input n520_4;
input n143_4;
input w_vram_addr_set_req;
input ff_prewindow_x;
input w_prewindow_y_sp;
input w_sp_vram_accessing;
input w_prewindow_y;
input reg_r1_disp_on_Z;
input ff_local_dot_counter_x_8_7;
input w_vram_rd_req;
input w_vram_write_req;
input n273_21;
input ff_state_0_14;
input n1786_7;
input w_vdp_mode_is_highres;
input reg_r25_cmd_Z;
input ff_dx_tmp_9_14;
input n1968_7;
input ff_tx_vram_read_en2;
input ff_tx_vram_read_en;
input n1234_12;
input n2386_12;
input n1208_4;
input n1211_4;
input [15:0] ff_rdata;
input [16:0] w_vram_address_cpu;
input [7:0] w_vdpcmd_vram_wdata;
input [7:0] w_vram_wdata_cpu;
input [1:0] w_dot_state;
input [3:1] reg_r0_disp_mode;
input [16:0] w_vdpcmd_vram_address;
input [15:15] ff_wait_cnt;
input [1:0] reg_r1_disp_mode;
input [2:0] w_eight_dot_state;
input [16:0] w_vram_address_text12;
input [16:0] ff_preread_address;
input [16:0] w_vram_address_graphic123m;
input [16:0] w_vram_address_graphic4567;
input [16:2] ff_y_test_address;
input [1:0] ff_main_state;
output w_dram_oe_n;
output w_dram_we_n;
output w_vdp_command_drive;
output n494_27;
output n754_5;
output n815_4;
output n1413_4;
output n272_6;
output ff_dram_address_16_11;
output ff_dram_address_16_15;
output n781_23;
output w_vdpcmd_vram_read_ack;
output w_vram_write_ack;
output w_vdpcmd_vram_write_ack;
output n914_15;
output n918_10;
output n915_10;
output [7:0] w_vdpcmd_vram_rdata;
output [16:0] w_dram_address;
output [7:0] w_dram_wdata;
output [7:0] w_vram_data_Z;
wire n272_3;
wire n753_6;
wire n754_4;
wire n755_4;
wire n756_4;
wire n757_4;
wire n758_4;
wire n759_4;
wire n760_4;
wire n761_4;
wire n762_4;
wire n763_4;
wire n764_4;
wire n765_4;
wire n781_5;
wire n782_5;
wire n783_5;
wire n784_5;
wire n785_5;
wire n786_5;
wire n787_5;
wire n788_5;
wire n789_5;
wire n790_5;
wire n791_5;
wire n792_5;
wire n793_5;
wire n794_5;
wire n795_5;
wire n796_5;
wire n797_5;
wire n798_3;
wire n799_3;
wire n800_3;
wire n815_3;
wire n816_3;
wire n817_3;
wire n818_3;
wire n819_3;
wire n820_3;
wire n821_3;
wire n822_3;
wire n1413_3;
wire ff_vram_access_address_16_6;
wire ff_vram_access_address_13_6;
wire ff_dram_address_16_6;
wire n272_4;
wire n272_5;
wire n753_7;
wire n753_8;
wire n753_9;
wire n754_7;
wire n755_5;
wire n755_6;
wire n756_5;
wire n756_6;
wire n757_5;
wire n757_6;
wire n757_7;
wire n758_5;
wire n758_6;
wire n759_5;
wire n759_6;
wire n760_5;
wire n760_6;
wire n761_5;
wire n761_6;
wire n762_5;
wire n762_6;
wire n763_5;
wire n763_6;
wire n764_5;
wire n764_6;
wire n765_5;
wire n766_5;
wire n781_6;
wire n781_7;
wire n781_8;
wire n782_6;
wire n782_7;
wire n783_6;
wire n783_7;
wire n784_6;
wire n784_7;
wire n785_6;
wire n785_7;
wire n786_6;
wire n786_7;
wire n787_6;
wire n787_7;
wire n788_6;
wire n788_7;
wire n789_6;
wire n789_7;
wire n790_6;
wire n790_7;
wire n791_6;
wire n791_7;
wire n792_6;
wire n792_7;
wire n793_6;
wire n793_7;
wire n794_6;
wire n794_7;
wire n795_6;
wire n795_7;
wire n796_6;
wire n796_7;
wire n796_8;
wire n797_6;
wire n797_7;
wire n797_8;
wire n798_4;
wire n799_5;
wire n799_6;
wire n800_5;
wire n1413_5;
wire n1473_4;
wire ff_vram_access_address_16_7;
wire ff_dram_address_16_7;
wire n272_7;
wire n272_8;
wire n272_9;
wire n272_10;
wire n272_11;
wire n753_10;
wire n753_12;
wire n754_9;
wire n755_7;
wire n756_7;
wire n757_9;
wire n757_10;
wire n757_11;
wire n757_12;
wire n758_7;
wire n760_7;
wire n760_9;
wire n762_7;
wire n762_8;
wire n763_7;
wire n765_6;
wire n781_9;
wire n781_10;
wire n781_11;
wire n782_8;
wire n782_9;
wire n782_10;
wire n782_12;
wire n783_8;
wire n783_9;
wire n783_10;
wire n783_12;
wire n784_8;
wire n784_9;
wire n784_10;
wire n784_11;
wire n785_8;
wire n785_9;
wire n785_10;
wire n785_11;
wire n786_8;
wire n786_9;
wire n786_10;
wire n786_11;
wire n787_8;
wire n787_9;
wire n787_10;
wire n787_11;
wire n788_8;
wire n788_9;
wire n788_10;
wire n788_11;
wire n789_8;
wire n789_9;
wire n789_10;
wire n789_11;
wire n790_8;
wire n790_9;
wire n790_10;
wire n790_11;
wire n791_8;
wire n791_9;
wire n791_10;
wire n791_11;
wire n792_8;
wire n792_9;
wire n792_10;
wire n792_11;
wire n793_8;
wire n793_9;
wire n793_10;
wire n793_11;
wire n794_8;
wire n794_9;
wire n794_10;
wire n794_11;
wire n795_8;
wire n795_9;
wire n795_10;
wire n795_11;
wire n796_9;
wire n796_10;
wire n796_12;
wire n797_9;
wire n797_10;
wire n797_11;
wire n798_7;
wire n799_7;
wire n799_8;
wire n1413_6;
wire n1413_7;
wire n1413_8;
wire ff_dram_address_16_10;
wire n272_12;
wire n753_13;
wire n753_14;
wire n753_15;
wire n754_11;
wire n754_12;
wire n781_14;
wire n781_16;
wire n781_17;
wire n782_13;
wire n783_13;
wire n784_12;
wire n785_12;
wire n786_12;
wire n787_12;
wire n788_12;
wire n789_12;
wire n790_12;
wire n791_12;
wire n792_12;
wire n793_12;
wire n794_12;
wire n795_12;
wire n796_13;
wire n797_12;
wire n815_7;
wire n800_8;
wire ff_dram_address_16_13;
wire n754_14;
wire n760_11;
wire n783_16;
wire n782_17;
wire n781_21;
wire n765_9;
wire n763_11;
wire n763_13;
wire n756_10;
wire n755_10;
wire n754_16;
wire n753_17;
wire n796_15;
wire n823_8;
wire n795_15;
wire n794_15;
wire n793_15;
wire n792_15;
wire n791_15;
wire n790_15;
wire n789_15;
wire n788_15;
wire n787_15;
wire n786_15;
wire n785_15;
wire n784_15;
wire n783_18;
wire n782_19;
wire n782_21;
wire n798_9;
wire n754_18;
wire n824_9;
wire n766_7;
wire n757_14;
wire n918_7;
wire n1160_8;
wire n915_7;
wire n914_12;
wire n798_11;
wire n1372_7;
wire n799_10;
wire n800_10;
wire n781_25;
wire ff_vdpcmd_vram_reading_req;
wire w_vram_rd_ack;
wire w_vram_addr_set_ack;
wire [16:0] ff_vram_access_address;
wire VCC;
wire GND;
  LUT3 w_vram_data_Z_7_s (
    .F(w_vram_data_Z[7]),
    .I0(ff_rdata[15]),
    .I1(ff_rdata[7]),
    .I2(w_dram_address[16]) 
);
defparam w_vram_data_Z_7_s.INIT=8'hAC;
  LUT3 w_vram_data_Z_6_s (
    .F(w_vram_data_Z[6]),
    .I0(ff_rdata[6]),
    .I1(ff_rdata[14]),
    .I2(w_dram_address[16]) 
);
defparam w_vram_data_Z_6_s.INIT=8'hCA;
  LUT3 w_vram_data_Z_5_s (
    .F(w_vram_data_Z[5]),
    .I0(ff_rdata[5]),
    .I1(ff_rdata[13]),
    .I2(w_dram_address[16]) 
);
defparam w_vram_data_Z_5_s.INIT=8'hCA;
  LUT3 w_vram_data_Z_4_s (
    .F(w_vram_data_Z[4]),
    .I0(ff_rdata[4]),
    .I1(ff_rdata[12]),
    .I2(w_dram_address[16]) 
);
defparam w_vram_data_Z_4_s.INIT=8'hCA;
  LUT3 w_vram_data_Z_3_s (
    .F(w_vram_data_Z[3]),
    .I0(ff_rdata[3]),
    .I1(ff_rdata[11]),
    .I2(w_dram_address[16]) 
);
defparam w_vram_data_Z_3_s.INIT=8'hCA;
  LUT3 w_vram_data_Z_2_s (
    .F(w_vram_data_Z[2]),
    .I0(ff_rdata[2]),
    .I1(ff_rdata[10]),
    .I2(w_dram_address[16]) 
);
defparam w_vram_data_Z_2_s.INIT=8'hCA;
  LUT3 w_vram_data_Z_1_s (
    .F(w_vram_data_Z[1]),
    .I0(ff_rdata[1]),
    .I1(ff_rdata[9]),
    .I2(w_dram_address[16]) 
);
defparam w_vram_data_Z_1_s.INIT=8'hCA;
  LUT3 w_vram_data_Z_0_s (
    .F(w_vram_data_Z[0]),
    .I0(ff_rdata[0]),
    .I1(ff_rdata[8]),
    .I2(w_dram_address[16]) 
);
defparam w_vram_data_Z_0_s.INIT=8'hCA;
  LUT2 n272_s0 (
    .F(n272_3),
    .I0(n272_4),
    .I1(n272_5) 
);
defparam n272_s0.INIT=4'h4;
  LUT4 n753_s3 (
    .F(n753_6),
    .I0(n753_7),
    .I1(n753_8),
    .I2(ff_vram_access_address[13]),
    .I3(n753_9) 
);
defparam n753_s3.INIT=16'h3C55;
  LUT4 n754_s1 (
    .F(n754_4),
    .I0(n754_5),
    .I1(w_vram_address_cpu[12]),
    .I2(n754_18),
    .I3(n754_7) 
);
defparam n754_s1.INIT=16'hFFF4;
  LUT4 n755_s1 (
    .F(n755_4),
    .I0(n755_5),
    .I1(n755_6),
    .I2(ff_vram_access_address[11]),
    .I3(n753_9) 
);
defparam n755_s1.INIT=16'h3C55;
  LUT4 n756_s1 (
    .F(n756_4),
    .I0(n756_5),
    .I1(ff_vram_access_address[10]),
    .I2(n756_6),
    .I3(n753_9) 
);
defparam n756_s1.INIT=16'h3C55;
  LUT4 n757_s1 (
    .F(n757_4),
    .I0(n757_5),
    .I1(n757_6),
    .I2(n757_7),
    .I3(n757_14) 
);
defparam n757_s1.INIT=16'hD755;
  LUT4 n758_s1 (
    .F(n758_4),
    .I0(n758_5),
    .I1(n758_6),
    .I2(ff_vram_access_address[8]),
    .I3(n753_9) 
);
defparam n758_s1.INIT=16'h3C55;
  LUT4 n759_s1 (
    .F(n759_4),
    .I0(n759_5),
    .I1(ff_vram_access_address[7]),
    .I2(n759_6),
    .I3(n753_9) 
);
defparam n759_s1.INIT=16'h3CAA;
  LUT4 n760_s1 (
    .F(n760_4),
    .I0(w_vram_address_cpu[6]),
    .I1(n760_5),
    .I2(n760_6),
    .I3(n754_5) 
);
defparam n760_s1.INIT=16'hFCFA;
  LUT4 n761_s1 (
    .F(n761_4),
    .I0(n761_5),
    .I1(ff_vram_access_address[5]),
    .I2(n761_6),
    .I3(n753_9) 
);
defparam n761_s1.INIT=16'h3CAA;
  LUT4 n762_s1 (
    .F(n762_4),
    .I0(n762_5),
    .I1(ff_vram_access_address[4]),
    .I2(n762_6),
    .I3(n753_9) 
);
defparam n762_s1.INIT=16'h3CAA;
  LUT4 n763_s1 (
    .F(n763_4),
    .I0(n763_5),
    .I1(n763_6),
    .I2(w_vram_address_cpu[3]),
    .I3(n754_5) 
);
defparam n763_s1.INIT=16'hEEF0;
  LUT4 n764_s1 (
    .F(n764_4),
    .I0(n764_5),
    .I1(ff_vram_access_address[2]),
    .I2(n764_6),
    .I3(n753_9) 
);
defparam n764_s1.INIT=16'h3CAA;
  LUT4 n765_s1 (
    .F(n765_4),
    .I0(n765_5),
    .I1(ff_vram_access_address[0]),
    .I2(ff_vram_access_address[1]),
    .I3(n753_9) 
);
defparam n765_s1.INIT=16'h3CAA;
  LUT4 n781_s2 (
    .F(n781_5),
    .I0(n781_6),
    .I1(n781_7),
    .I2(n781_8),
    .I3(n753_9) 
);
defparam n781_s2.INIT=16'hF0EE;
  LUT3 n782_s2 (
    .F(n782_5),
    .I0(n782_6),
    .I1(n782_7),
    .I2(n754_5) 
);
defparam n782_s2.INIT=8'hCA;
  LUT3 n783_s2 (
    .F(n783_5),
    .I0(n783_6),
    .I1(n783_7),
    .I2(n754_5) 
);
defparam n783_s2.INIT=8'h3A;
  LUT3 n784_s2 (
    .F(n784_5),
    .I0(n784_6),
    .I1(n784_7),
    .I2(n754_5) 
);
defparam n784_s2.INIT=8'hCA;
  LUT3 n785_s2 (
    .F(n785_5),
    .I0(n785_6),
    .I1(n785_7),
    .I2(n754_5) 
);
defparam n785_s2.INIT=8'hCA;
  LUT3 n786_s2 (
    .F(n786_5),
    .I0(n786_6),
    .I1(n786_7),
    .I2(n754_5) 
);
defparam n786_s2.INIT=8'hCA;
  LUT3 n787_s2 (
    .F(n787_5),
    .I0(n787_6),
    .I1(n787_7),
    .I2(n754_5) 
);
defparam n787_s2.INIT=8'hCA;
  LUT3 n788_s2 (
    .F(n788_5),
    .I0(n788_6),
    .I1(n788_7),
    .I2(n754_5) 
);
defparam n788_s2.INIT=8'h3A;
  LUT3 n789_s2 (
    .F(n789_5),
    .I0(n789_6),
    .I1(n789_7),
    .I2(n754_5) 
);
defparam n789_s2.INIT=8'hCA;
  LUT3 n790_s2 (
    .F(n790_5),
    .I0(n790_6),
    .I1(n790_7),
    .I2(n754_5) 
);
defparam n790_s2.INIT=8'hCA;
  LUT3 n791_s2 (
    .F(n791_5),
    .I0(n791_6),
    .I1(n791_7),
    .I2(n754_5) 
);
defparam n791_s2.INIT=8'hCA;
  LUT3 n792_s2 (
    .F(n792_5),
    .I0(n792_6),
    .I1(n792_7),
    .I2(n754_5) 
);
defparam n792_s2.INIT=8'h3A;
  LUT3 n793_s2 (
    .F(n793_5),
    .I0(n793_6),
    .I1(n793_7),
    .I2(n754_5) 
);
defparam n793_s2.INIT=8'hCA;
  LUT3 n794_s2 (
    .F(n794_5),
    .I0(n794_6),
    .I1(n794_7),
    .I2(n754_5) 
);
defparam n794_s2.INIT=8'hCA;
  LUT3 n795_s2 (
    .F(n795_5),
    .I0(n795_6),
    .I1(n795_7),
    .I2(n754_5) 
);
defparam n795_s2.INIT=8'hCA;
  LUT4 n796_s2 (
    .F(n796_5),
    .I0(n796_6),
    .I1(n796_7),
    .I2(n796_8),
    .I3(n754_5) 
);
defparam n796_s2.INIT=16'hF0EE;
  LUT4 n797_s2 (
    .F(n797_5),
    .I0(n797_6),
    .I1(n797_7),
    .I2(n797_8),
    .I3(n754_5) 
);
defparam n797_s2.INIT=16'hF0EE;
  LUT4 n798_s0 (
    .F(n798_3),
    .I0(w_vram_address_cpu[16]),
    .I1(n798_4),
    .I2(n798_9),
    .I3(n754_5) 
);
defparam n798_s0.INIT=16'h030A;
  LUT4 n799_s0 (
    .F(n799_3),
    .I0(n799_10),
    .I1(n799_5),
    .I2(n799_6),
    .I3(n753_9) 
);
defparam n799_s0.INIT=16'h0FEE;
  LUT4 n800_s0 (
    .F(n800_3),
    .I0(n800_10),
    .I1(n800_5),
    .I2(n800_8),
    .I3(n753_9) 
);
defparam n800_s0.INIT=16'h0FEE;
  LUT4 n815_s0 (
    .F(n815_3),
    .I0(w_vdpcmd_vram_wdata[7]),
    .I1(n815_4),
    .I2(w_vram_wdata_cpu[7]),
    .I3(n753_9) 
);
defparam n815_s0.INIT=16'hF888;
  LUT4 n816_s0 (
    .F(n816_3),
    .I0(w_vdpcmd_vram_wdata[6]),
    .I1(n815_4),
    .I2(w_vram_wdata_cpu[6]),
    .I3(n753_9) 
);
defparam n816_s0.INIT=16'hF888;
  LUT4 n817_s0 (
    .F(n817_3),
    .I0(w_vdpcmd_vram_wdata[5]),
    .I1(n815_4),
    .I2(w_vram_wdata_cpu[5]),
    .I3(n753_9) 
);
defparam n817_s0.INIT=16'hF888;
  LUT4 n818_s0 (
    .F(n818_3),
    .I0(w_vdpcmd_vram_wdata[4]),
    .I1(n815_4),
    .I2(w_vram_wdata_cpu[4]),
    .I3(n753_9) 
);
defparam n818_s0.INIT=16'hF888;
  LUT4 n819_s0 (
    .F(n819_3),
    .I0(w_vdpcmd_vram_wdata[3]),
    .I1(n815_4),
    .I2(w_vram_wdata_cpu[3]),
    .I3(n753_9) 
);
defparam n819_s0.INIT=16'hF888;
  LUT4 n820_s0 (
    .F(n820_3),
    .I0(w_vdpcmd_vram_wdata[2]),
    .I1(n815_4),
    .I2(w_vram_wdata_cpu[2]),
    .I3(n753_9) 
);
defparam n820_s0.INIT=16'hF888;
  LUT4 n821_s0 (
    .F(n821_3),
    .I0(w_vdpcmd_vram_wdata[1]),
    .I1(n815_4),
    .I2(w_vram_wdata_cpu[1]),
    .I3(n753_9) 
);
defparam n821_s0.INIT=16'hF888;
  LUT4 n822_s0 (
    .F(n822_3),
    .I0(w_vdpcmd_vram_wdata[0]),
    .I1(n815_4),
    .I2(w_vram_wdata_cpu[0]),
    .I3(n753_9) 
);
defparam n822_s0.INIT=16'hF888;
  LUT4 n1413_s0 (
    .F(n1413_3),
    .I0(n1413_4),
    .I1(n272_5),
    .I2(w_vdp_enable),
    .I3(n1413_5) 
);
defparam n1413_s0.INIT=16'h4000;
  LUT2 n494_s23 (
    .F(n494_27),
    .I0(w_dot_state[0]),
    .I1(w_dot_state[1]) 
);
defparam n494_s23.INIT=4'hB;
  LUT4 ff_vram_access_address_16_s2 (
    .F(ff_vram_access_address_16_6),
    .I0(reg_r0_disp_mode[2]),
    .I1(reg_r0_disp_mode[3]),
    .I2(ff_vram_access_address_16_7),
    .I3(ff_vram_access_address_13_6) 
);
defparam ff_vram_access_address_16_s2.INIT=16'hEF00;
  LUT4 ff_vram_access_address_13_s2 (
    .F(ff_vram_access_address_13_6),
    .I0(n1473_4),
    .I1(n520_4),
    .I2(w_vdp_enable),
    .I3(n754_5) 
);
defparam ff_vram_access_address_13_s2.INIT=16'hF444;
  LUT4 ff_dram_address_16_s3 (
    .F(ff_dram_address_16_6),
    .I0(n494_27),
    .I1(ff_dram_address_16_7),
    .I2(n754_5),
    .I3(w_vdp_enable) 
);
defparam ff_dram_address_16_s3.INIT=16'hF100;
  LUT4 n272_s1 (
    .F(n272_4),
    .I0(n272_6),
    .I1(n143_4),
    .I2(n272_7),
    .I3(n272_8) 
);
defparam n272_s1.INIT=16'h7000;
  LUT4 n272_s2 (
    .F(n272_5),
    .I0(n272_9),
    .I1(n272_10),
    .I2(n494_27),
    .I3(n272_11) 
);
defparam n272_s2.INIT=16'h000D;
  LUT4 n753_s4 (
    .F(n753_7),
    .I0(w_vram_address_cpu[13]),
    .I1(n753_10),
    .I2(n753_17),
    .I3(n757_14) 
);
defparam n753_s4.INIT=16'h3C55;
  LUT2 n753_s5 (
    .F(n753_8),
    .I0(ff_vram_access_address[12]),
    .I1(n753_12) 
);
defparam n753_s5.INIT=4'h8;
  LUT2 n753_s6 (
    .F(n753_9),
    .I0(n1413_4),
    .I1(n754_5) 
);
defparam n753_s6.INIT=4'h4;
  LUT4 n754_s2 (
    .F(n754_5),
    .I0(n272_9),
    .I1(n272_10),
    .I2(n272_4),
    .I3(n272_11) 
);
defparam n754_s2.INIT=16'h0D00;
  LUT4 n754_s4 (
    .F(n754_7),
    .I0(n754_14),
    .I1(n754_9),
    .I2(n754_16),
    .I3(n757_14) 
);
defparam n754_s4.INIT=16'h8700;
  LUT4 n755_s2 (
    .F(n755_5),
    .I0(w_vram_address_cpu[11]),
    .I1(n755_7),
    .I2(n755_10),
    .I3(n757_14) 
);
defparam n755_s2.INIT=16'h3C55;
  LUT2 n755_s3 (
    .F(n755_6),
    .I0(ff_vram_access_address[10]),
    .I1(n756_6) 
);
defparam n755_s3.INIT=4'h8;
  LUT4 n756_s2 (
    .F(n756_5),
    .I0(w_vram_address_cpu[10]),
    .I1(n756_7),
    .I2(n756_10),
    .I3(n757_14) 
);
defparam n756_s2.INIT=16'h3C55;
  LUT4 n756_s3 (
    .F(n756_6),
    .I0(ff_vram_access_address[9]),
    .I1(ff_vram_access_address[8]),
    .I2(ff_vram_access_address[7]),
    .I3(n759_6) 
);
defparam n756_s3.INIT=16'h8000;
  LUT4 n757_s2 (
    .F(n757_5),
    .I0(n757_9),
    .I1(n1413_4),
    .I2(w_vram_address_cpu[9]),
    .I3(n754_5) 
);
defparam n757_s2.INIT=16'hDD0F;
  LUT3 n757_s3 (
    .F(n757_6),
    .I0(n757_10),
    .I1(n757_11),
    .I2(n754_14) 
);
defparam n757_s3.INIT=8'h10;
  LUT4 n757_s4 (
    .F(n757_7),
    .I0(ff_vram_access_address[9]),
    .I1(w_vram_address_cpu[9]),
    .I2(w_vram_addr_set_req),
    .I3(w_vram_addr_set_ack) 
);
defparam n757_s4.INIT=16'h5335;
  LUT4 n758_s2 (
    .F(n758_5),
    .I0(w_vram_address_cpu[8]),
    .I1(n758_7),
    .I2(n757_10),
    .I3(n757_14) 
);
defparam n758_s2.INIT=16'h3C55;
  LUT2 n758_s3 (
    .F(n758_6),
    .I0(ff_vram_access_address[7]),
    .I1(n759_6) 
);
defparam n758_s3.INIT=4'h8;
  LUT4 n759_s2 (
    .F(n759_5),
    .I0(w_vram_address_cpu[7]),
    .I1(n757_11),
    .I2(n754_14),
    .I3(n757_14) 
);
defparam n759_s2.INIT=16'hC3AA;
  LUT4 n759_s3 (
    .F(n759_6),
    .I0(ff_vram_access_address[6]),
    .I1(ff_vram_access_address[5]),
    .I2(ff_vram_access_address[4]),
    .I3(n762_6) 
);
defparam n759_s3.INIT=16'h8000;
  LUT4 n760_s2 (
    .F(n760_5),
    .I0(n760_7),
    .I1(n760_11),
    .I2(n757_12),
    .I3(n760_9) 
);
defparam n760_s2.INIT=16'h40B0;
  LUT4 n760_s3 (
    .F(n760_6),
    .I0(ff_vram_access_address[5]),
    .I1(n761_6),
    .I2(ff_vram_access_address[6]),
    .I3(n753_9) 
);
defparam n760_s3.INIT=16'h7800;
  LUT4 n761_s2 (
    .F(n761_5),
    .I0(w_vram_address_cpu[5]),
    .I1(n760_7),
    .I2(n760_11),
    .I3(n757_14) 
);
defparam n761_s2.INIT=16'hC3AA;
  LUT2 n761_s3 (
    .F(n761_6),
    .I0(ff_vram_access_address[4]),
    .I1(n762_6) 
);
defparam n761_s3.INIT=4'h8;
  LUT4 n762_s2 (
    .F(n762_5),
    .I0(w_vram_address_cpu[4]),
    .I1(n762_7),
    .I2(n762_8),
    .I3(n757_14) 
);
defparam n762_s2.INIT=16'hC3AA;
  LUT4 n762_s3 (
    .F(n762_6),
    .I0(ff_vram_access_address[0]),
    .I1(ff_vram_access_address[3]),
    .I2(ff_vram_access_address[2]),
    .I3(ff_vram_access_address[1]) 
);
defparam n762_s3.INIT=16'h8000;
  LUT4 n763_s2 (
    .F(n763_5),
    .I0(ff_vram_access_address[2]),
    .I1(n764_6),
    .I2(n1413_4),
    .I3(ff_vram_access_address[3]) 
);
defparam n763_s2.INIT=16'h0708;
  LUT4 n763_s3 (
    .F(n763_6),
    .I0(n763_7),
    .I1(n763_13),
    .I2(n757_12),
    .I3(n763_11) 
);
defparam n763_s3.INIT=16'h20D0;
  LUT4 n764_s2 (
    .F(n764_5),
    .I0(w_vram_address_cpu[2]),
    .I1(n763_7),
    .I2(n763_13),
    .I3(n757_14) 
);
defparam n764_s2.INIT=16'hC3AA;
  LUT2 n764_s3 (
    .F(n764_6),
    .I0(ff_vram_access_address[0]),
    .I1(ff_vram_access_address[1]) 
);
defparam n764_s3.INIT=4'h8;
  LUT4 n765_s2 (
    .F(n765_5),
    .I0(w_vram_address_cpu[1]),
    .I1(n765_6),
    .I2(n765_9),
    .I3(n757_14) 
);
defparam n765_s2.INIT=16'h3CAA;
  LUT3 n766_s2 (
    .F(n766_5),
    .I0(n765_6),
    .I1(w_vram_address_cpu[0]),
    .I2(n757_14) 
);
defparam n766_s2.INIT=8'hAC;
  LUT4 n781_s3 (
    .F(n781_6),
    .I0(n781_9),
    .I1(n781_10),
    .I2(n757_14),
    .I3(n781_11) 
);
defparam n781_s3.INIT=16'h0C0A;
  LUT4 n781_s4 (
    .F(n781_7),
    .I0(n781_21),
    .I1(n765_6),
    .I2(n781_23),
    .I3(n757_14) 
);
defparam n781_s4.INIT=16'h3500;
  LUT3 n781_s5 (
    .F(n781_8),
    .I0(ff_vram_access_address[0]),
    .I1(ff_vram_access_address[16]),
    .I2(n781_23) 
);
defparam n781_s5.INIT=8'hAC;
  LUT4 n782_s3 (
    .F(n782_6),
    .I0(n782_8),
    .I1(n782_9),
    .I2(n782_10),
    .I3(n781_11) 
);
defparam n782_s3.INIT=16'hF0EE;
  LUT4 n782_s4 (
    .F(n782_7),
    .I0(n782_17),
    .I1(n781_21),
    .I2(n757_12),
    .I3(n782_12) 
);
defparam n782_s4.INIT=16'h5F30;
  LUT4 n783_s3 (
    .F(n783_6),
    .I0(n783_8),
    .I1(n783_9),
    .I2(n783_10),
    .I3(n781_11) 
);
defparam n783_s3.INIT=16'hF0EE;
  LUT4 n783_s4 (
    .F(n783_7),
    .I0(n783_16),
    .I1(n782_17),
    .I2(n757_12),
    .I3(n783_12) 
);
defparam n783_s4.INIT=16'hC0AF;
  LUT4 n784_s3 (
    .F(n784_6),
    .I0(n784_8),
    .I1(n784_9),
    .I2(n784_10),
    .I3(n781_11) 
);
defparam n784_s3.INIT=16'hF0EE;
  LUT4 n784_s4 (
    .F(n784_7),
    .I0(n783_16),
    .I1(n753_17),
    .I2(n757_12),
    .I3(n784_11) 
);
defparam n784_s4.INIT=16'h5F30;
  LUT4 n785_s3 (
    .F(n785_6),
    .I0(n785_8),
    .I1(n785_9),
    .I2(n785_10),
    .I3(n781_11) 
);
defparam n785_s3.INIT=16'h0FEE;
  LUT4 n785_s4 (
    .F(n785_7),
    .I0(n753_17),
    .I1(n754_16),
    .I2(n757_12),
    .I3(n785_11) 
);
defparam n785_s4.INIT=16'h305F;
  LUT4 n786_s3 (
    .F(n786_6),
    .I0(n786_8),
    .I1(n786_9),
    .I2(n786_10),
    .I3(n781_11) 
);
defparam n786_s3.INIT=16'h0FEE;
  LUT4 n786_s4 (
    .F(n786_7),
    .I0(n754_16),
    .I1(n755_10),
    .I2(n757_12),
    .I3(n786_11) 
);
defparam n786_s4.INIT=16'h305F;
  LUT4 n787_s3 (
    .F(n787_6),
    .I0(n787_8),
    .I1(n787_9),
    .I2(n787_10),
    .I3(n781_11) 
);
defparam n787_s3.INIT=16'h0FEE;
  LUT4 n787_s4 (
    .F(n787_7),
    .I0(n756_10),
    .I1(n755_10),
    .I2(n757_12),
    .I3(n787_11) 
);
defparam n787_s4.INIT=16'h305F;
  LUT4 n788_s3 (
    .F(n788_6),
    .I0(n788_8),
    .I1(n788_9),
    .I2(n788_10),
    .I3(n781_11) 
);
defparam n788_s3.INIT=16'h0FEE;
  LUT4 n788_s4 (
    .F(n788_7),
    .I0(n756_10),
    .I1(n757_7),
    .I2(n757_12),
    .I3(n788_11) 
);
defparam n788_s4.INIT=16'hAFC0;
  LUT4 n789_s3 (
    .F(n789_6),
    .I0(n789_8),
    .I1(n789_9),
    .I2(n789_10),
    .I3(n781_11) 
);
defparam n789_s3.INIT=16'hF0EE;
  LUT4 n789_s4 (
    .F(n789_7),
    .I0(n757_10),
    .I1(n757_7),
    .I2(n757_12),
    .I3(n789_11) 
);
defparam n789_s4.INIT=16'h5F30;
  LUT4 n790_s3 (
    .F(n790_6),
    .I0(n790_8),
    .I1(n790_9),
    .I2(n790_10),
    .I3(n781_11) 
);
defparam n790_s3.INIT=16'h0FEE;
  LUT4 n790_s4 (
    .F(n790_7),
    .I0(n757_11),
    .I1(n757_10),
    .I2(n757_12),
    .I3(n790_11) 
);
defparam n790_s4.INIT=16'h305F;
  LUT4 n791_s3 (
    .F(n791_6),
    .I0(n791_8),
    .I1(n791_9),
    .I2(n791_10),
    .I3(n781_11) 
);
defparam n791_s3.INIT=16'h0FEE;
  LUT4 n791_s4 (
    .F(n791_7),
    .I0(n760_9),
    .I1(n757_11),
    .I2(n757_12),
    .I3(n791_11) 
);
defparam n791_s4.INIT=16'h305F;
  LUT4 n792_s3 (
    .F(n792_6),
    .I0(n792_8),
    .I1(n792_9),
    .I2(n792_10),
    .I3(n781_11) 
);
defparam n792_s3.INIT=16'h0FEE;
  LUT4 n792_s4 (
    .F(n792_7),
    .I0(n760_7),
    .I1(n760_9),
    .I2(n757_12),
    .I3(n792_11) 
);
defparam n792_s4.INIT=16'hAFC0;
  LUT4 n793_s3 (
    .F(n793_6),
    .I0(n793_8),
    .I1(n793_9),
    .I2(n793_10),
    .I3(n781_11) 
);
defparam n793_s3.INIT=16'hF0EE;
  LUT4 n793_s4 (
    .F(n793_7),
    .I0(n762_8),
    .I1(n760_7),
    .I2(n757_12),
    .I3(n793_11) 
);
defparam n793_s4.INIT=16'h5F30;
  LUT4 n794_s3 (
    .F(n794_6),
    .I0(n794_8),
    .I1(n794_9),
    .I2(n794_10),
    .I3(n781_11) 
);
defparam n794_s3.INIT=16'h0FEE;
  LUT4 n794_s4 (
    .F(n794_7),
    .I0(n762_8),
    .I1(n763_11),
    .I2(n757_12),
    .I3(n794_11) 
);
defparam n794_s4.INIT=16'h305F;
  LUT4 n795_s3 (
    .F(n795_6),
    .I0(n795_8),
    .I1(n795_9),
    .I2(n795_10),
    .I3(n781_11) 
);
defparam n795_s3.INIT=16'h0FEE;
  LUT4 n795_s4 (
    .F(n795_7),
    .I0(n763_13),
    .I1(n763_11),
    .I2(n757_12),
    .I3(n795_11) 
);
defparam n795_s4.INIT=16'h305F;
  LUT4 n796_s3 (
    .F(n796_6),
    .I0(n796_9),
    .I1(n796_10),
    .I2(n781_11),
    .I3(n796_15) 
);
defparam n796_s3.INIT=16'h0305;
  LUT4 n796_s4 (
    .F(n796_7),
    .I0(w_vdpcmd_vram_address[1]),
    .I1(w_vdpcmd_vram_address[2]),
    .I2(n781_23),
    .I3(n781_11) 
);
defparam n796_s4.INIT=16'hCA00;
  LUT4 n796_s5 (
    .F(n796_8),
    .I0(n763_13),
    .I1(n765_9),
    .I2(n757_12),
    .I3(n796_12) 
);
defparam n796_s5.INIT=16'h305F;
  LUT4 n797_s3 (
    .F(n797_6),
    .I0(n797_9),
    .I1(n797_10),
    .I2(n781_11),
    .I3(n796_15) 
);
defparam n797_s3.INIT=16'h0C05;
  LUT4 n797_s4 (
    .F(n797_7),
    .I0(w_vdpcmd_vram_address[1]),
    .I1(w_vdpcmd_vram_address[0]),
    .I2(n781_23),
    .I3(n781_11) 
);
defparam n797_s4.INIT=16'hAC00;
  LUT4 n797_s5 (
    .F(n797_8),
    .I0(n765_9),
    .I1(ff_vram_access_address[1]),
    .I2(n781_23),
    .I3(n797_11) 
);
defparam n797_s5.INIT=16'h5FC0;
  LUT4 n798_s1 (
    .F(n798_4),
    .I0(n753_10),
    .I1(n798_11),
    .I2(n757_12),
    .I3(n781_21) 
);
defparam n798_s1.INIT=16'h7080;
  LUT4 n799_s2 (
    .F(n799_5),
    .I0(n753_10),
    .I1(n799_7),
    .I2(n782_17),
    .I3(n757_14) 
);
defparam n799_s2.INIT=16'h8700;
  LUT3 n799_s3 (
    .F(n799_6),
    .I0(ff_vram_access_address[14]),
    .I1(n799_8),
    .I2(ff_vram_access_address[15]) 
);
defparam n799_s3.INIT=8'h87;
  LUT4 n800_s2 (
    .F(n800_5),
    .I0(n753_10),
    .I1(n753_17),
    .I2(n783_16),
    .I3(n757_14) 
);
defparam n800_s2.INIT=16'h2D00;
  LUT4 n815_s1 (
    .F(n815_4),
    .I0(n494_27),
    .I1(n815_7),
    .I2(n1413_5),
    .I3(n1413_4) 
);
defparam n815_s1.INIT=16'h0100;
  LUT4 n1413_s1 (
    .F(n1413_4),
    .I0(n1413_6),
    .I1(n1413_7),
    .I2(n272_4),
    .I3(n757_12) 
);
defparam n1413_s1.INIT=16'h0D00;
  LUT4 n1413_s2 (
    .F(n1413_5),
    .I0(ff_wait_cnt[15]),
    .I1(n1413_8),
    .I2(n1413_7),
    .I3(n272_4) 
);
defparam n1413_s2.INIT=16'h00DF;
  LUT2 n1473_s1 (
    .F(n1473_4),
    .I0(w_vram_addr_set_req),
    .I1(w_vram_addr_set_ack) 
);
defparam n1473_s1.INIT=4'h9;
  LUT3 ff_vram_access_address_16_s3 (
    .F(ff_vram_access_address_16_7),
    .I0(reg_r1_disp_mode[0]),
    .I1(reg_r1_disp_mode[1]),
    .I2(n754_5) 
);
defparam ff_vram_access_address_16_s3.INIT=8'h70;
  LUT4 ff_dram_address_16_s4 (
    .F(ff_dram_address_16_7),
    .I0(ff_dram_address_16_15),
    .I1(ff_dram_address_16_13),
    .I2(n781_23),
    .I3(ff_dram_address_16_10) 
);
defparam ff_dram_address_16_s4.INIT=16'h0100;
  LUT2 n272_s3 (
    .F(n272_6),
    .I0(reg_r1_disp_mode[0]),
    .I1(reg_r1_disp_mode[1]) 
);
defparam n272_s3.INIT=4'h4;
  LUT4 n272_s4 (
    .F(n272_7),
    .I0(w_eight_dot_state[0]),
    .I1(ff_prewindow_x),
    .I2(w_eight_dot_state[1]),
    .I3(w_eight_dot_state[2]) 
);
defparam n272_s4.INIT=16'h0B33;
  LUT2 n272_s5 (
    .F(n272_8),
    .I0(w_prewindow_y_sp),
    .I1(w_sp_vram_accessing) 
);
defparam n272_s5.INIT=4'h8;
  LUT3 n272_s6 (
    .F(n272_9),
    .I0(w_prewindow_y),
    .I1(ff_prewindow_x),
    .I2(reg_r1_disp_on_Z) 
);
defparam n272_s6.INIT=8'h80;
  LUT4 n272_s7 (
    .F(n272_10),
    .I0(n272_12),
    .I1(n272_6),
    .I2(n143_4),
    .I3(ff_local_dot_counter_x_8_7) 
);
defparam n272_s7.INIT=16'hBF00;
  LUT4 n272_s8 (
    .F(n272_11),
    .I0(n757_12),
    .I1(w_vram_rd_req),
    .I2(w_vram_rd_ack),
    .I3(n494_27) 
);
defparam n272_s8.INIT=16'h007D;
  LUT4 n753_s7 (
    .F(n753_10),
    .I0(n753_13),
    .I1(n755_10),
    .I2(n754_16),
    .I3(n762_7) 
);
defparam n753_s7.INIT=16'h0200;
  LUT4 n753_s9 (
    .F(n753_12),
    .I0(n753_14),
    .I1(ff_vram_access_address[11]),
    .I2(n762_6),
    .I3(n753_15) 
);
defparam n753_s9.INIT=16'h8000;
  LUT3 n754_s6 (
    .F(n754_9),
    .I0(n755_10),
    .I1(n754_12),
    .I2(n756_10) 
);
defparam n754_s6.INIT=8'h04;
  LUT4 n755_s4 (
    .F(n755_7),
    .I0(n754_12),
    .I1(n762_7),
    .I2(n754_11),
    .I3(n756_10) 
);
defparam n755_s4.INIT=16'h0080;
  LUT3 n756_s4 (
    .F(n756_7),
    .I0(n754_12),
    .I1(n762_7),
    .I2(n754_11) 
);
defparam n756_s4.INIT=8'h80;
  LUT4 n757_s6 (
    .F(n757_9),
    .I0(ff_vram_access_address[8]),
    .I1(ff_vram_access_address[7]),
    .I2(n759_6),
    .I3(ff_vram_access_address[9]) 
);
defparam n757_s6.INIT=16'h7F80;
  LUT4 n757_s7 (
    .F(n757_10),
    .I0(ff_vram_access_address[8]),
    .I1(w_vram_address_cpu[8]),
    .I2(w_vram_addr_set_req),
    .I3(w_vram_addr_set_ack) 
);
defparam n757_s7.INIT=16'h5335;
  LUT4 n757_s8 (
    .F(n757_11),
    .I0(ff_vram_access_address[7]),
    .I1(w_vram_address_cpu[7]),
    .I2(w_vram_addr_set_req),
    .I3(w_vram_addr_set_ack) 
);
defparam n757_s8.INIT=16'h5335;
  LUT2 n757_s9 (
    .F(n757_12),
    .I0(w_vram_write_req),
    .I1(w_vram_write_ack) 
);
defparam n757_s9.INIT=4'h9;
  LUT3 n758_s4 (
    .F(n758_7),
    .I0(n757_11),
    .I1(n762_7),
    .I2(n754_11) 
);
defparam n758_s4.INIT=8'h40;
  LUT4 n760_s4 (
    .F(n760_7),
    .I0(ff_vram_access_address[5]),
    .I1(w_vram_address_cpu[5]),
    .I2(w_vram_addr_set_req),
    .I3(w_vram_addr_set_ack) 
);
defparam n760_s4.INIT=16'h5335;
  LUT4 n760_s6 (
    .F(n760_9),
    .I0(ff_vram_access_address[6]),
    .I1(w_vram_address_cpu[6]),
    .I2(w_vram_addr_set_req),
    .I3(w_vram_addr_set_ack) 
);
defparam n760_s6.INIT=16'h5335;
  LUT3 n762_s4 (
    .F(n762_7),
    .I0(n763_7),
    .I1(n763_11),
    .I2(n763_13) 
);
defparam n762_s4.INIT=8'h02;
  LUT4 n762_s5 (
    .F(n762_8),
    .I0(ff_vram_access_address[4]),
    .I1(w_vram_address_cpu[4]),
    .I2(w_vram_addr_set_req),
    .I3(w_vram_addr_set_ack) 
);
defparam n762_s5.INIT=16'h5335;
  LUT4 n763_s4 (
    .F(n763_7),
    .I0(w_vram_address_cpu[1]),
    .I1(ff_vram_access_address[1]),
    .I2(n1473_4),
    .I3(n765_6) 
);
defparam n763_s4.INIT=16'h00CA;
  LUT4 n765_s3 (
    .F(n765_6),
    .I0(ff_vram_access_address[0]),
    .I1(w_vram_address_cpu[0]),
    .I2(w_vram_addr_set_req),
    .I3(w_vram_addr_set_ack) 
);
defparam n765_s3.INIT=16'h5335;
  LUT4 n781_s6 (
    .F(n781_9),
    .I0(n781_14),
    .I1(n781_25),
    .I2(n781_16),
    .I3(n796_15) 
);
defparam n781_s6.INIT=16'h0FEE;
  LUT3 n781_s7 (
    .F(n781_10),
    .I0(w_vdpcmd_vram_address[0]),
    .I1(w_vdpcmd_vram_address[16]),
    .I2(n781_23) 
);
defparam n781_s7.INIT=8'hAC;
  LUT3 n781_s8 (
    .F(n781_11),
    .I0(n1413_4),
    .I1(n1413_5),
    .I2(n272_5) 
);
defparam n781_s8.INIT=8'h60;
  LUT4 n782_s5 (
    .F(n782_8),
    .I0(w_vram_address_text12[15]),
    .I1(n782_13),
    .I2(n796_15),
    .I3(ff_dram_address_16_15) 
);
defparam n782_s5.INIT=16'h0A0C;
  LUT4 n782_s6 (
    .F(n782_9),
    .I0(n782_21),
    .I1(n782_19),
    .I2(n781_17),
    .I3(n796_15) 
);
defparam n782_s6.INIT=16'h3500;
  LUT3 n782_s7 (
    .F(n782_10),
    .I0(w_vdpcmd_vram_address[15]),
    .I1(w_vdpcmd_vram_address[16]),
    .I2(n781_23) 
);
defparam n782_s7.INIT=8'hCA;
  LUT4 n782_s9 (
    .F(n782_12),
    .I0(ff_vram_access_address[15]),
    .I1(ff_vram_access_address[16]),
    .I2(n757_12),
    .I3(n781_23) 
);
defparam n782_s9.INIT=16'h0CFA;
  LUT4 n783_s5 (
    .F(n783_8),
    .I0(w_vram_address_text12[14]),
    .I1(n783_13),
    .I2(n796_15),
    .I3(ff_dram_address_16_15) 
);
defparam n783_s5.INIT=16'h0A0C;
  LUT4 n783_s6 (
    .F(n783_9),
    .I0(n783_18),
    .I1(n782_21),
    .I2(n781_17),
    .I3(n796_15) 
);
defparam n783_s6.INIT=16'h3500;
  LUT3 n783_s7 (
    .F(n783_10),
    .I0(w_vdpcmd_vram_address[14]),
    .I1(w_vdpcmd_vram_address[15]),
    .I2(n781_23) 
);
defparam n783_s7.INIT=8'hCA;
  LUT4 n783_s9 (
    .F(n783_12),
    .I0(ff_vram_access_address[15]),
    .I1(ff_vram_access_address[14]),
    .I2(n757_12),
    .I3(n781_23) 
);
defparam n783_s9.INIT=16'hFA0C;
  LUT4 n784_s5 (
    .F(n784_8),
    .I0(w_vram_address_text12[13]),
    .I1(n784_12),
    .I2(n796_15),
    .I3(ff_dram_address_16_15) 
);
defparam n784_s5.INIT=16'h0A03;
  LUT4 n784_s6 (
    .F(n784_9),
    .I0(n784_15),
    .I1(n783_18),
    .I2(n781_17),
    .I3(n796_15) 
);
defparam n784_s6.INIT=16'h3500;
  LUT3 n784_s7 (
    .F(n784_10),
    .I0(w_vdpcmd_vram_address[13]),
    .I1(w_vdpcmd_vram_address[14]),
    .I2(n781_23) 
);
defparam n784_s7.INIT=8'hCA;
  LUT4 n784_s8 (
    .F(n784_11),
    .I0(ff_vram_access_address[14]),
    .I1(ff_vram_access_address[13]),
    .I2(n757_12),
    .I3(n781_23) 
);
defparam n784_s8.INIT=16'hFA0C;
  LUT4 n785_s5 (
    .F(n785_8),
    .I0(w_vram_address_text12[12]),
    .I1(n785_12),
    .I2(n796_15),
    .I3(ff_dram_address_16_15) 
);
defparam n785_s5.INIT=16'h0A0C;
  LUT4 n785_s6 (
    .F(n785_9),
    .I0(n785_15),
    .I1(n784_15),
    .I2(n781_17),
    .I3(n796_15) 
);
defparam n785_s6.INIT=16'h3500;
  LUT3 n785_s7 (
    .F(n785_10),
    .I0(w_vdpcmd_vram_address[12]),
    .I1(w_vdpcmd_vram_address[13]),
    .I2(n781_23) 
);
defparam n785_s7.INIT=8'h35;
  LUT4 n785_s8 (
    .F(n785_11),
    .I0(ff_vram_access_address[12]),
    .I1(ff_vram_access_address[13]),
    .I2(n757_12),
    .I3(n781_23) 
);
defparam n785_s8.INIT=16'h03F5;
  LUT4 n786_s5 (
    .F(n786_8),
    .I0(w_vram_address_text12[11]),
    .I1(n786_12),
    .I2(n796_15),
    .I3(ff_dram_address_16_15) 
);
defparam n786_s5.INIT=16'h0A0C;
  LUT4 n786_s6 (
    .F(n786_9),
    .I0(n786_15),
    .I1(n785_15),
    .I2(n781_17),
    .I3(n796_15) 
);
defparam n786_s6.INIT=16'h3500;
  LUT3 n786_s7 (
    .F(n786_10),
    .I0(w_vdpcmd_vram_address[11]),
    .I1(w_vdpcmd_vram_address[12]),
    .I2(n781_23) 
);
defparam n786_s7.INIT=8'h35;
  LUT4 n786_s8 (
    .F(n786_11),
    .I0(ff_vram_access_address[11]),
    .I1(ff_vram_access_address[12]),
    .I2(n757_12),
    .I3(n781_23) 
);
defparam n786_s8.INIT=16'h03F5;
  LUT4 n787_s5 (
    .F(n787_8),
    .I0(w_vram_address_text12[10]),
    .I1(n787_12),
    .I2(n796_15),
    .I3(ff_dram_address_16_15) 
);
defparam n787_s5.INIT=16'h0A0C;
  LUT4 n787_s6 (
    .F(n787_9),
    .I0(n787_15),
    .I1(n786_15),
    .I2(n781_17),
    .I3(n796_15) 
);
defparam n787_s6.INIT=16'h3500;
  LUT3 n787_s7 (
    .F(n787_10),
    .I0(w_vdpcmd_vram_address[10]),
    .I1(w_vdpcmd_vram_address[11]),
    .I2(n781_23) 
);
defparam n787_s7.INIT=8'h35;
  LUT4 n787_s8 (
    .F(n787_11),
    .I0(ff_vram_access_address[11]),
    .I1(ff_vram_access_address[10]),
    .I2(n757_12),
    .I3(n781_23) 
);
defparam n787_s8.INIT=16'hF503;
  LUT4 n788_s5 (
    .F(n788_8),
    .I0(w_vram_address_text12[9]),
    .I1(n788_12),
    .I2(n796_15),
    .I3(ff_dram_address_16_15) 
);
defparam n788_s5.INIT=16'h0A0C;
  LUT4 n788_s6 (
    .F(n788_9),
    .I0(n788_15),
    .I1(n787_15),
    .I2(n781_17),
    .I3(n796_15) 
);
defparam n788_s6.INIT=16'h3500;
  LUT3 n788_s7 (
    .F(n788_10),
    .I0(w_vdpcmd_vram_address[9]),
    .I1(w_vdpcmd_vram_address[10]),
    .I2(n781_23) 
);
defparam n788_s7.INIT=8'h35;
  LUT4 n788_s8 (
    .F(n788_11),
    .I0(ff_vram_access_address[10]),
    .I1(ff_vram_access_address[9]),
    .I2(n757_12),
    .I3(n781_23) 
);
defparam n788_s8.INIT=16'hF503;
  LUT4 n789_s5 (
    .F(n789_8),
    .I0(w_vram_address_text12[8]),
    .I1(n789_12),
    .I2(n796_15),
    .I3(ff_dram_address_16_15) 
);
defparam n789_s5.INIT=16'h0A03;
  LUT4 n789_s6 (
    .F(n789_9),
    .I0(n789_15),
    .I1(n788_15),
    .I2(n781_17),
    .I3(n796_15) 
);
defparam n789_s6.INIT=16'h3500;
  LUT3 n789_s7 (
    .F(n789_10),
    .I0(w_vdpcmd_vram_address[8]),
    .I1(w_vdpcmd_vram_address[9]),
    .I2(n781_23) 
);
defparam n789_s7.INIT=8'hCA;
  LUT4 n789_s8 (
    .F(n789_11),
    .I0(ff_vram_access_address[8]),
    .I1(ff_vram_access_address[9]),
    .I2(n757_12),
    .I3(n781_23) 
);
defparam n789_s8.INIT=16'h0CFA;
  LUT4 n790_s5 (
    .F(n790_8),
    .I0(w_vram_address_text12[7]),
    .I1(n790_12),
    .I2(n796_15),
    .I3(ff_dram_address_16_15) 
);
defparam n790_s5.INIT=16'h0A0C;
  LUT4 n790_s6 (
    .F(n790_9),
    .I0(n790_15),
    .I1(n789_15),
    .I2(n781_17),
    .I3(n796_15) 
);
defparam n790_s6.INIT=16'h3500;
  LUT3 n790_s7 (
    .F(n790_10),
    .I0(w_vdpcmd_vram_address[7]),
    .I1(w_vdpcmd_vram_address[8]),
    .I2(n781_23) 
);
defparam n790_s7.INIT=8'h35;
  LUT4 n790_s8 (
    .F(n790_11),
    .I0(ff_vram_access_address[8]),
    .I1(ff_vram_access_address[7]),
    .I2(n757_12),
    .I3(n781_23) 
);
defparam n790_s8.INIT=16'hF503;
  LUT4 n791_s5 (
    .F(n791_8),
    .I0(w_vram_address_text12[6]),
    .I1(n791_12),
    .I2(n796_15),
    .I3(ff_dram_address_16_15) 
);
defparam n791_s5.INIT=16'h0A0C;
  LUT4 n791_s6 (
    .F(n791_9),
    .I0(n791_15),
    .I1(n790_15),
    .I2(n781_17),
    .I3(n796_15) 
);
defparam n791_s6.INIT=16'h3500;
  LUT3 n791_s7 (
    .F(n791_10),
    .I0(w_vdpcmd_vram_address[6]),
    .I1(w_vdpcmd_vram_address[7]),
    .I2(n781_23) 
);
defparam n791_s7.INIT=8'h35;
  LUT4 n791_s8 (
    .F(n791_11),
    .I0(ff_vram_access_address[7]),
    .I1(ff_vram_access_address[6]),
    .I2(n757_12),
    .I3(n781_23) 
);
defparam n791_s8.INIT=16'hF503;
  LUT4 n792_s5 (
    .F(n792_8),
    .I0(w_vram_address_text12[5]),
    .I1(n792_12),
    .I2(n796_15),
    .I3(ff_dram_address_16_15) 
);
defparam n792_s5.INIT=16'h0A0C;
  LUT4 n792_s6 (
    .F(n792_9),
    .I0(n792_15),
    .I1(n791_15),
    .I2(n781_17),
    .I3(n796_15) 
);
defparam n792_s6.INIT=16'h3500;
  LUT3 n792_s7 (
    .F(n792_10),
    .I0(w_vdpcmd_vram_address[5]),
    .I1(w_vdpcmd_vram_address[6]),
    .I2(n781_23) 
);
defparam n792_s7.INIT=8'h35;
  LUT4 n792_s8 (
    .F(n792_11),
    .I0(ff_vram_access_address[5]),
    .I1(ff_vram_access_address[6]),
    .I2(n757_12),
    .I3(n781_23) 
);
defparam n792_s8.INIT=16'h03F5;
  LUT4 n793_s5 (
    .F(n793_8),
    .I0(w_vram_address_text12[4]),
    .I1(n793_12),
    .I2(n796_15),
    .I3(ff_dram_address_16_15) 
);
defparam n793_s5.INIT=16'h0A03;
  LUT4 n793_s6 (
    .F(n793_9),
    .I0(n793_15),
    .I1(n792_15),
    .I2(n781_17),
    .I3(n796_15) 
);
defparam n793_s6.INIT=16'h3500;
  LUT3 n793_s7 (
    .F(n793_10),
    .I0(w_vdpcmd_vram_address[4]),
    .I1(w_vdpcmd_vram_address[5]),
    .I2(n781_23) 
);
defparam n793_s7.INIT=8'hCA;
  LUT4 n793_s8 (
    .F(n793_11),
    .I0(ff_vram_access_address[4]),
    .I1(ff_vram_access_address[5]),
    .I2(n757_12),
    .I3(n781_23) 
);
defparam n793_s8.INIT=16'h0CFA;
  LUT4 n794_s5 (
    .F(n794_8),
    .I0(w_vram_address_text12[3]),
    .I1(n794_12),
    .I2(n796_15),
    .I3(ff_dram_address_16_15) 
);
defparam n794_s5.INIT=16'h0A0C;
  LUT4 n794_s6 (
    .F(n794_9),
    .I0(n794_15),
    .I1(n793_15),
    .I2(n781_17),
    .I3(n796_15) 
);
defparam n794_s6.INIT=16'h3500;
  LUT3 n794_s7 (
    .F(n794_10),
    .I0(w_vdpcmd_vram_address[3]),
    .I1(w_vdpcmd_vram_address[4]),
    .I2(n781_23) 
);
defparam n794_s7.INIT=8'h35;
  LUT4 n794_s8 (
    .F(n794_11),
    .I0(ff_vram_access_address[3]),
    .I1(ff_vram_access_address[4]),
    .I2(n757_12),
    .I3(n781_23) 
);
defparam n794_s8.INIT=16'h03F5;
  LUT4 n795_s5 (
    .F(n795_8),
    .I0(w_vram_address_text12[2]),
    .I1(n795_12),
    .I2(n796_15),
    .I3(ff_dram_address_16_15) 
);
defparam n795_s5.INIT=16'h0A0C;
  LUT4 n795_s6 (
    .F(n795_9),
    .I0(n795_15),
    .I1(n794_15),
    .I2(n781_17),
    .I3(n796_15) 
);
defparam n795_s6.INIT=16'h3500;
  LUT3 n795_s7 (
    .F(n795_10),
    .I0(w_vdpcmd_vram_address[2]),
    .I1(w_vdpcmd_vram_address[3]),
    .I2(n781_23) 
);
defparam n795_s7.INIT=8'h35;
  LUT4 n795_s8 (
    .F(n795_11),
    .I0(ff_vram_access_address[3]),
    .I1(ff_vram_access_address[2]),
    .I2(n757_12),
    .I3(n781_23) 
);
defparam n795_s8.INIT=16'hF503;
  LUT3 n796_s6 (
    .F(n796_9),
    .I0(w_vram_address_text12[1]),
    .I1(n796_13),
    .I2(ff_dram_address_16_15) 
);
defparam n796_s6.INIT=8'h5C;
  LUT4 n796_s7 (
    .F(n796_10),
    .I0(n273_21),
    .I1(ff_preread_address[1]),
    .I2(n795_15),
    .I3(n781_17) 
);
defparam n796_s7.INIT=16'hF0BB;
  LUT4 n796_s9 (
    .F(n796_12),
    .I0(ff_vram_access_address[1]),
    .I1(ff_vram_access_address[2]),
    .I2(n757_12),
    .I3(n781_23) 
);
defparam n796_s9.INIT=16'h03F5;
  LUT3 n797_s6 (
    .F(n797_9),
    .I0(w_vram_address_text12[0]),
    .I1(n797_12),
    .I2(ff_dram_address_16_15) 
);
defparam n797_s6.INIT=8'h5C;
  LUT4 n797_s7 (
    .F(n797_10),
    .I0(ff_preread_address[1]),
    .I1(ff_preread_address[0]),
    .I2(n273_21),
    .I3(n781_17) 
);
defparam n797_s7.INIT=16'h0A0C;
  LUT4 n797_s8 (
    .F(n797_11),
    .I0(n765_6),
    .I1(ff_vram_access_address[0]),
    .I2(n781_23),
    .I3(n757_12) 
);
defparam n797_s8.INIT=16'hF50C;
  LUT3 n798_s4 (
    .F(n798_7),
    .I0(ff_vram_access_address[15]),
    .I1(ff_vram_access_address[14]),
    .I2(n799_8) 
);
defparam n798_s4.INIT=8'h80;
  LUT2 n799_s4 (
    .F(n799_7),
    .I0(n753_17),
    .I1(n783_16) 
);
defparam n799_s4.INIT=4'h1;
  LUT3 n799_s5 (
    .F(n799_8),
    .I0(ff_vram_access_address[13]),
    .I1(ff_vram_access_address[12]),
    .I2(n753_12) 
);
defparam n799_s5.INIT=8'h80;
  LUT4 n1413_s3 (
    .F(n1413_6),
    .I0(w_vram_rd_req),
    .I1(w_vram_rd_ack),
    .I2(ff_wait_cnt[15]),
    .I3(ff_state_0_14) 
);
defparam n1413_s3.INIT=16'h0090;
  LUT4 n1413_s4 (
    .F(n1413_7),
    .I0(n1786_7),
    .I1(w_vdp_mode_is_highres),
    .I2(reg_r25_cmd_Z),
    .I3(ff_dx_tmp_9_14) 
);
defparam n1413_s4.INIT=16'h00FE;
  LUT2 n1413_s5 (
    .F(n1413_8),
    .I0(w_vram_rd_req),
    .I1(w_vram_rd_ack) 
);
defparam n1413_s5.INIT=4'h6;
  LUT4 ff_dram_address_16_s7 (
    .F(ff_dram_address_16_10),
    .I0(n1413_6),
    .I1(n1413_5),
    .I2(n815_7),
    .I3(n1968_7) 
);
defparam ff_dram_address_16_s7.INIT=16'hF400;
  LUT3 n272_s9 (
    .F(n272_12),
    .I0(reg_r0_disp_mode[2]),
    .I1(ff_tx_vram_read_en2),
    .I2(ff_tx_vram_read_en) 
);
defparam n272_s9.INIT=8'h07;
  LUT3 n753_s10 (
    .F(n753_13),
    .I0(n754_12),
    .I1(n754_11),
    .I2(n756_10) 
);
defparam n753_s10.INIT=8'h08;
  LUT3 n753_s11 (
    .F(n753_14),
    .I0(ff_vram_access_address[9]),
    .I1(ff_vram_access_address[8]),
    .I2(ff_vram_access_address[7]) 
);
defparam n753_s11.INIT=8'h80;
  LUT4 n753_s12 (
    .F(n753_15),
    .I0(ff_vram_access_address[10]),
    .I1(ff_vram_access_address[6]),
    .I2(ff_vram_access_address[5]),
    .I3(ff_vram_access_address[4]) 
);
defparam n753_s12.INIT=16'h8000;
  LUT3 n754_s8 (
    .F(n754_11),
    .I0(n760_9),
    .I1(n760_7),
    .I2(n762_8) 
);
defparam n754_s8.INIT=8'h01;
  LUT3 n754_s9 (
    .F(n754_12),
    .I0(n757_7),
    .I1(n757_10),
    .I2(n757_11) 
);
defparam n754_s9.INIT=8'h01;
  LUT4 n781_s11 (
    .F(n781_14),
    .I0(w_vram_address_graphic123m[16]),
    .I1(w_vram_address_graphic4567[16]),
    .I2(ff_dram_address_16_15),
    .I3(ff_dram_address_16_13) 
);
defparam n781_s11.INIT=16'h0A0C;
  LUT4 n781_s13 (
    .F(n781_16),
    .I0(n273_21),
    .I1(ff_preread_address[0]),
    .I2(n782_19),
    .I3(n781_17) 
);
defparam n781_s13.INIT=16'hBBF0;
  LUT2 n781_s14 (
    .F(n781_17),
    .I0(reg_r0_disp_mode[1]),
    .I1(reg_r0_disp_mode[3]) 
);
defparam n781_s14.INIT=4'h8;
  LUT3 n782_s10 (
    .F(n782_13),
    .I0(w_vram_address_graphic123m[15]),
    .I1(w_vram_address_graphic4567[15]),
    .I2(ff_dram_address_16_13) 
);
defparam n782_s10.INIT=8'hAC;
  LUT3 n783_s10 (
    .F(n783_13),
    .I0(w_vram_address_graphic123m[14]),
    .I1(w_vram_address_graphic4567[14]),
    .I2(ff_dram_address_16_13) 
);
defparam n783_s10.INIT=8'hAC;
  LUT3 n784_s9 (
    .F(n784_12),
    .I0(w_vram_address_graphic123m[13]),
    .I1(w_vram_address_graphic4567[13]),
    .I2(ff_dram_address_16_13) 
);
defparam n784_s9.INIT=8'h53;
  LUT3 n785_s9 (
    .F(n785_12),
    .I0(w_vram_address_graphic123m[12]),
    .I1(w_vram_address_graphic4567[12]),
    .I2(ff_dram_address_16_13) 
);
defparam n785_s9.INIT=8'hAC;
  LUT3 n786_s9 (
    .F(n786_12),
    .I0(w_vram_address_graphic123m[11]),
    .I1(w_vram_address_graphic4567[11]),
    .I2(ff_dram_address_16_13) 
);
defparam n786_s9.INIT=8'hAC;
  LUT3 n787_s9 (
    .F(n787_12),
    .I0(w_vram_address_graphic123m[10]),
    .I1(w_vram_address_graphic4567[10]),
    .I2(ff_dram_address_16_13) 
);
defparam n787_s9.INIT=8'hAC;
  LUT3 n788_s9 (
    .F(n788_12),
    .I0(w_vram_address_graphic123m[9]),
    .I1(w_vram_address_graphic4567[9]),
    .I2(ff_dram_address_16_13) 
);
defparam n788_s9.INIT=8'hAC;
  LUT3 n789_s9 (
    .F(n789_12),
    .I0(w_vram_address_graphic123m[8]),
    .I1(w_vram_address_graphic4567[8]),
    .I2(ff_dram_address_16_13) 
);
defparam n789_s9.INIT=8'h53;
  LUT3 n790_s9 (
    .F(n790_12),
    .I0(w_vram_address_graphic123m[7]),
    .I1(w_vram_address_graphic4567[7]),
    .I2(ff_dram_address_16_13) 
);
defparam n790_s9.INIT=8'hAC;
  LUT3 n791_s9 (
    .F(n791_12),
    .I0(w_vram_address_graphic123m[6]),
    .I1(w_vram_address_graphic4567[6]),
    .I2(ff_dram_address_16_13) 
);
defparam n791_s9.INIT=8'hAC;
  LUT3 n792_s9 (
    .F(n792_12),
    .I0(w_vram_address_graphic123m[5]),
    .I1(w_vram_address_graphic4567[5]),
    .I2(ff_dram_address_16_13) 
);
defparam n792_s9.INIT=8'hAC;
  LUT3 n793_s9 (
    .F(n793_12),
    .I0(w_vram_address_graphic123m[4]),
    .I1(w_vram_address_graphic4567[4]),
    .I2(ff_dram_address_16_13) 
);
defparam n793_s9.INIT=8'h53;
  LUT3 n794_s9 (
    .F(n794_12),
    .I0(w_vram_address_graphic123m[3]),
    .I1(w_vram_address_graphic4567[3]),
    .I2(ff_dram_address_16_13) 
);
defparam n794_s9.INIT=8'hAC;
  LUT3 n795_s9 (
    .F(n795_12),
    .I0(w_vram_address_graphic123m[2]),
    .I1(w_vram_address_graphic4567[2]),
    .I2(ff_dram_address_16_13) 
);
defparam n795_s9.INIT=8'hAC;
  LUT3 n796_s10 (
    .F(n796_13),
    .I0(w_vram_address_graphic123m[1]),
    .I1(w_vram_address_graphic4567[1]),
    .I2(ff_dram_address_16_13) 
);
defparam n796_s10.INIT=8'h53;
  LUT3 n797_s9 (
    .F(n797_12),
    .I0(w_vram_address_graphic123m[0]),
    .I1(w_vram_address_graphic4567[0]),
    .I2(ff_dram_address_16_13) 
);
defparam n797_s9.INIT=8'h53;
  LUT3 ff_dram_address_16_s8 (
    .F(ff_dram_address_16_11),
    .I0(reg_r0_disp_mode[2]),
    .I1(reg_r1_disp_mode[0]),
    .I2(reg_r1_disp_mode[1]) 
);
defparam ff_dram_address_16_s8.INIT=8'h07;
  LUT4 n815_s3 (
    .F(n815_7),
    .I0(n272_10),
    .I1(w_prewindow_y),
    .I2(ff_prewindow_x),
    .I3(reg_r1_disp_on_Z) 
);
defparam n815_s3.INIT=16'h4000;
  LUT4 n800_s4 (
    .F(n800_8),
    .I0(ff_vram_access_address[14]),
    .I1(ff_vram_access_address[13]),
    .I2(ff_vram_access_address[12]),
    .I3(n753_12) 
);
defparam n800_s4.INIT=16'h9555;
  LUT4 ff_dram_address_16_s9 (
    .F(ff_dram_address_16_13),
    .I0(n143_4),
    .I1(reg_r0_disp_mode[2]),
    .I2(reg_r1_disp_mode[0]),
    .I3(reg_r1_disp_mode[1]) 
);
defparam ff_dram_address_16_s9.INIT=16'h002A;
  LUT4 n754_s10 (
    .F(n754_14),
    .I0(n762_7),
    .I1(n760_9),
    .I2(n760_7),
    .I3(n762_8) 
);
defparam n754_s10.INIT=16'h0002;
  LUT3 ff_dram_address_16_s10 (
    .F(ff_dram_address_16_15),
    .I0(n143_4),
    .I1(reg_r1_disp_mode[0]),
    .I2(reg_r1_disp_mode[1]) 
);
defparam ff_dram_address_16_s10.INIT=8'h20;
  LUT4 n760_s7 (
    .F(n760_11),
    .I0(n763_7),
    .I1(n763_11),
    .I2(n763_13),
    .I3(n762_8) 
);
defparam n760_s7.INIT=16'h0002;
  LUT4 n783_s12 (
    .F(n783_16),
    .I0(w_vram_address_cpu[14]),
    .I1(ff_vram_access_address[14]),
    .I2(w_vram_addr_set_req),
    .I3(w_vram_addr_set_ack) 
);
defparam n783_s12.INIT=16'h3553;
  LUT4 n782_s13 (
    .F(n782_17),
    .I0(w_vram_address_cpu[15]),
    .I1(ff_vram_access_address[15]),
    .I2(w_vram_addr_set_req),
    .I3(w_vram_addr_set_ack) 
);
defparam n782_s13.INIT=16'h3553;
  LUT4 n781_s16 (
    .F(n781_21),
    .I0(w_vram_address_cpu[16]),
    .I1(ff_vram_access_address[16]),
    .I2(w_vram_addr_set_req),
    .I3(w_vram_addr_set_ack) 
);
defparam n781_s16.INIT=16'h3553;
  LUT4 n765_s5 (
    .F(n765_9),
    .I0(w_vram_address_cpu[1]),
    .I1(ff_vram_access_address[1]),
    .I2(w_vram_addr_set_req),
    .I3(w_vram_addr_set_ack) 
);
defparam n765_s5.INIT=16'h3553;
  LUT4 n763_s7 (
    .F(n763_11),
    .I0(w_vram_address_cpu[3]),
    .I1(ff_vram_access_address[3]),
    .I2(w_vram_addr_set_req),
    .I3(w_vram_addr_set_ack) 
);
defparam n763_s7.INIT=16'h3553;
  LUT4 n763_s8 (
    .F(n763_13),
    .I0(w_vram_address_cpu[2]),
    .I1(ff_vram_access_address[2]),
    .I2(w_vram_addr_set_req),
    .I3(w_vram_addr_set_ack) 
);
defparam n763_s8.INIT=16'h3553;
  LUT4 n756_s6 (
    .F(n756_10),
    .I0(w_vram_address_cpu[10]),
    .I1(ff_vram_access_address[10]),
    .I2(w_vram_addr_set_req),
    .I3(w_vram_addr_set_ack) 
);
defparam n756_s6.INIT=16'h3553;
  LUT4 n755_s6 (
    .F(n755_10),
    .I0(w_vram_address_cpu[11]),
    .I1(ff_vram_access_address[11]),
    .I2(w_vram_addr_set_req),
    .I3(w_vram_addr_set_ack) 
);
defparam n755_s6.INIT=16'h3553;
  LUT4 n754_s11 (
    .F(n754_16),
    .I0(w_vram_address_cpu[12]),
    .I1(ff_vram_access_address[12]),
    .I2(w_vram_addr_set_req),
    .I3(w_vram_addr_set_ack) 
);
defparam n754_s11.INIT=16'h3553;
  LUT4 n753_s13 (
    .F(n753_17),
    .I0(w_vram_address_cpu[13]),
    .I1(ff_vram_access_address[13]),
    .I2(w_vram_addr_set_req),
    .I3(w_vram_addr_set_ack) 
);
defparam n753_s13.INIT=16'h3553;
  LUT3 n796_s11 (
    .F(n796_15),
    .I0(w_dot_state[0]),
    .I1(w_dot_state[1]),
    .I2(n272_4) 
);
defparam n796_s11.INIT=8'h40;
  LUT3 n823_s2 (
    .F(n823_8),
    .I0(w_dot_state[0]),
    .I1(w_dot_state[1]),
    .I2(n824_9) 
);
defparam n823_s2.INIT=8'hBF;
  LUT4 n781_s17 (
    .F(n781_23),
    .I0(reg_r1_disp_mode[1]),
    .I1(reg_r1_disp_mode[0]),
    .I2(reg_r0_disp_mode[1]),
    .I3(reg_r0_disp_mode[3]) 
);
defparam n781_s17.INIT=16'h1000;
  LUT4 n795_s11 (
    .F(n795_15),
    .I0(ff_preread_address[2]),
    .I1(ff_y_test_address[2]),
    .I2(ff_main_state[1]),
    .I3(ff_main_state[0]) 
);
defparam n795_s11.INIT=16'h5355;
  LUT4 n794_s11 (
    .F(n794_15),
    .I0(ff_preread_address[3]),
    .I1(ff_y_test_address[3]),
    .I2(ff_main_state[1]),
    .I3(ff_main_state[0]) 
);
defparam n794_s11.INIT=16'h5355;
  LUT4 n793_s11 (
    .F(n793_15),
    .I0(ff_preread_address[4]),
    .I1(ff_y_test_address[4]),
    .I2(ff_main_state[1]),
    .I3(ff_main_state[0]) 
);
defparam n793_s11.INIT=16'h5355;
  LUT4 n792_s11 (
    .F(n792_15),
    .I0(ff_preread_address[5]),
    .I1(ff_y_test_address[5]),
    .I2(ff_main_state[1]),
    .I3(ff_main_state[0]) 
);
defparam n792_s11.INIT=16'h5355;
  LUT4 n791_s11 (
    .F(n791_15),
    .I0(ff_preread_address[6]),
    .I1(ff_y_test_address[6]),
    .I2(ff_main_state[1]),
    .I3(ff_main_state[0]) 
);
defparam n791_s11.INIT=16'h5355;
  LUT4 n790_s11 (
    .F(n790_15),
    .I0(ff_preread_address[7]),
    .I1(ff_y_test_address[7]),
    .I2(ff_main_state[1]),
    .I3(ff_main_state[0]) 
);
defparam n790_s11.INIT=16'h5355;
  LUT4 n789_s11 (
    .F(n789_15),
    .I0(ff_preread_address[8]),
    .I1(ff_y_test_address[8]),
    .I2(ff_main_state[1]),
    .I3(ff_main_state[0]) 
);
defparam n789_s11.INIT=16'h5355;
  LUT4 n788_s11 (
    .F(n788_15),
    .I0(ff_preread_address[9]),
    .I1(ff_y_test_address[9]),
    .I2(ff_main_state[1]),
    .I3(ff_main_state[0]) 
);
defparam n788_s11.INIT=16'h5355;
  LUT4 n787_s11 (
    .F(n787_15),
    .I0(ff_preread_address[10]),
    .I1(ff_y_test_address[10]),
    .I2(ff_main_state[1]),
    .I3(ff_main_state[0]) 
);
defparam n787_s11.INIT=16'h5355;
  LUT4 n786_s11 (
    .F(n786_15),
    .I0(ff_preread_address[11]),
    .I1(ff_y_test_address[11]),
    .I2(ff_main_state[1]),
    .I3(ff_main_state[0]) 
);
defparam n786_s11.INIT=16'h5355;
  LUT4 n785_s11 (
    .F(n785_15),
    .I0(ff_preread_address[12]),
    .I1(ff_y_test_address[12]),
    .I2(ff_main_state[1]),
    .I3(ff_main_state[0]) 
);
defparam n785_s11.INIT=16'h5355;
  LUT4 n784_s11 (
    .F(n784_15),
    .I0(ff_preread_address[13]),
    .I1(ff_y_test_address[13]),
    .I2(ff_main_state[1]),
    .I3(ff_main_state[0]) 
);
defparam n784_s11.INIT=16'h5355;
  LUT4 n783_s13 (
    .F(n783_18),
    .I0(ff_preread_address[14]),
    .I1(ff_y_test_address[14]),
    .I2(ff_main_state[1]),
    .I3(ff_main_state[0]) 
);
defparam n783_s13.INIT=16'h5355;
  LUT4 n782_s14 (
    .F(n782_19),
    .I0(ff_preread_address[16]),
    .I1(ff_y_test_address[16]),
    .I2(ff_main_state[1]),
    .I3(ff_main_state[0]) 
);
defparam n782_s14.INIT=16'h5355;
  LUT4 n782_s15 (
    .F(n782_21),
    .I0(ff_preread_address[15]),
    .I1(ff_y_test_address[15]),
    .I2(ff_main_state[1]),
    .I3(ff_main_state[0]) 
);
defparam n782_s15.INIT=16'h5355;
  LUT4 n798_s5 (
    .F(n798_9),
    .I0(n798_7),
    .I1(ff_vram_access_address[16]),
    .I2(n1413_4),
    .I3(n754_5) 
);
defparam n798_s5.INIT=16'h0900;
  LUT4 n754_s12 (
    .F(n754_18),
    .I0(ff_vram_access_address[12]),
    .I1(n753_12),
    .I2(n1413_4),
    .I3(n754_5) 
);
defparam n754_s12.INIT=16'h0600;
  LUT3 n824_s3 (
    .F(n824_9),
    .I0(n1413_4),
    .I1(n754_5),
    .I2(n815_4) 
);
defparam n824_s3.INIT=8'h0B;
  LUT4 n766_s3 (
    .F(n766_7),
    .I0(ff_vram_access_address[0]),
    .I1(n766_5),
    .I2(n1413_4),
    .I3(n754_5) 
);
defparam n766_s3.INIT=16'hC5CC;
  LUT3 n757_s10 (
    .F(n757_14),
    .I0(w_vram_write_req),
    .I1(w_vram_write_ack),
    .I2(n754_5) 
);
defparam n757_s10.INIT=8'h90;
  LUT2 n918_s3 (
    .F(n918_7),
    .I0(n1160_8),
    .I1(w_vdpcmd_vram_read_ack) 
);
defparam n918_s3.INIT=4'h6;
  LUT4 n1160_s3 (
    .F(n1160_8),
    .I0(w_dot_state[0]),
    .I1(w_vdpcmd_vram_read_ack),
    .I2(ff_vdpcmd_vram_reading_req),
    .I3(w_dot_state[1]) 
);
defparam n1160_s3.INIT=16'h1400;
  LUT2 n915_s3 (
    .F(n915_7),
    .I0(n1372_7),
    .I1(w_vram_rd_ack) 
);
defparam n915_s3.INIT=4'h6;
  LUT4 n914_s6 (
    .F(n914_12),
    .I0(w_vram_addr_set_ack),
    .I1(w_vram_addr_set_req),
    .I2(n1372_7),
    .I3(n520_4) 
);
defparam n914_s6.INIT=16'hCCCA;
  LUT4 n914_s7 (
    .F(n914_15),
    .I0(w_vram_addr_set_req),
    .I1(w_vram_addr_set_ack),
    .I2(n1208_4),
    .I3(n1211_4) 
);
defparam n914_s7.INIT=16'h333A;
  LUT3 n798_s6 (
    .F(n798_11),
    .I0(n782_17),
    .I1(n753_17),
    .I2(n783_16) 
);
defparam n798_s6.INIT=8'h01;
  LUT4 n1372_s2 (
    .F(n1372_7),
    .I0(w_vdp_enable),
    .I1(w_vram_write_req),
    .I2(w_vram_write_ack),
    .I3(n754_5) 
);
defparam n1372_s2.INIT=16'h8200;
  LUT4 n799_s6 (
    .F(n799_10),
    .I0(w_vram_write_req),
    .I1(w_vram_write_ack),
    .I2(n754_5),
    .I3(w_vram_address_cpu[15]) 
);
defparam n799_s6.INIT=16'h6F00;
  LUT4 n800_s5 (
    .F(n800_10),
    .I0(w_vram_write_req),
    .I1(w_vram_write_ack),
    .I2(n754_5),
    .I3(w_vram_address_cpu[14]) 
);
defparam n800_s5.INIT=16'h6F00;
  LUT4 n781_s18 (
    .F(n781_25),
    .I0(w_vram_address_text12[16]),
    .I1(n143_4),
    .I2(reg_r1_disp_mode[0]),
    .I3(reg_r1_disp_mode[1]) 
);
defparam n781_s18.INIT=16'h0800;
  DFFRE ff_vdpcmd_vram_rdata_7_s0 (
    .Q(w_vdpcmd_vram_rdata[7]),
    .D(w_vram_data_Z[7]),
    .CLK(w_video_clk),
    .CE(n1160_8),
    .RESET(n36_6) 
);
  DFFRE ff_vdpcmd_vram_rdata_6_s0 (
    .Q(w_vdpcmd_vram_rdata[6]),
    .D(w_vram_data_Z[6]),
    .CLK(w_video_clk),
    .CE(n1160_8),
    .RESET(n36_6) 
);
  DFFRE ff_vdpcmd_vram_rdata_5_s0 (
    .Q(w_vdpcmd_vram_rdata[5]),
    .D(w_vram_data_Z[5]),
    .CLK(w_video_clk),
    .CE(n1160_8),
    .RESET(n36_6) 
);
  DFFRE ff_vdpcmd_vram_rdata_4_s0 (
    .Q(w_vdpcmd_vram_rdata[4]),
    .D(w_vram_data_Z[4]),
    .CLK(w_video_clk),
    .CE(n1160_8),
    .RESET(n36_6) 
);
  DFFRE ff_vdpcmd_vram_rdata_3_s0 (
    .Q(w_vdpcmd_vram_rdata[3]),
    .D(w_vram_data_Z[3]),
    .CLK(w_video_clk),
    .CE(n1160_8),
    .RESET(n36_6) 
);
  DFFRE ff_vdpcmd_vram_rdata_2_s0 (
    .Q(w_vdpcmd_vram_rdata[2]),
    .D(w_vram_data_Z[2]),
    .CLK(w_video_clk),
    .CE(n1160_8),
    .RESET(n36_6) 
);
  DFFRE ff_vdpcmd_vram_rdata_1_s0 (
    .Q(w_vdpcmd_vram_rdata[1]),
    .D(w_vram_data_Z[1]),
    .CLK(w_video_clk),
    .CE(n1160_8),
    .RESET(n36_6) 
);
  DFFRE ff_vdpcmd_vram_rdata_0_s0 (
    .Q(w_vdpcmd_vram_rdata[0]),
    .D(w_vram_data_Z[0]),
    .CLK(w_video_clk),
    .CE(n1160_8),
    .RESET(n36_6) 
);
  DFFSE ff_dram_address_16_s0 (
    .Q(w_dram_address[16]),
    .D(n781_5),
    .CLK(w_video_clk),
    .CE(ff_dram_address_16_6),
    .SET(n36_6) 
);
  DFFSE ff_dram_address_15_s0 (
    .Q(w_dram_address[15]),
    .D(n782_5),
    .CLK(w_video_clk),
    .CE(ff_dram_address_16_6),
    .SET(n36_6) 
);
  DFFSE ff_dram_address_14_s0 (
    .Q(w_dram_address[14]),
    .D(n783_5),
    .CLK(w_video_clk),
    .CE(ff_dram_address_16_6),
    .SET(n36_6) 
);
  DFFSE ff_dram_address_13_s0 (
    .Q(w_dram_address[13]),
    .D(n784_5),
    .CLK(w_video_clk),
    .CE(ff_dram_address_16_6),
    .SET(n36_6) 
);
  DFFSE ff_dram_address_12_s0 (
    .Q(w_dram_address[12]),
    .D(n785_5),
    .CLK(w_video_clk),
    .CE(ff_dram_address_16_6),
    .SET(n36_6) 
);
  DFFSE ff_dram_address_11_s0 (
    .Q(w_dram_address[11]),
    .D(n786_5),
    .CLK(w_video_clk),
    .CE(ff_dram_address_16_6),
    .SET(n36_6) 
);
  DFFSE ff_dram_address_10_s0 (
    .Q(w_dram_address[10]),
    .D(n787_5),
    .CLK(w_video_clk),
    .CE(ff_dram_address_16_6),
    .SET(n36_6) 
);
  DFFSE ff_dram_address_9_s0 (
    .Q(w_dram_address[9]),
    .D(n788_5),
    .CLK(w_video_clk),
    .CE(ff_dram_address_16_6),
    .SET(n36_6) 
);
  DFFSE ff_dram_address_8_s0 (
    .Q(w_dram_address[8]),
    .D(n789_5),
    .CLK(w_video_clk),
    .CE(ff_dram_address_16_6),
    .SET(n36_6) 
);
  DFFSE ff_dram_address_7_s0 (
    .Q(w_dram_address[7]),
    .D(n790_5),
    .CLK(w_video_clk),
    .CE(ff_dram_address_16_6),
    .SET(n36_6) 
);
  DFFSE ff_dram_address_6_s0 (
    .Q(w_dram_address[6]),
    .D(n791_5),
    .CLK(w_video_clk),
    .CE(ff_dram_address_16_6),
    .SET(n36_6) 
);
  DFFSE ff_dram_address_5_s0 (
    .Q(w_dram_address[5]),
    .D(n792_5),
    .CLK(w_video_clk),
    .CE(ff_dram_address_16_6),
    .SET(n36_6) 
);
  DFFSE ff_dram_address_4_s0 (
    .Q(w_dram_address[4]),
    .D(n793_5),
    .CLK(w_video_clk),
    .CE(ff_dram_address_16_6),
    .SET(n36_6) 
);
  DFFSE ff_dram_address_3_s0 (
    .Q(w_dram_address[3]),
    .D(n794_5),
    .CLK(w_video_clk),
    .CE(ff_dram_address_16_6),
    .SET(n36_6) 
);
  DFFSE ff_dram_address_2_s0 (
    .Q(w_dram_address[2]),
    .D(n795_5),
    .CLK(w_video_clk),
    .CE(ff_dram_address_16_6),
    .SET(n36_6) 
);
  DFFSE ff_dram_address_1_s0 (
    .Q(w_dram_address[1]),
    .D(n796_5),
    .CLK(w_video_clk),
    .CE(ff_dram_address_16_6),
    .SET(n36_6) 
);
  DFFSE ff_dram_address_0_s0 (
    .Q(w_dram_address[0]),
    .D(n797_5),
    .CLK(w_video_clk),
    .CE(ff_dram_address_16_6),
    .SET(n36_6) 
);
  DFFRE ff_dram_wdata_7_s0 (
    .Q(w_dram_wdata[7]),
    .D(n815_3),
    .CLK(w_video_clk),
    .CE(w_vdp_enable),
    .RESET(n36_6) 
);
  DFFRE ff_dram_wdata_6_s0 (
    .Q(w_dram_wdata[6]),
    .D(n816_3),
    .CLK(w_video_clk),
    .CE(w_vdp_enable),
    .RESET(n36_6) 
);
  DFFRE ff_dram_wdata_5_s0 (
    .Q(w_dram_wdata[5]),
    .D(n817_3),
    .CLK(w_video_clk),
    .CE(w_vdp_enable),
    .RESET(n36_6) 
);
  DFFRE ff_dram_wdata_4_s0 (
    .Q(w_dram_wdata[4]),
    .D(n818_3),
    .CLK(w_video_clk),
    .CE(w_vdp_enable),
    .RESET(n36_6) 
);
  DFFRE ff_dram_wdata_3_s0 (
    .Q(w_dram_wdata[3]),
    .D(n819_3),
    .CLK(w_video_clk),
    .CE(w_vdp_enable),
    .RESET(n36_6) 
);
  DFFRE ff_dram_wdata_2_s0 (
    .Q(w_dram_wdata[2]),
    .D(n820_3),
    .CLK(w_video_clk),
    .CE(w_vdp_enable),
    .RESET(n36_6) 
);
  DFFRE ff_dram_wdata_1_s0 (
    .Q(w_dram_wdata[1]),
    .D(n821_3),
    .CLK(w_video_clk),
    .CE(w_vdp_enable),
    .RESET(n36_6) 
);
  DFFRE ff_dram_wdata_0_s0 (
    .Q(w_dram_wdata[0]),
    .D(n822_3),
    .CLK(w_video_clk),
    .CE(w_vdp_enable),
    .RESET(n36_6) 
);
  DFFSE ff_dram_oe_n_s0 (
    .Q(w_dram_oe_n),
    .D(n823_8),
    .CLK(w_video_clk),
    .CE(w_vdp_enable),
    .SET(n36_6) 
);
  DFFSE ff_dram_we_n_s0 (
    .Q(w_dram_we_n),
    .D(n824_9),
    .CLK(w_video_clk),
    .CE(w_vdp_enable),
    .SET(n36_6) 
);
  DFFRE ff_vram_access_address_16_s0 (
    .Q(ff_vram_access_address[16]),
    .D(n798_3),
    .CLK(w_video_clk),
    .CE(ff_vram_access_address_16_6),
    .RESET(n36_6) 
);
  DFFRE ff_vram_access_address_15_s0 (
    .Q(ff_vram_access_address[15]),
    .D(n799_3),
    .CLK(w_video_clk),
    .CE(ff_vram_access_address_16_6),
    .RESET(n36_6) 
);
  DFFRE ff_vram_access_address_14_s0 (
    .Q(ff_vram_access_address[14]),
    .D(n800_3),
    .CLK(w_video_clk),
    .CE(ff_vram_access_address_16_6),
    .RESET(n36_6) 
);
  DFFRE ff_vram_access_address_13_s0 (
    .Q(ff_vram_access_address[13]),
    .D(n753_6),
    .CLK(w_video_clk),
    .CE(ff_vram_access_address_13_6),
    .RESET(n36_6) 
);
  DFFRE ff_vram_access_address_12_s0 (
    .Q(ff_vram_access_address[12]),
    .D(n754_4),
    .CLK(w_video_clk),
    .CE(ff_vram_access_address_13_6),
    .RESET(n36_6) 
);
  DFFRE ff_vram_access_address_11_s0 (
    .Q(ff_vram_access_address[11]),
    .D(n755_4),
    .CLK(w_video_clk),
    .CE(ff_vram_access_address_13_6),
    .RESET(n36_6) 
);
  DFFRE ff_vram_access_address_10_s0 (
    .Q(ff_vram_access_address[10]),
    .D(n756_4),
    .CLK(w_video_clk),
    .CE(ff_vram_access_address_13_6),
    .RESET(n36_6) 
);
  DFFRE ff_vram_access_address_9_s0 (
    .Q(ff_vram_access_address[9]),
    .D(n757_4),
    .CLK(w_video_clk),
    .CE(ff_vram_access_address_13_6),
    .RESET(n36_6) 
);
  DFFRE ff_vram_access_address_8_s0 (
    .Q(ff_vram_access_address[8]),
    .D(n758_4),
    .CLK(w_video_clk),
    .CE(ff_vram_access_address_13_6),
    .RESET(n36_6) 
);
  DFFRE ff_vram_access_address_7_s0 (
    .Q(ff_vram_access_address[7]),
    .D(n759_4),
    .CLK(w_video_clk),
    .CE(ff_vram_access_address_13_6),
    .RESET(n36_6) 
);
  DFFRE ff_vram_access_address_6_s0 (
    .Q(ff_vram_access_address[6]),
    .D(n760_4),
    .CLK(w_video_clk),
    .CE(ff_vram_access_address_13_6),
    .RESET(n36_6) 
);
  DFFRE ff_vram_access_address_5_s0 (
    .Q(ff_vram_access_address[5]),
    .D(n761_4),
    .CLK(w_video_clk),
    .CE(ff_vram_access_address_13_6),
    .RESET(n36_6) 
);
  DFFRE ff_vram_access_address_4_s0 (
    .Q(ff_vram_access_address[4]),
    .D(n762_4),
    .CLK(w_video_clk),
    .CE(ff_vram_access_address_13_6),
    .RESET(n36_6) 
);
  DFFRE ff_vram_access_address_3_s0 (
    .Q(ff_vram_access_address[3]),
    .D(n763_4),
    .CLK(w_video_clk),
    .CE(ff_vram_access_address_13_6),
    .RESET(n36_6) 
);
  DFFRE ff_vram_access_address_2_s0 (
    .Q(ff_vram_access_address[2]),
    .D(n764_4),
    .CLK(w_video_clk),
    .CE(ff_vram_access_address_13_6),
    .RESET(n36_6) 
);
  DFFRE ff_vram_access_address_1_s0 (
    .Q(ff_vram_access_address[1]),
    .D(n765_4),
    .CLK(w_video_clk),
    .CE(ff_vram_access_address_13_6),
    .RESET(n36_6) 
);
  DFFRE ff_vram_access_address_0_s0 (
    .Q(ff_vram_access_address[0]),
    .D(n766_7),
    .CLK(w_video_clk),
    .CE(ff_vram_access_address_13_6),
    .RESET(n36_6) 
);
  DFFRE ff_vdpcmd_vram_reading_req_s0 (
    .Q(ff_vdpcmd_vram_reading_req),
    .D(n918_10),
    .CLK(w_video_clk),
    .CE(n1413_3),
    .RESET(n36_6) 
);
  DFFRE ff_vdp_command_drive_s0 (
    .Q(w_vdp_command_drive),
    .D(n272_3),
    .CLK(w_video_clk),
    .CE(w_vdp_enable),
    .RESET(n36_6) 
);
  DFFR ff_vdpcmd_vram_read_ack_s2 (
    .Q(w_vdpcmd_vram_read_ack),
    .D(n918_7),
    .CLK(w_video_clk),
    .RESET(n36_6) 
);
defparam ff_vdpcmd_vram_read_ack_s2.INIT=1'b0;
  DFFR ff_vram_rd_ack_s2 (
    .Q(w_vram_rd_ack),
    .D(n915_7),
    .CLK(w_video_clk),
    .RESET(n36_6) 
);
defparam ff_vram_rd_ack_s2.INIT=1'b0;
  DFFR ff_vram_write_ack_s2 (
    .Q(w_vram_write_ack),
    .D(n1234_12),
    .CLK(w_video_clk),
    .RESET(n36_6) 
);
defparam ff_vram_write_ack_s2.INIT=1'b0;
  DFFR ff_vram_address_set_ack_s2 (
    .Q(w_vram_addr_set_ack),
    .D(n914_12),
    .CLK(w_video_clk),
    .RESET(n36_6) 
);
defparam ff_vram_address_set_ack_s2.INIT=1'b0;
  DFFR ff_vdpcmd_vram_write_ack_s2 (
    .Q(w_vdpcmd_vram_write_ack),
    .D(n2386_12),
    .CLK(w_video_clk),
    .RESET(n36_6) 
);
defparam ff_vdpcmd_vram_write_ack_s2.INIT=1'b0;
  INV n918_s5 (
    .O(n918_10),
    .I(w_vdpcmd_vram_read_ack) 
);
  INV n915_s5 (
    .O(n915_10),
    .I(w_vram_rd_ack) 
);
  VCC VCC_cZ (
    .V(VCC)
);
  GND GND_cZ (
    .G(GND)
);
endmodule /* vdp_color_bus */
module vdp_ssg (
  w_video_clk,
  w_vdp_enable,
  n36_6,
  reg_r9_pal_mode_Z,
  reg_r9_interlace_mode_Z,
  reg_r9_y_dots_Z,
  n261_16,
  slot_reset_n_d,
  n1965_13,
  n261_12,
  n76_8,
  n76_9,
  reg_r25_msk_Z,
  reg_r25_yjk_Z,
  n1011_6,
  n261_14,
  n1965_11,
  n2466_7,
  reg_r27_h_scroll_Z,
  reg_r23_vstart_line_Z,
  reg_r18_adj,
  w_window_x,
  w_prewindow_y,
  w_prewindow_y_sp,
  w_field,
  n1607_3,
  ff_pre_x_cnt_8_5,
  n1470_5,
  n553_4,
  n556_4,
  n969_5,
  n550_5,
  w_vdp_hcounter,
  w_hcounter,
  w_vcounter,
  w_vdp_vcounter,
  w_dot_state,
  w_eight_dot_state,
  ff_pre_x_cnt_start1,
  w_pre_dot_counter_x,
  w_pre_dot_counter_yp,
  w_pre_dot_counter_y
)
;
input w_video_clk;
input w_vdp_enable;
input n36_6;
input reg_r9_pal_mode_Z;
input reg_r9_interlace_mode_Z;
input reg_r9_y_dots_Z;
input n261_16;
input slot_reset_n_d;
input n1965_13;
input n261_12;
input n76_8;
input n76_9;
input reg_r25_msk_Z;
input reg_r25_yjk_Z;
input n1011_6;
input n261_14;
input n1965_11;
input n2466_7;
input [2:0] reg_r27_h_scroll_Z;
input [7:0] reg_r23_vstart_line_Z;
input [7:0] reg_r18_adj;
output w_window_x;
output w_prewindow_y;
output w_prewindow_y_sp;
output w_field;
output n1607_3;
output ff_pre_x_cnt_8_5;
output n1470_5;
output n553_4;
output n556_4;
output n969_5;
output n550_5;
output [10:1] w_vdp_hcounter;
output [0:0] w_hcounter;
output [10:2] w_vcounter;
output [1:0] w_vdp_vcounter;
output [1:0] w_dot_state;
output [2:0] w_eight_dot_state;
output [5:5] ff_pre_x_cnt_start1;
output [8:0] w_pre_dot_counter_x;
output [8:0] w_pre_dot_counter_yp;
output [8:0] w_pre_dot_counter_y;
wire n1472_3;
wire n1481_3;
wire n550_3;
wire n551_3;
wire n552_3;
wire n553_3;
wire n554_3;
wire n555_3;
wire n556_3;
wire n557_3;
wire n558_4;
wire n790_4;
wire n964_3;
wire n965_3;
wire n967_3;
wire n969_3;
wire n970_3;
wire n971_3;
wire n972_4;
wire n973_3;
wire n1042_3;
wire n1043_3;
wire n1044_3;
wire n1045_3;
wire n1046_3;
wire n1047_3;
wire n1048_3;
wire w_v_blanking_end;
wire n1521_3;
wire \window_y.pre_dot_counter_yp_v_8_6 ;
wire ff_window_x_5;
wire ff_pre_window_y_6;
wire ff_pre_window_y_sp_5;
wire n931_8;
wire n404_7;
wire n403_7;
wire n378_8;
wire n377_7;
wire n193_8;
wire n192_7;
wire n191_7;
wire n190_7;
wire n189_7;
wire n188_7;
wire n187_7;
wire n186_7;
wire n185_7;
wire n184_7;
wire n183_7;
wire n125_7;
wire n124_7;
wire n123_7;
wire n122_7;
wire n121_7;
wire n120_7;
wire n119_7;
wire n118_7;
wire n117_7;
wire n44_7;
wire n43_7;
wire n42_7;
wire n41_7;
wire n39_7;
wire n37_7;
wire n36_7;
wire n35_7;
wire n932_7;
wire n697_6;
wire n694_6;
wire n692_6;
wire n797_6;
wire n796_6;
wire n794_14;
wire n1470_4;
wire n1670_4;
wire n550_4;
wire n551_4;
wire n552_4;
wire n790_5;
wire n790_7;
wire n964_4;
wire n965_4;
wire n965_5;
wire n969_4;
wire n973_4;
wire w_v_blanking_end_4;
wire ff_window_x_6;
wire ff_pre_window_y_7;
wire n698_8;
wire n190_8;
wire n188_8;
wire n186_8;
wire n185_8;
wire n183_8;
wire n123_8;
wire n122_8;
wire n120_8;
wire n119_8;
wire n117_8;
wire n42_8;
wire n42_9;
wire n40_8;
wire n38_8;
wire n35_8;
wire n695_7;
wire n693_7;
wire n1470_6;
wire n1670_5;
wire n1670_6;
wire n1670_7;
wire n550_6;
wire n790_9;
wire n790_10;
wire n969_6;
wire n969_7;
wire n973_6;
wire w_v_blanking_end_5;
wire w_v_blanking_end_6;
wire ff_pre_window_y_8;
wire ff_pre_window_y_9;
wire n42_10;
wire n42_11;
wire n1670_8;
wire n790_11;
wire ff_pre_window_y_10;
wire ff_pre_window_y_12;
wire n790_13;
wire n1041_5;
wire n1049_5;
wire n378_11;
wire n1470_8;
wire n40_10;
wire n38_10;
wire n696_9;
wire n698_10;
wire n790_15;
wire n794_16;
wire ff_pre_window_y_14;
wire n973_8;
wire n966_5;
wire n555_6;
wire n554_6;
wire n968_5;
wire n693_9;
wire n695_9;
wire n696_11;
wire n699_9;
wire n700_9;
wire n1472_6;
wire n126_9;
wire n1670_10;
wire n1513_5;
wire ff_pre_y_cnt_8_17;
wire n1122_13;
wire n1123_13;
wire n1124_13;
wire n1125_13;
wire n1126_13;
wire n1127_13;
wire n1128_13;
wire n1129_13;
wire n1130_13;
wire n1122_15;
wire n405_10;
wire ff_pal_mode;
wire ff_interlace_mode;
wire n1171_1;
wire n1171_2;
wire n1170_1;
wire n1170_2;
wire n1169_1;
wire n1169_2;
wire n1168_1;
wire n1168_2;
wire n1167_1;
wire n1167_2;
wire n1166_1;
wire n1166_2;
wire n1165_1;
wire n1165_2;
wire n1164_1;
wire n1164_2;
wire n435_2;
wire n435_3;
wire n434_2;
wire n434_3;
wire n433_2;
wire n433_3;
wire n432_2;
wire n432_3;
wire n944_2;
wire n944_3;
wire n943_2;
wire n943_3;
wire n942_2;
wire n942_3;
wire n941_2;
wire n941_3;
wire n940_2;
wire n940_3;
wire n939_2;
wire n939_3;
wire n938_2;
wire n938_3;
wire n936_2;
wire n936_0_COUT;
wire n847_1_SUM;
wire n847_3;
wire n848_1_SUM;
wire n848_3;
wire n849_1_SUM;
wire n849_3;
wire n850_1_SUM;
wire n850_3;
wire n851_1_SUM;
wire n851_3;
wire n852_1_SUM;
wire n852_3;
wire n853_1_SUM;
wire n853_3;
wire n854_1_SUM;
wire n854_3;
wire n855_1_SUM;
wire n855_3;
wire n336_5;
wire n45_9;
wire w_pre_x_cnt_start0_3_10;
wire n933_8;
wire n929_10;
wire [9:0] ff_v_cnt_in_field;
wire [4:0] ff_pre_x_cnt_start1_0;
wire [8:0] ff_x_cnt;
wire [8:0] ff_right_mask;
wire [8:0] \window_y.pre_dot_counter_yp_v ;
wire VCC;
wire GND;
  LUT2 n1472_s0 (
    .F(n1472_3),
    .I0(n1470_8),
    .I1(n1472_6) 
);
defparam n1472_s0.INIT=4'h8;
  LUT3 n1481_s0 (
    .F(n1481_3),
    .I0(w_vdp_enable),
    .I1(w_hcounter[0]),
    .I2(w_vdp_hcounter[1]) 
);
defparam n1481_s0.INIT=8'h80;
  LUT4 n550_s0 (
    .F(n550_3),
    .I0(ff_pre_x_cnt_start1[5]),
    .I1(w_pre_dot_counter_x[8]),
    .I2(n261_16),
    .I3(n550_4) 
);
defparam n550_s0.INIT=16'hAA3C;
  LUT4 n551_s0 (
    .F(n551_3),
    .I0(ff_pre_x_cnt_start1[5]),
    .I1(n551_4),
    .I2(w_pre_dot_counter_x[7]),
    .I3(n550_4) 
);
defparam n551_s0.INIT=16'hAA3C;
  LUT4 n552_s0 (
    .F(n552_3),
    .I0(ff_pre_x_cnt_start1[5]),
    .I1(n552_4),
    .I2(w_pre_dot_counter_x[6]),
    .I3(n550_4) 
);
defparam n552_s0.INIT=16'hAA3C;
  LUT4 n553_s0 (
    .F(n553_3),
    .I0(ff_pre_x_cnt_start1[5]),
    .I1(w_pre_dot_counter_x[5]),
    .I2(n553_4),
    .I3(n550_4) 
);
defparam n553_s0.INIT=16'hAA3C;
  LUT4 n554_s0 (
    .F(n554_3),
    .I0(ff_pre_x_cnt_start1_0[4]),
    .I1(n554_6),
    .I2(w_pre_dot_counter_x[4]),
    .I3(n550_4) 
);
defparam n554_s0.INIT=16'hAA3C;
  LUT4 n555_s0 (
    .F(n555_3),
    .I0(ff_pre_x_cnt_start1_0[3]),
    .I1(n555_6),
    .I2(w_pre_dot_counter_x[3]),
    .I3(n550_4) 
);
defparam n555_s0.INIT=16'hAA3C;
  LUT4 n556_s0 (
    .F(n556_3),
    .I0(ff_pre_x_cnt_start1_0[2]),
    .I1(w_pre_dot_counter_x[2]),
    .I2(n556_4),
    .I3(n550_4) 
);
defparam n556_s0.INIT=16'hAA3C;
  LUT4 n557_s0 (
    .F(n557_3),
    .I0(ff_pre_x_cnt_start1_0[1]),
    .I1(w_pre_dot_counter_x[0]),
    .I2(w_pre_dot_counter_x[1]),
    .I3(n550_4) 
);
defparam n557_s0.INIT=16'hAA3C;
  LUT3 n558_s1 (
    .F(n558_4),
    .I0(ff_pre_x_cnt_start1_0[0]),
    .I1(w_pre_dot_counter_x[0]),
    .I2(n550_4) 
);
defparam n558_s1.INIT=8'hA3;
  LUT4 n790_s1 (
    .F(n790_4),
    .I0(n790_5),
    .I1(ff_x_cnt[1]),
    .I2(n790_13),
    .I3(n790_7) 
);
defparam n790_s1.INIT=16'h4100;
  LUT2 n964_s0 (
    .F(n964_3),
    .I0(n964_4),
    .I1(w_pre_dot_counter_yp[8]) 
);
defparam n964_s0.INIT=4'h6;
  LUT4 n965_s0 (
    .F(n965_3),
    .I0(w_pre_dot_counter_yp[6]),
    .I1(n965_4),
    .I2(n965_5),
    .I3(w_pre_dot_counter_yp[7]) 
);
defparam n965_s0.INIT=16'h7F80;
  LUT3 n967_s0 (
    .F(n967_3),
    .I0(w_pre_dot_counter_yp[4]),
    .I1(n965_4),
    .I2(w_pre_dot_counter_yp[5]) 
);
defparam n967_s0.INIT=8'h78;
  LUT3 n969_s0 (
    .F(n969_3),
    .I0(n969_4),
    .I1(n969_5),
    .I2(w_pre_dot_counter_yp[3]) 
);
defparam n969_s0.INIT=8'hB4;
  LUT4 n970_s0 (
    .F(n970_3),
    .I0(n969_4),
    .I1(w_pre_dot_counter_yp[1]),
    .I2(w_pre_dot_counter_yp[0]),
    .I3(w_pre_dot_counter_yp[2]) 
);
defparam n970_s0.INIT=16'hBF40;
  LUT3 n971_s0 (
    .F(n971_3),
    .I0(n969_4),
    .I1(w_pre_dot_counter_yp[0]),
    .I2(w_pre_dot_counter_yp[1]) 
);
defparam n971_s0.INIT=8'hB4;
  LUT2 n972_s1 (
    .F(n972_4),
    .I0(w_pre_dot_counter_yp[0]),
    .I1(n969_4) 
);
defparam n972_s1.INIT=4'h9;
  LUT4 n973_s0 (
    .F(n973_3),
    .I0(n973_4),
    .I1(n973_8),
    .I2(w_pre_dot_counter_yp[6]),
    .I3(w_pre_dot_counter_yp[7]) 
);
defparam n973_s0.INIT=16'h4001;
  LUT3 n1042_s0 (
    .F(n1042_3),
    .I0(n965_3),
    .I1(n936_2),
    .I2(w_v_blanking_end) 
);
defparam n1042_s0.INIT=8'hCA;
  LUT3 n1043_s0 (
    .F(n1043_3),
    .I0(n966_5),
    .I1(n938_2),
    .I2(w_v_blanking_end) 
);
defparam n1043_s0.INIT=8'hCA;
  LUT3 n1044_s0 (
    .F(n1044_3),
    .I0(n967_3),
    .I1(n939_2),
    .I2(w_v_blanking_end) 
);
defparam n1044_s0.INIT=8'hCA;
  LUT3 n1045_s0 (
    .F(n1045_3),
    .I0(n968_5),
    .I1(n940_2),
    .I2(w_v_blanking_end) 
);
defparam n1045_s0.INIT=8'hCA;
  LUT3 n1046_s0 (
    .F(n1046_3),
    .I0(n969_3),
    .I1(n941_2),
    .I2(w_v_blanking_end) 
);
defparam n1046_s0.INIT=8'hCA;
  LUT3 n1047_s0 (
    .F(n1047_3),
    .I0(n970_3),
    .I1(n942_2),
    .I2(w_v_blanking_end) 
);
defparam n1047_s0.INIT=8'hCA;
  LUT3 n1048_s0 (
    .F(n1048_3),
    .I0(n971_3),
    .I1(n943_2),
    .I2(w_v_blanking_end) 
);
defparam n1048_s0.INIT=8'hCA;
  LUT4 w_v_blanking_end_s0 (
    .F(w_v_blanking_end),
    .I0(w_field),
    .I1(ff_interlace_mode),
    .I2(ff_v_cnt_in_field[0]),
    .I3(w_v_blanking_end_4) 
);
defparam w_v_blanking_end_s0.INIT=16'h8700;
  LUT2 n1521_s0 (
    .F(n1521_3),
    .I0(w_vdp_enable),
    .I1(n790_4) 
);
defparam n1521_s0.INIT=4'h8;
  LUT3 n1607_s0 (
    .F(n1607_3),
    .I0(w_pre_dot_counter_x[8]),
    .I1(n261_16),
    .I2(ff_pre_x_cnt_8_5) 
);
defparam n1607_s0.INIT=8'h80;
  LUT3 \window_y.pre_dot_counter_yp_v_8_s2  (
    .F(\window_y.pre_dot_counter_yp_v_8_6 ),
    .I0(w_v_blanking_end),
    .I1(slot_reset_n_d),
    .I2(n1607_3) 
);
defparam \window_y.pre_dot_counter_yp_v_8_s2 .INIT=8'h40;
  LUT3 ff_pre_x_cnt_8_s2 (
    .F(ff_pre_x_cnt_8_5),
    .I0(w_hcounter[0]),
    .I1(w_vdp_enable),
    .I2(w_vdp_hcounter[1]) 
);
defparam ff_pre_x_cnt_8_s2.INIT=8'h40;
  LUT3 ff_window_x_s2 (
    .F(ff_window_x_5),
    .I0(n790_4),
    .I1(ff_window_x_6),
    .I2(w_vdp_enable) 
);
defparam ff_window_x_s2.INIT=8'hE0;
  LUT4 ff_pre_window_y_s3 (
    .F(ff_pre_window_y_6),
    .I0(n1607_3),
    .I1(n973_3),
    .I2(ff_pre_window_y_7),
    .I3(w_v_blanking_end) 
);
defparam ff_pre_window_y_s3.INIT=16'h00F8;
  LUT3 ff_pre_window_y_sp_s2 (
    .F(ff_pre_window_y_sp_5),
    .I0(n1607_3),
    .I1(w_v_blanking_end),
    .I2(ff_pre_window_y_7) 
);
defparam ff_pre_window_y_sp_s2.INIT=8'hF8;
  LUT2 n931_s3 (
    .F(n931_8),
    .I0(reg_r9_y_dots_Z),
    .I1(ff_pal_mode) 
);
defparam n931_s3.INIT=4'h4;
  LUT3 n404_s2 (
    .F(n404_7),
    .I0(w_eight_dot_state[0]),
    .I1(w_eight_dot_state[1]),
    .I2(n1965_13) 
);
defparam n404_s2.INIT=8'h60;
  LUT4 n403_s2 (
    .F(n403_7),
    .I0(w_eight_dot_state[0]),
    .I1(w_eight_dot_state[1]),
    .I2(w_eight_dot_state[2]),
    .I3(n1965_13) 
);
defparam n403_s2.INIT=16'h7800;
  LUT2 n378_s3 (
    .F(n378_8),
    .I0(w_dot_state[1]),
    .I1(n378_11) 
);
defparam n378_s3.INIT=4'h1;
  LUT2 n377_s2 (
    .F(n377_7),
    .I0(n378_11),
    .I1(w_dot_state[0]) 
);
defparam n377_s2.INIT=4'h4;
  LUT2 n193_s3 (
    .F(n193_8),
    .I0(w_vdp_vcounter[0]),
    .I1(n1472_6) 
);
defparam n193_s3.INIT=4'h1;
  LUT3 n192_s2 (
    .F(n192_7),
    .I0(n1472_6),
    .I1(w_vdp_vcounter[0]),
    .I2(w_vdp_vcounter[1]) 
);
defparam n192_s2.INIT=8'h14;
  LUT4 n191_s2 (
    .F(n191_7),
    .I0(w_vdp_vcounter[0]),
    .I1(w_vdp_vcounter[1]),
    .I2(n1472_6),
    .I3(w_vcounter[2]) 
);
defparam n191_s2.INIT=16'h0708;
  LUT3 n190_s2 (
    .F(n190_7),
    .I0(n1472_6),
    .I1(w_vcounter[3]),
    .I2(n190_8) 
);
defparam n190_s2.INIT=8'h14;
  LUT4 n189_s2 (
    .F(n189_7),
    .I0(w_vcounter[3]),
    .I1(n190_8),
    .I2(n1472_6),
    .I3(w_vcounter[4]) 
);
defparam n189_s2.INIT=16'h0708;
  LUT3 n188_s2 (
    .F(n188_7),
    .I0(n1472_6),
    .I1(w_vcounter[5]),
    .I2(n188_8) 
);
defparam n188_s2.INIT=8'h14;
  LUT4 n187_s2 (
    .F(n187_7),
    .I0(w_vcounter[5]),
    .I1(n188_8),
    .I2(n1472_6),
    .I3(w_vcounter[6]) 
);
defparam n187_s2.INIT=16'h0708;
  LUT3 n186_s2 (
    .F(n186_7),
    .I0(n1472_6),
    .I1(n186_8),
    .I2(w_vcounter[7]) 
);
defparam n186_s2.INIT=8'h14;
  LUT3 n185_s2 (
    .F(n185_7),
    .I0(n1472_6),
    .I1(w_vcounter[8]),
    .I2(n185_8) 
);
defparam n185_s2.INIT=8'h14;
  LUT4 n184_s2 (
    .F(n184_7),
    .I0(w_vcounter[8]),
    .I1(n185_8),
    .I2(n1472_6),
    .I3(w_vcounter[9]) 
);
defparam n184_s2.INIT=16'h0708;
  LUT3 n183_s2 (
    .F(n183_7),
    .I0(n1472_6),
    .I1(n183_8),
    .I2(w_vcounter[10]) 
);
defparam n183_s2.INIT=8'h14;
  LUT3 n125_s2 (
    .F(n125_7),
    .I0(n1670_4),
    .I1(ff_v_cnt_in_field[1]),
    .I2(ff_v_cnt_in_field[0]) 
);
defparam n125_s2.INIT=8'h14;
  LUT4 n124_s2 (
    .F(n124_7),
    .I0(ff_v_cnt_in_field[1]),
    .I1(ff_v_cnt_in_field[0]),
    .I2(n1670_4),
    .I3(ff_v_cnt_in_field[2]) 
);
defparam n124_s2.INIT=16'h0708;
  LUT3 n123_s2 (
    .F(n123_7),
    .I0(n1670_4),
    .I1(n123_8),
    .I2(ff_v_cnt_in_field[3]) 
);
defparam n123_s2.INIT=8'h14;
  LUT3 n122_s2 (
    .F(n122_7),
    .I0(n1670_4),
    .I1(ff_v_cnt_in_field[4]),
    .I2(n122_8) 
);
defparam n122_s2.INIT=8'h14;
  LUT4 n121_s2 (
    .F(n121_7),
    .I0(ff_v_cnt_in_field[4]),
    .I1(n122_8),
    .I2(n1670_4),
    .I3(ff_v_cnt_in_field[5]) 
);
defparam n121_s2.INIT=16'h0708;
  LUT3 n120_s2 (
    .F(n120_7),
    .I0(n1670_4),
    .I1(n120_8),
    .I2(ff_v_cnt_in_field[6]) 
);
defparam n120_s2.INIT=8'h14;
  LUT2 n119_s2 (
    .F(n119_7),
    .I0(ff_v_cnt_in_field[7]),
    .I1(n119_8) 
);
defparam n119_s2.INIT=4'h6;
  LUT3 n118_s2 (
    .F(n118_7),
    .I0(ff_v_cnt_in_field[7]),
    .I1(n119_8),
    .I2(ff_v_cnt_in_field[8]) 
);
defparam n118_s2.INIT=8'h78;
  LUT3 n117_s2 (
    .F(n117_7),
    .I0(n1670_4),
    .I1(n117_8),
    .I2(ff_v_cnt_in_field[9]) 
);
defparam n117_s2.INIT=8'h14;
  LUT2 n44_s2 (
    .F(n44_7),
    .I0(w_hcounter[0]),
    .I1(w_vdp_hcounter[1]) 
);
defparam n44_s2.INIT=4'h6;
  LUT3 n43_s2 (
    .F(n43_7),
    .I0(w_hcounter[0]),
    .I1(w_vdp_hcounter[1]),
    .I2(w_vdp_hcounter[2]) 
);
defparam n43_s2.INIT=8'h78;
  LUT3 n42_s2 (
    .F(n42_7),
    .I0(n42_8),
    .I1(w_vdp_hcounter[3]),
    .I2(n42_9) 
);
defparam n42_s2.INIT=8'h1C;
  LUT4 n41_s2 (
    .F(n41_7),
    .I0(n42_8),
    .I1(n42_9),
    .I2(w_vdp_hcounter[3]),
    .I3(w_vdp_hcounter[4]) 
);
defparam n41_s2.INIT=16'h3740;
  LUT4 n39_s2 (
    .F(n39_7),
    .I0(w_vdp_hcounter[5]),
    .I1(n40_8),
    .I2(n378_11),
    .I3(w_vdp_hcounter[6]) 
);
defparam n39_s2.INIT=16'h0708;
  LUT4 n37_s2 (
    .F(n37_7),
    .I0(w_vdp_hcounter[7]),
    .I1(n38_8),
    .I2(n378_11),
    .I3(w_vdp_hcounter[8]) 
);
defparam n37_s2.INIT=16'h0708;
  LUT4 n36_s2 (
    .F(n36_7),
    .I0(w_vdp_hcounter[7]),
    .I1(w_vdp_hcounter[8]),
    .I2(n38_8),
    .I3(w_vdp_hcounter[9]) 
);
defparam n36_s2.INIT=16'h7F80;
  LUT3 n35_s2 (
    .F(n35_7),
    .I0(n378_11),
    .I1(n35_8),
    .I2(w_vdp_hcounter[10]) 
);
defparam n35_s2.INIT=8'h14;
  LUT2 n932_s2 (
    .F(n932_7),
    .I0(ff_pal_mode),
    .I1(reg_r9_y_dots_Z) 
);
defparam n932_s2.INIT=4'h9;
  LUT4 n697_s1 (
    .F(n697_6),
    .I0(ff_x_cnt[2]),
    .I1(n698_8),
    .I2(n261_12),
    .I3(ff_x_cnt[3]) 
);
defparam n697_s1.INIT=16'hF7F8;
  LUT4 n694_s1 (
    .F(n694_6),
    .I0(ff_x_cnt[5]),
    .I1(n695_7),
    .I2(n261_12),
    .I3(ff_x_cnt[6]) 
);
defparam n694_s1.INIT=16'hF7F8;
  LUT4 n692_s1 (
    .F(n692_6),
    .I0(ff_x_cnt[7]),
    .I1(n693_7),
    .I2(n261_12),
    .I3(ff_x_cnt[8]) 
);
defparam n692_s1.INIT=16'hF7F8;
  LUT2 n797_s1 (
    .F(n797_6),
    .I0(reg_r27_h_scroll_Z[1]),
    .I1(reg_r27_h_scroll_Z[0]) 
);
defparam n797_s1.INIT=4'h6;
  LUT3 n796_s1 (
    .F(n796_6),
    .I0(reg_r27_h_scroll_Z[1]),
    .I1(reg_r27_h_scroll_Z[0]),
    .I2(reg_r27_h_scroll_Z[2]) 
);
defparam n796_s1.INIT=8'h1E;
  LUT3 n794_s6 (
    .F(n794_14),
    .I0(reg_r27_h_scroll_Z[2]),
    .I1(reg_r27_h_scroll_Z[1]),
    .I2(reg_r27_h_scroll_Z[0]) 
);
defparam n794_s6.INIT=8'h01;
  LUT4 n1470_s1 (
    .F(n1470_4),
    .I0(w_vdp_hcounter[6]),
    .I1(w_vdp_hcounter[5]),
    .I2(n1470_6),
    .I3(n76_8) 
);
defparam n1470_s1.INIT=16'h4000;
  LUT2 n1470_s2 (
    .F(n1470_5),
    .I0(w_vdp_hcounter[2]),
    .I1(n42_8) 
);
defparam n1470_s2.INIT=4'h8;
  LUT3 n1670_s1 (
    .F(n1670_4),
    .I0(n1670_5),
    .I1(n1670_6),
    .I2(n1670_7) 
);
defparam n1670_s1.INIT=8'h10;
  LUT4 n550_s1 (
    .F(n550_4),
    .I0(w_hcounter[0]),
    .I1(n550_5),
    .I2(n76_9),
    .I3(n550_6) 
);
defparam n550_s1.INIT=16'h1000;
  LUT3 n551_s1 (
    .F(n551_4),
    .I0(w_pre_dot_counter_x[5]),
    .I1(w_pre_dot_counter_x[6]),
    .I2(n553_4) 
);
defparam n551_s1.INIT=8'h80;
  LUT2 n552_s1 (
    .F(n552_4),
    .I0(w_pre_dot_counter_x[5]),
    .I1(n553_4) 
);
defparam n552_s1.INIT=4'h8;
  LUT4 n553_s1 (
    .F(n553_4),
    .I0(w_pre_dot_counter_x[2]),
    .I1(w_pre_dot_counter_x[3]),
    .I2(w_pre_dot_counter_x[4]),
    .I3(n556_4) 
);
defparam n553_s1.INIT=16'h8000;
  LUT2 n556_s1 (
    .F(n556_4),
    .I0(w_pre_dot_counter_x[0]),
    .I1(w_pre_dot_counter_x[1]) 
);
defparam n556_s1.INIT=4'h8;
  LUT4 n790_s2 (
    .F(n790_5),
    .I0(n790_15),
    .I1(reg_r25_msk_Z),
    .I2(n796_6),
    .I3(ff_x_cnt[2]) 
);
defparam n790_s2.INIT=16'hBFC8;
  LUT4 n790_s4 (
    .F(n790_7),
    .I0(n794_14),
    .I1(n790_9),
    .I2(ff_x_cnt[3]),
    .I3(n790_10) 
);
defparam n790_s4.INIT=16'h2C00;
  LUT4 n964_s1 (
    .F(n964_4),
    .I0(w_pre_dot_counter_yp[7]),
    .I1(w_pre_dot_counter_yp[6]),
    .I2(n965_4),
    .I3(n965_5) 
);
defparam n964_s1.INIT=16'h8000;
  LUT3 n965_s1 (
    .F(n965_4),
    .I0(n969_4),
    .I1(w_pre_dot_counter_yp[3]),
    .I2(n969_5) 
);
defparam n965_s1.INIT=8'h40;
  LUT2 n965_s2 (
    .F(n965_5),
    .I0(w_pre_dot_counter_yp[5]),
    .I1(w_pre_dot_counter_yp[4]) 
);
defparam n965_s2.INIT=4'h8;
  LUT4 n969_s1 (
    .F(n969_4),
    .I0(n969_6),
    .I1(\window_y.pre_dot_counter_yp_v [0]),
    .I2(\window_y.pre_dot_counter_yp_v [1]),
    .I3(n969_7) 
);
defparam n969_s1.INIT=16'h8000;
  LUT3 n969_s2 (
    .F(n969_5),
    .I0(w_pre_dot_counter_yp[2]),
    .I1(w_pre_dot_counter_yp[1]),
    .I2(w_pre_dot_counter_yp[0]) 
);
defparam n969_s2.INIT=8'h80;
  LUT4 n973_s1 (
    .F(n973_4),
    .I0(n965_4),
    .I1(n973_6),
    .I2(w_pre_dot_counter_yp[4]),
    .I3(w_pre_dot_counter_yp[5]) 
);
defparam n973_s1.INIT=16'h5FF3;
  LUT4 w_v_blanking_end_s1 (
    .F(w_v_blanking_end_4),
    .I0(ff_v_cnt_in_field[1]),
    .I1(ff_v_cnt_in_field[4]),
    .I2(w_v_blanking_end_5),
    .I3(w_v_blanking_end_6) 
);
defparam w_v_blanking_end_s1.INIT=16'h1000;
  LUT3 ff_window_x_s3 (
    .F(ff_window_x_6),
    .I0(w_vdp_hcounter[1]),
    .I1(n855_3),
    .I2(w_hcounter[0]) 
);
defparam ff_window_x_s3.INIT=8'h10;
  LUT4 ff_pre_window_y_s4 (
    .F(ff_pre_window_y_7),
    .I0(n973_4),
    .I1(ff_pre_window_y_8),
    .I2(reg_r9_y_dots_Z),
    .I3(ff_pre_window_y_9) 
);
defparam ff_pre_window_y_s4.INIT=16'hC500;
  LUT2 n698_s3 (
    .F(n698_8),
    .I0(ff_x_cnt[0]),
    .I1(ff_x_cnt[1]) 
);
defparam n698_s3.INIT=4'h8;
  LUT3 n190_s3 (
    .F(n190_8),
    .I0(w_vdp_vcounter[0]),
    .I1(w_vdp_vcounter[1]),
    .I2(w_vcounter[2]) 
);
defparam n190_s3.INIT=8'h80;
  LUT3 n188_s3 (
    .F(n188_8),
    .I0(w_vcounter[3]),
    .I1(w_vcounter[4]),
    .I2(n190_8) 
);
defparam n188_s3.INIT=8'h80;
  LUT3 n186_s3 (
    .F(n186_8),
    .I0(w_vcounter[5]),
    .I1(w_vcounter[6]),
    .I2(n188_8) 
);
defparam n186_s3.INIT=8'h80;
  LUT4 n185_s3 (
    .F(n185_8),
    .I0(w_vcounter[5]),
    .I1(w_vcounter[6]),
    .I2(w_vcounter[7]),
    .I3(n188_8) 
);
defparam n185_s3.INIT=16'h8000;
  LUT3 n183_s3 (
    .F(n183_8),
    .I0(w_vcounter[8]),
    .I1(w_vcounter[9]),
    .I2(n185_8) 
);
defparam n183_s3.INIT=8'h80;
  LUT3 n123_s3 (
    .F(n123_8),
    .I0(ff_v_cnt_in_field[1]),
    .I1(ff_v_cnt_in_field[2]),
    .I2(ff_v_cnt_in_field[0]) 
);
defparam n123_s3.INIT=8'h80;
  LUT4 n122_s3 (
    .F(n122_8),
    .I0(ff_v_cnt_in_field[1]),
    .I1(ff_v_cnt_in_field[2]),
    .I2(ff_v_cnt_in_field[0]),
    .I3(ff_v_cnt_in_field[3]) 
);
defparam n122_s3.INIT=16'h8000;
  LUT3 n120_s3 (
    .F(n120_8),
    .I0(ff_v_cnt_in_field[4]),
    .I1(ff_v_cnt_in_field[5]),
    .I2(n122_8) 
);
defparam n120_s3.INIT=8'h80;
  LUT4 n119_s3 (
    .F(n119_8),
    .I0(ff_v_cnt_in_field[4]),
    .I1(ff_v_cnt_in_field[5]),
    .I2(ff_v_cnt_in_field[6]),
    .I3(n122_8) 
);
defparam n119_s3.INIT=16'h8000;
  LUT3 n117_s3 (
    .F(n117_8),
    .I0(ff_v_cnt_in_field[7]),
    .I1(ff_v_cnt_in_field[8]),
    .I2(n119_8) 
);
defparam n117_s3.INIT=8'h80;
  LUT4 n42_s3 (
    .F(n42_8),
    .I0(w_vdp_hcounter[3]),
    .I1(n42_10),
    .I2(w_vdp_hcounter[4]),
    .I3(n42_11) 
);
defparam n42_s3.INIT=16'h4000;
  LUT3 n42_s4 (
    .F(n42_9),
    .I0(w_hcounter[0]),
    .I1(w_vdp_hcounter[1]),
    .I2(w_vdp_hcounter[2]) 
);
defparam n42_s4.INIT=8'h80;
  LUT3 n40_s3 (
    .F(n40_8),
    .I0(w_vdp_hcounter[3]),
    .I1(w_vdp_hcounter[4]),
    .I2(n42_9) 
);
defparam n40_s3.INIT=8'h80;
  LUT3 n38_s3 (
    .F(n38_8),
    .I0(w_vdp_hcounter[5]),
    .I1(w_vdp_hcounter[6]),
    .I2(n40_8) 
);
defparam n38_s3.INIT=8'h80;
  LUT4 n35_s3 (
    .F(n35_8),
    .I0(w_vdp_hcounter[7]),
    .I1(w_vdp_hcounter[8]),
    .I2(w_vdp_hcounter[9]),
    .I3(n38_8) 
);
defparam n35_s3.INIT=16'h8000;
  LUT4 n695_s2 (
    .F(n695_7),
    .I0(ff_x_cnt[2]),
    .I1(ff_x_cnt[3]),
    .I2(ff_x_cnt[4]),
    .I3(n698_8) 
);
defparam n695_s2.INIT=16'h8000;
  LUT3 n693_s2 (
    .F(n693_7),
    .I0(ff_x_cnt[5]),
    .I1(ff_x_cnt[6]),
    .I2(n695_7) 
);
defparam n693_s2.INIT=8'h80;
  LUT4 n1470_s3 (
    .F(n1470_6),
    .I0(w_vdp_hcounter[8]),
    .I1(w_vdp_hcounter[10]),
    .I2(w_vdp_hcounter[9]),
    .I3(w_vdp_hcounter[7]) 
);
defparam n1470_s3.INIT=16'h1000;
  LUT4 n1670_s2 (
    .F(n1670_5),
    .I0(ff_interlace_mode),
    .I1(ff_pal_mode),
    .I2(ff_v_cnt_in_field[2]),
    .I3(ff_v_cnt_in_field[3]) 
);
defparam n1670_s2.INIT=16'hDEF3;
  LUT4 n1670_s3 (
    .F(n1670_6),
    .I0(ff_pal_mode),
    .I1(ff_interlace_mode),
    .I2(ff_v_cnt_in_field[1]),
    .I3(ff_v_cnt_in_field[0]) 
);
defparam n1670_s3.INIT=16'hEDF3;
  LUT4 n1670_s4 (
    .F(n1670_7),
    .I0(n1670_8),
    .I1(ff_v_cnt_in_field[7]),
    .I2(ff_v_cnt_in_field[8]),
    .I3(ff_v_cnt_in_field[9]) 
);
defparam n1670_s4.INIT=16'h0100;
  LUT4 n550_s2 (
    .F(n550_5),
    .I0(w_vdp_hcounter[4]),
    .I1(w_vdp_hcounter[5]),
    .I2(w_vdp_hcounter[6]),
    .I3(reg_r25_yjk_Z) 
);
defparam n550_s2.INIT=16'hEFF7;
  LUT4 n550_s3 (
    .F(n550_6),
    .I0(w_vdp_hcounter[2]),
    .I1(ff_pal_mode),
    .I2(w_vdp_hcounter[3]),
    .I3(w_vdp_hcounter[1]) 
);
defparam n550_s3.INIT=16'h9000;
  LUT4 n790_s6 (
    .F(n790_9),
    .I0(reg_r27_h_scroll_Z[0]),
    .I1(reg_r25_msk_Z),
    .I2(ff_x_cnt[0]),
    .I3(ff_x_cnt[3]) 
);
defparam n790_s6.INIT=16'h7B87;
  LUT4 n790_s7 (
    .F(n790_10),
    .I0(w_vdp_hcounter[1]),
    .I1(ff_x_cnt[4]),
    .I2(n790_11),
    .I3(w_hcounter[0]) 
);
defparam n790_s7.INIT=16'h1000;
  LUT3 n969_s3 (
    .F(n969_6),
    .I0(\window_y.pre_dot_counter_yp_v [8]),
    .I1(\window_y.pre_dot_counter_yp_v [7]),
    .I2(\window_y.pre_dot_counter_yp_v [6]) 
);
defparam n969_s3.INIT=8'h40;
  LUT4 n969_s4 (
    .F(n969_7),
    .I0(\window_y.pre_dot_counter_yp_v [2]),
    .I1(\window_y.pre_dot_counter_yp_v [3]),
    .I2(\window_y.pre_dot_counter_yp_v [4]),
    .I3(\window_y.pre_dot_counter_yp_v [5]) 
);
defparam n969_s4.INIT=16'h8000;
  LUT2 n973_s3 (
    .F(n973_6),
    .I0(n969_4),
    .I1(n1011_6) 
);
defparam n973_s3.INIT=4'h8;
  LUT4 w_v_blanking_end_s2 (
    .F(w_v_blanking_end_5),
    .I0(ff_v_cnt_in_field[6]),
    .I1(ff_v_cnt_in_field[7]),
    .I2(ff_v_cnt_in_field[8]),
    .I3(ff_v_cnt_in_field[5]) 
);
defparam w_v_blanking_end_s2.INIT=16'h0100;
  LUT4 w_v_blanking_end_s3 (
    .F(w_v_blanking_end_6),
    .I0(ff_v_cnt_in_field[9]),
    .I1(ff_pal_mode),
    .I2(ff_v_cnt_in_field[2]),
    .I3(ff_v_cnt_in_field[3]) 
);
defparam w_v_blanking_end_s3.INIT=16'h4100;
  LUT4 ff_pre_window_y_s5 (
    .F(ff_pre_window_y_8),
    .I0(ff_pre_window_y_10),
    .I1(w_pre_dot_counter_yp[5]),
    .I2(w_pre_dot_counter_yp[3]),
    .I3(w_pre_dot_counter_yp[4]) 
);
defparam ff_pre_window_y_s5.INIT=16'h0100;
  LUT4 ff_pre_window_y_s6 (
    .F(ff_pre_window_y_9),
    .I0(ff_pre_window_y_14),
    .I1(n553_4),
    .I2(n261_14),
    .I3(ff_pre_x_cnt_8_5) 
);
defparam ff_pre_window_y_s6.INIT=16'h8000;
  LUT2 n42_s5 (
    .F(n42_10),
    .I0(w_vdp_hcounter[5]),
    .I1(w_vdp_hcounter[6]) 
);
defparam n42_s5.INIT=4'h4;
  LUT4 n42_s6 (
    .F(n42_11),
    .I0(w_vdp_hcounter[7]),
    .I1(w_vdp_hcounter[9]),
    .I2(w_vdp_hcounter[8]),
    .I3(w_vdp_hcounter[10]) 
);
defparam n42_s6.INIT=16'h1000;
  LUT4 n1670_s5 (
    .F(n1670_8),
    .I0(ff_v_cnt_in_field[4]),
    .I1(ff_pal_mode),
    .I2(ff_v_cnt_in_field[5]),
    .I3(ff_v_cnt_in_field[6]) 
);
defparam n1670_s5.INIT=16'h7FFE;
  LUT4 n790_s8 (
    .F(n790_11),
    .I0(ff_x_cnt[5]),
    .I1(ff_x_cnt[6]),
    .I2(ff_x_cnt[7]),
    .I3(ff_x_cnt[8]) 
);
defparam n790_s8.INIT=16'h0001;
  LUT4 ff_pre_window_y_s7 (
    .F(ff_pre_window_y_10),
    .I0(w_pre_dot_counter_yp[2]),
    .I1(n969_4),
    .I2(w_pre_dot_counter_yp[0]),
    .I3(w_pre_dot_counter_yp[1]) 
);
defparam ff_pre_window_y_s7.INIT=16'hEFF7;
  LUT3 ff_pre_window_y_s9 (
    .F(ff_pre_window_y_12),
    .I0(w_pre_dot_counter_yp[8]),
    .I1(w_pre_dot_counter_x[8]),
    .I2(w_pre_dot_counter_yp[7]) 
);
defparam ff_pre_window_y_s9.INIT=8'h40;
  LUT3 n790_s9 (
    .F(n790_13),
    .I0(reg_r25_msk_Z),
    .I1(reg_r27_h_scroll_Z[1]),
    .I2(reg_r27_h_scroll_Z[0]) 
);
defparam n790_s9.INIT=8'h28;
  LUT4 n1041_s1 (
    .F(n1041_5),
    .I0(n964_4),
    .I1(w_pre_dot_counter_yp[8]),
    .I2(n936_2),
    .I3(w_v_blanking_end) 
);
defparam n1041_s1.INIT=16'hF066;
  LUT4 n1049_s1 (
    .F(n1049_5),
    .I0(w_pre_dot_counter_yp[0]),
    .I1(n969_4),
    .I2(n944_2),
    .I3(w_v_blanking_end) 
);
defparam n1049_s1.INIT=16'hF099;
  LUT4 n378_s5 (
    .F(n378_11),
    .I0(w_hcounter[0]),
    .I1(w_vdp_hcounter[1]),
    .I2(w_vdp_hcounter[2]),
    .I3(n42_8) 
);
defparam n378_s5.INIT=16'h8000;
  LUT4 n1470_s4 (
    .F(n1470_8),
    .I0(n1470_4),
    .I1(w_vdp_hcounter[2]),
    .I2(n42_8),
    .I3(n1481_3) 
);
defparam n1470_s4.INIT=16'hEA00;
  LUT4 n40_s4 (
    .F(n40_10),
    .I0(w_vdp_hcounter[5]),
    .I1(w_vdp_hcounter[3]),
    .I2(w_vdp_hcounter[4]),
    .I3(n42_9) 
);
defparam n40_s4.INIT=16'h6AAA;
  LUT4 n38_s4 (
    .F(n38_10),
    .I0(w_vdp_hcounter[7]),
    .I1(w_vdp_hcounter[5]),
    .I2(w_vdp_hcounter[6]),
    .I3(n40_8) 
);
defparam n38_s4.INIT=16'h6AAA;
  LUT4 n696_s3 (
    .F(n696_9),
    .I0(ff_x_cnt[2]),
    .I1(ff_x_cnt[3]),
    .I2(ff_x_cnt[0]),
    .I3(ff_x_cnt[1]) 
);
defparam n696_s3.INIT=16'h8000;
  LUT4 n698_s4 (
    .F(n698_10),
    .I0(n261_12),
    .I1(ff_x_cnt[2]),
    .I2(ff_x_cnt[0]),
    .I3(ff_x_cnt[1]) 
);
defparam n698_s4.INIT=16'h1444;
  LUT4 n790_s10 (
    .F(n790_15),
    .I0(ff_x_cnt[3]),
    .I1(reg_r27_h_scroll_Z[2]),
    .I2(reg_r27_h_scroll_Z[1]),
    .I3(reg_r27_h_scroll_Z[0]) 
);
defparam n790_s10.INIT=16'h0001;
  LUT3 n794_s7 (
    .F(n794_16),
    .I0(reg_r27_h_scroll_Z[2]),
    .I1(reg_r27_h_scroll_Z[1]),
    .I2(reg_r27_h_scroll_Z[0]) 
);
defparam n794_s7.INIT=8'hFE;
  LUT4 ff_pre_window_y_s10 (
    .F(ff_pre_window_y_14),
    .I0(w_pre_dot_counter_yp[6]),
    .I1(w_pre_dot_counter_yp[5]),
    .I2(w_pre_dot_counter_yp[4]),
    .I3(ff_pre_window_y_12) 
);
defparam ff_pre_window_y_s10.INIT=16'h6A00;
  LUT4 n973_s4 (
    .F(n973_8),
    .I0(w_pre_dot_counter_yp[7]),
    .I1(w_pre_dot_counter_yp[8]),
    .I2(w_pre_dot_counter_yp[5]),
    .I3(w_pre_dot_counter_yp[4]) 
);
defparam n973_s4.INIT=16'hD444;
  LUT4 n966_s1 (
    .F(n966_5),
    .I0(n965_4),
    .I1(w_pre_dot_counter_yp[5]),
    .I2(w_pre_dot_counter_yp[4]),
    .I3(w_pre_dot_counter_yp[6]) 
);
defparam n966_s1.INIT=16'h7F80;
  LUT3 n555_s2 (
    .F(n555_6),
    .I0(w_pre_dot_counter_x[2]),
    .I1(w_pre_dot_counter_x[0]),
    .I2(w_pre_dot_counter_x[1]) 
);
defparam n555_s2.INIT=8'h80;
  LUT4 n554_s2 (
    .F(n554_6),
    .I0(w_pre_dot_counter_x[2]),
    .I1(w_pre_dot_counter_x[3]),
    .I2(w_pre_dot_counter_x[0]),
    .I3(w_pre_dot_counter_x[1]) 
);
defparam n554_s2.INIT=16'h8000;
  LUT4 n968_s1 (
    .F(n968_5),
    .I0(w_pre_dot_counter_yp[4]),
    .I1(n969_4),
    .I2(w_pre_dot_counter_yp[3]),
    .I3(n969_5) 
);
defparam n968_s1.INIT=16'h9AAA;
  LUT4 n693_s3 (
    .F(n693_9),
    .I0(w_pre_dot_counter_x[8]),
    .I1(n261_16),
    .I2(ff_x_cnt[7]),
    .I3(n693_7) 
);
defparam n693_s3.INIT=16'h8FF8;
  LUT4 n695_s3 (
    .F(n695_9),
    .I0(w_pre_dot_counter_x[8]),
    .I1(n261_16),
    .I2(ff_x_cnt[5]),
    .I3(n695_7) 
);
defparam n695_s3.INIT=16'h8FF8;
  LUT4 n696_s4 (
    .F(n696_11),
    .I0(w_pre_dot_counter_x[8]),
    .I1(n261_16),
    .I2(ff_x_cnt[4]),
    .I3(n696_9) 
);
defparam n696_s4.INIT=16'h8FF8;
  LUT4 n699_s3 (
    .F(n699_9),
    .I0(w_pre_dot_counter_x[8]),
    .I1(n261_16),
    .I2(ff_x_cnt[0]),
    .I3(ff_x_cnt[1]) 
);
defparam n699_s3.INIT=16'h0770;
  LUT3 n700_s3 (
    .F(n700_9),
    .I0(ff_x_cnt[0]),
    .I1(w_pre_dot_counter_x[8]),
    .I2(n261_16) 
);
defparam n700_s3.INIT=8'h15;
  LUT4 n1472_s2 (
    .F(n1472_6),
    .I0(w_field),
    .I1(n1670_5),
    .I2(n1670_6),
    .I3(n1670_7) 
);
defparam n1472_s2.INIT=16'h0200;
  LUT4 n126_s3 (
    .F(n126_9),
    .I0(ff_v_cnt_in_field[0]),
    .I1(n1670_5),
    .I2(n1670_6),
    .I3(n1670_7) 
);
defparam n126_s3.INIT=16'h5455;
  LUT4 n1670_s6 (
    .F(n1670_10),
    .I0(n1470_8),
    .I1(n1670_5),
    .I2(n1670_6),
    .I3(n1670_7) 
);
defparam n1670_s6.INIT=16'h0200;
  LUT4 n1513_s1 (
    .F(n1513_5),
    .I0(n550_4),
    .I1(w_hcounter[0]),
    .I2(w_vdp_enable),
    .I3(w_vdp_hcounter[1]) 
);
defparam n1513_s1.INIT=16'h1000;
  LUT2 ff_pre_y_cnt_8_s5 (
    .F(ff_pre_y_cnt_8_17),
    .I0(w_vdp_enable),
    .I1(slot_reset_n_d) 
);
defparam ff_pre_y_cnt_8_s5.INIT=4'hB;
  LUT4 n1122_s5 (
    .F(n1122_13),
    .I0(GND),
    .I1(w_pre_dot_counter_yp[8]),
    .I2(n1164_2),
    .I3(w_vdp_enable) 
);
defparam n1122_s5.INIT=16'h9600;
  LUT4 n1123_s5 (
    .F(n1123_13),
    .I0(ff_pre_y_cnt_8_17),
    .I1(w_pre_dot_counter_y[7]),
    .I2(w_vdp_enable),
    .I3(n1164_1) 
);
defparam n1123_s5.INIT=16'hF444;
  LUT4 n1124_s5 (
    .F(n1124_13),
    .I0(ff_pre_y_cnt_8_17),
    .I1(w_pre_dot_counter_y[6]),
    .I2(w_vdp_enable),
    .I3(n1165_1) 
);
defparam n1124_s5.INIT=16'hF444;
  LUT4 n1125_s5 (
    .F(n1125_13),
    .I0(ff_pre_y_cnt_8_17),
    .I1(w_pre_dot_counter_y[5]),
    .I2(w_vdp_enable),
    .I3(n1166_1) 
);
defparam n1125_s5.INIT=16'hF444;
  LUT4 n1126_s5 (
    .F(n1126_13),
    .I0(ff_pre_y_cnt_8_17),
    .I1(w_pre_dot_counter_y[4]),
    .I2(w_vdp_enable),
    .I3(n1167_1) 
);
defparam n1126_s5.INIT=16'hF444;
  LUT4 n1127_s5 (
    .F(n1127_13),
    .I0(ff_pre_y_cnt_8_17),
    .I1(w_pre_dot_counter_y[3]),
    .I2(w_vdp_enable),
    .I3(n1168_1) 
);
defparam n1127_s5.INIT=16'hF444;
  LUT4 n1128_s5 (
    .F(n1128_13),
    .I0(ff_pre_y_cnt_8_17),
    .I1(w_pre_dot_counter_y[2]),
    .I2(w_vdp_enable),
    .I3(n1169_1) 
);
defparam n1128_s5.INIT=16'hF444;
  LUT4 n1129_s5 (
    .F(n1129_13),
    .I0(ff_pre_y_cnt_8_17),
    .I1(w_pre_dot_counter_y[1]),
    .I2(w_vdp_enable),
    .I3(n1170_1) 
);
defparam n1129_s5.INIT=16'hF444;
  LUT4 n1130_s5 (
    .F(n1130_13),
    .I0(ff_pre_y_cnt_8_17),
    .I1(w_pre_dot_counter_y[0]),
    .I2(w_vdp_enable),
    .I3(n1171_1) 
);
defparam n1130_s5.INIT=16'hF444;
  LUT4 n1122_s6 (
    .F(n1122_15),
    .I0(w_vdp_enable),
    .I1(slot_reset_n_d),
    .I2(w_pre_dot_counter_y[8]),
    .I3(n1122_13) 
);
defparam n1122_s6.INIT=16'hFF40;
  LUT4 n405_s4 (
    .F(n405_10),
    .I0(w_eight_dot_state[0]),
    .I1(n1965_11),
    .I2(w_pre_dot_counter_x[8]),
    .I3(n2466_7) 
);
defparam n405_s4.INIT=16'h5155;
  DFFRE ff_h_cnt_9_s0 (
    .Q(w_vdp_hcounter[9]),
    .D(n36_7),
    .CLK(w_video_clk),
    .CE(w_vdp_enable),
    .RESET(n36_6) 
);
  DFFRE ff_h_cnt_8_s0 (
    .Q(w_vdp_hcounter[8]),
    .D(n37_7),
    .CLK(w_video_clk),
    .CE(w_vdp_enable),
    .RESET(n36_6) 
);
  DFFRE ff_h_cnt_7_s0 (
    .Q(w_vdp_hcounter[7]),
    .D(n38_10),
    .CLK(w_video_clk),
    .CE(w_vdp_enable),
    .RESET(n36_6) 
);
  DFFRE ff_h_cnt_6_s0 (
    .Q(w_vdp_hcounter[6]),
    .D(n39_7),
    .CLK(w_video_clk),
    .CE(w_vdp_enable),
    .RESET(n36_6) 
);
  DFFRE ff_h_cnt_5_s0 (
    .Q(w_vdp_hcounter[5]),
    .D(n40_10),
    .CLK(w_video_clk),
    .CE(w_vdp_enable),
    .RESET(n36_6) 
);
  DFFRE ff_h_cnt_4_s0 (
    .Q(w_vdp_hcounter[4]),
    .D(n41_7),
    .CLK(w_video_clk),
    .CE(w_vdp_enable),
    .RESET(n36_6) 
);
  DFFRE ff_h_cnt_3_s0 (
    .Q(w_vdp_hcounter[3]),
    .D(n42_7),
    .CLK(w_video_clk),
    .CE(w_vdp_enable),
    .RESET(n36_6) 
);
  DFFRE ff_h_cnt_2_s0 (
    .Q(w_vdp_hcounter[2]),
    .D(n43_7),
    .CLK(w_video_clk),
    .CE(w_vdp_enable),
    .RESET(n36_6) 
);
  DFFRE ff_h_cnt_1_s0 (
    .Q(w_vdp_hcounter[1]),
    .D(n44_7),
    .CLK(w_video_clk),
    .CE(w_vdp_enable),
    .RESET(n36_6) 
);
  DFFRE ff_h_cnt_0_s0 (
    .Q(w_hcounter[0]),
    .D(n45_9),
    .CLK(w_video_clk),
    .CE(w_vdp_enable),
    .RESET(n36_6) 
);
  DFFRE ff_v_cnt_in_field_9_s0 (
    .Q(ff_v_cnt_in_field[9]),
    .D(n117_7),
    .CLK(w_video_clk),
    .CE(n1470_8),
    .RESET(n36_6) 
);
  DFFRE ff_v_cnt_in_field_8_s0 (
    .Q(ff_v_cnt_in_field[8]),
    .D(n118_7),
    .CLK(w_video_clk),
    .CE(n1470_8),
    .RESET(n36_6) 
);
  DFFRE ff_v_cnt_in_field_7_s0 (
    .Q(ff_v_cnt_in_field[7]),
    .D(n119_7),
    .CLK(w_video_clk),
    .CE(n1470_8),
    .RESET(n36_6) 
);
  DFFRE ff_v_cnt_in_field_6_s0 (
    .Q(ff_v_cnt_in_field[6]),
    .D(n120_7),
    .CLK(w_video_clk),
    .CE(n1470_8),
    .RESET(n36_6) 
);
  DFFRE ff_v_cnt_in_field_5_s0 (
    .Q(ff_v_cnt_in_field[5]),
    .D(n121_7),
    .CLK(w_video_clk),
    .CE(n1470_8),
    .RESET(n36_6) 
);
  DFFRE ff_v_cnt_in_field_4_s0 (
    .Q(ff_v_cnt_in_field[4]),
    .D(n122_7),
    .CLK(w_video_clk),
    .CE(n1470_8),
    .RESET(n36_6) 
);
  DFFRE ff_v_cnt_in_field_3_s0 (
    .Q(ff_v_cnt_in_field[3]),
    .D(n123_7),
    .CLK(w_video_clk),
    .CE(n1470_8),
    .RESET(n36_6) 
);
  DFFRE ff_v_cnt_in_field_2_s0 (
    .Q(ff_v_cnt_in_field[2]),
    .D(n124_7),
    .CLK(w_video_clk),
    .CE(n1470_8),
    .RESET(n36_6) 
);
  DFFRE ff_v_cnt_in_field_1_s0 (
    .Q(ff_v_cnt_in_field[1]),
    .D(n125_7),
    .CLK(w_video_clk),
    .CE(n1470_8),
    .RESET(n36_6) 
);
  DFFRE ff_v_cnt_in_field_0_s0 (
    .Q(ff_v_cnt_in_field[0]),
    .D(n126_9),
    .CLK(w_video_clk),
    .CE(n1470_8),
    .RESET(n36_6) 
);
  DFFRE ff_v_cnt_in_frame_10_s0 (
    .Q(w_vcounter[10]),
    .D(n183_7),
    .CLK(w_video_clk),
    .CE(n1470_8),
    .RESET(n36_6) 
);
  DFFRE ff_v_cnt_in_frame_9_s0 (
    .Q(w_vcounter[9]),
    .D(n184_7),
    .CLK(w_video_clk),
    .CE(n1470_8),
    .RESET(n36_6) 
);
  DFFRE ff_v_cnt_in_frame_8_s0 (
    .Q(w_vcounter[8]),
    .D(n185_7),
    .CLK(w_video_clk),
    .CE(n1470_8),
    .RESET(n36_6) 
);
  DFFRE ff_v_cnt_in_frame_7_s0 (
    .Q(w_vcounter[7]),
    .D(n186_7),
    .CLK(w_video_clk),
    .CE(n1470_8),
    .RESET(n36_6) 
);
  DFFRE ff_v_cnt_in_frame_6_s0 (
    .Q(w_vcounter[6]),
    .D(n187_7),
    .CLK(w_video_clk),
    .CE(n1470_8),
    .RESET(n36_6) 
);
  DFFRE ff_v_cnt_in_frame_5_s0 (
    .Q(w_vcounter[5]),
    .D(n188_7),
    .CLK(w_video_clk),
    .CE(n1470_8),
    .RESET(n36_6) 
);
  DFFRE ff_v_cnt_in_frame_4_s0 (
    .Q(w_vcounter[4]),
    .D(n189_7),
    .CLK(w_video_clk),
    .CE(n1470_8),
    .RESET(n36_6) 
);
  DFFRE ff_v_cnt_in_frame_3_s0 (
    .Q(w_vcounter[3]),
    .D(n190_7),
    .CLK(w_video_clk),
    .CE(n1470_8),
    .RESET(n36_6) 
);
  DFFRE ff_v_cnt_in_frame_2_s0 (
    .Q(w_vcounter[2]),
    .D(n191_7),
    .CLK(w_video_clk),
    .CE(n1470_8),
    .RESET(n36_6) 
);
  DFFRE ff_v_cnt_in_frame_1_s0 (
    .Q(w_vdp_vcounter[1]),
    .D(n192_7),
    .CLK(w_video_clk),
    .CE(n1470_8),
    .RESET(n36_6) 
);
  DFFRE ff_v_cnt_in_frame_0_s0 (
    .Q(w_vdp_vcounter[0]),
    .D(n193_8),
    .CLK(w_video_clk),
    .CE(n1470_8),
    .RESET(n36_6) 
);
  DFFRE ff_pal_mode_s0 (
    .Q(ff_pal_mode),
    .D(reg_r9_pal_mode_Z),
    .CLK(w_video_clk),
    .CE(n1472_3),
    .RESET(n36_6) 
);
  DFFRE ff_interlace_mode_s0 (
    .Q(ff_interlace_mode),
    .D(reg_r9_interlace_mode_Z),
    .CLK(w_video_clk),
    .CE(n1472_3),
    .RESET(n36_6) 
);
  DFFRE ff_dotstate_1_s0 (
    .Q(w_dot_state[1]),
    .D(n377_7),
    .CLK(w_video_clk),
    .CE(w_vdp_enable),
    .RESET(n36_6) 
);
  DFFRE ff_dotstate_0_s0 (
    .Q(w_dot_state[0]),
    .D(n378_8),
    .CLK(w_video_clk),
    .CE(w_vdp_enable),
    .RESET(n36_6) 
);
  DFFRE ff_eightdotstate_2_s0 (
    .Q(w_eight_dot_state[2]),
    .D(n403_7),
    .CLK(w_video_clk),
    .CE(n1481_3),
    .RESET(n36_6) 
);
  DFFRE ff_eightdotstate_1_s0 (
    .Q(w_eight_dot_state[1]),
    .D(n404_7),
    .CLK(w_video_clk),
    .CE(n1481_3),
    .RESET(n36_6) 
);
  DFFRE ff_eightdotstate_0_s0 (
    .Q(w_eight_dot_state[0]),
    .D(n405_10),
    .CLK(w_video_clk),
    .CE(n1481_3),
    .RESET(n36_6) 
);
  DFFRE ff_pre_x_cnt_start1_5_s0 (
    .Q(ff_pre_x_cnt_start1[5]),
    .D(VCC),
    .CLK(w_video_clk),
    .CE(w_vdp_enable),
    .RESET(n36_6) 
);
  DFFRE ff_pre_x_cnt_start1_4_s0 (
    .Q(ff_pre_x_cnt_start1_0[4]),
    .D(n432_3),
    .CLK(w_video_clk),
    .CE(w_vdp_enable),
    .RESET(n36_6) 
);
  DFFRE ff_pre_x_cnt_start1_3_s0 (
    .Q(ff_pre_x_cnt_start1_0[3]),
    .D(n432_2),
    .CLK(w_video_clk),
    .CE(w_vdp_enable),
    .RESET(n36_6) 
);
  DFFRE ff_pre_x_cnt_start1_2_s0 (
    .Q(ff_pre_x_cnt_start1_0[2]),
    .D(n433_2),
    .CLK(w_video_clk),
    .CE(w_vdp_enable),
    .RESET(n36_6) 
);
  DFFRE ff_pre_x_cnt_start1_1_s0 (
    .Q(ff_pre_x_cnt_start1_0[1]),
    .D(n434_2),
    .CLK(w_video_clk),
    .CE(w_vdp_enable),
    .RESET(n36_6) 
);
  DFFRE ff_pre_x_cnt_start1_0_s0 (
    .Q(ff_pre_x_cnt_start1_0[0]),
    .D(n435_2),
    .CLK(w_video_clk),
    .CE(w_vdp_enable),
    .RESET(n36_6) 
);
  DFFRE ff_pre_x_cnt_8_s0 (
    .Q(w_pre_dot_counter_x[8]),
    .D(n550_3),
    .CLK(w_video_clk),
    .CE(ff_pre_x_cnt_8_5),
    .RESET(n36_6) 
);
  DFFRE ff_pre_x_cnt_7_s0 (
    .Q(w_pre_dot_counter_x[7]),
    .D(n551_3),
    .CLK(w_video_clk),
    .CE(ff_pre_x_cnt_8_5),
    .RESET(n36_6) 
);
  DFFRE ff_pre_x_cnt_6_s0 (
    .Q(w_pre_dot_counter_x[6]),
    .D(n552_3),
    .CLK(w_video_clk),
    .CE(ff_pre_x_cnt_8_5),
    .RESET(n36_6) 
);
  DFFRE ff_pre_x_cnt_5_s0 (
    .Q(w_pre_dot_counter_x[5]),
    .D(n553_3),
    .CLK(w_video_clk),
    .CE(ff_pre_x_cnt_8_5),
    .RESET(n36_6) 
);
  DFFRE ff_pre_x_cnt_4_s0 (
    .Q(w_pre_dot_counter_x[4]),
    .D(n554_3),
    .CLK(w_video_clk),
    .CE(ff_pre_x_cnt_8_5),
    .RESET(n36_6) 
);
  DFFRE ff_pre_x_cnt_3_s0 (
    .Q(w_pre_dot_counter_x[3]),
    .D(n555_3),
    .CLK(w_video_clk),
    .CE(ff_pre_x_cnt_8_5),
    .RESET(n36_6) 
);
  DFFRE ff_pre_x_cnt_2_s0 (
    .Q(w_pre_dot_counter_x[2]),
    .D(n556_3),
    .CLK(w_video_clk),
    .CE(ff_pre_x_cnt_8_5),
    .RESET(n36_6) 
);
  DFFRE ff_pre_x_cnt_1_s0 (
    .Q(w_pre_dot_counter_x[1]),
    .D(n557_3),
    .CLK(w_video_clk),
    .CE(ff_pre_x_cnt_8_5),
    .RESET(n36_6) 
);
  DFFRE ff_pre_x_cnt_0_s0 (
    .Q(w_pre_dot_counter_x[0]),
    .D(n558_4),
    .CLK(w_video_clk),
    .CE(ff_pre_x_cnt_8_5),
    .RESET(n36_6) 
);
  DFFRE ff_x_cnt_8_s0 (
    .Q(ff_x_cnt[8]),
    .D(n692_6),
    .CLK(w_video_clk),
    .CE(n1513_5),
    .RESET(n36_6) 
);
  DFFRE ff_x_cnt_7_s0 (
    .Q(ff_x_cnt[7]),
    .D(n693_9),
    .CLK(w_video_clk),
    .CE(n1513_5),
    .RESET(n36_6) 
);
  DFFRE ff_x_cnt_6_s0 (
    .Q(ff_x_cnt[6]),
    .D(n694_6),
    .CLK(w_video_clk),
    .CE(n1513_5),
    .RESET(n36_6) 
);
  DFFRE ff_x_cnt_5_s0 (
    .Q(ff_x_cnt[5]),
    .D(n695_9),
    .CLK(w_video_clk),
    .CE(n1513_5),
    .RESET(n36_6) 
);
  DFFRE ff_x_cnt_4_s0 (
    .Q(ff_x_cnt[4]),
    .D(n696_11),
    .CLK(w_video_clk),
    .CE(n1513_5),
    .RESET(n36_6) 
);
  DFFRE ff_x_cnt_3_s0 (
    .Q(ff_x_cnt[3]),
    .D(n697_6),
    .CLK(w_video_clk),
    .CE(n1513_5),
    .RESET(n36_6) 
);
  DFFRE ff_x_cnt_2_s0 (
    .Q(ff_x_cnt[2]),
    .D(n698_10),
    .CLK(w_video_clk),
    .CE(n1513_5),
    .RESET(n36_6) 
);
  DFFRE ff_x_cnt_1_s0 (
    .Q(ff_x_cnt[1]),
    .D(n699_9),
    .CLK(w_video_clk),
    .CE(n1513_5),
    .RESET(n36_6) 
);
  DFFRE ff_x_cnt_0_s0 (
    .Q(ff_x_cnt[0]),
    .D(n700_9),
    .CLK(w_video_clk),
    .CE(n1513_5),
    .RESET(n36_6) 
);
  DFFE ff_right_mask_8_s0 (
    .Q(ff_right_mask[8]),
    .D(n794_14),
    .CLK(w_video_clk),
    .CE(n1521_3) 
);
  DFFE ff_right_mask_7_s0 (
    .Q(ff_right_mask[7]),
    .D(n794_16),
    .CLK(w_video_clk),
    .CE(n1521_3) 
);
  DFFE ff_right_mask_2_s0 (
    .Q(ff_right_mask[2]),
    .D(n796_6),
    .CLK(w_video_clk),
    .CE(n1521_3) 
);
  DFFE ff_right_mask_1_s0 (
    .Q(ff_right_mask[1]),
    .D(n797_6),
    .CLK(w_video_clk),
    .CE(n1521_3) 
);
  DFFE ff_right_mask_0_s0 (
    .Q(ff_right_mask[0]),
    .D(reg_r27_h_scroll_Z[0]),
    .CLK(w_video_clk),
    .CE(n1521_3) 
);
  DFFRE ff_window_x_s0 (
    .Q(w_window_x),
    .D(n790_4),
    .CLK(w_video_clk),
    .CE(ff_window_x_5),
    .RESET(n36_6) 
);
  DFFRE ff_monitor_line_8_s0 (
    .Q(w_pre_dot_counter_yp[8]),
    .D(n1041_5),
    .CLK(w_video_clk),
    .CE(n1607_3),
    .RESET(n36_6) 
);
  DFFRE ff_monitor_line_7_s0 (
    .Q(w_pre_dot_counter_yp[7]),
    .D(n1042_3),
    .CLK(w_video_clk),
    .CE(n1607_3),
    .RESET(n36_6) 
);
  DFFRE ff_monitor_line_6_s0 (
    .Q(w_pre_dot_counter_yp[6]),
    .D(n1043_3),
    .CLK(w_video_clk),
    .CE(n1607_3),
    .RESET(n36_6) 
);
  DFFRE ff_monitor_line_5_s0 (
    .Q(w_pre_dot_counter_yp[5]),
    .D(n1044_3),
    .CLK(w_video_clk),
    .CE(n1607_3),
    .RESET(n36_6) 
);
  DFFRE ff_monitor_line_4_s0 (
    .Q(w_pre_dot_counter_yp[4]),
    .D(n1045_3),
    .CLK(w_video_clk),
    .CE(n1607_3),
    .RESET(n36_6) 
);
  DFFRE ff_monitor_line_3_s0 (
    .Q(w_pre_dot_counter_yp[3]),
    .D(n1046_3),
    .CLK(w_video_clk),
    .CE(n1607_3),
    .RESET(n36_6) 
);
  DFFRE ff_monitor_line_2_s0 (
    .Q(w_pre_dot_counter_yp[2]),
    .D(n1047_3),
    .CLK(w_video_clk),
    .CE(n1607_3),
    .RESET(n36_6) 
);
  DFFRE ff_monitor_line_1_s0 (
    .Q(w_pre_dot_counter_yp[1]),
    .D(n1048_3),
    .CLK(w_video_clk),
    .CE(n1607_3),
    .RESET(n36_6) 
);
  DFFRE ff_monitor_line_0_s0 (
    .Q(w_pre_dot_counter_yp[0]),
    .D(n1049_5),
    .CLK(w_video_clk),
    .CE(n1607_3),
    .RESET(n36_6) 
);
  DFFRE ff_pre_window_y_s0 (
    .Q(w_prewindow_y),
    .D(n973_3),
    .CLK(w_video_clk),
    .CE(ff_pre_window_y_6),
    .RESET(n36_6) 
);
  DFFRE ff_pre_window_y_sp_s0 (
    .Q(w_prewindow_y_sp),
    .D(w_v_blanking_end),
    .CLK(w_video_clk),
    .CE(ff_pre_window_y_sp_5),
    .RESET(n36_6) 
);
  DFFE \window_y.pre_dot_counter_yp_v_8_s0  (
    .Q(\window_y.pre_dot_counter_yp_v [8]),
    .D(n964_3),
    .CLK(w_video_clk),
    .CE(\window_y.pre_dot_counter_yp_v_8_6 ) 
);
  DFFE \window_y.pre_dot_counter_yp_v_7_s0  (
    .Q(\window_y.pre_dot_counter_yp_v [7]),
    .D(n965_3),
    .CLK(w_video_clk),
    .CE(\window_y.pre_dot_counter_yp_v_8_6 ) 
);
  DFFE \window_y.pre_dot_counter_yp_v_6_s0  (
    .Q(\window_y.pre_dot_counter_yp_v [6]),
    .D(n966_5),
    .CLK(w_video_clk),
    .CE(\window_y.pre_dot_counter_yp_v_8_6 ) 
);
  DFFE \window_y.pre_dot_counter_yp_v_5_s0  (
    .Q(\window_y.pre_dot_counter_yp_v [5]),
    .D(n967_3),
    .CLK(w_video_clk),
    .CE(\window_y.pre_dot_counter_yp_v_8_6 ) 
);
  DFFE \window_y.pre_dot_counter_yp_v_4_s0  (
    .Q(\window_y.pre_dot_counter_yp_v [4]),
    .D(n968_5),
    .CLK(w_video_clk),
    .CE(\window_y.pre_dot_counter_yp_v_8_6 ) 
);
  DFFE \window_y.pre_dot_counter_yp_v_3_s0  (
    .Q(\window_y.pre_dot_counter_yp_v [3]),
    .D(n969_3),
    .CLK(w_video_clk),
    .CE(\window_y.pre_dot_counter_yp_v_8_6 ) 
);
  DFFE \window_y.pre_dot_counter_yp_v_2_s0  (
    .Q(\window_y.pre_dot_counter_yp_v [2]),
    .D(n970_3),
    .CLK(w_video_clk),
    .CE(\window_y.pre_dot_counter_yp_v_8_6 ) 
);
  DFFE \window_y.pre_dot_counter_yp_v_1_s0  (
    .Q(\window_y.pre_dot_counter_yp_v [1]),
    .D(n971_3),
    .CLK(w_video_clk),
    .CE(\window_y.pre_dot_counter_yp_v_8_6 ) 
);
  DFFE \window_y.pre_dot_counter_yp_v_0_s0  (
    .Q(\window_y.pre_dot_counter_yp_v [0]),
    .D(n972_4),
    .CLK(w_video_clk),
    .CE(\window_y.pre_dot_counter_yp_v_8_6 ) 
);
  DFFRE ff_h_cnt_10_s0 (
    .Q(w_vdp_hcounter[10]),
    .D(n35_7),
    .CLK(w_video_clk),
    .CE(w_vdp_enable),
    .RESET(n36_6) 
);
  DFFRE ff_field_s1 (
    .Q(w_field),
    .D(n336_5),
    .CLK(w_video_clk),
    .CE(n1670_10),
    .RESET(n36_6) 
);
defparam ff_field_s1.INIT=1'b0;
  DFF ff_pre_y_cnt_8_s4 (
    .Q(w_pre_dot_counter_y[8]),
    .D(n1122_15),
    .CLK(w_video_clk) 
);
defparam ff_pre_y_cnt_8_s4.INIT=1'b0;
  DFF ff_pre_y_cnt_7_s3 (
    .Q(w_pre_dot_counter_y[7]),
    .D(n1123_13),
    .CLK(w_video_clk) 
);
defparam ff_pre_y_cnt_7_s3.INIT=1'b0;
  DFF ff_pre_y_cnt_6_s3 (
    .Q(w_pre_dot_counter_y[6]),
    .D(n1124_13),
    .CLK(w_video_clk) 
);
defparam ff_pre_y_cnt_6_s3.INIT=1'b0;
  DFF ff_pre_y_cnt_5_s3 (
    .Q(w_pre_dot_counter_y[5]),
    .D(n1125_13),
    .CLK(w_video_clk) 
);
defparam ff_pre_y_cnt_5_s3.INIT=1'b0;
  DFF ff_pre_y_cnt_4_s3 (
    .Q(w_pre_dot_counter_y[4]),
    .D(n1126_13),
    .CLK(w_video_clk) 
);
defparam ff_pre_y_cnt_4_s3.INIT=1'b0;
  DFF ff_pre_y_cnt_3_s3 (
    .Q(w_pre_dot_counter_y[3]),
    .D(n1127_13),
    .CLK(w_video_clk) 
);
defparam ff_pre_y_cnt_3_s3.INIT=1'b0;
  DFF ff_pre_y_cnt_2_s3 (
    .Q(w_pre_dot_counter_y[2]),
    .D(n1128_13),
    .CLK(w_video_clk) 
);
defparam ff_pre_y_cnt_2_s3.INIT=1'b0;
  DFF ff_pre_y_cnt_1_s3 (
    .Q(w_pre_dot_counter_y[1]),
    .D(n1129_13),
    .CLK(w_video_clk) 
);
defparam ff_pre_y_cnt_1_s3.INIT=1'b0;
  DFF ff_pre_y_cnt_0_s3 (
    .Q(w_pre_dot_counter_y[0]),
    .D(n1130_13),
    .CLK(w_video_clk) 
);
defparam ff_pre_y_cnt_0_s3.INIT=1'b0;
  ALU n1171_s (
    .SUM(n1171_1),
    .COUT(n1171_2),
    .I0(w_pre_dot_counter_yp[0]),
    .I1(reg_r23_vstart_line_Z[0]),
    .I3(GND),
    .CIN(GND) 
);
defparam n1171_s.ALU_MODE=0;
  ALU n1170_s (
    .SUM(n1170_1),
    .COUT(n1170_2),
    .I0(w_pre_dot_counter_yp[1]),
    .I1(reg_r23_vstart_line_Z[1]),
    .I3(GND),
    .CIN(n1171_2) 
);
defparam n1170_s.ALU_MODE=0;
  ALU n1169_s (
    .SUM(n1169_1),
    .COUT(n1169_2),
    .I0(w_pre_dot_counter_yp[2]),
    .I1(reg_r23_vstart_line_Z[2]),
    .I3(GND),
    .CIN(n1170_2) 
);
defparam n1169_s.ALU_MODE=0;
  ALU n1168_s (
    .SUM(n1168_1),
    .COUT(n1168_2),
    .I0(w_pre_dot_counter_yp[3]),
    .I1(reg_r23_vstart_line_Z[3]),
    .I3(GND),
    .CIN(n1169_2) 
);
defparam n1168_s.ALU_MODE=0;
  ALU n1167_s (
    .SUM(n1167_1),
    .COUT(n1167_2),
    .I0(w_pre_dot_counter_yp[4]),
    .I1(reg_r23_vstart_line_Z[4]),
    .I3(GND),
    .CIN(n1168_2) 
);
defparam n1167_s.ALU_MODE=0;
  ALU n1166_s (
    .SUM(n1166_1),
    .COUT(n1166_2),
    .I0(w_pre_dot_counter_yp[5]),
    .I1(reg_r23_vstart_line_Z[5]),
    .I3(GND),
    .CIN(n1167_2) 
);
defparam n1166_s.ALU_MODE=0;
  ALU n1165_s (
    .SUM(n1165_1),
    .COUT(n1165_2),
    .I0(w_pre_dot_counter_yp[6]),
    .I1(reg_r23_vstart_line_Z[6]),
    .I3(GND),
    .CIN(n1166_2) 
);
defparam n1165_s.ALU_MODE=0;
  ALU n1164_s (
    .SUM(n1164_1),
    .COUT(n1164_2),
    .I0(w_pre_dot_counter_yp[7]),
    .I1(reg_r23_vstart_line_Z[7]),
    .I3(GND),
    .CIN(n1165_2) 
);
defparam n1164_s.ALU_MODE=0;
  ALU n435_s (
    .SUM(n435_2),
    .COUT(n435_3),
    .I0(reg_r18_adj[0]),
    .I1(reg_r27_h_scroll_Z[0]),
    .I3(GND),
    .CIN(VCC) 
);
defparam n435_s.ALU_MODE=1;
  ALU n434_s (
    .SUM(n434_2),
    .COUT(n434_3),
    .I0(reg_r18_adj[1]),
    .I1(reg_r27_h_scroll_Z[1]),
    .I3(GND),
    .CIN(n435_3) 
);
defparam n434_s.ALU_MODE=1;
  ALU n433_s (
    .SUM(n433_2),
    .COUT(n433_3),
    .I0(reg_r18_adj[2]),
    .I1(reg_r27_h_scroll_Z[2]),
    .I3(GND),
    .CIN(n434_3) 
);
defparam n433_s.ALU_MODE=1;
  ALU n432_s (
    .SUM(n432_2),
    .COUT(n432_3),
    .I0(w_pre_x_cnt_start0_3_10),
    .I1(GND),
    .I3(GND),
    .CIN(n433_3) 
);
defparam n432_s.ALU_MODE=1;
  ALU n944_s (
    .SUM(n944_2),
    .COUT(n944_3),
    .I0(ff_pal_mode),
    .I1(reg_r18_adj[4]),
    .I3(GND),
    .CIN(GND) 
);
defparam n944_s.ALU_MODE=0;
  ALU n943_s (
    .SUM(n943_2),
    .COUT(n943_3),
    .I0(n933_8),
    .I1(reg_r18_adj[5]),
    .I3(GND),
    .CIN(n944_3) 
);
defparam n943_s.ALU_MODE=0;
  ALU n942_s (
    .SUM(n942_2),
    .COUT(n942_3),
    .I0(n932_7),
    .I1(reg_r18_adj[6]),
    .I3(GND),
    .CIN(n943_3) 
);
defparam n942_s.ALU_MODE=0;
  ALU n941_s (
    .SUM(n941_2),
    .COUT(n941_3),
    .I0(n931_8),
    .I1(reg_r18_adj[7]),
    .I3(GND),
    .CIN(n942_3) 
);
defparam n941_s.ALU_MODE=0;
  ALU n940_s (
    .SUM(n940_2),
    .COUT(n940_3),
    .I0(reg_r9_y_dots_Z),
    .I1(reg_r18_adj[7]),
    .I3(GND),
    .CIN(n941_3) 
);
defparam n940_s.ALU_MODE=0;
  ALU n939_s (
    .SUM(n939_2),
    .COUT(n939_3),
    .I0(n929_10),
    .I1(reg_r18_adj[7]),
    .I3(GND),
    .CIN(n940_3) 
);
defparam n939_s.ALU_MODE=0;
  ALU n938_s (
    .SUM(n938_2),
    .COUT(n938_3),
    .I0(VCC),
    .I1(reg_r18_adj[7]),
    .I3(GND),
    .CIN(n939_3) 
);
defparam n938_s.ALU_MODE=0;
  ALU n936_s (
    .SUM(n936_2),
    .COUT(n936_0_COUT),
    .I0(VCC),
    .I1(reg_r18_adj[7]),
    .I3(GND),
    .CIN(n938_3) 
);
defparam n936_s.ALU_MODE=0;
  ALU n847_s0 (
    .SUM(n847_1_SUM),
    .COUT(n847_3),
    .I0(ff_x_cnt[0]),
    .I1(ff_right_mask[0]),
    .I3(GND),
    .CIN(GND) 
);
defparam n847_s0.ALU_MODE=3;
  ALU n848_s0 (
    .SUM(n848_1_SUM),
    .COUT(n848_3),
    .I0(ff_x_cnt[1]),
    .I1(ff_right_mask[1]),
    .I3(GND),
    .CIN(n847_3) 
);
defparam n848_s0.ALU_MODE=3;
  ALU n849_s0 (
    .SUM(n849_1_SUM),
    .COUT(n849_3),
    .I0(ff_x_cnt[2]),
    .I1(ff_right_mask[2]),
    .I3(GND),
    .CIN(n848_3) 
);
defparam n849_s0.ALU_MODE=3;
  ALU n850_s0 (
    .SUM(n850_1_SUM),
    .COUT(n850_3),
    .I0(ff_x_cnt[3]),
    .I1(ff_right_mask[7]),
    .I3(GND),
    .CIN(n849_3) 
);
defparam n850_s0.ALU_MODE=3;
  ALU n851_s0 (
    .SUM(n851_1_SUM),
    .COUT(n851_3),
    .I0(ff_x_cnt[4]),
    .I1(ff_right_mask[7]),
    .I3(GND),
    .CIN(n850_3) 
);
defparam n851_s0.ALU_MODE=3;
  ALU n852_s0 (
    .SUM(n852_1_SUM),
    .COUT(n852_3),
    .I0(ff_x_cnt[5]),
    .I1(ff_right_mask[7]),
    .I3(GND),
    .CIN(n851_3) 
);
defparam n852_s0.ALU_MODE=3;
  ALU n853_s0 (
    .SUM(n853_1_SUM),
    .COUT(n853_3),
    .I0(ff_x_cnt[6]),
    .I1(ff_right_mask[7]),
    .I3(GND),
    .CIN(n852_3) 
);
defparam n853_s0.ALU_MODE=3;
  ALU n854_s0 (
    .SUM(n854_1_SUM),
    .COUT(n854_3),
    .I0(ff_x_cnt[7]),
    .I1(ff_right_mask[7]),
    .I3(GND),
    .CIN(n853_3) 
);
defparam n854_s0.ALU_MODE=3;
  ALU n855_s0 (
    .SUM(n855_1_SUM),
    .COUT(n855_3),
    .I0(ff_x_cnt[8]),
    .I1(ff_right_mask[8]),
    .I3(GND),
    .CIN(n854_3) 
);
defparam n855_s0.ALU_MODE=3;
  INV n336_s2 (
    .O(n336_5),
    .I(w_field) 
);
  INV n45_s4 (
    .O(n45_9),
    .I(w_hcounter[0]) 
);
  INV w_pre_x_cnt_start0_3_s5 (
    .O(w_pre_x_cnt_start0_3_10),
    .I(reg_r18_adj[3]) 
);
  INV n933_s3 (
    .O(n933_8),
    .I(reg_r9_y_dots_Z) 
);
  INV n929_s4 (
    .O(n929_10),
    .I(ff_pal_mode) 
);
  VCC VCC_cZ (
    .V(VCC)
);
  GND GND_cZ (
    .G(GND)
);
endmodule /* vdp_ssg */
module vdp_color_decoder (
  w_video_clk,
  n36_6,
  w_sp_color_code_en,
  w_yjk_en,
  reg_r25_yjk_Z,
  n1786_7,
  reg_r8_col0_on_Z,
  w_vdp_mode_is_highres,
  w_window_x,
  w_prewindow_y,
  reg_r1_disp_on_Z,
  ff_dram_address_16_15,
  n143_4,
  ff_dram_address_16_11,
  n272_6,
  w_vdp_enable,
  w_palette_rdata_r,
  w_palette_rdata_g,
  w_palette_rdata_b,
  reg_r7_frame_col_Z,
  w_sp_color_code,
  w_color_code_graphic4567,
  w_yjk_r,
  w_yjk_g,
  w_yjk_b,
  reg_r0_disp_mode_1,
  reg_r0_disp_mode_3,
  w_color_code_text12,
  w_dot_state,
  w_color_code_graphic123m,
  reg_r1_disp_mode,
  n228_4,
  w_video_r_vdp,
  w_video_g_vdp,
  w_video_b_vdp,
  w_palette_rd_address
)
;
input w_video_clk;
input n36_6;
input w_sp_color_code_en;
input w_yjk_en;
input reg_r25_yjk_Z;
input n1786_7;
input reg_r8_col0_on_Z;
input w_vdp_mode_is_highres;
input w_window_x;
input w_prewindow_y;
input reg_r1_disp_on_Z;
input ff_dram_address_16_15;
input n143_4;
input ff_dram_address_16_11;
input n272_6;
input w_vdp_enable;
input [4:0] w_palette_rdata_r;
input [4:0] w_palette_rdata_g;
input [4:0] w_palette_rdata_b;
input [7:0] reg_r7_frame_col_Z;
input [3:0] w_sp_color_code;
input [7:0] w_color_code_graphic4567;
input [5:0] w_yjk_r;
input [5:0] w_yjk_g;
input [5:0] w_yjk_b;
input reg_r0_disp_mode_1;
input reg_r0_disp_mode_3;
input [3:0] w_color_code_text12;
input [1:0] w_dot_state;
input [3:0] w_color_code_graphic123m;
input [1:0] reg_r1_disp_mode;
output n228_4;
output [5:0] w_video_r_vdp;
output [5:0] w_video_g_vdp;
output [5:0] w_video_b_vdp;
output [3:0] w_palette_rd_address;
wire n73_3;
wire n74_3;
wire n75_3;
wire n76_3;
wire n77_3;
wire n78_3;
wire n79_3;
wire n80_3;
wire n81_3;
wire n82_3;
wire n83_3;
wire n84_3;
wire n85_3;
wire n86_3;
wire n87_3;
wire n88_3;
wire n89_3;
wire n90_3;
wire n227_3;
wire n228_3;
wire n247_3;
wire n248_3;
wire n249_3;
wire n250_3;
wire n251_3;
wire n252_3;
wire n253_3;
wire n254_3;
wire n297_3;
wire n298_3;
wire n299_3;
wire n303_3;
wire n304_3;
wire n305_3;
wire n309_3;
wire n310_3;
wire n311_3;
wire n333_3;
wire ff_yjk_r_5_6;
wire n226_7;
wire n225_7;
wire n73_4;
wire n73_5;
wire n74_4;
wire n75_4;
wire n76_4;
wire n77_4;
wire n78_4;
wire n79_4;
wire n80_4;
wire n81_4;
wire n82_4;
wire n83_4;
wire n84_4;
wire n85_4;
wire n86_4;
wire n87_4;
wire n88_4;
wire n89_4;
wire n90_4;
wire n227_5;
wire n227_6;
wire n227_7;
wire n228_5;
wire n247_4;
wire n250_4;
wire n254_4;
wire n290_4;
wire n226_8;
wire n225_8;
wire n73_6;
wire n227_8;
wire n227_9;
wire n227_10;
wire n227_11;
wire n227_12;
wire n227_13;
wire n228_6;
wire n228_7;
wire n228_8;
wire n226_9;
wire n226_10;
wire n225_9;
wire n227_14;
wire n227_15;
wire n227_16;
wire n228_9;
wire n225_10;
wire n227_17;
wire n227_18;
wire n492_5;
wire n226_13;
wire n227_20;
wire n300_8;
wire n301_8;
wire n302_8;
wire n306_8;
wire n307_8;
wire n308_8;
wire n312_8;
wire n313_8;
wire n314_8;
wire n290_6;
wire ff_sprite_color_out;
wire ff_yjk_en;
wire [4:0] ff_palette_rdata_r;
wire [4:0] ff_palette_rdata_g;
wire [4:0] ff_palette_rdata_b;
wire [7:0] ff_grp7_color_code;
wire [5:0] ff_yjk_r;
wire [5:0] ff_yjk_g;
wire [5:0] ff_yjk_b;
wire VCC;
wire GND;
  LUT3 n73_s0 (
    .F(n73_3),
    .I0(ff_yjk_r[5]),
    .I1(n73_4),
    .I2(n73_5) 
);
defparam n73_s0.INIT=8'hAC;
  LUT3 n74_s0 (
    .F(n74_3),
    .I0(ff_yjk_r[4]),
    .I1(n74_4),
    .I2(n73_5) 
);
defparam n74_s0.INIT=8'hA3;
  LUT3 n75_s0 (
    .F(n75_3),
    .I0(ff_yjk_r[3]),
    .I1(n75_4),
    .I2(n73_5) 
);
defparam n75_s0.INIT=8'hA3;
  LUT3 n76_s0 (
    .F(n76_3),
    .I0(ff_yjk_r[2]),
    .I1(n76_4),
    .I2(n73_5) 
);
defparam n76_s0.INIT=8'hA3;
  LUT3 n77_s0 (
    .F(n77_3),
    .I0(ff_yjk_r[1]),
    .I1(n77_4),
    .I2(n73_5) 
);
defparam n77_s0.INIT=8'hA3;
  LUT3 n78_s0 (
    .F(n78_3),
    .I0(ff_yjk_r[0]),
    .I1(n78_4),
    .I2(n73_5) 
);
defparam n78_s0.INIT=8'hAC;
  LUT3 n79_s0 (
    .F(n79_3),
    .I0(ff_yjk_g[5]),
    .I1(n79_4),
    .I2(n73_5) 
);
defparam n79_s0.INIT=8'hAC;
  LUT3 n80_s0 (
    .F(n80_3),
    .I0(ff_yjk_g[4]),
    .I1(n80_4),
    .I2(n73_5) 
);
defparam n80_s0.INIT=8'hA3;
  LUT3 n81_s0 (
    .F(n81_3),
    .I0(ff_yjk_g[3]),
    .I1(n81_4),
    .I2(n73_5) 
);
defparam n81_s0.INIT=8'hA3;
  LUT3 n82_s0 (
    .F(n82_3),
    .I0(ff_yjk_g[2]),
    .I1(n82_4),
    .I2(n73_5) 
);
defparam n82_s0.INIT=8'hA3;
  LUT3 n83_s0 (
    .F(n83_3),
    .I0(ff_yjk_g[1]),
    .I1(n83_4),
    .I2(n73_5) 
);
defparam n83_s0.INIT=8'hA3;
  LUT3 n84_s0 (
    .F(n84_3),
    .I0(ff_yjk_g[0]),
    .I1(n84_4),
    .I2(n73_5) 
);
defparam n84_s0.INIT=8'hAC;
  LUT3 n85_s0 (
    .F(n85_3),
    .I0(ff_yjk_b[5]),
    .I1(n85_4),
    .I2(n73_5) 
);
defparam n85_s0.INIT=8'hAC;
  LUT3 n86_s0 (
    .F(n86_3),
    .I0(ff_yjk_b[4]),
    .I1(n86_4),
    .I2(n73_5) 
);
defparam n86_s0.INIT=8'hAC;
  LUT3 n87_s0 (
    .F(n87_3),
    .I0(ff_yjk_b[3]),
    .I1(n87_4),
    .I2(n73_5) 
);
defparam n87_s0.INIT=8'hAC;
  LUT3 n88_s0 (
    .F(n88_3),
    .I0(ff_yjk_b[2]),
    .I1(n88_4),
    .I2(n73_5) 
);
defparam n88_s0.INIT=8'hAC;
  LUT3 n89_s0 (
    .F(n89_3),
    .I0(ff_yjk_b[1]),
    .I1(n89_4),
    .I2(n73_5) 
);
defparam n89_s0.INIT=8'hAC;
  LUT3 n90_s0 (
    .F(n90_3),
    .I0(ff_yjk_b[0]),
    .I1(n90_4),
    .I2(n73_5) 
);
defparam n90_s0.INIT=8'hAC;
  LUT4 n227_s0 (
    .F(n227_3),
    .I0(n227_20),
    .I1(n227_5),
    .I2(n227_6),
    .I3(n227_7) 
);
defparam n227_s0.INIT=16'hFFF2;
  LUT4 n228_s0 (
    .F(n228_3),
    .I0(n228_4),
    .I1(n227_5),
    .I2(reg_r7_frame_col_Z[0]),
    .I3(n228_5) 
);
defparam n228_s0.INIT=16'h10FF;
  LUT4 n247_s0 (
    .F(n247_3),
    .I0(n247_4),
    .I1(w_sp_color_code[3]),
    .I2(w_color_code_graphic4567[7]),
    .I3(w_sp_color_code_en) 
);
defparam n247_s0.INIT=16'h44F0;
  LUT3 n248_s0 (
    .F(n248_3),
    .I0(w_color_code_graphic4567[6]),
    .I1(w_sp_color_code[2]),
    .I2(w_sp_color_code_en) 
);
defparam n248_s0.INIT=8'hCA;
  LUT3 n249_s0 (
    .F(n249_3),
    .I0(w_color_code_graphic4567[5]),
    .I1(w_sp_color_code[2]),
    .I2(w_sp_color_code_en) 
);
defparam n249_s0.INIT=8'hCA;
  LUT4 n250_s0 (
    .F(n250_3),
    .I0(n250_4),
    .I1(w_sp_color_code[3]),
    .I2(w_color_code_graphic4567[4]),
    .I3(w_sp_color_code_en) 
);
defparam n250_s0.INIT=16'h44F0;
  LUT3 n251_s0 (
    .F(n251_3),
    .I0(n250_4),
    .I1(w_color_code_graphic4567[3]),
    .I2(w_sp_color_code_en) 
);
defparam n251_s0.INIT=8'h5C;
  LUT3 n252_s0 (
    .F(n252_3),
    .I0(n250_4),
    .I1(w_color_code_graphic4567[2]),
    .I2(w_sp_color_code_en) 
);
defparam n252_s0.INIT=8'h5C;
  LUT4 n253_s0 (
    .F(n253_3),
    .I0(w_sp_color_code[3]),
    .I1(w_sp_color_code[0]),
    .I2(w_color_code_graphic4567[1]),
    .I3(w_sp_color_code_en) 
);
defparam n253_s0.INIT=16'h88F0;
  LUT4 n254_s0 (
    .F(n254_3),
    .I0(n254_4),
    .I1(w_sp_color_code[0]),
    .I2(w_color_code_graphic4567[0]),
    .I3(w_sp_color_code_en) 
);
defparam n254_s0.INIT=16'hEEF0;
  LUT3 n297_s0 (
    .F(n297_3),
    .I0(w_yjk_r[5]),
    .I1(reg_r7_frame_col_Z[4]),
    .I2(n290_4) 
);
defparam n297_s0.INIT=8'hAC;
  LUT3 n298_s0 (
    .F(n298_3),
    .I0(w_yjk_r[4]),
    .I1(reg_r7_frame_col_Z[3]),
    .I2(n290_4) 
);
defparam n298_s0.INIT=8'hAC;
  LUT3 n299_s0 (
    .F(n299_3),
    .I0(w_yjk_r[3]),
    .I1(reg_r7_frame_col_Z[2]),
    .I2(n290_4) 
);
defparam n299_s0.INIT=8'hAC;
  LUT3 n303_s0 (
    .F(n303_3),
    .I0(w_yjk_g[5]),
    .I1(reg_r7_frame_col_Z[7]),
    .I2(n290_4) 
);
defparam n303_s0.INIT=8'hAC;
  LUT3 n304_s0 (
    .F(n304_3),
    .I0(w_yjk_g[4]),
    .I1(reg_r7_frame_col_Z[6]),
    .I2(n290_4) 
);
defparam n304_s0.INIT=8'hAC;
  LUT3 n305_s0 (
    .F(n305_3),
    .I0(w_yjk_g[3]),
    .I1(reg_r7_frame_col_Z[5]),
    .I2(n290_4) 
);
defparam n305_s0.INIT=8'hAC;
  LUT3 n309_s0 (
    .F(n309_3),
    .I0(w_yjk_b[5]),
    .I1(reg_r7_frame_col_Z[1]),
    .I2(n290_4) 
);
defparam n309_s0.INIT=8'hAC;
  LUT3 n310_s0 (
    .F(n310_3),
    .I0(w_yjk_b[4]),
    .I1(reg_r7_frame_col_Z[0]),
    .I2(n290_4) 
);
defparam n310_s0.INIT=8'hAC;
  LUT3 n311_s0 (
    .F(n311_3),
    .I0(w_yjk_b[3]),
    .I1(reg_r7_frame_col_Z[1]),
    .I2(n290_4) 
);
defparam n311_s0.INIT=8'hAC;
  LUT3 n333_s0 (
    .F(n333_3),
    .I0(w_yjk_en),
    .I1(reg_r25_yjk_Z),
    .I2(n290_4) 
);
defparam n333_s0.INIT=8'hA3;
  LUT3 ff_yjk_r_5_s2 (
    .F(ff_yjk_r_5_6),
    .I0(n290_4),
    .I1(reg_r25_yjk_Z),
    .I2(n492_5) 
);
defparam ff_yjk_r_5_s2.INIT=8'hB0;
  LUT4 n226_s2 (
    .F(n226_7),
    .I0(n226_8),
    .I1(reg_r7_frame_col_Z[2]),
    .I2(n228_4),
    .I3(n227_5) 
);
defparam n226_s2.INIT=16'h0A0C;
  LUT4 n225_s2 (
    .F(n225_7),
    .I0(reg_r7_frame_col_Z[3]),
    .I1(n225_8),
    .I2(n228_4),
    .I3(n227_5) 
);
defparam n225_s2.INIT=16'h030A;
  LUT3 n73_s1 (
    .F(n73_4),
    .I0(ff_palette_rdata_r[4]),
    .I1(ff_grp7_color_code[4]),
    .I2(n73_6) 
);
defparam n73_s1.INIT=8'hCA;
  LUT4 n73_s2 (
    .F(n73_5),
    .I0(ff_sprite_color_out),
    .I1(ff_yjk_en),
    .I2(reg_r0_disp_mode_3),
    .I3(n1786_7) 
);
defparam n73_s2.INIT=16'h4000;
  LUT3 n74_s1 (
    .F(n74_4),
    .I0(ff_palette_rdata_r[3]),
    .I1(ff_grp7_color_code[3]),
    .I2(n73_6) 
);
defparam n74_s1.INIT=8'h35;
  LUT3 n75_s1 (
    .F(n75_4),
    .I0(ff_palette_rdata_r[2]),
    .I1(ff_grp7_color_code[2]),
    .I2(n73_6) 
);
defparam n75_s1.INIT=8'h35;
  LUT3 n76_s1 (
    .F(n76_4),
    .I0(ff_palette_rdata_r[1]),
    .I1(ff_grp7_color_code[4]),
    .I2(n73_6) 
);
defparam n76_s1.INIT=8'h35;
  LUT3 n77_s1 (
    .F(n77_4),
    .I0(ff_palette_rdata_r[0]),
    .I1(ff_grp7_color_code[3]),
    .I2(n73_6) 
);
defparam n77_s1.INIT=8'h35;
  LUT3 n78_s1 (
    .F(n78_4),
    .I0(ff_grp7_color_code[2]),
    .I1(ff_palette_rdata_r[4]),
    .I2(n73_6) 
);
defparam n78_s1.INIT=8'hAC;
  LUT3 n79_s1 (
    .F(n79_4),
    .I0(ff_palette_rdata_g[4]),
    .I1(ff_grp7_color_code[7]),
    .I2(n73_6) 
);
defparam n79_s1.INIT=8'hCA;
  LUT3 n80_s1 (
    .F(n80_4),
    .I0(ff_palette_rdata_g[3]),
    .I1(ff_grp7_color_code[6]),
    .I2(n73_6) 
);
defparam n80_s1.INIT=8'h35;
  LUT3 n81_s1 (
    .F(n81_4),
    .I0(ff_palette_rdata_g[2]),
    .I1(ff_grp7_color_code[5]),
    .I2(n73_6) 
);
defparam n81_s1.INIT=8'h35;
  LUT3 n82_s1 (
    .F(n82_4),
    .I0(ff_palette_rdata_g[1]),
    .I1(ff_grp7_color_code[7]),
    .I2(n73_6) 
);
defparam n82_s1.INIT=8'h35;
  LUT3 n83_s1 (
    .F(n83_4),
    .I0(ff_palette_rdata_g[0]),
    .I1(ff_grp7_color_code[6]),
    .I2(n73_6) 
);
defparam n83_s1.INIT=8'h35;
  LUT3 n84_s1 (
    .F(n84_4),
    .I0(ff_grp7_color_code[5]),
    .I1(ff_palette_rdata_g[4]),
    .I2(n73_6) 
);
defparam n84_s1.INIT=8'hAC;
  LUT3 n85_s1 (
    .F(n85_4),
    .I0(ff_palette_rdata_b[4]),
    .I1(ff_grp7_color_code[1]),
    .I2(n73_6) 
);
defparam n85_s1.INIT=8'hCA;
  LUT3 n86_s1 (
    .F(n86_4),
    .I0(ff_palette_rdata_b[3]),
    .I1(ff_grp7_color_code[0]),
    .I2(n73_6) 
);
defparam n86_s1.INIT=8'hCA;
  LUT3 n87_s1 (
    .F(n87_4),
    .I0(ff_palette_rdata_b[2]),
    .I1(ff_grp7_color_code[1]),
    .I2(n73_6) 
);
defparam n87_s1.INIT=8'hCA;
  LUT3 n88_s1 (
    .F(n88_4),
    .I0(ff_palette_rdata_b[1]),
    .I1(ff_grp7_color_code[0]),
    .I2(n73_6) 
);
defparam n88_s1.INIT=8'hCA;
  LUT3 n89_s1 (
    .F(n89_4),
    .I0(ff_palette_rdata_b[0]),
    .I1(ff_grp7_color_code[1]),
    .I2(n73_6) 
);
defparam n89_s1.INIT=8'hCA;
  LUT3 n90_s1 (
    .F(n90_4),
    .I0(ff_grp7_color_code[0]),
    .I1(ff_palette_rdata_b[4]),
    .I2(n73_6) 
);
defparam n90_s1.INIT=8'hAC;
  LUT4 n227_s2 (
    .F(n227_5),
    .I0(reg_r8_col0_on_Z),
    .I1(n227_8),
    .I2(n227_9),
    .I3(n290_4) 
);
defparam n227_s2.INIT=16'hEF00;
  LUT4 n227_s3 (
    .F(n227_6),
    .I0(reg_r8_col0_on_Z),
    .I1(n227_10),
    .I2(n290_4),
    .I3(n227_11) 
);
defparam n227_s3.INIT=16'h4F00;
  LUT4 n227_s4 (
    .F(n227_7),
    .I0(n227_12),
    .I1(n227_13),
    .I2(n228_4),
    .I3(n290_4) 
);
defparam n227_s4.INIT=16'h5C00;
  LUT2 n228_s1 (
    .F(n228_4),
    .I0(reg_r0_disp_mode_1),
    .I1(w_vdp_mode_is_highres) 
);
defparam n228_s1.INIT=4'h4;
  LUT4 n228_s2 (
    .F(n228_5),
    .I0(n228_6),
    .I1(n228_7),
    .I2(n228_8),
    .I3(n290_4) 
);
defparam n228_s2.INIT=16'h0733;
  LUT3 n247_s1 (
    .F(n247_4),
    .I0(w_sp_color_code[0]),
    .I1(w_sp_color_code[1]),
    .I2(w_sp_color_code[2]) 
);
defparam n247_s1.INIT=8'h0E;
  LUT4 n250_s1 (
    .F(n250_4),
    .I0(w_sp_color_code[2]),
    .I1(w_sp_color_code[0]),
    .I2(w_sp_color_code[3]),
    .I3(w_sp_color_code[1]) 
);
defparam n250_s1.INIT=16'h00EF;
  LUT3 n254_s1 (
    .F(n254_4),
    .I0(w_sp_color_code[2]),
    .I1(w_sp_color_code[1]),
    .I2(w_sp_color_code[3]) 
);
defparam n254_s1.INIT=8'h10;
  LUT3 n290_s1 (
    .F(n290_4),
    .I0(w_window_x),
    .I1(w_prewindow_y),
    .I2(reg_r1_disp_on_Z) 
);
defparam n290_s1.INIT=8'h80;
  LUT4 n226_s3 (
    .F(n226_8),
    .I0(w_sp_color_code_en),
    .I1(n226_9),
    .I2(n226_10),
    .I3(n226_13) 
);
defparam n226_s3.INIT=16'h001F;
  LUT3 n225_s3 (
    .F(n225_8),
    .I0(n225_9),
    .I1(w_color_code_text12[3]),
    .I2(ff_dram_address_16_15) 
);
defparam n225_s3.INIT=8'h3A;
  LUT3 n73_s3 (
    .F(n73_6),
    .I0(reg_r25_yjk_Z),
    .I1(reg_r0_disp_mode_3),
    .I2(n1786_7) 
);
defparam n73_s3.INIT=8'h40;
  LUT4 n227_s5 (
    .F(n227_8),
    .I0(n227_14),
    .I1(n225_9),
    .I2(n227_15),
    .I3(ff_dram_address_16_15) 
);
defparam n227_s5.INIT=16'h0F77;
  LUT4 n227_s6 (
    .F(n227_9),
    .I0(ff_dram_address_16_15),
    .I1(w_color_code_text12[0]),
    .I2(n227_16),
    .I3(n226_8) 
);
defparam n227_s6.INIT=16'h0007;
  LUT3 n227_s7 (
    .F(n227_10),
    .I0(n227_16),
    .I1(n226_8),
    .I2(w_dot_state[1]) 
);
defparam n227_s7.INIT=8'h35;
  LUT4 n227_s8 (
    .F(n227_11),
    .I0(reg_r7_frame_col_Z[1]),
    .I1(reg_r7_frame_col_Z[3]),
    .I2(w_dot_state[1]),
    .I3(n228_4) 
);
defparam n227_s8.INIT=16'hCA00;
  LUT3 n227_s9 (
    .F(n227_12),
    .I0(n227_14),
    .I1(n225_9),
    .I2(w_dot_state[1]) 
);
defparam n227_s9.INIT=8'hCA;
  LUT3 n227_s10 (
    .F(n227_13),
    .I0(n227_14),
    .I1(w_color_code_text12[1]),
    .I2(ff_dram_address_16_15) 
);
defparam n227_s10.INIT=8'hC5;
  LUT4 n228_s3 (
    .F(n228_6),
    .I0(n227_14),
    .I1(n225_9),
    .I2(reg_r8_col0_on_Z),
    .I3(w_dot_state[1]) 
);
defparam n228_s3.INIT=16'h0C0A;
  LUT4 n228_s4 (
    .F(n228_7),
    .I0(reg_r7_frame_col_Z[0]),
    .I1(reg_r7_frame_col_Z[2]),
    .I2(w_dot_state[1]),
    .I3(n228_4) 
);
defparam n228_s4.INIT=16'hCA00;
  LUT4 n228_s5 (
    .F(n228_8),
    .I0(n226_8),
    .I1(n228_4),
    .I2(n227_16),
    .I3(n228_9) 
);
defparam n228_s5.INIT=16'hF0BB;
  LUT4 n226_s4 (
    .F(n226_9),
    .I0(w_color_code_graphic123m[2]),
    .I1(w_color_code_graphic4567[2]),
    .I2(n143_4),
    .I3(ff_dram_address_16_11) 
);
defparam n226_s4.INIT=16'h5333;
  LUT4 n226_s5 (
    .F(n226_10),
    .I0(n143_4),
    .I1(n272_6),
    .I2(w_sp_color_code_en),
    .I3(w_sp_color_code[2]) 
);
defparam n226_s5.INIT=16'h0777;
  LUT3 n225_s4 (
    .F(n225_9),
    .I0(w_sp_color_code[3]),
    .I1(n225_10),
    .I2(w_sp_color_code_en) 
);
defparam n225_s4.INIT=8'h5C;
  LUT3 n227_s11 (
    .F(n227_14),
    .I0(w_sp_color_code[1]),
    .I1(n227_17),
    .I2(w_sp_color_code_en) 
);
defparam n227_s11.INIT=8'h53;
  LUT2 n227_s12 (
    .F(n227_15),
    .I0(w_color_code_text12[3]),
    .I1(w_color_code_text12[1]) 
);
defparam n227_s12.INIT=4'h1;
  LUT4 n227_s13 (
    .F(n227_16),
    .I0(w_sp_color_code[0]),
    .I1(n227_18),
    .I2(ff_dram_address_16_15),
    .I3(w_sp_color_code_en) 
);
defparam n227_s13.INIT=16'h0A03;
  LUT4 n228_s6 (
    .F(n228_9),
    .I0(w_color_code_text12[0]),
    .I1(ff_dram_address_16_15),
    .I2(w_dot_state[1]),
    .I3(n228_4) 
);
defparam n228_s6.INIT=16'h0F77;
  LUT4 n225_s5 (
    .F(n225_10),
    .I0(w_color_code_graphic123m[3]),
    .I1(w_color_code_graphic4567[3]),
    .I2(n143_4),
    .I3(ff_dram_address_16_11) 
);
defparam n225_s5.INIT=16'h5333;
  LUT4 n227_s14 (
    .F(n227_17),
    .I0(w_color_code_graphic123m[1]),
    .I1(w_color_code_graphic4567[1]),
    .I2(n143_4),
    .I3(ff_dram_address_16_11) 
);
defparam n227_s14.INIT=16'hACCC;
  LUT4 n227_s15 (
    .F(n227_18),
    .I0(w_color_code_graphic123m[0]),
    .I1(w_color_code_graphic4567[0]),
    .I2(n143_4),
    .I3(ff_dram_address_16_11) 
);
defparam n227_s15.INIT=16'h5333;
  LUT3 n492_s1 (
    .F(n492_5),
    .I0(w_dot_state[1]),
    .I1(w_dot_state[0]),
    .I2(w_vdp_enable) 
);
defparam n492_s1.INIT=8'h90;
  LUT4 n226_s7 (
    .F(n226_13),
    .I0(w_color_code_text12[2]),
    .I1(n143_4),
    .I2(reg_r1_disp_mode[0]),
    .I3(reg_r1_disp_mode[1]) 
);
defparam n226_s7.INIT=16'h0400;
  LUT3 n227_s16 (
    .F(n227_20),
    .I0(reg_r0_disp_mode_1),
    .I1(w_vdp_mode_is_highres),
    .I2(reg_r7_frame_col_Z[1]) 
);
defparam n227_s16.INIT=8'hB0;
  LUT4 n300_s2 (
    .F(n300_8),
    .I0(w_yjk_r[2]),
    .I1(w_window_x),
    .I2(w_prewindow_y),
    .I3(reg_r1_disp_on_Z) 
);
defparam n300_s2.INIT=16'h8000;
  LUT4 n301_s2 (
    .F(n301_8),
    .I0(w_yjk_r[1]),
    .I1(w_window_x),
    .I2(w_prewindow_y),
    .I3(reg_r1_disp_on_Z) 
);
defparam n301_s2.INIT=16'h8000;
  LUT4 n302_s2 (
    .F(n302_8),
    .I0(w_yjk_r[0]),
    .I1(w_window_x),
    .I2(w_prewindow_y),
    .I3(reg_r1_disp_on_Z) 
);
defparam n302_s2.INIT=16'h8000;
  LUT4 n306_s2 (
    .F(n306_8),
    .I0(w_yjk_g[2]),
    .I1(w_window_x),
    .I2(w_prewindow_y),
    .I3(reg_r1_disp_on_Z) 
);
defparam n306_s2.INIT=16'h8000;
  LUT4 n307_s2 (
    .F(n307_8),
    .I0(w_yjk_g[1]),
    .I1(w_window_x),
    .I2(w_prewindow_y),
    .I3(reg_r1_disp_on_Z) 
);
defparam n307_s2.INIT=16'h8000;
  LUT4 n308_s2 (
    .F(n308_8),
    .I0(w_yjk_g[0]),
    .I1(w_window_x),
    .I2(w_prewindow_y),
    .I3(reg_r1_disp_on_Z) 
);
defparam n308_s2.INIT=16'h8000;
  LUT4 n312_s2 (
    .F(n312_8),
    .I0(w_yjk_b[2]),
    .I1(w_window_x),
    .I2(w_prewindow_y),
    .I3(reg_r1_disp_on_Z) 
);
defparam n312_s2.INIT=16'h8000;
  LUT4 n313_s2 (
    .F(n313_8),
    .I0(w_yjk_b[1]),
    .I1(w_window_x),
    .I2(w_prewindow_y),
    .I3(reg_r1_disp_on_Z) 
);
defparam n313_s2.INIT=16'h8000;
  LUT4 n314_s2 (
    .F(n314_8),
    .I0(w_yjk_b[0]),
    .I1(w_window_x),
    .I2(w_prewindow_y),
    .I3(reg_r1_disp_on_Z) 
);
defparam n314_s2.INIT=16'h8000;
  LUT4 n290_s2 (
    .F(n290_6),
    .I0(w_sp_color_code_en),
    .I1(w_window_x),
    .I2(w_prewindow_y),
    .I3(reg_r1_disp_on_Z) 
);
defparam n290_s2.INIT=16'h8000;
  DFF ff_palette_rdata_r_3_s0 (
    .Q(ff_palette_rdata_r[3]),
    .D(w_palette_rdata_r[3]),
    .CLK(w_video_clk) 
);
  DFF ff_palette_rdata_r_2_s0 (
    .Q(ff_palette_rdata_r[2]),
    .D(w_palette_rdata_r[2]),
    .CLK(w_video_clk) 
);
  DFF ff_palette_rdata_r_1_s0 (
    .Q(ff_palette_rdata_r[1]),
    .D(w_palette_rdata_r[1]),
    .CLK(w_video_clk) 
);
  DFF ff_palette_rdata_r_0_s0 (
    .Q(ff_palette_rdata_r[0]),
    .D(w_palette_rdata_r[0]),
    .CLK(w_video_clk) 
);
  DFF ff_palette_rdata_g_4_s0 (
    .Q(ff_palette_rdata_g[4]),
    .D(w_palette_rdata_g[4]),
    .CLK(w_video_clk) 
);
  DFF ff_palette_rdata_g_3_s0 (
    .Q(ff_palette_rdata_g[3]),
    .D(w_palette_rdata_g[3]),
    .CLK(w_video_clk) 
);
  DFF ff_palette_rdata_g_2_s0 (
    .Q(ff_palette_rdata_g[2]),
    .D(w_palette_rdata_g[2]),
    .CLK(w_video_clk) 
);
  DFF ff_palette_rdata_g_1_s0 (
    .Q(ff_palette_rdata_g[1]),
    .D(w_palette_rdata_g[1]),
    .CLK(w_video_clk) 
);
  DFF ff_palette_rdata_g_0_s0 (
    .Q(ff_palette_rdata_g[0]),
    .D(w_palette_rdata_g[0]),
    .CLK(w_video_clk) 
);
  DFF ff_palette_rdata_b_4_s0 (
    .Q(ff_palette_rdata_b[4]),
    .D(w_palette_rdata_b[4]),
    .CLK(w_video_clk) 
);
  DFF ff_palette_rdata_b_3_s0 (
    .Q(ff_palette_rdata_b[3]),
    .D(w_palette_rdata_b[3]),
    .CLK(w_video_clk) 
);
  DFF ff_palette_rdata_b_2_s0 (
    .Q(ff_palette_rdata_b[2]),
    .D(w_palette_rdata_b[2]),
    .CLK(w_video_clk) 
);
  DFF ff_palette_rdata_b_1_s0 (
    .Q(ff_palette_rdata_b[1]),
    .D(w_palette_rdata_b[1]),
    .CLK(w_video_clk) 
);
  DFF ff_palette_rdata_b_0_s0 (
    .Q(ff_palette_rdata_b[0]),
    .D(w_palette_rdata_b[0]),
    .CLK(w_video_clk) 
);
  DFFRE ff_video_r_5_s0 (
    .Q(w_video_r_vdp[5]),
    .D(n73_3),
    .CLK(w_video_clk),
    .CE(n492_5),
    .RESET(n36_6) 
);
  DFFRE ff_video_r_4_s0 (
    .Q(w_video_r_vdp[4]),
    .D(n74_3),
    .CLK(w_video_clk),
    .CE(n492_5),
    .RESET(n36_6) 
);
  DFFRE ff_video_r_3_s0 (
    .Q(w_video_r_vdp[3]),
    .D(n75_3),
    .CLK(w_video_clk),
    .CE(n492_5),
    .RESET(n36_6) 
);
  DFFRE ff_video_r_2_s0 (
    .Q(w_video_r_vdp[2]),
    .D(n76_3),
    .CLK(w_video_clk),
    .CE(n492_5),
    .RESET(n36_6) 
);
  DFFRE ff_video_r_1_s0 (
    .Q(w_video_r_vdp[1]),
    .D(n77_3),
    .CLK(w_video_clk),
    .CE(n492_5),
    .RESET(n36_6) 
);
  DFFRE ff_video_r_0_s0 (
    .Q(w_video_r_vdp[0]),
    .D(n78_3),
    .CLK(w_video_clk),
    .CE(n492_5),
    .RESET(n36_6) 
);
  DFFRE ff_video_g_5_s0 (
    .Q(w_video_g_vdp[5]),
    .D(n79_3),
    .CLK(w_video_clk),
    .CE(n492_5),
    .RESET(n36_6) 
);
  DFFRE ff_video_g_4_s0 (
    .Q(w_video_g_vdp[4]),
    .D(n80_3),
    .CLK(w_video_clk),
    .CE(n492_5),
    .RESET(n36_6) 
);
  DFFRE ff_video_g_3_s0 (
    .Q(w_video_g_vdp[3]),
    .D(n81_3),
    .CLK(w_video_clk),
    .CE(n492_5),
    .RESET(n36_6) 
);
  DFFRE ff_video_g_2_s0 (
    .Q(w_video_g_vdp[2]),
    .D(n82_3),
    .CLK(w_video_clk),
    .CE(n492_5),
    .RESET(n36_6) 
);
  DFFRE ff_video_g_1_s0 (
    .Q(w_video_g_vdp[1]),
    .D(n83_3),
    .CLK(w_video_clk),
    .CE(n492_5),
    .RESET(n36_6) 
);
  DFFRE ff_video_g_0_s0 (
    .Q(w_video_g_vdp[0]),
    .D(n84_3),
    .CLK(w_video_clk),
    .CE(n492_5),
    .RESET(n36_6) 
);
  DFFRE ff_video_b_5_s0 (
    .Q(w_video_b_vdp[5]),
    .D(n85_3),
    .CLK(w_video_clk),
    .CE(n492_5),
    .RESET(n36_6) 
);
  DFFRE ff_video_b_4_s0 (
    .Q(w_video_b_vdp[4]),
    .D(n86_3),
    .CLK(w_video_clk),
    .CE(n492_5),
    .RESET(n36_6) 
);
  DFFRE ff_video_b_3_s0 (
    .Q(w_video_b_vdp[3]),
    .D(n87_3),
    .CLK(w_video_clk),
    .CE(n492_5),
    .RESET(n36_6) 
);
  DFFRE ff_video_b_2_s0 (
    .Q(w_video_b_vdp[2]),
    .D(n88_3),
    .CLK(w_video_clk),
    .CE(n492_5),
    .RESET(n36_6) 
);
  DFFRE ff_video_b_1_s0 (
    .Q(w_video_b_vdp[1]),
    .D(n89_3),
    .CLK(w_video_clk),
    .CE(n492_5),
    .RESET(n36_6) 
);
  DFFRE ff_video_b_0_s0 (
    .Q(w_video_b_vdp[0]),
    .D(n90_3),
    .CLK(w_video_clk),
    .CE(n492_5),
    .RESET(n36_6) 
);
  DFFRE ff_palette_address_3_s0 (
    .Q(w_palette_rd_address[3]),
    .D(n225_7),
    .CLK(w_video_clk),
    .CE(n492_5),
    .RESET(n36_6) 
);
  DFFRE ff_palette_address_2_s0 (
    .Q(w_palette_rd_address[2]),
    .D(n226_7),
    .CLK(w_video_clk),
    .CE(n492_5),
    .RESET(n36_6) 
);
  DFFRE ff_palette_address_1_s0 (
    .Q(w_palette_rd_address[1]),
    .D(n227_3),
    .CLK(w_video_clk),
    .CE(n492_5),
    .RESET(n36_6) 
);
  DFFRE ff_palette_address_0_s0 (
    .Q(w_palette_rd_address[0]),
    .D(n228_3),
    .CLK(w_video_clk),
    .CE(n492_5),
    .RESET(n36_6) 
);
  DFFRE ff_grp7_color_code_7_s0 (
    .Q(ff_grp7_color_code[7]),
    .D(n247_3),
    .CLK(w_video_clk),
    .CE(n492_5),
    .RESET(n36_6) 
);
  DFFRE ff_grp7_color_code_6_s0 (
    .Q(ff_grp7_color_code[6]),
    .D(n248_3),
    .CLK(w_video_clk),
    .CE(n492_5),
    .RESET(n36_6) 
);
  DFFRE ff_grp7_color_code_5_s0 (
    .Q(ff_grp7_color_code[5]),
    .D(n249_3),
    .CLK(w_video_clk),
    .CE(n492_5),
    .RESET(n36_6) 
);
  DFFRE ff_grp7_color_code_4_s0 (
    .Q(ff_grp7_color_code[4]),
    .D(n250_3),
    .CLK(w_video_clk),
    .CE(n492_5),
    .RESET(n36_6) 
);
  DFFRE ff_grp7_color_code_3_s0 (
    .Q(ff_grp7_color_code[3]),
    .D(n251_3),
    .CLK(w_video_clk),
    .CE(n492_5),
    .RESET(n36_6) 
);
  DFFRE ff_grp7_color_code_2_s0 (
    .Q(ff_grp7_color_code[2]),
    .D(n252_3),
    .CLK(w_video_clk),
    .CE(n492_5),
    .RESET(n36_6) 
);
  DFFRE ff_grp7_color_code_1_s0 (
    .Q(ff_grp7_color_code[1]),
    .D(n253_3),
    .CLK(w_video_clk),
    .CE(n492_5),
    .RESET(n36_6) 
);
  DFFRE ff_grp7_color_code_0_s0 (
    .Q(ff_grp7_color_code[0]),
    .D(n254_3),
    .CLK(w_video_clk),
    .CE(n492_5),
    .RESET(n36_6) 
);
  DFFRE ff_sprite_color_out_s0 (
    .Q(ff_sprite_color_out),
    .D(n290_6),
    .CLK(w_video_clk),
    .CE(n492_5),
    .RESET(n36_6) 
);
  DFFRE ff_yjk_r_5_s0 (
    .Q(ff_yjk_r[5]),
    .D(n297_3),
    .CLK(w_video_clk),
    .CE(ff_yjk_r_5_6),
    .RESET(n36_6) 
);
  DFFRE ff_yjk_r_4_s0 (
    .Q(ff_yjk_r[4]),
    .D(n298_3),
    .CLK(w_video_clk),
    .CE(ff_yjk_r_5_6),
    .RESET(n36_6) 
);
  DFFRE ff_yjk_r_3_s0 (
    .Q(ff_yjk_r[3]),
    .D(n299_3),
    .CLK(w_video_clk),
    .CE(ff_yjk_r_5_6),
    .RESET(n36_6) 
);
  DFFRE ff_yjk_r_2_s0 (
    .Q(ff_yjk_r[2]),
    .D(n300_8),
    .CLK(w_video_clk),
    .CE(ff_yjk_r_5_6),
    .RESET(n36_6) 
);
  DFFRE ff_yjk_r_1_s0 (
    .Q(ff_yjk_r[1]),
    .D(n301_8),
    .CLK(w_video_clk),
    .CE(ff_yjk_r_5_6),
    .RESET(n36_6) 
);
  DFFRE ff_yjk_r_0_s0 (
    .Q(ff_yjk_r[0]),
    .D(n302_8),
    .CLK(w_video_clk),
    .CE(ff_yjk_r_5_6),
    .RESET(n36_6) 
);
  DFFRE ff_yjk_g_5_s0 (
    .Q(ff_yjk_g[5]),
    .D(n303_3),
    .CLK(w_video_clk),
    .CE(ff_yjk_r_5_6),
    .RESET(n36_6) 
);
  DFFRE ff_yjk_g_4_s0 (
    .Q(ff_yjk_g[4]),
    .D(n304_3),
    .CLK(w_video_clk),
    .CE(ff_yjk_r_5_6),
    .RESET(n36_6) 
);
  DFFRE ff_yjk_g_3_s0 (
    .Q(ff_yjk_g[3]),
    .D(n305_3),
    .CLK(w_video_clk),
    .CE(ff_yjk_r_5_6),
    .RESET(n36_6) 
);
  DFFRE ff_yjk_g_2_s0 (
    .Q(ff_yjk_g[2]),
    .D(n306_8),
    .CLK(w_video_clk),
    .CE(ff_yjk_r_5_6),
    .RESET(n36_6) 
);
  DFFRE ff_yjk_g_1_s0 (
    .Q(ff_yjk_g[1]),
    .D(n307_8),
    .CLK(w_video_clk),
    .CE(ff_yjk_r_5_6),
    .RESET(n36_6) 
);
  DFFRE ff_yjk_g_0_s0 (
    .Q(ff_yjk_g[0]),
    .D(n308_8),
    .CLK(w_video_clk),
    .CE(ff_yjk_r_5_6),
    .RESET(n36_6) 
);
  DFFRE ff_yjk_b_5_s0 (
    .Q(ff_yjk_b[5]),
    .D(n309_3),
    .CLK(w_video_clk),
    .CE(ff_yjk_r_5_6),
    .RESET(n36_6) 
);
  DFFRE ff_yjk_b_4_s0 (
    .Q(ff_yjk_b[4]),
    .D(n310_3),
    .CLK(w_video_clk),
    .CE(ff_yjk_r_5_6),
    .RESET(n36_6) 
);
  DFFRE ff_yjk_b_3_s0 (
    .Q(ff_yjk_b[3]),
    .D(n311_3),
    .CLK(w_video_clk),
    .CE(ff_yjk_r_5_6),
    .RESET(n36_6) 
);
  DFFRE ff_yjk_b_2_s0 (
    .Q(ff_yjk_b[2]),
    .D(n312_8),
    .CLK(w_video_clk),
    .CE(ff_yjk_r_5_6),
    .RESET(n36_6) 
);
  DFFRE ff_yjk_b_1_s0 (
    .Q(ff_yjk_b[1]),
    .D(n313_8),
    .CLK(w_video_clk),
    .CE(ff_yjk_r_5_6),
    .RESET(n36_6) 
);
  DFFRE ff_yjk_b_0_s0 (
    .Q(ff_yjk_b[0]),
    .D(n314_8),
    .CLK(w_video_clk),
    .CE(ff_yjk_r_5_6),
    .RESET(n36_6) 
);
  DFFRE ff_yjk_en_s0 (
    .Q(ff_yjk_en),
    .D(n333_3),
    .CLK(w_video_clk),
    .CE(n492_5),
    .RESET(n36_6) 
);
  DFF ff_palette_rdata_r_4_s0 (
    .Q(ff_palette_rdata_r[4]),
    .D(w_palette_rdata_r[4]),
    .CLK(w_video_clk) 
);
  VCC VCC_cZ (
    .V(VCC)
);
  GND GND_cZ (
    .G(GND)
);
endmodule /* vdp_color_decoder */
module vdp_text12 (
  w_video_clk,
  n36_6,
  reg_r1_bl_clks_Z,
  n1965_13,
  ff_pattern_generator_7_8,
  w_vdp_enable,
  n2466_6,
  n520_4,
  n1080_7,
  n1080_8,
  n272_6,
  n1965_11,
  n261_14,
  n2466_7,
  n969_5,
  n556_4,
  n494_27,
  slot_reset_n_d,
  w_vram_data_Z,
  reg_r7_frame_col_Z,
  reg_r12_blink_mode_Z,
  reg_r2_pattern_name_Z,
  w_pre_dot_counter_x,
  w_dot_state,
  reg_r4_pattern_generator_Z,
  w_pre_dot_counter_y,
  reg_r10r3_color_Z,
  w_pre_dot_counter_yp,
  reg_r0_disp_mode,
  reg_r13_blink_period_Z,
  reg_r1_disp_mode,
  ff_tx_vram_read_en,
  ff_tx_vram_read_en2,
  n1017_4,
  n1011_6,
  n100_8,
  n1018_6,
  w_vram_address_text12,
  w_color_code_text12
)
;
input w_video_clk;
input n36_6;
input reg_r1_bl_clks_Z;
input n1965_13;
input ff_pattern_generator_7_8;
input w_vdp_enable;
input n2466_6;
input n520_4;
input n1080_7;
input n1080_8;
input n272_6;
input n1965_11;
input n261_14;
input n2466_7;
input n969_5;
input n556_4;
input n494_27;
input slot_reset_n_d;
input [7:0] w_vram_data_Z;
input [7:0] reg_r7_frame_col_Z;
input [7:0] reg_r12_blink_mode_Z;
input [6:0] reg_r2_pattern_name_Z;
input [8:0] w_pre_dot_counter_x;
input [1:0] w_dot_state;
input [5:0] reg_r4_pattern_generator_Z;
input [2:0] w_pre_dot_counter_y;
input [10:3] reg_r10r3_color_Z;
input [8:0] w_pre_dot_counter_yp;
input [3:1] reg_r0_disp_mode;
input [7:0] reg_r13_blink_period_Z;
input [1:0] reg_r1_disp_mode;
output ff_tx_vram_read_en;
output ff_tx_vram_read_en2;
output n1017_4;
output n1011_6;
output n100_8;
output n1018_6;
output [16:0] w_vram_address_text12;
output [3:0] w_color_code_text12;
wire w_tx_color_7_2;
wire w_tx_color_6_2;
wire w_tx_color_5_2;
wire w_tx_color_4_2;
wire n86_2;
wire n87_2;
wire n88_2;
wire n89_2;
wire n1011_3;
wire n74_3;
wire n83_3;
wire n967_3;
wire n100_5;
wire n166_4;
wire n682_3;
wire n683_3;
wire n684_3;
wire n685_3;
wire n686_3;
wire n687_3;
wire n688_3;
wire n236_24;
wire n237_19;
wire n238_19;
wire n239_19;
wire n240_19;
wire n243_19;
wire n244_19;
wire n245_19;
wire n246_19;
wire n247_19;
wire n248_19;
wire n249_19;
wire n250_19;
wire n251_19;
wire n252_19;
wire n708_11;
wire n709_10;
wire n710_10;
wire n711_10;
wire n712_10;
wire n713_10;
wire n714_10;
wire n500_4;
wire n733_4;
wire ff_dot_counter24_3_6;
wire ff_tx_prewindow_x_6;
wire ff_tx_window_x_6;
wire ff_pattern_num_7_6;
wire ff_tx_char_counter_start_of_line_11_6;
wire ff_prepattern_7_7;
wire ff_blink_period_cnt_3_6;
wire ff_tx_vram_read_en_6;
wire ff_tx_vram_read_en2_6;
wire ff_pattern_7_6;
wire ff_tx_char_counter_x_6_8;
wire ff_ramadr_16_7;
wire n849_7;
wire n848_7;
wire n847_7;
wire n409_14;
wire n408_14;
wire n407_14;
wire n406_14;
wire n405_14;
wire n404_14;
wire n403_14;
wire n361_7;
wire n360_7;
wire n359_7;
wire n358_7;
wire n357_7;
wire n356_7;
wire n355_7;
wire n354_7;
wire n353_7;
wire n352_7;
wire n351_7;
wire n350_7;
wire n818_7;
wire n817_7;
wire n816_7;
wire n800_6;
wire n689_6;
wire n119_7;
wire n118_7;
wire n241_22;
wire n242_23;
wire n242_22;
wire n1011_4;
wire n74_4;
wire n166_5;
wire n682_4;
wire n1016_4;
wire n236_26;
wire n708_12;
wire n500_5;
wire n500_6;
wire ff_tx_prewindow_x_7;
wire ff_tx_char_counter_start_of_line_11_7;
wire ff_tx_char_counter_start_of_line_11_8;
wire ff_blink_period_cnt_3_7;
wire ff_tx_vram_read_en_7;
wire ff_tx_vram_read_en2_7;
wire ff_pattern_7_7;
wire ff_tx_char_counter_x_6_9;
wire ff_tx_char_counter_x_6_10;
wire n847_8;
wire n406_15;
wire n405_15;
wire n403_15;
wire n1011_5;
wire n1016_5;
wire n1016_6;
wire n236_27;
wire ff_tx_vram_read_en2_8;
wire n1016_7;
wire n1016_8;
wire n1016_9;
wire n1016_10;
wire ff_ramadr_16_10;
wire ff_tx_prewindow_x_10;
wire n850_9;
wire n1016_12;
wire w_logical_vram_addr_nam_11_7;
wire ff_prepattern_7_10;
wire n120_10;
wire n112_9;
wire n111_9;
wire n715_15;
wire ff_is_foreground_9;
wire n252_22;
wire n251_22;
wire n250_22;
wire n249_22;
wire n248_22;
wire n247_22;
wire n246_22;
wire n245_22;
wire n244_22;
wire n243_22;
wire n240_22;
wire n239_22;
wire n238_22;
wire n237_22;
wire n236_29;
wire ff_tx_prewindow_x;
wire ff_tx_window_x;
wire ff_is_foreground;
wire ff_blink_state;
wire w_tx_char_counter_0_2;
wire w_tx_char_counter_1_2;
wire w_tx_char_counter_2_2;
wire w_tx_char_counter_3_2;
wire w_tx_char_counter_4_2;
wire w_tx_char_counter_5_2;
wire w_tx_char_counter_6_2;
wire w_tx_char_counter_7_2;
wire w_tx_char_counter_8_2;
wire w_tx_char_counter_9_2;
wire w_tx_char_counter_10_2;
wire w_tx_char_counter_11_0_COUT;
wire n241_20;
wire n242_20;
wire n819_9;
wire n446_13;
wire [11:10] w_logical_vram_addr_nam;
wire [4:0] ff_dot_counter24;
wire [7:0] ff_pattern_num;
wire [6:0] ff_tx_char_counter_x;
wire [7:0] ff_preblink;
wire [11:0] ff_tx_char_counter_start_of_line;
wire [7:0] ff_prepattern;
wire [7:0] ff_pattern;
wire [7:0] ff_blink;
wire [3:0] ff_blink_clk_cnt;
wire [3:0] ff_blink_period_cnt;
wire [11:0] w_tx_char_counter;
wire VCC;
wire GND;
  LUT3 w_color_code_text12_3_s1 (
    .F(w_tx_color_7_2),
    .I0(reg_r7_frame_col_Z[7]),
    .I1(reg_r12_blink_mode_Z[7]),
    .I2(n74_3) 
);
defparam w_color_code_text12_3_s1.INIT=8'hCA;
  LUT3 w_color_code_text12_2_s1 (
    .F(w_tx_color_6_2),
    .I0(reg_r7_frame_col_Z[6]),
    .I1(reg_r12_blink_mode_Z[6]),
    .I2(n74_3) 
);
defparam w_color_code_text12_2_s1.INIT=8'hCA;
  LUT3 w_color_code_text12_1_s1 (
    .F(w_tx_color_5_2),
    .I0(reg_r7_frame_col_Z[5]),
    .I1(reg_r12_blink_mode_Z[5]),
    .I2(n74_3) 
);
defparam w_color_code_text12_1_s1.INIT=8'hCA;
  LUT3 w_color_code_text12_0_s1 (
    .F(w_tx_color_4_2),
    .I0(reg_r7_frame_col_Z[4]),
    .I1(reg_r12_blink_mode_Z[4]),
    .I2(n74_3) 
);
defparam w_color_code_text12_0_s1.INIT=8'hCA;
  LUT3 w_color_code_text12_3_s0 (
    .F(n86_2),
    .I0(reg_r7_frame_col_Z[3]),
    .I1(reg_r12_blink_mode_Z[3]),
    .I2(n967_3) 
);
defparam w_color_code_text12_3_s0.INIT=8'hCA;
  LUT3 w_color_code_text12_2_s0 (
    .F(n87_2),
    .I0(reg_r7_frame_col_Z[2]),
    .I1(reg_r12_blink_mode_Z[2]),
    .I2(n967_3) 
);
defparam w_color_code_text12_2_s0.INIT=8'hCA;
  LUT3 w_color_code_text12_1_s0 (
    .F(n88_2),
    .I0(reg_r7_frame_col_Z[1]),
    .I1(reg_r12_blink_mode_Z[1]),
    .I2(n967_3) 
);
defparam w_color_code_text12_1_s0.INIT=8'hCA;
  LUT3 w_color_code_text12_0_s0 (
    .F(n89_2),
    .I0(reg_r7_frame_col_Z[0]),
    .I1(reg_r12_blink_mode_Z[0]),
    .I2(n967_3) 
);
defparam w_color_code_text12_0_s0.INIT=8'hCA;
  LUT4 n1011_s0 (
    .F(n1011_3),
    .I0(n1011_4),
    .I1(reg_r1_bl_clks_Z),
    .I2(n1965_13),
    .I3(ff_pattern_generator_7_8) 
);
defparam n1011_s0.INIT=16'h0E00;
  LUT3 n241_s21 (
    .F(w_logical_vram_addr_nam[11]),
    .I0(reg_r2_pattern_name_Z[1]),
    .I1(w_tx_char_counter[11]),
    .I2(w_logical_vram_addr_nam_11_7) 
);
defparam n241_s21.INIT=8'hAC;
  LUT3 n242_s20 (
    .F(w_logical_vram_addr_nam[10]),
    .I0(reg_r2_pattern_name_Z[0]),
    .I1(w_tx_char_counter[10]),
    .I2(w_logical_vram_addr_nam_11_7) 
);
defparam n242_s20.INIT=8'hAC;
  LUT3 n74_s0 (
    .F(n74_3),
    .I0(ff_blink_state),
    .I1(ff_blink[7]),
    .I2(n74_4) 
);
defparam n74_s0.INIT=8'h80;
  LUT2 n83_s0 (
    .F(n83_3),
    .I0(ff_tx_window_x),
    .I1(ff_is_foreground) 
);
defparam n83_s0.INIT=4'h8;
  LUT3 n967_s0 (
    .F(n967_3),
    .I0(ff_is_foreground),
    .I1(ff_tx_window_x),
    .I2(n74_3) 
);
defparam n967_s0.INIT=8'h40;
  LUT2 n100_s2 (
    .F(n100_5),
    .I0(w_pre_dot_counter_x[3]),
    .I1(n100_8) 
);
defparam n100_s2.INIT=4'h8;
  LUT3 n166_s1 (
    .F(n166_4),
    .I0(w_pre_dot_counter_x[8]),
    .I1(w_pre_dot_counter_x[4]),
    .I2(n166_5) 
);
defparam n166_s1.INIT=8'h40;
  LUT3 n682_s0 (
    .F(n682_3),
    .I0(ff_preblink[7]),
    .I1(ff_blink[6]),
    .I2(n682_4) 
);
defparam n682_s0.INIT=8'hAC;
  LUT3 n683_s0 (
    .F(n683_3),
    .I0(ff_preblink[6]),
    .I1(ff_blink[5]),
    .I2(n682_4) 
);
defparam n683_s0.INIT=8'hAC;
  LUT3 n684_s0 (
    .F(n684_3),
    .I0(ff_preblink[5]),
    .I1(ff_blink[4]),
    .I2(n682_4) 
);
defparam n684_s0.INIT=8'hAC;
  LUT3 n685_s0 (
    .F(n685_3),
    .I0(ff_preblink[4]),
    .I1(ff_blink[3]),
    .I2(n682_4) 
);
defparam n685_s0.INIT=8'hAC;
  LUT3 n686_s0 (
    .F(n686_3),
    .I0(ff_preblink[3]),
    .I1(ff_blink[2]),
    .I2(n682_4) 
);
defparam n686_s0.INIT=8'hAC;
  LUT3 n687_s0 (
    .F(n687_3),
    .I0(ff_preblink[2]),
    .I1(ff_blink[1]),
    .I2(n682_4) 
);
defparam n687_s0.INIT=8'hAC;
  LUT3 n688_s0 (
    .F(n688_3),
    .I0(ff_preblink[1]),
    .I1(ff_blink[0]),
    .I2(n682_4) 
);
defparam n688_s0.INIT=8'hAC;
  LUT3 n1017_s1 (
    .F(n1017_4),
    .I0(w_dot_state[1]),
    .I1(w_vdp_enable),
    .I2(w_dot_state[0]) 
);
defparam n1017_s1.INIT=8'h40;
  LUT3 n236_s20 (
    .F(n236_24),
    .I0(reg_r4_pattern_generator_Z[5]),
    .I1(n236_29),
    .I2(n236_26) 
);
defparam n236_s20.INIT=8'hCA;
  LUT3 n237_s15 (
    .F(n237_19),
    .I0(reg_r4_pattern_generator_Z[4]),
    .I1(n237_22),
    .I2(n236_26) 
);
defparam n237_s15.INIT=8'hCA;
  LUT3 n238_s15 (
    .F(n238_19),
    .I0(reg_r4_pattern_generator_Z[3]),
    .I1(n238_22),
    .I2(n236_26) 
);
defparam n238_s15.INIT=8'hCA;
  LUT3 n239_s15 (
    .F(n239_19),
    .I0(reg_r4_pattern_generator_Z[2]),
    .I1(n239_22),
    .I2(n236_26) 
);
defparam n239_s15.INIT=8'hCA;
  LUT3 n240_s15 (
    .F(n240_19),
    .I0(reg_r4_pattern_generator_Z[1]),
    .I1(n240_22),
    .I2(n236_26) 
);
defparam n240_s15.INIT=8'hCA;
  LUT3 n243_s15 (
    .F(n243_19),
    .I0(ff_pattern_num[6]),
    .I1(n243_22),
    .I2(n236_26) 
);
defparam n243_s15.INIT=8'hCA;
  LUT3 n244_s15 (
    .F(n244_19),
    .I0(ff_pattern_num[5]),
    .I1(n244_22),
    .I2(n236_26) 
);
defparam n244_s15.INIT=8'hCA;
  LUT3 n245_s15 (
    .F(n245_19),
    .I0(ff_pattern_num[4]),
    .I1(n245_22),
    .I2(n236_26) 
);
defparam n245_s15.INIT=8'hCA;
  LUT3 n246_s15 (
    .F(n246_19),
    .I0(ff_pattern_num[3]),
    .I1(n246_22),
    .I2(n236_26) 
);
defparam n246_s15.INIT=8'hCA;
  LUT3 n247_s15 (
    .F(n247_19),
    .I0(ff_pattern_num[2]),
    .I1(n247_22),
    .I2(n236_26) 
);
defparam n247_s15.INIT=8'hCA;
  LUT3 n248_s15 (
    .F(n248_19),
    .I0(ff_pattern_num[1]),
    .I1(n248_22),
    .I2(n236_26) 
);
defparam n248_s15.INIT=8'hCA;
  LUT3 n249_s15 (
    .F(n249_19),
    .I0(ff_pattern_num[0]),
    .I1(n249_22),
    .I2(n236_26) 
);
defparam n249_s15.INIT=8'hCA;
  LUT3 n250_s15 (
    .F(n250_19),
    .I0(w_pre_dot_counter_y[2]),
    .I1(n250_22),
    .I2(n236_26) 
);
defparam n250_s15.INIT=8'hCA;
  LUT3 n251_s15 (
    .F(n251_19),
    .I0(w_pre_dot_counter_y[1]),
    .I1(n251_22),
    .I2(n236_26) 
);
defparam n251_s15.INIT=8'hCA;
  LUT3 n252_s15 (
    .F(n252_19),
    .I0(w_pre_dot_counter_y[0]),
    .I1(n252_22),
    .I2(n236_26) 
);
defparam n252_s15.INIT=8'hCA;
  LUT3 n708_s7 (
    .F(n708_11),
    .I0(ff_prepattern[7]),
    .I1(ff_pattern[6]),
    .I2(n708_12) 
);
defparam n708_s7.INIT=8'hAC;
  LUT3 n709_s6 (
    .F(n709_10),
    .I0(ff_prepattern[6]),
    .I1(ff_pattern[5]),
    .I2(n708_12) 
);
defparam n709_s6.INIT=8'hAC;
  LUT3 n710_s6 (
    .F(n710_10),
    .I0(ff_prepattern[5]),
    .I1(ff_pattern[4]),
    .I2(n708_12) 
);
defparam n710_s6.INIT=8'hAC;
  LUT3 n711_s6 (
    .F(n711_10),
    .I0(ff_prepattern[4]),
    .I1(ff_pattern[3]),
    .I2(n708_12) 
);
defparam n711_s6.INIT=8'hAC;
  LUT3 n712_s6 (
    .F(n712_10),
    .I0(ff_prepattern[3]),
    .I1(ff_pattern[2]),
    .I2(n708_12) 
);
defparam n712_s6.INIT=8'hAC;
  LUT3 n713_s6 (
    .F(n713_10),
    .I0(ff_prepattern[2]),
    .I1(ff_pattern[1]),
    .I2(n708_12) 
);
defparam n713_s6.INIT=8'hAC;
  LUT3 n714_s6 (
    .F(n714_10),
    .I0(ff_prepattern[1]),
    .I1(ff_pattern[0]),
    .I2(n708_12) 
);
defparam n714_s6.INIT=8'hAC;
  LUT4 n500_s1 (
    .F(n500_4),
    .I0(ff_dot_counter24[2]),
    .I1(n1018_6),
    .I2(n500_5),
    .I3(n500_6) 
);
defparam n500_s1.INIT=16'h4000;
  LUT4 n733_s1 (
    .F(n733_4),
    .I0(ff_dot_counter24[1]),
    .I1(ff_dot_counter24[0]),
    .I2(ff_dot_counter24[2]),
    .I3(ff_pattern_generator_7_8) 
);
defparam n733_s1.INIT=16'h1400;
  LUT4 ff_dot_counter24_3_s2 (
    .F(ff_dot_counter24_3_6),
    .I0(ff_dot_counter24[2]),
    .I1(n500_6),
    .I2(n100_5),
    .I3(n1018_6) 
);
defparam ff_dot_counter24_3_s2.INIT=16'hF800;
  LUT4 ff_tx_prewindow_x_s2 (
    .F(ff_tx_prewindow_x_6),
    .I0(ff_tx_prewindow_x_7),
    .I1(w_pre_dot_counter_x[8]),
    .I2(n1018_6),
    .I3(ff_tx_prewindow_x_10) 
);
defparam ff_tx_prewindow_x_s2.INIT=16'h1000;
  LUT4 ff_tx_window_x_s2 (
    .F(ff_tx_window_x_6),
    .I0(w_pre_dot_counter_x[4]),
    .I1(w_pre_dot_counter_x[8]),
    .I2(n166_5),
    .I3(n1017_4) 
);
defparam ff_tx_window_x_s2.INIT=16'h6000;
  LUT4 ff_pattern_num_7_s2 (
    .F(ff_pattern_num_7_6),
    .I0(ff_dot_counter24[0]),
    .I1(ff_dot_counter24[2]),
    .I2(ff_dot_counter24[1]),
    .I3(n1018_6) 
);
defparam ff_pattern_num_7_s2.INIT=16'h1800;
  LUT4 ff_tx_char_counter_start_of_line_11_s2 (
    .F(ff_tx_char_counter_start_of_line_11_6),
    .I0(n1011_4),
    .I1(n2466_6),
    .I2(ff_tx_char_counter_start_of_line_11_7),
    .I3(ff_tx_char_counter_start_of_line_11_8) 
);
defparam ff_tx_char_counter_start_of_line_11_s2.INIT=16'hF800;
  LUT4 ff_prepattern_7_s3 (
    .F(ff_prepattern_7_7),
    .I0(n74_4),
    .I1(ff_dot_counter24[0]),
    .I2(ff_dot_counter24[1]),
    .I3(ff_prepattern_7_10) 
);
defparam ff_prepattern_7_s3.INIT=16'hC200;
  LUT3 ff_blink_period_cnt_3_s2 (
    .F(ff_blink_period_cnt_3_6),
    .I0(n1016_4),
    .I1(ff_blink_period_cnt_3_7),
    .I2(n1011_3) 
);
defparam ff_blink_period_cnt_3_s2.INIT=8'hD0;
  LUT4 ff_tx_vram_read_en_s2 (
    .F(ff_tx_vram_read_en_6),
    .I0(w_dot_state[0]),
    .I1(ff_tx_vram_read_en_7),
    .I2(w_dot_state[1]),
    .I3(w_vdp_enable) 
);
defparam ff_tx_vram_read_en_s2.INIT=16'h0E00;
  LUT4 ff_tx_vram_read_en2_s2 (
    .F(ff_tx_vram_read_en2_6),
    .I0(ff_dot_counter24[1]),
    .I1(w_vdp_enable),
    .I2(ff_tx_vram_read_en2_7),
    .I3(n1017_4) 
);
defparam ff_tx_vram_read_en2_s2.INIT=16'hFF40;
  LUT4 ff_pattern_7_s2 (
    .F(ff_pattern_7_6),
    .I0(w_dot_state[1]),
    .I1(ff_pattern_7_7),
    .I2(n708_12),
    .I3(w_vdp_enable) 
);
defparam ff_pattern_7_s2.INIT=16'h4F00;
  LUT3 ff_tx_char_counter_x_6_s3 (
    .F(ff_tx_char_counter_x_6_8),
    .I0(n520_4),
    .I1(ff_tx_char_counter_x_6_9),
    .I2(ff_tx_char_counter_x_6_10) 
);
defparam ff_tx_char_counter_x_6_s3.INIT=8'hF8;
  LUT3 ff_ramadr_16_s4 (
    .F(ff_ramadr_16_7),
    .I0(ff_ramadr_16_10),
    .I1(ff_tx_prewindow_x),
    .I2(ff_pattern_generator_7_8) 
);
defparam ff_ramadr_16_s4.INIT=8'h80;
  LUT3 n849_s2 (
    .F(n849_7),
    .I0(n1016_4),
    .I1(ff_blink_period_cnt[0]),
    .I2(ff_blink_period_cnt[1]) 
);
defparam n849_s2.INIT=8'h28;
  LUT4 n848_s2 (
    .F(n848_7),
    .I0(ff_blink_period_cnt[0]),
    .I1(ff_blink_period_cnt[1]),
    .I2(n1016_4),
    .I3(ff_blink_period_cnt[2]) 
);
defparam n848_s2.INIT=16'h7080;
  LUT3 n847_s2 (
    .F(n847_7),
    .I0(n1016_4),
    .I1(n847_8),
    .I2(ff_blink_period_cnt[3]) 
);
defparam n847_s2.INIT=8'h28;
  LUT2 n409_s8 (
    .F(n409_14),
    .I0(w_dot_state[1]),
    .I1(ff_tx_char_counter_x[0]) 
);
defparam n409_s8.INIT=4'h1;
  LUT3 n408_s8 (
    .F(n408_14),
    .I0(w_dot_state[1]),
    .I1(ff_tx_char_counter_x[1]),
    .I2(ff_tx_char_counter_x[0]) 
);
defparam n408_s8.INIT=8'h14;
  LUT4 n407_s8 (
    .F(n407_14),
    .I0(ff_tx_char_counter_x[1]),
    .I1(ff_tx_char_counter_x[0]),
    .I2(w_dot_state[1]),
    .I3(ff_tx_char_counter_x[2]) 
);
defparam n407_s8.INIT=16'h0708;
  LUT3 n406_s8 (
    .F(n406_14),
    .I0(w_dot_state[1]),
    .I1(n406_15),
    .I2(ff_tx_char_counter_x[3]) 
);
defparam n406_s8.INIT=8'h14;
  LUT3 n405_s8 (
    .F(n405_14),
    .I0(w_dot_state[1]),
    .I1(ff_tx_char_counter_x[4]),
    .I2(n405_15) 
);
defparam n405_s8.INIT=8'h14;
  LUT4 n404_s8 (
    .F(n404_14),
    .I0(ff_tx_char_counter_x[4]),
    .I1(n405_15),
    .I2(w_dot_state[1]),
    .I3(ff_tx_char_counter_x[5]) 
);
defparam n404_s8.INIT=16'h0708;
  LUT3 n403_s8 (
    .F(n403_14),
    .I0(w_dot_state[1]),
    .I1(n403_15),
    .I2(ff_tx_char_counter_x[6]) 
);
defparam n403_s8.INIT=8'h14;
  LUT2 n361_s2 (
    .F(n361_7),
    .I0(ff_tx_char_counter_x_6_9),
    .I1(w_tx_char_counter[0]) 
);
defparam n361_s2.INIT=4'h4;
  LUT2 n360_s2 (
    .F(n360_7),
    .I0(ff_tx_char_counter_x_6_9),
    .I1(w_tx_char_counter[1]) 
);
defparam n360_s2.INIT=4'h4;
  LUT2 n359_s2 (
    .F(n359_7),
    .I0(ff_tx_char_counter_x_6_9),
    .I1(w_tx_char_counter[2]) 
);
defparam n359_s2.INIT=4'h4;
  LUT2 n358_s2 (
    .F(n358_7),
    .I0(ff_tx_char_counter_x_6_9),
    .I1(w_tx_char_counter[3]) 
);
defparam n358_s2.INIT=4'h4;
  LUT2 n357_s2 (
    .F(n357_7),
    .I0(ff_tx_char_counter_x_6_9),
    .I1(w_tx_char_counter[4]) 
);
defparam n357_s2.INIT=4'h4;
  LUT2 n356_s2 (
    .F(n356_7),
    .I0(ff_tx_char_counter_x_6_9),
    .I1(w_tx_char_counter[5]) 
);
defparam n356_s2.INIT=4'h4;
  LUT2 n355_s2 (
    .F(n355_7),
    .I0(ff_tx_char_counter_x_6_9),
    .I1(w_tx_char_counter[6]) 
);
defparam n355_s2.INIT=4'h4;
  LUT2 n354_s2 (
    .F(n354_7),
    .I0(ff_tx_char_counter_x_6_9),
    .I1(w_tx_char_counter[7]) 
);
defparam n354_s2.INIT=4'h4;
  LUT2 n353_s2 (
    .F(n353_7),
    .I0(ff_tx_char_counter_x_6_9),
    .I1(w_tx_char_counter[8]) 
);
defparam n353_s2.INIT=4'h4;
  LUT2 n352_s2 (
    .F(n352_7),
    .I0(ff_tx_char_counter_x_6_9),
    .I1(w_tx_char_counter[9]) 
);
defparam n352_s2.INIT=4'h4;
  LUT2 n351_s2 (
    .F(n351_7),
    .I0(ff_tx_char_counter_x_6_9),
    .I1(w_tx_char_counter[10]) 
);
defparam n351_s2.INIT=4'h4;
  LUT2 n350_s2 (
    .F(n350_7),
    .I0(ff_tx_char_counter_x_6_9),
    .I1(w_tx_char_counter[11]) 
);
defparam n350_s2.INIT=4'h4;
  LUT4 n818_s2 (
    .F(n818_7),
    .I0(ff_blink_clk_cnt[3]),
    .I1(ff_blink_clk_cnt[2]),
    .I2(ff_blink_clk_cnt[1]),
    .I3(ff_blink_clk_cnt[0]) 
);
defparam n818_s2.INIT=16'h0DF0;
  LUT3 n817_s2 (
    .F(n817_7),
    .I0(ff_blink_clk_cnt[0]),
    .I1(ff_blink_clk_cnt[1]),
    .I2(ff_blink_clk_cnt[2]) 
);
defparam n817_s2.INIT=8'h78;
  LUT4 n816_s2 (
    .F(n816_7),
    .I0(ff_blink_clk_cnt[0]),
    .I1(ff_blink_clk_cnt[1]),
    .I2(ff_blink_clk_cnt[2]),
    .I3(ff_blink_clk_cnt[3]) 
);
defparam n816_s2.INIT=16'h7D80;
  LUT3 n800_s1 (
    .F(n800_6),
    .I0(n1080_7),
    .I1(ff_blink_state),
    .I2(n1080_8) 
);
defparam n800_s1.INIT=8'h0B;
  LUT2 n689_s1 (
    .F(n689_6),
    .I0(ff_preblink[0]),
    .I1(n682_4) 
);
defparam n689_s1.INIT=4'h8;
  LUT4 n119_s2 (
    .F(n119_7),
    .I0(ff_dot_counter24[2]),
    .I1(n100_5),
    .I2(ff_dot_counter24[1]),
    .I3(ff_dot_counter24[0]) 
);
defparam n119_s2.INIT=16'h0130;
  LUT4 n118_s2 (
    .F(n118_7),
    .I0(ff_dot_counter24[1]),
    .I1(n100_5),
    .I2(ff_dot_counter24[2]),
    .I3(ff_dot_counter24[0]) 
);
defparam n118_s2.INIT=16'h0230;
  LUT3 n241_s20 (
    .F(n241_22),
    .I0(reg_r10r3_color_Z[5]),
    .I1(reg_r4_pattern_generator_Z[0]),
    .I2(n236_26) 
);
defparam n241_s20.INIT=8'hAC;
  LUT3 n241_s19 (
    .F(n242_23),
    .I0(ff_dot_counter24[1]),
    .I1(ff_dot_counter24[2]),
    .I2(ff_dot_counter24[0]) 
);
defparam n241_s19.INIT=8'h1C;
  LUT3 n242_s19 (
    .F(n242_22),
    .I0(ff_pattern_num[7]),
    .I1(reg_r10r3_color_Z[4]),
    .I2(n236_26) 
);
defparam n242_s19.INIT=8'hCA;
  LUT4 n1011_s1 (
    .F(n1011_4),
    .I0(w_pre_dot_counter_yp[8]),
    .I1(w_pre_dot_counter_yp[7]),
    .I2(n1011_5),
    .I3(n1011_6) 
);
defparam n1011_s1.INIT=16'h1000;
  LUT4 n74_s1 (
    .F(n74_4),
    .I0(reg_r0_disp_mode[1]),
    .I1(reg_r0_disp_mode[3]),
    .I2(reg_r0_disp_mode[2]),
    .I3(n272_6) 
);
defparam n74_s1.INIT=16'h1000;
  LUT4 n166_s2 (
    .F(n166_5),
    .I0(w_pre_dot_counter_x[5]),
    .I1(w_pre_dot_counter_x[6]),
    .I2(w_pre_dot_counter_x[7]),
    .I3(n1965_11) 
);
defparam n166_s2.INIT=16'h0100;
  LUT4 n682_s1 (
    .F(n682_4),
    .I0(ff_dot_counter24[0]),
    .I1(ff_dot_counter24[1]),
    .I2(ff_dot_counter24[2]),
    .I3(n500_5) 
);
defparam n682_s1.INIT=16'h1000;
  LUT3 n1016_s1 (
    .F(n1016_4),
    .I0(n1016_5),
    .I1(ff_blink_period_cnt[3]),
    .I2(n1016_6) 
);
defparam n1016_s1.INIT=8'h71;
  LUT3 n236_s22 (
    .F(n236_26),
    .I0(ff_dot_counter24[1]),
    .I1(ff_dot_counter24[0]),
    .I2(ff_dot_counter24[2]) 
);
defparam n236_s22.INIT=8'h35;
  LUT3 n708_s8 (
    .F(n708_12),
    .I0(n74_4),
    .I1(w_dot_state[0]),
    .I2(w_dot_state[1]) 
);
defparam n708_s8.INIT=8'hD3;
  LUT2 n500_s2 (
    .F(n500_5),
    .I0(ff_dot_counter24[3]),
    .I1(ff_dot_counter24[4]) 
);
defparam n500_s2.INIT=4'h1;
  LUT2 n500_s3 (
    .F(n500_6),
    .I0(ff_dot_counter24[1]),
    .I1(ff_dot_counter24[0]) 
);
defparam n500_s3.INIT=4'h4;
  LUT3 ff_tx_prewindow_x_s3 (
    .F(ff_tx_prewindow_x_7),
    .I0(n261_14),
    .I1(w_pre_dot_counter_x[4]),
    .I2(n2466_7) 
);
defparam ff_tx_prewindow_x_s3.INIT=8'h07;
  LUT4 ff_tx_char_counter_start_of_line_11_s3 (
    .F(ff_tx_char_counter_start_of_line_11_7),
    .I0(w_pre_dot_counter_x[8]),
    .I1(w_pre_dot_counter_x[4]),
    .I2(n261_14),
    .I3(n969_5) 
);
defparam ff_tx_char_counter_start_of_line_11_s3.INIT=16'h4000;
  LUT4 ff_tx_char_counter_start_of_line_11_s4 (
    .F(ff_tx_char_counter_start_of_line_11_8),
    .I0(w_pre_dot_counter_x[2]),
    .I1(w_pre_dot_counter_x[3]),
    .I2(n556_4),
    .I3(n520_4) 
);
defparam ff_tx_char_counter_start_of_line_11_s4.INIT=16'h4000;
  LUT4 ff_blink_period_cnt_3_s3 (
    .F(ff_blink_period_cnt_3_7),
    .I0(ff_blink_clk_cnt[1]),
    .I1(ff_blink_clk_cnt[2]),
    .I2(ff_blink_clk_cnt[0]),
    .I3(ff_blink_clk_cnt[3]) 
);
defparam ff_blink_period_cnt_3_s3.INIT=16'h1000;
  LUT4 ff_tx_vram_read_en_s3 (
    .F(ff_tx_vram_read_en_7),
    .I0(ff_dot_counter24[2]),
    .I1(ff_dot_counter24[0]),
    .I2(ff_dot_counter24[1]),
    .I3(ff_tx_prewindow_x) 
);
defparam ff_tx_vram_read_en_s3.INIT=16'h1400;
  LUT4 ff_tx_vram_read_en2_s3 (
    .F(ff_tx_vram_read_en2_7),
    .I0(ff_dot_counter24[0]),
    .I1(n500_5),
    .I2(ff_dot_counter24[2]),
    .I3(ff_tx_vram_read_en2_8) 
);
defparam ff_tx_vram_read_en2_s3.INIT=16'hF400;
  LUT4 ff_pattern_7_s3 (
    .F(ff_pattern_7_7),
    .I0(n74_4),
    .I1(ff_dot_counter24[1]),
    .I2(ff_dot_counter24[2]),
    .I3(ff_dot_counter24[0]) 
);
defparam ff_pattern_7_s3.INIT=16'h0230;
  LUT4 ff_tx_char_counter_x_6_s4 (
    .F(ff_tx_char_counter_x_6_9),
    .I0(w_pre_dot_counter_x[2]),
    .I1(w_pre_dot_counter_x[3]),
    .I2(n556_4),
    .I3(n2466_6) 
);
defparam ff_tx_char_counter_x_6_s4.INIT=16'h4000;
  LUT4 ff_tx_char_counter_x_6_s5 (
    .F(ff_tx_char_counter_x_6_10),
    .I0(n74_4),
    .I1(ff_dot_counter24[0]),
    .I2(ff_tx_prewindow_x),
    .I3(n733_4) 
);
defparam ff_tx_char_counter_x_6_s5.INIT=16'hE000;
  LUT3 n847_s3 (
    .F(n847_8),
    .I0(ff_blink_period_cnt[0]),
    .I1(ff_blink_period_cnt[1]),
    .I2(ff_blink_period_cnt[2]) 
);
defparam n847_s3.INIT=8'h80;
  LUT3 n406_s9 (
    .F(n406_15),
    .I0(ff_tx_char_counter_x[1]),
    .I1(ff_tx_char_counter_x[0]),
    .I2(ff_tx_char_counter_x[2]) 
);
defparam n406_s9.INIT=8'h80;
  LUT4 n405_s9 (
    .F(n405_15),
    .I0(ff_tx_char_counter_x[1]),
    .I1(ff_tx_char_counter_x[0]),
    .I2(ff_tx_char_counter_x[2]),
    .I3(ff_tx_char_counter_x[3]) 
);
defparam n405_s9.INIT=16'h8000;
  LUT3 n403_s9 (
    .F(n403_15),
    .I0(ff_tx_char_counter_x[4]),
    .I1(ff_tx_char_counter_x[5]),
    .I2(n405_15) 
);
defparam n403_s9.INIT=8'h80;
  LUT3 n1011_s2 (
    .F(n1011_5),
    .I0(w_pre_dot_counter_yp[6]),
    .I1(w_pre_dot_counter_yp[5]),
    .I2(w_pre_dot_counter_yp[4]) 
);
defparam n1011_s2.INIT=8'h01;
  LUT4 n1011_s3 (
    .F(n1011_6),
    .I0(w_pre_dot_counter_yp[3]),
    .I1(w_pre_dot_counter_yp[2]),
    .I2(w_pre_dot_counter_yp[1]),
    .I3(w_pre_dot_counter_yp[0]) 
);
defparam n1011_s3.INIT=16'h0001;
  LUT3 n1016_s2 (
    .F(n1016_5),
    .I0(reg_r13_blink_period_Z[3]),
    .I1(reg_r13_blink_period_Z[7]),
    .I2(ff_blink_state) 
);
defparam n1016_s2.INIT=8'h35;
  LUT3 n1016_s3 (
    .F(n1016_6),
    .I0(n1016_7),
    .I1(ff_blink_period_cnt[2]),
    .I2(n1016_8) 
);
defparam n1016_s3.INIT=8'h71;
  LUT2 n236_s23 (
    .F(n236_27),
    .I0(ff_dot_counter24[0]),
    .I1(ff_dot_counter24[2]) 
);
defparam n236_s23.INIT=4'h1;
  LUT2 ff_tx_vram_read_en2_s4 (
    .F(ff_tx_vram_read_en2_8),
    .I0(w_dot_state[1]),
    .I1(ff_tx_prewindow_x) 
);
defparam ff_tx_vram_read_en2_s4.INIT=4'h4;
  LUT3 n1016_s4 (
    .F(n1016_7),
    .I0(reg_r13_blink_period_Z[2]),
    .I1(reg_r13_blink_period_Z[6]),
    .I2(ff_blink_state) 
);
defparam n1016_s4.INIT=8'h35;
  LUT3 n1016_s5 (
    .F(n1016_8),
    .I0(n1016_9),
    .I1(n1016_10),
    .I2(ff_blink_period_cnt[1]) 
);
defparam n1016_s5.INIT=8'h4D;
  LUT3 n1016_s6 (
    .F(n1016_9),
    .I0(reg_r13_blink_period_Z[1]),
    .I1(reg_r13_blink_period_Z[5]),
    .I2(ff_blink_state) 
);
defparam n1016_s6.INIT=8'h35;
  LUT4 n1016_s7 (
    .F(n1016_10),
    .I0(reg_r13_blink_period_Z[0]),
    .I1(reg_r13_blink_period_Z[4]),
    .I2(ff_blink_period_cnt[0]),
    .I3(ff_blink_state) 
);
defparam n1016_s7.INIT=16'h0C0A;
  LUT4 ff_ramadr_16_s6 (
    .F(ff_ramadr_16_10),
    .I0(ff_dot_counter24[3]),
    .I1(ff_dot_counter24[4]),
    .I2(ff_dot_counter24[1]),
    .I3(n236_27) 
);
defparam ff_ramadr_16_s6.INIT=16'hF10F;
  LUT4 ff_tx_prewindow_x_s5 (
    .F(ff_tx_prewindow_x_10),
    .I0(w_pre_dot_counter_x[2]),
    .I1(w_pre_dot_counter_x[3]),
    .I2(w_pre_dot_counter_x[0]),
    .I3(w_pre_dot_counter_x[1]) 
);
defparam ff_tx_prewindow_x_s5.INIT=16'h0008;
  LUT4 n100_s4 (
    .F(n100_8),
    .I0(w_pre_dot_counter_x[2]),
    .I1(w_pre_dot_counter_x[0]),
    .I2(w_pre_dot_counter_x[1]),
    .I3(n2466_6) 
);
defparam n100_s4.INIT=16'h0200;
  LUT4 n850_s3 (
    .F(n850_9),
    .I0(ff_blink_period_cnt[0]),
    .I1(n1016_5),
    .I2(ff_blink_period_cnt[3]),
    .I3(n1016_6) 
);
defparam n850_s3.INIT=16'h1501;
  LUT4 n1016_s8 (
    .F(n1016_12),
    .I0(n1011_3),
    .I1(n1016_5),
    .I2(ff_blink_period_cnt[3]),
    .I3(n1016_6) 
);
defparam n1016_s8.INIT=16'h80A8;
  LUT4 w_logical_vram_addr_nam_11_s3 (
    .F(w_logical_vram_addr_nam_11_7),
    .I0(reg_r0_disp_mode[2]),
    .I1(reg_r0_disp_mode[3]),
    .I2(reg_r1_disp_mode[0]),
    .I3(reg_r1_disp_mode[1]) 
);
defparam w_logical_vram_addr_nam_11_s3.INIT=16'h0100;
  LUT4 ff_prepattern_7_s5 (
    .F(ff_prepattern_7_10),
    .I0(ff_dot_counter24[2]),
    .I1(n494_27),
    .I2(slot_reset_n_d),
    .I3(w_vdp_enable) 
);
defparam ff_prepattern_7_s5.INIT=16'h1000;
  LUT3 n120_s4 (
    .F(n120_10),
    .I0(ff_dot_counter24[0]),
    .I1(w_pre_dot_counter_x[3]),
    .I2(n100_8) 
);
defparam n120_s4.INIT=8'h15;
  LUT3 n112_s3 (
    .F(n112_9),
    .I0(ff_dot_counter24[3]),
    .I1(w_pre_dot_counter_x[3]),
    .I2(n100_8) 
);
defparam n112_s3.INIT=8'h15;
  LUT4 n111_s3 (
    .F(n111_9),
    .I0(w_pre_dot_counter_x[3]),
    .I1(n100_8),
    .I2(ff_dot_counter24[3]),
    .I3(ff_dot_counter24[4]) 
);
defparam n111_s3.INIT=16'h0770;
  LUT4 n715_s8 (
    .F(n715_15),
    .I0(ff_prepattern[0]),
    .I1(n74_4),
    .I2(w_dot_state[0]),
    .I3(w_dot_state[1]) 
);
defparam n715_s8.INIT=16'hA20A;
  LUT4 ff_is_foreground_s4 (
    .F(ff_is_foreground_9),
    .I0(n74_4),
    .I1(w_dot_state[0]),
    .I2(w_dot_state[1]),
    .I3(w_vdp_enable) 
);
defparam ff_is_foreground_s4.INIT=16'h2C00;
  LUT3 n1018_s2 (
    .F(n1018_6),
    .I0(w_dot_state[0]),
    .I1(w_dot_state[1]),
    .I2(w_vdp_enable) 
);
defparam n1018_s2.INIT=8'h40;
  LUT4 n252_s17 (
    .F(n252_22),
    .I0(w_tx_char_counter[0]),
    .I1(w_tx_char_counter[3]),
    .I2(ff_dot_counter24[0]),
    .I3(ff_dot_counter24[2]) 
);
defparam n252_s17.INIT=16'hAAAC;
  LUT4 n251_s17 (
    .F(n251_22),
    .I0(w_tx_char_counter[1]),
    .I1(w_tx_char_counter[4]),
    .I2(ff_dot_counter24[0]),
    .I3(ff_dot_counter24[2]) 
);
defparam n251_s17.INIT=16'hAAAC;
  LUT4 n250_s17 (
    .F(n250_22),
    .I0(w_tx_char_counter[2]),
    .I1(w_tx_char_counter[5]),
    .I2(ff_dot_counter24[0]),
    .I3(ff_dot_counter24[2]) 
);
defparam n250_s17.INIT=16'hAAAC;
  LUT4 n249_s17 (
    .F(n249_22),
    .I0(w_tx_char_counter[3]),
    .I1(w_tx_char_counter[6]),
    .I2(ff_dot_counter24[0]),
    .I3(ff_dot_counter24[2]) 
);
defparam n249_s17.INIT=16'hAAAC;
  LUT4 n248_s17 (
    .F(n248_22),
    .I0(w_tx_char_counter[4]),
    .I1(w_tx_char_counter[7]),
    .I2(ff_dot_counter24[0]),
    .I3(ff_dot_counter24[2]) 
);
defparam n248_s17.INIT=16'hAAAC;
  LUT4 n247_s17 (
    .F(n247_22),
    .I0(w_tx_char_counter[5]),
    .I1(w_tx_char_counter[8]),
    .I2(ff_dot_counter24[0]),
    .I3(ff_dot_counter24[2]) 
);
defparam n247_s17.INIT=16'hAAAC;
  LUT4 n246_s17 (
    .F(n246_22),
    .I0(w_tx_char_counter[6]),
    .I1(w_tx_char_counter[9]),
    .I2(ff_dot_counter24[0]),
    .I3(ff_dot_counter24[2]) 
);
defparam n246_s17.INIT=16'hAAAC;
  LUT4 n245_s17 (
    .F(n245_22),
    .I0(w_tx_char_counter[7]),
    .I1(w_tx_char_counter[10]),
    .I2(ff_dot_counter24[0]),
    .I3(ff_dot_counter24[2]) 
);
defparam n245_s17.INIT=16'hAAAC;
  LUT4 n244_s17 (
    .F(n244_22),
    .I0(w_tx_char_counter[8]),
    .I1(w_tx_char_counter[11]),
    .I2(ff_dot_counter24[0]),
    .I3(ff_dot_counter24[2]) 
);
defparam n244_s17.INIT=16'hAAAC;
  LUT4 n243_s17 (
    .F(n243_22),
    .I0(w_tx_char_counter[9]),
    .I1(reg_r10r3_color_Z[3]),
    .I2(ff_dot_counter24[0]),
    .I3(ff_dot_counter24[2]) 
);
defparam n243_s17.INIT=16'hAAAC;
  LUT4 n240_s17 (
    .F(n240_22),
    .I0(reg_r2_pattern_name_Z[2]),
    .I1(reg_r10r3_color_Z[6]),
    .I2(ff_dot_counter24[0]),
    .I3(ff_dot_counter24[2]) 
);
defparam n240_s17.INIT=16'hAAAC;
  LUT4 n239_s17 (
    .F(n239_22),
    .I0(reg_r2_pattern_name_Z[3]),
    .I1(reg_r10r3_color_Z[7]),
    .I2(ff_dot_counter24[0]),
    .I3(ff_dot_counter24[2]) 
);
defparam n239_s17.INIT=16'hAAAC;
  LUT4 n238_s17 (
    .F(n238_22),
    .I0(reg_r2_pattern_name_Z[4]),
    .I1(reg_r10r3_color_Z[8]),
    .I2(ff_dot_counter24[0]),
    .I3(ff_dot_counter24[2]) 
);
defparam n238_s17.INIT=16'hAAAC;
  LUT4 n237_s17 (
    .F(n237_22),
    .I0(reg_r2_pattern_name_Z[5]),
    .I1(reg_r10r3_color_Z[9]),
    .I2(ff_dot_counter24[0]),
    .I3(ff_dot_counter24[2]) 
);
defparam n237_s17.INIT=16'hAAAC;
  LUT4 n236_s24 (
    .F(n236_29),
    .I0(reg_r2_pattern_name_Z[6]),
    .I1(reg_r10r3_color_Z[10]),
    .I2(ff_dot_counter24[0]),
    .I3(ff_dot_counter24[2]) 
);
defparam n236_s24.INIT=16'hAAAC;
  DFFRE ff_dot_counter24_3_s0 (
    .Q(ff_dot_counter24[3]),
    .D(n112_9),
    .CLK(w_video_clk),
    .CE(ff_dot_counter24_3_6),
    .RESET(n36_6) 
);
  DFFRE ff_dot_counter24_2_s0 (
    .Q(ff_dot_counter24[2]),
    .D(n118_7),
    .CLK(w_video_clk),
    .CE(n1018_6),
    .RESET(n36_6) 
);
  DFFRE ff_dot_counter24_1_s0 (
    .Q(ff_dot_counter24[1]),
    .D(n119_7),
    .CLK(w_video_clk),
    .CE(n1018_6),
    .RESET(n36_6) 
);
  DFFRE ff_dot_counter24_0_s0 (
    .Q(ff_dot_counter24[0]),
    .D(n120_10),
    .CLK(w_video_clk),
    .CE(n1018_6),
    .RESET(n36_6) 
);
  DFFRE ff_tx_prewindow_x_s0 (
    .Q(ff_tx_prewindow_x),
    .D(n100_5),
    .CLK(w_video_clk),
    .CE(ff_tx_prewindow_x_6),
    .RESET(n36_6) 
);
  DFFRE ff_tx_window_x_s0 (
    .Q(ff_tx_window_x),
    .D(n166_4),
    .CLK(w_video_clk),
    .CE(ff_tx_window_x_6),
    .RESET(n36_6) 
);
  DFFRE ff_pattern_num_7_s0 (
    .Q(ff_pattern_num[7]),
    .D(w_vram_data_Z[7]),
    .CLK(w_video_clk),
    .CE(ff_pattern_num_7_6),
    .RESET(n36_6) 
);
  DFFRE ff_pattern_num_6_s0 (
    .Q(ff_pattern_num[6]),
    .D(w_vram_data_Z[6]),
    .CLK(w_video_clk),
    .CE(ff_pattern_num_7_6),
    .RESET(n36_6) 
);
  DFFRE ff_pattern_num_5_s0 (
    .Q(ff_pattern_num[5]),
    .D(w_vram_data_Z[5]),
    .CLK(w_video_clk),
    .CE(ff_pattern_num_7_6),
    .RESET(n36_6) 
);
  DFFRE ff_pattern_num_4_s0 (
    .Q(ff_pattern_num[4]),
    .D(w_vram_data_Z[4]),
    .CLK(w_video_clk),
    .CE(ff_pattern_num_7_6),
    .RESET(n36_6) 
);
  DFFRE ff_pattern_num_3_s0 (
    .Q(ff_pattern_num[3]),
    .D(w_vram_data_Z[3]),
    .CLK(w_video_clk),
    .CE(ff_pattern_num_7_6),
    .RESET(n36_6) 
);
  DFFRE ff_pattern_num_2_s0 (
    .Q(ff_pattern_num[2]),
    .D(w_vram_data_Z[2]),
    .CLK(w_video_clk),
    .CE(ff_pattern_num_7_6),
    .RESET(n36_6) 
);
  DFFRE ff_pattern_num_1_s0 (
    .Q(ff_pattern_num[1]),
    .D(w_vram_data_Z[1]),
    .CLK(w_video_clk),
    .CE(ff_pattern_num_7_6),
    .RESET(n36_6) 
);
  DFFRE ff_pattern_num_0_s0 (
    .Q(ff_pattern_num[0]),
    .D(w_vram_data_Z[0]),
    .CLK(w_video_clk),
    .CE(ff_pattern_num_7_6),
    .RESET(n36_6) 
);
  DFFRE ff_ramadr_16_s0 (
    .Q(w_vram_address_text12[16]),
    .D(n236_24),
    .CLK(w_video_clk),
    .CE(ff_ramadr_16_7),
    .RESET(n36_6) 
);
  DFFRE ff_ramadr_15_s0 (
    .Q(w_vram_address_text12[15]),
    .D(n237_19),
    .CLK(w_video_clk),
    .CE(ff_ramadr_16_7),
    .RESET(n36_6) 
);
  DFFRE ff_ramadr_14_s0 (
    .Q(w_vram_address_text12[14]),
    .D(n238_19),
    .CLK(w_video_clk),
    .CE(ff_ramadr_16_7),
    .RESET(n36_6) 
);
  DFFRE ff_ramadr_13_s0 (
    .Q(w_vram_address_text12[13]),
    .D(n239_19),
    .CLK(w_video_clk),
    .CE(ff_ramadr_16_7),
    .RESET(n36_6) 
);
  DFFRE ff_ramadr_12_s0 (
    .Q(w_vram_address_text12[12]),
    .D(n240_19),
    .CLK(w_video_clk),
    .CE(ff_ramadr_16_7),
    .RESET(n36_6) 
);
  DFFRE ff_ramadr_11_s0 (
    .Q(w_vram_address_text12[11]),
    .D(n241_20),
    .CLK(w_video_clk),
    .CE(ff_ramadr_16_7),
    .RESET(n36_6) 
);
  DFFRE ff_ramadr_10_s0 (
    .Q(w_vram_address_text12[10]),
    .D(n242_20),
    .CLK(w_video_clk),
    .CE(ff_ramadr_16_7),
    .RESET(n36_6) 
);
  DFFRE ff_ramadr_9_s0 (
    .Q(w_vram_address_text12[9]),
    .D(n243_19),
    .CLK(w_video_clk),
    .CE(ff_ramadr_16_7),
    .RESET(n36_6) 
);
  DFFRE ff_ramadr_8_s0 (
    .Q(w_vram_address_text12[8]),
    .D(n244_19),
    .CLK(w_video_clk),
    .CE(ff_ramadr_16_7),
    .RESET(n36_6) 
);
  DFFRE ff_ramadr_7_s0 (
    .Q(w_vram_address_text12[7]),
    .D(n245_19),
    .CLK(w_video_clk),
    .CE(ff_ramadr_16_7),
    .RESET(n36_6) 
);
  DFFRE ff_ramadr_6_s0 (
    .Q(w_vram_address_text12[6]),
    .D(n246_19),
    .CLK(w_video_clk),
    .CE(ff_ramadr_16_7),
    .RESET(n36_6) 
);
  DFFRE ff_ramadr_5_s0 (
    .Q(w_vram_address_text12[5]),
    .D(n247_19),
    .CLK(w_video_clk),
    .CE(ff_ramadr_16_7),
    .RESET(n36_6) 
);
  DFFRE ff_ramadr_4_s0 (
    .Q(w_vram_address_text12[4]),
    .D(n248_19),
    .CLK(w_video_clk),
    .CE(ff_ramadr_16_7),
    .RESET(n36_6) 
);
  DFFRE ff_ramadr_3_s0 (
    .Q(w_vram_address_text12[3]),
    .D(n249_19),
    .CLK(w_video_clk),
    .CE(ff_ramadr_16_7),
    .RESET(n36_6) 
);
  DFFRE ff_ramadr_2_s0 (
    .Q(w_vram_address_text12[2]),
    .D(n250_19),
    .CLK(w_video_clk),
    .CE(ff_ramadr_16_7),
    .RESET(n36_6) 
);
  DFFRE ff_ramadr_1_s0 (
    .Q(w_vram_address_text12[1]),
    .D(n251_19),
    .CLK(w_video_clk),
    .CE(ff_ramadr_16_7),
    .RESET(n36_6) 
);
  DFFRE ff_ramadr_0_s0 (
    .Q(w_vram_address_text12[0]),
    .D(n252_19),
    .CLK(w_video_clk),
    .CE(ff_ramadr_16_7),
    .RESET(n36_6) 
);
  DFFRE ff_tx_vram_read_en_s0 (
    .Q(ff_tx_vram_read_en),
    .D(n446_13),
    .CLK(w_video_clk),
    .CE(ff_tx_vram_read_en_6),
    .RESET(n36_6) 
);
  DFFRE ff_tx_vram_read_en2_s0 (
    .Q(ff_tx_vram_read_en2),
    .D(n446_13),
    .CLK(w_video_clk),
    .CE(ff_tx_vram_read_en2_6),
    .RESET(n36_6) 
);
  DFFRE ff_tx_char_counter_x_6_s0 (
    .Q(ff_tx_char_counter_x[6]),
    .D(n403_14),
    .CLK(w_video_clk),
    .CE(ff_tx_char_counter_x_6_8),
    .RESET(n36_6) 
);
  DFFRE ff_tx_char_counter_x_5_s0 (
    .Q(ff_tx_char_counter_x[5]),
    .D(n404_14),
    .CLK(w_video_clk),
    .CE(ff_tx_char_counter_x_6_8),
    .RESET(n36_6) 
);
  DFFRE ff_tx_char_counter_x_4_s0 (
    .Q(ff_tx_char_counter_x[4]),
    .D(n405_14),
    .CLK(w_video_clk),
    .CE(ff_tx_char_counter_x_6_8),
    .RESET(n36_6) 
);
  DFFRE ff_tx_char_counter_x_3_s0 (
    .Q(ff_tx_char_counter_x[3]),
    .D(n406_14),
    .CLK(w_video_clk),
    .CE(ff_tx_char_counter_x_6_8),
    .RESET(n36_6) 
);
  DFFRE ff_tx_char_counter_x_2_s0 (
    .Q(ff_tx_char_counter_x[2]),
    .D(n407_14),
    .CLK(w_video_clk),
    .CE(ff_tx_char_counter_x_6_8),
    .RESET(n36_6) 
);
  DFFRE ff_tx_char_counter_x_1_s0 (
    .Q(ff_tx_char_counter_x[1]),
    .D(n408_14),
    .CLK(w_video_clk),
    .CE(ff_tx_char_counter_x_6_8),
    .RESET(n36_6) 
);
  DFFRE ff_tx_char_counter_x_0_s0 (
    .Q(ff_tx_char_counter_x[0]),
    .D(n409_14),
    .CLK(w_video_clk),
    .CE(ff_tx_char_counter_x_6_8),
    .RESET(n36_6) 
);
  DFFRE ff_preblink_7_s0 (
    .Q(ff_preblink[7]),
    .D(w_vram_data_Z[7]),
    .CLK(w_video_clk),
    .CE(n500_4),
    .RESET(n36_6) 
);
  DFFRE ff_preblink_6_s0 (
    .Q(ff_preblink[6]),
    .D(w_vram_data_Z[6]),
    .CLK(w_video_clk),
    .CE(n500_4),
    .RESET(n36_6) 
);
  DFFRE ff_preblink_5_s0 (
    .Q(ff_preblink[5]),
    .D(w_vram_data_Z[5]),
    .CLK(w_video_clk),
    .CE(n500_4),
    .RESET(n36_6) 
);
  DFFRE ff_preblink_4_s0 (
    .Q(ff_preblink[4]),
    .D(w_vram_data_Z[4]),
    .CLK(w_video_clk),
    .CE(n500_4),
    .RESET(n36_6) 
);
  DFFRE ff_preblink_3_s0 (
    .Q(ff_preblink[3]),
    .D(w_vram_data_Z[3]),
    .CLK(w_video_clk),
    .CE(n500_4),
    .RESET(n36_6) 
);
  DFFRE ff_preblink_2_s0 (
    .Q(ff_preblink[2]),
    .D(w_vram_data_Z[2]),
    .CLK(w_video_clk),
    .CE(n500_4),
    .RESET(n36_6) 
);
  DFFRE ff_preblink_1_s0 (
    .Q(ff_preblink[1]),
    .D(w_vram_data_Z[1]),
    .CLK(w_video_clk),
    .CE(n500_4),
    .RESET(n36_6) 
);
  DFFRE ff_preblink_0_s0 (
    .Q(ff_preblink[0]),
    .D(w_vram_data_Z[0]),
    .CLK(w_video_clk),
    .CE(n500_4),
    .RESET(n36_6) 
);
  DFFRE ff_tx_char_counter_start_of_line_11_s0 (
    .Q(ff_tx_char_counter_start_of_line[11]),
    .D(n350_7),
    .CLK(w_video_clk),
    .CE(ff_tx_char_counter_start_of_line_11_6),
    .RESET(n36_6) 
);
  DFFRE ff_tx_char_counter_start_of_line_10_s0 (
    .Q(ff_tx_char_counter_start_of_line[10]),
    .D(n351_7),
    .CLK(w_video_clk),
    .CE(ff_tx_char_counter_start_of_line_11_6),
    .RESET(n36_6) 
);
  DFFRE ff_tx_char_counter_start_of_line_9_s0 (
    .Q(ff_tx_char_counter_start_of_line[9]),
    .D(n352_7),
    .CLK(w_video_clk),
    .CE(ff_tx_char_counter_start_of_line_11_6),
    .RESET(n36_6) 
);
  DFFRE ff_tx_char_counter_start_of_line_8_s0 (
    .Q(ff_tx_char_counter_start_of_line[8]),
    .D(n353_7),
    .CLK(w_video_clk),
    .CE(ff_tx_char_counter_start_of_line_11_6),
    .RESET(n36_6) 
);
  DFFRE ff_tx_char_counter_start_of_line_7_s0 (
    .Q(ff_tx_char_counter_start_of_line[7]),
    .D(n354_7),
    .CLK(w_video_clk),
    .CE(ff_tx_char_counter_start_of_line_11_6),
    .RESET(n36_6) 
);
  DFFRE ff_tx_char_counter_start_of_line_6_s0 (
    .Q(ff_tx_char_counter_start_of_line[6]),
    .D(n355_7),
    .CLK(w_video_clk),
    .CE(ff_tx_char_counter_start_of_line_11_6),
    .RESET(n36_6) 
);
  DFFRE ff_tx_char_counter_start_of_line_5_s0 (
    .Q(ff_tx_char_counter_start_of_line[5]),
    .D(n356_7),
    .CLK(w_video_clk),
    .CE(ff_tx_char_counter_start_of_line_11_6),
    .RESET(n36_6) 
);
  DFFRE ff_tx_char_counter_start_of_line_4_s0 (
    .Q(ff_tx_char_counter_start_of_line[4]),
    .D(n357_7),
    .CLK(w_video_clk),
    .CE(ff_tx_char_counter_start_of_line_11_6),
    .RESET(n36_6) 
);
  DFFRE ff_tx_char_counter_start_of_line_3_s0 (
    .Q(ff_tx_char_counter_start_of_line[3]),
    .D(n358_7),
    .CLK(w_video_clk),
    .CE(ff_tx_char_counter_start_of_line_11_6),
    .RESET(n36_6) 
);
  DFFRE ff_tx_char_counter_start_of_line_2_s0 (
    .Q(ff_tx_char_counter_start_of_line[2]),
    .D(n359_7),
    .CLK(w_video_clk),
    .CE(ff_tx_char_counter_start_of_line_11_6),
    .RESET(n36_6) 
);
  DFFRE ff_tx_char_counter_start_of_line_1_s0 (
    .Q(ff_tx_char_counter_start_of_line[1]),
    .D(n360_7),
    .CLK(w_video_clk),
    .CE(ff_tx_char_counter_start_of_line_11_6),
    .RESET(n36_6) 
);
  DFFRE ff_tx_char_counter_start_of_line_0_s0 (
    .Q(ff_tx_char_counter_start_of_line[0]),
    .D(n361_7),
    .CLK(w_video_clk),
    .CE(ff_tx_char_counter_start_of_line_11_6),
    .RESET(n36_6) 
);
  DFFE ff_prepattern_7_s0 (
    .Q(ff_prepattern[7]),
    .D(w_vram_data_Z[7]),
    .CLK(w_video_clk),
    .CE(ff_prepattern_7_7) 
);
  DFFE ff_prepattern_6_s0 (
    .Q(ff_prepattern[6]),
    .D(w_vram_data_Z[6]),
    .CLK(w_video_clk),
    .CE(ff_prepattern_7_7) 
);
  DFFE ff_prepattern_5_s0 (
    .Q(ff_prepattern[5]),
    .D(w_vram_data_Z[5]),
    .CLK(w_video_clk),
    .CE(ff_prepattern_7_7) 
);
  DFFE ff_prepattern_4_s0 (
    .Q(ff_prepattern[4]),
    .D(w_vram_data_Z[4]),
    .CLK(w_video_clk),
    .CE(ff_prepattern_7_7) 
);
  DFFE ff_prepattern_3_s0 (
    .Q(ff_prepattern[3]),
    .D(w_vram_data_Z[3]),
    .CLK(w_video_clk),
    .CE(ff_prepattern_7_7) 
);
  DFFE ff_prepattern_2_s0 (
    .Q(ff_prepattern[2]),
    .D(w_vram_data_Z[2]),
    .CLK(w_video_clk),
    .CE(ff_prepattern_7_7) 
);
  DFFE ff_prepattern_1_s0 (
    .Q(ff_prepattern[1]),
    .D(w_vram_data_Z[1]),
    .CLK(w_video_clk),
    .CE(ff_prepattern_7_7) 
);
  DFFE ff_prepattern_0_s0 (
    .Q(ff_prepattern[0]),
    .D(w_vram_data_Z[0]),
    .CLK(w_video_clk),
    .CE(ff_prepattern_7_7) 
);
  DFFRE ff_pattern_7_s0 (
    .Q(ff_pattern[7]),
    .D(n708_11),
    .CLK(w_video_clk),
    .CE(ff_pattern_7_6),
    .RESET(n36_6) 
);
  DFFRE ff_pattern_6_s0 (
    .Q(ff_pattern[6]),
    .D(n709_10),
    .CLK(w_video_clk),
    .CE(ff_pattern_7_6),
    .RESET(n36_6) 
);
  DFFRE ff_pattern_5_s0 (
    .Q(ff_pattern[5]),
    .D(n710_10),
    .CLK(w_video_clk),
    .CE(ff_pattern_7_6),
    .RESET(n36_6) 
);
  DFFRE ff_pattern_4_s0 (
    .Q(ff_pattern[4]),
    .D(n711_10),
    .CLK(w_video_clk),
    .CE(ff_pattern_7_6),
    .RESET(n36_6) 
);
  DFFRE ff_pattern_3_s0 (
    .Q(ff_pattern[3]),
    .D(n712_10),
    .CLK(w_video_clk),
    .CE(ff_pattern_7_6),
    .RESET(n36_6) 
);
  DFFRE ff_pattern_2_s0 (
    .Q(ff_pattern[2]),
    .D(n713_10),
    .CLK(w_video_clk),
    .CE(ff_pattern_7_6),
    .RESET(n36_6) 
);
  DFFRE ff_pattern_1_s0 (
    .Q(ff_pattern[1]),
    .D(n714_10),
    .CLK(w_video_clk),
    .CE(ff_pattern_7_6),
    .RESET(n36_6) 
);
  DFFRE ff_pattern_0_s0 (
    .Q(ff_pattern[0]),
    .D(n715_15),
    .CLK(w_video_clk),
    .CE(ff_pattern_7_6),
    .RESET(n36_6) 
);
  DFFRE ff_is_foreground_s0 (
    .Q(ff_is_foreground),
    .D(ff_pattern[7]),
    .CLK(w_video_clk),
    .CE(ff_is_foreground_9),
    .RESET(n36_6) 
);
  DFFRE ff_blink_7_s0 (
    .Q(ff_blink[7]),
    .D(n682_3),
    .CLK(w_video_clk),
    .CE(n733_4),
    .RESET(n36_6) 
);
  DFFRE ff_blink_6_s0 (
    .Q(ff_blink[6]),
    .D(n683_3),
    .CLK(w_video_clk),
    .CE(n733_4),
    .RESET(n36_6) 
);
  DFFRE ff_blink_5_s0 (
    .Q(ff_blink[5]),
    .D(n684_3),
    .CLK(w_video_clk),
    .CE(n733_4),
    .RESET(n36_6) 
);
  DFFRE ff_blink_4_s0 (
    .Q(ff_blink[4]),
    .D(n685_3),
    .CLK(w_video_clk),
    .CE(n733_4),
    .RESET(n36_6) 
);
  DFFRE ff_blink_3_s0 (
    .Q(ff_blink[3]),
    .D(n686_3),
    .CLK(w_video_clk),
    .CE(n733_4),
    .RESET(n36_6) 
);
  DFFRE ff_blink_2_s0 (
    .Q(ff_blink[2]),
    .D(n687_3),
    .CLK(w_video_clk),
    .CE(n733_4),
    .RESET(n36_6) 
);
  DFFRE ff_blink_1_s0 (
    .Q(ff_blink[1]),
    .D(n688_3),
    .CLK(w_video_clk),
    .CE(n733_4),
    .RESET(n36_6) 
);
  DFFRE ff_blink_0_s0 (
    .Q(ff_blink[0]),
    .D(n689_6),
    .CLK(w_video_clk),
    .CE(n733_4),
    .RESET(n36_6) 
);
  DFFRE ff_blink_state_s0 (
    .Q(ff_blink_state),
    .D(n800_6),
    .CLK(w_video_clk),
    .CE(n1016_12),
    .RESET(n36_6) 
);
  DFFRE ff_blink_clk_cnt_3_s0 (
    .Q(ff_blink_clk_cnt[3]),
    .D(n816_7),
    .CLK(w_video_clk),
    .CE(n1011_3),
    .RESET(n36_6) 
);
  DFFRE ff_blink_clk_cnt_2_s0 (
    .Q(ff_blink_clk_cnt[2]),
    .D(n817_7),
    .CLK(w_video_clk),
    .CE(n1011_3),
    .RESET(n36_6) 
);
  DFFRE ff_blink_clk_cnt_1_s0 (
    .Q(ff_blink_clk_cnt[1]),
    .D(n818_7),
    .CLK(w_video_clk),
    .CE(n1011_3),
    .RESET(n36_6) 
);
  DFFRE ff_blink_clk_cnt_0_s0 (
    .Q(ff_blink_clk_cnt[0]),
    .D(n819_9),
    .CLK(w_video_clk),
    .CE(n1011_3),
    .RESET(n36_6) 
);
  DFFRE ff_blink_period_cnt_3_s0 (
    .Q(ff_blink_period_cnt[3]),
    .D(n847_7),
    .CLK(w_video_clk),
    .CE(ff_blink_period_cnt_3_6),
    .RESET(n36_6) 
);
  DFFRE ff_blink_period_cnt_2_s0 (
    .Q(ff_blink_period_cnt[2]),
    .D(n848_7),
    .CLK(w_video_clk),
    .CE(ff_blink_period_cnt_3_6),
    .RESET(n36_6) 
);
  DFFRE ff_blink_period_cnt_1_s0 (
    .Q(ff_blink_period_cnt[1]),
    .D(n849_7),
    .CLK(w_video_clk),
    .CE(ff_blink_period_cnt_3_6),
    .RESET(n36_6) 
);
  DFFRE ff_blink_period_cnt_0_s0 (
    .Q(ff_blink_period_cnt[0]),
    .D(n850_9),
    .CLK(w_video_clk),
    .CE(ff_blink_period_cnt_3_6),
    .RESET(n36_6) 
);
  DFFRE ff_dot_counter24_4_s0 (
    .Q(ff_dot_counter24[4]),
    .D(n111_9),
    .CLK(w_video_clk),
    .CE(ff_dot_counter24_3_6),
    .RESET(n36_6) 
);
  ALU w_tx_char_counter_0_s (
    .SUM(w_tx_char_counter[0]),
    .COUT(w_tx_char_counter_0_2),
    .I0(ff_tx_char_counter_start_of_line[0]),
    .I1(ff_tx_char_counter_x[0]),
    .I3(GND),
    .CIN(GND) 
);
defparam w_tx_char_counter_0_s.ALU_MODE=0;
  ALU w_tx_char_counter_1_s (
    .SUM(w_tx_char_counter[1]),
    .COUT(w_tx_char_counter_1_2),
    .I0(ff_tx_char_counter_start_of_line[1]),
    .I1(ff_tx_char_counter_x[1]),
    .I3(GND),
    .CIN(w_tx_char_counter_0_2) 
);
defparam w_tx_char_counter_1_s.ALU_MODE=0;
  ALU w_tx_char_counter_2_s (
    .SUM(w_tx_char_counter[2]),
    .COUT(w_tx_char_counter_2_2),
    .I0(ff_tx_char_counter_start_of_line[2]),
    .I1(ff_tx_char_counter_x[2]),
    .I3(GND),
    .CIN(w_tx_char_counter_1_2) 
);
defparam w_tx_char_counter_2_s.ALU_MODE=0;
  ALU w_tx_char_counter_3_s (
    .SUM(w_tx_char_counter[3]),
    .COUT(w_tx_char_counter_3_2),
    .I0(ff_tx_char_counter_start_of_line[3]),
    .I1(ff_tx_char_counter_x[3]),
    .I3(GND),
    .CIN(w_tx_char_counter_2_2) 
);
defparam w_tx_char_counter_3_s.ALU_MODE=0;
  ALU w_tx_char_counter_4_s (
    .SUM(w_tx_char_counter[4]),
    .COUT(w_tx_char_counter_4_2),
    .I0(ff_tx_char_counter_start_of_line[4]),
    .I1(ff_tx_char_counter_x[4]),
    .I3(GND),
    .CIN(w_tx_char_counter_3_2) 
);
defparam w_tx_char_counter_4_s.ALU_MODE=0;
  ALU w_tx_char_counter_5_s (
    .SUM(w_tx_char_counter[5]),
    .COUT(w_tx_char_counter_5_2),
    .I0(ff_tx_char_counter_start_of_line[5]),
    .I1(ff_tx_char_counter_x[5]),
    .I3(GND),
    .CIN(w_tx_char_counter_4_2) 
);
defparam w_tx_char_counter_5_s.ALU_MODE=0;
  ALU w_tx_char_counter_6_s (
    .SUM(w_tx_char_counter[6]),
    .COUT(w_tx_char_counter_6_2),
    .I0(ff_tx_char_counter_start_of_line[6]),
    .I1(ff_tx_char_counter_x[6]),
    .I3(GND),
    .CIN(w_tx_char_counter_5_2) 
);
defparam w_tx_char_counter_6_s.ALU_MODE=0;
  ALU w_tx_char_counter_7_s (
    .SUM(w_tx_char_counter[7]),
    .COUT(w_tx_char_counter_7_2),
    .I0(ff_tx_char_counter_start_of_line[7]),
    .I1(GND),
    .I3(GND),
    .CIN(w_tx_char_counter_6_2) 
);
defparam w_tx_char_counter_7_s.ALU_MODE=0;
  ALU w_tx_char_counter_8_s (
    .SUM(w_tx_char_counter[8]),
    .COUT(w_tx_char_counter_8_2),
    .I0(ff_tx_char_counter_start_of_line[8]),
    .I1(GND),
    .I3(GND),
    .CIN(w_tx_char_counter_7_2) 
);
defparam w_tx_char_counter_8_s.ALU_MODE=0;
  ALU w_tx_char_counter_9_s (
    .SUM(w_tx_char_counter[9]),
    .COUT(w_tx_char_counter_9_2),
    .I0(ff_tx_char_counter_start_of_line[9]),
    .I1(GND),
    .I3(GND),
    .CIN(w_tx_char_counter_8_2) 
);
defparam w_tx_char_counter_9_s.ALU_MODE=0;
  ALU w_tx_char_counter_10_s (
    .SUM(w_tx_char_counter[10]),
    .COUT(w_tx_char_counter_10_2),
    .I0(ff_tx_char_counter_start_of_line[10]),
    .I1(GND),
    .I3(GND),
    .CIN(w_tx_char_counter_9_2) 
);
defparam w_tx_char_counter_10_s.ALU_MODE=0;
  ALU w_tx_char_counter_11_s (
    .SUM(w_tx_char_counter[11]),
    .COUT(w_tx_char_counter_11_0_COUT),
    .I0(ff_tx_char_counter_start_of_line[11]),
    .I1(GND),
    .I3(GND),
    .CIN(w_tx_char_counter_10_2) 
);
defparam w_tx_char_counter_11_s.ALU_MODE=0;
  MUX2_LUT5 w_color_code_text12_3_s (
    .O(w_color_code_text12[3]),
    .I0(n86_2),
    .I1(w_tx_color_7_2),
    .S0(n83_3) 
);
  MUX2_LUT5 w_color_code_text12_2_s (
    .O(w_color_code_text12[2]),
    .I0(n87_2),
    .I1(w_tx_color_6_2),
    .S0(n83_3) 
);
  MUX2_LUT5 w_color_code_text12_1_s (
    .O(w_color_code_text12[1]),
    .I0(n88_2),
    .I1(w_tx_color_5_2),
    .S0(n83_3) 
);
  MUX2_LUT5 w_color_code_text12_0_s (
    .O(w_color_code_text12[0]),
    .I0(n89_2),
    .I1(w_tx_color_4_2),
    .S0(n83_3) 
);
  MUX2_LUT5 n241_s17 (
    .O(n241_20),
    .I0(n241_22),
    .I1(w_logical_vram_addr_nam[11]),
    .S0(n242_23) 
);
  MUX2_LUT5 n242_s17 (
    .O(n242_20),
    .I0(n242_22),
    .I1(w_logical_vram_addr_nam[10]),
    .S0(n242_23) 
);
  INV n819_s4 (
    .O(n819_9),
    .I(ff_blink_clk_cnt[0]) 
);
  INV n446_s7 (
    .O(n446_13),
    .I(w_dot_state[0]) 
);
  VCC VCC_cZ (
    .V(VCC)
);
  GND GND_cZ (
    .G(GND)
);
endmodule /* vdp_text12 */
module vdp_graphic123m (
  w_video_clk,
  n36_6,
  n1017_4,
  n1515_4,
  w_vdp_enable,
  n1018_6,
  n1189_26,
  n313_6,
  w_vram_data_Z,
  reg_r26_h_scroll_Z,
  w_pre_dot_counter_x,
  w_dot_state,
  w_eight_dot_state,
  reg_r2_pattern_name_Z,
  w_pre_dot_counter_y,
  reg_r10r3_color_Z,
  reg_r4_pattern_generator_Z,
  reg_r0_disp_mode,
  reg_r1_disp_mode,
  n520_4,
  n586_4,
  ff_pattern_generator_7_8,
  w_vram_address_graphic123m,
  w_color_code_graphic123m
)
;
input w_video_clk;
input n36_6;
input n1017_4;
input n1515_4;
input w_vdp_enable;
input n1018_6;
input n1189_26;
input n313_6;
input [7:0] w_vram_data_Z;
input [7:3] reg_r26_h_scroll_Z;
input [7:3] w_pre_dot_counter_x;
input [1:0] w_dot_state;
input [2:0] w_eight_dot_state;
input [6:0] reg_r2_pattern_name_Z;
input [7:0] w_pre_dot_counter_y;
input [10:0] reg_r10r3_color_Z;
input [5:0] reg_r4_pattern_generator_Z;
input [3:1] reg_r0_disp_mode;
input [1:0] reg_r1_disp_mode;
output n520_4;
output n586_4;
output ff_pattern_generator_7_8;
output [16:0] w_vram_address_graphic123m;
output [3:0] w_color_code_graphic123m;
wire n213_3;
wire n214_3;
wire n215_3;
wire n216_3;
wire n394_3;
wire n395_3;
wire n396_3;
wire n397_3;
wire n398_3;
wire n399_3;
wire n400_3;
wire n538_3;
wire n570_3;
wire ff_vram_address_15_5;
wire n125_11;
wire n126_11;
wire n127_11;
wire n128_11;
wire n129_11;
wire n130_11;
wire n131_11;
wire n132_11;
wire n133_11;
wire n134_11;
wire n135_11;
wire n136_11;
wire n137_11;
wire n138_11;
wire n139_11;
wire n140_11;
wire n124_11;
wire n213_4;
wire n125_12;
wire n125_13;
wire n126_12;
wire n127_12;
wire n128_12;
wire n128_13;
wire n129_12;
wire n129_13;
wire n130_12;
wire n131_12;
wire n132_12;
wire n133_12;
wire n134_12;
wire n135_12;
wire n135_13;
wire n136_12;
wire n137_12;
wire n138_12;
wire n138_13;
wire n139_12;
wire n139_13;
wire n140_12;
wire n140_13;
wire n124_12;
wire n213_5;
wire n128_14;
wire n129_14;
wire n130_13;
wire n131_13;
wire n132_13;
wire n133_13;
wire n134_13;
wire n138_14;
wire n139_14;
wire n140_14;
wire n554_6;
wire n394_6;
wire n554_8;
wire n401_8;
wire w_dot_counter_x_3_2;
wire w_dot_counter_x_4_2;
wire w_dot_counter_x_5_2;
wire w_dot_counter_x_6_2;
wire w_dot_counter_x_7_0_COUT;
wire [7:0] ff_pre_pattern_num;
wire [7:0] ff_pre_pattern_generator;
wire [7:0] ff_pre_color;
wire [7:0] ff_color;
wire [7:0] ff_pattern_generator;
wire [7:3] w_dot_counter_x;
wire VCC;
wire GND;
  LUT3 n520_s1 (
    .F(n520_4),
    .I0(w_vdp_enable),
    .I1(w_dot_state[1]),
    .I2(w_dot_state[0]) 
);
defparam n520_s1.INIT=8'h80;
  LUT3 n213_s0 (
    .F(n213_3),
    .I0(ff_color[7]),
    .I1(ff_color[3]),
    .I2(n213_4) 
);
defparam n213_s0.INIT=8'hCA;
  LUT3 n214_s0 (
    .F(n214_3),
    .I0(ff_color[6]),
    .I1(ff_color[2]),
    .I2(n213_4) 
);
defparam n214_s0.INIT=8'hCA;
  LUT3 n215_s0 (
    .F(n215_3),
    .I0(ff_color[5]),
    .I1(ff_color[1]),
    .I2(n213_4) 
);
defparam n215_s0.INIT=8'hCA;
  LUT3 n216_s0 (
    .F(n216_3),
    .I0(ff_color[4]),
    .I1(ff_color[0]),
    .I2(n213_4) 
);
defparam n216_s0.INIT=8'hCA;
  LUT3 n394_s0 (
    .F(n394_3),
    .I0(ff_pre_pattern_generator[7]),
    .I1(ff_pattern_generator[6]),
    .I2(n394_6) 
);
defparam n394_s0.INIT=8'hAC;
  LUT3 n395_s0 (
    .F(n395_3),
    .I0(ff_pre_pattern_generator[6]),
    .I1(ff_pattern_generator[5]),
    .I2(n394_6) 
);
defparam n395_s0.INIT=8'hAC;
  LUT3 n396_s0 (
    .F(n396_3),
    .I0(ff_pre_pattern_generator[5]),
    .I1(ff_pattern_generator[4]),
    .I2(n394_6) 
);
defparam n396_s0.INIT=8'hAC;
  LUT3 n397_s0 (
    .F(n397_3),
    .I0(ff_pre_pattern_generator[4]),
    .I1(ff_pattern_generator[3]),
    .I2(n394_6) 
);
defparam n397_s0.INIT=8'hAC;
  LUT3 n398_s0 (
    .F(n398_3),
    .I0(ff_pre_pattern_generator[3]),
    .I1(ff_pattern_generator[2]),
    .I2(n394_6) 
);
defparam n398_s0.INIT=8'hAC;
  LUT3 n399_s0 (
    .F(n399_3),
    .I0(ff_pre_pattern_generator[2]),
    .I1(ff_pattern_generator[1]),
    .I2(n394_6) 
);
defparam n399_s0.INIT=8'hAC;
  LUT3 n400_s0 (
    .F(n400_3),
    .I0(ff_pre_pattern_generator[1]),
    .I1(ff_pattern_generator[0]),
    .I2(n394_6) 
);
defparam n400_s0.INIT=8'hAC;
  LUT4 n538_s0 (
    .F(n538_3),
    .I0(w_eight_dot_state[1]),
    .I1(w_eight_dot_state[2]),
    .I2(w_eight_dot_state[0]),
    .I3(n1018_6) 
);
defparam n538_s0.INIT=16'h1000;
  LUT4 n570_s0 (
    .F(n570_3),
    .I0(w_eight_dot_state[0]),
    .I1(w_eight_dot_state[1]),
    .I2(w_eight_dot_state[2]),
    .I3(n1018_6) 
);
defparam n570_s0.INIT=16'h1000;
  LUT4 ff_vram_address_15_s2 (
    .F(ff_vram_address_15_5),
    .I0(w_eight_dot_state[1]),
    .I1(w_eight_dot_state[0]),
    .I2(w_eight_dot_state[2]),
    .I3(n520_4) 
);
defparam ff_vram_address_15_s2.INIT=16'h0B00;
  LUT4 n125_s7 (
    .F(n125_11),
    .I0(n586_4),
    .I1(reg_r2_pattern_name_Z[5]),
    .I2(n125_12),
    .I3(n125_13) 
);
defparam n125_s7.INIT=16'h8F88;
  LUT4 n126_s7 (
    .F(n126_11),
    .I0(n586_4),
    .I1(reg_r2_pattern_name_Z[4]),
    .I2(n126_12),
    .I3(n125_13) 
);
defparam n126_s7.INIT=16'h8F88;
  LUT4 n127_s7 (
    .F(n127_11),
    .I0(n586_4),
    .I1(reg_r2_pattern_name_Z[3]),
    .I2(n127_12),
    .I3(n125_13) 
);
defparam n127_s7.INIT=16'h8F88;
  LUT4 n128_s7 (
    .F(n128_11),
    .I0(n586_4),
    .I1(reg_r2_pattern_name_Z[2]),
    .I2(n128_12),
    .I3(n128_13) 
);
defparam n128_s7.INIT=16'hFFF8;
  LUT4 n129_s7 (
    .F(n129_11),
    .I0(n586_4),
    .I1(reg_r2_pattern_name_Z[1]),
    .I2(n129_12),
    .I3(n129_13) 
);
defparam n129_s7.INIT=16'hFFF8;
  LUT3 n130_s7 (
    .F(n130_11),
    .I0(n586_4),
    .I1(reg_r2_pattern_name_Z[0]),
    .I2(n130_12) 
);
defparam n130_s7.INIT=8'hF8;
  LUT3 n131_s7 (
    .F(n131_11),
    .I0(n586_4),
    .I1(w_pre_dot_counter_y[7]),
    .I2(n131_12) 
);
defparam n131_s7.INIT=8'hF8;
  LUT3 n132_s7 (
    .F(n132_11),
    .I0(n586_4),
    .I1(w_pre_dot_counter_y[6]),
    .I2(n132_12) 
);
defparam n132_s7.INIT=8'hF8;
  LUT3 n133_s7 (
    .F(n133_11),
    .I0(n586_4),
    .I1(w_pre_dot_counter_y[5]),
    .I2(n133_12) 
);
defparam n133_s7.INIT=8'hF8;
  LUT3 n134_s7 (
    .F(n134_11),
    .I0(n586_4),
    .I1(w_pre_dot_counter_y[4]),
    .I2(n134_12) 
);
defparam n134_s7.INIT=8'hF8;
  LUT4 n135_s7 (
    .F(n135_11),
    .I0(n135_12),
    .I1(w_eight_dot_state[2]),
    .I2(n135_13),
    .I3(w_eight_dot_state[0]) 
);
defparam n135_s7.INIT=16'h0130;
  LUT4 n136_s7 (
    .F(n136_11),
    .I0(n586_4),
    .I1(w_dot_counter_x[7]),
    .I2(n136_12),
    .I3(n125_13) 
);
defparam n136_s7.INIT=16'h8F88;
  LUT4 n137_s7 (
    .F(n137_11),
    .I0(n586_4),
    .I1(w_dot_counter_x[6]),
    .I2(n137_12),
    .I3(n125_13) 
);
defparam n137_s7.INIT=16'h8F88;
  LUT4 n138_s7 (
    .F(n138_11),
    .I0(n138_12),
    .I1(w_eight_dot_state[2]),
    .I2(n138_13),
    .I3(w_eight_dot_state[0]) 
);
defparam n138_s7.INIT=16'h1003;
  LUT4 n139_s7 (
    .F(n139_11),
    .I0(n139_12),
    .I1(w_eight_dot_state[2]),
    .I2(n139_13),
    .I3(w_eight_dot_state[0]) 
);
defparam n139_s7.INIT=16'h1003;
  LUT4 n140_s7 (
    .F(n140_11),
    .I0(n140_12),
    .I1(w_eight_dot_state[2]),
    .I2(n140_13),
    .I3(w_eight_dot_state[0]) 
);
defparam n140_s7.INIT=16'h1003;
  LUT4 n124_s7 (
    .F(n124_11),
    .I0(n586_4),
    .I1(reg_r2_pattern_name_Z[6]),
    .I2(n124_12),
    .I3(n125_13) 
);
defparam n124_s7.INIT=16'h8F88;
  LUT3 n213_s1 (
    .F(n213_4),
    .I0(ff_pattern_generator[7]),
    .I1(w_eight_dot_state[2]),
    .I2(n213_5) 
);
defparam n213_s1.INIT=8'hC5;
  LUT3 n586_s1 (
    .F(n586_4),
    .I0(w_eight_dot_state[0]),
    .I1(w_eight_dot_state[1]),
    .I2(w_eight_dot_state[2]) 
);
defparam n586_s1.INIT=8'h01;
  LUT4 n125_s8 (
    .F(n125_12),
    .I0(reg_r10r3_color_Z[9]),
    .I1(reg_r4_pattern_generator_Z[4]),
    .I2(n213_5),
    .I3(w_eight_dot_state[0]) 
);
defparam n125_s8.INIT=16'h3533;
  LUT2 n125_s9 (
    .F(n125_13),
    .I0(w_eight_dot_state[2]),
    .I1(w_eight_dot_state[1]) 
);
defparam n125_s9.INIT=4'h4;
  LUT4 n126_s8 (
    .F(n126_12),
    .I0(reg_r10r3_color_Z[8]),
    .I1(reg_r4_pattern_generator_Z[3]),
    .I2(n213_5),
    .I3(w_eight_dot_state[0]) 
);
defparam n126_s8.INIT=16'h3533;
  LUT4 n127_s8 (
    .F(n127_12),
    .I0(reg_r10r3_color_Z[7]),
    .I1(reg_r4_pattern_generator_Z[2]),
    .I2(n213_5),
    .I3(w_eight_dot_state[0]) 
);
defparam n127_s8.INIT=16'h3533;
  LUT4 n128_s8 (
    .F(n128_12),
    .I0(n135_12),
    .I1(w_pre_dot_counter_y[7]),
    .I2(n1189_26),
    .I3(reg_r4_pattern_generator_Z[1]) 
);
defparam n128_s8.INIT=16'hE000;
  LUT4 n128_s9 (
    .F(n128_13),
    .I0(reg_r4_pattern_generator_Z[1]),
    .I1(n128_14),
    .I2(n213_5),
    .I3(n554_6) 
);
defparam n128_s9.INIT=16'hAC00;
  LUT4 n129_s8 (
    .F(n129_12),
    .I0(n135_12),
    .I1(w_pre_dot_counter_y[6]),
    .I2(n1189_26),
    .I3(reg_r4_pattern_generator_Z[0]) 
);
defparam n129_s8.INIT=16'hE000;
  LUT4 n129_s9 (
    .F(n129_13),
    .I0(reg_r4_pattern_generator_Z[0]),
    .I1(n129_14),
    .I2(n213_5),
    .I3(n554_6) 
);
defparam n129_s9.INIT=16'hAC00;
  LUT4 n130_s8 (
    .F(n130_12),
    .I0(n135_12),
    .I1(ff_pre_pattern_num[7]),
    .I2(n130_13),
    .I3(n125_13) 
);
defparam n130_s8.INIT=16'h2C00;
  LUT4 n131_s8 (
    .F(n131_12),
    .I0(n135_12),
    .I1(ff_pre_pattern_num[6]),
    .I2(n131_13),
    .I3(n125_13) 
);
defparam n131_s8.INIT=16'h2C00;
  LUT4 n132_s8 (
    .F(n132_12),
    .I0(n135_12),
    .I1(ff_pre_pattern_num[5]),
    .I2(n132_13),
    .I3(n125_13) 
);
defparam n132_s8.INIT=16'h2C00;
  LUT4 n133_s8 (
    .F(n133_12),
    .I0(n135_12),
    .I1(ff_pre_pattern_num[4]),
    .I2(n133_13),
    .I3(n125_13) 
);
defparam n133_s8.INIT=16'h2C00;
  LUT4 n134_s8 (
    .F(n134_12),
    .I0(n135_12),
    .I1(ff_pre_pattern_num[3]),
    .I2(n134_13),
    .I3(n125_13) 
);
defparam n134_s8.INIT=16'h2C00;
  LUT4 n135_s8 (
    .F(n135_12),
    .I0(reg_r0_disp_mode[1]),
    .I1(reg_r0_disp_mode[2]),
    .I2(reg_r0_disp_mode[3]),
    .I3(n313_6) 
);
defparam n135_s8.INIT=16'h0100;
  LUT4 n135_s9 (
    .F(n135_13),
    .I0(w_pre_dot_counter_y[3]),
    .I1(ff_pre_pattern_num[2]),
    .I2(w_eight_dot_state[0]),
    .I3(w_eight_dot_state[1]) 
);
defparam n135_s9.INIT=16'h3CFA;
  LUT4 n136_s8 (
    .F(n136_12),
    .I0(ff_pre_pattern_num[7]),
    .I1(ff_pre_pattern_num[1]),
    .I2(w_eight_dot_state[0]),
    .I3(n135_12) 
);
defparam n136_s8.INIT=16'h5333;
  LUT4 n137_s8 (
    .F(n137_12),
    .I0(ff_pre_pattern_num[6]),
    .I1(ff_pre_pattern_num[0]),
    .I2(w_eight_dot_state[0]),
    .I3(n135_12) 
);
defparam n137_s8.INIT=16'h5333;
  LUT3 n138_s8 (
    .F(n138_12),
    .I0(w_pre_dot_counter_y[4]),
    .I1(n138_14),
    .I2(n213_5) 
);
defparam n138_s8.INIT=8'h5C;
  LUT4 n138_s9 (
    .F(n138_13),
    .I0(w_pre_dot_counter_y[2]),
    .I1(w_dot_counter_x[5]),
    .I2(w_eight_dot_state[0]),
    .I3(w_eight_dot_state[1]) 
);
defparam n138_s9.INIT=16'hF503;
  LUT3 n139_s8 (
    .F(n139_12),
    .I0(w_pre_dot_counter_y[3]),
    .I1(n139_14),
    .I2(n213_5) 
);
defparam n139_s8.INIT=8'h5C;
  LUT4 n139_s9 (
    .F(n139_13),
    .I0(w_pre_dot_counter_y[1]),
    .I1(w_dot_counter_x[4]),
    .I2(w_eight_dot_state[0]),
    .I3(w_eight_dot_state[1]) 
);
defparam n139_s9.INIT=16'hF503;
  LUT3 n140_s8 (
    .F(n140_12),
    .I0(w_pre_dot_counter_y[2]),
    .I1(n140_14),
    .I2(n213_5) 
);
defparam n140_s8.INIT=8'h5C;
  LUT4 n140_s9 (
    .F(n140_13),
    .I0(w_pre_dot_counter_y[0]),
    .I1(w_dot_counter_x[3]),
    .I2(w_eight_dot_state[0]),
    .I3(w_eight_dot_state[1]) 
);
defparam n140_s9.INIT=16'hF503;
  LUT4 n124_s8 (
    .F(n124_12),
    .I0(reg_r10r3_color_Z[10]),
    .I1(reg_r4_pattern_generator_Z[5]),
    .I2(n213_5),
    .I3(w_eight_dot_state[0]) 
);
defparam n124_s8.INIT=16'h3533;
  LUT4 n213_s2 (
    .F(n213_5),
    .I0(reg_r1_disp_mode[1]),
    .I1(reg_r0_disp_mode[2]),
    .I2(reg_r0_disp_mode[3]),
    .I3(reg_r1_disp_mode[0]) 
);
defparam n213_s2.INIT=16'h0100;
  LUT3 n128_s10 (
    .F(n128_14),
    .I0(n135_12),
    .I1(w_pre_dot_counter_y[7]),
    .I2(reg_r10r3_color_Z[6]) 
);
defparam n128_s10.INIT=8'hE0;
  LUT3 n129_s10 (
    .F(n129_14),
    .I0(n135_12),
    .I1(w_pre_dot_counter_y[6]),
    .I2(reg_r10r3_color_Z[5]) 
);
defparam n129_s10.INIT=8'hE0;
  LUT4 n130_s9 (
    .F(n130_13),
    .I0(reg_r10r3_color_Z[4]),
    .I1(n213_5),
    .I2(ff_pre_pattern_num[7]),
    .I3(w_eight_dot_state[0]) 
);
defparam n130_s9.INIT=16'h1E00;
  LUT4 n131_s9 (
    .F(n131_13),
    .I0(reg_r10r3_color_Z[3]),
    .I1(n213_5),
    .I2(ff_pre_pattern_num[6]),
    .I3(w_eight_dot_state[0]) 
);
defparam n131_s9.INIT=16'h1E00;
  LUT4 n132_s9 (
    .F(n132_13),
    .I0(reg_r10r3_color_Z[2]),
    .I1(n213_5),
    .I2(ff_pre_pattern_num[5]),
    .I3(w_eight_dot_state[0]) 
);
defparam n132_s9.INIT=16'h1E00;
  LUT4 n133_s9 (
    .F(n133_13),
    .I0(reg_r10r3_color_Z[1]),
    .I1(n213_5),
    .I2(ff_pre_pattern_num[4]),
    .I3(w_eight_dot_state[0]) 
);
defparam n133_s9.INIT=16'h1E00;
  LUT4 n134_s9 (
    .F(n134_13),
    .I0(reg_r10r3_color_Z[0]),
    .I1(n213_5),
    .I2(ff_pre_pattern_num[3]),
    .I3(w_eight_dot_state[0]) 
);
defparam n134_s9.INIT=16'h1E00;
  LUT3 n138_s10 (
    .F(n138_14),
    .I0(w_pre_dot_counter_y[2]),
    .I1(ff_pre_pattern_num[5]),
    .I2(n135_12) 
);
defparam n138_s10.INIT=8'h35;
  LUT3 n139_s10 (
    .F(n139_14),
    .I0(w_pre_dot_counter_y[1]),
    .I1(ff_pre_pattern_num[4]),
    .I2(n135_12) 
);
defparam n139_s10.INIT=8'h35;
  LUT3 n140_s10 (
    .F(n140_14),
    .I0(w_pre_dot_counter_y[0]),
    .I1(ff_pre_pattern_num[3]),
    .I2(n135_12) 
);
defparam n140_s10.INIT=8'h35;
  LUT3 n554_s2 (
    .F(n554_6),
    .I0(w_eight_dot_state[0]),
    .I1(w_eight_dot_state[2]),
    .I2(w_eight_dot_state[1]) 
);
defparam n554_s2.INIT=8'h20;
  LUT3 n394_s2 (
    .F(n394_6),
    .I0(w_dot_state[1]),
    .I1(w_dot_state[0]),
    .I2(n586_4) 
);
defparam n394_s2.INIT=8'h10;
  LUT3 ff_pattern_generator_7_s3 (
    .F(ff_pattern_generator_7_8),
    .I0(w_vdp_enable),
    .I1(w_dot_state[1]),
    .I2(w_dot_state[0]) 
);
defparam ff_pattern_generator_7_s3.INIT=8'h02;
  LUT4 n554_s3 (
    .F(n554_8),
    .I0(n1018_6),
    .I1(w_eight_dot_state[0]),
    .I2(w_eight_dot_state[2]),
    .I3(w_eight_dot_state[1]) 
);
defparam n554_s3.INIT=16'h0800;
  LUT4 n401_s2 (
    .F(n401_8),
    .I0(ff_pre_pattern_generator[0]),
    .I1(w_dot_state[1]),
    .I2(w_dot_state[0]),
    .I3(n586_4) 
);
defparam n401_s2.INIT=16'h0200;
  DFFRE ff_vram_address_15_s0 (
    .Q(w_vram_address_graphic123m[15]),
    .D(n125_11),
    .CLK(w_video_clk),
    .CE(ff_vram_address_15_5),
    .RESET(n36_6) 
);
  DFFRE ff_vram_address_14_s0 (
    .Q(w_vram_address_graphic123m[14]),
    .D(n126_11),
    .CLK(w_video_clk),
    .CE(ff_vram_address_15_5),
    .RESET(n36_6) 
);
  DFFRE ff_vram_address_13_s0 (
    .Q(w_vram_address_graphic123m[13]),
    .D(n127_11),
    .CLK(w_video_clk),
    .CE(ff_vram_address_15_5),
    .RESET(n36_6) 
);
  DFFRE ff_vram_address_12_s0 (
    .Q(w_vram_address_graphic123m[12]),
    .D(n128_11),
    .CLK(w_video_clk),
    .CE(ff_vram_address_15_5),
    .RESET(n36_6) 
);
  DFFRE ff_vram_address_11_s0 (
    .Q(w_vram_address_graphic123m[11]),
    .D(n129_11),
    .CLK(w_video_clk),
    .CE(ff_vram_address_15_5),
    .RESET(n36_6) 
);
  DFFRE ff_vram_address_10_s0 (
    .Q(w_vram_address_graphic123m[10]),
    .D(n130_11),
    .CLK(w_video_clk),
    .CE(ff_vram_address_15_5),
    .RESET(n36_6) 
);
  DFFRE ff_vram_address_9_s0 (
    .Q(w_vram_address_graphic123m[9]),
    .D(n131_11),
    .CLK(w_video_clk),
    .CE(ff_vram_address_15_5),
    .RESET(n36_6) 
);
  DFFRE ff_vram_address_8_s0 (
    .Q(w_vram_address_graphic123m[8]),
    .D(n132_11),
    .CLK(w_video_clk),
    .CE(ff_vram_address_15_5),
    .RESET(n36_6) 
);
  DFFRE ff_vram_address_7_s0 (
    .Q(w_vram_address_graphic123m[7]),
    .D(n133_11),
    .CLK(w_video_clk),
    .CE(ff_vram_address_15_5),
    .RESET(n36_6) 
);
  DFFRE ff_vram_address_6_s0 (
    .Q(w_vram_address_graphic123m[6]),
    .D(n134_11),
    .CLK(w_video_clk),
    .CE(ff_vram_address_15_5),
    .RESET(n36_6) 
);
  DFFRE ff_vram_address_5_s0 (
    .Q(w_vram_address_graphic123m[5]),
    .D(n135_11),
    .CLK(w_video_clk),
    .CE(ff_vram_address_15_5),
    .RESET(n36_6) 
);
  DFFRE ff_vram_address_4_s0 (
    .Q(w_vram_address_graphic123m[4]),
    .D(n136_11),
    .CLK(w_video_clk),
    .CE(ff_vram_address_15_5),
    .RESET(n36_6) 
);
  DFFRE ff_vram_address_3_s0 (
    .Q(w_vram_address_graphic123m[3]),
    .D(n137_11),
    .CLK(w_video_clk),
    .CE(ff_vram_address_15_5),
    .RESET(n36_6) 
);
  DFFRE ff_vram_address_2_s0 (
    .Q(w_vram_address_graphic123m[2]),
    .D(n138_11),
    .CLK(w_video_clk),
    .CE(ff_vram_address_15_5),
    .RESET(n36_6) 
);
  DFFRE ff_vram_address_1_s0 (
    .Q(w_vram_address_graphic123m[1]),
    .D(n139_11),
    .CLK(w_video_clk),
    .CE(ff_vram_address_15_5),
    .RESET(n36_6) 
);
  DFFRE ff_vram_address_0_s0 (
    .Q(w_vram_address_graphic123m[0]),
    .D(n140_11),
    .CLK(w_video_clk),
    .CE(ff_vram_address_15_5),
    .RESET(n36_6) 
);
  DFFRE ff_color_code_3_s0 (
    .Q(w_color_code_graphic123m[3]),
    .D(n213_3),
    .CLK(w_video_clk),
    .CE(n1017_4),
    .RESET(n36_6) 
);
  DFFRE ff_color_code_2_s0 (
    .Q(w_color_code_graphic123m[2]),
    .D(n214_3),
    .CLK(w_video_clk),
    .CE(n1017_4),
    .RESET(n36_6) 
);
  DFFRE ff_color_code_1_s0 (
    .Q(w_color_code_graphic123m[1]),
    .D(n215_3),
    .CLK(w_video_clk),
    .CE(n1017_4),
    .RESET(n36_6) 
);
  DFFRE ff_color_code_0_s0 (
    .Q(w_color_code_graphic123m[0]),
    .D(n216_3),
    .CLK(w_video_clk),
    .CE(n1017_4),
    .RESET(n36_6) 
);
  DFFRE ff_pre_pattern_num_7_s0 (
    .Q(ff_pre_pattern_num[7]),
    .D(w_vram_data_Z[7]),
    .CLK(w_video_clk),
    .CE(n538_3),
    .RESET(n36_6) 
);
  DFFRE ff_pre_pattern_num_6_s0 (
    .Q(ff_pre_pattern_num[6]),
    .D(w_vram_data_Z[6]),
    .CLK(w_video_clk),
    .CE(n538_3),
    .RESET(n36_6) 
);
  DFFRE ff_pre_pattern_num_5_s0 (
    .Q(ff_pre_pattern_num[5]),
    .D(w_vram_data_Z[5]),
    .CLK(w_video_clk),
    .CE(n538_3),
    .RESET(n36_6) 
);
  DFFRE ff_pre_pattern_num_4_s0 (
    .Q(ff_pre_pattern_num[4]),
    .D(w_vram_data_Z[4]),
    .CLK(w_video_clk),
    .CE(n538_3),
    .RESET(n36_6) 
);
  DFFRE ff_pre_pattern_num_3_s0 (
    .Q(ff_pre_pattern_num[3]),
    .D(w_vram_data_Z[3]),
    .CLK(w_video_clk),
    .CE(n538_3),
    .RESET(n36_6) 
);
  DFFRE ff_pre_pattern_num_2_s0 (
    .Q(ff_pre_pattern_num[2]),
    .D(w_vram_data_Z[2]),
    .CLK(w_video_clk),
    .CE(n538_3),
    .RESET(n36_6) 
);
  DFFRE ff_pre_pattern_num_1_s0 (
    .Q(ff_pre_pattern_num[1]),
    .D(w_vram_data_Z[1]),
    .CLK(w_video_clk),
    .CE(n538_3),
    .RESET(n36_6) 
);
  DFFRE ff_pre_pattern_num_0_s0 (
    .Q(ff_pre_pattern_num[0]),
    .D(w_vram_data_Z[0]),
    .CLK(w_video_clk),
    .CE(n538_3),
    .RESET(n36_6) 
);
  DFFRE ff_pre_pattern_generator_7_s0 (
    .Q(ff_pre_pattern_generator[7]),
    .D(w_vram_data_Z[7]),
    .CLK(w_video_clk),
    .CE(n554_8),
    .RESET(n36_6) 
);
  DFFRE ff_pre_pattern_generator_6_s0 (
    .Q(ff_pre_pattern_generator[6]),
    .D(w_vram_data_Z[6]),
    .CLK(w_video_clk),
    .CE(n554_8),
    .RESET(n36_6) 
);
  DFFRE ff_pre_pattern_generator_5_s0 (
    .Q(ff_pre_pattern_generator[5]),
    .D(w_vram_data_Z[5]),
    .CLK(w_video_clk),
    .CE(n554_8),
    .RESET(n36_6) 
);
  DFFRE ff_pre_pattern_generator_4_s0 (
    .Q(ff_pre_pattern_generator[4]),
    .D(w_vram_data_Z[4]),
    .CLK(w_video_clk),
    .CE(n554_8),
    .RESET(n36_6) 
);
  DFFRE ff_pre_pattern_generator_3_s0 (
    .Q(ff_pre_pattern_generator[3]),
    .D(w_vram_data_Z[3]),
    .CLK(w_video_clk),
    .CE(n554_8),
    .RESET(n36_6) 
);
  DFFRE ff_pre_pattern_generator_2_s0 (
    .Q(ff_pre_pattern_generator[2]),
    .D(w_vram_data_Z[2]),
    .CLK(w_video_clk),
    .CE(n554_8),
    .RESET(n36_6) 
);
  DFFRE ff_pre_pattern_generator_1_s0 (
    .Q(ff_pre_pattern_generator[1]),
    .D(w_vram_data_Z[1]),
    .CLK(w_video_clk),
    .CE(n554_8),
    .RESET(n36_6) 
);
  DFFRE ff_pre_pattern_generator_0_s0 (
    .Q(ff_pre_pattern_generator[0]),
    .D(w_vram_data_Z[0]),
    .CLK(w_video_clk),
    .CE(n554_8),
    .RESET(n36_6) 
);
  DFFRE ff_pre_color_7_s0 (
    .Q(ff_pre_color[7]),
    .D(w_vram_data_Z[7]),
    .CLK(w_video_clk),
    .CE(n570_3),
    .RESET(n36_6) 
);
  DFFRE ff_pre_color_6_s0 (
    .Q(ff_pre_color[6]),
    .D(w_vram_data_Z[6]),
    .CLK(w_video_clk),
    .CE(n570_3),
    .RESET(n36_6) 
);
  DFFRE ff_pre_color_5_s0 (
    .Q(ff_pre_color[5]),
    .D(w_vram_data_Z[5]),
    .CLK(w_video_clk),
    .CE(n570_3),
    .RESET(n36_6) 
);
  DFFRE ff_pre_color_4_s0 (
    .Q(ff_pre_color[4]),
    .D(w_vram_data_Z[4]),
    .CLK(w_video_clk),
    .CE(n570_3),
    .RESET(n36_6) 
);
  DFFRE ff_pre_color_3_s0 (
    .Q(ff_pre_color[3]),
    .D(w_vram_data_Z[3]),
    .CLK(w_video_clk),
    .CE(n570_3),
    .RESET(n36_6) 
);
  DFFRE ff_pre_color_2_s0 (
    .Q(ff_pre_color[2]),
    .D(w_vram_data_Z[2]),
    .CLK(w_video_clk),
    .CE(n570_3),
    .RESET(n36_6) 
);
  DFFRE ff_pre_color_1_s0 (
    .Q(ff_pre_color[1]),
    .D(w_vram_data_Z[1]),
    .CLK(w_video_clk),
    .CE(n570_3),
    .RESET(n36_6) 
);
  DFFRE ff_pre_color_0_s0 (
    .Q(ff_pre_color[0]),
    .D(w_vram_data_Z[0]),
    .CLK(w_video_clk),
    .CE(n570_3),
    .RESET(n36_6) 
);
  DFFRE ff_color_7_s0 (
    .Q(ff_color[7]),
    .D(ff_pre_color[7]),
    .CLK(w_video_clk),
    .CE(n1515_4),
    .RESET(n36_6) 
);
  DFFRE ff_color_6_s0 (
    .Q(ff_color[6]),
    .D(ff_pre_color[6]),
    .CLK(w_video_clk),
    .CE(n1515_4),
    .RESET(n36_6) 
);
  DFFRE ff_color_5_s0 (
    .Q(ff_color[5]),
    .D(ff_pre_color[5]),
    .CLK(w_video_clk),
    .CE(n1515_4),
    .RESET(n36_6) 
);
  DFFRE ff_color_4_s0 (
    .Q(ff_color[4]),
    .D(ff_pre_color[4]),
    .CLK(w_video_clk),
    .CE(n1515_4),
    .RESET(n36_6) 
);
  DFFRE ff_color_3_s0 (
    .Q(ff_color[3]),
    .D(ff_pre_color[3]),
    .CLK(w_video_clk),
    .CE(n1515_4),
    .RESET(n36_6) 
);
  DFFRE ff_color_2_s0 (
    .Q(ff_color[2]),
    .D(ff_pre_color[2]),
    .CLK(w_video_clk),
    .CE(n1515_4),
    .RESET(n36_6) 
);
  DFFRE ff_color_1_s0 (
    .Q(ff_color[1]),
    .D(ff_pre_color[1]),
    .CLK(w_video_clk),
    .CE(n1515_4),
    .RESET(n36_6) 
);
  DFFRE ff_color_0_s0 (
    .Q(ff_color[0]),
    .D(ff_pre_color[0]),
    .CLK(w_video_clk),
    .CE(n1515_4),
    .RESET(n36_6) 
);
  DFFRE ff_pattern_generator_7_s0 (
    .Q(ff_pattern_generator[7]),
    .D(n394_3),
    .CLK(w_video_clk),
    .CE(ff_pattern_generator_7_8),
    .RESET(n36_6) 
);
  DFFRE ff_pattern_generator_6_s0 (
    .Q(ff_pattern_generator[6]),
    .D(n395_3),
    .CLK(w_video_clk),
    .CE(ff_pattern_generator_7_8),
    .RESET(n36_6) 
);
  DFFRE ff_pattern_generator_5_s0 (
    .Q(ff_pattern_generator[5]),
    .D(n396_3),
    .CLK(w_video_clk),
    .CE(ff_pattern_generator_7_8),
    .RESET(n36_6) 
);
  DFFRE ff_pattern_generator_4_s0 (
    .Q(ff_pattern_generator[4]),
    .D(n397_3),
    .CLK(w_video_clk),
    .CE(ff_pattern_generator_7_8),
    .RESET(n36_6) 
);
  DFFRE ff_pattern_generator_3_s0 (
    .Q(ff_pattern_generator[3]),
    .D(n398_3),
    .CLK(w_video_clk),
    .CE(ff_pattern_generator_7_8),
    .RESET(n36_6) 
);
  DFFRE ff_pattern_generator_2_s0 (
    .Q(ff_pattern_generator[2]),
    .D(n399_3),
    .CLK(w_video_clk),
    .CE(ff_pattern_generator_7_8),
    .RESET(n36_6) 
);
  DFFRE ff_pattern_generator_1_s0 (
    .Q(ff_pattern_generator[1]),
    .D(n400_3),
    .CLK(w_video_clk),
    .CE(ff_pattern_generator_7_8),
    .RESET(n36_6) 
);
  DFFRE ff_pattern_generator_0_s0 (
    .Q(ff_pattern_generator[0]),
    .D(n401_8),
    .CLK(w_video_clk),
    .CE(ff_pattern_generator_7_8),
    .RESET(n36_6) 
);
  DFFRE ff_vram_address_16_s0 (
    .Q(w_vram_address_graphic123m[16]),
    .D(n124_11),
    .CLK(w_video_clk),
    .CE(ff_vram_address_15_5),
    .RESET(n36_6) 
);
  ALU w_dot_counter_x_3_s (
    .SUM(w_dot_counter_x[3]),
    .COUT(w_dot_counter_x_3_2),
    .I0(reg_r26_h_scroll_Z[3]),
    .I1(w_pre_dot_counter_x[3]),
    .I3(GND),
    .CIN(GND) 
);
defparam w_dot_counter_x_3_s.ALU_MODE=0;
  ALU w_dot_counter_x_4_s (
    .SUM(w_dot_counter_x[4]),
    .COUT(w_dot_counter_x_4_2),
    .I0(reg_r26_h_scroll_Z[4]),
    .I1(w_pre_dot_counter_x[4]),
    .I3(GND),
    .CIN(w_dot_counter_x_3_2) 
);
defparam w_dot_counter_x_4_s.ALU_MODE=0;
  ALU w_dot_counter_x_5_s (
    .SUM(w_dot_counter_x[5]),
    .COUT(w_dot_counter_x_5_2),
    .I0(reg_r26_h_scroll_Z[5]),
    .I1(w_pre_dot_counter_x[5]),
    .I3(GND),
    .CIN(w_dot_counter_x_4_2) 
);
defparam w_dot_counter_x_5_s.ALU_MODE=0;
  ALU w_dot_counter_x_6_s (
    .SUM(w_dot_counter_x[6]),
    .COUT(w_dot_counter_x_6_2),
    .I0(reg_r26_h_scroll_Z[6]),
    .I1(w_pre_dot_counter_x[6]),
    .I3(GND),
    .CIN(w_dot_counter_x_5_2) 
);
defparam w_dot_counter_x_6_s.ALU_MODE=0;
  ALU w_dot_counter_x_7_s (
    .SUM(w_dot_counter_x[7]),
    .COUT(w_dot_counter_x_7_0_COUT),
    .I0(reg_r26_h_scroll_Z[7]),
    .I1(w_pre_dot_counter_x[7]),
    .I3(GND),
    .CIN(w_dot_counter_x_6_2) 
);
defparam w_dot_counter_x_7_s.ALU_MODE=0;
  VCC VCC_cZ (
    .V(VCC)
);
  GND GND_cZ (
    .G(GND)
);
endmodule /* vdp_graphic123m */
module vdp_ram_256byte (
  w_video_clk,
  w_vdp_enable,
  w_ram_we,
  w_fifo_address,
  w_fifo_wdata,
  n13_5,
  w_fifo_rdata
)
;
input w_video_clk;
input w_vdp_enable;
input w_ram_we;
input [7:0] w_fifo_address;
input [7:0] w_fifo_wdata;
output n13_5;
output [7:0] w_fifo_rdata;
wire ff_we;
wire [7:0] ff_address;
wire [7:0] ff_d;
wire [31:8] DO;
wire VCC;
wire GND;
  DFFE ff_address_6_s0 (
    .Q(ff_address[6]),
    .D(w_fifo_address[6]),
    .CLK(w_video_clk),
    .CE(w_vdp_enable) 
);
  DFFE ff_address_5_s0 (
    .Q(ff_address[5]),
    .D(w_fifo_address[5]),
    .CLK(w_video_clk),
    .CE(w_vdp_enable) 
);
  DFFE ff_address_4_s0 (
    .Q(ff_address[4]),
    .D(w_fifo_address[4]),
    .CLK(w_video_clk),
    .CE(w_vdp_enable) 
);
  DFFE ff_address_3_s0 (
    .Q(ff_address[3]),
    .D(w_fifo_address[3]),
    .CLK(w_video_clk),
    .CE(w_vdp_enable) 
);
  DFFE ff_address_2_s0 (
    .Q(ff_address[2]),
    .D(w_fifo_address[2]),
    .CLK(w_video_clk),
    .CE(w_vdp_enable) 
);
  DFFE ff_address_1_s0 (
    .Q(ff_address[1]),
    .D(w_fifo_address[1]),
    .CLK(w_video_clk),
    .CE(w_vdp_enable) 
);
  DFFE ff_address_0_s0 (
    .Q(ff_address[0]),
    .D(w_fifo_address[0]),
    .CLK(w_video_clk),
    .CE(w_vdp_enable) 
);
  DFFR ff_we_s0 (
    .Q(ff_we),
    .D(w_ram_we),
    .CLK(w_video_clk),
    .RESET(n13_5) 
);
  DFFE ff_d_7_s0 (
    .Q(ff_d[7]),
    .D(w_fifo_wdata[7]),
    .CLK(w_video_clk),
    .CE(w_vdp_enable) 
);
  DFFE ff_d_6_s0 (
    .Q(ff_d[6]),
    .D(w_fifo_wdata[6]),
    .CLK(w_video_clk),
    .CE(w_vdp_enable) 
);
  DFFE ff_d_5_s0 (
    .Q(ff_d[5]),
    .D(w_fifo_wdata[5]),
    .CLK(w_video_clk),
    .CE(w_vdp_enable) 
);
  DFFE ff_d_4_s0 (
    .Q(ff_d[4]),
    .D(w_fifo_wdata[4]),
    .CLK(w_video_clk),
    .CE(w_vdp_enable) 
);
  DFFE ff_d_3_s0 (
    .Q(ff_d[3]),
    .D(w_fifo_wdata[3]),
    .CLK(w_video_clk),
    .CE(w_vdp_enable) 
);
  DFFE ff_d_2_s0 (
    .Q(ff_d[2]),
    .D(w_fifo_wdata[2]),
    .CLK(w_video_clk),
    .CE(w_vdp_enable) 
);
  DFFE ff_d_1_s0 (
    .Q(ff_d[1]),
    .D(w_fifo_wdata[1]),
    .CLK(w_video_clk),
    .CE(w_vdp_enable) 
);
  DFFE ff_d_0_s0 (
    .Q(ff_d[0]),
    .D(w_fifo_wdata[0]),
    .CLK(w_video_clk),
    .CE(w_vdp_enable) 
);
  DFFE ff_address_7_s0 (
    .Q(ff_address[7]),
    .D(w_fifo_address[7]),
    .CLK(w_video_clk),
    .CE(w_vdp_enable) 
);
  SP ff_block_ram_ff_block_ram_0_0_s (
    .DO({DO[31:8],w_fifo_rdata[7:0]}),
    .DI({GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,ff_d[7:0]}),
    .BLKSEL({GND,GND,GND}),
    .AD({GND,GND,GND,ff_address[7:0],GND,GND,GND}),
    .WRE(ff_we),
    .CLK(w_video_clk),
    .CE(VCC),
    .OCE(GND),
    .RESET(GND) 
);
defparam ff_block_ram_ff_block_ram_0_0_s.BIT_WIDTH=8;
defparam ff_block_ram_ff_block_ram_0_0_s.BLK_SEL=3'b000;
defparam ff_block_ram_ff_block_ram_0_0_s.READ_MODE=1'b0;
defparam ff_block_ram_ff_block_ram_0_0_s.RESET_MODE="SYNC";
defparam ff_block_ram_ff_block_ram_0_0_s.WRITE_MODE=2'b00;
  INV n13_s2 (
    .O(n13_5),
    .I(w_vdp_enable) 
);
  VCC VCC_cZ (
    .V(VCC)
);
  GND GND_cZ (
    .G(GND)
);
endmodule /* vdp_ram_256byte */
module vdp_graphic4567 (
  w_video_clk,
  n36_6,
  n1017_4,
  w_vdp_enable,
  ff_pattern_generator_7_8,
  n2283_6,
  n1965_13,
  n100_8,
  n1018_6,
  w_vdp_mode_is_highres,
  n494_27,
  n586_4,
  reg_r25_yae_Z,
  n520_4,
  n1968_7,
  reg_r25_yjk_Z,
  reg_r1_bl_clks_Z,
  n781_23,
  n2171_6,
  reg_r25_sp2_Z,
  n313_6,
  slot_reset_n_d,
  reg_r2_pattern_name_Z,
  w_pre_dot_counter_x,
  reg_r26_h_scroll_Z,
  ff_rdata,
  w_dram_address,
  w_dot_state,
  w_eight_dot_state,
  reg_r0_disp_mode,
  w_pre_dot_counter_y,
  reg_r13_blink_period_Z,
  w_yjk_en,
  ff_local_dot_counter_x_8_7,
  n1080_7,
  n1080_8,
  n576_15,
  n1515_4,
  n13_5,
  w_color_code_graphic4567,
  w_yjk_r,
  w_yjk_g,
  w_yjk_b,
  w_vram_address_graphic4567
)
;
input w_video_clk;
input n36_6;
input n1017_4;
input w_vdp_enable;
input ff_pattern_generator_7_8;
input n2283_6;
input n1965_13;
input n100_8;
input n1018_6;
input w_vdp_mode_is_highres;
input n494_27;
input n586_4;
input reg_r25_yae_Z;
input n520_4;
input n1968_7;
input reg_r25_yjk_Z;
input reg_r1_bl_clks_Z;
input n781_23;
input n2171_6;
input reg_r25_sp2_Z;
input n313_6;
input slot_reset_n_d;
input [6:0] reg_r2_pattern_name_Z;
input [8:3] w_pre_dot_counter_x;
input [8:3] reg_r26_h_scroll_Z;
input [15:0] ff_rdata;
input [16:16] w_dram_address;
input [1:0] w_dot_state;
input [2:0] w_eight_dot_state;
input [3:1] reg_r0_disp_mode;
input [8:0] w_pre_dot_counter_y;
input [7:0] reg_r13_blink_period_Z;
output w_yjk_en;
output ff_local_dot_counter_x_8_7;
output n1080_7;
output n1080_8;
output n576_15;
output n1515_4;
output n13_5;
output [7:0] w_color_code_graphic4567;
output [5:0] w_yjk_r;
output [5:0] w_yjk_g;
output [5:0] w_yjk_b;
output [16:0] w_vram_address_graphic4567;
wire w_ram_we;
wire n1345_3;
wire n577_8;
wire n578_8;
wire n579_8;
wire n580_8;
wire n990_14;
wire n991_14;
wire n992_14;
wire n993_14;
wire n994_14;
wire n995_14;
wire n102_4;
wire n118_4;
wire n126_5;
wire ff_fifo_write_address_7_6;
wire ff_fifo_read_address_7_6;
wire pcolorcode_7_4;
wire ff_blink_period_cnt_3_6;
wire ff_fifo_write_7;
wire n996_18;
wire n511_8;
wire n1073_7;
wire n1072_7;
wire n1071_7;
wire n576_12;
wire n575_12;
wire n574_12;
wire n573_13;
wire n454_13;
wire n453_13;
wire n452_13;
wire n451_13;
wire n450_13;
wire n449_13;
wire n448_13;
wire n447_13;
wire n370_6;
wire n367_6;
wire n851_6;
wire n850_6;
wire n849_6;
wire n848_6;
wire n847_6;
wire n846_6;
wire n845_6;
wire n1080_6;
wire n1069_7;
wire n1068_7;
wire n1067_7;
wire n839_6;
wire w_pix_7_4;
wire w_pix_6_4;
wire w_pix_5_4;
wire w_pix_4_4;
wire w_pix_3_4;
wire w_pix_2_4;
wire w_pix_1_4;
wire w_pix_0_4;
wire n1550_4;
wire n1564_4;
wire n577_9;
wire n577_10;
wire n578_9;
wire n579_9;
wire n580_9;
wire n990_15;
wire n990_16;
wire n991_15;
wire n992_15;
wire n993_15;
wire n994_15;
wire n995_15;
wire ff_fifo_read_address_7_7;
wire ff_blink_period_cnt_3_7;
wire ff_fifo_write_8;
wire n1071_8;
wire n451_14;
wire n450_14;
wire n448_14;
wire n447_14;
wire n369_7;
wire n368_7;
wire n366_7;
wire n365_7;
wire n846_7;
wire w_b_0_8;
wire w_b_2_8;
wire n1550_5;
wire n1550_6;
wire n1564_5;
wire n1564_6;
wire n1564_7;
wire n1564_8;
wire n1564_9;
wire n1564_10;
wire n110_7;
wire ff_local_dot_counter_x_8_9;
wire w_b_4_10;
wire w_b_3_10;
wire n1074_9;
wire n1564_12;
wire n997_21;
wire n365_9;
wire n366_9;
wire n368_9;
wire n369_9;
wire n371_8;
wire n372_8;
wire n601_6;
wire n852_8;
wire n853_8;
wire n854_8;
wire n855_8;
wire n856_8;
wire n857_8;
wire n858_8;
wire n859_8;
wire n860_8;
wire n861_8;
wire p_vram_address_16_7;
wire n1550_8;
wire n1070_15;
wire ff_fifo_write;
wire ff_blink_state;
wire w_r_yjk_0_2;
wire w_r_yjk_1_2;
wire w_r_yjk_2_2;
wire w_r_yjk_3_2;
wire w_r_yjk_4_2;
wire w_r_yjk_5_2;
wire w_r_yjk_6_0_COUT;
wire w_g_yjk_0_2;
wire w_g_yjk_1_2;
wire w_g_yjk_2_2;
wire w_g_yjk_3_2;
wire w_g_yjk_4_2;
wire w_g_yjk_5_2;
wire w_g_yjk_6_0_COUT;
wire w_b_jk_1_2;
wire w_b_jk_2_2;
wire w_b_jk_3_2;
wire w_b_jk_4_2;
wire w_b_jk_5_2;
wire w_b_jk_6_2;
wire w_b_jk_7_0_COUT;
wire w_dot_counter_x_3_2;
wire w_dot_counter_x_4_2;
wire w_dot_counter_x_5_2;
wire w_dot_counter_x_6_2;
wire w_dot_counter_x_7_2;
wire w_dot_counter_x_8_0_COUT;
wire w_b_y_2_3;
wire w_b_y_3_3;
wire w_b_y_4_3;
wire w_b_y_5_3;
wire w_b_yjkp_0_3;
wire n704_2;
wire n704_3;
wire n703_2;
wire n703_3;
wire n702_2;
wire n702_3;
wire n701_2;
wire n701_3;
wire n700_2;
wire n700_3;
wire n699_2;
wire n699_3;
wire n698_2;
wire n698_3;
wire n697_2;
wire n697_0_COUT;
wire [7:0] w_fifo_address;
wire [7:0] w_fifo_wdata;
wire [7:0] w_pix;
wire [5:0] w_b;
wire [5:0] w_g;
wire [5:0] w_r;
wire [7:0] ff_fifo3;
wire [7:0] ff_fifo2;
wire [7:0] ff_fifo1;
wire [7:0] ff_fifo0;
wire [7:0] ff_pix0;
wire [7:0] ff_pix1;
wire [7:0] ff_pix2;
wire [7:0] ff_pix3;
wire [7:0] ff_fifo_write_address;
wire [7:0] ff_fifo_read_address;
wire [3:0] ff_color_data;
wire [6:0] ff_pattern_name_base_address;
wire [8:1] ff_local_dot_counter_x;
wire [3:0] ff_blink_clk_cnt;
wire [3:0] ff_blink_period_cnt;
wire [6:0] w_r_yjk;
wire [6:0] w_g_yjk;
wire [7:1] w_b_jk;
wire [8:3] w_dot_counter_x;
wire [7:2] w_b_y;
wire [0:0] w_b_yjkp;
wire [7:0] w_fifo_rdata;
wire VCC;
wire GND;
  LUT3 w_fifo_address_7_s0 (
    .F(w_fifo_address[7]),
    .I0(ff_fifo_write_address[7]),
    .I1(ff_fifo_read_address[7]),
    .I2(ff_fifo_write) 
);
defparam w_fifo_address_7_s0.INIT=8'hAC;
  LUT3 w_fifo_address_6_s0 (
    .F(w_fifo_address[6]),
    .I0(ff_fifo_read_address[6]),
    .I1(ff_fifo_write_address[6]),
    .I2(ff_fifo_write) 
);
defparam w_fifo_address_6_s0.INIT=8'hCA;
  LUT3 w_fifo_address_5_s0 (
    .F(w_fifo_address[5]),
    .I0(ff_fifo_read_address[5]),
    .I1(ff_fifo_write_address[5]),
    .I2(ff_fifo_write) 
);
defparam w_fifo_address_5_s0.INIT=8'hCA;
  LUT3 w_fifo_address_4_s0 (
    .F(w_fifo_address[4]),
    .I0(ff_fifo_read_address[4]),
    .I1(ff_fifo_write_address[4]),
    .I2(ff_fifo_write) 
);
defparam w_fifo_address_4_s0.INIT=8'hCA;
  LUT3 w_fifo_address_3_s0 (
    .F(w_fifo_address[3]),
    .I0(ff_fifo_read_address[3]),
    .I1(ff_fifo_write_address[3]),
    .I2(ff_fifo_write) 
);
defparam w_fifo_address_3_s0.INIT=8'hCA;
  LUT3 w_fifo_address_2_s0 (
    .F(w_fifo_address[2]),
    .I0(ff_fifo_read_address[2]),
    .I1(ff_fifo_write_address[2]),
    .I2(ff_fifo_write) 
);
defparam w_fifo_address_2_s0.INIT=8'hCA;
  LUT3 w_fifo_address_1_s0 (
    .F(w_fifo_address[1]),
    .I0(ff_fifo_read_address[1]),
    .I1(ff_fifo_write_address[1]),
    .I2(ff_fifo_write) 
);
defparam w_fifo_address_1_s0.INIT=8'hCA;
  LUT3 w_fifo_address_0_s0 (
    .F(w_fifo_address[0]),
    .I0(ff_fifo_read_address[0]),
    .I1(ff_fifo_write_address[0]),
    .I2(ff_fifo_write) 
);
defparam w_fifo_address_0_s0.INIT=8'hCA;
  LUT4 w_fifo_wdata_7_s0 (
    .F(w_fifo_wdata[7]),
    .I0(ff_rdata[7]),
    .I1(ff_rdata[15]),
    .I2(w_dram_address[16]),
    .I3(w_dot_state[1]) 
);
defparam w_fifo_wdata_7_s0.INIT=16'hACCA;
  LUT4 w_fifo_wdata_6_s0 (
    .F(w_fifo_wdata[6]),
    .I0(ff_rdata[6]),
    .I1(ff_rdata[14]),
    .I2(w_dram_address[16]),
    .I3(w_dot_state[1]) 
);
defparam w_fifo_wdata_6_s0.INIT=16'hACCA;
  LUT4 w_fifo_wdata_5_s0 (
    .F(w_fifo_wdata[5]),
    .I0(ff_rdata[5]),
    .I1(ff_rdata[13]),
    .I2(w_dram_address[16]),
    .I3(w_dot_state[1]) 
);
defparam w_fifo_wdata_5_s0.INIT=16'hACCA;
  LUT4 w_fifo_wdata_4_s0 (
    .F(w_fifo_wdata[4]),
    .I0(ff_rdata[4]),
    .I1(ff_rdata[12]),
    .I2(w_dram_address[16]),
    .I3(w_dot_state[1]) 
);
defparam w_fifo_wdata_4_s0.INIT=16'hACCA;
  LUT4 w_fifo_wdata_3_s0 (
    .F(w_fifo_wdata[3]),
    .I0(ff_rdata[3]),
    .I1(ff_rdata[11]),
    .I2(w_dram_address[16]),
    .I3(w_dot_state[1]) 
);
defparam w_fifo_wdata_3_s0.INIT=16'hACCA;
  LUT4 w_fifo_wdata_2_s0 (
    .F(w_fifo_wdata[2]),
    .I0(ff_rdata[2]),
    .I1(ff_rdata[10]),
    .I2(w_dram_address[16]),
    .I3(w_dot_state[1]) 
);
defparam w_fifo_wdata_2_s0.INIT=16'hACCA;
  LUT4 w_fifo_wdata_1_s0 (
    .F(w_fifo_wdata[1]),
    .I0(ff_rdata[1]),
    .I1(ff_rdata[9]),
    .I2(w_dram_address[16]),
    .I3(w_dot_state[1]) 
);
defparam w_fifo_wdata_1_s0.INIT=16'hACCA;
  LUT4 w_fifo_wdata_0_s0 (
    .F(w_fifo_wdata[0]),
    .I0(ff_rdata[0]),
    .I1(ff_rdata[8]),
    .I2(w_dram_address[16]),
    .I3(w_dot_state[1]) 
);
defparam w_fifo_wdata_0_s0.INIT=16'hACCA;
  LUT2 w_ram_we_s0 (
    .F(w_ram_we),
    .I0(w_vdp_enable),
    .I1(ff_fifo_write) 
);
defparam w_ram_we_s0.INIT=4'h8;
  LUT4 w_pix_7_s0 (
    .F(w_pix[7]),
    .I0(ff_pix1[7]),
    .I1(ff_pix3[7]),
    .I2(w_eight_dot_state[0]),
    .I3(w_pix_7_4) 
);
defparam w_pix_7_s0.INIT=16'hA0CF;
  LUT4 w_pix_6_s0 (
    .F(w_pix[6]),
    .I0(ff_pix1[6]),
    .I1(ff_pix3[6]),
    .I2(w_eight_dot_state[0]),
    .I3(w_pix_6_4) 
);
defparam w_pix_6_s0.INIT=16'hA0CF;
  LUT4 w_pix_5_s0 (
    .F(w_pix[5]),
    .I0(ff_pix1[5]),
    .I1(ff_pix3[5]),
    .I2(w_eight_dot_state[0]),
    .I3(w_pix_5_4) 
);
defparam w_pix_5_s0.INIT=16'hA0CF;
  LUT4 w_pix_4_s0 (
    .F(w_pix[4]),
    .I0(ff_pix1[4]),
    .I1(ff_pix3[4]),
    .I2(w_eight_dot_state[0]),
    .I3(w_pix_4_4) 
);
defparam w_pix_4_s0.INIT=16'hA0CF;
  LUT4 w_pix_3_s0 (
    .F(w_pix[3]),
    .I0(ff_pix1[3]),
    .I1(ff_pix3[3]),
    .I2(w_eight_dot_state[0]),
    .I3(w_pix_3_4) 
);
defparam w_pix_3_s0.INIT=16'hA0CF;
  LUT4 w_pix_2_s0 (
    .F(w_pix[2]),
    .I0(ff_pix1[2]),
    .I1(ff_pix3[2]),
    .I2(w_eight_dot_state[0]),
    .I3(w_pix_2_4) 
);
defparam w_pix_2_s0.INIT=16'hA0CF;
  LUT4 w_pix_1_s0 (
    .F(w_pix[1]),
    .I0(ff_pix1[1]),
    .I1(ff_pix3[1]),
    .I2(w_eight_dot_state[0]),
    .I3(w_pix_1_4) 
);
defparam w_pix_1_s0.INIT=16'hA0CF;
  LUT4 w_pix_0_s0 (
    .F(w_pix[0]),
    .I0(ff_pix1[0]),
    .I1(ff_pix3[0]),
    .I2(w_eight_dot_state[0]),
    .I3(w_pix_0_4) 
);
defparam w_pix_0_s0.INIT=16'hA0CF;
  LUT3 n1345_s0 (
    .F(n1345_3),
    .I0(w_eight_dot_state[0]),
    .I1(w_eight_dot_state[1]),
    .I2(ff_pattern_generator_7_8) 
);
defparam n1345_s0.INIT=8'h10;
  LUT4 n577_s4 (
    .F(n577_8),
    .I0(w_pix[7]),
    .I1(n577_9),
    .I2(n577_10),
    .I3(w_dot_state[1]) 
);
defparam n577_s4.INIT=16'h33AC;
  LUT4 n578_s4 (
    .F(n578_8),
    .I0(w_pix[6]),
    .I1(n578_9),
    .I2(n577_10),
    .I3(w_dot_state[1]) 
);
defparam n578_s4.INIT=16'h33AC;
  LUT4 n579_s4 (
    .F(n579_8),
    .I0(w_pix[5]),
    .I1(n579_9),
    .I2(n577_10),
    .I3(w_dot_state[1]) 
);
defparam n579_s4.INIT=16'h33AC;
  LUT4 n580_s4 (
    .F(n580_8),
    .I0(w_pix[4]),
    .I1(n580_9),
    .I2(n577_10),
    .I3(w_dot_state[1]) 
);
defparam n580_s4.INIT=16'h33AC;
  LUT4 n990_s10 (
    .F(n990_14),
    .I0(w_dot_counter_x[8]),
    .I1(n990_15),
    .I2(ff_local_dot_counter_x[8]),
    .I3(n990_16) 
);
defparam n990_s10.INIT=16'h3CAA;
  LUT4 n991_s10 (
    .F(n991_14),
    .I0(w_dot_counter_x[7]),
    .I1(n991_15),
    .I2(ff_local_dot_counter_x[7]),
    .I3(n990_16) 
);
defparam n991_s10.INIT=16'h3CAA;
  LUT4 n992_s10 (
    .F(n992_14),
    .I0(w_dot_counter_x[6]),
    .I1(n992_15),
    .I2(ff_local_dot_counter_x[6]),
    .I3(n990_16) 
);
defparam n992_s10.INIT=16'h3CAA;
  LUT4 n993_s10 (
    .F(n993_14),
    .I0(w_dot_counter_x[5]),
    .I1(ff_local_dot_counter_x[5]),
    .I2(n993_15),
    .I3(n990_16) 
);
defparam n993_s10.INIT=16'h3CAA;
  LUT4 n994_s10 (
    .F(n994_14),
    .I0(w_dot_counter_x[4]),
    .I1(n994_15),
    .I2(ff_local_dot_counter_x[4]),
    .I3(n990_16) 
);
defparam n994_s10.INIT=16'h3CAA;
  LUT4 n995_s10 (
    .F(n995_14),
    .I0(w_dot_counter_x[3]),
    .I1(n995_15),
    .I2(ff_local_dot_counter_x[3]),
    .I3(n990_16) 
);
defparam n995_s10.INIT=16'h3CAA;
  LUT3 n102_s1 (
    .F(n102_4),
    .I0(w_eight_dot_state[0]),
    .I1(w_eight_dot_state[1]),
    .I2(n1017_4) 
);
defparam n102_s1.INIT=8'h80;
  LUT3 n118_s1 (
    .F(n118_4),
    .I0(w_eight_dot_state[1]),
    .I1(w_eight_dot_state[0]),
    .I2(n1017_4) 
);
defparam n118_s1.INIT=8'h40;
  LUT3 n126_s2 (
    .F(n126_5),
    .I0(w_eight_dot_state[0]),
    .I1(w_eight_dot_state[1]),
    .I2(n1017_4) 
);
defparam n126_s2.INIT=8'h10;
  LUT4 ff_fifo_write_address_7_s2 (
    .F(ff_fifo_write_address_7_6),
    .I0(n2283_6),
    .I1(w_ram_we),
    .I2(n1965_13),
    .I3(n1515_4) 
);
defparam ff_fifo_write_address_7_s2.INIT=16'h4F44;
  LUT4 ff_fifo_read_address_7_s2 (
    .F(ff_fifo_read_address_7_6),
    .I0(w_pre_dot_counter_x[3]),
    .I1(n100_8),
    .I2(n1018_6),
    .I3(ff_fifo_read_address_7_7) 
);
defparam ff_fifo_read_address_7_s2.INIT=16'hFF40;
  LUT4 pcolorcode_7_s2 (
    .F(pcolorcode_7_4),
    .I0(w_vdp_mode_is_highres),
    .I1(n1018_6),
    .I2(reg_r0_disp_mode[1]),
    .I3(n1017_4) 
);
defparam pcolorcode_7_s2.INIT=16'hFF80;
  LUT3 ff_blink_period_cnt_3_s2 (
    .F(ff_blink_period_cnt_3_6),
    .I0(n1564_4),
    .I1(ff_blink_period_cnt_3_7),
    .I2(n1550_8) 
);
defparam ff_blink_period_cnt_3_s2.INIT=8'hD0;
  LUT4 ff_fifo_write_s3 (
    .F(ff_fifo_write_7),
    .I0(ff_local_dot_counter_x_8_7),
    .I1(n494_27),
    .I2(ff_fifo_write_8),
    .I3(w_vdp_enable) 
);
defparam ff_fifo_write_s3.INIT=16'h0D00;
  LUT3 n996_s12 (
    .F(n996_18),
    .I0(n990_16),
    .I1(ff_local_dot_counter_x[2]),
    .I2(ff_local_dot_counter_x[1]) 
);
defparam n996_s12.INIT=8'h28;
  LUT3 n511_s3 (
    .F(n511_8),
    .I0(n586_4),
    .I1(w_dot_state[0]),
    .I2(w_dot_state[1]) 
);
defparam n511_s3.INIT=8'h1C;
  LUT3 n1073_s2 (
    .F(n1073_7),
    .I0(n1564_4),
    .I1(ff_blink_period_cnt[0]),
    .I2(ff_blink_period_cnt[1]) 
);
defparam n1073_s2.INIT=8'h28;
  LUT4 n1072_s2 (
    .F(n1072_7),
    .I0(ff_blink_period_cnt[0]),
    .I1(ff_blink_period_cnt[1]),
    .I2(n1564_4),
    .I3(ff_blink_period_cnt[2]) 
);
defparam n1072_s2.INIT=16'h7080;
  LUT3 n1071_s2 (
    .F(n1071_7),
    .I0(n1564_4),
    .I1(n1071_8),
    .I2(ff_blink_period_cnt[3]) 
);
defparam n1071_s2.INIT=8'h28;
  LUT4 n576_s6 (
    .F(n576_12),
    .I0(w_dot_state[1]),
    .I1(reg_r25_yae_Z),
    .I2(n576_15),
    .I3(w_pix[4]) 
);
defparam n576_s6.INIT=16'h0100;
  LUT4 n575_s6 (
    .F(n575_12),
    .I0(w_dot_state[1]),
    .I1(reg_r25_yae_Z),
    .I2(n576_15),
    .I3(w_pix[5]) 
);
defparam n575_s6.INIT=16'h0100;
  LUT4 n574_s6 (
    .F(n574_12),
    .I0(w_dot_state[1]),
    .I1(reg_r25_yae_Z),
    .I2(n576_15),
    .I3(w_pix[6]) 
);
defparam n574_s6.INIT=16'h0100;
  LUT4 n573_s7 (
    .F(n573_13),
    .I0(w_dot_state[1]),
    .I1(reg_r25_yae_Z),
    .I2(n576_15),
    .I3(w_pix[7]) 
);
defparam n573_s7.INIT=16'h0100;
  LUT2 n454_s7 (
    .F(n454_13),
    .I0(w_dot_state[1]),
    .I1(ff_fifo_read_address[0]) 
);
defparam n454_s7.INIT=4'h1;
  LUT3 n453_s7 (
    .F(n453_13),
    .I0(w_dot_state[1]),
    .I1(ff_fifo_read_address[1]),
    .I2(ff_fifo_read_address[0]) 
);
defparam n453_s7.INIT=8'h14;
  LUT4 n452_s7 (
    .F(n452_13),
    .I0(ff_fifo_read_address[1]),
    .I1(ff_fifo_read_address[0]),
    .I2(w_dot_state[1]),
    .I3(ff_fifo_read_address[2]) 
);
defparam n452_s7.INIT=16'h0708;
  LUT3 n451_s7 (
    .F(n451_13),
    .I0(w_dot_state[1]),
    .I1(n451_14),
    .I2(ff_fifo_read_address[3]) 
);
defparam n451_s7.INIT=8'h14;
  LUT3 n450_s7 (
    .F(n450_13),
    .I0(w_dot_state[1]),
    .I1(ff_fifo_read_address[4]),
    .I2(n450_14) 
);
defparam n450_s7.INIT=8'h14;
  LUT4 n449_s7 (
    .F(n449_13),
    .I0(ff_fifo_read_address[4]),
    .I1(n450_14),
    .I2(w_dot_state[1]),
    .I3(ff_fifo_read_address[5]) 
);
defparam n449_s7.INIT=16'h0708;
  LUT3 n448_s7 (
    .F(n448_13),
    .I0(w_dot_state[1]),
    .I1(n448_14),
    .I2(ff_fifo_read_address[6]) 
);
defparam n448_s7.INIT=8'h14;
  LUT3 n447_s7 (
    .F(n447_13),
    .I0(w_dot_state[1]),
    .I1(n447_14),
    .I2(ff_fifo_read_address[7]) 
);
defparam n447_s7.INIT=8'h14;
  LUT4 n370_s1 (
    .F(n370_6),
    .I0(ff_fifo_write_address[1]),
    .I1(ff_fifo_write_address[0]),
    .I2(n2283_6),
    .I3(ff_fifo_write_address[2]) 
);
defparam n370_s1.INIT=16'h0708;
  LUT4 n367_s1 (
    .F(n367_6),
    .I0(ff_fifo_write_address[4]),
    .I1(n368_7),
    .I2(n2283_6),
    .I3(ff_fifo_write_address[5]) 
);
defparam n367_s1.INIT=16'h0708;
  LUT3 n851_s1 (
    .F(n851_6),
    .I0(w_pre_dot_counter_y[3]),
    .I1(ff_pattern_name_base_address[0]),
    .I2(n520_4) 
);
defparam n851_s1.INIT=8'h80;
  LUT3 n850_s1 (
    .F(n850_6),
    .I0(w_pre_dot_counter_y[4]),
    .I1(ff_pattern_name_base_address[1]),
    .I2(n520_4) 
);
defparam n850_s1.INIT=8'h80;
  LUT3 n849_s1 (
    .F(n849_6),
    .I0(ff_pattern_name_base_address[2]),
    .I1(w_pre_dot_counter_y[5]),
    .I2(n520_4) 
);
defparam n849_s1.INIT=8'h80;
  LUT3 n848_s1 (
    .F(n848_6),
    .I0(w_pre_dot_counter_y[6]),
    .I1(ff_pattern_name_base_address[3]),
    .I2(n520_4) 
);
defparam n848_s1.INIT=8'h80;
  LUT3 n847_s1 (
    .F(n847_6),
    .I0(w_pre_dot_counter_y[7]),
    .I1(ff_pattern_name_base_address[4]),
    .I2(n520_4) 
);
defparam n847_s1.INIT=8'h80;
  LUT3 n846_s1 (
    .F(n846_6),
    .I0(n846_7),
    .I1(ff_pattern_name_base_address[5]),
    .I2(n520_4) 
);
defparam n846_s1.INIT=8'h40;
  LUT3 n845_s1 (
    .F(n845_6),
    .I0(n1968_7),
    .I1(n520_4),
    .I2(ff_pattern_name_base_address[6]) 
);
defparam n845_s1.INIT=8'h40;
  LUT3 n1080_s1 (
    .F(n1080_6),
    .I0(n1080_7),
    .I1(ff_blink_state),
    .I2(n1080_8) 
);
defparam n1080_s1.INIT=8'h0B;
  LUT4 n1069_s2 (
    .F(n1069_7),
    .I0(ff_blink_clk_cnt[3]),
    .I1(ff_blink_clk_cnt[2]),
    .I2(ff_blink_clk_cnt[1]),
    .I3(ff_blink_clk_cnt[0]) 
);
defparam n1069_s2.INIT=16'h0DF0;
  LUT3 n1068_s2 (
    .F(n1068_7),
    .I0(ff_blink_clk_cnt[0]),
    .I1(ff_blink_clk_cnt[1]),
    .I2(ff_blink_clk_cnt[2]) 
);
defparam n1068_s2.INIT=8'h78;
  LUT4 n1067_s2 (
    .F(n1067_7),
    .I0(ff_blink_clk_cnt[0]),
    .I1(ff_blink_clk_cnt[1]),
    .I2(ff_blink_clk_cnt[2]),
    .I3(ff_blink_clk_cnt[3]) 
);
defparam n1067_s2.INIT=16'h7D80;
  LUT3 n839_s1 (
    .F(n839_6),
    .I0(w_pix[3]),
    .I1(reg_r25_yae_Z),
    .I2(reg_r25_yjk_Z) 
);
defparam n839_s1.INIT=8'h70;
  LUT4 w_b_0_s2 (
    .F(w_b[0]),
    .I0(n699_2),
    .I1(w_b_0_8),
    .I2(n697_2),
    .I3(n698_2) 
);
defparam w_b_0_s2.INIT=16'h0708;
  LUT4 w_b_1_s2 (
    .F(w_b[1]),
    .I0(w_b[0]),
    .I1(n697_2),
    .I2(n703_2),
    .I3(n704_2) 
);
defparam w_b_1_s2.INIT=16'hABBA;
  LUT4 w_b_2_s2 (
    .F(w_b[2]),
    .I0(w_b[0]),
    .I1(n697_2),
    .I2(n702_2),
    .I3(w_b_2_8) 
);
defparam w_b_2_s2.INIT=16'hABBA;
  LUT4 w_b_3_s2 (
    .F(w_b[3]),
    .I0(w_b[0]),
    .I1(n697_2),
    .I2(w_b_3_10),
    .I3(n701_2) 
);
defparam w_b_3_s2.INIT=16'hABBA;
  LUT4 w_b_4_s2 (
    .F(w_b[4]),
    .I0(w_b[0]),
    .I1(n697_2),
    .I2(w_b_4_10),
    .I3(n700_2) 
);
defparam w_b_4_s2.INIT=16'hABBA;
  LUT4 w_b_5_s2 (
    .F(w_b[5]),
    .I0(n697_2),
    .I1(n698_2),
    .I2(n699_2),
    .I3(w_b_0_8) 
);
defparam w_b_5_s2.INIT=16'h1554;
  LUT2 w_g_0_s2 (
    .F(w_g[0]),
    .I0(w_g_yjk[6]),
    .I1(w_g_yjk[5]) 
);
defparam w_g_0_s2.INIT=4'h4;
  LUT3 w_g_1_s2 (
    .F(w_g[1]),
    .I0(w_g_yjk[0]),
    .I1(w_g_yjk[5]),
    .I2(w_g_yjk[6]) 
);
defparam w_g_1_s2.INIT=8'h0E;
  LUT3 w_g_2_s2 (
    .F(w_g[2]),
    .I0(w_g_yjk[1]),
    .I1(w_g_yjk[5]),
    .I2(w_g_yjk[6]) 
);
defparam w_g_2_s2.INIT=8'h0E;
  LUT3 w_g_3_s2 (
    .F(w_g[3]),
    .I0(w_g_yjk[2]),
    .I1(w_g_yjk[5]),
    .I2(w_g_yjk[6]) 
);
defparam w_g_3_s2.INIT=8'h0E;
  LUT3 w_g_4_s2 (
    .F(w_g[4]),
    .I0(w_g_yjk[3]),
    .I1(w_g_yjk[5]),
    .I2(w_g_yjk[6]) 
);
defparam w_g_4_s2.INIT=8'h0E;
  LUT3 w_g_5_s2 (
    .F(w_g[5]),
    .I0(w_g_yjk[4]),
    .I1(w_g_yjk[5]),
    .I2(w_g_yjk[6]) 
);
defparam w_g_5_s2.INIT=8'h0E;
  LUT2 w_r_0_s2 (
    .F(w_r[0]),
    .I0(w_r_yjk[6]),
    .I1(w_r_yjk[5]) 
);
defparam w_r_0_s2.INIT=4'h4;
  LUT3 w_r_1_s2 (
    .F(w_r[1]),
    .I0(w_r_yjk[0]),
    .I1(w_r_yjk[5]),
    .I2(w_r_yjk[6]) 
);
defparam w_r_1_s2.INIT=8'h0E;
  LUT3 w_r_2_s2 (
    .F(w_r[2]),
    .I0(w_r_yjk[1]),
    .I1(w_r_yjk[5]),
    .I2(w_r_yjk[6]) 
);
defparam w_r_2_s2.INIT=8'h0E;
  LUT3 w_r_3_s2 (
    .F(w_r[3]),
    .I0(w_r_yjk[2]),
    .I1(w_r_yjk[5]),
    .I2(w_r_yjk[6]) 
);
defparam w_r_3_s2.INIT=8'h0E;
  LUT3 w_r_4_s2 (
    .F(w_r[4]),
    .I0(w_r_yjk[3]),
    .I1(w_r_yjk[5]),
    .I2(w_r_yjk[6]) 
);
defparam w_r_4_s2.INIT=8'h0E;
  LUT3 w_r_5_s2 (
    .F(w_r[5]),
    .I0(w_r_yjk[4]),
    .I1(w_r_yjk[5]),
    .I2(w_r_yjk[6]) 
);
defparam w_r_5_s2.INIT=8'h0E;
  LUT4 w_pix_7_s1 (
    .F(w_pix_7_4),
    .I0(ff_pix0[7]),
    .I1(ff_pix2[7]),
    .I2(w_eight_dot_state[0]),
    .I3(w_eight_dot_state[1]) 
);
defparam w_pix_7_s1.INIT=16'h03F5;
  LUT4 w_pix_6_s1 (
    .F(w_pix_6_4),
    .I0(ff_pix0[6]),
    .I1(ff_pix2[6]),
    .I2(w_eight_dot_state[0]),
    .I3(w_eight_dot_state[1]) 
);
defparam w_pix_6_s1.INIT=16'h03F5;
  LUT4 w_pix_5_s1 (
    .F(w_pix_5_4),
    .I0(ff_pix0[5]),
    .I1(ff_pix2[5]),
    .I2(w_eight_dot_state[0]),
    .I3(w_eight_dot_state[1]) 
);
defparam w_pix_5_s1.INIT=16'h03F5;
  LUT4 w_pix_4_s1 (
    .F(w_pix_4_4),
    .I0(ff_pix0[4]),
    .I1(ff_pix2[4]),
    .I2(w_eight_dot_state[0]),
    .I3(w_eight_dot_state[1]) 
);
defparam w_pix_4_s1.INIT=16'h03F5;
  LUT4 w_pix_3_s1 (
    .F(w_pix_3_4),
    .I0(ff_pix0[3]),
    .I1(ff_pix2[3]),
    .I2(w_eight_dot_state[0]),
    .I3(w_eight_dot_state[1]) 
);
defparam w_pix_3_s1.INIT=16'h03F5;
  LUT4 w_pix_2_s1 (
    .F(w_pix_2_4),
    .I0(ff_pix0[2]),
    .I1(ff_pix2[2]),
    .I2(w_eight_dot_state[0]),
    .I3(w_eight_dot_state[1]) 
);
defparam w_pix_2_s1.INIT=16'h03F5;
  LUT4 w_pix_1_s1 (
    .F(w_pix_1_4),
    .I0(ff_pix0[1]),
    .I1(ff_pix2[1]),
    .I2(w_eight_dot_state[0]),
    .I3(w_eight_dot_state[1]) 
);
defparam w_pix_1_s1.INIT=16'h03F5;
  LUT4 w_pix_0_s1 (
    .F(w_pix_0_4),
    .I0(ff_pix0[0]),
    .I1(ff_pix2[0]),
    .I2(w_eight_dot_state[0]),
    .I3(w_eight_dot_state[1]) 
);
defparam w_pix_0_s1.INIT=16'h03F5;
  LUT4 n1550_s1 (
    .F(n1550_4),
    .I0(w_pre_dot_counter_y[6]),
    .I1(n1550_5),
    .I2(n1550_6),
    .I3(reg_r1_bl_clks_Z) 
);
defparam n1550_s1.INIT=16'h00BF;
  LUT3 n1564_s1 (
    .F(n1564_4),
    .I0(n1564_5),
    .I1(ff_blink_period_cnt[3]),
    .I2(n1564_6) 
);
defparam n1564_s1.INIT=8'h71;
  LUT4 n577_s5 (
    .F(n577_9),
    .I0(w_pix[3]),
    .I1(ff_color_data[3]),
    .I2(n1968_7),
    .I3(w_dot_state[1]) 
);
defparam n577_s5.INIT=16'h33AC;
  LUT4 n577_s6 (
    .F(n577_10),
    .I0(n576_15),
    .I1(reg_r25_yae_Z),
    .I2(n1968_7),
    .I3(w_eight_dot_state[0]) 
);
defparam n577_s6.INIT=16'hE0EE;
  LUT4 n578_s5 (
    .F(n578_9),
    .I0(w_pix[2]),
    .I1(ff_color_data[2]),
    .I2(n1968_7),
    .I3(w_dot_state[1]) 
);
defparam n578_s5.INIT=16'h33AC;
  LUT4 n579_s5 (
    .F(n579_9),
    .I0(w_pix[1]),
    .I1(ff_color_data[1]),
    .I2(n1968_7),
    .I3(w_dot_state[1]) 
);
defparam n579_s5.INIT=16'h33AC;
  LUT4 n580_s5 (
    .F(n580_9),
    .I0(w_pix[0]),
    .I1(ff_color_data[0]),
    .I2(n1968_7),
    .I3(w_dot_state[1]) 
);
defparam n580_s5.INIT=16'h33AC;
  LUT4 n990_s11 (
    .F(n990_15),
    .I0(ff_local_dot_counter_x[5]),
    .I1(ff_local_dot_counter_x[6]),
    .I2(ff_local_dot_counter_x[7]),
    .I3(n993_15) 
);
defparam n990_s11.INIT=16'h8000;
  LUT3 n990_s12 (
    .F(n990_16),
    .I0(w_eight_dot_state[0]),
    .I1(w_eight_dot_state[1]),
    .I2(w_eight_dot_state[2]) 
);
defparam n990_s12.INIT=8'h1E;
  LUT3 n991_s11 (
    .F(n991_15),
    .I0(ff_local_dot_counter_x[5]),
    .I1(ff_local_dot_counter_x[6]),
    .I2(n993_15) 
);
defparam n991_s11.INIT=8'h80;
  LUT2 n992_s11 (
    .F(n992_15),
    .I0(ff_local_dot_counter_x[5]),
    .I1(n993_15) 
);
defparam n992_s11.INIT=4'h8;
  LUT4 n993_s11 (
    .F(n993_15),
    .I0(ff_local_dot_counter_x[2]),
    .I1(ff_local_dot_counter_x[1]),
    .I2(ff_local_dot_counter_x[3]),
    .I3(ff_local_dot_counter_x[4]) 
);
defparam n993_s11.INIT=16'h8000;
  LUT3 n994_s11 (
    .F(n994_15),
    .I0(ff_local_dot_counter_x[2]),
    .I1(ff_local_dot_counter_x[1]),
    .I2(ff_local_dot_counter_x[3]) 
);
defparam n994_s11.INIT=8'h80;
  LUT2 n995_s11 (
    .F(n995_15),
    .I0(ff_local_dot_counter_x[2]),
    .I1(ff_local_dot_counter_x[1]) 
);
defparam n995_s11.INIT=4'h8;
  LUT3 ff_fifo_read_address_7_s3 (
    .F(ff_fifo_read_address_7_7),
    .I0(n1968_7),
    .I1(w_eight_dot_state[0]),
    .I2(n1017_4) 
);
defparam ff_fifo_read_address_7_s3.INIT=8'hB0;
  LUT3 ff_local_dot_counter_x_8_s3 (
    .F(ff_local_dot_counter_x_8_7),
    .I0(w_eight_dot_state[1]),
    .I1(w_eight_dot_state[0]),
    .I2(w_eight_dot_state[2]) 
);
defparam ff_local_dot_counter_x_8_s3.INIT=8'hE0;
  LUT4 ff_blink_period_cnt_3_s3 (
    .F(ff_blink_period_cnt_3_7),
    .I0(ff_blink_clk_cnt[1]),
    .I1(ff_blink_clk_cnt[2]),
    .I2(ff_blink_clk_cnt[0]),
    .I3(ff_blink_clk_cnt[3]) 
);
defparam ff_blink_period_cnt_3_s3.INIT=16'h1000;
  LUT4 ff_fifo_write_s4 (
    .F(ff_fifo_write_8),
    .I0(n781_23),
    .I1(w_eight_dot_state[2]),
    .I2(w_eight_dot_state[1]),
    .I3(n2171_6) 
);
defparam ff_fifo_write_s4.INIT=16'hD700;
  LUT3 n1071_s3 (
    .F(n1071_8),
    .I0(ff_blink_period_cnt[0]),
    .I1(ff_blink_period_cnt[1]),
    .I2(ff_blink_period_cnt[2]) 
);
defparam n1071_s3.INIT=8'h80;
  LUT3 n451_s8 (
    .F(n451_14),
    .I0(ff_fifo_read_address[2]),
    .I1(ff_fifo_read_address[1]),
    .I2(ff_fifo_read_address[0]) 
);
defparam n451_s8.INIT=8'h80;
  LUT4 n450_s8 (
    .F(n450_14),
    .I0(ff_fifo_read_address[3]),
    .I1(ff_fifo_read_address[2]),
    .I2(ff_fifo_read_address[1]),
    .I3(ff_fifo_read_address[0]) 
);
defparam n450_s8.INIT=16'h8000;
  LUT3 n448_s8 (
    .F(n448_14),
    .I0(ff_fifo_read_address[5]),
    .I1(ff_fifo_read_address[4]),
    .I2(n450_14) 
);
defparam n448_s8.INIT=8'h80;
  LUT4 n447_s8 (
    .F(n447_14),
    .I0(ff_fifo_read_address[6]),
    .I1(ff_fifo_read_address[5]),
    .I2(ff_fifo_read_address[4]),
    .I3(n450_14) 
);
defparam n447_s8.INIT=16'h8000;
  LUT3 n369_s2 (
    .F(n369_7),
    .I0(ff_fifo_write_address[2]),
    .I1(ff_fifo_write_address[1]),
    .I2(ff_fifo_write_address[0]) 
);
defparam n369_s2.INIT=8'h80;
  LUT4 n368_s2 (
    .F(n368_7),
    .I0(ff_fifo_write_address[3]),
    .I1(ff_fifo_write_address[2]),
    .I2(ff_fifo_write_address[1]),
    .I3(ff_fifo_write_address[0]) 
);
defparam n368_s2.INIT=16'h8000;
  LUT3 n366_s2 (
    .F(n366_7),
    .I0(ff_fifo_write_address[5]),
    .I1(ff_fifo_write_address[4]),
    .I2(n368_7) 
);
defparam n366_s2.INIT=8'h80;
  LUT4 n365_s2 (
    .F(n365_7),
    .I0(ff_fifo_write_address[6]),
    .I1(ff_fifo_write_address[5]),
    .I2(ff_fifo_write_address[4]),
    .I3(n368_7) 
);
defparam n365_s2.INIT=16'h8000;
  LUT3 n846_s2 (
    .F(n846_7),
    .I0(ff_blink_state),
    .I1(ff_local_dot_counter_x[8]),
    .I2(reg_r25_sp2_Z) 
);
defparam n846_s2.INIT=8'h3A;
  LUT4 n1080_s2 (
    .F(n1080_7),
    .I0(reg_r13_blink_period_Z[3]),
    .I1(reg_r13_blink_period_Z[2]),
    .I2(reg_r13_blink_period_Z[1]),
    .I3(reg_r13_blink_period_Z[0]) 
);
defparam n1080_s2.INIT=16'h0001;
  LUT4 n1080_s3 (
    .F(n1080_8),
    .I0(reg_r13_blink_period_Z[7]),
    .I1(reg_r13_blink_period_Z[6]),
    .I2(reg_r13_blink_period_Z[5]),
    .I3(reg_r13_blink_period_Z[4]) 
);
defparam n1080_s3.INIT=16'h0001;
  LUT4 w_b_0_s3 (
    .F(w_b_0_8),
    .I0(n702_2),
    .I1(n701_2),
    .I2(n700_2),
    .I3(w_b_2_8) 
);
defparam w_b_0_s3.INIT=16'h8000;
  LUT2 w_b_2_s3 (
    .F(w_b_2_8),
    .I0(n703_2),
    .I1(n704_2) 
);
defparam w_b_2_s3.INIT=4'h8;
  LUT4 n1550_s2 (
    .F(n1550_5),
    .I0(w_pre_dot_counter_y[7]),
    .I1(w_pre_dot_counter_y[3]),
    .I2(w_pre_dot_counter_y[5]),
    .I3(w_pre_dot_counter_y[8]) 
);
defparam n1550_s2.INIT=16'h0001;
  LUT4 n1550_s3 (
    .F(n1550_6),
    .I0(w_pre_dot_counter_y[2]),
    .I1(w_pre_dot_counter_y[1]),
    .I2(w_pre_dot_counter_y[0]),
    .I3(w_pre_dot_counter_y[4]) 
);
defparam n1550_s3.INIT=16'h0001;
  LUT3 n1564_s2 (
    .F(n1564_5),
    .I0(reg_r13_blink_period_Z[7]),
    .I1(reg_r13_blink_period_Z[3]),
    .I2(ff_blink_state) 
);
defparam n1564_s2.INIT=8'h35;
  LUT3 n1564_s3 (
    .F(n1564_6),
    .I0(n1564_7),
    .I1(n1564_8),
    .I2(ff_blink_period_cnt[2]) 
);
defparam n1564_s3.INIT=8'h17;
  LUT3 n1564_s4 (
    .F(n1564_7),
    .I0(reg_r13_blink_period_Z[6]),
    .I1(reg_r13_blink_period_Z[2]),
    .I2(ff_blink_state) 
);
defparam n1564_s4.INIT=8'h35;
  LUT3 n1564_s5 (
    .F(n1564_8),
    .I0(n1564_9),
    .I1(ff_blink_period_cnt[1]),
    .I2(n1564_10) 
);
defparam n1564_s5.INIT=8'h8E;
  LUT3 n1564_s6 (
    .F(n1564_9),
    .I0(reg_r13_blink_period_Z[5]),
    .I1(reg_r13_blink_period_Z[1]),
    .I2(ff_blink_state) 
);
defparam n1564_s6.INIT=8'h35;
  LUT4 n1564_s7 (
    .F(n1564_10),
    .I0(reg_r13_blink_period_Z[4]),
    .I1(reg_r13_blink_period_Z[0]),
    .I2(ff_blink_period_cnt[0]),
    .I3(ff_blink_state) 
);
defparam n1564_s7.INIT=16'h0C0A;
  LUT3 n110_s3 (
    .F(n110_7),
    .I0(n1017_4),
    .I1(w_eight_dot_state[0]),
    .I2(w_eight_dot_state[1]) 
);
defparam n110_s3.INIT=8'h20;
  LUT4 ff_local_dot_counter_x_8_s4 (
    .F(ff_local_dot_counter_x_8_9),
    .I0(w_eight_dot_state[1]),
    .I1(w_eight_dot_state[0]),
    .I2(w_eight_dot_state[2]),
    .I3(ff_pattern_generator_7_8) 
);
defparam ff_local_dot_counter_x_8_s4.INIT=16'h1F00;
  LUT4 w_b_4_s4 (
    .F(w_b_4_10),
    .I0(n702_2),
    .I1(n701_2),
    .I2(n703_2),
    .I3(n704_2) 
);
defparam w_b_4_s4.INIT=16'h8000;
  LUT3 w_b_3_s4 (
    .F(w_b_3_10),
    .I0(n702_2),
    .I1(n703_2),
    .I2(n704_2) 
);
defparam w_b_3_s4.INIT=8'h80;
  LUT4 n1074_s3 (
    .F(n1074_9),
    .I0(ff_blink_period_cnt[0]),
    .I1(n1564_5),
    .I2(ff_blink_period_cnt[3]),
    .I3(n1564_6) 
);
defparam n1074_s3.INIT=16'h1501;
  LUT4 n1564_s8 (
    .F(n1564_12),
    .I0(n1550_8),
    .I1(n1564_5),
    .I2(ff_blink_period_cnt[3]),
    .I3(n1564_6) 
);
defparam n1564_s8.INIT=16'h80A8;
  LUT4 n997_s14 (
    .F(n997_21),
    .I0(ff_local_dot_counter_x[1]),
    .I1(w_eight_dot_state[0]),
    .I2(w_eight_dot_state[1]),
    .I3(w_eight_dot_state[2]) 
);
defparam n997_s14.INIT=16'h0154;
  LUT4 n576_s8 (
    .F(n576_15),
    .I0(reg_r0_disp_mode[1]),
    .I1(reg_r0_disp_mode[3]),
    .I2(reg_r0_disp_mode[2]),
    .I3(n313_6) 
);
defparam n576_s8.INIT=16'h2C00;
  LUT4 n365_s3 (
    .F(n365_9),
    .I0(w_dot_state[1]),
    .I1(w_dot_state[0]),
    .I2(n365_7),
    .I3(ff_fifo_write_address[7]) 
);
defparam n365_s3.INIT=16'h0EE0;
  LUT4 n366_s3 (
    .F(n366_9),
    .I0(w_dot_state[1]),
    .I1(w_dot_state[0]),
    .I2(n366_7),
    .I3(ff_fifo_write_address[6]) 
);
defparam n366_s3.INIT=16'h0EE0;
  LUT4 n368_s3 (
    .F(n368_9),
    .I0(w_dot_state[1]),
    .I1(w_dot_state[0]),
    .I2(ff_fifo_write_address[4]),
    .I3(n368_7) 
);
defparam n368_s3.INIT=16'h0EE0;
  LUT4 n369_s3 (
    .F(n369_9),
    .I0(w_dot_state[1]),
    .I1(w_dot_state[0]),
    .I2(n369_7),
    .I3(ff_fifo_write_address[3]) 
);
defparam n369_s3.INIT=16'h0EE0;
  LUT4 n371_s2 (
    .F(n371_8),
    .I0(w_dot_state[1]),
    .I1(w_dot_state[0]),
    .I2(ff_fifo_write_address[1]),
    .I3(ff_fifo_write_address[0]) 
);
defparam n371_s2.INIT=16'h0EE0;
  LUT3 n372_s2 (
    .F(n372_8),
    .I0(ff_fifo_write_address[0]),
    .I1(w_dot_state[1]),
    .I2(w_dot_state[0]) 
);
defparam n372_s2.INIT=8'h54;
  LUT4 n1515_s0 (
    .F(n1515_4),
    .I0(ff_pattern_generator_7_8),
    .I1(w_eight_dot_state[0]),
    .I2(w_eight_dot_state[1]),
    .I3(w_eight_dot_state[2]) 
);
defparam n1515_s0.INIT=16'h0002;
  LUT4 n601_s2 (
    .F(n601_6),
    .I0(w_dot_state[1]),
    .I1(w_vdp_enable),
    .I2(w_dot_state[0]),
    .I3(n577_10) 
);
defparam n601_s2.INIT=16'h4000;
  LUT4 n852_s2 (
    .F(n852_8),
    .I0(w_pre_dot_counter_y[2]),
    .I1(w_vdp_enable),
    .I2(w_dot_state[1]),
    .I3(w_dot_state[0]) 
);
defparam n852_s2.INIT=16'h8000;
  LUT4 n853_s2 (
    .F(n853_8),
    .I0(w_pre_dot_counter_y[1]),
    .I1(w_vdp_enable),
    .I2(w_dot_state[1]),
    .I3(w_dot_state[0]) 
);
defparam n853_s2.INIT=16'h8000;
  LUT4 n854_s2 (
    .F(n854_8),
    .I0(w_pre_dot_counter_y[0]),
    .I1(w_vdp_enable),
    .I2(w_dot_state[1]),
    .I3(w_dot_state[0]) 
);
defparam n854_s2.INIT=16'h8000;
  LUT4 n855_s2 (
    .F(n855_8),
    .I0(ff_local_dot_counter_x[7]),
    .I1(w_vdp_enable),
    .I2(w_dot_state[1]),
    .I3(w_dot_state[0]) 
);
defparam n855_s2.INIT=16'h8000;
  LUT4 n856_s2 (
    .F(n856_8),
    .I0(ff_local_dot_counter_x[6]),
    .I1(w_vdp_enable),
    .I2(w_dot_state[1]),
    .I3(w_dot_state[0]) 
);
defparam n856_s2.INIT=16'h8000;
  LUT4 n857_s2 (
    .F(n857_8),
    .I0(ff_local_dot_counter_x[5]),
    .I1(w_vdp_enable),
    .I2(w_dot_state[1]),
    .I3(w_dot_state[0]) 
);
defparam n857_s2.INIT=16'h8000;
  LUT4 n858_s2 (
    .F(n858_8),
    .I0(ff_local_dot_counter_x[4]),
    .I1(w_vdp_enable),
    .I2(w_dot_state[1]),
    .I3(w_dot_state[0]) 
);
defparam n858_s2.INIT=16'h8000;
  LUT4 n859_s2 (
    .F(n859_8),
    .I0(ff_local_dot_counter_x[3]),
    .I1(w_vdp_enable),
    .I2(w_dot_state[1]),
    .I3(w_dot_state[0]) 
);
defparam n859_s2.INIT=16'h8000;
  LUT4 n860_s2 (
    .F(n860_8),
    .I0(ff_local_dot_counter_x[2]),
    .I1(w_vdp_enable),
    .I2(w_dot_state[1]),
    .I3(w_dot_state[0]) 
);
defparam n860_s2.INIT=16'h8000;
  LUT4 n861_s2 (
    .F(n861_8),
    .I0(ff_local_dot_counter_x[1]),
    .I1(w_vdp_enable),
    .I2(w_dot_state[1]),
    .I3(w_dot_state[0]) 
);
defparam n861_s2.INIT=16'h8000;
  LUT4 p_vram_address_16_s4 (
    .F(p_vram_address_16_7),
    .I0(w_vdp_enable),
    .I1(w_dot_state[1]),
    .I2(w_dot_state[0]),
    .I3(slot_reset_n_d) 
);
defparam p_vram_address_16_s4.INIT=16'h80FF;
  LUT3 n1550_s4 (
    .F(n1550_8),
    .I0(n1965_13),
    .I1(n1550_4),
    .I2(ff_pattern_generator_7_8) 
);
defparam n1550_s4.INIT=8'h10;
  LUT4 n1070_s7 (
    .F(n1070_15),
    .I0(n1965_13),
    .I1(n1550_4),
    .I2(ff_pattern_generator_7_8),
    .I3(ff_blink_clk_cnt[0]) 
);
defparam n1070_s7.INIT=16'hEF10;
  DFFE ff_fifo3_6_s0 (
    .Q(ff_fifo3[6]),
    .D(w_fifo_rdata[6]),
    .CLK(w_video_clk),
    .CE(n102_4) 
);
  DFFE ff_fifo3_5_s0 (
    .Q(ff_fifo3[5]),
    .D(w_fifo_rdata[5]),
    .CLK(w_video_clk),
    .CE(n102_4) 
);
  DFFE ff_fifo3_4_s0 (
    .Q(ff_fifo3[4]),
    .D(w_fifo_rdata[4]),
    .CLK(w_video_clk),
    .CE(n102_4) 
);
  DFFE ff_fifo3_3_s0 (
    .Q(ff_fifo3[3]),
    .D(w_fifo_rdata[3]),
    .CLK(w_video_clk),
    .CE(n102_4) 
);
  DFFE ff_fifo3_2_s0 (
    .Q(ff_fifo3[2]),
    .D(w_fifo_rdata[2]),
    .CLK(w_video_clk),
    .CE(n102_4) 
);
  DFFE ff_fifo3_1_s0 (
    .Q(ff_fifo3[1]),
    .D(w_fifo_rdata[1]),
    .CLK(w_video_clk),
    .CE(n102_4) 
);
  DFFE ff_fifo3_0_s0 (
    .Q(ff_fifo3[0]),
    .D(w_fifo_rdata[0]),
    .CLK(w_video_clk),
    .CE(n102_4) 
);
  DFFE ff_fifo2_7_s0 (
    .Q(ff_fifo2[7]),
    .D(w_fifo_rdata[7]),
    .CLK(w_video_clk),
    .CE(n110_7) 
);
  DFFE ff_fifo2_6_s0 (
    .Q(ff_fifo2[6]),
    .D(w_fifo_rdata[6]),
    .CLK(w_video_clk),
    .CE(n110_7) 
);
  DFFE ff_fifo2_5_s0 (
    .Q(ff_fifo2[5]),
    .D(w_fifo_rdata[5]),
    .CLK(w_video_clk),
    .CE(n110_7) 
);
  DFFE ff_fifo2_4_s0 (
    .Q(ff_fifo2[4]),
    .D(w_fifo_rdata[4]),
    .CLK(w_video_clk),
    .CE(n110_7) 
);
  DFFE ff_fifo2_3_s0 (
    .Q(ff_fifo2[3]),
    .D(w_fifo_rdata[3]),
    .CLK(w_video_clk),
    .CE(n110_7) 
);
  DFFE ff_fifo2_2_s0 (
    .Q(ff_fifo2[2]),
    .D(w_fifo_rdata[2]),
    .CLK(w_video_clk),
    .CE(n110_7) 
);
  DFFE ff_fifo2_1_s0 (
    .Q(ff_fifo2[1]),
    .D(w_fifo_rdata[1]),
    .CLK(w_video_clk),
    .CE(n110_7) 
);
  DFFE ff_fifo2_0_s0 (
    .Q(ff_fifo2[0]),
    .D(w_fifo_rdata[0]),
    .CLK(w_video_clk),
    .CE(n110_7) 
);
  DFFE ff_fifo1_7_s0 (
    .Q(ff_fifo1[7]),
    .D(w_fifo_rdata[7]),
    .CLK(w_video_clk),
    .CE(n118_4) 
);
  DFFE ff_fifo1_6_s0 (
    .Q(ff_fifo1[6]),
    .D(w_fifo_rdata[6]),
    .CLK(w_video_clk),
    .CE(n118_4) 
);
  DFFE ff_fifo1_5_s0 (
    .Q(ff_fifo1[5]),
    .D(w_fifo_rdata[5]),
    .CLK(w_video_clk),
    .CE(n118_4) 
);
  DFFE ff_fifo1_4_s0 (
    .Q(ff_fifo1[4]),
    .D(w_fifo_rdata[4]),
    .CLK(w_video_clk),
    .CE(n118_4) 
);
  DFFE ff_fifo1_3_s0 (
    .Q(ff_fifo1[3]),
    .D(w_fifo_rdata[3]),
    .CLK(w_video_clk),
    .CE(n118_4) 
);
  DFFE ff_fifo1_2_s0 (
    .Q(ff_fifo1[2]),
    .D(w_fifo_rdata[2]),
    .CLK(w_video_clk),
    .CE(n118_4) 
);
  DFFE ff_fifo1_1_s0 (
    .Q(ff_fifo1[1]),
    .D(w_fifo_rdata[1]),
    .CLK(w_video_clk),
    .CE(n118_4) 
);
  DFFE ff_fifo1_0_s0 (
    .Q(ff_fifo1[0]),
    .D(w_fifo_rdata[0]),
    .CLK(w_video_clk),
    .CE(n118_4) 
);
  DFFE ff_fifo0_7_s0 (
    .Q(ff_fifo0[7]),
    .D(w_fifo_rdata[7]),
    .CLK(w_video_clk),
    .CE(n126_5) 
);
  DFFE ff_fifo0_6_s0 (
    .Q(ff_fifo0[6]),
    .D(w_fifo_rdata[6]),
    .CLK(w_video_clk),
    .CE(n126_5) 
);
  DFFE ff_fifo0_5_s0 (
    .Q(ff_fifo0[5]),
    .D(w_fifo_rdata[5]),
    .CLK(w_video_clk),
    .CE(n126_5) 
);
  DFFE ff_fifo0_4_s0 (
    .Q(ff_fifo0[4]),
    .D(w_fifo_rdata[4]),
    .CLK(w_video_clk),
    .CE(n126_5) 
);
  DFFE ff_fifo0_3_s0 (
    .Q(ff_fifo0[3]),
    .D(w_fifo_rdata[3]),
    .CLK(w_video_clk),
    .CE(n126_5) 
);
  DFFE ff_fifo0_2_s0 (
    .Q(ff_fifo0[2]),
    .D(w_fifo_rdata[2]),
    .CLK(w_video_clk),
    .CE(n126_5) 
);
  DFFE ff_fifo0_1_s0 (
    .Q(ff_fifo0[1]),
    .D(w_fifo_rdata[1]),
    .CLK(w_video_clk),
    .CE(n126_5) 
);
  DFFE ff_fifo0_0_s0 (
    .Q(ff_fifo0[0]),
    .D(w_fifo_rdata[0]),
    .CLK(w_video_clk),
    .CE(n126_5) 
);
  DFFE ff_pix0_7_s0 (
    .Q(ff_pix0[7]),
    .D(ff_fifo0[7]),
    .CLK(w_video_clk),
    .CE(n1345_3) 
);
  DFFE ff_pix0_6_s0 (
    .Q(ff_pix0[6]),
    .D(ff_fifo0[6]),
    .CLK(w_video_clk),
    .CE(n1345_3) 
);
  DFFE ff_pix0_5_s0 (
    .Q(ff_pix0[5]),
    .D(ff_fifo0[5]),
    .CLK(w_video_clk),
    .CE(n1345_3) 
);
  DFFE ff_pix0_4_s0 (
    .Q(ff_pix0[4]),
    .D(ff_fifo0[4]),
    .CLK(w_video_clk),
    .CE(n1345_3) 
);
  DFFE ff_pix0_3_s0 (
    .Q(ff_pix0[3]),
    .D(ff_fifo0[3]),
    .CLK(w_video_clk),
    .CE(n1345_3) 
);
  DFFE ff_pix0_2_s0 (
    .Q(ff_pix0[2]),
    .D(ff_fifo0[2]),
    .CLK(w_video_clk),
    .CE(n1345_3) 
);
  DFFE ff_pix0_1_s0 (
    .Q(ff_pix0[1]),
    .D(ff_fifo0[1]),
    .CLK(w_video_clk),
    .CE(n1345_3) 
);
  DFFE ff_pix0_0_s0 (
    .Q(ff_pix0[0]),
    .D(ff_fifo0[0]),
    .CLK(w_video_clk),
    .CE(n1345_3) 
);
  DFFE ff_pix1_7_s0 (
    .Q(ff_pix1[7]),
    .D(ff_fifo1[7]),
    .CLK(w_video_clk),
    .CE(n1345_3) 
);
  DFFE ff_pix1_6_s0 (
    .Q(ff_pix1[6]),
    .D(ff_fifo1[6]),
    .CLK(w_video_clk),
    .CE(n1345_3) 
);
  DFFE ff_pix1_5_s0 (
    .Q(ff_pix1[5]),
    .D(ff_fifo1[5]),
    .CLK(w_video_clk),
    .CE(n1345_3) 
);
  DFFE ff_pix1_4_s0 (
    .Q(ff_pix1[4]),
    .D(ff_fifo1[4]),
    .CLK(w_video_clk),
    .CE(n1345_3) 
);
  DFFE ff_pix1_3_s0 (
    .Q(ff_pix1[3]),
    .D(ff_fifo1[3]),
    .CLK(w_video_clk),
    .CE(n1345_3) 
);
  DFFE ff_pix1_2_s0 (
    .Q(ff_pix1[2]),
    .D(ff_fifo1[2]),
    .CLK(w_video_clk),
    .CE(n1345_3) 
);
  DFFE ff_pix1_1_s0 (
    .Q(ff_pix1[1]),
    .D(ff_fifo1[1]),
    .CLK(w_video_clk),
    .CE(n1345_3) 
);
  DFFE ff_pix1_0_s0 (
    .Q(ff_pix1[0]),
    .D(ff_fifo1[0]),
    .CLK(w_video_clk),
    .CE(n1345_3) 
);
  DFFE ff_pix2_7_s0 (
    .Q(ff_pix2[7]),
    .D(ff_fifo2[7]),
    .CLK(w_video_clk),
    .CE(n1345_3) 
);
  DFFE ff_pix2_6_s0 (
    .Q(ff_pix2[6]),
    .D(ff_fifo2[6]),
    .CLK(w_video_clk),
    .CE(n1345_3) 
);
  DFFE ff_pix2_5_s0 (
    .Q(ff_pix2[5]),
    .D(ff_fifo2[5]),
    .CLK(w_video_clk),
    .CE(n1345_3) 
);
  DFFE ff_pix2_4_s0 (
    .Q(ff_pix2[4]),
    .D(ff_fifo2[4]),
    .CLK(w_video_clk),
    .CE(n1345_3) 
);
  DFFE ff_pix2_3_s0 (
    .Q(ff_pix2[3]),
    .D(ff_fifo2[3]),
    .CLK(w_video_clk),
    .CE(n1345_3) 
);
  DFFE ff_pix2_2_s0 (
    .Q(ff_pix2[2]),
    .D(ff_fifo2[2]),
    .CLK(w_video_clk),
    .CE(n1345_3) 
);
  DFFE ff_pix2_1_s0 (
    .Q(ff_pix2[1]),
    .D(ff_fifo2[1]),
    .CLK(w_video_clk),
    .CE(n1345_3) 
);
  DFFE ff_pix2_0_s0 (
    .Q(ff_pix2[0]),
    .D(ff_fifo2[0]),
    .CLK(w_video_clk),
    .CE(n1345_3) 
);
  DFFE ff_pix3_7_s0 (
    .Q(ff_pix3[7]),
    .D(ff_fifo3[7]),
    .CLK(w_video_clk),
    .CE(n1345_3) 
);
  DFFE ff_pix3_6_s0 (
    .Q(ff_pix3[6]),
    .D(ff_fifo3[6]),
    .CLK(w_video_clk),
    .CE(n1345_3) 
);
  DFFE ff_pix3_5_s0 (
    .Q(ff_pix3[5]),
    .D(ff_fifo3[5]),
    .CLK(w_video_clk),
    .CE(n1345_3) 
);
  DFFE ff_pix3_4_s0 (
    .Q(ff_pix3[4]),
    .D(ff_fifo3[4]),
    .CLK(w_video_clk),
    .CE(n1345_3) 
);
  DFFE ff_pix3_3_s0 (
    .Q(ff_pix3[3]),
    .D(ff_fifo3[3]),
    .CLK(w_video_clk),
    .CE(n1345_3) 
);
  DFFE ff_pix3_2_s0 (
    .Q(ff_pix3[2]),
    .D(ff_fifo3[2]),
    .CLK(w_video_clk),
    .CE(n1345_3) 
);
  DFFE ff_pix3_1_s0 (
    .Q(ff_pix3[1]),
    .D(ff_fifo3[1]),
    .CLK(w_video_clk),
    .CE(n1345_3) 
);
  DFFE ff_pix3_0_s0 (
    .Q(ff_pix3[0]),
    .D(ff_fifo3[0]),
    .CLK(w_video_clk),
    .CE(n1345_3) 
);
  DFFRE ff_fifo_write_address_7_s0 (
    .Q(ff_fifo_write_address[7]),
    .D(n365_9),
    .CLK(w_video_clk),
    .CE(ff_fifo_write_address_7_6),
    .RESET(n36_6) 
);
  DFFRE ff_fifo_write_address_6_s0 (
    .Q(ff_fifo_write_address[6]),
    .D(n366_9),
    .CLK(w_video_clk),
    .CE(ff_fifo_write_address_7_6),
    .RESET(n36_6) 
);
  DFFRE ff_fifo_write_address_5_s0 (
    .Q(ff_fifo_write_address[5]),
    .D(n367_6),
    .CLK(w_video_clk),
    .CE(ff_fifo_write_address_7_6),
    .RESET(n36_6) 
);
  DFFRE ff_fifo_write_address_4_s0 (
    .Q(ff_fifo_write_address[4]),
    .D(n368_9),
    .CLK(w_video_clk),
    .CE(ff_fifo_write_address_7_6),
    .RESET(n36_6) 
);
  DFFRE ff_fifo_write_address_3_s0 (
    .Q(ff_fifo_write_address[3]),
    .D(n369_9),
    .CLK(w_video_clk),
    .CE(ff_fifo_write_address_7_6),
    .RESET(n36_6) 
);
  DFFRE ff_fifo_write_address_2_s0 (
    .Q(ff_fifo_write_address[2]),
    .D(n370_6),
    .CLK(w_video_clk),
    .CE(ff_fifo_write_address_7_6),
    .RESET(n36_6) 
);
  DFFRE ff_fifo_write_address_1_s0 (
    .Q(ff_fifo_write_address[1]),
    .D(n371_8),
    .CLK(w_video_clk),
    .CE(ff_fifo_write_address_7_6),
    .RESET(n36_6) 
);
  DFFRE ff_fifo_write_address_0_s0 (
    .Q(ff_fifo_write_address[0]),
    .D(n372_8),
    .CLK(w_video_clk),
    .CE(ff_fifo_write_address_7_6),
    .RESET(n36_6) 
);
  DFFRE ff_fifo_read_address_7_s0 (
    .Q(ff_fifo_read_address[7]),
    .D(n447_13),
    .CLK(w_video_clk),
    .CE(ff_fifo_read_address_7_6),
    .RESET(n36_6) 
);
  DFFRE ff_fifo_read_address_6_s0 (
    .Q(ff_fifo_read_address[6]),
    .D(n448_13),
    .CLK(w_video_clk),
    .CE(ff_fifo_read_address_7_6),
    .RESET(n36_6) 
);
  DFFRE ff_fifo_read_address_5_s0 (
    .Q(ff_fifo_read_address[5]),
    .D(n449_13),
    .CLK(w_video_clk),
    .CE(ff_fifo_read_address_7_6),
    .RESET(n36_6) 
);
  DFFRE ff_fifo_read_address_4_s0 (
    .Q(ff_fifo_read_address[4]),
    .D(n450_13),
    .CLK(w_video_clk),
    .CE(ff_fifo_read_address_7_6),
    .RESET(n36_6) 
);
  DFFRE ff_fifo_read_address_3_s0 (
    .Q(ff_fifo_read_address[3]),
    .D(n451_13),
    .CLK(w_video_clk),
    .CE(ff_fifo_read_address_7_6),
    .RESET(n36_6) 
);
  DFFRE ff_fifo_read_address_2_s0 (
    .Q(ff_fifo_read_address[2]),
    .D(n452_13),
    .CLK(w_video_clk),
    .CE(ff_fifo_read_address_7_6),
    .RESET(n36_6) 
);
  DFFRE ff_fifo_read_address_1_s0 (
    .Q(ff_fifo_read_address[1]),
    .D(n453_13),
    .CLK(w_video_clk),
    .CE(ff_fifo_read_address_7_6),
    .RESET(n36_6) 
);
  DFFRE ff_fifo_read_address_0_s0 (
    .Q(ff_fifo_read_address[0]),
    .D(n454_13),
    .CLK(w_video_clk),
    .CE(ff_fifo_read_address_7_6),
    .RESET(n36_6) 
);
  DFFRE ff_fifo_write_s0 (
    .Q(ff_fifo_write),
    .D(n511_8),
    .CLK(w_video_clk),
    .CE(ff_fifo_write_7),
    .RESET(n36_6) 
);
  DFFRE ff_color_data_3_s0 (
    .Q(ff_color_data[3]),
    .D(w_pix[3]),
    .CLK(w_video_clk),
    .CE(n601_6),
    .RESET(n36_6) 
);
  DFFRE ff_color_data_2_s0 (
    .Q(ff_color_data[2]),
    .D(w_pix[2]),
    .CLK(w_video_clk),
    .CE(n601_6),
    .RESET(n36_6) 
);
  DFFRE ff_color_data_1_s0 (
    .Q(ff_color_data[1]),
    .D(w_pix[1]),
    .CLK(w_video_clk),
    .CE(n601_6),
    .RESET(n36_6) 
);
  DFFRE ff_color_data_0_s0 (
    .Q(ff_color_data[0]),
    .D(w_pix[0]),
    .CLK(w_video_clk),
    .CE(n601_6),
    .RESET(n36_6) 
);
  DFFRE pcolorcode_7_s0 (
    .Q(w_color_code_graphic4567[7]),
    .D(n573_13),
    .CLK(w_video_clk),
    .CE(pcolorcode_7_4),
    .RESET(n36_6) 
);
  DFFRE pcolorcode_6_s0 (
    .Q(w_color_code_graphic4567[6]),
    .D(n574_12),
    .CLK(w_video_clk),
    .CE(pcolorcode_7_4),
    .RESET(n36_6) 
);
  DFFRE pcolorcode_5_s0 (
    .Q(w_color_code_graphic4567[5]),
    .D(n575_12),
    .CLK(w_video_clk),
    .CE(pcolorcode_7_4),
    .RESET(n36_6) 
);
  DFFRE pcolorcode_4_s0 (
    .Q(w_color_code_graphic4567[4]),
    .D(n576_12),
    .CLK(w_video_clk),
    .CE(pcolorcode_7_4),
    .RESET(n36_6) 
);
  DFFRE pcolorcode_3_s0 (
    .Q(w_color_code_graphic4567[3]),
    .D(n577_8),
    .CLK(w_video_clk),
    .CE(pcolorcode_7_4),
    .RESET(n36_6) 
);
  DFFRE pcolorcode_2_s0 (
    .Q(w_color_code_graphic4567[2]),
    .D(n578_8),
    .CLK(w_video_clk),
    .CE(pcolorcode_7_4),
    .RESET(n36_6) 
);
  DFFRE pcolorcode_1_s0 (
    .Q(w_color_code_graphic4567[1]),
    .D(n579_8),
    .CLK(w_video_clk),
    .CE(pcolorcode_7_4),
    .RESET(n36_6) 
);
  DFFRE pcolorcode_0_s0 (
    .Q(w_color_code_graphic4567[0]),
    .D(n580_8),
    .CLK(w_video_clk),
    .CE(pcolorcode_7_4),
    .RESET(n36_6) 
);
  DFFRE p_yjk_r_5_s0 (
    .Q(w_yjk_r[5]),
    .D(w_r[5]),
    .CLK(w_video_clk),
    .CE(n1017_4),
    .RESET(n36_6) 
);
  DFFRE p_yjk_r_4_s0 (
    .Q(w_yjk_r[4]),
    .D(w_r[4]),
    .CLK(w_video_clk),
    .CE(n1017_4),
    .RESET(n36_6) 
);
  DFFRE p_yjk_r_3_s0 (
    .Q(w_yjk_r[3]),
    .D(w_r[3]),
    .CLK(w_video_clk),
    .CE(n1017_4),
    .RESET(n36_6) 
);
  DFFRE p_yjk_r_2_s0 (
    .Q(w_yjk_r[2]),
    .D(w_r[2]),
    .CLK(w_video_clk),
    .CE(n1017_4),
    .RESET(n36_6) 
);
  DFFRE p_yjk_r_1_s0 (
    .Q(w_yjk_r[1]),
    .D(w_r[1]),
    .CLK(w_video_clk),
    .CE(n1017_4),
    .RESET(n36_6) 
);
  DFFRE p_yjk_r_0_s0 (
    .Q(w_yjk_r[0]),
    .D(w_r[0]),
    .CLK(w_video_clk),
    .CE(n1017_4),
    .RESET(n36_6) 
);
  DFFRE p_yjk_g_5_s0 (
    .Q(w_yjk_g[5]),
    .D(w_g[5]),
    .CLK(w_video_clk),
    .CE(n1017_4),
    .RESET(n36_6) 
);
  DFFRE p_yjk_g_4_s0 (
    .Q(w_yjk_g[4]),
    .D(w_g[4]),
    .CLK(w_video_clk),
    .CE(n1017_4),
    .RESET(n36_6) 
);
  DFFRE p_yjk_g_3_s0 (
    .Q(w_yjk_g[3]),
    .D(w_g[3]),
    .CLK(w_video_clk),
    .CE(n1017_4),
    .RESET(n36_6) 
);
  DFFRE p_yjk_g_2_s0 (
    .Q(w_yjk_g[2]),
    .D(w_g[2]),
    .CLK(w_video_clk),
    .CE(n1017_4),
    .RESET(n36_6) 
);
  DFFRE p_yjk_g_1_s0 (
    .Q(w_yjk_g[1]),
    .D(w_g[1]),
    .CLK(w_video_clk),
    .CE(n1017_4),
    .RESET(n36_6) 
);
  DFFRE p_yjk_g_0_s0 (
    .Q(w_yjk_g[0]),
    .D(w_g[0]),
    .CLK(w_video_clk),
    .CE(n1017_4),
    .RESET(n36_6) 
);
  DFFRE p_yjk_b_5_s0 (
    .Q(w_yjk_b[5]),
    .D(w_b[5]),
    .CLK(w_video_clk),
    .CE(n1017_4),
    .RESET(n36_6) 
);
  DFFRE p_yjk_b_4_s0 (
    .Q(w_yjk_b[4]),
    .D(w_b[4]),
    .CLK(w_video_clk),
    .CE(n1017_4),
    .RESET(n36_6) 
);
  DFFRE p_yjk_b_3_s0 (
    .Q(w_yjk_b[3]),
    .D(w_b[3]),
    .CLK(w_video_clk),
    .CE(n1017_4),
    .RESET(n36_6) 
);
  DFFRE p_yjk_b_2_s0 (
    .Q(w_yjk_b[2]),
    .D(w_b[2]),
    .CLK(w_video_clk),
    .CE(n1017_4),
    .RESET(n36_6) 
);
  DFFRE p_yjk_b_1_s0 (
    .Q(w_yjk_b[1]),
    .D(w_b[1]),
    .CLK(w_video_clk),
    .CE(n1017_4),
    .RESET(n36_6) 
);
  DFFRE p_yjk_b_0_s0 (
    .Q(w_yjk_b[0]),
    .D(w_b[0]),
    .CLK(w_video_clk),
    .CE(n1017_4),
    .RESET(n36_6) 
);
  DFFRE p_yjk_en_s0 (
    .Q(w_yjk_en),
    .D(n839_6),
    .CLK(w_video_clk),
    .CE(n1017_4),
    .RESET(n36_6) 
);
  DFFRE ff_pattern_name_base_address_6_s0 (
    .Q(ff_pattern_name_base_address[6]),
    .D(reg_r2_pattern_name_Z[6]),
    .CLK(w_video_clk),
    .CE(n1515_4),
    .RESET(n36_6) 
);
  DFFRE ff_pattern_name_base_address_5_s0 (
    .Q(ff_pattern_name_base_address[5]),
    .D(reg_r2_pattern_name_Z[5]),
    .CLK(w_video_clk),
    .CE(n1515_4),
    .RESET(n36_6) 
);
  DFFRE ff_pattern_name_base_address_4_s0 (
    .Q(ff_pattern_name_base_address[4]),
    .D(reg_r2_pattern_name_Z[4]),
    .CLK(w_video_clk),
    .CE(n1515_4),
    .RESET(n36_6) 
);
  DFFRE ff_pattern_name_base_address_3_s0 (
    .Q(ff_pattern_name_base_address[3]),
    .D(reg_r2_pattern_name_Z[3]),
    .CLK(w_video_clk),
    .CE(n1515_4),
    .RESET(n36_6) 
);
  DFFRE ff_pattern_name_base_address_2_s0 (
    .Q(ff_pattern_name_base_address[2]),
    .D(reg_r2_pattern_name_Z[2]),
    .CLK(w_video_clk),
    .CE(n1515_4),
    .RESET(n36_6) 
);
  DFFRE ff_pattern_name_base_address_1_s0 (
    .Q(ff_pattern_name_base_address[1]),
    .D(reg_r2_pattern_name_Z[1]),
    .CLK(w_video_clk),
    .CE(n1515_4),
    .RESET(n36_6) 
);
  DFFRE ff_pattern_name_base_address_0_s0 (
    .Q(ff_pattern_name_base_address[0]),
    .D(reg_r2_pattern_name_Z[0]),
    .CLK(w_video_clk),
    .CE(n1515_4),
    .RESET(n36_6) 
);
  DFFRE ff_local_dot_counter_x_8_s0 (
    .Q(ff_local_dot_counter_x[8]),
    .D(n990_14),
    .CLK(w_video_clk),
    .CE(ff_local_dot_counter_x_8_9),
    .RESET(n36_6) 
);
  DFFRE ff_local_dot_counter_x_7_s0 (
    .Q(ff_local_dot_counter_x[7]),
    .D(n991_14),
    .CLK(w_video_clk),
    .CE(ff_local_dot_counter_x_8_9),
    .RESET(n36_6) 
);
  DFFRE ff_local_dot_counter_x_6_s0 (
    .Q(ff_local_dot_counter_x[6]),
    .D(n992_14),
    .CLK(w_video_clk),
    .CE(ff_local_dot_counter_x_8_9),
    .RESET(n36_6) 
);
  DFFRE ff_local_dot_counter_x_5_s0 (
    .Q(ff_local_dot_counter_x[5]),
    .D(n993_14),
    .CLK(w_video_clk),
    .CE(ff_local_dot_counter_x_8_9),
    .RESET(n36_6) 
);
  DFFRE ff_local_dot_counter_x_4_s0 (
    .Q(ff_local_dot_counter_x[4]),
    .D(n994_14),
    .CLK(w_video_clk),
    .CE(ff_local_dot_counter_x_8_9),
    .RESET(n36_6) 
);
  DFFRE ff_local_dot_counter_x_3_s0 (
    .Q(ff_local_dot_counter_x[3]),
    .D(n995_14),
    .CLK(w_video_clk),
    .CE(ff_local_dot_counter_x_8_9),
    .RESET(n36_6) 
);
  DFFRE ff_local_dot_counter_x_2_s0 (
    .Q(ff_local_dot_counter_x[2]),
    .D(n996_18),
    .CLK(w_video_clk),
    .CE(ff_local_dot_counter_x_8_9),
    .RESET(n36_6) 
);
  DFFRE ff_local_dot_counter_x_1_s0 (
    .Q(ff_local_dot_counter_x[1]),
    .D(n997_21),
    .CLK(w_video_clk),
    .CE(ff_local_dot_counter_x_8_9),
    .RESET(n36_6) 
);
  DFFRE ff_blink_clk_cnt_3_s0 (
    .Q(ff_blink_clk_cnt[3]),
    .D(n1067_7),
    .CLK(w_video_clk),
    .CE(n1550_8),
    .RESET(n36_6) 
);
  DFFRE ff_blink_clk_cnt_2_s0 (
    .Q(ff_blink_clk_cnt[2]),
    .D(n1068_7),
    .CLK(w_video_clk),
    .CE(n1550_8),
    .RESET(n36_6) 
);
  DFFRE ff_blink_clk_cnt_1_s0 (
    .Q(ff_blink_clk_cnt[1]),
    .D(n1069_7),
    .CLK(w_video_clk),
    .CE(n1550_8),
    .RESET(n36_6) 
);
  DFFRE ff_blink_state_s0 (
    .Q(ff_blink_state),
    .D(n1080_6),
    .CLK(w_video_clk),
    .CE(n1564_12),
    .RESET(n36_6) 
);
  DFFRE ff_blink_period_cnt_3_s0 (
    .Q(ff_blink_period_cnt[3]),
    .D(n1071_7),
    .CLK(w_video_clk),
    .CE(ff_blink_period_cnt_3_6),
    .RESET(n36_6) 
);
  DFFRE ff_blink_period_cnt_2_s0 (
    .Q(ff_blink_period_cnt[2]),
    .D(n1072_7),
    .CLK(w_video_clk),
    .CE(ff_blink_period_cnt_3_6),
    .RESET(n36_6) 
);
  DFFRE ff_blink_period_cnt_1_s0 (
    .Q(ff_blink_period_cnt[1]),
    .D(n1073_7),
    .CLK(w_video_clk),
    .CE(ff_blink_period_cnt_3_6),
    .RESET(n36_6) 
);
  DFFRE ff_blink_period_cnt_0_s0 (
    .Q(ff_blink_period_cnt[0]),
    .D(n1074_9),
    .CLK(w_video_clk),
    .CE(ff_blink_period_cnt_3_6),
    .RESET(n36_6) 
);
  DFFE ff_fifo3_7_s0 (
    .Q(ff_fifo3[7]),
    .D(w_fifo_rdata[7]),
    .CLK(w_video_clk),
    .CE(n102_4) 
);
  DFFE p_vram_address_16_s1 (
    .Q(w_vram_address_graphic4567[16]),
    .D(n845_6),
    .CLK(w_video_clk),
    .CE(p_vram_address_16_7) 
);
defparam p_vram_address_16_s1.INIT=1'b0;
  DFFE p_vram_address_15_s1 (
    .Q(w_vram_address_graphic4567[15]),
    .D(n846_6),
    .CLK(w_video_clk),
    .CE(p_vram_address_16_7) 
);
defparam p_vram_address_15_s1.INIT=1'b0;
  DFFE p_vram_address_14_s1 (
    .Q(w_vram_address_graphic4567[14]),
    .D(n847_6),
    .CLK(w_video_clk),
    .CE(p_vram_address_16_7) 
);
defparam p_vram_address_14_s1.INIT=1'b0;
  DFFE p_vram_address_13_s1 (
    .Q(w_vram_address_graphic4567[13]),
    .D(n848_6),
    .CLK(w_video_clk),
    .CE(p_vram_address_16_7) 
);
defparam p_vram_address_13_s1.INIT=1'b0;
  DFFE p_vram_address_12_s1 (
    .Q(w_vram_address_graphic4567[12]),
    .D(n849_6),
    .CLK(w_video_clk),
    .CE(p_vram_address_16_7) 
);
defparam p_vram_address_12_s1.INIT=1'b0;
  DFFE p_vram_address_11_s1 (
    .Q(w_vram_address_graphic4567[11]),
    .D(n850_6),
    .CLK(w_video_clk),
    .CE(p_vram_address_16_7) 
);
defparam p_vram_address_11_s1.INIT=1'b0;
  DFFE p_vram_address_10_s1 (
    .Q(w_vram_address_graphic4567[10]),
    .D(n851_6),
    .CLK(w_video_clk),
    .CE(p_vram_address_16_7) 
);
defparam p_vram_address_10_s1.INIT=1'b0;
  DFFE p_vram_address_9_s1 (
    .Q(w_vram_address_graphic4567[9]),
    .D(n852_8),
    .CLK(w_video_clk),
    .CE(p_vram_address_16_7) 
);
defparam p_vram_address_9_s1.INIT=1'b0;
  DFFE p_vram_address_8_s1 (
    .Q(w_vram_address_graphic4567[8]),
    .D(n853_8),
    .CLK(w_video_clk),
    .CE(p_vram_address_16_7) 
);
defparam p_vram_address_8_s1.INIT=1'b0;
  DFFE p_vram_address_7_s1 (
    .Q(w_vram_address_graphic4567[7]),
    .D(n854_8),
    .CLK(w_video_clk),
    .CE(p_vram_address_16_7) 
);
defparam p_vram_address_7_s1.INIT=1'b0;
  DFFE p_vram_address_6_s1 (
    .Q(w_vram_address_graphic4567[6]),
    .D(n855_8),
    .CLK(w_video_clk),
    .CE(p_vram_address_16_7) 
);
defparam p_vram_address_6_s1.INIT=1'b0;
  DFFE p_vram_address_5_s1 (
    .Q(w_vram_address_graphic4567[5]),
    .D(n856_8),
    .CLK(w_video_clk),
    .CE(p_vram_address_16_7) 
);
defparam p_vram_address_5_s1.INIT=1'b0;
  DFFE p_vram_address_4_s1 (
    .Q(w_vram_address_graphic4567[4]),
    .D(n857_8),
    .CLK(w_video_clk),
    .CE(p_vram_address_16_7) 
);
defparam p_vram_address_4_s1.INIT=1'b0;
  DFFE p_vram_address_3_s1 (
    .Q(w_vram_address_graphic4567[3]),
    .D(n858_8),
    .CLK(w_video_clk),
    .CE(p_vram_address_16_7) 
);
defparam p_vram_address_3_s1.INIT=1'b0;
  DFFE p_vram_address_2_s1 (
    .Q(w_vram_address_graphic4567[2]),
    .D(n859_8),
    .CLK(w_video_clk),
    .CE(p_vram_address_16_7) 
);
defparam p_vram_address_2_s1.INIT=1'b0;
  DFFE p_vram_address_1_s1 (
    .Q(w_vram_address_graphic4567[1]),
    .D(n860_8),
    .CLK(w_video_clk),
    .CE(p_vram_address_16_7) 
);
defparam p_vram_address_1_s1.INIT=1'b0;
  DFFE p_vram_address_0_s1 (
    .Q(w_vram_address_graphic4567[0]),
    .D(n861_8),
    .CLK(w_video_clk),
    .CE(p_vram_address_16_7) 
);
defparam p_vram_address_0_s1.INIT=1'b0;
  DFFR ff_blink_clk_cnt_0_s1 (
    .Q(ff_blink_clk_cnt[0]),
    .D(n1070_15),
    .CLK(w_video_clk),
    .RESET(n36_6) 
);
defparam ff_blink_clk_cnt_0_s1.INIT=1'b0;
  ALU w_r_yjk_0_s (
    .SUM(w_r_yjk[0]),
    .COUT(w_r_yjk_0_2),
    .I0(w_pix[3]),
    .I1(ff_pix2[0]),
    .I3(GND),
    .CIN(GND) 
);
defparam w_r_yjk_0_s.ALU_MODE=0;
  ALU w_r_yjk_1_s (
    .SUM(w_r_yjk[1]),
    .COUT(w_r_yjk_1_2),
    .I0(w_pix[4]),
    .I1(ff_pix2[1]),
    .I3(GND),
    .CIN(w_r_yjk_0_2) 
);
defparam w_r_yjk_1_s.ALU_MODE=0;
  ALU w_r_yjk_2_s (
    .SUM(w_r_yjk[2]),
    .COUT(w_r_yjk_2_2),
    .I0(w_pix[5]),
    .I1(ff_pix2[2]),
    .I3(GND),
    .CIN(w_r_yjk_1_2) 
);
defparam w_r_yjk_2_s.ALU_MODE=0;
  ALU w_r_yjk_3_s (
    .SUM(w_r_yjk[3]),
    .COUT(w_r_yjk_3_2),
    .I0(w_pix[6]),
    .I1(ff_pix3[0]),
    .I3(GND),
    .CIN(w_r_yjk_2_2) 
);
defparam w_r_yjk_3_s.ALU_MODE=0;
  ALU w_r_yjk_4_s (
    .SUM(w_r_yjk[4]),
    .COUT(w_r_yjk_4_2),
    .I0(w_pix[7]),
    .I1(ff_pix3[1]),
    .I3(GND),
    .CIN(w_r_yjk_3_2) 
);
defparam w_r_yjk_4_s.ALU_MODE=0;
  ALU w_r_yjk_5_s (
    .SUM(w_r_yjk[5]),
    .COUT(w_r_yjk_5_2),
    .I0(GND),
    .I1(ff_pix3[2]),
    .I3(GND),
    .CIN(w_r_yjk_4_2) 
);
defparam w_r_yjk_5_s.ALU_MODE=0;
  ALU w_r_yjk_6_s (
    .SUM(w_r_yjk[6]),
    .COUT(w_r_yjk_6_0_COUT),
    .I0(GND),
    .I1(ff_pix3[2]),
    .I3(GND),
    .CIN(w_r_yjk_5_2) 
);
defparam w_r_yjk_6_s.ALU_MODE=0;
  ALU w_g_yjk_0_s (
    .SUM(w_g_yjk[0]),
    .COUT(w_g_yjk_0_2),
    .I0(w_pix[3]),
    .I1(ff_pix0[0]),
    .I3(GND),
    .CIN(GND) 
);
defparam w_g_yjk_0_s.ALU_MODE=0;
  ALU w_g_yjk_1_s (
    .SUM(w_g_yjk[1]),
    .COUT(w_g_yjk_1_2),
    .I0(w_pix[4]),
    .I1(ff_pix0[1]),
    .I3(GND),
    .CIN(w_g_yjk_0_2) 
);
defparam w_g_yjk_1_s.ALU_MODE=0;
  ALU w_g_yjk_2_s (
    .SUM(w_g_yjk[2]),
    .COUT(w_g_yjk_2_2),
    .I0(w_pix[5]),
    .I1(ff_pix0[2]),
    .I3(GND),
    .CIN(w_g_yjk_1_2) 
);
defparam w_g_yjk_2_s.ALU_MODE=0;
  ALU w_g_yjk_3_s (
    .SUM(w_g_yjk[3]),
    .COUT(w_g_yjk_3_2),
    .I0(w_pix[6]),
    .I1(ff_pix1[0]),
    .I3(GND),
    .CIN(w_g_yjk_2_2) 
);
defparam w_g_yjk_3_s.ALU_MODE=0;
  ALU w_g_yjk_4_s (
    .SUM(w_g_yjk[4]),
    .COUT(w_g_yjk_4_2),
    .I0(w_pix[7]),
    .I1(ff_pix1[1]),
    .I3(GND),
    .CIN(w_g_yjk_3_2) 
);
defparam w_g_yjk_4_s.ALU_MODE=0;
  ALU w_g_yjk_5_s (
    .SUM(w_g_yjk[5]),
    .COUT(w_g_yjk_5_2),
    .I0(GND),
    .I1(ff_pix1[2]),
    .I3(GND),
    .CIN(w_g_yjk_4_2) 
);
defparam w_g_yjk_5_s.ALU_MODE=0;
  ALU w_g_yjk_6_s (
    .SUM(w_g_yjk[6]),
    .COUT(w_g_yjk_6_0_COUT),
    .I0(GND),
    .I1(ff_pix1[2]),
    .I3(GND),
    .CIN(w_g_yjk_5_2) 
);
defparam w_g_yjk_6_s.ALU_MODE=0;
  ALU w_b_jk_1_s (
    .SUM(w_b_jk[1]),
    .COUT(w_b_jk_1_2),
    .I0(ff_pix2[0]),
    .I1(ff_pix0[1]),
    .I3(GND),
    .CIN(GND) 
);
defparam w_b_jk_1_s.ALU_MODE=0;
  ALU w_b_jk_2_s (
    .SUM(w_b_jk[2]),
    .COUT(w_b_jk_2_2),
    .I0(ff_pix2[1]),
    .I1(ff_pix0[2]),
    .I3(GND),
    .CIN(w_b_jk_1_2) 
);
defparam w_b_jk_2_s.ALU_MODE=0;
  ALU w_b_jk_3_s (
    .SUM(w_b_jk[3]),
    .COUT(w_b_jk_3_2),
    .I0(ff_pix2[2]),
    .I1(ff_pix1[0]),
    .I3(GND),
    .CIN(w_b_jk_2_2) 
);
defparam w_b_jk_3_s.ALU_MODE=0;
  ALU w_b_jk_4_s (
    .SUM(w_b_jk[4]),
    .COUT(w_b_jk_4_2),
    .I0(ff_pix3[0]),
    .I1(ff_pix1[1]),
    .I3(GND),
    .CIN(w_b_jk_3_2) 
);
defparam w_b_jk_4_s.ALU_MODE=0;
  ALU w_b_jk_5_s (
    .SUM(w_b_jk[5]),
    .COUT(w_b_jk_5_2),
    .I0(ff_pix3[1]),
    .I1(ff_pix1[2]),
    .I3(GND),
    .CIN(w_b_jk_4_2) 
);
defparam w_b_jk_5_s.ALU_MODE=0;
  ALU w_b_jk_6_s (
    .SUM(w_b_jk[6]),
    .COUT(w_b_jk_6_2),
    .I0(ff_pix3[2]),
    .I1(ff_pix1[2]),
    .I3(GND),
    .CIN(w_b_jk_5_2) 
);
defparam w_b_jk_6_s.ALU_MODE=0;
  ALU w_b_jk_7_s (
    .SUM(w_b_jk[7]),
    .COUT(w_b_jk_7_0_COUT),
    .I0(ff_pix3[2]),
    .I1(ff_pix1[2]),
    .I3(GND),
    .CIN(w_b_jk_6_2) 
);
defparam w_b_jk_7_s.ALU_MODE=0;
  ALU w_dot_counter_x_3_s (
    .SUM(w_dot_counter_x[3]),
    .COUT(w_dot_counter_x_3_2),
    .I0(w_pre_dot_counter_x[3]),
    .I1(reg_r26_h_scroll_Z[3]),
    .I3(GND),
    .CIN(GND) 
);
defparam w_dot_counter_x_3_s.ALU_MODE=0;
  ALU w_dot_counter_x_4_s (
    .SUM(w_dot_counter_x[4]),
    .COUT(w_dot_counter_x_4_2),
    .I0(w_pre_dot_counter_x[4]),
    .I1(reg_r26_h_scroll_Z[4]),
    .I3(GND),
    .CIN(w_dot_counter_x_3_2) 
);
defparam w_dot_counter_x_4_s.ALU_MODE=0;
  ALU w_dot_counter_x_5_s (
    .SUM(w_dot_counter_x[5]),
    .COUT(w_dot_counter_x_5_2),
    .I0(w_pre_dot_counter_x[5]),
    .I1(reg_r26_h_scroll_Z[5]),
    .I3(GND),
    .CIN(w_dot_counter_x_4_2) 
);
defparam w_dot_counter_x_5_s.ALU_MODE=0;
  ALU w_dot_counter_x_6_s (
    .SUM(w_dot_counter_x[6]),
    .COUT(w_dot_counter_x_6_2),
    .I0(w_pre_dot_counter_x[6]),
    .I1(reg_r26_h_scroll_Z[6]),
    .I3(GND),
    .CIN(w_dot_counter_x_5_2) 
);
defparam w_dot_counter_x_6_s.ALU_MODE=0;
  ALU w_dot_counter_x_7_s (
    .SUM(w_dot_counter_x[7]),
    .COUT(w_dot_counter_x_7_2),
    .I0(w_pre_dot_counter_x[7]),
    .I1(reg_r26_h_scroll_Z[7]),
    .I3(GND),
    .CIN(w_dot_counter_x_6_2) 
);
defparam w_dot_counter_x_7_s.ALU_MODE=0;
  ALU w_dot_counter_x_8_s (
    .SUM(w_dot_counter_x[8]),
    .COUT(w_dot_counter_x_8_0_COUT),
    .I0(w_pre_dot_counter_x[8]),
    .I1(reg_r26_h_scroll_Z[8]),
    .I3(GND),
    .CIN(w_dot_counter_x_7_2) 
);
defparam w_dot_counter_x_8_s.ALU_MODE=0;
  ALU w_b_y_2_s (
    .SUM(w_b_y[2]),
    .COUT(w_b_y_2_3),
    .I0(w_pix[3]),
    .I1(w_pix[5]),
    .I3(GND),
    .CIN(GND) 
);
defparam w_b_y_2_s.ALU_MODE=0;
  ALU w_b_y_3_s (
    .SUM(w_b_y[3]),
    .COUT(w_b_y_3_3),
    .I0(w_pix[4]),
    .I1(w_pix[6]),
    .I3(GND),
    .CIN(w_b_y_2_3) 
);
defparam w_b_y_3_s.ALU_MODE=0;
  ALU w_b_y_4_s (
    .SUM(w_b_y[4]),
    .COUT(w_b_y_4_3),
    .I0(w_pix[5]),
    .I1(w_pix[7]),
    .I3(GND),
    .CIN(w_b_y_3_3) 
);
defparam w_b_y_4_s.ALU_MODE=0;
  ALU w_b_y_5_s (
    .SUM(w_b_y[5]),
    .COUT(w_b_y_5_3),
    .I0(w_pix[6]),
    .I1(GND),
    .I3(GND),
    .CIN(w_b_y_4_3) 
);
defparam w_b_y_5_s.ALU_MODE=0;
  ALU w_b_y_6_s (
    .SUM(w_b_y[6]),
    .COUT(w_b_y[7]),
    .I0(w_pix[7]),
    .I1(GND),
    .I3(GND),
    .CIN(w_b_y_5_3) 
);
defparam w_b_y_6_s.ALU_MODE=0;
  ALU w_b_yjkp_0_s (
    .SUM(w_b_yjkp[0]),
    .COUT(w_b_yjkp_0_3),
    .I0(w_pix[3]),
    .I1(ff_pix0[0]),
    .I3(GND),
    .CIN(VCC) 
);
defparam w_b_yjkp_0_s.ALU_MODE=1;
  ALU n704_s (
    .SUM(n704_2),
    .COUT(n704_3),
    .I0(w_pix[4]),
    .I1(w_b_jk[1]),
    .I3(GND),
    .CIN(w_b_yjkp_0_3) 
);
defparam n704_s.ALU_MODE=1;
  ALU n703_s (
    .SUM(n703_2),
    .COUT(n703_3),
    .I0(w_b_y[2]),
    .I1(w_b_jk[2]),
    .I3(GND),
    .CIN(n704_3) 
);
defparam n703_s.ALU_MODE=1;
  ALU n702_s (
    .SUM(n702_2),
    .COUT(n702_3),
    .I0(w_b_y[3]),
    .I1(w_b_jk[3]),
    .I3(GND),
    .CIN(n703_3) 
);
defparam n702_s.ALU_MODE=1;
  ALU n701_s (
    .SUM(n701_2),
    .COUT(n701_3),
    .I0(w_b_y[4]),
    .I1(w_b_jk[4]),
    .I3(GND),
    .CIN(n702_3) 
);
defparam n701_s.ALU_MODE=1;
  ALU n700_s (
    .SUM(n700_2),
    .COUT(n700_3),
    .I0(w_b_y[5]),
    .I1(w_b_jk[5]),
    .I3(GND),
    .CIN(n701_3) 
);
defparam n700_s.ALU_MODE=1;
  ALU n699_s (
    .SUM(n699_2),
    .COUT(n699_3),
    .I0(w_b_y[6]),
    .I1(w_b_jk[6]),
    .I3(GND),
    .CIN(n700_3) 
);
defparam n699_s.ALU_MODE=1;
  ALU n698_s (
    .SUM(n698_2),
    .COUT(n698_3),
    .I0(w_b_y[7]),
    .I1(w_b_jk[7]),
    .I3(GND),
    .CIN(n699_3) 
);
defparam n698_s.ALU_MODE=1;
  ALU n697_s (
    .SUM(n697_2),
    .COUT(n697_0_COUT),
    .I0(GND),
    .I1(w_b_jk[7]),
    .I3(GND),
    .CIN(n698_3) 
);
defparam n697_s.ALU_MODE=1;
  vdp_ram_256byte u_fifo_ram (
    .w_video_clk(w_video_clk),
    .w_vdp_enable(w_vdp_enable),
    .w_ram_we(w_ram_we),
    .w_fifo_address(w_fifo_address[7:0]),
    .w_fifo_wdata(w_fifo_wdata[7:0]),
    .n13_5(n13_5),
    .w_fifo_rdata(w_fifo_rdata[7:0])
);
  VCC VCC_cZ (
    .V(VCC)
);
  GND GND_cZ (
    .G(GND)
);
endmodule /* vdp_graphic4567 */
module vdp_spinforam (
  w_video_clk,
  w_vdp_enable,
  ff_info_ic,
  ff_info_cc,
  ff_info_ram_we,
  w_info_address,
  ff_info_color,
  ff_info_pattern,
  ff_info_x,
  w_info_rdata_Z,
  w_info_rdata
)
;
input w_video_clk;
input w_vdp_enable;
input ff_info_ic;
input ff_info_cc;
input ff_info_ram_we;
input [2:0] w_info_address;
input [3:0] ff_info_color;
input [15:0] ff_info_pattern;
input [8:0] ff_info_x;
output [0:0] w_info_rdata_Z;
output [30:1] w_info_rdata;
wire n6_6;
wire [2:0] ff_address;
wire [3:3] DO;
wire VCC;
wire GND;
  LUT2 n6_s1 (
    .F(n6_6),
    .I0(w_vdp_enable),
    .I1(ff_info_ram_we) 
);
defparam n6_s1.INIT=4'h8;
  DFFE ff_address_1_s0 (
    .Q(ff_address[1]),
    .D(w_info_address[1]),
    .CLK(w_video_clk),
    .CE(w_vdp_enable) 
);
  DFFE ff_address_0_s0 (
    .Q(ff_address[0]),
    .D(w_info_address[0]),
    .CLK(w_video_clk),
    .CE(w_vdp_enable) 
);
  DFFE ff_address_2_s0 (
    .Q(ff_address[2]),
    .D(w_info_address[2]),
    .CLK(w_video_clk),
    .CE(w_vdp_enable) 
);
  RAM16SDP4 ff_memory_ff_memory_0_0_s (
    .DO({w_info_rdata[3:1],w_info_rdata_Z[0]}),
    .DI({ff_info_color[1:0],ff_info_cc,ff_info_ic}),
    .WAD({GND,w_info_address[2:0]}),
    .RAD({GND,ff_address[2:0]}),
    .WRE(n6_6),
    .CLK(w_video_clk) 
);
  RAM16SDP4 ff_memory_ff_memory_0_1_s (
    .DO(w_info_rdata[7:4]),
    .DI({ff_info_pattern[1:0],ff_info_color[3:2]}),
    .WAD({GND,w_info_address[2:0]}),
    .RAD({GND,ff_address[2:0]}),
    .WRE(n6_6),
    .CLK(w_video_clk) 
);
  RAM16SDP4 ff_memory_ff_memory_0_2_s (
    .DO(w_info_rdata[11:8]),
    .DI(ff_info_pattern[5:2]),
    .WAD({GND,w_info_address[2:0]}),
    .RAD({GND,ff_address[2:0]}),
    .WRE(n6_6),
    .CLK(w_video_clk) 
);
  RAM16SDP4 ff_memory_ff_memory_0_3_s (
    .DO(w_info_rdata[15:12]),
    .DI(ff_info_pattern[9:6]),
    .WAD({GND,w_info_address[2:0]}),
    .RAD({GND,ff_address[2:0]}),
    .WRE(n6_6),
    .CLK(w_video_clk) 
);
  RAM16SDP4 ff_memory_ff_memory_0_4_s (
    .DO(w_info_rdata[19:16]),
    .DI(ff_info_pattern[13:10]),
    .WAD({GND,w_info_address[2:0]}),
    .RAD({GND,ff_address[2:0]}),
    .WRE(n6_6),
    .CLK(w_video_clk) 
);
  RAM16SDP4 ff_memory_ff_memory_0_5_s (
    .DO(w_info_rdata[23:20]),
    .DI({ff_info_x[1:0],ff_info_pattern[15:14]}),
    .WAD({GND,w_info_address[2:0]}),
    .RAD({GND,ff_address[2:0]}),
    .WRE(n6_6),
    .CLK(w_video_clk) 
);
  RAM16SDP4 ff_memory_ff_memory_0_6_s (
    .DO(w_info_rdata[27:24]),
    .DI(ff_info_x[5:2]),
    .WAD({GND,w_info_address[2:0]}),
    .RAD({GND,ff_address[2:0]}),
    .WRE(n6_6),
    .CLK(w_video_clk) 
);
  RAM16SDP4 ff_memory_ff_memory_0_7_s (
    .DO({DO[3],w_info_rdata[30:28]}),
    .DI({GND,ff_info_x[8:6]}),
    .WAD({GND,w_info_address[2:0]}),
    .RAD({GND,ff_address[2:0]}),
    .WRE(n6_6),
    .CLK(w_video_clk) 
);
  VCC VCC_cZ (
    .V(VCC)
);
  GND GND_cZ (
    .G(GND)
);
endmodule /* vdp_spinforam */
module vdp_ram_256byte_0 (
  w_video_clk,
  w_vdp_enable,
  w_ram_even_we,
  n13_5,
  w_line_buf_wdata_even_7_5,
  w_line_buf_address_even,
  ff_line_buf_draw_color,
  w_line_buf_rdata_even
)
;
input w_video_clk;
input w_vdp_enable;
input w_ram_even_we;
input n13_5;
input w_line_buf_wdata_even_7_5;
input [7:0] w_line_buf_address_even;
input [7:0] ff_line_buf_draw_color;
output [7:0] w_line_buf_rdata_even;
wire ff_we;
wire [7:0] ff_address;
wire [7:0] ff_d;
wire [31:8] DO;
wire VCC;
wire GND;
  DFFE ff_address_6_s0 (
    .Q(ff_address[6]),
    .D(w_line_buf_address_even[6]),
    .CLK(w_video_clk),
    .CE(w_vdp_enable) 
);
  DFFE ff_address_5_s0 (
    .Q(ff_address[5]),
    .D(w_line_buf_address_even[5]),
    .CLK(w_video_clk),
    .CE(w_vdp_enable) 
);
  DFFE ff_address_4_s0 (
    .Q(ff_address[4]),
    .D(w_line_buf_address_even[4]),
    .CLK(w_video_clk),
    .CE(w_vdp_enable) 
);
  DFFE ff_address_3_s0 (
    .Q(ff_address[3]),
    .D(w_line_buf_address_even[3]),
    .CLK(w_video_clk),
    .CE(w_vdp_enable) 
);
  DFFE ff_address_2_s0 (
    .Q(ff_address[2]),
    .D(w_line_buf_address_even[2]),
    .CLK(w_video_clk),
    .CE(w_vdp_enable) 
);
  DFFE ff_address_1_s0 (
    .Q(ff_address[1]),
    .D(w_line_buf_address_even[1]),
    .CLK(w_video_clk),
    .CE(w_vdp_enable) 
);
  DFFE ff_address_0_s0 (
    .Q(ff_address[0]),
    .D(w_line_buf_address_even[0]),
    .CLK(w_video_clk),
    .CE(w_vdp_enable) 
);
  DFFR ff_we_s0 (
    .Q(ff_we),
    .D(w_ram_even_we),
    .CLK(w_video_clk),
    .RESET(n13_5) 
);
  DFFRE ff_d_7_s0 (
    .Q(ff_d[7]),
    .D(ff_line_buf_draw_color[7]),
    .CLK(w_video_clk),
    .CE(w_vdp_enable),
    .RESET(w_line_buf_wdata_even_7_5) 
);
  DFFRE ff_d_6_s0 (
    .Q(ff_d[6]),
    .D(ff_line_buf_draw_color[6]),
    .CLK(w_video_clk),
    .CE(w_vdp_enable),
    .RESET(w_line_buf_wdata_even_7_5) 
);
  DFFRE ff_d_5_s0 (
    .Q(ff_d[5]),
    .D(ff_line_buf_draw_color[5]),
    .CLK(w_video_clk),
    .CE(w_vdp_enable),
    .RESET(w_line_buf_wdata_even_7_5) 
);
  DFFRE ff_d_4_s0 (
    .Q(ff_d[4]),
    .D(ff_line_buf_draw_color[4]),
    .CLK(w_video_clk),
    .CE(w_vdp_enable),
    .RESET(w_line_buf_wdata_even_7_5) 
);
  DFFRE ff_d_3_s0 (
    .Q(ff_d[3]),
    .D(ff_line_buf_draw_color[3]),
    .CLK(w_video_clk),
    .CE(w_vdp_enable),
    .RESET(w_line_buf_wdata_even_7_5) 
);
  DFFRE ff_d_2_s0 (
    .Q(ff_d[2]),
    .D(ff_line_buf_draw_color[2]),
    .CLK(w_video_clk),
    .CE(w_vdp_enable),
    .RESET(w_line_buf_wdata_even_7_5) 
);
  DFFRE ff_d_1_s0 (
    .Q(ff_d[1]),
    .D(ff_line_buf_draw_color[1]),
    .CLK(w_video_clk),
    .CE(w_vdp_enable),
    .RESET(w_line_buf_wdata_even_7_5) 
);
  DFFRE ff_d_0_s0 (
    .Q(ff_d[0]),
    .D(ff_line_buf_draw_color[0]),
    .CLK(w_video_clk),
    .CE(w_vdp_enable),
    .RESET(w_line_buf_wdata_even_7_5) 
);
  DFFE ff_address_7_s0 (
    .Q(ff_address[7]),
    .D(w_line_buf_address_even[7]),
    .CLK(w_video_clk),
    .CE(w_vdp_enable) 
);
  SP ff_block_ram_ff_block_ram_0_0_s (
    .DO({DO[31:8],w_line_buf_rdata_even[7:0]}),
    .DI({GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,ff_d[7:0]}),
    .BLKSEL({GND,GND,GND}),
    .AD({GND,GND,GND,ff_address[7:0],GND,GND,GND}),
    .WRE(ff_we),
    .CLK(w_video_clk),
    .CE(VCC),
    .OCE(GND),
    .RESET(GND) 
);
defparam ff_block_ram_ff_block_ram_0_0_s.BIT_WIDTH=8;
defparam ff_block_ram_ff_block_ram_0_0_s.BLK_SEL=3'b000;
defparam ff_block_ram_ff_block_ram_0_0_s.READ_MODE=1'b0;
defparam ff_block_ram_ff_block_ram_0_0_s.RESET_MODE="SYNC";
defparam ff_block_ram_ff_block_ram_0_0_s.WRITE_MODE=2'b00;
  VCC VCC_cZ (
    .V(VCC)
);
  GND GND_cZ (
    .G(GND)
);
endmodule /* vdp_ram_256byte_0 */
module vdp_ram_256byte_1 (
  w_video_clk,
  w_vdp_enable,
  w_ram_odd_we,
  n13_5,
  w_line_buf_wdata_odd_7_4,
  w_line_buf_address_odd,
  ff_line_buf_draw_color,
  w_line_buf_rdata_odd
)
;
input w_video_clk;
input w_vdp_enable;
input w_ram_odd_we;
input n13_5;
input w_line_buf_wdata_odd_7_4;
input [7:0] w_line_buf_address_odd;
input [7:0] ff_line_buf_draw_color;
output [7:0] w_line_buf_rdata_odd;
wire ff_we;
wire [7:0] ff_address;
wire [7:0] ff_d;
wire [31:8] DO;
wire VCC;
wire GND;
  DFFE ff_address_6_s0 (
    .Q(ff_address[6]),
    .D(w_line_buf_address_odd[6]),
    .CLK(w_video_clk),
    .CE(w_vdp_enable) 
);
  DFFE ff_address_5_s0 (
    .Q(ff_address[5]),
    .D(w_line_buf_address_odd[5]),
    .CLK(w_video_clk),
    .CE(w_vdp_enable) 
);
  DFFE ff_address_4_s0 (
    .Q(ff_address[4]),
    .D(w_line_buf_address_odd[4]),
    .CLK(w_video_clk),
    .CE(w_vdp_enable) 
);
  DFFE ff_address_3_s0 (
    .Q(ff_address[3]),
    .D(w_line_buf_address_odd[3]),
    .CLK(w_video_clk),
    .CE(w_vdp_enable) 
);
  DFFE ff_address_2_s0 (
    .Q(ff_address[2]),
    .D(w_line_buf_address_odd[2]),
    .CLK(w_video_clk),
    .CE(w_vdp_enable) 
);
  DFFE ff_address_1_s0 (
    .Q(ff_address[1]),
    .D(w_line_buf_address_odd[1]),
    .CLK(w_video_clk),
    .CE(w_vdp_enable) 
);
  DFFE ff_address_0_s0 (
    .Q(ff_address[0]),
    .D(w_line_buf_address_odd[0]),
    .CLK(w_video_clk),
    .CE(w_vdp_enable) 
);
  DFFR ff_we_s0 (
    .Q(ff_we),
    .D(w_ram_odd_we),
    .CLK(w_video_clk),
    .RESET(n13_5) 
);
  DFFRE ff_d_7_s0 (
    .Q(ff_d[7]),
    .D(ff_line_buf_draw_color[7]),
    .CLK(w_video_clk),
    .CE(w_vdp_enable),
    .RESET(w_line_buf_wdata_odd_7_4) 
);
  DFFRE ff_d_6_s0 (
    .Q(ff_d[6]),
    .D(ff_line_buf_draw_color[6]),
    .CLK(w_video_clk),
    .CE(w_vdp_enable),
    .RESET(w_line_buf_wdata_odd_7_4) 
);
  DFFRE ff_d_5_s0 (
    .Q(ff_d[5]),
    .D(ff_line_buf_draw_color[5]),
    .CLK(w_video_clk),
    .CE(w_vdp_enable),
    .RESET(w_line_buf_wdata_odd_7_4) 
);
  DFFRE ff_d_4_s0 (
    .Q(ff_d[4]),
    .D(ff_line_buf_draw_color[4]),
    .CLK(w_video_clk),
    .CE(w_vdp_enable),
    .RESET(w_line_buf_wdata_odd_7_4) 
);
  DFFRE ff_d_3_s0 (
    .Q(ff_d[3]),
    .D(ff_line_buf_draw_color[3]),
    .CLK(w_video_clk),
    .CE(w_vdp_enable),
    .RESET(w_line_buf_wdata_odd_7_4) 
);
  DFFRE ff_d_2_s0 (
    .Q(ff_d[2]),
    .D(ff_line_buf_draw_color[2]),
    .CLK(w_video_clk),
    .CE(w_vdp_enable),
    .RESET(w_line_buf_wdata_odd_7_4) 
);
  DFFRE ff_d_1_s0 (
    .Q(ff_d[1]),
    .D(ff_line_buf_draw_color[1]),
    .CLK(w_video_clk),
    .CE(w_vdp_enable),
    .RESET(w_line_buf_wdata_odd_7_4) 
);
  DFFRE ff_d_0_s0 (
    .Q(ff_d[0]),
    .D(ff_line_buf_draw_color[0]),
    .CLK(w_video_clk),
    .CE(w_vdp_enable),
    .RESET(w_line_buf_wdata_odd_7_4) 
);
  DFFE ff_address_7_s0 (
    .Q(ff_address[7]),
    .D(w_line_buf_address_odd[7]),
    .CLK(w_video_clk),
    .CE(w_vdp_enable) 
);
  SP ff_block_ram_ff_block_ram_0_0_s (
    .DO({DO[31:8],w_line_buf_rdata_odd[7:0]}),
    .DI({GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,ff_d[7:0]}),
    .BLKSEL({GND,GND,GND}),
    .AD({GND,GND,GND,ff_address[7:0],GND,GND,GND}),
    .WRE(ff_we),
    .CLK(w_video_clk),
    .CE(VCC),
    .OCE(GND),
    .RESET(GND) 
);
defparam ff_block_ram_ff_block_ram_0_0_s.BIT_WIDTH=8;
defparam ff_block_ram_ff_block_ram_0_0_s.BLK_SEL=3'b000;
defparam ff_block_ram_ff_block_ram_0_0_s.READ_MODE=1'b0;
defparam ff_block_ram_ff_block_ram_0_0_s.RESET_MODE="SYNC";
defparam ff_block_ram_ff_block_ram_0_0_s.WRITE_MODE=2'b00;
  VCC VCC_cZ (
    .V(VCC)
);
  GND GND_cZ (
    .G(GND)
);
endmodule /* vdp_ram_256byte_1 */
module vdp_sprite (
  w_video_clk,
  w_vdp_enable,
  n36_6,
  n520_4,
  n1018_6,
  n494_27,
  n1017_4,
  ff_bwindow_y,
  reg_r1_sp_size_Z,
  reg_r1_sp_zoom_Z,
  n586_4,
  slot_reset_n_d,
  reg_r8_sp_off_Z,
  reg_r8_col0_on_Z,
  n13_5,
  reg_r6_sp_gen_addr_Z,
  reg_r11r5_sp_atr_addr_Z,
  w_vram_data_Z,
  w_dot_state,
  w_pre_dot_counter_yp,
  reg_r23_vstart_line_Z,
  w_pre_dot_counter_x,
  reg_r27_h_scroll_Z,
  w_eight_dot_state,
  reg_r0_disp_mode,
  reg_r1_disp_mode,
  ff_rdata,
  w_dram_address,
  w_sp_vram_accessing,
  w_sp_color_code_en,
  n2271_4,
  n273_21,
  n2466_6,
  n2171_6,
  n2283_6,
  n2466_7,
  n1965_11,
  n1965_13,
  n1189_26,
  ff_main_state,
  ff_y_test_address,
  ff_preread_address,
  w_sp_color_code
)
;
input w_video_clk;
input w_vdp_enable;
input n36_6;
input n520_4;
input n1018_6;
input n494_27;
input n1017_4;
input ff_bwindow_y;
input reg_r1_sp_size_Z;
input reg_r1_sp_zoom_Z;
input n586_4;
input slot_reset_n_d;
input reg_r8_sp_off_Z;
input reg_r8_col0_on_Z;
input n13_5;
input [5:0] reg_r6_sp_gen_addr_Z;
input [9:0] reg_r11r5_sp_atr_addr_Z;
input [7:0] w_vram_data_Z;
input [1:0] w_dot_state;
input [7:0] w_pre_dot_counter_yp;
input [7:0] reg_r23_vstart_line_Z;
input [8:0] w_pre_dot_counter_x;
input [2:0] reg_r27_h_scroll_Z;
input [2:0] w_eight_dot_state;
input [3:2] reg_r0_disp_mode;
input [1:0] reg_r1_disp_mode;
input [15:0] ff_rdata;
input [16:16] w_dram_address;
output w_sp_vram_accessing;
output w_sp_color_code_en;
output n2271_4;
output n273_21;
output n2466_6;
output n2171_6;
output n2283_6;
output n2466_7;
output n1965_11;
output n1965_13;
output n1189_26;
output [1:0] ff_main_state;
output [16:2] ff_y_test_address;
output [16:0] ff_preread_address;
output [3:0] w_sp_color_code;
wire w_read_pattern_address_3_2;
wire n1615_10;
wire n1615_11;
wire n1615_12;
wire n1615_13;
wire n1616_10;
wire n1616_11;
wire n1616_12;
wire n1616_13;
wire n1617_10;
wire n1617_11;
wire n1617_12;
wire n1617_13;
wire n1618_10;
wire n1618_11;
wire n1618_12;
wire n1618_13;
wire n1619_10;
wire n1619_11;
wire n1619_12;
wire n1619_13;
wire w_ram_even_we;
wire w_ram_odd_we;
wire n1264_3;
wire n1265_3;
wire n1266_3;
wire n1267_3;
wire n1654_3;
wire n1655_3;
wire n1656_3;
wire n1657_3;
wire n1658_3;
wire n1659_3;
wire n1660_3;
wire n1661_3;
wire n1662_3;
wire n1663_3;
wire n1664_3;
wire n1665_3;
wire n1666_3;
wire n1667_3;
wire n1668_3;
wire n1696_3;
wire n1697_3;
wire n1698_3;
wire n1699_3;
wire n1700_3;
wire n1701_3;
wire n1702_3;
wire n1703_3;
wire n1704_3;
wire n1706_3;
wire n1707_3;
wire n1708_3;
wire n1777_3;
wire n1778_3;
wire n1779_3;
wire n1780_4;
wire n1781_4;
wire n1782_4;
wire n1783_4;
wire n2466_4;
wire n2481_3;
wire n2482_3;
wire n2483_4;
wire n3185_3;
wire n3195_3;
wire n3205_3;
wire n3215_3;
wire n3225_3;
wire n3235_3;
wire n3245_3;
wire n3255_3;
wire n1173_13;
wire n1174_13;
wire n1175_13;
wire n1176_13;
wire n1177_13;
wire n1178_13;
wire n1179_13;
wire n1181_15;
wire n1182_15;
wire n1183_15;
wire n1184_15;
wire n1185_15;
wire n1187_15;
wire n1188_24;
wire n1189_23;
wire n1330_14;
wire n1331_14;
wire n1332_14;
wire n1546_4;
wire n1276_5;
wire w_line_buf_wdata_even_7_5;
wire w_line_buf_wdata_odd_7_4;
wire ff_y_test_en_6;
wire ff_y_test_listup_addr_3_6;
wire ff_preread_address_16_6;
wire ff_prepare_plane_num_4_5;
wire ff_info_x_8_6;
wire ff_info_pattern_15_6;
wire ff_info_pattern_7_6;
wire ff_line_buf_draw_we_6;
wire ff_sp_predraw_end_6;
wire ff_draw_pattern_15_6;
wire ff_line_buf_draw_color_3_5;
wire \u_drawing_to_line_buffer.ff_cc0_found_6 ;
wire ff_window_x_6;
wire ff_line_buf_disp_we_6;
wire n1613_7;
wire n1612_5;
wire ff_main_state_1_7;
wire n1669_6;
wire n568_7;
wire n567_7;
wire n566_7;
wire n512_7;
wire n510_7;
wire n509_7;
wire n1329_18;
wire n2559_6;
wire n2558_6;
wire n2557_6;
wire n2556_6;
wire n2555_6;
wire n2480_7;
wire n2479_7;
wire n2478_7;
wire n2477_7;
wire n2476_7;
wire n315_7;
wire n314_7;
wire n275_17;
wire n274_21;
wire n1322_11;
wire n1776_6;
wire n1180_16;
wire n1180_18;
wire n1863_4;
wire n1862_4;
wire n1654_4;
wire n1696_4;
wire n1697_4;
wire n1698_4;
wire n1699_4;
wire n1700_4;
wire n1701_4;
wire n1702_4;
wire n1777_4;
wire n1780_5;
wire n1780_6;
wire n1781_5;
wire n1782_5;
wire n1783_5;
wire n2466_5;
wire n2481_4;
wire n3185_4;
wire n3185_5;
wire n3195_4;
wire n3205_4;
wire n3215_4;
wire n1173_16;
wire n1185_17;
wire n1330_15;
wire ff_y_test_en_7;
wire ff_y_test_sp_num_4_7;
wire ff_prepare_end_7;
wire ff_info_pattern_15_7;
wire ff_line_buf_draw_we_7;
wire ff_sp_predraw_end_7;
wire ff_line_buf_draw_color_7_7;
wire ff_line_buf_draw_color_7_8;
wire ff_predraw_local_plane_num_2_8;
wire ff_window_x_7;
wire ff_main_state_1_8;
wire ff_main_state_1_9;
wire n566_8;
wire n511_8;
wire n2477_8;
wire n275_18;
wire n1776_7;
wire n1654_5;
wire n3185_6;
wire n3185_7;
wire n3185_8;
wire ff_sp_predraw_end_8;
wire ff_line_buf_draw_color_7_9;
wire ff_main_state_1_10;
wire n3185_9;
wire n3185_10;
wire ff_line_buf_draw_color_7_10;
wire n3185_11;
wire n64_7;
wire n2171_9;
wire ff_y_test_en_10;
wire n2479_10;
wire n509_10;
wire n511_10;
wire n1173_18;
wire ff_prepare_end_10;
wire n1187_18;
wire n1319_12;
wire n1511_7;
wire ff_predraw_local_plane_num_2_10;
wire n2044_7;
wire n1346_19;
wire n1347_18;
wire n1348_18;
wire n1349_18;
wire n1350_18;
wire n1351_18;
wire n1352_18;
wire n1353_19;
wire w_read_color_address_9_7;
wire n64_9;
wire n1341_18;
wire n2283_8;
wire n1345_18;
wire n1344_18;
wire n1343_18;
wire n1342_18;
wire n1340_18;
wire n1277_5;
wire n1339_18;
wire n1338_18;
wire n1320_14;
wire n1321_13;
wire ff_prepare_end_12;
wire n65_6;
wire n1624_5;
wire n1623_5;
wire n1622_5;
wire n1621_5;
wire n1620_5;
wire \u_drawing_to_line_buffer.ff_cc0_found_9 ;
wire n2171_11;
wire n2923_5;
wire n513_11;
wire ff_y_test_sp_num_4_9;
wire ff_info_pattern_15_11;
wire n1521_6;
wire n1542_6;
wire n1511_9;
wire n1185_19;
wire n1184_18;
wire n1183_18;
wire n1182_18;
wire n1181_20;
wire n1186_17;
wire n2274_7;
wire n513_15;
wire n1964_10;
wire n1963_10;
wire n1962_10;
wire n569_10;
wire n508_8;
wire n1997_10;
wire ff_info_ram_we;
wire ff_y_test_en;
wire ff_prepare_end;
wire ff_info_cc;
wire ff_info_ic;
wire ff_line_buf_draw_we;
wire ff_sp_predraw_end;
wire \u_drawing_to_line_buffer.ff_cc0_found ;
wire ff_window_x;
wire ff_line_buf_disp_we;
wire ff_sp_en;
wire n1287_9_SUM;
wire n1287_12;
wire n1287_10_SUM;
wire n1287_14;
wire w_listup_y_0_3;
wire w_listup_y_1_3;
wire w_listup_y_2_3;
wire w_listup_y_3_3;
wire w_listup_y_4_3;
wire w_listup_y_5_3;
wire w_listup_y_6_3;
wire w_listup_y_7_0_COUT;
wire n313_2;
wire n313_3;
wire n312_2;
wire n312_3;
wire n311_2;
wire n311_3;
wire n310_2;
wire n310_3;
wire n309_2;
wire n309_3;
wire n308_2;
wire n308_3;
wire n307_2;
wire n307_3;
wire n306_2;
wire n306_0_COUT;
wire n1720_1_SUM;
wire n1720_3;
wire n1721_1_SUM;
wire n1721_3;
wire n1722_1_SUM;
wire n1722_3;
wire n1186_15;
wire n1615_15;
wire n1615_17;
wire n1616_15;
wire n1616_17;
wire n1617_15;
wire n1617_17;
wire n1618_15;
wire n1618_17;
wire n1619_15;
wire n1619_17;
wire n1615_19;
wire n1616_19;
wire n1617_19;
wire n1618_19;
wire n1619_19;
wire n1180_14;
wire n1864_6;
wire [7:0] w_line_buf_address_even;
wire [7:0] w_line_buf_address_odd;
wire [6:4] w_line_buf_draw_data;
wire [9:9] w_read_color_address;
wire [2:0] w_info_address;
wire [7:0] ff_cur_y;
wire [5:0] ff_pattern_gen_base_address;
wire [9:0] ff_attribute_base_address;
wire [4:0] ff_y_test_sp_num;
wire [3:0] ff_y_test_listup_addr;
wire [4:0] \ff_render_planes[0] ;
wire [4:0] \ff_render_planes[1] ;
wire [4:0] \ff_render_planes[2] ;
wire [4:0] \ff_render_planes[3] ;
wire [4:0] \ff_render_planes[4] ;
wire [4:0] \ff_render_planes[5] ;
wire [4:0] \ff_render_planes[6] ;
wire [4:0] \ff_render_planes[7] ;
wire [2:0] ff_prepare_local_plane_num;
wire [3:0] ff_info_color;
wire [8:0] ff_info_x;
wire [15:0] ff_info_pattern;
wire [3:0] ff_prepare_line_num;
wire [7:0] ff_prepare_pattern_num;
wire [4:0] ff_prepare_plane_num;
wire [15:0] ff_draw_pattern;
wire [7:0] ff_line_buf_draw_color;
wire [7:0] ff_line_buf_draw_x;
wire [3:0] ff_draw_color;
wire [2:0] \u_drawing_to_line_buffer.ff_last_cc0_local_plane_num ;
wire [2:0] ff_predraw_local_plane_num;
wire [8:0] ff_draw_x;
wire [8:0] \u_drawing_to_line_buffer.ff_draw_x_pre ;
wire [7:0] ff_line_buf_disp_x;
wire [7:0] w_listup_y;
wire [0:0] w_info_rdata_Z;
wire [30:1] w_info_rdata;
wire [7:0] w_line_buf_rdata_even;
wire [7:0] w_line_buf_rdata_odd;
wire VCC;
wire GND;
  LUT3 n1186_s13 (
    .F(w_read_pattern_address_3_2),
    .I0(ff_prepare_pattern_num[0]),
    .I1(ff_prepare_line_num[3]),
    .I2(reg_r1_sp_size_Z) 
);
defparam n1186_s13.INIT=8'hCA;
  LUT3 n1615_s16 (
    .F(n1615_10),
    .I0(\ff_render_planes[1] [4]),
    .I1(\ff_render_planes[0] [4]),
    .I2(ff_prepare_local_plane_num[0]) 
);
defparam n1615_s16.INIT=8'hCA;
  LUT3 n1615_s17 (
    .F(n1615_11),
    .I0(\ff_render_planes[3] [4]),
    .I1(\ff_render_planes[2] [4]),
    .I2(ff_prepare_local_plane_num[0]) 
);
defparam n1615_s17.INIT=8'hCA;
  LUT3 n1615_s18 (
    .F(n1615_12),
    .I0(\ff_render_planes[5] [4]),
    .I1(\ff_render_planes[4] [4]),
    .I2(ff_prepare_local_plane_num[0]) 
);
defparam n1615_s18.INIT=8'hCA;
  LUT3 n1615_s19 (
    .F(n1615_13),
    .I0(\ff_render_planes[7] [4]),
    .I1(\ff_render_planes[6] [4]),
    .I2(ff_prepare_local_plane_num[0]) 
);
defparam n1615_s19.INIT=8'hCA;
  LUT3 n1616_s16 (
    .F(n1616_10),
    .I0(\ff_render_planes[1] [3]),
    .I1(\ff_render_planes[0] [3]),
    .I2(ff_prepare_local_plane_num[0]) 
);
defparam n1616_s16.INIT=8'hCA;
  LUT3 n1616_s17 (
    .F(n1616_11),
    .I0(\ff_render_planes[3] [3]),
    .I1(\ff_render_planes[2] [3]),
    .I2(ff_prepare_local_plane_num[0]) 
);
defparam n1616_s17.INIT=8'hCA;
  LUT3 n1616_s18 (
    .F(n1616_12),
    .I0(\ff_render_planes[5] [3]),
    .I1(\ff_render_planes[4] [3]),
    .I2(ff_prepare_local_plane_num[0]) 
);
defparam n1616_s18.INIT=8'hCA;
  LUT3 n1616_s19 (
    .F(n1616_13),
    .I0(\ff_render_planes[7] [3]),
    .I1(\ff_render_planes[6] [3]),
    .I2(ff_prepare_local_plane_num[0]) 
);
defparam n1616_s19.INIT=8'hCA;
  LUT3 n1617_s16 (
    .F(n1617_10),
    .I0(\ff_render_planes[1] [2]),
    .I1(\ff_render_planes[0] [2]),
    .I2(ff_prepare_local_plane_num[0]) 
);
defparam n1617_s16.INIT=8'hCA;
  LUT3 n1617_s17 (
    .F(n1617_11),
    .I0(\ff_render_planes[3] [2]),
    .I1(\ff_render_planes[2] [2]),
    .I2(ff_prepare_local_plane_num[0]) 
);
defparam n1617_s17.INIT=8'hCA;
  LUT3 n1617_s18 (
    .F(n1617_12),
    .I0(\ff_render_planes[5] [2]),
    .I1(\ff_render_planes[4] [2]),
    .I2(ff_prepare_local_plane_num[0]) 
);
defparam n1617_s18.INIT=8'hCA;
  LUT3 n1617_s19 (
    .F(n1617_13),
    .I0(\ff_render_planes[7] [2]),
    .I1(\ff_render_planes[6] [2]),
    .I2(ff_prepare_local_plane_num[0]) 
);
defparam n1617_s19.INIT=8'hCA;
  LUT3 n1618_s16 (
    .F(n1618_10),
    .I0(\ff_render_planes[1] [1]),
    .I1(\ff_render_planes[0] [1]),
    .I2(ff_prepare_local_plane_num[0]) 
);
defparam n1618_s16.INIT=8'hCA;
  LUT3 n1618_s17 (
    .F(n1618_11),
    .I0(\ff_render_planes[3] [1]),
    .I1(\ff_render_planes[2] [1]),
    .I2(ff_prepare_local_plane_num[0]) 
);
defparam n1618_s17.INIT=8'hCA;
  LUT3 n1618_s18 (
    .F(n1618_12),
    .I0(\ff_render_planes[5] [1]),
    .I1(\ff_render_planes[4] [1]),
    .I2(ff_prepare_local_plane_num[0]) 
);
defparam n1618_s18.INIT=8'hCA;
  LUT3 n1618_s19 (
    .F(n1618_13),
    .I0(\ff_render_planes[7] [1]),
    .I1(\ff_render_planes[6] [1]),
    .I2(ff_prepare_local_plane_num[0]) 
);
defparam n1618_s19.INIT=8'hCA;
  LUT3 n1619_s16 (
    .F(n1619_10),
    .I0(\ff_render_planes[1] [0]),
    .I1(\ff_render_planes[0] [0]),
    .I2(ff_prepare_local_plane_num[0]) 
);
defparam n1619_s16.INIT=8'hCA;
  LUT3 n1619_s17 (
    .F(n1619_11),
    .I0(\ff_render_planes[3] [0]),
    .I1(\ff_render_planes[2] [0]),
    .I2(ff_prepare_local_plane_num[0]) 
);
defparam n1619_s17.INIT=8'hCA;
  LUT3 n1619_s18 (
    .F(n1619_12),
    .I0(\ff_render_planes[5] [0]),
    .I1(\ff_render_planes[4] [0]),
    .I2(ff_prepare_local_plane_num[0]) 
);
defparam n1619_s18.INIT=8'hCA;
  LUT3 n1619_s19 (
    .F(n1619_13),
    .I0(\ff_render_planes[7] [0]),
    .I1(\ff_render_planes[6] [0]),
    .I2(ff_prepare_local_plane_num[0]) 
);
defparam n1619_s19.INIT=8'hCA;
  LUT3 w_line_buf_address_even_7_s0 (
    .F(w_line_buf_address_even[7]),
    .I0(ff_line_buf_disp_x[7]),
    .I1(ff_line_buf_draw_x[7]),
    .I2(w_pre_dot_counter_yp[0]) 
);
defparam w_line_buf_address_even_7_s0.INIT=8'hCA;
  LUT3 w_line_buf_address_even_6_s0 (
    .F(w_line_buf_address_even[6]),
    .I0(ff_line_buf_disp_x[6]),
    .I1(ff_line_buf_draw_x[6]),
    .I2(w_pre_dot_counter_yp[0]) 
);
defparam w_line_buf_address_even_6_s0.INIT=8'hCA;
  LUT3 w_line_buf_address_even_5_s0 (
    .F(w_line_buf_address_even[5]),
    .I0(ff_line_buf_disp_x[5]),
    .I1(ff_line_buf_draw_x[5]),
    .I2(w_pre_dot_counter_yp[0]) 
);
defparam w_line_buf_address_even_5_s0.INIT=8'hCA;
  LUT3 w_line_buf_address_even_4_s0 (
    .F(w_line_buf_address_even[4]),
    .I0(ff_line_buf_disp_x[4]),
    .I1(ff_line_buf_draw_x[4]),
    .I2(w_pre_dot_counter_yp[0]) 
);
defparam w_line_buf_address_even_4_s0.INIT=8'hCA;
  LUT3 w_line_buf_address_even_3_s0 (
    .F(w_line_buf_address_even[3]),
    .I0(ff_line_buf_disp_x[3]),
    .I1(ff_line_buf_draw_x[3]),
    .I2(w_pre_dot_counter_yp[0]) 
);
defparam w_line_buf_address_even_3_s0.INIT=8'hCA;
  LUT3 w_line_buf_address_even_2_s0 (
    .F(w_line_buf_address_even[2]),
    .I0(ff_line_buf_disp_x[2]),
    .I1(ff_line_buf_draw_x[2]),
    .I2(w_pre_dot_counter_yp[0]) 
);
defparam w_line_buf_address_even_2_s0.INIT=8'hCA;
  LUT3 w_line_buf_address_even_1_s0 (
    .F(w_line_buf_address_even[1]),
    .I0(ff_line_buf_disp_x[1]),
    .I1(ff_line_buf_draw_x[1]),
    .I2(w_pre_dot_counter_yp[0]) 
);
defparam w_line_buf_address_even_1_s0.INIT=8'hCA;
  LUT3 w_line_buf_address_even_0_s0 (
    .F(w_line_buf_address_even[0]),
    .I0(ff_line_buf_disp_x[0]),
    .I1(ff_line_buf_draw_x[0]),
    .I2(w_pre_dot_counter_yp[0]) 
);
defparam w_line_buf_address_even_0_s0.INIT=8'hCA;
  LUT4 w_ram_even_we_s0 (
    .F(w_ram_even_we),
    .I0(ff_line_buf_disp_we),
    .I1(ff_line_buf_draw_we),
    .I2(w_pre_dot_counter_yp[0]),
    .I3(w_vdp_enable) 
);
defparam w_ram_even_we_s0.INIT=16'hCA00;
  LUT3 w_line_buf_address_odd_7_s0 (
    .F(w_line_buf_address_odd[7]),
    .I0(ff_line_buf_draw_x[7]),
    .I1(ff_line_buf_disp_x[7]),
    .I2(w_pre_dot_counter_yp[0]) 
);
defparam w_line_buf_address_odd_7_s0.INIT=8'hCA;
  LUT3 w_line_buf_address_odd_6_s0 (
    .F(w_line_buf_address_odd[6]),
    .I0(ff_line_buf_draw_x[6]),
    .I1(ff_line_buf_disp_x[6]),
    .I2(w_pre_dot_counter_yp[0]) 
);
defparam w_line_buf_address_odd_6_s0.INIT=8'hCA;
  LUT3 w_line_buf_address_odd_5_s0 (
    .F(w_line_buf_address_odd[5]),
    .I0(ff_line_buf_draw_x[5]),
    .I1(ff_line_buf_disp_x[5]),
    .I2(w_pre_dot_counter_yp[0]) 
);
defparam w_line_buf_address_odd_5_s0.INIT=8'hCA;
  LUT3 w_line_buf_address_odd_4_s0 (
    .F(w_line_buf_address_odd[4]),
    .I0(ff_line_buf_draw_x[4]),
    .I1(ff_line_buf_disp_x[4]),
    .I2(w_pre_dot_counter_yp[0]) 
);
defparam w_line_buf_address_odd_4_s0.INIT=8'hCA;
  LUT3 w_line_buf_address_odd_3_s0 (
    .F(w_line_buf_address_odd[3]),
    .I0(ff_line_buf_draw_x[3]),
    .I1(ff_line_buf_disp_x[3]),
    .I2(w_pre_dot_counter_yp[0]) 
);
defparam w_line_buf_address_odd_3_s0.INIT=8'hCA;
  LUT3 w_line_buf_address_odd_2_s0 (
    .F(w_line_buf_address_odd[2]),
    .I0(ff_line_buf_draw_x[2]),
    .I1(ff_line_buf_disp_x[2]),
    .I2(w_pre_dot_counter_yp[0]) 
);
defparam w_line_buf_address_odd_2_s0.INIT=8'hCA;
  LUT3 w_line_buf_address_odd_1_s0 (
    .F(w_line_buf_address_odd[1]),
    .I0(ff_line_buf_draw_x[1]),
    .I1(ff_line_buf_disp_x[1]),
    .I2(w_pre_dot_counter_yp[0]) 
);
defparam w_line_buf_address_odd_1_s0.INIT=8'hCA;
  LUT3 w_line_buf_address_odd_0_s0 (
    .F(w_line_buf_address_odd[0]),
    .I0(ff_line_buf_draw_x[0]),
    .I1(ff_line_buf_disp_x[0]),
    .I2(w_pre_dot_counter_yp[0]) 
);
defparam w_line_buf_address_odd_0_s0.INIT=8'hCA;
  LUT3 w_line_buf_draw_data_6_s0 (
    .F(w_line_buf_draw_data[6]),
    .I0(w_line_buf_rdata_odd[6]),
    .I1(w_line_buf_rdata_even[6]),
    .I2(w_pre_dot_counter_yp[0]) 
);
defparam w_line_buf_draw_data_6_s0.INIT=8'hCA;
  LUT3 w_line_buf_draw_data_5_s0 (
    .F(w_line_buf_draw_data[5]),
    .I0(w_line_buf_rdata_odd[5]),
    .I1(w_line_buf_rdata_even[5]),
    .I2(w_pre_dot_counter_yp[0]) 
);
defparam w_line_buf_draw_data_5_s0.INIT=8'hCA;
  LUT3 w_line_buf_draw_data_4_s0 (
    .F(w_line_buf_draw_data[4]),
    .I0(w_line_buf_rdata_odd[4]),
    .I1(w_line_buf_rdata_even[4]),
    .I2(w_pre_dot_counter_yp[0]) 
);
defparam w_line_buf_draw_data_4_s0.INIT=8'hCA;
  LUT4 w_ram_odd_we_s0 (
    .F(w_ram_odd_we),
    .I0(ff_line_buf_draw_we),
    .I1(ff_line_buf_disp_we),
    .I2(w_pre_dot_counter_yp[0]),
    .I3(w_vdp_enable) 
);
defparam w_ram_odd_we_s0.INIT=16'hCA00;
  LUT2 n1180_s15 (
    .F(w_read_color_address[9]),
    .I0(ff_attribute_base_address[2]),
    .I1(w_read_color_address_9_7) 
);
defparam n1180_s15.INIT=4'h6;
  LUT3 n1264_s0 (
    .F(n1264_3),
    .I0(w_listup_y[4]),
    .I1(w_listup_y[3]),
    .I2(reg_r1_sp_zoom_Z) 
);
defparam n1264_s0.INIT=8'hAC;
  LUT3 n1265_s0 (
    .F(n1265_3),
    .I0(w_listup_y[2]),
    .I1(w_listup_y[3]),
    .I2(reg_r1_sp_zoom_Z) 
);
defparam n1265_s0.INIT=8'hCA;
  LUT3 n1266_s0 (
    .F(n1266_3),
    .I0(w_listup_y[1]),
    .I1(w_listup_y[2]),
    .I2(reg_r1_sp_zoom_Z) 
);
defparam n1266_s0.INIT=8'hCA;
  LUT3 n1267_s0 (
    .F(n1267_3),
    .I0(w_listup_y[0]),
    .I1(w_listup_y[1]),
    .I2(reg_r1_sp_zoom_Z) 
);
defparam n1267_s0.INIT=8'hCA;
  LUT3 n1654_s0 (
    .F(n1654_3),
    .I0(w_info_rdata[21]),
    .I1(ff_draw_pattern[14]),
    .I2(n1654_4) 
);
defparam n1654_s0.INIT=8'hAC;
  LUT3 n1655_s0 (
    .F(n1655_3),
    .I0(w_info_rdata[20]),
    .I1(ff_draw_pattern[13]),
    .I2(n1654_4) 
);
defparam n1655_s0.INIT=8'hAC;
  LUT3 n1656_s0 (
    .F(n1656_3),
    .I0(w_info_rdata[19]),
    .I1(ff_draw_pattern[12]),
    .I2(n1654_4) 
);
defparam n1656_s0.INIT=8'hAC;
  LUT3 n1657_s0 (
    .F(n1657_3),
    .I0(w_info_rdata[18]),
    .I1(ff_draw_pattern[11]),
    .I2(n1654_4) 
);
defparam n1657_s0.INIT=8'hAC;
  LUT3 n1658_s0 (
    .F(n1658_3),
    .I0(w_info_rdata[17]),
    .I1(ff_draw_pattern[10]),
    .I2(n1654_4) 
);
defparam n1658_s0.INIT=8'hAC;
  LUT3 n1659_s0 (
    .F(n1659_3),
    .I0(w_info_rdata[16]),
    .I1(ff_draw_pattern[9]),
    .I2(n1654_4) 
);
defparam n1659_s0.INIT=8'hAC;
  LUT3 n1660_s0 (
    .F(n1660_3),
    .I0(w_info_rdata[15]),
    .I1(ff_draw_pattern[8]),
    .I2(n1654_4) 
);
defparam n1660_s0.INIT=8'hAC;
  LUT3 n1661_s0 (
    .F(n1661_3),
    .I0(w_info_rdata[14]),
    .I1(ff_draw_pattern[7]),
    .I2(n1654_4) 
);
defparam n1661_s0.INIT=8'hAC;
  LUT3 n1662_s0 (
    .F(n1662_3),
    .I0(w_info_rdata[13]),
    .I1(ff_draw_pattern[6]),
    .I2(n1654_4) 
);
defparam n1662_s0.INIT=8'hAC;
  LUT3 n1663_s0 (
    .F(n1663_3),
    .I0(w_info_rdata[12]),
    .I1(ff_draw_pattern[5]),
    .I2(n1654_4) 
);
defparam n1663_s0.INIT=8'hAC;
  LUT3 n1664_s0 (
    .F(n1664_3),
    .I0(w_info_rdata[11]),
    .I1(ff_draw_pattern[4]),
    .I2(n1654_4) 
);
defparam n1664_s0.INIT=8'hAC;
  LUT3 n1665_s0 (
    .F(n1665_3),
    .I0(w_info_rdata[10]),
    .I1(ff_draw_pattern[3]),
    .I2(n1654_4) 
);
defparam n1665_s0.INIT=8'hAC;
  LUT3 n1666_s0 (
    .F(n1666_3),
    .I0(w_info_rdata[9]),
    .I1(ff_draw_pattern[2]),
    .I2(n1654_4) 
);
defparam n1666_s0.INIT=8'hAC;
  LUT3 n1667_s0 (
    .F(n1667_3),
    .I0(w_info_rdata[8]),
    .I1(ff_draw_pattern[1]),
    .I2(n1654_4) 
);
defparam n1667_s0.INIT=8'hAC;
  LUT3 n1668_s0 (
    .F(n1668_3),
    .I0(w_info_rdata[7]),
    .I1(ff_draw_pattern[0]),
    .I2(n1654_4) 
);
defparam n1668_s0.INIT=8'hAC;
  LUT4 n1696_s0 (
    .F(n1696_3),
    .I0(w_info_rdata[30]),
    .I1(n1696_4),
    .I2(ff_draw_x[8]),
    .I3(n1654_4) 
);
defparam n1696_s0.INIT=16'hAA3C;
  LUT4 n1697_s0 (
    .F(n1697_3),
    .I0(w_info_rdata[29]),
    .I1(ff_draw_x[7]),
    .I2(n1697_4),
    .I3(n1654_4) 
);
defparam n1697_s0.INIT=16'hAA3C;
  LUT4 n1698_s0 (
    .F(n1698_3),
    .I0(w_info_rdata[28]),
    .I1(n1698_4),
    .I2(ff_draw_x[6]),
    .I3(n1654_4) 
);
defparam n1698_s0.INIT=16'hAA3C;
  LUT4 n1699_s0 (
    .F(n1699_3),
    .I0(w_info_rdata[27]),
    .I1(n1699_4),
    .I2(ff_draw_x[5]),
    .I3(n1654_4) 
);
defparam n1699_s0.INIT=16'hAA3C;
  LUT4 n1700_s0 (
    .F(n1700_3),
    .I0(w_info_rdata[26]),
    .I1(ff_draw_x[4]),
    .I2(n1700_4),
    .I3(n1654_4) 
);
defparam n1700_s0.INIT=16'hAA3C;
  LUT4 n1701_s0 (
    .F(n1701_3),
    .I0(w_info_rdata[25]),
    .I1(n1701_4),
    .I2(ff_draw_x[3]),
    .I3(n1654_4) 
);
defparam n1701_s0.INIT=16'hAA3C;
  LUT4 n1702_s0 (
    .F(n1702_3),
    .I0(w_info_rdata[24]),
    .I1(n1702_4),
    .I2(ff_draw_x[2]),
    .I3(n1654_4) 
);
defparam n1702_s0.INIT=16'hAA3C;
  LUT4 n1703_s0 (
    .F(n1703_3),
    .I0(w_info_rdata[23]),
    .I1(ff_draw_x[0]),
    .I2(ff_draw_x[1]),
    .I3(n1654_4) 
);
defparam n1703_s0.INIT=16'hAA3C;
  LUT3 n1704_s0 (
    .F(n1704_3),
    .I0(w_info_rdata[22]),
    .I1(ff_draw_x[0]),
    .I2(n1654_4) 
);
defparam n1704_s0.INIT=8'hA3;
  LUT3 n1706_s0 (
    .F(n1706_3),
    .I0(\u_drawing_to_line_buffer.ff_last_cc0_local_plane_num [2]),
    .I1(ff_predraw_local_plane_num[2]),
    .I2(w_info_rdata[1]) 
);
defparam n1706_s0.INIT=8'hAC;
  LUT3 n1707_s0 (
    .F(n1707_3),
    .I0(\u_drawing_to_line_buffer.ff_last_cc0_local_plane_num [1]),
    .I1(ff_predraw_local_plane_num[1]),
    .I2(w_info_rdata[1]) 
);
defparam n1707_s0.INIT=8'hAC;
  LUT3 n1708_s0 (
    .F(n1708_3),
    .I0(\u_drawing_to_line_buffer.ff_last_cc0_local_plane_num [0]),
    .I1(ff_predraw_local_plane_num[0]),
    .I2(w_info_rdata[1]) 
);
defparam n1708_s0.INIT=8'hAC;
  LUT3 n1777_s0 (
    .F(n1777_3),
    .I0(n1706_3),
    .I1(w_line_buf_draw_data[6]),
    .I2(n1777_4) 
);
defparam n1777_s0.INIT=8'hAC;
  LUT3 n1778_s0 (
    .F(n1778_3),
    .I0(n1707_3),
    .I1(w_line_buf_draw_data[5]),
    .I2(n1777_4) 
);
defparam n1778_s0.INIT=8'hAC;
  LUT3 n1779_s0 (
    .F(n1779_3),
    .I0(n1708_3),
    .I1(w_line_buf_draw_data[4]),
    .I2(n1777_4) 
);
defparam n1779_s0.INIT=8'hAC;
  LUT4 n1780_s1 (
    .F(n1780_4),
    .I0(ff_draw_color[3]),
    .I1(n1780_5),
    .I2(n1780_6),
    .I3(n1777_4) 
);
defparam n1780_s1.INIT=16'h22F2;
  LUT4 n1781_s1 (
    .F(n1781_4),
    .I0(ff_draw_color[2]),
    .I1(n1780_5),
    .I2(n1781_5),
    .I3(n1777_4) 
);
defparam n1781_s1.INIT=16'h22F2;
  LUT4 n1782_s1 (
    .F(n1782_4),
    .I0(ff_draw_color[1]),
    .I1(n1780_5),
    .I2(n1782_5),
    .I3(n1777_4) 
);
defparam n1782_s1.INIT=16'h22F2;
  LUT4 n1783_s1 (
    .F(n1783_4),
    .I0(ff_draw_color[0]),
    .I1(n1780_5),
    .I2(n1783_5),
    .I3(n1777_4) 
);
defparam n1783_s1.INIT=16'h22F2;
  LUT4 n2466_s1 (
    .F(n2466_4),
    .I0(w_pre_dot_counter_x[2]),
    .I1(w_pre_dot_counter_x[3]),
    .I2(n2466_5),
    .I3(n2466_6) 
);
defparam n2466_s1.INIT=16'h4000;
  LUT4 n2481_s0 (
    .F(n2481_3),
    .I0(reg_r27_h_scroll_Z[2]),
    .I1(ff_line_buf_disp_x[2]),
    .I2(n2481_4),
    .I3(n2466_4) 
);
defparam n2481_s0.INIT=16'hAA3C;
  LUT4 n2482_s0 (
    .F(n2482_3),
    .I0(reg_r27_h_scroll_Z[1]),
    .I1(ff_line_buf_disp_x[1]),
    .I2(ff_line_buf_disp_x[0]),
    .I3(n2466_4) 
);
defparam n2482_s0.INIT=16'hAA3C;
  LUT3 n2483_s1 (
    .F(n2483_4),
    .I0(reg_r27_h_scroll_Z[0]),
    .I1(ff_line_buf_disp_x[0]),
    .I2(n2466_4) 
);
defparam n2483_s1.INIT=8'hA3;
  LUT4 n3185_s0 (
    .F(n3185_3),
    .I0(ff_y_test_listup_addr[2]),
    .I1(w_vdp_enable),
    .I2(n3185_4),
    .I3(n3185_5) 
);
defparam n3185_s0.INIT=16'h4000;
  LUT4 n3195_s0 (
    .F(n3195_3),
    .I0(ff_y_test_listup_addr[2]),
    .I1(w_vdp_enable),
    .I2(n3185_4),
    .I3(n3195_4) 
);
defparam n3195_s0.INIT=16'h4000;
  LUT4 n3205_s0 (
    .F(n3205_3),
    .I0(ff_y_test_listup_addr[2]),
    .I1(w_vdp_enable),
    .I2(n3185_4),
    .I3(n3205_4) 
);
defparam n3205_s0.INIT=16'h4000;
  LUT4 n3215_s0 (
    .F(n3215_3),
    .I0(ff_y_test_listup_addr[2]),
    .I1(w_vdp_enable),
    .I2(n3185_4),
    .I3(n3215_4) 
);
defparam n3215_s0.INIT=16'h4000;
  LUT4 n3225_s0 (
    .F(n3225_3),
    .I0(n3185_5),
    .I1(w_vdp_enable),
    .I2(ff_y_test_listup_addr[2]),
    .I3(n3185_4) 
);
defparam n3225_s0.INIT=16'h8000;
  LUT4 n3235_s0 (
    .F(n3235_3),
    .I0(n3195_4),
    .I1(w_vdp_enable),
    .I2(ff_y_test_listup_addr[2]),
    .I3(n3185_4) 
);
defparam n3235_s0.INIT=16'h8000;
  LUT4 n3245_s0 (
    .F(n3245_3),
    .I0(n3205_4),
    .I1(w_vdp_enable),
    .I2(ff_y_test_listup_addr[2]),
    .I3(n3185_4) 
);
defparam n3245_s0.INIT=16'h8000;
  LUT4 n3255_s0 (
    .F(n3255_3),
    .I0(n3215_4),
    .I1(w_vdp_enable),
    .I2(ff_y_test_listup_addr[2]),
    .I3(n3185_4) 
);
defparam n3255_s0.INIT=16'h8000;
  LUT3 n1173_s9 (
    .F(n1173_13),
    .I0(ff_attribute_base_address[9]),
    .I1(ff_pattern_gen_base_address[5]),
    .I2(n1173_18) 
);
defparam n1173_s9.INIT=8'hAC;
  LUT3 n1174_s9 (
    .F(n1174_13),
    .I0(ff_attribute_base_address[8]),
    .I1(ff_pattern_gen_base_address[4]),
    .I2(n1173_18) 
);
defparam n1174_s9.INIT=8'hAC;
  LUT3 n1175_s9 (
    .F(n1175_13),
    .I0(ff_attribute_base_address[7]),
    .I1(ff_pattern_gen_base_address[3]),
    .I2(n1173_18) 
);
defparam n1175_s9.INIT=8'hAC;
  LUT3 n1176_s9 (
    .F(n1176_13),
    .I0(ff_attribute_base_address[6]),
    .I1(ff_pattern_gen_base_address[2]),
    .I2(n1173_18) 
);
defparam n1176_s9.INIT=8'hAC;
  LUT3 n1177_s9 (
    .F(n1177_13),
    .I0(ff_attribute_base_address[5]),
    .I1(ff_pattern_gen_base_address[1]),
    .I2(n1173_18) 
);
defparam n1177_s9.INIT=8'hAC;
  LUT3 n1178_s9 (
    .F(n1178_13),
    .I0(ff_attribute_base_address[4]),
    .I1(ff_pattern_gen_base_address[0]),
    .I2(n1173_18) 
);
defparam n1178_s9.INIT=8'hAC;
  LUT3 n1179_s9 (
    .F(n1179_13),
    .I0(ff_attribute_base_address[3]),
    .I1(ff_prepare_pattern_num[7]),
    .I2(n1173_18) 
);
defparam n1179_s9.INIT=8'hAC;
  LUT3 n1181_s11 (
    .F(n1181_15),
    .I0(ff_prepare_pattern_num[5]),
    .I1(n1181_20),
    .I2(n1173_18) 
);
defparam n1181_s11.INIT=8'hCA;
  LUT3 n1182_s11 (
    .F(n1182_15),
    .I0(ff_prepare_pattern_num[4]),
    .I1(n1182_18),
    .I2(n1173_18) 
);
defparam n1182_s11.INIT=8'hCA;
  LUT3 n1183_s11 (
    .F(n1183_15),
    .I0(ff_prepare_pattern_num[3]),
    .I1(n1183_18),
    .I2(n1173_18) 
);
defparam n1183_s11.INIT=8'hCA;
  LUT3 n1184_s11 (
    .F(n1184_15),
    .I0(ff_prepare_pattern_num[2]),
    .I1(n1184_18),
    .I2(n1173_18) 
);
defparam n1184_s11.INIT=8'hCA;
  LUT3 n1185_s11 (
    .F(n1185_15),
    .I0(n1185_19),
    .I1(n1185_17),
    .I2(n1173_18) 
);
defparam n1185_s11.INIT=8'h53;
  LUT4 n1187_s11 (
    .F(n1187_15),
    .I0(ff_prepare_line_num[2]),
    .I1(ff_prepare_plane_num[0]),
    .I2(n1173_16),
    .I3(n1187_18) 
);
defparam n1187_s11.INIT=16'hCCCA;
  LUT4 n1188_s14 (
    .F(n1188_24),
    .I0(n1173_16),
    .I1(ff_prepare_line_num[1]),
    .I2(n586_4),
    .I3(n1187_18) 
);
defparam n1188_s14.INIT=16'hFFF4;
  LUT4 n1189_s13 (
    .F(n1189_23),
    .I0(n1173_16),
    .I1(ff_prepare_line_num[0]),
    .I2(n1187_18),
    .I3(n1189_26) 
);
defparam n1189_s13.INIT=16'hFFF4;
  LUT4 n1330_s10 (
    .F(n1330_14),
    .I0(w_vram_data_Z[7]),
    .I1(ff_info_x[7]),
    .I2(n1330_15),
    .I3(w_eight_dot_state[2]) 
);
defparam n1330_s10.INIT=16'h3CAA;
  LUT4 n1331_s10 (
    .F(n1331_14),
    .I0(w_vram_data_Z[6]),
    .I1(ff_info_x[5]),
    .I2(ff_info_x[6]),
    .I3(w_eight_dot_state[2]) 
);
defparam n1331_s10.INIT=16'hC3AA;
  LUT3 n1332_s10 (
    .F(n1332_14),
    .I0(w_vram_data_Z[5]),
    .I1(ff_info_x[5]),
    .I2(w_eight_dot_state[2]) 
);
defparam n1332_s10.INIT=8'h3A;
  LUT4 n1546_s1 (
    .F(n1546_4),
    .I0(w_eight_dot_state[1]),
    .I1(w_eight_dot_state[2]),
    .I2(w_eight_dot_state[0]),
    .I3(n1511_7) 
);
defparam n1546_s1.INIT=16'h1000;
  LUT2 n1276_s2 (
    .F(n1276_5),
    .I0(w_read_color_address_9_7),
    .I1(n1511_9) 
);
defparam n1276_s2.INIT=4'h4;
  LUT2 n2271_s1 (
    .F(n2271_4),
    .I0(slot_reset_n_d),
    .I1(w_vdp_enable) 
);
defparam n2271_s1.INIT=4'h8;
  LUT2 w_line_buf_wdata_even_7_s2 (
    .F(w_line_buf_wdata_even_7_5),
    .I0(w_pre_dot_counter_yp[0]),
    .I1(w_vdp_enable) 
);
defparam w_line_buf_wdata_even_7_s2.INIT=4'h4;
  LUT2 w_line_buf_wdata_odd_7_s1 (
    .F(w_line_buf_wdata_odd_7_4),
    .I0(w_vdp_enable),
    .I1(w_pre_dot_counter_yp[0]) 
);
defparam w_line_buf_wdata_odd_7_s1.INIT=4'h8;
  LUT4 ff_y_test_en_s2 (
    .F(ff_y_test_en_6),
    .I0(ff_y_test_en_7),
    .I1(n64_7),
    .I2(n1965_13),
    .I3(n1018_6) 
);
defparam ff_y_test_en_s2.INIT=16'h4F00;
  LUT4 ff_y_test_listup_addr_3_s2 (
    .F(ff_y_test_listup_addr_3_6),
    .I0(n64_7),
    .I1(n3185_4),
    .I2(n1965_13),
    .I3(n1018_6) 
);
defparam ff_y_test_listup_addr_3_s2.INIT=16'h8F00;
  LUT3 ff_preread_address_16_s2 (
    .F(ff_preread_address_16_6),
    .I0(w_eight_dot_state[2]),
    .I1(w_eight_dot_state[1]),
    .I2(n520_4) 
);
defparam ff_preread_address_16_s2.INIT=8'h70;
  LUT4 ff_prepare_local_plane_num_2_s2 (
    .F(ff_prepare_plane_num_4_5),
    .I0(n1180_18),
    .I1(w_eight_dot_state[1]),
    .I2(n1322_11),
    .I3(n1018_6) 
);
defparam ff_prepare_local_plane_num_2_s2.INIT=16'h8F00;
  LUT3 ff_info_x_8_s2 (
    .F(ff_info_x_8_6),
    .I0(n1511_9),
    .I1(w_vram_data_Z[7]),
    .I2(n1521_6) 
);
defparam ff_info_x_8_s2.INIT=8'hF8;
  LUT2 ff_info_pattern_15_s2 (
    .F(ff_info_pattern_15_6),
    .I0(w_eight_dot_state[0]),
    .I1(ff_info_pattern_15_7) 
);
defparam ff_info_pattern_15_s2.INIT=4'h4;
  LUT3 ff_info_pattern_7_s2 (
    .F(ff_info_pattern_7_6),
    .I0(w_eight_dot_state[0]),
    .I1(w_eight_dot_state[1]),
    .I2(ff_info_pattern_15_7) 
);
defparam ff_info_pattern_7_s2.INIT=8'h60;
  LUT4 ff_line_buf_draw_we_s2 (
    .F(ff_line_buf_draw_we_6),
    .I0(w_dot_state[0]),
    .I1(ff_line_buf_draw_we_7),
    .I2(w_dot_state[1]),
    .I3(n2171_11) 
);
defparam ff_line_buf_draw_we_s2.INIT=16'hD000;
  LUT2 ff_sp_predraw_end_s2 (
    .F(ff_sp_predraw_end_6),
    .I0(ff_sp_predraw_end_7),
    .I1(w_vdp_enable) 
);
defparam ff_sp_predraw_end_s2.INIT=4'h4;
  LUT4 ff_draw_pattern_15_s2 (
    .F(ff_draw_pattern_15_6),
    .I0(reg_r1_sp_zoom_Z),
    .I1(w_pre_dot_counter_x[0]),
    .I2(n2283_6),
    .I3(n2171_11) 
);
defparam ff_draw_pattern_15_s2.INIT=16'hD000;
  LUT4 ff_line_buf_draw_color_7_s2 (
    .F(ff_line_buf_draw_color_3_5),
    .I0(ff_line_buf_draw_color_7_7),
    .I1(w_vdp_enable),
    .I2(n1965_13),
    .I3(ff_line_buf_draw_color_7_8) 
);
defparam ff_line_buf_draw_color_7_s2.INIT=16'h8000;
  LUT4 \u_drawing_to_line_buffer.ff_cc0_found_s2  (
    .F(\u_drawing_to_line_buffer.ff_cc0_found_6 ),
    .I0(w_info_rdata[1]),
    .I1(\u_drawing_to_line_buffer.ff_cc0_found_9 ),
    .I2(n1965_13),
    .I3(w_vdp_enable) 
);
defparam \u_drawing_to_line_buffer.ff_cc0_found_s2 .INIT=16'h4F00;
  LUT4 ff_window_x_s2 (
    .F(ff_window_x_6),
    .I0(ff_line_buf_disp_x[7]),
    .I1(ff_window_x_7),
    .I2(n2466_4),
    .I3(n1018_6) 
);
defparam ff_window_x_s2.INIT=16'hF800;
  LUT4 ff_line_buf_disp_we_s2 (
    .F(ff_line_buf_disp_we_6),
    .I0(w_dot_state[0]),
    .I1(ff_window_x),
    .I2(w_vdp_enable),
    .I3(w_dot_state[1]) 
);
defparam ff_line_buf_disp_we_s2.INIT=16'hD000;
  LUT2 n1613_s3 (
    .F(n1613_7),
    .I0(ff_prepare_local_plane_num[1]),
    .I1(ff_prepare_local_plane_num[0]) 
);
defparam n1613_s3.INIT=4'h6;
  LUT3 n1612_s2 (
    .F(n1612_5),
    .I0(ff_prepare_local_plane_num[1]),
    .I1(ff_prepare_local_plane_num[0]),
    .I2(ff_prepare_local_plane_num[2]) 
);
defparam n1612_s2.INIT=8'h78;
  LUT3 ff_main_state_1_s3 (
    .F(ff_main_state_1_7),
    .I0(ff_main_state_1_8),
    .I1(ff_main_state_1_9),
    .I2(n520_4) 
);
defparam ff_main_state_1_s3.INIT=8'hB0;
  LUT2 n1669_s1 (
    .F(n1669_6),
    .I0(w_info_rdata[6]),
    .I1(n1654_4) 
);
defparam n1669_s1.INIT=4'h8;
  LUT3 n568_s2 (
    .F(n568_7),
    .I0(ff_y_test_listup_addr[1]),
    .I1(ff_y_test_listup_addr[0]),
    .I2(n1965_13) 
);
defparam n568_s2.INIT=8'h60;
  LUT4 n567_s2 (
    .F(n567_7),
    .I0(ff_y_test_listup_addr[1]),
    .I1(ff_y_test_listup_addr[0]),
    .I2(ff_y_test_listup_addr[2]),
    .I3(n1965_13) 
);
defparam n567_s2.INIT=16'h7800;
  LUT3 n566_s2 (
    .F(n566_7),
    .I0(n566_8),
    .I1(ff_y_test_listup_addr[3]),
    .I2(n1965_13) 
);
defparam n566_s2.INIT=8'h60;
  LUT3 n512_s2 (
    .F(n512_7),
    .I0(ff_y_test_sp_num[0]),
    .I1(ff_y_test_sp_num[1]),
    .I2(n1965_13) 
);
defparam n512_s2.INIT=8'h60;
  LUT4 n510_s2 (
    .F(n510_7),
    .I0(ff_y_test_sp_num[2]),
    .I1(n511_8),
    .I2(ff_y_test_sp_num[3]),
    .I3(n1965_13) 
);
defparam n510_s2.INIT=16'h7800;
  LUT3 n509_s2 (
    .F(n509_7),
    .I0(ff_y_test_sp_num[4]),
    .I1(n509_10),
    .I2(n1965_13) 
);
defparam n509_s2.INIT=8'h60;
  LUT4 n1329_s12 (
    .F(n1329_18),
    .I0(ff_info_x[7]),
    .I1(n1330_15),
    .I2(ff_info_x[8]),
    .I3(w_eight_dot_state[2]) 
);
defparam n1329_s12.INIT=16'hB400;
  LUT4 n2559_s1 (
    .F(n2559_6),
    .I0(w_line_buf_rdata_even[0]),
    .I1(w_line_buf_rdata_odd[0]),
    .I2(w_pre_dot_counter_yp[0]),
    .I3(ff_window_x) 
);
defparam n2559_s1.INIT=16'hCA00;
  LUT4 n2558_s1 (
    .F(n2558_6),
    .I0(w_line_buf_rdata_even[1]),
    .I1(w_line_buf_rdata_odd[1]),
    .I2(w_pre_dot_counter_yp[0]),
    .I3(ff_window_x) 
);
defparam n2558_s1.INIT=16'hCA00;
  LUT4 n2557_s1 (
    .F(n2557_6),
    .I0(w_line_buf_rdata_even[2]),
    .I1(w_line_buf_rdata_odd[2]),
    .I2(w_pre_dot_counter_yp[0]),
    .I3(ff_window_x) 
);
defparam n2557_s1.INIT=16'hCA00;
  LUT4 n2556_s1 (
    .F(n2556_6),
    .I0(w_line_buf_rdata_even[3]),
    .I1(w_line_buf_rdata_odd[3]),
    .I2(w_pre_dot_counter_yp[0]),
    .I3(ff_window_x) 
);
defparam n2556_s1.INIT=16'hCA00;
  LUT4 n2555_s1 (
    .F(n2555_6),
    .I0(w_line_buf_rdata_even[7]),
    .I1(w_line_buf_rdata_odd[7]),
    .I2(w_pre_dot_counter_yp[0]),
    .I3(ff_window_x) 
);
defparam n2555_s1.INIT=16'hCA00;
  LUT4 n2480_s2 (
    .F(n2480_7),
    .I0(ff_line_buf_disp_x[2]),
    .I1(n2481_4),
    .I2(n2466_4),
    .I3(ff_line_buf_disp_x[3]) 
);
defparam n2480_s2.INIT=16'h0708;
  LUT3 n2479_s2 (
    .F(n2479_7),
    .I0(n2466_4),
    .I1(ff_line_buf_disp_x[4]),
    .I2(n2479_10) 
);
defparam n2479_s2.INIT=8'h14;
  LUT4 n2478_s2 (
    .F(n2478_7),
    .I0(ff_line_buf_disp_x[4]),
    .I1(n2479_10),
    .I2(n2466_4),
    .I3(ff_line_buf_disp_x[5]) 
);
defparam n2478_s2.INIT=16'h0708;
  LUT3 n2477_s2 (
    .F(n2477_7),
    .I0(n2466_4),
    .I1(n2477_8),
    .I2(ff_line_buf_disp_x[6]) 
);
defparam n2477_s2.INIT=8'h14;
  LUT3 n2476_s2 (
    .F(n2476_7),
    .I0(n2466_4),
    .I1(ff_line_buf_disp_x[7]),
    .I2(ff_window_x_7) 
);
defparam n2476_s2.INIT=8'h14;
  LUT2 n315_s2 (
    .F(n315_7),
    .I0(w_read_color_address_9_7),
    .I1(reg_r11r5_sp_atr_addr_Z[0]) 
);
defparam n315_s2.INIT=4'h4;
  LUT2 n314_s2 (
    .F(n314_7),
    .I0(w_read_color_address_9_7),
    .I1(reg_r11r5_sp_atr_addr_Z[1]) 
);
defparam n314_s2.INIT=4'h4;
  LUT3 n275_s9 (
    .F(n275_17),
    .I0(reg_r8_sp_off_Z),
    .I1(ff_main_state[1]),
    .I2(n275_18) 
);
defparam n275_s9.INIT=8'h01;
  LUT2 n274_s11 (
    .F(n274_21),
    .I0(ff_main_state[0]),
    .I1(ff_main_state[1]) 
);
defparam n274_s11.INIT=4'h1;
  LUT2 n273_s11 (
    .F(n273_21),
    .I0(ff_main_state[1]),
    .I1(ff_main_state[0]) 
);
defparam n273_s11.INIT=4'h4;
  LUT2 n1322_s5 (
    .F(n1322_11),
    .I0(ff_main_state[0]),
    .I1(ff_main_state[1]) 
);
defparam n1322_s5.INIT=4'h4;
  LUT3 n1776_s1 (
    .F(n1776_6),
    .I0(\u_drawing_to_line_buffer.ff_cc0_found ),
    .I1(n1776_7),
    .I2(w_info_rdata[1]) 
);
defparam n1776_s1.INIT=8'hBF;
  LUT3 n1180_s14 (
    .F(n1180_16),
    .I0(ff_prepare_pattern_num[6]),
    .I1(ff_attribute_base_address[2]),
    .I2(n1173_18) 
);
defparam n1180_s14.INIT=8'hCA;
  LUT2 n1180_s13 (
    .F(n1180_18),
    .I0(w_eight_dot_state[0]),
    .I1(w_eight_dot_state[2]) 
);
defparam n1180_s13.INIT=4'h8;
  LUT2 n1863_s0 (
    .F(n1863_4),
    .I0(ff_predraw_local_plane_num[1]),
    .I1(ff_predraw_local_plane_num[0]) 
);
defparam n1863_s0.INIT=4'h6;
  LUT3 n1862_s0 (
    .F(n1862_4),
    .I0(ff_predraw_local_plane_num[1]),
    .I1(ff_predraw_local_plane_num[0]),
    .I2(ff_predraw_local_plane_num[2]) 
);
defparam n1862_s0.INIT=8'h78;
  LUT4 n1654_s1 (
    .F(n1654_4),
    .I0(w_pre_dot_counter_x[1]),
    .I1(w_pre_dot_counter_x[2]),
    .I2(n1654_5),
    .I3(w_pre_dot_counter_x[0]) 
);
defparam n1654_s1.INIT=16'h1000;
  LUT2 n1696_s1 (
    .F(n1696_4),
    .I0(ff_draw_x[7]),
    .I1(n1697_4) 
);
defparam n1696_s1.INIT=4'h8;
  LUT4 n1697_s1 (
    .F(n1697_4),
    .I0(ff_draw_x[4]),
    .I1(ff_draw_x[5]),
    .I2(ff_draw_x[6]),
    .I3(n1700_4) 
);
defparam n1697_s1.INIT=16'h8000;
  LUT3 n1698_s1 (
    .F(n1698_4),
    .I0(ff_draw_x[4]),
    .I1(ff_draw_x[5]),
    .I2(n1700_4) 
);
defparam n1698_s1.INIT=8'h80;
  LUT2 n1699_s1 (
    .F(n1699_4),
    .I0(ff_draw_x[4]),
    .I1(n1700_4) 
);
defparam n1699_s1.INIT=4'h8;
  LUT4 n1700_s1 (
    .F(n1700_4),
    .I0(ff_draw_x[0]),
    .I1(ff_draw_x[1]),
    .I2(ff_draw_x[2]),
    .I3(ff_draw_x[3]) 
);
defparam n1700_s1.INIT=16'h8000;
  LUT3 n1701_s1 (
    .F(n1701_4),
    .I0(ff_draw_x[0]),
    .I1(ff_draw_x[1]),
    .I2(ff_draw_x[2]) 
);
defparam n1701_s1.INIT=8'h80;
  LUT2 n1702_s1 (
    .F(n1702_4),
    .I0(ff_draw_x[0]),
    .I1(ff_draw_x[1]) 
);
defparam n1702_s1.INIT=4'h8;
  LUT3 n1777_s1 (
    .F(n1777_4),
    .I0(\u_drawing_to_line_buffer.ff_cc0_found ),
    .I1(w_info_rdata[1]),
    .I2(n1776_7) 
);
defparam n1777_s1.INIT=8'hB0;
  LUT4 n1780_s2 (
    .F(n1780_5),
    .I0(n1722_3),
    .I1(\u_drawing_to_line_buffer.ff_cc0_found ),
    .I2(w_info_rdata[1]),
    .I3(n1776_7) 
);
defparam n1780_s2.INIT=16'h30AF;
  LUT3 n1780_s3 (
    .F(n1780_6),
    .I0(w_line_buf_rdata_odd[3]),
    .I1(w_line_buf_rdata_even[3]),
    .I2(w_pre_dot_counter_yp[0]) 
);
defparam n1780_s3.INIT=8'hCA;
  LUT3 n1781_s2 (
    .F(n1781_5),
    .I0(w_line_buf_rdata_odd[2]),
    .I1(w_line_buf_rdata_even[2]),
    .I2(w_pre_dot_counter_yp[0]) 
);
defparam n1781_s2.INIT=8'hCA;
  LUT3 n1782_s2 (
    .F(n1782_5),
    .I0(w_line_buf_rdata_odd[1]),
    .I1(w_line_buf_rdata_even[1]),
    .I2(w_pre_dot_counter_yp[0]) 
);
defparam n1782_s2.INIT=8'hCA;
  LUT3 n1783_s2 (
    .F(n1783_5),
    .I0(w_line_buf_rdata_odd[0]),
    .I1(w_line_buf_rdata_even[0]),
    .I2(w_pre_dot_counter_yp[0]) 
);
defparam n1783_s2.INIT=8'hCA;
  LUT2 n2466_s2 (
    .F(n2466_5),
    .I0(w_pre_dot_counter_x[0]),
    .I1(w_pre_dot_counter_x[1]) 
);
defparam n2466_s2.INIT=4'h1;
  LUT2 n2466_s3 (
    .F(n2466_6),
    .I0(w_pre_dot_counter_x[8]),
    .I1(n2466_7) 
);
defparam n2466_s3.INIT=4'h4;
  LUT2 n2481_s1 (
    .F(n2481_4),
    .I0(ff_line_buf_disp_x[1]),
    .I1(ff_line_buf_disp_x[0]) 
);
defparam n2481_s1.INIT=4'h8;
  LUT4 n3185_s1 (
    .F(n3185_4),
    .I0(n3185_6),
    .I1(ff_y_test_en),
    .I2(n3185_7),
    .I3(n3185_8) 
);
defparam n3185_s1.INIT=16'h4000;
  LUT4 n3185_s2 (
    .F(n3185_5),
    .I0(ff_y_test_listup_addr[1]),
    .I1(ff_y_test_listup_addr[0]),
    .I2(n1965_13),
    .I3(n64_9) 
);
defparam n3185_s2.INIT=16'h1000;
  LUT4 n3195_s1 (
    .F(n3195_4),
    .I0(ff_y_test_listup_addr[1]),
    .I1(ff_y_test_listup_addr[0]),
    .I2(n1965_13),
    .I3(n64_9) 
);
defparam n3195_s1.INIT=16'h4000;
  LUT4 n3205_s1 (
    .F(n3205_4),
    .I0(ff_y_test_listup_addr[0]),
    .I1(ff_y_test_listup_addr[1]),
    .I2(n1965_13),
    .I3(n64_9) 
);
defparam n3205_s1.INIT=16'h4000;
  LUT4 n3215_s1 (
    .F(n3215_4),
    .I0(ff_y_test_listup_addr[1]),
    .I1(ff_y_test_listup_addr[0]),
    .I2(n1965_13),
    .I3(n64_9) 
);
defparam n3215_s1.INIT=16'h8000;
  LUT3 n1173_s11 (
    .F(n1173_16),
    .I0(w_eight_dot_state[1]),
    .I1(w_eight_dot_state[0]),
    .I2(w_eight_dot_state[2]) 
);
defparam n1173_s11.INIT=8'h07;
  LUT3 n1185_s13 (
    .F(n1185_17),
    .I0(ff_prepare_pattern_num[1]),
    .I1(w_eight_dot_state[1]),
    .I2(reg_r1_sp_size_Z) 
);
defparam n1185_s13.INIT=8'hC5;
  LUT2 n1330_s11 (
    .F(n1330_15),
    .I0(ff_info_x[5]),
    .I1(ff_info_x[6]) 
);
defparam n1330_s11.INIT=4'h1;
  LUT2 n2171_s3 (
    .F(n2171_6),
    .I0(w_dot_state[1]),
    .I1(w_dot_state[0]) 
);
defparam n2171_s3.INIT=4'h4;
  LUT2 n2283_s3 (
    .F(n2283_6),
    .I0(w_dot_state[1]),
    .I1(w_dot_state[0]) 
);
defparam n2283_s3.INIT=4'h1;
  LUT4 ff_y_test_en_s3 (
    .F(ff_y_test_en_7),
    .I0(n509_10),
    .I1(ff_y_test_sp_num[4]),
    .I2(n3185_6),
    .I3(ff_y_test_en_10) 
);
defparam ff_y_test_en_s3.INIT=16'h0007;
  LUT4 ff_y_test_sp_num_4_s3 (
    .F(ff_y_test_sp_num_4_7),
    .I0(n509_10),
    .I1(ff_y_test_sp_num[4]),
    .I2(n64_7),
    .I3(ff_y_test_en) 
);
defparam ff_y_test_sp_num_4_s3.INIT=16'h7000;
  LUT4 ff_prepare_end_s3 (
    .F(ff_prepare_end_7),
    .I0(w_read_color_address_9_7),
    .I1(ff_prepare_local_plane_num[2]),
    .I2(ff_prepare_end_10),
    .I3(w_eight_dot_state[1]) 
);
defparam ff_prepare_end_s3.INIT=16'hD000;
  LUT4 ff_info_pattern_15_s3 (
    .F(ff_info_pattern_15_7),
    .I0(w_eight_dot_state[1]),
    .I1(ff_info_pattern_15_11),
    .I2(w_eight_dot_state[2]),
    .I3(n1511_7) 
);
defparam ff_info_pattern_15_s3.INIT=16'hD000;
  LUT2 ff_line_buf_draw_we_s3 (
    .F(ff_line_buf_draw_we_7),
    .I0(n1780_5),
    .I1(ff_line_buf_draw_color_7_8) 
);
defparam ff_line_buf_draw_we_s3.INIT=4'h4;
  LUT4 ff_sp_predraw_end_s3 (
    .F(ff_sp_predraw_end_7),
    .I0(w_pre_dot_counter_x[4]),
    .I1(ff_sp_predraw_end_8),
    .I2(ff_predraw_local_plane_num_2_8),
    .I3(n1965_13) 
);
defparam ff_sp_predraw_end_s3.INIT=16'hBF00;
  LUT4 ff_line_buf_draw_color_7_s3 (
    .F(ff_line_buf_draw_color_7_7),
    .I0(w_info_rdata_Z[0]),
    .I1(n1776_7),
    .I2(n1780_5),
    .I3(\u_drawing_to_line_buffer.ff_cc0_found_9 ) 
);
defparam ff_line_buf_draw_color_7_s3.INIT=16'h1F00;
  LUT4 ff_line_buf_draw_color_7_s4 (
    .F(ff_line_buf_draw_color_7_8),
    .I0(ff_draw_x[8]),
    .I1(ff_sp_predraw_end),
    .I2(ff_line_buf_draw_color_7_9),
    .I3(ff_draw_pattern[15]) 
);
defparam ff_line_buf_draw_color_7_s4.INIT=16'h0100;
  LUT2 ff_predraw_local_plane_num_2_s4 (
    .F(ff_predraw_local_plane_num_2_8),
    .I0(n1965_11),
    .I1(\u_drawing_to_line_buffer.ff_cc0_found_9 ) 
);
defparam ff_predraw_local_plane_num_2_s4.INIT=4'h8;
  LUT4 ff_window_x_s3 (
    .F(ff_window_x_7),
    .I0(ff_line_buf_disp_x[6]),
    .I1(ff_line_buf_disp_x[5]),
    .I2(ff_line_buf_disp_x[4]),
    .I3(n2479_10) 
);
defparam ff_window_x_s3.INIT=16'h8000;
  LUT4 ff_main_state_1_s4 (
    .F(ff_main_state_1_8),
    .I0(w_pre_dot_counter_x[2]),
    .I1(ff_main_state_1_10),
    .I2(n2466_5),
    .I3(n2466_7) 
);
defparam ff_main_state_1_s4.INIT=16'h4000;
  LUT4 ff_main_state_1_s5 (
    .F(ff_main_state_1_9),
    .I0(n1965_13),
    .I1(ff_prepare_end),
    .I2(ff_main_state[0]),
    .I3(ff_main_state[1]) 
);
defparam ff_main_state_1_s5.INIT=16'h03FA;
  LUT3 n566_s3 (
    .F(n566_8),
    .I0(ff_y_test_listup_addr[2]),
    .I1(ff_y_test_listup_addr[1]),
    .I2(ff_y_test_listup_addr[0]) 
);
defparam n566_s3.INIT=8'h80;
  LUT2 n511_s3 (
    .F(n511_8),
    .I0(ff_y_test_sp_num[0]),
    .I1(ff_y_test_sp_num[1]) 
);
defparam n511_s3.INIT=4'h8;
  LUT3 n2477_s3 (
    .F(n2477_8),
    .I0(ff_line_buf_disp_x[5]),
    .I1(ff_line_buf_disp_x[4]),
    .I2(n2479_10) 
);
defparam n2477_s3.INIT=8'h80;
  LUT3 n275_s10 (
    .F(n275_18),
    .I0(ff_sp_en),
    .I1(ff_bwindow_y),
    .I2(ff_main_state[0]) 
);
defparam n275_s10.INIT=8'h53;
  LUT3 n1776_s2 (
    .F(n1776_7),
    .I0(w_line_buf_rdata_odd[7]),
    .I1(w_line_buf_rdata_even[7]),
    .I2(w_pre_dot_counter_yp[0]) 
);
defparam n1776_s2.INIT=8'h35;
  LUT2 n1654_s2 (
    .F(n1654_5),
    .I0(w_pre_dot_counter_x[3]),
    .I1(w_pre_dot_counter_x[4]) 
);
defparam n1654_s2.INIT=4'h1;
  LUT4 n2466_s4 (
    .F(n2466_7),
    .I0(w_pre_dot_counter_x[4]),
    .I1(w_pre_dot_counter_x[5]),
    .I2(w_pre_dot_counter_x[6]),
    .I3(w_pre_dot_counter_x[7]) 
);
defparam n2466_s4.INIT=16'h0001;
  LUT4 n3185_s3 (
    .F(n3185_6),
    .I0(w_vram_data_Z[0]),
    .I1(w_vram_data_Z[3]),
    .I2(w_read_color_address_9_7),
    .I3(n3185_9) 
);
defparam n3185_s3.INIT=16'h4100;
  LUT3 n3185_s4 (
    .F(n3185_7),
    .I0(w_read_color_address_9_7),
    .I1(ff_y_test_listup_addr[2]),
    .I2(ff_y_test_listup_addr[3]) 
);
defparam n3185_s4.INIT=8'h0B;
  LUT4 n3185_s5 (
    .F(n3185_8),
    .I0(w_listup_y[5]),
    .I1(w_listup_y[6]),
    .I2(w_listup_y[7]),
    .I3(n3185_10) 
);
defparam n3185_s5.INIT=16'h0100;
  LUT4 ff_sp_predraw_end_s4 (
    .F(ff_sp_predraw_end_8),
    .I0(w_read_color_address_9_7),
    .I1(ff_predraw_local_plane_num[2]),
    .I2(ff_predraw_local_plane_num[0]),
    .I3(ff_predraw_local_plane_num[1]) 
);
defparam ff_sp_predraw_end_s4.INIT=16'hD000;
  LUT4 ff_line_buf_draw_color_7_s5 (
    .F(ff_line_buf_draw_color_7_9),
    .I0(reg_r8_col0_on_Z),
    .I1(ff_draw_color[0]),
    .I2(ff_draw_color[1]),
    .I3(ff_line_buf_draw_color_7_10) 
);
defparam ff_line_buf_draw_color_7_s5.INIT=16'h0100;
  LUT3 ff_main_state_1_s6 (
    .F(ff_main_state_1_10),
    .I0(w_pre_dot_counter_x[3]),
    .I1(w_pre_dot_counter_x[8]),
    .I2(ff_main_state[0]) 
);
defparam ff_main_state_1_s6.INIT=8'h80;
  LUT4 n3185_s6 (
    .F(n3185_9),
    .I0(w_vram_data_Z[5]),
    .I1(w_vram_data_Z[7]),
    .I2(w_vram_data_Z[6]),
    .I3(n3185_11) 
);
defparam n3185_s6.INIT=16'h4000;
  LUT4 n3185_s7 (
    .F(n3185_10),
    .I0(w_listup_y[3]),
    .I1(w_listup_y[4]),
    .I2(reg_r1_sp_size_Z),
    .I3(reg_r1_sp_zoom_Z) 
);
defparam n3185_s7.INIT=16'hF331;
  LUT2 ff_line_buf_draw_color_7_s6 (
    .F(ff_line_buf_draw_color_7_10),
    .I0(ff_draw_color[2]),
    .I1(ff_draw_color[3]) 
);
defparam ff_line_buf_draw_color_7_s6.INIT=4'h1;
  LUT3 n3185_s8 (
    .F(n3185_11),
    .I0(w_vram_data_Z[2]),
    .I1(w_vram_data_Z[1]),
    .I2(w_vram_data_Z[4]) 
);
defparam n3185_s8.INIT=8'h10;
  LUT3 n64_s3 (
    .F(n64_7),
    .I0(w_eight_dot_state[2]),
    .I1(w_eight_dot_state[0]),
    .I2(w_eight_dot_state[1]) 
);
defparam n64_s3.INIT=8'h20;
  LUT3 n2171_s5 (
    .F(n2171_9),
    .I0(w_dot_state[1]),
    .I1(w_dot_state[0]),
    .I2(n2171_11) 
);
defparam n2171_s5.INIT=8'h40;
  LUT4 ff_y_test_en_s5 (
    .F(ff_y_test_en_10),
    .I0(w_read_color_address_9_7),
    .I1(ff_y_test_listup_addr[2]),
    .I2(ff_y_test_listup_addr[3]),
    .I3(n3185_8) 
);
defparam ff_y_test_en_s5.INIT=16'hF400;
  LUT4 n2479_s4 (
    .F(n2479_10),
    .I0(ff_line_buf_disp_x[3]),
    .I1(ff_line_buf_disp_x[2]),
    .I2(ff_line_buf_disp_x[1]),
    .I3(ff_line_buf_disp_x[0]) 
);
defparam n2479_s4.INIT=16'h8000;
  LUT4 n509_s4 (
    .F(n509_10),
    .I0(ff_y_test_sp_num[2]),
    .I1(ff_y_test_sp_num[3]),
    .I2(ff_y_test_sp_num[0]),
    .I3(ff_y_test_sp_num[1]) 
);
defparam n509_s4.INIT=16'h8000;
  LUT4 n511_s4 (
    .F(n511_10),
    .I0(ff_y_test_sp_num[2]),
    .I1(ff_y_test_sp_num[0]),
    .I2(ff_y_test_sp_num[1]),
    .I3(n1965_13) 
);
defparam n511_s4.INIT=16'h6A00;
  LUT4 n1173_s12 (
    .F(n1173_18),
    .I0(n1180_18),
    .I1(w_eight_dot_state[1]),
    .I2(w_eight_dot_state[0]),
    .I3(w_eight_dot_state[2]) 
);
defparam n1173_s12.INIT=16'hAABF;
  LUT4 ff_prepare_end_s5 (
    .F(ff_prepare_end_10),
    .I0(ff_prepare_local_plane_num[1]),
    .I1(ff_prepare_local_plane_num[0]),
    .I2(w_eight_dot_state[0]),
    .I3(w_eight_dot_state[2]) 
);
defparam ff_prepare_end_s5.INIT=16'h8000;
  LUT3 n1187_s13 (
    .F(n1187_18),
    .I0(w_read_color_address_9_7),
    .I1(w_eight_dot_state[0]),
    .I2(w_eight_dot_state[2]) 
);
defparam n1187_s13.INIT=8'h40;
  LUT4 n1965_s5 (
    .F(n1965_11),
    .I0(w_pre_dot_counter_x[2]),
    .I1(w_pre_dot_counter_x[3]),
    .I2(w_pre_dot_counter_x[0]),
    .I3(w_pre_dot_counter_x[1]) 
);
defparam n1965_s5.INIT=16'h0001;
  LUT3 n1965_s6 (
    .F(n1965_13),
    .I0(n1965_11),
    .I1(w_pre_dot_counter_x[8]),
    .I2(n2466_7) 
);
defparam n1965_s6.INIT=8'hDF;
  LUT4 n1319_s5 (
    .F(n1319_12),
    .I0(n1322_11),
    .I1(ff_prepare_local_plane_num[1]),
    .I2(ff_prepare_local_plane_num[0]),
    .I3(ff_prepare_local_plane_num[2]) 
);
defparam n1319_s5.INIT=16'h2A80;
  LUT4 n1511_s3 (
    .F(n1511_7),
    .I0(n494_27),
    .I1(n1322_11),
    .I2(slot_reset_n_d),
    .I3(w_vdp_enable) 
);
defparam n1511_s3.INIT=16'h4000;
  LUT4 ff_predraw_local_plane_num_2_s5 (
    .F(ff_predraw_local_plane_num_2_10),
    .I0(w_pre_dot_counter_x[4]),
    .I1(slot_reset_n_d),
    .I2(w_vdp_enable),
    .I3(ff_predraw_local_plane_num_2_8) 
);
defparam ff_predraw_local_plane_num_2_s5.INIT=16'h4000;
  LUT3 n2044_s3 (
    .F(n2044_7),
    .I0(n1965_13),
    .I1(slot_reset_n_d),
    .I2(w_vdp_enable) 
);
defparam n2044_s3.INIT=8'h40;
  LUT3 n1346_s12 (
    .F(n1346_19),
    .I0(w_vram_data_Z[7]),
    .I1(w_eight_dot_state[1]),
    .I2(reg_r1_sp_size_Z) 
);
defparam n1346_s12.INIT=8'h20;
  LUT3 n1347_s11 (
    .F(n1347_18),
    .I0(w_vram_data_Z[6]),
    .I1(w_eight_dot_state[1]),
    .I2(reg_r1_sp_size_Z) 
);
defparam n1347_s11.INIT=8'h20;
  LUT3 n1348_s11 (
    .F(n1348_18),
    .I0(w_vram_data_Z[5]),
    .I1(w_eight_dot_state[1]),
    .I2(reg_r1_sp_size_Z) 
);
defparam n1348_s11.INIT=8'h20;
  LUT3 n1349_s11 (
    .F(n1349_18),
    .I0(w_vram_data_Z[4]),
    .I1(w_eight_dot_state[1]),
    .I2(reg_r1_sp_size_Z) 
);
defparam n1349_s11.INIT=8'h20;
  LUT3 n1350_s11 (
    .F(n1350_18),
    .I0(w_vram_data_Z[3]),
    .I1(w_eight_dot_state[1]),
    .I2(reg_r1_sp_size_Z) 
);
defparam n1350_s11.INIT=8'h20;
  LUT3 n1351_s11 (
    .F(n1351_18),
    .I0(w_vram_data_Z[2]),
    .I1(w_eight_dot_state[1]),
    .I2(reg_r1_sp_size_Z) 
);
defparam n1351_s11.INIT=8'h20;
  LUT3 n1352_s11 (
    .F(n1352_18),
    .I0(w_vram_data_Z[1]),
    .I1(w_eight_dot_state[1]),
    .I2(reg_r1_sp_size_Z) 
);
defparam n1352_s11.INIT=8'h20;
  LUT3 n1353_s12 (
    .F(n1353_19),
    .I0(w_vram_data_Z[0]),
    .I1(w_eight_dot_state[1]),
    .I2(reg_r1_sp_size_Z) 
);
defparam n1353_s12.INIT=8'h20;
  LUT4 w_read_color_address_9_s3 (
    .F(w_read_color_address_9_7),
    .I0(reg_r0_disp_mode[3]),
    .I1(reg_r0_disp_mode[2]),
    .I2(reg_r1_disp_mode[1]),
    .I3(reg_r1_disp_mode[0]) 
);
defparam w_read_color_address_9_s3.INIT=16'h000E;
  LUT3 n64_s4 (
    .F(n64_9),
    .I0(w_dot_state[0]),
    .I1(w_dot_state[1]),
    .I2(n64_7) 
);
defparam n64_s4.INIT=8'h40;
  LUT4 n1341_s11 (
    .F(n1341_18),
    .I0(w_eight_dot_state[1]),
    .I1(ff_rdata[4]),
    .I2(ff_rdata[12]),
    .I3(w_dram_address[16]) 
);
defparam n1341_s11.INIT=16'h5044;
  LUT3 n1189_s15 (
    .F(n1189_26),
    .I0(w_eight_dot_state[0]),
    .I1(w_eight_dot_state[2]),
    .I2(w_eight_dot_state[1]) 
);
defparam n1189_s15.INIT=8'h10;
  LUT4 n2283_s4 (
    .F(n2283_8),
    .I0(slot_reset_n_d),
    .I1(w_dot_state[1]),
    .I2(w_dot_state[0]),
    .I3(n2171_11) 
);
defparam n2283_s4.INIT=16'h0200;
  LUT4 n1345_s11 (
    .F(n1345_18),
    .I0(w_eight_dot_state[1]),
    .I1(ff_rdata[0]),
    .I2(ff_rdata[8]),
    .I3(w_dram_address[16]) 
);
defparam n1345_s11.INIT=16'h5044;
  LUT4 n1344_s11 (
    .F(n1344_18),
    .I0(w_eight_dot_state[1]),
    .I1(ff_rdata[1]),
    .I2(ff_rdata[9]),
    .I3(w_dram_address[16]) 
);
defparam n1344_s11.INIT=16'h5044;
  LUT4 n1343_s11 (
    .F(n1343_18),
    .I0(w_eight_dot_state[1]),
    .I1(ff_rdata[2]),
    .I2(ff_rdata[10]),
    .I3(w_dram_address[16]) 
);
defparam n1343_s11.INIT=16'h5044;
  LUT4 n1342_s11 (
    .F(n1342_18),
    .I0(w_eight_dot_state[1]),
    .I1(ff_rdata[3]),
    .I2(ff_rdata[11]),
    .I3(w_dram_address[16]) 
);
defparam n1342_s11.INIT=16'h5044;
  LUT4 n1340_s11 (
    .F(n1340_18),
    .I0(w_eight_dot_state[1]),
    .I1(ff_rdata[5]),
    .I2(ff_rdata[13]),
    .I3(w_dram_address[16]) 
);
defparam n1340_s11.INIT=16'h5044;
  LUT4 n1277_s1 (
    .F(n1277_5),
    .I0(ff_rdata[5]),
    .I1(ff_rdata[13]),
    .I2(w_dram_address[16]),
    .I3(w_read_color_address_9_7) 
);
defparam n1277_s1.INIT=16'hCA00;
  LUT4 n1339_s11 (
    .F(n1339_18),
    .I0(w_eight_dot_state[1]),
    .I1(ff_rdata[6]),
    .I2(ff_rdata[14]),
    .I3(w_dram_address[16]) 
);
defparam n1339_s11.INIT=16'h5044;
  LUT4 n1338_s11 (
    .F(n1338_18),
    .I0(w_eight_dot_state[1]),
    .I1(ff_rdata[15]),
    .I2(ff_rdata[7]),
    .I3(w_dram_address[16]) 
);
defparam n1338_s11.INIT=16'h4450;
  LUT4 n1320_s6 (
    .F(n1320_14),
    .I0(ff_main_state[0]),
    .I1(ff_main_state[1]),
    .I2(ff_prepare_local_plane_num[1]),
    .I3(ff_prepare_local_plane_num[0]) 
);
defparam n1320_s6.INIT=16'h0440;
  LUT3 n1321_s6 (
    .F(n1321_13),
    .I0(ff_prepare_local_plane_num[0]),
    .I1(ff_main_state[0]),
    .I2(ff_main_state[1]) 
);
defparam n1321_s6.INIT=8'h10;
  LUT4 ff_prepare_end_s6 (
    .F(ff_prepare_end_12),
    .I0(ff_prepare_end_7),
    .I1(ff_main_state[0]),
    .I2(ff_main_state[1]),
    .I3(n1018_6) 
);
defparam ff_prepare_end_s6.INIT=16'hEF00;
  LUT3 n65_s2 (
    .F(n65_6),
    .I0(ff_main_state[0]),
    .I1(ff_main_state[1]),
    .I2(w_vdp_enable) 
);
defparam n65_s2.INIT=8'hB0;
  LUT4 n1624_s1 (
    .F(n1624_5),
    .I0(\ff_render_planes[0] [0]),
    .I1(n1619_19),
    .I2(ff_main_state[0]),
    .I3(ff_main_state[1]) 
);
defparam n1624_s1.INIT=16'hACAA;
  LUT4 n1623_s1 (
    .F(n1623_5),
    .I0(\ff_render_planes[0] [1]),
    .I1(n1618_19),
    .I2(ff_main_state[0]),
    .I3(ff_main_state[1]) 
);
defparam n1623_s1.INIT=16'hACAA;
  LUT4 n1622_s1 (
    .F(n1622_5),
    .I0(\ff_render_planes[0] [2]),
    .I1(n1617_19),
    .I2(ff_main_state[0]),
    .I3(ff_main_state[1]) 
);
defparam n1622_s1.INIT=16'hACAA;
  LUT4 n1621_s1 (
    .F(n1621_5),
    .I0(\ff_render_planes[0] [3]),
    .I1(n1616_19),
    .I2(ff_main_state[0]),
    .I3(ff_main_state[1]) 
);
defparam n1621_s1.INIT=16'hACAA;
  LUT4 n1620_s1 (
    .F(n1620_5),
    .I0(\ff_render_planes[0] [4]),
    .I1(n1615_19),
    .I2(ff_main_state[0]),
    .I3(ff_main_state[1]) 
);
defparam n1620_s1.INIT=16'hACAA;
  LUT4 w_info_address_0_s2 (
    .F(w_info_address[0]),
    .I0(ff_predraw_local_plane_num[0]),
    .I1(ff_prepare_local_plane_num[0]),
    .I2(ff_main_state[0]),
    .I3(ff_main_state[1]) 
);
defparam w_info_address_0_s2.INIT=16'hACAA;
  LUT4 w_info_address_1_s2 (
    .F(w_info_address[1]),
    .I0(ff_predraw_local_plane_num[1]),
    .I1(ff_prepare_local_plane_num[1]),
    .I2(ff_main_state[0]),
    .I3(ff_main_state[1]) 
);
defparam w_info_address_1_s2.INIT=16'hACAA;
  LUT4 w_info_address_2_s2 (
    .F(w_info_address[2]),
    .I0(ff_predraw_local_plane_num[2]),
    .I1(ff_prepare_local_plane_num[2]),
    .I2(ff_main_state[0]),
    .I3(ff_main_state[1]) 
);
defparam w_info_address_2_s2.INIT=16'hACAA;
  LUT4 \u_drawing_to_line_buffer.ff_cc0_found_s4  (
    .F(\u_drawing_to_line_buffer.ff_cc0_found_9 ),
    .I0(w_dot_state[1]),
    .I1(w_dot_state[0]),
    .I2(ff_main_state[1]),
    .I3(ff_main_state[0]) 
);
defparam \u_drawing_to_line_buffer.ff_cc0_found_s4 .INIT=16'h0800;
  LUT4 n2171_s6 (
    .F(n2171_11),
    .I0(w_vdp_enable),
    .I1(ff_main_state[1]),
    .I2(ff_main_state[0]),
    .I3(n1965_13) 
);
defparam n2171_s6.INIT=16'h2000;
  LUT4 n2923_s1 (
    .F(n2923_5),
    .I0(n1965_13),
    .I1(w_dot_state[1]),
    .I2(w_vdp_enable),
    .I3(w_dot_state[0]) 
);
defparam n2923_s1.INIT=16'h1000;
  LUT3 n513_s5 (
    .F(n513_11),
    .I0(ff_y_test_sp_num[0]),
    .I1(n513_15),
    .I2(ff_y_test_sp_num_4_9) 
);
defparam n513_s5.INIT=8'hCA;
  LUT3 ff_y_test_sp_num_4_s4 (
    .F(ff_y_test_sp_num_4_9),
    .I0(ff_y_test_sp_num_4_7),
    .I1(n1965_13),
    .I2(n1018_6) 
);
defparam ff_y_test_sp_num_4_s4.INIT=8'hB0;
  LUT4 ff_info_pattern_15_s5 (
    .F(ff_info_pattern_15_11),
    .I0(ff_prepare_local_plane_num[2]),
    .I1(ff_y_test_listup_addr[2]),
    .I2(n1287_14),
    .I3(ff_y_test_listup_addr[3]) 
);
defparam ff_info_pattern_15_s5.INIT=16'h00B2;
  LUT4 n1521_s2 (
    .F(n1521_6),
    .I0(w_eight_dot_state[0]),
    .I1(w_eight_dot_state[2]),
    .I2(w_eight_dot_state[1]),
    .I3(n1511_7) 
);
defparam n1521_s2.INIT=16'h2000;
  LUT4 n1542_s2 (
    .F(n1542_6),
    .I0(w_eight_dot_state[0]),
    .I1(w_eight_dot_state[2]),
    .I2(w_eight_dot_state[1]),
    .I3(n1511_7) 
);
defparam n1542_s2.INIT=16'h1000;
  LUT4 n1511_s4 (
    .F(n1511_9),
    .I0(w_eight_dot_state[2]),
    .I1(w_eight_dot_state[0]),
    .I2(w_eight_dot_state[1]),
    .I3(n1511_7) 
);
defparam n1511_s4.INIT=16'h2000;
  LUT4 n1185_s14 (
    .F(n1185_19),
    .I0(ff_prepare_plane_num[0]),
    .I1(ff_prepare_plane_num[2]),
    .I2(w_eight_dot_state[2]),
    .I3(w_read_color_address_9_7) 
);
defparam n1185_s14.INIT=16'h5333;
  LUT4 n1184_s13 (
    .F(n1184_18),
    .I0(ff_prepare_plane_num[1]),
    .I1(ff_prepare_plane_num[3]),
    .I2(w_eight_dot_state[2]),
    .I3(w_read_color_address_9_7) 
);
defparam n1184_s13.INIT=16'hACCC;
  LUT4 n1183_s13 (
    .F(n1183_18),
    .I0(ff_prepare_plane_num[2]),
    .I1(ff_prepare_plane_num[4]),
    .I2(w_eight_dot_state[2]),
    .I3(w_read_color_address_9_7) 
);
defparam n1183_s13.INIT=16'hACCC;
  LUT4 n1182_s13 (
    .F(n1182_18),
    .I0(ff_prepare_plane_num[3]),
    .I1(ff_attribute_base_address[0]),
    .I2(w_eight_dot_state[2]),
    .I3(w_read_color_address_9_7) 
);
defparam n1182_s13.INIT=16'hACCC;
  LUT4 n1181_s14 (
    .F(n1181_20),
    .I0(ff_prepare_plane_num[4]),
    .I1(ff_attribute_base_address[1]),
    .I2(w_eight_dot_state[2]),
    .I3(w_read_color_address_9_7) 
);
defparam n1181_s14.INIT=16'hACCC;
  LUT4 n1186_s14 (
    .F(n1186_17),
    .I0(ff_prepare_plane_num[1]),
    .I1(ff_prepare_line_num[3]),
    .I2(w_eight_dot_state[2]),
    .I3(w_read_color_address_9_7) 
);
defparam n1186_s14.INIT=16'hCAAA;
  LUT4 n2274_s3 (
    .F(n2274_7),
    .I0(slot_reset_n_d),
    .I1(w_dot_state[1]),
    .I2(w_dot_state[0]),
    .I3(n2171_11) 
);
defparam n2274_s3.INIT=16'h2000;
  LUT4 n513_s7 (
    .F(n513_15),
    .I0(ff_y_test_sp_num[0]),
    .I1(n1965_11),
    .I2(w_pre_dot_counter_x[8]),
    .I3(n2466_7) 
);
defparam n513_s7.INIT=16'h5155;
  LUT4 n1964_s4 (
    .F(n1964_10),
    .I0(ff_predraw_local_plane_num[0]),
    .I1(n1965_11),
    .I2(w_pre_dot_counter_x[8]),
    .I3(n2466_7) 
);
defparam n1964_s4.INIT=16'hA2AA;
  LUT4 n1963_s4 (
    .F(n1963_10),
    .I0(ff_predraw_local_plane_num[1]),
    .I1(n1965_11),
    .I2(w_pre_dot_counter_x[8]),
    .I3(n2466_7) 
);
defparam n1963_s4.INIT=16'hA2AA;
  LUT4 n1962_s4 (
    .F(n1962_10),
    .I0(ff_predraw_local_plane_num[2]),
    .I1(n1965_11),
    .I2(w_pre_dot_counter_x[8]),
    .I3(n2466_7) 
);
defparam n1962_s4.INIT=16'hA2AA;
  LUT4 n569_s4 (
    .F(n569_10),
    .I0(ff_y_test_listup_addr[0]),
    .I1(n1965_11),
    .I2(w_pre_dot_counter_x[8]),
    .I3(n2466_7) 
);
defparam n569_s4.INIT=16'h5155;
  LUT4 n508_s2 (
    .F(n508_8),
    .I0(n1965_11),
    .I1(w_pre_dot_counter_x[8]),
    .I2(n2466_7),
    .I3(ff_sp_en) 
);
defparam n508_s2.INIT=16'h2000;
  LUT4 n1997_s4 (
    .F(n1997_10),
    .I0(reg_r8_sp_off_Z),
    .I1(n1965_11),
    .I2(w_pre_dot_counter_x[8]),
    .I3(n2466_7) 
);
defparam n1997_s4.INIT=16'hFBFF;
  DFFRE ff_info_ram_we_s0 (
    .Q(ff_info_ram_we),
    .D(n64_9),
    .CLK(w_video_clk),
    .CE(w_vdp_enable),
    .RESET(n65_6) 
);
  DFFRE ff_main_state_1_s0 (
    .Q(ff_main_state[1]),
    .D(n273_21),
    .CLK(w_video_clk),
    .CE(ff_main_state_1_7),
    .RESET(n36_6) 
);
  DFFRE ff_main_state_0_s0 (
    .Q(ff_main_state[0]),
    .D(n274_21),
    .CLK(w_video_clk),
    .CE(ff_main_state_1_7),
    .RESET(n36_6) 
);
  DFFRE sp_vram_accessing_s0 (
    .Q(w_sp_vram_accessing),
    .D(n275_17),
    .CLK(w_video_clk),
    .CE(ff_main_state_1_7),
    .RESET(n36_6) 
);
  DFFRE ff_cur_y_7_s0 (
    .Q(ff_cur_y[7]),
    .D(n306_2),
    .CLK(w_video_clk),
    .CE(n2923_5),
    .RESET(n36_6) 
);
  DFFRE ff_cur_y_6_s0 (
    .Q(ff_cur_y[6]),
    .D(n307_2),
    .CLK(w_video_clk),
    .CE(n2923_5),
    .RESET(n36_6) 
);
  DFFRE ff_cur_y_5_s0 (
    .Q(ff_cur_y[5]),
    .D(n308_2),
    .CLK(w_video_clk),
    .CE(n2923_5),
    .RESET(n36_6) 
);
  DFFRE ff_cur_y_4_s0 (
    .Q(ff_cur_y[4]),
    .D(n309_2),
    .CLK(w_video_clk),
    .CE(n2923_5),
    .RESET(n36_6) 
);
  DFFRE ff_cur_y_3_s0 (
    .Q(ff_cur_y[3]),
    .D(n310_2),
    .CLK(w_video_clk),
    .CE(n2923_5),
    .RESET(n36_6) 
);
  DFFRE ff_cur_y_2_s0 (
    .Q(ff_cur_y[2]),
    .D(n311_2),
    .CLK(w_video_clk),
    .CE(n2923_5),
    .RESET(n36_6) 
);
  DFFRE ff_cur_y_1_s0 (
    .Q(ff_cur_y[1]),
    .D(n312_2),
    .CLK(w_video_clk),
    .CE(n2923_5),
    .RESET(n36_6) 
);
  DFFRE ff_cur_y_0_s0 (
    .Q(ff_cur_y[0]),
    .D(n313_2),
    .CLK(w_video_clk),
    .CE(n2923_5),
    .RESET(n36_6) 
);
  DFFRE ff_pattern_gen_base_address_5_s0 (
    .Q(ff_pattern_gen_base_address[5]),
    .D(reg_r6_sp_gen_addr_Z[5]),
    .CLK(w_video_clk),
    .CE(n2923_5),
    .RESET(n36_6) 
);
  DFFRE ff_pattern_gen_base_address_4_s0 (
    .Q(ff_pattern_gen_base_address[4]),
    .D(reg_r6_sp_gen_addr_Z[4]),
    .CLK(w_video_clk),
    .CE(n2923_5),
    .RESET(n36_6) 
);
  DFFRE ff_pattern_gen_base_address_3_s0 (
    .Q(ff_pattern_gen_base_address[3]),
    .D(reg_r6_sp_gen_addr_Z[3]),
    .CLK(w_video_clk),
    .CE(n2923_5),
    .RESET(n36_6) 
);
  DFFRE ff_pattern_gen_base_address_2_s0 (
    .Q(ff_pattern_gen_base_address[2]),
    .D(reg_r6_sp_gen_addr_Z[2]),
    .CLK(w_video_clk),
    .CE(n2923_5),
    .RESET(n36_6) 
);
  DFFRE ff_pattern_gen_base_address_1_s0 (
    .Q(ff_pattern_gen_base_address[1]),
    .D(reg_r6_sp_gen_addr_Z[1]),
    .CLK(w_video_clk),
    .CE(n2923_5),
    .RESET(n36_6) 
);
  DFFRE ff_pattern_gen_base_address_0_s0 (
    .Q(ff_pattern_gen_base_address[0]),
    .D(reg_r6_sp_gen_addr_Z[0]),
    .CLK(w_video_clk),
    .CE(n2923_5),
    .RESET(n36_6) 
);
  DFFRE ff_attribute_base_address_9_s0 (
    .Q(ff_attribute_base_address[9]),
    .D(reg_r11r5_sp_atr_addr_Z[9]),
    .CLK(w_video_clk),
    .CE(n2923_5),
    .RESET(n36_6) 
);
  DFFRE ff_attribute_base_address_8_s0 (
    .Q(ff_attribute_base_address[8]),
    .D(reg_r11r5_sp_atr_addr_Z[8]),
    .CLK(w_video_clk),
    .CE(n2923_5),
    .RESET(n36_6) 
);
  DFFRE ff_attribute_base_address_7_s0 (
    .Q(ff_attribute_base_address[7]),
    .D(reg_r11r5_sp_atr_addr_Z[7]),
    .CLK(w_video_clk),
    .CE(n2923_5),
    .RESET(n36_6) 
);
  DFFRE ff_attribute_base_address_6_s0 (
    .Q(ff_attribute_base_address[6]),
    .D(reg_r11r5_sp_atr_addr_Z[6]),
    .CLK(w_video_clk),
    .CE(n2923_5),
    .RESET(n36_6) 
);
  DFFRE ff_attribute_base_address_5_s0 (
    .Q(ff_attribute_base_address[5]),
    .D(reg_r11r5_sp_atr_addr_Z[5]),
    .CLK(w_video_clk),
    .CE(n2923_5),
    .RESET(n36_6) 
);
  DFFRE ff_attribute_base_address_4_s0 (
    .Q(ff_attribute_base_address[4]),
    .D(reg_r11r5_sp_atr_addr_Z[4]),
    .CLK(w_video_clk),
    .CE(n2923_5),
    .RESET(n36_6) 
);
  DFFRE ff_attribute_base_address_3_s0 (
    .Q(ff_attribute_base_address[3]),
    .D(reg_r11r5_sp_atr_addr_Z[3]),
    .CLK(w_video_clk),
    .CE(n2923_5),
    .RESET(n36_6) 
);
  DFFRE ff_attribute_base_address_2_s0 (
    .Q(ff_attribute_base_address[2]),
    .D(reg_r11r5_sp_atr_addr_Z[2]),
    .CLK(w_video_clk),
    .CE(n2923_5),
    .RESET(n36_6) 
);
  DFFRE ff_attribute_base_address_1_s0 (
    .Q(ff_attribute_base_address[1]),
    .D(n314_7),
    .CLK(w_video_clk),
    .CE(n2923_5),
    .RESET(n36_6) 
);
  DFFRE ff_attribute_base_address_0_s0 (
    .Q(ff_attribute_base_address[0]),
    .D(n315_7),
    .CLK(w_video_clk),
    .CE(n2923_5),
    .RESET(n36_6) 
);
  DFFRE ff_y_test_en_s0 (
    .Q(ff_y_test_en),
    .D(n508_8),
    .CLK(w_video_clk),
    .CE(ff_y_test_en_6),
    .RESET(n36_6) 
);
  DFFRE ff_y_test_sp_num_4_s0 (
    .Q(ff_y_test_sp_num[4]),
    .D(n509_7),
    .CLK(w_video_clk),
    .CE(ff_y_test_sp_num_4_9),
    .RESET(n36_6) 
);
  DFFRE ff_y_test_sp_num_3_s0 (
    .Q(ff_y_test_sp_num[3]),
    .D(n510_7),
    .CLK(w_video_clk),
    .CE(ff_y_test_sp_num_4_9),
    .RESET(n36_6) 
);
  DFFRE ff_y_test_sp_num_2_s0 (
    .Q(ff_y_test_sp_num[2]),
    .D(n511_10),
    .CLK(w_video_clk),
    .CE(ff_y_test_sp_num_4_9),
    .RESET(n36_6) 
);
  DFFRE ff_y_test_sp_num_1_s0 (
    .Q(ff_y_test_sp_num[1]),
    .D(n512_7),
    .CLK(w_video_clk),
    .CE(ff_y_test_sp_num_4_9),
    .RESET(n36_6) 
);
  DFFRE ff_y_test_listup_addr_3_s0 (
    .Q(ff_y_test_listup_addr[3]),
    .D(n566_7),
    .CLK(w_video_clk),
    .CE(ff_y_test_listup_addr_3_6),
    .RESET(n36_6) 
);
  DFFRE ff_y_test_listup_addr_2_s0 (
    .Q(ff_y_test_listup_addr[2]),
    .D(n567_7),
    .CLK(w_video_clk),
    .CE(ff_y_test_listup_addr_3_6),
    .RESET(n36_6) 
);
  DFFRE ff_y_test_listup_addr_1_s0 (
    .Q(ff_y_test_listup_addr[1]),
    .D(n568_7),
    .CLK(w_video_clk),
    .CE(ff_y_test_listup_addr_3_6),
    .RESET(n36_6) 
);
  DFFRE ff_y_test_listup_addr_0_s0 (
    .Q(ff_y_test_listup_addr[0]),
    .D(n569_10),
    .CLK(w_video_clk),
    .CE(ff_y_test_listup_addr_3_6),
    .RESET(n36_6) 
);
  DFFRE \ff_render_planes[0]_4_s0  (
    .Q(\ff_render_planes[0] [4]),
    .D(ff_y_test_sp_num[4]),
    .CLK(w_video_clk),
    .CE(n3185_3),
    .RESET(n36_6) 
);
  DFFRE \ff_render_planes[0]_3_s0  (
    .Q(\ff_render_planes[0] [3]),
    .D(ff_y_test_sp_num[3]),
    .CLK(w_video_clk),
    .CE(n3185_3),
    .RESET(n36_6) 
);
  DFFRE \ff_render_planes[0]_2_s0  (
    .Q(\ff_render_planes[0] [2]),
    .D(ff_y_test_sp_num[2]),
    .CLK(w_video_clk),
    .CE(n3185_3),
    .RESET(n36_6) 
);
  DFFRE \ff_render_planes[0]_1_s0  (
    .Q(\ff_render_planes[0] [1]),
    .D(ff_y_test_sp_num[1]),
    .CLK(w_video_clk),
    .CE(n3185_3),
    .RESET(n36_6) 
);
  DFFRE \ff_render_planes[0]_0_s0  (
    .Q(\ff_render_planes[0] [0]),
    .D(ff_y_test_sp_num[0]),
    .CLK(w_video_clk),
    .CE(n3185_3),
    .RESET(n36_6) 
);
  DFFRE \ff_render_planes[1]_4_s0  (
    .Q(\ff_render_planes[1] [4]),
    .D(ff_y_test_sp_num[4]),
    .CLK(w_video_clk),
    .CE(n3195_3),
    .RESET(n36_6) 
);
  DFFRE \ff_render_planes[1]_3_s0  (
    .Q(\ff_render_planes[1] [3]),
    .D(ff_y_test_sp_num[3]),
    .CLK(w_video_clk),
    .CE(n3195_3),
    .RESET(n36_6) 
);
  DFFRE \ff_render_planes[1]_2_s0  (
    .Q(\ff_render_planes[1] [2]),
    .D(ff_y_test_sp_num[2]),
    .CLK(w_video_clk),
    .CE(n3195_3),
    .RESET(n36_6) 
);
  DFFRE \ff_render_planes[1]_1_s0  (
    .Q(\ff_render_planes[1] [1]),
    .D(ff_y_test_sp_num[1]),
    .CLK(w_video_clk),
    .CE(n3195_3),
    .RESET(n36_6) 
);
  DFFRE \ff_render_planes[1]_0_s0  (
    .Q(\ff_render_planes[1] [0]),
    .D(ff_y_test_sp_num[0]),
    .CLK(w_video_clk),
    .CE(n3195_3),
    .RESET(n36_6) 
);
  DFFRE \ff_render_planes[2]_4_s0  (
    .Q(\ff_render_planes[2] [4]),
    .D(ff_y_test_sp_num[4]),
    .CLK(w_video_clk),
    .CE(n3205_3),
    .RESET(n36_6) 
);
  DFFRE \ff_render_planes[2]_3_s0  (
    .Q(\ff_render_planes[2] [3]),
    .D(ff_y_test_sp_num[3]),
    .CLK(w_video_clk),
    .CE(n3205_3),
    .RESET(n36_6) 
);
  DFFRE \ff_render_planes[2]_2_s0  (
    .Q(\ff_render_planes[2] [2]),
    .D(ff_y_test_sp_num[2]),
    .CLK(w_video_clk),
    .CE(n3205_3),
    .RESET(n36_6) 
);
  DFFRE \ff_render_planes[2]_1_s0  (
    .Q(\ff_render_planes[2] [1]),
    .D(ff_y_test_sp_num[1]),
    .CLK(w_video_clk),
    .CE(n3205_3),
    .RESET(n36_6) 
);
  DFFRE \ff_render_planes[2]_0_s0  (
    .Q(\ff_render_planes[2] [0]),
    .D(ff_y_test_sp_num[0]),
    .CLK(w_video_clk),
    .CE(n3205_3),
    .RESET(n36_6) 
);
  DFFRE \ff_render_planes[3]_4_s0  (
    .Q(\ff_render_planes[3] [4]),
    .D(ff_y_test_sp_num[4]),
    .CLK(w_video_clk),
    .CE(n3215_3),
    .RESET(n36_6) 
);
  DFFRE \ff_render_planes[3]_3_s0  (
    .Q(\ff_render_planes[3] [3]),
    .D(ff_y_test_sp_num[3]),
    .CLK(w_video_clk),
    .CE(n3215_3),
    .RESET(n36_6) 
);
  DFFRE \ff_render_planes[3]_2_s0  (
    .Q(\ff_render_planes[3] [2]),
    .D(ff_y_test_sp_num[2]),
    .CLK(w_video_clk),
    .CE(n3215_3),
    .RESET(n36_6) 
);
  DFFRE \ff_render_planes[3]_1_s0  (
    .Q(\ff_render_planes[3] [1]),
    .D(ff_y_test_sp_num[1]),
    .CLK(w_video_clk),
    .CE(n3215_3),
    .RESET(n36_6) 
);
  DFFRE \ff_render_planes[3]_0_s0  (
    .Q(\ff_render_planes[3] [0]),
    .D(ff_y_test_sp_num[0]),
    .CLK(w_video_clk),
    .CE(n3215_3),
    .RESET(n36_6) 
);
  DFFRE \ff_render_planes[4]_4_s0  (
    .Q(\ff_render_planes[4] [4]),
    .D(ff_y_test_sp_num[4]),
    .CLK(w_video_clk),
    .CE(n3225_3),
    .RESET(n36_6) 
);
  DFFRE \ff_render_planes[4]_3_s0  (
    .Q(\ff_render_planes[4] [3]),
    .D(ff_y_test_sp_num[3]),
    .CLK(w_video_clk),
    .CE(n3225_3),
    .RESET(n36_6) 
);
  DFFRE \ff_render_planes[4]_2_s0  (
    .Q(\ff_render_planes[4] [2]),
    .D(ff_y_test_sp_num[2]),
    .CLK(w_video_clk),
    .CE(n3225_3),
    .RESET(n36_6) 
);
  DFFRE \ff_render_planes[4]_1_s0  (
    .Q(\ff_render_planes[4] [1]),
    .D(ff_y_test_sp_num[1]),
    .CLK(w_video_clk),
    .CE(n3225_3),
    .RESET(n36_6) 
);
  DFFRE \ff_render_planes[4]_0_s0  (
    .Q(\ff_render_planes[4] [0]),
    .D(ff_y_test_sp_num[0]),
    .CLK(w_video_clk),
    .CE(n3225_3),
    .RESET(n36_6) 
);
  DFFRE \ff_render_planes[5]_4_s0  (
    .Q(\ff_render_planes[5] [4]),
    .D(ff_y_test_sp_num[4]),
    .CLK(w_video_clk),
    .CE(n3235_3),
    .RESET(n36_6) 
);
  DFFRE \ff_render_planes[5]_3_s0  (
    .Q(\ff_render_planes[5] [3]),
    .D(ff_y_test_sp_num[3]),
    .CLK(w_video_clk),
    .CE(n3235_3),
    .RESET(n36_6) 
);
  DFFRE \ff_render_planes[5]_2_s0  (
    .Q(\ff_render_planes[5] [2]),
    .D(ff_y_test_sp_num[2]),
    .CLK(w_video_clk),
    .CE(n3235_3),
    .RESET(n36_6) 
);
  DFFRE \ff_render_planes[5]_1_s0  (
    .Q(\ff_render_planes[5] [1]),
    .D(ff_y_test_sp_num[1]),
    .CLK(w_video_clk),
    .CE(n3235_3),
    .RESET(n36_6) 
);
  DFFRE \ff_render_planes[5]_0_s0  (
    .Q(\ff_render_planes[5] [0]),
    .D(ff_y_test_sp_num[0]),
    .CLK(w_video_clk),
    .CE(n3235_3),
    .RESET(n36_6) 
);
  DFFRE \ff_render_planes[6]_4_s0  (
    .Q(\ff_render_planes[6] [4]),
    .D(ff_y_test_sp_num[4]),
    .CLK(w_video_clk),
    .CE(n3245_3),
    .RESET(n36_6) 
);
  DFFRE \ff_render_planes[6]_3_s0  (
    .Q(\ff_render_planes[6] [3]),
    .D(ff_y_test_sp_num[3]),
    .CLK(w_video_clk),
    .CE(n3245_3),
    .RESET(n36_6) 
);
  DFFRE \ff_render_planes[6]_2_s0  (
    .Q(\ff_render_planes[6] [2]),
    .D(ff_y_test_sp_num[2]),
    .CLK(w_video_clk),
    .CE(n3245_3),
    .RESET(n36_6) 
);
  DFFRE \ff_render_planes[6]_1_s0  (
    .Q(\ff_render_planes[6] [1]),
    .D(ff_y_test_sp_num[1]),
    .CLK(w_video_clk),
    .CE(n3245_3),
    .RESET(n36_6) 
);
  DFFRE \ff_render_planes[6]_0_s0  (
    .Q(\ff_render_planes[6] [0]),
    .D(ff_y_test_sp_num[0]),
    .CLK(w_video_clk),
    .CE(n3245_3),
    .RESET(n36_6) 
);
  DFFRE \ff_render_planes[7]_4_s0  (
    .Q(\ff_render_planes[7] [4]),
    .D(ff_y_test_sp_num[4]),
    .CLK(w_video_clk),
    .CE(n3255_3),
    .RESET(n36_6) 
);
  DFFRE \ff_render_planes[7]_3_s0  (
    .Q(\ff_render_planes[7] [3]),
    .D(ff_y_test_sp_num[3]),
    .CLK(w_video_clk),
    .CE(n3255_3),
    .RESET(n36_6) 
);
  DFFRE \ff_render_planes[7]_2_s0  (
    .Q(\ff_render_planes[7] [2]),
    .D(ff_y_test_sp_num[2]),
    .CLK(w_video_clk),
    .CE(n3255_3),
    .RESET(n36_6) 
);
  DFFRE \ff_render_planes[7]_1_s0  (
    .Q(\ff_render_planes[7] [1]),
    .D(ff_y_test_sp_num[1]),
    .CLK(w_video_clk),
    .CE(n3255_3),
    .RESET(n36_6) 
);
  DFFRE \ff_render_planes[7]_0_s0  (
    .Q(\ff_render_planes[7] [0]),
    .D(ff_y_test_sp_num[0]),
    .CLK(w_video_clk),
    .CE(n3255_3),
    .RESET(n36_6) 
);
  DFFRE ff_y_test_address_16_s0 (
    .Q(ff_y_test_address[16]),
    .D(ff_attribute_base_address[9]),
    .CLK(w_video_clk),
    .CE(n520_4),
    .RESET(n36_6) 
);
  DFFRE ff_y_test_address_15_s0 (
    .Q(ff_y_test_address[15]),
    .D(ff_attribute_base_address[8]),
    .CLK(w_video_clk),
    .CE(n520_4),
    .RESET(n36_6) 
);
  DFFRE ff_y_test_address_14_s0 (
    .Q(ff_y_test_address[14]),
    .D(ff_attribute_base_address[7]),
    .CLK(w_video_clk),
    .CE(n520_4),
    .RESET(n36_6) 
);
  DFFRE ff_y_test_address_13_s0 (
    .Q(ff_y_test_address[13]),
    .D(ff_attribute_base_address[6]),
    .CLK(w_video_clk),
    .CE(n520_4),
    .RESET(n36_6) 
);
  DFFRE ff_y_test_address_12_s0 (
    .Q(ff_y_test_address[12]),
    .D(ff_attribute_base_address[5]),
    .CLK(w_video_clk),
    .CE(n520_4),
    .RESET(n36_6) 
);
  DFFRE ff_y_test_address_11_s0 (
    .Q(ff_y_test_address[11]),
    .D(ff_attribute_base_address[4]),
    .CLK(w_video_clk),
    .CE(n520_4),
    .RESET(n36_6) 
);
  DFFRE ff_y_test_address_10_s0 (
    .Q(ff_y_test_address[10]),
    .D(ff_attribute_base_address[3]),
    .CLK(w_video_clk),
    .CE(n520_4),
    .RESET(n36_6) 
);
  DFFRE ff_y_test_address_9_s0 (
    .Q(ff_y_test_address[9]),
    .D(ff_attribute_base_address[2]),
    .CLK(w_video_clk),
    .CE(n520_4),
    .RESET(n36_6) 
);
  DFFRE ff_y_test_address_8_s0 (
    .Q(ff_y_test_address[8]),
    .D(ff_attribute_base_address[1]),
    .CLK(w_video_clk),
    .CE(n520_4),
    .RESET(n36_6) 
);
  DFFRE ff_y_test_address_7_s0 (
    .Q(ff_y_test_address[7]),
    .D(ff_attribute_base_address[0]),
    .CLK(w_video_clk),
    .CE(n520_4),
    .RESET(n36_6) 
);
  DFFRE ff_y_test_address_6_s0 (
    .Q(ff_y_test_address[6]),
    .D(ff_y_test_sp_num[4]),
    .CLK(w_video_clk),
    .CE(n520_4),
    .RESET(n36_6) 
);
  DFFRE ff_y_test_address_5_s0 (
    .Q(ff_y_test_address[5]),
    .D(ff_y_test_sp_num[3]),
    .CLK(w_video_clk),
    .CE(n520_4),
    .RESET(n36_6) 
);
  DFFRE ff_y_test_address_4_s0 (
    .Q(ff_y_test_address[4]),
    .D(ff_y_test_sp_num[2]),
    .CLK(w_video_clk),
    .CE(n520_4),
    .RESET(n36_6) 
);
  DFFRE ff_y_test_address_3_s0 (
    .Q(ff_y_test_address[3]),
    .D(ff_y_test_sp_num[1]),
    .CLK(w_video_clk),
    .CE(n520_4),
    .RESET(n36_6) 
);
  DFFRE ff_y_test_address_2_s0 (
    .Q(ff_y_test_address[2]),
    .D(ff_y_test_sp_num[0]),
    .CLK(w_video_clk),
    .CE(n520_4),
    .RESET(n36_6) 
);
  DFFRE ff_preread_address_16_s0 (
    .Q(ff_preread_address[16]),
    .D(n1173_13),
    .CLK(w_video_clk),
    .CE(ff_preread_address_16_6),
    .RESET(n36_6) 
);
  DFFRE ff_preread_address_15_s0 (
    .Q(ff_preread_address[15]),
    .D(n1174_13),
    .CLK(w_video_clk),
    .CE(ff_preread_address_16_6),
    .RESET(n36_6) 
);
  DFFRE ff_preread_address_14_s0 (
    .Q(ff_preread_address[14]),
    .D(n1175_13),
    .CLK(w_video_clk),
    .CE(ff_preread_address_16_6),
    .RESET(n36_6) 
);
  DFFRE ff_preread_address_13_s0 (
    .Q(ff_preread_address[13]),
    .D(n1176_13),
    .CLK(w_video_clk),
    .CE(ff_preread_address_16_6),
    .RESET(n36_6) 
);
  DFFRE ff_preread_address_12_s0 (
    .Q(ff_preread_address[12]),
    .D(n1177_13),
    .CLK(w_video_clk),
    .CE(ff_preread_address_16_6),
    .RESET(n36_6) 
);
  DFFRE ff_preread_address_11_s0 (
    .Q(ff_preread_address[11]),
    .D(n1178_13),
    .CLK(w_video_clk),
    .CE(ff_preread_address_16_6),
    .RESET(n36_6) 
);
  DFFRE ff_preread_address_10_s0 (
    .Q(ff_preread_address[10]),
    .D(n1179_13),
    .CLK(w_video_clk),
    .CE(ff_preread_address_16_6),
    .RESET(n36_6) 
);
  DFFRE ff_preread_address_9_s0 (
    .Q(ff_preread_address[9]),
    .D(n1180_14),
    .CLK(w_video_clk),
    .CE(ff_preread_address_16_6),
    .RESET(n36_6) 
);
  DFFRE ff_preread_address_8_s0 (
    .Q(ff_preread_address[8]),
    .D(n1181_15),
    .CLK(w_video_clk),
    .CE(ff_preread_address_16_6),
    .RESET(n36_6) 
);
  DFFRE ff_preread_address_7_s0 (
    .Q(ff_preread_address[7]),
    .D(n1182_15),
    .CLK(w_video_clk),
    .CE(ff_preread_address_16_6),
    .RESET(n36_6) 
);
  DFFRE ff_preread_address_6_s0 (
    .Q(ff_preread_address[6]),
    .D(n1183_15),
    .CLK(w_video_clk),
    .CE(ff_preread_address_16_6),
    .RESET(n36_6) 
);
  DFFRE ff_preread_address_5_s0 (
    .Q(ff_preread_address[5]),
    .D(n1184_15),
    .CLK(w_video_clk),
    .CE(ff_preread_address_16_6),
    .RESET(n36_6) 
);
  DFFRE ff_preread_address_4_s0 (
    .Q(ff_preread_address[4]),
    .D(n1185_15),
    .CLK(w_video_clk),
    .CE(ff_preread_address_16_6),
    .RESET(n36_6) 
);
  DFFRE ff_preread_address_3_s0 (
    .Q(ff_preread_address[3]),
    .D(n1186_15),
    .CLK(w_video_clk),
    .CE(ff_preread_address_16_6),
    .RESET(n36_6) 
);
  DFFRE ff_preread_address_2_s0 (
    .Q(ff_preread_address[2]),
    .D(n1187_15),
    .CLK(w_video_clk),
    .CE(ff_preread_address_16_6),
    .RESET(n36_6) 
);
  DFFRE ff_preread_address_1_s0 (
    .Q(ff_preread_address[1]),
    .D(n1188_24),
    .CLK(w_video_clk),
    .CE(ff_preread_address_16_6),
    .RESET(n36_6) 
);
  DFFRE ff_preread_address_0_s0 (
    .Q(ff_preread_address[0]),
    .D(n1189_23),
    .CLK(w_video_clk),
    .CE(ff_preread_address_16_6),
    .RESET(n36_6) 
);
  DFFRE ff_prepare_local_plane_num_2_s0 (
    .Q(ff_prepare_local_plane_num[2]),
    .D(n1319_12),
    .CLK(w_video_clk),
    .CE(ff_prepare_plane_num_4_5),
    .RESET(n36_6) 
);
  DFFRE ff_prepare_local_plane_num_1_s0 (
    .Q(ff_prepare_local_plane_num[1]),
    .D(n1320_14),
    .CLK(w_video_clk),
    .CE(ff_prepare_plane_num_4_5),
    .RESET(n36_6) 
);
  DFFRE ff_prepare_local_plane_num_0_s0 (
    .Q(ff_prepare_local_plane_num[0]),
    .D(n1321_13),
    .CLK(w_video_clk),
    .CE(ff_prepare_plane_num_4_5),
    .RESET(n36_6) 
);
  DFFRE ff_prepare_end_s0 (
    .Q(ff_prepare_end),
    .D(n1322_11),
    .CLK(w_video_clk),
    .CE(ff_prepare_end_12),
    .RESET(n36_6) 
);
  DFFE ff_info_color_3_s0 (
    .Q(ff_info_color[3]),
    .D(w_vram_data_Z[3]),
    .CLK(w_video_clk),
    .CE(n1511_9) 
);
  DFFE ff_info_color_2_s0 (
    .Q(ff_info_color[2]),
    .D(w_vram_data_Z[2]),
    .CLK(w_video_clk),
    .CE(n1511_9) 
);
  DFFE ff_info_color_1_s0 (
    .Q(ff_info_color[1]),
    .D(w_vram_data_Z[1]),
    .CLK(w_video_clk),
    .CE(n1511_9) 
);
  DFFE ff_info_color_0_s0 (
    .Q(ff_info_color[0]),
    .D(w_vram_data_Z[0]),
    .CLK(w_video_clk),
    .CE(n1511_9) 
);
  DFFRE ff_info_cc_s0 (
    .Q(ff_info_cc),
    .D(w_vram_data_Z[6]),
    .CLK(w_video_clk),
    .CE(n1511_9),
    .RESET(n1276_5) 
);
  DFFE ff_info_ic_s0 (
    .Q(ff_info_ic),
    .D(n1277_5),
    .CLK(w_video_clk),
    .CE(n1511_9) 
);
  DFFE ff_info_x_8_s0 (
    .Q(ff_info_x[8]),
    .D(n1329_18),
    .CLK(w_video_clk),
    .CE(ff_info_x_8_6) 
);
  DFFE ff_info_x_7_s0 (
    .Q(ff_info_x[7]),
    .D(n1330_14),
    .CLK(w_video_clk),
    .CE(ff_info_x_8_6) 
);
  DFFE ff_info_x_6_s0 (
    .Q(ff_info_x[6]),
    .D(n1331_14),
    .CLK(w_video_clk),
    .CE(ff_info_x_8_6) 
);
  DFFE ff_info_x_5_s0 (
    .Q(ff_info_x[5]),
    .D(n1332_14),
    .CLK(w_video_clk),
    .CE(ff_info_x_8_6) 
);
  DFFE ff_info_x_4_s0 (
    .Q(ff_info_x[4]),
    .D(w_vram_data_Z[4]),
    .CLK(w_video_clk),
    .CE(n1521_6) 
);
  DFFE ff_info_x_3_s0 (
    .Q(ff_info_x[3]),
    .D(w_vram_data_Z[3]),
    .CLK(w_video_clk),
    .CE(n1521_6) 
);
  DFFE ff_info_x_2_s0 (
    .Q(ff_info_x[2]),
    .D(w_vram_data_Z[2]),
    .CLK(w_video_clk),
    .CE(n1521_6) 
);
  DFFE ff_info_x_1_s0 (
    .Q(ff_info_x[1]),
    .D(w_vram_data_Z[1]),
    .CLK(w_video_clk),
    .CE(n1521_6) 
);
  DFFE ff_info_x_0_s0 (
    .Q(ff_info_x[0]),
    .D(w_vram_data_Z[0]),
    .CLK(w_video_clk),
    .CE(n1521_6) 
);
  DFFE ff_info_pattern_15_s0 (
    .Q(ff_info_pattern[15]),
    .D(n1338_18),
    .CLK(w_video_clk),
    .CE(ff_info_pattern_15_6) 
);
  DFFE ff_info_pattern_14_s0 (
    .Q(ff_info_pattern[14]),
    .D(n1339_18),
    .CLK(w_video_clk),
    .CE(ff_info_pattern_15_6) 
);
  DFFE ff_info_pattern_13_s0 (
    .Q(ff_info_pattern[13]),
    .D(n1340_18),
    .CLK(w_video_clk),
    .CE(ff_info_pattern_15_6) 
);
  DFFE ff_info_pattern_12_s0 (
    .Q(ff_info_pattern[12]),
    .D(n1341_18),
    .CLK(w_video_clk),
    .CE(ff_info_pattern_15_6) 
);
  DFFE ff_info_pattern_11_s0 (
    .Q(ff_info_pattern[11]),
    .D(n1342_18),
    .CLK(w_video_clk),
    .CE(ff_info_pattern_15_6) 
);
  DFFE ff_info_pattern_10_s0 (
    .Q(ff_info_pattern[10]),
    .D(n1343_18),
    .CLK(w_video_clk),
    .CE(ff_info_pattern_15_6) 
);
  DFFE ff_info_pattern_9_s0 (
    .Q(ff_info_pattern[9]),
    .D(n1344_18),
    .CLK(w_video_clk),
    .CE(ff_info_pattern_15_6) 
);
  DFFE ff_info_pattern_8_s0 (
    .Q(ff_info_pattern[8]),
    .D(n1345_18),
    .CLK(w_video_clk),
    .CE(ff_info_pattern_15_6) 
);
  DFFE ff_info_pattern_7_s0 (
    .Q(ff_info_pattern[7]),
    .D(n1346_19),
    .CLK(w_video_clk),
    .CE(ff_info_pattern_7_6) 
);
  DFFE ff_info_pattern_6_s0 (
    .Q(ff_info_pattern[6]),
    .D(n1347_18),
    .CLK(w_video_clk),
    .CE(ff_info_pattern_7_6) 
);
  DFFE ff_info_pattern_5_s0 (
    .Q(ff_info_pattern[5]),
    .D(n1348_18),
    .CLK(w_video_clk),
    .CE(ff_info_pattern_7_6) 
);
  DFFE ff_info_pattern_4_s0 (
    .Q(ff_info_pattern[4]),
    .D(n1349_18),
    .CLK(w_video_clk),
    .CE(ff_info_pattern_7_6) 
);
  DFFE ff_info_pattern_3_s0 (
    .Q(ff_info_pattern[3]),
    .D(n1350_18),
    .CLK(w_video_clk),
    .CE(ff_info_pattern_7_6) 
);
  DFFE ff_info_pattern_2_s0 (
    .Q(ff_info_pattern[2]),
    .D(n1351_18),
    .CLK(w_video_clk),
    .CE(ff_info_pattern_7_6) 
);
  DFFE ff_info_pattern_1_s0 (
    .Q(ff_info_pattern[1]),
    .D(n1352_18),
    .CLK(w_video_clk),
    .CE(ff_info_pattern_7_6) 
);
  DFFE ff_info_pattern_0_s0 (
    .Q(ff_info_pattern[0]),
    .D(n1353_19),
    .CLK(w_video_clk),
    .CE(ff_info_pattern_7_6) 
);
  DFFE ff_prepare_line_num_3_s0 (
    .Q(ff_prepare_line_num[3]),
    .D(n1264_3),
    .CLK(w_video_clk),
    .CE(n1542_6) 
);
  DFFE ff_prepare_line_num_2_s0 (
    .Q(ff_prepare_line_num[2]),
    .D(n1265_3),
    .CLK(w_video_clk),
    .CE(n1542_6) 
);
  DFFE ff_prepare_line_num_1_s0 (
    .Q(ff_prepare_line_num[1]),
    .D(n1266_3),
    .CLK(w_video_clk),
    .CE(n1542_6) 
);
  DFFE ff_prepare_line_num_0_s0 (
    .Q(ff_prepare_line_num[0]),
    .D(n1267_3),
    .CLK(w_video_clk),
    .CE(n1542_6) 
);
  DFFE ff_prepare_pattern_num_7_s0 (
    .Q(ff_prepare_pattern_num[7]),
    .D(w_vram_data_Z[7]),
    .CLK(w_video_clk),
    .CE(n1546_4) 
);
  DFFE ff_prepare_pattern_num_6_s0 (
    .Q(ff_prepare_pattern_num[6]),
    .D(w_vram_data_Z[6]),
    .CLK(w_video_clk),
    .CE(n1546_4) 
);
  DFFE ff_prepare_pattern_num_5_s0 (
    .Q(ff_prepare_pattern_num[5]),
    .D(w_vram_data_Z[5]),
    .CLK(w_video_clk),
    .CE(n1546_4) 
);
  DFFE ff_prepare_pattern_num_4_s0 (
    .Q(ff_prepare_pattern_num[4]),
    .D(w_vram_data_Z[4]),
    .CLK(w_video_clk),
    .CE(n1546_4) 
);
  DFFE ff_prepare_pattern_num_3_s0 (
    .Q(ff_prepare_pattern_num[3]),
    .D(w_vram_data_Z[3]),
    .CLK(w_video_clk),
    .CE(n1546_4) 
);
  DFFE ff_prepare_pattern_num_2_s0 (
    .Q(ff_prepare_pattern_num[2]),
    .D(w_vram_data_Z[2]),
    .CLK(w_video_clk),
    .CE(n1546_4) 
);
  DFFE ff_prepare_pattern_num_1_s0 (
    .Q(ff_prepare_pattern_num[1]),
    .D(w_vram_data_Z[1]),
    .CLK(w_video_clk),
    .CE(n1546_4) 
);
  DFFE ff_prepare_pattern_num_0_s0 (
    .Q(ff_prepare_pattern_num[0]),
    .D(w_vram_data_Z[0]),
    .CLK(w_video_clk),
    .CE(n1546_4) 
);
  DFFE ff_prepare_plane_num_4_s0 (
    .Q(ff_prepare_plane_num[4]),
    .D(n1620_5),
    .CLK(w_video_clk),
    .CE(ff_prepare_plane_num_4_5) 
);
  DFFE ff_prepare_plane_num_3_s0 (
    .Q(ff_prepare_plane_num[3]),
    .D(n1621_5),
    .CLK(w_video_clk),
    .CE(ff_prepare_plane_num_4_5) 
);
  DFFE ff_prepare_plane_num_2_s0 (
    .Q(ff_prepare_plane_num[2]),
    .D(n1622_5),
    .CLK(w_video_clk),
    .CE(ff_prepare_plane_num_4_5) 
);
  DFFE ff_prepare_plane_num_1_s0 (
    .Q(ff_prepare_plane_num[1]),
    .D(n1623_5),
    .CLK(w_video_clk),
    .CE(ff_prepare_plane_num_4_5) 
);
  DFFE ff_prepare_plane_num_0_s0 (
    .Q(ff_prepare_plane_num[0]),
    .D(n1624_5),
    .CLK(w_video_clk),
    .CE(ff_prepare_plane_num_4_5) 
);
  DFFRE ff_line_buf_draw_we_s0 (
    .Q(ff_line_buf_draw_we),
    .D(w_dot_state[0]),
    .CLK(w_video_clk),
    .CE(ff_line_buf_draw_we_6),
    .RESET(n36_6) 
);
  DFFRE ff_sp_predraw_end_s0 (
    .Q(ff_sp_predraw_end),
    .D(n1997_10),
    .CLK(w_video_clk),
    .CE(ff_sp_predraw_end_6),
    .RESET(n36_6) 
);
  DFFRE ff_draw_pattern_15_s0 (
    .Q(ff_draw_pattern[15]),
    .D(n1654_3),
    .CLK(w_video_clk),
    .CE(ff_draw_pattern_15_6),
    .RESET(n36_6) 
);
  DFFRE ff_draw_pattern_14_s0 (
    .Q(ff_draw_pattern[14]),
    .D(n1655_3),
    .CLK(w_video_clk),
    .CE(ff_draw_pattern_15_6),
    .RESET(n36_6) 
);
  DFFRE ff_draw_pattern_13_s0 (
    .Q(ff_draw_pattern[13]),
    .D(n1656_3),
    .CLK(w_video_clk),
    .CE(ff_draw_pattern_15_6),
    .RESET(n36_6) 
);
  DFFRE ff_draw_pattern_12_s0 (
    .Q(ff_draw_pattern[12]),
    .D(n1657_3),
    .CLK(w_video_clk),
    .CE(ff_draw_pattern_15_6),
    .RESET(n36_6) 
);
  DFFRE ff_draw_pattern_11_s0 (
    .Q(ff_draw_pattern[11]),
    .D(n1658_3),
    .CLK(w_video_clk),
    .CE(ff_draw_pattern_15_6),
    .RESET(n36_6) 
);
  DFFRE ff_draw_pattern_10_s0 (
    .Q(ff_draw_pattern[10]),
    .D(n1659_3),
    .CLK(w_video_clk),
    .CE(ff_draw_pattern_15_6),
    .RESET(n36_6) 
);
  DFFRE ff_draw_pattern_9_s0 (
    .Q(ff_draw_pattern[9]),
    .D(n1660_3),
    .CLK(w_video_clk),
    .CE(ff_draw_pattern_15_6),
    .RESET(n36_6) 
);
  DFFRE ff_draw_pattern_8_s0 (
    .Q(ff_draw_pattern[8]),
    .D(n1661_3),
    .CLK(w_video_clk),
    .CE(ff_draw_pattern_15_6),
    .RESET(n36_6) 
);
  DFFRE ff_draw_pattern_7_s0 (
    .Q(ff_draw_pattern[7]),
    .D(n1662_3),
    .CLK(w_video_clk),
    .CE(ff_draw_pattern_15_6),
    .RESET(n36_6) 
);
  DFFRE ff_draw_pattern_6_s0 (
    .Q(ff_draw_pattern[6]),
    .D(n1663_3),
    .CLK(w_video_clk),
    .CE(ff_draw_pattern_15_6),
    .RESET(n36_6) 
);
  DFFRE ff_draw_pattern_5_s0 (
    .Q(ff_draw_pattern[5]),
    .D(n1664_3),
    .CLK(w_video_clk),
    .CE(ff_draw_pattern_15_6),
    .RESET(n36_6) 
);
  DFFRE ff_draw_pattern_4_s0 (
    .Q(ff_draw_pattern[4]),
    .D(n1665_3),
    .CLK(w_video_clk),
    .CE(ff_draw_pattern_15_6),
    .RESET(n36_6) 
);
  DFFRE ff_draw_pattern_3_s0 (
    .Q(ff_draw_pattern[3]),
    .D(n1666_3),
    .CLK(w_video_clk),
    .CE(ff_draw_pattern_15_6),
    .RESET(n36_6) 
);
  DFFRE ff_draw_pattern_2_s0 (
    .Q(ff_draw_pattern[2]),
    .D(n1667_3),
    .CLK(w_video_clk),
    .CE(ff_draw_pattern_15_6),
    .RESET(n36_6) 
);
  DFFRE ff_draw_pattern_1_s0 (
    .Q(ff_draw_pattern[1]),
    .D(n1668_3),
    .CLK(w_video_clk),
    .CE(ff_draw_pattern_15_6),
    .RESET(n36_6) 
);
  DFFRE ff_draw_pattern_0_s0 (
    .Q(ff_draw_pattern[0]),
    .D(n1669_6),
    .CLK(w_video_clk),
    .CE(ff_draw_pattern_15_6),
    .RESET(n36_6) 
);
  DFFRE ff_line_buf_draw_color_7_s0 (
    .Q(ff_line_buf_draw_color[7]),
    .D(n1776_6),
    .CLK(w_video_clk),
    .CE(ff_line_buf_draw_color_3_5),
    .RESET(n36_6) 
);
  DFFRE ff_line_buf_draw_color_6_s0 (
    .Q(ff_line_buf_draw_color[6]),
    .D(n1777_3),
    .CLK(w_video_clk),
    .CE(ff_line_buf_draw_color_3_5),
    .RESET(n36_6) 
);
  DFFRE ff_line_buf_draw_color_5_s0 (
    .Q(ff_line_buf_draw_color[5]),
    .D(n1778_3),
    .CLK(w_video_clk),
    .CE(ff_line_buf_draw_color_3_5),
    .RESET(n36_6) 
);
  DFFRE ff_line_buf_draw_color_4_s0 (
    .Q(ff_line_buf_draw_color[4]),
    .D(n1779_3),
    .CLK(w_video_clk),
    .CE(ff_line_buf_draw_color_3_5),
    .RESET(n36_6) 
);
  DFFRE ff_line_buf_draw_color_3_s0 (
    .Q(ff_line_buf_draw_color[3]),
    .D(n1780_4),
    .CLK(w_video_clk),
    .CE(ff_line_buf_draw_color_3_5),
    .RESET(n36_6) 
);
  DFFRE ff_line_buf_draw_color_2_s0 (
    .Q(ff_line_buf_draw_color[2]),
    .D(n1781_4),
    .CLK(w_video_clk),
    .CE(ff_line_buf_draw_color_3_5),
    .RESET(n36_6) 
);
  DFFRE ff_line_buf_draw_color_1_s0 (
    .Q(ff_line_buf_draw_color[1]),
    .D(n1782_4),
    .CLK(w_video_clk),
    .CE(ff_line_buf_draw_color_3_5),
    .RESET(n36_6) 
);
  DFFRE ff_line_buf_draw_color_0_s0 (
    .Q(ff_line_buf_draw_color[0]),
    .D(n1783_4),
    .CLK(w_video_clk),
    .CE(ff_line_buf_draw_color_3_5),
    .RESET(n36_6) 
);
  DFFRE ff_line_buf_draw_x_7_s0 (
    .Q(ff_line_buf_draw_x[7]),
    .D(\u_drawing_to_line_buffer.ff_draw_x_pre [7]),
    .CLK(w_video_clk),
    .CE(n2171_9),
    .RESET(n36_6) 
);
  DFFRE ff_line_buf_draw_x_6_s0 (
    .Q(ff_line_buf_draw_x[6]),
    .D(\u_drawing_to_line_buffer.ff_draw_x_pre [6]),
    .CLK(w_video_clk),
    .CE(n2171_9),
    .RESET(n36_6) 
);
  DFFRE ff_line_buf_draw_x_5_s0 (
    .Q(ff_line_buf_draw_x[5]),
    .D(\u_drawing_to_line_buffer.ff_draw_x_pre [5]),
    .CLK(w_video_clk),
    .CE(n2171_9),
    .RESET(n36_6) 
);
  DFFRE ff_line_buf_draw_x_4_s0 (
    .Q(ff_line_buf_draw_x[4]),
    .D(\u_drawing_to_line_buffer.ff_draw_x_pre [4]),
    .CLK(w_video_clk),
    .CE(n2171_9),
    .RESET(n36_6) 
);
  DFFRE ff_line_buf_draw_x_3_s0 (
    .Q(ff_line_buf_draw_x[3]),
    .D(\u_drawing_to_line_buffer.ff_draw_x_pre [3]),
    .CLK(w_video_clk),
    .CE(n2171_9),
    .RESET(n36_6) 
);
  DFFRE ff_line_buf_draw_x_2_s0 (
    .Q(ff_line_buf_draw_x[2]),
    .D(\u_drawing_to_line_buffer.ff_draw_x_pre [2]),
    .CLK(w_video_clk),
    .CE(n2171_9),
    .RESET(n36_6) 
);
  DFFRE ff_line_buf_draw_x_1_s0 (
    .Q(ff_line_buf_draw_x[1]),
    .D(\u_drawing_to_line_buffer.ff_draw_x_pre [1]),
    .CLK(w_video_clk),
    .CE(n2171_9),
    .RESET(n36_6) 
);
  DFFRE ff_line_buf_draw_x_0_s0 (
    .Q(ff_line_buf_draw_x[0]),
    .D(\u_drawing_to_line_buffer.ff_draw_x_pre [0]),
    .CLK(w_video_clk),
    .CE(n2171_9),
    .RESET(n36_6) 
);
  DFFRE ff_draw_color_3_s0 (
    .Q(ff_draw_color[3]),
    .D(w_info_rdata[5]),
    .CLK(w_video_clk),
    .CE(n2171_9),
    .RESET(n36_6) 
);
  DFFRE ff_draw_color_2_s0 (
    .Q(ff_draw_color[2]),
    .D(w_info_rdata[4]),
    .CLK(w_video_clk),
    .CE(n2171_9),
    .RESET(n36_6) 
);
  DFFRE ff_draw_color_1_s0 (
    .Q(ff_draw_color[1]),
    .D(w_info_rdata[3]),
    .CLK(w_video_clk),
    .CE(n2171_9),
    .RESET(n36_6) 
);
  DFFRE ff_draw_color_0_s0 (
    .Q(ff_draw_color[0]),
    .D(w_info_rdata[2]),
    .CLK(w_video_clk),
    .CE(n2171_9),
    .RESET(n36_6) 
);
  DFFRE \u_drawing_to_line_buffer.ff_cc0_found_s0  (
    .Q(\u_drawing_to_line_buffer.ff_cc0_found ),
    .D(n1965_13),
    .CLK(w_video_clk),
    .CE(\u_drawing_to_line_buffer.ff_cc0_found_6 ),
    .RESET(n36_6) 
);
  DFFRE \u_drawing_to_line_buffer.ff_last_cc0_local_plane_num_2_s0  (
    .Q(\u_drawing_to_line_buffer.ff_last_cc0_local_plane_num [2]),
    .D(n1962_10),
    .CLK(w_video_clk),
    .CE(\u_drawing_to_line_buffer.ff_cc0_found_6 ),
    .RESET(n36_6) 
);
  DFFRE \u_drawing_to_line_buffer.ff_last_cc0_local_plane_num_1_s0  (
    .Q(\u_drawing_to_line_buffer.ff_last_cc0_local_plane_num [1]),
    .D(n1963_10),
    .CLK(w_video_clk),
    .CE(\u_drawing_to_line_buffer.ff_cc0_found_6 ),
    .RESET(n36_6) 
);
  DFFRE \u_drawing_to_line_buffer.ff_last_cc0_local_plane_num_0_s0  (
    .Q(\u_drawing_to_line_buffer.ff_last_cc0_local_plane_num [0]),
    .D(n1964_10),
    .CLK(w_video_clk),
    .CE(\u_drawing_to_line_buffer.ff_cc0_found_6 ),
    .RESET(n36_6) 
);
  DFFRE ff_predraw_local_plane_num_2_s0 (
    .Q(ff_predraw_local_plane_num[2]),
    .D(n1862_4),
    .CLK(w_video_clk),
    .CE(ff_predraw_local_plane_num_2_10),
    .RESET(n2044_7) 
);
  DFFRE ff_predraw_local_plane_num_1_s0 (
    .Q(ff_predraw_local_plane_num[1]),
    .D(n1863_4),
    .CLK(w_video_clk),
    .CE(ff_predraw_local_plane_num_2_10),
    .RESET(n2044_7) 
);
  DFFRE ff_predraw_local_plane_num_0_s0 (
    .Q(ff_predraw_local_plane_num[0]),
    .D(n1864_6),
    .CLK(w_video_clk),
    .CE(ff_predraw_local_plane_num_2_10),
    .RESET(n2044_7) 
);
  DFFE ff_draw_x_8_s0 (
    .Q(ff_draw_x[8]),
    .D(\u_drawing_to_line_buffer.ff_draw_x_pre [8]),
    .CLK(w_video_clk),
    .CE(n2274_7) 
);
  DFFE ff_draw_x_7_s0 (
    .Q(ff_draw_x[7]),
    .D(\u_drawing_to_line_buffer.ff_draw_x_pre [7]),
    .CLK(w_video_clk),
    .CE(n2274_7) 
);
  DFFE ff_draw_x_6_s0 (
    .Q(ff_draw_x[6]),
    .D(\u_drawing_to_line_buffer.ff_draw_x_pre [6]),
    .CLK(w_video_clk),
    .CE(n2274_7) 
);
  DFFE ff_draw_x_5_s0 (
    .Q(ff_draw_x[5]),
    .D(\u_drawing_to_line_buffer.ff_draw_x_pre [5]),
    .CLK(w_video_clk),
    .CE(n2274_7) 
);
  DFFE ff_draw_x_4_s0 (
    .Q(ff_draw_x[4]),
    .D(\u_drawing_to_line_buffer.ff_draw_x_pre [4]),
    .CLK(w_video_clk),
    .CE(n2274_7) 
);
  DFFE ff_draw_x_3_s0 (
    .Q(ff_draw_x[3]),
    .D(\u_drawing_to_line_buffer.ff_draw_x_pre [3]),
    .CLK(w_video_clk),
    .CE(n2274_7) 
);
  DFFE ff_draw_x_2_s0 (
    .Q(ff_draw_x[2]),
    .D(\u_drawing_to_line_buffer.ff_draw_x_pre [2]),
    .CLK(w_video_clk),
    .CE(n2274_7) 
);
  DFFE ff_draw_x_1_s0 (
    .Q(ff_draw_x[1]),
    .D(\u_drawing_to_line_buffer.ff_draw_x_pre [1]),
    .CLK(w_video_clk),
    .CE(n2274_7) 
);
  DFFE ff_draw_x_0_s0 (
    .Q(ff_draw_x[0]),
    .D(\u_drawing_to_line_buffer.ff_draw_x_pre [0]),
    .CLK(w_video_clk),
    .CE(n2274_7) 
);
  DFFE \u_drawing_to_line_buffer.ff_draw_x_pre_8_s0  (
    .Q(\u_drawing_to_line_buffer.ff_draw_x_pre [8]),
    .D(n1696_3),
    .CLK(w_video_clk),
    .CE(n2283_8) 
);
  DFFE \u_drawing_to_line_buffer.ff_draw_x_pre_7_s0  (
    .Q(\u_drawing_to_line_buffer.ff_draw_x_pre [7]),
    .D(n1697_3),
    .CLK(w_video_clk),
    .CE(n2283_8) 
);
  DFFE \u_drawing_to_line_buffer.ff_draw_x_pre_6_s0  (
    .Q(\u_drawing_to_line_buffer.ff_draw_x_pre [6]),
    .D(n1698_3),
    .CLK(w_video_clk),
    .CE(n2283_8) 
);
  DFFE \u_drawing_to_line_buffer.ff_draw_x_pre_5_s0  (
    .Q(\u_drawing_to_line_buffer.ff_draw_x_pre [5]),
    .D(n1699_3),
    .CLK(w_video_clk),
    .CE(n2283_8) 
);
  DFFE \u_drawing_to_line_buffer.ff_draw_x_pre_4_s0  (
    .Q(\u_drawing_to_line_buffer.ff_draw_x_pre [4]),
    .D(n1700_3),
    .CLK(w_video_clk),
    .CE(n2283_8) 
);
  DFFE \u_drawing_to_line_buffer.ff_draw_x_pre_3_s0  (
    .Q(\u_drawing_to_line_buffer.ff_draw_x_pre [3]),
    .D(n1701_3),
    .CLK(w_video_clk),
    .CE(n2283_8) 
);
  DFFE \u_drawing_to_line_buffer.ff_draw_x_pre_2_s0  (
    .Q(\u_drawing_to_line_buffer.ff_draw_x_pre [2]),
    .D(n1702_3),
    .CLK(w_video_clk),
    .CE(n2283_8) 
);
  DFFE \u_drawing_to_line_buffer.ff_draw_x_pre_1_s0  (
    .Q(\u_drawing_to_line_buffer.ff_draw_x_pre [1]),
    .D(n1703_3),
    .CLK(w_video_clk),
    .CE(n2283_8) 
);
  DFFE \u_drawing_to_line_buffer.ff_draw_x_pre_0_s0  (
    .Q(\u_drawing_to_line_buffer.ff_draw_x_pre [0]),
    .D(n1704_3),
    .CLK(w_video_clk),
    .CE(n2283_8) 
);
  DFFRE ff_line_buf_disp_x_7_s0 (
    .Q(ff_line_buf_disp_x[7]),
    .D(n2476_7),
    .CLK(w_video_clk),
    .CE(n1018_6),
    .RESET(n36_6) 
);
  DFFRE ff_line_buf_disp_x_6_s0 (
    .Q(ff_line_buf_disp_x[6]),
    .D(n2477_7),
    .CLK(w_video_clk),
    .CE(n1018_6),
    .RESET(n36_6) 
);
  DFFRE ff_line_buf_disp_x_5_s0 (
    .Q(ff_line_buf_disp_x[5]),
    .D(n2478_7),
    .CLK(w_video_clk),
    .CE(n1018_6),
    .RESET(n36_6) 
);
  DFFRE ff_line_buf_disp_x_4_s0 (
    .Q(ff_line_buf_disp_x[4]),
    .D(n2479_7),
    .CLK(w_video_clk),
    .CE(n1018_6),
    .RESET(n36_6) 
);
  DFFRE ff_line_buf_disp_x_3_s0 (
    .Q(ff_line_buf_disp_x[3]),
    .D(n2480_7),
    .CLK(w_video_clk),
    .CE(n1018_6),
    .RESET(n36_6) 
);
  DFFRE ff_line_buf_disp_x_2_s0 (
    .Q(ff_line_buf_disp_x[2]),
    .D(n2481_3),
    .CLK(w_video_clk),
    .CE(n1018_6),
    .RESET(n36_6) 
);
  DFFRE ff_line_buf_disp_x_1_s0 (
    .Q(ff_line_buf_disp_x[1]),
    .D(n2482_3),
    .CLK(w_video_clk),
    .CE(n1018_6),
    .RESET(n36_6) 
);
  DFFRE ff_line_buf_disp_x_0_s0 (
    .Q(ff_line_buf_disp_x[0]),
    .D(n2483_4),
    .CLK(w_video_clk),
    .CE(n1018_6),
    .RESET(n36_6) 
);
  DFFRE ff_window_x_s0 (
    .Q(ff_window_x),
    .D(n2466_4),
    .CLK(w_video_clk),
    .CE(ff_window_x_6),
    .RESET(n36_6) 
);
  DFFRE ff_line_buf_disp_we_s0 (
    .Q(ff_line_buf_disp_we),
    .D(n494_27),
    .CLK(w_video_clk),
    .CE(ff_line_buf_disp_we_6),
    .RESET(n36_6) 
);
  DFFRE sp_color_code_en_s0 (
    .Q(w_sp_color_code_en),
    .D(n2555_6),
    .CLK(w_video_clk),
    .CE(n1017_4),
    .RESET(n36_6) 
);
  DFFRE sp_color_code_3_s0 (
    .Q(w_sp_color_code[3]),
    .D(n2556_6),
    .CLK(w_video_clk),
    .CE(n1017_4),
    .RESET(n36_6) 
);
  DFFRE sp_color_code_2_s0 (
    .Q(w_sp_color_code[2]),
    .D(n2557_6),
    .CLK(w_video_clk),
    .CE(n1017_4),
    .RESET(n36_6) 
);
  DFFRE sp_color_code_1_s0 (
    .Q(w_sp_color_code[1]),
    .D(n2558_6),
    .CLK(w_video_clk),
    .CE(n1017_4),
    .RESET(n36_6) 
);
  DFFRE sp_color_code_0_s0 (
    .Q(w_sp_color_code[0]),
    .D(n2559_6),
    .CLK(w_video_clk),
    .CE(n1017_4),
    .RESET(n36_6) 
);
  DFFRE ff_sp_en_s0 (
    .Q(ff_sp_en),
    .D(ff_bwindow_y),
    .CLK(w_video_clk),
    .CE(n2923_5),
    .RESET(n36_6) 
);
  DFFR ff_y_test_sp_num_0_s2 (
    .Q(ff_y_test_sp_num[0]),
    .D(n513_11),
    .CLK(w_video_clk),
    .RESET(n36_6) 
);
defparam ff_y_test_sp_num_0_s2.INIT=1'b0;
  ALU n1287_s8 (
    .SUM(n1287_9_SUM),
    .COUT(n1287_12),
    .I0(VCC),
    .I1(ff_y_test_listup_addr[0]),
    .I3(GND),
    .CIN(ff_prepare_local_plane_num[0]) 
);
defparam n1287_s8.ALU_MODE=1;
  ALU n1287_s9 (
    .SUM(n1287_10_SUM),
    .COUT(n1287_14),
    .I0(ff_prepare_local_plane_num[1]),
    .I1(ff_y_test_listup_addr[1]),
    .I3(GND),
    .CIN(n1287_12) 
);
defparam n1287_s9.ALU_MODE=1;
  ALU w_listup_y_0_s (
    .SUM(w_listup_y[0]),
    .COUT(w_listup_y_0_3),
    .I0(ff_cur_y[0]),
    .I1(w_vram_data_Z[0]),
    .I3(GND),
    .CIN(VCC) 
);
defparam w_listup_y_0_s.ALU_MODE=1;
  ALU w_listup_y_1_s (
    .SUM(w_listup_y[1]),
    .COUT(w_listup_y_1_3),
    .I0(ff_cur_y[1]),
    .I1(w_vram_data_Z[1]),
    .I3(GND),
    .CIN(w_listup_y_0_3) 
);
defparam w_listup_y_1_s.ALU_MODE=1;
  ALU w_listup_y_2_s (
    .SUM(w_listup_y[2]),
    .COUT(w_listup_y_2_3),
    .I0(ff_cur_y[2]),
    .I1(w_vram_data_Z[2]),
    .I3(GND),
    .CIN(w_listup_y_1_3) 
);
defparam w_listup_y_2_s.ALU_MODE=1;
  ALU w_listup_y_3_s (
    .SUM(w_listup_y[3]),
    .COUT(w_listup_y_3_3),
    .I0(ff_cur_y[3]),
    .I1(w_vram_data_Z[3]),
    .I3(GND),
    .CIN(w_listup_y_2_3) 
);
defparam w_listup_y_3_s.ALU_MODE=1;
  ALU w_listup_y_4_s (
    .SUM(w_listup_y[4]),
    .COUT(w_listup_y_4_3),
    .I0(ff_cur_y[4]),
    .I1(w_vram_data_Z[4]),
    .I3(GND),
    .CIN(w_listup_y_3_3) 
);
defparam w_listup_y_4_s.ALU_MODE=1;
  ALU w_listup_y_5_s (
    .SUM(w_listup_y[5]),
    .COUT(w_listup_y_5_3),
    .I0(ff_cur_y[5]),
    .I1(w_vram_data_Z[5]),
    .I3(GND),
    .CIN(w_listup_y_4_3) 
);
defparam w_listup_y_5_s.ALU_MODE=1;
  ALU w_listup_y_6_s (
    .SUM(w_listup_y[6]),
    .COUT(w_listup_y_6_3),
    .I0(ff_cur_y[6]),
    .I1(w_vram_data_Z[6]),
    .I3(GND),
    .CIN(w_listup_y_5_3) 
);
defparam w_listup_y_6_s.ALU_MODE=1;
  ALU w_listup_y_7_s (
    .SUM(w_listup_y[7]),
    .COUT(w_listup_y_7_0_COUT),
    .I0(ff_cur_y[7]),
    .I1(w_vram_data_Z[7]),
    .I3(GND),
    .CIN(w_listup_y_6_3) 
);
defparam w_listup_y_7_s.ALU_MODE=1;
  ALU n313_s (
    .SUM(n313_2),
    .COUT(n313_3),
    .I0(w_pre_dot_counter_yp[0]),
    .I1(reg_r23_vstart_line_Z[0]),
    .I3(GND),
    .CIN(VCC) 
);
defparam n313_s.ALU_MODE=0;
  ALU n312_s (
    .SUM(n312_2),
    .COUT(n312_3),
    .I0(w_pre_dot_counter_yp[1]),
    .I1(reg_r23_vstart_line_Z[1]),
    .I3(GND),
    .CIN(n313_3) 
);
defparam n312_s.ALU_MODE=0;
  ALU n311_s (
    .SUM(n311_2),
    .COUT(n311_3),
    .I0(w_pre_dot_counter_yp[2]),
    .I1(reg_r23_vstart_line_Z[2]),
    .I3(GND),
    .CIN(n312_3) 
);
defparam n311_s.ALU_MODE=0;
  ALU n310_s (
    .SUM(n310_2),
    .COUT(n310_3),
    .I0(w_pre_dot_counter_yp[3]),
    .I1(reg_r23_vstart_line_Z[3]),
    .I3(GND),
    .CIN(n311_3) 
);
defparam n310_s.ALU_MODE=0;
  ALU n309_s (
    .SUM(n309_2),
    .COUT(n309_3),
    .I0(w_pre_dot_counter_yp[4]),
    .I1(reg_r23_vstart_line_Z[4]),
    .I3(GND),
    .CIN(n310_3) 
);
defparam n309_s.ALU_MODE=0;
  ALU n308_s (
    .SUM(n308_2),
    .COUT(n308_3),
    .I0(w_pre_dot_counter_yp[5]),
    .I1(reg_r23_vstart_line_Z[5]),
    .I3(GND),
    .CIN(n309_3) 
);
defparam n308_s.ALU_MODE=0;
  ALU n307_s (
    .SUM(n307_2),
    .COUT(n307_3),
    .I0(w_pre_dot_counter_yp[6]),
    .I1(reg_r23_vstart_line_Z[6]),
    .I3(GND),
    .CIN(n308_3) 
);
defparam n307_s.ALU_MODE=0;
  ALU n306_s (
    .SUM(n306_2),
    .COUT(n306_0_COUT),
    .I0(w_pre_dot_counter_yp[7]),
    .I1(reg_r23_vstart_line_Z[7]),
    .I3(GND),
    .CIN(n307_3) 
);
defparam n306_s.ALU_MODE=0;
  ALU n1720_s0 (
    .SUM(n1720_1_SUM),
    .COUT(n1720_3),
    .I0(w_line_buf_draw_data[4]),
    .I1(n1708_3),
    .I3(GND),
    .CIN(GND) 
);
defparam n1720_s0.ALU_MODE=3;
  ALU n1721_s0 (
    .SUM(n1721_1_SUM),
    .COUT(n1721_3),
    .I0(w_line_buf_draw_data[5]),
    .I1(n1707_3),
    .I3(GND),
    .CIN(n1720_3) 
);
defparam n1721_s0.ALU_MODE=3;
  ALU n1722_s0 (
    .SUM(n1722_1_SUM),
    .COUT(n1722_3),
    .I0(w_line_buf_draw_data[6]),
    .I1(n1706_3),
    .I3(GND),
    .CIN(n1721_3) 
);
defparam n1722_s0.ALU_MODE=3;
  MUX2_LUT5 n1186_s11 (
    .O(n1186_15),
    .I0(w_read_pattern_address_3_2),
    .I1(n1186_17),
    .S0(n1173_18) 
);
  MUX2_LUT5 n1615_s14 (
    .O(n1615_15),
    .I0(n1615_10),
    .I1(n1615_11),
    .S0(n1613_7) 
);
  MUX2_LUT5 n1615_s15 (
    .O(n1615_17),
    .I0(n1615_12),
    .I1(n1615_13),
    .S0(n1613_7) 
);
  MUX2_LUT5 n1616_s14 (
    .O(n1616_15),
    .I0(n1616_10),
    .I1(n1616_11),
    .S0(n1613_7) 
);
  MUX2_LUT5 n1616_s15 (
    .O(n1616_17),
    .I0(n1616_12),
    .I1(n1616_13),
    .S0(n1613_7) 
);
  MUX2_LUT5 n1617_s14 (
    .O(n1617_15),
    .I0(n1617_10),
    .I1(n1617_11),
    .S0(n1613_7) 
);
  MUX2_LUT5 n1617_s15 (
    .O(n1617_17),
    .I0(n1617_12),
    .I1(n1617_13),
    .S0(n1613_7) 
);
  MUX2_LUT5 n1618_s14 (
    .O(n1618_15),
    .I0(n1618_10),
    .I1(n1618_11),
    .S0(n1613_7) 
);
  MUX2_LUT5 n1618_s15 (
    .O(n1618_17),
    .I0(n1618_12),
    .I1(n1618_13),
    .S0(n1613_7) 
);
  MUX2_LUT5 n1619_s14 (
    .O(n1619_15),
    .I0(n1619_10),
    .I1(n1619_11),
    .S0(n1613_7) 
);
  MUX2_LUT5 n1619_s15 (
    .O(n1619_17),
    .I0(n1619_12),
    .I1(n1619_13),
    .S0(n1613_7) 
);
  MUX2_LUT6 n1615_s13 (
    .O(n1615_19),
    .I0(n1615_15),
    .I1(n1615_17),
    .S0(n1612_5) 
);
  MUX2_LUT6 n1616_s13 (
    .O(n1616_19),
    .I0(n1616_15),
    .I1(n1616_17),
    .S0(n1612_5) 
);
  MUX2_LUT6 n1617_s13 (
    .O(n1617_19),
    .I0(n1617_15),
    .I1(n1617_17),
    .S0(n1612_5) 
);
  MUX2_LUT6 n1618_s13 (
    .O(n1618_19),
    .I0(n1618_15),
    .I1(n1618_17),
    .S0(n1612_5) 
);
  MUX2_LUT6 n1619_s13 (
    .O(n1619_19),
    .I0(n1619_15),
    .I1(n1619_17),
    .S0(n1612_5) 
);
  MUX2_LUT5 n1180_s11 (
    .O(n1180_14),
    .I0(n1180_16),
    .I1(w_read_color_address[9]),
    .S0(n1180_18) 
);
  INV n1864_s2 (
    .O(n1864_6),
    .I(ff_predraw_local_plane_num[0]) 
);
  vdp_spinforam u_sprite_info_ram (
    .w_video_clk(w_video_clk),
    .w_vdp_enable(w_vdp_enable),
    .ff_info_ic(ff_info_ic),
    .ff_info_cc(ff_info_cc),
    .ff_info_ram_we(ff_info_ram_we),
    .w_info_address(w_info_address[2:0]),
    .ff_info_color(ff_info_color[3:0]),
    .ff_info_pattern(ff_info_pattern[15:0]),
    .ff_info_x(ff_info_x[8:0]),
    .w_info_rdata_Z(w_info_rdata_Z[0]),
    .w_info_rdata(w_info_rdata[30:1])
);
  vdp_ram_256byte_0 u_even_line_buf (
    .w_video_clk(w_video_clk),
    .w_vdp_enable(w_vdp_enable),
    .w_ram_even_we(w_ram_even_we),
    .n13_5(n13_5),
    .w_line_buf_wdata_even_7_5(w_line_buf_wdata_even_7_5),
    .w_line_buf_address_even(w_line_buf_address_even[7:0]),
    .ff_line_buf_draw_color(ff_line_buf_draw_color[7:0]),
    .w_line_buf_rdata_even(w_line_buf_rdata_even[7:0])
);
  vdp_ram_256byte_1 u_odd_line_buf (
    .w_video_clk(w_video_clk),
    .w_vdp_enable(w_vdp_enable),
    .w_ram_odd_we(w_ram_odd_we),
    .n13_5(n13_5),
    .w_line_buf_wdata_odd_7_4(w_line_buf_wdata_odd_7_4),
    .w_line_buf_address_odd(w_line_buf_address_odd[7:0]),
    .ff_line_buf_draw_color(ff_line_buf_draw_color[7:0]),
    .w_line_buf_rdata_odd(w_line_buf_rdata_odd[7:0])
);
  VCC VCC_cZ (
    .V(VCC)
);
  GND GND_cZ (
    .G(GND)
);
endmodule /* vdp_sprite */
module vdp_ram_palette (
  w_video_clk,
  n36_6,
  w_vdp_enable,
  w_palette_we,
  w_palette_wdata_r,
  w_palette_wdata_g,
  w_palette_wdata_b,
  w_palette_wr_address,
  w_palette_rd_address,
  w_palette_rdata_r,
  w_palette_rdata_g,
  w_palette_rdata_b
)
;
input w_video_clk;
input n36_6;
input w_vdp_enable;
input w_palette_we;
input [4:2] w_palette_wdata_r;
input [4:2] w_palette_wdata_g;
input [4:2] w_palette_wdata_b;
input [3:0] w_palette_wr_address;
input [3:0] w_palette_rd_address;
output [4:0] w_palette_rdata_r;
output [4:0] w_palette_rdata_g;
output [4:0] w_palette_rdata_b;
wire n29_21;
wire n30_21;
wire n31_21;
wire n32_21;
wire n33_21;
wire n34_21;
wire n35_21;
wire n36_21;
wire n37_21;
wire n105_3;
wire n106_3;
wire n107_3;
wire n108_3;
wire n110_3;
wire n111_3;
wire n112_3;
wire n115_3;
wire n116_3;
wire n117_3;
wire n120_3;
wire n121_3;
wire n122_3;
wire ff_q_r_4_6;
wire n166_6;
wire n109_6;
wire n105_4;
wire n106_4;
wire n107_4;
wire n108_4;
wire n11_8;
wire ff_address_3_15;
wire n113_14;
wire n114_14;
wire n118_14;
wire n119_14;
wire n123_14;
wire n124_14;
wire ff_enable1;
wire ff_enable2;
wire ff_enable3;
wire ff_we;
wire n180_2;
wire n181_2;
wire n182_2;
wire n183_3;
wire n171_3;
wire n172_3;
wire n173_4;
wire n179_3;
wire n177_3;
wire n178_3;
wire n169_4;
wire n170_3;
wire n174_4;
wire n175_3;
wire n176_3;
wire n10_1;
wire n10_2;
wire n9_1;
wire n9_2;
wire n8_1;
wire n8_2;
wire n7_1;
wire n7_0_COUT;
wire n129_5;
wire ff_palette_initial_state_3_9;
wire [4:0] ff_palette_initial_state;
wire [2:0] ff_palette_r;
wire [2:0] ff_palette_g;
wire [2:0] ff_palette_b;
wire [4:0] ff_delay_state;
wire [4:0] ff_q_r;
wire [4:0] ff_q_g;
wire [4:0] ff_q_b;
wire [3:0] ff_address;
wire [4:0] ff_d_r;
wire [4:0] ff_d_g;
wire [4:0] ff_d_b;
wire [3:3] DO;
wire VCC;
wire GND;
  LUT4 n29_s16 (
    .F(n29_21),
    .I0(ff_palette_initial_state[0]),
    .I1(ff_palette_initial_state[1]),
    .I2(ff_palette_initial_state[2]),
    .I3(ff_palette_initial_state[3]) 
);
defparam n29_s16.INIT=16'hEF40;
  LUT4 n30_s16 (
    .F(n30_21),
    .I0(ff_palette_initial_state[0]),
    .I1(ff_palette_initial_state[1]),
    .I2(ff_palette_initial_state[2]),
    .I3(ff_palette_initial_state[3]) 
);
defparam n30_s16.INIT=16'hAFA8;
  LUT4 n31_s16 (
    .F(n31_21),
    .I0(ff_palette_initial_state[0]),
    .I1(ff_palette_initial_state[1]),
    .I2(ff_palette_initial_state[2]),
    .I3(ff_palette_initial_state[3]) 
);
defparam n31_s16.INIT=16'hD35C;
  LUT4 n32_s16 (
    .F(n32_21),
    .I0(ff_palette_initial_state[0]),
    .I1(ff_palette_initial_state[1]),
    .I2(ff_palette_initial_state[2]),
    .I3(ff_palette_initial_state[3]) 
);
defparam n32_s16.INIT=16'hDC8C;
  LUT4 n33_s16 (
    .F(n33_21),
    .I0(ff_palette_initial_state[0]),
    .I1(ff_palette_initial_state[1]),
    .I2(ff_palette_initial_state[2]),
    .I3(ff_palette_initial_state[3]) 
);
defparam n33_s16.INIT=16'hAEAC;
  LUT4 n34_s16 (
    .F(n34_21),
    .I0(ff_palette_initial_state[0]),
    .I1(ff_palette_initial_state[1]),
    .I2(ff_palette_initial_state[2]),
    .I3(ff_palette_initial_state[3]) 
);
defparam n34_s16.INIT=16'hC378;
  LUT4 n35_s16 (
    .F(n35_21),
    .I0(ff_palette_initial_state[0]),
    .I1(ff_palette_initial_state[1]),
    .I2(ff_palette_initial_state[2]),
    .I3(ff_palette_initial_state[3]) 
);
defparam n35_s16.INIT=16'hE8B0;
  LUT4 n36_s16 (
    .F(n36_21),
    .I0(ff_palette_initial_state[0]),
    .I1(ff_palette_initial_state[1]),
    .I2(ff_palette_initial_state[2]),
    .I3(ff_palette_initial_state[3]) 
);
defparam n36_s16.INIT=16'h82B8;
  LUT4 n37_s16 (
    .F(n37_21),
    .I0(ff_palette_initial_state[0]),
    .I1(ff_palette_initial_state[1]),
    .I2(ff_palette_initial_state[2]),
    .I3(ff_palette_initial_state[3]) 
);
defparam n37_s16.INIT=16'hF7FC;
  LUT3 n105_s0 (
    .F(n105_3),
    .I0(ff_delay_state[3]),
    .I1(n105_4),
    .I2(ff_delay_state[4]) 
);
defparam n105_s0.INIT=8'hCA;
  LUT3 n106_s0 (
    .F(n106_3),
    .I0(ff_delay_state[2]),
    .I1(n106_4),
    .I2(ff_delay_state[4]) 
);
defparam n106_s0.INIT=8'hCA;
  LUT3 n107_s0 (
    .F(n107_3),
    .I0(ff_delay_state[1]),
    .I1(n107_4),
    .I2(ff_delay_state[4]) 
);
defparam n107_s0.INIT=8'hCA;
  LUT3 n108_s0 (
    .F(n108_3),
    .I0(ff_delay_state[0]),
    .I1(n108_4),
    .I2(ff_delay_state[4]) 
);
defparam n108_s0.INIT=8'hCA;
  LUT3 n110_s0 (
    .F(n110_3),
    .I0(ff_palette_r[2]),
    .I1(w_palette_wdata_r[4]),
    .I2(ff_delay_state[4]) 
);
defparam n110_s0.INIT=8'hCA;
  LUT3 n111_s0 (
    .F(n111_3),
    .I0(ff_palette_r[1]),
    .I1(w_palette_wdata_r[3]),
    .I2(ff_delay_state[4]) 
);
defparam n111_s0.INIT=8'hCA;
  LUT3 n112_s0 (
    .F(n112_3),
    .I0(ff_palette_r[0]),
    .I1(w_palette_wdata_r[2]),
    .I2(ff_delay_state[4]) 
);
defparam n112_s0.INIT=8'hCA;
  LUT3 n115_s0 (
    .F(n115_3),
    .I0(ff_palette_g[2]),
    .I1(w_palette_wdata_g[4]),
    .I2(ff_delay_state[4]) 
);
defparam n115_s0.INIT=8'hCA;
  LUT3 n116_s0 (
    .F(n116_3),
    .I0(ff_palette_g[1]),
    .I1(w_palette_wdata_g[3]),
    .I2(ff_delay_state[4]) 
);
defparam n116_s0.INIT=8'hCA;
  LUT3 n117_s0 (
    .F(n117_3),
    .I0(ff_palette_g[0]),
    .I1(w_palette_wdata_g[2]),
    .I2(ff_delay_state[4]) 
);
defparam n117_s0.INIT=8'hCA;
  LUT3 n120_s0 (
    .F(n120_3),
    .I0(ff_palette_b[2]),
    .I1(w_palette_wdata_b[4]),
    .I2(ff_delay_state[4]) 
);
defparam n120_s0.INIT=8'hCA;
  LUT3 n121_s0 (
    .F(n121_3),
    .I0(ff_palette_b[1]),
    .I1(w_palette_wdata_b[3]),
    .I2(ff_delay_state[4]) 
);
defparam n121_s0.INIT=8'hCA;
  LUT3 n122_s0 (
    .F(n122_3),
    .I0(ff_palette_b[0]),
    .I1(w_palette_wdata_b[2]),
    .I2(ff_delay_state[4]) 
);
defparam n122_s0.INIT=8'hCA;
  LUT2 ff_q_r_4_s2 (
    .F(ff_q_r_4_6),
    .I0(ff_we),
    .I1(ff_enable1) 
);
defparam ff_q_r_4_s2.INIT=4'h4;
  LUT2 n166_s1 (
    .F(n166_6),
    .I0(ff_enable1),
    .I1(ff_we) 
);
defparam n166_s1.INIT=4'h8;
  LUT2 n109_s1 (
    .F(n109_6),
    .I0(w_vdp_enable),
    .I1(w_palette_we) 
);
defparam n109_s1.INIT=4'h8;
  LUT3 n105_s1 (
    .F(n105_4),
    .I0(w_palette_wr_address[3]),
    .I1(w_palette_rd_address[3]),
    .I2(w_palette_we) 
);
defparam n105_s1.INIT=8'hAC;
  LUT3 n106_s1 (
    .F(n106_4),
    .I0(w_palette_rd_address[2]),
    .I1(w_palette_wr_address[2]),
    .I2(w_palette_we) 
);
defparam n106_s1.INIT=8'hCA;
  LUT3 n107_s1 (
    .F(n107_4),
    .I0(w_palette_rd_address[1]),
    .I1(w_palette_wr_address[1]),
    .I2(w_palette_we) 
);
defparam n107_s1.INIT=8'hCA;
  LUT3 n108_s1 (
    .F(n108_4),
    .I0(w_palette_rd_address[0]),
    .I1(w_palette_wr_address[0]),
    .I2(w_palette_we) 
);
defparam n108_s1.INIT=8'hCA;
  LUT2 n11_s3 (
    .F(n11_8),
    .I0(ff_palette_initial_state[0]),
    .I1(ff_palette_initial_state[4]) 
);
defparam n11_s3.INIT=4'h9;
  LUT2 ff_address_3_s4 (
    .F(ff_address_3_15),
    .I0(w_vdp_enable),
    .I1(ff_delay_state[4]) 
);
defparam ff_address_3_s4.INIT=4'hB;
  LUT4 n113_s6 (
    .F(n113_14),
    .I0(ff_address_3_15),
    .I1(ff_d_r[1]),
    .I2(ff_delay_state[4]),
    .I3(ff_palette_r[2]) 
);
defparam n113_s6.INIT=16'h4F44;
  LUT4 n114_s6 (
    .F(n114_14),
    .I0(ff_address_3_15),
    .I1(ff_d_r[0]),
    .I2(ff_delay_state[4]),
    .I3(ff_palette_r[1]) 
);
defparam n114_s6.INIT=16'h4F44;
  LUT4 n118_s6 (
    .F(n118_14),
    .I0(ff_address_3_15),
    .I1(ff_d_g[1]),
    .I2(ff_delay_state[4]),
    .I3(ff_palette_g[2]) 
);
defparam n118_s6.INIT=16'h4F44;
  LUT4 n119_s6 (
    .F(n119_14),
    .I0(ff_address_3_15),
    .I1(ff_d_g[0]),
    .I2(ff_delay_state[4]),
    .I3(ff_palette_g[1]) 
);
defparam n119_s6.INIT=16'h4F44;
  LUT4 n123_s6 (
    .F(n123_14),
    .I0(ff_address_3_15),
    .I1(ff_d_b[1]),
    .I2(ff_delay_state[4]),
    .I3(ff_palette_b[2]) 
);
defparam n123_s6.INIT=16'h4F44;
  LUT4 n124_s6 (
    .F(n124_14),
    .I0(ff_address_3_15),
    .I1(ff_d_b[0]),
    .I2(ff_delay_state[4]),
    .I3(ff_palette_b[1]) 
);
defparam n124_s6.INIT=16'h4F44;
  DFFRE ff_palette_initial_state_3_s0 (
    .Q(ff_palette_initial_state[3]),
    .D(n8_1),
    .CLK(w_video_clk),
    .CE(ff_palette_initial_state_3_9),
    .RESET(n36_6) 
);
  DFFRE ff_palette_initial_state_2_s0 (
    .Q(ff_palette_initial_state[2]),
    .D(n9_1),
    .CLK(w_video_clk),
    .CE(ff_palette_initial_state_3_9),
    .RESET(n36_6) 
);
  DFFRE ff_palette_initial_state_1_s0 (
    .Q(ff_palette_initial_state[1]),
    .D(n10_1),
    .CLK(w_video_clk),
    .CE(ff_palette_initial_state_3_9),
    .RESET(n36_6) 
);
  DFFRE ff_palette_r_2_s0 (
    .Q(ff_palette_r[2]),
    .D(n29_21),
    .CLK(w_video_clk),
    .CE(ff_palette_initial_state_3_9),
    .RESET(n36_6) 
);
  DFFRE ff_palette_r_1_s0 (
    .Q(ff_palette_r[1]),
    .D(n30_21),
    .CLK(w_video_clk),
    .CE(ff_palette_initial_state_3_9),
    .RESET(n36_6) 
);
  DFFRE ff_palette_r_0_s0 (
    .Q(ff_palette_r[0]),
    .D(n31_21),
    .CLK(w_video_clk),
    .CE(ff_palette_initial_state_3_9),
    .RESET(n36_6) 
);
  DFFRE ff_palette_g_2_s0 (
    .Q(ff_palette_g[2]),
    .D(n32_21),
    .CLK(w_video_clk),
    .CE(ff_palette_initial_state_3_9),
    .RESET(n36_6) 
);
  DFFRE ff_palette_g_1_s0 (
    .Q(ff_palette_g[1]),
    .D(n33_21),
    .CLK(w_video_clk),
    .CE(ff_palette_initial_state_3_9),
    .RESET(n36_6) 
);
  DFFRE ff_palette_g_0_s0 (
    .Q(ff_palette_g[0]),
    .D(n34_21),
    .CLK(w_video_clk),
    .CE(ff_palette_initial_state_3_9),
    .RESET(n36_6) 
);
  DFFRE ff_palette_b_2_s0 (
    .Q(ff_palette_b[2]),
    .D(n35_21),
    .CLK(w_video_clk),
    .CE(ff_palette_initial_state_3_9),
    .RESET(n36_6) 
);
  DFFRE ff_palette_b_1_s0 (
    .Q(ff_palette_b[1]),
    .D(n36_21),
    .CLK(w_video_clk),
    .CE(ff_palette_initial_state_3_9),
    .RESET(n36_6) 
);
  DFFRE ff_palette_b_0_s0 (
    .Q(ff_palette_b[0]),
    .D(n37_21),
    .CLK(w_video_clk),
    .CE(ff_palette_initial_state_3_9),
    .RESET(n36_6) 
);
  DFFR ff_delay_state_4_s0 (
    .Q(ff_delay_state[4]),
    .D(ff_palette_initial_state[4]),
    .CLK(w_video_clk),
    .RESET(n36_6) 
);
  DFFR ff_delay_state_3_s0 (
    .Q(ff_delay_state[3]),
    .D(ff_palette_initial_state[3]),
    .CLK(w_video_clk),
    .RESET(n36_6) 
);
  DFFR ff_delay_state_2_s0 (
    .Q(ff_delay_state[2]),
    .D(ff_palette_initial_state[2]),
    .CLK(w_video_clk),
    .RESET(n36_6) 
);
  DFFR ff_delay_state_1_s0 (
    .Q(ff_delay_state[1]),
    .D(ff_palette_initial_state[1]),
    .CLK(w_video_clk),
    .RESET(n36_6) 
);
  DFFR ff_delay_state_0_s0 (
    .Q(ff_delay_state[0]),
    .D(ff_palette_initial_state[0]),
    .CLK(w_video_clk),
    .RESET(n36_6) 
);
  DFFR ff_enable1_s0 (
    .Q(ff_enable1),
    .D(ff_address_3_15),
    .CLK(w_video_clk),
    .RESET(n36_6) 
);
  DFFR ff_enable2_s0 (
    .Q(ff_enable2),
    .D(ff_enable1),
    .CLK(w_video_clk),
    .RESET(n36_6) 
);
  DFFR ff_enable3_s0 (
    .Q(ff_enable3),
    .D(ff_enable2),
    .CLK(w_video_clk),
    .RESET(n36_6) 
);
  DFFS ff_we_s0 (
    .Q(ff_we),
    .D(n109_6),
    .CLK(w_video_clk),
    .SET(n129_5) 
);
  DFFE ff_q_r_4_s0 (
    .Q(ff_q_r[4]),
    .D(n169_4),
    .CLK(w_video_clk),
    .CE(ff_q_r_4_6) 
);
  DFFE ff_q_r_3_s0 (
    .Q(ff_q_r[3]),
    .D(n170_3),
    .CLK(w_video_clk),
    .CE(ff_q_r_4_6) 
);
  DFFE ff_q_r_2_s0 (
    .Q(ff_q_r[2]),
    .D(n171_3),
    .CLK(w_video_clk),
    .CE(ff_q_r_4_6) 
);
  DFFE ff_q_r_1_s0 (
    .Q(ff_q_r[1]),
    .D(n172_3),
    .CLK(w_video_clk),
    .CE(ff_q_r_4_6) 
);
  DFFE ff_q_r_0_s0 (
    .Q(ff_q_r[0]),
    .D(n173_4),
    .CLK(w_video_clk),
    .CE(ff_q_r_4_6) 
);
  DFFE ff_q_g_4_s0 (
    .Q(ff_q_g[4]),
    .D(n174_4),
    .CLK(w_video_clk),
    .CE(ff_q_r_4_6) 
);
  DFFE ff_q_g_3_s0 (
    .Q(ff_q_g[3]),
    .D(n175_3),
    .CLK(w_video_clk),
    .CE(ff_q_r_4_6) 
);
  DFFE ff_q_g_2_s0 (
    .Q(ff_q_g[2]),
    .D(n176_3),
    .CLK(w_video_clk),
    .CE(ff_q_r_4_6) 
);
  DFFE ff_q_g_1_s0 (
    .Q(ff_q_g[1]),
    .D(n177_3),
    .CLK(w_video_clk),
    .CE(ff_q_r_4_6) 
);
  DFFE ff_q_g_0_s0 (
    .Q(ff_q_g[0]),
    .D(n178_3),
    .CLK(w_video_clk),
    .CE(ff_q_r_4_6) 
);
  DFFE ff_q_b_4_s0 (
    .Q(ff_q_b[4]),
    .D(n179_3),
    .CLK(w_video_clk),
    .CE(ff_q_r_4_6) 
);
  DFFE ff_q_b_3_s0 (
    .Q(ff_q_b[3]),
    .D(n180_2),
    .CLK(w_video_clk),
    .CE(ff_q_r_4_6) 
);
  DFFE ff_q_b_2_s0 (
    .Q(ff_q_b[2]),
    .D(n181_2),
    .CLK(w_video_clk),
    .CE(ff_q_r_4_6) 
);
  DFFE ff_q_b_1_s0 (
    .Q(ff_q_b[1]),
    .D(n182_2),
    .CLK(w_video_clk),
    .CE(ff_q_r_4_6) 
);
  DFFE ff_q_b_0_s0 (
    .Q(ff_q_b[0]),
    .D(n183_3),
    .CLK(w_video_clk),
    .CE(ff_q_r_4_6) 
);
  DFFE ff_q_r_out_4_s0 (
    .Q(w_palette_rdata_r[4]),
    .D(ff_q_r[4]),
    .CLK(w_video_clk),
    .CE(ff_enable3) 
);
  DFFE ff_q_r_out_3_s0 (
    .Q(w_palette_rdata_r[3]),
    .D(ff_q_r[3]),
    .CLK(w_video_clk),
    .CE(ff_enable3) 
);
  DFFE ff_q_r_out_2_s0 (
    .Q(w_palette_rdata_r[2]),
    .D(ff_q_r[2]),
    .CLK(w_video_clk),
    .CE(ff_enable3) 
);
  DFFE ff_q_r_out_1_s0 (
    .Q(w_palette_rdata_r[1]),
    .D(ff_q_r[1]),
    .CLK(w_video_clk),
    .CE(ff_enable3) 
);
  DFFE ff_q_r_out_0_s0 (
    .Q(w_palette_rdata_r[0]),
    .D(ff_q_r[0]),
    .CLK(w_video_clk),
    .CE(ff_enable3) 
);
  DFFE ff_q_g_out_4_s0 (
    .Q(w_palette_rdata_g[4]),
    .D(ff_q_g[4]),
    .CLK(w_video_clk),
    .CE(ff_enable3) 
);
  DFFE ff_q_g_out_3_s0 (
    .Q(w_palette_rdata_g[3]),
    .D(ff_q_g[3]),
    .CLK(w_video_clk),
    .CE(ff_enable3) 
);
  DFFE ff_q_g_out_2_s0 (
    .Q(w_palette_rdata_g[2]),
    .D(ff_q_g[2]),
    .CLK(w_video_clk),
    .CE(ff_enable3) 
);
  DFFE ff_q_g_out_1_s0 (
    .Q(w_palette_rdata_g[1]),
    .D(ff_q_g[1]),
    .CLK(w_video_clk),
    .CE(ff_enable3) 
);
  DFFE ff_q_g_out_0_s0 (
    .Q(w_palette_rdata_g[0]),
    .D(ff_q_g[0]),
    .CLK(w_video_clk),
    .CE(ff_enable3) 
);
  DFFE ff_q_b_out_4_s0 (
    .Q(w_palette_rdata_b[4]),
    .D(ff_q_b[4]),
    .CLK(w_video_clk),
    .CE(ff_enable3) 
);
  DFFE ff_q_b_out_3_s0 (
    .Q(w_palette_rdata_b[3]),
    .D(ff_q_b[3]),
    .CLK(w_video_clk),
    .CE(ff_enable3) 
);
  DFFE ff_q_b_out_2_s0 (
    .Q(w_palette_rdata_b[2]),
    .D(ff_q_b[2]),
    .CLK(w_video_clk),
    .CE(ff_enable3) 
);
  DFFE ff_q_b_out_1_s0 (
    .Q(w_palette_rdata_b[1]),
    .D(ff_q_b[1]),
    .CLK(w_video_clk),
    .CE(ff_enable3) 
);
  DFFE ff_q_b_out_0_s0 (
    .Q(w_palette_rdata_b[0]),
    .D(ff_q_b[0]),
    .CLK(w_video_clk),
    .CE(ff_enable3) 
);
  DFFE ff_address_3_s1 (
    .Q(ff_address[3]),
    .D(n105_3),
    .CLK(w_video_clk),
    .CE(ff_address_3_15) 
);
defparam ff_address_3_s1.INIT=1'b0;
  DFFE ff_address_2_s1 (
    .Q(ff_address[2]),
    .D(n106_3),
    .CLK(w_video_clk),
    .CE(ff_address_3_15) 
);
defparam ff_address_2_s1.INIT=1'b0;
  DFFE ff_address_1_s1 (
    .Q(ff_address[1]),
    .D(n107_3),
    .CLK(w_video_clk),
    .CE(ff_address_3_15) 
);
defparam ff_address_1_s1.INIT=1'b0;
  DFFE ff_address_0_s1 (
    .Q(ff_address[0]),
    .D(n108_3),
    .CLK(w_video_clk),
    .CE(ff_address_3_15) 
);
defparam ff_address_0_s1.INIT=1'b0;
  DFFE ff_d_r_4_s1 (
    .Q(ff_d_r[4]),
    .D(n110_3),
    .CLK(w_video_clk),
    .CE(ff_address_3_15) 
);
defparam ff_d_r_4_s1.INIT=1'b0;
  DFFE ff_d_r_3_s1 (
    .Q(ff_d_r[3]),
    .D(n111_3),
    .CLK(w_video_clk),
    .CE(ff_address_3_15) 
);
defparam ff_d_r_3_s1.INIT=1'b0;
  DFFE ff_d_r_2_s1 (
    .Q(ff_d_r[2]),
    .D(n112_3),
    .CLK(w_video_clk),
    .CE(ff_address_3_15) 
);
defparam ff_d_r_2_s1.INIT=1'b0;
  DFFE ff_d_g_4_s1 (
    .Q(ff_d_g[4]),
    .D(n115_3),
    .CLK(w_video_clk),
    .CE(ff_address_3_15) 
);
defparam ff_d_g_4_s1.INIT=1'b0;
  DFFE ff_d_g_3_s1 (
    .Q(ff_d_g[3]),
    .D(n116_3),
    .CLK(w_video_clk),
    .CE(ff_address_3_15) 
);
defparam ff_d_g_3_s1.INIT=1'b0;
  DFFE ff_d_g_2_s1 (
    .Q(ff_d_g[2]),
    .D(n117_3),
    .CLK(w_video_clk),
    .CE(ff_address_3_15) 
);
defparam ff_d_g_2_s1.INIT=1'b0;
  DFFE ff_d_b_4_s1 (
    .Q(ff_d_b[4]),
    .D(n120_3),
    .CLK(w_video_clk),
    .CE(ff_address_3_15) 
);
defparam ff_d_b_4_s1.INIT=1'b0;
  DFFE ff_d_b_3_s1 (
    .Q(ff_d_b[3]),
    .D(n121_3),
    .CLK(w_video_clk),
    .CE(ff_address_3_15) 
);
defparam ff_d_b_3_s1.INIT=1'b0;
  DFFE ff_d_b_2_s1 (
    .Q(ff_d_b[2]),
    .D(n122_3),
    .CLK(w_video_clk),
    .CE(ff_address_3_15) 
);
defparam ff_d_b_2_s1.INIT=1'b0;
  DFFRE ff_palette_initial_state_4_s1 (
    .Q(ff_palette_initial_state[4]),
    .D(VCC),
    .CLK(w_video_clk),
    .CE(n7_1),
    .RESET(n36_6) 
);
defparam ff_palette_initial_state_4_s1.INIT=1'b0;
  DFFR ff_palette_initial_state_0_s2 (
    .Q(ff_palette_initial_state[0]),
    .D(n11_8),
    .CLK(w_video_clk),
    .RESET(n36_6) 
);
defparam ff_palette_initial_state_0_s2.INIT=1'b0;
  DFF ff_d_r_1_s3 (
    .Q(ff_d_r[1]),
    .D(n113_14),
    .CLK(w_video_clk) 
);
defparam ff_d_r_1_s3.INIT=1'b0;
  DFF ff_d_r_0_s3 (
    .Q(ff_d_r[0]),
    .D(n114_14),
    .CLK(w_video_clk) 
);
defparam ff_d_r_0_s3.INIT=1'b0;
  DFF ff_d_g_1_s3 (
    .Q(ff_d_g[1]),
    .D(n118_14),
    .CLK(w_video_clk) 
);
defparam ff_d_g_1_s3.INIT=1'b0;
  DFF ff_d_g_0_s3 (
    .Q(ff_d_g[0]),
    .D(n119_14),
    .CLK(w_video_clk) 
);
defparam ff_d_g_0_s3.INIT=1'b0;
  DFF ff_d_b_1_s3 (
    .Q(ff_d_b[1]),
    .D(n123_14),
    .CLK(w_video_clk) 
);
defparam ff_d_b_1_s3.INIT=1'b0;
  DFF ff_d_b_0_s3 (
    .Q(ff_d_b[0]),
    .D(n124_14),
    .CLK(w_video_clk) 
);
defparam ff_d_b_0_s3.INIT=1'b0;
  RAM16S4 ff_block_ram_b_ff_block_ram_b_0_0_s (
    .DO({n180_2,n181_2,n182_2,n183_3}),
    .DI(ff_d_b[3:0]),
    .AD(ff_address[3:0]),
    .WRE(n166_6),
    .CLK(w_video_clk) 
);
  RAM16S4 ff_block_ram_b_ff_block_ram_b_0_1_s (
    .DO({n171_3,n172_3,n173_4,n179_3}),
    .DI({ff_d_r[2:0],ff_d_b[4]}),
    .AD(ff_address[3:0]),
    .WRE(n166_6),
    .CLK(w_video_clk) 
);
  RAM16S4 ff_block_ram_b_ff_block_ram_b_0_2_s (
    .DO({n177_3,n178_3,n169_4,n170_3}),
    .DI({ff_d_g[1:0],ff_d_r[4:3]}),
    .AD(ff_address[3:0]),
    .WRE(n166_6),
    .CLK(w_video_clk) 
);
  RAM16S4 ff_block_ram_b_ff_block_ram_b_0_3_s (
    .DO({DO[3],n174_4,n175_3,n176_3}),
    .DI({GND,ff_d_g[4:2]}),
    .AD(ff_address[3:0]),
    .WRE(n166_6),
    .CLK(w_video_clk) 
);
  ALU n10_s (
    .SUM(n10_1),
    .COUT(n10_2),
    .I0(ff_palette_initial_state[1]),
    .I1(ff_palette_initial_state[0]),
    .I3(GND),
    .CIN(GND) 
);
defparam n10_s.ALU_MODE=0;
  ALU n9_s (
    .SUM(n9_1),
    .COUT(n9_2),
    .I0(ff_palette_initial_state[2]),
    .I1(GND),
    .I3(GND),
    .CIN(n10_2) 
);
defparam n9_s.ALU_MODE=0;
  ALU n8_s (
    .SUM(n8_1),
    .COUT(n8_2),
    .I0(ff_palette_initial_state[3]),
    .I1(GND),
    .I3(GND),
    .CIN(n9_2) 
);
defparam n8_s.ALU_MODE=0;
  ALU n7_s (
    .SUM(n7_1),
    .COUT(n7_0_COUT),
    .I0(ff_palette_initial_state[4]),
    .I1(GND),
    .I3(GND),
    .CIN(n8_2) 
);
defparam n7_s.ALU_MODE=0;
  INV n129_s2 (
    .O(n129_5),
    .I(ff_delay_state[4]) 
);
  INV ff_palette_initial_state_3_s4 (
    .O(ff_palette_initial_state_3_9),
    .I(ff_palette_initial_state[4]) 
);
  VCC VCC_cZ (
    .V(VCC)
);
  GND GND_cZ (
    .G(GND)
);
endmodule /* vdp_ram_palette */
module vdp_register (
  w_video_clk,
  n1607_3,
  n36_6,
  w_vdp_enable,
  w_write,
  w_read,
  n915_10,
  slot_reset_n_d,
  w_field,
  w_bus_write,
  w_write_4,
  n914_15,
  n3500_5,
  w_vdpcmd_tr_clr_ack,
  n1413_4,
  n754_5,
  w_vram_write_ack,
  w_vdpcmd_reg_write_ack,
  w_bus_wdata,
  w_bus_address,
  w_dot_state,
  w_bus_vdp_rdata_en,
  reg_r1_disp_on_Z,
  reg_r25_sp2_Z,
  w_palette_we,
  w_vram_write_req,
  reg_r1_sp_size_Z,
  reg_r1_sp_zoom_Z,
  reg_r1_bl_clks_Z,
  reg_r8_sp_off_Z,
  reg_r8_col0_on_Z,
  reg_r9_pal_mode_Z,
  reg_r9_interlace_mode_Z,
  reg_r9_y_dots_Z,
  reg_r25_cmd_Z,
  reg_r25_yae_Z,
  reg_r25_yjk_Z,
  reg_r25_msk_Z,
  w_vdpcmd_reg_write_req,
  w_vdpcmd_tr_clr_req,
  w_vram_rd_req,
  w_vdp_mode_is_highres,
  n1208_4,
  n1211_4,
  n143_4,
  w_vram_addr_set_req,
  n1167_7,
  n1234_12,
  n1371_11,
  reg_r0_disp_mode,
  reg_r1_disp_mode,
  reg_r26_h_scroll_Z,
  reg_r2_pattern_name_Z,
  w_vram_address_cpu,
  w_vram_wdata_cpu,
  reg_r4_pattern_generator_Z,
  reg_r12_blink_mode_Z,
  reg_r13_blink_period_Z,
  reg_r6_sp_gen_addr_Z,
  reg_r7_frame_col_Z,
  reg_r10r3_color_Z,
  reg_r11r5_sp_atr_addr_Z,
  reg_r18_adj,
  reg_r23_vstart_line_Z,
  reg_r27_h_scroll_Z,
  w_vdpcmd_reg_num,
  w_vdpcmd_reg_data,
  w_palette_wdata_r,
  w_palette_wdata_b,
  w_palette_wdata_g,
  w_palette_wr_address
)
;
input w_video_clk;
input n1607_3;
input n36_6;
input w_vdp_enable;
input w_write;
input w_read;
input n915_10;
input slot_reset_n_d;
input w_field;
input w_bus_write;
input w_write_4;
input n914_15;
input n3500_5;
input w_vdpcmd_tr_clr_ack;
input n1413_4;
input n754_5;
input w_vram_write_ack;
input w_vdpcmd_reg_write_ack;
input [7:0] w_bus_wdata;
input [1:0] w_bus_address;
input [1:0] w_dot_state;
output w_bus_vdp_rdata_en;
output reg_r1_disp_on_Z;
output reg_r25_sp2_Z;
output w_palette_we;
output w_vram_write_req;
output reg_r1_sp_size_Z;
output reg_r1_sp_zoom_Z;
output reg_r1_bl_clks_Z;
output reg_r8_sp_off_Z;
output reg_r8_col0_on_Z;
output reg_r9_pal_mode_Z;
output reg_r9_interlace_mode_Z;
output reg_r9_y_dots_Z;
output reg_r25_cmd_Z;
output reg_r25_yae_Z;
output reg_r25_yjk_Z;
output reg_r25_msk_Z;
output w_vdpcmd_reg_write_req;
output w_vdpcmd_tr_clr_req;
output w_vram_rd_req;
output w_vdp_mode_is_highres;
output n1208_4;
output n1211_4;
output n143_4;
output w_vram_addr_set_req;
output n1167_7;
output n1234_12;
output n1371_11;
output [3:1] reg_r0_disp_mode;
output [1:0] reg_r1_disp_mode;
output [8:3] reg_r26_h_scroll_Z;
output [6:0] reg_r2_pattern_name_Z;
output [16:0] w_vram_address_cpu;
output [7:0] w_vram_wdata_cpu;
output [5:0] reg_r4_pattern_generator_Z;
output [7:0] reg_r12_blink_mode_Z;
output [7:0] reg_r13_blink_period_Z;
output [5:0] reg_r6_sp_gen_addr_Z;
output [7:0] reg_r7_frame_col_Z;
output [10:0] reg_r10r3_color_Z;
output [9:0] reg_r11r5_sp_atr_addr_Z;
output [7:0] reg_r18_adj;
output [7:0] reg_r23_vstart_line_Z;
output [2:0] reg_r27_h_scroll_Z;
output [3:0] w_vdpcmd_reg_num;
output [7:0] w_vdpcmd_reg_data;
output [4:2] w_palette_wdata_r;
output [4:2] w_palette_wdata_b;
output [4:2] w_palette_wdata_g;
output [3:0] w_palette_wr_address;
wire n2034_4;
wire n143_3;
wire n972_3;
wire n973_3;
wire n974_3;
wire n975_3;
wire n976_3;
wire n993_3;
wire n994_3;
wire n995_3;
wire n2563_3;
wire n2921_4;
wire n438_8;
wire n439_8;
wire n440_8;
wire n441_8;
wire n442_8;
wire n443_8;
wire n1235_4;
wire n1238_4;
wire n1244_4;
wire n1249_4;
wire n1265_4;
wire n1273_5;
wire n1274_4;
wire n1278_4;
wire n1286_4;
wire n1294_4;
wire n1296_4;
wire n1304_4;
wire n1307_4;
wire n1315_4;
wire n1319_4;
wire n1321_4;
wire n1329_4;
wire n1335_4;
wire n1341_4;
wire n1348_4;
wire n1355_4;
wire n1189_4;
wire n1196_4;
wire ff_rdata_en1_8;
wire ff_palette_we_5;
wire vdp_p1_data_7_6;
wire vdpregwrpulse_8;
wire vdp_vram_rd_req_5;
wire vdp_r16_pal_num_3_8;
wire vdp_r17_reg_num_5_8;
wire vdp_p2_is_1st_byte_10;
wire n174_7;
wire n972_4;
wire n975_4;
wire n993_4;
wire n994_4;
wire n2563_4;
wire n1235_5;
wire n1249_5;
wire n1274_5;
wire n1296_5;
wire n1211_5;
wire vdpregwrpulse_9;
wire vdpregwrpulse_10;
wire vdp_r16_pal_num_3_9;
wire vdp_r17_reg_num_5_9;
wire n1235_6;
wire n1274_6;
wire vdpregwrpulse_11;
wire vdp_p1_is_1st_byte_10;
wire vdp_vram_rd_req_8;
wire n1164_10;
wire n974_6;
wire n973_6;
wire n70_6;
wire n984_13;
wire vdp_reg_ptr_5_8;
wire n1226_6;
wire n996_5;
wire n977_6;
wire n1203_8;
wire n2949_5;
wire vdp_p2_is_1st_byte;
wire vdpregwrpulse;
wire ff_r1_disp_on;
wire ff_r9_2page_mode;
wire vdp_r17_inc_reg_num;
wire ff_r25_sp2;
wire ff_palette_wr_req;
wire ff_rdata_en;
wire ff_rdata_en1;
wire vdp_p1_is_1st_byte;
wire ff_palette_wr_ack;
wire n1273_8;
wire n1234_13;
wire n1203_11;
wire n1371_12;
wire n1167_10;
wire [7:0] vdp_p1_data;
wire [5:0] vdp_reg_ptr;
wire [3:1] ff_r0_disp_mode;
wire [1:0] ff_r1_disp_mode;
wire [6:0] ff_r2_pt_nam_addr;
wire [3:0] vdp_r15_status_reg_num;
wire [3:0] vdp_r16_pal_num;
wire [5:0] vdp_r17_reg_num;
wire [8:3] ff_r26_h_scroll;
wire VCC;
wire GND;
  LUT4 w_vdp_mode_is_highres_s (
    .F(w_vdp_mode_is_highres),
    .I0(reg_r1_disp_mode[1]),
    .I1(reg_r1_disp_mode[0]),
    .I2(reg_r0_disp_mode[2]),
    .I3(reg_r0_disp_mode[3]) 
);
defparam w_vdp_mode_is_highres_s.INIT=16'h0100;
  LUT2 n2034_s1 (
    .F(n2034_4),
    .I0(ff_rdata_en),
    .I1(slot_reset_n_d) 
);
defparam n2034_s1.INIT=4'hB;
  LUT4 n143_s0 (
    .F(n143_3),
    .I0(w_field),
    .I1(ff_r2_pt_nam_addr[5]),
    .I2(n143_4),
    .I3(ff_r9_2page_mode) 
);
defparam n143_s0.INIT=16'hCACC;
  LUT4 n972_s0 (
    .F(n972_3),
    .I0(vdp_p1_data[5]),
    .I1(n972_4),
    .I2(vdp_r17_reg_num[5]),
    .I3(w_write) 
);
defparam n972_s0.INIT=16'h3CAA;
  LUT4 n973_s0 (
    .F(n973_3),
    .I0(vdp_p1_data[4]),
    .I1(n973_6),
    .I2(vdp_r17_reg_num[4]),
    .I3(w_write) 
);
defparam n973_s0.INIT=16'h3CAA;
  LUT4 n974_s0 (
    .F(n974_3),
    .I0(vdp_p1_data[3]),
    .I1(n974_6),
    .I2(vdp_r17_reg_num[3]),
    .I3(w_write) 
);
defparam n974_s0.INIT=16'h3CAA;
  LUT4 n975_s0 (
    .F(n975_3),
    .I0(vdp_p1_data[2]),
    .I1(vdp_r17_reg_num[2]),
    .I2(n975_4),
    .I3(w_write) 
);
defparam n975_s0.INIT=16'h3CAA;
  LUT4 n976_s0 (
    .F(n976_3),
    .I0(vdp_p1_data[1]),
    .I1(vdp_r17_reg_num[0]),
    .I2(vdp_r17_reg_num[1]),
    .I3(w_write) 
);
defparam n976_s0.INIT=16'h3CAA;
  LUT4 n993_s0 (
    .F(n993_3),
    .I0(vdp_p1_data[3]),
    .I1(n993_4),
    .I2(vdp_r16_pal_num[3]),
    .I3(w_write) 
);
defparam n993_s0.INIT=16'h3CAA;
  LUT4 n994_s0 (
    .F(n994_3),
    .I0(vdp_p1_data[2]),
    .I1(n994_4),
    .I2(vdp_r16_pal_num[2]),
    .I3(w_write) 
);
defparam n994_s0.INIT=16'h3CAA;
  LUT4 n995_s0 (
    .F(n995_3),
    .I0(vdp_p1_data[1]),
    .I1(vdp_r16_pal_num[0]),
    .I2(vdp_r16_pal_num[1]),
    .I3(w_write) 
);
defparam n995_s0.INIT=16'h3CAA;
  LUT4 n2563_s0 (
    .F(n2563_3),
    .I0(w_bus_write),
    .I1(n2563_4),
    .I2(vdp_r15_status_reg_num[0]),
    .I3(vdp_p1_is_1st_byte_10) 
);
defparam n2563_s0.INIT=16'h4000;
  LUT4 n2921_s1 (
    .F(n2921_4),
    .I0(vdp_reg_ptr[4]),
    .I1(w_write_4),
    .I2(vdpregwrpulse),
    .I3(vdp_reg_ptr[5]) 
);
defparam n2921_s1.INIT=16'h1000;
  LUT3 n438_s4 (
    .F(n438_8),
    .I0(w_bus_wdata[5]),
    .I1(vdp_r17_reg_num[5]),
    .I2(w_bus_address[1]) 
);
defparam n438_s4.INIT=8'hCA;
  LUT3 n439_s4 (
    .F(n439_8),
    .I0(w_bus_wdata[4]),
    .I1(vdp_r17_reg_num[4]),
    .I2(w_bus_address[1]) 
);
defparam n439_s4.INIT=8'hCA;
  LUT3 n440_s4 (
    .F(n440_8),
    .I0(w_bus_wdata[3]),
    .I1(vdp_r17_reg_num[3]),
    .I2(w_bus_address[1]) 
);
defparam n440_s4.INIT=8'hCA;
  LUT3 n441_s4 (
    .F(n441_8),
    .I0(w_bus_wdata[2]),
    .I1(vdp_r17_reg_num[2]),
    .I2(w_bus_address[1]) 
);
defparam n441_s4.INIT=8'hCA;
  LUT3 n442_s4 (
    .F(n442_8),
    .I0(w_bus_wdata[1]),
    .I1(vdp_r17_reg_num[1]),
    .I2(w_bus_address[1]) 
);
defparam n442_s4.INIT=8'hCA;
  LUT3 n443_s4 (
    .F(n443_8),
    .I0(w_bus_wdata[0]),
    .I1(vdp_r17_reg_num[0]),
    .I2(w_bus_address[1]) 
);
defparam n443_s4.INIT=8'hCA;
  LUT4 n1235_s1 (
    .F(n1235_4),
    .I0(vdp_reg_ptr[2]),
    .I1(vdp_reg_ptr[1]),
    .I2(vdp_reg_ptr[0]),
    .I3(n1235_5) 
);
defparam n1235_s1.INIT=16'h4000;
  LUT4 n1238_s1 (
    .F(n1238_4),
    .I0(vdp_reg_ptr[0]),
    .I1(vdp_reg_ptr[2]),
    .I2(vdp_reg_ptr[1]),
    .I3(n1235_5) 
);
defparam n1238_s1.INIT=16'h1000;
  LUT4 n1244_s1 (
    .F(n1244_4),
    .I0(vdp_reg_ptr[1]),
    .I1(vdp_reg_ptr[2]),
    .I2(vdp_reg_ptr[0]),
    .I3(n1235_5) 
);
defparam n1244_s1.INIT=16'h1000;
  LUT4 n1249_s1 (
    .F(n1249_4),
    .I0(vdp_reg_ptr[0]),
    .I1(vdp_reg_ptr[1]),
    .I2(vdp_reg_ptr[2]),
    .I3(n1249_5) 
);
defparam n1249_s1.INIT=16'h8000;
  LUT4 n1265_s1 (
    .F(n1265_4),
    .I0(vdp_reg_ptr[0]),
    .I1(vdp_reg_ptr[2]),
    .I2(vdp_reg_ptr[1]),
    .I3(n1249_5) 
);
defparam n1265_s1.INIT=16'h1000;
  LUT4 n1273_s2 (
    .F(n1273_5),
    .I0(vdp_reg_ptr[1]),
    .I1(vdp_reg_ptr[2]),
    .I2(vdp_reg_ptr[0]),
    .I3(n1249_5) 
);
defparam n1273_s2.INIT=16'h1000;
  LUT4 n1274_s1 (
    .F(n1274_4),
    .I0(vdp_reg_ptr[0]),
    .I1(vdp_reg_ptr[1]),
    .I2(vdp_reg_ptr[2]),
    .I3(n1274_5) 
);
defparam n1274_s1.INIT=16'h8000;
  LUT4 n1208_s1 (
    .F(n1208_4),
    .I0(vdp_reg_ptr[0]),
    .I1(vdp_reg_ptr[1]),
    .I2(vdp_reg_ptr[2]),
    .I3(n1274_5) 
);
defparam n1208_s1.INIT=16'h4000;
  LUT4 n1278_s1 (
    .F(n1278_4),
    .I0(vdp_reg_ptr[1]),
    .I1(vdp_reg_ptr[0]),
    .I2(vdp_reg_ptr[2]),
    .I3(n1274_5) 
);
defparam n1278_s1.INIT=16'h4000;
  LUT4 n1286_s1 (
    .F(n1286_4),
    .I0(vdp_reg_ptr[0]),
    .I1(vdp_reg_ptr[1]),
    .I2(vdp_reg_ptr[2]),
    .I3(n1274_5) 
);
defparam n1286_s1.INIT=16'h1000;
  LUT4 n1294_s1 (
    .F(n1294_4),
    .I0(vdp_reg_ptr[2]),
    .I1(vdp_reg_ptr[1]),
    .I2(vdp_reg_ptr[0]),
    .I3(n1274_5) 
);
defparam n1294_s1.INIT=16'h4000;
  LUT4 n1296_s1 (
    .F(n1296_4),
    .I0(vdp_reg_ptr[1]),
    .I1(vdp_reg_ptr[0]),
    .I2(vdp_reg_ptr[2]),
    .I3(n1296_5) 
);
defparam n1296_s1.INIT=16'h4000;
  LUT4 n1304_s1 (
    .F(n1304_4),
    .I0(vdp_reg_ptr[0]),
    .I1(vdp_reg_ptr[2]),
    .I2(vdp_reg_ptr[1]),
    .I3(n1274_5) 
);
defparam n1304_s1.INIT=16'h1000;
  LUT4 n1307_s1 (
    .F(n1307_4),
    .I0(vdp_reg_ptr[2]),
    .I1(vdp_reg_ptr[1]),
    .I2(vdp_reg_ptr[0]),
    .I3(n1296_5) 
);
defparam n1307_s1.INIT=16'h4000;
  LUT4 n1315_s1 (
    .F(n1315_4),
    .I0(vdp_reg_ptr[1]),
    .I1(vdp_reg_ptr[2]),
    .I2(vdp_reg_ptr[0]),
    .I3(n1274_5) 
);
defparam n1315_s1.INIT=16'h1000;
  LUT4 n1319_s1 (
    .F(n1319_4),
    .I0(vdp_reg_ptr[0]),
    .I1(vdp_reg_ptr[1]),
    .I2(vdp_reg_ptr[2]),
    .I3(n1274_5) 
);
defparam n1319_s1.INIT=16'h0100;
  LUT4 n1321_s1 (
    .F(n1321_4),
    .I0(vdp_reg_ptr[0]),
    .I1(vdp_reg_ptr[1]),
    .I2(vdp_reg_ptr[2]),
    .I3(n1296_5) 
);
defparam n1321_s1.INIT=16'h8000;
  LUT4 n1329_s1 (
    .F(n1329_4),
    .I0(vdp_reg_ptr[0]),
    .I1(vdp_reg_ptr[1]),
    .I2(vdp_reg_ptr[2]),
    .I3(n1296_5) 
);
defparam n1329_s1.INIT=16'h4000;
  LUT4 n1335_s1 (
    .F(n1335_4),
    .I0(vdp_reg_ptr[0]),
    .I1(vdp_reg_ptr[1]),
    .I2(vdp_reg_ptr[2]),
    .I3(n1296_5) 
);
defparam n1335_s1.INIT=16'h1000;
  LUT4 n1341_s1 (
    .F(n1341_4),
    .I0(vdp_reg_ptr[0]),
    .I1(vdp_reg_ptr[2]),
    .I2(vdp_reg_ptr[1]),
    .I3(n1296_5) 
);
defparam n1341_s1.INIT=16'h1000;
  LUT4 n1348_s1 (
    .F(n1348_4),
    .I0(vdp_reg_ptr[1]),
    .I1(vdp_reg_ptr[2]),
    .I2(vdp_reg_ptr[0]),
    .I3(n1296_5) 
);
defparam n1348_s1.INIT=16'h1000;
  LUT4 n1355_s1 (
    .F(n1355_4),
    .I0(vdp_reg_ptr[0]),
    .I1(vdp_reg_ptr[1]),
    .I2(vdp_reg_ptr[2]),
    .I3(n1296_5) 
);
defparam n1355_s1.INIT=16'h0100;
  LUT4 n1189_s1 (
    .F(n1189_4),
    .I0(w_bus_address[0]),
    .I1(w_bus_address[1]),
    .I2(vdp_p2_is_1st_byte),
    .I3(w_write) 
);
defparam n1189_s1.INIT=16'h4000;
  LUT4 n1196_s1 (
    .F(n1196_4),
    .I0(w_bus_address[0]),
    .I1(vdp_p2_is_1st_byte),
    .I2(w_bus_address[1]),
    .I3(w_write) 
);
defparam n1196_s1.INIT=16'h1000;
  LUT4 n1211_s1 (
    .F(n1211_4),
    .I0(vdp_p1_is_1st_byte),
    .I1(w_bus_wdata[7]),
    .I2(n1211_5),
    .I3(w_write) 
);
defparam n1211_s1.INIT=16'h1000;
  LUT2 ff_rdata_en1_s3 (
    .F(ff_rdata_en1_8),
    .I0(w_vdp_enable),
    .I1(ff_rdata_en) 
);
defparam ff_rdata_en1_s3.INIT=4'hE;
  LUT4 ff_palette_we_s2 (
    .F(ff_palette_we_5),
    .I0(n174_7),
    .I1(ff_palette_wr_req),
    .I2(ff_palette_wr_ack),
    .I3(w_vdp_enable) 
);
defparam ff_palette_we_s2.INIT=16'h7D00;
  LUT4 vdp_p1_data_7_s2 (
    .F(vdp_p1_data_7_6),
    .I0(vdp_p1_is_1st_byte),
    .I1(w_bus_address[1]),
    .I2(w_bus_address[0]),
    .I3(w_write) 
);
defparam vdp_p1_data_7_s2.INIT=16'hE000;
  LUT4 vdpregwrpulse_s4 (
    .F(vdpregwrpulse_8),
    .I0(vdpregwrpulse_9),
    .I1(vdpregwrpulse_10),
    .I2(w_bus_write),
    .I3(w_write_4) 
);
defparam vdpregwrpulse_s4.INIT=16'h40FF;
  LUT3 vdp_vram_rd_req_s3 (
    .F(vdp_vram_rd_req_5),
    .I0(w_bus_wdata[6]),
    .I1(n1211_4),
    .I2(vdp_vram_rd_req_8) 
);
defparam vdp_vram_rd_req_s3.INIT=8'hF4;
  LUT2 vdp_r16_pal_num_3_s4 (
    .F(vdp_r16_pal_num_3_8),
    .I0(n1196_4),
    .I1(vdp_r16_pal_num_3_9) 
);
defparam vdp_r16_pal_num_3_s4.INIT=4'hE;
  LUT2 vdp_r17_reg_num_5_s4 (
    .F(vdp_r17_reg_num_5_8),
    .I0(vdp_r17_reg_num_5_9),
    .I1(n1273_5) 
);
defparam vdp_r17_reg_num_5_s4.INIT=4'hE;
  LUT4 vdp_p2_is_1st_byte_s5 (
    .F(vdp_p2_is_1st_byte_10),
    .I0(w_bus_address[0]),
    .I1(w_write),
    .I2(w_bus_address[1]),
    .I3(vdp_r16_pal_num_3_9) 
);
defparam vdp_p2_is_1st_byte_s5.INIT=16'hFF40;
  LUT2 n174_s2 (
    .F(n174_7),
    .I0(w_dot_state[1]),
    .I1(w_dot_state[0]) 
);
defparam n174_s2.INIT=4'h6;
  LUT3 n143_s1 (
    .F(n143_4),
    .I0(reg_r0_disp_mode[2]),
    .I1(reg_r0_disp_mode[1]),
    .I2(reg_r0_disp_mode[3]) 
);
defparam n143_s1.INIT=8'h07;
  LUT4 n972_s1 (
    .F(n972_4),
    .I0(vdp_r17_reg_num[2]),
    .I1(vdp_r17_reg_num[3]),
    .I2(vdp_r17_reg_num[4]),
    .I3(n975_4) 
);
defparam n972_s1.INIT=16'h8000;
  LUT2 n975_s1 (
    .F(n975_4),
    .I0(vdp_r17_reg_num[0]),
    .I1(vdp_r17_reg_num[1]) 
);
defparam n975_s1.INIT=4'h8;
  LUT3 n993_s1 (
    .F(n993_4),
    .I0(vdp_r16_pal_num[0]),
    .I1(vdp_r16_pal_num[1]),
    .I2(vdp_r16_pal_num[2]) 
);
defparam n993_s1.INIT=8'h80;
  LUT2 n994_s1 (
    .F(n994_4),
    .I0(vdp_r16_pal_num[0]),
    .I1(vdp_r16_pal_num[1]) 
);
defparam n994_s1.INIT=4'h8;
  LUT3 n2563_s1 (
    .F(n2563_4),
    .I0(vdp_r15_status_reg_num[3]),
    .I1(vdp_r15_status_reg_num[2]),
    .I2(vdp_r15_status_reg_num[1]) 
);
defparam n2563_s1.INIT=8'h40;
  LUT3 n1235_s2 (
    .F(n1235_5),
    .I0(w_write_4),
    .I1(vdp_reg_ptr[3]),
    .I2(n1235_6) 
);
defparam n1235_s2.INIT=8'h40;
  LUT3 n1249_s2 (
    .F(n1249_5),
    .I0(vdp_reg_ptr[3]),
    .I1(w_write_4),
    .I2(n1235_6) 
);
defparam n1249_s2.INIT=8'h10;
  LUT3 n1274_s2 (
    .F(n1274_5),
    .I0(w_write_4),
    .I1(vdp_reg_ptr[3]),
    .I2(n1274_6) 
);
defparam n1274_s2.INIT=8'h40;
  LUT3 n1296_s2 (
    .F(n1296_5),
    .I0(vdp_reg_ptr[3]),
    .I1(w_write_4),
    .I2(n1274_6) 
);
defparam n1296_s2.INIT=8'h10;
  LUT2 n1211_s2 (
    .F(n1211_5),
    .I0(w_bus_address[1]),
    .I1(w_bus_address[0]) 
);
defparam n1211_s2.INIT=4'h4;
  LUT4 vdpregwrpulse_s5 (
    .F(vdpregwrpulse_9),
    .I0(vdp_r17_reg_num[1]),
    .I1(w_bus_address[1]),
    .I2(vdp_r17_reg_num[0]),
    .I3(vdpregwrpulse_11) 
);
defparam vdpregwrpulse_s5.INIT=16'h4000;
  LUT4 vdpregwrpulse_s6 (
    .F(vdpregwrpulse_10),
    .I0(vdp_p1_is_1st_byte),
    .I1(w_bus_wdata[7]),
    .I2(w_bus_address[1]),
    .I3(w_bus_address[0]) 
);
defparam vdpregwrpulse_s6.INIT=16'hF400;
  LUT4 vdp_r16_pal_num_3_s5 (
    .F(vdp_r16_pal_num_3_9),
    .I0(vdp_reg_ptr[0]),
    .I1(vdp_reg_ptr[1]),
    .I2(vdp_reg_ptr[2]),
    .I3(n1249_5) 
);
defparam vdp_r16_pal_num_3_s5.INIT=16'h0100;
  LUT4 vdp_r17_reg_num_5_s5 (
    .F(vdp_r17_reg_num_5_9),
    .I0(w_bus_address[0]),
    .I1(w_bus_address[1]),
    .I2(vdp_r17_inc_reg_num),
    .I3(w_write) 
);
defparam vdp_r17_reg_num_5_s5.INIT=16'h8000;
  LUT3 n1235_s3 (
    .F(n1235_6),
    .I0(vdp_reg_ptr[5]),
    .I1(vdp_reg_ptr[4]),
    .I2(vdpregwrpulse) 
);
defparam n1235_s3.INIT=8'h40;
  LUT3 n1274_s3 (
    .F(n1274_6),
    .I0(vdp_reg_ptr[5]),
    .I1(vdp_reg_ptr[4]),
    .I2(vdpregwrpulse) 
);
defparam n1274_s3.INIT=8'h10;
  LUT4 vdpregwrpulse_s7 (
    .F(vdpregwrpulse_11),
    .I0(vdp_r17_reg_num[2]),
    .I1(vdp_r17_reg_num[3]),
    .I2(vdp_r17_reg_num[5]),
    .I3(vdp_r17_reg_num[4]) 
);
defparam vdpregwrpulse_s7.INIT=16'h0100;
  LUT3 vdp_p1_is_1st_byte_s4 (
    .F(vdp_p1_is_1st_byte_10),
    .I0(w_bus_address[1]),
    .I1(w_bus_address[0]),
    .I2(w_write_4) 
);
defparam vdp_p1_is_1st_byte_s4.INIT=8'h40;
  LUT4 vdp_vram_rd_req_s5 (
    .F(vdp_vram_rd_req_8),
    .I0(w_bus_address[0]),
    .I1(w_bus_address[1]),
    .I2(w_bus_write),
    .I3(w_write_4) 
);
defparam vdp_vram_rd_req_s5.INIT=16'h0100;
  LUT3 n1164_s4 (
    .F(n1164_10),
    .I0(w_bus_write),
    .I1(w_write_4),
    .I2(vdp_p1_is_1st_byte) 
);
defparam n1164_s4.INIT=8'h4F;
  LUT3 n974_s2 (
    .F(n974_6),
    .I0(vdp_r17_reg_num[2]),
    .I1(vdp_r17_reg_num[0]),
    .I2(vdp_r17_reg_num[1]) 
);
defparam n974_s2.INIT=8'h80;
  LUT4 n973_s2 (
    .F(n973_6),
    .I0(vdp_r17_reg_num[2]),
    .I1(vdp_r17_reg_num[3]),
    .I2(vdp_r17_reg_num[0]),
    .I3(vdp_r17_reg_num[1]) 
);
defparam n973_s2.INIT=16'h8000;
  LUT2 n70_s2 (
    .F(n70_6),
    .I0(slot_reset_n_d),
    .I1(w_vdp_enable) 
);
defparam n70_s2.INIT=4'h7;
  LUT3 n984_s7 (
    .F(n984_13),
    .I0(vdp_p2_is_1st_byte),
    .I1(w_bus_write),
    .I2(w_write_4) 
);
defparam n984_s7.INIT=8'h7F;
  LUT3 vdp_reg_ptr_5_s3 (
    .F(vdp_reg_ptr_5_8),
    .I0(w_bus_write),
    .I1(w_write_4),
    .I2(vdpregwrpulse_10) 
);
defparam vdp_reg_ptr_5_s3.INIT=8'h80;
  LUT4 n1226_s2 (
    .F(n1226_6),
    .I0(w_bus_address[0]),
    .I1(w_bus_address[1]),
    .I2(w_bus_write),
    .I3(w_write_4) 
);
defparam n1226_s2.INIT=16'h1000;
  LUT4 n996_s1 (
    .F(n996_5),
    .I0(vdp_r16_pal_num[0]),
    .I1(vdp_p1_data[0]),
    .I2(w_bus_write),
    .I3(w_write_4) 
);
defparam n996_s1.INIT=16'h5CCC;
  LUT4 n977_s2 (
    .F(n977_6),
    .I0(vdp_p1_data[0]),
    .I1(vdp_r17_reg_num[0]),
    .I2(w_bus_write),
    .I3(w_write_4) 
);
defparam n977_s2.INIT=16'h3AAA;
  LUT2 n1203_s4 (
    .F(n1203_8),
    .I0(n2949_5),
    .I1(ff_palette_wr_ack) 
);
defparam n1203_s4.INIT=4'h6;
  LUT4 n2949_s1 (
    .F(n2949_5),
    .I0(ff_palette_wr_ack),
    .I1(ff_palette_wr_req),
    .I2(w_vdp_enable),
    .I3(n174_7) 
);
defparam n2949_s1.INIT=16'h6000;
  LUT2 n1167_s3 (
    .F(n1167_7),
    .I0(n3500_5),
    .I1(w_vdpcmd_tr_clr_ack) 
);
defparam n1167_s3.INIT=4'h6;
  LUT4 n1234_s6 (
    .F(n1234_12),
    .I0(n1413_4),
    .I1(w_vdp_enable),
    .I2(n754_5),
    .I3(w_vram_write_ack) 
);
defparam n1234_s6.INIT=16'hBF40;
  LUT4 n1371_s5 (
    .F(n1371_11),
    .I0(w_vdpcmd_reg_write_ack),
    .I1(w_vdpcmd_reg_write_req),
    .I2(w_vdp_enable),
    .I3(w_vdpcmd_reg_write_ack) 
);
defparam n1371_s5.INIT=16'h9F60;
  DFFR ff_rdata_en2_s0 (
    .Q(w_bus_vdp_rdata_en),
    .D(ff_rdata_en1),
    .CLK(w_video_clk),
    .RESET(n70_6) 
);
  DFFRE reg_r1_disp_on_s0 (
    .Q(reg_r1_disp_on_Z),
    .D(ff_r1_disp_on),
    .CLK(w_video_clk),
    .CE(n1607_3),
    .RESET(n36_6) 
);
  DFFRE reg_r0_disp_mode_3_s0 (
    .Q(reg_r0_disp_mode[3]),
    .D(ff_r0_disp_mode[3]),
    .CLK(w_video_clk),
    .CE(n1607_3),
    .RESET(n36_6) 
);
  DFFRE reg_r0_disp_mode_2_s0 (
    .Q(reg_r0_disp_mode[2]),
    .D(ff_r0_disp_mode[2]),
    .CLK(w_video_clk),
    .CE(n1607_3),
    .RESET(n36_6) 
);
  DFFRE reg_r0_disp_mode_1_s0 (
    .Q(reg_r0_disp_mode[1]),
    .D(ff_r0_disp_mode[1]),
    .CLK(w_video_clk),
    .CE(n1607_3),
    .RESET(n36_6) 
);
  DFFRE reg_r1_disp_mode_1_s0 (
    .Q(reg_r1_disp_mode[1]),
    .D(ff_r1_disp_mode[1]),
    .CLK(w_video_clk),
    .CE(n1607_3),
    .RESET(n36_6) 
);
  DFFRE reg_r1_disp_mode_0_s0 (
    .Q(reg_r1_disp_mode[0]),
    .D(ff_r1_disp_mode[0]),
    .CLK(w_video_clk),
    .CE(n1607_3),
    .RESET(n36_6) 
);
  DFFRE reg_r25_sp2_s0 (
    .Q(reg_r25_sp2_Z),
    .D(ff_r25_sp2),
    .CLK(w_video_clk),
    .CE(n1607_3),
    .RESET(n36_6) 
);
  DFFRE reg_r26_h_scroll_8_s0 (
    .Q(reg_r26_h_scroll_Z[8]),
    .D(ff_r26_h_scroll[8]),
    .CLK(w_video_clk),
    .CE(n1607_3),
    .RESET(n36_6) 
);
  DFFRE reg_r26_h_scroll_7_s0 (
    .Q(reg_r26_h_scroll_Z[7]),
    .D(ff_r26_h_scroll[7]),
    .CLK(w_video_clk),
    .CE(n1607_3),
    .RESET(n36_6) 
);
  DFFRE reg_r26_h_scroll_6_s0 (
    .Q(reg_r26_h_scroll_Z[6]),
    .D(ff_r26_h_scroll[6]),
    .CLK(w_video_clk),
    .CE(n1607_3),
    .RESET(n36_6) 
);
  DFFRE reg_r26_h_scroll_5_s0 (
    .Q(reg_r26_h_scroll_Z[5]),
    .D(ff_r26_h_scroll[5]),
    .CLK(w_video_clk),
    .CE(n1607_3),
    .RESET(n36_6) 
);
  DFFRE reg_r26_h_scroll_4_s0 (
    .Q(reg_r26_h_scroll_Z[4]),
    .D(ff_r26_h_scroll[4]),
    .CLK(w_video_clk),
    .CE(n1607_3),
    .RESET(n36_6) 
);
  DFFRE reg_r26_h_scroll_3_s0 (
    .Q(reg_r26_h_scroll_Z[3]),
    .D(ff_r26_h_scroll[3]),
    .CLK(w_video_clk),
    .CE(n1607_3),
    .RESET(n36_6) 
);
  DFFRE reg_r2_pattern_name_6_s0 (
    .Q(reg_r2_pattern_name_Z[6]),
    .D(ff_r2_pt_nam_addr[6]),
    .CLK(w_video_clk),
    .CE(w_vdp_enable),
    .RESET(n36_6) 
);
  DFFRE reg_r2_pattern_name_5_s0 (
    .Q(reg_r2_pattern_name_Z[5]),
    .D(n143_3),
    .CLK(w_video_clk),
    .CE(w_vdp_enable),
    .RESET(n36_6) 
);
  DFFRE reg_r2_pattern_name_4_s0 (
    .Q(reg_r2_pattern_name_Z[4]),
    .D(ff_r2_pt_nam_addr[4]),
    .CLK(w_video_clk),
    .CE(w_vdp_enable),
    .RESET(n36_6) 
);
  DFFRE reg_r2_pattern_name_3_s0 (
    .Q(reg_r2_pattern_name_Z[3]),
    .D(ff_r2_pt_nam_addr[3]),
    .CLK(w_video_clk),
    .CE(w_vdp_enable),
    .RESET(n36_6) 
);
  DFFRE reg_r2_pattern_name_2_s0 (
    .Q(reg_r2_pattern_name_Z[2]),
    .D(ff_r2_pt_nam_addr[2]),
    .CLK(w_video_clk),
    .CE(w_vdp_enable),
    .RESET(n36_6) 
);
  DFFRE reg_r2_pattern_name_1_s0 (
    .Q(reg_r2_pattern_name_Z[1]),
    .D(ff_r2_pt_nam_addr[1]),
    .CLK(w_video_clk),
    .CE(w_vdp_enable),
    .RESET(n36_6) 
);
  DFFRE reg_r2_pattern_name_0_s0 (
    .Q(reg_r2_pattern_name_Z[0]),
    .D(ff_r2_pt_nam_addr[0]),
    .CLK(w_video_clk),
    .CE(w_vdp_enable),
    .RESET(n36_6) 
);
  DFFRE ff_palette_we_s0 (
    .Q(w_palette_we),
    .D(n174_7),
    .CLK(w_video_clk),
    .CE(ff_palette_we_5),
    .RESET(n36_6) 
);
  DFFRE vdp_p1_data_7_s0 (
    .Q(vdp_p1_data[7]),
    .D(w_bus_wdata[7]),
    .CLK(w_video_clk),
    .CE(vdp_p1_data_7_6),
    .RESET(n36_6) 
);
  DFFRE vdp_p1_data_6_s0 (
    .Q(vdp_p1_data[6]),
    .D(w_bus_wdata[6]),
    .CLK(w_video_clk),
    .CE(vdp_p1_data_7_6),
    .RESET(n36_6) 
);
  DFFRE vdp_p1_data_5_s0 (
    .Q(vdp_p1_data[5]),
    .D(w_bus_wdata[5]),
    .CLK(w_video_clk),
    .CE(vdp_p1_data_7_6),
    .RESET(n36_6) 
);
  DFFRE vdp_p1_data_4_s0 (
    .Q(vdp_p1_data[4]),
    .D(w_bus_wdata[4]),
    .CLK(w_video_clk),
    .CE(vdp_p1_data_7_6),
    .RESET(n36_6) 
);
  DFFRE vdp_p1_data_3_s0 (
    .Q(vdp_p1_data[3]),
    .D(w_bus_wdata[3]),
    .CLK(w_video_clk),
    .CE(vdp_p1_data_7_6),
    .RESET(n36_6) 
);
  DFFRE vdp_p1_data_2_s0 (
    .Q(vdp_p1_data[2]),
    .D(w_bus_wdata[2]),
    .CLK(w_video_clk),
    .CE(vdp_p1_data_7_6),
    .RESET(n36_6) 
);
  DFFRE vdp_p1_data_1_s0 (
    .Q(vdp_p1_data[1]),
    .D(w_bus_wdata[1]),
    .CLK(w_video_clk),
    .CE(vdp_p1_data_7_6),
    .RESET(n36_6) 
);
  DFFRE vdp_p1_data_0_s0 (
    .Q(vdp_p1_data[0]),
    .D(w_bus_wdata[0]),
    .CLK(w_video_clk),
    .CE(vdp_p1_data_7_6),
    .RESET(n36_6) 
);
  DFFSE vdp_p2_is_1st_byte_s0 (
    .Q(vdp_p2_is_1st_byte),
    .D(n984_13),
    .CLK(w_video_clk),
    .CE(vdp_p2_is_1st_byte_10),
    .SET(n36_6) 
);
  DFFRE vdpregwrpulse_s0 (
    .Q(vdpregwrpulse),
    .D(w_write),
    .CLK(w_video_clk),
    .CE(vdpregwrpulse_8),
    .RESET(n36_6) 
);
  DFFRE vdp_reg_ptr_5_s0 (
    .Q(vdp_reg_ptr[5]),
    .D(n438_8),
    .CLK(w_video_clk),
    .CE(vdp_reg_ptr_5_8),
    .RESET(n36_6) 
);
  DFFRE vdp_reg_ptr_4_s0 (
    .Q(vdp_reg_ptr[4]),
    .D(n439_8),
    .CLK(w_video_clk),
    .CE(vdp_reg_ptr_5_8),
    .RESET(n36_6) 
);
  DFFRE vdp_reg_ptr_3_s0 (
    .Q(vdp_reg_ptr[3]),
    .D(n440_8),
    .CLK(w_video_clk),
    .CE(vdp_reg_ptr_5_8),
    .RESET(n36_6) 
);
  DFFRE vdp_reg_ptr_2_s0 (
    .Q(vdp_reg_ptr[2]),
    .D(n441_8),
    .CLK(w_video_clk),
    .CE(vdp_reg_ptr_5_8),
    .RESET(n36_6) 
);
  DFFRE vdp_reg_ptr_1_s0 (
    .Q(vdp_reg_ptr[1]),
    .D(n442_8),
    .CLK(w_video_clk),
    .CE(vdp_reg_ptr_5_8),
    .RESET(n36_6) 
);
  DFFRE vdp_reg_ptr_0_s0 (
    .Q(vdp_reg_ptr[0]),
    .D(n443_8),
    .CLK(w_video_clk),
    .CE(vdp_reg_ptr_5_8),
    .RESET(n36_6) 
);
  DFFRE vdp_vram_wr_req_s0 (
    .Q(w_vram_write_req),
    .D(n1234_13),
    .CLK(w_video_clk),
    .CE(n1226_6),
    .RESET(n36_6) 
);
  DFFRE vdp_vram_address_cpu_16_s0 (
    .Q(w_vram_address_cpu[16]),
    .D(vdp_p1_data[2]),
    .CLK(w_video_clk),
    .CE(n1208_4),
    .RESET(n36_6) 
);
  DFFRE vdp_vram_address_cpu_15_s0 (
    .Q(w_vram_address_cpu[15]),
    .D(vdp_p1_data[1]),
    .CLK(w_video_clk),
    .CE(n1208_4),
    .RESET(n36_6) 
);
  DFFRE vdp_vram_address_cpu_14_s0 (
    .Q(w_vram_address_cpu[14]),
    .D(vdp_p1_data[0]),
    .CLK(w_video_clk),
    .CE(n1208_4),
    .RESET(n36_6) 
);
  DFFRE vdp_vram_address_cpu_13_s0 (
    .Q(w_vram_address_cpu[13]),
    .D(w_bus_wdata[5]),
    .CLK(w_video_clk),
    .CE(n1211_4),
    .RESET(n36_6) 
);
  DFFRE vdp_vram_address_cpu_12_s0 (
    .Q(w_vram_address_cpu[12]),
    .D(w_bus_wdata[4]),
    .CLK(w_video_clk),
    .CE(n1211_4),
    .RESET(n36_6) 
);
  DFFRE vdp_vram_address_cpu_11_s0 (
    .Q(w_vram_address_cpu[11]),
    .D(w_bus_wdata[3]),
    .CLK(w_video_clk),
    .CE(n1211_4),
    .RESET(n36_6) 
);
  DFFRE vdp_vram_address_cpu_10_s0 (
    .Q(w_vram_address_cpu[10]),
    .D(w_bus_wdata[2]),
    .CLK(w_video_clk),
    .CE(n1211_4),
    .RESET(n36_6) 
);
  DFFRE vdp_vram_address_cpu_9_s0 (
    .Q(w_vram_address_cpu[9]),
    .D(w_bus_wdata[1]),
    .CLK(w_video_clk),
    .CE(n1211_4),
    .RESET(n36_6) 
);
  DFFRE vdp_vram_address_cpu_8_s0 (
    .Q(w_vram_address_cpu[8]),
    .D(w_bus_wdata[0]),
    .CLK(w_video_clk),
    .CE(n1211_4),
    .RESET(n36_6) 
);
  DFFRE vdp_vram_address_cpu_7_s0 (
    .Q(w_vram_address_cpu[7]),
    .D(vdp_p1_data[7]),
    .CLK(w_video_clk),
    .CE(n1211_4),
    .RESET(n36_6) 
);
  DFFRE vdp_vram_address_cpu_6_s0 (
    .Q(w_vram_address_cpu[6]),
    .D(vdp_p1_data[6]),
    .CLK(w_video_clk),
    .CE(n1211_4),
    .RESET(n36_6) 
);
  DFFRE vdp_vram_address_cpu_5_s0 (
    .Q(w_vram_address_cpu[5]),
    .D(vdp_p1_data[5]),
    .CLK(w_video_clk),
    .CE(n1211_4),
    .RESET(n36_6) 
);
  DFFRE vdp_vram_address_cpu_4_s0 (
    .Q(w_vram_address_cpu[4]),
    .D(vdp_p1_data[4]),
    .CLK(w_video_clk),
    .CE(n1211_4),
    .RESET(n36_6) 
);
  DFFRE vdp_vram_address_cpu_3_s0 (
    .Q(w_vram_address_cpu[3]),
    .D(vdp_p1_data[3]),
    .CLK(w_video_clk),
    .CE(n1211_4),
    .RESET(n36_6) 
);
  DFFRE vdp_vram_address_cpu_2_s0 (
    .Q(w_vram_address_cpu[2]),
    .D(vdp_p1_data[2]),
    .CLK(w_video_clk),
    .CE(n1211_4),
    .RESET(n36_6) 
);
  DFFRE vdp_vram_address_cpu_1_s0 (
    .Q(w_vram_address_cpu[1]),
    .D(vdp_p1_data[1]),
    .CLK(w_video_clk),
    .CE(n1211_4),
    .RESET(n36_6) 
);
  DFFRE vdp_vram_address_cpu_0_s0 (
    .Q(w_vram_address_cpu[0]),
    .D(vdp_p1_data[0]),
    .CLK(w_video_clk),
    .CE(n1211_4),
    .RESET(n36_6) 
);
  DFFRE vdp_vram_wdata_cpu_7_s0 (
    .Q(w_vram_wdata_cpu[7]),
    .D(w_bus_wdata[7]),
    .CLK(w_video_clk),
    .CE(n1226_6),
    .RESET(n36_6) 
);
  DFFRE vdp_vram_wdata_cpu_6_s0 (
    .Q(w_vram_wdata_cpu[6]),
    .D(w_bus_wdata[6]),
    .CLK(w_video_clk),
    .CE(n1226_6),
    .RESET(n36_6) 
);
  DFFRE vdp_vram_wdata_cpu_5_s0 (
    .Q(w_vram_wdata_cpu[5]),
    .D(w_bus_wdata[5]),
    .CLK(w_video_clk),
    .CE(n1226_6),
    .RESET(n36_6) 
);
  DFFRE vdp_vram_wdata_cpu_4_s0 (
    .Q(w_vram_wdata_cpu[4]),
    .D(w_bus_wdata[4]),
    .CLK(w_video_clk),
    .CE(n1226_6),
    .RESET(n36_6) 
);
  DFFRE vdp_vram_wdata_cpu_3_s0 (
    .Q(w_vram_wdata_cpu[3]),
    .D(w_bus_wdata[3]),
    .CLK(w_video_clk),
    .CE(n1226_6),
    .RESET(n36_6) 
);
  DFFRE vdp_vram_wdata_cpu_2_s0 (
    .Q(w_vram_wdata_cpu[2]),
    .D(w_bus_wdata[2]),
    .CLK(w_video_clk),
    .CE(n1226_6),
    .RESET(n36_6) 
);
  DFFRE vdp_vram_wdata_cpu_1_s0 (
    .Q(w_vram_wdata_cpu[1]),
    .D(w_bus_wdata[1]),
    .CLK(w_video_clk),
    .CE(n1226_6),
    .RESET(n36_6) 
);
  DFFRE vdp_vram_wdata_cpu_0_s0 (
    .Q(w_vram_wdata_cpu[0]),
    .D(w_bus_wdata[0]),
    .CLK(w_video_clk),
    .CE(n1226_6),
    .RESET(n36_6) 
);
  DFFRE ff_r0_disp_mode_3_s0 (
    .Q(ff_r0_disp_mode[3]),
    .D(vdp_p1_data[3]),
    .CLK(w_video_clk),
    .CE(n1355_4),
    .RESET(n36_6) 
);
  DFFRE ff_r0_disp_mode_2_s0 (
    .Q(ff_r0_disp_mode[2]),
    .D(vdp_p1_data[2]),
    .CLK(w_video_clk),
    .CE(n1355_4),
    .RESET(n36_6) 
);
  DFFRE ff_r0_disp_mode_1_s0 (
    .Q(ff_r0_disp_mode[1]),
    .D(vdp_p1_data[1]),
    .CLK(w_video_clk),
    .CE(n1355_4),
    .RESET(n36_6) 
);
  DFFRE ff_r1_disp_mode_1_s0 (
    .Q(ff_r1_disp_mode[1]),
    .D(vdp_p1_data[4]),
    .CLK(w_video_clk),
    .CE(n1348_4),
    .RESET(n36_6) 
);
  DFFRE ff_r1_disp_mode_0_s0 (
    .Q(ff_r1_disp_mode[0]),
    .D(vdp_p1_data[3]),
    .CLK(w_video_clk),
    .CE(n1348_4),
    .RESET(n36_6) 
);
  DFFRE reg_r1_sp_size_s0 (
    .Q(reg_r1_sp_size_Z),
    .D(vdp_p1_data[1]),
    .CLK(w_video_clk),
    .CE(n1348_4),
    .RESET(n36_6) 
);
  DFFRE reg_r1_sp_zoom_s0 (
    .Q(reg_r1_sp_zoom_Z),
    .D(vdp_p1_data[0]),
    .CLK(w_video_clk),
    .CE(n1348_4),
    .RESET(n36_6) 
);
  DFFRE reg_r1_bl_clks_s0 (
    .Q(reg_r1_bl_clks_Z),
    .D(vdp_p1_data[2]),
    .CLK(w_video_clk),
    .CE(n1348_4),
    .RESET(n36_6) 
);
  DFFRE ff_r1_disp_on_s0 (
    .Q(ff_r1_disp_on),
    .D(vdp_p1_data[6]),
    .CLK(w_video_clk),
    .CE(n1348_4),
    .RESET(n36_6) 
);
  DFFRE ff_r2_pt_nam_addr_6_s0 (
    .Q(ff_r2_pt_nam_addr[6]),
    .D(vdp_p1_data[6]),
    .CLK(w_video_clk),
    .CE(n1341_4),
    .RESET(n36_6) 
);
  DFFRE ff_r2_pt_nam_addr_5_s0 (
    .Q(ff_r2_pt_nam_addr[5]),
    .D(vdp_p1_data[5]),
    .CLK(w_video_clk),
    .CE(n1341_4),
    .RESET(n36_6) 
);
  DFFRE ff_r2_pt_nam_addr_4_s0 (
    .Q(ff_r2_pt_nam_addr[4]),
    .D(vdp_p1_data[4]),
    .CLK(w_video_clk),
    .CE(n1341_4),
    .RESET(n36_6) 
);
  DFFRE ff_r2_pt_nam_addr_3_s0 (
    .Q(ff_r2_pt_nam_addr[3]),
    .D(vdp_p1_data[3]),
    .CLK(w_video_clk),
    .CE(n1341_4),
    .RESET(n36_6) 
);
  DFFRE ff_r2_pt_nam_addr_2_s0 (
    .Q(ff_r2_pt_nam_addr[2]),
    .D(vdp_p1_data[2]),
    .CLK(w_video_clk),
    .CE(n1341_4),
    .RESET(n36_6) 
);
  DFFRE ff_r2_pt_nam_addr_1_s0 (
    .Q(ff_r2_pt_nam_addr[1]),
    .D(vdp_p1_data[1]),
    .CLK(w_video_clk),
    .CE(n1341_4),
    .RESET(n36_6) 
);
  DFFRE ff_r2_pt_nam_addr_0_s0 (
    .Q(ff_r2_pt_nam_addr[0]),
    .D(vdp_p1_data[0]),
    .CLK(w_video_clk),
    .CE(n1341_4),
    .RESET(n36_6) 
);
  DFFRE reg_r4_pattern_generator_5_s0 (
    .Q(reg_r4_pattern_generator_Z[5]),
    .D(vdp_p1_data[5]),
    .CLK(w_video_clk),
    .CE(n1335_4),
    .RESET(n36_6) 
);
  DFFRE reg_r4_pattern_generator_4_s0 (
    .Q(reg_r4_pattern_generator_Z[4]),
    .D(vdp_p1_data[4]),
    .CLK(w_video_clk),
    .CE(n1335_4),
    .RESET(n36_6) 
);
  DFFRE reg_r4_pattern_generator_3_s0 (
    .Q(reg_r4_pattern_generator_Z[3]),
    .D(vdp_p1_data[3]),
    .CLK(w_video_clk),
    .CE(n1335_4),
    .RESET(n36_6) 
);
  DFFRE reg_r4_pattern_generator_2_s0 (
    .Q(reg_r4_pattern_generator_Z[2]),
    .D(vdp_p1_data[2]),
    .CLK(w_video_clk),
    .CE(n1335_4),
    .RESET(n36_6) 
);
  DFFRE reg_r4_pattern_generator_1_s0 (
    .Q(reg_r4_pattern_generator_Z[1]),
    .D(vdp_p1_data[1]),
    .CLK(w_video_clk),
    .CE(n1335_4),
    .RESET(n36_6) 
);
  DFFRE reg_r4_pattern_generator_0_s0 (
    .Q(reg_r4_pattern_generator_Z[0]),
    .D(vdp_p1_data[0]),
    .CLK(w_video_clk),
    .CE(n1335_4),
    .RESET(n36_6) 
);
  DFFRE reg_r12_blink_mode_7_s0 (
    .Q(reg_r12_blink_mode_Z[7]),
    .D(vdp_p1_data[7]),
    .CLK(w_video_clk),
    .CE(n1286_4),
    .RESET(n36_6) 
);
  DFFRE reg_r12_blink_mode_6_s0 (
    .Q(reg_r12_blink_mode_Z[6]),
    .D(vdp_p1_data[6]),
    .CLK(w_video_clk),
    .CE(n1286_4),
    .RESET(n36_6) 
);
  DFFRE reg_r12_blink_mode_5_s0 (
    .Q(reg_r12_blink_mode_Z[5]),
    .D(vdp_p1_data[5]),
    .CLK(w_video_clk),
    .CE(n1286_4),
    .RESET(n36_6) 
);
  DFFRE reg_r12_blink_mode_4_s0 (
    .Q(reg_r12_blink_mode_Z[4]),
    .D(vdp_p1_data[4]),
    .CLK(w_video_clk),
    .CE(n1286_4),
    .RESET(n36_6) 
);
  DFFRE reg_r12_blink_mode_3_s0 (
    .Q(reg_r12_blink_mode_Z[3]),
    .D(vdp_p1_data[3]),
    .CLK(w_video_clk),
    .CE(n1286_4),
    .RESET(n36_6) 
);
  DFFRE reg_r12_blink_mode_2_s0 (
    .Q(reg_r12_blink_mode_Z[2]),
    .D(vdp_p1_data[2]),
    .CLK(w_video_clk),
    .CE(n1286_4),
    .RESET(n36_6) 
);
  DFFRE reg_r12_blink_mode_1_s0 (
    .Q(reg_r12_blink_mode_Z[1]),
    .D(vdp_p1_data[1]),
    .CLK(w_video_clk),
    .CE(n1286_4),
    .RESET(n36_6) 
);
  DFFRE reg_r12_blink_mode_0_s0 (
    .Q(reg_r12_blink_mode_Z[0]),
    .D(vdp_p1_data[0]),
    .CLK(w_video_clk),
    .CE(n1286_4),
    .RESET(n36_6) 
);
  DFFRE reg_r13_blink_period_7_s0 (
    .Q(reg_r13_blink_period_Z[7]),
    .D(vdp_p1_data[7]),
    .CLK(w_video_clk),
    .CE(n1278_4),
    .RESET(n36_6) 
);
  DFFRE reg_r13_blink_period_6_s0 (
    .Q(reg_r13_blink_period_Z[6]),
    .D(vdp_p1_data[6]),
    .CLK(w_video_clk),
    .CE(n1278_4),
    .RESET(n36_6) 
);
  DFFRE reg_r13_blink_period_5_s0 (
    .Q(reg_r13_blink_period_Z[5]),
    .D(vdp_p1_data[5]),
    .CLK(w_video_clk),
    .CE(n1278_4),
    .RESET(n36_6) 
);
  DFFRE reg_r13_blink_period_4_s0 (
    .Q(reg_r13_blink_period_Z[4]),
    .D(vdp_p1_data[4]),
    .CLK(w_video_clk),
    .CE(n1278_4),
    .RESET(n36_6) 
);
  DFFRE reg_r13_blink_period_3_s0 (
    .Q(reg_r13_blink_period_Z[3]),
    .D(vdp_p1_data[3]),
    .CLK(w_video_clk),
    .CE(n1278_4),
    .RESET(n36_6) 
);
  DFFRE reg_r13_blink_period_2_s0 (
    .Q(reg_r13_blink_period_Z[2]),
    .D(vdp_p1_data[2]),
    .CLK(w_video_clk),
    .CE(n1278_4),
    .RESET(n36_6) 
);
  DFFRE reg_r13_blink_period_1_s0 (
    .Q(reg_r13_blink_period_Z[1]),
    .D(vdp_p1_data[1]),
    .CLK(w_video_clk),
    .CE(n1278_4),
    .RESET(n36_6) 
);
  DFFRE reg_r13_blink_period_0_s0 (
    .Q(reg_r13_blink_period_Z[0]),
    .D(vdp_p1_data[0]),
    .CLK(w_video_clk),
    .CE(n1278_4),
    .RESET(n36_6) 
);
  DFFRE reg_r6_sp_gen_addr_5_s0 (
    .Q(reg_r6_sp_gen_addr_Z[5]),
    .D(vdp_p1_data[5]),
    .CLK(w_video_clk),
    .CE(n1329_4),
    .RESET(n36_6) 
);
  DFFRE reg_r6_sp_gen_addr_4_s0 (
    .Q(reg_r6_sp_gen_addr_Z[4]),
    .D(vdp_p1_data[4]),
    .CLK(w_video_clk),
    .CE(n1329_4),
    .RESET(n36_6) 
);
  DFFRE reg_r6_sp_gen_addr_3_s0 (
    .Q(reg_r6_sp_gen_addr_Z[3]),
    .D(vdp_p1_data[3]),
    .CLK(w_video_clk),
    .CE(n1329_4),
    .RESET(n36_6) 
);
  DFFRE reg_r6_sp_gen_addr_2_s0 (
    .Q(reg_r6_sp_gen_addr_Z[2]),
    .D(vdp_p1_data[2]),
    .CLK(w_video_clk),
    .CE(n1329_4),
    .RESET(n36_6) 
);
  DFFRE reg_r6_sp_gen_addr_1_s0 (
    .Q(reg_r6_sp_gen_addr_Z[1]),
    .D(vdp_p1_data[1]),
    .CLK(w_video_clk),
    .CE(n1329_4),
    .RESET(n36_6) 
);
  DFFRE reg_r6_sp_gen_addr_0_s0 (
    .Q(reg_r6_sp_gen_addr_Z[0]),
    .D(vdp_p1_data[0]),
    .CLK(w_video_clk),
    .CE(n1329_4),
    .RESET(n36_6) 
);
  DFFRE reg_r7_frame_col_7_s0 (
    .Q(reg_r7_frame_col_Z[7]),
    .D(vdp_p1_data[7]),
    .CLK(w_video_clk),
    .CE(n1321_4),
    .RESET(n36_6) 
);
  DFFRE reg_r7_frame_col_6_s0 (
    .Q(reg_r7_frame_col_Z[6]),
    .D(vdp_p1_data[6]),
    .CLK(w_video_clk),
    .CE(n1321_4),
    .RESET(n36_6) 
);
  DFFRE reg_r7_frame_col_5_s0 (
    .Q(reg_r7_frame_col_Z[5]),
    .D(vdp_p1_data[5]),
    .CLK(w_video_clk),
    .CE(n1321_4),
    .RESET(n36_6) 
);
  DFFRE reg_r7_frame_col_4_s0 (
    .Q(reg_r7_frame_col_Z[4]),
    .D(vdp_p1_data[4]),
    .CLK(w_video_clk),
    .CE(n1321_4),
    .RESET(n36_6) 
);
  DFFRE reg_r7_frame_col_3_s0 (
    .Q(reg_r7_frame_col_Z[3]),
    .D(vdp_p1_data[3]),
    .CLK(w_video_clk),
    .CE(n1321_4),
    .RESET(n36_6) 
);
  DFFRE reg_r7_frame_col_2_s0 (
    .Q(reg_r7_frame_col_Z[2]),
    .D(vdp_p1_data[2]),
    .CLK(w_video_clk),
    .CE(n1321_4),
    .RESET(n36_6) 
);
  DFFRE reg_r7_frame_col_1_s0 (
    .Q(reg_r7_frame_col_Z[1]),
    .D(vdp_p1_data[1]),
    .CLK(w_video_clk),
    .CE(n1321_4),
    .RESET(n36_6) 
);
  DFFRE reg_r7_frame_col_0_s0 (
    .Q(reg_r7_frame_col_Z[0]),
    .D(vdp_p1_data[0]),
    .CLK(w_video_clk),
    .CE(n1321_4),
    .RESET(n36_6) 
);
  DFFRE reg_r8_sp_off_s0 (
    .Q(reg_r8_sp_off_Z),
    .D(vdp_p1_data[1]),
    .CLK(w_video_clk),
    .CE(n1319_4),
    .RESET(n36_6) 
);
  DFFRE reg_r8_col0_on_s0 (
    .Q(reg_r8_col0_on_Z),
    .D(vdp_p1_data[5]),
    .CLK(w_video_clk),
    .CE(n1319_4),
    .RESET(n36_6) 
);
  DFFRE reg_r9_pal_mode_s0 (
    .Q(reg_r9_pal_mode_Z),
    .D(vdp_p1_data[1]),
    .CLK(w_video_clk),
    .CE(n1315_4),
    .RESET(n36_6) 
);
  DFFRE ff_r9_2page_mode_s0 (
    .Q(ff_r9_2page_mode),
    .D(vdp_p1_data[2]),
    .CLK(w_video_clk),
    .CE(n1315_4),
    .RESET(n36_6) 
);
  DFFRE reg_r9_interlace_mode_s0 (
    .Q(reg_r9_interlace_mode_Z),
    .D(vdp_p1_data[3]),
    .CLK(w_video_clk),
    .CE(n1315_4),
    .RESET(n36_6) 
);
  DFFRE reg_r9_y_dots_s0 (
    .Q(reg_r9_y_dots_Z),
    .D(vdp_p1_data[7]),
    .CLK(w_video_clk),
    .CE(n1315_4),
    .RESET(n36_6) 
);
  DFFRE reg_r10r3_color_10_s0 (
    .Q(reg_r10r3_color_Z[10]),
    .D(vdp_p1_data[2]),
    .CLK(w_video_clk),
    .CE(n1304_4),
    .RESET(n36_6) 
);
  DFFRE reg_r10r3_color_9_s0 (
    .Q(reg_r10r3_color_Z[9]),
    .D(vdp_p1_data[1]),
    .CLK(w_video_clk),
    .CE(n1304_4),
    .RESET(n36_6) 
);
  DFFRE reg_r10r3_color_8_s0 (
    .Q(reg_r10r3_color_Z[8]),
    .D(vdp_p1_data[0]),
    .CLK(w_video_clk),
    .CE(n1304_4),
    .RESET(n36_6) 
);
  DFFRE reg_r10r3_color_7_s0 (
    .Q(reg_r10r3_color_Z[7]),
    .D(vdp_p1_data[7]),
    .CLK(w_video_clk),
    .CE(n1307_4),
    .RESET(n36_6) 
);
  DFFRE reg_r10r3_color_6_s0 (
    .Q(reg_r10r3_color_Z[6]),
    .D(vdp_p1_data[6]),
    .CLK(w_video_clk),
    .CE(n1307_4),
    .RESET(n36_6) 
);
  DFFRE reg_r10r3_color_5_s0 (
    .Q(reg_r10r3_color_Z[5]),
    .D(vdp_p1_data[5]),
    .CLK(w_video_clk),
    .CE(n1307_4),
    .RESET(n36_6) 
);
  DFFRE reg_r10r3_color_4_s0 (
    .Q(reg_r10r3_color_Z[4]),
    .D(vdp_p1_data[4]),
    .CLK(w_video_clk),
    .CE(n1307_4),
    .RESET(n36_6) 
);
  DFFRE reg_r10r3_color_3_s0 (
    .Q(reg_r10r3_color_Z[3]),
    .D(vdp_p1_data[3]),
    .CLK(w_video_clk),
    .CE(n1307_4),
    .RESET(n36_6) 
);
  DFFRE reg_r10r3_color_2_s0 (
    .Q(reg_r10r3_color_Z[2]),
    .D(vdp_p1_data[2]),
    .CLK(w_video_clk),
    .CE(n1307_4),
    .RESET(n36_6) 
);
  DFFRE reg_r10r3_color_1_s0 (
    .Q(reg_r10r3_color_Z[1]),
    .D(vdp_p1_data[1]),
    .CLK(w_video_clk),
    .CE(n1307_4),
    .RESET(n36_6) 
);
  DFFRE reg_r10r3_color_0_s0 (
    .Q(reg_r10r3_color_Z[0]),
    .D(vdp_p1_data[0]),
    .CLK(w_video_clk),
    .CE(n1307_4),
    .RESET(n36_6) 
);
  DFFRE reg_r11r5_sp_atr_addr_9_s0 (
    .Q(reg_r11r5_sp_atr_addr_Z[9]),
    .D(vdp_p1_data[1]),
    .CLK(w_video_clk),
    .CE(n1294_4),
    .RESET(n36_6) 
);
  DFFRE reg_r11r5_sp_atr_addr_8_s0 (
    .Q(reg_r11r5_sp_atr_addr_Z[8]),
    .D(vdp_p1_data[0]),
    .CLK(w_video_clk),
    .CE(n1294_4),
    .RESET(n36_6) 
);
  DFFRE reg_r11r5_sp_atr_addr_7_s0 (
    .Q(reg_r11r5_sp_atr_addr_Z[7]),
    .D(vdp_p1_data[7]),
    .CLK(w_video_clk),
    .CE(n1296_4),
    .RESET(n36_6) 
);
  DFFRE reg_r11r5_sp_atr_addr_6_s0 (
    .Q(reg_r11r5_sp_atr_addr_Z[6]),
    .D(vdp_p1_data[6]),
    .CLK(w_video_clk),
    .CE(n1296_4),
    .RESET(n36_6) 
);
  DFFRE reg_r11r5_sp_atr_addr_5_s0 (
    .Q(reg_r11r5_sp_atr_addr_Z[5]),
    .D(vdp_p1_data[5]),
    .CLK(w_video_clk),
    .CE(n1296_4),
    .RESET(n36_6) 
);
  DFFRE reg_r11r5_sp_atr_addr_4_s0 (
    .Q(reg_r11r5_sp_atr_addr_Z[4]),
    .D(vdp_p1_data[4]),
    .CLK(w_video_clk),
    .CE(n1296_4),
    .RESET(n36_6) 
);
  DFFRE reg_r11r5_sp_atr_addr_3_s0 (
    .Q(reg_r11r5_sp_atr_addr_Z[3]),
    .D(vdp_p1_data[3]),
    .CLK(w_video_clk),
    .CE(n1296_4),
    .RESET(n36_6) 
);
  DFFRE reg_r11r5_sp_atr_addr_2_s0 (
    .Q(reg_r11r5_sp_atr_addr_Z[2]),
    .D(vdp_p1_data[2]),
    .CLK(w_video_clk),
    .CE(n1296_4),
    .RESET(n36_6) 
);
  DFFRE reg_r11r5_sp_atr_addr_1_s0 (
    .Q(reg_r11r5_sp_atr_addr_Z[1]),
    .D(vdp_p1_data[1]),
    .CLK(w_video_clk),
    .CE(n1296_4),
    .RESET(n36_6) 
);
  DFFRE reg_r11r5_sp_atr_addr_0_s0 (
    .Q(reg_r11r5_sp_atr_addr_Z[0]),
    .D(vdp_p1_data[0]),
    .CLK(w_video_clk),
    .CE(n1296_4),
    .RESET(n36_6) 
);
  DFFRE vdp_r15_status_reg_num_3_s0 (
    .Q(vdp_r15_status_reg_num[3]),
    .D(vdp_p1_data[3]),
    .CLK(w_video_clk),
    .CE(n1274_4),
    .RESET(n36_6) 
);
  DFFRE vdp_r15_status_reg_num_2_s0 (
    .Q(vdp_r15_status_reg_num[2]),
    .D(vdp_p1_data[2]),
    .CLK(w_video_clk),
    .CE(n1274_4),
    .RESET(n36_6) 
);
  DFFRE vdp_r15_status_reg_num_1_s0 (
    .Q(vdp_r15_status_reg_num[1]),
    .D(vdp_p1_data[1]),
    .CLK(w_video_clk),
    .CE(n1274_4),
    .RESET(n36_6) 
);
  DFFRE vdp_r15_status_reg_num_0_s0 (
    .Q(vdp_r15_status_reg_num[0]),
    .D(vdp_p1_data[0]),
    .CLK(w_video_clk),
    .CE(n1274_4),
    .RESET(n36_6) 
);
  DFFRE vdp_r16_pal_num_3_s0 (
    .Q(vdp_r16_pal_num[3]),
    .D(n993_3),
    .CLK(w_video_clk),
    .CE(vdp_r16_pal_num_3_8),
    .RESET(n36_6) 
);
  DFFRE vdp_r16_pal_num_2_s0 (
    .Q(vdp_r16_pal_num[2]),
    .D(n994_3),
    .CLK(w_video_clk),
    .CE(vdp_r16_pal_num_3_8),
    .RESET(n36_6) 
);
  DFFRE vdp_r16_pal_num_1_s0 (
    .Q(vdp_r16_pal_num[1]),
    .D(n995_3),
    .CLK(w_video_clk),
    .CE(vdp_r16_pal_num_3_8),
    .RESET(n36_6) 
);
  DFFRE vdp_r16_pal_num_0_s0 (
    .Q(vdp_r16_pal_num[0]),
    .D(n996_5),
    .CLK(w_video_clk),
    .CE(vdp_r16_pal_num_3_8),
    .RESET(n36_6) 
);
  DFFRE vdp_r17_reg_num_5_s0 (
    .Q(vdp_r17_reg_num[5]),
    .D(n972_3),
    .CLK(w_video_clk),
    .CE(vdp_r17_reg_num_5_8),
    .RESET(n36_6) 
);
  DFFRE vdp_r17_reg_num_4_s0 (
    .Q(vdp_r17_reg_num[4]),
    .D(n973_3),
    .CLK(w_video_clk),
    .CE(vdp_r17_reg_num_5_8),
    .RESET(n36_6) 
);
  DFFRE vdp_r17_reg_num_3_s0 (
    .Q(vdp_r17_reg_num[3]),
    .D(n974_3),
    .CLK(w_video_clk),
    .CE(vdp_r17_reg_num_5_8),
    .RESET(n36_6) 
);
  DFFRE vdp_r17_reg_num_2_s0 (
    .Q(vdp_r17_reg_num[2]),
    .D(n975_3),
    .CLK(w_video_clk),
    .CE(vdp_r17_reg_num_5_8),
    .RESET(n36_6) 
);
  DFFRE vdp_r17_reg_num_1_s0 (
    .Q(vdp_r17_reg_num[1]),
    .D(n976_3),
    .CLK(w_video_clk),
    .CE(vdp_r17_reg_num_5_8),
    .RESET(n36_6) 
);
  DFFRE vdp_r17_reg_num_0_s0 (
    .Q(vdp_r17_reg_num[0]),
    .D(n977_6),
    .CLK(w_video_clk),
    .CE(vdp_r17_reg_num_5_8),
    .RESET(n36_6) 
);
  DFFRE vdp_r17_inc_reg_num_s0 (
    .Q(vdp_r17_inc_reg_num),
    .D(n1273_8),
    .CLK(w_video_clk),
    .CE(n1273_5),
    .RESET(n36_6) 
);
  DFFRE reg_r18_vert_3_s0 (
    .Q(reg_r18_adj[7]),
    .D(vdp_p1_data[7]),
    .CLK(w_video_clk),
    .CE(n1265_4),
    .RESET(n36_6) 
);
  DFFRE reg_r18_vert_2_s0 (
    .Q(reg_r18_adj[6]),
    .D(vdp_p1_data[6]),
    .CLK(w_video_clk),
    .CE(n1265_4),
    .RESET(n36_6) 
);
  DFFRE reg_r18_vert_1_s0 (
    .Q(reg_r18_adj[5]),
    .D(vdp_p1_data[5]),
    .CLK(w_video_clk),
    .CE(n1265_4),
    .RESET(n36_6) 
);
  DFFRE reg_r18_vert_0_s0 (
    .Q(reg_r18_adj[4]),
    .D(vdp_p1_data[4]),
    .CLK(w_video_clk),
    .CE(n1265_4),
    .RESET(n36_6) 
);
  DFFRE reg_r18_horz_3_s0 (
    .Q(reg_r18_adj[3]),
    .D(vdp_p1_data[3]),
    .CLK(w_video_clk),
    .CE(n1265_4),
    .RESET(n36_6) 
);
  DFFRE reg_r18_horz_2_s0 (
    .Q(reg_r18_adj[2]),
    .D(vdp_p1_data[2]),
    .CLK(w_video_clk),
    .CE(n1265_4),
    .RESET(n36_6) 
);
  DFFRE reg_r18_horz_1_s0 (
    .Q(reg_r18_adj[1]),
    .D(vdp_p1_data[1]),
    .CLK(w_video_clk),
    .CE(n1265_4),
    .RESET(n36_6) 
);
  DFFRE reg_r18_horz_0_s0 (
    .Q(reg_r18_adj[0]),
    .D(vdp_p1_data[0]),
    .CLK(w_video_clk),
    .CE(n1265_4),
    .RESET(n36_6) 
);
  DFFRE reg_r23_vstart_line_7_s0 (
    .Q(reg_r23_vstart_line_Z[7]),
    .D(vdp_p1_data[7]),
    .CLK(w_video_clk),
    .CE(n1249_4),
    .RESET(n36_6) 
);
  DFFRE reg_r23_vstart_line_6_s0 (
    .Q(reg_r23_vstart_line_Z[6]),
    .D(vdp_p1_data[6]),
    .CLK(w_video_clk),
    .CE(n1249_4),
    .RESET(n36_6) 
);
  DFFRE reg_r23_vstart_line_5_s0 (
    .Q(reg_r23_vstart_line_Z[5]),
    .D(vdp_p1_data[5]),
    .CLK(w_video_clk),
    .CE(n1249_4),
    .RESET(n36_6) 
);
  DFFRE reg_r23_vstart_line_4_s0 (
    .Q(reg_r23_vstart_line_Z[4]),
    .D(vdp_p1_data[4]),
    .CLK(w_video_clk),
    .CE(n1249_4),
    .RESET(n36_6) 
);
  DFFRE reg_r23_vstart_line_3_s0 (
    .Q(reg_r23_vstart_line_Z[3]),
    .D(vdp_p1_data[3]),
    .CLK(w_video_clk),
    .CE(n1249_4),
    .RESET(n36_6) 
);
  DFFRE reg_r23_vstart_line_2_s0 (
    .Q(reg_r23_vstart_line_Z[2]),
    .D(vdp_p1_data[2]),
    .CLK(w_video_clk),
    .CE(n1249_4),
    .RESET(n36_6) 
);
  DFFRE reg_r23_vstart_line_1_s0 (
    .Q(reg_r23_vstart_line_Z[1]),
    .D(vdp_p1_data[1]),
    .CLK(w_video_clk),
    .CE(n1249_4),
    .RESET(n36_6) 
);
  DFFRE reg_r23_vstart_line_0_s0 (
    .Q(reg_r23_vstart_line_Z[0]),
    .D(vdp_p1_data[0]),
    .CLK(w_video_clk),
    .CE(n1249_4),
    .RESET(n36_6) 
);
  DFFRE reg_r25_cmd_s0 (
    .Q(reg_r25_cmd_Z),
    .D(vdp_p1_data[6]),
    .CLK(w_video_clk),
    .CE(n1244_4),
    .RESET(n36_6) 
);
  DFFRE reg_r25_yae_s0 (
    .Q(reg_r25_yae_Z),
    .D(vdp_p1_data[4]),
    .CLK(w_video_clk),
    .CE(n1244_4),
    .RESET(n36_6) 
);
  DFFRE reg_r25_yjk_s0 (
    .Q(reg_r25_yjk_Z),
    .D(vdp_p1_data[3]),
    .CLK(w_video_clk),
    .CE(n1244_4),
    .RESET(n36_6) 
);
  DFFRE reg_r25_msk_s0 (
    .Q(reg_r25_msk_Z),
    .D(vdp_p1_data[1]),
    .CLK(w_video_clk),
    .CE(n1244_4),
    .RESET(n36_6) 
);
  DFFRE ff_r25_sp2_s0 (
    .Q(ff_r25_sp2),
    .D(vdp_p1_data[0]),
    .CLK(w_video_clk),
    .CE(n1244_4),
    .RESET(n36_6) 
);
  DFFRE ff_r26_h_scroll_8_s0 (
    .Q(ff_r26_h_scroll[8]),
    .D(vdp_p1_data[5]),
    .CLK(w_video_clk),
    .CE(n1238_4),
    .RESET(n36_6) 
);
  DFFRE ff_r26_h_scroll_7_s0 (
    .Q(ff_r26_h_scroll[7]),
    .D(vdp_p1_data[4]),
    .CLK(w_video_clk),
    .CE(n1238_4),
    .RESET(n36_6) 
);
  DFFRE ff_r26_h_scroll_6_s0 (
    .Q(ff_r26_h_scroll[6]),
    .D(vdp_p1_data[3]),
    .CLK(w_video_clk),
    .CE(n1238_4),
    .RESET(n36_6) 
);
  DFFRE ff_r26_h_scroll_5_s0 (
    .Q(ff_r26_h_scroll[5]),
    .D(vdp_p1_data[2]),
    .CLK(w_video_clk),
    .CE(n1238_4),
    .RESET(n36_6) 
);
  DFFRE ff_r26_h_scroll_4_s0 (
    .Q(ff_r26_h_scroll[4]),
    .D(vdp_p1_data[1]),
    .CLK(w_video_clk),
    .CE(n1238_4),
    .RESET(n36_6) 
);
  DFFRE ff_r26_h_scroll_3_s0 (
    .Q(ff_r26_h_scroll[3]),
    .D(vdp_p1_data[0]),
    .CLK(w_video_clk),
    .CE(n1238_4),
    .RESET(n36_6) 
);
  DFFRE reg_r27_h_scroll_2_s0 (
    .Q(reg_r27_h_scroll_Z[2]),
    .D(vdp_p1_data[2]),
    .CLK(w_video_clk),
    .CE(n1235_4),
    .RESET(n36_6) 
);
  DFFRE reg_r27_h_scroll_1_s0 (
    .Q(reg_r27_h_scroll_Z[1]),
    .D(vdp_p1_data[1]),
    .CLK(w_video_clk),
    .CE(n1235_4),
    .RESET(n36_6) 
);
  DFFRE reg_r27_h_scroll_0_s0 (
    .Q(reg_r27_h_scroll_Z[0]),
    .D(vdp_p1_data[0]),
    .CLK(w_video_clk),
    .CE(n1235_4),
    .RESET(n36_6) 
);
  DFFRE vdp_cmd_reg_num_3_s0 (
    .Q(w_vdpcmd_reg_num[3]),
    .D(vdp_reg_ptr[3]),
    .CLK(w_video_clk),
    .CE(n2921_4),
    .RESET(n36_6) 
);
  DFFRE vdp_cmd_reg_num_2_s0 (
    .Q(w_vdpcmd_reg_num[2]),
    .D(vdp_reg_ptr[2]),
    .CLK(w_video_clk),
    .CE(n2921_4),
    .RESET(n36_6) 
);
  DFFRE vdp_cmd_reg_num_1_s0 (
    .Q(w_vdpcmd_reg_num[1]),
    .D(vdp_reg_ptr[1]),
    .CLK(w_video_clk),
    .CE(n2921_4),
    .RESET(n36_6) 
);
  DFFRE vdp_cmd_reg_num_0_s0 (
    .Q(w_vdpcmd_reg_num[0]),
    .D(vdp_reg_ptr[0]),
    .CLK(w_video_clk),
    .CE(n2921_4),
    .RESET(n36_6) 
);
  DFFRE vdp_cmd_reg_data_7_s0 (
    .Q(w_vdpcmd_reg_data[7]),
    .D(vdp_p1_data[7]),
    .CLK(w_video_clk),
    .CE(n2921_4),
    .RESET(n36_6) 
);
  DFFRE vdp_cmd_reg_data_6_s0 (
    .Q(w_vdpcmd_reg_data[6]),
    .D(vdp_p1_data[6]),
    .CLK(w_video_clk),
    .CE(n2921_4),
    .RESET(n36_6) 
);
  DFFRE vdp_cmd_reg_data_5_s0 (
    .Q(w_vdpcmd_reg_data[5]),
    .D(vdp_p1_data[5]),
    .CLK(w_video_clk),
    .CE(n2921_4),
    .RESET(n36_6) 
);
  DFFRE vdp_cmd_reg_data_4_s0 (
    .Q(w_vdpcmd_reg_data[4]),
    .D(vdp_p1_data[4]),
    .CLK(w_video_clk),
    .CE(n2921_4),
    .RESET(n36_6) 
);
  DFFRE vdp_cmd_reg_data_3_s0 (
    .Q(w_vdpcmd_reg_data[3]),
    .D(vdp_p1_data[3]),
    .CLK(w_video_clk),
    .CE(n2921_4),
    .RESET(n36_6) 
);
  DFFRE vdp_cmd_reg_data_2_s0 (
    .Q(w_vdpcmd_reg_data[2]),
    .D(vdp_p1_data[2]),
    .CLK(w_video_clk),
    .CE(n2921_4),
    .RESET(n36_6) 
);
  DFFRE vdp_cmd_reg_data_1_s0 (
    .Q(w_vdpcmd_reg_data[1]),
    .D(vdp_p1_data[1]),
    .CLK(w_video_clk),
    .CE(n2921_4),
    .RESET(n36_6) 
);
  DFFRE vdp_cmd_reg_data_0_s0 (
    .Q(w_vdpcmd_reg_data[0]),
    .D(vdp_p1_data[0]),
    .CLK(w_video_clk),
    .CE(n2921_4),
    .RESET(n36_6) 
);
  DFFRE vdp_cmd_reg_wr_req_s0 (
    .Q(w_vdpcmd_reg_write_req),
    .D(n1371_12),
    .CLK(w_video_clk),
    .CE(n2921_4),
    .RESET(n36_6) 
);
  DFFRE vdp_cmd_tr_clr_req_s0 (
    .Q(w_vdpcmd_tr_clr_req),
    .D(n1167_10),
    .CLK(w_video_clk),
    .CE(n2563_3),
    .RESET(n36_6) 
);
  DFFRE ff_palette_data_r_2_s0 (
    .Q(w_palette_wdata_r[4]),
    .D(w_bus_wdata[6]),
    .CLK(w_video_clk),
    .CE(n1189_4),
    .RESET(n36_6) 
);
  DFFRE ff_palette_data_r_1_s0 (
    .Q(w_palette_wdata_r[3]),
    .D(w_bus_wdata[5]),
    .CLK(w_video_clk),
    .CE(n1189_4),
    .RESET(n36_6) 
);
  DFFRE ff_palette_data_r_0_s0 (
    .Q(w_palette_wdata_r[2]),
    .D(w_bus_wdata[4]),
    .CLK(w_video_clk),
    .CE(n1189_4),
    .RESET(n36_6) 
);
  DFFRE ff_palette_data_b_2_s0 (
    .Q(w_palette_wdata_b[4]),
    .D(w_bus_wdata[2]),
    .CLK(w_video_clk),
    .CE(n1189_4),
    .RESET(n36_6) 
);
  DFFRE ff_palette_data_b_1_s0 (
    .Q(w_palette_wdata_b[3]),
    .D(w_bus_wdata[1]),
    .CLK(w_video_clk),
    .CE(n1189_4),
    .RESET(n36_6) 
);
  DFFRE ff_palette_data_b_0_s0 (
    .Q(w_palette_wdata_b[2]),
    .D(w_bus_wdata[0]),
    .CLK(w_video_clk),
    .CE(n1189_4),
    .RESET(n36_6) 
);
  DFFRE ff_palette_data_g_2_s0 (
    .Q(w_palette_wdata_g[4]),
    .D(w_bus_wdata[2]),
    .CLK(w_video_clk),
    .CE(n1196_4),
    .RESET(n36_6) 
);
  DFFRE ff_palette_data_g_1_s0 (
    .Q(w_palette_wdata_g[3]),
    .D(w_bus_wdata[1]),
    .CLK(w_video_clk),
    .CE(n1196_4),
    .RESET(n36_6) 
);
  DFFRE ff_palette_data_g_0_s0 (
    .Q(w_palette_wdata_g[2]),
    .D(w_bus_wdata[0]),
    .CLK(w_video_clk),
    .CE(n1196_4),
    .RESET(n36_6) 
);
  DFFRE ff_palette_wr_req_s0 (
    .Q(ff_palette_wr_req),
    .D(n1203_11),
    .CLK(w_video_clk),
    .CE(n1196_4),
    .RESET(n36_6) 
);
  DFFRE ff_palette_address_3_s0 (
    .Q(w_palette_wr_address[3]),
    .D(vdp_r16_pal_num[3]),
    .CLK(w_video_clk),
    .CE(n1196_4),
    .RESET(n36_6) 
);
  DFFRE ff_palette_address_2_s0 (
    .Q(w_palette_wr_address[2]),
    .D(vdp_r16_pal_num[2]),
    .CLK(w_video_clk),
    .CE(n1196_4),
    .RESET(n36_6) 
);
  DFFRE ff_palette_address_1_s0 (
    .Q(w_palette_wr_address[1]),
    .D(vdp_r16_pal_num[1]),
    .CLK(w_video_clk),
    .CE(n1196_4),
    .RESET(n36_6) 
);
  DFFRE ff_palette_address_0_s0 (
    .Q(w_palette_wr_address[0]),
    .D(vdp_r16_pal_num[0]),
    .CLK(w_video_clk),
    .CE(n1196_4),
    .RESET(n36_6) 
);
  DFFRE ff_rdata_en_s0 (
    .Q(ff_rdata_en),
    .D(VCC),
    .CLK(w_video_clk),
    .CE(w_read),
    .RESET(n2034_4) 
);
  DFFRE ff_rdata_en1_s1 (
    .Q(ff_rdata_en1),
    .D(ff_rdata_en),
    .CLK(w_video_clk),
    .CE(ff_rdata_en1_8),
    .RESET(n36_6) 
);
defparam ff_rdata_en1_s1.INIT=1'b0;
  DFFRE vdp_vram_rd_req_s1 (
    .Q(w_vram_rd_req),
    .D(n915_10),
    .CLK(w_video_clk),
    .CE(vdp_vram_rd_req_5),
    .RESET(n36_6) 
);
defparam vdp_vram_rd_req_s1.INIT=1'b0;
  DFFSE vdp_p1_is_1st_byte_s1 (
    .Q(vdp_p1_is_1st_byte),
    .D(n1164_10),
    .CLK(w_video_clk),
    .CE(vdp_p1_is_1st_byte_10),
    .SET(n36_6) 
);
  DFFR vdp_vram_addr_set_req_s5 (
    .Q(w_vram_addr_set_req),
    .D(n914_15),
    .CLK(w_video_clk),
    .RESET(n36_6) 
);
defparam vdp_vram_addr_set_req_s5.INIT=1'b0;
  DFFR ff_palette_wr_ack_s2 (
    .Q(ff_palette_wr_ack),
    .D(n1203_8),
    .CLK(w_video_clk),
    .RESET(n36_6) 
);
defparam ff_palette_wr_ack_s2.INIT=1'b0;
  INV n1273_s4 (
    .O(n1273_8),
    .I(vdp_p1_data[7]) 
);
  INV n1234_s7 (
    .O(n1234_13),
    .I(w_vram_write_ack) 
);
  INV n1203_s6 (
    .O(n1203_11),
    .I(ff_palette_wr_ack) 
);
  INV n1371_s6 (
    .O(n1371_12),
    .I(w_vdpcmd_reg_write_ack) 
);
  INV n1167_s5 (
    .O(n1167_10),
    .I(w_vdpcmd_tr_clr_ack) 
);
  VCC VCC_cZ (
    .V(VCC)
);
  GND GND_cZ (
    .G(GND)
);
endmodule /* vdp_register */
module vdp_command (
  w_video_clk,
  n36_6,
  n918_10,
  w_vdp_enable,
  w_vdp_mode_is_highres,
  n2271_4,
  n228_4,
  slot_reset_n_d,
  reg_r25_cmd_Z,
  n576_15,
  w_vdpcmd_tr_clr_req,
  w_vdpcmd_reg_write_req,
  w_vdpcmd_vram_read_ack,
  w_vdpcmd_vram_write_ack,
  n1371_11,
  n1167_7,
  n815_4,
  w_vdpcmd_reg_data,
  w_vdpcmd_vram_rdata,
  w_vdpcmd_reg_num,
  ff_pre_x_cnt_start1,
  reg_r0_disp_mode,
  reg_r1_disp_mode,
  n313_6,
  ff_state_0_14,
  n1786_7,
  ff_dx_tmp_9_14,
  n1968_7,
  w_vdpcmd_reg_write_ack,
  w_vdpcmd_tr_clr_ack,
  n3500_5,
  n2386_12,
  w_vdpcmd_vram_wdata,
  w_vdpcmd_vram_address,
  w_current_vdp_command_c
)
;
input w_video_clk;
input n36_6;
input n918_10;
input w_vdp_enable;
input w_vdp_mode_is_highres;
input n2271_4;
input n228_4;
input slot_reset_n_d;
input reg_r25_cmd_Z;
input n576_15;
input w_vdpcmd_tr_clr_req;
input w_vdpcmd_reg_write_req;
input w_vdpcmd_vram_read_ack;
input w_vdpcmd_vram_write_ack;
input n1371_11;
input n1167_7;
input n815_4;
input [7:0] w_vdpcmd_reg_data;
input [7:0] w_vdpcmd_vram_rdata;
input [3:0] w_vdpcmd_reg_num;
input [5:5] ff_pre_x_cnt_start1;
input [3:1] reg_r0_disp_mode;
input [1:0] reg_r1_disp_mode;
output n313_6;
output ff_state_0_14;
output n1786_7;
output ff_dx_tmp_9_14;
output n1968_7;
output w_vdpcmd_reg_write_ack;
output w_vdpcmd_tr_clr_ack;
output n3500_5;
output n2386_12;
output [7:0] w_vdpcmd_vram_wdata;
output [16:0] w_vdpcmd_vram_address;
output [7:4] w_current_vdp_command_c;
wire n1331_21;
wire n305_6;
wire n305_7;
wire n306_6;
wire n306_7;
wire n172_3;
wire n173_3;
wire n174_3;
wire n175_3;
wire n176_3;
wire n177_3;
wire n178_3;
wire n179_3;
wire n180_3;
wire n190_3;
wire n215_3;
wire n216_3;
wire n217_3;
wire n218_3;
wire n246_3;
wire n311_3;
wire n312_3;
wire n313_3;
wire n314_3;
wire n1804_3;
wire n1805_3;
wire n1806_3;
wire n1807_3;
wire n1808_3;
wire n1809_3;
wire n1810_3;
wire n1811_3;
wire n1812_3;
wire n1967_3;
wire n1968_3;
wire n1969_3;
wire n1970_3;
wire n1971_3;
wire n1972_3;
wire n1973_3;
wire n1974_3;
wire n1975_3;
wire n1976_3;
wire n1978_3;
wire n1979_3;
wire n1980_3;
wire n1981_3;
wire n1982_3;
wire n1983_3;
wire n1527_33;
wire n1528_28;
wire n1529_28;
wire n1530_28;
wire n1531_28;
wire n1532_28;
wire n1533_28;
wire n1534_28;
wire n1535_32;
wire n1536_30;
wire n1537_30;
wire n1538_30;
wire n1539_30;
wire n1540_30;
wire n1541_30;
wire n1542_30;
wire n1543_32;
wire n1544_30;
wire n1545_30;
wire n1546_30;
wire n1547_30;
wire n1548_30;
wire n1549_30;
wire n1550_30;
wire n1551_30;
wire n1552_31;
wire n1553_40;
wire n1554_34;
wire n1555_30;
wire n1556_29;
wire n1557_29;
wire n1558_29;
wire n1559_29;
wire n1560_29;
wire n1561_29;
wire n1562_29;
wire n1563_30;
wire n1575_25;
wire n1576_25;
wire n1577_25;
wire n1578_25;
wire n1579_25;
wire n1580_25;
wire n1581_25;
wire n1582_25;
wire n1583_25;
wire n1584_23;
wire n1585_22;
wire n1586_22;
wire n1587_22;
wire n1588_22;
wire n1589_22;
wire n1590_22;
wire n1591_22;
wire n1592_22;
wire n1593_22;
wire n1594_22;
wire n1595_22;
wire n1596_22;
wire n1597_22;
wire n1598_22;
wire n1599_22;
wire n1600_22;
wire n1601_22;
wire n1602_22;
wire n2255_4;
wire n2278_4;
wire n2280_4;
wire n2298_4;
wire n2299_4;
wire n2317_4;
wire n2318_4;
wire ff_r34r35_sy_9_6;
wire ff_r34r35_sy_7_6;
wire ff_r42r43_ny_9_6;
wire ff_r42r43_ny_7_6;
wire ff_r46_cmr_7_5;
wire ff_vdpcmd_start_6;
wire ff_s2_ce_8;
wire \vdp_command_processor.ff_initializing_7 ;
wire ff_s2_tr_6;
wire ff_r38r39_dy_9_8;
wire ff_r38r39_dy_7_8;
wire ff_s8s9_sx_tmp_9_10;
wire ff_dx_tmp_9_10;
wire ff_nx_tmp_9_10;
wire ff_vram_wdata_7_8;
wire ff_state_3_10;
wire ff_state_0_12;
wire ff_state_2_12;
wire n1788_16;
wire n1574_29;
wire n1518_27;
wire n1790_12;
wire n1789_11;
wire n1787_11;
wire n1786_6;
wire n318_7;
wire n316_7;
wire n1646_8;
wire n225_6;
wire ff_r44_clr_7_10;
wire ff_r44_clr_3_10;
wire ff_r44_clr_1_10;
wire n3494_4;
wire n190_5;
wire n311_5;
wire n312_4;
wire n313_4;
wire n313_5;
wire n314_4;
wire n1804_4;
wire n1805_4;
wire n1808_4;
wire n1811_4;
wire n1967_4;
wire n1967_5;
wire n1968_5;
wire n1969_4;
wire n1970_4;
wire n1971_4;
wire n1972_4;
wire n1973_4;
wire n1974_4;
wire n1975_4;
wire n1976_4;
wire n1976_5;
wire n1977_4;
wire n1977_5;
wire n1978_4;
wire n1978_5;
wire n1979_4;
wire n1979_5;
wire n1980_4;
wire n1980_5;
wire n1981_4;
wire n1981_5;
wire n1982_4;
wire n1982_5;
wire n1983_4;
wire n1983_5;
wire n1527_35;
wire n1531_29;
wire n1535_33;
wire n1535_34;
wire n1535_35;
wire n1535_36;
wire n1536_31;
wire n1536_32;
wire n1536_33;
wire n1536_34;
wire n1537_31;
wire n1537_32;
wire n1537_34;
wire n1538_31;
wire n1538_32;
wire n1538_34;
wire n1539_31;
wire n1539_33;
wire n1540_31;
wire n1540_32;
wire n1540_33;
wire n1541_31;
wire n1541_32;
wire n1541_33;
wire n1542_31;
wire n1542_32;
wire n1543_33;
wire n1543_34;
wire n1544_31;
wire n1544_32;
wire n1544_33;
wire n1544_34;
wire n1545_31;
wire n1545_32;
wire n1546_31;
wire n1547_31;
wire n1547_32;
wire n1548_31;
wire n1549_31;
wire n1549_32;
wire n1550_31;
wire n1551_31;
wire n1551_32;
wire n1552_32;
wire n1554_35;
wire n1555_32;
wire n1556_30;
wire n1556_31;
wire n1557_30;
wire n1557_31;
wire n1558_31;
wire n1559_30;
wire n1559_31;
wire n1560_30;
wire n1560_31;
wire n1561_31;
wire n1562_30;
wire n1562_31;
wire n1563_31;
wire n1563_32;
wire n1575_26;
wire n1576_26;
wire n1577_26;
wire n1578_26;
wire n1579_26;
wire n1580_26;
wire n1581_26;
wire n1582_26;
wire n1583_26;
wire n2255_5;
wire ff_vram_wr_req_7;
wire ff_vram_wr_req_8;
wire ff_vram_wr_req_9;
wire ff_r34r35_sy_9_7;
wire ff_r34r35_sy_9_8;
wire ff_r34r35_sy_7_7;
wire ff_r42r43_ny_9_7;
wire ff_r46_cmr_7_8;
wire ff_vdpcmd_start_7;
wire ff_r38r39_dy_9_10;
wire ff_r38r39_dy_9_11;
wire ff_s8s9_sx_tmp_10_11;
wire ff_s8s9_sx_tmp_10_12;
wire ff_s8s9_sx_tmp_9_12;
wire ff_dx_tmp_9_11;
wire ff_nx_tmp_9_11;
wire ff_nx_tmp_9_12;
wire ff_vram_wdata_7_10;
wire ff_state_1_13;
wire ff_state_0_13;
wire n1788_17;
wire n1788_18;
wire n1574_30;
wire n1790_13;
wire n1790_14;
wire n1789_12;
wire n1789_13;
wire n1787_13;
wire n1787_15;
wire n317_8;
wire n1646_9;
wire n192_8;
wire ff_r44_clr_7_11;
wire ff_r44_clr_7_12;
wire ff_r44_clr_7_13;
wire ff_r44_clr_3_11;
wire n190_6;
wire n190_7;
wire n311_6;
wire n1806_5;
wire n1967_6;
wire n1976_6;
wire n1983_6;
wire n1527_36;
wire n1527_37;
wire n1535_37;
wire n1535_38;
wire n1535_39;
wire n1535_41;
wire n1535_42;
wire n1535_43;
wire n1535_44;
wire n1535_45;
wire n1535_47;
wire n1536_35;
wire n1536_36;
wire n1536_38;
wire n1536_39;
wire n1536_40;
wire n1536_41;
wire n1536_42;
wire n1536_43;
wire n1536_44;
wire n1537_35;
wire n1537_36;
wire n1537_37;
wire n1537_38;
wire n1537_39;
wire n1537_40;
wire n1538_35;
wire n1538_36;
wire n1538_37;
wire n1539_34;
wire n1539_35;
wire n1540_34;
wire n1541_34;
wire n1541_35;
wire n1542_33;
wire n1543_35;
wire n1543_36;
wire n1543_37;
wire n1544_35;
wire n1544_36;
wire n1545_33;
wire n1547_33;
wire n1547_34;
wire n1548_33;
wire n1548_34;
wire n1555_33;
wire n1555_34;
wire n1556_32;
wire n1556_33;
wire n1557_32;
wire n1557_33;
wire n1558_32;
wire n1558_33;
wire n1559_32;
wire n1559_33;
wire n1560_32;
wire n1560_33;
wire n1561_32;
wire n1561_33;
wire n1562_32;
wire n1562_33;
wire n1563_33;
wire n2278_6;
wire ff_r34r35_sy_9_10;
wire ff_r42r43_ny_9_8;
wire ff_r46_cmr_7_9;
wire ff_s2_tr_9;
wire ff_r38r39_dy_9_13;
wire ff_r38r39_dy_9_14;
wire ff_s8s9_sx_tmp_10_13;
wire ff_s8s9_sx_tmp_10_14;
wire ff_dx_tmp_9_15;
wire ff_vram_wdata_7_11;
wire ff_vram_wdata_7_13;
wire n1788_19;
wire n1788_20;
wire n1788_21;
wire n1788_22;
wire n1790_15;
wire n1790_16;
wire n1790_17;
wire n1789_14;
wire n1789_15;
wire n1789_17;
wire n1789_18;
wire n1787_16;
wire n1787_18;
wire ff_r44_clr_7_14;
wire n1535_48;
wire n1535_49;
wire n1535_50;
wire n1535_52;
wire n1535_54;
wire n1535_55;
wire n1535_56;
wire n1535_57;
wire n1536_45;
wire n1536_47;
wire n1536_48;
wire n1536_49;
wire n1536_52;
wire n1536_53;
wire n1536_54;
wire n1537_41;
wire n1537_42;
wire n1538_38;
wire n1538_39;
wire n1539_36;
wire n1539_37;
wire n1540_35;
wire n1541_36;
wire n1542_34;
wire n1543_38;
wire ff_r34r35_sy_9_11;
wire ff_r34r35_sy_9_12;
wire ff_r34r35_sy_9_13;
wire ff_vram_wdata_7_14;
wire ff_vram_wdata_7_15;
wire ff_vram_wdata_7_16;
wire n1790_18;
wire n1790_21;
wire n1789_19;
wire n1789_20;
wire n1787_19;
wire ff_r44_clr_7_15;
wire n1535_58;
wire n1535_59;
wire n1536_57;
wire n1536_58;
wire n1536_59;
wire n1536_60;
wire n1536_61;
wire n1536_62;
wire n1536_63;
wire n1536_64;
wire n1538_40;
wire ff_r34r35_sy_9_14;
wire ff_r34r35_sy_9_15;
wire ff_r34r35_sy_9_17;
wire ff_r34r35_sy_9_18;
wire ff_r34r35_sy_9_19;
wire ff_r34r35_sy_9_21;
wire ff_s8s9_sx_tmp_10_16;
wire ff_vram_wdata_7_17;
wire ff_vram_wdata_7_18;
wire ff_vram_wdata_7_19;
wire ff_vram_wdata_7_20;
wire n1789_21;
wire n1536_65;
wire ff_r34r35_sy_9_22;
wire ff_r34r35_sy_9_23;
wire ff_r34r35_sy_9_24;
wire ff_r34r35_sy_9_25;
wire ff_r34r35_sy_9_26;
wire ff_r34r35_sy_9_27;
wire ff_vram_wdata_7_21;
wire ff_vram_wdata_7_22;
wire ff_vram_wdata_7_23;
wire ff_vram_wdata_7_24;
wire ff_vram_wdata_7_25;
wire ff_vram_wdata_7_26;
wire ff_vram_wdata_7_27;
wire n1536_67;
wire ff_r38r39_dy_9_17;
wire n2278_8;
wire n311_8;
wire ff_r38r39_dy_7_11;
wire ff_r46_cmr_7_11;
wire n1536_69;
wire n1535_62;
wire n1536_71;
wire n1535_64;
wire ff_r34r35_sy_9_29;
wire n1545_36;
wire n190_9;
wire n1536_73;
wire ff_state_1_18;
wire ff_r38r39_dy_9_19;
wire ff_dx_tmp_9_17;
wire ff_s8s9_sx_tmp_9_14;
wire n1790_23;
wire n1787_21;
wire n1536_75;
wire n1535_66;
wire n1533_31;
wire ff_r46_cmr_7_15;
wire ff_s8s9_sx_tmp_10_18;
wire ff_s2_tr_11;
wire ff_vram_wr_req_11;
wire n1810_6;
wire n1809_6;
wire n1807_6;
wire n1806_7;
wire n1790_25;
wire ff_vram_rd_req_9;
wire n1536_77;
wire n1535_68;
wire ff_r34r35_sy_9_31;
wire n1555_37;
wire n172_6;
wire n189_8;
wire n196_9;
wire n191_8;
wire n171_8;
wire n192_10;
wire ff_s8s9_sx_tmp_10_20;
wire ff_state_1_20;
wire ff_vram_wdata_7_31;
wire n1789_25;
wire n1787_23;
wire ff_nx_tmp_9_15;
wire ff_r38r39_dy_9_21;
wire ff_r34r35_sy_9_33;
wire ff_vram_wdata_7_33;
wire ff_dx_tmp_9_21;
wire n1535_70;
wire n1538_42;
wire n1537_44;
wire n315_9;
wire n317_10;
wire n1550_34;
wire n1548_36;
wire n1546_34;
wire n1539_39;
wire n2632_7;
wire n1561_35;
wire n1558_35;
wire n1555_39;
wire ff_state_1_22;
wire \vdp_command_processor.ff_initializing_10 ;
wire n1977_7;
wire \vdp_command_processor.ff_current_y_9_9 ;
wire n1527_41;
wire ff_r44_clr_1_16;
wire n1967_9;
wire n1787_25;
wire ff_state_1_24;
wire ff_s2_tr_13;
wire n2317_7;
wire n1778_8;
wire n1779_8;
wire n1780_8;
wire n1781_8;
wire n1782_8;
wire n1783_8;
wire n1784_8;
wire n1785_8;
wire n1852_5;
wire n1851_5;
wire n1850_5;
wire n1849_5;
wire n1848_5;
wire n1847_5;
wire n1846_5;
wire n1845_5;
wire n1844_5;
wire n1843_5;
wire n1833_6;
wire n1832_6;
wire n1831_6;
wire n1830_6;
wire n1829_6;
wire n1828_6;
wire n1827_6;
wire n1826_6;
wire n1825_6;
wire n1824_6;
wire n1813_6;
wire n3494_8;
wire n2298_7;
wire ff_r44_clr_1_18;
wire ff_r45_mm;
wire ff_r45_eq;
wire ff_r45_dix;
wire ff_r45_diy;
wire ff_vdpcmd_start;
wire ff_vram_wr_req;
wire w_vdpcmd_vram_read_req;
wire ff_s2_tr;
wire ff_s2_ce;
wire \vdp_command_processor.ff_initializing ;
wire n725_1;
wire n725_2;
wire n724_1;
wire n724_2;
wire n723_1;
wire n723_2;
wire n722_1;
wire n722_2;
wire n721_1;
wire n721_2;
wire n720_1;
wire n720_2;
wire n719_1;
wire n719_2;
wire n718_1;
wire n718_2;
wire n717_1;
wire n717_2;
wire n716_1;
wire n716_2;
wire n715_1;
wire n715_0_COUT;
wire n966_1;
wire n966_2;
wire n965_1;
wire n965_2;
wire n964_1;
wire n964_2;
wire n963_1;
wire n963_2;
wire n962_1;
wire n962_2;
wire n961_1;
wire n961_2;
wire n960_1;
wire n960_2;
wire n959_1;
wire n959_2;
wire n958_1;
wire n958_2;
wire n957_1;
wire n957_0_COUT;
wire n977_1;
wire n977_2;
wire n976_1;
wire n976_2;
wire n975_1;
wire n975_2;
wire n974_1;
wire n974_2;
wire n973_1;
wire n973_2;
wire n972_1;
wire n972_2;
wire n971_1;
wire n971_2;
wire n970_1;
wire n970_2;
wire n969_1;
wire n969_2;
wire n968_1;
wire n968_0_COUT;
wire n1150_1;
wire n1150_2;
wire n1149_1;
wire n1149_2;
wire n1148_1;
wire n1148_2;
wire n1147_1;
wire n1147_2;
wire n1146_1;
wire n1146_2;
wire n1145_1;
wire n1145_2;
wire n1144_1;
wire n1144_2;
wire n1143_1;
wire n1143_2;
wire n1142_1;
wire n1142_2;
wire n1141_1;
wire n1141_0_COUT;
wire n1419_1;
wire n1419_2;
wire n1418_1;
wire n1418_2;
wire n1417_1;
wire n1417_2;
wire n1416_1;
wire n1416_2;
wire n1415_1;
wire n1415_2;
wire n1414_1;
wire n1414_2;
wire n1413_1;
wire n1413_2;
wire n1412_1;
wire n1412_2;
wire n1411_1;
wire n1411_2;
wire n1410_1;
wire n1410_0_COUT;
wire n954_2;
wire n954_3;
wire n953_2;
wire n953_3;
wire n952_2;
wire n952_3;
wire n951_2;
wire n951_3;
wire n950_2;
wire n950_3;
wire n949_2;
wire n949_3;
wire n948_2;
wire n948_3;
wire n947_2;
wire n947_3;
wire n946_2;
wire n946_3;
wire n945_2;
wire n945_3;
wire n944_2;
wire n944_0_COUT;
wire n702_1_SUM;
wire n702_3;
wire n703_1_SUM;
wire n703_3;
wire n704_1_SUM;
wire n704_3;
wire n705_1_SUM;
wire n705_3;
wire n706_1_SUM;
wire n706_3;
wire n707_1_SUM;
wire n707_3;
wire n708_1_SUM;
wire n708_3;
wire n709_1_SUM;
wire n709_3;
wire n1225_1_SUM;
wire n1225_3;
wire n1226_1_SUM;
wire n1226_3;
wire n1227_1_SUM;
wire n1227_3;
wire n1228_1_SUM;
wire n1228_3;
wire n1229_1_SUM;
wire n1229_3;
wire n1230_1_SUM;
wire n1230_3;
wire n1231_1_SUM;
wire n1231_3;
wire n1232_1_SUM;
wire n1232_3;
wire n1233_1_SUM;
wire n1233_3;
wire n1234_1_SUM;
wire n1234_3;
wire n305_9;
wire n306_9;
wire n650_8;
wire n2386_13;
wire [3:0] ff_state;
wire [8:0] ff_r32r33_sx;
wire [9:0] ff_r34r35_sy;
wire [8:0] ff_r36r37_dx;
wire [9:0] ff_r38r39_dy;
wire [9:0] ff_r40r41_nx;
wire [9:0] ff_r42r43_ny;
wire [7:0] ff_r44_clr;
wire [7:4] w_current_vdp_command;
wire [3:0] ff_r46_cmr;
wire [10:0] ff_s8s9_sx_tmp;
wire [9:0] ff_dx_tmp;
wire [9:0] ff_nx_tmp;
wire [9:0] \vdp_command_processor.ff_nx_count ;
wire [10:0] \vdp_command_processor.ff_x_count_delta ;
wire [9:9] \vdp_command_processor.ff_y_count_delta ;
wire [7:3] \vdp_command_processor.ff_col_mask ;
wire [1:0] \vdp_command_processor.ff_read_x_low ;
wire [9:0] \vdp_command_processor.ff_current_y ;
wire [8:0] \vdp_command_processor.ff_current_x ;
wire [1:0] \vdp_command_processor.maxxmask ;
wire VCC;
wire GND;
  LUT4 n1331_s16 (
    .F(n1331_21),
    .I0(w_current_vdp_command[4]),
    .I1(w_current_vdp_command[5]),
    .I2(w_current_vdp_command[6]),
    .I3(w_current_vdp_command[7]) 
);
defparam n1331_s16.INIT=16'h040F;
  LUT3 n305_s6 (
    .F(n305_6),
    .I0(w_vdpcmd_vram_rdata[7]),
    .I1(w_vdpcmd_vram_rdata[5]),
    .I2(\vdp_command_processor.ff_read_x_low [0]) 
);
defparam n305_s6.INIT=8'hCA;
  LUT3 n305_s7 (
    .F(n305_7),
    .I0(w_vdpcmd_vram_rdata[3]),
    .I1(w_vdpcmd_vram_rdata[1]),
    .I2(\vdp_command_processor.ff_read_x_low [0]) 
);
defparam n305_s7.INIT=8'hCA;
  LUT3 n306_s6 (
    .F(n306_6),
    .I0(w_vdpcmd_vram_rdata[6]),
    .I1(w_vdpcmd_vram_rdata[4]),
    .I2(\vdp_command_processor.ff_read_x_low [0]) 
);
defparam n306_s6.INIT=8'hCA;
  LUT3 n306_s7 (
    .F(n306_7),
    .I0(w_vdpcmd_vram_rdata[2]),
    .I1(w_vdpcmd_vram_rdata[0]),
    .I2(\vdp_command_processor.ff_read_x_low [0]) 
);
defparam n306_s7.INIT=8'hCA;
  LUT4 n172_s0 (
    .F(n172_3),
    .I0(n191_8),
    .I1(ff_r40r41_nx[8]),
    .I2(ff_r40r41_nx[9]),
    .I3(n172_6) 
);
defparam n172_s0.INIT=16'hF888;
  LUT4 n173_s0 (
    .F(n173_3),
    .I0(n191_8),
    .I1(ff_r40r41_nx[7]),
    .I2(ff_r40r41_nx[8]),
    .I3(n172_6) 
);
defparam n173_s0.INIT=16'hF888;
  LUT4 n174_s0 (
    .F(n174_3),
    .I0(n191_8),
    .I1(ff_r40r41_nx[6]),
    .I2(ff_r40r41_nx[7]),
    .I3(n172_6) 
);
defparam n174_s0.INIT=16'hF888;
  LUT4 n175_s0 (
    .F(n175_3),
    .I0(n191_8),
    .I1(ff_r40r41_nx[5]),
    .I2(ff_r40r41_nx[6]),
    .I3(n172_6) 
);
defparam n175_s0.INIT=16'hF888;
  LUT4 n176_s0 (
    .F(n176_3),
    .I0(n191_8),
    .I1(ff_r40r41_nx[4]),
    .I2(ff_r40r41_nx[5]),
    .I3(n172_6) 
);
defparam n176_s0.INIT=16'hF888;
  LUT4 n177_s0 (
    .F(n177_3),
    .I0(n191_8),
    .I1(ff_r40r41_nx[3]),
    .I2(ff_r40r41_nx[4]),
    .I3(n172_6) 
);
defparam n177_s0.INIT=16'hF888;
  LUT4 n178_s0 (
    .F(n178_3),
    .I0(n191_8),
    .I1(ff_r40r41_nx[2]),
    .I2(ff_r40r41_nx[3]),
    .I3(n172_6) 
);
defparam n178_s0.INIT=16'hF888;
  LUT4 n179_s0 (
    .F(n179_3),
    .I0(n191_8),
    .I1(ff_r40r41_nx[1]),
    .I2(ff_r40r41_nx[2]),
    .I3(n172_6) 
);
defparam n179_s0.INIT=16'hF888;
  LUT4 n180_s0 (
    .F(n180_3),
    .I0(n191_8),
    .I1(ff_r40r41_nx[0]),
    .I2(ff_r40r41_nx[1]),
    .I3(n172_6) 
);
defparam n180_s0.INIT=16'hF888;
  LUT4 n190_s0 (
    .F(n190_3),
    .I0(n190_9),
    .I1(ff_r45_dix),
    .I2(n228_4),
    .I3(n190_5) 
);
defparam n190_s0.INIT=16'h0ECC;
  LUT3 n215_s0 (
    .F(n215_3),
    .I0(\vdp_command_processor.ff_x_count_delta [10]),
    .I1(ff_r45_dix),
    .I2(w_vdp_enable) 
);
defparam n215_s0.INIT=8'hCA;
  LUT3 n216_s0 (
    .F(n216_3),
    .I0(\vdp_command_processor.ff_x_count_delta [2]),
    .I1(n189_8),
    .I2(w_vdp_enable) 
);
defparam n216_s0.INIT=8'hCA;
  LUT3 n217_s0 (
    .F(n217_3),
    .I0(\vdp_command_processor.ff_x_count_delta [1]),
    .I1(n190_3),
    .I2(w_vdp_enable) 
);
defparam n217_s0.INIT=8'hCA;
  LUT3 n218_s0 (
    .F(n218_3),
    .I0(\vdp_command_processor.ff_x_count_delta [0]),
    .I1(n191_8),
    .I2(w_vdp_enable) 
);
defparam n218_s0.INIT=8'hCA;
  LUT3 n246_s0 (
    .F(n246_3),
    .I0(\vdp_command_processor.ff_y_count_delta [9]),
    .I1(ff_r45_diy),
    .I2(w_vdp_enable) 
);
defparam n246_s0.INIT=8'hCA;
  LUT3 n311_s0 (
    .F(n311_3),
    .I0(n311_8),
    .I1(w_vdpcmd_vram_rdata[3]),
    .I2(n311_5) 
);
defparam n311_s0.INIT=8'hF4;
  LUT3 n312_s0 (
    .F(n312_3),
    .I0(n312_4),
    .I1(w_vdpcmd_vram_rdata[2]),
    .I2(n311_8) 
);
defparam n312_s0.INIT=8'hAC;
  LUT4 n313_s0 (
    .F(n313_3),
    .I0(n313_4),
    .I1(w_vdpcmd_vram_rdata[1]),
    .I2(n313_5),
    .I3(n313_6) 
);
defparam n313_s0.INIT=16'hCACC;
  LUT4 n314_s0 (
    .F(n314_3),
    .I0(n314_4),
    .I1(w_vdpcmd_vram_rdata[0]),
    .I2(n313_5),
    .I3(n313_6) 
);
defparam n314_s0.INIT=16'hCACC;
  LUT4 n1804_s0 (
    .F(n1804_3),
    .I0(w_vdpcmd_reg_data[1]),
    .I1(n1804_4),
    .I2(ff_r42r43_ny[9]),
    .I3(n3494_4) 
);
defparam n1804_s0.INIT=16'h3CAA;
  LUT4 n1805_s0 (
    .F(n1805_3),
    .I0(w_vdpcmd_reg_data[0]),
    .I1(n1805_4),
    .I2(ff_r42r43_ny[8]),
    .I3(n3494_4) 
);
defparam n1805_s0.INIT=16'h3CAA;
  LUT4 n1806_s0 (
    .F(n1806_3),
    .I0(w_vdpcmd_reg_data[7]),
    .I1(ff_r42r43_ny[7]),
    .I2(n1806_7),
    .I3(n3494_4) 
);
defparam n1806_s0.INIT=16'h3CAA;
  LUT4 n1807_s0 (
    .F(n1807_3),
    .I0(w_vdpcmd_reg_data[6]),
    .I1(n1807_6),
    .I2(ff_r42r43_ny[6]),
    .I3(n3494_4) 
);
defparam n1807_s0.INIT=16'h3CAA;
  LUT4 n1808_s0 (
    .F(n1808_3),
    .I0(w_vdpcmd_reg_data[5]),
    .I1(n1808_4),
    .I2(ff_r42r43_ny[5]),
    .I3(n3494_4) 
);
defparam n1808_s0.INIT=16'h3CAA;
  LUT4 n1809_s0 (
    .F(n1809_3),
    .I0(w_vdpcmd_reg_data[4]),
    .I1(n1809_6),
    .I2(ff_r42r43_ny[4]),
    .I3(n3494_4) 
);
defparam n1809_s0.INIT=16'h3CAA;
  LUT4 n1810_s0 (
    .F(n1810_3),
    .I0(w_vdpcmd_reg_data[3]),
    .I1(n1810_6),
    .I2(ff_r42r43_ny[3]),
    .I3(n3494_4) 
);
defparam n1810_s0.INIT=16'h3CAA;
  LUT4 n1811_s0 (
    .F(n1811_3),
    .I0(w_vdpcmd_reg_data[2]),
    .I1(ff_r42r43_ny[2]),
    .I2(n1811_4),
    .I3(n3494_4) 
);
defparam n1811_s0.INIT=16'h3CAA;
  LUT4 n1812_s0 (
    .F(n1812_3),
    .I0(w_vdpcmd_reg_data[1]),
    .I1(ff_r42r43_ny[0]),
    .I2(ff_r42r43_ny[1]),
    .I3(n3494_4) 
);
defparam n1812_s0.INIT=16'hC3AA;
  LUT4 n1967_s0 (
    .F(n1967_3),
    .I0(n1584_23),
    .I1(n1585_22),
    .I2(n1967_4),
    .I3(n1967_5) 
);
defparam n1967_s0.INIT=16'hCFA0;
  LUT4 n1968_s0 (
    .F(n1968_3),
    .I0(n1586_22),
    .I1(\vdp_command_processor.ff_current_y [7]),
    .I2(n1968_7),
    .I3(n1968_5) 
);
defparam n1968_s0.INIT=16'hCFA0;
  LUT4 n1969_s0 (
    .F(n1969_3),
    .I0(n1587_22),
    .I1(n1586_22),
    .I2(n1967_4),
    .I3(n1969_4) 
);
defparam n1969_s0.INIT=16'hCFA0;
  LUT4 n1970_s0 (
    .F(n1970_3),
    .I0(n1588_22),
    .I1(n1587_22),
    .I2(n1967_4),
    .I3(n1970_4) 
);
defparam n1970_s0.INIT=16'hCFA0;
  LUT4 n1971_s0 (
    .F(n1971_3),
    .I0(n1589_22),
    .I1(n1588_22),
    .I2(n1967_4),
    .I3(n1971_4) 
);
defparam n1971_s0.INIT=16'hCFA0;
  LUT4 n1972_s0 (
    .F(n1972_3),
    .I0(n1590_22),
    .I1(n1589_22),
    .I2(n1967_4),
    .I3(n1972_4) 
);
defparam n1972_s0.INIT=16'hCFA0;
  LUT4 n1973_s0 (
    .F(n1973_3),
    .I0(n1591_22),
    .I1(n1590_22),
    .I2(n1967_4),
    .I3(n1973_4) 
);
defparam n1973_s0.INIT=16'hCFA0;
  LUT4 n1974_s0 (
    .F(n1974_3),
    .I0(n1592_22),
    .I1(n1591_22),
    .I2(n1967_4),
    .I3(n1974_4) 
);
defparam n1974_s0.INIT=16'hCFA0;
  LUT4 n1975_s0 (
    .F(n1975_3),
    .I0(n1593_22),
    .I1(n1592_22),
    .I2(n1967_4),
    .I3(n1975_4) 
);
defparam n1975_s0.INIT=16'hCFA0;
  LUT3 n1976_s0 (
    .F(n1976_3),
    .I0(n1976_4),
    .I1(n1976_5),
    .I2(n1968_7) 
);
defparam n1976_s0.INIT=8'h5C;
  LUT3 n1978_s0 (
    .F(n1978_3),
    .I0(n190_9),
    .I1(n1978_4),
    .I2(n1978_5) 
);
defparam n1978_s0.INIT=8'h2F;
  LUT3 n1979_s0 (
    .F(n1979_3),
    .I0(n190_9),
    .I1(n1979_4),
    .I2(n1979_5) 
);
defparam n1979_s0.INIT=8'h2F;
  LUT3 n1980_s0 (
    .F(n1980_3),
    .I0(n190_9),
    .I1(n1980_4),
    .I2(n1980_5) 
);
defparam n1980_s0.INIT=8'h2F;
  LUT3 n1981_s0 (
    .F(n1981_3),
    .I0(n190_9),
    .I1(n1981_4),
    .I2(n1981_5) 
);
defparam n1981_s0.INIT=8'h2F;
  LUT3 n1982_s0 (
    .F(n1982_3),
    .I0(n190_9),
    .I1(n1982_4),
    .I2(n1982_5) 
);
defparam n1982_s0.INIT=8'h2F;
  LUT3 n1983_s0 (
    .F(n1983_3),
    .I0(n1983_4),
    .I1(n1983_5),
    .I2(n190_9) 
);
defparam n1983_s0.INIT=8'h35;
  LUT4 n1527_s29 (
    .F(n1527_33),
    .I0(n1527_41),
    .I1(n315_9),
    .I2(n1527_35),
    .I3(n1778_8) 
);
defparam n1527_s29.INIT=16'h8F88;
  LUT4 n1528_s24 (
    .F(n1528_28),
    .I0(n1527_41),
    .I1(n316_7),
    .I2(n1527_35),
    .I3(n1779_8) 
);
defparam n1528_s24.INIT=16'h8F88;
  LUT4 n1529_s24 (
    .F(n1529_28),
    .I0(n1527_41),
    .I1(n317_10),
    .I2(n1527_35),
    .I3(n1780_8) 
);
defparam n1529_s24.INIT=16'h8F88;
  LUT4 n1530_s24 (
    .F(n1530_28),
    .I0(n1527_41),
    .I1(n318_7),
    .I2(n1527_35),
    .I3(n1781_8) 
);
defparam n1530_s24.INIT=16'h8F88;
  LUT4 n1531_s24 (
    .F(n1531_28),
    .I0(n1531_29),
    .I1(n1782_8),
    .I2(n311_3),
    .I3(n1527_41) 
);
defparam n1531_s24.INIT=16'hF444;
  LUT4 n1532_s24 (
    .F(n1532_28),
    .I0(n1531_29),
    .I1(n1783_8),
    .I2(n312_3),
    .I3(n1527_41) 
);
defparam n1532_s24.INIT=16'hF444;
  LUT4 n1533_s24 (
    .F(n1533_28),
    .I0(n1533_31),
    .I1(n1784_8),
    .I2(n313_3),
    .I3(n1527_41) 
);
defparam n1533_s24.INIT=16'hF444;
  LUT4 n1534_s24 (
    .F(n1534_28),
    .I0(n1533_31),
    .I1(n1785_8),
    .I2(n314_3),
    .I3(n1527_41) 
);
defparam n1534_s24.INIT=16'hF444;
  LUT4 n1535_s28 (
    .F(n1535_32),
    .I0(n1535_33),
    .I1(n1535_34),
    .I2(n1535_35),
    .I3(n1535_36) 
);
defparam n1535_s28.INIT=16'h01FF;
  LUT4 n1536_s26 (
    .F(n1536_30),
    .I0(n1536_31),
    .I1(n1536_32),
    .I2(n1536_33),
    .I3(n1536_34) 
);
defparam n1536_s26.INIT=16'h40FF;
  LUT4 n1537_s26 (
    .F(n1537_30),
    .I0(n1537_31),
    .I1(n1537_32),
    .I2(n1537_44),
    .I3(n1537_34) 
);
defparam n1537_s26.INIT=16'h10FF;
  LUT4 n1538_s26 (
    .F(n1538_30),
    .I0(n1538_31),
    .I1(n1538_32),
    .I2(n1538_42),
    .I3(n1538_34) 
);
defparam n1538_s26.INIT=16'h10FF;
  LUT4 n1539_s26 (
    .F(n1539_30),
    .I0(n1539_31),
    .I1(n1539_39),
    .I2(n1539_33),
    .I3(n311_8) 
);
defparam n1539_s26.INIT=16'h3BBB;
  LUT4 n1540_s26 (
    .F(n1540_30),
    .I0(n311_8),
    .I1(n1540_31),
    .I2(n1540_32),
    .I3(n1540_33) 
);
defparam n1540_s26.INIT=16'h70FF;
  LUT4 n1541_s26 (
    .F(n1541_30),
    .I0(ff_r44_clr[1]),
    .I1(n1541_31),
    .I2(n1541_32),
    .I3(n1541_33) 
);
defparam n1541_s26.INIT=16'hFAF3;
  LUT4 n1542_s26 (
    .F(n1542_30),
    .I0(n1542_31),
    .I1(n1542_32),
    .I2(ff_state[2]),
    .I3(ff_state[3]) 
);
defparam n1542_s26.INIT=16'h3533;
  LUT4 n1543_s26 (
    .F(n1543_32),
    .I0(n1543_33),
    .I1(n1543_34),
    .I2(ff_nx_tmp[9]),
    .I3(n1541_33) 
);
defparam n1543_s26.INIT=16'h553C;
  LUT4 n1544_s24 (
    .F(n1544_30),
    .I0(n1544_31),
    .I1(n1544_32),
    .I2(n1544_33),
    .I3(n1544_34) 
);
defparam n1544_s24.INIT=16'h440F;
  LUT4 n1545_s24 (
    .F(n1545_30),
    .I0(n1545_31),
    .I1(ff_nx_tmp[7]),
    .I2(n1545_32),
    .I3(n1544_34) 
);
defparam n1545_s24.INIT=16'hAA3C;
  LUT4 n1546_s24 (
    .F(n1546_30),
    .I0(n1546_31),
    .I1(ff_nx_tmp[6]),
    .I2(n1546_34),
    .I3(n1544_34) 
);
defparam n1546_s24.INIT=16'hAAC3;
  LUT4 n1547_s24 (
    .F(n1547_30),
    .I0(n1547_31),
    .I1(n1547_32),
    .I2(n1541_33),
    .I3(ff_state[3]) 
);
defparam n1547_s24.INIT=16'h33A3;
  LUT4 n1548_s24 (
    .F(n1548_30),
    .I0(n1548_31),
    .I1(n1548_36),
    .I2(ff_nx_tmp[4]),
    .I3(n1544_34) 
);
defparam n1548_s24.INIT=16'hAAC3;
  LUT4 n1549_s24 (
    .F(n1549_30),
    .I0(n1549_31),
    .I1(ff_nx_tmp[3]),
    .I2(n1549_32),
    .I3(n1544_34) 
);
defparam n1549_s24.INIT=16'hAAC3;
  LUT4 n1550_s24 (
    .F(n1550_30),
    .I0(n1550_31),
    .I1(ff_nx_tmp[2]),
    .I2(n1550_34),
    .I3(n1544_34) 
);
defparam n1550_s24.INIT=16'hAAC3;
  LUT4 n1551_s24 (
    .F(n1551_30),
    .I0(n1551_31),
    .I1(n1551_32),
    .I2(ff_state[2]),
    .I3(ff_state[3]) 
);
defparam n1551_s24.INIT=16'h3CCA;
  LUT4 n1552_s25 (
    .F(n1552_31),
    .I0(n1544_31),
    .I1(n1552_32),
    .I2(ff_nx_tmp[0]),
    .I3(n1544_34) 
);
defparam n1552_s25.INIT=16'h110F;
  LUT4 n1553_s30 (
    .F(n1553_40),
    .I0(n944_2),
    .I1(n715_1),
    .I2(ff_state[2]),
    .I3(ff_state[3]) 
);
defparam n1553_s30.INIT=16'h0AC0;
  LUT4 n1554_s28 (
    .F(n1554_34),
    .I0(n716_1),
    .I1(n1554_35),
    .I2(ff_state[3]),
    .I3(ff_state[2]) 
);
defparam n1554_s28.INIT=16'hCA30;
  LUT4 n1555_s26 (
    .F(n1555_30),
    .I0(n1555_39),
    .I1(n946_2),
    .I2(ff_state[2]),
    .I3(n1555_32) 
);
defparam n1555_s26.INIT=16'h05FC;
  LUT4 n1556_s25 (
    .F(n1556_29),
    .I0(n1556_30),
    .I1(n947_2),
    .I2(ff_state[2]),
    .I3(n1556_31) 
);
defparam n1556_s25.INIT=16'h05FC;
  LUT4 n1557_s25 (
    .F(n1557_29),
    .I0(n948_2),
    .I1(n1557_30),
    .I2(ff_state[2]),
    .I3(n1557_31) 
);
defparam n1557_s25.INIT=16'h0AF3;
  LUT4 n1558_s25 (
    .F(n1558_29),
    .I0(n949_2),
    .I1(n1558_35),
    .I2(ff_state[2]),
    .I3(n1558_31) 
);
defparam n1558_s25.INIT=16'h0AF3;
  LUT4 n1559_s25 (
    .F(n1559_29),
    .I0(n950_2),
    .I1(n1559_30),
    .I2(ff_state[2]),
    .I3(n1559_31) 
);
defparam n1559_s25.INIT=16'h0AF3;
  LUT4 n1560_s25 (
    .F(n1560_29),
    .I0(n951_2),
    .I1(n1560_30),
    .I2(ff_state[2]),
    .I3(n1560_31) 
);
defparam n1560_s25.INIT=16'h0AF3;
  LUT4 n1561_s25 (
    .F(n1561_29),
    .I0(n952_2),
    .I1(n1561_35),
    .I2(ff_state[2]),
    .I3(n1561_31) 
);
defparam n1561_s25.INIT=16'h0AF3;
  LUT4 n1562_s25 (
    .F(n1562_29),
    .I0(n953_2),
    .I1(n1562_30),
    .I2(ff_state[2]),
    .I3(n1562_31) 
);
defparam n1562_s25.INIT=16'h0AF3;
  LUT4 n1563_s26 (
    .F(n1563_30),
    .I0(n954_2),
    .I1(n1563_31),
    .I2(ff_state[2]),
    .I3(n1563_32) 
);
defparam n1563_s26.INIT=16'h0AF3;
  LUT3 n1575_s21 (
    .F(n1575_25),
    .I0(ff_r36r37_dx[8]),
    .I1(n1575_26),
    .I2(ff_state[3]) 
);
defparam n1575_s21.INIT=8'hCA;
  LUT3 n1576_s21 (
    .F(n1576_25),
    .I0(ff_r36r37_dx[7]),
    .I1(n1576_26),
    .I2(ff_state[3]) 
);
defparam n1576_s21.INIT=8'hCA;
  LUT3 n1577_s21 (
    .F(n1577_25),
    .I0(ff_r36r37_dx[6]),
    .I1(n1577_26),
    .I2(ff_state[3]) 
);
defparam n1577_s21.INIT=8'hCA;
  LUT3 n1578_s21 (
    .F(n1578_25),
    .I0(ff_r36r37_dx[5]),
    .I1(n1578_26),
    .I2(ff_state[3]) 
);
defparam n1578_s21.INIT=8'hCA;
  LUT3 n1579_s21 (
    .F(n1579_25),
    .I0(ff_r36r37_dx[4]),
    .I1(n1579_26),
    .I2(ff_state[3]) 
);
defparam n1579_s21.INIT=8'hCA;
  LUT3 n1580_s21 (
    .F(n1580_25),
    .I0(ff_r36r37_dx[3]),
    .I1(n1580_26),
    .I2(ff_state[3]) 
);
defparam n1580_s21.INIT=8'hCA;
  LUT3 n1581_s21 (
    .F(n1581_25),
    .I0(ff_r36r37_dx[2]),
    .I1(n1581_26),
    .I2(ff_state[3]) 
);
defparam n1581_s21.INIT=8'hCA;
  LUT3 n1582_s21 (
    .F(n1582_25),
    .I0(ff_r36r37_dx[1]),
    .I1(n1582_26),
    .I2(ff_state[3]) 
);
defparam n1582_s21.INIT=8'hCA;
  LUT3 n1583_s21 (
    .F(n1583_25),
    .I0(ff_r36r37_dx[0]),
    .I1(n1583_26),
    .I2(ff_state[3]) 
);
defparam n1583_s21.INIT=8'hCA;
  LUT3 n1584_s19 (
    .F(n1584_23),
    .I0(ff_r34r35_sy[9]),
    .I1(ff_r38r39_dy[9]),
    .I2(ff_state[3]) 
);
defparam n1584_s19.INIT=8'hCA;
  LUT3 n1585_s18 (
    .F(n1585_22),
    .I0(ff_r34r35_sy[8]),
    .I1(ff_r38r39_dy[8]),
    .I2(ff_state[3]) 
);
defparam n1585_s18.INIT=8'hCA;
  LUT3 n1586_s18 (
    .F(n1586_22),
    .I0(ff_r34r35_sy[7]),
    .I1(ff_r38r39_dy[7]),
    .I2(ff_state[3]) 
);
defparam n1586_s18.INIT=8'hCA;
  LUT3 n1587_s18 (
    .F(n1587_22),
    .I0(ff_r34r35_sy[6]),
    .I1(ff_r38r39_dy[6]),
    .I2(ff_state[3]) 
);
defparam n1587_s18.INIT=8'hCA;
  LUT3 n1588_s18 (
    .F(n1588_22),
    .I0(ff_r34r35_sy[5]),
    .I1(ff_r38r39_dy[5]),
    .I2(ff_state[3]) 
);
defparam n1588_s18.INIT=8'hCA;
  LUT3 n1589_s18 (
    .F(n1589_22),
    .I0(ff_r34r35_sy[4]),
    .I1(ff_r38r39_dy[4]),
    .I2(ff_state[3]) 
);
defparam n1589_s18.INIT=8'hCA;
  LUT3 n1590_s18 (
    .F(n1590_22),
    .I0(ff_r34r35_sy[3]),
    .I1(ff_r38r39_dy[3]),
    .I2(ff_state[3]) 
);
defparam n1590_s18.INIT=8'hCA;
  LUT3 n1591_s18 (
    .F(n1591_22),
    .I0(ff_r34r35_sy[2]),
    .I1(ff_r38r39_dy[2]),
    .I2(ff_state[3]) 
);
defparam n1591_s18.INIT=8'hCA;
  LUT3 n1592_s18 (
    .F(n1592_22),
    .I0(ff_r34r35_sy[1]),
    .I1(ff_r38r39_dy[1]),
    .I2(ff_state[3]) 
);
defparam n1592_s18.INIT=8'hCA;
  LUT3 n1593_s18 (
    .F(n1593_22),
    .I0(ff_r34r35_sy[0]),
    .I1(ff_r38r39_dy[0]),
    .I2(ff_state[3]) 
);
defparam n1593_s18.INIT=8'hCA;
  LUT3 n1594_s18 (
    .F(n1594_22),
    .I0(ff_s8s9_sx_tmp[8]),
    .I1(ff_dx_tmp[8]),
    .I2(ff_state[3]) 
);
defparam n1594_s18.INIT=8'hCA;
  LUT3 n1595_s18 (
    .F(n1595_22),
    .I0(ff_s8s9_sx_tmp[7]),
    .I1(ff_dx_tmp[7]),
    .I2(ff_state[3]) 
);
defparam n1595_s18.INIT=8'hCA;
  LUT3 n1596_s18 (
    .F(n1596_22),
    .I0(ff_s8s9_sx_tmp[6]),
    .I1(ff_dx_tmp[6]),
    .I2(ff_state[3]) 
);
defparam n1596_s18.INIT=8'hCA;
  LUT3 n1597_s18 (
    .F(n1597_22),
    .I0(ff_s8s9_sx_tmp[5]),
    .I1(ff_dx_tmp[5]),
    .I2(ff_state[3]) 
);
defparam n1597_s18.INIT=8'hCA;
  LUT3 n1598_s18 (
    .F(n1598_22),
    .I0(ff_s8s9_sx_tmp[4]),
    .I1(ff_dx_tmp[4]),
    .I2(ff_state[3]) 
);
defparam n1598_s18.INIT=8'hCA;
  LUT3 n1599_s18 (
    .F(n1599_22),
    .I0(ff_s8s9_sx_tmp[3]),
    .I1(ff_dx_tmp[3]),
    .I2(ff_state[3]) 
);
defparam n1599_s18.INIT=8'hCA;
  LUT3 n1600_s18 (
    .F(n1600_22),
    .I0(ff_s8s9_sx_tmp[2]),
    .I1(ff_dx_tmp[2]),
    .I2(ff_state[3]) 
);
defparam n1600_s18.INIT=8'hCA;
  LUT3 n1601_s18 (
    .F(n1601_22),
    .I0(ff_s8s9_sx_tmp[1]),
    .I1(ff_dx_tmp[1]),
    .I2(ff_state[3]) 
);
defparam n1601_s18.INIT=8'hCA;
  LUT3 n1602_s18 (
    .F(n1602_22),
    .I0(ff_s8s9_sx_tmp[0]),
    .I1(ff_dx_tmp[0]),
    .I2(ff_state[3]) 
);
defparam n1602_s18.INIT=8'hCA;
  LUT4 n2255_s1 (
    .F(n2255_4),
    .I0(w_vdpcmd_reg_num[1]),
    .I1(w_vdpcmd_reg_num[0]),
    .I2(n2255_5),
    .I3(n3494_8) 
);
defparam n2255_s1.INIT=16'h4000;
  LUT4 n2278_s1 (
    .F(n2278_4),
    .I0(w_vdpcmd_reg_num[1]),
    .I1(w_vdpcmd_reg_num[0]),
    .I2(w_vdp_enable),
    .I3(n2278_8) 
);
defparam n2278_s1.INIT=16'h4000;
  LUT4 n2280_s1 (
    .F(n2280_4),
    .I0(w_vdpcmd_reg_num[0]),
    .I1(w_vdpcmd_reg_num[1]),
    .I2(w_vdp_enable),
    .I3(n2278_8) 
);
defparam n2280_s1.INIT=16'h1000;
  LUT4 n2298_s1 (
    .F(n2298_4),
    .I0(w_vdpcmd_reg_num[1]),
    .I1(w_vdpcmd_reg_num[0]),
    .I2(w_vdpcmd_reg_num[2]),
    .I3(n2298_7) 
);
defparam n2298_s1.INIT=16'h4000;
  LUT4 n2299_s1 (
    .F(n2299_4),
    .I0(w_vdpcmd_reg_num[0]),
    .I1(w_vdpcmd_reg_num[1]),
    .I2(w_vdpcmd_reg_num[2]),
    .I3(n2298_7) 
);
defparam n2299_s1.INIT=16'h1000;
  LUT4 n2317_s1 (
    .F(n2317_4),
    .I0(w_vdpcmd_reg_num[1]),
    .I1(w_vdpcmd_reg_num[0]),
    .I2(w_vdp_enable),
    .I3(n2317_7) 
);
defparam n2317_s1.INIT=16'h4000;
  LUT4 n2318_s1 (
    .F(n2318_4),
    .I0(w_vdpcmd_reg_num[0]),
    .I1(w_vdpcmd_reg_num[1]),
    .I2(w_vdp_enable),
    .I3(n2317_7) 
);
defparam n2318_s1.INIT=16'h1000;
  LUT4 ff_r34r35_sy_9_s2 (
    .F(ff_r34r35_sy_9_6),
    .I0(n2317_7),
    .I1(ff_r34r35_sy_9_7),
    .I2(ff_r34r35_sy_9_8),
    .I3(w_vdp_enable) 
);
defparam ff_r34r35_sy_9_s2.INIT=16'hF800;
  LUT4 ff_r34r35_sy_7_s2 (
    .F(ff_r34r35_sy_7_6),
    .I0(n2317_7),
    .I1(ff_r34r35_sy_7_7),
    .I2(ff_r34r35_sy_9_8),
    .I3(w_vdp_enable) 
);
defparam ff_r34r35_sy_7_s2.INIT=16'hF800;
  LUT4 ff_r42r43_ny_9_s2 (
    .F(ff_r42r43_ny_9_6),
    .I0(n2278_8),
    .I1(ff_r34r35_sy_9_7),
    .I2(ff_r42r43_ny_9_7),
    .I3(w_vdp_enable) 
);
defparam ff_r42r43_ny_9_s2.INIT=16'hF800;
  LUT4 ff_r42r43_ny_7_s2 (
    .F(ff_r42r43_ny_7_6),
    .I0(n2278_8),
    .I1(ff_r34r35_sy_7_7),
    .I2(ff_r42r43_ny_9_7),
    .I3(w_vdp_enable) 
);
defparam ff_r42r43_ny_7_s2.INIT=16'hF800;
  LUT3 ff_r46_cmr_7_s3 (
    .F(ff_r46_cmr_7_5),
    .I0(ff_r46_cmr_7_11),
    .I1(ff_r46_cmr_7_15),
    .I2(ff_r46_cmr_7_8) 
);
defparam ff_r46_cmr_7_s3.INIT=8'hE0;
  LUT4 ff_vdpcmd_start_s2 (
    .F(ff_vdpcmd_start_6),
    .I0(n1544_34),
    .I1(ff_vdpcmd_start_7),
    .I2(ff_r46_cmr_7_11),
    .I3(ff_r46_cmr_7_8) 
);
defparam ff_vdpcmd_start_s2.INIT=16'hF800;
  LUT4 ff_s2_ce_s4 (
    .F(ff_s2_ce_8),
    .I0(n1544_34),
    .I1(ff_vdpcmd_start_7),
    .I2(ff_r46_cmr_7_15),
    .I3(ff_vram_wr_req_8) 
);
defparam ff_s2_ce_s4.INIT=16'hF800;
  LUT4 \vdp_command_processor.ff_initializing_s3  (
    .F(\vdp_command_processor.ff_initializing_7 ),
    .I0(ff_vdpcmd_start),
    .I1(ff_state[0]),
    .I2(ff_vram_wr_req_8),
    .I3(\vdp_command_processor.ff_initializing_10 ) 
);
defparam \vdp_command_processor.ff_initializing_s3 .INIT=16'hE000;
  LUT4 ff_s2_tr_s2 (
    .F(ff_s2_tr_6),
    .I0(ff_s2_tr_11),
    .I1(ff_s2_tr_13),
    .I2(n1646_8),
    .I3(w_vdp_enable) 
);
defparam ff_s2_tr_s2.INIT=16'h4F00;
  LUT4 ff_r38r39_dy_9_s3 (
    .F(ff_r38r39_dy_9_8),
    .I0(ff_vram_wr_req_8),
    .I1(ff_r38r39_dy_9_17),
    .I2(ff_r38r39_dy_9_10),
    .I3(ff_r38r39_dy_9_11) 
);
defparam ff_r38r39_dy_9_s3.INIT=16'h000E;
  LUT4 ff_r38r39_dy_7_s3 (
    .F(ff_r38r39_dy_7_8),
    .I0(ff_vram_wr_req_8),
    .I1(ff_r38r39_dy_7_11),
    .I2(ff_r38r39_dy_9_10),
    .I3(ff_r38r39_dy_9_11) 
);
defparam ff_r38r39_dy_7_s3.INIT=16'h000E;
  LUT4 ff_s8s9_sx_tmp_9_s5 (
    .F(ff_s8s9_sx_tmp_9_10),
    .I0(ff_state[3]),
    .I1(ff_s8s9_sx_tmp_9_14),
    .I2(ff_s8s9_sx_tmp_9_12),
    .I3(ff_s8s9_sx_tmp_10_12) 
);
defparam ff_s8s9_sx_tmp_9_s5.INIT=16'h1F00;
  LUT4 ff_dx_tmp_9_s5 (
    .F(ff_dx_tmp_9_10),
    .I0(ff_dx_tmp_9_11),
    .I1(\vdp_command_processor.ff_initializing_10 ),
    .I2(ff_dx_tmp_9_17),
    .I3(ff_vram_wr_req_8) 
);
defparam ff_dx_tmp_9_s5.INIT=16'h8F00;
  LUT4 ff_nx_tmp_9_s5 (
    .F(ff_nx_tmp_9_10),
    .I0(ff_s8s9_sx_tmp_9_14),
    .I1(n1544_34),
    .I2(ff_nx_tmp_9_11),
    .I3(ff_nx_tmp_9_12) 
);
defparam ff_nx_tmp_9_s5.INIT=16'h0700;
  LUT4 ff_vram_wdata_7_s5 (
    .F(ff_vram_wdata_7_8),
    .I0(ff_s2_tr),
    .I1(ff_vram_wr_req_9),
    .I2(ff_vram_wdata_7_33),
    .I3(ff_vram_wdata_7_10) 
);
defparam ff_vram_wdata_7_s5.INIT=16'h4F00;
  LUT3 ff_state_1_s6 (
    .F(ff_state_3_10),
    .I0(ff_state_1_20),
    .I1(ff_state_1_13),
    .I2(ff_state_1_24) 
);
defparam ff_state_1_s6.INIT=8'h10;
  LUT4 ff_state_0_s7 (
    .F(ff_state_0_12),
    .I0(n3494_4),
    .I1(ff_state_0_13),
    .I2(ff_state_0_14),
    .I3(ff_state_1_24) 
);
defparam ff_state_0_s7.INIT=16'hFD00;
  LUT2 ff_state_2_s8 (
    .F(ff_state_2_12),
    .I0(ff_state_1_13),
    .I1(ff_state_0_12) 
);
defparam ff_state_2_s8.INIT=4'h4;
  LUT4 n1788_s11 (
    .F(n1788_16),
    .I0(ff_state[0]),
    .I1(n1788_17),
    .I2(n1788_18),
    .I3(n3494_4) 
);
defparam n1788_s11.INIT=16'h8F00;
  LUT4 n1574_s23 (
    .F(n1574_29),
    .I0(n957_1),
    .I1(ff_dx_tmp[9]),
    .I2(n1574_30),
    .I3(ff_state[3]) 
);
defparam n1574_s23.INIT=16'hCA00;
  LUT4 w_current_vdp_command_c_7_s0 (
    .F(w_current_vdp_command_c[7]),
    .I0(n1778_8),
    .I1(w_current_vdp_command[7]),
    .I2(ff_r46_cmr_7_5),
    .I3(slot_reset_n_d) 
);
defparam w_current_vdp_command_c_7_s0.INIT=16'hAC00;
  LUT4 w_current_vdp_command_c_6_s0 (
    .F(w_current_vdp_command_c[6]),
    .I0(n1779_8),
    .I1(w_current_vdp_command[6]),
    .I2(ff_r46_cmr_7_5),
    .I3(slot_reset_n_d) 
);
defparam w_current_vdp_command_c_6_s0.INIT=16'hAC00;
  LUT4 w_current_vdp_command_c_5_s0 (
    .F(w_current_vdp_command_c[5]),
    .I0(n1780_8),
    .I1(w_current_vdp_command[5]),
    .I2(ff_r46_cmr_7_5),
    .I3(slot_reset_n_d) 
);
defparam w_current_vdp_command_c_5_s0.INIT=16'hAC00;
  LUT4 w_current_vdp_command_c_4_s0 (
    .F(w_current_vdp_command_c[4]),
    .I0(n1781_8),
    .I1(w_current_vdp_command[4]),
    .I2(ff_r46_cmr_7_5),
    .I3(slot_reset_n_d) 
);
defparam w_current_vdp_command_c_4_s0.INIT=16'hAC00;
  LUT2 n1518_s21 (
    .F(n1518_27),
    .I0(ff_state[3]),
    .I1(ff_vdpcmd_start) 
);
defparam n1518_s21.INIT=4'h4;
  LUT4 n1790_s7 (
    .F(n1790_12),
    .I0(\vdp_command_processor.ff_initializing_10 ),
    .I1(n1790_13),
    .I2(n1790_14),
    .I3(n3494_4) 
);
defparam n1790_s7.INIT=16'hF800;
  LUT4 n1789_s6 (
    .F(n1789_11),
    .I0(ff_state[3]),
    .I1(n1789_12),
    .I2(n1789_13),
    .I3(n3494_4) 
);
defparam n1789_s6.INIT=16'h1F00;
  LUT4 n1787_s6 (
    .F(n1787_11),
    .I0(n1787_21),
    .I1(n1787_13),
    .I2(n1787_25),
    .I3(n1787_15) 
);
defparam n1787_s6.INIT=16'h10FF;
  LUT4 n1786_s1 (
    .F(n1786_6),
    .I0(n1786_7),
    .I1(w_vdp_mode_is_highres),
    .I2(reg_r25_cmd_Z),
    .I3(n3494_4) 
);
defparam n1786_s1.INIT=16'h00FE;
  LUT2 n318_s2 (
    .F(n318_7),
    .I0(n576_15),
    .I1(w_vdpcmd_vram_rdata[4]) 
);
defparam n318_s2.INIT=4'h4;
  LUT2 n316_s2 (
    .F(n316_7),
    .I0(n576_15),
    .I1(w_vdpcmd_vram_rdata[6]) 
);
defparam n316_s2.INIT=4'h4;
  LUT4 n1646_s3 (
    .F(n1646_8),
    .I0(n3494_4),
    .I1(w_vdpcmd_tr_clr_ack),
    .I2(w_vdpcmd_tr_clr_req),
    .I3(n1646_9) 
);
defparam n1646_s3.INIT=16'h00D7;
  LUT2 n225_s1 (
    .F(n225_6),
    .I0(w_vdp_enable),
    .I1(ff_pre_x_cnt_start1[5]) 
);
defparam n225_s1.INIT=4'hE;
  LUT4 ff_r44_clr_7_s5 (
    .F(ff_r44_clr_7_10),
    .I0(ff_r44_clr_7_11),
    .I1(ff_r44_clr_7_12),
    .I2(ff_r44_clr_7_13),
    .I3(w_vdp_enable) 
);
defparam ff_r44_clr_7_s5.INIT=16'h1000;
  LUT4 ff_r44_clr_3_s5 (
    .F(ff_r44_clr_3_10),
    .I0(ff_r44_clr_7_11),
    .I1(ff_r44_clr_7_12),
    .I2(ff_r44_clr_3_11),
    .I3(w_vdp_enable) 
);
defparam ff_r44_clr_3_s5.INIT=16'h1000;
  LUT3 ff_r44_clr_1_s5 (
    .F(ff_r44_clr_1_10),
    .I0(ff_r44_clr_1_18),
    .I1(ff_r44_clr_1_16),
    .I2(ff_r44_clr_7_11) 
);
defparam ff_r44_clr_1_s5.INIT=8'h01;
  LUT2 n3494_s1 (
    .F(n3494_4),
    .I0(w_vdpcmd_reg_write_req),
    .I1(w_vdpcmd_reg_write_ack) 
);
defparam n3494_s1.INIT=4'h9;
  LUT2 n190_s2 (
    .F(n190_5),
    .I0(w_current_vdp_command[6]),
    .I1(w_current_vdp_command[7]) 
);
defparam n190_s2.INIT=4'h8;
  LUT4 n311_s2 (
    .F(n311_5),
    .I0(\vdp_command_processor.ff_read_x_low [0]),
    .I1(w_vdpcmd_vram_rdata[7]),
    .I2(n190_6),
    .I3(n190_7) 
);
defparam n311_s2.INIT=16'h0040;
  LUT4 n312_s1 (
    .F(n312_4),
    .I0(\vdp_command_processor.ff_read_x_low [0]),
    .I1(w_vdpcmd_vram_rdata[6]),
    .I2(n190_6),
    .I3(n190_7) 
);
defparam n312_s1.INIT=16'h0040;
  LUT3 n313_s1 (
    .F(n313_4),
    .I0(n305_9),
    .I1(w_vdpcmd_vram_rdata[5]),
    .I2(reg_r0_disp_mode[1]) 
);
defparam n313_s1.INIT=8'hCA;
  LUT4 n313_s2 (
    .F(n313_5),
    .I0(\vdp_command_processor.ff_read_x_low [0]),
    .I1(reg_r0_disp_mode[1]),
    .I2(reg_r0_disp_mode[3]),
    .I3(reg_r0_disp_mode[2]) 
);
defparam n313_s2.INIT=16'hFB8F;
  LUT2 n313_s3 (
    .F(n313_6),
    .I0(reg_r1_disp_mode[1]),
    .I1(reg_r1_disp_mode[0]) 
);
defparam n313_s3.INIT=4'h1;
  LUT3 n314_s1 (
    .F(n314_4),
    .I0(n306_9),
    .I1(w_vdpcmd_vram_rdata[4]),
    .I2(reg_r0_disp_mode[1]) 
);
defparam n314_s1.INIT=8'hCA;
  LUT3 n1804_s1 (
    .F(n1804_4),
    .I0(ff_r42r43_ny[7]),
    .I1(ff_r42r43_ny[8]),
    .I2(n1806_7) 
);
defparam n1804_s1.INIT=8'h10;
  LUT2 n1805_s1 (
    .F(n1805_4),
    .I0(ff_r42r43_ny[7]),
    .I1(n1806_7) 
);
defparam n1805_s1.INIT=4'h4;
  LUT4 n1808_s1 (
    .F(n1808_4),
    .I0(ff_r42r43_ny[2]),
    .I1(ff_r42r43_ny[3]),
    .I2(ff_r42r43_ny[4]),
    .I3(n1811_4) 
);
defparam n1808_s1.INIT=16'h0100;
  LUT2 n1811_s1 (
    .F(n1811_4),
    .I0(ff_r42r43_ny[0]),
    .I1(ff_r42r43_ny[1]) 
);
defparam n1811_s1.INIT=4'h1;
  LUT3 n1967_s1 (
    .F(n1967_4),
    .I0(n1967_6),
    .I1(ff_state[0]),
    .I2(n1967_9) 
);
defparam n1967_s1.INIT=8'h10;
  LUT4 n1967_s2 (
    .F(n1967_5),
    .I0(\vdp_command_processor.ff_current_y [8]),
    .I1(\vdp_command_processor.ff_current_y [9]),
    .I2(n1967_4),
    .I3(n1968_7) 
);
defparam n1967_s2.INIT=16'hFA0C;
  LUT4 n1968_s2 (
    .F(n1968_5),
    .I0(\vdp_command_processor.ff_current_y [8]),
    .I1(n1585_22),
    .I2(n1968_7),
    .I3(n1967_4) 
);
defparam n1968_s2.INIT=16'h0CFA;
  LUT4 n1969_s1 (
    .F(n1969_4),
    .I0(\vdp_command_processor.ff_current_y [7]),
    .I1(\vdp_command_processor.ff_current_y [6]),
    .I2(n1967_4),
    .I3(n1968_7) 
);
defparam n1969_s1.INIT=16'h0CFA;
  LUT4 n1970_s1 (
    .F(n1970_4),
    .I0(\vdp_command_processor.ff_current_y [6]),
    .I1(\vdp_command_processor.ff_current_y [5]),
    .I2(n1967_4),
    .I3(n1968_7) 
);
defparam n1970_s1.INIT=16'h0CFA;
  LUT4 n1971_s1 (
    .F(n1971_4),
    .I0(\vdp_command_processor.ff_current_y [5]),
    .I1(\vdp_command_processor.ff_current_y [4]),
    .I2(n1967_4),
    .I3(n1968_7) 
);
defparam n1971_s1.INIT=16'h0CFA;
  LUT4 n1972_s1 (
    .F(n1972_4),
    .I0(\vdp_command_processor.ff_current_y [4]),
    .I1(\vdp_command_processor.ff_current_y [3]),
    .I2(n1967_4),
    .I3(n1968_7) 
);
defparam n1972_s1.INIT=16'h0CFA;
  LUT4 n1973_s1 (
    .F(n1973_4),
    .I0(\vdp_command_processor.ff_current_y [3]),
    .I1(\vdp_command_processor.ff_current_y [2]),
    .I2(n1967_4),
    .I3(n1968_7) 
);
defparam n1973_s1.INIT=16'h0CFA;
  LUT4 n1974_s1 (
    .F(n1974_4),
    .I0(\vdp_command_processor.ff_current_y [2]),
    .I1(\vdp_command_processor.ff_current_y [1]),
    .I2(n1967_4),
    .I3(n1968_7) 
);
defparam n1974_s1.INIT=16'h0CFA;
  LUT4 n1975_s1 (
    .F(n1975_4),
    .I0(\vdp_command_processor.ff_current_y [1]),
    .I1(\vdp_command_processor.ff_current_y [0]),
    .I2(n1967_4),
    .I3(n1968_7) 
);
defparam n1975_s1.INIT=16'h0CFA;
  LUT3 n1976_s1 (
    .F(n1976_4),
    .I0(n1976_6),
    .I1(n1977_4),
    .I2(w_vdp_mode_is_highres) 
);
defparam n1976_s1.INIT=8'hCA;
  LUT3 n1976_s2 (
    .F(n1976_5),
    .I0(n1593_22),
    .I1(\vdp_command_processor.ff_current_y [0]),
    .I2(n1967_4) 
);
defparam n1976_s2.INIT=8'hAC;
  LUT3 n1977_s1 (
    .F(n1977_4),
    .I0(n1594_22),
    .I1(\vdp_command_processor.ff_current_x [8]),
    .I2(n1967_4) 
);
defparam n1977_s1.INIT=8'h53;
  LUT4 n1977_s2 (
    .F(n1977_5),
    .I0(n1976_6),
    .I1(n190_9),
    .I2(n576_15),
    .I3(n1978_4) 
);
defparam n1977_s2.INIT=16'hBBB0;
  LUT3 n1978_s1 (
    .F(n1978_4),
    .I0(n1596_22),
    .I1(\vdp_command_processor.ff_current_x [6]),
    .I2(n1967_4) 
);
defparam n1978_s1.INIT=8'h53;
  LUT4 n1978_s2 (
    .F(n1978_5),
    .I0(n576_15),
    .I1(n1979_4),
    .I2(n228_4),
    .I3(n1976_6) 
);
defparam n1978_s2.INIT=16'hEE0E;
  LUT3 n1979_s1 (
    .F(n1979_4),
    .I0(n1597_22),
    .I1(\vdp_command_processor.ff_current_x [5]),
    .I2(n1967_4) 
);
defparam n1979_s1.INIT=8'h53;
  LUT4 n1979_s2 (
    .F(n1979_5),
    .I0(n576_15),
    .I1(n1980_4),
    .I2(n228_4),
    .I3(n1978_4) 
);
defparam n1979_s2.INIT=16'hEE0E;
  LUT3 n1980_s1 (
    .F(n1980_4),
    .I0(n1598_22),
    .I1(\vdp_command_processor.ff_current_x [4]),
    .I2(n1967_4) 
);
defparam n1980_s1.INIT=8'h53;
  LUT4 n1980_s2 (
    .F(n1980_5),
    .I0(n576_15),
    .I1(n1981_4),
    .I2(n228_4),
    .I3(n1979_4) 
);
defparam n1980_s2.INIT=16'hEE0E;
  LUT3 n1981_s1 (
    .F(n1981_4),
    .I0(n1599_22),
    .I1(\vdp_command_processor.ff_current_x [3]),
    .I2(n1967_4) 
);
defparam n1981_s1.INIT=8'h53;
  LUT4 n1981_s2 (
    .F(n1981_5),
    .I0(n576_15),
    .I1(n1982_4),
    .I2(n228_4),
    .I3(n1980_4) 
);
defparam n1981_s2.INIT=16'hEE0E;
  LUT3 n1982_s1 (
    .F(n1982_4),
    .I0(n1600_22),
    .I1(\vdp_command_processor.ff_current_x [2]),
    .I2(n1967_4) 
);
defparam n1982_s1.INIT=8'h53;
  LUT4 n1982_s2 (
    .F(n1982_5),
    .I0(n576_15),
    .I1(n1983_5),
    .I2(n228_4),
    .I3(n1981_4) 
);
defparam n1982_s2.INIT=16'hEE0E;
  LUT3 n1983_s1 (
    .F(n1983_4),
    .I0(n1982_4),
    .I1(n1983_6),
    .I2(w_vdp_mode_is_highres) 
);
defparam n1983_s1.INIT=8'hA3;
  LUT3 n1983_s2 (
    .F(n1983_5),
    .I0(n1601_22),
    .I1(\vdp_command_processor.ff_current_x [1]),
    .I2(n1967_4) 
);
defparam n1983_s2.INIT=8'h53;
  LUT2 n1527_s31 (
    .F(n1527_35),
    .I0(n1527_37),
    .I1(ff_s2_ce) 
);
defparam n1527_s31.INIT=4'h4;
  LUT4 n1531_s25 (
    .F(n1531_29),
    .I0(\vdp_command_processor.ff_col_mask [3]),
    .I1(n196_9),
    .I2(w_vdp_enable),
    .I3(ff_s2_ce) 
);
defparam n1531_s25.INIT=16'h3500;
  LUT4 n1535_s29 (
    .F(n1535_33),
    .I0(ff_r46_cmr[2]),
    .I1(n1535_37),
    .I2(n576_15),
    .I3(n1535_38) 
);
defparam n1535_s29.INIT=16'h0B00;
  LUT4 n1535_s30 (
    .F(n1535_34),
    .I0(n1535_39),
    .I1(n1535_70),
    .I2(n1535_41),
    .I3(n1535_42) 
);
defparam n1535_s30.INIT=16'h0F07;
  LUT4 n1535_s31 (
    .F(n1535_35),
    .I0(n1535_43),
    .I1(n1535_44),
    .I2(n1535_45),
    .I3(n1535_62) 
);
defparam n1535_s31.INIT=16'hEF00;
  LUT4 n1535_s32 (
    .F(n1535_36),
    .I0(n1535_47),
    .I1(ff_r44_clr[7]),
    .I2(ff_state[3]),
    .I3(ff_state[2]) 
);
defparam n1535_s32.INIT=16'h3AF3;
  LUT4 n1536_s27 (
    .F(n1536_31),
    .I0(n1536_35),
    .I1(n1536_36),
    .I2(n1535_45),
    .I3(n1536_69) 
);
defparam n1536_s27.INIT=16'hBF00;
  LUT4 n1536_s28 (
    .F(n1536_32),
    .I0(n1536_38),
    .I1(n576_15),
    .I2(n1536_39),
    .I3(n1536_40) 
);
defparam n1536_s28.INIT=16'h0DF0;
  LUT4 n1536_s29 (
    .F(n1536_33),
    .I0(n1536_41),
    .I1(n1536_42),
    .I2(n1536_43),
    .I3(ff_vram_wr_req_7) 
);
defparam n1536_s29.INIT=16'hEF00;
  LUT4 n1536_s30 (
    .F(n1536_34),
    .I0(n1536_44),
    .I1(ff_r44_clr[6]),
    .I2(ff_state[3]),
    .I3(ff_state[2]) 
);
defparam n1536_s30.INIT=16'h3AF3;
  LUT4 n1537_s27 (
    .F(n1537_31),
    .I0(ff_r46_cmr[2]),
    .I1(n1537_35),
    .I2(n1537_36),
    .I3(n1537_37) 
);
defparam n1537_s27.INIT=16'h1F00;
  LUT4 n1537_s28 (
    .F(n1537_32),
    .I0(n1535_43),
    .I1(n1535_44),
    .I2(n1537_38),
    .I3(n311_8) 
);
defparam n1537_s28.INIT=16'h0E00;
  LUT4 n1537_s30 (
    .F(n1537_34),
    .I0(n1537_40),
    .I1(ff_r44_clr[5]),
    .I2(ff_state[3]),
    .I3(ff_state[2]) 
);
defparam n1537_s30.INIT=16'h3AF3;
  LUT4 n1538_s27 (
    .F(n1538_31),
    .I0(n1538_35),
    .I1(n1538_36),
    .I2(n576_15),
    .I3(n1536_39) 
);
defparam n1538_s27.INIT=16'h030E;
  LUT4 n1538_s28 (
    .F(n1538_32),
    .I0(n1536_36),
    .I1(n1536_35),
    .I2(n1537_38),
    .I3(n311_8) 
);
defparam n1538_s28.INIT=16'h0D00;
  LUT4 n1538_s30 (
    .F(n1538_34),
    .I0(n1538_37),
    .I1(ff_r44_clr[4]),
    .I2(ff_state[3]),
    .I3(ff_state[2]) 
);
defparam n1538_s30.INIT=16'h3AF3;
  LUT4 n1539_s27 (
    .F(n1539_31),
    .I0(n1535_42),
    .I1(n1535_39),
    .I2(n311_8),
    .I3(ff_vram_wr_req_7) 
);
defparam n1539_s27.INIT=16'hF400;
  LUT4 n1539_s29 (
    .F(n1539_33),
    .I0(n1535_44),
    .I1(n1535_43),
    .I2(w_vdpcmd_vram_rdata[3]),
    .I3(n1539_35) 
);
defparam n1539_s29.INIT=16'hEE0F;
  LUT4 n1540_s27 (
    .F(n1540_31),
    .I0(n1536_35),
    .I1(n1536_36),
    .I2(w_vdpcmd_vram_rdata[2]),
    .I3(n1539_35) 
);
defparam n1540_s27.INIT=16'hBB0F;
  LUT4 n1540_s28 (
    .F(n1540_32),
    .I0(n311_8),
    .I1(n1536_41),
    .I2(n1536_42),
    .I3(ff_vram_wr_req_7) 
);
defparam n1540_s28.INIT=16'hFE00;
  LUT4 n1540_s29 (
    .F(n1540_33),
    .I0(n1540_34),
    .I1(ff_r44_clr[2]),
    .I2(ff_state[3]),
    .I3(ff_state[2]) 
);
defparam n1540_s29.INIT=16'h3AF3;
  LUT4 n1541_s27 (
    .F(n1541_31),
    .I0(n1541_34),
    .I1(w_vdpcmd_vram_rdata[1]),
    .I2(n1541_35),
    .I3(ff_state[2]) 
);
defparam n1541_s27.INIT=16'hF077;
  LUT4 n1541_s28 (
    .F(n1541_32),
    .I0(n1535_44),
    .I1(n1535_43),
    .I2(n1541_34),
    .I3(ff_vram_wr_req_7) 
);
defparam n1541_s28.INIT=16'h0100;
  LUT2 n1541_s29 (
    .F(n1541_33),
    .I0(ff_state[2]),
    .I1(ff_state[3]) 
);
defparam n1541_s29.INIT=4'h9;
  LUT4 n1542_s27 (
    .F(n1542_31),
    .I0(n1536_35),
    .I1(n1536_36),
    .I2(w_vdpcmd_vram_rdata[0]),
    .I3(n1541_34) 
);
defparam n1542_s27.INIT=16'h0FBB;
  LUT4 n1542_s28 (
    .F(n1542_32),
    .I0(n1542_33),
    .I1(ff_state[2]),
    .I2(ff_r44_clr[0]),
    .I3(ff_state[3]) 
);
defparam n1542_s28.INIT=16'h2D8B;
  LUT4 n1543_s27 (
    .F(n1543_33),
    .I0(n1543_35),
    .I1(ff_nx_tmp[9]),
    .I2(n1543_36),
    .I3(ff_state[2]) 
);
defparam n1543_s27.INIT=16'hC355;
  LUT2 n1543_s28 (
    .F(n1543_34),
    .I0(ff_nx_tmp[8]),
    .I1(n1543_37) 
);
defparam n1543_s28.INIT=4'h4;
  LUT2 n1544_s25 (
    .F(n1544_31),
    .I0(ff_state[0]),
    .I1(n1544_35) 
);
defparam n1544_s25.INIT=4'h4;
  LUT3 n1544_s26 (
    .F(n1544_32),
    .I0(\vdp_command_processor.ff_nx_count [8]),
    .I1(n172_3),
    .I2(w_vdp_enable) 
);
defparam n1544_s26.INIT=8'hCA;
  LUT4 n1544_s27 (
    .F(n1544_33),
    .I0(n1544_36),
    .I1(n1543_37),
    .I2(ff_nx_tmp[8]),
    .I3(n1541_33) 
);
defparam n1544_s27.INIT=16'hA5C3;
  LUT2 n1544_s28 (
    .F(n1544_34),
    .I0(ff_state[2]),
    .I1(ff_state[3]) 
);
defparam n1544_s28.INIT=4'h1;
  LUT4 n1545_s25 (
    .F(n1545_31),
    .I0(\vdp_command_processor.ff_nx_count [7]),
    .I1(n173_3),
    .I2(n1544_31),
    .I3(w_vdp_enable) 
);
defparam n1545_s25.INIT=16'h0C0A;
  LUT4 n1545_s26 (
    .F(n1545_32),
    .I0(n1545_33),
    .I1(n1545_36),
    .I2(n1541_33),
    .I3(ff_nx_tmp[6]) 
);
defparam n1545_s26.INIT=16'hE0CC;
  LUT4 n1546_s25 (
    .F(n1546_31),
    .I0(\vdp_command_processor.ff_nx_count [6]),
    .I1(n174_3),
    .I2(n1544_31),
    .I3(w_vdp_enable) 
);
defparam n1546_s25.INIT=16'h0C0A;
  LUT4 n1547_s25 (
    .F(n1547_31),
    .I0(\vdp_command_processor.ff_nx_count [5]),
    .I1(n175_3),
    .I2(n1544_31),
    .I3(w_vdp_enable) 
);
defparam n1547_s25.INIT=16'h0C0A;
  LUT4 n1547_s26 (
    .F(n1547_32),
    .I0(n1547_33),
    .I1(n1547_34),
    .I2(n1541_33),
    .I3(ff_nx_tmp[5]) 
);
defparam n1547_s26.INIT=16'hCA35;
  LUT4 n1548_s25 (
    .F(n1548_31),
    .I0(\vdp_command_processor.ff_nx_count [4]),
    .I1(n176_3),
    .I2(n1544_31),
    .I3(w_vdp_enable) 
);
defparam n1548_s25.INIT=16'h0C0A;
  LUT4 n1549_s25 (
    .F(n1549_31),
    .I0(\vdp_command_processor.ff_nx_count [3]),
    .I1(n177_3),
    .I2(n1544_31),
    .I3(w_vdp_enable) 
);
defparam n1549_s25.INIT=16'h0C0A;
  LUT4 n1549_s26 (
    .F(n1549_32),
    .I0(ff_nx_tmp[0]),
    .I1(ff_nx_tmp[1]),
    .I2(ff_nx_tmp[2]),
    .I3(n1541_33) 
);
defparam n1549_s26.INIT=16'h7FFE;
  LUT4 n1550_s25 (
    .F(n1550_31),
    .I0(\vdp_command_processor.ff_nx_count [2]),
    .I1(n178_3),
    .I2(n1544_31),
    .I3(w_vdp_enable) 
);
defparam n1550_s25.INIT=16'h0C0A;
  LUT4 n1551_s25 (
    .F(n1551_31),
    .I0(\vdp_command_processor.ff_nx_count [1]),
    .I1(n179_3),
    .I2(n1544_31),
    .I3(w_vdp_enable) 
);
defparam n1551_s25.INIT=16'h0C0A;
  LUT2 n1551_s26 (
    .F(n1551_32),
    .I0(ff_nx_tmp[0]),
    .I1(ff_nx_tmp[1]) 
);
defparam n1551_s26.INIT=4'h9;
  LUT3 n1552_s26 (
    .F(n1552_32),
    .I0(\vdp_command_processor.ff_nx_count [0]),
    .I1(n180_3),
    .I2(w_vdp_enable) 
);
defparam n1552_s26.INIT=8'h35;
  LUT3 n1554_s29 (
    .F(n1554_35),
    .I0(n945_2),
    .I1(n1141_1),
    .I2(ff_state[2]) 
);
defparam n1554_s29.INIT=8'hC5;
  LUT4 n1555_s28 (
    .F(n1555_32),
    .I0(n717_1),
    .I1(n1142_1),
    .I2(ff_state[2]),
    .I3(ff_state[3]) 
);
defparam n1555_s28.INIT=16'h305F;
  LUT4 n1556_s26 (
    .F(n1556_30),
    .I0(n1556_32),
    .I1(n1556_33),
    .I2(ff_r40r41_nx[8]),
    .I3(n1544_31) 
);
defparam n1556_s26.INIT=16'hC3AA;
  LUT4 n1556_s27 (
    .F(n1556_31),
    .I0(n718_1),
    .I1(n1143_1),
    .I2(ff_state[2]),
    .I3(ff_state[3]) 
);
defparam n1556_s27.INIT=16'h305F;
  LUT4 n1557_s26 (
    .F(n1557_30),
    .I0(n1557_32),
    .I1(ff_r40r41_nx[7]),
    .I2(n1557_33),
    .I3(n1544_31) 
);
defparam n1557_s26.INIT=16'hC355;
  LUT4 n1557_s27 (
    .F(n1557_31),
    .I0(n1144_1),
    .I1(n719_1),
    .I2(ff_state[2]),
    .I3(ff_state[3]) 
);
defparam n1557_s27.INIT=16'h5F30;
  LUT4 n1558_s27 (
    .F(n1558_31),
    .I0(n1145_1),
    .I1(n720_1),
    .I2(ff_state[2]),
    .I3(ff_state[3]) 
);
defparam n1558_s27.INIT=16'h5F30;
  LUT4 n1559_s26 (
    .F(n1559_30),
    .I0(n1559_32),
    .I1(n1559_33),
    .I2(ff_r40r41_nx[5]),
    .I3(n1544_31) 
);
defparam n1559_s26.INIT=16'hC3AA;
  LUT4 n1559_s27 (
    .F(n1559_31),
    .I0(n1146_1),
    .I1(n721_1),
    .I2(ff_state[2]),
    .I3(ff_state[3]) 
);
defparam n1559_s27.INIT=16'h5F30;
  LUT4 n1560_s26 (
    .F(n1560_30),
    .I0(n1560_32),
    .I1(ff_r40r41_nx[4]),
    .I2(n1560_33),
    .I3(n1544_31) 
);
defparam n1560_s26.INIT=16'hC355;
  LUT4 n1560_s27 (
    .F(n1560_31),
    .I0(n1147_1),
    .I1(n722_1),
    .I2(ff_state[2]),
    .I3(ff_state[3]) 
);
defparam n1560_s27.INIT=16'h5F30;
  LUT4 n1561_s27 (
    .F(n1561_31),
    .I0(n1148_1),
    .I1(n723_1),
    .I2(ff_state[2]),
    .I3(ff_state[3]) 
);
defparam n1561_s27.INIT=16'h5F30;
  LUT4 n1562_s26 (
    .F(n1562_30),
    .I0(n1562_32),
    .I1(n1562_33),
    .I2(ff_r40r41_nx[2]),
    .I3(n1544_31) 
);
defparam n1562_s26.INIT=16'hC3AA;
  LUT4 n1562_s27 (
    .F(n1562_31),
    .I0(n1149_1),
    .I1(n724_1),
    .I2(ff_state[2]),
    .I3(ff_state[3]) 
);
defparam n1562_s27.INIT=16'h5F30;
  LUT4 n1563_s27 (
    .F(n1563_31),
    .I0(n1563_33),
    .I1(ff_r40r41_nx[1]),
    .I2(ff_r40r41_nx[0]),
    .I3(n1544_31) 
);
defparam n1563_s27.INIT=16'h3C55;
  LUT4 n1563_s28 (
    .F(n1563_32),
    .I0(n1150_1),
    .I1(n725_1),
    .I2(ff_state[2]),
    .I3(ff_state[3]) 
);
defparam n1563_s28.INIT=16'h5F30;
  LUT3 n1575_s22 (
    .F(n1575_26),
    .I0(n958_1),
    .I1(ff_dx_tmp[8]),
    .I2(n1574_30) 
);
defparam n1575_s22.INIT=8'hCA;
  LUT3 n1576_s22 (
    .F(n1576_26),
    .I0(ff_dx_tmp[7]),
    .I1(n959_1),
    .I2(n1574_30) 
);
defparam n1576_s22.INIT=8'hAC;
  LUT3 n1577_s22 (
    .F(n1577_26),
    .I0(ff_dx_tmp[6]),
    .I1(n960_1),
    .I2(n1574_30) 
);
defparam n1577_s22.INIT=8'hAC;
  LUT3 n1578_s22 (
    .F(n1578_26),
    .I0(ff_dx_tmp[5]),
    .I1(n961_1),
    .I2(n1574_30) 
);
defparam n1578_s22.INIT=8'hAC;
  LUT3 n1579_s22 (
    .F(n1579_26),
    .I0(ff_dx_tmp[4]),
    .I1(n962_1),
    .I2(n1574_30) 
);
defparam n1579_s22.INIT=8'hAC;
  LUT3 n1580_s22 (
    .F(n1580_26),
    .I0(ff_dx_tmp[3]),
    .I1(n963_1),
    .I2(n1574_30) 
);
defparam n1580_s22.INIT=8'hAC;
  LUT3 n1581_s22 (
    .F(n1581_26),
    .I0(ff_dx_tmp[2]),
    .I1(n964_1),
    .I2(n1574_30) 
);
defparam n1581_s22.INIT=8'hAC;
  LUT3 n1582_s22 (
    .F(n1582_26),
    .I0(ff_dx_tmp[1]),
    .I1(n965_1),
    .I2(n1574_30) 
);
defparam n1582_s22.INIT=8'hAC;
  LUT3 n1583_s22 (
    .F(n1583_26),
    .I0(ff_dx_tmp[0]),
    .I1(n966_1),
    .I2(n1574_30) 
);
defparam n1583_s22.INIT=8'hAC;
  LUT2 n2255_s2 (
    .F(n2255_5),
    .I0(w_vdpcmd_reg_num[2]),
    .I1(w_vdpcmd_reg_num[3]) 
);
defparam n2255_s2.INIT=4'h8;
  LUT2 ff_vram_wr_req_s3 (
    .F(ff_vram_wr_req_7),
    .I0(ff_state[2]),
    .I1(ff_state[3]) 
);
defparam ff_vram_wr_req_s3.INIT=4'h4;
  LUT2 ff_vram_wr_req_s4 (
    .F(ff_vram_wr_req_8),
    .I0(w_vdp_enable),
    .I1(n1967_9) 
);
defparam ff_vram_wr_req_s4.INIT=4'h8;
  LUT2 ff_vram_wr_req_s5 (
    .F(ff_vram_wr_req_9),
    .I0(ff_state[0]),
    .I1(ff_state[1]) 
);
defparam ff_vram_wr_req_s5.INIT=4'h4;
  LUT2 ff_r34r35_sy_9_s3 (
    .F(ff_r34r35_sy_9_7),
    .I0(w_vdpcmd_reg_num[0]),
    .I1(w_vdpcmd_reg_num[1]) 
);
defparam ff_r34r35_sy_9_s3.INIT=4'h8;
  LUT4 ff_r34r35_sy_9_s4 (
    .F(ff_r34r35_sy_9_8),
    .I0(ff_r34r35_sy_9_33),
    .I1(n1967_9),
    .I2(n1544_34),
    .I3(ff_r34r35_sy_9_10) 
);
defparam ff_r34r35_sy_9_s4.INIT=16'h8000;
  LUT2 ff_r34r35_sy_7_s3 (
    .F(ff_r34r35_sy_7_7),
    .I0(w_vdpcmd_reg_num[0]),
    .I1(w_vdpcmd_reg_num[1]) 
);
defparam ff_r34r35_sy_7_s3.INIT=4'h4;
  LUT4 ff_r42r43_ny_9_s3 (
    .F(ff_r42r43_ny_9_7),
    .I0(n1967_9),
    .I1(n1544_34),
    .I2(ff_r34r35_sy_9_10),
    .I3(ff_r42r43_ny_9_8) 
);
defparam ff_r42r43_ny_9_s3.INIT=16'h8000;
  LUT3 ff_r46_cmr_7_s6 (
    .F(ff_r46_cmr_7_8),
    .I0(ff_r46_cmr_7_11),
    .I1(n1967_9),
    .I2(w_vdp_enable) 
);
defparam ff_r46_cmr_7_s6.INIT=8'hE0;
  LUT2 ff_vdpcmd_start_s3 (
    .F(ff_vdpcmd_start_7),
    .I0(ff_state[0]),
    .I1(ff_state[1]) 
);
defparam ff_vdpcmd_start_s3.INIT=4'h1;
  LUT4 ff_r38r39_dy_9_s5 (
    .F(ff_r38r39_dy_9_10),
    .I0(ff_state[2]),
    .I1(ff_r38r39_dy_9_19),
    .I2(ff_r38r39_dy_9_13),
    .I3(n1787_25) 
);
defparam ff_r38r39_dy_9_s5.INIT=16'hF100;
  LUT4 ff_r38r39_dy_9_s6 (
    .F(ff_r38r39_dy_9_11),
    .I0(ff_r38r39_dy_9_14),
    .I1(ff_r34r35_sy_9_10),
    .I2(ff_r38r39_dy_9_21),
    .I3(ff_s2_tr_13) 
);
defparam ff_r38r39_dy_9_s6.INIT=16'hBF00;
  LUT2 ff_s8s9_sx_tmp_10_s6 (
    .F(ff_s8s9_sx_tmp_10_11),
    .I0(ff_state[2]),
    .I1(ff_state[3]) 
);
defparam ff_s8s9_sx_tmp_10_s6.INIT=4'h8;
  LUT4 ff_s8s9_sx_tmp_10_s7 (
    .F(ff_s8s9_sx_tmp_10_12),
    .I0(ff_state[3]),
    .I1(ff_r38r39_dy_9_19),
    .I2(ff_s8s9_sx_tmp_10_13),
    .I3(ff_s8s9_sx_tmp_10_14) 
);
defparam ff_s8s9_sx_tmp_10_s7.INIT=16'hF800;
  LUT4 ff_s8s9_sx_tmp_9_s7 (
    .F(ff_s8s9_sx_tmp_9_12),
    .I0(ff_vdpcmd_start_7),
    .I1(ff_s8s9_sx_tmp[10]),
    .I2(ff_state[2]),
    .I3(ff_state[3]) 
);
defparam ff_s8s9_sx_tmp_9_s7.INIT=16'h700F;
  LUT3 ff_dx_tmp_9_s6 (
    .F(ff_dx_tmp_9_11),
    .I0(ff_vdpcmd_start),
    .I1(ff_r34r35_sy_9_10),
    .I2(ff_state[0]) 
);
defparam ff_dx_tmp_9_s6.INIT=8'hCA;
  LUT4 ff_nx_tmp_9_s6 (
    .F(ff_nx_tmp_9_11),
    .I0(ff_state[2]),
    .I1(ff_state[1]),
    .I2(ff_state[3]),
    .I3(ff_s2_tr_9) 
);
defparam ff_nx_tmp_9_s6.INIT=16'h000E;
  LUT4 ff_nx_tmp_9_s7 (
    .F(ff_nx_tmp_9_12),
    .I0(ff_dx_tmp_9_14),
    .I1(n1787_21),
    .I2(ff_nx_tmp_9_15),
    .I3(ff_s8s9_sx_tmp_10_14) 
);
defparam ff_nx_tmp_9_s7.INIT=16'h8F00;
  LUT4 ff_vram_wdata_7_s7 (
    .F(ff_vram_wdata_7_10),
    .I0(ff_vram_wdata_7_31),
    .I1(ff_s8s9_sx_tmp_10_11),
    .I2(ff_vram_wr_req_8),
    .I3(ff_vram_wdata_7_13) 
);
defparam ff_vram_wdata_7_s7.INIT=16'hB000;
  LUT4 ff_state_1_s8 (
    .F(ff_state_1_13),
    .I0(ff_state[0]),
    .I1(ff_vdpcmd_start),
    .I2(n3494_4),
    .I3(\vdp_command_processor.ff_initializing_10 ) 
);
defparam ff_state_1_s8.INIT=16'h1000;
  LUT4 ff_state_0_s8 (
    .F(ff_state_0_13),
    .I0(ff_state[1]),
    .I1(ff_state[0]),
    .I2(ff_state[2]),
    .I3(ff_state[3]) 
);
defparam ff_state_0_s8.INIT=16'hFB1F;
  LUT2 ff_state_0_s9 (
    .F(ff_state_0_14),
    .I0(w_vdpcmd_vram_read_ack),
    .I1(w_vdpcmd_vram_read_req) 
);
defparam ff_state_0_s9.INIT=4'h9;
  LUT4 n1788_s12 (
    .F(n1788_17),
    .I0(ff_state[1]),
    .I1(ff_vram_wdata_7_11),
    .I2(n1788_19),
    .I3(n1544_34) 
);
defparam n1788_s12.INIT=16'hEF00;
  LUT4 n1788_s13 (
    .F(n1788_18),
    .I0(ff_dx_tmp_9_21),
    .I1(n1788_20),
    .I2(n1788_21),
    .I3(n1788_22) 
);
defparam n1788_s13.INIT=16'h0007;
  LUT4 n1574_s24 (
    .F(n1574_30),
    .I0(w_current_vdp_command[5]),
    .I1(ff_r45_mm),
    .I2(ff_state[2]),
    .I3(n1788_20) 
);
defparam n1574_s24.INIT=16'h0D00;
  LUT4 n1790_s8 (
    .F(n1790_13),
    .I0(n1331_21),
    .I1(ff_vram_wdata_7_11),
    .I2(ff_vdpcmd_start),
    .I3(ff_state[0]) 
);
defparam n1790_s8.INIT=16'hEEF0;
  LUT4 n1790_s9 (
    .F(n1790_14),
    .I0(n1790_15),
    .I1(n1788_22),
    .I2(n1790_16),
    .I3(n1790_17) 
);
defparam n1790_s9.INIT=16'hC8FC;
  LUT4 n1789_s7 (
    .F(n1789_12),
    .I0(ff_vram_wdata_7_11),
    .I1(n1789_14),
    .I2(ff_r38r39_dy_9_21),
    .I3(n1789_15) 
);
defparam n1789_s7.INIT=16'h001F;
  LUT4 n1789_s8 (
    .F(n1789_13),
    .I0(n1789_25),
    .I1(n1789_17),
    .I2(ff_s8s9_sx_tmp_10_11),
    .I3(n1789_18) 
);
defparam n1789_s8.INIT=16'h001F;
  LUT4 n1787_s8 (
    .F(n1787_13),
    .I0(n1790_15),
    .I1(ff_state[0]),
    .I2(ff_state[2]),
    .I3(ff_state[1]) 
);
defparam n1787_s8.INIT=16'hD000;
  LUT4 n1787_s10 (
    .F(n1787_15),
    .I0(n1787_16),
    .I1(ff_vram_wdata_7_11),
    .I2(n1787_23),
    .I3(n1787_18) 
);
defparam n1787_s10.INIT=16'h002F;
  LUT4 n1786_s2 (
    .F(n1786_7),
    .I0(reg_r1_disp_mode[1]),
    .I1(reg_r1_disp_mode[0]),
    .I2(reg_r0_disp_mode[1]),
    .I3(reg_r0_disp_mode[2]) 
);
defparam n1786_s2.INIT=16'h1000;
  LUT3 n317_s3 (
    .F(n317_8),
    .I0(reg_r0_disp_mode[1]),
    .I1(reg_r0_disp_mode[3]),
    .I2(reg_r0_disp_mode[2]) 
);
defparam n317_s3.INIT=8'hD3;
  LUT4 n1646_s4 (
    .F(n1646_9),
    .I0(w_vdpcmd_reg_num[0]),
    .I1(w_vdpcmd_reg_num[1]),
    .I2(w_vdpcmd_reg_num[2]),
    .I3(n2278_6) 
);
defparam n1646_s4.INIT=16'h1000;
  LUT4 n192_s3 (
    .F(n192_8),
    .I0(w_current_vdp_command[7]),
    .I1(w_current_vdp_command[6]),
    .I2(reg_r1_disp_mode[1]),
    .I3(reg_r1_disp_mode[0]) 
);
defparam n192_s3.INIT=16'h0007;
  LUT4 ff_r44_clr_7_s6 (
    .F(ff_r44_clr_7_11),
    .I0(ff_vram_wdata_7_11),
    .I1(ff_r42r43_ny_9_8),
    .I2(n1544_34),
    .I3(ff_r44_clr_7_14) 
);
defparam ff_r44_clr_7_s6.INIT=16'hBF00;
  LUT4 ff_r44_clr_7_s7 (
    .F(ff_r44_clr_7_12),
    .I0(n1790_15),
    .I1(ff_vram_wr_req_9),
    .I2(ff_vram_wdata_7_31),
    .I3(n1787_25) 
);
defparam ff_r44_clr_7_s7.INIT=16'h0B00;
  LUT4 ff_r44_clr_7_s8 (
    .F(ff_r44_clr_7_13),
    .I0(n1527_37),
    .I1(ff_r44_clr_1_16),
    .I2(n1967_9),
    .I3(n1646_9) 
);
defparam ff_r44_clr_7_s8.INIT=16'h7770;
  LUT4 ff_r44_clr_3_s6 (
    .F(ff_r44_clr_3_11),
    .I0(n196_9),
    .I1(ff_r44_clr_1_16),
    .I2(n1967_9),
    .I3(n1646_9) 
);
defparam ff_r44_clr_3_s6.INIT=16'h7770;
  LUT3 n190_s3 (
    .F(n190_6),
    .I0(reg_r1_disp_mode[1]),
    .I1(reg_r1_disp_mode[0]),
    .I2(reg_r0_disp_mode[1]) 
);
defparam n190_s3.INIT=8'h10;
  LUT2 n190_s4 (
    .F(n190_7),
    .I0(reg_r0_disp_mode[2]),
    .I1(reg_r0_disp_mode[3]) 
);
defparam n190_s4.INIT=4'h9;
  LUT2 n311_s3 (
    .F(n311_6),
    .I0(reg_r0_disp_mode[1]),
    .I1(\vdp_command_processor.ff_read_x_low [0]) 
);
defparam n311_s3.INIT=4'h8;
  LUT4 n1806_s2 (
    .F(n1806_5),
    .I0(ff_r42r43_ny[2]),
    .I1(ff_r42r43_ny[3]),
    .I2(ff_r42r43_ny[4]),
    .I3(ff_r42r43_ny[5]) 
);
defparam n1806_s2.INIT=16'h0001;
  LUT3 n1967_s3 (
    .F(n1967_6),
    .I0(ff_state[1]),
    .I1(ff_state[3]),
    .I2(ff_state[2]) 
);
defparam n1967_s3.INIT=8'hE3;
  LUT3 n1976_s3 (
    .F(n1976_6),
    .I0(n1595_22),
    .I1(\vdp_command_processor.ff_current_x [7]),
    .I2(n1967_4) 
);
defparam n1976_s3.INIT=8'h53;
  LUT3 n1983_s3 (
    .F(n1983_6),
    .I0(n1602_22),
    .I1(\vdp_command_processor.ff_current_x [0]),
    .I2(n1967_4) 
);
defparam n1983_s3.INIT=8'hAC;
  LUT2 n1527_s32 (
    .F(n1527_36),
    .I0(ff_state[3]),
    .I1(ff_state[2]) 
);
defparam n1527_s32.INIT=4'h4;
  LUT4 n1527_s33 (
    .F(n1527_37),
    .I0(n317_8),
    .I1(n192_8),
    .I2(\vdp_command_processor.ff_col_mask [7]),
    .I3(w_vdp_enable) 
);
defparam n1527_s33.INIT=16'hBBF0;
  LUT4 n1535_s33 (
    .F(n1535_37),
    .I0(ff_r46_cmr[0]),
    .I1(n1535_48),
    .I2(w_vdpcmd_vram_rdata[7]),
    .I3(ff_r46_cmr[1]) 
);
defparam n1535_s33.INIT=16'h7CC4;
  LUT4 n1535_s34 (
    .F(n1535_38),
    .I0(n1535_49),
    .I1(ff_r46_cmr[2]),
    .I2(w_vdpcmd_vram_rdata[7]),
    .I3(n1536_39) 
);
defparam n1535_s34.INIT=16'h0F77;
  LUT4 n1535_s35 (
    .F(n1535_39),
    .I0(n1536_39),
    .I1(n1535_50),
    .I2(n1535_68),
    .I3(n311_3) 
);
defparam n1535_s35.INIT=16'h3F05;
  LUT4 n1535_s37 (
    .F(n1535_41),
    .I0(w_vdpcmd_vram_rdata[7]),
    .I1(\vdp_command_processor.ff_read_x_low [0]),
    .I2(n190_9),
    .I3(ff_vram_wr_req_7) 
);
defparam n1535_s37.INIT=16'h8F00;
  LUT4 n1535_s38 (
    .F(n1535_42),
    .I0(ff_r46_cmr[0]),
    .I1(n1535_52),
    .I2(n1535_64),
    .I3(n1535_54) 
);
defparam n1535_s38.INIT=16'h2C00;
  LUT2 n1535_s39 (
    .F(n1535_43),
    .I0(n1535_55),
    .I1(n1535_54) 
);
defparam n1535_s39.INIT=4'h8;
  LUT4 n1535_s40 (
    .F(n1535_44),
    .I0(n313_3),
    .I1(n1536_39),
    .I2(ff_r46_cmr[2]),
    .I3(n1535_56) 
);
defparam n1535_s40.INIT=16'hFC45;
  LUT2 n1535_s41 (
    .F(n1535_45),
    .I0(\vdp_command_processor.ff_read_x_low [0]),
    .I1(\vdp_command_processor.ff_read_x_low [1]) 
);
defparam n1535_s41.INIT=4'h1;
  LUT4 n1535_s43 (
    .F(n1535_47),
    .I0(w_vdpcmd_vram_rdata[7]),
    .I1(n1535_57),
    .I2(w_vdpcmd_vram_wdata[7]),
    .I3(ff_r38r39_dy_9_14) 
);
defparam n1535_s43.INIT=16'h0777;
  LUT2 n1536_s31 (
    .F(n1536_35),
    .I0(n1536_45),
    .I1(n1535_54) 
);
defparam n1536_s31.INIT=4'h4;
  LUT4 n1536_s32 (
    .F(n1536_36),
    .I0(n1536_39),
    .I1(n1536_77),
    .I2(ff_r46_cmr[2]),
    .I3(n314_3) 
);
defparam n1536_s32.INIT=16'h3F41;
  LUT4 n1536_s34 (
    .F(n1536_38),
    .I0(ff_r46_cmr[1]),
    .I1(n1536_47),
    .I2(n316_7),
    .I3(ff_r46_cmr[0]) 
);
defparam n1536_s34.INIT=16'hC74C;
  LUT3 n1536_s35 (
    .F(n1536_39),
    .I0(n1536_48),
    .I1(ff_r46_cmr[3]),
    .I2(n1536_49) 
);
defparam n1536_s35.INIT=8'h40;
  LUT4 n1536_s36 (
    .F(n1536_40),
    .I0(n576_15),
    .I1(w_vdpcmd_vram_rdata[6]),
    .I2(n1536_73),
    .I3(n1536_39) 
);
defparam n1536_s36.INIT=16'h31CF;
  LUT4 n1536_s37 (
    .F(n1536_41),
    .I0(ff_r46_cmr[2]),
    .I1(n1536_71),
    .I2(n1536_39),
    .I3(n312_3) 
);
defparam n1536_s37.INIT=16'hF100;
  LUT4 n1536_s38 (
    .F(n1536_42),
    .I0(n1536_52),
    .I1(n1536_53),
    .I2(n1536_54),
    .I3(n1536_39) 
);
defparam n1536_s38.INIT=16'h00F4;
  LUT2 n1536_s39 (
    .F(n1536_43),
    .I0(\vdp_command_processor.ff_read_x_low [0]),
    .I1(n190_9) 
);
defparam n1536_s39.INIT=4'h4;
  LUT4 n1536_s40 (
    .F(n1536_44),
    .I0(w_vdpcmd_vram_rdata[6]),
    .I1(n1535_57),
    .I2(w_vdpcmd_vram_wdata[6]),
    .I3(ff_r38r39_dy_9_14) 
);
defparam n1536_s40.INIT=16'h0777;
  LUT4 n1537_s31 (
    .F(n1537_35),
    .I0(ff_r46_cmr[1]),
    .I1(n317_10),
    .I2(n1537_41),
    .I3(ff_r46_cmr[0]) 
);
defparam n1537_s31.INIT=16'h68F8;
  LUT3 n1537_s32 (
    .F(n1537_36),
    .I0(ff_r46_cmr[2]),
    .I1(n1537_42),
    .I2(n1536_39) 
);
defparam n1537_s32.INIT=8'h0D;
  LUT3 n1537_s33 (
    .F(n1537_37),
    .I0(n1536_39),
    .I1(w_vdpcmd_vram_rdata[5]),
    .I2(n576_15) 
);
defparam n1537_s33.INIT=8'h07;
  LUT4 n1537_s34 (
    .F(n1537_38),
    .I0(\vdp_command_processor.ff_read_x_low [1]),
    .I1(\vdp_command_processor.ff_read_x_low [0]),
    .I2(reg_r0_disp_mode[1]),
    .I3(w_vdp_mode_is_highres) 
);
defparam n1537_s34.INIT=16'h0B00;
  LUT2 n1537_s35 (
    .F(n1537_39),
    .I0(n1536_73),
    .I1(n1537_38) 
);
defparam n1537_s35.INIT=4'h1;
  LUT4 n1537_s36 (
    .F(n1537_40),
    .I0(ff_r38r39_dy_9_14),
    .I1(w_vdpcmd_vram_wdata[5]),
    .I2(w_vdpcmd_vram_rdata[5]),
    .I3(n1535_57) 
);
defparam n1537_s36.INIT=16'h0777;
  LUT4 n1538_s31 (
    .F(n1538_35),
    .I0(n1538_38),
    .I1(n318_7),
    .I2(n1535_50),
    .I3(ff_r46_cmr[2]) 
);
defparam n1538_s31.INIT=16'h5300;
  LUT4 n1538_s32 (
    .F(n1538_36),
    .I0(n1538_38),
    .I1(n1536_39),
    .I2(n1538_39),
    .I3(w_vdpcmd_vram_rdata[4]) 
);
defparam n1538_s32.INIT=16'hEC30;
  LUT4 n1538_s33 (
    .F(n1538_37),
    .I0(ff_r38r39_dy_9_14),
    .I1(w_vdpcmd_vram_wdata[4]),
    .I2(w_vdpcmd_vram_rdata[4]),
    .I3(n1535_57) 
);
defparam n1538_s33.INIT=16'h0777;
  LUT4 n1539_s30 (
    .F(n1539_34),
    .I0(n311_3),
    .I1(n1539_36),
    .I2(n1539_37),
    .I3(n1527_36) 
);
defparam n1539_s30.INIT=16'hAC00;
  LUT3 n1539_s31 (
    .F(n1539_35),
    .I0(\vdp_command_processor.ff_read_x_low [0]),
    .I1(n190_9),
    .I2(\vdp_command_processor.ff_read_x_low [1]) 
);
defparam n1539_s31.INIT=8'h10;
  LUT3 n1540_s30 (
    .F(n1540_34),
    .I0(n312_3),
    .I1(n1540_35),
    .I2(n1539_37) 
);
defparam n1540_s30.INIT=8'h53;
  LUT3 n1541_s30 (
    .F(n1541_34),
    .I0(\vdp_command_processor.ff_read_x_low [1]),
    .I1(\vdp_command_processor.ff_read_x_low [0]),
    .I2(n311_8) 
);
defparam n1541_s30.INIT=8'h70;
  LUT3 n1541_s31 (
    .F(n1541_35),
    .I0(n313_3),
    .I1(n1541_36),
    .I2(n1539_37) 
);
defparam n1541_s31.INIT=8'h53;
  LUT3 n1542_s29 (
    .F(n1542_33),
    .I0(n314_3),
    .I1(n1542_34),
    .I2(n1539_37) 
);
defparam n1542_s29.INIT=8'h53;
  LUT4 n1543_s29 (
    .F(n1543_35),
    .I0(\vdp_command_processor.ff_nx_count [9]),
    .I1(n171_8),
    .I2(n1544_31),
    .I3(w_vdp_enable) 
);
defparam n1543_s29.INIT=16'h0C0A;
  LUT4 n1543_s30 (
    .F(n1543_36),
    .I0(ff_nx_tmp[6]),
    .I1(ff_nx_tmp[7]),
    .I2(ff_nx_tmp[8]),
    .I3(n1545_33) 
);
defparam n1543_s30.INIT=16'h8000;
  LUT4 n1543_s31 (
    .F(n1543_37),
    .I0(ff_nx_tmp[6]),
    .I1(ff_nx_tmp[7]),
    .I2(n1548_34),
    .I3(n1543_38) 
);
defparam n1543_s31.INIT=16'h1000;
  LUT4 n1544_s29 (
    .F(n1544_35),
    .I0(w_current_vdp_command[7]),
    .I1(w_current_vdp_command[5]),
    .I2(w_current_vdp_command[6]),
    .I3(w_current_vdp_command[4]) 
);
defparam n1544_s29.INIT=16'h4000;
  LUT3 n1544_s30 (
    .F(n1544_36),
    .I0(ff_nx_tmp[6]),
    .I1(ff_nx_tmp[7]),
    .I2(n1545_33) 
);
defparam n1544_s30.INIT=8'h80;
  LUT3 n1545_s27 (
    .F(n1545_33),
    .I0(ff_nx_tmp[4]),
    .I1(ff_nx_tmp[5]),
    .I2(n1548_33) 
);
defparam n1545_s27.INIT=8'h80;
  LUT2 n1547_s27 (
    .F(n1547_33),
    .I0(ff_nx_tmp[4]),
    .I1(n1548_34) 
);
defparam n1547_s27.INIT=4'h4;
  LUT2 n1547_s28 (
    .F(n1547_34),
    .I0(ff_nx_tmp[4]),
    .I1(n1548_33) 
);
defparam n1547_s28.INIT=4'h8;
  LUT4 n1548_s27 (
    .F(n1548_33),
    .I0(ff_nx_tmp[0]),
    .I1(ff_nx_tmp[1]),
    .I2(ff_nx_tmp[2]),
    .I3(ff_nx_tmp[3]) 
);
defparam n1548_s27.INIT=16'h8000;
  LUT4 n1548_s28 (
    .F(n1548_34),
    .I0(ff_nx_tmp[0]),
    .I1(ff_nx_tmp[1]),
    .I2(ff_nx_tmp[2]),
    .I3(ff_nx_tmp[3]) 
);
defparam n1548_s28.INIT=16'h0001;
  LUT4 n1555_s29 (
    .F(n1555_33),
    .I0(ff_r40r41_nx[8]),
    .I1(ff_r40r41_nx[7]),
    .I2(n1557_33),
    .I3(ff_r40r41_nx[9]) 
);
defparam n1555_s29.INIT=16'h10EF;
  LUT3 n1555_s30 (
    .F(n1555_34),
    .I0(ff_r36r37_dx[8]),
    .I1(ff_r32r33_sx[8]),
    .I2(n1555_37) 
);
defparam n1555_s30.INIT=8'h53;
  LUT3 n1556_s28 (
    .F(n1556_32),
    .I0(ff_r36r37_dx[7]),
    .I1(ff_r32r33_sx[7]),
    .I2(n1555_37) 
);
defparam n1556_s28.INIT=8'h53;
  LUT2 n1556_s29 (
    .F(n1556_33),
    .I0(ff_r40r41_nx[7]),
    .I1(n1557_33) 
);
defparam n1556_s29.INIT=4'h4;
  LUT3 n1557_s28 (
    .F(n1557_32),
    .I0(ff_r36r37_dx[6]),
    .I1(ff_r32r33_sx[6]),
    .I2(n1555_37) 
);
defparam n1557_s28.INIT=8'hAC;
  LUT4 n1557_s29 (
    .F(n1557_33),
    .I0(ff_r40r41_nx[6]),
    .I1(ff_r40r41_nx[5]),
    .I2(ff_r40r41_nx[4]),
    .I3(n1560_33) 
);
defparam n1557_s29.INIT=16'h0100;
  LUT4 n1558_s28 (
    .F(n1558_32),
    .I0(ff_r40r41_nx[5]),
    .I1(ff_r40r41_nx[4]),
    .I2(n1560_33),
    .I3(ff_r40r41_nx[6]) 
);
defparam n1558_s28.INIT=16'h10EF;
  LUT3 n1558_s29 (
    .F(n1558_33),
    .I0(ff_r36r37_dx[5]),
    .I1(ff_r32r33_sx[5]),
    .I2(n1555_37) 
);
defparam n1558_s29.INIT=8'hAC;
  LUT3 n1559_s28 (
    .F(n1559_32),
    .I0(ff_r36r37_dx[4]),
    .I1(ff_r32r33_sx[4]),
    .I2(n1555_37) 
);
defparam n1559_s28.INIT=8'h53;
  LUT2 n1559_s29 (
    .F(n1559_33),
    .I0(ff_r40r41_nx[4]),
    .I1(n1560_33) 
);
defparam n1559_s29.INIT=4'h4;
  LUT3 n1560_s28 (
    .F(n1560_32),
    .I0(ff_r36r37_dx[3]),
    .I1(ff_r32r33_sx[3]),
    .I2(n1555_37) 
);
defparam n1560_s28.INIT=8'hAC;
  LUT4 n1560_s29 (
    .F(n1560_33),
    .I0(ff_r40r41_nx[3]),
    .I1(ff_r40r41_nx[2]),
    .I2(ff_r40r41_nx[1]),
    .I3(ff_r40r41_nx[0]) 
);
defparam n1560_s29.INIT=16'h0001;
  LUT4 n1561_s28 (
    .F(n1561_32),
    .I0(ff_r40r41_nx[2]),
    .I1(ff_r40r41_nx[1]),
    .I2(ff_r40r41_nx[0]),
    .I3(ff_r40r41_nx[3]) 
);
defparam n1561_s28.INIT=16'h01FE;
  LUT3 n1561_s29 (
    .F(n1561_33),
    .I0(ff_r36r37_dx[2]),
    .I1(ff_r32r33_sx[2]),
    .I2(n1555_37) 
);
defparam n1561_s29.INIT=8'hAC;
  LUT3 n1562_s28 (
    .F(n1562_32),
    .I0(ff_r36r37_dx[1]),
    .I1(ff_r32r33_sx[1]),
    .I2(n1555_37) 
);
defparam n1562_s28.INIT=8'h53;
  LUT2 n1562_s29 (
    .F(n1562_33),
    .I0(ff_r40r41_nx[1]),
    .I1(ff_r40r41_nx[0]) 
);
defparam n1562_s29.INIT=4'h1;
  LUT3 n1563_s29 (
    .F(n1563_33),
    .I0(ff_r36r37_dx[0]),
    .I1(ff_r32r33_sx[0]),
    .I2(n1555_37) 
);
defparam n1563_s29.INIT=8'hAC;
  LUT3 n2278_s3 (
    .F(n2278_6),
    .I0(w_vdpcmd_reg_write_req),
    .I1(w_vdpcmd_reg_write_ack),
    .I2(w_vdpcmd_reg_num[3]) 
);
defparam n2278_s3.INIT=8'h60;
  LUT3 ff_r34r35_sy_9_s6 (
    .F(ff_r34r35_sy_9_10),
    .I0(ff_r34r35_sy_9_11),
    .I1(ff_r34r35_sy_9_12),
    .I2(ff_r34r35_sy_9_13) 
);
defparam ff_r34r35_sy_9_s6.INIT=8'hC4;
  LUT2 ff_r42r43_ny_9_s4 (
    .F(ff_r42r43_ny_9_8),
    .I0(ff_state[1]),
    .I1(ff_state[0]) 
);
defparam ff_r42r43_ny_9_s4.INIT=4'h4;
  LUT2 ff_r46_cmr_7_s7 (
    .F(ff_r46_cmr_7_9),
    .I0(ff_state[0]),
    .I1(ff_state[1]) 
);
defparam ff_r46_cmr_7_s7.INIT=4'h8;
  LUT4 ff_s2_tr_s5 (
    .F(ff_s2_tr_9),
    .I0(ff_state_0_14),
    .I1(ff_state[2]),
    .I2(ff_r38r39_dy_9_14),
    .I3(ff_r42r43_ny_9_8) 
);
defparam ff_s2_tr_s5.INIT=16'h8000;
  LUT4 ff_r38r39_dy_9_s8 (
    .F(ff_r38r39_dy_9_13),
    .I0(ff_s8s9_sx_tmp[10]),
    .I1(ff_vdpcmd_start_7),
    .I2(ff_r45_mm),
    .I3(ff_state[2]) 
);
defparam ff_r38r39_dy_9_s8.INIT=16'hF70F;
  LUT4 ff_r38r39_dy_9_s9 (
    .F(ff_r38r39_dy_9_14),
    .I0(w_current_vdp_command[4]),
    .I1(w_current_vdp_command[6]),
    .I2(w_current_vdp_command[5]),
    .I3(w_current_vdp_command[7]) 
);
defparam ff_r38r39_dy_9_s9.INIT=16'h1000;
  LUT4 ff_s8s9_sx_tmp_10_s8 (
    .F(ff_s8s9_sx_tmp_10_13),
    .I0(ff_s8s9_sx_tmp_10_20),
    .I1(ff_state[1]),
    .I2(ff_state[3]),
    .I3(ff_state[2]) 
);
defparam ff_s8s9_sx_tmp_10_s8.INIT=16'hFA03;
  LUT4 ff_s8s9_sx_tmp_10_s9 (
    .F(ff_s8s9_sx_tmp_10_14),
    .I0(ff_vdpcmd_start),
    .I1(ff_state[0]),
    .I2(n1544_34),
    .I3(ff_vram_wr_req_8) 
);
defparam ff_s8s9_sx_tmp_10_s9.INIT=16'hEF00;
  LUT2 ff_dx_tmp_9_s9 (
    .F(ff_dx_tmp_9_14),
    .I0(w_vdpcmd_vram_write_ack),
    .I1(ff_vram_wr_req) 
);
defparam ff_dx_tmp_9_s9.INIT=4'h9;
  LUT4 ff_dx_tmp_9_s10 (
    .F(ff_dx_tmp_9_15),
    .I0(ff_s8s9_sx_tmp[10]),
    .I1(ff_r45_mm),
    .I2(ff_s8s9_sx_tmp_10_11),
    .I3(ff_vdpcmd_start_7) 
);
defparam ff_dx_tmp_9_s10.INIT=16'h8000;
  LUT4 ff_vram_wdata_7_s8 (
    .F(ff_vram_wdata_7_11),
    .I0(ff_r34r35_sy_9_11),
    .I1(ff_r34r35_sy_9_13),
    .I2(ff_vram_wdata_7_14),
    .I3(ff_r34r35_sy_9_12) 
);
defparam ff_vram_wdata_7_s8.INIT=16'h0D00;
  LUT4 ff_vram_wdata_7_s10 (
    .F(ff_vram_wdata_7_13),
    .I0(ff_state_0_14),
    .I1(ff_r42r43_ny_9_8),
    .I2(n1541_33),
    .I3(ff_vram_wdata_7_16) 
);
defparam ff_vram_wdata_7_s10.INIT=16'h00F8;
  LUT4 n1788_s14 (
    .F(n1788_19),
    .I0(w_current_vdp_command[6]),
    .I1(w_current_vdp_command[4]),
    .I2(w_current_vdp_command[5]),
    .I3(w_current_vdp_command[7]) 
);
defparam n1788_s14.INIT=16'hD388;
  LUT3 n1788_s15 (
    .F(n1788_20),
    .I0(w_current_vdp_command[7]),
    .I1(w_current_vdp_command[6]),
    .I2(w_current_vdp_command[4]) 
);
defparam n1788_s15.INIT=8'h40;
  LUT4 n1788_s16 (
    .F(n1788_21),
    .I0(ff_state_0_14),
    .I1(ff_state[0]),
    .I2(ff_state[1]),
    .I3(n1527_36) 
);
defparam n1788_s16.INIT=16'hA300;
  LUT4 n1788_s17 (
    .F(n1788_22),
    .I0(ff_state[1]),
    .I1(ff_vram_wdata_7_15),
    .I2(ff_state[0]),
    .I3(ff_s8s9_sx_tmp_10_11) 
);
defparam n1788_s17.INIT=16'h1F00;
  LUT3 n1790_s10 (
    .F(n1790_15),
    .I0(ff_r34r35_sy_9_11),
    .I1(n1790_18),
    .I2(ff_r34r35_sy_9_13) 
);
defparam n1790_s10.INIT=8'h31;
  LUT4 n1790_s11 (
    .F(n1790_16),
    .I0(ff_r38r39_dy_9_14),
    .I1(ff_state[0]),
    .I2(ff_state[1]),
    .I3(n1790_17) 
);
defparam n1790_s11.INIT=16'h0FFB;
  LUT4 n1790_s12 (
    .F(n1790_17),
    .I0(n1790_23),
    .I1(n1790_25),
    .I2(n1527_36),
    .I3(n1790_21) 
);
defparam n1790_s12.INIT=16'h00EF;
  LUT4 n1789_s9 (
    .F(n1789_14),
    .I0(w_current_vdp_command[4]),
    .I1(w_current_vdp_command[6]),
    .I2(w_current_vdp_command[5]),
    .I3(w_current_vdp_command[7]) 
);
defparam n1789_s9.INIT=16'hB433;
  LUT4 n1789_s10 (
    .F(n1789_15),
    .I0(w_current_vdp_command[6]),
    .I1(ff_vram_wr_req_9),
    .I2(ff_state[2]),
    .I3(n1789_19) 
);
defparam n1789_s10.INIT=16'h00F8;
  LUT4 n1789_s12 (
    .F(n1789_17),
    .I0(ff_r34r35_sy_9_11),
    .I1(n1790_18),
    .I2(ff_vram_wr_req_9),
    .I3(ff_r34r35_sy_9_13) 
);
defparam n1789_s12.INIT=16'h3010;
  LUT4 n1789_s13 (
    .F(n1789_18),
    .I0(ff_state_0_14),
    .I1(ff_state[1]),
    .I2(n1789_20),
    .I3(ff_vram_wr_req_7) 
);
defparam n1789_s13.INIT=16'h0E00;
  LUT4 n1787_s11 (
    .F(n1787_16),
    .I0(w_current_vdp_command[5]),
    .I1(w_current_vdp_command[6]),
    .I2(w_current_vdp_command[4]),
    .I3(w_current_vdp_command[7]) 
);
defparam n1787_s11.INIT=16'hFA0C;
  LUT4 n1787_s13 (
    .F(n1787_18),
    .I0(ff_r38r39_dy_9_14),
    .I1(ff_state[1]),
    .I2(n1787_19),
    .I3(ff_s2_tr_13) 
);
defparam n1787_s13.INIT=16'hD000;
  LUT4 ff_r44_clr_7_s9 (
    .F(ff_r44_clr_7_14),
    .I0(ff_r44_clr_7_15),
    .I1(ff_state[3]),
    .I2(ff_state[2]),
    .I3(n3494_4) 
);
defparam ff_r44_clr_7_s9.INIT=16'h1F00;
  LUT2 n1535_s44 (
    .F(n1535_48),
    .I0(w_vdpcmd_vram_wdata[7]),
    .I1(n1527_37) 
);
defparam n1535_s44.INIT=4'h8;
  LUT4 n1535_s45 (
    .F(n1535_49),
    .I0(w_vdpcmd_vram_wdata[7]),
    .I1(n1527_37),
    .I2(n315_9),
    .I3(n1535_50) 
);
defparam n1535_s45.INIT=16'h77F0;
  LUT2 n1535_s46 (
    .F(n1535_50),
    .I0(ff_r46_cmr[0]),
    .I1(ff_r46_cmr[1]) 
);
defparam n1535_s46.INIT=4'h1;
  LUT4 n1535_s48 (
    .F(n1535_52),
    .I0(n1535_64),
    .I1(n1535_58),
    .I2(n311_5),
    .I3(ff_r46_cmr[1]) 
);
defparam n1535_s48.INIT=16'h03FD;
  LUT4 n1535_s50 (
    .F(n1535_54),
    .I0(n1536_48),
    .I1(n1536_49),
    .I2(ff_r46_cmr[3]),
    .I3(ff_r46_cmr[2]) 
);
defparam n1535_s50.INIT=16'h00BF;
  LUT4 n1535_s51 (
    .F(n1535_55),
    .I0(ff_r46_cmr[0]),
    .I1(ff_r46_cmr[1]),
    .I2(n313_3),
    .I3(n1535_66) 
);
defparam n1535_s51.INIT=16'h823F;
  LUT4 n1535_s52 (
    .F(n1535_56),
    .I0(n1535_66),
    .I1(n313_3),
    .I2(ff_r46_cmr[0]),
    .I3(ff_r46_cmr[1]) 
);
defparam n1535_s52.INIT=16'h333A;
  LUT4 n1535_s53 (
    .F(n1535_57),
    .I0(n317_8),
    .I1(n1539_37),
    .I2(n313_6),
    .I3(ff_r38r39_dy_9_14) 
);
defparam n1535_s53.INIT=16'h00BF;
  LUT4 n1536_s41 (
    .F(n1536_45),
    .I0(ff_r46_cmr[0]),
    .I1(n1536_75),
    .I2(ff_r46_cmr[1]),
    .I3(n314_3) 
);
defparam n1536_s41.INIT=16'h7CC4;
  LUT4 n1536_s43 (
    .F(n1536_47),
    .I0(ff_r46_cmr[2]),
    .I1(ff_r46_cmr[0]),
    .I2(ff_r46_cmr[1]),
    .I3(n1536_67) 
);
defparam n1536_s43.INIT=16'h6235;
  LUT4 n1536_s44 (
    .F(n1536_48),
    .I0(n192_8),
    .I1(n1536_57),
    .I2(n1536_58),
    .I3(n1536_59) 
);
defparam n1536_s44.INIT=16'h0007;
  LUT4 n1536_s45 (
    .F(n1536_49),
    .I0(n1536_60),
    .I1(w_vdp_mode_is_highres),
    .I2(n1536_61),
    .I3(n1536_62) 
);
defparam n1536_s45.INIT=16'h008F;
  LUT4 n1536_s48 (
    .F(n1536_52),
    .I0(n312_4),
    .I1(w_vdpcmd_vram_rdata[2]),
    .I2(n1535_50),
    .I3(n311_8) 
);
defparam n1536_s48.INIT=16'h0503;
  LUT4 n1536_s49 (
    .F(n1536_53),
    .I0(n1535_59),
    .I1(w_vdpcmd_vram_wdata[2]),
    .I2(n1535_50),
    .I3(ff_r46_cmr[2]) 
);
defparam n1536_s49.INIT=16'hBF00;
  LUT4 n1536_s50 (
    .F(n1536_54),
    .I0(n1536_63),
    .I1(n312_4),
    .I2(ff_r46_cmr[0]),
    .I3(n1536_64) 
);
defparam n1536_s50.INIT=16'h1F00;
  LUT3 n1537_s37 (
    .F(n1537_41),
    .I0(\vdp_command_processor.ff_col_mask [7]),
    .I1(w_vdp_enable),
    .I2(w_vdpcmd_vram_wdata[5]) 
);
defparam n1537_s37.INIT=8'hE0;
  LUT4 n1537_s38 (
    .F(n1537_42),
    .I0(n1527_37),
    .I1(w_vdpcmd_vram_wdata[5]),
    .I2(n317_10),
    .I3(n1535_50) 
);
defparam n1537_s38.INIT=16'h77F0;
  LUT3 n1538_s34 (
    .F(n1538_38),
    .I0(w_vdpcmd_vram_wdata[4]),
    .I1(n1527_37),
    .I2(ff_r46_cmr[1]) 
);
defparam n1538_s34.INIT=8'h87;
  LUT4 n1538_s35 (
    .F(n1538_39),
    .I0(n1538_40),
    .I1(w_vdpcmd_vram_wdata[4]),
    .I2(n1527_37),
    .I3(ff_r46_cmr[2]) 
);
defparam n1538_s35.INIT=16'h00BF;
  LUT3 n1539_s32 (
    .F(n1539_36),
    .I0(w_vdpcmd_vram_wdata[3]),
    .I1(w_vdpcmd_vram_rdata[3]),
    .I2(ff_r38r39_dy_9_14) 
);
defparam n1539_s32.INIT=8'hAC;
  LUT4 n1539_s33 (
    .F(n1539_37),
    .I0(w_current_vdp_command[5]),
    .I1(w_current_vdp_command[6]),
    .I2(w_current_vdp_command[4]),
    .I3(w_current_vdp_command[7]) 
);
defparam n1539_s33.INIT=16'h1000;
  LUT3 n1540_s31 (
    .F(n1540_35),
    .I0(w_vdpcmd_vram_wdata[2]),
    .I1(w_vdpcmd_vram_rdata[2]),
    .I2(ff_r38r39_dy_9_14) 
);
defparam n1540_s31.INIT=8'hAC;
  LUT3 n1541_s32 (
    .F(n1541_36),
    .I0(w_vdpcmd_vram_wdata[1]),
    .I1(w_vdpcmd_vram_rdata[1]),
    .I2(ff_r38r39_dy_9_14) 
);
defparam n1541_s32.INIT=8'hAC;
  LUT3 n1542_s30 (
    .F(n1542_34),
    .I0(w_vdpcmd_vram_wdata[0]),
    .I1(w_vdpcmd_vram_rdata[0]),
    .I2(ff_r38r39_dy_9_14) 
);
defparam n1542_s30.INIT=8'hAC;
  LUT2 n1543_s32 (
    .F(n1543_38),
    .I0(ff_nx_tmp[4]),
    .I1(ff_nx_tmp[5]) 
);
defparam n1543_s32.INIT=4'h1;
  LUT4 ff_r34r35_sy_9_s7 (
    .F(ff_r34r35_sy_9_11),
    .I0(ff_r34r35_sy_9_14),
    .I1(ff_r34r35_sy_9_15),
    .I2(ff_r34r35_sy_9_31),
    .I3(ff_r34r35_sy_9_17) 
);
defparam ff_r34r35_sy_9_s7.INIT=16'hFE00;
  LUT4 ff_r34r35_sy_9_s8 (
    .F(ff_r34r35_sy_9_12),
    .I0(n1555_37),
    .I1(ff_r34r35_sy_9_18),
    .I2(ff_r34r35_sy_9_19),
    .I3(\vdp_command_processor.ff_initializing ) 
);
defparam ff_r34r35_sy_9_s8.INIT=16'h00F1;
  LUT4 ff_r34r35_sy_9_s9 (
    .F(ff_r34r35_sy_9_13),
    .I0(ff_r34r35_sy_9_29),
    .I1(w_current_vdp_command[7]),
    .I2(w_current_vdp_command[5]),
    .I3(ff_r34r35_sy_9_21) 
);
defparam ff_r34r35_sy_9_s9.INIT=16'h0BBB;
  LUT4 ff_vram_wdata_7_s11 (
    .F(ff_vram_wdata_7_14),
    .I0(ff_vram_wdata_7_17),
    .I1(ff_vram_wdata_7_18),
    .I2(ff_r45_diy),
    .I3(ff_vram_wdata_7_19) 
);
defparam ff_vram_wdata_7_s11.INIT=16'h001F;
  LUT2 ff_vram_wdata_7_s12 (
    .F(ff_vram_wdata_7_15),
    .I0(ff_r34r35_sy_9_19),
    .I1(n1234_3) 
);
defparam ff_vram_wdata_7_s12.INIT=4'h4;
  LUT3 ff_vram_wdata_7_s13 (
    .F(ff_vram_wdata_7_16),
    .I0(ff_vram_wdata_7_20),
    .I1(n1788_20),
    .I2(\vdp_command_processor.ff_initializing_10 ) 
);
defparam ff_vram_wdata_7_s13.INIT=8'h10;
  LUT3 n1790_s13 (
    .F(n1790_18),
    .I0(ff_r34r35_sy_9_18),
    .I1(n1555_37),
    .I2(ff_r34r35_sy_9_19) 
);
defparam n1790_s13.INIT=8'h0E;
  LUT4 n1790_s16 (
    .F(n1790_21),
    .I0(n1544_35),
    .I1(ff_state[1]),
    .I2(ff_state[0]),
    .I3(ff_vram_wr_req_7) 
);
defparam n1790_s16.INIT=16'h4F00;
  LUT4 n1789_s14 (
    .F(n1789_19),
    .I0(ff_r34r35_sy_9_21),
    .I1(n1789_21),
    .I2(ff_state[1]),
    .I3(ff_state[0]) 
);
defparam n1789_s14.INIT=16'h0305;
  LUT4 n1789_s15 (
    .F(n1789_20),
    .I0(n1788_20),
    .I1(w_current_vdp_command[5]),
    .I2(ff_state[0]),
    .I3(ff_state[1]) 
);
defparam n1789_s15.INIT=16'hD00F;
  LUT4 n1787_s14 (
    .F(n1787_19),
    .I0(ff_state_0_14),
    .I1(ff_state[0]),
    .I2(ff_state[1]),
    .I3(ff_state[2]) 
);
defparam n1787_s14.INIT=16'hAC30;
  LUT4 ff_r44_clr_7_s10 (
    .F(ff_r44_clr_7_15),
    .I0(ff_r38r39_dy_9_14),
    .I1(ff_state_0_14),
    .I2(ff_state[1]),
    .I3(ff_state[0]) 
);
defparam ff_r44_clr_7_s10.INIT=16'h08C0;
  LUT4 n1535_s54 (
    .F(n1535_58),
    .I0(n317_8),
    .I1(n311_6),
    .I2(n313_6),
    .I3(w_vdpcmd_vram_rdata[3]) 
);
defparam n1535_s54.INIT=16'hEF00;
  LUT2 n1535_s55 (
    .F(n1535_59),
    .I0(w_vdp_enable),
    .I1(\vdp_command_processor.ff_col_mask [3]) 
);
defparam n1535_s55.INIT=4'h1;
  LUT4 n1536_s53 (
    .F(n1536_57),
    .I0(reg_r0_disp_mode[1]),
    .I1(reg_r0_disp_mode[3]),
    .I2(reg_r0_disp_mode[2]),
    .I3(w_vdp_enable) 
);
defparam n1536_s53.INIT=16'h2C00;
  LUT2 n1536_s54 (
    .F(n1536_58),
    .I0(w_vdp_enable),
    .I1(\vdp_command_processor.ff_col_mask [7]) 
);
defparam n1536_s54.INIT=4'h1;
  LUT4 n1536_s55 (
    .F(n1536_59),
    .I0(w_vdpcmd_vram_wdata[4]),
    .I1(w_vdpcmd_vram_wdata[5]),
    .I2(w_vdpcmd_vram_wdata[6]),
    .I3(w_vdpcmd_vram_wdata[7]) 
);
defparam n1536_s55.INIT=16'h0001;
  LUT4 n1536_s56 (
    .F(n1536_60),
    .I0(w_current_vdp_command[7]),
    .I1(w_current_vdp_command[6]),
    .I2(reg_r0_disp_mode[1]),
    .I3(w_vdp_enable) 
);
defparam n1536_s56.INIT=16'h0700;
  LUT4 n1536_s57 (
    .F(n1536_61),
    .I0(w_vdpcmd_vram_wdata[2]),
    .I1(w_vdpcmd_vram_wdata[3]),
    .I2(w_vdp_enable),
    .I3(\vdp_command_processor.ff_col_mask [3]) 
);
defparam n1536_s57.INIT=16'hEEE0;
  LUT4 n1536_s58 (
    .F(n1536_62),
    .I0(w_vdpcmd_vram_wdata[0]),
    .I1(w_vdpcmd_vram_wdata[1]),
    .I2(w_vdp_enable),
    .I3(ff_pre_x_cnt_start1[5]) 
);
defparam n1536_s58.INIT=16'hEEE0;
  LUT4 n1536_s59 (
    .F(n1536_63),
    .I0(n317_8),
    .I1(n311_6),
    .I2(n313_6),
    .I3(w_vdpcmd_vram_rdata[2]) 
);
defparam n1536_s59.INIT=16'hEF00;
  LUT4 n1536_s60 (
    .F(n1536_64),
    .I0(n1536_65),
    .I1(ff_r46_cmr[2]),
    .I2(n1535_59),
    .I3(w_vdpcmd_vram_wdata[2]) 
);
defparam n1536_s60.INIT=16'h0100;
  LUT3 n1538_s36 (
    .F(n1538_40),
    .I0(ff_r46_cmr[1]),
    .I1(w_vdpcmd_vram_rdata[4]),
    .I2(ff_r46_cmr[0]) 
);
defparam n1538_s36.INIT=8'hD0;
  LUT4 ff_r34r35_sy_9_s10 (
    .F(ff_r34r35_sy_9_14),
    .I0(\vdp_command_processor.maxxmask [0]),
    .I1(w_vdp_mode_is_highres),
    .I2(ff_dx_tmp[8]),
    .I3(w_vdp_enable) 
);
defparam ff_r34r35_sy_9_s10.INIT=16'h030A;
  LUT4 ff_r34r35_sy_9_s11 (
    .F(ff_r34r35_sy_9_15),
    .I0(\vdp_command_processor.maxxmask [1]),
    .I1(w_vdp_mode_is_highres),
    .I2(ff_dx_tmp[9]),
    .I3(w_vdp_enable) 
);
defparam ff_r34r35_sy_9_s11.INIT=16'h0C0A;
  LUT4 ff_r34r35_sy_9_s13 (
    .F(ff_r34r35_sy_9_17),
    .I0(ff_r34r35_sy_9_22),
    .I1(ff_r34r35_sy_9_23),
    .I2(w_vdp_mode_is_highres),
    .I3(w_vdp_enable) 
);
defparam ff_r34r35_sy_9_s13.INIT=16'hACEE;
  LUT4 ff_r34r35_sy_9_s14 (
    .F(ff_r34r35_sy_9_18),
    .I0(n1548_34),
    .I1(n1543_38),
    .I2(ff_r34r35_sy_9_24),
    .I3(ff_r34r35_sy_9_25) 
);
defparam ff_r34r35_sy_9_s14.INIT=16'h7F00;
  LUT4 ff_r34r35_sy_9_s15 (
    .F(ff_r34r35_sy_9_19),
    .I0(ff_r34r35_sy_9_26),
    .I1(ff_r34r35_sy_9_27),
    .I2(w_vdp_mode_is_highres),
    .I3(w_vdp_enable) 
);
defparam ff_r34r35_sy_9_s15.INIT=16'h3522;
  LUT3 ff_r34r35_sy_9_s17 (
    .F(ff_r34r35_sy_9_21),
    .I0(w_current_vdp_command[4]),
    .I1(w_current_vdp_command[7]),
    .I2(w_current_vdp_command[6]) 
);
defparam ff_r34r35_sy_9_s17.INIT=8'h10;
  LUT3 ff_s8s9_sx_tmp_10_s11 (
    .F(ff_s8s9_sx_tmp_10_16),
    .I0(ff_r45_eq),
    .I1(n709_3),
    .I2(ff_state[1]) 
);
defparam ff_s8s9_sx_tmp_10_s11.INIT=8'h90;
  LUT4 ff_vram_wdata_7_s14 (
    .F(ff_vram_wdata_7_17),
    .I0(ff_r38r39_dy_9_14),
    .I1(ff_vram_wdata_7_21),
    .I2(ff_vram_wdata_7_22),
    .I3(ff_vram_wdata_7_23) 
);
defparam ff_vram_wdata_7_s14.INIT=16'h4000;
  LUT4 ff_vram_wdata_7_s15 (
    .F(ff_vram_wdata_7_18),
    .I0(ff_r34r35_sy[0]),
    .I1(ff_vram_wdata_7_24),
    .I2(ff_vram_wdata_7_25),
    .I3(ff_vram_wdata_7_26) 
);
defparam ff_vram_wdata_7_s15.INIT=16'h4000;
  LUT4 ff_vram_wdata_7_s16 (
    .F(ff_vram_wdata_7_19),
    .I0(ff_r42r43_ny[1]),
    .I1(ff_r42r43_ny[0]),
    .I2(ff_vram_wdata_7_27),
    .I3(n1806_5) 
);
defparam ff_vram_wdata_7_s16.INIT=16'h4000;
  LUT3 ff_vram_wdata_7_s17 (
    .F(ff_vram_wdata_7_20),
    .I0(w_current_vdp_command[4]),
    .I1(w_current_vdp_command[5]),
    .I2(w_current_vdp_command[7]) 
);
defparam ff_vram_wdata_7_s17.INIT=8'h10;
  LUT2 n1789_s16 (
    .F(n1789_21),
    .I0(n1539_37),
    .I1(ff_r38r39_dy_9_14) 
);
defparam n1789_s16.INIT=4'h1;
  LUT2 n1536_s61 (
    .F(n1536_65),
    .I0(ff_r46_cmr[1]),
    .I1(ff_r46_cmr[0]) 
);
defparam n1536_s61.INIT=4'h4;
  LUT3 ff_r34r35_sy_9_s18 (
    .F(ff_r34r35_sy_9_22),
    .I0(\vdp_command_processor.maxxmask [1]),
    .I1(w_vdp_enable),
    .I2(ff_s8s9_sx_tmp[9]) 
);
defparam ff_r34r35_sy_9_s18.INIT=8'h0E;
  LUT3 ff_r34r35_sy_9_s19 (
    .F(ff_r34r35_sy_9_23),
    .I0(\vdp_command_processor.maxxmask [0]),
    .I1(w_vdp_enable),
    .I2(ff_s8s9_sx_tmp[8]) 
);
defparam ff_r34r35_sy_9_s19.INIT=8'h0E;
  LUT4 ff_r34r35_sy_9_s20 (
    .F(ff_r34r35_sy_9_24),
    .I0(ff_nx_tmp[6]),
    .I1(ff_nx_tmp[7]),
    .I2(ff_nx_tmp[8]),
    .I3(ff_nx_tmp[9]) 
);
defparam ff_r34r35_sy_9_s20.INIT=16'h0001;
  LUT3 ff_r34r35_sy_9_s21 (
    .F(ff_r34r35_sy_9_25),
    .I0(w_current_vdp_command[4]),
    .I1(w_current_vdp_command[5]),
    .I2(w_current_vdp_command[7]) 
);
defparam ff_r34r35_sy_9_s21.INIT=8'h90;
  LUT3 ff_r34r35_sy_9_s22 (
    .F(ff_r34r35_sy_9_26),
    .I0(\vdp_command_processor.maxxmask [0]),
    .I1(w_vdp_enable),
    .I2(ff_dx_tmp[8]) 
);
defparam ff_r34r35_sy_9_s22.INIT=8'h3D;
  LUT3 ff_r34r35_sy_9_s23 (
    .F(ff_r34r35_sy_9_27),
    .I0(\vdp_command_processor.maxxmask [1]),
    .I1(w_vdp_enable),
    .I2(ff_dx_tmp[9]) 
);
defparam ff_r34r35_sy_9_s23.INIT=8'h0E;
  LUT2 ff_vram_wdata_7_s18 (
    .F(ff_vram_wdata_7_21),
    .I0(ff_r38r39_dy[0]),
    .I1(ff_r38r39_dy[1]) 
);
defparam ff_vram_wdata_7_s18.INIT=4'h1;
  LUT4 ff_vram_wdata_7_s19 (
    .F(ff_vram_wdata_7_22),
    .I0(ff_r38r39_dy[6]),
    .I1(ff_r38r39_dy[7]),
    .I2(ff_r38r39_dy[8]),
    .I3(ff_r38r39_dy[9]) 
);
defparam ff_vram_wdata_7_s19.INIT=16'h0001;
  LUT4 ff_vram_wdata_7_s20 (
    .F(ff_vram_wdata_7_23),
    .I0(ff_r38r39_dy[2]),
    .I1(ff_r38r39_dy[3]),
    .I2(ff_r38r39_dy[4]),
    .I3(ff_r38r39_dy[5]) 
);
defparam ff_vram_wdata_7_s20.INIT=16'h0001;
  LUT3 ff_vram_wdata_7_s21 (
    .F(ff_vram_wdata_7_24),
    .I0(ff_r34r35_sy[1]),
    .I1(w_current_vdp_command[4]),
    .I2(w_current_vdp_command[5]) 
);
defparam ff_vram_wdata_7_s21.INIT=8'h14;
  LUT4 ff_vram_wdata_7_s22 (
    .F(ff_vram_wdata_7_25),
    .I0(ff_r34r35_sy[2]),
    .I1(ff_r34r35_sy[3]),
    .I2(ff_r34r35_sy[4]),
    .I3(ff_r34r35_sy[5]) 
);
defparam ff_vram_wdata_7_s22.INIT=16'h0001;
  LUT4 ff_vram_wdata_7_s23 (
    .F(ff_vram_wdata_7_26),
    .I0(ff_r34r35_sy[6]),
    .I1(ff_r34r35_sy[7]),
    .I2(ff_r34r35_sy[8]),
    .I3(ff_r34r35_sy[9]) 
);
defparam ff_vram_wdata_7_s23.INIT=16'h0001;
  LUT4 ff_vram_wdata_7_s24 (
    .F(ff_vram_wdata_7_27),
    .I0(ff_r42r43_ny[6]),
    .I1(ff_r42r43_ny[7]),
    .I2(ff_r42r43_ny[8]),
    .I3(ff_r42r43_ny[9]) 
);
defparam ff_vram_wdata_7_s24.INIT=16'h0001;
  LUT3 n1536_s62 (
    .F(n1536_67),
    .I0(w_vdp_enable),
    .I1(\vdp_command_processor.ff_col_mask [7]),
    .I2(w_vdpcmd_vram_wdata[6]) 
);
defparam n1536_s62.INIT=8'hE0;
  LUT4 ff_r38r39_dy_9_s11 (
    .F(ff_r38r39_dy_9_17),
    .I0(w_vdpcmd_reg_num[2]),
    .I1(n2298_7),
    .I2(w_vdpcmd_reg_num[0]),
    .I3(w_vdpcmd_reg_num[1]) 
);
defparam ff_r38r39_dy_9_s11.INIT=16'h8000;
  LUT4 n2278_s4 (
    .F(n2278_8),
    .I0(w_vdpcmd_reg_num[2]),
    .I1(w_vdpcmd_reg_write_req),
    .I2(w_vdpcmd_reg_write_ack),
    .I3(w_vdpcmd_reg_num[3]) 
);
defparam n2278_s4.INIT=16'h1400;
  LUT4 n311_s4 (
    .F(n311_8),
    .I0(n317_8),
    .I1(reg_r0_disp_mode[1]),
    .I2(\vdp_command_processor.ff_read_x_low [0]),
    .I3(n313_6) 
);
defparam n311_s4.INIT=16'h1500;
  LUT4 ff_r38r39_dy_7_s5 (
    .F(ff_r38r39_dy_7_11),
    .I0(w_vdpcmd_reg_num[2]),
    .I1(n2298_7),
    .I2(w_vdpcmd_reg_num[0]),
    .I3(w_vdpcmd_reg_num[1]) 
);
defparam ff_r38r39_dy_7_s5.INIT=16'h0800;
  LUT4 ff_r46_cmr_7_s8 (
    .F(ff_r46_cmr_7_11),
    .I0(w_vdpcmd_reg_num[2]),
    .I1(n2278_6),
    .I2(w_vdpcmd_reg_num[0]),
    .I3(w_vdpcmd_reg_num[1]) 
);
defparam ff_r46_cmr_7_s8.INIT=16'h0800;
  LUT4 n1536_s63 (
    .F(n1536_69),
    .I0(\vdp_command_processor.ff_read_x_low [0]),
    .I1(\vdp_command_processor.ff_read_x_low [1]),
    .I2(w_vdpcmd_vram_rdata[6]),
    .I3(n228_4) 
);
defparam n1536_s63.INIT=16'h1F00;
  LUT4 n1535_s57 (
    .F(n1535_62),
    .I0(\vdp_command_processor.ff_read_x_low [0]),
    .I1(\vdp_command_processor.ff_read_x_low [1]),
    .I2(w_vdpcmd_vram_rdata[7]),
    .I3(n228_4) 
);
defparam n1535_s57.INIT=16'h1F00;
  LUT4 n1536_s64 (
    .F(n1536_71),
    .I0(w_vdp_enable),
    .I1(\vdp_command_processor.ff_col_mask [3]),
    .I2(w_vdpcmd_vram_wdata[2]),
    .I3(ff_r46_cmr[1]) 
);
defparam n1536_s64.INIT=16'hE01F;
  LUT3 n1535_s58 (
    .F(n1535_64),
    .I0(w_vdp_enable),
    .I1(\vdp_command_processor.ff_col_mask [3]),
    .I2(w_vdpcmd_vram_wdata[3]) 
);
defparam n1535_s58.INIT=8'hE0;
  LUT4 ff_r34r35_sy_9_s24 (
    .F(ff_r34r35_sy_9_29),
    .I0(n1548_34),
    .I1(ff_nx_tmp[4]),
    .I2(ff_nx_tmp[5]),
    .I3(ff_r34r35_sy_9_24) 
);
defparam ff_r34r35_sy_9_s24.INIT=16'h0200;
  LUT4 n1545_s29 (
    .F(n1545_36),
    .I0(n1541_33),
    .I1(n1548_34),
    .I2(ff_nx_tmp[4]),
    .I3(ff_nx_tmp[5]) 
);
defparam n1545_s29.INIT=16'h0004;
  LUT4 n190_s5 (
    .F(n190_9),
    .I0(reg_r1_disp_mode[1]),
    .I1(reg_r1_disp_mode[0]),
    .I2(reg_r0_disp_mode[1]),
    .I3(n190_7) 
);
defparam n190_s5.INIT=16'h0010;
  LUT4 n1536_s65 (
    .F(n1536_73),
    .I0(\vdp_command_processor.ff_read_x_low [0]),
    .I1(n190_6),
    .I2(reg_r0_disp_mode[2]),
    .I3(reg_r0_disp_mode[3]) 
);
defparam n1536_s65.INIT=16'h0880;
  LUT4 ff_state_1_s12 (
    .F(ff_state_1_18),
    .I0(ff_dx_tmp_9_21),
    .I1(w_vdpcmd_vram_write_ack),
    .I2(ff_vram_wr_req),
    .I3(ff_state_1_22) 
);
defparam ff_state_1_s12.INIT=16'h00D7;
  LUT4 ff_r38r39_dy_9_s12 (
    .F(ff_r38r39_dy_9_19),
    .I0(w_vdpcmd_vram_write_ack),
    .I1(ff_vram_wr_req),
    .I2(n1544_35),
    .I3(ff_r46_cmr_7_9) 
);
defparam ff_r38r39_dy_9_s12.INIT=16'h9000;
  LUT4 ff_dx_tmp_9_s11 (
    .F(ff_dx_tmp_9_17),
    .I0(ff_dx_tmp_9_21),
    .I1(w_vdpcmd_vram_write_ack),
    .I2(ff_vram_wr_req),
    .I3(ff_dx_tmp_9_15) 
);
defparam ff_dx_tmp_9_s11.INIT=16'h007D;
  LUT4 ff_s8s9_sx_tmp_9_s8 (
    .F(ff_s8s9_sx_tmp_9_14),
    .I0(ff_r34r35_sy_9_11),
    .I1(ff_r34r35_sy_9_12),
    .I2(ff_r34r35_sy_9_13),
    .I3(ff_state[0]) 
);
defparam ff_s8s9_sx_tmp_9_s8.INIT=16'h3B00;
  LUT4 n1790_s17 (
    .F(n1790_23),
    .I0(ff_r45_eq),
    .I1(n709_3),
    .I2(ff_state[0]),
    .I3(ff_state[1]) 
);
defparam n1790_s17.INIT=16'h6000;
  LUT4 n1787_s15 (
    .F(n1787_21),
    .I0(ff_state[2]),
    .I1(n1788_20),
    .I2(ff_state[0]),
    .I3(ff_state[1]) 
);
defparam n1787_s15.INIT=16'h1000;
  LUT3 n1536_s66 (
    .F(n1536_75),
    .I0(w_vdpcmd_vram_wdata[0]),
    .I1(w_vdp_enable),
    .I2(ff_pre_x_cnt_start1[5]) 
);
defparam n1536_s66.INIT=8'hA8;
  LUT3 n1535_s59 (
    .F(n1535_66),
    .I0(w_vdpcmd_vram_wdata[1]),
    .I1(w_vdp_enable),
    .I2(ff_pre_x_cnt_start1[5]) 
);
defparam n1535_s59.INIT=8'hA8;
  LUT3 n1533_s26 (
    .F(n1533_31),
    .I0(w_vdp_enable),
    .I1(ff_pre_x_cnt_start1[5]),
    .I2(ff_s2_ce) 
);
defparam n1533_s26.INIT=8'h10;
  LUT4 ff_r46_cmr_7_s10 (
    .F(ff_r46_cmr_7_15),
    .I0(ff_state[2]),
    .I1(ff_state[3]),
    .I2(ff_state[0]),
    .I3(ff_state[1]) 
);
defparam ff_r46_cmr_7_s10.INIT=16'h8000;
  LUT4 ff_s8s9_sx_tmp_10_s12 (
    .F(ff_s8s9_sx_tmp_10_18),
    .I0(ff_vdpcmd_start_7),
    .I1(ff_state[2]),
    .I2(ff_state[3]),
    .I3(ff_s8s9_sx_tmp_10_12) 
);
defparam ff_s8s9_sx_tmp_10_s12.INIT=16'hBF00;
  LUT4 ff_s2_tr_s6 (
    .F(ff_s2_tr_11),
    .I0(ff_state[0]),
    .I1(ff_state[1]),
    .I2(ff_state[2]),
    .I3(ff_s2_tr_9) 
);
defparam ff_s2_tr_s6.INIT=16'h00FB;
  LUT4 ff_vram_wr_req_s6 (
    .F(ff_vram_wr_req_11),
    .I0(ff_vram_wr_req_7),
    .I1(ff_vram_wr_req_8),
    .I2(ff_state[0]),
    .I3(ff_state[1]) 
);
defparam ff_vram_wr_req_s6.INIT=16'h0800;
  LUT3 n1810_s2 (
    .F(n1810_6),
    .I0(ff_r42r43_ny[2]),
    .I1(ff_r42r43_ny[0]),
    .I2(ff_r42r43_ny[1]) 
);
defparam n1810_s2.INIT=8'h01;
  LUT4 n1809_s2 (
    .F(n1809_6),
    .I0(ff_r42r43_ny[2]),
    .I1(ff_r42r43_ny[3]),
    .I2(ff_r42r43_ny[0]),
    .I3(ff_r42r43_ny[1]) 
);
defparam n1809_s2.INIT=16'h0001;
  LUT3 n1807_s2 (
    .F(n1807_6),
    .I0(ff_r42r43_ny[0]),
    .I1(ff_r42r43_ny[1]),
    .I2(n1806_5) 
);
defparam n1807_s2.INIT=8'h10;
  LUT4 n1806_s3 (
    .F(n1806_7),
    .I0(ff_r42r43_ny[6]),
    .I1(ff_r42r43_ny[0]),
    .I2(ff_r42r43_ny[1]),
    .I3(n1806_5) 
);
defparam n1806_s3.INIT=16'h0100;
  LUT4 n1790_s18 (
    .F(n1790_25),
    .I0(w_current_vdp_command[5]),
    .I1(ff_r34r35_sy_9_21),
    .I2(ff_state[0]),
    .I3(ff_state[1]) 
);
defparam n1790_s18.INIT=16'h0004;
  LUT4 ff_vram_rd_req_s5 (
    .F(ff_vram_rd_req_9),
    .I0(n1541_33),
    .I1(ff_vram_wr_req_8),
    .I2(ff_state[0]),
    .I3(ff_state[1]) 
);
defparam ff_vram_rd_req_s5.INIT=16'h0004;
  LUT4 n1536_s67 (
    .F(n1536_77),
    .I0(n314_3),
    .I1(n1536_75),
    .I2(ff_r46_cmr[0]),
    .I3(ff_r46_cmr[1]) 
);
defparam n1536_s67.INIT=16'h0009;
  LUT4 n1535_s60 (
    .F(n1535_68),
    .I0(n1535_64),
    .I1(ff_r46_cmr[0]),
    .I2(ff_r46_cmr[1]),
    .I3(ff_r46_cmr[2]) 
);
defparam n1535_s60.INIT=16'hFE00;
  LUT4 ff_r34r35_sy_9_s25 (
    .F(ff_r34r35_sy_9_31),
    .I0(w_current_vdp_command[4]),
    .I1(w_current_vdp_command[6]),
    .I2(w_current_vdp_command[7]),
    .I3(w_current_vdp_command[5]) 
);
defparam ff_r34r35_sy_9_s25.INIT=16'h1500;
  LUT4 n1555_s32 (
    .F(n1555_37),
    .I0(w_current_vdp_command[4]),
    .I1(w_current_vdp_command[5]),
    .I2(w_current_vdp_command[6]),
    .I3(w_current_vdp_command[7]) 
);
defparam n1555_s32.INIT=16'h4000;
  LUT3 n172_s2 (
    .F(n172_6),
    .I0(w_current_vdp_command[6]),
    .I1(w_current_vdp_command[7]),
    .I2(n190_9) 
);
defparam n172_s2.INIT=8'h80;
  LUT4 n189_s2 (
    .F(n189_8),
    .I0(n228_4),
    .I1(w_current_vdp_command[6]),
    .I2(w_current_vdp_command[7]),
    .I3(ff_r45_dix) 
);
defparam n189_s2.INIT=16'hFF80;
  LUT4 n196_s3 (
    .F(n196_9),
    .I0(reg_r0_disp_mode[1]),
    .I1(w_current_vdp_command[6]),
    .I2(w_current_vdp_command[7]),
    .I3(w_vdp_mode_is_highres) 
);
defparam n196_s3.INIT=16'hEAFF;
  LUT3 n191_s2 (
    .F(n191_8),
    .I0(w_current_vdp_command[6]),
    .I1(w_current_vdp_command[7]),
    .I2(n576_15) 
);
defparam n191_s2.INIT=8'h7F;
  LUT4 n171_s2 (
    .F(n171_8),
    .I0(n576_15),
    .I1(w_current_vdp_command[6]),
    .I2(w_current_vdp_command[7]),
    .I3(ff_r40r41_nx[9]) 
);
defparam n171_s2.INIT=16'h7F00;
  LUT4 n192_s4 (
    .F(n192_10),
    .I0(reg_r0_disp_mode[1]),
    .I1(reg_r0_disp_mode[3]),
    .I2(reg_r0_disp_mode[2]),
    .I3(n192_8) 
);
defparam n192_s4.INIT=16'hD3FF;
  LUT4 ff_s8s9_sx_tmp_10_s13 (
    .F(ff_s8s9_sx_tmp_10_20),
    .I0(ff_s8s9_sx_tmp_10_16),
    .I1(w_vdpcmd_vram_read_ack),
    .I2(w_vdpcmd_vram_read_req),
    .I3(ff_state[0]) 
);
defparam ff_s8s9_sx_tmp_10_s13.INIT=16'h4100;
  LUT4 ff_state_1_s13 (
    .F(ff_state_1_20),
    .I0(w_vdpcmd_vram_read_ack),
    .I1(w_vdpcmd_vram_read_req),
    .I2(n1527_41),
    .I3(ff_r42r43_ny_9_8) 
);
defparam ff_state_1_s13.INIT=16'h6000;
  LUT4 ff_vram_wdata_7_s26 (
    .F(ff_vram_wdata_7_31),
    .I0(ff_state[1]),
    .I1(ff_state[0]),
    .I2(ff_r34r35_sy_9_19),
    .I3(n1234_3) 
);
defparam ff_vram_wdata_7_s26.INIT=16'h0400;
  LUT4 n1789_s18 (
    .F(n1789_25),
    .I0(ff_r34r35_sy_9_19),
    .I1(n1234_3),
    .I2(ff_state[1]),
    .I3(ff_state[0]) 
);
defparam n1789_s18.INIT=16'h0B00;
  LUT4 n1787_s16 (
    .F(n1787_23),
    .I0(n3494_4),
    .I1(n1544_34),
    .I2(ff_state[1]),
    .I3(ff_state[0]) 
);
defparam n1787_s16.INIT=16'h0800;
  LUT4 ff_nx_tmp_9_s9 (
    .F(ff_nx_tmp_9_15),
    .I0(ff_state[1]),
    .I1(ff_state[0]),
    .I2(ff_state[2]),
    .I3(ff_state[3]) 
);
defparam ff_nx_tmp_9_s9.INIT=16'hBF00;
  LUT3 ff_r38r39_dy_9_s13 (
    .F(ff_r38r39_dy_9_21),
    .I0(ff_state[2]),
    .I1(ff_state[1]),
    .I2(ff_state[0]) 
);
defparam ff_r38r39_dy_9_s13.INIT=8'h10;
  LUT4 ff_r34r35_sy_9_s26 (
    .F(ff_r34r35_sy_9_33),
    .I0(w_current_vdp_command[4]),
    .I1(w_current_vdp_command[5]),
    .I2(ff_state[1]),
    .I3(ff_state[0]) 
);
defparam ff_r34r35_sy_9_s26.INIT=16'h0600;
  LUT4 ff_vram_wdata_7_s27 (
    .F(ff_vram_wdata_7_33),
    .I0(ff_vram_wdata_7_11),
    .I1(ff_state[1]),
    .I2(ff_state[0]),
    .I3(n1544_34) 
);
defparam ff_vram_wdata_7_s27.INIT=16'hEF00;
  LUT4 ff_dx_tmp_9_s13 (
    .F(ff_dx_tmp_9_21),
    .I0(ff_state[2]),
    .I1(ff_state[3]),
    .I2(ff_state[0]),
    .I3(ff_state[1]) 
);
defparam ff_dx_tmp_9_s13.INIT=16'h4000;
  LUT3 n1535_s61 (
    .F(n1535_70),
    .I0(\vdp_command_processor.ff_read_x_low [0]),
    .I1(ff_state[2]),
    .I2(ff_state[3]) 
);
defparam n1535_s61.INIT=8'h10;
  LUT4 n1538_s37 (
    .F(n1538_42),
    .I0(n1537_39),
    .I1(w_vdpcmd_vram_rdata[4]),
    .I2(ff_state[2]),
    .I3(ff_state[3]) 
);
defparam n1538_s37.INIT=16'h0E00;
  LUT4 n1537_s39 (
    .F(n1537_44),
    .I0(n1537_39),
    .I1(w_vdpcmd_vram_rdata[5]),
    .I2(ff_state[2]),
    .I3(ff_state[3]) 
);
defparam n1537_s39.INIT=16'h0E00;
  LUT4 n315_s3 (
    .F(n315_9),
    .I0(n317_8),
    .I1(reg_r1_disp_mode[1]),
    .I2(reg_r1_disp_mode[0]),
    .I3(w_vdpcmd_vram_rdata[7]) 
);
defparam n315_s3.INIT=16'hFE00;
  LUT4 n317_s4 (
    .F(n317_10),
    .I0(n317_8),
    .I1(reg_r1_disp_mode[1]),
    .I2(reg_r1_disp_mode[0]),
    .I3(w_vdpcmd_vram_rdata[5]) 
);
defparam n317_s4.INIT=16'hFE00;
  LUT4 n1550_s27 (
    .F(n1550_34),
    .I0(ff_nx_tmp[0]),
    .I1(ff_nx_tmp[1]),
    .I2(ff_state[2]),
    .I3(ff_state[3]) 
);
defparam n1550_s27.INIT=16'h7EE7;
  LUT4 n1548_s29 (
    .F(n1548_36),
    .I0(n1548_33),
    .I1(n1548_34),
    .I2(ff_state[2]),
    .I3(ff_state[3]) 
);
defparam n1548_s29.INIT=16'h5335;
  LUT4 n1546_s27 (
    .F(n1546_34),
    .I0(n1545_33),
    .I1(ff_state[2]),
    .I2(ff_state[3]),
    .I3(n1545_36) 
);
defparam n1546_s27.INIT=16'h007D;
  LUT4 n1539_s34 (
    .F(n1539_39),
    .I0(ff_state[2]),
    .I1(ff_state[3]),
    .I2(ff_r44_clr[3]),
    .I3(n1539_34) 
);
defparam n1539_s34.INIT=16'h006F;
  LUT4 n2632_s3 (
    .F(n2632_7),
    .I0(reg_r1_disp_mode[1]),
    .I1(reg_r1_disp_mode[0]),
    .I2(reg_r0_disp_mode[2]),
    .I3(reg_r0_disp_mode[3]) 
);
defparam n2632_s3.INIT=16'hFEFF;
  LUT4 n1561_s30 (
    .F(n1561_35),
    .I0(n1561_32),
    .I1(n1561_33),
    .I2(ff_state[0]),
    .I3(n1544_35) 
);
defparam n1561_s30.INIT=16'h3A33;
  LUT4 n1558_s30 (
    .F(n1558_35),
    .I0(n1558_32),
    .I1(n1558_33),
    .I2(ff_state[0]),
    .I3(n1544_35) 
);
defparam n1558_s30.INIT=16'h3A33;
  LUT4 n1555_s33 (
    .F(n1555_39),
    .I0(n1555_33),
    .I1(n1555_34),
    .I2(ff_state[0]),
    .I3(n1544_35) 
);
defparam n1555_s33.INIT=16'hCACC;
  LUT4 ff_state_1_s14 (
    .F(ff_state_1_22),
    .I0(ff_state[1]),
    .I1(ff_s2_tr),
    .I2(ff_state[2]),
    .I3(ff_state[3]) 
);
defparam ff_state_1_s14.INIT=16'h0008;
  LUT3 \vdp_command_processor.ff_initializing_s5  (
    .F(\vdp_command_processor.ff_initializing_10 ),
    .I0(ff_state[1]),
    .I1(ff_state[2]),
    .I2(ff_state[3]) 
);
defparam \vdp_command_processor.ff_initializing_s5 .INIT=8'h01;
  LUT4 n1968_s3 (
    .F(n1968_7),
    .I0(n1786_7),
    .I1(reg_r0_disp_mode[3]),
    .I2(reg_r0_disp_mode[1]),
    .I3(w_vdp_mode_is_highres) 
);
defparam n1968_s3.INIT=16'hD0DD;
  LUT4 n1977_s3 (
    .F(n1977_7),
    .I0(reg_r0_disp_mode[1]),
    .I1(w_vdp_mode_is_highres),
    .I2(n1977_4),
    .I3(n1977_5) 
);
defparam n1977_s3.INIT=16'h04FF;
  LUT4 \vdp_command_processor.ff_current_y_9_s3  (
    .F(\vdp_command_processor.ff_current_y_9_9 ),
    .I0(w_vdp_enable),
    .I1(n1967_6),
    .I2(ff_state[0]),
    .I3(n1967_9) 
);
defparam \vdp_command_processor.ff_current_y_9_s3 .INIT=16'h0200;
  LUT4 n1527_s35 (
    .F(n1527_41),
    .I0(w_vdpcmd_reg_write_req),
    .I1(w_vdpcmd_reg_write_ack),
    .I2(ff_state[3]),
    .I3(ff_state[2]) 
);
defparam n1527_s35.INIT=16'h0900;
  LUT4 ff_r44_clr_1_s9 (
    .F(ff_r44_clr_1_16),
    .I0(w_vdpcmd_reg_write_req),
    .I1(w_vdpcmd_reg_write_ack),
    .I2(ff_state[3]),
    .I3(ff_state[2]) 
);
defparam ff_r44_clr_1_s9.INIT=16'h9099;
  LUT4 n1967_s5 (
    .F(n1967_9),
    .I0(w_vdpcmd_reg_write_req),
    .I1(w_vdpcmd_reg_write_ack),
    .I2(w_vdpcmd_tr_clr_ack),
    .I3(w_vdpcmd_tr_clr_req) 
);
defparam n1967_s5.INIT=16'h9009;
  LUT3 n1787_s17 (
    .F(n1787_25),
    .I0(w_vdpcmd_reg_write_req),
    .I1(w_vdpcmd_reg_write_ack),
    .I2(ff_state[3]) 
);
defparam n1787_s17.INIT=8'h90;
  LUT4 ff_state_1_s15 (
    .F(ff_state_1_24),
    .I0(ff_state_1_18),
    .I1(w_vdpcmd_reg_write_req),
    .I2(w_vdpcmd_reg_write_ack),
    .I3(ff_r46_cmr_7_8) 
);
defparam ff_state_1_s15.INIT=16'hBE00;
  LUT3 ff_s2_tr_s7 (
    .F(ff_s2_tr_13),
    .I0(ff_state[3]),
    .I1(w_vdpcmd_reg_write_req),
    .I2(w_vdpcmd_reg_write_ack) 
);
defparam ff_s2_tr_s7.INIT=8'h41;
  LUT4 n2317_s3 (
    .F(n2317_7),
    .I0(w_vdpcmd_reg_num[2]),
    .I1(w_vdpcmd_reg_num[3]),
    .I2(w_vdpcmd_reg_write_req),
    .I3(w_vdpcmd_reg_write_ack) 
);
defparam n2317_s3.INIT=16'h0110;
  LUT3 n1778_s2 (
    .F(n1778_8),
    .I0(w_vdpcmd_reg_data[7]),
    .I1(w_vdpcmd_reg_write_req),
    .I2(w_vdpcmd_reg_write_ack) 
);
defparam n1778_s2.INIT=8'h28;
  LUT3 n1779_s2 (
    .F(n1779_8),
    .I0(w_vdpcmd_reg_data[6]),
    .I1(w_vdpcmd_reg_write_req),
    .I2(w_vdpcmd_reg_write_ack) 
);
defparam n1779_s2.INIT=8'h28;
  LUT3 n1780_s2 (
    .F(n1780_8),
    .I0(w_vdpcmd_reg_data[5]),
    .I1(w_vdpcmd_reg_write_req),
    .I2(w_vdpcmd_reg_write_ack) 
);
defparam n1780_s2.INIT=8'h28;
  LUT3 n1781_s2 (
    .F(n1781_8),
    .I0(w_vdpcmd_reg_data[4]),
    .I1(w_vdpcmd_reg_write_req),
    .I2(w_vdpcmd_reg_write_ack) 
);
defparam n1781_s2.INIT=8'h28;
  LUT3 n1782_s2 (
    .F(n1782_8),
    .I0(w_vdpcmd_reg_data[3]),
    .I1(w_vdpcmd_reg_write_req),
    .I2(w_vdpcmd_reg_write_ack) 
);
defparam n1782_s2.INIT=8'h28;
  LUT3 n1783_s2 (
    .F(n1783_8),
    .I0(w_vdpcmd_reg_data[2]),
    .I1(w_vdpcmd_reg_write_req),
    .I2(w_vdpcmd_reg_write_ack) 
);
defparam n1783_s2.INIT=8'h28;
  LUT3 n1784_s2 (
    .F(n1784_8),
    .I0(w_vdpcmd_reg_data[1]),
    .I1(w_vdpcmd_reg_write_req),
    .I2(w_vdpcmd_reg_write_ack) 
);
defparam n1784_s2.INIT=8'h28;
  LUT3 n1785_s2 (
    .F(n1785_8),
    .I0(w_vdpcmd_reg_data[0]),
    .I1(w_vdpcmd_reg_write_req),
    .I2(w_vdpcmd_reg_write_ack) 
);
defparam n1785_s2.INIT=8'h28;
  LUT4 n1852_s1 (
    .F(n1852_5),
    .I0(n1419_1),
    .I1(w_vdpcmd_reg_data[0]),
    .I2(w_vdpcmd_reg_write_req),
    .I3(w_vdpcmd_reg_write_ack) 
);
defparam n1852_s1.INIT=16'hACCA;
  LUT4 n1851_s1 (
    .F(n1851_5),
    .I0(n1418_1),
    .I1(w_vdpcmd_reg_data[1]),
    .I2(w_vdpcmd_reg_write_req),
    .I3(w_vdpcmd_reg_write_ack) 
);
defparam n1851_s1.INIT=16'hACCA;
  LUT4 n1850_s1 (
    .F(n1850_5),
    .I0(n1417_1),
    .I1(w_vdpcmd_reg_data[2]),
    .I2(w_vdpcmd_reg_write_req),
    .I3(w_vdpcmd_reg_write_ack) 
);
defparam n1850_s1.INIT=16'hACCA;
  LUT4 n1849_s1 (
    .F(n1849_5),
    .I0(n1416_1),
    .I1(w_vdpcmd_reg_data[3]),
    .I2(w_vdpcmd_reg_write_req),
    .I3(w_vdpcmd_reg_write_ack) 
);
defparam n1849_s1.INIT=16'hACCA;
  LUT4 n1848_s1 (
    .F(n1848_5),
    .I0(n1415_1),
    .I1(w_vdpcmd_reg_data[4]),
    .I2(w_vdpcmd_reg_write_req),
    .I3(w_vdpcmd_reg_write_ack) 
);
defparam n1848_s1.INIT=16'hACCA;
  LUT4 n1847_s1 (
    .F(n1847_5),
    .I0(n1414_1),
    .I1(w_vdpcmd_reg_data[5]),
    .I2(w_vdpcmd_reg_write_req),
    .I3(w_vdpcmd_reg_write_ack) 
);
defparam n1847_s1.INIT=16'hACCA;
  LUT4 n1846_s1 (
    .F(n1846_5),
    .I0(n1413_1),
    .I1(w_vdpcmd_reg_data[6]),
    .I2(w_vdpcmd_reg_write_req),
    .I3(w_vdpcmd_reg_write_ack) 
);
defparam n1846_s1.INIT=16'hACCA;
  LUT4 n1845_s1 (
    .F(n1845_5),
    .I0(n1412_1),
    .I1(w_vdpcmd_reg_data[7]),
    .I2(w_vdpcmd_reg_write_req),
    .I3(w_vdpcmd_reg_write_ack) 
);
defparam n1845_s1.INIT=16'hACCA;
  LUT4 n1844_s1 (
    .F(n1844_5),
    .I0(n1411_1),
    .I1(w_vdpcmd_reg_data[0]),
    .I2(w_vdpcmd_reg_write_req),
    .I3(w_vdpcmd_reg_write_ack) 
);
defparam n1844_s1.INIT=16'hACCA;
  LUT4 n1843_s1 (
    .F(n1843_5),
    .I0(n1410_1),
    .I1(w_vdpcmd_reg_data[1]),
    .I2(w_vdpcmd_reg_write_req),
    .I3(w_vdpcmd_reg_write_ack) 
);
defparam n1843_s1.INIT=16'hACCA;
  LUT4 n1833_s2 (
    .F(n1833_6),
    .I0(n977_1),
    .I1(w_vdpcmd_reg_data[0]),
    .I2(w_vdpcmd_reg_write_req),
    .I3(w_vdpcmd_reg_write_ack) 
);
defparam n1833_s2.INIT=16'hACCA;
  LUT4 n1832_s2 (
    .F(n1832_6),
    .I0(n976_1),
    .I1(w_vdpcmd_reg_data[1]),
    .I2(w_vdpcmd_reg_write_req),
    .I3(w_vdpcmd_reg_write_ack) 
);
defparam n1832_s2.INIT=16'hACCA;
  LUT4 n1831_s2 (
    .F(n1831_6),
    .I0(n975_1),
    .I1(w_vdpcmd_reg_data[2]),
    .I2(w_vdpcmd_reg_write_req),
    .I3(w_vdpcmd_reg_write_ack) 
);
defparam n1831_s2.INIT=16'hACCA;
  LUT4 n1830_s2 (
    .F(n1830_6),
    .I0(n974_1),
    .I1(w_vdpcmd_reg_data[3]),
    .I2(w_vdpcmd_reg_write_req),
    .I3(w_vdpcmd_reg_write_ack) 
);
defparam n1830_s2.INIT=16'hACCA;
  LUT4 n1829_s2 (
    .F(n1829_6),
    .I0(n973_1),
    .I1(w_vdpcmd_reg_data[4]),
    .I2(w_vdpcmd_reg_write_req),
    .I3(w_vdpcmd_reg_write_ack) 
);
defparam n1829_s2.INIT=16'hACCA;
  LUT4 n1828_s2 (
    .F(n1828_6),
    .I0(n972_1),
    .I1(w_vdpcmd_reg_data[5]),
    .I2(w_vdpcmd_reg_write_req),
    .I3(w_vdpcmd_reg_write_ack) 
);
defparam n1828_s2.INIT=16'hACCA;
  LUT4 n1827_s2 (
    .F(n1827_6),
    .I0(n971_1),
    .I1(w_vdpcmd_reg_data[6]),
    .I2(w_vdpcmd_reg_write_req),
    .I3(w_vdpcmd_reg_write_ack) 
);
defparam n1827_s2.INIT=16'hACCA;
  LUT4 n1826_s2 (
    .F(n1826_6),
    .I0(n970_1),
    .I1(w_vdpcmd_reg_data[7]),
    .I2(w_vdpcmd_reg_write_req),
    .I3(w_vdpcmd_reg_write_ack) 
);
defparam n1826_s2.INIT=16'hACCA;
  LUT4 n1825_s2 (
    .F(n1825_6),
    .I0(n969_1),
    .I1(w_vdpcmd_reg_data[0]),
    .I2(w_vdpcmd_reg_write_req),
    .I3(w_vdpcmd_reg_write_ack) 
);
defparam n1825_s2.INIT=16'hACCA;
  LUT4 n1824_s2 (
    .F(n1824_6),
    .I0(n968_1),
    .I1(w_vdpcmd_reg_data[1]),
    .I2(w_vdpcmd_reg_write_req),
    .I3(w_vdpcmd_reg_write_ack) 
);
defparam n1824_s2.INIT=16'hACCA;
  LUT4 n1813_s2 (
    .F(n1813_6),
    .I0(ff_r42r43_ny[0]),
    .I1(w_vdpcmd_reg_data[0]),
    .I2(w_vdpcmd_reg_write_req),
    .I3(w_vdpcmd_reg_write_ack) 
);
defparam n1813_s2.INIT=16'h5CC5;
  LUT3 n3494_s3 (
    .F(n3494_8),
    .I0(w_vdpcmd_reg_write_ack),
    .I1(w_vdpcmd_reg_write_req),
    .I2(w_vdp_enable) 
);
defparam n3494_s3.INIT=8'h60;
  LUT4 n3500_s1 (
    .F(n3500_5),
    .I0(w_vdpcmd_tr_clr_ack),
    .I1(w_vdpcmd_tr_clr_req),
    .I2(n3494_4),
    .I3(w_vdp_enable) 
);
defparam n3500_s1.INIT=16'h6000;
  LUT3 n2386_s6 (
    .F(n2386_12),
    .I0(w_vdp_enable),
    .I1(n815_4),
    .I2(w_vdpcmd_vram_write_ack) 
);
defparam n2386_s6.INIT=8'h78;
  LUT4 n2298_s3 (
    .F(n2298_7),
    .I0(w_vdpcmd_reg_num[3]),
    .I1(w_vdpcmd_reg_write_ack),
    .I2(w_vdpcmd_reg_write_req),
    .I3(w_vdp_enable) 
);
defparam n2298_s3.INIT=16'h1400;
  LUT4 ff_r44_clr_1_s10 (
    .F(ff_r44_clr_1_18),
    .I0(n1646_9),
    .I1(w_vdp_enable),
    .I2(w_vdp_enable),
    .I3(n1967_9) 
);
defparam ff_r44_clr_1_s10.INIT=16'h0777;
  DFFRE ff_state_2_s0 (
    .Q(ff_state[2]),
    .D(n1788_16),
    .CLK(w_video_clk),
    .CE(ff_state_2_12),
    .RESET(n36_6) 
);
  DFFRE ff_state_1_s0 (
    .Q(ff_state[1]),
    .D(n1789_11),
    .CLK(w_video_clk),
    .CE(ff_state_3_10),
    .RESET(n36_6) 
);
  DFFRE ff_state_0_s0 (
    .Q(ff_state[0]),
    .D(n1790_12),
    .CLK(w_video_clk),
    .CE(ff_state_0_12),
    .RESET(n36_6) 
);
  DFFRE ff_r32r33_sx_8_s0 (
    .Q(ff_r32r33_sx[8]),
    .D(w_vdpcmd_reg_data[0]),
    .CLK(w_video_clk),
    .CE(n2317_4),
    .RESET(n36_6) 
);
  DFFRE ff_r32r33_sx_7_s0 (
    .Q(ff_r32r33_sx[7]),
    .D(w_vdpcmd_reg_data[7]),
    .CLK(w_video_clk),
    .CE(n2318_4),
    .RESET(n36_6) 
);
  DFFRE ff_r32r33_sx_6_s0 (
    .Q(ff_r32r33_sx[6]),
    .D(w_vdpcmd_reg_data[6]),
    .CLK(w_video_clk),
    .CE(n2318_4),
    .RESET(n36_6) 
);
  DFFRE ff_r32r33_sx_5_s0 (
    .Q(ff_r32r33_sx[5]),
    .D(w_vdpcmd_reg_data[5]),
    .CLK(w_video_clk),
    .CE(n2318_4),
    .RESET(n36_6) 
);
  DFFRE ff_r32r33_sx_4_s0 (
    .Q(ff_r32r33_sx[4]),
    .D(w_vdpcmd_reg_data[4]),
    .CLK(w_video_clk),
    .CE(n2318_4),
    .RESET(n36_6) 
);
  DFFRE ff_r32r33_sx_3_s0 (
    .Q(ff_r32r33_sx[3]),
    .D(w_vdpcmd_reg_data[3]),
    .CLK(w_video_clk),
    .CE(n2318_4),
    .RESET(n36_6) 
);
  DFFRE ff_r32r33_sx_2_s0 (
    .Q(ff_r32r33_sx[2]),
    .D(w_vdpcmd_reg_data[2]),
    .CLK(w_video_clk),
    .CE(n2318_4),
    .RESET(n36_6) 
);
  DFFRE ff_r32r33_sx_1_s0 (
    .Q(ff_r32r33_sx[1]),
    .D(w_vdpcmd_reg_data[1]),
    .CLK(w_video_clk),
    .CE(n2318_4),
    .RESET(n36_6) 
);
  DFFRE ff_r32r33_sx_0_s0 (
    .Q(ff_r32r33_sx[0]),
    .D(w_vdpcmd_reg_data[0]),
    .CLK(w_video_clk),
    .CE(n2318_4),
    .RESET(n36_6) 
);
  DFFRE ff_r34r35_sy_9_s0 (
    .Q(ff_r34r35_sy[9]),
    .D(n1843_5),
    .CLK(w_video_clk),
    .CE(ff_r34r35_sy_9_6),
    .RESET(n36_6) 
);
  DFFRE ff_r34r35_sy_8_s0 (
    .Q(ff_r34r35_sy[8]),
    .D(n1844_5),
    .CLK(w_video_clk),
    .CE(ff_r34r35_sy_9_6),
    .RESET(n36_6) 
);
  DFFRE ff_r34r35_sy_7_s0 (
    .Q(ff_r34r35_sy[7]),
    .D(n1845_5),
    .CLK(w_video_clk),
    .CE(ff_r34r35_sy_7_6),
    .RESET(n36_6) 
);
  DFFRE ff_r34r35_sy_6_s0 (
    .Q(ff_r34r35_sy[6]),
    .D(n1846_5),
    .CLK(w_video_clk),
    .CE(ff_r34r35_sy_7_6),
    .RESET(n36_6) 
);
  DFFRE ff_r34r35_sy_5_s0 (
    .Q(ff_r34r35_sy[5]),
    .D(n1847_5),
    .CLK(w_video_clk),
    .CE(ff_r34r35_sy_7_6),
    .RESET(n36_6) 
);
  DFFRE ff_r34r35_sy_4_s0 (
    .Q(ff_r34r35_sy[4]),
    .D(n1848_5),
    .CLK(w_video_clk),
    .CE(ff_r34r35_sy_7_6),
    .RESET(n36_6) 
);
  DFFRE ff_r34r35_sy_3_s0 (
    .Q(ff_r34r35_sy[3]),
    .D(n1849_5),
    .CLK(w_video_clk),
    .CE(ff_r34r35_sy_7_6),
    .RESET(n36_6) 
);
  DFFRE ff_r34r35_sy_2_s0 (
    .Q(ff_r34r35_sy[2]),
    .D(n1850_5),
    .CLK(w_video_clk),
    .CE(ff_r34r35_sy_7_6),
    .RESET(n36_6) 
);
  DFFRE ff_r34r35_sy_1_s0 (
    .Q(ff_r34r35_sy[1]),
    .D(n1851_5),
    .CLK(w_video_clk),
    .CE(ff_r34r35_sy_7_6),
    .RESET(n36_6) 
);
  DFFRE ff_r34r35_sy_0_s0 (
    .Q(ff_r34r35_sy[0]),
    .D(n1852_5),
    .CLK(w_video_clk),
    .CE(ff_r34r35_sy_7_6),
    .RESET(n36_6) 
);
  DFFRE ff_r36r37_dx_8_s0 (
    .Q(ff_r36r37_dx[8]),
    .D(w_vdpcmd_reg_data[0]),
    .CLK(w_video_clk),
    .CE(n2298_4),
    .RESET(n36_6) 
);
  DFFRE ff_r36r37_dx_7_s0 (
    .Q(ff_r36r37_dx[7]),
    .D(w_vdpcmd_reg_data[7]),
    .CLK(w_video_clk),
    .CE(n2299_4),
    .RESET(n36_6) 
);
  DFFRE ff_r36r37_dx_6_s0 (
    .Q(ff_r36r37_dx[6]),
    .D(w_vdpcmd_reg_data[6]),
    .CLK(w_video_clk),
    .CE(n2299_4),
    .RESET(n36_6) 
);
  DFFRE ff_r36r37_dx_5_s0 (
    .Q(ff_r36r37_dx[5]),
    .D(w_vdpcmd_reg_data[5]),
    .CLK(w_video_clk),
    .CE(n2299_4),
    .RESET(n36_6) 
);
  DFFRE ff_r36r37_dx_4_s0 (
    .Q(ff_r36r37_dx[4]),
    .D(w_vdpcmd_reg_data[4]),
    .CLK(w_video_clk),
    .CE(n2299_4),
    .RESET(n36_6) 
);
  DFFRE ff_r36r37_dx_3_s0 (
    .Q(ff_r36r37_dx[3]),
    .D(w_vdpcmd_reg_data[3]),
    .CLK(w_video_clk),
    .CE(n2299_4),
    .RESET(n36_6) 
);
  DFFRE ff_r36r37_dx_2_s0 (
    .Q(ff_r36r37_dx[2]),
    .D(w_vdpcmd_reg_data[2]),
    .CLK(w_video_clk),
    .CE(n2299_4),
    .RESET(n36_6) 
);
  DFFRE ff_r36r37_dx_1_s0 (
    .Q(ff_r36r37_dx[1]),
    .D(w_vdpcmd_reg_data[1]),
    .CLK(w_video_clk),
    .CE(n2299_4),
    .RESET(n36_6) 
);
  DFFRE ff_r36r37_dx_0_s0 (
    .Q(ff_r36r37_dx[0]),
    .D(w_vdpcmd_reg_data[0]),
    .CLK(w_video_clk),
    .CE(n2299_4),
    .RESET(n36_6) 
);
  DFFRE ff_r38r39_dy_9_s0 (
    .Q(ff_r38r39_dy[9]),
    .D(n1824_6),
    .CLK(w_video_clk),
    .CE(ff_r38r39_dy_9_8),
    .RESET(n36_6) 
);
  DFFRE ff_r38r39_dy_8_s0 (
    .Q(ff_r38r39_dy[8]),
    .D(n1825_6),
    .CLK(w_video_clk),
    .CE(ff_r38r39_dy_9_8),
    .RESET(n36_6) 
);
  DFFRE ff_r38r39_dy_7_s0 (
    .Q(ff_r38r39_dy[7]),
    .D(n1826_6),
    .CLK(w_video_clk),
    .CE(ff_r38r39_dy_7_8),
    .RESET(n36_6) 
);
  DFFRE ff_r38r39_dy_6_s0 (
    .Q(ff_r38r39_dy[6]),
    .D(n1827_6),
    .CLK(w_video_clk),
    .CE(ff_r38r39_dy_7_8),
    .RESET(n36_6) 
);
  DFFRE ff_r38r39_dy_5_s0 (
    .Q(ff_r38r39_dy[5]),
    .D(n1828_6),
    .CLK(w_video_clk),
    .CE(ff_r38r39_dy_7_8),
    .RESET(n36_6) 
);
  DFFRE ff_r38r39_dy_4_s0 (
    .Q(ff_r38r39_dy[4]),
    .D(n1829_6),
    .CLK(w_video_clk),
    .CE(ff_r38r39_dy_7_8),
    .RESET(n36_6) 
);
  DFFRE ff_r38r39_dy_3_s0 (
    .Q(ff_r38r39_dy[3]),
    .D(n1830_6),
    .CLK(w_video_clk),
    .CE(ff_r38r39_dy_7_8),
    .RESET(n36_6) 
);
  DFFRE ff_r38r39_dy_2_s0 (
    .Q(ff_r38r39_dy[2]),
    .D(n1831_6),
    .CLK(w_video_clk),
    .CE(ff_r38r39_dy_7_8),
    .RESET(n36_6) 
);
  DFFRE ff_r38r39_dy_1_s0 (
    .Q(ff_r38r39_dy[1]),
    .D(n1832_6),
    .CLK(w_video_clk),
    .CE(ff_r38r39_dy_7_8),
    .RESET(n36_6) 
);
  DFFRE ff_r38r39_dy_0_s0 (
    .Q(ff_r38r39_dy[0]),
    .D(n1833_6),
    .CLK(w_video_clk),
    .CE(ff_r38r39_dy_7_8),
    .RESET(n36_6) 
);
  DFFRE ff_r40r41_nx_9_s0 (
    .Q(ff_r40r41_nx[9]),
    .D(w_vdpcmd_reg_data[1]),
    .CLK(w_video_clk),
    .CE(n2278_4),
    .RESET(n36_6) 
);
  DFFRE ff_r40r41_nx_8_s0 (
    .Q(ff_r40r41_nx[8]),
    .D(w_vdpcmd_reg_data[0]),
    .CLK(w_video_clk),
    .CE(n2278_4),
    .RESET(n36_6) 
);
  DFFRE ff_r40r41_nx_7_s0 (
    .Q(ff_r40r41_nx[7]),
    .D(w_vdpcmd_reg_data[7]),
    .CLK(w_video_clk),
    .CE(n2280_4),
    .RESET(n36_6) 
);
  DFFRE ff_r40r41_nx_6_s0 (
    .Q(ff_r40r41_nx[6]),
    .D(w_vdpcmd_reg_data[6]),
    .CLK(w_video_clk),
    .CE(n2280_4),
    .RESET(n36_6) 
);
  DFFRE ff_r40r41_nx_5_s0 (
    .Q(ff_r40r41_nx[5]),
    .D(w_vdpcmd_reg_data[5]),
    .CLK(w_video_clk),
    .CE(n2280_4),
    .RESET(n36_6) 
);
  DFFRE ff_r40r41_nx_4_s0 (
    .Q(ff_r40r41_nx[4]),
    .D(w_vdpcmd_reg_data[4]),
    .CLK(w_video_clk),
    .CE(n2280_4),
    .RESET(n36_6) 
);
  DFFRE ff_r40r41_nx_3_s0 (
    .Q(ff_r40r41_nx[3]),
    .D(w_vdpcmd_reg_data[3]),
    .CLK(w_video_clk),
    .CE(n2280_4),
    .RESET(n36_6) 
);
  DFFRE ff_r40r41_nx_2_s0 (
    .Q(ff_r40r41_nx[2]),
    .D(w_vdpcmd_reg_data[2]),
    .CLK(w_video_clk),
    .CE(n2280_4),
    .RESET(n36_6) 
);
  DFFRE ff_r40r41_nx_1_s0 (
    .Q(ff_r40r41_nx[1]),
    .D(w_vdpcmd_reg_data[1]),
    .CLK(w_video_clk),
    .CE(n2280_4),
    .RESET(n36_6) 
);
  DFFRE ff_r40r41_nx_0_s0 (
    .Q(ff_r40r41_nx[0]),
    .D(w_vdpcmd_reg_data[0]),
    .CLK(w_video_clk),
    .CE(n2280_4),
    .RESET(n36_6) 
);
  DFFRE ff_r42r43_ny_9_s0 (
    .Q(ff_r42r43_ny[9]),
    .D(n1804_3),
    .CLK(w_video_clk),
    .CE(ff_r42r43_ny_9_6),
    .RESET(n36_6) 
);
  DFFRE ff_r42r43_ny_8_s0 (
    .Q(ff_r42r43_ny[8]),
    .D(n1805_3),
    .CLK(w_video_clk),
    .CE(ff_r42r43_ny_9_6),
    .RESET(n36_6) 
);
  DFFRE ff_r42r43_ny_7_s0 (
    .Q(ff_r42r43_ny[7]),
    .D(n1806_3),
    .CLK(w_video_clk),
    .CE(ff_r42r43_ny_7_6),
    .RESET(n36_6) 
);
  DFFRE ff_r42r43_ny_6_s0 (
    .Q(ff_r42r43_ny[6]),
    .D(n1807_3),
    .CLK(w_video_clk),
    .CE(ff_r42r43_ny_7_6),
    .RESET(n36_6) 
);
  DFFRE ff_r42r43_ny_5_s0 (
    .Q(ff_r42r43_ny[5]),
    .D(n1808_3),
    .CLK(w_video_clk),
    .CE(ff_r42r43_ny_7_6),
    .RESET(n36_6) 
);
  DFFRE ff_r42r43_ny_4_s0 (
    .Q(ff_r42r43_ny[4]),
    .D(n1809_3),
    .CLK(w_video_clk),
    .CE(ff_r42r43_ny_7_6),
    .RESET(n36_6) 
);
  DFFRE ff_r42r43_ny_3_s0 (
    .Q(ff_r42r43_ny[3]),
    .D(n1810_3),
    .CLK(w_video_clk),
    .CE(ff_r42r43_ny_7_6),
    .RESET(n36_6) 
);
  DFFRE ff_r42r43_ny_2_s0 (
    .Q(ff_r42r43_ny[2]),
    .D(n1811_3),
    .CLK(w_video_clk),
    .CE(ff_r42r43_ny_7_6),
    .RESET(n36_6) 
);
  DFFRE ff_r42r43_ny_1_s0 (
    .Q(ff_r42r43_ny[1]),
    .D(n1812_3),
    .CLK(w_video_clk),
    .CE(ff_r42r43_ny_7_6),
    .RESET(n36_6) 
);
  DFFRE ff_r42r43_ny_0_s0 (
    .Q(ff_r42r43_ny[0]),
    .D(n1813_6),
    .CLK(w_video_clk),
    .CE(ff_r42r43_ny_7_6),
    .RESET(n36_6) 
);
  DFFRE ff_r44_clr_7_s0 (
    .Q(ff_r44_clr[7]),
    .D(n1527_33),
    .CLK(w_video_clk),
    .CE(ff_r44_clr_7_10),
    .RESET(n36_6) 
);
  DFFRE ff_r44_clr_6_s0 (
    .Q(ff_r44_clr[6]),
    .D(n1528_28),
    .CLK(w_video_clk),
    .CE(ff_r44_clr_7_10),
    .RESET(n36_6) 
);
  DFFRE ff_r44_clr_5_s0 (
    .Q(ff_r44_clr[5]),
    .D(n1529_28),
    .CLK(w_video_clk),
    .CE(ff_r44_clr_7_10),
    .RESET(n36_6) 
);
  DFFRE ff_r44_clr_4_s0 (
    .Q(ff_r44_clr[4]),
    .D(n1530_28),
    .CLK(w_video_clk),
    .CE(ff_r44_clr_7_10),
    .RESET(n36_6) 
);
  DFFRE ff_r44_clr_3_s0 (
    .Q(ff_r44_clr[3]),
    .D(n1531_28),
    .CLK(w_video_clk),
    .CE(ff_r44_clr_3_10),
    .RESET(n36_6) 
);
  DFFRE ff_r44_clr_2_s0 (
    .Q(ff_r44_clr[2]),
    .D(n1532_28),
    .CLK(w_video_clk),
    .CE(ff_r44_clr_3_10),
    .RESET(n36_6) 
);
  DFFRE ff_r44_clr_1_s0 (
    .Q(ff_r44_clr[1]),
    .D(n1533_28),
    .CLK(w_video_clk),
    .CE(ff_r44_clr_1_10),
    .RESET(n36_6) 
);
  DFFRE ff_r44_clr_0_s0 (
    .Q(ff_r44_clr[0]),
    .D(n1534_28),
    .CLK(w_video_clk),
    .CE(ff_r44_clr_1_10),
    .RESET(n36_6) 
);
  DFFRE ff_r45_mm_s0 (
    .Q(ff_r45_mm),
    .D(w_vdpcmd_reg_data[0]),
    .CLK(w_video_clk),
    .CE(n2255_4),
    .RESET(n36_6) 
);
  DFFRE ff_r45_eq_s0 (
    .Q(ff_r45_eq),
    .D(w_vdpcmd_reg_data[1]),
    .CLK(w_video_clk),
    .CE(n2255_4),
    .RESET(n36_6) 
);
  DFFRE ff_r45_dix_s0 (
    .Q(ff_r45_dix),
    .D(w_vdpcmd_reg_data[2]),
    .CLK(w_video_clk),
    .CE(n2255_4),
    .RESET(n36_6) 
);
  DFFRE ff_r45_diy_s0 (
    .Q(ff_r45_diy),
    .D(w_vdpcmd_reg_data[3]),
    .CLK(w_video_clk),
    .CE(n2255_4),
    .RESET(n36_6) 
);
  DFFRE ff_r46_cmr_7_s0 (
    .Q(w_current_vdp_command[7]),
    .D(n1778_8),
    .CLK(w_video_clk),
    .CE(ff_r46_cmr_7_5),
    .RESET(n36_6) 
);
  DFFRE ff_r46_cmr_6_s0 (
    .Q(w_current_vdp_command[6]),
    .D(n1779_8),
    .CLK(w_video_clk),
    .CE(ff_r46_cmr_7_5),
    .RESET(n36_6) 
);
  DFFRE ff_r46_cmr_5_s0 (
    .Q(w_current_vdp_command[5]),
    .D(n1780_8),
    .CLK(w_video_clk),
    .CE(ff_r46_cmr_7_5),
    .RESET(n36_6) 
);
  DFFRE ff_r46_cmr_4_s0 (
    .Q(w_current_vdp_command[4]),
    .D(n1781_8),
    .CLK(w_video_clk),
    .CE(ff_r46_cmr_7_5),
    .RESET(n36_6) 
);
  DFFRE ff_r46_cmr_3_s0 (
    .Q(ff_r46_cmr[3]),
    .D(n1782_8),
    .CLK(w_video_clk),
    .CE(ff_r46_cmr_7_5),
    .RESET(n36_6) 
);
  DFFRE ff_r46_cmr_2_s0 (
    .Q(ff_r46_cmr[2]),
    .D(n1783_8),
    .CLK(w_video_clk),
    .CE(ff_r46_cmr_7_5),
    .RESET(n36_6) 
);
  DFFRE ff_r46_cmr_1_s0 (
    .Q(ff_r46_cmr[1]),
    .D(n1784_8),
    .CLK(w_video_clk),
    .CE(ff_r46_cmr_7_5),
    .RESET(n36_6) 
);
  DFFRE ff_r46_cmr_0_s0 (
    .Q(ff_r46_cmr[0]),
    .D(n1785_8),
    .CLK(w_video_clk),
    .CE(ff_r46_cmr_7_5),
    .RESET(n36_6) 
);
  DFFRE ff_s8s9_sx_tmp_10_s0 (
    .Q(ff_s8s9_sx_tmp[10]),
    .D(n1553_40),
    .CLK(w_video_clk),
    .CE(ff_s8s9_sx_tmp_10_18),
    .RESET(n36_6) 
);
  DFFRE ff_s8s9_sx_tmp_9_s0 (
    .Q(ff_s8s9_sx_tmp[9]),
    .D(n1554_34),
    .CLK(w_video_clk),
    .CE(ff_s8s9_sx_tmp_9_10),
    .RESET(n36_6) 
);
  DFFRE ff_s8s9_sx_tmp_8_s0 (
    .Q(ff_s8s9_sx_tmp[8]),
    .D(n1555_30),
    .CLK(w_video_clk),
    .CE(ff_s8s9_sx_tmp_9_10),
    .RESET(n36_6) 
);
  DFFRE ff_s8s9_sx_tmp_7_s0 (
    .Q(ff_s8s9_sx_tmp[7]),
    .D(n1556_29),
    .CLK(w_video_clk),
    .CE(ff_s8s9_sx_tmp_9_10),
    .RESET(n36_6) 
);
  DFFRE ff_s8s9_sx_tmp_6_s0 (
    .Q(ff_s8s9_sx_tmp[6]),
    .D(n1557_29),
    .CLK(w_video_clk),
    .CE(ff_s8s9_sx_tmp_9_10),
    .RESET(n36_6) 
);
  DFFRE ff_s8s9_sx_tmp_5_s0 (
    .Q(ff_s8s9_sx_tmp[5]),
    .D(n1558_29),
    .CLK(w_video_clk),
    .CE(ff_s8s9_sx_tmp_9_10),
    .RESET(n36_6) 
);
  DFFRE ff_s8s9_sx_tmp_4_s0 (
    .Q(ff_s8s9_sx_tmp[4]),
    .D(n1559_29),
    .CLK(w_video_clk),
    .CE(ff_s8s9_sx_tmp_9_10),
    .RESET(n36_6) 
);
  DFFRE ff_s8s9_sx_tmp_3_s0 (
    .Q(ff_s8s9_sx_tmp[3]),
    .D(n1560_29),
    .CLK(w_video_clk),
    .CE(ff_s8s9_sx_tmp_9_10),
    .RESET(n36_6) 
);
  DFFRE ff_s8s9_sx_tmp_2_s0 (
    .Q(ff_s8s9_sx_tmp[2]),
    .D(n1561_29),
    .CLK(w_video_clk),
    .CE(ff_s8s9_sx_tmp_9_10),
    .RESET(n36_6) 
);
  DFFRE ff_s8s9_sx_tmp_1_s0 (
    .Q(ff_s8s9_sx_tmp[1]),
    .D(n1562_29),
    .CLK(w_video_clk),
    .CE(ff_s8s9_sx_tmp_9_10),
    .RESET(n36_6) 
);
  DFFRE ff_s8s9_sx_tmp_0_s0 (
    .Q(ff_s8s9_sx_tmp[0]),
    .D(n1563_30),
    .CLK(w_video_clk),
    .CE(ff_s8s9_sx_tmp_9_10),
    .RESET(n36_6) 
);
  DFFRE ff_dx_tmp_9_s0 (
    .Q(ff_dx_tmp[9]),
    .D(n1574_29),
    .CLK(w_video_clk),
    .CE(ff_dx_tmp_9_10),
    .RESET(n36_6) 
);
  DFFRE ff_dx_tmp_8_s0 (
    .Q(ff_dx_tmp[8]),
    .D(n1575_25),
    .CLK(w_video_clk),
    .CE(ff_dx_tmp_9_10),
    .RESET(n36_6) 
);
  DFFRE ff_dx_tmp_7_s0 (
    .Q(ff_dx_tmp[7]),
    .D(n1576_25),
    .CLK(w_video_clk),
    .CE(ff_dx_tmp_9_10),
    .RESET(n36_6) 
);
  DFFRE ff_dx_tmp_6_s0 (
    .Q(ff_dx_tmp[6]),
    .D(n1577_25),
    .CLK(w_video_clk),
    .CE(ff_dx_tmp_9_10),
    .RESET(n36_6) 
);
  DFFRE ff_dx_tmp_5_s0 (
    .Q(ff_dx_tmp[5]),
    .D(n1578_25),
    .CLK(w_video_clk),
    .CE(ff_dx_tmp_9_10),
    .RESET(n36_6) 
);
  DFFRE ff_dx_tmp_4_s0 (
    .Q(ff_dx_tmp[4]),
    .D(n1579_25),
    .CLK(w_video_clk),
    .CE(ff_dx_tmp_9_10),
    .RESET(n36_6) 
);
  DFFRE ff_dx_tmp_3_s0 (
    .Q(ff_dx_tmp[3]),
    .D(n1580_25),
    .CLK(w_video_clk),
    .CE(ff_dx_tmp_9_10),
    .RESET(n36_6) 
);
  DFFRE ff_dx_tmp_2_s0 (
    .Q(ff_dx_tmp[2]),
    .D(n1581_25),
    .CLK(w_video_clk),
    .CE(ff_dx_tmp_9_10),
    .RESET(n36_6) 
);
  DFFRE ff_dx_tmp_1_s0 (
    .Q(ff_dx_tmp[1]),
    .D(n1582_25),
    .CLK(w_video_clk),
    .CE(ff_dx_tmp_9_10),
    .RESET(n36_6) 
);
  DFFRE ff_dx_tmp_0_s0 (
    .Q(ff_dx_tmp[0]),
    .D(n1583_25),
    .CLK(w_video_clk),
    .CE(ff_dx_tmp_9_10),
    .RESET(n36_6) 
);
  DFFRE ff_nx_tmp_9_s0 (
    .Q(ff_nx_tmp[9]),
    .D(n1543_32),
    .CLK(w_video_clk),
    .CE(ff_nx_tmp_9_10),
    .RESET(n36_6) 
);
  DFFRE ff_nx_tmp_8_s0 (
    .Q(ff_nx_tmp[8]),
    .D(n1544_30),
    .CLK(w_video_clk),
    .CE(ff_nx_tmp_9_10),
    .RESET(n36_6) 
);
  DFFRE ff_nx_tmp_7_s0 (
    .Q(ff_nx_tmp[7]),
    .D(n1545_30),
    .CLK(w_video_clk),
    .CE(ff_nx_tmp_9_10),
    .RESET(n36_6) 
);
  DFFRE ff_nx_tmp_6_s0 (
    .Q(ff_nx_tmp[6]),
    .D(n1546_30),
    .CLK(w_video_clk),
    .CE(ff_nx_tmp_9_10),
    .RESET(n36_6) 
);
  DFFRE ff_nx_tmp_5_s0 (
    .Q(ff_nx_tmp[5]),
    .D(n1547_30),
    .CLK(w_video_clk),
    .CE(ff_nx_tmp_9_10),
    .RESET(n36_6) 
);
  DFFRE ff_nx_tmp_4_s0 (
    .Q(ff_nx_tmp[4]),
    .D(n1548_30),
    .CLK(w_video_clk),
    .CE(ff_nx_tmp_9_10),
    .RESET(n36_6) 
);
  DFFRE ff_nx_tmp_3_s0 (
    .Q(ff_nx_tmp[3]),
    .D(n1549_30),
    .CLK(w_video_clk),
    .CE(ff_nx_tmp_9_10),
    .RESET(n36_6) 
);
  DFFRE ff_nx_tmp_2_s0 (
    .Q(ff_nx_tmp[2]),
    .D(n1550_30),
    .CLK(w_video_clk),
    .CE(ff_nx_tmp_9_10),
    .RESET(n36_6) 
);
  DFFRE ff_nx_tmp_1_s0 (
    .Q(ff_nx_tmp[1]),
    .D(n1551_30),
    .CLK(w_video_clk),
    .CE(ff_nx_tmp_9_10),
    .RESET(n36_6) 
);
  DFFRE ff_nx_tmp_0_s0 (
    .Q(ff_nx_tmp[0]),
    .D(n1552_31),
    .CLK(w_video_clk),
    .CE(ff_nx_tmp_9_10),
    .RESET(n36_6) 
);
  DFFRE ff_vdpcmd_start_s0 (
    .Q(ff_vdpcmd_start),
    .D(n1786_6),
    .CLK(w_video_clk),
    .CE(ff_vdpcmd_start_6),
    .RESET(n36_6) 
);
  DFFRE ff_vram_wr_req_s0 (
    .Q(ff_vram_wr_req),
    .D(n2386_13),
    .CLK(w_video_clk),
    .CE(ff_vram_wr_req_11),
    .RESET(n36_6) 
);
  DFFRE ff_vram_rd_req_s0 (
    .Q(w_vdpcmd_vram_read_req),
    .D(n918_10),
    .CLK(w_video_clk),
    .CE(ff_vram_rd_req_9),
    .RESET(n36_6) 
);
  DFFRE ff_vram_wdata_7_s0 (
    .Q(w_vdpcmd_vram_wdata[7]),
    .D(n1535_32),
    .CLK(w_video_clk),
    .CE(ff_vram_wdata_7_8),
    .RESET(n36_6) 
);
  DFFRE ff_vram_wdata_6_s0 (
    .Q(w_vdpcmd_vram_wdata[6]),
    .D(n1536_30),
    .CLK(w_video_clk),
    .CE(ff_vram_wdata_7_8),
    .RESET(n36_6) 
);
  DFFRE ff_vram_wdata_5_s0 (
    .Q(w_vdpcmd_vram_wdata[5]),
    .D(n1537_30),
    .CLK(w_video_clk),
    .CE(ff_vram_wdata_7_8),
    .RESET(n36_6) 
);
  DFFRE ff_vram_wdata_4_s0 (
    .Q(w_vdpcmd_vram_wdata[4]),
    .D(n1538_30),
    .CLK(w_video_clk),
    .CE(ff_vram_wdata_7_8),
    .RESET(n36_6) 
);
  DFFRE ff_vram_wdata_3_s0 (
    .Q(w_vdpcmd_vram_wdata[3]),
    .D(n1539_30),
    .CLK(w_video_clk),
    .CE(ff_vram_wdata_7_8),
    .RESET(n36_6) 
);
  DFFRE ff_vram_wdata_2_s0 (
    .Q(w_vdpcmd_vram_wdata[2]),
    .D(n1540_30),
    .CLK(w_video_clk),
    .CE(ff_vram_wdata_7_8),
    .RESET(n36_6) 
);
  DFFRE ff_vram_wdata_1_s0 (
    .Q(w_vdpcmd_vram_wdata[1]),
    .D(n1541_30),
    .CLK(w_video_clk),
    .CE(ff_vram_wdata_7_8),
    .RESET(n36_6) 
);
  DFFRE ff_vram_wdata_0_s0 (
    .Q(w_vdpcmd_vram_wdata[0]),
    .D(n1542_30),
    .CLK(w_video_clk),
    .CE(ff_vram_wdata_7_8),
    .RESET(n36_6) 
);
  DFFSE ff_s2_tr_s0 (
    .Q(ff_s2_tr),
    .D(n1646_8),
    .CLK(w_video_clk),
    .CE(ff_s2_tr_6),
    .SET(n36_6) 
);
  DFFRE ff_s2_ce_s0 (
    .Q(ff_s2_ce),
    .D(n1518_27),
    .CLK(w_video_clk),
    .CE(ff_s2_ce_8),
    .RESET(n36_6) 
);
  DFFRE ff_vram_address_16_s0 (
    .Q(w_vdpcmd_vram_address[16]),
    .D(n1967_3),
    .CLK(w_video_clk),
    .CE(w_vdp_enable),
    .RESET(n36_6) 
);
  DFFRE ff_vram_address_15_s0 (
    .Q(w_vdpcmd_vram_address[15]),
    .D(n1968_3),
    .CLK(w_video_clk),
    .CE(w_vdp_enable),
    .RESET(n36_6) 
);
  DFFRE ff_vram_address_14_s0 (
    .Q(w_vdpcmd_vram_address[14]),
    .D(n1969_3),
    .CLK(w_video_clk),
    .CE(w_vdp_enable),
    .RESET(n36_6) 
);
  DFFRE ff_vram_address_13_s0 (
    .Q(w_vdpcmd_vram_address[13]),
    .D(n1970_3),
    .CLK(w_video_clk),
    .CE(w_vdp_enable),
    .RESET(n36_6) 
);
  DFFRE ff_vram_address_12_s0 (
    .Q(w_vdpcmd_vram_address[12]),
    .D(n1971_3),
    .CLK(w_video_clk),
    .CE(w_vdp_enable),
    .RESET(n36_6) 
);
  DFFRE ff_vram_address_11_s0 (
    .Q(w_vdpcmd_vram_address[11]),
    .D(n1972_3),
    .CLK(w_video_clk),
    .CE(w_vdp_enable),
    .RESET(n36_6) 
);
  DFFRE ff_vram_address_10_s0 (
    .Q(w_vdpcmd_vram_address[10]),
    .D(n1973_3),
    .CLK(w_video_clk),
    .CE(w_vdp_enable),
    .RESET(n36_6) 
);
  DFFRE ff_vram_address_9_s0 (
    .Q(w_vdpcmd_vram_address[9]),
    .D(n1974_3),
    .CLK(w_video_clk),
    .CE(w_vdp_enable),
    .RESET(n36_6) 
);
  DFFRE ff_vram_address_8_s0 (
    .Q(w_vdpcmd_vram_address[8]),
    .D(n1975_3),
    .CLK(w_video_clk),
    .CE(w_vdp_enable),
    .RESET(n36_6) 
);
  DFFRE ff_vram_address_7_s0 (
    .Q(w_vdpcmd_vram_address[7]),
    .D(n1976_3),
    .CLK(w_video_clk),
    .CE(w_vdp_enable),
    .RESET(n36_6) 
);
  DFFRE ff_vram_address_6_s0 (
    .Q(w_vdpcmd_vram_address[6]),
    .D(n1977_7),
    .CLK(w_video_clk),
    .CE(w_vdp_enable),
    .RESET(n36_6) 
);
  DFFRE ff_vram_address_5_s0 (
    .Q(w_vdpcmd_vram_address[5]),
    .D(n1978_3),
    .CLK(w_video_clk),
    .CE(w_vdp_enable),
    .RESET(n36_6) 
);
  DFFRE ff_vram_address_4_s0 (
    .Q(w_vdpcmd_vram_address[4]),
    .D(n1979_3),
    .CLK(w_video_clk),
    .CE(w_vdp_enable),
    .RESET(n36_6) 
);
  DFFRE ff_vram_address_3_s0 (
    .Q(w_vdpcmd_vram_address[3]),
    .D(n1980_3),
    .CLK(w_video_clk),
    .CE(w_vdp_enable),
    .RESET(n36_6) 
);
  DFFRE ff_vram_address_2_s0 (
    .Q(w_vdpcmd_vram_address[2]),
    .D(n1981_3),
    .CLK(w_video_clk),
    .CE(w_vdp_enable),
    .RESET(n36_6) 
);
  DFFRE ff_vram_address_1_s0 (
    .Q(w_vdpcmd_vram_address[1]),
    .D(n1982_3),
    .CLK(w_video_clk),
    .CE(w_vdp_enable),
    .RESET(n36_6) 
);
  DFFRE ff_vram_address_0_s0 (
    .Q(w_vdpcmd_vram_address[0]),
    .D(n1983_3),
    .CLK(w_video_clk),
    .CE(w_vdp_enable),
    .RESET(n36_6) 
);
  DFFRE \vdp_command_processor.ff_initializing_s0  (
    .Q(\vdp_command_processor.ff_initializing ),
    .D(n650_8),
    .CLK(w_video_clk),
    .CE(\vdp_command_processor.ff_initializing_7 ),
    .RESET(n36_6) 
);
  DFFRE \vdp_command_processor.ff_nx_count_9_s0  (
    .Q(\vdp_command_processor.ff_nx_count [9]),
    .D(n171_8),
    .CLK(w_video_clk),
    .CE(w_vdp_enable),
    .RESET(n36_6) 
);
  DFFRE \vdp_command_processor.ff_nx_count_8_s0  (
    .Q(\vdp_command_processor.ff_nx_count [8]),
    .D(n172_3),
    .CLK(w_video_clk),
    .CE(w_vdp_enable),
    .RESET(n36_6) 
);
  DFFRE \vdp_command_processor.ff_nx_count_7_s0  (
    .Q(\vdp_command_processor.ff_nx_count [7]),
    .D(n173_3),
    .CLK(w_video_clk),
    .CE(w_vdp_enable),
    .RESET(n36_6) 
);
  DFFRE \vdp_command_processor.ff_nx_count_6_s0  (
    .Q(\vdp_command_processor.ff_nx_count [6]),
    .D(n174_3),
    .CLK(w_video_clk),
    .CE(w_vdp_enable),
    .RESET(n36_6) 
);
  DFFRE \vdp_command_processor.ff_nx_count_5_s0  (
    .Q(\vdp_command_processor.ff_nx_count [5]),
    .D(n175_3),
    .CLK(w_video_clk),
    .CE(w_vdp_enable),
    .RESET(n36_6) 
);
  DFFRE \vdp_command_processor.ff_nx_count_4_s0  (
    .Q(\vdp_command_processor.ff_nx_count [4]),
    .D(n176_3),
    .CLK(w_video_clk),
    .CE(w_vdp_enable),
    .RESET(n36_6) 
);
  DFFRE \vdp_command_processor.ff_nx_count_3_s0  (
    .Q(\vdp_command_processor.ff_nx_count [3]),
    .D(n177_3),
    .CLK(w_video_clk),
    .CE(w_vdp_enable),
    .RESET(n36_6) 
);
  DFFRE \vdp_command_processor.ff_nx_count_2_s0  (
    .Q(\vdp_command_processor.ff_nx_count [2]),
    .D(n178_3),
    .CLK(w_video_clk),
    .CE(w_vdp_enable),
    .RESET(n36_6) 
);
  DFFRE \vdp_command_processor.ff_nx_count_1_s0  (
    .Q(\vdp_command_processor.ff_nx_count [1]),
    .D(n179_3),
    .CLK(w_video_clk),
    .CE(w_vdp_enable),
    .RESET(n36_6) 
);
  DFFRE \vdp_command_processor.ff_nx_count_0_s0  (
    .Q(\vdp_command_processor.ff_nx_count [0]),
    .D(n180_3),
    .CLK(w_video_clk),
    .CE(w_vdp_enable),
    .RESET(n36_6) 
);
  DFFRE \vdp_command_processor.ff_x_count_delta_10_s0  (
    .Q(\vdp_command_processor.ff_x_count_delta [10]),
    .D(ff_r45_dix),
    .CLK(w_video_clk),
    .CE(w_vdp_enable),
    .RESET(n36_6) 
);
  DFFRE \vdp_command_processor.ff_x_count_delta_2_s0  (
    .Q(\vdp_command_processor.ff_x_count_delta [2]),
    .D(n189_8),
    .CLK(w_video_clk),
    .CE(w_vdp_enable),
    .RESET(n36_6) 
);
  DFFRE \vdp_command_processor.ff_x_count_delta_1_s0  (
    .Q(\vdp_command_processor.ff_x_count_delta [1]),
    .D(n190_3),
    .CLK(w_video_clk),
    .CE(w_vdp_enable),
    .RESET(n36_6) 
);
  DFFRE \vdp_command_processor.ff_x_count_delta_0_s0  (
    .Q(\vdp_command_processor.ff_x_count_delta [0]),
    .D(n191_8),
    .CLK(w_video_clk),
    .CE(w_vdp_enable),
    .RESET(n36_6) 
);
  DFFRE \vdp_command_processor.ff_y_count_delta_9_s0  (
    .Q(\vdp_command_processor.ff_y_count_delta [9]),
    .D(ff_r45_diy),
    .CLK(w_video_clk),
    .CE(w_vdp_enable),
    .RESET(n36_6) 
);
  DFFRE \vdp_command_processor.ff_col_mask_7_s0  (
    .Q(\vdp_command_processor.ff_col_mask [7]),
    .D(n192_10),
    .CLK(w_video_clk),
    .CE(w_vdp_enable),
    .RESET(n36_6) 
);
  DFFRE \vdp_command_processor.ff_col_mask_3_s0  (
    .Q(\vdp_command_processor.ff_col_mask [3]),
    .D(n196_9),
    .CLK(w_video_clk),
    .CE(w_vdp_enable),
    .RESET(n36_6) 
);
  DFFRE \vdp_command_processor.ff_read_x_low_1_s0  (
    .Q(\vdp_command_processor.ff_read_x_low [1]),
    .D(n1601_22),
    .CLK(w_video_clk),
    .CE(ff_vram_rd_req_9),
    .RESET(n36_6) 
);
  DFFRE \vdp_command_processor.ff_read_x_low_0_s0  (
    .Q(\vdp_command_processor.ff_read_x_low [0]),
    .D(n1602_22),
    .CLK(w_video_clk),
    .CE(ff_vram_rd_req_9),
    .RESET(n36_6) 
);
  DFFRE \vdp_command_processor.ff_current_y_9_s0  (
    .Q(\vdp_command_processor.ff_current_y [9]),
    .D(n1584_23),
    .CLK(w_video_clk),
    .CE(\vdp_command_processor.ff_current_y_9_9 ),
    .RESET(n36_6) 
);
  DFFRE \vdp_command_processor.ff_current_y_8_s0  (
    .Q(\vdp_command_processor.ff_current_y [8]),
    .D(n1585_22),
    .CLK(w_video_clk),
    .CE(\vdp_command_processor.ff_current_y_9_9 ),
    .RESET(n36_6) 
);
  DFFRE \vdp_command_processor.ff_current_y_7_s0  (
    .Q(\vdp_command_processor.ff_current_y [7]),
    .D(n1586_22),
    .CLK(w_video_clk),
    .CE(\vdp_command_processor.ff_current_y_9_9 ),
    .RESET(n36_6) 
);
  DFFRE \vdp_command_processor.ff_current_y_6_s0  (
    .Q(\vdp_command_processor.ff_current_y [6]),
    .D(n1587_22),
    .CLK(w_video_clk),
    .CE(\vdp_command_processor.ff_current_y_9_9 ),
    .RESET(n36_6) 
);
  DFFRE \vdp_command_processor.ff_current_y_5_s0  (
    .Q(\vdp_command_processor.ff_current_y [5]),
    .D(n1588_22),
    .CLK(w_video_clk),
    .CE(\vdp_command_processor.ff_current_y_9_9 ),
    .RESET(n36_6) 
);
  DFFRE \vdp_command_processor.ff_current_y_4_s0  (
    .Q(\vdp_command_processor.ff_current_y [4]),
    .D(n1589_22),
    .CLK(w_video_clk),
    .CE(\vdp_command_processor.ff_current_y_9_9 ),
    .RESET(n36_6) 
);
  DFFRE \vdp_command_processor.ff_current_y_3_s0  (
    .Q(\vdp_command_processor.ff_current_y [3]),
    .D(n1590_22),
    .CLK(w_video_clk),
    .CE(\vdp_command_processor.ff_current_y_9_9 ),
    .RESET(n36_6) 
);
  DFFRE \vdp_command_processor.ff_current_y_2_s0  (
    .Q(\vdp_command_processor.ff_current_y [2]),
    .D(n1591_22),
    .CLK(w_video_clk),
    .CE(\vdp_command_processor.ff_current_y_9_9 ),
    .RESET(n36_6) 
);
  DFFRE \vdp_command_processor.ff_current_y_1_s0  (
    .Q(\vdp_command_processor.ff_current_y [1]),
    .D(n1592_22),
    .CLK(w_video_clk),
    .CE(\vdp_command_processor.ff_current_y_9_9 ),
    .RESET(n36_6) 
);
  DFFRE \vdp_command_processor.ff_current_y_0_s0  (
    .Q(\vdp_command_processor.ff_current_y [0]),
    .D(n1593_22),
    .CLK(w_video_clk),
    .CE(\vdp_command_processor.ff_current_y_9_9 ),
    .RESET(n36_6) 
);
  DFFRE \vdp_command_processor.ff_current_x_8_s0  (
    .Q(\vdp_command_processor.ff_current_x [8]),
    .D(n1594_22),
    .CLK(w_video_clk),
    .CE(\vdp_command_processor.ff_current_y_9_9 ),
    .RESET(n36_6) 
);
  DFFRE \vdp_command_processor.ff_current_x_7_s0  (
    .Q(\vdp_command_processor.ff_current_x [7]),
    .D(n1595_22),
    .CLK(w_video_clk),
    .CE(\vdp_command_processor.ff_current_y_9_9 ),
    .RESET(n36_6) 
);
  DFFRE \vdp_command_processor.ff_current_x_6_s0  (
    .Q(\vdp_command_processor.ff_current_x [6]),
    .D(n1596_22),
    .CLK(w_video_clk),
    .CE(\vdp_command_processor.ff_current_y_9_9 ),
    .RESET(n36_6) 
);
  DFFRE \vdp_command_processor.ff_current_x_5_s0  (
    .Q(\vdp_command_processor.ff_current_x [5]),
    .D(n1597_22),
    .CLK(w_video_clk),
    .CE(\vdp_command_processor.ff_current_y_9_9 ),
    .RESET(n36_6) 
);
  DFFRE \vdp_command_processor.ff_current_x_4_s0  (
    .Q(\vdp_command_processor.ff_current_x [4]),
    .D(n1598_22),
    .CLK(w_video_clk),
    .CE(\vdp_command_processor.ff_current_y_9_9 ),
    .RESET(n36_6) 
);
  DFFRE \vdp_command_processor.ff_current_x_3_s0  (
    .Q(\vdp_command_processor.ff_current_x [3]),
    .D(n1599_22),
    .CLK(w_video_clk),
    .CE(\vdp_command_processor.ff_current_y_9_9 ),
    .RESET(n36_6) 
);
  DFFRE \vdp_command_processor.ff_current_x_2_s0  (
    .Q(\vdp_command_processor.ff_current_x [2]),
    .D(n1600_22),
    .CLK(w_video_clk),
    .CE(\vdp_command_processor.ff_current_y_9_9 ),
    .RESET(n36_6) 
);
  DFFRE \vdp_command_processor.ff_current_x_1_s0  (
    .Q(\vdp_command_processor.ff_current_x [1]),
    .D(n1601_22),
    .CLK(w_video_clk),
    .CE(\vdp_command_processor.ff_current_y_9_9 ),
    .RESET(n36_6) 
);
  DFFRE \vdp_command_processor.ff_current_x_0_s0  (
    .Q(\vdp_command_processor.ff_current_x [0]),
    .D(n1602_22),
    .CLK(w_video_clk),
    .CE(\vdp_command_processor.ff_current_y_9_9 ),
    .RESET(n36_6) 
);
  DFFE \vdp_command_processor.maxxmask_1_s0  (
    .Q(\vdp_command_processor.maxxmask [1]),
    .D(w_vdp_mode_is_highres),
    .CLK(w_video_clk),
    .CE(n2271_4) 
);
  DFFE \vdp_command_processor.maxxmask_0_s0  (
    .Q(\vdp_command_processor.maxxmask [0]),
    .D(n2632_7),
    .CLK(w_video_clk),
    .CE(n2271_4) 
);
  DFFRE ff_state_3_s0 (
    .Q(ff_state[3]),
    .D(n1787_11),
    .CLK(w_video_clk),
    .CE(ff_state_3_10),
    .RESET(n36_6) 
);
  DFFR ff_reg_wr_ack_s2 (
    .Q(w_vdpcmd_reg_write_ack),
    .D(n1371_11),
    .CLK(w_video_clk),
    .RESET(n36_6) 
);
defparam ff_reg_wr_ack_s2.INIT=1'b0;
  DFFR ff_tr_clr_ack_s2 (
    .Q(w_vdpcmd_tr_clr_ack),
    .D(n1167_7),
    .CLK(w_video_clk),
    .RESET(n36_6) 
);
defparam ff_tr_clr_ack_s2.INIT=1'b0;
  ALU n725_s (
    .SUM(n725_1),
    .COUT(n725_2),
    .I0(ff_s8s9_sx_tmp[0]),
    .I1(n218_3),
    .I3(GND),
    .CIN(GND) 
);
defparam n725_s.ALU_MODE=0;
  ALU n724_s (
    .SUM(n724_1),
    .COUT(n724_2),
    .I0(ff_s8s9_sx_tmp[1]),
    .I1(n217_3),
    .I3(GND),
    .CIN(n725_2) 
);
defparam n724_s.ALU_MODE=0;
  ALU n723_s (
    .SUM(n723_1),
    .COUT(n723_2),
    .I0(ff_s8s9_sx_tmp[2]),
    .I1(n216_3),
    .I3(GND),
    .CIN(n724_2) 
);
defparam n723_s.ALU_MODE=0;
  ALU n722_s (
    .SUM(n722_1),
    .COUT(n722_2),
    .I0(ff_s8s9_sx_tmp[3]),
    .I1(n215_3),
    .I3(GND),
    .CIN(n723_2) 
);
defparam n722_s.ALU_MODE=0;
  ALU n721_s (
    .SUM(n721_1),
    .COUT(n721_2),
    .I0(ff_s8s9_sx_tmp[4]),
    .I1(n215_3),
    .I3(GND),
    .CIN(n722_2) 
);
defparam n721_s.ALU_MODE=0;
  ALU n720_s (
    .SUM(n720_1),
    .COUT(n720_2),
    .I0(ff_s8s9_sx_tmp[5]),
    .I1(n215_3),
    .I3(GND),
    .CIN(n721_2) 
);
defparam n720_s.ALU_MODE=0;
  ALU n719_s (
    .SUM(n719_1),
    .COUT(n719_2),
    .I0(ff_s8s9_sx_tmp[6]),
    .I1(n215_3),
    .I3(GND),
    .CIN(n720_2) 
);
defparam n719_s.ALU_MODE=0;
  ALU n718_s (
    .SUM(n718_1),
    .COUT(n718_2),
    .I0(ff_s8s9_sx_tmp[7]),
    .I1(n215_3),
    .I3(GND),
    .CIN(n719_2) 
);
defparam n718_s.ALU_MODE=0;
  ALU n717_s (
    .SUM(n717_1),
    .COUT(n717_2),
    .I0(ff_s8s9_sx_tmp[8]),
    .I1(n215_3),
    .I3(GND),
    .CIN(n718_2) 
);
defparam n717_s.ALU_MODE=0;
  ALU n716_s (
    .SUM(n716_1),
    .COUT(n716_2),
    .I0(ff_s8s9_sx_tmp[9]),
    .I1(n215_3),
    .I3(GND),
    .CIN(n717_2) 
);
defparam n716_s.ALU_MODE=0;
  ALU n715_s (
    .SUM(n715_1),
    .COUT(n715_0_COUT),
    .I0(ff_s8s9_sx_tmp[10]),
    .I1(n215_3),
    .I3(GND),
    .CIN(n716_2) 
);
defparam n715_s.ALU_MODE=0;
  ALU n966_s (
    .SUM(n966_1),
    .COUT(n966_2),
    .I0(ff_dx_tmp[0]),
    .I1(n218_3),
    .I3(GND),
    .CIN(GND) 
);
defparam n966_s.ALU_MODE=0;
  ALU n965_s (
    .SUM(n965_1),
    .COUT(n965_2),
    .I0(ff_dx_tmp[1]),
    .I1(n217_3),
    .I3(GND),
    .CIN(n966_2) 
);
defparam n965_s.ALU_MODE=0;
  ALU n964_s (
    .SUM(n964_1),
    .COUT(n964_2),
    .I0(ff_dx_tmp[2]),
    .I1(n216_3),
    .I3(GND),
    .CIN(n965_2) 
);
defparam n964_s.ALU_MODE=0;
  ALU n963_s (
    .SUM(n963_1),
    .COUT(n963_2),
    .I0(ff_dx_tmp[3]),
    .I1(n215_3),
    .I3(GND),
    .CIN(n964_2) 
);
defparam n963_s.ALU_MODE=0;
  ALU n962_s (
    .SUM(n962_1),
    .COUT(n962_2),
    .I0(ff_dx_tmp[4]),
    .I1(n215_3),
    .I3(GND),
    .CIN(n963_2) 
);
defparam n962_s.ALU_MODE=0;
  ALU n961_s (
    .SUM(n961_1),
    .COUT(n961_2),
    .I0(ff_dx_tmp[5]),
    .I1(n215_3),
    .I3(GND),
    .CIN(n962_2) 
);
defparam n961_s.ALU_MODE=0;
  ALU n960_s (
    .SUM(n960_1),
    .COUT(n960_2),
    .I0(ff_dx_tmp[6]),
    .I1(n215_3),
    .I3(GND),
    .CIN(n961_2) 
);
defparam n960_s.ALU_MODE=0;
  ALU n959_s (
    .SUM(n959_1),
    .COUT(n959_2),
    .I0(ff_dx_tmp[7]),
    .I1(n215_3),
    .I3(GND),
    .CIN(n960_2) 
);
defparam n959_s.ALU_MODE=0;
  ALU n958_s (
    .SUM(n958_1),
    .COUT(n958_2),
    .I0(ff_dx_tmp[8]),
    .I1(n215_3),
    .I3(GND),
    .CIN(n959_2) 
);
defparam n958_s.ALU_MODE=0;
  ALU n957_s (
    .SUM(n957_1),
    .COUT(n957_0_COUT),
    .I0(ff_dx_tmp[9]),
    .I1(n215_3),
    .I3(GND),
    .CIN(n958_2) 
);
defparam n957_s.ALU_MODE=0;
  ALU n977_s (
    .SUM(n977_1),
    .COUT(n977_2),
    .I0(ff_r38r39_dy[0]),
    .I1(n225_6),
    .I3(GND),
    .CIN(GND) 
);
defparam n977_s.ALU_MODE=0;
  ALU n976_s (
    .SUM(n976_1),
    .COUT(n976_2),
    .I0(ff_r38r39_dy[1]),
    .I1(n246_3),
    .I3(GND),
    .CIN(n977_2) 
);
defparam n976_s.ALU_MODE=0;
  ALU n975_s (
    .SUM(n975_1),
    .COUT(n975_2),
    .I0(ff_r38r39_dy[2]),
    .I1(n246_3),
    .I3(GND),
    .CIN(n976_2) 
);
defparam n975_s.ALU_MODE=0;
  ALU n974_s (
    .SUM(n974_1),
    .COUT(n974_2),
    .I0(ff_r38r39_dy[3]),
    .I1(n246_3),
    .I3(GND),
    .CIN(n975_2) 
);
defparam n974_s.ALU_MODE=0;
  ALU n973_s (
    .SUM(n973_1),
    .COUT(n973_2),
    .I0(ff_r38r39_dy[4]),
    .I1(n246_3),
    .I3(GND),
    .CIN(n974_2) 
);
defparam n973_s.ALU_MODE=0;
  ALU n972_s (
    .SUM(n972_1),
    .COUT(n972_2),
    .I0(ff_r38r39_dy[5]),
    .I1(n246_3),
    .I3(GND),
    .CIN(n973_2) 
);
defparam n972_s.ALU_MODE=0;
  ALU n971_s (
    .SUM(n971_1),
    .COUT(n971_2),
    .I0(ff_r38r39_dy[6]),
    .I1(n246_3),
    .I3(GND),
    .CIN(n972_2) 
);
defparam n971_s.ALU_MODE=0;
  ALU n970_s (
    .SUM(n970_1),
    .COUT(n970_2),
    .I0(ff_r38r39_dy[7]),
    .I1(n246_3),
    .I3(GND),
    .CIN(n971_2) 
);
defparam n970_s.ALU_MODE=0;
  ALU n969_s (
    .SUM(n969_1),
    .COUT(n969_2),
    .I0(ff_r38r39_dy[8]),
    .I1(n246_3),
    .I3(GND),
    .CIN(n970_2) 
);
defparam n969_s.ALU_MODE=0;
  ALU n968_s (
    .SUM(n968_1),
    .COUT(n968_0_COUT),
    .I0(ff_r38r39_dy[9]),
    .I1(n246_3),
    .I3(GND),
    .CIN(n969_2) 
);
defparam n968_s.ALU_MODE=0;
  ALU n1150_s (
    .SUM(n1150_1),
    .COUT(n1150_2),
    .I0(ff_s8s9_sx_tmp[0]),
    .I1(ff_r40r41_nx[0]),
    .I3(GND),
    .CIN(GND) 
);
defparam n1150_s.ALU_MODE=0;
  ALU n1149_s (
    .SUM(n1149_1),
    .COUT(n1149_2),
    .I0(ff_s8s9_sx_tmp[1]),
    .I1(ff_r40r41_nx[1]),
    .I3(GND),
    .CIN(n1150_2) 
);
defparam n1149_s.ALU_MODE=0;
  ALU n1148_s (
    .SUM(n1148_1),
    .COUT(n1148_2),
    .I0(ff_s8s9_sx_tmp[2]),
    .I1(ff_r40r41_nx[2]),
    .I3(GND),
    .CIN(n1149_2) 
);
defparam n1148_s.ALU_MODE=0;
  ALU n1147_s (
    .SUM(n1147_1),
    .COUT(n1147_2),
    .I0(ff_s8s9_sx_tmp[3]),
    .I1(ff_r40r41_nx[3]),
    .I3(GND),
    .CIN(n1148_2) 
);
defparam n1147_s.ALU_MODE=0;
  ALU n1146_s (
    .SUM(n1146_1),
    .COUT(n1146_2),
    .I0(ff_s8s9_sx_tmp[4]),
    .I1(ff_r40r41_nx[4]),
    .I3(GND),
    .CIN(n1147_2) 
);
defparam n1146_s.ALU_MODE=0;
  ALU n1145_s (
    .SUM(n1145_1),
    .COUT(n1145_2),
    .I0(ff_s8s9_sx_tmp[5]),
    .I1(ff_r40r41_nx[5]),
    .I3(GND),
    .CIN(n1146_2) 
);
defparam n1145_s.ALU_MODE=0;
  ALU n1144_s (
    .SUM(n1144_1),
    .COUT(n1144_2),
    .I0(ff_s8s9_sx_tmp[6]),
    .I1(ff_r40r41_nx[6]),
    .I3(GND),
    .CIN(n1145_2) 
);
defparam n1144_s.ALU_MODE=0;
  ALU n1143_s (
    .SUM(n1143_1),
    .COUT(n1143_2),
    .I0(ff_s8s9_sx_tmp[7]),
    .I1(ff_r40r41_nx[7]),
    .I3(GND),
    .CIN(n1144_2) 
);
defparam n1143_s.ALU_MODE=0;
  ALU n1142_s (
    .SUM(n1142_1),
    .COUT(n1142_2),
    .I0(ff_s8s9_sx_tmp[8]),
    .I1(ff_r40r41_nx[8]),
    .I3(GND),
    .CIN(n1143_2) 
);
defparam n1142_s.ALU_MODE=0;
  ALU n1141_s (
    .SUM(n1141_1),
    .COUT(n1141_0_COUT),
    .I0(ff_s8s9_sx_tmp[9]),
    .I1(ff_r40r41_nx[9]),
    .I3(GND),
    .CIN(n1142_2) 
);
defparam n1141_s.ALU_MODE=0;
  ALU n1419_s (
    .SUM(n1419_1),
    .COUT(n1419_2),
    .I0(ff_r34r35_sy[0]),
    .I1(n225_6),
    .I3(GND),
    .CIN(GND) 
);
defparam n1419_s.ALU_MODE=0;
  ALU n1418_s (
    .SUM(n1418_1),
    .COUT(n1418_2),
    .I0(ff_r34r35_sy[1]),
    .I1(n246_3),
    .I3(GND),
    .CIN(n1419_2) 
);
defparam n1418_s.ALU_MODE=0;
  ALU n1417_s (
    .SUM(n1417_1),
    .COUT(n1417_2),
    .I0(ff_r34r35_sy[2]),
    .I1(n246_3),
    .I3(GND),
    .CIN(n1418_2) 
);
defparam n1417_s.ALU_MODE=0;
  ALU n1416_s (
    .SUM(n1416_1),
    .COUT(n1416_2),
    .I0(ff_r34r35_sy[3]),
    .I1(n246_3),
    .I3(GND),
    .CIN(n1417_2) 
);
defparam n1416_s.ALU_MODE=0;
  ALU n1415_s (
    .SUM(n1415_1),
    .COUT(n1415_2),
    .I0(ff_r34r35_sy[4]),
    .I1(n246_3),
    .I3(GND),
    .CIN(n1416_2) 
);
defparam n1415_s.ALU_MODE=0;
  ALU n1414_s (
    .SUM(n1414_1),
    .COUT(n1414_2),
    .I0(ff_r34r35_sy[5]),
    .I1(n246_3),
    .I3(GND),
    .CIN(n1415_2) 
);
defparam n1414_s.ALU_MODE=0;
  ALU n1413_s (
    .SUM(n1413_1),
    .COUT(n1413_2),
    .I0(ff_r34r35_sy[6]),
    .I1(n246_3),
    .I3(GND),
    .CIN(n1414_2) 
);
defparam n1413_s.ALU_MODE=0;
  ALU n1412_s (
    .SUM(n1412_1),
    .COUT(n1412_2),
    .I0(ff_r34r35_sy[7]),
    .I1(n246_3),
    .I3(GND),
    .CIN(n1413_2) 
);
defparam n1412_s.ALU_MODE=0;
  ALU n1411_s (
    .SUM(n1411_1),
    .COUT(n1411_2),
    .I0(ff_r34r35_sy[8]),
    .I1(n246_3),
    .I3(GND),
    .CIN(n1412_2) 
);
defparam n1411_s.ALU_MODE=0;
  ALU n1410_s (
    .SUM(n1410_1),
    .COUT(n1410_0_COUT),
    .I0(ff_r34r35_sy[9]),
    .I1(n246_3),
    .I3(GND),
    .CIN(n1411_2) 
);
defparam n1410_s.ALU_MODE=0;
  ALU n954_s (
    .SUM(n954_2),
    .COUT(n954_3),
    .I0(ff_s8s9_sx_tmp[0]),
    .I1(ff_r42r43_ny[0]),
    .I3(GND),
    .CIN(VCC) 
);
defparam n954_s.ALU_MODE=1;
  ALU n953_s (
    .SUM(n953_2),
    .COUT(n953_3),
    .I0(ff_s8s9_sx_tmp[1]),
    .I1(ff_r42r43_ny[1]),
    .I3(GND),
    .CIN(n954_3) 
);
defparam n953_s.ALU_MODE=1;
  ALU n952_s (
    .SUM(n952_2),
    .COUT(n952_3),
    .I0(ff_s8s9_sx_tmp[2]),
    .I1(ff_r42r43_ny[2]),
    .I3(GND),
    .CIN(n953_3) 
);
defparam n952_s.ALU_MODE=1;
  ALU n951_s (
    .SUM(n951_2),
    .COUT(n951_3),
    .I0(ff_s8s9_sx_tmp[3]),
    .I1(ff_r42r43_ny[3]),
    .I3(GND),
    .CIN(n952_3) 
);
defparam n951_s.ALU_MODE=1;
  ALU n950_s (
    .SUM(n950_2),
    .COUT(n950_3),
    .I0(ff_s8s9_sx_tmp[4]),
    .I1(ff_r42r43_ny[4]),
    .I3(GND),
    .CIN(n951_3) 
);
defparam n950_s.ALU_MODE=1;
  ALU n949_s (
    .SUM(n949_2),
    .COUT(n949_3),
    .I0(ff_s8s9_sx_tmp[5]),
    .I1(ff_r42r43_ny[5]),
    .I3(GND),
    .CIN(n950_3) 
);
defparam n949_s.ALU_MODE=1;
  ALU n948_s (
    .SUM(n948_2),
    .COUT(n948_3),
    .I0(ff_s8s9_sx_tmp[6]),
    .I1(ff_r42r43_ny[6]),
    .I3(GND),
    .CIN(n949_3) 
);
defparam n948_s.ALU_MODE=1;
  ALU n947_s (
    .SUM(n947_2),
    .COUT(n947_3),
    .I0(ff_s8s9_sx_tmp[7]),
    .I1(ff_r42r43_ny[7]),
    .I3(GND),
    .CIN(n948_3) 
);
defparam n947_s.ALU_MODE=1;
  ALU n946_s (
    .SUM(n946_2),
    .COUT(n946_3),
    .I0(ff_s8s9_sx_tmp[8]),
    .I1(ff_r42r43_ny[8]),
    .I3(GND),
    .CIN(n947_3) 
);
defparam n946_s.ALU_MODE=1;
  ALU n945_s (
    .SUM(n945_2),
    .COUT(n945_3),
    .I0(ff_s8s9_sx_tmp[9]),
    .I1(ff_r42r43_ny[9]),
    .I3(GND),
    .CIN(n946_3) 
);
defparam n945_s.ALU_MODE=1;
  ALU n944_s (
    .SUM(n944_2),
    .COUT(n944_0_COUT),
    .I0(ff_s8s9_sx_tmp[10]),
    .I1(GND),
    .I3(GND),
    .CIN(n945_3) 
);
defparam n944_s.ALU_MODE=1;
  ALU n702_s0 (
    .SUM(n702_1_SUM),
    .COUT(n702_3),
    .I0(n314_3),
    .I1(ff_r44_clr[0]),
    .I3(GND),
    .CIN(GND) 
);
defparam n702_s0.ALU_MODE=3;
  ALU n703_s0 (
    .SUM(n703_1_SUM),
    .COUT(n703_3),
    .I0(n313_3),
    .I1(ff_r44_clr[1]),
    .I3(GND),
    .CIN(n702_3) 
);
defparam n703_s0.ALU_MODE=3;
  ALU n704_s0 (
    .SUM(n704_1_SUM),
    .COUT(n704_3),
    .I0(n312_3),
    .I1(ff_r44_clr[2]),
    .I3(GND),
    .CIN(n703_3) 
);
defparam n704_s0.ALU_MODE=3;
  ALU n705_s0 (
    .SUM(n705_1_SUM),
    .COUT(n705_3),
    .I0(n311_3),
    .I1(ff_r44_clr[3]),
    .I3(GND),
    .CIN(n704_3) 
);
defparam n705_s0.ALU_MODE=3;
  ALU n706_s0 (
    .SUM(n706_1_SUM),
    .COUT(n706_3),
    .I0(n318_7),
    .I1(ff_r44_clr[4]),
    .I3(GND),
    .CIN(n705_3) 
);
defparam n706_s0.ALU_MODE=3;
  ALU n707_s0 (
    .SUM(n707_1_SUM),
    .COUT(n707_3),
    .I0(n317_10),
    .I1(ff_r44_clr[5]),
    .I3(GND),
    .CIN(n706_3) 
);
defparam n707_s0.ALU_MODE=3;
  ALU n708_s0 (
    .SUM(n708_1_SUM),
    .COUT(n708_3),
    .I0(n316_7),
    .I1(ff_r44_clr[6]),
    .I3(GND),
    .CIN(n707_3) 
);
defparam n708_s0.ALU_MODE=3;
  ALU n709_s0 (
    .SUM(n709_1_SUM),
    .COUT(n709_3),
    .I0(n315_9),
    .I1(ff_r44_clr[7]),
    .I3(GND),
    .CIN(n708_3) 
);
defparam n709_s0.ALU_MODE=3;
  ALU n1225_s0 (
    .SUM(n1225_1_SUM),
    .COUT(n1225_3),
    .I0(ff_nx_tmp[0]),
    .I1(ff_r40r41_nx[0]),
    .I3(GND),
    .CIN(GND) 
);
defparam n1225_s0.ALU_MODE=3;
  ALU n1226_s0 (
    .SUM(n1226_1_SUM),
    .COUT(n1226_3),
    .I0(ff_nx_tmp[1]),
    .I1(ff_r40r41_nx[1]),
    .I3(GND),
    .CIN(n1225_3) 
);
defparam n1226_s0.ALU_MODE=3;
  ALU n1227_s0 (
    .SUM(n1227_1_SUM),
    .COUT(n1227_3),
    .I0(ff_nx_tmp[2]),
    .I1(ff_r40r41_nx[2]),
    .I3(GND),
    .CIN(n1226_3) 
);
defparam n1227_s0.ALU_MODE=3;
  ALU n1228_s0 (
    .SUM(n1228_1_SUM),
    .COUT(n1228_3),
    .I0(ff_nx_tmp[3]),
    .I1(ff_r40r41_nx[3]),
    .I3(GND),
    .CIN(n1227_3) 
);
defparam n1228_s0.ALU_MODE=3;
  ALU n1229_s0 (
    .SUM(n1229_1_SUM),
    .COUT(n1229_3),
    .I0(ff_nx_tmp[4]),
    .I1(ff_r40r41_nx[4]),
    .I3(GND),
    .CIN(n1228_3) 
);
defparam n1229_s0.ALU_MODE=3;
  ALU n1230_s0 (
    .SUM(n1230_1_SUM),
    .COUT(n1230_3),
    .I0(ff_nx_tmp[5]),
    .I1(ff_r40r41_nx[5]),
    .I3(GND),
    .CIN(n1229_3) 
);
defparam n1230_s0.ALU_MODE=3;
  ALU n1231_s0 (
    .SUM(n1231_1_SUM),
    .COUT(n1231_3),
    .I0(ff_nx_tmp[6]),
    .I1(ff_r40r41_nx[6]),
    .I3(GND),
    .CIN(n1230_3) 
);
defparam n1231_s0.ALU_MODE=3;
  ALU n1232_s0 (
    .SUM(n1232_1_SUM),
    .COUT(n1232_3),
    .I0(ff_nx_tmp[7]),
    .I1(ff_r40r41_nx[7]),
    .I3(GND),
    .CIN(n1231_3) 
);
defparam n1232_s0.ALU_MODE=3;
  ALU n1233_s0 (
    .SUM(n1233_1_SUM),
    .COUT(n1233_3),
    .I0(ff_nx_tmp[8]),
    .I1(ff_r40r41_nx[8]),
    .I3(GND),
    .CIN(n1232_3) 
);
defparam n1233_s0.ALU_MODE=3;
  ALU n1234_s0 (
    .SUM(n1234_1_SUM),
    .COUT(n1234_3),
    .I0(ff_nx_tmp[9]),
    .I1(ff_r40r41_nx[9]),
    .I3(GND),
    .CIN(n1233_3) 
);
defparam n1234_s0.ALU_MODE=3;
  MUX2_LUT5 n305_s5 (
    .O(n305_9),
    .I0(n305_6),
    .I1(n305_7),
    .S0(\vdp_command_processor.ff_read_x_low [1]) 
);
  MUX2_LUT5 n306_s5 (
    .O(n306_9),
    .I0(n306_6),
    .I1(n306_7),
    .S0(\vdp_command_processor.ff_read_x_low [1]) 
);
  INV n650_s3 (
    .O(n650_8),
    .I(ff_state[0]) 
);
  INV n2386_s7 (
    .O(n2386_13),
    .I(w_vdpcmd_vram_write_ack) 
);
  VCC VCC_cZ (
    .V(VCC)
);
  GND GND_cZ (
    .G(GND)
);
endmodule /* vdp_command */
module vdp_wait_control (
  w_video_clk,
  n36_6,
  reg_r9_y_dots_Z,
  reg_r8_sp_off_Z,
  w_vdp_enable,
  w_vdp_command_drive,
  reg_r1_disp_on_Z,
  reg_r9_pal_mode_Z,
  w_current_vdp_command_c,
  ff_wait_cnt
)
;
input w_video_clk;
input n36_6;
input reg_r9_y_dots_Z;
input reg_r8_sp_off_Z;
input w_vdp_enable;
input w_vdp_command_drive;
input reg_r1_disp_on_Z;
input reg_r9_pal_mode_Z;
input [7:4] w_current_vdp_command_c;
output [15:15] ff_wait_cnt;
wire n74_2;
wire n75_2;
wire n76_2;
wire n77_2;
wire n78_2;
wire n79_2;
wire n80_2;
wire n81_2;
wire n82_2;
wire n83_2;
wire n84_2;
wire n85_2;
wire n86_2;
wire n156_2;
wire n157_2;
wire n158_2;
wire n159_2;
wire n160_2;
wire n161_2;
wire n162_2;
wire n163_2;
wire n164_2;
wire n165_2;
wire n166_2;
wire n167_2;
wire n168_2;
wire n287_2;
wire n288_2;
wire n289_2;
wire n290_2;
wire n291_2;
wire n292_2;
wire n293_2;
wire n294_2;
wire n295_2;
wire n296_2;
wire n297_2;
wire n298_2;
wire n299_2;
wire n369_2;
wire n370_2;
wire n371_2;
wire n372_2;
wire n373_2;
wire n374_2;
wire n375_2;
wire n376_2;
wire n377_2;
wire n378_2;
wire n379_2;
wire n380_2;
wire n381_2;
wire n549_3;
wire n449_3;
wire n450_3;
wire n451_3;
wire n452_3;
wire n453_3;
wire n454_3;
wire n455_3;
wire n456_3;
wire n457_3;
wire n458_3;
wire n459_3;
wire n460_3;
wire n461_3;
wire n462_3;
wire n449_4;
wire n450_4;
wire n451_4;
wire n452_4;
wire n453_4;
wire n454_4;
wire n455_4;
wire n456_4;
wire n457_4;
wire n458_4;
wire n459_4;
wire n460_4;
wire n461_4;
wire n462_4;
wire n73_5;
wire n155_5;
wire n286_5;
wire n368_5;
wire n73_6;
wire n73_7;
wire n155_6;
wire n155_7;
wire n286_6;
wire n286_7;
wire n368_6;
wire n368_7;
wire n259_5;
wire n260_5;
wire n261_5;
wire n262_5;
wire n263_5;
wire n264_5;
wire n265_5;
wire n266_6;
wire n220_7;
wire n223_5;
wire n224_5;
wire n225_5;
wire n226_5;
wire n227_5;
wire n228_5;
wire n229_5;
wire n230_5;
wire n231_5;
wire n232_5;
wire n233_5;
wire n187_7;
wire n190_5;
wire n191_5;
wire n192_5;
wire n193_5;
wire n194_5;
wire n195_5;
wire n196_5;
wire n197_5;
wire n198_5;
wire n199_5;
wire n200_8;
wire n410_5;
wire n411_5;
wire n412_5;
wire n413_5;
wire n335_7;
wire n338_5;
wire n339_5;
wire n340_5;
wire n341_5;
wire n342_5;
wire n343_5;
wire n344_5;
wire n345_5;
wire n346_5;
wire n347_5;
wire n348_7;
wire n302_7;
wire n305_5;
wire n306_5;
wire n307_5;
wire n308_5;
wire n309_5;
wire n310_5;
wire n311_5;
wire n312_5;
wire n313_5;
wire n314_5;
wire n315_5;
wire n253_7;
wire n256_5;
wire n257_5;
wire n258_5;
wire n40_8;
wire n43_6;
wire n44_6;
wire n45_6;
wire n46_6;
wire n47_6;
wire n48_6;
wire n49_6;
wire n50_6;
wire n51_6;
wire n52_6;
wire n53_6;
wire n7_8;
wire n10_6;
wire n11_6;
wire n12_6;
wire n13_6;
wire n14_6;
wire n15_6;
wire n16_6;
wire n17_6;
wire n18_6;
wire n19_6;
wire n20_8;
wire n400_7;
wire n403_5;
wire n404_5;
wire n405_5;
wire n406_5;
wire n407_5;
wire n408_5;
wire n409_5;
wire n122_8;
wire n125_6;
wire n126_6;
wire n127_6;
wire n128_6;
wire n129_6;
wire n130_6;
wire n131_6;
wire n132_6;
wire n133_6;
wire n134_6;
wire n135_6;
wire n89_8;
wire n92_6;
wire n93_6;
wire n94_6;
wire n95_6;
wire n96_6;
wire n97_6;
wire n98_6;
wire n99_6;
wire n100_6;
wire n101_6;
wire n102_7;
wire n37_1;
wire n37_2;
wire n36_1;
wire n36_2;
wire n35_1;
wire n35_2;
wire n34_1;
wire n34_2;
wire n33_1;
wire n33_2;
wire n32_1;
wire n32_2;
wire n31_1;
wire n31_2;
wire n30_1;
wire n30_2;
wire n29_1;
wire n29_2;
wire n28_1;
wire n28_2;
wire n27_1;
wire n27_2;
wire n26_1;
wire n26_2;
wire n25_1;
wire n25_2;
wire n70_1;
wire n70_2;
wire n69_1;
wire n69_2;
wire n68_1;
wire n68_2;
wire n67_1;
wire n67_2;
wire n66_1;
wire n66_2;
wire n65_1;
wire n65_2;
wire n64_1;
wire n64_2;
wire n63_1;
wire n63_2;
wire n62_1;
wire n62_2;
wire n61_1;
wire n61_2;
wire n60_1;
wire n60_2;
wire n59_1;
wire n59_2;
wire n58_1;
wire n58_2;
wire n119_1;
wire n119_2;
wire n118_1;
wire n118_2;
wire n117_1;
wire n117_2;
wire n116_1;
wire n116_2;
wire n115_1;
wire n115_2;
wire n114_1;
wire n114_2;
wire n113_1;
wire n113_2;
wire n112_1;
wire n112_2;
wire n111_1;
wire n111_2;
wire n110_1;
wire n110_2;
wire n109_1;
wire n109_2;
wire n108_1;
wire n108_2;
wire n107_1;
wire n107_2;
wire n152_1;
wire n152_2;
wire n151_1;
wire n151_2;
wire n150_1;
wire n150_2;
wire n149_1;
wire n149_2;
wire n148_1;
wire n148_2;
wire n147_1;
wire n147_2;
wire n146_1;
wire n146_2;
wire n145_1;
wire n145_2;
wire n144_1;
wire n144_2;
wire n143_1;
wire n143_2;
wire n142_1;
wire n142_2;
wire n141_1;
wire n141_2;
wire n140_1;
wire n140_2;
wire n250_1;
wire n250_2;
wire n249_1;
wire n249_2;
wire n248_1;
wire n248_2;
wire n247_1;
wire n247_2;
wire n246_1;
wire n246_2;
wire n245_1;
wire n245_2;
wire n244_1;
wire n244_2;
wire n243_1;
wire n243_2;
wire n242_1;
wire n242_2;
wire n241_1;
wire n241_2;
wire n240_1;
wire n240_2;
wire n239_1;
wire n239_2;
wire n238_1;
wire n238_2;
wire n283_1;
wire n283_2;
wire n282_1;
wire n282_2;
wire n281_1;
wire n281_2;
wire n280_1;
wire n280_2;
wire n279_1;
wire n279_2;
wire n278_1;
wire n278_2;
wire n277_1;
wire n277_2;
wire n276_1;
wire n276_2;
wire n275_1;
wire n275_2;
wire n274_1;
wire n274_2;
wire n273_1;
wire n273_2;
wire n272_1;
wire n272_2;
wire n271_1;
wire n271_2;
wire n332_1;
wire n332_2;
wire n331_1;
wire n331_2;
wire n330_1;
wire n330_2;
wire n329_1;
wire n329_2;
wire n328_1;
wire n328_2;
wire n327_1;
wire n327_2;
wire n326_1;
wire n326_2;
wire n325_1;
wire n325_2;
wire n324_1;
wire n324_2;
wire n323_1;
wire n323_2;
wire n322_1;
wire n322_2;
wire n321_1;
wire n321_2;
wire n320_1;
wire n320_2;
wire n365_1;
wire n365_2;
wire n364_1;
wire n364_2;
wire n363_1;
wire n363_2;
wire n362_1;
wire n362_2;
wire n361_1;
wire n361_2;
wire n360_1;
wire n360_2;
wire n359_1;
wire n359_2;
wire n358_1;
wire n358_2;
wire n357_1;
wire n357_2;
wire n356_1;
wire n356_2;
wire n355_1;
wire n355_2;
wire n354_1;
wire n354_2;
wire n353_1;
wire n353_2;
wire n430_1;
wire n430_2;
wire n429_1;
wire n429_2;
wire n428_1;
wire n428_2;
wire n427_1;
wire n427_2;
wire n426_1;
wire n426_2;
wire n425_1;
wire n425_2;
wire n424_1;
wire n424_2;
wire n423_1;
wire n423_2;
wire n422_1;
wire n422_2;
wire n421_1;
wire n421_2;
wire n420_1;
wire n420_2;
wire n419_1;
wire n419_2;
wire n418_1;
wire n418_2;
wire n417_1;
wire n417_0_COUT;
wire n171_3;
wire n172_3;
wire n173_3;
wire n174_3;
wire n175_3;
wire n176_3;
wire n177_3;
wire n178_3;
wire n179_3;
wire n180_3;
wire n181_3;
wire n182_3;
wire n183_3;
wire n184_3;
wire n384_3;
wire n385_3;
wire n386_3;
wire n387_3;
wire n388_3;
wire n389_3;
wire n390_3;
wire n391_3;
wire n392_3;
wire n393_3;
wire n394_3;
wire n395_3;
wire n396_3;
wire n397_3;
wire [14:2] ff_wait_cnt_0;
wire [31:24] DO;
wire VCC;
wire GND;
  LUT3 n172_s1 (
    .F(n74_2),
    .I0(n58_1),
    .I1(n25_1),
    .I2(reg_r9_y_dots_Z) 
);
defparam n172_s1.INIT=8'hCA;
  LUT3 n173_s1 (
    .F(n75_2),
    .I0(n59_1),
    .I1(n26_1),
    .I2(reg_r9_y_dots_Z) 
);
defparam n173_s1.INIT=8'hCA;
  LUT3 n174_s1 (
    .F(n76_2),
    .I0(n60_1),
    .I1(n27_1),
    .I2(reg_r9_y_dots_Z) 
);
defparam n174_s1.INIT=8'hCA;
  LUT3 n175_s1 (
    .F(n77_2),
    .I0(n61_1),
    .I1(n28_1),
    .I2(reg_r9_y_dots_Z) 
);
defparam n175_s1.INIT=8'hCA;
  LUT3 n176_s1 (
    .F(n78_2),
    .I0(n62_1),
    .I1(n29_1),
    .I2(reg_r9_y_dots_Z) 
);
defparam n176_s1.INIT=8'hCA;
  LUT3 n177_s1 (
    .F(n79_2),
    .I0(n63_1),
    .I1(n30_1),
    .I2(reg_r9_y_dots_Z) 
);
defparam n177_s1.INIT=8'hCA;
  LUT3 n178_s1 (
    .F(n80_2),
    .I0(n64_1),
    .I1(n31_1),
    .I2(reg_r9_y_dots_Z) 
);
defparam n178_s1.INIT=8'hCA;
  LUT3 n179_s1 (
    .F(n81_2),
    .I0(n65_1),
    .I1(n32_1),
    .I2(reg_r9_y_dots_Z) 
);
defparam n179_s1.INIT=8'hCA;
  LUT3 n180_s1 (
    .F(n82_2),
    .I0(n66_1),
    .I1(n33_1),
    .I2(reg_r9_y_dots_Z) 
);
defparam n180_s1.INIT=8'hCA;
  LUT3 n181_s1 (
    .F(n83_2),
    .I0(n67_1),
    .I1(n34_1),
    .I2(reg_r9_y_dots_Z) 
);
defparam n181_s1.INIT=8'hCA;
  LUT3 n182_s1 (
    .F(n84_2),
    .I0(n68_1),
    .I1(n35_1),
    .I2(reg_r9_y_dots_Z) 
);
defparam n182_s1.INIT=8'hCA;
  LUT3 n183_s1 (
    .F(n85_2),
    .I0(n69_1),
    .I1(n36_1),
    .I2(reg_r9_y_dots_Z) 
);
defparam n183_s1.INIT=8'hCA;
  LUT3 n184_s1 (
    .F(n86_2),
    .I0(n70_1),
    .I1(n37_1),
    .I2(reg_r9_y_dots_Z) 
);
defparam n184_s1.INIT=8'hCA;
  LUT3 n172_s2 (
    .F(n156_2),
    .I0(n140_1),
    .I1(n107_1),
    .I2(reg_r9_y_dots_Z) 
);
defparam n172_s2.INIT=8'hCA;
  LUT3 n173_s2 (
    .F(n157_2),
    .I0(n141_1),
    .I1(n108_1),
    .I2(reg_r9_y_dots_Z) 
);
defparam n173_s2.INIT=8'hCA;
  LUT3 n174_s2 (
    .F(n158_2),
    .I0(n142_1),
    .I1(n109_1),
    .I2(reg_r9_y_dots_Z) 
);
defparam n174_s2.INIT=8'hCA;
  LUT3 n175_s2 (
    .F(n159_2),
    .I0(n143_1),
    .I1(n110_1),
    .I2(reg_r9_y_dots_Z) 
);
defparam n175_s2.INIT=8'hCA;
  LUT3 n176_s2 (
    .F(n160_2),
    .I0(n144_1),
    .I1(n111_1),
    .I2(reg_r9_y_dots_Z) 
);
defparam n176_s2.INIT=8'hCA;
  LUT3 n177_s2 (
    .F(n161_2),
    .I0(n145_1),
    .I1(n112_1),
    .I2(reg_r9_y_dots_Z) 
);
defparam n177_s2.INIT=8'hCA;
  LUT3 n178_s2 (
    .F(n162_2),
    .I0(n146_1),
    .I1(n113_1),
    .I2(reg_r9_y_dots_Z) 
);
defparam n178_s2.INIT=8'hCA;
  LUT3 n179_s2 (
    .F(n163_2),
    .I0(n147_1),
    .I1(n114_1),
    .I2(reg_r9_y_dots_Z) 
);
defparam n179_s2.INIT=8'hCA;
  LUT3 n180_s2 (
    .F(n164_2),
    .I0(n148_1),
    .I1(n115_1),
    .I2(reg_r9_y_dots_Z) 
);
defparam n180_s2.INIT=8'hCA;
  LUT3 n181_s2 (
    .F(n165_2),
    .I0(n149_1),
    .I1(n116_1),
    .I2(reg_r9_y_dots_Z) 
);
defparam n181_s2.INIT=8'hCA;
  LUT3 n182_s2 (
    .F(n166_2),
    .I0(n150_1),
    .I1(n117_1),
    .I2(reg_r9_y_dots_Z) 
);
defparam n182_s2.INIT=8'hCA;
  LUT3 n183_s2 (
    .F(n167_2),
    .I0(n151_1),
    .I1(n118_1),
    .I2(reg_r9_y_dots_Z) 
);
defparam n183_s2.INIT=8'hCA;
  LUT3 n184_s2 (
    .F(n168_2),
    .I0(n152_1),
    .I1(n119_1),
    .I2(reg_r9_y_dots_Z) 
);
defparam n184_s2.INIT=8'hCA;
  LUT3 n385_s1 (
    .F(n287_2),
    .I0(n271_1),
    .I1(n238_1),
    .I2(reg_r9_y_dots_Z) 
);
defparam n385_s1.INIT=8'hCA;
  LUT3 n386_s1 (
    .F(n288_2),
    .I0(n272_1),
    .I1(n239_1),
    .I2(reg_r9_y_dots_Z) 
);
defparam n386_s1.INIT=8'hCA;
  LUT3 n387_s1 (
    .F(n289_2),
    .I0(n273_1),
    .I1(n240_1),
    .I2(reg_r9_y_dots_Z) 
);
defparam n387_s1.INIT=8'hCA;
  LUT3 n388_s1 (
    .F(n290_2),
    .I0(n274_1),
    .I1(n241_1),
    .I2(reg_r9_y_dots_Z) 
);
defparam n388_s1.INIT=8'hCA;
  LUT3 n389_s1 (
    .F(n291_2),
    .I0(n275_1),
    .I1(n242_1),
    .I2(reg_r9_y_dots_Z) 
);
defparam n389_s1.INIT=8'hCA;
  LUT3 n390_s1 (
    .F(n292_2),
    .I0(n276_1),
    .I1(n243_1),
    .I2(reg_r9_y_dots_Z) 
);
defparam n390_s1.INIT=8'hCA;
  LUT3 n391_s1 (
    .F(n293_2),
    .I0(n277_1),
    .I1(n244_1),
    .I2(reg_r9_y_dots_Z) 
);
defparam n391_s1.INIT=8'hCA;
  LUT3 n392_s1 (
    .F(n294_2),
    .I0(n278_1),
    .I1(n245_1),
    .I2(reg_r9_y_dots_Z) 
);
defparam n392_s1.INIT=8'hCA;
  LUT3 n393_s1 (
    .F(n295_2),
    .I0(n279_1),
    .I1(n246_1),
    .I2(reg_r9_y_dots_Z) 
);
defparam n393_s1.INIT=8'hCA;
  LUT3 n394_s1 (
    .F(n296_2),
    .I0(n280_1),
    .I1(n247_1),
    .I2(reg_r9_y_dots_Z) 
);
defparam n394_s1.INIT=8'hCA;
  LUT3 n395_s1 (
    .F(n297_2),
    .I0(n281_1),
    .I1(n248_1),
    .I2(reg_r9_y_dots_Z) 
);
defparam n395_s1.INIT=8'hCA;
  LUT3 n396_s1 (
    .F(n298_2),
    .I0(n282_1),
    .I1(n249_1),
    .I2(reg_r9_y_dots_Z) 
);
defparam n396_s1.INIT=8'hCA;
  LUT3 n397_s1 (
    .F(n299_2),
    .I0(n283_1),
    .I1(n250_1),
    .I2(reg_r9_y_dots_Z) 
);
defparam n397_s1.INIT=8'hCA;
  LUT3 n385_s2 (
    .F(n369_2),
    .I0(n353_1),
    .I1(n320_1),
    .I2(reg_r9_y_dots_Z) 
);
defparam n385_s2.INIT=8'hCA;
  LUT3 n386_s2 (
    .F(n370_2),
    .I0(n354_1),
    .I1(n321_1),
    .I2(reg_r9_y_dots_Z) 
);
defparam n386_s2.INIT=8'hCA;
  LUT3 n387_s2 (
    .F(n371_2),
    .I0(n355_1),
    .I1(n322_1),
    .I2(reg_r9_y_dots_Z) 
);
defparam n387_s2.INIT=8'hCA;
  LUT3 n388_s2 (
    .F(n372_2),
    .I0(n356_1),
    .I1(n323_1),
    .I2(reg_r9_y_dots_Z) 
);
defparam n388_s2.INIT=8'hCA;
  LUT3 n389_s2 (
    .F(n373_2),
    .I0(n357_1),
    .I1(n324_1),
    .I2(reg_r9_y_dots_Z) 
);
defparam n389_s2.INIT=8'hCA;
  LUT3 n390_s2 (
    .F(n374_2),
    .I0(n358_1),
    .I1(n325_1),
    .I2(reg_r9_y_dots_Z) 
);
defparam n390_s2.INIT=8'hCA;
  LUT3 n391_s2 (
    .F(n375_2),
    .I0(n359_1),
    .I1(n326_1),
    .I2(reg_r9_y_dots_Z) 
);
defparam n391_s2.INIT=8'hCA;
  LUT3 n392_s2 (
    .F(n376_2),
    .I0(n360_1),
    .I1(n327_1),
    .I2(reg_r9_y_dots_Z) 
);
defparam n392_s2.INIT=8'hCA;
  LUT3 n393_s2 (
    .F(n377_2),
    .I0(n361_1),
    .I1(n328_1),
    .I2(reg_r9_y_dots_Z) 
);
defparam n393_s2.INIT=8'hCA;
  LUT3 n394_s2 (
    .F(n378_2),
    .I0(n362_1),
    .I1(n329_1),
    .I2(reg_r9_y_dots_Z) 
);
defparam n394_s2.INIT=8'hCA;
  LUT3 n395_s2 (
    .F(n379_2),
    .I0(n363_1),
    .I1(n330_1),
    .I2(reg_r9_y_dots_Z) 
);
defparam n395_s2.INIT=8'hCA;
  LUT3 n396_s2 (
    .F(n380_2),
    .I0(n364_1),
    .I1(n331_1),
    .I2(reg_r9_y_dots_Z) 
);
defparam n396_s2.INIT=8'hCA;
  LUT3 n397_s2 (
    .F(n381_2),
    .I0(n365_1),
    .I1(n332_1),
    .I2(reg_r9_y_dots_Z) 
);
defparam n397_s2.INIT=8'hCA;
  LUT2 n549_s0 (
    .F(n549_3),
    .I0(w_vdp_enable),
    .I1(w_vdp_command_drive) 
);
defparam n549_s0.INIT=4'h8;
  LUT4 n449_s0 (
    .F(n449_3),
    .I0(n171_3),
    .I1(n384_3),
    .I2(reg_r1_disp_on_Z),
    .I3(n449_4) 
);
defparam n449_s0.INIT=16'hCFA0;
  LUT4 n450_s0 (
    .F(n450_3),
    .I0(reg_r1_disp_on_Z),
    .I1(n172_3),
    .I2(n450_4),
    .I3(reg_r9_pal_mode_Z) 
);
defparam n450_s0.INIT=16'h88F0;
  LUT4 n451_s0 (
    .F(n451_3),
    .I0(reg_r1_disp_on_Z),
    .I1(n173_3),
    .I2(n451_4),
    .I3(reg_r9_pal_mode_Z) 
);
defparam n451_s0.INIT=16'h88F0;
  LUT4 n452_s0 (
    .F(n452_3),
    .I0(n387_3),
    .I1(n174_3),
    .I2(reg_r1_disp_on_Z),
    .I3(n452_4) 
);
defparam n452_s0.INIT=16'hCFA0;
  LUT4 n453_s0 (
    .F(n453_3),
    .I0(n388_3),
    .I1(n175_3),
    .I2(reg_r1_disp_on_Z),
    .I3(n453_4) 
);
defparam n453_s0.INIT=16'hCFA0;
  LUT4 n454_s0 (
    .F(n454_3),
    .I0(n389_3),
    .I1(n176_3),
    .I2(reg_r1_disp_on_Z),
    .I3(n454_4) 
);
defparam n454_s0.INIT=16'hCFA0;
  LUT4 n455_s0 (
    .F(n455_3),
    .I0(n390_3),
    .I1(n177_3),
    .I2(reg_r1_disp_on_Z),
    .I3(n455_4) 
);
defparam n455_s0.INIT=16'hCFA0;
  LUT4 n456_s0 (
    .F(n456_3),
    .I0(n391_3),
    .I1(n178_3),
    .I2(reg_r1_disp_on_Z),
    .I3(n456_4) 
);
defparam n456_s0.INIT=16'hCFA0;
  LUT4 n457_s0 (
    .F(n457_3),
    .I0(n392_3),
    .I1(n179_3),
    .I2(reg_r1_disp_on_Z),
    .I3(n457_4) 
);
defparam n457_s0.INIT=16'hCFA0;
  LUT4 n458_s0 (
    .F(n458_3),
    .I0(n393_3),
    .I1(n180_3),
    .I2(reg_r1_disp_on_Z),
    .I3(n458_4) 
);
defparam n458_s0.INIT=16'hCFA0;
  LUT4 n459_s0 (
    .F(n459_3),
    .I0(n394_3),
    .I1(n181_3),
    .I2(reg_r1_disp_on_Z),
    .I3(n459_4) 
);
defparam n459_s0.INIT=16'hCFA0;
  LUT4 n460_s0 (
    .F(n460_3),
    .I0(n395_3),
    .I1(n182_3),
    .I2(reg_r1_disp_on_Z),
    .I3(n460_4) 
);
defparam n460_s0.INIT=16'hCFA0;
  LUT4 n461_s0 (
    .F(n461_3),
    .I0(n396_3),
    .I1(n183_3),
    .I2(reg_r1_disp_on_Z),
    .I3(n461_4) 
);
defparam n461_s0.INIT=16'hCFA0;
  LUT4 n462_s0 (
    .F(n462_3),
    .I0(n397_3),
    .I1(n184_3),
    .I2(reg_r1_disp_on_Z),
    .I3(n462_4) 
);
defparam n462_s0.INIT=16'hCFA0;
  LUT4 n449_s1 (
    .F(n449_4),
    .I0(n417_1),
    .I1(n187_7),
    .I2(reg_r1_disp_on_Z),
    .I3(reg_r9_pal_mode_Z) 
);
defparam n449_s1.INIT=16'h0CFA;
  LUT3 n450_s1 (
    .F(n450_4),
    .I0(n418_1),
    .I1(n385_3),
    .I2(reg_r1_disp_on_Z) 
);
defparam n450_s1.INIT=8'hCA;
  LUT3 n451_s1 (
    .F(n451_4),
    .I0(n419_1),
    .I1(n386_3),
    .I2(reg_r1_disp_on_Z) 
);
defparam n451_s1.INIT=8'hCA;
  LUT4 n452_s1 (
    .F(n452_4),
    .I0(n190_5),
    .I1(n420_1),
    .I2(reg_r1_disp_on_Z),
    .I3(reg_r9_pal_mode_Z) 
);
defparam n452_s1.INIT=16'hFA0C;
  LUT4 n453_s1 (
    .F(n453_4),
    .I0(n191_5),
    .I1(n421_1),
    .I2(reg_r1_disp_on_Z),
    .I3(reg_r9_pal_mode_Z) 
);
defparam n453_s1.INIT=16'hFA0C;
  LUT4 n454_s1 (
    .F(n454_4),
    .I0(n192_5),
    .I1(n422_1),
    .I2(reg_r1_disp_on_Z),
    .I3(reg_r9_pal_mode_Z) 
);
defparam n454_s1.INIT=16'hFA0C;
  LUT4 n455_s1 (
    .F(n455_4),
    .I0(n193_5),
    .I1(n423_1),
    .I2(reg_r1_disp_on_Z),
    .I3(reg_r9_pal_mode_Z) 
);
defparam n455_s1.INIT=16'hFA0C;
  LUT4 n456_s1 (
    .F(n456_4),
    .I0(n194_5),
    .I1(n424_1),
    .I2(reg_r1_disp_on_Z),
    .I3(reg_r9_pal_mode_Z) 
);
defparam n456_s1.INIT=16'hFA0C;
  LUT4 n457_s1 (
    .F(n457_4),
    .I0(n195_5),
    .I1(n425_1),
    .I2(reg_r1_disp_on_Z),
    .I3(reg_r9_pal_mode_Z) 
);
defparam n457_s1.INIT=16'hFA0C;
  LUT4 n458_s1 (
    .F(n458_4),
    .I0(n196_5),
    .I1(n426_1),
    .I2(reg_r1_disp_on_Z),
    .I3(reg_r9_pal_mode_Z) 
);
defparam n458_s1.INIT=16'hFA0C;
  LUT4 n459_s1 (
    .F(n459_4),
    .I0(n197_5),
    .I1(n427_1),
    .I2(reg_r1_disp_on_Z),
    .I3(reg_r9_pal_mode_Z) 
);
defparam n459_s1.INIT=16'hFA0C;
  LUT4 n460_s1 (
    .F(n460_4),
    .I0(n198_5),
    .I1(n428_1),
    .I2(reg_r1_disp_on_Z),
    .I3(reg_r9_pal_mode_Z) 
);
defparam n460_s1.INIT=16'hFA0C;
  LUT4 n461_s1 (
    .F(n461_4),
    .I0(n199_5),
    .I1(n429_1),
    .I2(reg_r1_disp_on_Z),
    .I3(reg_r9_pal_mode_Z) 
);
defparam n461_s1.INIT=16'hFA0C;
  LUT4 n462_s1 (
    .F(n462_4),
    .I0(n200_8),
    .I1(n430_1),
    .I2(reg_r1_disp_on_Z),
    .I3(reg_r9_pal_mode_Z) 
);
defparam n462_s1.INIT=16'hFA0C;
  LUT4 n171_s1 (
    .F(n73_5),
    .I0(n73_6),
    .I1(n73_7),
    .I2(reg_r9_y_dots_Z),
    .I3(GND) 
);
defparam n171_s1.INIT=16'hAC53;
  LUT4 n171_s2 (
    .F(n155_5),
    .I0(n155_6),
    .I1(n155_7),
    .I2(reg_r9_y_dots_Z),
    .I3(GND) 
);
defparam n171_s2.INIT=16'hAC53;
  LUT4 n384_s1 (
    .F(n286_5),
    .I0(n286_6),
    .I1(n286_7),
    .I2(reg_r9_y_dots_Z),
    .I3(GND) 
);
defparam n384_s1.INIT=16'hAC53;
  LUT4 n384_s2 (
    .F(n368_5),
    .I0(n368_6),
    .I1(n368_7),
    .I2(reg_r9_y_dots_Z),
    .I3(GND) 
);
defparam n384_s2.INIT=16'hAC53;
  LUT2 n73_s2 (
    .F(n73_6),
    .I0(n7_8),
    .I1(n25_2) 
);
defparam n73_s2.INIT=4'h9;
  LUT2 n73_s3 (
    .F(n73_7),
    .I0(n40_8),
    .I1(n58_2) 
);
defparam n73_s3.INIT=4'h9;
  LUT2 n155_s2 (
    .F(n155_6),
    .I0(n89_8),
    .I1(n107_2) 
);
defparam n155_s2.INIT=4'h9;
  LUT2 n155_s3 (
    .F(n155_7),
    .I0(n122_8),
    .I1(n140_2) 
);
defparam n155_s3.INIT=4'h9;
  LUT2 n286_s2 (
    .F(n286_6),
    .I0(n220_7),
    .I1(n238_2) 
);
defparam n286_s2.INIT=4'h9;
  LUT2 n286_s3 (
    .F(n286_7),
    .I0(n253_7),
    .I1(n271_2) 
);
defparam n286_s3.INIT=4'h9;
  LUT2 n368_s2 (
    .F(n368_6),
    .I0(n302_7),
    .I1(n320_2) 
);
defparam n368_s2.INIT=4'h9;
  LUT2 n368_s3 (
    .F(n368_7),
    .I0(n335_7),
    .I1(n353_2) 
);
defparam n368_s3.INIT=4'h9;
  DFFRE ff_wait_cnt_14_s0 (
    .Q(ff_wait_cnt_0[14]),
    .D(n450_3),
    .CLK(w_video_clk),
    .CE(n549_3),
    .RESET(n36_6) 
);
  DFFRE ff_wait_cnt_13_s0 (
    .Q(ff_wait_cnt_0[13]),
    .D(n451_3),
    .CLK(w_video_clk),
    .CE(n549_3),
    .RESET(n36_6) 
);
  DFFRE ff_wait_cnt_12_s0 (
    .Q(ff_wait_cnt_0[12]),
    .D(n452_3),
    .CLK(w_video_clk),
    .CE(n549_3),
    .RESET(n36_6) 
);
  DFFRE ff_wait_cnt_11_s0 (
    .Q(ff_wait_cnt_0[11]),
    .D(n453_3),
    .CLK(w_video_clk),
    .CE(n549_3),
    .RESET(n36_6) 
);
  DFFRE ff_wait_cnt_10_s0 (
    .Q(ff_wait_cnt_0[10]),
    .D(n454_3),
    .CLK(w_video_clk),
    .CE(n549_3),
    .RESET(n36_6) 
);
  DFFRE ff_wait_cnt_9_s0 (
    .Q(ff_wait_cnt_0[9]),
    .D(n455_3),
    .CLK(w_video_clk),
    .CE(n549_3),
    .RESET(n36_6) 
);
  DFFRE ff_wait_cnt_8_s0 (
    .Q(ff_wait_cnt_0[8]),
    .D(n456_3),
    .CLK(w_video_clk),
    .CE(n549_3),
    .RESET(n36_6) 
);
  DFFRE ff_wait_cnt_7_s0 (
    .Q(ff_wait_cnt_0[7]),
    .D(n457_3),
    .CLK(w_video_clk),
    .CE(n549_3),
    .RESET(n36_6) 
);
  DFFRE ff_wait_cnt_6_s0 (
    .Q(ff_wait_cnt_0[6]),
    .D(n458_3),
    .CLK(w_video_clk),
    .CE(n549_3),
    .RESET(n36_6) 
);
  DFFRE ff_wait_cnt_5_s0 (
    .Q(ff_wait_cnt_0[5]),
    .D(n459_3),
    .CLK(w_video_clk),
    .CE(n549_3),
    .RESET(n36_6) 
);
  DFFRE ff_wait_cnt_4_s0 (
    .Q(ff_wait_cnt_0[4]),
    .D(n460_3),
    .CLK(w_video_clk),
    .CE(n549_3),
    .RESET(n36_6) 
);
  DFFRE ff_wait_cnt_3_s0 (
    .Q(ff_wait_cnt_0[3]),
    .D(n461_3),
    .CLK(w_video_clk),
    .CE(n549_3),
    .RESET(n36_6) 
);
  DFFRE ff_wait_cnt_2_s0 (
    .Q(ff_wait_cnt_0[2]),
    .D(n462_3),
    .CLK(w_video_clk),
    .CE(n549_3),
    .RESET(n36_6) 
);
  DFFRE ff_wait_cnt_15_s0 (
    .Q(ff_wait_cnt[15]),
    .D(n449_3),
    .CLK(w_video_clk),
    .CE(n549_3),
    .RESET(n36_6) 
);
  pROM c_wait_table_505_c_wait_table_505_0_0_s (
    .DO({n259_5,n260_5,n261_5,n262_5,n263_5,n264_5,n265_5,n266_6,n220_7,n223_5,n224_5,n225_5,n226_5,n227_5,n228_5,n229_5,n230_5,n231_5,n232_5,n233_5,n187_7,n190_5,n191_5,n192_5,n193_5,n194_5,n195_5,n196_5,n197_5,n198_5,n199_5,n200_8}),
    .AD({GND,GND,GND,GND,GND,w_current_vdp_command_c[7:4],GND,VCC,VCC,VCC,VCC}),
    .CLK(w_video_clk),
    .CE(VCC),
    .OCE(GND),
    .RESET(GND) 
);
defparam c_wait_table_505_c_wait_table_505_0_0_s.BIT_WIDTH=32;
defparam c_wait_table_505_c_wait_table_505_0_0_s.INIT_RAM_00=256'hF043C235396B14F1008008000080080000800800008008000080080000800800;
defparam c_wait_table_505_c_wait_table_505_0_0_s.INIT_RAM_01=256'h00800800BF60B4B7196914E1C653332B00800800008008000956D39A9D4F7331;
defparam c_wait_table_505_c_wait_table_505_0_0_s.READ_MODE=1'b0;
defparam c_wait_table_505_c_wait_table_505_0_0_s.RESET_MODE="SYNC";
  pROM c_wait_table_505_c_wait_table_505_0_1_s (
    .DO({n410_5,n411_5,n412_5,n413_5,n335_7,n338_5,n339_5,n340_5,n341_5,n342_5,n343_5,n344_5,n345_5,n346_5,n347_5,n348_7,n302_7,n305_5,n306_5,n307_5,n308_5,n309_5,n310_5,n311_5,n312_5,n313_5,n314_5,n315_5,n253_7,n256_5,n257_5,n258_5}),
    .AD({GND,GND,GND,GND,GND,w_current_vdp_command_c[7:4],GND,VCC,VCC,VCC,VCC}),
    .CLK(w_video_clk),
    .CE(VCC),
    .OCE(GND),
    .RESET(GND) 
);
defparam c_wait_table_505_c_wait_table_505_0_1_s.BIT_WIDTH=32;
defparam c_wait_table_505_c_wait_table_505_0_1_s.INIT_RAM_00=256'hC2902AC3E55959D6080080080800800808008008080080080800800808008008;
defparam c_wait_table_505_c_wait_table_505_0_1_s.INIT_RAM_01=256'h08008008559F5ED5E53957D6E35637F40800800808008008F46B4AD5635F3894;
defparam c_wait_table_505_c_wait_table_505_0_1_s.READ_MODE=1'b0;
defparam c_wait_table_505_c_wait_table_505_0_1_s.RESET_MODE="SYNC";
  pROM c_wait_table_505_c_wait_table_505_0_2_s (
    .DO({n40_8,n43_6,n44_6,n45_6,n46_6,n47_6,n48_6,n49_6,n50_6,n51_6,n52_6,n53_6,n7_8,n10_6,n11_6,n12_6,n13_6,n14_6,n15_6,n16_6,n17_6,n18_6,n19_6,n20_8,n400_7,n403_5,n404_5,n405_5,n406_5,n407_5,n408_5,n409_5}),
    .AD({GND,GND,GND,GND,GND,w_current_vdp_command_c[7:4],GND,VCC,VCC,VCC,VCC}),
    .CLK(w_video_clk),
    .CE(VCC),
    .OCE(GND),
    .RESET(GND) 
);
defparam c_wait_table_505_c_wait_table_505_0_2_s.BIT_WIDTH=32;
defparam c_wait_table_505_c_wait_table_505_0_2_s.INIT_RAM_00=256'h3A03CC2363267949800800808008008080080080800800808008008080080080;
defparam c_wait_table_505_c_wait_table_505_0_2_s.INIT_RAM_01=256'h800800805455644F6126594742C46734800800808008008046D4A23B40643E35;
defparam c_wait_table_505_c_wait_table_505_0_2_s.READ_MODE=1'b0;
defparam c_wait_table_505_c_wait_table_505_0_2_s.RESET_MODE="SYNC";
  pROM c_wait_table_505_c_wait_table_505_0_3_s (
    .DO({DO[31:24],n122_8,n125_6,n126_6,n127_6,n128_6,n129_6,n130_6,n131_6,n132_6,n133_6,n134_6,n135_6,n89_8,n92_6,n93_6,n94_6,n95_6,n96_6,n97_6,n98_6,n99_6,n100_6,n101_6,n102_7}),
    .AD({GND,GND,GND,GND,GND,w_current_vdp_command_c[7:4],GND,VCC,VCC,VCC,VCC}),
    .CLK(w_video_clk),
    .CE(VCC),
    .OCE(GND),
    .RESET(GND) 
);
defparam c_wait_table_505_c_wait_table_505_0_3_s.BIT_WIDTH=32;
defparam c_wait_table_505_c_wait_table_505_0_3_s.INIT_RAM_00=256'h002802840056E59E008008000080080000800800008008000080080000800800;
defparam c_wait_table_505_c_wait_table_505_0_3_s.INIT_RAM_01=256'h00800800005135480054E57E0031732A0080080000800800003FF42B0031E339;
defparam c_wait_table_505_c_wait_table_505_0_3_s.READ_MODE=1'b0;
defparam c_wait_table_505_c_wait_table_505_0_3_s.RESET_MODE="SYNC";
  ALU n37_s (
    .SUM(n37_1),
    .COUT(n37_2),
    .I0(ff_wait_cnt_0[2]),
    .I1(n20_8),
    .I3(GND),
    .CIN(GND) 
);
defparam n37_s.ALU_MODE=0;
  ALU n36_s (
    .SUM(n36_1),
    .COUT(n36_2),
    .I0(ff_wait_cnt_0[3]),
    .I1(n19_6),
    .I3(GND),
    .CIN(n37_2) 
);
defparam n36_s.ALU_MODE=0;
  ALU n35_s (
    .SUM(n35_1),
    .COUT(n35_2),
    .I0(ff_wait_cnt_0[4]),
    .I1(n18_6),
    .I3(GND),
    .CIN(n36_2) 
);
defparam n35_s.ALU_MODE=0;
  ALU n34_s (
    .SUM(n34_1),
    .COUT(n34_2),
    .I0(ff_wait_cnt_0[5]),
    .I1(n17_6),
    .I3(GND),
    .CIN(n35_2) 
);
defparam n34_s.ALU_MODE=0;
  ALU n33_s (
    .SUM(n33_1),
    .COUT(n33_2),
    .I0(ff_wait_cnt_0[6]),
    .I1(n16_6),
    .I3(GND),
    .CIN(n34_2) 
);
defparam n33_s.ALU_MODE=0;
  ALU n32_s (
    .SUM(n32_1),
    .COUT(n32_2),
    .I0(ff_wait_cnt_0[7]),
    .I1(n15_6),
    .I3(GND),
    .CIN(n33_2) 
);
defparam n32_s.ALU_MODE=0;
  ALU n31_s (
    .SUM(n31_1),
    .COUT(n31_2),
    .I0(ff_wait_cnt_0[8]),
    .I1(n14_6),
    .I3(GND),
    .CIN(n32_2) 
);
defparam n31_s.ALU_MODE=0;
  ALU n30_s (
    .SUM(n30_1),
    .COUT(n30_2),
    .I0(ff_wait_cnt_0[9]),
    .I1(n13_6),
    .I3(GND),
    .CIN(n31_2) 
);
defparam n30_s.ALU_MODE=0;
  ALU n29_s (
    .SUM(n29_1),
    .COUT(n29_2),
    .I0(ff_wait_cnt_0[10]),
    .I1(n12_6),
    .I3(GND),
    .CIN(n30_2) 
);
defparam n29_s.ALU_MODE=0;
  ALU n28_s (
    .SUM(n28_1),
    .COUT(n28_2),
    .I0(ff_wait_cnt_0[11]),
    .I1(n11_6),
    .I3(GND),
    .CIN(n29_2) 
);
defparam n28_s.ALU_MODE=0;
  ALU n27_s (
    .SUM(n27_1),
    .COUT(n27_2),
    .I0(ff_wait_cnt_0[12]),
    .I1(n10_6),
    .I3(GND),
    .CIN(n28_2) 
);
defparam n27_s.ALU_MODE=0;
  ALU n26_s (
    .SUM(n26_1),
    .COUT(n26_2),
    .I0(ff_wait_cnt_0[13]),
    .I1(GND),
    .I3(GND),
    .CIN(n27_2) 
);
defparam n26_s.ALU_MODE=0;
  ALU n25_s (
    .SUM(n25_1),
    .COUT(n25_2),
    .I0(ff_wait_cnt_0[14]),
    .I1(GND),
    .I3(GND),
    .CIN(n26_2) 
);
defparam n25_s.ALU_MODE=0;
  ALU n70_s (
    .SUM(n70_1),
    .COUT(n70_2),
    .I0(ff_wait_cnt_0[2]),
    .I1(n53_6),
    .I3(GND),
    .CIN(GND) 
);
defparam n70_s.ALU_MODE=0;
  ALU n69_s (
    .SUM(n69_1),
    .COUT(n69_2),
    .I0(ff_wait_cnt_0[3]),
    .I1(n52_6),
    .I3(GND),
    .CIN(n70_2) 
);
defparam n69_s.ALU_MODE=0;
  ALU n68_s (
    .SUM(n68_1),
    .COUT(n68_2),
    .I0(ff_wait_cnt_0[4]),
    .I1(n51_6),
    .I3(GND),
    .CIN(n69_2) 
);
defparam n68_s.ALU_MODE=0;
  ALU n67_s (
    .SUM(n67_1),
    .COUT(n67_2),
    .I0(ff_wait_cnt_0[5]),
    .I1(n50_6),
    .I3(GND),
    .CIN(n68_2) 
);
defparam n67_s.ALU_MODE=0;
  ALU n66_s (
    .SUM(n66_1),
    .COUT(n66_2),
    .I0(ff_wait_cnt_0[6]),
    .I1(n49_6),
    .I3(GND),
    .CIN(n67_2) 
);
defparam n66_s.ALU_MODE=0;
  ALU n65_s (
    .SUM(n65_1),
    .COUT(n65_2),
    .I0(ff_wait_cnt_0[7]),
    .I1(n48_6),
    .I3(GND),
    .CIN(n66_2) 
);
defparam n65_s.ALU_MODE=0;
  ALU n64_s (
    .SUM(n64_1),
    .COUT(n64_2),
    .I0(ff_wait_cnt_0[8]),
    .I1(n47_6),
    .I3(GND),
    .CIN(n65_2) 
);
defparam n64_s.ALU_MODE=0;
  ALU n63_s (
    .SUM(n63_1),
    .COUT(n63_2),
    .I0(ff_wait_cnt_0[9]),
    .I1(n46_6),
    .I3(GND),
    .CIN(n64_2) 
);
defparam n63_s.ALU_MODE=0;
  ALU n62_s (
    .SUM(n62_1),
    .COUT(n62_2),
    .I0(ff_wait_cnt_0[10]),
    .I1(n45_6),
    .I3(GND),
    .CIN(n63_2) 
);
defparam n62_s.ALU_MODE=0;
  ALU n61_s (
    .SUM(n61_1),
    .COUT(n61_2),
    .I0(ff_wait_cnt_0[11]),
    .I1(n44_6),
    .I3(GND),
    .CIN(n62_2) 
);
defparam n61_s.ALU_MODE=0;
  ALU n60_s (
    .SUM(n60_1),
    .COUT(n60_2),
    .I0(ff_wait_cnt_0[12]),
    .I1(n43_6),
    .I3(GND),
    .CIN(n61_2) 
);
defparam n60_s.ALU_MODE=0;
  ALU n59_s (
    .SUM(n59_1),
    .COUT(n59_2),
    .I0(ff_wait_cnt_0[13]),
    .I1(GND),
    .I3(GND),
    .CIN(n60_2) 
);
defparam n59_s.ALU_MODE=0;
  ALU n58_s (
    .SUM(n58_1),
    .COUT(n58_2),
    .I0(ff_wait_cnt_0[14]),
    .I1(GND),
    .I3(GND),
    .CIN(n59_2) 
);
defparam n58_s.ALU_MODE=0;
  ALU n119_s (
    .SUM(n119_1),
    .COUT(n119_2),
    .I0(ff_wait_cnt_0[2]),
    .I1(n102_7),
    .I3(GND),
    .CIN(GND) 
);
defparam n119_s.ALU_MODE=0;
  ALU n118_s (
    .SUM(n118_1),
    .COUT(n118_2),
    .I0(ff_wait_cnt_0[3]),
    .I1(n101_6),
    .I3(GND),
    .CIN(n119_2) 
);
defparam n118_s.ALU_MODE=0;
  ALU n117_s (
    .SUM(n117_1),
    .COUT(n117_2),
    .I0(ff_wait_cnt_0[4]),
    .I1(n100_6),
    .I3(GND),
    .CIN(n118_2) 
);
defparam n117_s.ALU_MODE=0;
  ALU n116_s (
    .SUM(n116_1),
    .COUT(n116_2),
    .I0(ff_wait_cnt_0[5]),
    .I1(n99_6),
    .I3(GND),
    .CIN(n117_2) 
);
defparam n116_s.ALU_MODE=0;
  ALU n115_s (
    .SUM(n115_1),
    .COUT(n115_2),
    .I0(ff_wait_cnt_0[6]),
    .I1(n98_6),
    .I3(GND),
    .CIN(n116_2) 
);
defparam n115_s.ALU_MODE=0;
  ALU n114_s (
    .SUM(n114_1),
    .COUT(n114_2),
    .I0(ff_wait_cnt_0[7]),
    .I1(n97_6),
    .I3(GND),
    .CIN(n115_2) 
);
defparam n114_s.ALU_MODE=0;
  ALU n113_s (
    .SUM(n113_1),
    .COUT(n113_2),
    .I0(ff_wait_cnt_0[8]),
    .I1(n96_6),
    .I3(GND),
    .CIN(n114_2) 
);
defparam n113_s.ALU_MODE=0;
  ALU n112_s (
    .SUM(n112_1),
    .COUT(n112_2),
    .I0(ff_wait_cnt_0[9]),
    .I1(n95_6),
    .I3(GND),
    .CIN(n113_2) 
);
defparam n112_s.ALU_MODE=0;
  ALU n111_s (
    .SUM(n111_1),
    .COUT(n111_2),
    .I0(ff_wait_cnt_0[10]),
    .I1(n94_6),
    .I3(GND),
    .CIN(n112_2) 
);
defparam n111_s.ALU_MODE=0;
  ALU n110_s (
    .SUM(n110_1),
    .COUT(n110_2),
    .I0(ff_wait_cnt_0[11]),
    .I1(n93_6),
    .I3(GND),
    .CIN(n111_2) 
);
defparam n110_s.ALU_MODE=0;
  ALU n109_s (
    .SUM(n109_1),
    .COUT(n109_2),
    .I0(ff_wait_cnt_0[12]),
    .I1(n92_6),
    .I3(GND),
    .CIN(n110_2) 
);
defparam n109_s.ALU_MODE=0;
  ALU n108_s (
    .SUM(n108_1),
    .COUT(n108_2),
    .I0(ff_wait_cnt_0[13]),
    .I1(GND),
    .I3(GND),
    .CIN(n109_2) 
);
defparam n108_s.ALU_MODE=0;
  ALU n107_s (
    .SUM(n107_1),
    .COUT(n107_2),
    .I0(ff_wait_cnt_0[14]),
    .I1(GND),
    .I3(GND),
    .CIN(n108_2) 
);
defparam n107_s.ALU_MODE=0;
  ALU n152_s (
    .SUM(n152_1),
    .COUT(n152_2),
    .I0(ff_wait_cnt_0[2]),
    .I1(n135_6),
    .I3(GND),
    .CIN(GND) 
);
defparam n152_s.ALU_MODE=0;
  ALU n151_s (
    .SUM(n151_1),
    .COUT(n151_2),
    .I0(ff_wait_cnt_0[3]),
    .I1(n134_6),
    .I3(GND),
    .CIN(n152_2) 
);
defparam n151_s.ALU_MODE=0;
  ALU n150_s (
    .SUM(n150_1),
    .COUT(n150_2),
    .I0(ff_wait_cnt_0[4]),
    .I1(n133_6),
    .I3(GND),
    .CIN(n151_2) 
);
defparam n150_s.ALU_MODE=0;
  ALU n149_s (
    .SUM(n149_1),
    .COUT(n149_2),
    .I0(ff_wait_cnt_0[5]),
    .I1(n132_6),
    .I3(GND),
    .CIN(n150_2) 
);
defparam n149_s.ALU_MODE=0;
  ALU n148_s (
    .SUM(n148_1),
    .COUT(n148_2),
    .I0(ff_wait_cnt_0[6]),
    .I1(n131_6),
    .I3(GND),
    .CIN(n149_2) 
);
defparam n148_s.ALU_MODE=0;
  ALU n147_s (
    .SUM(n147_1),
    .COUT(n147_2),
    .I0(ff_wait_cnt_0[7]),
    .I1(n130_6),
    .I3(GND),
    .CIN(n148_2) 
);
defparam n147_s.ALU_MODE=0;
  ALU n146_s (
    .SUM(n146_1),
    .COUT(n146_2),
    .I0(ff_wait_cnt_0[8]),
    .I1(n129_6),
    .I3(GND),
    .CIN(n147_2) 
);
defparam n146_s.ALU_MODE=0;
  ALU n145_s (
    .SUM(n145_1),
    .COUT(n145_2),
    .I0(ff_wait_cnt_0[9]),
    .I1(n128_6),
    .I3(GND),
    .CIN(n146_2) 
);
defparam n145_s.ALU_MODE=0;
  ALU n144_s (
    .SUM(n144_1),
    .COUT(n144_2),
    .I0(ff_wait_cnt_0[10]),
    .I1(n127_6),
    .I3(GND),
    .CIN(n145_2) 
);
defparam n144_s.ALU_MODE=0;
  ALU n143_s (
    .SUM(n143_1),
    .COUT(n143_2),
    .I0(ff_wait_cnt_0[11]),
    .I1(n126_6),
    .I3(GND),
    .CIN(n144_2) 
);
defparam n143_s.ALU_MODE=0;
  ALU n142_s (
    .SUM(n142_1),
    .COUT(n142_2),
    .I0(ff_wait_cnt_0[12]),
    .I1(n125_6),
    .I3(GND),
    .CIN(n143_2) 
);
defparam n142_s.ALU_MODE=0;
  ALU n141_s (
    .SUM(n141_1),
    .COUT(n141_2),
    .I0(ff_wait_cnt_0[13]),
    .I1(GND),
    .I3(GND),
    .CIN(n142_2) 
);
defparam n141_s.ALU_MODE=0;
  ALU n140_s (
    .SUM(n140_1),
    .COUT(n140_2),
    .I0(ff_wait_cnt_0[14]),
    .I1(GND),
    .I3(GND),
    .CIN(n141_2) 
);
defparam n140_s.ALU_MODE=0;
  ALU n250_s (
    .SUM(n250_1),
    .COUT(n250_2),
    .I0(ff_wait_cnt_0[2]),
    .I1(n233_5),
    .I3(GND),
    .CIN(GND) 
);
defparam n250_s.ALU_MODE=0;
  ALU n249_s (
    .SUM(n249_1),
    .COUT(n249_2),
    .I0(ff_wait_cnt_0[3]),
    .I1(n232_5),
    .I3(GND),
    .CIN(n250_2) 
);
defparam n249_s.ALU_MODE=0;
  ALU n248_s (
    .SUM(n248_1),
    .COUT(n248_2),
    .I0(ff_wait_cnt_0[4]),
    .I1(n231_5),
    .I3(GND),
    .CIN(n249_2) 
);
defparam n248_s.ALU_MODE=0;
  ALU n247_s (
    .SUM(n247_1),
    .COUT(n247_2),
    .I0(ff_wait_cnt_0[5]),
    .I1(n230_5),
    .I3(GND),
    .CIN(n248_2) 
);
defparam n247_s.ALU_MODE=0;
  ALU n246_s (
    .SUM(n246_1),
    .COUT(n246_2),
    .I0(ff_wait_cnt_0[6]),
    .I1(n229_5),
    .I3(GND),
    .CIN(n247_2) 
);
defparam n246_s.ALU_MODE=0;
  ALU n245_s (
    .SUM(n245_1),
    .COUT(n245_2),
    .I0(ff_wait_cnt_0[7]),
    .I1(n228_5),
    .I3(GND),
    .CIN(n246_2) 
);
defparam n245_s.ALU_MODE=0;
  ALU n244_s (
    .SUM(n244_1),
    .COUT(n244_2),
    .I0(ff_wait_cnt_0[8]),
    .I1(n227_5),
    .I3(GND),
    .CIN(n245_2) 
);
defparam n244_s.ALU_MODE=0;
  ALU n243_s (
    .SUM(n243_1),
    .COUT(n243_2),
    .I0(ff_wait_cnt_0[9]),
    .I1(n226_5),
    .I3(GND),
    .CIN(n244_2) 
);
defparam n243_s.ALU_MODE=0;
  ALU n242_s (
    .SUM(n242_1),
    .COUT(n242_2),
    .I0(ff_wait_cnt_0[10]),
    .I1(n225_5),
    .I3(GND),
    .CIN(n243_2) 
);
defparam n242_s.ALU_MODE=0;
  ALU n241_s (
    .SUM(n241_1),
    .COUT(n241_2),
    .I0(ff_wait_cnt_0[11]),
    .I1(n224_5),
    .I3(GND),
    .CIN(n242_2) 
);
defparam n241_s.ALU_MODE=0;
  ALU n240_s (
    .SUM(n240_1),
    .COUT(n240_2),
    .I0(ff_wait_cnt_0[12]),
    .I1(n223_5),
    .I3(GND),
    .CIN(n241_2) 
);
defparam n240_s.ALU_MODE=0;
  ALU n239_s (
    .SUM(n239_1),
    .COUT(n239_2),
    .I0(ff_wait_cnt_0[13]),
    .I1(GND),
    .I3(GND),
    .CIN(n240_2) 
);
defparam n239_s.ALU_MODE=0;
  ALU n238_s (
    .SUM(n238_1),
    .COUT(n238_2),
    .I0(ff_wait_cnt_0[14]),
    .I1(GND),
    .I3(GND),
    .CIN(n239_2) 
);
defparam n238_s.ALU_MODE=0;
  ALU n283_s (
    .SUM(n283_1),
    .COUT(n283_2),
    .I0(ff_wait_cnt_0[2]),
    .I1(n266_6),
    .I3(GND),
    .CIN(GND) 
);
defparam n283_s.ALU_MODE=0;
  ALU n282_s (
    .SUM(n282_1),
    .COUT(n282_2),
    .I0(ff_wait_cnt_0[3]),
    .I1(n265_5),
    .I3(GND),
    .CIN(n283_2) 
);
defparam n282_s.ALU_MODE=0;
  ALU n281_s (
    .SUM(n281_1),
    .COUT(n281_2),
    .I0(ff_wait_cnt_0[4]),
    .I1(n264_5),
    .I3(GND),
    .CIN(n282_2) 
);
defparam n281_s.ALU_MODE=0;
  ALU n280_s (
    .SUM(n280_1),
    .COUT(n280_2),
    .I0(ff_wait_cnt_0[5]),
    .I1(n263_5),
    .I3(GND),
    .CIN(n281_2) 
);
defparam n280_s.ALU_MODE=0;
  ALU n279_s (
    .SUM(n279_1),
    .COUT(n279_2),
    .I0(ff_wait_cnt_0[6]),
    .I1(n262_5),
    .I3(GND),
    .CIN(n280_2) 
);
defparam n279_s.ALU_MODE=0;
  ALU n278_s (
    .SUM(n278_1),
    .COUT(n278_2),
    .I0(ff_wait_cnt_0[7]),
    .I1(n261_5),
    .I3(GND),
    .CIN(n279_2) 
);
defparam n278_s.ALU_MODE=0;
  ALU n277_s (
    .SUM(n277_1),
    .COUT(n277_2),
    .I0(ff_wait_cnt_0[8]),
    .I1(n260_5),
    .I3(GND),
    .CIN(n278_2) 
);
defparam n277_s.ALU_MODE=0;
  ALU n276_s (
    .SUM(n276_1),
    .COUT(n276_2),
    .I0(ff_wait_cnt_0[9]),
    .I1(n259_5),
    .I3(GND),
    .CIN(n277_2) 
);
defparam n276_s.ALU_MODE=0;
  ALU n275_s (
    .SUM(n275_1),
    .COUT(n275_2),
    .I0(ff_wait_cnt_0[10]),
    .I1(n258_5),
    .I3(GND),
    .CIN(n276_2) 
);
defparam n275_s.ALU_MODE=0;
  ALU n274_s (
    .SUM(n274_1),
    .COUT(n274_2),
    .I0(ff_wait_cnt_0[11]),
    .I1(n257_5),
    .I3(GND),
    .CIN(n275_2) 
);
defparam n274_s.ALU_MODE=0;
  ALU n273_s (
    .SUM(n273_1),
    .COUT(n273_2),
    .I0(ff_wait_cnt_0[12]),
    .I1(n256_5),
    .I3(GND),
    .CIN(n274_2) 
);
defparam n273_s.ALU_MODE=0;
  ALU n272_s (
    .SUM(n272_1),
    .COUT(n272_2),
    .I0(ff_wait_cnt_0[13]),
    .I1(GND),
    .I3(GND),
    .CIN(n273_2) 
);
defparam n272_s.ALU_MODE=0;
  ALU n271_s (
    .SUM(n271_1),
    .COUT(n271_2),
    .I0(ff_wait_cnt_0[14]),
    .I1(GND),
    .I3(GND),
    .CIN(n272_2) 
);
defparam n271_s.ALU_MODE=0;
  ALU n332_s (
    .SUM(n332_1),
    .COUT(n332_2),
    .I0(ff_wait_cnt_0[2]),
    .I1(n315_5),
    .I3(GND),
    .CIN(GND) 
);
defparam n332_s.ALU_MODE=0;
  ALU n331_s (
    .SUM(n331_1),
    .COUT(n331_2),
    .I0(ff_wait_cnt_0[3]),
    .I1(n314_5),
    .I3(GND),
    .CIN(n332_2) 
);
defparam n331_s.ALU_MODE=0;
  ALU n330_s (
    .SUM(n330_1),
    .COUT(n330_2),
    .I0(ff_wait_cnt_0[4]),
    .I1(n313_5),
    .I3(GND),
    .CIN(n331_2) 
);
defparam n330_s.ALU_MODE=0;
  ALU n329_s (
    .SUM(n329_1),
    .COUT(n329_2),
    .I0(ff_wait_cnt_0[5]),
    .I1(n312_5),
    .I3(GND),
    .CIN(n330_2) 
);
defparam n329_s.ALU_MODE=0;
  ALU n328_s (
    .SUM(n328_1),
    .COUT(n328_2),
    .I0(ff_wait_cnt_0[6]),
    .I1(n311_5),
    .I3(GND),
    .CIN(n329_2) 
);
defparam n328_s.ALU_MODE=0;
  ALU n327_s (
    .SUM(n327_1),
    .COUT(n327_2),
    .I0(ff_wait_cnt_0[7]),
    .I1(n310_5),
    .I3(GND),
    .CIN(n328_2) 
);
defparam n327_s.ALU_MODE=0;
  ALU n326_s (
    .SUM(n326_1),
    .COUT(n326_2),
    .I0(ff_wait_cnt_0[8]),
    .I1(n309_5),
    .I3(GND),
    .CIN(n327_2) 
);
defparam n326_s.ALU_MODE=0;
  ALU n325_s (
    .SUM(n325_1),
    .COUT(n325_2),
    .I0(ff_wait_cnt_0[9]),
    .I1(n308_5),
    .I3(GND),
    .CIN(n326_2) 
);
defparam n325_s.ALU_MODE=0;
  ALU n324_s (
    .SUM(n324_1),
    .COUT(n324_2),
    .I0(ff_wait_cnt_0[10]),
    .I1(n307_5),
    .I3(GND),
    .CIN(n325_2) 
);
defparam n324_s.ALU_MODE=0;
  ALU n323_s (
    .SUM(n323_1),
    .COUT(n323_2),
    .I0(ff_wait_cnt_0[11]),
    .I1(n306_5),
    .I3(GND),
    .CIN(n324_2) 
);
defparam n323_s.ALU_MODE=0;
  ALU n322_s (
    .SUM(n322_1),
    .COUT(n322_2),
    .I0(ff_wait_cnt_0[12]),
    .I1(n305_5),
    .I3(GND),
    .CIN(n323_2) 
);
defparam n322_s.ALU_MODE=0;
  ALU n321_s (
    .SUM(n321_1),
    .COUT(n321_2),
    .I0(ff_wait_cnt_0[13]),
    .I1(GND),
    .I3(GND),
    .CIN(n322_2) 
);
defparam n321_s.ALU_MODE=0;
  ALU n320_s (
    .SUM(n320_1),
    .COUT(n320_2),
    .I0(ff_wait_cnt_0[14]),
    .I1(GND),
    .I3(GND),
    .CIN(n321_2) 
);
defparam n320_s.ALU_MODE=0;
  ALU n365_s (
    .SUM(n365_1),
    .COUT(n365_2),
    .I0(ff_wait_cnt_0[2]),
    .I1(n348_7),
    .I3(GND),
    .CIN(GND) 
);
defparam n365_s.ALU_MODE=0;
  ALU n364_s (
    .SUM(n364_1),
    .COUT(n364_2),
    .I0(ff_wait_cnt_0[3]),
    .I1(n347_5),
    .I3(GND),
    .CIN(n365_2) 
);
defparam n364_s.ALU_MODE=0;
  ALU n363_s (
    .SUM(n363_1),
    .COUT(n363_2),
    .I0(ff_wait_cnt_0[4]),
    .I1(n346_5),
    .I3(GND),
    .CIN(n364_2) 
);
defparam n363_s.ALU_MODE=0;
  ALU n362_s (
    .SUM(n362_1),
    .COUT(n362_2),
    .I0(ff_wait_cnt_0[5]),
    .I1(n345_5),
    .I3(GND),
    .CIN(n363_2) 
);
defparam n362_s.ALU_MODE=0;
  ALU n361_s (
    .SUM(n361_1),
    .COUT(n361_2),
    .I0(ff_wait_cnt_0[6]),
    .I1(n344_5),
    .I3(GND),
    .CIN(n362_2) 
);
defparam n361_s.ALU_MODE=0;
  ALU n360_s (
    .SUM(n360_1),
    .COUT(n360_2),
    .I0(ff_wait_cnt_0[7]),
    .I1(n343_5),
    .I3(GND),
    .CIN(n361_2) 
);
defparam n360_s.ALU_MODE=0;
  ALU n359_s (
    .SUM(n359_1),
    .COUT(n359_2),
    .I0(ff_wait_cnt_0[8]),
    .I1(n342_5),
    .I3(GND),
    .CIN(n360_2) 
);
defparam n359_s.ALU_MODE=0;
  ALU n358_s (
    .SUM(n358_1),
    .COUT(n358_2),
    .I0(ff_wait_cnt_0[9]),
    .I1(n341_5),
    .I3(GND),
    .CIN(n359_2) 
);
defparam n358_s.ALU_MODE=0;
  ALU n357_s (
    .SUM(n357_1),
    .COUT(n357_2),
    .I0(ff_wait_cnt_0[10]),
    .I1(n340_5),
    .I3(GND),
    .CIN(n358_2) 
);
defparam n357_s.ALU_MODE=0;
  ALU n356_s (
    .SUM(n356_1),
    .COUT(n356_2),
    .I0(ff_wait_cnt_0[11]),
    .I1(n339_5),
    .I3(GND),
    .CIN(n357_2) 
);
defparam n356_s.ALU_MODE=0;
  ALU n355_s (
    .SUM(n355_1),
    .COUT(n355_2),
    .I0(ff_wait_cnt_0[12]),
    .I1(n338_5),
    .I3(GND),
    .CIN(n356_2) 
);
defparam n355_s.ALU_MODE=0;
  ALU n354_s (
    .SUM(n354_1),
    .COUT(n354_2),
    .I0(ff_wait_cnt_0[13]),
    .I1(GND),
    .I3(GND),
    .CIN(n355_2) 
);
defparam n354_s.ALU_MODE=0;
  ALU n353_s (
    .SUM(n353_1),
    .COUT(n353_2),
    .I0(ff_wait_cnt_0[14]),
    .I1(GND),
    .I3(GND),
    .CIN(n354_2) 
);
defparam n353_s.ALU_MODE=0;
  ALU n430_s (
    .SUM(n430_1),
    .COUT(n430_2),
    .I0(ff_wait_cnt_0[2]),
    .I1(n413_5),
    .I3(GND),
    .CIN(GND) 
);
defparam n430_s.ALU_MODE=0;
  ALU n429_s (
    .SUM(n429_1),
    .COUT(n429_2),
    .I0(ff_wait_cnt_0[3]),
    .I1(n412_5),
    .I3(GND),
    .CIN(n430_2) 
);
defparam n429_s.ALU_MODE=0;
  ALU n428_s (
    .SUM(n428_1),
    .COUT(n428_2),
    .I0(ff_wait_cnt_0[4]),
    .I1(n411_5),
    .I3(GND),
    .CIN(n429_2) 
);
defparam n428_s.ALU_MODE=0;
  ALU n427_s (
    .SUM(n427_1),
    .COUT(n427_2),
    .I0(ff_wait_cnt_0[5]),
    .I1(n410_5),
    .I3(GND),
    .CIN(n428_2) 
);
defparam n427_s.ALU_MODE=0;
  ALU n426_s (
    .SUM(n426_1),
    .COUT(n426_2),
    .I0(ff_wait_cnt_0[6]),
    .I1(n409_5),
    .I3(GND),
    .CIN(n427_2) 
);
defparam n426_s.ALU_MODE=0;
  ALU n425_s (
    .SUM(n425_1),
    .COUT(n425_2),
    .I0(ff_wait_cnt_0[7]),
    .I1(n408_5),
    .I3(GND),
    .CIN(n426_2) 
);
defparam n425_s.ALU_MODE=0;
  ALU n424_s (
    .SUM(n424_1),
    .COUT(n424_2),
    .I0(ff_wait_cnt_0[8]),
    .I1(n407_5),
    .I3(GND),
    .CIN(n425_2) 
);
defparam n424_s.ALU_MODE=0;
  ALU n423_s (
    .SUM(n423_1),
    .COUT(n423_2),
    .I0(ff_wait_cnt_0[9]),
    .I1(n406_5),
    .I3(GND),
    .CIN(n424_2) 
);
defparam n423_s.ALU_MODE=0;
  ALU n422_s (
    .SUM(n422_1),
    .COUT(n422_2),
    .I0(ff_wait_cnt_0[10]),
    .I1(n405_5),
    .I3(GND),
    .CIN(n423_2) 
);
defparam n422_s.ALU_MODE=0;
  ALU n421_s (
    .SUM(n421_1),
    .COUT(n421_2),
    .I0(ff_wait_cnt_0[11]),
    .I1(n404_5),
    .I3(GND),
    .CIN(n422_2) 
);
defparam n421_s.ALU_MODE=0;
  ALU n420_s (
    .SUM(n420_1),
    .COUT(n420_2),
    .I0(ff_wait_cnt_0[12]),
    .I1(n403_5),
    .I3(GND),
    .CIN(n421_2) 
);
defparam n420_s.ALU_MODE=0;
  ALU n419_s (
    .SUM(n419_1),
    .COUT(n419_2),
    .I0(ff_wait_cnt_0[13]),
    .I1(GND),
    .I3(GND),
    .CIN(n420_2) 
);
defparam n419_s.ALU_MODE=0;
  ALU n418_s (
    .SUM(n418_1),
    .COUT(n418_2),
    .I0(ff_wait_cnt_0[14]),
    .I1(GND),
    .I3(GND),
    .CIN(n419_2) 
);
defparam n418_s.ALU_MODE=0;
  ALU n417_s (
    .SUM(n417_1),
    .COUT(n417_0_COUT),
    .I0(GND),
    .I1(n400_7),
    .I3(GND),
    .CIN(n418_2) 
);
defparam n417_s.ALU_MODE=0;
  MUX2_LUT5 n171_s0 (
    .O(n171_3),
    .I0(n73_5),
    .I1(n155_5),
    .S0(reg_r8_sp_off_Z) 
);
  MUX2_LUT5 n172_s0 (
    .O(n172_3),
    .I0(n74_2),
    .I1(n156_2),
    .S0(reg_r8_sp_off_Z) 
);
  MUX2_LUT5 n173_s0 (
    .O(n173_3),
    .I0(n75_2),
    .I1(n157_2),
    .S0(reg_r8_sp_off_Z) 
);
  MUX2_LUT5 n174_s0 (
    .O(n174_3),
    .I0(n76_2),
    .I1(n158_2),
    .S0(reg_r8_sp_off_Z) 
);
  MUX2_LUT5 n175_s0 (
    .O(n175_3),
    .I0(n77_2),
    .I1(n159_2),
    .S0(reg_r8_sp_off_Z) 
);
  MUX2_LUT5 n176_s0 (
    .O(n176_3),
    .I0(n78_2),
    .I1(n160_2),
    .S0(reg_r8_sp_off_Z) 
);
  MUX2_LUT5 n177_s0 (
    .O(n177_3),
    .I0(n79_2),
    .I1(n161_2),
    .S0(reg_r8_sp_off_Z) 
);
  MUX2_LUT5 n178_s0 (
    .O(n178_3),
    .I0(n80_2),
    .I1(n162_2),
    .S0(reg_r8_sp_off_Z) 
);
  MUX2_LUT5 n179_s0 (
    .O(n179_3),
    .I0(n81_2),
    .I1(n163_2),
    .S0(reg_r8_sp_off_Z) 
);
  MUX2_LUT5 n180_s0 (
    .O(n180_3),
    .I0(n82_2),
    .I1(n164_2),
    .S0(reg_r8_sp_off_Z) 
);
  MUX2_LUT5 n181_s0 (
    .O(n181_3),
    .I0(n83_2),
    .I1(n165_2),
    .S0(reg_r8_sp_off_Z) 
);
  MUX2_LUT5 n182_s0 (
    .O(n182_3),
    .I0(n84_2),
    .I1(n166_2),
    .S0(reg_r8_sp_off_Z) 
);
  MUX2_LUT5 n183_s0 (
    .O(n183_3),
    .I0(n85_2),
    .I1(n167_2),
    .S0(reg_r8_sp_off_Z) 
);
  MUX2_LUT5 n184_s0 (
    .O(n184_3),
    .I0(n86_2),
    .I1(n168_2),
    .S0(reg_r8_sp_off_Z) 
);
  MUX2_LUT5 n384_s0 (
    .O(n384_3),
    .I0(n286_5),
    .I1(n368_5),
    .S0(reg_r8_sp_off_Z) 
);
  MUX2_LUT5 n385_s0 (
    .O(n385_3),
    .I0(n287_2),
    .I1(n369_2),
    .S0(reg_r8_sp_off_Z) 
);
  MUX2_LUT5 n386_s0 (
    .O(n386_3),
    .I0(n288_2),
    .I1(n370_2),
    .S0(reg_r8_sp_off_Z) 
);
  MUX2_LUT5 n387_s0 (
    .O(n387_3),
    .I0(n289_2),
    .I1(n371_2),
    .S0(reg_r8_sp_off_Z) 
);
  MUX2_LUT5 n388_s0 (
    .O(n388_3),
    .I0(n290_2),
    .I1(n372_2),
    .S0(reg_r8_sp_off_Z) 
);
  MUX2_LUT5 n389_s0 (
    .O(n389_3),
    .I0(n291_2),
    .I1(n373_2),
    .S0(reg_r8_sp_off_Z) 
);
  MUX2_LUT5 n390_s0 (
    .O(n390_3),
    .I0(n292_2),
    .I1(n374_2),
    .S0(reg_r8_sp_off_Z) 
);
  MUX2_LUT5 n391_s0 (
    .O(n391_3),
    .I0(n293_2),
    .I1(n375_2),
    .S0(reg_r8_sp_off_Z) 
);
  MUX2_LUT5 n392_s0 (
    .O(n392_3),
    .I0(n294_2),
    .I1(n376_2),
    .S0(reg_r8_sp_off_Z) 
);
  MUX2_LUT5 n393_s0 (
    .O(n393_3),
    .I0(n295_2),
    .I1(n377_2),
    .S0(reg_r8_sp_off_Z) 
);
  MUX2_LUT5 n394_s0 (
    .O(n394_3),
    .I0(n296_2),
    .I1(n378_2),
    .S0(reg_r8_sp_off_Z) 
);
  MUX2_LUT5 n395_s0 (
    .O(n395_3),
    .I0(n297_2),
    .I1(n379_2),
    .S0(reg_r8_sp_off_Z) 
);
  MUX2_LUT5 n396_s0 (
    .O(n396_3),
    .I0(n298_2),
    .I1(n380_2),
    .S0(reg_r8_sp_off_Z) 
);
  MUX2_LUT5 n397_s0 (
    .O(n397_3),
    .I0(n299_2),
    .I1(n381_2),
    .S0(reg_r8_sp_off_Z) 
);
  VCC VCC_cZ (
    .V(VCC)
);
  GND GND_cZ (
    .G(GND)
);
endmodule /* vdp_wait_control */
module vdp (
  w_video_clk,
  n36_6,
  w_vdp_enable,
  w_bus_write,
  w_bus_valid,
  slot_reset_n_d,
  w_bus_address_0,
  w_bus_address_1,
  w_bus_address_2,
  w_bus_address_3,
  w_bus_address_5,
  w_bus_address_6,
  w_bus_address_7,
  ff_rdata,
  w_bus_wdata,
  p_vdp_r_5_4,
  w_dram_oe_n,
  w_dram_we_n,
  w_bus_vdp_rdata_en,
  w_dram_address,
  w_dram_wdata,
  w_vdp_hcounter,
  w_vdp_vcounter,
  w_video_r_vdp,
  w_video_g_vdp,
  w_video_b_vdp
)
;
input w_video_clk;
input n36_6;
input w_vdp_enable;
input w_bus_write;
input w_bus_valid;
input slot_reset_n_d;
input w_bus_address_0;
input w_bus_address_1;
input w_bus_address_2;
input w_bus_address_3;
input w_bus_address_5;
input w_bus_address_6;
input w_bus_address_7;
input [15:0] ff_rdata;
input [7:0] w_bus_wdata;
output p_vdp_r_5_4;
output w_dram_oe_n;
output w_dram_we_n;
output w_bus_vdp_rdata_en;
output [16:0] w_dram_address;
output [7:0] w_dram_wdata;
output [10:1] w_vdp_hcounter;
output [1:0] w_vdp_vcounter;
output [5:0] w_video_r_vdp;
output [5:0] w_video_g_vdp;
output [5:0] w_video_b_vdp;
wire w_write;
wire w_read;
wire n76_6;
wire n168_3;
wire n175_3;
wire n261_12;
wire ff_bwindow_x_6;
wire ff_prewindow_x_6;
wire ff_bwindow_y_7;
wire w_write_4;
wire n76_7;
wire n76_8;
wire n76_9;
wire n168_4;
wire n168_5;
wire n168_6;
wire ff_prewindow_x_7;
wire ff_bwindow_y_8;
wire w_write_5;
wire n168_7;
wire n168_8;
wire n168_9;
wire n168_10;
wire n261_14;
wire ff_bwindow_y_9;
wire ff_bwindow_y_10;
wire ff_bwindow_y_11;
wire n168_11;
wire n168_12;
wire n168_13;
wire n168_14;
wire ff_bwindow_y_12;
wire ff_bwindow_y_13;
wire n261_16;
wire ff_bwindow_x;
wire ff_bwindow_y;
wire ff_bwindow;
wire ff_prewindow_x;
wire w_vdp_command_drive;
wire n494_27;
wire n754_5;
wire n815_4;
wire n1413_4;
wire n272_6;
wire ff_dram_address_16_11;
wire ff_dram_address_16_15;
wire n781_23;
wire w_vdpcmd_vram_read_ack;
wire w_vram_write_ack;
wire w_vdpcmd_vram_write_ack;
wire n914_15;
wire n918_10;
wire n915_10;
wire w_window_x;
wire w_prewindow_y;
wire w_prewindow_y_sp;
wire w_field;
wire n1607_3;
wire ff_pre_x_cnt_8_5;
wire n1470_5;
wire n553_4;
wire n556_4;
wire n969_5;
wire n550_5;
wire n228_4;
wire ff_tx_vram_read_en;
wire ff_tx_vram_read_en2;
wire n1017_4;
wire n1011_6;
wire n100_8;
wire n1018_6;
wire n520_4;
wire n586_4;
wire ff_pattern_generator_7_8;
wire w_yjk_en;
wire ff_local_dot_counter_x_8_7;
wire n1080_7;
wire n1080_8;
wire n576_15;
wire n1515_4;
wire n13_5;
wire w_sp_vram_accessing;
wire w_sp_color_code_en;
wire n2271_4;
wire n273_21;
wire n2466_6;
wire n2171_6;
wire n2283_6;
wire n2466_7;
wire n1965_11;
wire n1965_13;
wire n1189_26;
wire reg_r1_disp_on_Z;
wire reg_r25_sp2_Z;
wire w_palette_we;
wire w_vram_write_req;
wire reg_r1_sp_size_Z;
wire reg_r1_sp_zoom_Z;
wire reg_r1_bl_clks_Z;
wire reg_r8_sp_off_Z;
wire reg_r8_col0_on_Z;
wire reg_r9_pal_mode_Z;
wire reg_r9_interlace_mode_Z;
wire reg_r9_y_dots_Z;
wire reg_r25_cmd_Z;
wire reg_r25_yae_Z;
wire reg_r25_yjk_Z;
wire reg_r25_msk_Z;
wire w_vdpcmd_reg_write_req;
wire w_vdpcmd_tr_clr_req;
wire w_vram_rd_req;
wire w_vdp_mode_is_highres;
wire n1208_4;
wire n1211_4;
wire n143_4;
wire w_vram_addr_set_req;
wire n1167_7;
wire n1234_12;
wire n1371_11;
wire n313_6;
wire ff_state_0_14;
wire n1786_7;
wire ff_dx_tmp_9_14;
wire n1968_7;
wire w_vdpcmd_reg_write_ack;
wire w_vdpcmd_tr_clr_ack;
wire n3500_5;
wire n2386_12;
wire [7:0] w_vdpcmd_vram_rdata;
wire [7:0] w_vram_data_Z;
wire [0:0] w_hcounter;
wire [10:2] w_vcounter;
wire [1:0] w_dot_state;
wire [2:0] w_eight_dot_state;
wire [5:5] ff_pre_x_cnt_start1;
wire [8:0] w_pre_dot_counter_x;
wire [8:0] w_pre_dot_counter_yp;
wire [8:0] w_pre_dot_counter_y;
wire [3:0] w_palette_rd_address;
wire [16:0] w_vram_address_text12;
wire [3:0] w_color_code_text12;
wire [16:0] w_vram_address_graphic123m;
wire [3:0] w_color_code_graphic123m;
wire [7:0] w_color_code_graphic4567;
wire [5:0] w_yjk_r;
wire [5:0] w_yjk_g;
wire [5:0] w_yjk_b;
wire [16:0] w_vram_address_graphic4567;
wire [1:0] ff_main_state;
wire [16:2] ff_y_test_address;
wire [16:0] ff_preread_address;
wire [3:0] w_sp_color_code;
wire [4:0] w_palette_rdata_r;
wire [4:0] w_palette_rdata_g;
wire [4:0] w_palette_rdata_b;
wire [3:1] reg_r0_disp_mode;
wire [1:0] reg_r1_disp_mode;
wire [8:3] reg_r26_h_scroll_Z;
wire [6:0] reg_r2_pattern_name_Z;
wire [16:0] w_vram_address_cpu;
wire [7:0] w_vram_wdata_cpu;
wire [5:0] reg_r4_pattern_generator_Z;
wire [7:0] reg_r12_blink_mode_Z;
wire [7:0] reg_r13_blink_period_Z;
wire [5:0] reg_r6_sp_gen_addr_Z;
wire [7:0] reg_r7_frame_col_Z;
wire [10:0] reg_r10r3_color_Z;
wire [9:0] reg_r11r5_sp_atr_addr_Z;
wire [7:0] reg_r18_adj;
wire [7:0] reg_r23_vstart_line_Z;
wire [2:0] reg_r27_h_scroll_Z;
wire [3:0] w_vdpcmd_reg_num;
wire [7:0] w_vdpcmd_reg_data;
wire [4:2] w_palette_wdata_r;
wire [4:2] w_palette_wdata_b;
wire [4:2] w_palette_wdata_g;
wire [3:0] w_palette_wr_address;
wire [7:0] w_vdpcmd_vram_wdata;
wire [16:0] w_vdpcmd_vram_address;
wire [7:4] w_current_vdp_command_c;
wire [15:15] ff_wait_cnt;
wire VCC;
wire GND;
  LUT2 w_write_s0 (
    .F(w_write),
    .I0(w_bus_write),
    .I1(w_write_4) 
);
defparam w_write_s0.INIT=4'h8;
  LUT2 w_read_s0 (
    .F(w_read),
    .I0(w_bus_write),
    .I1(w_write_4) 
);
defparam w_read_s0.INIT=4'h4;
  LUT4 n76_s3 (
    .F(n76_6),
    .I0(w_hcounter[0]),
    .I1(n76_7),
    .I2(n76_8),
    .I3(n76_9) 
);
defparam n76_s3.INIT=16'h4000;
  LUT3 n168_s0 (
    .F(n168_3),
    .I0(n168_4),
    .I1(n168_5),
    .I2(n168_6) 
);
defparam n168_s0.INIT=8'hF4;
  LUT2 n175_s0 (
    .F(n175_3),
    .I0(ff_bwindow_x),
    .I1(ff_bwindow_y) 
);
defparam n175_s0.INIT=4'h8;
  LUT2 n261_s9 (
    .F(n261_12),
    .I0(w_pre_dot_counter_x[8]),
    .I1(n261_16) 
);
defparam n261_s9.INIT=4'h8;
  LUT4 ff_bwindow_x_s2 (
    .F(ff_bwindow_x_6),
    .I0(n1470_5),
    .I1(ff_pre_x_cnt_8_5),
    .I2(w_vdp_enable),
    .I3(n76_6) 
);
defparam ff_bwindow_x_s2.INIT=16'hF888;
  LUT4 ff_prewindow_x_s2 (
    .F(ff_prewindow_x_6),
    .I0(w_vdp_hcounter[3]),
    .I1(ff_prewindow_x_7),
    .I2(n261_16),
    .I3(ff_pre_x_cnt_8_5) 
);
defparam ff_prewindow_x_s2.INIT=16'h7000;
  LUT3 ff_bwindow_y_s3 (
    .F(ff_bwindow_y_7),
    .I0(ff_bwindow_y_8),
    .I1(n168_3),
    .I2(w_vdp_enable) 
);
defparam ff_bwindow_y_s3.INIT=8'hD0;
  LUT4 w_write_s1 (
    .F(w_write_4),
    .I0(w_bus_address_2),
    .I1(w_bus_valid),
    .I2(w_write_5),
    .I3(w_bus_address_3) 
);
defparam w_write_s1.INIT=16'h4000;
  LUT3 n76_s4 (
    .F(n76_7),
    .I0(w_vdp_hcounter[1]),
    .I1(w_vdp_hcounter[5]),
    .I2(w_vdp_hcounter[6]) 
);
defparam n76_s4.INIT=8'h10;
  LUT3 n76_s5 (
    .F(n76_8),
    .I0(w_vdp_hcounter[2]),
    .I1(w_vdp_hcounter[4]),
    .I2(w_vdp_hcounter[3]) 
);
defparam n76_s5.INIT=8'h10;
  LUT4 n76_s6 (
    .F(n76_9),
    .I0(w_vdp_hcounter[8]),
    .I1(w_vdp_hcounter[9]),
    .I2(w_vdp_hcounter[10]),
    .I3(w_vdp_hcounter[7]) 
);
defparam n76_s6.INIT=16'h0100;
  LUT4 n168_s1 (
    .F(n168_4),
    .I0(n168_7),
    .I1(n168_8),
    .I2(w_vcounter[3]),
    .I3(w_vcounter[2]) 
);
defparam n168_s1.INIT=16'hF53F;
  LUT4 n168_s2 (
    .F(n168_5),
    .I0(w_vcounter[8]),
    .I1(w_vcounter[10]),
    .I2(w_vcounter[9]),
    .I3(n168_9) 
);
defparam n168_s2.INIT=16'h1000;
  LUT4 n168_s3 (
    .F(n168_6),
    .I0(w_vcounter[4]),
    .I1(w_vcounter[3]),
    .I2(w_vcounter[5]),
    .I3(n168_10) 
);
defparam n168_s3.INIT=16'h4000;
  LUT4 ff_prewindow_x_s3 (
    .F(ff_prewindow_x_7),
    .I0(n550_5),
    .I1(reg_r9_pal_mode_Z),
    .I2(w_vdp_hcounter[2]),
    .I3(n76_9) 
);
defparam ff_prewindow_x_s3.INIT=16'h4100;
  LUT3 ff_bwindow_y_s4 (
    .F(ff_bwindow_y_8),
    .I0(ff_bwindow_y_9),
    .I1(ff_bwindow_y_10),
    .I2(ff_bwindow_y_11) 
);
defparam ff_bwindow_y_s4.INIT=8'h53;
  LUT3 w_write_s2 (
    .F(w_write_5),
    .I0(w_bus_address_5),
    .I1(w_bus_address_6),
    .I2(w_bus_address_7) 
);
defparam w_write_s2.INIT=8'h10;
  LUT4 n168_s4 (
    .F(n168_7),
    .I0(w_vcounter[6]),
    .I1(w_vcounter[7]),
    .I2(n168_11),
    .I3(w_vcounter[5]) 
);
defparam n168_s4.INIT=16'h1000;
  LUT4 n168_s5 (
    .F(n168_8),
    .I0(w_vcounter[5]),
    .I1(w_vcounter[6]),
    .I2(w_vcounter[7]),
    .I3(reg_r9_pal_mode_Z) 
);
defparam n168_s5.INIT=16'h1000;
  LUT4 n168_s6 (
    .F(n168_9),
    .I0(w_vdp_vcounter[1]),
    .I1(n168_12),
    .I2(w_vdp_vcounter[0]),
    .I3(w_vcounter[4]) 
);
defparam n168_s6.INIT=16'h0E00;
  LUT4 n168_s7 (
    .F(n168_10),
    .I0(w_vcounter[2]),
    .I1(w_vcounter[8]),
    .I2(n168_13),
    .I3(n168_14) 
);
defparam n168_s7.INIT=16'h1000;
  LUT3 n261_s11 (
    .F(n261_14),
    .I0(w_pre_dot_counter_x[5]),
    .I1(w_pre_dot_counter_x[6]),
    .I2(w_pre_dot_counter_x[7]) 
);
defparam n261_s11.INIT=8'h80;
  LUT4 ff_bwindow_y_s5 (
    .F(ff_bwindow_y_9),
    .I0(ff_bwindow_y_12),
    .I1(w_vcounter[4]),
    .I2(w_vcounter[6]),
    .I3(reg_r9_pal_mode_Z) 
);
defparam ff_bwindow_y_s5.INIT=16'h4001;
  LUT4 ff_bwindow_y_s6 (
    .F(ff_bwindow_y_10),
    .I0(w_vcounter[3]),
    .I1(w_vcounter[4]),
    .I2(w_vcounter[5]),
    .I3(n168_10) 
);
defparam ff_bwindow_y_s6.INIT=16'h0100;
  LUT4 ff_bwindow_y_s7 (
    .F(ff_bwindow_y_11),
    .I0(w_vdp_vcounter[1]),
    .I1(w_vcounter[7]),
    .I2(ff_bwindow_y_13),
    .I3(w_vdp_vcounter[0]) 
);
defparam ff_bwindow_y_s7.INIT=16'h1000;
  LUT3 n168_s8 (
    .F(n168_11),
    .I0(reg_r9_interlace_mode_Z),
    .I1(w_vdp_vcounter[1]),
    .I2(reg_r9_pal_mode_Z) 
);
defparam n168_s8.INIT=8'h0B;
  LUT2 n168_s9 (
    .F(n168_12),
    .I0(w_vcounter[3]),
    .I1(reg_r9_interlace_mode_Z) 
);
defparam n168_s9.INIT=4'h1;
  LUT2 n168_s10 (
    .F(n168_13),
    .I0(w_vcounter[9]),
    .I1(w_vcounter[10]) 
);
defparam n168_s10.INIT=4'h1;
  LUT4 n168_s11 (
    .F(n168_14),
    .I0(w_vdp_vcounter[0]),
    .I1(w_vdp_vcounter[1]),
    .I2(w_vcounter[6]),
    .I3(w_vcounter[7]) 
);
defparam n168_s11.INIT=16'h0001;
  LUT4 ff_bwindow_y_s8 (
    .F(ff_bwindow_y_12),
    .I0(w_vcounter[4]),
    .I1(w_vcounter[5]),
    .I2(w_vcounter[3]),
    .I3(w_vcounter[2]) 
);
defparam ff_bwindow_y_s8.INIT=16'hEFF7;
  LUT4 ff_bwindow_y_s9 (
    .F(ff_bwindow_y_13),
    .I0(w_vcounter[8]),
    .I1(w_vcounter[10]),
    .I2(w_vcounter[9]),
    .I3(reg_r9_interlace_mode_Z) 
);
defparam ff_bwindow_y_s9.INIT=16'h1000;
  LUT4 n261_s12 (
    .F(n261_16),
    .I0(n553_4),
    .I1(w_pre_dot_counter_x[5]),
    .I2(w_pre_dot_counter_x[6]),
    .I3(w_pre_dot_counter_x[7]) 
);
defparam n261_s12.INIT=16'h8000;
  DFFRE ff_bwindow_x_s0 (
    .Q(ff_bwindow_x),
    .D(n76_6),
    .CLK(w_video_clk),
    .CE(ff_bwindow_x_6),
    .RESET(n36_6) 
);
  DFFRE ff_bwindow_y_s0 (
    .Q(ff_bwindow_y),
    .D(n168_3),
    .CLK(w_video_clk),
    .CE(ff_bwindow_y_7),
    .RESET(n36_6) 
);
  DFFRE ff_bwindow_s0 (
    .Q(ff_bwindow),
    .D(n175_3),
    .CLK(w_video_clk),
    .CE(w_vdp_enable),
    .RESET(n36_6) 
);
  DFFRE ff_prewindow_x_s0 (
    .Q(ff_prewindow_x),
    .D(n261_12),
    .CLK(w_video_clk),
    .CE(ff_prewindow_x_6),
    .RESET(n36_6) 
);
  INV p_vdp_r_5_s2 (
    .O(p_vdp_r_5_4),
    .I(ff_bwindow) 
);
  vdp_color_bus u_vdp_color_bus (
    .w_video_clk(w_video_clk),
    .n36_6(n36_6),
    .w_vdp_enable(w_vdp_enable),
    .n520_4(n520_4),
    .n143_4(n143_4),
    .w_vram_addr_set_req(w_vram_addr_set_req),
    .ff_prewindow_x(ff_prewindow_x),
    .w_prewindow_y_sp(w_prewindow_y_sp),
    .w_sp_vram_accessing(w_sp_vram_accessing),
    .w_prewindow_y(w_prewindow_y),
    .reg_r1_disp_on_Z(reg_r1_disp_on_Z),
    .ff_local_dot_counter_x_8_7(ff_local_dot_counter_x_8_7),
    .w_vram_rd_req(w_vram_rd_req),
    .w_vram_write_req(w_vram_write_req),
    .n273_21(n273_21),
    .ff_state_0_14(ff_state_0_14),
    .n1786_7(n1786_7),
    .w_vdp_mode_is_highres(w_vdp_mode_is_highres),
    .reg_r25_cmd_Z(reg_r25_cmd_Z),
    .ff_dx_tmp_9_14(ff_dx_tmp_9_14),
    .n1968_7(n1968_7),
    .ff_tx_vram_read_en2(ff_tx_vram_read_en2),
    .ff_tx_vram_read_en(ff_tx_vram_read_en),
    .n1234_12(n1234_12),
    .n2386_12(n2386_12),
    .n1208_4(n1208_4),
    .n1211_4(n1211_4),
    .ff_rdata(ff_rdata[15:0]),
    .w_vram_address_cpu(w_vram_address_cpu[16:0]),
    .w_vdpcmd_vram_wdata(w_vdpcmd_vram_wdata[7:0]),
    .w_vram_wdata_cpu(w_vram_wdata_cpu[7:0]),
    .w_dot_state(w_dot_state[1:0]),
    .reg_r0_disp_mode(reg_r0_disp_mode[3:1]),
    .w_vdpcmd_vram_address(w_vdpcmd_vram_address[16:0]),
    .ff_wait_cnt(ff_wait_cnt[15]),
    .reg_r1_disp_mode(reg_r1_disp_mode[1:0]),
    .w_eight_dot_state(w_eight_dot_state[2:0]),
    .w_vram_address_text12(w_vram_address_text12[16:0]),
    .ff_preread_address(ff_preread_address[16:0]),
    .w_vram_address_graphic123m(w_vram_address_graphic123m[16:0]),
    .w_vram_address_graphic4567(w_vram_address_graphic4567[16:0]),
    .ff_y_test_address(ff_y_test_address[16:2]),
    .ff_main_state(ff_main_state[1:0]),
    .w_dram_oe_n(w_dram_oe_n),
    .w_dram_we_n(w_dram_we_n),
    .w_vdp_command_drive(w_vdp_command_drive),
    .n494_27(n494_27),
    .n754_5(n754_5),
    .n815_4(n815_4),
    .n1413_4(n1413_4),
    .n272_6(n272_6),
    .ff_dram_address_16_11(ff_dram_address_16_11),
    .ff_dram_address_16_15(ff_dram_address_16_15),
    .n781_23(n781_23),
    .w_vdpcmd_vram_read_ack(w_vdpcmd_vram_read_ack),
    .w_vram_write_ack(w_vram_write_ack),
    .w_vdpcmd_vram_write_ack(w_vdpcmd_vram_write_ack),
    .n914_15(n914_15),
    .n918_10(n918_10),
    .n915_10(n915_10),
    .w_vdpcmd_vram_rdata(w_vdpcmd_vram_rdata[7:0]),
    .w_dram_address(w_dram_address[16:0]),
    .w_dram_wdata(w_dram_wdata[7:0]),
    .w_vram_data_Z(w_vram_data_Z[7:0])
);
  vdp_ssg u_vdp_ssg (
    .w_video_clk(w_video_clk),
    .w_vdp_enable(w_vdp_enable),
    .n36_6(n36_6),
    .reg_r9_pal_mode_Z(reg_r9_pal_mode_Z),
    .reg_r9_interlace_mode_Z(reg_r9_interlace_mode_Z),
    .reg_r9_y_dots_Z(reg_r9_y_dots_Z),
    .n261_16(n261_16),
    .slot_reset_n_d(slot_reset_n_d),
    .n1965_13(n1965_13),
    .n261_12(n261_12),
    .n76_8(n76_8),
    .n76_9(n76_9),
    .reg_r25_msk_Z(reg_r25_msk_Z),
    .reg_r25_yjk_Z(reg_r25_yjk_Z),
    .n1011_6(n1011_6),
    .n261_14(n261_14),
    .n1965_11(n1965_11),
    .n2466_7(n2466_7),
    .reg_r27_h_scroll_Z(reg_r27_h_scroll_Z[2:0]),
    .reg_r23_vstart_line_Z(reg_r23_vstart_line_Z[7:0]),
    .reg_r18_adj(reg_r18_adj[7:0]),
    .w_window_x(w_window_x),
    .w_prewindow_y(w_prewindow_y),
    .w_prewindow_y_sp(w_prewindow_y_sp),
    .w_field(w_field),
    .n1607_3(n1607_3),
    .ff_pre_x_cnt_8_5(ff_pre_x_cnt_8_5),
    .n1470_5(n1470_5),
    .n553_4(n553_4),
    .n556_4(n556_4),
    .n969_5(n969_5),
    .n550_5(n550_5),
    .w_vdp_hcounter(w_vdp_hcounter[10:1]),
    .w_hcounter(w_hcounter[0]),
    .w_vcounter(w_vcounter[10:2]),
    .w_vdp_vcounter(w_vdp_vcounter[1:0]),
    .w_dot_state(w_dot_state[1:0]),
    .w_eight_dot_state(w_eight_dot_state[2:0]),
    .ff_pre_x_cnt_start1(ff_pre_x_cnt_start1[5]),
    .w_pre_dot_counter_x(w_pre_dot_counter_x[8:0]),
    .w_pre_dot_counter_yp(w_pre_dot_counter_yp[8:0]),
    .w_pre_dot_counter_y(w_pre_dot_counter_y[8:0])
);
  vdp_color_decoder u_vdp_color_decoder (
    .w_video_clk(w_video_clk),
    .n36_6(n36_6),
    .w_sp_color_code_en(w_sp_color_code_en),
    .w_yjk_en(w_yjk_en),
    .reg_r25_yjk_Z(reg_r25_yjk_Z),
    .n1786_7(n1786_7),
    .reg_r8_col0_on_Z(reg_r8_col0_on_Z),
    .w_vdp_mode_is_highres(w_vdp_mode_is_highres),
    .w_window_x(w_window_x),
    .w_prewindow_y(w_prewindow_y),
    .reg_r1_disp_on_Z(reg_r1_disp_on_Z),
    .ff_dram_address_16_15(ff_dram_address_16_15),
    .n143_4(n143_4),
    .ff_dram_address_16_11(ff_dram_address_16_11),
    .n272_6(n272_6),
    .w_vdp_enable(w_vdp_enable),
    .w_palette_rdata_r(w_palette_rdata_r[4:0]),
    .w_palette_rdata_g(w_palette_rdata_g[4:0]),
    .w_palette_rdata_b(w_palette_rdata_b[4:0]),
    .reg_r7_frame_col_Z(reg_r7_frame_col_Z[7:0]),
    .w_sp_color_code(w_sp_color_code[3:0]),
    .w_color_code_graphic4567(w_color_code_graphic4567[7:0]),
    .w_yjk_r(w_yjk_r[5:0]),
    .w_yjk_g(w_yjk_g[5:0]),
    .w_yjk_b(w_yjk_b[5:0]),
    .reg_r0_disp_mode_1(reg_r0_disp_mode[1]),
    .reg_r0_disp_mode_3(reg_r0_disp_mode[3]),
    .w_color_code_text12(w_color_code_text12[3:0]),
    .w_dot_state(w_dot_state[1:0]),
    .w_color_code_graphic123m(w_color_code_graphic123m[3:0]),
    .reg_r1_disp_mode(reg_r1_disp_mode[1:0]),
    .n228_4(n228_4),
    .w_video_r_vdp(w_video_r_vdp[5:0]),
    .w_video_g_vdp(w_video_g_vdp[5:0]),
    .w_video_b_vdp(w_video_b_vdp[5:0]),
    .w_palette_rd_address(w_palette_rd_address[3:0])
);
  vdp_text12 u_vdp_text12 (
    .w_video_clk(w_video_clk),
    .n36_6(n36_6),
    .reg_r1_bl_clks_Z(reg_r1_bl_clks_Z),
    .n1965_13(n1965_13),
    .ff_pattern_generator_7_8(ff_pattern_generator_7_8),
    .w_vdp_enable(w_vdp_enable),
    .n2466_6(n2466_6),
    .n520_4(n520_4),
    .n1080_7(n1080_7),
    .n1080_8(n1080_8),
    .n272_6(n272_6),
    .n1965_11(n1965_11),
    .n261_14(n261_14),
    .n2466_7(n2466_7),
    .n969_5(n969_5),
    .n556_4(n556_4),
    .n494_27(n494_27),
    .slot_reset_n_d(slot_reset_n_d),
    .w_vram_data_Z(w_vram_data_Z[7:0]),
    .reg_r7_frame_col_Z(reg_r7_frame_col_Z[7:0]),
    .reg_r12_blink_mode_Z(reg_r12_blink_mode_Z[7:0]),
    .reg_r2_pattern_name_Z(reg_r2_pattern_name_Z[6:0]),
    .w_pre_dot_counter_x(w_pre_dot_counter_x[8:0]),
    .w_dot_state(w_dot_state[1:0]),
    .reg_r4_pattern_generator_Z(reg_r4_pattern_generator_Z[5:0]),
    .w_pre_dot_counter_y(w_pre_dot_counter_y[2:0]),
    .reg_r10r3_color_Z(reg_r10r3_color_Z[10:3]),
    .w_pre_dot_counter_yp(w_pre_dot_counter_yp[8:0]),
    .reg_r0_disp_mode(reg_r0_disp_mode[3:1]),
    .reg_r13_blink_period_Z(reg_r13_blink_period_Z[7:0]),
    .reg_r1_disp_mode(reg_r1_disp_mode[1:0]),
    .ff_tx_vram_read_en(ff_tx_vram_read_en),
    .ff_tx_vram_read_en2(ff_tx_vram_read_en2),
    .n1017_4(n1017_4),
    .n1011_6(n1011_6),
    .n100_8(n100_8),
    .n1018_6(n1018_6),
    .w_vram_address_text12(w_vram_address_text12[16:0]),
    .w_color_code_text12(w_color_code_text12[3:0])
);
  vdp_graphic123m u_vdp_graphic123m (
    .w_video_clk(w_video_clk),
    .n36_6(n36_6),
    .n1017_4(n1017_4),
    .n1515_4(n1515_4),
    .w_vdp_enable(w_vdp_enable),
    .n1018_6(n1018_6),
    .n1189_26(n1189_26),
    .n313_6(n313_6),
    .w_vram_data_Z(w_vram_data_Z[7:0]),
    .reg_r26_h_scroll_Z(reg_r26_h_scroll_Z[7:3]),
    .w_pre_dot_counter_x(w_pre_dot_counter_x[7:3]),
    .w_dot_state(w_dot_state[1:0]),
    .w_eight_dot_state(w_eight_dot_state[2:0]),
    .reg_r2_pattern_name_Z(reg_r2_pattern_name_Z[6:0]),
    .w_pre_dot_counter_y(w_pre_dot_counter_y[7:0]),
    .reg_r10r3_color_Z(reg_r10r3_color_Z[10:0]),
    .reg_r4_pattern_generator_Z(reg_r4_pattern_generator_Z[5:0]),
    .reg_r0_disp_mode(reg_r0_disp_mode[3:1]),
    .reg_r1_disp_mode(reg_r1_disp_mode[1:0]),
    .n520_4(n520_4),
    .n586_4(n586_4),
    .ff_pattern_generator_7_8(ff_pattern_generator_7_8),
    .w_vram_address_graphic123m(w_vram_address_graphic123m[16:0]),
    .w_color_code_graphic123m(w_color_code_graphic123m[3:0])
);
  vdp_graphic4567 u_vdp_graphic4567 (
    .w_video_clk(w_video_clk),
    .n36_6(n36_6),
    .n1017_4(n1017_4),
    .w_vdp_enable(w_vdp_enable),
    .ff_pattern_generator_7_8(ff_pattern_generator_7_8),
    .n2283_6(n2283_6),
    .n1965_13(n1965_13),
    .n100_8(n100_8),
    .n1018_6(n1018_6),
    .w_vdp_mode_is_highres(w_vdp_mode_is_highres),
    .n494_27(n494_27),
    .n586_4(n586_4),
    .reg_r25_yae_Z(reg_r25_yae_Z),
    .n520_4(n520_4),
    .n1968_7(n1968_7),
    .reg_r25_yjk_Z(reg_r25_yjk_Z),
    .reg_r1_bl_clks_Z(reg_r1_bl_clks_Z),
    .n781_23(n781_23),
    .n2171_6(n2171_6),
    .reg_r25_sp2_Z(reg_r25_sp2_Z),
    .n313_6(n313_6),
    .slot_reset_n_d(slot_reset_n_d),
    .reg_r2_pattern_name_Z(reg_r2_pattern_name_Z[6:0]),
    .w_pre_dot_counter_x(w_pre_dot_counter_x[8:3]),
    .reg_r26_h_scroll_Z(reg_r26_h_scroll_Z[8:3]),
    .ff_rdata(ff_rdata[15:0]),
    .w_dram_address(w_dram_address[16]),
    .w_dot_state(w_dot_state[1:0]),
    .w_eight_dot_state(w_eight_dot_state[2:0]),
    .reg_r0_disp_mode(reg_r0_disp_mode[3:1]),
    .w_pre_dot_counter_y(w_pre_dot_counter_y[8:0]),
    .reg_r13_blink_period_Z(reg_r13_blink_period_Z[7:0]),
    .w_yjk_en(w_yjk_en),
    .ff_local_dot_counter_x_8_7(ff_local_dot_counter_x_8_7),
    .n1080_7(n1080_7),
    .n1080_8(n1080_8),
    .n576_15(n576_15),
    .n1515_4(n1515_4),
    .n13_5(n13_5),
    .w_color_code_graphic4567(w_color_code_graphic4567[7:0]),
    .w_yjk_r(w_yjk_r[5:0]),
    .w_yjk_g(w_yjk_g[5:0]),
    .w_yjk_b(w_yjk_b[5:0]),
    .w_vram_address_graphic4567(w_vram_address_graphic4567[16:0])
);
  vdp_sprite u_vdp_sprite (
    .w_video_clk(w_video_clk),
    .w_vdp_enable(w_vdp_enable),
    .n36_6(n36_6),
    .n520_4(n520_4),
    .n1018_6(n1018_6),
    .n494_27(n494_27),
    .n1017_4(n1017_4),
    .ff_bwindow_y(ff_bwindow_y),
    .reg_r1_sp_size_Z(reg_r1_sp_size_Z),
    .reg_r1_sp_zoom_Z(reg_r1_sp_zoom_Z),
    .n586_4(n586_4),
    .slot_reset_n_d(slot_reset_n_d),
    .reg_r8_sp_off_Z(reg_r8_sp_off_Z),
    .reg_r8_col0_on_Z(reg_r8_col0_on_Z),
    .n13_5(n13_5),
    .reg_r6_sp_gen_addr_Z(reg_r6_sp_gen_addr_Z[5:0]),
    .reg_r11r5_sp_atr_addr_Z(reg_r11r5_sp_atr_addr_Z[9:0]),
    .w_vram_data_Z(w_vram_data_Z[7:0]),
    .w_dot_state(w_dot_state[1:0]),
    .w_pre_dot_counter_yp(w_pre_dot_counter_yp[7:0]),
    .reg_r23_vstart_line_Z(reg_r23_vstart_line_Z[7:0]),
    .w_pre_dot_counter_x(w_pre_dot_counter_x[8:0]),
    .reg_r27_h_scroll_Z(reg_r27_h_scroll_Z[2:0]),
    .w_eight_dot_state(w_eight_dot_state[2:0]),
    .reg_r0_disp_mode(reg_r0_disp_mode[3:2]),
    .reg_r1_disp_mode(reg_r1_disp_mode[1:0]),
    .ff_rdata(ff_rdata[15:0]),
    .w_dram_address(w_dram_address[16]),
    .w_sp_vram_accessing(w_sp_vram_accessing),
    .w_sp_color_code_en(w_sp_color_code_en),
    .n2271_4(n2271_4),
    .n273_21(n273_21),
    .n2466_6(n2466_6),
    .n2171_6(n2171_6),
    .n2283_6(n2283_6),
    .n2466_7(n2466_7),
    .n1965_11(n1965_11),
    .n1965_13(n1965_13),
    .n1189_26(n1189_26),
    .ff_main_state(ff_main_state[1:0]),
    .ff_y_test_address(ff_y_test_address[16:2]),
    .ff_preread_address(ff_preread_address[16:0]),
    .w_sp_color_code(w_sp_color_code[3:0])
);
  vdp_ram_palette u_vdp_palette_ram (
    .w_video_clk(w_video_clk),
    .n36_6(n36_6),
    .w_vdp_enable(w_vdp_enable),
    .w_palette_we(w_palette_we),
    .w_palette_wdata_r(w_palette_wdata_r[4:2]),
    .w_palette_wdata_g(w_palette_wdata_g[4:2]),
    .w_palette_wdata_b(w_palette_wdata_b[4:2]),
    .w_palette_wr_address(w_palette_wr_address[3:0]),
    .w_palette_rd_address(w_palette_rd_address[3:0]),
    .w_palette_rdata_r(w_palette_rdata_r[4:0]),
    .w_palette_rdata_g(w_palette_rdata_g[4:0]),
    .w_palette_rdata_b(w_palette_rdata_b[4:0])
);
  vdp_register u_vdp_register (
    .w_video_clk(w_video_clk),
    .n1607_3(n1607_3),
    .n36_6(n36_6),
    .w_vdp_enable(w_vdp_enable),
    .w_write(w_write),
    .w_read(w_read),
    .n915_10(n915_10),
    .slot_reset_n_d(slot_reset_n_d),
    .w_field(w_field),
    .w_bus_write(w_bus_write),
    .w_write_4(w_write_4),
    .n914_15(n914_15),
    .n3500_5(n3500_5),
    .w_vdpcmd_tr_clr_ack(w_vdpcmd_tr_clr_ack),
    .n1413_4(n1413_4),
    .n754_5(n754_5),
    .w_vram_write_ack(w_vram_write_ack),
    .w_vdpcmd_reg_write_ack(w_vdpcmd_reg_write_ack),
    .w_bus_wdata(w_bus_wdata[7:0]),
    .w_bus_address({w_bus_address_1,w_bus_address_0}),
    .w_dot_state(w_dot_state[1:0]),
    .w_bus_vdp_rdata_en(w_bus_vdp_rdata_en),
    .reg_r1_disp_on_Z(reg_r1_disp_on_Z),
    .reg_r25_sp2_Z(reg_r25_sp2_Z),
    .w_palette_we(w_palette_we),
    .w_vram_write_req(w_vram_write_req),
    .reg_r1_sp_size_Z(reg_r1_sp_size_Z),
    .reg_r1_sp_zoom_Z(reg_r1_sp_zoom_Z),
    .reg_r1_bl_clks_Z(reg_r1_bl_clks_Z),
    .reg_r8_sp_off_Z(reg_r8_sp_off_Z),
    .reg_r8_col0_on_Z(reg_r8_col0_on_Z),
    .reg_r9_pal_mode_Z(reg_r9_pal_mode_Z),
    .reg_r9_interlace_mode_Z(reg_r9_interlace_mode_Z),
    .reg_r9_y_dots_Z(reg_r9_y_dots_Z),
    .reg_r25_cmd_Z(reg_r25_cmd_Z),
    .reg_r25_yae_Z(reg_r25_yae_Z),
    .reg_r25_yjk_Z(reg_r25_yjk_Z),
    .reg_r25_msk_Z(reg_r25_msk_Z),
    .w_vdpcmd_reg_write_req(w_vdpcmd_reg_write_req),
    .w_vdpcmd_tr_clr_req(w_vdpcmd_tr_clr_req),
    .w_vram_rd_req(w_vram_rd_req),
    .w_vdp_mode_is_highres(w_vdp_mode_is_highres),
    .n1208_4(n1208_4),
    .n1211_4(n1211_4),
    .n143_4(n143_4),
    .w_vram_addr_set_req(w_vram_addr_set_req),
    .n1167_7(n1167_7),
    .n1234_12(n1234_12),
    .n1371_11(n1371_11),
    .reg_r0_disp_mode(reg_r0_disp_mode[3:1]),
    .reg_r1_disp_mode(reg_r1_disp_mode[1:0]),
    .reg_r26_h_scroll_Z(reg_r26_h_scroll_Z[8:3]),
    .reg_r2_pattern_name_Z(reg_r2_pattern_name_Z[6:0]),
    .w_vram_address_cpu(w_vram_address_cpu[16:0]),
    .w_vram_wdata_cpu(w_vram_wdata_cpu[7:0]),
    .reg_r4_pattern_generator_Z(reg_r4_pattern_generator_Z[5:0]),
    .reg_r12_blink_mode_Z(reg_r12_blink_mode_Z[7:0]),
    .reg_r13_blink_period_Z(reg_r13_blink_period_Z[7:0]),
    .reg_r6_sp_gen_addr_Z(reg_r6_sp_gen_addr_Z[5:0]),
    .reg_r7_frame_col_Z(reg_r7_frame_col_Z[7:0]),
    .reg_r10r3_color_Z(reg_r10r3_color_Z[10:0]),
    .reg_r11r5_sp_atr_addr_Z(reg_r11r5_sp_atr_addr_Z[9:0]),
    .reg_r18_adj(reg_r18_adj[7:0]),
    .reg_r23_vstart_line_Z(reg_r23_vstart_line_Z[7:0]),
    .reg_r27_h_scroll_Z(reg_r27_h_scroll_Z[2:0]),
    .w_vdpcmd_reg_num(w_vdpcmd_reg_num[3:0]),
    .w_vdpcmd_reg_data(w_vdpcmd_reg_data[7:0]),
    .w_palette_wdata_r(w_palette_wdata_r[4:2]),
    .w_palette_wdata_b(w_palette_wdata_b[4:2]),
    .w_palette_wdata_g(w_palette_wdata_g[4:2]),
    .w_palette_wr_address(w_palette_wr_address[3:0])
);
  vdp_command u_vdp_command (
    .w_video_clk(w_video_clk),
    .n36_6(n36_6),
    .n918_10(n918_10),
    .w_vdp_enable(w_vdp_enable),
    .w_vdp_mode_is_highres(w_vdp_mode_is_highres),
    .n2271_4(n2271_4),
    .n228_4(n228_4),
    .slot_reset_n_d(slot_reset_n_d),
    .reg_r25_cmd_Z(reg_r25_cmd_Z),
    .n576_15(n576_15),
    .w_vdpcmd_tr_clr_req(w_vdpcmd_tr_clr_req),
    .w_vdpcmd_reg_write_req(w_vdpcmd_reg_write_req),
    .w_vdpcmd_vram_read_ack(w_vdpcmd_vram_read_ack),
    .w_vdpcmd_vram_write_ack(w_vdpcmd_vram_write_ack),
    .n1371_11(n1371_11),
    .n1167_7(n1167_7),
    .n815_4(n815_4),
    .w_vdpcmd_reg_data(w_vdpcmd_reg_data[7:0]),
    .w_vdpcmd_vram_rdata(w_vdpcmd_vram_rdata[7:0]),
    .w_vdpcmd_reg_num(w_vdpcmd_reg_num[3:0]),
    .ff_pre_x_cnt_start1(ff_pre_x_cnt_start1[5]),
    .reg_r0_disp_mode(reg_r0_disp_mode[3:1]),
    .reg_r1_disp_mode(reg_r1_disp_mode[1:0]),
    .n313_6(n313_6),
    .ff_state_0_14(ff_state_0_14),
    .n1786_7(n1786_7),
    .ff_dx_tmp_9_14(ff_dx_tmp_9_14),
    .n1968_7(n1968_7),
    .w_vdpcmd_reg_write_ack(w_vdpcmd_reg_write_ack),
    .w_vdpcmd_tr_clr_ack(w_vdpcmd_tr_clr_ack),
    .n3500_5(n3500_5),
    .n2386_12(n2386_12),
    .w_vdpcmd_vram_wdata(w_vdpcmd_vram_wdata[7:0]),
    .w_vdpcmd_vram_address(w_vdpcmd_vram_address[16:0]),
    .w_current_vdp_command_c(w_current_vdp_command_c[7:4])
);
  vdp_wait_control u_vdp_wait_control (
    .w_video_clk(w_video_clk),
    .n36_6(n36_6),
    .reg_r9_y_dots_Z(reg_r9_y_dots_Z),
    .reg_r8_sp_off_Z(reg_r8_sp_off_Z),
    .w_vdp_enable(w_vdp_enable),
    .w_vdp_command_drive(w_vdp_command_drive),
    .reg_r1_disp_on_Z(reg_r1_disp_on_Z),
    .reg_r9_pal_mode_Z(reg_r9_pal_mode_Z),
    .w_current_vdp_command_c(w_current_vdp_command_c[7:4]),
    .ff_wait_cnt(ff_wait_cnt[15])
);
  VCC VCC_cZ (
    .V(VCC)
);
  GND GND_cZ (
    .G(GND)
);
endmodule /* vdp */
module vdp_inst (
  w_video_clk,
  n36_6,
  w_sdram_rdata_en,
  ff_sdr_ready,
  slot_reset_n_d,
  w_bus_write,
  w_bus_valid,
  w_sdram_rdata,
  w_bus_address_0,
  w_bus_address_1,
  w_bus_address_2,
  w_bus_address_3,
  w_bus_address_5,
  w_bus_address_6,
  w_bus_address_7,
  w_bus_wdata,
  w_sdram_write,
  w_sdram_valid,
  w_vdp_enable,
  p_vdp_r_5_4,
  w_bus_vdp_rdata_en,
  w_sdram_address,
  w_sdram_wdata,
  w_vdp_hcounter,
  w_vdp_vcounter,
  w_video_r_vdp,
  w_video_g_vdp,
  w_video_b_vdp
)
;
input w_video_clk;
input n36_6;
input w_sdram_rdata_en;
input ff_sdr_ready;
input slot_reset_n_d;
input w_bus_write;
input w_bus_valid;
input [31:0] w_sdram_rdata;
input w_bus_address_0;
input w_bus_address_1;
input w_bus_address_2;
input w_bus_address_3;
input w_bus_address_5;
input w_bus_address_6;
input w_bus_address_7;
input [7:0] w_bus_wdata;
output w_sdram_write;
output w_sdram_valid;
output w_vdp_enable;
output p_vdp_r_5_4;
output w_bus_vdp_rdata_en;
output [16:0] w_sdram_address;
output [7:0] w_sdram_wdata;
output [10:1] w_vdp_hcounter;
output [1:0] w_vdp_vcounter;
output [5:0] w_video_r_vdp;
output [5:0] w_video_g_vdp;
output [5:0] w_video_b_vdp;
wire n203_8;
wire n211_7;
wire n204_7;
wire n212_7;
wire n205_7;
wire n213_7;
wire n206_7;
wire n214_7;
wire n207_7;
wire n215_7;
wire n208_7;
wire n216_7;
wire n209_7;
wire n217_7;
wire n210_7;
wire n218_7;
wire n203_9;
wire n211_8;
wire n204_8;
wire n212_8;
wire n205_8;
wire n213_8;
wire n206_8;
wire n214_8;
wire n207_8;
wire n215_8;
wire n208_8;
wire n216_8;
wire n209_8;
wire n217_8;
wire n210_8;
wire n218_8;
wire n395_5;
wire n478_4;
wire n167_4;
wire n463_4;
wire n22_9;
wire ff_write_8;
wire ff_initial_busy;
wire w_dram_oe_n;
wire w_dram_we_n;
wire [1:0] ff_data_sel;
wire [15:0] ff_rdata;
wire [16:0] w_dram_address;
wire [7:0] w_dram_wdata;
wire VCC;
wire GND;
  LUT4 n203_s3 (
    .F(n203_8),
    .I0(w_sdram_rdata[31]),
    .I1(w_sdram_rdata[23]),
    .I2(ff_data_sel[1]),
    .I3(n203_9) 
);
defparam n203_s3.INIT=16'hCFA0;
  LUT4 n211_s3 (
    .F(n211_7),
    .I0(w_sdram_rdata[31]),
    .I1(w_sdram_rdata[15]),
    .I2(ff_data_sel[0]),
    .I3(n211_8) 
);
defparam n211_s3.INIT=16'hCFA0;
  LUT4 n204_s3 (
    .F(n204_7),
    .I0(w_sdram_rdata[22]),
    .I1(w_sdram_rdata[6]),
    .I2(ff_data_sel[0]),
    .I3(n204_8) 
);
defparam n204_s3.INIT=16'hCFA0;
  LUT4 n212_s3 (
    .F(n212_7),
    .I0(w_sdram_rdata[30]),
    .I1(w_sdram_rdata[22]),
    .I2(ff_data_sel[1]),
    .I3(n212_8) 
);
defparam n212_s3.INIT=16'hCFA0;
  LUT4 n205_s3 (
    .F(n205_7),
    .I0(w_sdram_rdata[21]),
    .I1(w_sdram_rdata[5]),
    .I2(ff_data_sel[0]),
    .I3(n205_8) 
);
defparam n205_s3.INIT=16'hCFA0;
  LUT4 n213_s3 (
    .F(n213_7),
    .I0(w_sdram_rdata[29]),
    .I1(w_sdram_rdata[21]),
    .I2(ff_data_sel[1]),
    .I3(n213_8) 
);
defparam n213_s3.INIT=16'hCFA0;
  LUT4 n206_s3 (
    .F(n206_7),
    .I0(w_sdram_rdata[20]),
    .I1(w_sdram_rdata[4]),
    .I2(ff_data_sel[0]),
    .I3(n206_8) 
);
defparam n206_s3.INIT=16'hCFA0;
  LUT4 n214_s3 (
    .F(n214_7),
    .I0(w_sdram_rdata[28]),
    .I1(w_sdram_rdata[20]),
    .I2(ff_data_sel[1]),
    .I3(n214_8) 
);
defparam n214_s3.INIT=16'hA0CF;
  LUT4 n207_s3 (
    .F(n207_7),
    .I0(w_sdram_rdata[3]),
    .I1(w_sdram_rdata[19]),
    .I2(ff_data_sel[0]),
    .I3(n207_8) 
);
defparam n207_s3.INIT=16'hCFA0;
  LUT4 n215_s3 (
    .F(n215_7),
    .I0(w_sdram_rdata[27]),
    .I1(w_sdram_rdata[19]),
    .I2(ff_data_sel[1]),
    .I3(n215_8) 
);
defparam n215_s3.INIT=16'hA0CF;
  LUT4 n208_s3 (
    .F(n208_7),
    .I0(w_sdram_rdata[2]),
    .I1(w_sdram_rdata[18]),
    .I2(ff_data_sel[0]),
    .I3(n208_8) 
);
defparam n208_s3.INIT=16'hCFA0;
  LUT4 n216_s3 (
    .F(n216_7),
    .I0(w_sdram_rdata[26]),
    .I1(w_sdram_rdata[18]),
    .I2(ff_data_sel[1]),
    .I3(n216_8) 
);
defparam n216_s3.INIT=16'hA0CF;
  LUT4 n209_s3 (
    .F(n209_7),
    .I0(w_sdram_rdata[1]),
    .I1(w_sdram_rdata[17]),
    .I2(ff_data_sel[0]),
    .I3(n209_8) 
);
defparam n209_s3.INIT=16'hCFA0;
  LUT4 n217_s3 (
    .F(n217_7),
    .I0(w_sdram_rdata[25]),
    .I1(w_sdram_rdata[17]),
    .I2(ff_data_sel[1]),
    .I3(n217_8) 
);
defparam n217_s3.INIT=16'hA0CF;
  LUT4 n210_s3 (
    .F(n210_7),
    .I0(w_sdram_rdata[0]),
    .I1(w_sdram_rdata[16]),
    .I2(ff_data_sel[0]),
    .I3(n210_8) 
);
defparam n210_s3.INIT=16'hCFA0;
  LUT4 n218_s3 (
    .F(n218_7),
    .I0(w_sdram_rdata[24]),
    .I1(w_sdram_rdata[16]),
    .I2(ff_data_sel[1]),
    .I3(n218_8) 
);
defparam n218_s3.INIT=16'hA0CF;
  LUT4 n203_s4 (
    .F(n203_9),
    .I0(w_sdram_rdata[7]),
    .I1(w_sdram_rdata[15]),
    .I2(ff_data_sel[1]),
    .I3(ff_data_sel[0]) 
);
defparam n203_s4.INIT=16'hFA0C;
  LUT4 n211_s4 (
    .F(n211_8),
    .I0(w_sdram_rdata[7]),
    .I1(w_sdram_rdata[23]),
    .I2(ff_data_sel[0]),
    .I3(ff_data_sel[1]) 
);
defparam n211_s4.INIT=16'h0CFA;
  LUT4 n204_s4 (
    .F(n204_8),
    .I0(w_sdram_rdata[14]),
    .I1(w_sdram_rdata[30]),
    .I2(ff_data_sel[0]),
    .I3(ff_data_sel[1]) 
);
defparam n204_s4.INIT=16'h0CFA;
  LUT4 n212_s4 (
    .F(n212_8),
    .I0(w_sdram_rdata[6]),
    .I1(w_sdram_rdata[14]),
    .I2(ff_data_sel[1]),
    .I3(ff_data_sel[0]) 
);
defparam n212_s4.INIT=16'h0CFA;
  LUT4 n205_s4 (
    .F(n205_8),
    .I0(w_sdram_rdata[13]),
    .I1(w_sdram_rdata[29]),
    .I2(ff_data_sel[0]),
    .I3(ff_data_sel[1]) 
);
defparam n205_s4.INIT=16'h0CFA;
  LUT4 n213_s4 (
    .F(n213_8),
    .I0(w_sdram_rdata[5]),
    .I1(w_sdram_rdata[13]),
    .I2(ff_data_sel[1]),
    .I3(ff_data_sel[0]) 
);
defparam n213_s4.INIT=16'h0CFA;
  LUT4 n206_s4 (
    .F(n206_8),
    .I0(w_sdram_rdata[12]),
    .I1(w_sdram_rdata[28]),
    .I2(ff_data_sel[0]),
    .I3(ff_data_sel[1]) 
);
defparam n206_s4.INIT=16'h0CFA;
  LUT4 n214_s4 (
    .F(n214_8),
    .I0(w_sdram_rdata[12]),
    .I1(w_sdram_rdata[4]),
    .I2(ff_data_sel[1]),
    .I3(ff_data_sel[0]) 
);
defparam n214_s4.INIT=16'hF503;
  LUT4 n207_s4 (
    .F(n207_8),
    .I0(w_sdram_rdata[27]),
    .I1(w_sdram_rdata[11]),
    .I2(ff_data_sel[0]),
    .I3(ff_data_sel[1]) 
);
defparam n207_s4.INIT=16'hFA0C;
  LUT4 n215_s4 (
    .F(n215_8),
    .I0(w_sdram_rdata[11]),
    .I1(w_sdram_rdata[3]),
    .I2(ff_data_sel[1]),
    .I3(ff_data_sel[0]) 
);
defparam n215_s4.INIT=16'hF503;
  LUT4 n208_s4 (
    .F(n208_8),
    .I0(w_sdram_rdata[26]),
    .I1(w_sdram_rdata[10]),
    .I2(ff_data_sel[0]),
    .I3(ff_data_sel[1]) 
);
defparam n208_s4.INIT=16'hFA0C;
  LUT4 n216_s4 (
    .F(n216_8),
    .I0(w_sdram_rdata[10]),
    .I1(w_sdram_rdata[2]),
    .I2(ff_data_sel[1]),
    .I3(ff_data_sel[0]) 
);
defparam n216_s4.INIT=16'hF503;
  LUT4 n209_s4 (
    .F(n209_8),
    .I0(w_sdram_rdata[25]),
    .I1(w_sdram_rdata[9]),
    .I2(ff_data_sel[0]),
    .I3(ff_data_sel[1]) 
);
defparam n209_s4.INIT=16'hFA0C;
  LUT4 n217_s4 (
    .F(n217_8),
    .I0(w_sdram_rdata[9]),
    .I1(w_sdram_rdata[1]),
    .I2(ff_data_sel[1]),
    .I3(ff_data_sel[0]) 
);
defparam n217_s4.INIT=16'hF503;
  LUT4 n210_s4 (
    .F(n210_8),
    .I0(w_sdram_rdata[24]),
    .I1(w_sdram_rdata[8]),
    .I2(ff_data_sel[0]),
    .I3(ff_data_sel[1]) 
);
defparam n210_s4.INIT=16'hFA0C;
  LUT4 n218_s4 (
    .F(n218_8),
    .I0(w_sdram_rdata[8]),
    .I1(w_sdram_rdata[0]),
    .I2(ff_data_sel[1]),
    .I3(ff_data_sel[0]) 
);
defparam n218_s4.INIT=16'hF503;
  LUT2 n395_s2 (
    .F(n395_5),
    .I0(w_dram_oe_n),
    .I1(w_dram_we_n) 
);
defparam n395_s2.INIT=4'h7;
  LUT2 n478_s1 (
    .F(n478_4),
    .I0(w_sdram_valid),
    .I1(slot_reset_n_d) 
);
defparam n478_s1.INIT=4'hB;
  LUT2 n167_s1 (
    .F(n167_4),
    .I0(w_dram_oe_n),
    .I1(w_vdp_enable) 
);
defparam n167_s1.INIT=4'h4;
  LUT3 n463_s1 (
    .F(n463_4),
    .I0(w_dram_we_n),
    .I1(w_sdram_valid),
    .I2(w_dram_oe_n) 
);
defparam n463_s1.INIT=8'h10;
  LUT2 n22_s4 (
    .F(n22_9),
    .I0(ff_initial_busy),
    .I1(slot_reset_n_d) 
);
defparam n22_s4.INIT=4'h4;
  LUT3 ff_write_s4 (
    .F(ff_write_8),
    .I0(w_sdram_valid),
    .I1(w_dram_oe_n),
    .I2(w_dram_we_n) 
);
defparam ff_write_s4.INIT=8'h15;
  DFFRE ff_address_16_s0 (
    .Q(w_sdram_address[16]),
    .D(w_dram_address[16]),
    .CLK(w_video_clk),
    .CE(ff_write_8),
    .RESET(n36_6) 
);
  DFFRE ff_address_15_s0 (
    .Q(w_sdram_address[15]),
    .D(w_dram_address[15]),
    .CLK(w_video_clk),
    .CE(ff_write_8),
    .RESET(n36_6) 
);
  DFFRE ff_address_14_s0 (
    .Q(w_sdram_address[14]),
    .D(w_dram_address[14]),
    .CLK(w_video_clk),
    .CE(ff_write_8),
    .RESET(n36_6) 
);
  DFFRE ff_address_13_s0 (
    .Q(w_sdram_address[13]),
    .D(w_dram_address[13]),
    .CLK(w_video_clk),
    .CE(ff_write_8),
    .RESET(n36_6) 
);
  DFFRE ff_address_12_s0 (
    .Q(w_sdram_address[12]),
    .D(w_dram_address[12]),
    .CLK(w_video_clk),
    .CE(ff_write_8),
    .RESET(n36_6) 
);
  DFFRE ff_address_11_s0 (
    .Q(w_sdram_address[11]),
    .D(w_dram_address[11]),
    .CLK(w_video_clk),
    .CE(ff_write_8),
    .RESET(n36_6) 
);
  DFFRE ff_address_10_s0 (
    .Q(w_sdram_address[10]),
    .D(w_dram_address[10]),
    .CLK(w_video_clk),
    .CE(ff_write_8),
    .RESET(n36_6) 
);
  DFFRE ff_address_9_s0 (
    .Q(w_sdram_address[9]),
    .D(w_dram_address[9]),
    .CLK(w_video_clk),
    .CE(ff_write_8),
    .RESET(n36_6) 
);
  DFFRE ff_address_8_s0 (
    .Q(w_sdram_address[8]),
    .D(w_dram_address[8]),
    .CLK(w_video_clk),
    .CE(ff_write_8),
    .RESET(n36_6) 
);
  DFFRE ff_address_7_s0 (
    .Q(w_sdram_address[7]),
    .D(w_dram_address[7]),
    .CLK(w_video_clk),
    .CE(ff_write_8),
    .RESET(n36_6) 
);
  DFFRE ff_address_6_s0 (
    .Q(w_sdram_address[6]),
    .D(w_dram_address[6]),
    .CLK(w_video_clk),
    .CE(ff_write_8),
    .RESET(n36_6) 
);
  DFFRE ff_address_5_s0 (
    .Q(w_sdram_address[5]),
    .D(w_dram_address[5]),
    .CLK(w_video_clk),
    .CE(ff_write_8),
    .RESET(n36_6) 
);
  DFFRE ff_address_4_s0 (
    .Q(w_sdram_address[4]),
    .D(w_dram_address[4]),
    .CLK(w_video_clk),
    .CE(ff_write_8),
    .RESET(n36_6) 
);
  DFFRE ff_address_3_s0 (
    .Q(w_sdram_address[3]),
    .D(w_dram_address[3]),
    .CLK(w_video_clk),
    .CE(ff_write_8),
    .RESET(n36_6) 
);
  DFFRE ff_address_2_s0 (
    .Q(w_sdram_address[2]),
    .D(w_dram_address[2]),
    .CLK(w_video_clk),
    .CE(ff_write_8),
    .RESET(n36_6) 
);
  DFFRE ff_address_1_s0 (
    .Q(w_sdram_address[1]),
    .D(w_dram_address[1]),
    .CLK(w_video_clk),
    .CE(ff_write_8),
    .RESET(n36_6) 
);
  DFFRE ff_address_0_s0 (
    .Q(w_sdram_address[0]),
    .D(w_dram_address[0]),
    .CLK(w_video_clk),
    .CE(ff_write_8),
    .RESET(n36_6) 
);
  DFFRE ff_write_s0 (
    .Q(w_sdram_write),
    .D(w_dram_oe_n),
    .CLK(w_video_clk),
    .CE(ff_write_8),
    .RESET(n36_6) 
);
  DFFRE ff_valid_s0 (
    .Q(w_sdram_valid),
    .D(VCC),
    .CLK(w_video_clk),
    .CE(n395_5),
    .RESET(n478_4) 
);
  DFFRE ff_wdata_7_s0 (
    .Q(w_sdram_wdata[7]),
    .D(w_dram_wdata[7]),
    .CLK(w_video_clk),
    .CE(n463_4),
    .RESET(n36_6) 
);
  DFFRE ff_wdata_6_s0 (
    .Q(w_sdram_wdata[6]),
    .D(w_dram_wdata[6]),
    .CLK(w_video_clk),
    .CE(n463_4),
    .RESET(n36_6) 
);
  DFFRE ff_wdata_5_s0 (
    .Q(w_sdram_wdata[5]),
    .D(w_dram_wdata[5]),
    .CLK(w_video_clk),
    .CE(n463_4),
    .RESET(n36_6) 
);
  DFFRE ff_wdata_4_s0 (
    .Q(w_sdram_wdata[4]),
    .D(w_dram_wdata[4]),
    .CLK(w_video_clk),
    .CE(n463_4),
    .RESET(n36_6) 
);
  DFFRE ff_wdata_3_s0 (
    .Q(w_sdram_wdata[3]),
    .D(w_dram_wdata[3]),
    .CLK(w_video_clk),
    .CE(n463_4),
    .RESET(n36_6) 
);
  DFFRE ff_wdata_2_s0 (
    .Q(w_sdram_wdata[2]),
    .D(w_dram_wdata[2]),
    .CLK(w_video_clk),
    .CE(n463_4),
    .RESET(n36_6) 
);
  DFFRE ff_wdata_1_s0 (
    .Q(w_sdram_wdata[1]),
    .D(w_dram_wdata[1]),
    .CLK(w_video_clk),
    .CE(n463_4),
    .RESET(n36_6) 
);
  DFFRE ff_wdata_0_s0 (
    .Q(w_sdram_wdata[0]),
    .D(w_dram_wdata[0]),
    .CLK(w_video_clk),
    .CE(n463_4),
    .RESET(n36_6) 
);
  DFFRE ff_data_sel_1_s0 (
    .Q(ff_data_sel[1]),
    .D(w_sdram_address[1]),
    .CLK(w_video_clk),
    .CE(n167_4),
    .RESET(n36_6) 
);
  DFFRE ff_data_sel_0_s0 (
    .Q(ff_data_sel[0]),
    .D(w_sdram_address[0]),
    .CLK(w_video_clk),
    .CE(n167_4),
    .RESET(n36_6) 
);
  DFFRE ff_rdata_15_s0 (
    .Q(ff_rdata[15]),
    .D(n203_8),
    .CLK(w_video_clk),
    .CE(w_sdram_rdata_en),
    .RESET(n36_6) 
);
  DFFRE ff_rdata_14_s0 (
    .Q(ff_rdata[14]),
    .D(n204_7),
    .CLK(w_video_clk),
    .CE(w_sdram_rdata_en),
    .RESET(n36_6) 
);
  DFFRE ff_rdata_13_s0 (
    .Q(ff_rdata[13]),
    .D(n205_7),
    .CLK(w_video_clk),
    .CE(w_sdram_rdata_en),
    .RESET(n36_6) 
);
  DFFRE ff_rdata_12_s0 (
    .Q(ff_rdata[12]),
    .D(n206_7),
    .CLK(w_video_clk),
    .CE(w_sdram_rdata_en),
    .RESET(n36_6) 
);
  DFFRE ff_rdata_11_s0 (
    .Q(ff_rdata[11]),
    .D(n207_7),
    .CLK(w_video_clk),
    .CE(w_sdram_rdata_en),
    .RESET(n36_6) 
);
  DFFRE ff_rdata_10_s0 (
    .Q(ff_rdata[10]),
    .D(n208_7),
    .CLK(w_video_clk),
    .CE(w_sdram_rdata_en),
    .RESET(n36_6) 
);
  DFFRE ff_rdata_9_s0 (
    .Q(ff_rdata[9]),
    .D(n209_7),
    .CLK(w_video_clk),
    .CE(w_sdram_rdata_en),
    .RESET(n36_6) 
);
  DFFRE ff_rdata_8_s0 (
    .Q(ff_rdata[8]),
    .D(n210_7),
    .CLK(w_video_clk),
    .CE(w_sdram_rdata_en),
    .RESET(n36_6) 
);
  DFFRE ff_rdata_7_s0 (
    .Q(ff_rdata[7]),
    .D(n211_7),
    .CLK(w_video_clk),
    .CE(w_sdram_rdata_en),
    .RESET(n36_6) 
);
  DFFRE ff_rdata_6_s0 (
    .Q(ff_rdata[6]),
    .D(n212_7),
    .CLK(w_video_clk),
    .CE(w_sdram_rdata_en),
    .RESET(n36_6) 
);
  DFFRE ff_rdata_5_s0 (
    .Q(ff_rdata[5]),
    .D(n213_7),
    .CLK(w_video_clk),
    .CE(w_sdram_rdata_en),
    .RESET(n36_6) 
);
  DFFRE ff_rdata_4_s0 (
    .Q(ff_rdata[4]),
    .D(n214_7),
    .CLK(w_video_clk),
    .CE(w_sdram_rdata_en),
    .RESET(n36_6) 
);
  DFFRE ff_rdata_3_s0 (
    .Q(ff_rdata[3]),
    .D(n215_7),
    .CLK(w_video_clk),
    .CE(w_sdram_rdata_en),
    .RESET(n36_6) 
);
  DFFRE ff_rdata_2_s0 (
    .Q(ff_rdata[2]),
    .D(n216_7),
    .CLK(w_video_clk),
    .CE(w_sdram_rdata_en),
    .RESET(n36_6) 
);
  DFFRE ff_rdata_1_s0 (
    .Q(ff_rdata[1]),
    .D(n217_7),
    .CLK(w_video_clk),
    .CE(w_sdram_rdata_en),
    .RESET(n36_6) 
);
  DFFRE ff_rdata_0_s0 (
    .Q(ff_rdata[0]),
    .D(n218_7),
    .CLK(w_video_clk),
    .CE(w_sdram_rdata_en),
    .RESET(n36_6) 
);
  DFFSE ff_initial_busy_s0 (
    .Q(ff_initial_busy),
    .D(GND),
    .CLK(w_video_clk),
    .CE(ff_sdr_ready),
    .SET(n36_6) 
);
  DFFR ff_enable_s1 (
    .Q(w_vdp_enable),
    .D(n22_9),
    .CLK(w_video_clk),
    .RESET(w_vdp_enable) 
);
  vdp u_v9958_core (
    .w_video_clk(w_video_clk),
    .n36_6(n36_6),
    .w_vdp_enable(w_vdp_enable),
    .w_bus_write(w_bus_write),
    .w_bus_valid(w_bus_valid),
    .slot_reset_n_d(slot_reset_n_d),
    .w_bus_address_0(w_bus_address_0),
    .w_bus_address_1(w_bus_address_1),
    .w_bus_address_2(w_bus_address_2),
    .w_bus_address_3(w_bus_address_3),
    .w_bus_address_5(w_bus_address_5),
    .w_bus_address_6(w_bus_address_6),
    .w_bus_address_7(w_bus_address_7),
    .ff_rdata(ff_rdata[15:0]),
    .w_bus_wdata(w_bus_wdata[7:0]),
    .p_vdp_r_5_4(p_vdp_r_5_4),
    .w_dram_oe_n(w_dram_oe_n),
    .w_dram_we_n(w_dram_we_n),
    .w_bus_vdp_rdata_en(w_bus_vdp_rdata_en),
    .w_dram_address(w_dram_address[16:0]),
    .w_dram_wdata(w_dram_wdata[7:0]),
    .w_vdp_hcounter(w_vdp_hcounter[10:1]),
    .w_vdp_vcounter(w_vdp_vcounter[1:0]),
    .w_video_r_vdp(w_video_r_vdp[5:0]),
    .w_video_g_vdp(w_video_g_vdp[5:0]),
    .w_video_b_vdp(w_video_b_vdp[5:0])
);
  VCC VCC_cZ (
    .V(VCC)
);
  GND GND_cZ (
    .G(GND)
);
endmodule /* vdp_inst */
module video_ram_line_buffer (
  w_video_clk,
  w_even_enable,
  ff_we_e,
  ff_re,
  w_vdp_enable,
  ff_addr_e,
  ff_d,
  w_vdp_vcounter,
  ff_re_0,
  out_e
)
;
input w_video_clk;
input w_even_enable;
input ff_we_e;
input ff_re;
input w_vdp_enable;
input [9:0] ff_addr_e;
input [17:0] ff_d;
input [1:1] w_vdp_vcounter;
output ff_re_0;
output [17:0] out_e;
wire n15_4;
wire n85_9;
wire ff_we;
wire ff_q_0_77;
wire [17:0] ff_q;
wire [9:0] ff_address;
wire [17:0] ff_d_0;
wire [17:0] ff_q_b;
wire [35:18] DO;
wire VCC;
wire GND;
  LUT2 n15_s1 (
    .F(n15_4),
    .I0(w_vdp_enable),
    .I1(w_vdp_vcounter[1]) 
);
defparam n15_s1.INIT=4'h1;
  LUT2 ff_q_17_s2 (
    .F(ff_q[17]),
    .I0(ff_q_0_77),
    .I1(ff_q_b[17]) 
);
defparam ff_q_17_s2.INIT=4'h4;
  LUT2 ff_q_16_s2 (
    .F(ff_q[16]),
    .I0(ff_q_0_77),
    .I1(ff_q_b[16]) 
);
defparam ff_q_16_s2.INIT=4'h4;
  LUT2 ff_q_15_s2 (
    .F(ff_q[15]),
    .I0(ff_q_0_77),
    .I1(ff_q_b[15]) 
);
defparam ff_q_15_s2.INIT=4'h4;
  LUT2 ff_q_14_s2 (
    .F(ff_q[14]),
    .I0(ff_q_0_77),
    .I1(ff_q_b[14]) 
);
defparam ff_q_14_s2.INIT=4'h4;
  LUT2 ff_q_13_s2 (
    .F(ff_q[13]),
    .I0(ff_q_0_77),
    .I1(ff_q_b[13]) 
);
defparam ff_q_13_s2.INIT=4'h4;
  LUT2 ff_q_12_s2 (
    .F(ff_q[12]),
    .I0(ff_q_0_77),
    .I1(ff_q_b[12]) 
);
defparam ff_q_12_s2.INIT=4'h4;
  LUT2 ff_q_11_s2 (
    .F(ff_q[11]),
    .I0(ff_q_0_77),
    .I1(ff_q_b[11]) 
);
defparam ff_q_11_s2.INIT=4'h4;
  LUT2 ff_q_10_s2 (
    .F(ff_q[10]),
    .I0(ff_q_0_77),
    .I1(ff_q_b[10]) 
);
defparam ff_q_10_s2.INIT=4'h4;
  LUT2 ff_q_9_s2 (
    .F(ff_q[9]),
    .I0(ff_q_0_77),
    .I1(ff_q_b[9]) 
);
defparam ff_q_9_s2.INIT=4'h4;
  LUT2 ff_q_8_s2 (
    .F(ff_q[8]),
    .I0(ff_q_0_77),
    .I1(ff_q_b[8]) 
);
defparam ff_q_8_s2.INIT=4'h4;
  LUT2 ff_q_7_s2 (
    .F(ff_q[7]),
    .I0(ff_q_0_77),
    .I1(ff_q_b[7]) 
);
defparam ff_q_7_s2.INIT=4'h4;
  LUT2 ff_q_6_s2 (
    .F(ff_q[6]),
    .I0(ff_q_0_77),
    .I1(ff_q_b[6]) 
);
defparam ff_q_6_s2.INIT=4'h4;
  LUT2 ff_q_5_s2 (
    .F(ff_q[5]),
    .I0(ff_q_0_77),
    .I1(ff_q_b[5]) 
);
defparam ff_q_5_s2.INIT=4'h4;
  LUT2 ff_q_4_s2 (
    .F(ff_q[4]),
    .I0(ff_q_0_77),
    .I1(ff_q_b[4]) 
);
defparam ff_q_4_s2.INIT=4'h4;
  LUT2 ff_q_3_s2 (
    .F(ff_q[3]),
    .I0(ff_q_0_77),
    .I1(ff_q_b[3]) 
);
defparam ff_q_3_s2.INIT=4'h4;
  LUT2 ff_q_2_s2 (
    .F(ff_q[2]),
    .I0(ff_q_0_77),
    .I1(ff_q_b[2]) 
);
defparam ff_q_2_s2.INIT=4'h4;
  LUT2 ff_q_1_s2 (
    .F(ff_q[1]),
    .I0(ff_q_0_77),
    .I1(ff_q_b[1]) 
);
defparam ff_q_1_s2.INIT=4'h4;
  LUT2 ff_q_0_s65 (
    .F(ff_q[0]),
    .I0(ff_q_0_77),
    .I1(ff_q_b[0]) 
);
defparam ff_q_0_s65.INIT=4'h4;
  LUT3 n85_s5 (
    .F(n85_9),
    .I0(ff_re_0),
    .I1(ff_q_0_77),
    .I2(ff_we) 
);
defparam n85_s5.INIT=8'hC5;
  DFFE ff_address_8_s0 (
    .Q(ff_address[8]),
    .D(ff_addr_e[8]),
    .CLK(w_video_clk),
    .CE(w_even_enable) 
);
  DFFE ff_address_7_s0 (
    .Q(ff_address[7]),
    .D(ff_addr_e[7]),
    .CLK(w_video_clk),
    .CE(w_even_enable) 
);
  DFFE ff_address_6_s0 (
    .Q(ff_address[6]),
    .D(ff_addr_e[6]),
    .CLK(w_video_clk),
    .CE(w_even_enable) 
);
  DFFE ff_address_5_s0 (
    .Q(ff_address[5]),
    .D(ff_addr_e[5]),
    .CLK(w_video_clk),
    .CE(w_even_enable) 
);
  DFFE ff_address_4_s0 (
    .Q(ff_address[4]),
    .D(ff_addr_e[4]),
    .CLK(w_video_clk),
    .CE(w_even_enable) 
);
  DFFE ff_address_3_s0 (
    .Q(ff_address[3]),
    .D(ff_addr_e[3]),
    .CLK(w_video_clk),
    .CE(w_even_enable) 
);
  DFFE ff_address_2_s0 (
    .Q(ff_address[2]),
    .D(ff_addr_e[2]),
    .CLK(w_video_clk),
    .CE(w_even_enable) 
);
  DFFE ff_address_1_s0 (
    .Q(ff_address[1]),
    .D(ff_addr_e[1]),
    .CLK(w_video_clk),
    .CE(w_even_enable) 
);
  DFFE ff_address_0_s0 (
    .Q(ff_address[0]),
    .D(ff_addr_e[0]),
    .CLK(w_video_clk),
    .CE(w_even_enable) 
);
  DFFR ff_we_s0 (
    .Q(ff_we),
    .D(ff_we_e),
    .CLK(w_video_clk),
    .RESET(n15_4) 
);
  DFFE ff_d_17_s0 (
    .Q(ff_d_0[17]),
    .D(ff_d[17]),
    .CLK(w_video_clk),
    .CE(w_even_enable) 
);
  DFFE ff_d_16_s0 (
    .Q(ff_d_0[16]),
    .D(ff_d[16]),
    .CLK(w_video_clk),
    .CE(w_even_enable) 
);
  DFFE ff_d_15_s0 (
    .Q(ff_d_0[15]),
    .D(ff_d[15]),
    .CLK(w_video_clk),
    .CE(w_even_enable) 
);
  DFFE ff_d_14_s0 (
    .Q(ff_d_0[14]),
    .D(ff_d[14]),
    .CLK(w_video_clk),
    .CE(w_even_enable) 
);
  DFFE ff_d_13_s0 (
    .Q(ff_d_0[13]),
    .D(ff_d[13]),
    .CLK(w_video_clk),
    .CE(w_even_enable) 
);
  DFFE ff_d_12_s0 (
    .Q(ff_d_0[12]),
    .D(ff_d[12]),
    .CLK(w_video_clk),
    .CE(w_even_enable) 
);
  DFFE ff_d_11_s0 (
    .Q(ff_d_0[11]),
    .D(ff_d[11]),
    .CLK(w_video_clk),
    .CE(w_even_enable) 
);
  DFFE ff_d_10_s0 (
    .Q(ff_d_0[10]),
    .D(ff_d[10]),
    .CLK(w_video_clk),
    .CE(w_even_enable) 
);
  DFFE ff_d_9_s0 (
    .Q(ff_d_0[9]),
    .D(ff_d[9]),
    .CLK(w_video_clk),
    .CE(w_even_enable) 
);
  DFFE ff_d_8_s0 (
    .Q(ff_d_0[8]),
    .D(ff_d[8]),
    .CLK(w_video_clk),
    .CE(w_even_enable) 
);
  DFFE ff_d_7_s0 (
    .Q(ff_d_0[7]),
    .D(ff_d[7]),
    .CLK(w_video_clk),
    .CE(w_even_enable) 
);
  DFFE ff_d_6_s0 (
    .Q(ff_d_0[6]),
    .D(ff_d[6]),
    .CLK(w_video_clk),
    .CE(w_even_enable) 
);
  DFFE ff_d_5_s0 (
    .Q(ff_d_0[5]),
    .D(ff_d[5]),
    .CLK(w_video_clk),
    .CE(w_even_enable) 
);
  DFFE ff_d_4_s0 (
    .Q(ff_d_0[4]),
    .D(ff_d[4]),
    .CLK(w_video_clk),
    .CE(w_even_enable) 
);
  DFFE ff_d_3_s0 (
    .Q(ff_d_0[3]),
    .D(ff_d[3]),
    .CLK(w_video_clk),
    .CE(w_even_enable) 
);
  DFFE ff_d_2_s0 (
    .Q(ff_d_0[2]),
    .D(ff_d[2]),
    .CLK(w_video_clk),
    .CE(w_even_enable) 
);
  DFFE ff_d_1_s0 (
    .Q(ff_d_0[1]),
    .D(ff_d[1]),
    .CLK(w_video_clk),
    .CE(w_even_enable) 
);
  DFFE ff_d_0_s0 (
    .Q(ff_d_0[0]),
    .D(ff_d[0]),
    .CLK(w_video_clk),
    .CE(w_even_enable) 
);
  DFF ff_re_s0 (
    .Q(ff_re_0),
    .D(ff_re),
    .CLK(w_video_clk) 
);
  DFF ff_q_out_17_s0 (
    .Q(out_e[17]),
    .D(ff_q[17]),
    .CLK(w_video_clk) 
);
  DFF ff_q_out_16_s0 (
    .Q(out_e[16]),
    .D(ff_q[16]),
    .CLK(w_video_clk) 
);
  DFF ff_q_out_15_s0 (
    .Q(out_e[15]),
    .D(ff_q[15]),
    .CLK(w_video_clk) 
);
  DFF ff_q_out_14_s0 (
    .Q(out_e[14]),
    .D(ff_q[14]),
    .CLK(w_video_clk) 
);
  DFF ff_q_out_13_s0 (
    .Q(out_e[13]),
    .D(ff_q[13]),
    .CLK(w_video_clk) 
);
  DFF ff_q_out_12_s0 (
    .Q(out_e[12]),
    .D(ff_q[12]),
    .CLK(w_video_clk) 
);
  DFF ff_q_out_11_s0 (
    .Q(out_e[11]),
    .D(ff_q[11]),
    .CLK(w_video_clk) 
);
  DFF ff_q_out_10_s0 (
    .Q(out_e[10]),
    .D(ff_q[10]),
    .CLK(w_video_clk) 
);
  DFF ff_q_out_9_s0 (
    .Q(out_e[9]),
    .D(ff_q[9]),
    .CLK(w_video_clk) 
);
  DFF ff_q_out_8_s0 (
    .Q(out_e[8]),
    .D(ff_q[8]),
    .CLK(w_video_clk) 
);
  DFF ff_q_out_7_s0 (
    .Q(out_e[7]),
    .D(ff_q[7]),
    .CLK(w_video_clk) 
);
  DFF ff_q_out_6_s0 (
    .Q(out_e[6]),
    .D(ff_q[6]),
    .CLK(w_video_clk) 
);
  DFF ff_q_out_5_s0 (
    .Q(out_e[5]),
    .D(ff_q[5]),
    .CLK(w_video_clk) 
);
  DFF ff_q_out_4_s0 (
    .Q(out_e[4]),
    .D(ff_q[4]),
    .CLK(w_video_clk) 
);
  DFF ff_q_out_3_s0 (
    .Q(out_e[3]),
    .D(ff_q[3]),
    .CLK(w_video_clk) 
);
  DFF ff_q_out_2_s0 (
    .Q(out_e[2]),
    .D(ff_q[2]),
    .CLK(w_video_clk) 
);
  DFF ff_q_out_1_s0 (
    .Q(out_e[1]),
    .D(ff_q[1]),
    .CLK(w_video_clk) 
);
  DFF ff_q_out_0_s0 (
    .Q(out_e[0]),
    .D(ff_q[0]),
    .CLK(w_video_clk) 
);
  DFFE ff_address_9_s0 (
    .Q(ff_address[9]),
    .D(ff_addr_e[9]),
    .CLK(w_video_clk),
    .CE(w_even_enable) 
);
  DFF ff_q_0_s66 (
    .Q(ff_q_0_77),
    .D(n85_9),
    .CLK(w_video_clk) 
);
defparam ff_q_0_s66.INIT=1'b0;
  SPX9 ff_imem_ff_imem_0_0_s (
    .DO({DO[35:18],ff_q_b[17:0]}),
    .DI({GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,ff_d_0[17:0]}),
    .BLKSEL({GND,GND,GND}),
    .AD({ff_address[9:0],GND,GND,VCC,VCC}),
    .WRE(ff_we),
    .CLK(w_video_clk),
    .CE(VCC),
    .OCE(GND),
    .RESET(GND) 
);
defparam ff_imem_ff_imem_0_0_s.BIT_WIDTH=18;
defparam ff_imem_ff_imem_0_0_s.BLK_SEL=3'b000;
defparam ff_imem_ff_imem_0_0_s.READ_MODE=1'b0;
defparam ff_imem_ff_imem_0_0_s.RESET_MODE="SYNC";
defparam ff_imem_ff_imem_0_0_s.WRITE_MODE=2'b00;
  VCC VCC_cZ (
    .V(VCC)
);
  GND GND_cZ (
    .G(GND)
);
endmodule /* video_ram_line_buffer */
module video_ram_line_buffer_0 (
  w_video_clk,
  w_odd_enable,
  ff_we_o,
  w_vdp_enable,
  ff_re,
  ff_addr_o,
  ff_d,
  w_vdp_vcounter,
  out_o
)
;
input w_video_clk;
input w_odd_enable;
input ff_we_o;
input w_vdp_enable;
input ff_re;
input [9:0] ff_addr_o;
input [17:0] ff_d;
input [1:1] w_vdp_vcounter;
output [17:0] out_o;
wire n15_4;
wire n85_9;
wire ff_we;
wire ff_q_0_77;
wire [17:0] ff_q;
wire [9:0] ff_address;
wire [17:0] ff_d_0;
wire [17:0] ff_q_b;
wire [35:18] DO;
wire VCC;
wire GND;
  LUT2 n15_s1 (
    .F(n15_4),
    .I0(w_vdp_enable),
    .I1(w_vdp_vcounter[1]) 
);
defparam n15_s1.INIT=4'h4;
  LUT2 ff_q_17_s2 (
    .F(ff_q[17]),
    .I0(ff_q_0_77),
    .I1(ff_q_b[17]) 
);
defparam ff_q_17_s2.INIT=4'h4;
  LUT2 ff_q_16_s2 (
    .F(ff_q[16]),
    .I0(ff_q_0_77),
    .I1(ff_q_b[16]) 
);
defparam ff_q_16_s2.INIT=4'h4;
  LUT2 ff_q_15_s2 (
    .F(ff_q[15]),
    .I0(ff_q_0_77),
    .I1(ff_q_b[15]) 
);
defparam ff_q_15_s2.INIT=4'h4;
  LUT2 ff_q_14_s2 (
    .F(ff_q[14]),
    .I0(ff_q_0_77),
    .I1(ff_q_b[14]) 
);
defparam ff_q_14_s2.INIT=4'h4;
  LUT2 ff_q_13_s2 (
    .F(ff_q[13]),
    .I0(ff_q_0_77),
    .I1(ff_q_b[13]) 
);
defparam ff_q_13_s2.INIT=4'h4;
  LUT2 ff_q_12_s2 (
    .F(ff_q[12]),
    .I0(ff_q_0_77),
    .I1(ff_q_b[12]) 
);
defparam ff_q_12_s2.INIT=4'h4;
  LUT2 ff_q_11_s2 (
    .F(ff_q[11]),
    .I0(ff_q_0_77),
    .I1(ff_q_b[11]) 
);
defparam ff_q_11_s2.INIT=4'h4;
  LUT2 ff_q_10_s2 (
    .F(ff_q[10]),
    .I0(ff_q_0_77),
    .I1(ff_q_b[10]) 
);
defparam ff_q_10_s2.INIT=4'h4;
  LUT2 ff_q_9_s2 (
    .F(ff_q[9]),
    .I0(ff_q_0_77),
    .I1(ff_q_b[9]) 
);
defparam ff_q_9_s2.INIT=4'h4;
  LUT2 ff_q_8_s2 (
    .F(ff_q[8]),
    .I0(ff_q_0_77),
    .I1(ff_q_b[8]) 
);
defparam ff_q_8_s2.INIT=4'h4;
  LUT2 ff_q_7_s2 (
    .F(ff_q[7]),
    .I0(ff_q_0_77),
    .I1(ff_q_b[7]) 
);
defparam ff_q_7_s2.INIT=4'h4;
  LUT2 ff_q_6_s2 (
    .F(ff_q[6]),
    .I0(ff_q_0_77),
    .I1(ff_q_b[6]) 
);
defparam ff_q_6_s2.INIT=4'h4;
  LUT2 ff_q_5_s2 (
    .F(ff_q[5]),
    .I0(ff_q_0_77),
    .I1(ff_q_b[5]) 
);
defparam ff_q_5_s2.INIT=4'h4;
  LUT2 ff_q_4_s2 (
    .F(ff_q[4]),
    .I0(ff_q_0_77),
    .I1(ff_q_b[4]) 
);
defparam ff_q_4_s2.INIT=4'h4;
  LUT2 ff_q_3_s2 (
    .F(ff_q[3]),
    .I0(ff_q_0_77),
    .I1(ff_q_b[3]) 
);
defparam ff_q_3_s2.INIT=4'h4;
  LUT2 ff_q_2_s2 (
    .F(ff_q[2]),
    .I0(ff_q_0_77),
    .I1(ff_q_b[2]) 
);
defparam ff_q_2_s2.INIT=4'h4;
  LUT2 ff_q_1_s2 (
    .F(ff_q[1]),
    .I0(ff_q_0_77),
    .I1(ff_q_b[1]) 
);
defparam ff_q_1_s2.INIT=4'h4;
  LUT2 ff_q_0_s65 (
    .F(ff_q[0]),
    .I0(ff_q_0_77),
    .I1(ff_q_b[0]) 
);
defparam ff_q_0_s65.INIT=4'h4;
  LUT3 n85_s5 (
    .F(n85_9),
    .I0(ff_q_0_77),
    .I1(ff_re),
    .I2(ff_we) 
);
defparam n85_s5.INIT=8'hA3;
  DFFE ff_address_8_s0 (
    .Q(ff_address[8]),
    .D(ff_addr_o[8]),
    .CLK(w_video_clk),
    .CE(w_odd_enable) 
);
  DFFE ff_address_7_s0 (
    .Q(ff_address[7]),
    .D(ff_addr_o[7]),
    .CLK(w_video_clk),
    .CE(w_odd_enable) 
);
  DFFE ff_address_6_s0 (
    .Q(ff_address[6]),
    .D(ff_addr_o[6]),
    .CLK(w_video_clk),
    .CE(w_odd_enable) 
);
  DFFE ff_address_5_s0 (
    .Q(ff_address[5]),
    .D(ff_addr_o[5]),
    .CLK(w_video_clk),
    .CE(w_odd_enable) 
);
  DFFE ff_address_4_s0 (
    .Q(ff_address[4]),
    .D(ff_addr_o[4]),
    .CLK(w_video_clk),
    .CE(w_odd_enable) 
);
  DFFE ff_address_3_s0 (
    .Q(ff_address[3]),
    .D(ff_addr_o[3]),
    .CLK(w_video_clk),
    .CE(w_odd_enable) 
);
  DFFE ff_address_2_s0 (
    .Q(ff_address[2]),
    .D(ff_addr_o[2]),
    .CLK(w_video_clk),
    .CE(w_odd_enable) 
);
  DFFE ff_address_1_s0 (
    .Q(ff_address[1]),
    .D(ff_addr_o[1]),
    .CLK(w_video_clk),
    .CE(w_odd_enable) 
);
  DFFE ff_address_0_s0 (
    .Q(ff_address[0]),
    .D(ff_addr_o[0]),
    .CLK(w_video_clk),
    .CE(w_odd_enable) 
);
  DFFR ff_we_s0 (
    .Q(ff_we),
    .D(ff_we_o),
    .CLK(w_video_clk),
    .RESET(n15_4) 
);
  DFFE ff_d_17_s0 (
    .Q(ff_d_0[17]),
    .D(ff_d[17]),
    .CLK(w_video_clk),
    .CE(w_odd_enable) 
);
  DFFE ff_d_16_s0 (
    .Q(ff_d_0[16]),
    .D(ff_d[16]),
    .CLK(w_video_clk),
    .CE(w_odd_enable) 
);
  DFFE ff_d_15_s0 (
    .Q(ff_d_0[15]),
    .D(ff_d[15]),
    .CLK(w_video_clk),
    .CE(w_odd_enable) 
);
  DFFE ff_d_14_s0 (
    .Q(ff_d_0[14]),
    .D(ff_d[14]),
    .CLK(w_video_clk),
    .CE(w_odd_enable) 
);
  DFFE ff_d_13_s0 (
    .Q(ff_d_0[13]),
    .D(ff_d[13]),
    .CLK(w_video_clk),
    .CE(w_odd_enable) 
);
  DFFE ff_d_12_s0 (
    .Q(ff_d_0[12]),
    .D(ff_d[12]),
    .CLK(w_video_clk),
    .CE(w_odd_enable) 
);
  DFFE ff_d_11_s0 (
    .Q(ff_d_0[11]),
    .D(ff_d[11]),
    .CLK(w_video_clk),
    .CE(w_odd_enable) 
);
  DFFE ff_d_10_s0 (
    .Q(ff_d_0[10]),
    .D(ff_d[10]),
    .CLK(w_video_clk),
    .CE(w_odd_enable) 
);
  DFFE ff_d_9_s0 (
    .Q(ff_d_0[9]),
    .D(ff_d[9]),
    .CLK(w_video_clk),
    .CE(w_odd_enable) 
);
  DFFE ff_d_8_s0 (
    .Q(ff_d_0[8]),
    .D(ff_d[8]),
    .CLK(w_video_clk),
    .CE(w_odd_enable) 
);
  DFFE ff_d_7_s0 (
    .Q(ff_d_0[7]),
    .D(ff_d[7]),
    .CLK(w_video_clk),
    .CE(w_odd_enable) 
);
  DFFE ff_d_6_s0 (
    .Q(ff_d_0[6]),
    .D(ff_d[6]),
    .CLK(w_video_clk),
    .CE(w_odd_enable) 
);
  DFFE ff_d_5_s0 (
    .Q(ff_d_0[5]),
    .D(ff_d[5]),
    .CLK(w_video_clk),
    .CE(w_odd_enable) 
);
  DFFE ff_d_4_s0 (
    .Q(ff_d_0[4]),
    .D(ff_d[4]),
    .CLK(w_video_clk),
    .CE(w_odd_enable) 
);
  DFFE ff_d_3_s0 (
    .Q(ff_d_0[3]),
    .D(ff_d[3]),
    .CLK(w_video_clk),
    .CE(w_odd_enable) 
);
  DFFE ff_d_2_s0 (
    .Q(ff_d_0[2]),
    .D(ff_d[2]),
    .CLK(w_video_clk),
    .CE(w_odd_enable) 
);
  DFFE ff_d_1_s0 (
    .Q(ff_d_0[1]),
    .D(ff_d[1]),
    .CLK(w_video_clk),
    .CE(w_odd_enable) 
);
  DFFE ff_d_0_s0 (
    .Q(ff_d_0[0]),
    .D(ff_d[0]),
    .CLK(w_video_clk),
    .CE(w_odd_enable) 
);
  DFF ff_q_out_17_s0 (
    .Q(out_o[17]),
    .D(ff_q[17]),
    .CLK(w_video_clk) 
);
  DFF ff_q_out_16_s0 (
    .Q(out_o[16]),
    .D(ff_q[16]),
    .CLK(w_video_clk) 
);
  DFF ff_q_out_15_s0 (
    .Q(out_o[15]),
    .D(ff_q[15]),
    .CLK(w_video_clk) 
);
  DFF ff_q_out_14_s0 (
    .Q(out_o[14]),
    .D(ff_q[14]),
    .CLK(w_video_clk) 
);
  DFF ff_q_out_13_s0 (
    .Q(out_o[13]),
    .D(ff_q[13]),
    .CLK(w_video_clk) 
);
  DFF ff_q_out_12_s0 (
    .Q(out_o[12]),
    .D(ff_q[12]),
    .CLK(w_video_clk) 
);
  DFF ff_q_out_11_s0 (
    .Q(out_o[11]),
    .D(ff_q[11]),
    .CLK(w_video_clk) 
);
  DFF ff_q_out_10_s0 (
    .Q(out_o[10]),
    .D(ff_q[10]),
    .CLK(w_video_clk) 
);
  DFF ff_q_out_9_s0 (
    .Q(out_o[9]),
    .D(ff_q[9]),
    .CLK(w_video_clk) 
);
  DFF ff_q_out_8_s0 (
    .Q(out_o[8]),
    .D(ff_q[8]),
    .CLK(w_video_clk) 
);
  DFF ff_q_out_7_s0 (
    .Q(out_o[7]),
    .D(ff_q[7]),
    .CLK(w_video_clk) 
);
  DFF ff_q_out_6_s0 (
    .Q(out_o[6]),
    .D(ff_q[6]),
    .CLK(w_video_clk) 
);
  DFF ff_q_out_5_s0 (
    .Q(out_o[5]),
    .D(ff_q[5]),
    .CLK(w_video_clk) 
);
  DFF ff_q_out_4_s0 (
    .Q(out_o[4]),
    .D(ff_q[4]),
    .CLK(w_video_clk) 
);
  DFF ff_q_out_3_s0 (
    .Q(out_o[3]),
    .D(ff_q[3]),
    .CLK(w_video_clk) 
);
  DFF ff_q_out_2_s0 (
    .Q(out_o[2]),
    .D(ff_q[2]),
    .CLK(w_video_clk) 
);
  DFF ff_q_out_1_s0 (
    .Q(out_o[1]),
    .D(ff_q[1]),
    .CLK(w_video_clk) 
);
  DFF ff_q_out_0_s0 (
    .Q(out_o[0]),
    .D(ff_q[0]),
    .CLK(w_video_clk) 
);
  DFFE ff_address_9_s0 (
    .Q(ff_address[9]),
    .D(ff_addr_o[9]),
    .CLK(w_video_clk),
    .CE(w_odd_enable) 
);
  DFF ff_q_0_s66 (
    .Q(ff_q_0_77),
    .D(n85_9),
    .CLK(w_video_clk) 
);
defparam ff_q_0_s66.INIT=1'b0;
  SPX9 ff_imem_ff_imem_0_0_s (
    .DO({DO[35:18],ff_q_b[17:0]}),
    .DI({GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,ff_d_0[17:0]}),
    .BLKSEL({GND,GND,GND}),
    .AD({ff_address[9:0],GND,GND,VCC,VCC}),
    .WRE(ff_we),
    .CLK(w_video_clk),
    .CE(VCC),
    .OCE(GND),
    .RESET(GND) 
);
defparam ff_imem_ff_imem_0_0_s.BIT_WIDTH=18;
defparam ff_imem_ff_imem_0_0_s.BLK_SEL=3'b000;
defparam ff_imem_ff_imem_0_0_s.READ_MODE=1'b0;
defparam ff_imem_ff_imem_0_0_s.RESET_MODE="SYNC";
defparam ff_imem_ff_imem_0_0_s.WRITE_MODE=2'b00;
  VCC VCC_cZ (
    .V(VCC)
);
  GND GND_cZ (
    .G(GND)
);
endmodule /* video_ram_line_buffer_0 */
module video_double_buffer (
  w_we_buf,
  w_video_clk,
  p_vdp_r_5_4,
  ff_active,
  w_vdp_enable,
  w_vdp_vcounter,
  w_video_r_vdp,
  w_video_g_vdp,
  w_video_b_vdp,
  ff_x_position_r,
  w_vdp_hcounter,
  n93_6,
  w_pixel_r,
  w_pixel_g,
  w_pixel_b
)
;
input w_we_buf;
input w_video_clk;
input p_vdp_r_5_4;
input ff_active;
input w_vdp_enable;
input [1:1] w_vdp_vcounter;
input [5:0] w_video_r_vdp;
input [5:0] w_video_g_vdp;
input [5:0] w_video_b_vdp;
input [9:0] ff_x_position_r;
input [10:1] w_vdp_hcounter;
output n93_6;
output [5:0] w_pixel_r;
output [5:0] w_pixel_g;
output [5:0] w_pixel_b;
wire n89_3;
wire n90_3;
wire n91_3;
wire n92_3;
wire n93_3;
wire n94_3;
wire n95_3;
wire n96_3;
wire n97_4;
wire n98_3;
wire n99_3;
wire n100_3;
wire n101_3;
wire n102_3;
wire n103_3;
wire n104_3;
wire n105_3;
wire n106_3;
wire n107_4;
wire n108_3;
wire n109_3;
wire n110_3;
wire n111_3;
wire n112_3;
wire n113_3;
wire n114_3;
wire n115_3;
wire n116_3;
wire n117_3;
wire n118_3;
wire n119_3;
wire n120_3;
wire n121_3;
wire n122_3;
wire n123_3;
wire n124_3;
wire n125_3;
wire n126_3;
wire n89_4;
wire n90_4;
wire n92_4;
wire n95_4;
wire w_even_enable;
wire w_odd_enable;
wire n94_6;
wire n91_6;
wire ff_we_e;
wire ff_we_o;
wire ff_re;
wire n67_5;
wire ff_re_1;
wire [17:0] ff_d;
wire [9:0] ff_addr_e;
wire [9:0] ff_addr_o;
wire [17:0] out_e;
wire [17:0] out_o;
wire VCC;
wire GND;
  LUT4 n89_s0 (
    .F(n89_3),
    .I0(ff_x_position_r[9]),
    .I1(w_vdp_hcounter[10]),
    .I2(n89_4),
    .I3(w_vdp_vcounter[1]) 
);
defparam n89_s0.INIT=16'hAA3C;
  LUT3 n90_s0 (
    .F(n90_3),
    .I0(n90_4),
    .I1(ff_x_position_r[8]),
    .I2(w_vdp_vcounter[1]) 
);
defparam n90_s0.INIT=8'hC5;
  LUT4 n91_s0 (
    .F(n91_3),
    .I0(ff_x_position_r[7]),
    .I1(w_vdp_hcounter[8]),
    .I2(n91_6),
    .I3(w_vdp_vcounter[1]) 
);
defparam n91_s0.INIT=16'hAAC3;
  LUT4 n92_s0 (
    .F(n92_3),
    .I0(ff_x_position_r[6]),
    .I1(w_vdp_hcounter[7]),
    .I2(n92_4),
    .I3(w_vdp_vcounter[1]) 
);
defparam n92_s0.INIT=16'hAA3C;
  LUT4 n93_s0 (
    .F(n93_3),
    .I0(ff_x_position_r[5]),
    .I1(w_vdp_hcounter[6]),
    .I2(n93_6),
    .I3(w_vdp_vcounter[1]) 
);
defparam n93_s0.INIT=16'hAAC3;
  LUT3 n94_s0 (
    .F(n94_3),
    .I0(n94_6),
    .I1(ff_x_position_r[4]),
    .I2(w_vdp_vcounter[1]) 
);
defparam n94_s0.INIT=8'hC5;
  LUT4 n95_s0 (
    .F(n95_3),
    .I0(ff_x_position_r[3]),
    .I1(w_vdp_hcounter[4]),
    .I2(n95_4),
    .I3(w_vdp_vcounter[1]) 
);
defparam n95_s0.INIT=16'hAA3C;
  LUT4 n96_s0 (
    .F(n96_3),
    .I0(ff_x_position_r[2]),
    .I1(w_vdp_hcounter[3]),
    .I2(w_vdp_hcounter[2]),
    .I3(w_vdp_vcounter[1]) 
);
defparam n96_s0.INIT=16'hAAC3;
  LUT3 n97_s1 (
    .F(n97_4),
    .I0(ff_x_position_r[1]),
    .I1(w_vdp_hcounter[2]),
    .I2(w_vdp_vcounter[1]) 
);
defparam n97_s1.INIT=8'hA3;
  LUT3 n98_s0 (
    .F(n98_3),
    .I0(ff_x_position_r[0]),
    .I1(w_vdp_hcounter[1]),
    .I2(w_vdp_vcounter[1]) 
);
defparam n98_s0.INIT=8'hAC;
  LUT4 n99_s0 (
    .F(n99_3),
    .I0(ff_x_position_r[9]),
    .I1(w_vdp_hcounter[10]),
    .I2(n89_4),
    .I3(w_vdp_vcounter[1]) 
);
defparam n99_s0.INIT=16'h3CAA;
  LUT3 n100_s0 (
    .F(n100_3),
    .I0(ff_x_position_r[8]),
    .I1(n90_4),
    .I2(w_vdp_vcounter[1]) 
);
defparam n100_s0.INIT=8'h3A;
  LUT4 n101_s0 (
    .F(n101_3),
    .I0(ff_x_position_r[7]),
    .I1(w_vdp_hcounter[8]),
    .I2(n91_6),
    .I3(w_vdp_vcounter[1]) 
);
defparam n101_s0.INIT=16'hC3AA;
  LUT4 n102_s0 (
    .F(n102_3),
    .I0(ff_x_position_r[6]),
    .I1(w_vdp_hcounter[7]),
    .I2(n92_4),
    .I3(w_vdp_vcounter[1]) 
);
defparam n102_s0.INIT=16'h3CAA;
  LUT4 n103_s0 (
    .F(n103_3),
    .I0(ff_x_position_r[5]),
    .I1(w_vdp_hcounter[6]),
    .I2(n93_6),
    .I3(w_vdp_vcounter[1]) 
);
defparam n103_s0.INIT=16'hC3AA;
  LUT3 n104_s0 (
    .F(n104_3),
    .I0(ff_x_position_r[4]),
    .I1(n94_6),
    .I2(w_vdp_vcounter[1]) 
);
defparam n104_s0.INIT=8'h3A;
  LUT4 n105_s0 (
    .F(n105_3),
    .I0(ff_x_position_r[3]),
    .I1(w_vdp_hcounter[4]),
    .I2(n95_4),
    .I3(w_vdp_vcounter[1]) 
);
defparam n105_s0.INIT=16'h3CAA;
  LUT4 n106_s0 (
    .F(n106_3),
    .I0(ff_x_position_r[2]),
    .I1(w_vdp_hcounter[3]),
    .I2(w_vdp_hcounter[2]),
    .I3(w_vdp_vcounter[1]) 
);
defparam n106_s0.INIT=16'hC3AA;
  LUT3 n107_s1 (
    .F(n107_4),
    .I0(ff_x_position_r[1]),
    .I1(w_vdp_hcounter[2]),
    .I2(w_vdp_vcounter[1]) 
);
defparam n107_s1.INIT=8'h3A;
  LUT3 n108_s0 (
    .F(n108_3),
    .I0(ff_x_position_r[0]),
    .I1(w_vdp_hcounter[1]),
    .I2(w_vdp_vcounter[1]) 
);
defparam n108_s0.INIT=8'hCA;
  LUT3 n109_s0 (
    .F(n109_3),
    .I0(out_o[17]),
    .I1(out_e[17]),
    .I2(w_vdp_vcounter[1]) 
);
defparam n109_s0.INIT=8'hCA;
  LUT3 n110_s0 (
    .F(n110_3),
    .I0(out_o[16]),
    .I1(out_e[16]),
    .I2(w_vdp_vcounter[1]) 
);
defparam n110_s0.INIT=8'hCA;
  LUT3 n111_s0 (
    .F(n111_3),
    .I0(out_o[15]),
    .I1(out_e[15]),
    .I2(w_vdp_vcounter[1]) 
);
defparam n111_s0.INIT=8'hCA;
  LUT3 n112_s0 (
    .F(n112_3),
    .I0(out_o[14]),
    .I1(out_e[14]),
    .I2(w_vdp_vcounter[1]) 
);
defparam n112_s0.INIT=8'hCA;
  LUT3 n113_s0 (
    .F(n113_3),
    .I0(out_o[13]),
    .I1(out_e[13]),
    .I2(w_vdp_vcounter[1]) 
);
defparam n113_s0.INIT=8'hCA;
  LUT3 n114_s0 (
    .F(n114_3),
    .I0(out_o[12]),
    .I1(out_e[12]),
    .I2(w_vdp_vcounter[1]) 
);
defparam n114_s0.INIT=8'hCA;
  LUT3 n115_s0 (
    .F(n115_3),
    .I0(out_o[11]),
    .I1(out_e[11]),
    .I2(w_vdp_vcounter[1]) 
);
defparam n115_s0.INIT=8'hCA;
  LUT3 n116_s0 (
    .F(n116_3),
    .I0(out_o[10]),
    .I1(out_e[10]),
    .I2(w_vdp_vcounter[1]) 
);
defparam n116_s0.INIT=8'hCA;
  LUT3 n117_s0 (
    .F(n117_3),
    .I0(out_o[9]),
    .I1(out_e[9]),
    .I2(w_vdp_vcounter[1]) 
);
defparam n117_s0.INIT=8'hCA;
  LUT3 n118_s0 (
    .F(n118_3),
    .I0(out_o[8]),
    .I1(out_e[8]),
    .I2(w_vdp_vcounter[1]) 
);
defparam n118_s0.INIT=8'hCA;
  LUT3 n119_s0 (
    .F(n119_3),
    .I0(out_o[7]),
    .I1(out_e[7]),
    .I2(w_vdp_vcounter[1]) 
);
defparam n119_s0.INIT=8'hCA;
  LUT3 n120_s0 (
    .F(n120_3),
    .I0(out_o[6]),
    .I1(out_e[6]),
    .I2(w_vdp_vcounter[1]) 
);
defparam n120_s0.INIT=8'hCA;
  LUT3 n121_s0 (
    .F(n121_3),
    .I0(out_o[5]),
    .I1(out_e[5]),
    .I2(w_vdp_vcounter[1]) 
);
defparam n121_s0.INIT=8'hCA;
  LUT3 n122_s0 (
    .F(n122_3),
    .I0(out_o[4]),
    .I1(out_e[4]),
    .I2(w_vdp_vcounter[1]) 
);
defparam n122_s0.INIT=8'hCA;
  LUT3 n123_s0 (
    .F(n123_3),
    .I0(out_o[3]),
    .I1(out_e[3]),
    .I2(w_vdp_vcounter[1]) 
);
defparam n123_s0.INIT=8'hCA;
  LUT3 n124_s0 (
    .F(n124_3),
    .I0(out_o[2]),
    .I1(out_e[2]),
    .I2(w_vdp_vcounter[1]) 
);
defparam n124_s0.INIT=8'hCA;
  LUT3 n125_s0 (
    .F(n125_3),
    .I0(out_o[1]),
    .I1(out_e[1]),
    .I2(w_vdp_vcounter[1]) 
);
defparam n125_s0.INIT=8'hCA;
  LUT3 n126_s0 (
    .F(n126_3),
    .I0(out_o[0]),
    .I1(out_e[0]),
    .I2(w_vdp_vcounter[1]) 
);
defparam n126_s0.INIT=8'hCA;
  LUT3 n89_s1 (
    .F(n89_4),
    .I0(w_vdp_hcounter[8]),
    .I1(w_vdp_hcounter[9]),
    .I2(n91_6) 
);
defparam n89_s1.INIT=8'h01;
  LUT3 n90_s1 (
    .F(n90_4),
    .I0(w_vdp_hcounter[8]),
    .I1(n91_6),
    .I2(w_vdp_hcounter[9]) 
);
defparam n90_s1.INIT=8'h1E;
  LUT2 n92_s1 (
    .F(n92_4),
    .I0(n93_6),
    .I1(w_vdp_hcounter[6]) 
);
defparam n92_s1.INIT=4'h4;
  LUT2 n95_s1 (
    .F(n95_4),
    .I0(w_vdp_hcounter[2]),
    .I1(w_vdp_hcounter[3]) 
);
defparam n95_s1.INIT=4'h1;
  LUT2 w_even_enable_s2 (
    .F(w_even_enable),
    .I0(w_vdp_enable),
    .I1(w_vdp_vcounter[1]) 
);
defparam w_even_enable_s2.INIT=4'hE;
  LUT2 w_odd_enable_s3 (
    .F(w_odd_enable),
    .I0(w_vdp_enable),
    .I1(w_vdp_vcounter[1]) 
);
defparam w_odd_enable_s3.INIT=4'hB;
  LUT4 n94_s2 (
    .F(n94_6),
    .I0(w_vdp_hcounter[4]),
    .I1(w_vdp_hcounter[2]),
    .I2(w_vdp_hcounter[3]),
    .I3(w_vdp_hcounter[5]) 
);
defparam n94_s2.INIT=16'h01FE;
  LUT4 n93_s2 (
    .F(n93_6),
    .I0(w_vdp_hcounter[4]),
    .I1(w_vdp_hcounter[5]),
    .I2(w_vdp_hcounter[2]),
    .I3(w_vdp_hcounter[3]) 
);
defparam n93_s2.INIT=16'h0001;
  LUT3 n91_s2 (
    .F(n91_6),
    .I0(w_vdp_hcounter[7]),
    .I1(n93_6),
    .I2(w_vdp_hcounter[6]) 
);
defparam n91_s2.INIT=8'h20;
  DFFR ff_we_e_s0 (
    .Q(ff_we_e),
    .D(w_we_buf),
    .CLK(w_video_clk),
    .RESET(w_vdp_vcounter[1]) 
);
  DFFR ff_we_o_s0 (
    .Q(ff_we_o),
    .D(w_we_buf),
    .CLK(w_video_clk),
    .RESET(n67_5) 
);
  DFFR ff_d_17_s0 (
    .Q(ff_d[17]),
    .D(w_video_r_vdp[5]),
    .CLK(w_video_clk),
    .RESET(p_vdp_r_5_4) 
);
  DFFR ff_d_16_s0 (
    .Q(ff_d[16]),
    .D(w_video_r_vdp[4]),
    .CLK(w_video_clk),
    .RESET(p_vdp_r_5_4) 
);
  DFFR ff_d_15_s0 (
    .Q(ff_d[15]),
    .D(w_video_r_vdp[3]),
    .CLK(w_video_clk),
    .RESET(p_vdp_r_5_4) 
);
  DFFR ff_d_14_s0 (
    .Q(ff_d[14]),
    .D(w_video_r_vdp[2]),
    .CLK(w_video_clk),
    .RESET(p_vdp_r_5_4) 
);
  DFFR ff_d_13_s0 (
    .Q(ff_d[13]),
    .D(w_video_r_vdp[1]),
    .CLK(w_video_clk),
    .RESET(p_vdp_r_5_4) 
);
  DFFR ff_d_12_s0 (
    .Q(ff_d[12]),
    .D(w_video_r_vdp[0]),
    .CLK(w_video_clk),
    .RESET(p_vdp_r_5_4) 
);
  DFFR ff_d_11_s0 (
    .Q(ff_d[11]),
    .D(w_video_g_vdp[5]),
    .CLK(w_video_clk),
    .RESET(p_vdp_r_5_4) 
);
  DFFR ff_d_10_s0 (
    .Q(ff_d[10]),
    .D(w_video_g_vdp[4]),
    .CLK(w_video_clk),
    .RESET(p_vdp_r_5_4) 
);
  DFFR ff_d_9_s0 (
    .Q(ff_d[9]),
    .D(w_video_g_vdp[3]),
    .CLK(w_video_clk),
    .RESET(p_vdp_r_5_4) 
);
  DFFR ff_d_8_s0 (
    .Q(ff_d[8]),
    .D(w_video_g_vdp[2]),
    .CLK(w_video_clk),
    .RESET(p_vdp_r_5_4) 
);
  DFFR ff_d_7_s0 (
    .Q(ff_d[7]),
    .D(w_video_g_vdp[1]),
    .CLK(w_video_clk),
    .RESET(p_vdp_r_5_4) 
);
  DFFR ff_d_6_s0 (
    .Q(ff_d[6]),
    .D(w_video_g_vdp[0]),
    .CLK(w_video_clk),
    .RESET(p_vdp_r_5_4) 
);
  DFFR ff_d_5_s0 (
    .Q(ff_d[5]),
    .D(w_video_b_vdp[5]),
    .CLK(w_video_clk),
    .RESET(p_vdp_r_5_4) 
);
  DFFR ff_d_4_s0 (
    .Q(ff_d[4]),
    .D(w_video_b_vdp[4]),
    .CLK(w_video_clk),
    .RESET(p_vdp_r_5_4) 
);
  DFFR ff_d_3_s0 (
    .Q(ff_d[3]),
    .D(w_video_b_vdp[3]),
    .CLK(w_video_clk),
    .RESET(p_vdp_r_5_4) 
);
  DFFR ff_d_2_s0 (
    .Q(ff_d[2]),
    .D(w_video_b_vdp[2]),
    .CLK(w_video_clk),
    .RESET(p_vdp_r_5_4) 
);
  DFFR ff_d_1_s0 (
    .Q(ff_d[1]),
    .D(w_video_b_vdp[1]),
    .CLK(w_video_clk),
    .RESET(p_vdp_r_5_4) 
);
  DFFR ff_d_0_s0 (
    .Q(ff_d[0]),
    .D(w_video_b_vdp[0]),
    .CLK(w_video_clk),
    .RESET(p_vdp_r_5_4) 
);
  DFF ff_re_s0 (
    .Q(ff_re),
    .D(ff_active),
    .CLK(w_video_clk) 
);
  DFF ff_addr_e_9_s0 (
    .Q(ff_addr_e[9]),
    .D(n89_3),
    .CLK(w_video_clk) 
);
  DFF ff_addr_e_8_s0 (
    .Q(ff_addr_e[8]),
    .D(n90_3),
    .CLK(w_video_clk) 
);
  DFF ff_addr_e_7_s0 (
    .Q(ff_addr_e[7]),
    .D(n91_3),
    .CLK(w_video_clk) 
);
  DFF ff_addr_e_6_s0 (
    .Q(ff_addr_e[6]),
    .D(n92_3),
    .CLK(w_video_clk) 
);
  DFF ff_addr_e_5_s0 (
    .Q(ff_addr_e[5]),
    .D(n93_3),
    .CLK(w_video_clk) 
);
  DFF ff_addr_e_4_s0 (
    .Q(ff_addr_e[4]),
    .D(n94_3),
    .CLK(w_video_clk) 
);
  DFF ff_addr_e_3_s0 (
    .Q(ff_addr_e[3]),
    .D(n95_3),
    .CLK(w_video_clk) 
);
  DFF ff_addr_e_2_s0 (
    .Q(ff_addr_e[2]),
    .D(n96_3),
    .CLK(w_video_clk) 
);
  DFF ff_addr_e_1_s0 (
    .Q(ff_addr_e[1]),
    .D(n97_4),
    .CLK(w_video_clk) 
);
  DFF ff_addr_e_0_s0 (
    .Q(ff_addr_e[0]),
    .D(n98_3),
    .CLK(w_video_clk) 
);
  DFF ff_addr_o_9_s0 (
    .Q(ff_addr_o[9]),
    .D(n99_3),
    .CLK(w_video_clk) 
);
  DFF ff_addr_o_8_s0 (
    .Q(ff_addr_o[8]),
    .D(n100_3),
    .CLK(w_video_clk) 
);
  DFF ff_addr_o_7_s0 (
    .Q(ff_addr_o[7]),
    .D(n101_3),
    .CLK(w_video_clk) 
);
  DFF ff_addr_o_6_s0 (
    .Q(ff_addr_o[6]),
    .D(n102_3),
    .CLK(w_video_clk) 
);
  DFF ff_addr_o_5_s0 (
    .Q(ff_addr_o[5]),
    .D(n103_3),
    .CLK(w_video_clk) 
);
  DFF ff_addr_o_4_s0 (
    .Q(ff_addr_o[4]),
    .D(n104_3),
    .CLK(w_video_clk) 
);
  DFF ff_addr_o_3_s0 (
    .Q(ff_addr_o[3]),
    .D(n105_3),
    .CLK(w_video_clk) 
);
  DFF ff_addr_o_2_s0 (
    .Q(ff_addr_o[2]),
    .D(n106_3),
    .CLK(w_video_clk) 
);
  DFF ff_addr_o_1_s0 (
    .Q(ff_addr_o[1]),
    .D(n107_4),
    .CLK(w_video_clk) 
);
  DFF ff_addr_o_0_s0 (
    .Q(ff_addr_o[0]),
    .D(n108_3),
    .CLK(w_video_clk) 
);
  DFF ff_rdata_r_5_s0 (
    .Q(w_pixel_r[5]),
    .D(n109_3),
    .CLK(w_video_clk) 
);
  DFF ff_rdata_r_4_s0 (
    .Q(w_pixel_r[4]),
    .D(n110_3),
    .CLK(w_video_clk) 
);
  DFF ff_rdata_r_3_s0 (
    .Q(w_pixel_r[3]),
    .D(n111_3),
    .CLK(w_video_clk) 
);
  DFF ff_rdata_r_2_s0 (
    .Q(w_pixel_r[2]),
    .D(n112_3),
    .CLK(w_video_clk) 
);
  DFF ff_rdata_r_1_s0 (
    .Q(w_pixel_r[1]),
    .D(n113_3),
    .CLK(w_video_clk) 
);
  DFF ff_rdata_r_0_s0 (
    .Q(w_pixel_r[0]),
    .D(n114_3),
    .CLK(w_video_clk) 
);
  DFF ff_rdata_g_5_s0 (
    .Q(w_pixel_g[5]),
    .D(n115_3),
    .CLK(w_video_clk) 
);
  DFF ff_rdata_g_4_s0 (
    .Q(w_pixel_g[4]),
    .D(n116_3),
    .CLK(w_video_clk) 
);
  DFF ff_rdata_g_3_s0 (
    .Q(w_pixel_g[3]),
    .D(n117_3),
    .CLK(w_video_clk) 
);
  DFF ff_rdata_g_2_s0 (
    .Q(w_pixel_g[2]),
    .D(n118_3),
    .CLK(w_video_clk) 
);
  DFF ff_rdata_g_1_s0 (
    .Q(w_pixel_g[1]),
    .D(n119_3),
    .CLK(w_video_clk) 
);
  DFF ff_rdata_g_0_s0 (
    .Q(w_pixel_g[0]),
    .D(n120_3),
    .CLK(w_video_clk) 
);
  DFF ff_rdata_b_5_s0 (
    .Q(w_pixel_b[5]),
    .D(n121_3),
    .CLK(w_video_clk) 
);
  DFF ff_rdata_b_4_s0 (
    .Q(w_pixel_b[4]),
    .D(n122_3),
    .CLK(w_video_clk) 
);
  DFF ff_rdata_b_3_s0 (
    .Q(w_pixel_b[3]),
    .D(n123_3),
    .CLK(w_video_clk) 
);
  DFF ff_rdata_b_2_s0 (
    .Q(w_pixel_b[2]),
    .D(n124_3),
    .CLK(w_video_clk) 
);
  DFF ff_rdata_b_1_s0 (
    .Q(w_pixel_b[1]),
    .D(n125_3),
    .CLK(w_video_clk) 
);
  DFF ff_rdata_b_0_s0 (
    .Q(w_pixel_b[0]),
    .D(n126_3),
    .CLK(w_video_clk) 
);
  INV n67_s2 (
    .O(n67_5),
    .I(w_vdp_vcounter[1]) 
);
  video_ram_line_buffer u_buf_even (
    .w_video_clk(w_video_clk),
    .w_even_enable(w_even_enable),
    .ff_we_e(ff_we_e),
    .ff_re(ff_re),
    .w_vdp_enable(w_vdp_enable),
    .ff_addr_e(ff_addr_e[9:0]),
    .ff_d(ff_d[17:0]),
    .w_vdp_vcounter(w_vdp_vcounter[1]),
    .ff_re_0(ff_re_1),
    .out_e(out_e[17:0])
);
  video_ram_line_buffer_0 u_buf_odd (
    .w_video_clk(w_video_clk),
    .w_odd_enable(w_odd_enable),
    .ff_we_o(ff_we_o),
    .w_vdp_enable(w_vdp_enable),
    .ff_re(ff_re_1),
    .ff_addr_o(ff_addr_o[9:0]),
    .ff_d(ff_d[17:0]),
    .w_vdp_vcounter(w_vdp_vcounter[1]),
    .out_o(out_o[17:0])
);
  VCC VCC_cZ (
    .V(VCC)
);
  GND GND_cZ (
    .G(GND)
);
endmodule /* video_double_buffer */
module video_out_bilinear (
  w_video_clk,
  ff_tap1_r,
  ff_coeff3,
  ff_tap0_r,
  w_video_r
)
;
input w_video_clk;
input [5:0] ff_tap1_r;
input [4:0] ff_coeff3;
input [5:0] ff_tap0_r;
output [7:0] w_video_r;
wire n27_8;
wire n27_7;
wire w_add_2_3;
wire w_add_3_3;
wire w_add_4_3;
wire w_add_5_3;
wire w_add_6_3;
wire w_add_7_0_COUT;
wire [5:0] ff_tap1_delay;
wire [7:0] ff_mul;
wire [8:8] n273_Z_Z;
wire [5:0] w_sub;
wire [7:2] w_add;
wire [17:0] DOUT;
wire [8:0] SOA;
wire [8:0] SOB;
wire [8:0] SO;
wire [8:0] SBO;
wire VCC;
wire GND;
  DFF ff_tap1_delay_4_s0 (
    .Q(ff_tap1_delay[4]),
    .D(ff_tap1_r[4]),
    .CLK(w_video_clk) 
);
  DFF ff_tap1_delay_3_s0 (
    .Q(ff_tap1_delay[3]),
    .D(ff_tap1_r[3]),
    .CLK(w_video_clk) 
);
  DFF ff_tap1_delay_2_s0 (
    .Q(ff_tap1_delay[2]),
    .D(ff_tap1_r[2]),
    .CLK(w_video_clk) 
);
  DFF ff_tap1_delay_1_s0 (
    .Q(ff_tap1_delay[1]),
    .D(ff_tap1_r[1]),
    .CLK(w_video_clk) 
);
  DFF ff_tap1_delay_0_s0 (
    .Q(ff_tap1_delay[0]),
    .D(ff_tap1_r[0]),
    .CLK(w_video_clk) 
);
  DFF ff_out_7_s0 (
    .Q(w_video_r[7]),
    .D(w_add[7]),
    .CLK(w_video_clk) 
);
  DFF ff_out_6_s0 (
    .Q(w_video_r[6]),
    .D(w_add[6]),
    .CLK(w_video_clk) 
);
  DFF ff_out_5_s0 (
    .Q(w_video_r[5]),
    .D(w_add[5]),
    .CLK(w_video_clk) 
);
  DFF ff_out_4_s0 (
    .Q(w_video_r[4]),
    .D(w_add[4]),
    .CLK(w_video_clk) 
);
  DFF ff_out_3_s0 (
    .Q(w_video_r[3]),
    .D(w_add[3]),
    .CLK(w_video_clk) 
);
  DFF ff_out_2_s0 (
    .Q(w_video_r[2]),
    .D(w_add[2]),
    .CLK(w_video_clk) 
);
  DFF ff_out_1_s0 (
    .Q(w_video_r[1]),
    .D(ff_mul[1]),
    .CLK(w_video_clk) 
);
  DFF ff_out_0_s0 (
    .Q(w_video_r[0]),
    .D(ff_mul[0]),
    .CLK(w_video_clk) 
);
  DFF ff_tap1_delay_5_s0 (
    .Q(ff_tap1_delay[5]),
    .D(ff_tap1_r[5]),
    .CLK(w_video_clk) 
);
  MULT9X9 w_mul_13_s2 (
    .DOUT({DOUT[17:12],ff_mul[7:0],DOUT[3:0]}),
    .SOA(SOA[8:0]),
    .SOB(SOB[8:0]),
    .A({n273_Z_Z[8],n27_8,w_sub[5:0],n27_7}),
    .B({GND,GND,GND,GND,ff_coeff3[4:0]}),
    .SIA({GND,GND,GND,GND,GND,GND,GND,GND,GND}),
    .SIB({GND,GND,GND,GND,GND,GND,GND,GND,GND}),
    .ASEL(GND),
    .BSEL(GND),
    .ASIGN(VCC),
    .BSIGN(VCC),
    .CLK(w_video_clk),
    .CE(VCC),
    .RESET(GND) 
);
defparam w_mul_13_s2.AREG=1'b0;
defparam w_mul_13_s2.ASIGN_REG=1'b0;
defparam w_mul_13_s2.BREG=1'b1;
defparam w_mul_13_s2.BSIGN_REG=1'b0;
defparam w_mul_13_s2.MULT_RESET_MODE="SYNC";
defparam w_mul_13_s2.OUT_REG=1'b1;
defparam w_mul_13_s2.PIPE_REG=1'b0;
defparam w_mul_13_s2.SOA_REG=1'b0;
  PADD9 n27_s3 (
    .DOUT({n273_Z_Z[8],n27_8,w_sub[5:0],n27_7}),
    .SO(SO[8:0]),
    .SBO(SBO[8:0]),
    .A({GND,GND,GND,ff_tap0_r[5:0]}),
    .B({GND,GND,GND,ff_tap1_r[5:0]}),
    .SI({GND,GND,GND,GND,GND,GND,GND,GND,GND}),
    .SBI({GND,GND,GND,GND,GND,GND,GND,GND,GND}),
    .ASEL(GND),
    .CLK(w_video_clk),
    .CE(VCC),
    .RESET(GND) 
);
defparam n27_s3.ADD_SUB=1'b1;
defparam n27_s3.AREG=1'b0;
defparam n27_s3.BREG=1'b0;
defparam n27_s3.BSEL_MODE=1'b0;
defparam n27_s3.PADD_RESET_MODE="SYNC";
defparam n27_s3.SOREG=1'b0;
  ALU w_add_2_s (
    .SUM(w_add[2]),
    .COUT(w_add_2_3),
    .I0(ff_mul[2]),
    .I1(ff_tap1_delay[0]),
    .I3(GND),
    .CIN(GND) 
);
defparam w_add_2_s.ALU_MODE=0;
  ALU w_add_3_s (
    .SUM(w_add[3]),
    .COUT(w_add_3_3),
    .I0(ff_mul[3]),
    .I1(ff_tap1_delay[1]),
    .I3(GND),
    .CIN(w_add_2_3) 
);
defparam w_add_3_s.ALU_MODE=0;
  ALU w_add_4_s (
    .SUM(w_add[4]),
    .COUT(w_add_4_3),
    .I0(ff_mul[4]),
    .I1(ff_tap1_delay[2]),
    .I3(GND),
    .CIN(w_add_3_3) 
);
defparam w_add_4_s.ALU_MODE=0;
  ALU w_add_5_s (
    .SUM(w_add[5]),
    .COUT(w_add_5_3),
    .I0(ff_mul[5]),
    .I1(ff_tap1_delay[3]),
    .I3(GND),
    .CIN(w_add_4_3) 
);
defparam w_add_5_s.ALU_MODE=0;
  ALU w_add_6_s (
    .SUM(w_add[6]),
    .COUT(w_add_6_3),
    .I0(ff_mul[6]),
    .I1(ff_tap1_delay[4]),
    .I3(GND),
    .CIN(w_add_5_3) 
);
defparam w_add_6_s.ALU_MODE=0;
  ALU w_add_7_s (
    .SUM(w_add[7]),
    .COUT(w_add_7_0_COUT),
    .I0(ff_mul[7]),
    .I1(ff_tap1_delay[5]),
    .I3(GND),
    .CIN(w_add_6_3) 
);
defparam w_add_7_s.ALU_MODE=0;
  VCC VCC_cZ (
    .V(VCC)
);
  GND GND_cZ (
    .G(GND)
);
endmodule /* video_out_bilinear */
module video_out_bilinear_0 (
  w_video_clk,
  ff_tap1_g,
  ff_coeff3,
  ff_tap0_g,
  w_video_g
)
;
input w_video_clk;
input [5:0] ff_tap1_g;
input [4:0] ff_coeff3;
input [5:0] ff_tap0_g;
output [7:0] w_video_g;
wire n27_8;
wire n27_7;
wire w_add_2_3;
wire w_add_3_3;
wire w_add_4_3;
wire w_add_5_3;
wire w_add_6_3;
wire w_add_7_0_COUT;
wire [5:0] ff_tap1_delay;
wire [7:0] ff_mul;
wire [8:8] n273_Z_Z;
wire [5:0] w_sub;
wire [7:2] w_add;
wire [17:0] DOUT;
wire [8:0] SOA;
wire [8:0] SOB;
wire [8:0] SO;
wire [8:0] SBO;
wire VCC;
wire GND;
  DFF ff_tap1_delay_4_s0 (
    .Q(ff_tap1_delay[4]),
    .D(ff_tap1_g[4]),
    .CLK(w_video_clk) 
);
  DFF ff_tap1_delay_3_s0 (
    .Q(ff_tap1_delay[3]),
    .D(ff_tap1_g[3]),
    .CLK(w_video_clk) 
);
  DFF ff_tap1_delay_2_s0 (
    .Q(ff_tap1_delay[2]),
    .D(ff_tap1_g[2]),
    .CLK(w_video_clk) 
);
  DFF ff_tap1_delay_1_s0 (
    .Q(ff_tap1_delay[1]),
    .D(ff_tap1_g[1]),
    .CLK(w_video_clk) 
);
  DFF ff_tap1_delay_0_s0 (
    .Q(ff_tap1_delay[0]),
    .D(ff_tap1_g[0]),
    .CLK(w_video_clk) 
);
  DFF ff_out_7_s0 (
    .Q(w_video_g[7]),
    .D(w_add[7]),
    .CLK(w_video_clk) 
);
  DFF ff_out_6_s0 (
    .Q(w_video_g[6]),
    .D(w_add[6]),
    .CLK(w_video_clk) 
);
  DFF ff_out_5_s0 (
    .Q(w_video_g[5]),
    .D(w_add[5]),
    .CLK(w_video_clk) 
);
  DFF ff_out_4_s0 (
    .Q(w_video_g[4]),
    .D(w_add[4]),
    .CLK(w_video_clk) 
);
  DFF ff_out_3_s0 (
    .Q(w_video_g[3]),
    .D(w_add[3]),
    .CLK(w_video_clk) 
);
  DFF ff_out_2_s0 (
    .Q(w_video_g[2]),
    .D(w_add[2]),
    .CLK(w_video_clk) 
);
  DFF ff_out_1_s0 (
    .Q(w_video_g[1]),
    .D(ff_mul[1]),
    .CLK(w_video_clk) 
);
  DFF ff_out_0_s0 (
    .Q(w_video_g[0]),
    .D(ff_mul[0]),
    .CLK(w_video_clk) 
);
  DFF ff_tap1_delay_5_s0 (
    .Q(ff_tap1_delay[5]),
    .D(ff_tap1_g[5]),
    .CLK(w_video_clk) 
);
  MULT9X9 w_mul_13_s2 (
    .DOUT({DOUT[17:12],ff_mul[7:0],DOUT[3:0]}),
    .SOA(SOA[8:0]),
    .SOB(SOB[8:0]),
    .A({n273_Z_Z[8],n27_8,w_sub[5:0],n27_7}),
    .B({GND,GND,GND,GND,ff_coeff3[4:0]}),
    .SIA({GND,GND,GND,GND,GND,GND,GND,GND,GND}),
    .SIB({GND,GND,GND,GND,GND,GND,GND,GND,GND}),
    .ASEL(GND),
    .BSEL(GND),
    .ASIGN(VCC),
    .BSIGN(VCC),
    .CLK(w_video_clk),
    .CE(VCC),
    .RESET(GND) 
);
defparam w_mul_13_s2.AREG=1'b0;
defparam w_mul_13_s2.ASIGN_REG=1'b0;
defparam w_mul_13_s2.BREG=1'b1;
defparam w_mul_13_s2.BSIGN_REG=1'b0;
defparam w_mul_13_s2.MULT_RESET_MODE="SYNC";
defparam w_mul_13_s2.OUT_REG=1'b1;
defparam w_mul_13_s2.PIPE_REG=1'b0;
defparam w_mul_13_s2.SOA_REG=1'b0;
  PADD9 n27_s3 (
    .DOUT({n273_Z_Z[8],n27_8,w_sub[5:0],n27_7}),
    .SO(SO[8:0]),
    .SBO(SBO[8:0]),
    .A({GND,GND,GND,ff_tap0_g[5:0]}),
    .B({GND,GND,GND,ff_tap1_g[5:0]}),
    .SI({GND,GND,GND,GND,GND,GND,GND,GND,GND}),
    .SBI({GND,GND,GND,GND,GND,GND,GND,GND,GND}),
    .ASEL(GND),
    .CLK(w_video_clk),
    .CE(VCC),
    .RESET(GND) 
);
defparam n27_s3.ADD_SUB=1'b1;
defparam n27_s3.AREG=1'b0;
defparam n27_s3.BREG=1'b0;
defparam n27_s3.BSEL_MODE=1'b0;
defparam n27_s3.PADD_RESET_MODE="SYNC";
defparam n27_s3.SOREG=1'b0;
  ALU w_add_2_s (
    .SUM(w_add[2]),
    .COUT(w_add_2_3),
    .I0(ff_mul[2]),
    .I1(ff_tap1_delay[0]),
    .I3(GND),
    .CIN(GND) 
);
defparam w_add_2_s.ALU_MODE=0;
  ALU w_add_3_s (
    .SUM(w_add[3]),
    .COUT(w_add_3_3),
    .I0(ff_mul[3]),
    .I1(ff_tap1_delay[1]),
    .I3(GND),
    .CIN(w_add_2_3) 
);
defparam w_add_3_s.ALU_MODE=0;
  ALU w_add_4_s (
    .SUM(w_add[4]),
    .COUT(w_add_4_3),
    .I0(ff_mul[4]),
    .I1(ff_tap1_delay[2]),
    .I3(GND),
    .CIN(w_add_3_3) 
);
defparam w_add_4_s.ALU_MODE=0;
  ALU w_add_5_s (
    .SUM(w_add[5]),
    .COUT(w_add_5_3),
    .I0(ff_mul[5]),
    .I1(ff_tap1_delay[3]),
    .I3(GND),
    .CIN(w_add_4_3) 
);
defparam w_add_5_s.ALU_MODE=0;
  ALU w_add_6_s (
    .SUM(w_add[6]),
    .COUT(w_add_6_3),
    .I0(ff_mul[6]),
    .I1(ff_tap1_delay[4]),
    .I3(GND),
    .CIN(w_add_5_3) 
);
defparam w_add_6_s.ALU_MODE=0;
  ALU w_add_7_s (
    .SUM(w_add[7]),
    .COUT(w_add_7_0_COUT),
    .I0(ff_mul[7]),
    .I1(ff_tap1_delay[5]),
    .I3(GND),
    .CIN(w_add_6_3) 
);
defparam w_add_7_s.ALU_MODE=0;
  VCC VCC_cZ (
    .V(VCC)
);
  GND GND_cZ (
    .G(GND)
);
endmodule /* video_out_bilinear_0 */
module video_out_bilinear_1 (
  w_video_clk,
  ff_tap1_b,
  ff_coeff3,
  ff_tap0_b,
  w_video_b
)
;
input w_video_clk;
input [5:0] ff_tap1_b;
input [4:0] ff_coeff3;
input [5:0] ff_tap0_b;
output [7:0] w_video_b;
wire n27_8;
wire n27_7;
wire w_add_2_3;
wire w_add_3_3;
wire w_add_4_3;
wire w_add_5_3;
wire w_add_6_3;
wire w_add_7_0_COUT;
wire [5:0] ff_tap1_delay;
wire [7:0] ff_mul;
wire [8:8] n273_Z_Z;
wire [5:0] w_sub;
wire [7:2] w_add;
wire [17:0] DOUT;
wire [8:0] SOA;
wire [8:0] SOB;
wire [8:0] SO;
wire [8:0] SBO;
wire VCC;
wire GND;
  DFF ff_tap1_delay_4_s0 (
    .Q(ff_tap1_delay[4]),
    .D(ff_tap1_b[4]),
    .CLK(w_video_clk) 
);
  DFF ff_tap1_delay_3_s0 (
    .Q(ff_tap1_delay[3]),
    .D(ff_tap1_b[3]),
    .CLK(w_video_clk) 
);
  DFF ff_tap1_delay_2_s0 (
    .Q(ff_tap1_delay[2]),
    .D(ff_tap1_b[2]),
    .CLK(w_video_clk) 
);
  DFF ff_tap1_delay_1_s0 (
    .Q(ff_tap1_delay[1]),
    .D(ff_tap1_b[1]),
    .CLK(w_video_clk) 
);
  DFF ff_tap1_delay_0_s0 (
    .Q(ff_tap1_delay[0]),
    .D(ff_tap1_b[0]),
    .CLK(w_video_clk) 
);
  DFF ff_out_7_s0 (
    .Q(w_video_b[7]),
    .D(w_add[7]),
    .CLK(w_video_clk) 
);
  DFF ff_out_6_s0 (
    .Q(w_video_b[6]),
    .D(w_add[6]),
    .CLK(w_video_clk) 
);
  DFF ff_out_5_s0 (
    .Q(w_video_b[5]),
    .D(w_add[5]),
    .CLK(w_video_clk) 
);
  DFF ff_out_4_s0 (
    .Q(w_video_b[4]),
    .D(w_add[4]),
    .CLK(w_video_clk) 
);
  DFF ff_out_3_s0 (
    .Q(w_video_b[3]),
    .D(w_add[3]),
    .CLK(w_video_clk) 
);
  DFF ff_out_2_s0 (
    .Q(w_video_b[2]),
    .D(w_add[2]),
    .CLK(w_video_clk) 
);
  DFF ff_out_1_s0 (
    .Q(w_video_b[1]),
    .D(ff_mul[1]),
    .CLK(w_video_clk) 
);
  DFF ff_out_0_s0 (
    .Q(w_video_b[0]),
    .D(ff_mul[0]),
    .CLK(w_video_clk) 
);
  DFF ff_tap1_delay_5_s0 (
    .Q(ff_tap1_delay[5]),
    .D(ff_tap1_b[5]),
    .CLK(w_video_clk) 
);
  MULT9X9 w_mul_13_s2 (
    .DOUT({DOUT[17:12],ff_mul[7:0],DOUT[3:0]}),
    .SOA(SOA[8:0]),
    .SOB(SOB[8:0]),
    .A({n273_Z_Z[8],n27_8,w_sub[5:0],n27_7}),
    .B({GND,GND,GND,GND,ff_coeff3[4:0]}),
    .SIA({GND,GND,GND,GND,GND,GND,GND,GND,GND}),
    .SIB({GND,GND,GND,GND,GND,GND,GND,GND,GND}),
    .ASEL(GND),
    .BSEL(GND),
    .ASIGN(VCC),
    .BSIGN(VCC),
    .CLK(w_video_clk),
    .CE(VCC),
    .RESET(GND) 
);
defparam w_mul_13_s2.AREG=1'b0;
defparam w_mul_13_s2.ASIGN_REG=1'b0;
defparam w_mul_13_s2.BREG=1'b1;
defparam w_mul_13_s2.BSIGN_REG=1'b0;
defparam w_mul_13_s2.MULT_RESET_MODE="SYNC";
defparam w_mul_13_s2.OUT_REG=1'b1;
defparam w_mul_13_s2.PIPE_REG=1'b0;
defparam w_mul_13_s2.SOA_REG=1'b0;
  PADD9 n27_s3 (
    .DOUT({n273_Z_Z[8],n27_8,w_sub[5:0],n27_7}),
    .SO(SO[8:0]),
    .SBO(SBO[8:0]),
    .A({GND,GND,GND,ff_tap0_b[5:0]}),
    .B({GND,GND,GND,ff_tap1_b[5:0]}),
    .SI({GND,GND,GND,GND,GND,GND,GND,GND,GND}),
    .SBI({GND,GND,GND,GND,GND,GND,GND,GND,GND}),
    .ASEL(GND),
    .CLK(w_video_clk),
    .CE(VCC),
    .RESET(GND) 
);
defparam n27_s3.ADD_SUB=1'b1;
defparam n27_s3.AREG=1'b0;
defparam n27_s3.BREG=1'b0;
defparam n27_s3.BSEL_MODE=1'b0;
defparam n27_s3.PADD_RESET_MODE="SYNC";
defparam n27_s3.SOREG=1'b0;
  ALU w_add_2_s (
    .SUM(w_add[2]),
    .COUT(w_add_2_3),
    .I0(ff_mul[2]),
    .I1(ff_tap1_delay[0]),
    .I3(GND),
    .CIN(GND) 
);
defparam w_add_2_s.ALU_MODE=0;
  ALU w_add_3_s (
    .SUM(w_add[3]),
    .COUT(w_add_3_3),
    .I0(ff_mul[3]),
    .I1(ff_tap1_delay[1]),
    .I3(GND),
    .CIN(w_add_2_3) 
);
defparam w_add_3_s.ALU_MODE=0;
  ALU w_add_4_s (
    .SUM(w_add[4]),
    .COUT(w_add_4_3),
    .I0(ff_mul[4]),
    .I1(ff_tap1_delay[2]),
    .I3(GND),
    .CIN(w_add_3_3) 
);
defparam w_add_4_s.ALU_MODE=0;
  ALU w_add_5_s (
    .SUM(w_add[5]),
    .COUT(w_add_5_3),
    .I0(ff_mul[5]),
    .I1(ff_tap1_delay[3]),
    .I3(GND),
    .CIN(w_add_4_3) 
);
defparam w_add_5_s.ALU_MODE=0;
  ALU w_add_6_s (
    .SUM(w_add[6]),
    .COUT(w_add_6_3),
    .I0(ff_mul[6]),
    .I1(ff_tap1_delay[4]),
    .I3(GND),
    .CIN(w_add_5_3) 
);
defparam w_add_6_s.ALU_MODE=0;
  ALU w_add_7_s (
    .SUM(w_add[7]),
    .COUT(w_add_7_0_COUT),
    .I0(ff_mul[7]),
    .I1(ff_tap1_delay[5]),
    .I3(GND),
    .CIN(w_add_6_3) 
);
defparam w_add_7_s.ALU_MODE=0;
  VCC VCC_cZ (
    .V(VCC)
);
  GND GND_cZ (
    .G(GND)
);
endmodule /* video_out_bilinear_1 */
module video_out_hmag (
  w_video_clk,
  n723_3,
  n36_6,
  slot_reset_n_d,
  w_h_back_porch_end_12,
  p_vdp_r_5_4,
  w_vdp_enable,
  ff_h_cnt,
  w_vdp_hcounter,
  w_vdp_vcounter,
  w_video_r_vdp,
  w_video_g_vdp,
  w_video_b_vdp,
  w_data_r_out,
  w_data_g_out,
  w_data_b_out
)
;
input w_video_clk;
input n723_3;
input n36_6;
input slot_reset_n_d;
input w_h_back_porch_end_12;
input p_vdp_r_5_4;
input w_vdp_enable;
input [6:0] ff_h_cnt;
input [10:1] w_vdp_hcounter;
input [1:0] w_vdp_vcounter;
input [5:0] w_video_r_vdp;
input [5:0] w_video_g_vdp;
input [5:0] w_video_b_vdp;
output [7:0] w_data_r_out;
output [7:0] w_data_g_out;
output [7:0] w_data_b_out;
wire n733_4;
wire n102_3;
wire n103_3;
wire n104_3;
wire n105_4;
wire n749_4;
wire w_active_start;
wire w_we_buf;
wire ff_coeff1_addr_tmp_18;
wire n102_4;
wire n103_4;
wire n749_5;
wire w_active_start_8;
wire w_active_start_9;
wire n749_6;
wire n749_7;
wire ff_coeff1_0_25;
wire ff_x_position_r_8_7;
wire w_we_buf_39;
wire ff_hold0;
wire ff_hold1;
wire ff_hold2;
wire ff_hold3;
wire ff_hold4;
wire ff_active;
wire ff_coeff1_0_5;
wire ff_coeff1_0_9;
wire n48_1;
wire n48_2;
wire n47_1;
wire n47_2;
wire n46_1;
wire n46_2;
wire n45_1;
wire n45_2;
wire n44_1;
wire n44_2;
wire n43_1;
wire n43_2;
wire n42_1;
wire n42_2;
wire n41_1;
wire n41_2;
wire n40_1;
wire n40_0_COUT;
wire w_odd_gain_0_2;
wire w_odd_gain_0_3;
wire w_odd_gain_1_2;
wire w_odd_gain_1_3;
wire w_odd_gain_2_2;
wire w_odd_gain_2_3;
wire w_odd_gain_3_2;
wire w_odd_gain_3_3;
wire w_odd_gain_4_2;
wire w_odd_gain_4_3;
wire w_odd_gain_5_2;
wire w_odd_gain_5_3;
wire w_odd_gain_6_2;
wire w_odd_gain_6_3;
wire w_odd_gain_7_2;
wire w_odd_gain_8_6;
wire w_odd_gain_0_5;
wire w_odd_gain_1_5;
wire w_odd_gain_2_5;
wire w_odd_gain_3_5;
wire w_odd_gain_4_5;
wire w_odd_gain_5_5;
wire w_odd_gain_6_5;
wire w_odd_gain_7_5;
wire w_normalized_numerator_8_5;
wire w_normalized_numerator_9_5;
wire w_normalized_numerator_10_5;
wire w_normalized_numerator_11_5;
wire w_gain2_7_7;
wire ff_hold0_7;
wire ff_tap0_r_5_7;
wire w_sub_numerator_3_12;
wire ff_coeff1_0_26;
wire n49_6;
wire n93_6;
wire [8:8] w_sub_numerator;
wire [9:0] ff_x_position_r;
wire [7:3] ff_numerator;
wire [4:0] ff_coeff;
wire [5:0] ff_tap0_r;
wire [5:0] ff_tap0_g;
wire [5:0] ff_tap0_b;
wire [5:0] ff_tap1_r;
wire [5:0] ff_tap1_g;
wire [5:0] ff_tap1_b;
wire [7:0] ff_gain;
wire [4:0] ff_coeff3;
wire [9:0] w_odd_gain;
wire [13:8] w_normalized_numerator;
wire [5:0] w_pixel_r;
wire [5:0] w_pixel_g;
wire [5:0] w_pixel_b;
wire [7:0] w_video_r;
wire [7:0] w_video_g;
wire [7:0] w_video_b;
wire [3:1] DO;
wire [17:0] DOUT;
wire [8:0] SOA;
wire [8:0] SOB;
wire [17:0] DOUT_0;
wire [8:0] SOA_0;
wire [8:0] SOB_0;
wire [17:0] DOUT_1;
wire [8:0] SOA_1;
wire [8:0] SOB_1;
wire VCC;
wire GND;
  LUT2 n733_s1 (
    .F(n733_4),
    .I0(w_active_start),
    .I1(slot_reset_n_d) 
);
defparam n733_s1.INIT=4'hB;
  LUT3 n102_s0 (
    .F(n102_3),
    .I0(ff_numerator[6]),
    .I1(n102_4),
    .I2(ff_numerator[7]) 
);
defparam n102_s0.INIT=8'hE1;
  LUT4 n103_s0 (
    .F(n103_3),
    .I0(ff_numerator[7]),
    .I1(ff_numerator[3]),
    .I2(ff_numerator[6]),
    .I3(n103_4) 
);
defparam n103_s0.INIT=16'hC30A;
  LUT4 n104_s0 (
    .F(n104_3),
    .I0(ff_numerator[3]),
    .I1(w_sub_numerator[8]),
    .I2(ff_numerator[4]),
    .I3(ff_numerator[5]) 
);
defparam n104_s0.INIT=16'h1FE0;
  LUT3 n105_s1 (
    .F(n105_4),
    .I0(ff_numerator[3]),
    .I1(w_sub_numerator[8]),
    .I2(ff_numerator[4]) 
);
defparam n105_s1.INIT=8'h1E;
  LUT4 n749_s1 (
    .F(n749_4),
    .I0(ff_x_position_r[2]),
    .I1(ff_x_position_r[3]),
    .I2(n749_5),
    .I3(n723_3) 
);
defparam n749_s1.INIT=16'hFF80;
  LUT4 w_active_start_s4 (
    .F(w_active_start),
    .I0(ff_h_cnt[0]),
    .I1(w_active_start_8),
    .I2(w_h_back_porch_end_12),
    .I3(w_active_start_9) 
);
defparam w_active_start_s4.INIT=16'h4000;
  LUT4 w_we_buf_s24 (
    .F(w_we_buf),
    .I0(w_vdp_hcounter[9]),
    .I1(w_vdp_hcounter[8]),
    .I2(w_we_buf_39),
    .I3(w_vdp_hcounter[10]) 
);
defparam w_we_buf_s24.INIT=16'h15EF;
  LUT3 w_sub_numerator_8_s4 (
    .F(w_sub_numerator[8]),
    .I0(ff_numerator[6]),
    .I1(ff_numerator[7]),
    .I2(n102_4) 
);
defparam w_sub_numerator_8_s4.INIT=8'h01;
  LUT2 ff_coeff1_addr_tmp_s9 (
    .F(ff_coeff1_addr_tmp_18),
    .I0(ff_coeff1_0_5),
    .I1(ff_coeff1_0_9) 
);
defparam ff_coeff1_addr_tmp_s9.INIT=4'h9;
  LUT3 n102_s1 (
    .F(n102_4),
    .I0(ff_numerator[4]),
    .I1(ff_numerator[5]),
    .I2(ff_numerator[3]) 
);
defparam n102_s1.INIT=8'h80;
  LUT2 n103_s1 (
    .F(n103_4),
    .I0(ff_numerator[4]),
    .I1(ff_numerator[5]) 
);
defparam n103_s1.INIT=4'h8;
  LUT3 n749_s2 (
    .F(n749_5),
    .I0(ff_x_position_r[4]),
    .I1(ff_x_position_r[5]),
    .I2(n749_6) 
);
defparam n749_s2.INIT=8'h80;
  LUT2 w_active_start_s5 (
    .F(w_active_start_8),
    .I0(ff_h_cnt[1]),
    .I1(ff_h_cnt[4]) 
);
defparam w_active_start_s5.INIT=4'h1;
  LUT4 w_active_start_s6 (
    .F(w_active_start_9),
    .I0(ff_h_cnt[2]),
    .I1(ff_h_cnt[3]),
    .I2(ff_h_cnt[5]),
    .I3(ff_h_cnt[6]) 
);
defparam w_active_start_s6.INIT=16'h4000;
  LUT4 n749_s3 (
    .F(n749_6),
    .I0(ff_x_position_r[6]),
    .I1(ff_x_position_r[0]),
    .I2(ff_x_position_r[1]),
    .I3(n749_7) 
);
defparam n749_s3.INIT=16'h4000;
  LUT3 n749_s4 (
    .F(n749_7),
    .I0(ff_x_position_r[7]),
    .I1(ff_x_position_r[8]),
    .I2(ff_x_position_r[9]) 
);
defparam n749_s4.INIT=8'h10;
  LUT2 ff_coeff1_0_s13 (
    .F(ff_coeff1_0_25),
    .I0(ff_coeff1_0_5),
    .I1(ff_coeff1_0_9) 
);
defparam ff_coeff1_0_s13.INIT=4'h6;
  LUT4 ff_x_position_r_8_s2 (
    .F(ff_x_position_r_8_7),
    .I0(ff_numerator[6]),
    .I1(ff_numerator[7]),
    .I2(n102_4),
    .I3(ff_active) 
);
defparam ff_x_position_r_8_s2.INIT=16'hFE00;
  LUT4 w_we_buf_s26 (
    .F(w_we_buf_39),
    .I0(w_vdp_hcounter[8]),
    .I1(w_vdp_hcounter[7]),
    .I2(n93_6),
    .I3(w_vdp_hcounter[6]) 
);
defparam w_we_buf_s26.INIT=16'hDBDD;
  DFFRE ff_x_position_r_8_s0 (
    .Q(ff_x_position_r[8]),
    .D(n41_1),
    .CLK(w_video_clk),
    .CE(ff_x_position_r_8_7),
    .RESET(n723_3) 
);
  DFFRE ff_x_position_r_7_s0 (
    .Q(ff_x_position_r[7]),
    .D(n42_1),
    .CLK(w_video_clk),
    .CE(ff_x_position_r_8_7),
    .RESET(n723_3) 
);
  DFFRE ff_x_position_r_6_s0 (
    .Q(ff_x_position_r[6]),
    .D(n43_1),
    .CLK(w_video_clk),
    .CE(ff_x_position_r_8_7),
    .RESET(n723_3) 
);
  DFFRE ff_x_position_r_5_s0 (
    .Q(ff_x_position_r[5]),
    .D(n44_1),
    .CLK(w_video_clk),
    .CE(ff_x_position_r_8_7),
    .RESET(n723_3) 
);
  DFFRE ff_x_position_r_4_s0 (
    .Q(ff_x_position_r[4]),
    .D(n45_1),
    .CLK(w_video_clk),
    .CE(ff_x_position_r_8_7),
    .RESET(n723_3) 
);
  DFFRE ff_x_position_r_3_s0 (
    .Q(ff_x_position_r[3]),
    .D(n46_1),
    .CLK(w_video_clk),
    .CE(ff_x_position_r_8_7),
    .RESET(n723_3) 
);
  DFFRE ff_x_position_r_2_s0 (
    .Q(ff_x_position_r[2]),
    .D(n47_1),
    .CLK(w_video_clk),
    .CE(ff_x_position_r_8_7),
    .RESET(n723_3) 
);
  DFFRE ff_x_position_r_1_s0 (
    .Q(ff_x_position_r[1]),
    .D(n48_1),
    .CLK(w_video_clk),
    .CE(ff_x_position_r_8_7),
    .RESET(n723_3) 
);
  DFFRE ff_x_position_r_0_s0 (
    .Q(ff_x_position_r[0]),
    .D(n49_6),
    .CLK(w_video_clk),
    .CE(ff_x_position_r_8_7),
    .RESET(n723_3) 
);
  DFFRE ff_numerator_7_s0 (
    .Q(ff_numerator[7]),
    .D(n102_3),
    .CLK(w_video_clk),
    .CE(ff_active),
    .RESET(n733_4) 
);
  DFFRE ff_numerator_6_s0 (
    .Q(ff_numerator[6]),
    .D(n103_3),
    .CLK(w_video_clk),
    .CE(ff_active),
    .RESET(n733_4) 
);
  DFFRE ff_numerator_5_s0 (
    .Q(ff_numerator[5]),
    .D(n104_3),
    .CLK(w_video_clk),
    .CE(ff_active),
    .RESET(n733_4) 
);
  DFFRE ff_numerator_4_s0 (
    .Q(ff_numerator[4]),
    .D(n105_4),
    .CLK(w_video_clk),
    .CE(ff_active),
    .RESET(n733_4) 
);
  DFFRE ff_numerator_3_s0 (
    .Q(ff_numerator[3]),
    .D(w_sub_numerator_3_12),
    .CLK(w_video_clk),
    .CE(ff_x_position_r_8_7),
    .RESET(n733_4) 
);
  DFFR ff_hold0_s0 (
    .Q(ff_hold0),
    .D(w_sub_numerator[8]),
    .CLK(w_video_clk),
    .RESET(ff_hold0_7) 
);
  DFF ff_hold1_s0 (
    .Q(ff_hold1),
    .D(ff_hold0),
    .CLK(w_video_clk) 
);
  DFF ff_hold2_s0 (
    .Q(ff_hold2),
    .D(ff_hold1),
    .CLK(w_video_clk) 
);
  DFF ff_hold3_s0 (
    .Q(ff_hold3),
    .D(ff_hold2),
    .CLK(w_video_clk) 
);
  DFF ff_hold4_s0 (
    .Q(ff_hold4),
    .D(ff_hold3),
    .CLK(w_video_clk) 
);
  DFFR ff_coeff_4_s0 (
    .Q(ff_coeff[4]),
    .D(w_normalized_numerator[13]),
    .CLK(w_video_clk),
    .RESET(n36_6) 
);
  DFFR ff_coeff_3_s0 (
    .Q(ff_coeff[3]),
    .D(w_normalized_numerator[12]),
    .CLK(w_video_clk),
    .RESET(n36_6) 
);
  DFFR ff_coeff_2_s0 (
    .Q(ff_coeff[2]),
    .D(w_normalized_numerator[11]),
    .CLK(w_video_clk),
    .RESET(n36_6) 
);
  DFFR ff_coeff_1_s0 (
    .Q(ff_coeff[1]),
    .D(w_normalized_numerator[10]),
    .CLK(w_video_clk),
    .RESET(n36_6) 
);
  DFFR ff_coeff_0_s0 (
    .Q(ff_coeff[0]),
    .D(w_normalized_numerator[9]),
    .CLK(w_video_clk),
    .RESET(n36_6) 
);
  DFFRE ff_active_s0 (
    .Q(ff_active),
    .D(VCC),
    .CLK(w_video_clk),
    .CE(w_active_start),
    .RESET(n749_4) 
);
  DFFE ff_tap0_r_5_s0 (
    .Q(ff_tap0_r[5]),
    .D(w_pixel_r[5]),
    .CLK(w_video_clk),
    .CE(ff_tap0_r_5_7) 
);
  DFFE ff_tap0_r_4_s0 (
    .Q(ff_tap0_r[4]),
    .D(w_pixel_r[4]),
    .CLK(w_video_clk),
    .CE(ff_tap0_r_5_7) 
);
  DFFE ff_tap0_r_3_s0 (
    .Q(ff_tap0_r[3]),
    .D(w_pixel_r[3]),
    .CLK(w_video_clk),
    .CE(ff_tap0_r_5_7) 
);
  DFFE ff_tap0_r_2_s0 (
    .Q(ff_tap0_r[2]),
    .D(w_pixel_r[2]),
    .CLK(w_video_clk),
    .CE(ff_tap0_r_5_7) 
);
  DFFE ff_tap0_r_1_s0 (
    .Q(ff_tap0_r[1]),
    .D(w_pixel_r[1]),
    .CLK(w_video_clk),
    .CE(ff_tap0_r_5_7) 
);
  DFFE ff_tap0_r_0_s0 (
    .Q(ff_tap0_r[0]),
    .D(w_pixel_r[0]),
    .CLK(w_video_clk),
    .CE(ff_tap0_r_5_7) 
);
  DFFE ff_tap0_g_5_s0 (
    .Q(ff_tap0_g[5]),
    .D(w_pixel_g[5]),
    .CLK(w_video_clk),
    .CE(ff_tap0_r_5_7) 
);
  DFFE ff_tap0_g_4_s0 (
    .Q(ff_tap0_g[4]),
    .D(w_pixel_g[4]),
    .CLK(w_video_clk),
    .CE(ff_tap0_r_5_7) 
);
  DFFE ff_tap0_g_3_s0 (
    .Q(ff_tap0_g[3]),
    .D(w_pixel_g[3]),
    .CLK(w_video_clk),
    .CE(ff_tap0_r_5_7) 
);
  DFFE ff_tap0_g_2_s0 (
    .Q(ff_tap0_g[2]),
    .D(w_pixel_g[2]),
    .CLK(w_video_clk),
    .CE(ff_tap0_r_5_7) 
);
  DFFE ff_tap0_g_1_s0 (
    .Q(ff_tap0_g[1]),
    .D(w_pixel_g[1]),
    .CLK(w_video_clk),
    .CE(ff_tap0_r_5_7) 
);
  DFFE ff_tap0_g_0_s0 (
    .Q(ff_tap0_g[0]),
    .D(w_pixel_g[0]),
    .CLK(w_video_clk),
    .CE(ff_tap0_r_5_7) 
);
  DFFE ff_tap0_b_5_s0 (
    .Q(ff_tap0_b[5]),
    .D(w_pixel_b[5]),
    .CLK(w_video_clk),
    .CE(ff_tap0_r_5_7) 
);
  DFFE ff_tap0_b_4_s0 (
    .Q(ff_tap0_b[4]),
    .D(w_pixel_b[4]),
    .CLK(w_video_clk),
    .CE(ff_tap0_r_5_7) 
);
  DFFE ff_tap0_b_3_s0 (
    .Q(ff_tap0_b[3]),
    .D(w_pixel_b[3]),
    .CLK(w_video_clk),
    .CE(ff_tap0_r_5_7) 
);
  DFFE ff_tap0_b_2_s0 (
    .Q(ff_tap0_b[2]),
    .D(w_pixel_b[2]),
    .CLK(w_video_clk),
    .CE(ff_tap0_r_5_7) 
);
  DFFE ff_tap0_b_1_s0 (
    .Q(ff_tap0_b[1]),
    .D(w_pixel_b[1]),
    .CLK(w_video_clk),
    .CE(ff_tap0_r_5_7) 
);
  DFFE ff_tap0_b_0_s0 (
    .Q(ff_tap0_b[0]),
    .D(w_pixel_b[0]),
    .CLK(w_video_clk),
    .CE(ff_tap0_r_5_7) 
);
  DFFE ff_tap1_r_5_s0 (
    .Q(ff_tap1_r[5]),
    .D(ff_tap0_r[5]),
    .CLK(w_video_clk),
    .CE(ff_tap0_r_5_7) 
);
  DFFE ff_tap1_r_4_s0 (
    .Q(ff_tap1_r[4]),
    .D(ff_tap0_r[4]),
    .CLK(w_video_clk),
    .CE(ff_tap0_r_5_7) 
);
  DFFE ff_tap1_r_3_s0 (
    .Q(ff_tap1_r[3]),
    .D(ff_tap0_r[3]),
    .CLK(w_video_clk),
    .CE(ff_tap0_r_5_7) 
);
  DFFE ff_tap1_r_2_s0 (
    .Q(ff_tap1_r[2]),
    .D(ff_tap0_r[2]),
    .CLK(w_video_clk),
    .CE(ff_tap0_r_5_7) 
);
  DFFE ff_tap1_r_1_s0 (
    .Q(ff_tap1_r[1]),
    .D(ff_tap0_r[1]),
    .CLK(w_video_clk),
    .CE(ff_tap0_r_5_7) 
);
  DFFE ff_tap1_r_0_s0 (
    .Q(ff_tap1_r[0]),
    .D(ff_tap0_r[0]),
    .CLK(w_video_clk),
    .CE(ff_tap0_r_5_7) 
);
  DFFE ff_tap1_g_5_s0 (
    .Q(ff_tap1_g[5]),
    .D(ff_tap0_g[5]),
    .CLK(w_video_clk),
    .CE(ff_tap0_r_5_7) 
);
  DFFE ff_tap1_g_4_s0 (
    .Q(ff_tap1_g[4]),
    .D(ff_tap0_g[4]),
    .CLK(w_video_clk),
    .CE(ff_tap0_r_5_7) 
);
  DFFE ff_tap1_g_3_s0 (
    .Q(ff_tap1_g[3]),
    .D(ff_tap0_g[3]),
    .CLK(w_video_clk),
    .CE(ff_tap0_r_5_7) 
);
  DFFE ff_tap1_g_2_s0 (
    .Q(ff_tap1_g[2]),
    .D(ff_tap0_g[2]),
    .CLK(w_video_clk),
    .CE(ff_tap0_r_5_7) 
);
  DFFE ff_tap1_g_1_s0 (
    .Q(ff_tap1_g[1]),
    .D(ff_tap0_g[1]),
    .CLK(w_video_clk),
    .CE(ff_tap0_r_5_7) 
);
  DFFE ff_tap1_g_0_s0 (
    .Q(ff_tap1_g[0]),
    .D(ff_tap0_g[0]),
    .CLK(w_video_clk),
    .CE(ff_tap0_r_5_7) 
);
  DFFE ff_tap1_b_5_s0 (
    .Q(ff_tap1_b[5]),
    .D(ff_tap0_b[5]),
    .CLK(w_video_clk),
    .CE(ff_tap0_r_5_7) 
);
  DFFE ff_tap1_b_4_s0 (
    .Q(ff_tap1_b[4]),
    .D(ff_tap0_b[4]),
    .CLK(w_video_clk),
    .CE(ff_tap0_r_5_7) 
);
  DFFE ff_tap1_b_3_s0 (
    .Q(ff_tap1_b[3]),
    .D(ff_tap0_b[3]),
    .CLK(w_video_clk),
    .CE(ff_tap0_r_5_7) 
);
  DFFE ff_tap1_b_2_s0 (
    .Q(ff_tap1_b[2]),
    .D(ff_tap0_b[2]),
    .CLK(w_video_clk),
    .CE(ff_tap0_r_5_7) 
);
  DFFE ff_tap1_b_1_s0 (
    .Q(ff_tap1_b[1]),
    .D(ff_tap0_b[1]),
    .CLK(w_video_clk),
    .CE(ff_tap0_r_5_7) 
);
  DFFE ff_tap1_b_0_s0 (
    .Q(ff_tap1_b[0]),
    .D(ff_tap0_b[0]),
    .CLK(w_video_clk),
    .CE(ff_tap0_r_5_7) 
);
  DFF ff_gain_7_s0 (
    .Q(ff_gain[7]),
    .D(w_gain2_7_7),
    .CLK(w_video_clk) 
);
  DFFR ff_gain_6_s0 (
    .Q(ff_gain[6]),
    .D(w_odd_gain[9]),
    .CLK(w_video_clk),
    .RESET(w_gain2_7_7) 
);
  DFFR ff_gain_5_s0 (
    .Q(ff_gain[5]),
    .D(w_odd_gain[8]),
    .CLK(w_video_clk),
    .RESET(w_gain2_7_7) 
);
  DFFR ff_gain_4_s0 (
    .Q(ff_gain[4]),
    .D(w_odd_gain[7]),
    .CLK(w_video_clk),
    .RESET(w_gain2_7_7) 
);
  DFFR ff_gain_3_s0 (
    .Q(ff_gain[3]),
    .D(w_odd_gain[6]),
    .CLK(w_video_clk),
    .RESET(w_gain2_7_7) 
);
  DFFR ff_gain_2_s0 (
    .Q(ff_gain[2]),
    .D(w_odd_gain[5]),
    .CLK(w_video_clk),
    .RESET(w_gain2_7_7) 
);
  DFFR ff_gain_1_s0 (
    .Q(ff_gain[1]),
    .D(w_odd_gain[4]),
    .CLK(w_video_clk),
    .RESET(w_gain2_7_7) 
);
  DFFR ff_gain_0_s0 (
    .Q(ff_gain[0]),
    .D(w_odd_gain[3]),
    .CLK(w_video_clk),
    .RESET(w_gain2_7_7) 
);
  DFFRE ff_x_position_r_9_s0 (
    .Q(ff_x_position_r[9]),
    .D(n40_1),
    .CLK(w_video_clk),
    .CE(ff_x_position_r_8_7),
    .RESET(n723_3) 
);
  DFF ff_coeff1_0_s2 (
    .Q(ff_coeff1_0_5),
    .D(ff_coeff1_0_26),
    .CLK(w_video_clk) 
);
  DFF ff_coeff1_0_s4 (
    .Q(ff_coeff1_0_9),
    .D(ff_coeff1_0_25),
    .CLK(w_video_clk) 
);
  RAM16SDP4 ff_coeff1_0_s5 (
    .DO(ff_coeff3[3:0]),
    .DI(ff_coeff[3:0]),
    .WAD({GND,GND,ff_coeff1_addr_tmp_18,ff_coeff1_0_26}),
    .RAD({GND,GND,ff_coeff1_0_9,ff_coeff1_0_5}),
    .WRE(VCC),
    .CLK(w_video_clk) 
);
  RAM16SDP4 ff_coeff1_0_s6 (
    .DO({DO[3:1],ff_coeff3[4]}),
    .DI({GND,GND,GND,ff_coeff[4]}),
    .WAD({GND,GND,ff_coeff1_addr_tmp_18,ff_coeff1_0_26}),
    .RAD({GND,GND,ff_coeff1_0_9,ff_coeff1_0_5}),
    .WRE(VCC),
    .CLK(w_video_clk) 
);
  MULT9X9 w_gain_r_15_s2 (
    .DOUT({DOUT[17:15],w_data_r_out[7:0],DOUT[6:0]}),
    .SOA(SOA[8:0]),
    .SOB(SOB[8:0]),
    .A({GND,w_video_r[7:0]}),
    .B({GND,ff_gain[7:0]}),
    .SIA({GND,GND,GND,GND,GND,GND,GND,GND,GND}),
    .SIB({GND,GND,GND,GND,GND,GND,GND,GND,GND}),
    .ASEL(GND),
    .BSEL(GND),
    .ASIGN(GND),
    .BSIGN(GND),
    .CLK(w_video_clk),
    .CE(VCC),
    .RESET(GND) 
);
defparam w_gain_r_15_s2.AREG=1'b1;
defparam w_gain_r_15_s2.ASIGN_REG=1'b0;
defparam w_gain_r_15_s2.BREG=1'b0;
defparam w_gain_r_15_s2.BSIGN_REG=1'b0;
defparam w_gain_r_15_s2.MULT_RESET_MODE="SYNC";
defparam w_gain_r_15_s2.OUT_REG=1'b1;
defparam w_gain_r_15_s2.PIPE_REG=1'b0;
defparam w_gain_r_15_s2.SOA_REG=1'b0;
  MULT9X9 w_gain_g_15_s2 (
    .DOUT({DOUT_0[17:15],w_data_g_out[7:0],DOUT_0[6:0]}),
    .SOA(SOA_0[8:0]),
    .SOB(SOB_0[8:0]),
    .A({GND,w_video_g[7:0]}),
    .B({GND,ff_gain[7:0]}),
    .SIA({GND,GND,GND,GND,GND,GND,GND,GND,GND}),
    .SIB({GND,GND,GND,GND,GND,GND,GND,GND,GND}),
    .ASEL(GND),
    .BSEL(GND),
    .ASIGN(GND),
    .BSIGN(GND),
    .CLK(w_video_clk),
    .CE(VCC),
    .RESET(GND) 
);
defparam w_gain_g_15_s2.AREG=1'b1;
defparam w_gain_g_15_s2.ASIGN_REG=1'b0;
defparam w_gain_g_15_s2.BREG=1'b0;
defparam w_gain_g_15_s2.BSIGN_REG=1'b0;
defparam w_gain_g_15_s2.MULT_RESET_MODE="SYNC";
defparam w_gain_g_15_s2.OUT_REG=1'b1;
defparam w_gain_g_15_s2.PIPE_REG=1'b0;
defparam w_gain_g_15_s2.SOA_REG=1'b0;
  MULT9X9 w_gain_b_15_s2 (
    .DOUT({DOUT_1[17:15],w_data_b_out[7:0],DOUT_1[6:0]}),
    .SOA(SOA_1[8:0]),
    .SOB(SOB_1[8:0]),
    .A({GND,w_video_b[7:0]}),
    .B({GND,ff_gain[7:0]}),
    .SIA({GND,GND,GND,GND,GND,GND,GND,GND,GND}),
    .SIB({GND,GND,GND,GND,GND,GND,GND,GND,GND}),
    .ASEL(GND),
    .BSEL(GND),
    .ASIGN(GND),
    .BSIGN(GND),
    .CLK(w_video_clk),
    .CE(VCC),
    .RESET(GND) 
);
defparam w_gain_b_15_s2.AREG=1'b1;
defparam w_gain_b_15_s2.ASIGN_REG=1'b0;
defparam w_gain_b_15_s2.BREG=1'b0;
defparam w_gain_b_15_s2.BSIGN_REG=1'b0;
defparam w_gain_b_15_s2.MULT_RESET_MODE="SYNC";
defparam w_gain_b_15_s2.OUT_REG=1'b1;
defparam w_gain_b_15_s2.PIPE_REG=1'b0;
defparam w_gain_b_15_s2.SOA_REG=1'b0;
  ALU n48_s (
    .SUM(n48_1),
    .COUT(n48_2),
    .I0(ff_x_position_r[1]),
    .I1(ff_x_position_r[0]),
    .I3(GND),
    .CIN(GND) 
);
defparam n48_s.ALU_MODE=0;
  ALU n47_s (
    .SUM(n47_1),
    .COUT(n47_2),
    .I0(ff_x_position_r[2]),
    .I1(GND),
    .I3(GND),
    .CIN(n48_2) 
);
defparam n47_s.ALU_MODE=0;
  ALU n46_s (
    .SUM(n46_1),
    .COUT(n46_2),
    .I0(ff_x_position_r[3]),
    .I1(GND),
    .I3(GND),
    .CIN(n47_2) 
);
defparam n46_s.ALU_MODE=0;
  ALU n45_s (
    .SUM(n45_1),
    .COUT(n45_2),
    .I0(ff_x_position_r[4]),
    .I1(GND),
    .I3(GND),
    .CIN(n46_2) 
);
defparam n45_s.ALU_MODE=0;
  ALU n44_s (
    .SUM(n44_1),
    .COUT(n44_2),
    .I0(ff_x_position_r[5]),
    .I1(GND),
    .I3(GND),
    .CIN(n45_2) 
);
defparam n44_s.ALU_MODE=0;
  ALU n43_s (
    .SUM(n43_1),
    .COUT(n43_2),
    .I0(ff_x_position_r[6]),
    .I1(GND),
    .I3(GND),
    .CIN(n44_2) 
);
defparam n43_s.ALU_MODE=0;
  ALU n42_s (
    .SUM(n42_1),
    .COUT(n42_2),
    .I0(ff_x_position_r[7]),
    .I1(GND),
    .I3(GND),
    .CIN(n43_2) 
);
defparam n42_s.ALU_MODE=0;
  ALU n41_s (
    .SUM(n41_1),
    .COUT(n41_2),
    .I0(ff_x_position_r[8]),
    .I1(GND),
    .I3(GND),
    .CIN(n42_2) 
);
defparam n41_s.ALU_MODE=0;
  ALU n40_s (
    .SUM(n40_1),
    .COUT(n40_0_COUT),
    .I0(ff_x_position_r[9]),
    .I1(GND),
    .I3(GND),
    .CIN(n41_2) 
);
defparam n40_s.ALU_MODE=0;
  ALU w_odd_gain_0_s (
    .SUM(w_odd_gain_0_2),
    .COUT(w_odd_gain_0_3),
    .I0(w_video_r[0]),
    .I1(w_video_g[0]),
    .I3(GND),
    .CIN(GND) 
);
defparam w_odd_gain_0_s.ALU_MODE=0;
  ALU w_odd_gain_1_s (
    .SUM(w_odd_gain_1_2),
    .COUT(w_odd_gain_1_3),
    .I0(w_video_r[1]),
    .I1(w_video_g[1]),
    .I3(GND),
    .CIN(w_odd_gain_0_3) 
);
defparam w_odd_gain_1_s.ALU_MODE=0;
  ALU w_odd_gain_2_s (
    .SUM(w_odd_gain_2_2),
    .COUT(w_odd_gain_2_3),
    .I0(w_video_r[2]),
    .I1(w_video_g[2]),
    .I3(GND),
    .CIN(w_odd_gain_1_3) 
);
defparam w_odd_gain_2_s.ALU_MODE=0;
  ALU w_odd_gain_3_s (
    .SUM(w_odd_gain_3_2),
    .COUT(w_odd_gain_3_3),
    .I0(w_video_r[3]),
    .I1(w_video_g[3]),
    .I3(GND),
    .CIN(w_odd_gain_2_3) 
);
defparam w_odd_gain_3_s.ALU_MODE=0;
  ALU w_odd_gain_4_s (
    .SUM(w_odd_gain_4_2),
    .COUT(w_odd_gain_4_3),
    .I0(w_video_r[4]),
    .I1(w_video_g[4]),
    .I3(GND),
    .CIN(w_odd_gain_3_3) 
);
defparam w_odd_gain_4_s.ALU_MODE=0;
  ALU w_odd_gain_5_s (
    .SUM(w_odd_gain_5_2),
    .COUT(w_odd_gain_5_3),
    .I0(w_video_r[5]),
    .I1(w_video_g[5]),
    .I3(GND),
    .CIN(w_odd_gain_4_3) 
);
defparam w_odd_gain_5_s.ALU_MODE=0;
  ALU w_odd_gain_6_s (
    .SUM(w_odd_gain_6_2),
    .COUT(w_odd_gain_6_3),
    .I0(w_video_r[6]),
    .I1(w_video_g[6]),
    .I3(GND),
    .CIN(w_odd_gain_5_3) 
);
defparam w_odd_gain_6_s.ALU_MODE=0;
  ALU w_odd_gain_7_s (
    .SUM(w_odd_gain_7_2),
    .COUT(w_odd_gain_8_6),
    .I0(w_video_r[7]),
    .I1(w_video_g[7]),
    .I3(GND),
    .CIN(w_odd_gain_6_3) 
);
defparam w_odd_gain_7_s.ALU_MODE=0;
  ALU w_odd_gain_0_s0 (
    .SUM(w_odd_gain[0]),
    .COUT(w_odd_gain_0_5),
    .I0(w_odd_gain_0_2),
    .I1(w_video_b[0]),
    .I3(GND),
    .CIN(GND) 
);
defparam w_odd_gain_0_s0.ALU_MODE=0;
  ALU w_odd_gain_1_s0 (
    .SUM(w_odd_gain[1]),
    .COUT(w_odd_gain_1_5),
    .I0(w_odd_gain_1_2),
    .I1(w_video_b[1]),
    .I3(GND),
    .CIN(w_odd_gain_0_5) 
);
defparam w_odd_gain_1_s0.ALU_MODE=0;
  ALU w_odd_gain_2_s0 (
    .SUM(w_odd_gain[2]),
    .COUT(w_odd_gain_2_5),
    .I0(w_odd_gain_2_2),
    .I1(w_video_b[2]),
    .I3(GND),
    .CIN(w_odd_gain_1_5) 
);
defparam w_odd_gain_2_s0.ALU_MODE=0;
  ALU w_odd_gain_3_s0 (
    .SUM(w_odd_gain[3]),
    .COUT(w_odd_gain_3_5),
    .I0(w_odd_gain_3_2),
    .I1(w_video_b[3]),
    .I3(GND),
    .CIN(w_odd_gain_2_5) 
);
defparam w_odd_gain_3_s0.ALU_MODE=0;
  ALU w_odd_gain_4_s0 (
    .SUM(w_odd_gain[4]),
    .COUT(w_odd_gain_4_5),
    .I0(w_odd_gain_4_2),
    .I1(w_video_b[4]),
    .I3(GND),
    .CIN(w_odd_gain_3_5) 
);
defparam w_odd_gain_4_s0.ALU_MODE=0;
  ALU w_odd_gain_5_s0 (
    .SUM(w_odd_gain[5]),
    .COUT(w_odd_gain_5_5),
    .I0(w_odd_gain_5_2),
    .I1(w_video_b[5]),
    .I3(GND),
    .CIN(w_odd_gain_4_5) 
);
defparam w_odd_gain_5_s0.ALU_MODE=0;
  ALU w_odd_gain_6_s0 (
    .SUM(w_odd_gain[6]),
    .COUT(w_odd_gain_6_5),
    .I0(w_odd_gain_6_2),
    .I1(w_video_b[6]),
    .I3(GND),
    .CIN(w_odd_gain_5_5) 
);
defparam w_odd_gain_6_s0.ALU_MODE=0;
  ALU w_odd_gain_7_s0 (
    .SUM(w_odd_gain[7]),
    .COUT(w_odd_gain_7_5),
    .I0(w_odd_gain_7_2),
    .I1(w_video_b[7]),
    .I3(GND),
    .CIN(w_odd_gain_6_5) 
);
defparam w_odd_gain_7_s0.ALU_MODE=0;
  ALU w_odd_gain_8_s0 (
    .SUM(w_odd_gain[8]),
    .COUT(w_odd_gain[9]),
    .I0(w_odd_gain_8_6),
    .I1(GND),
    .I3(GND),
    .CIN(w_odd_gain_7_5) 
);
defparam w_odd_gain_8_s0.ALU_MODE=0;
  ALU w_normalized_numerator_8_s (
    .SUM(w_normalized_numerator[8]),
    .COUT(w_normalized_numerator_8_5),
    .I0(ff_numerator[5]),
    .I1(ff_numerator[3]),
    .I3(GND),
    .CIN(GND) 
);
defparam w_normalized_numerator_8_s.ALU_MODE=0;
  ALU w_normalized_numerator_9_s (
    .SUM(w_normalized_numerator[9]),
    .COUT(w_normalized_numerator_9_5),
    .I0(ff_numerator[6]),
    .I1(ff_numerator[4]),
    .I3(GND),
    .CIN(w_normalized_numerator_8_5) 
);
defparam w_normalized_numerator_9_s.ALU_MODE=0;
  ALU w_normalized_numerator_10_s (
    .SUM(w_normalized_numerator[10]),
    .COUT(w_normalized_numerator_10_5),
    .I0(ff_numerator[7]),
    .I1(ff_numerator[5]),
    .I3(GND),
    .CIN(w_normalized_numerator_9_5) 
);
defparam w_normalized_numerator_10_s.ALU_MODE=0;
  ALU w_normalized_numerator_11_s (
    .SUM(w_normalized_numerator[11]),
    .COUT(w_normalized_numerator_11_5),
    .I0(GND),
    .I1(ff_numerator[6]),
    .I3(GND),
    .CIN(w_normalized_numerator_10_5) 
);
defparam w_normalized_numerator_11_s.ALU_MODE=0;
  ALU w_normalized_numerator_12_s (
    .SUM(w_normalized_numerator[12]),
    .COUT(w_normalized_numerator[13]),
    .I0(GND),
    .I1(ff_numerator[7]),
    .I3(GND),
    .CIN(w_normalized_numerator_11_5) 
);
defparam w_normalized_numerator_12_s.ALU_MODE=0;
  INV w_gain2_7_s3 (
    .O(w_gain2_7_7),
    .I(w_vdp_vcounter[0]) 
);
  INV ff_hold0_s3 (
    .O(ff_hold0_7),
    .I(ff_active) 
);
  INV ff_tap0_r_5_s3 (
    .O(ff_tap0_r_5_7),
    .I(ff_hold4) 
);
  INV w_sub_numerator_3_s6 (
    .O(w_sub_numerator_3_12),
    .I(ff_numerator[3]) 
);
  INV ff_coeff1_0_s14 (
    .O(ff_coeff1_0_26),
    .I(ff_coeff1_0_5) 
);
  INV n49_s2 (
    .O(n49_6),
    .I(ff_x_position_r[0]) 
);
  video_double_buffer u_double_buffer (
    .w_we_buf(w_we_buf),
    .w_video_clk(w_video_clk),
    .p_vdp_r_5_4(p_vdp_r_5_4),
    .ff_active(ff_active),
    .w_vdp_enable(w_vdp_enable),
    .w_vdp_vcounter(w_vdp_vcounter[1]),
    .w_video_r_vdp(w_video_r_vdp[5:0]),
    .w_video_g_vdp(w_video_g_vdp[5:0]),
    .w_video_b_vdp(w_video_b_vdp[5:0]),
    .ff_x_position_r(ff_x_position_r[9:0]),
    .w_vdp_hcounter(w_vdp_hcounter[10:1]),
    .n93_6(n93_6),
    .w_pixel_r(w_pixel_r[5:0]),
    .w_pixel_g(w_pixel_g[5:0]),
    .w_pixel_b(w_pixel_b[5:0])
);
  video_out_bilinear u_bilinear_r (
    .w_video_clk(w_video_clk),
    .ff_tap1_r(ff_tap1_r[5:0]),
    .ff_coeff3(ff_coeff3[4:0]),
    .ff_tap0_r(ff_tap0_r[5:0]),
    .w_video_r(w_video_r[7:0])
);
  video_out_bilinear_0 u_bilinear_g (
    .w_video_clk(w_video_clk),
    .ff_tap1_g(ff_tap1_g[5:0]),
    .ff_coeff3(ff_coeff3[4:0]),
    .ff_tap0_g(ff_tap0_g[5:0]),
    .w_video_g(w_video_g[7:0])
);
  video_out_bilinear_1 u_bilinear_b (
    .w_video_clk(w_video_clk),
    .ff_tap1_b(ff_tap1_b[5:0]),
    .ff_coeff3(ff_coeff3[4:0]),
    .ff_tap0_b(ff_tap0_b[5:0]),
    .w_video_b(w_video_b[7:0])
);
  VCC VCC_cZ (
    .V(VCC)
);
  GND GND_cZ (
    .G(GND)
);
endmodule /* video_out_hmag */
module video_out (
  w_video_clk,
  n36_6,
  slot_reset_n_d,
  p_vdp_r_5_4,
  w_vdp_enable,
  w_vdp_hcounter,
  w_vdp_vcounter,
  w_video_r_vdp,
  w_video_g_vdp,
  w_video_b_vdp,
  w_video_hs,
  w_video_de,
  w_video_vs,
  w_video_r,
  w_video_g,
  w_video_b
)
;
input w_video_clk;
input n36_6;
input slot_reset_n_d;
input p_vdp_r_5_4;
input w_vdp_enable;
input [10:1] w_vdp_hcounter;
input [1:0] w_vdp_vcounter;
input [5:0] w_video_r_vdp;
input [5:0] w_video_g_vdp;
input [5:0] w_video_b_vdp;
output w_video_hs;
output w_video_de;
output w_video_vs;
output [7:0] w_video_r;
output [7:0] w_video_g;
output [7:0] w_video_b;
wire w_h_back_porch_end;
wire w_h_line_end;
wire w_v_back_porch_end;
wire n723_3;
wire n274_4;
wire ff_h_sync_6;
wire ff_v_active_6;
wire n138_7;
wire n137_7;
wire n136_7;
wire n135_7;
wire n134_7;
wire n133_7;
wire n132_7;
wire n131_7;
wire n130_7;
wire w_h_back_porch_end_10;
wire w_h_back_porch_end_11;
wire w_h_back_porch_end_12;
wire w_h_line_end_11;
wire w_h_line_end_12;
wire w_v_back_porch_end_5;
wire n274_5;
wire n274_6;
wire ff_h_sync_7;
wire ff_v_sync_6;
wire n137_8;
wire n136_8;
wire n135_8;
wire n132_8;
wire n130_8;
wire n130_9;
wire w_v_back_porch_end_6;
wire ff_h_sync_8;
wire ff_v_sync_7;
wire ff_v_sync_8;
wire w_v_back_porch_end_7;
wire n107_9;
wire n203_14;
wire ff_h_active;
wire ff_v_active;
wire n70_1;
wire n70_2;
wire n69_1;
wire n69_2;
wire n68_1;
wire n68_2;
wire n67_1;
wire n67_2;
wire n66_1;
wire n66_2;
wire n65_1;
wire n65_2;
wire n64_1;
wire n64_2;
wire n63_1;
wire n63_2;
wire n62_1;
wire n62_2;
wire n61_1;
wire n61_0_COUT;
wire n139_9;
wire n71_6;
wire [10:0] ff_h_cnt;
wire [9:0] ff_v_cnt;
wire [7:0] w_data_r_out;
wire [7:0] w_data_g_out;
wire [7:0] w_data_b_out;
wire VCC;
wire GND;
  LUT4 w_h_back_porch_end_s6 (
    .F(w_h_back_porch_end),
    .I0(ff_h_cnt[0]),
    .I1(w_h_back_porch_end_10),
    .I2(w_h_back_porch_end_11),
    .I3(w_h_back_porch_end_12) 
);
defparam w_h_back_porch_end_s6.INIT=16'h4000;
  LUT4 w_h_line_end_s7 (
    .F(w_h_line_end),
    .I0(ff_h_cnt[5]),
    .I1(w_h_line_end_11),
    .I2(w_h_back_porch_end_11),
    .I3(w_h_line_end_12) 
);
defparam w_h_line_end_s7.INIT=16'h4000;
  LUT3 w_v_back_porch_end_s1 (
    .F(w_v_back_porch_end),
    .I0(ff_v_cnt[9]),
    .I1(ff_v_cnt[5]),
    .I2(w_v_back_porch_end_5) 
);
defparam w_v_back_porch_end_s1.INIT=8'h40;
  LUT2 n263_s1 (
    .F(n723_3),
    .I0(w_h_line_end),
    .I1(slot_reset_n_d) 
);
defparam n263_s1.INIT=4'hB;
  LUT4 n274_s1 (
    .F(n274_4),
    .I0(n274_5),
    .I1(w_h_back_porch_end_11),
    .I2(n274_6),
    .I3(slot_reset_n_d) 
);
defparam n274_s1.INIT=16'h80FF;
  LUT2 w_video_de_s (
    .F(w_video_de),
    .I0(ff_h_active),
    .I1(ff_v_active) 
);
defparam w_video_de_s.INIT=4'h8;
  LUT4 ff_h_sync_s3 (
    .F(ff_h_sync_6),
    .I0(ff_h_cnt[0]),
    .I1(ff_h_cnt[1]),
    .I2(ff_h_sync_7),
    .I3(w_h_line_end) 
);
defparam ff_h_sync_s3.INIT=16'hFF80;
  LUT4 ff_v_active_s2 (
    .F(ff_v_active_6),
    .I0(ff_v_cnt[5]),
    .I1(ff_v_cnt[9]),
    .I2(w_h_line_end),
    .I3(w_v_back_porch_end_5) 
);
defparam ff_v_active_s2.INIT=16'h6000;
  LUT2 n138_s2 (
    .F(n138_7),
    .I0(ff_v_cnt[0]),
    .I1(ff_v_cnt[1]) 
);
defparam n138_s2.INIT=4'h6;
  LUT4 n137_s2 (
    .F(n137_7),
    .I0(n137_8),
    .I1(ff_v_cnt[0]),
    .I2(ff_v_cnt[1]),
    .I3(ff_v_cnt[2]) 
);
defparam n137_s2.INIT=16'h3F40;
  LUT4 n136_s2 (
    .F(n136_7),
    .I0(n137_8),
    .I1(n136_8),
    .I2(ff_v_cnt[2]),
    .I3(ff_v_cnt[3]) 
);
defparam n136_s2.INIT=16'h37C0;
  LUT2 n135_s2 (
    .F(n135_7),
    .I0(ff_v_cnt[4]),
    .I1(n135_8) 
);
defparam n135_s2.INIT=4'h6;
  LUT3 n134_s2 (
    .F(n134_7),
    .I0(ff_v_cnt[4]),
    .I1(n135_8),
    .I2(ff_v_cnt[5]) 
);
defparam n134_s2.INIT=8'h78;
  LUT4 n133_s2 (
    .F(n133_7),
    .I0(ff_v_cnt[4]),
    .I1(ff_v_cnt[5]),
    .I2(n135_8),
    .I3(ff_v_cnt[6]) 
);
defparam n133_s2.INIT=16'h7F80;
  LUT2 n132_s2 (
    .F(n132_7),
    .I0(ff_v_cnt[7]),
    .I1(n132_8) 
);
defparam n132_s2.INIT=4'h6;
  LUT3 n131_s2 (
    .F(n131_7),
    .I0(ff_v_cnt[7]),
    .I1(n132_8),
    .I2(ff_v_cnt[8]) 
);
defparam n131_s2.INIT=8'h78;
  LUT3 n130_s2 (
    .F(n130_7),
    .I0(n130_8),
    .I1(n130_9),
    .I2(ff_v_cnt[9]) 
);
defparam n130_s2.INIT=8'h14;
  LUT3 w_h_back_porch_end_s7 (
    .F(w_h_back_porch_end_10),
    .I0(ff_h_cnt[1]),
    .I1(ff_h_cnt[5]),
    .I2(ff_h_cnt[6]) 
);
defparam w_h_back_porch_end_s7.INIT=8'h80;
  LUT3 w_h_back_porch_end_s8 (
    .F(w_h_back_porch_end_11),
    .I0(ff_h_cnt[3]),
    .I1(ff_h_cnt[2]),
    .I2(ff_h_cnt[4]) 
);
defparam w_h_back_porch_end_s8.INIT=8'h40;
  LUT4 w_h_back_porch_end_s9 (
    .F(w_h_back_porch_end_12),
    .I0(ff_h_cnt[7]),
    .I1(ff_h_cnt[9]),
    .I2(ff_h_cnt[10]),
    .I3(ff_h_cnt[8]) 
);
defparam w_h_back_porch_end_s9.INIT=16'h0100;
  LUT3 w_h_line_end_s8 (
    .F(w_h_line_end_11),
    .I0(ff_h_cnt[7]),
    .I1(ff_h_cnt[6]),
    .I2(ff_h_cnt[8]) 
);
defparam w_h_line_end_s8.INIT=8'h40;
  LUT4 w_h_line_end_s9 (
    .F(w_h_line_end_12),
    .I0(ff_h_cnt[9]),
    .I1(ff_h_cnt[1]),
    .I2(ff_h_cnt[0]),
    .I3(ff_h_cnt[10]) 
);
defparam w_h_line_end_s9.INIT=16'h4000;
  LUT4 w_v_back_porch_end_s2 (
    .F(w_v_back_porch_end_5),
    .I0(ff_v_cnt[0]),
    .I1(ff_v_cnt[1]),
    .I2(ff_v_cnt[2]),
    .I3(w_v_back_porch_end_6) 
);
defparam w_v_back_porch_end_s2.INIT=16'h0100;
  LUT4 n274_s2 (
    .F(n274_5),
    .I0(ff_h_cnt[0]),
    .I1(ff_h_cnt[5]),
    .I2(ff_h_cnt[6]),
    .I3(ff_h_cnt[1]) 
);
defparam n274_s2.INIT=16'h0100;
  LUT4 n274_s3 (
    .F(n274_6),
    .I0(ff_h_cnt[8]),
    .I1(ff_h_cnt[9]),
    .I2(ff_h_cnt[7]),
    .I3(ff_h_cnt[10]) 
);
defparam n274_s3.INIT=16'h1000;
  LUT3 ff_h_sync_s4 (
    .F(ff_h_sync_7),
    .I0(ff_h_cnt[2]),
    .I1(w_h_back_porch_end_12),
    .I2(ff_h_sync_8) 
);
defparam ff_h_sync_s4.INIT=8'h40;
  LUT4 ff_v_sync_s3 (
    .F(ff_v_sync_6),
    .I0(ff_v_cnt[5]),
    .I1(ff_v_sync_7),
    .I2(ff_v_sync_8),
    .I3(ff_v_cnt[0]) 
);
defparam ff_v_sync_s3.INIT=16'h1000;
  LUT3 n137_s3 (
    .F(n137_8),
    .I0(ff_v_cnt[5]),
    .I1(ff_v_cnt[9]),
    .I2(w_v_back_porch_end_6) 
);
defparam n137_s3.INIT=8'h40;
  LUT2 n136_s3 (
    .F(n136_8),
    .I0(ff_v_cnt[0]),
    .I1(ff_v_cnt[1]) 
);
defparam n136_s3.INIT=4'h8;
  LUT4 n135_s3 (
    .F(n135_8),
    .I0(ff_v_cnt[0]),
    .I1(ff_v_cnt[1]),
    .I2(ff_v_cnt[2]),
    .I3(ff_v_cnt[3]) 
);
defparam n135_s3.INIT=16'h8000;
  LUT4 n132_s3 (
    .F(n132_8),
    .I0(ff_v_cnt[4]),
    .I1(ff_v_cnt[5]),
    .I2(ff_v_cnt[6]),
    .I3(n135_8) 
);
defparam n132_s3.INIT=16'h8000;
  LUT4 n130_s3 (
    .F(n130_8),
    .I0(ff_v_cnt[2]),
    .I1(ff_v_cnt[1]),
    .I2(ff_v_cnt[0]),
    .I3(n137_8) 
);
defparam n130_s3.INIT=16'h4000;
  LUT3 n130_s4 (
    .F(n130_9),
    .I0(ff_v_cnt[7]),
    .I1(ff_v_cnt[8]),
    .I2(n132_8) 
);
defparam n130_s4.INIT=8'h80;
  LUT4 w_v_back_porch_end_s3 (
    .F(w_v_back_porch_end_6),
    .I0(ff_v_cnt[4]),
    .I1(ff_v_cnt[6]),
    .I2(w_v_back_porch_end_7),
    .I3(ff_v_cnt[3]) 
);
defparam w_v_back_porch_end_s3.INIT=16'h1000;
  LUT4 ff_h_sync_s5 (
    .F(ff_h_sync_8),
    .I0(ff_h_cnt[5]),
    .I1(ff_h_cnt[6]),
    .I2(ff_h_cnt[3]),
    .I3(ff_h_cnt[4]) 
);
defparam ff_h_sync_s5.INIT=16'h1000;
  LUT4 ff_v_sync_s4 (
    .F(ff_v_sync_7),
    .I0(ff_v_cnt[1]),
    .I1(ff_v_cnt[4]),
    .I2(ff_v_cnt[3]),
    .I3(ff_v_cnt[2]) 
);
defparam ff_v_sync_s4.INIT=16'hEFF7;
  LUT4 ff_v_sync_s5 (
    .F(ff_v_sync_8),
    .I0(ff_v_cnt[6]),
    .I1(ff_v_cnt[7]),
    .I2(ff_v_cnt[8]),
    .I3(ff_v_cnt[9]) 
);
defparam ff_v_sync_s5.INIT=16'h0001;
  LUT2 w_v_back_porch_end_s4 (
    .F(w_v_back_porch_end_7),
    .I0(ff_v_cnt[7]),
    .I1(ff_v_cnt[8]) 
);
defparam w_v_back_porch_end_s4.INIT=4'h1;
  LUT4 n107_s3 (
    .F(n107_9),
    .I0(ff_h_cnt[5]),
    .I1(w_h_line_end_11),
    .I2(w_h_back_porch_end_11),
    .I3(w_h_line_end_12) 
);
defparam n107_s3.INIT=16'hBFFF;
  LUT3 w_video_r_7_s0 (
    .F(w_video_r[7]),
    .I0(w_data_r_out[7]),
    .I1(ff_h_active),
    .I2(ff_v_active) 
);
defparam w_video_r_7_s0.INIT=8'h80;
  LUT3 w_video_r_6_s0 (
    .F(w_video_r[6]),
    .I0(w_data_r_out[6]),
    .I1(ff_h_active),
    .I2(ff_v_active) 
);
defparam w_video_r_6_s0.INIT=8'h80;
  LUT3 w_video_r_5_s0 (
    .F(w_video_r[5]),
    .I0(w_data_r_out[5]),
    .I1(ff_h_active),
    .I2(ff_v_active) 
);
defparam w_video_r_5_s0.INIT=8'h80;
  LUT3 w_video_r_4_s0 (
    .F(w_video_r[4]),
    .I0(w_data_r_out[4]),
    .I1(ff_h_active),
    .I2(ff_v_active) 
);
defparam w_video_r_4_s0.INIT=8'h80;
  LUT3 w_video_r_3_s0 (
    .F(w_video_r[3]),
    .I0(w_data_r_out[3]),
    .I1(ff_h_active),
    .I2(ff_v_active) 
);
defparam w_video_r_3_s0.INIT=8'h80;
  LUT3 w_video_r_2_s0 (
    .F(w_video_r[2]),
    .I0(w_data_r_out[2]),
    .I1(ff_h_active),
    .I2(ff_v_active) 
);
defparam w_video_r_2_s0.INIT=8'h80;
  LUT3 w_video_r_1_s0 (
    .F(w_video_r[1]),
    .I0(w_data_r_out[1]),
    .I1(ff_h_active),
    .I2(ff_v_active) 
);
defparam w_video_r_1_s0.INIT=8'h80;
  LUT3 w_video_r_0_s0 (
    .F(w_video_r[0]),
    .I0(w_data_r_out[0]),
    .I1(ff_h_active),
    .I2(ff_v_active) 
);
defparam w_video_r_0_s0.INIT=8'h80;
  LUT3 w_video_g_7_s0 (
    .F(w_video_g[7]),
    .I0(w_data_g_out[7]),
    .I1(ff_h_active),
    .I2(ff_v_active) 
);
defparam w_video_g_7_s0.INIT=8'h80;
  LUT3 w_video_g_6_s0 (
    .F(w_video_g[6]),
    .I0(w_data_g_out[6]),
    .I1(ff_h_active),
    .I2(ff_v_active) 
);
defparam w_video_g_6_s0.INIT=8'h80;
  LUT3 w_video_g_5_s0 (
    .F(w_video_g[5]),
    .I0(w_data_g_out[5]),
    .I1(ff_h_active),
    .I2(ff_v_active) 
);
defparam w_video_g_5_s0.INIT=8'h80;
  LUT3 w_video_g_4_s0 (
    .F(w_video_g[4]),
    .I0(w_data_g_out[4]),
    .I1(ff_h_active),
    .I2(ff_v_active) 
);
defparam w_video_g_4_s0.INIT=8'h80;
  LUT3 w_video_g_3_s0 (
    .F(w_video_g[3]),
    .I0(w_data_g_out[3]),
    .I1(ff_h_active),
    .I2(ff_v_active) 
);
defparam w_video_g_3_s0.INIT=8'h80;
  LUT3 w_video_g_2_s0 (
    .F(w_video_g[2]),
    .I0(w_data_g_out[2]),
    .I1(ff_h_active),
    .I2(ff_v_active) 
);
defparam w_video_g_2_s0.INIT=8'h80;
  LUT3 w_video_g_1_s0 (
    .F(w_video_g[1]),
    .I0(w_data_g_out[1]),
    .I1(ff_h_active),
    .I2(ff_v_active) 
);
defparam w_video_g_1_s0.INIT=8'h80;
  LUT3 w_video_g_0_s0 (
    .F(w_video_g[0]),
    .I0(w_data_g_out[0]),
    .I1(ff_h_active),
    .I2(ff_v_active) 
);
defparam w_video_g_0_s0.INIT=8'h80;
  LUT3 w_video_b_7_s0 (
    .F(w_video_b[7]),
    .I0(w_data_b_out[7]),
    .I1(ff_h_active),
    .I2(ff_v_active) 
);
defparam w_video_b_7_s0.INIT=8'h80;
  LUT3 w_video_b_6_s0 (
    .F(w_video_b[6]),
    .I0(w_data_b_out[6]),
    .I1(ff_h_active),
    .I2(ff_v_active) 
);
defparam w_video_b_6_s0.INIT=8'h80;
  LUT3 w_video_b_5_s0 (
    .F(w_video_b[5]),
    .I0(w_data_b_out[5]),
    .I1(ff_h_active),
    .I2(ff_v_active) 
);
defparam w_video_b_5_s0.INIT=8'h80;
  LUT3 w_video_b_4_s0 (
    .F(w_video_b[4]),
    .I0(w_data_b_out[4]),
    .I1(ff_h_active),
    .I2(ff_v_active) 
);
defparam w_video_b_4_s0.INIT=8'h80;
  LUT3 w_video_b_3_s0 (
    .F(w_video_b[3]),
    .I0(w_data_b_out[3]),
    .I1(ff_h_active),
    .I2(ff_v_active) 
);
defparam w_video_b_3_s0.INIT=8'h80;
  LUT3 w_video_b_2_s0 (
    .F(w_video_b[2]),
    .I0(w_data_b_out[2]),
    .I1(ff_h_active),
    .I2(ff_v_active) 
);
defparam w_video_b_2_s0.INIT=8'h80;
  LUT3 w_video_b_1_s0 (
    .F(w_video_b[1]),
    .I0(w_data_b_out[1]),
    .I1(ff_h_active),
    .I2(ff_v_active) 
);
defparam w_video_b_1_s0.INIT=8'h80;
  LUT3 w_video_b_0_s0 (
    .F(w_video_b[0]),
    .I0(w_data_b_out[0]),
    .I1(ff_h_active),
    .I2(ff_v_active) 
);
defparam w_video_b_0_s0.INIT=8'h80;
  LUT4 n203_s6 (
    .F(n203_14),
    .I0(w_video_vs),
    .I1(ff_v_cnt[1]),
    .I2(ff_v_sync_6),
    .I3(w_h_line_end) 
);
defparam n203_s6.INIT=16'hCAAA;
  DFFR ff_h_cnt_9_s0 (
    .Q(ff_h_cnt[9]),
    .D(n62_1),
    .CLK(w_video_clk),
    .RESET(n723_3) 
);
  DFFR ff_h_cnt_8_s0 (
    .Q(ff_h_cnt[8]),
    .D(n63_1),
    .CLK(w_video_clk),
    .RESET(n723_3) 
);
  DFFR ff_h_cnt_7_s0 (
    .Q(ff_h_cnt[7]),
    .D(n64_1),
    .CLK(w_video_clk),
    .RESET(n723_3) 
);
  DFFR ff_h_cnt_6_s0 (
    .Q(ff_h_cnt[6]),
    .D(n65_1),
    .CLK(w_video_clk),
    .RESET(n723_3) 
);
  DFFR ff_h_cnt_5_s0 (
    .Q(ff_h_cnt[5]),
    .D(n66_1),
    .CLK(w_video_clk),
    .RESET(n723_3) 
);
  DFFR ff_h_cnt_4_s0 (
    .Q(ff_h_cnt[4]),
    .D(n67_1),
    .CLK(w_video_clk),
    .RESET(n723_3) 
);
  DFFR ff_h_cnt_3_s0 (
    .Q(ff_h_cnt[3]),
    .D(n68_1),
    .CLK(w_video_clk),
    .RESET(n723_3) 
);
  DFFR ff_h_cnt_2_s0 (
    .Q(ff_h_cnt[2]),
    .D(n69_1),
    .CLK(w_video_clk),
    .RESET(n723_3) 
);
  DFFR ff_h_cnt_1_s0 (
    .Q(ff_h_cnt[1]),
    .D(n70_1),
    .CLK(w_video_clk),
    .RESET(n723_3) 
);
  DFFR ff_h_cnt_0_s0 (
    .Q(ff_h_cnt[0]),
    .D(n71_6),
    .CLK(w_video_clk),
    .RESET(n723_3) 
);
  DFFRE ff_h_active_s0 (
    .Q(ff_h_active),
    .D(VCC),
    .CLK(w_video_clk),
    .CE(w_h_back_porch_end),
    .RESET(n274_4) 
);
  DFFRE ff_v_cnt_9_s0 (
    .Q(ff_v_cnt[9]),
    .D(n130_7),
    .CLK(w_video_clk),
    .CE(w_h_line_end),
    .RESET(n36_6) 
);
  DFFRE ff_v_cnt_8_s0 (
    .Q(ff_v_cnt[8]),
    .D(n131_7),
    .CLK(w_video_clk),
    .CE(w_h_line_end),
    .RESET(n36_6) 
);
  DFFRE ff_v_cnt_7_s0 (
    .Q(ff_v_cnt[7]),
    .D(n132_7),
    .CLK(w_video_clk),
    .CE(w_h_line_end),
    .RESET(n36_6) 
);
  DFFRE ff_v_cnt_6_s0 (
    .Q(ff_v_cnt[6]),
    .D(n133_7),
    .CLK(w_video_clk),
    .CE(w_h_line_end),
    .RESET(n36_6) 
);
  DFFRE ff_v_cnt_5_s0 (
    .Q(ff_v_cnt[5]),
    .D(n134_7),
    .CLK(w_video_clk),
    .CE(w_h_line_end),
    .RESET(n36_6) 
);
  DFFRE ff_v_cnt_4_s0 (
    .Q(ff_v_cnt[4]),
    .D(n135_7),
    .CLK(w_video_clk),
    .CE(w_h_line_end),
    .RESET(n36_6) 
);
  DFFRE ff_v_cnt_3_s0 (
    .Q(ff_v_cnt[3]),
    .D(n136_7),
    .CLK(w_video_clk),
    .CE(w_h_line_end),
    .RESET(n36_6) 
);
  DFFRE ff_v_cnt_2_s0 (
    .Q(ff_v_cnt[2]),
    .D(n137_7),
    .CLK(w_video_clk),
    .CE(w_h_line_end),
    .RESET(n36_6) 
);
  DFFRE ff_v_cnt_1_s0 (
    .Q(ff_v_cnt[1]),
    .D(n138_7),
    .CLK(w_video_clk),
    .CE(w_h_line_end),
    .RESET(n36_6) 
);
  DFFRE ff_v_cnt_0_s0 (
    .Q(ff_v_cnt[0]),
    .D(n139_9),
    .CLK(w_video_clk),
    .CE(w_h_line_end),
    .RESET(n36_6) 
);
  DFFRE ff_v_active_s0 (
    .Q(ff_v_active),
    .D(w_v_back_porch_end),
    .CLK(w_video_clk),
    .CE(ff_v_active_6),
    .RESET(n36_6) 
);
  DFFR ff_h_cnt_10_s0 (
    .Q(ff_h_cnt[10]),
    .D(n61_1),
    .CLK(w_video_clk),
    .RESET(n723_3) 
);
  DFFSE ff_h_sync_s1 (
    .Q(w_video_hs),
    .D(n107_9),
    .CLK(w_video_clk),
    .CE(ff_h_sync_6),
    .SET(n36_6) 
);
defparam ff_h_sync_s1.INIT=1'b1;
  DFFR ff_v_sync_s6 (
    .Q(w_video_vs),
    .D(n203_14),
    .CLK(w_video_clk),
    .RESET(n36_6) 
);
defparam ff_v_sync_s6.INIT=1'b0;
  ALU n70_s (
    .SUM(n70_1),
    .COUT(n70_2),
    .I0(ff_h_cnt[1]),
    .I1(ff_h_cnt[0]),
    .I3(GND),
    .CIN(GND) 
);
defparam n70_s.ALU_MODE=0;
  ALU n69_s (
    .SUM(n69_1),
    .COUT(n69_2),
    .I0(ff_h_cnt[2]),
    .I1(GND),
    .I3(GND),
    .CIN(n70_2) 
);
defparam n69_s.ALU_MODE=0;
  ALU n68_s (
    .SUM(n68_1),
    .COUT(n68_2),
    .I0(ff_h_cnt[3]),
    .I1(GND),
    .I3(GND),
    .CIN(n69_2) 
);
defparam n68_s.ALU_MODE=0;
  ALU n67_s (
    .SUM(n67_1),
    .COUT(n67_2),
    .I0(ff_h_cnt[4]),
    .I1(GND),
    .I3(GND),
    .CIN(n68_2) 
);
defparam n67_s.ALU_MODE=0;
  ALU n66_s (
    .SUM(n66_1),
    .COUT(n66_2),
    .I0(ff_h_cnt[5]),
    .I1(GND),
    .I3(GND),
    .CIN(n67_2) 
);
defparam n66_s.ALU_MODE=0;
  ALU n65_s (
    .SUM(n65_1),
    .COUT(n65_2),
    .I0(ff_h_cnt[6]),
    .I1(GND),
    .I3(GND),
    .CIN(n66_2) 
);
defparam n65_s.ALU_MODE=0;
  ALU n64_s (
    .SUM(n64_1),
    .COUT(n64_2),
    .I0(ff_h_cnt[7]),
    .I1(GND),
    .I3(GND),
    .CIN(n65_2) 
);
defparam n64_s.ALU_MODE=0;
  ALU n63_s (
    .SUM(n63_1),
    .COUT(n63_2),
    .I0(ff_h_cnt[8]),
    .I1(GND),
    .I3(GND),
    .CIN(n64_2) 
);
defparam n63_s.ALU_MODE=0;
  ALU n62_s (
    .SUM(n62_1),
    .COUT(n62_2),
    .I0(ff_h_cnt[9]),
    .I1(GND),
    .I3(GND),
    .CIN(n63_2) 
);
defparam n62_s.ALU_MODE=0;
  ALU n61_s (
    .SUM(n61_1),
    .COUT(n61_0_COUT),
    .I0(ff_h_cnt[10]),
    .I1(GND),
    .I3(GND),
    .CIN(n62_2) 
);
defparam n61_s.ALU_MODE=0;
  INV n139_s4 (
    .O(n139_9),
    .I(ff_v_cnt[0]) 
);
  INV n71_s2 (
    .O(n71_6),
    .I(ff_h_cnt[0]) 
);
  video_out_hmag u_hmag (
    .w_video_clk(w_video_clk),
    .n723_3(n723_3),
    .n36_6(n36_6),
    .slot_reset_n_d(slot_reset_n_d),
    .w_h_back_porch_end_12(w_h_back_porch_end_12),
    .p_vdp_r_5_4(p_vdp_r_5_4),
    .w_vdp_enable(w_vdp_enable),
    .ff_h_cnt(ff_h_cnt[6:0]),
    .w_vdp_hcounter(w_vdp_hcounter[10:1]),
    .w_vdp_vcounter(w_vdp_vcounter[1:0]),
    .w_video_r_vdp(w_video_r_vdp[5:0]),
    .w_video_g_vdp(w_video_g_vdp[5:0]),
    .w_video_b_vdp(w_video_b_vdp[5:0]),
    .w_data_r_out(w_data_r_out[7:0]),
    .w_data_g_out(w_data_g_out[7:0]),
    .w_data_b_out(w_data_b_out[7:0])
);
  VCC VCC_cZ (
    .V(VCC)
);
  GND GND_cZ (
    .G(GND)
);
endmodule /* video_out */
`pragma protect begin_protected
`pragma protect version="2.3"
`pragma protect author="default"
`pragma protect author_info="default"
`pragma protect encrypt_agent="GOWIN"
`pragma protect encrypt_agent_info="GOWIN Encrypt Version 2.3"

`pragma protect encoding=(enctype="base64", line_length=76, bytes=256)
`pragma protect key_keyowner="GOWIN",key_keyname="GWK2023-09",key_method="rsa"
`pragma protect key_block
ko9Dty7WDcUSXpBc28QHyR1Vi63i6NEhfPTHq1ed2bepKwcbzcfJxhcAnqNA7epcTGzwBA3e2+UD
lEDzPQTRXk4nlNlE+j1xrL2rUj3YixWiK/EF8uSmSIaKBk4U0/T515s1ivwvSRJQc/nCvmJdO6FR
bbeakF3x0f4uODblShzQjG6rzYpYtGXx2QHLN41Idm5TwqQC+/JMkB1A3SYIkr1EUaj7XYAATe5T
7qYQbSyc4ykFVpeffZ09g7hGxb3qyCHp+Ao34bWAilLmZRAEYsRRzuBaS9+ae7DP7be7tsRkWXwk
C9VtV9M7il1xMKvNSDUMsHO7MM/xCcDe7jv1CQ==

`pragma protect encoding=(enctype="base64", line_length=76, bytes=59648)
`pragma protect data_keyowner="default-ip-vendor"
`pragma protect data_keyname="default-ip-key"
`pragma protect data_method="aes128-cfb"
`pragma protect data_block
TPreGaOKs0s7cS2ThXHT6gk0bQRrsv1lSdNlyaawW6pVXqvXz7H8D9eEROP5TjQ9DZlqmByFru9j
HHhB9w2JFVuL9hfdBGPcOWJrirIqF99La3Ecx8ZTBNW4QrGmv7pdyUPr3jC2+84LOB5W/JAjPPu/
7vq0wT+9rTmNwWHxfrjFNnKAfkolN6+hD2qT9xBsQDCAAG5nZyTcZdgkWJ2VhVt51OinVzw9qA+a
eXGcgTh6QV0Bx/c05/gjoqZPZnPOcsniOniqb1xg8hxAaOnjC/+8C02cdhqqG2Sd6TmSVqLfo7bb
2gU5CUVtwd80sr7Cofe0QBYwxRH5EsstWfM5f8vjool9D00iLe8aY6F6tU3nnmCTuaxoc5tzndrO
w9FjDRFfUdQfWJ9d9B/j7tpdmAl36/vC8JjWmdWbzPUlAel9eeKahBOY80IFRnd82ShoHRYIfKD9
WretGVX2PaWOV4gnUT2V2bV/+2hKJgXg4x5ELg2eLq6KFG03KvB+v+8HN8H9WFttQvE2XDI7uqQy
MyqANM5s6JKf9HRxRFXB6SVJuj7Qp3RZXNoQxig0TJapp3yG13kpRDH/RHYalINPwlxVkNEOBbF/
8QpOhhY2TWfVt4I9pqy2Wr1KeL2c7DmRTmYwvg91g/SMZn9siaZtQ9+hOEuYLPyrBlyWJw1WIVp9
1hN6MffKDX667LLLmRCnRZdqT64n0KWLCqplAfERw/WWgems03huLZ9tFNZcPBmdRNxwsFCzuw6N
cf3GbZGiXapDH6sGvURQ+4/zkVC8gIdm75Ckwjfiy/YgXVh5J6YC9fHDH44dz6KKjgRGRFSnSQDX
ta5eUqiI5Fu+fiIf81wdsqgGIFSHmUIY8wFslbAHbcA31xPVU60GVX/2VhWHTarQEYY5vyHB2c1B
MzUgBo7PnlemP5BcOf3w7V5ieqZp3PzacCCfyqZR8Ln3GhJ4zCj8jHnhbuY7Xs9K4/QZtoeqv8O7
GzRf5AFPj+yjV55MOH6rda6FdqjMd+Jcyb04+jHQb/OpLDvAQEzMteg8P1pvXzQ+q98zCBk25xmW
CP6aQdphuzZ5YzP+GFdcJgvgFUx4zioWjirGh9dz7kl1RlggU3dUsk5XCJYHiJjqUY/D3SFVKRwP
uXu5oGzkYw4j3TU5O/OVNjUM4wSsMEqs9YxfjgOgVXJ3NXS8zSu56YMB9y1lA9iD+OvlKq1Z+0fw
VCByTyf3Xd4XFHTzHlbCEYyT4VRVhW35wpHXjeR2A6tJgCQQvOxguowtjhvyyLlCAUbwxLrovcyl
oULhRcCo6+4qc1Nlxrc/WpNBiGn3yZLU9+ze/v8vj1s1d6KevAl3ZWIr6IA2gZy+gX/GFL1p6igU
xDj9qI651N1DkcABUn7htku1I1JYpzolvN1/4FdfbS49PJrgX1y8fPbU/LHclNuKCbAaQu09c1hM
eEObrk2yC3hxzm5OO45AgOqLKQfyTP4KF2RvP19cSLISwSGl3EfPPYgSrdRNQKDBh6wyygJRxnIQ
SGRshqb5rwMv+dxRkSHx982bLlWpFAwf3REcmnf1Vo242K4bdCKa+yFd+2aiUg2Amm1jae1Sorkd
tC0bBt/+jtawv4UHYGCdkhdLCbORiBQxFOP2l69MvkvzqwXeEbk16PPcSSC+cFW0OYyaYfwW+F+3
YxIDbpOxj9xH4SkTVhTgpTqc/CGH5SzASXG7H9q3tsJoH9yBSifjvaxBPUpuHMnX+Eeq72FX2DeE
ewmOxGOgko6Oe9xjf5fEX/wbD8V19eYUZU3SmrHrct6reJrsVcM+wg7nlR/d8HDx7IaffDL+wq8h
iWvp/uURFRThar1FnR0zbm6D7T0doQLWGg1POMaXSX9sdOYYg787PM743LTatZ5XIKfahHF16a6J
SPrTFJcI4bm80zaMmf/GROldbpcvplSZUnaKzej8d95qWAq6ipo/JArTzTTYSHcOqW/qBHE9ocI+
B2Ba21cISD0map9jGLM5itAzh0OJ82OEPqLIb8SSS51k5iv060dzUPWv8wECIfk21fweTMd/0y69
wOHGTKEBJuLG5M13LhQcv7OMnp5dN88+Lu50Fn5xk8uZvxIsUqp98/9H1UIAWgekg94m2flqHEYe
t7zvs1pToPUAYgRMmmStNrYb3kzNiaKf722miPXha/6V0WktTWhiqsZEQsQVDSoq3Kwbo/RXNkKJ
yJmCTEw4mlPLzhzGgXFpTt0eto7SmPDIZWOBKO7JMqrIXj+lNGkdXo+jEA6szPEczOyg944vIC9d
6Ridyc8C936w3ViBEvIXPNRcNpz79Yzm3KTQaKR/Npl1uPV4LrnyzWqhZIA6KyZPjNVdAJpZ46Ud
NiK1XG2+ZAPKr3PW8tTUeAiXP7kxWhkmDTzcwSP5Dxz/lp7zhR5k8XFPTH0BcLNa/uQQaGHdqWDm
OqOurYgIRkuysnCcNEz76eaRQlo1M7Wzo5Mdp1nQFFbUxd56VkBhLmG+EE8cBpjMTfdfU6gcGwE0
U5AMR3lePVWA1rgoj6WkjPe6DSAti8CAfoOtrScI+HSUO51v4eiW7v9Vrzic1K50hsjdABZ4Lwra
3E/QpQBNCz+4HWBvkvQd0EzPmPrjKAExJp2wTVgKrd6fpk6nXr+Jcc92x41Ez8Ei7QHWVPdnt+KR
biCbAL/XO+MMs7NMmCkjdPvDfe3O4EdvUjqXlZBupz7D80c2y5a6h1h03g6lsGFIE/++EcGeEVYa
l40x5gx3tcyAB+ap3qzOmTsfFfIuLkE3dDX94nzoW14A65qgusAarDTouTh0P/FhJZ7fEE2xW7s7
n1GZRLonUbmVsFMx98kROtR8pVrcjDYFm+HZl6Wpi/WXTH17/Fjydc9YUzAgoc6RsVOdC4S6tUyT
VSoUNy6ksxBnqg0LZxUVIcrFbrMmAbOhGya2aGVooTki0YQKbwYn9o0yxGJB8OpdNqJQX+nGepj4
nCqRayDgXMhw/fjHz6yToOR9g2Na7Cj9RB/dXq9mVEXRoXylT0exBUp/qoNHM/5Kg0p2YYQ8/35S
f6RlE8UZ9b438BvkMLaxUCbvPaAaxICVXnAQjMcAfM3nKP0O/RVENqC1FsyqRLPbWQA2lNQ/EbGM
RL8ngwOw6FdGeXs99TjFrAlEPojnS5ILhS9elkRl5aUcWxO2+np4mcCxoh5kynCKdJry0zbAIeYN
1p4xG4QEKYQY7sP8gPeBRnCTKCCHToV7aWCr1wVSafJwDJBxPzEKHBXmUVOX9W1xl23L4kgJUFWp
u/UrYKZUOcppsb9F39UROhmbovLau4sqD+N9fU7txsOMmiRTypzxBD2MHvNunN3zd0aN3Mn1VwMg
ME4JKMna3Be2+whBEHX4J6Ha/tEW7QCfeLoMkvOMhU0rNsO3r3XGHATppajm8PFWIAgXxpoaK4ja
1MRT76h0WpCICUNy2zLl0sd3NdrUvp1yiwa4uHyBGW6lDgLDMTqq7BlIpbeemG9KH1Z/tUbrv4Yv
i2beixDormPfuv+aRZxm3lMPMTv/E5Cw2I1IiDGXcPjflXU/nOeeNyRd7TPxOKncmXdOkFVAP5tq
nxmhPhay4S3mj82+F9masWH2Yc+0YLubVhv9mg6vOLvTmybmghU4F9XlxQmrw1gCSEjWQT1td0Bv
mszJO0lIPs+ZHltsZs5TsdBiQm3CK9O8Ysp/71uPJW87+XaLUmYG2U5NDhxsyFxWsCgddBs3rp56
m7GB14s89fsGE41VRUjfML0Bj9veRcQVzw4txWoz4J+81T9So0o30czsu4olvXWihpgKoyXcJs8X
VDFwZ2sBxZ3Kfp1zQqpaUzA+3AtQxg9uSXChleK2KiyykaDGhkYOyA+/5QeVaqQQ1mEdUVm2Eck6
L5sRLMdkYUOUhabeHw6iLN74M2IAcn8KmsRn7hTU4YZF1jAW9SnPdLYmI79PfaUYtSidxGsFfpbR
CtCwIAJQtFtrxlYKEPHdh8eayqZuOxToPlDSiC662AnwmUBarid31vCQCZfeIPLZxX1iIMNzyZCX
MTqMF4HKdntRP8xctxhSHHcTfuzmOHMzO1gFTjhuEp3gQNEbZxcWXiw4biIMyF4jQjXCoPSSHdvK
XL4uzSrbV12FmJq0ISRw+FL3Dw8B6ZqNYIq8FScK44ApVYs2ahkksD34evQ5wxyhsxN3B3qtIsUP
3UMosBTxtTCCkRt56FO1EmGawXk3wg9pNuwFLELrBj1GtlPsCDZOm31lB3c4YkxTDMVOc8QPWV/t
iKHdoAndSQ6nnHIzO8lmadKxng5JdRZWaOa91rC5fv+eY/ry8u6hVM2O7tUbqBK1LpvjT1bACNG9
CHbi4cilTP+5R83ChUWc+XNsgckWW/DX1Qh6cTxCG2kR0XTCJcqnrimkMkmaUNYVq0qcC8y743dt
b4u1C5Z6VRSJAN9wvOE8oyKLUYgehl3JQYmxyYEGKFRI0l3dZFd8okHWdQxydfuLT5BPGaEapxlX
taPc1I8EbCxVIRWUG/+EaCx8B4X/QuswljgSgUEu3CYuQ8WYPFtbEHP4IPIo5Z7eS0XpGK1ZfTT2
4eZUE1qS+jXjpWKFDcygPxnK6Hk1/CLzrshjmb/5A1X4+ajQi+B1q5Xqf2RwwJZ4T79SiJUDeItK
x3n18nKz/Q44MoLrfia8OYW/PAwVvz36ZqfKGLY3H2Gr1XUB90v7STRlUCCIYAzzBlKc4k1qZcBz
XfQqKQtDG1fXSSXKBlsWHW2PNy8zj3Z2ysTZ8g9IUAymDWXVBT8ldDVxUcnvxknDXH+foG8UFjj4
QUQ1cSNKFCozHfbSLvx6aKwN4AKsOoAcmu6p7vZqQ2p/UIskOPYzwRWh88deLRRQC5WNeq67imHX
l29HJZNXvvIslA03wq+zuSM1hgA6nShu4fbVMIrburMREa21Q4YH3qh6hQW3uEtyZWxdpHDhW9cA
pQuqTiFWPYWXJzMgS/XhRS+Y0tjHg7l91xgY9xc5+aDMgDZjxgXRPlJ/CfsiEqXETawR6ndLweCi
EGZAGwfhh9Ia7RhFdZQW2N0Hin4tLFeJ8wwOxd4sjDz27L+qk5wCr40xSlIsi5l/kEnoC+BDPWax
EvtfJZId/pnoZRa7qgTGKrnIMxKTxrQT1j0g6g4UUqhyIb/zmVV3gn0SY13A161+AlQNbqyQbgZB
do8yKdGO4etC3rDgl0VUUorSmXn7CbKH3jCreIseMdW+wc9xqVVvl9NA4ujjoYmE6DPs5kF+onem
20znF4IoJQRqu11wQBu7k5rKnt0Q28b7Pjix14Qv9cYQxCd364W18GH3OlvyQP8YSFwCicy0psEf
tar1dVLTs13SdHoC0+iVFKf+zzwYCMfxfvbuIhRyeKmrQ75Bzten8IAurpJHK0wMIcEqGKWmzmBg
hZI2nmri+rtfSIwigb+YHlHD7Sh/MG82fLsEjt3Gmha+bMcNhHADwDCsNMSSfNcUEqtcaE00fMcV
F+4Vw0o7NyVtF7jYomq+/79ZQZ9kTI55HakZ82BMRLVCB3wAwD/sIRNApELU3dZSHQLMSzSgT6BK
ptmsQItlms8tA4VhEevQOTkxBPDOu8lw76MwmPE5QQdbJca4qX7GzfwJwzAMGVOeNu3SQAc4Fkc4
ljc+y0KdT8XzXm0M9ZATy19OaLQTGLnl8EW7wkdjIHrtoQNGzZ12QHVMClbuCUYc9yprYK8lIfN0
3ourZwUwtUQQAEZsp2b3F7kr/SuAm0cEemHZ7RX2MozkN9ztJNd0pmLg1H3/P4m/5+gMD/kPCjQw
Rhvu3hUGO+OXj4shmM9FGLX2nnKX6q055uJbaW7rh15q0uJFrhFHduRfu7TrZOhDyhgWzmxRXsQx
4aeN8tV5CUFOR44/DEj9C5exf8owtl4FTxtPD4eQCGBKUg/neG7BbpBQOwHBgVa/xM4tVe1vKyE7
q1jAytqbVFpnagR0a/KIESE1FnGqDT967Tlm9khSDLFUzy+wi7RpEcO3TEdOPq2DuDXEUu7mSN46
2/rs3vb7yW2JbOG8z6id/ep/JqzcGBJ6Qcv0f26Bm+6LIQLAQV0zFT5klknf1niwsxa6zfk2e303
ScBSVVn3TjEllylZKs/LtrKNDMRtLYe3eiun+PnSdWRSnShXCJuVEIKRJLKhMl+oxExglsm2xzuU
g8vhPOXKp6PbFhEusR/WzizdKXngUfzUZfrmCaqbUVt3wgA1o2/Q91eBPnlOhRtDDwJsxqRtDgTu
a6qD9OByc9nEMbo2zC1fc+K8pzj0HUtZBOV8whvu0JKf29tyYhnX1WtCoJJc418BmG7TQirYNslk
IMdAVcl3pciSSAS6N7txJ1yUlFmAcHqKTA1SbPxAvSF9MYqsLJQbFNu5/yFHzi5JUu5hs3cQ0IAI
3ozobAXOqOO0Cn8V4jslRK9XzsTUGgLyyBsKw6OTv8tL3oyo8LpbPawdlKrpcsYE+77mLdUTEcOg
B0Q1bPA31M1ozAwAhPQLDzQ6qUcgbApW+oEfqT5RQzDG9O4tokD1YzroTmW2qiahR2tpkI6EmoXA
KgvXhONIdHOhYx8Xxhj3Y5JGCKZD5PfZFcxS21uvwtRsTMybvCw+dwyvOc2bGhxjJmydCTmXjIp1
72Y0U3LJS/d54nyVmeA7KQ9jcjgjvXr5P30vMihr73TglXFV8EWy1cGM0Hs7rvgH7j0JL1z6NUuh
jCH4wABLWkyqm7/FnXTYlh/QQoNMoMNTiruoli1yWkpY0nPkw7mBcQXjhTuRtcKitrGioe//jev4
i4NITxrhYsradlrtkttfwB4LU9l37F1The1QgrXU4Op1GAmpEXdWefcqB68VROIJF2/Zfb/7SxnF
afDlgh2pVFuU5YgJZN8LT2n8hzT6Sr/x3TfCGXL3HqfWTWMyn9yItbcOWsq9Xj74h6QzpeV6ljaM
p8Q5htIkolBZgNZXEbOaWuHYawh74psy9X/qzl5kk27Urbg2tlhAfkV3agdpLZ2kXdyipxeg0QNH
u2inNyCWinQyjyDo7TC1zp1LfNaaFQsrM0C5mjHBx0aA0L8gVD4mGCghvkt28ih1aAVtHbAuOrZo
iaLWoC3lftLHqvb8RqWQ2CdJf/FOVf2/5WR6wO/XEvcj7+XXA3j2vSgvpWJP5UOZfsLVKpnAS8vq
pGjvYd2Bbw+wY0F0kRUY41ENegGwmxezqRimdLj7wQiOh14u5J7hbyEJP4O7bjOa4tck8pkYiSNs
V4xfMd6h/XVSqgCLu13ekGfluMiuf37Cz/OoLQOrs/hDjiU1LHE8Nzljmd3jgkcyKl2PhYUf6WeA
G8RE6GXteHLVNHbu9aaBwIDu5P1NzLPbiGr5O2MOpWyGTtXb1YUh22046kt+pA1ufExCf3Wpn05S
0qbrxshx5cSbWHKZMGXDQJoIceHYxPmAwAJT8YpNhgZVvsjotagDA4qtlrIcl4ezTg+kAvUvsEOn
Y3QafT99ugh5WBtQTH90YEA8hNyjaXHCrwBsbVujX88M+TdgDjaTiTWPsH89orhvRnYfVI6ym80Q
feiR9aPxdvj8gtkMxnlvu6GKowkbeCMK8ZYhkTp2MVMNuxQvVuwM5rs74h94kbr+j8KNNCViWL9w
2kti8ZWGOjqFGqA76TbC2qrOy2Ym26wxIJ86g/qqyEIejSJNzbuJz/tMbUOyqC+HPlMO48hfWhH9
+2tGR11Q0qI9lsHLYuOiyZ5pGmeG/ePd00SJ5vynBPbVQLMAkYITRXaBpvR3oOwbP5QCOVMMyeLk
plzw4qTfAN5X6KNWjJF1H/wcHRfwVIGRuJ4GivZeUTZbm8cajD+VXTLSt6Q2HrppbKaDC125616E
TDqBusY92ik1KUje4ei0PX4+3VlgvLyMNRHuLGkC7AG62/Z78LioBLX+1sG33z/6J/8PbMwsVgn0
ebPjB1omnWw65lQz8LD8vFc518QA5YjVJHrZnAz4dhPIFlyAa5oNFSm7Z1Z8ffDsYEK0Ynm176SG
w7eOaBuYhsciqsiUA+01Ck9y2BKNpzfPk3ZewscTsu+9eGvCnvH9Yjqt+Jhaxf2j0pZtyrg9eKf2
R2i0UcRUa/07RkXQP86U9R3DZc77TdABXofOG7yXjgH8ZArBgyQN4qhUmaCXcsOsXU76mbF0B/8m
TAPoCj1QDCyITMl+2d/gtGt23Yu/Wqn2zHwVyBoJp20ydFhSuY6k/EkWe+EFIZSGAEt8qg5pYBku
/vbe07oJcfPMCFi+cKO6zbcE9PBAPOKzfXERbf1ihE8lotCYJEaAmvOPboJQh6h9H+YheY65E0P1
yDqyjZZsSXPtu8HLKVYmtDNsV8u94I4hfG2fABTaizPfGTw0UGUnneXZZramw9aNYkQvWQWsXMZF
Js8xWDicBgWB/5JAU1fmpMeRCfVbySVcir8i46Ki+2YpQXkL4eyj57uMrJCMPuQKdVpgPFaGQMoF
yUXVPJ+haHYxFDZhG784TeJrsFYxx36mdXdujN66D1hNtdYo7sY/wALZsHcgiaF62N4xa4eQZDIa
5TJ7QwI/XHiEr8ymH1mo2F9AJYPoBlblr1JlCIwLAtQtXXX8niemr+fY28dStWQrwp8xmWLnIvcf
mqx+UPMTh6uN3CoA2rHmDALzU8T1MHpb0uDUO28zSjJQmD2dvFdG/fTxY3DvmhHdiOhDj/Zi90uF
uHptIhmTp2BOoNoADTLNUS+MUh/BcyLzpPacXH+ycgRTwcn0m6qyoxhCTEd6uFscL4YFNCMjrhgD
5bVZdcfZR0gK6tS7TCeCX1Ejj+yNxkVN7E46mYYE1KK9zV0lL7wj5xJsN96B0Xp+L+S2QU779ZcQ
p99P4OJAlZdL9TrREkd/5PqpC3iqzfu5+8NvtzHR2kQi/I1z0cTDOoLtBbNDZsD5RFMDnY6Cy9QK
SyriF6s5nAm6fAKz1kG2hYKwhooQTzCQFs8Mv4k706g9p/tUEB+EJ0XoTCmRTqiD5tE/CeXVKyme
NRDwkEPNOept8cRU3539d+X3GQp1cL1XNjes3HrqXqPdKs0UR5V/Lv7uN7J2rEk7syga+UywkcqK
Y7AY2QAvuSHU5FWPmEKrdktvHjIzsrIHJQ3g+uygLQNo7+K5P3YM/aqazo72dQoUtu121/kyMGRH
UsTwD5U8lUVtSdEhtMA/ViW7BbbXoIKfRLTFPhu+nXC9fq+HJBRMV3i3IUjgYDoR+bFyQERBHrAw
ft4ep3OczZybjDszLF/d/AutkMh6crLituQJAq8FxdHX66ppvQmKcVRuHvJo/s70dxgWvLT3TJ+L
dPa4vJvKuGREJk6kEj7zXsABoW6K93Kl8GrvJACJcE0biF05k1tI7kCcuTFh3LEfrWRAU2IsNuJE
jSp3uwAMN6QbsiGHSlFSRWKAP+OZCR4i5A4XqNYTTJMnLW7swN+qtcLCvbnhR1iBd/XauMN7CtlD
FqAsAIkU9AvdnzC1mAwqYyd646nl9EKLs7ShzjoWJ/N7hWb2tfzyuVzqi4A9RWqzmXJeiVCNIozv
O2etUyHDsBgSztIa/ydkm8qt4pOyfNZ33x5wSLbAZVVZen6+CuiHPNuRbryAEuVV+bn+X10c4mhz
RpdeF+RTzgxDmtxS4JowGLAXetfdZzwy0S7qHMlfjZWtKxO/YG0jVG+Ky9k/zcYaWZUrjp1/RRSp
jZGEhIWwX05Io5gUa82ysTTGZQUXOuVpPK9pOU8CZVCjS21K01U/lRuWrBlSXwSeAu8t8TFHSygB
nsgSyKARmuFXsUBuB75gv7rn7afQyVX8vbNzAVSLettUjzoxnV7z2VzLn83sc07l+tBAKXQlBnON
H+56Weig8ocZbtilm+7c6Z3rXRVMBCdmCs1VMPy/rl7QCci1KFPVzoUwjgLVsWIwpCaXz0qOKxj9
2tAr45WhA5CTZvT/8cn70CVvLiccne2xcDtnwVFoHNUnQjeiKRN21hGum2QKJRBNmVXoCryQL9fz
nj44yz3Ujujk3dLrFUByH0hXCpRrAElT4k1yCbNYilRCPmWjCA+1BEbLKqpBbFqaLnoxRG7/ZIRr
7cLr+U0P/HFGH6V3gEXxcS3K2BIbp3vlh6Z5NW50FUCaFCizKzIgfaIPO9iFG9DJSgKAYn72qgK0
KzCbh/5cktmZAssp1RwlGJI10+CV0X1ANRljyIX/fFR4n8iZ5X3xihtmknuLYCIOveitcJ5yc3IO
CJ1L48NRsbqF8xxQdOsTGDeKcazPdAuJOj6HMiRnrdfNCM2ZxKmiT2P/rOkXZS2tTQFEbmfdYJQc
VOV+kTelpn+Cvju3ZzH1iCWY1PUt12Y/4Po2yX3+5bAp93yJgmQ3waGluFe6n4EQ2iKlGGaIqebl
a4sCzVexoSi1zFV+GyMhOAJUsh+thTNW8z8CvCaYpGmZaKenSkapWZM/ml8CLyy2njuMkQ4+xVQs
2RAaitl/ByDYE+qCtC8fTNXXELs/dCKNlonQNiI7SEdDGekDRwxIW4cOu4bgntLSu8qJXgQ6sFPg
VZDTY3GdyI0X+e5JlJpu7Wu4rW4XiJQ8/Ufdlrgix6Vd0oXF7Ke6+1DuAjqxMg435F9VyNC7tDPZ
QnaafZZ5QO37R5f2JKQRR2xrGFzrBloJYKGw3SoE8lDqmylc7xlp9d4OQOq5b7kul5g2NS0I5vzP
fbIXRezfWo0DkETvr4yShBcgdgcox96ozsGO6YBsk+rU7wPlxdH4czMuQazvyGF/53sfaIs4gwma
wrf+oNgO4BfHrmH8Zy/T1x6DpW+zjPxg9Ip2LMUMw7MJm7zIzuuoIBdZ1xxPKpv9N5lWbp6sm7+Q
OXOdC8eGkCNzKC6DucxywoD5OuE/dlOyql1c+PhtXuVkKmUa47V59vPJkK6U/+AqF5rdPr9g5nIE
urObPFyQWieOrU6cs3+6txGMkJqmKRDD1KVfZqEGyiNLfQOpKhJmJl5h/wX5iL70e1c6WcLja248
XoVi+NXI9pI7QChmHCPi0OgEHugdPVhOYGQubGZ4fV7GjTHQ7EMd+tRmaOHM4upZjtqO3+l5YByT
BZQCZKbygg3xLYODg0rTRtLoakvX8SFWijPWklUqNkuQxO5IBsDMvxhkNCfAj5DM6heXn+39bWk8
XFYUTkZucohjeT8gTHWZSJpG0M1o38weQdkr7z0sWfmaP9ymUXUAxN7S8P2lntJ7OJsnj57jS0xQ
oDuj75b6Gof7IG7poCByUK2CdNl+dA0wVqxt/W1kxeumPPLZhLcGT+k6kNC3J6pOFELpnFgaeUbb
QcXVafg/vOb8l880YKQTwlhDe79lsNNZrEd31VDzM7p5fEepHKKftG00owY1swtBOWkDJdbAfF9y
9PPQ5FVniJunYs4k0JqgFVq5af6B+tCPf4WkoC2G85Bb7Q663VW7zYG5W8fkSkdDh9l12cL4MUnE
Zibh3IMR/j0vIqWDfo+RA1CCHbXU4aeZAc+/UGJZShpBvg3Gca36/ysvcfFSzSEogY6uXOf4naVK
Fze03DDQM0aZi5BbtssMr/Qf5Eu9AaCFkXoZ4N94gUWkb2BVvHGuStHCpHhFBbRk50m4NIH97zXv
2zY3AjQbNVNlmDOKgz3G7Hv6HgB8I1XXx/TwCGBs9umcWiMfnlnLnjmsgjG8YxP2T8a/JzFXLOpy
jJiQB9HHJCkjBWZN2BTdMXZWD6o2JcIcLbGxLVA4Uwa48tBeIfKxFwzyqcD/rgr2znukZrRBfs/a
HI68F8DiTq+t3SmXO7w1A6i+F5XRCXNmdqBx+uJTiXvCvqJquYFWCxzfbKRQuQOpvl49EUuqg8Ev
MORUSoBktlkp8rfQNRipOwHv3+EyHHr/LthgbO0ddZCRLKWey5Xa3G3ZSYK6Z1RLrVCc3xewcUPp
MmonSYJxljoyoRrqWCtV/f6czIOT/GRxiVWP5XPCWIkG0B6lfX8hXRGU33mpBZIzAxHY+HI57/4M
0j9w8QYGGM+FNBpHqdcaiidfMMGWPOXvrcl6+e5Joy6GpzegarTp3mgxTXK5RnO2ossPNolHk3J7
CZOj9shmTN1MPdLOqphYs3SqJHSgv3vmQVMN4WEQl3tMAZzg+e0tTIj3L24iwGFbmIN/kWbe0j2O
yEVZewHBgQI2zUMylXJ34fHB2cnHiTE6GkYYE+6xsoGseemSPrsaThyzGUsyC3OPCpJKAB4QkWrp
xS6tV4vDgl11sdwWwYW9w9O+7WRIP58lgB1OhpWZXIOqNaEI2qx8J/Rm2FrBIzhDrypDqhoyMg7Q
Iq/RA5q91I4BDtlSkOer1YfNulnCDmRxlzLV5Suiq8PM4smwidNI53J2uuhmMuf5GT2BknKFhVzt
figGDZWWPGnTekZsuQ8I6oV6VEjB7GqgLMWmJAO/Rg99bJcaXjmqk2FFKGVd6Qnfduly7CoBJdol
kdQHWUnE+52zhR6p1y9M8dJYv+xYJXL9hrZ52EHgPI2ac3RJd3f9rkdTxeC4G8Y/Xj/jOnOMU4WG
3yjCqxm5py2SPS5IPiEnuBplfnyq9rpnOmhGEegwa4kMqfpbYhTwkZpWqZAJssLo1ItL58RFYIxk
oeqSTcTfCWUW6Pflqrjp4THi7KXcBB6/iAH9UNE3Zp9xzClp2FA2xZFz5hJ7bDWrZSsa37DByDX8
dLZuiDRIFwo27fseWjzre9PmAqGm2MlcmADkISocFwhmqZv0c0z3h7bwvOQzPCpAuSVC0BK30bri
5jgg9GqHVsVvfheIBNIf2t3z0ovwAA+xdjYfeyk3yz29WxTL/GiJUDKrLLD1s62D8wLLnu35vE4Y
Ljk6xqlrkIQnXFbCX0KGuWz5E2PeuxI4qUaJxNK3MHTtvdPpF+wVwp83LgVzSzYMmi56rJnikka+
gTBznC06X1Vu/tzL99JVjc82JixfeMKypbKFkmUJi4m9NcRJFU/fwzrf6CjMnIXIKaRWuM5Llwvz
rF9gUZdU84IWXzSHbfWNPnkFpfxSjTx58G1CldcSquX0eR1bVLxusEsCuf40qdRxVDXXN8XdZa27
5UN437q9iGAr9J0WkfC/FseInuN2Zp3hKTxdvbs8oRYMQEZrrRfRAXHAqnztM1NWaJgMatuCV464
7Q//nwDfBg0Y4LAU2sAItZer+jnZ3dCuvlS9G4ke3i/utuuyDzkFuEiOjnM+bpzFnHiDgjXL9+/e
LERzpqn7A7YGShkw5rRVoHi3YuYPCRFMJJZFZ1+UmKETacPjiSkKLW5sqVINO4O1ug1nmHSvKkAi
ByPHjuDFOARPZf75UDoSoDbtzf9ls2CgLCYxRQRdhp5yDNTLuodKLVxFcPpCbe/Y5aYUqEynByyH
+WqGtdvOFhULI0ou2/YUEs86Q0Wp4CM6jl7RmMb+ivSN0zw9KYjDqTwq+8VpDOlLtlJrB4GtTcov
YioViCdTBxdFC+fw318QIZYWLgampSk7xL+/7D3VmadHxZtQEBHi7CQ/8qaUtAgO3xLBRvxhLfp+
K1hH2OU6TsO4Lx+S6pmPpbHtUI/GFfPCBd168NZTD0HpzVVz11kwl9CH8jQVJ3chbUSplWbVywK2
/PXQbDgUGAK7HWC0UIjEJK4CDW35zqvlZOlpxXI0XuhQcoe51cP2CPxf2FgXsnBrekxoaOMZOICd
FsBcAWIxHVPxnj1OEBDRJ58Uw8xGRC4PnVNH6xpiPaFxJqzvOFdcw3hCFqXhOCIw6IqOefdkPEJi
3I2ToH3LX8hDhCuCJ0nLBxMbXPLbslbjPG4ahgbnaLOeyEZLp/fTNIg9UywdjBhvrzm5VzvgXZ/6
7lYInuyhEFGcOr8/kiMxBJRHtwnDWL+C4rElUILxiI2+41zafpaAr0qz5FB3jJfdwhzTbe6H8Zcn
wbbAjjgTfdoH9capqp63jub7VsVVTM99N8OiM6JMrFGOQxGO4io624iWURDxqpYVeo9vleTVczSq
UL/mDlySvVh4xyB/dO+CfcsNXAye6PG6nqabk8H1T0HGCgUv1RemhKg9vZJOnZoThbFzl0Tn3lA3
R9UfBa72+ZcNpJucCiFielnEgbzwQtPwIMeH3ZMbLmGPpshDLptUB6RsloGE6oIob30yjKs/6Wxz
f/EKFT7LNw04JMJrdVWq0pSUaWCacb2tTd7qv34zlbTnbGVdnHIbAxOlX5orHemU86k4B9ZEtj2Q
Cua2HqNv2ImBldU4uYLygiYE6Ua167iqidPe5jRfs5cVetVlHEIHcpT/3Oy4CwweYAcCs1hVTe9B
XqBjRPMJuufrUVIs6o5rvIWSw4l0y62sSlHFdVzrN1auCxJaqFgdr3TwkwVNz7vYRL9PP+sH6vBx
O6KNtizCVJYQ9SLyFG8q5AIIjpS4WZdw59sAvCOwAX8pjm3qFFy1op6TcoN8D1Ya6PMyyj99lCr7
4dtavVFAq5wL8Edl4maCj3PP5TpT82JvZ12MkCcPKOWcQkQ1XYujB/58Dlo0k3TqKJmWwEOKyyuP
tDtChIcWxsUrdKZzS+vwY8gdq6zyaQf/XdK5M8RhItAArbUNtZ7BGDPQU9R8Ps/sdP6boRkMCbFB
s9imkdD0EaJJBTcB0I9kSnyDCcHXQXiuPS0xJjXczelXTGTbK4uR8Vt0opGe1DJ9Lbsu35tA32Z7
gdCn/KV+eATztRbX3RDethOagcfw9fWnqEoG4X+Dl8l54BaPPLhVcshd7Rr61dMx6Sp9Be3TDrOv
65vOyxR3s2c3u6yI+st/AfA+o+UOZg2wWCeI0QQyNPQZlyl+oJQ9uURmCJCZYt4YP6+eDe0Egk8B
4HjG4mbYE80yJfBldPs1/i0wHGB+2wdJByFVyWQY825Qb330enJyLQ0jYo3YoxXwSqR0B4PVqG1W
oyvXW3qz0bRzfpcg1p4mEEplQhybr92Y2Z3vC/tXLWvAvwd9jVdl3X6mEFZcMw6f05S3pW/Wnkx3
d0wPWqXZF7Gi2Cj+fi9VWXLf+kcJ2uPkB+73WWMYJFU+ibBNMr2xi7aIB4ZzBAHeHTltV4f6f/0P
K+Hjz983654XqqdxF8Vi/67EtcxsTObqJvJ+aOx1BV/OaGIrPADjI4jDw+SC1zvGanD/RP1GtCBN
zmgOLrxSRCqsNTDcbxbaErPwnIuPxzGla4CDTMN7rXM//5RekoNbMn7LeO0H5O4Q54lqrcmL++3V
Oz8zxVjITIGqu7paaP/jOqy9ULB5J+M1smcTv/alImXyTCXCZmU+m4JSGLU34QP8eMtJv9rOV+AS
wQpsKkE4uIBg5S8xzGsS7VHo8q9kXfCaVwkDY3PYubEfqzo1yE7RGTDPWaQH2txS2ZOoLpS45epZ
U5U4o7EfQFxyyylC6i9u97+dYXrxDFt0DU80wuIJwY5RWcVhN5GzJS0ZfXitH5laE63AYrAZXZVD
VnhuJ/9BuAKPrOVbxQdokosgmv87IPA+eQIblnPe4dtgHKBDvIOJK6FRPo3/DyQq6HrLoFrp2CZD
rADHU7FJ4ZsE8KlsmjWz0TrFawwcfO+Z/rQkJa5aRsvl507StkJIz/7I4VwDOxuIgVvH04jHmX3a
8wiJxj4X3ubtcOfRSc86OFQteUX189ddIFJohQpG7gk7PY8l86M32Kn52dUNCIgUUqLrETaQ8def
/jmw5jHhk+M4MFKPRGXD4wu3so5ib9th+OaivbAnKgekxb9StxthsL22BMPpmIc3YVxYEAnzO8Om
NtKNEudtGyfT6RTIjTjpw2rVs+gwZMiJZupyP4T5vONDbATy+/tss//xvjiQyrlRamtrCx4hElJ8
rKjqZV9wJ6V9rXSbOY05lrGy3zkdIf7dTxpbovp54h35ysXwUusMCWeKM8RP24/8R9CgWsWerfie
JbQDzE/JvBITcxWyRYUZL3ifmYOVhLjtwnJ5l5hlA5GTbNXvEA9Dxijbhg7/7pTmi5oXAkwSd5oN
RgtQnmlAGe3rddhUQ1xFwBPneNEoBb1jL3jtX0CEJkTCl5fczuE2Ugwzfdqg+Yt6uNuOsxCV2UjB
YWPuSx1HAiNF6YGu5S4W4emWhUnFwhRqzi0l0PRqhZxWrKHGQPmitM3iC/i3ztEeAOkY+Wxosdh+
T3PmJg7g4Nv4899rJIdBmuBIku5CmCFCW0fNFbVSsr7VBvxYwQ1wBy0Tveht+uvxWK56MOUa9knR
z9hC+9d9/cK5DrHF7GX2MXlQB+ATf6bjOWEg2/99pV9jJM1PsXPjs9mGh69Qvhn/3b3HzXaxMcGD
qZbZJphLViO/YPrlS3ANj8UOxYfMlN6amjDYxWUFtRhXdMESn4E04i0g2PuAZzQws6pB6gFT7W7r
Jx6CSDQm8ObFKTtcZDrQUenDZtVFkx8BDdK0xwOMQR/ffuBnT84cCfnYRkcKaaJp5vXSP/s5EhrN
jg+3/eOCGqDU5PtB9cgVS3NLmg3JxEfikp6u8qglXvcZ4blFGhikdYTXRoNQ/AX3TEx6XxALqO/S
N/XDkNz0cfNwcq2L0SnfGCL23jlMTEEX7PDtsIrRf0pRwDKMk+dyPKzzW1SmpD24C5Q2LXJ1xXuc
jr96pnzoTmWL25WbR17uBdMQTCNP7LvsJ6idDCl7Go9oSuIS5LU1pnDa//ta9Mqlsr9573BWH1ow
5Qfy6nJyrmD3x1b9uoflD59KmjGBpQtMP/HbkhN6mm1ppRhzoOvMXyN70Q5gomJxnW2Wm+WmgFJr
QhZuWXvJs6bkutoSFes3EuIMDGv+xVCPYvVF6EJScfhQyv75ptfM5IxrwPNwiedVai+Y06+nlJ23
HZpkRtiBt9uSieLg50LkN0NA9c35bp2f0RNVMfeIO57OcpRo8BYoHaw+sUDAcPCgrnK5aqbPIX64
1yMWnuOQzRu4rpIM0J+j2a8UvAyIkDlIvvF06z+z0sM0RpdlGfh/Xzg9OzeOD5I183HE/7t3xdvF
DfDnLK4SV4MD5svbRXmBlOsTBG/YixU8xq8LvGiCpv7n2TMGpStKnKxhfSV4HqnK6Mmvp4Aq8039
EheQDRcAUn06SeHMIm3P83a2zFy8m5T8Ps9QzYt0EWnsrGAqJ9HDG6U+qUa0iUMmvHxo+AYr2qOn
UyUfYHk3b9hFVyCyrpwsrWEUQHqapG12o6WInMeEo0sPDBASwiC7t4hOasgKesd8pxxYrqDuKUry
itTopwWrtMhoGYtuJQZ7RgC4YHeKZzhnYcaY4WvlHw0yV8Iphn2xfS3LJlpGXGnvcFlPVVvBLvHs
86q6TmdHGGH3z3RPdtHdz4d/it0BI9F2NUF+UBHRNDuCa2TT+HD+MqC4No7Sf6vOL2VtAKprJbIV
Q402OzgXzS61TQ4O2spBiq1/dGMrL//jZxe3VG9zxuHZQO8CNUbJsXHxNvLhQNySnY2kZy3GoYaR
k0m1/fGWteBK+Rn84LKLm7nCi6bSZGqpnpU8ZqG7bJYiDnmj4m7I9GBagDOT+TfBPfQBpTaJ3OB7
19uhzkPx23+JZWIIfYGyGrYdfDh+Q1O9RgQRQR8DuOoQE8lsuidQFNADAlm02Uj5vgYzKsecIx3m
jkJylipWzxULlLhW4egLNzjjyTQm5tjk29wejgjrJz3R07O2638E6Sqbc3tXksyV4XBIoZOsRuVn
tcK9KDRqMTw8nktAU9ErlKJzU+9Z5m991H5ALX3wPHELkCrJxBrcTw852gilCxt5dTsOc2BugWZb
Dw2zWyFU9MtIJWoA419FJbUJFFoo1CUAr8tBjLwOHA/8fDf52SPMIn3LlSyuvlgVZQPy5ElegLGI
tJgOp3S6DzThU3xL/disBDb+PVjwJ3CQZpoMwbQH0nfc/Z+jEo03sM5l1E5skRxrt9eDYrOyleDW
oZEZ+KgMvaljjJz7oJoWipHFSk1xBqc8C4ps4fYX1Bt5cFMQinnBXuBCFHYtXcZoFVI0ZlVNjwWR
8TPewcv+1vtRCqjE38BIINnK5UBTvfb1nAfY0cEX/gshTrZ70eQHA5OeTC5IXxRiJwOPNNHz+Dx6
fFdWgd1dGWnGQ6GDhOJ3A6tCLHYQiDsMKV86drbeeN6SXUd2ee4kUW555pzJdoWLo+zgROVYiMCF
EGDU6qWpp8J46xdYLqM2a4dIfhrSfrARnGVbHFCnjfbDY3bJU2Tav9cR51h4EMVACcHiiG5SDa9G
PAj4yi+sIg7J5lWRJdwmAKxJgR2+Tm+J6QkVIQKz1oC1ygJXI6fmAQOMCSUi0LPv+narZ+7xel6T
id3FWPilzalomRFQ9iwv1qBo+vHtFqmHT4e8tae6542ZH7bGXGIM2Zf+3KLCmHhDOF+mR+Gyv1ER
d0d3tCPgkIUdburxWvM52GR24n9+sYhHQvGxgw1M8yt4UJKnUlRkZLjwoVPvBJWaQxHtoZivVxYB
utdrb/2lISg/qw6ET2xkcR4tb+UDnqcGC8ZIGRpM8KaWEm+ScRuKy9P8ruJ1cTISf6/TwTg06XLf
GEVjvWov4WMmtsm2LGUQGX0161AcP6vbh3u14wAyUXzIgZfboiFaXADy1OS4aBZrVtNLlVqiJ94/
KrScgWOxFz+L9gU3OTowNyFgAoy4JYSMucfcvxFIlet+20xGpTQQLs5nlTWZEPynu5AP8ShwZqB0
GiexMezjSSCnnVcTxsciVDRc2cC0xPNozIFn7onfZRCJ2Y0YW9XmYUyN5YiQTHCmYqfd2A4I+VCq
nd6vCFtlLUI2dj2Xz5iLoOVe7zyL0q5CmlJoqnI/YOZhgzwqQkbtuhwSW4KZu9Hr4oA1u9OWfZRw
JgAnj/ckpCy1gdzUeDouPuFgi3ATNnulv19IuX1Xri96MCmNLuMnUgVu/4LqixWHx6RiyGg3/tdi
jDPciTRFtMEKFlbddGUkkyMnquYhMRBUAyJ+XsYCZPNltaQxIMPNu1TGTM6Xsfzd3Ez0aOexn443
Q6UkPw7IY2F7nLbGfNk+Jtp9GC8cyMLQ5NvOWAxiQYkX7S96BNE5MQkYb1dktlnqCP0Hu04zaUZh
n1YWSfLYUYoTZsB1BD/UulXE5Y5eAmDVm83/TF2FwibWHyU7FoJ3NGloVIvHr68QkWYDLc6jGnW0
EXw8qP0bMwizza/WuA9yb7Zap+qKlS3mJZu9YXgHjKY/cL9s+RDQRRJrDlLtFYG9jEoZmOb7C8sr
uIcrq72VlFX7925q08ioRDKpfIOgd0uT+u82oSxJmDn4mKxqmnBbE1sU9bICHPxcrZ2Au0ot8p0j
BiYWoj9nmXcVpK8QhiD0zZ2VUO06akOq+wmq7p7eXV4oFgTZmQS0sKYwCKo3RdqOf0OdM5L2H3ln
77IOngy3r01g9750lTlIzE3pvD0do+5FeX94PQds9xb02tOjbpk7dikzxLQtTIyvW9p06D2sN8MZ
SsrW2hoVAukOn68vmrNvJVmJM52BQhBgWYK/E9aJZUEn6z789f8kVuLUU3SYf63fPNch/Ea2ELue
4STjjehgcO1soo0My8GhMwi1IDIJ5tMybBWNS+G2P72vVfcG7iBBu0yoEnkXkoS2JzgOTDViBD6B
KxxKVB2WQ0l3unKUt191WId2xz1eK9pSai8X+BSf63tM2ACDuXe/QqyelmoVX8DddW+dlf6Khg2/
WWu33O5VhWbOYkHST+5C82TGdCFXaDuqS5eet61OpI/Nh3cOZD7alC9fE5ElGaB7/z/jLfo93PRN
BF1gWG8kNBqBFrcsT0Lqu++O1OwjHB1kGkEGcxWj4csrxJmHBl/UsPJfHgKn//YhC59+OjE6WUB8
gJtnp0BzWxAC2HKIn9WxfI2Bg0bxstJM0g0IUTgHXCsVS3a7rbfHgAHGHIMQT2ABd4so5+4eKR6t
iV02vTV/S69wcy+JFOgCJJIg3vBZOqi8xKXlIJaVK3n7xukCb76B+He4rSYuJ4IJRJaaMBNxNWVU
LY9x50ij0LHd4qhnlscnYmekC+EuAugPs64Jh20X5J9wkPn6KhjA/ytkKoMB/fs/BoRDLjUtlSNH
cgZWXzQj63Z2yaS39o3z9lRUSJL/UsxE4cK7bP8LLydHJHqlzHdekJlYYCSik+SVs7DTwmwaydhs
/h2CljiTDKai5uTN58Wslrtpiep/2yoymEbzqKM8dpUxT+jtIs4NpvkGMFSnL3Os9CUCUtHxcSxP
gtbhvp35wfN96hFvKLkYsZpZsn0uIf98xqSlFyyqzzVV2WASSNi/8zCTe9egmYK+jFM83u1S+QMA
2JLLxIWE+m7jk/kHz/S39jvMcwGdHGNKgPmLIjFKizykgKorqCQKdMeTHxs2CG8fRL034I54bBX3
7s5Yy3ZdEpm6SbRF/3sgIfYW4SB5U7c18bAdicS1qk/Y3FrkcnPb07uEePdgr/nEn/a/e3uOhf5t
dw5Z/Xz1pg70e7ANR94GqkQkze/VzMHs4e+fz2CA5VjZ7uyI+kB3OrvNrrTxU560WCILPE0ZhQxO
Y7KHKfqBFW9YHHkO1BCAyP3NEylXFH65fQQ7oPcN9o0dlqnVhMB8GgY27KaKni4bBW3NO71Xap+T
voODiQfp6D8QVmMU0jykWDBzmCK9aIGTTTP+ZjQyj4NP1Q//Vju+aBj/SSi2+AjOer28JQgQlpbe
1nIDDiL994eJMh4Ue1twchA9K+iDaxfIZg6MD6vBc8ru81jS9iDKvyMt5rh5GFyj8wZSgNQ8I4f7
0LwrXbXRujMkhhHueos7bL0HVv+5GqFGPzPCYXLrI7idOZ226oxh5nM/lpYp766BfS8HdcaiOoOr
s3ieXwx0z9vroDTXRrgqjxX8arTOQQ5FnUW6T0HYL32X1UT71x7UA8OG9b7wRkWZydBFe0f/zwMB
HeSv0kB0Q1jsR+N99w9iV3iZGUZkaFOGji2CF+pJjDKBAI75keqR6de3Kd5+/5oPyLZ1nUvPEMiD
EEdMLhK0zDMSatdNOkYdnspzgBGsrDbJWwqPWQvoaLCuJdtqCAWqk50hQsSNbiU/wLb/rkFtiysZ
JMtAKyCtDe0Z7UbZ/M88pa647uu6MErH48NM0xvltdwlbie4y4gJclZfSJo6Jup+qWvqPD9s5KVi
3ixoSdfATDX1hlr44HYY4sCTeXe4YzBkf4sBErRUKdz6v8Epx+z5bQG3KtIE8mBM686oYnczqQ0K
zRcP7SvnCaHHVQwQ4iS/4SoE4jLqw85/DbKiEk7SG4Fk/1zDUnMo2yJYV87eFvx0ALuQUMsy7fDV
xMifBUJgEF3TdEzaGtKx31Fe8niGKifWnVYg3k01Yc6gJ49av9OX2gPYn5IYtZwdM+ws3U44M7an
/6K9FtnV4loetFpAF/bZb+rKsE5/yLTJ0b3hW+jIt7weXsAlcts8Ouxhb4oz7bToAcxEnl4k1iDH
9wO006ofwZOhnVzTZFJLML6TMgl4Y1q2e0jTrw3lWCvIYBOmTUsYgcuNMRQh6n6ktDjm14xyzduL
EMWLbHcCi/lYlfoex2YgzcNULjczpwCZUB0OlHpXnAW0TR7R+s5qXr7cIK7a83Ih9HUcZH9fZmHm
bGBmxQ8uHm+/Q2BC5V18LGZ+tddQtZPQ9OwRAM7MZkuCMPzWtyh3JdpyDaTrKwVtg6qIsxY3vw8Z
kDkGIsV3a3z1/djpaE/2s99vQxyP/6ZCQHgRHDEEQlduXzSFZUtcP3smLBUiD+otc1YgdVIl0iP6
sLzzYM1pYxWfmtlGNPJNLunhln52fZMssaiWdu9+RwpMp2WlPih61MBENfelsT4XGJbpomMxLvL0
GsmKLp8QouE0ccuTA6ey0J17izzmaQNyD4CXyZ2grzUFyOplaHmHEJ7BEkM5KjUbJxE3KBNX1QFk
hvOxeUaiKrKCBSD9FhKRpNj1xfx7KzCPC4dhJecqLJnjlx7YxHvk2HssGXtuAgq6CxfWO+ktELaP
nN3kFp2JyZrOTccjjsVUK7/U/OvsTfNLY4EsCkfVMvljwQTDmsN32Dw+nhre5+bO5XapSYt6Wa4F
+wTYM1Dxh3qkWy5PTyqkfnveByOpc0ea9VKRbibdRUYN6hnKMoEjZgkt+AdKRisxiK0aTvGlN6My
yBL3TLXGeJc+c9o1vLceOmUPli8b4xMgrUQuCmeGiMXQ5Ex84Sv/KTH1pSkS7VTJ/wrJr4NfHsAS
GUl5FrAPSmgzCXglxCcfdTZcKWA5yLm7+FdLuJfqXxbi9Ro5PWQXTILfk/PczNunR688XdGpKxru
qNlv57fAlai3G1ZF2Nv86MlH5TJ0899YbsraRecoSY/ke9OrpN2yYuReyRLNF4IkoCAYfkYCoqbW
46IXWWwreXTKBBDJm5Eu2csk3+E0mkCd4LgpAkxoBz3VhvJYkmOwb/hQajY7Y1R9r/gUajBpQuZ9
eD/En0JuCI3beT/rO6Re5iaWV0pjrFnzSgSq4QO1ekg68S/pBrYRKQYY+6VZmpVcTXMz3a05g4Lg
k7XFa0oAHp5FVLhgR/7yKN8UG1DvSPyMC/Oy/Auldq9nC/8v/K3/kfwuM76IYsQa+UTzr4xOAKLI
eCY94cdsHz5GYeY/7wuz6eU/ZdNAaHMEoD9TqB/jeLNFYMN/gEsh+PNwub8oPSWR32x+6RjlxnlA
AOLZ70SdIN6lbzzLlKYm+Ul/JbFtATbptmZeuvkca2iSmhCH5gBQSku+qbUuIz3MBFYXsvRRwjGW
AhdkbOA2nrAoiTSCPLk85PtGMx17J722aAjj9aCxCWN725KVKe2oASWzKx/zOq+1nvMaNXdWle2t
RAztQuVeGLy84KUaX5gsAK9COZWILU7sOaWvNT4z7I1P28SO/Ny75MYE5MLzDH8f9+4nfHZUNIfZ
Szdnej+yxY+WStNr7KWimTI3XPVLkIp/XizKLcmo4SOl6XdMbTKUtpxAVe07dAt/nAIOydXVjyUR
i3zrx9KIzdfbvn4/EQ9QCWmW2ZoP4aIn/iyTLhEVa8xxsvLZqaE8YYZVahVhJjHaDfAIk3YG+vUy
pUOeKjuquUE3uV0NtD6uXBbviXbNxm6C+uIsJEv81kbLJpJG0NM8RJvGzrHaHqM+Bvf53fnGVDor
AxLJEeB155rX5qEpQHGMl6/hdsNm42Av58SAA0LSfSJFwIw6m7ieHbs0TCp1smXzZCs5D0QdlvT9
+W8Hp2qn9TRc0rzTYPmwABJJdip0AjSEj+YosvLQmUUHiVapq0JDYjtfhUCDj/hW5aKkIap8jbmy
fWv6dTjmh9ElZvRb7F68jnWJoD7G9I5fd4pfjSajiZZU4EkTX4deW8C9c5VISooPlDbxRdn7tYRE
r8yGsqW2pcnqC18Mc10xjiRYzbqrxgqlNv5tMulroV2L8Bmd89n2pb5wKqkAbQCfPpu5iFtKTaK5
eciYzv7rkDocHzh0saKi5SMhX0vYZywRcQd6u73PQHU6FwdUFZx8UyNdjk2MdG4KyeXR13Yai7dM
ampUQKT+9g9P1fXJe0XJbuOxjiLo0xfp6ZwKy7Xpz78zu//Eb3aws0Kk26nh9288nQHCDFR5HsG3
kL5qIW0sQjAytrgUUoH/jf0V84IdHWBrfgMhRDQhH4WRVYsaBNAN4GuVMCC1yFRDbNIRHZHNwOKf
B/KsQ/FXOmVoLpf2bAclKiSlO9xDfg+kTAUh4kR1bdLoTUrZGVx3vWXTu0DQpGzXSL/rONANkZUM
vXuHSeJxqizoDe1gq5syLSkbBSjRoC5i3tuMyHp+RkNAozG8FbDjW3q6xz6gWx3e8loKlWkjaq5M
U8yXSlmMy/yJtlxnIrmNSp/TV8vmcCnB94Pxd4f+l2A2nf+B1EsMTi6uu//rLlcmBoPcd6N730Kh
NcIsvpE6dImG62DDGSlvDVBVZj3diapSR0oJZucSod8BQg5fc3290JkR1swMkpqrl5NFvbE6yr58
juoHSgWUTOviwoaWC1O5K6mt3XivG41sAM7U33KV7awSrkxVODHJypUbBYjDkQZTk61fY9jk5SOL
H5EFNY+6m6ob0HdV1GdCFIRnRYP9V5iqaTR5mpmVOhPQNlAi+OnDe6lVGI8GY8/ySDk3WJmrLi5Q
3PLcEqIbzSZpXGW0UcTMfzEILyn8d1g5sH3IaeDZ63Rwz6UQDafR+qxxx4iULVHs9aq+k3rrj3Ky
yxxNy3cuZ6LSfkF/AuYaHt4dTrdqKZkZ+svQljnCHLR5lHlG96qnA0tuFekEgSUdxeN1rIrn0FTo
zE2FMkkqpAsypcJQ7fM6zvK87xIrbmHyHU+J8ErtQkg8CcZdq+T7gapNEOPlKkGsy4lbGbak57pt
01MU0vIvvdTduaGAlAvsf4J+vlSZf/CJXNKmLgIPIWrLoRSCXeiqMDGHODuJemGnYFF93gTGp0WK
xV9OZIY/jtfG+xIcyExpAWmIcku9vAEB7iDWHE5pK93JkefSFBQJOtzNzPipfYQhzbvjjlS4nmD6
IQgDpwbaYqWPsMBexgvzi1N/qmP1PAVrZaYdpYp0yLpOtLJz4Y8tfahRtfB8l/7NLMx6N1oGPA35
RQtE3gzna23Q/hqixdJcX8Y5YXMenTo0PnDF6GdHplJ5OaGZcHUoP1HYmq1BU2LC03YApOOC+bAN
WH/yBiIO/gwOFjF/IeQKHnyWP/iVDNmsnBNuoytZYy175ktNV31XsFqdFXWZEUwn/I90JNWM3Fei
7gVOOIh7bDQsTDLMQGCGizWZP+lHvnI+y+xE66jTWFbd7/jslHJ7JA++D9chA/hMoPki6dr/HKs9
26/CQg3ImhW3yWJFbcUbwLruICOVosam2nizQdP2mhfJdsXgcxf2l00mHsmpEfiailKm9kgp4AYh
hnQ5hVJFEh0XzvcOBMRle7H/7d2TrH7ZfWf/kS4P/rnlNK8ZY0vyY3DiDQGV8F4Q7WzmGHudAv0m
foMDjv4CBi0imY9QeN1oiOa+vU/thQTjreBWt2spMe2rb79/h9XYvzhoY2m3F84LbfzGsfgyEgzJ
1zLu7DX/qg/CdniWaFlpCiVRIXlId4WYRxREkAOYX4oRMJ5qV0JtcmBLAw/EtFhsgAoL2WEDNIfJ
XSmtDr3egvzOAik5babpwAqXWTE5w7bQO3PbaCU4eHa8dmItUQeosfG55mY9LOIURVjvGwZIEVzF
X0JpCcEv/HWHRoGO6PB0vU2S1S9GsdrROGVxxJHaURpIwHFKWEJkaTYlStd81hU2H5qlIW9KGNlf
3hPoKG/5xE5BeJ5MaTXkAMu0/JT7QTruuNZZTlLoJIlIiMx1kDHVbgddL/YMKvqOuJFqGPDgpnq2
dEFsoy6xEwY8jL1wvTFiY9WZFj//xdyEnupZ2CRqrVpRTinMXDEvb4cKqN5iYVf7NuWwFa1EsYzq
uWDKJajVmoPzF9pdMVw5VGdwJuj/lp044AFSYBTeyQrwLIHZE4CZzOYXNvGTGhlWU074rudyl0I4
/eLALVkaXWyWZgDUMoMzr4n8xp63YdLVln/BEe0OS/k+Ud0WPNpXR5mux3NmoWkQibKGLFIeVpEa
/v/pk3KUB2QBlNzf7S5kUxFI2hWrJOSuI+hxoLXnvRCMjHQPRO7yFJJeKXT+RTNxwNXNxkS9HUWJ
06luBSzW/IJJ5nco+UcEk/2XCi6uGL4jyeFWOc8k1LT8qgenmKUJmFGy/dJXbXnGzlMY7ut6AgUO
7+r8nshsGpfr5PoWcXL5pdqRcENKv+Y1Y9vJCCdJakc/KXMynMIy14f1QnnGVzvTp9ytnS6RXBrT
zj+4ouFP1gM2u5NnKKVKm6x2ftxzhQdv946Oyu1kHE8DPtqo3R1p/WOodykLC6NX97eA8g9DcV4c
FNYWy9Hj/NQHEAQb8fxbCoETO9c5tjbnAh3IuKzmttEFNUDbxGZr1gBa/D/xUFFFDjyu8qE5KIV1
s6O62wrv/DE43uYKcrurJkg1Vs7El8yinOOfxDUhAh40COMSSrgq75el0XtK0XtmMoMfq64aCfam
+0bZkbNpJyx0zI6Wx+5fDKnHnGWhmEOzmmkkDxya8JSGMrpySuggQBpqWeGkSjzQ4fovNSny7GCo
BGsnRlBJrFIfHg47C05Z+n0HiFQU5xdDdNqG3T+jUd0aDMf5+fN8LKPwrsLV0WlBQECa3RAHz25K
m7oW2DBYqEylGQNJAKQU+2RLC3OANhUmvVK1WBn5xxYKSFGIw/BZ9uWBnYzmgSyhyPbyegJ/AUDg
FWHcRDb38mPZS3NWvwbEAajsEYvs9VCDKlIRCP+qMUgJ0MCshqZ+mgdia781zqfNKhETz7tpA1+c
6vhaWFEEtuQhOFKmOE6xgTCIK4wFexqU1ST/fFMEpWMoGy9nm82XWT8a5vL5Wi8Cp/VfQsWAWplU
kSWYpQsBFcZI7fbJ/8yEaHlw00VA2hWA6D9R/shuJg6TkfMb7j1yP0iTZz4F/9M1qWhcW6ktaqXP
f2WVjZMQNsT7QO6kAt7zjH57qAf/qljo+6hFEOPUkdK7Na9KrE04KnLF8c2VwxHGDIKYEneLt43c
YpArwNxa0jbmErhtNjFCj56gMIRVlRNizhN7qbunLMVCGujv8GYBimXT7Ta6T1RF64Ry7H+YeIfu
oXtOrDb7L+hOOpj8fudEQyAfvosmu1VxS5jFiwD+dTEOrW0WHs8j7n26ht5AFHf9r45XzNNu08sB
8katIF8JQ48ccN6uHU/2yj4XMG4tvlFQ00Xnb/6ptWacXcG2+3KmzNCbjDWewH6dRh2R+6AiTKc0
S1YVS+Rs2sVR6r+jHqqosNf7GphF/y+VB1Y7PvFW8k0hUa8JYH0JWZjmhgoF/eIPTMdW9WmHgq5h
iUuAutyCSZWu5QFM5EB6oe5+jFxg50sYvoCVtmihK/mwzFmq3cckjUXONDxLlZcS7koFALTNcxAW
bWEwSt4S3pZJ1WbjL/tLWTPBwG0CRhcofrzpwMnmR/yX/rmzu7sa3oIkNjDji7VdOjO+sm/ZEYux
LLTAY1GsJiQFpJn3y0gaUJevXH659Z2zC1kJ+NmkV9yh3dVL55rtxcdXk+esI2OBcRE3XjJ766G6
uCs1MFcjti0G1gwRAYlVXCM3DvZc25nQH4Q2gglOobwKLzneRmN5xvzlO5v7Y1l5ftveBZVqBcXf
0mBY7XNudIBssiRlMRdLNu3tceouSeRk+kHd6skhZIe1PLxECuIWuApz2RSiemgvIcysEsnYj8ut
HAUHRrDWlq9eJsOL8YdPWKVk9ZARb0FwMCJCvAWZPCV9iZRaO8nWjiY5ArerC01KSq8bWtTfnMML
XHGTNPuukwfjr3luHw79QYsx0PLWpPjj3guQOkADV+Tl0gMXSoW7t9KkfTCEluKlPdDxJFLgnvKV
wUiK0flmx2CTRl8sDwdDfW6wJMoLbiiBtp3e3o3TaTwaGDMXi/OYatrfnNN0dNdIHm7Ic4kw7zvW
ChxDrDY2STdv+7ZH2Lwfzpr3AW0sapx3uXgerYxMUno1EseUJMcEWjFc9oQBGR6W4yLkEi8yxbDU
U9cu+ULTuGpuH1mhWaowPy/MzY2mRs8JbPnlOQ/u484aVWgYjyYAvJxUpMJAwNKOtkSgMl7uJpXU
8p3Niz79FLvgq9dq45GcMaTT3bhoIccq6xQSAE28o1oqME7h5SsnGewT2Kidkt0wCp9p3W554JRi
F9lbkYDwxGwXT3rtpEFMlYyRHBvILAXvdeVF30U/GYdg4t9YBcwdOWbem1fhjAyi0K6tQVh3epoZ
fieE9OO5ljU2eWw1YxJ9DvLnI3pLySgrFTArU43bSCG2W3bNDdU6opv252MST+FRlZmuiVJ03Q2k
1FMdTf95rNUY1guudq3sj+3rOZKyWqCsqYJ1bEDhvnPKeNj79GFcDP567otxdX9U6XplENnGaXWA
dO8tYr36s5clpMH9wKk22qtP7kLoS5Y463TXCAll1sIEU1v44TL8bq1ZpeqEF5SXHGjovXSxhbcH
aH1AHv2agz//n4J9QaLAc4BXNK2ov6uiFVWHs9UthSEjMJUHfUHVpBQgVyGsgE5zYC1kJisNcSQt
cJj9bFcyyRMEkUM40yskjzcPptecpIPJm6u9RKO4TwyOxyrjtTAKQ8UY44Ts1LxkVhdR/PEhWd7X
PDHh4vD5jmPF6JKGeXmdYVVoxTfu+XI7Ggc7iJ0ho06eIp/QEPDiFXdMZNGFkTaofvzGYkkPMUPL
5NIttR4wx+GchRy4W9glonjBW5qCPLoSs3vbz1czRlvC8EuIZdsHiDvvb0Usqco3aofh+K2W+8QZ
cVDqIUO//lpgGndMTgd9uhUR11zmK5hfq3C8Q7aGg74t4nwIb/tdjTF/Nh4c/Xs4qK1EV0qFWazB
sNkOg3dgEE6jhyH8RRvMFlTiBWvO1HXArAiQBsfSxfauJc+xtB9ulq4uHGPDw3CQya9dK7LYeWxv
cxgBAN6JYpg8ANz7XJ6GCZgDExma/cMJvQZazqxHbmdX/7DaOj72lB+0/yglFpl8gc3rxS0amXSk
qVWLEPqYP/k9mQAFlF5e9ra2YS6opQ7ah5Qoh2ShTGxT7qO1kDNzXkUdbQlm9d3iqNeIZ5oHCUCm
Ojkg8izKVAT9Aps03J4LQu88lJ54LQAjiK96m9sc8lwvtH66sdc4ALcDyxdD8Fn13nUZAep0LKOb
ouW1an3rnY7ip4UfcBWXhCu9Q63SDbSd73rE5qYS8bUHmuLFJxF2Se9MU7YakgZQaya5dzHCmlpu
H5Zm+anECkaMHIuHov1lWgb89k0RSSvNNMxVTHThvM7NhYpDzNAot9PXd/aY3JUDVnfdMGw8gizw
LZBAc626htN8TUjCA6+YUH3o+v9dAp5o7VsC/yX/o00glLLwSZekczRp1KiqQ1FLz6U9jjdm+mh/
iTkf1Dfk5ds7rExM95/pSVZjiTcNIaKCGrh4pZ/uR4RMRJ1/wRyfnOWgnBZ9AT4bVsHvhimPF+mW
HPGx8MPycpT6+y/dxGl5F7g59Nr/S/nc30pa1DHC7cN4mKLkZkpC3XRxa/gM3cGtF5G7fiPCrvN9
qy2Lt9USRjIrKB4OaYR4b1mOF30RFp8OZStvA7WHUNrPwkP8ZHbRKP1bErRwnGyp2I+ReZ3D3wCL
P9PAkXjZBrUIc2jum2nbDVFJv3LobkhaKgGxeFfQbIsYMlEy1dlEY2eoYLPF3t4QAPrFFX4/2fZv
XtoW1HqGneiy6ml5LSpRj3gU8oBuEhOIxF996AYLKZhQqLJBi1Qn9M1bDzEE8D832S52F+sMSL+m
/ds6GXlikYaTaEEcfGqzFxoJTAGRMvzXnPwK1Qg6yb4hk9Aay07y14mmOPJXrulUsW8zLJ5Esmc6
3BLgK/hpHZjzKUOG5Wd+wSm60LjpMUwaaMVuDZz9/53Y28V3HRwDjfzmSEcAkjcwp5UieKUk/8RS
/lEWZziK88evNnGWnbrL5ulnm7S9K5vPwEKiKNSJbQVElOtSIEV6Wx1N05XPKLd/Dcw9RPJo4Vcs
G6RzRkYFYQo7nCIpj3A5b+VtkNfBi/2pca3PWP8NwMiTsjIubGxDnLzzwfqlElce3AVdOO6dZHq4
SwGF+GqHx9l0c9uDHQB5QCbnPutZ0DTUfCtykOdTytc9q3cX7PHEfQXI4zOli3AuGmXTuwhsL9bs
umwWtLr7IthQkv9n8qm4YXC98QEvhYeH4QPjjgE4Ehje1Nr/Fb29J4h7cHJHEsS6r+P/yfNo++5o
h6VFZCGkVlmS+ea3TVzrPneoF1BA8Nhzc+ndH/2lZGk25l8SyXT8h2TiqbbgX2+T25CSQXXDjYJH
D4djt5bm91drDB/RvGU6ykVOd7TcA0j6dKyDtNUtULCVl/SPGnwFKEdosRs/Ho8NQCc6x+QzFOhi
vm/AwIIIW9HSiat1p2n95eUCaB/UpJZQd0qySJJ649adM6UL6QpwofcbGp8rPUlTuKwE8dKmrvli
Lj6di1jsDG3gu5v9f2jZqqv6m1E0epC0fCrTs1b2hKydEImaEbNCp3OoW5ZMZzPYCtAfrQy/VsrW
D6nUR1N9orDDZp20L3y7upC/XvGcwP2ik3kQpcqBWHHvpVtNu+EqpP2fpWJE0APsPeyUTVGADRV4
0FmJQX5ou4s/zuYlRmMpV+AswPAE3svjQP9Jd8j4ziIZf3VrEFdS4TU711Zfr5sVKMuphG9CfZo6
gS8jS+O6EH7zdfXBK1CfqdLxlXrV9tVBQJwimXlDLAuxesjX0/rqTnnrQ8tcS9itQ5TI2Jc/MewL
vxha2/wgUzcYPZPvQyIVIzyFcU0OxI1nFMr755kmHPVxnrVIab5Zc0IhXKEkYkVHfNnv2q8Bfsum
XW8gyyCYyCHVcAVki8oSkAmUDYuJJo1HqlI78WDugER77YrFyRMWnwqYKRQ2HF8QFh5sCi+u5UEU
hiJeLkxaw1a+uMIIN9MmALLJiN8Cte5AlXXESb5Mnxe0jYJjVfvpW1oI0USt543l/TMJ+Vat7vnG
W9OkEwvoeLYAg5En3cEvTNxVxHeb12XvmafGMWF4sLc5J/clHfc071ZZ1nOgR2/JESM9XBlkR9JJ
A02D0JBu13PQUqn8RDUvIsD3cI1wQD4nXa5aTwhEsWMCoiZNE+duv7tDr96fQ8JJ78EH5zimJGw2
N4lmijIuGVojvGa1nv2lscXVJCH+rRu/Kg0wz1DaaUUVMSG0xD7gdGAnTS0vwTfJ1ltFFY14KUfH
FY/OhCAXhGDDgPTEPUtR3kRKPXP8e05i6nvWa0RMsIcLnow14Z7EmAXl5VNwaacoYruuNyhpmhd+
g0cl+GZ0pUWQ8iHSUFwMGLMPMClbmEQWsnPMJAQQftEgWlIiL118GA5UG2G/wR0DB/AaYHrylJRP
Wc1ldyBDvRuwbLFNCni1NpJF17DDKMxSpjlNFOni5oNjxUppsbP/K5ro8TdqwE2NbAmRgJ0/yBoG
sWaHX8llJbWeOkk4j5yp52dhJm1vu/V0CSSG6dWsmA0SJvdBZZIlpb6vW90dZMQojQ8FSIJb92/y
yODiNVTlceJwnVQBhBUeSuMP0PV0/aNoWzixZYl+S8c6MKyymHIlR7lKVYn8rJrc0GkOEMp7TA6+
MBBeXGwi1ARdvwHUx1PP8MJ8nBTK8PtwLiq1QjxvPt/AuH3XUYXtpgA3udZmUuPYx9p9RiP+cXib
qG0/Y9xTLfu4smKpYQKhfbHSb5PRt8SVwbxQyeSUaEZbL/5gKTZollWn8RW9eiW4gZXvT5QaG+TL
HY7Yy1jKmR5H4Q363Lx/3E+XuOvywczGorPiIFRSkYnHUZC/4InffQb5N/8/1ipYmHZX7izgmbqp
EOEjBpPWqHUfKsii/0gVy2vFosbixa2EA97KYy9PILEYtVFI/QZNUFt+FJMat6MSkD1JXpVETwVi
eFM8kEO2GFtFPZ5yXGh0r5R1DOeRrk3stCCQPmBe0bfPWbSeNkIuVnoV2ZEkAlOCQZbzf/jq1Mic
3toGB2JgcTfdJVCmhAe0cCklQKXvq/vpiW6OGbjJX6zWC6QrTv0XauehWVRyCLcAK04NT5EutjW3
1ycQlKpA5svWw3L0CcvSU5+UaTd4KLqYdq6DsKggLzbDSe0duVohAz7/HubieNnJCjn60S3S2jjF
+Is8NrTN2GL4V8igDUqYZLa6YL4sNCCQzBC8U3Jt6gtF7TD7OOCk/QYzz2KFycdBMEwT/pOD0AHn
4sK8QJJmLwk+rn0bLBnB4dyCobyPbopIx0FYK1S9kYZt8FeWbBFKaLrD+0ErpqWV5G3iF2viLm3L
V4NA0Gcba3mGWlUK4Umeah0TUR/ZnL1ed+MhQHD7w5nJUdWYFbNfvCUbekf07qij1zqQ1sI1tAIQ
mvkmApOAngT5QvyCHSGqkH07pH6wVxz0o3/LH5IU0nz1TCWQ1li8egfGq7H49ZZrkRzI+z39c7u1
bJTyXMtS+s2UUfdmJrpcBNFIZxM2UFppcvF3drOS6WlA/AJqZlhqzVy7w5yT+YNaRD6SjG92F3bC
9to9VZrC49q6Lg/sBgUzS/czzO7juyuiMlnAD9YrPqea3CnMQPP0tTfKD4fL78Pf7jMPOzHMneeS
2BTIur99yx77sHTq36xuo1ecB8MmRgimAlXlKYoa2020lw4xLCD+UCiJ3GuL9sOJe0hCVTYD+d8f
24S55TxyyO9qleaqvSAGrdAAoR02d1/sXOQ/g0bWFj8l13r4FJgKAVWb3+02LQdUbxLTbK+3u3v1
aK8HqqV4RBtnUFYPM4K3sJQuPdXtvRK7r7ztVBorUfc+Oig4Q2opidVPqO1Q0OjE7laSc0+j8Ktu
f/IFtqnB2OrczWs9h33germaxypwJIF/R/tzj8xZw19tDwnjx5OJiTKAJ0vFbJ7IOrrlY37B74R5
Ii4FJ3dWQwhUTSaanAjPvO3ilcXkoQ3xtbzc4KFJ1L85XAc67/gP2Yg3xjJhkOr8WUjUlK+kaT/+
9/S2y5DO3mSkCy21jrlHN7ucej/U+A5H7ELJP7VAJ7QXTjyYZzq1rP/cHcFaZZZJ43Jf/YTUztYz
7AhF5ffai/mcY8Yhy8QvRgYNkyb9gWdey/Idn4jXyEVQqtvH2pRVZO9/+8KPq48WxMD3CDBc3DHw
81sbIbQjaMhp/z7pLc5s9dNg1zrEm+wR8AG8nZQ90G/r1YQvGsaYSdm+ccFN2ypQNoix6+rOjzMN
ywLZVM+nlmQER3T1dtW83zrDn8Q0vV5w2cBsTd4L90YL79oi84YR/+KgHwoMpnxxdAV2X54zT6y8
okbrq1tmV6rTUETwKDUu2ix20T4WDCa/dAtmHY3e9W8tKHoWdDo1hW0LmIa0U8bUJ8dR7ETQGBGt
exNfZMeg47064got1dLuZzk0+o8VLlrWoJY3KjG140BkxEbOqV+GlfNTE4LWLUm0rTvTUohVua97
f9wPMKPsDMNPJMOUuH1U5UHxOJ6wLw8vpOG8mNtRGy3F4MZ6cZ4cU5IrXb7s2e6lJeP0sF6KPvbh
Oc5ud3C/KtJmwX8NkwwCyPI3u2c94Mlt/AgEW8Y+JE8TAMfbXaOSdeSIyeY4MudZf51CGL1sNM5j
Fynl6XrrkxJAFHWEwPSOp8fGa6qq63GM9ctVVdqQJfNWIcVhthU099Lzxdos39DQ3s7JGt7KYmbx
kZlmCWT9eSRTtj7B/bn0bTFZ7m5O6jXtHkfJmLLNsTkPoqtSIhd361/2DyfrfIhW9LgRtHBSUVNc
HNkiQ6BoiRGtAmmOWRQKJWTdl6+dEimNMArWAaJG8fJPwhwhq6kchkfrKS57lcbznGVtgVOYkcbd
uZFs/psedl1doU7XrYUs9rQg6CguCMfDiHycH0oov3l6Wx+1zCTEG4p+BSKWTC7GjeFLOWn9hZXF
RVWCkYNs0WSbqsZ3DChxMXr3Xwp6UOaufys7a9NcRhTGjSgdf+lLnFmp+P+K/0k8Wu3EtQ/GP8fx
q0f+TvXcnfPgW7i9A+7NMrmjSf4nc6rmug7o2r+nZZPHVEVWo1ymqqp5ybsP9gM1RK56BtY1anCc
BByDXRXrbnkq4E1mKVOgYDT6Bq8V7Mf7mfq9L5gSdd0rb2REas0Jqt+QtB0yoZb7l8HWavsM7cZN
Y0PVvbRn2+L9kpeG4C+dGUM1LOkKlhnTreoqtwtGdppShEUUa2Thf1yxpvIE9ZN40dJwFIcswJT4
0mXc7zbUiaE3b9u8lt0mDzHBUj9ciF05kYPpV6xznjPJovONqBkTzntMdC2p3kGVn/oFsuU8pZLk
Ps7xOiQrezx+4dOKukbGYkhFS8kGu9VGocZ+OkIzhyWsxDTqTMVvW0fNDlZkci0ro/rF8hZY7BbQ
4haH7CeM8pR+g+uEqZ+uvuerWiLRsBM6oEU1r0TFpYCONhyzTXsnjEypkTfcDuvvV/tafOXFNVkc
ZLoCS5WlZZlJjmrvW2mZENPkz7d8SzvsQFmigkwAdXs//7c9JVa42MnxB10MSwkvxRSIQSNy4yOH
3agbarNLdWOB4cxUDWzZ2nckZWt5/aYf3t1pJ0DGoYjxMAo/34p75Tc2ChayQSbINknJtCqPc2P4
l7gpv36HWhX2g+d+pSfIkNKUo9gqRLM9Ba21zO50s1H3x6kLM4G+5FVOrn/NE1hB5ovIImLexvLA
hSN3DAtfbSQq5BSSpiIG+xVo7VrV0DL1PWIWvXUbHVLI/BZMUOn+5Xz5BZTfEzafvjFPt24rM1Ks
bhpha13p58Q1Pltp8pj+7VG7QzfOLhegoPg38nEtonTRTkeCE/+z9we6z3cgQ6b/SWncTD44tX5L
nEDCxhP6ecPCeq7iuPsACBHjBitaTRyraJpBFdlu7Z8PglFiDIPnQmTwshzpWue0PyAiq3R641Xi
QFEO2eonRGRsC2jU3JvMdpb9BSy866SZWxwGYnkOCjXTpjXN93j8cLDK6Joqc+Hq+VzgCPVCKhB7
iNOzy1EWX8q6seV17gaDfA8yozIEhRgj0DYN2L1jPjIK7bji0MIQ4iadyGtvEWpzvDoxXQX/UQyQ
in4oZ9RhcAJXo/3YI1hs7NWcpF6zsFlAx4poWq6BclMCqBjbk+BlME4gTfw7b2dR6sURpWljWUJ5
aooz/yDeVVwKWHeg4zOiWN1PhyylJCjrnMefpRQrs2jod839nA1ZkrRc34ETweNyVQHDQpD9vi6v
it9TSgI+PenP5CH8GZT80MRcFY//Vdn7HWKHuenpJ7gyb5NLqAxhOcMdXV0OmNLtp0S+CjJKD1Qr
xryuDT36wGedv/3b5AWatJLiAXADzHOkussY7wvLdvn6uwvAW6Xnz6NhMw/E41DmeH5GI+RMueAk
q67MdgKoowv1E5vr2Cc49sOFVPQJX42C7TNA/zSW/ykxOnnDi1PS3q8NJEvKahiY66tS3L8iqJma
KKy/dJ94h2kni7VBlB3i4g+UJlBnXFmLEyO6PLAkZQWCXZWga4QQW8QvOv3kbPQgbLy9j0KA+ioa
uRw1/vvJT69w15fyLgH3JN9IJ6KUMhmaveCFCI7JhDt6EmfMxoTjudYnweEj3Gr4XJeSmihY9Hu1
1waPm0zqDWZWhXaXyHr0t5WRGxvLVGgbM7+kg2I4zIYEDqx+VTlhVkJTlE34y00M5LsNx3WGSwIG
6WbOcKAx06VDPzpT1VBkkwSruwJIZr5FJnbKJyQ3aEdEpYEz7MdCrQVqcNI+RAcSGghEr++fFFdM
R8qPlpI+/gIXWr5bZ/sTytKY5Ihge5KMvoP6o/VbSslu6SiRY+uyAtQApkw8jy/618jbex5NJm8j
bXXSwB3aoOYPPwSirEjGgBOb2Zd3RvfbZS+VQF/pWXshOhYeBlwZdZoq99V0JToEj0ZZZ/zEarUf
2kjnVVMz+nn51+KFjkb2wkd2hdXe5GLQVSGILm7n1E8JzNnEZML75jDdlTuAnQELUlaQfZqR5EKS
tn0dFFtV6HZWAg7O72ZXyEAzqGUnFH8xWNKDOM6keZqkDEVam3dKNMX712V+wER/oE2YEH0H+SBO
FxDbhWaujt06qZUKow9h5+gggneVa9yVMNC+jDrgDkiyr+0SsForF1IRXDXSz5AO8knx+jCrtCa3
mu3eN5UKssbvkNyUzd+MRs09qj3CHfZfUoSe8/gSVXqOETuzE5I39jLQfJcbuBDIoqMAf+xFG3xJ
4UFBHdigPob1T+3c50yd/sWr+Pb6ylLYIs+JuMVMCmLEarsqLgW4CBsRYlnz/xu59DycH+anLjRt
6iHL9k638uGVxyiKq4KdioXVajbc2YJZ4afHgDmzdoJl6Li9z6DziDTp4+rdRrgJ1SfWUh26yKmV
75oE2fwW3nd4zRQbH/K/Hph/yZ1FxkNGiLlnjG0047o5Ku1c4Wvj3vBNicxYzxKpxP4SWT0nPEWL
C2M+YhmNvSmJPNI5DYXfwfJDicFuWocn/ufL3aBPGFBF8tr2NWISq3+JyniC05WKfCfXvkajg5bF
xz8i2EcG50b6GvukFfNuKID9W/t1EezynhIG9KY4NE1hnjVmPBxeBBdlbcxQQJxL3oQdhTmhXawW
dyezi40VcbWM+BWLjOkcrMjSfpQ0U9AxgMCurHeEGUedXm1t4rkt2TyzyBpqQPslOvpuV3Z1jYft
aI+igNVvncdUsiV+GWjdfo0+6E8v/2OdIYRaOztzHLeadphRsKODWek3JFLw5FfPrETrJDTmd6Dz
8yJT1TpJj7p19V3b5/Cy4M3Cl0zNKetZ02BWdQuy6WOpHwOFWRl48yLTdmU5xjOFz9lpUmyyNSj5
hZoAnfdL4lSKbwhSPZZTRcxXawbJt/zmZnKOC4xboZc+3shTx1NdQam6SCndGOTBLmCtkaUOd97B
fkloe4hTwfnyC0v5Xd/EHVNcEUy73AjxxtTs1AiQz0x2UXrouwTcgPPRnC7YDg6CYdSfiu9Gf8QD
t6AEi0P5wRCuA6TmX0P+jEX00xIsoCXJWoCtrFflPVBduRstMSkYuEtPnc/Dw+PJjpVHLmC/0wvo
Hj6EC31Rz5ZcuI8hLldbrsBhbfzPLLA15XnAYMg3HvGvt035xmlvf4inh9Y4mCsoPYqUpL7QoAco
NJWijlbXeVy/f5UhAhl15oogcybhgZLvPf0OVTVkuuEB742H8eqfz/uvvX40pGrOKKJBOyr5Y7PG
o/SW8H5D6k+kyoi0BE5Ous9bvolB1bLEnoUg6uqGu149h9PGYfFFUbyxsZ6ugl8Iulmt9qDQ5oMZ
JV5OK7Ta6SD0/9rOzwntYoOXZTyl43GjOeGbB6QvDNXYPzSm8HryUqciSOmd1eCioe909HuV0KO4
esEat29uaflUCRtX6/A/4DxxLeWVq68/pycRc7ujZZtohSnCqhR53hhUwuw6YstrgA4M2MB3ga+w
tjkdWSgC+esEt3qhulD6AYUPSmCag3Y0EDxo1KSf9ur9zCjJ+2xAWki9uGOYN6LoqT1omSY526P2
BjavNGLBR23fTI3rCtH3GwlJpL/nBn/rXLqMR5PP0cSrllWw2kDrGbDNSEWuNnZ4zWQRk7SwfVbn
AWJRNLko/xePKCDMODGYP7siZ4rHFNL8YTbRQ7IkMoDA3zL1YDXGH1479k/BSsjrViNAqR2aLXIy
tp6UI5e0wpimdXgxKYfUuRe6qQRJPeLD788dmQKe/kOdnqtfbLtFAxTaztj8kWTSMCAUh3H1V0WL
O4aDOK0G179XFvo8+0g+ycGF4qcxl4MM/DRqBv47vXRZ0jX4/b1vxyozd6ely3Sq1OBhg8n6XQPO
KNMqNpSRHwUa/Vq0uyzVzc6SI5zmUEJvuAJ5fhvwsQBWF7hlqzp17yF5AY2nquMXwPP9/uM/uGnB
XrRJ6P0qqXv9n5UZYjvJeDaelVtK/eguUE/DgNV465EMcq2G1y7KwFHTtCAuJBJbRNZWr2lNxeef
z1t6/aXQI0xyeXLMOF3SoBUIBjwbo6Ar6DqhmjPk0ecCOtAAEyDqNuaQi2KJ/diy/upblltC9114
yj9vA48OzzCmbX+byyKLIpmSMFmsvBxLtcZ9d7jeC2UIAIA9Omft8vsdwXzucO6qYsXMGY9V5FXJ
Y4g4Ye/ZUuN4u8HjCpbxW9RWGzcZn+Fc7efgZ6rjf3A9WQqtVrxp9k2p4gA/tY9gIX1O/HJx5sGs
rsDd8BvSc7KrfRHVSIPLwqQmTFz4omzhPBDiXdNIBXK7Z7a3vsz9u1a62Dqk5ypnQjjHxhDwjCLY
k8e2DbAd87bku0gEHP+gaXY1PHBjlb1RpoLmeX+MQnKdu+kmTaVCyDp+oy+1CxbQsxwtFiHcBSHw
LarXt4x6yAQeEyingxWYIsSagiX9TfmvDfPcXO0ZiRiMV907x2r+0NtJPPSMWgfzrel7ty65iOdu
NwuOSyhtOPg12IzGKCDKcIuxvLfF0OnSkzAd9Gux89WxRmXSZMD66P0q1AMRg6V8wt3fcEs51kmd
zZBEDfd4g53i8UbKlSb0QS7n8j8WN5pNg+plRI46bCdjKFvTavOnKOWTITwLx6axe8w0BgR0GIBO
6LcKQaKRWY2I4tSrtiChODUmM5KuFfkVYwGboq1bk1BbquQJaLzjrxci/koC0I8N8FHwyxCDfe3Z
FCu7X4kLAw4WcAHqjDuPq3/RXj7ySekVf1vaRmXINRN0rWRNJ7MPJslOLDaGpjCVT0tiWpC81THS
LUoYlI6xlPmw0H6oEuUHRYkdgHWtf1hVakeSirTyo9qgc4knV9Q5tHDHiXS+WXhnPTCAW2/JqPig
GU0RlVY/ACwu8Es4wNUQIGm02ONAYDduYjmt2ta6+cV9teFFVM3W66gSKLiEqJleWpx2H+hW73cG
UCPXadg5naCSlXjQ47yv+IdA7oyNbiN3X2DjPxUw5KbnsrsHJc65mMmlXdG966ntyoQagd9RkUhO
8CVZVsy0x9QQGoiPQjEXmVdBxSAjcAx2tWfmJFOKn77O14SRx06NR10FMAAjnJf34f7BLhgex6+3
X+hA3R8P+U/L+OA5TpFy3IngJ9s98jygUM3uXBHF9hk/BoWQxB4WK7vC9dmCRIi6PgbEzleTIz7K
H7wfFL15mB7xh7FAX9p9K9pPo3XRR8rffAWTDO3ZL3ld8jvhtHctlHeLWobL1z78UE6qjLlulvNc
2xKxae3vPIkE1QaIwA3tgfdtG8n9P4qyNiUB8PeuoMgL+AvOucSPK5OxujVfKNJdawQzb8tnaVeq
WIr5Jo5dZN++hS7BIKrFQKrIN+Aom8AhDKwTw5XKnh2cxFjpvkefr/pVvL7kCsiXjujwJgz4+I6m
mbjNBCCzRM4vkQ6pog1s5N4uWyIh9Sf16M2B5shGWCo19HN9AlhOnWZkuDMnJrRFOU9BegDxwGxY
Igi/yZZmGbHEbljasiPv+ujOFQUy5ZxoMPi0L9YynaRvHVz2JCXdN2Ys7gxsAYBf2l4LnMEmxPAf
XB6mYVovSNGFut+nrLnx7BulKDluGmwcr+NtHYddyfesjHxr6vyCReQFQS0yUtCzBi7y/tT862L4
82sRNiyImBjcNctmbAJpBwlztFDxf31fZkf9UyzxfBELqBuhDGoNJ0fsl3LOtKRRobZcPYnQwVBb
QQ+aIxKMj/6loyCPUFwbkvX9u4IMkNgI7iwJBgLrYzuhakVt7fJlqyxpjzRm4oI3gRxOtgKAFJh9
A4fYqp4oNmQ6EXcuYSok+LQ+DdAc8U0zv/BK7q+wB4rQy8OBdM1ViK9DRn/q5CQ1iyOjH5qRnAmB
yXPFzpT6MxtWha4Sl1Bz2KbuXxNh/sF/AiKp76BwlOOGNBE4vWxorHamP86GFslcIqJiKR8vUxiV
tBLDlrZI4KePzYS3yhPnPXkYVwF8lrz+a6JWkOCxQohrcd1beSIvXT3Xt/uJpDZZsJjZCOt78LFL
bl0cgaPelWuFCFbTXnLB2EDR5YNUDgimUbsfYS1g8diH2SJueCBaMZr6y//gnfEyJrE/tCDfshWx
sE0aIT+q1oSFe3Bt2cD9inmUfsQfjfxz3YgNC+jjmIsZ7mhTVL3nhBtqPRk07YV/YmjN9F8ES2RY
cE/LoE67x/9oXElVpm7hhmtXi21lVq/eZ2x67GTkEmxAFywtX348wW3EN+CUJla/V88J+14Jv6Fm
+RAFceS+Aek/HE3bzlVPofxhR4I8FL9QKUraFLYvNQ1F9QyYFpY/QhczU9H3RnC8ruukoWKkzBcE
YO+JhmGmT0XJM5lavOhix+OHoWRrbL0R9IyRRljTV/d1WemPZPd+FsJvfqn3NncmnBP4HRf4WwgF
LRDHTdjy+q7zL3NfeZS2C0ghycyqSqYQAVJ71ZH8AEkvBAPSWyjS8DypSuA/oqW8nkFfvKsFdZe9
QE76vxnTlT8lQO21zO2rQ8yFb4YB4OSIDIRxF3g3kIbZx9kDZwC+YOHwKWO8HR+otcA3Hwkc9sHQ
otOI6nK82BDcLBEFH1wBCTW42ufxvw1BYZk/7cKV/8PkD4Lp8NhWNFBB06nD6HyEr6HYckfOR4gT
gIUcMGQoWBe6MgVx/AcOIUJaANlP8r+d9+R2/f6G79T8LXa1vZ0IVehGFcHJBn1o5rlXemDeUMG3
JK0CNd+EdgUy5t50BK3MyDMXlZseimDR7L3axS7fmEWjJum4VxdfNyyPzdp7IItaNvHrtSJY4Ad2
eiln4KDxGtLHWH3pkSda+dPgW3i0wAecSWVXq6kgZLRiuYF0KBkwUDQ+fckFi8uxWUn2rf6LiVxy
n7utV6wSGu8bd01mIbNYO0ryQJaMbWn/ziX5njTA/Zzp4FKjd2PgF8SIX/DquyegBvCgowZ0fvBZ
sv+UzhIbJyuL+jQS0eJeDnEAE1sC4F9I0LznlALztokoj4G3HsX7PtHy5mxqD+y+LZzRf3NKmWmC
MX78hAB7RZ2v8AmHP4fXUA/rfReD0Uvv5TPFO5O7vDSghwT8XFCvtP2RPZyJt5LSFXfK9r2BWiOY
fmdsOXuHKOjAKCS55gRhSZs0soaYqX0aoiQ/1XdHp4+RyYK4Zwmq+hB/kkoTG5l3X7F3X0H/Nj55
ckQ536cFMymhhAd9XZg9NqxeuyVUMeeVWDmjdHXB7yoB9oKBTFDBG23TtvXipwdhVp5tFzMgzHyn
Y98z8JenkmaL0WGVSib76frUYuwb4GtKj5ZagZtbYw/uvO22ymfkzpSFdUN9ezT++4tKjBugHGkV
txVmIs6TFH0amfczYzleV7BYLJghtP9O70ddhaErI81xwa/gIpHmYTMDoojTkrNFg1QW88X8Dl0L
OLFZ+GhjJtRUOAZcoDBCh9uz89997JHu3oFfYBdeUzYvGv0dI81dM6PScWr88zUQh91SbAxO1JIW
K9rX6iGazG3q2m6bN1EPNtExgRLAxUIP13vzwdtsZCGQSIQLKDkCdC6JJesvgUkVTyfaftWB2aWQ
0Jxf7HH/hfSbBMcJ0kJXTk9/90wDKf0Y7uLHz/O5o26s5boIKGL9mm0htAb5fOfWfSa52JDnX/9N
IJOTf3Dbdbf7epQqO4Ylkh/hZuvTJvSBSeERz4w+GqmGSfR6QkC0C7Owl7PqQcggOIXALArV6cEQ
OBvPEpHCKweS64xy32eWJe2d7JplvdjJ/viKxQmcHmzTCR0gFS05SC5ltOXxv6Xpmr9UaPu0y7Ua
LL1GeIUwWbc0fSS16u3TBbepeWTNOet87Sqmqx7lWF94qyJlyr6pN/hr96mUCP1vKCnnRUn8pMJM
I4mbHnjcdFuU2IgM2CCDKV3FR3iJEdk0hsuUXEn2r9Jq70fFXmq1qcdZYJNWotqOPB4nkC191H2i
7jXMBN77MSBGVqEXM9q5/8nO1idnqJ8MMzWyglc8SbTW5ZI2Slm0D6U9lof/2CTlWTg96Zw40hEx
++TveD98/ZoxDYB2dL8p/4fspUyRiPpURLn5+2BSNPa4OTd0yyhdrXHJf7FigHO/je66F3OswKHi
82XJMVY5W739nMRKMmUZYC0/8AWrTLEQHEZFXg5mzAhV+I2jKknonxZ/QFSS+4PYRHgUpL5Y9jVo
pun5+kvLxh6yGE4lXipVxobZh/cwFmE08Tk3gxLYLbpx90zfZOWadEEXtaRlnQTgtrIgxuzlNb9B
vHRffGSVekdC/HGUwSTSLPQ42ZKg5UAL7k5TGSUFDTmhY7D8n+AIhaOrNz8zOhp5E3jlvn/xVtkF
fRKgf5eh7/aZd/mJ0zL7/iQIt0YpnXe42qscYD2nMr6Ag1o7KSaaWG3X5i2TqnKst6uZ8iTQcAcH
GQ7Aqjbn7xwMLaJaIc+zL+UpQZCAtvauxo5K+VZUFW2TQYUKCZF/XtLOwxjgx4aksg5oriRl7JKr
48yq8Po0NRR5MlQxqaAZn4vGZK+FvHqGhmDFKLieIzxJrznctCXQpgW5y11fn1HfUNhVN9Qkv04z
RMKKKmRfq7+5d31DGV0Ng8nQYYJNDF+pQ4eGHro5/m58LLKfotlX+eFAh76I7FNcT9IGweGPhcZm
5LP6FWhDiY73PId/e79Hjifh3dEfFce+9WD21p5/uAtMDMmQU0es+8hwFdw80omzmQ0MA1BLAlMh
79/6AcVd2Nb5d6gifOp244vYFa0TxjIgjFv64F54LFhM8OIz29IvCClKgdF0dE6bhwioFOOZ4i18
rTOQ4lcfyS+waYFcsvTiUM4im0ZIq9H8b/YFa434xqNudEQ00EP281d+vNNxKYSwpVty2g/ulajC
lU74MlezjSrt32eAX44wc/EqYuLePYG/WOl45+G0wKcl/T309R/oFMxy4wHXslaQjQmVlRE2Jh+h
ZTh6FQsKvL9SutZdtvr9L/OOOyE7MWMX8hUIraxpQrf41YiMprt5E2hpY4o62t3XJ4c2BpGrqGpS
gD1wnkLhQWPnYsKgfRK8gUTSTznQpqKytkFvoyx5T6S+92qdZ4/mNUZyAMmL2oOmF6IkLexHdnBs
tPZIa+y9JPKwJaMlKqMD2ny4p3vS4QX0e8ulTuUEcCS/gcdj9/BUJCHObEHs6tEcQCuxVVNHxHGF
UmDLSucA2DiATdOvdNcLtG0UXWu+e9UWWnWUwN/rSdFeDUfhRypT6ils3KoAu6yEDeYuvE53VwfE
L+xPdkMMLvLy4Fsh4Nq/kf0B1kruddVIhyfX03GrT8jl+hymH+C8XbMEOScuPB65FwP1C9D3tLWH
X5n1HF/5cEhnckKxotSMi/uke/9s3njdqBMfrrAReYL3xu1QHGXIyb0ZyKt0CvQ1ZtUyzZZb5weU
12wWGClQ4EgRacx92C7Ia5RfWGzzrQxcbzu6LKoDU0yLRRuEBGX2BFQFcvxQvRZLCcou+tGQc8Tt
dPyY7H0qAOvr0YnauVtHBDgBzHD3eN5vEhXX9s8YF4256Y8iA9bpxg3FR6KM210rppYbk29ZiPGS
w7IlKwX2Y1sLLMWJ49bFKc1ACR8EVJlm7lo+tDRujSAXydPP8x9iERLpz4Bk1iwr4xz35lrbx73q
OgBp3+D0zUapbTHhwJD09iQaV80tT06rCRTFYwK0tfDMcZhTKfgwdIiaJYQ8Yafk4ra3Qs4PG8Ge
qtBbgdEOMHVY0moraXqXKq5CRdcgryuVr9aljK8GNDg25Qm79Dn9AbmZpWVVPcLEFQfk6EHk+e9P
Lo6LCTxITR72pvhGRX5fvMNXDBG/BwM1JPmiE1M2uoFcNJKOqSVZdox4OejYm89IhyQntEt0ZVwQ
Q8m0dZpN5qFPkmhs/BOahBD9jZRwKTqTPRYlOfEvwiQmIRYYSiO/MIKAUHqfGhs0XeT/lGaXelO3
5cBJj05+uDu3kmgZYv9ma4cX/TNAAsXdX4Sb9ec0tGVpHdfKB+dIp7aPPc7L+Bi5V+F10Ht686z6
vdNNMMMP7TGZYCvGWn3IpH2l1s7avIC3LUpiliC9mRs3Tbf8pBXqwASN9EN202vHf1m6GQI5AwkG
yqDlyrw69/V0umGgyc7Y5eCuTOQLh18NpGzw3esJ5KbAXdfVvI+Zdo/1x2XPYgnWZ37wtkukgw1+
b61H7UF2qzFrnjxo9u2U4293djHq8rmCT+A3cx3u9zpyMkfuTjGGCLsnCFj8fOxmkWyldmx6BkzF
Mg8dswpL1zL+lxQ1adopjcy2xRURPu+vWEr/87jvu1gArNFDMC+IGxOGBpTF6MZnwu+XL6FB/8QR
HYpJBJHwED6Fd1zIjD/6Paam1DPX1SefQjsiZBtM8jdcCBLCGS1GXsdPyvV4bHRxgiQc+clQOafk
3bDNFbpHv9Qu4gUwx0jCNHuBZBMvKLzmv4boHFwIlbGjCBE9ohdEDmRmWfVEbynuul6DHC1+lCJe
S47l/2oXtD4dHV96lE46X9lSFFfDGzM7ehOAxSdTipi+1xtlsayWussTbb11p7XuhJkLqzkGYENe
rT69ajpxW3D+McBC1AGZMSuJwPTHEx9CRTGkuWMdm3daO+cYjksNe6mKWuLmSNAycppCUKs1L3yQ
OLTzsqcu4jIuogu+f8ANRnwRSKsRhW+FFQXeH0SdGi20l2oDYTUiocAdOAxWgKPDGwCYXMJYYm61
D50JrCkZriuVEZO5943yOWzICdKAP/bs8nXcU8FMTS0Osi5jGZr3ELtXESErkX7ZYuM6Ny0zU5n1
3BzWYBjeO41iG5QESH2I5FiLK7IT/KZEtp+snfjcYax7vCP4/txAqpC4bEujFb6tT6XJ58ZJacA1
j3DHbIjAlIUvO6QdWauebFhRsfj8rVxIbELZVM3iOVRKtxGSSgBFeGlGO8NZYKhjwXKS6mYSYlZo
Xzo3ODjqSy8OdWPfgEulwUgl7fLaAbSPMNsny7sq6728gcubSso5nd8X76AxWIsK+2eA+yzX5sT5
ZcFMw/TrisoJuoQUShifhbJA6TmqEe9OX75SQZQuw987tG2bE5wXOqfPZyRkzrTdPvbhi4Y10etp
CmDCe1teEGjRvLFriwMk8936Hcuk+sxAIF/dQyvgtCIlt3e8aaAxsWt0sBUoKNnkP6D9OLKoFOpK
bm4lSM8QQ+mWpmWBnFO64p67L5wjvCubDVm6gePy18u0spNScQ7Q3bLpvESycHSWJ+vPA6KQIRI6
mKcZ8v3mATo13vh8o2L+3JC/R6Z7ynP2BLp9oWNv+dzSpwZF06FFq5YOKtyGDRilxEWU3FXF5h1O
tfoO7DLWeGZLxLll49NuwOKZy/iXk7NEHVv4QygCWD7XWK8ZnB1CetVHIMEKqo64Zi3tTF0oRQ8z
Cl/iZ7C6eAYsHifvL1V4kSGidxR0MudhA5NzD5IGQXXTnw258eM58VnZeHw69RSZbMVZ82WfM9H6
2Q0qVM8801pDnGHQz4hVJ3C5FgobLQlWh9o+5YpOjRcrHfctDq2qa181xymdxXiZjEgUhzZLP8az
VLZpPFuls86whsTGstuuLr5jDn7m+ewRixBcdGMozUjGX5VixnmpVEkPhudpH7Ztn0ant/wSJ0GM
XyG6GcqXaf6IcECvmaXaDA7CsnnJqeQPrnA1R+TBK62XF4wejbzvg3Qax2HsC0Cewc1KgT86tdU8
tgAC2UHt0hgi1rKES2T+iNuacQ4h4YhpyI0SAHYAJKLiQYHzXMw+HzHnpqEm25x74AevrFiqVQSt
GHU3EkIvPdbVkI288hviKAy0fE/BU8EMOiJhSo+FLbvRDjzruLveHIV9aZqQpHEHqd/cg3J7sH33
XGirgZxL6YPAJw+mM3Td2rt9uC1oeoVfbM9v2W7EfBpyZsSWfvVnS+m7O3Sh4wzacAiKb+wk47zK
yWSz4Pvo8/b9GUXx7wAit2JRYMlZEL6wfToapgJBJYYdxW4IX0KT7ygKPgABwFOYhgcsQjS2K8Sw
oNdfpuIpI0K5NJNeRYEpRzWX131Mv5UgH4/wZQH6C8kJJBcbVJreZ79H6Vq0EVkjbVXXYQoSNvFp
ejvl8fcmvErw43DrKFYHF4GsFabqEO7mNU75RX5A6jf0auTUQRMhHqBuHu5uLd1uTUFWZ3U34m53
9TlQ3Gye+ThmjAbbLAmcn8AhfkxP01bnUKxHS7fobnyxqtikRSskrukWf3h0aV1lYCPbfNLRElVK
ldDkmru0wIn5uyJFQy1Gd4u1TE9kSDzLXmpNuygPYxPDX3NXWJmyP2Pk6sc5EuGcG/bJ3Rr2+6Le
XRhTWxfQEaxViicfZrDftMbqq0tzgxbgfenp/y/zgQof3IsM+pRysX6zK/A7ypgWKONS2sGixtnU
xyKi2ZvU47t5s+l7VhAgmosFSbvPF8EcquTtvqDF434NDX1kvq7rcznCkEaXRjbLj1EDuywJidyD
nNmz9QvDiI6jFVH2HxRV9WMBPU0UomKQJxqDRqh1aKABcVTuzjW1NzmCo/2vrcxgpyXxo7SSsscE
gDQhH35eobUs1fTRFdEo3lZjbGIxrZb21NoqPpSJyooQL1K+AANM4ekLyShtiuuT0gkxa7smRZX3
uStyUHjs0xAqeaXC7Zv4qkl0g/rmuwkQhxCY1+ZAisTHGYkKOUtQ17qagXs7eGxcUjwRL2izFKj4
i88a/i2jJmNNXktPXoj+ougjXsqfJuCVGvPsPvfx+XdgaD+qqEGyNXprX/W57CSayPeo+gZe0fpy
aoT0nllufvDmV67N8uxsgg08WxFkAkHZu3KuCSME8TY9LQia/nmRKJg6uEv7i9McVKuAq5zbTXVK
JU/0adT3SMalQlNDuYbp8EBTjlbjSvmA2RvVSmwmpgo2KeU16cmykICxWXCoVt75t7yMYY5n1jd4
Amwew37u9fHss1tyyTKks0jgg0LxSNWoPms6JkGZIJpgxbU+PR7bbi4vjWIPoGpUQvQeJe/DW03o
6umnmKWyojb0Z1qSxpvLRuqtk3RZNpEVdyGN2jE4rFDH4crjjpZh1yF6uB/eV2QXy2xawg44wokg
Koxev5V68Qjf68nr8ijcI6BFy6lqJl1waSy5UziAK7WYZtgQfbW8vPoriGAi+ROojew9+vWNxA/D
JUpqR+B7K467SljlG0quu8o9UVkEhs+aPtQDEYOWcTZB6x30NOVHOOYWENrIZWLL/0ajwUl/KaBX
CcQ4+FJtebh8gdWeGDYNyj1sStOdFK9I5zdi8xiLAjs4PEbeljAAYbe9Tqne1MPSqGJ2uCjqFl8i
Z7HNJzwHXG3AuOMkGRdBxKaTP9hCiwFC2HZ1s8G0K3tX/v5TcychrBxNkoEv+ikqWHtKi0zbehVT
BJz1DVntYbCChtt6Nkw3En1ZZpPqJNerdQSVrvKzFCrnrqS/lEC8BcaRfVVX5ZLRhMWO5Fsy+h+f
mmyVQGPxpoU3sC2XOkQbyHhJ2jAo0urU0LgCyItRk7tm1gZse1HVEyqjoimPbHzIve3yT3wo1JoN
6rKn6jCiHFHTfoytEiMeDBBwRrk9byjEpea5l6J7T0ieh5QH7qQKVTT8i3wx37ro/lwCxrr3G/27
HVT6v/83+WH0SNNZj1RM94bnKICrK48ZXchK1SVaGUTOEcOn3fGfVuyBCmxTxNzhUWAgoxVHRInn
k5tsrxP8pfMUwfB+GsDSDOEP67Sf6McRfYdUpJsjKLp34i/ZU2nrfhOq7v8EKrF7ZeUzxR9fZiAz
815koiJr9vTK2PX7LchGSGCtgLeTvBu+dzHAcbBGi2rOpwsVA7JjiG+uDN5QDGeYvz0IEtFMyHIV
+IBsleue2t7g+5lgUo/wbYZev944FID5eT+o402VOx4xXeDkKhIHzMAlvI0i7u+Mb2621d1kezgO
UOm1sb7Wuz54QtURWNnEo0VgqCy7NolJlHi7R8nudxacENXgc6ouKSmfo4x+w1wjxcU2/hu00GzR
PxeGJ24qFCuXUVyqGDCC7ojgDzJrDFqNrVuXf8iODjtQKeF8EVbpHKwIusTBcd6SKm7bjaT4dEVz
iSZsK3s7eD5EipgzWo/cKHTE0SHTIgjY1JWGH/doITNoQ2T1bT0QTtCO/mDqgoiltw2iabeb6KFx
qdsUbQr7nT0IzO/LXni8RylJDCdwtG2Y5sDSDubbFFV0aeXZ6vK3hAROb95dv+4nKrIDzTsZnGd8
Qved9TEjyifoLvsCAW+y9RVVbiUQ54pma+wH9gZDNjIUEdUfZDVTdqyCBuC3MbwbUcIgKKQ5jJDK
C6mMizF7OvVLUHD82s7BlPfnbWJfP111rTBwt3mxmwcxv8yqpMrMJ3hhMONGXoX++g4t5kiGNf5+
rP0oSSFdQTP9c7VeLK3DZ/knyeTGFHpAc2Y4aNB5OTgd36qC05XZgUhy2ms8n/6C0v69ohlCnDDv
OD4eB9vJ/EDU2RqaNuuXq166ZneTUsIQd1laitJdqnKUlkpHRrBB0T8GKL4WWALK3BFjqmzQf4Q/
e6wkyItkVSccS5YrYnjddPLhcNcAK4rbrstzjpmqYMG0ycBlEIS/mmgmONbs7vjwYIXNNasRym3x
w4jHomTL28iz40x6ZDny68VIR6zx0USbuMuVomsrGe0hdQdnlOzgbFuJYqUd8LlCzY98u1oQSEl6
54xNe3P8XnYLV1HxckR2QQWRJ2lJoycTn/tU1+3fH33PQ3N3atUEMyPbKNppRU8ljT24s7ejBD/B
Djsr3FzKB8kmWe82L4zirLPAuFIliCb6aCntDNrG2q0G+ZtqO8QrK1G+VW6rlgbyqvgftNOv3hlD
VyRMvGAZEDWGjZ7PHPVFgeduf/6BkeUKsf1rGw+dioHL619uzaSxd6nRKMe6gbZ5Oo0cgWxKGyGB
KM6WUQQitFHCnrFPWsaiFV4I1VNj5X1h94t+d2IJEI8+gB6L7AjWk1jJaG4hVUvEphnsYi/m7cO5
P66f9ZLQzZQPnXF9KZ7UJMmXDuakAGvXhrQA/pJEFAoKp/Y8kgLph2OM68agz6Mn6Khlo2ITFjqc
8ManG1Pl4UOdc130EpRkXKFpzbu8uhXkt1fW2opE5qO04ar3+LO5S+OM/FK5e+gEHuyR92MYJ+dB
T0UyC0VLZA8zsimzVVdpTall0HAM4aBhn7mPtho9KxpwPCJGw7HtTRlweY4/Y5E71kQ+M9njSVLG
EFn2pUzDUurjKiwlmGomYxzfEnpYaTf6Eg1f+FUyKkpJYzQWD5QxJf/h9vPhbe5B3ghYGH/uabPE
Y3WFvnCdhory3eA8eDqU+0wS1/YAR9uGk+n8VfdrB92EvxIZYnzIkQkgNh1g7Xg9VokfIBmP7bJk
bntgbshIT5oP0bOOJ9ycGeRMgR/yEzHHr6B8NVpnfbAc6sa6qGzinfirwIc/67oNw1CgMrzrYuTE
Z70Yc0hCPXTV969qY0XzocckhdnucNHIIo/CmFQ0xKGZZHUwgUvRZUzY+3zjs+s3+pYfnjw5UA1d
Cj4rlUqGNzl6Aw7JVtHnMO7bYAMFGqFKTL/K4kSyCti6cSyAjY9RKCRqWLUaU4mcRH+3GOxukvb+
5SANFSbzakh+1CLhSrWQ+JghUth2PjRtDlqyh/naXXKH+OX+w+SZjQOp9EwWFtLnRfKuHZoCjrXZ
LN/c/6rtIFD+YMKZBnDS6qy6IN0pR6m81v34598zme6+k6uwO3ERyLCksVOxZ92a2Qp+y5i27rFu
pAPF+hjfhA1Bj9LCmJTRCaghu7UpNNs9ZNbiG4M5vdaifhr9EeOSW6zcDJhLh+iRNtBB/q5tznUh
EephkOzv7I8bHZYbbwE28zYcnm1uvfI50TG3aHKN6JPndLCu1HYmL0Pzykm04ikX1v/4afvSYXpb
YzGqX+3T/3EwYCj9x+6HE2EAJWmZY8ewZZ0TwD919JRVZP5R9cC2V7cd7RGbicCHSo3ILPfbNTL4
6MmwgV+0WHhZRPIpFrza2unBLPUZwQd7Ct6qWueBFZuAlv6aYnpN3gda8466psIQHUPdF1OE4Szk
tSWIa5e1ezOAzaiiWbubNpPTfSI+fmxgJzKSa+cUef9LB1E1NL/Xn0IxWplEV+rpwhLLWCYws+Zm
fiuvtH2wWneBhElJj6/Q53FoCMYINeiETz1Zkf+rNcxKqATAvUb5EKm5NOTcYJAZDIEpHLSth3UL
+7rXTMrGpHl1I8MlX+wJSaKK9vxoxR4NRhUwd+T8ElAMr28XeAMIkOm+vSR5QoySx52wmlRTxsuE
cfG+eNF9XnNLx7ESsfB0l8hNiCGf4ZCKdN+RQ84DxVn/kYt3KOZbaE9FDK5ezR9VHbR4gxXaJRs5
eUPVeaDJRHeipaN4lLOYtLuJ42H6QBDSny2fnd6MRS8toU++nE66x23CvfoiL9WEph5kQd7qXic2
F+4cxFb11UhbCnIEikqnDkOU5DnBF/0bpABqnKTtk67bW4P0NyGFihmRWLIpzFx3kcVnts9O7GiE
almTORy/ZSQklpXqnwz9tkC35+y2oJkpxlbO+BvT83fdj5mNp9FNGzfj3gPF/q/LSHQOs45RX/qS
2QpDPXR/Ig+LeV/tRjtL7PnGtCVUflhrilJcV5Y5a+vXf5JlTkBDwt+amD8XfF4wrh5MqMc5Y6pJ
eu1jGSOy7kt0/EIfEC9WXQUVsQyvSqe7y8Va0olGYa9C5ahJYhP3vX/mpiJ2tdy3OfDe/CuYGAsM
gI3oPDn7+kRERqgladKfoX5JZPDNcTcn6tTkuE8UPcY5VnS6fzIuA2B2Eib9gghaPyBzXG6e/yKg
moyXklHPoPNI2XEppvYCD+zxiWrRBlhSsvD7TNKHffnpNOVlI5xQkShVK1GZZVCXGKdVgRjw6M44
rBhs1G0skfp+CuRqruVOAI4orDqA/MT1CrchjEGfCLQZXgffYqne7sW/QFLtV6IMBt48geHZv34c
6b4fUMec7A/odRjNxJX3+E+1U54+ntQNi9zYOKQ1XI8ByMP+9BzO1zlMZEnCu/belShHxZovIGZU
P8aNt9ubDvJ1y2xUTNZe3qe9z3w4UwZw1x0Axy2oPIvfMcfHmoX23wMD3x4k76E144XedKpaPBMA
GPF+Kn0u5B4Q3OC/yhMCCpC0+FGO8b4WhwNo2tkC1om7z/VVdNbK4ls0XJpOW3Xj8xBeLY//R3TR
mcqirzZ/ttcmybfzX4ONMn4Z7VghXp+BwLceWv1/4Wjb5K719X5R9WXj0VrZbxCFtZ04gtl0LvAZ
cJmDw2RZkbQZ/ckFdPq6VDQba3unuZ7VGftbFLcx/KWrgNKPYJh7lF2V9WfJnD8aWgVIjOn7tHkE
bNtJesISMT4Uu6CN85PeW1lHqfWcZIKiEHlfbHgShbZtlG4yXiLhzwBqrAxitdyCXHlSoxjK3Js2
hbkipXIT/Dtr3K/SGIJPIwpoesQlIOH46lHko+Rd0rbbh++Enq9EBntZiyk7iKdNt+8CaL3bKWkc
tfWokvkUiLUauXvFnxyzCoqtZrH/z0A8CJ/bR1WNMNl6GsL5WlAQm3EEhUODUcSnT6VPzONrjYvD
uwYtr0ipz7bHI+nTJ/7ErCCfdHKKTJy7TuAH0J7oZ3+uyLwJ9iDh3orh/mj0EIhnWriSbHXjxvq3
3ynEYi7YC5i3t5HC9mBprWf7ilksTZNb5e8nV398KAmr+0TihDNh/r0r86wKgF9N0ugE01gXE07u
g/8llExQrtY4RRtc76oWM1guON6MgH2vVNPGt40xGKIf72rXVCFmSzhsIhjFTOIttOAYnwiw9NUH
9HjAMhwE1BWyjDKRBIsUFNicM0tuaPG13bZKPbR2+jjY2OqFzIGzrp67A40aF0hJUiS64Lt9MyKU
BxuURygzfBm2mvhKakUacjr4yBdc7Q8gZGVKPqPVwXcrWuv/QMZLJLzazT2gv9PahgCyZW/q2oZw
YxLzkJ9dSrhC+kYXCdAFjLIWyYi0W6wG9U8OOH6LAhD4k0InkPj1hB2Evuu/k3SBz+oyQ9FtggWh
oT4HXB1s+4VsnvUQAG0qHI/Dwr+WVROLUb/ijcgQIpAhRKXfXmhNDKUoiIL845Pa6vXrvuWytTdu
IHvXSzQcD5eqPZt4t6KKZYzJrrh6uFkibApka9PW6YclBOXX+NN2UtiPivBRjQX0AbfJ1d4PJVMe
kZTNMqaGaPTx3/kLOd3a6nExKXw2lv46t2J5D9f3NiPjUYqbmytydIaqls4cubkT4Zbr/Xr/q1k9
VnMBCVzPRUSJOEaAzyKEgFeH4MK9Vrtx0X3ZqGykAVmR5pk1GWgfmHNR8O7WanlGFK2NkAr/HFRJ
gjxL6TLz+qR5/w8+KVNm8Tlri2284tRRnh55R1FYPaNvHzEXlghVZMXDmWS1Ku1Ycpos7AauKAVL
bh9opZFV2WsCvYiVJp5MZN6qfqddzb9k34GxjLqWHgs13Tzk6J1WogFHPj8K23sr29+NypEE6eys
KjaY2Sox01CYdBHX8T1ggYFWxPW5w6QXlBFqK0OjjnwHrjSt91r2lrd4v+jtiXOhHGmQGG5KsD42
5YnRuK0KX0ib+urivwicLZFtsiDGmDtzLYxUs8FBT0XD73/ntY5S1gjFtNnGDWrapqirm+JaOboR
i52RIpCalSq02wppMPzxUoBn03cICEdGuatcWcWBeSQX/YAcLooMne3YS/bkvYbKfy0iWx9Qb48k
erEO5MvIRM2OLrhxR4sFGGpO0hZF4G1L8GudBa0DHF85iitm9or9rXWLaNeFJmBONiaUY5uJmeV8
xGxhV/gY7CdpB/rP9I8g7zW1XzetTZ3q20VbLeW3TMTe2OLtM6Y11HOFEo4wnjnjl3Fc1FG0joZw
OWq04+Y9UpBRMwv+k4br7Yu8OG4XAqDeKqd3Xr4hN/Lqi0W9Y4WtJiW+KkCTk9Lmy54Pkw6A5wPX
9p1RvtVp5G7/Y9LAuAYB4Xzfi/5UoNPz4HXRnVdjVQ4etFVyWR+aDUs1DEnHE4ZTNsS+h/32i0S9
OZJ8IBm43UXhSv3GN11XMSHbQp6BjpVvhXXzPhErB5toPVYC8DejHvVUbERa6ao7VfgXfztvn2dk
evi6VSufpC9gkzvoVuDWIGxuKNqfsIjV9uZIwAOpMbIfE0BxQN37cUXAy+fB5ryku02T6OeflXQO
/bD/JK7+fYvrgVv/K+1jkQXK/RQe1wJlxz3d26bJkWvnfksEh4xO5P+LTelsOohocCFszwqI0AWO
GFkpieSZjmCuBh6yJWvT0JVcJiMkEaaLoY2u1i1ZHk3M98kepTZo8yg3s83g26XqBcw7Tm1n177Q
5eGMUDAAWwFYLuvIcqmCkr+3DiOCZtR84o7cZVQ7SnCmc3XLKaicTUmFU1eymX/QmeD+MIY7Fc/S
IH2PdEnIBmr7HmSBYVxMYn31P6F5Dd+Olm7l8wRHo56HVEzd2p6U5wRqCAeGVoEH1HBETGJLJ63h
l86EPnRjDT1ovSKQmPjACBFWJk8a75Mq31ZWlY4xUXycF3DcuEalW7QKbHT5hBEYOEeIrTzKG18v
fowFcr+YauA4f/FLvWwmjEZ3rLz24fXp4RZSG6P0NhbotBNb5B/57KdLQdxwtxGXNV7fB8jZh5/b
qCCAdYZUztt/va4CcdZ7fFO9beAXX7pxMYsmbJTQuE3lokcZKVx8wmk0N4cgulGw+sImbn3pHo1i
i92M6JZvxwmtkffNfErDge0CjwGbYsMbORfIC6v08e/1ENykT/ShmKPdK+bWCNW6GDhpjTARtuEo
kbyDC60WovAWDBL4y/K1zNEGUo73FmUeNO1Yg8zBaSkZts6lvnigNpvGz+LzuPZ3JuQ6LjNxbv5h
oxGoGMRYFY2Jx4NakNv11SfXzVnX97CRedIbPPMoOUQO74H4at4SiwCPWlGpYbKQnc2PUlYb36If
GFxagxtQ5giN7oTKT2UmrG8sm7wWxrB9ba/PeiNy3fahmOreHBhvrAM+b06NE2a63dmRDSeCeNef
2oZPKDIGNyZVNBR+BpE2yuuYdSInNF653URCUXN17E8kYdIVuCM/sf2XnFqN62qtZKAf+Fiyg6Uf
T18pRKKLNgH4glNKOV/VJ2/T9CGN81HNLGL1RJ1sg61lgzz6j0vte3xX8/l87qCqBR+jAEZ2tzGO
VRZ3gI7rM3oBQRZ0sE2nBTxktErhi/z58c7EZtQ0fQ5i2WZAZoepiOCDKyWBajvRlp2GqSQ518Hb
M5jC2ISADOLvCz+H5B+svj2ROgoxooI/T53XgxUZCLVQHzDCew9wrqPzUdJOUtqpdW5WmSBjVFZ2
Rs4PHVJTGpZx0XjPXX9H/VgsKTXsC1Fl4/s7PMD5+6SuEQT6i40vc+oJvENW8mlBRl7vlH9F4Rv2
TgyhvXXSvWn2r+6H+Z/d4cocVi1BU1QFoiRWOYfyGX4v4G2XdShhInVKWyyFx2UJ7lifmLxxIp21
VABZc4gWJ9aaskMAfJAxj8iufVmsUAHopaFsd/pgf179ZRdCVCwxVOAG76STsqhBNYm8CBSHX/Se
XwBKTzc3iDlwXwTejZ6flYVRgIfUkEwN7yyR3UKCFA61DuzDW4UoJVtedL55ymVT41ESI0Ur4UAm
VP0XW9/evMq3Rxu+U6QgSrfvjYXC0R+Cb0GrPuCWVHEO09pXFQB5XyvpeYvzfRNrKxgOKHOiPfsT
o6XMxaZYIAL+BUa6ycgao/NUTI/VQUPLWaQadsJ6JEsmX3I/7V7KimQBGxvzofC7tT5+2JUIrf70
o3UBFBBNo2baLC9WqMRxGtJxMtmGDYw2Z7qoBgdprE69/nb7jzc3ieSsGjWbbE5Nbk2FWY0KnoPi
zOo9oJ7uJftvohp524IC40oZmeZilNnDdJhiRiJmuDAo+jtIi3adAmjl01jHzlFa42W/spzSn6yR
mEkVRt9UFjMxf5tSRZBc1IcHj1SCX4lp4tpBTb2y1PnYYvMc6Qy7At8O3xPvXYIVjPmtwDswFBmI
TtaBj+BbI2CgAuTJxMD+KBbMTsXlaqNEXSz/KMxmZ25hz5nwVv+9KTX8hEkw80H3xQg1eyfyZHM1
9b58PLY6eSwftozTRi87pAJ7aOvRDmMCvn3ymwwmKNTNIEvoripkiVyKvn7lekfcXV21+kkR9dqj
hQWWivHnWlz1GSa1gD+Qxqyd/9/+TW7Vwf/zVMBVoPJU/HtSml7lGr1z7J3bxf/e7yCWFjyFZgoI
Co/lag3x/YegZmD/rqgbSPg5/IFWeVn4GQ0uFRaFjmpL/UoaTRmvQGCsHoji8fG1IWvlPZ72XKvI
Gud9U/wEFDn9/b1VaZ3vJdY6dxXjTeOkKrF5lAhtKw9U/bjbhNyFqC8TplC9TqLkRpzDmzgiGgTZ
vv0f2w6CGjGXMAoRNe1hoalzKm/EZbLoHjndotuppRaQ5R07zjZBfZcVvB2twCCGgGHrbLeQb/tW
h1xaMuERT7PBjwsn3tpsnD+BxA06VMFYj1flxCEjlMm2Ew16UO2mGyX6RnKYxL6f7qtSimP8ceeY
AjZ4pgl6Qc+fVU9lijnpUZbWSCtjeXrcEQtB/6CwK8W3hObJedeoYykcDM5UjU0QrpPtGj7gZ1nu
xPxUEAIwEeY83P298wGj3gLLBA8+VE1w9fk1in+OS+tptubLOAtf3iQx0h+52neXnX7yppOamwdb
dYY6nND3BYUiZGez7b/ECbEWwyxBXkqOG21pBNb0kblUQOqjIUZovBf+hv0KATM0vsiRxSWMAR9J
4Nda91noVD/lMU1ko6S799lbvOdgVjY0l5rmAv4ankV3tnY98qew/vdjMHsfa1ghNeD+EqAD6mRa
KeYvVqocgDXZWUWoGPKfmFpBjHFM29xHD7UXGiIK5/0niJ8xXWI33XLGblqBqXDKF+sv0FoS0Rwt
I9w7J0NHmq1Atfr4zNPk8Ha7XMG7R2Fp2YOnAX4/D9SZMCyT79je3Y8uW1or++jVIQSSoCfU2UIs
oyrnEKBjpgDxhY+vJRrMf/7V95CzACkeaA8XFNZ8K2bjuOfl3h1LAEznODfBshOoOkKs30p/+rb/
w7teGV1wHbHOXX3t/wuth15kTM+vylLDJX7jo6jevQYsTFL9HTr0ByNlLIyjtdiRBSXHvbkB7fkJ
EgsMPLNMJqx2fXNaXz5wrxZ8ae78t6fv2DxoHsvhNJZpH7XQGz/f+OxbfPSoJt0pAfIuRIiKu40v
YtsFMBBmVIhipuWb6hb0jiDRmDvYKgH3NiDTYsCqSFpnfoC3gK1vbSZ6RGEDRuWcog6eQj29FnzR
EcLVJeMpjqZDnpo6KsaYxiLT+Lk2HnbU3PqN1Rw41QplMZdmfS9pn1ctByuEzpOBVGk+AKOwsEWt
P1akmZQ1+MBpnihNdBVjPHVnxJ6o8ni5ij21RAyiir9HAAsFs5V8gqnetvBx+3sl8X5L8G2FDqri
Ng92RJVt6Vj0zZx5s8yn4Uv54FI0jz1PEdfJRsoZ9qOQ/dXA6L40UI+N7D8NOhwE9+uPSIx9ZR63
jZa3zV/5a5udU+qsrj+XIr0QXpM5txxcEj+L+YvtEaspP8hVSuEEvcSNJhSs+cBeOfeDWnFECu4O
CNUE0hv4fTdSeQNZ9LQvQj6DEzLHEHm80Cz7jxcZxC9Xg0SdZKiKJSnA6koUCxxFsK2U+bLy7uft
78Qwo5z3ejqpNAB+bfUYgxdNwuIHjbZkkvinnGxnMSnicO6Z8PG8Q7OiHxBqgmVSwFIzKz1ewO8X
aqv/13/pXzfHDZPRGoefhV6gRKRgMNZu4SJyy4k4aqhwstweWicnJ9llxmwKFETcOYbB3VHTr4up
KxEyWtcwXL3oSzRHeFW+OOs1LlBvtjTD3WwctVaOiKbKT8SyKHwoMNAsRdZKS+CvTtC3sPJ5tJQ6
hjrdCfUvkl+4eNoEne/7zBiZUNJPkkFwAjQMrwxikp3Buroy2WWJSMJXvkD/DCnBhqc/lo475qK3
nzA8ooaIXuBGlY5tMrBjlXw/mP+K1T/5uT0pPl/gQS6WWejzWSF+x9DYNH+8qCb0F4325GtfvV1G
LLCkni4+/a8NEnO6YohihISrorn3mgjZT4wlhF5l/0PqeL87wnn5gpULWVHC1cixp0XGuh/lmSK0
j1UswjhvTCW+yeaGoNgwfSb7v8WGKoe/m3qF/graIZR1d4oGEGoNxxx2V72/jsEzb/7OGy+QJ7iR
Xjo9U7SzwDsM0x/sKfR1nK7mzHmLz0Cewr+Qxdcs+DS9IWPuw+78yePYJllv6TgLGzSajUL+PBRF
sL7vUoHD+knfJVGyHQJ9j6hfhSflwv9jRnPOQD1asavsqVmoYgphEaCEZQ9nk2Z0RvwNOOxgfMG3
kNsrbLSpcv/g8Ie6s8a+CEnPlh6SJSLT5AG/P4J6MqG5/uIX9iWwG2mYKR90reyngSK3Qt3fLE0Z
ibQ0pVzOneXlCldyQeOutL+CpnrVLfCcEvghg+ZdT8i0XTJb8vkzOFrFHVez8P0VQ7fGhlzX/NIm
A61Mn9iEcughr4Z6HWURqD9YPg9N/3KDKwxPA+a4xJUSbR0/AV9XpaAcV9Lc6vN2cbZ1BkjUxi6r
Y/CP8Rw3SiCZbUoqYI1Wttt3EKSU5aDNBs/+5Z/BsENhUfeZXTvfxnYEKBHZFsfMlMKT1aucr3r9
NL8ycKkWaxWmvruehDJ52Aya58GNGZPCGnmryaeVV3arUhQA1QV6DE/pZn1k1QE5KcW04sOFhK4d
yH3qjhIBoJ2T/eP+ovePGzuCwJoPuE3WrK/lh8e3lXLucec+o7nhe/E4miwO49u53/i/4gtB3/Pv
r2rfO8E3X3kr20w2mSTvaTXyOjO9IRvzwqqDpLuY2miK3b15WvCnoIfPWIYG9Yi6L7Kl3XFZZW7I
IObyWQa/n3F6qFgBKT4lX/52zSeCjTg8D+2g6bqvus+K/5kg81SQf74EZp3nCjsXPbUesr6BsXzj
mlPKjrEMK5XzPG7oU7oRiMRl++jpKHO9wMd4n6FrGsQyMJMBMZvNPkN1O9UlWve82z+DNrJqZN/N
aff5MEcPQCFtjnaVXeSeaGMr2G2UezBRQnRRglfq4EGlUlKOMtWthau/HaJ0BocpQ1DaW7P3qFR0
+Z2+c2hMh5JCIVnT37dVNxw9hC6PlU9URWM1YyvDjhEQIU3Dwi8cB1JLZUJMgcJyXQ2dzXudoHqi
7NEbRcILa110jXjhXJ20tj0V1iv4pcHjdZS1eH5bCpJT/WnCzOXF9BV4czC69ctPZJeW8U7u920Y
7blw++axaenm546LG8J+c0GOptdrhh5FURsLXByyNrqZSVg40OZYQpwz9sN618fRUlLvds+R4AbS
URjNy8x1MV9HEFHl4oavaffF5HCLip9bPLQrSxwh5OvTdoGcLGwS4pghrvDqYZFhAHit51GXcDP3
Q2MBYdHzhps+0K6+G9TyxcnE2nN6/4Fk0w4i9UFlZkiFDPWYXNJF1qzpjilsH2SndR2zk0hFd9Jr
YmxjoXvdeAt9cs0nfUyUw8IH+UdV+c0YgugVGQ8g3DDZSCyJ8nJ3q2azxW0+TXA0hl0J7u+4jh0l
QDofCGdwKbhYSjrfGyQJhIgp6FTigIPDBNMmiaLOUCX6XKbbMEltnzVql4N6z+n5kayTjtKYgd5U
dI+XZxRpXO7ViQBH738m39iTSII6cauorjXuC590ayx57mrRLOYJIcMEOtdsS53SvR9Ppq4rYARu
BixfhYDtnCUgDOdws0g/+9XWIHbJtd45qFvNa3VItL3P87fIW10wxWpVwD8Hv2u0NICOBqKwDNMF
ZXA9FwDy3V/5PU6IZtzIL7VpPUsaBmeAGqx4j9CYaW0Lgc2R+djYj8Zs21LPn46IrIdgzkoI8l6B
3HwrHoe+HBEif41zVkMrxqVeFc/4lELVEyD2tOjFnjWeHk9bkiskSj1q3dztYuZRtVPwlZQDFGdn
jkQsb98MmbwXA8w4vhmVMnijxnmze9aHiFu3y85MYaPI+Hob9W5fCTArUGuSPQw09c1EclNks094
Jgilgf1OHIBD9MPy/jaS+IBwAP3G0z0ocLuctmH5EIQWB2khjyKGsLyJGDbEr9wBfSXfjzb8Y4zV
fFxSLxYr/CcOfTY7E4C3f3pDVdj+vBEPojdch+hNxSsLylch8O2cQvtshsWh2pCvOFcuSrnxwG7n
SJuJ+VvzscpWAvfHsAnlwNm7mw8yibZAxkTsDcw3a6CVbVaNMF5NlWwiewBzas8h29L2f2aDgVDe
uclqaraQ+U+FASGxgAaSnbqGeum5FajeVJsUmkZq5s2FWu+87gDMdU5oLVs6XvoVexNIcA53wVqN
NZgIm12mod93TujLZVeRUuyxlZfSDWNRXYzCiLDxsLH7/pi01DzMrOfxYKl+6L2ZV6ZD0QDnJixd
ptNrb10AfmruZ92fyTWARNMAL4KsQd4E32k9diNAx78yvKTwOFujedOymAcHR3wahBzFMCL2D5qJ
DfMpF5fkHhedGOb0o8tXunhoRd/lOo4AeWcjTeeg1o7UUyJKRVdf0xSEW/cSzDFQZa90MMwTjhqd
PRy5NQUqhViBiodxmlWrVOwVfuJQDOttAauHrExnYBPzxqTH6yGw3ebvMhd8VUIFBBmqxlgSSkcA
Cqv5nGCYViy/Ldy1sdLbJVUdNpKXZvtUaea4QeSUTKqy3HUE73ZmHmWWOYhiQLSwg35eGz1diST5
mRufQPGHht6p2otB/Q0gTamj31hUZBnN/9E0CQ2DPTCINevuP8lRfg+CRXXgikQ36jJ/EawXjuuF
GSWjqbswcenalNr1uhStJTplzHtNQKSck39of4pH3AN7q2yUzZHwh5kBv044CP4ZZeXXzmrkn5pU
fKT0I35B0TJgZGDKjHyRlWwYxHq/XkSEOS6tYSfok4nFkNNkbnNu0VbMRzC+ELrtBCF8AxpL42Hx
SzpAnah9gBQMA3nRIKOuCKog7UxtKjN+QKSUmdNqmcw9wSNtxShF3O/hmNQuQnBz28eXOkkxpTbc
4nYS2rM5OlOQ+/oVoae1heh49hCm3Hs4jx2NfqqT2jtHp5vgGZFvStpeYbJ+VxunNAy2XdmD16+X
u310B9BiYeXfmWzO4KrP6zLprlPppuWw+QhMMb3HuI6XpgkXJbX0uKR9X4y/DX6m8NxEv1Qr536m
WsF2EwHsUqjRsN4zg/QwjhmPrzacmrE9rGYlhoyv2d01yv/OI9hvWSsj4ApBwf63s0LyhwIVzzio
EtX9v0Fv8c5waSUt5jN3plEQcuMA2YofP36/kkI4fRHcBKKijzZZAw9iuAKpiyXeAkKhIrjAK11L
wcANmXAcn5wyATS7xmr1uX2vHfZp05FiMejiX+GAvjoeanUr6WeHjQHQzFW/OUSXKd7CSYuKlkBI
emeVXt5xbvkGfyzbDknuS+w3L5x3qba7nujW2zlK5z8pcsmpyhknUQ2VGZf654oMZlQHwCr1IAWJ
LFjiI+NcXVoOWPQqerFDMe+nkEw5N4MX1vM0l2dOTJhVBh7CbenyZICQyBZ6K34G4WNiCPC3FYer
KlEH6LMbfJzHtZHC4qtXTQyrPRXBcdf85ZlmTk6gUjqFywaUzwMUkMOTtS2HWgVHh36eJDP3gQqK
CK+OTvqO6gQBRCLEWOIXeKWy/8soDCPtjyXRosRpvqWNukUguWgPq4UHFKUBwYKo5vQCi+yhe//0
uNMymo0mf0TGMcIoohmOdRf3WA/r7b11NaWjbKWNY2GymyLRmbwnUMtjWKZUzM1B7UZdjS/XVSZY
1kUFnCwMkApuL4TTcJNa53vgcI3SQle9ZBWhREdbvtX39FJMkiNV7+Brc0PjDjA9EYeTp2Z9sHtW
ZSGRm7Ol+RvWwBXcKb7m35FOBXsXG4Ywxu9gHIQ1XHtmpAVTWGa1wMmEJ5uMighJLl8ul5/9Owi0
6WnNBwwBj2ttfOb46WhGp5UIzzSnd05fnpbKhb4L6fCpObSyNcXlvQxiSHNzbOj0kHNgkrtLQDph
H9q2ishPxjVT3I5df1poqkMRjsDNZTnx/cRR7WOQZ4rmYWgTav0SHB91nEPfUH4In9FmZt6ZB4B3
/gbMhp65ske83ZsN9EtecK/ZZebvzVffyCQyvHRIvGbE6JgL4X/64F/WmdXQ9hm/RlJN7dV4BQ8w
3we+xTsRxrvH4MmL+rOexw45ZrJfwDlgWVlxn53ORq9W2xJ9ZixAE57nWi7vadUTEUOH6I1S3JHU
2DqwZvSsMg2whcv0b0alUbTc5eDrIUVoheVU4uUjMvJVszEhwLymka6e9EiIURxdIjVhlxqjKkZy
jVt+Bb3BIREj3iCnOYdjWBspLVD+QJsn16Zg7sb+THF09BMaca6Te4ncBRQstYwEWxAg+3XBxIjv
xC7c3EvnxvNvTALiOJ9+wu2+rw43oyCDC0lr4j1kR3OGmj+uF6C6zAunqLv+MSFBJfP7jcalEYlM
XYS2KAhl3pNybvQp2+UnvG47eMIrADZ3o8uFQTqc+KHEs9rQMNfw9Xes7l09ze/LEyHo14RguTDK
ls+JLmJ04/SJIoxSdu50hxNLYWCCwWJOO8GkfCplYX7WBSrTcBkio+2FVvLV0y5U5cfsCIjJYBH2
ZLxHcJujK11Ut8hp9w35qna3727TBpaw+hbFVPlsRqwVFAXoWugrOe+4khN2WZIJOEMxSZaNHWMP
PWE6jBNwCdlN5fZLBanEKh9Coh4FTIcs1CccS4LfEDPA7mS2WIB6kXYbjU+FTyGQfW69WF9s+kcJ
zqMofLHvn36a/zGJDKGIM3v4ElytzNSdmKjQo9yHOm3j3LBVm55in8Ao2BMYlMeKk5bHft5428nK
QtPc9zwaOsIBkO7as0UcdNvczWiWmb+YZyq8PP7p7WvBNMszTn/oWg3Zgygqie0Goxj8gVISfytz
E7enPLcN6h1LNF8vw7QIbMZT7/nd/jebPNTpBwrR1/gVVpEtKSZ3pfW+P17nAGI6lyZj1QEEwPwr
+ze2nA9dzF6wGQQAzFa2lQLeAB/R5xNUwQtNUbs5tryU1+LRI2cIr4a+UqQRvYvjheAy6eIWH65j
tH7/ghPlAd884PteL5SWPPpyOW/d24FM/mX6cJkuD6B6bvhgOcprYN48gSRaZxHRFagdKcOjQA2n
qg0N9ppyyXG6pe+5I+FCAaYIdA9FmLl5AieKbKu28KEwTaKpq9pSgX3BCA2djD6fW4FMi0nVMHpj
6Ga3Uro8ZjuF63eyb4bioUkd+VPEKU4Z+FnN0H5/MNSD33u3kZyPCnm4PbQJFELZID9T7RtR7d82
8mdMlVNJcRKedJoLz9tNNyIn6axyQHKPMzmoqs/oNk6iIbIOLr9Oil2xq3DCnjGHnL8mLQ8+SAy0
724vHdUWevqFrLPHBlter21ts+anMuk0QA+SGe659PXN2TuV6HxL1TpHhiBKM9WZZNnkvg/XY0Pk
+KqXyzzARvrit5aVmo9PCfdUcUdrgvucriSYiEwb4M3p1jND6CMo4V+CiCerp5PRhgmm4aZv/qhp
0gabU6w6mt5EQBhGzGMRMr6swieJb9csrfQNgSNh4UuuOF0tN9AuNqwuVGllqi0+JP6u+6T1zx/k
GQuIivpngNoUWOJvwWXSNQJT+k60zH8Ogauf9Jmo+05V/tcAMwmcGK19uNcHYX3mF6QWzFu6tVaS
+17UrhKkFDbGMwlhmQOjIAbWE20hJHYjuRcdpwz1H4xndJAPbFSicWvsmgurK0AdfTSnZw07250M
bRRTRjfMWW7Fu3M1/G97IKl6TV5Dx/UEKgaeh/PlN+kW1gco3Ylu8I4T7RdfNFvlsloOToYOwPf4
ECKbWiKui7cLHOsGjSo6z8D2E+rWxU+YigaxWjpLCPtH2WcsUR/d39b9dPCiSH35qqvzbXV6pG7v
qVa1Lt4xOAMXrnk1dBAjKCI9M8S1rQoL0e9pQxfHgvKNTSRtQYgGvMMQPJHCbJLbYBPnFwBobRUx
kk+P+OV7NnCsP0SuUOf+AQuiwv8G0RqZcKqoIt7cPAvrn5Eo/sQQ8+XWSnQREi7S+pHEFppAGUp8
7SRhQRmxIa45qKWBkYqL2S26CZJS592wkQdt/U+HBUX/f5+nu4f23bQ8wW5ezeksx/Nq2hBmMcqX
438HqjRVOQ8AXzZBjdWxLUvRbplISurq3bQD1z0rQPKsG8w6PxJHUfJ1RZntTUaqFLq+6jLpJqzB
aAdXFTybn0L0WORVxdRwQBy9JAxy/A0nwJGO31PicydlRFogYRA3Zhn/7W85dR8yX6t7n5LvnIVB
hlLs7UKTQ+/S51VOAf7yPnss5sekuPOOsOoQxPenfQ/aw7lB2bkTkcKzEFDlX4jtpW1ND9EW7ap+
MRaEQfQeUl5al/rhgqNGf1XGvnIwak+Se3yJRKq1rDQZ0bf1+31NnY592EP6EJsqMSk6oVnKGzfi
cjINCwMTAAmLY6golIDCKztcVG9TqK66Y1n0LYkqA7gmjviYJq6razdOAjiRnvUDh/x5h+E1NnJq
6xPo9xqH9/oF+PIhzRN4ApKzL0LMm8hxBFTF6PgbpV7WTRdd/1fvXXhR7kh8vmblxbRMICaW447f
C+CSYuAM/U7vovOO30UV1si/ux/qpXG8/73OLlaZnpc3pyK/tqjH0vlz25fKxNH0LKehLBla5vY2
D6EJ68qVCGHPMHsNWxuMV4wXiz8vr8pc398m07zWdwN3q4AsYFV1U7Zrp+cFVCwdwmSiA98zgLJW
lCrDTop5ybghBZoBuhzkjB/SWcmvKFBTfRIuPSAoSdP71RAxGxqubPlptkL+c1rZ0IEJ5OZGYm0G
p5YNTu3Pz5EL4RE/GqKq6qoUG2Kvj2SfviLqQzy69tzC+G9D2T4EgWW9H069LzlPv1/s404v1Yxy
3hWz6cnC8zbQXWGy1oJIU/ikrhXT0+gLpYk+l8JSDqqJiVProj8u4swyNO0GWHgLTPw28r0UYD60
dH+wbjekqupkNWJJ5FKWFPjKkwgXmd7faqO1Qh7dGZo2BAf5FZRSxnZCEOYXxJUwrG2tGsR11rsk
e/uU0Hc35YBupC5keL172IN38T6/9NG+eW82ReKkcophYtOqZsio7X9L5/VzQj+/55FiDYI/CXad
kh62MZxQzT5eX1n+d/U/lyl9bWnocck4kcfuoC4lXCKrDBSyNY5PLrgk6DvS0ENkUHfsY56OBILa
ATWhKgmpLrKc3yz2n2r1Q1ydy538g29iK5RFMoecwy1RQc+9zSJjDLep3b10PDIIlTbAx9AhIpmi
tLi+jb4vo49m5ZF9yv3hssfu7aLI1/W3aD/1X3cP93gVi3SOYBOifkQrRJbkf3VrG738mXGDP+MW
OUobiJS4nalRlcawaCyfMzT6PErm5iV7ebkXkH90C0otgtztGmzz37IogRu4B8Gj/Q4og/qSljIB
BTn44eccOP0oAChMiqTWIN7tnGHxjM3BRR4lQ6SA2maBOwfXKkFCMesmfGjneATTGi9dP7BVmxtU
6wO/Ua5Qkf1oxX25P3YdszoV0Glfshkaudi1Yq3QivWU6qH9rhVAcBME7yG1Pjity/+Sws0rD2Kf
E72oeIJVM0nmWCUIgsvNb8TR8y0I2Ni2XfZomFvg/GXAc03T3nmPj/4gnFTRAInyw7L1Glgrd4Vj
6c27ncbkgiap48a2fK0lrO+2WC5rgNVnkDsw/frF7qzSFNTkye43S6tEvCmiotpu93yjxkY5bUrw
hM5EMndGrt67ncUfyGOeMr3cEnplnm4DNIWbN1vpisF2ewLbakTv871Ep4Eo56RXTNUF4Z9wje+O
1qKO7uNU+NYxDj6Z9LbQNRmis43eQ4rrqgpOD01RTAICz3KeK21F8E6sJ+Y8e4kTECYCCaevXEbV
kpND2P9WcCW5pkdyAsBHIcJM+jzMD0JiVElNJNlBDWhmf+GwaFxjMOX7Vug4Gl6VpDPmNyFsveCq
fGdqKaeyXrLeeTQDv+0hkrIMDZ0ia3fUqyx8itA9LU/GKm4OcYSFuMLMKfWUSPcjUuo/cvJIKUls
k23BdE/XQvw4ia1sTVpJwEMa52a6d+128Pex+wo6nx+K0Pk5JyWxQXH3gNbImja2wTz7vwnKQj0f
l3Bn4rnlWSY+XEgUVk4/+OhXQgTKhtw0C23OSTL9UItw+Onk5udfnwH7Dmjf7zDGxuo04kFcTD2q
ndmOXju4M6Nf0F8UPyJX70cm43reXkx0tK8kbFu2o7FZEgM31eFc+iWCHCKTP1MunIquB3hPSwf8
8c4mq8HaCH2EiMX9qxlecSGMfd7p2/cIF6FOZ+Ykt9GGHGO30CbFYvtYcLQ6GRYWhDb7hVzgOQm1
O1NTxrtpzw3/1NAxz1yjU71cOaiT5FZuSWKqpe2TeXRPZ0x9/seNc8Pa8tp8dHkcegGAlV1IbSIO
YYZv3Hg2+C6dm9kMfXawpUCrM8TJjZd4hAxYpOoQurgKabO4AvGXXYVtw/Q30Q/brTPSBmJVe8Ol
bzhIFNPoeP3QSEIb0CMR4BxZIJ9zIqXVs6aSGFtCEr0FRxuI+FVwUCz1vnepomS8is+APcnD9ORm
9B+6XjTI4u3lq/HGLp6Zh7qlhp5Wful3v/fvEALQoAAXN+I9cWAnceF1ZUtqu3eBT2BW+u9Vv++L
SUlGu/3kNr5SkkpcOz0hAOp5whk/NzpiuNOpOi3Joj2dbiceqTKg5vL1A4PYGTmjghZexCzUaIUy
8BHUJMHw8rnnb9JA8KdyVOrAtoMsTxkO2szJXJgAZqhyHOS1fgBEWVEgKM1FiZfuMigY9wnnQo8R
0v/0wUsjzosldF+EHfbvrBgXC9tJcn2wnq3NK24qcmL86LAU31ZyTaoC3EdeV1fd97ubE77X3rHQ
E9I1PpqNcE0eJg2hTJgDDtdKW2tPZhukgU2j1ZbuhvLQDyNvIuBuj15BOA46llpZR6hUBfHv399H
eeO3TlTFpBD8yMej19BDnpB3P/98cGps6VVTdQJ5bRa0wHxU3xPEHiDfTSu5HNDlKMsPkPB6p6ya
lJTROaqLH+EoxdY9A9E+GheeRi232x2gwWFTA6T1OPSAPz0KZ5eiEsz74pZMqWNdxldMVx51LaNM
NuRHcYO6mdO5v35Z5P21soMUcoawYhEY3qguO9E0/MRVEW7t3SIa1u22h6K8B15EzPI9BW45t9uU
4cZskun3+vlOLtjD/0H6xdxd/BLUmDOlYQCaNwmNxYhAvcpXXY2FmfahBtTYOnjpOq+mj4Kvhyu7
ETdrH01Ur34CdILLlslJ+kA5GuQkyMYjcdurIZ9I5WrM/ooJ+9rQe24G78ZqU5mKOH9SvQBA0j3m
Sf0dGF6FAnhpKZtiEP2pktrz4SVzZvhKMuJ1IouIMiQtNE8idrFO0uOsacp+iDRWNNn0li8+BgwT
FO2xkMT/C/khCxDCmlvTPT7xVipfuIQG0B30c4T0aep2rNmkbGn5zn0GVw6b1MaDvdMX2HXYiMZS
4SodDb/hlu8TpASORCui8w2FG1EsuUVR6Xpav/IBKenMmYiVh2QE1I7IpWFmgAkpgarUtKduRCwu
i2NAsViu0SEt5OJ554l9BJDgdTVOQaiAN8BI3c89K1aO8coyo9jdfYQJvxm7bfbL121ihiYbHBdf
PwTeqRqYGocFIOzaDGJh+Zy7aF1KJvTGsnUfCvlvX/t9dp3NDknSMm88g7cTzkRI38hvE8idBpb7
rLZaMWeeYMDgajRlq2BVNZhiIaADI3OvLu5QcZn2bbnJfoO2O5QBP+FXZ895ojMdtQOCNuVgco66
VlvUGMXU/vff17r6os8Rvt5zRaUOT6wDDEQigbXviUeSuNDUQYm/oBaxz59dRcF2AWb4O+tb9r2+
w+GL+eLVqvVPaxo5vK487qC6ToZT+AJ+7N1YlWrTyMo34CY9H9N5ZA1LNtxZEahC0RGedk3QXlMQ
dKti5GY9CL9WZKyPLTNxTt2jntES2oRjIKALTtC9gL01sYlAN6ec02bjROEAxX1Az42l8bZAOxK/
fVFPvu3qVv6UyrWf9Fs97g6xEid84TJSok5qUeyhqvJXV8oo/DXucTEXU2KMMW+DcCTiyAVzCHfN
qL1LE5Ky1oWwMNBuqFg4RQS7dQJn5kC99yr+/LZIRLknllDb4iVG8/jmanT0QSg7z52tKvR/yAzT
Zl4ZUq5BfzWisg3wE2MvTiRWa8IaDbROkIwOU6IpvSjRRK3WoYzrCONo0GRTOoM416Y+4CTcPK0a
TCwuLh9DrLXDJc9vpXwCG98EdBo04UQ7VBbXJJjWAIBdVsFRRJ0ogZJWX6muLFMWkxwkOHJRRt5E
LyVtFs/nx2spXEKJUGF0mBxvGWCB62/NJ7lgIaiyti6PkJM4IWIyYJRnL4B6Tj8QnLhayz7hvlaN
Rh0me7AMYPJiRMN+tS3VD/hv7LMyBFYRf/8nm+7+PX1cl9SCBhe65RQiiPzb3Bjxq4Y5kc9+JHM+
zcvj75GsDXZ0A7oH2Q6iWOV7PCU5udM3fXvzt9P0M+ZSLO4wB3pTI64iwcgGVyd14o6F2fKnx97T
NS15H86yxqc11IzFGxXxZQTSvU2GiwJWrcOuGB8AJNfsQQpIqYiZ4QL3AYa3yo2MPaZtgYdntDX4
zqBKylc7j3f7Tpmf8jPLYApDZE1BrPBNt1pseu9yLeqsLyRnIm5X7fkhcC6ZsgL6iDeDJuzGpYcl
lPRTata1avP4ItW67JJgE3Iiw7vgacHUVifp3B7cf+Q39yl7tdy9xl6Rh4RF4sTJ9/Cio1mzp8U1
BpUcXruM9f2FXBRiFMQyWFT1RYo6iyw6YhQidaa7SFx/Y3lCiuLNfhnu52H4Q0w5egPkQ3ghKd02
0/CoZ2HcM70So4pmMUbI63Ih9S5Xb8OZexREpLAnCY5QGSGTc5Ux/EGAkVraxleGW/YyQ46ZyTDk
Fj35bE7rEI/pObMEHXjNStLly+uq3HeReM/xc6bep4Zjq7+Ki+40dL4Y9/V/BFOQ49tJZRcHd0yP
VEQtkRTbtprWObiPcXZWTS3h7apG5aqAc1gw1tpc6U8jWGENRZBV2lmoBG60yoygQZZ6WcCIs/va
eG+bxbkbkw/B9YO5aF+6cuNJOwZE2bnIce2LPuF2SI8r1br1LczI88iUO/AxuIuVt1OuIHPbfAL7
q+yoBBNT5K3mty2o/kxxpynM0ddZUAic0JgAXKnkoF1U15F32wKkaIGAxjO2ErXCh1WAKR5piJPa
GwijX2AKTOnSJpLtb9wAADA0Q1ebYumbAIhGt37Sg1Tj3i0/5L0+YUodPEdCXB1HJPdsnqdeNaeX
0FFdrXM+5nFyGVVn7hGit3iyfow2uM+fHCtHLR4XkE8kT0pFv6IiksecnpLwreRSc9B5cTVwO2K9
JMsWNUslHaKCUF0OSi8cmn3L8u5GOymOLPF6zxgn/eeHrQUt9+9JFXr0MP4MBSuxO9zN+0du5alC
YvEFbt2UrlHCOynZ/AZJ1TbdeCXsAsvHMoM06uy7BHszKd2N1JrHpq1WBC/BGsltSWO9ogkUTTEK
c/NWeqWO1ffGYPkeuUmSj0f0RhO1ezSNBlrT6RILbEKZDa4XjnlDhdsKwWiDcZZpe9iuvWEK469r
fObT1m4+FccN82D8RtX9G66rgN5yc+urYAdJWj4bOY1TeMwFrcTv8o1oB/Jh8iKl5VssRKxFxIGO
cqbkDaoHMLoPqZIpsf2QpDyyORMsWKbfweK5CIBRi+OMvj9fh6A004U84pJX756lxl2UPR0/gVlT
YD+jOuChUwBdImmDf8DGMXfJHP5cu8gk+Q7Li68SKf+2ZB56hF3a21A/w3HyOwux+xmKoYqD4TUU
tHnsJ/ikahLxJJuG5toa8rX2+yySNphEwmmrlJII88Wb1Li58zzjd9/GPkGppjuJ8GFYmitftsen
8khOVUizAgndlVIuH1lbuOBOZ/BrmR8hs6Vj+sBsxc4f2yzIZIxcmVD/O6nbqydSJbopPQR7AQgu
XDwzVuxEGavjG1wcQAHEtIpnhbZeqDi4+e9UO3eiyXKpmiUQIPYEQmSVUSvAYqPjKIHhliD8H5JZ
a5VbFgCpxxLpIf5EkZyamLa8nLtj3fO4FSLjuDEuN+nO/av+98Ac01uv+E7NeKZg0KGMrpx8pzjn
SuWir7pYc0LdNOwRqeCLLx7gCsbrLU1A1Jaan0OwgseaJRYpidefGBJRWJbzs/5hWE4lTIDOf+LE
4Xduz39paX6KR7sQL1jH/qE94jbvsbcE6DFzXBjxKK2y6Zj5xpPPu0fC1OfyHe2TzFiYHFSGz/kM
kgTr/4bklIi2JophEXANvu1D2/DTg5ftaLBFHMafNPudewbbDwVR9U/AitxNaEhPG4oZr6PJBYaq
Cp36Zng4uVGdMTUQkBoyM+GLMgYpHlme6AK+7cDyw6UXe34AwGMb6+e7qy/12x7L334BYmwGyYdy
a1pgwn0XtoQupkEbet3qtnXfsiUnktQMKvxTWzh694a8NjFn9bDWzaux7SJBInNodOHWszkBqtfw
fu1HY/32fAehkfLGCJyh2JYfBHW3k9MgsWOI5Cqv3mkB9DYoBd86XgSjF2dDZXVkqohe04a5UHtZ
IaldcB5hjT0LyiqENJAY4ZCs4I6lRajLx/aRUZ2lt+QQGO3RdctrKeyfRHbdS1raMfn1U5OQCutB
JLI/Zct4TH86VrX8gfOGCN1bH7H9MIsaGI61lNpMYHr9gGX+XdoBl0LluU6Q4VxIu7V5WFCIl+bQ
fJj2LOu6fvkma7E+oSTaraQVKtoEHnTdwXcLUgmqtuxAIEjA4+Lw4YOpzmqdWrlXbqAGN4wBrMxx
t12+PX4DXjJrZT3873AMlyxKBc1niHrQeziB/IxA1hfpHSdV7RNXjlvXVJeVbSP1X3ijAoso1q9y
oRX8cqQGXQnHEdBk2V3Tj7G0srR6bZnMMP1eBRpAnnTJEHkDVrT+/ZRDmtoOsQBS3PXXxXQIV1P8
S/ep2ZehEStVs6lNamPIlZjHzP0he2UFe+x1ggTwD/QeTNVwAdDLcZZbO2EaSop5OeqjYa0jF4+E
Utjq722q/MI1OApBbCxEIeujHrRBYDNp5xdvtWVmwDZ0PtxPlNLJGLOk/7JVGO2kA1ssdwhh1kMD
leLzL9ACEqW7fKHKGPdMfPUfOrNwPq4qGWoNoUdINQ/a3cw90yLNWrDKNqtEiEbETZiG37BHzVUq
TYSXfOgElEvN9Is95v6U50djQqJ4v9B3V2a9pNfyITLj1yza8Mwea7RG8fv61pRTEcnyjFKn4RWU
yJxcS95U32cJkvriTkUCfkP9E2+4sq9YVf1kuUDFA50F0iXi0Wtw+1KnmyB01k4GLQJqMNsgaGC6
sPMKHddSRegnbXIdjh49Y7sMqYV4bZ9YRIh4UkUebBRzqH2sgiO3SQt+Y0QQe+KH92ZCeQGd6Z0j
/SPqAgvXULwPt9Is7WPup5+Iu2MPFD3gytrVfwu7iMpm+T8kUuE+lbcBW3bVvVEcJS943XQDXwQU
bpuQOCiuhMxMdKa/+f1piVphgLjs3qaAX0UQ2/UZ0zDabaU3s7kt5k7tTWqWnyHO9KXwblh9prKE
pILtoaT5I/Q7+K3LqS+j86Y3CjAqrquj9MK/VhqsTtMWTtOPTe68MQtPgIB3OegceaS/tnyZjRro
GkGMnHdlnhRPLivFCaAUr7ZAygVSJyeHFblkBtIL7c4Q7vtqUbFx6qZRz6a2EEJWgYX4vqECmfr0
H4d3mFKWNFCNAN8sWk/GQSEj1GOwGOVFewDjFcxwQ0QTYNTWbiVnLGurpqUOMIZ35DmENKWkdV9o
BFgc7/XWpHVEguZ2+R4R6Dj9VDfzP2GB9mFZJBkBzP+4mt8UnVLiXF3l71IIlZWaYzSxL83Isi8x
LeBBgO+eNJZcmgtscQUpnSih9xJMHX87lJcTKpm+eQJOX4QDedG1GlTStgcTsp3NzKBQw85VI5i7
kEO2Q8Fc4tyuMl/vABqbnhFOgOtTifYu04WELujGO7r+7mgy2EHGgO2tkm3BO5t0i3bZXTKea+25
vkMPzcvxEX+jTYDSp9F8bMlP621j6Yp7zhTbuL7185eou7YAixV4TBRM6UDd49gtqI1SB3+wrG5/
j2LFdpj9nLaaUSUxIozvQJvBdCzUdEsyJQK3MQUBysvK10SYL6DIpmxMFjFzvmrodDv/U0Li1BTO
c1Po6NbXAjdKjXyTqce3amRuZo5PVMBJ3OVo0XyBnqkhQgynw/QnlQ18bDOF8Nqb5Ae9hNWvN0s9
49C+aQe5bk8Q6nEctTkGyi7q3XUgqJaRSU8wB3ryyNSv/yOnL9COtz/V3Peex87f0LPepFD57YZX
f5J2SwiBcgTmAsjx4s5ElcPE0M8eIUdWbSg1/PxT40vgTZyNN37unJBmT+Ntgxvpw0KzFh5kPYnt
zspOeG1bzpn3Mrea2843xLyQg3NgaYJnBEGWlqlM28RpUuCl75h2tW5j6MSvZMmP4u9YkmOB8TwC
LgRuCaIBdwUGcMhTCL++rlQzWMpbNibCt1LHihZdvosf7/W2Qy/9YRbXAhtGcb4kJwmmyCfzezSq
a+xZL6nE2zwJ0tr7Kli2T2GLxSlSpyLhLkcvYEsliBwTdg1xFf6DCp4WwdxzzKaSfK0SjGxZGCZX
ftuhd02xmBEq8jhCHsxJ2zuBg/xEm6wwTCeMqVQalLcms4bhBYHA7mnPsAXA5UxSTjzZfFUovPNV
lvLXY+qGSw3Gw5mm5mCpaFWTp11oQC8ew2H+lRwRwflYbwNEhwHdvG6JtgEGi8XyGgo5pgn/239q
MKAPNfb/hTpyHvfXWRzNwzA2rZBx6LcdsSisNAhJ9Ygc/YJ0BjydyoezJh4QsjyexltDfQJRYg0k
q0RU6NOVs48bkuAGXS8W+DCAKc7Ez4Yw947BRfSCc2SuYjH9CoQD8B+gMBSRXsl82e0e4VhUV7W0
v0H6A+4FKgeY0ZxymEyEe/eRUJy0byhwfL0nrjUNTFrExhSi4gliP/4fDgzmmwasnGpUaHhU1OCg
/3zglDXmYFhcXZ7LGum/q7kM/uByJY0QNQcSgz6pqhRvXd/1XxZ9nyuDO6xpprMbWmMJaV/Bqhp4
uhxSRhoQw2gtVOAhfNmGGLnfqWIzWxy9VuyaG9d0+mlKU46SFa9maPuhxBOZNjotNeiw8i/vp5AF
JDTSuz+D+ucV+mqaZ+jl7n250xBTPHG+7SIfL8ZANFfQtv4R7GzyaPCQQBFQCbkTPgnCVHbTAtTm
j4kspJ+9ZwuU+mFbGuxbBTJM8n6XESBoe2Y4EmBcT06e0NNlqFnljmHX10qRjR8kLcMfmHo9QHLG
HqX03JRcKne1ZVPzjsGGCV5POrjk7km8jvTZZVqv0IQO3pE29HLfv0hI6KCkv9xXi1V+ybwZhWn+
NpWtO1+uBXpwzstjKY3ZFQZURN6YUIg0HGkgNVUdj3CU/DLA9tno//kPanBTC1PmU1NUNPTQbVOs
+0m5v1bv1mhMMCsRZ5y4jeGRcS5D2TFyaa2hYPP8zJ+DS0N/EuCuWk7c1rj6WZqqCpF+cASaMDyS
Nn0aOX3KwA7YET33LzNeqYE7b+HA0W8cBb2AMktirfwa5wYQvNh1GTK/nP0H7CcAIurMhcwqGRuM
bP8JIz7ocLVyA38KG/kmQVbOcBtfM8JT9xZ31zkeDaW+VwIM4PSFw69OgTZ2bIesbcCq9PgF9lfM
KxRCMfXfNPDWL2twu+fCZvf/vW9tSPr2yocScef65cWC6awxdDe5sLfiN4CZ/Epn08mic+JksVNi
XVn6MS3xVUzhUR7Mm/NEYHhtTixzydAOyRE37ByJfaCagDP+yGRQRuRd7SUIACZP0ZUPKZ5OIrN3
44/TtIyuOj7rV7oeNbAvQk2Dq2DtCcz3lm04KLYXSxDUVNlacnwNRXicBJG7UbwGoPk38KDSnqqi
70ubSrqDWKnup+ec0dOVyP1w2YfKxe4JOltqFYeZcLDFCCfuwlnUrArzvQ3GOzMPYhKlQ6F69BPe
Cwm21LUHoXVOLK7W3FCFg+tsP/MHXR1cCLucW9JHUyEiX3lHvmVZBRaAVuaVZkXRkhtVCSpv6btG
Fs1CPbWkDUHDiZpRQwLauXqz17rLmBgKf4/b3W5quACs2EfaXAzMIZyMETa1yBL+EV8XmEhgSzUf
R7reQ/yfYZxJpmeJRavhCmZ9m096cJubrKxGMG2iKXDsnKYQ0guPXJx8rRfdk3VzMNUir4noAXZy
sL4xL9iNn+WtzB8fDwOAW3oPblNdUQtxRpmP0S5mF6K5nwoGj6W61tk1k/+A5JMjxKoE1k8rtiyB
xrW3cRBe1eHAWiEdKUL3YNbr4vkPXBEQKF00rM9ZetCHdUtXtT9xleu4P5eVGCXyLsGLIscpRElt
If1Rx117Q70cGSLcgN43SAtipnc6WQgM5TPRAHYUn3VewqwnkqmD+uwPKl91z1kvBRDwHiB4Pjcu
wSCv8t7oY9rVNX39EEsqzRJhS6BcvQJHCA3psWpRmvNMwT1kzglx8CV8tjJboB7WBby67xwjC04i
eZpvtorgxMROwoXY765lvZ6PkIqguklraNvr7cDLT0G3i+ZXaT7SshNOpcbS61ws94ItGmdlx8pM
dsAZR5vFvQ1X/XXFl04k0y7m56fKjoCOuDTI9UoKPEZkmsBWRqhhU3NuQ9anS0v+NknT94fSeGPi
/3OXrG1VJZhpYKP9iUc96oylCC2gxXwtVIHBOJG0W7gyNPZE2jaMRaoNjncOG7jdLm6pE8WVXwJX
UCubxR7ClOOqeVObxnADnJwOwROdtngffB8HZ5JNC0s/Lepg88rGLPQwJUB+x9aP4H3xE8fSevWZ
sBRuRNMDeIBr8zMMtvVOsGvShnhNoWXykF2lCx08vmV+SGgP/E4m/xL2SxTN2U1IkTODFt/LtDE2
0MHz+y24D7CMgUqNSz2NM+YD3R/cQz+tMai4JifFo18MgUfPMx/XswQ5DbLSHxIXSXqJzyGUkpdB
pV/mkYGZDcAchSZCqaARGPCKqujMg1ggVbeA286dEcEeAVLOTRIkELnU5MJwuQsyLeiL5Ema3Twi
1c5vd1FFIdvcx08TOjgpOmPrgytnAbXLI/ZAx5w8KD+dNSjk8G2RRHd1GVQBj7j01SI+9E3Uh8MX
SfgIqiNCqGpmlDEZKV5srbMvyb5P7uBpKaiAQN3vN1MlDTJQGFAtjEW/mlx9v+FMBnOKUZbTFllh
XQZZBw5IUwsT1F6ff9Yzfrwg/M9/oZFKTGDOeaKuFEgaST/Unft3bVcF+K/pq7ZqLc/lURfwun82
B3E9aPgWCo3q/T92qVbFXCXODA2GaZlmu5kgxMK2dd7UfIyZqJT5KqmrSNY4zkrHXu3wMoi7WPKY
gd9qD2tOYsQUfTpslVrm51T1A1kRbLTibSZTomEhYarEiShcEBIN59JUOkpM31fq8liMa7pwvwmi
GjIVU67+ce9jYzTtO2JDHx/gXFF+X1f7iPlAh7LpB6hVFfDWUwgdBay/okIV8Jf9TAwPvDIQ41a8
ag6TRKAkUwjd4DeHoN5Vmgy+4nZFxscuoVSDLlRXs2X52TK8dpKZc60bq+8SddRv+ef7c6Pfs3Az
VGTFeC7Q2Nwwtr6eQcInBI7A1YiTvFTWCbc6GHOo7zSaH6ECXqpbqqWusf91iMwU8oMCCdJOBBrj
MCOWwTpQV2jVzlRnCxLDIkDwiKWNymbYOz5/1ljiH855TqZk3acRNmzNIeepaFWOEXzbXAX67yVj
IB5L0PwJE0AHnPhw+Ilif6sTbiqbPu5kIGt1jw0eGGCV3V+2rGBMgcJ/dCGqsKma0g0to+uuvKa3
H48goKlcL+7GTFs4Be/nGMTV1VczLLSesg6QXUobrLDXxMFskkFT6IcWgdfD05lvAKnkFZHR/dxR
YNoFKpyOb43qIpPHvJKQIe1xX3Xi3sP5ife3wvsAeWMLJxq2r/smSAfBx/Ve0fqp++pg9Mco8VjE
vVgRbDPORGyTlZwwOPmLmUM7vHwmSaOKR4A6mZ3FHD2xsFv/jxQr9nrepxz8vWyoLGytEN5cWNQM
Wbd7tBmZTFGrguiRi/olJkRdqKOmMxayVhW1+VPs+PKB0RHbost9zm4xk5KHpr1jtbWBoIY7jhzY
VJzv/PHFWvGeI+Lo01OJ9wyh+1jAZLw1DtWiAa2gTJFX0KWaiYhrgoD6zXRvqiVokVTN+D0432Dw
x81dJRbKsnCsYA7v3moYJBz+XXYZ7Bl1AesL640kahbxQxhqL60rNtnbZB0Ny+tgwYZsnPJNoKMw
wrDXwaRZ4uE+WdBGbFQBkwtAoE3ytqLCeP4WDSE1yPM43tv9Q56K4GObz3DjxrIqO688obwqHcdi
WnPg/8dyUoGBfaq6rRnICVqTEeRx8FVG11VPUaRJtQzsXCwpyuFIFfsc1NM+l0IjA8z6Nl/5eKiD
P2kaRJcFjWaNkBQMVKlBWr5JOprBDCEpIFw8xkZdDNZ05Ei6R9fPE9xn/R5YCXb1fqoB8Wmu60Ti
zkeY+f5yUPmUOVzxz5ZOMaksXsZXZqZgS7pkdlMhDTwoKo96MKJJlnACxPwfeCmhhOLEWY1gYShe
axfEQLAiK4SRA3bcxzZIe0uxTyC0zFbWqC3u1O2kHxS1u0L1U5gdgZ828krpwCmq4xQzUweMtu1z
/PgaDOZcZxE6LbGp6h/ar8pNgNh619pS+TWE2rLCrMuU0WZgSOgC42RaCAhuSSwBdgFtIStg8tM6
xeUlHPGlh+7IHudER97oIXP+JToEnl+PDP5DAK/RFyE/PFysPUJP6nDMDwhu09AeF9Ug9nx2aveg
clK9M2i81RSosD0jXprgFJW3MQCPwCW+PmLQ9mZISl5D5cNh81h/Feu8jufQ54mwxqN8bT3kbDMx
wtokciKugqTxGe6iwK1VLX+GpQC8eaQZHaId7iVVGJltgNb0RCd5Ws2jfIZmpdCoeOtQXzdCtjsr
iJnZG4m1f31sbRhDQRIONAk8FEKOzkGUAIilMzkB6OvC57eB7m7jecx481bUplP7SfVYLzZ5pY9y
esrCsfGiSJhxv+lfe+rzj6agNg+9R4T/2R7cM3vRT61GSMLg602Dh9+VYLyZFhjmRIpacVX/WCQW
VE66jP509R01tKf6dVKZxVH0OzL2/EeHamjlGdsvFsS0msHnsbe8Ui4uRragMPpTYnJlL8/knLi7
xc6Nh+D32KHxu+/tHgH0E8H0tH4H8y13z43HBLDiXrc6JbWeXP7OIoW8pDbD68wpOUx8xK8zfHDa
8MKdgtafH4pu15TAA5RR3T4i56FifUNbyzSq1U1JOhmFrn2rNG3rkN+MqjVS6XzwlxULy2VfvyUL
K7/X1nSdwNLjZENcCB2Nhh/THhTOoXHO138WpynRibdU0eYU6OQmTh+74HNQiw1zS6waVMoHBOBt
ToUNrkWx9XDaYgl+2f3oR2wTLtnrMgqNZNyfexAWyT1cazmUEJeBo+K9Q0s8tmGmtYnIsNcVMgLD
vZYF43pJfBiFAHfCHLdRcKkVwxM4SfPPzAdHtL3ZHnBypqgmPDdEti5+6LmzsSvq7Is8POU30tMA
or2DnsG4h/qDplrDEgGyRwIR5sMFLGD7R6MRnskcZ9SVZl5PeJuXpAA6mYvqCV/vvJ4SiwN3sY6v
IHz5rGzkj0f1eJoKJLy2qc/a8RR8SneGqPCtXt33DDEe1gplgkosJuVd+PK1+JoOeu2AIQS4rN2j
/YbhKgk72EZM1BsgHO1Z1hrxOrzxeA66YcjeQ0CNYG5bI/JvyYHAg/2MTOkcoU7XabFm6AagmsG1
Lv1TXx1XyotSDbxeTa3gebszVV2rLVwBz9A8RaOyF/DYAn8tx4GxAr2zckp6lI3UR6P8brN8lRcX
21IgedvaKm0SEYkdcPob3N6iC9Y+DjzKFLkwH7a4OwYasbJzq2CXV7me2LB8JF5vhYkDr7/t3eSc
4XTi/CGbiSzEaLlz6ZUb6crstw9bdsDG87ii8D0O0xJ2i1kZ3xSBb9edAtsbzYHczuturLfkbtMQ
jfB6d1Ijo3lWu2UeccacbllOpFL/m2Wq87dvf4Na//XIKF5QvfotCqsLAj2zCfiHKO+6xVHA+LYW
LGJbouAVSHiSiyEqxLBr9XMq25pqppEX4HvhOus17lVCXbHfSvml3D8kJcmNQwyaNQ34QIx/pwsa
saSQdbho84E9rWguYPZDNOD9Kh/wJ48y5/XHnizgRVciBNUKBkoJD6pfTdw7uDaAv7HQQ1/O/x6I
yCcDcB0AjTkEDsBI6Ig94CrPps4mw+4U8rwlsT33BqLKmdjpgYV+Zj2c9uOIUD7FyX1jlJj6FpqK
ftBmlyNBBQ974CT0lNTOe9guRMbO0vqTQhoxFJxEQmR/RxXXEDbj1ZJZEVa1af77SbCKE3qzF0nH
o54fd0jg4JMl96qiTIP5zkBx3SEOfrBAyXGaGlmqCiKqKOo6oJB1pZCZIG2Zw5fkPKYw45Hqu5/E
73jdTyCjspPbh9SEIy4PlDQUQTzBrBi/P34fwAzFACuZFTS+GUJRzQLiN8xb33pDGKnKrihNUaJn
UAL/iKP1ZaaodiMOH7iz0YPnAhYMFdnrjqnKNO0IuMBSXagxxW72PQb1WhDQKSfmHOL05e5je+MT
++Aq3+SUYJNMzqMqllCCcUHp7d+S0OCg7U70msJXKdIf95/4oSlgyTUyyo9fB792KpU2HLXhTow4
+j0fxw0KIVA8KaezwavZ+mhbwHxO4cDefYzU/khm5KlrWqi7Pi6RWuM2rj1UX2ov2bZ22VQuwKYb
/cJ1wf0o2Z+KibyrWDZjyWGZX8ERJFf/p73/8vDeFheVnsXy5M79MNSZ+J9yRD9YQeaEp8dxN8p/
ONG7nuC1d2aKGHdxJf6ECZIOzIzBHn9X6wjHCKG9gF/dYUiVrAJxEQzwT0oA1DMq159b2BtUnvF+
4/0GA3WEScz0oWKVal/pBIA/B0uwYEu/TUIxDQkQgtvZFjiN2LbgLGo+27Hli62GAmm10d1fBsAb
vL79e16gEznYR2GRw9Xc4TBxm1pNwb3RtaxFiH1q5crpN8f8NrXw3/Xik/o6cNq/DdLpXh3KbXC9
sO/R5Al34OM2xXI61AB4X0bm8haeEUUb/Yy4Om3J9Bx69sYHus7mqmJNuRPpXxl8a2TOaSx/tpl4
ce9aT/mH0j8Mvi8u86BNjsiknSKXvAVxhzlioKJzKqXBA416tXSxY+aIG3WzrEg9YoRgVZaGUgBe
m1nxxaAKwRMI+YKujIXQ3mqOiG2q9ZTMQ6RrKaZ6Uk65zkd3JtLGCWWpRKbMNtmZsQbSgF2GgPh+
ogG3ANDXKFvnVhOGOoFjzkHg9pDuakF09Al0/aLxp7A1V+xrfCwRc36zQj3qkL7RyRKWDy7k1dhZ
4I4kzaJB8/2WlVa4yMrCRgez5ePpIN44uTD5NkS/Dm8hpy7a2amdrJ0S7vRy6jip1EsrwexO6PiC
ogqAbgYmf7mPb6qH0Q8zIgmRH11D418GSC0S2M81WYEaYh7ul9F0y0COjFWlPfyZ0OaXHNByhZiO
3qrSGJAOXB13cemVsoaNXouHlUxf0gizk8jE53oRjw+GYTf+obgCUXhdRjJ7KlnZ1noBTy5Kdh4Q
hipMyrp0flPsyH4eQrsyMljS7ED7C+7jX+Gl5/HlES7etDUNw+QJbz76EPtoKN6CZu2eu/C/sM7b
9CgXn/JpTKABRD7mXSLpX6gfbYRs8jgpYepcUsZ1YjiORCZjdPSg7mKWbdr9bhRAVxqfQCUtJEwn
Ubs4hPyMB5a5N46TZhX2+XbhNNDFWOf0PPlPngmOVeDYV9EfzMg/C+1bxumkzOymFm++YFu7qvOI
54qdPrXSuP5Rs/DVifsqBFCTM0AsQRwyYZnHyaTBHPXl/H9G8dbGAh/t/eJPsXuDjoSoy+/qdK2i
WuIoK6oL1OL02/Tngew0ryVmVmylGzw27C/HhhZ0bVyJOj8DPqpUbUnKsP3c9iQsOZNcI068Rkhv
umFv3RL/E23OqWhR+aRAPGYiVZ33U3pHFPGfcL8ld+bv3T9ZECfe77msBrZHPIQ36V1jH9ItLrT3
hpwzQZQ/ywypEaIdH9DibzIoGIho1urDgS0Zt+eIdELOzeU8heSLJ3ROetBJ9XQWrvUFEz5JMGiH
9ZULE4o07EIO9TTBeUADX8JK6+OME2nElp+GBvq7GcSnxv+ulz2pHDtuQweS3qZ5M5TB8tGi3hls
wyQfed5TNE1wr+mQnm37XeohBSlsacnEBwZCF+UzwHStidTGmxxvsIGTDzZlcZMfEbbhf1SZt1R7
a7RYDm2Ot2SvpdBWk3gDWpvjE/QBedFpUHInJVdj9FtDbfnlNo5LwlmFhg9PkpIIn0GO2TBJOBKL
/Gh3aBnvBGkdfP8yPnsdIg+1HtEQwKYSKb4Grl602ZTUX1tlbANMUEezTcG31FpsT8CTmaphM9kC
0htMYydsyj8eF7C4VaHjBAQ3k9gkfRlIFbVZg2hbJL0B0OblDM98d5ahlfOUscRWu1bvWK27fG8b
zs5OrdT9jv5/QOsGR/x4saIuj6F+qsbZqNzrTGhT1RiMY2vTzAwoJRAkg2MT1SWcH2ZN5nY4a+4q
5ljkDsj/tBzBa+24HA1WMFKEicszHc1gFk2mbI3Gag62yUMLcO3gYEqOJLCokciaypD/lt+sYSKB
RjzB1fhVOcJo6hTIdQBb5Y0E/uqeIoZ7BKqKz6dxqf+7KZn0hHVROhjd+Jp+e2cTuviQulAWcfbD
KXqJWfpzq+wmS9bDwzrSTtBR0iIC9sw3qCURxdCMdSAIp40LI9sfx7Av97bPCdTcIiMn5k3H551H
EaKKIfZD0hFnEZP5yT0N0iYDAgsjK7zfY5I4V/8At4tOVa1WBz+Pei9wcCRRiN8mICeEAyLB/bkd
aOFmMMtKqaqn2LtXIZosMNZGH9zfdsIMtcXUOeROFTq+uLZ5dbaPkUGBygBwfiPRRg1owqVXnyOX
InKzcT60G7Nu1OvLQ7qg5cKSFF70DXy4MpMr1RsB5a9FMlY7YNUZLR9cQRuciCvpJfpCJuylcZSQ
OTVaUb8+0rth26CUUO6GONR1IRXt1Q9IK/6ZFKoJE43VE1WsCYdSbRbmvxO5vWur2LwuoCi9HV/H
Uy5RWEhaW8K5UzM+rTZcpTHph39nb6sY+dR+2B9Pcqjkmu9f0GLiBGBHco4QIINoHCv4aACrz2zK
Yk3g3DD3VBDwR89wC3I52XSXGGliIrECDHLxGS7+Q30pqmAYr+x32IPDCeLNTN+8sukELEl+xxfS
UcyeGODPfbm4dDCCwkEpkzdk4TmAt1/pnZ1cIb85iWJk0dDHQZ/dOCJnw3pqx9q/c9l8G3+ctYHu
1yZ3nd7GfPPamEtyhlB6EDcENYSCWgaeqcQ=
`pragma protect end_protected
module DVI_TX_Top (
  w_video_clk,
  clk215m,
  slot_reset_n_d,
  w_video_de,
  w_video_vs,
  w_video_hs,
  w_video_r,
  w_video_g,
  w_video_b,
  tmds_clk_p,
  tmds_clk_n,
  n36_6,
  tmds_d_p,
  tmds_d_n
)
;
input w_video_clk;
input clk215m;
input slot_reset_n_d;
input w_video_de;
input w_video_vs;
input w_video_hs;
input [7:0] w_video_r;
input [7:0] w_video_g;
input [7:0] w_video_b;
output tmds_clk_p;
output tmds_clk_n;
output n36_6;
output [2:0] tmds_d_p;
output [2:0] tmds_d_n;
wire VCC;
wire GND;
  \~rgb2dvi.DVI_TX_Top  rgb2dvi_inst (
    .w_video_clk(w_video_clk),
    .clk215m(clk215m),
    .slot_reset_n_d(slot_reset_n_d),
    .w_video_de(w_video_de),
    .w_video_vs(w_video_vs),
    .w_video_hs(w_video_hs),
    .w_video_r(w_video_r[7:0]),
    .w_video_g(w_video_g[7:0]),
    .w_video_b(w_video_b[7:0]),
    .tmds_clk_p(tmds_clk_p),
    .tmds_clk_n(tmds_clk_n),
    .n36_6(n36_6),
    .tmds_d_p(tmds_d_p[2:0]),
    .tmds_d_n(tmds_d_n[2:0])
);
  VCC VCC_cZ (
    .V(VCC)
);
  GND GND_cZ (
    .G(GND)
);
endmodule /* DVI_TX_Top */
module ip_sdram (
  O_sdram_clk_d,
  n36_6,
  slot_reset_n_d,
  w_sdram_valid,
  w_sdram_write,
  w_sdram_wdata,
  w_sdram_address,
  IO_sdram_dq_in,
  ff_sdr_ready,
  O_sdram_ras_n_d,
  O_sdram_cas_n_d,
  O_sdram_wen_n_d,
  n649_3,
  n650_3,
  n651_3,
  n652_3,
  n653_3,
  n654_3,
  n655_3,
  n656_3,
  n683_4,
  w_sdram_rdata_en,
  slot_wait_d_4,
  O_sdram_addr_d_0,
  O_sdram_addr_d_1,
  O_sdram_addr_d_2,
  O_sdram_addr_d_3,
  O_sdram_addr_d_4,
  O_sdram_addr_d_5,
  O_sdram_addr_d_6,
  O_sdram_addr_d_7,
  O_sdram_addr_d_9,
  O_sdram_addr_d_10,
  w_sdram_rdata,
  O_sdram_dqm_d
)
;
input O_sdram_clk_d;
input n36_6;
input slot_reset_n_d;
input w_sdram_valid;
input w_sdram_write;
input [7:0] w_sdram_wdata;
input [16:0] w_sdram_address;
input [31:0] IO_sdram_dq_in;
output ff_sdr_ready;
output O_sdram_ras_n_d;
output O_sdram_cas_n_d;
output O_sdram_wen_n_d;
output n649_3;
output n650_3;
output n651_3;
output n652_3;
output n653_3;
output n654_3;
output n655_3;
output n656_3;
output n683_4;
output w_sdram_rdata_en;
output slot_wait_d_4;
output O_sdram_addr_d_0;
output O_sdram_addr_d_1;
output O_sdram_addr_d_2;
output O_sdram_addr_d_3;
output O_sdram_addr_d_4;
output O_sdram_addr_d_5;
output O_sdram_addr_d_6;
output O_sdram_addr_d_7;
output O_sdram_addr_d_9;
output O_sdram_addr_d_10;
output [31:0] w_sdram_rdata;
output [3:0] O_sdram_dqm_d;
wire n10_3;
wire n813_5;
wire n302_3;
wire n200_6;
wire n215_3;
wire n249_3;
wire n334_3;
wire n1283_5;
wire n514_4;
wire n552_3;
wire n315_4;
wire ff_wait_8;
wire n217_12;
wire n220_12;
wire n223_11;
wire n226_12;
wire n337_11;
wire n214_13;
wire n414_10;
wire n417_10;
wire n420_10;
wire n423_10;
wire n426_10;
wire n500_11;
wire n502_11;
wire n503_11;
wire n504_11;
wire n505_11;
wire n506_11;
wire n409_6;
wire n265_10;
wire n264_10;
wire n262_10;
wire n258_10;
wire n496_17;
wire ff_sdr_address_9_5;
wire n299_6;
wire n290_6;
wire n813_6;
wire n514_5;
wire n514_6;
wire n552_4;
wire ff_main_timer_12_7;
wire ff_main_timer_12_8;
wire ff_write_9;
wire n217_13;
wire n217_14;
wire n220_13;
wire n223_12;
wire n226_13;
wire n414_11;
wire n417_11;
wire n420_11;
wire n423_11;
wire n426_11;
wire n265_11;
wire n262_11;
wire n298_7;
wire n292_7;
wire n288_7;
wire n10_5;
wire n514_7;
wire n217_15;
wire n220_14;
wire n10_7;
wire n500_14;
wire n229_11;
wire n493_26;
wire n497_15;
wire n328_6;
wire n328_8;
wire n411_12;
wire n499_11;
wire ff_main_timer_12_10;
wire n54_11;
wire ff_sdr_read_data_en_9;
wire n288_10;
wire ff_main_timer_13_20;
wire n292_10;
wire n294_9;
wire n297_9;
wire n298_10;
wire n300_9;
wire n54_13;
wire n260_17;
wire n820_14;
wire ff_wait;
wire ff_do_main_state;
wire ff_write;
wire [7:0] ff_wdata;
wire [16:0] ff_address;
wire [4:0] ff_main_state;
wire [13:0] ff_main_timer;
wire VCC;
wire GND;
  LUT4 n10_s0 (
    .F(n10_3),
    .I0(ff_main_state[0]),
    .I1(w_sdram_valid),
    .I2(ff_main_state[1]),
    .I3(n10_7) 
);
defparam n10_s0.INIT=16'h4000;
  LUT4 n813_s2 (
    .F(n813_5),
    .I0(ff_main_state[1]),
    .I1(ff_main_state[2]),
    .I2(ff_main_state[0]),
    .I3(n813_6) 
);
defparam n813_s2.INIT=16'h1000;
  LUT3 n302_s0 (
    .F(n302_3),
    .I0(ff_main_state[1]),
    .I1(ff_main_state[2]),
    .I2(n215_3) 
);
defparam n302_s0.INIT=8'h10;
  LUT3 n200_s3 (
    .F(n200_6),
    .I0(ff_main_state[0]),
    .I1(ff_main_state[1]),
    .I2(n10_7) 
);
defparam n200_s3.INIT=8'h80;
  LUT3 n215_s0 (
    .F(n215_3),
    .I0(ff_main_state[0]),
    .I1(ff_main_state[3]),
    .I2(ff_main_state[4]) 
);
defparam n215_s0.INIT=8'h01;
  LUT4 n249_s0 (
    .F(n249_3),
    .I0(ff_main_state[1]),
    .I1(ff_main_timer_12_10),
    .I2(n10_7),
    .I3(ff_main_state[0]) 
);
defparam n249_s0.INIT=16'h1000;
  LUT4 n334_s0 (
    .F(n334_3),
    .I0(ff_main_state[1]),
    .I1(ff_main_state[0]),
    .I2(n10_7),
    .I3(n328_6) 
);
defparam n334_s0.INIT=16'hFF10;
  LUT2 n1283_s2 (
    .F(n1283_5),
    .I0(slot_reset_n_d),
    .I1(ff_sdr_ready) 
);
defparam n1283_s2.INIT=4'h7;
  LUT3 n514_s1 (
    .F(n514_4),
    .I0(n514_5),
    .I1(n514_6),
    .I2(ff_sdr_ready) 
);
defparam n514_s1.INIT=8'hC5;
  LUT2 n552_s0 (
    .F(n552_3),
    .I0(ff_sdr_ready),
    .I1(n552_4) 
);
defparam n552_s0.INIT=4'h8;
  LUT4 n315_s1 (
    .F(n315_4),
    .I0(ff_main_state[1]),
    .I1(ff_main_state[0]),
    .I2(n10_7),
    .I3(n215_3) 
);
defparam n315_s1.INIT=16'hFF10;
  LUT2 ff_wait_s3 (
    .F(ff_wait_8),
    .I0(w_sdram_rdata_en),
    .I1(n813_5) 
);
defparam ff_wait_s3.INIT=4'hE;
  LUT3 n217_s8 (
    .F(n217_12),
    .I0(ff_main_state[3]),
    .I1(n217_13),
    .I2(n217_14) 
);
defparam n217_s8.INIT=8'h6F;
  LUT4 n220_s8 (
    .F(n220_12),
    .I0(n493_26),
    .I1(ff_main_state[2]),
    .I2(n220_13),
    .I3(n217_14) 
);
defparam n220_s8.INIT=16'hBEAA;
  LUT4 n223_s7 (
    .F(n223_11),
    .I0(ff_main_state[0]),
    .I1(n223_12),
    .I2(ff_main_state[1]),
    .I3(n217_14) 
);
defparam n223_s7.INIT=16'hD25F;
  LUT4 n226_s8 (
    .F(n226_12),
    .I0(n226_13),
    .I1(ff_main_state[0]),
    .I2(n223_12),
    .I3(n217_14) 
);
defparam n226_s8.INIT=16'hD755;
  LUT3 n337_s6 (
    .F(n337_11),
    .I0(ff_main_timer[0]),
    .I1(n315_4),
    .I2(ff_main_timer_12_10) 
);
defparam n337_s6.INIT=8'h10;
  LUT4 n214_s8 (
    .F(n214_13),
    .I0(ff_main_state[3]),
    .I1(n217_13),
    .I2(ff_main_state[4]),
    .I3(n217_14) 
);
defparam n214_s8.INIT=16'h7800;
  LUT4 n414_s5 (
    .F(n414_10),
    .I0(n552_3),
    .I1(ff_write),
    .I2(n514_5),
    .I3(n414_11) 
);
defparam n414_s5.INIT=16'h0007;
  LUT4 n417_s5 (
    .F(n417_10),
    .I0(n417_11),
    .I1(ff_write),
    .I2(n552_3),
    .I3(n328_6) 
);
defparam n417_s5.INIT=16'h004F;
  LUT4 n420_s5 (
    .F(n420_10),
    .I0(n420_11),
    .I1(ff_write),
    .I2(n552_3),
    .I3(n328_6) 
);
defparam n420_s5.INIT=16'h004F;
  LUT4 n423_s5 (
    .F(n423_10),
    .I0(n423_11),
    .I1(ff_write),
    .I2(n552_3),
    .I3(n328_6) 
);
defparam n423_s5.INIT=16'h004F;
  LUT4 n426_s5 (
    .F(n426_10),
    .I0(n426_11),
    .I1(ff_write),
    .I2(n552_3),
    .I3(n328_6) 
);
defparam n426_s5.INIT=16'h004F;
  LUT4 n500_s6 (
    .F(n500_11),
    .I0(ff_address[16]),
    .I1(n500_14),
    .I2(ff_address[8]),
    .I3(n552_3) 
);
defparam n500_s6.INIT=16'hF888;
  LUT4 n502_s6 (
    .F(n502_11),
    .I0(ff_address[14]),
    .I1(n500_14),
    .I2(ff_address[6]),
    .I3(n552_3) 
);
defparam n502_s6.INIT=16'hF888;
  LUT4 n503_s6 (
    .F(n503_11),
    .I0(ff_address[13]),
    .I1(n500_14),
    .I2(ff_address[5]),
    .I3(n552_3) 
);
defparam n503_s6.INIT=16'hF888;
  LUT4 n504_s6 (
    .F(n504_11),
    .I0(ff_address[12]),
    .I1(n500_14),
    .I2(ff_address[4]),
    .I3(n552_3) 
);
defparam n504_s6.INIT=16'hF888;
  LUT4 n505_s6 (
    .F(n505_11),
    .I0(ff_address[11]),
    .I1(n500_14),
    .I2(ff_address[3]),
    .I3(n552_3) 
);
defparam n505_s6.INIT=16'hF888;
  LUT4 n506_s6 (
    .F(n506_11),
    .I0(ff_address[10]),
    .I1(n500_14),
    .I2(ff_address[2]),
    .I3(n552_3) 
);
defparam n506_s6.INIT=16'hF888;
  LUT3 n409_s1 (
    .F(n409_6),
    .I0(n334_3),
    .I1(n514_5),
    .I2(n500_14) 
);
defparam n409_s1.INIT=8'h01;
  LUT3 n265_s4 (
    .F(n265_10),
    .I0(ff_main_timer[4]),
    .I1(n265_11),
    .I2(ff_main_timer[5]) 
);
defparam n265_s4.INIT=8'hB4;
  LUT4 n264_s4 (
    .F(n264_10),
    .I0(ff_main_timer[4]),
    .I1(ff_main_timer[5]),
    .I2(n265_11),
    .I3(ff_main_timer[6]) 
);
defparam n264_s4.INIT=16'hEF10;
  LUT3 n262_s4 (
    .F(n262_10),
    .I0(ff_main_timer[7]),
    .I1(n262_11),
    .I2(ff_main_timer[8]) 
);
defparam n262_s4.INIT=8'hB4;
  LUT4 n258_s4 (
    .F(n258_10),
    .I0(ff_main_timer[10]),
    .I1(ff_main_timer[11]),
    .I2(ff_main_timer_12_8),
    .I3(ff_main_timer[12]) 
);
defparam n258_s4.INIT=16'hEF10;
  LUT3 n496_s10 (
    .F(n496_17),
    .I0(n514_5),
    .I1(n552_4),
    .I2(ff_sdr_ready) 
);
defparam n496_s10.INIT=8'hCA;
  LUT2 ff_sdr_address_10_s3 (
    .F(ff_sdr_address_9_5),
    .I0(n493_26),
    .I1(ff_sdr_ready) 
);
defparam ff_sdr_address_10_s3.INIT=4'hB;
  LUT4 n299_s1 (
    .F(n299_6),
    .I0(ff_main_timer[0]),
    .I1(ff_main_timer[1]),
    .I2(n315_4),
    .I3(ff_main_timer[2]) 
);
defparam n299_s1.INIT=16'h0E01;
  LUT4 n290_s1 (
    .F(n290_6),
    .I0(ff_main_timer[10]),
    .I1(ff_main_timer_12_8),
    .I2(n315_4),
    .I3(ff_main_timer[11]) 
);
defparam n290_s1.INIT=16'h0B04;
  LUT2 n813_s3 (
    .F(n813_6),
    .I0(ff_main_state[3]),
    .I1(ff_main_state[4]) 
);
defparam n813_s3.INIT=4'h4;
  LUT3 n514_s2 (
    .F(n514_5),
    .I0(ff_main_state[2]),
    .I1(ff_main_state[1]),
    .I2(n215_3) 
);
defparam n514_s2.INIT=8'h40;
  LUT3 n514_s3 (
    .F(n514_6),
    .I0(n514_7),
    .I1(ff_address[15]),
    .I2(n200_6) 
);
defparam n514_s3.INIT=8'hCA;
  LUT4 n552_s1 (
    .F(n552_4),
    .I0(ff_main_state[0]),
    .I1(ff_main_state[1]),
    .I2(ff_main_state[2]),
    .I3(n10_5) 
);
defparam n552_s1.INIT=16'h4000;
  LUT2 ff_main_timer_12_s3 (
    .F(ff_main_timer_12_7),
    .I0(ff_main_timer[12]),
    .I1(ff_main_timer[13]) 
);
defparam ff_main_timer_12_s3.INIT=4'h1;
  LUT4 ff_main_timer_12_s4 (
    .F(ff_main_timer_12_8),
    .I0(ff_main_timer[7]),
    .I1(ff_main_timer[8]),
    .I2(ff_main_timer[9]),
    .I3(n262_11) 
);
defparam ff_main_timer_12_s4.INIT=16'h0100;
  LUT4 ff_write_s4 (
    .F(ff_write_9),
    .I0(ff_main_state[0]),
    .I1(ff_main_state[1]),
    .I2(ff_main_state[2]),
    .I3(n813_6) 
);
defparam ff_write_s4.INIT=16'h4200;
  LUT4 n217_s9 (
    .F(n217_13),
    .I0(ff_main_timer_12_10),
    .I1(ff_do_main_state),
    .I2(ff_sdr_ready),
    .I3(n217_15) 
);
defparam n217_s9.INIT=16'hC500;
  LUT3 n217_s10 (
    .F(n217_14),
    .I0(n10_7),
    .I1(ff_main_state[1]),
    .I2(ff_write_9) 
);
defparam n217_s10.INIT=8'h07;
  LUT4 n220_s9 (
    .F(n220_13),
    .I0(ff_main_timer_12_10),
    .I1(ff_do_main_state),
    .I2(ff_sdr_ready),
    .I3(n220_14) 
);
defparam n220_s9.INIT=16'hC500;
  LUT3 n223_s8 (
    .F(n223_12),
    .I0(ff_main_timer_12_10),
    .I1(ff_do_main_state),
    .I2(ff_sdr_ready) 
);
defparam n223_s8.INIT=8'h3A;
  LUT3 n226_s9 (
    .F(n226_13),
    .I0(n10_3),
    .I1(n552_4),
    .I2(n315_4) 
);
defparam n226_s9.INIT=8'h01;
  LUT3 n414_s6 (
    .F(n414_11),
    .I0(ff_main_state[0]),
    .I1(ff_main_state[1]),
    .I2(n10_7) 
);
defparam n414_s6.INIT=8'h10;
  LUT2 n417_s6 (
    .F(n417_11),
    .I0(ff_address[1]),
    .I1(ff_address[0]) 
);
defparam n417_s6.INIT=4'h8;
  LUT2 n420_s6 (
    .F(n420_11),
    .I0(ff_address[0]),
    .I1(ff_address[1]) 
);
defparam n420_s6.INIT=4'h4;
  LUT2 n423_s6 (
    .F(n423_11),
    .I0(ff_address[1]),
    .I1(ff_address[0]) 
);
defparam n423_s6.INIT=4'h4;
  LUT2 n426_s6 (
    .F(n426_11),
    .I0(ff_address[1]),
    .I1(ff_address[0]) 
);
defparam n426_s6.INIT=4'h1;
  LUT4 n265_s5 (
    .F(n265_11),
    .I0(ff_main_timer[0]),
    .I1(ff_main_timer[1]),
    .I2(ff_main_timer[2]),
    .I3(ff_main_timer[3]) 
);
defparam n265_s5.INIT=16'h0001;
  LUT4 n262_s5 (
    .F(n262_11),
    .I0(ff_main_timer[4]),
    .I1(ff_main_timer[5]),
    .I2(ff_main_timer[6]),
    .I3(n265_11) 
);
defparam n262_s5.INIT=16'h0100;
  LUT3 n298_s2 (
    .F(n298_7),
    .I0(ff_main_timer[0]),
    .I1(ff_main_timer[1]),
    .I2(ff_main_timer[2]) 
);
defparam n298_s2.INIT=8'h01;
  LUT3 n292_s2 (
    .F(n292_7),
    .I0(ff_main_timer[7]),
    .I1(ff_main_timer[8]),
    .I2(n262_11) 
);
defparam n292_s2.INIT=8'h10;
  LUT4 n288_s2 (
    .F(n288_7),
    .I0(ff_main_timer[10]),
    .I1(ff_main_timer[11]),
    .I2(ff_main_timer[12]),
    .I3(ff_main_timer_12_8) 
);
defparam n288_s2.INIT=16'h0100;
  LUT2 n10_s2 (
    .F(n10_5),
    .I0(ff_main_state[4]),
    .I1(ff_main_state[3]) 
);
defparam n10_s2.INIT=4'h4;
  LUT3 n514_s4 (
    .F(n514_7),
    .I0(O_sdram_addr_d_5),
    .I1(ff_address[7]),
    .I2(n552_4) 
);
defparam n514_s4.INIT=8'hCA;
  LUT3 n217_s11 (
    .F(n217_15),
    .I0(ff_main_state[0]),
    .I1(ff_main_state[1]),
    .I2(ff_main_state[2]) 
);
defparam n217_s11.INIT=8'h80;
  LUT2 n220_s10 (
    .F(n220_14),
    .I0(ff_main_state[0]),
    .I1(ff_main_state[1]) 
);
defparam n220_s10.INIT=4'h8;
  LUT3 n10_s3 (
    .F(n10_7),
    .I0(ff_main_state[2]),
    .I1(ff_main_state[4]),
    .I2(ff_main_state[3]) 
);
defparam n10_s3.INIT=8'h10;
  LUT4 n500_s8 (
    .F(n500_14),
    .I0(ff_sdr_ready),
    .I1(ff_main_state[0]),
    .I2(ff_main_state[1]),
    .I3(n10_7) 
);
defparam n500_s8.INIT=16'h8000;
  LUT4 n229_s6 (
    .F(n229_11),
    .I0(ff_main_state[0]),
    .I1(ff_main_state[1]),
    .I2(n10_7),
    .I3(ff_write_9) 
);
defparam n229_s6.INIT=16'hFF80;
  LUT4 n493_s21 (
    .F(n493_26),
    .I0(ff_main_state[0]),
    .I1(ff_main_state[1]),
    .I2(n10_7),
    .I3(n552_4) 
);
defparam n493_s21.INIT=16'hFF80;
  LUT4 n497_s8 (
    .F(n497_15),
    .I0(ff_sdr_ready),
    .I1(ff_main_state[2]),
    .I2(ff_main_state[1]),
    .I3(n215_3) 
);
defparam n497_s8.INIT=16'h4555;
  LUT4 n328_s2 (
    .F(n328_6),
    .I0(ff_main_state[2]),
    .I1(ff_main_state[0]),
    .I2(ff_main_state[3]),
    .I3(ff_main_state[4]) 
);
defparam n328_s2.INIT=16'h0002;
  LUT4 n328_s3 (
    .F(n328_8),
    .I0(ff_main_state[1]),
    .I1(ff_main_state[2]),
    .I2(n215_3),
    .I3(n328_6) 
);
defparam n328_s3.INIT=16'hFF10;
  LUT3 n411_s6 (
    .F(n411_12),
    .I0(n334_3),
    .I1(ff_sdr_ready),
    .I2(n552_4) 
);
defparam n411_s6.INIT=8'h15;
  LUT3 n499_s6 (
    .F(n499_11),
    .I0(ff_address[9]),
    .I1(ff_sdr_ready),
    .I2(n552_4) 
);
defparam n499_s6.INIT=8'h80;
  LUT4 ff_main_timer_12_s5 (
    .F(ff_main_timer_12_10),
    .I0(ff_main_timer[10]),
    .I1(ff_main_timer[11]),
    .I2(ff_main_timer_12_8),
    .I3(ff_main_timer_12_7) 
);
defparam ff_main_timer_12_s5.INIT=16'hEFFF;
  LUT2 n54_s4 (
    .F(n54_11),
    .I0(w_sdram_write),
    .I1(n10_3) 
);
defparam n54_s4.INIT=4'h8;
  LUT3 ff_sdr_read_data_en_s5 (
    .F(ff_sdr_read_data_en_9),
    .I0(ff_wait),
    .I1(w_sdram_rdata_en),
    .I2(n813_5) 
);
defparam ff_sdr_read_data_en_s5.INIT=8'hF4;
  LUT4 n288_s4 (
    .F(n288_10),
    .I0(ff_main_timer_12_10),
    .I1(n288_7),
    .I2(n315_4),
    .I3(ff_main_timer[13]) 
);
defparam n288_s4.INIT=16'h0708;
  LUT2 ff_main_timer_13_s7 (
    .F(ff_main_timer_13_20),
    .I0(ff_main_timer_12_10),
    .I1(n315_4) 
);
defparam ff_main_timer_13_s7.INIT=4'hE;
  LUT4 n292_s4 (
    .F(n292_10),
    .I0(ff_main_timer_12_10),
    .I1(n292_7),
    .I2(n315_4),
    .I3(ff_main_timer[9]) 
);
defparam n292_s4.INIT=16'h0708;
  LUT4 n294_s3 (
    .F(n294_9),
    .I0(ff_main_timer_12_10),
    .I1(n262_11),
    .I2(n315_4),
    .I3(ff_main_timer[7]) 
);
defparam n294_s3.INIT=16'h0708;
  LUT4 n297_s3 (
    .F(n297_9),
    .I0(ff_main_timer_12_10),
    .I1(n265_11),
    .I2(n315_4),
    .I3(ff_main_timer[4]) 
);
defparam n297_s3.INIT=16'h0708;
  LUT4 n298_s4 (
    .F(n298_10),
    .I0(ff_main_timer_12_10),
    .I1(n298_7),
    .I2(n315_4),
    .I3(ff_main_timer[3]) 
);
defparam n298_s4.INIT=16'h0708;
  LUT4 n300_s3 (
    .F(n300_9),
    .I0(ff_main_timer[0]),
    .I1(ff_main_timer_12_10),
    .I2(n315_4),
    .I3(ff_main_timer[1]) 
);
defparam n300_s3.INIT=16'h0B04;
  LUT4 n54_s5 (
    .F(n54_13),
    .I0(n10_3),
    .I1(ff_write_9),
    .I2(ff_write),
    .I3(n54_11) 
);
defparam n54_s5.INIT=16'hFF10;
  LUT3 n260_s8 (
    .F(n260_17),
    .I0(ff_main_timer[10]),
    .I1(ff_main_timer_12_8),
    .I2(ff_main_timer_12_10) 
);
defparam n260_s8.INIT=8'h60;
  LUT4 n820_s6 (
    .F(n820_14),
    .I0(ff_sdr_read_data_en_9),
    .I1(w_sdram_rdata_en),
    .I2(ff_write),
    .I3(n813_5) 
);
defparam n820_s6.INIT=16'h4F44;
  DFFRE ff_wdata_7_s0 (
    .Q(ff_wdata[7]),
    .D(w_sdram_wdata[7]),
    .CLK(O_sdram_clk_d),
    .CE(n10_3),
    .RESET(n36_6) 
);
  DFFRE ff_wdata_6_s0 (
    .Q(ff_wdata[6]),
    .D(w_sdram_wdata[6]),
    .CLK(O_sdram_clk_d),
    .CE(n10_3),
    .RESET(n36_6) 
);
  DFFRE ff_wdata_5_s0 (
    .Q(ff_wdata[5]),
    .D(w_sdram_wdata[5]),
    .CLK(O_sdram_clk_d),
    .CE(n10_3),
    .RESET(n36_6) 
);
  DFFRE ff_wdata_4_s0 (
    .Q(ff_wdata[4]),
    .D(w_sdram_wdata[4]),
    .CLK(O_sdram_clk_d),
    .CE(n10_3),
    .RESET(n36_6) 
);
  DFFRE ff_wdata_3_s0 (
    .Q(ff_wdata[3]),
    .D(w_sdram_wdata[3]),
    .CLK(O_sdram_clk_d),
    .CE(n10_3),
    .RESET(n36_6) 
);
  DFFRE ff_wdata_2_s0 (
    .Q(ff_wdata[2]),
    .D(w_sdram_wdata[2]),
    .CLK(O_sdram_clk_d),
    .CE(n10_3),
    .RESET(n36_6) 
);
  DFFRE ff_wdata_1_s0 (
    .Q(ff_wdata[1]),
    .D(w_sdram_wdata[1]),
    .CLK(O_sdram_clk_d),
    .CE(n10_3),
    .RESET(n36_6) 
);
  DFFRE ff_wdata_0_s0 (
    .Q(ff_wdata[0]),
    .D(w_sdram_wdata[0]),
    .CLK(O_sdram_clk_d),
    .CE(n10_3),
    .RESET(n36_6) 
);
  DFFRE ff_address_16_s0 (
    .Q(ff_address[16]),
    .D(w_sdram_address[16]),
    .CLK(O_sdram_clk_d),
    .CE(n10_3),
    .RESET(n36_6) 
);
  DFFRE ff_address_15_s0 (
    .Q(ff_address[15]),
    .D(w_sdram_address[15]),
    .CLK(O_sdram_clk_d),
    .CE(n10_3),
    .RESET(n36_6) 
);
  DFFRE ff_address_14_s0 (
    .Q(ff_address[14]),
    .D(w_sdram_address[14]),
    .CLK(O_sdram_clk_d),
    .CE(n10_3),
    .RESET(n36_6) 
);
  DFFRE ff_address_13_s0 (
    .Q(ff_address[13]),
    .D(w_sdram_address[13]),
    .CLK(O_sdram_clk_d),
    .CE(n10_3),
    .RESET(n36_6) 
);
  DFFRE ff_address_12_s0 (
    .Q(ff_address[12]),
    .D(w_sdram_address[12]),
    .CLK(O_sdram_clk_d),
    .CE(n10_3),
    .RESET(n36_6) 
);
  DFFRE ff_address_11_s0 (
    .Q(ff_address[11]),
    .D(w_sdram_address[11]),
    .CLK(O_sdram_clk_d),
    .CE(n10_3),
    .RESET(n36_6) 
);
  DFFRE ff_address_10_s0 (
    .Q(ff_address[10]),
    .D(w_sdram_address[10]),
    .CLK(O_sdram_clk_d),
    .CE(n10_3),
    .RESET(n36_6) 
);
  DFFRE ff_address_9_s0 (
    .Q(ff_address[9]),
    .D(w_sdram_address[9]),
    .CLK(O_sdram_clk_d),
    .CE(n10_3),
    .RESET(n36_6) 
);
  DFFRE ff_address_8_s0 (
    .Q(ff_address[8]),
    .D(w_sdram_address[8]),
    .CLK(O_sdram_clk_d),
    .CE(n10_3),
    .RESET(n36_6) 
);
  DFFRE ff_address_7_s0 (
    .Q(ff_address[7]),
    .D(w_sdram_address[7]),
    .CLK(O_sdram_clk_d),
    .CE(n10_3),
    .RESET(n36_6) 
);
  DFFRE ff_address_6_s0 (
    .Q(ff_address[6]),
    .D(w_sdram_address[6]),
    .CLK(O_sdram_clk_d),
    .CE(n10_3),
    .RESET(n36_6) 
);
  DFFRE ff_address_5_s0 (
    .Q(ff_address[5]),
    .D(w_sdram_address[5]),
    .CLK(O_sdram_clk_d),
    .CE(n10_3),
    .RESET(n36_6) 
);
  DFFRE ff_address_4_s0 (
    .Q(ff_address[4]),
    .D(w_sdram_address[4]),
    .CLK(O_sdram_clk_d),
    .CE(n10_3),
    .RESET(n36_6) 
);
  DFFRE ff_address_3_s0 (
    .Q(ff_address[3]),
    .D(w_sdram_address[3]),
    .CLK(O_sdram_clk_d),
    .CE(n10_3),
    .RESET(n36_6) 
);
  DFFRE ff_address_2_s0 (
    .Q(ff_address[2]),
    .D(w_sdram_address[2]),
    .CLK(O_sdram_clk_d),
    .CE(n10_3),
    .RESET(n36_6) 
);
  DFFRE ff_address_1_s0 (
    .Q(ff_address[1]),
    .D(w_sdram_address[1]),
    .CLK(O_sdram_clk_d),
    .CE(n10_3),
    .RESET(n36_6) 
);
  DFFRE ff_address_0_s0 (
    .Q(ff_address[0]),
    .D(w_sdram_address[0]),
    .CLK(O_sdram_clk_d),
    .CE(n10_3),
    .RESET(n36_6) 
);
  DFFR ff_main_state_4_s0 (
    .Q(ff_main_state[4]),
    .D(n214_13),
    .CLK(O_sdram_clk_d),
    .RESET(n36_6) 
);
  DFFR ff_main_state_3_s0 (
    .Q(ff_main_state[3]),
    .D(n217_12),
    .CLK(O_sdram_clk_d),
    .RESET(n36_6) 
);
  DFFR ff_main_state_2_s0 (
    .Q(ff_main_state[2]),
    .D(n220_12),
    .CLK(O_sdram_clk_d),
    .RESET(n36_6) 
);
  DFFR ff_main_state_1_s0 (
    .Q(ff_main_state[1]),
    .D(n223_11),
    .CLK(O_sdram_clk_d),
    .RESET(n36_6) 
);
  DFFR ff_main_state_0_s0 (
    .Q(ff_main_state[0]),
    .D(n226_12),
    .CLK(O_sdram_clk_d),
    .RESET(n36_6) 
);
  DFFRE ff_sdr_ready_s0 (
    .Q(ff_sdr_ready),
    .D(VCC),
    .CLK(O_sdram_clk_d),
    .CE(n249_3),
    .RESET(n36_6) 
);
  DFFRE ff_main_timer_12_s0 (
    .Q(ff_main_timer[12]),
    .D(n258_10),
    .CLK(O_sdram_clk_d),
    .CE(ff_main_timer_12_10),
    .RESET(n315_4) 
);
  DFFRE ff_main_timer_8_s0 (
    .Q(ff_main_timer[8]),
    .D(n262_10),
    .CLK(O_sdram_clk_d),
    .CE(ff_main_timer_12_10),
    .RESET(n315_4) 
);
  DFFRE ff_main_timer_6_s0 (
    .Q(ff_main_timer[6]),
    .D(n264_10),
    .CLK(O_sdram_clk_d),
    .CE(ff_main_timer_12_10),
    .RESET(n315_4) 
);
  DFFRE ff_main_timer_5_s0 (
    .Q(ff_main_timer[5]),
    .D(n265_10),
    .CLK(O_sdram_clk_d),
    .CE(ff_main_timer_12_10),
    .RESET(n315_4) 
);
  DFFS ff_sdr_command_2_s0 (
    .Q(O_sdram_ras_n_d),
    .D(n409_6),
    .CLK(O_sdram_clk_d),
    .SET(n36_6) 
);
defparam ff_sdr_command_2_s0.INIT=1'b1;
  DFFS ff_sdr_command_1_s0 (
    .Q(O_sdram_cas_n_d),
    .D(n411_12),
    .CLK(O_sdram_clk_d),
    .SET(n36_6) 
);
defparam ff_sdr_command_1_s0.INIT=1'b1;
  DFFS ff_sdr_command_0_s0 (
    .Q(O_sdram_wen_n_d),
    .D(n414_10),
    .CLK(O_sdram_clk_d),
    .SET(n36_6) 
);
defparam ff_sdr_command_0_s0.INIT=1'b1;
  DFFR ff_sdr_address_5_s0 (
    .Q(O_sdram_addr_d_5),
    .D(n514_4),
    .CLK(O_sdram_clk_d),
    .RESET(n36_6) 
);
defparam ff_sdr_address_5_s0.INIT=1'b0;
  DFFR n649_s0 (
    .Q(n649_3),
    .D(ff_wdata[7]),
    .CLK(O_sdram_clk_d),
    .RESET(slot_wait_d_4) 
);
  DFFR n650_s0 (
    .Q(n650_3),
    .D(ff_wdata[6]),
    .CLK(O_sdram_clk_d),
    .RESET(slot_wait_d_4) 
);
  DFFR n651_s0 (
    .Q(n651_3),
    .D(ff_wdata[5]),
    .CLK(O_sdram_clk_d),
    .RESET(slot_wait_d_4) 
);
  DFFR n652_s0 (
    .Q(n652_3),
    .D(ff_wdata[4]),
    .CLK(O_sdram_clk_d),
    .RESET(slot_wait_d_4) 
);
  DFFR n653_s0 (
    .Q(n653_3),
    .D(ff_wdata[3]),
    .CLK(O_sdram_clk_d),
    .RESET(slot_wait_d_4) 
);
  DFFR n654_s0 (
    .Q(n654_3),
    .D(ff_wdata[2]),
    .CLK(O_sdram_clk_d),
    .RESET(slot_wait_d_4) 
);
  DFFR n655_s0 (
    .Q(n655_3),
    .D(ff_wdata[1]),
    .CLK(O_sdram_clk_d),
    .RESET(slot_wait_d_4) 
);
  DFFR n656_s0 (
    .Q(n656_3),
    .D(ff_wdata[0]),
    .CLK(O_sdram_clk_d),
    .RESET(slot_wait_d_4) 
);
  DFFR n683_s0 (
    .Q(n683_4),
    .D(n552_3),
    .CLK(O_sdram_clk_d),
    .RESET(n36_6) 
);
  DFFRE ff_sdr_read_data_31_s0 (
    .Q(w_sdram_rdata[31]),
    .D(IO_sdram_dq_in[31]),
    .CLK(O_sdram_clk_d),
    .CE(n813_5),
    .RESET(n36_6) 
);
  DFFRE ff_sdr_read_data_30_s0 (
    .Q(w_sdram_rdata[30]),
    .D(IO_sdram_dq_in[30]),
    .CLK(O_sdram_clk_d),
    .CE(n813_5),
    .RESET(n36_6) 
);
  DFFRE ff_sdr_read_data_29_s0 (
    .Q(w_sdram_rdata[29]),
    .D(IO_sdram_dq_in[29]),
    .CLK(O_sdram_clk_d),
    .CE(n813_5),
    .RESET(n36_6) 
);
  DFFRE ff_sdr_read_data_28_s0 (
    .Q(w_sdram_rdata[28]),
    .D(IO_sdram_dq_in[28]),
    .CLK(O_sdram_clk_d),
    .CE(n813_5),
    .RESET(n36_6) 
);
  DFFRE ff_sdr_read_data_27_s0 (
    .Q(w_sdram_rdata[27]),
    .D(IO_sdram_dq_in[27]),
    .CLK(O_sdram_clk_d),
    .CE(n813_5),
    .RESET(n36_6) 
);
  DFFRE ff_sdr_read_data_26_s0 (
    .Q(w_sdram_rdata[26]),
    .D(IO_sdram_dq_in[26]),
    .CLK(O_sdram_clk_d),
    .CE(n813_5),
    .RESET(n36_6) 
);
  DFFRE ff_sdr_read_data_25_s0 (
    .Q(w_sdram_rdata[25]),
    .D(IO_sdram_dq_in[25]),
    .CLK(O_sdram_clk_d),
    .CE(n813_5),
    .RESET(n36_6) 
);
  DFFRE ff_sdr_read_data_24_s0 (
    .Q(w_sdram_rdata[24]),
    .D(IO_sdram_dq_in[24]),
    .CLK(O_sdram_clk_d),
    .CE(n813_5),
    .RESET(n36_6) 
);
  DFFRE ff_sdr_read_data_23_s0 (
    .Q(w_sdram_rdata[23]),
    .D(IO_sdram_dq_in[23]),
    .CLK(O_sdram_clk_d),
    .CE(n813_5),
    .RESET(n36_6) 
);
  DFFRE ff_sdr_read_data_22_s0 (
    .Q(w_sdram_rdata[22]),
    .D(IO_sdram_dq_in[22]),
    .CLK(O_sdram_clk_d),
    .CE(n813_5),
    .RESET(n36_6) 
);
  DFFRE ff_sdr_read_data_21_s0 (
    .Q(w_sdram_rdata[21]),
    .D(IO_sdram_dq_in[21]),
    .CLK(O_sdram_clk_d),
    .CE(n813_5),
    .RESET(n36_6) 
);
  DFFRE ff_sdr_read_data_20_s0 (
    .Q(w_sdram_rdata[20]),
    .D(IO_sdram_dq_in[20]),
    .CLK(O_sdram_clk_d),
    .CE(n813_5),
    .RESET(n36_6) 
);
  DFFRE ff_sdr_read_data_19_s0 (
    .Q(w_sdram_rdata[19]),
    .D(IO_sdram_dq_in[19]),
    .CLK(O_sdram_clk_d),
    .CE(n813_5),
    .RESET(n36_6) 
);
  DFFRE ff_sdr_read_data_18_s0 (
    .Q(w_sdram_rdata[18]),
    .D(IO_sdram_dq_in[18]),
    .CLK(O_sdram_clk_d),
    .CE(n813_5),
    .RESET(n36_6) 
);
  DFFRE ff_sdr_read_data_17_s0 (
    .Q(w_sdram_rdata[17]),
    .D(IO_sdram_dq_in[17]),
    .CLK(O_sdram_clk_d),
    .CE(n813_5),
    .RESET(n36_6) 
);
  DFFRE ff_sdr_read_data_16_s0 (
    .Q(w_sdram_rdata[16]),
    .D(IO_sdram_dq_in[16]),
    .CLK(O_sdram_clk_d),
    .CE(n813_5),
    .RESET(n36_6) 
);
  DFFRE ff_sdr_read_data_15_s0 (
    .Q(w_sdram_rdata[15]),
    .D(IO_sdram_dq_in[15]),
    .CLK(O_sdram_clk_d),
    .CE(n813_5),
    .RESET(n36_6) 
);
  DFFRE ff_sdr_read_data_14_s0 (
    .Q(w_sdram_rdata[14]),
    .D(IO_sdram_dq_in[14]),
    .CLK(O_sdram_clk_d),
    .CE(n813_5),
    .RESET(n36_6) 
);
  DFFRE ff_sdr_read_data_13_s0 (
    .Q(w_sdram_rdata[13]),
    .D(IO_sdram_dq_in[13]),
    .CLK(O_sdram_clk_d),
    .CE(n813_5),
    .RESET(n36_6) 
);
  DFFRE ff_sdr_read_data_12_s0 (
    .Q(w_sdram_rdata[12]),
    .D(IO_sdram_dq_in[12]),
    .CLK(O_sdram_clk_d),
    .CE(n813_5),
    .RESET(n36_6) 
);
  DFFRE ff_sdr_read_data_11_s0 (
    .Q(w_sdram_rdata[11]),
    .D(IO_sdram_dq_in[11]),
    .CLK(O_sdram_clk_d),
    .CE(n813_5),
    .RESET(n36_6) 
);
  DFFRE ff_sdr_read_data_10_s0 (
    .Q(w_sdram_rdata[10]),
    .D(IO_sdram_dq_in[10]),
    .CLK(O_sdram_clk_d),
    .CE(n813_5),
    .RESET(n36_6) 
);
  DFFRE ff_sdr_read_data_9_s0 (
    .Q(w_sdram_rdata[9]),
    .D(IO_sdram_dq_in[9]),
    .CLK(O_sdram_clk_d),
    .CE(n813_5),
    .RESET(n36_6) 
);
  DFFRE ff_sdr_read_data_8_s0 (
    .Q(w_sdram_rdata[8]),
    .D(IO_sdram_dq_in[8]),
    .CLK(O_sdram_clk_d),
    .CE(n813_5),
    .RESET(n36_6) 
);
  DFFRE ff_sdr_read_data_7_s0 (
    .Q(w_sdram_rdata[7]),
    .D(IO_sdram_dq_in[7]),
    .CLK(O_sdram_clk_d),
    .CE(n813_5),
    .RESET(n36_6) 
);
  DFFRE ff_sdr_read_data_6_s0 (
    .Q(w_sdram_rdata[6]),
    .D(IO_sdram_dq_in[6]),
    .CLK(O_sdram_clk_d),
    .CE(n813_5),
    .RESET(n36_6) 
);
  DFFRE ff_sdr_read_data_5_s0 (
    .Q(w_sdram_rdata[5]),
    .D(IO_sdram_dq_in[5]),
    .CLK(O_sdram_clk_d),
    .CE(n813_5),
    .RESET(n36_6) 
);
  DFFRE ff_sdr_read_data_4_s0 (
    .Q(w_sdram_rdata[4]),
    .D(IO_sdram_dq_in[4]),
    .CLK(O_sdram_clk_d),
    .CE(n813_5),
    .RESET(n36_6) 
);
  DFFRE ff_sdr_read_data_3_s0 (
    .Q(w_sdram_rdata[3]),
    .D(IO_sdram_dq_in[3]),
    .CLK(O_sdram_clk_d),
    .CE(n813_5),
    .RESET(n36_6) 
);
  DFFRE ff_sdr_read_data_2_s0 (
    .Q(w_sdram_rdata[2]),
    .D(IO_sdram_dq_in[2]),
    .CLK(O_sdram_clk_d),
    .CE(n813_5),
    .RESET(n36_6) 
);
  DFFRE ff_sdr_read_data_1_s0 (
    .Q(w_sdram_rdata[1]),
    .D(IO_sdram_dq_in[1]),
    .CLK(O_sdram_clk_d),
    .CE(n813_5),
    .RESET(n36_6) 
);
  DFFRE ff_sdr_read_data_0_s0 (
    .Q(w_sdram_rdata[0]),
    .D(IO_sdram_dq_in[0]),
    .CLK(O_sdram_clk_d),
    .CE(n813_5),
    .RESET(n36_6) 
);
  DFFSE ff_sdr_dq_mask_0_s1 (
    .Q(O_sdram_dqm_d[0]),
    .D(n426_10),
    .CLK(O_sdram_clk_d),
    .CE(slot_reset_n_d),
    .SET(GND) 
);
defparam ff_sdr_dq_mask_0_s1.INIT=1'b1;
  DFFSE ff_sdr_dq_mask_1_s1 (
    .Q(O_sdram_dqm_d[1]),
    .D(n423_10),
    .CLK(O_sdram_clk_d),
    .CE(slot_reset_n_d),
    .SET(GND) 
);
defparam ff_sdr_dq_mask_1_s1.INIT=1'b1;
  DFFSE ff_sdr_dq_mask_2_s1 (
    .Q(O_sdram_dqm_d[2]),
    .D(n420_10),
    .CLK(O_sdram_clk_d),
    .CE(slot_reset_n_d),
    .SET(GND) 
);
defparam ff_sdr_dq_mask_2_s1.INIT=1'b1;
  DFFSE ff_sdr_dq_mask_3_s1 (
    .Q(O_sdram_dqm_d[3]),
    .D(n417_10),
    .CLK(O_sdram_clk_d),
    .CE(slot_reset_n_d),
    .SET(GND) 
);
defparam ff_sdr_dq_mask_3_s1.INIT=1'b1;
  DFFRE ff_wait_s1 (
    .Q(ff_wait),
    .D(n813_5),
    .CLK(O_sdram_clk_d),
    .CE(ff_wait_8),
    .RESET(n36_6) 
);
defparam ff_wait_s1.INIT=1'b0;
  DFFRE ff_do_main_state_s1 (
    .Q(ff_do_main_state),
    .D(n200_6),
    .CLK(O_sdram_clk_d),
    .CE(n229_11),
    .RESET(n36_6) 
);
defparam ff_do_main_state_s1.INIT=1'b0;
  DFFRE ff_sdr_address_7_s1 (
    .Q(O_sdram_addr_d_7),
    .D(n499_11),
    .CLK(O_sdram_clk_d),
    .CE(n493_26),
    .RESET(n1283_5) 
);
defparam ff_sdr_address_7_s1.INIT=1'b0;
  DFFRE ff_sdr_address_6_s1 (
    .Q(O_sdram_addr_d_6),
    .D(n500_11),
    .CLK(O_sdram_clk_d),
    .CE(n493_26),
    .RESET(n1283_5) 
);
defparam ff_sdr_address_6_s1.INIT=1'b0;
  DFFRE ff_sdr_address_4_s1 (
    .Q(O_sdram_addr_d_4),
    .D(n502_11),
    .CLK(O_sdram_clk_d),
    .CE(n493_26),
    .RESET(n1283_5) 
);
defparam ff_sdr_address_4_s1.INIT=1'b0;
  DFFRE ff_sdr_address_3_s1 (
    .Q(O_sdram_addr_d_3),
    .D(n503_11),
    .CLK(O_sdram_clk_d),
    .CE(n493_26),
    .RESET(n1283_5) 
);
defparam ff_sdr_address_3_s1.INIT=1'b0;
  DFFRE ff_sdr_address_2_s1 (
    .Q(O_sdram_addr_d_2),
    .D(n504_11),
    .CLK(O_sdram_clk_d),
    .CE(n493_26),
    .RESET(n1283_5) 
);
defparam ff_sdr_address_2_s1.INIT=1'b0;
  DFFRE ff_sdr_address_1_s1 (
    .Q(O_sdram_addr_d_1),
    .D(n505_11),
    .CLK(O_sdram_clk_d),
    .CE(n493_26),
    .RESET(n1283_5) 
);
defparam ff_sdr_address_1_s1.INIT=1'b0;
  DFFRE ff_sdr_address_0_s1 (
    .Q(O_sdram_addr_d_0),
    .D(n506_11),
    .CLK(O_sdram_clk_d),
    .CE(n493_26),
    .RESET(n1283_5) 
);
defparam ff_sdr_address_0_s1.INIT=1'b0;
  DFFS ff_main_timer_0_s2 (
    .Q(ff_main_timer[0]),
    .D(n337_11),
    .CLK(O_sdram_clk_d),
    .SET(n215_3) 
);
  DFFRE ff_sdr_address_10_s1 (
    .Q(O_sdram_addr_d_10),
    .D(n496_17),
    .CLK(O_sdram_clk_d),
    .CE(ff_sdr_address_9_5),
    .RESET(n36_6) 
);
defparam ff_sdr_address_10_s1.INIT=1'b0;
  DFFRE ff_sdr_address_9_s1 (
    .Q(O_sdram_addr_d_9),
    .D(n497_15),
    .CLK(O_sdram_clk_d),
    .CE(ff_sdr_address_9_5),
    .RESET(n36_6) 
);
defparam ff_sdr_address_9_s1.INIT=1'b0;
  DFFSE ff_main_timer_11_s3 (
    .Q(ff_main_timer[11]),
    .D(n290_6),
    .CLK(O_sdram_clk_d),
    .CE(ff_main_timer_13_20),
    .SET(n302_3) 
);
defparam ff_main_timer_11_s3.INIT=1'b1;
  DFFSE ff_main_timer_2_s3 (
    .Q(ff_main_timer[2]),
    .D(n299_6),
    .CLK(O_sdram_clk_d),
    .CE(ff_main_timer_13_20),
    .SET(n215_3) 
);
defparam ff_main_timer_2_s3.INIT=1'b1;
  DFFR ff_main_timer_10_s2 (
    .Q(ff_main_timer[10]),
    .D(n260_17),
    .CLK(O_sdram_clk_d),
    .RESET(n315_4) 
);
defparam ff_main_timer_10_s2.INIT=1'b0;
  DFFR ff_write_s5 (
    .Q(ff_write),
    .D(n54_13),
    .CLK(O_sdram_clk_d),
    .RESET(n36_6) 
);
defparam ff_write_s5.INIT=1'b0;
  DFFR ff_sdr_read_data_en_s4 (
    .Q(w_sdram_rdata_en),
    .D(n820_14),
    .CLK(O_sdram_clk_d),
    .RESET(n36_6) 
);
defparam ff_sdr_read_data_en_s4.INIT=1'b0;
  DFFS ff_main_timer_13_s6 (
    .Q(ff_main_timer[13]),
    .D(n288_10),
    .CLK(O_sdram_clk_d),
    .SET(n302_3) 
);
defparam ff_main_timer_13_s6.INIT=1'b1;
  DFFS ff_main_timer_9_s5 (
    .Q(ff_main_timer[9]),
    .D(n292_10),
    .CLK(O_sdram_clk_d),
    .SET(n302_3) 
);
defparam ff_main_timer_9_s5.INIT=1'b1;
  DFFS ff_main_timer_7_s5 (
    .Q(ff_main_timer[7]),
    .D(n294_9),
    .CLK(O_sdram_clk_d),
    .SET(n302_3) 
);
defparam ff_main_timer_7_s5.INIT=1'b1;
  DFFS ff_main_timer_4_s5 (
    .Q(ff_main_timer[4]),
    .D(n297_9),
    .CLK(O_sdram_clk_d),
    .SET(n302_3) 
);
defparam ff_main_timer_4_s5.INIT=1'b1;
  DFFS ff_main_timer_3_s5 (
    .Q(ff_main_timer[3]),
    .D(n298_10),
    .CLK(O_sdram_clk_d),
    .SET(n328_8) 
);
defparam ff_main_timer_3_s5.INIT=1'b1;
  DFFS ff_main_timer_1_s5 (
    .Q(ff_main_timer[1]),
    .D(n300_9),
    .CLK(O_sdram_clk_d),
    .SET(n334_3) 
);
defparam ff_main_timer_1_s5.INIT=1'b1;
  INV slot_wait_d_s0 (
    .O(slot_wait_d_4),
    .I(ff_sdr_ready) 
);
  VCC VCC_cZ (
    .V(VCC)
);
  GND GND_cZ (
    .G(GND)
);
endmodule /* ip_sdram */
module tangnano20k_vdp_cartridge (
  clk,
  clk14m,
  slot_reset_n,
  slot_iorq_n,
  slot_rd_n,
  slot_wr_n,
  slot_wait,
  slot_intr,
  slot_data_dir,
  slot_a,
  slot_d,
  busdir,
  oe_n,
  dipsw,
  ws2812_led,
  button,
  tmds_clk_p,
  tmds_clk_n,
  tmds_d_p,
  tmds_d_n,
  O_sdram_clk,
  O_sdram_cke,
  O_sdram_cs_n,
  O_sdram_ras_n,
  O_sdram_cas_n,
  O_sdram_wen_n,
  IO_sdram_dq,
  O_sdram_addr,
  O_sdram_ba,
  O_sdram_dqm
)
;
input clk;
input clk14m;
input slot_reset_n;
input slot_iorq_n;
input slot_rd_n;
input slot_wr_n;
output slot_wait;
output slot_intr;
output slot_data_dir;
input [7:0] slot_a;
inout [7:0] slot_d;
output busdir;
output oe_n;
input dipsw;
output ws2812_led;
input [1:0] button;
output tmds_clk_p;
output tmds_clk_n;
output [2:0] tmds_d_p;
output [2:0] tmds_d_n;
output O_sdram_clk;
output O_sdram_cke;
output O_sdram_cs_n;
output O_sdram_ras_n;
output O_sdram_cas_n;
output O_sdram_wen_n;
inout [31:0] IO_sdram_dq;
output [10:0] O_sdram_addr;
output [1:0] O_sdram_ba;
output [3:0] O_sdram_dqm;
wire clk14m_d;
wire slot_reset_n_d;
wire slot_iorq_n_d;
wire slot_rd_n_d;
wire slot_wr_n_d;
wire busdir_d;
wire busdir_d_5;
wire IO_sdram_dq_31_101;
wire clk215m;
wire pll_lock;
wire O_sdram_clk_d;
wire w_video_clk;
wire w_bus_valid;
wire w_iorq_rd;
wire w_bus_ioreq;
wire w_bus_write;
wire slot_data_dir_d_4;
wire w_bus_gpio_rdata_en;
wire w_led_wr;
wire ws2812_led_d;
wire w_sdram_write;
wire w_sdram_valid;
wire w_vdp_enable;
wire p_vdp_r_5_4;
wire w_bus_vdp_rdata_en;
wire w_video_hs;
wire w_video_de;
wire w_video_vs;
wire n36_6;
wire ff_sdr_ready;
wire O_sdram_ras_n_d;
wire O_sdram_cas_n_d;
wire O_sdram_wen_n_d;
wire n649_3;
wire n650_3;
wire n651_3;
wire n652_3;
wire n653_3;
wire n654_3;
wire n655_3;
wire n656_3;
wire n683_4;
wire w_sdram_rdata_en;
wire slot_wait_d_4;
wire [7:0] slot_a_d;
wire [7:0] slot_d_in;
wire [31:0] IO_sdram_dq_in;
wire [7:0] w_bus_rdata;
wire [7:0] w_bus_address;
wire [7:0] w_bus_wdata;
wire [7:0] ff_rdata;
wire [7:0] w_led_red;
wire [7:0] w_led_green;
wire [7:0] w_led_blue;
wire [7:0] w_bus_gpio_rdata;
wire [16:0] w_sdram_address;
wire [7:0] w_sdram_wdata;
wire [10:1] w_vdp_hcounter;
wire [1:0] w_vdp_vcounter;
wire [5:0] w_video_r_vdp;
wire [5:0] w_video_g_vdp;
wire [5:0] w_video_b_vdp;
wire [7:0] w_video_r;
wire [7:0] w_video_g;
wire [7:0] w_video_b;
wire [10:0] O_sdram_addr_d;
wire [31:0] w_sdram_rdata;
wire [3:0] O_sdram_dqm_d;
wire VCC;
wire GND;
  IBUF clk14m_ibuf (
    .O(clk14m_d),
    .I(clk14m) 
);
  IBUF slot_reset_n_ibuf (
    .O(slot_reset_n_d),
    .I(slot_reset_n) 
);
  IBUF slot_iorq_n_ibuf (
    .O(slot_iorq_n_d),
    .I(slot_iorq_n) 
);
  IBUF slot_rd_n_ibuf (
    .O(slot_rd_n_d),
    .I(slot_rd_n) 
);
  IBUF slot_wr_n_ibuf (
    .O(slot_wr_n_d),
    .I(slot_wr_n) 
);
  IBUF slot_a_0_ibuf (
    .O(slot_a_d[0]),
    .I(slot_a[0]) 
);
  IBUF slot_a_1_ibuf (
    .O(slot_a_d[1]),
    .I(slot_a[1]) 
);
  IBUF slot_a_2_ibuf (
    .O(slot_a_d[2]),
    .I(slot_a[2]) 
);
  IBUF slot_a_3_ibuf (
    .O(slot_a_d[3]),
    .I(slot_a[3]) 
);
  IBUF slot_a_4_ibuf (
    .O(slot_a_d[4]),
    .I(slot_a[4]) 
);
  IBUF slot_a_5_ibuf (
    .O(slot_a_d[5]),
    .I(slot_a[5]) 
);
  IBUF slot_a_6_ibuf (
    .O(slot_a_d[6]),
    .I(slot_a[6]) 
);
  IBUF slot_a_7_ibuf (
    .O(slot_a_d[7]),
    .I(slot_a[7]) 
);
  IOBUF slot_d_0_iobuf (
    .O(slot_d_in[0]),
    .IO(slot_d[0]),
    .I(ff_rdata[0]),
    .OEN(w_bus_write) 
);
  IOBUF slot_d_1_iobuf (
    .O(slot_d_in[1]),
    .IO(slot_d[1]),
    .I(ff_rdata[1]),
    .OEN(w_bus_write) 
);
  IOBUF slot_d_2_iobuf (
    .O(slot_d_in[2]),
    .IO(slot_d[2]),
    .I(ff_rdata[2]),
    .OEN(w_bus_write) 
);
  IOBUF slot_d_3_iobuf (
    .O(slot_d_in[3]),
    .IO(slot_d[3]),
    .I(ff_rdata[3]),
    .OEN(w_bus_write) 
);
  IOBUF slot_d_4_iobuf (
    .O(slot_d_in[4]),
    .IO(slot_d[4]),
    .I(ff_rdata[4]),
    .OEN(w_bus_write) 
);
  IOBUF slot_d_5_iobuf (
    .O(slot_d_in[5]),
    .IO(slot_d[5]),
    .I(ff_rdata[5]),
    .OEN(w_bus_write) 
);
  IOBUF slot_d_6_iobuf (
    .O(slot_d_in[6]),
    .IO(slot_d[6]),
    .I(ff_rdata[6]),
    .OEN(w_bus_write) 
);
  IOBUF slot_d_7_iobuf (
    .O(slot_d_in[7]),
    .IO(slot_d[7]),
    .I(ff_rdata[7]),
    .OEN(w_bus_write) 
);
  IOBUF IO_sdram_dq_0_iobuf (
    .O(IO_sdram_dq_in[0]),
    .IO(IO_sdram_dq[0]),
    .I(n656_3),
    .OEN(IO_sdram_dq_31_101) 
);
  IOBUF IO_sdram_dq_1_iobuf (
    .O(IO_sdram_dq_in[1]),
    .IO(IO_sdram_dq[1]),
    .I(n655_3),
    .OEN(IO_sdram_dq_31_101) 
);
  IOBUF IO_sdram_dq_2_iobuf (
    .O(IO_sdram_dq_in[2]),
    .IO(IO_sdram_dq[2]),
    .I(n654_3),
    .OEN(IO_sdram_dq_31_101) 
);
  IOBUF IO_sdram_dq_3_iobuf (
    .O(IO_sdram_dq_in[3]),
    .IO(IO_sdram_dq[3]),
    .I(n653_3),
    .OEN(IO_sdram_dq_31_101) 
);
  IOBUF IO_sdram_dq_4_iobuf (
    .O(IO_sdram_dq_in[4]),
    .IO(IO_sdram_dq[4]),
    .I(n652_3),
    .OEN(IO_sdram_dq_31_101) 
);
  IOBUF IO_sdram_dq_5_iobuf (
    .O(IO_sdram_dq_in[5]),
    .IO(IO_sdram_dq[5]),
    .I(n651_3),
    .OEN(IO_sdram_dq_31_101) 
);
  IOBUF IO_sdram_dq_6_iobuf (
    .O(IO_sdram_dq_in[6]),
    .IO(IO_sdram_dq[6]),
    .I(n650_3),
    .OEN(IO_sdram_dq_31_101) 
);
  IOBUF IO_sdram_dq_7_iobuf (
    .O(IO_sdram_dq_in[7]),
    .IO(IO_sdram_dq[7]),
    .I(n649_3),
    .OEN(IO_sdram_dq_31_101) 
);
  IOBUF IO_sdram_dq_8_iobuf (
    .O(IO_sdram_dq_in[8]),
    .IO(IO_sdram_dq[8]),
    .I(n656_3),
    .OEN(IO_sdram_dq_31_101) 
);
  IOBUF IO_sdram_dq_9_iobuf (
    .O(IO_sdram_dq_in[9]),
    .IO(IO_sdram_dq[9]),
    .I(n655_3),
    .OEN(IO_sdram_dq_31_101) 
);
  IOBUF IO_sdram_dq_10_iobuf (
    .O(IO_sdram_dq_in[10]),
    .IO(IO_sdram_dq[10]),
    .I(n654_3),
    .OEN(IO_sdram_dq_31_101) 
);
  IOBUF IO_sdram_dq_11_iobuf (
    .O(IO_sdram_dq_in[11]),
    .IO(IO_sdram_dq[11]),
    .I(n653_3),
    .OEN(IO_sdram_dq_31_101) 
);
  IOBUF IO_sdram_dq_12_iobuf (
    .O(IO_sdram_dq_in[12]),
    .IO(IO_sdram_dq[12]),
    .I(n652_3),
    .OEN(IO_sdram_dq_31_101) 
);
  IOBUF IO_sdram_dq_13_iobuf (
    .O(IO_sdram_dq_in[13]),
    .IO(IO_sdram_dq[13]),
    .I(n651_3),
    .OEN(IO_sdram_dq_31_101) 
);
  IOBUF IO_sdram_dq_14_iobuf (
    .O(IO_sdram_dq_in[14]),
    .IO(IO_sdram_dq[14]),
    .I(n650_3),
    .OEN(IO_sdram_dq_31_101) 
);
  IOBUF IO_sdram_dq_15_iobuf (
    .O(IO_sdram_dq_in[15]),
    .IO(IO_sdram_dq[15]),
    .I(n649_3),
    .OEN(IO_sdram_dq_31_101) 
);
  IOBUF IO_sdram_dq_16_iobuf (
    .O(IO_sdram_dq_in[16]),
    .IO(IO_sdram_dq[16]),
    .I(n656_3),
    .OEN(IO_sdram_dq_31_101) 
);
  IOBUF IO_sdram_dq_17_iobuf (
    .O(IO_sdram_dq_in[17]),
    .IO(IO_sdram_dq[17]),
    .I(n655_3),
    .OEN(IO_sdram_dq_31_101) 
);
  IOBUF IO_sdram_dq_18_iobuf (
    .O(IO_sdram_dq_in[18]),
    .IO(IO_sdram_dq[18]),
    .I(n654_3),
    .OEN(IO_sdram_dq_31_101) 
);
  IOBUF IO_sdram_dq_19_iobuf (
    .O(IO_sdram_dq_in[19]),
    .IO(IO_sdram_dq[19]),
    .I(n653_3),
    .OEN(IO_sdram_dq_31_101) 
);
  IOBUF IO_sdram_dq_20_iobuf (
    .O(IO_sdram_dq_in[20]),
    .IO(IO_sdram_dq[20]),
    .I(n652_3),
    .OEN(IO_sdram_dq_31_101) 
);
  IOBUF IO_sdram_dq_21_iobuf (
    .O(IO_sdram_dq_in[21]),
    .IO(IO_sdram_dq[21]),
    .I(n651_3),
    .OEN(IO_sdram_dq_31_101) 
);
  IOBUF IO_sdram_dq_22_iobuf (
    .O(IO_sdram_dq_in[22]),
    .IO(IO_sdram_dq[22]),
    .I(n650_3),
    .OEN(IO_sdram_dq_31_101) 
);
  IOBUF IO_sdram_dq_23_iobuf (
    .O(IO_sdram_dq_in[23]),
    .IO(IO_sdram_dq[23]),
    .I(n649_3),
    .OEN(IO_sdram_dq_31_101) 
);
  IOBUF IO_sdram_dq_24_iobuf (
    .O(IO_sdram_dq_in[24]),
    .IO(IO_sdram_dq[24]),
    .I(n656_3),
    .OEN(IO_sdram_dq_31_101) 
);
  IOBUF IO_sdram_dq_25_iobuf (
    .O(IO_sdram_dq_in[25]),
    .IO(IO_sdram_dq[25]),
    .I(n655_3),
    .OEN(IO_sdram_dq_31_101) 
);
  IOBUF IO_sdram_dq_26_iobuf (
    .O(IO_sdram_dq_in[26]),
    .IO(IO_sdram_dq[26]),
    .I(n654_3),
    .OEN(IO_sdram_dq_31_101) 
);
  IOBUF IO_sdram_dq_27_iobuf (
    .O(IO_sdram_dq_in[27]),
    .IO(IO_sdram_dq[27]),
    .I(n653_3),
    .OEN(IO_sdram_dq_31_101) 
);
  IOBUF IO_sdram_dq_28_iobuf (
    .O(IO_sdram_dq_in[28]),
    .IO(IO_sdram_dq[28]),
    .I(n652_3),
    .OEN(IO_sdram_dq_31_101) 
);
  IOBUF IO_sdram_dq_29_iobuf (
    .O(IO_sdram_dq_in[29]),
    .IO(IO_sdram_dq[29]),
    .I(n651_3),
    .OEN(IO_sdram_dq_31_101) 
);
  IOBUF IO_sdram_dq_30_iobuf (
    .O(IO_sdram_dq_in[30]),
    .IO(IO_sdram_dq[30]),
    .I(n650_3),
    .OEN(IO_sdram_dq_31_101) 
);
  IOBUF IO_sdram_dq_31_iobuf (
    .O(IO_sdram_dq_in[31]),
    .IO(IO_sdram_dq[31]),
    .I(n649_3),
    .OEN(IO_sdram_dq_31_101) 
);
  OBUF slot_wait_obuf (
    .O(slot_wait),
    .I(slot_wait_d_4) 
);
  OBUF slot_intr_obuf (
    .O(slot_intr),
    .I(GND) 
);
  OBUF slot_data_dir_obuf (
    .O(slot_data_dir),
    .I(slot_data_dir_d_4) 
);
  OBUF busdir_obuf (
    .O(busdir),
    .I(busdir_d) 
);
  OBUF oe_n_obuf (
    .O(oe_n),
    .I(GND) 
);
  OBUF ws2812_led_obuf (
    .O(ws2812_led),
    .I(ws2812_led_d) 
);
  OBUF O_sdram_clk_obuf (
    .O(O_sdram_clk),
    .I(O_sdram_clk_d) 
);
  OBUF O_sdram_cke_obuf (
    .O(O_sdram_cke),
    .I(VCC) 
);
  OBUF O_sdram_cs_n_obuf (
    .O(O_sdram_cs_n),
    .I(GND) 
);
  OBUF O_sdram_ras_n_obuf (
    .O(O_sdram_ras_n),
    .I(O_sdram_ras_n_d) 
);
  OBUF O_sdram_cas_n_obuf (
    .O(O_sdram_cas_n),
    .I(O_sdram_cas_n_d) 
);
  OBUF O_sdram_wen_n_obuf (
    .O(O_sdram_wen_n),
    .I(O_sdram_wen_n_d) 
);
  OBUF O_sdram_addr_0_obuf (
    .O(O_sdram_addr[0]),
    .I(O_sdram_addr_d[0]) 
);
  OBUF O_sdram_addr_1_obuf (
    .O(O_sdram_addr[1]),
    .I(O_sdram_addr_d[1]) 
);
  OBUF O_sdram_addr_2_obuf (
    .O(O_sdram_addr[2]),
    .I(O_sdram_addr_d[2]) 
);
  OBUF O_sdram_addr_3_obuf (
    .O(O_sdram_addr[3]),
    .I(O_sdram_addr_d[3]) 
);
  OBUF O_sdram_addr_4_obuf (
    .O(O_sdram_addr[4]),
    .I(O_sdram_addr_d[4]) 
);
  OBUF O_sdram_addr_5_obuf (
    .O(O_sdram_addr[5]),
    .I(O_sdram_addr_d[5]) 
);
  OBUF O_sdram_addr_6_obuf (
    .O(O_sdram_addr[6]),
    .I(O_sdram_addr_d[6]) 
);
  OBUF O_sdram_addr_7_obuf (
    .O(O_sdram_addr[7]),
    .I(O_sdram_addr_d[7]) 
);
  OBUF O_sdram_addr_8_obuf (
    .O(O_sdram_addr[8]),
    .I(GND) 
);
  OBUF O_sdram_addr_9_obuf (
    .O(O_sdram_addr[9]),
    .I(O_sdram_addr_d[9]) 
);
  OBUF O_sdram_addr_10_obuf (
    .O(O_sdram_addr[10]),
    .I(O_sdram_addr_d[10]) 
);
  OBUF O_sdram_ba_0_obuf (
    .O(O_sdram_ba[0]),
    .I(GND) 
);
  OBUF O_sdram_ba_1_obuf (
    .O(O_sdram_ba[1]),
    .I(GND) 
);
  OBUF O_sdram_dqm_0_obuf (
    .O(O_sdram_dqm[0]),
    .I(O_sdram_dqm_d[0]) 
);
  OBUF O_sdram_dqm_1_obuf (
    .O(O_sdram_dqm[1]),
    .I(O_sdram_dqm_d[1]) 
);
  OBUF O_sdram_dqm_2_obuf (
    .O(O_sdram_dqm[2]),
    .I(O_sdram_dqm_d[2]) 
);
  OBUF O_sdram_dqm_3_obuf (
    .O(O_sdram_dqm[3]),
    .I(O_sdram_dqm_d[3]) 
);
  LUT4 busdir_d_s (
    .F(busdir_d),
    .I0(slot_a_d[2]),
    .I1(slot_a_d[3]),
    .I2(busdir_d_5),
    .I3(w_iorq_rd) 
);
defparam busdir_d_s.INIT=16'h1000;
  LUT3 w_bus_rdata_0_s3 (
    .F(w_bus_rdata[0]),
    .I0(w_bus_gpio_rdata_en),
    .I1(w_bus_vdp_rdata_en),
    .I2(w_bus_gpio_rdata[0]) 
);
defparam w_bus_rdata_0_s3.INIT=8'hF1;
  LUT3 w_bus_rdata_1_s3 (
    .F(w_bus_rdata[1]),
    .I0(w_bus_gpio_rdata_en),
    .I1(w_bus_vdp_rdata_en),
    .I2(w_bus_gpio_rdata[1]) 
);
defparam w_bus_rdata_1_s3.INIT=8'hF1;
  LUT3 w_bus_rdata_2_s3 (
    .F(w_bus_rdata[2]),
    .I0(w_bus_gpio_rdata_en),
    .I1(w_bus_vdp_rdata_en),
    .I2(w_bus_gpio_rdata[2]) 
);
defparam w_bus_rdata_2_s3.INIT=8'hF1;
  LUT3 w_bus_rdata_3_s3 (
    .F(w_bus_rdata[3]),
    .I0(w_bus_gpio_rdata_en),
    .I1(w_bus_vdp_rdata_en),
    .I2(w_bus_gpio_rdata[3]) 
);
defparam w_bus_rdata_3_s3.INIT=8'hF1;
  LUT3 w_bus_rdata_4_s3 (
    .F(w_bus_rdata[4]),
    .I0(w_bus_gpio_rdata_en),
    .I1(w_bus_vdp_rdata_en),
    .I2(w_bus_gpio_rdata[4]) 
);
defparam w_bus_rdata_4_s3.INIT=8'hF1;
  LUT3 w_bus_rdata_5_s3 (
    .F(w_bus_rdata[5]),
    .I0(w_bus_gpio_rdata_en),
    .I1(w_bus_vdp_rdata_en),
    .I2(w_bus_gpio_rdata[5]) 
);
defparam w_bus_rdata_5_s3.INIT=8'hF1;
  LUT3 w_bus_rdata_6_s3 (
    .F(w_bus_rdata[6]),
    .I0(w_bus_gpio_rdata_en),
    .I1(w_bus_vdp_rdata_en),
    .I2(w_bus_gpio_rdata[6]) 
);
defparam w_bus_rdata_6_s3.INIT=8'hF1;
  LUT3 w_bus_rdata_7_s3 (
    .F(w_bus_rdata[7]),
    .I0(w_bus_gpio_rdata_en),
    .I1(w_bus_vdp_rdata_en),
    .I2(w_bus_gpio_rdata[7]) 
);
defparam w_bus_rdata_7_s3.INIT=8'hF1;
  LUT4 busdir_d_s0 (
    .F(busdir_d_5),
    .I0(slot_a_d[5]),
    .I1(slot_a_d[6]),
    .I2(slot_a_d[7]),
    .I3(slot_a_d[4]) 
);
defparam busdir_d_s0.INIT=16'h0100;
  INV IO_sdram_dq_31_s66 (
    .O(IO_sdram_dq_31_101),
    .I(n683_4) 
);
  Gowin_rPLL u_pll (
    .clk14m_d(clk14m_d),
    .clk215m(clk215m),
    .pll_lock(pll_lock)
);
  Gowin_rPLL2 u_pll2 (
    .clk14m_d(clk14m_d),
    .O_sdram_clk_d(O_sdram_clk_d)
);
  Gowin_CLKDIV u_clkdiv (
    .clk215m(clk215m),
    .pll_lock(pll_lock),
    .w_video_clk(w_video_clk)
);
  msx_slot u_msx_slot (
    .w_video_clk(w_video_clk),
    .n36_6(n36_6),
    .w_bus_gpio_rdata_en(w_bus_gpio_rdata_en),
    .slot_iorq_n_d(slot_iorq_n_d),
    .slot_wr_n_d(slot_wr_n_d),
    .slot_rd_n_d(slot_rd_n_d),
    .slot_a_d(slot_a_d[7:0]),
    .slot_d_in(slot_d_in[7:0]),
    .w_bus_rdata(w_bus_rdata[7:0]),
    .w_bus_valid(w_bus_valid),
    .w_iorq_rd(w_iorq_rd),
    .w_bus_ioreq(w_bus_ioreq),
    .w_bus_write(w_bus_write),
    .slot_data_dir_d_4(slot_data_dir_d_4),
    .w_bus_address(w_bus_address[7:0]),
    .w_bus_wdata(w_bus_wdata[7:0]),
    .ff_rdata(ff_rdata[7:0])
);
  ip_gpio u_gpio (
    .w_video_clk(w_video_clk),
    .n36_6(n36_6),
    .w_bus_ioreq(w_bus_ioreq),
    .w_bus_write(w_bus_write),
    .w_bus_valid(w_bus_valid),
    .w_bus_wdata(w_bus_wdata[7:0]),
    .w_bus_address(w_bus_address[7:0]),
    .w_bus_gpio_rdata_en(w_bus_gpio_rdata_en),
    .w_led_wr(w_led_wr),
    .w_led_red(w_led_red[7:0]),
    .w_led_green(w_led_green[7:0]),
    .w_led_blue(w_led_blue[7:0]),
    .w_bus_gpio_rdata(w_bus_gpio_rdata[7:0])
);
  ip_ws2812_led u_fullcolor_led (
    .w_video_clk(w_video_clk),
    .n36_6(n36_6),
    .w_led_wr(w_led_wr),
    .w_led_blue(w_led_blue[7:0]),
    .w_led_red(w_led_red[7:0]),
    .w_led_green(w_led_green[7:0]),
    .ws2812_led_d(ws2812_led_d)
);
  vdp_inst u_v9958 (
    .w_video_clk(w_video_clk),
    .n36_6(n36_6),
    .w_sdram_rdata_en(w_sdram_rdata_en),
    .ff_sdr_ready(ff_sdr_ready),
    .slot_reset_n_d(slot_reset_n_d),
    .w_bus_write(w_bus_write),
    .w_bus_valid(w_bus_valid),
    .w_sdram_rdata(w_sdram_rdata[31:0]),
    .w_bus_address_0(w_bus_address[0]),
    .w_bus_address_1(w_bus_address[1]),
    .w_bus_address_2(w_bus_address[2]),
    .w_bus_address_3(w_bus_address[3]),
    .w_bus_address_5(w_bus_address[5]),
    .w_bus_address_6(w_bus_address[6]),
    .w_bus_address_7(w_bus_address[7]),
    .w_bus_wdata(w_bus_wdata[7:0]),
    .w_sdram_write(w_sdram_write),
    .w_sdram_valid(w_sdram_valid),
    .w_vdp_enable(w_vdp_enable),
    .p_vdp_r_5_4(p_vdp_r_5_4),
    .w_bus_vdp_rdata_en(w_bus_vdp_rdata_en),
    .w_sdram_address(w_sdram_address[16:0]),
    .w_sdram_wdata(w_sdram_wdata[7:0]),
    .w_vdp_hcounter(w_vdp_hcounter[10:1]),
    .w_vdp_vcounter(w_vdp_vcounter[1:0]),
    .w_video_r_vdp(w_video_r_vdp[5:0]),
    .w_video_g_vdp(w_video_g_vdp[5:0]),
    .w_video_b_vdp(w_video_b_vdp[5:0])
);
  video_out u_video_out (
    .w_video_clk(w_video_clk),
    .n36_6(n36_6),
    .slot_reset_n_d(slot_reset_n_d),
    .p_vdp_r_5_4(p_vdp_r_5_4),
    .w_vdp_enable(w_vdp_enable),
    .w_vdp_hcounter(w_vdp_hcounter[10:1]),
    .w_vdp_vcounter(w_vdp_vcounter[1:0]),
    .w_video_r_vdp(w_video_r_vdp[5:0]),
    .w_video_g_vdp(w_video_g_vdp[5:0]),
    .w_video_b_vdp(w_video_b_vdp[5:0]),
    .w_video_hs(w_video_hs),
    .w_video_de(w_video_de),
    .w_video_vs(w_video_vs),
    .w_video_r(w_video_r[7:0]),
    .w_video_g(w_video_g[7:0]),
    .w_video_b(w_video_b[7:0])
);
  DVI_TX_Top u_dvi (
    .w_video_clk(w_video_clk),
    .clk215m(clk215m),
    .slot_reset_n_d(slot_reset_n_d),
    .w_video_de(w_video_de),
    .w_video_vs(w_video_vs),
    .w_video_hs(w_video_hs),
    .w_video_r(w_video_r[7:0]),
    .w_video_g(w_video_g[7:0]),
    .w_video_b(w_video_b[7:0]),
    .tmds_clk_p(tmds_clk_p),
    .tmds_clk_n(tmds_clk_n),
    .n36_6(n36_6),
    .tmds_d_p(tmds_d_p[2:0]),
    .tmds_d_n(tmds_d_n[2:0])
);
  ip_sdram u_sdram (
    .O_sdram_clk_d(O_sdram_clk_d),
    .n36_6(n36_6),
    .slot_reset_n_d(slot_reset_n_d),
    .w_sdram_valid(w_sdram_valid),
    .w_sdram_write(w_sdram_write),
    .w_sdram_wdata(w_sdram_wdata[7:0]),
    .w_sdram_address(w_sdram_address[16:0]),
    .IO_sdram_dq_in(IO_sdram_dq_in[31:0]),
    .ff_sdr_ready(ff_sdr_ready),
    .O_sdram_ras_n_d(O_sdram_ras_n_d),
    .O_sdram_cas_n_d(O_sdram_cas_n_d),
    .O_sdram_wen_n_d(O_sdram_wen_n_d),
    .n649_3(n649_3),
    .n650_3(n650_3),
    .n651_3(n651_3),
    .n652_3(n652_3),
    .n653_3(n653_3),
    .n654_3(n654_3),
    .n655_3(n655_3),
    .n656_3(n656_3),
    .n683_4(n683_4),
    .w_sdram_rdata_en(w_sdram_rdata_en),
    .slot_wait_d_4(slot_wait_d_4),
    .O_sdram_addr_d_0(O_sdram_addr_d[0]),
    .O_sdram_addr_d_1(O_sdram_addr_d[1]),
    .O_sdram_addr_d_2(O_sdram_addr_d[2]),
    .O_sdram_addr_d_3(O_sdram_addr_d[3]),
    .O_sdram_addr_d_4(O_sdram_addr_d[4]),
    .O_sdram_addr_d_5(O_sdram_addr_d[5]),
    .O_sdram_addr_d_6(O_sdram_addr_d[6]),
    .O_sdram_addr_d_7(O_sdram_addr_d[7]),
    .O_sdram_addr_d_9(O_sdram_addr_d[9]),
    .O_sdram_addr_d_10(O_sdram_addr_d[10]),
    .w_sdram_rdata(w_sdram_rdata[31:0]),
    .O_sdram_dqm_d(O_sdram_dqm_d[3:0])
);
  VCC VCC_cZ (
    .V(VCC)
);
  GND GND_cZ (
    .G(GND)
);
  GSR GSR (
    .GSRI(VCC) 
);
endmodule /* tangnano20k_vdp_cartridge */
