<html><head><link type='text/css' href='style.css' rel='stylesheet'></head><body class='pgBgnd'>
<h3 align='center'>Equations</h3>
<table width='90%' align='center' border='1' cellpadding='0' cellspacing='0'>
<tr><td>
</td></tr><tr><td>
********** Mapped Logic **********
</td></tr><tr><td>
</td></tr><tr><td>
A_Enable(0) <= '0';
</td></tr><tr><td>
</td></tr><tr><td>
A_Enable(1) <= '0';
</td></tr><tr><td>
</td></tr><tr><td>
BERR <= '1';
</td></tr><tr><td>
</td></tr><tr><td>
BGACK <= '1';
</td></tr><tr><td>
</td></tr><tr><td>
BR <= '1';
</td></tr><tr><td>
FTCPE_CLOCK_COUNTER0: FTCPE port map (CLOCK_COUNTER(0),'1',CPU_Clock,'0','0');
</td></tr><tr><td>
FTCPE_CLOCK_COUNTER1: FTCPE port map (CLOCK_COUNTER(1),CLOCK_COUNTER(0).LFBK,CPU_Clock,'0','0');
</td></tr><tr><td>
FTCPE_CLOCK_COUNTER2: FTCPE port map (CLOCK_COUNTER(2),CLOCK_COUNTER_T(2),CPU_Clock,'0','0');
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;CLOCK_COUNTER_T(2) <= (CLOCK_COUNTER(0).LFBK AND CLOCK_COUNTER(1).LFBK);
</td></tr><tr><td>
FTCPE_CLOCK_COUNTER3: FTCPE port map (CLOCK_COUNTER(3),CLOCK_COUNTER_T(3),CPU_Clock,'0','0');
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;CLOCK_COUNTER_T(3) <= (CLOCK_COUNTER(0).LFBK AND CLOCK_COUNTER(1).LFBK AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	CLOCK_COUNTER(2).LFBK);
</td></tr><tr><td>
FTCPE_CLOCK_COUNTER4: FTCPE port map (CLOCK_COUNTER(4),CLOCK_COUNTER_T(4),CPU_Clock,'0','0');
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;CLOCK_COUNTER_T(4) <= (CLOCK_COUNTER(0) AND CLOCK_COUNTER(1) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	CLOCK_COUNTER(2) AND CLOCK_COUNTER(3));
</td></tr><tr><td>
FTCPE_CLOCK_COUNTER5: FTCPE port map (CLOCK_COUNTER(5),CLOCK_COUNTER_T(5),CPU_Clock,'0','0');
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;CLOCK_COUNTER_T(5) <= (CLOCK_COUNTER(0) AND CLOCK_COUNTER(1) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	CLOCK_COUNTER(2) AND CLOCK_COUNTER(3) AND CLOCK_COUNTER(4).LFBK);
</td></tr><tr><td>
FTCPE_CLOCK_COUNTER6: FTCPE port map (CLOCK_COUNTER(6),CLOCK_COUNTER_T(6),CPU_Clock,'0','0');
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;CLOCK_COUNTER_T(6) <= (CLOCK_COUNTER(0) AND CLOCK_COUNTER(1) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	CLOCK_COUNTER(2) AND CLOCK_COUNTER(3) AND CLOCK_COUNTER(4).LFBK AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	CLOCK_COUNTER(5).LFBK);
</td></tr><tr><td>
FTCPE_CLOCK_COUNTER7: FTCPE port map (CLOCK_COUNTER(7),CLOCK_COUNTER_T(7),CPU_Clock,'0','0');
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;CLOCK_COUNTER_T(7) <= (CLOCK_COUNTER(0) AND CLOCK_COUNTER(1) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	CLOCK_COUNTER(2) AND CLOCK_COUNTER(3) AND CLOCK_COUNTER(4).LFBK AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	CLOCK_COUNTER(5).LFBK AND CLOCK_COUNTER(6).LFBK);
</td></tr><tr><td>
FTCPE_CLOCK_COUNTER8: FTCPE port map (CLOCK_COUNTER(8),CLOCK_COUNTER_T(8),CPU_Clock,'0','0');
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;CLOCK_COUNTER_T(8) <= (CLOCK_COUNTER(0) AND CLOCK_COUNTER(1) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	CLOCK_COUNTER(2) AND CLOCK_COUNTER(3) AND CLOCK_COUNTER(4).LFBK AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	CLOCK_COUNTER(5).LFBK AND CLOCK_COUNTER(6).LFBK AND CLOCK_COUNTER(7).LFBK);
</td></tr><tr><td>
FTCPE_CLOCK_COUNTER9: FTCPE port map (CLOCK_COUNTER(9),CLOCK_COUNTER_T(9),CPU_Clock,'0','0');
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;CLOCK_COUNTER_T(9) <= (CLOCK_COUNTER(0) AND CLOCK_COUNTER(1) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	CLOCK_COUNTER(2) AND CLOCK_COUNTER(3) AND CLOCK_COUNTER(4).LFBK AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	CLOCK_COUNTER(5).LFBK AND CLOCK_COUNTER(6).LFBK AND CLOCK_COUNTER(7).LFBK AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	CLOCK_COUNTER(8).LFBK);
</td></tr><tr><td>
FTCPE_CLOCK_COUNTER10: FTCPE port map (CLOCK_COUNTER(10),CLOCK_COUNTER_T(10),CPU_Clock,'0','0');
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;CLOCK_COUNTER_T(10) <= (CLOCK_COUNTER(0) AND CLOCK_COUNTER(1) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	CLOCK_COUNTER(2) AND CLOCK_COUNTER(3) AND CLOCK_COUNTER(4).LFBK AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	CLOCK_COUNTER(5).LFBK AND CLOCK_COUNTER(6).LFBK AND CLOCK_COUNTER(7).LFBK AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	CLOCK_COUNTER(8).LFBK AND CLOCK_COUNTER(9).LFBK);
</td></tr><tr><td>
FTCPE_CLOCK_COUNTER11: FTCPE port map (CLOCK_COUNTER(11),CLOCK_COUNTER_T(11),CPU_Clock,'0','0');
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;CLOCK_COUNTER_T(11) <= (CLOCK_COUNTER(0) AND CLOCK_COUNTER(1) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	CLOCK_COUNTER(2) AND CLOCK_COUNTER(3) AND CLOCK_COUNTER(4).LFBK AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	CLOCK_COUNTER(5).LFBK AND CLOCK_COUNTER(6).LFBK AND CLOCK_COUNTER(7).LFBK AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	CLOCK_COUNTER(8).LFBK AND CLOCK_COUNTER(9).LFBK AND CLOCK_COUNTER(10).LFBK);
</td></tr><tr><td>
FTCPE_CLOCK_COUNTER12: FTCPE port map (CLOCK_COUNTER(12),CLOCK_COUNTER_T(12),CPU_Clock,'0','0');
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;CLOCK_COUNTER_T(12) <= (CLOCK_COUNTER(0) AND CLOCK_COUNTER(10) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	CLOCK_COUNTER(11) AND CLOCK_COUNTER(1) AND CLOCK_COUNTER(2) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	CLOCK_COUNTER(3) AND CLOCK_COUNTER(4) AND CLOCK_COUNTER(5) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	CLOCK_COUNTER(6) AND CLOCK_COUNTER(7) AND CLOCK_COUNTER(8) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	CLOCK_COUNTER(9));
</td></tr><tr><td>
FTCPE_CLOCK_COUNTER13: FTCPE port map (CLOCK_COUNTER(13),CLOCK_COUNTER_T(13),CPU_Clock,'0','0');
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;CLOCK_COUNTER_T(13) <= (CLOCK_COUNTER(0) AND CLOCK_COUNTER(10) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	CLOCK_COUNTER(11) AND CLOCK_COUNTER(1) AND CLOCK_COUNTER(2) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	CLOCK_COUNTER(3) AND CLOCK_COUNTER(4) AND CLOCK_COUNTER(5) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	CLOCK_COUNTER(6) AND CLOCK_COUNTER(7) AND CLOCK_COUNTER(8) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	CLOCK_COUNTER(9) AND CLOCK_COUNTER(12).LFBK);
</td></tr><tr><td>
FTCPE_CLOCK_COUNTER14: FTCPE port map (CLOCK_COUNTER(14),CLOCK_COUNTER_T(14),CPU_Clock,'0','0');
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;CLOCK_COUNTER_T(14) <= (CLOCK_COUNTER(0) AND CLOCK_COUNTER(10) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	CLOCK_COUNTER(11) AND CLOCK_COUNTER(1) AND CLOCK_COUNTER(2) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	CLOCK_COUNTER(3) AND CLOCK_COUNTER(4) AND CLOCK_COUNTER(5) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	CLOCK_COUNTER(6) AND CLOCK_COUNTER(7) AND CLOCK_COUNTER(8) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	CLOCK_COUNTER(9) AND CLOCK_COUNTER(12).LFBK AND CLOCK_COUNTER(13).LFBK);
</td></tr><tr><td>
FTCPE_CLOCK_COUNTER15: FTCPE port map (CLOCK_COUNTER(15),CLOCK_COUNTER_T(15),CPU_Clock,'0','0');
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;CLOCK_COUNTER_T(15) <= (CLOCK_COUNTER(0) AND CLOCK_COUNTER(10) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	CLOCK_COUNTER(11) AND CLOCK_COUNTER(1) AND CLOCK_COUNTER(2) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	CLOCK_COUNTER(3) AND CLOCK_COUNTER(4) AND CLOCK_COUNTER(5) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	CLOCK_COUNTER(6) AND CLOCK_COUNTER(7) AND CLOCK_COUNTER(8) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	CLOCK_COUNTER(9) AND CLOCK_COUNTER(12).LFBK AND CLOCK_COUNTER(13).LFBK AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	CLOCK_COUNTER(14).LFBK);
</td></tr><tr><td>
FTCPE_CLOCK_COUNTER16: FTCPE port map (CLOCK_COUNTER(16),CLOCK_COUNTER_T(16),CPU_Clock,'0','0');
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;CLOCK_COUNTER_T(16) <= (CLOCK_COUNTER(0) AND CLOCK_COUNTER(10) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	CLOCK_COUNTER(11) AND CLOCK_COUNTER(1) AND CLOCK_COUNTER(2) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	CLOCK_COUNTER(3) AND CLOCK_COUNTER(4) AND CLOCK_COUNTER(5) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	CLOCK_COUNTER(6) AND CLOCK_COUNTER(7) AND CLOCK_COUNTER(8) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	CLOCK_COUNTER(9) AND CLOCK_COUNTER(12).LFBK AND CLOCK_COUNTER(13).LFBK AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	CLOCK_COUNTER(14).LFBK AND CLOCK_COUNTER(15).LFBK);
</td></tr><tr><td>
</td></tr><tr><td>
DUART <= '1';
</td></tr><tr><td>
</td></tr><tr><td>
IPL0 <= '1';
</td></tr><tr><td>
</td></tr><tr><td>
IPL1 <= '1';
</td></tr><tr><td>
</td></tr><tr><td>
IPL2 <= '1';
</td></tr><tr><td>
FTCPE_LED0: FTCPE port map (LED(0),LED_T(0),CPU_Clock,'0','0');
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;LED_T(0) <= (CLOCK_COUNTER(0) AND CLOCK_COUNTER(10) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	CLOCK_COUNTER(11) AND CLOCK_COUNTER(1) AND CLOCK_COUNTER(2) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	CLOCK_COUNTER(3) AND CLOCK_COUNTER(4) AND CLOCK_COUNTER(5) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	CLOCK_COUNTER(6) AND CLOCK_COUNTER(7) AND CLOCK_COUNTER(8) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	CLOCK_COUNTER(9) AND CLOCK_COUNTER(12).LFBK AND CLOCK_COUNTER(13).LFBK AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	CLOCK_COUNTER(14).LFBK AND CLOCK_COUNTER(15).LFBK AND CLOCK_COUNTER(16).LFBK);
</td></tr><tr><td>
FTCPE_LED1: FTCPE port map (LED(1),LED_T(1),CPU_Clock,'0','0');
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;LED_T(1) <= (CLOCK_COUNTER(0) AND CLOCK_COUNTER(10) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	CLOCK_COUNTER(11) AND CLOCK_COUNTER(1) AND CLOCK_COUNTER(2) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	CLOCK_COUNTER(3) AND CLOCK_COUNTER(4) AND CLOCK_COUNTER(5) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	CLOCK_COUNTER(6) AND CLOCK_COUNTER(7) AND CLOCK_COUNTER(8) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	CLOCK_COUNTER(9) AND CLOCK_COUNTER(12).LFBK AND CLOCK_COUNTER(13).LFBK AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	CLOCK_COUNTER(14).LFBK AND CLOCK_COUNTER(15).LFBK AND CLOCK_COUNTER(16).LFBK AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	CLOCK_COUNTER(17).LFBK);
</td></tr><tr><td>
FTCPE_LED2: FTCPE port map (LED(2),LED_T(2),CPU_Clock,'0','0');
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;LED_T(2) <= (CLOCK_COUNTER(0) AND CLOCK_COUNTER(10) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	CLOCK_COUNTER(11) AND CLOCK_COUNTER(1) AND CLOCK_COUNTER(2) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	CLOCK_COUNTER(3) AND CLOCK_COUNTER(4) AND CLOCK_COUNTER(5) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	CLOCK_COUNTER(6) AND CLOCK_COUNTER(7) AND CLOCK_COUNTER(8) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	CLOCK_COUNTER(9) AND CLOCK_COUNTER(12).LFBK AND CLOCK_COUNTER(13).LFBK AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	CLOCK_COUNTER(14).LFBK AND CLOCK_COUNTER(15).LFBK AND CLOCK_COUNTER(16).LFBK AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	CLOCK_COUNTER(17).LFBK AND CLOCK_COUNTER(18).LFBK);
</td></tr><tr><td>
FTCPE_LED3: FTCPE port map (LED(3),LED_T(3),CPU_Clock,'0','0');
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;LED_T(3) <= (CLOCK_COUNTER(0) AND CLOCK_COUNTER(10) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	CLOCK_COUNTER(11) AND CLOCK_COUNTER(1) AND CLOCK_COUNTER(2) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	CLOCK_COUNTER(3) AND CLOCK_COUNTER(4) AND CLOCK_COUNTER(5) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	CLOCK_COUNTER(6) AND CLOCK_COUNTER(7) AND CLOCK_COUNTER(8) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	CLOCK_COUNTER(9) AND CLOCK_COUNTER(12).LFBK AND CLOCK_COUNTER(13).LFBK AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	CLOCK_COUNTER(14).LFBK AND CLOCK_COUNTER(15).LFBK AND CLOCK_COUNTER(16).LFBK AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	CLOCK_COUNTER(17).LFBK AND CLOCK_COUNTER(18).LFBK AND CLOCK_COUNTER(19).LFBK);
</td></tr><tr><td>
FTCPE_LED4: FTCPE port map (LED(4),LED_T(4),CPU_Clock,'0','0');
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;LED_T(4) <= (CLOCK_COUNTER(0) AND CLOCK_COUNTER(10) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	CLOCK_COUNTER(11) AND CLOCK_COUNTER(1) AND CLOCK_COUNTER(2) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	CLOCK_COUNTER(3) AND CLOCK_COUNTER(4) AND CLOCK_COUNTER(5) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	CLOCK_COUNTER(6) AND CLOCK_COUNTER(7) AND CLOCK_COUNTER(8) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	CLOCK_COUNTER(9) AND CLOCK_COUNTER(12).LFBK AND CLOCK_COUNTER(13).LFBK AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	CLOCK_COUNTER(14).LFBK AND CLOCK_COUNTER(15).LFBK AND CLOCK_COUNTER(16).LFBK AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	CLOCK_COUNTER(17).LFBK AND CLOCK_COUNTER(18).LFBK AND CLOCK_COUNTER(19).LFBK AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	CLOCK_COUNTER(20).LFBK);
</td></tr><tr><td>
FTCPE_LED5: FTCPE port map (LED(5),LED_T(5),CPU_Clock,'0','0');
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;LED_T(5) <= (CLOCK_COUNTER(0) AND CLOCK_COUNTER(10) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	CLOCK_COUNTER(11) AND CLOCK_COUNTER(1) AND CLOCK_COUNTER(2) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	CLOCK_COUNTER(3) AND CLOCK_COUNTER(4) AND CLOCK_COUNTER(5) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	CLOCK_COUNTER(6) AND CLOCK_COUNTER(7) AND CLOCK_COUNTER(8) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	CLOCK_COUNTER(9) AND CLOCK_COUNTER(12).LFBK AND CLOCK_COUNTER(13).LFBK AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	CLOCK_COUNTER(14).LFBK AND CLOCK_COUNTER(15).LFBK AND CLOCK_COUNTER(16).LFBK AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	CLOCK_COUNTER(17).LFBK AND CLOCK_COUNTER(18).LFBK AND CLOCK_COUNTER(19).LFBK AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	CLOCK_COUNTER(20).LFBK AND CLOCK_COUNTER(21).LFBK);
</td></tr><tr><td>
FTCPE_LED6: FTCPE port map (LED(6),LED_T(6),CPU_Clock,'0','0');
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;LED_T(6) <= (CLOCK_COUNTER(0) AND CLOCK_COUNTER(10) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	CLOCK_COUNTER(11) AND CLOCK_COUNTER(1) AND CLOCK_COUNTER(2) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	CLOCK_COUNTER(3) AND CLOCK_COUNTER(4) AND CLOCK_COUNTER(5) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	CLOCK_COUNTER(6) AND CLOCK_COUNTER(7) AND CLOCK_COUNTER(8) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	CLOCK_COUNTER(9) AND CLOCK_COUNTER(12).LFBK AND CLOCK_COUNTER(13).LFBK AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	CLOCK_COUNTER(14).LFBK AND CLOCK_COUNTER(15).LFBK AND CLOCK_COUNTER(16).LFBK AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	CLOCK_COUNTER(17).LFBK AND CLOCK_COUNTER(18).LFBK AND CLOCK_COUNTER(19).LFBK AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	CLOCK_COUNTER(20).LFBK AND CLOCK_COUNTER(21).LFBK AND CLOCK_COUNTER(22).LFBK);
</td></tr><tr><td>
FTCPE_LED7: FTCPE port map (LED(7),LED_T(7),CPU_Clock,'0','0');
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;LED_T(7) <= (CLOCK_COUNTER(0) AND CLOCK_COUNTER(10) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	CLOCK_COUNTER(11) AND CLOCK_COUNTER(1) AND CLOCK_COUNTER(2) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	CLOCK_COUNTER(3) AND CLOCK_COUNTER(4) AND CLOCK_COUNTER(5) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	CLOCK_COUNTER(6) AND CLOCK_COUNTER(7) AND CLOCK_COUNTER(8) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	CLOCK_COUNTER(9) AND CLOCK_COUNTER(12).LFBK AND CLOCK_COUNTER(13).LFBK AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	CLOCK_COUNTER(14).LFBK AND CLOCK_COUNTER(15).LFBK AND CLOCK_COUNTER(16).LFBK AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	CLOCK_COUNTER(17).LFBK AND CLOCK_COUNTER(18).LFBK AND CLOCK_COUNTER(19).LFBK AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	CLOCK_COUNTER(20).LFBK AND CLOCK_COUNTER(21).LFBK AND CLOCK_COUNTER(22).LFBK AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	CLOCK_COUNTER(23).LFBK);
</td></tr><tr><td>
</td></tr><tr><td>
LRAM <= '1';
</td></tr><tr><td>
</td></tr><tr><td>
LROM <= NOT ((NOT LDS AND NOT AS));
</td></tr><tr><td>
</td></tr><tr><td>
READ_ENABLE <= NOT RW;
</td></tr><tr><td>
</td></tr><tr><td>
URAM <= '1';
</td></tr><tr><td>
</td></tr><tr><td>
UROM <= NOT ((NOT AS AND NOT UDS));
</td></tr><tr><td>
</td></tr><tr><td>
VPA <= '1';
</td></tr><tr><td>
</td></tr><tr><td>
WRITE_ENABLE <= RW;
</td></tr><tr><td>
Register Legend:
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp; FDCPE (Q,D,C,CLR,PRE); 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp; FTCPE (Q,D,C,CLR,PRE); 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp; LDCP  (Q,D,G,CLR,PRE); 
</td></tr><tr><td>
</td></tr>
</table>
<form><span class="pgRef"><table width="90%" align="center"><tr>
<td align="left"><input type="button" onclick="javascript:parent.leftnav.showTop()" onmouseover="window.status='goto top of page'; return true;" onmouseout="window.status=''" value="back to top"></td>
<td align="right"><input type="button" onclick="window.print()" onmouseover="window.status='print page'; return true;" onmouseout="window.status=''" value="print page"></td>
</tr></table></span></form>
</body></html>
