<stg><name>MAT_Multiply</name>


<trans_list>

<trans id="2903" from="1" to="408">
<condition id="6119">
<or_exp><and_exp><literal name="tmp_4" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="2904" from="1" to="2">
<condition id="6121">
<or_exp><and_exp><literal name="tmp_4" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="16933" from="2" to="408">
<condition id="19746">
<or_exp><and_exp><literal name="exitcond_flatten" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="16934" from="2" to="3">
<condition id="20152">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="16528" from="3" to="4">
<condition id="19747">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="16529" from="4" to="5">
<condition id="19748">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="16530" from="5" to="6">
<condition id="19749">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="16531" from="6" to="7">
<condition id="19750">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="16532" from="7" to="8">
<condition id="19751">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="16533" from="8" to="9">
<condition id="19752">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="16534" from="9" to="10">
<condition id="19753">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="16535" from="10" to="11">
<condition id="19754">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="16536" from="11" to="12">
<condition id="19755">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="16537" from="12" to="13">
<condition id="19756">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="16538" from="13" to="14">
<condition id="19757">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="16539" from="14" to="15">
<condition id="19758">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="16540" from="15" to="16">
<condition id="19759">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="16541" from="16" to="17">
<condition id="19760">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="16542" from="17" to="18">
<condition id="19761">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="16543" from="18" to="19">
<condition id="19762">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="16544" from="19" to="20">
<condition id="19763">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="16545" from="20" to="21">
<condition id="19764">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="16546" from="21" to="22">
<condition id="19765">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="16547" from="22" to="23">
<condition id="19766">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="16548" from="23" to="24">
<condition id="19767">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="16549" from="24" to="25">
<condition id="19768">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="16550" from="25" to="26">
<condition id="19769">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="16551" from="26" to="27">
<condition id="19770">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="16552" from="27" to="28">
<condition id="19771">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="16553" from="28" to="29">
<condition id="19772">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="16554" from="29" to="30">
<condition id="19773">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="16555" from="30" to="31">
<condition id="19774">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="16556" from="31" to="32">
<condition id="19775">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="16557" from="32" to="33">
<condition id="19776">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="16558" from="33" to="34">
<condition id="19777">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="16559" from="34" to="35">
<condition id="19778">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="16560" from="35" to="36">
<condition id="19779">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="16561" from="36" to="37">
<condition id="19780">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="16562" from="37" to="38">
<condition id="19781">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="16563" from="38" to="39">
<condition id="19782">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="16564" from="39" to="40">
<condition id="19783">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="16565" from="40" to="41">
<condition id="19784">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="16566" from="41" to="42">
<condition id="19785">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="16567" from="42" to="43">
<condition id="19786">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="16568" from="43" to="44">
<condition id="19787">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="16569" from="44" to="45">
<condition id="19788">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="16570" from="45" to="46">
<condition id="19789">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="16571" from="46" to="47">
<condition id="19790">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="16572" from="47" to="48">
<condition id="19791">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="16573" from="48" to="49">
<condition id="19792">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="16574" from="49" to="50">
<condition id="19793">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="16575" from="50" to="51">
<condition id="19794">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="16576" from="51" to="52">
<condition id="19795">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="16577" from="52" to="53">
<condition id="19796">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="16578" from="53" to="54">
<condition id="19797">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="16579" from="54" to="55">
<condition id="19798">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="16580" from="55" to="56">
<condition id="19799">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="16581" from="56" to="57">
<condition id="19800">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="16582" from="57" to="58">
<condition id="19801">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="16583" from="58" to="59">
<condition id="19802">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="16584" from="59" to="60">
<condition id="19803">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="16585" from="60" to="61">
<condition id="19804">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="16586" from="61" to="62">
<condition id="19805">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="16587" from="62" to="63">
<condition id="19806">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="16588" from="63" to="64">
<condition id="19807">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="16589" from="64" to="65">
<condition id="19808">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="16590" from="65" to="66">
<condition id="19809">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="16591" from="66" to="67">
<condition id="19810">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="16592" from="67" to="68">
<condition id="19811">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="16593" from="68" to="69">
<condition id="19812">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="16594" from="69" to="70">
<condition id="19813">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="16595" from="70" to="71">
<condition id="19814">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="16596" from="71" to="72">
<condition id="19815">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="16597" from="72" to="73">
<condition id="19816">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="16598" from="73" to="74">
<condition id="19817">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="16599" from="74" to="75">
<condition id="19818">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="16600" from="75" to="76">
<condition id="19819">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="16601" from="76" to="77">
<condition id="19820">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="16602" from="77" to="78">
<condition id="19821">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="16603" from="78" to="79">
<condition id="19822">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="16604" from="79" to="80">
<condition id="19823">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="16605" from="80" to="81">
<condition id="19824">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="16606" from="81" to="82">
<condition id="19825">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="16607" from="82" to="83">
<condition id="19826">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="16608" from="83" to="84">
<condition id="19827">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="16609" from="84" to="85">
<condition id="19828">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="16610" from="85" to="86">
<condition id="19829">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="16611" from="86" to="87">
<condition id="19830">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="16612" from="87" to="88">
<condition id="19831">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="16613" from="88" to="89">
<condition id="19832">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="16614" from="89" to="90">
<condition id="19833">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="16615" from="90" to="91">
<condition id="19834">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="16616" from="91" to="92">
<condition id="19835">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="16617" from="92" to="93">
<condition id="19836">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="16618" from="93" to="94">
<condition id="19837">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="16619" from="94" to="95">
<condition id="19838">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="16620" from="95" to="96">
<condition id="19839">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="16621" from="96" to="97">
<condition id="19840">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="16622" from="97" to="98">
<condition id="19841">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="16623" from="98" to="99">
<condition id="19842">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="16624" from="99" to="100">
<condition id="19843">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="16625" from="100" to="101">
<condition id="19844">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="16626" from="101" to="102">
<condition id="19845">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="16627" from="102" to="103">
<condition id="19846">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="16628" from="103" to="104">
<condition id="19847">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="16629" from="104" to="105">
<condition id="19848">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="16630" from="105" to="106">
<condition id="19849">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="16631" from="106" to="107">
<condition id="19850">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="16632" from="107" to="108">
<condition id="19851">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="16633" from="108" to="109">
<condition id="19852">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="16634" from="109" to="110">
<condition id="19853">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="16635" from="110" to="111">
<condition id="19854">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="16636" from="111" to="112">
<condition id="19855">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="16637" from="112" to="113">
<condition id="19856">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="16638" from="113" to="114">
<condition id="19857">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="16639" from="114" to="115">
<condition id="19858">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="16640" from="115" to="116">
<condition id="19859">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="16641" from="116" to="117">
<condition id="19860">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="16642" from="117" to="118">
<condition id="19861">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="16643" from="118" to="119">
<condition id="19862">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="16644" from="119" to="120">
<condition id="19863">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="16645" from="120" to="121">
<condition id="19864">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="16646" from="121" to="122">
<condition id="19865">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="16647" from="122" to="123">
<condition id="19866">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="16648" from="123" to="124">
<condition id="19867">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="16649" from="124" to="125">
<condition id="19868">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="16650" from="125" to="126">
<condition id="19869">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="16651" from="126" to="127">
<condition id="19870">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="16652" from="127" to="128">
<condition id="19871">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="16653" from="128" to="129">
<condition id="19872">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="16654" from="129" to="130">
<condition id="19873">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="16655" from="130" to="131">
<condition id="19874">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="16656" from="131" to="132">
<condition id="19875">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="16657" from="132" to="133">
<condition id="19876">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="16658" from="133" to="134">
<condition id="19877">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="16659" from="134" to="135">
<condition id="19878">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="16660" from="135" to="136">
<condition id="19879">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="16661" from="136" to="137">
<condition id="19880">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="16662" from="137" to="138">
<condition id="19881">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="16663" from="138" to="139">
<condition id="19882">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="16664" from="139" to="140">
<condition id="19883">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="16665" from="140" to="141">
<condition id="19884">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="16666" from="141" to="142">
<condition id="19885">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="16667" from="142" to="143">
<condition id="19886">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="16668" from="143" to="144">
<condition id="19887">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="16669" from="144" to="145">
<condition id="19888">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="16670" from="145" to="146">
<condition id="19889">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="16671" from="146" to="147">
<condition id="19890">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="16672" from="147" to="148">
<condition id="19891">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="16673" from="148" to="149">
<condition id="19892">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="16674" from="149" to="150">
<condition id="19893">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="16675" from="150" to="151">
<condition id="19894">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="16676" from="151" to="152">
<condition id="19895">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="16677" from="152" to="153">
<condition id="19896">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="16678" from="153" to="154">
<condition id="19897">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="16679" from="154" to="155">
<condition id="19898">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="16680" from="155" to="156">
<condition id="19899">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="16681" from="156" to="157">
<condition id="19900">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="16682" from="157" to="158">
<condition id="19901">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="16683" from="158" to="159">
<condition id="19902">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="16684" from="159" to="160">
<condition id="19903">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="16685" from="160" to="161">
<condition id="19904">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="16686" from="161" to="162">
<condition id="19905">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="16687" from="162" to="163">
<condition id="19906">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="16688" from="163" to="164">
<condition id="19907">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="16689" from="164" to="165">
<condition id="19908">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="16690" from="165" to="166">
<condition id="19909">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="16691" from="166" to="167">
<condition id="19910">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="16692" from="167" to="168">
<condition id="19911">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="16693" from="168" to="169">
<condition id="19912">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="16694" from="169" to="170">
<condition id="19913">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="16695" from="170" to="171">
<condition id="19914">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="16696" from="171" to="172">
<condition id="19915">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="16697" from="172" to="173">
<condition id="19916">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="16698" from="173" to="174">
<condition id="19917">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="16699" from="174" to="175">
<condition id="19918">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="16700" from="175" to="176">
<condition id="19919">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="16701" from="176" to="177">
<condition id="19920">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="16702" from="177" to="178">
<condition id="19921">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="16703" from="178" to="179">
<condition id="19922">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="16704" from="179" to="180">
<condition id="19923">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="16705" from="180" to="181">
<condition id="19924">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="16706" from="181" to="182">
<condition id="19925">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="16707" from="182" to="183">
<condition id="19926">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="16708" from="183" to="184">
<condition id="19927">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="16709" from="184" to="185">
<condition id="19928">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="16710" from="185" to="186">
<condition id="19929">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="16711" from="186" to="187">
<condition id="19930">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="16712" from="187" to="188">
<condition id="19931">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="16713" from="188" to="189">
<condition id="19932">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="16714" from="189" to="190">
<condition id="19933">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="16715" from="190" to="191">
<condition id="19934">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="16716" from="191" to="192">
<condition id="19935">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="16717" from="192" to="193">
<condition id="19936">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="16718" from="193" to="194">
<condition id="19937">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="16719" from="194" to="195">
<condition id="19938">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="16720" from="195" to="196">
<condition id="19939">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="16721" from="196" to="197">
<condition id="19940">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="16722" from="197" to="198">
<condition id="19941">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="16723" from="198" to="199">
<condition id="19942">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="16724" from="199" to="200">
<condition id="19943">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="16725" from="200" to="201">
<condition id="19944">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="16726" from="201" to="202">
<condition id="19945">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="16727" from="202" to="203">
<condition id="19946">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="16728" from="203" to="204">
<condition id="19947">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="16729" from="204" to="205">
<condition id="19948">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="16730" from="205" to="206">
<condition id="19949">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="16731" from="206" to="207">
<condition id="19950">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="16732" from="207" to="208">
<condition id="19951">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="16733" from="208" to="209">
<condition id="19952">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="16734" from="209" to="210">
<condition id="19953">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="16735" from="210" to="211">
<condition id="19954">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="16736" from="211" to="212">
<condition id="19955">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="16737" from="212" to="213">
<condition id="19956">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="16738" from="213" to="214">
<condition id="19957">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="16739" from="214" to="215">
<condition id="19958">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="16740" from="215" to="216">
<condition id="19959">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="16741" from="216" to="217">
<condition id="19960">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="16742" from="217" to="218">
<condition id="19961">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="16743" from="218" to="219">
<condition id="19962">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="16744" from="219" to="220">
<condition id="19963">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="16745" from="220" to="221">
<condition id="19964">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="16746" from="221" to="222">
<condition id="19965">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="16747" from="222" to="223">
<condition id="19966">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="16748" from="223" to="224">
<condition id="19967">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="16749" from="224" to="225">
<condition id="19968">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="16750" from="225" to="226">
<condition id="19969">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="16751" from="226" to="227">
<condition id="19970">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="16752" from="227" to="228">
<condition id="19971">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="16753" from="228" to="229">
<condition id="19972">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="16754" from="229" to="230">
<condition id="19973">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="16755" from="230" to="231">
<condition id="19974">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="16756" from="231" to="232">
<condition id="19975">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="16757" from="232" to="233">
<condition id="19976">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="16758" from="233" to="234">
<condition id="19977">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="16759" from="234" to="235">
<condition id="19978">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="16760" from="235" to="236">
<condition id="19979">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="16761" from="236" to="237">
<condition id="19980">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="16762" from="237" to="238">
<condition id="19981">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="16763" from="238" to="239">
<condition id="19982">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="16764" from="239" to="240">
<condition id="19983">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="16765" from="240" to="241">
<condition id="19984">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="16766" from="241" to="242">
<condition id="19985">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="16767" from="242" to="243">
<condition id="19986">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="16768" from="243" to="244">
<condition id="19987">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="16769" from="244" to="245">
<condition id="19988">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="16770" from="245" to="246">
<condition id="19989">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="16771" from="246" to="247">
<condition id="19990">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="16772" from="247" to="248">
<condition id="19991">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="16773" from="248" to="249">
<condition id="19992">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="16774" from="249" to="250">
<condition id="19993">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="16775" from="250" to="251">
<condition id="19994">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="16776" from="251" to="252">
<condition id="19995">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="16777" from="252" to="253">
<condition id="19996">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="16778" from="253" to="254">
<condition id="19997">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="16779" from="254" to="255">
<condition id="19998">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="16780" from="255" to="256">
<condition id="19999">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="16781" from="256" to="257">
<condition id="20000">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="16782" from="257" to="258">
<condition id="20001">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="16783" from="258" to="259">
<condition id="20002">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="16784" from="259" to="260">
<condition id="20003">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="16785" from="260" to="261">
<condition id="20004">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="16786" from="261" to="262">
<condition id="20005">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="16787" from="262" to="263">
<condition id="20006">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="16788" from="263" to="264">
<condition id="20007">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="16789" from="264" to="265">
<condition id="20008">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="16790" from="265" to="266">
<condition id="20009">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="16791" from="266" to="267">
<condition id="20010">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="16792" from="267" to="268">
<condition id="20011">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="16793" from="268" to="269">
<condition id="20012">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="16794" from="269" to="270">
<condition id="20013">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="16795" from="270" to="271">
<condition id="20014">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="16796" from="271" to="272">
<condition id="20015">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="16797" from="272" to="273">
<condition id="20016">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="16798" from="273" to="274">
<condition id="20017">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="16799" from="274" to="275">
<condition id="20018">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="16800" from="275" to="276">
<condition id="20019">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="16801" from="276" to="277">
<condition id="20020">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="16802" from="277" to="278">
<condition id="20021">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="16803" from="278" to="279">
<condition id="20022">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="16804" from="279" to="280">
<condition id="20023">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="16805" from="280" to="281">
<condition id="20024">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="16806" from="281" to="282">
<condition id="20025">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="16807" from="282" to="283">
<condition id="20026">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="16808" from="283" to="284">
<condition id="20027">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="16809" from="284" to="285">
<condition id="20028">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="16810" from="285" to="286">
<condition id="20029">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="16811" from="286" to="287">
<condition id="20030">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="16812" from="287" to="288">
<condition id="20031">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="16813" from="288" to="289">
<condition id="20032">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="16814" from="289" to="290">
<condition id="20033">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="16815" from="290" to="291">
<condition id="20034">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="16816" from="291" to="292">
<condition id="20035">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="16817" from="292" to="293">
<condition id="20036">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="16818" from="293" to="294">
<condition id="20037">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="16819" from="294" to="295">
<condition id="20038">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="16820" from="295" to="296">
<condition id="20039">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="16821" from="296" to="297">
<condition id="20040">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="16822" from="297" to="298">
<condition id="20041">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="16823" from="298" to="299">
<condition id="20042">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="16824" from="299" to="300">
<condition id="20043">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="16825" from="300" to="301">
<condition id="20044">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="16826" from="301" to="302">
<condition id="20045">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="16827" from="302" to="303">
<condition id="20046">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="16828" from="303" to="304">
<condition id="20047">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="16829" from="304" to="305">
<condition id="20048">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="16830" from="305" to="306">
<condition id="20049">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="16831" from="306" to="307">
<condition id="20050">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="16832" from="307" to="308">
<condition id="20051">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="16833" from="308" to="309">
<condition id="20052">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="16834" from="309" to="310">
<condition id="20053">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="16835" from="310" to="311">
<condition id="20054">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="16836" from="311" to="312">
<condition id="20055">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="16837" from="312" to="313">
<condition id="20056">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="16838" from="313" to="314">
<condition id="20057">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="16839" from="314" to="315">
<condition id="20058">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="16840" from="315" to="316">
<condition id="20059">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="16841" from="316" to="317">
<condition id="20060">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="16842" from="317" to="318">
<condition id="20061">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="16843" from="318" to="319">
<condition id="20062">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="16844" from="319" to="320">
<condition id="20063">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="16845" from="320" to="321">
<condition id="20064">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="16846" from="321" to="322">
<condition id="20065">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="16847" from="322" to="323">
<condition id="20066">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="16848" from="323" to="324">
<condition id="20067">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="16849" from="324" to="325">
<condition id="20068">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="16850" from="325" to="326">
<condition id="20069">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="16851" from="326" to="327">
<condition id="20070">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="16852" from="327" to="328">
<condition id="20071">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="16853" from="328" to="329">
<condition id="20072">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="16854" from="329" to="330">
<condition id="20073">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="16855" from="330" to="331">
<condition id="20074">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="16856" from="331" to="332">
<condition id="20075">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="16857" from="332" to="333">
<condition id="20076">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="16858" from="333" to="334">
<condition id="20077">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="16859" from="334" to="335">
<condition id="20078">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="16860" from="335" to="336">
<condition id="20079">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="16861" from="336" to="337">
<condition id="20080">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="16862" from="337" to="338">
<condition id="20081">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="16863" from="338" to="339">
<condition id="20082">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="16864" from="339" to="340">
<condition id="20083">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="16865" from="340" to="341">
<condition id="20084">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="16866" from="341" to="342">
<condition id="20085">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="16867" from="342" to="343">
<condition id="20086">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="16868" from="343" to="344">
<condition id="20087">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="16869" from="344" to="345">
<condition id="20088">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="16870" from="345" to="346">
<condition id="20089">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="16871" from="346" to="347">
<condition id="20090">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="16872" from="347" to="348">
<condition id="20091">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="16873" from="348" to="349">
<condition id="20092">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="16874" from="349" to="350">
<condition id="20093">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="16875" from="350" to="351">
<condition id="20094">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="16876" from="351" to="352">
<condition id="20095">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="16877" from="352" to="353">
<condition id="20096">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="16878" from="353" to="354">
<condition id="20097">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="16879" from="354" to="355">
<condition id="20098">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="16880" from="355" to="356">
<condition id="20099">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="16881" from="356" to="357">
<condition id="20100">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="16882" from="357" to="358">
<condition id="20101">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="16883" from="358" to="359">
<condition id="20102">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="16884" from="359" to="360">
<condition id="20103">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="16885" from="360" to="361">
<condition id="20104">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="16886" from="361" to="362">
<condition id="20105">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="16887" from="362" to="363">
<condition id="20106">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="16888" from="363" to="364">
<condition id="20107">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="16889" from="364" to="365">
<condition id="20108">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="16890" from="365" to="366">
<condition id="20109">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="16891" from="366" to="367">
<condition id="20110">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="16892" from="367" to="368">
<condition id="20111">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="16893" from="368" to="369">
<condition id="20112">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="16894" from="369" to="370">
<condition id="20113">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="16895" from="370" to="371">
<condition id="20114">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="16896" from="371" to="372">
<condition id="20115">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="16897" from="372" to="373">
<condition id="20116">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="16898" from="373" to="374">
<condition id="20117">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="16899" from="374" to="375">
<condition id="20118">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="16900" from="375" to="376">
<condition id="20119">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="16901" from="376" to="377">
<condition id="20120">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="16902" from="377" to="378">
<condition id="20121">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="16903" from="378" to="379">
<condition id="20122">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="16904" from="379" to="380">
<condition id="20123">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="16905" from="380" to="381">
<condition id="20124">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="16906" from="381" to="382">
<condition id="20125">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="16907" from="382" to="383">
<condition id="20126">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="16908" from="383" to="384">
<condition id="20127">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="16909" from="384" to="385">
<condition id="20128">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="16910" from="385" to="386">
<condition id="20129">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="16911" from="386" to="387">
<condition id="20130">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="16912" from="387" to="388">
<condition id="20131">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="16913" from="388" to="389">
<condition id="20132">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="16914" from="389" to="390">
<condition id="20133">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="16915" from="390" to="391">
<condition id="20134">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="16916" from="391" to="392">
<condition id="20135">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="16917" from="392" to="393">
<condition id="20136">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="16918" from="393" to="394">
<condition id="20137">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="16919" from="394" to="395">
<condition id="20138">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="16920" from="395" to="396">
<condition id="20139">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="16921" from="396" to="397">
<condition id="20140">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="16922" from="397" to="398">
<condition id="20141">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="16923" from="398" to="399">
<condition id="20142">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="16924" from="399" to="400">
<condition id="20143">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="16925" from="400" to="401">
<condition id="20144">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="16926" from="401" to="402">
<condition id="20145">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="16927" from="402" to="403">
<condition id="20146">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="16928" from="403" to="404">
<condition id="20147">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="16929" from="404" to="405">
<condition id="20148">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="16930" from="405" to="406">
<condition id="20149">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="16931" from="406" to="407">
<condition id="20150">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="16932" from="407" to="2">
<condition id="20151">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="1">

<operation id="409" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5570">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="10" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
:0  call void (...)* @_ssdm_op_SpecBitsMap([10000 x i32]* %A) nounwind, !map !0

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="410" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5570">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="11" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
:1  call void (...)* @_ssdm_op_SpecBitsMap([10000 x i32]* %B) nounwind, !map !6

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="411" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5570">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="12" bw="0" op_0_bw="0" op_1_bw="64">
<![CDATA[
:2  call void (...)* @_ssdm_op_SpecBitsMap([10000 x i64]* %C) nounwind, !map !10

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="412" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5570">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="13" bw="0" op_0_bw="0" op_1_bw="8">
<![CDATA[
:3  call void (...)* @_ssdm_op_SpecBitsMap(i8 %mA) nounwind, !map !14

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="413" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5570">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="14" bw="0" op_0_bw="0" op_1_bw="8">
<![CDATA[
:4  call void (...)* @_ssdm_op_SpecBitsMap(i8 %nA) nounwind, !map !20

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="414" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5570">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="15" bw="0" op_0_bw="0" op_1_bw="8">
<![CDATA[
:5  call void (...)* @_ssdm_op_SpecBitsMap(i8 %mB) nounwind, !map !24

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="415" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5570">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="16" bw="0" op_0_bw="0" op_1_bw="8">
<![CDATA[
:6  call void (...)* @_ssdm_op_SpecBitsMap(i8 %nB) nounwind, !map !28

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="416" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5570">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="17" bw="0" op_0_bw="0" op_1_bw="8">
<![CDATA[
:7  call void (...)* @_ssdm_op_SpecBitsMap(i8 %mC) nounwind, !map !32

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="417" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5570">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="18" bw="0" op_0_bw="0" op_1_bw="8">
<![CDATA[
:8  call void (...)* @_ssdm_op_SpecBitsMap(i8 %nC) nounwind, !map !36

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="418" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5570">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="19" bw="0" op_0_bw="0" op_1_bw="8">
<![CDATA[
:9  call void (...)* @_ssdm_op_SpecTopModule([13 x i8]* @str) nounwind

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="419" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5570">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="20" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
:10  %nC_read = call i8 @_ssdm_op_Read.ap_auto.i8(i8 %nC) nounwind

]]></node>
<StgValue><ssdm name="nC_read"/></StgValue>
</operation>

<operation id="420" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5570">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="21" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
:11  %mC_read = call i8 @_ssdm_op_Read.ap_auto.i8(i8 %mC) nounwind

]]></node>
<StgValue><ssdm name="mC_read"/></StgValue>
</operation>

<operation id="421" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5570">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="22" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
:12  %nB_read = call i8 @_ssdm_op_Read.ap_auto.i8(i8 %nB) nounwind

]]></node>
<StgValue><ssdm name="nB_read"/></StgValue>
</operation>

<operation id="422" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5570">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="23" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
:13  %mB_read = call i8 @_ssdm_op_Read.ap_auto.i8(i8 %mB) nounwind

]]></node>
<StgValue><ssdm name="mB_read"/></StgValue>
</operation>

<operation id="423" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5570">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="24" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
:14  %nA_read = call i8 @_ssdm_op_Read.ap_auto.i8(i8 %nA) nounwind

]]></node>
<StgValue><ssdm name="nA_read"/></StgValue>
</operation>

<operation id="424" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5570">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="25" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
:15  %mA_read = call i8 @_ssdm_op_Read.ap_auto.i8(i8 %mA) nounwind

]]></node>
<StgValue><ssdm name="mA_read"/></StgValue>
</operation>

<operation id="425" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5570">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="26" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
:16  %tmp = icmp eq i8 %nA_read, %mB_read

]]></node>
<StgValue><ssdm name="tmp"/></StgValue>
</operation>

<operation id="426" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5570">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="27" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
:17  %tmp_1 = icmp eq i8 %mA_read, %mC_read

]]></node>
<StgValue><ssdm name="tmp_1"/></StgValue>
</operation>

<operation id="427" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5570">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="28" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
:18  %tmp_3 = icmp eq i8 %nB_read, %nC_read

]]></node>
<StgValue><ssdm name="tmp_3"/></StgValue>
</operation>

<operation id="428" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5570">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="29" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
:19  %tmp1 = and i1 %tmp_1, %tmp_3

]]></node>
<StgValue><ssdm name="tmp1"/></StgValue>
</operation>

<operation id="429" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5570">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="30" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
:20  %tmp_4 = and i1 %tmp1, %tmp

]]></node>
<StgValue><ssdm name="tmp_4"/></StgValue>
</operation>

<operation id="430" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5570">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="31" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:21  br i1 %tmp_4, label %.preheader.preheader, label %.loopexit3

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="431" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5572">
<or_exp><and_exp><literal name="tmp_4" val="1"/>
</and_exp></or_exp>
</condition>

<node id="33" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader.preheader:0  %tmp_s = icmp eq i8 %mB_read, 0

]]></node>
<StgValue><ssdm name="tmp_s"/></StgValue>
</operation>

<operation id="432" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5572">
<or_exp><and_exp><literal name="tmp_4" val="1"/>
</and_exp></or_exp>
</condition>

<node id="34" bw="7" op_0_bw="7" op_1_bw="8" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader.preheader:1  %tmp_211 = call i7 @_ssdm_op_PartSelect.i7.i8.i32.i32(i8 %mB_read, i32 1, i32 7)

]]></node>
<StgValue><ssdm name="tmp_211"/></StgValue>
</operation>

<operation id="433" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5572">
<or_exp><and_exp><literal name="tmp_4" val="1"/>
</and_exp></or_exp>
</condition>

<node id="35" bw="1" op_0_bw="7" op_1_bw="7">
<![CDATA[
.preheader.preheader:2  %icmp = icmp eq i7 %tmp_211, 0

]]></node>
<StgValue><ssdm name="icmp"/></StgValue>
</operation>

<operation id="434" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5572">
<or_exp><and_exp><literal name="tmp_4" val="1"/>
</and_exp></or_exp>
</condition>

<node id="36" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader.preheader:3  %tmp_7_2 = icmp ugt i8 %mB_read, 2

]]></node>
<StgValue><ssdm name="tmp_7_2"/></StgValue>
</operation>

<operation id="435" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5572">
<or_exp><and_exp><literal name="tmp_4" val="1"/>
</and_exp></or_exp>
</condition>

<node id="37" bw="6" op_0_bw="6" op_1_bw="8" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader.preheader:4  %tmp_212 = call i6 @_ssdm_op_PartSelect.i6.i8.i32.i32(i8 %mB_read, i32 2, i32 7)

]]></node>
<StgValue><ssdm name="tmp_212"/></StgValue>
</operation>

<operation id="436" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5572">
<or_exp><and_exp><literal name="tmp_4" val="1"/>
</and_exp></or_exp>
</condition>

<node id="38" bw="1" op_0_bw="6" op_1_bw="6">
<![CDATA[
.preheader.preheader:5  %icmp1 = icmp eq i6 %tmp_212, 0

]]></node>
<StgValue><ssdm name="icmp1"/></StgValue>
</operation>

<operation id="437" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5572">
<or_exp><and_exp><literal name="tmp_4" val="1"/>
</and_exp></or_exp>
</condition>

<node id="39" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader.preheader:6  %tmp_7_4 = icmp ugt i8 %mB_read, 4

]]></node>
<StgValue><ssdm name="tmp_7_4"/></StgValue>
</operation>

<operation id="438" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5572">
<or_exp><and_exp><literal name="tmp_4" val="1"/>
</and_exp></or_exp>
</condition>

<node id="40" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader.preheader:7  %tmp_7_5 = icmp ugt i8 %mB_read, 5

]]></node>
<StgValue><ssdm name="tmp_7_5"/></StgValue>
</operation>

<operation id="439" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5572">
<or_exp><and_exp><literal name="tmp_4" val="1"/>
</and_exp></or_exp>
</condition>

<node id="41" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader.preheader:8  %tmp_7_6 = icmp ugt i8 %mB_read, 6

]]></node>
<StgValue><ssdm name="tmp_7_6"/></StgValue>
</operation>

<operation id="440" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5572">
<or_exp><and_exp><literal name="tmp_4" val="1"/>
</and_exp></or_exp>
</condition>

<node id="42" bw="5" op_0_bw="5" op_1_bw="8" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader.preheader:9  %tmp_213 = call i5 @_ssdm_op_PartSelect.i5.i8.i32.i32(i8 %mB_read, i32 3, i32 7)

]]></node>
<StgValue><ssdm name="tmp_213"/></StgValue>
</operation>

<operation id="441" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5572">
<or_exp><and_exp><literal name="tmp_4" val="1"/>
</and_exp></or_exp>
</condition>

<node id="43" bw="1" op_0_bw="5" op_1_bw="5">
<![CDATA[
.preheader.preheader:10  %icmp2 = icmp eq i5 %tmp_213, 0

]]></node>
<StgValue><ssdm name="icmp2"/></StgValue>
</operation>

<operation id="442" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5572">
<or_exp><and_exp><literal name="tmp_4" val="1"/>
</and_exp></or_exp>
</condition>

<node id="44" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader.preheader:11  %tmp_7_8 = icmp ugt i8 %mB_read, 8

]]></node>
<StgValue><ssdm name="tmp_7_8"/></StgValue>
</operation>

<operation id="443" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5572">
<or_exp><and_exp><literal name="tmp_4" val="1"/>
</and_exp></or_exp>
</condition>

<node id="45" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader.preheader:12  %tmp_7_9 = icmp ugt i8 %mB_read, 9

]]></node>
<StgValue><ssdm name="tmp_7_9"/></StgValue>
</operation>

<operation id="444" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5572">
<or_exp><and_exp><literal name="tmp_4" val="1"/>
</and_exp></or_exp>
</condition>

<node id="46" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader.preheader:13  %tmp_7_s = icmp ugt i8 %mB_read, 10

]]></node>
<StgValue><ssdm name="tmp_7_s"/></StgValue>
</operation>

<operation id="445" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5572">
<or_exp><and_exp><literal name="tmp_4" val="1"/>
</and_exp></or_exp>
</condition>

<node id="47" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader.preheader:14  %tmp_7_1 = icmp ugt i8 %mB_read, 11

]]></node>
<StgValue><ssdm name="tmp_7_1"/></StgValue>
</operation>

<operation id="446" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5572">
<or_exp><and_exp><literal name="tmp_4" val="1"/>
</and_exp></or_exp>
</condition>

<node id="48" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader.preheader:15  %tmp_7_3 = icmp ugt i8 %mB_read, 12

]]></node>
<StgValue><ssdm name="tmp_7_3"/></StgValue>
</operation>

<operation id="447" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5572">
<or_exp><and_exp><literal name="tmp_4" val="1"/>
</and_exp></or_exp>
</condition>

<node id="49" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader.preheader:16  %tmp_7_7 = icmp ugt i8 %mB_read, 13

]]></node>
<StgValue><ssdm name="tmp_7_7"/></StgValue>
</operation>

<operation id="448" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5572">
<or_exp><and_exp><literal name="tmp_4" val="1"/>
</and_exp></or_exp>
</condition>

<node id="50" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader.preheader:17  %tmp_7_10 = icmp ugt i8 %mB_read, 14

]]></node>
<StgValue><ssdm name="tmp_7_10"/></StgValue>
</operation>

<operation id="449" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5572">
<or_exp><and_exp><literal name="tmp_4" val="1"/>
</and_exp></or_exp>
</condition>

<node id="51" bw="4" op_0_bw="4" op_1_bw="8" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader.preheader:18  %tmp_214 = call i4 @_ssdm_op_PartSelect.i4.i8.i32.i32(i8 %mB_read, i32 4, i32 7)

]]></node>
<StgValue><ssdm name="tmp_214"/></StgValue>
</operation>

<operation id="450" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5572">
<or_exp><and_exp><literal name="tmp_4" val="1"/>
</and_exp></or_exp>
</condition>

<node id="52" bw="1" op_0_bw="4" op_1_bw="4">
<![CDATA[
.preheader.preheader:19  %icmp3 = icmp eq i4 %tmp_214, 0

]]></node>
<StgValue><ssdm name="icmp3"/></StgValue>
</operation>

<operation id="451" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5572">
<or_exp><and_exp><literal name="tmp_4" val="1"/>
</and_exp></or_exp>
</condition>

<node id="53" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader.preheader:20  %tmp_7_11 = icmp ugt i8 %mB_read, 16

]]></node>
<StgValue><ssdm name="tmp_7_11"/></StgValue>
</operation>

<operation id="452" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5572">
<or_exp><and_exp><literal name="tmp_4" val="1"/>
</and_exp></or_exp>
</condition>

<node id="54" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader.preheader:21  %tmp_7_12 = icmp ugt i8 %mB_read, 17

]]></node>
<StgValue><ssdm name="tmp_7_12"/></StgValue>
</operation>

<operation id="453" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5572">
<or_exp><and_exp><literal name="tmp_4" val="1"/>
</and_exp></or_exp>
</condition>

<node id="55" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader.preheader:22  %tmp_7_13 = icmp ugt i8 %mB_read, 18

]]></node>
<StgValue><ssdm name="tmp_7_13"/></StgValue>
</operation>

<operation id="454" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5572">
<or_exp><and_exp><literal name="tmp_4" val="1"/>
</and_exp></or_exp>
</condition>

<node id="56" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader.preheader:23  %tmp_7_14 = icmp ugt i8 %mB_read, 19

]]></node>
<StgValue><ssdm name="tmp_7_14"/></StgValue>
</operation>

<operation id="455" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5572">
<or_exp><and_exp><literal name="tmp_4" val="1"/>
</and_exp></or_exp>
</condition>

<node id="57" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader.preheader:24  %tmp_7_15 = icmp ugt i8 %mB_read, 20

]]></node>
<StgValue><ssdm name="tmp_7_15"/></StgValue>
</operation>

<operation id="456" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5572">
<or_exp><and_exp><literal name="tmp_4" val="1"/>
</and_exp></or_exp>
</condition>

<node id="58" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader.preheader:25  %tmp_7_16 = icmp ugt i8 %mB_read, 21

]]></node>
<StgValue><ssdm name="tmp_7_16"/></StgValue>
</operation>

<operation id="457" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5572">
<or_exp><and_exp><literal name="tmp_4" val="1"/>
</and_exp></or_exp>
</condition>

<node id="59" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader.preheader:26  %tmp_7_17 = icmp ugt i8 %mB_read, 22

]]></node>
<StgValue><ssdm name="tmp_7_17"/></StgValue>
</operation>

<operation id="458" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5572">
<or_exp><and_exp><literal name="tmp_4" val="1"/>
</and_exp></or_exp>
</condition>

<node id="60" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader.preheader:27  %tmp_7_18 = icmp ugt i8 %mB_read, 23

]]></node>
<StgValue><ssdm name="tmp_7_18"/></StgValue>
</operation>

<operation id="459" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5572">
<or_exp><and_exp><literal name="tmp_4" val="1"/>
</and_exp></or_exp>
</condition>

<node id="61" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader.preheader:28  %tmp_7_19 = icmp ugt i8 %mB_read, 24

]]></node>
<StgValue><ssdm name="tmp_7_19"/></StgValue>
</operation>

<operation id="460" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5572">
<or_exp><and_exp><literal name="tmp_4" val="1"/>
</and_exp></or_exp>
</condition>

<node id="62" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader.preheader:29  %tmp_7_20 = icmp ugt i8 %mB_read, 25

]]></node>
<StgValue><ssdm name="tmp_7_20"/></StgValue>
</operation>

<operation id="461" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5572">
<or_exp><and_exp><literal name="tmp_4" val="1"/>
</and_exp></or_exp>
</condition>

<node id="63" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader.preheader:30  %tmp_7_21 = icmp ugt i8 %mB_read, 26

]]></node>
<StgValue><ssdm name="tmp_7_21"/></StgValue>
</operation>

<operation id="462" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5572">
<or_exp><and_exp><literal name="tmp_4" val="1"/>
</and_exp></or_exp>
</condition>

<node id="64" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader.preheader:31  %tmp_7_22 = icmp ugt i8 %mB_read, 27

]]></node>
<StgValue><ssdm name="tmp_7_22"/></StgValue>
</operation>

<operation id="463" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5572">
<or_exp><and_exp><literal name="tmp_4" val="1"/>
</and_exp></or_exp>
</condition>

<node id="65" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader.preheader:32  %tmp_7_23 = icmp ugt i8 %mB_read, 28

]]></node>
<StgValue><ssdm name="tmp_7_23"/></StgValue>
</operation>

<operation id="464" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5572">
<or_exp><and_exp><literal name="tmp_4" val="1"/>
</and_exp></or_exp>
</condition>

<node id="66" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader.preheader:33  %tmp_7_24 = icmp ugt i8 %mB_read, 29

]]></node>
<StgValue><ssdm name="tmp_7_24"/></StgValue>
</operation>

<operation id="465" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5572">
<or_exp><and_exp><literal name="tmp_4" val="1"/>
</and_exp></or_exp>
</condition>

<node id="67" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader.preheader:34  %tmp_7_25 = icmp ugt i8 %mB_read, 30

]]></node>
<StgValue><ssdm name="tmp_7_25"/></StgValue>
</operation>

<operation id="466" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5572">
<or_exp><and_exp><literal name="tmp_4" val="1"/>
</and_exp></or_exp>
</condition>

<node id="68" bw="3" op_0_bw="3" op_1_bw="8" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader.preheader:35  %tmp_215 = call i3 @_ssdm_op_PartSelect.i3.i8.i32.i32(i8 %mB_read, i32 5, i32 7)

]]></node>
<StgValue><ssdm name="tmp_215"/></StgValue>
</operation>

<operation id="467" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5572">
<or_exp><and_exp><literal name="tmp_4" val="1"/>
</and_exp></or_exp>
</condition>

<node id="69" bw="1" op_0_bw="3" op_1_bw="3">
<![CDATA[
.preheader.preheader:36  %icmp4 = icmp eq i3 %tmp_215, 0

]]></node>
<StgValue><ssdm name="icmp4"/></StgValue>
</operation>

<operation id="468" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5572">
<or_exp><and_exp><literal name="tmp_4" val="1"/>
</and_exp></or_exp>
</condition>

<node id="70" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader.preheader:37  %tmp_7_26 = icmp ugt i8 %mB_read, 32

]]></node>
<StgValue><ssdm name="tmp_7_26"/></StgValue>
</operation>

<operation id="469" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5572">
<or_exp><and_exp><literal name="tmp_4" val="1"/>
</and_exp></or_exp>
</condition>

<node id="71" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader.preheader:38  %tmp_7_27 = icmp ugt i8 %mB_read, 33

]]></node>
<StgValue><ssdm name="tmp_7_27"/></StgValue>
</operation>

<operation id="470" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5572">
<or_exp><and_exp><literal name="tmp_4" val="1"/>
</and_exp></or_exp>
</condition>

<node id="72" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader.preheader:39  %tmp_7_28 = icmp ugt i8 %mB_read, 34

]]></node>
<StgValue><ssdm name="tmp_7_28"/></StgValue>
</operation>

<operation id="471" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5572">
<or_exp><and_exp><literal name="tmp_4" val="1"/>
</and_exp></or_exp>
</condition>

<node id="73" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader.preheader:40  %tmp_7_29 = icmp ugt i8 %mB_read, 35

]]></node>
<StgValue><ssdm name="tmp_7_29"/></StgValue>
</operation>

<operation id="472" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5572">
<or_exp><and_exp><literal name="tmp_4" val="1"/>
</and_exp></or_exp>
</condition>

<node id="74" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader.preheader:41  %tmp_7_30 = icmp ugt i8 %mB_read, 36

]]></node>
<StgValue><ssdm name="tmp_7_30"/></StgValue>
</operation>

<operation id="473" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5572">
<or_exp><and_exp><literal name="tmp_4" val="1"/>
</and_exp></or_exp>
</condition>

<node id="75" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader.preheader:42  %tmp_7_31 = icmp ugt i8 %mB_read, 37

]]></node>
<StgValue><ssdm name="tmp_7_31"/></StgValue>
</operation>

<operation id="474" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5572">
<or_exp><and_exp><literal name="tmp_4" val="1"/>
</and_exp></or_exp>
</condition>

<node id="76" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader.preheader:43  %tmp_7_32 = icmp ugt i8 %mB_read, 38

]]></node>
<StgValue><ssdm name="tmp_7_32"/></StgValue>
</operation>

<operation id="475" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5572">
<or_exp><and_exp><literal name="tmp_4" val="1"/>
</and_exp></or_exp>
</condition>

<node id="77" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader.preheader:44  %tmp_7_33 = icmp ugt i8 %mB_read, 39

]]></node>
<StgValue><ssdm name="tmp_7_33"/></StgValue>
</operation>

<operation id="476" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5572">
<or_exp><and_exp><literal name="tmp_4" val="1"/>
</and_exp></or_exp>
</condition>

<node id="78" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader.preheader:45  %tmp_7_34 = icmp ugt i8 %mB_read, 40

]]></node>
<StgValue><ssdm name="tmp_7_34"/></StgValue>
</operation>

<operation id="477" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5572">
<or_exp><and_exp><literal name="tmp_4" val="1"/>
</and_exp></or_exp>
</condition>

<node id="79" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader.preheader:46  %tmp_7_35 = icmp ugt i8 %mB_read, 41

]]></node>
<StgValue><ssdm name="tmp_7_35"/></StgValue>
</operation>

<operation id="478" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5572">
<or_exp><and_exp><literal name="tmp_4" val="1"/>
</and_exp></or_exp>
</condition>

<node id="80" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader.preheader:47  %tmp_7_36 = icmp ugt i8 %mB_read, 42

]]></node>
<StgValue><ssdm name="tmp_7_36"/></StgValue>
</operation>

<operation id="479" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5572">
<or_exp><and_exp><literal name="tmp_4" val="1"/>
</and_exp></or_exp>
</condition>

<node id="81" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader.preheader:48  %tmp_7_37 = icmp ugt i8 %mB_read, 43

]]></node>
<StgValue><ssdm name="tmp_7_37"/></StgValue>
</operation>

<operation id="480" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5572">
<or_exp><and_exp><literal name="tmp_4" val="1"/>
</and_exp></or_exp>
</condition>

<node id="82" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader.preheader:49  %tmp_7_38 = icmp ugt i8 %mB_read, 44

]]></node>
<StgValue><ssdm name="tmp_7_38"/></StgValue>
</operation>

<operation id="481" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5572">
<or_exp><and_exp><literal name="tmp_4" val="1"/>
</and_exp></or_exp>
</condition>

<node id="83" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader.preheader:50  %tmp_7_39 = icmp ugt i8 %mB_read, 45

]]></node>
<StgValue><ssdm name="tmp_7_39"/></StgValue>
</operation>

<operation id="482" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5572">
<or_exp><and_exp><literal name="tmp_4" val="1"/>
</and_exp></or_exp>
</condition>

<node id="84" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader.preheader:51  %tmp_7_40 = icmp ugt i8 %mB_read, 46

]]></node>
<StgValue><ssdm name="tmp_7_40"/></StgValue>
</operation>

<operation id="483" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5572">
<or_exp><and_exp><literal name="tmp_4" val="1"/>
</and_exp></or_exp>
</condition>

<node id="85" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader.preheader:52  %tmp_7_41 = icmp ugt i8 %mB_read, 47

]]></node>
<StgValue><ssdm name="tmp_7_41"/></StgValue>
</operation>

<operation id="484" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5572">
<or_exp><and_exp><literal name="tmp_4" val="1"/>
</and_exp></or_exp>
</condition>

<node id="86" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader.preheader:53  %tmp_7_42 = icmp ugt i8 %mB_read, 48

]]></node>
<StgValue><ssdm name="tmp_7_42"/></StgValue>
</operation>

<operation id="485" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5572">
<or_exp><and_exp><literal name="tmp_4" val="1"/>
</and_exp></or_exp>
</condition>

<node id="87" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader.preheader:54  %tmp_7_43 = icmp ugt i8 %mB_read, 49

]]></node>
<StgValue><ssdm name="tmp_7_43"/></StgValue>
</operation>

<operation id="486" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5572">
<or_exp><and_exp><literal name="tmp_4" val="1"/>
</and_exp></or_exp>
</condition>

<node id="88" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader.preheader:55  %tmp_7_44 = icmp ugt i8 %mB_read, 50

]]></node>
<StgValue><ssdm name="tmp_7_44"/></StgValue>
</operation>

<operation id="487" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5572">
<or_exp><and_exp><literal name="tmp_4" val="1"/>
</and_exp></or_exp>
</condition>

<node id="89" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader.preheader:56  %tmp_7_45 = icmp ugt i8 %mB_read, 51

]]></node>
<StgValue><ssdm name="tmp_7_45"/></StgValue>
</operation>

<operation id="488" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5572">
<or_exp><and_exp><literal name="tmp_4" val="1"/>
</and_exp></or_exp>
</condition>

<node id="90" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader.preheader:57  %tmp_7_46 = icmp ugt i8 %mB_read, 52

]]></node>
<StgValue><ssdm name="tmp_7_46"/></StgValue>
</operation>

<operation id="489" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5572">
<or_exp><and_exp><literal name="tmp_4" val="1"/>
</and_exp></or_exp>
</condition>

<node id="91" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader.preheader:58  %tmp_7_47 = icmp ugt i8 %mB_read, 53

]]></node>
<StgValue><ssdm name="tmp_7_47"/></StgValue>
</operation>

<operation id="490" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5572">
<or_exp><and_exp><literal name="tmp_4" val="1"/>
</and_exp></or_exp>
</condition>

<node id="92" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader.preheader:59  %tmp_7_48 = icmp ugt i8 %mB_read, 54

]]></node>
<StgValue><ssdm name="tmp_7_48"/></StgValue>
</operation>

<operation id="491" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5572">
<or_exp><and_exp><literal name="tmp_4" val="1"/>
</and_exp></or_exp>
</condition>

<node id="93" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader.preheader:60  %tmp_7_49 = icmp ugt i8 %mB_read, 55

]]></node>
<StgValue><ssdm name="tmp_7_49"/></StgValue>
</operation>

<operation id="492" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5572">
<or_exp><and_exp><literal name="tmp_4" val="1"/>
</and_exp></or_exp>
</condition>

<node id="94" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader.preheader:61  %tmp_7_50 = icmp ugt i8 %mB_read, 56

]]></node>
<StgValue><ssdm name="tmp_7_50"/></StgValue>
</operation>

<operation id="493" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5572">
<or_exp><and_exp><literal name="tmp_4" val="1"/>
</and_exp></or_exp>
</condition>

<node id="95" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader.preheader:62  %tmp_7_51 = icmp ugt i8 %mB_read, 57

]]></node>
<StgValue><ssdm name="tmp_7_51"/></StgValue>
</operation>

<operation id="494" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5572">
<or_exp><and_exp><literal name="tmp_4" val="1"/>
</and_exp></or_exp>
</condition>

<node id="96" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader.preheader:63  %tmp_7_52 = icmp ugt i8 %mB_read, 58

]]></node>
<StgValue><ssdm name="tmp_7_52"/></StgValue>
</operation>

<operation id="495" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5572">
<or_exp><and_exp><literal name="tmp_4" val="1"/>
</and_exp></or_exp>
</condition>

<node id="97" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader.preheader:64  %tmp_7_53 = icmp ugt i8 %mB_read, 59

]]></node>
<StgValue><ssdm name="tmp_7_53"/></StgValue>
</operation>

<operation id="496" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5572">
<or_exp><and_exp><literal name="tmp_4" val="1"/>
</and_exp></or_exp>
</condition>

<node id="98" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader.preheader:65  %tmp_7_54 = icmp ugt i8 %mB_read, 60

]]></node>
<StgValue><ssdm name="tmp_7_54"/></StgValue>
</operation>

<operation id="497" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5572">
<or_exp><and_exp><literal name="tmp_4" val="1"/>
</and_exp></or_exp>
</condition>

<node id="99" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader.preheader:66  %tmp_7_55 = icmp ugt i8 %mB_read, 61

]]></node>
<StgValue><ssdm name="tmp_7_55"/></StgValue>
</operation>

<operation id="498" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5572">
<or_exp><and_exp><literal name="tmp_4" val="1"/>
</and_exp></or_exp>
</condition>

<node id="100" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader.preheader:67  %tmp_7_56 = icmp ugt i8 %mB_read, 62

]]></node>
<StgValue><ssdm name="tmp_7_56"/></StgValue>
</operation>

<operation id="499" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5572">
<or_exp><and_exp><literal name="tmp_4" val="1"/>
</and_exp></or_exp>
</condition>

<node id="101" bw="2" op_0_bw="2" op_1_bw="8" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader.preheader:68  %tmp_216 = call i2 @_ssdm_op_PartSelect.i2.i8.i32.i32(i8 %mB_read, i32 6, i32 7)

]]></node>
<StgValue><ssdm name="tmp_216"/></StgValue>
</operation>

<operation id="500" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5572">
<or_exp><and_exp><literal name="tmp_4" val="1"/>
</and_exp></or_exp>
</condition>

<node id="102" bw="1" op_0_bw="2" op_1_bw="2">
<![CDATA[
.preheader.preheader:69  %icmp5 = icmp eq i2 %tmp_216, 0

]]></node>
<StgValue><ssdm name="icmp5"/></StgValue>
</operation>

<operation id="501" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5572">
<or_exp><and_exp><literal name="tmp_4" val="1"/>
</and_exp></or_exp>
</condition>

<node id="103" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader.preheader:70  %tmp_7_57 = icmp ugt i8 %mB_read, 64

]]></node>
<StgValue><ssdm name="tmp_7_57"/></StgValue>
</operation>

<operation id="502" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5572">
<or_exp><and_exp><literal name="tmp_4" val="1"/>
</and_exp></or_exp>
</condition>

<node id="104" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader.preheader:71  %tmp_7_58 = icmp ugt i8 %mB_read, 65

]]></node>
<StgValue><ssdm name="tmp_7_58"/></StgValue>
</operation>

<operation id="503" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5572">
<or_exp><and_exp><literal name="tmp_4" val="1"/>
</and_exp></or_exp>
</condition>

<node id="105" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader.preheader:72  %tmp_7_59 = icmp ugt i8 %mB_read, 66

]]></node>
<StgValue><ssdm name="tmp_7_59"/></StgValue>
</operation>

<operation id="504" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5572">
<or_exp><and_exp><literal name="tmp_4" val="1"/>
</and_exp></or_exp>
</condition>

<node id="106" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader.preheader:73  %tmp_7_60 = icmp ugt i8 %mB_read, 67

]]></node>
<StgValue><ssdm name="tmp_7_60"/></StgValue>
</operation>

<operation id="505" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5572">
<or_exp><and_exp><literal name="tmp_4" val="1"/>
</and_exp></or_exp>
</condition>

<node id="107" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader.preheader:74  %tmp_7_61 = icmp ugt i8 %mB_read, 68

]]></node>
<StgValue><ssdm name="tmp_7_61"/></StgValue>
</operation>

<operation id="506" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5572">
<or_exp><and_exp><literal name="tmp_4" val="1"/>
</and_exp></or_exp>
</condition>

<node id="108" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader.preheader:75  %tmp_7_62 = icmp ugt i8 %mB_read, 69

]]></node>
<StgValue><ssdm name="tmp_7_62"/></StgValue>
</operation>

<operation id="507" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5572">
<or_exp><and_exp><literal name="tmp_4" val="1"/>
</and_exp></or_exp>
</condition>

<node id="109" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader.preheader:76  %tmp_7_63 = icmp ugt i8 %mB_read, 70

]]></node>
<StgValue><ssdm name="tmp_7_63"/></StgValue>
</operation>

<operation id="508" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5572">
<or_exp><and_exp><literal name="tmp_4" val="1"/>
</and_exp></or_exp>
</condition>

<node id="110" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader.preheader:77  %tmp_7_64 = icmp ugt i8 %mB_read, 71

]]></node>
<StgValue><ssdm name="tmp_7_64"/></StgValue>
</operation>

<operation id="509" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5572">
<or_exp><and_exp><literal name="tmp_4" val="1"/>
</and_exp></or_exp>
</condition>

<node id="111" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader.preheader:78  %tmp_7_65 = icmp ugt i8 %mB_read, 72

]]></node>
<StgValue><ssdm name="tmp_7_65"/></StgValue>
</operation>

<operation id="510" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5572">
<or_exp><and_exp><literal name="tmp_4" val="1"/>
</and_exp></or_exp>
</condition>

<node id="112" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader.preheader:79  %tmp_7_66 = icmp ugt i8 %mB_read, 73

]]></node>
<StgValue><ssdm name="tmp_7_66"/></StgValue>
</operation>

<operation id="511" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5572">
<or_exp><and_exp><literal name="tmp_4" val="1"/>
</and_exp></or_exp>
</condition>

<node id="113" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader.preheader:80  %tmp_7_67 = icmp ugt i8 %mB_read, 74

]]></node>
<StgValue><ssdm name="tmp_7_67"/></StgValue>
</operation>

<operation id="512" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5572">
<or_exp><and_exp><literal name="tmp_4" val="1"/>
</and_exp></or_exp>
</condition>

<node id="114" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader.preheader:81  %tmp_7_68 = icmp ugt i8 %mB_read, 75

]]></node>
<StgValue><ssdm name="tmp_7_68"/></StgValue>
</operation>

<operation id="513" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5572">
<or_exp><and_exp><literal name="tmp_4" val="1"/>
</and_exp></or_exp>
</condition>

<node id="115" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader.preheader:82  %tmp_7_69 = icmp ugt i8 %mB_read, 76

]]></node>
<StgValue><ssdm name="tmp_7_69"/></StgValue>
</operation>

<operation id="514" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5572">
<or_exp><and_exp><literal name="tmp_4" val="1"/>
</and_exp></or_exp>
</condition>

<node id="116" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader.preheader:83  %tmp_7_70 = icmp ugt i8 %mB_read, 77

]]></node>
<StgValue><ssdm name="tmp_7_70"/></StgValue>
</operation>

<operation id="515" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5572">
<or_exp><and_exp><literal name="tmp_4" val="1"/>
</and_exp></or_exp>
</condition>

<node id="117" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader.preheader:84  %tmp_7_71 = icmp ugt i8 %mB_read, 78

]]></node>
<StgValue><ssdm name="tmp_7_71"/></StgValue>
</operation>

<operation id="516" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5572">
<or_exp><and_exp><literal name="tmp_4" val="1"/>
</and_exp></or_exp>
</condition>

<node id="118" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader.preheader:85  %tmp_7_72 = icmp ugt i8 %mB_read, 79

]]></node>
<StgValue><ssdm name="tmp_7_72"/></StgValue>
</operation>

<operation id="517" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5572">
<or_exp><and_exp><literal name="tmp_4" val="1"/>
</and_exp></or_exp>
</condition>

<node id="119" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader.preheader:86  %tmp_7_73 = icmp ugt i8 %mB_read, 80

]]></node>
<StgValue><ssdm name="tmp_7_73"/></StgValue>
</operation>

<operation id="518" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5572">
<or_exp><and_exp><literal name="tmp_4" val="1"/>
</and_exp></or_exp>
</condition>

<node id="120" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader.preheader:87  %tmp_7_74 = icmp ugt i8 %mB_read, 81

]]></node>
<StgValue><ssdm name="tmp_7_74"/></StgValue>
</operation>

<operation id="519" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5572">
<or_exp><and_exp><literal name="tmp_4" val="1"/>
</and_exp></or_exp>
</condition>

<node id="121" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader.preheader:88  %tmp_7_75 = icmp ugt i8 %mB_read, 82

]]></node>
<StgValue><ssdm name="tmp_7_75"/></StgValue>
</operation>

<operation id="520" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5572">
<or_exp><and_exp><literal name="tmp_4" val="1"/>
</and_exp></or_exp>
</condition>

<node id="122" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader.preheader:89  %tmp_7_76 = icmp ugt i8 %mB_read, 83

]]></node>
<StgValue><ssdm name="tmp_7_76"/></StgValue>
</operation>

<operation id="521" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5572">
<or_exp><and_exp><literal name="tmp_4" val="1"/>
</and_exp></or_exp>
</condition>

<node id="123" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader.preheader:90  %tmp_7_77 = icmp ugt i8 %mB_read, 84

]]></node>
<StgValue><ssdm name="tmp_7_77"/></StgValue>
</operation>

<operation id="522" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5572">
<or_exp><and_exp><literal name="tmp_4" val="1"/>
</and_exp></or_exp>
</condition>

<node id="124" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader.preheader:91  %tmp_7_78 = icmp ugt i8 %mB_read, 85

]]></node>
<StgValue><ssdm name="tmp_7_78"/></StgValue>
</operation>

<operation id="523" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5572">
<or_exp><and_exp><literal name="tmp_4" val="1"/>
</and_exp></or_exp>
</condition>

<node id="125" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader.preheader:92  %tmp_7_79 = icmp ugt i8 %mB_read, 86

]]></node>
<StgValue><ssdm name="tmp_7_79"/></StgValue>
</operation>

<operation id="524" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5572">
<or_exp><and_exp><literal name="tmp_4" val="1"/>
</and_exp></or_exp>
</condition>

<node id="126" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader.preheader:93  %tmp_7_80 = icmp ugt i8 %mB_read, 87

]]></node>
<StgValue><ssdm name="tmp_7_80"/></StgValue>
</operation>

<operation id="525" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5572">
<or_exp><and_exp><literal name="tmp_4" val="1"/>
</and_exp></or_exp>
</condition>

<node id="127" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader.preheader:94  %tmp_7_81 = icmp ugt i8 %mB_read, 88

]]></node>
<StgValue><ssdm name="tmp_7_81"/></StgValue>
</operation>

<operation id="526" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5572">
<or_exp><and_exp><literal name="tmp_4" val="1"/>
</and_exp></or_exp>
</condition>

<node id="128" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader.preheader:95  %tmp_7_82 = icmp ugt i8 %mB_read, 89

]]></node>
<StgValue><ssdm name="tmp_7_82"/></StgValue>
</operation>

<operation id="527" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5572">
<or_exp><and_exp><literal name="tmp_4" val="1"/>
</and_exp></or_exp>
</condition>

<node id="129" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader.preheader:96  %tmp_7_83 = icmp ugt i8 %mB_read, 90

]]></node>
<StgValue><ssdm name="tmp_7_83"/></StgValue>
</operation>

<operation id="528" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5572">
<or_exp><and_exp><literal name="tmp_4" val="1"/>
</and_exp></or_exp>
</condition>

<node id="130" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader.preheader:97  %tmp_7_84 = icmp ugt i8 %mB_read, 91

]]></node>
<StgValue><ssdm name="tmp_7_84"/></StgValue>
</operation>

<operation id="529" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5572">
<or_exp><and_exp><literal name="tmp_4" val="1"/>
</and_exp></or_exp>
</condition>

<node id="131" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader.preheader:98  %tmp_7_85 = icmp ugt i8 %mB_read, 92

]]></node>
<StgValue><ssdm name="tmp_7_85"/></StgValue>
</operation>

<operation id="530" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5572">
<or_exp><and_exp><literal name="tmp_4" val="1"/>
</and_exp></or_exp>
</condition>

<node id="132" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader.preheader:99  %tmp_7_86 = icmp ugt i8 %mB_read, 93

]]></node>
<StgValue><ssdm name="tmp_7_86"/></StgValue>
</operation>

<operation id="531" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5572">
<or_exp><and_exp><literal name="tmp_4" val="1"/>
</and_exp></or_exp>
</condition>

<node id="133" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader.preheader:100  %tmp_7_87 = icmp ugt i8 %mB_read, 94

]]></node>
<StgValue><ssdm name="tmp_7_87"/></StgValue>
</operation>

<operation id="532" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5572">
<or_exp><and_exp><literal name="tmp_4" val="1"/>
</and_exp></or_exp>
</condition>

<node id="134" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader.preheader:101  %tmp_7_88 = icmp ugt i8 %mB_read, 95

]]></node>
<StgValue><ssdm name="tmp_7_88"/></StgValue>
</operation>

<operation id="533" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5572">
<or_exp><and_exp><literal name="tmp_4" val="1"/>
</and_exp></or_exp>
</condition>

<node id="135" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader.preheader:102  %tmp_7_89 = icmp ugt i8 %mB_read, 96

]]></node>
<StgValue><ssdm name="tmp_7_89"/></StgValue>
</operation>

<operation id="534" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5572">
<or_exp><and_exp><literal name="tmp_4" val="1"/>
</and_exp></or_exp>
</condition>

<node id="136" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader.preheader:103  %tmp_7_90 = icmp ugt i8 %mB_read, 97

]]></node>
<StgValue><ssdm name="tmp_7_90"/></StgValue>
</operation>

<operation id="535" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5572">
<or_exp><and_exp><literal name="tmp_4" val="1"/>
</and_exp></or_exp>
</condition>

<node id="137" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader.preheader:104  %tmp_7_91 = icmp ugt i8 %mB_read, 98

]]></node>
<StgValue><ssdm name="tmp_7_91"/></StgValue>
</operation>

<operation id="536" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5572">
<or_exp><and_exp><literal name="tmp_4" val="1"/>
</and_exp></or_exp>
</condition>

<node id="138" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader.preheader:105  %tmp_7_92 = icmp ugt i8 %mB_read, 99

]]></node>
<StgValue><ssdm name="tmp_7_92"/></StgValue>
</operation>

<operation id="537" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5572">
<or_exp><and_exp><literal name="tmp_4" val="1"/>
</and_exp></or_exp>
</condition>

<node id="139" bw="0" op_0_bw="0">
<![CDATA[
.preheader.preheader:106  br label %1

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="2" st_id="2">

<operation id="538" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="141" bw="14" op_0_bw="14" op_1_bw="0">
<![CDATA[
:0  %indvar_flatten = phi i14 [ 0, %.preheader.preheader ], [ %indvar_flatten_next, %.loopexit ]

]]></node>
<StgValue><ssdm name="indvar_flatten"/></StgValue>
</operation>

<operation id="539" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="142" bw="7" op_0_bw="7" op_1_bw="0">
<![CDATA[
:1  %i = phi i7 [ 0, %.preheader.preheader ], [ %i_mid2, %.loopexit ]

]]></node>
<StgValue><ssdm name="i"/></StgValue>
</operation>

<operation id="540" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="143" bw="7" op_0_bw="7" op_1_bw="0">
<![CDATA[
:2  %j = phi i7 [ 0, %.preheader.preheader ], [ %j_1, %.loopexit ]

]]></node>
<StgValue><ssdm name="j"/></StgValue>
</operation>

<operation id="541" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="144" bw="1" op_0_bw="14" op_1_bw="14">
<![CDATA[
:3  %exitcond_flatten = icmp eq i14 %indvar_flatten, -6384

]]></node>
<StgValue><ssdm name="exitcond_flatten"/></StgValue>
</operation>

<operation id="542" st_id="2" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="145" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
:4  %indvar_flatten_next = add i14 %indvar_flatten, 1

]]></node>
<StgValue><ssdm name="indvar_flatten_next"/></StgValue>
</operation>

<operation id="543" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="146" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:5  br i1 %exitcond_flatten, label %.loopexit3, label %.preheader

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="544" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5250">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<node id="148" bw="0" op_0_bw="0" op_1_bw="8">
<![CDATA[
.preheader:0  call void (...)* @_ssdm_op_SpecLoopName([8 x i8]* @str1)

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="545" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5250">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<node id="149" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
.preheader:1  %empty_4 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 10000, i64 10000, i64 10000) nounwind

]]></node>
<StgValue><ssdm name="empty_4"/></StgValue>
</operation>

<operation id="546" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5250">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<node id="150" bw="1" op_0_bw="7" op_1_bw="7">
<![CDATA[
.preheader:2  %exitcond = icmp eq i7 %j, -28

]]></node>
<StgValue><ssdm name="exitcond"/></StgValue>
</operation>

<operation id="547" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5250">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<node id="151" bw="7" op_0_bw="1" op_1_bw="7" op_2_bw="7">
<![CDATA[
.preheader:3  %j_mid2 = select i1 %exitcond, i7 0, i7 %j

]]></node>
<StgValue><ssdm name="j_mid2"/></StgValue>
</operation>

<operation id="548" st_id="2" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5250">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<node id="152" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
.preheader:4  %i_s = add i7 %i, 1

]]></node>
<StgValue><ssdm name="i_s"/></StgValue>
</operation>

<operation id="549" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5250">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<node id="153" bw="7" op_0_bw="1" op_1_bw="7" op_2_bw="7">
<![CDATA[
.preheader:5  %i_mid2 = select i1 %exitcond, i7 %i_s, i7 %i

]]></node>
<StgValue><ssdm name="i_mid2"/></StgValue>
</operation>

<operation id="550" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5250">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<node id="154" bw="8" op_0_bw="7">
<![CDATA[
.preheader:6  %i_cast = zext i7 %i_mid2 to i8

]]></node>
<StgValue><ssdm name="i_cast"/></StgValue>
</operation>

<operation id="551" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5250">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<node id="155" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader:7  %tmp_5 = icmp ult i8 %i_cast, %mC_read

]]></node>
<StgValue><ssdm name="tmp_5"/></StgValue>
</operation>

<operation id="552" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5250">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<node id="156" bw="8" op_0_bw="7">
<![CDATA[
.preheader:8  %j_cast = zext i7 %j_mid2 to i8

]]></node>
<StgValue><ssdm name="j_cast"/></StgValue>
</operation>

<operation id="553" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5250">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<node id="157" bw="0" op_0_bw="0" op_1_bw="8">
<![CDATA[
.preheader:9  call void (...)* @_ssdm_op_SpecLoopName([4 x i8]* @p_str1) nounwind

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="554" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5250">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<node id="158" bw="32" op_0_bw="32" op_1_bw="8">
<![CDATA[
.preheader:10  %tmp_2 = call i32 (...)* @_ssdm_op_SpecRegionBegin([4 x i8]* @p_str1) nounwind

]]></node>
<StgValue><ssdm name="tmp_2"/></StgValue>
</operation>

<operation id="555" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5250">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<node id="159" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="8">
<![CDATA[
.preheader:11  call void (...)* @_ssdm_op_SpecPipeline(i32 1, i32 1, i32 1, i32 0, [1 x i8]* @p_str2) nounwind

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="556" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5250">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<node id="160" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader:12  %tmp_8 = icmp ult i8 %j_cast, %nC_read

]]></node>
<StgValue><ssdm name="tmp_8"/></StgValue>
</operation>

<operation id="557" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5250">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<node id="161" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader:13  %tmp_9 = and i1 %tmp_5, %tmp_8

]]></node>
<StgValue><ssdm name="tmp_9"/></StgValue>
</operation>

<operation id="558" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5250">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<node id="162" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader:14  br i1 %tmp_9, label %2, label %.loopexit

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="559" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5573">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_9" val="1"/>
<literal name="tmp_s" val="0"/>
</and_exp></or_exp>
</condition>

<node id="182" bw="64" op_0_bw="7">
<![CDATA[
:3  %tmp_10 = zext i7 %j_mid2 to i64

]]></node>
<StgValue><ssdm name="tmp_10"/></StgValue>
</operation>

<operation id="560" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5573">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_9" val="1"/>
<literal name="tmp_s" val="0"/>
</and_exp></or_exp>
</condition>

<node id="183" bw="14" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:4  %B_addr = getelementptr [10000 x i32]* %B, i64 0, i64 %tmp_10

]]></node>
<StgValue><ssdm name="B_addr"/></StgValue>
</operation>

<operation id="561" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5573">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_9" val="1"/>
<literal name="tmp_s" val="0"/>
</and_exp></or_exp>
</condition>

<node id="184" bw="32" op_0_bw="14">
<![CDATA[
:5  %B_load = load i32* %B_addr, align 4

]]></node>
<StgValue><ssdm name="B_load"/></StgValue>
</operation>

<operation id="562" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5574">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_9" val="1"/>
</and_exp></or_exp>
</condition>

<node id="190" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
._crit_edge.0:0  br i1 %icmp, label %._crit_edge.1, label %4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="563" st_id="2" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5575">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_9" val="1"/>
<literal name="icmp" val="0"/>
</and_exp></or_exp>
</condition>

<node id="196" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
:4  %p_addr3 = add i8 %j_cast, 100

]]></node>
<StgValue><ssdm name="p_addr3"/></StgValue>
</operation>

<operation id="564" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5575">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_9" val="1"/>
<literal name="icmp" val="0"/>
</and_exp></or_exp>
</condition>

<node id="197" bw="64" op_0_bw="8">
<![CDATA[
:5  %tmp_14 = zext i8 %p_addr3 to i64

]]></node>
<StgValue><ssdm name="tmp_14"/></StgValue>
</operation>

<operation id="565" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5575">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_9" val="1"/>
<literal name="icmp" val="0"/>
</and_exp></or_exp>
</condition>

<node id="198" bw="14" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:6  %B_addr_1 = getelementptr [10000 x i32]* %B, i64 0, i64 %tmp_14

]]></node>
<StgValue><ssdm name="B_addr_1"/></StgValue>
</operation>

<operation id="566" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5575">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_9" val="1"/>
<literal name="icmp" val="0"/>
</and_exp></or_exp>
</condition>

<node id="199" bw="32" op_0_bw="14">
<![CDATA[
:7  %B_load_1 = load i32* %B_addr_1, align 4

]]></node>
<StgValue><ssdm name="B_load_1"/></StgValue>
</operation>

<operation id="567" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5576">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_9" val="1"/>
</and_exp></or_exp>
</condition>

<node id="207" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
._crit_edge.1:0  br i1 %tmp_7_2, label %5, label %._crit_edge.2

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="568" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5577">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_9" val="1"/>
</and_exp></or_exp>
</condition>

<node id="224" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
._crit_edge.2:0  br i1 %icmp1, label %._crit_edge.3, label %6

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="569" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5578">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_9" val="1"/>
</and_exp></or_exp>
</condition>

<node id="241" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
._crit_edge.3:0  br i1 %tmp_7_4, label %7, label %._crit_edge.4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="570" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5579">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_9" val="1"/>
</and_exp></or_exp>
</condition>

<node id="258" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
._crit_edge.4:0  br i1 %tmp_7_5, label %8, label %._crit_edge.5

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="571" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5580">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_9" val="1"/>
</and_exp></or_exp>
</condition>

<node id="275" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
._crit_edge.5:0  br i1 %tmp_7_6, label %9, label %._crit_edge.6

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="572" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5581">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_9" val="1"/>
</and_exp></or_exp>
</condition>

<node id="292" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
._crit_edge.6:0  br i1 %icmp2, label %._crit_edge.7, label %10

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="573" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5582">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_9" val="1"/>
</and_exp></or_exp>
</condition>

<node id="309" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
._crit_edge.7:0  br i1 %tmp_7_8, label %11, label %._crit_edge.8

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="574" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5583">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_9" val="1"/>
</and_exp></or_exp>
</condition>

<node id="327" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
._crit_edge.8:0  br i1 %tmp_7_9, label %12, label %._crit_edge.9

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="575" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5584">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_9" val="1"/>
</and_exp></or_exp>
</condition>

<node id="344" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
._crit_edge.9:0  br i1 %tmp_7_s, label %13, label %._crit_edge.10

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="576" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5585">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_9" val="1"/>
</and_exp></or_exp>
</condition>

<node id="361" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
._crit_edge.10:0  br i1 %tmp_7_1, label %14, label %._crit_edge.11

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="577" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5586">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_9" val="1"/>
</and_exp></or_exp>
</condition>

<node id="378" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
._crit_edge.11:0  br i1 %tmp_7_3, label %15, label %._crit_edge.12

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="578" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5587">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_9" val="1"/>
</and_exp></or_exp>
</condition>

<node id="395" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
._crit_edge.12:0  br i1 %tmp_7_7, label %16, label %._crit_edge.13

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="579" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5588">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_9" val="1"/>
</and_exp></or_exp>
</condition>

<node id="412" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
._crit_edge.13:0  br i1 %tmp_7_10, label %17, label %._crit_edge.14

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="580" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5589">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_9" val="1"/>
</and_exp></or_exp>
</condition>

<node id="429" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
._crit_edge.14:0  br i1 %icmp3, label %._crit_edge.15, label %18

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="581" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5590">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_9" val="1"/>
</and_exp></or_exp>
</condition>

<node id="446" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
._crit_edge.15:0  br i1 %tmp_7_11, label %19, label %._crit_edge.16

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="582" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5591">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_9" val="1"/>
</and_exp></or_exp>
</condition>

<node id="464" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
._crit_edge.16:0  br i1 %tmp_7_12, label %20, label %._crit_edge.17

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="583" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5592">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_9" val="1"/>
</and_exp></or_exp>
</condition>

<node id="482" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
._crit_edge.17:0  br i1 %tmp_7_13, label %21, label %._crit_edge.18

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="584" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5593">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_9" val="1"/>
</and_exp></or_exp>
</condition>

<node id="500" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
._crit_edge.18:0  br i1 %tmp_7_14, label %22, label %._crit_edge.19

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="585" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5594">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_9" val="1"/>
</and_exp></or_exp>
</condition>

<node id="518" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
._crit_edge.19:0  br i1 %tmp_7_15, label %23, label %._crit_edge.20

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="586" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5595">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_9" val="1"/>
</and_exp></or_exp>
</condition>

<node id="535" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
._crit_edge.20:0  br i1 %tmp_7_16, label %24, label %._crit_edge.21

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="587" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5596">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_9" val="1"/>
</and_exp></or_exp>
</condition>

<node id="552" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
._crit_edge.21:0  br i1 %tmp_7_17, label %25, label %._crit_edge.22

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="588" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5597">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_9" val="1"/>
</and_exp></or_exp>
</condition>

<node id="569" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
._crit_edge.22:0  br i1 %tmp_7_18, label %26, label %._crit_edge.23

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="589" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5598">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_9" val="1"/>
</and_exp></or_exp>
</condition>

<node id="586" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
._crit_edge.23:0  br i1 %tmp_7_19, label %27, label %._crit_edge.24

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="590" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5599">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_9" val="1"/>
</and_exp></or_exp>
</condition>

<node id="603" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
._crit_edge.24:0  br i1 %tmp_7_20, label %28, label %._crit_edge.25

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="591" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5600">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_9" val="1"/>
</and_exp></or_exp>
</condition>

<node id="620" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
._crit_edge.25:0  br i1 %tmp_7_21, label %29, label %._crit_edge.26

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="592" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5601">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_9" val="1"/>
</and_exp></or_exp>
</condition>

<node id="637" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
._crit_edge.26:0  br i1 %tmp_7_22, label %30, label %._crit_edge.27

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="593" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5602">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_9" val="1"/>
</and_exp></or_exp>
</condition>

<node id="654" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
._crit_edge.27:0  br i1 %tmp_7_23, label %31, label %._crit_edge.28

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="594" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5603">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_9" val="1"/>
</and_exp></or_exp>
</condition>

<node id="671" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
._crit_edge.28:0  br i1 %tmp_7_24, label %32, label %._crit_edge.29

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="595" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5604">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_9" val="1"/>
</and_exp></or_exp>
</condition>

<node id="688" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
._crit_edge.29:0  br i1 %tmp_7_25, label %33, label %._crit_edge.30

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="596" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5605">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_9" val="1"/>
</and_exp></or_exp>
</condition>

<node id="705" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
._crit_edge.30:0  br i1 %icmp4, label %._crit_edge.31, label %34

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="597" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5606">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_9" val="1"/>
</and_exp></or_exp>
</condition>

<node id="723" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
._crit_edge.31:0  br i1 %tmp_7_26, label %35, label %._crit_edge.32

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="598" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5607">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_9" val="1"/>
</and_exp></or_exp>
</condition>

<node id="740" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
._crit_edge.32:0  br i1 %tmp_7_27, label %36, label %._crit_edge.33

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="599" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5608">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_9" val="1"/>
</and_exp></or_exp>
</condition>

<node id="758" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
._crit_edge.33:0  br i1 %tmp_7_28, label %37, label %._crit_edge.34

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="600" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5609">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_9" val="1"/>
</and_exp></or_exp>
</condition>

<node id="776" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
._crit_edge.34:0  br i1 %tmp_7_29, label %38, label %._crit_edge.35

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="601" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5610">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_9" val="1"/>
</and_exp></or_exp>
</condition>

<node id="794" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
._crit_edge.35:0  br i1 %tmp_7_30, label %39, label %._crit_edge.36

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="602" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5611">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_9" val="1"/>
</and_exp></or_exp>
</condition>

<node id="812" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
._crit_edge.36:0  br i1 %tmp_7_31, label %40, label %._crit_edge.37

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="603" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5612">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_9" val="1"/>
</and_exp></or_exp>
</condition>

<node id="830" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
._crit_edge.37:0  br i1 %tmp_7_32, label %41, label %._crit_edge.38

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="604" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5613">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_9" val="1"/>
</and_exp></or_exp>
</condition>

<node id="848" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
._crit_edge.38:0  br i1 %tmp_7_33, label %42, label %._crit_edge.39

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="605" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5614">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_9" val="1"/>
</and_exp></or_exp>
</condition>

<node id="866" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
._crit_edge.39:0  br i1 %tmp_7_34, label %43, label %._crit_edge.40

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="606" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5615">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_9" val="1"/>
</and_exp></or_exp>
</condition>

<node id="883" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
._crit_edge.40:0  br i1 %tmp_7_35, label %44, label %._crit_edge.41

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="607" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5616">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_9" val="1"/>
</and_exp></or_exp>
</condition>

<node id="900" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
._crit_edge.41:0  br i1 %tmp_7_36, label %45, label %._crit_edge.42

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="608" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5617">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_9" val="1"/>
</and_exp></or_exp>
</condition>

<node id="917" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
._crit_edge.42:0  br i1 %tmp_7_37, label %46, label %._crit_edge.43

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="609" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5618">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_9" val="1"/>
</and_exp></or_exp>
</condition>

<node id="934" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
._crit_edge.43:0  br i1 %tmp_7_38, label %47, label %._crit_edge.44

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="610" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5619">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_9" val="1"/>
</and_exp></or_exp>
</condition>

<node id="951" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
._crit_edge.44:0  br i1 %tmp_7_39, label %48, label %._crit_edge.45

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="611" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5620">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_9" val="1"/>
</and_exp></or_exp>
</condition>

<node id="968" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
._crit_edge.45:0  br i1 %tmp_7_40, label %49, label %._crit_edge.46

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="612" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5621">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_9" val="1"/>
</and_exp></or_exp>
</condition>

<node id="985" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
._crit_edge.46:0  br i1 %tmp_7_41, label %50, label %._crit_edge.47

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="613" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5622">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_9" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1002" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
._crit_edge.47:0  br i1 %tmp_7_42, label %51, label %._crit_edge.48

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="614" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5623">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_9" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1019" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
._crit_edge.48:0  br i1 %tmp_7_43, label %52, label %._crit_edge.49

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="615" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5624">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_9" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1036" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
._crit_edge.49:0  br i1 %tmp_7_44, label %53, label %._crit_edge.50

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="616" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5625">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_9" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1053" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
._crit_edge.50:0  br i1 %tmp_7_45, label %54, label %._crit_edge.51

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="617" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5626">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_9" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1070" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
._crit_edge.51:0  br i1 %tmp_7_46, label %55, label %._crit_edge.52

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="618" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5627">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_9" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1087" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
._crit_edge.52:0  br i1 %tmp_7_47, label %56, label %._crit_edge.53

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="619" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5628">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_9" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1104" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
._crit_edge.53:0  br i1 %tmp_7_48, label %57, label %._crit_edge.54

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="620" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5629">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_9" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1121" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
._crit_edge.54:0  br i1 %tmp_7_49, label %58, label %._crit_edge.55

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="621" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5630">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_9" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1138" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
._crit_edge.55:0  br i1 %tmp_7_50, label %59, label %._crit_edge.56

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="622" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5631">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_9" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1155" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
._crit_edge.56:0  br i1 %tmp_7_51, label %60, label %._crit_edge.57

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="623" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5632">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_9" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1172" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
._crit_edge.57:0  br i1 %tmp_7_52, label %61, label %._crit_edge.58

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="624" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5633">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_9" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1189" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
._crit_edge.58:0  br i1 %tmp_7_53, label %62, label %._crit_edge.59

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="625" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5634">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_9" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1206" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
._crit_edge.59:0  br i1 %tmp_7_54, label %63, label %._crit_edge.60

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="626" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5635">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_9" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1223" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
._crit_edge.60:0  br i1 %tmp_7_55, label %64, label %._crit_edge.61

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="627" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5636">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_9" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1240" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
._crit_edge.61:0  br i1 %tmp_7_56, label %65, label %._crit_edge.62

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="628" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5637">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_9" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1258" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
._crit_edge.62:0  br i1 %icmp5, label %._crit_edge.63, label %66

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="629" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5638">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_9" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1276" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
._crit_edge.63:0  br i1 %tmp_7_57, label %67, label %._crit_edge.64

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="630" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5639">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_9" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1293" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
._crit_edge.64:0  br i1 %tmp_7_58, label %68, label %._crit_edge.65

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="631" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5640">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_9" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1311" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
._crit_edge.65:0  br i1 %tmp_7_59, label %69, label %._crit_edge.66

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="632" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5641">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_9" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1329" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
._crit_edge.66:0  br i1 %tmp_7_60, label %70, label %._crit_edge.67

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="633" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5642">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_9" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1347" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
._crit_edge.67:0  br i1 %tmp_7_61, label %71, label %._crit_edge.68

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="634" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5643">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_9" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1365" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
._crit_edge.68:0  br i1 %tmp_7_62, label %72, label %._crit_edge.69

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="635" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5644">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_9" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1383" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
._crit_edge.69:0  br i1 %tmp_7_63, label %73, label %._crit_edge.70

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="636" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5645">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_9" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1401" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
._crit_edge.70:0  br i1 %tmp_7_64, label %74, label %._crit_edge.71

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="637" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5646">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_9" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1419" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
._crit_edge.71:0  br i1 %tmp_7_65, label %75, label %._crit_edge.72

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="638" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5647">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_9" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1437" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
._crit_edge.72:0  br i1 %tmp_7_66, label %76, label %._crit_edge.73

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="639" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5648">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_9" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1455" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
._crit_edge.73:0  br i1 %tmp_7_67, label %77, label %._crit_edge.74

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="640" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5649">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_9" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1473" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
._crit_edge.74:0  br i1 %tmp_7_68, label %78, label %._crit_edge.75

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="641" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5650">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_9" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1491" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
._crit_edge.75:0  br i1 %tmp_7_69, label %79, label %._crit_edge.76

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="642" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5651">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_9" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1509" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
._crit_edge.76:0  br i1 %tmp_7_70, label %80, label %._crit_edge.77

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="643" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5652">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_9" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1527" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
._crit_edge.77:0  br i1 %tmp_7_71, label %81, label %._crit_edge.78

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="644" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5653">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_9" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1545" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
._crit_edge.78:0  br i1 %tmp_7_72, label %82, label %._crit_edge.79

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="645" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5654">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_9" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1563" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
._crit_edge.79:0  br i1 %tmp_7_73, label %83, label %._crit_edge.80

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="646" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5655">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_9" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1581" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
._crit_edge.80:0  br i1 %tmp_7_74, label %84, label %._crit_edge.81

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="647" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5656">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_9" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1598" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
._crit_edge.81:0  br i1 %tmp_7_75, label %85, label %._crit_edge.82

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="648" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5657">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_9" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1615" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
._crit_edge.82:0  br i1 %tmp_7_76, label %86, label %._crit_edge.83

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="649" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5658">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_9" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1632" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
._crit_edge.83:0  br i1 %tmp_7_77, label %87, label %._crit_edge.84

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="650" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5659">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_9" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1649" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
._crit_edge.84:0  br i1 %tmp_7_78, label %88, label %._crit_edge.85

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="651" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5660">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_9" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1666" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
._crit_edge.85:0  br i1 %tmp_7_79, label %89, label %._crit_edge.86

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="652" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5661">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_9" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1683" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
._crit_edge.86:0  br i1 %tmp_7_80, label %90, label %._crit_edge.87

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="653" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5662">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_9" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1700" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
._crit_edge.87:0  br i1 %tmp_7_81, label %91, label %._crit_edge.88

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="654" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5663">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_9" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1717" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
._crit_edge.88:0  br i1 %tmp_7_82, label %92, label %._crit_edge.89

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="655" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5664">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_9" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1734" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
._crit_edge.89:0  br i1 %tmp_7_83, label %93, label %._crit_edge.90

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="656" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5665">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_9" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1751" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
._crit_edge.90:0  br i1 %tmp_7_84, label %94, label %._crit_edge.91

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="657" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5666">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_9" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1768" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
._crit_edge.91:0  br i1 %tmp_7_85, label %95, label %._crit_edge.92

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="658" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5667">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_9" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1785" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
._crit_edge.92:0  br i1 %tmp_7_86, label %96, label %._crit_edge.93

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="659" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5668">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_9" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1802" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
._crit_edge.93:0  br i1 %tmp_7_87, label %97, label %._crit_edge.94

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="660" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5669">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_9" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1819" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
._crit_edge.94:0  br i1 %tmp_7_88, label %98, label %._crit_edge.95

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="661" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5670">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_9" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1836" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
._crit_edge.95:0  br i1 %tmp_7_89, label %99, label %._crit_edge.96

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="662" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5671">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_9" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1853" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
._crit_edge.96:0  br i1 %tmp_7_90, label %100, label %._crit_edge.97

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="663" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5672">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_9" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1870" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
._crit_edge.97:0  br i1 %tmp_7_91, label %101, label %._crit_edge.98

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="664" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5673">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_9" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1887" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
._crit_edge.98:0  br i1 %tmp_7_92, label %102, label %._crit_edge.99

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="665" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5674">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_9" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1904" bw="0" op_0_bw="0">
<![CDATA[
._crit_edge.99:0  br label %.loopexit

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="666" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5675">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<node id="1906" bw="32" op_0_bw="32" op_1_bw="8" op_2_bw="32">
<![CDATA[
.loopexit:0  %empty = call i32 (...)* @_ssdm_op_SpecRegionEnd([4 x i8]* @p_str1, i32 %tmp_2) nounwind

]]></node>
<StgValue><ssdm name="empty"/></StgValue>
</operation>

<operation id="667" st_id="2" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5675">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<node id="1907" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
.loopexit:1  %j_1 = add i7 %j_mid2, 1

]]></node>
<StgValue><ssdm name="j_1"/></StgValue>
</operation>

<operation id="668" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5675">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<node id="1908" bw="0" op_0_bw="0">
<![CDATA[
.loopexit:2  br label %1

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="3" st_id="3">

<operation id="669" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5676">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_9" val="1"/>
</and_exp></or_exp>
</condition>

<node id="164" bw="15" op_0_bw="7">
<![CDATA[
:0  %tmp_6_trn_cast = zext i7 %i_mid2 to i15

]]></node>
<StgValue><ssdm name="tmp_6_trn_cast"/></StgValue>
</operation>

<operation id="670" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5676">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_9" val="1"/>
</and_exp></or_exp>
</condition>

<node id="166" bw="9" op_0_bw="7">
<![CDATA[
:2  %tmp_trn_cast616_cast1 = zext i7 %j_mid2 to i9

]]></node>
<StgValue><ssdm name="tmp_trn_cast616_cast1"/></StgValue>
</operation>

<operation id="671" st_id="3" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5676">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_9" val="1"/>
</and_exp></or_exp>
</condition>

<node id="171" bw="15" op_0_bw="15" op_1_bw="15">
<![CDATA[
:7  %p_addr = mul i15 100, %tmp_6_trn_cast

]]></node>
<StgValue><ssdm name="p_addr"/></StgValue>
</operation>

<operation id="672" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5676">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_9" val="1"/>
</and_exp></or_exp>
</condition>

<node id="172" bw="14" op_0_bw="15">
<![CDATA[
:8  %tmp_217 = trunc i15 %p_addr to i14

]]></node>
<StgValue><ssdm name="tmp_217"/></StgValue>
</operation>

<operation id="673" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5676">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_9" val="1"/>
</and_exp></or_exp>
</condition>

<node id="177" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:13  br i1 %tmp_s, label %._crit_edge.0, label %3

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="674" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5573">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_9" val="1"/>
<literal name="tmp_s" val="0"/>
</and_exp></or_exp>
</condition>

<node id="184" bw="32" op_0_bw="14">
<![CDATA[
:5  %B_load = load i32* %B_addr, align 4

]]></node>
<StgValue><ssdm name="B_load"/></StgValue>
</operation>

<operation id="675" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5575">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_9" val="1"/>
<literal name="icmp" val="0"/>
</and_exp></or_exp>
</condition>

<node id="199" bw="32" op_0_bw="14">
<![CDATA[
:7  %B_load_1 = load i32* %B_addr_1, align 4

]]></node>
<StgValue><ssdm name="B_load_1"/></StgValue>
</operation>

<operation id="676" st_id="3" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5677">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_9" val="1"/>
<literal name="tmp_7_2" val="1"/>
</and_exp></or_exp>
</condition>

<node id="213" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
:4  %p_addr6 = add i9 %tmp_trn_cast616_cast1, 200

]]></node>
<StgValue><ssdm name="p_addr6"/></StgValue>
</operation>

<operation id="677" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5677">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_9" val="1"/>
<literal name="tmp_7_2" val="1"/>
</and_exp></or_exp>
</condition>

<node id="214" bw="64" op_0_bw="9">
<![CDATA[
:5  %tmp_16 = zext i9 %p_addr6 to i64

]]></node>
<StgValue><ssdm name="tmp_16"/></StgValue>
</operation>

<operation id="678" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5677">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_9" val="1"/>
<literal name="tmp_7_2" val="1"/>
</and_exp></or_exp>
</condition>

<node id="215" bw="14" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:6  %B_addr_2 = getelementptr [10000 x i32]* %B, i64 0, i64 %tmp_16

]]></node>
<StgValue><ssdm name="B_addr_2"/></StgValue>
</operation>

<operation id="679" st_id="3" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5677">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_9" val="1"/>
<literal name="tmp_7_2" val="1"/>
</and_exp></or_exp>
</condition>

<node id="216" bw="32" op_0_bw="14">
<![CDATA[
:7  %B_load_2 = load i32* %B_addr_2, align 4

]]></node>
<StgValue><ssdm name="B_load_2"/></StgValue>
</operation>

<operation id="680" st_id="3" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5678">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_9" val="1"/>
<literal name="icmp1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="230" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
:4  %p_addr9 = add i9 %tmp_trn_cast616_cast1, -212

]]></node>
<StgValue><ssdm name="p_addr9"/></StgValue>
</operation>

<operation id="681" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5678">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_9" val="1"/>
<literal name="icmp1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="231" bw="64" op_0_bw="9">
<![CDATA[
:5  %tmp_18 = zext i9 %p_addr9 to i64

]]></node>
<StgValue><ssdm name="tmp_18"/></StgValue>
</operation>

<operation id="682" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5678">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_9" val="1"/>
<literal name="icmp1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="232" bw="14" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:6  %B_addr_3 = getelementptr [10000 x i32]* %B, i64 0, i64 %tmp_18

]]></node>
<StgValue><ssdm name="B_addr_3"/></StgValue>
</operation>

<operation id="683" st_id="3" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5678">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_9" val="1"/>
<literal name="icmp1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="233" bw="32" op_0_bw="14">
<![CDATA[
:7  %B_load_3 = load i32* %B_addr_3, align 4

]]></node>
<StgValue><ssdm name="B_load_3"/></StgValue>
</operation>
</state>

<state id="4" st_id="4">

<operation id="684" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5676">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_9" val="1"/>
</and_exp></or_exp>
</condition>

<node id="167" bw="10" op_0_bw="7">
<![CDATA[
:3  %tmp_trn_cast616_cast2 = zext i7 %j_mid2 to i10

]]></node>
<StgValue><ssdm name="tmp_trn_cast616_cast2"/></StgValue>
</operation>

<operation id="685" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5676">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_9" val="1"/>
</and_exp></or_exp>
</condition>

<node id="170" bw="14" op_0_bw="7">
<![CDATA[
:6  %tmp_trn_cast = zext i7 %j_mid2 to i14

]]></node>
<StgValue><ssdm name="tmp_trn_cast"/></StgValue>
</operation>

<operation id="686" st_id="4" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5676">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_9" val="1"/>
</and_exp></or_exp>
</condition>

<node id="173" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
:9  %p_addr1 = add i14 %tmp_trn_cast, %tmp_217

]]></node>
<StgValue><ssdm name="p_addr1"/></StgValue>
</operation>

<operation id="687" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5676">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_9" val="1"/>
</and_exp></or_exp>
</condition>

<node id="174" bw="64" op_0_bw="14">
<![CDATA[
:10  %tmp_6 = zext i14 %p_addr1 to i64

]]></node>
<StgValue><ssdm name="tmp_6"/></StgValue>
</operation>

<operation id="688" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5676">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_9" val="1"/>
</and_exp></or_exp>
</condition>

<node id="175" bw="14" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
:11  %C_addr = getelementptr [10000 x i64]* %C, i64 0, i64 %tmp_6

]]></node>
<StgValue><ssdm name="C_addr"/></StgValue>
</operation>

<operation id="689" st_id="4" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5676">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_9" val="1"/>
</and_exp></or_exp>
</condition>

<node id="176" bw="0" op_0_bw="64" op_1_bw="14">
<![CDATA[
:12  store i64 0, i64* %C_addr, align 8

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="690" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5573">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_9" val="1"/>
<literal name="tmp_s" val="0"/>
</and_exp></or_exp>
</condition>

<node id="179" bw="64" op_0_bw="15">
<![CDATA[
:0  %tmp_7 = zext i15 %p_addr to i64

]]></node>
<StgValue><ssdm name="tmp_7"/></StgValue>
</operation>

<operation id="691" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5573">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_9" val="1"/>
<literal name="tmp_s" val="0"/>
</and_exp></or_exp>
</condition>

<node id="180" bw="14" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:1  %A_addr = getelementptr [10000 x i32]* %A, i64 0, i64 %tmp_7

]]></node>
<StgValue><ssdm name="A_addr"/></StgValue>
</operation>

<operation id="692" st_id="4" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5573">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_9" val="1"/>
<literal name="tmp_s" val="0"/>
</and_exp></or_exp>
</condition>

<node id="181" bw="32" op_0_bw="14">
<![CDATA[
:2  %A_load = load i32* %A_addr, align 4

]]></node>
<StgValue><ssdm name="A_load"/></StgValue>
</operation>

<operation id="693" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5575">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_9" val="1"/>
<literal name="icmp" val="0"/>
</and_exp></or_exp>
</condition>

<node id="192" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
:0  %p_addr2 = or i14 %tmp_217, 1

]]></node>
<StgValue><ssdm name="p_addr2"/></StgValue>
</operation>

<operation id="694" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5575">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_9" val="1"/>
<literal name="icmp" val="0"/>
</and_exp></or_exp>
</condition>

<node id="193" bw="64" op_0_bw="14">
<![CDATA[
:1  %tmp_13 = zext i14 %p_addr2 to i64

]]></node>
<StgValue><ssdm name="tmp_13"/></StgValue>
</operation>

<operation id="695" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5575">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_9" val="1"/>
<literal name="icmp" val="0"/>
</and_exp></or_exp>
</condition>

<node id="194" bw="14" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:2  %A_addr_1 = getelementptr [10000 x i32]* %A, i64 0, i64 %tmp_13

]]></node>
<StgValue><ssdm name="A_addr_1"/></StgValue>
</operation>

<operation id="696" st_id="4" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5575">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_9" val="1"/>
<literal name="icmp" val="0"/>
</and_exp></or_exp>
</condition>

<node id="195" bw="32" op_0_bw="14">
<![CDATA[
:3  %A_load_1 = load i32* %A_addr_1, align 4

]]></node>
<StgValue><ssdm name="A_load_1"/></StgValue>
</operation>

<operation id="697" st_id="4" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5677">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_9" val="1"/>
<literal name="tmp_7_2" val="1"/>
</and_exp></or_exp>
</condition>

<node id="216" bw="32" op_0_bw="14">
<![CDATA[
:7  %B_load_2 = load i32* %B_addr_2, align 4

]]></node>
<StgValue><ssdm name="B_load_2"/></StgValue>
</operation>

<operation id="698" st_id="4" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5678">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_9" val="1"/>
<literal name="icmp1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="233" bw="32" op_0_bw="14">
<![CDATA[
:7  %B_load_3 = load i32* %B_addr_3, align 4

]]></node>
<StgValue><ssdm name="B_load_3"/></StgValue>
</operation>

<operation id="699" st_id="4" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5679">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_9" val="1"/>
<literal name="tmp_7_4" val="1"/>
</and_exp></or_exp>
</condition>

<node id="247" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
:4  %p_addr12 = add i10 %tmp_trn_cast616_cast2, 400

]]></node>
<StgValue><ssdm name="p_addr12"/></StgValue>
</operation>

<operation id="700" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5679">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_9" val="1"/>
<literal name="tmp_7_4" val="1"/>
</and_exp></or_exp>
</condition>

<node id="248" bw="64" op_0_bw="10">
<![CDATA[
:5  %tmp_20 = zext i10 %p_addr12 to i64

]]></node>
<StgValue><ssdm name="tmp_20"/></StgValue>
</operation>

<operation id="701" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5679">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_9" val="1"/>
<literal name="tmp_7_4" val="1"/>
</and_exp></or_exp>
</condition>

<node id="249" bw="14" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:6  %B_addr_4 = getelementptr [10000 x i32]* %B, i64 0, i64 %tmp_20

]]></node>
<StgValue><ssdm name="B_addr_4"/></StgValue>
</operation>

<operation id="702" st_id="4" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5679">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_9" val="1"/>
<literal name="tmp_7_4" val="1"/>
</and_exp></or_exp>
</condition>

<node id="250" bw="32" op_0_bw="14">
<![CDATA[
:7  %B_load_4 = load i32* %B_addr_4, align 4

]]></node>
<StgValue><ssdm name="B_load_4"/></StgValue>
</operation>

<operation id="703" st_id="4" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5680">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_9" val="1"/>
<literal name="tmp_7_5" val="1"/>
</and_exp></or_exp>
</condition>

<node id="264" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
:4  %p_addr15 = add i10 %tmp_trn_cast616_cast2, 500

]]></node>
<StgValue><ssdm name="p_addr15"/></StgValue>
</operation>

<operation id="704" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5680">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_9" val="1"/>
<literal name="tmp_7_5" val="1"/>
</and_exp></or_exp>
</condition>

<node id="265" bw="64" op_0_bw="10">
<![CDATA[
:5  %tmp_22 = zext i10 %p_addr15 to i64

]]></node>
<StgValue><ssdm name="tmp_22"/></StgValue>
</operation>

<operation id="705" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5680">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_9" val="1"/>
<literal name="tmp_7_5" val="1"/>
</and_exp></or_exp>
</condition>

<node id="266" bw="14" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:6  %B_addr_5 = getelementptr [10000 x i32]* %B, i64 0, i64 %tmp_22

]]></node>
<StgValue><ssdm name="B_addr_5"/></StgValue>
</operation>

<operation id="706" st_id="4" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5680">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_9" val="1"/>
<literal name="tmp_7_5" val="1"/>
</and_exp></or_exp>
</condition>

<node id="267" bw="32" op_0_bw="14">
<![CDATA[
:7  %B_load_5 = load i32* %B_addr_5, align 4

]]></node>
<StgValue><ssdm name="B_load_5"/></StgValue>
</operation>
</state>

<state id="5" st_id="5">

<operation id="707" st_id="5" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5573">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_9" val="1"/>
<literal name="tmp_s" val="0"/>
</and_exp></or_exp>
</condition>

<node id="181" bw="32" op_0_bw="14">
<![CDATA[
:2  %A_load = load i32* %A_addr, align 4

]]></node>
<StgValue><ssdm name="A_load"/></StgValue>
</operation>

<operation id="708" st_id="5" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5575">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_9" val="1"/>
<literal name="icmp" val="0"/>
</and_exp></or_exp>
</condition>

<node id="195" bw="32" op_0_bw="14">
<![CDATA[
:3  %A_load_1 = load i32* %A_addr_1, align 4

]]></node>
<StgValue><ssdm name="A_load_1"/></StgValue>
</operation>

<operation id="709" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5677">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_9" val="1"/>
<literal name="tmp_7_2" val="1"/>
</and_exp></or_exp>
</condition>

<node id="209" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
:0  %p_addr5 = or i14 %tmp_217, 2

]]></node>
<StgValue><ssdm name="p_addr5"/></StgValue>
</operation>

<operation id="710" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5677">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_9" val="1"/>
<literal name="tmp_7_2" val="1"/>
</and_exp></or_exp>
</condition>

<node id="210" bw="64" op_0_bw="14">
<![CDATA[
:1  %tmp_15 = zext i14 %p_addr5 to i64

]]></node>
<StgValue><ssdm name="tmp_15"/></StgValue>
</operation>

<operation id="711" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5677">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_9" val="1"/>
<literal name="tmp_7_2" val="1"/>
</and_exp></or_exp>
</condition>

<node id="211" bw="14" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:2  %A_addr_2 = getelementptr [10000 x i32]* %A, i64 0, i64 %tmp_15

]]></node>
<StgValue><ssdm name="A_addr_2"/></StgValue>
</operation>

<operation id="712" st_id="5" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5677">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_9" val="1"/>
<literal name="tmp_7_2" val="1"/>
</and_exp></or_exp>
</condition>

<node id="212" bw="32" op_0_bw="14">
<![CDATA[
:3  %A_load_2 = load i32* %A_addr_2, align 4

]]></node>
<StgValue><ssdm name="A_load_2"/></StgValue>
</operation>

<operation id="713" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5678">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_9" val="1"/>
<literal name="icmp1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="226" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
:0  %p_addr8 = or i14 %tmp_217, 3

]]></node>
<StgValue><ssdm name="p_addr8"/></StgValue>
</operation>

<operation id="714" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5678">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_9" val="1"/>
<literal name="icmp1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="227" bw="64" op_0_bw="14">
<![CDATA[
:1  %tmp_17 = zext i14 %p_addr8 to i64

]]></node>
<StgValue><ssdm name="tmp_17"/></StgValue>
</operation>

<operation id="715" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5678">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_9" val="1"/>
<literal name="icmp1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="228" bw="14" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:2  %A_addr_3 = getelementptr [10000 x i32]* %A, i64 0, i64 %tmp_17

]]></node>
<StgValue><ssdm name="A_addr_3"/></StgValue>
</operation>

<operation id="716" st_id="5" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5678">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_9" val="1"/>
<literal name="icmp1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="229" bw="32" op_0_bw="14">
<![CDATA[
:3  %A_load_3 = load i32* %A_addr_3, align 4

]]></node>
<StgValue><ssdm name="A_load_3"/></StgValue>
</operation>

<operation id="717" st_id="5" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5679">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_9" val="1"/>
<literal name="tmp_7_4" val="1"/>
</and_exp></or_exp>
</condition>

<node id="250" bw="32" op_0_bw="14">
<![CDATA[
:7  %B_load_4 = load i32* %B_addr_4, align 4

]]></node>
<StgValue><ssdm name="B_load_4"/></StgValue>
</operation>

<operation id="718" st_id="5" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5680">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_9" val="1"/>
<literal name="tmp_7_5" val="1"/>
</and_exp></or_exp>
</condition>

<node id="267" bw="32" op_0_bw="14">
<![CDATA[
:7  %B_load_5 = load i32* %B_addr_5, align 4

]]></node>
<StgValue><ssdm name="B_load_5"/></StgValue>
</operation>

<operation id="719" st_id="5" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5681">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_9" val="1"/>
<literal name="tmp_7_6" val="1"/>
</and_exp></or_exp>
</condition>

<node id="281" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
:4  %p_addr18 = add i10 %tmp_trn_cast616_cast2, -424

]]></node>
<StgValue><ssdm name="p_addr18"/></StgValue>
</operation>

<operation id="720" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5681">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_9" val="1"/>
<literal name="tmp_7_6" val="1"/>
</and_exp></or_exp>
</condition>

<node id="282" bw="64" op_0_bw="10">
<![CDATA[
:5  %tmp_24 = zext i10 %p_addr18 to i64

]]></node>
<StgValue><ssdm name="tmp_24"/></StgValue>
</operation>

<operation id="721" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5681">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_9" val="1"/>
<literal name="tmp_7_6" val="1"/>
</and_exp></or_exp>
</condition>

<node id="283" bw="14" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:6  %B_addr_6 = getelementptr [10000 x i32]* %B, i64 0, i64 %tmp_24

]]></node>
<StgValue><ssdm name="B_addr_6"/></StgValue>
</operation>

<operation id="722" st_id="5" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5681">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_9" val="1"/>
<literal name="tmp_7_6" val="1"/>
</and_exp></or_exp>
</condition>

<node id="284" bw="32" op_0_bw="14">
<![CDATA[
:7  %B_load_6 = load i32* %B_addr_6, align 4

]]></node>
<StgValue><ssdm name="B_load_6"/></StgValue>
</operation>

<operation id="723" st_id="5" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5682">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_9" val="1"/>
<literal name="icmp2" val="0"/>
</and_exp></or_exp>
</condition>

<node id="298" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
:4  %p_addr21 = add i10 %tmp_trn_cast616_cast2, -324

]]></node>
<StgValue><ssdm name="p_addr21"/></StgValue>
</operation>

<operation id="724" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5682">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_9" val="1"/>
<literal name="icmp2" val="0"/>
</and_exp></or_exp>
</condition>

<node id="299" bw="64" op_0_bw="10">
<![CDATA[
:5  %tmp_26 = zext i10 %p_addr21 to i64

]]></node>
<StgValue><ssdm name="tmp_26"/></StgValue>
</operation>

<operation id="725" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5682">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_9" val="1"/>
<literal name="icmp2" val="0"/>
</and_exp></or_exp>
</condition>

<node id="300" bw="14" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:6  %B_addr_7 = getelementptr [10000 x i32]* %B, i64 0, i64 %tmp_26

]]></node>
<StgValue><ssdm name="B_addr_7"/></StgValue>
</operation>

<operation id="726" st_id="5" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5682">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_9" val="1"/>
<literal name="icmp2" val="0"/>
</and_exp></or_exp>
</condition>

<node id="301" bw="32" op_0_bw="14">
<![CDATA[
:7  %B_load_7 = load i32* %B_addr_7, align 4

]]></node>
<StgValue><ssdm name="B_load_7"/></StgValue>
</operation>
</state>

<state id="6" st_id="6">

<operation id="727" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5676">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_9" val="1"/>
</and_exp></or_exp>
</condition>

<node id="168" bw="11" op_0_bw="7">
<![CDATA[
:4  %tmp_trn_cast616_cast3 = zext i7 %j_mid2 to i11

]]></node>
<StgValue><ssdm name="tmp_trn_cast616_cast3"/></StgValue>
</operation>

<operation id="728" st_id="6" stage="6" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5573">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_9" val="1"/>
<literal name="tmp_s" val="0"/>
</and_exp></or_exp>
</condition>

<node id="185" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:6  %tmp_11 = mul nsw i32 %A_load, %B_load

]]></node>
<StgValue><ssdm name="tmp_11"/></StgValue>
</operation>

<operation id="729" st_id="6" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5677">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_9" val="1"/>
<literal name="tmp_7_2" val="1"/>
</and_exp></or_exp>
</condition>

<node id="212" bw="32" op_0_bw="14">
<![CDATA[
:3  %A_load_2 = load i32* %A_addr_2, align 4

]]></node>
<StgValue><ssdm name="A_load_2"/></StgValue>
</operation>

<operation id="730" st_id="6" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5678">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_9" val="1"/>
<literal name="icmp1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="229" bw="32" op_0_bw="14">
<![CDATA[
:3  %A_load_3 = load i32* %A_addr_3, align 4

]]></node>
<StgValue><ssdm name="A_load_3"/></StgValue>
</operation>

<operation id="731" st_id="6" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5679">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_9" val="1"/>
<literal name="tmp_7_4" val="1"/>
</and_exp></or_exp>
</condition>

<node id="243" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
:0  %p_addr11 = add i14 %tmp_217, 4

]]></node>
<StgValue><ssdm name="p_addr11"/></StgValue>
</operation>

<operation id="732" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5679">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_9" val="1"/>
<literal name="tmp_7_4" val="1"/>
</and_exp></or_exp>
</condition>

<node id="244" bw="64" op_0_bw="14">
<![CDATA[
:1  %tmp_19 = zext i14 %p_addr11 to i64

]]></node>
<StgValue><ssdm name="tmp_19"/></StgValue>
</operation>

<operation id="733" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5679">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_9" val="1"/>
<literal name="tmp_7_4" val="1"/>
</and_exp></or_exp>
</condition>

<node id="245" bw="14" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:2  %A_addr_4 = getelementptr [10000 x i32]* %A, i64 0, i64 %tmp_19

]]></node>
<StgValue><ssdm name="A_addr_4"/></StgValue>
</operation>

<operation id="734" st_id="6" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5679">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_9" val="1"/>
<literal name="tmp_7_4" val="1"/>
</and_exp></or_exp>
</condition>

<node id="246" bw="32" op_0_bw="14">
<![CDATA[
:3  %A_load_4 = load i32* %A_addr_4, align 4

]]></node>
<StgValue><ssdm name="A_load_4"/></StgValue>
</operation>

<operation id="735" st_id="6" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5680">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_9" val="1"/>
<literal name="tmp_7_5" val="1"/>
</and_exp></or_exp>
</condition>

<node id="260" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
:0  %p_addr14 = add i14 %tmp_217, 5

]]></node>
<StgValue><ssdm name="p_addr14"/></StgValue>
</operation>

<operation id="736" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5680">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_9" val="1"/>
<literal name="tmp_7_5" val="1"/>
</and_exp></or_exp>
</condition>

<node id="261" bw="64" op_0_bw="14">
<![CDATA[
:1  %tmp_21 = zext i14 %p_addr14 to i64

]]></node>
<StgValue><ssdm name="tmp_21"/></StgValue>
</operation>

<operation id="737" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5680">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_9" val="1"/>
<literal name="tmp_7_5" val="1"/>
</and_exp></or_exp>
</condition>

<node id="262" bw="14" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:2  %A_addr_5 = getelementptr [10000 x i32]* %A, i64 0, i64 %tmp_21

]]></node>
<StgValue><ssdm name="A_addr_5"/></StgValue>
</operation>

<operation id="738" st_id="6" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5680">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_9" val="1"/>
<literal name="tmp_7_5" val="1"/>
</and_exp></or_exp>
</condition>

<node id="263" bw="32" op_0_bw="14">
<![CDATA[
:3  %A_load_5 = load i32* %A_addr_5, align 4

]]></node>
<StgValue><ssdm name="A_load_5"/></StgValue>
</operation>

<operation id="739" st_id="6" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5681">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_9" val="1"/>
<literal name="tmp_7_6" val="1"/>
</and_exp></or_exp>
</condition>

<node id="284" bw="32" op_0_bw="14">
<![CDATA[
:7  %B_load_6 = load i32* %B_addr_6, align 4

]]></node>
<StgValue><ssdm name="B_load_6"/></StgValue>
</operation>

<operation id="740" st_id="6" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5682">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_9" val="1"/>
<literal name="icmp2" val="0"/>
</and_exp></or_exp>
</condition>

<node id="301" bw="32" op_0_bw="14">
<![CDATA[
:7  %B_load_7 = load i32* %B_addr_7, align 4

]]></node>
<StgValue><ssdm name="B_load_7"/></StgValue>
</operation>

<operation id="741" st_id="6" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5683">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_9" val="1"/>
<literal name="tmp_7_8" val="1"/>
</and_exp></or_exp>
</condition>

<node id="315" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
:4  %p_addr24 = add i9 %tmp_trn_cast616_cast1, -224

]]></node>
<StgValue><ssdm name="p_addr24"/></StgValue>
</operation>

<operation id="742" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5683">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_9" val="1"/>
<literal name="tmp_7_8" val="1"/>
</and_exp></or_exp>
</condition>

<node id="316" bw="10" op_0_bw="9">
<![CDATA[
:5  %p_addr24_cast = sext i9 %p_addr24 to i10

]]></node>
<StgValue><ssdm name="p_addr24_cast"/></StgValue>
</operation>

<operation id="743" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5683">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_9" val="1"/>
<literal name="tmp_7_8" val="1"/>
</and_exp></or_exp>
</condition>

<node id="317" bw="64" op_0_bw="10">
<![CDATA[
:6  %tmp_28 = zext i10 %p_addr24_cast to i64

]]></node>
<StgValue><ssdm name="tmp_28"/></StgValue>
</operation>

<operation id="744" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5683">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_9" val="1"/>
<literal name="tmp_7_8" val="1"/>
</and_exp></or_exp>
</condition>

<node id="318" bw="14" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:7  %B_addr_8 = getelementptr [10000 x i32]* %B, i64 0, i64 %tmp_28

]]></node>
<StgValue><ssdm name="B_addr_8"/></StgValue>
</operation>

<operation id="745" st_id="6" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5683">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_9" val="1"/>
<literal name="tmp_7_8" val="1"/>
</and_exp></or_exp>
</condition>

<node id="319" bw="32" op_0_bw="14">
<![CDATA[
:8  %B_load_8 = load i32* %B_addr_8, align 4

]]></node>
<StgValue><ssdm name="B_load_8"/></StgValue>
</operation>

<operation id="746" st_id="6" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5684">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_9" val="1"/>
<literal name="tmp_7_9" val="1"/>
</and_exp></or_exp>
</condition>

<node id="333" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
:4  %p_addr27 = add i11 %tmp_trn_cast616_cast3, 900

]]></node>
<StgValue><ssdm name="p_addr27"/></StgValue>
</operation>

<operation id="747" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5684">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_9" val="1"/>
<literal name="tmp_7_9" val="1"/>
</and_exp></or_exp>
</condition>

<node id="334" bw="64" op_0_bw="11">
<![CDATA[
:5  %tmp_30 = zext i11 %p_addr27 to i64

]]></node>
<StgValue><ssdm name="tmp_30"/></StgValue>
</operation>

<operation id="748" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5684">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_9" val="1"/>
<literal name="tmp_7_9" val="1"/>
</and_exp></or_exp>
</condition>

<node id="335" bw="14" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:6  %B_addr_9 = getelementptr [10000 x i32]* %B, i64 0, i64 %tmp_30

]]></node>
<StgValue><ssdm name="B_addr_9"/></StgValue>
</operation>

<operation id="749" st_id="6" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5684">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_9" val="1"/>
<literal name="tmp_7_9" val="1"/>
</and_exp></or_exp>
</condition>

<node id="336" bw="32" op_0_bw="14">
<![CDATA[
:7  %B_load_9 = load i32* %B_addr_9, align 4

]]></node>
<StgValue><ssdm name="B_load_9"/></StgValue>
</operation>
</state>

<state id="7" st_id="7">

<operation id="750" st_id="7" stage="5" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5573">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_9" val="1"/>
<literal name="tmp_s" val="0"/>
</and_exp></or_exp>
</condition>

<node id="185" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:6  %tmp_11 = mul nsw i32 %A_load, %B_load

]]></node>
<StgValue><ssdm name="tmp_11"/></StgValue>
</operation>

<operation id="751" st_id="7" stage="6" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5575">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_9" val="1"/>
<literal name="icmp" val="0"/>
</and_exp></or_exp>
</condition>

<node id="200" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:8  %tmp_11_1 = mul nsw i32 %A_load_1, %B_load_1

]]></node>
<StgValue><ssdm name="tmp_11_1"/></StgValue>
</operation>

<operation id="752" st_id="7" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5679">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_9" val="1"/>
<literal name="tmp_7_4" val="1"/>
</and_exp></or_exp>
</condition>

<node id="246" bw="32" op_0_bw="14">
<![CDATA[
:3  %A_load_4 = load i32* %A_addr_4, align 4

]]></node>
<StgValue><ssdm name="A_load_4"/></StgValue>
</operation>

<operation id="753" st_id="7" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5680">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_9" val="1"/>
<literal name="tmp_7_5" val="1"/>
</and_exp></or_exp>
</condition>

<node id="263" bw="32" op_0_bw="14">
<![CDATA[
:3  %A_load_5 = load i32* %A_addr_5, align 4

]]></node>
<StgValue><ssdm name="A_load_5"/></StgValue>
</operation>

<operation id="754" st_id="7" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5681">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_9" val="1"/>
<literal name="tmp_7_6" val="1"/>
</and_exp></or_exp>
</condition>

<node id="277" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
:0  %p_addr17 = add i14 %tmp_217, 6

]]></node>
<StgValue><ssdm name="p_addr17"/></StgValue>
</operation>

<operation id="755" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5681">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_9" val="1"/>
<literal name="tmp_7_6" val="1"/>
</and_exp></or_exp>
</condition>

<node id="278" bw="64" op_0_bw="14">
<![CDATA[
:1  %tmp_23 = zext i14 %p_addr17 to i64

]]></node>
<StgValue><ssdm name="tmp_23"/></StgValue>
</operation>

<operation id="756" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5681">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_9" val="1"/>
<literal name="tmp_7_6" val="1"/>
</and_exp></or_exp>
</condition>

<node id="279" bw="14" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:2  %A_addr_6 = getelementptr [10000 x i32]* %A, i64 0, i64 %tmp_23

]]></node>
<StgValue><ssdm name="A_addr_6"/></StgValue>
</operation>

<operation id="757" st_id="7" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5681">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_9" val="1"/>
<literal name="tmp_7_6" val="1"/>
</and_exp></or_exp>
</condition>

<node id="280" bw="32" op_0_bw="14">
<![CDATA[
:3  %A_load_6 = load i32* %A_addr_6, align 4

]]></node>
<StgValue><ssdm name="A_load_6"/></StgValue>
</operation>

<operation id="758" st_id="7" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5682">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_9" val="1"/>
<literal name="icmp2" val="0"/>
</and_exp></or_exp>
</condition>

<node id="294" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
:0  %p_addr20 = add i14 %tmp_217, 7

]]></node>
<StgValue><ssdm name="p_addr20"/></StgValue>
</operation>

<operation id="759" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5682">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_9" val="1"/>
<literal name="icmp2" val="0"/>
</and_exp></or_exp>
</condition>

<node id="295" bw="64" op_0_bw="14">
<![CDATA[
:1  %tmp_25 = zext i14 %p_addr20 to i64

]]></node>
<StgValue><ssdm name="tmp_25"/></StgValue>
</operation>

<operation id="760" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5682">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_9" val="1"/>
<literal name="icmp2" val="0"/>
</and_exp></or_exp>
</condition>

<node id="296" bw="14" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:2  %A_addr_7 = getelementptr [10000 x i32]* %A, i64 0, i64 %tmp_25

]]></node>
<StgValue><ssdm name="A_addr_7"/></StgValue>
</operation>

<operation id="761" st_id="7" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5682">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_9" val="1"/>
<literal name="icmp2" val="0"/>
</and_exp></or_exp>
</condition>

<node id="297" bw="32" op_0_bw="14">
<![CDATA[
:3  %A_load_7 = load i32* %A_addr_7, align 4

]]></node>
<StgValue><ssdm name="A_load_7"/></StgValue>
</operation>

<operation id="762" st_id="7" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5683">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_9" val="1"/>
<literal name="tmp_7_8" val="1"/>
</and_exp></or_exp>
</condition>

<node id="319" bw="32" op_0_bw="14">
<![CDATA[
:8  %B_load_8 = load i32* %B_addr_8, align 4

]]></node>
<StgValue><ssdm name="B_load_8"/></StgValue>
</operation>

<operation id="763" st_id="7" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5684">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_9" val="1"/>
<literal name="tmp_7_9" val="1"/>
</and_exp></or_exp>
</condition>

<node id="336" bw="32" op_0_bw="14">
<![CDATA[
:7  %B_load_9 = load i32* %B_addr_9, align 4

]]></node>
<StgValue><ssdm name="B_load_9"/></StgValue>
</operation>

<operation id="764" st_id="7" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5685">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_9" val="1"/>
<literal name="tmp_7_s" val="1"/>
</and_exp></or_exp>
</condition>

<node id="350" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
:4  %p_addr30 = add i11 %tmp_trn_cast616_cast3, 1000

]]></node>
<StgValue><ssdm name="p_addr30"/></StgValue>
</operation>

<operation id="765" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5685">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_9" val="1"/>
<literal name="tmp_7_s" val="1"/>
</and_exp></or_exp>
</condition>

<node id="351" bw="64" op_0_bw="11">
<![CDATA[
:5  %tmp_32 = zext i11 %p_addr30 to i64

]]></node>
<StgValue><ssdm name="tmp_32"/></StgValue>
</operation>

<operation id="766" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5685">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_9" val="1"/>
<literal name="tmp_7_s" val="1"/>
</and_exp></or_exp>
</condition>

<node id="352" bw="14" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:6  %B_addr_10 = getelementptr [10000 x i32]* %B, i64 0, i64 %tmp_32

]]></node>
<StgValue><ssdm name="B_addr_10"/></StgValue>
</operation>

<operation id="767" st_id="7" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5685">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_9" val="1"/>
<literal name="tmp_7_s" val="1"/>
</and_exp></or_exp>
</condition>

<node id="353" bw="32" op_0_bw="14">
<![CDATA[
:7  %B_load_10 = load i32* %B_addr_10, align 4

]]></node>
<StgValue><ssdm name="B_load_10"/></StgValue>
</operation>

<operation id="768" st_id="7" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5686">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_9" val="1"/>
<literal name="tmp_7_1" val="1"/>
</and_exp></or_exp>
</condition>

<node id="367" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
:4  %p_addr33 = add i11 %tmp_trn_cast616_cast3, -948

]]></node>
<StgValue><ssdm name="p_addr33"/></StgValue>
</operation>

<operation id="769" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5686">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_9" val="1"/>
<literal name="tmp_7_1" val="1"/>
</and_exp></or_exp>
</condition>

<node id="368" bw="64" op_0_bw="11">
<![CDATA[
:5  %tmp_34 = zext i11 %p_addr33 to i64

]]></node>
<StgValue><ssdm name="tmp_34"/></StgValue>
</operation>

<operation id="770" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5686">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_9" val="1"/>
<literal name="tmp_7_1" val="1"/>
</and_exp></or_exp>
</condition>

<node id="369" bw="14" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:6  %B_addr_11 = getelementptr [10000 x i32]* %B, i64 0, i64 %tmp_34

]]></node>
<StgValue><ssdm name="B_addr_11"/></StgValue>
</operation>

<operation id="771" st_id="7" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5686">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_9" val="1"/>
<literal name="tmp_7_1" val="1"/>
</and_exp></or_exp>
</condition>

<node id="370" bw="32" op_0_bw="14">
<![CDATA[
:7  %B_load_11 = load i32* %B_addr_11, align 4

]]></node>
<StgValue><ssdm name="B_load_11"/></StgValue>
</operation>
</state>

<state id="8" st_id="8">

<operation id="772" st_id="8" stage="4" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5573">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_9" val="1"/>
<literal name="tmp_s" val="0"/>
</and_exp></or_exp>
</condition>

<node id="185" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:6  %tmp_11 = mul nsw i32 %A_load, %B_load

]]></node>
<StgValue><ssdm name="tmp_11"/></StgValue>
</operation>

<operation id="773" st_id="8" stage="5" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5575">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_9" val="1"/>
<literal name="icmp" val="0"/>
</and_exp></or_exp>
</condition>

<node id="200" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:8  %tmp_11_1 = mul nsw i32 %A_load_1, %B_load_1

]]></node>
<StgValue><ssdm name="tmp_11_1"/></StgValue>
</operation>

<operation id="774" st_id="8" stage="6" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5677">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_9" val="1"/>
<literal name="tmp_7_2" val="1"/>
</and_exp></or_exp>
</condition>

<node id="217" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:8  %tmp_11_2 = mul nsw i32 %A_load_2, %B_load_2

]]></node>
<StgValue><ssdm name="tmp_11_2"/></StgValue>
</operation>

<operation id="775" st_id="8" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5681">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_9" val="1"/>
<literal name="tmp_7_6" val="1"/>
</and_exp></or_exp>
</condition>

<node id="280" bw="32" op_0_bw="14">
<![CDATA[
:3  %A_load_6 = load i32* %A_addr_6, align 4

]]></node>
<StgValue><ssdm name="A_load_6"/></StgValue>
</operation>

<operation id="776" st_id="8" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5682">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_9" val="1"/>
<literal name="icmp2" val="0"/>
</and_exp></or_exp>
</condition>

<node id="297" bw="32" op_0_bw="14">
<![CDATA[
:3  %A_load_7 = load i32* %A_addr_7, align 4

]]></node>
<StgValue><ssdm name="A_load_7"/></StgValue>
</operation>

<operation id="777" st_id="8" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5683">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_9" val="1"/>
<literal name="tmp_7_8" val="1"/>
</and_exp></or_exp>
</condition>

<node id="311" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
:0  %p_addr23 = add i14 %tmp_217, 8

]]></node>
<StgValue><ssdm name="p_addr23"/></StgValue>
</operation>

<operation id="778" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5683">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_9" val="1"/>
<literal name="tmp_7_8" val="1"/>
</and_exp></or_exp>
</condition>

<node id="312" bw="64" op_0_bw="14">
<![CDATA[
:1  %tmp_27 = zext i14 %p_addr23 to i64

]]></node>
<StgValue><ssdm name="tmp_27"/></StgValue>
</operation>

<operation id="779" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5683">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_9" val="1"/>
<literal name="tmp_7_8" val="1"/>
</and_exp></or_exp>
</condition>

<node id="313" bw="14" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:2  %A_addr_8 = getelementptr [10000 x i32]* %A, i64 0, i64 %tmp_27

]]></node>
<StgValue><ssdm name="A_addr_8"/></StgValue>
</operation>

<operation id="780" st_id="8" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5683">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_9" val="1"/>
<literal name="tmp_7_8" val="1"/>
</and_exp></or_exp>
</condition>

<node id="314" bw="32" op_0_bw="14">
<![CDATA[
:3  %A_load_8 = load i32* %A_addr_8, align 4

]]></node>
<StgValue><ssdm name="A_load_8"/></StgValue>
</operation>

<operation id="781" st_id="8" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5684">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_9" val="1"/>
<literal name="tmp_7_9" val="1"/>
</and_exp></or_exp>
</condition>

<node id="329" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
:0  %p_addr26 = add i14 %tmp_217, 9

]]></node>
<StgValue><ssdm name="p_addr26"/></StgValue>
</operation>

<operation id="782" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5684">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_9" val="1"/>
<literal name="tmp_7_9" val="1"/>
</and_exp></or_exp>
</condition>

<node id="330" bw="64" op_0_bw="14">
<![CDATA[
:1  %tmp_29 = zext i14 %p_addr26 to i64

]]></node>
<StgValue><ssdm name="tmp_29"/></StgValue>
</operation>

<operation id="783" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5684">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_9" val="1"/>
<literal name="tmp_7_9" val="1"/>
</and_exp></or_exp>
</condition>

<node id="331" bw="14" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:2  %A_addr_9 = getelementptr [10000 x i32]* %A, i64 0, i64 %tmp_29

]]></node>
<StgValue><ssdm name="A_addr_9"/></StgValue>
</operation>

<operation id="784" st_id="8" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5684">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_9" val="1"/>
<literal name="tmp_7_9" val="1"/>
</and_exp></or_exp>
</condition>

<node id="332" bw="32" op_0_bw="14">
<![CDATA[
:3  %A_load_9 = load i32* %A_addr_9, align 4

]]></node>
<StgValue><ssdm name="A_load_9"/></StgValue>
</operation>

<operation id="785" st_id="8" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5685">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_9" val="1"/>
<literal name="tmp_7_s" val="1"/>
</and_exp></or_exp>
</condition>

<node id="353" bw="32" op_0_bw="14">
<![CDATA[
:7  %B_load_10 = load i32* %B_addr_10, align 4

]]></node>
<StgValue><ssdm name="B_load_10"/></StgValue>
</operation>

<operation id="786" st_id="8" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5686">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_9" val="1"/>
<literal name="tmp_7_1" val="1"/>
</and_exp></or_exp>
</condition>

<node id="370" bw="32" op_0_bw="14">
<![CDATA[
:7  %B_load_11 = load i32* %B_addr_11, align 4

]]></node>
<StgValue><ssdm name="B_load_11"/></StgValue>
</operation>

<operation id="787" st_id="8" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5687">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_9" val="1"/>
<literal name="tmp_7_3" val="1"/>
</and_exp></or_exp>
</condition>

<node id="384" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
:4  %p_addr36 = add i11 %tmp_trn_cast616_cast3, -848

]]></node>
<StgValue><ssdm name="p_addr36"/></StgValue>
</operation>

<operation id="788" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5687">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_9" val="1"/>
<literal name="tmp_7_3" val="1"/>
</and_exp></or_exp>
</condition>

<node id="385" bw="64" op_0_bw="11">
<![CDATA[
:5  %tmp_36 = zext i11 %p_addr36 to i64

]]></node>
<StgValue><ssdm name="tmp_36"/></StgValue>
</operation>

<operation id="789" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5687">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_9" val="1"/>
<literal name="tmp_7_3" val="1"/>
</and_exp></or_exp>
</condition>

<node id="386" bw="14" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:6  %B_addr_12 = getelementptr [10000 x i32]* %B, i64 0, i64 %tmp_36

]]></node>
<StgValue><ssdm name="B_addr_12"/></StgValue>
</operation>

<operation id="790" st_id="8" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5687">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_9" val="1"/>
<literal name="tmp_7_3" val="1"/>
</and_exp></or_exp>
</condition>

<node id="387" bw="32" op_0_bw="14">
<![CDATA[
:7  %B_load_12 = load i32* %B_addr_12, align 4

]]></node>
<StgValue><ssdm name="B_load_12"/></StgValue>
</operation>

<operation id="791" st_id="8" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5688">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_9" val="1"/>
<literal name="tmp_7_7" val="1"/>
</and_exp></or_exp>
</condition>

<node id="401" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
:4  %p_addr39 = add i11 %tmp_trn_cast616_cast3, -748

]]></node>
<StgValue><ssdm name="p_addr39"/></StgValue>
</operation>

<operation id="792" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5688">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_9" val="1"/>
<literal name="tmp_7_7" val="1"/>
</and_exp></or_exp>
</condition>

<node id="402" bw="64" op_0_bw="11">
<![CDATA[
:5  %tmp_38 = zext i11 %p_addr39 to i64

]]></node>
<StgValue><ssdm name="tmp_38"/></StgValue>
</operation>

<operation id="793" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5688">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_9" val="1"/>
<literal name="tmp_7_7" val="1"/>
</and_exp></or_exp>
</condition>

<node id="403" bw="14" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:6  %B_addr_13 = getelementptr [10000 x i32]* %B, i64 0, i64 %tmp_38

]]></node>
<StgValue><ssdm name="B_addr_13"/></StgValue>
</operation>

<operation id="794" st_id="8" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5688">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_9" val="1"/>
<literal name="tmp_7_7" val="1"/>
</and_exp></or_exp>
</condition>

<node id="404" bw="32" op_0_bw="14">
<![CDATA[
:7  %B_load_13 = load i32* %B_addr_13, align 4

]]></node>
<StgValue><ssdm name="B_load_13"/></StgValue>
</operation>
</state>

<state id="9" st_id="9">

<operation id="795" st_id="9" stage="3" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5573">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_9" val="1"/>
<literal name="tmp_s" val="0"/>
</and_exp></or_exp>
</condition>

<node id="185" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:6  %tmp_11 = mul nsw i32 %A_load, %B_load

]]></node>
<StgValue><ssdm name="tmp_11"/></StgValue>
</operation>

<operation id="796" st_id="9" stage="4" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5575">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_9" val="1"/>
<literal name="icmp" val="0"/>
</and_exp></or_exp>
</condition>

<node id="200" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:8  %tmp_11_1 = mul nsw i32 %A_load_1, %B_load_1

]]></node>
<StgValue><ssdm name="tmp_11_1"/></StgValue>
</operation>

<operation id="797" st_id="9" stage="5" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5677">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_9" val="1"/>
<literal name="tmp_7_2" val="1"/>
</and_exp></or_exp>
</condition>

<node id="217" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:8  %tmp_11_2 = mul nsw i32 %A_load_2, %B_load_2

]]></node>
<StgValue><ssdm name="tmp_11_2"/></StgValue>
</operation>

<operation id="798" st_id="9" stage="6" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5678">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_9" val="1"/>
<literal name="icmp1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="234" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:8  %tmp_11_3 = mul nsw i32 %A_load_3, %B_load_3

]]></node>
<StgValue><ssdm name="tmp_11_3"/></StgValue>
</operation>

<operation id="799" st_id="9" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5683">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_9" val="1"/>
<literal name="tmp_7_8" val="1"/>
</and_exp></or_exp>
</condition>

<node id="314" bw="32" op_0_bw="14">
<![CDATA[
:3  %A_load_8 = load i32* %A_addr_8, align 4

]]></node>
<StgValue><ssdm name="A_load_8"/></StgValue>
</operation>

<operation id="800" st_id="9" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5684">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_9" val="1"/>
<literal name="tmp_7_9" val="1"/>
</and_exp></or_exp>
</condition>

<node id="332" bw="32" op_0_bw="14">
<![CDATA[
:3  %A_load_9 = load i32* %A_addr_9, align 4

]]></node>
<StgValue><ssdm name="A_load_9"/></StgValue>
</operation>

<operation id="801" st_id="9" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5685">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_9" val="1"/>
<literal name="tmp_7_s" val="1"/>
</and_exp></or_exp>
</condition>

<node id="346" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
:0  %p_addr29 = add i14 %tmp_217, 10

]]></node>
<StgValue><ssdm name="p_addr29"/></StgValue>
</operation>

<operation id="802" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5685">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_9" val="1"/>
<literal name="tmp_7_s" val="1"/>
</and_exp></or_exp>
</condition>

<node id="347" bw="64" op_0_bw="14">
<![CDATA[
:1  %tmp_31 = zext i14 %p_addr29 to i64

]]></node>
<StgValue><ssdm name="tmp_31"/></StgValue>
</operation>

<operation id="803" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5685">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_9" val="1"/>
<literal name="tmp_7_s" val="1"/>
</and_exp></or_exp>
</condition>

<node id="348" bw="14" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:2  %A_addr_10 = getelementptr [10000 x i32]* %A, i64 0, i64 %tmp_31

]]></node>
<StgValue><ssdm name="A_addr_10"/></StgValue>
</operation>

<operation id="804" st_id="9" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5685">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_9" val="1"/>
<literal name="tmp_7_s" val="1"/>
</and_exp></or_exp>
</condition>

<node id="349" bw="32" op_0_bw="14">
<![CDATA[
:3  %A_load_10 = load i32* %A_addr_10, align 4

]]></node>
<StgValue><ssdm name="A_load_10"/></StgValue>
</operation>

<operation id="805" st_id="9" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5686">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_9" val="1"/>
<literal name="tmp_7_1" val="1"/>
</and_exp></or_exp>
</condition>

<node id="363" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
:0  %p_addr32 = add i14 %tmp_217, 11

]]></node>
<StgValue><ssdm name="p_addr32"/></StgValue>
</operation>

<operation id="806" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5686">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_9" val="1"/>
<literal name="tmp_7_1" val="1"/>
</and_exp></or_exp>
</condition>

<node id="364" bw="64" op_0_bw="14">
<![CDATA[
:1  %tmp_33 = zext i14 %p_addr32 to i64

]]></node>
<StgValue><ssdm name="tmp_33"/></StgValue>
</operation>

<operation id="807" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5686">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_9" val="1"/>
<literal name="tmp_7_1" val="1"/>
</and_exp></or_exp>
</condition>

<node id="365" bw="14" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:2  %A_addr_11 = getelementptr [10000 x i32]* %A, i64 0, i64 %tmp_33

]]></node>
<StgValue><ssdm name="A_addr_11"/></StgValue>
</operation>

<operation id="808" st_id="9" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5686">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_9" val="1"/>
<literal name="tmp_7_1" val="1"/>
</and_exp></or_exp>
</condition>

<node id="366" bw="32" op_0_bw="14">
<![CDATA[
:3  %A_load_11 = load i32* %A_addr_11, align 4

]]></node>
<StgValue><ssdm name="A_load_11"/></StgValue>
</operation>

<operation id="809" st_id="9" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5687">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_9" val="1"/>
<literal name="tmp_7_3" val="1"/>
</and_exp></or_exp>
</condition>

<node id="387" bw="32" op_0_bw="14">
<![CDATA[
:7  %B_load_12 = load i32* %B_addr_12, align 4

]]></node>
<StgValue><ssdm name="B_load_12"/></StgValue>
</operation>

<operation id="810" st_id="9" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5688">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_9" val="1"/>
<literal name="tmp_7_7" val="1"/>
</and_exp></or_exp>
</condition>

<node id="404" bw="32" op_0_bw="14">
<![CDATA[
:7  %B_load_13 = load i32* %B_addr_13, align 4

]]></node>
<StgValue><ssdm name="B_load_13"/></StgValue>
</operation>

<operation id="811" st_id="9" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5689">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_9" val="1"/>
<literal name="tmp_7_10" val="1"/>
</and_exp></or_exp>
</condition>

<node id="418" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
:4  %p_addr42 = add i11 %tmp_trn_cast616_cast3, -648

]]></node>
<StgValue><ssdm name="p_addr42"/></StgValue>
</operation>

<operation id="812" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5689">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_9" val="1"/>
<literal name="tmp_7_10" val="1"/>
</and_exp></or_exp>
</condition>

<node id="419" bw="64" op_0_bw="11">
<![CDATA[
:5  %tmp_40 = zext i11 %p_addr42 to i64

]]></node>
<StgValue><ssdm name="tmp_40"/></StgValue>
</operation>

<operation id="813" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5689">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_9" val="1"/>
<literal name="tmp_7_10" val="1"/>
</and_exp></or_exp>
</condition>

<node id="420" bw="14" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:6  %B_addr_14 = getelementptr [10000 x i32]* %B, i64 0, i64 %tmp_40

]]></node>
<StgValue><ssdm name="B_addr_14"/></StgValue>
</operation>

<operation id="814" st_id="9" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5689">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_9" val="1"/>
<literal name="tmp_7_10" val="1"/>
</and_exp></or_exp>
</condition>

<node id="421" bw="32" op_0_bw="14">
<![CDATA[
:7  %B_load_14 = load i32* %B_addr_14, align 4

]]></node>
<StgValue><ssdm name="B_load_14"/></StgValue>
</operation>

<operation id="815" st_id="9" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5690">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_9" val="1"/>
<literal name="icmp3" val="0"/>
</and_exp></or_exp>
</condition>

<node id="435" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
:4  %p_addr45 = add i11 %tmp_trn_cast616_cast3, -548

]]></node>
<StgValue><ssdm name="p_addr45"/></StgValue>
</operation>

<operation id="816" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5690">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_9" val="1"/>
<literal name="icmp3" val="0"/>
</and_exp></or_exp>
</condition>

<node id="436" bw="64" op_0_bw="11">
<![CDATA[
:5  %tmp_42 = zext i11 %p_addr45 to i64

]]></node>
<StgValue><ssdm name="tmp_42"/></StgValue>
</operation>

<operation id="817" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5690">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_9" val="1"/>
<literal name="icmp3" val="0"/>
</and_exp></or_exp>
</condition>

<node id="437" bw="14" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:6  %B_addr_15 = getelementptr [10000 x i32]* %B, i64 0, i64 %tmp_42

]]></node>
<StgValue><ssdm name="B_addr_15"/></StgValue>
</operation>

<operation id="818" st_id="9" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5690">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_9" val="1"/>
<literal name="icmp3" val="0"/>
</and_exp></or_exp>
</condition>

<node id="438" bw="32" op_0_bw="14">
<![CDATA[
:7  %B_load_15 = load i32* %B_addr_15, align 4

]]></node>
<StgValue><ssdm name="B_load_15"/></StgValue>
</operation>
</state>

<state id="10" st_id="10">

<operation id="819" st_id="10" stage="2" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5573">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_9" val="1"/>
<literal name="tmp_s" val="0"/>
</and_exp></or_exp>
</condition>

<node id="185" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:6  %tmp_11 = mul nsw i32 %A_load, %B_load

]]></node>
<StgValue><ssdm name="tmp_11"/></StgValue>
</operation>

<operation id="820" st_id="10" stage="3" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5575">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_9" val="1"/>
<literal name="icmp" val="0"/>
</and_exp></or_exp>
</condition>

<node id="200" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:8  %tmp_11_1 = mul nsw i32 %A_load_1, %B_load_1

]]></node>
<StgValue><ssdm name="tmp_11_1"/></StgValue>
</operation>

<operation id="821" st_id="10" stage="4" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5677">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_9" val="1"/>
<literal name="tmp_7_2" val="1"/>
</and_exp></or_exp>
</condition>

<node id="217" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:8  %tmp_11_2 = mul nsw i32 %A_load_2, %B_load_2

]]></node>
<StgValue><ssdm name="tmp_11_2"/></StgValue>
</operation>

<operation id="822" st_id="10" stage="5" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5678">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_9" val="1"/>
<literal name="icmp1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="234" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:8  %tmp_11_3 = mul nsw i32 %A_load_3, %B_load_3

]]></node>
<StgValue><ssdm name="tmp_11_3"/></StgValue>
</operation>

<operation id="823" st_id="10" stage="6" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5679">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_9" val="1"/>
<literal name="tmp_7_4" val="1"/>
</and_exp></or_exp>
</condition>

<node id="251" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:8  %tmp_11_4 = mul nsw i32 %A_load_4, %B_load_4

]]></node>
<StgValue><ssdm name="tmp_11_4"/></StgValue>
</operation>

<operation id="824" st_id="10" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5685">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_9" val="1"/>
<literal name="tmp_7_s" val="1"/>
</and_exp></or_exp>
</condition>

<node id="349" bw="32" op_0_bw="14">
<![CDATA[
:3  %A_load_10 = load i32* %A_addr_10, align 4

]]></node>
<StgValue><ssdm name="A_load_10"/></StgValue>
</operation>

<operation id="825" st_id="10" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5686">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_9" val="1"/>
<literal name="tmp_7_1" val="1"/>
</and_exp></or_exp>
</condition>

<node id="366" bw="32" op_0_bw="14">
<![CDATA[
:3  %A_load_11 = load i32* %A_addr_11, align 4

]]></node>
<StgValue><ssdm name="A_load_11"/></StgValue>
</operation>

<operation id="826" st_id="10" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5687">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_9" val="1"/>
<literal name="tmp_7_3" val="1"/>
</and_exp></or_exp>
</condition>

<node id="380" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
:0  %p_addr35 = add i14 %tmp_217, 12

]]></node>
<StgValue><ssdm name="p_addr35"/></StgValue>
</operation>

<operation id="827" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5687">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_9" val="1"/>
<literal name="tmp_7_3" val="1"/>
</and_exp></or_exp>
</condition>

<node id="381" bw="64" op_0_bw="14">
<![CDATA[
:1  %tmp_35 = zext i14 %p_addr35 to i64

]]></node>
<StgValue><ssdm name="tmp_35"/></StgValue>
</operation>

<operation id="828" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5687">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_9" val="1"/>
<literal name="tmp_7_3" val="1"/>
</and_exp></or_exp>
</condition>

<node id="382" bw="14" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:2  %A_addr_12 = getelementptr [10000 x i32]* %A, i64 0, i64 %tmp_35

]]></node>
<StgValue><ssdm name="A_addr_12"/></StgValue>
</operation>

<operation id="829" st_id="10" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5687">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_9" val="1"/>
<literal name="tmp_7_3" val="1"/>
</and_exp></or_exp>
</condition>

<node id="383" bw="32" op_0_bw="14">
<![CDATA[
:3  %A_load_12 = load i32* %A_addr_12, align 4

]]></node>
<StgValue><ssdm name="A_load_12"/></StgValue>
</operation>

<operation id="830" st_id="10" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5688">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_9" val="1"/>
<literal name="tmp_7_7" val="1"/>
</and_exp></or_exp>
</condition>

<node id="397" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
:0  %p_addr38 = add i14 %tmp_217, 13

]]></node>
<StgValue><ssdm name="p_addr38"/></StgValue>
</operation>

<operation id="831" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5688">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_9" val="1"/>
<literal name="tmp_7_7" val="1"/>
</and_exp></or_exp>
</condition>

<node id="398" bw="64" op_0_bw="14">
<![CDATA[
:1  %tmp_37 = zext i14 %p_addr38 to i64

]]></node>
<StgValue><ssdm name="tmp_37"/></StgValue>
</operation>

<operation id="832" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5688">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_9" val="1"/>
<literal name="tmp_7_7" val="1"/>
</and_exp></or_exp>
</condition>

<node id="399" bw="14" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:2  %A_addr_13 = getelementptr [10000 x i32]* %A, i64 0, i64 %tmp_37

]]></node>
<StgValue><ssdm name="A_addr_13"/></StgValue>
</operation>

<operation id="833" st_id="10" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5688">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_9" val="1"/>
<literal name="tmp_7_7" val="1"/>
</and_exp></or_exp>
</condition>

<node id="400" bw="32" op_0_bw="14">
<![CDATA[
:3  %A_load_13 = load i32* %A_addr_13, align 4

]]></node>
<StgValue><ssdm name="A_load_13"/></StgValue>
</operation>

<operation id="834" st_id="10" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5689">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_9" val="1"/>
<literal name="tmp_7_10" val="1"/>
</and_exp></or_exp>
</condition>

<node id="421" bw="32" op_0_bw="14">
<![CDATA[
:7  %B_load_14 = load i32* %B_addr_14, align 4

]]></node>
<StgValue><ssdm name="B_load_14"/></StgValue>
</operation>

<operation id="835" st_id="10" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5690">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_9" val="1"/>
<literal name="icmp3" val="0"/>
</and_exp></or_exp>
</condition>

<node id="438" bw="32" op_0_bw="14">
<![CDATA[
:7  %B_load_15 = load i32* %B_addr_15, align 4

]]></node>
<StgValue><ssdm name="B_load_15"/></StgValue>
</operation>

<operation id="836" st_id="10" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5691">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_9" val="1"/>
<literal name="tmp_7_11" val="1"/>
</and_exp></or_exp>
</condition>

<node id="452" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
:4  %p_addr48 = add i10 %tmp_trn_cast616_cast2, -448

]]></node>
<StgValue><ssdm name="p_addr48"/></StgValue>
</operation>

<operation id="837" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5691">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_9" val="1"/>
<literal name="tmp_7_11" val="1"/>
</and_exp></or_exp>
</condition>

<node id="453" bw="11" op_0_bw="10">
<![CDATA[
:5  %p_addr48_cast = sext i10 %p_addr48 to i11

]]></node>
<StgValue><ssdm name="p_addr48_cast"/></StgValue>
</operation>

<operation id="838" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5691">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_9" val="1"/>
<literal name="tmp_7_11" val="1"/>
</and_exp></or_exp>
</condition>

<node id="454" bw="64" op_0_bw="11">
<![CDATA[
:6  %tmp_44 = zext i11 %p_addr48_cast to i64

]]></node>
<StgValue><ssdm name="tmp_44"/></StgValue>
</operation>

<operation id="839" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5691">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_9" val="1"/>
<literal name="tmp_7_11" val="1"/>
</and_exp></or_exp>
</condition>

<node id="455" bw="14" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:7  %B_addr_16 = getelementptr [10000 x i32]* %B, i64 0, i64 %tmp_44

]]></node>
<StgValue><ssdm name="B_addr_16"/></StgValue>
</operation>

<operation id="840" st_id="10" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5691">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_9" val="1"/>
<literal name="tmp_7_11" val="1"/>
</and_exp></or_exp>
</condition>

<node id="456" bw="32" op_0_bw="14">
<![CDATA[
:8  %B_load_16 = load i32* %B_addr_16, align 4

]]></node>
<StgValue><ssdm name="B_load_16"/></StgValue>
</operation>

<operation id="841" st_id="10" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5692">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_9" val="1"/>
<literal name="tmp_7_12" val="1"/>
</and_exp></or_exp>
</condition>

<node id="470" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
:4  %p_addr51 = add i10 %tmp_trn_cast616_cast2, -348

]]></node>
<StgValue><ssdm name="p_addr51"/></StgValue>
</operation>

<operation id="842" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5692">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_9" val="1"/>
<literal name="tmp_7_12" val="1"/>
</and_exp></or_exp>
</condition>

<node id="471" bw="11" op_0_bw="10">
<![CDATA[
:5  %p_addr51_cast = sext i10 %p_addr51 to i11

]]></node>
<StgValue><ssdm name="p_addr51_cast"/></StgValue>
</operation>

<operation id="843" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5692">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_9" val="1"/>
<literal name="tmp_7_12" val="1"/>
</and_exp></or_exp>
</condition>

<node id="472" bw="64" op_0_bw="11">
<![CDATA[
:6  %tmp_46 = zext i11 %p_addr51_cast to i64

]]></node>
<StgValue><ssdm name="tmp_46"/></StgValue>
</operation>

<operation id="844" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5692">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_9" val="1"/>
<literal name="tmp_7_12" val="1"/>
</and_exp></or_exp>
</condition>

<node id="473" bw="14" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:7  %B_addr_17 = getelementptr [10000 x i32]* %B, i64 0, i64 %tmp_46

]]></node>
<StgValue><ssdm name="B_addr_17"/></StgValue>
</operation>

<operation id="845" st_id="10" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5692">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_9" val="1"/>
<literal name="tmp_7_12" val="1"/>
</and_exp></or_exp>
</condition>

<node id="474" bw="32" op_0_bw="14">
<![CDATA[
:8  %B_load_17 = load i32* %B_addr_17, align 4

]]></node>
<StgValue><ssdm name="B_load_17"/></StgValue>
</operation>
</state>

<state id="11" st_id="11">

<operation id="846" st_id="11" stage="1" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5573">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_9" val="1"/>
<literal name="tmp_s" val="0"/>
</and_exp></or_exp>
</condition>

<node id="185" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:6  %tmp_11 = mul nsw i32 %A_load, %B_load

]]></node>
<StgValue><ssdm name="tmp_11"/></StgValue>
</operation>

<operation id="847" st_id="11" stage="2" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5575">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_9" val="1"/>
<literal name="icmp" val="0"/>
</and_exp></or_exp>
</condition>

<node id="200" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:8  %tmp_11_1 = mul nsw i32 %A_load_1, %B_load_1

]]></node>
<StgValue><ssdm name="tmp_11_1"/></StgValue>
</operation>

<operation id="848" st_id="11" stage="3" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5677">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_9" val="1"/>
<literal name="tmp_7_2" val="1"/>
</and_exp></or_exp>
</condition>

<node id="217" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:8  %tmp_11_2 = mul nsw i32 %A_load_2, %B_load_2

]]></node>
<StgValue><ssdm name="tmp_11_2"/></StgValue>
</operation>

<operation id="849" st_id="11" stage="4" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5678">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_9" val="1"/>
<literal name="icmp1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="234" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:8  %tmp_11_3 = mul nsw i32 %A_load_3, %B_load_3

]]></node>
<StgValue><ssdm name="tmp_11_3"/></StgValue>
</operation>

<operation id="850" st_id="11" stage="5" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5679">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_9" val="1"/>
<literal name="tmp_7_4" val="1"/>
</and_exp></or_exp>
</condition>

<node id="251" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:8  %tmp_11_4 = mul nsw i32 %A_load_4, %B_load_4

]]></node>
<StgValue><ssdm name="tmp_11_4"/></StgValue>
</operation>

<operation id="851" st_id="11" stage="6" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5680">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_9" val="1"/>
<literal name="tmp_7_5" val="1"/>
</and_exp></or_exp>
</condition>

<node id="268" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:8  %tmp_11_5 = mul nsw i32 %A_load_5, %B_load_5

]]></node>
<StgValue><ssdm name="tmp_11_5"/></StgValue>
</operation>

<operation id="852" st_id="11" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5687">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_9" val="1"/>
<literal name="tmp_7_3" val="1"/>
</and_exp></or_exp>
</condition>

<node id="383" bw="32" op_0_bw="14">
<![CDATA[
:3  %A_load_12 = load i32* %A_addr_12, align 4

]]></node>
<StgValue><ssdm name="A_load_12"/></StgValue>
</operation>

<operation id="853" st_id="11" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5688">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_9" val="1"/>
<literal name="tmp_7_7" val="1"/>
</and_exp></or_exp>
</condition>

<node id="400" bw="32" op_0_bw="14">
<![CDATA[
:3  %A_load_13 = load i32* %A_addr_13, align 4

]]></node>
<StgValue><ssdm name="A_load_13"/></StgValue>
</operation>

<operation id="854" st_id="11" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5689">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_9" val="1"/>
<literal name="tmp_7_10" val="1"/>
</and_exp></or_exp>
</condition>

<node id="414" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
:0  %p_addr41 = add i14 %tmp_217, 14

]]></node>
<StgValue><ssdm name="p_addr41"/></StgValue>
</operation>

<operation id="855" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5689">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_9" val="1"/>
<literal name="tmp_7_10" val="1"/>
</and_exp></or_exp>
</condition>

<node id="415" bw="64" op_0_bw="14">
<![CDATA[
:1  %tmp_39 = zext i14 %p_addr41 to i64

]]></node>
<StgValue><ssdm name="tmp_39"/></StgValue>
</operation>

<operation id="856" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5689">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_9" val="1"/>
<literal name="tmp_7_10" val="1"/>
</and_exp></or_exp>
</condition>

<node id="416" bw="14" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:2  %A_addr_14 = getelementptr [10000 x i32]* %A, i64 0, i64 %tmp_39

]]></node>
<StgValue><ssdm name="A_addr_14"/></StgValue>
</operation>

<operation id="857" st_id="11" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5689">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_9" val="1"/>
<literal name="tmp_7_10" val="1"/>
</and_exp></or_exp>
</condition>

<node id="417" bw="32" op_0_bw="14">
<![CDATA[
:3  %A_load_14 = load i32* %A_addr_14, align 4

]]></node>
<StgValue><ssdm name="A_load_14"/></StgValue>
</operation>

<operation id="858" st_id="11" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5690">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_9" val="1"/>
<literal name="icmp3" val="0"/>
</and_exp></or_exp>
</condition>

<node id="431" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
:0  %p_addr44 = add i14 %tmp_217, 15

]]></node>
<StgValue><ssdm name="p_addr44"/></StgValue>
</operation>

<operation id="859" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5690">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_9" val="1"/>
<literal name="icmp3" val="0"/>
</and_exp></or_exp>
</condition>

<node id="432" bw="64" op_0_bw="14">
<![CDATA[
:1  %tmp_41 = zext i14 %p_addr44 to i64

]]></node>
<StgValue><ssdm name="tmp_41"/></StgValue>
</operation>

<operation id="860" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5690">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_9" val="1"/>
<literal name="icmp3" val="0"/>
</and_exp></or_exp>
</condition>

<node id="433" bw="14" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:2  %A_addr_15 = getelementptr [10000 x i32]* %A, i64 0, i64 %tmp_41

]]></node>
<StgValue><ssdm name="A_addr_15"/></StgValue>
</operation>

<operation id="861" st_id="11" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5690">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_9" val="1"/>
<literal name="icmp3" val="0"/>
</and_exp></or_exp>
</condition>

<node id="434" bw="32" op_0_bw="14">
<![CDATA[
:3  %A_load_15 = load i32* %A_addr_15, align 4

]]></node>
<StgValue><ssdm name="A_load_15"/></StgValue>
</operation>

<operation id="862" st_id="11" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5691">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_9" val="1"/>
<literal name="tmp_7_11" val="1"/>
</and_exp></or_exp>
</condition>

<node id="456" bw="32" op_0_bw="14">
<![CDATA[
:8  %B_load_16 = load i32* %B_addr_16, align 4

]]></node>
<StgValue><ssdm name="B_load_16"/></StgValue>
</operation>

<operation id="863" st_id="11" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5692">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_9" val="1"/>
<literal name="tmp_7_12" val="1"/>
</and_exp></or_exp>
</condition>

<node id="474" bw="32" op_0_bw="14">
<![CDATA[
:8  %B_load_17 = load i32* %B_addr_17, align 4

]]></node>
<StgValue><ssdm name="B_load_17"/></StgValue>
</operation>

<operation id="864" st_id="11" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5693">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_9" val="1"/>
<literal name="tmp_7_13" val="1"/>
</and_exp></or_exp>
</condition>

<node id="488" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
:4  %p_addr54 = add i9 %tmp_trn_cast616_cast1, -248

]]></node>
<StgValue><ssdm name="p_addr54"/></StgValue>
</operation>

<operation id="865" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5693">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_9" val="1"/>
<literal name="tmp_7_13" val="1"/>
</and_exp></or_exp>
</condition>

<node id="489" bw="11" op_0_bw="9">
<![CDATA[
:5  %p_addr54_cast = sext i9 %p_addr54 to i11

]]></node>
<StgValue><ssdm name="p_addr54_cast"/></StgValue>
</operation>

<operation id="866" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5693">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_9" val="1"/>
<literal name="tmp_7_13" val="1"/>
</and_exp></or_exp>
</condition>

<node id="490" bw="64" op_0_bw="11">
<![CDATA[
:6  %tmp_48 = zext i11 %p_addr54_cast to i64

]]></node>
<StgValue><ssdm name="tmp_48"/></StgValue>
</operation>

<operation id="867" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5693">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_9" val="1"/>
<literal name="tmp_7_13" val="1"/>
</and_exp></or_exp>
</condition>

<node id="491" bw="14" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:7  %B_addr_18 = getelementptr [10000 x i32]* %B, i64 0, i64 %tmp_48

]]></node>
<StgValue><ssdm name="B_addr_18"/></StgValue>
</operation>

<operation id="868" st_id="11" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5693">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_9" val="1"/>
<literal name="tmp_7_13" val="1"/>
</and_exp></or_exp>
</condition>

<node id="492" bw="32" op_0_bw="14">
<![CDATA[
:8  %B_load_18 = load i32* %B_addr_18, align 4

]]></node>
<StgValue><ssdm name="B_load_18"/></StgValue>
</operation>

<operation id="869" st_id="11" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5694">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_9" val="1"/>
<literal name="tmp_7_14" val="1"/>
</and_exp></or_exp>
</condition>

<node id="506" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
:4  %p_addr57 = add i9 %tmp_trn_cast616_cast1, -148

]]></node>
<StgValue><ssdm name="p_addr57"/></StgValue>
</operation>

<operation id="870" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5694">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_9" val="1"/>
<literal name="tmp_7_14" val="1"/>
</and_exp></or_exp>
</condition>

<node id="507" bw="11" op_0_bw="9">
<![CDATA[
:5  %p_addr57_cast = sext i9 %p_addr57 to i11

]]></node>
<StgValue><ssdm name="p_addr57_cast"/></StgValue>
</operation>

<operation id="871" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5694">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_9" val="1"/>
<literal name="tmp_7_14" val="1"/>
</and_exp></or_exp>
</condition>

<node id="508" bw="64" op_0_bw="11">
<![CDATA[
:6  %tmp_50 = zext i11 %p_addr57_cast to i64

]]></node>
<StgValue><ssdm name="tmp_50"/></StgValue>
</operation>

<operation id="872" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5694">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_9" val="1"/>
<literal name="tmp_7_14" val="1"/>
</and_exp></or_exp>
</condition>

<node id="509" bw="14" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:7  %B_addr_19 = getelementptr [10000 x i32]* %B, i64 0, i64 %tmp_50

]]></node>
<StgValue><ssdm name="B_addr_19"/></StgValue>
</operation>

<operation id="873" st_id="11" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5694">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_9" val="1"/>
<literal name="tmp_7_14" val="1"/>
</and_exp></or_exp>
</condition>

<node id="510" bw="32" op_0_bw="14">
<![CDATA[
:8  %B_load_19 = load i32* %B_addr_19, align 4

]]></node>
<StgValue><ssdm name="B_load_19"/></StgValue>
</operation>
</state>

<state id="12" st_id="12">

<operation id="874" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5676">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_9" val="1"/>
</and_exp></or_exp>
</condition>

<node id="169" bw="12" op_0_bw="7">
<![CDATA[
:5  %tmp_trn_cast616_cast = zext i7 %j_mid2 to i12

]]></node>
<StgValue><ssdm name="tmp_trn_cast616_cast"/></StgValue>
</operation>

<operation id="875" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5573">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_9" val="1"/>
<literal name="tmp_s" val="0"/>
</and_exp></or_exp>
</condition>

<node id="186" bw="64" op_0_bw="32">
<![CDATA[
:7  %tmp_12 = sext i32 %tmp_11 to i64

]]></node>
<StgValue><ssdm name="tmp_12"/></StgValue>
</operation>

<operation id="876" st_id="12" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5573">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_9" val="1"/>
<literal name="tmp_s" val="0"/>
</and_exp></or_exp>
</condition>

<node id="187" bw="0" op_0_bw="64" op_1_bw="14">
<![CDATA[
:8  store i64 %tmp_12, i64* %C_addr, align 8

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="877" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5573">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_9" val="1"/>
<literal name="tmp_s" val="0"/>
</and_exp></or_exp>
</condition>

<node id="188" bw="0" op_0_bw="0">
<![CDATA[
:9  br label %._crit_edge.0

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="878" st_id="12" stage="1" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5575">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_9" val="1"/>
<literal name="icmp" val="0"/>
</and_exp></or_exp>
</condition>

<node id="200" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:8  %tmp_11_1 = mul nsw i32 %A_load_1, %B_load_1

]]></node>
<StgValue><ssdm name="tmp_11_1"/></StgValue>
</operation>

<operation id="879" st_id="12" stage="2" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5677">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_9" val="1"/>
<literal name="tmp_7_2" val="1"/>
</and_exp></or_exp>
</condition>

<node id="217" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:8  %tmp_11_2 = mul nsw i32 %A_load_2, %B_load_2

]]></node>
<StgValue><ssdm name="tmp_11_2"/></StgValue>
</operation>

<operation id="880" st_id="12" stage="3" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5678">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_9" val="1"/>
<literal name="icmp1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="234" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:8  %tmp_11_3 = mul nsw i32 %A_load_3, %B_load_3

]]></node>
<StgValue><ssdm name="tmp_11_3"/></StgValue>
</operation>

<operation id="881" st_id="12" stage="4" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5679">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_9" val="1"/>
<literal name="tmp_7_4" val="1"/>
</and_exp></or_exp>
</condition>

<node id="251" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:8  %tmp_11_4 = mul nsw i32 %A_load_4, %B_load_4

]]></node>
<StgValue><ssdm name="tmp_11_4"/></StgValue>
</operation>

<operation id="882" st_id="12" stage="5" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5680">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_9" val="1"/>
<literal name="tmp_7_5" val="1"/>
</and_exp></or_exp>
</condition>

<node id="268" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:8  %tmp_11_5 = mul nsw i32 %A_load_5, %B_load_5

]]></node>
<StgValue><ssdm name="tmp_11_5"/></StgValue>
</operation>

<operation id="883" st_id="12" stage="6" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5681">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_9" val="1"/>
<literal name="tmp_7_6" val="1"/>
</and_exp></or_exp>
</condition>

<node id="285" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:8  %tmp_11_6 = mul nsw i32 %A_load_6, %B_load_6

]]></node>
<StgValue><ssdm name="tmp_11_6"/></StgValue>
</operation>

<operation id="884" st_id="12" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5689">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_9" val="1"/>
<literal name="tmp_7_10" val="1"/>
</and_exp></or_exp>
</condition>

<node id="417" bw="32" op_0_bw="14">
<![CDATA[
:3  %A_load_14 = load i32* %A_addr_14, align 4

]]></node>
<StgValue><ssdm name="A_load_14"/></StgValue>
</operation>

<operation id="885" st_id="12" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5690">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_9" val="1"/>
<literal name="icmp3" val="0"/>
</and_exp></or_exp>
</condition>

<node id="434" bw="32" op_0_bw="14">
<![CDATA[
:3  %A_load_15 = load i32* %A_addr_15, align 4

]]></node>
<StgValue><ssdm name="A_load_15"/></StgValue>
</operation>

<operation id="886" st_id="12" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5691">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_9" val="1"/>
<literal name="tmp_7_11" val="1"/>
</and_exp></or_exp>
</condition>

<node id="448" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
:0  %p_addr47 = add i14 %tmp_217, 16

]]></node>
<StgValue><ssdm name="p_addr47"/></StgValue>
</operation>

<operation id="887" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5691">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_9" val="1"/>
<literal name="tmp_7_11" val="1"/>
</and_exp></or_exp>
</condition>

<node id="449" bw="64" op_0_bw="14">
<![CDATA[
:1  %tmp_43 = zext i14 %p_addr47 to i64

]]></node>
<StgValue><ssdm name="tmp_43"/></StgValue>
</operation>

<operation id="888" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5691">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_9" val="1"/>
<literal name="tmp_7_11" val="1"/>
</and_exp></or_exp>
</condition>

<node id="450" bw="14" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:2  %A_addr_16 = getelementptr [10000 x i32]* %A, i64 0, i64 %tmp_43

]]></node>
<StgValue><ssdm name="A_addr_16"/></StgValue>
</operation>

<operation id="889" st_id="12" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5691">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_9" val="1"/>
<literal name="tmp_7_11" val="1"/>
</and_exp></or_exp>
</condition>

<node id="451" bw="32" op_0_bw="14">
<![CDATA[
:3  %A_load_16 = load i32* %A_addr_16, align 4

]]></node>
<StgValue><ssdm name="A_load_16"/></StgValue>
</operation>

<operation id="890" st_id="12" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5692">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_9" val="1"/>
<literal name="tmp_7_12" val="1"/>
</and_exp></or_exp>
</condition>

<node id="466" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
:0  %p_addr50 = add i14 %tmp_217, 17

]]></node>
<StgValue><ssdm name="p_addr50"/></StgValue>
</operation>

<operation id="891" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5692">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_9" val="1"/>
<literal name="tmp_7_12" val="1"/>
</and_exp></or_exp>
</condition>

<node id="467" bw="64" op_0_bw="14">
<![CDATA[
:1  %tmp_45 = zext i14 %p_addr50 to i64

]]></node>
<StgValue><ssdm name="tmp_45"/></StgValue>
</operation>

<operation id="892" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5692">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_9" val="1"/>
<literal name="tmp_7_12" val="1"/>
</and_exp></or_exp>
</condition>

<node id="468" bw="14" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:2  %A_addr_17 = getelementptr [10000 x i32]* %A, i64 0, i64 %tmp_45

]]></node>
<StgValue><ssdm name="A_addr_17"/></StgValue>
</operation>

<operation id="893" st_id="12" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5692">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_9" val="1"/>
<literal name="tmp_7_12" val="1"/>
</and_exp></or_exp>
</condition>

<node id="469" bw="32" op_0_bw="14">
<![CDATA[
:3  %A_load_17 = load i32* %A_addr_17, align 4

]]></node>
<StgValue><ssdm name="A_load_17"/></StgValue>
</operation>

<operation id="894" st_id="12" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5693">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_9" val="1"/>
<literal name="tmp_7_13" val="1"/>
</and_exp></or_exp>
</condition>

<node id="492" bw="32" op_0_bw="14">
<![CDATA[
:8  %B_load_18 = load i32* %B_addr_18, align 4

]]></node>
<StgValue><ssdm name="B_load_18"/></StgValue>
</operation>

<operation id="895" st_id="12" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5694">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_9" val="1"/>
<literal name="tmp_7_14" val="1"/>
</and_exp></or_exp>
</condition>

<node id="510" bw="32" op_0_bw="14">
<![CDATA[
:8  %B_load_19 = load i32* %B_addr_19, align 4

]]></node>
<StgValue><ssdm name="B_load_19"/></StgValue>
</operation>

<operation id="896" st_id="12" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5695">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_9" val="1"/>
<literal name="tmp_7_15" val="1"/>
</and_exp></or_exp>
</condition>

<node id="524" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
:4  %p_addr60 = add i12 %tmp_trn_cast616_cast, 2000

]]></node>
<StgValue><ssdm name="p_addr60"/></StgValue>
</operation>

<operation id="897" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5695">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_9" val="1"/>
<literal name="tmp_7_15" val="1"/>
</and_exp></or_exp>
</condition>

<node id="525" bw="64" op_0_bw="12">
<![CDATA[
:5  %tmp_52 = zext i12 %p_addr60 to i64

]]></node>
<StgValue><ssdm name="tmp_52"/></StgValue>
</operation>

<operation id="898" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5695">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_9" val="1"/>
<literal name="tmp_7_15" val="1"/>
</and_exp></or_exp>
</condition>

<node id="526" bw="14" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:6  %B_addr_20 = getelementptr [10000 x i32]* %B, i64 0, i64 %tmp_52

]]></node>
<StgValue><ssdm name="B_addr_20"/></StgValue>
</operation>

<operation id="899" st_id="12" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5695">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_9" val="1"/>
<literal name="tmp_7_15" val="1"/>
</and_exp></or_exp>
</condition>

<node id="527" bw="32" op_0_bw="14">
<![CDATA[
:7  %B_load_20 = load i32* %B_addr_20, align 4

]]></node>
<StgValue><ssdm name="B_load_20"/></StgValue>
</operation>

<operation id="900" st_id="12" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5696">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_9" val="1"/>
<literal name="tmp_7_16" val="1"/>
</and_exp></or_exp>
</condition>

<node id="541" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
:4  %p_addr63 = add i12 %tmp_trn_cast616_cast, -1996

]]></node>
<StgValue><ssdm name="p_addr63"/></StgValue>
</operation>

<operation id="901" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5696">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_9" val="1"/>
<literal name="tmp_7_16" val="1"/>
</and_exp></or_exp>
</condition>

<node id="542" bw="64" op_0_bw="12">
<![CDATA[
:5  %tmp_54 = zext i12 %p_addr63 to i64

]]></node>
<StgValue><ssdm name="tmp_54"/></StgValue>
</operation>

<operation id="902" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5696">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_9" val="1"/>
<literal name="tmp_7_16" val="1"/>
</and_exp></or_exp>
</condition>

<node id="543" bw="14" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:6  %B_addr_21 = getelementptr [10000 x i32]* %B, i64 0, i64 %tmp_54

]]></node>
<StgValue><ssdm name="B_addr_21"/></StgValue>
</operation>

<operation id="903" st_id="12" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5696">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_9" val="1"/>
<literal name="tmp_7_16" val="1"/>
</and_exp></or_exp>
</condition>

<node id="544" bw="32" op_0_bw="14">
<![CDATA[
:7  %B_load_21 = load i32* %B_addr_21, align 4

]]></node>
<StgValue><ssdm name="B_load_21"/></StgValue>
</operation>
</state>

<state id="13" st_id="13">

<operation id="904" st_id="13" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5575">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_9" val="1"/>
<literal name="icmp" val="0"/>
</and_exp></or_exp>
</condition>

<node id="202" bw="64" op_0_bw="14">
<![CDATA[
:10  %C_load = load i64* %C_addr, align 8

]]></node>
<StgValue><ssdm name="C_load"/></StgValue>
</operation>

<operation id="905" st_id="13" stage="1" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5677">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_9" val="1"/>
<literal name="tmp_7_2" val="1"/>
</and_exp></or_exp>
</condition>

<node id="217" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:8  %tmp_11_2 = mul nsw i32 %A_load_2, %B_load_2

]]></node>
<StgValue><ssdm name="tmp_11_2"/></StgValue>
</operation>

<operation id="906" st_id="13" stage="2" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5678">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_9" val="1"/>
<literal name="icmp1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="234" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:8  %tmp_11_3 = mul nsw i32 %A_load_3, %B_load_3

]]></node>
<StgValue><ssdm name="tmp_11_3"/></StgValue>
</operation>

<operation id="907" st_id="13" stage="3" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5679">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_9" val="1"/>
<literal name="tmp_7_4" val="1"/>
</and_exp></or_exp>
</condition>

<node id="251" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:8  %tmp_11_4 = mul nsw i32 %A_load_4, %B_load_4

]]></node>
<StgValue><ssdm name="tmp_11_4"/></StgValue>
</operation>

<operation id="908" st_id="13" stage="4" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5680">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_9" val="1"/>
<literal name="tmp_7_5" val="1"/>
</and_exp></or_exp>
</condition>

<node id="268" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:8  %tmp_11_5 = mul nsw i32 %A_load_5, %B_load_5

]]></node>
<StgValue><ssdm name="tmp_11_5"/></StgValue>
</operation>

<operation id="909" st_id="13" stage="5" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5681">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_9" val="1"/>
<literal name="tmp_7_6" val="1"/>
</and_exp></or_exp>
</condition>

<node id="285" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:8  %tmp_11_6 = mul nsw i32 %A_load_6, %B_load_6

]]></node>
<StgValue><ssdm name="tmp_11_6"/></StgValue>
</operation>

<operation id="910" st_id="13" stage="6" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5682">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_9" val="1"/>
<literal name="icmp2" val="0"/>
</and_exp></or_exp>
</condition>

<node id="302" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:8  %tmp_11_7 = mul nsw i32 %A_load_7, %B_load_7

]]></node>
<StgValue><ssdm name="tmp_11_7"/></StgValue>
</operation>

<operation id="911" st_id="13" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5691">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_9" val="1"/>
<literal name="tmp_7_11" val="1"/>
</and_exp></or_exp>
</condition>

<node id="451" bw="32" op_0_bw="14">
<![CDATA[
:3  %A_load_16 = load i32* %A_addr_16, align 4

]]></node>
<StgValue><ssdm name="A_load_16"/></StgValue>
</operation>

<operation id="912" st_id="13" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5692">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_9" val="1"/>
<literal name="tmp_7_12" val="1"/>
</and_exp></or_exp>
</condition>

<node id="469" bw="32" op_0_bw="14">
<![CDATA[
:3  %A_load_17 = load i32* %A_addr_17, align 4

]]></node>
<StgValue><ssdm name="A_load_17"/></StgValue>
</operation>

<operation id="913" st_id="13" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5693">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_9" val="1"/>
<literal name="tmp_7_13" val="1"/>
</and_exp></or_exp>
</condition>

<node id="484" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
:0  %p_addr53 = add i14 %tmp_217, 18

]]></node>
<StgValue><ssdm name="p_addr53"/></StgValue>
</operation>

<operation id="914" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5693">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_9" val="1"/>
<literal name="tmp_7_13" val="1"/>
</and_exp></or_exp>
</condition>

<node id="485" bw="64" op_0_bw="14">
<![CDATA[
:1  %tmp_47 = zext i14 %p_addr53 to i64

]]></node>
<StgValue><ssdm name="tmp_47"/></StgValue>
</operation>

<operation id="915" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5693">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_9" val="1"/>
<literal name="tmp_7_13" val="1"/>
</and_exp></or_exp>
</condition>

<node id="486" bw="14" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:2  %A_addr_18 = getelementptr [10000 x i32]* %A, i64 0, i64 %tmp_47

]]></node>
<StgValue><ssdm name="A_addr_18"/></StgValue>
</operation>

<operation id="916" st_id="13" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5693">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_9" val="1"/>
<literal name="tmp_7_13" val="1"/>
</and_exp></or_exp>
</condition>

<node id="487" bw="32" op_0_bw="14">
<![CDATA[
:3  %A_load_18 = load i32* %A_addr_18, align 4

]]></node>
<StgValue><ssdm name="A_load_18"/></StgValue>
</operation>

<operation id="917" st_id="13" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5694">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_9" val="1"/>
<literal name="tmp_7_14" val="1"/>
</and_exp></or_exp>
</condition>

<node id="502" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
:0  %p_addr56 = add i14 %tmp_217, 19

]]></node>
<StgValue><ssdm name="p_addr56"/></StgValue>
</operation>

<operation id="918" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5694">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_9" val="1"/>
<literal name="tmp_7_14" val="1"/>
</and_exp></or_exp>
</condition>

<node id="503" bw="64" op_0_bw="14">
<![CDATA[
:1  %tmp_49 = zext i14 %p_addr56 to i64

]]></node>
<StgValue><ssdm name="tmp_49"/></StgValue>
</operation>

<operation id="919" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5694">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_9" val="1"/>
<literal name="tmp_7_14" val="1"/>
</and_exp></or_exp>
</condition>

<node id="504" bw="14" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:2  %A_addr_19 = getelementptr [10000 x i32]* %A, i64 0, i64 %tmp_49

]]></node>
<StgValue><ssdm name="A_addr_19"/></StgValue>
</operation>

<operation id="920" st_id="13" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5694">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_9" val="1"/>
<literal name="tmp_7_14" val="1"/>
</and_exp></or_exp>
</condition>

<node id="505" bw="32" op_0_bw="14">
<![CDATA[
:3  %A_load_19 = load i32* %A_addr_19, align 4

]]></node>
<StgValue><ssdm name="A_load_19"/></StgValue>
</operation>

<operation id="921" st_id="13" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5695">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_9" val="1"/>
<literal name="tmp_7_15" val="1"/>
</and_exp></or_exp>
</condition>

<node id="527" bw="32" op_0_bw="14">
<![CDATA[
:7  %B_load_20 = load i32* %B_addr_20, align 4

]]></node>
<StgValue><ssdm name="B_load_20"/></StgValue>
</operation>

<operation id="922" st_id="13" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5696">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_9" val="1"/>
<literal name="tmp_7_16" val="1"/>
</and_exp></or_exp>
</condition>

<node id="544" bw="32" op_0_bw="14">
<![CDATA[
:7  %B_load_21 = load i32* %B_addr_21, align 4

]]></node>
<StgValue><ssdm name="B_load_21"/></StgValue>
</operation>

<operation id="923" st_id="13" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5697">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_9" val="1"/>
<literal name="tmp_7_17" val="1"/>
</and_exp></or_exp>
</condition>

<node id="558" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
:4  %p_addr66 = add i12 %tmp_trn_cast616_cast, -1896

]]></node>
<StgValue><ssdm name="p_addr66"/></StgValue>
</operation>

<operation id="924" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5697">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_9" val="1"/>
<literal name="tmp_7_17" val="1"/>
</and_exp></or_exp>
</condition>

<node id="559" bw="64" op_0_bw="12">
<![CDATA[
:5  %tmp_56 = zext i12 %p_addr66 to i64

]]></node>
<StgValue><ssdm name="tmp_56"/></StgValue>
</operation>

<operation id="925" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5697">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_9" val="1"/>
<literal name="tmp_7_17" val="1"/>
</and_exp></or_exp>
</condition>

<node id="560" bw="14" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:6  %B_addr_22 = getelementptr [10000 x i32]* %B, i64 0, i64 %tmp_56

]]></node>
<StgValue><ssdm name="B_addr_22"/></StgValue>
</operation>

<operation id="926" st_id="13" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5697">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_9" val="1"/>
<literal name="tmp_7_17" val="1"/>
</and_exp></or_exp>
</condition>

<node id="561" bw="32" op_0_bw="14">
<![CDATA[
:7  %B_load_22 = load i32* %B_addr_22, align 4

]]></node>
<StgValue><ssdm name="B_load_22"/></StgValue>
</operation>

<operation id="927" st_id="13" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5698">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_9" val="1"/>
<literal name="tmp_7_18" val="1"/>
</and_exp></or_exp>
</condition>

<node id="575" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
:4  %p_addr69 = add i12 %tmp_trn_cast616_cast, -1796

]]></node>
<StgValue><ssdm name="p_addr69"/></StgValue>
</operation>

<operation id="928" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5698">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_9" val="1"/>
<literal name="tmp_7_18" val="1"/>
</and_exp></or_exp>
</condition>

<node id="576" bw="64" op_0_bw="12">
<![CDATA[
:5  %tmp_58 = zext i12 %p_addr69 to i64

]]></node>
<StgValue><ssdm name="tmp_58"/></StgValue>
</operation>

<operation id="929" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5698">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_9" val="1"/>
<literal name="tmp_7_18" val="1"/>
</and_exp></or_exp>
</condition>

<node id="577" bw="14" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:6  %B_addr_23 = getelementptr [10000 x i32]* %B, i64 0, i64 %tmp_58

]]></node>
<StgValue><ssdm name="B_addr_23"/></StgValue>
</operation>

<operation id="930" st_id="13" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5698">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_9" val="1"/>
<literal name="tmp_7_18" val="1"/>
</and_exp></or_exp>
</condition>

<node id="578" bw="32" op_0_bw="14">
<![CDATA[
:7  %B_load_23 = load i32* %B_addr_23, align 4

]]></node>
<StgValue><ssdm name="B_load_23"/></StgValue>
</operation>
</state>

<state id="14" st_id="14">

<operation id="931" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5575">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_9" val="1"/>
<literal name="icmp" val="0"/>
</and_exp></or_exp>
</condition>

<node id="201" bw="64" op_0_bw="32">
<![CDATA[
:9  %tmp_12_1 = sext i32 %tmp_11_1 to i64

]]></node>
<StgValue><ssdm name="tmp_12_1"/></StgValue>
</operation>

<operation id="932" st_id="14" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5575">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_9" val="1"/>
<literal name="icmp" val="0"/>
</and_exp></or_exp>
</condition>

<node id="202" bw="64" op_0_bw="14">
<![CDATA[
:10  %C_load = load i64* %C_addr, align 8

]]></node>
<StgValue><ssdm name="C_load"/></StgValue>
</operation>

<operation id="933" st_id="14" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5575">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_9" val="1"/>
<literal name="icmp" val="0"/>
</and_exp></or_exp>
</condition>

<node id="203" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:11  %tmp_13_1 = add nsw i64 %tmp_12_1, %C_load

]]></node>
<StgValue><ssdm name="tmp_13_1"/></StgValue>
</operation>

<operation id="934" st_id="14" stage="1" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5678">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_9" val="1"/>
<literal name="icmp1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="234" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:8  %tmp_11_3 = mul nsw i32 %A_load_3, %B_load_3

]]></node>
<StgValue><ssdm name="tmp_11_3"/></StgValue>
</operation>

<operation id="935" st_id="14" stage="2" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5679">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_9" val="1"/>
<literal name="tmp_7_4" val="1"/>
</and_exp></or_exp>
</condition>

<node id="251" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:8  %tmp_11_4 = mul nsw i32 %A_load_4, %B_load_4

]]></node>
<StgValue><ssdm name="tmp_11_4"/></StgValue>
</operation>

<operation id="936" st_id="14" stage="3" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5680">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_9" val="1"/>
<literal name="tmp_7_5" val="1"/>
</and_exp></or_exp>
</condition>

<node id="268" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:8  %tmp_11_5 = mul nsw i32 %A_load_5, %B_load_5

]]></node>
<StgValue><ssdm name="tmp_11_5"/></StgValue>
</operation>

<operation id="937" st_id="14" stage="4" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5681">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_9" val="1"/>
<literal name="tmp_7_6" val="1"/>
</and_exp></or_exp>
</condition>

<node id="285" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:8  %tmp_11_6 = mul nsw i32 %A_load_6, %B_load_6

]]></node>
<StgValue><ssdm name="tmp_11_6"/></StgValue>
</operation>

<operation id="938" st_id="14" stage="5" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5682">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_9" val="1"/>
<literal name="icmp2" val="0"/>
</and_exp></or_exp>
</condition>

<node id="302" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:8  %tmp_11_7 = mul nsw i32 %A_load_7, %B_load_7

]]></node>
<StgValue><ssdm name="tmp_11_7"/></StgValue>
</operation>

<operation id="939" st_id="14" stage="6" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5683">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_9" val="1"/>
<literal name="tmp_7_8" val="1"/>
</and_exp></or_exp>
</condition>

<node id="320" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:9  %tmp_11_8 = mul nsw i32 %A_load_8, %B_load_8

]]></node>
<StgValue><ssdm name="tmp_11_8"/></StgValue>
</operation>

<operation id="940" st_id="14" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5693">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_9" val="1"/>
<literal name="tmp_7_13" val="1"/>
</and_exp></or_exp>
</condition>

<node id="487" bw="32" op_0_bw="14">
<![CDATA[
:3  %A_load_18 = load i32* %A_addr_18, align 4

]]></node>
<StgValue><ssdm name="A_load_18"/></StgValue>
</operation>

<operation id="941" st_id="14" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5694">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_9" val="1"/>
<literal name="tmp_7_14" val="1"/>
</and_exp></or_exp>
</condition>

<node id="505" bw="32" op_0_bw="14">
<![CDATA[
:3  %A_load_19 = load i32* %A_addr_19, align 4

]]></node>
<StgValue><ssdm name="A_load_19"/></StgValue>
</operation>

<operation id="942" st_id="14" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5695">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_9" val="1"/>
<literal name="tmp_7_15" val="1"/>
</and_exp></or_exp>
</condition>

<node id="520" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
:0  %p_addr59 = add i14 %tmp_217, 20

]]></node>
<StgValue><ssdm name="p_addr59"/></StgValue>
</operation>

<operation id="943" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5695">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_9" val="1"/>
<literal name="tmp_7_15" val="1"/>
</and_exp></or_exp>
</condition>

<node id="521" bw="64" op_0_bw="14">
<![CDATA[
:1  %tmp_51 = zext i14 %p_addr59 to i64

]]></node>
<StgValue><ssdm name="tmp_51"/></StgValue>
</operation>

<operation id="944" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5695">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_9" val="1"/>
<literal name="tmp_7_15" val="1"/>
</and_exp></or_exp>
</condition>

<node id="522" bw="14" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:2  %A_addr_20 = getelementptr [10000 x i32]* %A, i64 0, i64 %tmp_51

]]></node>
<StgValue><ssdm name="A_addr_20"/></StgValue>
</operation>

<operation id="945" st_id="14" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5695">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_9" val="1"/>
<literal name="tmp_7_15" val="1"/>
</and_exp></or_exp>
</condition>

<node id="523" bw="32" op_0_bw="14">
<![CDATA[
:3  %A_load_20 = load i32* %A_addr_20, align 4

]]></node>
<StgValue><ssdm name="A_load_20"/></StgValue>
</operation>

<operation id="946" st_id="14" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5696">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_9" val="1"/>
<literal name="tmp_7_16" val="1"/>
</and_exp></or_exp>
</condition>

<node id="537" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
:0  %p_addr62 = add i14 %tmp_217, 21

]]></node>
<StgValue><ssdm name="p_addr62"/></StgValue>
</operation>

<operation id="947" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5696">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_9" val="1"/>
<literal name="tmp_7_16" val="1"/>
</and_exp></or_exp>
</condition>

<node id="538" bw="64" op_0_bw="14">
<![CDATA[
:1  %tmp_53 = zext i14 %p_addr62 to i64

]]></node>
<StgValue><ssdm name="tmp_53"/></StgValue>
</operation>

<operation id="948" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5696">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_9" val="1"/>
<literal name="tmp_7_16" val="1"/>
</and_exp></or_exp>
</condition>

<node id="539" bw="14" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:2  %A_addr_21 = getelementptr [10000 x i32]* %A, i64 0, i64 %tmp_53

]]></node>
<StgValue><ssdm name="A_addr_21"/></StgValue>
</operation>

<operation id="949" st_id="14" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5696">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_9" val="1"/>
<literal name="tmp_7_16" val="1"/>
</and_exp></or_exp>
</condition>

<node id="540" bw="32" op_0_bw="14">
<![CDATA[
:3  %A_load_21 = load i32* %A_addr_21, align 4

]]></node>
<StgValue><ssdm name="A_load_21"/></StgValue>
</operation>

<operation id="950" st_id="14" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5697">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_9" val="1"/>
<literal name="tmp_7_17" val="1"/>
</and_exp></or_exp>
</condition>

<node id="561" bw="32" op_0_bw="14">
<![CDATA[
:7  %B_load_22 = load i32* %B_addr_22, align 4

]]></node>
<StgValue><ssdm name="B_load_22"/></StgValue>
</operation>

<operation id="951" st_id="14" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5698">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_9" val="1"/>
<literal name="tmp_7_18" val="1"/>
</and_exp></or_exp>
</condition>

<node id="578" bw="32" op_0_bw="14">
<![CDATA[
:7  %B_load_23 = load i32* %B_addr_23, align 4

]]></node>
<StgValue><ssdm name="B_load_23"/></StgValue>
</operation>

<operation id="952" st_id="14" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5699">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_9" val="1"/>
<literal name="tmp_7_19" val="1"/>
</and_exp></or_exp>
</condition>

<node id="592" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
:4  %p_addr72 = add i12 %tmp_trn_cast616_cast, -1696

]]></node>
<StgValue><ssdm name="p_addr72"/></StgValue>
</operation>

<operation id="953" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5699">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_9" val="1"/>
<literal name="tmp_7_19" val="1"/>
</and_exp></or_exp>
</condition>

<node id="593" bw="64" op_0_bw="12">
<![CDATA[
:5  %tmp_60 = zext i12 %p_addr72 to i64

]]></node>
<StgValue><ssdm name="tmp_60"/></StgValue>
</operation>

<operation id="954" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5699">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_9" val="1"/>
<literal name="tmp_7_19" val="1"/>
</and_exp></or_exp>
</condition>

<node id="594" bw="14" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:6  %B_addr_24 = getelementptr [10000 x i32]* %B, i64 0, i64 %tmp_60

]]></node>
<StgValue><ssdm name="B_addr_24"/></StgValue>
</operation>

<operation id="955" st_id="14" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5699">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_9" val="1"/>
<literal name="tmp_7_19" val="1"/>
</and_exp></or_exp>
</condition>

<node id="595" bw="32" op_0_bw="14">
<![CDATA[
:7  %B_load_24 = load i32* %B_addr_24, align 4

]]></node>
<StgValue><ssdm name="B_load_24"/></StgValue>
</operation>

<operation id="956" st_id="14" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5700">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_9" val="1"/>
<literal name="tmp_7_20" val="1"/>
</and_exp></or_exp>
</condition>

<node id="609" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
:4  %p_addr75 = add i12 %tmp_trn_cast616_cast, -1596

]]></node>
<StgValue><ssdm name="p_addr75"/></StgValue>
</operation>

<operation id="957" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5700">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_9" val="1"/>
<literal name="tmp_7_20" val="1"/>
</and_exp></or_exp>
</condition>

<node id="610" bw="64" op_0_bw="12">
<![CDATA[
:5  %tmp_62 = zext i12 %p_addr75 to i64

]]></node>
<StgValue><ssdm name="tmp_62"/></StgValue>
</operation>

<operation id="958" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5700">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_9" val="1"/>
<literal name="tmp_7_20" val="1"/>
</and_exp></or_exp>
</condition>

<node id="611" bw="14" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:6  %B_addr_25 = getelementptr [10000 x i32]* %B, i64 0, i64 %tmp_62

]]></node>
<StgValue><ssdm name="B_addr_25"/></StgValue>
</operation>

<operation id="959" st_id="14" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5700">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_9" val="1"/>
<literal name="tmp_7_20" val="1"/>
</and_exp></or_exp>
</condition>

<node id="612" bw="32" op_0_bw="14">
<![CDATA[
:7  %B_load_25 = load i32* %B_addr_25, align 4

]]></node>
<StgValue><ssdm name="B_load_25"/></StgValue>
</operation>
</state>

<state id="15" st_id="15">

<operation id="960" st_id="15" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5575">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_9" val="1"/>
<literal name="icmp" val="0"/>
</and_exp></or_exp>
</condition>

<node id="204" bw="0" op_0_bw="64" op_1_bw="14">
<![CDATA[
:12  store i64 %tmp_13_1, i64* %C_addr, align 8

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="961" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5575">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_9" val="1"/>
<literal name="icmp" val="0"/>
</and_exp></or_exp>
</condition>

<node id="205" bw="0" op_0_bw="0">
<![CDATA[
:13  br label %._crit_edge.1

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="962" st_id="15" stage="1" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5679">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_9" val="1"/>
<literal name="tmp_7_4" val="1"/>
</and_exp></or_exp>
</condition>

<node id="251" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:8  %tmp_11_4 = mul nsw i32 %A_load_4, %B_load_4

]]></node>
<StgValue><ssdm name="tmp_11_4"/></StgValue>
</operation>

<operation id="963" st_id="15" stage="2" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5680">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_9" val="1"/>
<literal name="tmp_7_5" val="1"/>
</and_exp></or_exp>
</condition>

<node id="268" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:8  %tmp_11_5 = mul nsw i32 %A_load_5, %B_load_5

]]></node>
<StgValue><ssdm name="tmp_11_5"/></StgValue>
</operation>

<operation id="964" st_id="15" stage="3" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5681">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_9" val="1"/>
<literal name="tmp_7_6" val="1"/>
</and_exp></or_exp>
</condition>

<node id="285" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:8  %tmp_11_6 = mul nsw i32 %A_load_6, %B_load_6

]]></node>
<StgValue><ssdm name="tmp_11_6"/></StgValue>
</operation>

<operation id="965" st_id="15" stage="4" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5682">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_9" val="1"/>
<literal name="icmp2" val="0"/>
</and_exp></or_exp>
</condition>

<node id="302" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:8  %tmp_11_7 = mul nsw i32 %A_load_7, %B_load_7

]]></node>
<StgValue><ssdm name="tmp_11_7"/></StgValue>
</operation>

<operation id="966" st_id="15" stage="5" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5683">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_9" val="1"/>
<literal name="tmp_7_8" val="1"/>
</and_exp></or_exp>
</condition>

<node id="320" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:9  %tmp_11_8 = mul nsw i32 %A_load_8, %B_load_8

]]></node>
<StgValue><ssdm name="tmp_11_8"/></StgValue>
</operation>

<operation id="967" st_id="15" stage="6" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5684">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_9" val="1"/>
<literal name="tmp_7_9" val="1"/>
</and_exp></or_exp>
</condition>

<node id="337" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:8  %tmp_11_9 = mul nsw i32 %A_load_9, %B_load_9

]]></node>
<StgValue><ssdm name="tmp_11_9"/></StgValue>
</operation>

<operation id="968" st_id="15" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5695">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_9" val="1"/>
<literal name="tmp_7_15" val="1"/>
</and_exp></or_exp>
</condition>

<node id="523" bw="32" op_0_bw="14">
<![CDATA[
:3  %A_load_20 = load i32* %A_addr_20, align 4

]]></node>
<StgValue><ssdm name="A_load_20"/></StgValue>
</operation>

<operation id="969" st_id="15" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5696">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_9" val="1"/>
<literal name="tmp_7_16" val="1"/>
</and_exp></or_exp>
</condition>

<node id="540" bw="32" op_0_bw="14">
<![CDATA[
:3  %A_load_21 = load i32* %A_addr_21, align 4

]]></node>
<StgValue><ssdm name="A_load_21"/></StgValue>
</operation>

<operation id="970" st_id="15" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5697">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_9" val="1"/>
<literal name="tmp_7_17" val="1"/>
</and_exp></or_exp>
</condition>

<node id="554" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
:0  %p_addr65 = add i14 %tmp_217, 22

]]></node>
<StgValue><ssdm name="p_addr65"/></StgValue>
</operation>

<operation id="971" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5697">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_9" val="1"/>
<literal name="tmp_7_17" val="1"/>
</and_exp></or_exp>
</condition>

<node id="555" bw="64" op_0_bw="14">
<![CDATA[
:1  %tmp_55 = zext i14 %p_addr65 to i64

]]></node>
<StgValue><ssdm name="tmp_55"/></StgValue>
</operation>

<operation id="972" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5697">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_9" val="1"/>
<literal name="tmp_7_17" val="1"/>
</and_exp></or_exp>
</condition>

<node id="556" bw="14" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:2  %A_addr_22 = getelementptr [10000 x i32]* %A, i64 0, i64 %tmp_55

]]></node>
<StgValue><ssdm name="A_addr_22"/></StgValue>
</operation>

<operation id="973" st_id="15" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5697">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_9" val="1"/>
<literal name="tmp_7_17" val="1"/>
</and_exp></or_exp>
</condition>

<node id="557" bw="32" op_0_bw="14">
<![CDATA[
:3  %A_load_22 = load i32* %A_addr_22, align 4

]]></node>
<StgValue><ssdm name="A_load_22"/></StgValue>
</operation>

<operation id="974" st_id="15" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5698">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_9" val="1"/>
<literal name="tmp_7_18" val="1"/>
</and_exp></or_exp>
</condition>

<node id="571" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
:0  %p_addr68 = add i14 %tmp_217, 23

]]></node>
<StgValue><ssdm name="p_addr68"/></StgValue>
</operation>

<operation id="975" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5698">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_9" val="1"/>
<literal name="tmp_7_18" val="1"/>
</and_exp></or_exp>
</condition>

<node id="572" bw="64" op_0_bw="14">
<![CDATA[
:1  %tmp_57 = zext i14 %p_addr68 to i64

]]></node>
<StgValue><ssdm name="tmp_57"/></StgValue>
</operation>

<operation id="976" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5698">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_9" val="1"/>
<literal name="tmp_7_18" val="1"/>
</and_exp></or_exp>
</condition>

<node id="573" bw="14" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:2  %A_addr_23 = getelementptr [10000 x i32]* %A, i64 0, i64 %tmp_57

]]></node>
<StgValue><ssdm name="A_addr_23"/></StgValue>
</operation>

<operation id="977" st_id="15" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5698">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_9" val="1"/>
<literal name="tmp_7_18" val="1"/>
</and_exp></or_exp>
</condition>

<node id="574" bw="32" op_0_bw="14">
<![CDATA[
:3  %A_load_23 = load i32* %A_addr_23, align 4

]]></node>
<StgValue><ssdm name="A_load_23"/></StgValue>
</operation>

<operation id="978" st_id="15" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5699">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_9" val="1"/>
<literal name="tmp_7_19" val="1"/>
</and_exp></or_exp>
</condition>

<node id="595" bw="32" op_0_bw="14">
<![CDATA[
:7  %B_load_24 = load i32* %B_addr_24, align 4

]]></node>
<StgValue><ssdm name="B_load_24"/></StgValue>
</operation>

<operation id="979" st_id="15" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5700">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_9" val="1"/>
<literal name="tmp_7_20" val="1"/>
</and_exp></or_exp>
</condition>

<node id="612" bw="32" op_0_bw="14">
<![CDATA[
:7  %B_load_25 = load i32* %B_addr_25, align 4

]]></node>
<StgValue><ssdm name="B_load_25"/></StgValue>
</operation>

<operation id="980" st_id="15" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5701">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_9" val="1"/>
<literal name="tmp_7_21" val="1"/>
</and_exp></or_exp>
</condition>

<node id="626" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
:4  %p_addr78 = add i12 %tmp_trn_cast616_cast, -1496

]]></node>
<StgValue><ssdm name="p_addr78"/></StgValue>
</operation>

<operation id="981" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5701">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_9" val="1"/>
<literal name="tmp_7_21" val="1"/>
</and_exp></or_exp>
</condition>

<node id="627" bw="64" op_0_bw="12">
<![CDATA[
:5  %tmp_64 = zext i12 %p_addr78 to i64

]]></node>
<StgValue><ssdm name="tmp_64"/></StgValue>
</operation>

<operation id="982" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5701">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_9" val="1"/>
<literal name="tmp_7_21" val="1"/>
</and_exp></or_exp>
</condition>

<node id="628" bw="14" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:6  %B_addr_26 = getelementptr [10000 x i32]* %B, i64 0, i64 %tmp_64

]]></node>
<StgValue><ssdm name="B_addr_26"/></StgValue>
</operation>

<operation id="983" st_id="15" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5701">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_9" val="1"/>
<literal name="tmp_7_21" val="1"/>
</and_exp></or_exp>
</condition>

<node id="629" bw="32" op_0_bw="14">
<![CDATA[
:7  %B_load_26 = load i32* %B_addr_26, align 4

]]></node>
<StgValue><ssdm name="B_load_26"/></StgValue>
</operation>

<operation id="984" st_id="15" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5702">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_9" val="1"/>
<literal name="tmp_7_22" val="1"/>
</and_exp></or_exp>
</condition>

<node id="643" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
:4  %p_addr81 = add i12 %tmp_trn_cast616_cast, -1396

]]></node>
<StgValue><ssdm name="p_addr81"/></StgValue>
</operation>

<operation id="985" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5702">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_9" val="1"/>
<literal name="tmp_7_22" val="1"/>
</and_exp></or_exp>
</condition>

<node id="644" bw="64" op_0_bw="12">
<![CDATA[
:5  %tmp_66 = zext i12 %p_addr81 to i64

]]></node>
<StgValue><ssdm name="tmp_66"/></StgValue>
</operation>

<operation id="986" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5702">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_9" val="1"/>
<literal name="tmp_7_22" val="1"/>
</and_exp></or_exp>
</condition>

<node id="645" bw="14" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:6  %B_addr_27 = getelementptr [10000 x i32]* %B, i64 0, i64 %tmp_66

]]></node>
<StgValue><ssdm name="B_addr_27"/></StgValue>
</operation>

<operation id="987" st_id="15" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5702">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_9" val="1"/>
<literal name="tmp_7_22" val="1"/>
</and_exp></or_exp>
</condition>

<node id="646" bw="32" op_0_bw="14">
<![CDATA[
:7  %B_load_27 = load i32* %B_addr_27, align 4

]]></node>
<StgValue><ssdm name="B_load_27"/></StgValue>
</operation>
</state>

<state id="16" st_id="16">

<operation id="988" st_id="16" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5677">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_9" val="1"/>
<literal name="tmp_7_2" val="1"/>
</and_exp></or_exp>
</condition>

<node id="219" bw="64" op_0_bw="14">
<![CDATA[
:10  %C_load_1 = load i64* %C_addr, align 8

]]></node>
<StgValue><ssdm name="C_load_1"/></StgValue>
</operation>

<operation id="989" st_id="16" stage="1" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5680">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_9" val="1"/>
<literal name="tmp_7_5" val="1"/>
</and_exp></or_exp>
</condition>

<node id="268" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:8  %tmp_11_5 = mul nsw i32 %A_load_5, %B_load_5

]]></node>
<StgValue><ssdm name="tmp_11_5"/></StgValue>
</operation>

<operation id="990" st_id="16" stage="2" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5681">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_9" val="1"/>
<literal name="tmp_7_6" val="1"/>
</and_exp></or_exp>
</condition>

<node id="285" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:8  %tmp_11_6 = mul nsw i32 %A_load_6, %B_load_6

]]></node>
<StgValue><ssdm name="tmp_11_6"/></StgValue>
</operation>

<operation id="991" st_id="16" stage="3" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5682">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_9" val="1"/>
<literal name="icmp2" val="0"/>
</and_exp></or_exp>
</condition>

<node id="302" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:8  %tmp_11_7 = mul nsw i32 %A_load_7, %B_load_7

]]></node>
<StgValue><ssdm name="tmp_11_7"/></StgValue>
</operation>

<operation id="992" st_id="16" stage="4" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5683">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_9" val="1"/>
<literal name="tmp_7_8" val="1"/>
</and_exp></or_exp>
</condition>

<node id="320" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:9  %tmp_11_8 = mul nsw i32 %A_load_8, %B_load_8

]]></node>
<StgValue><ssdm name="tmp_11_8"/></StgValue>
</operation>

<operation id="993" st_id="16" stage="5" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5684">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_9" val="1"/>
<literal name="tmp_7_9" val="1"/>
</and_exp></or_exp>
</condition>

<node id="337" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:8  %tmp_11_9 = mul nsw i32 %A_load_9, %B_load_9

]]></node>
<StgValue><ssdm name="tmp_11_9"/></StgValue>
</operation>

<operation id="994" st_id="16" stage="6" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5685">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_9" val="1"/>
<literal name="tmp_7_s" val="1"/>
</and_exp></or_exp>
</condition>

<node id="354" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:8  %tmp_11_s = mul nsw i32 %A_load_10, %B_load_10

]]></node>
<StgValue><ssdm name="tmp_11_s"/></StgValue>
</operation>

<operation id="995" st_id="16" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5697">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_9" val="1"/>
<literal name="tmp_7_17" val="1"/>
</and_exp></or_exp>
</condition>

<node id="557" bw="32" op_0_bw="14">
<![CDATA[
:3  %A_load_22 = load i32* %A_addr_22, align 4

]]></node>
<StgValue><ssdm name="A_load_22"/></StgValue>
</operation>

<operation id="996" st_id="16" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5698">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_9" val="1"/>
<literal name="tmp_7_18" val="1"/>
</and_exp></or_exp>
</condition>

<node id="574" bw="32" op_0_bw="14">
<![CDATA[
:3  %A_load_23 = load i32* %A_addr_23, align 4

]]></node>
<StgValue><ssdm name="A_load_23"/></StgValue>
</operation>

<operation id="997" st_id="16" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5699">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_9" val="1"/>
<literal name="tmp_7_19" val="1"/>
</and_exp></or_exp>
</condition>

<node id="588" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
:0  %p_addr71 = add i14 %tmp_217, 24

]]></node>
<StgValue><ssdm name="p_addr71"/></StgValue>
</operation>

<operation id="998" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5699">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_9" val="1"/>
<literal name="tmp_7_19" val="1"/>
</and_exp></or_exp>
</condition>

<node id="589" bw="64" op_0_bw="14">
<![CDATA[
:1  %tmp_59 = zext i14 %p_addr71 to i64

]]></node>
<StgValue><ssdm name="tmp_59"/></StgValue>
</operation>

<operation id="999" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5699">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_9" val="1"/>
<literal name="tmp_7_19" val="1"/>
</and_exp></or_exp>
</condition>

<node id="590" bw="14" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:2  %A_addr_24 = getelementptr [10000 x i32]* %A, i64 0, i64 %tmp_59

]]></node>
<StgValue><ssdm name="A_addr_24"/></StgValue>
</operation>

<operation id="1000" st_id="16" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5699">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_9" val="1"/>
<literal name="tmp_7_19" val="1"/>
</and_exp></or_exp>
</condition>

<node id="591" bw="32" op_0_bw="14">
<![CDATA[
:3  %A_load_24 = load i32* %A_addr_24, align 4

]]></node>
<StgValue><ssdm name="A_load_24"/></StgValue>
</operation>

<operation id="1001" st_id="16" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5700">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_9" val="1"/>
<literal name="tmp_7_20" val="1"/>
</and_exp></or_exp>
</condition>

<node id="605" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
:0  %p_addr74 = add i14 %tmp_217, 25

]]></node>
<StgValue><ssdm name="p_addr74"/></StgValue>
</operation>

<operation id="1002" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5700">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_9" val="1"/>
<literal name="tmp_7_20" val="1"/>
</and_exp></or_exp>
</condition>

<node id="606" bw="64" op_0_bw="14">
<![CDATA[
:1  %tmp_61 = zext i14 %p_addr74 to i64

]]></node>
<StgValue><ssdm name="tmp_61"/></StgValue>
</operation>

<operation id="1003" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5700">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_9" val="1"/>
<literal name="tmp_7_20" val="1"/>
</and_exp></or_exp>
</condition>

<node id="607" bw="14" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:2  %A_addr_25 = getelementptr [10000 x i32]* %A, i64 0, i64 %tmp_61

]]></node>
<StgValue><ssdm name="A_addr_25"/></StgValue>
</operation>

<operation id="1004" st_id="16" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5700">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_9" val="1"/>
<literal name="tmp_7_20" val="1"/>
</and_exp></or_exp>
</condition>

<node id="608" bw="32" op_0_bw="14">
<![CDATA[
:3  %A_load_25 = load i32* %A_addr_25, align 4

]]></node>
<StgValue><ssdm name="A_load_25"/></StgValue>
</operation>

<operation id="1005" st_id="16" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5701">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_9" val="1"/>
<literal name="tmp_7_21" val="1"/>
</and_exp></or_exp>
</condition>

<node id="629" bw="32" op_0_bw="14">
<![CDATA[
:7  %B_load_26 = load i32* %B_addr_26, align 4

]]></node>
<StgValue><ssdm name="B_load_26"/></StgValue>
</operation>

<operation id="1006" st_id="16" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5702">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_9" val="1"/>
<literal name="tmp_7_22" val="1"/>
</and_exp></or_exp>
</condition>

<node id="646" bw="32" op_0_bw="14">
<![CDATA[
:7  %B_load_27 = load i32* %B_addr_27, align 4

]]></node>
<StgValue><ssdm name="B_load_27"/></StgValue>
</operation>

<operation id="1007" st_id="16" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5703">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_9" val="1"/>
<literal name="tmp_7_23" val="1"/>
</and_exp></or_exp>
</condition>

<node id="660" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
:4  %p_addr84 = add i12 %tmp_trn_cast616_cast, -1296

]]></node>
<StgValue><ssdm name="p_addr84"/></StgValue>
</operation>

<operation id="1008" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5703">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_9" val="1"/>
<literal name="tmp_7_23" val="1"/>
</and_exp></or_exp>
</condition>

<node id="661" bw="64" op_0_bw="12">
<![CDATA[
:5  %tmp_68 = zext i12 %p_addr84 to i64

]]></node>
<StgValue><ssdm name="tmp_68"/></StgValue>
</operation>

<operation id="1009" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5703">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_9" val="1"/>
<literal name="tmp_7_23" val="1"/>
</and_exp></or_exp>
</condition>

<node id="662" bw="14" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:6  %B_addr_28 = getelementptr [10000 x i32]* %B, i64 0, i64 %tmp_68

]]></node>
<StgValue><ssdm name="B_addr_28"/></StgValue>
</operation>

<operation id="1010" st_id="16" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5703">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_9" val="1"/>
<literal name="tmp_7_23" val="1"/>
</and_exp></or_exp>
</condition>

<node id="663" bw="32" op_0_bw="14">
<![CDATA[
:7  %B_load_28 = load i32* %B_addr_28, align 4

]]></node>
<StgValue><ssdm name="B_load_28"/></StgValue>
</operation>

<operation id="1011" st_id="16" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5704">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_9" val="1"/>
<literal name="tmp_7_24" val="1"/>
</and_exp></or_exp>
</condition>

<node id="677" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
:4  %p_addr87 = add i12 %tmp_trn_cast616_cast, -1196

]]></node>
<StgValue><ssdm name="p_addr87"/></StgValue>
</operation>

<operation id="1012" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5704">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_9" val="1"/>
<literal name="tmp_7_24" val="1"/>
</and_exp></or_exp>
</condition>

<node id="678" bw="64" op_0_bw="12">
<![CDATA[
:5  %tmp_70 = zext i12 %p_addr87 to i64

]]></node>
<StgValue><ssdm name="tmp_70"/></StgValue>
</operation>

<operation id="1013" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5704">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_9" val="1"/>
<literal name="tmp_7_24" val="1"/>
</and_exp></or_exp>
</condition>

<node id="679" bw="14" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:6  %B_addr_29 = getelementptr [10000 x i32]* %B, i64 0, i64 %tmp_70

]]></node>
<StgValue><ssdm name="B_addr_29"/></StgValue>
</operation>

<operation id="1014" st_id="16" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5704">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_9" val="1"/>
<literal name="tmp_7_24" val="1"/>
</and_exp></or_exp>
</condition>

<node id="680" bw="32" op_0_bw="14">
<![CDATA[
:7  %B_load_29 = load i32* %B_addr_29, align 4

]]></node>
<StgValue><ssdm name="B_load_29"/></StgValue>
</operation>
</state>

<state id="17" st_id="17">

<operation id="1015" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5677">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_9" val="1"/>
<literal name="tmp_7_2" val="1"/>
</and_exp></or_exp>
</condition>

<node id="218" bw="64" op_0_bw="32">
<![CDATA[
:9  %tmp_12_2 = sext i32 %tmp_11_2 to i64

]]></node>
<StgValue><ssdm name="tmp_12_2"/></StgValue>
</operation>

<operation id="1016" st_id="17" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5677">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_9" val="1"/>
<literal name="tmp_7_2" val="1"/>
</and_exp></or_exp>
</condition>

<node id="219" bw="64" op_0_bw="14">
<![CDATA[
:10  %C_load_1 = load i64* %C_addr, align 8

]]></node>
<StgValue><ssdm name="C_load_1"/></StgValue>
</operation>

<operation id="1017" st_id="17" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5677">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_9" val="1"/>
<literal name="tmp_7_2" val="1"/>
</and_exp></or_exp>
</condition>

<node id="220" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:11  %tmp_13_2 = add nsw i64 %tmp_12_2, %C_load_1

]]></node>
<StgValue><ssdm name="tmp_13_2"/></StgValue>
</operation>

<operation id="1018" st_id="17" stage="1" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5681">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_9" val="1"/>
<literal name="tmp_7_6" val="1"/>
</and_exp></or_exp>
</condition>

<node id="285" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:8  %tmp_11_6 = mul nsw i32 %A_load_6, %B_load_6

]]></node>
<StgValue><ssdm name="tmp_11_6"/></StgValue>
</operation>

<operation id="1019" st_id="17" stage="2" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5682">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_9" val="1"/>
<literal name="icmp2" val="0"/>
</and_exp></or_exp>
</condition>

<node id="302" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:8  %tmp_11_7 = mul nsw i32 %A_load_7, %B_load_7

]]></node>
<StgValue><ssdm name="tmp_11_7"/></StgValue>
</operation>

<operation id="1020" st_id="17" stage="3" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5683">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_9" val="1"/>
<literal name="tmp_7_8" val="1"/>
</and_exp></or_exp>
</condition>

<node id="320" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:9  %tmp_11_8 = mul nsw i32 %A_load_8, %B_load_8

]]></node>
<StgValue><ssdm name="tmp_11_8"/></StgValue>
</operation>

<operation id="1021" st_id="17" stage="4" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5684">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_9" val="1"/>
<literal name="tmp_7_9" val="1"/>
</and_exp></or_exp>
</condition>

<node id="337" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:8  %tmp_11_9 = mul nsw i32 %A_load_9, %B_load_9

]]></node>
<StgValue><ssdm name="tmp_11_9"/></StgValue>
</operation>

<operation id="1022" st_id="17" stage="5" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5685">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_9" val="1"/>
<literal name="tmp_7_s" val="1"/>
</and_exp></or_exp>
</condition>

<node id="354" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:8  %tmp_11_s = mul nsw i32 %A_load_10, %B_load_10

]]></node>
<StgValue><ssdm name="tmp_11_s"/></StgValue>
</operation>

<operation id="1023" st_id="17" stage="6" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5686">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_9" val="1"/>
<literal name="tmp_7_1" val="1"/>
</and_exp></or_exp>
</condition>

<node id="371" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:8  %tmp_11_10 = mul nsw i32 %A_load_11, %B_load_11

]]></node>
<StgValue><ssdm name="tmp_11_10"/></StgValue>
</operation>

<operation id="1024" st_id="17" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5699">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_9" val="1"/>
<literal name="tmp_7_19" val="1"/>
</and_exp></or_exp>
</condition>

<node id="591" bw="32" op_0_bw="14">
<![CDATA[
:3  %A_load_24 = load i32* %A_addr_24, align 4

]]></node>
<StgValue><ssdm name="A_load_24"/></StgValue>
</operation>

<operation id="1025" st_id="17" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5700">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_9" val="1"/>
<literal name="tmp_7_20" val="1"/>
</and_exp></or_exp>
</condition>

<node id="608" bw="32" op_0_bw="14">
<![CDATA[
:3  %A_load_25 = load i32* %A_addr_25, align 4

]]></node>
<StgValue><ssdm name="A_load_25"/></StgValue>
</operation>

<operation id="1026" st_id="17" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5701">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_9" val="1"/>
<literal name="tmp_7_21" val="1"/>
</and_exp></or_exp>
</condition>

<node id="622" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
:0  %p_addr77 = add i14 %tmp_217, 26

]]></node>
<StgValue><ssdm name="p_addr77"/></StgValue>
</operation>

<operation id="1027" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5701">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_9" val="1"/>
<literal name="tmp_7_21" val="1"/>
</and_exp></or_exp>
</condition>

<node id="623" bw="64" op_0_bw="14">
<![CDATA[
:1  %tmp_63 = zext i14 %p_addr77 to i64

]]></node>
<StgValue><ssdm name="tmp_63"/></StgValue>
</operation>

<operation id="1028" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5701">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_9" val="1"/>
<literal name="tmp_7_21" val="1"/>
</and_exp></or_exp>
</condition>

<node id="624" bw="14" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:2  %A_addr_26 = getelementptr [10000 x i32]* %A, i64 0, i64 %tmp_63

]]></node>
<StgValue><ssdm name="A_addr_26"/></StgValue>
</operation>

<operation id="1029" st_id="17" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5701">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_9" val="1"/>
<literal name="tmp_7_21" val="1"/>
</and_exp></or_exp>
</condition>

<node id="625" bw="32" op_0_bw="14">
<![CDATA[
:3  %A_load_26 = load i32* %A_addr_26, align 4

]]></node>
<StgValue><ssdm name="A_load_26"/></StgValue>
</operation>

<operation id="1030" st_id="17" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5702">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_9" val="1"/>
<literal name="tmp_7_22" val="1"/>
</and_exp></or_exp>
</condition>

<node id="639" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
:0  %p_addr80 = add i14 %tmp_217, 27

]]></node>
<StgValue><ssdm name="p_addr80"/></StgValue>
</operation>

<operation id="1031" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5702">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_9" val="1"/>
<literal name="tmp_7_22" val="1"/>
</and_exp></or_exp>
</condition>

<node id="640" bw="64" op_0_bw="14">
<![CDATA[
:1  %tmp_65 = zext i14 %p_addr80 to i64

]]></node>
<StgValue><ssdm name="tmp_65"/></StgValue>
</operation>

<operation id="1032" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5702">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_9" val="1"/>
<literal name="tmp_7_22" val="1"/>
</and_exp></or_exp>
</condition>

<node id="641" bw="14" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:2  %A_addr_27 = getelementptr [10000 x i32]* %A, i64 0, i64 %tmp_65

]]></node>
<StgValue><ssdm name="A_addr_27"/></StgValue>
</operation>

<operation id="1033" st_id="17" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5702">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_9" val="1"/>
<literal name="tmp_7_22" val="1"/>
</and_exp></or_exp>
</condition>

<node id="642" bw="32" op_0_bw="14">
<![CDATA[
:3  %A_load_27 = load i32* %A_addr_27, align 4

]]></node>
<StgValue><ssdm name="A_load_27"/></StgValue>
</operation>

<operation id="1034" st_id="17" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5703">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_9" val="1"/>
<literal name="tmp_7_23" val="1"/>
</and_exp></or_exp>
</condition>

<node id="663" bw="32" op_0_bw="14">
<![CDATA[
:7  %B_load_28 = load i32* %B_addr_28, align 4

]]></node>
<StgValue><ssdm name="B_load_28"/></StgValue>
</operation>

<operation id="1035" st_id="17" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5704">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_9" val="1"/>
<literal name="tmp_7_24" val="1"/>
</and_exp></or_exp>
</condition>

<node id="680" bw="32" op_0_bw="14">
<![CDATA[
:7  %B_load_29 = load i32* %B_addr_29, align 4

]]></node>
<StgValue><ssdm name="B_load_29"/></StgValue>
</operation>

<operation id="1036" st_id="17" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5705">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_9" val="1"/>
<literal name="tmp_7_25" val="1"/>
</and_exp></or_exp>
</condition>

<node id="694" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
:4  %p_addr90 = add i12 %tmp_trn_cast616_cast, -1096

]]></node>
<StgValue><ssdm name="p_addr90"/></StgValue>
</operation>

<operation id="1037" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5705">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_9" val="1"/>
<literal name="tmp_7_25" val="1"/>
</and_exp></or_exp>
</condition>

<node id="695" bw="64" op_0_bw="12">
<![CDATA[
:5  %tmp_72 = zext i12 %p_addr90 to i64

]]></node>
<StgValue><ssdm name="tmp_72"/></StgValue>
</operation>

<operation id="1038" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5705">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_9" val="1"/>
<literal name="tmp_7_25" val="1"/>
</and_exp></or_exp>
</condition>

<node id="696" bw="14" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:6  %B_addr_30 = getelementptr [10000 x i32]* %B, i64 0, i64 %tmp_72

]]></node>
<StgValue><ssdm name="B_addr_30"/></StgValue>
</operation>

<operation id="1039" st_id="17" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5705">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_9" val="1"/>
<literal name="tmp_7_25" val="1"/>
</and_exp></or_exp>
</condition>

<node id="697" bw="32" op_0_bw="14">
<![CDATA[
:7  %B_load_30 = load i32* %B_addr_30, align 4

]]></node>
<StgValue><ssdm name="B_load_30"/></StgValue>
</operation>

<operation id="1040" st_id="17" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5706">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_9" val="1"/>
<literal name="icmp4" val="0"/>
</and_exp></or_exp>
</condition>

<node id="711" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
:4  %p_addr93 = add i11 %tmp_trn_cast616_cast3, -996

]]></node>
<StgValue><ssdm name="p_addr93"/></StgValue>
</operation>

<operation id="1041" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5706">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_9" val="1"/>
<literal name="icmp4" val="0"/>
</and_exp></or_exp>
</condition>

<node id="712" bw="12" op_0_bw="11">
<![CDATA[
:5  %p_addr93_cast = sext i11 %p_addr93 to i12

]]></node>
<StgValue><ssdm name="p_addr93_cast"/></StgValue>
</operation>

<operation id="1042" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5706">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_9" val="1"/>
<literal name="icmp4" val="0"/>
</and_exp></or_exp>
</condition>

<node id="713" bw="64" op_0_bw="12">
<![CDATA[
:6  %tmp_74 = zext i12 %p_addr93_cast to i64

]]></node>
<StgValue><ssdm name="tmp_74"/></StgValue>
</operation>

<operation id="1043" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5706">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_9" val="1"/>
<literal name="icmp4" val="0"/>
</and_exp></or_exp>
</condition>

<node id="714" bw="14" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:7  %B_addr_31 = getelementptr [10000 x i32]* %B, i64 0, i64 %tmp_74

]]></node>
<StgValue><ssdm name="B_addr_31"/></StgValue>
</operation>

<operation id="1044" st_id="17" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5706">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_9" val="1"/>
<literal name="icmp4" val="0"/>
</and_exp></or_exp>
</condition>

<node id="715" bw="32" op_0_bw="14">
<![CDATA[
:8  %B_load_31 = load i32* %B_addr_31, align 4

]]></node>
<StgValue><ssdm name="B_load_31"/></StgValue>
</operation>
</state>

<state id="18" st_id="18">

<operation id="1045" st_id="18" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5677">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_9" val="1"/>
<literal name="tmp_7_2" val="1"/>
</and_exp></or_exp>
</condition>

<node id="221" bw="0" op_0_bw="64" op_1_bw="14">
<![CDATA[
:12  store i64 %tmp_13_2, i64* %C_addr, align 8

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1046" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5677">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_9" val="1"/>
<literal name="tmp_7_2" val="1"/>
</and_exp></or_exp>
</condition>

<node id="222" bw="0" op_0_bw="0">
<![CDATA[
:13  br label %._crit_edge.2

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1047" st_id="18" stage="1" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5682">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_9" val="1"/>
<literal name="icmp2" val="0"/>
</and_exp></or_exp>
</condition>

<node id="302" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:8  %tmp_11_7 = mul nsw i32 %A_load_7, %B_load_7

]]></node>
<StgValue><ssdm name="tmp_11_7"/></StgValue>
</operation>

<operation id="1048" st_id="18" stage="2" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5683">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_9" val="1"/>
<literal name="tmp_7_8" val="1"/>
</and_exp></or_exp>
</condition>

<node id="320" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:9  %tmp_11_8 = mul nsw i32 %A_load_8, %B_load_8

]]></node>
<StgValue><ssdm name="tmp_11_8"/></StgValue>
</operation>

<operation id="1049" st_id="18" stage="3" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5684">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_9" val="1"/>
<literal name="tmp_7_9" val="1"/>
</and_exp></or_exp>
</condition>

<node id="337" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:8  %tmp_11_9 = mul nsw i32 %A_load_9, %B_load_9

]]></node>
<StgValue><ssdm name="tmp_11_9"/></StgValue>
</operation>

<operation id="1050" st_id="18" stage="4" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5685">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_9" val="1"/>
<literal name="tmp_7_s" val="1"/>
</and_exp></or_exp>
</condition>

<node id="354" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:8  %tmp_11_s = mul nsw i32 %A_load_10, %B_load_10

]]></node>
<StgValue><ssdm name="tmp_11_s"/></StgValue>
</operation>

<operation id="1051" st_id="18" stage="5" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5686">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_9" val="1"/>
<literal name="tmp_7_1" val="1"/>
</and_exp></or_exp>
</condition>

<node id="371" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:8  %tmp_11_10 = mul nsw i32 %A_load_11, %B_load_11

]]></node>
<StgValue><ssdm name="tmp_11_10"/></StgValue>
</operation>

<operation id="1052" st_id="18" stage="6" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5687">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_9" val="1"/>
<literal name="tmp_7_3" val="1"/>
</and_exp></or_exp>
</condition>

<node id="388" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:8  %tmp_11_11 = mul nsw i32 %A_load_12, %B_load_12

]]></node>
<StgValue><ssdm name="tmp_11_11"/></StgValue>
</operation>

<operation id="1053" st_id="18" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5701">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_9" val="1"/>
<literal name="tmp_7_21" val="1"/>
</and_exp></or_exp>
</condition>

<node id="625" bw="32" op_0_bw="14">
<![CDATA[
:3  %A_load_26 = load i32* %A_addr_26, align 4

]]></node>
<StgValue><ssdm name="A_load_26"/></StgValue>
</operation>

<operation id="1054" st_id="18" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5702">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_9" val="1"/>
<literal name="tmp_7_22" val="1"/>
</and_exp></or_exp>
</condition>

<node id="642" bw="32" op_0_bw="14">
<![CDATA[
:3  %A_load_27 = load i32* %A_addr_27, align 4

]]></node>
<StgValue><ssdm name="A_load_27"/></StgValue>
</operation>

<operation id="1055" st_id="18" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5703">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_9" val="1"/>
<literal name="tmp_7_23" val="1"/>
</and_exp></or_exp>
</condition>

<node id="656" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
:0  %p_addr83 = add i14 %tmp_217, 28

]]></node>
<StgValue><ssdm name="p_addr83"/></StgValue>
</operation>

<operation id="1056" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5703">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_9" val="1"/>
<literal name="tmp_7_23" val="1"/>
</and_exp></or_exp>
</condition>

<node id="657" bw="64" op_0_bw="14">
<![CDATA[
:1  %tmp_67 = zext i14 %p_addr83 to i64

]]></node>
<StgValue><ssdm name="tmp_67"/></StgValue>
</operation>

<operation id="1057" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5703">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_9" val="1"/>
<literal name="tmp_7_23" val="1"/>
</and_exp></or_exp>
</condition>

<node id="658" bw="14" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:2  %A_addr_28 = getelementptr [10000 x i32]* %A, i64 0, i64 %tmp_67

]]></node>
<StgValue><ssdm name="A_addr_28"/></StgValue>
</operation>

<operation id="1058" st_id="18" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5703">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_9" val="1"/>
<literal name="tmp_7_23" val="1"/>
</and_exp></or_exp>
</condition>

<node id="659" bw="32" op_0_bw="14">
<![CDATA[
:3  %A_load_28 = load i32* %A_addr_28, align 4

]]></node>
<StgValue><ssdm name="A_load_28"/></StgValue>
</operation>

<operation id="1059" st_id="18" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5704">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_9" val="1"/>
<literal name="tmp_7_24" val="1"/>
</and_exp></or_exp>
</condition>

<node id="673" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
:0  %p_addr86 = add i14 %tmp_217, 29

]]></node>
<StgValue><ssdm name="p_addr86"/></StgValue>
</operation>

<operation id="1060" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5704">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_9" val="1"/>
<literal name="tmp_7_24" val="1"/>
</and_exp></or_exp>
</condition>

<node id="674" bw="64" op_0_bw="14">
<![CDATA[
:1  %tmp_69 = zext i14 %p_addr86 to i64

]]></node>
<StgValue><ssdm name="tmp_69"/></StgValue>
</operation>

<operation id="1061" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5704">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_9" val="1"/>
<literal name="tmp_7_24" val="1"/>
</and_exp></or_exp>
</condition>

<node id="675" bw="14" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:2  %A_addr_29 = getelementptr [10000 x i32]* %A, i64 0, i64 %tmp_69

]]></node>
<StgValue><ssdm name="A_addr_29"/></StgValue>
</operation>

<operation id="1062" st_id="18" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5704">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_9" val="1"/>
<literal name="tmp_7_24" val="1"/>
</and_exp></or_exp>
</condition>

<node id="676" bw="32" op_0_bw="14">
<![CDATA[
:3  %A_load_29 = load i32* %A_addr_29, align 4

]]></node>
<StgValue><ssdm name="A_load_29"/></StgValue>
</operation>

<operation id="1063" st_id="18" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5705">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_9" val="1"/>
<literal name="tmp_7_25" val="1"/>
</and_exp></or_exp>
</condition>

<node id="697" bw="32" op_0_bw="14">
<![CDATA[
:7  %B_load_30 = load i32* %B_addr_30, align 4

]]></node>
<StgValue><ssdm name="B_load_30"/></StgValue>
</operation>

<operation id="1064" st_id="18" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5706">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_9" val="1"/>
<literal name="icmp4" val="0"/>
</and_exp></or_exp>
</condition>

<node id="715" bw="32" op_0_bw="14">
<![CDATA[
:8  %B_load_31 = load i32* %B_addr_31, align 4

]]></node>
<StgValue><ssdm name="B_load_31"/></StgValue>
</operation>

<operation id="1065" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5707">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_9" val="1"/>
<literal name="tmp_7_26" val="1"/>
</and_exp></or_exp>
</condition>

<node id="729" bw="32" op_0_bw="32" op_1_bw="25" op_2_bw="7">
<![CDATA[
:4  %p_addr96 = call i32 @_ssdm_op_BitConcatenate.i32.i25.i7(i25 25, i7 %j_mid2)

]]></node>
<StgValue><ssdm name="p_addr96"/></StgValue>
</operation>

<operation id="1066" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5707">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_9" val="1"/>
<literal name="tmp_7_26" val="1"/>
</and_exp></or_exp>
</condition>

<node id="730" bw="64" op_0_bw="32">
<![CDATA[
:5  %tmp_76 = zext i32 %p_addr96 to i64

]]></node>
<StgValue><ssdm name="tmp_76"/></StgValue>
</operation>

<operation id="1067" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5707">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_9" val="1"/>
<literal name="tmp_7_26" val="1"/>
</and_exp></or_exp>
</condition>

<node id="731" bw="14" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:6  %B_addr_32 = getelementptr [10000 x i32]* %B, i64 0, i64 %tmp_76

]]></node>
<StgValue><ssdm name="B_addr_32"/></StgValue>
</operation>

<operation id="1068" st_id="18" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5707">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_9" val="1"/>
<literal name="tmp_7_26" val="1"/>
</and_exp></or_exp>
</condition>

<node id="732" bw="32" op_0_bw="14">
<![CDATA[
:7  %B_load_32 = load i32* %B_addr_32, align 4

]]></node>
<StgValue><ssdm name="B_load_32"/></StgValue>
</operation>

<operation id="1069" st_id="18" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5708">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_9" val="1"/>
<literal name="tmp_7_27" val="1"/>
</and_exp></or_exp>
</condition>

<node id="746" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
:4  %p_addr99 = add i11 %tmp_trn_cast616_cast3, -796

]]></node>
<StgValue><ssdm name="p_addr99"/></StgValue>
</operation>

<operation id="1070" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5708">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_9" val="1"/>
<literal name="tmp_7_27" val="1"/>
</and_exp></or_exp>
</condition>

<node id="747" bw="12" op_0_bw="11">
<![CDATA[
:5  %p_addr99_cast = sext i11 %p_addr99 to i12

]]></node>
<StgValue><ssdm name="p_addr99_cast"/></StgValue>
</operation>

<operation id="1071" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5708">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_9" val="1"/>
<literal name="tmp_7_27" val="1"/>
</and_exp></or_exp>
</condition>

<node id="748" bw="64" op_0_bw="12">
<![CDATA[
:6  %tmp_78 = zext i12 %p_addr99_cast to i64

]]></node>
<StgValue><ssdm name="tmp_78"/></StgValue>
</operation>

<operation id="1072" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5708">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_9" val="1"/>
<literal name="tmp_7_27" val="1"/>
</and_exp></or_exp>
</condition>

<node id="749" bw="14" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:7  %B_addr_33 = getelementptr [10000 x i32]* %B, i64 0, i64 %tmp_78

]]></node>
<StgValue><ssdm name="B_addr_33"/></StgValue>
</operation>

<operation id="1073" st_id="18" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5708">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_9" val="1"/>
<literal name="tmp_7_27" val="1"/>
</and_exp></or_exp>
</condition>

<node id="750" bw="32" op_0_bw="14">
<![CDATA[
:8  %B_load_33 = load i32* %B_addr_33, align 4

]]></node>
<StgValue><ssdm name="B_load_33"/></StgValue>
</operation>
</state>

<state id="19" st_id="19">

<operation id="1074" st_id="19" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5678">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_9" val="1"/>
<literal name="icmp1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="236" bw="64" op_0_bw="14">
<![CDATA[
:10  %C_load_2 = load i64* %C_addr, align 8

]]></node>
<StgValue><ssdm name="C_load_2"/></StgValue>
</operation>

<operation id="1075" st_id="19" stage="1" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5683">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_9" val="1"/>
<literal name="tmp_7_8" val="1"/>
</and_exp></or_exp>
</condition>

<node id="320" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:9  %tmp_11_8 = mul nsw i32 %A_load_8, %B_load_8

]]></node>
<StgValue><ssdm name="tmp_11_8"/></StgValue>
</operation>

<operation id="1076" st_id="19" stage="2" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5684">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_9" val="1"/>
<literal name="tmp_7_9" val="1"/>
</and_exp></or_exp>
</condition>

<node id="337" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:8  %tmp_11_9 = mul nsw i32 %A_load_9, %B_load_9

]]></node>
<StgValue><ssdm name="tmp_11_9"/></StgValue>
</operation>

<operation id="1077" st_id="19" stage="3" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5685">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_9" val="1"/>
<literal name="tmp_7_s" val="1"/>
</and_exp></or_exp>
</condition>

<node id="354" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:8  %tmp_11_s = mul nsw i32 %A_load_10, %B_load_10

]]></node>
<StgValue><ssdm name="tmp_11_s"/></StgValue>
</operation>

<operation id="1078" st_id="19" stage="4" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5686">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_9" val="1"/>
<literal name="tmp_7_1" val="1"/>
</and_exp></or_exp>
</condition>

<node id="371" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:8  %tmp_11_10 = mul nsw i32 %A_load_11, %B_load_11

]]></node>
<StgValue><ssdm name="tmp_11_10"/></StgValue>
</operation>

<operation id="1079" st_id="19" stage="5" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5687">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_9" val="1"/>
<literal name="tmp_7_3" val="1"/>
</and_exp></or_exp>
</condition>

<node id="388" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:8  %tmp_11_11 = mul nsw i32 %A_load_12, %B_load_12

]]></node>
<StgValue><ssdm name="tmp_11_11"/></StgValue>
</operation>

<operation id="1080" st_id="19" stage="6" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5688">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_9" val="1"/>
<literal name="tmp_7_7" val="1"/>
</and_exp></or_exp>
</condition>

<node id="405" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:8  %tmp_11_12 = mul nsw i32 %A_load_13, %B_load_13

]]></node>
<StgValue><ssdm name="tmp_11_12"/></StgValue>
</operation>

<operation id="1081" st_id="19" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5703">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_9" val="1"/>
<literal name="tmp_7_23" val="1"/>
</and_exp></or_exp>
</condition>

<node id="659" bw="32" op_0_bw="14">
<![CDATA[
:3  %A_load_28 = load i32* %A_addr_28, align 4

]]></node>
<StgValue><ssdm name="A_load_28"/></StgValue>
</operation>

<operation id="1082" st_id="19" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5704">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_9" val="1"/>
<literal name="tmp_7_24" val="1"/>
</and_exp></or_exp>
</condition>

<node id="676" bw="32" op_0_bw="14">
<![CDATA[
:3  %A_load_29 = load i32* %A_addr_29, align 4

]]></node>
<StgValue><ssdm name="A_load_29"/></StgValue>
</operation>

<operation id="1083" st_id="19" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5705">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_9" val="1"/>
<literal name="tmp_7_25" val="1"/>
</and_exp></or_exp>
</condition>

<node id="690" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
:0  %p_addr89 = add i14 %tmp_217, 30

]]></node>
<StgValue><ssdm name="p_addr89"/></StgValue>
</operation>

<operation id="1084" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5705">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_9" val="1"/>
<literal name="tmp_7_25" val="1"/>
</and_exp></or_exp>
</condition>

<node id="691" bw="64" op_0_bw="14">
<![CDATA[
:1  %tmp_71 = zext i14 %p_addr89 to i64

]]></node>
<StgValue><ssdm name="tmp_71"/></StgValue>
</operation>

<operation id="1085" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5705">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_9" val="1"/>
<literal name="tmp_7_25" val="1"/>
</and_exp></or_exp>
</condition>

<node id="692" bw="14" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:2  %A_addr_30 = getelementptr [10000 x i32]* %A, i64 0, i64 %tmp_71

]]></node>
<StgValue><ssdm name="A_addr_30"/></StgValue>
</operation>

<operation id="1086" st_id="19" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5705">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_9" val="1"/>
<literal name="tmp_7_25" val="1"/>
</and_exp></or_exp>
</condition>

<node id="693" bw="32" op_0_bw="14">
<![CDATA[
:3  %A_load_30 = load i32* %A_addr_30, align 4

]]></node>
<StgValue><ssdm name="A_load_30"/></StgValue>
</operation>

<operation id="1087" st_id="19" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5706">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_9" val="1"/>
<literal name="icmp4" val="0"/>
</and_exp></or_exp>
</condition>

<node id="707" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
:0  %p_addr92 = add i14 %tmp_217, 31

]]></node>
<StgValue><ssdm name="p_addr92"/></StgValue>
</operation>

<operation id="1088" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5706">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_9" val="1"/>
<literal name="icmp4" val="0"/>
</and_exp></or_exp>
</condition>

<node id="708" bw="64" op_0_bw="14">
<![CDATA[
:1  %tmp_73 = zext i14 %p_addr92 to i64

]]></node>
<StgValue><ssdm name="tmp_73"/></StgValue>
</operation>

<operation id="1089" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5706">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_9" val="1"/>
<literal name="icmp4" val="0"/>
</and_exp></or_exp>
</condition>

<node id="709" bw="14" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:2  %A_addr_31 = getelementptr [10000 x i32]* %A, i64 0, i64 %tmp_73

]]></node>
<StgValue><ssdm name="A_addr_31"/></StgValue>
</operation>

<operation id="1090" st_id="19" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5706">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_9" val="1"/>
<literal name="icmp4" val="0"/>
</and_exp></or_exp>
</condition>

<node id="710" bw="32" op_0_bw="14">
<![CDATA[
:3  %A_load_31 = load i32* %A_addr_31, align 4

]]></node>
<StgValue><ssdm name="A_load_31"/></StgValue>
</operation>

<operation id="1091" st_id="19" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5707">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_9" val="1"/>
<literal name="tmp_7_26" val="1"/>
</and_exp></or_exp>
</condition>

<node id="732" bw="32" op_0_bw="14">
<![CDATA[
:7  %B_load_32 = load i32* %B_addr_32, align 4

]]></node>
<StgValue><ssdm name="B_load_32"/></StgValue>
</operation>

<operation id="1092" st_id="19" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5708">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_9" val="1"/>
<literal name="tmp_7_27" val="1"/>
</and_exp></or_exp>
</condition>

<node id="750" bw="32" op_0_bw="14">
<![CDATA[
:8  %B_load_33 = load i32* %B_addr_33, align 4

]]></node>
<StgValue><ssdm name="B_load_33"/></StgValue>
</operation>

<operation id="1093" st_id="19" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5709">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_9" val="1"/>
<literal name="tmp_7_28" val="1"/>
</and_exp></or_exp>
</condition>

<node id="764" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
:4  %p_addr102 = add i11 %tmp_trn_cast616_cast3, -696

]]></node>
<StgValue><ssdm name="p_addr102"/></StgValue>
</operation>

<operation id="1094" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5709">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_9" val="1"/>
<literal name="tmp_7_28" val="1"/>
</and_exp></or_exp>
</condition>

<node id="765" bw="12" op_0_bw="11">
<![CDATA[
:5  %p_addr102_cast = sext i11 %p_addr102 to i12

]]></node>
<StgValue><ssdm name="p_addr102_cast"/></StgValue>
</operation>

<operation id="1095" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5709">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_9" val="1"/>
<literal name="tmp_7_28" val="1"/>
</and_exp></or_exp>
</condition>

<node id="766" bw="64" op_0_bw="12">
<![CDATA[
:6  %tmp_80 = zext i12 %p_addr102_cast to i64

]]></node>
<StgValue><ssdm name="tmp_80"/></StgValue>
</operation>

<operation id="1096" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5709">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_9" val="1"/>
<literal name="tmp_7_28" val="1"/>
</and_exp></or_exp>
</condition>

<node id="767" bw="14" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:7  %B_addr_34 = getelementptr [10000 x i32]* %B, i64 0, i64 %tmp_80

]]></node>
<StgValue><ssdm name="B_addr_34"/></StgValue>
</operation>

<operation id="1097" st_id="19" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5709">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_9" val="1"/>
<literal name="tmp_7_28" val="1"/>
</and_exp></or_exp>
</condition>

<node id="768" bw="32" op_0_bw="14">
<![CDATA[
:8  %B_load_34 = load i32* %B_addr_34, align 4

]]></node>
<StgValue><ssdm name="B_load_34"/></StgValue>
</operation>

<operation id="1098" st_id="19" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5710">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_9" val="1"/>
<literal name="tmp_7_29" val="1"/>
</and_exp></or_exp>
</condition>

<node id="782" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
:4  %p_addr105 = add i11 %tmp_trn_cast616_cast3, -596

]]></node>
<StgValue><ssdm name="p_addr105"/></StgValue>
</operation>

<operation id="1099" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5710">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_9" val="1"/>
<literal name="tmp_7_29" val="1"/>
</and_exp></or_exp>
</condition>

<node id="783" bw="12" op_0_bw="11">
<![CDATA[
:5  %p_addr105_cast = sext i11 %p_addr105 to i12

]]></node>
<StgValue><ssdm name="p_addr105_cast"/></StgValue>
</operation>

<operation id="1100" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5710">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_9" val="1"/>
<literal name="tmp_7_29" val="1"/>
</and_exp></or_exp>
</condition>

<node id="784" bw="64" op_0_bw="12">
<![CDATA[
:6  %tmp_82 = zext i12 %p_addr105_cast to i64

]]></node>
<StgValue><ssdm name="tmp_82"/></StgValue>
</operation>

<operation id="1101" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5710">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_9" val="1"/>
<literal name="tmp_7_29" val="1"/>
</and_exp></or_exp>
</condition>

<node id="785" bw="14" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:7  %B_addr_35 = getelementptr [10000 x i32]* %B, i64 0, i64 %tmp_82

]]></node>
<StgValue><ssdm name="B_addr_35"/></StgValue>
</operation>

<operation id="1102" st_id="19" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5710">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_9" val="1"/>
<literal name="tmp_7_29" val="1"/>
</and_exp></or_exp>
</condition>

<node id="786" bw="32" op_0_bw="14">
<![CDATA[
:8  %B_load_35 = load i32* %B_addr_35, align 4

]]></node>
<StgValue><ssdm name="B_load_35"/></StgValue>
</operation>
</state>

<state id="20" st_id="20">

<operation id="1103" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5678">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_9" val="1"/>
<literal name="icmp1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="235" bw="64" op_0_bw="32">
<![CDATA[
:9  %tmp_12_3 = sext i32 %tmp_11_3 to i64

]]></node>
<StgValue><ssdm name="tmp_12_3"/></StgValue>
</operation>

<operation id="1104" st_id="20" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5678">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_9" val="1"/>
<literal name="icmp1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="236" bw="64" op_0_bw="14">
<![CDATA[
:10  %C_load_2 = load i64* %C_addr, align 8

]]></node>
<StgValue><ssdm name="C_load_2"/></StgValue>
</operation>

<operation id="1105" st_id="20" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5678">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_9" val="1"/>
<literal name="icmp1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="237" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:11  %tmp_13_3 = add nsw i64 %tmp_12_3, %C_load_2

]]></node>
<StgValue><ssdm name="tmp_13_3"/></StgValue>
</operation>

<operation id="1106" st_id="20" stage="1" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5684">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_9" val="1"/>
<literal name="tmp_7_9" val="1"/>
</and_exp></or_exp>
</condition>

<node id="337" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:8  %tmp_11_9 = mul nsw i32 %A_load_9, %B_load_9

]]></node>
<StgValue><ssdm name="tmp_11_9"/></StgValue>
</operation>

<operation id="1107" st_id="20" stage="2" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5685">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_9" val="1"/>
<literal name="tmp_7_s" val="1"/>
</and_exp></or_exp>
</condition>

<node id="354" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:8  %tmp_11_s = mul nsw i32 %A_load_10, %B_load_10

]]></node>
<StgValue><ssdm name="tmp_11_s"/></StgValue>
</operation>

<operation id="1108" st_id="20" stage="3" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5686">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_9" val="1"/>
<literal name="tmp_7_1" val="1"/>
</and_exp></or_exp>
</condition>

<node id="371" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:8  %tmp_11_10 = mul nsw i32 %A_load_11, %B_load_11

]]></node>
<StgValue><ssdm name="tmp_11_10"/></StgValue>
</operation>

<operation id="1109" st_id="20" stage="4" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5687">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_9" val="1"/>
<literal name="tmp_7_3" val="1"/>
</and_exp></or_exp>
</condition>

<node id="388" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:8  %tmp_11_11 = mul nsw i32 %A_load_12, %B_load_12

]]></node>
<StgValue><ssdm name="tmp_11_11"/></StgValue>
</operation>

<operation id="1110" st_id="20" stage="5" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5688">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_9" val="1"/>
<literal name="tmp_7_7" val="1"/>
</and_exp></or_exp>
</condition>

<node id="405" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:8  %tmp_11_12 = mul nsw i32 %A_load_13, %B_load_13

]]></node>
<StgValue><ssdm name="tmp_11_12"/></StgValue>
</operation>

<operation id="1111" st_id="20" stage="6" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5689">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_9" val="1"/>
<literal name="tmp_7_10" val="1"/>
</and_exp></or_exp>
</condition>

<node id="422" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:8  %tmp_11_13 = mul nsw i32 %A_load_14, %B_load_14

]]></node>
<StgValue><ssdm name="tmp_11_13"/></StgValue>
</operation>

<operation id="1112" st_id="20" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5705">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_9" val="1"/>
<literal name="tmp_7_25" val="1"/>
</and_exp></or_exp>
</condition>

<node id="693" bw="32" op_0_bw="14">
<![CDATA[
:3  %A_load_30 = load i32* %A_addr_30, align 4

]]></node>
<StgValue><ssdm name="A_load_30"/></StgValue>
</operation>

<operation id="1113" st_id="20" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5706">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_9" val="1"/>
<literal name="icmp4" val="0"/>
</and_exp></or_exp>
</condition>

<node id="710" bw="32" op_0_bw="14">
<![CDATA[
:3  %A_load_31 = load i32* %A_addr_31, align 4

]]></node>
<StgValue><ssdm name="A_load_31"/></StgValue>
</operation>

<operation id="1114" st_id="20" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5707">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_9" val="1"/>
<literal name="tmp_7_26" val="1"/>
</and_exp></or_exp>
</condition>

<node id="725" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
:0  %p_addr95 = add i14 %tmp_217, 32

]]></node>
<StgValue><ssdm name="p_addr95"/></StgValue>
</operation>

<operation id="1115" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5707">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_9" val="1"/>
<literal name="tmp_7_26" val="1"/>
</and_exp></or_exp>
</condition>

<node id="726" bw="64" op_0_bw="14">
<![CDATA[
:1  %tmp_75 = zext i14 %p_addr95 to i64

]]></node>
<StgValue><ssdm name="tmp_75"/></StgValue>
</operation>

<operation id="1116" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5707">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_9" val="1"/>
<literal name="tmp_7_26" val="1"/>
</and_exp></or_exp>
</condition>

<node id="727" bw="14" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:2  %A_addr_32 = getelementptr [10000 x i32]* %A, i64 0, i64 %tmp_75

]]></node>
<StgValue><ssdm name="A_addr_32"/></StgValue>
</operation>

<operation id="1117" st_id="20" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5707">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_9" val="1"/>
<literal name="tmp_7_26" val="1"/>
</and_exp></or_exp>
</condition>

<node id="728" bw="32" op_0_bw="14">
<![CDATA[
:3  %A_load_32 = load i32* %A_addr_32, align 4

]]></node>
<StgValue><ssdm name="A_load_32"/></StgValue>
</operation>

<operation id="1118" st_id="20" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5708">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_9" val="1"/>
<literal name="tmp_7_27" val="1"/>
</and_exp></or_exp>
</condition>

<node id="742" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
:0  %p_addr98 = add i14 %tmp_217, 33

]]></node>
<StgValue><ssdm name="p_addr98"/></StgValue>
</operation>

<operation id="1119" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5708">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_9" val="1"/>
<literal name="tmp_7_27" val="1"/>
</and_exp></or_exp>
</condition>

<node id="743" bw="64" op_0_bw="14">
<![CDATA[
:1  %tmp_77 = zext i14 %p_addr98 to i64

]]></node>
<StgValue><ssdm name="tmp_77"/></StgValue>
</operation>

<operation id="1120" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5708">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_9" val="1"/>
<literal name="tmp_7_27" val="1"/>
</and_exp></or_exp>
</condition>

<node id="744" bw="14" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:2  %A_addr_33 = getelementptr [10000 x i32]* %A, i64 0, i64 %tmp_77

]]></node>
<StgValue><ssdm name="A_addr_33"/></StgValue>
</operation>

<operation id="1121" st_id="20" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5708">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_9" val="1"/>
<literal name="tmp_7_27" val="1"/>
</and_exp></or_exp>
</condition>

<node id="745" bw="32" op_0_bw="14">
<![CDATA[
:3  %A_load_33 = load i32* %A_addr_33, align 4

]]></node>
<StgValue><ssdm name="A_load_33"/></StgValue>
</operation>

<operation id="1122" st_id="20" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5709">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_9" val="1"/>
<literal name="tmp_7_28" val="1"/>
</and_exp></or_exp>
</condition>

<node id="768" bw="32" op_0_bw="14">
<![CDATA[
:8  %B_load_34 = load i32* %B_addr_34, align 4

]]></node>
<StgValue><ssdm name="B_load_34"/></StgValue>
</operation>

<operation id="1123" st_id="20" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5710">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_9" val="1"/>
<literal name="tmp_7_29" val="1"/>
</and_exp></or_exp>
</condition>

<node id="786" bw="32" op_0_bw="14">
<![CDATA[
:8  %B_load_35 = load i32* %B_addr_35, align 4

]]></node>
<StgValue><ssdm name="B_load_35"/></StgValue>
</operation>

<operation id="1124" st_id="20" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5711">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_9" val="1"/>
<literal name="tmp_7_30" val="1"/>
</and_exp></or_exp>
</condition>

<node id="800" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
:4  %p_addr108 = add i10 %tmp_trn_cast616_cast2, -496

]]></node>
<StgValue><ssdm name="p_addr108"/></StgValue>
</operation>

<operation id="1125" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5711">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_9" val="1"/>
<literal name="tmp_7_30" val="1"/>
</and_exp></or_exp>
</condition>

<node id="801" bw="12" op_0_bw="10">
<![CDATA[
:5  %p_addr108_cast = sext i10 %p_addr108 to i12

]]></node>
<StgValue><ssdm name="p_addr108_cast"/></StgValue>
</operation>

<operation id="1126" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5711">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_9" val="1"/>
<literal name="tmp_7_30" val="1"/>
</and_exp></or_exp>
</condition>

<node id="802" bw="64" op_0_bw="12">
<![CDATA[
:6  %tmp_84 = zext i12 %p_addr108_cast to i64

]]></node>
<StgValue><ssdm name="tmp_84"/></StgValue>
</operation>

<operation id="1127" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5711">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_9" val="1"/>
<literal name="tmp_7_30" val="1"/>
</and_exp></or_exp>
</condition>

<node id="803" bw="14" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:7  %B_addr_36 = getelementptr [10000 x i32]* %B, i64 0, i64 %tmp_84

]]></node>
<StgValue><ssdm name="B_addr_36"/></StgValue>
</operation>

<operation id="1128" st_id="20" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5711">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_9" val="1"/>
<literal name="tmp_7_30" val="1"/>
</and_exp></or_exp>
</condition>

<node id="804" bw="32" op_0_bw="14">
<![CDATA[
:8  %B_load_36 = load i32* %B_addr_36, align 4

]]></node>
<StgValue><ssdm name="B_load_36"/></StgValue>
</operation>

<operation id="1129" st_id="20" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5712">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_9" val="1"/>
<literal name="tmp_7_31" val="1"/>
</and_exp></or_exp>
</condition>

<node id="818" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
:4  %p_addr111 = add i10 %tmp_trn_cast616_cast2, -396

]]></node>
<StgValue><ssdm name="p_addr111"/></StgValue>
</operation>

<operation id="1130" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5712">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_9" val="1"/>
<literal name="tmp_7_31" val="1"/>
</and_exp></or_exp>
</condition>

<node id="819" bw="12" op_0_bw="10">
<![CDATA[
:5  %p_addr111_cast = sext i10 %p_addr111 to i12

]]></node>
<StgValue><ssdm name="p_addr111_cast"/></StgValue>
</operation>

<operation id="1131" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5712">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_9" val="1"/>
<literal name="tmp_7_31" val="1"/>
</and_exp></or_exp>
</condition>

<node id="820" bw="64" op_0_bw="12">
<![CDATA[
:6  %tmp_86 = zext i12 %p_addr111_cast to i64

]]></node>
<StgValue><ssdm name="tmp_86"/></StgValue>
</operation>

<operation id="1132" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5712">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_9" val="1"/>
<literal name="tmp_7_31" val="1"/>
</and_exp></or_exp>
</condition>

<node id="821" bw="14" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:7  %B_addr_37 = getelementptr [10000 x i32]* %B, i64 0, i64 %tmp_86

]]></node>
<StgValue><ssdm name="B_addr_37"/></StgValue>
</operation>

<operation id="1133" st_id="20" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5712">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_9" val="1"/>
<literal name="tmp_7_31" val="1"/>
</and_exp></or_exp>
</condition>

<node id="822" bw="32" op_0_bw="14">
<![CDATA[
:8  %B_load_37 = load i32* %B_addr_37, align 4

]]></node>
<StgValue><ssdm name="B_load_37"/></StgValue>
</operation>
</state>

<state id="21" st_id="21">

<operation id="1134" st_id="21" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5678">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_9" val="1"/>
<literal name="icmp1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="238" bw="0" op_0_bw="64" op_1_bw="14">
<![CDATA[
:12  store i64 %tmp_13_3, i64* %C_addr, align 8

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1135" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5678">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_9" val="1"/>
<literal name="icmp1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="239" bw="0" op_0_bw="0">
<![CDATA[
:13  br label %._crit_edge.3

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1136" st_id="21" stage="1" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5685">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_9" val="1"/>
<literal name="tmp_7_s" val="1"/>
</and_exp></or_exp>
</condition>

<node id="354" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:8  %tmp_11_s = mul nsw i32 %A_load_10, %B_load_10

]]></node>
<StgValue><ssdm name="tmp_11_s"/></StgValue>
</operation>

<operation id="1137" st_id="21" stage="2" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5686">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_9" val="1"/>
<literal name="tmp_7_1" val="1"/>
</and_exp></or_exp>
</condition>

<node id="371" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:8  %tmp_11_10 = mul nsw i32 %A_load_11, %B_load_11

]]></node>
<StgValue><ssdm name="tmp_11_10"/></StgValue>
</operation>

<operation id="1138" st_id="21" stage="3" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5687">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_9" val="1"/>
<literal name="tmp_7_3" val="1"/>
</and_exp></or_exp>
</condition>

<node id="388" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:8  %tmp_11_11 = mul nsw i32 %A_load_12, %B_load_12

]]></node>
<StgValue><ssdm name="tmp_11_11"/></StgValue>
</operation>

<operation id="1139" st_id="21" stage="4" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5688">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_9" val="1"/>
<literal name="tmp_7_7" val="1"/>
</and_exp></or_exp>
</condition>

<node id="405" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:8  %tmp_11_12 = mul nsw i32 %A_load_13, %B_load_13

]]></node>
<StgValue><ssdm name="tmp_11_12"/></StgValue>
</operation>

<operation id="1140" st_id="21" stage="5" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5689">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_9" val="1"/>
<literal name="tmp_7_10" val="1"/>
</and_exp></or_exp>
</condition>

<node id="422" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:8  %tmp_11_13 = mul nsw i32 %A_load_14, %B_load_14

]]></node>
<StgValue><ssdm name="tmp_11_13"/></StgValue>
</operation>

<operation id="1141" st_id="21" stage="6" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5690">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_9" val="1"/>
<literal name="icmp3" val="0"/>
</and_exp></or_exp>
</condition>

<node id="439" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:8  %tmp_11_14 = mul nsw i32 %A_load_15, %B_load_15

]]></node>
<StgValue><ssdm name="tmp_11_14"/></StgValue>
</operation>

<operation id="1142" st_id="21" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5707">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_9" val="1"/>
<literal name="tmp_7_26" val="1"/>
</and_exp></or_exp>
</condition>

<node id="728" bw="32" op_0_bw="14">
<![CDATA[
:3  %A_load_32 = load i32* %A_addr_32, align 4

]]></node>
<StgValue><ssdm name="A_load_32"/></StgValue>
</operation>

<operation id="1143" st_id="21" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5708">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_9" val="1"/>
<literal name="tmp_7_27" val="1"/>
</and_exp></or_exp>
</condition>

<node id="745" bw="32" op_0_bw="14">
<![CDATA[
:3  %A_load_33 = load i32* %A_addr_33, align 4

]]></node>
<StgValue><ssdm name="A_load_33"/></StgValue>
</operation>

<operation id="1144" st_id="21" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5709">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_9" val="1"/>
<literal name="tmp_7_28" val="1"/>
</and_exp></or_exp>
</condition>

<node id="760" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
:0  %p_addr101 = add i14 %tmp_217, 34

]]></node>
<StgValue><ssdm name="p_addr101"/></StgValue>
</operation>

<operation id="1145" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5709">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_9" val="1"/>
<literal name="tmp_7_28" val="1"/>
</and_exp></or_exp>
</condition>

<node id="761" bw="64" op_0_bw="14">
<![CDATA[
:1  %tmp_79 = zext i14 %p_addr101 to i64

]]></node>
<StgValue><ssdm name="tmp_79"/></StgValue>
</operation>

<operation id="1146" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5709">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_9" val="1"/>
<literal name="tmp_7_28" val="1"/>
</and_exp></or_exp>
</condition>

<node id="762" bw="14" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:2  %A_addr_34 = getelementptr [10000 x i32]* %A, i64 0, i64 %tmp_79

]]></node>
<StgValue><ssdm name="A_addr_34"/></StgValue>
</operation>

<operation id="1147" st_id="21" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5709">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_9" val="1"/>
<literal name="tmp_7_28" val="1"/>
</and_exp></or_exp>
</condition>

<node id="763" bw="32" op_0_bw="14">
<![CDATA[
:3  %A_load_34 = load i32* %A_addr_34, align 4

]]></node>
<StgValue><ssdm name="A_load_34"/></StgValue>
</operation>

<operation id="1148" st_id="21" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5710">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_9" val="1"/>
<literal name="tmp_7_29" val="1"/>
</and_exp></or_exp>
</condition>

<node id="778" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
:0  %p_addr104 = add i14 %tmp_217, 35

]]></node>
<StgValue><ssdm name="p_addr104"/></StgValue>
</operation>

<operation id="1149" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5710">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_9" val="1"/>
<literal name="tmp_7_29" val="1"/>
</and_exp></or_exp>
</condition>

<node id="779" bw="64" op_0_bw="14">
<![CDATA[
:1  %tmp_81 = zext i14 %p_addr104 to i64

]]></node>
<StgValue><ssdm name="tmp_81"/></StgValue>
</operation>

<operation id="1150" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5710">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_9" val="1"/>
<literal name="tmp_7_29" val="1"/>
</and_exp></or_exp>
</condition>

<node id="780" bw="14" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:2  %A_addr_35 = getelementptr [10000 x i32]* %A, i64 0, i64 %tmp_81

]]></node>
<StgValue><ssdm name="A_addr_35"/></StgValue>
</operation>

<operation id="1151" st_id="21" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5710">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_9" val="1"/>
<literal name="tmp_7_29" val="1"/>
</and_exp></or_exp>
</condition>

<node id="781" bw="32" op_0_bw="14">
<![CDATA[
:3  %A_load_35 = load i32* %A_addr_35, align 4

]]></node>
<StgValue><ssdm name="A_load_35"/></StgValue>
</operation>

<operation id="1152" st_id="21" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5711">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_9" val="1"/>
<literal name="tmp_7_30" val="1"/>
</and_exp></or_exp>
</condition>

<node id="804" bw="32" op_0_bw="14">
<![CDATA[
:8  %B_load_36 = load i32* %B_addr_36, align 4

]]></node>
<StgValue><ssdm name="B_load_36"/></StgValue>
</operation>

<operation id="1153" st_id="21" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5712">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_9" val="1"/>
<literal name="tmp_7_31" val="1"/>
</and_exp></or_exp>
</condition>

<node id="822" bw="32" op_0_bw="14">
<![CDATA[
:8  %B_load_37 = load i32* %B_addr_37, align 4

]]></node>
<StgValue><ssdm name="B_load_37"/></StgValue>
</operation>

<operation id="1154" st_id="21" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5713">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_9" val="1"/>
<literal name="tmp_7_32" val="1"/>
</and_exp></or_exp>
</condition>

<node id="836" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
:4  %p_addr114 = add i10 %tmp_trn_cast616_cast2, -296

]]></node>
<StgValue><ssdm name="p_addr114"/></StgValue>
</operation>

<operation id="1155" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5713">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_9" val="1"/>
<literal name="tmp_7_32" val="1"/>
</and_exp></or_exp>
</condition>

<node id="837" bw="12" op_0_bw="10">
<![CDATA[
:5  %p_addr114_cast = sext i10 %p_addr114 to i12

]]></node>
<StgValue><ssdm name="p_addr114_cast"/></StgValue>
</operation>

<operation id="1156" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5713">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_9" val="1"/>
<literal name="tmp_7_32" val="1"/>
</and_exp></or_exp>
</condition>

<node id="838" bw="64" op_0_bw="12">
<![CDATA[
:6  %tmp_88 = zext i12 %p_addr114_cast to i64

]]></node>
<StgValue><ssdm name="tmp_88"/></StgValue>
</operation>

<operation id="1157" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5713">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_9" val="1"/>
<literal name="tmp_7_32" val="1"/>
</and_exp></or_exp>
</condition>

<node id="839" bw="14" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:7  %B_addr_38 = getelementptr [10000 x i32]* %B, i64 0, i64 %tmp_88

]]></node>
<StgValue><ssdm name="B_addr_38"/></StgValue>
</operation>

<operation id="1158" st_id="21" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5713">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_9" val="1"/>
<literal name="tmp_7_32" val="1"/>
</and_exp></or_exp>
</condition>

<node id="840" bw="32" op_0_bw="14">
<![CDATA[
:8  %B_load_38 = load i32* %B_addr_38, align 4

]]></node>
<StgValue><ssdm name="B_load_38"/></StgValue>
</operation>

<operation id="1159" st_id="21" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5714">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_9" val="1"/>
<literal name="tmp_7_33" val="1"/>
</and_exp></or_exp>
</condition>

<node id="854" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
:4  %p_addr117 = add i9 %tmp_trn_cast616_cast1, -196

]]></node>
<StgValue><ssdm name="p_addr117"/></StgValue>
</operation>

<operation id="1160" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5714">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_9" val="1"/>
<literal name="tmp_7_33" val="1"/>
</and_exp></or_exp>
</condition>

<node id="855" bw="12" op_0_bw="9">
<![CDATA[
:5  %p_addr117_cast = sext i9 %p_addr117 to i12

]]></node>
<StgValue><ssdm name="p_addr117_cast"/></StgValue>
</operation>

<operation id="1161" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5714">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_9" val="1"/>
<literal name="tmp_7_33" val="1"/>
</and_exp></or_exp>
</condition>

<node id="856" bw="64" op_0_bw="12">
<![CDATA[
:6  %tmp_90 = zext i12 %p_addr117_cast to i64

]]></node>
<StgValue><ssdm name="tmp_90"/></StgValue>
</operation>

<operation id="1162" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5714">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_9" val="1"/>
<literal name="tmp_7_33" val="1"/>
</and_exp></or_exp>
</condition>

<node id="857" bw="14" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:7  %B_addr_39 = getelementptr [10000 x i32]* %B, i64 0, i64 %tmp_90

]]></node>
<StgValue><ssdm name="B_addr_39"/></StgValue>
</operation>

<operation id="1163" st_id="21" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5714">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_9" val="1"/>
<literal name="tmp_7_33" val="1"/>
</and_exp></or_exp>
</condition>

<node id="858" bw="32" op_0_bw="14">
<![CDATA[
:8  %B_load_39 = load i32* %B_addr_39, align 4

]]></node>
<StgValue><ssdm name="B_load_39"/></StgValue>
</operation>
</state>

<state id="22" st_id="22">

<operation id="1164" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5676">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_9" val="1"/>
</and_exp></or_exp>
</condition>

<node id="165" bw="13" op_0_bw="7">
<![CDATA[
:1  %tmp_trn_cast1 = zext i7 %j_mid2 to i13

]]></node>
<StgValue><ssdm name="tmp_trn_cast1"/></StgValue>
</operation>

<operation id="1165" st_id="22" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5679">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_9" val="1"/>
<literal name="tmp_7_4" val="1"/>
</and_exp></or_exp>
</condition>

<node id="253" bw="64" op_0_bw="14">
<![CDATA[
:10  %C_load_3 = load i64* %C_addr, align 8

]]></node>
<StgValue><ssdm name="C_load_3"/></StgValue>
</operation>

<operation id="1166" st_id="22" stage="1" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5686">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_9" val="1"/>
<literal name="tmp_7_1" val="1"/>
</and_exp></or_exp>
</condition>

<node id="371" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:8  %tmp_11_10 = mul nsw i32 %A_load_11, %B_load_11

]]></node>
<StgValue><ssdm name="tmp_11_10"/></StgValue>
</operation>

<operation id="1167" st_id="22" stage="2" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5687">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_9" val="1"/>
<literal name="tmp_7_3" val="1"/>
</and_exp></or_exp>
</condition>

<node id="388" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:8  %tmp_11_11 = mul nsw i32 %A_load_12, %B_load_12

]]></node>
<StgValue><ssdm name="tmp_11_11"/></StgValue>
</operation>

<operation id="1168" st_id="22" stage="3" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5688">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_9" val="1"/>
<literal name="tmp_7_7" val="1"/>
</and_exp></or_exp>
</condition>

<node id="405" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:8  %tmp_11_12 = mul nsw i32 %A_load_13, %B_load_13

]]></node>
<StgValue><ssdm name="tmp_11_12"/></StgValue>
</operation>

<operation id="1169" st_id="22" stage="4" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5689">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_9" val="1"/>
<literal name="tmp_7_10" val="1"/>
</and_exp></or_exp>
</condition>

<node id="422" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:8  %tmp_11_13 = mul nsw i32 %A_load_14, %B_load_14

]]></node>
<StgValue><ssdm name="tmp_11_13"/></StgValue>
</operation>

<operation id="1170" st_id="22" stage="5" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5690">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_9" val="1"/>
<literal name="icmp3" val="0"/>
</and_exp></or_exp>
</condition>

<node id="439" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:8  %tmp_11_14 = mul nsw i32 %A_load_15, %B_load_15

]]></node>
<StgValue><ssdm name="tmp_11_14"/></StgValue>
</operation>

<operation id="1171" st_id="22" stage="6" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5691">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_9" val="1"/>
<literal name="tmp_7_11" val="1"/>
</and_exp></or_exp>
</condition>

<node id="457" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:9  %tmp_11_15 = mul nsw i32 %A_load_16, %B_load_16

]]></node>
<StgValue><ssdm name="tmp_11_15"/></StgValue>
</operation>

<operation id="1172" st_id="22" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5709">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_9" val="1"/>
<literal name="tmp_7_28" val="1"/>
</and_exp></or_exp>
</condition>

<node id="763" bw="32" op_0_bw="14">
<![CDATA[
:3  %A_load_34 = load i32* %A_addr_34, align 4

]]></node>
<StgValue><ssdm name="A_load_34"/></StgValue>
</operation>

<operation id="1173" st_id="22" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5710">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_9" val="1"/>
<literal name="tmp_7_29" val="1"/>
</and_exp></or_exp>
</condition>

<node id="781" bw="32" op_0_bw="14">
<![CDATA[
:3  %A_load_35 = load i32* %A_addr_35, align 4

]]></node>
<StgValue><ssdm name="A_load_35"/></StgValue>
</operation>

<operation id="1174" st_id="22" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5711">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_9" val="1"/>
<literal name="tmp_7_30" val="1"/>
</and_exp></or_exp>
</condition>

<node id="796" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
:0  %p_addr107 = add i14 %tmp_217, 36

]]></node>
<StgValue><ssdm name="p_addr107"/></StgValue>
</operation>

<operation id="1175" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5711">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_9" val="1"/>
<literal name="tmp_7_30" val="1"/>
</and_exp></or_exp>
</condition>

<node id="797" bw="64" op_0_bw="14">
<![CDATA[
:1  %tmp_83 = zext i14 %p_addr107 to i64

]]></node>
<StgValue><ssdm name="tmp_83"/></StgValue>
</operation>

<operation id="1176" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5711">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_9" val="1"/>
<literal name="tmp_7_30" val="1"/>
</and_exp></or_exp>
</condition>

<node id="798" bw="14" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:2  %A_addr_36 = getelementptr [10000 x i32]* %A, i64 0, i64 %tmp_83

]]></node>
<StgValue><ssdm name="A_addr_36"/></StgValue>
</operation>

<operation id="1177" st_id="22" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5711">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_9" val="1"/>
<literal name="tmp_7_30" val="1"/>
</and_exp></or_exp>
</condition>

<node id="799" bw="32" op_0_bw="14">
<![CDATA[
:3  %A_load_36 = load i32* %A_addr_36, align 4

]]></node>
<StgValue><ssdm name="A_load_36"/></StgValue>
</operation>

<operation id="1178" st_id="22" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5712">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_9" val="1"/>
<literal name="tmp_7_31" val="1"/>
</and_exp></or_exp>
</condition>

<node id="814" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
:0  %p_addr110 = add i14 %tmp_217, 37

]]></node>
<StgValue><ssdm name="p_addr110"/></StgValue>
</operation>

<operation id="1179" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5712">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_9" val="1"/>
<literal name="tmp_7_31" val="1"/>
</and_exp></or_exp>
</condition>

<node id="815" bw="64" op_0_bw="14">
<![CDATA[
:1  %tmp_85 = zext i14 %p_addr110 to i64

]]></node>
<StgValue><ssdm name="tmp_85"/></StgValue>
</operation>

<operation id="1180" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5712">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_9" val="1"/>
<literal name="tmp_7_31" val="1"/>
</and_exp></or_exp>
</condition>

<node id="816" bw="14" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:2  %A_addr_37 = getelementptr [10000 x i32]* %A, i64 0, i64 %tmp_85

]]></node>
<StgValue><ssdm name="A_addr_37"/></StgValue>
</operation>

<operation id="1181" st_id="22" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5712">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_9" val="1"/>
<literal name="tmp_7_31" val="1"/>
</and_exp></or_exp>
</condition>

<node id="817" bw="32" op_0_bw="14">
<![CDATA[
:3  %A_load_37 = load i32* %A_addr_37, align 4

]]></node>
<StgValue><ssdm name="A_load_37"/></StgValue>
</operation>

<operation id="1182" st_id="22" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5713">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_9" val="1"/>
<literal name="tmp_7_32" val="1"/>
</and_exp></or_exp>
</condition>

<node id="840" bw="32" op_0_bw="14">
<![CDATA[
:8  %B_load_38 = load i32* %B_addr_38, align 4

]]></node>
<StgValue><ssdm name="B_load_38"/></StgValue>
</operation>

<operation id="1183" st_id="22" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5714">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_9" val="1"/>
<literal name="tmp_7_33" val="1"/>
</and_exp></or_exp>
</condition>

<node id="858" bw="32" op_0_bw="14">
<![CDATA[
:8  %B_load_39 = load i32* %B_addr_39, align 4

]]></node>
<StgValue><ssdm name="B_load_39"/></StgValue>
</operation>

<operation id="1184" st_id="22" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5715">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_9" val="1"/>
<literal name="tmp_7_34" val="1"/>
</and_exp></or_exp>
</condition>

<node id="872" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
:4  %p_addr120 = add i13 %tmp_trn_cast1, 4000

]]></node>
<StgValue><ssdm name="p_addr120"/></StgValue>
</operation>

<operation id="1185" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5715">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_9" val="1"/>
<literal name="tmp_7_34" val="1"/>
</and_exp></or_exp>
</condition>

<node id="873" bw="64" op_0_bw="13">
<![CDATA[
:5  %tmp_92 = zext i13 %p_addr120 to i64

]]></node>
<StgValue><ssdm name="tmp_92"/></StgValue>
</operation>

<operation id="1186" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5715">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_9" val="1"/>
<literal name="tmp_7_34" val="1"/>
</and_exp></or_exp>
</condition>

<node id="874" bw="14" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:6  %B_addr_40 = getelementptr [10000 x i32]* %B, i64 0, i64 %tmp_92

]]></node>
<StgValue><ssdm name="B_addr_40"/></StgValue>
</operation>

<operation id="1187" st_id="22" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5715">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_9" val="1"/>
<literal name="tmp_7_34" val="1"/>
</and_exp></or_exp>
</condition>

<node id="875" bw="32" op_0_bw="14">
<![CDATA[
:7  %B_load_40 = load i32* %B_addr_40, align 4

]]></node>
<StgValue><ssdm name="B_load_40"/></StgValue>
</operation>

<operation id="1188" st_id="22" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5716">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_9" val="1"/>
<literal name="tmp_7_35" val="1"/>
</and_exp></or_exp>
</condition>

<node id="889" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
:4  %p_addr123 = add i13 %tmp_trn_cast1, -4092

]]></node>
<StgValue><ssdm name="p_addr123"/></StgValue>
</operation>

<operation id="1189" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5716">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_9" val="1"/>
<literal name="tmp_7_35" val="1"/>
</and_exp></or_exp>
</condition>

<node id="890" bw="64" op_0_bw="13">
<![CDATA[
:5  %tmp_94 = zext i13 %p_addr123 to i64

]]></node>
<StgValue><ssdm name="tmp_94"/></StgValue>
</operation>

<operation id="1190" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5716">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_9" val="1"/>
<literal name="tmp_7_35" val="1"/>
</and_exp></or_exp>
</condition>

<node id="891" bw="14" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:6  %B_addr_41 = getelementptr [10000 x i32]* %B, i64 0, i64 %tmp_94

]]></node>
<StgValue><ssdm name="B_addr_41"/></StgValue>
</operation>

<operation id="1191" st_id="22" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5716">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_9" val="1"/>
<literal name="tmp_7_35" val="1"/>
</and_exp></or_exp>
</condition>

<node id="892" bw="32" op_0_bw="14">
<![CDATA[
:7  %B_load_41 = load i32* %B_addr_41, align 4

]]></node>
<StgValue><ssdm name="B_load_41"/></StgValue>
</operation>
</state>

<state id="23" st_id="23">

<operation id="1192" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5679">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_9" val="1"/>
<literal name="tmp_7_4" val="1"/>
</and_exp></or_exp>
</condition>

<node id="252" bw="64" op_0_bw="32">
<![CDATA[
:9  %tmp_12_4 = sext i32 %tmp_11_4 to i64

]]></node>
<StgValue><ssdm name="tmp_12_4"/></StgValue>
</operation>

<operation id="1193" st_id="23" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5679">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_9" val="1"/>
<literal name="tmp_7_4" val="1"/>
</and_exp></or_exp>
</condition>

<node id="253" bw="64" op_0_bw="14">
<![CDATA[
:10  %C_load_3 = load i64* %C_addr, align 8

]]></node>
<StgValue><ssdm name="C_load_3"/></StgValue>
</operation>

<operation id="1194" st_id="23" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5679">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_9" val="1"/>
<literal name="tmp_7_4" val="1"/>
</and_exp></or_exp>
</condition>

<node id="254" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:11  %tmp_13_4 = add nsw i64 %tmp_12_4, %C_load_3

]]></node>
<StgValue><ssdm name="tmp_13_4"/></StgValue>
</operation>

<operation id="1195" st_id="23" stage="1" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5687">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_9" val="1"/>
<literal name="tmp_7_3" val="1"/>
</and_exp></or_exp>
</condition>

<node id="388" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:8  %tmp_11_11 = mul nsw i32 %A_load_12, %B_load_12

]]></node>
<StgValue><ssdm name="tmp_11_11"/></StgValue>
</operation>

<operation id="1196" st_id="23" stage="2" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5688">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_9" val="1"/>
<literal name="tmp_7_7" val="1"/>
</and_exp></or_exp>
</condition>

<node id="405" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:8  %tmp_11_12 = mul nsw i32 %A_load_13, %B_load_13

]]></node>
<StgValue><ssdm name="tmp_11_12"/></StgValue>
</operation>

<operation id="1197" st_id="23" stage="3" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5689">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_9" val="1"/>
<literal name="tmp_7_10" val="1"/>
</and_exp></or_exp>
</condition>

<node id="422" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:8  %tmp_11_13 = mul nsw i32 %A_load_14, %B_load_14

]]></node>
<StgValue><ssdm name="tmp_11_13"/></StgValue>
</operation>

<operation id="1198" st_id="23" stage="4" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5690">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_9" val="1"/>
<literal name="icmp3" val="0"/>
</and_exp></or_exp>
</condition>

<node id="439" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:8  %tmp_11_14 = mul nsw i32 %A_load_15, %B_load_15

]]></node>
<StgValue><ssdm name="tmp_11_14"/></StgValue>
</operation>

<operation id="1199" st_id="23" stage="5" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5691">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_9" val="1"/>
<literal name="tmp_7_11" val="1"/>
</and_exp></or_exp>
</condition>

<node id="457" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:9  %tmp_11_15 = mul nsw i32 %A_load_16, %B_load_16

]]></node>
<StgValue><ssdm name="tmp_11_15"/></StgValue>
</operation>

<operation id="1200" st_id="23" stage="6" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5692">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_9" val="1"/>
<literal name="tmp_7_12" val="1"/>
</and_exp></or_exp>
</condition>

<node id="475" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:9  %tmp_11_16 = mul nsw i32 %A_load_17, %B_load_17

]]></node>
<StgValue><ssdm name="tmp_11_16"/></StgValue>
</operation>

<operation id="1201" st_id="23" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5711">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_9" val="1"/>
<literal name="tmp_7_30" val="1"/>
</and_exp></or_exp>
</condition>

<node id="799" bw="32" op_0_bw="14">
<![CDATA[
:3  %A_load_36 = load i32* %A_addr_36, align 4

]]></node>
<StgValue><ssdm name="A_load_36"/></StgValue>
</operation>

<operation id="1202" st_id="23" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5712">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_9" val="1"/>
<literal name="tmp_7_31" val="1"/>
</and_exp></or_exp>
</condition>

<node id="817" bw="32" op_0_bw="14">
<![CDATA[
:3  %A_load_37 = load i32* %A_addr_37, align 4

]]></node>
<StgValue><ssdm name="A_load_37"/></StgValue>
</operation>

<operation id="1203" st_id="23" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5713">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_9" val="1"/>
<literal name="tmp_7_32" val="1"/>
</and_exp></or_exp>
</condition>

<node id="832" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
:0  %p_addr113 = add i14 %tmp_217, 38

]]></node>
<StgValue><ssdm name="p_addr113"/></StgValue>
</operation>

<operation id="1204" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5713">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_9" val="1"/>
<literal name="tmp_7_32" val="1"/>
</and_exp></or_exp>
</condition>

<node id="833" bw="64" op_0_bw="14">
<![CDATA[
:1  %tmp_87 = zext i14 %p_addr113 to i64

]]></node>
<StgValue><ssdm name="tmp_87"/></StgValue>
</operation>

<operation id="1205" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5713">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_9" val="1"/>
<literal name="tmp_7_32" val="1"/>
</and_exp></or_exp>
</condition>

<node id="834" bw="14" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:2  %A_addr_38 = getelementptr [10000 x i32]* %A, i64 0, i64 %tmp_87

]]></node>
<StgValue><ssdm name="A_addr_38"/></StgValue>
</operation>

<operation id="1206" st_id="23" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5713">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_9" val="1"/>
<literal name="tmp_7_32" val="1"/>
</and_exp></or_exp>
</condition>

<node id="835" bw="32" op_0_bw="14">
<![CDATA[
:3  %A_load_38 = load i32* %A_addr_38, align 4

]]></node>
<StgValue><ssdm name="A_load_38"/></StgValue>
</operation>

<operation id="1207" st_id="23" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5714">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_9" val="1"/>
<literal name="tmp_7_33" val="1"/>
</and_exp></or_exp>
</condition>

<node id="850" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
:0  %p_addr116 = add i14 %tmp_217, 39

]]></node>
<StgValue><ssdm name="p_addr116"/></StgValue>
</operation>

<operation id="1208" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5714">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_9" val="1"/>
<literal name="tmp_7_33" val="1"/>
</and_exp></or_exp>
</condition>

<node id="851" bw="64" op_0_bw="14">
<![CDATA[
:1  %tmp_89 = zext i14 %p_addr116 to i64

]]></node>
<StgValue><ssdm name="tmp_89"/></StgValue>
</operation>

<operation id="1209" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5714">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_9" val="1"/>
<literal name="tmp_7_33" val="1"/>
</and_exp></or_exp>
</condition>

<node id="852" bw="14" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:2  %A_addr_39 = getelementptr [10000 x i32]* %A, i64 0, i64 %tmp_89

]]></node>
<StgValue><ssdm name="A_addr_39"/></StgValue>
</operation>

<operation id="1210" st_id="23" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5714">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_9" val="1"/>
<literal name="tmp_7_33" val="1"/>
</and_exp></or_exp>
</condition>

<node id="853" bw="32" op_0_bw="14">
<![CDATA[
:3  %A_load_39 = load i32* %A_addr_39, align 4

]]></node>
<StgValue><ssdm name="A_load_39"/></StgValue>
</operation>

<operation id="1211" st_id="23" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5715">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_9" val="1"/>
<literal name="tmp_7_34" val="1"/>
</and_exp></or_exp>
</condition>

<node id="875" bw="32" op_0_bw="14">
<![CDATA[
:7  %B_load_40 = load i32* %B_addr_40, align 4

]]></node>
<StgValue><ssdm name="B_load_40"/></StgValue>
</operation>

<operation id="1212" st_id="23" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5716">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_9" val="1"/>
<literal name="tmp_7_35" val="1"/>
</and_exp></or_exp>
</condition>

<node id="892" bw="32" op_0_bw="14">
<![CDATA[
:7  %B_load_41 = load i32* %B_addr_41, align 4

]]></node>
<StgValue><ssdm name="B_load_41"/></StgValue>
</operation>

<operation id="1213" st_id="23" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5717">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_9" val="1"/>
<literal name="tmp_7_36" val="1"/>
</and_exp></or_exp>
</condition>

<node id="906" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
:4  %p_addr126 = add i13 %tmp_trn_cast1, -3992

]]></node>
<StgValue><ssdm name="p_addr126"/></StgValue>
</operation>

<operation id="1214" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5717">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_9" val="1"/>
<literal name="tmp_7_36" val="1"/>
</and_exp></or_exp>
</condition>

<node id="907" bw="64" op_0_bw="13">
<![CDATA[
:5  %tmp_96 = zext i13 %p_addr126 to i64

]]></node>
<StgValue><ssdm name="tmp_96"/></StgValue>
</operation>

<operation id="1215" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5717">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_9" val="1"/>
<literal name="tmp_7_36" val="1"/>
</and_exp></or_exp>
</condition>

<node id="908" bw="14" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:6  %B_addr_42 = getelementptr [10000 x i32]* %B, i64 0, i64 %tmp_96

]]></node>
<StgValue><ssdm name="B_addr_42"/></StgValue>
</operation>

<operation id="1216" st_id="23" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5717">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_9" val="1"/>
<literal name="tmp_7_36" val="1"/>
</and_exp></or_exp>
</condition>

<node id="909" bw="32" op_0_bw="14">
<![CDATA[
:7  %B_load_42 = load i32* %B_addr_42, align 4

]]></node>
<StgValue><ssdm name="B_load_42"/></StgValue>
</operation>

<operation id="1217" st_id="23" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5718">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_9" val="1"/>
<literal name="tmp_7_37" val="1"/>
</and_exp></or_exp>
</condition>

<node id="923" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
:4  %p_addr129 = add i13 %tmp_trn_cast1, -3892

]]></node>
<StgValue><ssdm name="p_addr129"/></StgValue>
</operation>

<operation id="1218" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5718">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_9" val="1"/>
<literal name="tmp_7_37" val="1"/>
</and_exp></or_exp>
</condition>

<node id="924" bw="64" op_0_bw="13">
<![CDATA[
:5  %tmp_98 = zext i13 %p_addr129 to i64

]]></node>
<StgValue><ssdm name="tmp_98"/></StgValue>
</operation>

<operation id="1219" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5718">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_9" val="1"/>
<literal name="tmp_7_37" val="1"/>
</and_exp></or_exp>
</condition>

<node id="925" bw="14" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:6  %B_addr_43 = getelementptr [10000 x i32]* %B, i64 0, i64 %tmp_98

]]></node>
<StgValue><ssdm name="B_addr_43"/></StgValue>
</operation>

<operation id="1220" st_id="23" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5718">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_9" val="1"/>
<literal name="tmp_7_37" val="1"/>
</and_exp></or_exp>
</condition>

<node id="926" bw="32" op_0_bw="14">
<![CDATA[
:7  %B_load_43 = load i32* %B_addr_43, align 4

]]></node>
<StgValue><ssdm name="B_load_43"/></StgValue>
</operation>
</state>

<state id="24" st_id="24">

<operation id="1221" st_id="24" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5679">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_9" val="1"/>
<literal name="tmp_7_4" val="1"/>
</and_exp></or_exp>
</condition>

<node id="255" bw="0" op_0_bw="64" op_1_bw="14">
<![CDATA[
:12  store i64 %tmp_13_4, i64* %C_addr, align 8

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1222" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5679">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_9" val="1"/>
<literal name="tmp_7_4" val="1"/>
</and_exp></or_exp>
</condition>

<node id="256" bw="0" op_0_bw="0">
<![CDATA[
:13  br label %._crit_edge.4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1223" st_id="24" stage="1" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5688">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_9" val="1"/>
<literal name="tmp_7_7" val="1"/>
</and_exp></or_exp>
</condition>

<node id="405" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:8  %tmp_11_12 = mul nsw i32 %A_load_13, %B_load_13

]]></node>
<StgValue><ssdm name="tmp_11_12"/></StgValue>
</operation>

<operation id="1224" st_id="24" stage="2" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5689">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_9" val="1"/>
<literal name="tmp_7_10" val="1"/>
</and_exp></or_exp>
</condition>

<node id="422" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:8  %tmp_11_13 = mul nsw i32 %A_load_14, %B_load_14

]]></node>
<StgValue><ssdm name="tmp_11_13"/></StgValue>
</operation>

<operation id="1225" st_id="24" stage="3" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5690">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_9" val="1"/>
<literal name="icmp3" val="0"/>
</and_exp></or_exp>
</condition>

<node id="439" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:8  %tmp_11_14 = mul nsw i32 %A_load_15, %B_load_15

]]></node>
<StgValue><ssdm name="tmp_11_14"/></StgValue>
</operation>

<operation id="1226" st_id="24" stage="4" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5691">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_9" val="1"/>
<literal name="tmp_7_11" val="1"/>
</and_exp></or_exp>
</condition>

<node id="457" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:9  %tmp_11_15 = mul nsw i32 %A_load_16, %B_load_16

]]></node>
<StgValue><ssdm name="tmp_11_15"/></StgValue>
</operation>

<operation id="1227" st_id="24" stage="5" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5692">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_9" val="1"/>
<literal name="tmp_7_12" val="1"/>
</and_exp></or_exp>
</condition>

<node id="475" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:9  %tmp_11_16 = mul nsw i32 %A_load_17, %B_load_17

]]></node>
<StgValue><ssdm name="tmp_11_16"/></StgValue>
</operation>

<operation id="1228" st_id="24" stage="6" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5693">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_9" val="1"/>
<literal name="tmp_7_13" val="1"/>
</and_exp></or_exp>
</condition>

<node id="493" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:9  %tmp_11_17 = mul nsw i32 %A_load_18, %B_load_18

]]></node>
<StgValue><ssdm name="tmp_11_17"/></StgValue>
</operation>

<operation id="1229" st_id="24" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5713">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_9" val="1"/>
<literal name="tmp_7_32" val="1"/>
</and_exp></or_exp>
</condition>

<node id="835" bw="32" op_0_bw="14">
<![CDATA[
:3  %A_load_38 = load i32* %A_addr_38, align 4

]]></node>
<StgValue><ssdm name="A_load_38"/></StgValue>
</operation>

<operation id="1230" st_id="24" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5714">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_9" val="1"/>
<literal name="tmp_7_33" val="1"/>
</and_exp></or_exp>
</condition>

<node id="853" bw="32" op_0_bw="14">
<![CDATA[
:3  %A_load_39 = load i32* %A_addr_39, align 4

]]></node>
<StgValue><ssdm name="A_load_39"/></StgValue>
</operation>

<operation id="1231" st_id="24" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5715">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_9" val="1"/>
<literal name="tmp_7_34" val="1"/>
</and_exp></or_exp>
</condition>

<node id="868" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
:0  %p_addr119 = add i14 %tmp_217, 40

]]></node>
<StgValue><ssdm name="p_addr119"/></StgValue>
</operation>

<operation id="1232" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5715">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_9" val="1"/>
<literal name="tmp_7_34" val="1"/>
</and_exp></or_exp>
</condition>

<node id="869" bw="64" op_0_bw="14">
<![CDATA[
:1  %tmp_91 = zext i14 %p_addr119 to i64

]]></node>
<StgValue><ssdm name="tmp_91"/></StgValue>
</operation>

<operation id="1233" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5715">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_9" val="1"/>
<literal name="tmp_7_34" val="1"/>
</and_exp></or_exp>
</condition>

<node id="870" bw="14" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:2  %A_addr_40 = getelementptr [10000 x i32]* %A, i64 0, i64 %tmp_91

]]></node>
<StgValue><ssdm name="A_addr_40"/></StgValue>
</operation>

<operation id="1234" st_id="24" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5715">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_9" val="1"/>
<literal name="tmp_7_34" val="1"/>
</and_exp></or_exp>
</condition>

<node id="871" bw="32" op_0_bw="14">
<![CDATA[
:3  %A_load_40 = load i32* %A_addr_40, align 4

]]></node>
<StgValue><ssdm name="A_load_40"/></StgValue>
</operation>

<operation id="1235" st_id="24" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5716">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_9" val="1"/>
<literal name="tmp_7_35" val="1"/>
</and_exp></or_exp>
</condition>

<node id="885" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
:0  %p_addr122 = add i14 %tmp_217, 41

]]></node>
<StgValue><ssdm name="p_addr122"/></StgValue>
</operation>

<operation id="1236" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5716">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_9" val="1"/>
<literal name="tmp_7_35" val="1"/>
</and_exp></or_exp>
</condition>

<node id="886" bw="64" op_0_bw="14">
<![CDATA[
:1  %tmp_93 = zext i14 %p_addr122 to i64

]]></node>
<StgValue><ssdm name="tmp_93"/></StgValue>
</operation>

<operation id="1237" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5716">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_9" val="1"/>
<literal name="tmp_7_35" val="1"/>
</and_exp></or_exp>
</condition>

<node id="887" bw="14" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:2  %A_addr_41 = getelementptr [10000 x i32]* %A, i64 0, i64 %tmp_93

]]></node>
<StgValue><ssdm name="A_addr_41"/></StgValue>
</operation>

<operation id="1238" st_id="24" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5716">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_9" val="1"/>
<literal name="tmp_7_35" val="1"/>
</and_exp></or_exp>
</condition>

<node id="888" bw="32" op_0_bw="14">
<![CDATA[
:3  %A_load_41 = load i32* %A_addr_41, align 4

]]></node>
<StgValue><ssdm name="A_load_41"/></StgValue>
</operation>

<operation id="1239" st_id="24" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5717">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_9" val="1"/>
<literal name="tmp_7_36" val="1"/>
</and_exp></or_exp>
</condition>

<node id="909" bw="32" op_0_bw="14">
<![CDATA[
:7  %B_load_42 = load i32* %B_addr_42, align 4

]]></node>
<StgValue><ssdm name="B_load_42"/></StgValue>
</operation>

<operation id="1240" st_id="24" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5718">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_9" val="1"/>
<literal name="tmp_7_37" val="1"/>
</and_exp></or_exp>
</condition>

<node id="926" bw="32" op_0_bw="14">
<![CDATA[
:7  %B_load_43 = load i32* %B_addr_43, align 4

]]></node>
<StgValue><ssdm name="B_load_43"/></StgValue>
</operation>

<operation id="1241" st_id="24" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5719">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_9" val="1"/>
<literal name="tmp_7_38" val="1"/>
</and_exp></or_exp>
</condition>

<node id="940" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
:4  %p_addr132 = add i13 %tmp_trn_cast1, -3792

]]></node>
<StgValue><ssdm name="p_addr132"/></StgValue>
</operation>

<operation id="1242" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5719">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_9" val="1"/>
<literal name="tmp_7_38" val="1"/>
</and_exp></or_exp>
</condition>

<node id="941" bw="64" op_0_bw="13">
<![CDATA[
:5  %tmp_100 = zext i13 %p_addr132 to i64

]]></node>
<StgValue><ssdm name="tmp_100"/></StgValue>
</operation>

<operation id="1243" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5719">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_9" val="1"/>
<literal name="tmp_7_38" val="1"/>
</and_exp></or_exp>
</condition>

<node id="942" bw="14" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:6  %B_addr_44 = getelementptr [10000 x i32]* %B, i64 0, i64 %tmp_100

]]></node>
<StgValue><ssdm name="B_addr_44"/></StgValue>
</operation>

<operation id="1244" st_id="24" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5719">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_9" val="1"/>
<literal name="tmp_7_38" val="1"/>
</and_exp></or_exp>
</condition>

<node id="943" bw="32" op_0_bw="14">
<![CDATA[
:7  %B_load_44 = load i32* %B_addr_44, align 4

]]></node>
<StgValue><ssdm name="B_load_44"/></StgValue>
</operation>

<operation id="1245" st_id="24" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5720">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_9" val="1"/>
<literal name="tmp_7_39" val="1"/>
</and_exp></or_exp>
</condition>

<node id="957" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
:4  %p_addr135 = add i13 %tmp_trn_cast1, -3692

]]></node>
<StgValue><ssdm name="p_addr135"/></StgValue>
</operation>

<operation id="1246" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5720">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_9" val="1"/>
<literal name="tmp_7_39" val="1"/>
</and_exp></or_exp>
</condition>

<node id="958" bw="64" op_0_bw="13">
<![CDATA[
:5  %tmp_102 = zext i13 %p_addr135 to i64

]]></node>
<StgValue><ssdm name="tmp_102"/></StgValue>
</operation>

<operation id="1247" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5720">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_9" val="1"/>
<literal name="tmp_7_39" val="1"/>
</and_exp></or_exp>
</condition>

<node id="959" bw="14" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:6  %B_addr_45 = getelementptr [10000 x i32]* %B, i64 0, i64 %tmp_102

]]></node>
<StgValue><ssdm name="B_addr_45"/></StgValue>
</operation>

<operation id="1248" st_id="24" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5720">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_9" val="1"/>
<literal name="tmp_7_39" val="1"/>
</and_exp></or_exp>
</condition>

<node id="960" bw="32" op_0_bw="14">
<![CDATA[
:7  %B_load_45 = load i32* %B_addr_45, align 4

]]></node>
<StgValue><ssdm name="B_load_45"/></StgValue>
</operation>
</state>

<state id="25" st_id="25">

<operation id="1249" st_id="25" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5680">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_9" val="1"/>
<literal name="tmp_7_5" val="1"/>
</and_exp></or_exp>
</condition>

<node id="270" bw="64" op_0_bw="14">
<![CDATA[
:10  %C_load_4 = load i64* %C_addr, align 8

]]></node>
<StgValue><ssdm name="C_load_4"/></StgValue>
</operation>

<operation id="1250" st_id="25" stage="1" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5689">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_9" val="1"/>
<literal name="tmp_7_10" val="1"/>
</and_exp></or_exp>
</condition>

<node id="422" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:8  %tmp_11_13 = mul nsw i32 %A_load_14, %B_load_14

]]></node>
<StgValue><ssdm name="tmp_11_13"/></StgValue>
</operation>

<operation id="1251" st_id="25" stage="2" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5690">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_9" val="1"/>
<literal name="icmp3" val="0"/>
</and_exp></or_exp>
</condition>

<node id="439" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:8  %tmp_11_14 = mul nsw i32 %A_load_15, %B_load_15

]]></node>
<StgValue><ssdm name="tmp_11_14"/></StgValue>
</operation>

<operation id="1252" st_id="25" stage="3" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5691">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_9" val="1"/>
<literal name="tmp_7_11" val="1"/>
</and_exp></or_exp>
</condition>

<node id="457" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:9  %tmp_11_15 = mul nsw i32 %A_load_16, %B_load_16

]]></node>
<StgValue><ssdm name="tmp_11_15"/></StgValue>
</operation>

<operation id="1253" st_id="25" stage="4" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5692">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_9" val="1"/>
<literal name="tmp_7_12" val="1"/>
</and_exp></or_exp>
</condition>

<node id="475" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:9  %tmp_11_16 = mul nsw i32 %A_load_17, %B_load_17

]]></node>
<StgValue><ssdm name="tmp_11_16"/></StgValue>
</operation>

<operation id="1254" st_id="25" stage="5" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5693">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_9" val="1"/>
<literal name="tmp_7_13" val="1"/>
</and_exp></or_exp>
</condition>

<node id="493" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:9  %tmp_11_17 = mul nsw i32 %A_load_18, %B_load_18

]]></node>
<StgValue><ssdm name="tmp_11_17"/></StgValue>
</operation>

<operation id="1255" st_id="25" stage="6" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5694">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_9" val="1"/>
<literal name="tmp_7_14" val="1"/>
</and_exp></or_exp>
</condition>

<node id="511" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:9  %tmp_11_18 = mul nsw i32 %A_load_19, %B_load_19

]]></node>
<StgValue><ssdm name="tmp_11_18"/></StgValue>
</operation>

<operation id="1256" st_id="25" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5715">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_9" val="1"/>
<literal name="tmp_7_34" val="1"/>
</and_exp></or_exp>
</condition>

<node id="871" bw="32" op_0_bw="14">
<![CDATA[
:3  %A_load_40 = load i32* %A_addr_40, align 4

]]></node>
<StgValue><ssdm name="A_load_40"/></StgValue>
</operation>

<operation id="1257" st_id="25" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5716">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_9" val="1"/>
<literal name="tmp_7_35" val="1"/>
</and_exp></or_exp>
</condition>

<node id="888" bw="32" op_0_bw="14">
<![CDATA[
:3  %A_load_41 = load i32* %A_addr_41, align 4

]]></node>
<StgValue><ssdm name="A_load_41"/></StgValue>
</operation>

<operation id="1258" st_id="25" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5717">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_9" val="1"/>
<literal name="tmp_7_36" val="1"/>
</and_exp></or_exp>
</condition>

<node id="902" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
:0  %p_addr125 = add i14 %tmp_217, 42

]]></node>
<StgValue><ssdm name="p_addr125"/></StgValue>
</operation>

<operation id="1259" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5717">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_9" val="1"/>
<literal name="tmp_7_36" val="1"/>
</and_exp></or_exp>
</condition>

<node id="903" bw="64" op_0_bw="14">
<![CDATA[
:1  %tmp_95 = zext i14 %p_addr125 to i64

]]></node>
<StgValue><ssdm name="tmp_95"/></StgValue>
</operation>

<operation id="1260" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5717">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_9" val="1"/>
<literal name="tmp_7_36" val="1"/>
</and_exp></or_exp>
</condition>

<node id="904" bw="14" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:2  %A_addr_42 = getelementptr [10000 x i32]* %A, i64 0, i64 %tmp_95

]]></node>
<StgValue><ssdm name="A_addr_42"/></StgValue>
</operation>

<operation id="1261" st_id="25" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5717">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_9" val="1"/>
<literal name="tmp_7_36" val="1"/>
</and_exp></or_exp>
</condition>

<node id="905" bw="32" op_0_bw="14">
<![CDATA[
:3  %A_load_42 = load i32* %A_addr_42, align 4

]]></node>
<StgValue><ssdm name="A_load_42"/></StgValue>
</operation>

<operation id="1262" st_id="25" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5718">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_9" val="1"/>
<literal name="tmp_7_37" val="1"/>
</and_exp></or_exp>
</condition>

<node id="919" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
:0  %p_addr128 = add i14 %tmp_217, 43

]]></node>
<StgValue><ssdm name="p_addr128"/></StgValue>
</operation>

<operation id="1263" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5718">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_9" val="1"/>
<literal name="tmp_7_37" val="1"/>
</and_exp></or_exp>
</condition>

<node id="920" bw="64" op_0_bw="14">
<![CDATA[
:1  %tmp_97 = zext i14 %p_addr128 to i64

]]></node>
<StgValue><ssdm name="tmp_97"/></StgValue>
</operation>

<operation id="1264" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5718">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_9" val="1"/>
<literal name="tmp_7_37" val="1"/>
</and_exp></or_exp>
</condition>

<node id="921" bw="14" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:2  %A_addr_43 = getelementptr [10000 x i32]* %A, i64 0, i64 %tmp_97

]]></node>
<StgValue><ssdm name="A_addr_43"/></StgValue>
</operation>

<operation id="1265" st_id="25" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5718">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_9" val="1"/>
<literal name="tmp_7_37" val="1"/>
</and_exp></or_exp>
</condition>

<node id="922" bw="32" op_0_bw="14">
<![CDATA[
:3  %A_load_43 = load i32* %A_addr_43, align 4

]]></node>
<StgValue><ssdm name="A_load_43"/></StgValue>
</operation>

<operation id="1266" st_id="25" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5719">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_9" val="1"/>
<literal name="tmp_7_38" val="1"/>
</and_exp></or_exp>
</condition>

<node id="943" bw="32" op_0_bw="14">
<![CDATA[
:7  %B_load_44 = load i32* %B_addr_44, align 4

]]></node>
<StgValue><ssdm name="B_load_44"/></StgValue>
</operation>

<operation id="1267" st_id="25" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5720">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_9" val="1"/>
<literal name="tmp_7_39" val="1"/>
</and_exp></or_exp>
</condition>

<node id="960" bw="32" op_0_bw="14">
<![CDATA[
:7  %B_load_45 = load i32* %B_addr_45, align 4

]]></node>
<StgValue><ssdm name="B_load_45"/></StgValue>
</operation>

<operation id="1268" st_id="25" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5721">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_9" val="1"/>
<literal name="tmp_7_40" val="1"/>
</and_exp></or_exp>
</condition>

<node id="974" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
:4  %p_addr138 = add i13 %tmp_trn_cast1, -3592

]]></node>
<StgValue><ssdm name="p_addr138"/></StgValue>
</operation>

<operation id="1269" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5721">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_9" val="1"/>
<literal name="tmp_7_40" val="1"/>
</and_exp></or_exp>
</condition>

<node id="975" bw="64" op_0_bw="13">
<![CDATA[
:5  %tmp_104 = zext i13 %p_addr138 to i64

]]></node>
<StgValue><ssdm name="tmp_104"/></StgValue>
</operation>

<operation id="1270" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5721">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_9" val="1"/>
<literal name="tmp_7_40" val="1"/>
</and_exp></or_exp>
</condition>

<node id="976" bw="14" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:6  %B_addr_46 = getelementptr [10000 x i32]* %B, i64 0, i64 %tmp_104

]]></node>
<StgValue><ssdm name="B_addr_46"/></StgValue>
</operation>

<operation id="1271" st_id="25" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5721">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_9" val="1"/>
<literal name="tmp_7_40" val="1"/>
</and_exp></or_exp>
</condition>

<node id="977" bw="32" op_0_bw="14">
<![CDATA[
:7  %B_load_46 = load i32* %B_addr_46, align 4

]]></node>
<StgValue><ssdm name="B_load_46"/></StgValue>
</operation>

<operation id="1272" st_id="25" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5722">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_9" val="1"/>
<literal name="tmp_7_41" val="1"/>
</and_exp></or_exp>
</condition>

<node id="991" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
:4  %p_addr141 = add i13 %tmp_trn_cast1, -3492

]]></node>
<StgValue><ssdm name="p_addr141"/></StgValue>
</operation>

<operation id="1273" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5722">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_9" val="1"/>
<literal name="tmp_7_41" val="1"/>
</and_exp></or_exp>
</condition>

<node id="992" bw="64" op_0_bw="13">
<![CDATA[
:5  %tmp_106 = zext i13 %p_addr141 to i64

]]></node>
<StgValue><ssdm name="tmp_106"/></StgValue>
</operation>

<operation id="1274" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5722">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_9" val="1"/>
<literal name="tmp_7_41" val="1"/>
</and_exp></or_exp>
</condition>

<node id="993" bw="14" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:6  %B_addr_47 = getelementptr [10000 x i32]* %B, i64 0, i64 %tmp_106

]]></node>
<StgValue><ssdm name="B_addr_47"/></StgValue>
</operation>

<operation id="1275" st_id="25" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5722">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_9" val="1"/>
<literal name="tmp_7_41" val="1"/>
</and_exp></or_exp>
</condition>

<node id="994" bw="32" op_0_bw="14">
<![CDATA[
:7  %B_load_47 = load i32* %B_addr_47, align 4

]]></node>
<StgValue><ssdm name="B_load_47"/></StgValue>
</operation>
</state>

<state id="26" st_id="26">

<operation id="1276" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5680">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_9" val="1"/>
<literal name="tmp_7_5" val="1"/>
</and_exp></or_exp>
</condition>

<node id="269" bw="64" op_0_bw="32">
<![CDATA[
:9  %tmp_12_5 = sext i32 %tmp_11_5 to i64

]]></node>
<StgValue><ssdm name="tmp_12_5"/></StgValue>
</operation>

<operation id="1277" st_id="26" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5680">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_9" val="1"/>
<literal name="tmp_7_5" val="1"/>
</and_exp></or_exp>
</condition>

<node id="270" bw="64" op_0_bw="14">
<![CDATA[
:10  %C_load_4 = load i64* %C_addr, align 8

]]></node>
<StgValue><ssdm name="C_load_4"/></StgValue>
</operation>

<operation id="1278" st_id="26" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5680">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_9" val="1"/>
<literal name="tmp_7_5" val="1"/>
</and_exp></or_exp>
</condition>

<node id="271" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:11  %tmp_13_5 = add nsw i64 %tmp_12_5, %C_load_4

]]></node>
<StgValue><ssdm name="tmp_13_5"/></StgValue>
</operation>

<operation id="1279" st_id="26" stage="1" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5690">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_9" val="1"/>
<literal name="icmp3" val="0"/>
</and_exp></or_exp>
</condition>

<node id="439" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:8  %tmp_11_14 = mul nsw i32 %A_load_15, %B_load_15

]]></node>
<StgValue><ssdm name="tmp_11_14"/></StgValue>
</operation>

<operation id="1280" st_id="26" stage="2" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5691">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_9" val="1"/>
<literal name="tmp_7_11" val="1"/>
</and_exp></or_exp>
</condition>

<node id="457" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:9  %tmp_11_15 = mul nsw i32 %A_load_16, %B_load_16

]]></node>
<StgValue><ssdm name="tmp_11_15"/></StgValue>
</operation>

<operation id="1281" st_id="26" stage="3" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5692">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_9" val="1"/>
<literal name="tmp_7_12" val="1"/>
</and_exp></or_exp>
</condition>

<node id="475" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:9  %tmp_11_16 = mul nsw i32 %A_load_17, %B_load_17

]]></node>
<StgValue><ssdm name="tmp_11_16"/></StgValue>
</operation>

<operation id="1282" st_id="26" stage="4" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5693">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_9" val="1"/>
<literal name="tmp_7_13" val="1"/>
</and_exp></or_exp>
</condition>

<node id="493" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:9  %tmp_11_17 = mul nsw i32 %A_load_18, %B_load_18

]]></node>
<StgValue><ssdm name="tmp_11_17"/></StgValue>
</operation>

<operation id="1283" st_id="26" stage="5" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5694">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_9" val="1"/>
<literal name="tmp_7_14" val="1"/>
</and_exp></or_exp>
</condition>

<node id="511" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:9  %tmp_11_18 = mul nsw i32 %A_load_19, %B_load_19

]]></node>
<StgValue><ssdm name="tmp_11_18"/></StgValue>
</operation>

<operation id="1284" st_id="26" stage="6" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5695">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_9" val="1"/>
<literal name="tmp_7_15" val="1"/>
</and_exp></or_exp>
</condition>

<node id="528" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:8  %tmp_11_19 = mul nsw i32 %A_load_20, %B_load_20

]]></node>
<StgValue><ssdm name="tmp_11_19"/></StgValue>
</operation>

<operation id="1285" st_id="26" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5717">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_9" val="1"/>
<literal name="tmp_7_36" val="1"/>
</and_exp></or_exp>
</condition>

<node id="905" bw="32" op_0_bw="14">
<![CDATA[
:3  %A_load_42 = load i32* %A_addr_42, align 4

]]></node>
<StgValue><ssdm name="A_load_42"/></StgValue>
</operation>

<operation id="1286" st_id="26" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5718">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_9" val="1"/>
<literal name="tmp_7_37" val="1"/>
</and_exp></or_exp>
</condition>

<node id="922" bw="32" op_0_bw="14">
<![CDATA[
:3  %A_load_43 = load i32* %A_addr_43, align 4

]]></node>
<StgValue><ssdm name="A_load_43"/></StgValue>
</operation>

<operation id="1287" st_id="26" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5719">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_9" val="1"/>
<literal name="tmp_7_38" val="1"/>
</and_exp></or_exp>
</condition>

<node id="936" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
:0  %p_addr131 = add i14 %tmp_217, 44

]]></node>
<StgValue><ssdm name="p_addr131"/></StgValue>
</operation>

<operation id="1288" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5719">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_9" val="1"/>
<literal name="tmp_7_38" val="1"/>
</and_exp></or_exp>
</condition>

<node id="937" bw="64" op_0_bw="14">
<![CDATA[
:1  %tmp_99 = zext i14 %p_addr131 to i64

]]></node>
<StgValue><ssdm name="tmp_99"/></StgValue>
</operation>

<operation id="1289" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5719">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_9" val="1"/>
<literal name="tmp_7_38" val="1"/>
</and_exp></or_exp>
</condition>

<node id="938" bw="14" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:2  %A_addr_44 = getelementptr [10000 x i32]* %A, i64 0, i64 %tmp_99

]]></node>
<StgValue><ssdm name="A_addr_44"/></StgValue>
</operation>

<operation id="1290" st_id="26" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5719">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_9" val="1"/>
<literal name="tmp_7_38" val="1"/>
</and_exp></or_exp>
</condition>

<node id="939" bw="32" op_0_bw="14">
<![CDATA[
:3  %A_load_44 = load i32* %A_addr_44, align 4

]]></node>
<StgValue><ssdm name="A_load_44"/></StgValue>
</operation>

<operation id="1291" st_id="26" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5720">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_9" val="1"/>
<literal name="tmp_7_39" val="1"/>
</and_exp></or_exp>
</condition>

<node id="953" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
:0  %p_addr134 = add i14 %tmp_217, 45

]]></node>
<StgValue><ssdm name="p_addr134"/></StgValue>
</operation>

<operation id="1292" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5720">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_9" val="1"/>
<literal name="tmp_7_39" val="1"/>
</and_exp></or_exp>
</condition>

<node id="954" bw="64" op_0_bw="14">
<![CDATA[
:1  %tmp_101 = zext i14 %p_addr134 to i64

]]></node>
<StgValue><ssdm name="tmp_101"/></StgValue>
</operation>

<operation id="1293" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5720">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_9" val="1"/>
<literal name="tmp_7_39" val="1"/>
</and_exp></or_exp>
</condition>

<node id="955" bw="14" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:2  %A_addr_45 = getelementptr [10000 x i32]* %A, i64 0, i64 %tmp_101

]]></node>
<StgValue><ssdm name="A_addr_45"/></StgValue>
</operation>

<operation id="1294" st_id="26" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5720">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_9" val="1"/>
<literal name="tmp_7_39" val="1"/>
</and_exp></or_exp>
</condition>

<node id="956" bw="32" op_0_bw="14">
<![CDATA[
:3  %A_load_45 = load i32* %A_addr_45, align 4

]]></node>
<StgValue><ssdm name="A_load_45"/></StgValue>
</operation>

<operation id="1295" st_id="26" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5721">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_9" val="1"/>
<literal name="tmp_7_40" val="1"/>
</and_exp></or_exp>
</condition>

<node id="977" bw="32" op_0_bw="14">
<![CDATA[
:7  %B_load_46 = load i32* %B_addr_46, align 4

]]></node>
<StgValue><ssdm name="B_load_46"/></StgValue>
</operation>

<operation id="1296" st_id="26" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5722">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_9" val="1"/>
<literal name="tmp_7_41" val="1"/>
</and_exp></or_exp>
</condition>

<node id="994" bw="32" op_0_bw="14">
<![CDATA[
:7  %B_load_47 = load i32* %B_addr_47, align 4

]]></node>
<StgValue><ssdm name="B_load_47"/></StgValue>
</operation>

<operation id="1297" st_id="26" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5723">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_9" val="1"/>
<literal name="tmp_7_42" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1008" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
:4  %p_addr144 = add i13 %tmp_trn_cast1, -3392

]]></node>
<StgValue><ssdm name="p_addr144"/></StgValue>
</operation>

<operation id="1298" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5723">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_9" val="1"/>
<literal name="tmp_7_42" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1009" bw="64" op_0_bw="13">
<![CDATA[
:5  %tmp_108 = zext i13 %p_addr144 to i64

]]></node>
<StgValue><ssdm name="tmp_108"/></StgValue>
</operation>

<operation id="1299" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5723">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_9" val="1"/>
<literal name="tmp_7_42" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1010" bw="14" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:6  %B_addr_48 = getelementptr [10000 x i32]* %B, i64 0, i64 %tmp_108

]]></node>
<StgValue><ssdm name="B_addr_48"/></StgValue>
</operation>

<operation id="1300" st_id="26" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5723">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_9" val="1"/>
<literal name="tmp_7_42" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1011" bw="32" op_0_bw="14">
<![CDATA[
:7  %B_load_48 = load i32* %B_addr_48, align 4

]]></node>
<StgValue><ssdm name="B_load_48"/></StgValue>
</operation>

<operation id="1301" st_id="26" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5724">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_9" val="1"/>
<literal name="tmp_7_43" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1025" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
:4  %p_addr147 = add i13 %tmp_trn_cast1, -3292

]]></node>
<StgValue><ssdm name="p_addr147"/></StgValue>
</operation>

<operation id="1302" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5724">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_9" val="1"/>
<literal name="tmp_7_43" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1026" bw="64" op_0_bw="13">
<![CDATA[
:5  %tmp_110 = zext i13 %p_addr147 to i64

]]></node>
<StgValue><ssdm name="tmp_110"/></StgValue>
</operation>

<operation id="1303" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5724">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_9" val="1"/>
<literal name="tmp_7_43" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1027" bw="14" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:6  %B_addr_49 = getelementptr [10000 x i32]* %B, i64 0, i64 %tmp_110

]]></node>
<StgValue><ssdm name="B_addr_49"/></StgValue>
</operation>

<operation id="1304" st_id="26" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5724">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_9" val="1"/>
<literal name="tmp_7_43" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1028" bw="32" op_0_bw="14">
<![CDATA[
:7  %B_load_49 = load i32* %B_addr_49, align 4

]]></node>
<StgValue><ssdm name="B_load_49"/></StgValue>
</operation>
</state>

<state id="27" st_id="27">

<operation id="1305" st_id="27" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5680">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_9" val="1"/>
<literal name="tmp_7_5" val="1"/>
</and_exp></or_exp>
</condition>

<node id="272" bw="0" op_0_bw="64" op_1_bw="14">
<![CDATA[
:12  store i64 %tmp_13_5, i64* %C_addr, align 8

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1306" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5680">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_9" val="1"/>
<literal name="tmp_7_5" val="1"/>
</and_exp></or_exp>
</condition>

<node id="273" bw="0" op_0_bw="0">
<![CDATA[
:13  br label %._crit_edge.5

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1307" st_id="27" stage="1" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5691">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_9" val="1"/>
<literal name="tmp_7_11" val="1"/>
</and_exp></or_exp>
</condition>

<node id="457" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:9  %tmp_11_15 = mul nsw i32 %A_load_16, %B_load_16

]]></node>
<StgValue><ssdm name="tmp_11_15"/></StgValue>
</operation>

<operation id="1308" st_id="27" stage="2" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5692">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_9" val="1"/>
<literal name="tmp_7_12" val="1"/>
</and_exp></or_exp>
</condition>

<node id="475" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:9  %tmp_11_16 = mul nsw i32 %A_load_17, %B_load_17

]]></node>
<StgValue><ssdm name="tmp_11_16"/></StgValue>
</operation>

<operation id="1309" st_id="27" stage="3" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5693">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_9" val="1"/>
<literal name="tmp_7_13" val="1"/>
</and_exp></or_exp>
</condition>

<node id="493" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:9  %tmp_11_17 = mul nsw i32 %A_load_18, %B_load_18

]]></node>
<StgValue><ssdm name="tmp_11_17"/></StgValue>
</operation>

<operation id="1310" st_id="27" stage="4" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5694">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_9" val="1"/>
<literal name="tmp_7_14" val="1"/>
</and_exp></or_exp>
</condition>

<node id="511" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:9  %tmp_11_18 = mul nsw i32 %A_load_19, %B_load_19

]]></node>
<StgValue><ssdm name="tmp_11_18"/></StgValue>
</operation>

<operation id="1311" st_id="27" stage="5" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5695">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_9" val="1"/>
<literal name="tmp_7_15" val="1"/>
</and_exp></or_exp>
</condition>

<node id="528" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:8  %tmp_11_19 = mul nsw i32 %A_load_20, %B_load_20

]]></node>
<StgValue><ssdm name="tmp_11_19"/></StgValue>
</operation>

<operation id="1312" st_id="27" stage="6" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5696">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_9" val="1"/>
<literal name="tmp_7_16" val="1"/>
</and_exp></or_exp>
</condition>

<node id="545" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:8  %tmp_11_20 = mul nsw i32 %A_load_21, %B_load_21

]]></node>
<StgValue><ssdm name="tmp_11_20"/></StgValue>
</operation>

<operation id="1313" st_id="27" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5719">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_9" val="1"/>
<literal name="tmp_7_38" val="1"/>
</and_exp></or_exp>
</condition>

<node id="939" bw="32" op_0_bw="14">
<![CDATA[
:3  %A_load_44 = load i32* %A_addr_44, align 4

]]></node>
<StgValue><ssdm name="A_load_44"/></StgValue>
</operation>

<operation id="1314" st_id="27" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5720">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_9" val="1"/>
<literal name="tmp_7_39" val="1"/>
</and_exp></or_exp>
</condition>

<node id="956" bw="32" op_0_bw="14">
<![CDATA[
:3  %A_load_45 = load i32* %A_addr_45, align 4

]]></node>
<StgValue><ssdm name="A_load_45"/></StgValue>
</operation>

<operation id="1315" st_id="27" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5721">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_9" val="1"/>
<literal name="tmp_7_40" val="1"/>
</and_exp></or_exp>
</condition>

<node id="970" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
:0  %p_addr137 = add i14 %tmp_217, 46

]]></node>
<StgValue><ssdm name="p_addr137"/></StgValue>
</operation>

<operation id="1316" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5721">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_9" val="1"/>
<literal name="tmp_7_40" val="1"/>
</and_exp></or_exp>
</condition>

<node id="971" bw="64" op_0_bw="14">
<![CDATA[
:1  %tmp_103 = zext i14 %p_addr137 to i64

]]></node>
<StgValue><ssdm name="tmp_103"/></StgValue>
</operation>

<operation id="1317" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5721">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_9" val="1"/>
<literal name="tmp_7_40" val="1"/>
</and_exp></or_exp>
</condition>

<node id="972" bw="14" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:2  %A_addr_46 = getelementptr [10000 x i32]* %A, i64 0, i64 %tmp_103

]]></node>
<StgValue><ssdm name="A_addr_46"/></StgValue>
</operation>

<operation id="1318" st_id="27" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5721">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_9" val="1"/>
<literal name="tmp_7_40" val="1"/>
</and_exp></or_exp>
</condition>

<node id="973" bw="32" op_0_bw="14">
<![CDATA[
:3  %A_load_46 = load i32* %A_addr_46, align 4

]]></node>
<StgValue><ssdm name="A_load_46"/></StgValue>
</operation>

<operation id="1319" st_id="27" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5722">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_9" val="1"/>
<literal name="tmp_7_41" val="1"/>
</and_exp></or_exp>
</condition>

<node id="987" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
:0  %p_addr140 = add i14 %tmp_217, 47

]]></node>
<StgValue><ssdm name="p_addr140"/></StgValue>
</operation>

<operation id="1320" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5722">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_9" val="1"/>
<literal name="tmp_7_41" val="1"/>
</and_exp></or_exp>
</condition>

<node id="988" bw="64" op_0_bw="14">
<![CDATA[
:1  %tmp_105 = zext i14 %p_addr140 to i64

]]></node>
<StgValue><ssdm name="tmp_105"/></StgValue>
</operation>

<operation id="1321" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5722">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_9" val="1"/>
<literal name="tmp_7_41" val="1"/>
</and_exp></or_exp>
</condition>

<node id="989" bw="14" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:2  %A_addr_47 = getelementptr [10000 x i32]* %A, i64 0, i64 %tmp_105

]]></node>
<StgValue><ssdm name="A_addr_47"/></StgValue>
</operation>

<operation id="1322" st_id="27" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5722">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_9" val="1"/>
<literal name="tmp_7_41" val="1"/>
</and_exp></or_exp>
</condition>

<node id="990" bw="32" op_0_bw="14">
<![CDATA[
:3  %A_load_47 = load i32* %A_addr_47, align 4

]]></node>
<StgValue><ssdm name="A_load_47"/></StgValue>
</operation>

<operation id="1323" st_id="27" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5723">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_9" val="1"/>
<literal name="tmp_7_42" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1011" bw="32" op_0_bw="14">
<![CDATA[
:7  %B_load_48 = load i32* %B_addr_48, align 4

]]></node>
<StgValue><ssdm name="B_load_48"/></StgValue>
</operation>

<operation id="1324" st_id="27" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5724">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_9" val="1"/>
<literal name="tmp_7_43" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1028" bw="32" op_0_bw="14">
<![CDATA[
:7  %B_load_49 = load i32* %B_addr_49, align 4

]]></node>
<StgValue><ssdm name="B_load_49"/></StgValue>
</operation>

<operation id="1325" st_id="27" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5725">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_9" val="1"/>
<literal name="tmp_7_44" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1042" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
:4  %p_addr150 = add i13 %tmp_trn_cast1, -3192

]]></node>
<StgValue><ssdm name="p_addr150"/></StgValue>
</operation>

<operation id="1326" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5725">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_9" val="1"/>
<literal name="tmp_7_44" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1043" bw="64" op_0_bw="13">
<![CDATA[
:5  %tmp_112 = zext i13 %p_addr150 to i64

]]></node>
<StgValue><ssdm name="tmp_112"/></StgValue>
</operation>

<operation id="1327" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5725">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_9" val="1"/>
<literal name="tmp_7_44" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1044" bw="14" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:6  %B_addr_50 = getelementptr [10000 x i32]* %B, i64 0, i64 %tmp_112

]]></node>
<StgValue><ssdm name="B_addr_50"/></StgValue>
</operation>

<operation id="1328" st_id="27" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5725">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_9" val="1"/>
<literal name="tmp_7_44" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1045" bw="32" op_0_bw="14">
<![CDATA[
:7  %B_load_50 = load i32* %B_addr_50, align 4

]]></node>
<StgValue><ssdm name="B_load_50"/></StgValue>
</operation>

<operation id="1329" st_id="27" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5726">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_9" val="1"/>
<literal name="tmp_7_45" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1059" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
:4  %p_addr151 = add i13 %tmp_trn_cast1, -3092

]]></node>
<StgValue><ssdm name="p_addr151"/></StgValue>
</operation>

<operation id="1330" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5726">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_9" val="1"/>
<literal name="tmp_7_45" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1060" bw="64" op_0_bw="13">
<![CDATA[
:5  %tmp_114 = zext i13 %p_addr151 to i64

]]></node>
<StgValue><ssdm name="tmp_114"/></StgValue>
</operation>

<operation id="1331" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5726">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_9" val="1"/>
<literal name="tmp_7_45" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1061" bw="14" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:6  %B_addr_51 = getelementptr [10000 x i32]* %B, i64 0, i64 %tmp_114

]]></node>
<StgValue><ssdm name="B_addr_51"/></StgValue>
</operation>

<operation id="1332" st_id="27" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5726">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_9" val="1"/>
<literal name="tmp_7_45" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1062" bw="32" op_0_bw="14">
<![CDATA[
:7  %B_load_51 = load i32* %B_addr_51, align 4

]]></node>
<StgValue><ssdm name="B_load_51"/></StgValue>
</operation>
</state>

<state id="28" st_id="28">

<operation id="1333" st_id="28" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5681">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_9" val="1"/>
<literal name="tmp_7_6" val="1"/>
</and_exp></or_exp>
</condition>

<node id="287" bw="64" op_0_bw="14">
<![CDATA[
:10  %C_load_5 = load i64* %C_addr, align 8

]]></node>
<StgValue><ssdm name="C_load_5"/></StgValue>
</operation>

<operation id="1334" st_id="28" stage="1" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5692">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_9" val="1"/>
<literal name="tmp_7_12" val="1"/>
</and_exp></or_exp>
</condition>

<node id="475" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:9  %tmp_11_16 = mul nsw i32 %A_load_17, %B_load_17

]]></node>
<StgValue><ssdm name="tmp_11_16"/></StgValue>
</operation>

<operation id="1335" st_id="28" stage="2" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5693">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_9" val="1"/>
<literal name="tmp_7_13" val="1"/>
</and_exp></or_exp>
</condition>

<node id="493" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:9  %tmp_11_17 = mul nsw i32 %A_load_18, %B_load_18

]]></node>
<StgValue><ssdm name="tmp_11_17"/></StgValue>
</operation>

<operation id="1336" st_id="28" stage="3" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5694">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_9" val="1"/>
<literal name="tmp_7_14" val="1"/>
</and_exp></or_exp>
</condition>

<node id="511" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:9  %tmp_11_18 = mul nsw i32 %A_load_19, %B_load_19

]]></node>
<StgValue><ssdm name="tmp_11_18"/></StgValue>
</operation>

<operation id="1337" st_id="28" stage="4" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5695">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_9" val="1"/>
<literal name="tmp_7_15" val="1"/>
</and_exp></or_exp>
</condition>

<node id="528" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:8  %tmp_11_19 = mul nsw i32 %A_load_20, %B_load_20

]]></node>
<StgValue><ssdm name="tmp_11_19"/></StgValue>
</operation>

<operation id="1338" st_id="28" stage="5" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5696">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_9" val="1"/>
<literal name="tmp_7_16" val="1"/>
</and_exp></or_exp>
</condition>

<node id="545" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:8  %tmp_11_20 = mul nsw i32 %A_load_21, %B_load_21

]]></node>
<StgValue><ssdm name="tmp_11_20"/></StgValue>
</operation>

<operation id="1339" st_id="28" stage="6" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5697">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_9" val="1"/>
<literal name="tmp_7_17" val="1"/>
</and_exp></or_exp>
</condition>

<node id="562" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:8  %tmp_11_21 = mul nsw i32 %A_load_22, %B_load_22

]]></node>
<StgValue><ssdm name="tmp_11_21"/></StgValue>
</operation>

<operation id="1340" st_id="28" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5721">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_9" val="1"/>
<literal name="tmp_7_40" val="1"/>
</and_exp></or_exp>
</condition>

<node id="973" bw="32" op_0_bw="14">
<![CDATA[
:3  %A_load_46 = load i32* %A_addr_46, align 4

]]></node>
<StgValue><ssdm name="A_load_46"/></StgValue>
</operation>

<operation id="1341" st_id="28" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5722">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_9" val="1"/>
<literal name="tmp_7_41" val="1"/>
</and_exp></or_exp>
</condition>

<node id="990" bw="32" op_0_bw="14">
<![CDATA[
:3  %A_load_47 = load i32* %A_addr_47, align 4

]]></node>
<StgValue><ssdm name="A_load_47"/></StgValue>
</operation>

<operation id="1342" st_id="28" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5723">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_9" val="1"/>
<literal name="tmp_7_42" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1004" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
:0  %p_addr143 = add i14 %tmp_217, 48

]]></node>
<StgValue><ssdm name="p_addr143"/></StgValue>
</operation>

<operation id="1343" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5723">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_9" val="1"/>
<literal name="tmp_7_42" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1005" bw="64" op_0_bw="14">
<![CDATA[
:1  %tmp_107 = zext i14 %p_addr143 to i64

]]></node>
<StgValue><ssdm name="tmp_107"/></StgValue>
</operation>

<operation id="1344" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5723">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_9" val="1"/>
<literal name="tmp_7_42" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1006" bw="14" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:2  %A_addr_48 = getelementptr [10000 x i32]* %A, i64 0, i64 %tmp_107

]]></node>
<StgValue><ssdm name="A_addr_48"/></StgValue>
</operation>

<operation id="1345" st_id="28" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5723">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_9" val="1"/>
<literal name="tmp_7_42" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1007" bw="32" op_0_bw="14">
<![CDATA[
:3  %A_load_48 = load i32* %A_addr_48, align 4

]]></node>
<StgValue><ssdm name="A_load_48"/></StgValue>
</operation>

<operation id="1346" st_id="28" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5724">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_9" val="1"/>
<literal name="tmp_7_43" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1021" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
:0  %p_addr146 = add i14 %tmp_217, 49

]]></node>
<StgValue><ssdm name="p_addr146"/></StgValue>
</operation>

<operation id="1347" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5724">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_9" val="1"/>
<literal name="tmp_7_43" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1022" bw="64" op_0_bw="14">
<![CDATA[
:1  %tmp_109 = zext i14 %p_addr146 to i64

]]></node>
<StgValue><ssdm name="tmp_109"/></StgValue>
</operation>

<operation id="1348" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5724">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_9" val="1"/>
<literal name="tmp_7_43" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1023" bw="14" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:2  %A_addr_49 = getelementptr [10000 x i32]* %A, i64 0, i64 %tmp_109

]]></node>
<StgValue><ssdm name="A_addr_49"/></StgValue>
</operation>

<operation id="1349" st_id="28" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5724">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_9" val="1"/>
<literal name="tmp_7_43" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1024" bw="32" op_0_bw="14">
<![CDATA[
:3  %A_load_49 = load i32* %A_addr_49, align 4

]]></node>
<StgValue><ssdm name="A_load_49"/></StgValue>
</operation>

<operation id="1350" st_id="28" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5725">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_9" val="1"/>
<literal name="tmp_7_44" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1045" bw="32" op_0_bw="14">
<![CDATA[
:7  %B_load_50 = load i32* %B_addr_50, align 4

]]></node>
<StgValue><ssdm name="B_load_50"/></StgValue>
</operation>

<operation id="1351" st_id="28" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5726">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_9" val="1"/>
<literal name="tmp_7_45" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1062" bw="32" op_0_bw="14">
<![CDATA[
:7  %B_load_51 = load i32* %B_addr_51, align 4

]]></node>
<StgValue><ssdm name="B_load_51"/></StgValue>
</operation>

<operation id="1352" st_id="28" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5727">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_9" val="1"/>
<literal name="tmp_7_46" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1076" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
:4  %p_addr152 = add i13 %tmp_trn_cast1, -2992

]]></node>
<StgValue><ssdm name="p_addr152"/></StgValue>
</operation>

<operation id="1353" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5727">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_9" val="1"/>
<literal name="tmp_7_46" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1077" bw="64" op_0_bw="13">
<![CDATA[
:5  %tmp_116 = zext i13 %p_addr152 to i64

]]></node>
<StgValue><ssdm name="tmp_116"/></StgValue>
</operation>

<operation id="1354" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5727">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_9" val="1"/>
<literal name="tmp_7_46" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1078" bw="14" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:6  %B_addr_52 = getelementptr [10000 x i32]* %B, i64 0, i64 %tmp_116

]]></node>
<StgValue><ssdm name="B_addr_52"/></StgValue>
</operation>

<operation id="1355" st_id="28" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5727">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_9" val="1"/>
<literal name="tmp_7_46" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1079" bw="32" op_0_bw="14">
<![CDATA[
:7  %B_load_52 = load i32* %B_addr_52, align 4

]]></node>
<StgValue><ssdm name="B_load_52"/></StgValue>
</operation>

<operation id="1356" st_id="28" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5728">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_9" val="1"/>
<literal name="tmp_7_47" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1093" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
:4  %p_addr153 = add i13 %tmp_trn_cast1, -2892

]]></node>
<StgValue><ssdm name="p_addr153"/></StgValue>
</operation>

<operation id="1357" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5728">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_9" val="1"/>
<literal name="tmp_7_47" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1094" bw="64" op_0_bw="13">
<![CDATA[
:5  %tmp_118 = zext i13 %p_addr153 to i64

]]></node>
<StgValue><ssdm name="tmp_118"/></StgValue>
</operation>

<operation id="1358" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5728">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_9" val="1"/>
<literal name="tmp_7_47" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1095" bw="14" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:6  %B_addr_53 = getelementptr [10000 x i32]* %B, i64 0, i64 %tmp_118

]]></node>
<StgValue><ssdm name="B_addr_53"/></StgValue>
</operation>

<operation id="1359" st_id="28" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5728">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_9" val="1"/>
<literal name="tmp_7_47" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1096" bw="32" op_0_bw="14">
<![CDATA[
:7  %B_load_53 = load i32* %B_addr_53, align 4

]]></node>
<StgValue><ssdm name="B_load_53"/></StgValue>
</operation>
</state>

<state id="29" st_id="29">

<operation id="1360" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5681">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_9" val="1"/>
<literal name="tmp_7_6" val="1"/>
</and_exp></or_exp>
</condition>

<node id="286" bw="64" op_0_bw="32">
<![CDATA[
:9  %tmp_12_6 = sext i32 %tmp_11_6 to i64

]]></node>
<StgValue><ssdm name="tmp_12_6"/></StgValue>
</operation>

<operation id="1361" st_id="29" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5681">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_9" val="1"/>
<literal name="tmp_7_6" val="1"/>
</and_exp></or_exp>
</condition>

<node id="287" bw="64" op_0_bw="14">
<![CDATA[
:10  %C_load_5 = load i64* %C_addr, align 8

]]></node>
<StgValue><ssdm name="C_load_5"/></StgValue>
</operation>

<operation id="1362" st_id="29" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5681">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_9" val="1"/>
<literal name="tmp_7_6" val="1"/>
</and_exp></or_exp>
</condition>

<node id="288" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:11  %tmp_13_6 = add nsw i64 %tmp_12_6, %C_load_5

]]></node>
<StgValue><ssdm name="tmp_13_6"/></StgValue>
</operation>

<operation id="1363" st_id="29" stage="1" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5693">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_9" val="1"/>
<literal name="tmp_7_13" val="1"/>
</and_exp></or_exp>
</condition>

<node id="493" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:9  %tmp_11_17 = mul nsw i32 %A_load_18, %B_load_18

]]></node>
<StgValue><ssdm name="tmp_11_17"/></StgValue>
</operation>

<operation id="1364" st_id="29" stage="2" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5694">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_9" val="1"/>
<literal name="tmp_7_14" val="1"/>
</and_exp></or_exp>
</condition>

<node id="511" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:9  %tmp_11_18 = mul nsw i32 %A_load_19, %B_load_19

]]></node>
<StgValue><ssdm name="tmp_11_18"/></StgValue>
</operation>

<operation id="1365" st_id="29" stage="3" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5695">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_9" val="1"/>
<literal name="tmp_7_15" val="1"/>
</and_exp></or_exp>
</condition>

<node id="528" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:8  %tmp_11_19 = mul nsw i32 %A_load_20, %B_load_20

]]></node>
<StgValue><ssdm name="tmp_11_19"/></StgValue>
</operation>

<operation id="1366" st_id="29" stage="4" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5696">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_9" val="1"/>
<literal name="tmp_7_16" val="1"/>
</and_exp></or_exp>
</condition>

<node id="545" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:8  %tmp_11_20 = mul nsw i32 %A_load_21, %B_load_21

]]></node>
<StgValue><ssdm name="tmp_11_20"/></StgValue>
</operation>

<operation id="1367" st_id="29" stage="5" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5697">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_9" val="1"/>
<literal name="tmp_7_17" val="1"/>
</and_exp></or_exp>
</condition>

<node id="562" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:8  %tmp_11_21 = mul nsw i32 %A_load_22, %B_load_22

]]></node>
<StgValue><ssdm name="tmp_11_21"/></StgValue>
</operation>

<operation id="1368" st_id="29" stage="6" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5698">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_9" val="1"/>
<literal name="tmp_7_18" val="1"/>
</and_exp></or_exp>
</condition>

<node id="579" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:8  %tmp_11_22 = mul nsw i32 %A_load_23, %B_load_23

]]></node>
<StgValue><ssdm name="tmp_11_22"/></StgValue>
</operation>

<operation id="1369" st_id="29" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5723">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_9" val="1"/>
<literal name="tmp_7_42" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1007" bw="32" op_0_bw="14">
<![CDATA[
:3  %A_load_48 = load i32* %A_addr_48, align 4

]]></node>
<StgValue><ssdm name="A_load_48"/></StgValue>
</operation>

<operation id="1370" st_id="29" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5724">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_9" val="1"/>
<literal name="tmp_7_43" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1024" bw="32" op_0_bw="14">
<![CDATA[
:3  %A_load_49 = load i32* %A_addr_49, align 4

]]></node>
<StgValue><ssdm name="A_load_49"/></StgValue>
</operation>

<operation id="1371" st_id="29" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5725">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_9" val="1"/>
<literal name="tmp_7_44" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1038" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
:0  %p_addr149 = add i14 %tmp_217, 50

]]></node>
<StgValue><ssdm name="p_addr149"/></StgValue>
</operation>

<operation id="1372" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5725">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_9" val="1"/>
<literal name="tmp_7_44" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1039" bw="64" op_0_bw="14">
<![CDATA[
:1  %tmp_111 = zext i14 %p_addr149 to i64

]]></node>
<StgValue><ssdm name="tmp_111"/></StgValue>
</operation>

<operation id="1373" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5725">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_9" val="1"/>
<literal name="tmp_7_44" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1040" bw="14" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:2  %A_addr_50 = getelementptr [10000 x i32]* %A, i64 0, i64 %tmp_111

]]></node>
<StgValue><ssdm name="A_addr_50"/></StgValue>
</operation>

<operation id="1374" st_id="29" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5725">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_9" val="1"/>
<literal name="tmp_7_44" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1041" bw="32" op_0_bw="14">
<![CDATA[
:3  %A_load_50 = load i32* %A_addr_50, align 4

]]></node>
<StgValue><ssdm name="A_load_50"/></StgValue>
</operation>

<operation id="1375" st_id="29" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5726">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_9" val="1"/>
<literal name="tmp_7_45" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1055" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
:0  %p_addr148 = add i14 %tmp_217, 51

]]></node>
<StgValue><ssdm name="p_addr148"/></StgValue>
</operation>

<operation id="1376" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5726">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_9" val="1"/>
<literal name="tmp_7_45" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1056" bw="64" op_0_bw="14">
<![CDATA[
:1  %tmp_113 = zext i14 %p_addr148 to i64

]]></node>
<StgValue><ssdm name="tmp_113"/></StgValue>
</operation>

<operation id="1377" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5726">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_9" val="1"/>
<literal name="tmp_7_45" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1057" bw="14" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:2  %A_addr_51 = getelementptr [10000 x i32]* %A, i64 0, i64 %tmp_113

]]></node>
<StgValue><ssdm name="A_addr_51"/></StgValue>
</operation>

<operation id="1378" st_id="29" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5726">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_9" val="1"/>
<literal name="tmp_7_45" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1058" bw="32" op_0_bw="14">
<![CDATA[
:3  %A_load_51 = load i32* %A_addr_51, align 4

]]></node>
<StgValue><ssdm name="A_load_51"/></StgValue>
</operation>

<operation id="1379" st_id="29" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5727">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_9" val="1"/>
<literal name="tmp_7_46" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1079" bw="32" op_0_bw="14">
<![CDATA[
:7  %B_load_52 = load i32* %B_addr_52, align 4

]]></node>
<StgValue><ssdm name="B_load_52"/></StgValue>
</operation>

<operation id="1380" st_id="29" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5728">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_9" val="1"/>
<literal name="tmp_7_47" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1096" bw="32" op_0_bw="14">
<![CDATA[
:7  %B_load_53 = load i32* %B_addr_53, align 4

]]></node>
<StgValue><ssdm name="B_load_53"/></StgValue>
</operation>

<operation id="1381" st_id="29" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5729">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_9" val="1"/>
<literal name="tmp_7_48" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1110" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
:4  %p_addr154 = add i13 %tmp_trn_cast1, -2792

]]></node>
<StgValue><ssdm name="p_addr154"/></StgValue>
</operation>

<operation id="1382" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5729">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_9" val="1"/>
<literal name="tmp_7_48" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1111" bw="64" op_0_bw="13">
<![CDATA[
:5  %tmp_120 = zext i13 %p_addr154 to i64

]]></node>
<StgValue><ssdm name="tmp_120"/></StgValue>
</operation>

<operation id="1383" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5729">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_9" val="1"/>
<literal name="tmp_7_48" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1112" bw="14" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:6  %B_addr_54 = getelementptr [10000 x i32]* %B, i64 0, i64 %tmp_120

]]></node>
<StgValue><ssdm name="B_addr_54"/></StgValue>
</operation>

<operation id="1384" st_id="29" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5729">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_9" val="1"/>
<literal name="tmp_7_48" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1113" bw="32" op_0_bw="14">
<![CDATA[
:7  %B_load_54 = load i32* %B_addr_54, align 4

]]></node>
<StgValue><ssdm name="B_load_54"/></StgValue>
</operation>

<operation id="1385" st_id="29" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5730">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_9" val="1"/>
<literal name="tmp_7_49" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1127" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
:4  %p_addr155 = add i13 %tmp_trn_cast1, -2692

]]></node>
<StgValue><ssdm name="p_addr155"/></StgValue>
</operation>

<operation id="1386" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5730">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_9" val="1"/>
<literal name="tmp_7_49" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1128" bw="64" op_0_bw="13">
<![CDATA[
:5  %tmp_122 = zext i13 %p_addr155 to i64

]]></node>
<StgValue><ssdm name="tmp_122"/></StgValue>
</operation>

<operation id="1387" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5730">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_9" val="1"/>
<literal name="tmp_7_49" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1129" bw="14" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:6  %B_addr_55 = getelementptr [10000 x i32]* %B, i64 0, i64 %tmp_122

]]></node>
<StgValue><ssdm name="B_addr_55"/></StgValue>
</operation>

<operation id="1388" st_id="29" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5730">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_9" val="1"/>
<literal name="tmp_7_49" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1130" bw="32" op_0_bw="14">
<![CDATA[
:7  %B_load_55 = load i32* %B_addr_55, align 4

]]></node>
<StgValue><ssdm name="B_load_55"/></StgValue>
</operation>
</state>

<state id="30" st_id="30">

<operation id="1389" st_id="30" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5681">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_9" val="1"/>
<literal name="tmp_7_6" val="1"/>
</and_exp></or_exp>
</condition>

<node id="289" bw="0" op_0_bw="64" op_1_bw="14">
<![CDATA[
:12  store i64 %tmp_13_6, i64* %C_addr, align 8

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1390" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5681">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_9" val="1"/>
<literal name="tmp_7_6" val="1"/>
</and_exp></or_exp>
</condition>

<node id="290" bw="0" op_0_bw="0">
<![CDATA[
:13  br label %._crit_edge.6

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1391" st_id="30" stage="1" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5694">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_9" val="1"/>
<literal name="tmp_7_14" val="1"/>
</and_exp></or_exp>
</condition>

<node id="511" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:9  %tmp_11_18 = mul nsw i32 %A_load_19, %B_load_19

]]></node>
<StgValue><ssdm name="tmp_11_18"/></StgValue>
</operation>

<operation id="1392" st_id="30" stage="2" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5695">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_9" val="1"/>
<literal name="tmp_7_15" val="1"/>
</and_exp></or_exp>
</condition>

<node id="528" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:8  %tmp_11_19 = mul nsw i32 %A_load_20, %B_load_20

]]></node>
<StgValue><ssdm name="tmp_11_19"/></StgValue>
</operation>

<operation id="1393" st_id="30" stage="3" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5696">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_9" val="1"/>
<literal name="tmp_7_16" val="1"/>
</and_exp></or_exp>
</condition>

<node id="545" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:8  %tmp_11_20 = mul nsw i32 %A_load_21, %B_load_21

]]></node>
<StgValue><ssdm name="tmp_11_20"/></StgValue>
</operation>

<operation id="1394" st_id="30" stage="4" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5697">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_9" val="1"/>
<literal name="tmp_7_17" val="1"/>
</and_exp></or_exp>
</condition>

<node id="562" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:8  %tmp_11_21 = mul nsw i32 %A_load_22, %B_load_22

]]></node>
<StgValue><ssdm name="tmp_11_21"/></StgValue>
</operation>

<operation id="1395" st_id="30" stage="5" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5698">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_9" val="1"/>
<literal name="tmp_7_18" val="1"/>
</and_exp></or_exp>
</condition>

<node id="579" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:8  %tmp_11_22 = mul nsw i32 %A_load_23, %B_load_23

]]></node>
<StgValue><ssdm name="tmp_11_22"/></StgValue>
</operation>

<operation id="1396" st_id="30" stage="6" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5699">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_9" val="1"/>
<literal name="tmp_7_19" val="1"/>
</and_exp></or_exp>
</condition>

<node id="596" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:8  %tmp_11_23 = mul nsw i32 %A_load_24, %B_load_24

]]></node>
<StgValue><ssdm name="tmp_11_23"/></StgValue>
</operation>

<operation id="1397" st_id="30" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5725">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_9" val="1"/>
<literal name="tmp_7_44" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1041" bw="32" op_0_bw="14">
<![CDATA[
:3  %A_load_50 = load i32* %A_addr_50, align 4

]]></node>
<StgValue><ssdm name="A_load_50"/></StgValue>
</operation>

<operation id="1398" st_id="30" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5726">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_9" val="1"/>
<literal name="tmp_7_45" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1058" bw="32" op_0_bw="14">
<![CDATA[
:3  %A_load_51 = load i32* %A_addr_51, align 4

]]></node>
<StgValue><ssdm name="A_load_51"/></StgValue>
</operation>

<operation id="1399" st_id="30" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5727">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_9" val="1"/>
<literal name="tmp_7_46" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1072" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
:0  %p_addr145 = add i14 %tmp_217, 52

]]></node>
<StgValue><ssdm name="p_addr145"/></StgValue>
</operation>

<operation id="1400" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5727">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_9" val="1"/>
<literal name="tmp_7_46" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1073" bw="64" op_0_bw="14">
<![CDATA[
:1  %tmp_115 = zext i14 %p_addr145 to i64

]]></node>
<StgValue><ssdm name="tmp_115"/></StgValue>
</operation>

<operation id="1401" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5727">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_9" val="1"/>
<literal name="tmp_7_46" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1074" bw="14" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:2  %A_addr_52 = getelementptr [10000 x i32]* %A, i64 0, i64 %tmp_115

]]></node>
<StgValue><ssdm name="A_addr_52"/></StgValue>
</operation>

<operation id="1402" st_id="30" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5727">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_9" val="1"/>
<literal name="tmp_7_46" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1075" bw="32" op_0_bw="14">
<![CDATA[
:3  %A_load_52 = load i32* %A_addr_52, align 4

]]></node>
<StgValue><ssdm name="A_load_52"/></StgValue>
</operation>

<operation id="1403" st_id="30" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5728">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_9" val="1"/>
<literal name="tmp_7_47" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1089" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
:0  %p_addr142 = add i14 %tmp_217, 53

]]></node>
<StgValue><ssdm name="p_addr142"/></StgValue>
</operation>

<operation id="1404" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5728">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_9" val="1"/>
<literal name="tmp_7_47" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1090" bw="64" op_0_bw="14">
<![CDATA[
:1  %tmp_117 = zext i14 %p_addr142 to i64

]]></node>
<StgValue><ssdm name="tmp_117"/></StgValue>
</operation>

<operation id="1405" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5728">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_9" val="1"/>
<literal name="tmp_7_47" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1091" bw="14" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:2  %A_addr_53 = getelementptr [10000 x i32]* %A, i64 0, i64 %tmp_117

]]></node>
<StgValue><ssdm name="A_addr_53"/></StgValue>
</operation>

<operation id="1406" st_id="30" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5728">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_9" val="1"/>
<literal name="tmp_7_47" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1092" bw="32" op_0_bw="14">
<![CDATA[
:3  %A_load_53 = load i32* %A_addr_53, align 4

]]></node>
<StgValue><ssdm name="A_load_53"/></StgValue>
</operation>

<operation id="1407" st_id="30" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5729">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_9" val="1"/>
<literal name="tmp_7_48" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1113" bw="32" op_0_bw="14">
<![CDATA[
:7  %B_load_54 = load i32* %B_addr_54, align 4

]]></node>
<StgValue><ssdm name="B_load_54"/></StgValue>
</operation>

<operation id="1408" st_id="30" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5730">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_9" val="1"/>
<literal name="tmp_7_49" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1130" bw="32" op_0_bw="14">
<![CDATA[
:7  %B_load_55 = load i32* %B_addr_55, align 4

]]></node>
<StgValue><ssdm name="B_load_55"/></StgValue>
</operation>

<operation id="1409" st_id="30" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5731">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_9" val="1"/>
<literal name="tmp_7_50" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1144" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
:4  %p_addr156 = add i13 %tmp_trn_cast1, -2592

]]></node>
<StgValue><ssdm name="p_addr156"/></StgValue>
</operation>

<operation id="1410" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5731">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_9" val="1"/>
<literal name="tmp_7_50" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1145" bw="64" op_0_bw="13">
<![CDATA[
:5  %tmp_124 = zext i13 %p_addr156 to i64

]]></node>
<StgValue><ssdm name="tmp_124"/></StgValue>
</operation>

<operation id="1411" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5731">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_9" val="1"/>
<literal name="tmp_7_50" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1146" bw="14" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:6  %B_addr_56 = getelementptr [10000 x i32]* %B, i64 0, i64 %tmp_124

]]></node>
<StgValue><ssdm name="B_addr_56"/></StgValue>
</operation>

<operation id="1412" st_id="30" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5731">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_9" val="1"/>
<literal name="tmp_7_50" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1147" bw="32" op_0_bw="14">
<![CDATA[
:7  %B_load_56 = load i32* %B_addr_56, align 4

]]></node>
<StgValue><ssdm name="B_load_56"/></StgValue>
</operation>

<operation id="1413" st_id="30" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5732">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_9" val="1"/>
<literal name="tmp_7_51" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1161" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
:4  %p_addr157 = add i13 %tmp_trn_cast1, -2492

]]></node>
<StgValue><ssdm name="p_addr157"/></StgValue>
</operation>

<operation id="1414" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5732">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_9" val="1"/>
<literal name="tmp_7_51" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1162" bw="64" op_0_bw="13">
<![CDATA[
:5  %tmp_126 = zext i13 %p_addr157 to i64

]]></node>
<StgValue><ssdm name="tmp_126"/></StgValue>
</operation>

<operation id="1415" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5732">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_9" val="1"/>
<literal name="tmp_7_51" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1163" bw="14" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:6  %B_addr_57 = getelementptr [10000 x i32]* %B, i64 0, i64 %tmp_126

]]></node>
<StgValue><ssdm name="B_addr_57"/></StgValue>
</operation>

<operation id="1416" st_id="30" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5732">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_9" val="1"/>
<literal name="tmp_7_51" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1164" bw="32" op_0_bw="14">
<![CDATA[
:7  %B_load_57 = load i32* %B_addr_57, align 4

]]></node>
<StgValue><ssdm name="B_load_57"/></StgValue>
</operation>
</state>

<state id="31" st_id="31">

<operation id="1417" st_id="31" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5682">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_9" val="1"/>
<literal name="icmp2" val="0"/>
</and_exp></or_exp>
</condition>

<node id="304" bw="64" op_0_bw="14">
<![CDATA[
:10  %C_load_6 = load i64* %C_addr, align 8

]]></node>
<StgValue><ssdm name="C_load_6"/></StgValue>
</operation>

<operation id="1418" st_id="31" stage="1" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5695">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_9" val="1"/>
<literal name="tmp_7_15" val="1"/>
</and_exp></or_exp>
</condition>

<node id="528" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:8  %tmp_11_19 = mul nsw i32 %A_load_20, %B_load_20

]]></node>
<StgValue><ssdm name="tmp_11_19"/></StgValue>
</operation>

<operation id="1419" st_id="31" stage="2" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5696">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_9" val="1"/>
<literal name="tmp_7_16" val="1"/>
</and_exp></or_exp>
</condition>

<node id="545" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:8  %tmp_11_20 = mul nsw i32 %A_load_21, %B_load_21

]]></node>
<StgValue><ssdm name="tmp_11_20"/></StgValue>
</operation>

<operation id="1420" st_id="31" stage="3" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5697">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_9" val="1"/>
<literal name="tmp_7_17" val="1"/>
</and_exp></or_exp>
</condition>

<node id="562" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:8  %tmp_11_21 = mul nsw i32 %A_load_22, %B_load_22

]]></node>
<StgValue><ssdm name="tmp_11_21"/></StgValue>
</operation>

<operation id="1421" st_id="31" stage="4" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5698">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_9" val="1"/>
<literal name="tmp_7_18" val="1"/>
</and_exp></or_exp>
</condition>

<node id="579" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:8  %tmp_11_22 = mul nsw i32 %A_load_23, %B_load_23

]]></node>
<StgValue><ssdm name="tmp_11_22"/></StgValue>
</operation>

<operation id="1422" st_id="31" stage="5" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5699">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_9" val="1"/>
<literal name="tmp_7_19" val="1"/>
</and_exp></or_exp>
</condition>

<node id="596" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:8  %tmp_11_23 = mul nsw i32 %A_load_24, %B_load_24

]]></node>
<StgValue><ssdm name="tmp_11_23"/></StgValue>
</operation>

<operation id="1423" st_id="31" stage="6" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5700">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_9" val="1"/>
<literal name="tmp_7_20" val="1"/>
</and_exp></or_exp>
</condition>

<node id="613" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:8  %tmp_11_24 = mul nsw i32 %A_load_25, %B_load_25

]]></node>
<StgValue><ssdm name="tmp_11_24"/></StgValue>
</operation>

<operation id="1424" st_id="31" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5727">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_9" val="1"/>
<literal name="tmp_7_46" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1075" bw="32" op_0_bw="14">
<![CDATA[
:3  %A_load_52 = load i32* %A_addr_52, align 4

]]></node>
<StgValue><ssdm name="A_load_52"/></StgValue>
</operation>

<operation id="1425" st_id="31" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5728">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_9" val="1"/>
<literal name="tmp_7_47" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1092" bw="32" op_0_bw="14">
<![CDATA[
:3  %A_load_53 = load i32* %A_addr_53, align 4

]]></node>
<StgValue><ssdm name="A_load_53"/></StgValue>
</operation>

<operation id="1426" st_id="31" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5729">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_9" val="1"/>
<literal name="tmp_7_48" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1106" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
:0  %p_addr139 = add i14 %tmp_217, 54

]]></node>
<StgValue><ssdm name="p_addr139"/></StgValue>
</operation>

<operation id="1427" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5729">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_9" val="1"/>
<literal name="tmp_7_48" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1107" bw="64" op_0_bw="14">
<![CDATA[
:1  %tmp_119 = zext i14 %p_addr139 to i64

]]></node>
<StgValue><ssdm name="tmp_119"/></StgValue>
</operation>

<operation id="1428" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5729">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_9" val="1"/>
<literal name="tmp_7_48" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1108" bw="14" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:2  %A_addr_54 = getelementptr [10000 x i32]* %A, i64 0, i64 %tmp_119

]]></node>
<StgValue><ssdm name="A_addr_54"/></StgValue>
</operation>

<operation id="1429" st_id="31" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5729">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_9" val="1"/>
<literal name="tmp_7_48" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1109" bw="32" op_0_bw="14">
<![CDATA[
:3  %A_load_54 = load i32* %A_addr_54, align 4

]]></node>
<StgValue><ssdm name="A_load_54"/></StgValue>
</operation>

<operation id="1430" st_id="31" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5730">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_9" val="1"/>
<literal name="tmp_7_49" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1123" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
:0  %p_addr136 = add i14 %tmp_217, 55

]]></node>
<StgValue><ssdm name="p_addr136"/></StgValue>
</operation>

<operation id="1431" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5730">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_9" val="1"/>
<literal name="tmp_7_49" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1124" bw="64" op_0_bw="14">
<![CDATA[
:1  %tmp_121 = zext i14 %p_addr136 to i64

]]></node>
<StgValue><ssdm name="tmp_121"/></StgValue>
</operation>

<operation id="1432" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5730">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_9" val="1"/>
<literal name="tmp_7_49" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1125" bw="14" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:2  %A_addr_55 = getelementptr [10000 x i32]* %A, i64 0, i64 %tmp_121

]]></node>
<StgValue><ssdm name="A_addr_55"/></StgValue>
</operation>

<operation id="1433" st_id="31" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5730">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_9" val="1"/>
<literal name="tmp_7_49" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1126" bw="32" op_0_bw="14">
<![CDATA[
:3  %A_load_55 = load i32* %A_addr_55, align 4

]]></node>
<StgValue><ssdm name="A_load_55"/></StgValue>
</operation>

<operation id="1434" st_id="31" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5731">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_9" val="1"/>
<literal name="tmp_7_50" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1147" bw="32" op_0_bw="14">
<![CDATA[
:7  %B_load_56 = load i32* %B_addr_56, align 4

]]></node>
<StgValue><ssdm name="B_load_56"/></StgValue>
</operation>

<operation id="1435" st_id="31" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5732">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_9" val="1"/>
<literal name="tmp_7_51" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1164" bw="32" op_0_bw="14">
<![CDATA[
:7  %B_load_57 = load i32* %B_addr_57, align 4

]]></node>
<StgValue><ssdm name="B_load_57"/></StgValue>
</operation>

<operation id="1436" st_id="31" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5733">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_9" val="1"/>
<literal name="tmp_7_52" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1178" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
:4  %p_addr158 = add i13 %tmp_trn_cast1, -2392

]]></node>
<StgValue><ssdm name="p_addr158"/></StgValue>
</operation>

<operation id="1437" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5733">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_9" val="1"/>
<literal name="tmp_7_52" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1179" bw="64" op_0_bw="13">
<![CDATA[
:5  %tmp_128 = zext i13 %p_addr158 to i64

]]></node>
<StgValue><ssdm name="tmp_128"/></StgValue>
</operation>

<operation id="1438" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5733">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_9" val="1"/>
<literal name="tmp_7_52" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1180" bw="14" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:6  %B_addr_58 = getelementptr [10000 x i32]* %B, i64 0, i64 %tmp_128

]]></node>
<StgValue><ssdm name="B_addr_58"/></StgValue>
</operation>

<operation id="1439" st_id="31" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5733">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_9" val="1"/>
<literal name="tmp_7_52" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1181" bw="32" op_0_bw="14">
<![CDATA[
:7  %B_load_58 = load i32* %B_addr_58, align 4

]]></node>
<StgValue><ssdm name="B_load_58"/></StgValue>
</operation>

<operation id="1440" st_id="31" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5734">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_9" val="1"/>
<literal name="tmp_7_53" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1195" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
:4  %p_addr159 = add i13 %tmp_trn_cast1, -2292

]]></node>
<StgValue><ssdm name="p_addr159"/></StgValue>
</operation>

<operation id="1441" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5734">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_9" val="1"/>
<literal name="tmp_7_53" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1196" bw="64" op_0_bw="13">
<![CDATA[
:5  %tmp_130 = zext i13 %p_addr159 to i64

]]></node>
<StgValue><ssdm name="tmp_130"/></StgValue>
</operation>

<operation id="1442" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5734">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_9" val="1"/>
<literal name="tmp_7_53" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1197" bw="14" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:6  %B_addr_59 = getelementptr [10000 x i32]* %B, i64 0, i64 %tmp_130

]]></node>
<StgValue><ssdm name="B_addr_59"/></StgValue>
</operation>

<operation id="1443" st_id="31" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5734">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_9" val="1"/>
<literal name="tmp_7_53" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1198" bw="32" op_0_bw="14">
<![CDATA[
:7  %B_load_59 = load i32* %B_addr_59, align 4

]]></node>
<StgValue><ssdm name="B_load_59"/></StgValue>
</operation>
</state>

<state id="32" st_id="32">

<operation id="1444" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5682">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_9" val="1"/>
<literal name="icmp2" val="0"/>
</and_exp></or_exp>
</condition>

<node id="303" bw="64" op_0_bw="32">
<![CDATA[
:9  %tmp_12_7 = sext i32 %tmp_11_7 to i64

]]></node>
<StgValue><ssdm name="tmp_12_7"/></StgValue>
</operation>

<operation id="1445" st_id="32" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5682">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_9" val="1"/>
<literal name="icmp2" val="0"/>
</and_exp></or_exp>
</condition>

<node id="304" bw="64" op_0_bw="14">
<![CDATA[
:10  %C_load_6 = load i64* %C_addr, align 8

]]></node>
<StgValue><ssdm name="C_load_6"/></StgValue>
</operation>

<operation id="1446" st_id="32" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5682">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_9" val="1"/>
<literal name="icmp2" val="0"/>
</and_exp></or_exp>
</condition>

<node id="305" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:11  %tmp_13_7 = add nsw i64 %tmp_12_7, %C_load_6

]]></node>
<StgValue><ssdm name="tmp_13_7"/></StgValue>
</operation>

<operation id="1447" st_id="32" stage="1" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5696">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_9" val="1"/>
<literal name="tmp_7_16" val="1"/>
</and_exp></or_exp>
</condition>

<node id="545" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:8  %tmp_11_20 = mul nsw i32 %A_load_21, %B_load_21

]]></node>
<StgValue><ssdm name="tmp_11_20"/></StgValue>
</operation>

<operation id="1448" st_id="32" stage="2" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5697">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_9" val="1"/>
<literal name="tmp_7_17" val="1"/>
</and_exp></or_exp>
</condition>

<node id="562" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:8  %tmp_11_21 = mul nsw i32 %A_load_22, %B_load_22

]]></node>
<StgValue><ssdm name="tmp_11_21"/></StgValue>
</operation>

<operation id="1449" st_id="32" stage="3" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5698">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_9" val="1"/>
<literal name="tmp_7_18" val="1"/>
</and_exp></or_exp>
</condition>

<node id="579" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:8  %tmp_11_22 = mul nsw i32 %A_load_23, %B_load_23

]]></node>
<StgValue><ssdm name="tmp_11_22"/></StgValue>
</operation>

<operation id="1450" st_id="32" stage="4" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5699">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_9" val="1"/>
<literal name="tmp_7_19" val="1"/>
</and_exp></or_exp>
</condition>

<node id="596" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:8  %tmp_11_23 = mul nsw i32 %A_load_24, %B_load_24

]]></node>
<StgValue><ssdm name="tmp_11_23"/></StgValue>
</operation>

<operation id="1451" st_id="32" stage="5" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5700">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_9" val="1"/>
<literal name="tmp_7_20" val="1"/>
</and_exp></or_exp>
</condition>

<node id="613" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:8  %tmp_11_24 = mul nsw i32 %A_load_25, %B_load_25

]]></node>
<StgValue><ssdm name="tmp_11_24"/></StgValue>
</operation>

<operation id="1452" st_id="32" stage="6" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5701">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_9" val="1"/>
<literal name="tmp_7_21" val="1"/>
</and_exp></or_exp>
</condition>

<node id="630" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:8  %tmp_11_25 = mul nsw i32 %A_load_26, %B_load_26

]]></node>
<StgValue><ssdm name="tmp_11_25"/></StgValue>
</operation>

<operation id="1453" st_id="32" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5729">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_9" val="1"/>
<literal name="tmp_7_48" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1109" bw="32" op_0_bw="14">
<![CDATA[
:3  %A_load_54 = load i32* %A_addr_54, align 4

]]></node>
<StgValue><ssdm name="A_load_54"/></StgValue>
</operation>

<operation id="1454" st_id="32" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5730">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_9" val="1"/>
<literal name="tmp_7_49" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1126" bw="32" op_0_bw="14">
<![CDATA[
:3  %A_load_55 = load i32* %A_addr_55, align 4

]]></node>
<StgValue><ssdm name="A_load_55"/></StgValue>
</operation>

<operation id="1455" st_id="32" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5731">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_9" val="1"/>
<literal name="tmp_7_50" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1140" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
:0  %p_addr133 = add i14 %tmp_217, 56

]]></node>
<StgValue><ssdm name="p_addr133"/></StgValue>
</operation>

<operation id="1456" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5731">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_9" val="1"/>
<literal name="tmp_7_50" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1141" bw="64" op_0_bw="14">
<![CDATA[
:1  %tmp_123 = zext i14 %p_addr133 to i64

]]></node>
<StgValue><ssdm name="tmp_123"/></StgValue>
</operation>

<operation id="1457" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5731">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_9" val="1"/>
<literal name="tmp_7_50" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1142" bw="14" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:2  %A_addr_56 = getelementptr [10000 x i32]* %A, i64 0, i64 %tmp_123

]]></node>
<StgValue><ssdm name="A_addr_56"/></StgValue>
</operation>

<operation id="1458" st_id="32" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5731">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_9" val="1"/>
<literal name="tmp_7_50" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1143" bw="32" op_0_bw="14">
<![CDATA[
:3  %A_load_56 = load i32* %A_addr_56, align 4

]]></node>
<StgValue><ssdm name="A_load_56"/></StgValue>
</operation>

<operation id="1459" st_id="32" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5732">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_9" val="1"/>
<literal name="tmp_7_51" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1157" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
:0  %p_addr130 = add i14 %tmp_217, 57

]]></node>
<StgValue><ssdm name="p_addr130"/></StgValue>
</operation>

<operation id="1460" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5732">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_9" val="1"/>
<literal name="tmp_7_51" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1158" bw="64" op_0_bw="14">
<![CDATA[
:1  %tmp_125 = zext i14 %p_addr130 to i64

]]></node>
<StgValue><ssdm name="tmp_125"/></StgValue>
</operation>

<operation id="1461" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5732">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_9" val="1"/>
<literal name="tmp_7_51" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1159" bw="14" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:2  %A_addr_57 = getelementptr [10000 x i32]* %A, i64 0, i64 %tmp_125

]]></node>
<StgValue><ssdm name="A_addr_57"/></StgValue>
</operation>

<operation id="1462" st_id="32" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5732">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_9" val="1"/>
<literal name="tmp_7_51" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1160" bw="32" op_0_bw="14">
<![CDATA[
:3  %A_load_57 = load i32* %A_addr_57, align 4

]]></node>
<StgValue><ssdm name="A_load_57"/></StgValue>
</operation>

<operation id="1463" st_id="32" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5733">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_9" val="1"/>
<literal name="tmp_7_52" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1181" bw="32" op_0_bw="14">
<![CDATA[
:7  %B_load_58 = load i32* %B_addr_58, align 4

]]></node>
<StgValue><ssdm name="B_load_58"/></StgValue>
</operation>

<operation id="1464" st_id="32" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5734">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_9" val="1"/>
<literal name="tmp_7_53" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1198" bw="32" op_0_bw="14">
<![CDATA[
:7  %B_load_59 = load i32* %B_addr_59, align 4

]]></node>
<StgValue><ssdm name="B_load_59"/></StgValue>
</operation>

<operation id="1465" st_id="32" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5735">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_9" val="1"/>
<literal name="tmp_7_54" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1212" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
:4  %p_addr160 = add i13 %tmp_trn_cast1, -2192

]]></node>
<StgValue><ssdm name="p_addr160"/></StgValue>
</operation>

<operation id="1466" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5735">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_9" val="1"/>
<literal name="tmp_7_54" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1213" bw="64" op_0_bw="13">
<![CDATA[
:5  %tmp_132 = zext i13 %p_addr160 to i64

]]></node>
<StgValue><ssdm name="tmp_132"/></StgValue>
</operation>

<operation id="1467" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5735">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_9" val="1"/>
<literal name="tmp_7_54" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1214" bw="14" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:6  %B_addr_60 = getelementptr [10000 x i32]* %B, i64 0, i64 %tmp_132

]]></node>
<StgValue><ssdm name="B_addr_60"/></StgValue>
</operation>

<operation id="1468" st_id="32" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5735">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_9" val="1"/>
<literal name="tmp_7_54" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1215" bw="32" op_0_bw="14">
<![CDATA[
:7  %B_load_60 = load i32* %B_addr_60, align 4

]]></node>
<StgValue><ssdm name="B_load_60"/></StgValue>
</operation>

<operation id="1469" st_id="32" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5736">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_9" val="1"/>
<literal name="tmp_7_55" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1229" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
:4  %p_addr161 = add i13 %tmp_trn_cast1, -2092

]]></node>
<StgValue><ssdm name="p_addr161"/></StgValue>
</operation>

<operation id="1470" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5736">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_9" val="1"/>
<literal name="tmp_7_55" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1230" bw="64" op_0_bw="13">
<![CDATA[
:5  %tmp_134 = zext i13 %p_addr161 to i64

]]></node>
<StgValue><ssdm name="tmp_134"/></StgValue>
</operation>

<operation id="1471" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5736">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_9" val="1"/>
<literal name="tmp_7_55" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1231" bw="14" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:6  %B_addr_61 = getelementptr [10000 x i32]* %B, i64 0, i64 %tmp_134

]]></node>
<StgValue><ssdm name="B_addr_61"/></StgValue>
</operation>

<operation id="1472" st_id="32" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5736">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_9" val="1"/>
<literal name="tmp_7_55" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1232" bw="32" op_0_bw="14">
<![CDATA[
:7  %B_load_61 = load i32* %B_addr_61, align 4

]]></node>
<StgValue><ssdm name="B_load_61"/></StgValue>
</operation>
</state>

<state id="33" st_id="33">

<operation id="1473" st_id="33" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5682">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_9" val="1"/>
<literal name="icmp2" val="0"/>
</and_exp></or_exp>
</condition>

<node id="306" bw="0" op_0_bw="64" op_1_bw="14">
<![CDATA[
:12  store i64 %tmp_13_7, i64* %C_addr, align 8

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1474" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5682">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_9" val="1"/>
<literal name="icmp2" val="0"/>
</and_exp></or_exp>
</condition>

<node id="307" bw="0" op_0_bw="0">
<![CDATA[
:13  br label %._crit_edge.7

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1475" st_id="33" stage="1" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5697">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_9" val="1"/>
<literal name="tmp_7_17" val="1"/>
</and_exp></or_exp>
</condition>

<node id="562" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:8  %tmp_11_21 = mul nsw i32 %A_load_22, %B_load_22

]]></node>
<StgValue><ssdm name="tmp_11_21"/></StgValue>
</operation>

<operation id="1476" st_id="33" stage="2" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5698">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_9" val="1"/>
<literal name="tmp_7_18" val="1"/>
</and_exp></or_exp>
</condition>

<node id="579" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:8  %tmp_11_22 = mul nsw i32 %A_load_23, %B_load_23

]]></node>
<StgValue><ssdm name="tmp_11_22"/></StgValue>
</operation>

<operation id="1477" st_id="33" stage="3" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5699">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_9" val="1"/>
<literal name="tmp_7_19" val="1"/>
</and_exp></or_exp>
</condition>

<node id="596" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:8  %tmp_11_23 = mul nsw i32 %A_load_24, %B_load_24

]]></node>
<StgValue><ssdm name="tmp_11_23"/></StgValue>
</operation>

<operation id="1478" st_id="33" stage="4" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5700">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_9" val="1"/>
<literal name="tmp_7_20" val="1"/>
</and_exp></or_exp>
</condition>

<node id="613" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:8  %tmp_11_24 = mul nsw i32 %A_load_25, %B_load_25

]]></node>
<StgValue><ssdm name="tmp_11_24"/></StgValue>
</operation>

<operation id="1479" st_id="33" stage="5" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5701">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_9" val="1"/>
<literal name="tmp_7_21" val="1"/>
</and_exp></or_exp>
</condition>

<node id="630" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:8  %tmp_11_25 = mul nsw i32 %A_load_26, %B_load_26

]]></node>
<StgValue><ssdm name="tmp_11_25"/></StgValue>
</operation>

<operation id="1480" st_id="33" stage="6" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5702">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_9" val="1"/>
<literal name="tmp_7_22" val="1"/>
</and_exp></or_exp>
</condition>

<node id="647" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:8  %tmp_11_26 = mul nsw i32 %A_load_27, %B_load_27

]]></node>
<StgValue><ssdm name="tmp_11_26"/></StgValue>
</operation>

<operation id="1481" st_id="33" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5731">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_9" val="1"/>
<literal name="tmp_7_50" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1143" bw="32" op_0_bw="14">
<![CDATA[
:3  %A_load_56 = load i32* %A_addr_56, align 4

]]></node>
<StgValue><ssdm name="A_load_56"/></StgValue>
</operation>

<operation id="1482" st_id="33" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5732">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_9" val="1"/>
<literal name="tmp_7_51" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1160" bw="32" op_0_bw="14">
<![CDATA[
:3  %A_load_57 = load i32* %A_addr_57, align 4

]]></node>
<StgValue><ssdm name="A_load_57"/></StgValue>
</operation>

<operation id="1483" st_id="33" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5733">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_9" val="1"/>
<literal name="tmp_7_52" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1174" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
:0  %p_addr127 = add i14 %tmp_217, 58

]]></node>
<StgValue><ssdm name="p_addr127"/></StgValue>
</operation>

<operation id="1484" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5733">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_9" val="1"/>
<literal name="tmp_7_52" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1175" bw="64" op_0_bw="14">
<![CDATA[
:1  %tmp_127 = zext i14 %p_addr127 to i64

]]></node>
<StgValue><ssdm name="tmp_127"/></StgValue>
</operation>

<operation id="1485" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5733">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_9" val="1"/>
<literal name="tmp_7_52" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1176" bw="14" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:2  %A_addr_58 = getelementptr [10000 x i32]* %A, i64 0, i64 %tmp_127

]]></node>
<StgValue><ssdm name="A_addr_58"/></StgValue>
</operation>

<operation id="1486" st_id="33" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5733">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_9" val="1"/>
<literal name="tmp_7_52" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1177" bw="32" op_0_bw="14">
<![CDATA[
:3  %A_load_58 = load i32* %A_addr_58, align 4

]]></node>
<StgValue><ssdm name="A_load_58"/></StgValue>
</operation>

<operation id="1487" st_id="33" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5734">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_9" val="1"/>
<literal name="tmp_7_53" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1191" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
:0  %p_addr124 = add i14 %tmp_217, 59

]]></node>
<StgValue><ssdm name="p_addr124"/></StgValue>
</operation>

<operation id="1488" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5734">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_9" val="1"/>
<literal name="tmp_7_53" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1192" bw="64" op_0_bw="14">
<![CDATA[
:1  %tmp_129 = zext i14 %p_addr124 to i64

]]></node>
<StgValue><ssdm name="tmp_129"/></StgValue>
</operation>

<operation id="1489" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5734">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_9" val="1"/>
<literal name="tmp_7_53" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1193" bw="14" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:2  %A_addr_59 = getelementptr [10000 x i32]* %A, i64 0, i64 %tmp_129

]]></node>
<StgValue><ssdm name="A_addr_59"/></StgValue>
</operation>

<operation id="1490" st_id="33" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5734">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_9" val="1"/>
<literal name="tmp_7_53" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1194" bw="32" op_0_bw="14">
<![CDATA[
:3  %A_load_59 = load i32* %A_addr_59, align 4

]]></node>
<StgValue><ssdm name="A_load_59"/></StgValue>
</operation>

<operation id="1491" st_id="33" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5735">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_9" val="1"/>
<literal name="tmp_7_54" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1215" bw="32" op_0_bw="14">
<![CDATA[
:7  %B_load_60 = load i32* %B_addr_60, align 4

]]></node>
<StgValue><ssdm name="B_load_60"/></StgValue>
</operation>

<operation id="1492" st_id="33" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5736">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_9" val="1"/>
<literal name="tmp_7_55" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1232" bw="32" op_0_bw="14">
<![CDATA[
:7  %B_load_61 = load i32* %B_addr_61, align 4

]]></node>
<StgValue><ssdm name="B_load_61"/></StgValue>
</operation>

<operation id="1493" st_id="33" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5737">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_9" val="1"/>
<literal name="tmp_7_56" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1246" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
:4  %p_addr162 = add i12 %tmp_trn_cast616_cast, -1992

]]></node>
<StgValue><ssdm name="p_addr162"/></StgValue>
</operation>

<operation id="1494" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5737">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_9" val="1"/>
<literal name="tmp_7_56" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1247" bw="13" op_0_bw="12">
<![CDATA[
:5  %p_addr162_cast = sext i12 %p_addr162 to i13

]]></node>
<StgValue><ssdm name="p_addr162_cast"/></StgValue>
</operation>

<operation id="1495" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5737">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_9" val="1"/>
<literal name="tmp_7_56" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1248" bw="64" op_0_bw="13">
<![CDATA[
:6  %tmp_136 = zext i13 %p_addr162_cast to i64

]]></node>
<StgValue><ssdm name="tmp_136"/></StgValue>
</operation>

<operation id="1496" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5737">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_9" val="1"/>
<literal name="tmp_7_56" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1249" bw="14" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:7  %B_addr_62 = getelementptr [10000 x i32]* %B, i64 0, i64 %tmp_136

]]></node>
<StgValue><ssdm name="B_addr_62"/></StgValue>
</operation>

<operation id="1497" st_id="33" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5737">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_9" val="1"/>
<literal name="tmp_7_56" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1250" bw="32" op_0_bw="14">
<![CDATA[
:8  %B_load_62 = load i32* %B_addr_62, align 4

]]></node>
<StgValue><ssdm name="B_load_62"/></StgValue>
</operation>

<operation id="1498" st_id="33" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5738">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_9" val="1"/>
<literal name="icmp5" val="0"/>
</and_exp></or_exp>
</condition>

<node id="1264" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
:4  %p_addr163 = add i12 %tmp_trn_cast616_cast, -1892

]]></node>
<StgValue><ssdm name="p_addr163"/></StgValue>
</operation>

<operation id="1499" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5738">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_9" val="1"/>
<literal name="icmp5" val="0"/>
</and_exp></or_exp>
</condition>

<node id="1265" bw="13" op_0_bw="12">
<![CDATA[
:5  %p_addr163_cast = sext i12 %p_addr163 to i13

]]></node>
<StgValue><ssdm name="p_addr163_cast"/></StgValue>
</operation>

<operation id="1500" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5738">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_9" val="1"/>
<literal name="icmp5" val="0"/>
</and_exp></or_exp>
</condition>

<node id="1266" bw="64" op_0_bw="13">
<![CDATA[
:6  %tmp_138 = zext i13 %p_addr163_cast to i64

]]></node>
<StgValue><ssdm name="tmp_138"/></StgValue>
</operation>

<operation id="1501" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5738">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_9" val="1"/>
<literal name="icmp5" val="0"/>
</and_exp></or_exp>
</condition>

<node id="1267" bw="14" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:7  %B_addr_63 = getelementptr [10000 x i32]* %B, i64 0, i64 %tmp_138

]]></node>
<StgValue><ssdm name="B_addr_63"/></StgValue>
</operation>

<operation id="1502" st_id="33" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5738">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_9" val="1"/>
<literal name="icmp5" val="0"/>
</and_exp></or_exp>
</condition>

<node id="1268" bw="32" op_0_bw="14">
<![CDATA[
:8  %B_load_63 = load i32* %B_addr_63, align 4

]]></node>
<StgValue><ssdm name="B_load_63"/></StgValue>
</operation>
</state>

<state id="34" st_id="34">

<operation id="1503" st_id="34" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5683">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_9" val="1"/>
<literal name="tmp_7_8" val="1"/>
</and_exp></or_exp>
</condition>

<node id="322" bw="64" op_0_bw="14">
<![CDATA[
:11  %C_load_7 = load i64* %C_addr, align 8

]]></node>
<StgValue><ssdm name="C_load_7"/></StgValue>
</operation>

<operation id="1504" st_id="34" stage="1" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5698">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_9" val="1"/>
<literal name="tmp_7_18" val="1"/>
</and_exp></or_exp>
</condition>

<node id="579" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:8  %tmp_11_22 = mul nsw i32 %A_load_23, %B_load_23

]]></node>
<StgValue><ssdm name="tmp_11_22"/></StgValue>
</operation>

<operation id="1505" st_id="34" stage="2" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5699">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_9" val="1"/>
<literal name="tmp_7_19" val="1"/>
</and_exp></or_exp>
</condition>

<node id="596" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:8  %tmp_11_23 = mul nsw i32 %A_load_24, %B_load_24

]]></node>
<StgValue><ssdm name="tmp_11_23"/></StgValue>
</operation>

<operation id="1506" st_id="34" stage="3" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5700">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_9" val="1"/>
<literal name="tmp_7_20" val="1"/>
</and_exp></or_exp>
</condition>

<node id="613" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:8  %tmp_11_24 = mul nsw i32 %A_load_25, %B_load_25

]]></node>
<StgValue><ssdm name="tmp_11_24"/></StgValue>
</operation>

<operation id="1507" st_id="34" stage="4" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5701">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_9" val="1"/>
<literal name="tmp_7_21" val="1"/>
</and_exp></or_exp>
</condition>

<node id="630" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:8  %tmp_11_25 = mul nsw i32 %A_load_26, %B_load_26

]]></node>
<StgValue><ssdm name="tmp_11_25"/></StgValue>
</operation>

<operation id="1508" st_id="34" stage="5" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5702">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_9" val="1"/>
<literal name="tmp_7_22" val="1"/>
</and_exp></or_exp>
</condition>

<node id="647" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:8  %tmp_11_26 = mul nsw i32 %A_load_27, %B_load_27

]]></node>
<StgValue><ssdm name="tmp_11_26"/></StgValue>
</operation>

<operation id="1509" st_id="34" stage="6" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5703">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_9" val="1"/>
<literal name="tmp_7_23" val="1"/>
</and_exp></or_exp>
</condition>

<node id="664" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:8  %tmp_11_27 = mul nsw i32 %A_load_28, %B_load_28

]]></node>
<StgValue><ssdm name="tmp_11_27"/></StgValue>
</operation>

<operation id="1510" st_id="34" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5733">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_9" val="1"/>
<literal name="tmp_7_52" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1177" bw="32" op_0_bw="14">
<![CDATA[
:3  %A_load_58 = load i32* %A_addr_58, align 4

]]></node>
<StgValue><ssdm name="A_load_58"/></StgValue>
</operation>

<operation id="1511" st_id="34" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5734">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_9" val="1"/>
<literal name="tmp_7_53" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1194" bw="32" op_0_bw="14">
<![CDATA[
:3  %A_load_59 = load i32* %A_addr_59, align 4

]]></node>
<StgValue><ssdm name="A_load_59"/></StgValue>
</operation>

<operation id="1512" st_id="34" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5735">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_9" val="1"/>
<literal name="tmp_7_54" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1208" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
:0  %p_addr121 = add i14 %tmp_217, 60

]]></node>
<StgValue><ssdm name="p_addr121"/></StgValue>
</operation>

<operation id="1513" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5735">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_9" val="1"/>
<literal name="tmp_7_54" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1209" bw="64" op_0_bw="14">
<![CDATA[
:1  %tmp_131 = zext i14 %p_addr121 to i64

]]></node>
<StgValue><ssdm name="tmp_131"/></StgValue>
</operation>

<operation id="1514" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5735">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_9" val="1"/>
<literal name="tmp_7_54" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1210" bw="14" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:2  %A_addr_60 = getelementptr [10000 x i32]* %A, i64 0, i64 %tmp_131

]]></node>
<StgValue><ssdm name="A_addr_60"/></StgValue>
</operation>

<operation id="1515" st_id="34" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5735">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_9" val="1"/>
<literal name="tmp_7_54" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1211" bw="32" op_0_bw="14">
<![CDATA[
:3  %A_load_60 = load i32* %A_addr_60, align 4

]]></node>
<StgValue><ssdm name="A_load_60"/></StgValue>
</operation>

<operation id="1516" st_id="34" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5736">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_9" val="1"/>
<literal name="tmp_7_55" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1225" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
:0  %p_addr118 = add i14 %tmp_217, 61

]]></node>
<StgValue><ssdm name="p_addr118"/></StgValue>
</operation>

<operation id="1517" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5736">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_9" val="1"/>
<literal name="tmp_7_55" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1226" bw="64" op_0_bw="14">
<![CDATA[
:1  %tmp_133 = zext i14 %p_addr118 to i64

]]></node>
<StgValue><ssdm name="tmp_133"/></StgValue>
</operation>

<operation id="1518" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5736">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_9" val="1"/>
<literal name="tmp_7_55" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1227" bw="14" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:2  %A_addr_61 = getelementptr [10000 x i32]* %A, i64 0, i64 %tmp_133

]]></node>
<StgValue><ssdm name="A_addr_61"/></StgValue>
</operation>

<operation id="1519" st_id="34" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5736">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_9" val="1"/>
<literal name="tmp_7_55" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1228" bw="32" op_0_bw="14">
<![CDATA[
:3  %A_load_61 = load i32* %A_addr_61, align 4

]]></node>
<StgValue><ssdm name="A_load_61"/></StgValue>
</operation>

<operation id="1520" st_id="34" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5737">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_9" val="1"/>
<literal name="tmp_7_56" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1250" bw="32" op_0_bw="14">
<![CDATA[
:8  %B_load_62 = load i32* %B_addr_62, align 4

]]></node>
<StgValue><ssdm name="B_load_62"/></StgValue>
</operation>

<operation id="1521" st_id="34" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5738">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_9" val="1"/>
<literal name="icmp5" val="0"/>
</and_exp></or_exp>
</condition>

<node id="1268" bw="32" op_0_bw="14">
<![CDATA[
:8  %B_load_63 = load i32* %B_addr_63, align 4

]]></node>
<StgValue><ssdm name="B_load_63"/></StgValue>
</operation>

<operation id="1522" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5739">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_9" val="1"/>
<literal name="tmp_7_57" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1282" bw="32" op_0_bw="32" op_1_bw="25" op_2_bw="7">
<![CDATA[
:4  %p_addr164 = call i32 @_ssdm_op_BitConcatenate.i32.i25.i7(i25 50, i7 %j_mid2)

]]></node>
<StgValue><ssdm name="p_addr164"/></StgValue>
</operation>

<operation id="1523" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5739">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_9" val="1"/>
<literal name="tmp_7_57" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1283" bw="64" op_0_bw="32">
<![CDATA[
:5  %tmp_140 = zext i32 %p_addr164 to i64

]]></node>
<StgValue><ssdm name="tmp_140"/></StgValue>
</operation>

<operation id="1524" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5739">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_9" val="1"/>
<literal name="tmp_7_57" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1284" bw="14" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:6  %B_addr_64 = getelementptr [10000 x i32]* %B, i64 0, i64 %tmp_140

]]></node>
<StgValue><ssdm name="B_addr_64"/></StgValue>
</operation>

<operation id="1525" st_id="34" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5739">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_9" val="1"/>
<literal name="tmp_7_57" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1285" bw="32" op_0_bw="14">
<![CDATA[
:7  %B_load_64 = load i32* %B_addr_64, align 4

]]></node>
<StgValue><ssdm name="B_load_64"/></StgValue>
</operation>

<operation id="1526" st_id="34" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5740">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_9" val="1"/>
<literal name="tmp_7_58" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1299" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
:4  %p_addr165 = add i12 %tmp_trn_cast616_cast, -1692

]]></node>
<StgValue><ssdm name="p_addr165"/></StgValue>
</operation>

<operation id="1527" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5740">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_9" val="1"/>
<literal name="tmp_7_58" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1300" bw="13" op_0_bw="12">
<![CDATA[
:5  %p_addr165_cast = sext i12 %p_addr165 to i13

]]></node>
<StgValue><ssdm name="p_addr165_cast"/></StgValue>
</operation>

<operation id="1528" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5740">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_9" val="1"/>
<literal name="tmp_7_58" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1301" bw="64" op_0_bw="13">
<![CDATA[
:6  %tmp_142 = zext i13 %p_addr165_cast to i64

]]></node>
<StgValue><ssdm name="tmp_142"/></StgValue>
</operation>

<operation id="1529" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5740">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_9" val="1"/>
<literal name="tmp_7_58" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1302" bw="14" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:7  %B_addr_65 = getelementptr [10000 x i32]* %B, i64 0, i64 %tmp_142

]]></node>
<StgValue><ssdm name="B_addr_65"/></StgValue>
</operation>

<operation id="1530" st_id="34" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5740">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_9" val="1"/>
<literal name="tmp_7_58" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1303" bw="32" op_0_bw="14">
<![CDATA[
:8  %B_load_65 = load i32* %B_addr_65, align 4

]]></node>
<StgValue><ssdm name="B_load_65"/></StgValue>
</operation>
</state>

<state id="35" st_id="35">

<operation id="1531" st_id="35" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5683">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_9" val="1"/>
<literal name="tmp_7_8" val="1"/>
</and_exp></or_exp>
</condition>

<node id="321" bw="64" op_0_bw="32">
<![CDATA[
:10  %tmp_12_8 = sext i32 %tmp_11_8 to i64

]]></node>
<StgValue><ssdm name="tmp_12_8"/></StgValue>
</operation>

<operation id="1532" st_id="35" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5683">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_9" val="1"/>
<literal name="tmp_7_8" val="1"/>
</and_exp></or_exp>
</condition>

<node id="322" bw="64" op_0_bw="14">
<![CDATA[
:11  %C_load_7 = load i64* %C_addr, align 8

]]></node>
<StgValue><ssdm name="C_load_7"/></StgValue>
</operation>

<operation id="1533" st_id="35" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5683">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_9" val="1"/>
<literal name="tmp_7_8" val="1"/>
</and_exp></or_exp>
</condition>

<node id="323" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:12  %tmp_13_8 = add nsw i64 %tmp_12_8, %C_load_7

]]></node>
<StgValue><ssdm name="tmp_13_8"/></StgValue>
</operation>

<operation id="1534" st_id="35" stage="1" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5699">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_9" val="1"/>
<literal name="tmp_7_19" val="1"/>
</and_exp></or_exp>
</condition>

<node id="596" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:8  %tmp_11_23 = mul nsw i32 %A_load_24, %B_load_24

]]></node>
<StgValue><ssdm name="tmp_11_23"/></StgValue>
</operation>

<operation id="1535" st_id="35" stage="2" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5700">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_9" val="1"/>
<literal name="tmp_7_20" val="1"/>
</and_exp></or_exp>
</condition>

<node id="613" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:8  %tmp_11_24 = mul nsw i32 %A_load_25, %B_load_25

]]></node>
<StgValue><ssdm name="tmp_11_24"/></StgValue>
</operation>

<operation id="1536" st_id="35" stage="3" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5701">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_9" val="1"/>
<literal name="tmp_7_21" val="1"/>
</and_exp></or_exp>
</condition>

<node id="630" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:8  %tmp_11_25 = mul nsw i32 %A_load_26, %B_load_26

]]></node>
<StgValue><ssdm name="tmp_11_25"/></StgValue>
</operation>

<operation id="1537" st_id="35" stage="4" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5702">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_9" val="1"/>
<literal name="tmp_7_22" val="1"/>
</and_exp></or_exp>
</condition>

<node id="647" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:8  %tmp_11_26 = mul nsw i32 %A_load_27, %B_load_27

]]></node>
<StgValue><ssdm name="tmp_11_26"/></StgValue>
</operation>

<operation id="1538" st_id="35" stage="5" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5703">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_9" val="1"/>
<literal name="tmp_7_23" val="1"/>
</and_exp></or_exp>
</condition>

<node id="664" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:8  %tmp_11_27 = mul nsw i32 %A_load_28, %B_load_28

]]></node>
<StgValue><ssdm name="tmp_11_27"/></StgValue>
</operation>

<operation id="1539" st_id="35" stage="6" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5704">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_9" val="1"/>
<literal name="tmp_7_24" val="1"/>
</and_exp></or_exp>
</condition>

<node id="681" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:8  %tmp_11_28 = mul nsw i32 %A_load_29, %B_load_29

]]></node>
<StgValue><ssdm name="tmp_11_28"/></StgValue>
</operation>

<operation id="1540" st_id="35" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5735">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_9" val="1"/>
<literal name="tmp_7_54" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1211" bw="32" op_0_bw="14">
<![CDATA[
:3  %A_load_60 = load i32* %A_addr_60, align 4

]]></node>
<StgValue><ssdm name="A_load_60"/></StgValue>
</operation>

<operation id="1541" st_id="35" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5736">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_9" val="1"/>
<literal name="tmp_7_55" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1228" bw="32" op_0_bw="14">
<![CDATA[
:3  %A_load_61 = load i32* %A_addr_61, align 4

]]></node>
<StgValue><ssdm name="A_load_61"/></StgValue>
</operation>

<operation id="1542" st_id="35" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5737">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_9" val="1"/>
<literal name="tmp_7_56" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1242" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
:0  %p_addr115 = add i14 %tmp_217, 62

]]></node>
<StgValue><ssdm name="p_addr115"/></StgValue>
</operation>

<operation id="1543" st_id="35" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5737">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_9" val="1"/>
<literal name="tmp_7_56" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1243" bw="64" op_0_bw="14">
<![CDATA[
:1  %tmp_135 = zext i14 %p_addr115 to i64

]]></node>
<StgValue><ssdm name="tmp_135"/></StgValue>
</operation>

<operation id="1544" st_id="35" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5737">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_9" val="1"/>
<literal name="tmp_7_56" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1244" bw="14" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:2  %A_addr_62 = getelementptr [10000 x i32]* %A, i64 0, i64 %tmp_135

]]></node>
<StgValue><ssdm name="A_addr_62"/></StgValue>
</operation>

<operation id="1545" st_id="35" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5737">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_9" val="1"/>
<literal name="tmp_7_56" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1245" bw="32" op_0_bw="14">
<![CDATA[
:3  %A_load_62 = load i32* %A_addr_62, align 4

]]></node>
<StgValue><ssdm name="A_load_62"/></StgValue>
</operation>

<operation id="1546" st_id="35" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5738">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_9" val="1"/>
<literal name="icmp5" val="0"/>
</and_exp></or_exp>
</condition>

<node id="1260" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
:0  %p_addr112 = add i14 %tmp_217, 63

]]></node>
<StgValue><ssdm name="p_addr112"/></StgValue>
</operation>

<operation id="1547" st_id="35" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5738">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_9" val="1"/>
<literal name="icmp5" val="0"/>
</and_exp></or_exp>
</condition>

<node id="1261" bw="64" op_0_bw="14">
<![CDATA[
:1  %tmp_137 = zext i14 %p_addr112 to i64

]]></node>
<StgValue><ssdm name="tmp_137"/></StgValue>
</operation>

<operation id="1548" st_id="35" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5738">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_9" val="1"/>
<literal name="icmp5" val="0"/>
</and_exp></or_exp>
</condition>

<node id="1262" bw="14" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:2  %A_addr_63 = getelementptr [10000 x i32]* %A, i64 0, i64 %tmp_137

]]></node>
<StgValue><ssdm name="A_addr_63"/></StgValue>
</operation>

<operation id="1549" st_id="35" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5738">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_9" val="1"/>
<literal name="icmp5" val="0"/>
</and_exp></or_exp>
</condition>

<node id="1263" bw="32" op_0_bw="14">
<![CDATA[
:3  %A_load_63 = load i32* %A_addr_63, align 4

]]></node>
<StgValue><ssdm name="A_load_63"/></StgValue>
</operation>

<operation id="1550" st_id="35" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5739">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_9" val="1"/>
<literal name="tmp_7_57" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1285" bw="32" op_0_bw="14">
<![CDATA[
:7  %B_load_64 = load i32* %B_addr_64, align 4

]]></node>
<StgValue><ssdm name="B_load_64"/></StgValue>
</operation>

<operation id="1551" st_id="35" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5740">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_9" val="1"/>
<literal name="tmp_7_58" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1303" bw="32" op_0_bw="14">
<![CDATA[
:8  %B_load_65 = load i32* %B_addr_65, align 4

]]></node>
<StgValue><ssdm name="B_load_65"/></StgValue>
</operation>

<operation id="1552" st_id="35" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5741">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_9" val="1"/>
<literal name="tmp_7_59" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1317" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
:4  %p_addr166 = add i12 %tmp_trn_cast616_cast, -1592

]]></node>
<StgValue><ssdm name="p_addr166"/></StgValue>
</operation>

<operation id="1553" st_id="35" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5741">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_9" val="1"/>
<literal name="tmp_7_59" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1318" bw="13" op_0_bw="12">
<![CDATA[
:5  %p_addr166_cast = sext i12 %p_addr166 to i13

]]></node>
<StgValue><ssdm name="p_addr166_cast"/></StgValue>
</operation>

<operation id="1554" st_id="35" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5741">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_9" val="1"/>
<literal name="tmp_7_59" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1319" bw="64" op_0_bw="13">
<![CDATA[
:6  %tmp_144 = zext i13 %p_addr166_cast to i64

]]></node>
<StgValue><ssdm name="tmp_144"/></StgValue>
</operation>

<operation id="1555" st_id="35" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5741">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_9" val="1"/>
<literal name="tmp_7_59" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1320" bw="14" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:7  %B_addr_66 = getelementptr [10000 x i32]* %B, i64 0, i64 %tmp_144

]]></node>
<StgValue><ssdm name="B_addr_66"/></StgValue>
</operation>

<operation id="1556" st_id="35" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5741">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_9" val="1"/>
<literal name="tmp_7_59" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1321" bw="32" op_0_bw="14">
<![CDATA[
:8  %B_load_66 = load i32* %B_addr_66, align 4

]]></node>
<StgValue><ssdm name="B_load_66"/></StgValue>
</operation>

<operation id="1557" st_id="35" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5742">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_9" val="1"/>
<literal name="tmp_7_60" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1335" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
:4  %p_addr167 = add i12 %tmp_trn_cast616_cast, -1492

]]></node>
<StgValue><ssdm name="p_addr167"/></StgValue>
</operation>

<operation id="1558" st_id="35" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5742">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_9" val="1"/>
<literal name="tmp_7_60" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1336" bw="13" op_0_bw="12">
<![CDATA[
:5  %p_addr167_cast = sext i12 %p_addr167 to i13

]]></node>
<StgValue><ssdm name="p_addr167_cast"/></StgValue>
</operation>

<operation id="1559" st_id="35" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5742">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_9" val="1"/>
<literal name="tmp_7_60" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1337" bw="64" op_0_bw="13">
<![CDATA[
:6  %tmp_146 = zext i13 %p_addr167_cast to i64

]]></node>
<StgValue><ssdm name="tmp_146"/></StgValue>
</operation>

<operation id="1560" st_id="35" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5742">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_9" val="1"/>
<literal name="tmp_7_60" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1338" bw="14" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:7  %B_addr_67 = getelementptr [10000 x i32]* %B, i64 0, i64 %tmp_146

]]></node>
<StgValue><ssdm name="B_addr_67"/></StgValue>
</operation>

<operation id="1561" st_id="35" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5742">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_9" val="1"/>
<literal name="tmp_7_60" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1339" bw="32" op_0_bw="14">
<![CDATA[
:8  %B_load_67 = load i32* %B_addr_67, align 4

]]></node>
<StgValue><ssdm name="B_load_67"/></StgValue>
</operation>
</state>

<state id="36" st_id="36">

<operation id="1562" st_id="36" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5683">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_9" val="1"/>
<literal name="tmp_7_8" val="1"/>
</and_exp></or_exp>
</condition>

<node id="324" bw="0" op_0_bw="64" op_1_bw="14">
<![CDATA[
:13  store i64 %tmp_13_8, i64* %C_addr, align 8

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1563" st_id="36" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5683">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_9" val="1"/>
<literal name="tmp_7_8" val="1"/>
</and_exp></or_exp>
</condition>

<node id="325" bw="0" op_0_bw="0">
<![CDATA[
:14  br label %._crit_edge.8

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1564" st_id="36" stage="1" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5700">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_9" val="1"/>
<literal name="tmp_7_20" val="1"/>
</and_exp></or_exp>
</condition>

<node id="613" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:8  %tmp_11_24 = mul nsw i32 %A_load_25, %B_load_25

]]></node>
<StgValue><ssdm name="tmp_11_24"/></StgValue>
</operation>

<operation id="1565" st_id="36" stage="2" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5701">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_9" val="1"/>
<literal name="tmp_7_21" val="1"/>
</and_exp></or_exp>
</condition>

<node id="630" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:8  %tmp_11_25 = mul nsw i32 %A_load_26, %B_load_26

]]></node>
<StgValue><ssdm name="tmp_11_25"/></StgValue>
</operation>

<operation id="1566" st_id="36" stage="3" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5702">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_9" val="1"/>
<literal name="tmp_7_22" val="1"/>
</and_exp></or_exp>
</condition>

<node id="647" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:8  %tmp_11_26 = mul nsw i32 %A_load_27, %B_load_27

]]></node>
<StgValue><ssdm name="tmp_11_26"/></StgValue>
</operation>

<operation id="1567" st_id="36" stage="4" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5703">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_9" val="1"/>
<literal name="tmp_7_23" val="1"/>
</and_exp></or_exp>
</condition>

<node id="664" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:8  %tmp_11_27 = mul nsw i32 %A_load_28, %B_load_28

]]></node>
<StgValue><ssdm name="tmp_11_27"/></StgValue>
</operation>

<operation id="1568" st_id="36" stage="5" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5704">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_9" val="1"/>
<literal name="tmp_7_24" val="1"/>
</and_exp></or_exp>
</condition>

<node id="681" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:8  %tmp_11_28 = mul nsw i32 %A_load_29, %B_load_29

]]></node>
<StgValue><ssdm name="tmp_11_28"/></StgValue>
</operation>

<operation id="1569" st_id="36" stage="6" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5705">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_9" val="1"/>
<literal name="tmp_7_25" val="1"/>
</and_exp></or_exp>
</condition>

<node id="698" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:8  %tmp_11_29 = mul nsw i32 %A_load_30, %B_load_30

]]></node>
<StgValue><ssdm name="tmp_11_29"/></StgValue>
</operation>

<operation id="1570" st_id="36" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5737">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_9" val="1"/>
<literal name="tmp_7_56" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1245" bw="32" op_0_bw="14">
<![CDATA[
:3  %A_load_62 = load i32* %A_addr_62, align 4

]]></node>
<StgValue><ssdm name="A_load_62"/></StgValue>
</operation>

<operation id="1571" st_id="36" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5738">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_9" val="1"/>
<literal name="icmp5" val="0"/>
</and_exp></or_exp>
</condition>

<node id="1263" bw="32" op_0_bw="14">
<![CDATA[
:3  %A_load_63 = load i32* %A_addr_63, align 4

]]></node>
<StgValue><ssdm name="A_load_63"/></StgValue>
</operation>

<operation id="1572" st_id="36" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5739">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_9" val="1"/>
<literal name="tmp_7_57" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1278" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
:0  %p_addr109 = add i14 %tmp_217, 64

]]></node>
<StgValue><ssdm name="p_addr109"/></StgValue>
</operation>

<operation id="1573" st_id="36" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5739">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_9" val="1"/>
<literal name="tmp_7_57" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1279" bw="64" op_0_bw="14">
<![CDATA[
:1  %tmp_139 = zext i14 %p_addr109 to i64

]]></node>
<StgValue><ssdm name="tmp_139"/></StgValue>
</operation>

<operation id="1574" st_id="36" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5739">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_9" val="1"/>
<literal name="tmp_7_57" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1280" bw="14" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:2  %A_addr_64 = getelementptr [10000 x i32]* %A, i64 0, i64 %tmp_139

]]></node>
<StgValue><ssdm name="A_addr_64"/></StgValue>
</operation>

<operation id="1575" st_id="36" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5739">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_9" val="1"/>
<literal name="tmp_7_57" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1281" bw="32" op_0_bw="14">
<![CDATA[
:3  %A_load_64 = load i32* %A_addr_64, align 4

]]></node>
<StgValue><ssdm name="A_load_64"/></StgValue>
</operation>

<operation id="1576" st_id="36" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5740">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_9" val="1"/>
<literal name="tmp_7_58" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1295" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
:0  %p_addr106 = add i14 %tmp_217, 65

]]></node>
<StgValue><ssdm name="p_addr106"/></StgValue>
</operation>

<operation id="1577" st_id="36" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5740">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_9" val="1"/>
<literal name="tmp_7_58" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1296" bw="64" op_0_bw="14">
<![CDATA[
:1  %tmp_141 = zext i14 %p_addr106 to i64

]]></node>
<StgValue><ssdm name="tmp_141"/></StgValue>
</operation>

<operation id="1578" st_id="36" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5740">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_9" val="1"/>
<literal name="tmp_7_58" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1297" bw="14" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:2  %A_addr_65 = getelementptr [10000 x i32]* %A, i64 0, i64 %tmp_141

]]></node>
<StgValue><ssdm name="A_addr_65"/></StgValue>
</operation>

<operation id="1579" st_id="36" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5740">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_9" val="1"/>
<literal name="tmp_7_58" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1298" bw="32" op_0_bw="14">
<![CDATA[
:3  %A_load_65 = load i32* %A_addr_65, align 4

]]></node>
<StgValue><ssdm name="A_load_65"/></StgValue>
</operation>

<operation id="1580" st_id="36" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5741">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_9" val="1"/>
<literal name="tmp_7_59" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1321" bw="32" op_0_bw="14">
<![CDATA[
:8  %B_load_66 = load i32* %B_addr_66, align 4

]]></node>
<StgValue><ssdm name="B_load_66"/></StgValue>
</operation>

<operation id="1581" st_id="36" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5742">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_9" val="1"/>
<literal name="tmp_7_60" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1339" bw="32" op_0_bw="14">
<![CDATA[
:8  %B_load_67 = load i32* %B_addr_67, align 4

]]></node>
<StgValue><ssdm name="B_load_67"/></StgValue>
</operation>

<operation id="1582" st_id="36" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5743">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_9" val="1"/>
<literal name="tmp_7_61" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1353" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
:4  %p_addr168 = add i12 %tmp_trn_cast616_cast, -1392

]]></node>
<StgValue><ssdm name="p_addr168"/></StgValue>
</operation>

<operation id="1583" st_id="36" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5743">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_9" val="1"/>
<literal name="tmp_7_61" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1354" bw="13" op_0_bw="12">
<![CDATA[
:5  %p_addr168_cast = sext i12 %p_addr168 to i13

]]></node>
<StgValue><ssdm name="p_addr168_cast"/></StgValue>
</operation>

<operation id="1584" st_id="36" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5743">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_9" val="1"/>
<literal name="tmp_7_61" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1355" bw="64" op_0_bw="13">
<![CDATA[
:6  %tmp_148 = zext i13 %p_addr168_cast to i64

]]></node>
<StgValue><ssdm name="tmp_148"/></StgValue>
</operation>

<operation id="1585" st_id="36" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5743">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_9" val="1"/>
<literal name="tmp_7_61" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1356" bw="14" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:7  %B_addr_68 = getelementptr [10000 x i32]* %B, i64 0, i64 %tmp_148

]]></node>
<StgValue><ssdm name="B_addr_68"/></StgValue>
</operation>

<operation id="1586" st_id="36" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5743">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_9" val="1"/>
<literal name="tmp_7_61" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1357" bw="32" op_0_bw="14">
<![CDATA[
:8  %B_load_68 = load i32* %B_addr_68, align 4

]]></node>
<StgValue><ssdm name="B_load_68"/></StgValue>
</operation>

<operation id="1587" st_id="36" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5744">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_9" val="1"/>
<literal name="tmp_7_62" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1371" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
:4  %p_addr169 = add i12 %tmp_trn_cast616_cast, -1292

]]></node>
<StgValue><ssdm name="p_addr169"/></StgValue>
</operation>

<operation id="1588" st_id="36" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5744">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_9" val="1"/>
<literal name="tmp_7_62" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1372" bw="13" op_0_bw="12">
<![CDATA[
:5  %p_addr169_cast = sext i12 %p_addr169 to i13

]]></node>
<StgValue><ssdm name="p_addr169_cast"/></StgValue>
</operation>

<operation id="1589" st_id="36" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5744">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_9" val="1"/>
<literal name="tmp_7_62" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1373" bw="64" op_0_bw="13">
<![CDATA[
:6  %tmp_150 = zext i13 %p_addr169_cast to i64

]]></node>
<StgValue><ssdm name="tmp_150"/></StgValue>
</operation>

<operation id="1590" st_id="36" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5744">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_9" val="1"/>
<literal name="tmp_7_62" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1374" bw="14" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:7  %B_addr_69 = getelementptr [10000 x i32]* %B, i64 0, i64 %tmp_150

]]></node>
<StgValue><ssdm name="B_addr_69"/></StgValue>
</operation>

<operation id="1591" st_id="36" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5744">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_9" val="1"/>
<literal name="tmp_7_62" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1375" bw="32" op_0_bw="14">
<![CDATA[
:8  %B_load_69 = load i32* %B_addr_69, align 4

]]></node>
<StgValue><ssdm name="B_load_69"/></StgValue>
</operation>
</state>

<state id="37" st_id="37">

<operation id="1592" st_id="37" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5684">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_9" val="1"/>
<literal name="tmp_7_9" val="1"/>
</and_exp></or_exp>
</condition>

<node id="339" bw="64" op_0_bw="14">
<![CDATA[
:10  %C_load_8 = load i64* %C_addr, align 8

]]></node>
<StgValue><ssdm name="C_load_8"/></StgValue>
</operation>

<operation id="1593" st_id="37" stage="1" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5701">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_9" val="1"/>
<literal name="tmp_7_21" val="1"/>
</and_exp></or_exp>
</condition>

<node id="630" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:8  %tmp_11_25 = mul nsw i32 %A_load_26, %B_load_26

]]></node>
<StgValue><ssdm name="tmp_11_25"/></StgValue>
</operation>

<operation id="1594" st_id="37" stage="2" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5702">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_9" val="1"/>
<literal name="tmp_7_22" val="1"/>
</and_exp></or_exp>
</condition>

<node id="647" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:8  %tmp_11_26 = mul nsw i32 %A_load_27, %B_load_27

]]></node>
<StgValue><ssdm name="tmp_11_26"/></StgValue>
</operation>

<operation id="1595" st_id="37" stage="3" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5703">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_9" val="1"/>
<literal name="tmp_7_23" val="1"/>
</and_exp></or_exp>
</condition>

<node id="664" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:8  %tmp_11_27 = mul nsw i32 %A_load_28, %B_load_28

]]></node>
<StgValue><ssdm name="tmp_11_27"/></StgValue>
</operation>

<operation id="1596" st_id="37" stage="4" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5704">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_9" val="1"/>
<literal name="tmp_7_24" val="1"/>
</and_exp></or_exp>
</condition>

<node id="681" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:8  %tmp_11_28 = mul nsw i32 %A_load_29, %B_load_29

]]></node>
<StgValue><ssdm name="tmp_11_28"/></StgValue>
</operation>

<operation id="1597" st_id="37" stage="5" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5705">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_9" val="1"/>
<literal name="tmp_7_25" val="1"/>
</and_exp></or_exp>
</condition>

<node id="698" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:8  %tmp_11_29 = mul nsw i32 %A_load_30, %B_load_30

]]></node>
<StgValue><ssdm name="tmp_11_29"/></StgValue>
</operation>

<operation id="1598" st_id="37" stage="6" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5706">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_9" val="1"/>
<literal name="icmp4" val="0"/>
</and_exp></or_exp>
</condition>

<node id="716" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:9  %tmp_11_30 = mul nsw i32 %A_load_31, %B_load_31

]]></node>
<StgValue><ssdm name="tmp_11_30"/></StgValue>
</operation>

<operation id="1599" st_id="37" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5739">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_9" val="1"/>
<literal name="tmp_7_57" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1281" bw="32" op_0_bw="14">
<![CDATA[
:3  %A_load_64 = load i32* %A_addr_64, align 4

]]></node>
<StgValue><ssdm name="A_load_64"/></StgValue>
</operation>

<operation id="1600" st_id="37" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5740">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_9" val="1"/>
<literal name="tmp_7_58" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1298" bw="32" op_0_bw="14">
<![CDATA[
:3  %A_load_65 = load i32* %A_addr_65, align 4

]]></node>
<StgValue><ssdm name="A_load_65"/></StgValue>
</operation>

<operation id="1601" st_id="37" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5741">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_9" val="1"/>
<literal name="tmp_7_59" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1313" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
:0  %p_addr103 = add i14 %tmp_217, 66

]]></node>
<StgValue><ssdm name="p_addr103"/></StgValue>
</operation>

<operation id="1602" st_id="37" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5741">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_9" val="1"/>
<literal name="tmp_7_59" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1314" bw="64" op_0_bw="14">
<![CDATA[
:1  %tmp_143 = zext i14 %p_addr103 to i64

]]></node>
<StgValue><ssdm name="tmp_143"/></StgValue>
</operation>

<operation id="1603" st_id="37" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5741">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_9" val="1"/>
<literal name="tmp_7_59" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1315" bw="14" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:2  %A_addr_66 = getelementptr [10000 x i32]* %A, i64 0, i64 %tmp_143

]]></node>
<StgValue><ssdm name="A_addr_66"/></StgValue>
</operation>

<operation id="1604" st_id="37" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5741">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_9" val="1"/>
<literal name="tmp_7_59" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1316" bw="32" op_0_bw="14">
<![CDATA[
:3  %A_load_66 = load i32* %A_addr_66, align 4

]]></node>
<StgValue><ssdm name="A_load_66"/></StgValue>
</operation>

<operation id="1605" st_id="37" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5742">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_9" val="1"/>
<literal name="tmp_7_60" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1331" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
:0  %p_addr100 = add i14 %tmp_217, 67

]]></node>
<StgValue><ssdm name="p_addr100"/></StgValue>
</operation>

<operation id="1606" st_id="37" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5742">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_9" val="1"/>
<literal name="tmp_7_60" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1332" bw="64" op_0_bw="14">
<![CDATA[
:1  %tmp_145 = zext i14 %p_addr100 to i64

]]></node>
<StgValue><ssdm name="tmp_145"/></StgValue>
</operation>

<operation id="1607" st_id="37" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5742">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_9" val="1"/>
<literal name="tmp_7_60" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1333" bw="14" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:2  %A_addr_67 = getelementptr [10000 x i32]* %A, i64 0, i64 %tmp_145

]]></node>
<StgValue><ssdm name="A_addr_67"/></StgValue>
</operation>

<operation id="1608" st_id="37" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5742">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_9" val="1"/>
<literal name="tmp_7_60" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1334" bw="32" op_0_bw="14">
<![CDATA[
:3  %A_load_67 = load i32* %A_addr_67, align 4

]]></node>
<StgValue><ssdm name="A_load_67"/></StgValue>
</operation>

<operation id="1609" st_id="37" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5743">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_9" val="1"/>
<literal name="tmp_7_61" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1357" bw="32" op_0_bw="14">
<![CDATA[
:8  %B_load_68 = load i32* %B_addr_68, align 4

]]></node>
<StgValue><ssdm name="B_load_68"/></StgValue>
</operation>

<operation id="1610" st_id="37" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5744">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_9" val="1"/>
<literal name="tmp_7_62" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1375" bw="32" op_0_bw="14">
<![CDATA[
:8  %B_load_69 = load i32* %B_addr_69, align 4

]]></node>
<StgValue><ssdm name="B_load_69"/></StgValue>
</operation>

<operation id="1611" st_id="37" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5745">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_9" val="1"/>
<literal name="tmp_7_63" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1389" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
:4  %p_addr170 = add i12 %tmp_trn_cast616_cast, -1192

]]></node>
<StgValue><ssdm name="p_addr170"/></StgValue>
</operation>

<operation id="1612" st_id="37" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5745">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_9" val="1"/>
<literal name="tmp_7_63" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1390" bw="13" op_0_bw="12">
<![CDATA[
:5  %p_addr170_cast = sext i12 %p_addr170 to i13

]]></node>
<StgValue><ssdm name="p_addr170_cast"/></StgValue>
</operation>

<operation id="1613" st_id="37" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5745">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_9" val="1"/>
<literal name="tmp_7_63" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1391" bw="64" op_0_bw="13">
<![CDATA[
:6  %tmp_152 = zext i13 %p_addr170_cast to i64

]]></node>
<StgValue><ssdm name="tmp_152"/></StgValue>
</operation>

<operation id="1614" st_id="37" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5745">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_9" val="1"/>
<literal name="tmp_7_63" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1392" bw="14" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:7  %B_addr_70 = getelementptr [10000 x i32]* %B, i64 0, i64 %tmp_152

]]></node>
<StgValue><ssdm name="B_addr_70"/></StgValue>
</operation>

<operation id="1615" st_id="37" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5745">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_9" val="1"/>
<literal name="tmp_7_63" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1393" bw="32" op_0_bw="14">
<![CDATA[
:8  %B_load_70 = load i32* %B_addr_70, align 4

]]></node>
<StgValue><ssdm name="B_load_70"/></StgValue>
</operation>

<operation id="1616" st_id="37" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5746">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_9" val="1"/>
<literal name="tmp_7_64" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1407" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
:4  %p_addr171 = add i12 %tmp_trn_cast616_cast, -1092

]]></node>
<StgValue><ssdm name="p_addr171"/></StgValue>
</operation>

<operation id="1617" st_id="37" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5746">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_9" val="1"/>
<literal name="tmp_7_64" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1408" bw="13" op_0_bw="12">
<![CDATA[
:5  %p_addr171_cast = sext i12 %p_addr171 to i13

]]></node>
<StgValue><ssdm name="p_addr171_cast"/></StgValue>
</operation>

<operation id="1618" st_id="37" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5746">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_9" val="1"/>
<literal name="tmp_7_64" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1409" bw="64" op_0_bw="13">
<![CDATA[
:6  %tmp_154 = zext i13 %p_addr171_cast to i64

]]></node>
<StgValue><ssdm name="tmp_154"/></StgValue>
</operation>

<operation id="1619" st_id="37" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5746">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_9" val="1"/>
<literal name="tmp_7_64" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1410" bw="14" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:7  %B_addr_71 = getelementptr [10000 x i32]* %B, i64 0, i64 %tmp_154

]]></node>
<StgValue><ssdm name="B_addr_71"/></StgValue>
</operation>

<operation id="1620" st_id="37" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5746">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_9" val="1"/>
<literal name="tmp_7_64" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1411" bw="32" op_0_bw="14">
<![CDATA[
:8  %B_load_71 = load i32* %B_addr_71, align 4

]]></node>
<StgValue><ssdm name="B_load_71"/></StgValue>
</operation>
</state>

<state id="38" st_id="38">

<operation id="1621" st_id="38" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5684">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_9" val="1"/>
<literal name="tmp_7_9" val="1"/>
</and_exp></or_exp>
</condition>

<node id="338" bw="64" op_0_bw="32">
<![CDATA[
:9  %tmp_12_9 = sext i32 %tmp_11_9 to i64

]]></node>
<StgValue><ssdm name="tmp_12_9"/></StgValue>
</operation>

<operation id="1622" st_id="38" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5684">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_9" val="1"/>
<literal name="tmp_7_9" val="1"/>
</and_exp></or_exp>
</condition>

<node id="339" bw="64" op_0_bw="14">
<![CDATA[
:10  %C_load_8 = load i64* %C_addr, align 8

]]></node>
<StgValue><ssdm name="C_load_8"/></StgValue>
</operation>

<operation id="1623" st_id="38" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5684">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_9" val="1"/>
<literal name="tmp_7_9" val="1"/>
</and_exp></or_exp>
</condition>

<node id="340" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:11  %tmp_13_9 = add nsw i64 %tmp_12_9, %C_load_8

]]></node>
<StgValue><ssdm name="tmp_13_9"/></StgValue>
</operation>

<operation id="1624" st_id="38" stage="1" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5702">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_9" val="1"/>
<literal name="tmp_7_22" val="1"/>
</and_exp></or_exp>
</condition>

<node id="647" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:8  %tmp_11_26 = mul nsw i32 %A_load_27, %B_load_27

]]></node>
<StgValue><ssdm name="tmp_11_26"/></StgValue>
</operation>

<operation id="1625" st_id="38" stage="2" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5703">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_9" val="1"/>
<literal name="tmp_7_23" val="1"/>
</and_exp></or_exp>
</condition>

<node id="664" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:8  %tmp_11_27 = mul nsw i32 %A_load_28, %B_load_28

]]></node>
<StgValue><ssdm name="tmp_11_27"/></StgValue>
</operation>

<operation id="1626" st_id="38" stage="3" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5704">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_9" val="1"/>
<literal name="tmp_7_24" val="1"/>
</and_exp></or_exp>
</condition>

<node id="681" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:8  %tmp_11_28 = mul nsw i32 %A_load_29, %B_load_29

]]></node>
<StgValue><ssdm name="tmp_11_28"/></StgValue>
</operation>

<operation id="1627" st_id="38" stage="4" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5705">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_9" val="1"/>
<literal name="tmp_7_25" val="1"/>
</and_exp></or_exp>
</condition>

<node id="698" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:8  %tmp_11_29 = mul nsw i32 %A_load_30, %B_load_30

]]></node>
<StgValue><ssdm name="tmp_11_29"/></StgValue>
</operation>

<operation id="1628" st_id="38" stage="5" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5706">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_9" val="1"/>
<literal name="icmp4" val="0"/>
</and_exp></or_exp>
</condition>

<node id="716" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:9  %tmp_11_30 = mul nsw i32 %A_load_31, %B_load_31

]]></node>
<StgValue><ssdm name="tmp_11_30"/></StgValue>
</operation>

<operation id="1629" st_id="38" stage="6" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5707">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_9" val="1"/>
<literal name="tmp_7_26" val="1"/>
</and_exp></or_exp>
</condition>

<node id="733" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:8  %tmp_11_31 = mul nsw i32 %A_load_32, %B_load_32

]]></node>
<StgValue><ssdm name="tmp_11_31"/></StgValue>
</operation>

<operation id="1630" st_id="38" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5741">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_9" val="1"/>
<literal name="tmp_7_59" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1316" bw="32" op_0_bw="14">
<![CDATA[
:3  %A_load_66 = load i32* %A_addr_66, align 4

]]></node>
<StgValue><ssdm name="A_load_66"/></StgValue>
</operation>

<operation id="1631" st_id="38" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5742">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_9" val="1"/>
<literal name="tmp_7_60" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1334" bw="32" op_0_bw="14">
<![CDATA[
:3  %A_load_67 = load i32* %A_addr_67, align 4

]]></node>
<StgValue><ssdm name="A_load_67"/></StgValue>
</operation>

<operation id="1632" st_id="38" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5743">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_9" val="1"/>
<literal name="tmp_7_61" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1349" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
:0  %p_addr97 = add i14 %tmp_217, 68

]]></node>
<StgValue><ssdm name="p_addr97"/></StgValue>
</operation>

<operation id="1633" st_id="38" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5743">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_9" val="1"/>
<literal name="tmp_7_61" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1350" bw="64" op_0_bw="14">
<![CDATA[
:1  %tmp_147 = zext i14 %p_addr97 to i64

]]></node>
<StgValue><ssdm name="tmp_147"/></StgValue>
</operation>

<operation id="1634" st_id="38" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5743">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_9" val="1"/>
<literal name="tmp_7_61" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1351" bw="14" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:2  %A_addr_68 = getelementptr [10000 x i32]* %A, i64 0, i64 %tmp_147

]]></node>
<StgValue><ssdm name="A_addr_68"/></StgValue>
</operation>

<operation id="1635" st_id="38" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5743">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_9" val="1"/>
<literal name="tmp_7_61" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1352" bw="32" op_0_bw="14">
<![CDATA[
:3  %A_load_68 = load i32* %A_addr_68, align 4

]]></node>
<StgValue><ssdm name="A_load_68"/></StgValue>
</operation>

<operation id="1636" st_id="38" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5744">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_9" val="1"/>
<literal name="tmp_7_62" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1367" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
:0  %p_addr94 = add i14 %tmp_217, 69

]]></node>
<StgValue><ssdm name="p_addr94"/></StgValue>
</operation>

<operation id="1637" st_id="38" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5744">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_9" val="1"/>
<literal name="tmp_7_62" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1368" bw="64" op_0_bw="14">
<![CDATA[
:1  %tmp_149 = zext i14 %p_addr94 to i64

]]></node>
<StgValue><ssdm name="tmp_149"/></StgValue>
</operation>

<operation id="1638" st_id="38" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5744">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_9" val="1"/>
<literal name="tmp_7_62" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1369" bw="14" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:2  %A_addr_69 = getelementptr [10000 x i32]* %A, i64 0, i64 %tmp_149

]]></node>
<StgValue><ssdm name="A_addr_69"/></StgValue>
</operation>

<operation id="1639" st_id="38" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5744">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_9" val="1"/>
<literal name="tmp_7_62" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1370" bw="32" op_0_bw="14">
<![CDATA[
:3  %A_load_69 = load i32* %A_addr_69, align 4

]]></node>
<StgValue><ssdm name="A_load_69"/></StgValue>
</operation>

<operation id="1640" st_id="38" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5745">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_9" val="1"/>
<literal name="tmp_7_63" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1393" bw="32" op_0_bw="14">
<![CDATA[
:8  %B_load_70 = load i32* %B_addr_70, align 4

]]></node>
<StgValue><ssdm name="B_load_70"/></StgValue>
</operation>

<operation id="1641" st_id="38" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5746">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_9" val="1"/>
<literal name="tmp_7_64" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1411" bw="32" op_0_bw="14">
<![CDATA[
:8  %B_load_71 = load i32* %B_addr_71, align 4

]]></node>
<StgValue><ssdm name="B_load_71"/></StgValue>
</operation>

<operation id="1642" st_id="38" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5747">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_9" val="1"/>
<literal name="tmp_7_65" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1425" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
:4  %p_addr172 = add i11 %tmp_trn_cast616_cast3, -992

]]></node>
<StgValue><ssdm name="p_addr172"/></StgValue>
</operation>

<operation id="1643" st_id="38" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5747">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_9" val="1"/>
<literal name="tmp_7_65" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1426" bw="13" op_0_bw="11">
<![CDATA[
:5  %p_addr172_cast = sext i11 %p_addr172 to i13

]]></node>
<StgValue><ssdm name="p_addr172_cast"/></StgValue>
</operation>

<operation id="1644" st_id="38" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5747">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_9" val="1"/>
<literal name="tmp_7_65" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1427" bw="64" op_0_bw="13">
<![CDATA[
:6  %tmp_156 = zext i13 %p_addr172_cast to i64

]]></node>
<StgValue><ssdm name="tmp_156"/></StgValue>
</operation>

<operation id="1645" st_id="38" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5747">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_9" val="1"/>
<literal name="tmp_7_65" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1428" bw="14" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:7  %B_addr_72 = getelementptr [10000 x i32]* %B, i64 0, i64 %tmp_156

]]></node>
<StgValue><ssdm name="B_addr_72"/></StgValue>
</operation>

<operation id="1646" st_id="38" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5747">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_9" val="1"/>
<literal name="tmp_7_65" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1429" bw="32" op_0_bw="14">
<![CDATA[
:8  %B_load_72 = load i32* %B_addr_72, align 4

]]></node>
<StgValue><ssdm name="B_load_72"/></StgValue>
</operation>

<operation id="1647" st_id="38" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5748">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_9" val="1"/>
<literal name="tmp_7_66" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1443" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
:4  %p_addr173 = add i11 %tmp_trn_cast616_cast3, -892

]]></node>
<StgValue><ssdm name="p_addr173"/></StgValue>
</operation>

<operation id="1648" st_id="38" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5748">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_9" val="1"/>
<literal name="tmp_7_66" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1444" bw="13" op_0_bw="11">
<![CDATA[
:5  %p_addr173_cast = sext i11 %p_addr173 to i13

]]></node>
<StgValue><ssdm name="p_addr173_cast"/></StgValue>
</operation>

<operation id="1649" st_id="38" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5748">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_9" val="1"/>
<literal name="tmp_7_66" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1445" bw="64" op_0_bw="13">
<![CDATA[
:6  %tmp_158 = zext i13 %p_addr173_cast to i64

]]></node>
<StgValue><ssdm name="tmp_158"/></StgValue>
</operation>

<operation id="1650" st_id="38" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5748">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_9" val="1"/>
<literal name="tmp_7_66" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1446" bw="14" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:7  %B_addr_73 = getelementptr [10000 x i32]* %B, i64 0, i64 %tmp_158

]]></node>
<StgValue><ssdm name="B_addr_73"/></StgValue>
</operation>

<operation id="1651" st_id="38" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5748">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_9" val="1"/>
<literal name="tmp_7_66" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1447" bw="32" op_0_bw="14">
<![CDATA[
:8  %B_load_73 = load i32* %B_addr_73, align 4

]]></node>
<StgValue><ssdm name="B_load_73"/></StgValue>
</operation>
</state>

<state id="39" st_id="39">

<operation id="1652" st_id="39" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5684">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_9" val="1"/>
<literal name="tmp_7_9" val="1"/>
</and_exp></or_exp>
</condition>

<node id="341" bw="0" op_0_bw="64" op_1_bw="14">
<![CDATA[
:12  store i64 %tmp_13_9, i64* %C_addr, align 8

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1653" st_id="39" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5684">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_9" val="1"/>
<literal name="tmp_7_9" val="1"/>
</and_exp></or_exp>
</condition>

<node id="342" bw="0" op_0_bw="0">
<![CDATA[
:13  br label %._crit_edge.9

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1654" st_id="39" stage="1" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5703">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_9" val="1"/>
<literal name="tmp_7_23" val="1"/>
</and_exp></or_exp>
</condition>

<node id="664" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:8  %tmp_11_27 = mul nsw i32 %A_load_28, %B_load_28

]]></node>
<StgValue><ssdm name="tmp_11_27"/></StgValue>
</operation>

<operation id="1655" st_id="39" stage="2" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5704">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_9" val="1"/>
<literal name="tmp_7_24" val="1"/>
</and_exp></or_exp>
</condition>

<node id="681" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:8  %tmp_11_28 = mul nsw i32 %A_load_29, %B_load_29

]]></node>
<StgValue><ssdm name="tmp_11_28"/></StgValue>
</operation>

<operation id="1656" st_id="39" stage="3" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5705">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_9" val="1"/>
<literal name="tmp_7_25" val="1"/>
</and_exp></or_exp>
</condition>

<node id="698" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:8  %tmp_11_29 = mul nsw i32 %A_load_30, %B_load_30

]]></node>
<StgValue><ssdm name="tmp_11_29"/></StgValue>
</operation>

<operation id="1657" st_id="39" stage="4" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5706">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_9" val="1"/>
<literal name="icmp4" val="0"/>
</and_exp></or_exp>
</condition>

<node id="716" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:9  %tmp_11_30 = mul nsw i32 %A_load_31, %B_load_31

]]></node>
<StgValue><ssdm name="tmp_11_30"/></StgValue>
</operation>

<operation id="1658" st_id="39" stage="5" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5707">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_9" val="1"/>
<literal name="tmp_7_26" val="1"/>
</and_exp></or_exp>
</condition>

<node id="733" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:8  %tmp_11_31 = mul nsw i32 %A_load_32, %B_load_32

]]></node>
<StgValue><ssdm name="tmp_11_31"/></StgValue>
</operation>

<operation id="1659" st_id="39" stage="6" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5708">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_9" val="1"/>
<literal name="tmp_7_27" val="1"/>
</and_exp></or_exp>
</condition>

<node id="751" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:9  %tmp_11_32 = mul nsw i32 %A_load_33, %B_load_33

]]></node>
<StgValue><ssdm name="tmp_11_32"/></StgValue>
</operation>

<operation id="1660" st_id="39" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5743">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_9" val="1"/>
<literal name="tmp_7_61" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1352" bw="32" op_0_bw="14">
<![CDATA[
:3  %A_load_68 = load i32* %A_addr_68, align 4

]]></node>
<StgValue><ssdm name="A_load_68"/></StgValue>
</operation>

<operation id="1661" st_id="39" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5744">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_9" val="1"/>
<literal name="tmp_7_62" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1370" bw="32" op_0_bw="14">
<![CDATA[
:3  %A_load_69 = load i32* %A_addr_69, align 4

]]></node>
<StgValue><ssdm name="A_load_69"/></StgValue>
</operation>

<operation id="1662" st_id="39" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5745">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_9" val="1"/>
<literal name="tmp_7_63" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1385" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
:0  %p_addr91 = add i14 %tmp_217, 70

]]></node>
<StgValue><ssdm name="p_addr91"/></StgValue>
</operation>

<operation id="1663" st_id="39" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5745">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_9" val="1"/>
<literal name="tmp_7_63" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1386" bw="64" op_0_bw="14">
<![CDATA[
:1  %tmp_151 = zext i14 %p_addr91 to i64

]]></node>
<StgValue><ssdm name="tmp_151"/></StgValue>
</operation>

<operation id="1664" st_id="39" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5745">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_9" val="1"/>
<literal name="tmp_7_63" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1387" bw="14" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:2  %A_addr_70 = getelementptr [10000 x i32]* %A, i64 0, i64 %tmp_151

]]></node>
<StgValue><ssdm name="A_addr_70"/></StgValue>
</operation>

<operation id="1665" st_id="39" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5745">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_9" val="1"/>
<literal name="tmp_7_63" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1388" bw="32" op_0_bw="14">
<![CDATA[
:3  %A_load_70 = load i32* %A_addr_70, align 4

]]></node>
<StgValue><ssdm name="A_load_70"/></StgValue>
</operation>

<operation id="1666" st_id="39" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5746">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_9" val="1"/>
<literal name="tmp_7_64" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1403" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
:0  %p_addr88 = add i14 %tmp_217, 71

]]></node>
<StgValue><ssdm name="p_addr88"/></StgValue>
</operation>

<operation id="1667" st_id="39" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5746">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_9" val="1"/>
<literal name="tmp_7_64" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1404" bw="64" op_0_bw="14">
<![CDATA[
:1  %tmp_153 = zext i14 %p_addr88 to i64

]]></node>
<StgValue><ssdm name="tmp_153"/></StgValue>
</operation>

<operation id="1668" st_id="39" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5746">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_9" val="1"/>
<literal name="tmp_7_64" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1405" bw="14" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:2  %A_addr_71 = getelementptr [10000 x i32]* %A, i64 0, i64 %tmp_153

]]></node>
<StgValue><ssdm name="A_addr_71"/></StgValue>
</operation>

<operation id="1669" st_id="39" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5746">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_9" val="1"/>
<literal name="tmp_7_64" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1406" bw="32" op_0_bw="14">
<![CDATA[
:3  %A_load_71 = load i32* %A_addr_71, align 4

]]></node>
<StgValue><ssdm name="A_load_71"/></StgValue>
</operation>

<operation id="1670" st_id="39" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5747">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_9" val="1"/>
<literal name="tmp_7_65" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1429" bw="32" op_0_bw="14">
<![CDATA[
:8  %B_load_72 = load i32* %B_addr_72, align 4

]]></node>
<StgValue><ssdm name="B_load_72"/></StgValue>
</operation>

<operation id="1671" st_id="39" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5748">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_9" val="1"/>
<literal name="tmp_7_66" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1447" bw="32" op_0_bw="14">
<![CDATA[
:8  %B_load_73 = load i32* %B_addr_73, align 4

]]></node>
<StgValue><ssdm name="B_load_73"/></StgValue>
</operation>

<operation id="1672" st_id="39" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5749">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_9" val="1"/>
<literal name="tmp_7_67" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1461" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
:4  %p_addr174 = add i11 %tmp_trn_cast616_cast3, -792

]]></node>
<StgValue><ssdm name="p_addr174"/></StgValue>
</operation>

<operation id="1673" st_id="39" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5749">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_9" val="1"/>
<literal name="tmp_7_67" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1462" bw="13" op_0_bw="11">
<![CDATA[
:5  %p_addr174_cast = sext i11 %p_addr174 to i13

]]></node>
<StgValue><ssdm name="p_addr174_cast"/></StgValue>
</operation>

<operation id="1674" st_id="39" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5749">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_9" val="1"/>
<literal name="tmp_7_67" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1463" bw="64" op_0_bw="13">
<![CDATA[
:6  %tmp_160 = zext i13 %p_addr174_cast to i64

]]></node>
<StgValue><ssdm name="tmp_160"/></StgValue>
</operation>

<operation id="1675" st_id="39" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5749">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_9" val="1"/>
<literal name="tmp_7_67" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1464" bw="14" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:7  %B_addr_74 = getelementptr [10000 x i32]* %B, i64 0, i64 %tmp_160

]]></node>
<StgValue><ssdm name="B_addr_74"/></StgValue>
</operation>

<operation id="1676" st_id="39" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5749">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_9" val="1"/>
<literal name="tmp_7_67" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1465" bw="32" op_0_bw="14">
<![CDATA[
:8  %B_load_74 = load i32* %B_addr_74, align 4

]]></node>
<StgValue><ssdm name="B_load_74"/></StgValue>
</operation>

<operation id="1677" st_id="39" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5750">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_9" val="1"/>
<literal name="tmp_7_68" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1479" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
:4  %p_addr175 = add i11 %tmp_trn_cast616_cast3, -692

]]></node>
<StgValue><ssdm name="p_addr175"/></StgValue>
</operation>

<operation id="1678" st_id="39" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5750">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_9" val="1"/>
<literal name="tmp_7_68" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1480" bw="13" op_0_bw="11">
<![CDATA[
:5  %p_addr175_cast = sext i11 %p_addr175 to i13

]]></node>
<StgValue><ssdm name="p_addr175_cast"/></StgValue>
</operation>

<operation id="1679" st_id="39" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5750">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_9" val="1"/>
<literal name="tmp_7_68" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1481" bw="64" op_0_bw="13">
<![CDATA[
:6  %tmp_162 = zext i13 %p_addr175_cast to i64

]]></node>
<StgValue><ssdm name="tmp_162"/></StgValue>
</operation>

<operation id="1680" st_id="39" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5750">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_9" val="1"/>
<literal name="tmp_7_68" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1482" bw="14" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:7  %B_addr_75 = getelementptr [10000 x i32]* %B, i64 0, i64 %tmp_162

]]></node>
<StgValue><ssdm name="B_addr_75"/></StgValue>
</operation>

<operation id="1681" st_id="39" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5750">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_9" val="1"/>
<literal name="tmp_7_68" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1483" bw="32" op_0_bw="14">
<![CDATA[
:8  %B_load_75 = load i32* %B_addr_75, align 4

]]></node>
<StgValue><ssdm name="B_load_75"/></StgValue>
</operation>
</state>

<state id="40" st_id="40">

<operation id="1682" st_id="40" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5685">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_9" val="1"/>
<literal name="tmp_7_s" val="1"/>
</and_exp></or_exp>
</condition>

<node id="356" bw="64" op_0_bw="14">
<![CDATA[
:10  %C_load_9 = load i64* %C_addr, align 8

]]></node>
<StgValue><ssdm name="C_load_9"/></StgValue>
</operation>

<operation id="1683" st_id="40" stage="1" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5704">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_9" val="1"/>
<literal name="tmp_7_24" val="1"/>
</and_exp></or_exp>
</condition>

<node id="681" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:8  %tmp_11_28 = mul nsw i32 %A_load_29, %B_load_29

]]></node>
<StgValue><ssdm name="tmp_11_28"/></StgValue>
</operation>

<operation id="1684" st_id="40" stage="2" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5705">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_9" val="1"/>
<literal name="tmp_7_25" val="1"/>
</and_exp></or_exp>
</condition>

<node id="698" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:8  %tmp_11_29 = mul nsw i32 %A_load_30, %B_load_30

]]></node>
<StgValue><ssdm name="tmp_11_29"/></StgValue>
</operation>

<operation id="1685" st_id="40" stage="3" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5706">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_9" val="1"/>
<literal name="icmp4" val="0"/>
</and_exp></or_exp>
</condition>

<node id="716" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:9  %tmp_11_30 = mul nsw i32 %A_load_31, %B_load_31

]]></node>
<StgValue><ssdm name="tmp_11_30"/></StgValue>
</operation>

<operation id="1686" st_id="40" stage="4" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5707">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_9" val="1"/>
<literal name="tmp_7_26" val="1"/>
</and_exp></or_exp>
</condition>

<node id="733" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:8  %tmp_11_31 = mul nsw i32 %A_load_32, %B_load_32

]]></node>
<StgValue><ssdm name="tmp_11_31"/></StgValue>
</operation>

<operation id="1687" st_id="40" stage="5" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5708">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_9" val="1"/>
<literal name="tmp_7_27" val="1"/>
</and_exp></or_exp>
</condition>

<node id="751" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:9  %tmp_11_32 = mul nsw i32 %A_load_33, %B_load_33

]]></node>
<StgValue><ssdm name="tmp_11_32"/></StgValue>
</operation>

<operation id="1688" st_id="40" stage="6" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5709">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_9" val="1"/>
<literal name="tmp_7_28" val="1"/>
</and_exp></or_exp>
</condition>

<node id="769" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:9  %tmp_11_33 = mul nsw i32 %A_load_34, %B_load_34

]]></node>
<StgValue><ssdm name="tmp_11_33"/></StgValue>
</operation>

<operation id="1689" st_id="40" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5745">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_9" val="1"/>
<literal name="tmp_7_63" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1388" bw="32" op_0_bw="14">
<![CDATA[
:3  %A_load_70 = load i32* %A_addr_70, align 4

]]></node>
<StgValue><ssdm name="A_load_70"/></StgValue>
</operation>

<operation id="1690" st_id="40" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5746">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_9" val="1"/>
<literal name="tmp_7_64" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1406" bw="32" op_0_bw="14">
<![CDATA[
:3  %A_load_71 = load i32* %A_addr_71, align 4

]]></node>
<StgValue><ssdm name="A_load_71"/></StgValue>
</operation>

<operation id="1691" st_id="40" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5747">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_9" val="1"/>
<literal name="tmp_7_65" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1421" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
:0  %p_addr85 = add i14 %tmp_217, 72

]]></node>
<StgValue><ssdm name="p_addr85"/></StgValue>
</operation>

<operation id="1692" st_id="40" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5747">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_9" val="1"/>
<literal name="tmp_7_65" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1422" bw="64" op_0_bw="14">
<![CDATA[
:1  %tmp_155 = zext i14 %p_addr85 to i64

]]></node>
<StgValue><ssdm name="tmp_155"/></StgValue>
</operation>

<operation id="1693" st_id="40" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5747">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_9" val="1"/>
<literal name="tmp_7_65" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1423" bw="14" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:2  %A_addr_72 = getelementptr [10000 x i32]* %A, i64 0, i64 %tmp_155

]]></node>
<StgValue><ssdm name="A_addr_72"/></StgValue>
</operation>

<operation id="1694" st_id="40" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5747">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_9" val="1"/>
<literal name="tmp_7_65" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1424" bw="32" op_0_bw="14">
<![CDATA[
:3  %A_load_72 = load i32* %A_addr_72, align 4

]]></node>
<StgValue><ssdm name="A_load_72"/></StgValue>
</operation>

<operation id="1695" st_id="40" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5748">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_9" val="1"/>
<literal name="tmp_7_66" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1439" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
:0  %p_addr82 = add i14 %tmp_217, 73

]]></node>
<StgValue><ssdm name="p_addr82"/></StgValue>
</operation>

<operation id="1696" st_id="40" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5748">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_9" val="1"/>
<literal name="tmp_7_66" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1440" bw="64" op_0_bw="14">
<![CDATA[
:1  %tmp_157 = zext i14 %p_addr82 to i64

]]></node>
<StgValue><ssdm name="tmp_157"/></StgValue>
</operation>

<operation id="1697" st_id="40" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5748">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_9" val="1"/>
<literal name="tmp_7_66" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1441" bw="14" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:2  %A_addr_73 = getelementptr [10000 x i32]* %A, i64 0, i64 %tmp_157

]]></node>
<StgValue><ssdm name="A_addr_73"/></StgValue>
</operation>

<operation id="1698" st_id="40" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5748">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_9" val="1"/>
<literal name="tmp_7_66" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1442" bw="32" op_0_bw="14">
<![CDATA[
:3  %A_load_73 = load i32* %A_addr_73, align 4

]]></node>
<StgValue><ssdm name="A_load_73"/></StgValue>
</operation>

<operation id="1699" st_id="40" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5749">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_9" val="1"/>
<literal name="tmp_7_67" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1465" bw="32" op_0_bw="14">
<![CDATA[
:8  %B_load_74 = load i32* %B_addr_74, align 4

]]></node>
<StgValue><ssdm name="B_load_74"/></StgValue>
</operation>

<operation id="1700" st_id="40" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5750">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_9" val="1"/>
<literal name="tmp_7_68" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1483" bw="32" op_0_bw="14">
<![CDATA[
:8  %B_load_75 = load i32* %B_addr_75, align 4

]]></node>
<StgValue><ssdm name="B_load_75"/></StgValue>
</operation>

<operation id="1701" st_id="40" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5751">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_9" val="1"/>
<literal name="tmp_7_69" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1497" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
:4  %p_addr176 = add i11 %tmp_trn_cast616_cast3, -592

]]></node>
<StgValue><ssdm name="p_addr176"/></StgValue>
</operation>

<operation id="1702" st_id="40" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5751">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_9" val="1"/>
<literal name="tmp_7_69" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1498" bw="13" op_0_bw="11">
<![CDATA[
:5  %p_addr176_cast = sext i11 %p_addr176 to i13

]]></node>
<StgValue><ssdm name="p_addr176_cast"/></StgValue>
</operation>

<operation id="1703" st_id="40" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5751">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_9" val="1"/>
<literal name="tmp_7_69" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1499" bw="64" op_0_bw="13">
<![CDATA[
:6  %tmp_164 = zext i13 %p_addr176_cast to i64

]]></node>
<StgValue><ssdm name="tmp_164"/></StgValue>
</operation>

<operation id="1704" st_id="40" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5751">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_9" val="1"/>
<literal name="tmp_7_69" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1500" bw="14" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:7  %B_addr_76 = getelementptr [10000 x i32]* %B, i64 0, i64 %tmp_164

]]></node>
<StgValue><ssdm name="B_addr_76"/></StgValue>
</operation>

<operation id="1705" st_id="40" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5751">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_9" val="1"/>
<literal name="tmp_7_69" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1501" bw="32" op_0_bw="14">
<![CDATA[
:8  %B_load_76 = load i32* %B_addr_76, align 4

]]></node>
<StgValue><ssdm name="B_load_76"/></StgValue>
</operation>

<operation id="1706" st_id="40" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5752">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_9" val="1"/>
<literal name="tmp_7_70" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1515" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
:4  %p_addr177 = add i10 %tmp_trn_cast616_cast2, -492

]]></node>
<StgValue><ssdm name="p_addr177"/></StgValue>
</operation>

<operation id="1707" st_id="40" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5752">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_9" val="1"/>
<literal name="tmp_7_70" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1516" bw="13" op_0_bw="10">
<![CDATA[
:5  %p_addr177_cast = sext i10 %p_addr177 to i13

]]></node>
<StgValue><ssdm name="p_addr177_cast"/></StgValue>
</operation>

<operation id="1708" st_id="40" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5752">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_9" val="1"/>
<literal name="tmp_7_70" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1517" bw="64" op_0_bw="13">
<![CDATA[
:6  %tmp_166 = zext i13 %p_addr177_cast to i64

]]></node>
<StgValue><ssdm name="tmp_166"/></StgValue>
</operation>

<operation id="1709" st_id="40" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5752">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_9" val="1"/>
<literal name="tmp_7_70" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1518" bw="14" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:7  %B_addr_77 = getelementptr [10000 x i32]* %B, i64 0, i64 %tmp_166

]]></node>
<StgValue><ssdm name="B_addr_77"/></StgValue>
</operation>

<operation id="1710" st_id="40" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5752">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_9" val="1"/>
<literal name="tmp_7_70" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1519" bw="32" op_0_bw="14">
<![CDATA[
:8  %B_load_77 = load i32* %B_addr_77, align 4

]]></node>
<StgValue><ssdm name="B_load_77"/></StgValue>
</operation>
</state>

<state id="41" st_id="41">

<operation id="1711" st_id="41" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5685">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_9" val="1"/>
<literal name="tmp_7_s" val="1"/>
</and_exp></or_exp>
</condition>

<node id="355" bw="64" op_0_bw="32">
<![CDATA[
:9  %tmp_12_s = sext i32 %tmp_11_s to i64

]]></node>
<StgValue><ssdm name="tmp_12_s"/></StgValue>
</operation>

<operation id="1712" st_id="41" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5685">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_9" val="1"/>
<literal name="tmp_7_s" val="1"/>
</and_exp></or_exp>
</condition>

<node id="356" bw="64" op_0_bw="14">
<![CDATA[
:10  %C_load_9 = load i64* %C_addr, align 8

]]></node>
<StgValue><ssdm name="C_load_9"/></StgValue>
</operation>

<operation id="1713" st_id="41" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5685">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_9" val="1"/>
<literal name="tmp_7_s" val="1"/>
</and_exp></or_exp>
</condition>

<node id="357" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:11  %tmp_13_s = add nsw i64 %tmp_12_s, %C_load_9

]]></node>
<StgValue><ssdm name="tmp_13_s"/></StgValue>
</operation>

<operation id="1714" st_id="41" stage="1" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5705">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_9" val="1"/>
<literal name="tmp_7_25" val="1"/>
</and_exp></or_exp>
</condition>

<node id="698" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:8  %tmp_11_29 = mul nsw i32 %A_load_30, %B_load_30

]]></node>
<StgValue><ssdm name="tmp_11_29"/></StgValue>
</operation>

<operation id="1715" st_id="41" stage="2" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5706">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_9" val="1"/>
<literal name="icmp4" val="0"/>
</and_exp></or_exp>
</condition>

<node id="716" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:9  %tmp_11_30 = mul nsw i32 %A_load_31, %B_load_31

]]></node>
<StgValue><ssdm name="tmp_11_30"/></StgValue>
</operation>

<operation id="1716" st_id="41" stage="3" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5707">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_9" val="1"/>
<literal name="tmp_7_26" val="1"/>
</and_exp></or_exp>
</condition>

<node id="733" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:8  %tmp_11_31 = mul nsw i32 %A_load_32, %B_load_32

]]></node>
<StgValue><ssdm name="tmp_11_31"/></StgValue>
</operation>

<operation id="1717" st_id="41" stage="4" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5708">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_9" val="1"/>
<literal name="tmp_7_27" val="1"/>
</and_exp></or_exp>
</condition>

<node id="751" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:9  %tmp_11_32 = mul nsw i32 %A_load_33, %B_load_33

]]></node>
<StgValue><ssdm name="tmp_11_32"/></StgValue>
</operation>

<operation id="1718" st_id="41" stage="5" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5709">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_9" val="1"/>
<literal name="tmp_7_28" val="1"/>
</and_exp></or_exp>
</condition>

<node id="769" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:9  %tmp_11_33 = mul nsw i32 %A_load_34, %B_load_34

]]></node>
<StgValue><ssdm name="tmp_11_33"/></StgValue>
</operation>

<operation id="1719" st_id="41" stage="6" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5710">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_9" val="1"/>
<literal name="tmp_7_29" val="1"/>
</and_exp></or_exp>
</condition>

<node id="787" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:9  %tmp_11_34 = mul nsw i32 %A_load_35, %B_load_35

]]></node>
<StgValue><ssdm name="tmp_11_34"/></StgValue>
</operation>

<operation id="1720" st_id="41" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5747">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_9" val="1"/>
<literal name="tmp_7_65" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1424" bw="32" op_0_bw="14">
<![CDATA[
:3  %A_load_72 = load i32* %A_addr_72, align 4

]]></node>
<StgValue><ssdm name="A_load_72"/></StgValue>
</operation>

<operation id="1721" st_id="41" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5748">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_9" val="1"/>
<literal name="tmp_7_66" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1442" bw="32" op_0_bw="14">
<![CDATA[
:3  %A_load_73 = load i32* %A_addr_73, align 4

]]></node>
<StgValue><ssdm name="A_load_73"/></StgValue>
</operation>

<operation id="1722" st_id="41" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5749">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_9" val="1"/>
<literal name="tmp_7_67" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1457" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
:0  %p_addr79 = add i14 %tmp_217, 74

]]></node>
<StgValue><ssdm name="p_addr79"/></StgValue>
</operation>

<operation id="1723" st_id="41" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5749">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_9" val="1"/>
<literal name="tmp_7_67" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1458" bw="64" op_0_bw="14">
<![CDATA[
:1  %tmp_159 = zext i14 %p_addr79 to i64

]]></node>
<StgValue><ssdm name="tmp_159"/></StgValue>
</operation>

<operation id="1724" st_id="41" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5749">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_9" val="1"/>
<literal name="tmp_7_67" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1459" bw="14" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:2  %A_addr_74 = getelementptr [10000 x i32]* %A, i64 0, i64 %tmp_159

]]></node>
<StgValue><ssdm name="A_addr_74"/></StgValue>
</operation>

<operation id="1725" st_id="41" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5749">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_9" val="1"/>
<literal name="tmp_7_67" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1460" bw="32" op_0_bw="14">
<![CDATA[
:3  %A_load_74 = load i32* %A_addr_74, align 4

]]></node>
<StgValue><ssdm name="A_load_74"/></StgValue>
</operation>

<operation id="1726" st_id="41" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5750">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_9" val="1"/>
<literal name="tmp_7_68" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1475" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
:0  %p_addr76 = add i14 %tmp_217, 75

]]></node>
<StgValue><ssdm name="p_addr76"/></StgValue>
</operation>

<operation id="1727" st_id="41" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5750">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_9" val="1"/>
<literal name="tmp_7_68" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1476" bw="64" op_0_bw="14">
<![CDATA[
:1  %tmp_161 = zext i14 %p_addr76 to i64

]]></node>
<StgValue><ssdm name="tmp_161"/></StgValue>
</operation>

<operation id="1728" st_id="41" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5750">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_9" val="1"/>
<literal name="tmp_7_68" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1477" bw="14" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:2  %A_addr_75 = getelementptr [10000 x i32]* %A, i64 0, i64 %tmp_161

]]></node>
<StgValue><ssdm name="A_addr_75"/></StgValue>
</operation>

<operation id="1729" st_id="41" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5750">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_9" val="1"/>
<literal name="tmp_7_68" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1478" bw="32" op_0_bw="14">
<![CDATA[
:3  %A_load_75 = load i32* %A_addr_75, align 4

]]></node>
<StgValue><ssdm name="A_load_75"/></StgValue>
</operation>

<operation id="1730" st_id="41" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5751">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_9" val="1"/>
<literal name="tmp_7_69" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1501" bw="32" op_0_bw="14">
<![CDATA[
:8  %B_load_76 = load i32* %B_addr_76, align 4

]]></node>
<StgValue><ssdm name="B_load_76"/></StgValue>
</operation>

<operation id="1731" st_id="41" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5752">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_9" val="1"/>
<literal name="tmp_7_70" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1519" bw="32" op_0_bw="14">
<![CDATA[
:8  %B_load_77 = load i32* %B_addr_77, align 4

]]></node>
<StgValue><ssdm name="B_load_77"/></StgValue>
</operation>

<operation id="1732" st_id="41" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5753">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_9" val="1"/>
<literal name="tmp_7_71" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1533" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
:4  %p_addr178 = add i10 %tmp_trn_cast616_cast2, -392

]]></node>
<StgValue><ssdm name="p_addr178"/></StgValue>
</operation>

<operation id="1733" st_id="41" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5753">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_9" val="1"/>
<literal name="tmp_7_71" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1534" bw="13" op_0_bw="10">
<![CDATA[
:5  %p_addr178_cast = sext i10 %p_addr178 to i13

]]></node>
<StgValue><ssdm name="p_addr178_cast"/></StgValue>
</operation>

<operation id="1734" st_id="41" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5753">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_9" val="1"/>
<literal name="tmp_7_71" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1535" bw="64" op_0_bw="13">
<![CDATA[
:6  %tmp_168 = zext i13 %p_addr178_cast to i64

]]></node>
<StgValue><ssdm name="tmp_168"/></StgValue>
</operation>

<operation id="1735" st_id="41" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5753">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_9" val="1"/>
<literal name="tmp_7_71" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1536" bw="14" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:7  %B_addr_78 = getelementptr [10000 x i32]* %B, i64 0, i64 %tmp_168

]]></node>
<StgValue><ssdm name="B_addr_78"/></StgValue>
</operation>

<operation id="1736" st_id="41" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5753">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_9" val="1"/>
<literal name="tmp_7_71" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1537" bw="32" op_0_bw="14">
<![CDATA[
:8  %B_load_78 = load i32* %B_addr_78, align 4

]]></node>
<StgValue><ssdm name="B_load_78"/></StgValue>
</operation>

<operation id="1737" st_id="41" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5754">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_9" val="1"/>
<literal name="tmp_7_72" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1551" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
:4  %p_addr179 = add i10 %tmp_trn_cast616_cast2, -292

]]></node>
<StgValue><ssdm name="p_addr179"/></StgValue>
</operation>

<operation id="1738" st_id="41" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5754">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_9" val="1"/>
<literal name="tmp_7_72" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1552" bw="13" op_0_bw="10">
<![CDATA[
:5  %p_addr179_cast = sext i10 %p_addr179 to i13

]]></node>
<StgValue><ssdm name="p_addr179_cast"/></StgValue>
</operation>

<operation id="1739" st_id="41" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5754">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_9" val="1"/>
<literal name="tmp_7_72" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1553" bw="64" op_0_bw="13">
<![CDATA[
:6  %tmp_170 = zext i13 %p_addr179_cast to i64

]]></node>
<StgValue><ssdm name="tmp_170"/></StgValue>
</operation>

<operation id="1740" st_id="41" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5754">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_9" val="1"/>
<literal name="tmp_7_72" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1554" bw="14" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:7  %B_addr_79 = getelementptr [10000 x i32]* %B, i64 0, i64 %tmp_170

]]></node>
<StgValue><ssdm name="B_addr_79"/></StgValue>
</operation>

<operation id="1741" st_id="41" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5754">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_9" val="1"/>
<literal name="tmp_7_72" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1555" bw="32" op_0_bw="14">
<![CDATA[
:8  %B_load_79 = load i32* %B_addr_79, align 4

]]></node>
<StgValue><ssdm name="B_load_79"/></StgValue>
</operation>
</state>

<state id="42" st_id="42">

<operation id="1742" st_id="42" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5685">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_9" val="1"/>
<literal name="tmp_7_s" val="1"/>
</and_exp></or_exp>
</condition>

<node id="358" bw="0" op_0_bw="64" op_1_bw="14">
<![CDATA[
:12  store i64 %tmp_13_s, i64* %C_addr, align 8

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1743" st_id="42" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5685">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_9" val="1"/>
<literal name="tmp_7_s" val="1"/>
</and_exp></or_exp>
</condition>

<node id="359" bw="0" op_0_bw="0">
<![CDATA[
:13  br label %._crit_edge.10

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1744" st_id="42" stage="1" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5706">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_9" val="1"/>
<literal name="icmp4" val="0"/>
</and_exp></or_exp>
</condition>

<node id="716" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:9  %tmp_11_30 = mul nsw i32 %A_load_31, %B_load_31

]]></node>
<StgValue><ssdm name="tmp_11_30"/></StgValue>
</operation>

<operation id="1745" st_id="42" stage="2" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5707">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_9" val="1"/>
<literal name="tmp_7_26" val="1"/>
</and_exp></or_exp>
</condition>

<node id="733" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:8  %tmp_11_31 = mul nsw i32 %A_load_32, %B_load_32

]]></node>
<StgValue><ssdm name="tmp_11_31"/></StgValue>
</operation>

<operation id="1746" st_id="42" stage="3" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5708">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_9" val="1"/>
<literal name="tmp_7_27" val="1"/>
</and_exp></or_exp>
</condition>

<node id="751" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:9  %tmp_11_32 = mul nsw i32 %A_load_33, %B_load_33

]]></node>
<StgValue><ssdm name="tmp_11_32"/></StgValue>
</operation>

<operation id="1747" st_id="42" stage="4" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5709">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_9" val="1"/>
<literal name="tmp_7_28" val="1"/>
</and_exp></or_exp>
</condition>

<node id="769" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:9  %tmp_11_33 = mul nsw i32 %A_load_34, %B_load_34

]]></node>
<StgValue><ssdm name="tmp_11_33"/></StgValue>
</operation>

<operation id="1748" st_id="42" stage="5" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5710">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_9" val="1"/>
<literal name="tmp_7_29" val="1"/>
</and_exp></or_exp>
</condition>

<node id="787" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:9  %tmp_11_34 = mul nsw i32 %A_load_35, %B_load_35

]]></node>
<StgValue><ssdm name="tmp_11_34"/></StgValue>
</operation>

<operation id="1749" st_id="42" stage="6" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5711">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_9" val="1"/>
<literal name="tmp_7_30" val="1"/>
</and_exp></or_exp>
</condition>

<node id="805" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:9  %tmp_11_35 = mul nsw i32 %A_load_36, %B_load_36

]]></node>
<StgValue><ssdm name="tmp_11_35"/></StgValue>
</operation>

<operation id="1750" st_id="42" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5749">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_9" val="1"/>
<literal name="tmp_7_67" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1460" bw="32" op_0_bw="14">
<![CDATA[
:3  %A_load_74 = load i32* %A_addr_74, align 4

]]></node>
<StgValue><ssdm name="A_load_74"/></StgValue>
</operation>

<operation id="1751" st_id="42" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5750">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_9" val="1"/>
<literal name="tmp_7_68" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1478" bw="32" op_0_bw="14">
<![CDATA[
:3  %A_load_75 = load i32* %A_addr_75, align 4

]]></node>
<StgValue><ssdm name="A_load_75"/></StgValue>
</operation>

<operation id="1752" st_id="42" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5751">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_9" val="1"/>
<literal name="tmp_7_69" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1493" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
:0  %p_addr73 = add i14 %tmp_217, 76

]]></node>
<StgValue><ssdm name="p_addr73"/></StgValue>
</operation>

<operation id="1753" st_id="42" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5751">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_9" val="1"/>
<literal name="tmp_7_69" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1494" bw="64" op_0_bw="14">
<![CDATA[
:1  %tmp_163 = zext i14 %p_addr73 to i64

]]></node>
<StgValue><ssdm name="tmp_163"/></StgValue>
</operation>

<operation id="1754" st_id="42" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5751">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_9" val="1"/>
<literal name="tmp_7_69" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1495" bw="14" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:2  %A_addr_76 = getelementptr [10000 x i32]* %A, i64 0, i64 %tmp_163

]]></node>
<StgValue><ssdm name="A_addr_76"/></StgValue>
</operation>

<operation id="1755" st_id="42" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5751">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_9" val="1"/>
<literal name="tmp_7_69" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1496" bw="32" op_0_bw="14">
<![CDATA[
:3  %A_load_76 = load i32* %A_addr_76, align 4

]]></node>
<StgValue><ssdm name="A_load_76"/></StgValue>
</operation>

<operation id="1756" st_id="42" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5752">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_9" val="1"/>
<literal name="tmp_7_70" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1511" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
:0  %p_addr70 = add i14 %tmp_217, 77

]]></node>
<StgValue><ssdm name="p_addr70"/></StgValue>
</operation>

<operation id="1757" st_id="42" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5752">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_9" val="1"/>
<literal name="tmp_7_70" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1512" bw="64" op_0_bw="14">
<![CDATA[
:1  %tmp_165 = zext i14 %p_addr70 to i64

]]></node>
<StgValue><ssdm name="tmp_165"/></StgValue>
</operation>

<operation id="1758" st_id="42" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5752">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_9" val="1"/>
<literal name="tmp_7_70" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1513" bw="14" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:2  %A_addr_77 = getelementptr [10000 x i32]* %A, i64 0, i64 %tmp_165

]]></node>
<StgValue><ssdm name="A_addr_77"/></StgValue>
</operation>

<operation id="1759" st_id="42" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5752">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_9" val="1"/>
<literal name="tmp_7_70" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1514" bw="32" op_0_bw="14">
<![CDATA[
:3  %A_load_77 = load i32* %A_addr_77, align 4

]]></node>
<StgValue><ssdm name="A_load_77"/></StgValue>
</operation>

<operation id="1760" st_id="42" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5753">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_9" val="1"/>
<literal name="tmp_7_71" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1537" bw="32" op_0_bw="14">
<![CDATA[
:8  %B_load_78 = load i32* %B_addr_78, align 4

]]></node>
<StgValue><ssdm name="B_load_78"/></StgValue>
</operation>

<operation id="1761" st_id="42" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5754">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_9" val="1"/>
<literal name="tmp_7_72" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1555" bw="32" op_0_bw="14">
<![CDATA[
:8  %B_load_79 = load i32* %B_addr_79, align 4

]]></node>
<StgValue><ssdm name="B_load_79"/></StgValue>
</operation>

<operation id="1762" st_id="42" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5755">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_9" val="1"/>
<literal name="tmp_7_73" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1569" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
:4  %p_addr180 = add i9 %tmp_trn_cast616_cast1, -192

]]></node>
<StgValue><ssdm name="p_addr180"/></StgValue>
</operation>

<operation id="1763" st_id="42" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5755">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_9" val="1"/>
<literal name="tmp_7_73" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1570" bw="13" op_0_bw="9">
<![CDATA[
:5  %p_addr180_cast = sext i9 %p_addr180 to i13

]]></node>
<StgValue><ssdm name="p_addr180_cast"/></StgValue>
</operation>

<operation id="1764" st_id="42" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5755">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_9" val="1"/>
<literal name="tmp_7_73" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1571" bw="64" op_0_bw="13">
<![CDATA[
:6  %tmp_172 = zext i13 %p_addr180_cast to i64

]]></node>
<StgValue><ssdm name="tmp_172"/></StgValue>
</operation>

<operation id="1765" st_id="42" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5755">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_9" val="1"/>
<literal name="tmp_7_73" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1572" bw="14" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:7  %B_addr_80 = getelementptr [10000 x i32]* %B, i64 0, i64 %tmp_172

]]></node>
<StgValue><ssdm name="B_addr_80"/></StgValue>
</operation>

<operation id="1766" st_id="42" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5755">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_9" val="1"/>
<literal name="tmp_7_73" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1573" bw="32" op_0_bw="14">
<![CDATA[
:8  %B_load_80 = load i32* %B_addr_80, align 4

]]></node>
<StgValue><ssdm name="B_load_80"/></StgValue>
</operation>

<operation id="1767" st_id="42" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5756">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_9" val="1"/>
<literal name="tmp_7_74" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1587" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
:4  %p_addr181 = add i14 %tmp_trn_cast, 8100

]]></node>
<StgValue><ssdm name="p_addr181"/></StgValue>
</operation>

<operation id="1768" st_id="42" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5756">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_9" val="1"/>
<literal name="tmp_7_74" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1588" bw="64" op_0_bw="14">
<![CDATA[
:5  %tmp_174 = zext i14 %p_addr181 to i64

]]></node>
<StgValue><ssdm name="tmp_174"/></StgValue>
</operation>

<operation id="1769" st_id="42" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5756">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_9" val="1"/>
<literal name="tmp_7_74" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1589" bw="14" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:6  %B_addr_81 = getelementptr [10000 x i32]* %B, i64 0, i64 %tmp_174

]]></node>
<StgValue><ssdm name="B_addr_81"/></StgValue>
</operation>

<operation id="1770" st_id="42" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5756">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_9" val="1"/>
<literal name="tmp_7_74" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1590" bw="32" op_0_bw="14">
<![CDATA[
:7  %B_load_81 = load i32* %B_addr_81, align 4

]]></node>
<StgValue><ssdm name="B_load_81"/></StgValue>
</operation>
</state>

<state id="43" st_id="43">

<operation id="1771" st_id="43" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5686">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_9" val="1"/>
<literal name="tmp_7_1" val="1"/>
</and_exp></or_exp>
</condition>

<node id="373" bw="64" op_0_bw="14">
<![CDATA[
:10  %C_load_10 = load i64* %C_addr, align 8

]]></node>
<StgValue><ssdm name="C_load_10"/></StgValue>
</operation>

<operation id="1772" st_id="43" stage="1" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5707">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_9" val="1"/>
<literal name="tmp_7_26" val="1"/>
</and_exp></or_exp>
</condition>

<node id="733" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:8  %tmp_11_31 = mul nsw i32 %A_load_32, %B_load_32

]]></node>
<StgValue><ssdm name="tmp_11_31"/></StgValue>
</operation>

<operation id="1773" st_id="43" stage="2" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5708">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_9" val="1"/>
<literal name="tmp_7_27" val="1"/>
</and_exp></or_exp>
</condition>

<node id="751" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:9  %tmp_11_32 = mul nsw i32 %A_load_33, %B_load_33

]]></node>
<StgValue><ssdm name="tmp_11_32"/></StgValue>
</operation>

<operation id="1774" st_id="43" stage="3" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5709">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_9" val="1"/>
<literal name="tmp_7_28" val="1"/>
</and_exp></or_exp>
</condition>

<node id="769" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:9  %tmp_11_33 = mul nsw i32 %A_load_34, %B_load_34

]]></node>
<StgValue><ssdm name="tmp_11_33"/></StgValue>
</operation>

<operation id="1775" st_id="43" stage="4" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5710">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_9" val="1"/>
<literal name="tmp_7_29" val="1"/>
</and_exp></or_exp>
</condition>

<node id="787" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:9  %tmp_11_34 = mul nsw i32 %A_load_35, %B_load_35

]]></node>
<StgValue><ssdm name="tmp_11_34"/></StgValue>
</operation>

<operation id="1776" st_id="43" stage="5" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5711">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_9" val="1"/>
<literal name="tmp_7_30" val="1"/>
</and_exp></or_exp>
</condition>

<node id="805" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:9  %tmp_11_35 = mul nsw i32 %A_load_36, %B_load_36

]]></node>
<StgValue><ssdm name="tmp_11_35"/></StgValue>
</operation>

<operation id="1777" st_id="43" stage="6" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5712">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_9" val="1"/>
<literal name="tmp_7_31" val="1"/>
</and_exp></or_exp>
</condition>

<node id="823" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:9  %tmp_11_36 = mul nsw i32 %A_load_37, %B_load_37

]]></node>
<StgValue><ssdm name="tmp_11_36"/></StgValue>
</operation>

<operation id="1778" st_id="43" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5751">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_9" val="1"/>
<literal name="tmp_7_69" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1496" bw="32" op_0_bw="14">
<![CDATA[
:3  %A_load_76 = load i32* %A_addr_76, align 4

]]></node>
<StgValue><ssdm name="A_load_76"/></StgValue>
</operation>

<operation id="1779" st_id="43" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5752">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_9" val="1"/>
<literal name="tmp_7_70" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1514" bw="32" op_0_bw="14">
<![CDATA[
:3  %A_load_77 = load i32* %A_addr_77, align 4

]]></node>
<StgValue><ssdm name="A_load_77"/></StgValue>
</operation>

<operation id="1780" st_id="43" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5753">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_9" val="1"/>
<literal name="tmp_7_71" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1529" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
:0  %p_addr67 = add i14 %tmp_217, 78

]]></node>
<StgValue><ssdm name="p_addr67"/></StgValue>
</operation>

<operation id="1781" st_id="43" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5753">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_9" val="1"/>
<literal name="tmp_7_71" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1530" bw="64" op_0_bw="14">
<![CDATA[
:1  %tmp_167 = zext i14 %p_addr67 to i64

]]></node>
<StgValue><ssdm name="tmp_167"/></StgValue>
</operation>

<operation id="1782" st_id="43" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5753">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_9" val="1"/>
<literal name="tmp_7_71" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1531" bw="14" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:2  %A_addr_78 = getelementptr [10000 x i32]* %A, i64 0, i64 %tmp_167

]]></node>
<StgValue><ssdm name="A_addr_78"/></StgValue>
</operation>

<operation id="1783" st_id="43" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5753">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_9" val="1"/>
<literal name="tmp_7_71" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1532" bw="32" op_0_bw="14">
<![CDATA[
:3  %A_load_78 = load i32* %A_addr_78, align 4

]]></node>
<StgValue><ssdm name="A_load_78"/></StgValue>
</operation>

<operation id="1784" st_id="43" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5754">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_9" val="1"/>
<literal name="tmp_7_72" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1547" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
:0  %p_addr64 = add i14 %tmp_217, 79

]]></node>
<StgValue><ssdm name="p_addr64"/></StgValue>
</operation>

<operation id="1785" st_id="43" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5754">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_9" val="1"/>
<literal name="tmp_7_72" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1548" bw="64" op_0_bw="14">
<![CDATA[
:1  %tmp_169 = zext i14 %p_addr64 to i64

]]></node>
<StgValue><ssdm name="tmp_169"/></StgValue>
</operation>

<operation id="1786" st_id="43" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5754">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_9" val="1"/>
<literal name="tmp_7_72" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1549" bw="14" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:2  %A_addr_79 = getelementptr [10000 x i32]* %A, i64 0, i64 %tmp_169

]]></node>
<StgValue><ssdm name="A_addr_79"/></StgValue>
</operation>

<operation id="1787" st_id="43" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5754">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_9" val="1"/>
<literal name="tmp_7_72" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1550" bw="32" op_0_bw="14">
<![CDATA[
:3  %A_load_79 = load i32* %A_addr_79, align 4

]]></node>
<StgValue><ssdm name="A_load_79"/></StgValue>
</operation>

<operation id="1788" st_id="43" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5755">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_9" val="1"/>
<literal name="tmp_7_73" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1573" bw="32" op_0_bw="14">
<![CDATA[
:8  %B_load_80 = load i32* %B_addr_80, align 4

]]></node>
<StgValue><ssdm name="B_load_80"/></StgValue>
</operation>

<operation id="1789" st_id="43" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5756">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_9" val="1"/>
<literal name="tmp_7_74" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1590" bw="32" op_0_bw="14">
<![CDATA[
:7  %B_load_81 = load i32* %B_addr_81, align 4

]]></node>
<StgValue><ssdm name="B_load_81"/></StgValue>
</operation>

<operation id="1790" st_id="43" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5757">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_9" val="1"/>
<literal name="tmp_7_75" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1604" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
:4  %p_addr182 = add i14 %tmp_trn_cast, -8184

]]></node>
<StgValue><ssdm name="p_addr182"/></StgValue>
</operation>

<operation id="1791" st_id="43" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5757">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_9" val="1"/>
<literal name="tmp_7_75" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1605" bw="64" op_0_bw="14">
<![CDATA[
:5  %tmp_176 = zext i14 %p_addr182 to i64

]]></node>
<StgValue><ssdm name="tmp_176"/></StgValue>
</operation>

<operation id="1792" st_id="43" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5757">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_9" val="1"/>
<literal name="tmp_7_75" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1606" bw="14" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:6  %B_addr_82 = getelementptr [10000 x i32]* %B, i64 0, i64 %tmp_176

]]></node>
<StgValue><ssdm name="B_addr_82"/></StgValue>
</operation>

<operation id="1793" st_id="43" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5757">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_9" val="1"/>
<literal name="tmp_7_75" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1607" bw="32" op_0_bw="14">
<![CDATA[
:7  %B_load_82 = load i32* %B_addr_82, align 4

]]></node>
<StgValue><ssdm name="B_load_82"/></StgValue>
</operation>

<operation id="1794" st_id="43" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5758">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_9" val="1"/>
<literal name="tmp_7_76" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1621" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
:4  %p_addr183 = add i14 %tmp_trn_cast, -8084

]]></node>
<StgValue><ssdm name="p_addr183"/></StgValue>
</operation>

<operation id="1795" st_id="43" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5758">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_9" val="1"/>
<literal name="tmp_7_76" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1622" bw="64" op_0_bw="14">
<![CDATA[
:5  %tmp_178 = zext i14 %p_addr183 to i64

]]></node>
<StgValue><ssdm name="tmp_178"/></StgValue>
</operation>

<operation id="1796" st_id="43" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5758">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_9" val="1"/>
<literal name="tmp_7_76" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1623" bw="14" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:6  %B_addr_83 = getelementptr [10000 x i32]* %B, i64 0, i64 %tmp_178

]]></node>
<StgValue><ssdm name="B_addr_83"/></StgValue>
</operation>

<operation id="1797" st_id="43" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5758">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_9" val="1"/>
<literal name="tmp_7_76" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1624" bw="32" op_0_bw="14">
<![CDATA[
:7  %B_load_83 = load i32* %B_addr_83, align 4

]]></node>
<StgValue><ssdm name="B_load_83"/></StgValue>
</operation>
</state>

<state id="44" st_id="44">

<operation id="1798" st_id="44" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5686">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_9" val="1"/>
<literal name="tmp_7_1" val="1"/>
</and_exp></or_exp>
</condition>

<node id="372" bw="64" op_0_bw="32">
<![CDATA[
:9  %tmp_12_10 = sext i32 %tmp_11_10 to i64

]]></node>
<StgValue><ssdm name="tmp_12_10"/></StgValue>
</operation>

<operation id="1799" st_id="44" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5686">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_9" val="1"/>
<literal name="tmp_7_1" val="1"/>
</and_exp></or_exp>
</condition>

<node id="373" bw="64" op_0_bw="14">
<![CDATA[
:10  %C_load_10 = load i64* %C_addr, align 8

]]></node>
<StgValue><ssdm name="C_load_10"/></StgValue>
</operation>

<operation id="1800" st_id="44" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5686">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_9" val="1"/>
<literal name="tmp_7_1" val="1"/>
</and_exp></or_exp>
</condition>

<node id="374" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:11  %tmp_13_10 = add nsw i64 %tmp_12_10, %C_load_10

]]></node>
<StgValue><ssdm name="tmp_13_10"/></StgValue>
</operation>

<operation id="1801" st_id="44" stage="1" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5708">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_9" val="1"/>
<literal name="tmp_7_27" val="1"/>
</and_exp></or_exp>
</condition>

<node id="751" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:9  %tmp_11_32 = mul nsw i32 %A_load_33, %B_load_33

]]></node>
<StgValue><ssdm name="tmp_11_32"/></StgValue>
</operation>

<operation id="1802" st_id="44" stage="2" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5709">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_9" val="1"/>
<literal name="tmp_7_28" val="1"/>
</and_exp></or_exp>
</condition>

<node id="769" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:9  %tmp_11_33 = mul nsw i32 %A_load_34, %B_load_34

]]></node>
<StgValue><ssdm name="tmp_11_33"/></StgValue>
</operation>

<operation id="1803" st_id="44" stage="3" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5710">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_9" val="1"/>
<literal name="tmp_7_29" val="1"/>
</and_exp></or_exp>
</condition>

<node id="787" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:9  %tmp_11_34 = mul nsw i32 %A_load_35, %B_load_35

]]></node>
<StgValue><ssdm name="tmp_11_34"/></StgValue>
</operation>

<operation id="1804" st_id="44" stage="4" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5711">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_9" val="1"/>
<literal name="tmp_7_30" val="1"/>
</and_exp></or_exp>
</condition>

<node id="805" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:9  %tmp_11_35 = mul nsw i32 %A_load_36, %B_load_36

]]></node>
<StgValue><ssdm name="tmp_11_35"/></StgValue>
</operation>

<operation id="1805" st_id="44" stage="5" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5712">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_9" val="1"/>
<literal name="tmp_7_31" val="1"/>
</and_exp></or_exp>
</condition>

<node id="823" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:9  %tmp_11_36 = mul nsw i32 %A_load_37, %B_load_37

]]></node>
<StgValue><ssdm name="tmp_11_36"/></StgValue>
</operation>

<operation id="1806" st_id="44" stage="6" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5713">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_9" val="1"/>
<literal name="tmp_7_32" val="1"/>
</and_exp></or_exp>
</condition>

<node id="841" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:9  %tmp_11_37 = mul nsw i32 %A_load_38, %B_load_38

]]></node>
<StgValue><ssdm name="tmp_11_37"/></StgValue>
</operation>

<operation id="1807" st_id="44" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5753">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_9" val="1"/>
<literal name="tmp_7_71" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1532" bw="32" op_0_bw="14">
<![CDATA[
:3  %A_load_78 = load i32* %A_addr_78, align 4

]]></node>
<StgValue><ssdm name="A_load_78"/></StgValue>
</operation>

<operation id="1808" st_id="44" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5754">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_9" val="1"/>
<literal name="tmp_7_72" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1550" bw="32" op_0_bw="14">
<![CDATA[
:3  %A_load_79 = load i32* %A_addr_79, align 4

]]></node>
<StgValue><ssdm name="A_load_79"/></StgValue>
</operation>

<operation id="1809" st_id="44" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5755">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_9" val="1"/>
<literal name="tmp_7_73" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1565" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
:0  %p_addr61 = add i14 %tmp_217, 80

]]></node>
<StgValue><ssdm name="p_addr61"/></StgValue>
</operation>

<operation id="1810" st_id="44" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5755">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_9" val="1"/>
<literal name="tmp_7_73" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1566" bw="64" op_0_bw="14">
<![CDATA[
:1  %tmp_171 = zext i14 %p_addr61 to i64

]]></node>
<StgValue><ssdm name="tmp_171"/></StgValue>
</operation>

<operation id="1811" st_id="44" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5755">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_9" val="1"/>
<literal name="tmp_7_73" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1567" bw="14" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:2  %A_addr_80 = getelementptr [10000 x i32]* %A, i64 0, i64 %tmp_171

]]></node>
<StgValue><ssdm name="A_addr_80"/></StgValue>
</operation>

<operation id="1812" st_id="44" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5755">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_9" val="1"/>
<literal name="tmp_7_73" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1568" bw="32" op_0_bw="14">
<![CDATA[
:3  %A_load_80 = load i32* %A_addr_80, align 4

]]></node>
<StgValue><ssdm name="A_load_80"/></StgValue>
</operation>

<operation id="1813" st_id="44" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5756">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_9" val="1"/>
<literal name="tmp_7_74" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1583" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
:0  %p_addr58 = add i14 %tmp_217, 81

]]></node>
<StgValue><ssdm name="p_addr58"/></StgValue>
</operation>

<operation id="1814" st_id="44" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5756">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_9" val="1"/>
<literal name="tmp_7_74" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1584" bw="64" op_0_bw="14">
<![CDATA[
:1  %tmp_173 = zext i14 %p_addr58 to i64

]]></node>
<StgValue><ssdm name="tmp_173"/></StgValue>
</operation>

<operation id="1815" st_id="44" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5756">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_9" val="1"/>
<literal name="tmp_7_74" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1585" bw="14" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:2  %A_addr_81 = getelementptr [10000 x i32]* %A, i64 0, i64 %tmp_173

]]></node>
<StgValue><ssdm name="A_addr_81"/></StgValue>
</operation>

<operation id="1816" st_id="44" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5756">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_9" val="1"/>
<literal name="tmp_7_74" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1586" bw="32" op_0_bw="14">
<![CDATA[
:3  %A_load_81 = load i32* %A_addr_81, align 4

]]></node>
<StgValue><ssdm name="A_load_81"/></StgValue>
</operation>

<operation id="1817" st_id="44" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5757">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_9" val="1"/>
<literal name="tmp_7_75" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1607" bw="32" op_0_bw="14">
<![CDATA[
:7  %B_load_82 = load i32* %B_addr_82, align 4

]]></node>
<StgValue><ssdm name="B_load_82"/></StgValue>
</operation>

<operation id="1818" st_id="44" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5758">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_9" val="1"/>
<literal name="tmp_7_76" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1624" bw="32" op_0_bw="14">
<![CDATA[
:7  %B_load_83 = load i32* %B_addr_83, align 4

]]></node>
<StgValue><ssdm name="B_load_83"/></StgValue>
</operation>

<operation id="1819" st_id="44" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5759">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_9" val="1"/>
<literal name="tmp_7_77" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1638" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
:4  %p_addr184 = add i14 %tmp_trn_cast, -7984

]]></node>
<StgValue><ssdm name="p_addr184"/></StgValue>
</operation>

<operation id="1820" st_id="44" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5759">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_9" val="1"/>
<literal name="tmp_7_77" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1639" bw="64" op_0_bw="14">
<![CDATA[
:5  %tmp_180 = zext i14 %p_addr184 to i64

]]></node>
<StgValue><ssdm name="tmp_180"/></StgValue>
</operation>

<operation id="1821" st_id="44" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5759">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_9" val="1"/>
<literal name="tmp_7_77" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1640" bw="14" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:6  %B_addr_84 = getelementptr [10000 x i32]* %B, i64 0, i64 %tmp_180

]]></node>
<StgValue><ssdm name="B_addr_84"/></StgValue>
</operation>

<operation id="1822" st_id="44" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5759">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_9" val="1"/>
<literal name="tmp_7_77" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1641" bw="32" op_0_bw="14">
<![CDATA[
:7  %B_load_84 = load i32* %B_addr_84, align 4

]]></node>
<StgValue><ssdm name="B_load_84"/></StgValue>
</operation>

<operation id="1823" st_id="44" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5760">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_9" val="1"/>
<literal name="tmp_7_78" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1655" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
:4  %p_addr185 = add i14 %tmp_trn_cast, -7884

]]></node>
<StgValue><ssdm name="p_addr185"/></StgValue>
</operation>

<operation id="1824" st_id="44" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5760">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_9" val="1"/>
<literal name="tmp_7_78" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1656" bw="64" op_0_bw="14">
<![CDATA[
:5  %tmp_182 = zext i14 %p_addr185 to i64

]]></node>
<StgValue><ssdm name="tmp_182"/></StgValue>
</operation>

<operation id="1825" st_id="44" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5760">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_9" val="1"/>
<literal name="tmp_7_78" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1657" bw="14" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:6  %B_addr_85 = getelementptr [10000 x i32]* %B, i64 0, i64 %tmp_182

]]></node>
<StgValue><ssdm name="B_addr_85"/></StgValue>
</operation>

<operation id="1826" st_id="44" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5760">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_9" val="1"/>
<literal name="tmp_7_78" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1658" bw="32" op_0_bw="14">
<![CDATA[
:7  %B_load_85 = load i32* %B_addr_85, align 4

]]></node>
<StgValue><ssdm name="B_load_85"/></StgValue>
</operation>
</state>

<state id="45" st_id="45">

<operation id="1827" st_id="45" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5686">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_9" val="1"/>
<literal name="tmp_7_1" val="1"/>
</and_exp></or_exp>
</condition>

<node id="375" bw="0" op_0_bw="64" op_1_bw="14">
<![CDATA[
:12  store i64 %tmp_13_10, i64* %C_addr, align 8

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1828" st_id="45" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5686">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_9" val="1"/>
<literal name="tmp_7_1" val="1"/>
</and_exp></or_exp>
</condition>

<node id="376" bw="0" op_0_bw="0">
<![CDATA[
:13  br label %._crit_edge.11

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1829" st_id="45" stage="1" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5709">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_9" val="1"/>
<literal name="tmp_7_28" val="1"/>
</and_exp></or_exp>
</condition>

<node id="769" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:9  %tmp_11_33 = mul nsw i32 %A_load_34, %B_load_34

]]></node>
<StgValue><ssdm name="tmp_11_33"/></StgValue>
</operation>

<operation id="1830" st_id="45" stage="2" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5710">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_9" val="1"/>
<literal name="tmp_7_29" val="1"/>
</and_exp></or_exp>
</condition>

<node id="787" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:9  %tmp_11_34 = mul nsw i32 %A_load_35, %B_load_35

]]></node>
<StgValue><ssdm name="tmp_11_34"/></StgValue>
</operation>

<operation id="1831" st_id="45" stage="3" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5711">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_9" val="1"/>
<literal name="tmp_7_30" val="1"/>
</and_exp></or_exp>
</condition>

<node id="805" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:9  %tmp_11_35 = mul nsw i32 %A_load_36, %B_load_36

]]></node>
<StgValue><ssdm name="tmp_11_35"/></StgValue>
</operation>

<operation id="1832" st_id="45" stage="4" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5712">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_9" val="1"/>
<literal name="tmp_7_31" val="1"/>
</and_exp></or_exp>
</condition>

<node id="823" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:9  %tmp_11_36 = mul nsw i32 %A_load_37, %B_load_37

]]></node>
<StgValue><ssdm name="tmp_11_36"/></StgValue>
</operation>

<operation id="1833" st_id="45" stage="5" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5713">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_9" val="1"/>
<literal name="tmp_7_32" val="1"/>
</and_exp></or_exp>
</condition>

<node id="841" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:9  %tmp_11_37 = mul nsw i32 %A_load_38, %B_load_38

]]></node>
<StgValue><ssdm name="tmp_11_37"/></StgValue>
</operation>

<operation id="1834" st_id="45" stage="6" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5714">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_9" val="1"/>
<literal name="tmp_7_33" val="1"/>
</and_exp></or_exp>
</condition>

<node id="859" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:9  %tmp_11_38 = mul nsw i32 %A_load_39, %B_load_39

]]></node>
<StgValue><ssdm name="tmp_11_38"/></StgValue>
</operation>

<operation id="1835" st_id="45" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5755">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_9" val="1"/>
<literal name="tmp_7_73" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1568" bw="32" op_0_bw="14">
<![CDATA[
:3  %A_load_80 = load i32* %A_addr_80, align 4

]]></node>
<StgValue><ssdm name="A_load_80"/></StgValue>
</operation>

<operation id="1836" st_id="45" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5756">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_9" val="1"/>
<literal name="tmp_7_74" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1586" bw="32" op_0_bw="14">
<![CDATA[
:3  %A_load_81 = load i32* %A_addr_81, align 4

]]></node>
<StgValue><ssdm name="A_load_81"/></StgValue>
</operation>

<operation id="1837" st_id="45" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5757">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_9" val="1"/>
<literal name="tmp_7_75" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1600" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
:0  %p_addr55 = add i14 %tmp_217, 82

]]></node>
<StgValue><ssdm name="p_addr55"/></StgValue>
</operation>

<operation id="1838" st_id="45" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5757">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_9" val="1"/>
<literal name="tmp_7_75" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1601" bw="64" op_0_bw="14">
<![CDATA[
:1  %tmp_175 = zext i14 %p_addr55 to i64

]]></node>
<StgValue><ssdm name="tmp_175"/></StgValue>
</operation>

<operation id="1839" st_id="45" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5757">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_9" val="1"/>
<literal name="tmp_7_75" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1602" bw="14" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:2  %A_addr_82 = getelementptr [10000 x i32]* %A, i64 0, i64 %tmp_175

]]></node>
<StgValue><ssdm name="A_addr_82"/></StgValue>
</operation>

<operation id="1840" st_id="45" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5757">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_9" val="1"/>
<literal name="tmp_7_75" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1603" bw="32" op_0_bw="14">
<![CDATA[
:3  %A_load_82 = load i32* %A_addr_82, align 4

]]></node>
<StgValue><ssdm name="A_load_82"/></StgValue>
</operation>

<operation id="1841" st_id="45" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5758">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_9" val="1"/>
<literal name="tmp_7_76" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1617" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
:0  %p_addr52 = add i14 %tmp_217, 83

]]></node>
<StgValue><ssdm name="p_addr52"/></StgValue>
</operation>

<operation id="1842" st_id="45" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5758">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_9" val="1"/>
<literal name="tmp_7_76" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1618" bw="64" op_0_bw="14">
<![CDATA[
:1  %tmp_177 = zext i14 %p_addr52 to i64

]]></node>
<StgValue><ssdm name="tmp_177"/></StgValue>
</operation>

<operation id="1843" st_id="45" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5758">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_9" val="1"/>
<literal name="tmp_7_76" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1619" bw="14" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:2  %A_addr_83 = getelementptr [10000 x i32]* %A, i64 0, i64 %tmp_177

]]></node>
<StgValue><ssdm name="A_addr_83"/></StgValue>
</operation>

<operation id="1844" st_id="45" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5758">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_9" val="1"/>
<literal name="tmp_7_76" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1620" bw="32" op_0_bw="14">
<![CDATA[
:3  %A_load_83 = load i32* %A_addr_83, align 4

]]></node>
<StgValue><ssdm name="A_load_83"/></StgValue>
</operation>

<operation id="1845" st_id="45" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5759">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_9" val="1"/>
<literal name="tmp_7_77" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1641" bw="32" op_0_bw="14">
<![CDATA[
:7  %B_load_84 = load i32* %B_addr_84, align 4

]]></node>
<StgValue><ssdm name="B_load_84"/></StgValue>
</operation>

<operation id="1846" st_id="45" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5760">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_9" val="1"/>
<literal name="tmp_7_78" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1658" bw="32" op_0_bw="14">
<![CDATA[
:7  %B_load_85 = load i32* %B_addr_85, align 4

]]></node>
<StgValue><ssdm name="B_load_85"/></StgValue>
</operation>

<operation id="1847" st_id="45" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5761">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_9" val="1"/>
<literal name="tmp_7_79" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1672" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
:4  %p_addr186 = add i14 %tmp_trn_cast, -7784

]]></node>
<StgValue><ssdm name="p_addr186"/></StgValue>
</operation>

<operation id="1848" st_id="45" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5761">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_9" val="1"/>
<literal name="tmp_7_79" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1673" bw="64" op_0_bw="14">
<![CDATA[
:5  %tmp_184 = zext i14 %p_addr186 to i64

]]></node>
<StgValue><ssdm name="tmp_184"/></StgValue>
</operation>

<operation id="1849" st_id="45" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5761">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_9" val="1"/>
<literal name="tmp_7_79" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1674" bw="14" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:6  %B_addr_86 = getelementptr [10000 x i32]* %B, i64 0, i64 %tmp_184

]]></node>
<StgValue><ssdm name="B_addr_86"/></StgValue>
</operation>

<operation id="1850" st_id="45" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5761">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_9" val="1"/>
<literal name="tmp_7_79" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1675" bw="32" op_0_bw="14">
<![CDATA[
:7  %B_load_86 = load i32* %B_addr_86, align 4

]]></node>
<StgValue><ssdm name="B_load_86"/></StgValue>
</operation>

<operation id="1851" st_id="45" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5762">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_9" val="1"/>
<literal name="tmp_7_80" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1689" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
:4  %p_addr187 = add i14 %tmp_trn_cast, -7684

]]></node>
<StgValue><ssdm name="p_addr187"/></StgValue>
</operation>

<operation id="1852" st_id="45" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5762">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_9" val="1"/>
<literal name="tmp_7_80" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1690" bw="64" op_0_bw="14">
<![CDATA[
:5  %tmp_186 = zext i14 %p_addr187 to i64

]]></node>
<StgValue><ssdm name="tmp_186"/></StgValue>
</operation>

<operation id="1853" st_id="45" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5762">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_9" val="1"/>
<literal name="tmp_7_80" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1691" bw="14" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:6  %B_addr_87 = getelementptr [10000 x i32]* %B, i64 0, i64 %tmp_186

]]></node>
<StgValue><ssdm name="B_addr_87"/></StgValue>
</operation>

<operation id="1854" st_id="45" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5762">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_9" val="1"/>
<literal name="tmp_7_80" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1692" bw="32" op_0_bw="14">
<![CDATA[
:7  %B_load_87 = load i32* %B_addr_87, align 4

]]></node>
<StgValue><ssdm name="B_load_87"/></StgValue>
</operation>
</state>

<state id="46" st_id="46">

<operation id="1855" st_id="46" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5687">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_9" val="1"/>
<literal name="tmp_7_3" val="1"/>
</and_exp></or_exp>
</condition>

<node id="390" bw="64" op_0_bw="14">
<![CDATA[
:10  %C_load_11 = load i64* %C_addr, align 8

]]></node>
<StgValue><ssdm name="C_load_11"/></StgValue>
</operation>

<operation id="1856" st_id="46" stage="1" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5710">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_9" val="1"/>
<literal name="tmp_7_29" val="1"/>
</and_exp></or_exp>
</condition>

<node id="787" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:9  %tmp_11_34 = mul nsw i32 %A_load_35, %B_load_35

]]></node>
<StgValue><ssdm name="tmp_11_34"/></StgValue>
</operation>

<operation id="1857" st_id="46" stage="2" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5711">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_9" val="1"/>
<literal name="tmp_7_30" val="1"/>
</and_exp></or_exp>
</condition>

<node id="805" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:9  %tmp_11_35 = mul nsw i32 %A_load_36, %B_load_36

]]></node>
<StgValue><ssdm name="tmp_11_35"/></StgValue>
</operation>

<operation id="1858" st_id="46" stage="3" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5712">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_9" val="1"/>
<literal name="tmp_7_31" val="1"/>
</and_exp></or_exp>
</condition>

<node id="823" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:9  %tmp_11_36 = mul nsw i32 %A_load_37, %B_load_37

]]></node>
<StgValue><ssdm name="tmp_11_36"/></StgValue>
</operation>

<operation id="1859" st_id="46" stage="4" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5713">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_9" val="1"/>
<literal name="tmp_7_32" val="1"/>
</and_exp></or_exp>
</condition>

<node id="841" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:9  %tmp_11_37 = mul nsw i32 %A_load_38, %B_load_38

]]></node>
<StgValue><ssdm name="tmp_11_37"/></StgValue>
</operation>

<operation id="1860" st_id="46" stage="5" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5714">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_9" val="1"/>
<literal name="tmp_7_33" val="1"/>
</and_exp></or_exp>
</condition>

<node id="859" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:9  %tmp_11_38 = mul nsw i32 %A_load_39, %B_load_39

]]></node>
<StgValue><ssdm name="tmp_11_38"/></StgValue>
</operation>

<operation id="1861" st_id="46" stage="6" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5715">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_9" val="1"/>
<literal name="tmp_7_34" val="1"/>
</and_exp></or_exp>
</condition>

<node id="876" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:8  %tmp_11_39 = mul nsw i32 %A_load_40, %B_load_40

]]></node>
<StgValue><ssdm name="tmp_11_39"/></StgValue>
</operation>

<operation id="1862" st_id="46" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5757">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_9" val="1"/>
<literal name="tmp_7_75" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1603" bw="32" op_0_bw="14">
<![CDATA[
:3  %A_load_82 = load i32* %A_addr_82, align 4

]]></node>
<StgValue><ssdm name="A_load_82"/></StgValue>
</operation>

<operation id="1863" st_id="46" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5758">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_9" val="1"/>
<literal name="tmp_7_76" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1620" bw="32" op_0_bw="14">
<![CDATA[
:3  %A_load_83 = load i32* %A_addr_83, align 4

]]></node>
<StgValue><ssdm name="A_load_83"/></StgValue>
</operation>

<operation id="1864" st_id="46" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5759">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_9" val="1"/>
<literal name="tmp_7_77" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1634" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
:0  %p_addr49 = add i14 %tmp_217, 84

]]></node>
<StgValue><ssdm name="p_addr49"/></StgValue>
</operation>

<operation id="1865" st_id="46" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5759">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_9" val="1"/>
<literal name="tmp_7_77" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1635" bw="64" op_0_bw="14">
<![CDATA[
:1  %tmp_179 = zext i14 %p_addr49 to i64

]]></node>
<StgValue><ssdm name="tmp_179"/></StgValue>
</operation>

<operation id="1866" st_id="46" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5759">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_9" val="1"/>
<literal name="tmp_7_77" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1636" bw="14" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:2  %A_addr_84 = getelementptr [10000 x i32]* %A, i64 0, i64 %tmp_179

]]></node>
<StgValue><ssdm name="A_addr_84"/></StgValue>
</operation>

<operation id="1867" st_id="46" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5759">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_9" val="1"/>
<literal name="tmp_7_77" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1637" bw="32" op_0_bw="14">
<![CDATA[
:3  %A_load_84 = load i32* %A_addr_84, align 4

]]></node>
<StgValue><ssdm name="A_load_84"/></StgValue>
</operation>

<operation id="1868" st_id="46" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5760">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_9" val="1"/>
<literal name="tmp_7_78" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1651" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
:0  %p_addr46 = add i14 %tmp_217, 85

]]></node>
<StgValue><ssdm name="p_addr46"/></StgValue>
</operation>

<operation id="1869" st_id="46" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5760">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_9" val="1"/>
<literal name="tmp_7_78" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1652" bw="64" op_0_bw="14">
<![CDATA[
:1  %tmp_181 = zext i14 %p_addr46 to i64

]]></node>
<StgValue><ssdm name="tmp_181"/></StgValue>
</operation>

<operation id="1870" st_id="46" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5760">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_9" val="1"/>
<literal name="tmp_7_78" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1653" bw="14" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:2  %A_addr_85 = getelementptr [10000 x i32]* %A, i64 0, i64 %tmp_181

]]></node>
<StgValue><ssdm name="A_addr_85"/></StgValue>
</operation>

<operation id="1871" st_id="46" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5760">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_9" val="1"/>
<literal name="tmp_7_78" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1654" bw="32" op_0_bw="14">
<![CDATA[
:3  %A_load_85 = load i32* %A_addr_85, align 4

]]></node>
<StgValue><ssdm name="A_load_85"/></StgValue>
</operation>

<operation id="1872" st_id="46" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5761">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_9" val="1"/>
<literal name="tmp_7_79" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1675" bw="32" op_0_bw="14">
<![CDATA[
:7  %B_load_86 = load i32* %B_addr_86, align 4

]]></node>
<StgValue><ssdm name="B_load_86"/></StgValue>
</operation>

<operation id="1873" st_id="46" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5762">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_9" val="1"/>
<literal name="tmp_7_80" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1692" bw="32" op_0_bw="14">
<![CDATA[
:7  %B_load_87 = load i32* %B_addr_87, align 4

]]></node>
<StgValue><ssdm name="B_load_87"/></StgValue>
</operation>

<operation id="1874" st_id="46" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5763">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_9" val="1"/>
<literal name="tmp_7_81" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1706" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
:4  %p_addr188 = add i14 %tmp_trn_cast, -7584

]]></node>
<StgValue><ssdm name="p_addr188"/></StgValue>
</operation>

<operation id="1875" st_id="46" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5763">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_9" val="1"/>
<literal name="tmp_7_81" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1707" bw="64" op_0_bw="14">
<![CDATA[
:5  %tmp_188 = zext i14 %p_addr188 to i64

]]></node>
<StgValue><ssdm name="tmp_188"/></StgValue>
</operation>

<operation id="1876" st_id="46" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5763">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_9" val="1"/>
<literal name="tmp_7_81" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1708" bw="14" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:6  %B_addr_88 = getelementptr [10000 x i32]* %B, i64 0, i64 %tmp_188

]]></node>
<StgValue><ssdm name="B_addr_88"/></StgValue>
</operation>

<operation id="1877" st_id="46" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5763">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_9" val="1"/>
<literal name="tmp_7_81" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1709" bw="32" op_0_bw="14">
<![CDATA[
:7  %B_load_88 = load i32* %B_addr_88, align 4

]]></node>
<StgValue><ssdm name="B_load_88"/></StgValue>
</operation>

<operation id="1878" st_id="46" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5764">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_9" val="1"/>
<literal name="tmp_7_82" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1723" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
:4  %p_addr189 = add i14 %tmp_trn_cast, -7484

]]></node>
<StgValue><ssdm name="p_addr189"/></StgValue>
</operation>

<operation id="1879" st_id="46" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5764">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_9" val="1"/>
<literal name="tmp_7_82" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1724" bw="64" op_0_bw="14">
<![CDATA[
:5  %tmp_190 = zext i14 %p_addr189 to i64

]]></node>
<StgValue><ssdm name="tmp_190"/></StgValue>
</operation>

<operation id="1880" st_id="46" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5764">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_9" val="1"/>
<literal name="tmp_7_82" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1725" bw="14" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:6  %B_addr_89 = getelementptr [10000 x i32]* %B, i64 0, i64 %tmp_190

]]></node>
<StgValue><ssdm name="B_addr_89"/></StgValue>
</operation>

<operation id="1881" st_id="46" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5764">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_9" val="1"/>
<literal name="tmp_7_82" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1726" bw="32" op_0_bw="14">
<![CDATA[
:7  %B_load_89 = load i32* %B_addr_89, align 4

]]></node>
<StgValue><ssdm name="B_load_89"/></StgValue>
</operation>
</state>

<state id="47" st_id="47">

<operation id="1882" st_id="47" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5687">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_9" val="1"/>
<literal name="tmp_7_3" val="1"/>
</and_exp></or_exp>
</condition>

<node id="389" bw="64" op_0_bw="32">
<![CDATA[
:9  %tmp_12_11 = sext i32 %tmp_11_11 to i64

]]></node>
<StgValue><ssdm name="tmp_12_11"/></StgValue>
</operation>

<operation id="1883" st_id="47" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5687">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_9" val="1"/>
<literal name="tmp_7_3" val="1"/>
</and_exp></or_exp>
</condition>

<node id="390" bw="64" op_0_bw="14">
<![CDATA[
:10  %C_load_11 = load i64* %C_addr, align 8

]]></node>
<StgValue><ssdm name="C_load_11"/></StgValue>
</operation>

<operation id="1884" st_id="47" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5687">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_9" val="1"/>
<literal name="tmp_7_3" val="1"/>
</and_exp></or_exp>
</condition>

<node id="391" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:11  %tmp_13_11 = add nsw i64 %tmp_12_11, %C_load_11

]]></node>
<StgValue><ssdm name="tmp_13_11"/></StgValue>
</operation>

<operation id="1885" st_id="47" stage="1" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5711">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_9" val="1"/>
<literal name="tmp_7_30" val="1"/>
</and_exp></or_exp>
</condition>

<node id="805" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:9  %tmp_11_35 = mul nsw i32 %A_load_36, %B_load_36

]]></node>
<StgValue><ssdm name="tmp_11_35"/></StgValue>
</operation>

<operation id="1886" st_id="47" stage="2" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5712">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_9" val="1"/>
<literal name="tmp_7_31" val="1"/>
</and_exp></or_exp>
</condition>

<node id="823" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:9  %tmp_11_36 = mul nsw i32 %A_load_37, %B_load_37

]]></node>
<StgValue><ssdm name="tmp_11_36"/></StgValue>
</operation>

<operation id="1887" st_id="47" stage="3" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5713">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_9" val="1"/>
<literal name="tmp_7_32" val="1"/>
</and_exp></or_exp>
</condition>

<node id="841" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:9  %tmp_11_37 = mul nsw i32 %A_load_38, %B_load_38

]]></node>
<StgValue><ssdm name="tmp_11_37"/></StgValue>
</operation>

<operation id="1888" st_id="47" stage="4" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5714">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_9" val="1"/>
<literal name="tmp_7_33" val="1"/>
</and_exp></or_exp>
</condition>

<node id="859" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:9  %tmp_11_38 = mul nsw i32 %A_load_39, %B_load_39

]]></node>
<StgValue><ssdm name="tmp_11_38"/></StgValue>
</operation>

<operation id="1889" st_id="47" stage="5" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5715">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_9" val="1"/>
<literal name="tmp_7_34" val="1"/>
</and_exp></or_exp>
</condition>

<node id="876" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:8  %tmp_11_39 = mul nsw i32 %A_load_40, %B_load_40

]]></node>
<StgValue><ssdm name="tmp_11_39"/></StgValue>
</operation>

<operation id="1890" st_id="47" stage="6" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5716">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_9" val="1"/>
<literal name="tmp_7_35" val="1"/>
</and_exp></or_exp>
</condition>

<node id="893" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:8  %tmp_11_40 = mul nsw i32 %A_load_41, %B_load_41

]]></node>
<StgValue><ssdm name="tmp_11_40"/></StgValue>
</operation>

<operation id="1891" st_id="47" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5759">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_9" val="1"/>
<literal name="tmp_7_77" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1637" bw="32" op_0_bw="14">
<![CDATA[
:3  %A_load_84 = load i32* %A_addr_84, align 4

]]></node>
<StgValue><ssdm name="A_load_84"/></StgValue>
</operation>

<operation id="1892" st_id="47" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5760">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_9" val="1"/>
<literal name="tmp_7_78" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1654" bw="32" op_0_bw="14">
<![CDATA[
:3  %A_load_85 = load i32* %A_addr_85, align 4

]]></node>
<StgValue><ssdm name="A_load_85"/></StgValue>
</operation>

<operation id="1893" st_id="47" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5761">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_9" val="1"/>
<literal name="tmp_7_79" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1668" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
:0  %p_addr43 = add i14 %tmp_217, 86

]]></node>
<StgValue><ssdm name="p_addr43"/></StgValue>
</operation>

<operation id="1894" st_id="47" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5761">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_9" val="1"/>
<literal name="tmp_7_79" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1669" bw="64" op_0_bw="14">
<![CDATA[
:1  %tmp_183 = zext i14 %p_addr43 to i64

]]></node>
<StgValue><ssdm name="tmp_183"/></StgValue>
</operation>

<operation id="1895" st_id="47" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5761">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_9" val="1"/>
<literal name="tmp_7_79" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1670" bw="14" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:2  %A_addr_86 = getelementptr [10000 x i32]* %A, i64 0, i64 %tmp_183

]]></node>
<StgValue><ssdm name="A_addr_86"/></StgValue>
</operation>

<operation id="1896" st_id="47" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5761">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_9" val="1"/>
<literal name="tmp_7_79" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1671" bw="32" op_0_bw="14">
<![CDATA[
:3  %A_load_86 = load i32* %A_addr_86, align 4

]]></node>
<StgValue><ssdm name="A_load_86"/></StgValue>
</operation>

<operation id="1897" st_id="47" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5762">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_9" val="1"/>
<literal name="tmp_7_80" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1685" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
:0  %p_addr40 = add i14 %tmp_217, 87

]]></node>
<StgValue><ssdm name="p_addr40"/></StgValue>
</operation>

<operation id="1898" st_id="47" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5762">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_9" val="1"/>
<literal name="tmp_7_80" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1686" bw="64" op_0_bw="14">
<![CDATA[
:1  %tmp_185 = zext i14 %p_addr40 to i64

]]></node>
<StgValue><ssdm name="tmp_185"/></StgValue>
</operation>

<operation id="1899" st_id="47" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5762">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_9" val="1"/>
<literal name="tmp_7_80" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1687" bw="14" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:2  %A_addr_87 = getelementptr [10000 x i32]* %A, i64 0, i64 %tmp_185

]]></node>
<StgValue><ssdm name="A_addr_87"/></StgValue>
</operation>

<operation id="1900" st_id="47" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5762">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_9" val="1"/>
<literal name="tmp_7_80" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1688" bw="32" op_0_bw="14">
<![CDATA[
:3  %A_load_87 = load i32* %A_addr_87, align 4

]]></node>
<StgValue><ssdm name="A_load_87"/></StgValue>
</operation>

<operation id="1901" st_id="47" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5763">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_9" val="1"/>
<literal name="tmp_7_81" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1709" bw="32" op_0_bw="14">
<![CDATA[
:7  %B_load_88 = load i32* %B_addr_88, align 4

]]></node>
<StgValue><ssdm name="B_load_88"/></StgValue>
</operation>

<operation id="1902" st_id="47" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5764">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_9" val="1"/>
<literal name="tmp_7_82" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1726" bw="32" op_0_bw="14">
<![CDATA[
:7  %B_load_89 = load i32* %B_addr_89, align 4

]]></node>
<StgValue><ssdm name="B_load_89"/></StgValue>
</operation>

<operation id="1903" st_id="47" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5765">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_9" val="1"/>
<literal name="tmp_7_83" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1740" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
:4  %p_addr190 = add i14 %tmp_trn_cast, -7384

]]></node>
<StgValue><ssdm name="p_addr190"/></StgValue>
</operation>

<operation id="1904" st_id="47" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5765">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_9" val="1"/>
<literal name="tmp_7_83" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1741" bw="64" op_0_bw="14">
<![CDATA[
:5  %tmp_192 = zext i14 %p_addr190 to i64

]]></node>
<StgValue><ssdm name="tmp_192"/></StgValue>
</operation>

<operation id="1905" st_id="47" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5765">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_9" val="1"/>
<literal name="tmp_7_83" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1742" bw="14" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:6  %B_addr_90 = getelementptr [10000 x i32]* %B, i64 0, i64 %tmp_192

]]></node>
<StgValue><ssdm name="B_addr_90"/></StgValue>
</operation>

<operation id="1906" st_id="47" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5765">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_9" val="1"/>
<literal name="tmp_7_83" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1743" bw="32" op_0_bw="14">
<![CDATA[
:7  %B_load_90 = load i32* %B_addr_90, align 4

]]></node>
<StgValue><ssdm name="B_load_90"/></StgValue>
</operation>

<operation id="1907" st_id="47" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5766">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_9" val="1"/>
<literal name="tmp_7_84" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1757" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
:4  %p_addr191 = add i14 %tmp_trn_cast, -7284

]]></node>
<StgValue><ssdm name="p_addr191"/></StgValue>
</operation>

<operation id="1908" st_id="47" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5766">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_9" val="1"/>
<literal name="tmp_7_84" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1758" bw="64" op_0_bw="14">
<![CDATA[
:5  %tmp_194 = zext i14 %p_addr191 to i64

]]></node>
<StgValue><ssdm name="tmp_194"/></StgValue>
</operation>

<operation id="1909" st_id="47" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5766">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_9" val="1"/>
<literal name="tmp_7_84" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1759" bw="14" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:6  %B_addr_91 = getelementptr [10000 x i32]* %B, i64 0, i64 %tmp_194

]]></node>
<StgValue><ssdm name="B_addr_91"/></StgValue>
</operation>

<operation id="1910" st_id="47" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5766">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_9" val="1"/>
<literal name="tmp_7_84" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1760" bw="32" op_0_bw="14">
<![CDATA[
:7  %B_load_91 = load i32* %B_addr_91, align 4

]]></node>
<StgValue><ssdm name="B_load_91"/></StgValue>
</operation>
</state>

<state id="48" st_id="48">

<operation id="1911" st_id="48" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5687">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_9" val="1"/>
<literal name="tmp_7_3" val="1"/>
</and_exp></or_exp>
</condition>

<node id="392" bw="0" op_0_bw="64" op_1_bw="14">
<![CDATA[
:12  store i64 %tmp_13_11, i64* %C_addr, align 8

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1912" st_id="48" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5687">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_9" val="1"/>
<literal name="tmp_7_3" val="1"/>
</and_exp></or_exp>
</condition>

<node id="393" bw="0" op_0_bw="0">
<![CDATA[
:13  br label %._crit_edge.12

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1913" st_id="48" stage="1" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5712">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_9" val="1"/>
<literal name="tmp_7_31" val="1"/>
</and_exp></or_exp>
</condition>

<node id="823" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:9  %tmp_11_36 = mul nsw i32 %A_load_37, %B_load_37

]]></node>
<StgValue><ssdm name="tmp_11_36"/></StgValue>
</operation>

<operation id="1914" st_id="48" stage="2" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5713">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_9" val="1"/>
<literal name="tmp_7_32" val="1"/>
</and_exp></or_exp>
</condition>

<node id="841" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:9  %tmp_11_37 = mul nsw i32 %A_load_38, %B_load_38

]]></node>
<StgValue><ssdm name="tmp_11_37"/></StgValue>
</operation>

<operation id="1915" st_id="48" stage="3" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5714">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_9" val="1"/>
<literal name="tmp_7_33" val="1"/>
</and_exp></or_exp>
</condition>

<node id="859" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:9  %tmp_11_38 = mul nsw i32 %A_load_39, %B_load_39

]]></node>
<StgValue><ssdm name="tmp_11_38"/></StgValue>
</operation>

<operation id="1916" st_id="48" stage="4" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5715">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_9" val="1"/>
<literal name="tmp_7_34" val="1"/>
</and_exp></or_exp>
</condition>

<node id="876" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:8  %tmp_11_39 = mul nsw i32 %A_load_40, %B_load_40

]]></node>
<StgValue><ssdm name="tmp_11_39"/></StgValue>
</operation>

<operation id="1917" st_id="48" stage="5" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5716">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_9" val="1"/>
<literal name="tmp_7_35" val="1"/>
</and_exp></or_exp>
</condition>

<node id="893" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:8  %tmp_11_40 = mul nsw i32 %A_load_41, %B_load_41

]]></node>
<StgValue><ssdm name="tmp_11_40"/></StgValue>
</operation>

<operation id="1918" st_id="48" stage="6" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5717">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_9" val="1"/>
<literal name="tmp_7_36" val="1"/>
</and_exp></or_exp>
</condition>

<node id="910" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:8  %tmp_11_41 = mul nsw i32 %A_load_42, %B_load_42

]]></node>
<StgValue><ssdm name="tmp_11_41"/></StgValue>
</operation>

<operation id="1919" st_id="48" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5761">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_9" val="1"/>
<literal name="tmp_7_79" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1671" bw="32" op_0_bw="14">
<![CDATA[
:3  %A_load_86 = load i32* %A_addr_86, align 4

]]></node>
<StgValue><ssdm name="A_load_86"/></StgValue>
</operation>

<operation id="1920" st_id="48" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5762">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_9" val="1"/>
<literal name="tmp_7_80" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1688" bw="32" op_0_bw="14">
<![CDATA[
:3  %A_load_87 = load i32* %A_addr_87, align 4

]]></node>
<StgValue><ssdm name="A_load_87"/></StgValue>
</operation>

<operation id="1921" st_id="48" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5763">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_9" val="1"/>
<literal name="tmp_7_81" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1702" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
:0  %p_addr37 = add i14 %tmp_217, 88

]]></node>
<StgValue><ssdm name="p_addr37"/></StgValue>
</operation>

<operation id="1922" st_id="48" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5763">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_9" val="1"/>
<literal name="tmp_7_81" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1703" bw="64" op_0_bw="14">
<![CDATA[
:1  %tmp_187 = zext i14 %p_addr37 to i64

]]></node>
<StgValue><ssdm name="tmp_187"/></StgValue>
</operation>

<operation id="1923" st_id="48" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5763">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_9" val="1"/>
<literal name="tmp_7_81" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1704" bw="14" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:2  %A_addr_88 = getelementptr [10000 x i32]* %A, i64 0, i64 %tmp_187

]]></node>
<StgValue><ssdm name="A_addr_88"/></StgValue>
</operation>

<operation id="1924" st_id="48" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5763">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_9" val="1"/>
<literal name="tmp_7_81" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1705" bw="32" op_0_bw="14">
<![CDATA[
:3  %A_load_88 = load i32* %A_addr_88, align 4

]]></node>
<StgValue><ssdm name="A_load_88"/></StgValue>
</operation>

<operation id="1925" st_id="48" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5764">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_9" val="1"/>
<literal name="tmp_7_82" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1719" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
:0  %p_addr34 = add i14 %tmp_217, 89

]]></node>
<StgValue><ssdm name="p_addr34"/></StgValue>
</operation>

<operation id="1926" st_id="48" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5764">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_9" val="1"/>
<literal name="tmp_7_82" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1720" bw="64" op_0_bw="14">
<![CDATA[
:1  %tmp_189 = zext i14 %p_addr34 to i64

]]></node>
<StgValue><ssdm name="tmp_189"/></StgValue>
</operation>

<operation id="1927" st_id="48" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5764">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_9" val="1"/>
<literal name="tmp_7_82" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1721" bw="14" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:2  %A_addr_89 = getelementptr [10000 x i32]* %A, i64 0, i64 %tmp_189

]]></node>
<StgValue><ssdm name="A_addr_89"/></StgValue>
</operation>

<operation id="1928" st_id="48" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5764">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_9" val="1"/>
<literal name="tmp_7_82" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1722" bw="32" op_0_bw="14">
<![CDATA[
:3  %A_load_89 = load i32* %A_addr_89, align 4

]]></node>
<StgValue><ssdm name="A_load_89"/></StgValue>
</operation>

<operation id="1929" st_id="48" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5765">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_9" val="1"/>
<literal name="tmp_7_83" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1743" bw="32" op_0_bw="14">
<![CDATA[
:7  %B_load_90 = load i32* %B_addr_90, align 4

]]></node>
<StgValue><ssdm name="B_load_90"/></StgValue>
</operation>

<operation id="1930" st_id="48" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5766">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_9" val="1"/>
<literal name="tmp_7_84" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1760" bw="32" op_0_bw="14">
<![CDATA[
:7  %B_load_91 = load i32* %B_addr_91, align 4

]]></node>
<StgValue><ssdm name="B_load_91"/></StgValue>
</operation>

<operation id="1931" st_id="48" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5767">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_9" val="1"/>
<literal name="tmp_7_85" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1774" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
:4  %p_addr192 = add i14 %tmp_trn_cast, -7184

]]></node>
<StgValue><ssdm name="p_addr192"/></StgValue>
</operation>

<operation id="1932" st_id="48" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5767">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_9" val="1"/>
<literal name="tmp_7_85" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1775" bw="64" op_0_bw="14">
<![CDATA[
:5  %tmp_196 = zext i14 %p_addr192 to i64

]]></node>
<StgValue><ssdm name="tmp_196"/></StgValue>
</operation>

<operation id="1933" st_id="48" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5767">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_9" val="1"/>
<literal name="tmp_7_85" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1776" bw="14" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:6  %B_addr_92 = getelementptr [10000 x i32]* %B, i64 0, i64 %tmp_196

]]></node>
<StgValue><ssdm name="B_addr_92"/></StgValue>
</operation>

<operation id="1934" st_id="48" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5767">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_9" val="1"/>
<literal name="tmp_7_85" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1777" bw="32" op_0_bw="14">
<![CDATA[
:7  %B_load_92 = load i32* %B_addr_92, align 4

]]></node>
<StgValue><ssdm name="B_load_92"/></StgValue>
</operation>

<operation id="1935" st_id="48" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5768">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_9" val="1"/>
<literal name="tmp_7_86" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1791" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
:4  %p_addr193 = add i14 %tmp_trn_cast, -7084

]]></node>
<StgValue><ssdm name="p_addr193"/></StgValue>
</operation>

<operation id="1936" st_id="48" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5768">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_9" val="1"/>
<literal name="tmp_7_86" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1792" bw="64" op_0_bw="14">
<![CDATA[
:5  %tmp_198 = zext i14 %p_addr193 to i64

]]></node>
<StgValue><ssdm name="tmp_198"/></StgValue>
</operation>

<operation id="1937" st_id="48" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5768">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_9" val="1"/>
<literal name="tmp_7_86" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1793" bw="14" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:6  %B_addr_93 = getelementptr [10000 x i32]* %B, i64 0, i64 %tmp_198

]]></node>
<StgValue><ssdm name="B_addr_93"/></StgValue>
</operation>

<operation id="1938" st_id="48" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5768">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_9" val="1"/>
<literal name="tmp_7_86" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1794" bw="32" op_0_bw="14">
<![CDATA[
:7  %B_load_93 = load i32* %B_addr_93, align 4

]]></node>
<StgValue><ssdm name="B_load_93"/></StgValue>
</operation>
</state>

<state id="49" st_id="49">

<operation id="1939" st_id="49" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5688">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_9" val="1"/>
<literal name="tmp_7_7" val="1"/>
</and_exp></or_exp>
</condition>

<node id="407" bw="64" op_0_bw="14">
<![CDATA[
:10  %C_load_12 = load i64* %C_addr, align 8

]]></node>
<StgValue><ssdm name="C_load_12"/></StgValue>
</operation>

<operation id="1940" st_id="49" stage="1" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5713">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_9" val="1"/>
<literal name="tmp_7_32" val="1"/>
</and_exp></or_exp>
</condition>

<node id="841" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:9  %tmp_11_37 = mul nsw i32 %A_load_38, %B_load_38

]]></node>
<StgValue><ssdm name="tmp_11_37"/></StgValue>
</operation>

<operation id="1941" st_id="49" stage="2" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5714">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_9" val="1"/>
<literal name="tmp_7_33" val="1"/>
</and_exp></or_exp>
</condition>

<node id="859" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:9  %tmp_11_38 = mul nsw i32 %A_load_39, %B_load_39

]]></node>
<StgValue><ssdm name="tmp_11_38"/></StgValue>
</operation>

<operation id="1942" st_id="49" stage="3" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5715">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_9" val="1"/>
<literal name="tmp_7_34" val="1"/>
</and_exp></or_exp>
</condition>

<node id="876" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:8  %tmp_11_39 = mul nsw i32 %A_load_40, %B_load_40

]]></node>
<StgValue><ssdm name="tmp_11_39"/></StgValue>
</operation>

<operation id="1943" st_id="49" stage="4" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5716">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_9" val="1"/>
<literal name="tmp_7_35" val="1"/>
</and_exp></or_exp>
</condition>

<node id="893" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:8  %tmp_11_40 = mul nsw i32 %A_load_41, %B_load_41

]]></node>
<StgValue><ssdm name="tmp_11_40"/></StgValue>
</operation>

<operation id="1944" st_id="49" stage="5" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5717">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_9" val="1"/>
<literal name="tmp_7_36" val="1"/>
</and_exp></or_exp>
</condition>

<node id="910" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:8  %tmp_11_41 = mul nsw i32 %A_load_42, %B_load_42

]]></node>
<StgValue><ssdm name="tmp_11_41"/></StgValue>
</operation>

<operation id="1945" st_id="49" stage="6" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5718">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_9" val="1"/>
<literal name="tmp_7_37" val="1"/>
</and_exp></or_exp>
</condition>

<node id="927" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:8  %tmp_11_42 = mul nsw i32 %A_load_43, %B_load_43

]]></node>
<StgValue><ssdm name="tmp_11_42"/></StgValue>
</operation>

<operation id="1946" st_id="49" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5763">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_9" val="1"/>
<literal name="tmp_7_81" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1705" bw="32" op_0_bw="14">
<![CDATA[
:3  %A_load_88 = load i32* %A_addr_88, align 4

]]></node>
<StgValue><ssdm name="A_load_88"/></StgValue>
</operation>

<operation id="1947" st_id="49" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5764">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_9" val="1"/>
<literal name="tmp_7_82" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1722" bw="32" op_0_bw="14">
<![CDATA[
:3  %A_load_89 = load i32* %A_addr_89, align 4

]]></node>
<StgValue><ssdm name="A_load_89"/></StgValue>
</operation>

<operation id="1948" st_id="49" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5765">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_9" val="1"/>
<literal name="tmp_7_83" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1736" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
:0  %p_addr31 = add i14 %tmp_217, 90

]]></node>
<StgValue><ssdm name="p_addr31"/></StgValue>
</operation>

<operation id="1949" st_id="49" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5765">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_9" val="1"/>
<literal name="tmp_7_83" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1737" bw="64" op_0_bw="14">
<![CDATA[
:1  %tmp_191 = zext i14 %p_addr31 to i64

]]></node>
<StgValue><ssdm name="tmp_191"/></StgValue>
</operation>

<operation id="1950" st_id="49" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5765">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_9" val="1"/>
<literal name="tmp_7_83" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1738" bw="14" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:2  %A_addr_90 = getelementptr [10000 x i32]* %A, i64 0, i64 %tmp_191

]]></node>
<StgValue><ssdm name="A_addr_90"/></StgValue>
</operation>

<operation id="1951" st_id="49" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5765">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_9" val="1"/>
<literal name="tmp_7_83" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1739" bw="32" op_0_bw="14">
<![CDATA[
:3  %A_load_90 = load i32* %A_addr_90, align 4

]]></node>
<StgValue><ssdm name="A_load_90"/></StgValue>
</operation>

<operation id="1952" st_id="49" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5766">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_9" val="1"/>
<literal name="tmp_7_84" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1753" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
:0  %p_addr28 = add i14 %tmp_217, 91

]]></node>
<StgValue><ssdm name="p_addr28"/></StgValue>
</operation>

<operation id="1953" st_id="49" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5766">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_9" val="1"/>
<literal name="tmp_7_84" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1754" bw="64" op_0_bw="14">
<![CDATA[
:1  %tmp_193 = zext i14 %p_addr28 to i64

]]></node>
<StgValue><ssdm name="tmp_193"/></StgValue>
</operation>

<operation id="1954" st_id="49" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5766">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_9" val="1"/>
<literal name="tmp_7_84" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1755" bw="14" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:2  %A_addr_91 = getelementptr [10000 x i32]* %A, i64 0, i64 %tmp_193

]]></node>
<StgValue><ssdm name="A_addr_91"/></StgValue>
</operation>

<operation id="1955" st_id="49" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5766">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_9" val="1"/>
<literal name="tmp_7_84" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1756" bw="32" op_0_bw="14">
<![CDATA[
:3  %A_load_91 = load i32* %A_addr_91, align 4

]]></node>
<StgValue><ssdm name="A_load_91"/></StgValue>
</operation>

<operation id="1956" st_id="49" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5767">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_9" val="1"/>
<literal name="tmp_7_85" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1777" bw="32" op_0_bw="14">
<![CDATA[
:7  %B_load_92 = load i32* %B_addr_92, align 4

]]></node>
<StgValue><ssdm name="B_load_92"/></StgValue>
</operation>

<operation id="1957" st_id="49" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5768">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_9" val="1"/>
<literal name="tmp_7_86" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1794" bw="32" op_0_bw="14">
<![CDATA[
:7  %B_load_93 = load i32* %B_addr_93, align 4

]]></node>
<StgValue><ssdm name="B_load_93"/></StgValue>
</operation>

<operation id="1958" st_id="49" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5769">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_9" val="1"/>
<literal name="tmp_7_87" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1808" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
:4  %p_addr194 = add i14 %tmp_trn_cast, -6984

]]></node>
<StgValue><ssdm name="p_addr194"/></StgValue>
</operation>

<operation id="1959" st_id="49" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5769">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_9" val="1"/>
<literal name="tmp_7_87" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1809" bw="64" op_0_bw="14">
<![CDATA[
:5  %tmp_200 = zext i14 %p_addr194 to i64

]]></node>
<StgValue><ssdm name="tmp_200"/></StgValue>
</operation>

<operation id="1960" st_id="49" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5769">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_9" val="1"/>
<literal name="tmp_7_87" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1810" bw="14" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:6  %B_addr_94 = getelementptr [10000 x i32]* %B, i64 0, i64 %tmp_200

]]></node>
<StgValue><ssdm name="B_addr_94"/></StgValue>
</operation>

<operation id="1961" st_id="49" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5769">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_9" val="1"/>
<literal name="tmp_7_87" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1811" bw="32" op_0_bw="14">
<![CDATA[
:7  %B_load_94 = load i32* %B_addr_94, align 4

]]></node>
<StgValue><ssdm name="B_load_94"/></StgValue>
</operation>

<operation id="1962" st_id="49" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5770">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_9" val="1"/>
<literal name="tmp_7_88" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1825" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
:4  %p_addr195 = add i14 %tmp_trn_cast, -6884

]]></node>
<StgValue><ssdm name="p_addr195"/></StgValue>
</operation>

<operation id="1963" st_id="49" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5770">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_9" val="1"/>
<literal name="tmp_7_88" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1826" bw="64" op_0_bw="14">
<![CDATA[
:5  %tmp_202 = zext i14 %p_addr195 to i64

]]></node>
<StgValue><ssdm name="tmp_202"/></StgValue>
</operation>

<operation id="1964" st_id="49" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5770">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_9" val="1"/>
<literal name="tmp_7_88" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1827" bw="14" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:6  %B_addr_95 = getelementptr [10000 x i32]* %B, i64 0, i64 %tmp_202

]]></node>
<StgValue><ssdm name="B_addr_95"/></StgValue>
</operation>

<operation id="1965" st_id="49" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5770">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_9" val="1"/>
<literal name="tmp_7_88" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1828" bw="32" op_0_bw="14">
<![CDATA[
:7  %B_load_95 = load i32* %B_addr_95, align 4

]]></node>
<StgValue><ssdm name="B_load_95"/></StgValue>
</operation>
</state>

<state id="50" st_id="50">

<operation id="1966" st_id="50" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5688">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_9" val="1"/>
<literal name="tmp_7_7" val="1"/>
</and_exp></or_exp>
</condition>

<node id="406" bw="64" op_0_bw="32">
<![CDATA[
:9  %tmp_12_12 = sext i32 %tmp_11_12 to i64

]]></node>
<StgValue><ssdm name="tmp_12_12"/></StgValue>
</operation>

<operation id="1967" st_id="50" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5688">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_9" val="1"/>
<literal name="tmp_7_7" val="1"/>
</and_exp></or_exp>
</condition>

<node id="407" bw="64" op_0_bw="14">
<![CDATA[
:10  %C_load_12 = load i64* %C_addr, align 8

]]></node>
<StgValue><ssdm name="C_load_12"/></StgValue>
</operation>

<operation id="1968" st_id="50" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5688">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_9" val="1"/>
<literal name="tmp_7_7" val="1"/>
</and_exp></or_exp>
</condition>

<node id="408" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:11  %tmp_13_12 = add nsw i64 %tmp_12_12, %C_load_12

]]></node>
<StgValue><ssdm name="tmp_13_12"/></StgValue>
</operation>

<operation id="1969" st_id="50" stage="1" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5714">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_9" val="1"/>
<literal name="tmp_7_33" val="1"/>
</and_exp></or_exp>
</condition>

<node id="859" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:9  %tmp_11_38 = mul nsw i32 %A_load_39, %B_load_39

]]></node>
<StgValue><ssdm name="tmp_11_38"/></StgValue>
</operation>

<operation id="1970" st_id="50" stage="2" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5715">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_9" val="1"/>
<literal name="tmp_7_34" val="1"/>
</and_exp></or_exp>
</condition>

<node id="876" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:8  %tmp_11_39 = mul nsw i32 %A_load_40, %B_load_40

]]></node>
<StgValue><ssdm name="tmp_11_39"/></StgValue>
</operation>

<operation id="1971" st_id="50" stage="3" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5716">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_9" val="1"/>
<literal name="tmp_7_35" val="1"/>
</and_exp></or_exp>
</condition>

<node id="893" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:8  %tmp_11_40 = mul nsw i32 %A_load_41, %B_load_41

]]></node>
<StgValue><ssdm name="tmp_11_40"/></StgValue>
</operation>

<operation id="1972" st_id="50" stage="4" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5717">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_9" val="1"/>
<literal name="tmp_7_36" val="1"/>
</and_exp></or_exp>
</condition>

<node id="910" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:8  %tmp_11_41 = mul nsw i32 %A_load_42, %B_load_42

]]></node>
<StgValue><ssdm name="tmp_11_41"/></StgValue>
</operation>

<operation id="1973" st_id="50" stage="5" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5718">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_9" val="1"/>
<literal name="tmp_7_37" val="1"/>
</and_exp></or_exp>
</condition>

<node id="927" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:8  %tmp_11_42 = mul nsw i32 %A_load_43, %B_load_43

]]></node>
<StgValue><ssdm name="tmp_11_42"/></StgValue>
</operation>

<operation id="1974" st_id="50" stage="6" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5719">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_9" val="1"/>
<literal name="tmp_7_38" val="1"/>
</and_exp></or_exp>
</condition>

<node id="944" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:8  %tmp_11_43 = mul nsw i32 %A_load_44, %B_load_44

]]></node>
<StgValue><ssdm name="tmp_11_43"/></StgValue>
</operation>

<operation id="1975" st_id="50" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5765">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_9" val="1"/>
<literal name="tmp_7_83" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1739" bw="32" op_0_bw="14">
<![CDATA[
:3  %A_load_90 = load i32* %A_addr_90, align 4

]]></node>
<StgValue><ssdm name="A_load_90"/></StgValue>
</operation>

<operation id="1976" st_id="50" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5766">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_9" val="1"/>
<literal name="tmp_7_84" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1756" bw="32" op_0_bw="14">
<![CDATA[
:3  %A_load_91 = load i32* %A_addr_91, align 4

]]></node>
<StgValue><ssdm name="A_load_91"/></StgValue>
</operation>

<operation id="1977" st_id="50" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5767">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_9" val="1"/>
<literal name="tmp_7_85" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1770" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
:0  %p_addr25 = add i14 %tmp_217, 92

]]></node>
<StgValue><ssdm name="p_addr25"/></StgValue>
</operation>

<operation id="1978" st_id="50" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5767">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_9" val="1"/>
<literal name="tmp_7_85" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1771" bw="64" op_0_bw="14">
<![CDATA[
:1  %tmp_195 = zext i14 %p_addr25 to i64

]]></node>
<StgValue><ssdm name="tmp_195"/></StgValue>
</operation>

<operation id="1979" st_id="50" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5767">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_9" val="1"/>
<literal name="tmp_7_85" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1772" bw="14" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:2  %A_addr_92 = getelementptr [10000 x i32]* %A, i64 0, i64 %tmp_195

]]></node>
<StgValue><ssdm name="A_addr_92"/></StgValue>
</operation>

<operation id="1980" st_id="50" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5767">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_9" val="1"/>
<literal name="tmp_7_85" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1773" bw="32" op_0_bw="14">
<![CDATA[
:3  %A_load_92 = load i32* %A_addr_92, align 4

]]></node>
<StgValue><ssdm name="A_load_92"/></StgValue>
</operation>

<operation id="1981" st_id="50" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5768">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_9" val="1"/>
<literal name="tmp_7_86" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1787" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
:0  %p_addr22 = add i14 %tmp_217, 93

]]></node>
<StgValue><ssdm name="p_addr22"/></StgValue>
</operation>

<operation id="1982" st_id="50" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5768">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_9" val="1"/>
<literal name="tmp_7_86" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1788" bw="64" op_0_bw="14">
<![CDATA[
:1  %tmp_197 = zext i14 %p_addr22 to i64

]]></node>
<StgValue><ssdm name="tmp_197"/></StgValue>
</operation>

<operation id="1983" st_id="50" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5768">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_9" val="1"/>
<literal name="tmp_7_86" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1789" bw="14" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:2  %A_addr_93 = getelementptr [10000 x i32]* %A, i64 0, i64 %tmp_197

]]></node>
<StgValue><ssdm name="A_addr_93"/></StgValue>
</operation>

<operation id="1984" st_id="50" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5768">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_9" val="1"/>
<literal name="tmp_7_86" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1790" bw="32" op_0_bw="14">
<![CDATA[
:3  %A_load_93 = load i32* %A_addr_93, align 4

]]></node>
<StgValue><ssdm name="A_load_93"/></StgValue>
</operation>

<operation id="1985" st_id="50" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5769">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_9" val="1"/>
<literal name="tmp_7_87" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1811" bw="32" op_0_bw="14">
<![CDATA[
:7  %B_load_94 = load i32* %B_addr_94, align 4

]]></node>
<StgValue><ssdm name="B_load_94"/></StgValue>
</operation>

<operation id="1986" st_id="50" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5770">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_9" val="1"/>
<literal name="tmp_7_88" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1828" bw="32" op_0_bw="14">
<![CDATA[
:7  %B_load_95 = load i32* %B_addr_95, align 4

]]></node>
<StgValue><ssdm name="B_load_95"/></StgValue>
</operation>

<operation id="1987" st_id="50" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5771">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_9" val="1"/>
<literal name="tmp_7_89" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1842" bw="32" op_0_bw="32" op_1_bw="25" op_2_bw="7">
<![CDATA[
:4  %p_addr196 = call i32 @_ssdm_op_BitConcatenate.i32.i25.i7(i25 75, i7 %j_mid2)

]]></node>
<StgValue><ssdm name="p_addr196"/></StgValue>
</operation>

<operation id="1988" st_id="50" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5771">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_9" val="1"/>
<literal name="tmp_7_89" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1843" bw="64" op_0_bw="32">
<![CDATA[
:5  %tmp_204 = zext i32 %p_addr196 to i64

]]></node>
<StgValue><ssdm name="tmp_204"/></StgValue>
</operation>

<operation id="1989" st_id="50" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5771">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_9" val="1"/>
<literal name="tmp_7_89" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1844" bw="14" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:6  %B_addr_96 = getelementptr [10000 x i32]* %B, i64 0, i64 %tmp_204

]]></node>
<StgValue><ssdm name="B_addr_96"/></StgValue>
</operation>

<operation id="1990" st_id="50" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5771">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_9" val="1"/>
<literal name="tmp_7_89" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1845" bw="32" op_0_bw="14">
<![CDATA[
:7  %B_load_96 = load i32* %B_addr_96, align 4

]]></node>
<StgValue><ssdm name="B_load_96"/></StgValue>
</operation>

<operation id="1991" st_id="50" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5772">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_9" val="1"/>
<literal name="tmp_7_90" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1859" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
:4  %p_addr197 = add i14 %tmp_trn_cast, -6684

]]></node>
<StgValue><ssdm name="p_addr197"/></StgValue>
</operation>

<operation id="1992" st_id="50" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5772">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_9" val="1"/>
<literal name="tmp_7_90" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1860" bw="64" op_0_bw="14">
<![CDATA[
:5  %tmp_206 = zext i14 %p_addr197 to i64

]]></node>
<StgValue><ssdm name="tmp_206"/></StgValue>
</operation>

<operation id="1993" st_id="50" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5772">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_9" val="1"/>
<literal name="tmp_7_90" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1861" bw="14" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:6  %B_addr_97 = getelementptr [10000 x i32]* %B, i64 0, i64 %tmp_206

]]></node>
<StgValue><ssdm name="B_addr_97"/></StgValue>
</operation>

<operation id="1994" st_id="50" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5772">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_9" val="1"/>
<literal name="tmp_7_90" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1862" bw="32" op_0_bw="14">
<![CDATA[
:7  %B_load_97 = load i32* %B_addr_97, align 4

]]></node>
<StgValue><ssdm name="B_load_97"/></StgValue>
</operation>
</state>

<state id="51" st_id="51">

<operation id="1995" st_id="51" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5688">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_9" val="1"/>
<literal name="tmp_7_7" val="1"/>
</and_exp></or_exp>
</condition>

<node id="409" bw="0" op_0_bw="64" op_1_bw="14">
<![CDATA[
:12  store i64 %tmp_13_12, i64* %C_addr, align 8

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1996" st_id="51" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5688">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_9" val="1"/>
<literal name="tmp_7_7" val="1"/>
</and_exp></or_exp>
</condition>

<node id="410" bw="0" op_0_bw="0">
<![CDATA[
:13  br label %._crit_edge.13

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1997" st_id="51" stage="1" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5715">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_9" val="1"/>
<literal name="tmp_7_34" val="1"/>
</and_exp></or_exp>
</condition>

<node id="876" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:8  %tmp_11_39 = mul nsw i32 %A_load_40, %B_load_40

]]></node>
<StgValue><ssdm name="tmp_11_39"/></StgValue>
</operation>

<operation id="1998" st_id="51" stage="2" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5716">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_9" val="1"/>
<literal name="tmp_7_35" val="1"/>
</and_exp></or_exp>
</condition>

<node id="893" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:8  %tmp_11_40 = mul nsw i32 %A_load_41, %B_load_41

]]></node>
<StgValue><ssdm name="tmp_11_40"/></StgValue>
</operation>

<operation id="1999" st_id="51" stage="3" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5717">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_9" val="1"/>
<literal name="tmp_7_36" val="1"/>
</and_exp></or_exp>
</condition>

<node id="910" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:8  %tmp_11_41 = mul nsw i32 %A_load_42, %B_load_42

]]></node>
<StgValue><ssdm name="tmp_11_41"/></StgValue>
</operation>

<operation id="2000" st_id="51" stage="4" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5718">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_9" val="1"/>
<literal name="tmp_7_37" val="1"/>
</and_exp></or_exp>
</condition>

<node id="927" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:8  %tmp_11_42 = mul nsw i32 %A_load_43, %B_load_43

]]></node>
<StgValue><ssdm name="tmp_11_42"/></StgValue>
</operation>

<operation id="2001" st_id="51" stage="5" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5719">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_9" val="1"/>
<literal name="tmp_7_38" val="1"/>
</and_exp></or_exp>
</condition>

<node id="944" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:8  %tmp_11_43 = mul nsw i32 %A_load_44, %B_load_44

]]></node>
<StgValue><ssdm name="tmp_11_43"/></StgValue>
</operation>

<operation id="2002" st_id="51" stage="6" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5720">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_9" val="1"/>
<literal name="tmp_7_39" val="1"/>
</and_exp></or_exp>
</condition>

<node id="961" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:8  %tmp_11_44 = mul nsw i32 %A_load_45, %B_load_45

]]></node>
<StgValue><ssdm name="tmp_11_44"/></StgValue>
</operation>

<operation id="2003" st_id="51" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5767">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_9" val="1"/>
<literal name="tmp_7_85" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1773" bw="32" op_0_bw="14">
<![CDATA[
:3  %A_load_92 = load i32* %A_addr_92, align 4

]]></node>
<StgValue><ssdm name="A_load_92"/></StgValue>
</operation>

<operation id="2004" st_id="51" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5768">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_9" val="1"/>
<literal name="tmp_7_86" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1790" bw="32" op_0_bw="14">
<![CDATA[
:3  %A_load_93 = load i32* %A_addr_93, align 4

]]></node>
<StgValue><ssdm name="A_load_93"/></StgValue>
</operation>

<operation id="2005" st_id="51" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5769">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_9" val="1"/>
<literal name="tmp_7_87" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1804" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
:0  %p_addr19 = add i14 %tmp_217, 94

]]></node>
<StgValue><ssdm name="p_addr19"/></StgValue>
</operation>

<operation id="2006" st_id="51" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5769">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_9" val="1"/>
<literal name="tmp_7_87" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1805" bw="64" op_0_bw="14">
<![CDATA[
:1  %tmp_199 = zext i14 %p_addr19 to i64

]]></node>
<StgValue><ssdm name="tmp_199"/></StgValue>
</operation>

<operation id="2007" st_id="51" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5769">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_9" val="1"/>
<literal name="tmp_7_87" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1806" bw="14" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:2  %A_addr_94 = getelementptr [10000 x i32]* %A, i64 0, i64 %tmp_199

]]></node>
<StgValue><ssdm name="A_addr_94"/></StgValue>
</operation>

<operation id="2008" st_id="51" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5769">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_9" val="1"/>
<literal name="tmp_7_87" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1807" bw="32" op_0_bw="14">
<![CDATA[
:3  %A_load_94 = load i32* %A_addr_94, align 4

]]></node>
<StgValue><ssdm name="A_load_94"/></StgValue>
</operation>

<operation id="2009" st_id="51" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5770">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_9" val="1"/>
<literal name="tmp_7_88" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1821" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
:0  %p_addr16 = add i14 %tmp_217, 95

]]></node>
<StgValue><ssdm name="p_addr16"/></StgValue>
</operation>

<operation id="2010" st_id="51" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5770">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_9" val="1"/>
<literal name="tmp_7_88" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1822" bw="64" op_0_bw="14">
<![CDATA[
:1  %tmp_201 = zext i14 %p_addr16 to i64

]]></node>
<StgValue><ssdm name="tmp_201"/></StgValue>
</operation>

<operation id="2011" st_id="51" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5770">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_9" val="1"/>
<literal name="tmp_7_88" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1823" bw="14" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:2  %A_addr_95 = getelementptr [10000 x i32]* %A, i64 0, i64 %tmp_201

]]></node>
<StgValue><ssdm name="A_addr_95"/></StgValue>
</operation>

<operation id="2012" st_id="51" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5770">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_9" val="1"/>
<literal name="tmp_7_88" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1824" bw="32" op_0_bw="14">
<![CDATA[
:3  %A_load_95 = load i32* %A_addr_95, align 4

]]></node>
<StgValue><ssdm name="A_load_95"/></StgValue>
</operation>

<operation id="2013" st_id="51" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5771">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_9" val="1"/>
<literal name="tmp_7_89" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1845" bw="32" op_0_bw="14">
<![CDATA[
:7  %B_load_96 = load i32* %B_addr_96, align 4

]]></node>
<StgValue><ssdm name="B_load_96"/></StgValue>
</operation>

<operation id="2014" st_id="51" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5772">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_9" val="1"/>
<literal name="tmp_7_90" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1862" bw="32" op_0_bw="14">
<![CDATA[
:7  %B_load_97 = load i32* %B_addr_97, align 4

]]></node>
<StgValue><ssdm name="B_load_97"/></StgValue>
</operation>

<operation id="2015" st_id="51" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5773">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_9" val="1"/>
<literal name="tmp_7_91" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1876" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
:4  %p_addr198 = add i14 %tmp_trn_cast, -6584

]]></node>
<StgValue><ssdm name="p_addr198"/></StgValue>
</operation>

<operation id="2016" st_id="51" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5773">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_9" val="1"/>
<literal name="tmp_7_91" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1877" bw="64" op_0_bw="14">
<![CDATA[
:5  %tmp_208 = zext i14 %p_addr198 to i64

]]></node>
<StgValue><ssdm name="tmp_208"/></StgValue>
</operation>

<operation id="2017" st_id="51" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5773">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_9" val="1"/>
<literal name="tmp_7_91" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1878" bw="14" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:6  %B_addr_98 = getelementptr [10000 x i32]* %B, i64 0, i64 %tmp_208

]]></node>
<StgValue><ssdm name="B_addr_98"/></StgValue>
</operation>

<operation id="2018" st_id="51" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5773">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_9" val="1"/>
<literal name="tmp_7_91" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1879" bw="32" op_0_bw="14">
<![CDATA[
:7  %B_load_98 = load i32* %B_addr_98, align 4

]]></node>
<StgValue><ssdm name="B_load_98"/></StgValue>
</operation>

<operation id="2019" st_id="51" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5774">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_9" val="1"/>
<literal name="tmp_7_92" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1893" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
:4  %p_addr199 = add i14 %tmp_trn_cast, -6484

]]></node>
<StgValue><ssdm name="p_addr199"/></StgValue>
</operation>

<operation id="2020" st_id="51" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5774">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_9" val="1"/>
<literal name="tmp_7_92" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1894" bw="64" op_0_bw="14">
<![CDATA[
:5  %tmp_210 = zext i14 %p_addr199 to i64

]]></node>
<StgValue><ssdm name="tmp_210"/></StgValue>
</operation>

<operation id="2021" st_id="51" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5774">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_9" val="1"/>
<literal name="tmp_7_92" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1895" bw="14" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:6  %B_addr_99 = getelementptr [10000 x i32]* %B, i64 0, i64 %tmp_210

]]></node>
<StgValue><ssdm name="B_addr_99"/></StgValue>
</operation>

<operation id="2022" st_id="51" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5774">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_9" val="1"/>
<literal name="tmp_7_92" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1896" bw="32" op_0_bw="14">
<![CDATA[
:7  %B_load_99 = load i32* %B_addr_99, align 4

]]></node>
<StgValue><ssdm name="B_load_99"/></StgValue>
</operation>
</state>

<state id="52" st_id="52">

<operation id="2023" st_id="52" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5689">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_9" val="1"/>
<literal name="tmp_7_10" val="1"/>
</and_exp></or_exp>
</condition>

<node id="424" bw="64" op_0_bw="14">
<![CDATA[
:10  %C_load_13 = load i64* %C_addr, align 8

]]></node>
<StgValue><ssdm name="C_load_13"/></StgValue>
</operation>

<operation id="2024" st_id="52" stage="1" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5716">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_9" val="1"/>
<literal name="tmp_7_35" val="1"/>
</and_exp></or_exp>
</condition>

<node id="893" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:8  %tmp_11_40 = mul nsw i32 %A_load_41, %B_load_41

]]></node>
<StgValue><ssdm name="tmp_11_40"/></StgValue>
</operation>

<operation id="2025" st_id="52" stage="2" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5717">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_9" val="1"/>
<literal name="tmp_7_36" val="1"/>
</and_exp></or_exp>
</condition>

<node id="910" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:8  %tmp_11_41 = mul nsw i32 %A_load_42, %B_load_42

]]></node>
<StgValue><ssdm name="tmp_11_41"/></StgValue>
</operation>

<operation id="2026" st_id="52" stage="3" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5718">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_9" val="1"/>
<literal name="tmp_7_37" val="1"/>
</and_exp></or_exp>
</condition>

<node id="927" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:8  %tmp_11_42 = mul nsw i32 %A_load_43, %B_load_43

]]></node>
<StgValue><ssdm name="tmp_11_42"/></StgValue>
</operation>

<operation id="2027" st_id="52" stage="4" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5719">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_9" val="1"/>
<literal name="tmp_7_38" val="1"/>
</and_exp></or_exp>
</condition>

<node id="944" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:8  %tmp_11_43 = mul nsw i32 %A_load_44, %B_load_44

]]></node>
<StgValue><ssdm name="tmp_11_43"/></StgValue>
</operation>

<operation id="2028" st_id="52" stage="5" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5720">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_9" val="1"/>
<literal name="tmp_7_39" val="1"/>
</and_exp></or_exp>
</condition>

<node id="961" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:8  %tmp_11_44 = mul nsw i32 %A_load_45, %B_load_45

]]></node>
<StgValue><ssdm name="tmp_11_44"/></StgValue>
</operation>

<operation id="2029" st_id="52" stage="6" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5721">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_9" val="1"/>
<literal name="tmp_7_40" val="1"/>
</and_exp></or_exp>
</condition>

<node id="978" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:8  %tmp_11_45 = mul nsw i32 %A_load_46, %B_load_46

]]></node>
<StgValue><ssdm name="tmp_11_45"/></StgValue>
</operation>

<operation id="2030" st_id="52" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5769">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_9" val="1"/>
<literal name="tmp_7_87" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1807" bw="32" op_0_bw="14">
<![CDATA[
:3  %A_load_94 = load i32* %A_addr_94, align 4

]]></node>
<StgValue><ssdm name="A_load_94"/></StgValue>
</operation>

<operation id="2031" st_id="52" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5770">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_9" val="1"/>
<literal name="tmp_7_88" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1824" bw="32" op_0_bw="14">
<![CDATA[
:3  %A_load_95 = load i32* %A_addr_95, align 4

]]></node>
<StgValue><ssdm name="A_load_95"/></StgValue>
</operation>

<operation id="2032" st_id="52" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5771">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_9" val="1"/>
<literal name="tmp_7_89" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1838" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
:0  %p_addr13 = add i14 %tmp_217, 96

]]></node>
<StgValue><ssdm name="p_addr13"/></StgValue>
</operation>

<operation id="2033" st_id="52" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5771">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_9" val="1"/>
<literal name="tmp_7_89" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1839" bw="64" op_0_bw="14">
<![CDATA[
:1  %tmp_203 = zext i14 %p_addr13 to i64

]]></node>
<StgValue><ssdm name="tmp_203"/></StgValue>
</operation>

<operation id="2034" st_id="52" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5771">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_9" val="1"/>
<literal name="tmp_7_89" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1840" bw="14" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:2  %A_addr_96 = getelementptr [10000 x i32]* %A, i64 0, i64 %tmp_203

]]></node>
<StgValue><ssdm name="A_addr_96"/></StgValue>
</operation>

<operation id="2035" st_id="52" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5771">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_9" val="1"/>
<literal name="tmp_7_89" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1841" bw="32" op_0_bw="14">
<![CDATA[
:3  %A_load_96 = load i32* %A_addr_96, align 4

]]></node>
<StgValue><ssdm name="A_load_96"/></StgValue>
</operation>

<operation id="2036" st_id="52" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5772">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_9" val="1"/>
<literal name="tmp_7_90" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1855" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
:0  %p_addr10 = add i14 %tmp_217, 97

]]></node>
<StgValue><ssdm name="p_addr10"/></StgValue>
</operation>

<operation id="2037" st_id="52" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5772">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_9" val="1"/>
<literal name="tmp_7_90" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1856" bw="64" op_0_bw="14">
<![CDATA[
:1  %tmp_205 = zext i14 %p_addr10 to i64

]]></node>
<StgValue><ssdm name="tmp_205"/></StgValue>
</operation>

<operation id="2038" st_id="52" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5772">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_9" val="1"/>
<literal name="tmp_7_90" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1857" bw="14" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:2  %A_addr_97 = getelementptr [10000 x i32]* %A, i64 0, i64 %tmp_205

]]></node>
<StgValue><ssdm name="A_addr_97"/></StgValue>
</operation>

<operation id="2039" st_id="52" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5772">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_9" val="1"/>
<literal name="tmp_7_90" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1858" bw="32" op_0_bw="14">
<![CDATA[
:3  %A_load_97 = load i32* %A_addr_97, align 4

]]></node>
<StgValue><ssdm name="A_load_97"/></StgValue>
</operation>

<operation id="2040" st_id="52" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5773">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_9" val="1"/>
<literal name="tmp_7_91" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1879" bw="32" op_0_bw="14">
<![CDATA[
:7  %B_load_98 = load i32* %B_addr_98, align 4

]]></node>
<StgValue><ssdm name="B_load_98"/></StgValue>
</operation>

<operation id="2041" st_id="52" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5774">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_9" val="1"/>
<literal name="tmp_7_92" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1896" bw="32" op_0_bw="14">
<![CDATA[
:7  %B_load_99 = load i32* %B_addr_99, align 4

]]></node>
<StgValue><ssdm name="B_load_99"/></StgValue>
</operation>
</state>

<state id="53" st_id="53">

<operation id="2042" st_id="53" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5689">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_9" val="1"/>
<literal name="tmp_7_10" val="1"/>
</and_exp></or_exp>
</condition>

<node id="423" bw="64" op_0_bw="32">
<![CDATA[
:9  %tmp_12_13 = sext i32 %tmp_11_13 to i64

]]></node>
<StgValue><ssdm name="tmp_12_13"/></StgValue>
</operation>

<operation id="2043" st_id="53" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5689">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_9" val="1"/>
<literal name="tmp_7_10" val="1"/>
</and_exp></or_exp>
</condition>

<node id="424" bw="64" op_0_bw="14">
<![CDATA[
:10  %C_load_13 = load i64* %C_addr, align 8

]]></node>
<StgValue><ssdm name="C_load_13"/></StgValue>
</operation>

<operation id="2044" st_id="53" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5689">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_9" val="1"/>
<literal name="tmp_7_10" val="1"/>
</and_exp></or_exp>
</condition>

<node id="425" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:11  %tmp_13_13 = add nsw i64 %tmp_12_13, %C_load_13

]]></node>
<StgValue><ssdm name="tmp_13_13"/></StgValue>
</operation>

<operation id="2045" st_id="53" stage="1" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5717">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_9" val="1"/>
<literal name="tmp_7_36" val="1"/>
</and_exp></or_exp>
</condition>

<node id="910" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:8  %tmp_11_41 = mul nsw i32 %A_load_42, %B_load_42

]]></node>
<StgValue><ssdm name="tmp_11_41"/></StgValue>
</operation>

<operation id="2046" st_id="53" stage="2" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5718">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_9" val="1"/>
<literal name="tmp_7_37" val="1"/>
</and_exp></or_exp>
</condition>

<node id="927" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:8  %tmp_11_42 = mul nsw i32 %A_load_43, %B_load_43

]]></node>
<StgValue><ssdm name="tmp_11_42"/></StgValue>
</operation>

<operation id="2047" st_id="53" stage="3" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5719">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_9" val="1"/>
<literal name="tmp_7_38" val="1"/>
</and_exp></or_exp>
</condition>

<node id="944" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:8  %tmp_11_43 = mul nsw i32 %A_load_44, %B_load_44

]]></node>
<StgValue><ssdm name="tmp_11_43"/></StgValue>
</operation>

<operation id="2048" st_id="53" stage="4" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5720">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_9" val="1"/>
<literal name="tmp_7_39" val="1"/>
</and_exp></or_exp>
</condition>

<node id="961" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:8  %tmp_11_44 = mul nsw i32 %A_load_45, %B_load_45

]]></node>
<StgValue><ssdm name="tmp_11_44"/></StgValue>
</operation>

<operation id="2049" st_id="53" stage="5" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5721">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_9" val="1"/>
<literal name="tmp_7_40" val="1"/>
</and_exp></or_exp>
</condition>

<node id="978" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:8  %tmp_11_45 = mul nsw i32 %A_load_46, %B_load_46

]]></node>
<StgValue><ssdm name="tmp_11_45"/></StgValue>
</operation>

<operation id="2050" st_id="53" stage="6" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5722">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_9" val="1"/>
<literal name="tmp_7_41" val="1"/>
</and_exp></or_exp>
</condition>

<node id="995" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:8  %tmp_11_46 = mul nsw i32 %A_load_47, %B_load_47

]]></node>
<StgValue><ssdm name="tmp_11_46"/></StgValue>
</operation>

<operation id="2051" st_id="53" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5771">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_9" val="1"/>
<literal name="tmp_7_89" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1841" bw="32" op_0_bw="14">
<![CDATA[
:3  %A_load_96 = load i32* %A_addr_96, align 4

]]></node>
<StgValue><ssdm name="A_load_96"/></StgValue>
</operation>

<operation id="2052" st_id="53" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5772">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_9" val="1"/>
<literal name="tmp_7_90" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1858" bw="32" op_0_bw="14">
<![CDATA[
:3  %A_load_97 = load i32* %A_addr_97, align 4

]]></node>
<StgValue><ssdm name="A_load_97"/></StgValue>
</operation>

<operation id="2053" st_id="53" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5773">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_9" val="1"/>
<literal name="tmp_7_91" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1872" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
:0  %p_addr7 = add i14 %tmp_217, 98

]]></node>
<StgValue><ssdm name="p_addr7"/></StgValue>
</operation>

<operation id="2054" st_id="53" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5773">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_9" val="1"/>
<literal name="tmp_7_91" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1873" bw="64" op_0_bw="14">
<![CDATA[
:1  %tmp_207 = zext i14 %p_addr7 to i64

]]></node>
<StgValue><ssdm name="tmp_207"/></StgValue>
</operation>

<operation id="2055" st_id="53" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5773">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_9" val="1"/>
<literal name="tmp_7_91" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1874" bw="14" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:2  %A_addr_98 = getelementptr [10000 x i32]* %A, i64 0, i64 %tmp_207

]]></node>
<StgValue><ssdm name="A_addr_98"/></StgValue>
</operation>

<operation id="2056" st_id="53" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5773">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_9" val="1"/>
<literal name="tmp_7_91" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1875" bw="32" op_0_bw="14">
<![CDATA[
:3  %A_load_98 = load i32* %A_addr_98, align 4

]]></node>
<StgValue><ssdm name="A_load_98"/></StgValue>
</operation>

<operation id="2057" st_id="53" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5774">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_9" val="1"/>
<literal name="tmp_7_92" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1889" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
:0  %p_addr4 = add i14 %tmp_217, 99

]]></node>
<StgValue><ssdm name="p_addr4"/></StgValue>
</operation>

<operation id="2058" st_id="53" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5774">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_9" val="1"/>
<literal name="tmp_7_92" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1890" bw="64" op_0_bw="14">
<![CDATA[
:1  %tmp_209 = zext i14 %p_addr4 to i64

]]></node>
<StgValue><ssdm name="tmp_209"/></StgValue>
</operation>

<operation id="2059" st_id="53" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5774">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_9" val="1"/>
<literal name="tmp_7_92" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1891" bw="14" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:2  %A_addr_99 = getelementptr [10000 x i32]* %A, i64 0, i64 %tmp_209

]]></node>
<StgValue><ssdm name="A_addr_99"/></StgValue>
</operation>

<operation id="2060" st_id="53" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5774">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_9" val="1"/>
<literal name="tmp_7_92" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1892" bw="32" op_0_bw="14">
<![CDATA[
:3  %A_load_99 = load i32* %A_addr_99, align 4

]]></node>
<StgValue><ssdm name="A_load_99"/></StgValue>
</operation>
</state>

<state id="54" st_id="54">

<operation id="2061" st_id="54" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5689">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_9" val="1"/>
<literal name="tmp_7_10" val="1"/>
</and_exp></or_exp>
</condition>

<node id="426" bw="0" op_0_bw="64" op_1_bw="14">
<![CDATA[
:12  store i64 %tmp_13_13, i64* %C_addr, align 8

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="2062" st_id="54" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5689">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_9" val="1"/>
<literal name="tmp_7_10" val="1"/>
</and_exp></or_exp>
</condition>

<node id="427" bw="0" op_0_bw="0">
<![CDATA[
:13  br label %._crit_edge.14

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="2063" st_id="54" stage="1" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5718">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_9" val="1"/>
<literal name="tmp_7_37" val="1"/>
</and_exp></or_exp>
</condition>

<node id="927" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:8  %tmp_11_42 = mul nsw i32 %A_load_43, %B_load_43

]]></node>
<StgValue><ssdm name="tmp_11_42"/></StgValue>
</operation>

<operation id="2064" st_id="54" stage="2" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5719">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_9" val="1"/>
<literal name="tmp_7_38" val="1"/>
</and_exp></or_exp>
</condition>

<node id="944" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:8  %tmp_11_43 = mul nsw i32 %A_load_44, %B_load_44

]]></node>
<StgValue><ssdm name="tmp_11_43"/></StgValue>
</operation>

<operation id="2065" st_id="54" stage="3" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5720">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_9" val="1"/>
<literal name="tmp_7_39" val="1"/>
</and_exp></or_exp>
</condition>

<node id="961" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:8  %tmp_11_44 = mul nsw i32 %A_load_45, %B_load_45

]]></node>
<StgValue><ssdm name="tmp_11_44"/></StgValue>
</operation>

<operation id="2066" st_id="54" stage="4" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5721">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_9" val="1"/>
<literal name="tmp_7_40" val="1"/>
</and_exp></or_exp>
</condition>

<node id="978" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:8  %tmp_11_45 = mul nsw i32 %A_load_46, %B_load_46

]]></node>
<StgValue><ssdm name="tmp_11_45"/></StgValue>
</operation>

<operation id="2067" st_id="54" stage="5" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5722">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_9" val="1"/>
<literal name="tmp_7_41" val="1"/>
</and_exp></or_exp>
</condition>

<node id="995" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:8  %tmp_11_46 = mul nsw i32 %A_load_47, %B_load_47

]]></node>
<StgValue><ssdm name="tmp_11_46"/></StgValue>
</operation>

<operation id="2068" st_id="54" stage="6" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5723">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_9" val="1"/>
<literal name="tmp_7_42" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1012" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:8  %tmp_11_47 = mul nsw i32 %A_load_48, %B_load_48

]]></node>
<StgValue><ssdm name="tmp_11_47"/></StgValue>
</operation>

<operation id="2069" st_id="54" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5773">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_9" val="1"/>
<literal name="tmp_7_91" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1875" bw="32" op_0_bw="14">
<![CDATA[
:3  %A_load_98 = load i32* %A_addr_98, align 4

]]></node>
<StgValue><ssdm name="A_load_98"/></StgValue>
</operation>

<operation id="2070" st_id="54" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5774">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_9" val="1"/>
<literal name="tmp_7_92" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1892" bw="32" op_0_bw="14">
<![CDATA[
:3  %A_load_99 = load i32* %A_addr_99, align 4

]]></node>
<StgValue><ssdm name="A_load_99"/></StgValue>
</operation>
</state>

<state id="55" st_id="55">

<operation id="2071" st_id="55" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5690">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_9" val="1"/>
<literal name="icmp3" val="0"/>
</and_exp></or_exp>
</condition>

<node id="441" bw="64" op_0_bw="14">
<![CDATA[
:10  %C_load_14 = load i64* %C_addr, align 8

]]></node>
<StgValue><ssdm name="C_load_14"/></StgValue>
</operation>

<operation id="2072" st_id="55" stage="1" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5719">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_9" val="1"/>
<literal name="tmp_7_38" val="1"/>
</and_exp></or_exp>
</condition>

<node id="944" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:8  %tmp_11_43 = mul nsw i32 %A_load_44, %B_load_44

]]></node>
<StgValue><ssdm name="tmp_11_43"/></StgValue>
</operation>

<operation id="2073" st_id="55" stage="2" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5720">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_9" val="1"/>
<literal name="tmp_7_39" val="1"/>
</and_exp></or_exp>
</condition>

<node id="961" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:8  %tmp_11_44 = mul nsw i32 %A_load_45, %B_load_45

]]></node>
<StgValue><ssdm name="tmp_11_44"/></StgValue>
</operation>

<operation id="2074" st_id="55" stage="3" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5721">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_9" val="1"/>
<literal name="tmp_7_40" val="1"/>
</and_exp></or_exp>
</condition>

<node id="978" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:8  %tmp_11_45 = mul nsw i32 %A_load_46, %B_load_46

]]></node>
<StgValue><ssdm name="tmp_11_45"/></StgValue>
</operation>

<operation id="2075" st_id="55" stage="4" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5722">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_9" val="1"/>
<literal name="tmp_7_41" val="1"/>
</and_exp></or_exp>
</condition>

<node id="995" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:8  %tmp_11_46 = mul nsw i32 %A_load_47, %B_load_47

]]></node>
<StgValue><ssdm name="tmp_11_46"/></StgValue>
</operation>

<operation id="2076" st_id="55" stage="5" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5723">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_9" val="1"/>
<literal name="tmp_7_42" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1012" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:8  %tmp_11_47 = mul nsw i32 %A_load_48, %B_load_48

]]></node>
<StgValue><ssdm name="tmp_11_47"/></StgValue>
</operation>

<operation id="2077" st_id="55" stage="6" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5724">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_9" val="1"/>
<literal name="tmp_7_43" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1029" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:8  %tmp_11_48 = mul nsw i32 %A_load_49, %B_load_49

]]></node>
<StgValue><ssdm name="tmp_11_48"/></StgValue>
</operation>
</state>

<state id="56" st_id="56">

<operation id="2078" st_id="56" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5690">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_9" val="1"/>
<literal name="icmp3" val="0"/>
</and_exp></or_exp>
</condition>

<node id="440" bw="64" op_0_bw="32">
<![CDATA[
:9  %tmp_12_14 = sext i32 %tmp_11_14 to i64

]]></node>
<StgValue><ssdm name="tmp_12_14"/></StgValue>
</operation>

<operation id="2079" st_id="56" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5690">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_9" val="1"/>
<literal name="icmp3" val="0"/>
</and_exp></or_exp>
</condition>

<node id="441" bw="64" op_0_bw="14">
<![CDATA[
:10  %C_load_14 = load i64* %C_addr, align 8

]]></node>
<StgValue><ssdm name="C_load_14"/></StgValue>
</operation>

<operation id="2080" st_id="56" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5690">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_9" val="1"/>
<literal name="icmp3" val="0"/>
</and_exp></or_exp>
</condition>

<node id="442" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:11  %tmp_13_14 = add nsw i64 %tmp_12_14, %C_load_14

]]></node>
<StgValue><ssdm name="tmp_13_14"/></StgValue>
</operation>

<operation id="2081" st_id="56" stage="1" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5720">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_9" val="1"/>
<literal name="tmp_7_39" val="1"/>
</and_exp></or_exp>
</condition>

<node id="961" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:8  %tmp_11_44 = mul nsw i32 %A_load_45, %B_load_45

]]></node>
<StgValue><ssdm name="tmp_11_44"/></StgValue>
</operation>

<operation id="2082" st_id="56" stage="2" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5721">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_9" val="1"/>
<literal name="tmp_7_40" val="1"/>
</and_exp></or_exp>
</condition>

<node id="978" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:8  %tmp_11_45 = mul nsw i32 %A_load_46, %B_load_46

]]></node>
<StgValue><ssdm name="tmp_11_45"/></StgValue>
</operation>

<operation id="2083" st_id="56" stage="3" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5722">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_9" val="1"/>
<literal name="tmp_7_41" val="1"/>
</and_exp></or_exp>
</condition>

<node id="995" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:8  %tmp_11_46 = mul nsw i32 %A_load_47, %B_load_47

]]></node>
<StgValue><ssdm name="tmp_11_46"/></StgValue>
</operation>

<operation id="2084" st_id="56" stage="4" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5723">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_9" val="1"/>
<literal name="tmp_7_42" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1012" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:8  %tmp_11_47 = mul nsw i32 %A_load_48, %B_load_48

]]></node>
<StgValue><ssdm name="tmp_11_47"/></StgValue>
</operation>

<operation id="2085" st_id="56" stage="5" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5724">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_9" val="1"/>
<literal name="tmp_7_43" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1029" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:8  %tmp_11_48 = mul nsw i32 %A_load_49, %B_load_49

]]></node>
<StgValue><ssdm name="tmp_11_48"/></StgValue>
</operation>

<operation id="2086" st_id="56" stage="6" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5725">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_9" val="1"/>
<literal name="tmp_7_44" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1046" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:8  %tmp_11_49 = mul nsw i32 %A_load_50, %B_load_50

]]></node>
<StgValue><ssdm name="tmp_11_49"/></StgValue>
</operation>
</state>

<state id="57" st_id="57">

<operation id="2087" st_id="57" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5690">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_9" val="1"/>
<literal name="icmp3" val="0"/>
</and_exp></or_exp>
</condition>

<node id="443" bw="0" op_0_bw="64" op_1_bw="14">
<![CDATA[
:12  store i64 %tmp_13_14, i64* %C_addr, align 8

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="2088" st_id="57" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5690">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_9" val="1"/>
<literal name="icmp3" val="0"/>
</and_exp></or_exp>
</condition>

<node id="444" bw="0" op_0_bw="0">
<![CDATA[
:13  br label %._crit_edge.15

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="2089" st_id="57" stage="1" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5721">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_9" val="1"/>
<literal name="tmp_7_40" val="1"/>
</and_exp></or_exp>
</condition>

<node id="978" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:8  %tmp_11_45 = mul nsw i32 %A_load_46, %B_load_46

]]></node>
<StgValue><ssdm name="tmp_11_45"/></StgValue>
</operation>

<operation id="2090" st_id="57" stage="2" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5722">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_9" val="1"/>
<literal name="tmp_7_41" val="1"/>
</and_exp></or_exp>
</condition>

<node id="995" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:8  %tmp_11_46 = mul nsw i32 %A_load_47, %B_load_47

]]></node>
<StgValue><ssdm name="tmp_11_46"/></StgValue>
</operation>

<operation id="2091" st_id="57" stage="3" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5723">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_9" val="1"/>
<literal name="tmp_7_42" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1012" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:8  %tmp_11_47 = mul nsw i32 %A_load_48, %B_load_48

]]></node>
<StgValue><ssdm name="tmp_11_47"/></StgValue>
</operation>

<operation id="2092" st_id="57" stage="4" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5724">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_9" val="1"/>
<literal name="tmp_7_43" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1029" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:8  %tmp_11_48 = mul nsw i32 %A_load_49, %B_load_49

]]></node>
<StgValue><ssdm name="tmp_11_48"/></StgValue>
</operation>

<operation id="2093" st_id="57" stage="5" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5725">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_9" val="1"/>
<literal name="tmp_7_44" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1046" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:8  %tmp_11_49 = mul nsw i32 %A_load_50, %B_load_50

]]></node>
<StgValue><ssdm name="tmp_11_49"/></StgValue>
</operation>

<operation id="2094" st_id="57" stage="6" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5726">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_9" val="1"/>
<literal name="tmp_7_45" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1063" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:8  %tmp_11_50 = mul nsw i32 %A_load_51, %B_load_51

]]></node>
<StgValue><ssdm name="tmp_11_50"/></StgValue>
</operation>
</state>

<state id="58" st_id="58">

<operation id="2095" st_id="58" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5691">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_9" val="1"/>
<literal name="tmp_7_11" val="1"/>
</and_exp></or_exp>
</condition>

<node id="459" bw="64" op_0_bw="14">
<![CDATA[
:11  %C_load_15 = load i64* %C_addr, align 8

]]></node>
<StgValue><ssdm name="C_load_15"/></StgValue>
</operation>

<operation id="2096" st_id="58" stage="1" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5722">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_9" val="1"/>
<literal name="tmp_7_41" val="1"/>
</and_exp></or_exp>
</condition>

<node id="995" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:8  %tmp_11_46 = mul nsw i32 %A_load_47, %B_load_47

]]></node>
<StgValue><ssdm name="tmp_11_46"/></StgValue>
</operation>

<operation id="2097" st_id="58" stage="2" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5723">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_9" val="1"/>
<literal name="tmp_7_42" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1012" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:8  %tmp_11_47 = mul nsw i32 %A_load_48, %B_load_48

]]></node>
<StgValue><ssdm name="tmp_11_47"/></StgValue>
</operation>

<operation id="2098" st_id="58" stage="3" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5724">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_9" val="1"/>
<literal name="tmp_7_43" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1029" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:8  %tmp_11_48 = mul nsw i32 %A_load_49, %B_load_49

]]></node>
<StgValue><ssdm name="tmp_11_48"/></StgValue>
</operation>

<operation id="2099" st_id="58" stage="4" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5725">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_9" val="1"/>
<literal name="tmp_7_44" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1046" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:8  %tmp_11_49 = mul nsw i32 %A_load_50, %B_load_50

]]></node>
<StgValue><ssdm name="tmp_11_49"/></StgValue>
</operation>

<operation id="2100" st_id="58" stage="5" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5726">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_9" val="1"/>
<literal name="tmp_7_45" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1063" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:8  %tmp_11_50 = mul nsw i32 %A_load_51, %B_load_51

]]></node>
<StgValue><ssdm name="tmp_11_50"/></StgValue>
</operation>

<operation id="2101" st_id="58" stage="6" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5727">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_9" val="1"/>
<literal name="tmp_7_46" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1080" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:8  %tmp_11_51 = mul nsw i32 %A_load_52, %B_load_52

]]></node>
<StgValue><ssdm name="tmp_11_51"/></StgValue>
</operation>
</state>

<state id="59" st_id="59">

<operation id="2102" st_id="59" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5691">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_9" val="1"/>
<literal name="tmp_7_11" val="1"/>
</and_exp></or_exp>
</condition>

<node id="458" bw="64" op_0_bw="32">
<![CDATA[
:10  %tmp_12_15 = sext i32 %tmp_11_15 to i64

]]></node>
<StgValue><ssdm name="tmp_12_15"/></StgValue>
</operation>

<operation id="2103" st_id="59" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5691">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_9" val="1"/>
<literal name="tmp_7_11" val="1"/>
</and_exp></or_exp>
</condition>

<node id="459" bw="64" op_0_bw="14">
<![CDATA[
:11  %C_load_15 = load i64* %C_addr, align 8

]]></node>
<StgValue><ssdm name="C_load_15"/></StgValue>
</operation>

<operation id="2104" st_id="59" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5691">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_9" val="1"/>
<literal name="tmp_7_11" val="1"/>
</and_exp></or_exp>
</condition>

<node id="460" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:12  %tmp_13_15 = add nsw i64 %tmp_12_15, %C_load_15

]]></node>
<StgValue><ssdm name="tmp_13_15"/></StgValue>
</operation>

<operation id="2105" st_id="59" stage="1" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5723">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_9" val="1"/>
<literal name="tmp_7_42" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1012" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:8  %tmp_11_47 = mul nsw i32 %A_load_48, %B_load_48

]]></node>
<StgValue><ssdm name="tmp_11_47"/></StgValue>
</operation>

<operation id="2106" st_id="59" stage="2" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5724">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_9" val="1"/>
<literal name="tmp_7_43" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1029" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:8  %tmp_11_48 = mul nsw i32 %A_load_49, %B_load_49

]]></node>
<StgValue><ssdm name="tmp_11_48"/></StgValue>
</operation>

<operation id="2107" st_id="59" stage="3" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5725">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_9" val="1"/>
<literal name="tmp_7_44" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1046" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:8  %tmp_11_49 = mul nsw i32 %A_load_50, %B_load_50

]]></node>
<StgValue><ssdm name="tmp_11_49"/></StgValue>
</operation>

<operation id="2108" st_id="59" stage="4" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5726">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_9" val="1"/>
<literal name="tmp_7_45" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1063" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:8  %tmp_11_50 = mul nsw i32 %A_load_51, %B_load_51

]]></node>
<StgValue><ssdm name="tmp_11_50"/></StgValue>
</operation>

<operation id="2109" st_id="59" stage="5" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5727">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_9" val="1"/>
<literal name="tmp_7_46" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1080" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:8  %tmp_11_51 = mul nsw i32 %A_load_52, %B_load_52

]]></node>
<StgValue><ssdm name="tmp_11_51"/></StgValue>
</operation>

<operation id="2110" st_id="59" stage="6" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5728">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_9" val="1"/>
<literal name="tmp_7_47" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1097" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:8  %tmp_11_52 = mul nsw i32 %A_load_53, %B_load_53

]]></node>
<StgValue><ssdm name="tmp_11_52"/></StgValue>
</operation>
</state>

<state id="60" st_id="60">

<operation id="2111" st_id="60" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5691">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_9" val="1"/>
<literal name="tmp_7_11" val="1"/>
</and_exp></or_exp>
</condition>

<node id="461" bw="0" op_0_bw="64" op_1_bw="14">
<![CDATA[
:13  store i64 %tmp_13_15, i64* %C_addr, align 8

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="2112" st_id="60" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5691">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_9" val="1"/>
<literal name="tmp_7_11" val="1"/>
</and_exp></or_exp>
</condition>

<node id="462" bw="0" op_0_bw="0">
<![CDATA[
:14  br label %._crit_edge.16

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="2113" st_id="60" stage="1" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5724">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_9" val="1"/>
<literal name="tmp_7_43" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1029" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:8  %tmp_11_48 = mul nsw i32 %A_load_49, %B_load_49

]]></node>
<StgValue><ssdm name="tmp_11_48"/></StgValue>
</operation>

<operation id="2114" st_id="60" stage="2" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5725">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_9" val="1"/>
<literal name="tmp_7_44" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1046" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:8  %tmp_11_49 = mul nsw i32 %A_load_50, %B_load_50

]]></node>
<StgValue><ssdm name="tmp_11_49"/></StgValue>
</operation>

<operation id="2115" st_id="60" stage="3" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5726">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_9" val="1"/>
<literal name="tmp_7_45" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1063" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:8  %tmp_11_50 = mul nsw i32 %A_load_51, %B_load_51

]]></node>
<StgValue><ssdm name="tmp_11_50"/></StgValue>
</operation>

<operation id="2116" st_id="60" stage="4" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5727">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_9" val="1"/>
<literal name="tmp_7_46" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1080" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:8  %tmp_11_51 = mul nsw i32 %A_load_52, %B_load_52

]]></node>
<StgValue><ssdm name="tmp_11_51"/></StgValue>
</operation>

<operation id="2117" st_id="60" stage="5" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5728">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_9" val="1"/>
<literal name="tmp_7_47" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1097" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:8  %tmp_11_52 = mul nsw i32 %A_load_53, %B_load_53

]]></node>
<StgValue><ssdm name="tmp_11_52"/></StgValue>
</operation>

<operation id="2118" st_id="60" stage="6" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5729">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_9" val="1"/>
<literal name="tmp_7_48" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1114" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:8  %tmp_11_53 = mul nsw i32 %A_load_54, %B_load_54

]]></node>
<StgValue><ssdm name="tmp_11_53"/></StgValue>
</operation>
</state>

<state id="61" st_id="61">

<operation id="2119" st_id="61" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5692">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_9" val="1"/>
<literal name="tmp_7_12" val="1"/>
</and_exp></or_exp>
</condition>

<node id="477" bw="64" op_0_bw="14">
<![CDATA[
:11  %C_load_16 = load i64* %C_addr, align 8

]]></node>
<StgValue><ssdm name="C_load_16"/></StgValue>
</operation>

<operation id="2120" st_id="61" stage="1" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5725">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_9" val="1"/>
<literal name="tmp_7_44" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1046" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:8  %tmp_11_49 = mul nsw i32 %A_load_50, %B_load_50

]]></node>
<StgValue><ssdm name="tmp_11_49"/></StgValue>
</operation>

<operation id="2121" st_id="61" stage="2" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5726">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_9" val="1"/>
<literal name="tmp_7_45" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1063" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:8  %tmp_11_50 = mul nsw i32 %A_load_51, %B_load_51

]]></node>
<StgValue><ssdm name="tmp_11_50"/></StgValue>
</operation>

<operation id="2122" st_id="61" stage="3" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5727">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_9" val="1"/>
<literal name="tmp_7_46" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1080" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:8  %tmp_11_51 = mul nsw i32 %A_load_52, %B_load_52

]]></node>
<StgValue><ssdm name="tmp_11_51"/></StgValue>
</operation>

<operation id="2123" st_id="61" stage="4" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5728">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_9" val="1"/>
<literal name="tmp_7_47" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1097" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:8  %tmp_11_52 = mul nsw i32 %A_load_53, %B_load_53

]]></node>
<StgValue><ssdm name="tmp_11_52"/></StgValue>
</operation>

<operation id="2124" st_id="61" stage="5" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5729">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_9" val="1"/>
<literal name="tmp_7_48" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1114" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:8  %tmp_11_53 = mul nsw i32 %A_load_54, %B_load_54

]]></node>
<StgValue><ssdm name="tmp_11_53"/></StgValue>
</operation>

<operation id="2125" st_id="61" stage="6" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5730">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_9" val="1"/>
<literal name="tmp_7_49" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1131" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:8  %tmp_11_54 = mul nsw i32 %A_load_55, %B_load_55

]]></node>
<StgValue><ssdm name="tmp_11_54"/></StgValue>
</operation>
</state>

<state id="62" st_id="62">

<operation id="2126" st_id="62" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5692">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_9" val="1"/>
<literal name="tmp_7_12" val="1"/>
</and_exp></or_exp>
</condition>

<node id="476" bw="64" op_0_bw="32">
<![CDATA[
:10  %tmp_12_16 = sext i32 %tmp_11_16 to i64

]]></node>
<StgValue><ssdm name="tmp_12_16"/></StgValue>
</operation>

<operation id="2127" st_id="62" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5692">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_9" val="1"/>
<literal name="tmp_7_12" val="1"/>
</and_exp></or_exp>
</condition>

<node id="477" bw="64" op_0_bw="14">
<![CDATA[
:11  %C_load_16 = load i64* %C_addr, align 8

]]></node>
<StgValue><ssdm name="C_load_16"/></StgValue>
</operation>

<operation id="2128" st_id="62" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5692">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_9" val="1"/>
<literal name="tmp_7_12" val="1"/>
</and_exp></or_exp>
</condition>

<node id="478" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:12  %tmp_13_16 = add nsw i64 %tmp_12_16, %C_load_16

]]></node>
<StgValue><ssdm name="tmp_13_16"/></StgValue>
</operation>

<operation id="2129" st_id="62" stage="1" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5726">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_9" val="1"/>
<literal name="tmp_7_45" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1063" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:8  %tmp_11_50 = mul nsw i32 %A_load_51, %B_load_51

]]></node>
<StgValue><ssdm name="tmp_11_50"/></StgValue>
</operation>

<operation id="2130" st_id="62" stage="2" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5727">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_9" val="1"/>
<literal name="tmp_7_46" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1080" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:8  %tmp_11_51 = mul nsw i32 %A_load_52, %B_load_52

]]></node>
<StgValue><ssdm name="tmp_11_51"/></StgValue>
</operation>

<operation id="2131" st_id="62" stage="3" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5728">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_9" val="1"/>
<literal name="tmp_7_47" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1097" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:8  %tmp_11_52 = mul nsw i32 %A_load_53, %B_load_53

]]></node>
<StgValue><ssdm name="tmp_11_52"/></StgValue>
</operation>

<operation id="2132" st_id="62" stage="4" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5729">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_9" val="1"/>
<literal name="tmp_7_48" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1114" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:8  %tmp_11_53 = mul nsw i32 %A_load_54, %B_load_54

]]></node>
<StgValue><ssdm name="tmp_11_53"/></StgValue>
</operation>

<operation id="2133" st_id="62" stage="5" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5730">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_9" val="1"/>
<literal name="tmp_7_49" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1131" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:8  %tmp_11_54 = mul nsw i32 %A_load_55, %B_load_55

]]></node>
<StgValue><ssdm name="tmp_11_54"/></StgValue>
</operation>

<operation id="2134" st_id="62" stage="6" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5731">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_9" val="1"/>
<literal name="tmp_7_50" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1148" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:8  %tmp_11_55 = mul nsw i32 %A_load_56, %B_load_56

]]></node>
<StgValue><ssdm name="tmp_11_55"/></StgValue>
</operation>
</state>

<state id="63" st_id="63">

<operation id="2135" st_id="63" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5692">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_9" val="1"/>
<literal name="tmp_7_12" val="1"/>
</and_exp></or_exp>
</condition>

<node id="479" bw="0" op_0_bw="64" op_1_bw="14">
<![CDATA[
:13  store i64 %tmp_13_16, i64* %C_addr, align 8

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="2136" st_id="63" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5692">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_9" val="1"/>
<literal name="tmp_7_12" val="1"/>
</and_exp></or_exp>
</condition>

<node id="480" bw="0" op_0_bw="0">
<![CDATA[
:14  br label %._crit_edge.17

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="2137" st_id="63" stage="1" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5727">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_9" val="1"/>
<literal name="tmp_7_46" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1080" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:8  %tmp_11_51 = mul nsw i32 %A_load_52, %B_load_52

]]></node>
<StgValue><ssdm name="tmp_11_51"/></StgValue>
</operation>

<operation id="2138" st_id="63" stage="2" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5728">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_9" val="1"/>
<literal name="tmp_7_47" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1097" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:8  %tmp_11_52 = mul nsw i32 %A_load_53, %B_load_53

]]></node>
<StgValue><ssdm name="tmp_11_52"/></StgValue>
</operation>

<operation id="2139" st_id="63" stage="3" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5729">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_9" val="1"/>
<literal name="tmp_7_48" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1114" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:8  %tmp_11_53 = mul nsw i32 %A_load_54, %B_load_54

]]></node>
<StgValue><ssdm name="tmp_11_53"/></StgValue>
</operation>

<operation id="2140" st_id="63" stage="4" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5730">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_9" val="1"/>
<literal name="tmp_7_49" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1131" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:8  %tmp_11_54 = mul nsw i32 %A_load_55, %B_load_55

]]></node>
<StgValue><ssdm name="tmp_11_54"/></StgValue>
</operation>

<operation id="2141" st_id="63" stage="5" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5731">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_9" val="1"/>
<literal name="tmp_7_50" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1148" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:8  %tmp_11_55 = mul nsw i32 %A_load_56, %B_load_56

]]></node>
<StgValue><ssdm name="tmp_11_55"/></StgValue>
</operation>

<operation id="2142" st_id="63" stage="6" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5732">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_9" val="1"/>
<literal name="tmp_7_51" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1165" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:8  %tmp_11_56 = mul nsw i32 %A_load_57, %B_load_57

]]></node>
<StgValue><ssdm name="tmp_11_56"/></StgValue>
</operation>
</state>

<state id="64" st_id="64">

<operation id="2143" st_id="64" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5693">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_9" val="1"/>
<literal name="tmp_7_13" val="1"/>
</and_exp></or_exp>
</condition>

<node id="495" bw="64" op_0_bw="14">
<![CDATA[
:11  %C_load_17 = load i64* %C_addr, align 8

]]></node>
<StgValue><ssdm name="C_load_17"/></StgValue>
</operation>

<operation id="2144" st_id="64" stage="1" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5728">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_9" val="1"/>
<literal name="tmp_7_47" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1097" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:8  %tmp_11_52 = mul nsw i32 %A_load_53, %B_load_53

]]></node>
<StgValue><ssdm name="tmp_11_52"/></StgValue>
</operation>

<operation id="2145" st_id="64" stage="2" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5729">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_9" val="1"/>
<literal name="tmp_7_48" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1114" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:8  %tmp_11_53 = mul nsw i32 %A_load_54, %B_load_54

]]></node>
<StgValue><ssdm name="tmp_11_53"/></StgValue>
</operation>

<operation id="2146" st_id="64" stage="3" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5730">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_9" val="1"/>
<literal name="tmp_7_49" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1131" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:8  %tmp_11_54 = mul nsw i32 %A_load_55, %B_load_55

]]></node>
<StgValue><ssdm name="tmp_11_54"/></StgValue>
</operation>

<operation id="2147" st_id="64" stage="4" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5731">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_9" val="1"/>
<literal name="tmp_7_50" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1148" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:8  %tmp_11_55 = mul nsw i32 %A_load_56, %B_load_56

]]></node>
<StgValue><ssdm name="tmp_11_55"/></StgValue>
</operation>

<operation id="2148" st_id="64" stage="5" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5732">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_9" val="1"/>
<literal name="tmp_7_51" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1165" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:8  %tmp_11_56 = mul nsw i32 %A_load_57, %B_load_57

]]></node>
<StgValue><ssdm name="tmp_11_56"/></StgValue>
</operation>

<operation id="2149" st_id="64" stage="6" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5733">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_9" val="1"/>
<literal name="tmp_7_52" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1182" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:8  %tmp_11_57 = mul nsw i32 %A_load_58, %B_load_58

]]></node>
<StgValue><ssdm name="tmp_11_57"/></StgValue>
</operation>
</state>

<state id="65" st_id="65">

<operation id="2150" st_id="65" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5693">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_9" val="1"/>
<literal name="tmp_7_13" val="1"/>
</and_exp></or_exp>
</condition>

<node id="494" bw="64" op_0_bw="32">
<![CDATA[
:10  %tmp_12_17 = sext i32 %tmp_11_17 to i64

]]></node>
<StgValue><ssdm name="tmp_12_17"/></StgValue>
</operation>

<operation id="2151" st_id="65" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5693">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_9" val="1"/>
<literal name="tmp_7_13" val="1"/>
</and_exp></or_exp>
</condition>

<node id="495" bw="64" op_0_bw="14">
<![CDATA[
:11  %C_load_17 = load i64* %C_addr, align 8

]]></node>
<StgValue><ssdm name="C_load_17"/></StgValue>
</operation>

<operation id="2152" st_id="65" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5693">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_9" val="1"/>
<literal name="tmp_7_13" val="1"/>
</and_exp></or_exp>
</condition>

<node id="496" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:12  %tmp_13_17 = add nsw i64 %tmp_12_17, %C_load_17

]]></node>
<StgValue><ssdm name="tmp_13_17"/></StgValue>
</operation>

<operation id="2153" st_id="65" stage="1" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5729">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_9" val="1"/>
<literal name="tmp_7_48" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1114" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:8  %tmp_11_53 = mul nsw i32 %A_load_54, %B_load_54

]]></node>
<StgValue><ssdm name="tmp_11_53"/></StgValue>
</operation>

<operation id="2154" st_id="65" stage="2" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5730">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_9" val="1"/>
<literal name="tmp_7_49" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1131" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:8  %tmp_11_54 = mul nsw i32 %A_load_55, %B_load_55

]]></node>
<StgValue><ssdm name="tmp_11_54"/></StgValue>
</operation>

<operation id="2155" st_id="65" stage="3" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5731">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_9" val="1"/>
<literal name="tmp_7_50" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1148" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:8  %tmp_11_55 = mul nsw i32 %A_load_56, %B_load_56

]]></node>
<StgValue><ssdm name="tmp_11_55"/></StgValue>
</operation>

<operation id="2156" st_id="65" stage="4" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5732">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_9" val="1"/>
<literal name="tmp_7_51" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1165" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:8  %tmp_11_56 = mul nsw i32 %A_load_57, %B_load_57

]]></node>
<StgValue><ssdm name="tmp_11_56"/></StgValue>
</operation>

<operation id="2157" st_id="65" stage="5" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5733">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_9" val="1"/>
<literal name="tmp_7_52" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1182" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:8  %tmp_11_57 = mul nsw i32 %A_load_58, %B_load_58

]]></node>
<StgValue><ssdm name="tmp_11_57"/></StgValue>
</operation>

<operation id="2158" st_id="65" stage="6" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5734">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_9" val="1"/>
<literal name="tmp_7_53" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1199" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:8  %tmp_11_58 = mul nsw i32 %A_load_59, %B_load_59

]]></node>
<StgValue><ssdm name="tmp_11_58"/></StgValue>
</operation>
</state>

<state id="66" st_id="66">

<operation id="2159" st_id="66" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5693">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_9" val="1"/>
<literal name="tmp_7_13" val="1"/>
</and_exp></or_exp>
</condition>

<node id="497" bw="0" op_0_bw="64" op_1_bw="14">
<![CDATA[
:13  store i64 %tmp_13_17, i64* %C_addr, align 8

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="2160" st_id="66" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5693">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_9" val="1"/>
<literal name="tmp_7_13" val="1"/>
</and_exp></or_exp>
</condition>

<node id="498" bw="0" op_0_bw="0">
<![CDATA[
:14  br label %._crit_edge.18

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="2161" st_id="66" stage="1" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5730">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_9" val="1"/>
<literal name="tmp_7_49" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1131" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:8  %tmp_11_54 = mul nsw i32 %A_load_55, %B_load_55

]]></node>
<StgValue><ssdm name="tmp_11_54"/></StgValue>
</operation>

<operation id="2162" st_id="66" stage="2" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5731">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_9" val="1"/>
<literal name="tmp_7_50" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1148" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:8  %tmp_11_55 = mul nsw i32 %A_load_56, %B_load_56

]]></node>
<StgValue><ssdm name="tmp_11_55"/></StgValue>
</operation>

<operation id="2163" st_id="66" stage="3" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5732">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_9" val="1"/>
<literal name="tmp_7_51" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1165" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:8  %tmp_11_56 = mul nsw i32 %A_load_57, %B_load_57

]]></node>
<StgValue><ssdm name="tmp_11_56"/></StgValue>
</operation>

<operation id="2164" st_id="66" stage="4" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5733">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_9" val="1"/>
<literal name="tmp_7_52" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1182" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:8  %tmp_11_57 = mul nsw i32 %A_load_58, %B_load_58

]]></node>
<StgValue><ssdm name="tmp_11_57"/></StgValue>
</operation>

<operation id="2165" st_id="66" stage="5" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5734">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_9" val="1"/>
<literal name="tmp_7_53" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1199" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:8  %tmp_11_58 = mul nsw i32 %A_load_59, %B_load_59

]]></node>
<StgValue><ssdm name="tmp_11_58"/></StgValue>
</operation>

<operation id="2166" st_id="66" stage="6" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5735">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_9" val="1"/>
<literal name="tmp_7_54" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1216" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:8  %tmp_11_59 = mul nsw i32 %A_load_60, %B_load_60

]]></node>
<StgValue><ssdm name="tmp_11_59"/></StgValue>
</operation>
</state>

<state id="67" st_id="67">

<operation id="2167" st_id="67" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5694">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_9" val="1"/>
<literal name="tmp_7_14" val="1"/>
</and_exp></or_exp>
</condition>

<node id="513" bw="64" op_0_bw="14">
<![CDATA[
:11  %C_load_18 = load i64* %C_addr, align 8

]]></node>
<StgValue><ssdm name="C_load_18"/></StgValue>
</operation>

<operation id="2168" st_id="67" stage="1" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5731">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_9" val="1"/>
<literal name="tmp_7_50" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1148" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:8  %tmp_11_55 = mul nsw i32 %A_load_56, %B_load_56

]]></node>
<StgValue><ssdm name="tmp_11_55"/></StgValue>
</operation>

<operation id="2169" st_id="67" stage="2" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5732">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_9" val="1"/>
<literal name="tmp_7_51" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1165" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:8  %tmp_11_56 = mul nsw i32 %A_load_57, %B_load_57

]]></node>
<StgValue><ssdm name="tmp_11_56"/></StgValue>
</operation>

<operation id="2170" st_id="67" stage="3" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5733">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_9" val="1"/>
<literal name="tmp_7_52" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1182" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:8  %tmp_11_57 = mul nsw i32 %A_load_58, %B_load_58

]]></node>
<StgValue><ssdm name="tmp_11_57"/></StgValue>
</operation>

<operation id="2171" st_id="67" stage="4" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5734">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_9" val="1"/>
<literal name="tmp_7_53" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1199" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:8  %tmp_11_58 = mul nsw i32 %A_load_59, %B_load_59

]]></node>
<StgValue><ssdm name="tmp_11_58"/></StgValue>
</operation>

<operation id="2172" st_id="67" stage="5" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5735">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_9" val="1"/>
<literal name="tmp_7_54" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1216" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:8  %tmp_11_59 = mul nsw i32 %A_load_60, %B_load_60

]]></node>
<StgValue><ssdm name="tmp_11_59"/></StgValue>
</operation>

<operation id="2173" st_id="67" stage="6" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5736">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_9" val="1"/>
<literal name="tmp_7_55" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1233" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:8  %tmp_11_60 = mul nsw i32 %A_load_61, %B_load_61

]]></node>
<StgValue><ssdm name="tmp_11_60"/></StgValue>
</operation>
</state>

<state id="68" st_id="68">

<operation id="2174" st_id="68" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5694">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_9" val="1"/>
<literal name="tmp_7_14" val="1"/>
</and_exp></or_exp>
</condition>

<node id="512" bw="64" op_0_bw="32">
<![CDATA[
:10  %tmp_12_18 = sext i32 %tmp_11_18 to i64

]]></node>
<StgValue><ssdm name="tmp_12_18"/></StgValue>
</operation>

<operation id="2175" st_id="68" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5694">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_9" val="1"/>
<literal name="tmp_7_14" val="1"/>
</and_exp></or_exp>
</condition>

<node id="513" bw="64" op_0_bw="14">
<![CDATA[
:11  %C_load_18 = load i64* %C_addr, align 8

]]></node>
<StgValue><ssdm name="C_load_18"/></StgValue>
</operation>

<operation id="2176" st_id="68" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5694">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_9" val="1"/>
<literal name="tmp_7_14" val="1"/>
</and_exp></or_exp>
</condition>

<node id="514" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:12  %tmp_13_18 = add nsw i64 %tmp_12_18, %C_load_18

]]></node>
<StgValue><ssdm name="tmp_13_18"/></StgValue>
</operation>

<operation id="2177" st_id="68" stage="1" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5732">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_9" val="1"/>
<literal name="tmp_7_51" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1165" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:8  %tmp_11_56 = mul nsw i32 %A_load_57, %B_load_57

]]></node>
<StgValue><ssdm name="tmp_11_56"/></StgValue>
</operation>

<operation id="2178" st_id="68" stage="2" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5733">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_9" val="1"/>
<literal name="tmp_7_52" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1182" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:8  %tmp_11_57 = mul nsw i32 %A_load_58, %B_load_58

]]></node>
<StgValue><ssdm name="tmp_11_57"/></StgValue>
</operation>

<operation id="2179" st_id="68" stage="3" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5734">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_9" val="1"/>
<literal name="tmp_7_53" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1199" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:8  %tmp_11_58 = mul nsw i32 %A_load_59, %B_load_59

]]></node>
<StgValue><ssdm name="tmp_11_58"/></StgValue>
</operation>

<operation id="2180" st_id="68" stage="4" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5735">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_9" val="1"/>
<literal name="tmp_7_54" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1216" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:8  %tmp_11_59 = mul nsw i32 %A_load_60, %B_load_60

]]></node>
<StgValue><ssdm name="tmp_11_59"/></StgValue>
</operation>

<operation id="2181" st_id="68" stage="5" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5736">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_9" val="1"/>
<literal name="tmp_7_55" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1233" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:8  %tmp_11_60 = mul nsw i32 %A_load_61, %B_load_61

]]></node>
<StgValue><ssdm name="tmp_11_60"/></StgValue>
</operation>

<operation id="2182" st_id="68" stage="6" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5737">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_9" val="1"/>
<literal name="tmp_7_56" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1251" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:9  %tmp_11_61 = mul nsw i32 %A_load_62, %B_load_62

]]></node>
<StgValue><ssdm name="tmp_11_61"/></StgValue>
</operation>
</state>

<state id="69" st_id="69">

<operation id="2183" st_id="69" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5694">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_9" val="1"/>
<literal name="tmp_7_14" val="1"/>
</and_exp></or_exp>
</condition>

<node id="515" bw="0" op_0_bw="64" op_1_bw="14">
<![CDATA[
:13  store i64 %tmp_13_18, i64* %C_addr, align 8

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="2184" st_id="69" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5694">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_9" val="1"/>
<literal name="tmp_7_14" val="1"/>
</and_exp></or_exp>
</condition>

<node id="516" bw="0" op_0_bw="0">
<![CDATA[
:14  br label %._crit_edge.19

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="2185" st_id="69" stage="1" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5733">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_9" val="1"/>
<literal name="tmp_7_52" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1182" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:8  %tmp_11_57 = mul nsw i32 %A_load_58, %B_load_58

]]></node>
<StgValue><ssdm name="tmp_11_57"/></StgValue>
</operation>

<operation id="2186" st_id="69" stage="2" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5734">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_9" val="1"/>
<literal name="tmp_7_53" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1199" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:8  %tmp_11_58 = mul nsw i32 %A_load_59, %B_load_59

]]></node>
<StgValue><ssdm name="tmp_11_58"/></StgValue>
</operation>

<operation id="2187" st_id="69" stage="3" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5735">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_9" val="1"/>
<literal name="tmp_7_54" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1216" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:8  %tmp_11_59 = mul nsw i32 %A_load_60, %B_load_60

]]></node>
<StgValue><ssdm name="tmp_11_59"/></StgValue>
</operation>

<operation id="2188" st_id="69" stage="4" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5736">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_9" val="1"/>
<literal name="tmp_7_55" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1233" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:8  %tmp_11_60 = mul nsw i32 %A_load_61, %B_load_61

]]></node>
<StgValue><ssdm name="tmp_11_60"/></StgValue>
</operation>

<operation id="2189" st_id="69" stage="5" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5737">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_9" val="1"/>
<literal name="tmp_7_56" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1251" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:9  %tmp_11_61 = mul nsw i32 %A_load_62, %B_load_62

]]></node>
<StgValue><ssdm name="tmp_11_61"/></StgValue>
</operation>

<operation id="2190" st_id="69" stage="6" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5738">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_9" val="1"/>
<literal name="icmp5" val="0"/>
</and_exp></or_exp>
</condition>

<node id="1269" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:9  %tmp_11_62 = mul nsw i32 %A_load_63, %B_load_63

]]></node>
<StgValue><ssdm name="tmp_11_62"/></StgValue>
</operation>
</state>

<state id="70" st_id="70">

<operation id="2191" st_id="70" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5695">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_9" val="1"/>
<literal name="tmp_7_15" val="1"/>
</and_exp></or_exp>
</condition>

<node id="530" bw="64" op_0_bw="14">
<![CDATA[
:10  %C_load_19 = load i64* %C_addr, align 8

]]></node>
<StgValue><ssdm name="C_load_19"/></StgValue>
</operation>

<operation id="2192" st_id="70" stage="1" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5734">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_9" val="1"/>
<literal name="tmp_7_53" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1199" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:8  %tmp_11_58 = mul nsw i32 %A_load_59, %B_load_59

]]></node>
<StgValue><ssdm name="tmp_11_58"/></StgValue>
</operation>

<operation id="2193" st_id="70" stage="2" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5735">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_9" val="1"/>
<literal name="tmp_7_54" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1216" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:8  %tmp_11_59 = mul nsw i32 %A_load_60, %B_load_60

]]></node>
<StgValue><ssdm name="tmp_11_59"/></StgValue>
</operation>

<operation id="2194" st_id="70" stage="3" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5736">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_9" val="1"/>
<literal name="tmp_7_55" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1233" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:8  %tmp_11_60 = mul nsw i32 %A_load_61, %B_load_61

]]></node>
<StgValue><ssdm name="tmp_11_60"/></StgValue>
</operation>

<operation id="2195" st_id="70" stage="4" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5737">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_9" val="1"/>
<literal name="tmp_7_56" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1251" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:9  %tmp_11_61 = mul nsw i32 %A_load_62, %B_load_62

]]></node>
<StgValue><ssdm name="tmp_11_61"/></StgValue>
</operation>

<operation id="2196" st_id="70" stage="5" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5738">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_9" val="1"/>
<literal name="icmp5" val="0"/>
</and_exp></or_exp>
</condition>

<node id="1269" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:9  %tmp_11_62 = mul nsw i32 %A_load_63, %B_load_63

]]></node>
<StgValue><ssdm name="tmp_11_62"/></StgValue>
</operation>

<operation id="2197" st_id="70" stage="6" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5739">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_9" val="1"/>
<literal name="tmp_7_57" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1286" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:8  %tmp_11_63 = mul nsw i32 %A_load_64, %B_load_64

]]></node>
<StgValue><ssdm name="tmp_11_63"/></StgValue>
</operation>
</state>

<state id="71" st_id="71">

<operation id="2198" st_id="71" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5695">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_9" val="1"/>
<literal name="tmp_7_15" val="1"/>
</and_exp></or_exp>
</condition>

<node id="529" bw="64" op_0_bw="32">
<![CDATA[
:9  %tmp_12_19 = sext i32 %tmp_11_19 to i64

]]></node>
<StgValue><ssdm name="tmp_12_19"/></StgValue>
</operation>

<operation id="2199" st_id="71" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5695">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_9" val="1"/>
<literal name="tmp_7_15" val="1"/>
</and_exp></or_exp>
</condition>

<node id="530" bw="64" op_0_bw="14">
<![CDATA[
:10  %C_load_19 = load i64* %C_addr, align 8

]]></node>
<StgValue><ssdm name="C_load_19"/></StgValue>
</operation>

<operation id="2200" st_id="71" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5695">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_9" val="1"/>
<literal name="tmp_7_15" val="1"/>
</and_exp></or_exp>
</condition>

<node id="531" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:11  %tmp_13_19 = add nsw i64 %tmp_12_19, %C_load_19

]]></node>
<StgValue><ssdm name="tmp_13_19"/></StgValue>
</operation>

<operation id="2201" st_id="71" stage="1" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5735">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_9" val="1"/>
<literal name="tmp_7_54" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1216" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:8  %tmp_11_59 = mul nsw i32 %A_load_60, %B_load_60

]]></node>
<StgValue><ssdm name="tmp_11_59"/></StgValue>
</operation>

<operation id="2202" st_id="71" stage="2" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5736">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_9" val="1"/>
<literal name="tmp_7_55" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1233" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:8  %tmp_11_60 = mul nsw i32 %A_load_61, %B_load_61

]]></node>
<StgValue><ssdm name="tmp_11_60"/></StgValue>
</operation>

<operation id="2203" st_id="71" stage="3" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5737">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_9" val="1"/>
<literal name="tmp_7_56" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1251" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:9  %tmp_11_61 = mul nsw i32 %A_load_62, %B_load_62

]]></node>
<StgValue><ssdm name="tmp_11_61"/></StgValue>
</operation>

<operation id="2204" st_id="71" stage="4" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5738">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_9" val="1"/>
<literal name="icmp5" val="0"/>
</and_exp></or_exp>
</condition>

<node id="1269" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:9  %tmp_11_62 = mul nsw i32 %A_load_63, %B_load_63

]]></node>
<StgValue><ssdm name="tmp_11_62"/></StgValue>
</operation>

<operation id="2205" st_id="71" stage="5" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5739">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_9" val="1"/>
<literal name="tmp_7_57" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1286" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:8  %tmp_11_63 = mul nsw i32 %A_load_64, %B_load_64

]]></node>
<StgValue><ssdm name="tmp_11_63"/></StgValue>
</operation>

<operation id="2206" st_id="71" stage="6" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5740">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_9" val="1"/>
<literal name="tmp_7_58" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1304" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:9  %tmp_11_64 = mul nsw i32 %A_load_65, %B_load_65

]]></node>
<StgValue><ssdm name="tmp_11_64"/></StgValue>
</operation>
</state>

<state id="72" st_id="72">

<operation id="2207" st_id="72" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5695">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_9" val="1"/>
<literal name="tmp_7_15" val="1"/>
</and_exp></or_exp>
</condition>

<node id="532" bw="0" op_0_bw="64" op_1_bw="14">
<![CDATA[
:12  store i64 %tmp_13_19, i64* %C_addr, align 8

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="2208" st_id="72" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5695">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_9" val="1"/>
<literal name="tmp_7_15" val="1"/>
</and_exp></or_exp>
</condition>

<node id="533" bw="0" op_0_bw="0">
<![CDATA[
:13  br label %._crit_edge.20

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="2209" st_id="72" stage="1" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5736">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_9" val="1"/>
<literal name="tmp_7_55" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1233" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:8  %tmp_11_60 = mul nsw i32 %A_load_61, %B_load_61

]]></node>
<StgValue><ssdm name="tmp_11_60"/></StgValue>
</operation>

<operation id="2210" st_id="72" stage="2" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5737">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_9" val="1"/>
<literal name="tmp_7_56" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1251" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:9  %tmp_11_61 = mul nsw i32 %A_load_62, %B_load_62

]]></node>
<StgValue><ssdm name="tmp_11_61"/></StgValue>
</operation>

<operation id="2211" st_id="72" stage="3" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5738">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_9" val="1"/>
<literal name="icmp5" val="0"/>
</and_exp></or_exp>
</condition>

<node id="1269" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:9  %tmp_11_62 = mul nsw i32 %A_load_63, %B_load_63

]]></node>
<StgValue><ssdm name="tmp_11_62"/></StgValue>
</operation>

<operation id="2212" st_id="72" stage="4" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5739">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_9" val="1"/>
<literal name="tmp_7_57" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1286" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:8  %tmp_11_63 = mul nsw i32 %A_load_64, %B_load_64

]]></node>
<StgValue><ssdm name="tmp_11_63"/></StgValue>
</operation>

<operation id="2213" st_id="72" stage="5" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5740">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_9" val="1"/>
<literal name="tmp_7_58" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1304" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:9  %tmp_11_64 = mul nsw i32 %A_load_65, %B_load_65

]]></node>
<StgValue><ssdm name="tmp_11_64"/></StgValue>
</operation>

<operation id="2214" st_id="72" stage="6" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5741">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_9" val="1"/>
<literal name="tmp_7_59" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1322" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:9  %tmp_11_65 = mul nsw i32 %A_load_66, %B_load_66

]]></node>
<StgValue><ssdm name="tmp_11_65"/></StgValue>
</operation>
</state>

<state id="73" st_id="73">

<operation id="2215" st_id="73" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5696">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_9" val="1"/>
<literal name="tmp_7_16" val="1"/>
</and_exp></or_exp>
</condition>

<node id="547" bw="64" op_0_bw="14">
<![CDATA[
:10  %C_load_20 = load i64* %C_addr, align 8

]]></node>
<StgValue><ssdm name="C_load_20"/></StgValue>
</operation>

<operation id="2216" st_id="73" stage="1" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5737">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_9" val="1"/>
<literal name="tmp_7_56" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1251" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:9  %tmp_11_61 = mul nsw i32 %A_load_62, %B_load_62

]]></node>
<StgValue><ssdm name="tmp_11_61"/></StgValue>
</operation>

<operation id="2217" st_id="73" stage="2" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5738">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_9" val="1"/>
<literal name="icmp5" val="0"/>
</and_exp></or_exp>
</condition>

<node id="1269" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:9  %tmp_11_62 = mul nsw i32 %A_load_63, %B_load_63

]]></node>
<StgValue><ssdm name="tmp_11_62"/></StgValue>
</operation>

<operation id="2218" st_id="73" stage="3" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5739">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_9" val="1"/>
<literal name="tmp_7_57" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1286" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:8  %tmp_11_63 = mul nsw i32 %A_load_64, %B_load_64

]]></node>
<StgValue><ssdm name="tmp_11_63"/></StgValue>
</operation>

<operation id="2219" st_id="73" stage="4" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5740">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_9" val="1"/>
<literal name="tmp_7_58" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1304" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:9  %tmp_11_64 = mul nsw i32 %A_load_65, %B_load_65

]]></node>
<StgValue><ssdm name="tmp_11_64"/></StgValue>
</operation>

<operation id="2220" st_id="73" stage="5" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5741">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_9" val="1"/>
<literal name="tmp_7_59" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1322" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:9  %tmp_11_65 = mul nsw i32 %A_load_66, %B_load_66

]]></node>
<StgValue><ssdm name="tmp_11_65"/></StgValue>
</operation>

<operation id="2221" st_id="73" stage="6" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5742">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_9" val="1"/>
<literal name="tmp_7_60" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1340" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:9  %tmp_11_66 = mul nsw i32 %A_load_67, %B_load_67

]]></node>
<StgValue><ssdm name="tmp_11_66"/></StgValue>
</operation>
</state>

<state id="74" st_id="74">

<operation id="2222" st_id="74" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5696">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_9" val="1"/>
<literal name="tmp_7_16" val="1"/>
</and_exp></or_exp>
</condition>

<node id="546" bw="64" op_0_bw="32">
<![CDATA[
:9  %tmp_12_20 = sext i32 %tmp_11_20 to i64

]]></node>
<StgValue><ssdm name="tmp_12_20"/></StgValue>
</operation>

<operation id="2223" st_id="74" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5696">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_9" val="1"/>
<literal name="tmp_7_16" val="1"/>
</and_exp></or_exp>
</condition>

<node id="547" bw="64" op_0_bw="14">
<![CDATA[
:10  %C_load_20 = load i64* %C_addr, align 8

]]></node>
<StgValue><ssdm name="C_load_20"/></StgValue>
</operation>

<operation id="2224" st_id="74" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5696">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_9" val="1"/>
<literal name="tmp_7_16" val="1"/>
</and_exp></or_exp>
</condition>

<node id="548" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:11  %tmp_13_20 = add nsw i64 %tmp_12_20, %C_load_20

]]></node>
<StgValue><ssdm name="tmp_13_20"/></StgValue>
</operation>

<operation id="2225" st_id="74" stage="1" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5738">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_9" val="1"/>
<literal name="icmp5" val="0"/>
</and_exp></or_exp>
</condition>

<node id="1269" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:9  %tmp_11_62 = mul nsw i32 %A_load_63, %B_load_63

]]></node>
<StgValue><ssdm name="tmp_11_62"/></StgValue>
</operation>

<operation id="2226" st_id="74" stage="2" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5739">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_9" val="1"/>
<literal name="tmp_7_57" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1286" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:8  %tmp_11_63 = mul nsw i32 %A_load_64, %B_load_64

]]></node>
<StgValue><ssdm name="tmp_11_63"/></StgValue>
</operation>

<operation id="2227" st_id="74" stage="3" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5740">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_9" val="1"/>
<literal name="tmp_7_58" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1304" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:9  %tmp_11_64 = mul nsw i32 %A_load_65, %B_load_65

]]></node>
<StgValue><ssdm name="tmp_11_64"/></StgValue>
</operation>

<operation id="2228" st_id="74" stage="4" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5741">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_9" val="1"/>
<literal name="tmp_7_59" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1322" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:9  %tmp_11_65 = mul nsw i32 %A_load_66, %B_load_66

]]></node>
<StgValue><ssdm name="tmp_11_65"/></StgValue>
</operation>

<operation id="2229" st_id="74" stage="5" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5742">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_9" val="1"/>
<literal name="tmp_7_60" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1340" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:9  %tmp_11_66 = mul nsw i32 %A_load_67, %B_load_67

]]></node>
<StgValue><ssdm name="tmp_11_66"/></StgValue>
</operation>

<operation id="2230" st_id="74" stage="6" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5743">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_9" val="1"/>
<literal name="tmp_7_61" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1358" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:9  %tmp_11_67 = mul nsw i32 %A_load_68, %B_load_68

]]></node>
<StgValue><ssdm name="tmp_11_67"/></StgValue>
</operation>
</state>

<state id="75" st_id="75">

<operation id="2231" st_id="75" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5696">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_9" val="1"/>
<literal name="tmp_7_16" val="1"/>
</and_exp></or_exp>
</condition>

<node id="549" bw="0" op_0_bw="64" op_1_bw="14">
<![CDATA[
:12  store i64 %tmp_13_20, i64* %C_addr, align 8

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="2232" st_id="75" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5696">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_9" val="1"/>
<literal name="tmp_7_16" val="1"/>
</and_exp></or_exp>
</condition>

<node id="550" bw="0" op_0_bw="0">
<![CDATA[
:13  br label %._crit_edge.21

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="2233" st_id="75" stage="1" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5739">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_9" val="1"/>
<literal name="tmp_7_57" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1286" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:8  %tmp_11_63 = mul nsw i32 %A_load_64, %B_load_64

]]></node>
<StgValue><ssdm name="tmp_11_63"/></StgValue>
</operation>

<operation id="2234" st_id="75" stage="2" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5740">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_9" val="1"/>
<literal name="tmp_7_58" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1304" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:9  %tmp_11_64 = mul nsw i32 %A_load_65, %B_load_65

]]></node>
<StgValue><ssdm name="tmp_11_64"/></StgValue>
</operation>

<operation id="2235" st_id="75" stage="3" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5741">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_9" val="1"/>
<literal name="tmp_7_59" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1322" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:9  %tmp_11_65 = mul nsw i32 %A_load_66, %B_load_66

]]></node>
<StgValue><ssdm name="tmp_11_65"/></StgValue>
</operation>

<operation id="2236" st_id="75" stage="4" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5742">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_9" val="1"/>
<literal name="tmp_7_60" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1340" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:9  %tmp_11_66 = mul nsw i32 %A_load_67, %B_load_67

]]></node>
<StgValue><ssdm name="tmp_11_66"/></StgValue>
</operation>

<operation id="2237" st_id="75" stage="5" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5743">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_9" val="1"/>
<literal name="tmp_7_61" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1358" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:9  %tmp_11_67 = mul nsw i32 %A_load_68, %B_load_68

]]></node>
<StgValue><ssdm name="tmp_11_67"/></StgValue>
</operation>

<operation id="2238" st_id="75" stage="6" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5744">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_9" val="1"/>
<literal name="tmp_7_62" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1376" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:9  %tmp_11_68 = mul nsw i32 %A_load_69, %B_load_69

]]></node>
<StgValue><ssdm name="tmp_11_68"/></StgValue>
</operation>
</state>

<state id="76" st_id="76">

<operation id="2239" st_id="76" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5697">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_9" val="1"/>
<literal name="tmp_7_17" val="1"/>
</and_exp></or_exp>
</condition>

<node id="564" bw="64" op_0_bw="14">
<![CDATA[
:10  %C_load_21 = load i64* %C_addr, align 8

]]></node>
<StgValue><ssdm name="C_load_21"/></StgValue>
</operation>

<operation id="2240" st_id="76" stage="1" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5740">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_9" val="1"/>
<literal name="tmp_7_58" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1304" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:9  %tmp_11_64 = mul nsw i32 %A_load_65, %B_load_65

]]></node>
<StgValue><ssdm name="tmp_11_64"/></StgValue>
</operation>

<operation id="2241" st_id="76" stage="2" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5741">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_9" val="1"/>
<literal name="tmp_7_59" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1322" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:9  %tmp_11_65 = mul nsw i32 %A_load_66, %B_load_66

]]></node>
<StgValue><ssdm name="tmp_11_65"/></StgValue>
</operation>

<operation id="2242" st_id="76" stage="3" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5742">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_9" val="1"/>
<literal name="tmp_7_60" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1340" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:9  %tmp_11_66 = mul nsw i32 %A_load_67, %B_load_67

]]></node>
<StgValue><ssdm name="tmp_11_66"/></StgValue>
</operation>

<operation id="2243" st_id="76" stage="4" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5743">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_9" val="1"/>
<literal name="tmp_7_61" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1358" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:9  %tmp_11_67 = mul nsw i32 %A_load_68, %B_load_68

]]></node>
<StgValue><ssdm name="tmp_11_67"/></StgValue>
</operation>

<operation id="2244" st_id="76" stage="5" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5744">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_9" val="1"/>
<literal name="tmp_7_62" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1376" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:9  %tmp_11_68 = mul nsw i32 %A_load_69, %B_load_69

]]></node>
<StgValue><ssdm name="tmp_11_68"/></StgValue>
</operation>

<operation id="2245" st_id="76" stage="6" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5745">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_9" val="1"/>
<literal name="tmp_7_63" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1394" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:9  %tmp_11_69 = mul nsw i32 %A_load_70, %B_load_70

]]></node>
<StgValue><ssdm name="tmp_11_69"/></StgValue>
</operation>
</state>

<state id="77" st_id="77">

<operation id="2246" st_id="77" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5697">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_9" val="1"/>
<literal name="tmp_7_17" val="1"/>
</and_exp></or_exp>
</condition>

<node id="563" bw="64" op_0_bw="32">
<![CDATA[
:9  %tmp_12_21 = sext i32 %tmp_11_21 to i64

]]></node>
<StgValue><ssdm name="tmp_12_21"/></StgValue>
</operation>

<operation id="2247" st_id="77" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5697">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_9" val="1"/>
<literal name="tmp_7_17" val="1"/>
</and_exp></or_exp>
</condition>

<node id="564" bw="64" op_0_bw="14">
<![CDATA[
:10  %C_load_21 = load i64* %C_addr, align 8

]]></node>
<StgValue><ssdm name="C_load_21"/></StgValue>
</operation>

<operation id="2248" st_id="77" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5697">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_9" val="1"/>
<literal name="tmp_7_17" val="1"/>
</and_exp></or_exp>
</condition>

<node id="565" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:11  %tmp_13_21 = add nsw i64 %tmp_12_21, %C_load_21

]]></node>
<StgValue><ssdm name="tmp_13_21"/></StgValue>
</operation>

<operation id="2249" st_id="77" stage="1" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5741">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_9" val="1"/>
<literal name="tmp_7_59" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1322" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:9  %tmp_11_65 = mul nsw i32 %A_load_66, %B_load_66

]]></node>
<StgValue><ssdm name="tmp_11_65"/></StgValue>
</operation>

<operation id="2250" st_id="77" stage="2" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5742">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_9" val="1"/>
<literal name="tmp_7_60" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1340" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:9  %tmp_11_66 = mul nsw i32 %A_load_67, %B_load_67

]]></node>
<StgValue><ssdm name="tmp_11_66"/></StgValue>
</operation>

<operation id="2251" st_id="77" stage="3" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5743">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_9" val="1"/>
<literal name="tmp_7_61" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1358" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:9  %tmp_11_67 = mul nsw i32 %A_load_68, %B_load_68

]]></node>
<StgValue><ssdm name="tmp_11_67"/></StgValue>
</operation>

<operation id="2252" st_id="77" stage="4" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5744">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_9" val="1"/>
<literal name="tmp_7_62" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1376" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:9  %tmp_11_68 = mul nsw i32 %A_load_69, %B_load_69

]]></node>
<StgValue><ssdm name="tmp_11_68"/></StgValue>
</operation>

<operation id="2253" st_id="77" stage="5" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5745">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_9" val="1"/>
<literal name="tmp_7_63" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1394" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:9  %tmp_11_69 = mul nsw i32 %A_load_70, %B_load_70

]]></node>
<StgValue><ssdm name="tmp_11_69"/></StgValue>
</operation>

<operation id="2254" st_id="77" stage="6" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5746">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_9" val="1"/>
<literal name="tmp_7_64" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1412" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:9  %tmp_11_70 = mul nsw i32 %A_load_71, %B_load_71

]]></node>
<StgValue><ssdm name="tmp_11_70"/></StgValue>
</operation>
</state>

<state id="78" st_id="78">

<operation id="2255" st_id="78" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5697">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_9" val="1"/>
<literal name="tmp_7_17" val="1"/>
</and_exp></or_exp>
</condition>

<node id="566" bw="0" op_0_bw="64" op_1_bw="14">
<![CDATA[
:12  store i64 %tmp_13_21, i64* %C_addr, align 8

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="2256" st_id="78" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5697">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_9" val="1"/>
<literal name="tmp_7_17" val="1"/>
</and_exp></or_exp>
</condition>

<node id="567" bw="0" op_0_bw="0">
<![CDATA[
:13  br label %._crit_edge.22

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="2257" st_id="78" stage="1" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5742">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_9" val="1"/>
<literal name="tmp_7_60" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1340" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:9  %tmp_11_66 = mul nsw i32 %A_load_67, %B_load_67

]]></node>
<StgValue><ssdm name="tmp_11_66"/></StgValue>
</operation>

<operation id="2258" st_id="78" stage="2" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5743">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_9" val="1"/>
<literal name="tmp_7_61" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1358" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:9  %tmp_11_67 = mul nsw i32 %A_load_68, %B_load_68

]]></node>
<StgValue><ssdm name="tmp_11_67"/></StgValue>
</operation>

<operation id="2259" st_id="78" stage="3" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5744">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_9" val="1"/>
<literal name="tmp_7_62" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1376" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:9  %tmp_11_68 = mul nsw i32 %A_load_69, %B_load_69

]]></node>
<StgValue><ssdm name="tmp_11_68"/></StgValue>
</operation>

<operation id="2260" st_id="78" stage="4" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5745">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_9" val="1"/>
<literal name="tmp_7_63" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1394" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:9  %tmp_11_69 = mul nsw i32 %A_load_70, %B_load_70

]]></node>
<StgValue><ssdm name="tmp_11_69"/></StgValue>
</operation>

<operation id="2261" st_id="78" stage="5" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5746">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_9" val="1"/>
<literal name="tmp_7_64" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1412" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:9  %tmp_11_70 = mul nsw i32 %A_load_71, %B_load_71

]]></node>
<StgValue><ssdm name="tmp_11_70"/></StgValue>
</operation>

<operation id="2262" st_id="78" stage="6" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5747">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_9" val="1"/>
<literal name="tmp_7_65" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1430" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:9  %tmp_11_71 = mul nsw i32 %A_load_72, %B_load_72

]]></node>
<StgValue><ssdm name="tmp_11_71"/></StgValue>
</operation>
</state>

<state id="79" st_id="79">

<operation id="2263" st_id="79" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5698">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_9" val="1"/>
<literal name="tmp_7_18" val="1"/>
</and_exp></or_exp>
</condition>

<node id="581" bw="64" op_0_bw="14">
<![CDATA[
:10  %C_load_22 = load i64* %C_addr, align 8

]]></node>
<StgValue><ssdm name="C_load_22"/></StgValue>
</operation>

<operation id="2264" st_id="79" stage="1" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5743">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_9" val="1"/>
<literal name="tmp_7_61" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1358" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:9  %tmp_11_67 = mul nsw i32 %A_load_68, %B_load_68

]]></node>
<StgValue><ssdm name="tmp_11_67"/></StgValue>
</operation>

<operation id="2265" st_id="79" stage="2" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5744">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_9" val="1"/>
<literal name="tmp_7_62" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1376" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:9  %tmp_11_68 = mul nsw i32 %A_load_69, %B_load_69

]]></node>
<StgValue><ssdm name="tmp_11_68"/></StgValue>
</operation>

<operation id="2266" st_id="79" stage="3" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5745">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_9" val="1"/>
<literal name="tmp_7_63" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1394" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:9  %tmp_11_69 = mul nsw i32 %A_load_70, %B_load_70

]]></node>
<StgValue><ssdm name="tmp_11_69"/></StgValue>
</operation>

<operation id="2267" st_id="79" stage="4" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5746">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_9" val="1"/>
<literal name="tmp_7_64" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1412" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:9  %tmp_11_70 = mul nsw i32 %A_load_71, %B_load_71

]]></node>
<StgValue><ssdm name="tmp_11_70"/></StgValue>
</operation>

<operation id="2268" st_id="79" stage="5" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5747">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_9" val="1"/>
<literal name="tmp_7_65" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1430" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:9  %tmp_11_71 = mul nsw i32 %A_load_72, %B_load_72

]]></node>
<StgValue><ssdm name="tmp_11_71"/></StgValue>
</operation>

<operation id="2269" st_id="79" stage="6" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5748">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_9" val="1"/>
<literal name="tmp_7_66" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1448" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:9  %tmp_11_72 = mul nsw i32 %A_load_73, %B_load_73

]]></node>
<StgValue><ssdm name="tmp_11_72"/></StgValue>
</operation>
</state>

<state id="80" st_id="80">

<operation id="2270" st_id="80" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5698">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_9" val="1"/>
<literal name="tmp_7_18" val="1"/>
</and_exp></or_exp>
</condition>

<node id="580" bw="64" op_0_bw="32">
<![CDATA[
:9  %tmp_12_22 = sext i32 %tmp_11_22 to i64

]]></node>
<StgValue><ssdm name="tmp_12_22"/></StgValue>
</operation>

<operation id="2271" st_id="80" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5698">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_9" val="1"/>
<literal name="tmp_7_18" val="1"/>
</and_exp></or_exp>
</condition>

<node id="581" bw="64" op_0_bw="14">
<![CDATA[
:10  %C_load_22 = load i64* %C_addr, align 8

]]></node>
<StgValue><ssdm name="C_load_22"/></StgValue>
</operation>

<operation id="2272" st_id="80" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5698">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_9" val="1"/>
<literal name="tmp_7_18" val="1"/>
</and_exp></or_exp>
</condition>

<node id="582" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:11  %tmp_13_22 = add nsw i64 %tmp_12_22, %C_load_22

]]></node>
<StgValue><ssdm name="tmp_13_22"/></StgValue>
</operation>

<operation id="2273" st_id="80" stage="1" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5744">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_9" val="1"/>
<literal name="tmp_7_62" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1376" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:9  %tmp_11_68 = mul nsw i32 %A_load_69, %B_load_69

]]></node>
<StgValue><ssdm name="tmp_11_68"/></StgValue>
</operation>

<operation id="2274" st_id="80" stage="2" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5745">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_9" val="1"/>
<literal name="tmp_7_63" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1394" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:9  %tmp_11_69 = mul nsw i32 %A_load_70, %B_load_70

]]></node>
<StgValue><ssdm name="tmp_11_69"/></StgValue>
</operation>

<operation id="2275" st_id="80" stage="3" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5746">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_9" val="1"/>
<literal name="tmp_7_64" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1412" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:9  %tmp_11_70 = mul nsw i32 %A_load_71, %B_load_71

]]></node>
<StgValue><ssdm name="tmp_11_70"/></StgValue>
</operation>

<operation id="2276" st_id="80" stage="4" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5747">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_9" val="1"/>
<literal name="tmp_7_65" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1430" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:9  %tmp_11_71 = mul nsw i32 %A_load_72, %B_load_72

]]></node>
<StgValue><ssdm name="tmp_11_71"/></StgValue>
</operation>

<operation id="2277" st_id="80" stage="5" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5748">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_9" val="1"/>
<literal name="tmp_7_66" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1448" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:9  %tmp_11_72 = mul nsw i32 %A_load_73, %B_load_73

]]></node>
<StgValue><ssdm name="tmp_11_72"/></StgValue>
</operation>

<operation id="2278" st_id="80" stage="6" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5749">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_9" val="1"/>
<literal name="tmp_7_67" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1466" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:9  %tmp_11_73 = mul nsw i32 %A_load_74, %B_load_74

]]></node>
<StgValue><ssdm name="tmp_11_73"/></StgValue>
</operation>
</state>

<state id="81" st_id="81">

<operation id="2279" st_id="81" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5698">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_9" val="1"/>
<literal name="tmp_7_18" val="1"/>
</and_exp></or_exp>
</condition>

<node id="583" bw="0" op_0_bw="64" op_1_bw="14">
<![CDATA[
:12  store i64 %tmp_13_22, i64* %C_addr, align 8

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="2280" st_id="81" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5698">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_9" val="1"/>
<literal name="tmp_7_18" val="1"/>
</and_exp></or_exp>
</condition>

<node id="584" bw="0" op_0_bw="0">
<![CDATA[
:13  br label %._crit_edge.23

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="2281" st_id="81" stage="1" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5745">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_9" val="1"/>
<literal name="tmp_7_63" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1394" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:9  %tmp_11_69 = mul nsw i32 %A_load_70, %B_load_70

]]></node>
<StgValue><ssdm name="tmp_11_69"/></StgValue>
</operation>

<operation id="2282" st_id="81" stage="2" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5746">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_9" val="1"/>
<literal name="tmp_7_64" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1412" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:9  %tmp_11_70 = mul nsw i32 %A_load_71, %B_load_71

]]></node>
<StgValue><ssdm name="tmp_11_70"/></StgValue>
</operation>

<operation id="2283" st_id="81" stage="3" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5747">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_9" val="1"/>
<literal name="tmp_7_65" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1430" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:9  %tmp_11_71 = mul nsw i32 %A_load_72, %B_load_72

]]></node>
<StgValue><ssdm name="tmp_11_71"/></StgValue>
</operation>

<operation id="2284" st_id="81" stage="4" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5748">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_9" val="1"/>
<literal name="tmp_7_66" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1448" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:9  %tmp_11_72 = mul nsw i32 %A_load_73, %B_load_73

]]></node>
<StgValue><ssdm name="tmp_11_72"/></StgValue>
</operation>

<operation id="2285" st_id="81" stage="5" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5749">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_9" val="1"/>
<literal name="tmp_7_67" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1466" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:9  %tmp_11_73 = mul nsw i32 %A_load_74, %B_load_74

]]></node>
<StgValue><ssdm name="tmp_11_73"/></StgValue>
</operation>

<operation id="2286" st_id="81" stage="6" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5750">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_9" val="1"/>
<literal name="tmp_7_68" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1484" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:9  %tmp_11_74 = mul nsw i32 %A_load_75, %B_load_75

]]></node>
<StgValue><ssdm name="tmp_11_74"/></StgValue>
</operation>
</state>

<state id="82" st_id="82">

<operation id="2287" st_id="82" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5699">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_9" val="1"/>
<literal name="tmp_7_19" val="1"/>
</and_exp></or_exp>
</condition>

<node id="598" bw="64" op_0_bw="14">
<![CDATA[
:10  %C_load_23 = load i64* %C_addr, align 8

]]></node>
<StgValue><ssdm name="C_load_23"/></StgValue>
</operation>

<operation id="2288" st_id="82" stage="1" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5746">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_9" val="1"/>
<literal name="tmp_7_64" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1412" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:9  %tmp_11_70 = mul nsw i32 %A_load_71, %B_load_71

]]></node>
<StgValue><ssdm name="tmp_11_70"/></StgValue>
</operation>

<operation id="2289" st_id="82" stage="2" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5747">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_9" val="1"/>
<literal name="tmp_7_65" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1430" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:9  %tmp_11_71 = mul nsw i32 %A_load_72, %B_load_72

]]></node>
<StgValue><ssdm name="tmp_11_71"/></StgValue>
</operation>

<operation id="2290" st_id="82" stage="3" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5748">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_9" val="1"/>
<literal name="tmp_7_66" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1448" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:9  %tmp_11_72 = mul nsw i32 %A_load_73, %B_load_73

]]></node>
<StgValue><ssdm name="tmp_11_72"/></StgValue>
</operation>

<operation id="2291" st_id="82" stage="4" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5749">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_9" val="1"/>
<literal name="tmp_7_67" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1466" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:9  %tmp_11_73 = mul nsw i32 %A_load_74, %B_load_74

]]></node>
<StgValue><ssdm name="tmp_11_73"/></StgValue>
</operation>

<operation id="2292" st_id="82" stage="5" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5750">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_9" val="1"/>
<literal name="tmp_7_68" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1484" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:9  %tmp_11_74 = mul nsw i32 %A_load_75, %B_load_75

]]></node>
<StgValue><ssdm name="tmp_11_74"/></StgValue>
</operation>

<operation id="2293" st_id="82" stage="6" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5751">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_9" val="1"/>
<literal name="tmp_7_69" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1502" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:9  %tmp_11_75 = mul nsw i32 %A_load_76, %B_load_76

]]></node>
<StgValue><ssdm name="tmp_11_75"/></StgValue>
</operation>
</state>

<state id="83" st_id="83">

<operation id="2294" st_id="83" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5699">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_9" val="1"/>
<literal name="tmp_7_19" val="1"/>
</and_exp></or_exp>
</condition>

<node id="597" bw="64" op_0_bw="32">
<![CDATA[
:9  %tmp_12_23 = sext i32 %tmp_11_23 to i64

]]></node>
<StgValue><ssdm name="tmp_12_23"/></StgValue>
</operation>

<operation id="2295" st_id="83" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5699">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_9" val="1"/>
<literal name="tmp_7_19" val="1"/>
</and_exp></or_exp>
</condition>

<node id="598" bw="64" op_0_bw="14">
<![CDATA[
:10  %C_load_23 = load i64* %C_addr, align 8

]]></node>
<StgValue><ssdm name="C_load_23"/></StgValue>
</operation>

<operation id="2296" st_id="83" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5699">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_9" val="1"/>
<literal name="tmp_7_19" val="1"/>
</and_exp></or_exp>
</condition>

<node id="599" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:11  %tmp_13_23 = add nsw i64 %tmp_12_23, %C_load_23

]]></node>
<StgValue><ssdm name="tmp_13_23"/></StgValue>
</operation>

<operation id="2297" st_id="83" stage="1" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5747">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_9" val="1"/>
<literal name="tmp_7_65" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1430" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:9  %tmp_11_71 = mul nsw i32 %A_load_72, %B_load_72

]]></node>
<StgValue><ssdm name="tmp_11_71"/></StgValue>
</operation>

<operation id="2298" st_id="83" stage="2" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5748">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_9" val="1"/>
<literal name="tmp_7_66" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1448" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:9  %tmp_11_72 = mul nsw i32 %A_load_73, %B_load_73

]]></node>
<StgValue><ssdm name="tmp_11_72"/></StgValue>
</operation>

<operation id="2299" st_id="83" stage="3" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5749">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_9" val="1"/>
<literal name="tmp_7_67" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1466" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:9  %tmp_11_73 = mul nsw i32 %A_load_74, %B_load_74

]]></node>
<StgValue><ssdm name="tmp_11_73"/></StgValue>
</operation>

<operation id="2300" st_id="83" stage="4" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5750">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_9" val="1"/>
<literal name="tmp_7_68" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1484" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:9  %tmp_11_74 = mul nsw i32 %A_load_75, %B_load_75

]]></node>
<StgValue><ssdm name="tmp_11_74"/></StgValue>
</operation>

<operation id="2301" st_id="83" stage="5" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5751">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_9" val="1"/>
<literal name="tmp_7_69" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1502" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:9  %tmp_11_75 = mul nsw i32 %A_load_76, %B_load_76

]]></node>
<StgValue><ssdm name="tmp_11_75"/></StgValue>
</operation>

<operation id="2302" st_id="83" stage="6" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5752">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_9" val="1"/>
<literal name="tmp_7_70" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1520" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:9  %tmp_11_76 = mul nsw i32 %A_load_77, %B_load_77

]]></node>
<StgValue><ssdm name="tmp_11_76"/></StgValue>
</operation>
</state>

<state id="84" st_id="84">

<operation id="2303" st_id="84" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5699">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_9" val="1"/>
<literal name="tmp_7_19" val="1"/>
</and_exp></or_exp>
</condition>

<node id="600" bw="0" op_0_bw="64" op_1_bw="14">
<![CDATA[
:12  store i64 %tmp_13_23, i64* %C_addr, align 8

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="2304" st_id="84" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5699">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_9" val="1"/>
<literal name="tmp_7_19" val="1"/>
</and_exp></or_exp>
</condition>

<node id="601" bw="0" op_0_bw="0">
<![CDATA[
:13  br label %._crit_edge.24

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="2305" st_id="84" stage="1" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5748">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_9" val="1"/>
<literal name="tmp_7_66" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1448" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:9  %tmp_11_72 = mul nsw i32 %A_load_73, %B_load_73

]]></node>
<StgValue><ssdm name="tmp_11_72"/></StgValue>
</operation>

<operation id="2306" st_id="84" stage="2" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5749">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_9" val="1"/>
<literal name="tmp_7_67" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1466" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:9  %tmp_11_73 = mul nsw i32 %A_load_74, %B_load_74

]]></node>
<StgValue><ssdm name="tmp_11_73"/></StgValue>
</operation>

<operation id="2307" st_id="84" stage="3" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5750">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_9" val="1"/>
<literal name="tmp_7_68" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1484" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:9  %tmp_11_74 = mul nsw i32 %A_load_75, %B_load_75

]]></node>
<StgValue><ssdm name="tmp_11_74"/></StgValue>
</operation>

<operation id="2308" st_id="84" stage="4" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5751">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_9" val="1"/>
<literal name="tmp_7_69" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1502" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:9  %tmp_11_75 = mul nsw i32 %A_load_76, %B_load_76

]]></node>
<StgValue><ssdm name="tmp_11_75"/></StgValue>
</operation>

<operation id="2309" st_id="84" stage="5" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5752">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_9" val="1"/>
<literal name="tmp_7_70" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1520" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:9  %tmp_11_76 = mul nsw i32 %A_load_77, %B_load_77

]]></node>
<StgValue><ssdm name="tmp_11_76"/></StgValue>
</operation>

<operation id="2310" st_id="84" stage="6" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5753">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_9" val="1"/>
<literal name="tmp_7_71" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1538" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:9  %tmp_11_77 = mul nsw i32 %A_load_78, %B_load_78

]]></node>
<StgValue><ssdm name="tmp_11_77"/></StgValue>
</operation>
</state>

<state id="85" st_id="85">

<operation id="2311" st_id="85" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5700">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_9" val="1"/>
<literal name="tmp_7_20" val="1"/>
</and_exp></or_exp>
</condition>

<node id="615" bw="64" op_0_bw="14">
<![CDATA[
:10  %C_load_24 = load i64* %C_addr, align 8

]]></node>
<StgValue><ssdm name="C_load_24"/></StgValue>
</operation>

<operation id="2312" st_id="85" stage="1" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5749">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_9" val="1"/>
<literal name="tmp_7_67" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1466" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:9  %tmp_11_73 = mul nsw i32 %A_load_74, %B_load_74

]]></node>
<StgValue><ssdm name="tmp_11_73"/></StgValue>
</operation>

<operation id="2313" st_id="85" stage="2" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5750">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_9" val="1"/>
<literal name="tmp_7_68" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1484" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:9  %tmp_11_74 = mul nsw i32 %A_load_75, %B_load_75

]]></node>
<StgValue><ssdm name="tmp_11_74"/></StgValue>
</operation>

<operation id="2314" st_id="85" stage="3" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5751">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_9" val="1"/>
<literal name="tmp_7_69" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1502" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:9  %tmp_11_75 = mul nsw i32 %A_load_76, %B_load_76

]]></node>
<StgValue><ssdm name="tmp_11_75"/></StgValue>
</operation>

<operation id="2315" st_id="85" stage="4" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5752">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_9" val="1"/>
<literal name="tmp_7_70" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1520" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:9  %tmp_11_76 = mul nsw i32 %A_load_77, %B_load_77

]]></node>
<StgValue><ssdm name="tmp_11_76"/></StgValue>
</operation>

<operation id="2316" st_id="85" stage="5" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5753">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_9" val="1"/>
<literal name="tmp_7_71" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1538" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:9  %tmp_11_77 = mul nsw i32 %A_load_78, %B_load_78

]]></node>
<StgValue><ssdm name="tmp_11_77"/></StgValue>
</operation>

<operation id="2317" st_id="85" stage="6" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5754">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_9" val="1"/>
<literal name="tmp_7_72" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1556" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:9  %tmp_11_78 = mul nsw i32 %A_load_79, %B_load_79

]]></node>
<StgValue><ssdm name="tmp_11_78"/></StgValue>
</operation>
</state>

<state id="86" st_id="86">

<operation id="2318" st_id="86" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5700">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_9" val="1"/>
<literal name="tmp_7_20" val="1"/>
</and_exp></or_exp>
</condition>

<node id="614" bw="64" op_0_bw="32">
<![CDATA[
:9  %tmp_12_24 = sext i32 %tmp_11_24 to i64

]]></node>
<StgValue><ssdm name="tmp_12_24"/></StgValue>
</operation>

<operation id="2319" st_id="86" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5700">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_9" val="1"/>
<literal name="tmp_7_20" val="1"/>
</and_exp></or_exp>
</condition>

<node id="615" bw="64" op_0_bw="14">
<![CDATA[
:10  %C_load_24 = load i64* %C_addr, align 8

]]></node>
<StgValue><ssdm name="C_load_24"/></StgValue>
</operation>

<operation id="2320" st_id="86" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5700">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_9" val="1"/>
<literal name="tmp_7_20" val="1"/>
</and_exp></or_exp>
</condition>

<node id="616" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:11  %tmp_13_24 = add nsw i64 %tmp_12_24, %C_load_24

]]></node>
<StgValue><ssdm name="tmp_13_24"/></StgValue>
</operation>

<operation id="2321" st_id="86" stage="1" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5750">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_9" val="1"/>
<literal name="tmp_7_68" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1484" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:9  %tmp_11_74 = mul nsw i32 %A_load_75, %B_load_75

]]></node>
<StgValue><ssdm name="tmp_11_74"/></StgValue>
</operation>

<operation id="2322" st_id="86" stage="2" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5751">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_9" val="1"/>
<literal name="tmp_7_69" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1502" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:9  %tmp_11_75 = mul nsw i32 %A_load_76, %B_load_76

]]></node>
<StgValue><ssdm name="tmp_11_75"/></StgValue>
</operation>

<operation id="2323" st_id="86" stage="3" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5752">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_9" val="1"/>
<literal name="tmp_7_70" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1520" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:9  %tmp_11_76 = mul nsw i32 %A_load_77, %B_load_77

]]></node>
<StgValue><ssdm name="tmp_11_76"/></StgValue>
</operation>

<operation id="2324" st_id="86" stage="4" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5753">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_9" val="1"/>
<literal name="tmp_7_71" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1538" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:9  %tmp_11_77 = mul nsw i32 %A_load_78, %B_load_78

]]></node>
<StgValue><ssdm name="tmp_11_77"/></StgValue>
</operation>

<operation id="2325" st_id="86" stage="5" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5754">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_9" val="1"/>
<literal name="tmp_7_72" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1556" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:9  %tmp_11_78 = mul nsw i32 %A_load_79, %B_load_79

]]></node>
<StgValue><ssdm name="tmp_11_78"/></StgValue>
</operation>

<operation id="2326" st_id="86" stage="6" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5755">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_9" val="1"/>
<literal name="tmp_7_73" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1574" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:9  %tmp_11_79 = mul nsw i32 %A_load_80, %B_load_80

]]></node>
<StgValue><ssdm name="tmp_11_79"/></StgValue>
</operation>
</state>

<state id="87" st_id="87">

<operation id="2327" st_id="87" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5700">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_9" val="1"/>
<literal name="tmp_7_20" val="1"/>
</and_exp></or_exp>
</condition>

<node id="617" bw="0" op_0_bw="64" op_1_bw="14">
<![CDATA[
:12  store i64 %tmp_13_24, i64* %C_addr, align 8

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="2328" st_id="87" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5700">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_9" val="1"/>
<literal name="tmp_7_20" val="1"/>
</and_exp></or_exp>
</condition>

<node id="618" bw="0" op_0_bw="0">
<![CDATA[
:13  br label %._crit_edge.25

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="2329" st_id="87" stage="1" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5751">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_9" val="1"/>
<literal name="tmp_7_69" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1502" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:9  %tmp_11_75 = mul nsw i32 %A_load_76, %B_load_76

]]></node>
<StgValue><ssdm name="tmp_11_75"/></StgValue>
</operation>

<operation id="2330" st_id="87" stage="2" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5752">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_9" val="1"/>
<literal name="tmp_7_70" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1520" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:9  %tmp_11_76 = mul nsw i32 %A_load_77, %B_load_77

]]></node>
<StgValue><ssdm name="tmp_11_76"/></StgValue>
</operation>

<operation id="2331" st_id="87" stage="3" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5753">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_9" val="1"/>
<literal name="tmp_7_71" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1538" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:9  %tmp_11_77 = mul nsw i32 %A_load_78, %B_load_78

]]></node>
<StgValue><ssdm name="tmp_11_77"/></StgValue>
</operation>

<operation id="2332" st_id="87" stage="4" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5754">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_9" val="1"/>
<literal name="tmp_7_72" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1556" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:9  %tmp_11_78 = mul nsw i32 %A_load_79, %B_load_79

]]></node>
<StgValue><ssdm name="tmp_11_78"/></StgValue>
</operation>

<operation id="2333" st_id="87" stage="5" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5755">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_9" val="1"/>
<literal name="tmp_7_73" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1574" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:9  %tmp_11_79 = mul nsw i32 %A_load_80, %B_load_80

]]></node>
<StgValue><ssdm name="tmp_11_79"/></StgValue>
</operation>

<operation id="2334" st_id="87" stage="6" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5756">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_9" val="1"/>
<literal name="tmp_7_74" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1591" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:8  %tmp_11_80 = mul nsw i32 %A_load_81, %B_load_81

]]></node>
<StgValue><ssdm name="tmp_11_80"/></StgValue>
</operation>
</state>

<state id="88" st_id="88">

<operation id="2335" st_id="88" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5701">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_9" val="1"/>
<literal name="tmp_7_21" val="1"/>
</and_exp></or_exp>
</condition>

<node id="632" bw="64" op_0_bw="14">
<![CDATA[
:10  %C_load_25 = load i64* %C_addr, align 8

]]></node>
<StgValue><ssdm name="C_load_25"/></StgValue>
</operation>

<operation id="2336" st_id="88" stage="1" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5752">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_9" val="1"/>
<literal name="tmp_7_70" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1520" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:9  %tmp_11_76 = mul nsw i32 %A_load_77, %B_load_77

]]></node>
<StgValue><ssdm name="tmp_11_76"/></StgValue>
</operation>

<operation id="2337" st_id="88" stage="2" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5753">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_9" val="1"/>
<literal name="tmp_7_71" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1538" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:9  %tmp_11_77 = mul nsw i32 %A_load_78, %B_load_78

]]></node>
<StgValue><ssdm name="tmp_11_77"/></StgValue>
</operation>

<operation id="2338" st_id="88" stage="3" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5754">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_9" val="1"/>
<literal name="tmp_7_72" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1556" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:9  %tmp_11_78 = mul nsw i32 %A_load_79, %B_load_79

]]></node>
<StgValue><ssdm name="tmp_11_78"/></StgValue>
</operation>

<operation id="2339" st_id="88" stage="4" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5755">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_9" val="1"/>
<literal name="tmp_7_73" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1574" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:9  %tmp_11_79 = mul nsw i32 %A_load_80, %B_load_80

]]></node>
<StgValue><ssdm name="tmp_11_79"/></StgValue>
</operation>

<operation id="2340" st_id="88" stage="5" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5756">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_9" val="1"/>
<literal name="tmp_7_74" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1591" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:8  %tmp_11_80 = mul nsw i32 %A_load_81, %B_load_81

]]></node>
<StgValue><ssdm name="tmp_11_80"/></StgValue>
</operation>

<operation id="2341" st_id="88" stage="6" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5757">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_9" val="1"/>
<literal name="tmp_7_75" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1608" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:8  %tmp_11_81 = mul nsw i32 %A_load_82, %B_load_82

]]></node>
<StgValue><ssdm name="tmp_11_81"/></StgValue>
</operation>
</state>

<state id="89" st_id="89">

<operation id="2342" st_id="89" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5701">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_9" val="1"/>
<literal name="tmp_7_21" val="1"/>
</and_exp></or_exp>
</condition>

<node id="631" bw="64" op_0_bw="32">
<![CDATA[
:9  %tmp_12_25 = sext i32 %tmp_11_25 to i64

]]></node>
<StgValue><ssdm name="tmp_12_25"/></StgValue>
</operation>

<operation id="2343" st_id="89" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5701">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_9" val="1"/>
<literal name="tmp_7_21" val="1"/>
</and_exp></or_exp>
</condition>

<node id="632" bw="64" op_0_bw="14">
<![CDATA[
:10  %C_load_25 = load i64* %C_addr, align 8

]]></node>
<StgValue><ssdm name="C_load_25"/></StgValue>
</operation>

<operation id="2344" st_id="89" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5701">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_9" val="1"/>
<literal name="tmp_7_21" val="1"/>
</and_exp></or_exp>
</condition>

<node id="633" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:11  %tmp_13_25 = add nsw i64 %tmp_12_25, %C_load_25

]]></node>
<StgValue><ssdm name="tmp_13_25"/></StgValue>
</operation>

<operation id="2345" st_id="89" stage="1" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5753">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_9" val="1"/>
<literal name="tmp_7_71" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1538" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:9  %tmp_11_77 = mul nsw i32 %A_load_78, %B_load_78

]]></node>
<StgValue><ssdm name="tmp_11_77"/></StgValue>
</operation>

<operation id="2346" st_id="89" stage="2" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5754">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_9" val="1"/>
<literal name="tmp_7_72" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1556" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:9  %tmp_11_78 = mul nsw i32 %A_load_79, %B_load_79

]]></node>
<StgValue><ssdm name="tmp_11_78"/></StgValue>
</operation>

<operation id="2347" st_id="89" stage="3" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5755">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_9" val="1"/>
<literal name="tmp_7_73" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1574" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:9  %tmp_11_79 = mul nsw i32 %A_load_80, %B_load_80

]]></node>
<StgValue><ssdm name="tmp_11_79"/></StgValue>
</operation>

<operation id="2348" st_id="89" stage="4" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5756">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_9" val="1"/>
<literal name="tmp_7_74" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1591" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:8  %tmp_11_80 = mul nsw i32 %A_load_81, %B_load_81

]]></node>
<StgValue><ssdm name="tmp_11_80"/></StgValue>
</operation>

<operation id="2349" st_id="89" stage="5" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5757">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_9" val="1"/>
<literal name="tmp_7_75" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1608" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:8  %tmp_11_81 = mul nsw i32 %A_load_82, %B_load_82

]]></node>
<StgValue><ssdm name="tmp_11_81"/></StgValue>
</operation>

<operation id="2350" st_id="89" stage="6" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5758">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_9" val="1"/>
<literal name="tmp_7_76" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1625" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:8  %tmp_11_82 = mul nsw i32 %A_load_83, %B_load_83

]]></node>
<StgValue><ssdm name="tmp_11_82"/></StgValue>
</operation>
</state>

<state id="90" st_id="90">

<operation id="2351" st_id="90" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5701">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_9" val="1"/>
<literal name="tmp_7_21" val="1"/>
</and_exp></or_exp>
</condition>

<node id="634" bw="0" op_0_bw="64" op_1_bw="14">
<![CDATA[
:12  store i64 %tmp_13_25, i64* %C_addr, align 8

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="2352" st_id="90" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5701">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_9" val="1"/>
<literal name="tmp_7_21" val="1"/>
</and_exp></or_exp>
</condition>

<node id="635" bw="0" op_0_bw="0">
<![CDATA[
:13  br label %._crit_edge.26

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="2353" st_id="90" stage="1" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5754">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_9" val="1"/>
<literal name="tmp_7_72" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1556" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:9  %tmp_11_78 = mul nsw i32 %A_load_79, %B_load_79

]]></node>
<StgValue><ssdm name="tmp_11_78"/></StgValue>
</operation>

<operation id="2354" st_id="90" stage="2" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5755">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_9" val="1"/>
<literal name="tmp_7_73" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1574" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:9  %tmp_11_79 = mul nsw i32 %A_load_80, %B_load_80

]]></node>
<StgValue><ssdm name="tmp_11_79"/></StgValue>
</operation>

<operation id="2355" st_id="90" stage="3" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5756">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_9" val="1"/>
<literal name="tmp_7_74" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1591" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:8  %tmp_11_80 = mul nsw i32 %A_load_81, %B_load_81

]]></node>
<StgValue><ssdm name="tmp_11_80"/></StgValue>
</operation>

<operation id="2356" st_id="90" stage="4" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5757">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_9" val="1"/>
<literal name="tmp_7_75" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1608" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:8  %tmp_11_81 = mul nsw i32 %A_load_82, %B_load_82

]]></node>
<StgValue><ssdm name="tmp_11_81"/></StgValue>
</operation>

<operation id="2357" st_id="90" stage="5" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5758">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_9" val="1"/>
<literal name="tmp_7_76" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1625" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:8  %tmp_11_82 = mul nsw i32 %A_load_83, %B_load_83

]]></node>
<StgValue><ssdm name="tmp_11_82"/></StgValue>
</operation>

<operation id="2358" st_id="90" stage="6" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5759">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_9" val="1"/>
<literal name="tmp_7_77" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1642" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:8  %tmp_11_83 = mul nsw i32 %A_load_84, %B_load_84

]]></node>
<StgValue><ssdm name="tmp_11_83"/></StgValue>
</operation>
</state>

<state id="91" st_id="91">

<operation id="2359" st_id="91" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5702">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_9" val="1"/>
<literal name="tmp_7_22" val="1"/>
</and_exp></or_exp>
</condition>

<node id="649" bw="64" op_0_bw="14">
<![CDATA[
:10  %C_load_26 = load i64* %C_addr, align 8

]]></node>
<StgValue><ssdm name="C_load_26"/></StgValue>
</operation>

<operation id="2360" st_id="91" stage="1" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5755">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_9" val="1"/>
<literal name="tmp_7_73" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1574" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:9  %tmp_11_79 = mul nsw i32 %A_load_80, %B_load_80

]]></node>
<StgValue><ssdm name="tmp_11_79"/></StgValue>
</operation>

<operation id="2361" st_id="91" stage="2" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5756">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_9" val="1"/>
<literal name="tmp_7_74" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1591" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:8  %tmp_11_80 = mul nsw i32 %A_load_81, %B_load_81

]]></node>
<StgValue><ssdm name="tmp_11_80"/></StgValue>
</operation>

<operation id="2362" st_id="91" stage="3" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5757">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_9" val="1"/>
<literal name="tmp_7_75" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1608" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:8  %tmp_11_81 = mul nsw i32 %A_load_82, %B_load_82

]]></node>
<StgValue><ssdm name="tmp_11_81"/></StgValue>
</operation>

<operation id="2363" st_id="91" stage="4" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5758">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_9" val="1"/>
<literal name="tmp_7_76" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1625" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:8  %tmp_11_82 = mul nsw i32 %A_load_83, %B_load_83

]]></node>
<StgValue><ssdm name="tmp_11_82"/></StgValue>
</operation>

<operation id="2364" st_id="91" stage="5" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5759">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_9" val="1"/>
<literal name="tmp_7_77" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1642" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:8  %tmp_11_83 = mul nsw i32 %A_load_84, %B_load_84

]]></node>
<StgValue><ssdm name="tmp_11_83"/></StgValue>
</operation>

<operation id="2365" st_id="91" stage="6" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5760">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_9" val="1"/>
<literal name="tmp_7_78" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1659" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:8  %tmp_11_84 = mul nsw i32 %A_load_85, %B_load_85

]]></node>
<StgValue><ssdm name="tmp_11_84"/></StgValue>
</operation>
</state>

<state id="92" st_id="92">

<operation id="2366" st_id="92" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5702">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_9" val="1"/>
<literal name="tmp_7_22" val="1"/>
</and_exp></or_exp>
</condition>

<node id="648" bw="64" op_0_bw="32">
<![CDATA[
:9  %tmp_12_26 = sext i32 %tmp_11_26 to i64

]]></node>
<StgValue><ssdm name="tmp_12_26"/></StgValue>
</operation>

<operation id="2367" st_id="92" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5702">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_9" val="1"/>
<literal name="tmp_7_22" val="1"/>
</and_exp></or_exp>
</condition>

<node id="649" bw="64" op_0_bw="14">
<![CDATA[
:10  %C_load_26 = load i64* %C_addr, align 8

]]></node>
<StgValue><ssdm name="C_load_26"/></StgValue>
</operation>

<operation id="2368" st_id="92" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5702">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_9" val="1"/>
<literal name="tmp_7_22" val="1"/>
</and_exp></or_exp>
</condition>

<node id="650" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:11  %tmp_13_26 = add nsw i64 %tmp_12_26, %C_load_26

]]></node>
<StgValue><ssdm name="tmp_13_26"/></StgValue>
</operation>

<operation id="2369" st_id="92" stage="1" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5756">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_9" val="1"/>
<literal name="tmp_7_74" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1591" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:8  %tmp_11_80 = mul nsw i32 %A_load_81, %B_load_81

]]></node>
<StgValue><ssdm name="tmp_11_80"/></StgValue>
</operation>

<operation id="2370" st_id="92" stage="2" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5757">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_9" val="1"/>
<literal name="tmp_7_75" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1608" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:8  %tmp_11_81 = mul nsw i32 %A_load_82, %B_load_82

]]></node>
<StgValue><ssdm name="tmp_11_81"/></StgValue>
</operation>

<operation id="2371" st_id="92" stage="3" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5758">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_9" val="1"/>
<literal name="tmp_7_76" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1625" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:8  %tmp_11_82 = mul nsw i32 %A_load_83, %B_load_83

]]></node>
<StgValue><ssdm name="tmp_11_82"/></StgValue>
</operation>

<operation id="2372" st_id="92" stage="4" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5759">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_9" val="1"/>
<literal name="tmp_7_77" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1642" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:8  %tmp_11_83 = mul nsw i32 %A_load_84, %B_load_84

]]></node>
<StgValue><ssdm name="tmp_11_83"/></StgValue>
</operation>

<operation id="2373" st_id="92" stage="5" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5760">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_9" val="1"/>
<literal name="tmp_7_78" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1659" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:8  %tmp_11_84 = mul nsw i32 %A_load_85, %B_load_85

]]></node>
<StgValue><ssdm name="tmp_11_84"/></StgValue>
</operation>

<operation id="2374" st_id="92" stage="6" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5761">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_9" val="1"/>
<literal name="tmp_7_79" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1676" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:8  %tmp_11_85 = mul nsw i32 %A_load_86, %B_load_86

]]></node>
<StgValue><ssdm name="tmp_11_85"/></StgValue>
</operation>
</state>

<state id="93" st_id="93">

<operation id="2375" st_id="93" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5702">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_9" val="1"/>
<literal name="tmp_7_22" val="1"/>
</and_exp></or_exp>
</condition>

<node id="651" bw="0" op_0_bw="64" op_1_bw="14">
<![CDATA[
:12  store i64 %tmp_13_26, i64* %C_addr, align 8

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="2376" st_id="93" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5702">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_9" val="1"/>
<literal name="tmp_7_22" val="1"/>
</and_exp></or_exp>
</condition>

<node id="652" bw="0" op_0_bw="0">
<![CDATA[
:13  br label %._crit_edge.27

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="2377" st_id="93" stage="1" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5757">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_9" val="1"/>
<literal name="tmp_7_75" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1608" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:8  %tmp_11_81 = mul nsw i32 %A_load_82, %B_load_82

]]></node>
<StgValue><ssdm name="tmp_11_81"/></StgValue>
</operation>

<operation id="2378" st_id="93" stage="2" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5758">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_9" val="1"/>
<literal name="tmp_7_76" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1625" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:8  %tmp_11_82 = mul nsw i32 %A_load_83, %B_load_83

]]></node>
<StgValue><ssdm name="tmp_11_82"/></StgValue>
</operation>

<operation id="2379" st_id="93" stage="3" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5759">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_9" val="1"/>
<literal name="tmp_7_77" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1642" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:8  %tmp_11_83 = mul nsw i32 %A_load_84, %B_load_84

]]></node>
<StgValue><ssdm name="tmp_11_83"/></StgValue>
</operation>

<operation id="2380" st_id="93" stage="4" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5760">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_9" val="1"/>
<literal name="tmp_7_78" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1659" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:8  %tmp_11_84 = mul nsw i32 %A_load_85, %B_load_85

]]></node>
<StgValue><ssdm name="tmp_11_84"/></StgValue>
</operation>

<operation id="2381" st_id="93" stage="5" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5761">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_9" val="1"/>
<literal name="tmp_7_79" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1676" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:8  %tmp_11_85 = mul nsw i32 %A_load_86, %B_load_86

]]></node>
<StgValue><ssdm name="tmp_11_85"/></StgValue>
</operation>

<operation id="2382" st_id="93" stage="6" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5762">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_9" val="1"/>
<literal name="tmp_7_80" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1693" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:8  %tmp_11_86 = mul nsw i32 %A_load_87, %B_load_87

]]></node>
<StgValue><ssdm name="tmp_11_86"/></StgValue>
</operation>
</state>

<state id="94" st_id="94">

<operation id="2383" st_id="94" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5703">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_9" val="1"/>
<literal name="tmp_7_23" val="1"/>
</and_exp></or_exp>
</condition>

<node id="666" bw="64" op_0_bw="14">
<![CDATA[
:10  %C_load_27 = load i64* %C_addr, align 8

]]></node>
<StgValue><ssdm name="C_load_27"/></StgValue>
</operation>

<operation id="2384" st_id="94" stage="1" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5758">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_9" val="1"/>
<literal name="tmp_7_76" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1625" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:8  %tmp_11_82 = mul nsw i32 %A_load_83, %B_load_83

]]></node>
<StgValue><ssdm name="tmp_11_82"/></StgValue>
</operation>

<operation id="2385" st_id="94" stage="2" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5759">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_9" val="1"/>
<literal name="tmp_7_77" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1642" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:8  %tmp_11_83 = mul nsw i32 %A_load_84, %B_load_84

]]></node>
<StgValue><ssdm name="tmp_11_83"/></StgValue>
</operation>

<operation id="2386" st_id="94" stage="3" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5760">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_9" val="1"/>
<literal name="tmp_7_78" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1659" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:8  %tmp_11_84 = mul nsw i32 %A_load_85, %B_load_85

]]></node>
<StgValue><ssdm name="tmp_11_84"/></StgValue>
</operation>

<operation id="2387" st_id="94" stage="4" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5761">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_9" val="1"/>
<literal name="tmp_7_79" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1676" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:8  %tmp_11_85 = mul nsw i32 %A_load_86, %B_load_86

]]></node>
<StgValue><ssdm name="tmp_11_85"/></StgValue>
</operation>

<operation id="2388" st_id="94" stage="5" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5762">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_9" val="1"/>
<literal name="tmp_7_80" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1693" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:8  %tmp_11_86 = mul nsw i32 %A_load_87, %B_load_87

]]></node>
<StgValue><ssdm name="tmp_11_86"/></StgValue>
</operation>

<operation id="2389" st_id="94" stage="6" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5763">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_9" val="1"/>
<literal name="tmp_7_81" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1710" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:8  %tmp_11_87 = mul nsw i32 %A_load_88, %B_load_88

]]></node>
<StgValue><ssdm name="tmp_11_87"/></StgValue>
</operation>
</state>

<state id="95" st_id="95">

<operation id="2390" st_id="95" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5703">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_9" val="1"/>
<literal name="tmp_7_23" val="1"/>
</and_exp></or_exp>
</condition>

<node id="665" bw="64" op_0_bw="32">
<![CDATA[
:9  %tmp_12_27 = sext i32 %tmp_11_27 to i64

]]></node>
<StgValue><ssdm name="tmp_12_27"/></StgValue>
</operation>

<operation id="2391" st_id="95" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5703">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_9" val="1"/>
<literal name="tmp_7_23" val="1"/>
</and_exp></or_exp>
</condition>

<node id="666" bw="64" op_0_bw="14">
<![CDATA[
:10  %C_load_27 = load i64* %C_addr, align 8

]]></node>
<StgValue><ssdm name="C_load_27"/></StgValue>
</operation>

<operation id="2392" st_id="95" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5703">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_9" val="1"/>
<literal name="tmp_7_23" val="1"/>
</and_exp></or_exp>
</condition>

<node id="667" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:11  %tmp_13_27 = add nsw i64 %tmp_12_27, %C_load_27

]]></node>
<StgValue><ssdm name="tmp_13_27"/></StgValue>
</operation>

<operation id="2393" st_id="95" stage="1" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5759">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_9" val="1"/>
<literal name="tmp_7_77" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1642" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:8  %tmp_11_83 = mul nsw i32 %A_load_84, %B_load_84

]]></node>
<StgValue><ssdm name="tmp_11_83"/></StgValue>
</operation>

<operation id="2394" st_id="95" stage="2" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5760">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_9" val="1"/>
<literal name="tmp_7_78" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1659" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:8  %tmp_11_84 = mul nsw i32 %A_load_85, %B_load_85

]]></node>
<StgValue><ssdm name="tmp_11_84"/></StgValue>
</operation>

<operation id="2395" st_id="95" stage="3" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5761">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_9" val="1"/>
<literal name="tmp_7_79" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1676" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:8  %tmp_11_85 = mul nsw i32 %A_load_86, %B_load_86

]]></node>
<StgValue><ssdm name="tmp_11_85"/></StgValue>
</operation>

<operation id="2396" st_id="95" stage="4" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5762">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_9" val="1"/>
<literal name="tmp_7_80" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1693" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:8  %tmp_11_86 = mul nsw i32 %A_load_87, %B_load_87

]]></node>
<StgValue><ssdm name="tmp_11_86"/></StgValue>
</operation>

<operation id="2397" st_id="95" stage="5" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5763">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_9" val="1"/>
<literal name="tmp_7_81" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1710" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:8  %tmp_11_87 = mul nsw i32 %A_load_88, %B_load_88

]]></node>
<StgValue><ssdm name="tmp_11_87"/></StgValue>
</operation>

<operation id="2398" st_id="95" stage="6" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5764">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_9" val="1"/>
<literal name="tmp_7_82" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1727" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:8  %tmp_11_88 = mul nsw i32 %A_load_89, %B_load_89

]]></node>
<StgValue><ssdm name="tmp_11_88"/></StgValue>
</operation>
</state>

<state id="96" st_id="96">

<operation id="2399" st_id="96" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5703">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_9" val="1"/>
<literal name="tmp_7_23" val="1"/>
</and_exp></or_exp>
</condition>

<node id="668" bw="0" op_0_bw="64" op_1_bw="14">
<![CDATA[
:12  store i64 %tmp_13_27, i64* %C_addr, align 8

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="2400" st_id="96" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5703">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_9" val="1"/>
<literal name="tmp_7_23" val="1"/>
</and_exp></or_exp>
</condition>

<node id="669" bw="0" op_0_bw="0">
<![CDATA[
:13  br label %._crit_edge.28

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="2401" st_id="96" stage="1" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5760">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_9" val="1"/>
<literal name="tmp_7_78" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1659" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:8  %tmp_11_84 = mul nsw i32 %A_load_85, %B_load_85

]]></node>
<StgValue><ssdm name="tmp_11_84"/></StgValue>
</operation>

<operation id="2402" st_id="96" stage="2" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5761">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_9" val="1"/>
<literal name="tmp_7_79" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1676" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:8  %tmp_11_85 = mul nsw i32 %A_load_86, %B_load_86

]]></node>
<StgValue><ssdm name="tmp_11_85"/></StgValue>
</operation>

<operation id="2403" st_id="96" stage="3" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5762">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_9" val="1"/>
<literal name="tmp_7_80" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1693" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:8  %tmp_11_86 = mul nsw i32 %A_load_87, %B_load_87

]]></node>
<StgValue><ssdm name="tmp_11_86"/></StgValue>
</operation>

<operation id="2404" st_id="96" stage="4" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5763">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_9" val="1"/>
<literal name="tmp_7_81" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1710" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:8  %tmp_11_87 = mul nsw i32 %A_load_88, %B_load_88

]]></node>
<StgValue><ssdm name="tmp_11_87"/></StgValue>
</operation>

<operation id="2405" st_id="96" stage="5" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5764">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_9" val="1"/>
<literal name="tmp_7_82" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1727" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:8  %tmp_11_88 = mul nsw i32 %A_load_89, %B_load_89

]]></node>
<StgValue><ssdm name="tmp_11_88"/></StgValue>
</operation>

<operation id="2406" st_id="96" stage="6" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5765">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_9" val="1"/>
<literal name="tmp_7_83" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1744" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:8  %tmp_11_89 = mul nsw i32 %A_load_90, %B_load_90

]]></node>
<StgValue><ssdm name="tmp_11_89"/></StgValue>
</operation>
</state>

<state id="97" st_id="97">

<operation id="2407" st_id="97" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5704">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_9" val="1"/>
<literal name="tmp_7_24" val="1"/>
</and_exp></or_exp>
</condition>

<node id="683" bw="64" op_0_bw="14">
<![CDATA[
:10  %C_load_28 = load i64* %C_addr, align 8

]]></node>
<StgValue><ssdm name="C_load_28"/></StgValue>
</operation>

<operation id="2408" st_id="97" stage="1" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5761">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_9" val="1"/>
<literal name="tmp_7_79" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1676" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:8  %tmp_11_85 = mul nsw i32 %A_load_86, %B_load_86

]]></node>
<StgValue><ssdm name="tmp_11_85"/></StgValue>
</operation>

<operation id="2409" st_id="97" stage="2" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5762">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_9" val="1"/>
<literal name="tmp_7_80" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1693" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:8  %tmp_11_86 = mul nsw i32 %A_load_87, %B_load_87

]]></node>
<StgValue><ssdm name="tmp_11_86"/></StgValue>
</operation>

<operation id="2410" st_id="97" stage="3" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5763">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_9" val="1"/>
<literal name="tmp_7_81" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1710" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:8  %tmp_11_87 = mul nsw i32 %A_load_88, %B_load_88

]]></node>
<StgValue><ssdm name="tmp_11_87"/></StgValue>
</operation>

<operation id="2411" st_id="97" stage="4" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5764">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_9" val="1"/>
<literal name="tmp_7_82" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1727" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:8  %tmp_11_88 = mul nsw i32 %A_load_89, %B_load_89

]]></node>
<StgValue><ssdm name="tmp_11_88"/></StgValue>
</operation>

<operation id="2412" st_id="97" stage="5" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5765">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_9" val="1"/>
<literal name="tmp_7_83" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1744" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:8  %tmp_11_89 = mul nsw i32 %A_load_90, %B_load_90

]]></node>
<StgValue><ssdm name="tmp_11_89"/></StgValue>
</operation>

<operation id="2413" st_id="97" stage="6" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5766">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_9" val="1"/>
<literal name="tmp_7_84" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1761" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:8  %tmp_11_90 = mul nsw i32 %A_load_91, %B_load_91

]]></node>
<StgValue><ssdm name="tmp_11_90"/></StgValue>
</operation>
</state>

<state id="98" st_id="98">

<operation id="2414" st_id="98" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5704">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_9" val="1"/>
<literal name="tmp_7_24" val="1"/>
</and_exp></or_exp>
</condition>

<node id="682" bw="64" op_0_bw="32">
<![CDATA[
:9  %tmp_12_28 = sext i32 %tmp_11_28 to i64

]]></node>
<StgValue><ssdm name="tmp_12_28"/></StgValue>
</operation>

<operation id="2415" st_id="98" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5704">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_9" val="1"/>
<literal name="tmp_7_24" val="1"/>
</and_exp></or_exp>
</condition>

<node id="683" bw="64" op_0_bw="14">
<![CDATA[
:10  %C_load_28 = load i64* %C_addr, align 8

]]></node>
<StgValue><ssdm name="C_load_28"/></StgValue>
</operation>

<operation id="2416" st_id="98" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5704">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_9" val="1"/>
<literal name="tmp_7_24" val="1"/>
</and_exp></or_exp>
</condition>

<node id="684" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:11  %tmp_13_28 = add nsw i64 %tmp_12_28, %C_load_28

]]></node>
<StgValue><ssdm name="tmp_13_28"/></StgValue>
</operation>

<operation id="2417" st_id="98" stage="1" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5762">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_9" val="1"/>
<literal name="tmp_7_80" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1693" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:8  %tmp_11_86 = mul nsw i32 %A_load_87, %B_load_87

]]></node>
<StgValue><ssdm name="tmp_11_86"/></StgValue>
</operation>

<operation id="2418" st_id="98" stage="2" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5763">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_9" val="1"/>
<literal name="tmp_7_81" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1710" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:8  %tmp_11_87 = mul nsw i32 %A_load_88, %B_load_88

]]></node>
<StgValue><ssdm name="tmp_11_87"/></StgValue>
</operation>

<operation id="2419" st_id="98" stage="3" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5764">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_9" val="1"/>
<literal name="tmp_7_82" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1727" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:8  %tmp_11_88 = mul nsw i32 %A_load_89, %B_load_89

]]></node>
<StgValue><ssdm name="tmp_11_88"/></StgValue>
</operation>

<operation id="2420" st_id="98" stage="4" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5765">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_9" val="1"/>
<literal name="tmp_7_83" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1744" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:8  %tmp_11_89 = mul nsw i32 %A_load_90, %B_load_90

]]></node>
<StgValue><ssdm name="tmp_11_89"/></StgValue>
</operation>

<operation id="2421" st_id="98" stage="5" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5766">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_9" val="1"/>
<literal name="tmp_7_84" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1761" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:8  %tmp_11_90 = mul nsw i32 %A_load_91, %B_load_91

]]></node>
<StgValue><ssdm name="tmp_11_90"/></StgValue>
</operation>

<operation id="2422" st_id="98" stage="6" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5767">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_9" val="1"/>
<literal name="tmp_7_85" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1778" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:8  %tmp_11_91 = mul nsw i32 %A_load_92, %B_load_92

]]></node>
<StgValue><ssdm name="tmp_11_91"/></StgValue>
</operation>
</state>

<state id="99" st_id="99">

<operation id="2423" st_id="99" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5704">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_9" val="1"/>
<literal name="tmp_7_24" val="1"/>
</and_exp></or_exp>
</condition>

<node id="685" bw="0" op_0_bw="64" op_1_bw="14">
<![CDATA[
:12  store i64 %tmp_13_28, i64* %C_addr, align 8

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="2424" st_id="99" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5704">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_9" val="1"/>
<literal name="tmp_7_24" val="1"/>
</and_exp></or_exp>
</condition>

<node id="686" bw="0" op_0_bw="0">
<![CDATA[
:13  br label %._crit_edge.29

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="2425" st_id="99" stage="1" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5763">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_9" val="1"/>
<literal name="tmp_7_81" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1710" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:8  %tmp_11_87 = mul nsw i32 %A_load_88, %B_load_88

]]></node>
<StgValue><ssdm name="tmp_11_87"/></StgValue>
</operation>

<operation id="2426" st_id="99" stage="2" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5764">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_9" val="1"/>
<literal name="tmp_7_82" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1727" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:8  %tmp_11_88 = mul nsw i32 %A_load_89, %B_load_89

]]></node>
<StgValue><ssdm name="tmp_11_88"/></StgValue>
</operation>

<operation id="2427" st_id="99" stage="3" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5765">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_9" val="1"/>
<literal name="tmp_7_83" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1744" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:8  %tmp_11_89 = mul nsw i32 %A_load_90, %B_load_90

]]></node>
<StgValue><ssdm name="tmp_11_89"/></StgValue>
</operation>

<operation id="2428" st_id="99" stage="4" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5766">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_9" val="1"/>
<literal name="tmp_7_84" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1761" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:8  %tmp_11_90 = mul nsw i32 %A_load_91, %B_load_91

]]></node>
<StgValue><ssdm name="tmp_11_90"/></StgValue>
</operation>

<operation id="2429" st_id="99" stage="5" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5767">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_9" val="1"/>
<literal name="tmp_7_85" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1778" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:8  %tmp_11_91 = mul nsw i32 %A_load_92, %B_load_92

]]></node>
<StgValue><ssdm name="tmp_11_91"/></StgValue>
</operation>

<operation id="2430" st_id="99" stage="6" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5768">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_9" val="1"/>
<literal name="tmp_7_86" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1795" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:8  %tmp_11_92 = mul nsw i32 %A_load_93, %B_load_93

]]></node>
<StgValue><ssdm name="tmp_11_92"/></StgValue>
</operation>
</state>

<state id="100" st_id="100">

<operation id="2431" st_id="100" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5705">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_9" val="1"/>
<literal name="tmp_7_25" val="1"/>
</and_exp></or_exp>
</condition>

<node id="700" bw="64" op_0_bw="14">
<![CDATA[
:10  %C_load_29 = load i64* %C_addr, align 8

]]></node>
<StgValue><ssdm name="C_load_29"/></StgValue>
</operation>

<operation id="2432" st_id="100" stage="1" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5764">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_9" val="1"/>
<literal name="tmp_7_82" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1727" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:8  %tmp_11_88 = mul nsw i32 %A_load_89, %B_load_89

]]></node>
<StgValue><ssdm name="tmp_11_88"/></StgValue>
</operation>

<operation id="2433" st_id="100" stage="2" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5765">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_9" val="1"/>
<literal name="tmp_7_83" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1744" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:8  %tmp_11_89 = mul nsw i32 %A_load_90, %B_load_90

]]></node>
<StgValue><ssdm name="tmp_11_89"/></StgValue>
</operation>

<operation id="2434" st_id="100" stage="3" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5766">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_9" val="1"/>
<literal name="tmp_7_84" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1761" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:8  %tmp_11_90 = mul nsw i32 %A_load_91, %B_load_91

]]></node>
<StgValue><ssdm name="tmp_11_90"/></StgValue>
</operation>

<operation id="2435" st_id="100" stage="4" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5767">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_9" val="1"/>
<literal name="tmp_7_85" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1778" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:8  %tmp_11_91 = mul nsw i32 %A_load_92, %B_load_92

]]></node>
<StgValue><ssdm name="tmp_11_91"/></StgValue>
</operation>

<operation id="2436" st_id="100" stage="5" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5768">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_9" val="1"/>
<literal name="tmp_7_86" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1795" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:8  %tmp_11_92 = mul nsw i32 %A_load_93, %B_load_93

]]></node>
<StgValue><ssdm name="tmp_11_92"/></StgValue>
</operation>

<operation id="2437" st_id="100" stage="6" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5769">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_9" val="1"/>
<literal name="tmp_7_87" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1812" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:8  %tmp_11_93 = mul nsw i32 %A_load_94, %B_load_94

]]></node>
<StgValue><ssdm name="tmp_11_93"/></StgValue>
</operation>
</state>

<state id="101" st_id="101">

<operation id="2438" st_id="101" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5705">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_9" val="1"/>
<literal name="tmp_7_25" val="1"/>
</and_exp></or_exp>
</condition>

<node id="699" bw="64" op_0_bw="32">
<![CDATA[
:9  %tmp_12_29 = sext i32 %tmp_11_29 to i64

]]></node>
<StgValue><ssdm name="tmp_12_29"/></StgValue>
</operation>

<operation id="2439" st_id="101" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5705">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_9" val="1"/>
<literal name="tmp_7_25" val="1"/>
</and_exp></or_exp>
</condition>

<node id="700" bw="64" op_0_bw="14">
<![CDATA[
:10  %C_load_29 = load i64* %C_addr, align 8

]]></node>
<StgValue><ssdm name="C_load_29"/></StgValue>
</operation>

<operation id="2440" st_id="101" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5705">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_9" val="1"/>
<literal name="tmp_7_25" val="1"/>
</and_exp></or_exp>
</condition>

<node id="701" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:11  %tmp_13_29 = add nsw i64 %tmp_12_29, %C_load_29

]]></node>
<StgValue><ssdm name="tmp_13_29"/></StgValue>
</operation>

<operation id="2441" st_id="101" stage="1" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5765">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_9" val="1"/>
<literal name="tmp_7_83" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1744" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:8  %tmp_11_89 = mul nsw i32 %A_load_90, %B_load_90

]]></node>
<StgValue><ssdm name="tmp_11_89"/></StgValue>
</operation>

<operation id="2442" st_id="101" stage="2" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5766">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_9" val="1"/>
<literal name="tmp_7_84" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1761" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:8  %tmp_11_90 = mul nsw i32 %A_load_91, %B_load_91

]]></node>
<StgValue><ssdm name="tmp_11_90"/></StgValue>
</operation>

<operation id="2443" st_id="101" stage="3" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5767">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_9" val="1"/>
<literal name="tmp_7_85" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1778" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:8  %tmp_11_91 = mul nsw i32 %A_load_92, %B_load_92

]]></node>
<StgValue><ssdm name="tmp_11_91"/></StgValue>
</operation>

<operation id="2444" st_id="101" stage="4" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5768">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_9" val="1"/>
<literal name="tmp_7_86" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1795" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:8  %tmp_11_92 = mul nsw i32 %A_load_93, %B_load_93

]]></node>
<StgValue><ssdm name="tmp_11_92"/></StgValue>
</operation>

<operation id="2445" st_id="101" stage="5" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5769">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_9" val="1"/>
<literal name="tmp_7_87" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1812" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:8  %tmp_11_93 = mul nsw i32 %A_load_94, %B_load_94

]]></node>
<StgValue><ssdm name="tmp_11_93"/></StgValue>
</operation>

<operation id="2446" st_id="101" stage="6" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5770">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_9" val="1"/>
<literal name="tmp_7_88" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1829" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:8  %tmp_11_94 = mul nsw i32 %A_load_95, %B_load_95

]]></node>
<StgValue><ssdm name="tmp_11_94"/></StgValue>
</operation>
</state>

<state id="102" st_id="102">

<operation id="2447" st_id="102" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5775">
<or_exp><and_exp><literal name="tmp_9" val="1"/>
<literal name="tmp_7_25" val="1"/>
</and_exp></or_exp>
</condition>

<node id="702" bw="0" op_0_bw="64" op_1_bw="14">
<![CDATA[
:12  store i64 %tmp_13_29, i64* %C_addr, align 8

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="2448" st_id="102" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5775">
<or_exp><and_exp><literal name="tmp_9" val="1"/>
<literal name="tmp_7_25" val="1"/>
</and_exp></or_exp>
</condition>

<node id="703" bw="0" op_0_bw="0">
<![CDATA[
:13  br label %._crit_edge.30

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="2449" st_id="102" stage="1" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5989">
<or_exp><and_exp><literal name="tmp_9" val="1"/>
<literal name="tmp_7_84" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1761" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:8  %tmp_11_90 = mul nsw i32 %A_load_91, %B_load_91

]]></node>
<StgValue><ssdm name="tmp_11_90"/></StgValue>
</operation>

<operation id="2450" st_id="102" stage="2" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5992">
<or_exp><and_exp><literal name="tmp_9" val="1"/>
<literal name="tmp_7_85" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1778" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:8  %tmp_11_91 = mul nsw i32 %A_load_92, %B_load_92

]]></node>
<StgValue><ssdm name="tmp_11_91"/></StgValue>
</operation>

<operation id="2451" st_id="102" stage="3" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5995">
<or_exp><and_exp><literal name="tmp_9" val="1"/>
<literal name="tmp_7_86" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1795" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:8  %tmp_11_92 = mul nsw i32 %A_load_93, %B_load_93

]]></node>
<StgValue><ssdm name="tmp_11_92"/></StgValue>
</operation>

<operation id="2452" st_id="102" stage="4" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5998">
<or_exp><and_exp><literal name="tmp_9" val="1"/>
<literal name="tmp_7_87" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1812" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:8  %tmp_11_93 = mul nsw i32 %A_load_94, %B_load_94

]]></node>
<StgValue><ssdm name="tmp_11_93"/></StgValue>
</operation>

<operation id="2453" st_id="102" stage="5" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6001">
<or_exp><and_exp><literal name="tmp_9" val="1"/>
<literal name="tmp_7_88" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1829" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:8  %tmp_11_94 = mul nsw i32 %A_load_95, %B_load_95

]]></node>
<StgValue><ssdm name="tmp_11_94"/></StgValue>
</operation>

<operation id="2454" st_id="102" stage="6" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6004">
<or_exp><and_exp><literal name="tmp_9" val="1"/>
<literal name="tmp_7_89" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1846" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:8  %tmp_11_95 = mul nsw i32 %A_load_96, %B_load_96

]]></node>
<StgValue><ssdm name="tmp_11_95"/></StgValue>
</operation>
</state>

<state id="103" st_id="103">

<operation id="2455" st_id="103" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5809">
<or_exp><and_exp><literal name="tmp_9" val="1"/>
<literal name="icmp4" val="0"/>
</and_exp></or_exp>
</condition>

<node id="718" bw="64" op_0_bw="14">
<![CDATA[
:11  %C_load_30 = load i64* %C_addr, align 8

]]></node>
<StgValue><ssdm name="C_load_30"/></StgValue>
</operation>

<operation id="2456" st_id="103" stage="1" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5992">
<or_exp><and_exp><literal name="tmp_9" val="1"/>
<literal name="tmp_7_85" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1778" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:8  %tmp_11_91 = mul nsw i32 %A_load_92, %B_load_92

]]></node>
<StgValue><ssdm name="tmp_11_91"/></StgValue>
</operation>

<operation id="2457" st_id="103" stage="2" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5995">
<or_exp><and_exp><literal name="tmp_9" val="1"/>
<literal name="tmp_7_86" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1795" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:8  %tmp_11_92 = mul nsw i32 %A_load_93, %B_load_93

]]></node>
<StgValue><ssdm name="tmp_11_92"/></StgValue>
</operation>

<operation id="2458" st_id="103" stage="3" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5998">
<or_exp><and_exp><literal name="tmp_9" val="1"/>
<literal name="tmp_7_87" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1812" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:8  %tmp_11_93 = mul nsw i32 %A_load_94, %B_load_94

]]></node>
<StgValue><ssdm name="tmp_11_93"/></StgValue>
</operation>

<operation id="2459" st_id="103" stage="4" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6001">
<or_exp><and_exp><literal name="tmp_9" val="1"/>
<literal name="tmp_7_88" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1829" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:8  %tmp_11_94 = mul nsw i32 %A_load_95, %B_load_95

]]></node>
<StgValue><ssdm name="tmp_11_94"/></StgValue>
</operation>

<operation id="2460" st_id="103" stage="5" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6004">
<or_exp><and_exp><literal name="tmp_9" val="1"/>
<literal name="tmp_7_89" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1846" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:8  %tmp_11_95 = mul nsw i32 %A_load_96, %B_load_96

]]></node>
<StgValue><ssdm name="tmp_11_95"/></StgValue>
</operation>

<operation id="2461" st_id="103" stage="6" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6007">
<or_exp><and_exp><literal name="tmp_9" val="1"/>
<literal name="tmp_7_90" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1863" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:8  %tmp_11_96 = mul nsw i32 %A_load_97, %B_load_97

]]></node>
<StgValue><ssdm name="tmp_11_96"/></StgValue>
</operation>
</state>

<state id="104" st_id="104">

<operation id="2462" st_id="104" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5809">
<or_exp><and_exp><literal name="tmp_9" val="1"/>
<literal name="icmp4" val="0"/>
</and_exp></or_exp>
</condition>

<node id="717" bw="64" op_0_bw="32">
<![CDATA[
:10  %tmp_12_30 = sext i32 %tmp_11_30 to i64

]]></node>
<StgValue><ssdm name="tmp_12_30"/></StgValue>
</operation>

<operation id="2463" st_id="104" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5809">
<or_exp><and_exp><literal name="tmp_9" val="1"/>
<literal name="icmp4" val="0"/>
</and_exp></or_exp>
</condition>

<node id="718" bw="64" op_0_bw="14">
<![CDATA[
:11  %C_load_30 = load i64* %C_addr, align 8

]]></node>
<StgValue><ssdm name="C_load_30"/></StgValue>
</operation>

<operation id="2464" st_id="104" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5809">
<or_exp><and_exp><literal name="tmp_9" val="1"/>
<literal name="icmp4" val="0"/>
</and_exp></or_exp>
</condition>

<node id="719" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:12  %tmp_13_30 = add nsw i64 %tmp_12_30, %C_load_30

]]></node>
<StgValue><ssdm name="tmp_13_30"/></StgValue>
</operation>

<operation id="2465" st_id="104" stage="1" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5995">
<or_exp><and_exp><literal name="tmp_9" val="1"/>
<literal name="tmp_7_86" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1795" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:8  %tmp_11_92 = mul nsw i32 %A_load_93, %B_load_93

]]></node>
<StgValue><ssdm name="tmp_11_92"/></StgValue>
</operation>

<operation id="2466" st_id="104" stage="2" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5998">
<or_exp><and_exp><literal name="tmp_9" val="1"/>
<literal name="tmp_7_87" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1812" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:8  %tmp_11_93 = mul nsw i32 %A_load_94, %B_load_94

]]></node>
<StgValue><ssdm name="tmp_11_93"/></StgValue>
</operation>

<operation id="2467" st_id="104" stage="3" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6001">
<or_exp><and_exp><literal name="tmp_9" val="1"/>
<literal name="tmp_7_88" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1829" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:8  %tmp_11_94 = mul nsw i32 %A_load_95, %B_load_95

]]></node>
<StgValue><ssdm name="tmp_11_94"/></StgValue>
</operation>

<operation id="2468" st_id="104" stage="4" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6004">
<or_exp><and_exp><literal name="tmp_9" val="1"/>
<literal name="tmp_7_89" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1846" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:8  %tmp_11_95 = mul nsw i32 %A_load_96, %B_load_96

]]></node>
<StgValue><ssdm name="tmp_11_95"/></StgValue>
</operation>

<operation id="2469" st_id="104" stage="5" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6007">
<or_exp><and_exp><literal name="tmp_9" val="1"/>
<literal name="tmp_7_90" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1863" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:8  %tmp_11_96 = mul nsw i32 %A_load_97, %B_load_97

]]></node>
<StgValue><ssdm name="tmp_11_96"/></StgValue>
</operation>

<operation id="2470" st_id="104" stage="6" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6010">
<or_exp><and_exp><literal name="tmp_9" val="1"/>
<literal name="tmp_7_91" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1880" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:8  %tmp_11_97 = mul nsw i32 %A_load_98, %B_load_98

]]></node>
<StgValue><ssdm name="tmp_11_97"/></StgValue>
</operation>
</state>

<state id="105" st_id="105">

<operation id="2471" st_id="105" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5809">
<or_exp><and_exp><literal name="tmp_9" val="1"/>
<literal name="icmp4" val="0"/>
</and_exp></or_exp>
</condition>

<node id="720" bw="0" op_0_bw="64" op_1_bw="14">
<![CDATA[
:13  store i64 %tmp_13_30, i64* %C_addr, align 8

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="2472" st_id="105" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5809">
<or_exp><and_exp><literal name="tmp_9" val="1"/>
<literal name="icmp4" val="0"/>
</and_exp></or_exp>
</condition>

<node id="721" bw="0" op_0_bw="0">
<![CDATA[
:14  br label %._crit_edge.31

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="2473" st_id="105" stage="1" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5998">
<or_exp><and_exp><literal name="tmp_9" val="1"/>
<literal name="tmp_7_87" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1812" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:8  %tmp_11_93 = mul nsw i32 %A_load_94, %B_load_94

]]></node>
<StgValue><ssdm name="tmp_11_93"/></StgValue>
</operation>

<operation id="2474" st_id="105" stage="2" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6001">
<or_exp><and_exp><literal name="tmp_9" val="1"/>
<literal name="tmp_7_88" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1829" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:8  %tmp_11_94 = mul nsw i32 %A_load_95, %B_load_95

]]></node>
<StgValue><ssdm name="tmp_11_94"/></StgValue>
</operation>

<operation id="2475" st_id="105" stage="3" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6004">
<or_exp><and_exp><literal name="tmp_9" val="1"/>
<literal name="tmp_7_89" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1846" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:8  %tmp_11_95 = mul nsw i32 %A_load_96, %B_load_96

]]></node>
<StgValue><ssdm name="tmp_11_95"/></StgValue>
</operation>

<operation id="2476" st_id="105" stage="4" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6007">
<or_exp><and_exp><literal name="tmp_9" val="1"/>
<literal name="tmp_7_90" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1863" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:8  %tmp_11_96 = mul nsw i32 %A_load_97, %B_load_97

]]></node>
<StgValue><ssdm name="tmp_11_96"/></StgValue>
</operation>

<operation id="2477" st_id="105" stage="5" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6010">
<or_exp><and_exp><literal name="tmp_9" val="1"/>
<literal name="tmp_7_91" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1880" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:8  %tmp_11_97 = mul nsw i32 %A_load_98, %B_load_98

]]></node>
<StgValue><ssdm name="tmp_11_97"/></StgValue>
</operation>

<operation id="2478" st_id="105" stage="6" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6013">
<or_exp><and_exp><literal name="tmp_9" val="1"/>
<literal name="tmp_7_92" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1897" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:8  %tmp_11_98 = mul nsw i32 %A_load_99, %B_load_99

]]></node>
<StgValue><ssdm name="tmp_11_98"/></StgValue>
</operation>
</state>

<state id="106" st_id="106">

<operation id="2479" st_id="106" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5812">
<or_exp><and_exp><literal name="tmp_9" val="1"/>
<literal name="tmp_7_26" val="1"/>
</and_exp></or_exp>
</condition>

<node id="735" bw="64" op_0_bw="14">
<![CDATA[
:10  %C_load_31 = load i64* %C_addr, align 8

]]></node>
<StgValue><ssdm name="C_load_31"/></StgValue>
</operation>

<operation id="2480" st_id="106" stage="1" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6001">
<or_exp><and_exp><literal name="tmp_9" val="1"/>
<literal name="tmp_7_88" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1829" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:8  %tmp_11_94 = mul nsw i32 %A_load_95, %B_load_95

]]></node>
<StgValue><ssdm name="tmp_11_94"/></StgValue>
</operation>

<operation id="2481" st_id="106" stage="2" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6004">
<or_exp><and_exp><literal name="tmp_9" val="1"/>
<literal name="tmp_7_89" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1846" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:8  %tmp_11_95 = mul nsw i32 %A_load_96, %B_load_96

]]></node>
<StgValue><ssdm name="tmp_11_95"/></StgValue>
</operation>

<operation id="2482" st_id="106" stage="3" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6007">
<or_exp><and_exp><literal name="tmp_9" val="1"/>
<literal name="tmp_7_90" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1863" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:8  %tmp_11_96 = mul nsw i32 %A_load_97, %B_load_97

]]></node>
<StgValue><ssdm name="tmp_11_96"/></StgValue>
</operation>

<operation id="2483" st_id="106" stage="4" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6010">
<or_exp><and_exp><literal name="tmp_9" val="1"/>
<literal name="tmp_7_91" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1880" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:8  %tmp_11_97 = mul nsw i32 %A_load_98, %B_load_98

]]></node>
<StgValue><ssdm name="tmp_11_97"/></StgValue>
</operation>

<operation id="2484" st_id="106" stage="5" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6013">
<or_exp><and_exp><literal name="tmp_9" val="1"/>
<literal name="tmp_7_92" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1897" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:8  %tmp_11_98 = mul nsw i32 %A_load_99, %B_load_99

]]></node>
<StgValue><ssdm name="tmp_11_98"/></StgValue>
</operation>
</state>

<state id="107" st_id="107">

<operation id="2485" st_id="107" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5812">
<or_exp><and_exp><literal name="tmp_9" val="1"/>
<literal name="tmp_7_26" val="1"/>
</and_exp></or_exp>
</condition>

<node id="734" bw="64" op_0_bw="32">
<![CDATA[
:9  %tmp_12_31 = sext i32 %tmp_11_31 to i64

]]></node>
<StgValue><ssdm name="tmp_12_31"/></StgValue>
</operation>

<operation id="2486" st_id="107" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5812">
<or_exp><and_exp><literal name="tmp_9" val="1"/>
<literal name="tmp_7_26" val="1"/>
</and_exp></or_exp>
</condition>

<node id="735" bw="64" op_0_bw="14">
<![CDATA[
:10  %C_load_31 = load i64* %C_addr, align 8

]]></node>
<StgValue><ssdm name="C_load_31"/></StgValue>
</operation>

<operation id="2487" st_id="107" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5812">
<or_exp><and_exp><literal name="tmp_9" val="1"/>
<literal name="tmp_7_26" val="1"/>
</and_exp></or_exp>
</condition>

<node id="736" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:11  %tmp_13_31 = add nsw i64 %tmp_12_31, %C_load_31

]]></node>
<StgValue><ssdm name="tmp_13_31"/></StgValue>
</operation>

<operation id="2488" st_id="107" stage="1" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6004">
<or_exp><and_exp><literal name="tmp_9" val="1"/>
<literal name="tmp_7_89" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1846" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:8  %tmp_11_95 = mul nsw i32 %A_load_96, %B_load_96

]]></node>
<StgValue><ssdm name="tmp_11_95"/></StgValue>
</operation>

<operation id="2489" st_id="107" stage="2" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6007">
<or_exp><and_exp><literal name="tmp_9" val="1"/>
<literal name="tmp_7_90" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1863" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:8  %tmp_11_96 = mul nsw i32 %A_load_97, %B_load_97

]]></node>
<StgValue><ssdm name="tmp_11_96"/></StgValue>
</operation>

<operation id="2490" st_id="107" stage="3" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6010">
<or_exp><and_exp><literal name="tmp_9" val="1"/>
<literal name="tmp_7_91" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1880" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:8  %tmp_11_97 = mul nsw i32 %A_load_98, %B_load_98

]]></node>
<StgValue><ssdm name="tmp_11_97"/></StgValue>
</operation>

<operation id="2491" st_id="107" stage="4" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6013">
<or_exp><and_exp><literal name="tmp_9" val="1"/>
<literal name="tmp_7_92" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1897" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:8  %tmp_11_98 = mul nsw i32 %A_load_99, %B_load_99

]]></node>
<StgValue><ssdm name="tmp_11_98"/></StgValue>
</operation>
</state>

<state id="108" st_id="108">

<operation id="2492" st_id="108" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5812">
<or_exp><and_exp><literal name="tmp_9" val="1"/>
<literal name="tmp_7_26" val="1"/>
</and_exp></or_exp>
</condition>

<node id="737" bw="0" op_0_bw="64" op_1_bw="14">
<![CDATA[
:12  store i64 %tmp_13_31, i64* %C_addr, align 8

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="2493" st_id="108" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5812">
<or_exp><and_exp><literal name="tmp_9" val="1"/>
<literal name="tmp_7_26" val="1"/>
</and_exp></or_exp>
</condition>

<node id="738" bw="0" op_0_bw="0">
<![CDATA[
:13  br label %._crit_edge.32

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="2494" st_id="108" stage="1" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6007">
<or_exp><and_exp><literal name="tmp_9" val="1"/>
<literal name="tmp_7_90" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1863" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:8  %tmp_11_96 = mul nsw i32 %A_load_97, %B_load_97

]]></node>
<StgValue><ssdm name="tmp_11_96"/></StgValue>
</operation>

<operation id="2495" st_id="108" stage="2" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6010">
<or_exp><and_exp><literal name="tmp_9" val="1"/>
<literal name="tmp_7_91" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1880" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:8  %tmp_11_97 = mul nsw i32 %A_load_98, %B_load_98

]]></node>
<StgValue><ssdm name="tmp_11_97"/></StgValue>
</operation>

<operation id="2496" st_id="108" stage="3" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6013">
<or_exp><and_exp><literal name="tmp_9" val="1"/>
<literal name="tmp_7_92" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1897" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:8  %tmp_11_98 = mul nsw i32 %A_load_99, %B_load_99

]]></node>
<StgValue><ssdm name="tmp_11_98"/></StgValue>
</operation>
</state>

<state id="109" st_id="109">

<operation id="2497" st_id="109" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5815">
<or_exp><and_exp><literal name="tmp_9" val="1"/>
<literal name="tmp_7_27" val="1"/>
</and_exp></or_exp>
</condition>

<node id="753" bw="64" op_0_bw="14">
<![CDATA[
:11  %C_load_32 = load i64* %C_addr, align 8

]]></node>
<StgValue><ssdm name="C_load_32"/></StgValue>
</operation>

<operation id="2498" st_id="109" stage="1" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6010">
<or_exp><and_exp><literal name="tmp_9" val="1"/>
<literal name="tmp_7_91" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1880" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:8  %tmp_11_97 = mul nsw i32 %A_load_98, %B_load_98

]]></node>
<StgValue><ssdm name="tmp_11_97"/></StgValue>
</operation>

<operation id="2499" st_id="109" stage="2" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6013">
<or_exp><and_exp><literal name="tmp_9" val="1"/>
<literal name="tmp_7_92" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1897" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:8  %tmp_11_98 = mul nsw i32 %A_load_99, %B_load_99

]]></node>
<StgValue><ssdm name="tmp_11_98"/></StgValue>
</operation>
</state>

<state id="110" st_id="110">

<operation id="2500" st_id="110" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5815">
<or_exp><and_exp><literal name="tmp_9" val="1"/>
<literal name="tmp_7_27" val="1"/>
</and_exp></or_exp>
</condition>

<node id="752" bw="64" op_0_bw="32">
<![CDATA[
:10  %tmp_12_32 = sext i32 %tmp_11_32 to i64

]]></node>
<StgValue><ssdm name="tmp_12_32"/></StgValue>
</operation>

<operation id="2501" st_id="110" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5815">
<or_exp><and_exp><literal name="tmp_9" val="1"/>
<literal name="tmp_7_27" val="1"/>
</and_exp></or_exp>
</condition>

<node id="753" bw="64" op_0_bw="14">
<![CDATA[
:11  %C_load_32 = load i64* %C_addr, align 8

]]></node>
<StgValue><ssdm name="C_load_32"/></StgValue>
</operation>

<operation id="2502" st_id="110" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5815">
<or_exp><and_exp><literal name="tmp_9" val="1"/>
<literal name="tmp_7_27" val="1"/>
</and_exp></or_exp>
</condition>

<node id="754" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:12  %tmp_13_32 = add nsw i64 %tmp_12_32, %C_load_32

]]></node>
<StgValue><ssdm name="tmp_13_32"/></StgValue>
</operation>

<operation id="2503" st_id="110" stage="1" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6013">
<or_exp><and_exp><literal name="tmp_9" val="1"/>
<literal name="tmp_7_92" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1897" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:8  %tmp_11_98 = mul nsw i32 %A_load_99, %B_load_99

]]></node>
<StgValue><ssdm name="tmp_11_98"/></StgValue>
</operation>
</state>

<state id="111" st_id="111">

<operation id="2504" st_id="111" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5815">
<or_exp><and_exp><literal name="tmp_9" val="1"/>
<literal name="tmp_7_27" val="1"/>
</and_exp></or_exp>
</condition>

<node id="755" bw="0" op_0_bw="64" op_1_bw="14">
<![CDATA[
:13  store i64 %tmp_13_32, i64* %C_addr, align 8

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="2505" st_id="111" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5815">
<or_exp><and_exp><literal name="tmp_9" val="1"/>
<literal name="tmp_7_27" val="1"/>
</and_exp></or_exp>
</condition>

<node id="756" bw="0" op_0_bw="0">
<![CDATA[
:14  br label %._crit_edge.33

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="112" st_id="112">

<operation id="2506" st_id="112" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5818">
<or_exp><and_exp><literal name="tmp_9" val="1"/>
<literal name="tmp_7_28" val="1"/>
</and_exp></or_exp>
</condition>

<node id="771" bw="64" op_0_bw="14">
<![CDATA[
:11  %C_load_33 = load i64* %C_addr, align 8

]]></node>
<StgValue><ssdm name="C_load_33"/></StgValue>
</operation>
</state>

<state id="113" st_id="113">

<operation id="2507" st_id="113" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5818">
<or_exp><and_exp><literal name="tmp_9" val="1"/>
<literal name="tmp_7_28" val="1"/>
</and_exp></or_exp>
</condition>

<node id="770" bw="64" op_0_bw="32">
<![CDATA[
:10  %tmp_12_33 = sext i32 %tmp_11_33 to i64

]]></node>
<StgValue><ssdm name="tmp_12_33"/></StgValue>
</operation>

<operation id="2508" st_id="113" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5818">
<or_exp><and_exp><literal name="tmp_9" val="1"/>
<literal name="tmp_7_28" val="1"/>
</and_exp></or_exp>
</condition>

<node id="771" bw="64" op_0_bw="14">
<![CDATA[
:11  %C_load_33 = load i64* %C_addr, align 8

]]></node>
<StgValue><ssdm name="C_load_33"/></StgValue>
</operation>

<operation id="2509" st_id="113" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5818">
<or_exp><and_exp><literal name="tmp_9" val="1"/>
<literal name="tmp_7_28" val="1"/>
</and_exp></or_exp>
</condition>

<node id="772" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:12  %tmp_13_33 = add nsw i64 %tmp_12_33, %C_load_33

]]></node>
<StgValue><ssdm name="tmp_13_33"/></StgValue>
</operation>
</state>

<state id="114" st_id="114">

<operation id="2510" st_id="114" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5818">
<or_exp><and_exp><literal name="tmp_9" val="1"/>
<literal name="tmp_7_28" val="1"/>
</and_exp></or_exp>
</condition>

<node id="773" bw="0" op_0_bw="64" op_1_bw="14">
<![CDATA[
:13  store i64 %tmp_13_33, i64* %C_addr, align 8

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="2511" st_id="114" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5818">
<or_exp><and_exp><literal name="tmp_9" val="1"/>
<literal name="tmp_7_28" val="1"/>
</and_exp></or_exp>
</condition>

<node id="774" bw="0" op_0_bw="0">
<![CDATA[
:14  br label %._crit_edge.34

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="115" st_id="115">

<operation id="2512" st_id="115" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5821">
<or_exp><and_exp><literal name="tmp_9" val="1"/>
<literal name="tmp_7_29" val="1"/>
</and_exp></or_exp>
</condition>

<node id="789" bw="64" op_0_bw="14">
<![CDATA[
:11  %C_load_34 = load i64* %C_addr, align 8

]]></node>
<StgValue><ssdm name="C_load_34"/></StgValue>
</operation>
</state>

<state id="116" st_id="116">

<operation id="2513" st_id="116" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5821">
<or_exp><and_exp><literal name="tmp_9" val="1"/>
<literal name="tmp_7_29" val="1"/>
</and_exp></or_exp>
</condition>

<node id="788" bw="64" op_0_bw="32">
<![CDATA[
:10  %tmp_12_34 = sext i32 %tmp_11_34 to i64

]]></node>
<StgValue><ssdm name="tmp_12_34"/></StgValue>
</operation>

<operation id="2514" st_id="116" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5821">
<or_exp><and_exp><literal name="tmp_9" val="1"/>
<literal name="tmp_7_29" val="1"/>
</and_exp></or_exp>
</condition>

<node id="789" bw="64" op_0_bw="14">
<![CDATA[
:11  %C_load_34 = load i64* %C_addr, align 8

]]></node>
<StgValue><ssdm name="C_load_34"/></StgValue>
</operation>

<operation id="2515" st_id="116" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5821">
<or_exp><and_exp><literal name="tmp_9" val="1"/>
<literal name="tmp_7_29" val="1"/>
</and_exp></or_exp>
</condition>

<node id="790" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:12  %tmp_13_34 = add nsw i64 %tmp_12_34, %C_load_34

]]></node>
<StgValue><ssdm name="tmp_13_34"/></StgValue>
</operation>
</state>

<state id="117" st_id="117">

<operation id="2516" st_id="117" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5821">
<or_exp><and_exp><literal name="tmp_9" val="1"/>
<literal name="tmp_7_29" val="1"/>
</and_exp></or_exp>
</condition>

<node id="791" bw="0" op_0_bw="64" op_1_bw="14">
<![CDATA[
:13  store i64 %tmp_13_34, i64* %C_addr, align 8

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="2517" st_id="117" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5821">
<or_exp><and_exp><literal name="tmp_9" val="1"/>
<literal name="tmp_7_29" val="1"/>
</and_exp></or_exp>
</condition>

<node id="792" bw="0" op_0_bw="0">
<![CDATA[
:14  br label %._crit_edge.35

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="118" st_id="118">

<operation id="2518" st_id="118" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5824">
<or_exp><and_exp><literal name="tmp_9" val="1"/>
<literal name="tmp_7_30" val="1"/>
</and_exp></or_exp>
</condition>

<node id="807" bw="64" op_0_bw="14">
<![CDATA[
:11  %C_load_35 = load i64* %C_addr, align 8

]]></node>
<StgValue><ssdm name="C_load_35"/></StgValue>
</operation>
</state>

<state id="119" st_id="119">

<operation id="2519" st_id="119" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5824">
<or_exp><and_exp><literal name="tmp_9" val="1"/>
<literal name="tmp_7_30" val="1"/>
</and_exp></or_exp>
</condition>

<node id="806" bw="64" op_0_bw="32">
<![CDATA[
:10  %tmp_12_35 = sext i32 %tmp_11_35 to i64

]]></node>
<StgValue><ssdm name="tmp_12_35"/></StgValue>
</operation>

<operation id="2520" st_id="119" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5824">
<or_exp><and_exp><literal name="tmp_9" val="1"/>
<literal name="tmp_7_30" val="1"/>
</and_exp></or_exp>
</condition>

<node id="807" bw="64" op_0_bw="14">
<![CDATA[
:11  %C_load_35 = load i64* %C_addr, align 8

]]></node>
<StgValue><ssdm name="C_load_35"/></StgValue>
</operation>

<operation id="2521" st_id="119" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5824">
<or_exp><and_exp><literal name="tmp_9" val="1"/>
<literal name="tmp_7_30" val="1"/>
</and_exp></or_exp>
</condition>

<node id="808" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:12  %tmp_13_35 = add nsw i64 %tmp_12_35, %C_load_35

]]></node>
<StgValue><ssdm name="tmp_13_35"/></StgValue>
</operation>
</state>

<state id="120" st_id="120">

<operation id="2522" st_id="120" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5824">
<or_exp><and_exp><literal name="tmp_9" val="1"/>
<literal name="tmp_7_30" val="1"/>
</and_exp></or_exp>
</condition>

<node id="809" bw="0" op_0_bw="64" op_1_bw="14">
<![CDATA[
:13  store i64 %tmp_13_35, i64* %C_addr, align 8

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="2523" st_id="120" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5824">
<or_exp><and_exp><literal name="tmp_9" val="1"/>
<literal name="tmp_7_30" val="1"/>
</and_exp></or_exp>
</condition>

<node id="810" bw="0" op_0_bw="0">
<![CDATA[
:14  br label %._crit_edge.36

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="121" st_id="121">

<operation id="2524" st_id="121" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5827">
<or_exp><and_exp><literal name="tmp_9" val="1"/>
<literal name="tmp_7_31" val="1"/>
</and_exp></or_exp>
</condition>

<node id="825" bw="64" op_0_bw="14">
<![CDATA[
:11  %C_load_36 = load i64* %C_addr, align 8

]]></node>
<StgValue><ssdm name="C_load_36"/></StgValue>
</operation>
</state>

<state id="122" st_id="122">

<operation id="2525" st_id="122" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5827">
<or_exp><and_exp><literal name="tmp_9" val="1"/>
<literal name="tmp_7_31" val="1"/>
</and_exp></or_exp>
</condition>

<node id="824" bw="64" op_0_bw="32">
<![CDATA[
:10  %tmp_12_36 = sext i32 %tmp_11_36 to i64

]]></node>
<StgValue><ssdm name="tmp_12_36"/></StgValue>
</operation>

<operation id="2526" st_id="122" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5827">
<or_exp><and_exp><literal name="tmp_9" val="1"/>
<literal name="tmp_7_31" val="1"/>
</and_exp></or_exp>
</condition>

<node id="825" bw="64" op_0_bw="14">
<![CDATA[
:11  %C_load_36 = load i64* %C_addr, align 8

]]></node>
<StgValue><ssdm name="C_load_36"/></StgValue>
</operation>

<operation id="2527" st_id="122" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5827">
<or_exp><and_exp><literal name="tmp_9" val="1"/>
<literal name="tmp_7_31" val="1"/>
</and_exp></or_exp>
</condition>

<node id="826" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:12  %tmp_13_36 = add nsw i64 %tmp_12_36, %C_load_36

]]></node>
<StgValue><ssdm name="tmp_13_36"/></StgValue>
</operation>
</state>

<state id="123" st_id="123">

<operation id="2528" st_id="123" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5827">
<or_exp><and_exp><literal name="tmp_9" val="1"/>
<literal name="tmp_7_31" val="1"/>
</and_exp></or_exp>
</condition>

<node id="827" bw="0" op_0_bw="64" op_1_bw="14">
<![CDATA[
:13  store i64 %tmp_13_36, i64* %C_addr, align 8

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="2529" st_id="123" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5827">
<or_exp><and_exp><literal name="tmp_9" val="1"/>
<literal name="tmp_7_31" val="1"/>
</and_exp></or_exp>
</condition>

<node id="828" bw="0" op_0_bw="0">
<![CDATA[
:14  br label %._crit_edge.37

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="124" st_id="124">

<operation id="2530" st_id="124" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5830">
<or_exp><and_exp><literal name="tmp_9" val="1"/>
<literal name="tmp_7_32" val="1"/>
</and_exp></or_exp>
</condition>

<node id="843" bw="64" op_0_bw="14">
<![CDATA[
:11  %C_load_37 = load i64* %C_addr, align 8

]]></node>
<StgValue><ssdm name="C_load_37"/></StgValue>
</operation>
</state>

<state id="125" st_id="125">

<operation id="2531" st_id="125" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5830">
<or_exp><and_exp><literal name="tmp_9" val="1"/>
<literal name="tmp_7_32" val="1"/>
</and_exp></or_exp>
</condition>

<node id="842" bw="64" op_0_bw="32">
<![CDATA[
:10  %tmp_12_37 = sext i32 %tmp_11_37 to i64

]]></node>
<StgValue><ssdm name="tmp_12_37"/></StgValue>
</operation>

<operation id="2532" st_id="125" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5830">
<or_exp><and_exp><literal name="tmp_9" val="1"/>
<literal name="tmp_7_32" val="1"/>
</and_exp></or_exp>
</condition>

<node id="843" bw="64" op_0_bw="14">
<![CDATA[
:11  %C_load_37 = load i64* %C_addr, align 8

]]></node>
<StgValue><ssdm name="C_load_37"/></StgValue>
</operation>

<operation id="2533" st_id="125" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5830">
<or_exp><and_exp><literal name="tmp_9" val="1"/>
<literal name="tmp_7_32" val="1"/>
</and_exp></or_exp>
</condition>

<node id="844" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:12  %tmp_13_37 = add nsw i64 %tmp_12_37, %C_load_37

]]></node>
<StgValue><ssdm name="tmp_13_37"/></StgValue>
</operation>
</state>

<state id="126" st_id="126">

<operation id="2534" st_id="126" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5830">
<or_exp><and_exp><literal name="tmp_9" val="1"/>
<literal name="tmp_7_32" val="1"/>
</and_exp></or_exp>
</condition>

<node id="845" bw="0" op_0_bw="64" op_1_bw="14">
<![CDATA[
:13  store i64 %tmp_13_37, i64* %C_addr, align 8

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="2535" st_id="126" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5830">
<or_exp><and_exp><literal name="tmp_9" val="1"/>
<literal name="tmp_7_32" val="1"/>
</and_exp></or_exp>
</condition>

<node id="846" bw="0" op_0_bw="0">
<![CDATA[
:14  br label %._crit_edge.38

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="127" st_id="127">

<operation id="2536" st_id="127" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5833">
<or_exp><and_exp><literal name="tmp_9" val="1"/>
<literal name="tmp_7_33" val="1"/>
</and_exp></or_exp>
</condition>

<node id="861" bw="64" op_0_bw="14">
<![CDATA[
:11  %C_load_38 = load i64* %C_addr, align 8

]]></node>
<StgValue><ssdm name="C_load_38"/></StgValue>
</operation>
</state>

<state id="128" st_id="128">

<operation id="2537" st_id="128" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5833">
<or_exp><and_exp><literal name="tmp_9" val="1"/>
<literal name="tmp_7_33" val="1"/>
</and_exp></or_exp>
</condition>

<node id="860" bw="64" op_0_bw="32">
<![CDATA[
:10  %tmp_12_38 = sext i32 %tmp_11_38 to i64

]]></node>
<StgValue><ssdm name="tmp_12_38"/></StgValue>
</operation>

<operation id="2538" st_id="128" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5833">
<or_exp><and_exp><literal name="tmp_9" val="1"/>
<literal name="tmp_7_33" val="1"/>
</and_exp></or_exp>
</condition>

<node id="861" bw="64" op_0_bw="14">
<![CDATA[
:11  %C_load_38 = load i64* %C_addr, align 8

]]></node>
<StgValue><ssdm name="C_load_38"/></StgValue>
</operation>

<operation id="2539" st_id="128" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5833">
<or_exp><and_exp><literal name="tmp_9" val="1"/>
<literal name="tmp_7_33" val="1"/>
</and_exp></or_exp>
</condition>

<node id="862" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:12  %tmp_13_38 = add nsw i64 %tmp_12_38, %C_load_38

]]></node>
<StgValue><ssdm name="tmp_13_38"/></StgValue>
</operation>
</state>

<state id="129" st_id="129">

<operation id="2540" st_id="129" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5833">
<or_exp><and_exp><literal name="tmp_9" val="1"/>
<literal name="tmp_7_33" val="1"/>
</and_exp></or_exp>
</condition>

<node id="863" bw="0" op_0_bw="64" op_1_bw="14">
<![CDATA[
:13  store i64 %tmp_13_38, i64* %C_addr, align 8

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="2541" st_id="129" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5833">
<or_exp><and_exp><literal name="tmp_9" val="1"/>
<literal name="tmp_7_33" val="1"/>
</and_exp></or_exp>
</condition>

<node id="864" bw="0" op_0_bw="0">
<![CDATA[
:14  br label %._crit_edge.39

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="130" st_id="130">

<operation id="2542" st_id="130" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5836">
<or_exp><and_exp><literal name="tmp_9" val="1"/>
<literal name="tmp_7_34" val="1"/>
</and_exp></or_exp>
</condition>

<node id="878" bw="64" op_0_bw="14">
<![CDATA[
:10  %C_load_39 = load i64* %C_addr, align 8

]]></node>
<StgValue><ssdm name="C_load_39"/></StgValue>
</operation>
</state>

<state id="131" st_id="131">

<operation id="2543" st_id="131" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5836">
<or_exp><and_exp><literal name="tmp_9" val="1"/>
<literal name="tmp_7_34" val="1"/>
</and_exp></or_exp>
</condition>

<node id="877" bw="64" op_0_bw="32">
<![CDATA[
:9  %tmp_12_39 = sext i32 %tmp_11_39 to i64

]]></node>
<StgValue><ssdm name="tmp_12_39"/></StgValue>
</operation>

<operation id="2544" st_id="131" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5836">
<or_exp><and_exp><literal name="tmp_9" val="1"/>
<literal name="tmp_7_34" val="1"/>
</and_exp></or_exp>
</condition>

<node id="878" bw="64" op_0_bw="14">
<![CDATA[
:10  %C_load_39 = load i64* %C_addr, align 8

]]></node>
<StgValue><ssdm name="C_load_39"/></StgValue>
</operation>

<operation id="2545" st_id="131" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5836">
<or_exp><and_exp><literal name="tmp_9" val="1"/>
<literal name="tmp_7_34" val="1"/>
</and_exp></or_exp>
</condition>

<node id="879" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:11  %tmp_13_39 = add nsw i64 %tmp_12_39, %C_load_39

]]></node>
<StgValue><ssdm name="tmp_13_39"/></StgValue>
</operation>
</state>

<state id="132" st_id="132">

<operation id="2546" st_id="132" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5836">
<or_exp><and_exp><literal name="tmp_9" val="1"/>
<literal name="tmp_7_34" val="1"/>
</and_exp></or_exp>
</condition>

<node id="880" bw="0" op_0_bw="64" op_1_bw="14">
<![CDATA[
:12  store i64 %tmp_13_39, i64* %C_addr, align 8

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="2547" st_id="132" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5836">
<or_exp><and_exp><literal name="tmp_9" val="1"/>
<literal name="tmp_7_34" val="1"/>
</and_exp></or_exp>
</condition>

<node id="881" bw="0" op_0_bw="0">
<![CDATA[
:13  br label %._crit_edge.40

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="133" st_id="133">

<operation id="2548" st_id="133" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5839">
<or_exp><and_exp><literal name="tmp_9" val="1"/>
<literal name="tmp_7_35" val="1"/>
</and_exp></or_exp>
</condition>

<node id="895" bw="64" op_0_bw="14">
<![CDATA[
:10  %C_load_40 = load i64* %C_addr, align 8

]]></node>
<StgValue><ssdm name="C_load_40"/></StgValue>
</operation>
</state>

<state id="134" st_id="134">

<operation id="2549" st_id="134" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5839">
<or_exp><and_exp><literal name="tmp_9" val="1"/>
<literal name="tmp_7_35" val="1"/>
</and_exp></or_exp>
</condition>

<node id="894" bw="64" op_0_bw="32">
<![CDATA[
:9  %tmp_12_40 = sext i32 %tmp_11_40 to i64

]]></node>
<StgValue><ssdm name="tmp_12_40"/></StgValue>
</operation>

<operation id="2550" st_id="134" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5839">
<or_exp><and_exp><literal name="tmp_9" val="1"/>
<literal name="tmp_7_35" val="1"/>
</and_exp></or_exp>
</condition>

<node id="895" bw="64" op_0_bw="14">
<![CDATA[
:10  %C_load_40 = load i64* %C_addr, align 8

]]></node>
<StgValue><ssdm name="C_load_40"/></StgValue>
</operation>

<operation id="2551" st_id="134" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5839">
<or_exp><and_exp><literal name="tmp_9" val="1"/>
<literal name="tmp_7_35" val="1"/>
</and_exp></or_exp>
</condition>

<node id="896" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:11  %tmp_13_40 = add nsw i64 %tmp_12_40, %C_load_40

]]></node>
<StgValue><ssdm name="tmp_13_40"/></StgValue>
</operation>
</state>

<state id="135" st_id="135">

<operation id="2552" st_id="135" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5839">
<or_exp><and_exp><literal name="tmp_9" val="1"/>
<literal name="tmp_7_35" val="1"/>
</and_exp></or_exp>
</condition>

<node id="897" bw="0" op_0_bw="64" op_1_bw="14">
<![CDATA[
:12  store i64 %tmp_13_40, i64* %C_addr, align 8

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="2553" st_id="135" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5839">
<or_exp><and_exp><literal name="tmp_9" val="1"/>
<literal name="tmp_7_35" val="1"/>
</and_exp></or_exp>
</condition>

<node id="898" bw="0" op_0_bw="0">
<![CDATA[
:13  br label %._crit_edge.41

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="136" st_id="136">

<operation id="2554" st_id="136" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5842">
<or_exp><and_exp><literal name="tmp_9" val="1"/>
<literal name="tmp_7_36" val="1"/>
</and_exp></or_exp>
</condition>

<node id="912" bw="64" op_0_bw="14">
<![CDATA[
:10  %C_load_41 = load i64* %C_addr, align 8

]]></node>
<StgValue><ssdm name="C_load_41"/></StgValue>
</operation>
</state>

<state id="137" st_id="137">

<operation id="2555" st_id="137" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5842">
<or_exp><and_exp><literal name="tmp_9" val="1"/>
<literal name="tmp_7_36" val="1"/>
</and_exp></or_exp>
</condition>

<node id="911" bw="64" op_0_bw="32">
<![CDATA[
:9  %tmp_12_41 = sext i32 %tmp_11_41 to i64

]]></node>
<StgValue><ssdm name="tmp_12_41"/></StgValue>
</operation>

<operation id="2556" st_id="137" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5842">
<or_exp><and_exp><literal name="tmp_9" val="1"/>
<literal name="tmp_7_36" val="1"/>
</and_exp></or_exp>
</condition>

<node id="912" bw="64" op_0_bw="14">
<![CDATA[
:10  %C_load_41 = load i64* %C_addr, align 8

]]></node>
<StgValue><ssdm name="C_load_41"/></StgValue>
</operation>

<operation id="2557" st_id="137" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5842">
<or_exp><and_exp><literal name="tmp_9" val="1"/>
<literal name="tmp_7_36" val="1"/>
</and_exp></or_exp>
</condition>

<node id="913" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:11  %tmp_13_41 = add nsw i64 %tmp_12_41, %C_load_41

]]></node>
<StgValue><ssdm name="tmp_13_41"/></StgValue>
</operation>
</state>

<state id="138" st_id="138">

<operation id="2558" st_id="138" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5842">
<or_exp><and_exp><literal name="tmp_9" val="1"/>
<literal name="tmp_7_36" val="1"/>
</and_exp></or_exp>
</condition>

<node id="914" bw="0" op_0_bw="64" op_1_bw="14">
<![CDATA[
:12  store i64 %tmp_13_41, i64* %C_addr, align 8

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="2559" st_id="138" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5842">
<or_exp><and_exp><literal name="tmp_9" val="1"/>
<literal name="tmp_7_36" val="1"/>
</and_exp></or_exp>
</condition>

<node id="915" bw="0" op_0_bw="0">
<![CDATA[
:13  br label %._crit_edge.42

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="139" st_id="139">

<operation id="2560" st_id="139" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5845">
<or_exp><and_exp><literal name="tmp_9" val="1"/>
<literal name="tmp_7_37" val="1"/>
</and_exp></or_exp>
</condition>

<node id="929" bw="64" op_0_bw="14">
<![CDATA[
:10  %C_load_42 = load i64* %C_addr, align 8

]]></node>
<StgValue><ssdm name="C_load_42"/></StgValue>
</operation>
</state>

<state id="140" st_id="140">

<operation id="2561" st_id="140" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5845">
<or_exp><and_exp><literal name="tmp_9" val="1"/>
<literal name="tmp_7_37" val="1"/>
</and_exp></or_exp>
</condition>

<node id="928" bw="64" op_0_bw="32">
<![CDATA[
:9  %tmp_12_42 = sext i32 %tmp_11_42 to i64

]]></node>
<StgValue><ssdm name="tmp_12_42"/></StgValue>
</operation>

<operation id="2562" st_id="140" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5845">
<or_exp><and_exp><literal name="tmp_9" val="1"/>
<literal name="tmp_7_37" val="1"/>
</and_exp></or_exp>
</condition>

<node id="929" bw="64" op_0_bw="14">
<![CDATA[
:10  %C_load_42 = load i64* %C_addr, align 8

]]></node>
<StgValue><ssdm name="C_load_42"/></StgValue>
</operation>

<operation id="2563" st_id="140" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5845">
<or_exp><and_exp><literal name="tmp_9" val="1"/>
<literal name="tmp_7_37" val="1"/>
</and_exp></or_exp>
</condition>

<node id="930" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:11  %tmp_13_42 = add nsw i64 %tmp_12_42, %C_load_42

]]></node>
<StgValue><ssdm name="tmp_13_42"/></StgValue>
</operation>
</state>

<state id="141" st_id="141">

<operation id="2564" st_id="141" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5845">
<or_exp><and_exp><literal name="tmp_9" val="1"/>
<literal name="tmp_7_37" val="1"/>
</and_exp></or_exp>
</condition>

<node id="931" bw="0" op_0_bw="64" op_1_bw="14">
<![CDATA[
:12  store i64 %tmp_13_42, i64* %C_addr, align 8

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="2565" st_id="141" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5845">
<or_exp><and_exp><literal name="tmp_9" val="1"/>
<literal name="tmp_7_37" val="1"/>
</and_exp></or_exp>
</condition>

<node id="932" bw="0" op_0_bw="0">
<![CDATA[
:13  br label %._crit_edge.43

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="142" st_id="142">

<operation id="2566" st_id="142" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5848">
<or_exp><and_exp><literal name="tmp_9" val="1"/>
<literal name="tmp_7_38" val="1"/>
</and_exp></or_exp>
</condition>

<node id="946" bw="64" op_0_bw="14">
<![CDATA[
:10  %C_load_43 = load i64* %C_addr, align 8

]]></node>
<StgValue><ssdm name="C_load_43"/></StgValue>
</operation>
</state>

<state id="143" st_id="143">

<operation id="2567" st_id="143" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5848">
<or_exp><and_exp><literal name="tmp_9" val="1"/>
<literal name="tmp_7_38" val="1"/>
</and_exp></or_exp>
</condition>

<node id="945" bw="64" op_0_bw="32">
<![CDATA[
:9  %tmp_12_43 = sext i32 %tmp_11_43 to i64

]]></node>
<StgValue><ssdm name="tmp_12_43"/></StgValue>
</operation>

<operation id="2568" st_id="143" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5848">
<or_exp><and_exp><literal name="tmp_9" val="1"/>
<literal name="tmp_7_38" val="1"/>
</and_exp></or_exp>
</condition>

<node id="946" bw="64" op_0_bw="14">
<![CDATA[
:10  %C_load_43 = load i64* %C_addr, align 8

]]></node>
<StgValue><ssdm name="C_load_43"/></StgValue>
</operation>

<operation id="2569" st_id="143" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5848">
<or_exp><and_exp><literal name="tmp_9" val="1"/>
<literal name="tmp_7_38" val="1"/>
</and_exp></or_exp>
</condition>

<node id="947" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:11  %tmp_13_43 = add nsw i64 %tmp_12_43, %C_load_43

]]></node>
<StgValue><ssdm name="tmp_13_43"/></StgValue>
</operation>
</state>

<state id="144" st_id="144">

<operation id="2570" st_id="144" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5848">
<or_exp><and_exp><literal name="tmp_9" val="1"/>
<literal name="tmp_7_38" val="1"/>
</and_exp></or_exp>
</condition>

<node id="948" bw="0" op_0_bw="64" op_1_bw="14">
<![CDATA[
:12  store i64 %tmp_13_43, i64* %C_addr, align 8

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="2571" st_id="144" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5848">
<or_exp><and_exp><literal name="tmp_9" val="1"/>
<literal name="tmp_7_38" val="1"/>
</and_exp></or_exp>
</condition>

<node id="949" bw="0" op_0_bw="0">
<![CDATA[
:13  br label %._crit_edge.44

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="145" st_id="145">

<operation id="2572" st_id="145" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5851">
<or_exp><and_exp><literal name="tmp_9" val="1"/>
<literal name="tmp_7_39" val="1"/>
</and_exp></or_exp>
</condition>

<node id="963" bw="64" op_0_bw="14">
<![CDATA[
:10  %C_load_44 = load i64* %C_addr, align 8

]]></node>
<StgValue><ssdm name="C_load_44"/></StgValue>
</operation>
</state>

<state id="146" st_id="146">

<operation id="2573" st_id="146" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5851">
<or_exp><and_exp><literal name="tmp_9" val="1"/>
<literal name="tmp_7_39" val="1"/>
</and_exp></or_exp>
</condition>

<node id="962" bw="64" op_0_bw="32">
<![CDATA[
:9  %tmp_12_44 = sext i32 %tmp_11_44 to i64

]]></node>
<StgValue><ssdm name="tmp_12_44"/></StgValue>
</operation>

<operation id="2574" st_id="146" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5851">
<or_exp><and_exp><literal name="tmp_9" val="1"/>
<literal name="tmp_7_39" val="1"/>
</and_exp></or_exp>
</condition>

<node id="963" bw="64" op_0_bw="14">
<![CDATA[
:10  %C_load_44 = load i64* %C_addr, align 8

]]></node>
<StgValue><ssdm name="C_load_44"/></StgValue>
</operation>

<operation id="2575" st_id="146" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5851">
<or_exp><and_exp><literal name="tmp_9" val="1"/>
<literal name="tmp_7_39" val="1"/>
</and_exp></or_exp>
</condition>

<node id="964" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:11  %tmp_13_44 = add nsw i64 %tmp_12_44, %C_load_44

]]></node>
<StgValue><ssdm name="tmp_13_44"/></StgValue>
</operation>
</state>

<state id="147" st_id="147">

<operation id="2576" st_id="147" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5851">
<or_exp><and_exp><literal name="tmp_9" val="1"/>
<literal name="tmp_7_39" val="1"/>
</and_exp></or_exp>
</condition>

<node id="965" bw="0" op_0_bw="64" op_1_bw="14">
<![CDATA[
:12  store i64 %tmp_13_44, i64* %C_addr, align 8

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="2577" st_id="147" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5851">
<or_exp><and_exp><literal name="tmp_9" val="1"/>
<literal name="tmp_7_39" val="1"/>
</and_exp></or_exp>
</condition>

<node id="966" bw="0" op_0_bw="0">
<![CDATA[
:13  br label %._crit_edge.45

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="148" st_id="148">

<operation id="2578" st_id="148" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5854">
<or_exp><and_exp><literal name="tmp_9" val="1"/>
<literal name="tmp_7_40" val="1"/>
</and_exp></or_exp>
</condition>

<node id="980" bw="64" op_0_bw="14">
<![CDATA[
:10  %C_load_45 = load i64* %C_addr, align 8

]]></node>
<StgValue><ssdm name="C_load_45"/></StgValue>
</operation>
</state>

<state id="149" st_id="149">

<operation id="2579" st_id="149" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5854">
<or_exp><and_exp><literal name="tmp_9" val="1"/>
<literal name="tmp_7_40" val="1"/>
</and_exp></or_exp>
</condition>

<node id="979" bw="64" op_0_bw="32">
<![CDATA[
:9  %tmp_12_45 = sext i32 %tmp_11_45 to i64

]]></node>
<StgValue><ssdm name="tmp_12_45"/></StgValue>
</operation>

<operation id="2580" st_id="149" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5854">
<or_exp><and_exp><literal name="tmp_9" val="1"/>
<literal name="tmp_7_40" val="1"/>
</and_exp></or_exp>
</condition>

<node id="980" bw="64" op_0_bw="14">
<![CDATA[
:10  %C_load_45 = load i64* %C_addr, align 8

]]></node>
<StgValue><ssdm name="C_load_45"/></StgValue>
</operation>

<operation id="2581" st_id="149" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5854">
<or_exp><and_exp><literal name="tmp_9" val="1"/>
<literal name="tmp_7_40" val="1"/>
</and_exp></or_exp>
</condition>

<node id="981" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:11  %tmp_13_45 = add nsw i64 %tmp_12_45, %C_load_45

]]></node>
<StgValue><ssdm name="tmp_13_45"/></StgValue>
</operation>
</state>

<state id="150" st_id="150">

<operation id="2582" st_id="150" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5854">
<or_exp><and_exp><literal name="tmp_9" val="1"/>
<literal name="tmp_7_40" val="1"/>
</and_exp></or_exp>
</condition>

<node id="982" bw="0" op_0_bw="64" op_1_bw="14">
<![CDATA[
:12  store i64 %tmp_13_45, i64* %C_addr, align 8

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="2583" st_id="150" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5854">
<or_exp><and_exp><literal name="tmp_9" val="1"/>
<literal name="tmp_7_40" val="1"/>
</and_exp></or_exp>
</condition>

<node id="983" bw="0" op_0_bw="0">
<![CDATA[
:13  br label %._crit_edge.46

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="151" st_id="151">

<operation id="2584" st_id="151" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5857">
<or_exp><and_exp><literal name="tmp_9" val="1"/>
<literal name="tmp_7_41" val="1"/>
</and_exp></or_exp>
</condition>

<node id="997" bw="64" op_0_bw="14">
<![CDATA[
:10  %C_load_46 = load i64* %C_addr, align 8

]]></node>
<StgValue><ssdm name="C_load_46"/></StgValue>
</operation>
</state>

<state id="152" st_id="152">

<operation id="2585" st_id="152" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5857">
<or_exp><and_exp><literal name="tmp_9" val="1"/>
<literal name="tmp_7_41" val="1"/>
</and_exp></or_exp>
</condition>

<node id="996" bw="64" op_0_bw="32">
<![CDATA[
:9  %tmp_12_46 = sext i32 %tmp_11_46 to i64

]]></node>
<StgValue><ssdm name="tmp_12_46"/></StgValue>
</operation>

<operation id="2586" st_id="152" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5857">
<or_exp><and_exp><literal name="tmp_9" val="1"/>
<literal name="tmp_7_41" val="1"/>
</and_exp></or_exp>
</condition>

<node id="997" bw="64" op_0_bw="14">
<![CDATA[
:10  %C_load_46 = load i64* %C_addr, align 8

]]></node>
<StgValue><ssdm name="C_load_46"/></StgValue>
</operation>

<operation id="2587" st_id="152" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5857">
<or_exp><and_exp><literal name="tmp_9" val="1"/>
<literal name="tmp_7_41" val="1"/>
</and_exp></or_exp>
</condition>

<node id="998" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:11  %tmp_13_46 = add nsw i64 %tmp_12_46, %C_load_46

]]></node>
<StgValue><ssdm name="tmp_13_46"/></StgValue>
</operation>
</state>

<state id="153" st_id="153">

<operation id="2588" st_id="153" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5857">
<or_exp><and_exp><literal name="tmp_9" val="1"/>
<literal name="tmp_7_41" val="1"/>
</and_exp></or_exp>
</condition>

<node id="999" bw="0" op_0_bw="64" op_1_bw="14">
<![CDATA[
:12  store i64 %tmp_13_46, i64* %C_addr, align 8

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="2589" st_id="153" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5857">
<or_exp><and_exp><literal name="tmp_9" val="1"/>
<literal name="tmp_7_41" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1000" bw="0" op_0_bw="0">
<![CDATA[
:13  br label %._crit_edge.47

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="154" st_id="154">

<operation id="2590" st_id="154" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5860">
<or_exp><and_exp><literal name="tmp_9" val="1"/>
<literal name="tmp_7_42" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1014" bw="64" op_0_bw="14">
<![CDATA[
:10  %C_load_47 = load i64* %C_addr, align 8

]]></node>
<StgValue><ssdm name="C_load_47"/></StgValue>
</operation>
</state>

<state id="155" st_id="155">

<operation id="2591" st_id="155" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5860">
<or_exp><and_exp><literal name="tmp_9" val="1"/>
<literal name="tmp_7_42" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1013" bw="64" op_0_bw="32">
<![CDATA[
:9  %tmp_12_47 = sext i32 %tmp_11_47 to i64

]]></node>
<StgValue><ssdm name="tmp_12_47"/></StgValue>
</operation>

<operation id="2592" st_id="155" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5860">
<or_exp><and_exp><literal name="tmp_9" val="1"/>
<literal name="tmp_7_42" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1014" bw="64" op_0_bw="14">
<![CDATA[
:10  %C_load_47 = load i64* %C_addr, align 8

]]></node>
<StgValue><ssdm name="C_load_47"/></StgValue>
</operation>

<operation id="2593" st_id="155" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5860">
<or_exp><and_exp><literal name="tmp_9" val="1"/>
<literal name="tmp_7_42" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1015" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:11  %tmp_13_47 = add nsw i64 %tmp_12_47, %C_load_47

]]></node>
<StgValue><ssdm name="tmp_13_47"/></StgValue>
</operation>
</state>

<state id="156" st_id="156">

<operation id="2594" st_id="156" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5860">
<or_exp><and_exp><literal name="tmp_9" val="1"/>
<literal name="tmp_7_42" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1016" bw="0" op_0_bw="64" op_1_bw="14">
<![CDATA[
:12  store i64 %tmp_13_47, i64* %C_addr, align 8

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="2595" st_id="156" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5860">
<or_exp><and_exp><literal name="tmp_9" val="1"/>
<literal name="tmp_7_42" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1017" bw="0" op_0_bw="0">
<![CDATA[
:13  br label %._crit_edge.48

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="157" st_id="157">

<operation id="2596" st_id="157" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5863">
<or_exp><and_exp><literal name="tmp_9" val="1"/>
<literal name="tmp_7_43" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1031" bw="64" op_0_bw="14">
<![CDATA[
:10  %C_load_48 = load i64* %C_addr, align 8

]]></node>
<StgValue><ssdm name="C_load_48"/></StgValue>
</operation>
</state>

<state id="158" st_id="158">

<operation id="2597" st_id="158" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5863">
<or_exp><and_exp><literal name="tmp_9" val="1"/>
<literal name="tmp_7_43" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1030" bw="64" op_0_bw="32">
<![CDATA[
:9  %tmp_12_48 = sext i32 %tmp_11_48 to i64

]]></node>
<StgValue><ssdm name="tmp_12_48"/></StgValue>
</operation>

<operation id="2598" st_id="158" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5863">
<or_exp><and_exp><literal name="tmp_9" val="1"/>
<literal name="tmp_7_43" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1031" bw="64" op_0_bw="14">
<![CDATA[
:10  %C_load_48 = load i64* %C_addr, align 8

]]></node>
<StgValue><ssdm name="C_load_48"/></StgValue>
</operation>

<operation id="2599" st_id="158" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5863">
<or_exp><and_exp><literal name="tmp_9" val="1"/>
<literal name="tmp_7_43" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1032" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:11  %tmp_13_48 = add nsw i64 %tmp_12_48, %C_load_48

]]></node>
<StgValue><ssdm name="tmp_13_48"/></StgValue>
</operation>
</state>

<state id="159" st_id="159">

<operation id="2600" st_id="159" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5863">
<or_exp><and_exp><literal name="tmp_9" val="1"/>
<literal name="tmp_7_43" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1033" bw="0" op_0_bw="64" op_1_bw="14">
<![CDATA[
:12  store i64 %tmp_13_48, i64* %C_addr, align 8

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="2601" st_id="159" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5863">
<or_exp><and_exp><literal name="tmp_9" val="1"/>
<literal name="tmp_7_43" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1034" bw="0" op_0_bw="0">
<![CDATA[
:13  br label %._crit_edge.49

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="160" st_id="160">

<operation id="2602" st_id="160" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5866">
<or_exp><and_exp><literal name="tmp_9" val="1"/>
<literal name="tmp_7_44" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1048" bw="64" op_0_bw="14">
<![CDATA[
:10  %C_load_49 = load i64* %C_addr, align 8

]]></node>
<StgValue><ssdm name="C_load_49"/></StgValue>
</operation>
</state>

<state id="161" st_id="161">

<operation id="2603" st_id="161" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5866">
<or_exp><and_exp><literal name="tmp_9" val="1"/>
<literal name="tmp_7_44" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1047" bw="64" op_0_bw="32">
<![CDATA[
:9  %tmp_12_49 = sext i32 %tmp_11_49 to i64

]]></node>
<StgValue><ssdm name="tmp_12_49"/></StgValue>
</operation>

<operation id="2604" st_id="161" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5866">
<or_exp><and_exp><literal name="tmp_9" val="1"/>
<literal name="tmp_7_44" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1048" bw="64" op_0_bw="14">
<![CDATA[
:10  %C_load_49 = load i64* %C_addr, align 8

]]></node>
<StgValue><ssdm name="C_load_49"/></StgValue>
</operation>

<operation id="2605" st_id="161" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5866">
<or_exp><and_exp><literal name="tmp_9" val="1"/>
<literal name="tmp_7_44" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1049" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:11  %tmp_13_49 = add nsw i64 %tmp_12_49, %C_load_49

]]></node>
<StgValue><ssdm name="tmp_13_49"/></StgValue>
</operation>
</state>

<state id="162" st_id="162">

<operation id="2606" st_id="162" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5866">
<or_exp><and_exp><literal name="tmp_9" val="1"/>
<literal name="tmp_7_44" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1050" bw="0" op_0_bw="64" op_1_bw="14">
<![CDATA[
:12  store i64 %tmp_13_49, i64* %C_addr, align 8

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="2607" st_id="162" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5866">
<or_exp><and_exp><literal name="tmp_9" val="1"/>
<literal name="tmp_7_44" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1051" bw="0" op_0_bw="0">
<![CDATA[
:13  br label %._crit_edge.50

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="163" st_id="163">

<operation id="2608" st_id="163" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5869">
<or_exp><and_exp><literal name="tmp_9" val="1"/>
<literal name="tmp_7_45" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1065" bw="64" op_0_bw="14">
<![CDATA[
:10  %C_load_50 = load i64* %C_addr, align 8

]]></node>
<StgValue><ssdm name="C_load_50"/></StgValue>
</operation>
</state>

<state id="164" st_id="164">

<operation id="2609" st_id="164" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5869">
<or_exp><and_exp><literal name="tmp_9" val="1"/>
<literal name="tmp_7_45" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1064" bw="64" op_0_bw="32">
<![CDATA[
:9  %tmp_12_50 = sext i32 %tmp_11_50 to i64

]]></node>
<StgValue><ssdm name="tmp_12_50"/></StgValue>
</operation>

<operation id="2610" st_id="164" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5869">
<or_exp><and_exp><literal name="tmp_9" val="1"/>
<literal name="tmp_7_45" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1065" bw="64" op_0_bw="14">
<![CDATA[
:10  %C_load_50 = load i64* %C_addr, align 8

]]></node>
<StgValue><ssdm name="C_load_50"/></StgValue>
</operation>

<operation id="2611" st_id="164" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5869">
<or_exp><and_exp><literal name="tmp_9" val="1"/>
<literal name="tmp_7_45" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1066" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:11  %tmp_13_50 = add nsw i64 %tmp_12_50, %C_load_50

]]></node>
<StgValue><ssdm name="tmp_13_50"/></StgValue>
</operation>
</state>

<state id="165" st_id="165">

<operation id="2612" st_id="165" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5869">
<or_exp><and_exp><literal name="tmp_9" val="1"/>
<literal name="tmp_7_45" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1067" bw="0" op_0_bw="64" op_1_bw="14">
<![CDATA[
:12  store i64 %tmp_13_50, i64* %C_addr, align 8

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="2613" st_id="165" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5869">
<or_exp><and_exp><literal name="tmp_9" val="1"/>
<literal name="tmp_7_45" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1068" bw="0" op_0_bw="0">
<![CDATA[
:13  br label %._crit_edge.51

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="166" st_id="166">

<operation id="2614" st_id="166" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5872">
<or_exp><and_exp><literal name="tmp_9" val="1"/>
<literal name="tmp_7_46" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1082" bw="64" op_0_bw="14">
<![CDATA[
:10  %C_load_51 = load i64* %C_addr, align 8

]]></node>
<StgValue><ssdm name="C_load_51"/></StgValue>
</operation>
</state>

<state id="167" st_id="167">

<operation id="2615" st_id="167" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5872">
<or_exp><and_exp><literal name="tmp_9" val="1"/>
<literal name="tmp_7_46" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1081" bw="64" op_0_bw="32">
<![CDATA[
:9  %tmp_12_51 = sext i32 %tmp_11_51 to i64

]]></node>
<StgValue><ssdm name="tmp_12_51"/></StgValue>
</operation>

<operation id="2616" st_id="167" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5872">
<or_exp><and_exp><literal name="tmp_9" val="1"/>
<literal name="tmp_7_46" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1082" bw="64" op_0_bw="14">
<![CDATA[
:10  %C_load_51 = load i64* %C_addr, align 8

]]></node>
<StgValue><ssdm name="C_load_51"/></StgValue>
</operation>

<operation id="2617" st_id="167" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5872">
<or_exp><and_exp><literal name="tmp_9" val="1"/>
<literal name="tmp_7_46" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1083" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:11  %tmp_13_51 = add nsw i64 %tmp_12_51, %C_load_51

]]></node>
<StgValue><ssdm name="tmp_13_51"/></StgValue>
</operation>
</state>

<state id="168" st_id="168">

<operation id="2618" st_id="168" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5872">
<or_exp><and_exp><literal name="tmp_9" val="1"/>
<literal name="tmp_7_46" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1084" bw="0" op_0_bw="64" op_1_bw="14">
<![CDATA[
:12  store i64 %tmp_13_51, i64* %C_addr, align 8

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="2619" st_id="168" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5872">
<or_exp><and_exp><literal name="tmp_9" val="1"/>
<literal name="tmp_7_46" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1085" bw="0" op_0_bw="0">
<![CDATA[
:13  br label %._crit_edge.52

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="169" st_id="169">

<operation id="2620" st_id="169" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5875">
<or_exp><and_exp><literal name="tmp_9" val="1"/>
<literal name="tmp_7_47" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1099" bw="64" op_0_bw="14">
<![CDATA[
:10  %C_load_52 = load i64* %C_addr, align 8

]]></node>
<StgValue><ssdm name="C_load_52"/></StgValue>
</operation>
</state>

<state id="170" st_id="170">

<operation id="2621" st_id="170" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5875">
<or_exp><and_exp><literal name="tmp_9" val="1"/>
<literal name="tmp_7_47" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1098" bw="64" op_0_bw="32">
<![CDATA[
:9  %tmp_12_52 = sext i32 %tmp_11_52 to i64

]]></node>
<StgValue><ssdm name="tmp_12_52"/></StgValue>
</operation>

<operation id="2622" st_id="170" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5875">
<or_exp><and_exp><literal name="tmp_9" val="1"/>
<literal name="tmp_7_47" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1099" bw="64" op_0_bw="14">
<![CDATA[
:10  %C_load_52 = load i64* %C_addr, align 8

]]></node>
<StgValue><ssdm name="C_load_52"/></StgValue>
</operation>

<operation id="2623" st_id="170" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5875">
<or_exp><and_exp><literal name="tmp_9" val="1"/>
<literal name="tmp_7_47" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1100" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:11  %tmp_13_52 = add nsw i64 %tmp_12_52, %C_load_52

]]></node>
<StgValue><ssdm name="tmp_13_52"/></StgValue>
</operation>
</state>

<state id="171" st_id="171">

<operation id="2624" st_id="171" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5875">
<or_exp><and_exp><literal name="tmp_9" val="1"/>
<literal name="tmp_7_47" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1101" bw="0" op_0_bw="64" op_1_bw="14">
<![CDATA[
:12  store i64 %tmp_13_52, i64* %C_addr, align 8

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="2625" st_id="171" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5875">
<or_exp><and_exp><literal name="tmp_9" val="1"/>
<literal name="tmp_7_47" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1102" bw="0" op_0_bw="0">
<![CDATA[
:13  br label %._crit_edge.53

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="172" st_id="172">

<operation id="2626" st_id="172" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5878">
<or_exp><and_exp><literal name="tmp_9" val="1"/>
<literal name="tmp_7_48" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1116" bw="64" op_0_bw="14">
<![CDATA[
:10  %C_load_53 = load i64* %C_addr, align 8

]]></node>
<StgValue><ssdm name="C_load_53"/></StgValue>
</operation>
</state>

<state id="173" st_id="173">

<operation id="2627" st_id="173" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5878">
<or_exp><and_exp><literal name="tmp_9" val="1"/>
<literal name="tmp_7_48" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1115" bw="64" op_0_bw="32">
<![CDATA[
:9  %tmp_12_53 = sext i32 %tmp_11_53 to i64

]]></node>
<StgValue><ssdm name="tmp_12_53"/></StgValue>
</operation>

<operation id="2628" st_id="173" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5878">
<or_exp><and_exp><literal name="tmp_9" val="1"/>
<literal name="tmp_7_48" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1116" bw="64" op_0_bw="14">
<![CDATA[
:10  %C_load_53 = load i64* %C_addr, align 8

]]></node>
<StgValue><ssdm name="C_load_53"/></StgValue>
</operation>

<operation id="2629" st_id="173" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5878">
<or_exp><and_exp><literal name="tmp_9" val="1"/>
<literal name="tmp_7_48" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1117" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:11  %tmp_13_53 = add nsw i64 %tmp_12_53, %C_load_53

]]></node>
<StgValue><ssdm name="tmp_13_53"/></StgValue>
</operation>
</state>

<state id="174" st_id="174">

<operation id="2630" st_id="174" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5878">
<or_exp><and_exp><literal name="tmp_9" val="1"/>
<literal name="tmp_7_48" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1118" bw="0" op_0_bw="64" op_1_bw="14">
<![CDATA[
:12  store i64 %tmp_13_53, i64* %C_addr, align 8

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="2631" st_id="174" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5878">
<or_exp><and_exp><literal name="tmp_9" val="1"/>
<literal name="tmp_7_48" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1119" bw="0" op_0_bw="0">
<![CDATA[
:13  br label %._crit_edge.54

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="175" st_id="175">

<operation id="2632" st_id="175" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5881">
<or_exp><and_exp><literal name="tmp_9" val="1"/>
<literal name="tmp_7_49" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1133" bw="64" op_0_bw="14">
<![CDATA[
:10  %C_load_54 = load i64* %C_addr, align 8

]]></node>
<StgValue><ssdm name="C_load_54"/></StgValue>
</operation>
</state>

<state id="176" st_id="176">

<operation id="2633" st_id="176" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5881">
<or_exp><and_exp><literal name="tmp_9" val="1"/>
<literal name="tmp_7_49" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1132" bw="64" op_0_bw="32">
<![CDATA[
:9  %tmp_12_54 = sext i32 %tmp_11_54 to i64

]]></node>
<StgValue><ssdm name="tmp_12_54"/></StgValue>
</operation>

<operation id="2634" st_id="176" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5881">
<or_exp><and_exp><literal name="tmp_9" val="1"/>
<literal name="tmp_7_49" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1133" bw="64" op_0_bw="14">
<![CDATA[
:10  %C_load_54 = load i64* %C_addr, align 8

]]></node>
<StgValue><ssdm name="C_load_54"/></StgValue>
</operation>

<operation id="2635" st_id="176" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5881">
<or_exp><and_exp><literal name="tmp_9" val="1"/>
<literal name="tmp_7_49" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1134" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:11  %tmp_13_54 = add nsw i64 %tmp_12_54, %C_load_54

]]></node>
<StgValue><ssdm name="tmp_13_54"/></StgValue>
</operation>
</state>

<state id="177" st_id="177">

<operation id="2636" st_id="177" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5881">
<or_exp><and_exp><literal name="tmp_9" val="1"/>
<literal name="tmp_7_49" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1135" bw="0" op_0_bw="64" op_1_bw="14">
<![CDATA[
:12  store i64 %tmp_13_54, i64* %C_addr, align 8

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="2637" st_id="177" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5881">
<or_exp><and_exp><literal name="tmp_9" val="1"/>
<literal name="tmp_7_49" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1136" bw="0" op_0_bw="0">
<![CDATA[
:13  br label %._crit_edge.55

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="178" st_id="178">

<operation id="2638" st_id="178" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5884">
<or_exp><and_exp><literal name="tmp_9" val="1"/>
<literal name="tmp_7_50" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1150" bw="64" op_0_bw="14">
<![CDATA[
:10  %C_load_55 = load i64* %C_addr, align 8

]]></node>
<StgValue><ssdm name="C_load_55"/></StgValue>
</operation>
</state>

<state id="179" st_id="179">

<operation id="2639" st_id="179" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5884">
<or_exp><and_exp><literal name="tmp_9" val="1"/>
<literal name="tmp_7_50" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1149" bw="64" op_0_bw="32">
<![CDATA[
:9  %tmp_12_55 = sext i32 %tmp_11_55 to i64

]]></node>
<StgValue><ssdm name="tmp_12_55"/></StgValue>
</operation>

<operation id="2640" st_id="179" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5884">
<or_exp><and_exp><literal name="tmp_9" val="1"/>
<literal name="tmp_7_50" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1150" bw="64" op_0_bw="14">
<![CDATA[
:10  %C_load_55 = load i64* %C_addr, align 8

]]></node>
<StgValue><ssdm name="C_load_55"/></StgValue>
</operation>

<operation id="2641" st_id="179" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5884">
<or_exp><and_exp><literal name="tmp_9" val="1"/>
<literal name="tmp_7_50" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1151" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:11  %tmp_13_55 = add nsw i64 %tmp_12_55, %C_load_55

]]></node>
<StgValue><ssdm name="tmp_13_55"/></StgValue>
</operation>
</state>

<state id="180" st_id="180">

<operation id="2642" st_id="180" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5884">
<or_exp><and_exp><literal name="tmp_9" val="1"/>
<literal name="tmp_7_50" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1152" bw="0" op_0_bw="64" op_1_bw="14">
<![CDATA[
:12  store i64 %tmp_13_55, i64* %C_addr, align 8

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="2643" st_id="180" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5884">
<or_exp><and_exp><literal name="tmp_9" val="1"/>
<literal name="tmp_7_50" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1153" bw="0" op_0_bw="0">
<![CDATA[
:13  br label %._crit_edge.56

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="181" st_id="181">

<operation id="2644" st_id="181" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5887">
<or_exp><and_exp><literal name="tmp_9" val="1"/>
<literal name="tmp_7_51" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1167" bw="64" op_0_bw="14">
<![CDATA[
:10  %C_load_56 = load i64* %C_addr, align 8

]]></node>
<StgValue><ssdm name="C_load_56"/></StgValue>
</operation>
</state>

<state id="182" st_id="182">

<operation id="2645" st_id="182" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5887">
<or_exp><and_exp><literal name="tmp_9" val="1"/>
<literal name="tmp_7_51" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1166" bw="64" op_0_bw="32">
<![CDATA[
:9  %tmp_12_56 = sext i32 %tmp_11_56 to i64

]]></node>
<StgValue><ssdm name="tmp_12_56"/></StgValue>
</operation>

<operation id="2646" st_id="182" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5887">
<or_exp><and_exp><literal name="tmp_9" val="1"/>
<literal name="tmp_7_51" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1167" bw="64" op_0_bw="14">
<![CDATA[
:10  %C_load_56 = load i64* %C_addr, align 8

]]></node>
<StgValue><ssdm name="C_load_56"/></StgValue>
</operation>

<operation id="2647" st_id="182" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5887">
<or_exp><and_exp><literal name="tmp_9" val="1"/>
<literal name="tmp_7_51" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1168" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:11  %tmp_13_56 = add nsw i64 %tmp_12_56, %C_load_56

]]></node>
<StgValue><ssdm name="tmp_13_56"/></StgValue>
</operation>
</state>

<state id="183" st_id="183">

<operation id="2648" st_id="183" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5887">
<or_exp><and_exp><literal name="tmp_9" val="1"/>
<literal name="tmp_7_51" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1169" bw="0" op_0_bw="64" op_1_bw="14">
<![CDATA[
:12  store i64 %tmp_13_56, i64* %C_addr, align 8

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="2649" st_id="183" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5887">
<or_exp><and_exp><literal name="tmp_9" val="1"/>
<literal name="tmp_7_51" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1170" bw="0" op_0_bw="0">
<![CDATA[
:13  br label %._crit_edge.57

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="184" st_id="184">

<operation id="2650" st_id="184" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5890">
<or_exp><and_exp><literal name="tmp_9" val="1"/>
<literal name="tmp_7_52" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1184" bw="64" op_0_bw="14">
<![CDATA[
:10  %C_load_57 = load i64* %C_addr, align 8

]]></node>
<StgValue><ssdm name="C_load_57"/></StgValue>
</operation>
</state>

<state id="185" st_id="185">

<operation id="2651" st_id="185" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5890">
<or_exp><and_exp><literal name="tmp_9" val="1"/>
<literal name="tmp_7_52" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1183" bw="64" op_0_bw="32">
<![CDATA[
:9  %tmp_12_57 = sext i32 %tmp_11_57 to i64

]]></node>
<StgValue><ssdm name="tmp_12_57"/></StgValue>
</operation>

<operation id="2652" st_id="185" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5890">
<or_exp><and_exp><literal name="tmp_9" val="1"/>
<literal name="tmp_7_52" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1184" bw="64" op_0_bw="14">
<![CDATA[
:10  %C_load_57 = load i64* %C_addr, align 8

]]></node>
<StgValue><ssdm name="C_load_57"/></StgValue>
</operation>

<operation id="2653" st_id="185" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5890">
<or_exp><and_exp><literal name="tmp_9" val="1"/>
<literal name="tmp_7_52" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1185" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:11  %tmp_13_57 = add nsw i64 %tmp_12_57, %C_load_57

]]></node>
<StgValue><ssdm name="tmp_13_57"/></StgValue>
</operation>
</state>

<state id="186" st_id="186">

<operation id="2654" st_id="186" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5890">
<or_exp><and_exp><literal name="tmp_9" val="1"/>
<literal name="tmp_7_52" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1186" bw="0" op_0_bw="64" op_1_bw="14">
<![CDATA[
:12  store i64 %tmp_13_57, i64* %C_addr, align 8

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="2655" st_id="186" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5890">
<or_exp><and_exp><literal name="tmp_9" val="1"/>
<literal name="tmp_7_52" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1187" bw="0" op_0_bw="0">
<![CDATA[
:13  br label %._crit_edge.58

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="187" st_id="187">

<operation id="2656" st_id="187" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5893">
<or_exp><and_exp><literal name="tmp_9" val="1"/>
<literal name="tmp_7_53" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1201" bw="64" op_0_bw="14">
<![CDATA[
:10  %C_load_58 = load i64* %C_addr, align 8

]]></node>
<StgValue><ssdm name="C_load_58"/></StgValue>
</operation>
</state>

<state id="188" st_id="188">

<operation id="2657" st_id="188" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5893">
<or_exp><and_exp><literal name="tmp_9" val="1"/>
<literal name="tmp_7_53" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1200" bw="64" op_0_bw="32">
<![CDATA[
:9  %tmp_12_58 = sext i32 %tmp_11_58 to i64

]]></node>
<StgValue><ssdm name="tmp_12_58"/></StgValue>
</operation>

<operation id="2658" st_id="188" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5893">
<or_exp><and_exp><literal name="tmp_9" val="1"/>
<literal name="tmp_7_53" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1201" bw="64" op_0_bw="14">
<![CDATA[
:10  %C_load_58 = load i64* %C_addr, align 8

]]></node>
<StgValue><ssdm name="C_load_58"/></StgValue>
</operation>

<operation id="2659" st_id="188" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5893">
<or_exp><and_exp><literal name="tmp_9" val="1"/>
<literal name="tmp_7_53" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1202" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:11  %tmp_13_58 = add nsw i64 %tmp_12_58, %C_load_58

]]></node>
<StgValue><ssdm name="tmp_13_58"/></StgValue>
</operation>
</state>

<state id="189" st_id="189">

<operation id="2660" st_id="189" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5893">
<or_exp><and_exp><literal name="tmp_9" val="1"/>
<literal name="tmp_7_53" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1203" bw="0" op_0_bw="64" op_1_bw="14">
<![CDATA[
:12  store i64 %tmp_13_58, i64* %C_addr, align 8

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="2661" st_id="189" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5893">
<or_exp><and_exp><literal name="tmp_9" val="1"/>
<literal name="tmp_7_53" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1204" bw="0" op_0_bw="0">
<![CDATA[
:13  br label %._crit_edge.59

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="190" st_id="190">

<operation id="2662" st_id="190" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5896">
<or_exp><and_exp><literal name="tmp_9" val="1"/>
<literal name="tmp_7_54" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1218" bw="64" op_0_bw="14">
<![CDATA[
:10  %C_load_59 = load i64* %C_addr, align 8

]]></node>
<StgValue><ssdm name="C_load_59"/></StgValue>
</operation>
</state>

<state id="191" st_id="191">

<operation id="2663" st_id="191" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5896">
<or_exp><and_exp><literal name="tmp_9" val="1"/>
<literal name="tmp_7_54" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1217" bw="64" op_0_bw="32">
<![CDATA[
:9  %tmp_12_59 = sext i32 %tmp_11_59 to i64

]]></node>
<StgValue><ssdm name="tmp_12_59"/></StgValue>
</operation>

<operation id="2664" st_id="191" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5896">
<or_exp><and_exp><literal name="tmp_9" val="1"/>
<literal name="tmp_7_54" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1218" bw="64" op_0_bw="14">
<![CDATA[
:10  %C_load_59 = load i64* %C_addr, align 8

]]></node>
<StgValue><ssdm name="C_load_59"/></StgValue>
</operation>

<operation id="2665" st_id="191" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5896">
<or_exp><and_exp><literal name="tmp_9" val="1"/>
<literal name="tmp_7_54" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1219" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:11  %tmp_13_59 = add nsw i64 %tmp_12_59, %C_load_59

]]></node>
<StgValue><ssdm name="tmp_13_59"/></StgValue>
</operation>
</state>

<state id="192" st_id="192">

<operation id="2666" st_id="192" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5896">
<or_exp><and_exp><literal name="tmp_9" val="1"/>
<literal name="tmp_7_54" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1220" bw="0" op_0_bw="64" op_1_bw="14">
<![CDATA[
:12  store i64 %tmp_13_59, i64* %C_addr, align 8

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="2667" st_id="192" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5896">
<or_exp><and_exp><literal name="tmp_9" val="1"/>
<literal name="tmp_7_54" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1221" bw="0" op_0_bw="0">
<![CDATA[
:13  br label %._crit_edge.60

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="193" st_id="193">

<operation id="2668" st_id="193" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5899">
<or_exp><and_exp><literal name="tmp_9" val="1"/>
<literal name="tmp_7_55" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1235" bw="64" op_0_bw="14">
<![CDATA[
:10  %C_load_60 = load i64* %C_addr, align 8

]]></node>
<StgValue><ssdm name="C_load_60"/></StgValue>
</operation>
</state>

<state id="194" st_id="194">

<operation id="2669" st_id="194" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5899">
<or_exp><and_exp><literal name="tmp_9" val="1"/>
<literal name="tmp_7_55" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1234" bw="64" op_0_bw="32">
<![CDATA[
:9  %tmp_12_60 = sext i32 %tmp_11_60 to i64

]]></node>
<StgValue><ssdm name="tmp_12_60"/></StgValue>
</operation>

<operation id="2670" st_id="194" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5899">
<or_exp><and_exp><literal name="tmp_9" val="1"/>
<literal name="tmp_7_55" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1235" bw="64" op_0_bw="14">
<![CDATA[
:10  %C_load_60 = load i64* %C_addr, align 8

]]></node>
<StgValue><ssdm name="C_load_60"/></StgValue>
</operation>

<operation id="2671" st_id="194" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5899">
<or_exp><and_exp><literal name="tmp_9" val="1"/>
<literal name="tmp_7_55" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1236" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:11  %tmp_13_60 = add nsw i64 %tmp_12_60, %C_load_60

]]></node>
<StgValue><ssdm name="tmp_13_60"/></StgValue>
</operation>
</state>

<state id="195" st_id="195">

<operation id="2672" st_id="195" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5899">
<or_exp><and_exp><literal name="tmp_9" val="1"/>
<literal name="tmp_7_55" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1237" bw="0" op_0_bw="64" op_1_bw="14">
<![CDATA[
:12  store i64 %tmp_13_60, i64* %C_addr, align 8

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="2673" st_id="195" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5899">
<or_exp><and_exp><literal name="tmp_9" val="1"/>
<literal name="tmp_7_55" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1238" bw="0" op_0_bw="0">
<![CDATA[
:13  br label %._crit_edge.61

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="196" st_id="196">

<operation id="2674" st_id="196" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5902">
<or_exp><and_exp><literal name="tmp_9" val="1"/>
<literal name="tmp_7_56" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1253" bw="64" op_0_bw="14">
<![CDATA[
:11  %C_load_61 = load i64* %C_addr, align 8

]]></node>
<StgValue><ssdm name="C_load_61"/></StgValue>
</operation>
</state>

<state id="197" st_id="197">

<operation id="2675" st_id="197" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5902">
<or_exp><and_exp><literal name="tmp_9" val="1"/>
<literal name="tmp_7_56" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1252" bw="64" op_0_bw="32">
<![CDATA[
:10  %tmp_12_61 = sext i32 %tmp_11_61 to i64

]]></node>
<StgValue><ssdm name="tmp_12_61"/></StgValue>
</operation>

<operation id="2676" st_id="197" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5902">
<or_exp><and_exp><literal name="tmp_9" val="1"/>
<literal name="tmp_7_56" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1253" bw="64" op_0_bw="14">
<![CDATA[
:11  %C_load_61 = load i64* %C_addr, align 8

]]></node>
<StgValue><ssdm name="C_load_61"/></StgValue>
</operation>

<operation id="2677" st_id="197" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5902">
<or_exp><and_exp><literal name="tmp_9" val="1"/>
<literal name="tmp_7_56" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1254" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:12  %tmp_13_61 = add nsw i64 %tmp_12_61, %C_load_61

]]></node>
<StgValue><ssdm name="tmp_13_61"/></StgValue>
</operation>
</state>

<state id="198" st_id="198">

<operation id="2678" st_id="198" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5902">
<or_exp><and_exp><literal name="tmp_9" val="1"/>
<literal name="tmp_7_56" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1255" bw="0" op_0_bw="64" op_1_bw="14">
<![CDATA[
:13  store i64 %tmp_13_61, i64* %C_addr, align 8

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="2679" st_id="198" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5902">
<or_exp><and_exp><literal name="tmp_9" val="1"/>
<literal name="tmp_7_56" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1256" bw="0" op_0_bw="0">
<![CDATA[
:14  br label %._crit_edge.62

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="199" st_id="199">

<operation id="2680" st_id="199" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5905">
<or_exp><and_exp><literal name="tmp_9" val="1"/>
<literal name="icmp5" val="0"/>
</and_exp></or_exp>
</condition>

<node id="1271" bw="64" op_0_bw="14">
<![CDATA[
:11  %C_load_62 = load i64* %C_addr, align 8

]]></node>
<StgValue><ssdm name="C_load_62"/></StgValue>
</operation>
</state>

<state id="200" st_id="200">

<operation id="2681" st_id="200" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5905">
<or_exp><and_exp><literal name="tmp_9" val="1"/>
<literal name="icmp5" val="0"/>
</and_exp></or_exp>
</condition>

<node id="1270" bw="64" op_0_bw="32">
<![CDATA[
:10  %tmp_12_62 = sext i32 %tmp_11_62 to i64

]]></node>
<StgValue><ssdm name="tmp_12_62"/></StgValue>
</operation>

<operation id="2682" st_id="200" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5905">
<or_exp><and_exp><literal name="tmp_9" val="1"/>
<literal name="icmp5" val="0"/>
</and_exp></or_exp>
</condition>

<node id="1271" bw="64" op_0_bw="14">
<![CDATA[
:11  %C_load_62 = load i64* %C_addr, align 8

]]></node>
<StgValue><ssdm name="C_load_62"/></StgValue>
</operation>

<operation id="2683" st_id="200" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5905">
<or_exp><and_exp><literal name="tmp_9" val="1"/>
<literal name="icmp5" val="0"/>
</and_exp></or_exp>
</condition>

<node id="1272" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:12  %tmp_13_62 = add nsw i64 %tmp_12_62, %C_load_62

]]></node>
<StgValue><ssdm name="tmp_13_62"/></StgValue>
</operation>
</state>

<state id="201" st_id="201">

<operation id="2684" st_id="201" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5905">
<or_exp><and_exp><literal name="tmp_9" val="1"/>
<literal name="icmp5" val="0"/>
</and_exp></or_exp>
</condition>

<node id="1273" bw="0" op_0_bw="64" op_1_bw="14">
<![CDATA[
:13  store i64 %tmp_13_62, i64* %C_addr, align 8

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="2685" st_id="201" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5905">
<or_exp><and_exp><literal name="tmp_9" val="1"/>
<literal name="icmp5" val="0"/>
</and_exp></or_exp>
</condition>

<node id="1274" bw="0" op_0_bw="0">
<![CDATA[
:14  br label %._crit_edge.63

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="202" st_id="202">

<operation id="2686" st_id="202" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5908">
<or_exp><and_exp><literal name="tmp_9" val="1"/>
<literal name="tmp_7_57" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1288" bw="64" op_0_bw="14">
<![CDATA[
:10  %C_load_63 = load i64* %C_addr, align 8

]]></node>
<StgValue><ssdm name="C_load_63"/></StgValue>
</operation>
</state>

<state id="203" st_id="203">

<operation id="2687" st_id="203" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5908">
<or_exp><and_exp><literal name="tmp_9" val="1"/>
<literal name="tmp_7_57" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1287" bw="64" op_0_bw="32">
<![CDATA[
:9  %tmp_12_63 = sext i32 %tmp_11_63 to i64

]]></node>
<StgValue><ssdm name="tmp_12_63"/></StgValue>
</operation>

<operation id="2688" st_id="203" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5908">
<or_exp><and_exp><literal name="tmp_9" val="1"/>
<literal name="tmp_7_57" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1288" bw="64" op_0_bw="14">
<![CDATA[
:10  %C_load_63 = load i64* %C_addr, align 8

]]></node>
<StgValue><ssdm name="C_load_63"/></StgValue>
</operation>

<operation id="2689" st_id="203" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5908">
<or_exp><and_exp><literal name="tmp_9" val="1"/>
<literal name="tmp_7_57" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1289" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:11  %tmp_13_63 = add nsw i64 %tmp_12_63, %C_load_63

]]></node>
<StgValue><ssdm name="tmp_13_63"/></StgValue>
</operation>
</state>

<state id="204" st_id="204">

<operation id="2690" st_id="204" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5908">
<or_exp><and_exp><literal name="tmp_9" val="1"/>
<literal name="tmp_7_57" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1290" bw="0" op_0_bw="64" op_1_bw="14">
<![CDATA[
:12  store i64 %tmp_13_63, i64* %C_addr, align 8

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="2691" st_id="204" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5908">
<or_exp><and_exp><literal name="tmp_9" val="1"/>
<literal name="tmp_7_57" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1291" bw="0" op_0_bw="0">
<![CDATA[
:13  br label %._crit_edge.64

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="205" st_id="205">

<operation id="2692" st_id="205" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5911">
<or_exp><and_exp><literal name="tmp_9" val="1"/>
<literal name="tmp_7_58" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1306" bw="64" op_0_bw="14">
<![CDATA[
:11  %C_load_64 = load i64* %C_addr, align 8

]]></node>
<StgValue><ssdm name="C_load_64"/></StgValue>
</operation>
</state>

<state id="206" st_id="206">

<operation id="2693" st_id="206" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5911">
<or_exp><and_exp><literal name="tmp_9" val="1"/>
<literal name="tmp_7_58" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1305" bw="64" op_0_bw="32">
<![CDATA[
:10  %tmp_12_64 = sext i32 %tmp_11_64 to i64

]]></node>
<StgValue><ssdm name="tmp_12_64"/></StgValue>
</operation>

<operation id="2694" st_id="206" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5911">
<or_exp><and_exp><literal name="tmp_9" val="1"/>
<literal name="tmp_7_58" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1306" bw="64" op_0_bw="14">
<![CDATA[
:11  %C_load_64 = load i64* %C_addr, align 8

]]></node>
<StgValue><ssdm name="C_load_64"/></StgValue>
</operation>

<operation id="2695" st_id="206" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5911">
<or_exp><and_exp><literal name="tmp_9" val="1"/>
<literal name="tmp_7_58" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1307" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:12  %tmp_13_64 = add nsw i64 %tmp_12_64, %C_load_64

]]></node>
<StgValue><ssdm name="tmp_13_64"/></StgValue>
</operation>
</state>

<state id="207" st_id="207">

<operation id="2696" st_id="207" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5911">
<or_exp><and_exp><literal name="tmp_9" val="1"/>
<literal name="tmp_7_58" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1308" bw="0" op_0_bw="64" op_1_bw="14">
<![CDATA[
:13  store i64 %tmp_13_64, i64* %C_addr, align 8

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="2697" st_id="207" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5911">
<or_exp><and_exp><literal name="tmp_9" val="1"/>
<literal name="tmp_7_58" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1309" bw="0" op_0_bw="0">
<![CDATA[
:14  br label %._crit_edge.65

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="208" st_id="208">

<operation id="2698" st_id="208" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5914">
<or_exp><and_exp><literal name="tmp_9" val="1"/>
<literal name="tmp_7_59" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1324" bw="64" op_0_bw="14">
<![CDATA[
:11  %C_load_65 = load i64* %C_addr, align 8

]]></node>
<StgValue><ssdm name="C_load_65"/></StgValue>
</operation>
</state>

<state id="209" st_id="209">

<operation id="2699" st_id="209" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5914">
<or_exp><and_exp><literal name="tmp_9" val="1"/>
<literal name="tmp_7_59" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1323" bw="64" op_0_bw="32">
<![CDATA[
:10  %tmp_12_65 = sext i32 %tmp_11_65 to i64

]]></node>
<StgValue><ssdm name="tmp_12_65"/></StgValue>
</operation>

<operation id="2700" st_id="209" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5914">
<or_exp><and_exp><literal name="tmp_9" val="1"/>
<literal name="tmp_7_59" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1324" bw="64" op_0_bw="14">
<![CDATA[
:11  %C_load_65 = load i64* %C_addr, align 8

]]></node>
<StgValue><ssdm name="C_load_65"/></StgValue>
</operation>

<operation id="2701" st_id="209" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5914">
<or_exp><and_exp><literal name="tmp_9" val="1"/>
<literal name="tmp_7_59" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1325" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:12  %tmp_13_65 = add nsw i64 %tmp_12_65, %C_load_65

]]></node>
<StgValue><ssdm name="tmp_13_65"/></StgValue>
</operation>
</state>

<state id="210" st_id="210">

<operation id="2702" st_id="210" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5914">
<or_exp><and_exp><literal name="tmp_9" val="1"/>
<literal name="tmp_7_59" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1326" bw="0" op_0_bw="64" op_1_bw="14">
<![CDATA[
:13  store i64 %tmp_13_65, i64* %C_addr, align 8

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="2703" st_id="210" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5914">
<or_exp><and_exp><literal name="tmp_9" val="1"/>
<literal name="tmp_7_59" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1327" bw="0" op_0_bw="0">
<![CDATA[
:14  br label %._crit_edge.66

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="211" st_id="211">

<operation id="2704" st_id="211" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5917">
<or_exp><and_exp><literal name="tmp_9" val="1"/>
<literal name="tmp_7_60" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1342" bw="64" op_0_bw="14">
<![CDATA[
:11  %C_load_66 = load i64* %C_addr, align 8

]]></node>
<StgValue><ssdm name="C_load_66"/></StgValue>
</operation>
</state>

<state id="212" st_id="212">

<operation id="2705" st_id="212" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5917">
<or_exp><and_exp><literal name="tmp_9" val="1"/>
<literal name="tmp_7_60" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1341" bw="64" op_0_bw="32">
<![CDATA[
:10  %tmp_12_66 = sext i32 %tmp_11_66 to i64

]]></node>
<StgValue><ssdm name="tmp_12_66"/></StgValue>
</operation>

<operation id="2706" st_id="212" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5917">
<or_exp><and_exp><literal name="tmp_9" val="1"/>
<literal name="tmp_7_60" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1342" bw="64" op_0_bw="14">
<![CDATA[
:11  %C_load_66 = load i64* %C_addr, align 8

]]></node>
<StgValue><ssdm name="C_load_66"/></StgValue>
</operation>

<operation id="2707" st_id="212" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5917">
<or_exp><and_exp><literal name="tmp_9" val="1"/>
<literal name="tmp_7_60" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1343" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:12  %tmp_13_66 = add nsw i64 %tmp_12_66, %C_load_66

]]></node>
<StgValue><ssdm name="tmp_13_66"/></StgValue>
</operation>
</state>

<state id="213" st_id="213">

<operation id="2708" st_id="213" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5917">
<or_exp><and_exp><literal name="tmp_9" val="1"/>
<literal name="tmp_7_60" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1344" bw="0" op_0_bw="64" op_1_bw="14">
<![CDATA[
:13  store i64 %tmp_13_66, i64* %C_addr, align 8

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="2709" st_id="213" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5917">
<or_exp><and_exp><literal name="tmp_9" val="1"/>
<literal name="tmp_7_60" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1345" bw="0" op_0_bw="0">
<![CDATA[
:14  br label %._crit_edge.67

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="214" st_id="214">

<operation id="2710" st_id="214" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5920">
<or_exp><and_exp><literal name="tmp_9" val="1"/>
<literal name="tmp_7_61" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1360" bw="64" op_0_bw="14">
<![CDATA[
:11  %C_load_67 = load i64* %C_addr, align 8

]]></node>
<StgValue><ssdm name="C_load_67"/></StgValue>
</operation>
</state>

<state id="215" st_id="215">

<operation id="2711" st_id="215" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5920">
<or_exp><and_exp><literal name="tmp_9" val="1"/>
<literal name="tmp_7_61" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1359" bw="64" op_0_bw="32">
<![CDATA[
:10  %tmp_12_67 = sext i32 %tmp_11_67 to i64

]]></node>
<StgValue><ssdm name="tmp_12_67"/></StgValue>
</operation>

<operation id="2712" st_id="215" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5920">
<or_exp><and_exp><literal name="tmp_9" val="1"/>
<literal name="tmp_7_61" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1360" bw="64" op_0_bw="14">
<![CDATA[
:11  %C_load_67 = load i64* %C_addr, align 8

]]></node>
<StgValue><ssdm name="C_load_67"/></StgValue>
</operation>

<operation id="2713" st_id="215" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5920">
<or_exp><and_exp><literal name="tmp_9" val="1"/>
<literal name="tmp_7_61" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1361" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:12  %tmp_13_67 = add nsw i64 %tmp_12_67, %C_load_67

]]></node>
<StgValue><ssdm name="tmp_13_67"/></StgValue>
</operation>
</state>

<state id="216" st_id="216">

<operation id="2714" st_id="216" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5920">
<or_exp><and_exp><literal name="tmp_9" val="1"/>
<literal name="tmp_7_61" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1362" bw="0" op_0_bw="64" op_1_bw="14">
<![CDATA[
:13  store i64 %tmp_13_67, i64* %C_addr, align 8

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="2715" st_id="216" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5920">
<or_exp><and_exp><literal name="tmp_9" val="1"/>
<literal name="tmp_7_61" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1363" bw="0" op_0_bw="0">
<![CDATA[
:14  br label %._crit_edge.68

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="217" st_id="217">

<operation id="2716" st_id="217" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5923">
<or_exp><and_exp><literal name="tmp_9" val="1"/>
<literal name="tmp_7_62" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1378" bw="64" op_0_bw="14">
<![CDATA[
:11  %C_load_68 = load i64* %C_addr, align 8

]]></node>
<StgValue><ssdm name="C_load_68"/></StgValue>
</operation>
</state>

<state id="218" st_id="218">

<operation id="2717" st_id="218" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5923">
<or_exp><and_exp><literal name="tmp_9" val="1"/>
<literal name="tmp_7_62" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1377" bw="64" op_0_bw="32">
<![CDATA[
:10  %tmp_12_68 = sext i32 %tmp_11_68 to i64

]]></node>
<StgValue><ssdm name="tmp_12_68"/></StgValue>
</operation>

<operation id="2718" st_id="218" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5923">
<or_exp><and_exp><literal name="tmp_9" val="1"/>
<literal name="tmp_7_62" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1378" bw="64" op_0_bw="14">
<![CDATA[
:11  %C_load_68 = load i64* %C_addr, align 8

]]></node>
<StgValue><ssdm name="C_load_68"/></StgValue>
</operation>

<operation id="2719" st_id="218" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5923">
<or_exp><and_exp><literal name="tmp_9" val="1"/>
<literal name="tmp_7_62" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1379" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:12  %tmp_13_68 = add nsw i64 %tmp_12_68, %C_load_68

]]></node>
<StgValue><ssdm name="tmp_13_68"/></StgValue>
</operation>
</state>

<state id="219" st_id="219">

<operation id="2720" st_id="219" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5923">
<or_exp><and_exp><literal name="tmp_9" val="1"/>
<literal name="tmp_7_62" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1380" bw="0" op_0_bw="64" op_1_bw="14">
<![CDATA[
:13  store i64 %tmp_13_68, i64* %C_addr, align 8

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="2721" st_id="219" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5923">
<or_exp><and_exp><literal name="tmp_9" val="1"/>
<literal name="tmp_7_62" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1381" bw="0" op_0_bw="0">
<![CDATA[
:14  br label %._crit_edge.69

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="220" st_id="220">

<operation id="2722" st_id="220" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5926">
<or_exp><and_exp><literal name="tmp_9" val="1"/>
<literal name="tmp_7_63" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1396" bw="64" op_0_bw="14">
<![CDATA[
:11  %C_load_69 = load i64* %C_addr, align 8

]]></node>
<StgValue><ssdm name="C_load_69"/></StgValue>
</operation>
</state>

<state id="221" st_id="221">

<operation id="2723" st_id="221" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5926">
<or_exp><and_exp><literal name="tmp_9" val="1"/>
<literal name="tmp_7_63" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1395" bw="64" op_0_bw="32">
<![CDATA[
:10  %tmp_12_69 = sext i32 %tmp_11_69 to i64

]]></node>
<StgValue><ssdm name="tmp_12_69"/></StgValue>
</operation>

<operation id="2724" st_id="221" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5926">
<or_exp><and_exp><literal name="tmp_9" val="1"/>
<literal name="tmp_7_63" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1396" bw="64" op_0_bw="14">
<![CDATA[
:11  %C_load_69 = load i64* %C_addr, align 8

]]></node>
<StgValue><ssdm name="C_load_69"/></StgValue>
</operation>

<operation id="2725" st_id="221" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5926">
<or_exp><and_exp><literal name="tmp_9" val="1"/>
<literal name="tmp_7_63" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1397" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:12  %tmp_13_69 = add nsw i64 %tmp_12_69, %C_load_69

]]></node>
<StgValue><ssdm name="tmp_13_69"/></StgValue>
</operation>
</state>

<state id="222" st_id="222">

<operation id="2726" st_id="222" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5926">
<or_exp><and_exp><literal name="tmp_9" val="1"/>
<literal name="tmp_7_63" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1398" bw="0" op_0_bw="64" op_1_bw="14">
<![CDATA[
:13  store i64 %tmp_13_69, i64* %C_addr, align 8

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="2727" st_id="222" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5926">
<or_exp><and_exp><literal name="tmp_9" val="1"/>
<literal name="tmp_7_63" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1399" bw="0" op_0_bw="0">
<![CDATA[
:14  br label %._crit_edge.70

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="223" st_id="223">

<operation id="2728" st_id="223" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5929">
<or_exp><and_exp><literal name="tmp_9" val="1"/>
<literal name="tmp_7_64" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1414" bw="64" op_0_bw="14">
<![CDATA[
:11  %C_load_70 = load i64* %C_addr, align 8

]]></node>
<StgValue><ssdm name="C_load_70"/></StgValue>
</operation>
</state>

<state id="224" st_id="224">

<operation id="2729" st_id="224" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5929">
<or_exp><and_exp><literal name="tmp_9" val="1"/>
<literal name="tmp_7_64" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1413" bw="64" op_0_bw="32">
<![CDATA[
:10  %tmp_12_70 = sext i32 %tmp_11_70 to i64

]]></node>
<StgValue><ssdm name="tmp_12_70"/></StgValue>
</operation>

<operation id="2730" st_id="224" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5929">
<or_exp><and_exp><literal name="tmp_9" val="1"/>
<literal name="tmp_7_64" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1414" bw="64" op_0_bw="14">
<![CDATA[
:11  %C_load_70 = load i64* %C_addr, align 8

]]></node>
<StgValue><ssdm name="C_load_70"/></StgValue>
</operation>

<operation id="2731" st_id="224" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5929">
<or_exp><and_exp><literal name="tmp_9" val="1"/>
<literal name="tmp_7_64" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1415" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:12  %tmp_13_70 = add nsw i64 %tmp_12_70, %C_load_70

]]></node>
<StgValue><ssdm name="tmp_13_70"/></StgValue>
</operation>
</state>

<state id="225" st_id="225">

<operation id="2732" st_id="225" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5929">
<or_exp><and_exp><literal name="tmp_9" val="1"/>
<literal name="tmp_7_64" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1416" bw="0" op_0_bw="64" op_1_bw="14">
<![CDATA[
:13  store i64 %tmp_13_70, i64* %C_addr, align 8

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="2733" st_id="225" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5929">
<or_exp><and_exp><literal name="tmp_9" val="1"/>
<literal name="tmp_7_64" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1417" bw="0" op_0_bw="0">
<![CDATA[
:14  br label %._crit_edge.71

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="226" st_id="226">

<operation id="2734" st_id="226" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5932">
<or_exp><and_exp><literal name="tmp_9" val="1"/>
<literal name="tmp_7_65" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1432" bw="64" op_0_bw="14">
<![CDATA[
:11  %C_load_71 = load i64* %C_addr, align 8

]]></node>
<StgValue><ssdm name="C_load_71"/></StgValue>
</operation>
</state>

<state id="227" st_id="227">

<operation id="2735" st_id="227" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5932">
<or_exp><and_exp><literal name="tmp_9" val="1"/>
<literal name="tmp_7_65" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1431" bw="64" op_0_bw="32">
<![CDATA[
:10  %tmp_12_71 = sext i32 %tmp_11_71 to i64

]]></node>
<StgValue><ssdm name="tmp_12_71"/></StgValue>
</operation>

<operation id="2736" st_id="227" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5932">
<or_exp><and_exp><literal name="tmp_9" val="1"/>
<literal name="tmp_7_65" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1432" bw="64" op_0_bw="14">
<![CDATA[
:11  %C_load_71 = load i64* %C_addr, align 8

]]></node>
<StgValue><ssdm name="C_load_71"/></StgValue>
</operation>

<operation id="2737" st_id="227" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5932">
<or_exp><and_exp><literal name="tmp_9" val="1"/>
<literal name="tmp_7_65" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1433" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:12  %tmp_13_71 = add nsw i64 %tmp_12_71, %C_load_71

]]></node>
<StgValue><ssdm name="tmp_13_71"/></StgValue>
</operation>
</state>

<state id="228" st_id="228">

<operation id="2738" st_id="228" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5932">
<or_exp><and_exp><literal name="tmp_9" val="1"/>
<literal name="tmp_7_65" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1434" bw="0" op_0_bw="64" op_1_bw="14">
<![CDATA[
:13  store i64 %tmp_13_71, i64* %C_addr, align 8

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="2739" st_id="228" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5932">
<or_exp><and_exp><literal name="tmp_9" val="1"/>
<literal name="tmp_7_65" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1435" bw="0" op_0_bw="0">
<![CDATA[
:14  br label %._crit_edge.72

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="229" st_id="229">

<operation id="2740" st_id="229" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5935">
<or_exp><and_exp><literal name="tmp_9" val="1"/>
<literal name="tmp_7_66" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1450" bw="64" op_0_bw="14">
<![CDATA[
:11  %C_load_72 = load i64* %C_addr, align 8

]]></node>
<StgValue><ssdm name="C_load_72"/></StgValue>
</operation>
</state>

<state id="230" st_id="230">

<operation id="2741" st_id="230" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5935">
<or_exp><and_exp><literal name="tmp_9" val="1"/>
<literal name="tmp_7_66" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1449" bw="64" op_0_bw="32">
<![CDATA[
:10  %tmp_12_72 = sext i32 %tmp_11_72 to i64

]]></node>
<StgValue><ssdm name="tmp_12_72"/></StgValue>
</operation>

<operation id="2742" st_id="230" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5935">
<or_exp><and_exp><literal name="tmp_9" val="1"/>
<literal name="tmp_7_66" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1450" bw="64" op_0_bw="14">
<![CDATA[
:11  %C_load_72 = load i64* %C_addr, align 8

]]></node>
<StgValue><ssdm name="C_load_72"/></StgValue>
</operation>

<operation id="2743" st_id="230" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5935">
<or_exp><and_exp><literal name="tmp_9" val="1"/>
<literal name="tmp_7_66" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1451" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:12  %tmp_13_72 = add nsw i64 %tmp_12_72, %C_load_72

]]></node>
<StgValue><ssdm name="tmp_13_72"/></StgValue>
</operation>
</state>

<state id="231" st_id="231">

<operation id="2744" st_id="231" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5935">
<or_exp><and_exp><literal name="tmp_9" val="1"/>
<literal name="tmp_7_66" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1452" bw="0" op_0_bw="64" op_1_bw="14">
<![CDATA[
:13  store i64 %tmp_13_72, i64* %C_addr, align 8

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="2745" st_id="231" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5935">
<or_exp><and_exp><literal name="tmp_9" val="1"/>
<literal name="tmp_7_66" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1453" bw="0" op_0_bw="0">
<![CDATA[
:14  br label %._crit_edge.73

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="232" st_id="232">

<operation id="2746" st_id="232" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5938">
<or_exp><and_exp><literal name="tmp_9" val="1"/>
<literal name="tmp_7_67" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1468" bw="64" op_0_bw="14">
<![CDATA[
:11  %C_load_73 = load i64* %C_addr, align 8

]]></node>
<StgValue><ssdm name="C_load_73"/></StgValue>
</operation>
</state>

<state id="233" st_id="233">

<operation id="2747" st_id="233" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5938">
<or_exp><and_exp><literal name="tmp_9" val="1"/>
<literal name="tmp_7_67" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1467" bw="64" op_0_bw="32">
<![CDATA[
:10  %tmp_12_73 = sext i32 %tmp_11_73 to i64

]]></node>
<StgValue><ssdm name="tmp_12_73"/></StgValue>
</operation>

<operation id="2748" st_id="233" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5938">
<or_exp><and_exp><literal name="tmp_9" val="1"/>
<literal name="tmp_7_67" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1468" bw="64" op_0_bw="14">
<![CDATA[
:11  %C_load_73 = load i64* %C_addr, align 8

]]></node>
<StgValue><ssdm name="C_load_73"/></StgValue>
</operation>

<operation id="2749" st_id="233" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5938">
<or_exp><and_exp><literal name="tmp_9" val="1"/>
<literal name="tmp_7_67" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1469" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:12  %tmp_13_73 = add nsw i64 %tmp_12_73, %C_load_73

]]></node>
<StgValue><ssdm name="tmp_13_73"/></StgValue>
</operation>
</state>

<state id="234" st_id="234">

<operation id="2750" st_id="234" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5938">
<or_exp><and_exp><literal name="tmp_9" val="1"/>
<literal name="tmp_7_67" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1470" bw="0" op_0_bw="64" op_1_bw="14">
<![CDATA[
:13  store i64 %tmp_13_73, i64* %C_addr, align 8

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="2751" st_id="234" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5938">
<or_exp><and_exp><literal name="tmp_9" val="1"/>
<literal name="tmp_7_67" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1471" bw="0" op_0_bw="0">
<![CDATA[
:14  br label %._crit_edge.74

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="235" st_id="235">

<operation id="2752" st_id="235" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5941">
<or_exp><and_exp><literal name="tmp_9" val="1"/>
<literal name="tmp_7_68" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1486" bw="64" op_0_bw="14">
<![CDATA[
:11  %C_load_74 = load i64* %C_addr, align 8

]]></node>
<StgValue><ssdm name="C_load_74"/></StgValue>
</operation>
</state>

<state id="236" st_id="236">

<operation id="2753" st_id="236" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5941">
<or_exp><and_exp><literal name="tmp_9" val="1"/>
<literal name="tmp_7_68" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1485" bw="64" op_0_bw="32">
<![CDATA[
:10  %tmp_12_74 = sext i32 %tmp_11_74 to i64

]]></node>
<StgValue><ssdm name="tmp_12_74"/></StgValue>
</operation>

<operation id="2754" st_id="236" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5941">
<or_exp><and_exp><literal name="tmp_9" val="1"/>
<literal name="tmp_7_68" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1486" bw="64" op_0_bw="14">
<![CDATA[
:11  %C_load_74 = load i64* %C_addr, align 8

]]></node>
<StgValue><ssdm name="C_load_74"/></StgValue>
</operation>

<operation id="2755" st_id="236" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5941">
<or_exp><and_exp><literal name="tmp_9" val="1"/>
<literal name="tmp_7_68" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1487" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:12  %tmp_13_74 = add nsw i64 %tmp_12_74, %C_load_74

]]></node>
<StgValue><ssdm name="tmp_13_74"/></StgValue>
</operation>
</state>

<state id="237" st_id="237">

<operation id="2756" st_id="237" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5941">
<or_exp><and_exp><literal name="tmp_9" val="1"/>
<literal name="tmp_7_68" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1488" bw="0" op_0_bw="64" op_1_bw="14">
<![CDATA[
:13  store i64 %tmp_13_74, i64* %C_addr, align 8

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="2757" st_id="237" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5941">
<or_exp><and_exp><literal name="tmp_9" val="1"/>
<literal name="tmp_7_68" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1489" bw="0" op_0_bw="0">
<![CDATA[
:14  br label %._crit_edge.75

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="238" st_id="238">

<operation id="2758" st_id="238" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5944">
<or_exp><and_exp><literal name="tmp_9" val="1"/>
<literal name="tmp_7_69" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1504" bw="64" op_0_bw="14">
<![CDATA[
:11  %C_load_75 = load i64* %C_addr, align 8

]]></node>
<StgValue><ssdm name="C_load_75"/></StgValue>
</operation>
</state>

<state id="239" st_id="239">

<operation id="2759" st_id="239" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5944">
<or_exp><and_exp><literal name="tmp_9" val="1"/>
<literal name="tmp_7_69" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1503" bw="64" op_0_bw="32">
<![CDATA[
:10  %tmp_12_75 = sext i32 %tmp_11_75 to i64

]]></node>
<StgValue><ssdm name="tmp_12_75"/></StgValue>
</operation>

<operation id="2760" st_id="239" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5944">
<or_exp><and_exp><literal name="tmp_9" val="1"/>
<literal name="tmp_7_69" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1504" bw="64" op_0_bw="14">
<![CDATA[
:11  %C_load_75 = load i64* %C_addr, align 8

]]></node>
<StgValue><ssdm name="C_load_75"/></StgValue>
</operation>

<operation id="2761" st_id="239" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5944">
<or_exp><and_exp><literal name="tmp_9" val="1"/>
<literal name="tmp_7_69" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1505" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:12  %tmp_13_75 = add nsw i64 %tmp_12_75, %C_load_75

]]></node>
<StgValue><ssdm name="tmp_13_75"/></StgValue>
</operation>
</state>

<state id="240" st_id="240">

<operation id="2762" st_id="240" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5944">
<or_exp><and_exp><literal name="tmp_9" val="1"/>
<literal name="tmp_7_69" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1506" bw="0" op_0_bw="64" op_1_bw="14">
<![CDATA[
:13  store i64 %tmp_13_75, i64* %C_addr, align 8

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="2763" st_id="240" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5944">
<or_exp><and_exp><literal name="tmp_9" val="1"/>
<literal name="tmp_7_69" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1507" bw="0" op_0_bw="0">
<![CDATA[
:14  br label %._crit_edge.76

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="241" st_id="241">

<operation id="2764" st_id="241" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5947">
<or_exp><and_exp><literal name="tmp_9" val="1"/>
<literal name="tmp_7_70" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1522" bw="64" op_0_bw="14">
<![CDATA[
:11  %C_load_76 = load i64* %C_addr, align 8

]]></node>
<StgValue><ssdm name="C_load_76"/></StgValue>
</operation>
</state>

<state id="242" st_id="242">

<operation id="2765" st_id="242" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5947">
<or_exp><and_exp><literal name="tmp_9" val="1"/>
<literal name="tmp_7_70" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1521" bw="64" op_0_bw="32">
<![CDATA[
:10  %tmp_12_76 = sext i32 %tmp_11_76 to i64

]]></node>
<StgValue><ssdm name="tmp_12_76"/></StgValue>
</operation>

<operation id="2766" st_id="242" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5947">
<or_exp><and_exp><literal name="tmp_9" val="1"/>
<literal name="tmp_7_70" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1522" bw="64" op_0_bw="14">
<![CDATA[
:11  %C_load_76 = load i64* %C_addr, align 8

]]></node>
<StgValue><ssdm name="C_load_76"/></StgValue>
</operation>

<operation id="2767" st_id="242" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5947">
<or_exp><and_exp><literal name="tmp_9" val="1"/>
<literal name="tmp_7_70" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1523" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:12  %tmp_13_76 = add nsw i64 %tmp_12_76, %C_load_76

]]></node>
<StgValue><ssdm name="tmp_13_76"/></StgValue>
</operation>
</state>

<state id="243" st_id="243">

<operation id="2768" st_id="243" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5947">
<or_exp><and_exp><literal name="tmp_9" val="1"/>
<literal name="tmp_7_70" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1524" bw="0" op_0_bw="64" op_1_bw="14">
<![CDATA[
:13  store i64 %tmp_13_76, i64* %C_addr, align 8

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="2769" st_id="243" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5947">
<or_exp><and_exp><literal name="tmp_9" val="1"/>
<literal name="tmp_7_70" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1525" bw="0" op_0_bw="0">
<![CDATA[
:14  br label %._crit_edge.77

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="244" st_id="244">

<operation id="2770" st_id="244" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5950">
<or_exp><and_exp><literal name="tmp_9" val="1"/>
<literal name="tmp_7_71" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1540" bw="64" op_0_bw="14">
<![CDATA[
:11  %C_load_77 = load i64* %C_addr, align 8

]]></node>
<StgValue><ssdm name="C_load_77"/></StgValue>
</operation>
</state>

<state id="245" st_id="245">

<operation id="2771" st_id="245" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5950">
<or_exp><and_exp><literal name="tmp_9" val="1"/>
<literal name="tmp_7_71" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1539" bw="64" op_0_bw="32">
<![CDATA[
:10  %tmp_12_77 = sext i32 %tmp_11_77 to i64

]]></node>
<StgValue><ssdm name="tmp_12_77"/></StgValue>
</operation>

<operation id="2772" st_id="245" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5950">
<or_exp><and_exp><literal name="tmp_9" val="1"/>
<literal name="tmp_7_71" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1540" bw="64" op_0_bw="14">
<![CDATA[
:11  %C_load_77 = load i64* %C_addr, align 8

]]></node>
<StgValue><ssdm name="C_load_77"/></StgValue>
</operation>

<operation id="2773" st_id="245" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5950">
<or_exp><and_exp><literal name="tmp_9" val="1"/>
<literal name="tmp_7_71" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1541" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:12  %tmp_13_77 = add nsw i64 %tmp_12_77, %C_load_77

]]></node>
<StgValue><ssdm name="tmp_13_77"/></StgValue>
</operation>
</state>

<state id="246" st_id="246">

<operation id="2774" st_id="246" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5950">
<or_exp><and_exp><literal name="tmp_9" val="1"/>
<literal name="tmp_7_71" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1542" bw="0" op_0_bw="64" op_1_bw="14">
<![CDATA[
:13  store i64 %tmp_13_77, i64* %C_addr, align 8

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="2775" st_id="246" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5950">
<or_exp><and_exp><literal name="tmp_9" val="1"/>
<literal name="tmp_7_71" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1543" bw="0" op_0_bw="0">
<![CDATA[
:14  br label %._crit_edge.78

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="247" st_id="247">

<operation id="2776" st_id="247" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5953">
<or_exp><and_exp><literal name="tmp_9" val="1"/>
<literal name="tmp_7_72" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1558" bw="64" op_0_bw="14">
<![CDATA[
:11  %C_load_78 = load i64* %C_addr, align 8

]]></node>
<StgValue><ssdm name="C_load_78"/></StgValue>
</operation>
</state>

<state id="248" st_id="248">

<operation id="2777" st_id="248" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5953">
<or_exp><and_exp><literal name="tmp_9" val="1"/>
<literal name="tmp_7_72" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1557" bw="64" op_0_bw="32">
<![CDATA[
:10  %tmp_12_78 = sext i32 %tmp_11_78 to i64

]]></node>
<StgValue><ssdm name="tmp_12_78"/></StgValue>
</operation>

<operation id="2778" st_id="248" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5953">
<or_exp><and_exp><literal name="tmp_9" val="1"/>
<literal name="tmp_7_72" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1558" bw="64" op_0_bw="14">
<![CDATA[
:11  %C_load_78 = load i64* %C_addr, align 8

]]></node>
<StgValue><ssdm name="C_load_78"/></StgValue>
</operation>

<operation id="2779" st_id="248" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5953">
<or_exp><and_exp><literal name="tmp_9" val="1"/>
<literal name="tmp_7_72" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1559" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:12  %tmp_13_78 = add nsw i64 %tmp_12_78, %C_load_78

]]></node>
<StgValue><ssdm name="tmp_13_78"/></StgValue>
</operation>
</state>

<state id="249" st_id="249">

<operation id="2780" st_id="249" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5953">
<or_exp><and_exp><literal name="tmp_9" val="1"/>
<literal name="tmp_7_72" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1560" bw="0" op_0_bw="64" op_1_bw="14">
<![CDATA[
:13  store i64 %tmp_13_78, i64* %C_addr, align 8

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="2781" st_id="249" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5953">
<or_exp><and_exp><literal name="tmp_9" val="1"/>
<literal name="tmp_7_72" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1561" bw="0" op_0_bw="0">
<![CDATA[
:14  br label %._crit_edge.79

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="250" st_id="250">

<operation id="2782" st_id="250" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5956">
<or_exp><and_exp><literal name="tmp_9" val="1"/>
<literal name="tmp_7_73" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1576" bw="64" op_0_bw="14">
<![CDATA[
:11  %C_load_79 = load i64* %C_addr, align 8

]]></node>
<StgValue><ssdm name="C_load_79"/></StgValue>
</operation>
</state>

<state id="251" st_id="251">

<operation id="2783" st_id="251" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5956">
<or_exp><and_exp><literal name="tmp_9" val="1"/>
<literal name="tmp_7_73" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1575" bw="64" op_0_bw="32">
<![CDATA[
:10  %tmp_12_79 = sext i32 %tmp_11_79 to i64

]]></node>
<StgValue><ssdm name="tmp_12_79"/></StgValue>
</operation>

<operation id="2784" st_id="251" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5956">
<or_exp><and_exp><literal name="tmp_9" val="1"/>
<literal name="tmp_7_73" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1576" bw="64" op_0_bw="14">
<![CDATA[
:11  %C_load_79 = load i64* %C_addr, align 8

]]></node>
<StgValue><ssdm name="C_load_79"/></StgValue>
</operation>

<operation id="2785" st_id="251" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5956">
<or_exp><and_exp><literal name="tmp_9" val="1"/>
<literal name="tmp_7_73" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1577" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:12  %tmp_13_79 = add nsw i64 %tmp_12_79, %C_load_79

]]></node>
<StgValue><ssdm name="tmp_13_79"/></StgValue>
</operation>
</state>

<state id="252" st_id="252">

<operation id="2786" st_id="252" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5956">
<or_exp><and_exp><literal name="tmp_9" val="1"/>
<literal name="tmp_7_73" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1578" bw="0" op_0_bw="64" op_1_bw="14">
<![CDATA[
:13  store i64 %tmp_13_79, i64* %C_addr, align 8

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="2787" st_id="252" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5956">
<or_exp><and_exp><literal name="tmp_9" val="1"/>
<literal name="tmp_7_73" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1579" bw="0" op_0_bw="0">
<![CDATA[
:14  br label %._crit_edge.80

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="253" st_id="253">

<operation id="2788" st_id="253" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5959">
<or_exp><and_exp><literal name="tmp_9" val="1"/>
<literal name="tmp_7_74" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1593" bw="64" op_0_bw="14">
<![CDATA[
:10  %C_load_80 = load i64* %C_addr, align 8

]]></node>
<StgValue><ssdm name="C_load_80"/></StgValue>
</operation>
</state>

<state id="254" st_id="254">

<operation id="2789" st_id="254" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5959">
<or_exp><and_exp><literal name="tmp_9" val="1"/>
<literal name="tmp_7_74" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1592" bw="64" op_0_bw="32">
<![CDATA[
:9  %tmp_12_80 = sext i32 %tmp_11_80 to i64

]]></node>
<StgValue><ssdm name="tmp_12_80"/></StgValue>
</operation>

<operation id="2790" st_id="254" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5959">
<or_exp><and_exp><literal name="tmp_9" val="1"/>
<literal name="tmp_7_74" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1593" bw="64" op_0_bw="14">
<![CDATA[
:10  %C_load_80 = load i64* %C_addr, align 8

]]></node>
<StgValue><ssdm name="C_load_80"/></StgValue>
</operation>

<operation id="2791" st_id="254" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5959">
<or_exp><and_exp><literal name="tmp_9" val="1"/>
<literal name="tmp_7_74" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1594" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:11  %tmp_13_80 = add nsw i64 %tmp_12_80, %C_load_80

]]></node>
<StgValue><ssdm name="tmp_13_80"/></StgValue>
</operation>
</state>

<state id="255" st_id="255">

<operation id="2792" st_id="255" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5959">
<or_exp><and_exp><literal name="tmp_9" val="1"/>
<literal name="tmp_7_74" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1595" bw="0" op_0_bw="64" op_1_bw="14">
<![CDATA[
:12  store i64 %tmp_13_80, i64* %C_addr, align 8

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="2793" st_id="255" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5959">
<or_exp><and_exp><literal name="tmp_9" val="1"/>
<literal name="tmp_7_74" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1596" bw="0" op_0_bw="0">
<![CDATA[
:13  br label %._crit_edge.81

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="256" st_id="256">

<operation id="2794" st_id="256" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5962">
<or_exp><and_exp><literal name="tmp_9" val="1"/>
<literal name="tmp_7_75" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1610" bw="64" op_0_bw="14">
<![CDATA[
:10  %C_load_81 = load i64* %C_addr, align 8

]]></node>
<StgValue><ssdm name="C_load_81"/></StgValue>
</operation>
</state>

<state id="257" st_id="257">

<operation id="2795" st_id="257" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5962">
<or_exp><and_exp><literal name="tmp_9" val="1"/>
<literal name="tmp_7_75" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1609" bw="64" op_0_bw="32">
<![CDATA[
:9  %tmp_12_81 = sext i32 %tmp_11_81 to i64

]]></node>
<StgValue><ssdm name="tmp_12_81"/></StgValue>
</operation>

<operation id="2796" st_id="257" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5962">
<or_exp><and_exp><literal name="tmp_9" val="1"/>
<literal name="tmp_7_75" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1610" bw="64" op_0_bw="14">
<![CDATA[
:10  %C_load_81 = load i64* %C_addr, align 8

]]></node>
<StgValue><ssdm name="C_load_81"/></StgValue>
</operation>

<operation id="2797" st_id="257" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5962">
<or_exp><and_exp><literal name="tmp_9" val="1"/>
<literal name="tmp_7_75" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1611" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:11  %tmp_13_81 = add nsw i64 %tmp_12_81, %C_load_81

]]></node>
<StgValue><ssdm name="tmp_13_81"/></StgValue>
</operation>
</state>

<state id="258" st_id="258">

<operation id="2798" st_id="258" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5962">
<or_exp><and_exp><literal name="tmp_9" val="1"/>
<literal name="tmp_7_75" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1612" bw="0" op_0_bw="64" op_1_bw="14">
<![CDATA[
:12  store i64 %tmp_13_81, i64* %C_addr, align 8

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="2799" st_id="258" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5962">
<or_exp><and_exp><literal name="tmp_9" val="1"/>
<literal name="tmp_7_75" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1613" bw="0" op_0_bw="0">
<![CDATA[
:13  br label %._crit_edge.82

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="259" st_id="259">

<operation id="2800" st_id="259" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5965">
<or_exp><and_exp><literal name="tmp_9" val="1"/>
<literal name="tmp_7_76" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1627" bw="64" op_0_bw="14">
<![CDATA[
:10  %C_load_82 = load i64* %C_addr, align 8

]]></node>
<StgValue><ssdm name="C_load_82"/></StgValue>
</operation>
</state>

<state id="260" st_id="260">

<operation id="2801" st_id="260" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5965">
<or_exp><and_exp><literal name="tmp_9" val="1"/>
<literal name="tmp_7_76" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1626" bw="64" op_0_bw="32">
<![CDATA[
:9  %tmp_12_82 = sext i32 %tmp_11_82 to i64

]]></node>
<StgValue><ssdm name="tmp_12_82"/></StgValue>
</operation>

<operation id="2802" st_id="260" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5965">
<or_exp><and_exp><literal name="tmp_9" val="1"/>
<literal name="tmp_7_76" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1627" bw="64" op_0_bw="14">
<![CDATA[
:10  %C_load_82 = load i64* %C_addr, align 8

]]></node>
<StgValue><ssdm name="C_load_82"/></StgValue>
</operation>

<operation id="2803" st_id="260" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5965">
<or_exp><and_exp><literal name="tmp_9" val="1"/>
<literal name="tmp_7_76" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1628" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:11  %tmp_13_82 = add nsw i64 %tmp_12_82, %C_load_82

]]></node>
<StgValue><ssdm name="tmp_13_82"/></StgValue>
</operation>
</state>

<state id="261" st_id="261">

<operation id="2804" st_id="261" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5965">
<or_exp><and_exp><literal name="tmp_9" val="1"/>
<literal name="tmp_7_76" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1629" bw="0" op_0_bw="64" op_1_bw="14">
<![CDATA[
:12  store i64 %tmp_13_82, i64* %C_addr, align 8

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="2805" st_id="261" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5965">
<or_exp><and_exp><literal name="tmp_9" val="1"/>
<literal name="tmp_7_76" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1630" bw="0" op_0_bw="0">
<![CDATA[
:13  br label %._crit_edge.83

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="262" st_id="262">

<operation id="2806" st_id="262" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5968">
<or_exp><and_exp><literal name="tmp_9" val="1"/>
<literal name="tmp_7_77" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1644" bw="64" op_0_bw="14">
<![CDATA[
:10  %C_load_83 = load i64* %C_addr, align 8

]]></node>
<StgValue><ssdm name="C_load_83"/></StgValue>
</operation>
</state>

<state id="263" st_id="263">

<operation id="2807" st_id="263" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5968">
<or_exp><and_exp><literal name="tmp_9" val="1"/>
<literal name="tmp_7_77" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1643" bw="64" op_0_bw="32">
<![CDATA[
:9  %tmp_12_83 = sext i32 %tmp_11_83 to i64

]]></node>
<StgValue><ssdm name="tmp_12_83"/></StgValue>
</operation>

<operation id="2808" st_id="263" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5968">
<or_exp><and_exp><literal name="tmp_9" val="1"/>
<literal name="tmp_7_77" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1644" bw="64" op_0_bw="14">
<![CDATA[
:10  %C_load_83 = load i64* %C_addr, align 8

]]></node>
<StgValue><ssdm name="C_load_83"/></StgValue>
</operation>

<operation id="2809" st_id="263" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5968">
<or_exp><and_exp><literal name="tmp_9" val="1"/>
<literal name="tmp_7_77" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1645" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:11  %tmp_13_83 = add nsw i64 %tmp_12_83, %C_load_83

]]></node>
<StgValue><ssdm name="tmp_13_83"/></StgValue>
</operation>
</state>

<state id="264" st_id="264">

<operation id="2810" st_id="264" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5968">
<or_exp><and_exp><literal name="tmp_9" val="1"/>
<literal name="tmp_7_77" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1646" bw="0" op_0_bw="64" op_1_bw="14">
<![CDATA[
:12  store i64 %tmp_13_83, i64* %C_addr, align 8

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="2811" st_id="264" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5968">
<or_exp><and_exp><literal name="tmp_9" val="1"/>
<literal name="tmp_7_77" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1647" bw="0" op_0_bw="0">
<![CDATA[
:13  br label %._crit_edge.84

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="265" st_id="265">

<operation id="2812" st_id="265" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5971">
<or_exp><and_exp><literal name="tmp_9" val="1"/>
<literal name="tmp_7_78" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1661" bw="64" op_0_bw="14">
<![CDATA[
:10  %C_load_84 = load i64* %C_addr, align 8

]]></node>
<StgValue><ssdm name="C_load_84"/></StgValue>
</operation>
</state>

<state id="266" st_id="266">

<operation id="2813" st_id="266" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5971">
<or_exp><and_exp><literal name="tmp_9" val="1"/>
<literal name="tmp_7_78" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1660" bw="64" op_0_bw="32">
<![CDATA[
:9  %tmp_12_84 = sext i32 %tmp_11_84 to i64

]]></node>
<StgValue><ssdm name="tmp_12_84"/></StgValue>
</operation>

<operation id="2814" st_id="266" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5971">
<or_exp><and_exp><literal name="tmp_9" val="1"/>
<literal name="tmp_7_78" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1661" bw="64" op_0_bw="14">
<![CDATA[
:10  %C_load_84 = load i64* %C_addr, align 8

]]></node>
<StgValue><ssdm name="C_load_84"/></StgValue>
</operation>

<operation id="2815" st_id="266" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5971">
<or_exp><and_exp><literal name="tmp_9" val="1"/>
<literal name="tmp_7_78" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1662" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:11  %tmp_13_84 = add nsw i64 %tmp_12_84, %C_load_84

]]></node>
<StgValue><ssdm name="tmp_13_84"/></StgValue>
</operation>
</state>

<state id="267" st_id="267">

<operation id="2816" st_id="267" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5971">
<or_exp><and_exp><literal name="tmp_9" val="1"/>
<literal name="tmp_7_78" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1663" bw="0" op_0_bw="64" op_1_bw="14">
<![CDATA[
:12  store i64 %tmp_13_84, i64* %C_addr, align 8

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="2817" st_id="267" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5971">
<or_exp><and_exp><literal name="tmp_9" val="1"/>
<literal name="tmp_7_78" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1664" bw="0" op_0_bw="0">
<![CDATA[
:13  br label %._crit_edge.85

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="268" st_id="268">

<operation id="2818" st_id="268" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5974">
<or_exp><and_exp><literal name="tmp_9" val="1"/>
<literal name="tmp_7_79" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1678" bw="64" op_0_bw="14">
<![CDATA[
:10  %C_load_85 = load i64* %C_addr, align 8

]]></node>
<StgValue><ssdm name="C_load_85"/></StgValue>
</operation>
</state>

<state id="269" st_id="269">

<operation id="2819" st_id="269" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5974">
<or_exp><and_exp><literal name="tmp_9" val="1"/>
<literal name="tmp_7_79" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1677" bw="64" op_0_bw="32">
<![CDATA[
:9  %tmp_12_85 = sext i32 %tmp_11_85 to i64

]]></node>
<StgValue><ssdm name="tmp_12_85"/></StgValue>
</operation>

<operation id="2820" st_id="269" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5974">
<or_exp><and_exp><literal name="tmp_9" val="1"/>
<literal name="tmp_7_79" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1678" bw="64" op_0_bw="14">
<![CDATA[
:10  %C_load_85 = load i64* %C_addr, align 8

]]></node>
<StgValue><ssdm name="C_load_85"/></StgValue>
</operation>

<operation id="2821" st_id="269" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5974">
<or_exp><and_exp><literal name="tmp_9" val="1"/>
<literal name="tmp_7_79" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1679" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:11  %tmp_13_85 = add nsw i64 %tmp_12_85, %C_load_85

]]></node>
<StgValue><ssdm name="tmp_13_85"/></StgValue>
</operation>
</state>

<state id="270" st_id="270">

<operation id="2822" st_id="270" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5974">
<or_exp><and_exp><literal name="tmp_9" val="1"/>
<literal name="tmp_7_79" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1680" bw="0" op_0_bw="64" op_1_bw="14">
<![CDATA[
:12  store i64 %tmp_13_85, i64* %C_addr, align 8

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="2823" st_id="270" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5974">
<or_exp><and_exp><literal name="tmp_9" val="1"/>
<literal name="tmp_7_79" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1681" bw="0" op_0_bw="0">
<![CDATA[
:13  br label %._crit_edge.86

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="271" st_id="271">

<operation id="2824" st_id="271" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5977">
<or_exp><and_exp><literal name="tmp_9" val="1"/>
<literal name="tmp_7_80" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1695" bw="64" op_0_bw="14">
<![CDATA[
:10  %C_load_86 = load i64* %C_addr, align 8

]]></node>
<StgValue><ssdm name="C_load_86"/></StgValue>
</operation>
</state>

<state id="272" st_id="272">

<operation id="2825" st_id="272" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5977">
<or_exp><and_exp><literal name="tmp_9" val="1"/>
<literal name="tmp_7_80" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1694" bw="64" op_0_bw="32">
<![CDATA[
:9  %tmp_12_86 = sext i32 %tmp_11_86 to i64

]]></node>
<StgValue><ssdm name="tmp_12_86"/></StgValue>
</operation>

<operation id="2826" st_id="272" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5977">
<or_exp><and_exp><literal name="tmp_9" val="1"/>
<literal name="tmp_7_80" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1695" bw="64" op_0_bw="14">
<![CDATA[
:10  %C_load_86 = load i64* %C_addr, align 8

]]></node>
<StgValue><ssdm name="C_load_86"/></StgValue>
</operation>

<operation id="2827" st_id="272" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5977">
<or_exp><and_exp><literal name="tmp_9" val="1"/>
<literal name="tmp_7_80" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1696" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:11  %tmp_13_86 = add nsw i64 %tmp_12_86, %C_load_86

]]></node>
<StgValue><ssdm name="tmp_13_86"/></StgValue>
</operation>
</state>

<state id="273" st_id="273">

<operation id="2828" st_id="273" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5977">
<or_exp><and_exp><literal name="tmp_9" val="1"/>
<literal name="tmp_7_80" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1697" bw="0" op_0_bw="64" op_1_bw="14">
<![CDATA[
:12  store i64 %tmp_13_86, i64* %C_addr, align 8

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="2829" st_id="273" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5977">
<or_exp><and_exp><literal name="tmp_9" val="1"/>
<literal name="tmp_7_80" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1698" bw="0" op_0_bw="0">
<![CDATA[
:13  br label %._crit_edge.87

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="274" st_id="274">

<operation id="2830" st_id="274" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5980">
<or_exp><and_exp><literal name="tmp_9" val="1"/>
<literal name="tmp_7_81" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1712" bw="64" op_0_bw="14">
<![CDATA[
:10  %C_load_87 = load i64* %C_addr, align 8

]]></node>
<StgValue><ssdm name="C_load_87"/></StgValue>
</operation>
</state>

<state id="275" st_id="275">

<operation id="2831" st_id="275" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5980">
<or_exp><and_exp><literal name="tmp_9" val="1"/>
<literal name="tmp_7_81" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1711" bw="64" op_0_bw="32">
<![CDATA[
:9  %tmp_12_87 = sext i32 %tmp_11_87 to i64

]]></node>
<StgValue><ssdm name="tmp_12_87"/></StgValue>
</operation>

<operation id="2832" st_id="275" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5980">
<or_exp><and_exp><literal name="tmp_9" val="1"/>
<literal name="tmp_7_81" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1712" bw="64" op_0_bw="14">
<![CDATA[
:10  %C_load_87 = load i64* %C_addr, align 8

]]></node>
<StgValue><ssdm name="C_load_87"/></StgValue>
</operation>

<operation id="2833" st_id="275" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5980">
<or_exp><and_exp><literal name="tmp_9" val="1"/>
<literal name="tmp_7_81" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1713" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:11  %tmp_13_87 = add nsw i64 %tmp_12_87, %C_load_87

]]></node>
<StgValue><ssdm name="tmp_13_87"/></StgValue>
</operation>
</state>

<state id="276" st_id="276">

<operation id="2834" st_id="276" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5980">
<or_exp><and_exp><literal name="tmp_9" val="1"/>
<literal name="tmp_7_81" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1714" bw="0" op_0_bw="64" op_1_bw="14">
<![CDATA[
:12  store i64 %tmp_13_87, i64* %C_addr, align 8

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="2835" st_id="276" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5980">
<or_exp><and_exp><literal name="tmp_9" val="1"/>
<literal name="tmp_7_81" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1715" bw="0" op_0_bw="0">
<![CDATA[
:13  br label %._crit_edge.88

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="277" st_id="277">

<operation id="2836" st_id="277" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5983">
<or_exp><and_exp><literal name="tmp_9" val="1"/>
<literal name="tmp_7_82" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1729" bw="64" op_0_bw="14">
<![CDATA[
:10  %C_load_88 = load i64* %C_addr, align 8

]]></node>
<StgValue><ssdm name="C_load_88"/></StgValue>
</operation>
</state>

<state id="278" st_id="278">

<operation id="2837" st_id="278" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5983">
<or_exp><and_exp><literal name="tmp_9" val="1"/>
<literal name="tmp_7_82" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1728" bw="64" op_0_bw="32">
<![CDATA[
:9  %tmp_12_88 = sext i32 %tmp_11_88 to i64

]]></node>
<StgValue><ssdm name="tmp_12_88"/></StgValue>
</operation>

<operation id="2838" st_id="278" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5983">
<or_exp><and_exp><literal name="tmp_9" val="1"/>
<literal name="tmp_7_82" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1729" bw="64" op_0_bw="14">
<![CDATA[
:10  %C_load_88 = load i64* %C_addr, align 8

]]></node>
<StgValue><ssdm name="C_load_88"/></StgValue>
</operation>

<operation id="2839" st_id="278" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5983">
<or_exp><and_exp><literal name="tmp_9" val="1"/>
<literal name="tmp_7_82" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1730" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:11  %tmp_13_88 = add nsw i64 %tmp_12_88, %C_load_88

]]></node>
<StgValue><ssdm name="tmp_13_88"/></StgValue>
</operation>
</state>

<state id="279" st_id="279">

<operation id="2840" st_id="279" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5983">
<or_exp><and_exp><literal name="tmp_9" val="1"/>
<literal name="tmp_7_82" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1731" bw="0" op_0_bw="64" op_1_bw="14">
<![CDATA[
:12  store i64 %tmp_13_88, i64* %C_addr, align 8

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="2841" st_id="279" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5983">
<or_exp><and_exp><literal name="tmp_9" val="1"/>
<literal name="tmp_7_82" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1732" bw="0" op_0_bw="0">
<![CDATA[
:13  br label %._crit_edge.89

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="280" st_id="280">

<operation id="2842" st_id="280" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5986">
<or_exp><and_exp><literal name="tmp_9" val="1"/>
<literal name="tmp_7_83" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1746" bw="64" op_0_bw="14">
<![CDATA[
:10  %C_load_89 = load i64* %C_addr, align 8

]]></node>
<StgValue><ssdm name="C_load_89"/></StgValue>
</operation>
</state>

<state id="281" st_id="281">

<operation id="2843" st_id="281" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5986">
<or_exp><and_exp><literal name="tmp_9" val="1"/>
<literal name="tmp_7_83" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1745" bw="64" op_0_bw="32">
<![CDATA[
:9  %tmp_12_89 = sext i32 %tmp_11_89 to i64

]]></node>
<StgValue><ssdm name="tmp_12_89"/></StgValue>
</operation>

<operation id="2844" st_id="281" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5986">
<or_exp><and_exp><literal name="tmp_9" val="1"/>
<literal name="tmp_7_83" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1746" bw="64" op_0_bw="14">
<![CDATA[
:10  %C_load_89 = load i64* %C_addr, align 8

]]></node>
<StgValue><ssdm name="C_load_89"/></StgValue>
</operation>

<operation id="2845" st_id="281" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5986">
<or_exp><and_exp><literal name="tmp_9" val="1"/>
<literal name="tmp_7_83" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1747" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:11  %tmp_13_89 = add nsw i64 %tmp_12_89, %C_load_89

]]></node>
<StgValue><ssdm name="tmp_13_89"/></StgValue>
</operation>
</state>

<state id="282" st_id="282">

<operation id="2846" st_id="282" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5986">
<or_exp><and_exp><literal name="tmp_9" val="1"/>
<literal name="tmp_7_83" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1748" bw="0" op_0_bw="64" op_1_bw="14">
<![CDATA[
:12  store i64 %tmp_13_89, i64* %C_addr, align 8

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="2847" st_id="282" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5986">
<or_exp><and_exp><literal name="tmp_9" val="1"/>
<literal name="tmp_7_83" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1749" bw="0" op_0_bw="0">
<![CDATA[
:13  br label %._crit_edge.90

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="283" st_id="283">

<operation id="2848" st_id="283" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5989">
<or_exp><and_exp><literal name="tmp_9" val="1"/>
<literal name="tmp_7_84" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1763" bw="64" op_0_bw="14">
<![CDATA[
:10  %C_load_90 = load i64* %C_addr, align 8

]]></node>
<StgValue><ssdm name="C_load_90"/></StgValue>
</operation>
</state>

<state id="284" st_id="284">

<operation id="2849" st_id="284" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5989">
<or_exp><and_exp><literal name="tmp_9" val="1"/>
<literal name="tmp_7_84" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1762" bw="64" op_0_bw="32">
<![CDATA[
:9  %tmp_12_90 = sext i32 %tmp_11_90 to i64

]]></node>
<StgValue><ssdm name="tmp_12_90"/></StgValue>
</operation>

<operation id="2850" st_id="284" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5989">
<or_exp><and_exp><literal name="tmp_9" val="1"/>
<literal name="tmp_7_84" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1763" bw="64" op_0_bw="14">
<![CDATA[
:10  %C_load_90 = load i64* %C_addr, align 8

]]></node>
<StgValue><ssdm name="C_load_90"/></StgValue>
</operation>

<operation id="2851" st_id="284" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5989">
<or_exp><and_exp><literal name="tmp_9" val="1"/>
<literal name="tmp_7_84" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1764" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:11  %tmp_13_90 = add nsw i64 %tmp_12_90, %C_load_90

]]></node>
<StgValue><ssdm name="tmp_13_90"/></StgValue>
</operation>
</state>

<state id="285" st_id="285">

<operation id="2852" st_id="285" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5989">
<or_exp><and_exp><literal name="tmp_9" val="1"/>
<literal name="tmp_7_84" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1765" bw="0" op_0_bw="64" op_1_bw="14">
<![CDATA[
:12  store i64 %tmp_13_90, i64* %C_addr, align 8

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="2853" st_id="285" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5989">
<or_exp><and_exp><literal name="tmp_9" val="1"/>
<literal name="tmp_7_84" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1766" bw="0" op_0_bw="0">
<![CDATA[
:13  br label %._crit_edge.91

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="286" st_id="286">

<operation id="2854" st_id="286" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5992">
<or_exp><and_exp><literal name="tmp_9" val="1"/>
<literal name="tmp_7_85" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1780" bw="64" op_0_bw="14">
<![CDATA[
:10  %C_load_91 = load i64* %C_addr, align 8

]]></node>
<StgValue><ssdm name="C_load_91"/></StgValue>
</operation>
</state>

<state id="287" st_id="287">

<operation id="2855" st_id="287" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5992">
<or_exp><and_exp><literal name="tmp_9" val="1"/>
<literal name="tmp_7_85" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1779" bw="64" op_0_bw="32">
<![CDATA[
:9  %tmp_12_91 = sext i32 %tmp_11_91 to i64

]]></node>
<StgValue><ssdm name="tmp_12_91"/></StgValue>
</operation>

<operation id="2856" st_id="287" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5992">
<or_exp><and_exp><literal name="tmp_9" val="1"/>
<literal name="tmp_7_85" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1780" bw="64" op_0_bw="14">
<![CDATA[
:10  %C_load_91 = load i64* %C_addr, align 8

]]></node>
<StgValue><ssdm name="C_load_91"/></StgValue>
</operation>

<operation id="2857" st_id="287" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5992">
<or_exp><and_exp><literal name="tmp_9" val="1"/>
<literal name="tmp_7_85" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1781" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:11  %tmp_13_91 = add nsw i64 %tmp_12_91, %C_load_91

]]></node>
<StgValue><ssdm name="tmp_13_91"/></StgValue>
</operation>
</state>

<state id="288" st_id="288">

<operation id="2858" st_id="288" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5992">
<or_exp><and_exp><literal name="tmp_9" val="1"/>
<literal name="tmp_7_85" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1782" bw="0" op_0_bw="64" op_1_bw="14">
<![CDATA[
:12  store i64 %tmp_13_91, i64* %C_addr, align 8

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="2859" st_id="288" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5992">
<or_exp><and_exp><literal name="tmp_9" val="1"/>
<literal name="tmp_7_85" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1783" bw="0" op_0_bw="0">
<![CDATA[
:13  br label %._crit_edge.92

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="289" st_id="289">

<operation id="2860" st_id="289" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5995">
<or_exp><and_exp><literal name="tmp_9" val="1"/>
<literal name="tmp_7_86" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1797" bw="64" op_0_bw="14">
<![CDATA[
:10  %C_load_92 = load i64* %C_addr, align 8

]]></node>
<StgValue><ssdm name="C_load_92"/></StgValue>
</operation>
</state>

<state id="290" st_id="290">

<operation id="2861" st_id="290" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5995">
<or_exp><and_exp><literal name="tmp_9" val="1"/>
<literal name="tmp_7_86" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1796" bw="64" op_0_bw="32">
<![CDATA[
:9  %tmp_12_92 = sext i32 %tmp_11_92 to i64

]]></node>
<StgValue><ssdm name="tmp_12_92"/></StgValue>
</operation>

<operation id="2862" st_id="290" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5995">
<or_exp><and_exp><literal name="tmp_9" val="1"/>
<literal name="tmp_7_86" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1797" bw="64" op_0_bw="14">
<![CDATA[
:10  %C_load_92 = load i64* %C_addr, align 8

]]></node>
<StgValue><ssdm name="C_load_92"/></StgValue>
</operation>

<operation id="2863" st_id="290" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5995">
<or_exp><and_exp><literal name="tmp_9" val="1"/>
<literal name="tmp_7_86" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1798" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:11  %tmp_13_92 = add nsw i64 %tmp_12_92, %C_load_92

]]></node>
<StgValue><ssdm name="tmp_13_92"/></StgValue>
</operation>
</state>

<state id="291" st_id="291">

<operation id="2864" st_id="291" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5995">
<or_exp><and_exp><literal name="tmp_9" val="1"/>
<literal name="tmp_7_86" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1799" bw="0" op_0_bw="64" op_1_bw="14">
<![CDATA[
:12  store i64 %tmp_13_92, i64* %C_addr, align 8

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="2865" st_id="291" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5995">
<or_exp><and_exp><literal name="tmp_9" val="1"/>
<literal name="tmp_7_86" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1800" bw="0" op_0_bw="0">
<![CDATA[
:13  br label %._crit_edge.93

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="292" st_id="292">

<operation id="2866" st_id="292" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5998">
<or_exp><and_exp><literal name="tmp_9" val="1"/>
<literal name="tmp_7_87" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1814" bw="64" op_0_bw="14">
<![CDATA[
:10  %C_load_93 = load i64* %C_addr, align 8

]]></node>
<StgValue><ssdm name="C_load_93"/></StgValue>
</operation>
</state>

<state id="293" st_id="293">

<operation id="2867" st_id="293" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5998">
<or_exp><and_exp><literal name="tmp_9" val="1"/>
<literal name="tmp_7_87" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1813" bw="64" op_0_bw="32">
<![CDATA[
:9  %tmp_12_93 = sext i32 %tmp_11_93 to i64

]]></node>
<StgValue><ssdm name="tmp_12_93"/></StgValue>
</operation>

<operation id="2868" st_id="293" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5998">
<or_exp><and_exp><literal name="tmp_9" val="1"/>
<literal name="tmp_7_87" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1814" bw="64" op_0_bw="14">
<![CDATA[
:10  %C_load_93 = load i64* %C_addr, align 8

]]></node>
<StgValue><ssdm name="C_load_93"/></StgValue>
</operation>

<operation id="2869" st_id="293" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5998">
<or_exp><and_exp><literal name="tmp_9" val="1"/>
<literal name="tmp_7_87" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1815" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:11  %tmp_13_93 = add nsw i64 %tmp_12_93, %C_load_93

]]></node>
<StgValue><ssdm name="tmp_13_93"/></StgValue>
</operation>
</state>

<state id="294" st_id="294">

<operation id="2870" st_id="294" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5998">
<or_exp><and_exp><literal name="tmp_9" val="1"/>
<literal name="tmp_7_87" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1816" bw="0" op_0_bw="64" op_1_bw="14">
<![CDATA[
:12  store i64 %tmp_13_93, i64* %C_addr, align 8

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="2871" st_id="294" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5998">
<or_exp><and_exp><literal name="tmp_9" val="1"/>
<literal name="tmp_7_87" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1817" bw="0" op_0_bw="0">
<![CDATA[
:13  br label %._crit_edge.94

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="295" st_id="295">

<operation id="2872" st_id="295" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6001">
<or_exp><and_exp><literal name="tmp_9" val="1"/>
<literal name="tmp_7_88" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1831" bw="64" op_0_bw="14">
<![CDATA[
:10  %C_load_94 = load i64* %C_addr, align 8

]]></node>
<StgValue><ssdm name="C_load_94"/></StgValue>
</operation>
</state>

<state id="296" st_id="296">

<operation id="2873" st_id="296" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6001">
<or_exp><and_exp><literal name="tmp_9" val="1"/>
<literal name="tmp_7_88" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1830" bw="64" op_0_bw="32">
<![CDATA[
:9  %tmp_12_94 = sext i32 %tmp_11_94 to i64

]]></node>
<StgValue><ssdm name="tmp_12_94"/></StgValue>
</operation>

<operation id="2874" st_id="296" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6001">
<or_exp><and_exp><literal name="tmp_9" val="1"/>
<literal name="tmp_7_88" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1831" bw="64" op_0_bw="14">
<![CDATA[
:10  %C_load_94 = load i64* %C_addr, align 8

]]></node>
<StgValue><ssdm name="C_load_94"/></StgValue>
</operation>

<operation id="2875" st_id="296" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6001">
<or_exp><and_exp><literal name="tmp_9" val="1"/>
<literal name="tmp_7_88" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1832" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:11  %tmp_13_94 = add nsw i64 %tmp_12_94, %C_load_94

]]></node>
<StgValue><ssdm name="tmp_13_94"/></StgValue>
</operation>
</state>

<state id="297" st_id="297">

<operation id="2876" st_id="297" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6001">
<or_exp><and_exp><literal name="tmp_9" val="1"/>
<literal name="tmp_7_88" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1833" bw="0" op_0_bw="64" op_1_bw="14">
<![CDATA[
:12  store i64 %tmp_13_94, i64* %C_addr, align 8

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="2877" st_id="297" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6001">
<or_exp><and_exp><literal name="tmp_9" val="1"/>
<literal name="tmp_7_88" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1834" bw="0" op_0_bw="0">
<![CDATA[
:13  br label %._crit_edge.95

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="298" st_id="298">

<operation id="2878" st_id="298" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6004">
<or_exp><and_exp><literal name="tmp_9" val="1"/>
<literal name="tmp_7_89" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1848" bw="64" op_0_bw="14">
<![CDATA[
:10  %C_load_95 = load i64* %C_addr, align 8

]]></node>
<StgValue><ssdm name="C_load_95"/></StgValue>
</operation>
</state>

<state id="299" st_id="299">

<operation id="2879" st_id="299" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6004">
<or_exp><and_exp><literal name="tmp_9" val="1"/>
<literal name="tmp_7_89" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1847" bw="64" op_0_bw="32">
<![CDATA[
:9  %tmp_12_95 = sext i32 %tmp_11_95 to i64

]]></node>
<StgValue><ssdm name="tmp_12_95"/></StgValue>
</operation>

<operation id="2880" st_id="299" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6004">
<or_exp><and_exp><literal name="tmp_9" val="1"/>
<literal name="tmp_7_89" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1848" bw="64" op_0_bw="14">
<![CDATA[
:10  %C_load_95 = load i64* %C_addr, align 8

]]></node>
<StgValue><ssdm name="C_load_95"/></StgValue>
</operation>

<operation id="2881" st_id="299" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6004">
<or_exp><and_exp><literal name="tmp_9" val="1"/>
<literal name="tmp_7_89" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1849" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:11  %tmp_13_95 = add nsw i64 %tmp_12_95, %C_load_95

]]></node>
<StgValue><ssdm name="tmp_13_95"/></StgValue>
</operation>
</state>

<state id="300" st_id="300">

<operation id="2882" st_id="300" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6004">
<or_exp><and_exp><literal name="tmp_9" val="1"/>
<literal name="tmp_7_89" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1850" bw="0" op_0_bw="64" op_1_bw="14">
<![CDATA[
:12  store i64 %tmp_13_95, i64* %C_addr, align 8

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="2883" st_id="300" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6004">
<or_exp><and_exp><literal name="tmp_9" val="1"/>
<literal name="tmp_7_89" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1851" bw="0" op_0_bw="0">
<![CDATA[
:13  br label %._crit_edge.96

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="301" st_id="301">

<operation id="2884" st_id="301" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6007">
<or_exp><and_exp><literal name="tmp_9" val="1"/>
<literal name="tmp_7_90" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1865" bw="64" op_0_bw="14">
<![CDATA[
:10  %C_load_96 = load i64* %C_addr, align 8

]]></node>
<StgValue><ssdm name="C_load_96"/></StgValue>
</operation>
</state>

<state id="302" st_id="302">

<operation id="2885" st_id="302" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6007">
<or_exp><and_exp><literal name="tmp_9" val="1"/>
<literal name="tmp_7_90" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1864" bw="64" op_0_bw="32">
<![CDATA[
:9  %tmp_12_96 = sext i32 %tmp_11_96 to i64

]]></node>
<StgValue><ssdm name="tmp_12_96"/></StgValue>
</operation>

<operation id="2886" st_id="302" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6007">
<or_exp><and_exp><literal name="tmp_9" val="1"/>
<literal name="tmp_7_90" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1865" bw="64" op_0_bw="14">
<![CDATA[
:10  %C_load_96 = load i64* %C_addr, align 8

]]></node>
<StgValue><ssdm name="C_load_96"/></StgValue>
</operation>

<operation id="2887" st_id="302" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6007">
<or_exp><and_exp><literal name="tmp_9" val="1"/>
<literal name="tmp_7_90" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1866" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:11  %tmp_13_96 = add nsw i64 %tmp_12_96, %C_load_96

]]></node>
<StgValue><ssdm name="tmp_13_96"/></StgValue>
</operation>
</state>

<state id="303" st_id="303">

<operation id="2888" st_id="303" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6007">
<or_exp><and_exp><literal name="tmp_9" val="1"/>
<literal name="tmp_7_90" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1867" bw="0" op_0_bw="64" op_1_bw="14">
<![CDATA[
:12  store i64 %tmp_13_96, i64* %C_addr, align 8

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="2889" st_id="303" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6007">
<or_exp><and_exp><literal name="tmp_9" val="1"/>
<literal name="tmp_7_90" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1868" bw="0" op_0_bw="0">
<![CDATA[
:13  br label %._crit_edge.97

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="304" st_id="304">
</state>

<state id="305" st_id="305">
</state>

<state id="306" st_id="306">

<operation id="2890" st_id="306" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6010">
<or_exp><and_exp><literal name="tmp_9" val="1"/>
<literal name="tmp_7_91" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1882" bw="64" op_0_bw="14">
<![CDATA[
:10  %C_load_97 = load i64* %C_addr, align 8

]]></node>
<StgValue><ssdm name="C_load_97"/></StgValue>
</operation>
</state>

<state id="307" st_id="307">

<operation id="2891" st_id="307" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6010">
<or_exp><and_exp><literal name="tmp_9" val="1"/>
<literal name="tmp_7_91" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1881" bw="64" op_0_bw="32">
<![CDATA[
:9  %tmp_12_97 = sext i32 %tmp_11_97 to i64

]]></node>
<StgValue><ssdm name="tmp_12_97"/></StgValue>
</operation>

<operation id="2892" st_id="307" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6010">
<or_exp><and_exp><literal name="tmp_9" val="1"/>
<literal name="tmp_7_91" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1882" bw="64" op_0_bw="14">
<![CDATA[
:10  %C_load_97 = load i64* %C_addr, align 8

]]></node>
<StgValue><ssdm name="C_load_97"/></StgValue>
</operation>

<operation id="2893" st_id="307" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6010">
<or_exp><and_exp><literal name="tmp_9" val="1"/>
<literal name="tmp_7_91" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1883" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:11  %tmp_13_97 = add nsw i64 %tmp_12_97, %C_load_97

]]></node>
<StgValue><ssdm name="tmp_13_97"/></StgValue>
</operation>
</state>

<state id="308" st_id="308">
</state>

<state id="309" st_id="309">

<operation id="2894" st_id="309" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6010">
<or_exp><and_exp><literal name="tmp_9" val="1"/>
<literal name="tmp_7_91" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1884" bw="0" op_0_bw="64" op_1_bw="14">
<![CDATA[
:12  store i64 %tmp_13_97, i64* %C_addr, align 8

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="2895" st_id="309" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6010">
<or_exp><and_exp><literal name="tmp_9" val="1"/>
<literal name="tmp_7_91" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1885" bw="0" op_0_bw="0">
<![CDATA[
:13  br label %._crit_edge.98

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="310" st_id="310">

<operation id="2896" st_id="310" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6013">
<or_exp><and_exp><literal name="tmp_9" val="1"/>
<literal name="tmp_7_92" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1899" bw="64" op_0_bw="14">
<![CDATA[
:10  %C_load_98 = load i64* %C_addr, align 8

]]></node>
<StgValue><ssdm name="C_load_98"/></StgValue>
</operation>
</state>

<state id="311" st_id="311">

<operation id="2897" st_id="311" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6013">
<or_exp><and_exp><literal name="tmp_9" val="1"/>
<literal name="tmp_7_92" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1898" bw="64" op_0_bw="32">
<![CDATA[
:9  %tmp_12_98 = sext i32 %tmp_11_98 to i64

]]></node>
<StgValue><ssdm name="tmp_12_98"/></StgValue>
</operation>

<operation id="2898" st_id="311" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6013">
<or_exp><and_exp><literal name="tmp_9" val="1"/>
<literal name="tmp_7_92" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1899" bw="64" op_0_bw="14">
<![CDATA[
:10  %C_load_98 = load i64* %C_addr, align 8

]]></node>
<StgValue><ssdm name="C_load_98"/></StgValue>
</operation>

<operation id="2899" st_id="311" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6013">
<or_exp><and_exp><literal name="tmp_9" val="1"/>
<literal name="tmp_7_92" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1900" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:11  %tmp_13_98 = add nsw i64 %tmp_12_98, %C_load_98

]]></node>
<StgValue><ssdm name="tmp_13_98"/></StgValue>
</operation>
</state>

<state id="312" st_id="312">
</state>

<state id="313" st_id="313">
</state>

<state id="314" st_id="314">
</state>

<state id="315" st_id="315">
</state>

<state id="316" st_id="316">
</state>

<state id="317" st_id="317">
</state>

<state id="318" st_id="318">
</state>

<state id="319" st_id="319">
</state>

<state id="320" st_id="320">
</state>

<state id="321" st_id="321">
</state>

<state id="322" st_id="322">
</state>

<state id="323" st_id="323">
</state>

<state id="324" st_id="324">
</state>

<state id="325" st_id="325">
</state>

<state id="326" st_id="326">
</state>

<state id="327" st_id="327">
</state>

<state id="328" st_id="328">
</state>

<state id="329" st_id="329">
</state>

<state id="330" st_id="330">
</state>

<state id="331" st_id="331">
</state>

<state id="332" st_id="332">
</state>

<state id="333" st_id="333">
</state>

<state id="334" st_id="334">
</state>

<state id="335" st_id="335">
</state>

<state id="336" st_id="336">
</state>

<state id="337" st_id="337">
</state>

<state id="338" st_id="338">
</state>

<state id="339" st_id="339">
</state>

<state id="340" st_id="340">
</state>

<state id="341" st_id="341">
</state>

<state id="342" st_id="342">
</state>

<state id="343" st_id="343">
</state>

<state id="344" st_id="344">
</state>

<state id="345" st_id="345">
</state>

<state id="346" st_id="346">
</state>

<state id="347" st_id="347">
</state>

<state id="348" st_id="348">
</state>

<state id="349" st_id="349">
</state>

<state id="350" st_id="350">
</state>

<state id="351" st_id="351">
</state>

<state id="352" st_id="352">
</state>

<state id="353" st_id="353">
</state>

<state id="354" st_id="354">
</state>

<state id="355" st_id="355">
</state>

<state id="356" st_id="356">
</state>

<state id="357" st_id="357">
</state>

<state id="358" st_id="358">
</state>

<state id="359" st_id="359">
</state>

<state id="360" st_id="360">
</state>

<state id="361" st_id="361">
</state>

<state id="362" st_id="362">
</state>

<state id="363" st_id="363">
</state>

<state id="364" st_id="364">
</state>

<state id="365" st_id="365">
</state>

<state id="366" st_id="366">
</state>

<state id="367" st_id="367">
</state>

<state id="368" st_id="368">
</state>

<state id="369" st_id="369">
</state>

<state id="370" st_id="370">
</state>

<state id="371" st_id="371">
</state>

<state id="372" st_id="372">
</state>

<state id="373" st_id="373">
</state>

<state id="374" st_id="374">
</state>

<state id="375" st_id="375">
</state>

<state id="376" st_id="376">
</state>

<state id="377" st_id="377">
</state>

<state id="378" st_id="378">
</state>

<state id="379" st_id="379">
</state>

<state id="380" st_id="380">
</state>

<state id="381" st_id="381">
</state>

<state id="382" st_id="382">
</state>

<state id="383" st_id="383">
</state>

<state id="384" st_id="384">
</state>

<state id="385" st_id="385">
</state>

<state id="386" st_id="386">
</state>

<state id="387" st_id="387">
</state>

<state id="388" st_id="388">
</state>

<state id="389" st_id="389">
</state>

<state id="390" st_id="390">
</state>

<state id="391" st_id="391">
</state>

<state id="392" st_id="392">
</state>

<state id="393" st_id="393">
</state>

<state id="394" st_id="394">
</state>

<state id="395" st_id="395">
</state>

<state id="396" st_id="396">
</state>

<state id="397" st_id="397">
</state>

<state id="398" st_id="398">
</state>

<state id="399" st_id="399">
</state>

<state id="400" st_id="400">
</state>

<state id="401" st_id="401">
</state>

<state id="402" st_id="402">
</state>

<state id="403" st_id="403">
</state>

<state id="404" st_id="404">
</state>

<state id="405" st_id="405">
</state>

<state id="406" st_id="406">
</state>

<state id="407" st_id="407">

<operation id="2900" st_id="407" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6013">
<or_exp><and_exp><literal name="tmp_9" val="1"/>
<literal name="tmp_7_92" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1901" bw="0" op_0_bw="64" op_1_bw="14">
<![CDATA[
:12  store i64 %tmp_13_98, i64* %C_addr, align 8

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="2901" st_id="407" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6013">
<or_exp><and_exp><literal name="tmp_9" val="1"/>
<literal name="tmp_7_92" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1902" bw="0" op_0_bw="0">
<![CDATA[
:13  br label %._crit_edge.99

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="408" st_id="408">

<operation id="2902" st_id="408" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6117">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1910" bw="0">
<![CDATA[
.loopexit3:0  ret void

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>
</state_list>


<ports>
</ports>


<dataflows>
</dataflows>


</stg>
