
Efinix FPGA Placement and Routing.
Version: 2019.2.192 
Date: Fri Jan 31 10:03:22 2020

Copyright (C) 2013 - 2019 Efinix Inc. All rights reserved.
 
Family: Trion 
Device: T20F256
Top-level Entity Name: ram_pll

---------- Resource Summary (begin) ----------
Inputs: 2 / 470 (0.43%)
Outputs: 8 / 595 (1.34%)
Clocks: 1 / 16 (6.25%)
Logic Elements: 10757 / 19728 (54.53%)
	LE: LUTs/Adders: 268 / 19728 (1.36%)
	LE: Registers: 10572 / 13920 (75.95%)
Memory Blocks: 130 / 204 (63.73%)
Multipliers: 0 / 36 (0.00%)
---------- Resource Summary (end) ----------


---------- Memory Block Information (begin) ----------

+--------------------------------------------------------------------------------------------------------------------------------------+------+------------+-------------+--------------+------------+
|                                                                 NAME                                                                 | MODE | READ_WIDTH | WRITE_WIDTH |  WRITE_MODE  | OUTPUT_REG |
+--------------------------------------------------------------------------------------------------------------------------------------+------+------------+-------------+--------------+------------+
|                                                         single_port_rom/rom                                                          | SDP  |     8      |      8      | READ_UNKNOWN |   false    |
|                              dual_clock_fifo_wrapper/inst_dual_clock_fifo/inst_simple_dual_port_ram/ram                              | SDP  |     8      |      8      |  READ_FIRST  |    true    |
|                               true_dual_port_ram/ram__15_8(00)__14_8(00)__13_8(00)__12_8(00)__12_1(10)                               | SDP  |     1      |      1      | WRITE_FIRST  |   false    |
|                          true_dual_port_ram/ram__15_8(00)__14_8(00)__13_8(11)__12_8(00)__12_7(01)__12_1(10)                          | SDP  |     1      |      1      | WRITE_FIRST  |   false    |
|                          true_dual_port_ram/ram__15_8(00)__14_8(00)__13_8(00)__12_8(00)__12_7(01)__12_1(10)                          | SDP  |     1      |      1      | WRITE_FIRST  |   false    |
|                               true_dual_port_ram/ram__15_8(00)__14_8(00)__13_8(11)__12_8(00)__12_1(10)                               | SDP  |     1      |      1      | WRITE_FIRST  |   false    |
|                     true_dual_port_ram/ram__15_8(00)__14_8(00)__13_8(00)__12_8(11)__12_7(01)__12_6(01)__12_1(10)                     | SDP  |     1      |      1      | WRITE_FIRST  |   false    |
|                     true_dual_port_ram/ram__15_8(00)__14_8(00)__13_8(00)__12_8(00)__12_7(01)__12_6(01)__12_1(10)                     | SDP  |     1      |      1      | WRITE_FIRST  |   false    |
|                               true_dual_port_ram/ram__15_8(00)__14_8(00)__13_8(00)__12_8(11)__12_1(10)                               | SDP  |     1      |      1      | WRITE_FIRST  |   false    |
|                true_dual_port_ram/ram__15_8(00)__14_8(00)__13_8(00)__12_8(00)__12_7(01)__12_6(01)__12_5(01)__12_1(10)                | SDP  |     1      |      1      | WRITE_FIRST  |   false    |
|           true_dual_port_ram/ram__15_8(00)__14_8(00)__13_8(00)__12_8(00)__12_7(01)__12_6(01)__12_5(01)__12_4(01)__12_1(10)           | SDP  |     1      |      1      | WRITE_FIRST  |   false    |
|      true_dual_port_ram/ram__15_8(00)__14_8(00)__13_8(00)__12_8(00)__12_7(01)__12_6(01)__12_5(01)__12_4(01)__12_3(01)__12_1(10)      | SDP  |     1      |      1      | WRITE_FIRST  |   false    |
| true_dual_port_ram/ram__15_8(00)__14_8(00)__13_8(00)__12_8(00)__12_7(01)__12_6(01)__12_5(01)__12_4(01)__12_3(01)__12_2(01)__12_1(10) | SDP  |     1      |      1      | WRITE_FIRST  |   false    |
| true_dual_port_ram/ram__15_8(00)__14_8(00)__13_8(00)__12_8(00)__12_7(01)__12_6(01)__12_5(01)__12_4(01)__12_3(01)__12_2(01)__12_1(01) | SDP  |     1      |      1      | WRITE_FIRST  |   false    |
|                          true_dual_port_ram/ram__15_8(00)__14_8(00)__13_8(00)__12_8(11)__12_7(01)__12_1(10)                          | SDP  |     1      |      1      | WRITE_FIRST  |   false    |
|                true_dual_port_ram/ram__15_8(00)__14_8(00)__13_8(00)__12_8(11)__12_7(01)__12_6(01)__12_5(01)__12_1(10)                | SDP  |     1      |      1      | WRITE_FIRST  |   false    |
|           true_dual_port_ram/ram__15_8(00)__14_8(00)__13_8(00)__12_8(11)__12_7(01)__12_6(01)__12_5(01)__12_4(01)__12_1(10)           | SDP  |     1      |      1      | WRITE_FIRST  |   false    |
|      true_dual_port_ram/ram__15_8(00)__14_8(00)__13_8(00)__12_8(11)__12_7(01)__12_6(01)__12_5(01)__12_4(01)__12_3(01)__12_1(10)      | SDP  |     1      |      1      | WRITE_FIRST  |   false    |
| true_dual_port_ram/ram__15_8(00)__14_8(00)__13_8(00)__12_8(11)__12_7(01)__12_6(01)__12_5(01)__12_4(01)__12_3(01)__12_2(01)__12_1(10) | SDP  |     1      |      1      | WRITE_FIRST  |   false    |
| true_dual_port_ram/ram__15_8(00)__14_8(00)__13_8(00)__12_8(11)__12_7(01)__12_6(01)__12_5(01)__12_4(01)__12_3(01)__12_2(01)__12_1(01) | SDP  |     1      |      1      | WRITE_FIRST  |   false    |
|                               true_dual_port_ram/ram__15_8(00)__14_8(11)__13_8(00)__12_8(00)__12_1(10)                               | SDP  |     1      |      1      | WRITE_FIRST  |   false    |
|                     true_dual_port_ram/ram__15_8(00)__14_8(00)__13_8(11)__12_8(11)__12_7(01)__12_6(01)__12_1(10)                     | SDP  |     1      |      1      | WRITE_FIRST  |   false    |
|                     true_dual_port_ram/ram__15_8(00)__14_8(00)__13_8(11)__12_8(00)__12_7(01)__12_6(01)__12_1(10)                     | SDP  |     1      |      1      | WRITE_FIRST  |   false    |
|                               true_dual_port_ram/ram__15_8(00)__14_8(00)__13_8(11)__12_8(11)__12_1(10)                               | SDP  |     1      |      1      | WRITE_FIRST  |   false    |
|                true_dual_port_ram/ram__15_8(00)__14_8(00)__13_8(11)__12_8(00)__12_7(01)__12_6(01)__12_5(01)__12_1(10)                | SDP  |     1      |      1      | WRITE_FIRST  |   false    |
|           true_dual_port_ram/ram__15_8(00)__14_8(00)__13_8(11)__12_8(00)__12_7(01)__12_6(01)__12_5(01)__12_4(01)__12_1(10)           | SDP  |     1      |      1      | WRITE_FIRST  |   false    |
|      true_dual_port_ram/ram__15_8(00)__14_8(00)__13_8(11)__12_8(00)__12_7(01)__12_6(01)__12_5(01)__12_4(01)__12_3(01)__12_1(10)      | SDP  |     1      |      1      | WRITE_FIRST  |   false    |
| true_dual_port_ram/ram__15_8(00)__14_8(00)__13_8(11)__12_8(00)__12_7(01)__12_6(01)__12_5(01)__12_4(01)__12_3(01)__12_2(01)__12_1(10) | SDP  |     1      |      1      | WRITE_FIRST  |   false    |
| true_dual_port_ram/ram__15_8(00)__14_8(00)__13_8(11)__12_8(00)__12_7(01)__12_6(01)__12_5(01)__12_4(01)__12_3(01)__12_2(01)__12_1(01) | SDP  |     1      |      1      | WRITE_FIRST  |   false    |
|                          true_dual_port_ram/ram__15_8(00)__14_8(00)__13_8(11)__12_8(11)__12_7(01)__12_1(10)                          | SDP  |     1      |      1      | WRITE_FIRST  |   false    |
|                true_dual_port_ram/ram__15_8(00)__14_8(00)__13_8(11)__12_8(11)__12_7(01)__12_6(01)__12_5(01)__12_1(10)                | SDP  |     1      |      1      | WRITE_FIRST  |   false    |
|           true_dual_port_ram/ram__15_8(00)__14_8(00)__13_8(11)__12_8(11)__12_7(01)__12_6(01)__12_5(01)__12_4(01)__12_1(10)           | SDP  |     1      |      1      | WRITE_FIRST  |   false    |
|      true_dual_port_ram/ram__15_8(00)__14_8(00)__13_8(11)__12_8(11)__12_7(01)__12_6(01)__12_5(01)__12_4(01)__12_3(01)__12_1(10)      | SDP  |     1      |      1      | WRITE_FIRST  |   false    |
| true_dual_port_ram/ram__15_8(00)__14_8(00)__13_8(11)__12_8(11)__12_7(01)__12_6(01)__12_5(01)__12_4(01)__12_3(01)__12_2(01)__12_1(10) | SDP  |     1      |      1      | WRITE_FIRST  |   false    |
| true_dual_port_ram/ram__15_8(00)__14_8(00)__13_8(11)__12_8(11)__12_7(01)__12_6(01)__12_5(01)__12_4(01)__12_3(01)__12_2(01)__12_1(01) | SDP  |     1      |      1      | WRITE_FIRST  |   false    |
|                          true_dual_port_ram/ram__15_8(00)__14_8(11)__13_8(11)__12_8(00)__12_7(01)__12_1(10)                          | SDP  |     1      |      1      | WRITE_FIRST  |   false    |
|                          true_dual_port_ram/ram__15_8(00)__14_8(11)__13_8(00)__12_8(00)__12_7(01)__12_1(10)                          | SDP  |     1      |      1      | WRITE_FIRST  |   false    |
|                               true_dual_port_ram/ram__15_8(00)__14_8(11)__13_8(11)__12_8(00)__12_1(10)                               | SDP  |     1      |      1      | WRITE_FIRST  |   false    |
|                     true_dual_port_ram/ram__15_8(00)__14_8(11)__13_8(00)__12_8(11)__12_7(01)__12_6(01)__12_1(10)                     | SDP  |     1      |      1      | WRITE_FIRST  |   false    |
|                     true_dual_port_ram/ram__15_8(00)__14_8(11)__13_8(00)__12_8(00)__12_7(01)__12_6(01)__12_1(10)                     | SDP  |     1      |      1      | WRITE_FIRST  |   false    |
|                               true_dual_port_ram/ram__15_8(00)__14_8(11)__13_8(00)__12_8(11)__12_1(10)                               | SDP  |     1      |      1      | WRITE_FIRST  |   false    |
|                true_dual_port_ram/ram__15_8(00)__14_8(11)__13_8(00)__12_8(00)__12_7(01)__12_6(01)__12_5(01)__12_1(10)                | SDP  |     1      |      1      | WRITE_FIRST  |   false    |
|           true_dual_port_ram/ram__15_8(00)__14_8(11)__13_8(00)__12_8(00)__12_7(01)__12_6(01)__12_5(01)__12_4(01)__12_1(10)           | SDP  |     1      |      1      | WRITE_FIRST  |   false    |
|      true_dual_port_ram/ram__15_8(00)__14_8(11)__13_8(00)__12_8(00)__12_7(01)__12_6(01)__12_5(01)__12_4(01)__12_3(01)__12_1(10)      | SDP  |     1      |      1      | WRITE_FIRST  |   false    |
| true_dual_port_ram/ram__15_8(00)__14_8(11)__13_8(00)__12_8(00)__12_7(01)__12_6(01)__12_5(01)__12_4(01)__12_3(01)__12_2(01)__12_1(10) | SDP  |     1      |      1      | WRITE_FIRST  |   false    |
| true_dual_port_ram/ram__15_8(00)__14_8(11)__13_8(00)__12_8(00)__12_7(01)__12_6(01)__12_5(01)__12_4(01)__12_3(01)__12_2(01)__12_1(01) | SDP  |     1      |      1      | WRITE_FIRST  |   false    |
|                          true_dual_port_ram/ram__15_8(00)__14_8(11)__13_8(00)__12_8(11)__12_7(01)__12_1(10)                          | SDP  |     1      |      1      | WRITE_FIRST  |   false    |
|                true_dual_port_ram/ram__15_8(00)__14_8(11)__13_8(00)__12_8(11)__12_7(01)__12_6(01)__12_5(01)__12_1(10)                | SDP  |     1      |      1      | WRITE_FIRST  |   false    |
|           true_dual_port_ram/ram__15_8(00)__14_8(11)__13_8(00)__12_8(11)__12_7(01)__12_6(01)__12_5(01)__12_4(01)__12_1(10)           | SDP  |     1      |      1      | WRITE_FIRST  |   false    |
|      true_dual_port_ram/ram__15_8(00)__14_8(11)__13_8(00)__12_8(11)__12_7(01)__12_6(01)__12_5(01)__12_4(01)__12_3(01)__12_1(10)      | SDP  |     1      |      1      | WRITE_FIRST  |   false    |
| true_dual_port_ram/ram__15_8(00)__14_8(11)__13_8(00)__12_8(11)__12_7(01)__12_6(01)__12_5(01)__12_4(01)__12_3(01)__12_2(01)__12_1(10) | SDP  |     1      |      1      | WRITE_FIRST  |   false    |
| true_dual_port_ram/ram__15_8(00)__14_8(11)__13_8(00)__12_8(11)__12_7(01)__12_6(01)__12_5(01)__12_4(01)__12_3(01)__12_2(01)__12_1(01) | SDP  |     1      |      1      | WRITE_FIRST  |   false    |
|                               true_dual_port_ram/ram__15_8(11)__14_8(00)__13_8(00)__12_8(00)__12_1(10)                               | SDP  |     1      |      1      | WRITE_FIRST  |   false    |
|                     true_dual_port_ram/ram__15_8(00)__14_8(11)__13_8(11)__12_8(11)__12_7(01)__12_6(01)__12_1(10)                     | SDP  |     1      |      1      | WRITE_FIRST  |   false    |
|                     true_dual_port_ram/ram__15_8(00)__14_8(11)__13_8(11)__12_8(00)__12_7(01)__12_6(01)__12_1(10)                     | SDP  |     1      |      1      | WRITE_FIRST  |   false    |
|                               true_dual_port_ram/ram__15_8(00)__14_8(11)__13_8(11)__12_8(11)__12_1(10)                               | SDP  |     1      |      1      | WRITE_FIRST  |   false    |
|                true_dual_port_ram/ram__15_8(00)__14_8(11)__13_8(11)__12_8(00)__12_7(01)__12_6(01)__12_5(01)__12_1(10)                | SDP  |     1      |      1      | WRITE_FIRST  |   false    |
|           true_dual_port_ram/ram__15_8(00)__14_8(11)__13_8(11)__12_8(00)__12_7(01)__12_6(01)__12_5(01)__12_4(01)__12_1(10)           | SDP  |     1      |      1      | WRITE_FIRST  |   false    |
|      true_dual_port_ram/ram__15_8(00)__14_8(11)__13_8(11)__12_8(00)__12_7(01)__12_6(01)__12_5(01)__12_4(01)__12_3(01)__12_1(10)      | SDP  |     1      |      1      | WRITE_FIRST  |   false    |
| true_dual_port_ram/ram__15_8(00)__14_8(11)__13_8(11)__12_8(00)__12_7(01)__12_6(01)__12_5(01)__12_4(01)__12_3(01)__12_2(01)__12_1(10) | SDP  |     1      |      1      | WRITE_FIRST  |   false    |
| true_dual_port_ram/ram__15_8(00)__14_8(11)__13_8(11)__12_8(00)__12_7(01)__12_6(01)__12_5(01)__12_4(01)__12_3(01)__12_2(01)__12_1(01) | SDP  |     1      |      1      | WRITE_FIRST  |   false    |
|                          true_dual_port_ram/ram__15_8(00)__14_8(11)__13_8(11)__12_8(11)__12_7(01)__12_1(10)                          | SDP  |     1      |      1      | WRITE_FIRST  |   false    |
|                true_dual_port_ram/ram__15_8(00)__14_8(11)__13_8(11)__12_8(11)__12_7(01)__12_6(01)__12_5(01)__12_1(10)                | SDP  |     1      |      1      | WRITE_FIRST  |   false    |
|           true_dual_port_ram/ram__15_8(00)__14_8(11)__13_8(11)__12_8(11)__12_7(01)__12_6(01)__12_5(01)__12_4(01)__12_1(10)           | SDP  |     1      |      1      | WRITE_FIRST  |   false    |
|      true_dual_port_ram/ram__15_8(00)__14_8(11)__13_8(11)__12_8(11)__12_7(01)__12_6(01)__12_5(01)__12_4(01)__12_3(01)__12_1(10)      | SDP  |     1      |      1      | WRITE_FIRST  |   false    |
| true_dual_port_ram/ram__15_8(00)__14_8(11)__13_8(11)__12_8(11)__12_7(01)__12_6(01)__12_5(01)__12_4(01)__12_3(01)__12_2(01)__12_1(10) | SDP  |     1      |      1      | WRITE_FIRST  |   false    |
| true_dual_port_ram/ram__15_8(00)__14_8(11)__13_8(11)__12_8(11)__12_7(01)__12_6(01)__12_5(01)__12_4(01)__12_3(01)__12_2(01)__12_1(01) | SDP  |     1      |      1      | WRITE_FIRST  |   false    |
|                          true_dual_port_ram/ram__15_8(11)__14_8(00)__13_8(11)__12_8(00)__12_7(01)__12_1(10)                          | SDP  |     1      |      1      | WRITE_FIRST  |   false    |
|                          true_dual_port_ram/ram__15_8(11)__14_8(00)__13_8(00)__12_8(00)__12_7(01)__12_1(10)                          | SDP  |     1      |      1      | WRITE_FIRST  |   false    |
|                               true_dual_port_ram/ram__15_8(11)__14_8(00)__13_8(11)__12_8(00)__12_1(10)                               | SDP  |     1      |      1      | WRITE_FIRST  |   false    |
|                     true_dual_port_ram/ram__15_8(11)__14_8(00)__13_8(00)__12_8(11)__12_7(01)__12_6(01)__12_1(10)                     | SDP  |     1      |      1      | WRITE_FIRST  |   false    |
|                     true_dual_port_ram/ram__15_8(11)__14_8(00)__13_8(00)__12_8(00)__12_7(01)__12_6(01)__12_1(10)                     | SDP  |     1      |      1      | WRITE_FIRST  |   false    |
|                               true_dual_port_ram/ram__15_8(11)__14_8(00)__13_8(00)__12_8(11)__12_1(10)                               | SDP  |     1      |      1      | WRITE_FIRST  |   false    |
|                true_dual_port_ram/ram__15_8(11)__14_8(00)__13_8(00)__12_8(00)__12_7(01)__12_6(01)__12_5(01)__12_1(10)                | SDP  |     1      |      1      | WRITE_FIRST  |   false    |
|           true_dual_port_ram/ram__15_8(11)__14_8(00)__13_8(00)__12_8(00)__12_7(01)__12_6(01)__12_5(01)__12_4(01)__12_1(10)           | SDP  |     1      |      1      | WRITE_FIRST  |   false    |
|      true_dual_port_ram/ram__15_8(11)__14_8(00)__13_8(00)__12_8(00)__12_7(01)__12_6(01)__12_5(01)__12_4(01)__12_3(01)__12_1(10)      | SDP  |     1      |      1      | WRITE_FIRST  |   false    |
| true_dual_port_ram/ram__15_8(11)__14_8(00)__13_8(00)__12_8(00)__12_7(01)__12_6(01)__12_5(01)__12_4(01)__12_3(01)__12_2(01)__12_1(10) | SDP  |     1      |      1      | WRITE_FIRST  |   false    |
| true_dual_port_ram/ram__15_8(11)__14_8(00)__13_8(00)__12_8(00)__12_7(01)__12_6(01)__12_5(01)__12_4(01)__12_3(01)__12_2(01)__12_1(01) | SDP  |     1      |      1      | WRITE_FIRST  |   false    |
|                          true_dual_port_ram/ram__15_8(11)__14_8(00)__13_8(00)__12_8(11)__12_7(01)__12_1(10)                          | SDP  |     1      |      1      | WRITE_FIRST  |   false    |
|                true_dual_port_ram/ram__15_8(11)__14_8(00)__13_8(00)__12_8(11)__12_7(01)__12_6(01)__12_5(01)__12_1(10)                | SDP  |     1      |      1      | WRITE_FIRST  |   false    |
|           true_dual_port_ram/ram__15_8(11)__14_8(00)__13_8(00)__12_8(11)__12_7(01)__12_6(01)__12_5(01)__12_4(01)__12_1(10)           | SDP  |     1      |      1      | WRITE_FIRST  |   false    |
|      true_dual_port_ram/ram__15_8(11)__14_8(00)__13_8(00)__12_8(11)__12_7(01)__12_6(01)__12_5(01)__12_4(01)__12_3(01)__12_1(10)      | SDP  |     1      |      1      | WRITE_FIRST  |   false    |
| true_dual_port_ram/ram__15_8(11)__14_8(00)__13_8(00)__12_8(11)__12_7(01)__12_6(01)__12_5(01)__12_4(01)__12_3(01)__12_2(01)__12_1(10) | SDP  |     1      |      1      | WRITE_FIRST  |   false    |
| true_dual_port_ram/ram__15_8(11)__14_8(00)__13_8(00)__12_8(11)__12_7(01)__12_6(01)__12_5(01)__12_4(01)__12_3(01)__12_2(01)__12_1(01) | SDP  |     1      |      1      | WRITE_FIRST  |   false    |
|                               true_dual_port_ram/ram__15_8(11)__14_8(11)__13_8(00)__12_8(00)__12_1(10)                               | SDP  |     1      |      1      | WRITE_FIRST  |   false    |
|                     true_dual_port_ram/ram__15_8(11)__14_8(00)__13_8(11)__12_8(11)__12_7(01)__12_6(01)__12_1(10)                     | SDP  |     1      |      1      | WRITE_FIRST  |   false    |
|                     true_dual_port_ram/ram__15_8(11)__14_8(00)__13_8(11)__12_8(00)__12_7(01)__12_6(01)__12_1(10)                     | SDP  |     1      |      1      | WRITE_FIRST  |   false    |
|                               true_dual_port_ram/ram__15_8(11)__14_8(00)__13_8(11)__12_8(11)__12_1(10)                               | SDP  |     1      |      1      | WRITE_FIRST  |   false    |
|                true_dual_port_ram/ram__15_8(11)__14_8(00)__13_8(11)__12_8(00)__12_7(01)__12_6(01)__12_5(01)__12_1(10)                | SDP  |     1      |      1      | WRITE_FIRST  |   false    |
|           true_dual_port_ram/ram__15_8(11)__14_8(00)__13_8(11)__12_8(00)__12_7(01)__12_6(01)__12_5(01)__12_4(01)__12_1(10)           | SDP  |     1      |      1      | WRITE_FIRST  |   false    |
|      true_dual_port_ram/ram__15_8(11)__14_8(00)__13_8(11)__12_8(00)__12_7(01)__12_6(01)__12_5(01)__12_4(01)__12_3(01)__12_1(10)      | SDP  |     1      |      1      | WRITE_FIRST  |   false    |
| true_dual_port_ram/ram__15_8(11)__14_8(00)__13_8(11)__12_8(00)__12_7(01)__12_6(01)__12_5(01)__12_4(01)__12_3(01)__12_2(01)__12_1(10) | SDP  |     1      |      1      | WRITE_FIRST  |   false    |
| true_dual_port_ram/ram__15_8(11)__14_8(00)__13_8(11)__12_8(00)__12_7(01)__12_6(01)__12_5(01)__12_4(01)__12_3(01)__12_2(01)__12_1(01) | SDP  |     1      |      1      | WRITE_FIRST  |   false    |
|                          true_dual_port_ram/ram__15_8(11)__14_8(00)__13_8(11)__12_8(11)__12_7(01)__12_1(10)                          | SDP  |     1      |      1      | WRITE_FIRST  |   false    |
|                true_dual_port_ram/ram__15_8(11)__14_8(00)__13_8(11)__12_8(11)__12_7(01)__12_6(01)__12_5(01)__12_1(10)                | SDP  |     1      |      1      | WRITE_FIRST  |   false    |
|           true_dual_port_ram/ram__15_8(11)__14_8(00)__13_8(11)__12_8(11)__12_7(01)__12_6(01)__12_5(01)__12_4(01)__12_1(10)           | SDP  |     1      |      1      | WRITE_FIRST  |   false    |
|      true_dual_port_ram/ram__15_8(11)__14_8(00)__13_8(11)__12_8(11)__12_7(01)__12_6(01)__12_5(01)__12_4(01)__12_3(01)__12_1(10)      | SDP  |     1      |      1      | WRITE_FIRST  |   false    |
| true_dual_port_ram/ram__15_8(11)__14_8(00)__13_8(11)__12_8(11)__12_7(01)__12_6(01)__12_5(01)__12_4(01)__12_3(01)__12_2(01)__12_1(10) | SDP  |     1      |      1      | WRITE_FIRST  |   false    |
| true_dual_port_ram/ram__15_8(11)__14_8(00)__13_8(11)__12_8(11)__12_7(01)__12_6(01)__12_5(01)__12_4(01)__12_3(01)__12_2(01)__12_1(01) | SDP  |     1      |      1      | WRITE_FIRST  |   false    |
|                          true_dual_port_ram/ram__15_8(11)__14_8(11)__13_8(11)__12_8(00)__12_7(01)__12_1(10)                          | SDP  |     1      |      1      | WRITE_FIRST  |   false    |
|                          true_dual_port_ram/ram__15_8(11)__14_8(11)__13_8(00)__12_8(00)__12_7(01)__12_1(10)                          | SDP  |     1      |      1      | WRITE_FIRST  |   false    |
|                               true_dual_port_ram/ram__15_8(11)__14_8(11)__13_8(11)__12_8(00)__12_1(10)                               | SDP  |     1      |      1      | WRITE_FIRST  |   false    |
|                     true_dual_port_ram/ram__15_8(11)__14_8(11)__13_8(00)__12_8(11)__12_7(01)__12_6(01)__12_1(10)                     | SDP  |     1      |      1      | WRITE_FIRST  |   false    |
|                     true_dual_port_ram/ram__15_8(11)__14_8(11)__13_8(00)__12_8(00)__12_7(01)__12_6(01)__12_1(10)                     | SDP  |     1      |      1      | WRITE_FIRST  |   false    |
|                               true_dual_port_ram/ram__15_8(11)__14_8(11)__13_8(00)__12_8(11)__12_1(10)                               | SDP  |     1      |      1      | WRITE_FIRST  |   false    |
|                true_dual_port_ram/ram__15_8(11)__14_8(11)__13_8(00)__12_8(00)__12_7(01)__12_6(01)__12_5(01)__12_1(10)                | SDP  |     1      |      1      | WRITE_FIRST  |   false    |
|           true_dual_port_ram/ram__15_8(11)__14_8(11)__13_8(00)__12_8(00)__12_7(01)__12_6(01)__12_5(01)__12_4(01)__12_1(10)           | SDP  |     1      |      1      | WRITE_FIRST  |   false    |
|      true_dual_port_ram/ram__15_8(11)__14_8(11)__13_8(00)__12_8(00)__12_7(01)__12_6(01)__12_5(01)__12_4(01)__12_3(01)__12_1(10)      | SDP  |     1      |      1      | WRITE_FIRST  |   false    |
| true_dual_port_ram/ram__15_8(11)__14_8(11)__13_8(00)__12_8(00)__12_7(01)__12_6(01)__12_5(01)__12_4(01)__12_3(01)__12_2(01)__12_1(10) | SDP  |     1      |      1      | WRITE_FIRST  |   false    |
| true_dual_port_ram/ram__15_8(11)__14_8(11)__13_8(00)__12_8(00)__12_7(01)__12_6(01)__12_5(01)__12_4(01)__12_3(01)__12_2(01)__12_1(01) | SDP  |     1      |      1      | WRITE_FIRST  |   false    |
|                          true_dual_port_ram/ram__15_8(11)__14_8(11)__13_8(00)__12_8(11)__12_7(01)__12_1(10)                          | SDP  |     1      |      1      | WRITE_FIRST  |   false    |
|                true_dual_port_ram/ram__15_8(11)__14_8(11)__13_8(00)__12_8(11)__12_7(01)__12_6(01)__12_5(01)__12_1(10)                | SDP  |     1      |      1      | WRITE_FIRST  |   false    |
|           true_dual_port_ram/ram__15_8(11)__14_8(11)__13_8(00)__12_8(11)__12_7(01)__12_6(01)__12_5(01)__12_4(01)__12_1(10)           | SDP  |     1      |      1      | WRITE_FIRST  |   false    |
|      true_dual_port_ram/ram__15_8(11)__14_8(11)__13_8(00)__12_8(11)__12_7(01)__12_6(01)__12_5(01)__12_4(01)__12_3(01)__12_1(10)      | SDP  |     1      |      1      | WRITE_FIRST  |   false    |
| true_dual_port_ram/ram__15_8(11)__14_8(11)__13_8(00)__12_8(11)__12_7(01)__12_6(01)__12_5(01)__12_4(01)__12_3(01)__12_2(01)__12_1(10) | SDP  |     1      |      1      | WRITE_FIRST  |   false    |
| true_dual_port_ram/ram__15_8(11)__14_8(11)__13_8(00)__12_8(11)__12_7(01)__12_6(01)__12_5(01)__12_4(01)__12_3(01)__12_2(01)__12_1(01) | SDP  |     1      |      1      | WRITE_FIRST  |   false    |
|                     true_dual_port_ram/ram__15_8(11)__14_8(11)__13_8(11)__12_8(11)__12_7(01)__12_6(01)__12_1(10)                     | SDP  |     1      |      1      | WRITE_FIRST  |   false    |
|                     true_dual_port_ram/ram__15_8(11)__14_8(11)__13_8(11)__12_8(00)__12_7(01)__12_6(01)__12_1(10)                     | SDP  |     1      |      1      | WRITE_FIRST  |   false    |
|                               true_dual_port_ram/ram__15_8(11)__14_8(11)__13_8(11)__12_8(11)__12_1(10)                               | SDP  |     1      |      1      | WRITE_FIRST  |   false    |
|                true_dual_port_ram/ram__15_8(11)__14_8(11)__13_8(11)__12_8(00)__12_7(01)__12_6(01)__12_5(01)__12_1(10)                | SDP  |     1      |      1      | WRITE_FIRST  |   false    |
|           true_dual_port_ram/ram__15_8(11)__14_8(11)__13_8(11)__12_8(00)__12_7(01)__12_6(01)__12_5(01)__12_4(01)__12_1(10)           | SDP  |     1      |      1      | WRITE_FIRST  |   false    |
|      true_dual_port_ram/ram__15_8(11)__14_8(11)__13_8(11)__12_8(00)__12_7(01)__12_6(01)__12_5(01)__12_4(01)__12_3(01)__12_1(10)      | SDP  |     1      |      1      | WRITE_FIRST  |   false    |
| true_dual_port_ram/ram__15_8(11)__14_8(11)__13_8(11)__12_8(00)__12_7(01)__12_6(01)__12_5(01)__12_4(01)__12_3(01)__12_2(01)__12_1(10) | SDP  |     1      |      1      | WRITE_FIRST  |   false    |
| true_dual_port_ram/ram__15_8(11)__14_8(11)__13_8(11)__12_8(00)__12_7(01)__12_6(01)__12_5(01)__12_4(01)__12_3(01)__12_2(01)__12_1(01) | SDP  |     1      |      1      | WRITE_FIRST  |   false    |
|                          true_dual_port_ram/ram__15_8(11)__14_8(11)__13_8(11)__12_8(11)__12_7(01)__12_1(10)                          | SDP  |     1      |      1      | WRITE_FIRST  |   false    |
|                true_dual_port_ram/ram__15_8(11)__14_8(11)__13_8(11)__12_8(11)__12_7(01)__12_6(01)__12_5(01)__12_1(10)                | SDP  |     1      |      1      | WRITE_FIRST  |   false    |
|           true_dual_port_ram/ram__15_8(11)__14_8(11)__13_8(11)__12_8(11)__12_7(01)__12_6(01)__12_5(01)__12_4(01)__12_1(10)           | SDP  |     1      |      1      | WRITE_FIRST  |   false    |
|      true_dual_port_ram/ram__15_8(11)__14_8(11)__13_8(11)__12_8(11)__12_7(01)__12_6(01)__12_5(01)__12_4(01)__12_3(01)__12_1(10)      | SDP  |     1      |      1      | WRITE_FIRST  |   false    |
| true_dual_port_ram/ram__15_8(11)__14_8(11)__13_8(11)__12_8(11)__12_7(01)__12_6(01)__12_5(01)__12_4(01)__12_3(01)__12_2(01)__12_1(10) | SDP  |     1      |      1      | WRITE_FIRST  |   false    |
| true_dual_port_ram/ram__15_8(11)__14_8(11)__13_8(11)__12_8(11)__12_7(01)__12_6(01)__12_5(01)__12_4(01)__12_3(01)__12_2(01)__12_1(01) | SDP  |     1      |      1      | WRITE_FIRST  |   false    |
+--------------------------------------------------------------------------------------------------------------------------------------+------+------------+-------------+--------------+------------+

----------- Memory Block Information (end) ----------

Elapsed time for packing: 0 hours 0 minutes 2 seconds
Elapsed time for placement: 0 hours 1 minutes 50 seconds
