GowinSynthesis start
Running parser ...
Analyzing Verilog file 'C:\Users\Nadhir\Desktop\TP Transmission reception Verilog\UART IP\src\gowin_osc\gowin_osc.v'
Analyzing Verilog file 'C:\Users\Nadhir\Desktop\TP Transmission reception Verilog\UART IP\src\TopLevel.v'
Undeclared symbol 'oscout_o', assumed default net type 'wire'("C:\Users\Nadhir\Desktop\TP Transmission reception Verilog\UART IP\src\TopLevel.v":11)
Analyzing Verilog file 'C:\Users\Nadhir\Desktop\TP Transmission reception Verilog\UART IP\src\uart_rx.v'
Analyzing Verilog file 'C:\Users\Nadhir\Desktop\TP Transmission reception Verilog\UART IP\src\uart_top.v'
Analyzing Verilog file 'C:\Users\Nadhir\Desktop\TP Transmission reception Verilog\UART IP\src\uart_tx.v'
Compiling module 'TopLevel'("C:\Users\Nadhir\Desktop\TP Transmission reception Verilog\UART IP\src\TopLevel.v":1)
Compiling module 'InternalCLK'("C:\Users\Nadhir\Desktop\TP Transmission reception Verilog\UART IP\src\gowin_osc\gowin_osc.v":10)
Compiling module 'uart_top'("C:\Users\Nadhir\Desktop\TP Transmission reception Verilog\UART IP\src\uart_top.v":1)
Compiling module 'uart_tx'("C:\Users\Nadhir\Desktop\TP Transmission reception Verilog\UART IP\src\uart_tx.v":1)
WARN  (EX3791) : Expression size 14 truncated to fit in target size 13("C:\Users\Nadhir\Desktop\TP Transmission reception Verilog\UART IP\src\uart_tx.v":47)
WARN  (EX3791) : Expression size 5 truncated to fit in target size 4("C:\Users\Nadhir\Desktop\TP Transmission reception Verilog\UART IP\src\uart_tx.v":54)
WARN  (EX3791) : Expression size 14 truncated to fit in target size 13("C:\Users\Nadhir\Desktop\TP Transmission reception Verilog\UART IP\src\uart_tx.v":60)
WARN  (EX3791) : Expression size 14 truncated to fit in target size 13("C:\Users\Nadhir\Desktop\TP Transmission reception Verilog\UART IP\src\uart_tx.v":69)
Compiling module 'uart_rx'("C:\Users\Nadhir\Desktop\TP Transmission reception Verilog\UART IP\src\uart_rx.v":1)
WARN  (EX3791) : Expression size 14 truncated to fit in target size 13("C:\Users\Nadhir\Desktop\TP Transmission reception Verilog\UART IP\src\uart_rx.v":45)
WARN  (EX3791) : Expression size 5 truncated to fit in target size 4("C:\Users\Nadhir\Desktop\TP Transmission reception Verilog\UART IP\src\uart_rx.v":51)
WARN  (EX3791) : Expression size 14 truncated to fit in target size 13("C:\Users\Nadhir\Desktop\TP Transmission reception Verilog\UART IP\src\uart_rx.v":57)
WARN  (EX3791) : Expression size 14 truncated to fit in target size 13("C:\Users\Nadhir\Desktop\TP Transmission reception Verilog\UART IP\src\uart_rx.v":65)
NOTE  (EX0101) : Current top module is "TopLevel"
[5%] Running netlist conversion ...
Running device independent optimization ...
[10%] Optimizing Phase 0 completed
[15%] Optimizing Phase 1 completed
[25%] Optimizing Phase 2 completed
Running inference ...
[30%] Inferring Phase 0 completed
[40%] Inferring Phase 1 completed
[50%] Inferring Phase 2 completed
[55%] Inferring Phase 3 completed
Running technical mapping ...
[60%] Tech-Mapping Phase 0 completed
[65%] Tech-Mapping Phase 1 completed
[75%] Tech-Mapping Phase 2 completed
[80%] Tech-Mapping Phase 3 completed
[90%] Tech-Mapping Phase 4 completed
[95%] Generate netlist file "C:\Users\Nadhir\Desktop\TP Transmission reception Verilog\UART IP\impl\gwsynthesis\UART IP.vg" completed
[100%] Generate report file "C:\Users\Nadhir\Desktop\TP Transmission reception Verilog\UART IP\impl\gwsynthesis\UART IP_syn.rpt.html" completed
GowinSynthesis finish
