{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1695443785391 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 17.0.0 Build 595 04/25/2017 SJ Lite Edition " "Version 17.0.0 Build 595 04/25/2017 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1695443785407 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sat Sep 23 00:36:25 2023 " "Processing started: Sat Sep 23 00:36:25 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1695443785407 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1695443785407 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off alu_b -c alu_b " "Command: quartus_map --read_settings_files=on --write_settings_files=off alu_b -c alu_b" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1695443785407 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1695443785606 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1695443785606 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "alu_b.v(16) " "Verilog HDL information at alu_b.v(16): always construct contains both blocking and non-blocking assignments" {  } { { "alu_b.v" "" { Text "D:/intelFPGA_lite/17.0/ECE550D/alu_b/alu_b.v" 16 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1695443793957 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alu_b.v 1 1 " "Found 1 design units, including 1 entities, in source file alu_b.v" { { "Info" "ISGN_ENTITY_NAME" "1 alu_b " "Found entity 1: alu_b" {  } { { "alu_b.v" "" { Text "D:/intelFPGA_lite/17.0/ECE550D/alu_b/alu_b.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1695443793957 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1695443793957 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alu_b_tb.v 1 1 " "Found 1 design units, including 1 entities, in source file alu_b_tb.v" { { "Info" "ISGN_ENTITY_NAME" "1 alu_b_tb " "Found entity 1: alu_b_tb" {  } { { "alu_b_tb.v" "" { Text "D:/intelFPGA_lite/17.0/ECE550D/alu_b/alu_b_tb.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1695443793957 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1695443793957 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "alu_b " "Elaborating entity \"alu_b\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1695443793988 ""}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "data_result alu_b.v(16) " "Verilog HDL Always Construct warning at alu_b.v(16): inferring latch(es) for variable \"data_result\", which holds its previous value in one or more paths through the always construct" {  } { { "alu_b.v" "" { Text "D:/intelFPGA_lite/17.0/ECE550D/alu_b/alu_b.v" 16 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1695443793988 "|alu_b"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "overflow alu_b.v(16) " "Verilog HDL Always Construct warning at alu_b.v(16): inferring latch(es) for variable \"overflow\", which holds its previous value in one or more paths through the always construct" {  } { { "alu_b.v" "" { Text "D:/intelFPGA_lite/17.0/ECE550D/alu_b/alu_b.v" 16 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1695443793988 "|alu_b"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "overflow alu_b.v(16) " "Inferred latch for \"overflow\" at alu_b.v(16)" {  } { { "alu_b.v" "" { Text "D:/intelFPGA_lite/17.0/ECE550D/alu_b/alu_b.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1695443793988 "|alu_b"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_result\[0\] alu_b.v(16) " "Inferred latch for \"data_result\[0\]\" at alu_b.v(16)" {  } { { "alu_b.v" "" { Text "D:/intelFPGA_lite/17.0/ECE550D/alu_b/alu_b.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1695443793988 "|alu_b"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_result\[1\] alu_b.v(16) " "Inferred latch for \"data_result\[1\]\" at alu_b.v(16)" {  } { { "alu_b.v" "" { Text "D:/intelFPGA_lite/17.0/ECE550D/alu_b/alu_b.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1695443793988 "|alu_b"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_result\[2\] alu_b.v(16) " "Inferred latch for \"data_result\[2\]\" at alu_b.v(16)" {  } { { "alu_b.v" "" { Text "D:/intelFPGA_lite/17.0/ECE550D/alu_b/alu_b.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1695443793988 "|alu_b"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_result\[3\] alu_b.v(16) " "Inferred latch for \"data_result\[3\]\" at alu_b.v(16)" {  } { { "alu_b.v" "" { Text "D:/intelFPGA_lite/17.0/ECE550D/alu_b/alu_b.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1695443793988 "|alu_b"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_result\[4\] alu_b.v(16) " "Inferred latch for \"data_result\[4\]\" at alu_b.v(16)" {  } { { "alu_b.v" "" { Text "D:/intelFPGA_lite/17.0/ECE550D/alu_b/alu_b.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1695443793988 "|alu_b"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_result\[5\] alu_b.v(16) " "Inferred latch for \"data_result\[5\]\" at alu_b.v(16)" {  } { { "alu_b.v" "" { Text "D:/intelFPGA_lite/17.0/ECE550D/alu_b/alu_b.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1695443793988 "|alu_b"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_result\[6\] alu_b.v(16) " "Inferred latch for \"data_result\[6\]\" at alu_b.v(16)" {  } { { "alu_b.v" "" { Text "D:/intelFPGA_lite/17.0/ECE550D/alu_b/alu_b.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1695443793988 "|alu_b"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_result\[7\] alu_b.v(16) " "Inferred latch for \"data_result\[7\]\" at alu_b.v(16)" {  } { { "alu_b.v" "" { Text "D:/intelFPGA_lite/17.0/ECE550D/alu_b/alu_b.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1695443793988 "|alu_b"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_result\[8\] alu_b.v(16) " "Inferred latch for \"data_result\[8\]\" at alu_b.v(16)" {  } { { "alu_b.v" "" { Text "D:/intelFPGA_lite/17.0/ECE550D/alu_b/alu_b.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1695443793988 "|alu_b"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_result\[9\] alu_b.v(16) " "Inferred latch for \"data_result\[9\]\" at alu_b.v(16)" {  } { { "alu_b.v" "" { Text "D:/intelFPGA_lite/17.0/ECE550D/alu_b/alu_b.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1695443793988 "|alu_b"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_result\[10\] alu_b.v(16) " "Inferred latch for \"data_result\[10\]\" at alu_b.v(16)" {  } { { "alu_b.v" "" { Text "D:/intelFPGA_lite/17.0/ECE550D/alu_b/alu_b.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1695443793988 "|alu_b"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_result\[11\] alu_b.v(16) " "Inferred latch for \"data_result\[11\]\" at alu_b.v(16)" {  } { { "alu_b.v" "" { Text "D:/intelFPGA_lite/17.0/ECE550D/alu_b/alu_b.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1695443793988 "|alu_b"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_result\[12\] alu_b.v(16) " "Inferred latch for \"data_result\[12\]\" at alu_b.v(16)" {  } { { "alu_b.v" "" { Text "D:/intelFPGA_lite/17.0/ECE550D/alu_b/alu_b.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1695443793988 "|alu_b"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_result\[13\] alu_b.v(16) " "Inferred latch for \"data_result\[13\]\" at alu_b.v(16)" {  } { { "alu_b.v" "" { Text "D:/intelFPGA_lite/17.0/ECE550D/alu_b/alu_b.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1695443793988 "|alu_b"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_result\[14\] alu_b.v(16) " "Inferred latch for \"data_result\[14\]\" at alu_b.v(16)" {  } { { "alu_b.v" "" { Text "D:/intelFPGA_lite/17.0/ECE550D/alu_b/alu_b.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1695443793988 "|alu_b"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_result\[15\] alu_b.v(16) " "Inferred latch for \"data_result\[15\]\" at alu_b.v(16)" {  } { { "alu_b.v" "" { Text "D:/intelFPGA_lite/17.0/ECE550D/alu_b/alu_b.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1695443793988 "|alu_b"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_result\[16\] alu_b.v(16) " "Inferred latch for \"data_result\[16\]\" at alu_b.v(16)" {  } { { "alu_b.v" "" { Text "D:/intelFPGA_lite/17.0/ECE550D/alu_b/alu_b.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1695443793988 "|alu_b"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_result\[17\] alu_b.v(16) " "Inferred latch for \"data_result\[17\]\" at alu_b.v(16)" {  } { { "alu_b.v" "" { Text "D:/intelFPGA_lite/17.0/ECE550D/alu_b/alu_b.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1695443793988 "|alu_b"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_result\[18\] alu_b.v(16) " "Inferred latch for \"data_result\[18\]\" at alu_b.v(16)" {  } { { "alu_b.v" "" { Text "D:/intelFPGA_lite/17.0/ECE550D/alu_b/alu_b.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1695443793988 "|alu_b"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_result\[19\] alu_b.v(16) " "Inferred latch for \"data_result\[19\]\" at alu_b.v(16)" {  } { { "alu_b.v" "" { Text "D:/intelFPGA_lite/17.0/ECE550D/alu_b/alu_b.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1695443793988 "|alu_b"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_result\[20\] alu_b.v(16) " "Inferred latch for \"data_result\[20\]\" at alu_b.v(16)" {  } { { "alu_b.v" "" { Text "D:/intelFPGA_lite/17.0/ECE550D/alu_b/alu_b.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1695443793988 "|alu_b"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_result\[21\] alu_b.v(16) " "Inferred latch for \"data_result\[21\]\" at alu_b.v(16)" {  } { { "alu_b.v" "" { Text "D:/intelFPGA_lite/17.0/ECE550D/alu_b/alu_b.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1695443793988 "|alu_b"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_result\[22\] alu_b.v(16) " "Inferred latch for \"data_result\[22\]\" at alu_b.v(16)" {  } { { "alu_b.v" "" { Text "D:/intelFPGA_lite/17.0/ECE550D/alu_b/alu_b.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1695443793988 "|alu_b"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_result\[23\] alu_b.v(16) " "Inferred latch for \"data_result\[23\]\" at alu_b.v(16)" {  } { { "alu_b.v" "" { Text "D:/intelFPGA_lite/17.0/ECE550D/alu_b/alu_b.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1695443793988 "|alu_b"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_result\[24\] alu_b.v(16) " "Inferred latch for \"data_result\[24\]\" at alu_b.v(16)" {  } { { "alu_b.v" "" { Text "D:/intelFPGA_lite/17.0/ECE550D/alu_b/alu_b.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1695443793988 "|alu_b"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_result\[25\] alu_b.v(16) " "Inferred latch for \"data_result\[25\]\" at alu_b.v(16)" {  } { { "alu_b.v" "" { Text "D:/intelFPGA_lite/17.0/ECE550D/alu_b/alu_b.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1695443793988 "|alu_b"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_result\[26\] alu_b.v(16) " "Inferred latch for \"data_result\[26\]\" at alu_b.v(16)" {  } { { "alu_b.v" "" { Text "D:/intelFPGA_lite/17.0/ECE550D/alu_b/alu_b.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1695443793988 "|alu_b"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_result\[27\] alu_b.v(16) " "Inferred latch for \"data_result\[27\]\" at alu_b.v(16)" {  } { { "alu_b.v" "" { Text "D:/intelFPGA_lite/17.0/ECE550D/alu_b/alu_b.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1695443793988 "|alu_b"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_result\[28\] alu_b.v(16) " "Inferred latch for \"data_result\[28\]\" at alu_b.v(16)" {  } { { "alu_b.v" "" { Text "D:/intelFPGA_lite/17.0/ECE550D/alu_b/alu_b.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1695443793988 "|alu_b"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_result\[29\] alu_b.v(16) " "Inferred latch for \"data_result\[29\]\" at alu_b.v(16)" {  } { { "alu_b.v" "" { Text "D:/intelFPGA_lite/17.0/ECE550D/alu_b/alu_b.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1695443793988 "|alu_b"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_result\[30\] alu_b.v(16) " "Inferred latch for \"data_result\[30\]\" at alu_b.v(16)" {  } { { "alu_b.v" "" { Text "D:/intelFPGA_lite/17.0/ECE550D/alu_b/alu_b.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1695443793988 "|alu_b"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_result\[31\] alu_b.v(16) " "Inferred latch for \"data_result\[31\]\" at alu_b.v(16)" {  } { { "alu_b.v" "" { Text "D:/intelFPGA_lite/17.0/ECE550D/alu_b/alu_b.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1695443793988 "|alu_b"}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "data_result\[0\]\$latch " "Latch data_result\[0\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ctrl_ALUopcode\[2\] " "Ports D and ENA on the latch are fed by the same signal ctrl_ALUopcode\[2\]" {  } { { "alu_b.v" "" { Text "D:/intelFPGA_lite/17.0/ECE550D/alu_b/alu_b.v" 3 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1695443794411 ""}  } { { "alu_b.v" "" { Text "D:/intelFPGA_lite/17.0/ECE550D/alu_b/alu_b.v" 16 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1695443794411 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "data_result\[1\]\$latch " "Latch data_result\[1\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ctrl_ALUopcode\[2\] " "Ports D and ENA on the latch are fed by the same signal ctrl_ALUopcode\[2\]" {  } { { "alu_b.v" "" { Text "D:/intelFPGA_lite/17.0/ECE550D/alu_b/alu_b.v" 3 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1695443794411 ""}  } { { "alu_b.v" "" { Text "D:/intelFPGA_lite/17.0/ECE550D/alu_b/alu_b.v" 16 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1695443794411 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "data_result\[2\]\$latch " "Latch data_result\[2\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ctrl_ALUopcode\[2\] " "Ports D and ENA on the latch are fed by the same signal ctrl_ALUopcode\[2\]" {  } { { "alu_b.v" "" { Text "D:/intelFPGA_lite/17.0/ECE550D/alu_b/alu_b.v" 3 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1695443794411 ""}  } { { "alu_b.v" "" { Text "D:/intelFPGA_lite/17.0/ECE550D/alu_b/alu_b.v" 16 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1695443794411 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "data_result\[3\]\$latch " "Latch data_result\[3\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ctrl_ALUopcode\[2\] " "Ports D and ENA on the latch are fed by the same signal ctrl_ALUopcode\[2\]" {  } { { "alu_b.v" "" { Text "D:/intelFPGA_lite/17.0/ECE550D/alu_b/alu_b.v" 3 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1695443794411 ""}  } { { "alu_b.v" "" { Text "D:/intelFPGA_lite/17.0/ECE550D/alu_b/alu_b.v" 16 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1695443794411 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "data_result\[4\]\$latch " "Latch data_result\[4\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ctrl_ALUopcode\[2\] " "Ports D and ENA on the latch are fed by the same signal ctrl_ALUopcode\[2\]" {  } { { "alu_b.v" "" { Text "D:/intelFPGA_lite/17.0/ECE550D/alu_b/alu_b.v" 3 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1695443794411 ""}  } { { "alu_b.v" "" { Text "D:/intelFPGA_lite/17.0/ECE550D/alu_b/alu_b.v" 16 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1695443794411 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "data_result\[5\]\$latch " "Latch data_result\[5\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ctrl_ALUopcode\[2\] " "Ports D and ENA on the latch are fed by the same signal ctrl_ALUopcode\[2\]" {  } { { "alu_b.v" "" { Text "D:/intelFPGA_lite/17.0/ECE550D/alu_b/alu_b.v" 3 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1695443794411 ""}  } { { "alu_b.v" "" { Text "D:/intelFPGA_lite/17.0/ECE550D/alu_b/alu_b.v" 16 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1695443794411 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "data_result\[6\]\$latch " "Latch data_result\[6\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ctrl_ALUopcode\[2\] " "Ports D and ENA on the latch are fed by the same signal ctrl_ALUopcode\[2\]" {  } { { "alu_b.v" "" { Text "D:/intelFPGA_lite/17.0/ECE550D/alu_b/alu_b.v" 3 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1695443794411 ""}  } { { "alu_b.v" "" { Text "D:/intelFPGA_lite/17.0/ECE550D/alu_b/alu_b.v" 16 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1695443794411 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "data_result\[7\]\$latch " "Latch data_result\[7\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ctrl_ALUopcode\[2\] " "Ports D and ENA on the latch are fed by the same signal ctrl_ALUopcode\[2\]" {  } { { "alu_b.v" "" { Text "D:/intelFPGA_lite/17.0/ECE550D/alu_b/alu_b.v" 3 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1695443794411 ""}  } { { "alu_b.v" "" { Text "D:/intelFPGA_lite/17.0/ECE550D/alu_b/alu_b.v" 16 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1695443794411 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "data_result\[8\]\$latch " "Latch data_result\[8\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ctrl_ALUopcode\[2\] " "Ports D and ENA on the latch are fed by the same signal ctrl_ALUopcode\[2\]" {  } { { "alu_b.v" "" { Text "D:/intelFPGA_lite/17.0/ECE550D/alu_b/alu_b.v" 3 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1695443794411 ""}  } { { "alu_b.v" "" { Text "D:/intelFPGA_lite/17.0/ECE550D/alu_b/alu_b.v" 16 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1695443794411 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "data_result\[9\]\$latch " "Latch data_result\[9\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ctrl_ALUopcode\[2\] " "Ports D and ENA on the latch are fed by the same signal ctrl_ALUopcode\[2\]" {  } { { "alu_b.v" "" { Text "D:/intelFPGA_lite/17.0/ECE550D/alu_b/alu_b.v" 3 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1695443794411 ""}  } { { "alu_b.v" "" { Text "D:/intelFPGA_lite/17.0/ECE550D/alu_b/alu_b.v" 16 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1695443794411 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "data_result\[10\]\$latch " "Latch data_result\[10\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ctrl_ALUopcode\[2\] " "Ports D and ENA on the latch are fed by the same signal ctrl_ALUopcode\[2\]" {  } { { "alu_b.v" "" { Text "D:/intelFPGA_lite/17.0/ECE550D/alu_b/alu_b.v" 3 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1695443794411 ""}  } { { "alu_b.v" "" { Text "D:/intelFPGA_lite/17.0/ECE550D/alu_b/alu_b.v" 16 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1695443794411 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "data_result\[11\]\$latch " "Latch data_result\[11\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ctrl_ALUopcode\[2\] " "Ports D and ENA on the latch are fed by the same signal ctrl_ALUopcode\[2\]" {  } { { "alu_b.v" "" { Text "D:/intelFPGA_lite/17.0/ECE550D/alu_b/alu_b.v" 3 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1695443794411 ""}  } { { "alu_b.v" "" { Text "D:/intelFPGA_lite/17.0/ECE550D/alu_b/alu_b.v" 16 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1695443794411 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "data_result\[12\]\$latch " "Latch data_result\[12\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ctrl_ALUopcode\[2\] " "Ports D and ENA on the latch are fed by the same signal ctrl_ALUopcode\[2\]" {  } { { "alu_b.v" "" { Text "D:/intelFPGA_lite/17.0/ECE550D/alu_b/alu_b.v" 3 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1695443794411 ""}  } { { "alu_b.v" "" { Text "D:/intelFPGA_lite/17.0/ECE550D/alu_b/alu_b.v" 16 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1695443794411 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "data_result\[13\]\$latch " "Latch data_result\[13\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ctrl_ALUopcode\[2\] " "Ports D and ENA on the latch are fed by the same signal ctrl_ALUopcode\[2\]" {  } { { "alu_b.v" "" { Text "D:/intelFPGA_lite/17.0/ECE550D/alu_b/alu_b.v" 3 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1695443794411 ""}  } { { "alu_b.v" "" { Text "D:/intelFPGA_lite/17.0/ECE550D/alu_b/alu_b.v" 16 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1695443794411 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "data_result\[14\]\$latch " "Latch data_result\[14\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ctrl_ALUopcode\[2\] " "Ports D and ENA on the latch are fed by the same signal ctrl_ALUopcode\[2\]" {  } { { "alu_b.v" "" { Text "D:/intelFPGA_lite/17.0/ECE550D/alu_b/alu_b.v" 3 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1695443794411 ""}  } { { "alu_b.v" "" { Text "D:/intelFPGA_lite/17.0/ECE550D/alu_b/alu_b.v" 16 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1695443794411 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "data_result\[15\]\$latch " "Latch data_result\[15\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ctrl_ALUopcode\[2\] " "Ports D and ENA on the latch are fed by the same signal ctrl_ALUopcode\[2\]" {  } { { "alu_b.v" "" { Text "D:/intelFPGA_lite/17.0/ECE550D/alu_b/alu_b.v" 3 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1695443794411 ""}  } { { "alu_b.v" "" { Text "D:/intelFPGA_lite/17.0/ECE550D/alu_b/alu_b.v" 16 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1695443794411 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "data_result\[16\]\$latch " "Latch data_result\[16\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ctrl_ALUopcode\[2\] " "Ports D and ENA on the latch are fed by the same signal ctrl_ALUopcode\[2\]" {  } { { "alu_b.v" "" { Text "D:/intelFPGA_lite/17.0/ECE550D/alu_b/alu_b.v" 3 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1695443794411 ""}  } { { "alu_b.v" "" { Text "D:/intelFPGA_lite/17.0/ECE550D/alu_b/alu_b.v" 16 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1695443794411 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "data_result\[17\]\$latch " "Latch data_result\[17\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ctrl_ALUopcode\[2\] " "Ports D and ENA on the latch are fed by the same signal ctrl_ALUopcode\[2\]" {  } { { "alu_b.v" "" { Text "D:/intelFPGA_lite/17.0/ECE550D/alu_b/alu_b.v" 3 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1695443794411 ""}  } { { "alu_b.v" "" { Text "D:/intelFPGA_lite/17.0/ECE550D/alu_b/alu_b.v" 16 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1695443794411 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "data_result\[18\]\$latch " "Latch data_result\[18\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ctrl_ALUopcode\[2\] " "Ports D and ENA on the latch are fed by the same signal ctrl_ALUopcode\[2\]" {  } { { "alu_b.v" "" { Text "D:/intelFPGA_lite/17.0/ECE550D/alu_b/alu_b.v" 3 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1695443794411 ""}  } { { "alu_b.v" "" { Text "D:/intelFPGA_lite/17.0/ECE550D/alu_b/alu_b.v" 16 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1695443794411 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "data_result\[19\]\$latch " "Latch data_result\[19\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ctrl_ALUopcode\[2\] " "Ports D and ENA on the latch are fed by the same signal ctrl_ALUopcode\[2\]" {  } { { "alu_b.v" "" { Text "D:/intelFPGA_lite/17.0/ECE550D/alu_b/alu_b.v" 3 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1695443794411 ""}  } { { "alu_b.v" "" { Text "D:/intelFPGA_lite/17.0/ECE550D/alu_b/alu_b.v" 16 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1695443794411 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "data_result\[20\]\$latch " "Latch data_result\[20\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ctrl_ALUopcode\[2\] " "Ports D and ENA on the latch are fed by the same signal ctrl_ALUopcode\[2\]" {  } { { "alu_b.v" "" { Text "D:/intelFPGA_lite/17.0/ECE550D/alu_b/alu_b.v" 3 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1695443794411 ""}  } { { "alu_b.v" "" { Text "D:/intelFPGA_lite/17.0/ECE550D/alu_b/alu_b.v" 16 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1695443794411 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "data_result\[21\]\$latch " "Latch data_result\[21\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ctrl_ALUopcode\[2\] " "Ports D and ENA on the latch are fed by the same signal ctrl_ALUopcode\[2\]" {  } { { "alu_b.v" "" { Text "D:/intelFPGA_lite/17.0/ECE550D/alu_b/alu_b.v" 3 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1695443794411 ""}  } { { "alu_b.v" "" { Text "D:/intelFPGA_lite/17.0/ECE550D/alu_b/alu_b.v" 16 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1695443794411 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "data_result\[22\]\$latch " "Latch data_result\[22\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ctrl_ALUopcode\[2\] " "Ports D and ENA on the latch are fed by the same signal ctrl_ALUopcode\[2\]" {  } { { "alu_b.v" "" { Text "D:/intelFPGA_lite/17.0/ECE550D/alu_b/alu_b.v" 3 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1695443794411 ""}  } { { "alu_b.v" "" { Text "D:/intelFPGA_lite/17.0/ECE550D/alu_b/alu_b.v" 16 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1695443794411 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "data_result\[23\]\$latch " "Latch data_result\[23\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ctrl_ALUopcode\[2\] " "Ports D and ENA on the latch are fed by the same signal ctrl_ALUopcode\[2\]" {  } { { "alu_b.v" "" { Text "D:/intelFPGA_lite/17.0/ECE550D/alu_b/alu_b.v" 3 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1695443794411 ""}  } { { "alu_b.v" "" { Text "D:/intelFPGA_lite/17.0/ECE550D/alu_b/alu_b.v" 16 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1695443794411 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "data_result\[24\]\$latch " "Latch data_result\[24\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ctrl_ALUopcode\[2\] " "Ports D and ENA on the latch are fed by the same signal ctrl_ALUopcode\[2\]" {  } { { "alu_b.v" "" { Text "D:/intelFPGA_lite/17.0/ECE550D/alu_b/alu_b.v" 3 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1695443794411 ""}  } { { "alu_b.v" "" { Text "D:/intelFPGA_lite/17.0/ECE550D/alu_b/alu_b.v" 16 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1695443794411 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "data_result\[25\]\$latch " "Latch data_result\[25\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ctrl_ALUopcode\[2\] " "Ports D and ENA on the latch are fed by the same signal ctrl_ALUopcode\[2\]" {  } { { "alu_b.v" "" { Text "D:/intelFPGA_lite/17.0/ECE550D/alu_b/alu_b.v" 3 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1695443794411 ""}  } { { "alu_b.v" "" { Text "D:/intelFPGA_lite/17.0/ECE550D/alu_b/alu_b.v" 16 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1695443794411 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "data_result\[26\]\$latch " "Latch data_result\[26\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ctrl_ALUopcode\[2\] " "Ports D and ENA on the latch are fed by the same signal ctrl_ALUopcode\[2\]" {  } { { "alu_b.v" "" { Text "D:/intelFPGA_lite/17.0/ECE550D/alu_b/alu_b.v" 3 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1695443794411 ""}  } { { "alu_b.v" "" { Text "D:/intelFPGA_lite/17.0/ECE550D/alu_b/alu_b.v" 16 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1695443794411 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "data_result\[27\]\$latch " "Latch data_result\[27\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ctrl_ALUopcode\[2\] " "Ports D and ENA on the latch are fed by the same signal ctrl_ALUopcode\[2\]" {  } { { "alu_b.v" "" { Text "D:/intelFPGA_lite/17.0/ECE550D/alu_b/alu_b.v" 3 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1695443794411 ""}  } { { "alu_b.v" "" { Text "D:/intelFPGA_lite/17.0/ECE550D/alu_b/alu_b.v" 16 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1695443794411 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "data_result\[28\]\$latch " "Latch data_result\[28\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ctrl_ALUopcode\[2\] " "Ports D and ENA on the latch are fed by the same signal ctrl_ALUopcode\[2\]" {  } { { "alu_b.v" "" { Text "D:/intelFPGA_lite/17.0/ECE550D/alu_b/alu_b.v" 3 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1695443794411 ""}  } { { "alu_b.v" "" { Text "D:/intelFPGA_lite/17.0/ECE550D/alu_b/alu_b.v" 16 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1695443794411 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "data_result\[29\]\$latch " "Latch data_result\[29\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ctrl_ALUopcode\[2\] " "Ports D and ENA on the latch are fed by the same signal ctrl_ALUopcode\[2\]" {  } { { "alu_b.v" "" { Text "D:/intelFPGA_lite/17.0/ECE550D/alu_b/alu_b.v" 3 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1695443794411 ""}  } { { "alu_b.v" "" { Text "D:/intelFPGA_lite/17.0/ECE550D/alu_b/alu_b.v" 16 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1695443794411 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "data_result\[30\]\$latch " "Latch data_result\[30\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ctrl_ALUopcode\[3\] " "Ports D and ENA on the latch are fed by the same signal ctrl_ALUopcode\[3\]" {  } { { "alu_b.v" "" { Text "D:/intelFPGA_lite/17.0/ECE550D/alu_b/alu_b.v" 3 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1695443794411 ""}  } { { "alu_b.v" "" { Text "D:/intelFPGA_lite/17.0/ECE550D/alu_b/alu_b.v" 16 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1695443794411 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "data_result\[31\]\$latch " "Latch data_result\[31\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ctrl_ALUopcode\[1\] " "Ports D and ENA on the latch are fed by the same signal ctrl_ALUopcode\[1\]" {  } { { "alu_b.v" "" { Text "D:/intelFPGA_lite/17.0/ECE550D/alu_b/alu_b.v" 3 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1695443794411 ""}  } { { "alu_b.v" "" { Text "D:/intelFPGA_lite/17.0/ECE550D/alu_b/alu_b.v" 16 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1695443794411 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1695443794740 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "D:/intelFPGA_lite/17.0/ECE550D/alu_b/output_files/alu_b.map.smsg " "Generated suppressed messages file D:/intelFPGA_lite/17.0/ECE550D/alu_b/output_files/alu_b.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1695443795442 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1695443795536 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1695443795536 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "642 " "Implemented 642 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "74 " "Implemented 74 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1695443795567 ""} { "Info" "ICUT_CUT_TM_OPINS" "35 " "Implemented 35 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1695443795567 ""} { "Info" "ICUT_CUT_TM_LCELLS" "533 " "Implemented 533 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1695443795567 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1695443795567 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 67 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 67 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4767 " "Peak virtual memory: 4767 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1695443795583 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sat Sep 23 00:36:35 2023 " "Processing ended: Sat Sep 23 00:36:35 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1695443795583 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:10 " "Elapsed time: 00:00:10" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1695443795583 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:23 " "Total CPU time (on all processors): 00:00:23" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1695443795583 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1695443795583 ""}
