// Verilog netlist produced by program LSE :  version Radiant Software (64-bit) 2024.1.0.34.2
// Netlist written on Thu Sep 19 12:28:10 2024
// Source file index table: 
// Object locations will have the form @<file_index>(<first_ line>[<left_column>],<last_line>[<right_column>])
// file 0 "c:/lattice radiant/ip/pmi/pmi_ice40up.v"
// file 1 "c:/lattice radiant/ip/pmi/pmi_ice40up.vhd"
// file 2 "c:/users/spenc/onedrive/desktop/microps/microp-lab3/fpga/radiant_project/lab3_jb/source/impl_1/systemverilog.sv"
// file 3 "c:/users/spenc/onedrive/desktop/microps/microp-lab3/fpga/radiant_project/lab3_jb/source/impl_1/button_decoder_bounce.sv"
// file 4 "c:/users/spenc/onedrive/desktop/microps/microp-lab3/fpga/radiant_project/lab3_jb/source/impl_1/seven_seg_decoder.sv"
// file 5 "c:/users/spenc/onedrive/desktop/microps/microp-lab3/fpga/radiant_project/lab3_jb/source/impl_1/syncronizer.sv"
// file 6 "c:/lattice radiant/cae_library/simulation/verilog/ice40up/ccu2_b.v"
// file 7 "c:/lattice radiant/cae_library/simulation/verilog/ice40up/fd1p3bz.v"
// file 8 "c:/lattice radiant/cae_library/simulation/verilog/ice40up/fd1p3dz.v"
// file 9 "c:/lattice radiant/cae_library/simulation/verilog/ice40up/fd1p3iz.v"
// file 10 "c:/lattice radiant/cae_library/simulation/verilog/ice40up/fd1p3jz.v"
// file 11 "c:/lattice radiant/cae_library/simulation/verilog/ice40up/hsosc.v"
// file 12 "c:/lattice radiant/cae_library/simulation/verilog/ice40up/hsosc1p8v.v"
// file 13 "c:/lattice radiant/cae_library/simulation/verilog/ice40up/ib.v"
// file 14 "c:/lattice radiant/cae_library/simulation/verilog/ice40up/ifd1p3az.v"
// file 15 "c:/lattice radiant/cae_library/simulation/verilog/ice40up/lsosc.v"
// file 16 "c:/lattice radiant/cae_library/simulation/verilog/ice40up/lsosc1p8v.v"
// file 17 "c:/lattice radiant/cae_library/simulation/verilog/ice40up/ob.v"
// file 18 "c:/lattice radiant/cae_library/simulation/verilog/ice40up/obz_b.v"
// file 19 "c:/lattice radiant/cae_library/simulation/verilog/ice40up/ofd1p3az.v"
// file 20 "c:/lattice radiant/cae_library/simulation/verilog/ice40up/pdp4k.v"
// file 21 "c:/lattice radiant/cae_library/simulation/verilog/ice40up/rgb.v"
// file 22 "c:/lattice radiant/cae_library/simulation/verilog/ice40up/rgb1p8v.v"
// file 23 "c:/lattice radiant/cae_library/simulation/verilog/ice40up/sp256k.v"
// file 24 "c:/lattice radiant/cae_library/simulation/verilog/ice40up/legacy.v"
// file 25 "c:/lattice radiant/ip/common/adder/rtl/lscc_adder.v"
// file 26 "c:/lattice radiant/ip/common/adder_subtractor/rtl/lscc_add_sub.v"
// file 27 "c:/lattice radiant/ip/common/complex_mult/rtl/lscc_complex_mult.v"
// file 28 "c:/lattice radiant/ip/common/counter/rtl/lscc_cntr.v"
// file 29 "c:/lattice radiant/ip/common/fifo/rtl/lscc_fifo.v"
// file 30 "c:/lattice radiant/ip/common/fifo_dc/rtl/lscc_fifo_dc.v"
// file 31 "c:/lattice radiant/ip/common/mult_accumulate/rtl/lscc_mult_accumulate.v"
// file 32 "c:/lattice radiant/ip/common/mult_add_sub/rtl/lscc_mult_add_sub.v"
// file 33 "c:/lattice radiant/ip/common/mult_add_sub_sum/rtl/lscc_mult_add_sub_sum.v"
// file 34 "c:/lattice radiant/ip/common/multiplier/rtl/lscc_multiplier.v"
// file 35 "c:/lattice radiant/ip/common/ram_dp/rtl/lscc_ram_dp.v"
// file 36 "c:/lattice radiant/ip/common/ram_dq/rtl/lscc_ram_dq.v"
// file 37 "c:/lattice radiant/ip/common/rom/rtl/lscc_rom.v"
// file 38 "c:/lattice radiant/ip/common/subtractor/rtl/lscc_subtractor.v"
// file 39 "c:/lattice radiant/ip/pmi/pmi_add.v"
// file 40 "c:/lattice radiant/ip/pmi/pmi_addsub.v"
// file 41 "c:/lattice radiant/ip/pmi/pmi_complex_mult.v"
// file 42 "c:/lattice radiant/ip/pmi/pmi_counter.v"
// file 43 "c:/lattice radiant/ip/pmi/pmi_dsp.v"
// file 44 "c:/lattice radiant/ip/pmi/pmi_fifo.v"
// file 45 "c:/lattice radiant/ip/pmi/pmi_fifo_dc.v"
// file 46 "c:/lattice radiant/ip/pmi/pmi_mac.v"
// file 47 "c:/lattice radiant/ip/pmi/pmi_mult.v"
// file 48 "c:/lattice radiant/ip/pmi/pmi_multaddsub.v"
// file 49 "c:/lattice radiant/ip/pmi/pmi_multaddsubsum.v"
// file 50 "c:/lattice radiant/ip/pmi/pmi_ram_dp.v"
// file 51 "c:/lattice radiant/ip/pmi/pmi_ram_dp_be.v"
// file 52 "c:/lattice radiant/ip/pmi/pmi_ram_dq.v"
// file 53 "c:/lattice radiant/ip/pmi/pmi_ram_dq_be.v"
// file 54 "c:/lattice radiant/ip/pmi/pmi_rom.v"
// file 55 "c:/lattice radiant/ip/pmi/pmi_sub.v"

//
// Verilog Description of module top
//

module top (input reset, input [3:0]col, output [3:0]r_sel, output [6:0]seg, 
            output [1:0]osc);
    
    
    wire GND_net, reset_c, col_c_3, col_c_2, col_c_1, col_c_0, VCC_net;
    
    VHI i4 (.Z(VCC_net));
    (* lineinfo="@2(7[14],7[19])" *) IB reset_pad (.I(reset), .O(reset_c));
    VLO i1 (.Z(GND_net));
    (* lineinfo="@2(8[20],8[23])" *) IB \col_pad[3]  (.I(col[3]), .O(col_c_3));
    (* lineinfo="@2(10[21],10[24])" *) OB \seg_pad[2]  (.I(GND_net), .O(seg[2]));
    (* lineinfo="@2(10[21],10[24])" *) OB \seg_pad[1]  (.I(GND_net), .O(seg[1]));
    (* lineinfo="@2(10[21],10[24])" *) OB \seg_pad[0]  (.I(VCC_net), .O(seg[0]));
    (* lineinfo="@2(9[21],9[26])" *) OB \r_sel_pad[0]  (.I(GND_net), .O(r_sel[0]));
    (* lineinfo="@2(8[20],8[23])" *) IB \col_pad[1]  (.I(col[1]), .O(col_c_1));
    (* lineinfo="@2(11[21],11[24])" *) OB \osc_pad[1]  (.I(VCC_net), .O(osc[1]));
    (* lineinfo="@2(8[20],8[23])" *) IB \col_pad[2]  (.I(col[2]), .O(col_c_2));
    (* lineinfo="@2(8[20],8[23])" *) IB \col_pad[0]  (.I(col[0]), .O(col_c_0));
    (* lineinfo="@2(10[21],10[24])" *) OB \seg_pad[6]  (.I(GND_net), .O(seg[6]));
    (* lineinfo="@2(10[21],10[24])" *) OB \seg_pad[5]  (.I(GND_net), .O(seg[5]));
    (* lineinfo="@2(10[21],10[24])" *) OB \seg_pad[4]  (.I(GND_net), .O(seg[4]));
    (* lineinfo="@2(10[21],10[24])" *) OB \seg_pad[3]  (.I(GND_net), .O(seg[3]));
    (* lineinfo="@2(11[21],11[24])" *) OB \osc_pad[0]  (.I(GND_net), .O(osc[0]));
    (* lineinfo="@2(9[21],9[26])" *) OB \r_sel_pad[3]  (.I(GND_net), .O(r_sel[3]));
    (* lineinfo="@2(9[21],9[26])" *) OB \r_sel_pad[2]  (.I(GND_net), .O(r_sel[2]));
    (* lineinfo="@2(9[21],9[26])" *) OB \r_sel_pad[1]  (.I(GND_net), .O(r_sel[1]));
    
endmodule
