<?xml version="1.0" encoding="utf-8"?>
<FitData version="10.22" sku="H410" HarnessProject="" HarnessLabel="" HarnessRevision="" >
    <BuildSettings label="Build Settings">
        <BuildResults label="Image Build Settings">
            <BuildOutputFilename value="$DestDir\outimage.bin" label="Output Path" />
            <BuildFWUpdateOutputFilename value="$DestDir\FWUpdate.bin" label="FWUpdate Output Path" />
            <BuildFWUpdateWithFullImage value="No" value_list="No,,Yes" label="Build FWUpdate With Full Image" />
            <GenIntermediateFiles value="No" value_list="No,,Yes" label="Generate Intermediate Files" />
            <BootGrdWrn value="Yes" value_list="No,,Yes" label="Enable Boot Guard warning message at build time" />
            <PTTWrn value="Yes" value_list="No,,Yes" label="Enable Intel (R) Platform Trust Technology warning message at build time" />
            <RegionOrder value="53241" label="Region Order" help_text="1=BIOS, 2=ME/IFWI, 3=GbE, 4=PDR, 5=EC" />
            <IfwiBuildVersion value="0x0" help_text="32-bit value to use as the IFWI build version number" />
            <MeuToolPath value="" label="Intel(R) Manifest Extension Utility Path" />
            <SigningToolPath value="" label="Signing Tool Path" />
            <SigningTool value="OpenSSL" value_list="OpenSSL,,Disabled" label="Signing Tool" />
        </BuildResults>
        <PathVars label="Environment Variables">
            <WorkingDir value="." label="$WorkingDir" help_text="Path for environment variable $WorkingDir" />
            <SourceDir value="." label="$SourceDir" help_text="Path for environment variable $SourceDir" />
            <DestDir value="." label="$DestDir" help_text="Path for environment variable $DestDir" />
            <UserVar1 value="." label="$UserVar1" help_text="Path for environment variable $UserVar1" />
            <UserVar2 value="." label="$UserVar2" help_text="Path for environment variable $UserVar2" />
            <UserVar3 value="." label="$UserVar3" help_text="Path for environment variable $UserVar3" />
        </PathVars>
    </BuildSettings>
    <FlashLayout label="Flash Layout">
        <DescriptorRegion label="Descriptor Region">
            <OemBinary value="" label="OEM Section Binary" help_text="This loads the OEM Section binary that will be merged into the output image generated by the Intel(R) FIT tool." />
        </DescriptorRegion>
        <BiosRegion label="BIOS Region">
            <Length value="0" label="BIOS Length" />
            <InputFile value="" label="BIOS Binary File" help_text="This loads the BIOS binary that will be merged into the output image generated by the Intel (R) FIT tool." />
        </BiosRegion>
        <Ifwi_IntelMePmcRegion label="Ifwi: Intel(R) Me and Pmc Region">
            <MeRegionFile value="" label="Intel(R) ME Binary File" help_text="This loads the Intel(R) ME binary that will be merged into the output image generated by the Intel(R) FIT tool." />
            <ChipInitBinary value="" label="Chipset Initialization Binary" help_text="This loads the Chipset Initialization binary that will be merged into the output image generated by the Intel(R) FIT tool." />
            <PmcBinary value="" label="PMC Binary File" help_text="This loads the PMC binary that will be merged into the output image generated by Intel(R) FIT tool." />
            <PmcLength value="0x20000" label="PMC Length" />
            <ResizeNftpForFtpr value="Enabled" value_list="Disabled,,Enabled" label="Enables NFTP resize for FTPR loading" help_text="Used to enable NFTP resize for FTPR loading to perform FWU process. Disable for SKU's and platforms with limited image size, without FWU support only." />
        </Ifwi_IntelMePmcRegion>
        <EcRegion label="EC Region">
            <Length value="0" label="EC Length" />
            <InputFile value="" label="EC Binary File" help_text="This loads the Embedded Controller binary used for eSPI that will be merged into the output image generated by the Intel (R) FIT tool." />
            <Enabled value="Disabled" value_list="Disabled,,Enabled" label="EC Region Enable" help_text="This option allows the user to enable or disable the Embedded Controller Data Region." />
            <EcRegionPointer value="" label="EC Region Pointer File" help_text="This loads a binary containing the 16 byte value to be written in the Embedded Controller Pointer region." />
        </EcRegion>
        <GbeRegion label="GbE Region">
            <Length value="0" label="GbE Length" />
            <InputFile value="" label="GbE Binary File" help_text="This loads the Intel(R) Integrated LAN binary that will be merged into the output image generated by the Intel (R) FIT tool." />
            <Enabled value="Disabled" value_list="Disabled,,Enabled" label="GbE Region Enable" help_text="This option allows the user to enable or disable the Gigabit Ethernet Region." />
        </GbeRegion>
        <SubPartitions>
            <PchcSubPartitionData label="PCH Configuration Sub-Partition">
                <InputFile value="" label="PCH Configuration File" help_text="This loads the PCH Configuration binary that will be merged into the output image generated by Intel(R) FIT tool." />
                <Length value="0x1000" label="PCH Configuration Length" />
            </PchcSubPartitionData>
        </SubPartitions>
        <PdrRegion label="PDR Region">
            <Length value="0" />
            <InputFile value="" label="PDR Binary File" help_text="This loads the Platform Data region binary that will be merged into the output image generated by the Intel (R) FIT tool." />
            <Enabled value="Disabled" value_list="Disabled,,Enabled" label="PDR Region Enable" help_text="This option allows the user to enable or disable the Platform Data Region." />
        </PdrRegion>
    </FlashLayout>
    <FlashSettings label="Flash Settings">
        <FlashComponents label="Flash Components">
            <NumberOfComponents value="1" value_list="0,,1,,2" label="Number of Flash Components" help_text="Specifies the number of Flash components that will be installed on the target machine if using SPI." />
            <FlashComponent1Size value="16MB" value_list="512KB,,1MB,,2MB,,4MB,,8MB,,16MB,,32MB,,64MB" label="Flash component 1 Size" help_text="This field identifies the size of the 1st Flash component." />
            <FlashComponent2Size value="8MB" value_list="512KB,,1MB,,2MB,,4MB,,8MB,,16MB,,32MB,,64MB" label="Flash component 2 Size" help_text="This field identifies the size of the 2nd Flash component." />
            <SpiGblProtRng value="0x0" label="SPI Global Protected Range" help_text="Sets the default value of the Global Protected Range register in the SPI Flash Controller." />
            <SpiIdlDpdwntimeout value="0x5" label="SPI Idle to Deep Power Down Timeout" help_text="SPI Idle to Deep Power Down Timeout Default Specifies the time in microseconds that the Flash Controller waits after all activity is idle before commanding the flash devices to Deep Power down, time = 2^N microseconds." />
            <SpiOooEnable value="Yes" value_list="Yes,,No" label="SPI Out of Order operation Enabled" help_text="When this setting is enabled priority operations may be issued while waiting for write / erase operations to complete on the flash device.  When this setting is disabled all write / erase type operations in order." />
            <SpiResHldDelay value="4us" value_list="0us,,2us,,4us,,6us,,8us,,10us,,12us,,14us" label="SPI Resume Hold-off Delay" help_text="Specifies the time after the completion of a pri_op before the flash controller sends the resume instruction. If a new pri_op is eligible  to be issued prior to the end of this delay time then the pri_op is issued and the timer is reinitialized to tRHD. 3-bit field encodes count  with range 0-7. tRHD = count * 2us." />
            <SpiMxWrErResSusInt value="No Ceiling" value_list="128us,,256us,,512us,,No Ceiling" label="SPI Max write / erase Resume to  Suspend intervals" help_text="This setting specifies the maximum value for the write and erase Resume to Suspend intervals." />
            <SpiSusResEn value="Yes" value_list="Yes,,No" label="SPI Suspend / Resume Enabled" help_text="When this setting is enabled writes and erases may be suspended to allow a read to be issued on the flash device. When this setting is  disabled no transaction will be allowed to the busy flash device." />
            <SoftReBindEnable value="No" value_list="No,,Yes" label="Software Re-Binding Enabled" help_text="When enabled this settings will allow for SPI re-binding to a new PCH during manufacturing and remanufacturing flows prior to platform EOM.  Note: Re-binding to a replacement PCH can only be done a maximum of 5 times before the SPI part needs to be re-flashed." />
        </FlashComponents>
        <HostCpuBiosMasterAccess label="Host CPU / BIOS Master Access">
            <HostCpuWriteAccessIntelRecommended value="0xFFFF" value_list="0xFFFF,,0x011A,,0x000A,,0x010A,,0x001A,,Custom" label="Host CPU / BIOS Write Access Intel Recommended" help_text="This setting determines write access control for the Host CPU / BIOS. For further details on Region Access Control see the Ice Lake SPI Programming Guide." />
            <HostCpuWriteAccessCustom value="0x0000" label="Host CPU / BIOS Write Access Custom" help_text="This setting determines write access control for the Host CPU / BIOS.  For further details on Region Access Control see the SPI and SMIP Programming Guide" />
            <HostCpuReadAccessIntelRecommended value="0xFFFF" value_list="0xFFFF,,0x000F,,0x010F,,0x001F,,0x011F,,Custom" label="Host CPU / BIOS Read Access Intel Recommended" help_text="This setting determines read access control for the Host CPU / BIOS. For further details on Region Access Control see the Ice Lake SPI Programming Guide." />
            <HostCpuReadAccessCustom value="0x0000" label="Host CPU / BIOS Read Access Custom" help_text="This setting determines read access control for the Host CPU / BIOS.  For further details on Region Access Control see the SPI and SMIP Programming Guide" />
        </HostCpuBiosMasterAccess>
        <IntelMeMasterAccess label="Intel(R) ME Master Access">
            <MeWriteAccessIntelRecommended value="0xFFFF" value_list="0xFFFF,,0x0004,,Custom" label="Intel(R) ME Write Access Intel Recommended" help_text="This setting determines write access control for the ME region. For further details on Region Access Control see Ice Lake SPI Programming guide further details." />
            <MeWriteAccessCustom value="0x0000" label="Intel(R) ME Write Access Custom" help_text="This setting determines read access control for the ME region.  For further details on Region Access Control see Canonlake H / LP SPI Programming guide further details." />
            <MeReadAccessIntelRecommended value="0xFFFF" value_list="0xFFFF,,0x000D,,Custom" label="Intel(R) ME Read Access Intel Recommended" help_text="This setting determines read access control for the ME region. For further details on Region Access Control see Ice Lake SPI Programming guide further details." />
            <MeReadAccessCustom value="0x0000" label="Intel(R) ME Read Access Custom" help_text="This setting determines read access control for the ME region.  For further details on Region Access Control see Canonlake H / LP SPI Programming guide further details." />
        </IntelMeMasterAccess>
        <GbeMasterAccess label="GbE Master Access">
            <GbeWriteAccessIntelRecommended value="0xFFFF" value_list="0xFFFF,,0x0008,,Custom" label="GbE Write Access Intel Recommended" help_text="This setting determines write access control for the GBE region. For further details on Region Access Control see Ice Lake SPI Programming guide further details." />
            <GbeWriteAccessCustom value="0x0000" label="GbE Write Access Custom" help_text="This setting determines read access control for the GBE region.  For further details on Region Access Control see Canonlake H / LP SPI Programming guide further details." />
            <GbeReadAccessIntelRecommended value="0xFFFF" value_list="0xFFFF,,0x0009,,Custom" label="GbE Read Access Intel Recommended" help_text="This setting determines read access control for the GBE region. For further details on Region Access Control see Ice Lake SPI Programming guide further details." />
            <GbeReadAccessCustom value="0x0000" label="GbE Read Access Custom" help_text="This setting determines read access control for the GBE region.  For further details on Region Access Control see Canonlake H / LP SPI Programming guide further details." />
        </GbeMasterAccess>
        <EcMasterAccess label="EC Master Access">
            <EcReadAccessIntelRecommended value="0xFFFF" value_list="0xFFFF,,0x0101,,0x0103,,Custom" label="Embedded Controller Read Access Intel Recommended" help_text="This setting determines read access control for the Embedded Controller region. For further details on Region Access Control see Ice Lake SPI Programming guide further details." />
            <EcReadAccessCustom value="0x0000" label="Embedded Controller Read Access Custom" help_text="This setting determines read access control for the Embedded Controller region.  For further details on Region Access Control see Canonlake H / LP SPI Programming guide further details." />
            <EcWriteAccessIntelRecommended value="0xFFFF" value_list="0xFFFF,,0x0100,,Custom" label="Embedded Controller Write Access Intel Recommended" help_text="This setting determines write access control for the Embedded Controller region. For further details on Region Access Control see Ice Lake SPI Programming guide further details." />
            <EcWriteAccessCustom value="0x0000" label="Embedded Controller Write Access Custom" help_text="This setting determines write access control for the Embedded Controller region.  For further details on Region Access Control see Canonlake H / LP SPI Programming guide further details." />
        </EcMasterAccess>
        <FlashConfiguration label="Flash Configuration">
            <SpiDualIoReadEnable value="No" value_list="No,,Yes" label="Dual I/O Read Enable" help_text="This soft-strap only has effect if Dual I/O Read is discovered as supported via the SFDP." />
            <SpiDualOutReadEnable value="No" value_list="No,,Yes" label="Dual Output Read Enable" help_text="This soft-strap only has effect if Dual Output Read is discovered as supported via the SFDP. If parameter table is not detected via the SFDP, this bit has no effect and Dual Output Read is controlled via the Flash Descriptor Component Section Dual Output Fast Read Support bit." />
            <FastReadClockFreq value="48MHz" value_list="17MHz,,30MHz,,48MHz" label="Fast Read Clock Frequency" help_text="This setting allows customers to configure the flash component clock frequency setting for Fast Read. See SPI and SMIP Programming guide further details." />
            <FastReadSupport value="Yes" value_list="No,,Yes" label="Fast Read Supported" help_text="This setting allows customers to enable support for Fast Read capabilities for flash components. See SPI and SMIP Programming guide further details. Note: This setting needs to be enabled when using Dual / Quad enabled components." />
            <InvalidInstruction0 value="0x21" label="Invalid Instruction 0" help_text="This setting allows customers to configure invalid instruction to protect against Chip Erase. Note: This setting should be set to '0' if there are not Invalid instructions." />
            <InvalidInstruction1 value="0x42" label="Invalid Instruction 1" help_text="This setting allows customers to configure invalid instruction to protect against Chip Erase. Note: This setting should be set to '0' if there are not Invalid instructions." />
            <InvalidInstruction2 value="0x60" label="Invalid Instruction 2" help_text="This setting allows customers to configure invalid instruction to protect against Chip Erase. Note: This setting should be set to '0' if there are not Invalid instructions." />
            <InvalidInstruction3 value="0xAD" label="Invalid Instruction 3" help_text="This setting allows customers to configure invalid instruction to protect against Chip Erase. Note: This setting should be set to '0' if there are not Invalid instructions." />
            <InvalidInstruction4 value="0xB7" label="Invalid Instruction 4" help_text="This setting allows customers to configure invalid instruction to protect against Chip Erase. Note: This setting should be set to '0' if there are not Invalid instructions." />
            <InvalidInstruction5 value="0xB9" label="Invalid Instruction 5" help_text="This setting allows customers to configure invalid instruction to protect against Chip Erase. Note: This setting should be set to '0' if there are not Invalid instructions." />
            <InvalidInstruction6 value="0xC4" label="Invalid Instruction 6" help_text="This setting allows customers to configure invalid instruction to protect against Chip Erase. Note: This setting should be set to '0' if there are not Invalid instructions." />
            <InvalidInstruction7 value="0xC7" label="Invalid Instruction 7" help_text="This setting allows customers to configure invalid instruction to protect against Chip Erase. Note: This setting should be set to '0' if there are not Invalid instructions." />
            <QuadIoReadEnable value="No" value_list="No,,Yes" label="Quad I/O Read Enable" help_text="This soft-strap only has effect if Quad I/O Read is discovered as supported via the SFDP." />
            <QuadOutReadEnable value="No" value_list="No,,Yes" label="Quad Output Read Enable" help_text="This soft-strap only has effect if Quad Output Read is discovered as supported via the SFDP." />
            <ReadIdAndReadStatClkFreq value="48MHz" value_list="17MHz,,30MHz,,48MHz" label="Read ID and Read Status Clock Frequency" help_text="This setting allows customers to configure the flash component clock frequency setting for Read ID and Read Status. See SPI and SMIP Programming guide further details." />
            <WriteEraseClockFreq value="48MHz" value_list="17MHz,,30MHz,,48MHz" label="Write and Erase Clock Frequency" help_text="This setting allows customers to configure the flash component clock frequency setting for Write and Erase. See SPI and SMIP Programming guide further details." />
        </FlashConfiguration>
        <VsccTable label="Legacy VSCC Table">
            <VsccEntries label="VSCC Entries">
                <VsccEntry label="VSCC Entry">
                    <VsccEntryName value="ATF26DF321" label="Part Name" help_text="This setting allow the OEM input a name designation for each flash component being used.   Note: This is a free form entry field it does not affect actual flash component operation." />
                    <VsccEntryVendorId value="0x1F" label="Vendor ID" help_text="This configures the  JEDEC vendor specific byte ID of the SPI flash  Component see Canonlake H / LP SPI Programming guide for further details." />
                    <VsccEntryDeviceId0 value="0x47" label="Device ID 0" help_text="This configures the  JEDEC device specific byte ID 0 of the SPI flash  Component see Canonlake H / LP SPI Programming guide for further details." />
                    <VsccEntryDeviceId1 value="0x00" label="Device ID 1" help_text="This configures the  JEDEC device specific byte ID 1 of the SPI flash  Component see Canonlake H / LP SPI Programming guide for further details." />
                </VsccEntry>
            </VsccEntries>
        </VsccTable>
        <BiosConfiguration label="BIOS Configuration">
            <TopSwapOverride value="64KB" value_list="64KB,,128KB,,256KB,,512KB,,1MB" label="Top Swap Block Size" help_text="This configures the Top Swap Block size for the platform. For further details see Canonlake H / LP Platform Controller Hub EDS." />
        </BiosConfiguration>
        <OEMandPlatformIDs label="OEM and Platform IDs">
            <OemVendorId value="0x0" label="OEM Vendor ID" help_text="This setting allows OEMs to configure their Unique ID into the platform image." />
            <OemPlatformId value="0x0" label="OEM Platform ID" help_text="This setting allows OEMs to configure a Unique Platform ID into the base image." />
        </OEMandPlatformIDs>
        <FPFConfiguration label="FPF Configuration">
            <HwBindingEn value="Disabled" value_list="Disabled,,Enabled" label="Hardware Binding Enabled" help_text="This setting configures the FPF Hardware and RPMC / RPMB binding behavior for the platform image.                                                                                                                                                  If this setting is enabled FPF Hardware and RPMC / RPMB binding behavior will occur when platform close manufacturing flow is executed with Intel® FPT.                                                                                                                                                If this setting is disabled FPF Hardware and RPMC / RPMB binding behavior will not take place when close manufacturing flow is executed.                                                                                                                                               Note: For Revenue parts this setting will be ignored and FPF Hardware and RPMC / RPMB binding behavior will take place when close manufacturing flow is executed." />
        </FPFConfiguration>
    </FlashSettings>
    <IntelMeKernel label="Intel(R) ME Kernel">
        <Processor>
            <ProcEmulation value="No Emulation" value_list="No Emulation,,EMULATE Intel (R) vPro (TM) capable Processor,,EMULATE Intel (R) Core (TM) branded Processor,,EMULATE Intel (R) Celeron (R) branded Processor,,EMULATE Intel (R) Pentium (R) branded Processor,,EMULATE Intel (R) Xeon (R) branded Processor,,EMULATE Intel (R) Xeon (R) Manageability capable Processor" label="Processor Emulation" />
            <ProcMissingDetect value="No" value_list="No,,Yes" label="Missing Processor Detection Alert" help_text="This setting determines if missing processor detection is enabled on Desktop / Workstation platforms.  Note: This feature will only work if the platform has the appropriate glue logic present." />
        </Processor>
        <IntelMeFirmwareUpdate label="Intel(R) ME Firmware Update">
            <FwUpdateOemId value="00000000-0000-0000-0000-000000000000" label="Firmware Update OEM ID" help_text="This setting allows configuration of an OEM unique ID to ensure that customers can only update their platform with images from the OEM of the platform." />
            <HideMEBxFwUpdCtrl value="No" value_list="No,,Yes" label="Hide MEBx Firmware Update Control" help_text="This setting allows customers to hide the Firmware Update option in the MEBx interface." />
            <HmrfpoEnable value="Yes" value_list="No,,Yes" label="Intel(R) ME Region Flash Protection Override" help_text="This setting enables descriptor unlock of the ME Region when the HMRFPO message is sent to firmware prior to BIOS End of POST." />
        </IntelMeFirmwareUpdate>
        <ImageIdentification label="Image Identification">
            <OemTag value="0x00000000" label="OEM Tag" />
        </ImageIdentification>
        <FirmwareDiagnostics label="Firmware Diagnostics">
            <FwAutoBist value="Disabled" value_list="Disabled,,Enabled" label="Automatic Built in Self Test" help_text="This setting enables the firmware Automatic Built in Self Test which is executed during first platform boot after initial image flashing." />
        </FirmwareDiagnostics>
        <PostManufacturingLock label="Post Manufacturing Lock">
            <NvarPostManUnLckd value="Yes" value_list="Yes,,No" label="Post Manufacturing NVAR Configuration Enabled" help_text="This setting determines if modifications to Customer configuable NVARs is to be allowed after close of manufacturing." />
        </PostManufacturingLock>
        <MctpConfiguration label="MCTP Configuration">
            <MctpStackConfig value="0x920030" label="MCTP Stack Configuration" help_text="Defines the ME's 8-bits MCTP Endpoint IDs for each SMBus physical interface (SMBus, SMLink0 and SMLink1). These values are needed for FW to communicate with MCTP end points. For each of these 3 bytes, a value of 0x00 means not used, and values 0xFF or 0x01 - 0x07 or 0x20 - 0x2F are not allowed." />
            <MctpDevicePortEc value="0x02" />
            <MctpDevicePortSio value="0x00" />
            <MctpDevicePortIsh value="0x00" />
            <MctpDevicePortBmc value="0x00" />
        </MctpConfiguration>
        <IntelMeBootConfiguration label="Intel(R) ME Boot Configuration">
            <PrtcBackupPower value="Exists" value_list="None,,Exists" label="Persistent PRTC Backup Power" help_text="FPF that indicates if the device is designed such that it may lose PRTC power more than 10 times throughout the normal lifecycle of the product and hence has no persistent time or AR protection. At EOM, this value is burned to an FPF, and can never be changed." />
        </IntelMeBootConfiguration>
        <Reserved>
            <Reserved value="No" value_list="No,,Yes" />
        </Reserved>
    </IntelMeKernel>
    <IntelAmt label="Intel(R) AMT">
        <IntelAmtConfiguration label="Intel(R) AMT Configuration">
            <AmtSupported value="Yes" value_list="No,,Yes" label="Intel(R) AMT Supported" help_text="This setting allows customers to disable Intel(R) AMT on the platform and force the platform into Standard Manageability mode.  Note: This setting is only applies to Desktop and Workstation platforms." />
            <NetServicesSupported value="Yes" value_list="Yes,,No" label="Intel(R) ME Network Services Supported" help_text="This setting allows customers to enable / disable Intel(R) ME Network Services on the platform.  Note: If this setting is disabled Intel(R) AMT will also be disabled." />
            <MngAppSupported value="Yes" value_list="No,,Yes" label="Manageability Application Supported" help_text="This setting allows customers to permenantly disable Intel(R) AMT and Standard Manageability mode on the platform." />
            <MngAppPowerUpState value="Enabled" value_list="Disabled,,Enabled" label="Manageability Application initial power-up state" help_text="This setting allows customers to determine the power up state for Intel(R) AMT or Standard Manageability.  Note: If this setting is disabled Intel(R) AMT or Standard Manageability can still be re-enabled through the MEBx interface." />
            <AmtIdleTimeout value="0xFFFF" label="Intel(R) AMT Idle Timeout" help_text="This setting configures the idle timeout value before Intel(R) AMT enters into an off state." />
            <AmtWdAutoReset value="No" value_list="No,,Yes" label="Intel(R) AMT Watchdog Automatic Reset Enabled" help_text="This setting allows customers to enable the Intel (R) ME firmware to trigger an automatic platform reset if either the MEI or Agent Presence are in a hung state.  Note: This feature only allows one reset at a time when the watchdog expires.  After this feature has triggered a reset it must be re-armed for re-use via management console." />
        </IntelAmtConfiguration>
        <KvmConfiguration label="KVM Configuration">
            <KvmScreenBlnkEnable value="No" value_list="No,,Yes" label="Firmware KVM Screen Blanking" help_text="This setting enables KVM Screen blanking capabilities in the firmware image.  Note: This feature is dependent on processor level support." />
            <KvmSupported value="Yes" value_list="No,,Yes" label="KVM Redirection Supported" help_text="This setting allows customers to enable / disable the KVM Redirection capabilities of the firmware.  Note: If this setting have been set to disabled it cannot be re-enabled once the descriptor has been locked." />
        </KvmConfiguration>
        <ProvisioningConfiguration label="Provisioning Configuration">
            <EhbcEnable value="No" value_list="No,,Yes" label="Embedded Host Based Configuration Enabled" help_text="This setting allows customers to enable / disable Embedded Host Based Configuration. EHBC is primarily intended for use in embedded systems, please leave this setting disabled for business client systems." />
            <PkiDomainSuffix value="" label="PKI Domain Name Suffix" help_text="This setting allows OEMs to pre-configure the Domain Name Suffix used for PKI provisioning in their firmware image.  Note: For normal out-of- box provisioning functionality this setting should be left empty." />
            <OemCustomCert1 label="OEM Customizable Certificate 1">
                <CertActive value="No" value_list="No,,Yes" label="Certificate Enabled" help_text="This setting allows customers to enable PKI provisioning Custom Certificate 1." />
                <CertFriendly value="" label="Certificate Friendly Name" help_text="This setting allows customers to assign a user friendly name for PKI provisioning Custom Certificate 1.  Maximum of 32 characters." />
                <CertStream value="" label="Certificate Stream" help_text="This setting allows customers to input hash stream for PKI provisioning Custom Certificate 1.  If enabled the certificate will be used in addition those already preloaded in base firmware during provisioning.  Note: If the platform is un-configured the Custom Certificate Hash will be deleted." />
            </OemCustomCert1>
            <OemCustomCert2 label="OEM Customizable Certificate 2">
                <CertActive value="No" value_list="No,,Yes" label="Certificate Enabled" help_text="This setting allows customers to enable PKI provisioning Custom Certificate 2." />
                <CertFriendly value="" label="Certificate Friendly Name" help_text="This setting allows customers to assign a user friendly name for PKI provisioning Custom Certificate 2.  Maximum of 32 characters." />
                <CertStream value="" label="Certificate Stream" help_text="This setting allows customers to input hash stream for PKI provisioning custom certificate 2.  If enabled the certificate will be used in addition those already preloaded in base firmware during provisioning.  Note: If the platform is un-configured the Custom Certificate Hash will be deleted." />
            </OemCustomCert2>
            <OemCustomCert3 label="OEM Customizable Certificate 3">
                <CertActive value="No" value_list="No,,Yes" label="Certificate Enabled" help_text="This setting allows customers to enable PKI provisioning Custom Certificate 3." />
                <CertFriendly value="" label="Certificate Friendly Name" help_text="This setting allows customers to assign a user friendly name for PKI provisioning Custom Certificate 3.  Maximum of 32 characters." />
                <CertStream value="" label="Certificate Stream" help_text="This setting allows customers to input hash stream for PKI provisioning Custom Certificate 3.  If enabled the certificate will be used in addition those already preloaded in base firmware during provisioning.  Note: If the platform is un-configured the Custom Certificate Hash will be deleted." />
            </OemCustomCert3>
            <OemDefaultCert1 label="OEM Default Certificate 1">
                <CertActive value="No" value_list="No,,Yes" label="Certificate Enabled" help_text="This setting allows customers to enable PKI provisioning Default certificate 1." />
                <CertFriendly value="" label="Certificate Friendly Name" help_text="This setting allows customers to assign a user friendly name for PKI provisioning Default Certificate 1.  Maximum of 32 characters." />
                <CertStream value="" label="Certificate Stream" help_text="This setting allows customers to input hash stream for PKI provisioning custom certificate 1.  Note: Default Certificates if enabled will be used in addition those already preloaded in firmware during provisioning.  Unlike Customizable Certificates the Default Certificates are not deleted when the platform is un-provisioned." />
            </OemDefaultCert1>
            <OemDefaultCert2 label="OEM Default Certificate 2">
                <CertActive value="No" value_list="No,,Yes" label="Certificate Enabled" help_text="This setting allows customers to enable PKI provisioning Default certificate 2." />
                <CertFriendly value="" label="Certificate Friendly Name" help_text="This setting allows customers to assign a user friendly name for PKI provisioning Default Certificate 2.  Maximum of 32 characters." />
                <CertStream value="" label="Certificate Stream" help_text="This setting allows customers to input hash stream for PKI provisioning custom certificate 2.  Note: Default Certificates if enabled will be used in addition those already preloaded in firmware during provisioning.  Unlike Customizable Certificates the Default Certificates are not deleted when the platform is un-provisioned." />
            </OemDefaultCert2>
            <OemDefaultCert3 label="OEM Default Certificate 3">
                <CertActive value="No" value_list="No,,Yes" label="Certificate Enabled" help_text="This setting allows customers to enable PKI provisioning Default certificate 3." />
                <CertFriendly value="" label="Certificate Friendly Name" help_text="This setting allows customers to assign a user friendly name for PKI provisioning Default Certificate 3.  Maximum of 32 characters." />
                <CertStream value="" label="Certificate Stream" help_text="This setting allows customers to input hash stream for PKI provisioning custom certificate 3.  Note: Default Certificates if enabled will be used in addition those already preloaded in firmware during provisioning.  Unlike Customizable Certificates the Default Certificates are not deleted when the platform is un-provisioned." />
            </OemDefaultCert3>
            <OemDefaultCert4 label="OEM Default Certificate 4">
                <CertActive value="No" value_list="No,,Yes" label="Certificate Enabled" help_text="This setting allows customers to enable PKI provisioning Default certificate 4." />
                <CertFriendly value="" label="Certificate Friendly Name" help_text="This setting allows customers to assign a user friendly name for PKI provisioning Default Certificate 4.  Maximum of 32 characters." />
                <CertStream value="" label="Certificate Stream" help_text="This setting allows customers to input hash stream for PKI provisioning custom certificate 4.  Note: Default Certificates if enabled will be used in addition those already preloaded in firmware during provisioning.  Unlike Customizable Certificates the Default Certificates are not deleted when the platform is un-provisioned." />
            </OemDefaultCert4>
            <OemDefaultCert5 label="OEM Default Certificate 5">
                <CertActive value="No" value_list="No,,Yes" label="Certificate Enabled" help_text="This setting allows customers to enable PKI provisioning Default certificate 5." />
                <CertFriendly value="" label="Certificate Friendly Name" help_text="This setting allows customers to assign a user friendly name for PKI provisioning Default Certificate 5.  Maximum of 32 characters." />
                <CertStream value="" label="Certificate Stream" help_text="This setting allows customers to input hash stream for PKI provisioning custom certificate 5.  Note: Default Certificates if enabled will be used in addition those already preloaded in firmware during provisioning.  Unlike Customizable Certificates the Default Certificates are not deleted when the platform is un-provisioned." />
            </OemDefaultCert5>
        </ProvisioningConfiguration>
        <RedirectionConfiguration label="Redirection Configuration">
            <RedirectionLanguage value="English" label="Redirection Localized Language" help_text="This setting allows customers to configure which localized language will be used initially by firmware for user consent output information (Examples: may be displayed before SOL / KVM session starts)." />
            <RedirectionPrivSecLevel value="Default" value_list="Default,,Enhanced,,Extreme" label="Redirection Privacy / Security Level" help_text="This setting allows customers to configure the Privacy and Security level for redirection operations.  Default enables all redirection ports (User consent is configurable).  Enhanced enables all redirection ports (User consent is required and cannot be disabled).  Extreme disables all redirection capabilities." />
        </RedirectionConfiguration>
        <TlsConfiguration label="TLS Configuration">
            <TlsSupported value="Yes" value_list="No,,Yes" label="Transport Layer Security Supported" help_text="This setting allows customers to enable / disable firmware Transport Layer Security support.  Note: If this is disabled TLS will be permanently disabled in the firmware image." />
        </TlsConfiguration>
    </IntelAmt>
    <PlatformProtection label="Platform Protection">
        <ContentProtection label="Content Protection">
            <PavpSupported value="Yes" value_list="No,,Yes" label="PAVP Supported" help_text="This setting determines if the Protected Audio Video Path (PAVP) feature will be permanently disabled in the FW image." />
            <Lspcon4kdisp value="None" value_list="None,,PortB,,PortC,,PortD" label="LSPCON Internal Display Port 1 - LSPCON / 4K" help_text="This setting determines which port for LSPCON will be connected to the HDCP 2.2 bridge adapter Display 1." />
            <Hdcp5kedisp1 value="PortA" value_list="None,,PortA,,PortB,,PortC" label="HDCP Internal Display Port 1 - 5K" help_text="This setting determines which port  is connected  for 5K output on Internal Display 1.   Note: Both Display 1 &amp; 2 need to be configured for proper operation." />
            <Hdcp5kedisp2 value="None" value_list="None,,PortA,,PortB,,PortC" label="HDCP Internal Display Port 2 - 5K" help_text="This setting determines which port  is connected  for 5K output on Internal Display 2. Note: Both Display 1 &amp; 2 need to be configured for proper operation." />
        </ContentProtection>
        <GraphicsuController label="Graphics uController">
            <GucHash value="00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00" label="GuC Encryption Key" help_text="This option is for entering the raw hash 256 bit string for the Graphics uController." />
        </GraphicsuController>
        <PlatformIntegrity label="Hash Key Configuration for Bootguard / ISH">
            <OemPublicKeyHash value="00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00" label="OEM Public Key Hash" help_text="Raw hash string for the SHA-256 hash of the OEM public key corresponding to the private key used to sign the OEM Key hash manifest. When manufacture is completed, this hash value is burned into an FPF, and is permament. This value is used to verify the OEM Key hash, and also DnX images. OEM signing is disabled when this hash is set to all 0s." />
            <OemExtInputFile value="" label="OEM Key Manifest Binary" help_text="Signed manifest file containing hashes of keys used for signing  components of image. This setting is only configurable when OEM signing is enabled (See PlatformIntegrity/OemPublicKeyHash)." />
        </PlatformIntegrity>
        <ExclusionRanges label="Exclusion Ranges">
            <Range1Offset value="0x800" label="Range 1 offset" help_text="Range 1 offset covers manifest, cannot be changed" />
            <Range1Size value="0x400" label="Range 1 size" help_text="Range 1 size covers manifest, cannot be changed" />
            <Range2Offset value="0x80" label="Range 2 offset" help_text="Range 2 offset covers master accsess ofsset" />
            <Range2Size value="0x20" label="Range 2 size" help_text="Range 2 size covers master accsess size" />
            <Range3Offset value="0x0" label="Range 3 offset" help_text="Range 3 offset covers OEM defined unprotected range start" />
            <Range3Size value="0x0" label="Range 3 size" help_text="Range 3 size covers OEM defined unprotected range length" />
            <Range4Offset value="0x0" label="Range 4 offset" help_text="Range 4 offset covers OEM defined unprotected range start" />
            <Range4Size value="0x0" label="Range 4 size" help_text="Range 4 size covers OEM defined unprotected range length" />
            <Range5Offset value="0x0" label="Range 5 offset" help_text="Range 5 offset covers OEM defined unprotected range start" />
            <Range5Size value="0x0" label="Range 5 size" help_text="Range 5 size covers OEM defined unprotected range length" />
            <Range6Offset value="0x0" label="Range 6 offset" help_text="Range 6 offset covers OEM defined unprotected range start" />
            <Range6Size value="0x0" label="Range 6 size" help_text="Range 6 size covers OEM defined unprotected range length" />
            <Range7Offset value="0x0" label="Range 7 offset" help_text="Range 7 offset covers OEM defined unprotected range start" />
            <Range7Size value="0x0" label="Range 7 size" help_text="Range 7 size covers OEM defined unprotected range length" />
            <Range8Offset value="0x0" label="Range 8 offset" help_text="Range 8 offset covers OEM defined unprotected range start" />
            <Range8Size value="0x0" label="Range 8 size" help_text="Range 8 size covers OEM defined unprotected range length" />
        </ExclusionRanges>
        <DescConfiguration label="Descriptor Configuration">
            <FdvEnabled value="No" value_list="No,,Yes" label="Flash Descriptor Verification Enabled" />
            <DescSigningKey value="" label="Descriptor Signing Key" help_text="This is the path to the private key used to sign the Descriptor, while public key hash of it is included in the OEM hash manifest.  This setting is only configurable when Flash Descriptor Verification is enabled (See PlatformIntegrity/FdvEnabled)." />
            <excludeMasterAccsess value="Yes" value_list="No,,Yes" label="exclude master access in the signature" help_text="include/exclude master access in the signature." />
        </DescConfiguration>
        <BootGuardConfiguration label="Boot Guard Configuration">
            <BtGuardKeyManifestId value="0" label="Key Manifest ID" help_text="ODM identifier used during the Key manifest authentication process. This setting is only configurable, and must be non-0, when OEM Public Key Hash is set (See PlatformIntegrity/OemPublicKeyHash)." />
            <BtGuardProfileConfig value="Boot Guard Profile 0 - No_FVME" value_list="Boot Guard Profile 0 - No_FVME,,Boot Guard Profile 3 - VM,,Boot Guard Profile 4 - FVE,,Boot Guard Profile 5 - FVME" label="Boot Guard Profile Configuration " help_text="Boot Guard Profile 0 - Legacy is for platforms that do not wish to enable Boot Guard boot block verification or measurement protection.  When manufacture is completed, this  value is burned into an FPF, and is permanent. This setting is only configurable when OEM signing is enabled (See PlatformIntegrity/OemPublicKeyHash)." />
            <BtGuardCpuDebugEnable value="Enabled" value_list="Enabled,,Disabled" label="CPU Debugging" help_text="This setting determines if CPU debug modes will be displayed.  When set to 'Yes' CPU debugging is enabled." />
            <BtGuardBspInitEnable value="Enabled" value_list="Enabled,,Disabled" label="BSP Initialization" help_text="This setting determines BSP behavior when it receives an INIT signal.  When set to 'Yes', when BSP receives an INIT, BSP will signal an error to the BSS register and enter unrecoverable shutdown." />
            <BtGuardS3Optimize value="Enabled" value_list="Enabled,,Disabled" label="S3 Optimization" help_text="S3 Optimization capability has been deprecated from Intel(R) CSME FW. Refrain from updating or using this field." />
        </BootGuardConfiguration>
        <IntelPttConfiguration label="Intel(R) PTT Configuration">
            <PttSupported value="Yes" value_list="No,,Yes" label="Intel(R) PTT Supported" help_text="This setting permanently disables Intel(R) PTT in the firmware image." />
            <PttPwrUpState value="Enabled" value_list="Disabled,,Enabled" label="Intel(R) PTT initial power-up state" />
            <PttSupportedFpf value="Yes" value_list="No,,Yes" label="Intel(R) PTT Supported [FPF]" help_text="This setting will permanently disable Intel(R) PTT through platform FPFs.  Caution: Using this option will permanently disable Intel(R) PTT on the platform hardware." />
            <PttRpmcSupported value="No" value_list="No,,Yes" label="Intel(R) PTT RPMC Supported" help_text="This setting determines if RPMC is enabled for Intel(R) PTT. Note: The SPI parts being used need to support RPMC In order to use this feature." />
            <PttRpmcRebindEn value="No" value_list="No,,Yes" label="Intel(R) PTT RPMC Rebinding Enabled" help_text="This setting determines if Rebinding of RPMC enabled SPI parts is enabled." />
        </IntelPttConfiguration>
        <TpmOverSpiBusConfiguration label="TPM Over SPI Bus Configuration">
            <SpiOverTpmClkFreq value="17MHz" value_list="17MHz,,30MHz,,48MHz" label="TPM Clock Frequency" help_text="This setting determines the clock frequency setting to be used for the TPM over SPI bus." />
            <SpiOverTpmBusEnable value="No" value_list="No,,Yes" label="TPM Over SPI Bus Enabled" help_text="This setting determines the clock frequency setting to be used for the TPM over SPI bus." />
        </TpmOverSpiBusConfiguration>
        <BiosGuardConfiguration label="BIOS Guard Configuration">
            <BiosGrdProtOvrdEn value="Yes" value_list="No,,Yes" label="BIOS Guard Protection Override Enabled" help_text="This setting allows BIOS Guard to bypass SPI flash controller protections (i.e. Protected Range Registers and Top Swap)." />
        </BiosGuardConfiguration>
        <TxtConfiguration label="TXT Configuration">
            <TxtSupported value="No" value_list="No,,Yes" label="TXT Supported" help_text="This setting determines is enabled for the platform." />
        </TxtConfiguration>
        <CryptoHardwareSupport label="Crypto Hardware Support">
            <CryptoHwSupport value="Yes" value_list="Yes,,No" label="Crypto HW Support" help_text="This setting can be used to disable crypto funtionality. This settings disables all crypto dependent features." />
        </CryptoHardwareSupport>
        <TrustedDeviceSetup label="Platform Trusted Device Setup Support">
            <EnableTDS value="No" value_list="No,,Yes" label="Enable TDS Capabilities" help_text="This setting enables Intel(R) Trusted Device Setup on the platform" />
        </TrustedDeviceSetup>
    </PlatformProtection>
    <Icc label="Integrated Clock Controller">
        <IccPolicies label="Integrated Clock Controller Policies">
            <BootProfile value="Profile 0" value_list="Profile 0" label="Boot Profile" help_text="Profile applied during each boot." />
            <FailsafeBootProfile value="Profile 0" value_list="Profile 0" label="Failsafe Boot Profile" help_text="Boot profile used when system instability is detected." />
            <ProfileChangeable value="true" value_list="true,,false" label="Profile Changeable" help_text="True = Allows user to change boot profile via BIOS menu or 3rd party application False = Prevents user from changing boot profile via BIOS or 3rd party application.  Note: When false, Failsafe Boot Profile must be the same as Boot Profile." />
            <BclkClockConfiguration label="BCLK Clock Build-time Configurations">
                <IsBclkConfValid value="Disabled" value_list="Disabled,,Enabled" label="BCLK Build-time Clock Configuration Enabled" help_text="Enables/disables BCLK Build-time Clock configuration values for adaptive profiles." />
                <BclkFreq value="100.000" label="BCLK Clock Frequency" help_text="Displays the nominal frequency for the selected clock." />
                <BclkSsc value="0.48" label="BCLK Spread setting" help_text="Displays the percentage of  Spread setting for the selected clock." />
            </BclkClockConfiguration>
            <Profiles>
                <Profile>
                    <ProfileName value="Profile 0" label="Profile Name" help_text="Editable text string stored with the profile for easy identification." />
                    <ProfileType value="Standard" value_list="Standard,,Adaptive" label="Profile Type" help_text="Specifies the profile template used when creating the profile.  Intel (R) ME image has to be loaded to enable other ICC profile settings." />
                    <ClockRangeDefinitionRecord label="Clock Range Definition Record">
                        <BClkSscHalt value="No" value_list="No,,Yes" label="BCLK SSC Halt Allowed" help_text="If set to Yes, the spread generator can be enabled and disabled at runtime." />
                    </ClockRangeDefinitionRecord>
                    <ClockOutputConfiguration label="Clock Output Configuration">
                        <ClkoutITPXDP value="Enabled" value_list="Disabled,,Enabled" label="ITPXDP" help_text="Enable/Disable the CLKOUT_ITPXDP differential output buffer." />
                        <ClkoutSRC0 value="Enabled" value_list="Disabled,,Enabled" label="SRC0" help_text="Enable/Disable the CLKOUT_SRC0 differential output buffer." />
                        <ClkoutSRC1 value="Enabled" value_list="Disabled,,Enabled" label="SRC1" help_text="Enable/Disable the CLKOUT_SRC1 differential output buffer." />
                        <ClkoutSRC2 value="Enabled" value_list="Disabled,,Enabled" label="SRC2" help_text="Enable/Disable the CLKOUT_SRC2 differential output buffer." />
                        <ClkoutSRC3 value="Enabled" value_list="Disabled,,Enabled" label="SRC3" help_text="Enable/Disable the CLKOUT_SRC3 differential output buffer." />
                        <ClkoutSRC4 value="Enabled" value_list="Disabled,,Enabled" label="SRC4" help_text="Enable/Disable the CLKOUT_SRC4 differential output buffer." />
                        <ClkoutSRC5 value="Enabled" value_list="Disabled,,Enabled" label="SRC5" help_text="Enable/Disable the CLKOUT_SRC5 differential output buffer." />
                        <ClkoutSRC6 value="Enabled" value_list="Disabled,,Enabled" label="SRC6" help_text="Enable/Disable the CLKOUT_SRC6 differential output buffer." />
                        <ClkoutSRC7 value="Enabled" value_list="Disabled,,Enabled" label="SRC7" help_text="Enable/Disable the CLKOUT_SRC7 differential output buffer." />
                        <ClkoutSRC8 value="Enabled" value_list="Disabled,,Enabled" label="SRC8" help_text="Enable/Disable the CLKOUT_SRC8 differential output buffer." />
                        <ClkoutSRC9 value="Enabled" value_list="Disabled,,Enabled" label="SRC9" help_text="Enable/Disable the CLKOUT_SRC9 differential output buffer." />
                        <ClkoutSRC10 value="Enabled" value_list="Disabled,,Enabled" label="SRC10" help_text="Enable/Disable the CLKOUT_SRC10 differential output buffer." />
                        <ClkoutSRC11 value="Enabled" value_list="Disabled,,Enabled" label="SRC11" help_text="Enable/Disable the CLKOUT_SRC11 differential output buffer." />
                        <ClkoutSRC12 value="Enabled" value_list="Disabled,,Enabled" label="SRC12" help_text="Enable/Disable the CLKOUT_SRC12 differential output buffer." />
                        <ClkoutSRC13 value="Enabled" value_list="Disabled,,Enabled" label="SRC13" help_text="Enable/Disable the CLKOUT_SRC13 differential output buffer." />
                        <ClkoutSRC14 value="Enabled" value_list="Disabled,,Enabled" label="SRC14" help_text="Enable/Disable the CLKOUT_SRC14 differential output buffer." />
                        <ClkoutSRC15 value="Enabled" value_list="Disabled,,Enabled" label="SRC15" help_text="Enable/Disable the CLKOUT_SRC15 differential output buffer." />
                        <ClkoutLPC0 value="Enabled" value_list="Disabled,,Enabled" label="LPC0" help_text="Enable/Disable the CLKOUT_LPC0 single ended output buffer." />
                        <ClkoutLPC1 value="Enabled" value_list="Disabled,,Enabled" label="LPC1" help_text="Enable/Disable the CLKOUT_LPC1 single ended output buffer." />
                        <ClkoutCpuPciBclk value="Enabled" value_list="Disabled,,Enabled" label="CPUPCIBCLK" help_text="Enable/Disable the CPUPCIBCLK output buffer." />
                    </ClockOutputConfiguration>
                    <PwrManagementConfiguration label="Power Management Configuration">
                        <ClkreqMapSRC0 value="GPP_B5" value_list="GPP_B5,,GPP_B6,,GPP_B7,,GPP_B8,,GPP_B9,,GPP_B10,,GPP_H0,,GPP_H1" label="SRC0 CLKREQ# Mapping" help_text="Assign the CLKREQ# signal associated with CLKOUT_SRC0." />
                        <ClkreqMapSRC1 value="GPP_B6" value_list="GPP_B5,,GPP_B6,,GPP_B7,,GPP_B8,,GPP_B9,,GPP_B10,,GPP_H0,,GPP_H1" label="SRC1 CLKREQ# Mapping" help_text="Assign the CLKREQ# signal associated with CLKOUT_SRC1." />
                        <ClkreqMapSRC2 value="GPP_B7" value_list="GPP_B5,,GPP_B6,,GPP_B7,,GPP_B8,,GPP_B9,,GPP_B10,,GPP_H0,,GPP_H1" label="SRC2 CLKREQ# Mapping" help_text="Assign the CLKREQ# signal associated with CLKOUT_SRC2." />
                        <ClkreqMapSRC3 value="GPP_B8" value_list="GPP_B5,,GPP_B6,,GPP_B7,,GPP_B8,,GPP_B9,,GPP_B10,,GPP_H0,,GPP_H1" label="SRC3 CLKREQ# Mapping" help_text="Assign the CLKREQ# signal associated with CLKOUT_SRC3." />
                        <ClkreqMapSRC4 value="GPP_B9" value_list="GPP_B5,,GPP_B6,,GPP_B7,,GPP_B8,,GPP_B9,,GPP_B10,,GPP_H0,,GPP_H1" label="SRC4 CLKREQ# Mapping" help_text="Assign the CLKREQ# signal associated with CLKOUT_SRC4." />
                        <ClkreqMapSRC5 value="GPP_B10" value_list="GPP_B5,,GPP_B6,,GPP_B7,,GPP_B8,,GPP_B9,,GPP_B10,,GPP_H0,,GPP_H1" label="SRC5 CLKREQ# Mapping" help_text="Assign the CLKREQ# signal associated with CLKOUT_SRC5." />
                        <ClkreqMapSRC6 value="GPP_H0" value_list="GPP_B5,,GPP_B6,,GPP_B7,,GPP_B8,,GPP_B9,,GPP_B10,,GPP_H0,,GPP_H1" label="SRC6 CLKREQ# Mapping" help_text="Assign the CLKREQ# signal associated with CLKOUT_SRC6." />
                        <ClkreqMapSRC7 value="GPP_H1" value_list="GPP_B5,,GPP_B6,,GPP_B7,,GPP_B8,,GPP_B9,,GPP_B10,,GPP_H0,,GPP_H1" label="SRC7 CLKREQ# Mapping" help_text="Assign the CLKREQ# signal associated with CLKOUT_SRC7." />
                        <ClkreqMapSRC8 value="GPP_H2" value_list="GPP_H2,,GPP_H3,,GPP_H4,,GPP_H5,,GPP_H6,,GPP_H7,,GPP_H8,,GPP_H9" label="SRC8 CLKREQ# Mapping" help_text="Assign the CLKREQ# signal associated with CLKOUT_SRC8." />
                        <ClkreqMapSRC9 value="GPP_H3" value_list="GPP_H2,,GPP_H3,,GPP_H4,,GPP_H5,,GPP_H6,,GPP_H7,,GPP_H8,,GPP_H9" label="SRC9 CLKREQ# Mapping" help_text="Assign the CLKREQ# signal associated with CLKOUT_SRC9." />
                        <ClkreqMapSRC10 value="GPP_H4" value_list="GPP_H2,,GPP_H3,,GPP_H4,,GPP_H5,,GPP_H6,,GPP_H7,,GPP_H8,,GPP_H9" label="SRC10 CLKREQ# Mapping" help_text="Assign the CLKREQ# signal associated with CLKOUT_SRC10." />
                        <ClkreqMapSRC11 value="GPP_H5" value_list="GPP_H2,,GPP_H3,,GPP_H4,,GPP_H5,,GPP_H6,,GPP_H7,,GPP_H8,,GPP_H9" label="SRC11 CLKREQ# Mapping" help_text="Assign the CLKREQ# signal associated with CLKOUT_SRC11." />
                        <ClkreqMapSRC12 value="GPP_H6" value_list="GPP_H2,,GPP_H3,,GPP_H4,,GPP_H5,,GPP_H6,,GPP_H7,,GPP_H8,,GPP_H9" label="SRC12 CLKREQ# Mapping" help_text="Assign the CLKREQ# signal associated with CLKOUT_SRC12." />
                        <ClkreqMapSRC13 value="GPP_H7" value_list="GPP_H2,,GPP_H3,,GPP_H4,,GPP_H5,,GPP_H6,,GPP_H7,,GPP_H8,,GPP_H9" label="SRC13 CLKREQ# Mapping" help_text="Assign the CLKREQ# signal associated with CLKOUT_SRC13." />
                        <ClkreqMapSRC14 value="GPP_H8" value_list="GPP_H2,,GPP_H3,,GPP_H4,,GPP_H5,,GPP_H6,,GPP_H7,,GPP_H8,,GPP_H9" label="SRC14 CLKREQ# Mapping" help_text="Assign the CLKREQ# signal associated with CLKOUT_SRC14." />
                        <ClkreqMapSRC15 value="GPP_H9" value_list="GPP_H2,,GPP_H3,,GPP_H4,,GPP_H5,,GPP_H6,,GPP_H7,,GPP_H8,,GPP_H9" label="SRC15 CLKREQ# Mapping" help_text="Assign the CLKREQ# signal associated with CLKOUT_SRC15." />
                        <ClkreqSRC0 value="Enabled" value_list="Disabled,,Enabled" label="CLKREQ SRC0 Enable" help_text="Enable/Disable the dynamic clock request control by the assigned CLKREQ# for CLKOUT_SRC0." />
                        <ClkreqSRC1 value="Enabled" value_list="Disabled,,Enabled" label="CLKREQ SRC1 Enable" help_text="Enable/Disable the dynamic clock request control by the assigned CLKREQ# for CLKOUT_SRC1." />
                        <ClkreqSRC2 value="Enabled" value_list="Disabled,,Enabled" label="CLKREQ SRC2 Enable" help_text="Enable/Disable the dynamic clock request control by the assigned CLKREQ# for CLKOUT_SRC2." />
                        <ClkreqSRC3 value="Enabled" value_list="Disabled,,Enabled" label="CLKREQ SRC3 Enable" help_text="Enable/Disable the dynamic clock request control by the assigned CLKREQ# for CLKOUT_SRC3." />
                        <ClkreqSRC4 value="Enabled" value_list="Disabled,,Enabled" label="CLKREQ SRC4 Enable" help_text="Enable/Disable the dynamic clock request control by the assigned CLKREQ# for CLKOUT_SRC4." />
                        <ClkreqSRC5 value="Enabled" value_list="Disabled,,Enabled" label="CLKREQ SRC5 Enable" help_text="Enable/Disable the dynamic clock request control by the assigned CLKREQ# for CLKOUT_SRC5." />
                        <ClkreqSRC6 value="Enabled" value_list="Disabled,,Enabled" label="CLKREQ SRC6 Enable" help_text="Enable/Disable the dynamic clock request control by the assigned CLKREQ# for CLKOUT_SRC6." />
                        <ClkreqSRC7 value="Enabled" value_list="Disabled,,Enabled" label="CLKREQ SRC7 Enable" help_text="Enable/Disable the dynamic clock request control by the assigned CLKREQ# for CLKOUT_SRC7." />
                        <ClkreqSRC8 value="Enabled" value_list="Disabled,,Enabled" label="CLKREQ SRC8 Enable" help_text="Enable/Disable the dynamic clock request control by the assigned CLKREQ# for CLKOUT_SRC8." />
                        <ClkreqSRC9 value="Enabled" value_list="Disabled,,Enabled" label="CLKREQ SRC9 Enable" help_text="Enable/Disable the dynamic clock request control by the assigned CLKREQ# for CLKOUT_SRC9." />
                        <ClkreqSRC10 value="Enabled" value_list="Disabled,,Enabled" label="CLKREQ SRC10 Enable" help_text="Enable/Disable the dynamic clock request control by the assigned CLKREQ# for CLKOUT_SRC10." />
                        <ClkreqSRC11 value="Enabled" value_list="Disabled,,Enabled" label="CLKREQ SRC11 Enable" help_text="Enable/Disable the dynamic clock request control by the assigned CLKREQ# for CLKOUT_SRC11." />
                        <ClkreqSRC12 value="Enabled" value_list="Disabled,,Enabled" label="CLKREQ SRC12 Enable" help_text="Enable/Disable the dynamic clock request control by the assigned CLKREQ# for CLKOUT_SRC12." />
                        <ClkreqSRC13 value="Enabled" value_list="Disabled,,Enabled" label="CLKREQ SRC13 Enable" help_text="Enable/Disable the dynamic clock request control by the assigned CLKREQ# for CLKOUT_SRC13." />
                        <ClkreqSRC14 value="Enabled" value_list="Disabled,,Enabled" label="CLKREQ SRC14 Enable" help_text="Enable/Disable the dynamic clock request control by the assigned CLKREQ# for CLKOUT_SRC14." />
                        <ClkreqSRC15 value="Enabled" value_list="Disabled,,Enabled" label="CLKREQ SRC15 Enable" help_text="Enable/Disable the dynamic clock request control by the assigned CLKREQ# for CLKOUT_SRC15." />
                        <ClkrunLPC0 value="Enabled" value_list="Disabled,,Enabled" label="CLKRUN LPC0 Enable" help_text="Enable/Disable the CLKRUN protocol on LPC0 output clock." />
                        <ClkrunLPC1 value="Enabled" value_list="Disabled,,Enabled" label="CLKRUN LPC1 Enable" help_text="Enable/Disable the CLKRUN protocol on LPC1 output clock." />
                        <DynamicCoreClk value="Enabled" value_list="Disabled,,Enabled" label="Clock Gating of Core 24Mhz Crystal Disable" help_text="Enable/Disable dynamic clock gating of Core 24Mhz Crystal Oscillator clock.When enabled , Core 24Mhz crystal oscillator clock is subject to gating/ungating control by the aggregated clkreq." />
                        <DynamicClkOutITPxDP value="Enabled" value_list="Disabled,,Enabled" label="Clock Gating of CLKOUT_ITPxDP Disable" help_text="Enable/Disable dynamic control of CLKOUT_ITPxDP.When enabled by this register bit, CLKOUT_ITPxDP is subject to gating/ungating control by CPUBCLKREQ." />
                        <DynamicClkOutCPUBclk value="Enabled" value_list="Disabled,,Enabled" label="Clock Gating of CLKOUT_CPUBCLK Disable" help_text="Enable/Disable dynamic control of CLKOUT_CPUBCLK.When enabled by this register bit, CLKOUT_CPUBCLK is subject to gating/ungating control by CPUBCLKREQ." />
                        <DynamicClkOutCPUPciBclk value="Enabled" value_list="Disabled,,Enabled" label="Clock Gating of CLKOUT_CPUPCIBCLK Disable" help_text="Enable/Disable dynamic control of CLKOUT_CPUPCIBCLK.  When enabled by this register bit, CLKOUT_CPUPCIBCLK is subject to gating/ungating control by CPUPCIBCLKREQ." />
                        <DynamicClkOutCPUNSsc value="Enabled" value_list="Disabled,,Enabled" label="Clock Gating of CLKOUT_CPUNSSC Disable" help_text="Enable/Disable dynamic control of CLKOUT_CPUNSSC.  When enabled by this register bit, CLKOUT_CPUNSSC is subject to gating/ungating control by CPUNSSCCLKREQ." />
                        <DynamicClkOutCPUNSscPN value="Enabled" value_list="Disabled,,Enabled" label="Clock Gating of CLKOUT_CPUNSSC[P/N] Disable" help_text="Enable/Disable dynamic control of CLKOUT_CPUNSSC[P/N].  Controls the parked state of True (P) and Complementary (N) copies of the differential pair when CLKOUT_CPUNSSC[P/N] is dynamically gated under S0 idle state." />
                        <PgRoscFastClk value="Enabled" value_list="Disabled,,Enabled" label="Clock Gating of icc_rosc_fast_clk Disable" help_text="Enable/Disable dynamic clock gate on icc_rosc_fast_clk." />
                        <PgRoscSideClk value="Enabled" value_list="Disabled,,Enabled" label="Clock Gating of icc_rosc_side_clk Disable" help_text="Enable/Disable dynamic clock gate on icc_rosc_side_clk." />
                        <PllOffWait value="8us" value_list="0us,,1us,,2us,,4us,,8us,,16us,,32us" label="USB3Gen2PCIe PLL OFF Wait" help_text="Set G2PLLOFFWAIT timer value.  Once timer expires and there are no wake events, the USB3Gen2PCIe PLL can be shutdown." />
                        <PllPGWait value="8us" value_list="0us,,1us,,2us,,4us,,8us,,16us,,32us" label="USB3Gen2PCIe PLL PG Wait" help_text="Set G2PLLPGWAIT timer value.  Once timer expires and there are no wake events, the USB3Gen2PCIe PLL can be shutdown." />
                        <SusPGWait value="8us" value_list="0us,,1us,,2us,,4us,,8us,,16us,,32us" label="Run-time S0 SUS PG Wait" help_text="Set SUSPGWAIT timer value.  Once timer expires and there are no wake events, the USB3Gen2PCIe PLL can be shutdown." />
                        <OCFastRestartMode value="01b" value_list="00b,,01b" label="Crystal Oscillator Fast Restart Mode" help_text="Configure Crystal Oscillator Fast Restart Mode.  In all below listed fast start modes, iSCLK kickstarts crystal XIN/XOUT by injecting a 24Mhz kickstart reference clock onto these pins." />
                        <BclkPllShutDown value="8us" value_list="0us,,1us,,2us,,4us,,8us,,16us,,32us" label="BCLK PLL Shutdown Wait Interval" help_text="Enable Dynamic power management of BCLK PLL.  Upon the event that all conditions (other than this wait timer itself) are satisfied for iSCLK dynamic PLL shutdown, a timer is started.  Once it expires and there are no wake events, this PLL will shutdown." />
                        <XtalShutDown value="8us" value_list="0us,,1us,,2us,,4us,,8us,,16us,,32us" label="24Mhz Crystal Shutdown Wait Interval" help_text="Enable Dynamic power management of Crystal.  Upon the event that all conditions (other than this wait timer itself) are satisfied for iSCLK crystal shutdown, a timer is started.  Once it expires and there are no wake events, iSCLK will shutdown crystal." />
                    </PwrManagementConfiguration>
                </Profile>
            </Profiles>
        </IccPolicies>
    </Icc>
    <NetworkingConnectivity label="Networking &amp; Connectivity">
        <NetworkingConfiguration label="Networking Configuration">
            <PlatformVproNIC label="Platform vPro NIC">
                <vproNicEnabled value="No" value_list="No,,Yes" label="Platform Discrete vPro NIC Enabled" help_text="YES = Discrete NIC enabled in platform NO = Integrated GBE LAN enabled in platform" />
                <vproNicSMBusAddress value="0x49" label="Platform Discrete vPro NIC SMBUS slave address" help_text="Platform discrete NIC slave address Note: Input needs to be in HEX format(OEM specific), e.g. 0x12" />
            </PlatformVproNIC>
        </NetworkingConfiguration>
        <WiredLanConfiguration label="Wired LAN Configuration">
            <MELanPowerWell value="SLP_LAN#" value_list="Core Well,,SUS Well,,ME Well,,SLP_LAN#" label="LAN Power Well" help_text="This setting allows the customer to configure the powerwell that will be used by Intel(R) Integrated LAN.  Note: Recommended setting is SLP_LAN#." />
            <LanPhyPwrUpTime value="100ms" value_list="100ms,,50ms" label="LAN PHY Power Up Time" help_text="This bit determines how long the delay for LAN PHY to power up after de-assertion of  SLP_LAN#" />
            <LanEnable value="Yes" value_list="Yes,,No" label="Intel(R) Integrated Wired LAN Enabled" help_text="This setting allows customers to enable / disable Intel(R) Integrated LAN operation over the PCIe Port selected by the GbE PCIe Port Select option." />
            <GbePCIePortSelect value="Port4" value_list="Port4,,Port5,,Port9,,Port12,,Port13" label="GbE PCIe Port Select" help_text="This setting allows customers to configure the PCIe Port that will Intel(R) Integrated LAN will operate on.  Note: In order to access all HSIO control registers, one must access them before  End of Post." />
            <GbePHYSmbAddrs value="0x64" label="GbE PHY SMBus Address" help_text="This is the Intel PHY SMBus address.  This field must be programmed to 64h.  GbE PHY SMBus Address and GbE MAC address have to be programmed to 64h and 70h in  order to ensure proper arbitration of SMBus communication between the Intel integrated MAC and PHY." />
            <GbeMacSmbAddrsEn value="Yes" value_list="No,,Yes" label="GbE MAC SMBus Address Enabled" help_text="This enables the Intel(R) Integrated Wired LAN MAC SMBus address. Note: This setting must be enabled if using Intel(R) Integrated LAN." />
            <GbeMacSmbAddrs value="0x70" label="GbE MAC SMBus Address" help_text="This setting configures Intel(R) Integrated Wired LAN MAC SMBus address to accept SMBus cycles from the PHY. Note: Recommended setting is 70h." />
            <PhyConnected value="No PHY Connected" value_list="No PHY Connected,,PHY on SMBus,,PHY on SMLink0,,PHY on SMLink1" label="PHY Connection" help_text="This selects which SMBus network is used to connect GbE PHY to MAC/PCH." />
            <LanPhyPwrCtrlGpd11Config value="Enable as LANPHYPC" value_list="Enable as GPD11,,Enable as LANPHYPC" label="LAN PHY Power Control GPD11 Signal Configuration" help_text="This setting allows the user to assign the LAN PHY Power Control signal to GbE or as GDP11. Note: If using Intel(R) Integrated LAN this setting should be set to &quot;&quot;Enable as LANPHYPC&quot;&quot;." />
            <GbePhyPcieEnable value="Yes" value_list="No,,Yes" label="Intel(R) PHY over PCIe Enabled" help_text="This setting allows customers to enable / disable Intel(R) Integrated LAN operation over the PCIe Port selected by the GbE PCIe Port Select option." />
        </WiredLanConfiguration>
        <WirelessLanConfiguration label="Wireless LAN Configuration">
            <MeClinkEnable value="Yes" value_list="No,,Yes" label="Intel(R) ME CLINK Signal Enabled" help_text="This setting allows customers to enable / disable the Wireless LAN CLINK signal through Intel(R) ME firmware.  Note: For using Intel(R) vPro Wireless solutions this should be set to Yes." />
            <SlpWlanGdp9Config value="Enable as SLP_WLAN#" value_list="Enable as SLP_WLAN#,,Enable as GPD9" label="SLP_WLAN# / GDP9 Signal Configuration" help_text="This setting allows user the to assign the WLAN Power Control signal to WLAN or as GDP9. Note: If using Intel(R) Wireless LAN this setting should be set to &quot;&quot;Enable as SLP_WLAN#&quot;&quot;." />
            <WlanUcode value="0x9DF0 PULSAR" label="WLAN Microcode" help_text="This setting allows OEMs to configure which Intel(R) Wireless LAN card microcode to load into the firmware image." />
            <MEWlanPowerWell value="SLP_WLAN#" value_list="Disabled,,Core Well || SLP_S3#,,Primary Well || SLP_SUS#,,ME Well || SLP_A#,,SLP_WLAN#" label="WLAN Power Well" />
        </WirelessLanConfiguration>
    </NetworkingConnectivity>
    <InternalPchBuses label="Internal PCH Buses">
        <PchTimerConfiguration label="PCH Timer Configuration">
            <t573TimingConfig value="1ms" value_list="100ms,,50ms,,5ms,,1ms" label="PCH clock output stable to PROCPWRGD high (tPCH45)" help_text="This setting configures the minimum timing from XCK_PLL locked to CPUPWRGD high. For further details see Canonlake LP Platform Controller Hub EDS." />
            <t36TimerEnable value="Disabled" value_list="Disabled,,Enabled" label="PCIe Power Stable Timer (tPCH33)" help_text="This setting configures the enables / disables the tPCH33 timer. When enabled PCH will count 99ms from PWROK assertion before PLTRST# is de-asserted. Note: The recommended setting is &quot;&quot;Disabled&quot;&quot;" />
            <t1001TimingConfig value="1ms" value_list="1ms,,5ms,,2ms" label="PROCPWRGD and SYS_PWROK high to SUS_STAT# de-assertion (tPCH46)" help_text="This setting configures the minimum timing from CPUPWRGD assertion to SUS_STAT#. For further details see Canonlake LP Controller Hub EDS." />
            <ApwrokTiming value="2ms" value_list="2ms,,4ms,,8ms,,15ms" label="APWROK Timing" help_text="This soft strap determines the timing between the SLP_A# pin de-asserting and the APWROK timer expiration." />
            <TscClearWarmReset value="No" value_list="No,,Yes" label="Time Stamp Counter Clear on Warm Reset" help_text="When set to 'Yes' causes the PCH to clear the Time Stamp Counter when a Warm Reset is performed." />
        </PchTimerConfiguration>
        <SmbusSmlinkConfiguration label="SMBus / SMLink Configuration">
            <SMBusAsdAddress value="0x0" label="Intel(R) SMBus ASD Address" help_text="This setting configures the Intel(R) SMBus Alert Sending Device Address. For details see Canonlake H / LP SPI Programming guide further details." />
            <SMBusAsdEnable value="No" value_list="No,,Yes" label="Intel(R) SMBus ASD Address Enabled" help_text="This setting enables / disables the Intel(R) SMBus Alert Sending Device. For details see Skylake H / LP or Lewisburg SPI Programming guide further details." />
            <SMBusAsfId value="0x0" label="Intel(R) SMBus Subsystem Vendor and Device ID for ASF" help_text="This setting configures the Intel(R) SMBus Subsystem Vendor and Device ID for ASF. For details see Canonlake H / LP SPI Programming guide further details." />
            <SMBusI2cAddress value="0x0" label="Intel(R) SMBus I2C Address" help_text="This setting configures the Intel(R) SMBus I2C Address. Note: This setting is only used for testing purposes. The recommended setting is &quot;&quot;0000000&quot;&quot;" />
            <SMBusI2cEnable value="No" value_list="No,,Yes" label="Intel(R) SMBus I2C Address Enabled" help_text="This setting enables / disables the Intel(R) SMBus I2C Address. Note: This setting is only used for testing purposes. The recommended setting is &quot;&quot;No&quot;&quot;" />
            <SMBusTcoSlaveSelect value="Intel(R) SMBus" value_list="Intel(R) SMBus,,SMLink 0" label="SMBus / SMLink TCO Slave Connection" help_text="This setting configures the TCO Slave connection to ether the Intel(R) SMBus or SMLink0. For further details see Canon LP Platform Controller Hub EDS." />
            <SLink0Enable value="Yes" value_list="No,,Yes" label="SMLink0 Enabled" help_text="This setting enables / disables SMLink0 interface. For further details see Canonlake H / LP Platform Controller Hub EDS. Note: If using Intel(R) NFC this setting must be set to &quot;&quot;Yes&quot;&quot;." />
            <SLink0freq value="1 MHz" value_list="100 KHz,,400 KHz,,1 MHz" label="SMLink0 Frequency" help_text="This setting determines the frequency at which the SMLink0 will operate. Note: The recommended setting is &quot;&quot;1MHz&quot;&quot;" />
            <SLink1I2cAddress value="0x0" label="SMLink1 I2C Target Address" help_text="This setting configures SMLink1 I2C Target Address. For further details see Canonlake H / LP Platform Controller Hub EDS." />
            <SLink1I2cEnable value="No" value_list="No,,Yes" label="SMLink1 I2C Target Address Enabled" help_text="This setting configures SMLink1 I2C Target Address. For further details see Skylake H / LP or Lewisburg Platform Controller Hub EDS." />
            <SLink1GPTargetAddress value="0x0" label="SMLink1 GP Target Address" help_text="This setting configures SMLink1 GP Target Address. For further details see Canonlake LP Platform Controller Hub EDS." />
            <SLink1GPTargetEnable value="No" value_list="No,,Yes" label="SMLink1 GP Target Address Enabled" help_text="This setting enables / disables SMLink1 GP Target Address interface. For further details see Canonlake LP Platform Controller Hub EDS. Note: This setting must be set to &quot;&quot;Yes&quot;&quot; if using PCH / MCP Thermal reporting." />
            <SLink1Enable value="No" value_list="No,,Yes" label="SMLink1 Enabled" help_text="This setting enables / disables SMLink1 interface. For further details see Canonlake H / LP or Platform Controller Hub EDS.   Note: This setting must be set to &quot;Yes&quot; if using PCH / MCP Thermal reporting." />
            <SLink1freq value="100 KHz" value_list="100 KHz,,400 KHz,,1 MHz" label="SMLink1 Frequency" help_text="This setting determines the frequency at which the SMLink1 will operate. Note: The recommended setting is &quot;&quot;100KHz&quot;&quot;" />
            <SmbAlrtModeConfig value="Enable as GPP_C2" value_list="Enable as GPP_C2,,Enable as Intel(R) SMBus ASD" label="Intel(R) SMBus ASD Mode Configuration" help_text="This setting determines the native mode of operation for the Intel(R) SMBus ASD signal." />
            <SMBusMctpAddress value="0x0" label="Intel(R) SMBus MCTP Address" help_text="This setting configures the Intel(R) SMBus MCTP Address. Note: This setting is only used for testing purposes. The default setting is &quot;&quot;0000000&quot;&quot;" />
            <SMBusMctpEnable value="No" value_list="No,,Yes" label="Intel(R) SMBus MCTP Address Enabled" help_text="This setting enables / disables the Intel(R) SMBus MCTP Address. Note: This setting is only used for testing purposes. The recommended setting is &quot;&quot;No&quot;&quot;" />
            <SLink1MctpAddress value="0x0" label="SMLink1 MCTP Address" help_text="This setting configures the Intel(R) SMBus MCTP Address. Note: This setting is only used for testing purposes. The default setting is &quot;&quot;0000000&quot;&quot;" />
            <SLink1MctpEnable value="No" value_list="No,,Yes" label="SMLink1 MCTP Address Enabled" help_text="This setting enables / disables the Intel(R) SMBus MCTP Address. Note: This setting is only used for testing purposes. The recommended setting is &quot;&quot;No&quot;&quot;" />
        </SmbusSmlinkConfiguration>
        <DmiConfiguration label="DMI Configuration">
            <DmiLaneReversal value="No" value_list="No,,Yes" label="DMI Lane Reversal" help_text="This setting allow the DMI Lane signals to be reversed. For further details see Comet Lake-H Platform Controller Hub EDS." />
            <DmiPciPortStagger value="Yes" value_list="No,,Yes" label="DMI Port Staggering Enabled" help_text="This setting configures DMI for Port Staggering. For further details see Canonlake LP Platform Controller Hub EDS." />
            <DmiAcCoupling value="No" value_list="No,,Yes" label="DMI AC Coupling Select" help_text="This setting determines if DMI is operating in AC or DC coupled mode." />
            <DmiLaneWidth value="DMI x4" value_list="DMI x4,,DMI x2,,DMI x1" label="DMI Lane Width" help_text="This setting determines the number of DMI lanes available." />
        </DmiConfiguration>
        <EspiConfiguration label="eSPI Configuration">
            <EspiEcBusfreq value="60MHz" value_list="20MHz,,24MHz,,30MHz,,48MHz,,60MHz" label="eSPI / EC Bus Frequency" help_text="This setting determines the maximum frequency of the eSPI bus that is supported by the eSPI Master and platform configuration." />
            <EspiEcMaxIoMode value="Single, Dual and Quad" value_list="Single,,Single and Dual,,Single and Quad,,Single, Dual and Quad" label="eSPI / EC Maximum I/O Mode" help_text="This setting determines the maximum IO Mode (Single/Dual/Quad) of the eSPI bus that is supported by the eSPI Master and specific platform configuration." />
            <EspiEcCrcCheckEnable value="Yes" value_list="Yes,,No" label="eSPI / EC CRC Check Enabled" help_text="This setting enables CRC checking on eSPI Slave 0 channel." />
            <EspiEcMaxOutReqMstrFlCh value="2" value_list="2,,1" label="eSPI / EC Max Outstanding Request for  Master Attached Flash Channel" help_text="This setting determines the Maximum outstanding requests on the eSPI / EC Master Attached Flash Channel." />
            <EspiEcSlvAtchdFlshMor value="Single Outstanding Request" value_list="Single Outstanding Request,,Multiple Outstanding Requests" label="eSPI / EC Slave Attached Flash Multiple Outstanding Requests Enable" help_text="This setting enabled multiple outstanding requests for the eSPI / EC Slave Attached Flash device." />
            <EspiEcSlvAtchdFlshOoo value="In-Order SAF Requests" value_list="In-Order SAF Requests,,Out-of-Order SAF Requests" label="eSPI / EC Slave Attached Flash Channel OOO Enable" help_text="This setting enables Out or Order requests on the eSPI / EC Slave Attached Flash device." />
            <EspiEcSlve1CrcChkEn value="Yes" value_list="Yes,,No" label="eSPI / EC Slave 1 Device CRC Check Enable" help_text="This setting determines if CRC checking is enabled on the eSPI / EC Slave 1 Device channel." />
            <EspiEcSlvDevMaxIoMode value="Single, Dual and Quad" value_list="Single,,Single and Duel,,Single and Quad,,Single, Dual and Quad" label="eSPI / EC Slave Device Maximum I/O Mode" help_text="This setting configures the maximum I/O mode of the Slave device." />
            <EspiEcSlvDevBusfreq value="60MHz" value_list="20MHz,,24MHz,,30MHz,,48MHz,,60MHz" label="eSPI / EC Slave Device Bus Frequency" help_text="This setting configures the maximum operating frequency of the Slave device." />
            <EspiEcSlaveDeviceEn value="No" value_list="No,,Yes" label="eSPI / EC Slave Device Enabled" help_text="This setting enables the Slave device on the eSPI interface." />
        </EspiConfiguration>
    </InternalPchBuses>
    <Power>
        <PlatformPower label="Platform Power">
            <SlpS5Gdp10Config value="Enable as SLP_S5#" value_list="Enable as SLP_S5#,,Enable as GPD10" label="SLP_S5# / GPD10 Signal Configuration" help_text="This setting allows the user to assign the SLP_S5# Power Control signal as SLP_S5# or as GDP10. For further details see Coffeelake H Platform Controller Hub EDS." />
            <SlpS3Gdp4Config value="Enable as SLP_S3#" value_list="Enable as SLP_S3#,,Enable as GPD4" label="SLP_S3# / GPD4 Signal Configuration" help_text="This setting allows the user to assign the SLP_S3# Power Control signal as SLP_S3# or as GDP4. For further details see Coffeelake H Platform Controller Hub EDS." />
            <SlpS4Gdp5Config value="Enable as SLP_S4#" value_list="Enable as SLP_S4#,,Enable as GPD5" label="SLP_S4# / GPD5 Signal Configuration" help_text="This setting allows the user to assign the SLP_S4# Power Control signal as SLP_S4# or as GDP5. For further details see Coffeelake H Platform Controller Hub EDS." />
            <SlpAGpd6Config value="Enable as SLP_A#" value_list="Enable as SLP_A#,,Enable as GPD6" label="SLP_A# / GPD6 Signal Configuration" help_text="This setting allows the user to assign the SLP_A# Power Control signal as SLP_A# or as GDP6. For further details see Coffeelake H Platform Controller Hub EDS." />
            <SlpS0TunnelDis value="Disabled" value_list="Enabled,,Disabled" label="SLP_S0# Tunnel" help_text="This setting Enables / Disables the tunneling of the SLP_S0# pin over ESPI to the EC when in ESPI mode." />
        </PlatformPower>
        <DeepSx label="Deep Sx">
            <DeepSxSupportEnable value="Yes" value_list="No,,Yes" label="Deep Sx Enabled" help_text="This setting enables / disables support for Deep Sx operation. For further details see Skylake H / LP Platform Controller Hub EDS. Note: Support for Deep Sx is board design dependent." />
        </DeepSx>
        <PchThermalReporting label="PCH Thermal Reporting">
            <PchThrmlRprtngEn value="Yes" value_list="Yes,,No" label="Thermal Power Reporting Enabled" help_text="This setting enabled a once-per-second timer interrupt is enabled which triggers firmware to report power and temperature information as enabled by configuration registers.  Note: When this setting is disabled ensure that the once-per-second timer interrupt associated with this feature is also disabled." />
        </PchThermalReporting>
    </Power>
    <Debug>
        <Idlm label="IDLM">
            <IdlmFile value="" label="IDLM Binary" help_text="This allows an IDLM binary to be merged into output image built by Intel (R) FIT" />
        </Idlm>
        <DelayedAuthenticationModeConfiguration label="Delayed Authentication Mode Configuration">
            <DelayedAuthMode value="No" value_list="No,,Yes" label="Delayed Authentication Mode Enabled" help_text="This setting enables Delayed Authentication Mode on the platform." />
        </DelayedAuthenticationModeConfiguration>
        <IntelTraceHubTechnology label="Intel(R) Trace Hub Technology">
            <IntelTrcHubBinary value="" label="Intel(R) Trace Hub Binary" help_text="This loads the Intel(R) Trace Hub binary that will be merged into the output image generated by the Intel(R) FIT tool." />
            <RomTraceEmergencyModeEn value="No" value_list="No,,Yes" label="Intel(R) Trace Hub Emergency Mode Enabled" help_text="When enabled, Intel(R) ME programs Intel(R) Trace hub to send debug traces without target configuration from the Intel(R) System Studio tool.   Note: When Intel(R) Trace Hub is enabled to send messages, it might prevent the system from entering deeper sleep states. This is intended for debug purposes only and should not be used in &quot;the&quot; shipping configuration." />
            <RomTraceFiltering value="" label="Intel(R) Trace Hub Filtering" help_text="This setting allows a user input binary for filtering of output messages for Intel(R) Trace Hub" />
            <RomTraceDbgMsgsEnable value="No" value_list="No,,Yes" label="Intel(R) Trace Hub Debug Messages Enabled" help_text="Intel(R) Trace Hub Debug Messages Enabled - When set to Yes, enables Intel(R) PCH HW trace messages.   Note: DCI needs to be enabled on the platform for Intel(R) Trace Hub messages to be captured." />
            <UnlockToken value="" label="Unlock Token" help_text="This allows the OEM to input an Unlock Token binary file for closed chassis debug." />
            <RomTraceSoftEnable value="No" value_list="No,,Yes" label="Intel(R) Trace Hub Soft Enable" help_text="When set to Yes, enables Intel(R) ME FW trace messages. Note: DCI needs to be enabled on the platform for Intel(R) Trace Hub messages to be captured." />
        </IntelTraceHubTechnology>
        <IntelMeFirmwareDebuggingOverrides label="Intel(R) ME Firmware Debugging Overrides">
            <DbgOverridePreProdSi value="0x0" label="Debug Override Pre-Production Silicon" help_text="Allows the OEM to control FW features to assist with pre-production platform debugging.  This control has no effect if used on production silicon.  Note: Certain options will do not work when the descriptor is locked (See FW Bring-up Guide for setting details)." />
            <DbgOverrideProdSi value="0x0" label="Debug Override Production Silicon" help_text="Allows the OEM to control FW features to assist with production platform debugging.  Note: Certain options will do not work when the descriptor is locked (See FW Bring-up Guide for setting details)." />
            <MeRstBehavior value="Intel(R) ME Alternate image boot" value_list="Intel(R) ME Alternate image boot,,Intel(R) ME will Halt" label="Intel(R) ME Reset Behavior" help_text="This setting determines Intel(R) ME behavior when boot image errors are encountered.  Warning: This setting should be used for debug purposes only.   Note: This may block normal Firmware functional flows ." />
            <MERstCapCLRst1Enabled value="No" value_list="No,,Yes" label="Enable Intel(R) ME Reset Capture on CLR_RST#" help_text="This setting configures Intel(R) ME behavior when it resets during CL_RST#1. Note: The recommended default for this setting is 'No'" />
            <MERomBypassEnable value="No" value_list="No,,Yes" label="Firmware ROM Bypass" help_text="This setting enables / disables firmware ROM bypass. Note: This setting only has affect when the firmware being used has ROM Bypass code present." />
            <AfsIdleReclaim value="Yes" value_list="Yes,,No" label="AFS Idle Flash Reclaim Enabled" help_text="This controls enabling / disabling of Intel(R) ME AFS Idle flash reclaim capabilities.   Note: This setting should be used for debug purposes only." />
        </IntelMeFirmwareDebuggingOverrides>
        <DirectConnectInterfaceConfiguration label="Direct Connect Interface Configuration">
            <DciEnable value="No" value_list="No,,Yes" label="Direct Connect Interface (DCI) Enabled" help_text="This setting enables / disables the DCI interface used for Intel(R) Trace Hub debugging." />
        </DirectConnectInterfaceConfiguration>
        <EspiFeatureOverrides label="eSPI Feature Overrides">
            <EspiEcLowFreqOvrd value="No" value_list="Yes,,No" label="eSPI / EC Low Frequency Debug Override" help_text="When enabled this setting will divide eSPI clock frequency by 8.  Note: This setting should only be used for debugging purposes. Leaving this setting enable will impact eSPI performance." />
        </EspiFeatureOverrides>
    </Debug>
    <CpuStraps label="CPU Straps">
        <SvidPresence value="SVID is present" value_list="SVID is present,,SVID is not present" label="SVID Presence" help_text="This setting determine if SVID rails are present on the platform. This setting is for debugging purposes only." />
        <PlatformImonDisable value="Disabled" value_list="Enabled,,Disabled" label="Platform IMON" help_text="If the platform target is Desktop this setting should be set to &quot;Disabled&quot;. If the platform target is Mobile this setting should be set to &quot;Enabled&quot;.  This strap should be left at the recommended default setting." />
        <GtsVrType value="SVID" value_list="SVID,,Fixed VR" label="GT_S VR Type" help_text="This setting determines the GT slice domain VR type." />
        <GtUsVrType value="SVID" value_list="SVID,,Fixed VR" label="GT_US VR Type" help_text="This setting determines the GT Unslice domain VR type." />
        <RingVrType value="SVID" value_list="SVID,,Fixed VR" label="Ring VR Type" help_text="This setting determines the Ring domain VR type. Note: This setting must match the IA VR setting." />
        <IaVrType value="SVID" value_list="SVID,,Fixed VR" label="IA Power Plane VR" help_text="This setting determines the IA core domain VR type." />
        <SaVrType value="Fixed VR" value_list="SVID,,Fixed VR" label="SA VR Type" help_text="This setting determines the SA core domain VR type.   Note: This setting should be set to &quot;Fixed VR&quot; for Desktop and &quot;SVID for &quot;Mobile&quot;" />
        <JtagPwrDisable value="No JTAG Power on C10 and Lower" value_list="No JTAG Power on C10 and Lower,,JTAG Power on C10 and Lower" label="JTAG Power Disable" help_text="This setting determines if JTAG power will be maintained on C10 or lower power states.  Note: This strap is intended for debugging purposed only." />
        <CpuMaxFreqBoot value="Yes" value_list="No,,Yes" label="Processor Boot Max Frequency" help_text="This setting determines if the processor will operate at maximum Non-Turbo frequency at power-on and boot.  Note: This strap is intended for debugging purposed only." />
        <FlexRatio value="0x0" label="Flex Ratio" help_text="This setting controls the maximum processor non-turbo ratio.  Note: This strap is intended for debugging purposed only. See BIOS Spec for more details on maximum processor non-turbo ratio configuration." />
        <BistInit value="No" value_list="No,,Yes" label="BIST Initialization" help_text="This setting determines if BIST will be run at platform reset after BIOS requested actions.  Note: This strap is intended for debugging purposed only." />
        <NumActiveCores value="All Cores Active" value_list="All Cores Active,,1 Core Active,,2 Cores Active,,3 Cores Active,,4 Cores Active,,5 Cores Active,,6 Cores Active,,7 Cores Active,,8 Cores Active,,9 Cores Active" label="Number of Active Cores" help_text="This setting controls the number of active processor cores.  Note: This strap is intended for debugging purposed only. See BIOS Spec for more details on enabling / disabling processor cores." />
        <HyperThreadingDisable value="No" value_list="No,,Yes" label="Disable Hyperthreading" help_text="This setting control enabling / disabling of Hyper threading.    Note: This strap is intended for debugging purposed only. See BIOS Spec for more details on enabling / disabling Hyper threading" />
        <IaVrOffsetVid value="Yes" value_list="No,,Yes" label="IA SVID VR Offset Enabled" help_text="Enables/disables a voltage offset for the IA VR allowing voltage levels to exceed 1.52V.  The setting should always be set to Enabled." />
        <GtsSvidAddress value="0x1" label="GT_S SVID Address" help_text="This setting determines the GT slice SVID Address." />
        <GtUsSvidAddress value="0x1" label="GT_US SVID Address" help_text="This setting determines the GT Unslice SVID Address.  Note: This strap should be left at the recommended default setting." />
        <RingSvidAddress value="0x0" label="Ring SVID Address" help_text="This setting determines the Ring SVID address. Note: This setting must match the IA VR setting." />
        <IaSvidAddress value="0x0" label="IA SVID Address" help_text="This setting determines the IA SVID address.  Note: This strap should be left at the recommended default setting." />
        <SaSvidAddress value="0x2" label="SA SVID Address" help_text="This setting determines the SA SVID address. Note: This strap should be left at the recommended default setting." />
    </CpuStraps>
    <StrapsDifferences>
        <PCH_Strap_CSME_SMT2_TCOSSEL_Diff value="0x1" />
        <PCH_Strap_CSME_SMT3_TCOSSEL_Diff value="0x1" />
        <PCH_Strap_PN1_RPCFG_2_Diff value="0x2" />
        <PCH_Strap_PN2_RPCFG_2_Diff value="0x2" />
        <PCH_Strap_ISH_ISH_BaseClass_code_SoftStrap_Diff value="0x7" />
        <PCH_Strap_SMB_spi_strap_smt3_en_Diff value="0x0" />
        <PCH_Strap_GBE_SMLink1_Frequency_Diff value="0x0" />
        <PCH_Strap_GBE_SMLink3_Frequency_Diff value="0x0" />
        <PCH_Strap_USBX_XHC_PORT6_OWNERSHIP_STRAP_Diff value="0x1" />
        <PCH_Strap_USBX_XHC_PORT5_OWNERSHIP_STRAP_Diff value="0x1" />
        <PCH_Strap_USBX_XHC_PORT2_OWNERSHIP_STRAP_Diff value="0x1" />
        <PCH_Strap_PMC_MMP0_DIS_STRAP_Diff value="0x0" />
        <PCH_Strap_PMC_EPOC_DATA_STRAP_Diff value="0x0" />
        <PCH_Strap_spth_modphy_softstraps_com1_com0_pllwait_cntr_2_0_Diff value="0x2" />
        <PCH_Strap_SPI_SPI_EN_D0_DEEP_PWRDN_Diff value="0x1" />
        <PCH_Strap_SPI_cs1_respmod_dis_Diff value="0x1" />
        <PCH_Strap_DMI_OPDMI_LW_Diff value="0x0" />
        <PCH_Strap_DMI_OPDMI_TLS_Diff value="0x0" />
        <PCH_Strap_DMI_OPDMI_PAD_Diff value="0x0" />
        <PCH_Strap_DMI_OPDMI_ECCE_Diff value="0x0" />
    </StrapsDifferences>
    <FlexIO label="Flex I/O">
        <IntelRstForPcieConfiguration label="Intel(R) RST for PCIe Configuration">
            <PCIeCtrl3Port1SrisEnable value="No" value_list="No,,Yes" label="PCIe Controller 3 Port 1 SRIS Enabled" help_text="This is used to configure SRIS Port 1 for Intel(R) RST for PCIe on PCIe Controller 3.  Note: Configuration of this setting is only required if the NVM device will be connected external SATA Express cable." />
            <PCIeCtrl3Port2SrisEnable value="No" value_list="No,,Yes" label="PCIe Controller 3 Port 2 SRIS Enabled" help_text="This is used to configure SRIS Port 2 for Intel(R) RST for PCIe on PCIe Controller 3.  Note: Configuration of this setting is only required if the NVM device will be connected external SATA Express cable." />
            <PCIeCtrl3Port3SrisEnable value="No" value_list="No,,Yes" label="PCIe Controller 3 Port 3 SRIS Enabled" help_text="This is used to configure SRIS Port 1 for Intel(R) RST for PCIe on PCIe Controller 3.  Note: Configuration of this setting is only required if the NVM device will be connected external SATA Express cable." />
            <PCIeCtrl3Port4SrisEnable value="No" value_list="No,,Yes" label="PCIe Controller 3 Port 4 SRIS Enabled" help_text="This is used to configure SRIS Port 4 for Intel(R) RST for PCIe on PCIe Controller 3.  Note: Configuration of this setting is only required if the NVM device will be connected external SATA Express cable." />
            <PCIeCtrl5Port1SrisEnable value="No" value_list="No,,Yes" label="PCIe Controller 5 Port 1 SRIS Enabled" help_text="This is used to configure SRIS Port 1 for Intel(R) RST for PCIe on PCIe Controller 5.  Note: Configuration of this setting is only required if the NVM device will be connected external SATA Express cable." />
            <PCIeCtrl5Port2SrisEnable value="No" value_list="No,,Yes" label="PCIe Controller 5 Port 2 SRIS Enabled" help_text="This is used to configure SRIS Port 2 for Intel(R) RST for PCIe on PCIe Controller 5.  Note: Configuration of this setting is only required if the NVM device will be connected external SATA Express cable." />
            <PCIeCtrl5Port3SrisEnable value="No" value_list="No,,Yes" label="PCIe Controller 5 Port 3 SRIS Enabled" help_text="This is used to configure SRIS Port 3 for Intel(R) RST for PCIe on PCIe Controller 5.  Note: Configuration of this setting is only required if the NVM device will be connected external SATA Express cable." />
            <PCIeCtrl5Port4SrisEnable value="No" value_list="No,,Yes" label="PCIe Controller 5 Port 4 SRIS Enabled" help_text="This is used to configure SRIS Port 4 for Intel(R) RST for PCIe on PCIe Controller 5.  Note: Configuration of this setting is only required if the NVM device will be connected external SATA Express cable." />
            <PCIeCtrl6Port1SrisEnable value="No" value_list="No,,Yes" label="PCIe Controller 6 Port 1 SRIS Enabled" help_text="This is used to configure SRIS Port 1 for Intel(R) RST for PCIe on PCIe Controller 6.  Note: Configuration of this setting is only required if the NVM device will be connected external SATA Express cable." />
            <PCIeCtrl6Port2SrisEnable value="No" value_list="No,,Yes" label="PCIe Controller 6 Port 2 SRIS Enabled" help_text="This is used to configure SRIS Port 2 for Intel(R) RST for PCIe on PCIe Controller 6.  Note: Configuration of this setting is only required if the NVM device will be connected external SATA Express cable." />
            <PCIeCtrl6Port3SrisEnable value="No" value_list="No,,Yes" label="PCIe Controller 6 Port 3 SRIS Enabled" help_text="This is used to configure SRIS Port 3 for Intel(R) RST for PCIe on PCIe Controller 6.  Note: Configuration of this setting is only required if the NVM device will be connected external SATA Express cable." />
            <PCIeCtrl6Port4SrisEnable value="No" value_list="No,,Yes" label="PCIe Controller 6 Port 4 SRIS Enabled" help_text="This is used to configure SRIS Port 4 for Intel(R) RST for PCIe on PCIe Controller 6.  Note: Configuration of this setting is only required if the NVM device will be connected external SATA Express cable." />
            <RstPCIe1C1Select value="x4" value_list="x2,,x4" label="Intel(R) RST for PCIe-C1 Select x2 or x4" help_text="This is used to configure NAND Cycle routers for the Intel(R) RST for PCIe interface as either x2 or x4 lane operation on PCIe Controller 3 [S/H].  Note: This setting must match port configuration settings of Intel(R) RST for PCIe Controller 1 and PCIe Controller 3 [S/H]." />
            <RstPCIe1C2Select value="x4" value_list="x2,,x4" label="Intel(R) RST for PCIe-C2 Select x2 or x4" help_text="This is used to configure NAND Cycle routers for the Intel(R) RST for PCIe interface as either x2 or x4 lane operation on PCIe Controller 6 [S / H].  Note: This setting must match port configuration settings of Intel(R) RST for PCIe Controller 2 and PCIe Controller 6 [S / H]." />
            <RstPCIe1C3Select value="x4" value_list="x2,,x4" label="Intel(R) RST for PCIe-C3 Select x2 or x4" help_text="This is used to configure NAND Cycle routers for the Intel(R) RST for PCIe interface as either x2 or x4 lane operation on PCIe Controller 5 [S / H].  Note: This setting must match port configuration settings of Intel(R) RST for PCIe Controller 3 and PCIe Controller 5 [S / H]." />
            <RstPCIeController1 value="1x4" value_list="2x2,,1x4" label="Intel® RST for PCIe Controller 1" help_text="This is used to configure PCIe Controller 1 for Intel(R) RST for PCIe interface as either x2 or x4 lane operation on PCIe Controller 3 [S / H].  Note: This setting must match port configuration settings of Intel(R) RST for PCIe-C1 Select x2 or x4 and PCIe Controller 3 [S / H]." />
            <RstPCIeController2 value="1x4" value_list="2x2,,1x4" label="Intel® RST for PCIe Controller 2" help_text="This is used to configure PCIe Controller 2 for Intel(R) RST for PCIe interface as either x2 or x4 lane operation on PCIe Controller 6 [S / H].  Note: This setting must match port configuration settings of Intel(R) RST for PCIe-C2 Select x2 or x4 and PCIe Controller 6 [S / H]." />
            <RstPCIeController3 value="2x2" value_list="2x2,,1x4" label="Intel® RST for PCIe Controller 3" help_text="This is used to configure PCIe Controller 3 for Intel(R) RST for PCIe interface as either x2 or x4 lane operation on PCIe Controller 5 [S / H].  Note: This setting must match port configuration settings of Intel(R) RST for PCIe-C3 Select x2 or x4 and PCIe Controller 5 [S / H]." />
        </IntelRstForPcieConfiguration>
        <PcieLaneReversalConfiguration label="PCIe Lane Reversal Configuration">
            <PCIeCtrl1LnReversal value="No" value_list="No,,Yes" label="PCIe Controller 1 Lane Reversal Enabled" help_text="This setting allows the PCIe lanes on Controller 1 to be reversed. For further details see Canonlake H / LP Platform Controller Hub EDS." />
            <PCIeCtrl2LnReversal value="No" value_list="No,,Yes" label="PCIe Controller 2 Lane Reversal Enabled" help_text="This setting allows the PCIe lanes on Controller 2 to be reversed. For further details see Canonlake H / LP Platform Controller Hub EDS." />
            <PCIeCtrl3LnReversal value="Yes" value_list="No,,Yes" label="PCIe Controller 3 Lane Reversal Enabled" help_text="This setting allows the PCIe lanes on Controller 3 to be reversed. For further details see Canonlake H / LP Platform Controller Hub EDS." />
            <PCIeCtrl4LnReversal value="No" value_list="No,,Yes" label="PCIe Controller 4 Lane Reversal Enabled" help_text="This setting allows the PCIe lanes on Controller 4 to be reversed. For further details see Canonlake H / LP Platform Controller Hub EDS." />
            <PCIeCtrl5LnReversal value="No" value_list="No,,Yes" label="PCIe Controller 5 Lane Reversal Enabled" help_text="This setting allows the PCIe lanes on Controller 5 to be reversed. For further details see Canonlake H / LP Platform Controller Hub EDS." />
            <PCIeCtrl6LnReversal value="No" value_list="No,,Yes" label="PCIe Controller 6 Lane Reversal Enabled" help_text="This setting allows the PCIe lanes on Controller 6 to be reversed. For further details see Coffeelake H Platform Controller Hub EDS." />
        </PcieLaneReversalConfiguration>
        <PciePortConfiguration label="PCIe Port Configuration">
            <PCIeContoller1Config value="4x1" value_list="4x1,,1x2, 2x1,,2x2,,1x4" label="PCIe Controller 1 (Port 1-4)" help_text="This setting controls PCIe Port configurations for PCIe Controller 1. For further details see Canonlake H / LP Platform Controller Hub EDS." />
            <PCIeContoller2Config value="1x4" value_list="4x1,,1x2, 2x1,,2x2,,1x4" label="PCIe Controller 2 (Port 5-8)" help_text="This setting controls PCIe Port configurations for PCIe Controller 2. For further details see Canonlake H / LP Platform Controller Hub EDS." />
            <PCIeContoller3Config value="1x4" value_list="4x1,,1x2, 2x1,,2x2,,1x4" label="PCIe Controller 3 (Port 9-12)" help_text="This setting controls PCIe Port configurations for PCIe Controller 3. For further details see Canonlake H / LP Platform Controller Hub EDS." />
            <PCIeContoller4Config value="4x1" value_list="4x1,,1x2, 2x1,,2x2,,1x4" label="PCIe Controller 4 (Port 13-16)" help_text="This setting controls PCIe Port configurations for PCIe Controller 4. For further details see Canonlake H / LP Platform Controller Hub EDS." />
            <PCIeContoller5Config value="1x4" value_list="4x1,,1x2, 2x1,,2x2,,1x4" label="PCIe Controller 5 (Port 17-20)" help_text="This setting allows the PCIe lanes on Controller 5 to be reversed. For further details see Canonlake / Coffeelake H Platform Controller Hub EDS." />
            <PCIeContoller6Config value="1x4" value_list="4x1,,1x2, 2x1,,2x2,,1x4" label="PCIe Controller 6 (Port 21-24)" help_text="This setting controls PCIe Port configurations for PCIe Controller 6. For further details see CoffeeLake H Platform Controller Hub EDS." />
        </PciePortConfiguration>
        <SataPcieComboPortConfiguration label="SATA / PCIe Combo Port Configuration">
            <SataPcieCombo0_2ModeSel value="PCIe CLKREQ#" value_list="PCIe CLKREQ#,,DEVSLP#" label="SATA / PCIe Combo Port 0 and 2 Mode Select" help_text="The corresponding CLKREQ# GPIO can only function as DEVSLP# if SATA / PCIe Combo Port 0 or is assigned to SATA, and SATA / PCIe Combo Port 0 and 2 Mode Select is configured to SATA  DEVSLP#." />
            <SataPcieCombo1_3ModeSel value="PCIe CLKREQ#" value_list="PCIe CLKREQ#,,DEVSLP#" label="SATA / PCIe Combo Port 1 and 3 Mode Select" help_text="The corresponding CLKREQ# GPIO can only function as DEVSLP# if SATA / PCIe Combo Port 1 or 3 is assigned to SATA, and SATA / PCIe Combo Port 1 and 3 Mode Select is configured to SATA  DEVSLP#." />
            <SataPCIeComboPort0 value="PCIe" value_list="GPIO Polarity PCIe,,GPIO Polarity SATA,,SATA,,PCIe" label="SATA / PCIe Combo Port 0" help_text="This setting configures the PCIe port to operate as either PCIe Port 9 or SATA Port 0a. For further details on Flex I/O see Comet Lake-H Platform Controller Hub EDS." />
            <SataPCIeComboPort1 value="PCIe" value_list="GPIO Polarity PCIe,,GPIO Polarity SATA,,SATA,,PCIe" label="SATA / PCIe Combo Port 1" help_text="This setting configures the PCIe port to operate as either PCIe Port 10 or SATA Port 1a. For further details on Flex I/O see Comet Lake-H Platform Controller Hub EDS." />
            <SataPCIeComboPort2 value="SATA" value_list="GPIO Polarity PCIe,,GPIO Polarity SATA,,SATA,,PCIe" label="SATA / PCIe Combo Port 2" help_text="This setting configures the PCIe port to operate as either PCIe Port 13 or SATA Port 0b. For further details on Flex I/O see Comet Lake-H Platform Controller Hub EDS.  Note: For unused SATA/PCIe* Combo Lanes, Flex I/O Lanes that can be configured as PCIe* or SATA, the lanes must be statically assigned to SATA or PCIe*. These unused SATA/PCIe* Combo Lanes must not be assigned as polarity based." />
            <SataPCIeComboPort3 value="SATA" value_list="GPIO Polarity PCIe,,GPIO Polarity SATA,,SATA,,PCIe" label="SATA / PCIe Combo Port 3" help_text="This setting configures the PCIe port to operate as either PCIe Port 14 or SATA Port 1b. For further details on Flex I/O see Comet Lake-H Platform Controller Hub EDS.  Note: For unused SATA/PCIe* Combo Lanes, Flex I/O Lanes that can be configured as PCIe* or SATA, the lanes must be statically assigned to SATA or PCIe*. These unused SATA/PCIe* Combo Lanes must not be assigned as polarity based." />
            <SataPCIeComboPort4 value="GPIO Polarity SATA" value_list="GPIO Polarity PCIe,,GPIO Polarity SATA,,SATA,,PCIe" label="SATA / PCIe Combo Port 4" help_text="This setting configures the PCIe port to operate as either PCIe Port 15 or SATA Port 2. For further details on Flex I/O see Comet Lake-H Platform Controller Hub EDS.  Note: For unused SATA/PCIe* Combo Lanes, Flex I/O Lanes that can be configured as PCIe* or SATA, the lanes must be statically assigned to SATA or PCIe*. These unused SATA/PCIe* Combo Lanes must not be assigned as polarity based." />
            <SataPCIeComboPort5 value="GPIO Polarity SATA" value_list="GPIO Polarity PCIe,,GPIO Polarity SATA,,SATA,,PCIe" label="SATA / PCIe Combo Port 5" help_text="This setting configures the PCIe port to operate as either PCIe Port 16 or SATA Port 3. For further details on Flex I/O see Comet Lake-H Platform Controller Hub EDS.  Note: For unused SATA/PCIe* Combo Lanes, Flex I/O Lanes that can be configured as PCIe* or SATA, the lanes must be statically assigned to SATA or PCIe*. These unused SATA/PCIe* Combo Lanes must not be assigned as polarity based." />
            <SataPCIeComboPort6 value="GPIO Polarity SATA" value_list="GPIO Polarity PCIe,,GPIO Polarity SATA,,SATA,,PCIe" label="SATA / PCIe Combo Port 6" help_text="This setting configures the PCIe port to operate as either PCIe Port 17 or SATA Port 4. For further details on Flex I/O see Comet Lake-H Platform Controller Hub EDS.  Note: For unused SATA/PCIe* Combo Lanes, Flex I/O Lanes that can be configured as PCIe* or SATA, the lanes must be statically assigned to SATA or PCIe*. These unused SATA/PCIe* Combo Lanes must not be assigned as polarity based." />
            <SataPCIeComboPort7 value="PCIe" value_list="GPIO Polarity PCIe,,GPIO Polarity SATA,,SATA,,PCIe" label="SATA / PCIe Combo Port 7" help_text="This setting configures the PCIe port to operate as either PCIe Port 18 or SATA Port 5. For further details on Flex I/O see Comet Lake-H Platform Controller Hub EDS.  Note: For unused SATA/PCIe* Combo Lanes, Flex I/O Lanes that can be configured as PCIe* or SATA, the lanes must be statically assigned to SATA or PCIe*. These unused SATA/PCIe* Combo Lanes must not be assigned as polarity based." />
            <SataPCIeComboPort8 value="PCIe" value_list="GPIO Polarity PCIe,,GPIO Polarity SATA,,SATA,,PCIe" label="SATA / PCIe Combo Port 8" help_text="This setting configures the PCIe port to operate as either PCIe Port 19 or SATA Port 6. For further details on Flex I/O see Comet Lake-H LP Platform Controller Hub EDS.  Workstation / Sever Only.  Note: For unused SATA/PCIe* Combo Lanes, Flex I/O Lanes that can be configured as PCIe* or SATA, the lanes must be statically assigned to SATA or PCIe*. These unused SATA/PCIe* Combo Lanes must not be assigned as polarity based." />
            <SataPCIeComboPort9 value="PCIe" value_list="GPIO Polarity PCIe,,GPIO Polarity SATA,,SATA,,PCIe" label="SATA / PCIe Combo Port 9" help_text="This setting configures the PCIe port to operate as either PCIe Port 20 or SATA Port 7. For further details on Flex I/O see Comet Lake-H LP Platform Controller Hub EDS.  Workstation / Sever Only.  Note: For unused SATA/PCIe* Combo Lanes, Flex I/O Lanes that can be configured as PCIe* or SATA, the lanes must be statically assigned to SATA or PCIe*. These unused SATA/PCIe* Combo Lanes must not be assigned as polarity based." />
        </SataPcieComboPortConfiguration>
        <Usb3PortConfiguration label="USB3 Port Configuration">
            <USB3PCIeComboPort0 value="USB3" value_list="USB3,,PCIe" label="USB3 / PCIe Combo Port 0" help_text="This setting configures the PCIe port to operate as either PCIe Port 1 or USB3 Port 7. For further details on Flex I/O see Comet Lake-H Platform Controller Hub EDS." />
            <USB3PCIeComboPort1 value="USB3" value_list="USB3,,PCIe" label="USB3 / PCIe Combo Port 1" help_text="This setting configures the PCIe port to operate as either PCIe Port 2 or USB3 Port 8. For further details on Flex I/O see Comet Lake-H Platform Controller Hub EDS." />
            <USB3PCIeComboPort2 value="USB3" value_list="USB3,,PCIe" label="USB3 / PCIe Combo Port 2" help_text="This setting configures the PCIe port to operate as either PCIe Port 3 or USB3 Port 9. For further details on Flex I/O see Comet Lake-H Platform Controller Hub EDS." />
            <USB3PCIeComboPort3 value="PCIe" value_list="USB3,,PCIe" label="USB3 / PCIe Combo Port 3" help_text="This setting configures the PCIe port to operate as either PCIe Port 4 or USB3 Port 10. For further details on Flex I/O see Comet Lake-H Platform Controller Hub EDS." />
        </Usb3PortConfiguration>
        <PcieGen3PllClockControl label="PCIe gen3 PLL Clock Control">
            <PCIeSecGen3PllEnable value="No" value_list="Yes,,No" label="Secondary Gen3 PLL Enabled" help_text="This setting determines which Gen3 PLL source clock PCIe Controller 6 (Port 21-24) will use.   Note: When the Secondary Gen3 PLL option is disabled PCIe Controller 6 (Port 21-24) will use Primary Gen3 PLL as the source clock." />
        </PcieGen3PllClockControl>
    </FlexIO>
    <Gpio label="GPIO">
        <MeFeaturePins label="ME Feature Pins">
            <TouchResetGpio value="None" value_list="None,,GPP_A_0,,GPP_A_1,,GPP_A_2,,GPP_A_3,,GPP_A_4,,GPP_A_5,,GPP_A_6,,GPP_A_7,,GPP_A_8,,GPP_A_9,,GPP_A_10,,GPP_A_11,,GPP_A_13,,GPP_A_14,,GPP_A_15,,GPP_A_16,,GPP_A_17,,GPP_A_18,,GPP_A_19,,GPP_A_20,,GPP_A_21,,GPP_A_22,,GPP_A_23,,GPP_B_0,,GPP_B_1,,GPP_B_2,,GPP_B_3,,GPP_B_4,,GPP_B_5,,GPP_B_6,,GPP_B_7,,GPP_B_8,,GPP_B_9,,GPP_B_10,,GPP_B_11,,GPP_B_12,,GPP_B_13,,GPP_B_14,,GPP_B_15,,GPP_B_16,,GPP_B_17,,GPP_B_18,,GPP_B_19,,GPP_B_20,,GPP_B_21,,GPP_B_22,,GPP_B_23,,GPP_C_0,,GPP_C_1,,GPP_C_2,,GPP_C_3,,GPP_C_4,,GPP_C_5,,GPP_C_6,,GPP_C_7,,GPP_C_8,,GPP_C_9,,GPP_C_10,,GPP_C_11,,GPP_C_12,,GPP_C_13,,GPP_C_14,,GPP_C_15,,GPP_C_16,,GPP_C_17,,GPP_C_18,,GPP_C_19,,GPP_C_20,,GPP_C_21,,GPP_C_22,,GPP_C_23,,GPP_D_0,,GPP_D_1,,GPP_D_2,,GPP_D_3,,GPP_D_4,,GPP_D_5,,GPP_D_6,,GPP_D_7,,GPP_D_8,,GPP_D_9,,GPP_D_10,,GPP_D_11,,GPP_D_12,,GPP_D_13,,GPP_D_14,,GPP_D_15,,GPP_D_16,,GPP_D_17,,GPP_D_18,,GPP_D_19,,GPP_E_0,,GPP_E_1,,GPP_E_2,,GPP_E_3,,GPP_E_4,,GPP_E_5,,GPP_E_6,,GPP_E_7,,GPP_E_8,,GPP_E_9,,GPP_E_10,,GPP_E_11,,GPP_E_12,,GPP_E_13,,GPP_E_14,,GPP_E_15,,GPP_E_16,,GPP_E_17,,GPP_E_18,,GPP_E_19,,GPP_E_20,,GPP_E_21,,GPP_E_22,,GPP_E_23,,GPP_F_0,,GPP_F_1,,GPP_F_2,,GPP_F_3,,GPP_F_4,,GPP_F_5,,GPP_F_6,,GPP_F_7,,GPP_F_8,,GPP_F_9,,GPP_F_10,,GPP_F_11,,GPP_F_12,,GPP_F_13,,GPP_F_14,,GPP_F_15,,GPP_F_16,,GPP_F_17,,GPP_F_18,,GPP_F_19,,GPP_G_0,,GPP_G_1,,GPP_G_2,,GPP_G_3,,GPP_G_4,,GPP_G_5,,GPP_G_6,,GPP_G_7,,GPP_H_0,,GPP_H_1,,GPP_H_2,,GPP_H_3,,GPP_H_4,,GPP_H_5,,GPP_H_6,,GPP_H_7,,GPP_H_8,,GPP_H_9,,GPP_H_10,,GPP_H_11,,GPP_H_12,,GPP_H_13,,GPP_H_14,,GPP_H_15,,GPP_H_16,,GPP_H_17,,GPP_H_18,,GPP_H_19,,GPP_H_20,,GPP_H_21,,GPP_H_22,,GPP_H_23,,GPD_0,,GPD_1,,GPD_2,,GPD_3,,GPD_4,,GPD_5,,GPD_6,,GPD_7,,GPD_8,,GPD_9,,GPD_10,,GPD_11" label="Intel(R) Precise Touch and Stylus Reset GPIO Select" help_text="Configure Intel(R) Precise Touch Technology Reset GPIO" />
            <TouchIntGpio value="None" value_list="None,,GPP_A_0,,GPP_A_1,,GPP_A_2,,GPP_A_3,,GPP_A_4,,GPP_A_5,,GPP_A_6,,GPP_A_7,,GPP_A_8,,GPP_A_9,,GPP_A_10,,GPP_A_11,,GPP_A_13,,GPP_A_14,,GPP_A_15,,GPP_A_16,,GPP_A_17,,GPP_A_18,,GPP_A_19,,GPP_A_20,,GPP_A_21,,GPP_A_22,,GPP_A_23,,GPP_B_0,,GPP_B_1,,GPP_B_2,,GPP_B_3,,GPP_B_4,,GPP_B_5,,GPP_B_6,,GPP_B_7,,GPP_B_8,,GPP_B_9,,GPP_B_10,,GPP_B_11,,GPP_B_12,,GPP_B_13,,GPP_B_14,,GPP_B_15,,GPP_B_16,,GPP_B_17,,GPP_B_18,,GPP_B_19,,GPP_B_20,,GPP_B_21,,GPP_B_22,,GPP_B_23,,GPP_C_0,,GPP_C_1,,GPP_C_2,,GPP_C_3,,GPP_C_4,,GPP_C_5,,GPP_C_6,,GPP_C_7,,GPP_C_8,,GPP_C_9,,GPP_C_10,,GPP_C_11,,GPP_C_12,,GPP_C_13,,GPP_C_14,,GPP_C_15,,GPP_C_16,,GPP_C_17,,GPP_C_18,,GPP_C_19,,GPP_C_20,,GPP_C_21,,GPP_C_22,,GPP_C_23,,GPP_D_0,,GPP_D_1,,GPP_D_2,,GPP_D_3,,GPP_D_4,,GPP_D_5,,GPP_D_6,,GPP_D_7,,GPP_D_8,,GPP_D_9,,GPP_D_10,,GPP_D_11,,GPP_D_12,,GPP_D_13,,GPP_D_14,,GPP_D_15,,GPP_D_16,,GPP_D_17,,GPP_D_18,,GPP_D_19,,GPP_E_0,,GPP_E_1,,GPP_E_2,,GPP_E_3,,GPP_E_4,,GPP_E_5,,GPP_E_6,,GPP_E_7,,GPP_E_8,,GPP_E_9,,GPP_E_10,,GPP_E_11,,GPP_E_12,,GPP_E_13,,GPP_E_14,,GPP_E_15,,GPP_E_16,,GPP_E_17,,GPP_E_18,,GPP_E_19,,GPP_E_20,,GPP_E_21,,GPP_E_22,,GPP_E_23,,GPP_F_0,,GPP_F_1,,GPP_F_2,,GPP_F_3,,GPP_F_4,,GPP_F_5,,GPP_F_6,,GPP_F_7,,GPP_F_8,,GPP_F_9,,GPP_F_10,,GPP_F_11,,GPP_F_12,,GPP_F_13,,GPP_F_14,,GPP_F_15,,GPP_F_16,,GPP_F_17,,GPP_F_18,,GPP_F_19,,GPP_G_0,,GPP_G_1,,GPP_G_2,,GPP_G_3,,GPP_G_4,,GPP_G_5,,GPP_G_6,,GPP_G_7,,GPP_H_0,,GPP_H_1,,GPP_H_2,,GPP_H_3,,GPP_H_4,,GPP_H_5,,GPP_H_6,,GPP_H_7,,GPP_H_8,,GPP_H_9,,GPP_H_10,,GPP_H_11,,GPP_H_12,,GPP_H_13,,GPP_H_14,,GPP_H_15,,GPP_H_16,,GPP_H_17,,GPP_H_18,,GPP_H_19,,GPP_H_20,,GPP_H_21,,GPP_H_22,,GPP_H_23,,GPD_0,,GPD_1,,GPD_2,,GPD_3,,GPD_4,,GPD_5,,GPD_6,,GPD_7,,GPD_8,,GPD_9,,GPD_10,,GPD_11" label="Intel(R) Precise Touch and Stylus Interrupt GPIO Select" help_text="Configure Intel(R) Precise Touch Technology Interrupt GPIO" />
            <CpuDetection value="None" value_list="None,,GPP_A_0,,GPP_A_1,,GPP_A_2,,GPP_A_3,,GPP_A_4,,GPP_A_5,,GPP_A_6,,GPP_A_7,,GPP_A_8,,GPP_A_9,,GPP_A_10,,GPP_A_11,,GPP_A_13,,GPP_A_14,,GPP_A_15,,GPP_A_16,,GPP_A_17,,GPP_A_18,,GPP_A_19,,GPP_A_20,,GPP_A_21,,GPP_A_22,,GPP_A_23,,GPP_B_0,,GPP_B_1,,GPP_B_2,,GPP_B_3,,GPP_B_4,,GPP_B_5,,GPP_B_6,,GPP_B_7,,GPP_B_8,,GPP_B_9,,GPP_B_10,,GPP_B_11,,GPP_B_12,,GPP_B_13,,GPP_B_14,,GPP_B_15,,GPP_B_16,,GPP_B_17,,GPP_B_18,,GPP_B_19,,GPP_B_20,,GPP_B_21,,GPP_B_22,,GPP_B_23,,GPP_C_0,,GPP_C_1,,GPP_C_2,,GPP_C_3,,GPP_C_4,,GPP_C_5,,GPP_C_6,,GPP_C_7,,GPP_C_8,,GPP_C_9,,GPP_C_10,,GPP_C_11,,GPP_C_12,,GPP_C_13,,GPP_C_14,,GPP_C_15,,GPP_C_16,,GPP_C_17,,GPP_C_18,,GPP_C_19,,GPP_C_20,,GPP_C_21,,GPP_C_22,,GPP_C_23,,GPP_D_0,,GPP_D_1,,GPP_D_2,,GPP_D_3,,GPP_D_4,,GPP_D_5,,GPP_D_6,,GPP_D_7,,GPP_D_8,,GPP_D_9,,GPP_D_10,,GPP_D_11,,GPP_D_12,,GPP_D_13,,GPP_D_14,,GPP_D_15,,GPP_D_16,,GPP_D_17,,GPP_D_18,,GPP_D_19,,GPP_E_0,,GPP_E_1,,GPP_E_2,,GPP_E_3,,GPP_E_4,,GPP_E_5,,GPP_E_6,,GPP_E_7,,GPP_E_8,,GPP_E_9,,GPP_E_10,,GPP_E_11,,GPP_E_12,,GPP_E_13,,GPP_E_14,,GPP_E_15,,GPP_E_16,,GPP_E_17,,GPP_E_18,,GPP_E_19,,GPP_E_20,,GPP_E_21,,GPP_E_22,,GPP_E_23,,GPP_F_0,,GPP_F_1,,GPP_F_2,,GPP_F_3,,GPP_F_4,,GPP_F_5,,GPP_F_6,,GPP_F_7,,GPP_F_8,,GPP_F_9,,GPP_F_10,,GPP_F_11,,GPP_F_12,,GPP_F_13,,GPP_F_14,,GPP_F_15,,GPP_F_16,,GPP_F_17,,GPP_F_18,,GPP_F_19,,GPP_G_0,,GPP_G_1,,GPP_G_2,,GPP_G_3,,GPP_G_4,,GPP_G_5,,GPP_G_6,,GPP_G_7,,GPP_H_0,,GPP_H_1,,GPP_H_2,,GPP_H_3,,GPP_H_4,,GPP_H_5,,GPP_H_6,,GPP_H_7,,GPP_H_8,,GPP_H_9,,GPP_H_10,,GPP_H_11,,GPP_H_12,,GPP_H_13,,GPP_H_14,,GPP_H_15,,GPP_H_16,,GPP_H_17,,GPP_H_18,,GPP_H_19,,GPP_H_20,,GPP_H_21,,GPP_H_22,,GPP_H_23,,GPD_0,,GPD_1,,GPD_2,,GPD_3,,GPD_4,,GPD_5,,GPD_6,,GPD_7,,GPD_8,,GPD_9,,GPD_10,,GPD_11" />
        </MeFeaturePins>
    </Gpio>
    <IntelPreciseTouchAndStylus label="Intel(R) Precise Touch and Stylus">
        <IntegratedTouchConfiguration label="Intel(R) Precise Touch and Stylus Configuration">
            <TouchEnabled value="No" value_list="No,,Yes" label="Intel(R) Precise Touch and Stylus Enabled" />
        </IntegratedTouchConfiguration>
        <IntelPreciseTouchAndStylusConfiguration label="Intel(R) Precise Touch and Stylus Configuration">
            <Touch1MaxFreq value="30 MHz" value_list="17 MHz,,30 MHz,,48 MHz" label="Intel(R) Precise Touch and Stylus Controller 1 Maximum Frequency" help_text="This setting allows customers to set an upper limit on the frequency for Intel(R) Precise Touch and Stylus transactions for the Touch Controller 1 interface." />
            <TchSprdSpecClkEn value="Yes" value_list="No,,Yes" label="Touch Spread Spectrum Clock Enabled" help_text="This setting enables the use of the spread spectrum clock source when generating the SPI_CLK for Touch." />
        </IntelPreciseTouchAndStylusConfiguration>
    </IntelPreciseTouchAndStylus>
    <FWUpdateImage label="FW Update Image Build">
        <FWMeRegion label="ME Image">
            <InputFile value="" label="ME Binary File" help_text="This loads the Embedded Controller binary that will be merged into the FWUpdate image generated by the Intel(R) FIT tool." />
        </FWMeRegion>
        <FWPmcRegion label="PMC Image">
            <MaxLength value="0x20000" label="PMC Max Length" />
            <InputFile value="" label="PMC Binary File" help_text="This loads the PMC binary that will be merged into the FWUpdate image." />
        </FWPmcRegion>
        <FWOemKmRegion label="OEM KM Image">
            <Enabled value="Enabled" value_list="Disabled,,Enabled" label="OEM KM" help_text="This setting Enables / Disables OEM KM in the FWUpdate image." />
            <MaxLength value="0x1000" label="OEM KM Max Length" />
            <InputFile value="" label="OEM Key Manifest Binary File" help_text="This loads the OEM Key manifest binary merged into the output image generated by the Intel(R) FIT tool." />
        </FWOemKmRegion>
        <FWPchcRegion label="PCHC Image">
            <MaxLength value="0x1000" label="PCH Configuration Max Length" />
            <InputFile value="" label="PCH Configuration File" help_text="This loads the PCH Configuration binary merged into the output image generated by the Intel(R) FIT tool." />
        </FWPchcRegion>
    </FWUpdateImage>
</FitData>
