{
  "module_name": "vpdma_priv.h",
  "hash_id": "a56011444bd4e3796535a3899f6ae9749d6e37a98fb0d5bb3a28f767e78acdef",
  "original_prompt": "Ingested from linux-6.6.14/drivers/media/platform/ti/vpe/vpdma_priv.h",
  "human_readable_source": " \n \n\n#ifndef _TI_VPDMA_PRIV_H_\n#define _TI_VPDMA_PRIV_H_\n\n \n\n \n#define VPDMA_PID\t\t0x00\n#define VPDMA_LIST_ADDR\t\t0x04\n#define VPDMA_LIST_ATTR\t\t0x08\n#define VPDMA_LIST_STAT_SYNC\t0x0c\n#define VPDMA_BG_RGB\t\t0x18\n#define VPDMA_BG_YUV\t\t0x1c\n#define VPDMA_SETUP\t\t0x30\n#define VPDMA_MAX_SIZE1\t\t0x34\n#define VPDMA_MAX_SIZE2\t\t0x38\n#define VPDMA_MAX_SIZE3\t\t0x3c\n#define VPDMA_MAX_SIZE_WIDTH_MASK\t0xffff\n#define VPDMA_MAX_SIZE_WIDTH_SHFT\t16\n#define VPDMA_MAX_SIZE_HEIGHT_MASK\t0xffff\n#define VPDMA_MAX_SIZE_HEIGHT_SHFT\t0\n\n \n#define VPDMA_INT_CHAN_STAT(grp)\t(0x40 + grp * 8)\n#define VPDMA_INT_CHAN_MASK(grp)\t(VPDMA_INT_CHAN_STAT(grp) + 4)\n#define VPDMA_INT_CLIENT0_STAT\t\t0x78\n#define VPDMA_INT_CLIENT0_MASK\t\t0x7c\n#define VPDMA_INT_CLIENT1_STAT\t\t0x80\n#define VPDMA_INT_CLIENT1_MASK\t\t0x84\n#define VPDMA_INT_LIST0_STAT\t\t0x88\n#define VPDMA_INT_LIST0_MASK\t\t0x8c\n\n#define VPDMA_INTX_OFFSET\t\t0x50\n\n#define VPDMA_PERFMON(i)\t\t(0x200 + i * 4)\n\n \n#define VPDMA_DEI_CHROMA1_CSTAT\t\t0x0300\n#define VPDMA_DEI_LUMA1_CSTAT\t\t0x0304\n#define VPDMA_DEI_LUMA2_CSTAT\t\t0x0308\n#define VPDMA_DEI_CHROMA2_CSTAT\t\t0x030c\n#define VPDMA_DEI_LUMA3_CSTAT\t\t0x0310\n#define VPDMA_DEI_CHROMA3_CSTAT\t\t0x0314\n#define VPDMA_DEI_MV_IN_CSTAT\t\t0x0330\n#define VPDMA_DEI_MV_OUT_CSTAT\t\t0x033c\n#define VPDMA_VIP_LO_Y_CSTAT\t\t0x0388\n#define VPDMA_VIP_LO_UV_CSTAT\t\t0x038c\n#define VPDMA_VIP_UP_Y_CSTAT\t\t0x0390\n#define VPDMA_VIP_UP_UV_CSTAT\t\t0x0394\n#define VPDMA_VPI_CTL_CSTAT\t\t0x03d0\n\n \n#define VPDMA_CSTAT_LINE_MODE_MASK\t0x03\n#define VPDMA_CSTAT_LINE_MODE_SHIFT\t8\n#define VPDMA_CSTAT_FRAME_START_MASK\t0xf\n#define VPDMA_CSTAT_FRAME_START_SHIFT\t10\n\n#define VPDMA_LIST_NUM_MASK\t\t0x07\n#define VPDMA_LIST_NUM_SHFT\t\t24\n#define VPDMA_LIST_STOP_SHFT\t\t20\n#define VPDMA_LIST_RDY_MASK\t\t0x01\n#define VPDMA_LIST_RDY_SHFT\t\t19\n#define VPDMA_LIST_TYPE_MASK\t\t0x03\n#define VPDMA_LIST_TYPE_SHFT\t\t16\n#define VPDMA_LIST_SIZE_MASK\t\t0xffff\n\n \n#define DATA_TYPE_Y444\t\t\t\t0x0\n#define DATA_TYPE_Y422\t\t\t\t0x1\n#define DATA_TYPE_Y420\t\t\t\t0x2\n#define DATA_TYPE_C444\t\t\t\t0x4\n#define DATA_TYPE_C422\t\t\t\t0x5\n#define DATA_TYPE_C420\t\t\t\t0x6\n#define DATA_TYPE_CB420\t\t\t\t0x16\n#define DATA_TYPE_YC444\t\t\t\t0x8\n#define DATA_TYPE_YCB422\t\t\t0x7\n#define DATA_TYPE_YCR422\t\t\t0x17\n#define DATA_TYPE_CBY422\t\t\t0x27\n#define DATA_TYPE_CRY422\t\t\t0x37\n\n \n#define DATA_TYPE_RGB16_565\t\t\t0x10\n#define DATA_TYPE_ARGB_1555\t\t\t0x13\n#define DATA_TYPE_ARGB_4444\t\t\t0x14\n#define DATA_TYPE_RGBA_5551\t\t\t0x11\n#define DATA_TYPE_RGBA_4444\t\t\t0x12\n#define DATA_TYPE_ARGB24_6666\t\t\t0x18\n#define DATA_TYPE_RGB24_888\t\t\t0x16\n#define DATA_TYPE_ARGB32_8888\t\t\t0x17\n#define DATA_TYPE_RGBA24_6666\t\t\t0x15\n#define DATA_TYPE_RGBA32_8888\t\t\t0x19\n#define DATA_TYPE_BGR16_565\t\t\t0x0\n#define DATA_TYPE_ABGR_1555\t\t\t0x3\n#define DATA_TYPE_ABGR_4444\t\t\t0x4\n#define DATA_TYPE_BGRA_5551\t\t\t0x1\n#define DATA_TYPE_BGRA_4444\t\t\t0x2\n#define DATA_TYPE_ABGR24_6666\t\t\t0x8\n#define DATA_TYPE_BGR24_888\t\t\t0x6\n#define DATA_TYPE_ABGR32_8888\t\t\t0x7\n#define DATA_TYPE_BGRA24_6666\t\t\t0x5\n#define DATA_TYPE_BGRA32_8888\t\t\t0x9\n\n#define DATA_TYPE_MV\t\t\t\t0x3\n\n \n#define\tVPE_CHAN_NUM_LUMA1_IN\t\t0\n#define\tVPE_CHAN_NUM_CHROMA1_IN\t\t1\n#define\tVPE_CHAN_NUM_LUMA2_IN\t\t2\n#define\tVPE_CHAN_NUM_CHROMA2_IN\t\t3\n#define\tVPE_CHAN_NUM_LUMA3_IN\t\t4\n#define\tVPE_CHAN_NUM_CHROMA3_IN\t\t5\n#define\tVPE_CHAN_NUM_MV_IN\t\t12\n#define\tVPE_CHAN_NUM_MV_OUT\t\t15\n#define VIP1_CHAN_NUM_MULT_PORT_A_SRC0\t38\n#define VIP1_CHAN_NUM_MULT_ANC_A_SRC0\t70\n#define\tVPE_CHAN_NUM_LUMA_OUT\t\t102\n#define\tVPE_CHAN_NUM_CHROMA_OUT\t\t103\n#define VIP1_CHAN_NUM_PORT_A_LUMA\t102\n#define VIP1_CHAN_NUM_PORT_A_CHROMA\t103\n#define\tVPE_CHAN_NUM_RGB_OUT\t\t106\n#define VIP1_CHAN_NUM_PORT_A_RGB\t106\n#define VIP1_CHAN_NUM_PORT_B_RGB\t107\n \n#define VPDMA_ADB_SIZE_ALIGN\t\t0x0f\n\n \nstruct vpdma_dtd {\n\tu32\t\t\ttype_ctl_stride;\n\tunion {\n\t\tu32\t\txfer_length_height;\n\t\tu32\t\tw1;\n\t};\n\tu32\t\t\tstart_addr;\n\tu32\t\t\tpkt_ctl;\n\tunion {\n\t\tu32\t\tframe_width_height;\t \n\t\tu32\t\tdesc_write_addr;\t \n\t};\n\tunion {\n\t\tu32\t\tstart_h_v;\t\t \n\t\tu32\t\tmax_width_height;\t \n\t};\n\tu32\t\t\tclient_attr0;\n\tu32\t\t\tclient_attr1;\n};\n\n \n#define DTD_NO_NOTIFY\t\t0\n#define DTD_NOTIFY\t\t1\n\n#define DTD_PKT_TYPE\t\t0xa\n#define DTD_DIR_IN\t\t0\n#define DTD_DIR_OUT\t\t1\n\n \n#define DTD_DATA_TYPE_MASK\t0x3f\n#define DTD_DATA_TYPE_SHFT\t26\n#define DTD_NOTIFY_MASK\t\t0x01\n#define DTD_NOTIFY_SHFT\t\t25\n#define DTD_FIELD_MASK\t\t0x01\n#define DTD_FIELD_SHFT\t\t24\n#define DTD_1D_MASK\t\t0x01\n#define DTD_1D_SHFT\t\t23\n#define DTD_EVEN_LINE_SKIP_MASK\t0x01\n#define DTD_EVEN_LINE_SKIP_SHFT\t20\n#define DTD_ODD_LINE_SKIP_MASK\t0x01\n#define DTD_ODD_LINE_SKIP_SHFT\t16\n#define DTD_LINE_STRIDE_MASK\t0xffff\n#define DTD_LINE_STRIDE_SHFT\t0\n\n \n#define DTD_LINE_LENGTH_MASK\t0xffff\n#define DTD_LINE_LENGTH_SHFT\t16\n#define DTD_XFER_HEIGHT_MASK\t0xffff\n#define DTD_XFER_HEIGHT_SHFT\t0\n\n \n#define DTD_PKT_TYPE_MASK\t0x1f\n#define DTD_PKT_TYPE_SHFT\t27\n#define DTD_MODE_MASK\t\t0x01\n#define DTD_MODE_SHFT\t\t26\n#define DTD_DIR_MASK\t\t0x01\n#define DTD_DIR_SHFT\t\t25\n#define DTD_CHAN_MASK\t\t0x01ff\n#define DTD_CHAN_SHFT\t\t16\n#define DTD_PRI_MASK\t\t0x0f\n#define DTD_PRI_SHFT\t\t9\n#define DTD_NEXT_CHAN_MASK\t0x01ff\n#define DTD_NEXT_CHAN_SHFT\t0\n\n \n#define DTD_FRAME_WIDTH_MASK\t0xffff\n#define DTD_FRAME_WIDTH_SHFT\t16\n#define DTD_FRAME_HEIGHT_MASK\t0xffff\n#define DTD_FRAME_HEIGHT_SHFT\t0\n\n \n#define DTD_H_START_MASK\t0xffff\n#define DTD_H_START_SHFT\t16\n#define DTD_V_START_MASK\t0xffff\n#define DTD_V_START_SHFT\t0\n\n#define DTD_DESC_START_MASK\t0xffffffe0\n#define DTD_DESC_START_SHIFT\t5\n#define DTD_WRITE_DESC_MASK\t0x01\n#define DTD_WRITE_DESC_SHIFT\t2\n#define DTD_DROP_DATA_MASK\t0x01\n#define DTD_DROP_DATA_SHIFT\t1\n#define DTD_USE_DESC_MASK\t0x01\n#define DTD_USE_DESC_SHIFT\t0\n\n \n#define DTD_MAX_WIDTH_MASK\t0x07\n#define DTD_MAX_WIDTH_SHFT\t4\n#define DTD_MAX_HEIGHT_MASK\t0x07\n#define DTD_MAX_HEIGHT_SHFT\t0\n\nstatic inline u32 dtd_type_ctl_stride(int type, bool notify, int field,\n\t\t\tbool one_d, bool even_line_skip, bool odd_line_skip,\n\t\t\tint line_stride)\n{\n\treturn (type << DTD_DATA_TYPE_SHFT) | (notify << DTD_NOTIFY_SHFT) |\n\t\t(field << DTD_FIELD_SHFT) | (one_d << DTD_1D_SHFT) |\n\t\t(even_line_skip << DTD_EVEN_LINE_SKIP_SHFT) |\n\t\t(odd_line_skip << DTD_ODD_LINE_SKIP_SHFT) |\n\t\tline_stride;\n}\n\nstatic inline u32 dtd_xfer_length_height(int line_length, int xfer_height)\n{\n\treturn (line_length << DTD_LINE_LENGTH_SHFT) | xfer_height;\n}\n\nstatic inline u32 dtd_pkt_ctl(bool mode, bool dir, int chan, int pri,\n\t\t\tint next_chan)\n{\n\treturn (DTD_PKT_TYPE << DTD_PKT_TYPE_SHFT) | (mode << DTD_MODE_SHFT) |\n\t\t(dir << DTD_DIR_SHFT) | (chan << DTD_CHAN_SHFT) |\n\t\t(pri << DTD_PRI_SHFT) | next_chan;\n}\n\nstatic inline u32 dtd_frame_width_height(int width, int height)\n{\n\treturn (width << DTD_FRAME_WIDTH_SHFT) | height;\n}\n\nstatic inline u32 dtd_desc_write_addr(unsigned int addr, bool write_desc,\n\t\t\tbool drop_data, bool use_desc)\n{\n\treturn (addr & DTD_DESC_START_MASK) |\n\t\t(write_desc << DTD_WRITE_DESC_SHIFT) |\n\t\t(drop_data << DTD_DROP_DATA_SHIFT) |\n\t\tuse_desc;\n}\n\nstatic inline u32 dtd_start_h_v(int h_start, int v_start)\n{\n\treturn (h_start << DTD_H_START_SHFT) | v_start;\n}\n\nstatic inline u32 dtd_max_width_height(int max_width, int max_height)\n{\n\treturn (max_width << DTD_MAX_WIDTH_SHFT) | max_height;\n}\n\nstatic inline int dtd_get_data_type(struct vpdma_dtd *dtd)\n{\n\treturn dtd->type_ctl_stride >> DTD_DATA_TYPE_SHFT;\n}\n\nstatic inline bool dtd_get_notify(struct vpdma_dtd *dtd)\n{\n\treturn (dtd->type_ctl_stride >> DTD_NOTIFY_SHFT) & DTD_NOTIFY_MASK;\n}\n\nstatic inline int dtd_get_field(struct vpdma_dtd *dtd)\n{\n\treturn (dtd->type_ctl_stride >> DTD_FIELD_SHFT) & DTD_FIELD_MASK;\n}\n\nstatic inline bool dtd_get_1d(struct vpdma_dtd *dtd)\n{\n\treturn (dtd->type_ctl_stride >> DTD_1D_SHFT) & DTD_1D_MASK;\n}\n\nstatic inline bool dtd_get_even_line_skip(struct vpdma_dtd *dtd)\n{\n\treturn (dtd->type_ctl_stride >> DTD_EVEN_LINE_SKIP_SHFT)\n\t\t& DTD_EVEN_LINE_SKIP_MASK;\n}\n\nstatic inline bool dtd_get_odd_line_skip(struct vpdma_dtd *dtd)\n{\n\treturn (dtd->type_ctl_stride >> DTD_ODD_LINE_SKIP_SHFT)\n\t\t& DTD_ODD_LINE_SKIP_MASK;\n}\n\nstatic inline int dtd_get_line_stride(struct vpdma_dtd *dtd)\n{\n\treturn dtd->type_ctl_stride & DTD_LINE_STRIDE_MASK;\n}\n\nstatic inline int dtd_get_line_length(struct vpdma_dtd *dtd)\n{\n\treturn dtd->xfer_length_height >> DTD_LINE_LENGTH_SHFT;\n}\n\nstatic inline int dtd_get_xfer_height(struct vpdma_dtd *dtd)\n{\n\treturn dtd->xfer_length_height & DTD_XFER_HEIGHT_MASK;\n}\n\nstatic inline int dtd_get_pkt_type(struct vpdma_dtd *dtd)\n{\n\treturn dtd->pkt_ctl >> DTD_PKT_TYPE_SHFT;\n}\n\nstatic inline bool dtd_get_mode(struct vpdma_dtd *dtd)\n{\n\treturn (dtd->pkt_ctl >> DTD_MODE_SHFT) & DTD_MODE_MASK;\n}\n\nstatic inline bool dtd_get_dir(struct vpdma_dtd *dtd)\n{\n\treturn (dtd->pkt_ctl >> DTD_DIR_SHFT) & DTD_DIR_MASK;\n}\n\nstatic inline int dtd_get_chan(struct vpdma_dtd *dtd)\n{\n\treturn (dtd->pkt_ctl >> DTD_CHAN_SHFT) & DTD_CHAN_MASK;\n}\n\nstatic inline int dtd_get_priority(struct vpdma_dtd *dtd)\n{\n\treturn (dtd->pkt_ctl >> DTD_PRI_SHFT) & DTD_PRI_MASK;\n}\n\nstatic inline int dtd_get_next_chan(struct vpdma_dtd *dtd)\n{\n\treturn (dtd->pkt_ctl >> DTD_NEXT_CHAN_SHFT) & DTD_NEXT_CHAN_MASK;\n}\n\nstatic inline int dtd_get_frame_width(struct vpdma_dtd *dtd)\n{\n\treturn dtd->frame_width_height >> DTD_FRAME_WIDTH_SHFT;\n}\n\nstatic inline int dtd_get_frame_height(struct vpdma_dtd *dtd)\n{\n\treturn dtd->frame_width_height & DTD_FRAME_HEIGHT_MASK;\n}\n\nstatic inline int dtd_get_desc_write_addr(struct vpdma_dtd *dtd)\n{\n\treturn dtd->desc_write_addr & DTD_DESC_START_MASK;\n}\n\nstatic inline bool dtd_get_write_desc(struct vpdma_dtd *dtd)\n{\n\treturn (dtd->desc_write_addr >> DTD_WRITE_DESC_SHIFT) &\n\t\t\t\t\t\t\tDTD_WRITE_DESC_MASK;\n}\n\nstatic inline bool dtd_get_drop_data(struct vpdma_dtd *dtd)\n{\n\treturn (dtd->desc_write_addr >> DTD_DROP_DATA_SHIFT) &\n\t\t\t\t\t\t\tDTD_DROP_DATA_MASK;\n}\n\nstatic inline bool dtd_get_use_desc(struct vpdma_dtd *dtd)\n{\n\treturn dtd->desc_write_addr & DTD_USE_DESC_MASK;\n}\n\nstatic inline int dtd_get_h_start(struct vpdma_dtd *dtd)\n{\n\treturn dtd->start_h_v >> DTD_H_START_SHFT;\n}\n\nstatic inline int dtd_get_v_start(struct vpdma_dtd *dtd)\n{\n\treturn dtd->start_h_v & DTD_V_START_MASK;\n}\n\nstatic inline int dtd_get_max_width(struct vpdma_dtd *dtd)\n{\n\treturn (dtd->max_width_height >> DTD_MAX_WIDTH_SHFT) &\n\t\t\t\t\t\t\tDTD_MAX_WIDTH_MASK;\n}\n\nstatic inline int dtd_get_max_height(struct vpdma_dtd *dtd)\n{\n\treturn (dtd->max_width_height >> DTD_MAX_HEIGHT_SHFT) &\n\t\t\t\t\t\t\tDTD_MAX_HEIGHT_MASK;\n}\n\n \nstruct vpdma_cfd {\n\tunion {\n\t\tu32\tdest_addr_offset;\n\t\tu32\tw0;\n\t};\n\tunion {\n\t\tu32\tblock_len;\t\t \n\t\tu32\tw1;\n\t};\n\tu32\t\tpayload_addr;\n\tu32\t\tctl_payload_len;\t \n};\n\n \n\n#define CFD_PKT_TYPE\t\t0xb\n\n#define CFD_DIRECT\t\t1\n#define CFD_INDIRECT\t\t0\n#define CFD_CLS_ADB\t\t0\n#define CFD_CLS_BLOCK\t\t1\n\n \n#define CFD__BLOCK_LEN_MASK\t0xffff\n#define CFD__BLOCK_LEN_SHFT\t0\n\n \n#define CFD_PKT_TYPE_MASK\t0x1f\n#define CFD_PKT_TYPE_SHFT\t27\n#define CFD_DIRECT_MASK\t\t0x01\n#define CFD_DIRECT_SHFT\t\t26\n#define CFD_CLASS_MASK\t\t0x03\n#define CFD_CLASS_SHFT\t\t24\n#define CFD_DEST_MASK\t\t0xff\n#define CFD_DEST_SHFT\t\t16\n#define CFD_PAYLOAD_LEN_MASK\t0xffff\n#define CFD_PAYLOAD_LEN_SHFT\t0\n\nstatic inline u32 cfd_pkt_payload_len(bool direct, int cls, int dest,\n\t\tint payload_len)\n{\n\treturn (CFD_PKT_TYPE << CFD_PKT_TYPE_SHFT) |\n\t\t(direct << CFD_DIRECT_SHFT) |\n\t\t(cls << CFD_CLASS_SHFT) |\n\t\t(dest << CFD_DEST_SHFT) |\n\t\tpayload_len;\n}\n\nstatic inline int cfd_get_pkt_type(struct vpdma_cfd *cfd)\n{\n\treturn cfd->ctl_payload_len >> CFD_PKT_TYPE_SHFT;\n}\n\nstatic inline bool cfd_get_direct(struct vpdma_cfd *cfd)\n{\n\treturn (cfd->ctl_payload_len >> CFD_DIRECT_SHFT) & CFD_DIRECT_MASK;\n}\n\nstatic inline bool cfd_get_class(struct vpdma_cfd *cfd)\n{\n\treturn (cfd->ctl_payload_len >> CFD_CLASS_SHFT) & CFD_CLASS_MASK;\n}\n\nstatic inline int cfd_get_dest(struct vpdma_cfd *cfd)\n{\n\treturn (cfd->ctl_payload_len >> CFD_DEST_SHFT) & CFD_DEST_MASK;\n}\n\nstatic inline int cfd_get_payload_len(struct vpdma_cfd *cfd)\n{\n\treturn cfd->ctl_payload_len & CFD_PAYLOAD_LEN_MASK;\n}\n\n \nstruct vpdma_ctd {\n\tunion {\n\t\tu32\ttimer_value;\n\t\tu32\tlist_addr;\n\t\tu32\tw0;\n\t};\n\tunion {\n\t\tu32\tpixel_line_count;\n\t\tu32\tlist_size;\n\t\tu32\tw1;\n\t};\n\tunion {\n\t\tu32\tevent;\n\t\tu32\tfid_ctl;\n\t\tu32\tw2;\n\t};\n\tu32\t\ttype_source_ctl;\n};\n\n \n#define CTD_TYPE_SYNC_ON_CLIENT\t\t0\n#define CTD_TYPE_SYNC_ON_LIST\t\t1\n#define CTD_TYPE_SYNC_ON_EXT\t\t2\n#define CTD_TYPE_SYNC_ON_LM_TIMER\t3\n#define CTD_TYPE_SYNC_ON_CHANNEL\t4\n#define CTD_TYPE_CHNG_CLIENT_IRQ\t5\n#define CTD_TYPE_SEND_IRQ\t\t6\n#define CTD_TYPE_RELOAD_LIST\t\t7\n#define CTD_TYPE_ABORT_CHANNEL\t\t8\n\n#define CTD_PKT_TYPE\t\t0xc\n\n \n#define CTD_TIMER_VALUE_MASK\t0xffff\n#define CTD_TIMER_VALUE_SHFT\t0\n\n \n#define CTD_PIXEL_COUNT_MASK\t0xffff\n#define CTD_PIXEL_COUNT_SHFT\t16\n#define CTD_LINE_COUNT_MASK\t0xffff\n#define CTD_LINE_COUNT_SHFT\t0\n\n \n#define CTD_LIST_SIZE_MASK\t0xffff\n#define CTD_LIST_SIZE_SHFT\t0\n\n \n#define CTD_EVENT_MASK\t\t0x0f\n#define CTD_EVENT_SHFT\t\t0\n\n \n#define CTD_FID2_MASK\t\t0x03\n#define CTD_FID2_SHFT\t\t4\n#define CTD_FID1_MASK\t\t0x03\n#define CTD_FID1_SHFT\t\t2\n#define CTD_FID0_MASK\t\t0x03\n#define CTD_FID0_SHFT\t\t0\n\n \n#define CTD_PKT_TYPE_MASK\t0x1f\n#define CTD_PKT_TYPE_SHFT\t27\n#define CTD_SOURCE_MASK\t\t0xff\n#define CTD_SOURCE_SHFT\t\t16\n#define CTD_CONTROL_MASK\t0x0f\n#define CTD_CONTROL_SHFT\t0\n\nstatic inline u32 ctd_pixel_line_count(int pixel_count, int line_count)\n{\n\treturn (pixel_count << CTD_PIXEL_COUNT_SHFT) | line_count;\n}\n\nstatic inline u32 ctd_set_fid_ctl(int fid0, int fid1, int fid2)\n{\n\treturn (fid2 << CTD_FID2_SHFT) | (fid1 << CTD_FID1_SHFT) | fid0;\n}\n\nstatic inline u32 ctd_type_source_ctl(int source, int control)\n{\n\treturn (CTD_PKT_TYPE << CTD_PKT_TYPE_SHFT) |\n\t\t(source << CTD_SOURCE_SHFT) | control;\n}\n\nstatic inline u32 ctd_get_pixel_count(struct vpdma_ctd *ctd)\n{\n\treturn ctd->pixel_line_count >> CTD_PIXEL_COUNT_SHFT;\n}\n\nstatic inline int ctd_get_line_count(struct vpdma_ctd *ctd)\n{\n\treturn ctd->pixel_line_count & CTD_LINE_COUNT_MASK;\n}\n\nstatic inline int ctd_get_event(struct vpdma_ctd *ctd)\n{\n\treturn ctd->event & CTD_EVENT_MASK;\n}\n\nstatic inline int ctd_get_fid2_ctl(struct vpdma_ctd *ctd)\n{\n\treturn (ctd->fid_ctl >> CTD_FID2_SHFT) & CTD_FID2_MASK;\n}\n\nstatic inline int ctd_get_fid1_ctl(struct vpdma_ctd *ctd)\n{\n\treturn (ctd->fid_ctl >> CTD_FID1_SHFT) & CTD_FID1_MASK;\n}\n\nstatic inline int ctd_get_fid0_ctl(struct vpdma_ctd *ctd)\n{\n\treturn ctd->fid_ctl & CTD_FID2_MASK;\n}\n\nstatic inline int ctd_get_pkt_type(struct vpdma_ctd *ctd)\n{\n\treturn ctd->type_source_ctl >> CTD_PKT_TYPE_SHFT;\n}\n\nstatic inline int ctd_get_source(struct vpdma_ctd *ctd)\n{\n\treturn (ctd->type_source_ctl >> CTD_SOURCE_SHFT) & CTD_SOURCE_MASK;\n}\n\nstatic inline int ctd_get_ctl(struct vpdma_ctd *ctd)\n{\n\treturn ctd->type_source_ctl & CTD_CONTROL_MASK;\n}\n\n#endif\n",
  "logic_map": {},
  "failure_modes": [],
  "crash_correlation_map": {}
}