/*
WARNING: Do NOT edit the input and output ports in this file in a text
editor if you plan to continue editing the block that represents it in
the Block Editor! File corruption is VERY likely to occur.
*/
/*
Copyright (C) 2022  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and any partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel FPGA IP License Agreement, or other applicable license
agreement, including, without limitation, that your use is for
the sole purpose of programming logic devices manufactured by
Intel and sold by Intel or its authorized distributors.  Please
refer to the applicable agreement for further details, at
https://fpgasoftware.intel.com/eula.
*/
(header "graphic" (version "1.4"))
(pin
	(input)
	(rect 136 168 304 184)
	(text "INPUT" (rect 125 0 153 10)(font "Arial" (font_size 6)))
	(text "KEY[0]" (rect 5 0 40 12)(font "Arial" ))
	(pt 168 8)
	(drawing
		(line (pt 84 12)(pt 109 12))
		(line (pt 84 4)(pt 109 4))
		(line (pt 113 8)(pt 168 8))
		(line (pt 84 12)(pt 84 4))
		(line (pt 109 4)(pt 113 8))
		(line (pt 109 12)(pt 113 8))
	)
	(text "VCC" (rect 128 7 148 17)(font "Arial" (font_size 6)))
	(annotation_block (location)(rect 64 184 136 208))
)
(pin
	(input)
	(rect 136 184 304 200)
	(text "INPUT" (rect 125 0 153 10)(font "Arial" (font_size 6)))
	(text "KEY[1]" (rect 5 0 38 17)(font "Intel Clear" ))
	(pt 168 8)
	(drawing
		(line (pt 84 12)(pt 109 12))
		(line (pt 84 4)(pt 109 4))
		(line (pt 113 8)(pt 168 8))
		(line (pt 84 12)(pt 84 4))
		(line (pt 109 4)(pt 113 8))
		(line (pt 109 12)(pt 113 8))
	)
	(text "VCC" (rect 128 7 148 17)(font "Arial" (font_size 6)))
	(annotation_block (location)(rect 64 200 136 224))
)
(pin
	(input)
	(rect 136 200 304 216)
	(text "INPUT" (rect 125 0 153 10)(font "Arial" (font_size 6)))
	(text "SW[0]" (rect 5 0 34 17)(font "Intel Clear" ))
	(pt 168 8)
	(drawing
		(line (pt 84 12)(pt 109 12))
		(line (pt 84 4)(pt 109 4))
		(line (pt 113 8)(pt 168 8))
		(line (pt 84 12)(pt 84 4))
		(line (pt 109 4)(pt 113 8))
		(line (pt 109 12)(pt 113 8))
	)
	(text "VCC" (rect 128 7 148 17)(font "Arial" (font_size 6)))
	(annotation_block (location)(rect 72 216 136 240))
)
(pin
	(output)
	(rect 608 152 784 168)
	(text "OUTPUT" (rect 1 0 39 10)(font "Arial" (font_size 6)))
	(text "" (rect 90 0 128 17)(font "Intel Clear" ))
	(pt 0 8)
	(drawing
		(line (pt 0 8)(pt 52 8))
		(line (pt 52 4)(pt 78 4))
		(line (pt 52 12)(pt 78 12))
		(line (pt 52 12)(pt 52 4))
		(line (pt 78 4)(pt 82 8))
		(line (pt 82 8)(pt 78 12))
		(line (pt 78 12)(pt 82 8))
	)
	(annotation_block (location)(rect 784 168 848 192))
)
(pin
	(output)
	(rect 568 232 744 248)
	(text "OUTPUT" (rect 1 0 39 10)(font "Arial" (font_size 6)))
	(text "LEDR[9..1]" (rect 90 0 145 12)(font "Arial" ))
	(pt 0 8)
	(drawing
		(line (pt 0 8)(pt 52 8))
		(line (pt 52 4)(pt 78 4))
		(line (pt 52 12)(pt 78 12))
		(line (pt 52 12)(pt 52 4))
		(line (pt 78 4)(pt 82 8))
		(line (pt 82 8)(pt 78 12))
		(line (pt 78 12)(pt 82 8))
	)
)
(symbol
	(rect 336 192 528 304)
	(text "part1" (rect 5 0 29 12)(font "Arial" ))
	(text "inst" (rect 8 96 25 108)(font "Arial" ))
	(port
		(pt 0 32)
		(input)
		(text "CLK" (rect 0 0 21 12)(font "Arial" ))
		(text "CLK" (rect 21 27 42 39)(font "Arial" ))
		(line (pt 0 32)(pt 16 32))
	)
	(port
		(pt 0 48)
		(input)
		(text "RESET" (rect 0 0 35 12)(font "Arial" ))
		(text "RESET" (rect 21 43 56 55)(font "Arial" ))
		(line (pt 0 48)(pt 16 48))
	)
	(port
		(pt 0 64)
		(input)
		(text "IN" (rect 0 0 11 12)(font "Arial" ))
		(text "IN" (rect 21 59 32 71)(font "Arial" ))
		(line (pt 0 64)(pt 16 64))
	)
	(port
		(pt 192 32)
		(output)
		(text "OUT" (rect 0 0 22 12)(font "Arial" ))
		(text "OUT" (rect 153 27 175 39)(font "Arial" ))
		(line (pt 192 32)(pt 176 32))
	)
	(port
		(pt 192 48)
		(output)
		(text "STATE[8..0]" (rect 0 0 59 12)(font "Arial" ))
		(text "STATE[8..0]" (rect 122 43 181 55)(font "Arial" ))
		(line (pt 192 48)(pt 176 48)(line_width 3))
	)
	(drawing
		(rectangle (rect 16 16 176 96))
	)
)
(connector
	(pt 312 176)
	(pt 312 224)
)
(connector
	(pt 304 176)
	(pt 312 176)
)
(connector
	(pt 320 192)
	(pt 320 240)
)
(connector
	(pt 304 192)
	(pt 320 192)
)
(connector
	(pt 328 208)
	(pt 328 256)
)
(connector
	(pt 304 208)
	(pt 328 208)
)
(connector
	(pt 312 224)
	(pt 336 224)
)
(connector
	(pt 320 240)
	(pt 336 240)
)
(connector
	(pt 328 256)
	(pt 336 256)
)
(connector
	(pt 544 224)
	(pt 544 160)
)
(connector
	(pt 608 160)
	(pt 544 160)
)
(connector
	(pt 528 224)
	(pt 544 224)
)
(connector
	(pt 528 240)
	(pt 568 240)
	(bus)
)
