

================================================================
== Vivado HLS Report for 'conv_layer1'
================================================================
* Date:           Wed Apr 25 19:19:42 2018

* Version:        2017.4.1 (Build 2117188 on Tue Jan 30 15:53:01 MST 2018)
* Project:        nnet
* Solution:       solution1
* Product family: zynq
* Target device:  xc7z020clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  10.00|      6.97|        1.25|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +--------+--------+--------+--------+---------+
    |     Latency     |     Interval    | Pipeline|
    |   min  |   max  |   min  |   max  |   Type  |
    +--------+--------+--------+--------+---------+
    |  505089|  505089|  505089|  505089|   none  |
    +--------+--------+--------+--------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-------------------------+--------+--------+----------+-----------+-----------+------+----------+
        |                         |     Latency     | Iteration|  Initiation Interval  | Trip |          |
        |        Loop Name        |   min  |   max  |  Latency |  achieved |   target  | Count| Pipelined|
        +-------------------------+--------+--------+----------+-----------+-----------+------+----------+
        |- Loop 1                 |  505088|  505088|     63136|          -|          -|     8|    no    |
        | + Loop 1.1              |   63133|   63133|      2177|          -|          -|    29|    no    |
        |  ++ Loop 1.1.1          |    2175|    2175|        75|          -|          -|    29|    no    |
        |   +++ Loop 1.1.1.1      |      72|      72|        18|          -|          -|     4|    no    |
        |    ++++ Loop 1.1.1.1.1  |      16|      16|         4|          -|          -|     4|    no    |
        +-------------------------+--------+--------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+-------+
|       Name      | BRAM_18K| DSP48E|   FF   |  LUT  |
+-----------------+---------+-------+--------+-------+
|DSP              |        -|      1|       -|      -|
|Expression       |        -|      -|       0|    387|
|FIFO             |        -|      -|       -|      -|
|Instance         |        -|      -|       -|      -|
|Memory           |        3|      -|      21|      3|
|Multiplexer      |        -|      -|       -|    125|
|Register         |        -|      -|     297|      -|
+-----------------+---------+-------+--------+-------+
|Total            |        3|      1|     318|    515|
+-----------------+---------+-------+--------+-------+
|Available        |      280|    220|  106400|  53200|
+-----------------+---------+-------+--------+-------+
|Utilization (%)  |        1|   ~0  |   ~0   |   ~0  |
+-----------------+---------+-------+--------+-------+

+ Detail: 
    * Instance: 
    N/A

    * DSP48: 
    +-------------------------+----------------------+-----------+
    |         Instance        |        Module        | Expression|
    +-------------------------+----------------------+-----------+
    |nnet_mul_mul_19s_eOg_U1  |nnet_mul_mul_19s_eOg  |  i0 * i1  |
    +-------------------------+----------------------+-----------+

    * Memory: 
    +-------------------------+----------------------+---------+----+----+------+-----+------+-------------+
    |          Memory         |        Module        | BRAM_18K| FF | LUT| Words| Bits| Banks| W*Bits*Banks|
    +-------------------------+----------------------+---------+----+----+------+-----+------+-------------+
    |conv_layer1_bias_V_U     |conv_layer1_conv_bkb  |        0|  21|   3|     8|   21|     1|          168|
    |conv_layer1_weights_s_U  |conv_layer1_conv_dEe  |        1|   0|   0|   128|   19|     1|         2432|
    |image_V_0_U              |conv_layer1_imagecud  |        2|   0|   0|  1024|   20|     1|        20480|
    +-------------------------+----------------------+---------+----+----+------+-----+------+-------------+
    |Total                    |                      |        3|  21|   3|  1160|   60|     3|        23080|
    +-------------------------+----------------------+---------+----+----+------+-----+------+-------------+

    * FIFO: 
    N/A

    * Expression: 
    +------------------------+----------+-------+---+----+------------+------------+
    |      Variable Name     | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +------------------------+----------+-------+---+----+------------+------------+
    |col_offset_2_fu_368_p2  |     +    |      0|  0|  12|           3|           1|
    |filter_2_fu_212_p2      |     +    |      0|  0|  13|           4|           1|
    |i_6_fu_251_p2           |     +    |      0|  0|  15|           5|           1|
    |j_6_fu_263_p2           |     +    |      0|  0|  15|           5|           1|
    |next_mul_fu_239_p2      |     +    |      0|  0|  17|          10|           5|
    |p_Val2_2_fu_436_p2      |     +    |      0|  0|  51|          44|          44|
    |p_Val2_cast_fu_339_p2   |     +    |      0|  0|  30|          23|          23|
    |p_Val2_s_39_fu_334_p2   |     +    |      0|  0|  31|          24|          24|
    |row_offset_2_fu_279_p2  |     +    |      0|  0|  12|           3|           1|
    |tmp_34_fu_285_p2        |     +    |      0|  0|  15|           5|           5|
    |tmp_35_fu_374_p2        |     +    |      0|  0|  15|           5|           5|
    |tmp_59_fu_325_p2        |     +    |      0|  0|  21|          14|          14|
    |tmp_63_fu_396_p2        |     +    |      0|  0|  15|           6|           6|
    |tmp_64_fu_409_p2        |     +    |      0|  0|  16|           9|           9|
    |tmp_s_fu_307_p2         |     +    |      0|  0|  17|          10|          10|
    |exitcond4_fu_206_p2     |   icmp   |      0|  0|  11|           4|           5|
    |exitcond5_fu_245_p2     |   icmp   |      0|  0|  11|           5|           3|
    |exitcond6_fu_257_p2     |   icmp   |      0|  0|  11|           5|           3|
    |exitcond7_fu_273_p2     |   icmp   |      0|  0|   9|           3|           4|
    |exitcond8_fu_362_p2     |   icmp   |      0|  0|   9|           3|           4|
    |tmp_i_fu_344_p2         |   icmp   |      0|  0|  18|          24|           1|
    |a_V_i_fu_350_p3         |  select  |      0|  0|  23|           1|          23|
    +------------------------+----------+-------+---+----+------------+------------+
    |Total                   |          |      0|  0| 387|         215|         193|
    +------------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +--------------------+----+-----------+-----+-----------+
    |        Name        | LUT| Input Size| Bits| Total Bits|
    +--------------------+----+-----------+-----+-----------+
    |ap_NS_fsm           |  53|         12|    1|         12|
    |col_offset_reg_195  |   9|          2|    3|          6|
    |filter_reg_112      |   9|          2|    4|          8|
    |i_reg_124           |   9|          2|    5|         10|
    |j_reg_148           |   9|          2|    5|         10|
    |p_Val2_s_reg_160    |   9|          2|   24|         48|
    |phi_mul_reg_136     |   9|          2|   10|         20|
    |row_offset_reg_172  |   9|          2|    3|          6|
    |sum_1_reg_183       |   9|          2|   24|         48|
    +--------------------+----+-----------+-----+-----------+
    |Total               | 125|         28|   79|        168|
    +--------------------+----+-----------+-----+-----------+

    * Register: 
    +-------------------------------+----+----+-----+-----------+
    |              Name             | FF | LUT| Bits| Const Bits|
    +-------------------------------+----+----+-----+-----------+
    |a_V_i_reg_543                  |  23|   0|   23|          0|
    |ap_CS_fsm                      |  11|   0|   11|          0|
    |col_offset_2_reg_551           |   3|   0|    3|          0|
    |col_offset_reg_195             |   3|   0|    3|          0|
    |conv_layer1_weights_2_reg_571  |  19|   0|   19|          0|
    |filter_2_reg_469               |   4|   0|    4|          0|
    |filter_reg_112                 |   4|   0|    4|          0|
    |i_6_reg_507                    |   5|   0|    5|          0|
    |i_reg_124                      |   5|   0|    5|          0|
    |image_V_0_load_reg_566         |  20|   0|   20|          0|
    |j_6_reg_515                    |   5|   0|    5|          0|
    |j_reg_148                      |   5|   0|    5|          0|
    |next_mul_reg_499               |  10|   0|   10|          0|
    |p_Val2_13_cast_reg_489         |  24|   0|   24|          0|
    |p_Val2_1_reg_576               |  39|   0|   39|          0|
    |p_Val2_s_reg_160               |  24|   0|   24|          0|
    |phi_mul_reg_136                |  10|   0|   10|          0|
    |row_offset_2_reg_523           |   3|   0|    3|          0|
    |row_offset_reg_172             |   3|   0|    3|          0|
    |sum_1_reg_183                  |  24|   0|   24|          0|
    |tmp_34_reg_528                 |   5|   0|    5|          0|
    |tmp_4_reg_494                  |  23|   0|   23|          0|
    |tmp_59_reg_538                 |  14|   0|   14|          0|
    |tmp_94_cast_reg_533            |   3|   0|    6|          3|
    |tmp_cast1_reg_479              |   4|   0|    9|          5|
    |tmp_cast_reg_484               |   4|   0|   14|         10|
    +-------------------------------+----+----+-----+-----------+
    |Total                          | 297|   0|  315|         18|
    +-------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-------------------+-----+-----+------------+--------------+--------------+
|     RTL Ports     | Dir | Bits|  Protocol  | Source Object|    C Type    |
+-------------------+-----+-----+------------+--------------+--------------+
|ap_clk             |  in |    1| ap_ctrl_hs |  conv_layer1 | return value |
|ap_rst             |  in |    1| ap_ctrl_hs |  conv_layer1 | return value |
|ap_start           |  in |    1| ap_ctrl_hs |  conv_layer1 | return value |
|ap_done            | out |    1| ap_ctrl_hs |  conv_layer1 | return value |
|ap_idle            | out |    1| ap_ctrl_hs |  conv_layer1 | return value |
|ap_ready           | out |    1| ap_ctrl_hs |  conv_layer1 | return value |
|output_V_address0  | out |   13|  ap_memory |   output_V   |     array    |
|output_V_ce0       | out |    1|  ap_memory |   output_V   |     array    |
|output_V_we0       | out |    1|  ap_memory |   output_V   |     array    |
|output_V_d0        | out |   24|  ap_memory |   output_V   |     array    |
+-------------------+-----+-----+------------+--------------+--------------+

