verilog xil_defaultlib -i "D:/Xilinx/2025.1/Vivado/data/rsb/busdef" --include "D:/Xilinx/2025.1/Vivado/data/xilinx_vip/include" --include "../../../../codesign_vivado.gen/sources_1/bd/codesign_vivado_bd/ipshared/ec67/hdl" --include "../../../../codesign_vivado.gen/sources_1/bd/codesign_vivado_bd/ipshared/7711/hdl" --include "../../../../codesign_vivado.gen/sources_1/bd/codesign_vivado_bd/ipshared/f0b6/hdl/verilog" --include "../../../../codesign_vivado.gen/sources_1/bd/codesign_vivado_bd/ipshared/a8e4/hdl/verilog" \
"../../../bd/codesign_vivado_bd/ip/codesign_vivado_bd_zynq_ultra_ps_e_0_0/sim/codesign_vivado_bd_zynq_ultra_ps_e_0_0_vip_wrapper.v" \
"../../../bd/codesign_vivado_bd/ipshared/c956/hdl/axi4_half_adder_slave_lite_v1_0_S00_AXI_Half_Adder.v" \
"../../../bd/codesign_vivado_bd/ipshared/c956/src/half_adder.v" \
"../../../bd/codesign_vivado_bd/ipshared/c956/hdl/axi4_half_adder.v" \
"../../../bd/codesign_vivado_bd/ip/codesign_vivado_bd_axi4_half_adder_1_0/sim/codesign_vivado_bd_axi4_half_adder_1_0.v" \
"../../../bd/codesign_vivado_bd/ip/codesign_vivado_bd_axi_smc_3/bd_0/sim/bd_fac1.v" \
"../../../bd/codesign_vivado_bd/ip/codesign_vivado_bd_axi_smc_3/bd_0/ip/ip_0/sim/bd_fac1_one_0.v" \

sv xil_defaultlib -i "D:/Xilinx/2025.1/Vivado/data/rsb/busdef" --include "D:/Xilinx/2025.1/Vivado/data/xilinx_vip/include" --include "../../../../codesign_vivado.gen/sources_1/bd/codesign_vivado_bd/ipshared/ec67/hdl" --include "../../../../codesign_vivado.gen/sources_1/bd/codesign_vivado_bd/ipshared/7711/hdl" --include "../../../../codesign_vivado.gen/sources_1/bd/codesign_vivado_bd/ipshared/f0b6/hdl/verilog" --include "../../../../codesign_vivado.gen/sources_1/bd/codesign_vivado_bd/ipshared/a8e4/hdl/verilog" \
"../../../bd/codesign_vivado_bd/ip/codesign_vivado_bd_axi_smc_3/bd_0/ip/ip_2/sim/bd_fac1_s00mmu_0.sv" \
"../../../bd/codesign_vivado_bd/ip/codesign_vivado_bd_axi_smc_3/bd_0/ip/ip_3/sim/bd_fac1_s00tr_0.sv" \
"../../../bd/codesign_vivado_bd/ip/codesign_vivado_bd_axi_smc_3/bd_0/ip/ip_4/sim/bd_fac1_s00sic_0.sv" \
"../../../bd/codesign_vivado_bd/ip/codesign_vivado_bd_axi_smc_3/bd_0/ip/ip_5/sim/bd_fac1_s00a2s_0.sv" \
"../../../bd/codesign_vivado_bd/ip/codesign_vivado_bd_axi_smc_3/bd_0/ip/ip_6/sim/bd_fac1_sarn_0.sv" \
"../../../bd/codesign_vivado_bd/ip/codesign_vivado_bd_axi_smc_3/bd_0/ip/ip_7/sim/bd_fac1_srn_0.sv" \
"../../../bd/codesign_vivado_bd/ip/codesign_vivado_bd_axi_smc_3/bd_0/ip/ip_8/sim/bd_fac1_sawn_0.sv" \
"../../../bd/codesign_vivado_bd/ip/codesign_vivado_bd_axi_smc_3/bd_0/ip/ip_9/sim/bd_fac1_swn_0.sv" \
"../../../bd/codesign_vivado_bd/ip/codesign_vivado_bd_axi_smc_3/bd_0/ip/ip_10/sim/bd_fac1_sbn_0.sv" \
"../../../bd/codesign_vivado_bd/ip/codesign_vivado_bd_axi_smc_3/bd_0/ip/ip_11/sim/bd_fac1_m00s2a_0.sv" \
"../../../bd/codesign_vivado_bd/ip/codesign_vivado_bd_axi_smc_3/bd_0/ip/ip_12/sim/bd_fac1_m00e_0.sv" \
"../../../bd/codesign_vivado_bd/ip/codesign_vivado_bd_axi_smc_3/sim/codesign_vivado_bd_axi_smc_3.sv" \

verilog xil_defaultlib -i "D:/Xilinx/2025.1/Vivado/data/rsb/busdef" --include "D:/Xilinx/2025.1/Vivado/data/xilinx_vip/include" --include "../../../../codesign_vivado.gen/sources_1/bd/codesign_vivado_bd/ipshared/ec67/hdl" --include "../../../../codesign_vivado.gen/sources_1/bd/codesign_vivado_bd/ipshared/7711/hdl" --include "../../../../codesign_vivado.gen/sources_1/bd/codesign_vivado_bd/ipshared/f0b6/hdl/verilog" --include "../../../../codesign_vivado.gen/sources_1/bd/codesign_vivado_bd/ipshared/a8e4/hdl/verilog" \
"../../../bd/codesign_vivado_bd/sim/codesign_vivado_bd.v" \

verilog xil_defaultlib "glbl.v"

# Do not sort compile order
nosort
