// Seed: 4130563773
module module_0;
  assign id_1[1] = 1 != (1'b0);
  assign id_1[1] = 1;
  wire id_2;
  wire id_3;
endmodule
module module_1 (
    input supply1 id_0,
    input logic id_1,
    input logic id_2,
    output logic id_3,
    input tri1 id_4
    , id_7,
    input tri1 id_5
);
  always @(posedge 1'h0 or posedge {1'h0, 1, &id_0} >= 1)
    if (1 + (1)) id_3 <= ~((1));
    else
      #1 begin
        disable id_8;
        id_3 <= id_1(1, id_1, id_2);
      end
  assign id_7 = 1;
  module_0();
  assign id_7 = id_2;
endmodule
