
EDD.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000001e4  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00007cc4  080001e4  080001e4  000101e4  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       000000bc  08007ea8  08007ea8  00017ea8  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08007f64  08007f64  00020074  2**0
                  CONTENTS
  4 .ARM          00000000  08007f64  08007f64  00020074  2**0
                  CONTENTS
  5 .preinit_array 00000000  08007f64  08007f64  00020074  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000008  08007f64  08007f64  00017f64  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  08007f6c  08007f6c  00017f6c  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         00000074  20000000  08007f70  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          000002e0  20000074  08007fe4  00020074  2**2
                  ALLOC
 10 ._user_heap_stack 00000604  20000354  08007fe4  00020354  2**0
                  ALLOC
 11 .ARM.attributes 00000029  00000000  00000000  00020074  2**0
                  CONTENTS, READONLY
 12 .debug_info   0001a74a  00000000  00000000  0002009d  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 00002f9d  00000000  00000000  0003a7e7  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00001320  00000000  00000000  0003d788  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_ranges 00001238  00000000  00000000  0003eaa8  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  0001eeb5  00000000  00000000  0003fce0  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   00013a82  00000000  00000000  0005eb95  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    000af509  00000000  00000000  00072617  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000053  00000000  00000000  00121b20  2**0
                  CONTENTS, READONLY
 20 .debug_frame  000054f8  00000000  00000000  00121b74  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080001e4 <__do_global_dtors_aux>:
 80001e4:	b510      	push	{r4, lr}
 80001e6:	4c05      	ldr	r4, [pc, #20]	; (80001fc <__do_global_dtors_aux+0x18>)
 80001e8:	7823      	ldrb	r3, [r4, #0]
 80001ea:	b933      	cbnz	r3, 80001fa <__do_global_dtors_aux+0x16>
 80001ec:	4b04      	ldr	r3, [pc, #16]	; (8000200 <__do_global_dtors_aux+0x1c>)
 80001ee:	b113      	cbz	r3, 80001f6 <__do_global_dtors_aux+0x12>
 80001f0:	4804      	ldr	r0, [pc, #16]	; (8000204 <__do_global_dtors_aux+0x20>)
 80001f2:	f3af 8000 	nop.w
 80001f6:	2301      	movs	r3, #1
 80001f8:	7023      	strb	r3, [r4, #0]
 80001fa:	bd10      	pop	{r4, pc}
 80001fc:	20000074 	.word	0x20000074
 8000200:	00000000 	.word	0x00000000
 8000204:	08007e90 	.word	0x08007e90

08000208 <frame_dummy>:
 8000208:	b508      	push	{r3, lr}
 800020a:	4b03      	ldr	r3, [pc, #12]	; (8000218 <frame_dummy+0x10>)
 800020c:	b11b      	cbz	r3, 8000216 <frame_dummy+0xe>
 800020e:	4903      	ldr	r1, [pc, #12]	; (800021c <frame_dummy+0x14>)
 8000210:	4803      	ldr	r0, [pc, #12]	; (8000220 <frame_dummy+0x18>)
 8000212:	f3af 8000 	nop.w
 8000216:	bd08      	pop	{r3, pc}
 8000218:	00000000 	.word	0x00000000
 800021c:	20000078 	.word	0x20000078
 8000220:	08007e90 	.word	0x08007e90

08000224 <__aeabi_fmul>:
 8000224:	f04f 0cff 	mov.w	ip, #255	; 0xff
 8000228:	ea1c 52d0 	ands.w	r2, ip, r0, lsr #23
 800022c:	bf1e      	ittt	ne
 800022e:	ea1c 53d1 	andsne.w	r3, ip, r1, lsr #23
 8000232:	ea92 0f0c 	teqne	r2, ip
 8000236:	ea93 0f0c 	teqne	r3, ip
 800023a:	d06f      	beq.n	800031c <__aeabi_fmul+0xf8>
 800023c:	441a      	add	r2, r3
 800023e:	ea80 0c01 	eor.w	ip, r0, r1
 8000242:	0240      	lsls	r0, r0, #9
 8000244:	bf18      	it	ne
 8000246:	ea5f 2141 	movsne.w	r1, r1, lsl #9
 800024a:	d01e      	beq.n	800028a <__aeabi_fmul+0x66>
 800024c:	f04f 6300 	mov.w	r3, #134217728	; 0x8000000
 8000250:	ea43 1050 	orr.w	r0, r3, r0, lsr #5
 8000254:	ea43 1151 	orr.w	r1, r3, r1, lsr #5
 8000258:	fba0 3101 	umull	r3, r1, r0, r1
 800025c:	f00c 4000 	and.w	r0, ip, #2147483648	; 0x80000000
 8000260:	f5b1 0f00 	cmp.w	r1, #8388608	; 0x800000
 8000264:	bf3e      	ittt	cc
 8000266:	0049      	lslcc	r1, r1, #1
 8000268:	ea41 71d3 	orrcc.w	r1, r1, r3, lsr #31
 800026c:	005b      	lslcc	r3, r3, #1
 800026e:	ea40 0001 	orr.w	r0, r0, r1
 8000272:	f162 027f 	sbc.w	r2, r2, #127	; 0x7f
 8000276:	2afd      	cmp	r2, #253	; 0xfd
 8000278:	d81d      	bhi.n	80002b6 <__aeabi_fmul+0x92>
 800027a:	f1b3 4f00 	cmp.w	r3, #2147483648	; 0x80000000
 800027e:	eb40 50c2 	adc.w	r0, r0, r2, lsl #23
 8000282:	bf08      	it	eq
 8000284:	f020 0001 	biceq.w	r0, r0, #1
 8000288:	4770      	bx	lr
 800028a:	f090 0f00 	teq	r0, #0
 800028e:	f00c 4c00 	and.w	ip, ip, #2147483648	; 0x80000000
 8000292:	bf08      	it	eq
 8000294:	0249      	lsleq	r1, r1, #9
 8000296:	ea4c 2050 	orr.w	r0, ip, r0, lsr #9
 800029a:	ea40 2051 	orr.w	r0, r0, r1, lsr #9
 800029e:	3a7f      	subs	r2, #127	; 0x7f
 80002a0:	bfc2      	ittt	gt
 80002a2:	f1d2 03ff 	rsbsgt	r3, r2, #255	; 0xff
 80002a6:	ea40 50c2 	orrgt.w	r0, r0, r2, lsl #23
 80002aa:	4770      	bxgt	lr
 80002ac:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
 80002b0:	f04f 0300 	mov.w	r3, #0
 80002b4:	3a01      	subs	r2, #1
 80002b6:	dc5d      	bgt.n	8000374 <__aeabi_fmul+0x150>
 80002b8:	f112 0f19 	cmn.w	r2, #25
 80002bc:	bfdc      	itt	le
 80002be:	f000 4000 	andle.w	r0, r0, #2147483648	; 0x80000000
 80002c2:	4770      	bxle	lr
 80002c4:	f1c2 0200 	rsb	r2, r2, #0
 80002c8:	0041      	lsls	r1, r0, #1
 80002ca:	fa21 f102 	lsr.w	r1, r1, r2
 80002ce:	f1c2 0220 	rsb	r2, r2, #32
 80002d2:	fa00 fc02 	lsl.w	ip, r0, r2
 80002d6:	ea5f 0031 	movs.w	r0, r1, rrx
 80002da:	f140 0000 	adc.w	r0, r0, #0
 80002de:	ea53 034c 	orrs.w	r3, r3, ip, lsl #1
 80002e2:	bf08      	it	eq
 80002e4:	ea20 70dc 	biceq.w	r0, r0, ip, lsr #31
 80002e8:	4770      	bx	lr
 80002ea:	f092 0f00 	teq	r2, #0
 80002ee:	f000 4c00 	and.w	ip, r0, #2147483648	; 0x80000000
 80002f2:	bf02      	ittt	eq
 80002f4:	0040      	lsleq	r0, r0, #1
 80002f6:	f410 0f00 	tsteq.w	r0, #8388608	; 0x800000
 80002fa:	3a01      	subeq	r2, #1
 80002fc:	d0f9      	beq.n	80002f2 <__aeabi_fmul+0xce>
 80002fe:	ea40 000c 	orr.w	r0, r0, ip
 8000302:	f093 0f00 	teq	r3, #0
 8000306:	f001 4c00 	and.w	ip, r1, #2147483648	; 0x80000000
 800030a:	bf02      	ittt	eq
 800030c:	0049      	lsleq	r1, r1, #1
 800030e:	f411 0f00 	tsteq.w	r1, #8388608	; 0x800000
 8000312:	3b01      	subeq	r3, #1
 8000314:	d0f9      	beq.n	800030a <__aeabi_fmul+0xe6>
 8000316:	ea41 010c 	orr.w	r1, r1, ip
 800031a:	e78f      	b.n	800023c <__aeabi_fmul+0x18>
 800031c:	ea0c 53d1 	and.w	r3, ip, r1, lsr #23
 8000320:	ea92 0f0c 	teq	r2, ip
 8000324:	bf18      	it	ne
 8000326:	ea93 0f0c 	teqne	r3, ip
 800032a:	d00a      	beq.n	8000342 <__aeabi_fmul+0x11e>
 800032c:	f030 4c00 	bics.w	ip, r0, #2147483648	; 0x80000000
 8000330:	bf18      	it	ne
 8000332:	f031 4c00 	bicsne.w	ip, r1, #2147483648	; 0x80000000
 8000336:	d1d8      	bne.n	80002ea <__aeabi_fmul+0xc6>
 8000338:	ea80 0001 	eor.w	r0, r0, r1
 800033c:	f000 4000 	and.w	r0, r0, #2147483648	; 0x80000000
 8000340:	4770      	bx	lr
 8000342:	f090 0f00 	teq	r0, #0
 8000346:	bf17      	itett	ne
 8000348:	f090 4f00 	teqne	r0, #2147483648	; 0x80000000
 800034c:	4608      	moveq	r0, r1
 800034e:	f091 0f00 	teqne	r1, #0
 8000352:	f091 4f00 	teqne	r1, #2147483648	; 0x80000000
 8000356:	d014      	beq.n	8000382 <__aeabi_fmul+0x15e>
 8000358:	ea92 0f0c 	teq	r2, ip
 800035c:	d101      	bne.n	8000362 <__aeabi_fmul+0x13e>
 800035e:	0242      	lsls	r2, r0, #9
 8000360:	d10f      	bne.n	8000382 <__aeabi_fmul+0x15e>
 8000362:	ea93 0f0c 	teq	r3, ip
 8000366:	d103      	bne.n	8000370 <__aeabi_fmul+0x14c>
 8000368:	024b      	lsls	r3, r1, #9
 800036a:	bf18      	it	ne
 800036c:	4608      	movne	r0, r1
 800036e:	d108      	bne.n	8000382 <__aeabi_fmul+0x15e>
 8000370:	ea80 0001 	eor.w	r0, r0, r1
 8000374:	f000 4000 	and.w	r0, r0, #2147483648	; 0x80000000
 8000378:	f040 40fe 	orr.w	r0, r0, #2130706432	; 0x7f000000
 800037c:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
 8000380:	4770      	bx	lr
 8000382:	f040 40fe 	orr.w	r0, r0, #2130706432	; 0x7f000000
 8000386:	f440 0040 	orr.w	r0, r0, #12582912	; 0xc00000
 800038a:	4770      	bx	lr

0800038c <__aeabi_frsub>:
 800038c:	f080 4000 	eor.w	r0, r0, #2147483648	; 0x80000000
 8000390:	e002      	b.n	8000398 <__addsf3>
 8000392:	bf00      	nop

08000394 <__aeabi_fsub>:
 8000394:	f081 4100 	eor.w	r1, r1, #2147483648	; 0x80000000

08000398 <__addsf3>:
 8000398:	0042      	lsls	r2, r0, #1
 800039a:	bf1f      	itttt	ne
 800039c:	ea5f 0341 	movsne.w	r3, r1, lsl #1
 80003a0:	ea92 0f03 	teqne	r2, r3
 80003a4:	ea7f 6c22 	mvnsne.w	ip, r2, asr #24
 80003a8:	ea7f 6c23 	mvnsne.w	ip, r3, asr #24
 80003ac:	d06a      	beq.n	8000484 <__addsf3+0xec>
 80003ae:	ea4f 6212 	mov.w	r2, r2, lsr #24
 80003b2:	ebd2 6313 	rsbs	r3, r2, r3, lsr #24
 80003b6:	bfc1      	itttt	gt
 80003b8:	18d2      	addgt	r2, r2, r3
 80003ba:	4041      	eorgt	r1, r0
 80003bc:	4048      	eorgt	r0, r1
 80003be:	4041      	eorgt	r1, r0
 80003c0:	bfb8      	it	lt
 80003c2:	425b      	neglt	r3, r3
 80003c4:	2b19      	cmp	r3, #25
 80003c6:	bf88      	it	hi
 80003c8:	4770      	bxhi	lr
 80003ca:	f010 4f00 	tst.w	r0, #2147483648	; 0x80000000
 80003ce:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
 80003d2:	f020 407f 	bic.w	r0, r0, #4278190080	; 0xff000000
 80003d6:	bf18      	it	ne
 80003d8:	4240      	negne	r0, r0
 80003da:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 80003de:	f441 0100 	orr.w	r1, r1, #8388608	; 0x800000
 80003e2:	f021 417f 	bic.w	r1, r1, #4278190080	; 0xff000000
 80003e6:	bf18      	it	ne
 80003e8:	4249      	negne	r1, r1
 80003ea:	ea92 0f03 	teq	r2, r3
 80003ee:	d03f      	beq.n	8000470 <__addsf3+0xd8>
 80003f0:	f1a2 0201 	sub.w	r2, r2, #1
 80003f4:	fa41 fc03 	asr.w	ip, r1, r3
 80003f8:	eb10 000c 	adds.w	r0, r0, ip
 80003fc:	f1c3 0320 	rsb	r3, r3, #32
 8000400:	fa01 f103 	lsl.w	r1, r1, r3
 8000404:	f000 4300 	and.w	r3, r0, #2147483648	; 0x80000000
 8000408:	d502      	bpl.n	8000410 <__addsf3+0x78>
 800040a:	4249      	negs	r1, r1
 800040c:	eb60 0040 	sbc.w	r0, r0, r0, lsl #1
 8000410:	f5b0 0f00 	cmp.w	r0, #8388608	; 0x800000
 8000414:	d313      	bcc.n	800043e <__addsf3+0xa6>
 8000416:	f1b0 7f80 	cmp.w	r0, #16777216	; 0x1000000
 800041a:	d306      	bcc.n	800042a <__addsf3+0x92>
 800041c:	0840      	lsrs	r0, r0, #1
 800041e:	ea4f 0131 	mov.w	r1, r1, rrx
 8000422:	f102 0201 	add.w	r2, r2, #1
 8000426:	2afe      	cmp	r2, #254	; 0xfe
 8000428:	d251      	bcs.n	80004ce <__addsf3+0x136>
 800042a:	f1b1 4f00 	cmp.w	r1, #2147483648	; 0x80000000
 800042e:	eb40 50c2 	adc.w	r0, r0, r2, lsl #23
 8000432:	bf08      	it	eq
 8000434:	f020 0001 	biceq.w	r0, r0, #1
 8000438:	ea40 0003 	orr.w	r0, r0, r3
 800043c:	4770      	bx	lr
 800043e:	0049      	lsls	r1, r1, #1
 8000440:	eb40 0000 	adc.w	r0, r0, r0
 8000444:	3a01      	subs	r2, #1
 8000446:	bf28      	it	cs
 8000448:	f5b0 0f00 	cmpcs.w	r0, #8388608	; 0x800000
 800044c:	d2ed      	bcs.n	800042a <__addsf3+0x92>
 800044e:	fab0 fc80 	clz	ip, r0
 8000452:	f1ac 0c08 	sub.w	ip, ip, #8
 8000456:	ebb2 020c 	subs.w	r2, r2, ip
 800045a:	fa00 f00c 	lsl.w	r0, r0, ip
 800045e:	bfaa      	itet	ge
 8000460:	eb00 50c2 	addge.w	r0, r0, r2, lsl #23
 8000464:	4252      	neglt	r2, r2
 8000466:	4318      	orrge	r0, r3
 8000468:	bfbc      	itt	lt
 800046a:	40d0      	lsrlt	r0, r2
 800046c:	4318      	orrlt	r0, r3
 800046e:	4770      	bx	lr
 8000470:	f092 0f00 	teq	r2, #0
 8000474:	f481 0100 	eor.w	r1, r1, #8388608	; 0x800000
 8000478:	bf06      	itte	eq
 800047a:	f480 0000 	eoreq.w	r0, r0, #8388608	; 0x800000
 800047e:	3201      	addeq	r2, #1
 8000480:	3b01      	subne	r3, #1
 8000482:	e7b5      	b.n	80003f0 <__addsf3+0x58>
 8000484:	ea4f 0341 	mov.w	r3, r1, lsl #1
 8000488:	ea7f 6c22 	mvns.w	ip, r2, asr #24
 800048c:	bf18      	it	ne
 800048e:	ea7f 6c23 	mvnsne.w	ip, r3, asr #24
 8000492:	d021      	beq.n	80004d8 <__addsf3+0x140>
 8000494:	ea92 0f03 	teq	r2, r3
 8000498:	d004      	beq.n	80004a4 <__addsf3+0x10c>
 800049a:	f092 0f00 	teq	r2, #0
 800049e:	bf08      	it	eq
 80004a0:	4608      	moveq	r0, r1
 80004a2:	4770      	bx	lr
 80004a4:	ea90 0f01 	teq	r0, r1
 80004a8:	bf1c      	itt	ne
 80004aa:	2000      	movne	r0, #0
 80004ac:	4770      	bxne	lr
 80004ae:	f012 4f7f 	tst.w	r2, #4278190080	; 0xff000000
 80004b2:	d104      	bne.n	80004be <__addsf3+0x126>
 80004b4:	0040      	lsls	r0, r0, #1
 80004b6:	bf28      	it	cs
 80004b8:	f040 4000 	orrcs.w	r0, r0, #2147483648	; 0x80000000
 80004bc:	4770      	bx	lr
 80004be:	f112 7200 	adds.w	r2, r2, #33554432	; 0x2000000
 80004c2:	bf3c      	itt	cc
 80004c4:	f500 0000 	addcc.w	r0, r0, #8388608	; 0x800000
 80004c8:	4770      	bxcc	lr
 80004ca:	f000 4300 	and.w	r3, r0, #2147483648	; 0x80000000
 80004ce:	f043 40fe 	orr.w	r0, r3, #2130706432	; 0x7f000000
 80004d2:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
 80004d6:	4770      	bx	lr
 80004d8:	ea7f 6222 	mvns.w	r2, r2, asr #24
 80004dc:	bf16      	itet	ne
 80004de:	4608      	movne	r0, r1
 80004e0:	ea7f 6323 	mvnseq.w	r3, r3, asr #24
 80004e4:	4601      	movne	r1, r0
 80004e6:	0242      	lsls	r2, r0, #9
 80004e8:	bf06      	itte	eq
 80004ea:	ea5f 2341 	movseq.w	r3, r1, lsl #9
 80004ee:	ea90 0f01 	teqeq	r0, r1
 80004f2:	f440 0080 	orrne.w	r0, r0, #4194304	; 0x400000
 80004f6:	4770      	bx	lr

080004f8 <__aeabi_ui2f>:
 80004f8:	f04f 0300 	mov.w	r3, #0
 80004fc:	e004      	b.n	8000508 <__aeabi_i2f+0x8>
 80004fe:	bf00      	nop

08000500 <__aeabi_i2f>:
 8000500:	f010 4300 	ands.w	r3, r0, #2147483648	; 0x80000000
 8000504:	bf48      	it	mi
 8000506:	4240      	negmi	r0, r0
 8000508:	ea5f 0c00 	movs.w	ip, r0
 800050c:	bf08      	it	eq
 800050e:	4770      	bxeq	lr
 8000510:	f043 4396 	orr.w	r3, r3, #1258291200	; 0x4b000000
 8000514:	4601      	mov	r1, r0
 8000516:	f04f 0000 	mov.w	r0, #0
 800051a:	e01c      	b.n	8000556 <__aeabi_l2f+0x2a>

0800051c <__aeabi_ul2f>:
 800051c:	ea50 0201 	orrs.w	r2, r0, r1
 8000520:	bf08      	it	eq
 8000522:	4770      	bxeq	lr
 8000524:	f04f 0300 	mov.w	r3, #0
 8000528:	e00a      	b.n	8000540 <__aeabi_l2f+0x14>
 800052a:	bf00      	nop

0800052c <__aeabi_l2f>:
 800052c:	ea50 0201 	orrs.w	r2, r0, r1
 8000530:	bf08      	it	eq
 8000532:	4770      	bxeq	lr
 8000534:	f011 4300 	ands.w	r3, r1, #2147483648	; 0x80000000
 8000538:	d502      	bpl.n	8000540 <__aeabi_l2f+0x14>
 800053a:	4240      	negs	r0, r0
 800053c:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000540:	ea5f 0c01 	movs.w	ip, r1
 8000544:	bf02      	ittt	eq
 8000546:	4684      	moveq	ip, r0
 8000548:	4601      	moveq	r1, r0
 800054a:	2000      	moveq	r0, #0
 800054c:	f043 43b6 	orr.w	r3, r3, #1526726656	; 0x5b000000
 8000550:	bf08      	it	eq
 8000552:	f1a3 5380 	subeq.w	r3, r3, #268435456	; 0x10000000
 8000556:	f5a3 0300 	sub.w	r3, r3, #8388608	; 0x800000
 800055a:	fabc f28c 	clz	r2, ip
 800055e:	3a08      	subs	r2, #8
 8000560:	eba3 53c2 	sub.w	r3, r3, r2, lsl #23
 8000564:	db10      	blt.n	8000588 <__aeabi_l2f+0x5c>
 8000566:	fa01 fc02 	lsl.w	ip, r1, r2
 800056a:	4463      	add	r3, ip
 800056c:	fa00 fc02 	lsl.w	ip, r0, r2
 8000570:	f1c2 0220 	rsb	r2, r2, #32
 8000574:	f1bc 4f00 	cmp.w	ip, #2147483648	; 0x80000000
 8000578:	fa20 f202 	lsr.w	r2, r0, r2
 800057c:	eb43 0002 	adc.w	r0, r3, r2
 8000580:	bf08      	it	eq
 8000582:	f020 0001 	biceq.w	r0, r0, #1
 8000586:	4770      	bx	lr
 8000588:	f102 0220 	add.w	r2, r2, #32
 800058c:	fa01 fc02 	lsl.w	ip, r1, r2
 8000590:	f1c2 0220 	rsb	r2, r2, #32
 8000594:	ea50 004c 	orrs.w	r0, r0, ip, lsl #1
 8000598:	fa21 f202 	lsr.w	r2, r1, r2
 800059c:	eb43 0002 	adc.w	r0, r3, r2
 80005a0:	bf08      	it	eq
 80005a2:	ea20 70dc 	biceq.w	r0, r0, ip, lsr #31
 80005a6:	4770      	bx	lr

080005a8 <__aeabi_f2uiz>:
 80005a8:	0042      	lsls	r2, r0, #1
 80005aa:	d20e      	bcs.n	80005ca <__aeabi_f2uiz+0x22>
 80005ac:	f1b2 4ffe 	cmp.w	r2, #2130706432	; 0x7f000000
 80005b0:	d30b      	bcc.n	80005ca <__aeabi_f2uiz+0x22>
 80005b2:	f04f 039e 	mov.w	r3, #158	; 0x9e
 80005b6:	ebb3 6212 	subs.w	r2, r3, r2, lsr #24
 80005ba:	d409      	bmi.n	80005d0 <__aeabi_f2uiz+0x28>
 80005bc:	ea4f 2300 	mov.w	r3, r0, lsl #8
 80005c0:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 80005c4:	fa23 f002 	lsr.w	r0, r3, r2
 80005c8:	4770      	bx	lr
 80005ca:	f04f 0000 	mov.w	r0, #0
 80005ce:	4770      	bx	lr
 80005d0:	f112 0f61 	cmn.w	r2, #97	; 0x61
 80005d4:	d101      	bne.n	80005da <__aeabi_f2uiz+0x32>
 80005d6:	0242      	lsls	r2, r0, #9
 80005d8:	d102      	bne.n	80005e0 <__aeabi_f2uiz+0x38>
 80005da:	f04f 30ff 	mov.w	r0, #4294967295
 80005de:	4770      	bx	lr
 80005e0:	f04f 0000 	mov.w	r0, #0
 80005e4:	4770      	bx	lr
 80005e6:	bf00      	nop

080005e8 <_ZN9Publisher9subscribeEP10Subscriber>:

struct Publisher
{
    Static_vector<Subscriber*, 12> subscriber;

    void subscribe  (Subscriber* p) { subscriber.push_back(p); }
 80005e8:	b580      	push	{r7, lr}
 80005ea:	b082      	sub	sp, #8
 80005ec:	af00      	add	r7, sp, #0
 80005ee:	6078      	str	r0, [r7, #4]
 80005f0:	6039      	str	r1, [r7, #0]
 80005f2:	687b      	ldr	r3, [r7, #4]
 80005f4:	6839      	ldr	r1, [r7, #0]
 80005f6:	4618      	mov	r0, r3
 80005f8:	f001 ff9d 	bl	8002536 <_ZN13Static_vectorIP10SubscriberLj12EE9push_backES1_>
 80005fc:	bf00      	nop
 80005fe:	3708      	adds	r7, #8
 8000600:	46bd      	mov	sp, r7
 8000602:	bd80      	pop	{r7, pc}

08000604 <_ZN9Publisher11unsubscribeEP10Subscriber>:
    void unsubscribe(Subscriber* p) { subscriber.remove(p);  }
 8000604:	b580      	push	{r7, lr}
 8000606:	b082      	sub	sp, #8
 8000608:	af00      	add	r7, sp, #0
 800060a:	6078      	str	r0, [r7, #4]
 800060c:	6039      	str	r1, [r7, #0]
 800060e:	687b      	ldr	r3, [r7, #4]
 8000610:	6839      	ldr	r1, [r7, #0]
 8000612:	4618      	mov	r0, r3
 8000614:	f001 ffa6 	bl	8002564 <_ZN13Static_vectorIP10SubscriberLj12EE6removeES1_>
 8000618:	bf00      	nop
 800061a:	3708      	adds	r7, #8
 800061c:	46bd      	mov	sp, r7
 800061e:	bd80      	pop	{r7, pc}

08000620 <_ZN9Publisher6notifyEv>:
    void notify() {
 8000620:	b580      	push	{r7, lr}
 8000622:	b084      	sub	sp, #16
 8000624:	af00      	add	r7, sp, #0
 8000626:	6078      	str	r0, [r7, #4]
      for(uint8_t i = 0; i < subscriber.cend(); i++){
 8000628:	2300      	movs	r3, #0
 800062a:	73fb      	strb	r3, [r7, #15]
 800062c:	687b      	ldr	r3, [r7, #4]
 800062e:	4618      	mov	r0, r3
 8000630:	f001 ffd2 	bl	80025d8 <_ZNK13Static_vectorIP10SubscriberLj12EE4cendEv>
 8000634:	4603      	mov	r3, r0
 8000636:	461a      	mov	r2, r3
 8000638:	7bfb      	ldrb	r3, [r7, #15]
 800063a:	4293      	cmp	r3, r2
 800063c:	bf34      	ite	cc
 800063e:	2301      	movcc	r3, #1
 8000640:	2300      	movcs	r3, #0
 8000642:	b2db      	uxtb	r3, r3
 8000644:	2b00      	cmp	r3, #0
 8000646:	d01c      	beq.n	8000682 <_ZN9Publisher6notifyEv+0x62>
    	  if(subscriber[i] != 0)
 8000648:	687b      	ldr	r3, [r7, #4]
 800064a:	7bfa      	ldrb	r2, [r7, #15]
 800064c:	4611      	mov	r1, r2
 800064e:	4618      	mov	r0, r3
 8000650:	f001 ffce 	bl	80025f0 <_ZNK13Static_vectorIP10SubscriberLj12EEixEj>
 8000654:	4603      	mov	r3, r0
 8000656:	2b00      	cmp	r3, #0
 8000658:	bf14      	ite	ne
 800065a:	2301      	movne	r3, #1
 800065c:	2300      	moveq	r3, #0
 800065e:	b2db      	uxtb	r3, r3
 8000660:	2b00      	cmp	r3, #0
 8000662:	d00a      	beq.n	800067a <_ZN9Publisher6notifyEv+0x5a>
    		  subscriber[i]->notify();
 8000664:	687b      	ldr	r3, [r7, #4]
 8000666:	7bfa      	ldrb	r2, [r7, #15]
 8000668:	4611      	mov	r1, r2
 800066a:	4618      	mov	r0, r3
 800066c:	f001 ffc0 	bl	80025f0 <_ZNK13Static_vectorIP10SubscriberLj12EEixEj>
 8000670:	4603      	mov	r3, r0
 8000672:	681a      	ldr	r2, [r3, #0]
 8000674:	6812      	ldr	r2, [r2, #0]
 8000676:	4618      	mov	r0, r3
 8000678:	4790      	blx	r2
      for(uint8_t i = 0; i < subscriber.cend(); i++){
 800067a:	7bfb      	ldrb	r3, [r7, #15]
 800067c:	3301      	adds	r3, #1
 800067e:	73fb      	strb	r3, [r7, #15]
 8000680:	e7d4      	b.n	800062c <_ZN9Publisher6notifyEv+0xc>
      }
    }
 8000682:	bf00      	nop
 8000684:	3710      	adds	r7, #16
 8000686:	46bd      	mov	sp, r7
 8000688:	bd80      	pop	{r7, pc}

0800068a <_ZN9PublisherC1Ev>:
struct Publisher
 800068a:	b580      	push	{r7, lr}
 800068c:	b082      	sub	sp, #8
 800068e:	af00      	add	r7, sp, #0
 8000690:	6078      	str	r0, [r7, #4]
 8000692:	687b      	ldr	r3, [r7, #4]
 8000694:	4618      	mov	r0, r3
 8000696:	f001 ffb9 	bl	800260c <_ZN13Static_vectorIP10SubscriberLj12EEC1Ev>
 800069a:	687b      	ldr	r3, [r7, #4]
 800069c:	4618      	mov	r0, r3
 800069e:	3708      	adds	r7, #8
 80006a0:	46bd      	mov	sp, r7
 80006a2:	bd80      	pop	{r7, pc}

080006a4 <_ZN11TickUpdater7SubtickC1Ev>:
    void subscribe_subtick (Subscriber& v);
    void interrupt();


private:
    struct Subtick : Publisher {} subtick {};
 80006a4:	b580      	push	{r7, lr}
 80006a6:	b082      	sub	sp, #8
 80006a8:	af00      	add	r7, sp, #0
 80006aa:	6078      	str	r0, [r7, #4]
 80006ac:	687b      	ldr	r3, [r7, #4]
 80006ae:	4618      	mov	r0, r3
 80006b0:	f7ff ffeb 	bl	800068a <_ZN9PublisherC1Ev>
 80006b4:	687b      	ldr	r3, [r7, #4]
 80006b6:	4618      	mov	r0, r3
 80006b8:	3708      	adds	r7, #8
 80006ba:	46bd      	mov	sp, r7
 80006bc:	bd80      	pop	{r7, pc}
	...

080006c0 <_ZN11TickUpdaterC1Ev>:
    TickUpdater() { systemtick.initInterrupt<1000>(); }
 80006c0:	b580      	push	{r7, lr}
 80006c2:	b082      	sub	sp, #8
 80006c4:	af00      	add	r7, sp, #0
 80006c6:	6078      	str	r0, [r7, #4]
 80006c8:	687b      	ldr	r3, [r7, #4]
 80006ca:	4618      	mov	r0, r3
 80006cc:	f7ff ffdd 	bl	800068a <_ZN9PublisherC1Ev>
 80006d0:	687b      	ldr	r3, [r7, #4]
 80006d2:	3334      	adds	r3, #52	; 0x34
 80006d4:	2234      	movs	r2, #52	; 0x34
 80006d6:	2100      	movs	r1, #0
 80006d8:	4618      	mov	r0, r3
 80006da:	f007 fb8d 	bl	8007df8 <memset>
 80006de:	687b      	ldr	r3, [r7, #4]
 80006e0:	3334      	adds	r3, #52	; 0x34
 80006e2:	4618      	mov	r0, r3
 80006e4:	f7ff ffde 	bl	80006a4 <_ZN11TickUpdater7SubtickC1Ev>
 80006e8:	687b      	ldr	r3, [r7, #4]
 80006ea:	2200      	movs	r2, #0
 80006ec:	669a      	str	r2, [r3, #104]	; 0x68
 80006ee:	687b      	ldr	r3, [r7, #4]
 80006f0:	2201      	movs	r2, #1
 80006f2:	66da      	str	r2, [r3, #108]	; 0x6c
 80006f4:	4803      	ldr	r0, [pc, #12]	; (8000704 <_ZN11TickUpdaterC1Ev+0x44>)
 80006f6:	f001 ff93 	bl	8002620 <_ZN10SystemTick13initInterruptILt1000EEEvv>
 80006fa:	687b      	ldr	r3, [r7, #4]
 80006fc:	4618      	mov	r0, r3
 80006fe:	3708      	adds	r7, #8
 8000700:	46bd      	mov	sp, r7
 8000702:	bd80      	pop	{r7, pc}
 8000704:	20000090 	.word	0x20000090

08000708 <HAL_IncTick>:
} tickUpdater{};



void HAL_IncTick()
{
 8000708:	b580      	push	{r7, lr}
 800070a:	af00      	add	r7, sp, #0
    tickUpdater.interrupt();
 800070c:	4802      	ldr	r0, [pc, #8]	; (8000718 <HAL_IncTick+0x10>)
 800070e:	f000 f88a 	bl	8000826 <_ZN11TickUpdater9interruptEv>
}
 8000712:	bf00      	nop
 8000714:	bd80      	pop	{r7, pc}
 8000716:	bf00      	nop
 8000718:	20000094 	.word	0x20000094

0800071c <_ZN14TickSubscriber9subscribeEv>:

class TickSubscriber : Subscriber
{
protected:
   bool subscribed;
   void subscribe()
 800071c:	b580      	push	{r7, lr}
 800071e:	b082      	sub	sp, #8
 8000720:	af00      	add	r7, sp, #0
 8000722:	6078      	str	r0, [r7, #4]
   {
     if (not subscribed) {
 8000724:	687b      	ldr	r3, [r7, #4]
 8000726:	791b      	ldrb	r3, [r3, #4]
 8000728:	f083 0301 	eor.w	r3, r3, #1
 800072c:	b2db      	uxtb	r3, r3
 800072e:	2b00      	cmp	r3, #0
 8000730:	d007      	beq.n	8000742 <_ZN14TickSubscriber9subscribeEv+0x26>
       subscribed = true;
 8000732:	687b      	ldr	r3, [r7, #4]
 8000734:	2201      	movs	r2, #1
 8000736:	711a      	strb	r2, [r3, #4]
       tickUpdater.subscribe (this);
 8000738:	687b      	ldr	r3, [r7, #4]
 800073a:	4619      	mov	r1, r3
 800073c:	4803      	ldr	r0, [pc, #12]	; (800074c <_ZN14TickSubscriber9subscribeEv+0x30>)
 800073e:	f7ff ff53 	bl	80005e8 <_ZN9Publisher9subscribeEP10Subscriber>
     }
   }
 8000742:	bf00      	nop
 8000744:	3708      	adds	r7, #8
 8000746:	46bd      	mov	sp, r7
 8000748:	bd80      	pop	{r7, pc}
 800074a:	bf00      	nop
 800074c:	20000094 	.word	0x20000094

08000750 <_ZN14TickSubscriber11unsubscribeEv>:
   void unsubscribe()
 8000750:	b580      	push	{r7, lr}
 8000752:	b082      	sub	sp, #8
 8000754:	af00      	add	r7, sp, #0
 8000756:	6078      	str	r0, [r7, #4]
   {
     if (subscribed) {
 8000758:	687b      	ldr	r3, [r7, #4]
 800075a:	791b      	ldrb	r3, [r3, #4]
 800075c:	2b00      	cmp	r3, #0
 800075e:	d007      	beq.n	8000770 <_ZN14TickSubscriber11unsubscribeEv+0x20>
       subscribed = false;
 8000760:	687b      	ldr	r3, [r7, #4]
 8000762:	2200      	movs	r2, #0
 8000764:	711a      	strb	r2, [r3, #4]
       tickUpdater.unsubscribe (this);
 8000766:	687b      	ldr	r3, [r7, #4]
 8000768:	4619      	mov	r1, r3
 800076a:	4803      	ldr	r0, [pc, #12]	; (8000778 <_ZN14TickSubscriber11unsubscribeEv+0x28>)
 800076c:	f7ff ff4a 	bl	8000604 <_ZN9Publisher11unsubscribeEP10Subscriber>
     }
   }
 8000770:	bf00      	nop
 8000772:	3708      	adds	r7, #8
 8000774:	46bd      	mov	sp, r7
 8000776:	bd80      	pop	{r7, pc}
 8000778:	20000094 	.word	0x20000094

0800077c <_ZN10SubscriberC1Ev>:
struct Subscriber  {
 800077c:	b480      	push	{r7}
 800077e:	b083      	sub	sp, #12
 8000780:	af00      	add	r7, sp, #0
 8000782:	6078      	str	r0, [r7, #4]
 8000784:	4a04      	ldr	r2, [pc, #16]	; (8000798 <_ZN10SubscriberC1Ev+0x1c>)
 8000786:	687b      	ldr	r3, [r7, #4]
 8000788:	601a      	str	r2, [r3, #0]
 800078a:	687b      	ldr	r3, [r7, #4]
 800078c:	4618      	mov	r0, r3
 800078e:	370c      	adds	r7, #12
 8000790:	46bd      	mov	sp, r7
 8000792:	bc80      	pop	{r7}
 8000794:	4770      	bx	lr
 8000796:	bf00      	nop
 8000798:	08007f34 	.word	0x08007f34

0800079c <_ZN14TickSubscriberC1Ev>:
class TickSubscriber : Subscriber
 800079c:	b580      	push	{r7, lr}
 800079e:	b082      	sub	sp, #8
 80007a0:	af00      	add	r7, sp, #0
 80007a2:	6078      	str	r0, [r7, #4]
 80007a4:	687b      	ldr	r3, [r7, #4]
 80007a6:	4618      	mov	r0, r3
 80007a8:	f7ff ffe8 	bl	800077c <_ZN10SubscriberC1Ev>
 80007ac:	4a03      	ldr	r2, [pc, #12]	; (80007bc <_ZN14TickSubscriberC1Ev+0x20>)
 80007ae:	687b      	ldr	r3, [r7, #4]
 80007b0:	601a      	str	r2, [r3, #0]
 80007b2:	687b      	ldr	r3, [r7, #4]
 80007b4:	4618      	mov	r0, r3
 80007b6:	3708      	adds	r7, #8
 80007b8:	46bd      	mov	sp, r7
 80007ba:	bd80      	pop	{r7, pc}
 80007bc:	08007f28 	.word	0x08007f28

080007c0 <_ZN5TimerC1Ev>:

class Timer : TickSubscriber
{
  volatile uint32_t time_passed;
public:
  Timer(){
 80007c0:	b580      	push	{r7, lr}
 80007c2:	b082      	sub	sp, #8
 80007c4:	af00      	add	r7, sp, #0
 80007c6:	6078      	str	r0, [r7, #4]
 80007c8:	687b      	ldr	r3, [r7, #4]
 80007ca:	4618      	mov	r0, r3
 80007cc:	f7ff ffe6 	bl	800079c <_ZN14TickSubscriberC1Ev>
 80007d0:	4a06      	ldr	r2, [pc, #24]	; (80007ec <_ZN5TimerC1Ev+0x2c>)
 80007d2:	687b      	ldr	r3, [r7, #4]
 80007d4:	601a      	str	r2, [r3, #0]
    time_passed = 0;
 80007d6:	687b      	ldr	r3, [r7, #4]
 80007d8:	2200      	movs	r2, #0
 80007da:	609a      	str	r2, [r3, #8]
    subscribed = false;
 80007dc:	687b      	ldr	r3, [r7, #4]
 80007de:	2200      	movs	r2, #0
 80007e0:	711a      	strb	r2, [r3, #4]
  };
 80007e2:	687b      	ldr	r3, [r7, #4]
 80007e4:	4618      	mov	r0, r3
 80007e6:	3708      	adds	r7, #8
 80007e8:	46bd      	mov	sp, r7
 80007ea:	bd80      	pop	{r7, pc}
 80007ec:	08007f1c 	.word	0x08007f1c

080007f0 <_ZN5Timer6notifyEv>:
  uint32_t timePassed(); /// возвращает сколько натикал
  uint32_t timeLeft();   /// возвращает сколько осталось
  template<class function>
  void     event (function); /// выполняет function, когда дотикал и перезапускает таймер

  void notify() {
 80007f0:	b480      	push	{r7}
 80007f2:	b083      	sub	sp, #12
 80007f4:	af00      	add	r7, sp, #0
 80007f6:	6078      	str	r0, [r7, #4]
    time_passed++;
 80007f8:	687b      	ldr	r3, [r7, #4]
 80007fa:	689b      	ldr	r3, [r3, #8]
 80007fc:	1c5a      	adds	r2, r3, #1
 80007fe:	687b      	ldr	r3, [r7, #4]
 8000800:	609a      	str	r2, [r3, #8]
  }
 8000802:	bf00      	nop
 8000804:	370c      	adds	r7, #12
 8000806:	46bd      	mov	sp, r7
 8000808:	bc80      	pop	{r7}
 800080a:	4770      	bx	lr

0800080c <_ZZN11TickUpdater9interruptEvENKUlvE_clEv>:
}

void TickUpdater::interrupt()
{
//    subtick.notify();
    every_qty_cnt_call (subtick_cnt, subtick_qty, [this]{
 800080c:	b580      	push	{r7, lr}
 800080e:	b082      	sub	sp, #8
 8000810:	af00      	add	r7, sp, #0
 8000812:	6078      	str	r0, [r7, #4]
 8000814:	687b      	ldr	r3, [r7, #4]
 8000816:	681b      	ldr	r3, [r3, #0]
        notify();
 8000818:	4618      	mov	r0, r3
 800081a:	f7ff ff01 	bl	8000620 <_ZN9Publisher6notifyEv>
    });
 800081e:	bf00      	nop
 8000820:	3708      	adds	r7, #8
 8000822:	46bd      	mov	sp, r7
 8000824:	bd80      	pop	{r7, pc}

08000826 <_ZN11TickUpdater9interruptEv>:
{
 8000826:	b580      	push	{r7, lr}
 8000828:	b082      	sub	sp, #8
 800082a:	af00      	add	r7, sp, #0
 800082c:	6078      	str	r0, [r7, #4]
    every_qty_cnt_call (subtick_cnt, subtick_qty, [this]{
 800082e:	687b      	ldr	r3, [r7, #4]
 8000830:	f103 0068 	add.w	r0, r3, #104	; 0x68
 8000834:	687b      	ldr	r3, [r7, #4]
 8000836:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8000838:	687a      	ldr	r2, [r7, #4]
 800083a:	4619      	mov	r1, r3
 800083c:	f001 ff06 	bl	800264c <_Z18every_qty_cnt_callIZN11TickUpdater9interruptEvEUlvE_EvRjjT_>
}
 8000840:	bf00      	nop
 8000842:	3708      	adds	r7, #8
 8000844:	46bd      	mov	sp, r7
 8000846:	bd80      	pop	{r7, pc}

08000848 <_ZN5Timer5startEm>:


void Timer::start(uint32_t ms){
 8000848:	b580      	push	{r7, lr}
 800084a:	b082      	sub	sp, #8
 800084c:	af00      	add	r7, sp, #0
 800084e:	6078      	str	r0, [r7, #4]
 8000850:	6039      	str	r1, [r7, #0]
   time_passed = 0;
 8000852:	687b      	ldr	r3, [r7, #4]
 8000854:	2200      	movs	r2, #0
 8000856:	609a      	str	r2, [r3, #8]
   time_set = ms;
 8000858:	687b      	ldr	r3, [r7, #4]
 800085a:	683a      	ldr	r2, [r7, #0]
 800085c:	60da      	str	r2, [r3, #12]
   subscribe();
 800085e:	687b      	ldr	r3, [r7, #4]
 8000860:	4618      	mov	r0, r3
 8000862:	f7ff ff5b 	bl	800071c <_ZN14TickSubscriber9subscribeEv>
}
 8000866:	bf00      	nop
 8000868:	3708      	adds	r7, #8
 800086a:	46bd      	mov	sp, r7
 800086c:	bd80      	pop	{r7, pc}

0800086e <_ZN5Timer5eventEv>:

bool Timer::event()
{
 800086e:	b480      	push	{r7}
 8000870:	b083      	sub	sp, #12
 8000872:	af00      	add	r7, sp, #0
 8000874:	6078      	str	r0, [r7, #4]
  if (time_passed >= time_set) {
 8000876:	687b      	ldr	r3, [r7, #4]
 8000878:	689a      	ldr	r2, [r3, #8]
 800087a:	687b      	ldr	r3, [r7, #4]
 800087c:	68db      	ldr	r3, [r3, #12]
 800087e:	429a      	cmp	r2, r3
 8000880:	bf2c      	ite	cs
 8000882:	2301      	movcs	r3, #1
 8000884:	2300      	movcc	r3, #0
 8000886:	b2db      	uxtb	r3, r3
 8000888:	2b00      	cmp	r3, #0
 800088a:	d004      	beq.n	8000896 <_ZN5Timer5eventEv+0x28>
      time_passed = 0;
 800088c:	687b      	ldr	r3, [r7, #4]
 800088e:	2200      	movs	r2, #0
 8000890:	609a      	str	r2, [r3, #8]
      return (true);
 8000892:	2301      	movs	r3, #1
 8000894:	e000      	b.n	8000898 <_ZN5Timer5eventEv+0x2a>
  } else {
    return (false);
 8000896:	2300      	movs	r3, #0
  }
}
 8000898:	4618      	mov	r0, r3
 800089a:	370c      	adds	r7, #12
 800089c:	46bd      	mov	sp, r7
 800089e:	bc80      	pop	{r7}
 80008a0:	4770      	bx	lr

080008a2 <_ZN5Timer4stopEv>:
        time_passed = 0;
        functor();
    }
}

void Timer::stop() {
 80008a2:	b580      	push	{r7, lr}
 80008a4:	b082      	sub	sp, #8
 80008a6:	af00      	add	r7, sp, #0
 80008a8:	6078      	str	r0, [r7, #4]
   time_passed = 0;
 80008aa:	687b      	ldr	r3, [r7, #4]
 80008ac:	2200      	movs	r2, #0
 80008ae:	609a      	str	r2, [r3, #8]
   unsubscribe();
 80008b0:	687b      	ldr	r3, [r7, #4]
 80008b2:	4618      	mov	r0, r3
 80008b4:	f7ff ff4c 	bl	8000750 <_ZN14TickSubscriber11unsubscribeEv>
}
 80008b8:	bf00      	nop
 80008ba:	3708      	adds	r7, #8
 80008bc:	46bd      	mov	sp, r7
 80008be:	bd80      	pop	{r7, pc}

080008c0 <_ZN5Timer4doneEv>:

bool     Timer::done()       { return time_passed >= time_set; }
 80008c0:	b480      	push	{r7}
 80008c2:	b083      	sub	sp, #12
 80008c4:	af00      	add	r7, sp, #0
 80008c6:	6078      	str	r0, [r7, #4]
 80008c8:	687b      	ldr	r3, [r7, #4]
 80008ca:	689a      	ldr	r2, [r3, #8]
 80008cc:	687b      	ldr	r3, [r7, #4]
 80008ce:	68db      	ldr	r3, [r3, #12]
 80008d0:	429a      	cmp	r2, r3
 80008d2:	bf2c      	ite	cs
 80008d4:	2301      	movcs	r3, #1
 80008d6:	2300      	movcc	r3, #0
 80008d8:	b2db      	uxtb	r3, r3
 80008da:	4618      	mov	r0, r3
 80008dc:	370c      	adds	r7, #12
 80008de:	46bd      	mov	sp, r7
 80008e0:	bc80      	pop	{r7}
 80008e2:	4770      	bx	lr

080008e4 <_ZN5Timer7isCountEv>:
void     Timer::pause()      { unsubscribe(); }
void     Timer::start()      { subscribe();  }
bool     Timer::isCount()    { return subscribed; }
 80008e4:	b480      	push	{r7}
 80008e6:	b083      	sub	sp, #12
 80008e8:	af00      	add	r7, sp, #0
 80008ea:	6078      	str	r0, [r7, #4]
 80008ec:	687b      	ldr	r3, [r7, #4]
 80008ee:	791b      	ldrb	r3, [r3, #4]
 80008f0:	4618      	mov	r0, r3
 80008f2:	370c      	adds	r7, #12
 80008f4:	46bd      	mov	sp, r7
 80008f6:	bc80      	pop	{r7}
 80008f8:	4770      	bx	lr

080008fa <_ZN5Timer10timePassedEv>:
uint32_t Timer::timePassed() { return time_passed; }
 80008fa:	b480      	push	{r7}
 80008fc:	b083      	sub	sp, #12
 80008fe:	af00      	add	r7, sp, #0
 8000900:	6078      	str	r0, [r7, #4]
 8000902:	687b      	ldr	r3, [r7, #4]
 8000904:	689b      	ldr	r3, [r3, #8]
 8000906:	4618      	mov	r0, r3
 8000908:	370c      	adds	r7, #12
 800090a:	46bd      	mov	sp, r7
 800090c:	bc80      	pop	{r7}
 800090e:	4770      	bx	lr

08000910 <_ZN3PinC1EP12GPIO_TypeDeft>:
	GPIO_TypeDef* port;
	uint16_t n;

public:

	Pin (GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin) {
 8000910:	b480      	push	{r7}
 8000912:	b085      	sub	sp, #20
 8000914:	af00      	add	r7, sp, #0
 8000916:	60f8      	str	r0, [r7, #12]
 8000918:	60b9      	str	r1, [r7, #8]
 800091a:	4613      	mov	r3, r2
 800091c:	80fb      	strh	r3, [r7, #6]
	    port = GPIOx;
 800091e:	68fb      	ldr	r3, [r7, #12]
 8000920:	68ba      	ldr	r2, [r7, #8]
 8000922:	601a      	str	r2, [r3, #0]
	    n = GPIO_Pin;
 8000924:	68fb      	ldr	r3, [r7, #12]
 8000926:	88fa      	ldrh	r2, [r7, #6]
 8000928:	809a      	strh	r2, [r3, #4]
	  }
 800092a:	68fb      	ldr	r3, [r7, #12]
 800092c:	4618      	mov	r0, r3
 800092e:	3714      	adds	r7, #20
 8000930:	46bd      	mov	sp, r7
 8000932:	bc80      	pop	{r7}
 8000934:	4770      	bx	lr

08000936 <_ZN3Pin3setEv>:

	  Pin(){}

	  void set()   {HAL_GPIO_WritePin(port, n, GPIO_PIN_SET);}
 8000936:	b580      	push	{r7, lr}
 8000938:	b082      	sub	sp, #8
 800093a:	af00      	add	r7, sp, #0
 800093c:	6078      	str	r0, [r7, #4]
 800093e:	687b      	ldr	r3, [r7, #4]
 8000940:	6818      	ldr	r0, [r3, #0]
 8000942:	687b      	ldr	r3, [r7, #4]
 8000944:	889b      	ldrh	r3, [r3, #4]
 8000946:	2201      	movs	r2, #1
 8000948:	4619      	mov	r1, r3
 800094a:	f004 fd46 	bl	80053da <HAL_GPIO_WritePin>
 800094e:	bf00      	nop
 8000950:	3708      	adds	r7, #8
 8000952:	46bd      	mov	sp, r7
 8000954:	bd80      	pop	{r7, pc}

08000956 <_ZN3Pin5clearEv>:
	  void clear() {HAL_GPIO_WritePin (port, n, GPIO_PIN_RESET);}
 8000956:	b580      	push	{r7, lr}
 8000958:	b082      	sub	sp, #8
 800095a:	af00      	add	r7, sp, #0
 800095c:	6078      	str	r0, [r7, #4]
 800095e:	687b      	ldr	r3, [r7, #4]
 8000960:	6818      	ldr	r0, [r3, #0]
 8000962:	687b      	ldr	r3, [r7, #4]
 8000964:	889b      	ldrh	r3, [r3, #4]
 8000966:	2200      	movs	r2, #0
 8000968:	4619      	mov	r1, r3
 800096a:	f004 fd36 	bl	80053da <HAL_GPIO_WritePin>
 800096e:	bf00      	nop
 8000970:	3708      	adds	r7, #8
 8000972:	46bd      	mov	sp, r7
 8000974:	bd80      	pop	{r7, pc}

08000976 <_ZN3Pin6is_setEv>:
	  bool is_set(){return HAL_GPIO_ReadPin(port, n);}
 8000976:	b580      	push	{r7, lr}
 8000978:	b082      	sub	sp, #8
 800097a:	af00      	add	r7, sp, #0
 800097c:	6078      	str	r0, [r7, #4]
 800097e:	687b      	ldr	r3, [r7, #4]
 8000980:	681a      	ldr	r2, [r3, #0]
 8000982:	687b      	ldr	r3, [r7, #4]
 8000984:	889b      	ldrh	r3, [r3, #4]
 8000986:	4619      	mov	r1, r3
 8000988:	4610      	mov	r0, r2
 800098a:	f004 fd0f 	bl	80053ac <HAL_GPIO_ReadPin>
 800098e:	4603      	mov	r3, r0
 8000990:	2b00      	cmp	r3, #0
 8000992:	bf14      	ite	ne
 8000994:	2301      	movne	r3, #1
 8000996:	2300      	moveq	r3, #0
 8000998:	b2db      	uxtb	r3, r3
 800099a:	4618      	mov	r0, r3
 800099c:	3708      	adds	r7, #8
 800099e:	46bd      	mov	sp, r7
 80009a0:	bd80      	pop	{r7, pc}

080009a2 <_ZN3PinaSEb>:

	  void toggle() {
		  HAL_GPIO_TogglePin(port, n);
	  }

	  bool operator=(bool v)
 80009a2:	b580      	push	{r7, lr}
 80009a4:	b082      	sub	sp, #8
 80009a6:	af00      	add	r7, sp, #0
 80009a8:	6078      	str	r0, [r7, #4]
 80009aa:	460b      	mov	r3, r1
 80009ac:	70fb      	strb	r3, [r7, #3]
	  {
	      v ? set() : clear();
 80009ae:	78fb      	ldrb	r3, [r7, #3]
 80009b0:	2b00      	cmp	r3, #0
 80009b2:	d003      	beq.n	80009bc <_ZN3PinaSEb+0x1a>
 80009b4:	6878      	ldr	r0, [r7, #4]
 80009b6:	f7ff ffbe 	bl	8000936 <_ZN3Pin3setEv>
 80009ba:	e002      	b.n	80009c2 <_ZN3PinaSEb+0x20>
 80009bc:	6878      	ldr	r0, [r7, #4]
 80009be:	f7ff ffca 	bl	8000956 <_ZN3Pin5clearEv>
	      return v;
 80009c2:	78fb      	ldrb	r3, [r7, #3]
	  }
 80009c4:	4618      	mov	r0, r3
 80009c6:	3708      	adds	r7, #8
 80009c8:	46bd      	mov	sp, r7
 80009ca:	bd80      	pop	{r7, pc}

080009cc <_ZN3PincvbEv>:
	  {
	     if (v)
	        toggle();
	  }

	  operator bool() {return is_set();}
 80009cc:	b580      	push	{r7, lr}
 80009ce:	b082      	sub	sp, #8
 80009d0:	af00      	add	r7, sp, #0
 80009d2:	6078      	str	r0, [r7, #4]
 80009d4:	6878      	ldr	r0, [r7, #4]
 80009d6:	f7ff ffce 	bl	8000976 <_ZN3Pin6is_setEv>
 80009da:	4603      	mov	r3, r0
 80009dc:	4618      	mov	r0, r3
 80009de:	3708      	adds	r7, #8
 80009e0:	46bd      	mov	sp, r7
 80009e2:	bd80      	pop	{r7, pc}

080009e4 <_ZN9Interrupt9subscribeEP12Interrupting>:
{
    Interrupting* pointer;

public:

    void subscribe(Interrupting* ps)
 80009e4:	b480      	push	{r7}
 80009e6:	b083      	sub	sp, #12
 80009e8:	af00      	add	r7, sp, #0
 80009ea:	6078      	str	r0, [r7, #4]
 80009ec:	6039      	str	r1, [r7, #0]
    {
      pointer = ps;
 80009ee:	687b      	ldr	r3, [r7, #4]
 80009f0:	683a      	ldr	r2, [r7, #0]
 80009f2:	601a      	str	r2, [r3, #0]
    }
 80009f4:	bf00      	nop
 80009f6:	370c      	adds	r7, #12
 80009f8:	46bd      	mov	sp, r7
 80009fa:	bc80      	pop	{r7}
 80009fc:	4770      	bx	lr

080009fe <_ZN9Interrupt9interruptEv>:

    void clear_subscribe() { pointer = 0; }

    void interrupt()
 80009fe:	b580      	push	{r7, lr}
 8000a00:	b082      	sub	sp, #8
 8000a02:	af00      	add	r7, sp, #0
 8000a04:	6078      	str	r0, [r7, #4]
    {
      pointer->interrupt();
 8000a06:	687b      	ldr	r3, [r7, #4]
 8000a08:	681a      	ldr	r2, [r3, #0]
 8000a0a:	687b      	ldr	r3, [r7, #4]
 8000a0c:	681b      	ldr	r3, [r3, #0]
 8000a0e:	681b      	ldr	r3, [r3, #0]
 8000a10:	681b      	ldr	r3, [r3, #0]
 8000a12:	4610      	mov	r0, r2
 8000a14:	4798      	blx	r3
    }
 8000a16:	bf00      	nop
 8000a18:	3708      	adds	r7, #8
 8000a1a:	46bd      	mov	sp, r7
 8000a1c:	bd80      	pop	{r7, pc}
	...

08000a20 <_ZN4ADC_13adc_interruptEv>:
	int16_t arr[4]{0};

	uint16_t max_current{16};
	uint8_t over_current{0};

	void adc_interrupt() {
 8000a20:	b580      	push	{r7, lr}
 8000a22:	b082      	sub	sp, #8
 8000a24:	af00      	add	r7, sp, #0
 8000a26:	6078      	str	r0, [r7, #4]
		HAL_ADC_Stop_DMA (&hadc1);
 8000a28:	4803      	ldr	r0, [pc, #12]	; (8000a38 <_ZN4ADC_13adc_interruptEv+0x18>)
 8000a2a:	f002 fed3 	bl	80037d4 <HAL_ADC_Stop_DMA>
	}
 8000a2e:	bf00      	nop
 8000a30:	3708      	adds	r7, #8
 8000a32:	46bd      	mov	sp, r7
 8000a34:	bd80      	pop	{r7, pc}
 8000a36:	bf00      	nop
 8000a38:	20000104 	.word	0x20000104

08000a3c <_ZN4ADC_22adc_injected_interruptEv>:

	void adc_injected_interrupt() {
 8000a3c:	b580      	push	{r7, lr}
 8000a3e:	b084      	sub	sp, #16
 8000a40:	af00      	add	r7, sp, #0
 8000a42:	6078      	str	r0, [r7, #4]

		HAL_ADCEx_InjectedStop_IT (&hadc2);
 8000a44:	484f      	ldr	r0, [pc, #316]	; (8000b84 <_ZN4ADC_22adc_injected_interruptEv+0x148>)
 8000a46:	f003 fa6b 	bl	8003f20 <HAL_ADCEx_InjectedStop_IT>

		if(not work) {
 8000a4a:	687b      	ldr	r3, [r7, #4]
 8000a4c:	f893 3031 	ldrb.w	r3, [r3, #49]	; 0x31
 8000a50:	f083 0301 	eor.w	r3, r3, #1
 8000a54:	b2db      	uxtb	r3, r3
 8000a56:	2b00      	cmp	r3, #0
 8000a58:	d043      	beq.n	8000ae2 <_ZN4ADC_22adc_injected_interruptEv+0xa6>
			arr_current_offset[j] = HAL_ADCEx_InjectedGetValue(&hadc2, CURRENT);
 8000a5a:	2100      	movs	r1, #0
 8000a5c:	4849      	ldr	r0, [pc, #292]	; (8000b84 <_ZN4ADC_22adc_injected_interruptEv+0x148>)
 8000a5e:	f003 faa9 	bl	8003fb4 <HAL_ADCEx_InjectedGetValue>
 8000a62:	4602      	mov	r2, r0
 8000a64:	687b      	ldr	r3, [r7, #4]
 8000a66:	f893 3030 	ldrb.w	r3, [r3, #48]	; 0x30
 8000a6a:	b211      	sxth	r1, r2
 8000a6c:	687a      	ldr	r2, [r7, #4]
 8000a6e:	3310      	adds	r3, #16
 8000a70:	005b      	lsls	r3, r3, #1
 8000a72:	4413      	add	r3, r2
 8000a74:	460a      	mov	r2, r1
 8000a76:	809a      	strh	r2, [r3, #4]
			offset_I = 0;
 8000a78:	687b      	ldr	r3, [r7, #4]
 8000a7a:	2200      	movs	r2, #0
 8000a7c:	f8a3 2054 	strh.w	r2, [r3, #84]	; 0x54
			for (auto i = 0; i < 4; i++) {
 8000a80:	2300      	movs	r3, #0
 8000a82:	60fb      	str	r3, [r7, #12]
 8000a84:	68fb      	ldr	r3, [r7, #12]
 8000a86:	2b03      	cmp	r3, #3
 8000a88:	dc15      	bgt.n	8000ab6 <_ZN4ADC_22adc_injected_interruptEv+0x7a>
				offset_I += arr_current_offset[i];
 8000a8a:	687b      	ldr	r3, [r7, #4]
 8000a8c:	f9b3 3054 	ldrsh.w	r3, [r3, #84]	; 0x54
 8000a90:	b29a      	uxth	r2, r3
 8000a92:	6879      	ldr	r1, [r7, #4]
 8000a94:	68fb      	ldr	r3, [r7, #12]
 8000a96:	3310      	adds	r3, #16
 8000a98:	005b      	lsls	r3, r3, #1
 8000a9a:	440b      	add	r3, r1
 8000a9c:	f9b3 3004 	ldrsh.w	r3, [r3, #4]
 8000aa0:	b29b      	uxth	r3, r3
 8000aa2:	4413      	add	r3, r2
 8000aa4:	b29b      	uxth	r3, r3
 8000aa6:	b21a      	sxth	r2, r3
 8000aa8:	687b      	ldr	r3, [r7, #4]
 8000aaa:	f8a3 2054 	strh.w	r2, [r3, #84]	; 0x54
			for (auto i = 0; i < 4; i++) {
 8000aae:	68fb      	ldr	r3, [r7, #12]
 8000ab0:	3301      	adds	r3, #1
 8000ab2:	60fb      	str	r3, [r7, #12]
 8000ab4:	e7e6      	b.n	8000a84 <_ZN4ADC_22adc_injected_interruptEv+0x48>
			}
			offset_I /= (4);
 8000ab6:	687b      	ldr	r3, [r7, #4]
 8000ab8:	f9b3 3054 	ldrsh.w	r3, [r3, #84]	; 0x54
 8000abc:	2b00      	cmp	r3, #0
 8000abe:	da00      	bge.n	8000ac2 <_ZN4ADC_22adc_injected_interruptEv+0x86>
 8000ac0:	3303      	adds	r3, #3
 8000ac2:	109b      	asrs	r3, r3, #2
 8000ac4:	b21a      	sxth	r2, r3
 8000ac6:	687b      	ldr	r3, [r7, #4]
 8000ac8:	f8a3 2054 	strh.w	r2, [r3, #84]	; 0x54
			over_current = 0;
 8000acc:	687b      	ldr	r3, [r7, #4]
 8000ace:	2200      	movs	r2, #0
 8000ad0:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
			new_current_value = 0;
 8000ad4:	687b      	ldr	r3, [r7, #4]
 8000ad6:	2200      	movs	r2, #0
 8000ad8:	85da      	strh	r2, [r3, #46]	; 0x2e
			current_value_ = 0;
 8000ada:	687b      	ldr	r3, [r7, #4]
 8000adc:	2200      	movs	r2, #0
 8000ade:	859a      	strh	r2, [r3, #44]	; 0x2c
 8000ae0:	e039      	b.n	8000b56 <_ZN4ADC_22adc_injected_interruptEv+0x11a>

		} else if (work) {
 8000ae2:	687b      	ldr	r3, [r7, #4]
 8000ae4:	f893 3031 	ldrb.w	r3, [r3, #49]	; 0x31
 8000ae8:	2b00      	cmp	r3, #0
 8000aea:	d034      	beq.n	8000b56 <_ZN4ADC_22adc_injected_interruptEv+0x11a>

			arr_current[j] = HAL_ADCEx_InjectedGetValue(&hadc2, CURRENT);
 8000aec:	2100      	movs	r1, #0
 8000aee:	4825      	ldr	r0, [pc, #148]	; (8000b84 <_ZN4ADC_22adc_injected_interruptEv+0x148>)
 8000af0:	f003 fa60 	bl	8003fb4 <HAL_ADCEx_InjectedGetValue>
 8000af4:	4602      	mov	r2, r0
 8000af6:	687b      	ldr	r3, [r7, #4]
 8000af8:	f893 3030 	ldrb.w	r3, [r3, #48]	; 0x30
 8000afc:	b211      	sxth	r1, r2
 8000afe:	687a      	ldr	r2, [r7, #4]
 8000b00:	330c      	adds	r3, #12
 8000b02:	005b      	lsls	r3, r3, #1
 8000b04:	4413      	add	r3, r2
 8000b06:	460a      	mov	r2, r1
 8000b08:	809a      	strh	r2, [r3, #4]

			new_current_value = abs(arr_current[j] - offset_I);
 8000b0a:	687b      	ldr	r3, [r7, #4]
 8000b0c:	f893 3030 	ldrb.w	r3, [r3, #48]	; 0x30
 8000b10:	687a      	ldr	r2, [r7, #4]
 8000b12:	330c      	adds	r3, #12
 8000b14:	005b      	lsls	r3, r3, #1
 8000b16:	4413      	add	r3, r2
 8000b18:	f9b3 3004 	ldrsh.w	r3, [r3, #4]
 8000b1c:	461a      	mov	r2, r3
 8000b1e:	687b      	ldr	r3, [r7, #4]
 8000b20:	f9b3 3054 	ldrsh.w	r3, [r3, #84]	; 0x54
 8000b24:	1ad3      	subs	r3, r2, r3
 8000b26:	2b00      	cmp	r3, #0
 8000b28:	bfb8      	it	lt
 8000b2a:	425b      	neglt	r3, r3
 8000b2c:	b21a      	sxth	r2, r3
 8000b2e:	687b      	ldr	r3, [r7, #4]
 8000b30:	85da      	strh	r2, [r3, #46]	; 0x2e
			current_value_ += (new_current_value - current_value_) * 10 / 40;
 8000b32:	687b      	ldr	r3, [r7, #4]
 8000b34:	8d9a      	ldrh	r2, [r3, #44]	; 0x2c
 8000b36:	687b      	ldr	r3, [r7, #4]
 8000b38:	f9b3 302e 	ldrsh.w	r3, [r3, #46]	; 0x2e
 8000b3c:	4619      	mov	r1, r3
 8000b3e:	687b      	ldr	r3, [r7, #4]
 8000b40:	8d9b      	ldrh	r3, [r3, #44]	; 0x2c
 8000b42:	1acb      	subs	r3, r1, r3
 8000b44:	2b00      	cmp	r3, #0
 8000b46:	da00      	bge.n	8000b4a <_ZN4ADC_22adc_injected_interruptEv+0x10e>
 8000b48:	3303      	adds	r3, #3
 8000b4a:	109b      	asrs	r3, r3, #2
 8000b4c:	b29b      	uxth	r3, r3
 8000b4e:	4413      	add	r3, r2
 8000b50:	b29a      	uxth	r2, r3
 8000b52:	687b      	ldr	r3, [r7, #4]
 8000b54:	859a      	strh	r2, [r3, #44]	; 0x2c
		}

		if (j < 3) j++;
 8000b56:	687b      	ldr	r3, [r7, #4]
 8000b58:	f893 3030 	ldrb.w	r3, [r3, #48]	; 0x30
 8000b5c:	2b02      	cmp	r3, #2
 8000b5e:	d808      	bhi.n	8000b72 <_ZN4ADC_22adc_injected_interruptEv+0x136>
 8000b60:	687b      	ldr	r3, [r7, #4]
 8000b62:	f893 3030 	ldrb.w	r3, [r3, #48]	; 0x30
 8000b66:	3301      	adds	r3, #1
 8000b68:	b2da      	uxtb	r2, r3
 8000b6a:	687b      	ldr	r3, [r7, #4]
 8000b6c:	f883 2030 	strb.w	r2, [r3, #48]	; 0x30
		else j = 0;
	}
 8000b70:	e003      	b.n	8000b7a <_ZN4ADC_22adc_injected_interruptEv+0x13e>
		else j = 0;
 8000b72:	687b      	ldr	r3, [r7, #4]
 8000b74:	2200      	movs	r2, #0
 8000b76:	f883 2030 	strb.w	r2, [r3, #48]	; 0x30
	}
 8000b7a:	bf00      	nop
 8000b7c:	3710      	adds	r7, #16
 8000b7e:	46bd      	mov	sp, r7
 8000b80:	bd80      	pop	{r7, pc}
 8000b82:	bf00      	nop
 8000b84:	20000134 	.word	0x20000134

08000b88 <_ZN12InterruptingC1Ev>:
struct Interrupting
 8000b88:	b480      	push	{r7}
 8000b8a:	b083      	sub	sp, #12
 8000b8c:	af00      	add	r7, sp, #0
 8000b8e:	6078      	str	r0, [r7, #4]
 8000b90:	4a04      	ldr	r2, [pc, #16]	; (8000ba4 <_ZN12InterruptingC1Ev+0x1c>)
 8000b92:	687b      	ldr	r3, [r7, #4]
 8000b94:	601a      	str	r2, [r3, #0]
 8000b96:	687b      	ldr	r3, [r7, #4]
 8000b98:	4618      	mov	r0, r3
 8000b9a:	370c      	adds	r7, #12
 8000b9c:	46bd      	mov	sp, r7
 8000b9e:	bc80      	pop	{r7}
 8000ba0:	4770      	bx	lr
 8000ba2:	bf00      	nop
 8000ba4:	08007f10 	.word	0x08007f10

08000ba8 <_ZN4ADC_13ADC_interruptC1ERS_>:

	using Parent = ADC_;

	struct ADC_interrupt : Interrupting {
		Parent &parent;
		ADC_interrupt(Parent &parent) :
 8000ba8:	b580      	push	{r7, lr}
 8000baa:	b082      	sub	sp, #8
 8000bac:	af00      	add	r7, sp, #0
 8000bae:	6078      	str	r0, [r7, #4]
 8000bb0:	6039      	str	r1, [r7, #0]
				parent(parent) {
 8000bb2:	687b      	ldr	r3, [r7, #4]
 8000bb4:	4618      	mov	r0, r3
 8000bb6:	f7ff ffe7 	bl	8000b88 <_ZN12InterruptingC1Ev>
 8000bba:	4a09      	ldr	r2, [pc, #36]	; (8000be0 <_ZN4ADC_13ADC_interruptC1ERS_+0x38>)
 8000bbc:	687b      	ldr	r3, [r7, #4]
 8000bbe:	601a      	str	r2, [r3, #0]
 8000bc0:	687b      	ldr	r3, [r7, #4]
 8000bc2:	683a      	ldr	r2, [r7, #0]
 8000bc4:	605a      	str	r2, [r3, #4]
			parent.adc_callback.subscribe(this);
 8000bc6:	683b      	ldr	r3, [r7, #0]
 8000bc8:	689b      	ldr	r3, [r3, #8]
 8000bca:	687a      	ldr	r2, [r7, #4]
 8000bcc:	4611      	mov	r1, r2
 8000bce:	4618      	mov	r0, r3
 8000bd0:	f7ff ff08 	bl	80009e4 <_ZN9Interrupt9subscribeEP12Interrupting>
		}
 8000bd4:	687b      	ldr	r3, [r7, #4]
 8000bd6:	4618      	mov	r0, r3
 8000bd8:	3708      	adds	r7, #8
 8000bda:	46bd      	mov	sp, r7
 8000bdc:	bd80      	pop	{r7, pc}
 8000bde:	bf00      	nop
 8000be0:	08007f04 	.word	0x08007f04

08000be4 <_ZN4ADC_13ADC_interrupt9interruptEv>:
		void interrupt() override {
 8000be4:	b580      	push	{r7, lr}
 8000be6:	b082      	sub	sp, #8
 8000be8:	af00      	add	r7, sp, #0
 8000bea:	6078      	str	r0, [r7, #4]
			parent.adc_interrupt();
 8000bec:	687b      	ldr	r3, [r7, #4]
 8000bee:	685b      	ldr	r3, [r3, #4]
 8000bf0:	4618      	mov	r0, r3
 8000bf2:	f7ff ff15 	bl	8000a20 <_ZN4ADC_13adc_interruptEv>
		}
 8000bf6:	bf00      	nop
 8000bf8:	3708      	adds	r7, #8
 8000bfa:	46bd      	mov	sp, r7
 8000bfc:	bd80      	pop	{r7, pc}
	...

08000c00 <_ZN4ADC_17ADC_INJ_interruptC1ERS_>:
	} adc_ { *this };

	struct ADC_INJ_interrupt : Interrupting {
		Parent &parent;
		ADC_INJ_interrupt(Parent &parent) :
 8000c00:	b580      	push	{r7, lr}
 8000c02:	b082      	sub	sp, #8
 8000c04:	af00      	add	r7, sp, #0
 8000c06:	6078      	str	r0, [r7, #4]
 8000c08:	6039      	str	r1, [r7, #0]
				parent(parent) {
 8000c0a:	687b      	ldr	r3, [r7, #4]
 8000c0c:	4618      	mov	r0, r3
 8000c0e:	f7ff ffbb 	bl	8000b88 <_ZN12InterruptingC1Ev>
 8000c12:	4a09      	ldr	r2, [pc, #36]	; (8000c38 <_ZN4ADC_17ADC_INJ_interruptC1ERS_+0x38>)
 8000c14:	687b      	ldr	r3, [r7, #4]
 8000c16:	601a      	str	r2, [r3, #0]
 8000c18:	687b      	ldr	r3, [r7, #4]
 8000c1a:	683a      	ldr	r2, [r7, #0]
 8000c1c:	605a      	str	r2, [r3, #4]
			parent.adc_injected_callback.subscribe(this);
 8000c1e:	683b      	ldr	r3, [r7, #0]
 8000c20:	68db      	ldr	r3, [r3, #12]
 8000c22:	687a      	ldr	r2, [r7, #4]
 8000c24:	4611      	mov	r1, r2
 8000c26:	4618      	mov	r0, r3
 8000c28:	f7ff fedc 	bl	80009e4 <_ZN9Interrupt9subscribeEP12Interrupting>
		}
 8000c2c:	687b      	ldr	r3, [r7, #4]
 8000c2e:	4618      	mov	r0, r3
 8000c30:	3708      	adds	r7, #8
 8000c32:	46bd      	mov	sp, r7
 8000c34:	bd80      	pop	{r7, pc}
 8000c36:	bf00      	nop
 8000c38:	08007ef8 	.word	0x08007ef8

08000c3c <_ZN4ADC_17ADC_INJ_interrupt9interruptEv>:
		void interrupt() override {
 8000c3c:	b580      	push	{r7, lr}
 8000c3e:	b082      	sub	sp, #8
 8000c40:	af00      	add	r7, sp, #0
 8000c42:	6078      	str	r0, [r7, #4]
			parent.adc_injected_interrupt();
 8000c44:	687b      	ldr	r3, [r7, #4]
 8000c46:	685b      	ldr	r3, [r3, #4]
 8000c48:	4618      	mov	r0, r3
 8000c4a:	f7ff fef7 	bl	8000a3c <_ZN4ADC_22adc_injected_interruptEv>
		}
 8000c4e:	bf00      	nop
 8000c50:	3708      	adds	r7, #8
 8000c52:	46bd      	mov	sp, r7
 8000c54:	bd80      	pop	{r7, pc}
	...

08000c58 <_ZN4ADC_C1ER9InterruptS1_ht>:
	} adc_injected_ { *this };

public:

	ADC_(Interrupt& adc_callback, Interrupt& adc_injected_callback, uint8_t qty_channel, uint16_t time_refresh)
 8000c58:	b580      	push	{r7, lr}
 8000c5a:	b084      	sub	sp, #16
 8000c5c:	af00      	add	r7, sp, #0
 8000c5e:	60f8      	str	r0, [r7, #12]
 8000c60:	60b9      	str	r1, [r7, #8]
 8000c62:	607a      	str	r2, [r7, #4]
 8000c64:	70fb      	strb	r3, [r7, #3]
    : adc_callback {adc_callback}
    , adc_injected_callback {adc_injected_callback}
    , qty_channel  {qty_channel}
    , time_refresh {time_refresh}
 8000c66:	68fb      	ldr	r3, [r7, #12]
 8000c68:	4618      	mov	r0, r3
 8000c6a:	f7ff fd97 	bl	800079c <_ZN14TickSubscriberC1Ev>
 8000c6e:	4a33      	ldr	r2, [pc, #204]	; (8000d3c <_ZN4ADC_C1ER9InterruptS1_ht+0xe4>)
 8000c70:	68fb      	ldr	r3, [r7, #12]
 8000c72:	601a      	str	r2, [r3, #0]
 8000c74:	68fb      	ldr	r3, [r7, #12]
 8000c76:	68ba      	ldr	r2, [r7, #8]
 8000c78:	609a      	str	r2, [r3, #8]
 8000c7a:	68fb      	ldr	r3, [r7, #12]
 8000c7c:	687a      	ldr	r2, [r7, #4]
 8000c7e:	60da      	str	r2, [r3, #12]
 8000c80:	68fb      	ldr	r3, [r7, #12]
 8000c82:	78fa      	ldrb	r2, [r7, #3]
 8000c84:	741a      	strb	r2, [r3, #16]
 8000c86:	68fb      	ldr	r3, [r7, #12]
 8000c88:	8b3a      	ldrh	r2, [r7, #24]
 8000c8a:	825a      	strh	r2, [r3, #18]
 8000c8c:	68fb      	ldr	r3, [r7, #12]
 8000c8e:	2200      	movs	r2, #0
 8000c90:	829a      	strh	r2, [r3, #20]
 8000c92:	68fb      	ldr	r3, [r7, #12]
 8000c94:	3316      	adds	r3, #22
 8000c96:	2200      	movs	r2, #0
 8000c98:	601a      	str	r2, [r3, #0]
 8000c9a:	809a      	strh	r2, [r3, #4]
 8000c9c:	68fb      	ldr	r3, [r7, #12]
 8000c9e:	331c      	adds	r3, #28
 8000ca0:	2200      	movs	r2, #0
 8000ca2:	601a      	str	r2, [r3, #0]
 8000ca4:	605a      	str	r2, [r3, #4]
 8000ca6:	68fb      	ldr	r3, [r7, #12]
 8000ca8:	3324      	adds	r3, #36	; 0x24
 8000caa:	2200      	movs	r2, #0
 8000cac:	601a      	str	r2, [r3, #0]
 8000cae:	605a      	str	r2, [r3, #4]
 8000cb0:	68fb      	ldr	r3, [r7, #12]
 8000cb2:	2200      	movs	r2, #0
 8000cb4:	859a      	strh	r2, [r3, #44]	; 0x2c
 8000cb6:	68fb      	ldr	r3, [r7, #12]
 8000cb8:	2200      	movs	r2, #0
 8000cba:	85da      	strh	r2, [r3, #46]	; 0x2e
 8000cbc:	68fb      	ldr	r3, [r7, #12]
 8000cbe:	2200      	movs	r2, #0
 8000cc0:	f883 2030 	strb.w	r2, [r3, #48]	; 0x30
 8000cc4:	68fb      	ldr	r3, [r7, #12]
 8000cc6:	2200      	movs	r2, #0
 8000cc8:	f883 2031 	strb.w	r2, [r3, #49]	; 0x31
 8000ccc:	68fb      	ldr	r3, [r7, #12]
 8000cce:	2200      	movs	r2, #0
 8000cd0:	f883 2032 	strb.w	r2, [r3, #50]	; 0x32
 8000cd4:	68fb      	ldr	r3, [r7, #12]
 8000cd6:	2200      	movs	r2, #0
 8000cd8:	f883 2033 	strb.w	r2, [r3, #51]	; 0x33
 8000cdc:	68fb      	ldr	r3, [r7, #12]
 8000cde:	2200      	movs	r2, #0
 8000ce0:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
 8000ce4:	68fb      	ldr	r3, [r7, #12]
 8000ce6:	3336      	adds	r3, #54	; 0x36
 8000ce8:	2200      	movs	r2, #0
 8000cea:	601a      	str	r2, [r3, #0]
 8000cec:	605a      	str	r2, [r3, #4]
 8000cee:	68fb      	ldr	r3, [r7, #12]
 8000cf0:	2210      	movs	r2, #16
 8000cf2:	87da      	strh	r2, [r3, #62]	; 0x3e
 8000cf4:	68fb      	ldr	r3, [r7, #12]
 8000cf6:	2200      	movs	r2, #0
 8000cf8:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 8000cfc:	68fb      	ldr	r3, [r7, #12]
 8000cfe:	3344      	adds	r3, #68	; 0x44
 8000d00:	68f9      	ldr	r1, [r7, #12]
 8000d02:	4618      	mov	r0, r3
 8000d04:	f7ff ff50 	bl	8000ba8 <_ZN4ADC_13ADC_interruptC1ERS_>
 8000d08:	68fb      	ldr	r3, [r7, #12]
 8000d0a:	334c      	adds	r3, #76	; 0x4c
 8000d0c:	68f9      	ldr	r1, [r7, #12]
 8000d0e:	4618      	mov	r0, r3
 8000d10:	f7ff ff76 	bl	8000c00 <_ZN4ADC_17ADC_INJ_interruptC1ERS_>
 8000d14:	68fb      	ldr	r3, [r7, #12]
 8000d16:	2200      	movs	r2, #0
 8000d18:	f8a3 2054 	strh.w	r2, [r3, #84]	; 0x54
	{
		subscribed = false;
 8000d1c:	68fb      	ldr	r3, [r7, #12]
 8000d1e:	2200      	movs	r2, #0
 8000d20:	711a      	strb	r2, [r3, #4]
		if (time_refresh > 0)
 8000d22:	8b3b      	ldrh	r3, [r7, #24]
 8000d24:	2b00      	cmp	r3, #0
 8000d26:	d003      	beq.n	8000d30 <_ZN4ADC_C1ER9InterruptS1_ht+0xd8>
		  subscribe();
 8000d28:	68fb      	ldr	r3, [r7, #12]
 8000d2a:	4618      	mov	r0, r3
 8000d2c:	f7ff fcf6 	bl	800071c <_ZN14TickSubscriber9subscribeEv>
	}
 8000d30:	68fb      	ldr	r3, [r7, #12]
 8000d32:	4618      	mov	r0, r3
 8000d34:	3710      	adds	r7, #16
 8000d36:	46bd      	mov	sp, r7
 8000d38:	bd80      	pop	{r7, pc}
 8000d3a:	bf00      	nop
 8000d3c:	08007eec 	.word	0x08007eec

08000d40 <_ZN4ADC_14measure_offsetEv>:

	int16_t offset_I{0};

	void measure_offset() {
 8000d40:	b480      	push	{r7}
 8000d42:	b083      	sub	sp, #12
 8000d44:	af00      	add	r7, sp, #0
 8000d46:	6078      	str	r0, [r7, #4]
		work = false;
 8000d48:	687b      	ldr	r3, [r7, #4]
 8000d4a:	2200      	movs	r2, #0
 8000d4c:	f883 2031 	strb.w	r2, [r3, #49]	; 0x31
	}
 8000d50:	bf00      	nop
 8000d52:	370c      	adds	r7, #12
 8000d54:	46bd      	mov	sp, r7
 8000d56:	bc80      	pop	{r7}
 8000d58:	4770      	bx	lr

08000d5a <_ZN4ADC_13measure_valueEv>:

	void measure_value() {
 8000d5a:	b480      	push	{r7}
 8000d5c:	b083      	sub	sp, #12
 8000d5e:	af00      	add	r7, sp, #0
 8000d60:	6078      	str	r0, [r7, #4]
		work = true;
 8000d62:	687b      	ldr	r3, [r7, #4]
 8000d64:	2201      	movs	r2, #1
 8000d66:	f883 2031 	strb.w	r2, [r3, #49]	; 0x31
	}
 8000d6a:	bf00      	nop
 8000d6c:	370c      	adds	r7, #12
 8000d6e:	46bd      	mov	sp, r7
 8000d70:	bc80      	pop	{r7}
 8000d72:	4770      	bx	lr

08000d74 <_ZN4ADC_ixEh>:

	uint16_t operator[](uint8_t i) {
 8000d74:	b480      	push	{r7}
 8000d76:	b083      	sub	sp, #12
 8000d78:	af00      	add	r7, sp, #0
 8000d7a:	6078      	str	r0, [r7, #4]
 8000d7c:	460b      	mov	r3, r1
 8000d7e:	70fb      	strb	r3, [r7, #3]
		return buffer[i];
 8000d80:	78fb      	ldrb	r3, [r7, #3]
 8000d82:	687a      	ldr	r2, [r7, #4]
 8000d84:	3308      	adds	r3, #8
 8000d86:	005b      	lsls	r3, r3, #1
 8000d88:	4413      	add	r3, r2
 8000d8a:	88db      	ldrh	r3, [r3, #6]
	}
 8000d8c:	4618      	mov	r0, r3
 8000d8e:	370c      	adds	r7, #12
 8000d90:	46bd      	mov	sp, r7
 8000d92:	bc80      	pop	{r7}
 8000d94:	4770      	bx	lr

08000d96 <_ZN4ADC_13current_valueEv>:

	uint16_t current_value() {
 8000d96:	b480      	push	{r7}
 8000d98:	b083      	sub	sp, #12
 8000d9a:	af00      	add	r7, sp, #0
 8000d9c:	6078      	str	r0, [r7, #4]
		if (work)
 8000d9e:	687b      	ldr	r3, [r7, #4]
 8000da0:	f893 3031 	ldrb.w	r3, [r3, #49]	; 0x31
 8000da4:	2b00      	cmp	r3, #0
 8000da6:	d002      	beq.n	8000dae <_ZN4ADC_13current_valueEv+0x18>
		return current_value_;
 8000da8:	687b      	ldr	r3, [r7, #4]
 8000daa:	8d9b      	ldrh	r3, [r3, #44]	; 0x2c
 8000dac:	e000      	b.n	8000db0 <_ZN4ADC_13current_valueEv+0x1a>
		else return 0;
 8000dae:	2300      	movs	r3, #0
	}
 8000db0:	4618      	mov	r0, r3
 8000db2:	370c      	adds	r7, #12
 8000db4:	46bd      	mov	sp, r7
 8000db6:	bc80      	pop	{r7}
 8000db8:	4770      	bx	lr
	...

08000dbc <_ZN4ADC_6notifyEv>:
	bool is_error(){return error;}
	void reset_error(){error = false;}
	bool is_over_s(){return over_cur;}
	void reset_over_s(){over_cur = false;}

	void notify(){
 8000dbc:	b580      	push	{r7, lr}
 8000dbe:	b082      	sub	sp, #8
 8000dc0:	af00      	add	r7, sp, #0
 8000dc2:	6078      	str	r0, [r7, #4]
		if (time++ >= time_refresh) {
 8000dc4:	687b      	ldr	r3, [r7, #4]
 8000dc6:	8a9b      	ldrh	r3, [r3, #20]
 8000dc8:	1c5a      	adds	r2, r3, #1
 8000dca:	b291      	uxth	r1, r2
 8000dcc:	687a      	ldr	r2, [r7, #4]
 8000dce:	8291      	strh	r1, [r2, #20]
 8000dd0:	687a      	ldr	r2, [r7, #4]
 8000dd2:	8a52      	ldrh	r2, [r2, #18]
 8000dd4:	4293      	cmp	r3, r2
 8000dd6:	bf2c      	ite	cs
 8000dd8:	2301      	movcs	r3, #1
 8000dda:	2300      	movcc	r3, #0
 8000ddc:	b2db      	uxtb	r3, r3
 8000dde:	2b00      	cmp	r3, #0
 8000de0:	d00b      	beq.n	8000dfa <_ZN4ADC_6notifyEv+0x3e>
		   time = 0;
 8000de2:	687b      	ldr	r3, [r7, #4]
 8000de4:	2200      	movs	r2, #0
 8000de6:	829a      	strh	r2, [r3, #20]
		   HAL_ADC_Start_DMA(&hadc1, (uint32_t*)buffer, qty_channel);
 8000de8:	687b      	ldr	r3, [r7, #4]
 8000dea:	f103 0116 	add.w	r1, r3, #22
 8000dee:	687b      	ldr	r3, [r7, #4]
 8000df0:	7c1b      	ldrb	r3, [r3, #16]
 8000df2:	461a      	mov	r2, r3
 8000df4:	480d      	ldr	r0, [pc, #52]	; (8000e2c <_ZN4ADC_6notifyEv+0x70>)
 8000df6:	f002 fc0f 	bl	8003618 <HAL_ADC_Start_DMA>
		}
		if( not time % 10 and not work)
 8000dfa:	687b      	ldr	r3, [r7, #4]
 8000dfc:	8a9b      	ldrh	r3, [r3, #20]
 8000dfe:	2b00      	cmp	r3, #0
 8000e00:	bf0c      	ite	eq
 8000e02:	2301      	moveq	r3, #1
 8000e04:	2300      	movne	r3, #0
 8000e06:	b2db      	uxtb	r3, r3
 8000e08:	2b00      	cmp	r3, #0
 8000e0a:	d00a      	beq.n	8000e22 <_ZN4ADC_6notifyEv+0x66>
 8000e0c:	687b      	ldr	r3, [r7, #4]
 8000e0e:	f893 3031 	ldrb.w	r3, [r3, #49]	; 0x31
 8000e12:	f083 0301 	eor.w	r3, r3, #1
 8000e16:	b2db      	uxtb	r3, r3
 8000e18:	2b00      	cmp	r3, #0
 8000e1a:	d002      	beq.n	8000e22 <_ZN4ADC_6notifyEv+0x66>
			HAL_ADCEx_InjectedStart_IT(&hadc2);
 8000e1c:	4804      	ldr	r0, [pc, #16]	; (8000e30 <_ZN4ADC_6notifyEv+0x74>)
 8000e1e:	f002 fff1 	bl	8003e04 <HAL_ADCEx_InjectedStart_IT>
	}
 8000e22:	bf00      	nop
 8000e24:	3708      	adds	r7, #8
 8000e26:	46bd      	mov	sp, r7
 8000e28:	bd80      	pop	{r7, pc}
 8000e2a:	bf00      	nop
 8000e2c:	20000104 	.word	0x20000104
 8000e30:	20000134 	.word	0x20000134

08000e34 <HAL_ADC_ConvCpltCallback>:
};

Interrupt adc_callback;
Interrupt adc_injected_callback;

void HAL_ADC_ConvCpltCallback(ADC_HandleTypeDef * hadc){
 8000e34:	b580      	push	{r7, lr}
 8000e36:	b082      	sub	sp, #8
 8000e38:	af00      	add	r7, sp, #0
 8000e3a:	6078      	str	r0, [r7, #4]
	if(hadc->Instance == ADC1) //check if the interrupt comes from ACD1
 8000e3c:	687b      	ldr	r3, [r7, #4]
 8000e3e:	681b      	ldr	r3, [r3, #0]
 8000e40:	4a04      	ldr	r2, [pc, #16]	; (8000e54 <HAL_ADC_ConvCpltCallback+0x20>)
 8000e42:	4293      	cmp	r3, r2
 8000e44:	d102      	bne.n	8000e4c <HAL_ADC_ConvCpltCallback+0x18>
	{
		adc_callback.interrupt();
 8000e46:	4804      	ldr	r0, [pc, #16]	; (8000e58 <HAL_ADC_ConvCpltCallback+0x24>)
 8000e48:	f7ff fdd9 	bl	80009fe <_ZN9Interrupt9interruptEv>
	}
}
 8000e4c:	bf00      	nop
 8000e4e:	3708      	adds	r7, #8
 8000e50:	46bd      	mov	sp, r7
 8000e52:	bd80      	pop	{r7, pc}
 8000e54:	40012400 	.word	0x40012400
 8000e58:	20000330 	.word	0x20000330

08000e5c <HAL_ADCEx_InjectedConvCpltCallback>:

void HAL_ADCEx_InjectedConvCpltCallback(ADC_HandleTypeDef* hadc){
 8000e5c:	b580      	push	{r7, lr}
 8000e5e:	b082      	sub	sp, #8
 8000e60:	af00      	add	r7, sp, #0
 8000e62:	6078      	str	r0, [r7, #4]
	if(hadc->Instance == ADC2) //check if the interrupt comes from ACD2
 8000e64:	687b      	ldr	r3, [r7, #4]
 8000e66:	681b      	ldr	r3, [r3, #0]
 8000e68:	4a04      	ldr	r2, [pc, #16]	; (8000e7c <HAL_ADCEx_InjectedConvCpltCallback+0x20>)
 8000e6a:	4293      	cmp	r3, r2
 8000e6c:	d102      	bne.n	8000e74 <HAL_ADCEx_InjectedConvCpltCallback+0x18>
	{
		adc_injected_callback.interrupt();
 8000e6e:	4804      	ldr	r0, [pc, #16]	; (8000e80 <HAL_ADCEx_InjectedConvCpltCallback+0x24>)
 8000e70:	f7ff fdc5 	bl	80009fe <_ZN9Interrupt9interruptEv>
	}
}
 8000e74:	bf00      	nop
 8000e76:	3708      	adds	r7, #8
 8000e78:	46bd      	mov	sp, r7
 8000e7a:	bd80      	pop	{r7, pc}
 8000e7c:	40012800 	.word	0x40012800
 8000e80:	20000334 	.word	0x20000334

08000e84 <HAL_UART_TxCpltCallback>:

Interrupt interrupt_dma;
Interrupt interrupt_uart;


void HAL_UART_TxCpltCallback(UART_HandleTypeDef *huart) {
 8000e84:	b580      	push	{r7, lr}
 8000e86:	b082      	sub	sp, #8
 8000e88:	af00      	add	r7, sp, #0
 8000e8a:	6078      	str	r0, [r7, #4]
	if (huart->Instance == USART3) {
 8000e8c:	687b      	ldr	r3, [r7, #4]
 8000e8e:	681b      	ldr	r3, [r3, #0]
 8000e90:	4a04      	ldr	r2, [pc, #16]	; (8000ea4 <HAL_UART_TxCpltCallback+0x20>)
 8000e92:	4293      	cmp	r3, r2
 8000e94:	d102      	bne.n	8000e9c <HAL_UART_TxCpltCallback+0x18>
		interrupt_dma.interrupt();
 8000e96:	4804      	ldr	r0, [pc, #16]	; (8000ea8 <HAL_UART_TxCpltCallback+0x24>)
 8000e98:	f7ff fdb1 	bl	80009fe <_ZN9Interrupt9interruptEv>
	}
}
 8000e9c:	bf00      	nop
 8000e9e:	3708      	adds	r7, #8
 8000ea0:	46bd      	mov	sp, r7
 8000ea2:	bd80      	pop	{r7, pc}
 8000ea4:	40004800 	.word	0x40004800
 8000ea8:	20000338 	.word	0x20000338

08000eac <HAL_UARTEx_RxEventCallback>:

void HAL_UARTEx_RxEventCallback(UART_HandleTypeDef *huart, uint16_t Size) {
 8000eac:	b580      	push	{r7, lr}
 8000eae:	b082      	sub	sp, #8
 8000eb0:	af00      	add	r7, sp, #0
 8000eb2:	6078      	str	r0, [r7, #4]
 8000eb4:	460b      	mov	r3, r1
 8000eb6:	807b      	strh	r3, [r7, #2]
	if (huart->Instance == USART3) {
 8000eb8:	687b      	ldr	r3, [r7, #4]
 8000eba:	681b      	ldr	r3, [r3, #0]
 8000ebc:	4a04      	ldr	r2, [pc, #16]	; (8000ed0 <HAL_UARTEx_RxEventCallback+0x24>)
 8000ebe:	4293      	cmp	r3, r2
 8000ec0:	d102      	bne.n	8000ec8 <HAL_UARTEx_RxEventCallback+0x1c>
		interrupt_uart.interrupt();
 8000ec2:	4804      	ldr	r0, [pc, #16]	; (8000ed4 <HAL_UARTEx_RxEventCallback+0x28>)
 8000ec4:	f7ff fd9b 	bl	80009fe <_ZN9Interrupt9interruptEv>
	}
}
 8000ec8:	bf00      	nop
 8000eca:	3708      	adds	r7, #8
 8000ecc:	46bd      	mov	sp, r7
 8000ece:	bd80      	pop	{r7, pc}
 8000ed0:	40004800 	.word	0x40004800
 8000ed4:	2000033c 	.word	0x2000033c

08000ed8 <_ZN9Convertor14TIM3_interruptC1ERS_>:

	using Parent = Convertor;

	struct TIM3_interrupt: Interrupting {
		Parent &parent;
		TIM3_interrupt(Parent &parent) :
 8000ed8:	b580      	push	{r7, lr}
 8000eda:	b082      	sub	sp, #8
 8000edc:	af00      	add	r7, sp, #0
 8000ede:	6078      	str	r0, [r7, #4]
 8000ee0:	6039      	str	r1, [r7, #0]
				parent(parent) {
 8000ee2:	687b      	ldr	r3, [r7, #4]
 8000ee4:	4618      	mov	r0, r3
 8000ee6:	f7ff fe4f 	bl	8000b88 <_ZN12InterruptingC1Ev>
 8000eea:	4a09      	ldr	r2, [pc, #36]	; (8000f10 <_ZN9Convertor14TIM3_interruptC1ERS_+0x38>)
 8000eec:	687b      	ldr	r3, [r7, #4]
 8000eee:	601a      	str	r2, [r3, #0]
 8000ef0:	687b      	ldr	r3, [r7, #4]
 8000ef2:	683a      	ldr	r2, [r7, #0]
 8000ef4:	605a      	str	r2, [r3, #4]
			parent.period_callback.subscribe(this);
 8000ef6:	683b      	ldr	r3, [r7, #0]
 8000ef8:	685b      	ldr	r3, [r3, #4]
 8000efa:	687a      	ldr	r2, [r7, #4]
 8000efc:	4611      	mov	r1, r2
 8000efe:	4618      	mov	r0, r3
 8000f00:	f7ff fd70 	bl	80009e4 <_ZN9Interrupt9subscribeEP12Interrupting>
		}
 8000f04:	687b      	ldr	r3, [r7, #4]
 8000f06:	4618      	mov	r0, r3
 8000f08:	3708      	adds	r7, #8
 8000f0a:	46bd      	mov	sp, r7
 8000f0c:	bd80      	pop	{r7, pc}
 8000f0e:	bf00      	nop
 8000f10:	08007ee0 	.word	0x08007ee0

08000f14 <_ZN9Convertor14TIM3_interrupt9interruptEv>:
		void interrupt() override {
 8000f14:	b580      	push	{r7, lr}
 8000f16:	b082      	sub	sp, #8
 8000f18:	af00      	add	r7, sp, #0
 8000f1a:	6078      	str	r0, [r7, #4]
			parent.period_interrupt();
 8000f1c:	687b      	ldr	r3, [r7, #4]
 8000f1e:	685b      	ldr	r3, [r3, #4]
 8000f20:	4618      	mov	r0, r3
 8000f22:	f000 f85d 	bl	8000fe0 <_ZN9Convertor16period_interruptEv>
		}
 8000f26:	bf00      	nop
 8000f28:	3708      	adds	r7, #8
 8000f2a:	46bd      	mov	sp, r7
 8000f2c:	bd80      	pop	{r7, pc}
	...

08000f30 <_ZN9Convertor24adc_comparator_interruptC1ERS_>:
	} tim3_interrupt { *this };

	struct adc_comparator_interrupt: Interrupting {
		Parent &parent;
		adc_comparator_interrupt(Parent &parent) :
 8000f30:	b580      	push	{r7, lr}
 8000f32:	b082      	sub	sp, #8
 8000f34:	af00      	add	r7, sp, #0
 8000f36:	6078      	str	r0, [r7, #4]
 8000f38:	6039      	str	r1, [r7, #0]
				parent(parent) {
 8000f3a:	687b      	ldr	r3, [r7, #4]
 8000f3c:	4618      	mov	r0, r3
 8000f3e:	f7ff fe23 	bl	8000b88 <_ZN12InterruptingC1Ev>
 8000f42:	4a09      	ldr	r2, [pc, #36]	; (8000f68 <_ZN9Convertor24adc_comparator_interruptC1ERS_+0x38>)
 8000f44:	687b      	ldr	r3, [r7, #4]
 8000f46:	601a      	str	r2, [r3, #0]
 8000f48:	687b      	ldr	r3, [r7, #4]
 8000f4a:	683a      	ldr	r2, [r7, #0]
 8000f4c:	605a      	str	r2, [r3, #4]
			parent.adc_comparator_callback.subscribe(this);
 8000f4e:	683b      	ldr	r3, [r7, #0]
 8000f50:	689b      	ldr	r3, [r3, #8]
 8000f52:	687a      	ldr	r2, [r7, #4]
 8000f54:	4611      	mov	r1, r2
 8000f56:	4618      	mov	r0, r3
 8000f58:	f7ff fd44 	bl	80009e4 <_ZN9Interrupt9subscribeEP12Interrupting>
		}
 8000f5c:	687b      	ldr	r3, [r7, #4]
 8000f5e:	4618      	mov	r0, r3
 8000f60:	3708      	adds	r7, #8
 8000f62:	46bd      	mov	sp, r7
 8000f64:	bd80      	pop	{r7, pc}
 8000f66:	bf00      	nop
 8000f68:	08007ed4 	.word	0x08007ed4

08000f6c <_ZN9Convertor24adc_comparator_interrupt9interruptEv>:
		void interrupt() override {
 8000f6c:	b580      	push	{r7, lr}
 8000f6e:	b082      	sub	sp, #8
 8000f70:	af00      	add	r7, sp, #0
 8000f72:	6078      	str	r0, [r7, #4]
			parent.comparator_interrupt();
 8000f74:	687b      	ldr	r3, [r7, #4]
 8000f76:	685b      	ldr	r3, [r3, #4]
 8000f78:	4618      	mov	r0, r3
 8000f7a:	f000 f83f 	bl	8000ffc <_ZN9Convertor20comparator_interruptEv>
		}
 8000f7e:	bf00      	nop
 8000f80:	3708      	adds	r7, #8
 8000f82:	46bd      	mov	sp, r7
 8000f84:	bd80      	pop	{r7, pc}
	...

08000f88 <_ZN9Convertor17Holla_1_interruptC1ERS_>:
	} adc_comparator_ { *this };

	struct Holla_1_interrupt: Interrupting {
		Parent &parent;
		Holla_1_interrupt(Parent &parent) :
 8000f88:	b580      	push	{r7, lr}
 8000f8a:	b082      	sub	sp, #8
 8000f8c:	af00      	add	r7, sp, #0
 8000f8e:	6078      	str	r0, [r7, #4]
 8000f90:	6039      	str	r1, [r7, #0]
				parent(parent) {
 8000f92:	687b      	ldr	r3, [r7, #4]
 8000f94:	4618      	mov	r0, r3
 8000f96:	f7ff fdf7 	bl	8000b88 <_ZN12InterruptingC1Ev>
 8000f9a:	4a09      	ldr	r2, [pc, #36]	; (8000fc0 <_ZN9Convertor17Holla_1_interruptC1ERS_+0x38>)
 8000f9c:	687b      	ldr	r3, [r7, #4]
 8000f9e:	601a      	str	r2, [r3, #0]
 8000fa0:	687b      	ldr	r3, [r7, #4]
 8000fa2:	683a      	ldr	r2, [r7, #0]
 8000fa4:	605a      	str	r2, [r3, #4]
			parent.ext_holla_1_callback.subscribe(this);
 8000fa6:	683b      	ldr	r3, [r7, #0]
 8000fa8:	68db      	ldr	r3, [r3, #12]
 8000faa:	687a      	ldr	r2, [r7, #4]
 8000fac:	4611      	mov	r1, r2
 8000fae:	4618      	mov	r0, r3
 8000fb0:	f7ff fd18 	bl	80009e4 <_ZN9Interrupt9subscribeEP12Interrupting>
		}
 8000fb4:	687b      	ldr	r3, [r7, #4]
 8000fb6:	4618      	mov	r0, r3
 8000fb8:	3708      	adds	r7, #8
 8000fba:	46bd      	mov	sp, r7
 8000fbc:	bd80      	pop	{r7, pc}
 8000fbe:	bf00      	nop
 8000fc0:	08007ec8 	.word	0x08007ec8

08000fc4 <_ZN9Convertor17Holla_1_interrupt9interruptEv>:
		void interrupt() override {
 8000fc4:	b580      	push	{r7, lr}
 8000fc6:	b082      	sub	sp, #8
 8000fc8:	af00      	add	r7, sp, #0
 8000fca:	6078      	str	r0, [r7, #4]
			parent.holla_1_callback();
 8000fcc:	687b      	ldr	r3, [r7, #4]
 8000fce:	685b      	ldr	r3, [r3, #4]
 8000fd0:	4618      	mov	r0, r3
 8000fd2:	f000 f81d 	bl	8001010 <_ZN9Convertor16holla_1_callbackEv>
		}
 8000fd6:	bf00      	nop
 8000fd8:	3708      	adds	r7, #8
 8000fda:	46bd      	mov	sp, r7
 8000fdc:	bd80      	pop	{r7, pc}
	...

08000fe0 <_ZN9Convertor16period_interruptEv>:
	} holla_1_interrupt_ { *this };

	void period_interrupt(){
 8000fe0:	b580      	push	{r7, lr}
 8000fe2:	b082      	sub	sp, #8
 8000fe4:	af00      	add	r7, sp, #0
 8000fe6:	6078      	str	r0, [r7, #4]

		HAL_ADCEx_InjectedStart_IT(&hadc2);
 8000fe8:	4803      	ldr	r0, [pc, #12]	; (8000ff8 <_ZN9Convertor16period_interruptEv+0x18>)
 8000fea:	f002 ff0b 	bl	8003e04 <HAL_ADCEx_InjectedStart_IT>
	}
 8000fee:	bf00      	nop
 8000ff0:	3708      	adds	r7, #8
 8000ff2:	46bd      	mov	sp, r7
 8000ff4:	bd80      	pop	{r7, pc}
 8000ff6:	bf00      	nop
 8000ff8:	20000134 	.word	0x20000134

08000ffc <_ZN9Convertor20comparator_interruptEv>:

	void comparator_interrupt() {
 8000ffc:	b480      	push	{r7}
 8000ffe:	b083      	sub	sp, #12
 8001000:	af00      	add	r7, sp, #0
 8001002:	6078      	str	r0, [r7, #4]

	}
 8001004:	bf00      	nop
 8001006:	370c      	adds	r7, #12
 8001008:	46bd      	mov	sp, r7
 800100a:	bc80      	pop	{r7}
 800100c:	4770      	bx	lr
	...

08001010 <_ZN9Convertor16holla_1_callbackEv>:

	void holla_1_callback(){
 8001010:	b590      	push	{r4, r7, lr}
 8001012:	b083      	sub	sp, #12
 8001014:	af00      	add	r7, sp, #0
 8001016:	6078      	str	r0, [r7, #4]
		hallpos = ((HAL_GPIO_ReadPin(GPIOC, holla_1_Pin) << 2) | (HAL_GPIO_ReadPin(GPIOB, holla_2_Pin) << 1) | HAL_GPIO_ReadPin(GPIOB, holla_3_Pin));
 8001018:	2120      	movs	r1, #32
 800101a:	48aa      	ldr	r0, [pc, #680]	; (80012c4 <_ZN9Convertor16holla_1_callbackEv+0x2b4>)
 800101c:	f004 f9c6 	bl	80053ac <HAL_GPIO_ReadPin>
 8001020:	4603      	mov	r3, r0
 8001022:	009b      	lsls	r3, r3, #2
 8001024:	b25c      	sxtb	r4, r3
 8001026:	2101      	movs	r1, #1
 8001028:	48a7      	ldr	r0, [pc, #668]	; (80012c8 <_ZN9Convertor16holla_1_callbackEv+0x2b8>)
 800102a:	f004 f9bf 	bl	80053ac <HAL_GPIO_ReadPin>
 800102e:	4603      	mov	r3, r0
 8001030:	005b      	lsls	r3, r3, #1
 8001032:	b25b      	sxtb	r3, r3
 8001034:	4323      	orrs	r3, r4
 8001036:	b25c      	sxtb	r4, r3
 8001038:	2102      	movs	r1, #2
 800103a:	48a3      	ldr	r0, [pc, #652]	; (80012c8 <_ZN9Convertor16holla_1_callbackEv+0x2b8>)
 800103c:	f004 f9b6 	bl	80053ac <HAL_GPIO_ReadPin>
 8001040:	4603      	mov	r3, r0
 8001042:	b25b      	sxtb	r3, r3
 8001044:	4323      	orrs	r3, r4
 8001046:	b25b      	sxtb	r3, r3
 8001048:	b2da      	uxtb	r2, r3
 800104a:	687b      	ldr	r3, [r7, #4]
 800104c:	f883 2028 	strb.w	r2, [r3, #40]	; 0x28

		switch (hallpos) {
 8001050:	687b      	ldr	r3, [r7, #4]
 8001052:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 8001056:	3b01      	subs	r3, #1
 8001058:	2b05      	cmp	r3, #5
 800105a:	f200 8144 	bhi.w	80012e6 <_ZN9Convertor16holla_1_callbackEv+0x2d6>
 800105e:	a201      	add	r2, pc, #4	; (adr r2, 8001064 <_ZN9Convertor16holla_1_callbackEv+0x54>)
 8001060:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8001064:	0800119d 	.word	0x0800119d
 8001068:	080010dd 	.word	0x080010dd
 800106c:	0800113d 	.word	0x0800113d
 8001070:	0800127b 	.word	0x0800127b
 8001074:	080011fd 	.word	0x080011fd
 8001078:	0800107d 	.word	0x0800107d
		case 6:
			TIM1->CCR1 = 0;
 800107c:	4b93      	ldr	r3, [pc, #588]	; (80012cc <_ZN9Convertor16holla_1_callbackEv+0x2bc>)
 800107e:	2200      	movs	r2, #0
 8001080:	635a      	str	r2, [r3, #52]	; 0x34
			phase_a_low = false;
 8001082:	687b      	ldr	r3, [r7, #4]
 8001084:	69db      	ldr	r3, [r3, #28]
 8001086:	2100      	movs	r1, #0
 8001088:	4618      	mov	r0, r3
 800108a:	f7ff fc8a 	bl	80009a2 <_ZN3PinaSEb>
			if (not reverse) {
 800108e:	687b      	ldr	r3, [r7, #4]
 8001090:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 8001094:	f083 0301 	eor.w	r3, r3, #1
 8001098:	b2db      	uxtb	r3, r3
 800109a:	2b00      	cmp	r3, #0
 800109c:	d013      	beq.n	80010c6 <_ZN9Convertor16holla_1_callbackEv+0xb6>
				TIM1->CCR3 = 0;
 800109e:	4b8b      	ldr	r3, [pc, #556]	; (80012cc <_ZN9Convertor16holla_1_callbackEv+0x2bc>)
 80010a0:	2200      	movs	r2, #0
 80010a2:	63da      	str	r2, [r3, #60]	; 0x3c
				phase_b_low = false;
 80010a4:	687b      	ldr	r3, [r7, #4]
 80010a6:	6a1b      	ldr	r3, [r3, #32]
 80010a8:	2100      	movs	r1, #0
 80010aa:	4618      	mov	r0, r3
 80010ac:	f7ff fc79 	bl	80009a2 <_ZN3PinaSEb>
				phase_c_low = true;
 80010b0:	687b      	ldr	r3, [r7, #4]
 80010b2:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80010b4:	2101      	movs	r1, #1
 80010b6:	4618      	mov	r0, r3
 80010b8:	f7ff fc73 	bl	80009a2 <_ZN3PinaSEb>
				TIM1->CCR2 = duty_cycle;
 80010bc:	687b      	ldr	r3, [r7, #4]
 80010be:	8e5a      	ldrh	r2, [r3, #50]	; 0x32
 80010c0:	4b82      	ldr	r3, [pc, #520]	; (80012cc <_ZN9Convertor16holla_1_callbackEv+0x2bc>)
 80010c2:	639a      	str	r2, [r3, #56]	; 0x38
			} else {
				phase_b_low = true;
				TIM1->CCR3 = duty_cycle;
			}
			break;
 80010c4:	e10f      	b.n	80012e6 <_ZN9Convertor16holla_1_callbackEv+0x2d6>
				phase_b_low = true;
 80010c6:	687b      	ldr	r3, [r7, #4]
 80010c8:	6a1b      	ldr	r3, [r3, #32]
 80010ca:	2101      	movs	r1, #1
 80010cc:	4618      	mov	r0, r3
 80010ce:	f7ff fc68 	bl	80009a2 <_ZN3PinaSEb>
				TIM1->CCR3 = duty_cycle;
 80010d2:	687b      	ldr	r3, [r7, #4]
 80010d4:	8e5a      	ldrh	r2, [r3, #50]	; 0x32
 80010d6:	4b7d      	ldr	r3, [pc, #500]	; (80012cc <_ZN9Convertor16holla_1_callbackEv+0x2bc>)
 80010d8:	63da      	str	r2, [r3, #60]	; 0x3c
			break;
 80010da:	e104      	b.n	80012e6 <_ZN9Convertor16holla_1_callbackEv+0x2d6>
		case 2:
			TIM1->CCR3 = 0;
 80010dc:	4b7b      	ldr	r3, [pc, #492]	; (80012cc <_ZN9Convertor16holla_1_callbackEv+0x2bc>)
 80010de:	2200      	movs	r2, #0
 80010e0:	63da      	str	r2, [r3, #60]	; 0x3c
			phase_c_low = false;
 80010e2:	687b      	ldr	r3, [r7, #4]
 80010e4:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80010e6:	2100      	movs	r1, #0
 80010e8:	4618      	mov	r0, r3
 80010ea:	f7ff fc5a 	bl	80009a2 <_ZN3PinaSEb>
			if (not reverse) {
 80010ee:	687b      	ldr	r3, [r7, #4]
 80010f0:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 80010f4:	f083 0301 	eor.w	r3, r3, #1
 80010f8:	b2db      	uxtb	r3, r3
 80010fa:	2b00      	cmp	r3, #0
 80010fc:	d013      	beq.n	8001126 <_ZN9Convertor16holla_1_callbackEv+0x116>
				phase_a_low = true;
 80010fe:	687b      	ldr	r3, [r7, #4]
 8001100:	69db      	ldr	r3, [r3, #28]
 8001102:	2101      	movs	r1, #1
 8001104:	4618      	mov	r0, r3
 8001106:	f7ff fc4c 	bl	80009a2 <_ZN3PinaSEb>
				phase_b_low = false;
 800110a:	687b      	ldr	r3, [r7, #4]
 800110c:	6a1b      	ldr	r3, [r3, #32]
 800110e:	2100      	movs	r1, #0
 8001110:	4618      	mov	r0, r3
 8001112:	f7ff fc46 	bl	80009a2 <_ZN3PinaSEb>
				TIM1->CCR2 = duty_cycle;
 8001116:	687b      	ldr	r3, [r7, #4]
 8001118:	8e5a      	ldrh	r2, [r3, #50]	; 0x32
 800111a:	4b6c      	ldr	r3, [pc, #432]	; (80012cc <_ZN9Convertor16holla_1_callbackEv+0x2bc>)
 800111c:	639a      	str	r2, [r3, #56]	; 0x38
				TIM1->CCR1 = 0;
 800111e:	4b6b      	ldr	r3, [pc, #428]	; (80012cc <_ZN9Convertor16holla_1_callbackEv+0x2bc>)
 8001120:	2200      	movs	r2, #0
 8001122:	635a      	str	r2, [r3, #52]	; 0x34
			} else {
				TIM1->CCR1 = duty_cycle;
				phase_b_low = true;
			}
			break;
 8001124:	e0df      	b.n	80012e6 <_ZN9Convertor16holla_1_callbackEv+0x2d6>
				TIM1->CCR1 = duty_cycle;
 8001126:	687b      	ldr	r3, [r7, #4]
 8001128:	8e5a      	ldrh	r2, [r3, #50]	; 0x32
 800112a:	4b68      	ldr	r3, [pc, #416]	; (80012cc <_ZN9Convertor16holla_1_callbackEv+0x2bc>)
 800112c:	635a      	str	r2, [r3, #52]	; 0x34
				phase_b_low = true;
 800112e:	687b      	ldr	r3, [r7, #4]
 8001130:	6a1b      	ldr	r3, [r3, #32]
 8001132:	2101      	movs	r1, #1
 8001134:	4618      	mov	r0, r3
 8001136:	f7ff fc34 	bl	80009a2 <_ZN3PinaSEb>
			break;
 800113a:	e0d4      	b.n	80012e6 <_ZN9Convertor16holla_1_callbackEv+0x2d6>
		case 3:
			TIM1->CCR2 = 0;
 800113c:	4b63      	ldr	r3, [pc, #396]	; (80012cc <_ZN9Convertor16holla_1_callbackEv+0x2bc>)
 800113e:	2200      	movs	r2, #0
 8001140:	639a      	str	r2, [r3, #56]	; 0x38
			phase_b_low = false;
 8001142:	687b      	ldr	r3, [r7, #4]
 8001144:	6a1b      	ldr	r3, [r3, #32]
 8001146:	2100      	movs	r1, #0
 8001148:	4618      	mov	r0, r3
 800114a:	f7ff fc2a 	bl	80009a2 <_ZN3PinaSEb>
			if (not reverse) {
 800114e:	687b      	ldr	r3, [r7, #4]
 8001150:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 8001154:	f083 0301 	eor.w	r3, r3, #1
 8001158:	b2db      	uxtb	r3, r3
 800115a:	2b00      	cmp	r3, #0
 800115c:	d013      	beq.n	8001186 <_ZN9Convertor16holla_1_callbackEv+0x176>
				phase_a_low = true;
 800115e:	687b      	ldr	r3, [r7, #4]
 8001160:	69db      	ldr	r3, [r3, #28]
 8001162:	2101      	movs	r1, #1
 8001164:	4618      	mov	r0, r3
 8001166:	f7ff fc1c 	bl	80009a2 <_ZN3PinaSEb>
				phase_c_low = false;
 800116a:	687b      	ldr	r3, [r7, #4]
 800116c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800116e:	2100      	movs	r1, #0
 8001170:	4618      	mov	r0, r3
 8001172:	f7ff fc16 	bl	80009a2 <_ZN3PinaSEb>
				TIM1->CCR3 = duty_cycle;
 8001176:	687b      	ldr	r3, [r7, #4]
 8001178:	8e5a      	ldrh	r2, [r3, #50]	; 0x32
 800117a:	4b54      	ldr	r3, [pc, #336]	; (80012cc <_ZN9Convertor16holla_1_callbackEv+0x2bc>)
 800117c:	63da      	str	r2, [r3, #60]	; 0x3c
				TIM1->CCR1 = 0;
 800117e:	4b53      	ldr	r3, [pc, #332]	; (80012cc <_ZN9Convertor16holla_1_callbackEv+0x2bc>)
 8001180:	2200      	movs	r2, #0
 8001182:	635a      	str	r2, [r3, #52]	; 0x34
			} else {
				TIM1->CCR1 = duty_cycle;
				phase_c_low = true;
			}
			break;
 8001184:	e0af      	b.n	80012e6 <_ZN9Convertor16holla_1_callbackEv+0x2d6>
				TIM1->CCR1 = duty_cycle;
 8001186:	687b      	ldr	r3, [r7, #4]
 8001188:	8e5a      	ldrh	r2, [r3, #50]	; 0x32
 800118a:	4b50      	ldr	r3, [pc, #320]	; (80012cc <_ZN9Convertor16holla_1_callbackEv+0x2bc>)
 800118c:	635a      	str	r2, [r3, #52]	; 0x34
				phase_c_low = true;
 800118e:	687b      	ldr	r3, [r7, #4]
 8001190:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001192:	2101      	movs	r1, #1
 8001194:	4618      	mov	r0, r3
 8001196:	f7ff fc04 	bl	80009a2 <_ZN3PinaSEb>
			break;
 800119a:	e0a4      	b.n	80012e6 <_ZN9Convertor16holla_1_callbackEv+0x2d6>
		case 1:
			TIM1->CCR1 = 0;
 800119c:	4b4b      	ldr	r3, [pc, #300]	; (80012cc <_ZN9Convertor16holla_1_callbackEv+0x2bc>)
 800119e:	2200      	movs	r2, #0
 80011a0:	635a      	str	r2, [r3, #52]	; 0x34
			phase_a_low = false;
 80011a2:	687b      	ldr	r3, [r7, #4]
 80011a4:	69db      	ldr	r3, [r3, #28]
 80011a6:	2100      	movs	r1, #0
 80011a8:	4618      	mov	r0, r3
 80011aa:	f7ff fbfa 	bl	80009a2 <_ZN3PinaSEb>
			if (not reverse) {
 80011ae:	687b      	ldr	r3, [r7, #4]
 80011b0:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 80011b4:	f083 0301 	eor.w	r3, r3, #1
 80011b8:	b2db      	uxtb	r3, r3
 80011ba:	2b00      	cmp	r3, #0
 80011bc:	d013      	beq.n	80011e6 <_ZN9Convertor16holla_1_callbackEv+0x1d6>
				phase_b_low = true;
 80011be:	687b      	ldr	r3, [r7, #4]
 80011c0:	6a1b      	ldr	r3, [r3, #32]
 80011c2:	2101      	movs	r1, #1
 80011c4:	4618      	mov	r0, r3
 80011c6:	f7ff fbec 	bl	80009a2 <_ZN3PinaSEb>
				phase_c_low = false;
 80011ca:	687b      	ldr	r3, [r7, #4]
 80011cc:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80011ce:	2100      	movs	r1, #0
 80011d0:	4618      	mov	r0, r3
 80011d2:	f7ff fbe6 	bl	80009a2 <_ZN3PinaSEb>
				TIM1->CCR2 = 0;
 80011d6:	4b3d      	ldr	r3, [pc, #244]	; (80012cc <_ZN9Convertor16holla_1_callbackEv+0x2bc>)
 80011d8:	2200      	movs	r2, #0
 80011da:	639a      	str	r2, [r3, #56]	; 0x38
				TIM1->CCR3 = duty_cycle;
 80011dc:	687b      	ldr	r3, [r7, #4]
 80011de:	8e5a      	ldrh	r2, [r3, #50]	; 0x32
 80011e0:	4b3a      	ldr	r3, [pc, #232]	; (80012cc <_ZN9Convertor16holla_1_callbackEv+0x2bc>)
 80011e2:	63da      	str	r2, [r3, #60]	; 0x3c
			} else {
				TIM1->CCR2 = duty_cycle;
				phase_c_low = true;
			}
			break;
 80011e4:	e07f      	b.n	80012e6 <_ZN9Convertor16holla_1_callbackEv+0x2d6>
				TIM1->CCR2 = duty_cycle;
 80011e6:	687b      	ldr	r3, [r7, #4]
 80011e8:	8e5a      	ldrh	r2, [r3, #50]	; 0x32
 80011ea:	4b38      	ldr	r3, [pc, #224]	; (80012cc <_ZN9Convertor16holla_1_callbackEv+0x2bc>)
 80011ec:	639a      	str	r2, [r3, #56]	; 0x38
				phase_c_low = true;
 80011ee:	687b      	ldr	r3, [r7, #4]
 80011f0:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80011f2:	2101      	movs	r1, #1
 80011f4:	4618      	mov	r0, r3
 80011f6:	f7ff fbd4 	bl	80009a2 <_ZN3PinaSEb>
			break;
 80011fa:	e074      	b.n	80012e6 <_ZN9Convertor16holla_1_callbackEv+0x2d6>
		case 5:
			TIM1->CCR3 = 0;
 80011fc:	4b33      	ldr	r3, [pc, #204]	; (80012cc <_ZN9Convertor16holla_1_callbackEv+0x2bc>)
 80011fe:	2200      	movs	r2, #0
 8001200:	63da      	str	r2, [r3, #60]	; 0x3c
			phase_c_low = false;
 8001202:	687b      	ldr	r3, [r7, #4]
 8001204:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001206:	2100      	movs	r1, #0
 8001208:	4618      	mov	r0, r3
 800120a:	f7ff fbca 	bl	80009a2 <_ZN3PinaSEb>
			if (not reverse) {
 800120e:	687b      	ldr	r3, [r7, #4]
 8001210:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 8001214:	f083 0301 	eor.w	r3, r3, #1
 8001218:	b2db      	uxtb	r3, r3
 800121a:	2b00      	cmp	r3, #0
 800121c:	d022      	beq.n	8001264 <_ZN9Convertor16holla_1_callbackEv+0x254>
				TIM1->CCR2 = 0;
 800121e:	4b2b      	ldr	r3, [pc, #172]	; (80012cc <_ZN9Convertor16holla_1_callbackEv+0x2bc>)
 8001220:	2200      	movs	r2, #0
 8001222:	639a      	str	r2, [r3, #56]	; 0x38
				phase_a_low = false;
 8001224:	687b      	ldr	r3, [r7, #4]
 8001226:	69db      	ldr	r3, [r3, #28]
 8001228:	2100      	movs	r1, #0
 800122a:	4618      	mov	r0, r3
 800122c:	f7ff fbb9 	bl	80009a2 <_ZN3PinaSEb>
				phase_b_low = true;
 8001230:	687b      	ldr	r3, [r7, #4]
 8001232:	6a1b      	ldr	r3, [r3, #32]
 8001234:	2101      	movs	r1, #1
 8001236:	4618      	mov	r0, r3
 8001238:	f7ff fbb3 	bl	80009a2 <_ZN3PinaSEb>
				TIM1->CCR1 = duty_cycle;
 800123c:	687b      	ldr	r3, [r7, #4]
 800123e:	8e5a      	ldrh	r2, [r3, #50]	; 0x32
 8001240:	4b22      	ldr	r3, [pc, #136]	; (80012cc <_ZN9Convertor16holla_1_callbackEv+0x2bc>)
 8001242:	635a      	str	r2, [r3, #52]	; 0x34
				TIM1->CCR2 = 0;
 8001244:	4b21      	ldr	r3, [pc, #132]	; (80012cc <_ZN9Convertor16holla_1_callbackEv+0x2bc>)
 8001246:	2200      	movs	r2, #0
 8001248:	639a      	str	r2, [r3, #56]	; 0x38
				phase_a_low = false;
 800124a:	687b      	ldr	r3, [r7, #4]
 800124c:	69db      	ldr	r3, [r3, #28]
 800124e:	2100      	movs	r1, #0
 8001250:	4618      	mov	r0, r3
 8001252:	f7ff fba6 	bl	80009a2 <_ZN3PinaSEb>
				phase_b_low = true;
 8001256:	687b      	ldr	r3, [r7, #4]
 8001258:	6a1b      	ldr	r3, [r3, #32]
 800125a:	2101      	movs	r1, #1
 800125c:	4618      	mov	r0, r3
 800125e:	f7ff fba0 	bl	80009a2 <_ZN3PinaSEb>
			} else {
				phase_a_low = true;
				TIM1->CCR2 = duty_cycle;

			}
			break;
 8001262:	e040      	b.n	80012e6 <_ZN9Convertor16holla_1_callbackEv+0x2d6>
				phase_a_low = true;
 8001264:	687b      	ldr	r3, [r7, #4]
 8001266:	69db      	ldr	r3, [r3, #28]
 8001268:	2101      	movs	r1, #1
 800126a:	4618      	mov	r0, r3
 800126c:	f7ff fb99 	bl	80009a2 <_ZN3PinaSEb>
				TIM1->CCR2 = duty_cycle;
 8001270:	687b      	ldr	r3, [r7, #4]
 8001272:	8e5a      	ldrh	r2, [r3, #50]	; 0x32
 8001274:	4b15      	ldr	r3, [pc, #84]	; (80012cc <_ZN9Convertor16holla_1_callbackEv+0x2bc>)
 8001276:	639a      	str	r2, [r3, #56]	; 0x38
			break;
 8001278:	e035      	b.n	80012e6 <_ZN9Convertor16holla_1_callbackEv+0x2d6>
		case 4:
			TIM1->CCR3 = 0;
 800127a:	4b14      	ldr	r3, [pc, #80]	; (80012cc <_ZN9Convertor16holla_1_callbackEv+0x2bc>)
 800127c:	2200      	movs	r2, #0
 800127e:	63da      	str	r2, [r3, #60]	; 0x3c
			phase_b_low = false;
 8001280:	687b      	ldr	r3, [r7, #4]
 8001282:	6a1b      	ldr	r3, [r3, #32]
 8001284:	2100      	movs	r1, #0
 8001286:	4618      	mov	r0, r3
 8001288:	f7ff fb8b 	bl	80009a2 <_ZN3PinaSEb>
			if (not reverse) {
 800128c:	687b      	ldr	r3, [r7, #4]
 800128e:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 8001292:	f083 0301 	eor.w	r3, r3, #1
 8001296:	b2db      	uxtb	r3, r3
 8001298:	2b00      	cmp	r3, #0
 800129a:	d019      	beq.n	80012d0 <_ZN9Convertor16holla_1_callbackEv+0x2c0>
				TIM1->CCR2 = 0;
 800129c:	4b0b      	ldr	r3, [pc, #44]	; (80012cc <_ZN9Convertor16holla_1_callbackEv+0x2bc>)
 800129e:	2200      	movs	r2, #0
 80012a0:	639a      	str	r2, [r3, #56]	; 0x38
				phase_a_low = false;
 80012a2:	687b      	ldr	r3, [r7, #4]
 80012a4:	69db      	ldr	r3, [r3, #28]
 80012a6:	2100      	movs	r1, #0
 80012a8:	4618      	mov	r0, r3
 80012aa:	f7ff fb7a 	bl	80009a2 <_ZN3PinaSEb>
				phase_c_low = true;
 80012ae:	687b      	ldr	r3, [r7, #4]
 80012b0:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80012b2:	2101      	movs	r1, #1
 80012b4:	4618      	mov	r0, r3
 80012b6:	f7ff fb74 	bl	80009a2 <_ZN3PinaSEb>
				TIM1->CCR1 = duty_cycle;
 80012ba:	687b      	ldr	r3, [r7, #4]
 80012bc:	8e5a      	ldrh	r2, [r3, #50]	; 0x32
 80012be:	4b03      	ldr	r3, [pc, #12]	; (80012cc <_ZN9Convertor16holla_1_callbackEv+0x2bc>)
 80012c0:	635a      	str	r2, [r3, #52]	; 0x34
			} else {
				phase_a_low = true;
				TIM1->CCR3 = duty_cycle;
			}
			break;
 80012c2:	e00f      	b.n	80012e4 <_ZN9Convertor16holla_1_callbackEv+0x2d4>
 80012c4:	40011000 	.word	0x40011000
 80012c8:	40010c00 	.word	0x40010c00
 80012cc:	40012c00 	.word	0x40012c00
				phase_a_low = true;
 80012d0:	687b      	ldr	r3, [r7, #4]
 80012d2:	69db      	ldr	r3, [r3, #28]
 80012d4:	2101      	movs	r1, #1
 80012d6:	4618      	mov	r0, r3
 80012d8:	f7ff fb63 	bl	80009a2 <_ZN3PinaSEb>
				TIM1->CCR3 = duty_cycle;
 80012dc:	687b      	ldr	r3, [r7, #4]
 80012de:	8e5a      	ldrh	r2, [r3, #50]	; 0x32
 80012e0:	4b13      	ldr	r3, [pc, #76]	; (8001330 <_ZN9Convertor16holla_1_callbackEv+0x320>)
 80012e2:	63da      	str	r2, [r3, #60]	; 0x3c
			break;
 80012e4:	bf00      	nop
		} // end of phase switch

		if(reverse)
 80012e6:	687b      	ldr	r3, [r7, #4]
 80012e8:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 80012ec:	2b00      	cmp	r3, #0
 80012ee:	d005      	beq.n	80012fc <_ZN9Convertor16holla_1_callbackEv+0x2ec>
			step--;
 80012f0:	687b      	ldr	r3, [r7, #4]
 80012f2:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80012f4:	1e5a      	subs	r2, r3, #1
 80012f6:	687b      	ldr	r3, [r7, #4]
 80012f8:	62da      	str	r2, [r3, #44]	; 0x2c
 80012fa:	e004      	b.n	8001306 <_ZN9Convertor16holla_1_callbackEv+0x2f6>
		else
			step++;
 80012fc:	687b      	ldr	r3, [r7, #4]
 80012fe:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8001300:	1c5a      	adds	r2, r3, #1
 8001302:	687b      	ldr	r3, [r7, #4]
 8001304:	62da      	str	r2, [r3, #44]	; 0x2c

		if(enable) {
 8001306:	687b      	ldr	r3, [r7, #4]
 8001308:	f893 3034 	ldrb.w	r3, [r3, #52]	; 0x34
 800130c:	2b00      	cmp	r3, #0
 800130e:	d00b      	beq.n	8001328 <_ZN9Convertor16holla_1_callbackEv+0x318>
			timer.stop();
 8001310:	687b      	ldr	r3, [r7, #4]
 8001312:	3350      	adds	r3, #80	; 0x50
 8001314:	4618      	mov	r0, r3
 8001316:	f7ff fac4 	bl	80008a2 <_ZN5Timer4stopEv>
			timer.start(1000);
 800131a:	687b      	ldr	r3, [r7, #4]
 800131c:	3350      	adds	r3, #80	; 0x50
 800131e:	f44f 717a 	mov.w	r1, #1000	; 0x3e8
 8001322:	4618      	mov	r0, r3
 8001324:	f7ff fa90 	bl	8000848 <_ZN5Timer5startEm>
		}
	}
 8001328:	bf00      	nop
 800132a:	370c      	adds	r7, #12
 800132c:	46bd      	mov	sp, r7
 800132e:	bd90      	pop	{r4, r7, pc}
 8001330:	40012c00 	.word	0x40012c00

08001334 <_ZN9ConvertorC1ER4ADC_R9InterruptS3_S3_R3PinS5_S5_S5_S5_S5_>:

public:

	Convertor(ADC_& adc, Interrupt& period_callback, Interrupt& adc_comparator_callback
 8001334:	b590      	push	{r4, r7, lr}
 8001336:	b085      	sub	sp, #20
 8001338:	af00      	add	r7, sp, #0
 800133a:	60f8      	str	r0, [r7, #12]
 800133c:	60b9      	str	r1, [r7, #8]
 800133e:	607a      	str	r2, [r7, #4]
 8001340:	603b      	str	r3, [r7, #0]
			, Pin& phase_a_low, Pin& phase_b_low, Pin& phase_c_low)
	: adc{adc}, period_callback{period_callback}, adc_comparator_callback{adc_comparator_callback}
	, ext_holla_1_callback{ext_holla_1_callback}
	, led_red{led_red}
	, en_holla{en_holla}, error_holla{error_holla}
	, phase_a_low{phase_a_low}, phase_b_low{phase_b_low}, phase_c_low{phase_c_low}
 8001342:	68fb      	ldr	r3, [r7, #12]
 8001344:	68ba      	ldr	r2, [r7, #8]
 8001346:	601a      	str	r2, [r3, #0]
 8001348:	68fb      	ldr	r3, [r7, #12]
 800134a:	687a      	ldr	r2, [r7, #4]
 800134c:	605a      	str	r2, [r3, #4]
 800134e:	68fb      	ldr	r3, [r7, #12]
 8001350:	683a      	ldr	r2, [r7, #0]
 8001352:	609a      	str	r2, [r3, #8]
 8001354:	68fb      	ldr	r3, [r7, #12]
 8001356:	6a3a      	ldr	r2, [r7, #32]
 8001358:	60da      	str	r2, [r3, #12]
 800135a:	68fb      	ldr	r3, [r7, #12]
 800135c:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800135e:	611a      	str	r2, [r3, #16]
 8001360:	68fb      	ldr	r3, [r7, #12]
 8001362:	6aba      	ldr	r2, [r7, #40]	; 0x28
 8001364:	615a      	str	r2, [r3, #20]
 8001366:	68fb      	ldr	r3, [r7, #12]
 8001368:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 800136a:	619a      	str	r2, [r3, #24]
 800136c:	68fb      	ldr	r3, [r7, #12]
 800136e:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8001370:	61da      	str	r2, [r3, #28]
 8001372:	68fb      	ldr	r3, [r7, #12]
 8001374:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 8001376:	621a      	str	r2, [r3, #32]
 8001378:	68fb      	ldr	r3, [r7, #12]
 800137a:	6bba      	ldr	r2, [r7, #56]	; 0x38
 800137c:	625a      	str	r2, [r3, #36]	; 0x24
 800137e:	68fb      	ldr	r3, [r7, #12]
 8001380:	2201      	movs	r2, #1
 8001382:	f883 2028 	strb.w	r2, [r3, #40]	; 0x28
 8001386:	68fb      	ldr	r3, [r7, #12]
 8001388:	2200      	movs	r2, #0
 800138a:	62da      	str	r2, [r3, #44]	; 0x2c
 800138c:	68fb      	ldr	r3, [r7, #12]
 800138e:	2200      	movs	r2, #0
 8001390:	861a      	strh	r2, [r3, #48]	; 0x30
 8001392:	68fb      	ldr	r3, [r7, #12]
 8001394:	2200      	movs	r2, #0
 8001396:	865a      	strh	r2, [r3, #50]	; 0x32
 8001398:	68fb      	ldr	r3, [r7, #12]
 800139a:	2200      	movs	r2, #0
 800139c:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
 80013a0:	68fb      	ldr	r3, [r7, #12]
 80013a2:	2200      	movs	r2, #0
 80013a4:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
 80013a8:	68fb      	ldr	r3, [r7, #12]
 80013aa:	3338      	adds	r3, #56	; 0x38
 80013ac:	68f9      	ldr	r1, [r7, #12]
 80013ae:	4618      	mov	r0, r3
 80013b0:	f7ff fd92 	bl	8000ed8 <_ZN9Convertor14TIM3_interruptC1ERS_>
 80013b4:	68fb      	ldr	r3, [r7, #12]
 80013b6:	3340      	adds	r3, #64	; 0x40
 80013b8:	68f9      	ldr	r1, [r7, #12]
 80013ba:	4618      	mov	r0, r3
 80013bc:	f7ff fdb8 	bl	8000f30 <_ZN9Convertor24adc_comparator_interruptC1ERS_>
 80013c0:	68fb      	ldr	r3, [r7, #12]
 80013c2:	3348      	adds	r3, #72	; 0x48
 80013c4:	68f9      	ldr	r1, [r7, #12]
 80013c6:	4618      	mov	r0, r3
 80013c8:	f7ff fdde 	bl	8000f88 <_ZN9Convertor17Holla_1_interruptC1ERS_>
 80013cc:	68fb      	ldr	r3, [r7, #12]
 80013ce:	3350      	adds	r3, #80	; 0x50
 80013d0:	4618      	mov	r0, r3
 80013d2:	f7ff f9f5 	bl	80007c0 <_ZN5TimerC1Ev>
	{
		hallpos = ((HAL_GPIO_ReadPin(GPIOC, holla_1_Pin) << 2) | (HAL_GPIO_ReadPin(GPIOB, holla_2_Pin) << 1) | HAL_GPIO_ReadPin(GPIOB, holla_3_Pin));
 80013d6:	2120      	movs	r1, #32
 80013d8:	4813      	ldr	r0, [pc, #76]	; (8001428 <_ZN9ConvertorC1ER4ADC_R9InterruptS3_S3_R3PinS5_S5_S5_S5_S5_+0xf4>)
 80013da:	f003 ffe7 	bl	80053ac <HAL_GPIO_ReadPin>
 80013de:	4603      	mov	r3, r0
 80013e0:	009b      	lsls	r3, r3, #2
 80013e2:	b25c      	sxtb	r4, r3
 80013e4:	2101      	movs	r1, #1
 80013e6:	4811      	ldr	r0, [pc, #68]	; (800142c <_ZN9ConvertorC1ER4ADC_R9InterruptS3_S3_R3PinS5_S5_S5_S5_S5_+0xf8>)
 80013e8:	f003 ffe0 	bl	80053ac <HAL_GPIO_ReadPin>
 80013ec:	4603      	mov	r3, r0
 80013ee:	005b      	lsls	r3, r3, #1
 80013f0:	b25b      	sxtb	r3, r3
 80013f2:	4323      	orrs	r3, r4
 80013f4:	b25c      	sxtb	r4, r3
 80013f6:	2102      	movs	r1, #2
 80013f8:	480c      	ldr	r0, [pc, #48]	; (800142c <_ZN9ConvertorC1ER4ADC_R9InterruptS3_S3_R3PinS5_S5_S5_S5_S5_+0xf8>)
 80013fa:	f003 ffd7 	bl	80053ac <HAL_GPIO_ReadPin>
 80013fe:	4603      	mov	r3, r0
 8001400:	b25b      	sxtb	r3, r3
 8001402:	4323      	orrs	r3, r4
 8001404:	b25b      	sxtb	r3, r3
 8001406:	b2da      	uxtb	r2, r3
 8001408:	68fb      	ldr	r3, [r7, #12]
 800140a:	f883 2028 	strb.w	r2, [r3, #40]	; 0x28
		en_holla = true;
 800140e:	2101      	movs	r1, #1
 8001410:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 8001412:	f7ff fac6 	bl	80009a2 <_ZN3PinaSEb>
		stop();
 8001416:	68f8      	ldr	r0, [r7, #12]
 8001418:	f000 f8cc 	bl	80015b4 <_ZN9Convertor4stopEv>
	}
 800141c:	68fb      	ldr	r3, [r7, #12]
 800141e:	4618      	mov	r0, r3
 8001420:	3714      	adds	r7, #20
 8001422:	46bd      	mov	sp, r7
 8001424:	bd90      	pop	{r4, r7, pc}
 8001426:	bf00      	nop
 8001428:	40011000 	.word	0x40011000
 800142c:	40010c00 	.word	0x40010c00

08001430 <_ZN9Convertor7forwardEv>:

	Timer timer;

	void forward() {
 8001430:	b580      	push	{r7, lr}
 8001432:	b082      	sub	sp, #8
 8001434:	af00      	add	r7, sp, #0
 8001436:	6078      	str	r0, [r7, #4]
//		en_holla = true;
		pusk();
 8001438:	6878      	ldr	r0, [r7, #4]
 800143a:	f000 f86d 	bl	8001518 <_ZN9Convertor4puskEv>
		holla_1_callback();
 800143e:	6878      	ldr	r0, [r7, #4]
 8001440:	f7ff fde6 	bl	8001010 <_ZN9Convertor16holla_1_callbackEv>
		reverse = false;
 8001444:	687b      	ldr	r3, [r7, #4]
 8001446:	2200      	movs	r2, #0
 8001448:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

	}
 800144c:	bf00      	nop
 800144e:	3708      	adds	r7, #8
 8001450:	46bd      	mov	sp, r7
 8001452:	bd80      	pop	{r7, pc}

08001454 <_ZN9Convertor4backEv>:

	void forward_step(){

	}

	void back() {
 8001454:	b580      	push	{r7, lr}
 8001456:	b082      	sub	sp, #8
 8001458:	af00      	add	r7, sp, #0
 800145a:	6078      	str	r0, [r7, #4]
//		en_holla = true;
		pusk();
 800145c:	6878      	ldr	r0, [r7, #4]
 800145e:	f000 f85b 	bl	8001518 <_ZN9Convertor4puskEv>
		holla_1_callback();
 8001462:	6878      	ldr	r0, [r7, #4]
 8001464:	f7ff fdd4 	bl	8001010 <_ZN9Convertor16holla_1_callbackEv>
		reverse = true;
 8001468:	687b      	ldr	r3, [r7, #4]
 800146a:	2201      	movs	r2, #1
 800146c:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
	}
 8001470:	bf00      	nop
 8001472:	3708      	adds	r7, #8
 8001474:	46bd      	mov	sp, r7
 8001476:	bd80      	pop	{r7, pc}

08001478 <_ZN9Convertor5powerEt>:

	void back_step(){

	}

	void power(uint16_t percent) {
 8001478:	b480      	push	{r7}
 800147a:	b083      	sub	sp, #12
 800147c:	af00      	add	r7, sp, #0
 800147e:	6078      	str	r0, [r7, #4]
 8001480:	460b      	mov	r3, r1
 8001482:	807b      	strh	r3, [r7, #2]
		duty_cycle = 7200/100 * percent - 1;
 8001484:	887b      	ldrh	r3, [r7, #2]
 8001486:	461a      	mov	r2, r3
 8001488:	00d2      	lsls	r2, r2, #3
 800148a:	4413      	add	r3, r2
 800148c:	00db      	lsls	r3, r3, #3
 800148e:	b29b      	uxth	r3, r3
 8001490:	3b01      	subs	r3, #1
 8001492:	b29a      	uxth	r2, r3
 8001494:	687b      	ldr	r3, [r7, #4]
 8001496:	865a      	strh	r2, [r3, #50]	; 0x32
		if (duty_cycle > 7199) duty_cycle = 7199;
 8001498:	687b      	ldr	r3, [r7, #4]
 800149a:	8e5b      	ldrh	r3, [r3, #50]	; 0x32
 800149c:	f5b3 5fe1 	cmp.w	r3, #7200	; 0x1c20
 80014a0:	d303      	bcc.n	80014aa <_ZN9Convertor5powerEt+0x32>
 80014a2:	687b      	ldr	r3, [r7, #4]
 80014a4:	f641 421f 	movw	r2, #7199	; 0x1c1f
 80014a8:	865a      	strh	r2, [r3, #50]	; 0x32
	}
 80014aa:	bf00      	nop
 80014ac:	370c      	adds	r7, #12
 80014ae:	46bd      	mov	sp, r7
 80014b0:	bc80      	pop	{r7}
 80014b2:	4770      	bx	lr

080014b4 <_ZN9Convertor5stepsEv>:

	int16_t steps(){
 80014b4:	b480      	push	{r7}
 80014b6:	b083      	sub	sp, #12
 80014b8:	af00      	add	r7, sp, #0
 80014ba:	6078      	str	r0, [r7, #4]
		return step;
 80014bc:	687b      	ldr	r3, [r7, #4]
 80014be:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80014c0:	b21b      	sxth	r3, r3
	}
 80014c2:	4618      	mov	r0, r3
 80014c4:	370c      	adds	r7, #12
 80014c6:	46bd      	mov	sp, r7
 80014c8:	bc80      	pop	{r7}
 80014ca:	4770      	bx	lr

080014cc <_ZN9Convertor11reset_stepsEv>:

	void reset_steps(){
 80014cc:	b480      	push	{r7}
 80014ce:	b083      	sub	sp, #12
 80014d0:	af00      	add	r7, sp, #0
 80014d2:	6078      	str	r0, [r7, #4]
		step = 0;
 80014d4:	687b      	ldr	r3, [r7, #4]
 80014d6:	2200      	movs	r2, #0
 80014d8:	62da      	str	r2, [r3, #44]	; 0x2c
	}
 80014da:	bf00      	nop
 80014dc:	370c      	adds	r7, #12
 80014de:	46bd      	mov	sp, r7
 80014e0:	bc80      	pop	{r7}
 80014e2:	4770      	bx	lr

080014e4 <_ZN9Convertor3fixEv>:

	void set_max_steps(int16_t s) {
		max_steps = s;
	}

	void fix(){
 80014e4:	b580      	push	{r7, lr}
 80014e6:	b082      	sub	sp, #8
 80014e8:	af00      	add	r7, sp, #0
 80014ea:	6078      	str	r0, [r7, #4]
		phase_a_low = true;
 80014ec:	687b      	ldr	r3, [r7, #4]
 80014ee:	69db      	ldr	r3, [r3, #28]
 80014f0:	2101      	movs	r1, #1
 80014f2:	4618      	mov	r0, r3
 80014f4:	f7ff fa55 	bl	80009a2 <_ZN3PinaSEb>
		phase_b_low = true;
 80014f8:	687b      	ldr	r3, [r7, #4]
 80014fa:	6a1b      	ldr	r3, [r3, #32]
 80014fc:	2101      	movs	r1, #1
 80014fe:	4618      	mov	r0, r3
 8001500:	f7ff fa4f 	bl	80009a2 <_ZN3PinaSEb>
		phase_c_low = true;
 8001504:	687b      	ldr	r3, [r7, #4]
 8001506:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001508:	2101      	movs	r1, #1
 800150a:	4618      	mov	r0, r3
 800150c:	f7ff fa49 	bl	80009a2 <_ZN3PinaSEb>
	}
 8001510:	bf00      	nop
 8001512:	3708      	adds	r7, #8
 8001514:	46bd      	mov	sp, r7
 8001516:	bd80      	pop	{r7, pc}

08001518 <_ZN9Convertor4puskEv>:
	bool check_holla(){
		return bool(error_holla);
	}


	void pusk() {
 8001518:	b580      	push	{r7, lr}
 800151a:	b082      	sub	sp, #8
 800151c:	af00      	add	r7, sp, #0
 800151e:	6078      	str	r0, [r7, #4]

		phase_a_low = false;
 8001520:	687b      	ldr	r3, [r7, #4]
 8001522:	69db      	ldr	r3, [r3, #28]
 8001524:	2100      	movs	r1, #0
 8001526:	4618      	mov	r0, r3
 8001528:	f7ff fa3b 	bl	80009a2 <_ZN3PinaSEb>
		phase_b_low = false;
 800152c:	687b      	ldr	r3, [r7, #4]
 800152e:	6a1b      	ldr	r3, [r3, #32]
 8001530:	2100      	movs	r1, #0
 8001532:	4618      	mov	r0, r3
 8001534:	f7ff fa35 	bl	80009a2 <_ZN3PinaSEb>
		phase_c_low = false;
 8001538:	687b      	ldr	r3, [r7, #4]
 800153a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800153c:	2100      	movs	r1, #0
 800153e:	4618      	mov	r0, r3
 8001540:	f7ff fa2f 	bl	80009a2 <_ZN3PinaSEb>

		TIM1->CCR1 = 0;
 8001544:	4b17      	ldr	r3, [pc, #92]	; (80015a4 <_ZN9Convertor4puskEv+0x8c>)
 8001546:	2200      	movs	r2, #0
 8001548:	635a      	str	r2, [r3, #52]	; 0x34
		TIM1->CCR2 = 0;
 800154a:	4b16      	ldr	r3, [pc, #88]	; (80015a4 <_ZN9Convertor4puskEv+0x8c>)
 800154c:	2200      	movs	r2, #0
 800154e:	639a      	str	r2, [r3, #56]	; 0x38
		TIM1->CCR3 = 0;
 8001550:	4b14      	ldr	r3, [pc, #80]	; (80015a4 <_ZN9Convertor4puskEv+0x8c>)
 8001552:	2200      	movs	r2, #0
 8001554:	63da      	str	r2, [r3, #60]	; 0x3c

		TIM3->ARR = 99;
 8001556:	4b14      	ldr	r3, [pc, #80]	; (80015a8 <_ZN9Convertor4puskEv+0x90>)
 8001558:	2263      	movs	r2, #99	; 0x63
 800155a:	62da      	str	r2, [r3, #44]	; 0x2c

		HAL_TIM_Base_Start_IT(&htim3);
 800155c:	4813      	ldr	r0, [pc, #76]	; (80015ac <_ZN9Convertor4puskEv+0x94>)
 800155e:	f004 fc33 	bl	8005dc8 <HAL_TIM_Base_Start_IT>

		HAL_TIM_PWM_Start(&htim1, TIM_CHANNEL_1);
 8001562:	2100      	movs	r1, #0
 8001564:	4812      	ldr	r0, [pc, #72]	; (80015b0 <_ZN9Convertor4puskEv+0x98>)
 8001566:	f004 fd5b 	bl	8006020 <HAL_TIM_PWM_Start>
		HAL_TIM_PWM_Start(&htim1, TIM_CHANNEL_2);
 800156a:	2104      	movs	r1, #4
 800156c:	4810      	ldr	r0, [pc, #64]	; (80015b0 <_ZN9Convertor4puskEv+0x98>)
 800156e:	f004 fd57 	bl	8006020 <HAL_TIM_PWM_Start>
		HAL_TIM_PWM_Start(&htim1, TIM_CHANNEL_3);
 8001572:	2108      	movs	r1, #8
 8001574:	480e      	ldr	r0, [pc, #56]	; (80015b0 <_ZN9Convertor4puskEv+0x98>)
 8001576:	f004 fd53 	bl	8006020 <HAL_TIM_PWM_Start>

		adc.measure_value();
 800157a:	687b      	ldr	r3, [r7, #4]
 800157c:	681b      	ldr	r3, [r3, #0]
 800157e:	4618      	mov	r0, r3
 8001580:	f7ff fbeb 	bl	8000d5a <_ZN4ADC_13measure_valueEv>

		timer.start(1000);
 8001584:	687b      	ldr	r3, [r7, #4]
 8001586:	3350      	adds	r3, #80	; 0x50
 8001588:	f44f 717a 	mov.w	r1, #1000	; 0x3e8
 800158c:	4618      	mov	r0, r3
 800158e:	f7ff f95b 	bl	8000848 <_ZN5Timer5startEm>

		enable = true;
 8001592:	687b      	ldr	r3, [r7, #4]
 8001594:	2201      	movs	r2, #1
 8001596:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

//		service.outData.error.current = false;

	}
 800159a:	bf00      	nop
 800159c:	3708      	adds	r7, #8
 800159e:	46bd      	mov	sp, r7
 80015a0:	bd80      	pop	{r7, pc}
 80015a2:	bf00      	nop
 80015a4:	40012c00 	.word	0x40012c00
 80015a8:	40000400 	.word	0x40000400
 80015ac:	20000218 	.word	0x20000218
 80015b0:	200001d0 	.word	0x200001d0

080015b4 <_ZN9Convertor4stopEv>:

	void stop() {
 80015b4:	b580      	push	{r7, lr}
 80015b6:	b082      	sub	sp, #8
 80015b8:	af00      	add	r7, sp, #0
 80015ba:	6078      	str	r0, [r7, #4]

		TIM1->CCR1 = 0;
 80015bc:	4b1d      	ldr	r3, [pc, #116]	; (8001634 <_ZN9Convertor4stopEv+0x80>)
 80015be:	2200      	movs	r2, #0
 80015c0:	635a      	str	r2, [r3, #52]	; 0x34
		TIM1->CCR2 = 0;
 80015c2:	4b1c      	ldr	r3, [pc, #112]	; (8001634 <_ZN9Convertor4stopEv+0x80>)
 80015c4:	2200      	movs	r2, #0
 80015c6:	639a      	str	r2, [r3, #56]	; 0x38
		TIM1->CCR3 = 0;
 80015c8:	4b1a      	ldr	r3, [pc, #104]	; (8001634 <_ZN9Convertor4stopEv+0x80>)
 80015ca:	2200      	movs	r2, #0
 80015cc:	63da      	str	r2, [r3, #60]	; 0x3c
		HAL_TIM_PWM_Stop(&htim1, TIM_CHANNEL_1);
 80015ce:	2100      	movs	r1, #0
 80015d0:	4819      	ldr	r0, [pc, #100]	; (8001638 <_ZN9Convertor4stopEv+0x84>)
 80015d2:	f004 fddf 	bl	8006194 <HAL_TIM_PWM_Stop>
		phase_a_low = false;
 80015d6:	687b      	ldr	r3, [r7, #4]
 80015d8:	69db      	ldr	r3, [r3, #28]
 80015da:	2100      	movs	r1, #0
 80015dc:	4618      	mov	r0, r3
 80015de:	f7ff f9e0 	bl	80009a2 <_ZN3PinaSEb>
		HAL_TIM_PWM_Stop(&htim1, TIM_CHANNEL_2);
 80015e2:	2104      	movs	r1, #4
 80015e4:	4814      	ldr	r0, [pc, #80]	; (8001638 <_ZN9Convertor4stopEv+0x84>)
 80015e6:	f004 fdd5 	bl	8006194 <HAL_TIM_PWM_Stop>
		phase_b_low = false;
 80015ea:	687b      	ldr	r3, [r7, #4]
 80015ec:	6a1b      	ldr	r3, [r3, #32]
 80015ee:	2100      	movs	r1, #0
 80015f0:	4618      	mov	r0, r3
 80015f2:	f7ff f9d6 	bl	80009a2 <_ZN3PinaSEb>
		HAL_TIM_PWM_Stop(&htim1, TIM_CHANNEL_3);
 80015f6:	2108      	movs	r1, #8
 80015f8:	480f      	ldr	r0, [pc, #60]	; (8001638 <_ZN9Convertor4stopEv+0x84>)
 80015fa:	f004 fdcb 	bl	8006194 <HAL_TIM_PWM_Stop>
		phase_c_low = false;
 80015fe:	687b      	ldr	r3, [r7, #4]
 8001600:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001602:	2100      	movs	r1, #0
 8001604:	4618      	mov	r0, r3
 8001606:	f7ff f9cc 	bl	80009a2 <_ZN3PinaSEb>

		HAL_TIM_Base_Stop_IT(&htim3);
 800160a:	480c      	ldr	r0, [pc, #48]	; (800163c <_ZN9Convertor4stopEv+0x88>)
 800160c:	f004 fc3c 	bl	8005e88 <HAL_TIM_Base_Stop_IT>

//		en_holla = false;

		timer.stop();
 8001610:	687b      	ldr	r3, [r7, #4]
 8001612:	3350      	adds	r3, #80	; 0x50
 8001614:	4618      	mov	r0, r3
 8001616:	f7ff f944 	bl	80008a2 <_ZN5Timer4stopEv>

		adc.measure_offset();
 800161a:	687b      	ldr	r3, [r7, #4]
 800161c:	681b      	ldr	r3, [r3, #0]
 800161e:	4618      	mov	r0, r3
 8001620:	f7ff fb8e 	bl	8000d40 <_ZN4ADC_14measure_offsetEv>

		enable = false;
 8001624:	687b      	ldr	r3, [r7, #4]
 8001626:	2200      	movs	r2, #0
 8001628:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

	}
 800162c:	bf00      	nop
 800162e:	3708      	adds	r7, #8
 8001630:	46bd      	mov	sp, r7
 8001632:	bd80      	pop	{r7, pc}
 8001634:	40012c00 	.word	0x40012c00
 8001638:	200001d0 	.word	0x200001d0
 800163c:	20000218 	.word	0x20000218

08001640 <HAL_TIM_PeriodElapsedCallback>:

Interrupt period_callback;
Interrupt adc_comparator_callback;
Interrupt ext_holla_1_callback;

void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef * htim){
 8001640:	b580      	push	{r7, lr}
 8001642:	b082      	sub	sp, #8
 8001644:	af00      	add	r7, sp, #0
 8001646:	6078      	str	r0, [r7, #4]
	if(htim->Instance == TIM3) //check if the interrupt comes from ACD2
 8001648:	687b      	ldr	r3, [r7, #4]
 800164a:	681b      	ldr	r3, [r3, #0]
 800164c:	4a04      	ldr	r2, [pc, #16]	; (8001660 <HAL_TIM_PeriodElapsedCallback+0x20>)
 800164e:	4293      	cmp	r3, r2
 8001650:	d102      	bne.n	8001658 <HAL_TIM_PeriodElapsedCallback+0x18>
	{
		period_callback.interrupt();
 8001652:	4804      	ldr	r0, [pc, #16]	; (8001664 <HAL_TIM_PeriodElapsedCallback+0x24>)
 8001654:	f7ff f9d3 	bl	80009fe <_ZN9Interrupt9interruptEv>
	}
}
 8001658:	bf00      	nop
 800165a:	3708      	adds	r7, #8
 800165c:	46bd      	mov	sp, r7
 800165e:	bd80      	pop	{r7, pc}
 8001660:	40000400 	.word	0x40000400
 8001664:	20000340 	.word	0x20000340

08001668 <HAL_ADC_LevelOutOfWindowCallback>:

void HAL_ADC_LevelOutOfWindowCallback(ADC_HandleTypeDef* hadc){
 8001668:	b580      	push	{r7, lr}
 800166a:	b082      	sub	sp, #8
 800166c:	af00      	add	r7, sp, #0
 800166e:	6078      	str	r0, [r7, #4]
	if(hadc->Instance == ADC2) //check if the interrupt comes from ACD2
 8001670:	687b      	ldr	r3, [r7, #4]
 8001672:	681b      	ldr	r3, [r3, #0]
 8001674:	4a04      	ldr	r2, [pc, #16]	; (8001688 <HAL_ADC_LevelOutOfWindowCallback+0x20>)
 8001676:	4293      	cmp	r3, r2
 8001678:	d102      	bne.n	8001680 <HAL_ADC_LevelOutOfWindowCallback+0x18>
	{
		adc_comparator_callback.interrupt();
 800167a:	4804      	ldr	r0, [pc, #16]	; (800168c <HAL_ADC_LevelOutOfWindowCallback+0x24>)
 800167c:	f7ff f9bf 	bl	80009fe <_ZN9Interrupt9interruptEv>
	}
}
 8001680:	bf00      	nop
 8001682:	3708      	adds	r7, #8
 8001684:	46bd      	mov	sp, r7
 8001686:	bd80      	pop	{r7, pc}
 8001688:	40012800 	.word	0x40012800
 800168c:	20000344 	.word	0x20000344

08001690 <HAL_GPIO_EXTI_Callback>:

void HAL_GPIO_EXTI_Callback(uint16_t Holla){
 8001690:	b580      	push	{r7, lr}
 8001692:	b082      	sub	sp, #8
 8001694:	af00      	add	r7, sp, #0
 8001696:	4603      	mov	r3, r0
 8001698:	80fb      	strh	r3, [r7, #6]
	if(Holla == holla_1_Pin or Holla == holla_2_Pin or Holla == holla_3_Pin) {
 800169a:	88fb      	ldrh	r3, [r7, #6]
 800169c:	2b20      	cmp	r3, #32
 800169e:	d005      	beq.n	80016ac <HAL_GPIO_EXTI_Callback+0x1c>
 80016a0:	88fb      	ldrh	r3, [r7, #6]
 80016a2:	2b01      	cmp	r3, #1
 80016a4:	d002      	beq.n	80016ac <HAL_GPIO_EXTI_Callback+0x1c>
 80016a6:	88fb      	ldrh	r3, [r7, #6]
 80016a8:	2b02      	cmp	r3, #2
 80016aa:	d102      	bne.n	80016b2 <HAL_GPIO_EXTI_Callback+0x22>
		ext_holla_1_callback.interrupt();
 80016ac:	4803      	ldr	r0, [pc, #12]	; (80016bc <HAL_GPIO_EXTI_Callback+0x2c>)
 80016ae:	f7ff f9a6 	bl	80009fe <_ZN9Interrupt9interruptEv>
	}
}
 80016b2:	bf00      	nop
 80016b4:	3708      	adds	r7, #8
 80016b6:	46bd      	mov	sp, r7
 80016b8:	bd80      	pop	{r7, pc}
 80016ba:	bf00      	nop
 80016bc:	20000348 	.word	0x20000348

080016c0 <_ZN6DriverC1ER7ServiceI7In_data8Out_dataER9ConvertorR3PinS8_S8_S8_S8_S8_S8_S8_S8_>:

	Timer delay;

public:

	Driver( Service<In_data, Out_data>& service, Convertor& convertor
 80016c0:	b580      	push	{r7, lr}
 80016c2:	b084      	sub	sp, #16
 80016c4:	af00      	add	r7, sp, #0
 80016c6:	60f8      	str	r0, [r7, #12]
 80016c8:	60b9      	str	r1, [r7, #8]
 80016ca:	607a      	str	r2, [r7, #4]
 80016cc:	603b      	str	r3, [r7, #0]
		  , Pin& led_red, Pin& led_green, Pin& open_in, Pin& close_in
		  , Pin& open_out, Pin& close_out, Pin& open_fb, Pin& close_fb, Pin& end)
		  : service{service}, convertor{convertor}
	      , led_red{led_red}, led_green{led_green}, open_in{open_in}, close_in{close_in}
	      , open_out{open_out}, close_out{close_out}, open_fb{open_fb}, close_fb{close_fb}, end{end}
 80016ce:	68fb      	ldr	r3, [r7, #12]
 80016d0:	2200      	movs	r2, #0
 80016d2:	701a      	strb	r2, [r3, #0]
 80016d4:	68fb      	ldr	r3, [r7, #12]
 80016d6:	68ba      	ldr	r2, [r7, #8]
 80016d8:	605a      	str	r2, [r3, #4]
 80016da:	68fb      	ldr	r3, [r7, #12]
 80016dc:	687a      	ldr	r2, [r7, #4]
 80016de:	609a      	str	r2, [r3, #8]
 80016e0:	68fb      	ldr	r3, [r7, #12]
 80016e2:	683a      	ldr	r2, [r7, #0]
 80016e4:	60da      	str	r2, [r3, #12]
 80016e6:	68fb      	ldr	r3, [r7, #12]
 80016e8:	69ba      	ldr	r2, [r7, #24]
 80016ea:	611a      	str	r2, [r3, #16]
 80016ec:	68fb      	ldr	r3, [r7, #12]
 80016ee:	69fa      	ldr	r2, [r7, #28]
 80016f0:	615a      	str	r2, [r3, #20]
 80016f2:	68fb      	ldr	r3, [r7, #12]
 80016f4:	6a3a      	ldr	r2, [r7, #32]
 80016f6:	619a      	str	r2, [r3, #24]
 80016f8:	68fb      	ldr	r3, [r7, #12]
 80016fa:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 80016fc:	61da      	str	r2, [r3, #28]
 80016fe:	68fb      	ldr	r3, [r7, #12]
 8001700:	6aba      	ldr	r2, [r7, #40]	; 0x28
 8001702:	621a      	str	r2, [r3, #32]
 8001704:	68fb      	ldr	r3, [r7, #12]
 8001706:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 8001708:	625a      	str	r2, [r3, #36]	; 0x24
 800170a:	68fb      	ldr	r3, [r7, #12]
 800170c:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 800170e:	629a      	str	r2, [r3, #40]	; 0x28
 8001710:	68fb      	ldr	r3, [r7, #12]
 8001712:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 8001714:	62da      	str	r2, [r3, #44]	; 0x2c
 8001716:	68fb      	ldr	r3, [r7, #12]
 8001718:	2200      	movs	r2, #0
 800171a:	f883 2030 	strb.w	r2, [r3, #48]	; 0x30
 800171e:	68fb      	ldr	r3, [r7, #12]
 8001720:	2200      	movs	r2, #0
 8001722:	865a      	strh	r2, [r3, #50]	; 0x32
 8001724:	68fb      	ldr	r3, [r7, #12]
 8001726:	2200      	movs	r2, #0
 8001728:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
 800172c:	68fb      	ldr	r3, [r7, #12]
 800172e:	2200      	movs	r2, #0
 8001730:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
 8001734:	68fb      	ldr	r3, [r7, #12]
 8001736:	3338      	adds	r3, #56	; 0x38
 8001738:	4618      	mov	r0, r3
 800173a:	f7ff f841 	bl	80007c0 <_ZN5TimerC1Ev>
	{

	}
 800173e:	68fb      	ldr	r3, [r7, #12]
 8001740:	4618      	mov	r0, r3
 8001742:	3710      	adds	r7, #16
 8001744:	46bd      	mov	sp, r7
 8001746:	bd80      	pop	{r7, pc}

08001748 <_ZN6DriverclEv>:

	void operator() () {
 8001748:	b5b0      	push	{r4, r5, r7, lr}
 800174a:	b082      	sub	sp, #8
 800174c:	af00      	add	r7, sp, #0
 800174e:	6078      	str	r0, [r7, #4]

		service();
 8001750:	687b      	ldr	r3, [r7, #4]
 8001752:	685b      	ldr	r3, [r3, #4]
 8001754:	4618      	mov	r0, r3
 8001756:	f000 ff9b 	bl	8002690 <_ZN7ServiceI7In_data8Out_dataEclEv>
		service.outData.error.open     = open_out  = bool (not end);
 800175a:	687b      	ldr	r3, [r7, #4]
 800175c:	69dd      	ldr	r5, [r3, #28]
 800175e:	687b      	ldr	r3, [r7, #4]
 8001760:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8001762:	4618      	mov	r0, r3
 8001764:	f7ff f932 	bl	80009cc <_ZN3PincvbEv>
 8001768:	4603      	mov	r3, r0
 800176a:	f083 0301 	eor.w	r3, r3, #1
 800176e:	b2da      	uxtb	r2, r3
 8001770:	687b      	ldr	r3, [r7, #4]
 8001772:	685c      	ldr	r4, [r3, #4]
 8001774:	4611      	mov	r1, r2
 8001776:	4628      	mov	r0, r5
 8001778:	f7ff f913 	bl	80009a2 <_ZN3PinaSEb>
 800177c:	4603      	mov	r3, r0
 800177e:	461a      	mov	r2, r3
 8001780:	f894 303e 	ldrb.w	r3, [r4, #62]	; 0x3e
 8001784:	f362 1304 	bfi	r3, r2, #4, #1
 8001788:	f884 303e 	strb.w	r3, [r4, #62]	; 0x3e
		service.outData.error.close    = close_out = bool (end);
 800178c:	687b      	ldr	r3, [r7, #4]
 800178e:	6a1d      	ldr	r5, [r3, #32]
 8001790:	687b      	ldr	r3, [r7, #4]
 8001792:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8001794:	4618      	mov	r0, r3
 8001796:	f7ff f919 	bl	80009cc <_ZN3PincvbEv>
 800179a:	4603      	mov	r3, r0
 800179c:	461a      	mov	r2, r3
 800179e:	687b      	ldr	r3, [r7, #4]
 80017a0:	685c      	ldr	r4, [r3, #4]
 80017a2:	4611      	mov	r1, r2
 80017a4:	4628      	mov	r0, r5
 80017a6:	f7ff f8fc 	bl	80009a2 <_ZN3PinaSEb>
 80017aa:	4603      	mov	r3, r0
 80017ac:	461a      	mov	r2, r3
 80017ae:	f894 303e 	ldrb.w	r3, [r4, #62]	; 0x3e
 80017b2:	f362 1345 	bfi	r3, r2, #5, #1
 80017b6:	f884 303e 	strb.w	r3, [r4, #62]	; 0x3e
		service.outData.error.open_in  = open_in;
 80017ba:	687b      	ldr	r3, [r7, #4]
 80017bc:	695a      	ldr	r2, [r3, #20]
 80017be:	687b      	ldr	r3, [r7, #4]
 80017c0:	685c      	ldr	r4, [r3, #4]
 80017c2:	4610      	mov	r0, r2
 80017c4:	f7ff f902 	bl	80009cc <_ZN3PincvbEv>
 80017c8:	4603      	mov	r3, r0
 80017ca:	461a      	mov	r2, r3
 80017cc:	f894 303e 	ldrb.w	r3, [r4, #62]	; 0x3e
 80017d0:	f362 1386 	bfi	r3, r2, #6, #1
 80017d4:	f884 303e 	strb.w	r3, [r4, #62]	; 0x3e
		service.outData.error.close_in = close_in;
 80017d8:	687b      	ldr	r3, [r7, #4]
 80017da:	699a      	ldr	r2, [r3, #24]
 80017dc:	687b      	ldr	r3, [r7, #4]
 80017de:	685c      	ldr	r4, [r3, #4]
 80017e0:	4610      	mov	r0, r2
 80017e2:	f7ff f8f3 	bl	80009cc <_ZN3PincvbEv>
 80017e6:	4603      	mov	r3, r0
 80017e8:	461a      	mov	r2, r3
 80017ea:	f894 303e 	ldrb.w	r3, [r4, #62]	; 0x3e
 80017ee:	f362 13c7 	bfi	r3, r2, #7, #1
 80017f2:	f884 303e 	strb.w	r3, [r4, #62]	; 0x3e

		if(service.outData.error.current
 80017f6:	687b      	ldr	r3, [r7, #4]
 80017f8:	685b      	ldr	r3, [r3, #4]
 80017fa:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 80017fe:	f3c3 0300 	ubfx	r3, r3, #0, #1
 8001802:	b2db      	uxtb	r3, r3
 8001804:	2b00      	cmp	r3, #0
 8001806:	d11e      	bne.n	8001846 <_ZN6DriverclEv+0xfe>
		or service.outData.error.voltage_board_low
 8001808:	687b      	ldr	r3, [r7, #4]
 800180a:	685b      	ldr	r3, [r3, #4]
 800180c:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 8001810:	f3c3 0340 	ubfx	r3, r3, #1, #1
 8001814:	b2db      	uxtb	r3, r3
 8001816:	2b00      	cmp	r3, #0
 8001818:	d115      	bne.n	8001846 <_ZN6DriverclEv+0xfe>
		or service.outData.error.voltage_drive_low
 800181a:	687b      	ldr	r3, [r7, #4]
 800181c:	685b      	ldr	r3, [r3, #4]
 800181e:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 8001822:	f3c3 03c0 	ubfx	r3, r3, #3, #1
 8001826:	b2db      	uxtb	r3, r3
 8001828:	2b00      	cmp	r3, #0
 800182a:	d10c      	bne.n	8001846 <_ZN6DriverclEv+0xfe>
		or service.outData.error.voltage_logic_low
 800182c:	687b      	ldr	r3, [r7, #4]
 800182e:	685b      	ldr	r3, [r3, #4]
 8001830:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 8001834:	f3c3 0380 	ubfx	r3, r3, #2, #1
 8001838:	b2db      	uxtb	r3, r3
 800183a:	2b00      	cmp	r3, #0
 800183c:	d103      	bne.n	8001846 <_ZN6DriverclEv+0xfe>
		/*or not convertor.check_holla()*/) {
//			enable = false;
//			state = wait;
//			convertor.stop();
		} else {
			enable = true;
 800183e:	687b      	ldr	r3, [r7, #4]
 8001840:	2201      	movs	r2, #1
 8001842:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
		}

		led_red = not enable;
 8001846:	687b      	ldr	r3, [r7, #4]
 8001848:	68da      	ldr	r2, [r3, #12]
 800184a:	687b      	ldr	r3, [r7, #4]
 800184c:	f893 3034 	ldrb.w	r3, [r3, #52]	; 0x34
 8001850:	f083 0301 	eor.w	r3, r3, #1
 8001854:	b2db      	uxtb	r3, r3
 8001856:	4619      	mov	r1, r3
 8001858:	4610      	mov	r0, r2
 800185a:	f7ff f8a2 	bl	80009a2 <_ZN3PinaSEb>
		led_green = not led_red;
 800185e:	687b      	ldr	r3, [r7, #4]
 8001860:	691c      	ldr	r4, [r3, #16]
 8001862:	687b      	ldr	r3, [r7, #4]
 8001864:	68db      	ldr	r3, [r3, #12]
 8001866:	4618      	mov	r0, r3
 8001868:	f7ff f8b0 	bl	80009cc <_ZN3PincvbEv>
 800186c:	4603      	mov	r3, r0
 800186e:	f083 0301 	eor.w	r3, r3, #1
 8001872:	b2db      	uxtb	r3, r3
 8001874:	4619      	mov	r1, r3
 8001876:	4620      	mov	r0, r4
 8001878:	f7ff f893 	bl	80009a2 <_ZN3PinaSEb>

		if(convertor.timer.timePassed() >= 100) {
 800187c:	687b      	ldr	r3, [r7, #4]
 800187e:	689b      	ldr	r3, [r3, #8]
 8001880:	3350      	adds	r3, #80	; 0x50
 8001882:	4618      	mov	r0, r3
 8001884:	f7ff f839 	bl	80008fa <_ZN5Timer10timePassedEv>
 8001888:	4603      	mov	r3, r0
 800188a:	2b63      	cmp	r3, #99	; 0x63
 800188c:	bf8c      	ite	hi
 800188e:	2301      	movhi	r3, #1
 8001890:	2300      	movls	r3, #0
 8001892:	b2db      	uxtb	r3, r3
 8001894:	2b00      	cmp	r3, #0
 8001896:	d009      	beq.n	80018ac <_ZN6DriverclEv+0x164>
			clamp = true;
 8001898:	687b      	ldr	r3, [r7, #4]
 800189a:	2201      	movs	r2, #1
 800189c:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
			convertor.timer.stop();
 80018a0:	687b      	ldr	r3, [r7, #4]
 80018a2:	689b      	ldr	r3, [r3, #8]
 80018a4:	3350      	adds	r3, #80	; 0x50
 80018a6:	4618      	mov	r0, r3
 80018a8:	f7fe fffb 	bl	80008a2 <_ZN5Timer4stopEv>
//		if (convertor.timer.event()) {
//			clamp = bool (convertor.steps() == prev_step);
//			prev_step = convertor.steps();
//		}
//
		if(clamp) {
 80018ac:	687b      	ldr	r3, [r7, #4]
 80018ae:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 80018b2:	2b00      	cmp	r3, #0
 80018b4:	d018      	beq.n	80018e8 <_ZN6DriverclEv+0x1a0>

			if(state == closing) {
 80018b6:	687b      	ldr	r3, [r7, #4]
 80018b8:	781b      	ldrb	r3, [r3, #0]
 80018ba:	2b02      	cmp	r3, #2
 80018bc:	d10d      	bne.n	80018da <_ZN6DriverclEv+0x192>
				convertor.stop();
 80018be:	687b      	ldr	r3, [r7, #4]
 80018c0:	689b      	ldr	r3, [r3, #8]
 80018c2:	4618      	mov	r0, r3
 80018c4:	f7ff fe76 	bl	80015b4 <_ZN9Convertor4stopEv>
				state = wait;
 80018c8:	687b      	ldr	r3, [r7, #4]
 80018ca:	2200      	movs	r2, #0
 80018cc:	701a      	strb	r2, [r3, #0]
				convertor.stop();
 80018ce:	687b      	ldr	r3, [r7, #4]
 80018d0:	689b      	ldr	r3, [r3, #8]
 80018d2:	4618      	mov	r0, r3
 80018d4:	f7ff fe6e 	bl	80015b4 <_ZN9Convertor4stopEv>
 80018d8:	e006      	b.n	80018e8 <_ZN6DriverclEv+0x1a0>
//				delay.start(100);
//				clamp = false;
			} else if(state == opening) {
 80018da:	687b      	ldr	r3, [r7, #4]
 80018dc:	781b      	ldrb	r3, [r3, #0]
 80018de:	2b01      	cmp	r3, #1
 80018e0:	d102      	bne.n	80018e8 <_ZN6DriverclEv+0x1a0>
				state = wait;
 80018e2:	687b      	ldr	r3, [r7, #4]
 80018e4:	2200      	movs	r2, #0
 80018e6:	701a      	strb	r2, [r3, #0]
			}
		}

		switch(state) {
 80018e8:	687b      	ldr	r3, [r7, #4]
 80018ea:	781b      	ldrb	r3, [r3, #0]
 80018ec:	2b03      	cmp	r3, #3
 80018ee:	f200 8163 	bhi.w	8001bb8 <_ZN6DriverclEv+0x470>
 80018f2:	a201      	add	r2, pc, #4	; (adr r2, 80018f8 <_ZN6DriverclEv+0x1b0>)
 80018f4:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80018f8:	08001909 	.word	0x08001909
 80018fc:	08001a45 	.word	0x08001a45
 8001900:	08001ae9 	.word	0x08001ae9
 8001904:	08001b6b 	.word	0x08001b6b
			case wait:
				if(enable) {
 8001908:	687b      	ldr	r3, [r7, #4]
 800190a:	f893 3034 	ldrb.w	r3, [r3, #52]	; 0x34
 800190e:	2b00      	cmp	r3, #0
 8001910:	f000 8089 	beq.w	8001a26 <_ZN6DriverclEv+0x2de>
					if(open_in and not begin and not clamp) {
 8001914:	687b      	ldr	r3, [r7, #4]
 8001916:	695b      	ldr	r3, [r3, #20]
 8001918:	4618      	mov	r0, r3
 800191a:	f7ff f857 	bl	80009cc <_ZN3PincvbEv>
 800191e:	4603      	mov	r3, r0
 8001920:	2b00      	cmp	r3, #0
 8001922:	d011      	beq.n	8001948 <_ZN6DriverclEv+0x200>
 8001924:	687b      	ldr	r3, [r7, #4]
 8001926:	f893 3030 	ldrb.w	r3, [r3, #48]	; 0x30
 800192a:	f083 0301 	eor.w	r3, r3, #1
 800192e:	b2db      	uxtb	r3, r3
 8001930:	2b00      	cmp	r3, #0
 8001932:	d009      	beq.n	8001948 <_ZN6DriverclEv+0x200>
 8001934:	687b      	ldr	r3, [r7, #4]
 8001936:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 800193a:	f083 0301 	eor.w	r3, r3, #1
 800193e:	b2db      	uxtb	r3, r3
 8001940:	2b00      	cmp	r3, #0
 8001942:	d001      	beq.n	8001948 <_ZN6DriverclEv+0x200>
 8001944:	2301      	movs	r3, #1
 8001946:	e000      	b.n	800194a <_ZN6DriverclEv+0x202>
 8001948:	2300      	movs	r3, #0
 800194a:	2b00      	cmp	r3, #0
 800194c:	d00e      	beq.n	800196c <_ZN6DriverclEv+0x224>
						convertor.power(95); convertor.forward(); state = opening;
 800194e:	687b      	ldr	r3, [r7, #4]
 8001950:	689b      	ldr	r3, [r3, #8]
 8001952:	215f      	movs	r1, #95	; 0x5f
 8001954:	4618      	mov	r0, r3
 8001956:	f7ff fd8f 	bl	8001478 <_ZN9Convertor5powerEt>
 800195a:	687b      	ldr	r3, [r7, #4]
 800195c:	689b      	ldr	r3, [r3, #8]
 800195e:	4618      	mov	r0, r3
 8001960:	f7ff fd66 	bl	8001430 <_ZN9Convertor7forwardEv>
 8001964:	687b      	ldr	r3, [r7, #4]
 8001966:	2201      	movs	r2, #1
 8001968:	701a      	strb	r2, [r3, #0]
 800196a:	e05c      	b.n	8001a26 <_ZN6DriverclEv+0x2de>
					} else if(close_in and not end and not clamp) {
 800196c:	687b      	ldr	r3, [r7, #4]
 800196e:	699b      	ldr	r3, [r3, #24]
 8001970:	4618      	mov	r0, r3
 8001972:	f7ff f82b 	bl	80009cc <_ZN3PincvbEv>
 8001976:	4603      	mov	r3, r0
 8001978:	2b00      	cmp	r3, #0
 800197a:	d014      	beq.n	80019a6 <_ZN6DriverclEv+0x25e>
 800197c:	687b      	ldr	r3, [r7, #4]
 800197e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8001980:	4618      	mov	r0, r3
 8001982:	f7ff f823 	bl	80009cc <_ZN3PincvbEv>
 8001986:	4603      	mov	r3, r0
 8001988:	f083 0301 	eor.w	r3, r3, #1
 800198c:	b2db      	uxtb	r3, r3
 800198e:	2b00      	cmp	r3, #0
 8001990:	d009      	beq.n	80019a6 <_ZN6DriverclEv+0x25e>
 8001992:	687b      	ldr	r3, [r7, #4]
 8001994:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 8001998:	f083 0301 	eor.w	r3, r3, #1
 800199c:	b2db      	uxtb	r3, r3
 800199e:	2b00      	cmp	r3, #0
 80019a0:	d001      	beq.n	80019a6 <_ZN6DriverclEv+0x25e>
 80019a2:	2301      	movs	r3, #1
 80019a4:	e000      	b.n	80019a8 <_ZN6DriverclEv+0x260>
 80019a6:	2300      	movs	r3, #0
 80019a8:	2b00      	cmp	r3, #0
 80019aa:	d00e      	beq.n	80019ca <_ZN6DriverclEv+0x282>
						convertor.power(95); convertor.back(); state = closing;
 80019ac:	687b      	ldr	r3, [r7, #4]
 80019ae:	689b      	ldr	r3, [r3, #8]
 80019b0:	215f      	movs	r1, #95	; 0x5f
 80019b2:	4618      	mov	r0, r3
 80019b4:	f7ff fd60 	bl	8001478 <_ZN9Convertor5powerEt>
 80019b8:	687b      	ldr	r3, [r7, #4]
 80019ba:	689b      	ldr	r3, [r3, #8]
 80019bc:	4618      	mov	r0, r3
 80019be:	f7ff fd49 	bl	8001454 <_ZN9Convertor4backEv>
 80019c2:	687b      	ldr	r3, [r7, #4]
 80019c4:	2202      	movs	r2, #2
 80019c6:	701a      	strb	r2, [r3, #0]
 80019c8:	e02d      	b.n	8001a26 <_ZN6DriverclEv+0x2de>
					} else if(not open_in and not close_in) {
 80019ca:	687b      	ldr	r3, [r7, #4]
 80019cc:	695b      	ldr	r3, [r3, #20]
 80019ce:	4618      	mov	r0, r3
 80019d0:	f7fe fffc 	bl	80009cc <_ZN3PincvbEv>
 80019d4:	4603      	mov	r3, r0
 80019d6:	f083 0301 	eor.w	r3, r3, #1
 80019da:	b2db      	uxtb	r3, r3
 80019dc:	2b00      	cmp	r3, #0
 80019de:	d00c      	beq.n	80019fa <_ZN6DriverclEv+0x2b2>
 80019e0:	687b      	ldr	r3, [r7, #4]
 80019e2:	699b      	ldr	r3, [r3, #24]
 80019e4:	4618      	mov	r0, r3
 80019e6:	f7fe fff1 	bl	80009cc <_ZN3PincvbEv>
 80019ea:	4603      	mov	r3, r0
 80019ec:	f083 0301 	eor.w	r3, r3, #1
 80019f0:	b2db      	uxtb	r3, r3
 80019f2:	2b00      	cmp	r3, #0
 80019f4:	d001      	beq.n	80019fa <_ZN6DriverclEv+0x2b2>
 80019f6:	2301      	movs	r3, #1
 80019f8:	e000      	b.n	80019fc <_ZN6DriverclEv+0x2b4>
 80019fa:	2300      	movs	r3, #0
 80019fc:	2b00      	cmp	r3, #0
 80019fe:	d00d      	beq.n	8001a1c <_ZN6DriverclEv+0x2d4>
						clamp = false; begin = false; convertor.stop();
 8001a00:	687b      	ldr	r3, [r7, #4]
 8001a02:	2200      	movs	r2, #0
 8001a04:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
 8001a08:	687b      	ldr	r3, [r7, #4]
 8001a0a:	2200      	movs	r2, #0
 8001a0c:	f883 2030 	strb.w	r2, [r3, #48]	; 0x30
 8001a10:	687b      	ldr	r3, [r7, #4]
 8001a12:	689b      	ldr	r3, [r3, #8]
 8001a14:	4618      	mov	r0, r3
 8001a16:	f7ff fdcd 	bl	80015b4 <_ZN9Convertor4stopEv>
 8001a1a:	e004      	b.n	8001a26 <_ZN6DriverclEv+0x2de>
					} else {
						 convertor.stop();
 8001a1c:	687b      	ldr	r3, [r7, #4]
 8001a1e:	689b      	ldr	r3, [r3, #8]
 8001a20:	4618      	mov	r0, r3
 8001a22:	f7ff fdc7 	bl	80015b4 <_ZN9Convertor4stopEv>
					}
				}
				if(end) convertor.reset_steps();
 8001a26:	687b      	ldr	r3, [r7, #4]
 8001a28:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8001a2a:	4618      	mov	r0, r3
 8001a2c:	f7fe ffce 	bl	80009cc <_ZN3PincvbEv>
 8001a30:	4603      	mov	r3, r0
 8001a32:	2b00      	cmp	r3, #0
 8001a34:	f000 80b9 	beq.w	8001baa <_ZN6DriverclEv+0x462>
 8001a38:	687b      	ldr	r3, [r7, #4]
 8001a3a:	689b      	ldr	r3, [r3, #8]
 8001a3c:	4618      	mov	r0, r3
 8001a3e:	f7ff fd45 	bl	80014cc <_ZN9Convertor11reset_stepsEv>
			break;
 8001a42:	e0b2      	b.n	8001baa <_ZN6DriverclEv+0x462>
			case opening:

				if(convertor.steps() >= 300) {
 8001a44:	687b      	ldr	r3, [r7, #4]
 8001a46:	689b      	ldr	r3, [r3, #8]
 8001a48:	4618      	mov	r0, r3
 8001a4a:	f7ff fd33 	bl	80014b4 <_ZN9Convertor5stepsEv>
 8001a4e:	4603      	mov	r3, r0
 8001a50:	461a      	mov	r2, r3
 8001a52:	f240 132b 	movw	r3, #299	; 0x12b
 8001a56:	429a      	cmp	r2, r3
 8001a58:	bfcc      	ite	gt
 8001a5a:	2301      	movgt	r3, #1
 8001a5c:	2300      	movle	r3, #0
 8001a5e:	b2db      	uxtb	r3, r3
 8001a60:	2b00      	cmp	r3, #0
 8001a62:	d005      	beq.n	8001a70 <_ZN6DriverclEv+0x328>
					convertor.power(30);
 8001a64:	687b      	ldr	r3, [r7, #4]
 8001a66:	689b      	ldr	r3, [r3, #8]
 8001a68:	211e      	movs	r1, #30
 8001a6a:	4618      	mov	r0, r3
 8001a6c:	f7ff fd04 	bl	8001478 <_ZN9Convertor5powerEt>
				}

				if( (not open_in or convertor.steps() >= 370)) {
 8001a70:	687b      	ldr	r3, [r7, #4]
 8001a72:	695b      	ldr	r3, [r3, #20]
 8001a74:	4618      	mov	r0, r3
 8001a76:	f7fe ffa9 	bl	80009cc <_ZN3PincvbEv>
 8001a7a:	4603      	mov	r3, r0
 8001a7c:	f083 0301 	eor.w	r3, r3, #1
 8001a80:	b2db      	uxtb	r3, r3
 8001a82:	2b00      	cmp	r3, #0
 8001a84:	d108      	bne.n	8001a98 <_ZN6DriverclEv+0x350>
 8001a86:	687b      	ldr	r3, [r7, #4]
 8001a88:	689b      	ldr	r3, [r3, #8]
 8001a8a:	4618      	mov	r0, r3
 8001a8c:	f7ff fd12 	bl	80014b4 <_ZN9Convertor5stepsEv>
 8001a90:	4603      	mov	r3, r0
 8001a92:	f5b3 7fb9 	cmp.w	r3, #370	; 0x172
 8001a96:	db01      	blt.n	8001a9c <_ZN6DriverclEv+0x354>
 8001a98:	2301      	movs	r3, #1
 8001a9a:	e000      	b.n	8001a9e <_ZN6DriverclEv+0x356>
 8001a9c:	2300      	movs	r3, #0
 8001a9e:	2b00      	cmp	r3, #0
 8001aa0:	f000 8085 	beq.w	8001bae <_ZN6DriverclEv+0x466>
					state = wait;
 8001aa4:	687b      	ldr	r3, [r7, #4]
 8001aa6:	2200      	movs	r2, #0
 8001aa8:	701a      	strb	r2, [r3, #0]
					convertor.stop();
 8001aaa:	687b      	ldr	r3, [r7, #4]
 8001aac:	689b      	ldr	r3, [r3, #8]
 8001aae:	4618      	mov	r0, r3
 8001ab0:	f7ff fd80 	bl	80015b4 <_ZN9Convertor4stopEv>
					if(convertor.steps() >= 370) {
 8001ab4:	687b      	ldr	r3, [r7, #4]
 8001ab6:	689b      	ldr	r3, [r3, #8]
 8001ab8:	4618      	mov	r0, r3
 8001aba:	f7ff fcfb 	bl	80014b4 <_ZN9Convertor5stepsEv>
 8001abe:	4603      	mov	r3, r0
 8001ac0:	461a      	mov	r2, r3
 8001ac2:	f240 1371 	movw	r3, #369	; 0x171
 8001ac6:	429a      	cmp	r2, r3
 8001ac8:	bfcc      	ite	gt
 8001aca:	2301      	movgt	r3, #1
 8001acc:	2300      	movle	r3, #0
 8001ace:	b2db      	uxtb	r3, r3
 8001ad0:	2b00      	cmp	r3, #0
 8001ad2:	d06c      	beq.n	8001bae <_ZN6DriverclEv+0x466>
						begin = true;
 8001ad4:	687b      	ldr	r3, [r7, #4]
 8001ad6:	2201      	movs	r2, #1
 8001ad8:	f883 2030 	strb.w	r2, [r3, #48]	; 0x30
						convertor.fix();
 8001adc:	687b      	ldr	r3, [r7, #4]
 8001ade:	689b      	ldr	r3, [r3, #8]
 8001ae0:	4618      	mov	r0, r3
 8001ae2:	f7ff fcff 	bl	80014e4 <_ZN9Convertor3fixEv>
					}

				}

			break;
 8001ae6:	e062      	b.n	8001bae <_ZN6DriverclEv+0x466>
			case closing:
				if (convertor.steps() <= 70) {
 8001ae8:	687b      	ldr	r3, [r7, #4]
 8001aea:	689b      	ldr	r3, [r3, #8]
 8001aec:	4618      	mov	r0, r3
 8001aee:	f7ff fce1 	bl	80014b4 <_ZN9Convertor5stepsEv>
 8001af2:	4603      	mov	r3, r0
 8001af4:	2b46      	cmp	r3, #70	; 0x46
 8001af6:	bfd4      	ite	le
 8001af8:	2301      	movle	r3, #1
 8001afa:	2300      	movgt	r3, #0
 8001afc:	b2db      	uxtb	r3, r3
 8001afe:	2b00      	cmp	r3, #0
 8001b00:	d005      	beq.n	8001b0e <_ZN6DriverclEv+0x3c6>
					convertor.power(30);
 8001b02:	687b      	ldr	r3, [r7, #4]
 8001b04:	689b      	ldr	r3, [r3, #8]
 8001b06:	211e      	movs	r1, #30
 8001b08:	4618      	mov	r0, r3
 8001b0a:	f7ff fcb5 	bl	8001478 <_ZN9Convertor5powerEt>
				}

				if(not close_in or end) {
 8001b0e:	687b      	ldr	r3, [r7, #4]
 8001b10:	699b      	ldr	r3, [r3, #24]
 8001b12:	4618      	mov	r0, r3
 8001b14:	f7fe ff5a 	bl	80009cc <_ZN3PincvbEv>
 8001b18:	4603      	mov	r3, r0
 8001b1a:	f083 0301 	eor.w	r3, r3, #1
 8001b1e:	b2db      	uxtb	r3, r3
 8001b20:	2b00      	cmp	r3, #0
 8001b22:	d107      	bne.n	8001b34 <_ZN6DriverclEv+0x3ec>
 8001b24:	687b      	ldr	r3, [r7, #4]
 8001b26:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8001b28:	4618      	mov	r0, r3
 8001b2a:	f7fe ff4f 	bl	80009cc <_ZN3PincvbEv>
 8001b2e:	4603      	mov	r3, r0
 8001b30:	2b00      	cmp	r3, #0
 8001b32:	d001      	beq.n	8001b38 <_ZN6DriverclEv+0x3f0>
 8001b34:	2301      	movs	r3, #1
 8001b36:	e000      	b.n	8001b3a <_ZN6DriverclEv+0x3f2>
 8001b38:	2300      	movs	r3, #0
 8001b3a:	2b00      	cmp	r3, #0
 8001b3c:	d039      	beq.n	8001bb2 <_ZN6DriverclEv+0x46a>
					state = wait;
 8001b3e:	687b      	ldr	r3, [r7, #4]
 8001b40:	2200      	movs	r2, #0
 8001b42:	701a      	strb	r2, [r3, #0]
					convertor.stop();
 8001b44:	687b      	ldr	r3, [r7, #4]
 8001b46:	689b      	ldr	r3, [r3, #8]
 8001b48:	4618      	mov	r0, r3
 8001b4a:	f7ff fd33 	bl	80015b4 <_ZN9Convertor4stopEv>
					if(end) convertor.reset_steps();
 8001b4e:	687b      	ldr	r3, [r7, #4]
 8001b50:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8001b52:	4618      	mov	r0, r3
 8001b54:	f7fe ff3a 	bl	80009cc <_ZN3PincvbEv>
 8001b58:	4603      	mov	r3, r0
 8001b5a:	2b00      	cmp	r3, #0
 8001b5c:	d029      	beq.n	8001bb2 <_ZN6DriverclEv+0x46a>
 8001b5e:	687b      	ldr	r3, [r7, #4]
 8001b60:	689b      	ldr	r3, [r3, #8]
 8001b62:	4618      	mov	r0, r3
 8001b64:	f7ff fcb2 	bl	80014cc <_ZN9Convertor11reset_stepsEv>
				}

			break;
 8001b68:	e023      	b.n	8001bb2 <_ZN6DriverclEv+0x46a>
			case alarm:
				if (delay.done()) {
 8001b6a:	687b      	ldr	r3, [r7, #4]
 8001b6c:	3338      	adds	r3, #56	; 0x38
 8001b6e:	4618      	mov	r0, r3
 8001b70:	f7fe fea6 	bl	80008c0 <_ZN5Timer4doneEv>
 8001b74:	4603      	mov	r3, r0
 8001b76:	2b00      	cmp	r3, #0
 8001b78:	d009      	beq.n	8001b8e <_ZN6DriverclEv+0x446>
					clamp = false;
 8001b7a:	687b      	ldr	r3, [r7, #4]
 8001b7c:	2200      	movs	r2, #0
 8001b7e:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
					delay.stop();
 8001b82:	687b      	ldr	r3, [r7, #4]
 8001b84:	3338      	adds	r3, #56	; 0x38
 8001b86:	4618      	mov	r0, r3
 8001b88:	f7fe fe8b 	bl	80008a2 <_ZN5Timer4stopEv>
//					convertor.power(99); convertor.forward();
				} else if (delay.isCount()) {
					convertor.stop();
				}
			break;
 8001b8c:	e013      	b.n	8001bb6 <_ZN6DriverclEv+0x46e>
				} else if (delay.isCount()) {
 8001b8e:	687b      	ldr	r3, [r7, #4]
 8001b90:	3338      	adds	r3, #56	; 0x38
 8001b92:	4618      	mov	r0, r3
 8001b94:	f7fe fea6 	bl	80008e4 <_ZN5Timer7isCountEv>
 8001b98:	4603      	mov	r3, r0
 8001b9a:	2b00      	cmp	r3, #0
 8001b9c:	d00b      	beq.n	8001bb6 <_ZN6DriverclEv+0x46e>
					convertor.stop();
 8001b9e:	687b      	ldr	r3, [r7, #4]
 8001ba0:	689b      	ldr	r3, [r3, #8]
 8001ba2:	4618      	mov	r0, r3
 8001ba4:	f7ff fd06 	bl	80015b4 <_ZN9Convertor4stopEv>
			break;
 8001ba8:	e005      	b.n	8001bb6 <_ZN6DriverclEv+0x46e>
			break;
 8001baa:	bf00      	nop
 8001bac:	e004      	b.n	8001bb8 <_ZN6DriverclEv+0x470>
			break;
 8001bae:	bf00      	nop
 8001bb0:	e002      	b.n	8001bb8 <_ZN6DriverclEv+0x470>
			break;
 8001bb2:	bf00      	nop
 8001bb4:	e000      	b.n	8001bb8 <_ZN6DriverclEv+0x470>
			break;
 8001bb6:	bf00      	nop

		} //switch(state)
	} //void operator()
 8001bb8:	bf00      	nop
 8001bba:	3708      	adds	r7, #8
 8001bbc:	46bd      	mov	sp, r7
 8001bbe:	bdb0      	pop	{r4, r5, r7, pc}

08001bc0 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8001bc0:	b590      	push	{r4, r7, lr}
 8001bc2:	f5ad 7d01 	sub.w	sp, sp, #516	; 0x204
 8001bc6:	af08      	add	r7, sp, #32
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8001bc8:	f001 fbec 	bl	80033a4 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8001bcc:	f000 f8f2 	bl	8001db4 <_Z18SystemClock_Configv>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8001bd0:	f000 fbdc 	bl	800238c <_ZL12MX_GPIO_Initv>
  MX_DMA_Init();
 8001bd4:	f000 fbac 	bl	8002330 <_ZL11MX_DMA_Initv>
  MX_ADC1_Init();
 8001bd8:	f000 f95a 	bl	8001e90 <_ZL12MX_ADC1_Initv>
  MX_CAN_Init();
 8001bdc:	f000 fa20 	bl	8002020 <_ZL11MX_CAN_Initv>
  MX_TIM1_Init();
 8001be0:	f000 fa58 	bl	8002094 <_ZL12MX_TIM1_Initv>

  MX_ADC2_Init();
 8001be4:	f000 f9c4 	bl	8001f70 <_ZL12MX_ADC2_Initv>
  MX_TIM3_Init();
 8001be8:	f000 fb0e 	bl	8002208 <_ZL12MX_TIM3_Initv>
  MX_USART3_UART_Init();
 8001bec:	f000 fb72 	bl	80022d4 <_ZL19MX_USART3_UART_Initv>
  /* USER CODE BEGIN 2 */

  decltype(auto) led_red    = Pin{GPIOA, LED_RED_Pin     };
 8001bf0:	f507 73ec 	add.w	r3, r7, #472	; 0x1d8
 8001bf4:	2240      	movs	r2, #64	; 0x40
 8001bf6:	4965      	ldr	r1, [pc, #404]	; (8001d8c <main+0x1cc>)
 8001bf8:	4618      	mov	r0, r3
 8001bfa:	f7fe fe89 	bl	8000910 <_ZN3PinC1EP12GPIO_TypeDeft>
  decltype(auto) led_green  = Pin{GPIOA, LED_GREEN_Pin   };
 8001bfe:	f507 73e8 	add.w	r3, r7, #464	; 0x1d0
 8001c02:	2280      	movs	r2, #128	; 0x80
 8001c04:	4961      	ldr	r1, [pc, #388]	; (8001d8c <main+0x1cc>)
 8001c06:	4618      	mov	r0, r3
 8001c08:	f7fe fe82 	bl	8000910 <_ZN3PinC1EP12GPIO_TypeDeft>
  decltype(auto) led_can    = Pin{GPIOC, LED_CAN_Pin     };
 8001c0c:	f507 73e4 	add.w	r3, r7, #456	; 0x1c8
 8001c10:	2210      	movs	r2, #16
 8001c12:	495f      	ldr	r1, [pc, #380]	; (8001d90 <main+0x1d0>)
 8001c14:	4618      	mov	r0, r3
 8001c16:	f7fe fe7b 	bl	8000910 <_ZN3PinC1EP12GPIO_TypeDeft>
  decltype(auto) open_in    = Pin{GPIOC, open_in_Pin     };
 8001c1a:	f507 73e0 	add.w	r3, r7, #448	; 0x1c0
 8001c1e:	2202      	movs	r2, #2
 8001c20:	495b      	ldr	r1, [pc, #364]	; (8001d90 <main+0x1d0>)
 8001c22:	4618      	mov	r0, r3
 8001c24:	f7fe fe74 	bl	8000910 <_ZN3PinC1EP12GPIO_TypeDeft>
  decltype(auto) close_in   = Pin{GPIOC, close_in_Pin    };
 8001c28:	f507 73dc 	add.w	r3, r7, #440	; 0x1b8
 8001c2c:	2204      	movs	r2, #4
 8001c2e:	4958      	ldr	r1, [pc, #352]	; (8001d90 <main+0x1d0>)
 8001c30:	4618      	mov	r0, r3
 8001c32:	f7fe fe6d 	bl	8000910 <_ZN3PinC1EP12GPIO_TypeDeft>
  decltype(auto) open_out   = Pin{GPIOB, open_out_Pin    };
 8001c36:	f507 73d8 	add.w	r3, r7, #432	; 0x1b0
 8001c3a:	2210      	movs	r2, #16
 8001c3c:	4955      	ldr	r1, [pc, #340]	; (8001d94 <main+0x1d4>)
 8001c3e:	4618      	mov	r0, r3
 8001c40:	f7fe fe66 	bl	8000910 <_ZN3PinC1EP12GPIO_TypeDeft>
  decltype(auto) close_out  = Pin{GPIOB, close_out_Pin   };
 8001c44:	f507 73d4 	add.w	r3, r7, #424	; 0x1a8
 8001c48:	2280      	movs	r2, #128	; 0x80
 8001c4a:	4952      	ldr	r1, [pc, #328]	; (8001d94 <main+0x1d4>)
 8001c4c:	4618      	mov	r0, r3
 8001c4e:	f7fe fe5f 	bl	8000910 <_ZN3PinC1EP12GPIO_TypeDeft>
  decltype(auto) open_fb    = Pin{GPIOB, fb_open_Pin     };
 8001c52:	f507 73d0 	add.w	r3, r7, #416	; 0x1a0
 8001c56:	2220      	movs	r2, #32
 8001c58:	494e      	ldr	r1, [pc, #312]	; (8001d94 <main+0x1d4>)
 8001c5a:	4618      	mov	r0, r3
 8001c5c:	f7fe fe58 	bl	8000910 <_ZN3PinC1EP12GPIO_TypeDeft>
  decltype(auto) close_fb   = Pin{GPIOB, fb_close_Pin    };
 8001c60:	f507 73cc 	add.w	r3, r7, #408	; 0x198
 8001c64:	2240      	movs	r2, #64	; 0x40
 8001c66:	494b      	ldr	r1, [pc, #300]	; (8001d94 <main+0x1d4>)
 8001c68:	4618      	mov	r0, r3
 8001c6a:	f7fe fe51 	bl	8000910 <_ZN3PinC1EP12GPIO_TypeDeft>
  decltype(auto) end        = Pin{GPIOC, end_in_Pin      };
 8001c6e:	f507 73c8 	add.w	r3, r7, #400	; 0x190
 8001c72:	2240      	movs	r2, #64	; 0x40
 8001c74:	4946      	ldr	r1, [pc, #280]	; (8001d90 <main+0x1d0>)
 8001c76:	4618      	mov	r0, r3
 8001c78:	f7fe fe4a 	bl	8000910 <_ZN3PinC1EP12GPIO_TypeDeft>
  decltype(auto) en_holla   = Pin{GPIOC, enable_holla_Pin};
 8001c7c:	f507 73c4 	add.w	r3, r7, #392	; 0x188
 8001c80:	f44f 7280 	mov.w	r2, #256	; 0x100
 8001c84:	4942      	ldr	r1, [pc, #264]	; (8001d90 <main+0x1d0>)
 8001c86:	4618      	mov	r0, r3
 8001c88:	f7fe fe42 	bl	8000910 <_ZN3PinC1EP12GPIO_TypeDeft>
  decltype(auto) error_holla= Pin{GPIOC, error_holla_Pin };
 8001c8c:	f507 73c0 	add.w	r3, r7, #384	; 0x180
 8001c90:	2280      	movs	r2, #128	; 0x80
 8001c92:	493f      	ldr	r1, [pc, #252]	; (8001d90 <main+0x1d0>)
 8001c94:	4618      	mov	r0, r3
 8001c96:	f7fe fe3b 	bl	8000910 <_ZN3PinC1EP12GPIO_TypeDeft>
  decltype(auto) phase_a_low= Pin{GPIOB, CH1_LOW_Pin     };
 8001c9a:	f507 73bc 	add.w	r3, r7, #376	; 0x178
 8001c9e:	f44f 5200 	mov.w	r2, #8192	; 0x2000
 8001ca2:	493c      	ldr	r1, [pc, #240]	; (8001d94 <main+0x1d4>)
 8001ca4:	4618      	mov	r0, r3
 8001ca6:	f7fe fe33 	bl	8000910 <_ZN3PinC1EP12GPIO_TypeDeft>
  decltype(auto) phase_b_low= Pin{GPIOB, CH2_LOW_Pin     };
 8001caa:	f507 73b8 	add.w	r3, r7, #368	; 0x170
 8001cae:	f44f 4280 	mov.w	r2, #16384	; 0x4000
 8001cb2:	4938      	ldr	r1, [pc, #224]	; (8001d94 <main+0x1d4>)
 8001cb4:	4618      	mov	r0, r3
 8001cb6:	f7fe fe2b 	bl	8000910 <_ZN3PinC1EP12GPIO_TypeDeft>
  decltype(auto) phase_c_low= Pin{GPIOB, CH3_LOW_Pin     };
 8001cba:	f507 73b4 	add.w	r3, r7, #360	; 0x168
 8001cbe:	f44f 4200 	mov.w	r2, #32768	; 0x8000
 8001cc2:	4934      	ldr	r1, [pc, #208]	; (8001d94 <main+0x1d4>)
 8001cc4:	4618      	mov	r0, r3
 8001cc6:	f7fe fe23 	bl	8000910 <_ZN3PinC1EP12GPIO_TypeDeft>

  decltype(auto) adc = ADC_ {adc_callback, adc_injected_callback, 3, 500};
 8001cca:	f507 7088 	add.w	r0, r7, #272	; 0x110
 8001cce:	f44f 73fa 	mov.w	r3, #500	; 0x1f4
 8001cd2:	9300      	str	r3, [sp, #0]
 8001cd4:	2303      	movs	r3, #3
 8001cd6:	4a30      	ldr	r2, [pc, #192]	; (8001d98 <main+0x1d8>)
 8001cd8:	4930      	ldr	r1, [pc, #192]	; (8001d9c <main+0x1dc>)
 8001cda:	f7fe ffbd 	bl	8000c58 <_ZN4ADC_C1ER9InterruptS1_ht>

  decltype(auto) uart = UART_<>{led_can};
 8001cde:	f507 72e4 	add.w	r2, r7, #456	; 0x1c8
 8001ce2:	f107 03f0 	add.w	r3, r7, #240	; 0xf0
 8001ce6:	4611      	mov	r1, r2
 8001ce8:	4618      	mov	r0, r3
 8001cea:	f000 fe37 	bl	800295c <_ZN5UART_ILj26EEC1ER3Pin>

  decltype(auto) service = Service<In_data, Out_data>{adc, uart, interrupt_dma, interrupt_uart};
 8001cee:	f107 02f0 	add.w	r2, r7, #240	; 0xf0
 8001cf2:	f507 7188 	add.w	r1, r7, #272	; 0x110
 8001cf6:	f107 00ac 	add.w	r0, r7, #172	; 0xac
 8001cfa:	4b29      	ldr	r3, [pc, #164]	; (8001da0 <main+0x1e0>)
 8001cfc:	9300      	str	r3, [sp, #0]
 8001cfe:	4b29      	ldr	r3, [pc, #164]	; (8001da4 <main+0x1e4>)
 8001d00:	f000 fe3e 	bl	8002980 <_ZN7ServiceI7In_data8Out_dataEC1ER4ADC_R5UART_ILj26EER9InterruptS9_>

  decltype(auto) convertor = Convertor{adc, period_callback, adc_comparator_callback, ext_holla_1_callback
	  	  	  	  	  	  	  	  	 , led_red
	  	  	  	  	  	  	  	  	 , en_holla, error_holla
									 , phase_a_low, phase_b_low, phase_c_low
  	  	  	  	  	  	  	  	  	  };
 8001d04:	f507 7188 	add.w	r1, r7, #272	; 0x110
 8001d08:	f107 004c 	add.w	r0, r7, #76	; 0x4c
 8001d0c:	f507 73b4 	add.w	r3, r7, #360	; 0x168
 8001d10:	9306      	str	r3, [sp, #24]
 8001d12:	f507 73b8 	add.w	r3, r7, #368	; 0x170
 8001d16:	9305      	str	r3, [sp, #20]
 8001d18:	f507 73bc 	add.w	r3, r7, #376	; 0x178
 8001d1c:	9304      	str	r3, [sp, #16]
 8001d1e:	f507 73c0 	add.w	r3, r7, #384	; 0x180
 8001d22:	9303      	str	r3, [sp, #12]
 8001d24:	f507 73c4 	add.w	r3, r7, #392	; 0x188
 8001d28:	9302      	str	r3, [sp, #8]
 8001d2a:	f507 73ec 	add.w	r3, r7, #472	; 0x1d8
 8001d2e:	9301      	str	r3, [sp, #4]
 8001d30:	4b1d      	ldr	r3, [pc, #116]	; (8001da8 <main+0x1e8>)
 8001d32:	9300      	str	r3, [sp, #0]
 8001d34:	4b1d      	ldr	r3, [pc, #116]	; (8001dac <main+0x1ec>)
 8001d36:	4a1e      	ldr	r2, [pc, #120]	; (8001db0 <main+0x1f0>)
 8001d38:	f7ff fafc 	bl	8001334 <_ZN9ConvertorC1ER4ADC_R9InterruptS3_S3_R3PinS5_S5_S5_S5_S5_>


  decltype(auto) driver = Driver{service, convertor, led_red, led_green, open_in, close_in, open_out, close_out, open_fb, close_fb, end};
 8001d3c:	f507 74ec 	add.w	r4, r7, #472	; 0x1d8
 8001d40:	f107 024c 	add.w	r2, r7, #76	; 0x4c
 8001d44:	f107 01ac 	add.w	r1, r7, #172	; 0xac
 8001d48:	1d38      	adds	r0, r7, #4
 8001d4a:	f507 73c8 	add.w	r3, r7, #400	; 0x190
 8001d4e:	9307      	str	r3, [sp, #28]
 8001d50:	f507 73cc 	add.w	r3, r7, #408	; 0x198
 8001d54:	9306      	str	r3, [sp, #24]
 8001d56:	f507 73d0 	add.w	r3, r7, #416	; 0x1a0
 8001d5a:	9305      	str	r3, [sp, #20]
 8001d5c:	f507 73d4 	add.w	r3, r7, #424	; 0x1a8
 8001d60:	9304      	str	r3, [sp, #16]
 8001d62:	f507 73d8 	add.w	r3, r7, #432	; 0x1b0
 8001d66:	9303      	str	r3, [sp, #12]
 8001d68:	f507 73dc 	add.w	r3, r7, #440	; 0x1b8
 8001d6c:	9302      	str	r3, [sp, #8]
 8001d6e:	f507 73e0 	add.w	r3, r7, #448	; 0x1c0
 8001d72:	9301      	str	r3, [sp, #4]
 8001d74:	f507 73e8 	add.w	r3, r7, #464	; 0x1d0
 8001d78:	9300      	str	r3, [sp, #0]
 8001d7a:	4623      	mov	r3, r4
 8001d7c:	f7ff fca0 	bl	80016c0 <_ZN6DriverC1ER7ServiceI7In_data8Out_dataER9ConvertorR3PinS8_S8_S8_S8_S8_S8_S8_S8_>
  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1)
  {

	  driver();
 8001d80:	1d3b      	adds	r3, r7, #4
 8001d82:	4618      	mov	r0, r3
 8001d84:	f7ff fce0 	bl	8001748 <_ZN6DriverclEv>
 8001d88:	e7fa      	b.n	8001d80 <main+0x1c0>
 8001d8a:	bf00      	nop
 8001d8c:	40010800 	.word	0x40010800
 8001d90:	40011000 	.word	0x40011000
 8001d94:	40010c00 	.word	0x40010c00
 8001d98:	20000334 	.word	0x20000334
 8001d9c:	20000330 	.word	0x20000330
 8001da0:	2000033c 	.word	0x2000033c
 8001da4:	20000338 	.word	0x20000338
 8001da8:	20000348 	.word	0x20000348
 8001dac:	20000344 	.word	0x20000344
 8001db0:	20000340 	.word	0x20000340

08001db4 <_Z18SystemClock_Configv>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8001db4:	b580      	push	{r7, lr}
 8001db6:	b096      	sub	sp, #88	; 0x58
 8001db8:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8001dba:	f107 0330 	add.w	r3, r7, #48	; 0x30
 8001dbe:	2228      	movs	r2, #40	; 0x28
 8001dc0:	2100      	movs	r1, #0
 8001dc2:	4618      	mov	r0, r3
 8001dc4:	f006 f818 	bl	8007df8 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8001dc8:	f107 031c 	add.w	r3, r7, #28
 8001dcc:	2200      	movs	r2, #0
 8001dce:	601a      	str	r2, [r3, #0]
 8001dd0:	605a      	str	r2, [r3, #4]
 8001dd2:	609a      	str	r2, [r3, #8]
 8001dd4:	60da      	str	r2, [r3, #12]
 8001dd6:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 8001dd8:	1d3b      	adds	r3, r7, #4
 8001dda:	2200      	movs	r2, #0
 8001ddc:	601a      	str	r2, [r3, #0]
 8001dde:	605a      	str	r2, [r3, #4]
 8001de0:	609a      	str	r2, [r3, #8]
 8001de2:	60da      	str	r2, [r3, #12]
 8001de4:	611a      	str	r2, [r3, #16]
 8001de6:	615a      	str	r2, [r3, #20]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSE;
 8001de8:	2301      	movs	r3, #1
 8001dea:	633b      	str	r3, [r7, #48]	; 0x30
  RCC_OscInitStruct.HSEState = RCC_HSE_ON;
 8001dec:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 8001df0:	637b      	str	r3, [r7, #52]	; 0x34
  RCC_OscInitStruct.HSEPredivValue = RCC_HSE_PREDIV_DIV2;
 8001df2:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 8001df6:	63bb      	str	r3, [r7, #56]	; 0x38
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 8001df8:	2301      	movs	r3, #1
 8001dfa:	643b      	str	r3, [r7, #64]	; 0x40
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8001dfc:	2302      	movs	r3, #2
 8001dfe:	64fb      	str	r3, [r7, #76]	; 0x4c
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 8001e00:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 8001e04:	653b      	str	r3, [r7, #80]	; 0x50
  RCC_OscInitStruct.PLL.PLLMUL = RCC_PLL_MUL9;
 8001e06:	f44f 13e0 	mov.w	r3, #1835008	; 0x1c0000
 8001e0a:	657b      	str	r3, [r7, #84]	; 0x54
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8001e0c:	f107 0330 	add.w	r3, r7, #48	; 0x30
 8001e10:	4618      	mov	r0, r3
 8001e12:	f003 fb13 	bl	800543c <HAL_RCC_OscConfig>
 8001e16:	4603      	mov	r3, r0
 8001e18:	2b00      	cmp	r3, #0
 8001e1a:	bf14      	ite	ne
 8001e1c:	2301      	movne	r3, #1
 8001e1e:	2300      	moveq	r3, #0
 8001e20:	b2db      	uxtb	r3, r3
 8001e22:	2b00      	cmp	r3, #0
 8001e24:	d001      	beq.n	8001e2a <_Z18SystemClock_Configv+0x76>
  {
    Error_Handler();
 8001e26:	f000 fb81 	bl	800252c <Error_Handler>
  }
  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8001e2a:	230f      	movs	r3, #15
 8001e2c:	61fb      	str	r3, [r7, #28]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8001e2e:	2302      	movs	r3, #2
 8001e30:	623b      	str	r3, [r7, #32]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8001e32:	2300      	movs	r3, #0
 8001e34:	627b      	str	r3, [r7, #36]	; 0x24
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV2;
 8001e36:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8001e3a:	62bb      	str	r3, [r7, #40]	; 0x28
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 8001e3c:	2300      	movs	r3, #0
 8001e3e:	62fb      	str	r3, [r7, #44]	; 0x2c

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_2) != HAL_OK)
 8001e40:	f107 031c 	add.w	r3, r7, #28
 8001e44:	2102      	movs	r1, #2
 8001e46:	4618      	mov	r0, r3
 8001e48:	f003 fd78 	bl	800593c <HAL_RCC_ClockConfig>
 8001e4c:	4603      	mov	r3, r0
 8001e4e:	2b00      	cmp	r3, #0
 8001e50:	bf14      	ite	ne
 8001e52:	2301      	movne	r3, #1
 8001e54:	2300      	moveq	r3, #0
 8001e56:	b2db      	uxtb	r3, r3
 8001e58:	2b00      	cmp	r3, #0
 8001e5a:	d001      	beq.n	8001e60 <_Z18SystemClock_Configv+0xac>
  {
    Error_Handler();
 8001e5c:	f000 fb66 	bl	800252c <Error_Handler>
  }
  PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_ADC;
 8001e60:	2302      	movs	r3, #2
 8001e62:	607b      	str	r3, [r7, #4]
  PeriphClkInit.AdcClockSelection = RCC_ADCPCLK2_DIV6;
 8001e64:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 8001e68:	60fb      	str	r3, [r7, #12]
  if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 8001e6a:	1d3b      	adds	r3, r7, #4
 8001e6c:	4618      	mov	r0, r3
 8001e6e:	f003 fef5 	bl	8005c5c <HAL_RCCEx_PeriphCLKConfig>
 8001e72:	4603      	mov	r3, r0
 8001e74:	2b00      	cmp	r3, #0
 8001e76:	bf14      	ite	ne
 8001e78:	2301      	movne	r3, #1
 8001e7a:	2300      	moveq	r3, #0
 8001e7c:	b2db      	uxtb	r3, r3
 8001e7e:	2b00      	cmp	r3, #0
 8001e80:	d001      	beq.n	8001e86 <_Z18SystemClock_Configv+0xd2>
  {
    Error_Handler();
 8001e82:	f000 fb53 	bl	800252c <Error_Handler>
  }
}
 8001e86:	bf00      	nop
 8001e88:	3758      	adds	r7, #88	; 0x58
 8001e8a:	46bd      	mov	sp, r7
 8001e8c:	bd80      	pop	{r7, pc}
	...

08001e90 <_ZL12MX_ADC1_Initv>:
  * @brief ADC1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_ADC1_Init(void)
{
 8001e90:	b580      	push	{r7, lr}
 8001e92:	b084      	sub	sp, #16
 8001e94:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN ADC1_Init 0 */

  /* USER CODE END ADC1_Init 0 */

  ADC_ChannelConfTypeDef sConfig = {0};
 8001e96:	1d3b      	adds	r3, r7, #4
 8001e98:	2200      	movs	r2, #0
 8001e9a:	601a      	str	r2, [r3, #0]
 8001e9c:	605a      	str	r2, [r3, #4]
 8001e9e:	609a      	str	r2, [r3, #8]
  /* USER CODE BEGIN ADC1_Init 1 */

  /* USER CODE END ADC1_Init 1 */
  /** Common config
  */
  hadc1.Instance = ADC1;
 8001ea0:	4b31      	ldr	r3, [pc, #196]	; (8001f68 <_ZL12MX_ADC1_Initv+0xd8>)
 8001ea2:	4a32      	ldr	r2, [pc, #200]	; (8001f6c <_ZL12MX_ADC1_Initv+0xdc>)
 8001ea4:	601a      	str	r2, [r3, #0]
  hadc1.Init.ScanConvMode = ADC_SCAN_ENABLE;
 8001ea6:	4b30      	ldr	r3, [pc, #192]	; (8001f68 <_ZL12MX_ADC1_Initv+0xd8>)
 8001ea8:	f44f 7280 	mov.w	r2, #256	; 0x100
 8001eac:	609a      	str	r2, [r3, #8]
  hadc1.Init.ContinuousConvMode = DISABLE;
 8001eae:	4b2e      	ldr	r3, [pc, #184]	; (8001f68 <_ZL12MX_ADC1_Initv+0xd8>)
 8001eb0:	2200      	movs	r2, #0
 8001eb2:	731a      	strb	r2, [r3, #12]
  hadc1.Init.DiscontinuousConvMode = DISABLE;
 8001eb4:	4b2c      	ldr	r3, [pc, #176]	; (8001f68 <_ZL12MX_ADC1_Initv+0xd8>)
 8001eb6:	2200      	movs	r2, #0
 8001eb8:	751a      	strb	r2, [r3, #20]
  hadc1.Init.ExternalTrigConv = ADC_SOFTWARE_START;
 8001eba:	4b2b      	ldr	r3, [pc, #172]	; (8001f68 <_ZL12MX_ADC1_Initv+0xd8>)
 8001ebc:	f44f 2260 	mov.w	r2, #917504	; 0xe0000
 8001ec0:	61da      	str	r2, [r3, #28]
  hadc1.Init.DataAlign = ADC_DATAALIGN_RIGHT;
 8001ec2:	4b29      	ldr	r3, [pc, #164]	; (8001f68 <_ZL12MX_ADC1_Initv+0xd8>)
 8001ec4:	2200      	movs	r2, #0
 8001ec6:	605a      	str	r2, [r3, #4]
  hadc1.Init.NbrOfConversion = 3;
 8001ec8:	4b27      	ldr	r3, [pc, #156]	; (8001f68 <_ZL12MX_ADC1_Initv+0xd8>)
 8001eca:	2203      	movs	r2, #3
 8001ecc:	611a      	str	r2, [r3, #16]
  if (HAL_ADC_Init(&hadc1) != HAL_OK)
 8001ece:	4826      	ldr	r0, [pc, #152]	; (8001f68 <_ZL12MX_ADC1_Initv+0xd8>)
 8001ed0:	f001 fab8 	bl	8003444 <HAL_ADC_Init>
 8001ed4:	4603      	mov	r3, r0
 8001ed6:	2b00      	cmp	r3, #0
 8001ed8:	bf14      	ite	ne
 8001eda:	2301      	movne	r3, #1
 8001edc:	2300      	moveq	r3, #0
 8001ede:	b2db      	uxtb	r3, r3
 8001ee0:	2b00      	cmp	r3, #0
 8001ee2:	d001      	beq.n	8001ee8 <_ZL12MX_ADC1_Initv+0x58>
  {
    Error_Handler();
 8001ee4:	f000 fb22 	bl	800252c <Error_Handler>
  }
  /** Configure Regular Channel
  */
  sConfig.Channel = ADC_CHANNEL_0;
 8001ee8:	2300      	movs	r3, #0
 8001eea:	607b      	str	r3, [r7, #4]
  sConfig.Rank = ADC_REGULAR_RANK_1;
 8001eec:	2301      	movs	r3, #1
 8001eee:	60bb      	str	r3, [r7, #8]
  sConfig.SamplingTime = ADC_SAMPLETIME_13CYCLES_5;
 8001ef0:	2302      	movs	r3, #2
 8001ef2:	60fb      	str	r3, [r7, #12]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 8001ef4:	1d3b      	adds	r3, r7, #4
 8001ef6:	4619      	mov	r1, r3
 8001ef8:	481b      	ldr	r0, [pc, #108]	; (8001f68 <_ZL12MX_ADC1_Initv+0xd8>)
 8001efa:	f001 fd89 	bl	8003a10 <HAL_ADC_ConfigChannel>
 8001efe:	4603      	mov	r3, r0
 8001f00:	2b00      	cmp	r3, #0
 8001f02:	bf14      	ite	ne
 8001f04:	2301      	movne	r3, #1
 8001f06:	2300      	moveq	r3, #0
 8001f08:	b2db      	uxtb	r3, r3
 8001f0a:	2b00      	cmp	r3, #0
 8001f0c:	d001      	beq.n	8001f12 <_ZL12MX_ADC1_Initv+0x82>
  {
    Error_Handler();
 8001f0e:	f000 fb0d 	bl	800252c <Error_Handler>
  }
  /** Configure Regular Channel
  */
  sConfig.Channel = ADC_CHANNEL_1;
 8001f12:	2301      	movs	r3, #1
 8001f14:	607b      	str	r3, [r7, #4]
  sConfig.Rank = ADC_REGULAR_RANK_2;
 8001f16:	2302      	movs	r3, #2
 8001f18:	60bb      	str	r3, [r7, #8]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 8001f1a:	1d3b      	adds	r3, r7, #4
 8001f1c:	4619      	mov	r1, r3
 8001f1e:	4812      	ldr	r0, [pc, #72]	; (8001f68 <_ZL12MX_ADC1_Initv+0xd8>)
 8001f20:	f001 fd76 	bl	8003a10 <HAL_ADC_ConfigChannel>
 8001f24:	4603      	mov	r3, r0
 8001f26:	2b00      	cmp	r3, #0
 8001f28:	bf14      	ite	ne
 8001f2a:	2301      	movne	r3, #1
 8001f2c:	2300      	moveq	r3, #0
 8001f2e:	b2db      	uxtb	r3, r3
 8001f30:	2b00      	cmp	r3, #0
 8001f32:	d001      	beq.n	8001f38 <_ZL12MX_ADC1_Initv+0xa8>
  {
    Error_Handler();
 8001f34:	f000 fafa 	bl	800252c <Error_Handler>
  }
  /** Configure Regular Channel
  */
  sConfig.Channel = ADC_CHANNEL_2;
 8001f38:	2302      	movs	r3, #2
 8001f3a:	607b      	str	r3, [r7, #4]
  sConfig.Rank = ADC_REGULAR_RANK_3;
 8001f3c:	2303      	movs	r3, #3
 8001f3e:	60bb      	str	r3, [r7, #8]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 8001f40:	1d3b      	adds	r3, r7, #4
 8001f42:	4619      	mov	r1, r3
 8001f44:	4808      	ldr	r0, [pc, #32]	; (8001f68 <_ZL12MX_ADC1_Initv+0xd8>)
 8001f46:	f001 fd63 	bl	8003a10 <HAL_ADC_ConfigChannel>
 8001f4a:	4603      	mov	r3, r0
 8001f4c:	2b00      	cmp	r3, #0
 8001f4e:	bf14      	ite	ne
 8001f50:	2301      	movne	r3, #1
 8001f52:	2300      	moveq	r3, #0
 8001f54:	b2db      	uxtb	r3, r3
 8001f56:	2b00      	cmp	r3, #0
 8001f58:	d001      	beq.n	8001f5e <_ZL12MX_ADC1_Initv+0xce>
  {
    Error_Handler();
 8001f5a:	f000 fae7 	bl	800252c <Error_Handler>
  }
  /* USER CODE BEGIN ADC1_Init 2 */

  /* USER CODE END ADC1_Init 2 */

}
 8001f5e:	bf00      	nop
 8001f60:	3710      	adds	r7, #16
 8001f62:	46bd      	mov	sp, r7
 8001f64:	bd80      	pop	{r7, pc}
 8001f66:	bf00      	nop
 8001f68:	20000104 	.word	0x20000104
 8001f6c:	40012400 	.word	0x40012400

08001f70 <_ZL12MX_ADC2_Initv>:
  * @brief ADC2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_ADC2_Init(void)
{
 8001f70:	b580      	push	{r7, lr}
 8001f72:	b088      	sub	sp, #32
 8001f74:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN ADC2_Init 0 */

  /* USER CODE END ADC2_Init 0 */

  ADC_InjectionConfTypeDef sConfigInjected = {0};
 8001f76:	1d3b      	adds	r3, r7, #4
 8001f78:	2200      	movs	r2, #0
 8001f7a:	601a      	str	r2, [r3, #0]
 8001f7c:	605a      	str	r2, [r3, #4]
 8001f7e:	609a      	str	r2, [r3, #8]
 8001f80:	60da      	str	r2, [r3, #12]
 8001f82:	611a      	str	r2, [r3, #16]
 8001f84:	615a      	str	r2, [r3, #20]
 8001f86:	619a      	str	r2, [r3, #24]
  /* USER CODE BEGIN ADC2_Init 1 */

  /* USER CODE END ADC2_Init 1 */
  /** Common config
  */
  hadc2.Instance = ADC2;
 8001f88:	4b23      	ldr	r3, [pc, #140]	; (8002018 <_ZL12MX_ADC2_Initv+0xa8>)
 8001f8a:	4a24      	ldr	r2, [pc, #144]	; (800201c <_ZL12MX_ADC2_Initv+0xac>)
 8001f8c:	601a      	str	r2, [r3, #0]
  hadc2.Init.ScanConvMode = ADC_SCAN_DISABLE;
 8001f8e:	4b22      	ldr	r3, [pc, #136]	; (8002018 <_ZL12MX_ADC2_Initv+0xa8>)
 8001f90:	2200      	movs	r2, #0
 8001f92:	609a      	str	r2, [r3, #8]
  hadc2.Init.ContinuousConvMode = DISABLE;
 8001f94:	4b20      	ldr	r3, [pc, #128]	; (8002018 <_ZL12MX_ADC2_Initv+0xa8>)
 8001f96:	2200      	movs	r2, #0
 8001f98:	731a      	strb	r2, [r3, #12]
  hadc2.Init.DiscontinuousConvMode = DISABLE;
 8001f9a:	4b1f      	ldr	r3, [pc, #124]	; (8002018 <_ZL12MX_ADC2_Initv+0xa8>)
 8001f9c:	2200      	movs	r2, #0
 8001f9e:	751a      	strb	r2, [r3, #20]
  hadc2.Init.ExternalTrigConv = ADC_SOFTWARE_START;
 8001fa0:	4b1d      	ldr	r3, [pc, #116]	; (8002018 <_ZL12MX_ADC2_Initv+0xa8>)
 8001fa2:	f44f 2260 	mov.w	r2, #917504	; 0xe0000
 8001fa6:	61da      	str	r2, [r3, #28]
  hadc2.Init.DataAlign = ADC_DATAALIGN_RIGHT;
 8001fa8:	4b1b      	ldr	r3, [pc, #108]	; (8002018 <_ZL12MX_ADC2_Initv+0xa8>)
 8001faa:	2200      	movs	r2, #0
 8001fac:	605a      	str	r2, [r3, #4]
  hadc2.Init.NbrOfConversion = 1;
 8001fae:	4b1a      	ldr	r3, [pc, #104]	; (8002018 <_ZL12MX_ADC2_Initv+0xa8>)
 8001fb0:	2201      	movs	r2, #1
 8001fb2:	611a      	str	r2, [r3, #16]
  if (HAL_ADC_Init(&hadc2) != HAL_OK)
 8001fb4:	4818      	ldr	r0, [pc, #96]	; (8002018 <_ZL12MX_ADC2_Initv+0xa8>)
 8001fb6:	f001 fa45 	bl	8003444 <HAL_ADC_Init>
 8001fba:	4603      	mov	r3, r0
 8001fbc:	2b00      	cmp	r3, #0
 8001fbe:	bf14      	ite	ne
 8001fc0:	2301      	movne	r3, #1
 8001fc2:	2300      	moveq	r3, #0
 8001fc4:	b2db      	uxtb	r3, r3
 8001fc6:	2b00      	cmp	r3, #0
 8001fc8:	d001      	beq.n	8001fce <_ZL12MX_ADC2_Initv+0x5e>
  {
    Error_Handler();
 8001fca:	f000 faaf 	bl	800252c <Error_Handler>
  }
  /** Configure Injected Channel
  */
  sConfigInjected.InjectedChannel = ADC_CHANNEL_10;
 8001fce:	230a      	movs	r3, #10
 8001fd0:	607b      	str	r3, [r7, #4]
  sConfigInjected.InjectedRank = ADC_INJECTED_RANK_1;
 8001fd2:	2301      	movs	r3, #1
 8001fd4:	60bb      	str	r3, [r7, #8]
  sConfigInjected.InjectedNbrOfConversion = 1;
 8001fd6:	2301      	movs	r3, #1
 8001fd8:	617b      	str	r3, [r7, #20]
  sConfigInjected.InjectedSamplingTime = ADC_SAMPLETIME_13CYCLES_5;
 8001fda:	2302      	movs	r3, #2
 8001fdc:	60fb      	str	r3, [r7, #12]
  sConfigInjected.ExternalTrigInjecConv = ADC_INJECTED_SOFTWARE_START;
 8001fde:	f44f 43e0 	mov.w	r3, #28672	; 0x7000
 8001fe2:	61fb      	str	r3, [r7, #28]
  sConfigInjected.AutoInjectedConv = DISABLE;
 8001fe4:	2300      	movs	r3, #0
 8001fe6:	767b      	strb	r3, [r7, #25]
  sConfigInjected.InjectedDiscontinuousConvMode = DISABLE;
 8001fe8:	2300      	movs	r3, #0
 8001fea:	763b      	strb	r3, [r7, #24]
  sConfigInjected.InjectedOffset = 0;
 8001fec:	2300      	movs	r3, #0
 8001fee:	613b      	str	r3, [r7, #16]
  if (HAL_ADCEx_InjectedConfigChannel(&hadc2, &sConfigInjected) != HAL_OK)
 8001ff0:	1d3b      	adds	r3, r7, #4
 8001ff2:	4619      	mov	r1, r3
 8001ff4:	4808      	ldr	r0, [pc, #32]	; (8002018 <_ZL12MX_ADC2_Initv+0xa8>)
 8001ff6:	f002 f80b 	bl	8004010 <HAL_ADCEx_InjectedConfigChannel>
 8001ffa:	4603      	mov	r3, r0
 8001ffc:	2b00      	cmp	r3, #0
 8001ffe:	bf14      	ite	ne
 8002000:	2301      	movne	r3, #1
 8002002:	2300      	moveq	r3, #0
 8002004:	b2db      	uxtb	r3, r3
 8002006:	2b00      	cmp	r3, #0
 8002008:	d001      	beq.n	800200e <_ZL12MX_ADC2_Initv+0x9e>
  {
    Error_Handler();
 800200a:	f000 fa8f 	bl	800252c <Error_Handler>
  }
  /* USER CODE BEGIN ADC2_Init 2 */

  /* USER CODE END ADC2_Init 2 */

}
 800200e:	bf00      	nop
 8002010:	3720      	adds	r7, #32
 8002012:	46bd      	mov	sp, r7
 8002014:	bd80      	pop	{r7, pc}
 8002016:	bf00      	nop
 8002018:	20000134 	.word	0x20000134
 800201c:	40012800 	.word	0x40012800

08002020 <_ZL11MX_CAN_Initv>:
  * @brief CAN Initialization Function
  * @param None
  * @retval None
  */
static void MX_CAN_Init(void)
{
 8002020:	b580      	push	{r7, lr}
 8002022:	af00      	add	r7, sp, #0
  /* USER CODE END CAN_Init 0 */

  /* USER CODE BEGIN CAN_Init 1 */

  /* USER CODE END CAN_Init 1 */
  hcan.Instance = CAN1;
 8002024:	4b19      	ldr	r3, [pc, #100]	; (800208c <_ZL11MX_CAN_Initv+0x6c>)
 8002026:	4a1a      	ldr	r2, [pc, #104]	; (8002090 <_ZL11MX_CAN_Initv+0x70>)
 8002028:	601a      	str	r2, [r3, #0]
  hcan.Init.Prescaler = 16;
 800202a:	4b18      	ldr	r3, [pc, #96]	; (800208c <_ZL11MX_CAN_Initv+0x6c>)
 800202c:	2210      	movs	r2, #16
 800202e:	605a      	str	r2, [r3, #4]
  hcan.Init.Mode = CAN_MODE_NORMAL;
 8002030:	4b16      	ldr	r3, [pc, #88]	; (800208c <_ZL11MX_CAN_Initv+0x6c>)
 8002032:	2200      	movs	r2, #0
 8002034:	609a      	str	r2, [r3, #8]
  hcan.Init.SyncJumpWidth = CAN_SJW_1TQ;
 8002036:	4b15      	ldr	r3, [pc, #84]	; (800208c <_ZL11MX_CAN_Initv+0x6c>)
 8002038:	2200      	movs	r2, #0
 800203a:	60da      	str	r2, [r3, #12]
  hcan.Init.TimeSeg1 = CAN_BS1_1TQ;
 800203c:	4b13      	ldr	r3, [pc, #76]	; (800208c <_ZL11MX_CAN_Initv+0x6c>)
 800203e:	2200      	movs	r2, #0
 8002040:	611a      	str	r2, [r3, #16]
  hcan.Init.TimeSeg2 = CAN_BS2_1TQ;
 8002042:	4b12      	ldr	r3, [pc, #72]	; (800208c <_ZL11MX_CAN_Initv+0x6c>)
 8002044:	2200      	movs	r2, #0
 8002046:	615a      	str	r2, [r3, #20]
  hcan.Init.TimeTriggeredMode = DISABLE;
 8002048:	4b10      	ldr	r3, [pc, #64]	; (800208c <_ZL11MX_CAN_Initv+0x6c>)
 800204a:	2200      	movs	r2, #0
 800204c:	761a      	strb	r2, [r3, #24]
  hcan.Init.AutoBusOff = DISABLE;
 800204e:	4b0f      	ldr	r3, [pc, #60]	; (800208c <_ZL11MX_CAN_Initv+0x6c>)
 8002050:	2200      	movs	r2, #0
 8002052:	765a      	strb	r2, [r3, #25]
  hcan.Init.AutoWakeUp = DISABLE;
 8002054:	4b0d      	ldr	r3, [pc, #52]	; (800208c <_ZL11MX_CAN_Initv+0x6c>)
 8002056:	2200      	movs	r2, #0
 8002058:	769a      	strb	r2, [r3, #26]
  hcan.Init.AutoRetransmission = DISABLE;
 800205a:	4b0c      	ldr	r3, [pc, #48]	; (800208c <_ZL11MX_CAN_Initv+0x6c>)
 800205c:	2200      	movs	r2, #0
 800205e:	76da      	strb	r2, [r3, #27]
  hcan.Init.ReceiveFifoLocked = DISABLE;
 8002060:	4b0a      	ldr	r3, [pc, #40]	; (800208c <_ZL11MX_CAN_Initv+0x6c>)
 8002062:	2200      	movs	r2, #0
 8002064:	771a      	strb	r2, [r3, #28]
  hcan.Init.TransmitFifoPriority = DISABLE;
 8002066:	4b09      	ldr	r3, [pc, #36]	; (800208c <_ZL11MX_CAN_Initv+0x6c>)
 8002068:	2200      	movs	r2, #0
 800206a:	775a      	strb	r2, [r3, #29]
  if (HAL_CAN_Init(&hcan) != HAL_OK)
 800206c:	4807      	ldr	r0, [pc, #28]	; (800208c <_ZL11MX_CAN_Initv+0x6c>)
 800206e:	f002 f97b 	bl	8004368 <HAL_CAN_Init>
 8002072:	4603      	mov	r3, r0
 8002074:	2b00      	cmp	r3, #0
 8002076:	bf14      	ite	ne
 8002078:	2301      	movne	r3, #1
 800207a:	2300      	moveq	r3, #0
 800207c:	b2db      	uxtb	r3, r3
 800207e:	2b00      	cmp	r3, #0
 8002080:	d001      	beq.n	8002086 <_ZL11MX_CAN_Initv+0x66>
  {
    Error_Handler();
 8002082:	f000 fa53 	bl	800252c <Error_Handler>
  }
  /* USER CODE BEGIN CAN_Init 2 */

  /* USER CODE END CAN_Init 2 */

}
 8002086:	bf00      	nop
 8002088:	bd80      	pop	{r7, pc}
 800208a:	bf00      	nop
 800208c:	200001a8 	.word	0x200001a8
 8002090:	40006400 	.word	0x40006400

08002094 <_ZL12MX_TIM1_Initv>:
  * @brief TIM1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM1_Init(void)
{
 8002094:	b580      	push	{r7, lr}
 8002096:	b092      	sub	sp, #72	; 0x48
 8002098:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM1_Init 0 */

  /* USER CODE END TIM1_Init 0 */

  TIM_MasterConfigTypeDef sMasterConfig = {0};
 800209a:	f107 0340 	add.w	r3, r7, #64	; 0x40
 800209e:	2200      	movs	r2, #0
 80020a0:	601a      	str	r2, [r3, #0]
 80020a2:	605a      	str	r2, [r3, #4]
  TIM_OC_InitTypeDef sConfigOC = {0};
 80020a4:	f107 0324 	add.w	r3, r7, #36	; 0x24
 80020a8:	2200      	movs	r2, #0
 80020aa:	601a      	str	r2, [r3, #0]
 80020ac:	605a      	str	r2, [r3, #4]
 80020ae:	609a      	str	r2, [r3, #8]
 80020b0:	60da      	str	r2, [r3, #12]
 80020b2:	611a      	str	r2, [r3, #16]
 80020b4:	615a      	str	r2, [r3, #20]
 80020b6:	619a      	str	r2, [r3, #24]
  TIM_BreakDeadTimeConfigTypeDef sBreakDeadTimeConfig = {0};
 80020b8:	1d3b      	adds	r3, r7, #4
 80020ba:	2220      	movs	r2, #32
 80020bc:	2100      	movs	r1, #0
 80020be:	4618      	mov	r0, r3
 80020c0:	f005 fe9a 	bl	8007df8 <memset>

  /* USER CODE BEGIN TIM1_Init 1 */

  /* USER CODE END TIM1_Init 1 */
  htim1.Instance = TIM1;
 80020c4:	4b4e      	ldr	r3, [pc, #312]	; (8002200 <_ZL12MX_TIM1_Initv+0x16c>)
 80020c6:	4a4f      	ldr	r2, [pc, #316]	; (8002204 <_ZL12MX_TIM1_Initv+0x170>)
 80020c8:	601a      	str	r2, [r3, #0]
  htim1.Init.Prescaler = 0;
 80020ca:	4b4d      	ldr	r3, [pc, #308]	; (8002200 <_ZL12MX_TIM1_Initv+0x16c>)
 80020cc:	2200      	movs	r2, #0
 80020ce:	605a      	str	r2, [r3, #4]
  htim1.Init.CounterMode = TIM_COUNTERMODE_UP;
 80020d0:	4b4b      	ldr	r3, [pc, #300]	; (8002200 <_ZL12MX_TIM1_Initv+0x16c>)
 80020d2:	2200      	movs	r2, #0
 80020d4:	609a      	str	r2, [r3, #8]
  htim1.Init.Period = 7199;
 80020d6:	4b4a      	ldr	r3, [pc, #296]	; (8002200 <_ZL12MX_TIM1_Initv+0x16c>)
 80020d8:	f641 421f 	movw	r2, #7199	; 0x1c1f
 80020dc:	60da      	str	r2, [r3, #12]
  htim1.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 80020de:	4b48      	ldr	r3, [pc, #288]	; (8002200 <_ZL12MX_TIM1_Initv+0x16c>)
 80020e0:	2200      	movs	r2, #0
 80020e2:	611a      	str	r2, [r3, #16]
  htim1.Init.RepetitionCounter = 0;
 80020e4:	4b46      	ldr	r3, [pc, #280]	; (8002200 <_ZL12MX_TIM1_Initv+0x16c>)
 80020e6:	2200      	movs	r2, #0
 80020e8:	615a      	str	r2, [r3, #20]
  htim1.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 80020ea:	4b45      	ldr	r3, [pc, #276]	; (8002200 <_ZL12MX_TIM1_Initv+0x16c>)
 80020ec:	2200      	movs	r2, #0
 80020ee:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_PWM_Init(&htim1) != HAL_OK)
 80020f0:	4843      	ldr	r0, [pc, #268]	; (8002200 <_ZL12MX_TIM1_Initv+0x16c>)
 80020f2:	f003 ff46 	bl	8005f82 <HAL_TIM_PWM_Init>
 80020f6:	4603      	mov	r3, r0
 80020f8:	2b00      	cmp	r3, #0
 80020fa:	bf14      	ite	ne
 80020fc:	2301      	movne	r3, #1
 80020fe:	2300      	moveq	r3, #0
 8002100:	b2db      	uxtb	r3, r3
 8002102:	2b00      	cmp	r3, #0
 8002104:	d001      	beq.n	800210a <_ZL12MX_TIM1_Initv+0x76>
  {
    Error_Handler();
 8002106:	f000 fa11 	bl	800252c <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 800210a:	2300      	movs	r3, #0
 800210c:	643b      	str	r3, [r7, #64]	; 0x40
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 800210e:	2300      	movs	r3, #0
 8002110:	647b      	str	r3, [r7, #68]	; 0x44
  if (HAL_TIMEx_MasterConfigSynchronization(&htim1, &sMasterConfig) != HAL_OK)
 8002112:	f107 0340 	add.w	r3, r7, #64	; 0x40
 8002116:	4619      	mov	r1, r3
 8002118:	4839      	ldr	r0, [pc, #228]	; (8002200 <_ZL12MX_TIM1_Initv+0x16c>)
 800211a:	f004 fd3f 	bl	8006b9c <HAL_TIMEx_MasterConfigSynchronization>
 800211e:	4603      	mov	r3, r0
 8002120:	2b00      	cmp	r3, #0
 8002122:	bf14      	ite	ne
 8002124:	2301      	movne	r3, #1
 8002126:	2300      	moveq	r3, #0
 8002128:	b2db      	uxtb	r3, r3
 800212a:	2b00      	cmp	r3, #0
 800212c:	d001      	beq.n	8002132 <_ZL12MX_TIM1_Initv+0x9e>
  {
    Error_Handler();
 800212e:	f000 f9fd 	bl	800252c <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 8002132:	2360      	movs	r3, #96	; 0x60
 8002134:	627b      	str	r3, [r7, #36]	; 0x24
  sConfigOC.Pulse = 0;
 8002136:	2300      	movs	r3, #0
 8002138:	62bb      	str	r3, [r7, #40]	; 0x28
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 800213a:	2300      	movs	r3, #0
 800213c:	62fb      	str	r3, [r7, #44]	; 0x2c
  sConfigOC.OCNPolarity = TIM_OCNPOLARITY_HIGH;
 800213e:	2300      	movs	r3, #0
 8002140:	633b      	str	r3, [r7, #48]	; 0x30
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 8002142:	2300      	movs	r3, #0
 8002144:	637b      	str	r3, [r7, #52]	; 0x34
  sConfigOC.OCIdleState = TIM_OCIDLESTATE_RESET;
 8002146:	2300      	movs	r3, #0
 8002148:	63bb      	str	r3, [r7, #56]	; 0x38
  sConfigOC.OCNIdleState = TIM_OCNIDLESTATE_RESET;
 800214a:	2300      	movs	r3, #0
 800214c:	63fb      	str	r3, [r7, #60]	; 0x3c
  if (HAL_TIM_PWM_ConfigChannel(&htim1, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 800214e:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8002152:	2200      	movs	r2, #0
 8002154:	4619      	mov	r1, r3
 8002156:	482a      	ldr	r0, [pc, #168]	; (8002200 <_ZL12MX_TIM1_Initv+0x16c>)
 8002158:	f004 f9f0 	bl	800653c <HAL_TIM_PWM_ConfigChannel>
 800215c:	4603      	mov	r3, r0
 800215e:	2b00      	cmp	r3, #0
 8002160:	bf14      	ite	ne
 8002162:	2301      	movne	r3, #1
 8002164:	2300      	moveq	r3, #0
 8002166:	b2db      	uxtb	r3, r3
 8002168:	2b00      	cmp	r3, #0
 800216a:	d001      	beq.n	8002170 <_ZL12MX_TIM1_Initv+0xdc>
  {
    Error_Handler();
 800216c:	f000 f9de 	bl	800252c <Error_Handler>
  }
  if (HAL_TIM_PWM_ConfigChannel(&htim1, &sConfigOC, TIM_CHANNEL_2) != HAL_OK)
 8002170:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8002174:	2204      	movs	r2, #4
 8002176:	4619      	mov	r1, r3
 8002178:	4821      	ldr	r0, [pc, #132]	; (8002200 <_ZL12MX_TIM1_Initv+0x16c>)
 800217a:	f004 f9df 	bl	800653c <HAL_TIM_PWM_ConfigChannel>
 800217e:	4603      	mov	r3, r0
 8002180:	2b00      	cmp	r3, #0
 8002182:	bf14      	ite	ne
 8002184:	2301      	movne	r3, #1
 8002186:	2300      	moveq	r3, #0
 8002188:	b2db      	uxtb	r3, r3
 800218a:	2b00      	cmp	r3, #0
 800218c:	d001      	beq.n	8002192 <_ZL12MX_TIM1_Initv+0xfe>
  {
    Error_Handler();
 800218e:	f000 f9cd 	bl	800252c <Error_Handler>
  }
  if (HAL_TIM_PWM_ConfigChannel(&htim1, &sConfigOC, TIM_CHANNEL_3) != HAL_OK)
 8002192:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8002196:	2208      	movs	r2, #8
 8002198:	4619      	mov	r1, r3
 800219a:	4819      	ldr	r0, [pc, #100]	; (8002200 <_ZL12MX_TIM1_Initv+0x16c>)
 800219c:	f004 f9ce 	bl	800653c <HAL_TIM_PWM_ConfigChannel>
 80021a0:	4603      	mov	r3, r0
 80021a2:	2b00      	cmp	r3, #0
 80021a4:	bf14      	ite	ne
 80021a6:	2301      	movne	r3, #1
 80021a8:	2300      	moveq	r3, #0
 80021aa:	b2db      	uxtb	r3, r3
 80021ac:	2b00      	cmp	r3, #0
 80021ae:	d001      	beq.n	80021b4 <_ZL12MX_TIM1_Initv+0x120>
  {
    Error_Handler();
 80021b0:	f000 f9bc 	bl	800252c <Error_Handler>
  }
  sBreakDeadTimeConfig.OffStateRunMode = TIM_OSSR_DISABLE;
 80021b4:	2300      	movs	r3, #0
 80021b6:	607b      	str	r3, [r7, #4]
  sBreakDeadTimeConfig.OffStateIDLEMode = TIM_OSSI_DISABLE;
 80021b8:	2300      	movs	r3, #0
 80021ba:	60bb      	str	r3, [r7, #8]
  sBreakDeadTimeConfig.LockLevel = TIM_LOCKLEVEL_OFF;
 80021bc:	2300      	movs	r3, #0
 80021be:	60fb      	str	r3, [r7, #12]
  sBreakDeadTimeConfig.DeadTime = 0;
 80021c0:	2300      	movs	r3, #0
 80021c2:	613b      	str	r3, [r7, #16]
  sBreakDeadTimeConfig.BreakState = TIM_BREAK_ENABLE;
 80021c4:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 80021c8:	617b      	str	r3, [r7, #20]
  sBreakDeadTimeConfig.BreakPolarity = TIM_BREAKPOLARITY_HIGH;
 80021ca:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 80021ce:	61bb      	str	r3, [r7, #24]
  sBreakDeadTimeConfig.AutomaticOutput = TIM_AUTOMATICOUTPUT_DISABLE;
 80021d0:	2300      	movs	r3, #0
 80021d2:	623b      	str	r3, [r7, #32]
  if (HAL_TIMEx_ConfigBreakDeadTime(&htim1, &sBreakDeadTimeConfig) != HAL_OK)
 80021d4:	1d3b      	adds	r3, r7, #4
 80021d6:	4619      	mov	r1, r3
 80021d8:	4809      	ldr	r0, [pc, #36]	; (8002200 <_ZL12MX_TIM1_Initv+0x16c>)
 80021da:	f004 fd4b 	bl	8006c74 <HAL_TIMEx_ConfigBreakDeadTime>
 80021de:	4603      	mov	r3, r0
 80021e0:	2b00      	cmp	r3, #0
 80021e2:	bf14      	ite	ne
 80021e4:	2301      	movne	r3, #1
 80021e6:	2300      	moveq	r3, #0
 80021e8:	b2db      	uxtb	r3, r3
 80021ea:	2b00      	cmp	r3, #0
 80021ec:	d001      	beq.n	80021f2 <_ZL12MX_TIM1_Initv+0x15e>
  {
    Error_Handler();
 80021ee:	f000 f99d 	bl	800252c <Error_Handler>
  }
  /* USER CODE BEGIN TIM1_Init 2 */

  /* USER CODE END TIM1_Init 2 */
  HAL_TIM_MspPostInit(&htim1);
 80021f2:	4803      	ldr	r0, [pc, #12]	; (8002200 <_ZL12MX_TIM1_Initv+0x16c>)
 80021f4:	f000 ff18 	bl	8003028 <HAL_TIM_MspPostInit>

}
 80021f8:	bf00      	nop
 80021fa:	3748      	adds	r7, #72	; 0x48
 80021fc:	46bd      	mov	sp, r7
 80021fe:	bd80      	pop	{r7, pc}
 8002200:	200001d0 	.word	0x200001d0
 8002204:	40012c00 	.word	0x40012c00

08002208 <_ZL12MX_TIM3_Initv>:
  * @brief TIM3 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM3_Init(void)
{
 8002208:	b580      	push	{r7, lr}
 800220a:	b08a      	sub	sp, #40	; 0x28
 800220c:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM3_Init 0 */

  /* USER CODE END TIM3_Init 0 */

  TIM_MasterConfigTypeDef sMasterConfig = {0};
 800220e:	f107 0320 	add.w	r3, r7, #32
 8002212:	2200      	movs	r2, #0
 8002214:	601a      	str	r2, [r3, #0]
 8002216:	605a      	str	r2, [r3, #4]
  TIM_OC_InitTypeDef sConfigOC = {0};
 8002218:	1d3b      	adds	r3, r7, #4
 800221a:	2200      	movs	r2, #0
 800221c:	601a      	str	r2, [r3, #0]
 800221e:	605a      	str	r2, [r3, #4]
 8002220:	609a      	str	r2, [r3, #8]
 8002222:	60da      	str	r2, [r3, #12]
 8002224:	611a      	str	r2, [r3, #16]
 8002226:	615a      	str	r2, [r3, #20]
 8002228:	619a      	str	r2, [r3, #24]

  /* USER CODE BEGIN TIM3_Init 1 */

  /* USER CODE END TIM3_Init 1 */
  htim3.Instance = TIM3;
 800222a:	4b28      	ldr	r3, [pc, #160]	; (80022cc <_ZL12MX_TIM3_Initv+0xc4>)
 800222c:	4a28      	ldr	r2, [pc, #160]	; (80022d0 <_ZL12MX_TIM3_Initv+0xc8>)
 800222e:	601a      	str	r2, [r3, #0]
  htim3.Init.Prescaler = 7199;
 8002230:	4b26      	ldr	r3, [pc, #152]	; (80022cc <_ZL12MX_TIM3_Initv+0xc4>)
 8002232:	f641 421f 	movw	r2, #7199	; 0x1c1f
 8002236:	605a      	str	r2, [r3, #4]
  htim3.Init.CounterMode = TIM_COUNTERMODE_UP;
 8002238:	4b24      	ldr	r3, [pc, #144]	; (80022cc <_ZL12MX_TIM3_Initv+0xc4>)
 800223a:	2200      	movs	r2, #0
 800223c:	609a      	str	r2, [r3, #8]
  htim3.Init.Period = 499;
 800223e:	4b23      	ldr	r3, [pc, #140]	; (80022cc <_ZL12MX_TIM3_Initv+0xc4>)
 8002240:	f240 12f3 	movw	r2, #499	; 0x1f3
 8002244:	60da      	str	r2, [r3, #12]
  htim3.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8002246:	4b21      	ldr	r3, [pc, #132]	; (80022cc <_ZL12MX_TIM3_Initv+0xc4>)
 8002248:	2200      	movs	r2, #0
 800224a:	611a      	str	r2, [r3, #16]
  htim3.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_ENABLE;
 800224c:	4b1f      	ldr	r3, [pc, #124]	; (80022cc <_ZL12MX_TIM3_Initv+0xc4>)
 800224e:	2280      	movs	r2, #128	; 0x80
 8002250:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_OC_Init(&htim3) != HAL_OK)
 8002252:	481e      	ldr	r0, [pc, #120]	; (80022cc <_ZL12MX_TIM3_Initv+0xc4>)
 8002254:	f003 fe46 	bl	8005ee4 <HAL_TIM_OC_Init>
 8002258:	4603      	mov	r3, r0
 800225a:	2b00      	cmp	r3, #0
 800225c:	bf14      	ite	ne
 800225e:	2301      	movne	r3, #1
 8002260:	2300      	moveq	r3, #0
 8002262:	b2db      	uxtb	r3, r3
 8002264:	2b00      	cmp	r3, #0
 8002266:	d001      	beq.n	800226c <_ZL12MX_TIM3_Initv+0x64>
  {
    Error_Handler();
 8002268:	f000 f960 	bl	800252c <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 800226c:	2300      	movs	r3, #0
 800226e:	623b      	str	r3, [r7, #32]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8002270:	2300      	movs	r3, #0
 8002272:	627b      	str	r3, [r7, #36]	; 0x24
  if (HAL_TIMEx_MasterConfigSynchronization(&htim3, &sMasterConfig) != HAL_OK)
 8002274:	f107 0320 	add.w	r3, r7, #32
 8002278:	4619      	mov	r1, r3
 800227a:	4814      	ldr	r0, [pc, #80]	; (80022cc <_ZL12MX_TIM3_Initv+0xc4>)
 800227c:	f004 fc8e 	bl	8006b9c <HAL_TIMEx_MasterConfigSynchronization>
 8002280:	4603      	mov	r3, r0
 8002282:	2b00      	cmp	r3, #0
 8002284:	bf14      	ite	ne
 8002286:	2301      	movne	r3, #1
 8002288:	2300      	moveq	r3, #0
 800228a:	b2db      	uxtb	r3, r3
 800228c:	2b00      	cmp	r3, #0
 800228e:	d001      	beq.n	8002294 <_ZL12MX_TIM3_Initv+0x8c>
  {
    Error_Handler();
 8002290:	f000 f94c 	bl	800252c <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_TIMING;
 8002294:	2300      	movs	r3, #0
 8002296:	607b      	str	r3, [r7, #4]
  sConfigOC.Pulse = 0;
 8002298:	2300      	movs	r3, #0
 800229a:	60bb      	str	r3, [r7, #8]
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 800229c:	2300      	movs	r3, #0
 800229e:	60fb      	str	r3, [r7, #12]
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 80022a0:	2300      	movs	r3, #0
 80022a2:	617b      	str	r3, [r7, #20]
  if (HAL_TIM_OC_ConfigChannel(&htim3, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 80022a4:	1d3b      	adds	r3, r7, #4
 80022a6:	2200      	movs	r2, #0
 80022a8:	4619      	mov	r1, r3
 80022aa:	4808      	ldr	r0, [pc, #32]	; (80022cc <_ZL12MX_TIM3_Initv+0xc4>)
 80022ac:	f004 f8ea 	bl	8006484 <HAL_TIM_OC_ConfigChannel>
 80022b0:	4603      	mov	r3, r0
 80022b2:	2b00      	cmp	r3, #0
 80022b4:	bf14      	ite	ne
 80022b6:	2301      	movne	r3, #1
 80022b8:	2300      	moveq	r3, #0
 80022ba:	b2db      	uxtb	r3, r3
 80022bc:	2b00      	cmp	r3, #0
 80022be:	d001      	beq.n	80022c4 <_ZL12MX_TIM3_Initv+0xbc>
  {
    Error_Handler();
 80022c0:	f000 f934 	bl	800252c <Error_Handler>
  }
  /* USER CODE BEGIN TIM3_Init 2 */

  /* USER CODE END TIM3_Init 2 */

}
 80022c4:	bf00      	nop
 80022c6:	3728      	adds	r7, #40	; 0x28
 80022c8:	46bd      	mov	sp, r7
 80022ca:	bd80      	pop	{r7, pc}
 80022cc:	20000218 	.word	0x20000218
 80022d0:	40000400 	.word	0x40000400

080022d4 <_ZL19MX_USART3_UART_Initv>:
  * @brief USART3 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART3_UART_Init(void)
{
 80022d4:	b580      	push	{r7, lr}
 80022d6:	af00      	add	r7, sp, #0
  /* USER CODE END USART3_Init 0 */

  /* USER CODE BEGIN USART3_Init 1 */

  /* USER CODE END USART3_Init 1 */
  huart3.Instance = USART3;
 80022d8:	4b13      	ldr	r3, [pc, #76]	; (8002328 <_ZL19MX_USART3_UART_Initv+0x54>)
 80022da:	4a14      	ldr	r2, [pc, #80]	; (800232c <_ZL19MX_USART3_UART_Initv+0x58>)
 80022dc:	601a      	str	r2, [r3, #0]
  huart3.Init.BaudRate = 115200;
 80022de:	4b12      	ldr	r3, [pc, #72]	; (8002328 <_ZL19MX_USART3_UART_Initv+0x54>)
 80022e0:	f44f 32e1 	mov.w	r2, #115200	; 0x1c200
 80022e4:	605a      	str	r2, [r3, #4]
  huart3.Init.WordLength = UART_WORDLENGTH_8B;
 80022e6:	4b10      	ldr	r3, [pc, #64]	; (8002328 <_ZL19MX_USART3_UART_Initv+0x54>)
 80022e8:	2200      	movs	r2, #0
 80022ea:	609a      	str	r2, [r3, #8]
  huart3.Init.StopBits = UART_STOPBITS_1;
 80022ec:	4b0e      	ldr	r3, [pc, #56]	; (8002328 <_ZL19MX_USART3_UART_Initv+0x54>)
 80022ee:	2200      	movs	r2, #0
 80022f0:	60da      	str	r2, [r3, #12]
  huart3.Init.Parity = UART_PARITY_NONE;
 80022f2:	4b0d      	ldr	r3, [pc, #52]	; (8002328 <_ZL19MX_USART3_UART_Initv+0x54>)
 80022f4:	2200      	movs	r2, #0
 80022f6:	611a      	str	r2, [r3, #16]
  huart3.Init.Mode = UART_MODE_TX_RX;
 80022f8:	4b0b      	ldr	r3, [pc, #44]	; (8002328 <_ZL19MX_USART3_UART_Initv+0x54>)
 80022fa:	220c      	movs	r2, #12
 80022fc:	615a      	str	r2, [r3, #20]
  huart3.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 80022fe:	4b0a      	ldr	r3, [pc, #40]	; (8002328 <_ZL19MX_USART3_UART_Initv+0x54>)
 8002300:	2200      	movs	r2, #0
 8002302:	619a      	str	r2, [r3, #24]
  huart3.Init.OverSampling = UART_OVERSAMPLING_16;
 8002304:	4b08      	ldr	r3, [pc, #32]	; (8002328 <_ZL19MX_USART3_UART_Initv+0x54>)
 8002306:	2200      	movs	r2, #0
 8002308:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart3) != HAL_OK)
 800230a:	4807      	ldr	r0, [pc, #28]	; (8002328 <_ZL19MX_USART3_UART_Initv+0x54>)
 800230c:	f004 fd15 	bl	8006d3a <HAL_UART_Init>
 8002310:	4603      	mov	r3, r0
 8002312:	2b00      	cmp	r3, #0
 8002314:	bf14      	ite	ne
 8002316:	2301      	movne	r3, #1
 8002318:	2300      	moveq	r3, #0
 800231a:	b2db      	uxtb	r3, r3
 800231c:	2b00      	cmp	r3, #0
 800231e:	d001      	beq.n	8002324 <_ZL19MX_USART3_UART_Initv+0x50>
  {
    Error_Handler();
 8002320:	f000 f904 	bl	800252c <Error_Handler>
  }
  /* USER CODE BEGIN USART3_Init 2 */

  /* USER CODE END USART3_Init 2 */

}
 8002324:	bf00      	nop
 8002326:	bd80      	pop	{r7, pc}
 8002328:	20000260 	.word	0x20000260
 800232c:	40004800 	.word	0x40004800

08002330 <_ZL11MX_DMA_Initv>:

/**
  * Enable DMA controller clock
  */
static void MX_DMA_Init(void)
{
 8002330:	b580      	push	{r7, lr}
 8002332:	b082      	sub	sp, #8
 8002334:	af00      	add	r7, sp, #0

  /* DMA controller clock enable */
  __HAL_RCC_DMA1_CLK_ENABLE();
 8002336:	4b14      	ldr	r3, [pc, #80]	; (8002388 <_ZL11MX_DMA_Initv+0x58>)
 8002338:	695b      	ldr	r3, [r3, #20]
 800233a:	4a13      	ldr	r2, [pc, #76]	; (8002388 <_ZL11MX_DMA_Initv+0x58>)
 800233c:	f043 0301 	orr.w	r3, r3, #1
 8002340:	6153      	str	r3, [r2, #20]
 8002342:	4b11      	ldr	r3, [pc, #68]	; (8002388 <_ZL11MX_DMA_Initv+0x58>)
 8002344:	695b      	ldr	r3, [r3, #20]
 8002346:	f003 0301 	and.w	r3, r3, #1
 800234a:	607b      	str	r3, [r7, #4]
 800234c:	687b      	ldr	r3, [r7, #4]

  /* DMA interrupt init */
  /* DMA1_Channel1_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Channel1_IRQn, 0, 0);
 800234e:	2200      	movs	r2, #0
 8002350:	2100      	movs	r1, #0
 8002352:	200b      	movs	r0, #11
 8002354:	f002 f9db 	bl	800470e <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Channel1_IRQn);
 8002358:	200b      	movs	r0, #11
 800235a:	f002 f9f4 	bl	8004746 <HAL_NVIC_EnableIRQ>
  /* DMA1_Channel2_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Channel2_IRQn, 0, 0);
 800235e:	2200      	movs	r2, #0
 8002360:	2100      	movs	r1, #0
 8002362:	200c      	movs	r0, #12
 8002364:	f002 f9d3 	bl	800470e <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Channel2_IRQn);
 8002368:	200c      	movs	r0, #12
 800236a:	f002 f9ec 	bl	8004746 <HAL_NVIC_EnableIRQ>
  /* DMA1_Channel3_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Channel3_IRQn, 0, 0);
 800236e:	2200      	movs	r2, #0
 8002370:	2100      	movs	r1, #0
 8002372:	200d      	movs	r0, #13
 8002374:	f002 f9cb 	bl	800470e <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Channel3_IRQn);
 8002378:	200d      	movs	r0, #13
 800237a:	f002 f9e4 	bl	8004746 <HAL_NVIC_EnableIRQ>

}
 800237e:	bf00      	nop
 8002380:	3708      	adds	r7, #8
 8002382:	46bd      	mov	sp, r7
 8002384:	bd80      	pop	{r7, pc}
 8002386:	bf00      	nop
 8002388:	40021000 	.word	0x40021000

0800238c <_ZL12MX_GPIO_Initv>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 800238c:	b580      	push	{r7, lr}
 800238e:	b088      	sub	sp, #32
 8002390:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002392:	f107 0310 	add.w	r3, r7, #16
 8002396:	2200      	movs	r2, #0
 8002398:	601a      	str	r2, [r3, #0]
 800239a:	605a      	str	r2, [r3, #4]
 800239c:	609a      	str	r2, [r3, #8]
 800239e:	60da      	str	r2, [r3, #12]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOD_CLK_ENABLE();
 80023a0:	4b5d      	ldr	r3, [pc, #372]	; (8002518 <_ZL12MX_GPIO_Initv+0x18c>)
 80023a2:	699b      	ldr	r3, [r3, #24]
 80023a4:	4a5c      	ldr	r2, [pc, #368]	; (8002518 <_ZL12MX_GPIO_Initv+0x18c>)
 80023a6:	f043 0320 	orr.w	r3, r3, #32
 80023aa:	6193      	str	r3, [r2, #24]
 80023ac:	4b5a      	ldr	r3, [pc, #360]	; (8002518 <_ZL12MX_GPIO_Initv+0x18c>)
 80023ae:	699b      	ldr	r3, [r3, #24]
 80023b0:	f003 0320 	and.w	r3, r3, #32
 80023b4:	60fb      	str	r3, [r7, #12]
 80023b6:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOC_CLK_ENABLE();
 80023b8:	4b57      	ldr	r3, [pc, #348]	; (8002518 <_ZL12MX_GPIO_Initv+0x18c>)
 80023ba:	699b      	ldr	r3, [r3, #24]
 80023bc:	4a56      	ldr	r2, [pc, #344]	; (8002518 <_ZL12MX_GPIO_Initv+0x18c>)
 80023be:	f043 0310 	orr.w	r3, r3, #16
 80023c2:	6193      	str	r3, [r2, #24]
 80023c4:	4b54      	ldr	r3, [pc, #336]	; (8002518 <_ZL12MX_GPIO_Initv+0x18c>)
 80023c6:	699b      	ldr	r3, [r3, #24]
 80023c8:	f003 0310 	and.w	r3, r3, #16
 80023cc:	60bb      	str	r3, [r7, #8]
 80023ce:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 80023d0:	4b51      	ldr	r3, [pc, #324]	; (8002518 <_ZL12MX_GPIO_Initv+0x18c>)
 80023d2:	699b      	ldr	r3, [r3, #24]
 80023d4:	4a50      	ldr	r2, [pc, #320]	; (8002518 <_ZL12MX_GPIO_Initv+0x18c>)
 80023d6:	f043 0304 	orr.w	r3, r3, #4
 80023da:	6193      	str	r3, [r2, #24]
 80023dc:	4b4e      	ldr	r3, [pc, #312]	; (8002518 <_ZL12MX_GPIO_Initv+0x18c>)
 80023de:	699b      	ldr	r3, [r3, #24]
 80023e0:	f003 0304 	and.w	r3, r3, #4
 80023e4:	607b      	str	r3, [r7, #4]
 80023e6:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 80023e8:	4b4b      	ldr	r3, [pc, #300]	; (8002518 <_ZL12MX_GPIO_Initv+0x18c>)
 80023ea:	699b      	ldr	r3, [r3, #24]
 80023ec:	4a4a      	ldr	r2, [pc, #296]	; (8002518 <_ZL12MX_GPIO_Initv+0x18c>)
 80023ee:	f043 0308 	orr.w	r3, r3, #8
 80023f2:	6193      	str	r3, [r2, #24]
 80023f4:	4b48      	ldr	r3, [pc, #288]	; (8002518 <_ZL12MX_GPIO_Initv+0x18c>)
 80023f6:	699b      	ldr	r3, [r3, #24]
 80023f8:	f003 0308 	and.w	r3, r3, #8
 80023fc:	603b      	str	r3, [r7, #0]
 80023fe:	683b      	ldr	r3, [r7, #0]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOA, LED_RED_Pin|LED_GREEN_Pin, GPIO_PIN_RESET);
 8002400:	2200      	movs	r2, #0
 8002402:	21c0      	movs	r1, #192	; 0xc0
 8002404:	4845      	ldr	r0, [pc, #276]	; (800251c <_ZL12MX_GPIO_Initv+0x190>)
 8002406:	f002 ffe8 	bl	80053da <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOC, LED_CAN_Pin|enable_holla_Pin, GPIO_PIN_RESET);
 800240a:	2200      	movs	r2, #0
 800240c:	f44f 7188 	mov.w	r1, #272	; 0x110
 8002410:	4843      	ldr	r0, [pc, #268]	; (8002520 <_ZL12MX_GPIO_Initv+0x194>)
 8002412:	f002 ffe2 	bl	80053da <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOB, CH1_LOW_Pin|CH2_LOW_Pin|CH3_LOW_Pin|open_out_Pin
 8002416:	2200      	movs	r2, #0
 8002418:	f24e 01f0 	movw	r1, #57584	; 0xe0f0
 800241c:	4841      	ldr	r0, [pc, #260]	; (8002524 <_ZL12MX_GPIO_Initv+0x198>)
 800241e:	f002 ffdc 	bl	80053da <HAL_GPIO_WritePin>
                          |fb_open_Pin|fb_close_Pin|close_out_Pin, GPIO_PIN_RESET);

  /*Configure GPIO pins : open_in_Pin close_in_Pin end_in_Pin error_holla_Pin */
  GPIO_InitStruct.Pin = open_in_Pin|close_in_Pin|end_in_Pin|error_holla_Pin;
 8002422:	23c6      	movs	r3, #198	; 0xc6
 8002424:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8002426:	2300      	movs	r3, #0
 8002428:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800242a:	2300      	movs	r3, #0
 800242c:	61bb      	str	r3, [r7, #24]
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 800242e:	f107 0310 	add.w	r3, r7, #16
 8002432:	4619      	mov	r1, r3
 8002434:	483a      	ldr	r0, [pc, #232]	; (8002520 <_ZL12MX_GPIO_Initv+0x194>)
 8002436:	f002 fe25 	bl	8005084 <HAL_GPIO_Init>

  /*Configure GPIO pins : LED_RED_Pin LED_GREEN_Pin */
  GPIO_InitStruct.Pin = LED_RED_Pin|LED_GREEN_Pin;
 800243a:	23c0      	movs	r3, #192	; 0xc0
 800243c:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 800243e:	2301      	movs	r3, #1
 8002440:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002442:	2300      	movs	r3, #0
 8002444:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002446:	2302      	movs	r3, #2
 8002448:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800244a:	f107 0310 	add.w	r3, r7, #16
 800244e:	4619      	mov	r1, r3
 8002450:	4832      	ldr	r0, [pc, #200]	; (800251c <_ZL12MX_GPIO_Initv+0x190>)
 8002452:	f002 fe17 	bl	8005084 <HAL_GPIO_Init>

  /*Configure GPIO pins : LED_CAN_Pin enable_holla_Pin */
  GPIO_InitStruct.Pin = LED_CAN_Pin|enable_holla_Pin;
 8002456:	f44f 7388 	mov.w	r3, #272	; 0x110
 800245a:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 800245c:	2301      	movs	r3, #1
 800245e:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002460:	2300      	movs	r3, #0
 8002462:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002464:	2302      	movs	r3, #2
 8002466:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8002468:	f107 0310 	add.w	r3, r7, #16
 800246c:	4619      	mov	r1, r3
 800246e:	482c      	ldr	r0, [pc, #176]	; (8002520 <_ZL12MX_GPIO_Initv+0x194>)
 8002470:	f002 fe08 	bl	8005084 <HAL_GPIO_Init>

  /*Configure GPIO pin : holla_1_Pin */
  GPIO_InitStruct.Pin = holla_1_Pin;
 8002474:	2320      	movs	r3, #32
 8002476:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING_FALLING;
 8002478:	4b2b      	ldr	r3, [pc, #172]	; (8002528 <_ZL12MX_GPIO_Initv+0x19c>)
 800247a:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Pull = GPIO_PULLUP;
 800247c:	2301      	movs	r3, #1
 800247e:	61bb      	str	r3, [r7, #24]
  HAL_GPIO_Init(holla_1_GPIO_Port, &GPIO_InitStruct);
 8002480:	f107 0310 	add.w	r3, r7, #16
 8002484:	4619      	mov	r1, r3
 8002486:	4826      	ldr	r0, [pc, #152]	; (8002520 <_ZL12MX_GPIO_Initv+0x194>)
 8002488:	f002 fdfc 	bl	8005084 <HAL_GPIO_Init>

  /*Configure GPIO pins : holla_2_Pin holla_3_Pin */
  GPIO_InitStruct.Pin = holla_2_Pin|holla_3_Pin;
 800248c:	2303      	movs	r3, #3
 800248e:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING_FALLING;
 8002490:	4b25      	ldr	r3, [pc, #148]	; (8002528 <_ZL12MX_GPIO_Initv+0x19c>)
 8002492:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Pull = GPIO_PULLUP;
 8002494:	2301      	movs	r3, #1
 8002496:	61bb      	str	r3, [r7, #24]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8002498:	f107 0310 	add.w	r3, r7, #16
 800249c:	4619      	mov	r1, r3
 800249e:	4821      	ldr	r0, [pc, #132]	; (8002524 <_ZL12MX_GPIO_Initv+0x198>)
 80024a0:	f002 fdf0 	bl	8005084 <HAL_GPIO_Init>

  /*Configure GPIO pins : CH1_LOW_Pin CH2_LOW_Pin CH3_LOW_Pin */
  GPIO_InitStruct.Pin = CH1_LOW_Pin|CH2_LOW_Pin|CH3_LOW_Pin;
 80024a4:	f44f 4360 	mov.w	r3, #57344	; 0xe000
 80024a8:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80024aa:	2301      	movs	r3, #1
 80024ac:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80024ae:	2300      	movs	r3, #0
 80024b0:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 80024b2:	2303      	movs	r3, #3
 80024b4:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80024b6:	f107 0310 	add.w	r3, r7, #16
 80024ba:	4619      	mov	r1, r3
 80024bc:	4819      	ldr	r0, [pc, #100]	; (8002524 <_ZL12MX_GPIO_Initv+0x198>)
 80024be:	f002 fde1 	bl	8005084 <HAL_GPIO_Init>

  /*Configure GPIO pins : open_out_Pin fb_open_Pin fb_close_Pin close_out_Pin */
  GPIO_InitStruct.Pin = open_out_Pin|fb_open_Pin|fb_close_Pin|close_out_Pin;
 80024c2:	23f0      	movs	r3, #240	; 0xf0
 80024c4:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80024c6:	2301      	movs	r3, #1
 80024c8:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80024ca:	2300      	movs	r3, #0
 80024cc:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80024ce:	2302      	movs	r3, #2
 80024d0:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80024d2:	f107 0310 	add.w	r3, r7, #16
 80024d6:	4619      	mov	r1, r3
 80024d8:	4812      	ldr	r0, [pc, #72]	; (8002524 <_ZL12MX_GPIO_Initv+0x198>)
 80024da:	f002 fdd3 	bl	8005084 <HAL_GPIO_Init>

  /* EXTI interrupt init*/
  HAL_NVIC_SetPriority(EXTI0_IRQn, 0, 0);
 80024de:	2200      	movs	r2, #0
 80024e0:	2100      	movs	r1, #0
 80024e2:	2006      	movs	r0, #6
 80024e4:	f002 f913 	bl	800470e <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(EXTI0_IRQn);
 80024e8:	2006      	movs	r0, #6
 80024ea:	f002 f92c 	bl	8004746 <HAL_NVIC_EnableIRQ>

  HAL_NVIC_SetPriority(EXTI1_IRQn, 0, 0);
 80024ee:	2200      	movs	r2, #0
 80024f0:	2100      	movs	r1, #0
 80024f2:	2007      	movs	r0, #7
 80024f4:	f002 f90b 	bl	800470e <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(EXTI1_IRQn);
 80024f8:	2007      	movs	r0, #7
 80024fa:	f002 f924 	bl	8004746 <HAL_NVIC_EnableIRQ>

  HAL_NVIC_SetPriority(EXTI9_5_IRQn, 0, 0);
 80024fe:	2200      	movs	r2, #0
 8002500:	2100      	movs	r1, #0
 8002502:	2017      	movs	r0, #23
 8002504:	f002 f903 	bl	800470e <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(EXTI9_5_IRQn);
 8002508:	2017      	movs	r0, #23
 800250a:	f002 f91c 	bl	8004746 <HAL_NVIC_EnableIRQ>

}
 800250e:	bf00      	nop
 8002510:	3720      	adds	r7, #32
 8002512:	46bd      	mov	sp, r7
 8002514:	bd80      	pop	{r7, pc}
 8002516:	bf00      	nop
 8002518:	40021000 	.word	0x40021000
 800251c:	40010800 	.word	0x40010800
 8002520:	40011000 	.word	0x40011000
 8002524:	40010c00 	.word	0x40010c00
 8002528:	10310000 	.word	0x10310000

0800252c <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 800252c:	b480      	push	{r7}
 800252e:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8002530:	b672      	cpsid	i
}
 8002532:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8002534:	e7fe      	b.n	8002534 <Error_Handler+0x8>

08002536 <_ZN13Static_vectorIP10SubscriberLj12EE9push_backES1_>:
public:
    Static_vector (){}
    void clear()  {end_i = 0;}
    uint8_t cend  () const {return end_i;}
    size_t size ()  {return end_i;}
    void push_back(T p)
 8002536:	b480      	push	{r7}
 8002538:	b083      	sub	sp, #12
 800253a:	af00      	add	r7, sp, #0
 800253c:	6078      	str	r0, [r7, #4]
 800253e:	6039      	str	r1, [r7, #0]
    {
        if (end_i < size_)
 8002540:	687b      	ldr	r3, [r7, #4]
 8002542:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002544:	2b0b      	cmp	r3, #11
 8002546:	d808      	bhi.n	800255a <_ZN13Static_vectorIP10SubscriberLj12EE9push_backES1_+0x24>
            vector[end_i++] = p;
 8002548:	687b      	ldr	r3, [r7, #4]
 800254a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800254c:	1c59      	adds	r1, r3, #1
 800254e:	687a      	ldr	r2, [r7, #4]
 8002550:	6311      	str	r1, [r2, #48]	; 0x30
 8002552:	687a      	ldr	r2, [r7, #4]
 8002554:	6839      	ldr	r1, [r7, #0]
 8002556:	f842 1023 	str.w	r1, [r2, r3, lsl #2]
    }
 800255a:	bf00      	nop
 800255c:	370c      	adds	r7, #12
 800255e:	46bd      	mov	sp, r7
 8002560:	bc80      	pop	{r7}
 8002562:	4770      	bx	lr

08002564 <_ZN13Static_vectorIP10SubscriberLj12EE6removeES1_>:
    void remove (T p)
 8002564:	b480      	push	{r7}
 8002566:	b085      	sub	sp, #20
 8002568:	af00      	add	r7, sp, #0
 800256a:	6078      	str	r0, [r7, #4]
 800256c:	6039      	str	r1, [r7, #0]
    {
      uint8_t index = 0;
 800256e:	2300      	movs	r3, #0
 8002570:	73fb      	strb	r3, [r7, #15]

      for (uint8_t i = 0; i < end_i; i++) {
 8002572:	2300      	movs	r3, #0
 8002574:	73bb      	strb	r3, [r7, #14]
 8002576:	7bba      	ldrb	r2, [r7, #14]
 8002578:	687b      	ldr	r3, [r7, #4]
 800257a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800257c:	429a      	cmp	r2, r3
 800257e:	d20d      	bcs.n	800259c <_ZN13Static_vectorIP10SubscriberLj12EE6removeES1_+0x38>
        if (vector[i] == p) {
 8002580:	7bba      	ldrb	r2, [r7, #14]
 8002582:	687b      	ldr	r3, [r7, #4]
 8002584:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8002588:	683a      	ldr	r2, [r7, #0]
 800258a:	429a      	cmp	r2, r3
 800258c:	d102      	bne.n	8002594 <_ZN13Static_vectorIP10SubscriberLj12EE6removeES1_+0x30>
          index = i;
 800258e:	7bbb      	ldrb	r3, [r7, #14]
 8002590:	73fb      	strb	r3, [r7, #15]
          break;
 8002592:	e003      	b.n	800259c <_ZN13Static_vectorIP10SubscriberLj12EE6removeES1_+0x38>
      for (uint8_t i = 0; i < end_i; i++) {
 8002594:	7bbb      	ldrb	r3, [r7, #14]
 8002596:	3301      	adds	r3, #1
 8002598:	73bb      	strb	r3, [r7, #14]
 800259a:	e7ec      	b.n	8002576 <_ZN13Static_vectorIP10SubscriberLj12EE6removeES1_+0x12>
        }
      }

      for (uint8_t i = index; i < end_i; i++) {
 800259c:	7bfb      	ldrb	r3, [r7, #15]
 800259e:	737b      	strb	r3, [r7, #13]
 80025a0:	7b7a      	ldrb	r2, [r7, #13]
 80025a2:	687b      	ldr	r3, [r7, #4]
 80025a4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80025a6:	429a      	cmp	r2, r3
 80025a8:	d20c      	bcs.n	80025c4 <_ZN13Static_vectorIP10SubscriberLj12EE6removeES1_+0x60>
          vector[i] = vector[i+1];
 80025aa:	7b7b      	ldrb	r3, [r7, #13]
 80025ac:	1c59      	adds	r1, r3, #1
 80025ae:	7b7a      	ldrb	r2, [r7, #13]
 80025b0:	687b      	ldr	r3, [r7, #4]
 80025b2:	f853 1021 	ldr.w	r1, [r3, r1, lsl #2]
 80025b6:	687b      	ldr	r3, [r7, #4]
 80025b8:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      for (uint8_t i = index; i < end_i; i++) {
 80025bc:	7b7b      	ldrb	r3, [r7, #13]
 80025be:	3301      	adds	r3, #1
 80025c0:	737b      	strb	r3, [r7, #13]
 80025c2:	e7ed      	b.n	80025a0 <_ZN13Static_vectorIP10SubscriberLj12EE6removeES1_+0x3c>
      }
      end_i--;
 80025c4:	687b      	ldr	r3, [r7, #4]
 80025c6:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80025c8:	1e5a      	subs	r2, r3, #1
 80025ca:	687b      	ldr	r3, [r7, #4]
 80025cc:	631a      	str	r2, [r3, #48]	; 0x30
    }
 80025ce:	bf00      	nop
 80025d0:	3714      	adds	r7, #20
 80025d2:	46bd      	mov	sp, r7
 80025d4:	bc80      	pop	{r7}
 80025d6:	4770      	bx	lr

080025d8 <_ZNK13Static_vectorIP10SubscriberLj12EE4cendEv>:
    uint8_t cend  () const {return end_i;}
 80025d8:	b480      	push	{r7}
 80025da:	b083      	sub	sp, #12
 80025dc:	af00      	add	r7, sp, #0
 80025de:	6078      	str	r0, [r7, #4]
 80025e0:	687b      	ldr	r3, [r7, #4]
 80025e2:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80025e4:	b2db      	uxtb	r3, r3
 80025e6:	4618      	mov	r0, r3
 80025e8:	370c      	adds	r7, #12
 80025ea:	46bd      	mov	sp, r7
 80025ec:	bc80      	pop	{r7}
 80025ee:	4770      	bx	lr

080025f0 <_ZNK13Static_vectorIP10SubscriberLj12EEixEj>:

    T operator[] (const size_t index) const
 80025f0:	b480      	push	{r7}
 80025f2:	b083      	sub	sp, #12
 80025f4:	af00      	add	r7, sp, #0
 80025f6:	6078      	str	r0, [r7, #4]
 80025f8:	6039      	str	r1, [r7, #0]
    {
        return vector[index];
 80025fa:	687b      	ldr	r3, [r7, #4]
 80025fc:	683a      	ldr	r2, [r7, #0]
 80025fe:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
    }
 8002602:	4618      	mov	r0, r3
 8002604:	370c      	adds	r7, #12
 8002606:	46bd      	mov	sp, r7
 8002608:	bc80      	pop	{r7}
 800260a:	4770      	bx	lr

0800260c <_ZN13Static_vectorIP10SubscriberLj12EEC1Ev>:
    Static_vector (){}
 800260c:	b480      	push	{r7}
 800260e:	b083      	sub	sp, #12
 8002610:	af00      	add	r7, sp, #0
 8002612:	6078      	str	r0, [r7, #4]
 8002614:	687b      	ldr	r3, [r7, #4]
 8002616:	4618      	mov	r0, r3
 8002618:	370c      	adds	r7, #12
 800261a:	46bd      	mov	sp, r7
 800261c:	bc80      	pop	{r7}
 800261e:	4770      	bx	lr

08002620 <_ZN10SystemTick13initInterruptILt1000EEEvv>:
#ifndef SYSTICK_H_
#define SYSTICK_H_

class SystemTick {
public:
	template <uint16_t us> void initInterrupt()
 8002620:	b580      	push	{r7, lr}
 8002622:	b082      	sub	sp, #8
 8002624:	af00      	add	r7, sp, #0
 8002626:	6078      	str	r0, [r7, #4]
	{
		HAL_SYSTICK_Config(HAL_RCC_GetHCLKFreq() / 1000 / (1000/us) - 1);
 8002628:	f003 fac8 	bl	8005bbc <HAL_RCC_GetHCLKFreq>
 800262c:	4603      	mov	r3, r0
 800262e:	4a06      	ldr	r2, [pc, #24]	; (8002648 <_ZN10SystemTick13initInterruptILt1000EEEvv+0x28>)
 8002630:	fba2 2303 	umull	r2, r3, r2, r3
 8002634:	099b      	lsrs	r3, r3, #6
 8002636:	3b01      	subs	r3, #1
 8002638:	4618      	mov	r0, r3
 800263a:	f002 f892 	bl	8004762 <HAL_SYSTICK_Config>
	}
 800263e:	bf00      	nop
 8002640:	3708      	adds	r7, #8
 8002642:	46bd      	mov	sp, r7
 8002644:	bd80      	pop	{r7, pc}
 8002646:	bf00      	nop
 8002648:	10624dd3 	.word	0x10624dd3

0800264c <_Z18every_qty_cnt_callIZN11TickUpdater9interruptEvEUlvE_EvRjjT_>:
inline void every_qty_cnt_call(size_t& cnt, size_t qty, Function call)
 800264c:	b580      	push	{r7, lr}
 800264e:	b084      	sub	sp, #16
 8002650:	af00      	add	r7, sp, #0
 8002652:	60f8      	str	r0, [r7, #12]
 8002654:	60b9      	str	r1, [r7, #8]
 8002656:	607a      	str	r2, [r7, #4]
    if (not(cnt++ % qty))
 8002658:	68fb      	ldr	r3, [r7, #12]
 800265a:	681b      	ldr	r3, [r3, #0]
 800265c:	1c59      	adds	r1, r3, #1
 800265e:	68fa      	ldr	r2, [r7, #12]
 8002660:	6011      	str	r1, [r2, #0]
 8002662:	68ba      	ldr	r2, [r7, #8]
 8002664:	fbb3 f2f2 	udiv	r2, r3, r2
 8002668:	68b9      	ldr	r1, [r7, #8]
 800266a:	fb01 f202 	mul.w	r2, r1, r2
 800266e:	1a9b      	subs	r3, r3, r2
 8002670:	2b00      	cmp	r3, #0
 8002672:	bf0c      	ite	eq
 8002674:	2301      	moveq	r3, #1
 8002676:	2300      	movne	r3, #0
 8002678:	b2db      	uxtb	r3, r3
 800267a:	2b00      	cmp	r3, #0
 800267c:	d003      	beq.n	8002686 <_Z18every_qty_cnt_callIZN11TickUpdater9interruptEvEUlvE_EvRjjT_+0x3a>
        call();
 800267e:	1d3b      	adds	r3, r7, #4
 8002680:	4618      	mov	r0, r3
 8002682:	f7fe f8c3 	bl	800080c <_ZZN11TickUpdater9interruptEvENKUlvE_clEv>
}
 8002686:	bf00      	nop
 8002688:	3710      	adds	r7, #16
 800268a:	46bd      	mov	sp, r7
 800268c:	bd80      	pop	{r7, pc}
	...

08002690 <_ZN7ServiceI7In_data8Out_dataEclEv>:
	void operator()(){
 8002690:	b580      	push	{r7, lr}
 8002692:	b082      	sub	sp, #8
 8002694:	af00      	add	r7, sp, #0
 8002696:	6078      	str	r0, [r7, #4]
		outData.current        = k_adc * (adc.current_value() * 30 / 20) * 1000;
 8002698:	687b      	ldr	r3, [r7, #4]
 800269a:	681b      	ldr	r3, [r3, #0]
 800269c:	4618      	mov	r0, r3
 800269e:	f7fe fb7a 	bl	8000d96 <_ZN4ADC_13current_valueEv>
 80026a2:	4603      	mov	r3, r0
 80026a4:	461a      	mov	r2, r3
 80026a6:	4613      	mov	r3, r2
 80026a8:	011b      	lsls	r3, r3, #4
 80026aa:	1a9b      	subs	r3, r3, r2
 80026ac:	005b      	lsls	r3, r3, #1
 80026ae:	4aa7      	ldr	r2, [pc, #668]	; (800294c <_ZN7ServiceI7In_data8Out_dataEclEv+0x2bc>)
 80026b0:	fb82 1203 	smull	r1, r2, r2, r3
 80026b4:	10d2      	asrs	r2, r2, #3
 80026b6:	17db      	asrs	r3, r3, #31
 80026b8:	1ad3      	subs	r3, r2, r3
 80026ba:	4618      	mov	r0, r3
 80026bc:	f7fd ff20 	bl	8000500 <__aeabi_i2f>
 80026c0:	4603      	mov	r3, r0
 80026c2:	49a3      	ldr	r1, [pc, #652]	; (8002950 <_ZN7ServiceI7In_data8Out_dataEclEv+0x2c0>)
 80026c4:	4618      	mov	r0, r3
 80026c6:	f7fd fdad 	bl	8000224 <__aeabi_fmul>
 80026ca:	4603      	mov	r3, r0
 80026cc:	49a1      	ldr	r1, [pc, #644]	; (8002954 <_ZN7ServiceI7In_data8Out_dataEclEv+0x2c4>)
 80026ce:	4618      	mov	r0, r3
 80026d0:	f7fd fda8 	bl	8000224 <__aeabi_fmul>
 80026d4:	4603      	mov	r3, r0
 80026d6:	4618      	mov	r0, r3
 80026d8:	f7fd ff66 	bl	80005a8 <__aeabi_f2uiz>
 80026dc:	4603      	mov	r3, r0
 80026de:	b29a      	uxth	r2, r3
 80026e0:	687b      	ldr	r3, [r7, #4]
 80026e2:	86da      	strh	r2, [r3, #54]	; 0x36
		outData.voltage_board  = k_adc * adc[VB] * 100;
 80026e4:	687b      	ldr	r3, [r7, #4]
 80026e6:	681b      	ldr	r3, [r3, #0]
 80026e8:	2100      	movs	r1, #0
 80026ea:	4618      	mov	r0, r3
 80026ec:	f7fe fb42 	bl	8000d74 <_ZN4ADC_ixEh>
 80026f0:	4603      	mov	r3, r0
 80026f2:	4618      	mov	r0, r3
 80026f4:	f7fd ff04 	bl	8000500 <__aeabi_i2f>
 80026f8:	4603      	mov	r3, r0
 80026fa:	4995      	ldr	r1, [pc, #596]	; (8002950 <_ZN7ServiceI7In_data8Out_dataEclEv+0x2c0>)
 80026fc:	4618      	mov	r0, r3
 80026fe:	f7fd fd91 	bl	8000224 <__aeabi_fmul>
 8002702:	4603      	mov	r3, r0
 8002704:	4994      	ldr	r1, [pc, #592]	; (8002958 <_ZN7ServiceI7In_data8Out_dataEclEv+0x2c8>)
 8002706:	4618      	mov	r0, r3
 8002708:	f7fd fd8c 	bl	8000224 <__aeabi_fmul>
 800270c:	4603      	mov	r3, r0
 800270e:	4618      	mov	r0, r3
 8002710:	f7fd ff4a 	bl	80005a8 <__aeabi_f2uiz>
 8002714:	4603      	mov	r3, r0
 8002716:	b29a      	uxth	r2, r3
 8002718:	687b      	ldr	r3, [r7, #4]
 800271a:	871a      	strh	r2, [r3, #56]	; 0x38
		outData.voltage_logic  = k_adc * adc[VL] * 100;
 800271c:	687b      	ldr	r3, [r7, #4]
 800271e:	681b      	ldr	r3, [r3, #0]
 8002720:	2101      	movs	r1, #1
 8002722:	4618      	mov	r0, r3
 8002724:	f7fe fb26 	bl	8000d74 <_ZN4ADC_ixEh>
 8002728:	4603      	mov	r3, r0
 800272a:	4618      	mov	r0, r3
 800272c:	f7fd fee8 	bl	8000500 <__aeabi_i2f>
 8002730:	4603      	mov	r3, r0
 8002732:	4987      	ldr	r1, [pc, #540]	; (8002950 <_ZN7ServiceI7In_data8Out_dataEclEv+0x2c0>)
 8002734:	4618      	mov	r0, r3
 8002736:	f7fd fd75 	bl	8000224 <__aeabi_fmul>
 800273a:	4603      	mov	r3, r0
 800273c:	4986      	ldr	r1, [pc, #536]	; (8002958 <_ZN7ServiceI7In_data8Out_dataEclEv+0x2c8>)
 800273e:	4618      	mov	r0, r3
 8002740:	f7fd fd70 	bl	8000224 <__aeabi_fmul>
 8002744:	4603      	mov	r3, r0
 8002746:	4618      	mov	r0, r3
 8002748:	f7fd ff2e 	bl	80005a8 <__aeabi_f2uiz>
 800274c:	4603      	mov	r3, r0
 800274e:	b29a      	uxth	r2, r3
 8002750:	687b      	ldr	r3, [r7, #4]
 8002752:	875a      	strh	r2, [r3, #58]	; 0x3a
		outData.voltage_drive  = k_adc * adc[VD] * 100;
 8002754:	687b      	ldr	r3, [r7, #4]
 8002756:	681b      	ldr	r3, [r3, #0]
 8002758:	2102      	movs	r1, #2
 800275a:	4618      	mov	r0, r3
 800275c:	f7fe fb0a 	bl	8000d74 <_ZN4ADC_ixEh>
 8002760:	4603      	mov	r3, r0
 8002762:	4618      	mov	r0, r3
 8002764:	f7fd fecc 	bl	8000500 <__aeabi_i2f>
 8002768:	4603      	mov	r3, r0
 800276a:	4979      	ldr	r1, [pc, #484]	; (8002950 <_ZN7ServiceI7In_data8Out_dataEclEv+0x2c0>)
 800276c:	4618      	mov	r0, r3
 800276e:	f7fd fd59 	bl	8000224 <__aeabi_fmul>
 8002772:	4603      	mov	r3, r0
 8002774:	4978      	ldr	r1, [pc, #480]	; (8002958 <_ZN7ServiceI7In_data8Out_dataEclEv+0x2c8>)
 8002776:	4618      	mov	r0, r3
 8002778:	f7fd fd54 	bl	8000224 <__aeabi_fmul>
 800277c:	4603      	mov	r3, r0
 800277e:	4618      	mov	r0, r3
 8002780:	f7fd ff12 	bl	80005a8 <__aeabi_f2uiz>
 8002784:	4603      	mov	r3, r0
 8002786:	b29a      	uxth	r2, r3
 8002788:	687b      	ldr	r3, [r7, #4]
 800278a:	879a      	strh	r2, [r3, #60]	; 0x3c
		outData.error.current           = (outData.current >= 250);
 800278c:	687b      	ldr	r3, [r7, #4]
 800278e:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8002790:	2bf9      	cmp	r3, #249	; 0xf9
 8002792:	bf8c      	ite	hi
 8002794:	2301      	movhi	r3, #1
 8002796:	2300      	movls	r3, #0
 8002798:	b2d9      	uxtb	r1, r3
 800279a:	687a      	ldr	r2, [r7, #4]
 800279c:	f892 303e 	ldrb.w	r3, [r2, #62]	; 0x3e
 80027a0:	f361 0300 	bfi	r3, r1, #0, #1
 80027a4:	f882 303e 	strb.w	r3, [r2, #62]	; 0x3e
		outData.error.voltage_board_low = (outData.voltage_board <= 180);
 80027a8:	687b      	ldr	r3, [r7, #4]
 80027aa:	8f1b      	ldrh	r3, [r3, #56]	; 0x38
 80027ac:	2bb4      	cmp	r3, #180	; 0xb4
 80027ae:	bf94      	ite	ls
 80027b0:	2301      	movls	r3, #1
 80027b2:	2300      	movhi	r3, #0
 80027b4:	b2d9      	uxtb	r1, r3
 80027b6:	687a      	ldr	r2, [r7, #4]
 80027b8:	f892 303e 	ldrb.w	r3, [r2, #62]	; 0x3e
 80027bc:	f361 0341 	bfi	r3, r1, #1, #1
 80027c0:	f882 303e 	strb.w	r3, [r2, #62]	; 0x3e
		outData.error.voltage_logic_low = (outData.voltage_logic <= 180);
 80027c4:	687b      	ldr	r3, [r7, #4]
 80027c6:	8f5b      	ldrh	r3, [r3, #58]	; 0x3a
 80027c8:	2bb4      	cmp	r3, #180	; 0xb4
 80027ca:	bf94      	ite	ls
 80027cc:	2301      	movls	r3, #1
 80027ce:	2300      	movhi	r3, #0
 80027d0:	b2d9      	uxtb	r1, r3
 80027d2:	687a      	ldr	r2, [r7, #4]
 80027d4:	f892 303e 	ldrb.w	r3, [r2, #62]	; 0x3e
 80027d8:	f361 0382 	bfi	r3, r1, #2, #1
 80027dc:	f882 303e 	strb.w	r3, [r2, #62]	; 0x3e
		outData.error.voltage_drive_low = (outData.voltage_drive <= 180);
 80027e0:	687b      	ldr	r3, [r7, #4]
 80027e2:	8f9b      	ldrh	r3, [r3, #60]	; 0x3c
 80027e4:	2bb4      	cmp	r3, #180	; 0xb4
 80027e6:	bf94      	ite	ls
 80027e8:	2301      	movls	r3, #1
 80027ea:	2300      	movhi	r3, #0
 80027ec:	b2d9      	uxtb	r1, r3
 80027ee:	687a      	ldr	r2, [r7, #4]
 80027f0:	f892 303e 	ldrb.w	r3, [r2, #62]	; 0x3e
 80027f4:	f361 03c3 	bfi	r3, r1, #3, #1
 80027f8:	f882 303e 	strb.w	r3, [r2, #62]	; 0x3e
		kolhoz ^= timer.event();
 80027fc:	687b      	ldr	r3, [r7, #4]
 80027fe:	3310      	adds	r3, #16
 8002800:	4618      	mov	r0, r3
 8002802:	f7fe f834 	bl	800086e <_ZN5Timer5eventEv>
 8002806:	4603      	mov	r3, r0
 8002808:	461a      	mov	r2, r3
 800280a:	687b      	ldr	r3, [r7, #4]
 800280c:	f893 3022 	ldrb.w	r3, [r3, #34]	; 0x22
 8002810:	4053      	eors	r3, r2
 8002812:	b2db      	uxtb	r3, r3
 8002814:	2b00      	cmp	r3, #0
 8002816:	bf14      	ite	ne
 8002818:	2301      	movne	r3, #1
 800281a:	2300      	moveq	r3, #0
 800281c:	b2da      	uxtb	r2, r3
 800281e:	687b      	ldr	r3, [r7, #4]
 8002820:	f883 2022 	strb.w	r2, [r3, #34]	; 0x22
		if (event or kolhoz) {
 8002824:	687b      	ldr	r3, [r7, #4]
 8002826:	f893 3021 	ldrb.w	r3, [r3, #33]	; 0x21
 800282a:	2b00      	cmp	r3, #0
 800282c:	d105      	bne.n	800283a <_ZN7ServiceI7In_data8Out_dataEclEv+0x1aa>
 800282e:	687b      	ldr	r3, [r7, #4]
 8002830:	f893 3022 	ldrb.w	r3, [r3, #34]	; 0x22
 8002834:	2b00      	cmp	r3, #0
 8002836:	f000 8084 	beq.w	8002942 <_ZN7ServiceI7In_data8Out_dataEclEv+0x2b2>
			if(uart.buffer[0] == 4 or kolhoz) {
 800283a:	687b      	ldr	r3, [r7, #4]
 800283c:	685b      	ldr	r3, [r3, #4]
 800283e:	3304      	adds	r3, #4
 8002840:	2100      	movs	r1, #0
 8002842:	4618      	mov	r0, r3
 8002844:	f000 f8e5 	bl	8002a12 <_ZN10Net_bufferILh26EEixEi>
 8002848:	4603      	mov	r3, r0
 800284a:	2b04      	cmp	r3, #4
 800284c:	d004      	beq.n	8002858 <_ZN7ServiceI7In_data8Out_dataEclEv+0x1c8>
 800284e:	687b      	ldr	r3, [r7, #4]
 8002850:	f893 3022 	ldrb.w	r3, [r3, #34]	; 0x22
 8002854:	2b00      	cmp	r3, #0
 8002856:	d001      	beq.n	800285c <_ZN7ServiceI7In_data8Out_dataEclEv+0x1cc>
 8002858:	2301      	movs	r3, #1
 800285a:	e000      	b.n	800285e <_ZN7ServiceI7In_data8Out_dataEclEv+0x1ce>
 800285c:	2300      	movs	r3, #0
 800285e:	2b00      	cmp	r3, #0
 8002860:	d02b      	beq.n	80028ba <_ZN7ServiceI7In_data8Out_dataEclEv+0x22a>
				uart.buffer.clear();
 8002862:	687b      	ldr	r3, [r7, #4]
 8002864:	685b      	ldr	r3, [r3, #4]
 8002866:	3304      	adds	r3, #4
 8002868:	4618      	mov	r0, r3
 800286a:	f000 f8e1 	bl	8002a30 <_ZN10Net_bufferILh26EE5clearEv>
				uart.buffer << outData.current
 800286e:	687b      	ldr	r3, [r7, #4]
 8002870:	685b      	ldr	r3, [r3, #4]
 8002872:	1d1a      	adds	r2, r3, #4
 8002874:	687b      	ldr	r3, [r7, #4]
 8002876:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8002878:	4619      	mov	r1, r3
 800287a:	4610      	mov	r0, r2
 800287c:	f000 f8e7 	bl	8002a4e <_ZN10Net_bufferILh26EElsEt>
 8002880:	4602      	mov	r2, r0
							<< outData.voltage_board
 8002882:	687b      	ldr	r3, [r7, #4]
 8002884:	8f1b      	ldrh	r3, [r3, #56]	; 0x38
 8002886:	4619      	mov	r1, r3
 8002888:	4610      	mov	r0, r2
 800288a:	f000 f8e0 	bl	8002a4e <_ZN10Net_bufferILh26EElsEt>
 800288e:	4602      	mov	r2, r0
						    << outData.voltage_logic
 8002890:	687b      	ldr	r3, [r7, #4]
 8002892:	8f5b      	ldrh	r3, [r3, #58]	; 0x3a
 8002894:	4619      	mov	r1, r3
 8002896:	4610      	mov	r0, r2
 8002898:	f000 f8d9 	bl	8002a4e <_ZN10Net_bufferILh26EElsEt>
 800289c:	4602      	mov	r2, r0
							<< outData.voltage_drive
 800289e:	687b      	ldr	r3, [r7, #4]
 80028a0:	8f9b      	ldrh	r3, [r3, #60]	; 0x3c
 80028a2:	4619      	mov	r1, r3
 80028a4:	4610      	mov	r0, r2
 80028a6:	f000 f8d2 	bl	8002a4e <_ZN10Net_bufferILh26EElsEt>
 80028aa:	4602      	mov	r2, r0
							<< arOutData[4];
 80028ac:	687b      	ldr	r3, [r7, #4]
 80028ae:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 80028b0:	4619      	mov	r1, r3
 80028b2:	4610      	mov	r0, r2
 80028b4:	f000 f8cb 	bl	8002a4e <_ZN10Net_bufferILh26EElsEt>
 80028b8:	e022      	b.n	8002900 <_ZN7ServiceI7In_data8Out_dataEclEv+0x270>
			} else if(uart.buffer[0] == '+') {
 80028ba:	687b      	ldr	r3, [r7, #4]
 80028bc:	685b      	ldr	r3, [r3, #4]
 80028be:	3304      	adds	r3, #4
 80028c0:	2100      	movs	r1, #0
 80028c2:	4618      	mov	r0, r3
 80028c4:	f000 f8a5 	bl	8002a12 <_ZN10Net_bufferILh26EEixEi>
 80028c8:	4603      	mov	r3, r0
 80028ca:	2b2b      	cmp	r3, #43	; 0x2b
 80028cc:	bf0c      	ite	eq
 80028ce:	2301      	moveq	r3, #1
 80028d0:	2300      	movne	r3, #0
 80028d2:	b2db      	uxtb	r3, r3
 80028d4:	2b00      	cmp	r3, #0
 80028d6:	d013      	beq.n	8002900 <_ZN7ServiceI7In_data8Out_dataEclEv+0x270>
				uart.buffer.clear();
 80028d8:	687b      	ldr	r3, [r7, #4]
 80028da:	685b      	ldr	r3, [r3, #4]
 80028dc:	3304      	adds	r3, #4
 80028de:	4618      	mov	r0, r3
 80028e0:	f000 f8a6 	bl	8002a30 <_ZN10Net_bufferILh26EE5clearEv>
				uart.buffer << 'O';
 80028e4:	687b      	ldr	r3, [r7, #4]
 80028e6:	685b      	ldr	r3, [r3, #4]
 80028e8:	3304      	adds	r3, #4
 80028ea:	214f      	movs	r1, #79	; 0x4f
 80028ec:	4618      	mov	r0, r3
 80028ee:	f000 f8cc 	bl	8002a8a <_ZN10Net_bufferILh26EElsEc>
				uart.buffer << 'K';
 80028f2:	687b      	ldr	r3, [r7, #4]
 80028f4:	685b      	ldr	r3, [r3, #4]
 80028f6:	3304      	adds	r3, #4
 80028f8:	214b      	movs	r1, #75	; 0x4b
 80028fa:	4618      	mov	r0, r3
 80028fc:	f000 f8c5 	bl	8002a8a <_ZN10Net_bufferILh26EElsEc>
			event = false;
 8002900:	687b      	ldr	r3, [r7, #4]
 8002902:	2200      	movs	r2, #0
 8002904:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21
			kolhoz = false;
 8002908:	687b      	ldr	r3, [r7, #4]
 800290a:	2200      	movs	r2, #0
 800290c:	f883 2022 	strb.w	r2, [r3, #34]	; 0x22
			if(uart.buffer.size())
 8002910:	687b      	ldr	r3, [r7, #4]
 8002912:	685b      	ldr	r3, [r3, #4]
 8002914:	3304      	adds	r3, #4
 8002916:	4618      	mov	r0, r3
 8002918:	f000 f8d4 	bl	8002ac4 <_ZN10Net_bufferILh26EE4sizeEv>
 800291c:	4603      	mov	r3, r0
 800291e:	2b00      	cmp	r3, #0
 8002920:	bf14      	ite	ne
 8002922:	2301      	movne	r3, #1
 8002924:	2300      	moveq	r3, #0
 8002926:	b2db      	uxtb	r3, r3
 8002928:	2b00      	cmp	r3, #0
 800292a:	d005      	beq.n	8002938 <_ZN7ServiceI7In_data8Out_dataEclEv+0x2a8>
				uart.transmit();
 800292c:	687b      	ldr	r3, [r7, #4]
 800292e:	685b      	ldr	r3, [r3, #4]
 8002930:	4618      	mov	r0, r3
 8002932:	f000 f8d7 	bl	8002ae4 <_ZN5UART_ILj26EE8transmitEv>
	}
 8002936:	e004      	b.n	8002942 <_ZN7ServiceI7In_data8Out_dataEclEv+0x2b2>
				uart.receive();
 8002938:	687b      	ldr	r3, [r7, #4]
 800293a:	685b      	ldr	r3, [r3, #4]
 800293c:	4618      	mov	r0, r3
 800293e:	f000 f8f3 	bl	8002b28 <_ZN5UART_ILj26EE7receiveEv>
	}
 8002942:	bf00      	nop
 8002944:	3708      	adds	r7, #8
 8002946:	46bd      	mov	sp, r7
 8002948:	bd80      	pop	{r7, pc}
 800294a:	bf00      	nop
 800294c:	66666667 	.word	0x66666667
 8002950:	3a5a2e95 	.word	0x3a5a2e95
 8002954:	447a0000 	.word	0x447a0000
 8002958:	42c80000 	.word	0x42c80000

0800295c <_ZN5UART_ILj26EEC1ER3Pin>:

public:

	Pin& led_red;

	UART_(Pin& led_red) : led_red{led_red}{}
 800295c:	b580      	push	{r7, lr}
 800295e:	b082      	sub	sp, #8
 8002960:	af00      	add	r7, sp, #0
 8002962:	6078      	str	r0, [r7, #4]
 8002964:	6039      	str	r1, [r7, #0]
 8002966:	687b      	ldr	r3, [r7, #4]
 8002968:	683a      	ldr	r2, [r7, #0]
 800296a:	601a      	str	r2, [r3, #0]
 800296c:	687b      	ldr	r3, [r7, #4]
 800296e:	3304      	adds	r3, #4
 8002970:	4618      	mov	r0, r3
 8002972:	f000 f8f5 	bl	8002b60 <_ZN10Net_bufferILh26EEC1Ev>
 8002976:	687b      	ldr	r3, [r7, #4]
 8002978:	4618      	mov	r0, r3
 800297a:	3708      	adds	r7, #8
 800297c:	46bd      	mov	sp, r7
 800297e:	bd80      	pop	{r7, pc}

08002980 <_ZN7ServiceI7In_data8Out_dataEC1ER4ADC_R5UART_ILj26EER9InterruptS9_>:
	Service (
 8002980:	b580      	push	{r7, lr}
 8002982:	b084      	sub	sp, #16
 8002984:	af00      	add	r7, sp, #0
 8002986:	60f8      	str	r0, [r7, #12]
 8002988:	60b9      	str	r1, [r7, #8]
 800298a:	607a      	str	r2, [r7, #4]
 800298c:	603b      	str	r3, [r7, #0]
      , arInData { }, arOutData { }, arInDataMin { }, arInDataMax {}
 800298e:	68fb      	ldr	r3, [r7, #12]
 8002990:	68ba      	ldr	r2, [r7, #8]
 8002992:	601a      	str	r2, [r3, #0]
 8002994:	68fb      	ldr	r3, [r7, #12]
 8002996:	687a      	ldr	r2, [r7, #4]
 8002998:	605a      	str	r2, [r3, #4]
 800299a:	68fb      	ldr	r3, [r7, #12]
 800299c:	683a      	ldr	r2, [r7, #0]
 800299e:	609a      	str	r2, [r3, #8]
 80029a0:	68fb      	ldr	r3, [r7, #12]
 80029a2:	69ba      	ldr	r2, [r7, #24]
 80029a4:	60da      	str	r2, [r3, #12]
 80029a6:	68fb      	ldr	r3, [r7, #12]
 80029a8:	3310      	adds	r3, #16
 80029aa:	4618      	mov	r0, r3
 80029ac:	f7fd ff08 	bl	80007c0 <_ZN5TimerC1Ev>
 80029b0:	68fb      	ldr	r3, [r7, #12]
 80029b2:	2200      	movs	r2, #0
 80029b4:	f883 2020 	strb.w	r2, [r3, #32]
 80029b8:	68fb      	ldr	r3, [r7, #12]
 80029ba:	2200      	movs	r2, #0
 80029bc:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21
 80029c0:	68fb      	ldr	r3, [r7, #12]
 80029c2:	2200      	movs	r2, #0
 80029c4:	f883 2022 	strb.w	r2, [r3, #34]	; 0x22
 80029c8:	68fb      	ldr	r3, [r7, #12]
 80029ca:	2201      	movs	r2, #1
 80029cc:	f883 2023 	strb.w	r2, [r3, #35]	; 0x23
 80029d0:	68fb      	ldr	r3, [r7, #12]
 80029d2:	3324      	adds	r3, #36	; 0x24
 80029d4:	68f9      	ldr	r1, [r7, #12]
 80029d6:	4618      	mov	r0, r3
 80029d8:	f000 f8ce 	bl	8002b78 <_ZN7ServiceI7In_data8Out_dataE14uart_interruptC1ERS2_>
 80029dc:	68fb      	ldr	r3, [r7, #12]
 80029de:	332c      	adds	r3, #44	; 0x2c
 80029e0:	68f9      	ldr	r1, [r7, #12]
 80029e2:	4618      	mov	r0, r3
 80029e4:	f000 f8e6 	bl	8002bb4 <_ZN7ServiceI7In_data8Out_dataE13dma_interruptC1ERS2_>
 80029e8:	68fb      	ldr	r3, [r7, #12]
 80029ea:	3336      	adds	r3, #54	; 0x36
 80029ec:	2200      	movs	r2, #0
 80029ee:	601a      	str	r2, [r3, #0]
 80029f0:	605a      	str	r2, [r3, #4]
 80029f2:	811a      	strh	r2, [r3, #8]
		uart.receive();
 80029f4:	6878      	ldr	r0, [r7, #4]
 80029f6:	f000 f897 	bl	8002b28 <_ZN5UART_ILj26EE7receiveEv>
		timer.start(2000);
 80029fa:	68fb      	ldr	r3, [r7, #12]
 80029fc:	3310      	adds	r3, #16
 80029fe:	f44f 61fa 	mov.w	r1, #2000	; 0x7d0
 8002a02:	4618      	mov	r0, r3
 8002a04:	f7fd ff20 	bl	8000848 <_ZN5Timer5startEm>
	}
 8002a08:	68fb      	ldr	r3, [r7, #12]
 8002a0a:	4618      	mov	r0, r3
 8002a0c:	3710      	adds	r7, #16
 8002a0e:	46bd      	mov	sp, r7
 8002a10:	bd80      	pop	{r7, pc}

08002a12 <_ZN10Net_bufferILh26EEixEi>:
    Net_buffer& operator>> (uint16_t&);

    Net_buffer& operator<< (char*);


    uint8_t operator[](int n){return buffer[n];}
 8002a12:	b480      	push	{r7}
 8002a14:	b083      	sub	sp, #12
 8002a16:	af00      	add	r7, sp, #0
 8002a18:	6078      	str	r0, [r7, #4]
 8002a1a:	6039      	str	r1, [r7, #0]
 8002a1c:	687a      	ldr	r2, [r7, #4]
 8002a1e:	683b      	ldr	r3, [r7, #0]
 8002a20:	4413      	add	r3, r2
 8002a22:	3302      	adds	r3, #2
 8002a24:	781b      	ldrb	r3, [r3, #0]
 8002a26:	4618      	mov	r0, r3
 8002a28:	370c      	adds	r7, #12
 8002a2a:	46bd      	mov	sp, r7
 8002a2c:	bc80      	pop	{r7}
 8002a2e:	4770      	bx	lr

08002a30 <_ZN10Net_bufferILh26EE5clearEv>:
    void clear() { begin_i = 0; end_i = 0; }
 8002a30:	b480      	push	{r7}
 8002a32:	b083      	sub	sp, #12
 8002a34:	af00      	add	r7, sp, #0
 8002a36:	6078      	str	r0, [r7, #4]
 8002a38:	687b      	ldr	r3, [r7, #4]
 8002a3a:	2200      	movs	r2, #0
 8002a3c:	701a      	strb	r2, [r3, #0]
 8002a3e:	687b      	ldr	r3, [r7, #4]
 8002a40:	2200      	movs	r2, #0
 8002a42:	705a      	strb	r2, [r3, #1]
 8002a44:	bf00      	nop
 8002a46:	370c      	adds	r7, #12
 8002a48:	46bd      	mov	sp, r7
 8002a4a:	bc80      	pop	{r7}
 8002a4c:	4770      	bx	lr

08002a4e <_ZN10Net_bufferILh26EElsEt>:
        end_i++;
   }
}

template<uint8_t size_>
Net_buffer<size_>& Net_buffer<size_>::operator<< (uint16_t v)
 8002a4e:	b580      	push	{r7, lr}
 8002a50:	b084      	sub	sp, #16
 8002a52:	af00      	add	r7, sp, #0
 8002a54:	6078      	str	r0, [r7, #4]
 8002a56:	460b      	mov	r3, r1
 8002a58:	807b      	strh	r3, [r7, #2]
{
    uint8_t low, hi;
    to_bytes(v, low, hi);
 8002a5a:	f107 030e 	add.w	r3, r7, #14
 8002a5e:	f107 020f 	add.w	r2, r7, #15
 8002a62:	8879      	ldrh	r1, [r7, #2]
 8002a64:	6878      	ldr	r0, [r7, #4]
 8002a66:	f000 f8c3 	bl	8002bf0 <_ZN10Net_bufferILh26EE8to_bytesEtRhS1_>
    *this << hi << low;
 8002a6a:	7bbb      	ldrb	r3, [r7, #14]
 8002a6c:	4619      	mov	r1, r3
 8002a6e:	6878      	ldr	r0, [r7, #4]
 8002a70:	f000 f8d3 	bl	8002c1a <_ZN10Net_bufferILh26EElsEh>
 8002a74:	4602      	mov	r2, r0
 8002a76:	7bfb      	ldrb	r3, [r7, #15]
 8002a78:	4619      	mov	r1, r3
 8002a7a:	4610      	mov	r0, r2
 8002a7c:	f000 f8cd 	bl	8002c1a <_ZN10Net_bufferILh26EElsEh>
    return *this;
 8002a80:	687b      	ldr	r3, [r7, #4]
}
 8002a82:	4618      	mov	r0, r3
 8002a84:	3710      	adds	r7, #16
 8002a86:	46bd      	mov	sp, r7
 8002a88:	bd80      	pop	{r7, pc}

08002a8a <_ZN10Net_bufferILh26EElsEc>:
Net_buffer<size_>& Net_buffer<size_>::operator<< (char v)
 8002a8a:	b480      	push	{r7}
 8002a8c:	b083      	sub	sp, #12
 8002a8e:	af00      	add	r7, sp, #0
 8002a90:	6078      	str	r0, [r7, #4]
 8002a92:	460b      	mov	r3, r1
 8002a94:	70fb      	strb	r3, [r7, #3]
    if (end_i < size_) {
 8002a96:	687b      	ldr	r3, [r7, #4]
 8002a98:	785b      	ldrb	r3, [r3, #1]
 8002a9a:	2b19      	cmp	r3, #25
 8002a9c:	d80c      	bhi.n	8002ab8 <_ZN10Net_bufferILh26EElsEc+0x2e>
      buffer[end_i] = v;
 8002a9e:	687b      	ldr	r3, [r7, #4]
 8002aa0:	785b      	ldrb	r3, [r3, #1]
 8002aa2:	461a      	mov	r2, r3
 8002aa4:	687b      	ldr	r3, [r7, #4]
 8002aa6:	4413      	add	r3, r2
 8002aa8:	78fa      	ldrb	r2, [r7, #3]
 8002aaa:	709a      	strb	r2, [r3, #2]
      end_i++;
 8002aac:	687b      	ldr	r3, [r7, #4]
 8002aae:	785b      	ldrb	r3, [r3, #1]
 8002ab0:	3301      	adds	r3, #1
 8002ab2:	b2da      	uxtb	r2, r3
 8002ab4:	687b      	ldr	r3, [r7, #4]
 8002ab6:	705a      	strb	r2, [r3, #1]
    return *this;
 8002ab8:	687b      	ldr	r3, [r7, #4]
}
 8002aba:	4618      	mov	r0, r3
 8002abc:	370c      	adds	r7, #12
 8002abe:	46bd      	mov	sp, r7
 8002ac0:	bc80      	pop	{r7}
 8002ac2:	4770      	bx	lr

08002ac4 <_ZN10Net_bufferILh26EE4sizeEv>:
    uint8_t size()  { return end_i - begin_i; }
 8002ac4:	b480      	push	{r7}
 8002ac6:	b083      	sub	sp, #12
 8002ac8:	af00      	add	r7, sp, #0
 8002aca:	6078      	str	r0, [r7, #4]
 8002acc:	687b      	ldr	r3, [r7, #4]
 8002ace:	785a      	ldrb	r2, [r3, #1]
 8002ad0:	687b      	ldr	r3, [r7, #4]
 8002ad2:	781b      	ldrb	r3, [r3, #0]
 8002ad4:	1ad3      	subs	r3, r2, r3
 8002ad6:	b2db      	uxtb	r3, r3
 8002ad8:	4618      	mov	r0, r3
 8002ada:	370c      	adds	r7, #12
 8002adc:	46bd      	mov	sp, r7
 8002ade:	bc80      	pop	{r7}
 8002ae0:	4770      	bx	lr
	...

08002ae4 <_ZN5UART_ILj26EE8transmitEv>:

	Net_buffer<buffer_size> buffer;

	void transmit(){
 8002ae4:	b590      	push	{r4, r7, lr}
 8002ae6:	b083      	sub	sp, #12
 8002ae8:	af00      	add	r7, sp, #0
 8002aea:	6078      	str	r0, [r7, #4]
//		buffer.set_size(buffer_size - DMA1_Channel3->CNDTR);
		HAL_UART_Transmit_DMA(&huart3, buffer.ptr(), buffer.size());
 8002aec:	687b      	ldr	r3, [r7, #4]
 8002aee:	3304      	adds	r3, #4
 8002af0:	4618      	mov	r0, r3
 8002af2:	f000 f8af 	bl	8002c54 <_ZN10Net_bufferILh26EE3ptrEv>
 8002af6:	4604      	mov	r4, r0
 8002af8:	687b      	ldr	r3, [r7, #4]
 8002afa:	3304      	adds	r3, #4
 8002afc:	4618      	mov	r0, r3
 8002afe:	f7ff ffe1 	bl	8002ac4 <_ZN10Net_bufferILh26EE4sizeEv>
 8002b02:	4603      	mov	r3, r0
 8002b04:	b29b      	uxth	r3, r3
 8002b06:	461a      	mov	r2, r3
 8002b08:	4621      	mov	r1, r4
 8002b0a:	4806      	ldr	r0, [pc, #24]	; (8002b24 <_ZN5UART_ILj26EE8transmitEv+0x40>)
 8002b0c:	f004 f966 	bl	8006ddc <HAL_UART_Transmit_DMA>
		led_red = true;
 8002b10:	687b      	ldr	r3, [r7, #4]
 8002b12:	681b      	ldr	r3, [r3, #0]
 8002b14:	2101      	movs	r1, #1
 8002b16:	4618      	mov	r0, r3
 8002b18:	f7fd ff43 	bl	80009a2 <_ZN3PinaSEb>
	}
 8002b1c:	bf00      	nop
 8002b1e:	370c      	adds	r7, #12
 8002b20:	46bd      	mov	sp, r7
 8002b22:	bd90      	pop	{r4, r7, pc}
 8002b24:	20000260 	.word	0x20000260

08002b28 <_ZN5UART_ILj26EE7receiveEv>:

	void receive(){
 8002b28:	b580      	push	{r7, lr}
 8002b2a:	b082      	sub	sp, #8
 8002b2c:	af00      	add	r7, sp, #0
 8002b2e:	6078      	str	r0, [r7, #4]
		HAL_UARTEx_ReceiveToIdle_DMA(&huart3, buffer.ptr(), buffer_size);
 8002b30:	687b      	ldr	r3, [r7, #4]
 8002b32:	3304      	adds	r3, #4
 8002b34:	4618      	mov	r0, r3
 8002b36:	f000 f88d 	bl	8002c54 <_ZN10Net_bufferILh26EE3ptrEv>
 8002b3a:	4603      	mov	r3, r0
 8002b3c:	221a      	movs	r2, #26
 8002b3e:	4619      	mov	r1, r3
 8002b40:	4806      	ldr	r0, [pc, #24]	; (8002b5c <_ZN5UART_ILj26EE7receiveEv+0x34>)
 8002b42:	f004 f9bb 	bl	8006ebc <HAL_UARTEx_ReceiveToIdle_DMA>
		led_red = false;
 8002b46:	687b      	ldr	r3, [r7, #4]
 8002b48:	681b      	ldr	r3, [r3, #0]
 8002b4a:	2100      	movs	r1, #0
 8002b4c:	4618      	mov	r0, r3
 8002b4e:	f7fd ff28 	bl	80009a2 <_ZN3PinaSEb>
	}
 8002b52:	bf00      	nop
 8002b54:	3708      	adds	r7, #8
 8002b56:	46bd      	mov	sp, r7
 8002b58:	bd80      	pop	{r7, pc}
 8002b5a:	bf00      	nop
 8002b5c:	20000260 	.word	0x20000260

08002b60 <_ZN10Net_bufferILh26EEC1Ev>:
    Net_buffer() {
 8002b60:	b580      	push	{r7, lr}
 8002b62:	b082      	sub	sp, #8
 8002b64:	af00      	add	r7, sp, #0
 8002b66:	6078      	str	r0, [r7, #4]
      clear();
 8002b68:	6878      	ldr	r0, [r7, #4]
 8002b6a:	f7ff ff61 	bl	8002a30 <_ZN10Net_bufferILh26EE5clearEv>
    }
 8002b6e:	687b      	ldr	r3, [r7, #4]
 8002b70:	4618      	mov	r0, r3
 8002b72:	3708      	adds	r7, #8
 8002b74:	46bd      	mov	sp, r7
 8002b76:	bd80      	pop	{r7, pc}

08002b78 <_ZN7ServiceI7In_data8Out_dataE14uart_interruptC1ERS2_>:
		uart_interrupt(Parent &parent) :
 8002b78:	b580      	push	{r7, lr}
 8002b7a:	b082      	sub	sp, #8
 8002b7c:	af00      	add	r7, sp, #0
 8002b7e:	6078      	str	r0, [r7, #4]
 8002b80:	6039      	str	r1, [r7, #0]
				parent(parent) {
 8002b82:	687b      	ldr	r3, [r7, #4]
 8002b84:	4618      	mov	r0, r3
 8002b86:	f7fd ffff 	bl	8000b88 <_ZN12InterruptingC1Ev>
 8002b8a:	4a09      	ldr	r2, [pc, #36]	; (8002bb0 <_ZN7ServiceI7In_data8Out_dataE14uart_interruptC1ERS2_+0x38>)
 8002b8c:	687b      	ldr	r3, [r7, #4]
 8002b8e:	601a      	str	r2, [r3, #0]
 8002b90:	687b      	ldr	r3, [r7, #4]
 8002b92:	683a      	ldr	r2, [r7, #0]
 8002b94:	605a      	str	r2, [r3, #4]
			parent.interrupt_usart.subscribe(this);
 8002b96:	683b      	ldr	r3, [r7, #0]
 8002b98:	68db      	ldr	r3, [r3, #12]
 8002b9a:	687a      	ldr	r2, [r7, #4]
 8002b9c:	4611      	mov	r1, r2
 8002b9e:	4618      	mov	r0, r3
 8002ba0:	f7fd ff20 	bl	80009e4 <_ZN9Interrupt9subscribeEP12Interrupting>
		}
 8002ba4:	687b      	ldr	r3, [r7, #4]
 8002ba6:	4618      	mov	r0, r3
 8002ba8:	3708      	adds	r7, #8
 8002baa:	46bd      	mov	sp, r7
 8002bac:	bd80      	pop	{r7, pc}
 8002bae:	bf00      	nop
 8002bb0:	08007ebc 	.word	0x08007ebc

08002bb4 <_ZN7ServiceI7In_data8Out_dataE13dma_interruptC1ERS2_>:
		dma_interrupt(Parent &parent) :
 8002bb4:	b580      	push	{r7, lr}
 8002bb6:	b082      	sub	sp, #8
 8002bb8:	af00      	add	r7, sp, #0
 8002bba:	6078      	str	r0, [r7, #4]
 8002bbc:	6039      	str	r1, [r7, #0]
				parent(parent) {
 8002bbe:	687b      	ldr	r3, [r7, #4]
 8002bc0:	4618      	mov	r0, r3
 8002bc2:	f7fd ffe1 	bl	8000b88 <_ZN12InterruptingC1Ev>
 8002bc6:	4a09      	ldr	r2, [pc, #36]	; (8002bec <_ZN7ServiceI7In_data8Out_dataE13dma_interruptC1ERS2_+0x38>)
 8002bc8:	687b      	ldr	r3, [r7, #4]
 8002bca:	601a      	str	r2, [r3, #0]
 8002bcc:	687b      	ldr	r3, [r7, #4]
 8002bce:	683a      	ldr	r2, [r7, #0]
 8002bd0:	605a      	str	r2, [r3, #4]
			parent.interrupt_DMA.subscribe(this);
 8002bd2:	683b      	ldr	r3, [r7, #0]
 8002bd4:	689b      	ldr	r3, [r3, #8]
 8002bd6:	687a      	ldr	r2, [r7, #4]
 8002bd8:	4611      	mov	r1, r2
 8002bda:	4618      	mov	r0, r3
 8002bdc:	f7fd ff02 	bl	80009e4 <_ZN9Interrupt9subscribeEP12Interrupting>
		}
 8002be0:	687b      	ldr	r3, [r7, #4]
 8002be2:	4618      	mov	r0, r3
 8002be4:	3708      	adds	r7, #8
 8002be6:	46bd      	mov	sp, r7
 8002be8:	bd80      	pop	{r7, pc}
 8002bea:	bf00      	nop
 8002bec:	08007eb0 	.word	0x08007eb0

08002bf0 <_ZN10Net_bufferILh26EE8to_bytesEtRhS1_>:
    void to_bytes (uint16_t v, uint8_t& low, uint8_t& hi)
 8002bf0:	b480      	push	{r7}
 8002bf2:	b087      	sub	sp, #28
 8002bf4:	af00      	add	r7, sp, #0
 8002bf6:	60f8      	str	r0, [r7, #12]
 8002bf8:	607a      	str	r2, [r7, #4]
 8002bfa:	603b      	str	r3, [r7, #0]
 8002bfc:	460b      	mov	r3, r1
 8002bfe:	817b      	strh	r3, [r7, #10]
        u.d16 = v;
 8002c00:	897b      	ldrh	r3, [r7, #10]
 8002c02:	82bb      	strh	r3, [r7, #20]
        low = u.d8[0];
 8002c04:	7d3a      	ldrb	r2, [r7, #20]
 8002c06:	687b      	ldr	r3, [r7, #4]
 8002c08:	701a      	strb	r2, [r3, #0]
        hi = u.d8[1];
 8002c0a:	7d7a      	ldrb	r2, [r7, #21]
 8002c0c:	683b      	ldr	r3, [r7, #0]
 8002c0e:	701a      	strb	r2, [r3, #0]
    }
 8002c10:	bf00      	nop
 8002c12:	371c      	adds	r7, #28
 8002c14:	46bd      	mov	sp, r7
 8002c16:	bc80      	pop	{r7}
 8002c18:	4770      	bx	lr

08002c1a <_ZN10Net_bufferILh26EElsEh>:
Net_buffer<size_>& Net_buffer<size_>::operator<< (uint8_t v)
 8002c1a:	b480      	push	{r7}
 8002c1c:	b083      	sub	sp, #12
 8002c1e:	af00      	add	r7, sp, #0
 8002c20:	6078      	str	r0, [r7, #4]
 8002c22:	460b      	mov	r3, r1
 8002c24:	70fb      	strb	r3, [r7, #3]
    if (end_i < size_) {
 8002c26:	687b      	ldr	r3, [r7, #4]
 8002c28:	785b      	ldrb	r3, [r3, #1]
 8002c2a:	2b19      	cmp	r3, #25
 8002c2c:	d80c      	bhi.n	8002c48 <_ZN10Net_bufferILh26EElsEh+0x2e>
      buffer[end_i] = v;
 8002c2e:	687b      	ldr	r3, [r7, #4]
 8002c30:	785b      	ldrb	r3, [r3, #1]
 8002c32:	461a      	mov	r2, r3
 8002c34:	687b      	ldr	r3, [r7, #4]
 8002c36:	4413      	add	r3, r2
 8002c38:	78fa      	ldrb	r2, [r7, #3]
 8002c3a:	709a      	strb	r2, [r3, #2]
      end_i++;
 8002c3c:	687b      	ldr	r3, [r7, #4]
 8002c3e:	785b      	ldrb	r3, [r3, #1]
 8002c40:	3301      	adds	r3, #1
 8002c42:	b2da      	uxtb	r2, r3
 8002c44:	687b      	ldr	r3, [r7, #4]
 8002c46:	705a      	strb	r2, [r3, #1]
    return *this;
 8002c48:	687b      	ldr	r3, [r7, #4]
}
 8002c4a:	4618      	mov	r0, r3
 8002c4c:	370c      	adds	r7, #12
 8002c4e:	46bd      	mov	sp, r7
 8002c50:	bc80      	pop	{r7}
 8002c52:	4770      	bx	lr

08002c54 <_ZN10Net_bufferILh26EE3ptrEv>:
    uint8_t* ptr() {return &buffer[0];}
 8002c54:	b480      	push	{r7}
 8002c56:	b083      	sub	sp, #12
 8002c58:	af00      	add	r7, sp, #0
 8002c5a:	6078      	str	r0, [r7, #4]
 8002c5c:	687b      	ldr	r3, [r7, #4]
 8002c5e:	3302      	adds	r3, #2
 8002c60:	4618      	mov	r0, r3
 8002c62:	370c      	adds	r7, #12
 8002c64:	46bd      	mov	sp, r7
 8002c66:	bc80      	pop	{r7}
 8002c68:	4770      	bx	lr
	...

08002c6c <_Z41__static_initialization_and_destruction_0ii>:
  {
  }
  /* USER CODE END Error_Handler_Debug */
}
 8002c6c:	b580      	push	{r7, lr}
 8002c6e:	b082      	sub	sp, #8
 8002c70:	af00      	add	r7, sp, #0
 8002c72:	6078      	str	r0, [r7, #4]
 8002c74:	6039      	str	r1, [r7, #0]
 8002c76:	687b      	ldr	r3, [r7, #4]
 8002c78:	2b01      	cmp	r3, #1
 8002c7a:	d107      	bne.n	8002c8c <_Z41__static_initialization_and_destruction_0ii+0x20>
 8002c7c:	683b      	ldr	r3, [r7, #0]
 8002c7e:	f64f 72ff 	movw	r2, #65535	; 0xffff
 8002c82:	4293      	cmp	r3, r2
 8002c84:	d102      	bne.n	8002c8c <_Z41__static_initialization_and_destruction_0ii+0x20>
} tickUpdater{};
 8002c86:	4803      	ldr	r0, [pc, #12]	; (8002c94 <_Z41__static_initialization_and_destruction_0ii+0x28>)
 8002c88:	f7fd fd1a 	bl	80006c0 <_ZN11TickUpdaterC1Ev>
 8002c8c:	bf00      	nop
 8002c8e:	3708      	adds	r7, #8
 8002c90:	46bd      	mov	sp, r7
 8002c92:	bd80      	pop	{r7, pc}
 8002c94:	20000094 	.word	0x20000094

08002c98 <_ZN7ServiceI7In_data8Out_dataE13dma_interrupt9interruptEv>:
		void interrupt() override {
 8002c98:	b580      	push	{r7, lr}
 8002c9a:	b082      	sub	sp, #8
 8002c9c:	af00      	add	r7, sp, #0
 8002c9e:	6078      	str	r0, [r7, #4]
			parent.dmaInterrupt();
 8002ca0:	687b      	ldr	r3, [r7, #4]
 8002ca2:	685b      	ldr	r3, [r3, #4]
 8002ca4:	4618      	mov	r0, r3
 8002ca6:	f000 f811 	bl	8002ccc <_ZN7ServiceI7In_data8Out_dataE12dmaInterruptEv>
		}
 8002caa:	bf00      	nop
 8002cac:	3708      	adds	r7, #8
 8002cae:	46bd      	mov	sp, r7
 8002cb0:	bd80      	pop	{r7, pc}

08002cb2 <_ZN7ServiceI7In_data8Out_dataE14uart_interrupt9interruptEv>:
		void interrupt() override {
 8002cb2:	b580      	push	{r7, lr}
 8002cb4:	b082      	sub	sp, #8
 8002cb6:	af00      	add	r7, sp, #0
 8002cb8:	6078      	str	r0, [r7, #4]
			parent.uartInterrupt();
 8002cba:	687b      	ldr	r3, [r7, #4]
 8002cbc:	685b      	ldr	r3, [r3, #4]
 8002cbe:	4618      	mov	r0, r3
 8002cc0:	f000 f811 	bl	8002ce6 <_ZN7ServiceI7In_data8Out_dataE13uartInterruptEv>
		}
 8002cc4:	bf00      	nop
 8002cc6:	3708      	adds	r7, #8
 8002cc8:	46bd      	mov	sp, r7
 8002cca:	bd80      	pop	{r7, pc}

08002ccc <_ZN7ServiceI7In_data8Out_dataE12dmaInterruptEv>:
	void dmaInterrupt(){
 8002ccc:	b580      	push	{r7, lr}
 8002cce:	b082      	sub	sp, #8
 8002cd0:	af00      	add	r7, sp, #0
 8002cd2:	6078      	str	r0, [r7, #4]
		uart.receive();
 8002cd4:	687b      	ldr	r3, [r7, #4]
 8002cd6:	685b      	ldr	r3, [r3, #4]
 8002cd8:	4618      	mov	r0, r3
 8002cda:	f7ff ff25 	bl	8002b28 <_ZN5UART_ILj26EE7receiveEv>
	}
 8002cde:	bf00      	nop
 8002ce0:	3708      	adds	r7, #8
 8002ce2:	46bd      	mov	sp, r7
 8002ce4:	bd80      	pop	{r7, pc}

08002ce6 <_ZN7ServiceI7In_data8Out_dataE13uartInterruptEv>:
	void uartInterrupt(){
 8002ce6:	b580      	push	{r7, lr}
 8002ce8:	b082      	sub	sp, #8
 8002cea:	af00      	add	r7, sp, #0
 8002cec:	6078      	str	r0, [r7, #4]
		event = true;
 8002cee:	687b      	ldr	r3, [r7, #4]
 8002cf0:	2201      	movs	r2, #1
 8002cf2:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21
		timer.stop();
 8002cf6:	687b      	ldr	r3, [r7, #4]
 8002cf8:	3310      	adds	r3, #16
 8002cfa:	4618      	mov	r0, r3
 8002cfc:	f7fd fdd1 	bl	80008a2 <_ZN5Timer4stopEv>
	}
 8002d00:	bf00      	nop
 8002d02:	3708      	adds	r7, #8
 8002d04:	46bd      	mov	sp, r7
 8002d06:	bd80      	pop	{r7, pc}

08002d08 <_GLOBAL__sub_I_systemtick>:
 8002d08:	b580      	push	{r7, lr}
 8002d0a:	af00      	add	r7, sp, #0
 8002d0c:	f64f 71ff 	movw	r1, #65535	; 0xffff
 8002d10:	2001      	movs	r0, #1
 8002d12:	f7ff ffab 	bl	8002c6c <_Z41__static_initialization_and_destruction_0ii>
 8002d16:	bd80      	pop	{r7, pc}

08002d18 <HAL_MspInit>:
void HAL_TIM_MspPostInit(TIM_HandleTypeDef *htim);
                    /**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8002d18:	b480      	push	{r7}
 8002d1a:	b085      	sub	sp, #20
 8002d1c:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_AFIO_CLK_ENABLE();
 8002d1e:	4b15      	ldr	r3, [pc, #84]	; (8002d74 <HAL_MspInit+0x5c>)
 8002d20:	699b      	ldr	r3, [r3, #24]
 8002d22:	4a14      	ldr	r2, [pc, #80]	; (8002d74 <HAL_MspInit+0x5c>)
 8002d24:	f043 0301 	orr.w	r3, r3, #1
 8002d28:	6193      	str	r3, [r2, #24]
 8002d2a:	4b12      	ldr	r3, [pc, #72]	; (8002d74 <HAL_MspInit+0x5c>)
 8002d2c:	699b      	ldr	r3, [r3, #24]
 8002d2e:	f003 0301 	and.w	r3, r3, #1
 8002d32:	60bb      	str	r3, [r7, #8]
 8002d34:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_PWR_CLK_ENABLE();
 8002d36:	4b0f      	ldr	r3, [pc, #60]	; (8002d74 <HAL_MspInit+0x5c>)
 8002d38:	69db      	ldr	r3, [r3, #28]
 8002d3a:	4a0e      	ldr	r2, [pc, #56]	; (8002d74 <HAL_MspInit+0x5c>)
 8002d3c:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8002d40:	61d3      	str	r3, [r2, #28]
 8002d42:	4b0c      	ldr	r3, [pc, #48]	; (8002d74 <HAL_MspInit+0x5c>)
 8002d44:	69db      	ldr	r3, [r3, #28]
 8002d46:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8002d4a:	607b      	str	r3, [r7, #4]
 8002d4c:	687b      	ldr	r3, [r7, #4]

  /* System interrupt init*/

  /** NOJTAG: JTAG-DP Disabled and SW-DP Enabled
  */
  __HAL_AFIO_REMAP_SWJ_NOJTAG();
 8002d4e:	4b0a      	ldr	r3, [pc, #40]	; (8002d78 <HAL_MspInit+0x60>)
 8002d50:	685b      	ldr	r3, [r3, #4]
 8002d52:	60fb      	str	r3, [r7, #12]
 8002d54:	68fb      	ldr	r3, [r7, #12]
 8002d56:	f023 63e0 	bic.w	r3, r3, #117440512	; 0x7000000
 8002d5a:	60fb      	str	r3, [r7, #12]
 8002d5c:	68fb      	ldr	r3, [r7, #12]
 8002d5e:	f043 7300 	orr.w	r3, r3, #33554432	; 0x2000000
 8002d62:	60fb      	str	r3, [r7, #12]
 8002d64:	4a04      	ldr	r2, [pc, #16]	; (8002d78 <HAL_MspInit+0x60>)
 8002d66:	68fb      	ldr	r3, [r7, #12]
 8002d68:	6053      	str	r3, [r2, #4]

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8002d6a:	bf00      	nop
 8002d6c:	3714      	adds	r7, #20
 8002d6e:	46bd      	mov	sp, r7
 8002d70:	bc80      	pop	{r7}
 8002d72:	4770      	bx	lr
 8002d74:	40021000 	.word	0x40021000
 8002d78:	40010000 	.word	0x40010000

08002d7c <HAL_ADC_MspInit>:
* This function configures the hardware resources used in this example
* @param hadc: ADC handle pointer
* @retval None
*/
void HAL_ADC_MspInit(ADC_HandleTypeDef* hadc)
{
 8002d7c:	b580      	push	{r7, lr}
 8002d7e:	b08a      	sub	sp, #40	; 0x28
 8002d80:	af00      	add	r7, sp, #0
 8002d82:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002d84:	f107 0318 	add.w	r3, r7, #24
 8002d88:	2200      	movs	r2, #0
 8002d8a:	601a      	str	r2, [r3, #0]
 8002d8c:	605a      	str	r2, [r3, #4]
 8002d8e:	609a      	str	r2, [r3, #8]
 8002d90:	60da      	str	r2, [r3, #12]
  if(hadc->Instance==ADC1)
 8002d92:	687b      	ldr	r3, [r7, #4]
 8002d94:	681b      	ldr	r3, [r3, #0]
 8002d96:	4a44      	ldr	r2, [pc, #272]	; (8002ea8 <HAL_ADC_MspInit+0x12c>)
 8002d98:	4293      	cmp	r3, r2
 8002d9a:	d152      	bne.n	8002e42 <HAL_ADC_MspInit+0xc6>
  {
  /* USER CODE BEGIN ADC1_MspInit 0 */

  /* USER CODE END ADC1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_ADC1_CLK_ENABLE();
 8002d9c:	4b43      	ldr	r3, [pc, #268]	; (8002eac <HAL_ADC_MspInit+0x130>)
 8002d9e:	699b      	ldr	r3, [r3, #24]
 8002da0:	4a42      	ldr	r2, [pc, #264]	; (8002eac <HAL_ADC_MspInit+0x130>)
 8002da2:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 8002da6:	6193      	str	r3, [r2, #24]
 8002da8:	4b40      	ldr	r3, [pc, #256]	; (8002eac <HAL_ADC_MspInit+0x130>)
 8002daa:	699b      	ldr	r3, [r3, #24]
 8002dac:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8002db0:	617b      	str	r3, [r7, #20]
 8002db2:	697b      	ldr	r3, [r7, #20]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8002db4:	4b3d      	ldr	r3, [pc, #244]	; (8002eac <HAL_ADC_MspInit+0x130>)
 8002db6:	699b      	ldr	r3, [r3, #24]
 8002db8:	4a3c      	ldr	r2, [pc, #240]	; (8002eac <HAL_ADC_MspInit+0x130>)
 8002dba:	f043 0304 	orr.w	r3, r3, #4
 8002dbe:	6193      	str	r3, [r2, #24]
 8002dc0:	4b3a      	ldr	r3, [pc, #232]	; (8002eac <HAL_ADC_MspInit+0x130>)
 8002dc2:	699b      	ldr	r3, [r3, #24]
 8002dc4:	f003 0304 	and.w	r3, r3, #4
 8002dc8:	613b      	str	r3, [r7, #16]
 8002dca:	693b      	ldr	r3, [r7, #16]
    /**ADC1 GPIO Configuration
    PA0-WKUP     ------> ADC1_IN0
    PA1     ------> ADC1_IN1
    PA2     ------> ADC1_IN2
    */
    GPIO_InitStruct.Pin = GPIO_PIN_0|GPIO_PIN_1|GPIO_PIN_2;
 8002dcc:	2307      	movs	r3, #7
 8002dce:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 8002dd0:	2303      	movs	r3, #3
 8002dd2:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8002dd4:	f107 0318 	add.w	r3, r7, #24
 8002dd8:	4619      	mov	r1, r3
 8002dda:	4835      	ldr	r0, [pc, #212]	; (8002eb0 <HAL_ADC_MspInit+0x134>)
 8002ddc:	f002 f952 	bl	8005084 <HAL_GPIO_Init>

    /* ADC1 DMA Init */
    /* ADC1 Init */
    hdma_adc1.Instance = DMA1_Channel1;
 8002de0:	4b34      	ldr	r3, [pc, #208]	; (8002eb4 <HAL_ADC_MspInit+0x138>)
 8002de2:	4a35      	ldr	r2, [pc, #212]	; (8002eb8 <HAL_ADC_MspInit+0x13c>)
 8002de4:	601a      	str	r2, [r3, #0]
    hdma_adc1.Init.Direction = DMA_PERIPH_TO_MEMORY;
 8002de6:	4b33      	ldr	r3, [pc, #204]	; (8002eb4 <HAL_ADC_MspInit+0x138>)
 8002de8:	2200      	movs	r2, #0
 8002dea:	605a      	str	r2, [r3, #4]
    hdma_adc1.Init.PeriphInc = DMA_PINC_DISABLE;
 8002dec:	4b31      	ldr	r3, [pc, #196]	; (8002eb4 <HAL_ADC_MspInit+0x138>)
 8002dee:	2200      	movs	r2, #0
 8002df0:	609a      	str	r2, [r3, #8]
    hdma_adc1.Init.MemInc = DMA_MINC_ENABLE;
 8002df2:	4b30      	ldr	r3, [pc, #192]	; (8002eb4 <HAL_ADC_MspInit+0x138>)
 8002df4:	2280      	movs	r2, #128	; 0x80
 8002df6:	60da      	str	r2, [r3, #12]
    hdma_adc1.Init.PeriphDataAlignment = DMA_PDATAALIGN_HALFWORD;
 8002df8:	4b2e      	ldr	r3, [pc, #184]	; (8002eb4 <HAL_ADC_MspInit+0x138>)
 8002dfa:	f44f 7280 	mov.w	r2, #256	; 0x100
 8002dfe:	611a      	str	r2, [r3, #16]
    hdma_adc1.Init.MemDataAlignment = DMA_MDATAALIGN_HALFWORD;
 8002e00:	4b2c      	ldr	r3, [pc, #176]	; (8002eb4 <HAL_ADC_MspInit+0x138>)
 8002e02:	f44f 6280 	mov.w	r2, #1024	; 0x400
 8002e06:	615a      	str	r2, [r3, #20]
    hdma_adc1.Init.Mode = DMA_NORMAL;
 8002e08:	4b2a      	ldr	r3, [pc, #168]	; (8002eb4 <HAL_ADC_MspInit+0x138>)
 8002e0a:	2200      	movs	r2, #0
 8002e0c:	619a      	str	r2, [r3, #24]
    hdma_adc1.Init.Priority = DMA_PRIORITY_LOW;
 8002e0e:	4b29      	ldr	r3, [pc, #164]	; (8002eb4 <HAL_ADC_MspInit+0x138>)
 8002e10:	2200      	movs	r2, #0
 8002e12:	61da      	str	r2, [r3, #28]
    if (HAL_DMA_Init(&hdma_adc1) != HAL_OK)
 8002e14:	4827      	ldr	r0, [pc, #156]	; (8002eb4 <HAL_ADC_MspInit+0x138>)
 8002e16:	f001 fcb1 	bl	800477c <HAL_DMA_Init>
 8002e1a:	4603      	mov	r3, r0
 8002e1c:	2b00      	cmp	r3, #0
 8002e1e:	d001      	beq.n	8002e24 <HAL_ADC_MspInit+0xa8>
    {
      Error_Handler();
 8002e20:	f7ff fb84 	bl	800252c <Error_Handler>
    }

    __HAL_LINKDMA(hadc,DMA_Handle,hdma_adc1);
 8002e24:	687b      	ldr	r3, [r7, #4]
 8002e26:	4a23      	ldr	r2, [pc, #140]	; (8002eb4 <HAL_ADC_MspInit+0x138>)
 8002e28:	621a      	str	r2, [r3, #32]
 8002e2a:	4a22      	ldr	r2, [pc, #136]	; (8002eb4 <HAL_ADC_MspInit+0x138>)
 8002e2c:	687b      	ldr	r3, [r7, #4]
 8002e2e:	6253      	str	r3, [r2, #36]	; 0x24

    /* ADC1 interrupt Init */
    HAL_NVIC_SetPriority(ADC1_2_IRQn, 0, 0);
 8002e30:	2200      	movs	r2, #0
 8002e32:	2100      	movs	r1, #0
 8002e34:	2012      	movs	r0, #18
 8002e36:	f001 fc6a 	bl	800470e <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(ADC1_2_IRQn);
 8002e3a:	2012      	movs	r0, #18
 8002e3c:	f001 fc83 	bl	8004746 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN ADC2_MspInit 1 */

  /* USER CODE END ADC2_MspInit 1 */
  }

}
 8002e40:	e02e      	b.n	8002ea0 <HAL_ADC_MspInit+0x124>
  else if(hadc->Instance==ADC2)
 8002e42:	687b      	ldr	r3, [r7, #4]
 8002e44:	681b      	ldr	r3, [r3, #0]
 8002e46:	4a1d      	ldr	r2, [pc, #116]	; (8002ebc <HAL_ADC_MspInit+0x140>)
 8002e48:	4293      	cmp	r3, r2
 8002e4a:	d129      	bne.n	8002ea0 <HAL_ADC_MspInit+0x124>
    __HAL_RCC_ADC2_CLK_ENABLE();
 8002e4c:	4b17      	ldr	r3, [pc, #92]	; (8002eac <HAL_ADC_MspInit+0x130>)
 8002e4e:	699b      	ldr	r3, [r3, #24]
 8002e50:	4a16      	ldr	r2, [pc, #88]	; (8002eac <HAL_ADC_MspInit+0x130>)
 8002e52:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 8002e56:	6193      	str	r3, [r2, #24]
 8002e58:	4b14      	ldr	r3, [pc, #80]	; (8002eac <HAL_ADC_MspInit+0x130>)
 8002e5a:	699b      	ldr	r3, [r3, #24]
 8002e5c:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8002e60:	60fb      	str	r3, [r7, #12]
 8002e62:	68fb      	ldr	r3, [r7, #12]
    __HAL_RCC_GPIOC_CLK_ENABLE();
 8002e64:	4b11      	ldr	r3, [pc, #68]	; (8002eac <HAL_ADC_MspInit+0x130>)
 8002e66:	699b      	ldr	r3, [r3, #24]
 8002e68:	4a10      	ldr	r2, [pc, #64]	; (8002eac <HAL_ADC_MspInit+0x130>)
 8002e6a:	f043 0310 	orr.w	r3, r3, #16
 8002e6e:	6193      	str	r3, [r2, #24]
 8002e70:	4b0e      	ldr	r3, [pc, #56]	; (8002eac <HAL_ADC_MspInit+0x130>)
 8002e72:	699b      	ldr	r3, [r3, #24]
 8002e74:	f003 0310 	and.w	r3, r3, #16
 8002e78:	60bb      	str	r3, [r7, #8]
 8002e7a:	68bb      	ldr	r3, [r7, #8]
    GPIO_InitStruct.Pin = GPIO_PIN_0;
 8002e7c:	2301      	movs	r3, #1
 8002e7e:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 8002e80:	2303      	movs	r3, #3
 8002e82:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8002e84:	f107 0318 	add.w	r3, r7, #24
 8002e88:	4619      	mov	r1, r3
 8002e8a:	480d      	ldr	r0, [pc, #52]	; (8002ec0 <HAL_ADC_MspInit+0x144>)
 8002e8c:	f002 f8fa 	bl	8005084 <HAL_GPIO_Init>
    HAL_NVIC_SetPriority(ADC1_2_IRQn, 0, 0);
 8002e90:	2200      	movs	r2, #0
 8002e92:	2100      	movs	r1, #0
 8002e94:	2012      	movs	r0, #18
 8002e96:	f001 fc3a 	bl	800470e <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(ADC1_2_IRQn);
 8002e9a:	2012      	movs	r0, #18
 8002e9c:	f001 fc53 	bl	8004746 <HAL_NVIC_EnableIRQ>
}
 8002ea0:	bf00      	nop
 8002ea2:	3728      	adds	r7, #40	; 0x28
 8002ea4:	46bd      	mov	sp, r7
 8002ea6:	bd80      	pop	{r7, pc}
 8002ea8:	40012400 	.word	0x40012400
 8002eac:	40021000 	.word	0x40021000
 8002eb0:	40010800 	.word	0x40010800
 8002eb4:	20000164 	.word	0x20000164
 8002eb8:	40020008 	.word	0x40020008
 8002ebc:	40012800 	.word	0x40012800
 8002ec0:	40011000 	.word	0x40011000

08002ec4 <HAL_CAN_MspInit>:
* This function configures the hardware resources used in this example
* @param hcan: CAN handle pointer
* @retval None
*/
void HAL_CAN_MspInit(CAN_HandleTypeDef* hcan)
{
 8002ec4:	b580      	push	{r7, lr}
 8002ec6:	b088      	sub	sp, #32
 8002ec8:	af00      	add	r7, sp, #0
 8002eca:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002ecc:	f107 0310 	add.w	r3, r7, #16
 8002ed0:	2200      	movs	r2, #0
 8002ed2:	601a      	str	r2, [r3, #0]
 8002ed4:	605a      	str	r2, [r3, #4]
 8002ed6:	609a      	str	r2, [r3, #8]
 8002ed8:	60da      	str	r2, [r3, #12]
  if(hcan->Instance==CAN1)
 8002eda:	687b      	ldr	r3, [r7, #4]
 8002edc:	681b      	ldr	r3, [r3, #0]
 8002ede:	4a1c      	ldr	r2, [pc, #112]	; (8002f50 <HAL_CAN_MspInit+0x8c>)
 8002ee0:	4293      	cmp	r3, r2
 8002ee2:	d131      	bne.n	8002f48 <HAL_CAN_MspInit+0x84>
  {
  /* USER CODE BEGIN CAN1_MspInit 0 */

  /* USER CODE END CAN1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_CAN1_CLK_ENABLE();
 8002ee4:	4b1b      	ldr	r3, [pc, #108]	; (8002f54 <HAL_CAN_MspInit+0x90>)
 8002ee6:	69db      	ldr	r3, [r3, #28]
 8002ee8:	4a1a      	ldr	r2, [pc, #104]	; (8002f54 <HAL_CAN_MspInit+0x90>)
 8002eea:	f043 7300 	orr.w	r3, r3, #33554432	; 0x2000000
 8002eee:	61d3      	str	r3, [r2, #28]
 8002ef0:	4b18      	ldr	r3, [pc, #96]	; (8002f54 <HAL_CAN_MspInit+0x90>)
 8002ef2:	69db      	ldr	r3, [r3, #28]
 8002ef4:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8002ef8:	60fb      	str	r3, [r7, #12]
 8002efa:	68fb      	ldr	r3, [r7, #12]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8002efc:	4b15      	ldr	r3, [pc, #84]	; (8002f54 <HAL_CAN_MspInit+0x90>)
 8002efe:	699b      	ldr	r3, [r3, #24]
 8002f00:	4a14      	ldr	r2, [pc, #80]	; (8002f54 <HAL_CAN_MspInit+0x90>)
 8002f02:	f043 0304 	orr.w	r3, r3, #4
 8002f06:	6193      	str	r3, [r2, #24]
 8002f08:	4b12      	ldr	r3, [pc, #72]	; (8002f54 <HAL_CAN_MspInit+0x90>)
 8002f0a:	699b      	ldr	r3, [r3, #24]
 8002f0c:	f003 0304 	and.w	r3, r3, #4
 8002f10:	60bb      	str	r3, [r7, #8]
 8002f12:	68bb      	ldr	r3, [r7, #8]
    /**CAN GPIO Configuration
    PA11     ------> CAN_RX
    PA12     ------> CAN_TX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_11;
 8002f14:	f44f 6300 	mov.w	r3, #2048	; 0x800
 8002f18:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8002f1a:	2300      	movs	r3, #0
 8002f1c:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002f1e:	2300      	movs	r3, #0
 8002f20:	61bb      	str	r3, [r7, #24]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8002f22:	f107 0310 	add.w	r3, r7, #16
 8002f26:	4619      	mov	r1, r3
 8002f28:	480b      	ldr	r0, [pc, #44]	; (8002f58 <HAL_CAN_MspInit+0x94>)
 8002f2a:	f002 f8ab 	bl	8005084 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_12;
 8002f2e:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8002f32:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002f34:	2302      	movs	r3, #2
 8002f36:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 8002f38:	2303      	movs	r3, #3
 8002f3a:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8002f3c:	f107 0310 	add.w	r3, r7, #16
 8002f40:	4619      	mov	r1, r3
 8002f42:	4805      	ldr	r0, [pc, #20]	; (8002f58 <HAL_CAN_MspInit+0x94>)
 8002f44:	f002 f89e 	bl	8005084 <HAL_GPIO_Init>
  /* USER CODE BEGIN CAN1_MspInit 1 */

  /* USER CODE END CAN1_MspInit 1 */
  }

}
 8002f48:	bf00      	nop
 8002f4a:	3720      	adds	r7, #32
 8002f4c:	46bd      	mov	sp, r7
 8002f4e:	bd80      	pop	{r7, pc}
 8002f50:	40006400 	.word	0x40006400
 8002f54:	40021000 	.word	0x40021000
 8002f58:	40010800 	.word	0x40010800

08002f5c <HAL_TIM_PWM_MspInit>:
* This function configures the hardware resources used in this example
* @param htim_pwm: TIM_PWM handle pointer
* @retval None
*/
void HAL_TIM_PWM_MspInit(TIM_HandleTypeDef* htim_pwm)
{
 8002f5c:	b580      	push	{r7, lr}
 8002f5e:	b088      	sub	sp, #32
 8002f60:	af00      	add	r7, sp, #0
 8002f62:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002f64:	f107 0310 	add.w	r3, r7, #16
 8002f68:	2200      	movs	r2, #0
 8002f6a:	601a      	str	r2, [r3, #0]
 8002f6c:	605a      	str	r2, [r3, #4]
 8002f6e:	609a      	str	r2, [r3, #8]
 8002f70:	60da      	str	r2, [r3, #12]
  if(htim_pwm->Instance==TIM1)
 8002f72:	687b      	ldr	r3, [r7, #4]
 8002f74:	681b      	ldr	r3, [r3, #0]
 8002f76:	4a16      	ldr	r2, [pc, #88]	; (8002fd0 <HAL_TIM_PWM_MspInit+0x74>)
 8002f78:	4293      	cmp	r3, r2
 8002f7a:	d124      	bne.n	8002fc6 <HAL_TIM_PWM_MspInit+0x6a>
  {
  /* USER CODE BEGIN TIM1_MspInit 0 */

  /* USER CODE END TIM1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM1_CLK_ENABLE();
 8002f7c:	4b15      	ldr	r3, [pc, #84]	; (8002fd4 <HAL_TIM_PWM_MspInit+0x78>)
 8002f7e:	699b      	ldr	r3, [r3, #24]
 8002f80:	4a14      	ldr	r2, [pc, #80]	; (8002fd4 <HAL_TIM_PWM_MspInit+0x78>)
 8002f82:	f443 6300 	orr.w	r3, r3, #2048	; 0x800
 8002f86:	6193      	str	r3, [r2, #24]
 8002f88:	4b12      	ldr	r3, [pc, #72]	; (8002fd4 <HAL_TIM_PWM_MspInit+0x78>)
 8002f8a:	699b      	ldr	r3, [r3, #24]
 8002f8c:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8002f90:	60fb      	str	r3, [r7, #12]
 8002f92:	68fb      	ldr	r3, [r7, #12]

    __HAL_RCC_GPIOB_CLK_ENABLE();
 8002f94:	4b0f      	ldr	r3, [pc, #60]	; (8002fd4 <HAL_TIM_PWM_MspInit+0x78>)
 8002f96:	699b      	ldr	r3, [r3, #24]
 8002f98:	4a0e      	ldr	r2, [pc, #56]	; (8002fd4 <HAL_TIM_PWM_MspInit+0x78>)
 8002f9a:	f043 0308 	orr.w	r3, r3, #8
 8002f9e:	6193      	str	r3, [r2, #24]
 8002fa0:	4b0c      	ldr	r3, [pc, #48]	; (8002fd4 <HAL_TIM_PWM_MspInit+0x78>)
 8002fa2:	699b      	ldr	r3, [r3, #24]
 8002fa4:	f003 0308 	and.w	r3, r3, #8
 8002fa8:	60bb      	str	r3, [r7, #8]
 8002faa:	68bb      	ldr	r3, [r7, #8]
    /**TIM1 GPIO Configuration
    PB12     ------> TIM1_BKIN
    */
    GPIO_InitStruct.Pin = GPIO_PIN_12;
 8002fac:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8002fb0:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8002fb2:	2300      	movs	r3, #0
 8002fb4:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002fb6:	2300      	movs	r3, #0
 8002fb8:	61bb      	str	r3, [r7, #24]
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8002fba:	f107 0310 	add.w	r3, r7, #16
 8002fbe:	4619      	mov	r1, r3
 8002fc0:	4805      	ldr	r0, [pc, #20]	; (8002fd8 <HAL_TIM_PWM_MspInit+0x7c>)
 8002fc2:	f002 f85f 	bl	8005084 <HAL_GPIO_Init>
  /* USER CODE BEGIN TIM1_MspInit 1 */

  /* USER CODE END TIM1_MspInit 1 */
  }

}
 8002fc6:	bf00      	nop
 8002fc8:	3720      	adds	r7, #32
 8002fca:	46bd      	mov	sp, r7
 8002fcc:	bd80      	pop	{r7, pc}
 8002fce:	bf00      	nop
 8002fd0:	40012c00 	.word	0x40012c00
 8002fd4:	40021000 	.word	0x40021000
 8002fd8:	40010c00 	.word	0x40010c00

08002fdc <HAL_TIM_OC_MspInit>:
* This function configures the hardware resources used in this example
* @param htim_oc: TIM_OC handle pointer
* @retval None
*/
void HAL_TIM_OC_MspInit(TIM_HandleTypeDef* htim_oc)
{
 8002fdc:	b580      	push	{r7, lr}
 8002fde:	b084      	sub	sp, #16
 8002fe0:	af00      	add	r7, sp, #0
 8002fe2:	6078      	str	r0, [r7, #4]
  if(htim_oc->Instance==TIM3)
 8002fe4:	687b      	ldr	r3, [r7, #4]
 8002fe6:	681b      	ldr	r3, [r3, #0]
 8002fe8:	4a0d      	ldr	r2, [pc, #52]	; (8003020 <HAL_TIM_OC_MspInit+0x44>)
 8002fea:	4293      	cmp	r3, r2
 8002fec:	d113      	bne.n	8003016 <HAL_TIM_OC_MspInit+0x3a>
  {
  /* USER CODE BEGIN TIM3_MspInit 0 */

  /* USER CODE END TIM3_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM3_CLK_ENABLE();
 8002fee:	4b0d      	ldr	r3, [pc, #52]	; (8003024 <HAL_TIM_OC_MspInit+0x48>)
 8002ff0:	69db      	ldr	r3, [r3, #28]
 8002ff2:	4a0c      	ldr	r2, [pc, #48]	; (8003024 <HAL_TIM_OC_MspInit+0x48>)
 8002ff4:	f043 0302 	orr.w	r3, r3, #2
 8002ff8:	61d3      	str	r3, [r2, #28]
 8002ffa:	4b0a      	ldr	r3, [pc, #40]	; (8003024 <HAL_TIM_OC_MspInit+0x48>)
 8002ffc:	69db      	ldr	r3, [r3, #28]
 8002ffe:	f003 0302 	and.w	r3, r3, #2
 8003002:	60fb      	str	r3, [r7, #12]
 8003004:	68fb      	ldr	r3, [r7, #12]
    /* TIM3 interrupt Init */
    HAL_NVIC_SetPriority(TIM3_IRQn, 0, 0);
 8003006:	2200      	movs	r2, #0
 8003008:	2100      	movs	r1, #0
 800300a:	201d      	movs	r0, #29
 800300c:	f001 fb7f 	bl	800470e <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM3_IRQn);
 8003010:	201d      	movs	r0, #29
 8003012:	f001 fb98 	bl	8004746 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN TIM3_MspInit 1 */

  /* USER CODE END TIM3_MspInit 1 */
  }

}
 8003016:	bf00      	nop
 8003018:	3710      	adds	r7, #16
 800301a:	46bd      	mov	sp, r7
 800301c:	bd80      	pop	{r7, pc}
 800301e:	bf00      	nop
 8003020:	40000400 	.word	0x40000400
 8003024:	40021000 	.word	0x40021000

08003028 <HAL_TIM_MspPostInit>:

void HAL_TIM_MspPostInit(TIM_HandleTypeDef* htim)
{
 8003028:	b580      	push	{r7, lr}
 800302a:	b088      	sub	sp, #32
 800302c:	af00      	add	r7, sp, #0
 800302e:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8003030:	f107 0310 	add.w	r3, r7, #16
 8003034:	2200      	movs	r2, #0
 8003036:	601a      	str	r2, [r3, #0]
 8003038:	605a      	str	r2, [r3, #4]
 800303a:	609a      	str	r2, [r3, #8]
 800303c:	60da      	str	r2, [r3, #12]
  if(htim->Instance==TIM1)
 800303e:	687b      	ldr	r3, [r7, #4]
 8003040:	681b      	ldr	r3, [r3, #0]
 8003042:	4a10      	ldr	r2, [pc, #64]	; (8003084 <HAL_TIM_MspPostInit+0x5c>)
 8003044:	4293      	cmp	r3, r2
 8003046:	d118      	bne.n	800307a <HAL_TIM_MspPostInit+0x52>
  {
  /* USER CODE BEGIN TIM1_MspPostInit 0 */

  /* USER CODE END TIM1_MspPostInit 0 */

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8003048:	4b0f      	ldr	r3, [pc, #60]	; (8003088 <HAL_TIM_MspPostInit+0x60>)
 800304a:	699b      	ldr	r3, [r3, #24]
 800304c:	4a0e      	ldr	r2, [pc, #56]	; (8003088 <HAL_TIM_MspPostInit+0x60>)
 800304e:	f043 0304 	orr.w	r3, r3, #4
 8003052:	6193      	str	r3, [r2, #24]
 8003054:	4b0c      	ldr	r3, [pc, #48]	; (8003088 <HAL_TIM_MspPostInit+0x60>)
 8003056:	699b      	ldr	r3, [r3, #24]
 8003058:	f003 0304 	and.w	r3, r3, #4
 800305c:	60fb      	str	r3, [r7, #12]
 800305e:	68fb      	ldr	r3, [r7, #12]
    /**TIM1 GPIO Configuration
    PA8     ------> TIM1_CH1
    PA9     ------> TIM1_CH2
    PA10     ------> TIM1_CH3
    */
    GPIO_InitStruct.Pin = GPIO_PIN_8|GPIO_PIN_9|GPIO_PIN_10;
 8003060:	f44f 63e0 	mov.w	r3, #1792	; 0x700
 8003064:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8003066:	2302      	movs	r3, #2
 8003068:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800306a:	2302      	movs	r3, #2
 800306c:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800306e:	f107 0310 	add.w	r3, r7, #16
 8003072:	4619      	mov	r1, r3
 8003074:	4805      	ldr	r0, [pc, #20]	; (800308c <HAL_TIM_MspPostInit+0x64>)
 8003076:	f002 f805 	bl	8005084 <HAL_GPIO_Init>
  /* USER CODE BEGIN TIM1_MspPostInit 1 */

  /* USER CODE END TIM1_MspPostInit 1 */
  }

}
 800307a:	bf00      	nop
 800307c:	3720      	adds	r7, #32
 800307e:	46bd      	mov	sp, r7
 8003080:	bd80      	pop	{r7, pc}
 8003082:	bf00      	nop
 8003084:	40012c00 	.word	0x40012c00
 8003088:	40021000 	.word	0x40021000
 800308c:	40010800 	.word	0x40010800

08003090 <HAL_UART_MspInit>:
* This function configures the hardware resources used in this example
* @param huart: UART handle pointer
* @retval None
*/
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 8003090:	b580      	push	{r7, lr}
 8003092:	b08a      	sub	sp, #40	; 0x28
 8003094:	af00      	add	r7, sp, #0
 8003096:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8003098:	f107 0314 	add.w	r3, r7, #20
 800309c:	2200      	movs	r2, #0
 800309e:	601a      	str	r2, [r3, #0]
 80030a0:	605a      	str	r2, [r3, #4]
 80030a2:	609a      	str	r2, [r3, #8]
 80030a4:	60da      	str	r2, [r3, #12]
  if(huart->Instance==USART3)
 80030a6:	687b      	ldr	r3, [r7, #4]
 80030a8:	681b      	ldr	r3, [r3, #0]
 80030aa:	4a50      	ldr	r2, [pc, #320]	; (80031ec <HAL_UART_MspInit+0x15c>)
 80030ac:	4293      	cmp	r3, r2
 80030ae:	f040 8098 	bne.w	80031e2 <HAL_UART_MspInit+0x152>
  {
  /* USER CODE BEGIN USART3_MspInit 0 */

  /* USER CODE END USART3_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_USART3_CLK_ENABLE();
 80030b2:	4b4f      	ldr	r3, [pc, #316]	; (80031f0 <HAL_UART_MspInit+0x160>)
 80030b4:	69db      	ldr	r3, [r3, #28]
 80030b6:	4a4e      	ldr	r2, [pc, #312]	; (80031f0 <HAL_UART_MspInit+0x160>)
 80030b8:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 80030bc:	61d3      	str	r3, [r2, #28]
 80030be:	4b4c      	ldr	r3, [pc, #304]	; (80031f0 <HAL_UART_MspInit+0x160>)
 80030c0:	69db      	ldr	r3, [r3, #28]
 80030c2:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 80030c6:	613b      	str	r3, [r7, #16]
 80030c8:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOC_CLK_ENABLE();
 80030ca:	4b49      	ldr	r3, [pc, #292]	; (80031f0 <HAL_UART_MspInit+0x160>)
 80030cc:	699b      	ldr	r3, [r3, #24]
 80030ce:	4a48      	ldr	r2, [pc, #288]	; (80031f0 <HAL_UART_MspInit+0x160>)
 80030d0:	f043 0310 	orr.w	r3, r3, #16
 80030d4:	6193      	str	r3, [r2, #24]
 80030d6:	4b46      	ldr	r3, [pc, #280]	; (80031f0 <HAL_UART_MspInit+0x160>)
 80030d8:	699b      	ldr	r3, [r3, #24]
 80030da:	f003 0310 	and.w	r3, r3, #16
 80030de:	60fb      	str	r3, [r7, #12]
 80030e0:	68fb      	ldr	r3, [r7, #12]
    /**USART3 GPIO Configuration
    PC10     ------> USART3_TX
    PC11     ------> USART3_RX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_10;
 80030e2:	f44f 6380 	mov.w	r3, #1024	; 0x400
 80030e6:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80030e8:	2302      	movs	r3, #2
 80030ea:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 80030ec:	2303      	movs	r3, #3
 80030ee:	623b      	str	r3, [r7, #32]
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 80030f0:	f107 0314 	add.w	r3, r7, #20
 80030f4:	4619      	mov	r1, r3
 80030f6:	483f      	ldr	r0, [pc, #252]	; (80031f4 <HAL_UART_MspInit+0x164>)
 80030f8:	f001 ffc4 	bl	8005084 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_11;
 80030fc:	f44f 6300 	mov.w	r3, #2048	; 0x800
 8003100:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8003102:	2300      	movs	r3, #0
 8003104:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8003106:	2300      	movs	r3, #0
 8003108:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 800310a:	f107 0314 	add.w	r3, r7, #20
 800310e:	4619      	mov	r1, r3
 8003110:	4838      	ldr	r0, [pc, #224]	; (80031f4 <HAL_UART_MspInit+0x164>)
 8003112:	f001 ffb7 	bl	8005084 <HAL_GPIO_Init>

    __HAL_AFIO_REMAP_USART3_PARTIAL();
 8003116:	4b38      	ldr	r3, [pc, #224]	; (80031f8 <HAL_UART_MspInit+0x168>)
 8003118:	685b      	ldr	r3, [r3, #4]
 800311a:	627b      	str	r3, [r7, #36]	; 0x24
 800311c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800311e:	f023 0330 	bic.w	r3, r3, #48	; 0x30
 8003122:	627b      	str	r3, [r7, #36]	; 0x24
 8003124:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003126:	f043 63e0 	orr.w	r3, r3, #117440512	; 0x7000000
 800312a:	627b      	str	r3, [r7, #36]	; 0x24
 800312c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800312e:	f043 0310 	orr.w	r3, r3, #16
 8003132:	627b      	str	r3, [r7, #36]	; 0x24
 8003134:	4a30      	ldr	r2, [pc, #192]	; (80031f8 <HAL_UART_MspInit+0x168>)
 8003136:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003138:	6053      	str	r3, [r2, #4]

    /* USART3 DMA Init */
    /* USART3_TX Init */
    hdma_usart3_tx.Instance = DMA1_Channel2;
 800313a:	4b30      	ldr	r3, [pc, #192]	; (80031fc <HAL_UART_MspInit+0x16c>)
 800313c:	4a30      	ldr	r2, [pc, #192]	; (8003200 <HAL_UART_MspInit+0x170>)
 800313e:	601a      	str	r2, [r3, #0]
    hdma_usart3_tx.Init.Direction = DMA_MEMORY_TO_PERIPH;
 8003140:	4b2e      	ldr	r3, [pc, #184]	; (80031fc <HAL_UART_MspInit+0x16c>)
 8003142:	2210      	movs	r2, #16
 8003144:	605a      	str	r2, [r3, #4]
    hdma_usart3_tx.Init.PeriphInc = DMA_PINC_DISABLE;
 8003146:	4b2d      	ldr	r3, [pc, #180]	; (80031fc <HAL_UART_MspInit+0x16c>)
 8003148:	2200      	movs	r2, #0
 800314a:	609a      	str	r2, [r3, #8]
    hdma_usart3_tx.Init.MemInc = DMA_MINC_ENABLE;
 800314c:	4b2b      	ldr	r3, [pc, #172]	; (80031fc <HAL_UART_MspInit+0x16c>)
 800314e:	2280      	movs	r2, #128	; 0x80
 8003150:	60da      	str	r2, [r3, #12]
    hdma_usart3_tx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 8003152:	4b2a      	ldr	r3, [pc, #168]	; (80031fc <HAL_UART_MspInit+0x16c>)
 8003154:	2200      	movs	r2, #0
 8003156:	611a      	str	r2, [r3, #16]
    hdma_usart3_tx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 8003158:	4b28      	ldr	r3, [pc, #160]	; (80031fc <HAL_UART_MspInit+0x16c>)
 800315a:	2200      	movs	r2, #0
 800315c:	615a      	str	r2, [r3, #20]
    hdma_usart3_tx.Init.Mode = DMA_NORMAL;
 800315e:	4b27      	ldr	r3, [pc, #156]	; (80031fc <HAL_UART_MspInit+0x16c>)
 8003160:	2200      	movs	r2, #0
 8003162:	619a      	str	r2, [r3, #24]
    hdma_usart3_tx.Init.Priority = DMA_PRIORITY_LOW;
 8003164:	4b25      	ldr	r3, [pc, #148]	; (80031fc <HAL_UART_MspInit+0x16c>)
 8003166:	2200      	movs	r2, #0
 8003168:	61da      	str	r2, [r3, #28]
    if (HAL_DMA_Init(&hdma_usart3_tx) != HAL_OK)
 800316a:	4824      	ldr	r0, [pc, #144]	; (80031fc <HAL_UART_MspInit+0x16c>)
 800316c:	f001 fb06 	bl	800477c <HAL_DMA_Init>
 8003170:	4603      	mov	r3, r0
 8003172:	2b00      	cmp	r3, #0
 8003174:	d001      	beq.n	800317a <HAL_UART_MspInit+0xea>
    {
      Error_Handler();
 8003176:	f7ff f9d9 	bl	800252c <Error_Handler>
    }

    __HAL_LINKDMA(huart,hdmatx,hdma_usart3_tx);
 800317a:	687b      	ldr	r3, [r7, #4]
 800317c:	4a1f      	ldr	r2, [pc, #124]	; (80031fc <HAL_UART_MspInit+0x16c>)
 800317e:	639a      	str	r2, [r3, #56]	; 0x38
 8003180:	4a1e      	ldr	r2, [pc, #120]	; (80031fc <HAL_UART_MspInit+0x16c>)
 8003182:	687b      	ldr	r3, [r7, #4]
 8003184:	6253      	str	r3, [r2, #36]	; 0x24

    /* USART3_RX Init */
    hdma_usart3_rx.Instance = DMA1_Channel3;
 8003186:	4b1f      	ldr	r3, [pc, #124]	; (8003204 <HAL_UART_MspInit+0x174>)
 8003188:	4a1f      	ldr	r2, [pc, #124]	; (8003208 <HAL_UART_MspInit+0x178>)
 800318a:	601a      	str	r2, [r3, #0]
    hdma_usart3_rx.Init.Direction = DMA_PERIPH_TO_MEMORY;
 800318c:	4b1d      	ldr	r3, [pc, #116]	; (8003204 <HAL_UART_MspInit+0x174>)
 800318e:	2200      	movs	r2, #0
 8003190:	605a      	str	r2, [r3, #4]
    hdma_usart3_rx.Init.PeriphInc = DMA_PINC_DISABLE;
 8003192:	4b1c      	ldr	r3, [pc, #112]	; (8003204 <HAL_UART_MspInit+0x174>)
 8003194:	2200      	movs	r2, #0
 8003196:	609a      	str	r2, [r3, #8]
    hdma_usart3_rx.Init.MemInc = DMA_MINC_ENABLE;
 8003198:	4b1a      	ldr	r3, [pc, #104]	; (8003204 <HAL_UART_MspInit+0x174>)
 800319a:	2280      	movs	r2, #128	; 0x80
 800319c:	60da      	str	r2, [r3, #12]
    hdma_usart3_rx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 800319e:	4b19      	ldr	r3, [pc, #100]	; (8003204 <HAL_UART_MspInit+0x174>)
 80031a0:	2200      	movs	r2, #0
 80031a2:	611a      	str	r2, [r3, #16]
    hdma_usart3_rx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 80031a4:	4b17      	ldr	r3, [pc, #92]	; (8003204 <HAL_UART_MspInit+0x174>)
 80031a6:	2200      	movs	r2, #0
 80031a8:	615a      	str	r2, [r3, #20]
    hdma_usart3_rx.Init.Mode = DMA_NORMAL;
 80031aa:	4b16      	ldr	r3, [pc, #88]	; (8003204 <HAL_UART_MspInit+0x174>)
 80031ac:	2200      	movs	r2, #0
 80031ae:	619a      	str	r2, [r3, #24]
    hdma_usart3_rx.Init.Priority = DMA_PRIORITY_LOW;
 80031b0:	4b14      	ldr	r3, [pc, #80]	; (8003204 <HAL_UART_MspInit+0x174>)
 80031b2:	2200      	movs	r2, #0
 80031b4:	61da      	str	r2, [r3, #28]
    if (HAL_DMA_Init(&hdma_usart3_rx) != HAL_OK)
 80031b6:	4813      	ldr	r0, [pc, #76]	; (8003204 <HAL_UART_MspInit+0x174>)
 80031b8:	f001 fae0 	bl	800477c <HAL_DMA_Init>
 80031bc:	4603      	mov	r3, r0
 80031be:	2b00      	cmp	r3, #0
 80031c0:	d001      	beq.n	80031c6 <HAL_UART_MspInit+0x136>
    {
      Error_Handler();
 80031c2:	f7ff f9b3 	bl	800252c <Error_Handler>
    }

    __HAL_LINKDMA(huart,hdmarx,hdma_usart3_rx);
 80031c6:	687b      	ldr	r3, [r7, #4]
 80031c8:	4a0e      	ldr	r2, [pc, #56]	; (8003204 <HAL_UART_MspInit+0x174>)
 80031ca:	63da      	str	r2, [r3, #60]	; 0x3c
 80031cc:	4a0d      	ldr	r2, [pc, #52]	; (8003204 <HAL_UART_MspInit+0x174>)
 80031ce:	687b      	ldr	r3, [r7, #4]
 80031d0:	6253      	str	r3, [r2, #36]	; 0x24

    /* USART3 interrupt Init */
    HAL_NVIC_SetPriority(USART3_IRQn, 0, 0);
 80031d2:	2200      	movs	r2, #0
 80031d4:	2100      	movs	r1, #0
 80031d6:	2027      	movs	r0, #39	; 0x27
 80031d8:	f001 fa99 	bl	800470e <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USART3_IRQn);
 80031dc:	2027      	movs	r0, #39	; 0x27
 80031de:	f001 fab2 	bl	8004746 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN USART3_MspInit 1 */

  /* USER CODE END USART3_MspInit 1 */
  }

}
 80031e2:	bf00      	nop
 80031e4:	3728      	adds	r7, #40	; 0x28
 80031e6:	46bd      	mov	sp, r7
 80031e8:	bd80      	pop	{r7, pc}
 80031ea:	bf00      	nop
 80031ec:	40004800 	.word	0x40004800
 80031f0:	40021000 	.word	0x40021000
 80031f4:	40011000 	.word	0x40011000
 80031f8:	40010000 	.word	0x40010000
 80031fc:	200002a8 	.word	0x200002a8
 8003200:	4002001c 	.word	0x4002001c
 8003204:	200002ec 	.word	0x200002ec
 8003208:	40020030 	.word	0x40020030

0800320c <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 800320c:	b480      	push	{r7}
 800320e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
  while (1)
 8003210:	e7fe      	b.n	8003210 <NMI_Handler+0x4>

08003212 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8003212:	b480      	push	{r7}
 8003214:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8003216:	e7fe      	b.n	8003216 <HardFault_Handler+0x4>

08003218 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8003218:	b480      	push	{r7}
 800321a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 800321c:	e7fe      	b.n	800321c <MemManage_Handler+0x4>

0800321e <BusFault_Handler>:

/**
  * @brief This function handles Prefetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 800321e:	b480      	push	{r7}
 8003220:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8003222:	e7fe      	b.n	8003222 <BusFault_Handler+0x4>

08003224 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8003224:	b480      	push	{r7}
 8003226:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8003228:	e7fe      	b.n	8003228 <UsageFault_Handler+0x4>

0800322a <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 800322a:	b480      	push	{r7}
 800322c:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 800322e:	bf00      	nop
 8003230:	46bd      	mov	sp, r7
 8003232:	bc80      	pop	{r7}
 8003234:	4770      	bx	lr

08003236 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8003236:	b480      	push	{r7}
 8003238:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 800323a:	bf00      	nop
 800323c:	46bd      	mov	sp, r7
 800323e:	bc80      	pop	{r7}
 8003240:	4770      	bx	lr

08003242 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8003242:	b480      	push	{r7}
 8003244:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8003246:	bf00      	nop
 8003248:	46bd      	mov	sp, r7
 800324a:	bc80      	pop	{r7}
 800324c:	4770      	bx	lr

0800324e <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 800324e:	b580      	push	{r7, lr}
 8003250:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8003252:	f7fd fa59 	bl	8000708 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8003256:	bf00      	nop
 8003258:	bd80      	pop	{r7, pc}

0800325a <EXTI0_IRQHandler>:

/**
  * @brief This function handles EXTI line0 interrupt.
  */
void EXTI0_IRQHandler(void)
{
 800325a:	b580      	push	{r7, lr}
 800325c:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EXTI0_IRQn 0 */

  /* USER CODE END EXTI0_IRQn 0 */
  HAL_GPIO_EXTI_IRQHandler(holla_2_Pin);
 800325e:	2001      	movs	r0, #1
 8003260:	f002 f8d4 	bl	800540c <HAL_GPIO_EXTI_IRQHandler>
  /* USER CODE BEGIN EXTI0_IRQn 1 */

  /* USER CODE END EXTI0_IRQn 1 */
}
 8003264:	bf00      	nop
 8003266:	bd80      	pop	{r7, pc}

08003268 <EXTI1_IRQHandler>:

/**
  * @brief This function handles EXTI line1 interrupt.
  */
void EXTI1_IRQHandler(void)
{
 8003268:	b580      	push	{r7, lr}
 800326a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EXTI1_IRQn 0 */

  /* USER CODE END EXTI1_IRQn 0 */
  HAL_GPIO_EXTI_IRQHandler(open_in_Pin);
 800326c:	2002      	movs	r0, #2
 800326e:	f002 f8cd 	bl	800540c <HAL_GPIO_EXTI_IRQHandler>
  /* USER CODE BEGIN EXTI1_IRQn 1 */

  /* USER CODE END EXTI1_IRQn 1 */
}
 8003272:	bf00      	nop
 8003274:	bd80      	pop	{r7, pc}
	...

08003278 <DMA1_Channel1_IRQHandler>:

/**
  * @brief This function handles DMA1 channel1 global interrupt.
  */
void DMA1_Channel1_IRQHandler(void)
{
 8003278:	b580      	push	{r7, lr}
 800327a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Channel1_IRQn 0 */

  /* USER CODE END DMA1_Channel1_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_adc1);
 800327c:	4802      	ldr	r0, [pc, #8]	; (8003288 <DMA1_Channel1_IRQHandler+0x10>)
 800327e:	f001 fc97 	bl	8004bb0 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Channel1_IRQn 1 */

  /* USER CODE END DMA1_Channel1_IRQn 1 */
}
 8003282:	bf00      	nop
 8003284:	bd80      	pop	{r7, pc}
 8003286:	bf00      	nop
 8003288:	20000164 	.word	0x20000164

0800328c <DMA1_Channel2_IRQHandler>:

/**
  * @brief This function handles DMA1 channel2 global interrupt.
  */
void DMA1_Channel2_IRQHandler(void)
{
 800328c:	b580      	push	{r7, lr}
 800328e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Channel2_IRQn 0 */

  /* USER CODE END DMA1_Channel2_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_usart3_tx);
 8003290:	4802      	ldr	r0, [pc, #8]	; (800329c <DMA1_Channel2_IRQHandler+0x10>)
 8003292:	f001 fc8d 	bl	8004bb0 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Channel2_IRQn 1 */

  /* USER CODE END DMA1_Channel2_IRQn 1 */
}
 8003296:	bf00      	nop
 8003298:	bd80      	pop	{r7, pc}
 800329a:	bf00      	nop
 800329c:	200002a8 	.word	0x200002a8

080032a0 <DMA1_Channel3_IRQHandler>:

/**
  * @brief This function handles DMA1 channel3 global interrupt.
  */
void DMA1_Channel3_IRQHandler(void)
{
 80032a0:	b580      	push	{r7, lr}
 80032a2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Channel3_IRQn 0 */

  /* USER CODE END DMA1_Channel3_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_usart3_rx);
 80032a4:	4802      	ldr	r0, [pc, #8]	; (80032b0 <DMA1_Channel3_IRQHandler+0x10>)
 80032a6:	f001 fc83 	bl	8004bb0 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Channel3_IRQn 1 */

  /* USER CODE END DMA1_Channel3_IRQn 1 */
}
 80032aa:	bf00      	nop
 80032ac:	bd80      	pop	{r7, pc}
 80032ae:	bf00      	nop
 80032b0:	200002ec 	.word	0x200002ec

080032b4 <ADC1_2_IRQHandler>:

/**
  * @brief This function handles ADC1 and ADC2 global interrupts.
  */
void ADC1_2_IRQHandler(void)
{
 80032b4:	b580      	push	{r7, lr}
 80032b6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN ADC1_2_IRQn 0 */

  /* USER CODE END ADC1_2_IRQn 0 */
  HAL_ADC_IRQHandler(&hadc1);
 80032b8:	4803      	ldr	r0, [pc, #12]	; (80032c8 <ADC1_2_IRQHandler+0x14>)
 80032ba:	f000 fad7 	bl	800386c <HAL_ADC_IRQHandler>
  HAL_ADC_IRQHandler(&hadc2);
 80032be:	4803      	ldr	r0, [pc, #12]	; (80032cc <ADC1_2_IRQHandler+0x18>)
 80032c0:	f000 fad4 	bl	800386c <HAL_ADC_IRQHandler>
  /* USER CODE BEGIN ADC1_2_IRQn 1 */

  /* USER CODE END ADC1_2_IRQn 1 */
}
 80032c4:	bf00      	nop
 80032c6:	bd80      	pop	{r7, pc}
 80032c8:	20000104 	.word	0x20000104
 80032cc:	20000134 	.word	0x20000134

080032d0 <EXTI9_5_IRQHandler>:

/**
  * @brief This function handles EXTI line[9:5] interrupts.
  */
void EXTI9_5_IRQHandler(void)
{
 80032d0:	b580      	push	{r7, lr}
 80032d2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EXTI9_5_IRQn 0 */

  /* USER CODE END EXTI9_5_IRQn 0 */
  HAL_GPIO_EXTI_IRQHandler(holla_1_Pin);
 80032d4:	2020      	movs	r0, #32
 80032d6:	f002 f899 	bl	800540c <HAL_GPIO_EXTI_IRQHandler>
  /* USER CODE BEGIN EXTI9_5_IRQn 1 */

  /* USER CODE END EXTI9_5_IRQn 1 */
}
 80032da:	bf00      	nop
 80032dc:	bd80      	pop	{r7, pc}
	...

080032e0 <TIM3_IRQHandler>:

/**
  * @brief This function handles TIM3 global interrupt.
  */
void TIM3_IRQHandler(void)
{
 80032e0:	b580      	push	{r7, lr}
 80032e2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM3_IRQn 0 */

  /* USER CODE END TIM3_IRQn 0 */
  HAL_TIM_IRQHandler(&htim3);
 80032e4:	4802      	ldr	r0, [pc, #8]	; (80032f0 <TIM3_IRQHandler+0x10>)
 80032e6:	f002 ffc5 	bl	8006274 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM3_IRQn 1 */

  /* USER CODE END TIM3_IRQn 1 */
}
 80032ea:	bf00      	nop
 80032ec:	bd80      	pop	{r7, pc}
 80032ee:	bf00      	nop
 80032f0:	20000218 	.word	0x20000218

080032f4 <USART3_IRQHandler>:

/**
  * @brief This function handles USART3 global interrupt.
  */
void USART3_IRQHandler(void)
{
 80032f4:	b580      	push	{r7, lr}
 80032f6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USART3_IRQn 0 */

  /* USER CODE END USART3_IRQn 0 */
  HAL_UART_IRQHandler(&huart3);
 80032f8:	4802      	ldr	r0, [pc, #8]	; (8003304 <USART3_IRQHandler+0x10>)
 80032fa:	f003 fe3d 	bl	8006f78 <HAL_UART_IRQHandler>
  /* USER CODE BEGIN USART3_IRQn 1 */

  /* USER CODE END USART3_IRQn 1 */
}
 80032fe:	bf00      	nop
 8003300:	bd80      	pop	{r7, pc}
 8003302:	bf00      	nop
 8003304:	20000260 	.word	0x20000260

08003308 <_getpid>:
void initialise_monitor_handles()
{
}

int _getpid(void)
{
 8003308:	b480      	push	{r7}
 800330a:	af00      	add	r7, sp, #0
	return 1;
 800330c:	2301      	movs	r3, #1
}
 800330e:	4618      	mov	r0, r3
 8003310:	46bd      	mov	sp, r7
 8003312:	bc80      	pop	{r7}
 8003314:	4770      	bx	lr

08003316 <_kill>:

int _kill(int pid, int sig)
{
 8003316:	b580      	push	{r7, lr}
 8003318:	b082      	sub	sp, #8
 800331a:	af00      	add	r7, sp, #0
 800331c:	6078      	str	r0, [r7, #4]
 800331e:	6039      	str	r1, [r7, #0]
	errno = EINVAL;
 8003320:	f004 fd40 	bl	8007da4 <__errno>
 8003324:	4603      	mov	r3, r0
 8003326:	2216      	movs	r2, #22
 8003328:	601a      	str	r2, [r3, #0]
	return -1;
 800332a:	f04f 33ff 	mov.w	r3, #4294967295
}
 800332e:	4618      	mov	r0, r3
 8003330:	3708      	adds	r7, #8
 8003332:	46bd      	mov	sp, r7
 8003334:	bd80      	pop	{r7, pc}

08003336 <_exit>:

void _exit (int status)
{
 8003336:	b580      	push	{r7, lr}
 8003338:	b082      	sub	sp, #8
 800333a:	af00      	add	r7, sp, #0
 800333c:	6078      	str	r0, [r7, #4]
	_kill(status, -1);
 800333e:	f04f 31ff 	mov.w	r1, #4294967295
 8003342:	6878      	ldr	r0, [r7, #4]
 8003344:	f7ff ffe7 	bl	8003316 <_kill>
	while (1) {}		/* Make sure we hang here */
 8003348:	e7fe      	b.n	8003348 <_exit+0x12>

0800334a <SystemInit>:
  * @note   This function should be used only after reset.
  * @param  None
  * @retval None
  */
void SystemInit (void)
{
 800334a:	b480      	push	{r7}
 800334c:	af00      	add	r7, sp, #0

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM. */
#endif /* USER_VECT_TAB_ADDRESS */
}
 800334e:	bf00      	nop
 8003350:	46bd      	mov	sp, r7
 8003352:	bc80      	pop	{r7}
 8003354:	4770      	bx	lr
	...

08003358 <Reset_Handler>:
  .weak Reset_Handler
  .type Reset_Handler, %function
Reset_Handler:

/* Call the clock system initialization function.*/
    bl  SystemInit
 8003358:	f7ff fff7 	bl	800334a <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 800335c:	480b      	ldr	r0, [pc, #44]	; (800338c <LoopFillZerobss+0xe>)
  ldr r1, =_edata
 800335e:	490c      	ldr	r1, [pc, #48]	; (8003390 <LoopFillZerobss+0x12>)
  ldr r2, =_sidata
 8003360:	4a0c      	ldr	r2, [pc, #48]	; (8003394 <LoopFillZerobss+0x16>)
  movs r3, #0
 8003362:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8003364:	e002      	b.n	800336c <LoopCopyDataInit>

08003366 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8003366:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8003368:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 800336a:	3304      	adds	r3, #4

0800336c <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 800336c:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 800336e:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8003370:	d3f9      	bcc.n	8003366 <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8003372:	4a09      	ldr	r2, [pc, #36]	; (8003398 <LoopFillZerobss+0x1a>)
  ldr r4, =_ebss
 8003374:	4c09      	ldr	r4, [pc, #36]	; (800339c <LoopFillZerobss+0x1e>)
  movs r3, #0
 8003376:	2300      	movs	r3, #0
  b LoopFillZerobss
 8003378:	e001      	b.n	800337e <LoopFillZerobss>

0800337a <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 800337a:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 800337c:	3204      	adds	r2, #4

0800337e <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 800337e:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8003380:	d3fb      	bcc.n	800337a <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 8003382:	f004 fd15 	bl	8007db0 <__libc_init_array>
/* Call the application's entry point.*/
  bl main
 8003386:	f7fe fc1b 	bl	8001bc0 <main>
  bx lr
 800338a:	4770      	bx	lr
  ldr r0, =_sdata
 800338c:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8003390:	20000074 	.word	0x20000074
  ldr r2, =_sidata
 8003394:	08007f70 	.word	0x08007f70
  ldr r2, =_sbss
 8003398:	20000074 	.word	0x20000074
  ldr r4, =_ebss
 800339c:	20000354 	.word	0x20000354

080033a0 <ADC3_IRQHandler>:
 * @retval : None
*/
    .section .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b Infinite_Loop
 80033a0:	e7fe      	b.n	80033a0 <ADC3_IRQHandler>
	...

080033a4 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 80033a4:	b580      	push	{r7, lr}
 80033a6:	af00      	add	r7, sp, #0
    defined(STM32F102x6) || defined(STM32F102xB) || \
    defined(STM32F103x6) || defined(STM32F103xB) || defined(STM32F103xE) || defined(STM32F103xG) || \
    defined(STM32F105xC) || defined(STM32F107xC)

  /* Prefetch buffer is not available on value line devices */
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 80033a8:	4b08      	ldr	r3, [pc, #32]	; (80033cc <HAL_Init+0x28>)
 80033aa:	681b      	ldr	r3, [r3, #0]
 80033ac:	4a07      	ldr	r2, [pc, #28]	; (80033cc <HAL_Init+0x28>)
 80033ae:	f043 0310 	orr.w	r3, r3, #16
 80033b2:	6013      	str	r3, [r2, #0]
#endif
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 80033b4:	2003      	movs	r0, #3
 80033b6:	f001 f99f 	bl	80046f8 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 80033ba:	200f      	movs	r0, #15
 80033bc:	f000 f808 	bl	80033d0 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 80033c0:	f7ff fcaa 	bl	8002d18 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 80033c4:	2300      	movs	r3, #0
}
 80033c6:	4618      	mov	r0, r3
 80033c8:	bd80      	pop	{r7, pc}
 80033ca:	bf00      	nop
 80033cc:	40022000 	.word	0x40022000

080033d0 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 80033d0:	b580      	push	{r7, lr}
 80033d2:	b082      	sub	sp, #8
 80033d4:	af00      	add	r7, sp, #0
 80033d6:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 80033d8:	4b12      	ldr	r3, [pc, #72]	; (8003424 <HAL_InitTick+0x54>)
 80033da:	681a      	ldr	r2, [r3, #0]
 80033dc:	4b12      	ldr	r3, [pc, #72]	; (8003428 <HAL_InitTick+0x58>)
 80033de:	781b      	ldrb	r3, [r3, #0]
 80033e0:	4619      	mov	r1, r3
 80033e2:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 80033e6:	fbb3 f3f1 	udiv	r3, r3, r1
 80033ea:	fbb2 f3f3 	udiv	r3, r2, r3
 80033ee:	4618      	mov	r0, r3
 80033f0:	f001 f9b7 	bl	8004762 <HAL_SYSTICK_Config>
 80033f4:	4603      	mov	r3, r0
 80033f6:	2b00      	cmp	r3, #0
 80033f8:	d001      	beq.n	80033fe <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 80033fa:	2301      	movs	r3, #1
 80033fc:	e00e      	b.n	800341c <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 80033fe:	687b      	ldr	r3, [r7, #4]
 8003400:	2b0f      	cmp	r3, #15
 8003402:	d80a      	bhi.n	800341a <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8003404:	2200      	movs	r2, #0
 8003406:	6879      	ldr	r1, [r7, #4]
 8003408:	f04f 30ff 	mov.w	r0, #4294967295
 800340c:	f001 f97f 	bl	800470e <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8003410:	4a06      	ldr	r2, [pc, #24]	; (800342c <HAL_InitTick+0x5c>)
 8003412:	687b      	ldr	r3, [r7, #4]
 8003414:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 8003416:	2300      	movs	r3, #0
 8003418:	e000      	b.n	800341c <HAL_InitTick+0x4c>
    return HAL_ERROR;
 800341a:	2301      	movs	r3, #1
}
 800341c:	4618      	mov	r0, r3
 800341e:	3708      	adds	r7, #8
 8003420:	46bd      	mov	sp, r7
 8003422:	bd80      	pop	{r7, pc}
 8003424:	20000000 	.word	0x20000000
 8003428:	20000008 	.word	0x20000008
 800342c:	20000004 	.word	0x20000004

08003430 <HAL_GetTick>:
  * @note  This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8003430:	b480      	push	{r7}
 8003432:	af00      	add	r7, sp, #0
  return uwTick;
 8003434:	4b02      	ldr	r3, [pc, #8]	; (8003440 <HAL_GetTick+0x10>)
 8003436:	681b      	ldr	r3, [r3, #0]
}
 8003438:	4618      	mov	r0, r3
 800343a:	46bd      	mov	sp, r7
 800343c:	bc80      	pop	{r7}
 800343e:	4770      	bx	lr
 8003440:	2000034c 	.word	0x2000034c

08003444 <HAL_ADC_Init>:
  *         of structure "ADC_InitTypeDef".
  * @param  hadc: ADC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Init(ADC_HandleTypeDef* hadc)
{
 8003444:	b580      	push	{r7, lr}
 8003446:	b086      	sub	sp, #24
 8003448:	af00      	add	r7, sp, #0
 800344a:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 800344c:	2300      	movs	r3, #0
 800344e:	75fb      	strb	r3, [r7, #23]
  uint32_t tmp_cr1 = 0U;
 8003450:	2300      	movs	r3, #0
 8003452:	613b      	str	r3, [r7, #16]
  uint32_t tmp_cr2 = 0U;
 8003454:	2300      	movs	r3, #0
 8003456:	60bb      	str	r3, [r7, #8]
  uint32_t tmp_sqr1 = 0U;
 8003458:	2300      	movs	r3, #0
 800345a:	60fb      	str	r3, [r7, #12]
  
  /* Check ADC handle */
  if(hadc == NULL)
 800345c:	687b      	ldr	r3, [r7, #4]
 800345e:	2b00      	cmp	r3, #0
 8003460:	d101      	bne.n	8003466 <HAL_ADC_Init+0x22>
  {
    return HAL_ERROR;
 8003462:	2301      	movs	r3, #1
 8003464:	e0ce      	b.n	8003604 <HAL_ADC_Init+0x1c0>
  assert_param(IS_ADC_DATA_ALIGN(hadc->Init.DataAlign));
  assert_param(IS_ADC_SCAN_MODE(hadc->Init.ScanConvMode));
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.ContinuousConvMode));
  assert_param(IS_ADC_EXTTRIG(hadc->Init.ExternalTrigConv));
  
  if(hadc->Init.ScanConvMode != ADC_SCAN_DISABLE)
 8003466:	687b      	ldr	r3, [r7, #4]
 8003468:	689b      	ldr	r3, [r3, #8]
 800346a:	2b00      	cmp	r3, #0
  /* Refer to header of this file for more details on clock enabling          */
  /* procedure.                                                               */

  /* Actions performed only if ADC is coming from state reset:                */
  /* - Initialization of ADC MSP                                              */
  if (hadc->State == HAL_ADC_STATE_RESET)
 800346c:	687b      	ldr	r3, [r7, #4]
 800346e:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8003470:	2b00      	cmp	r3, #0
 8003472:	d109      	bne.n	8003488 <HAL_ADC_Init+0x44>
  {
    /* Initialize ADC error code */
    ADC_CLEAR_ERRORCODE(hadc);
 8003474:	687b      	ldr	r3, [r7, #4]
 8003476:	2200      	movs	r2, #0
 8003478:	62da      	str	r2, [r3, #44]	; 0x2c
    
    /* Allocate lock resource and initialize it */
    hadc->Lock = HAL_UNLOCKED;
 800347a:	687b      	ldr	r3, [r7, #4]
 800347c:	2200      	movs	r2, #0
 800347e:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
    
    /* Init the low level hardware */
    hadc->MspInitCallback(hadc);
#else
    /* Init the low level hardware */
    HAL_ADC_MspInit(hadc);
 8003482:	6878      	ldr	r0, [r7, #4]
 8003484:	f7ff fc7a 	bl	8002d7c <HAL_ADC_MspInit>
  /* Stop potential conversion on going, on regular and injected groups */
  /* Disable ADC peripheral */
  /* Note: In case of ADC already enabled, precaution to not launch an        */
  /*       unwanted conversion while modifying register CR2 by writing 1 to   */
  /*       bit ADON.                                                          */
  tmp_hal_status = ADC_ConversionStop_Disable(hadc);
 8003488:	6878      	ldr	r0, [r7, #4]
 800348a:	f000 fc13 	bl	8003cb4 <ADC_ConversionStop_Disable>
 800348e:	4603      	mov	r3, r0
 8003490:	75fb      	strb	r3, [r7, #23]
  
  
  /* Configuration of ADC parameters if previous preliminary actions are      */ 
  /* correctly completed.                                                     */
  if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL) &&
 8003492:	687b      	ldr	r3, [r7, #4]
 8003494:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8003496:	f003 0310 	and.w	r3, r3, #16
 800349a:	2b00      	cmp	r3, #0
 800349c:	f040 80a9 	bne.w	80035f2 <HAL_ADC_Init+0x1ae>
 80034a0:	7dfb      	ldrb	r3, [r7, #23]
 80034a2:	2b00      	cmp	r3, #0
 80034a4:	f040 80a5 	bne.w	80035f2 <HAL_ADC_Init+0x1ae>
      (tmp_hal_status == HAL_OK)                                  )
  {
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 80034a8:	687b      	ldr	r3, [r7, #4]
 80034aa:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80034ac:	f423 5388 	bic.w	r3, r3, #4352	; 0x1100
 80034b0:	f023 0302 	bic.w	r3, r3, #2
 80034b4:	f043 0202 	orr.w	r2, r3, #2
 80034b8:	687b      	ldr	r3, [r7, #4]
 80034ba:	629a      	str	r2, [r3, #40]	; 0x28
    /*  - continuous conversion mode                                          */
    /* Note: External trigger polarity (ADC_CR2_EXTTRIG) is set into          */
    /*       HAL_ADC_Start_xxx functions because if set in this function,     */
    /*       a conversion on injected group would start a conversion also on  */
    /*       regular group after ADC enabling.                                */
    tmp_cr2 |= (hadc->Init.DataAlign                                          |
 80034bc:	687b      	ldr	r3, [r7, #4]
 80034be:	685a      	ldr	r2, [r3, #4]
                ADC_CFGR_EXTSEL(hadc, hadc->Init.ExternalTrigConv)            |
 80034c0:	687b      	ldr	r3, [r7, #4]
 80034c2:	681b      	ldr	r3, [r3, #0]
 80034c4:	4951      	ldr	r1, [pc, #324]	; (800360c <HAL_ADC_Init+0x1c8>)
 80034c6:	428b      	cmp	r3, r1
 80034c8:	d10a      	bne.n	80034e0 <HAL_ADC_Init+0x9c>
 80034ca:	687b      	ldr	r3, [r7, #4]
 80034cc:	69db      	ldr	r3, [r3, #28]
 80034ce:	f5b3 2f40 	cmp.w	r3, #786432	; 0xc0000
 80034d2:	d002      	beq.n	80034da <HAL_ADC_Init+0x96>
 80034d4:	687b      	ldr	r3, [r7, #4]
 80034d6:	69db      	ldr	r3, [r3, #28]
 80034d8:	e004      	b.n	80034e4 <HAL_ADC_Init+0xa0>
 80034da:	f44f 2300 	mov.w	r3, #524288	; 0x80000
 80034de:	e001      	b.n	80034e4 <HAL_ADC_Init+0xa0>
 80034e0:	687b      	ldr	r3, [r7, #4]
 80034e2:	69db      	ldr	r3, [r3, #28]
    tmp_cr2 |= (hadc->Init.DataAlign                                          |
 80034e4:	431a      	orrs	r2, r3
                ADC_CR2_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)   );
 80034e6:	687b      	ldr	r3, [r7, #4]
 80034e8:	7b1b      	ldrb	r3, [r3, #12]
 80034ea:	005b      	lsls	r3, r3, #1
                ADC_CFGR_EXTSEL(hadc, hadc->Init.ExternalTrigConv)            |
 80034ec:	4313      	orrs	r3, r2
    tmp_cr2 |= (hadc->Init.DataAlign                                          |
 80034ee:	68ba      	ldr	r2, [r7, #8]
 80034f0:	4313      	orrs	r3, r2
 80034f2:	60bb      	str	r3, [r7, #8]

    /* Configuration of ADC:                                                  */
    /*  - scan mode                                                           */
    /*  - discontinuous mode disable/enable                                   */
    /*  - discontinuous mode number of conversions                            */
    tmp_cr1 |= (ADC_CR1_SCAN_SET(hadc->Init.ScanConvMode));
 80034f4:	687b      	ldr	r3, [r7, #4]
 80034f6:	689b      	ldr	r3, [r3, #8]
 80034f8:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 80034fc:	d003      	beq.n	8003506 <HAL_ADC_Init+0xc2>
 80034fe:	687b      	ldr	r3, [r7, #4]
 8003500:	689b      	ldr	r3, [r3, #8]
 8003502:	2b01      	cmp	r3, #1
 8003504:	d102      	bne.n	800350c <HAL_ADC_Init+0xc8>
 8003506:	f44f 7380 	mov.w	r3, #256	; 0x100
 800350a:	e000      	b.n	800350e <HAL_ADC_Init+0xca>
 800350c:	2300      	movs	r3, #0
 800350e:	693a      	ldr	r2, [r7, #16]
 8003510:	4313      	orrs	r3, r2
 8003512:	613b      	str	r3, [r7, #16]
    
    /* Enable discontinuous mode only if continuous mode is disabled */
    /* Note: If parameter "Init.ScanConvMode" is set to disable, parameter    */
    /*       discontinuous is set anyway, but will have no effect on ADC HW.  */
    if (hadc->Init.DiscontinuousConvMode == ENABLE)
 8003514:	687b      	ldr	r3, [r7, #4]
 8003516:	7d1b      	ldrb	r3, [r3, #20]
 8003518:	2b01      	cmp	r3, #1
 800351a:	d119      	bne.n	8003550 <HAL_ADC_Init+0x10c>
    {
      if (hadc->Init.ContinuousConvMode == DISABLE)
 800351c:	687b      	ldr	r3, [r7, #4]
 800351e:	7b1b      	ldrb	r3, [r3, #12]
 8003520:	2b00      	cmp	r3, #0
 8003522:	d109      	bne.n	8003538 <HAL_ADC_Init+0xf4>
      {
        /* Enable the selected ADC regular discontinuous mode */
        /* Set the number of channels to be converted in discontinuous mode */
        SET_BIT(tmp_cr1, ADC_CR1_DISCEN                                            |
 8003524:	687b      	ldr	r3, [r7, #4]
 8003526:	699b      	ldr	r3, [r3, #24]
 8003528:	3b01      	subs	r3, #1
 800352a:	035a      	lsls	r2, r3, #13
 800352c:	693b      	ldr	r3, [r7, #16]
 800352e:	4313      	orrs	r3, r2
 8003530:	f443 6300 	orr.w	r3, r3, #2048	; 0x800
 8003534:	613b      	str	r3, [r7, #16]
 8003536:	e00b      	b.n	8003550 <HAL_ADC_Init+0x10c>
      {
        /* ADC regular group settings continuous and sequencer discontinuous*/
        /* cannot be enabled simultaneously.                                */
        
        /* Update ADC state machine to error */
        SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8003538:	687b      	ldr	r3, [r7, #4]
 800353a:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800353c:	f043 0220 	orr.w	r2, r3, #32
 8003540:	687b      	ldr	r3, [r7, #4]
 8003542:	629a      	str	r2, [r3, #40]	; 0x28
        
        /* Set ADC error code to ADC IP internal error */
        SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8003544:	687b      	ldr	r3, [r7, #4]
 8003546:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003548:	f043 0201 	orr.w	r2, r3, #1
 800354c:	687b      	ldr	r3, [r7, #4]
 800354e:	62da      	str	r2, [r3, #44]	; 0x2c
      }
    }
    
    /* Update ADC configuration register CR1 with previous settings */
      MODIFY_REG(hadc->Instance->CR1,
 8003550:	687b      	ldr	r3, [r7, #4]
 8003552:	681b      	ldr	r3, [r3, #0]
 8003554:	685b      	ldr	r3, [r3, #4]
 8003556:	f423 4169 	bic.w	r1, r3, #59648	; 0xe900
 800355a:	687b      	ldr	r3, [r7, #4]
 800355c:	681b      	ldr	r3, [r3, #0]
 800355e:	693a      	ldr	r2, [r7, #16]
 8003560:	430a      	orrs	r2, r1
 8003562:	605a      	str	r2, [r3, #4]
                 ADC_CR1_DISCEN  |
                 ADC_CR1_DISCNUM    ,
                 tmp_cr1             );
    
    /* Update ADC configuration register CR2 with previous settings */
      MODIFY_REG(hadc->Instance->CR2,
 8003564:	687b      	ldr	r3, [r7, #4]
 8003566:	681b      	ldr	r3, [r3, #0]
 8003568:	689a      	ldr	r2, [r3, #8]
 800356a:	4b29      	ldr	r3, [pc, #164]	; (8003610 <HAL_ADC_Init+0x1cc>)
 800356c:	4013      	ands	r3, r2
 800356e:	687a      	ldr	r2, [r7, #4]
 8003570:	6812      	ldr	r2, [r2, #0]
 8003572:	68b9      	ldr	r1, [r7, #8]
 8003574:	430b      	orrs	r3, r1
 8003576:	6093      	str	r3, [r2, #8]
    /*   Note: Scan mode is present by hardware on this device and, if        */
    /*   disabled, discards automatically nb of conversions. Anyway, nb of    */
    /*   conversions is forced to 0x00 for alignment over all STM32 devices.  */
    /* - if scan mode is enabled, regular channels sequence length is set to  */
    /*   parameter "NbrOfConversion"                                          */
    if (ADC_CR1_SCAN_SET(hadc->Init.ScanConvMode) == ADC_SCAN_ENABLE)
 8003578:	687b      	ldr	r3, [r7, #4]
 800357a:	689b      	ldr	r3, [r3, #8]
 800357c:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8003580:	d003      	beq.n	800358a <HAL_ADC_Init+0x146>
 8003582:	687b      	ldr	r3, [r7, #4]
 8003584:	689b      	ldr	r3, [r3, #8]
 8003586:	2b01      	cmp	r3, #1
 8003588:	d104      	bne.n	8003594 <HAL_ADC_Init+0x150>
    {
      tmp_sqr1 = ADC_SQR1_L_SHIFT(hadc->Init.NbrOfConversion);
 800358a:	687b      	ldr	r3, [r7, #4]
 800358c:	691b      	ldr	r3, [r3, #16]
 800358e:	3b01      	subs	r3, #1
 8003590:	051b      	lsls	r3, r3, #20
 8003592:	60fb      	str	r3, [r7, #12]
    }
      
    MODIFY_REG(hadc->Instance->SQR1,
 8003594:	687b      	ldr	r3, [r7, #4]
 8003596:	681b      	ldr	r3, [r3, #0]
 8003598:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800359a:	f423 0170 	bic.w	r1, r3, #15728640	; 0xf00000
 800359e:	687b      	ldr	r3, [r7, #4]
 80035a0:	681b      	ldr	r3, [r3, #0]
 80035a2:	68fa      	ldr	r2, [r7, #12]
 80035a4:	430a      	orrs	r2, r1
 80035a6:	62da      	str	r2, [r3, #44]	; 0x2c
    /* ensure of no potential problem of ADC core IP clocking.                */
    /* Check through register CR2 (excluding bits set in other functions:     */
    /* execution control bits (ADON, JSWSTART, SWSTART), regular group bits   */
    /* (DMA), injected group bits (JEXTTRIG and JEXTSEL), channel internal    */
    /* measurement path bit (TSVREFE).                                        */
    if (READ_BIT(hadc->Instance->CR2, ~(ADC_CR2_ADON | ADC_CR2_DMA |
 80035a8:	687b      	ldr	r3, [r7, #4]
 80035aa:	681b      	ldr	r3, [r3, #0]
 80035ac:	689a      	ldr	r2, [r3, #8]
 80035ae:	4b19      	ldr	r3, [pc, #100]	; (8003614 <HAL_ADC_Init+0x1d0>)
 80035b0:	4013      	ands	r3, r2
 80035b2:	68ba      	ldr	r2, [r7, #8]
 80035b4:	429a      	cmp	r2, r3
 80035b6:	d10b      	bne.n	80035d0 <HAL_ADC_Init+0x18c>
                                        ADC_CR2_JEXTTRIG | ADC_CR2_JEXTSEL |
                                        ADC_CR2_TSVREFE                     ))
         == tmp_cr2)
    {
      /* Set ADC error code to none */
      ADC_CLEAR_ERRORCODE(hadc);
 80035b8:	687b      	ldr	r3, [r7, #4]
 80035ba:	2200      	movs	r2, #0
 80035bc:	62da      	str	r2, [r3, #44]	; 0x2c
      
      /* Set the ADC state */
      ADC_STATE_CLR_SET(hadc->State,
 80035be:	687b      	ldr	r3, [r7, #4]
 80035c0:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80035c2:	f023 0303 	bic.w	r3, r3, #3
 80035c6:	f043 0201 	orr.w	r2, r3, #1
 80035ca:	687b      	ldr	r3, [r7, #4]
 80035cc:	629a      	str	r2, [r3, #40]	; 0x28
    if (READ_BIT(hadc->Instance->CR2, ~(ADC_CR2_ADON | ADC_CR2_DMA |
 80035ce:	e018      	b.n	8003602 <HAL_ADC_Init+0x1be>
                        HAL_ADC_STATE_READY);
    }
    else
    {
      /* Update ADC state machine to error */
      ADC_STATE_CLR_SET(hadc->State,
 80035d0:	687b      	ldr	r3, [r7, #4]
 80035d2:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80035d4:	f023 0312 	bic.w	r3, r3, #18
 80035d8:	f043 0210 	orr.w	r2, r3, #16
 80035dc:	687b      	ldr	r3, [r7, #4]
 80035de:	629a      	str	r2, [r3, #40]	; 0x28
                        HAL_ADC_STATE_BUSY_INTERNAL,
                        HAL_ADC_STATE_ERROR_INTERNAL);
      
      /* Set ADC error code to ADC IP internal error */
      SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 80035e0:	687b      	ldr	r3, [r7, #4]
 80035e2:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80035e4:	f043 0201 	orr.w	r2, r3, #1
 80035e8:	687b      	ldr	r3, [r7, #4]
 80035ea:	62da      	str	r2, [r3, #44]	; 0x2c
      
      tmp_hal_status = HAL_ERROR;
 80035ec:	2301      	movs	r3, #1
 80035ee:	75fb      	strb	r3, [r7, #23]
    if (READ_BIT(hadc->Instance->CR2, ~(ADC_CR2_ADON | ADC_CR2_DMA |
 80035f0:	e007      	b.n	8003602 <HAL_ADC_Init+0x1be>
  
  }
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 80035f2:	687b      	ldr	r3, [r7, #4]
 80035f4:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80035f6:	f043 0210 	orr.w	r2, r3, #16
 80035fa:	687b      	ldr	r3, [r7, #4]
 80035fc:	629a      	str	r2, [r3, #40]	; 0x28
        
    tmp_hal_status = HAL_ERROR;
 80035fe:	2301      	movs	r3, #1
 8003600:	75fb      	strb	r3, [r7, #23]
  }
  
  /* Return function status */
  return tmp_hal_status;
 8003602:	7dfb      	ldrb	r3, [r7, #23]
}
 8003604:	4618      	mov	r0, r3
 8003606:	3718      	adds	r7, #24
 8003608:	46bd      	mov	sp, r7
 800360a:	bd80      	pop	{r7, pc}
 800360c:	40013c00 	.word	0x40013c00
 8003610:	ffe1f7fd 	.word	0xffe1f7fd
 8003614:	ff1f0efe 	.word	0xff1f0efe

08003618 <HAL_ADC_Start_DMA>:
  * @param  pData: The destination Buffer address.
  * @param  Length: The length of data to be transferred from ADC peripheral to memory.
  * @retval None
  */
HAL_StatusTypeDef HAL_ADC_Start_DMA(ADC_HandleTypeDef* hadc, uint32_t* pData, uint32_t Length)
{
 8003618:	b580      	push	{r7, lr}
 800361a:	b086      	sub	sp, #24
 800361c:	af00      	add	r7, sp, #0
 800361e:	60f8      	str	r0, [r7, #12]
 8003620:	60b9      	str	r1, [r7, #8]
 8003622:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8003624:	2300      	movs	r3, #0
 8003626:	75fb      	strb	r3, [r7, #23]
  assert_param(IS_ADC_DMA_CAPABILITY_INSTANCE(hadc->Instance));
    
  /* Verification if multimode is disabled (for devices with several ADC)     */
  /* If multimode is enabled, dedicated function multimode conversion         */
  /* start DMA must be used.                                                  */
  if(ADC_MULTIMODE_IS_ENABLE(hadc) == RESET)
 8003628:	68fb      	ldr	r3, [r7, #12]
 800362a:	681b      	ldr	r3, [r3, #0]
 800362c:	4a64      	ldr	r2, [pc, #400]	; (80037c0 <HAL_ADC_Start_DMA+0x1a8>)
 800362e:	4293      	cmp	r3, r2
 8003630:	d004      	beq.n	800363c <HAL_ADC_Start_DMA+0x24>
 8003632:	68fb      	ldr	r3, [r7, #12]
 8003634:	681b      	ldr	r3, [r3, #0]
 8003636:	4a63      	ldr	r2, [pc, #396]	; (80037c4 <HAL_ADC_Start_DMA+0x1ac>)
 8003638:	4293      	cmp	r3, r2
 800363a:	d106      	bne.n	800364a <HAL_ADC_Start_DMA+0x32>
 800363c:	4b60      	ldr	r3, [pc, #384]	; (80037c0 <HAL_ADC_Start_DMA+0x1a8>)
 800363e:	685b      	ldr	r3, [r3, #4]
 8003640:	f403 2370 	and.w	r3, r3, #983040	; 0xf0000
 8003644:	2b00      	cmp	r3, #0
 8003646:	f040 80b3 	bne.w	80037b0 <HAL_ADC_Start_DMA+0x198>
  {
    /* Process locked */
    __HAL_LOCK(hadc);
 800364a:	68fb      	ldr	r3, [r7, #12]
 800364c:	f893 3024 	ldrb.w	r3, [r3, #36]	; 0x24
 8003650:	2b01      	cmp	r3, #1
 8003652:	d101      	bne.n	8003658 <HAL_ADC_Start_DMA+0x40>
 8003654:	2302      	movs	r3, #2
 8003656:	e0ae      	b.n	80037b6 <HAL_ADC_Start_DMA+0x19e>
 8003658:	68fb      	ldr	r3, [r7, #12]
 800365a:	2201      	movs	r2, #1
 800365c:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
    
    /* Enable the ADC peripheral */
    tmp_hal_status = ADC_Enable(hadc);
 8003660:	68f8      	ldr	r0, [r7, #12]
 8003662:	f000 facd 	bl	8003c00 <ADC_Enable>
 8003666:	4603      	mov	r3, r0
 8003668:	75fb      	strb	r3, [r7, #23]
    
    /* Start conversion if ADC is effectively enabled */
    if (tmp_hal_status == HAL_OK)
 800366a:	7dfb      	ldrb	r3, [r7, #23]
 800366c:	2b00      	cmp	r3, #0
 800366e:	f040 809a 	bne.w	80037a6 <HAL_ADC_Start_DMA+0x18e>
    {
      /* Set ADC state                                                        */
      /* - Clear state bitfield related to regular group conversion results   */
      /* - Set state bitfield related to regular operation                    */
      ADC_STATE_CLR_SET(hadc->State,
 8003672:	68fb      	ldr	r3, [r7, #12]
 8003674:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8003676:	f423 6370 	bic.w	r3, r3, #3840	; 0xf00
 800367a:	f023 0301 	bic.w	r3, r3, #1
 800367e:	f443 7280 	orr.w	r2, r3, #256	; 0x100
 8003682:	68fb      	ldr	r3, [r7, #12]
 8003684:	629a      	str	r2, [r3, #40]	; 0x28
                        HAL_ADC_STATE_REG_BUSY);
    
    /* Set group injected state (from auto-injection) and multimode state     */
    /* for all cases of multimode: independent mode, multimode ADC master     */
    /* or multimode ADC slave (for devices with several ADCs):                */
    if (ADC_NONMULTIMODE_OR_MULTIMODEMASTER(hadc))
 8003686:	68fb      	ldr	r3, [r7, #12]
 8003688:	681b      	ldr	r3, [r3, #0]
 800368a:	4a4e      	ldr	r2, [pc, #312]	; (80037c4 <HAL_ADC_Start_DMA+0x1ac>)
 800368c:	4293      	cmp	r3, r2
 800368e:	d105      	bne.n	800369c <HAL_ADC_Start_DMA+0x84>
 8003690:	4b4b      	ldr	r3, [pc, #300]	; (80037c0 <HAL_ADC_Start_DMA+0x1a8>)
 8003692:	685b      	ldr	r3, [r3, #4]
 8003694:	f403 2370 	and.w	r3, r3, #983040	; 0xf0000
 8003698:	2b00      	cmp	r3, #0
 800369a:	d115      	bne.n	80036c8 <HAL_ADC_Start_DMA+0xb0>
    {
      /* Set ADC state (ADC independent or master) */
      CLEAR_BIT(hadc->State, HAL_ADC_STATE_MULTIMODE_SLAVE);
 800369c:	68fb      	ldr	r3, [r7, #12]
 800369e:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80036a0:	f423 1280 	bic.w	r2, r3, #1048576	; 0x100000
 80036a4:	68fb      	ldr	r3, [r7, #12]
 80036a6:	629a      	str	r2, [r3, #40]	; 0x28
      
      /* If conversions on group regular are also triggering group injected,  */
      /* update ADC state.                                                    */
      if (READ_BIT(hadc->Instance->CR1, ADC_CR1_JAUTO) != RESET)
 80036a8:	68fb      	ldr	r3, [r7, #12]
 80036aa:	681b      	ldr	r3, [r3, #0]
 80036ac:	685b      	ldr	r3, [r3, #4]
 80036ae:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 80036b2:	2b00      	cmp	r3, #0
 80036b4:	d026      	beq.n	8003704 <HAL_ADC_Start_DMA+0xec>
      {
        ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_INJ_EOC, HAL_ADC_STATE_INJ_BUSY);  
 80036b6:	68fb      	ldr	r3, [r7, #12]
 80036b8:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80036ba:	f423 5340 	bic.w	r3, r3, #12288	; 0x3000
 80036be:	f443 5280 	orr.w	r2, r3, #4096	; 0x1000
 80036c2:	68fb      	ldr	r3, [r7, #12]
 80036c4:	629a      	str	r2, [r3, #40]	; 0x28
      if (READ_BIT(hadc->Instance->CR1, ADC_CR1_JAUTO) != RESET)
 80036c6:	e01d      	b.n	8003704 <HAL_ADC_Start_DMA+0xec>
      }
    }
    else
    {
      /* Set ADC state (ADC slave) */
      SET_BIT(hadc->State, HAL_ADC_STATE_MULTIMODE_SLAVE);
 80036c8:	68fb      	ldr	r3, [r7, #12]
 80036ca:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80036cc:	f443 1280 	orr.w	r2, r3, #1048576	; 0x100000
 80036d0:	68fb      	ldr	r3, [r7, #12]
 80036d2:	629a      	str	r2, [r3, #40]	; 0x28
      
      /* If conversions on group regular are also triggering group injected,  */
      /* update ADC state.                                                    */
      if (ADC_MULTIMODE_AUTO_INJECTED(hadc))
 80036d4:	68fb      	ldr	r3, [r7, #12]
 80036d6:	681b      	ldr	r3, [r3, #0]
 80036d8:	4a39      	ldr	r2, [pc, #228]	; (80037c0 <HAL_ADC_Start_DMA+0x1a8>)
 80036da:	4293      	cmp	r3, r2
 80036dc:	d004      	beq.n	80036e8 <HAL_ADC_Start_DMA+0xd0>
 80036de:	68fb      	ldr	r3, [r7, #12]
 80036e0:	681b      	ldr	r3, [r3, #0]
 80036e2:	4a38      	ldr	r2, [pc, #224]	; (80037c4 <HAL_ADC_Start_DMA+0x1ac>)
 80036e4:	4293      	cmp	r3, r2
 80036e6:	d10d      	bne.n	8003704 <HAL_ADC_Start_DMA+0xec>
 80036e8:	4b35      	ldr	r3, [pc, #212]	; (80037c0 <HAL_ADC_Start_DMA+0x1a8>)
 80036ea:	685b      	ldr	r3, [r3, #4]
 80036ec:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 80036f0:	2b00      	cmp	r3, #0
 80036f2:	d007      	beq.n	8003704 <HAL_ADC_Start_DMA+0xec>
      {
        ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_INJ_EOC, HAL_ADC_STATE_INJ_BUSY);
 80036f4:	68fb      	ldr	r3, [r7, #12]
 80036f6:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80036f8:	f423 5340 	bic.w	r3, r3, #12288	; 0x3000
 80036fc:	f443 5280 	orr.w	r2, r3, #4096	; 0x1000
 8003700:	68fb      	ldr	r3, [r7, #12]
 8003702:	629a      	str	r2, [r3, #40]	; 0x28
      }
    }
      
      /* State machine update: Check if an injected conversion is ongoing */
      if (HAL_IS_BIT_SET(hadc->State, HAL_ADC_STATE_INJ_BUSY))
 8003704:	68fb      	ldr	r3, [r7, #12]
 8003706:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8003708:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 800370c:	2b00      	cmp	r3, #0
 800370e:	d006      	beq.n	800371e <HAL_ADC_Start_DMA+0x106>
      {
        /* Reset ADC error code fields related to conversions on group regular */
        CLEAR_BIT(hadc->ErrorCode, (HAL_ADC_ERROR_OVR | HAL_ADC_ERROR_DMA));         
 8003710:	68fb      	ldr	r3, [r7, #12]
 8003712:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003714:	f023 0206 	bic.w	r2, r3, #6
 8003718:	68fb      	ldr	r3, [r7, #12]
 800371a:	62da      	str	r2, [r3, #44]	; 0x2c
 800371c:	e002      	b.n	8003724 <HAL_ADC_Start_DMA+0x10c>
      }
      else
      {
        /* Reset ADC all error code fields */
        ADC_CLEAR_ERRORCODE(hadc);
 800371e:	68fb      	ldr	r3, [r7, #12]
 8003720:	2200      	movs	r2, #0
 8003722:	62da      	str	r2, [r3, #44]	; 0x2c
      }
      
      /* Process unlocked */
      /* Unlock before starting ADC conversions: in case of potential         */
      /* interruption, to let the process to ADC IRQ Handler.                 */
      __HAL_UNLOCK(hadc);
 8003724:	68fb      	ldr	r3, [r7, #12]
 8003726:	2200      	movs	r2, #0
 8003728:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
      
      /* Set the DMA transfer complete callback */
      hadc->DMA_Handle->XferCpltCallback = ADC_DMAConvCplt;
 800372c:	68fb      	ldr	r3, [r7, #12]
 800372e:	6a1b      	ldr	r3, [r3, #32]
 8003730:	4a25      	ldr	r2, [pc, #148]	; (80037c8 <HAL_ADC_Start_DMA+0x1b0>)
 8003732:	629a      	str	r2, [r3, #40]	; 0x28

      /* Set the DMA half transfer complete callback */
      hadc->DMA_Handle->XferHalfCpltCallback = ADC_DMAHalfConvCplt;
 8003734:	68fb      	ldr	r3, [r7, #12]
 8003736:	6a1b      	ldr	r3, [r3, #32]
 8003738:	4a24      	ldr	r2, [pc, #144]	; (80037cc <HAL_ADC_Start_DMA+0x1b4>)
 800373a:	62da      	str	r2, [r3, #44]	; 0x2c
      
      /* Set the DMA error callback */
      hadc->DMA_Handle->XferErrorCallback = ADC_DMAError;
 800373c:	68fb      	ldr	r3, [r7, #12]
 800373e:	6a1b      	ldr	r3, [r3, #32]
 8003740:	4a23      	ldr	r2, [pc, #140]	; (80037d0 <HAL_ADC_Start_DMA+0x1b8>)
 8003742:	631a      	str	r2, [r3, #48]	; 0x30
      /* start (in case of SW start):                                         */
      
      /* Clear regular group conversion flag and overrun flag */
      /* (To ensure of no unknown state from potential previous ADC           */
      /* operations)                                                          */
      __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_EOC);
 8003744:	68fb      	ldr	r3, [r7, #12]
 8003746:	681b      	ldr	r3, [r3, #0]
 8003748:	f06f 0202 	mvn.w	r2, #2
 800374c:	601a      	str	r2, [r3, #0]
      
      /* Enable ADC DMA mode */
      SET_BIT(hadc->Instance->CR2, ADC_CR2_DMA);
 800374e:	68fb      	ldr	r3, [r7, #12]
 8003750:	681b      	ldr	r3, [r3, #0]
 8003752:	689a      	ldr	r2, [r3, #8]
 8003754:	68fb      	ldr	r3, [r7, #12]
 8003756:	681b      	ldr	r3, [r3, #0]
 8003758:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 800375c:	609a      	str	r2, [r3, #8]
      
      /* Start the DMA channel */
      HAL_DMA_Start_IT(hadc->DMA_Handle, (uint32_t)&hadc->Instance->DR, (uint32_t)pData, Length);
 800375e:	68fb      	ldr	r3, [r7, #12]
 8003760:	6a18      	ldr	r0, [r3, #32]
 8003762:	68fb      	ldr	r3, [r7, #12]
 8003764:	681b      	ldr	r3, [r3, #0]
 8003766:	334c      	adds	r3, #76	; 0x4c
 8003768:	4619      	mov	r1, r3
 800376a:	68ba      	ldr	r2, [r7, #8]
 800376c:	687b      	ldr	r3, [r7, #4]
 800376e:	f001 f87b 	bl	8004868 <HAL_DMA_Start_IT>
      
      /* Enable conversion of regular group.                                  */
      /* If software start has been selected, conversion starts immediately.  */
      /* If external trigger has been selected, conversion will start at next */
      /* trigger event.                                                       */
      if (ADC_IS_SOFTWARE_START_REGULAR(hadc))
 8003772:	68fb      	ldr	r3, [r7, #12]
 8003774:	681b      	ldr	r3, [r3, #0]
 8003776:	689b      	ldr	r3, [r3, #8]
 8003778:	f403 2360 	and.w	r3, r3, #917504	; 0xe0000
 800377c:	f5b3 2f60 	cmp.w	r3, #917504	; 0xe0000
 8003780:	d108      	bne.n	8003794 <HAL_ADC_Start_DMA+0x17c>
      {
        /* Start ADC conversion on regular group with SW start */
        SET_BIT(hadc->Instance->CR2, (ADC_CR2_SWSTART | ADC_CR2_EXTTRIG));
 8003782:	68fb      	ldr	r3, [r7, #12]
 8003784:	681b      	ldr	r3, [r3, #0]
 8003786:	689a      	ldr	r2, [r3, #8]
 8003788:	68fb      	ldr	r3, [r7, #12]
 800378a:	681b      	ldr	r3, [r3, #0]
 800378c:	f442 02a0 	orr.w	r2, r2, #5242880	; 0x500000
 8003790:	609a      	str	r2, [r3, #8]
    if (tmp_hal_status == HAL_OK)
 8003792:	e00f      	b.n	80037b4 <HAL_ADC_Start_DMA+0x19c>
      }
      else
      {
        /* Start ADC conversion on regular group with external trigger */
        SET_BIT(hadc->Instance->CR2, ADC_CR2_EXTTRIG);
 8003794:	68fb      	ldr	r3, [r7, #12]
 8003796:	681b      	ldr	r3, [r3, #0]
 8003798:	689a      	ldr	r2, [r3, #8]
 800379a:	68fb      	ldr	r3, [r7, #12]
 800379c:	681b      	ldr	r3, [r3, #0]
 800379e:	f442 1280 	orr.w	r2, r2, #1048576	; 0x100000
 80037a2:	609a      	str	r2, [r3, #8]
    if (tmp_hal_status == HAL_OK)
 80037a4:	e006      	b.n	80037b4 <HAL_ADC_Start_DMA+0x19c>
      }
    }
    else
    {
      /* Process unlocked */
      __HAL_UNLOCK(hadc);
 80037a6:	68fb      	ldr	r3, [r7, #12]
 80037a8:	2200      	movs	r2, #0
 80037aa:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
    if (tmp_hal_status == HAL_OK)
 80037ae:	e001      	b.n	80037b4 <HAL_ADC_Start_DMA+0x19c>
    }
  }
  else
  {
    tmp_hal_status = HAL_ERROR;
 80037b0:	2301      	movs	r3, #1
 80037b2:	75fb      	strb	r3, [r7, #23]
  }
  
  /* Return function status */
  return tmp_hal_status;
 80037b4:	7dfb      	ldrb	r3, [r7, #23]
}
 80037b6:	4618      	mov	r0, r3
 80037b8:	3718      	adds	r7, #24
 80037ba:	46bd      	mov	sp, r7
 80037bc:	bd80      	pop	{r7, pc}
 80037be:	bf00      	nop
 80037c0:	40012400 	.word	0x40012400
 80037c4:	40012800 	.word	0x40012800
 80037c8:	08003d37 	.word	0x08003d37
 80037cc:	08003db3 	.word	0x08003db3
 80037d0:	08003dcf 	.word	0x08003dcf

080037d4 <HAL_ADC_Stop_DMA>:
  *         on devices) have DMA capability.
  * @param  hadc: ADC handle
  * @retval HAL status.
  */
HAL_StatusTypeDef HAL_ADC_Stop_DMA(ADC_HandleTypeDef* hadc)
{
 80037d4:	b580      	push	{r7, lr}
 80037d6:	b084      	sub	sp, #16
 80037d8:	af00      	add	r7, sp, #0
 80037da:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 80037dc:	2300      	movs	r3, #0
 80037de:	73fb      	strb	r3, [r7, #15]
  
  /* Check the parameters */
  assert_param(IS_ADC_DMA_CAPABILITY_INSTANCE(hadc->Instance));
     
  /* Process locked */
  __HAL_LOCK(hadc);
 80037e0:	687b      	ldr	r3, [r7, #4]
 80037e2:	f893 3024 	ldrb.w	r3, [r3, #36]	; 0x24
 80037e6:	2b01      	cmp	r3, #1
 80037e8:	d101      	bne.n	80037ee <HAL_ADC_Stop_DMA+0x1a>
 80037ea:	2302      	movs	r3, #2
 80037ec:	e03a      	b.n	8003864 <HAL_ADC_Stop_DMA+0x90>
 80037ee:	687b      	ldr	r3, [r7, #4]
 80037f0:	2201      	movs	r2, #1
 80037f2:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
  
  /* Stop potential conversion on going, on regular and injected groups */
  /* Disable ADC peripheral */
  tmp_hal_status = ADC_ConversionStop_Disable(hadc);
 80037f6:	6878      	ldr	r0, [r7, #4]
 80037f8:	f000 fa5c 	bl	8003cb4 <ADC_ConversionStop_Disable>
 80037fc:	4603      	mov	r3, r0
 80037fe:	73fb      	strb	r3, [r7, #15]
  
  /* Check if ADC is effectively disabled */
  if (tmp_hal_status == HAL_OK)
 8003800:	7bfb      	ldrb	r3, [r7, #15]
 8003802:	2b00      	cmp	r3, #0
 8003804:	d129      	bne.n	800385a <HAL_ADC_Stop_DMA+0x86>
  {
    /* Disable ADC DMA mode */
    CLEAR_BIT(hadc->Instance->CR2, ADC_CR2_DMA);
 8003806:	687b      	ldr	r3, [r7, #4]
 8003808:	681b      	ldr	r3, [r3, #0]
 800380a:	689a      	ldr	r2, [r3, #8]
 800380c:	687b      	ldr	r3, [r7, #4]
 800380e:	681b      	ldr	r3, [r3, #0]
 8003810:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 8003814:	609a      	str	r2, [r3, #8]
    
    /* Disable the DMA channel (in case of DMA in circular mode or stop while */
    /* DMA transfer is on going)                                              */
    if (hadc->DMA_Handle->State == HAL_DMA_STATE_BUSY)
 8003816:	687b      	ldr	r3, [r7, #4]
 8003818:	6a1b      	ldr	r3, [r3, #32]
 800381a:	f893 3021 	ldrb.w	r3, [r3, #33]	; 0x21
 800381e:	b2db      	uxtb	r3, r3
 8003820:	2b02      	cmp	r3, #2
 8003822:	d11a      	bne.n	800385a <HAL_ADC_Stop_DMA+0x86>
    {
      tmp_hal_status = HAL_DMA_Abort(hadc->DMA_Handle);
 8003824:	687b      	ldr	r3, [r7, #4]
 8003826:	6a1b      	ldr	r3, [r3, #32]
 8003828:	4618      	mov	r0, r3
 800382a:	f001 f87d 	bl	8004928 <HAL_DMA_Abort>
 800382e:	4603      	mov	r3, r0
 8003830:	73fb      	strb	r3, [r7, #15]
      
      /* Check if DMA channel effectively disabled */
      if (tmp_hal_status == HAL_OK)
 8003832:	7bfb      	ldrb	r3, [r7, #15]
 8003834:	2b00      	cmp	r3, #0
 8003836:	d10a      	bne.n	800384e <HAL_ADC_Stop_DMA+0x7a>
      {
        /* Set ADC state */
        ADC_STATE_CLR_SET(hadc->State,
 8003838:	687b      	ldr	r3, [r7, #4]
 800383a:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800383c:	f423 5388 	bic.w	r3, r3, #4352	; 0x1100
 8003840:	f023 0301 	bic.w	r3, r3, #1
 8003844:	f043 0201 	orr.w	r2, r3, #1
 8003848:	687b      	ldr	r3, [r7, #4]
 800384a:	629a      	str	r2, [r3, #40]	; 0x28
 800384c:	e005      	b.n	800385a <HAL_ADC_Stop_DMA+0x86>
                          HAL_ADC_STATE_READY);
      }
      else
      {
        /* Update ADC state machine to error */
        SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_DMA);
 800384e:	687b      	ldr	r3, [r7, #4]
 8003850:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8003852:	f043 0240 	orr.w	r2, r3, #64	; 0x40
 8003856:	687b      	ldr	r3, [r7, #4]
 8003858:	629a      	str	r2, [r3, #40]	; 0x28
      }
    }
  }
  
  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 800385a:	687b      	ldr	r3, [r7, #4]
 800385c:	2200      	movs	r2, #0
 800385e:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
    
  /* Return function status */
  return tmp_hal_status;
 8003862:	7bfb      	ldrb	r3, [r7, #15]
}
 8003864:	4618      	mov	r0, r3
 8003866:	3710      	adds	r7, #16
 8003868:	46bd      	mov	sp, r7
 800386a:	bd80      	pop	{r7, pc}

0800386c <HAL_ADC_IRQHandler>:
  * @brief  Handles ADC interrupt request  
  * @param  hadc: ADC handle
  * @retval None
  */
void HAL_ADC_IRQHandler(ADC_HandleTypeDef* hadc)
{
 800386c:	b580      	push	{r7, lr}
 800386e:	b084      	sub	sp, #16
 8003870:	af00      	add	r7, sp, #0
 8003872:	6078      	str	r0, [r7, #4]
  uint32_t tmp_sr = hadc->Instance->SR;
 8003874:	687b      	ldr	r3, [r7, #4]
 8003876:	681b      	ldr	r3, [r3, #0]
 8003878:	681b      	ldr	r3, [r3, #0]
 800387a:	60fb      	str	r3, [r7, #12]
  uint32_t tmp_cr1 = hadc->Instance->CR1;
 800387c:	687b      	ldr	r3, [r7, #4]
 800387e:	681b      	ldr	r3, [r3, #0]
 8003880:	685b      	ldr	r3, [r3, #4]
 8003882:	60bb      	str	r3, [r7, #8]
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.ContinuousConvMode));
  assert_param(IS_ADC_REGULAR_NB_CONV(hadc->Init.NbrOfConversion));
  
  
  /* ========== Check End of Conversion flag for regular group ========== */
  if((tmp_cr1 & ADC_IT_EOC) == ADC_IT_EOC)
 8003884:	68bb      	ldr	r3, [r7, #8]
 8003886:	f003 0320 	and.w	r3, r3, #32
 800388a:	2b00      	cmp	r3, #0
 800388c:	d03e      	beq.n	800390c <HAL_ADC_IRQHandler+0xa0>
  {
    if((tmp_sr & ADC_FLAG_EOC) == ADC_FLAG_EOC)
 800388e:	68fb      	ldr	r3, [r7, #12]
 8003890:	f003 0302 	and.w	r3, r3, #2
 8003894:	2b00      	cmp	r3, #0
 8003896:	d039      	beq.n	800390c <HAL_ADC_IRQHandler+0xa0>
    {
      /* Update state machine on conversion status if not in error state */
      if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL))
 8003898:	687b      	ldr	r3, [r7, #4]
 800389a:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800389c:	f003 0310 	and.w	r3, r3, #16
 80038a0:	2b00      	cmp	r3, #0
 80038a2:	d105      	bne.n	80038b0 <HAL_ADC_IRQHandler+0x44>
      {
        /* Set ADC state */
        SET_BIT(hadc->State, HAL_ADC_STATE_REG_EOC); 
 80038a4:	687b      	ldr	r3, [r7, #4]
 80038a6:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80038a8:	f443 7200 	orr.w	r2, r3, #512	; 0x200
 80038ac:	687b      	ldr	r3, [r7, #4]
 80038ae:	629a      	str	r2, [r3, #40]	; 0x28
      /* Determine whether any further conversion upcoming on group regular   */
      /* by external trigger, continuous mode or scan sequence on going.      */
      /* Note: On STM32F1 devices, in case of sequencer enabled               */
      /*       (several ranks selected), end of conversion flag is raised     */
      /*       at the end of the sequence.                                    */
      if(ADC_IS_SOFTWARE_START_REGULAR(hadc)        && 
 80038b0:	687b      	ldr	r3, [r7, #4]
 80038b2:	681b      	ldr	r3, [r3, #0]
 80038b4:	689b      	ldr	r3, [r3, #8]
 80038b6:	f403 2360 	and.w	r3, r3, #917504	; 0xe0000
 80038ba:	f5b3 2f60 	cmp.w	r3, #917504	; 0xe0000
 80038be:	d11d      	bne.n	80038fc <HAL_ADC_IRQHandler+0x90>
         (hadc->Init.ContinuousConvMode == DISABLE)   )
 80038c0:	687b      	ldr	r3, [r7, #4]
 80038c2:	7b1b      	ldrb	r3, [r3, #12]
      if(ADC_IS_SOFTWARE_START_REGULAR(hadc)        && 
 80038c4:	2b00      	cmp	r3, #0
 80038c6:	d119      	bne.n	80038fc <HAL_ADC_IRQHandler+0x90>
      {
        /* Disable ADC end of conversion interrupt on group regular */
        __HAL_ADC_DISABLE_IT(hadc, ADC_IT_EOC);
 80038c8:	687b      	ldr	r3, [r7, #4]
 80038ca:	681b      	ldr	r3, [r3, #0]
 80038cc:	685a      	ldr	r2, [r3, #4]
 80038ce:	687b      	ldr	r3, [r7, #4]
 80038d0:	681b      	ldr	r3, [r3, #0]
 80038d2:	f022 0220 	bic.w	r2, r2, #32
 80038d6:	605a      	str	r2, [r3, #4]
        
        /* Set ADC state */
        CLEAR_BIT(hadc->State, HAL_ADC_STATE_REG_BUSY);   
 80038d8:	687b      	ldr	r3, [r7, #4]
 80038da:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80038dc:	f423 7280 	bic.w	r2, r3, #256	; 0x100
 80038e0:	687b      	ldr	r3, [r7, #4]
 80038e2:	629a      	str	r2, [r3, #40]	; 0x28
        
        if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_INJ_BUSY))
 80038e4:	687b      	ldr	r3, [r7, #4]
 80038e6:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80038e8:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 80038ec:	2b00      	cmp	r3, #0
 80038ee:	d105      	bne.n	80038fc <HAL_ADC_IRQHandler+0x90>
        {
          SET_BIT(hadc->State, HAL_ADC_STATE_READY);
 80038f0:	687b      	ldr	r3, [r7, #4]
 80038f2:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80038f4:	f043 0201 	orr.w	r2, r3, #1
 80038f8:	687b      	ldr	r3, [r7, #4]
 80038fa:	629a      	str	r2, [r3, #40]	; 0x28

      /* Conversion complete callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
      hadc->ConvCpltCallback(hadc);
#else
      HAL_ADC_ConvCpltCallback(hadc);
 80038fc:	6878      	ldr	r0, [r7, #4]
 80038fe:	f7fd fa99 	bl	8000e34 <HAL_ADC_ConvCpltCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
      
      /* Clear regular group conversion flag */
      __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_STRT | ADC_FLAG_EOC);
 8003902:	687b      	ldr	r3, [r7, #4]
 8003904:	681b      	ldr	r3, [r3, #0]
 8003906:	f06f 0212 	mvn.w	r2, #18
 800390a:	601a      	str	r2, [r3, #0]
    }
  }
  
  /* ========== Check End of Conversion flag for injected group ========== */
  if((tmp_cr1 & ADC_IT_JEOC) == ADC_IT_JEOC)
 800390c:	68bb      	ldr	r3, [r7, #8]
 800390e:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8003912:	2b00      	cmp	r3, #0
 8003914:	d04d      	beq.n	80039b2 <HAL_ADC_IRQHandler+0x146>
  {
    if((tmp_sr & ADC_FLAG_JEOC) == ADC_FLAG_JEOC)
 8003916:	68fb      	ldr	r3, [r7, #12]
 8003918:	f003 0304 	and.w	r3, r3, #4
 800391c:	2b00      	cmp	r3, #0
 800391e:	d048      	beq.n	80039b2 <HAL_ADC_IRQHandler+0x146>
    {
      /* Update state machine on conversion status if not in error state */
      if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL))
 8003920:	687b      	ldr	r3, [r7, #4]
 8003922:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8003924:	f003 0310 	and.w	r3, r3, #16
 8003928:	2b00      	cmp	r3, #0
 800392a:	d105      	bne.n	8003938 <HAL_ADC_IRQHandler+0xcc>
      {
        /* Set ADC state */
        SET_BIT(hadc->State, HAL_ADC_STATE_INJ_EOC);
 800392c:	687b      	ldr	r3, [r7, #4]
 800392e:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8003930:	f443 5200 	orr.w	r2, r3, #8192	; 0x2000
 8003934:	687b      	ldr	r3, [r7, #4]
 8003936:	629a      	str	r2, [r3, #40]	; 0x28
      /* conversion from group regular (same conditions as group regular      */
      /* interruption disabling above).                                       */
      /* Note: On STM32F1 devices, in case of sequencer enabled               */
      /*       (several ranks selected), end of conversion flag is raised     */
      /*       at the end of the sequence.                                    */
      if(ADC_IS_SOFTWARE_START_INJECTED(hadc)                     || 
 8003938:	687b      	ldr	r3, [r7, #4]
 800393a:	681b      	ldr	r3, [r3, #0]
 800393c:	689b      	ldr	r3, [r3, #8]
 800393e:	f403 43e0 	and.w	r3, r3, #28672	; 0x7000
 8003942:	f5b3 4fe0 	cmp.w	r3, #28672	; 0x7000
 8003946:	d012      	beq.n	800396e <HAL_ADC_IRQHandler+0x102>
         (HAL_IS_BIT_CLR(hadc->Instance->CR1, ADC_CR1_JAUTO) &&     
 8003948:	687b      	ldr	r3, [r7, #4]
 800394a:	681b      	ldr	r3, [r3, #0]
 800394c:	685b      	ldr	r3, [r3, #4]
 800394e:	f403 6380 	and.w	r3, r3, #1024	; 0x400
      if(ADC_IS_SOFTWARE_START_INJECTED(hadc)                     || 
 8003952:	2b00      	cmp	r3, #0
 8003954:	d125      	bne.n	80039a2 <HAL_ADC_IRQHandler+0x136>
         (ADC_IS_SOFTWARE_START_REGULAR(hadc)        &&
 8003956:	687b      	ldr	r3, [r7, #4]
 8003958:	681b      	ldr	r3, [r3, #0]
 800395a:	689b      	ldr	r3, [r3, #8]
 800395c:	f403 2360 	and.w	r3, r3, #917504	; 0xe0000
         (HAL_IS_BIT_CLR(hadc->Instance->CR1, ADC_CR1_JAUTO) &&     
 8003960:	f5b3 2f60 	cmp.w	r3, #917504	; 0xe0000
 8003964:	d11d      	bne.n	80039a2 <HAL_ADC_IRQHandler+0x136>
          (hadc->Init.ContinuousConvMode == DISABLE)   )        )   )
 8003966:	687b      	ldr	r3, [r7, #4]
 8003968:	7b1b      	ldrb	r3, [r3, #12]
         (ADC_IS_SOFTWARE_START_REGULAR(hadc)        &&
 800396a:	2b00      	cmp	r3, #0
 800396c:	d119      	bne.n	80039a2 <HAL_ADC_IRQHandler+0x136>
      {
        /* Disable ADC end of conversion interrupt on group injected */
        __HAL_ADC_DISABLE_IT(hadc, ADC_IT_JEOC);
 800396e:	687b      	ldr	r3, [r7, #4]
 8003970:	681b      	ldr	r3, [r3, #0]
 8003972:	685a      	ldr	r2, [r3, #4]
 8003974:	687b      	ldr	r3, [r7, #4]
 8003976:	681b      	ldr	r3, [r3, #0]
 8003978:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 800397c:	605a      	str	r2, [r3, #4]
        
        /* Set ADC state */
        CLEAR_BIT(hadc->State, HAL_ADC_STATE_INJ_BUSY);   
 800397e:	687b      	ldr	r3, [r7, #4]
 8003980:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8003982:	f423 5280 	bic.w	r2, r3, #4096	; 0x1000
 8003986:	687b      	ldr	r3, [r7, #4]
 8003988:	629a      	str	r2, [r3, #40]	; 0x28

        if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_REG_BUSY))
 800398a:	687b      	ldr	r3, [r7, #4]
 800398c:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800398e:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8003992:	2b00      	cmp	r3, #0
 8003994:	d105      	bne.n	80039a2 <HAL_ADC_IRQHandler+0x136>
        { 
          SET_BIT(hadc->State, HAL_ADC_STATE_READY);
 8003996:	687b      	ldr	r3, [r7, #4]
 8003998:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800399a:	f043 0201 	orr.w	r2, r3, #1
 800399e:	687b      	ldr	r3, [r7, #4]
 80039a0:	629a      	str	r2, [r3, #40]	; 0x28

      /* Conversion complete callback */ 
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
      hadc->InjectedConvCpltCallback(hadc);
#else
      HAL_ADCEx_InjectedConvCpltCallback(hadc);
 80039a2:	6878      	ldr	r0, [r7, #4]
 80039a4:	f7fd fa5a 	bl	8000e5c <HAL_ADCEx_InjectedConvCpltCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
      
      /* Clear injected group conversion flag */
      __HAL_ADC_CLEAR_FLAG(hadc, (ADC_FLAG_JSTRT | ADC_FLAG_JEOC));
 80039a8:	687b      	ldr	r3, [r7, #4]
 80039aa:	681b      	ldr	r3, [r3, #0]
 80039ac:	f06f 020c 	mvn.w	r2, #12
 80039b0:	601a      	str	r2, [r3, #0]
    }
  }
   
  /* ========== Check Analog watchdog flags ========== */
  if((tmp_cr1 & ADC_IT_AWD) == ADC_IT_AWD)
 80039b2:	68bb      	ldr	r3, [r7, #8]
 80039b4:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80039b8:	2b00      	cmp	r3, #0
 80039ba:	d012      	beq.n	80039e2 <HAL_ADC_IRQHandler+0x176>
  {
    if((tmp_sr & ADC_FLAG_AWD) == ADC_FLAG_AWD)
 80039bc:	68fb      	ldr	r3, [r7, #12]
 80039be:	f003 0301 	and.w	r3, r3, #1
 80039c2:	2b00      	cmp	r3, #0
 80039c4:	d00d      	beq.n	80039e2 <HAL_ADC_IRQHandler+0x176>
    {
      /* Set ADC state */
      SET_BIT(hadc->State, HAL_ADC_STATE_AWD1);
 80039c6:	687b      	ldr	r3, [r7, #4]
 80039c8:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80039ca:	f443 3280 	orr.w	r2, r3, #65536	; 0x10000
 80039ce:	687b      	ldr	r3, [r7, #4]
 80039d0:	629a      	str	r2, [r3, #40]	; 0x28
      
      /* Level out of window callback */ 
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
      hadc->LevelOutOfWindowCallback(hadc);
#else
      HAL_ADC_LevelOutOfWindowCallback(hadc);
 80039d2:	6878      	ldr	r0, [r7, #4]
 80039d4:	f7fd fe48 	bl	8001668 <HAL_ADC_LevelOutOfWindowCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
      
      /* Clear the ADC analog watchdog flag */
      __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_AWD);
 80039d8:	687b      	ldr	r3, [r7, #4]
 80039da:	681b      	ldr	r3, [r3, #0]
 80039dc:	f06f 0201 	mvn.w	r2, #1
 80039e0:	601a      	str	r2, [r3, #0]
    }
  }
  
}
 80039e2:	bf00      	nop
 80039e4:	3710      	adds	r7, #16
 80039e6:	46bd      	mov	sp, r7
 80039e8:	bd80      	pop	{r7, pc}

080039ea <HAL_ADC_ConvHalfCpltCallback>:
  * @brief  Conversion DMA half-transfer callback in non blocking mode 
  * @param  hadc: ADC handle
  * @retval None
  */
__weak void HAL_ADC_ConvHalfCpltCallback(ADC_HandleTypeDef* hadc)
{
 80039ea:	b480      	push	{r7}
 80039ec:	b083      	sub	sp, #12
 80039ee:	af00      	add	r7, sp, #0
 80039f0:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(hadc);
  /* NOTE : This function should not be modified. When the callback is needed,
            function HAL_ADC_ConvHalfCpltCallback must be implemented in the user file.
  */
}
 80039f2:	bf00      	nop
 80039f4:	370c      	adds	r7, #12
 80039f6:	46bd      	mov	sp, r7
 80039f8:	bc80      	pop	{r7}
 80039fa:	4770      	bx	lr

080039fc <HAL_ADC_ErrorCallback>:
  *        (ADC conversion with interruption or transfer by DMA)
  * @param  hadc: ADC handle
  * @retval None
  */
__weak void HAL_ADC_ErrorCallback(ADC_HandleTypeDef *hadc)
{
 80039fc:	b480      	push	{r7}
 80039fe:	b083      	sub	sp, #12
 8003a00:	af00      	add	r7, sp, #0
 8003a02:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(hadc);
  /* NOTE : This function should not be modified. When the callback is needed,
            function HAL_ADC_ErrorCallback must be implemented in the user file.
  */
}
 8003a04:	bf00      	nop
 8003a06:	370c      	adds	r7, #12
 8003a08:	46bd      	mov	sp, r7
 8003a0a:	bc80      	pop	{r7}
 8003a0c:	4770      	bx	lr
	...

08003a10 <HAL_ADC_ConfigChannel>:
  * @param  hadc: ADC handle
  * @param  sConfig: Structure of ADC channel for regular group.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_ConfigChannel(ADC_HandleTypeDef* hadc, ADC_ChannelConfTypeDef* sConfig)
{ 
 8003a10:	b480      	push	{r7}
 8003a12:	b085      	sub	sp, #20
 8003a14:	af00      	add	r7, sp, #0
 8003a16:	6078      	str	r0, [r7, #4]
 8003a18:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8003a1a:	2300      	movs	r3, #0
 8003a1c:	73fb      	strb	r3, [r7, #15]
  __IO uint32_t wait_loop_index = 0U;
 8003a1e:	2300      	movs	r3, #0
 8003a20:	60bb      	str	r3, [r7, #8]
  assert_param(IS_ADC_CHANNEL(sConfig->Channel));
  assert_param(IS_ADC_REGULAR_RANK(sConfig->Rank));
  assert_param(IS_ADC_SAMPLE_TIME(sConfig->SamplingTime));
  
  /* Process locked */
  __HAL_LOCK(hadc);
 8003a22:	687b      	ldr	r3, [r7, #4]
 8003a24:	f893 3024 	ldrb.w	r3, [r3, #36]	; 0x24
 8003a28:	2b01      	cmp	r3, #1
 8003a2a:	d101      	bne.n	8003a30 <HAL_ADC_ConfigChannel+0x20>
 8003a2c:	2302      	movs	r3, #2
 8003a2e:	e0dc      	b.n	8003bea <HAL_ADC_ConfigChannel+0x1da>
 8003a30:	687b      	ldr	r3, [r7, #4]
 8003a32:	2201      	movs	r2, #1
 8003a34:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
  
  
  /* Regular sequence configuration */
  /* For Rank 1 to 6 */
  if (sConfig->Rank < 7U)
 8003a38:	683b      	ldr	r3, [r7, #0]
 8003a3a:	685b      	ldr	r3, [r3, #4]
 8003a3c:	2b06      	cmp	r3, #6
 8003a3e:	d81c      	bhi.n	8003a7a <HAL_ADC_ConfigChannel+0x6a>
  {
    MODIFY_REG(hadc->Instance->SQR3                        ,
 8003a40:	687b      	ldr	r3, [r7, #4]
 8003a42:	681b      	ldr	r3, [r3, #0]
 8003a44:	6b59      	ldr	r1, [r3, #52]	; 0x34
 8003a46:	683b      	ldr	r3, [r7, #0]
 8003a48:	685a      	ldr	r2, [r3, #4]
 8003a4a:	4613      	mov	r3, r2
 8003a4c:	009b      	lsls	r3, r3, #2
 8003a4e:	4413      	add	r3, r2
 8003a50:	3b05      	subs	r3, #5
 8003a52:	221f      	movs	r2, #31
 8003a54:	fa02 f303 	lsl.w	r3, r2, r3
 8003a58:	43db      	mvns	r3, r3
 8003a5a:	4019      	ands	r1, r3
 8003a5c:	683b      	ldr	r3, [r7, #0]
 8003a5e:	6818      	ldr	r0, [r3, #0]
 8003a60:	683b      	ldr	r3, [r7, #0]
 8003a62:	685a      	ldr	r2, [r3, #4]
 8003a64:	4613      	mov	r3, r2
 8003a66:	009b      	lsls	r3, r3, #2
 8003a68:	4413      	add	r3, r2
 8003a6a:	3b05      	subs	r3, #5
 8003a6c:	fa00 f203 	lsl.w	r2, r0, r3
 8003a70:	687b      	ldr	r3, [r7, #4]
 8003a72:	681b      	ldr	r3, [r3, #0]
 8003a74:	430a      	orrs	r2, r1
 8003a76:	635a      	str	r2, [r3, #52]	; 0x34
 8003a78:	e03c      	b.n	8003af4 <HAL_ADC_ConfigChannel+0xe4>
               ADC_SQR3_RK(ADC_SQR3_SQ1, sConfig->Rank)    ,
               ADC_SQR3_RK(sConfig->Channel, sConfig->Rank) );
  }
  /* For Rank 7 to 12 */
  else if (sConfig->Rank < 13U)
 8003a7a:	683b      	ldr	r3, [r7, #0]
 8003a7c:	685b      	ldr	r3, [r3, #4]
 8003a7e:	2b0c      	cmp	r3, #12
 8003a80:	d81c      	bhi.n	8003abc <HAL_ADC_ConfigChannel+0xac>
  {
    MODIFY_REG(hadc->Instance->SQR2                        ,
 8003a82:	687b      	ldr	r3, [r7, #4]
 8003a84:	681b      	ldr	r3, [r3, #0]
 8003a86:	6b19      	ldr	r1, [r3, #48]	; 0x30
 8003a88:	683b      	ldr	r3, [r7, #0]
 8003a8a:	685a      	ldr	r2, [r3, #4]
 8003a8c:	4613      	mov	r3, r2
 8003a8e:	009b      	lsls	r3, r3, #2
 8003a90:	4413      	add	r3, r2
 8003a92:	3b23      	subs	r3, #35	; 0x23
 8003a94:	221f      	movs	r2, #31
 8003a96:	fa02 f303 	lsl.w	r3, r2, r3
 8003a9a:	43db      	mvns	r3, r3
 8003a9c:	4019      	ands	r1, r3
 8003a9e:	683b      	ldr	r3, [r7, #0]
 8003aa0:	6818      	ldr	r0, [r3, #0]
 8003aa2:	683b      	ldr	r3, [r7, #0]
 8003aa4:	685a      	ldr	r2, [r3, #4]
 8003aa6:	4613      	mov	r3, r2
 8003aa8:	009b      	lsls	r3, r3, #2
 8003aaa:	4413      	add	r3, r2
 8003aac:	3b23      	subs	r3, #35	; 0x23
 8003aae:	fa00 f203 	lsl.w	r2, r0, r3
 8003ab2:	687b      	ldr	r3, [r7, #4]
 8003ab4:	681b      	ldr	r3, [r3, #0]
 8003ab6:	430a      	orrs	r2, r1
 8003ab8:	631a      	str	r2, [r3, #48]	; 0x30
 8003aba:	e01b      	b.n	8003af4 <HAL_ADC_ConfigChannel+0xe4>
               ADC_SQR2_RK(sConfig->Channel, sConfig->Rank) );
  }
  /* For Rank 13 to 16 */
  else
  {
    MODIFY_REG(hadc->Instance->SQR1                        ,
 8003abc:	687b      	ldr	r3, [r7, #4]
 8003abe:	681b      	ldr	r3, [r3, #0]
 8003ac0:	6ad9      	ldr	r1, [r3, #44]	; 0x2c
 8003ac2:	683b      	ldr	r3, [r7, #0]
 8003ac4:	685a      	ldr	r2, [r3, #4]
 8003ac6:	4613      	mov	r3, r2
 8003ac8:	009b      	lsls	r3, r3, #2
 8003aca:	4413      	add	r3, r2
 8003acc:	3b41      	subs	r3, #65	; 0x41
 8003ace:	221f      	movs	r2, #31
 8003ad0:	fa02 f303 	lsl.w	r3, r2, r3
 8003ad4:	43db      	mvns	r3, r3
 8003ad6:	4019      	ands	r1, r3
 8003ad8:	683b      	ldr	r3, [r7, #0]
 8003ada:	6818      	ldr	r0, [r3, #0]
 8003adc:	683b      	ldr	r3, [r7, #0]
 8003ade:	685a      	ldr	r2, [r3, #4]
 8003ae0:	4613      	mov	r3, r2
 8003ae2:	009b      	lsls	r3, r3, #2
 8003ae4:	4413      	add	r3, r2
 8003ae6:	3b41      	subs	r3, #65	; 0x41
 8003ae8:	fa00 f203 	lsl.w	r2, r0, r3
 8003aec:	687b      	ldr	r3, [r7, #4]
 8003aee:	681b      	ldr	r3, [r3, #0]
 8003af0:	430a      	orrs	r2, r1
 8003af2:	62da      	str	r2, [r3, #44]	; 0x2c
  }
  
  
  /* Channel sampling time configuration */
  /* For channels 10 to 17 */
  if (sConfig->Channel >= ADC_CHANNEL_10)
 8003af4:	683b      	ldr	r3, [r7, #0]
 8003af6:	681b      	ldr	r3, [r3, #0]
 8003af8:	2b09      	cmp	r3, #9
 8003afa:	d91c      	bls.n	8003b36 <HAL_ADC_ConfigChannel+0x126>
  {
    MODIFY_REG(hadc->Instance->SMPR1                             ,
 8003afc:	687b      	ldr	r3, [r7, #4]
 8003afe:	681b      	ldr	r3, [r3, #0]
 8003b00:	68d9      	ldr	r1, [r3, #12]
 8003b02:	683b      	ldr	r3, [r7, #0]
 8003b04:	681a      	ldr	r2, [r3, #0]
 8003b06:	4613      	mov	r3, r2
 8003b08:	005b      	lsls	r3, r3, #1
 8003b0a:	4413      	add	r3, r2
 8003b0c:	3b1e      	subs	r3, #30
 8003b0e:	2207      	movs	r2, #7
 8003b10:	fa02 f303 	lsl.w	r3, r2, r3
 8003b14:	43db      	mvns	r3, r3
 8003b16:	4019      	ands	r1, r3
 8003b18:	683b      	ldr	r3, [r7, #0]
 8003b1a:	6898      	ldr	r0, [r3, #8]
 8003b1c:	683b      	ldr	r3, [r7, #0]
 8003b1e:	681a      	ldr	r2, [r3, #0]
 8003b20:	4613      	mov	r3, r2
 8003b22:	005b      	lsls	r3, r3, #1
 8003b24:	4413      	add	r3, r2
 8003b26:	3b1e      	subs	r3, #30
 8003b28:	fa00 f203 	lsl.w	r2, r0, r3
 8003b2c:	687b      	ldr	r3, [r7, #4]
 8003b2e:	681b      	ldr	r3, [r3, #0]
 8003b30:	430a      	orrs	r2, r1
 8003b32:	60da      	str	r2, [r3, #12]
 8003b34:	e019      	b.n	8003b6a <HAL_ADC_ConfigChannel+0x15a>
               ADC_SMPR1(ADC_SMPR1_SMP10, sConfig->Channel)      ,
               ADC_SMPR1(sConfig->SamplingTime, sConfig->Channel) );
  }
  else /* For channels 0 to 9 */
  {
    MODIFY_REG(hadc->Instance->SMPR2                             ,
 8003b36:	687b      	ldr	r3, [r7, #4]
 8003b38:	681b      	ldr	r3, [r3, #0]
 8003b3a:	6919      	ldr	r1, [r3, #16]
 8003b3c:	683b      	ldr	r3, [r7, #0]
 8003b3e:	681a      	ldr	r2, [r3, #0]
 8003b40:	4613      	mov	r3, r2
 8003b42:	005b      	lsls	r3, r3, #1
 8003b44:	4413      	add	r3, r2
 8003b46:	2207      	movs	r2, #7
 8003b48:	fa02 f303 	lsl.w	r3, r2, r3
 8003b4c:	43db      	mvns	r3, r3
 8003b4e:	4019      	ands	r1, r3
 8003b50:	683b      	ldr	r3, [r7, #0]
 8003b52:	6898      	ldr	r0, [r3, #8]
 8003b54:	683b      	ldr	r3, [r7, #0]
 8003b56:	681a      	ldr	r2, [r3, #0]
 8003b58:	4613      	mov	r3, r2
 8003b5a:	005b      	lsls	r3, r3, #1
 8003b5c:	4413      	add	r3, r2
 8003b5e:	fa00 f203 	lsl.w	r2, r0, r3
 8003b62:	687b      	ldr	r3, [r7, #4]
 8003b64:	681b      	ldr	r3, [r3, #0]
 8003b66:	430a      	orrs	r2, r1
 8003b68:	611a      	str	r2, [r3, #16]
               ADC_SMPR2(sConfig->SamplingTime, sConfig->Channel) );
  }
  
  /* If ADC1 Channel_16 or Channel_17 is selected, enable Temperature sensor  */
  /* and VREFINT measurement path.                                            */
  if ((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR) ||
 8003b6a:	683b      	ldr	r3, [r7, #0]
 8003b6c:	681b      	ldr	r3, [r3, #0]
 8003b6e:	2b10      	cmp	r3, #16
 8003b70:	d003      	beq.n	8003b7a <HAL_ADC_ConfigChannel+0x16a>
      (sConfig->Channel == ADC_CHANNEL_VREFINT)      )
 8003b72:	683b      	ldr	r3, [r7, #0]
 8003b74:	681b      	ldr	r3, [r3, #0]
  if ((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR) ||
 8003b76:	2b11      	cmp	r3, #17
 8003b78:	d132      	bne.n	8003be0 <HAL_ADC_ConfigChannel+0x1d0>
  {
    /* For STM32F1 devices with several ADC: Only ADC1 can access internal    */
    /* measurement channels (VrefInt/TempSensor). If these channels are       */
    /* intended to be set on other ADC instances, an error is reported.       */
    if (hadc->Instance == ADC1)
 8003b7a:	687b      	ldr	r3, [r7, #4]
 8003b7c:	681b      	ldr	r3, [r3, #0]
 8003b7e:	4a1d      	ldr	r2, [pc, #116]	; (8003bf4 <HAL_ADC_ConfigChannel+0x1e4>)
 8003b80:	4293      	cmp	r3, r2
 8003b82:	d125      	bne.n	8003bd0 <HAL_ADC_ConfigChannel+0x1c0>
    {
      if (READ_BIT(hadc->Instance->CR2, ADC_CR2_TSVREFE) == RESET)
 8003b84:	687b      	ldr	r3, [r7, #4]
 8003b86:	681b      	ldr	r3, [r3, #0]
 8003b88:	689b      	ldr	r3, [r3, #8]
 8003b8a:	f403 0300 	and.w	r3, r3, #8388608	; 0x800000
 8003b8e:	2b00      	cmp	r3, #0
 8003b90:	d126      	bne.n	8003be0 <HAL_ADC_ConfigChannel+0x1d0>
      {
        SET_BIT(hadc->Instance->CR2, ADC_CR2_TSVREFE);
 8003b92:	687b      	ldr	r3, [r7, #4]
 8003b94:	681b      	ldr	r3, [r3, #0]
 8003b96:	689a      	ldr	r2, [r3, #8]
 8003b98:	687b      	ldr	r3, [r7, #4]
 8003b9a:	681b      	ldr	r3, [r3, #0]
 8003b9c:	f442 0200 	orr.w	r2, r2, #8388608	; 0x800000
 8003ba0:	609a      	str	r2, [r3, #8]
        
        if (sConfig->Channel == ADC_CHANNEL_TEMPSENSOR)
 8003ba2:	683b      	ldr	r3, [r7, #0]
 8003ba4:	681b      	ldr	r3, [r3, #0]
 8003ba6:	2b10      	cmp	r3, #16
 8003ba8:	d11a      	bne.n	8003be0 <HAL_ADC_ConfigChannel+0x1d0>
        {
          /* Delay for temperature sensor stabilization time */
          /* Compute number of CPU cycles to wait for */
          wait_loop_index = (ADC_TEMPSENSOR_DELAY_US * (SystemCoreClock / 1000000U));
 8003baa:	4b13      	ldr	r3, [pc, #76]	; (8003bf8 <HAL_ADC_ConfigChannel+0x1e8>)
 8003bac:	681b      	ldr	r3, [r3, #0]
 8003bae:	4a13      	ldr	r2, [pc, #76]	; (8003bfc <HAL_ADC_ConfigChannel+0x1ec>)
 8003bb0:	fba2 2303 	umull	r2, r3, r2, r3
 8003bb4:	0c9a      	lsrs	r2, r3, #18
 8003bb6:	4613      	mov	r3, r2
 8003bb8:	009b      	lsls	r3, r3, #2
 8003bba:	4413      	add	r3, r2
 8003bbc:	005b      	lsls	r3, r3, #1
 8003bbe:	60bb      	str	r3, [r7, #8]
          while(wait_loop_index != 0U)
 8003bc0:	e002      	b.n	8003bc8 <HAL_ADC_ConfigChannel+0x1b8>
          {
            wait_loop_index--;
 8003bc2:	68bb      	ldr	r3, [r7, #8]
 8003bc4:	3b01      	subs	r3, #1
 8003bc6:	60bb      	str	r3, [r7, #8]
          while(wait_loop_index != 0U)
 8003bc8:	68bb      	ldr	r3, [r7, #8]
 8003bca:	2b00      	cmp	r3, #0
 8003bcc:	d1f9      	bne.n	8003bc2 <HAL_ADC_ConfigChannel+0x1b2>
 8003bce:	e007      	b.n	8003be0 <HAL_ADC_ConfigChannel+0x1d0>
      }
    }
    else
    {
      /* Update ADC state machine to error */
      SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8003bd0:	687b      	ldr	r3, [r7, #4]
 8003bd2:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8003bd4:	f043 0220 	orr.w	r2, r3, #32
 8003bd8:	687b      	ldr	r3, [r7, #4]
 8003bda:	629a      	str	r2, [r3, #40]	; 0x28
      
      tmp_hal_status = HAL_ERROR;
 8003bdc:	2301      	movs	r3, #1
 8003bde:	73fb      	strb	r3, [r7, #15]
    }
  }
  
  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 8003be0:	687b      	ldr	r3, [r7, #4]
 8003be2:	2200      	movs	r2, #0
 8003be4:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
  
  /* Return function status */
  return tmp_hal_status;
 8003be8:	7bfb      	ldrb	r3, [r7, #15]
}
 8003bea:	4618      	mov	r0, r3
 8003bec:	3714      	adds	r7, #20
 8003bee:	46bd      	mov	sp, r7
 8003bf0:	bc80      	pop	{r7}
 8003bf2:	4770      	bx	lr
 8003bf4:	40012400 	.word	0x40012400
 8003bf8:	20000000 	.word	0x20000000
 8003bfc:	431bde83 	.word	0x431bde83

08003c00 <ADC_Enable>:
  *         and voltage regulator must be enabled (done into HAL_ADC_Init()).
  * @param  hadc: ADC handle
  * @retval HAL status.
  */
HAL_StatusTypeDef ADC_Enable(ADC_HandleTypeDef* hadc)
{
 8003c00:	b580      	push	{r7, lr}
 8003c02:	b084      	sub	sp, #16
 8003c04:	af00      	add	r7, sp, #0
 8003c06:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U;
 8003c08:	2300      	movs	r3, #0
 8003c0a:	60fb      	str	r3, [r7, #12]
  __IO uint32_t wait_loop_index = 0U;
 8003c0c:	2300      	movs	r3, #0
 8003c0e:	60bb      	str	r3, [r7, #8]
  
  /* ADC enable and wait for ADC ready (in case of ADC is disabled or         */
  /* enabling phase not yet completed: flag ADC ready not yet set).           */
  /* Timeout implemented to not be stuck if ADC cannot be enabled (possible   */
  /* causes: ADC clock not running, ...).                                     */
  if (ADC_IS_ENABLE(hadc) == RESET)
 8003c10:	687b      	ldr	r3, [r7, #4]
 8003c12:	681b      	ldr	r3, [r3, #0]
 8003c14:	689b      	ldr	r3, [r3, #8]
 8003c16:	f003 0301 	and.w	r3, r3, #1
 8003c1a:	2b01      	cmp	r3, #1
 8003c1c:	d040      	beq.n	8003ca0 <ADC_Enable+0xa0>
  {
    /* Enable the Peripheral */
    __HAL_ADC_ENABLE(hadc);
 8003c1e:	687b      	ldr	r3, [r7, #4]
 8003c20:	681b      	ldr	r3, [r3, #0]
 8003c22:	689a      	ldr	r2, [r3, #8]
 8003c24:	687b      	ldr	r3, [r7, #4]
 8003c26:	681b      	ldr	r3, [r3, #0]
 8003c28:	f042 0201 	orr.w	r2, r2, #1
 8003c2c:	609a      	str	r2, [r3, #8]
    
    /* Delay for ADC stabilization time */
    /* Compute number of CPU cycles to wait for */
    wait_loop_index = (ADC_STAB_DELAY_US * (SystemCoreClock / 1000000U));
 8003c2e:	4b1f      	ldr	r3, [pc, #124]	; (8003cac <ADC_Enable+0xac>)
 8003c30:	681b      	ldr	r3, [r3, #0]
 8003c32:	4a1f      	ldr	r2, [pc, #124]	; (8003cb0 <ADC_Enable+0xb0>)
 8003c34:	fba2 2303 	umull	r2, r3, r2, r3
 8003c38:	0c9b      	lsrs	r3, r3, #18
 8003c3a:	60bb      	str	r3, [r7, #8]
    while(wait_loop_index != 0U)
 8003c3c:	e002      	b.n	8003c44 <ADC_Enable+0x44>
    {
      wait_loop_index--;
 8003c3e:	68bb      	ldr	r3, [r7, #8]
 8003c40:	3b01      	subs	r3, #1
 8003c42:	60bb      	str	r3, [r7, #8]
    while(wait_loop_index != 0U)
 8003c44:	68bb      	ldr	r3, [r7, #8]
 8003c46:	2b00      	cmp	r3, #0
 8003c48:	d1f9      	bne.n	8003c3e <ADC_Enable+0x3e>
    }
    
    /* Get tick count */
    tickstart = HAL_GetTick();
 8003c4a:	f7ff fbf1 	bl	8003430 <HAL_GetTick>
 8003c4e:	60f8      	str	r0, [r7, #12]

    /* Wait for ADC effectively enabled */
    while(ADC_IS_ENABLE(hadc) == RESET)
 8003c50:	e01f      	b.n	8003c92 <ADC_Enable+0x92>
    {
      if((HAL_GetTick() - tickstart) > ADC_ENABLE_TIMEOUT)
 8003c52:	f7ff fbed 	bl	8003430 <HAL_GetTick>
 8003c56:	4602      	mov	r2, r0
 8003c58:	68fb      	ldr	r3, [r7, #12]
 8003c5a:	1ad3      	subs	r3, r2, r3
 8003c5c:	2b02      	cmp	r3, #2
 8003c5e:	d918      	bls.n	8003c92 <ADC_Enable+0x92>
      {
        /* New check to avoid false timeout detection in case of preemption */
        if(ADC_IS_ENABLE(hadc) == RESET)
 8003c60:	687b      	ldr	r3, [r7, #4]
 8003c62:	681b      	ldr	r3, [r3, #0]
 8003c64:	689b      	ldr	r3, [r3, #8]
 8003c66:	f003 0301 	and.w	r3, r3, #1
 8003c6a:	2b01      	cmp	r3, #1
 8003c6c:	d011      	beq.n	8003c92 <ADC_Enable+0x92>
        {
          /* Update ADC state machine to error */
          SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8003c6e:	687b      	ldr	r3, [r7, #4]
 8003c70:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8003c72:	f043 0210 	orr.w	r2, r3, #16
 8003c76:	687b      	ldr	r3, [r7, #4]
 8003c78:	629a      	str	r2, [r3, #40]	; 0x28

          /* Set ADC error code to ADC IP internal error */
          SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8003c7a:	687b      	ldr	r3, [r7, #4]
 8003c7c:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003c7e:	f043 0201 	orr.w	r2, r3, #1
 8003c82:	687b      	ldr	r3, [r7, #4]
 8003c84:	62da      	str	r2, [r3, #44]	; 0x2c

          /* Process unlocked */
          __HAL_UNLOCK(hadc);
 8003c86:	687b      	ldr	r3, [r7, #4]
 8003c88:	2200      	movs	r2, #0
 8003c8a:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24

          return HAL_ERROR;
 8003c8e:	2301      	movs	r3, #1
 8003c90:	e007      	b.n	8003ca2 <ADC_Enable+0xa2>
    while(ADC_IS_ENABLE(hadc) == RESET)
 8003c92:	687b      	ldr	r3, [r7, #4]
 8003c94:	681b      	ldr	r3, [r3, #0]
 8003c96:	689b      	ldr	r3, [r3, #8]
 8003c98:	f003 0301 	and.w	r3, r3, #1
 8003c9c:	2b01      	cmp	r3, #1
 8003c9e:	d1d8      	bne.n	8003c52 <ADC_Enable+0x52>
      }
    }
  }
   
  /* Return HAL status */
  return HAL_OK;
 8003ca0:	2300      	movs	r3, #0
}
 8003ca2:	4618      	mov	r0, r3
 8003ca4:	3710      	adds	r7, #16
 8003ca6:	46bd      	mov	sp, r7
 8003ca8:	bd80      	pop	{r7, pc}
 8003caa:	bf00      	nop
 8003cac:	20000000 	.word	0x20000000
 8003cb0:	431bde83 	.word	0x431bde83

08003cb4 <ADC_ConversionStop_Disable>:
  *         stopped to disable the ADC.
  * @param  hadc: ADC handle
  * @retval HAL status.
  */
HAL_StatusTypeDef ADC_ConversionStop_Disable(ADC_HandleTypeDef* hadc)
{
 8003cb4:	b580      	push	{r7, lr}
 8003cb6:	b084      	sub	sp, #16
 8003cb8:	af00      	add	r7, sp, #0
 8003cba:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U;
 8003cbc:	2300      	movs	r3, #0
 8003cbe:	60fb      	str	r3, [r7, #12]
  
  /* Verification if ADC is not already disabled */
  if (ADC_IS_ENABLE(hadc) != RESET)
 8003cc0:	687b      	ldr	r3, [r7, #4]
 8003cc2:	681b      	ldr	r3, [r3, #0]
 8003cc4:	689b      	ldr	r3, [r3, #8]
 8003cc6:	f003 0301 	and.w	r3, r3, #1
 8003cca:	2b01      	cmp	r3, #1
 8003ccc:	d12e      	bne.n	8003d2c <ADC_ConversionStop_Disable+0x78>
  {
    /* Disable the ADC peripheral */
    __HAL_ADC_DISABLE(hadc);
 8003cce:	687b      	ldr	r3, [r7, #4]
 8003cd0:	681b      	ldr	r3, [r3, #0]
 8003cd2:	689a      	ldr	r2, [r3, #8]
 8003cd4:	687b      	ldr	r3, [r7, #4]
 8003cd6:	681b      	ldr	r3, [r3, #0]
 8003cd8:	f022 0201 	bic.w	r2, r2, #1
 8003cdc:	609a      	str	r2, [r3, #8]
     
    /* Get tick count */
    tickstart = HAL_GetTick();
 8003cde:	f7ff fba7 	bl	8003430 <HAL_GetTick>
 8003ce2:	60f8      	str	r0, [r7, #12]
    
    /* Wait for ADC effectively disabled */
    while(ADC_IS_ENABLE(hadc) != RESET)
 8003ce4:	e01b      	b.n	8003d1e <ADC_ConversionStop_Disable+0x6a>
    {
      if((HAL_GetTick() - tickstart) > ADC_DISABLE_TIMEOUT)
 8003ce6:	f7ff fba3 	bl	8003430 <HAL_GetTick>
 8003cea:	4602      	mov	r2, r0
 8003cec:	68fb      	ldr	r3, [r7, #12]
 8003cee:	1ad3      	subs	r3, r2, r3
 8003cf0:	2b02      	cmp	r3, #2
 8003cf2:	d914      	bls.n	8003d1e <ADC_ConversionStop_Disable+0x6a>
      {
        /* New check to avoid false timeout detection in case of preemption */
        if(ADC_IS_ENABLE(hadc) != RESET)
 8003cf4:	687b      	ldr	r3, [r7, #4]
 8003cf6:	681b      	ldr	r3, [r3, #0]
 8003cf8:	689b      	ldr	r3, [r3, #8]
 8003cfa:	f003 0301 	and.w	r3, r3, #1
 8003cfe:	2b01      	cmp	r3, #1
 8003d00:	d10d      	bne.n	8003d1e <ADC_ConversionStop_Disable+0x6a>
        {
          /* Update ADC state machine to error */
          SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8003d02:	687b      	ldr	r3, [r7, #4]
 8003d04:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8003d06:	f043 0210 	orr.w	r2, r3, #16
 8003d0a:	687b      	ldr	r3, [r7, #4]
 8003d0c:	629a      	str	r2, [r3, #40]	; 0x28

          /* Set ADC error code to ADC IP internal error */
          SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8003d0e:	687b      	ldr	r3, [r7, #4]
 8003d10:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003d12:	f043 0201 	orr.w	r2, r3, #1
 8003d16:	687b      	ldr	r3, [r7, #4]
 8003d18:	62da      	str	r2, [r3, #44]	; 0x2c

          return HAL_ERROR;
 8003d1a:	2301      	movs	r3, #1
 8003d1c:	e007      	b.n	8003d2e <ADC_ConversionStop_Disable+0x7a>
    while(ADC_IS_ENABLE(hadc) != RESET)
 8003d1e:	687b      	ldr	r3, [r7, #4]
 8003d20:	681b      	ldr	r3, [r3, #0]
 8003d22:	689b      	ldr	r3, [r3, #8]
 8003d24:	f003 0301 	and.w	r3, r3, #1
 8003d28:	2b01      	cmp	r3, #1
 8003d2a:	d0dc      	beq.n	8003ce6 <ADC_ConversionStop_Disable+0x32>
      }
    }
  }
  
  /* Return HAL status */
  return HAL_OK;
 8003d2c:	2300      	movs	r3, #0
}
 8003d2e:	4618      	mov	r0, r3
 8003d30:	3710      	adds	r7, #16
 8003d32:	46bd      	mov	sp, r7
 8003d34:	bd80      	pop	{r7, pc}

08003d36 <ADC_DMAConvCplt>:
  * @brief  DMA transfer complete callback. 
  * @param  hdma: pointer to DMA handle.
  * @retval None
  */
void ADC_DMAConvCplt(DMA_HandleTypeDef *hdma)
{
 8003d36:	b580      	push	{r7, lr}
 8003d38:	b084      	sub	sp, #16
 8003d3a:	af00      	add	r7, sp, #0
 8003d3c:	6078      	str	r0, [r7, #4]
  /* Retrieve ADC handle corresponding to current DMA handle */
  ADC_HandleTypeDef* hadc = ( ADC_HandleTypeDef* )((DMA_HandleTypeDef* )hdma)->Parent;
 8003d3e:	687b      	ldr	r3, [r7, #4]
 8003d40:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003d42:	60fb      	str	r3, [r7, #12]
 
  /* Update state machine on conversion status if not in error state */
  if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL | HAL_ADC_STATE_ERROR_DMA))
 8003d44:	68fb      	ldr	r3, [r7, #12]
 8003d46:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8003d48:	f003 0350 	and.w	r3, r3, #80	; 0x50
 8003d4c:	2b00      	cmp	r3, #0
 8003d4e:	d127      	bne.n	8003da0 <ADC_DMAConvCplt+0x6a>
  {
    /* Update ADC state machine */
    SET_BIT(hadc->State, HAL_ADC_STATE_REG_EOC);
 8003d50:	68fb      	ldr	r3, [r7, #12]
 8003d52:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8003d54:	f443 7200 	orr.w	r2, r3, #512	; 0x200
 8003d58:	68fb      	ldr	r3, [r7, #12]
 8003d5a:	629a      	str	r2, [r3, #40]	; 0x28
    /* Determine whether any further conversion upcoming on group regular     */
    /* by external trigger, continuous mode or scan sequence on going.        */
    /* Note: On STM32F1 devices, in case of sequencer enabled                 */
    /*       (several ranks selected), end of conversion flag is raised       */
    /*       at the end of the sequence.                                      */
    if(ADC_IS_SOFTWARE_START_REGULAR(hadc)        && 
 8003d5c:	68fb      	ldr	r3, [r7, #12]
 8003d5e:	681b      	ldr	r3, [r3, #0]
 8003d60:	689b      	ldr	r3, [r3, #8]
 8003d62:	f403 2360 	and.w	r3, r3, #917504	; 0xe0000
 8003d66:	f5b3 2f60 	cmp.w	r3, #917504	; 0xe0000
 8003d6a:	d115      	bne.n	8003d98 <ADC_DMAConvCplt+0x62>
       (hadc->Init.ContinuousConvMode == DISABLE)   )
 8003d6c:	68fb      	ldr	r3, [r7, #12]
 8003d6e:	7b1b      	ldrb	r3, [r3, #12]
    if(ADC_IS_SOFTWARE_START_REGULAR(hadc)        && 
 8003d70:	2b00      	cmp	r3, #0
 8003d72:	d111      	bne.n	8003d98 <ADC_DMAConvCplt+0x62>
    {
      /* Set ADC state */
      CLEAR_BIT(hadc->State, HAL_ADC_STATE_REG_BUSY);   
 8003d74:	68fb      	ldr	r3, [r7, #12]
 8003d76:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8003d78:	f423 7280 	bic.w	r2, r3, #256	; 0x100
 8003d7c:	68fb      	ldr	r3, [r7, #12]
 8003d7e:	629a      	str	r2, [r3, #40]	; 0x28
      
      if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_INJ_BUSY))
 8003d80:	68fb      	ldr	r3, [r7, #12]
 8003d82:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8003d84:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 8003d88:	2b00      	cmp	r3, #0
 8003d8a:	d105      	bne.n	8003d98 <ADC_DMAConvCplt+0x62>
      {
        SET_BIT(hadc->State, HAL_ADC_STATE_READY);
 8003d8c:	68fb      	ldr	r3, [r7, #12]
 8003d8e:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8003d90:	f043 0201 	orr.w	r2, r3, #1
 8003d94:	68fb      	ldr	r3, [r7, #12]
 8003d96:	629a      	str	r2, [r3, #40]	; 0x28
    
    /* Conversion complete callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
    hadc->ConvCpltCallback(hadc);
#else
    HAL_ADC_ConvCpltCallback(hadc);
 8003d98:	68f8      	ldr	r0, [r7, #12]
 8003d9a:	f7fd f84b 	bl	8000e34 <HAL_ADC_ConvCpltCallback>
  else
  {
    /* Call DMA error callback */
    hadc->DMA_Handle->XferErrorCallback(hdma);
  }
}
 8003d9e:	e004      	b.n	8003daa <ADC_DMAConvCplt+0x74>
    hadc->DMA_Handle->XferErrorCallback(hdma);
 8003da0:	68fb      	ldr	r3, [r7, #12]
 8003da2:	6a1b      	ldr	r3, [r3, #32]
 8003da4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003da6:	6878      	ldr	r0, [r7, #4]
 8003da8:	4798      	blx	r3
}
 8003daa:	bf00      	nop
 8003dac:	3710      	adds	r7, #16
 8003dae:	46bd      	mov	sp, r7
 8003db0:	bd80      	pop	{r7, pc}

08003db2 <ADC_DMAHalfConvCplt>:
  * @brief  DMA half transfer complete callback. 
  * @param  hdma: pointer to DMA handle.
  * @retval None
  */
void ADC_DMAHalfConvCplt(DMA_HandleTypeDef *hdma)   
{
 8003db2:	b580      	push	{r7, lr}
 8003db4:	b084      	sub	sp, #16
 8003db6:	af00      	add	r7, sp, #0
 8003db8:	6078      	str	r0, [r7, #4]
  /* Retrieve ADC handle corresponding to current DMA handle */
  ADC_HandleTypeDef* hadc = ( ADC_HandleTypeDef* )((DMA_HandleTypeDef* )hdma)->Parent;
 8003dba:	687b      	ldr	r3, [r7, #4]
 8003dbc:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003dbe:	60fb      	str	r3, [r7, #12]
  
  /* Half conversion callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
    hadc->ConvHalfCpltCallback(hadc);
#else
  HAL_ADC_ConvHalfCpltCallback(hadc);
 8003dc0:	68f8      	ldr	r0, [r7, #12]
 8003dc2:	f7ff fe12 	bl	80039ea <HAL_ADC_ConvHalfCpltCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
}
 8003dc6:	bf00      	nop
 8003dc8:	3710      	adds	r7, #16
 8003dca:	46bd      	mov	sp, r7
 8003dcc:	bd80      	pop	{r7, pc}

08003dce <ADC_DMAError>:
  * @brief  DMA error callback 
  * @param  hdma: pointer to DMA handle.
  * @retval None
  */
void ADC_DMAError(DMA_HandleTypeDef *hdma)   
{
 8003dce:	b580      	push	{r7, lr}
 8003dd0:	b084      	sub	sp, #16
 8003dd2:	af00      	add	r7, sp, #0
 8003dd4:	6078      	str	r0, [r7, #4]
  /* Retrieve ADC handle corresponding to current DMA handle */
  ADC_HandleTypeDef* hadc = ( ADC_HandleTypeDef* )((DMA_HandleTypeDef* )hdma)->Parent;
 8003dd6:	687b      	ldr	r3, [r7, #4]
 8003dd8:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003dda:	60fb      	str	r3, [r7, #12]
  
  /* Set ADC state */
  SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_DMA);
 8003ddc:	68fb      	ldr	r3, [r7, #12]
 8003dde:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8003de0:	f043 0240 	orr.w	r2, r3, #64	; 0x40
 8003de4:	68fb      	ldr	r3, [r7, #12]
 8003de6:	629a      	str	r2, [r3, #40]	; 0x28
  
  /* Set ADC error code to DMA error */
  SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_DMA);
 8003de8:	68fb      	ldr	r3, [r7, #12]
 8003dea:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003dec:	f043 0204 	orr.w	r2, r3, #4
 8003df0:	68fb      	ldr	r3, [r7, #12]
 8003df2:	62da      	str	r2, [r3, #44]	; 0x2c
  
  /* Error callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
  hadc->ErrorCallback(hadc);
#else
  HAL_ADC_ErrorCallback(hadc);
 8003df4:	68f8      	ldr	r0, [r7, #12]
 8003df6:	f7ff fe01 	bl	80039fc <HAL_ADC_ErrorCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
}
 8003dfa:	bf00      	nop
 8003dfc:	3710      	adds	r7, #16
 8003dfe:	46bd      	mov	sp, r7
 8003e00:	bd80      	pop	{r7, pc}
	...

08003e04 <HAL_ADCEx_InjectedStart_IT>:
  *         Each of these interruptions has its dedicated callback function.
  * @param  hadc: ADC handle
  * @retval HAL status.
  */
HAL_StatusTypeDef HAL_ADCEx_InjectedStart_IT(ADC_HandleTypeDef* hadc)
{
 8003e04:	b580      	push	{r7, lr}
 8003e06:	b084      	sub	sp, #16
 8003e08:	af00      	add	r7, sp, #0
 8003e0a:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8003e0c:	2300      	movs	r3, #0
 8003e0e:	73fb      	strb	r3, [r7, #15]
  
  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));
  
  /* Process locked */
  __HAL_LOCK(hadc);
 8003e10:	687b      	ldr	r3, [r7, #4]
 8003e12:	f893 3024 	ldrb.w	r3, [r3, #36]	; 0x24
 8003e16:	2b01      	cmp	r3, #1
 8003e18:	d101      	bne.n	8003e1e <HAL_ADCEx_InjectedStart_IT+0x1a>
 8003e1a:	2302      	movs	r3, #2
 8003e1c:	e078      	b.n	8003f10 <HAL_ADCEx_InjectedStart_IT+0x10c>
 8003e1e:	687b      	ldr	r3, [r7, #4]
 8003e20:	2201      	movs	r2, #1
 8003e22:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
    
  /* Enable the ADC peripheral */
  tmp_hal_status = ADC_Enable(hadc);
 8003e26:	6878      	ldr	r0, [r7, #4]
 8003e28:	f7ff feea 	bl	8003c00 <ADC_Enable>
 8003e2c:	4603      	mov	r3, r0
 8003e2e:	73fb      	strb	r3, [r7, #15]
  
  /* Start conversion if ADC is effectively enabled */
  if (tmp_hal_status == HAL_OK)
 8003e30:	7bfb      	ldrb	r3, [r7, #15]
 8003e32:	2b00      	cmp	r3, #0
 8003e34:	d167      	bne.n	8003f06 <HAL_ADCEx_InjectedStart_IT+0x102>
  {
    /* Set ADC state                                                          */
    /* - Clear state bitfield related to injected group conversion results    */
    /* - Set state bitfield related to injected operation                     */
    ADC_STATE_CLR_SET(hadc->State,
 8003e36:	687b      	ldr	r3, [r7, #4]
 8003e38:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8003e3a:	f423 5340 	bic.w	r3, r3, #12288	; 0x3000
 8003e3e:	f023 0301 	bic.w	r3, r3, #1
 8003e42:	f443 5280 	orr.w	r2, r3, #4096	; 0x1000
 8003e46:	687b      	ldr	r3, [r7, #4]
 8003e48:	629a      	str	r2, [r3, #40]	; 0x28
                      HAL_ADC_STATE_READY | HAL_ADC_STATE_INJ_EOC,
                      HAL_ADC_STATE_INJ_BUSY);
    
    /* Case of independent mode or multimode (for devices with several ADCs): */
    /* Set multimode state.                                                   */
    if (ADC_NONMULTIMODE_OR_MULTIMODEMASTER(hadc))
 8003e4a:	687b      	ldr	r3, [r7, #4]
 8003e4c:	681b      	ldr	r3, [r3, #0]
 8003e4e:	4a32      	ldr	r2, [pc, #200]	; (8003f18 <HAL_ADCEx_InjectedStart_IT+0x114>)
 8003e50:	4293      	cmp	r3, r2
 8003e52:	d105      	bne.n	8003e60 <HAL_ADCEx_InjectedStart_IT+0x5c>
 8003e54:	4b31      	ldr	r3, [pc, #196]	; (8003f1c <HAL_ADCEx_InjectedStart_IT+0x118>)
 8003e56:	685b      	ldr	r3, [r3, #4]
 8003e58:	f403 2370 	and.w	r3, r3, #983040	; 0xf0000
 8003e5c:	2b00      	cmp	r3, #0
 8003e5e:	d106      	bne.n	8003e6e <HAL_ADCEx_InjectedStart_IT+0x6a>
    {
      CLEAR_BIT(hadc->State, HAL_ADC_STATE_MULTIMODE_SLAVE);
 8003e60:	687b      	ldr	r3, [r7, #4]
 8003e62:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8003e64:	f423 1280 	bic.w	r2, r3, #1048576	; 0x100000
 8003e68:	687b      	ldr	r3, [r7, #4]
 8003e6a:	629a      	str	r2, [r3, #40]	; 0x28
 8003e6c:	e005      	b.n	8003e7a <HAL_ADCEx_InjectedStart_IT+0x76>
    }
    else
    {
      SET_BIT(hadc->State, HAL_ADC_STATE_MULTIMODE_SLAVE);
 8003e6e:	687b      	ldr	r3, [r7, #4]
 8003e70:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8003e72:	f443 1280 	orr.w	r2, r3, #1048576	; 0x100000
 8003e76:	687b      	ldr	r3, [r7, #4]
 8003e78:	629a      	str	r2, [r3, #40]	; 0x28
    
    /* Check if a regular conversion is ongoing */
    /* Note: On this device, there is no ADC error code fields related to     */
    /*       conversions on group injected only. In case of conversion on     */
    /*       going on group regular, no error code is reset.                  */
    if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_REG_BUSY))
 8003e7a:	687b      	ldr	r3, [r7, #4]
 8003e7c:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8003e7e:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8003e82:	2b00      	cmp	r3, #0
 8003e84:	d102      	bne.n	8003e8c <HAL_ADCEx_InjectedStart_IT+0x88>
    {
      /* Reset ADC all error code fields */
      ADC_CLEAR_ERRORCODE(hadc);
 8003e86:	687b      	ldr	r3, [r7, #4]
 8003e88:	2200      	movs	r2, #0
 8003e8a:	62da      	str	r2, [r3, #44]	; 0x2c
    }
    
    /* Process unlocked */
    /* Unlock before starting ADC conversions: in case of potential           */
    /* interruption, to let the process to ADC IRQ Handler.                   */
    __HAL_UNLOCK(hadc);
 8003e8c:	687b      	ldr	r3, [r7, #4]
 8003e8e:	2200      	movs	r2, #0
 8003e90:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
    
    /* Clear injected group conversion flag */
    /* (To ensure of no unknown state from potential previous ADC operations) */
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_JEOC);
 8003e94:	687b      	ldr	r3, [r7, #4]
 8003e96:	681b      	ldr	r3, [r3, #0]
 8003e98:	f06f 0204 	mvn.w	r2, #4
 8003e9c:	601a      	str	r2, [r3, #0]
    
    /* Enable end of conversion interrupt for injected channels */
    __HAL_ADC_ENABLE_IT(hadc, ADC_IT_JEOC);
 8003e9e:	687b      	ldr	r3, [r7, #4]
 8003ea0:	681b      	ldr	r3, [r3, #0]
 8003ea2:	685a      	ldr	r2, [r3, #4]
 8003ea4:	687b      	ldr	r3, [r7, #4]
 8003ea6:	681b      	ldr	r3, [r3, #0]
 8003ea8:	f042 0280 	orr.w	r2, r2, #128	; 0x80
 8003eac:	605a      	str	r2, [r3, #4]
    /* and if automatic injected conversion is disabled.                      */
    /* If external trigger has been selected, conversion will start at next   */
    /* trigger event.                                                         */
    /* If automatic injected conversion is enabled, conversion will start     */
    /* after next regular group conversion.                                   */
    if (HAL_IS_BIT_CLR(hadc->Instance->CR1, ADC_CR1_JAUTO))
 8003eae:	687b      	ldr	r3, [r7, #4]
 8003eb0:	681b      	ldr	r3, [r3, #0]
 8003eb2:	685b      	ldr	r3, [r3, #4]
 8003eb4:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8003eb8:	2b00      	cmp	r3, #0
 8003eba:	d128      	bne.n	8003f0e <HAL_ADCEx_InjectedStart_IT+0x10a>
    {
      if (ADC_IS_SOFTWARE_START_INJECTED(hadc)     &&
 8003ebc:	687b      	ldr	r3, [r7, #4]
 8003ebe:	681b      	ldr	r3, [r3, #0]
 8003ec0:	689b      	ldr	r3, [r3, #8]
 8003ec2:	f403 43e0 	and.w	r3, r3, #28672	; 0x7000
 8003ec6:	f5b3 4fe0 	cmp.w	r3, #28672	; 0x7000
 8003eca:	d113      	bne.n	8003ef4 <HAL_ADCEx_InjectedStart_IT+0xf0>
          ADC_NONMULTIMODE_OR_MULTIMODEMASTER(hadc)  )
 8003ecc:	687b      	ldr	r3, [r7, #4]
 8003ece:	681b      	ldr	r3, [r3, #0]
      if (ADC_IS_SOFTWARE_START_INJECTED(hadc)     &&
 8003ed0:	4a11      	ldr	r2, [pc, #68]	; (8003f18 <HAL_ADCEx_InjectedStart_IT+0x114>)
 8003ed2:	4293      	cmp	r3, r2
 8003ed4:	d105      	bne.n	8003ee2 <HAL_ADCEx_InjectedStart_IT+0xde>
          ADC_NONMULTIMODE_OR_MULTIMODEMASTER(hadc)  )
 8003ed6:	4b11      	ldr	r3, [pc, #68]	; (8003f1c <HAL_ADCEx_InjectedStart_IT+0x118>)
 8003ed8:	685b      	ldr	r3, [r3, #4]
 8003eda:	f403 2370 	and.w	r3, r3, #983040	; 0xf0000
      if (ADC_IS_SOFTWARE_START_INJECTED(hadc)     &&
 8003ede:	2b00      	cmp	r3, #0
 8003ee0:	d108      	bne.n	8003ef4 <HAL_ADCEx_InjectedStart_IT+0xf0>
      {
        /* Start ADC conversion on injected group with SW start */
        SET_BIT(hadc->Instance->CR2, (ADC_CR2_JSWSTART | ADC_CR2_JEXTTRIG));
 8003ee2:	687b      	ldr	r3, [r7, #4]
 8003ee4:	681b      	ldr	r3, [r3, #0]
 8003ee6:	689a      	ldr	r2, [r3, #8]
 8003ee8:	687b      	ldr	r3, [r7, #4]
 8003eea:	681b      	ldr	r3, [r3, #0]
 8003eec:	f442 1202 	orr.w	r2, r2, #2129920	; 0x208000
 8003ef0:	609a      	str	r2, [r3, #8]
 8003ef2:	e00c      	b.n	8003f0e <HAL_ADCEx_InjectedStart_IT+0x10a>
      }
      else
      {
        /* Start ADC conversion on injected group with external trigger */
        SET_BIT(hadc->Instance->CR2, ADC_CR2_JEXTTRIG);
 8003ef4:	687b      	ldr	r3, [r7, #4]
 8003ef6:	681b      	ldr	r3, [r3, #0]
 8003ef8:	689a      	ldr	r2, [r3, #8]
 8003efa:	687b      	ldr	r3, [r7, #4]
 8003efc:	681b      	ldr	r3, [r3, #0]
 8003efe:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 8003f02:	609a      	str	r2, [r3, #8]
 8003f04:	e003      	b.n	8003f0e <HAL_ADCEx_InjectedStart_IT+0x10a>
    }
  }
  else
  {
    /* Process unlocked */
    __HAL_UNLOCK(hadc);
 8003f06:	687b      	ldr	r3, [r7, #4]
 8003f08:	2200      	movs	r2, #0
 8003f0a:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
  }
  
  /* Return function status */
  return tmp_hal_status;
 8003f0e:	7bfb      	ldrb	r3, [r7, #15]
}
 8003f10:	4618      	mov	r0, r3
 8003f12:	3710      	adds	r7, #16
 8003f14:	46bd      	mov	sp, r7
 8003f16:	bd80      	pop	{r7, pc}
 8003f18:	40012800 	.word	0x40012800
 8003f1c:	40012400 	.word	0x40012400

08003f20 <HAL_ADCEx_InjectedStop_IT>:
  *         function HAL_ADC_Stop must be used.
  * @param  hadc: ADC handle
  * @retval None
  */
HAL_StatusTypeDef HAL_ADCEx_InjectedStop_IT(ADC_HandleTypeDef* hadc)
{
 8003f20:	b580      	push	{r7, lr}
 8003f22:	b084      	sub	sp, #16
 8003f24:	af00      	add	r7, sp, #0
 8003f26:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8003f28:	2300      	movs	r3, #0
 8003f2a:	73fb      	strb	r3, [r7, #15]
  
  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));

  /* Process locked */
  __HAL_LOCK(hadc);
 8003f2c:	687b      	ldr	r3, [r7, #4]
 8003f2e:	f893 3024 	ldrb.w	r3, [r3, #36]	; 0x24
 8003f32:	2b01      	cmp	r3, #1
 8003f34:	d101      	bne.n	8003f3a <HAL_ADCEx_InjectedStop_IT+0x1a>
 8003f36:	2302      	movs	r3, #2
 8003f38:	e038      	b.n	8003fac <HAL_ADCEx_InjectedStop_IT+0x8c>
 8003f3a:	687b      	ldr	r3, [r7, #4]
 8003f3c:	2201      	movs	r2, #1
 8003f3e:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
  /* Conditioned to:                                                          */
  /* - No conversion on the other group (regular group) is intended to        */
  /*   continue (injected and regular groups stop conversion and ADC disable  */
  /*   are common)                                                            */
  /* - In case of auto-injection mode, HAL_ADC_Stop must be used.             */ 
  if(((hadc->State & HAL_ADC_STATE_REG_BUSY) == RESET)  &&
 8003f42:	687b      	ldr	r3, [r7, #4]
 8003f44:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8003f46:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8003f4a:	2b00      	cmp	r3, #0
 8003f4c:	d121      	bne.n	8003f92 <HAL_ADCEx_InjectedStop_IT+0x72>
     HAL_IS_BIT_CLR(hadc->Instance->CR1, ADC_CR1_JAUTO)   )
 8003f4e:	687b      	ldr	r3, [r7, #4]
 8003f50:	681b      	ldr	r3, [r3, #0]
 8003f52:	685b      	ldr	r3, [r3, #4]
 8003f54:	f403 6380 	and.w	r3, r3, #1024	; 0x400
  if(((hadc->State & HAL_ADC_STATE_REG_BUSY) == RESET)  &&
 8003f58:	2b00      	cmp	r3, #0
 8003f5a:	d11a      	bne.n	8003f92 <HAL_ADCEx_InjectedStop_IT+0x72>
  {
    /* Stop potential conversion on going, on regular and injected groups */
    /* Disable ADC peripheral */
    tmp_hal_status = ADC_ConversionStop_Disable(hadc);
 8003f5c:	6878      	ldr	r0, [r7, #4]
 8003f5e:	f7ff fea9 	bl	8003cb4 <ADC_ConversionStop_Disable>
 8003f62:	4603      	mov	r3, r0
 8003f64:	73fb      	strb	r3, [r7, #15]
    
    /* Check if ADC is effectively disabled */
    if (tmp_hal_status == HAL_OK)
 8003f66:	7bfb      	ldrb	r3, [r7, #15]
 8003f68:	2b00      	cmp	r3, #0
 8003f6a:	d11a      	bne.n	8003fa2 <HAL_ADCEx_InjectedStop_IT+0x82>
    {
      /* Disable ADC end of conversion interrupt for injected channels */
      __HAL_ADC_DISABLE_IT(hadc, ADC_IT_JEOC);
 8003f6c:	687b      	ldr	r3, [r7, #4]
 8003f6e:	681b      	ldr	r3, [r3, #0]
 8003f70:	685a      	ldr	r2, [r3, #4]
 8003f72:	687b      	ldr	r3, [r7, #4]
 8003f74:	681b      	ldr	r3, [r3, #0]
 8003f76:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 8003f7a:	605a      	str	r2, [r3, #4]
      
      /* Set ADC state */
      ADC_STATE_CLR_SET(hadc->State,
 8003f7c:	687b      	ldr	r3, [r7, #4]
 8003f7e:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8003f80:	f423 5388 	bic.w	r3, r3, #4352	; 0x1100
 8003f84:	f023 0301 	bic.w	r3, r3, #1
 8003f88:	f043 0201 	orr.w	r2, r3, #1
 8003f8c:	687b      	ldr	r3, [r7, #4]
 8003f8e:	629a      	str	r2, [r3, #40]	; 0x28
    if (tmp_hal_status == HAL_OK)
 8003f90:	e007      	b.n	8003fa2 <HAL_ADCEx_InjectedStop_IT+0x82>
    }
  }
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8003f92:	687b      	ldr	r3, [r7, #4]
 8003f94:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8003f96:	f043 0220 	orr.w	r2, r3, #32
 8003f9a:	687b      	ldr	r3, [r7, #4]
 8003f9c:	629a      	str	r2, [r3, #40]	; 0x28
      
    tmp_hal_status = HAL_ERROR;
 8003f9e:	2301      	movs	r3, #1
 8003fa0:	73fb      	strb	r3, [r7, #15]
  }
  
  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 8003fa2:	687b      	ldr	r3, [r7, #4]
 8003fa4:	2200      	movs	r2, #0
 8003fa6:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
  
  /* Return function status */
  return tmp_hal_status;
 8003faa:	7bfb      	ldrb	r3, [r7, #15]
}
 8003fac:	4618      	mov	r0, r3
 8003fae:	3710      	adds	r7, #16
 8003fb0:	46bd      	mov	sp, r7
 8003fb2:	bd80      	pop	{r7, pc}

08003fb4 <HAL_ADCEx_InjectedGetValue>:
  *            @arg ADC_INJECTED_RANK_3: Injected Channel3 selected
  *            @arg ADC_INJECTED_RANK_4: Injected Channel4 selected
  * @retval ADC group injected conversion data
  */
uint32_t HAL_ADCEx_InjectedGetValue(ADC_HandleTypeDef* hadc, uint32_t InjectedRank)
{
 8003fb4:	b480      	push	{r7}
 8003fb6:	b085      	sub	sp, #20
 8003fb8:	af00      	add	r7, sp, #0
 8003fba:	6078      	str	r0, [r7, #4]
 8003fbc:	6039      	str	r1, [r7, #0]
  uint32_t tmp_jdr = 0U;
 8003fbe:	2300      	movs	r3, #0
 8003fc0:	60fb      	str	r3, [r7, #12]
  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));
  assert_param(IS_ADC_INJECTED_RANK(InjectedRank));
  
  /* Get ADC converted value */ 
  switch(InjectedRank)
 8003fc2:	683b      	ldr	r3, [r7, #0]
 8003fc4:	2b04      	cmp	r3, #4
 8003fc6:	d009      	beq.n	8003fdc <HAL_ADCEx_InjectedGetValue+0x28>
 8003fc8:	683b      	ldr	r3, [r7, #0]
 8003fca:	2b04      	cmp	r3, #4
 8003fcc:	d815      	bhi.n	8003ffa <HAL_ADCEx_InjectedGetValue+0x46>
 8003fce:	683b      	ldr	r3, [r7, #0]
 8003fd0:	2b02      	cmp	r3, #2
 8003fd2:	d00d      	beq.n	8003ff0 <HAL_ADCEx_InjectedGetValue+0x3c>
 8003fd4:	683b      	ldr	r3, [r7, #0]
 8003fd6:	2b03      	cmp	r3, #3
 8003fd8:	d005      	beq.n	8003fe6 <HAL_ADCEx_InjectedGetValue+0x32>
 8003fda:	e00e      	b.n	8003ffa <HAL_ADCEx_InjectedGetValue+0x46>
  {  
    case ADC_INJECTED_RANK_4: 
      tmp_jdr = hadc->Instance->JDR4;
 8003fdc:	687b      	ldr	r3, [r7, #4]
 8003fde:	681b      	ldr	r3, [r3, #0]
 8003fe0:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8003fe2:	60fb      	str	r3, [r7, #12]
      break;
 8003fe4:	e00e      	b.n	8004004 <HAL_ADCEx_InjectedGetValue+0x50>
    case ADC_INJECTED_RANK_3: 
      tmp_jdr = hadc->Instance->JDR3;
 8003fe6:	687b      	ldr	r3, [r7, #4]
 8003fe8:	681b      	ldr	r3, [r3, #0]
 8003fea:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8003fec:	60fb      	str	r3, [r7, #12]
      break;
 8003fee:	e009      	b.n	8004004 <HAL_ADCEx_InjectedGetValue+0x50>
    case ADC_INJECTED_RANK_2: 
      tmp_jdr = hadc->Instance->JDR2;
 8003ff0:	687b      	ldr	r3, [r7, #4]
 8003ff2:	681b      	ldr	r3, [r3, #0]
 8003ff4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003ff6:	60fb      	str	r3, [r7, #12]
      break;
 8003ff8:	e004      	b.n	8004004 <HAL_ADCEx_InjectedGetValue+0x50>
    case ADC_INJECTED_RANK_1:
    default:
      tmp_jdr = hadc->Instance->JDR1;
 8003ffa:	687b      	ldr	r3, [r7, #4]
 8003ffc:	681b      	ldr	r3, [r3, #0]
 8003ffe:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8004000:	60fb      	str	r3, [r7, #12]
      break;
 8004002:	bf00      	nop
  }
  
  /* Return ADC converted value */ 
  return tmp_jdr;
 8004004:	68fb      	ldr	r3, [r7, #12]
}
 8004006:	4618      	mov	r0, r3
 8004008:	3714      	adds	r7, #20
 800400a:	46bd      	mov	sp, r7
 800400c:	bc80      	pop	{r7}
 800400e:	4770      	bx	lr

08004010 <HAL_ADCEx_InjectedConfigChannel>:
  * @param  sConfigInjected: Structure of ADC injected group and ADC channel for
  *         injected group.
  * @retval None
  */
HAL_StatusTypeDef HAL_ADCEx_InjectedConfigChannel(ADC_HandleTypeDef* hadc, ADC_InjectionConfTypeDef* sConfigInjected)
{
 8004010:	b490      	push	{r4, r7}
 8004012:	b084      	sub	sp, #16
 8004014:	af00      	add	r7, sp, #0
 8004016:	6078      	str	r0, [r7, #4]
 8004018:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 800401a:	2300      	movs	r3, #0
 800401c:	73fb      	strb	r3, [r7, #15]
  __IO uint32_t wait_loop_index = 0U;
 800401e:	2300      	movs	r3, #0
 8004020:	60bb      	str	r3, [r7, #8]
    assert_param(IS_ADC_INJECTED_NB_CONV(sConfigInjected->InjectedNbrOfConversion));
    assert_param(IS_FUNCTIONAL_STATE(sConfigInjected->InjectedDiscontinuousConvMode));
  }
  
  /* Process locked */
  __HAL_LOCK(hadc);
 8004022:	687b      	ldr	r3, [r7, #4]
 8004024:	f893 3024 	ldrb.w	r3, [r3, #36]	; 0x24
 8004028:	2b01      	cmp	r3, #1
 800402a:	d101      	bne.n	8004030 <HAL_ADCEx_InjectedConfigChannel+0x20>
 800402c:	2302      	movs	r3, #2
 800402e:	e18d      	b.n	800434c <HAL_ADCEx_InjectedConfigChannel+0x33c>
 8004030:	687b      	ldr	r3, [r7, #4]
 8004032:	2201      	movs	r2, #1
 8004034:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
  /*   Note: Scan mode is present by hardware on this device and, if          */
  /*   disabled, discards automatically nb of conversions. Anyway, nb of      */
  /*   conversions is forced to 0x00 for alignment over all STM32 devices.    */
  /* - if scan mode is enabled, injected channels sequence length is set to   */
  /*   parameter "InjectedNbrOfConversion".                                   */
  if (hadc->Init.ScanConvMode == ADC_SCAN_DISABLE)
 8004038:	687b      	ldr	r3, [r7, #4]
 800403a:	689b      	ldr	r3, [r3, #8]
 800403c:	2b00      	cmp	r3, #0
 800403e:	d119      	bne.n	8004074 <HAL_ADCEx_InjectedConfigChannel+0x64>
  {
    if (sConfigInjected->InjectedRank == ADC_INJECTED_RANK_1)
 8004040:	683b      	ldr	r3, [r7, #0]
 8004042:	685b      	ldr	r3, [r3, #4]
 8004044:	2b01      	cmp	r3, #1
 8004046:	d10c      	bne.n	8004062 <HAL_ADCEx_InjectedConfigChannel+0x52>
    {
      /* Clear the old SQx bits for all injected ranks */
      MODIFY_REG(hadc->Instance->JSQR                             ,
 8004048:	687b      	ldr	r3, [r7, #4]
 800404a:	681b      	ldr	r3, [r3, #0]
 800404c:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800404e:	0d9b      	lsrs	r3, r3, #22
 8004050:	059b      	lsls	r3, r3, #22
 8004052:	683a      	ldr	r2, [r7, #0]
 8004054:	6812      	ldr	r2, [r2, #0]
 8004056:	03d1      	lsls	r1, r2, #15
 8004058:	687a      	ldr	r2, [r7, #4]
 800405a:	6812      	ldr	r2, [r2, #0]
 800405c:	430b      	orrs	r3, r1
 800405e:	6393      	str	r3, [r2, #56]	; 0x38
 8004060:	e04f      	b.n	8004102 <HAL_ADCEx_InjectedConfigChannel+0xf2>
    /* If another injected rank than rank1 was intended to be set, and could  */
    /* not due to ScanConvMode disabled, error is reported.                   */
    else
    {
      /* Update ADC state machine to error */
      SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8004062:	687b      	ldr	r3, [r7, #4]
 8004064:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8004066:	f043 0220 	orr.w	r2, r3, #32
 800406a:	687b      	ldr	r3, [r7, #4]
 800406c:	629a      	str	r2, [r3, #40]	; 0x28
      
      tmp_hal_status = HAL_ERROR;
 800406e:	2301      	movs	r3, #1
 8004070:	73fb      	strb	r3, [r7, #15]
 8004072:	e046      	b.n	8004102 <HAL_ADCEx_InjectedConfigChannel+0xf2>
  else
  {
    /* Since injected channels rank conv. order depends on total number of   */
    /* injected conversions, selected rank must be below or equal to total   */
    /* number of injected conversions to be updated.                         */
    if (sConfigInjected->InjectedRank <= sConfigInjected->InjectedNbrOfConversion)
 8004074:	683b      	ldr	r3, [r7, #0]
 8004076:	685a      	ldr	r2, [r3, #4]
 8004078:	683b      	ldr	r3, [r7, #0]
 800407a:	691b      	ldr	r3, [r3, #16]
 800407c:	429a      	cmp	r2, r3
 800407e:	d82a      	bhi.n	80040d6 <HAL_ADCEx_InjectedConfigChannel+0xc6>
    {
      /* Clear the old SQx bits for the selected rank */
      /* Set the SQx bits for the selected rank */
      MODIFY_REG(hadc->Instance->JSQR                                         ,
 8004080:	687b      	ldr	r3, [r7, #4]
 8004082:	681b      	ldr	r3, [r3, #0]
 8004084:	6b99      	ldr	r1, [r3, #56]	; 0x38
 8004086:	683b      	ldr	r3, [r7, #0]
 8004088:	685a      	ldr	r2, [r3, #4]
 800408a:	683b      	ldr	r3, [r7, #0]
 800408c:	691b      	ldr	r3, [r3, #16]
 800408e:	1ad2      	subs	r2, r2, r3
 8004090:	4613      	mov	r3, r2
 8004092:	009b      	lsls	r3, r3, #2
 8004094:	4413      	add	r3, r2
 8004096:	330f      	adds	r3, #15
 8004098:	221f      	movs	r2, #31
 800409a:	fa02 f303 	lsl.w	r3, r2, r3
 800409e:	f443 1340 	orr.w	r3, r3, #3145728	; 0x300000
 80040a2:	43db      	mvns	r3, r3
 80040a4:	4019      	ands	r1, r3
 80040a6:	683b      	ldr	r3, [r7, #0]
 80040a8:	691b      	ldr	r3, [r3, #16]
 80040aa:	3b01      	subs	r3, #1
 80040ac:	0518      	lsls	r0, r3, #20
 80040ae:	683b      	ldr	r3, [r7, #0]
 80040b0:	681c      	ldr	r4, [r3, #0]
 80040b2:	683b      	ldr	r3, [r7, #0]
 80040b4:	685a      	ldr	r2, [r3, #4]
 80040b6:	683b      	ldr	r3, [r7, #0]
 80040b8:	691b      	ldr	r3, [r3, #16]
 80040ba:	1ad2      	subs	r2, r2, r3
 80040bc:	4613      	mov	r3, r2
 80040be:	009b      	lsls	r3, r3, #2
 80040c0:	4413      	add	r3, r2
 80040c2:	330f      	adds	r3, #15
 80040c4:	fa04 f303 	lsl.w	r3, r4, r3
 80040c8:	ea40 0203 	orr.w	r2, r0, r3
 80040cc:	687b      	ldr	r3, [r7, #4]
 80040ce:	681b      	ldr	r3, [r3, #0]
 80040d0:	430a      	orrs	r2, r1
 80040d2:	639a      	str	r2, [r3, #56]	; 0x38
 80040d4:	e015      	b.n	8004102 <HAL_ADCEx_InjectedConfigChannel+0xf2>
                                  sConfigInjected->InjectedNbrOfConversion)    );
    }
    else
    {
      /* Clear the old SQx bits for the selected rank */
      MODIFY_REG(hadc->Instance->JSQR                                       ,
 80040d6:	687b      	ldr	r3, [r7, #4]
 80040d8:	681b      	ldr	r3, [r3, #0]
 80040da:	6b99      	ldr	r1, [r3, #56]	; 0x38
 80040dc:	683b      	ldr	r3, [r7, #0]
 80040de:	685a      	ldr	r2, [r3, #4]
 80040e0:	683b      	ldr	r3, [r7, #0]
 80040e2:	691b      	ldr	r3, [r3, #16]
 80040e4:	1ad2      	subs	r2, r2, r3
 80040e6:	4613      	mov	r3, r2
 80040e8:	009b      	lsls	r3, r3, #2
 80040ea:	4413      	add	r3, r2
 80040ec:	330f      	adds	r3, #15
 80040ee:	221f      	movs	r2, #31
 80040f0:	fa02 f303 	lsl.w	r3, r2, r3
 80040f4:	f443 1340 	orr.w	r3, r3, #3145728	; 0x300000
 80040f8:	43da      	mvns	r2, r3
 80040fa:	687b      	ldr	r3, [r7, #4]
 80040fc:	681b      	ldr	r3, [r3, #0]
 80040fe:	400a      	ands	r2, r1
 8004100:	639a      	str	r2, [r3, #56]	; 0x38
  /* Parameters update not conditioned to ADC state:                          */
  /*  - Automatic injected conversion                                         */
  /*  - Injected discontinuous mode                                           */
  /* Note: In case of ADC already enabled, caution to not launch an unwanted  */
  /*       conversion while modifying register CR2 by writing 1 to bit ADON.  */
  if (ADC_IS_ENABLE(hadc) == RESET)
 8004102:	687b      	ldr	r3, [r7, #4]
 8004104:	681b      	ldr	r3, [r3, #0]
 8004106:	689b      	ldr	r3, [r3, #8]
 8004108:	f003 0301 	and.w	r3, r3, #1
 800410c:	2b01      	cmp	r3, #1
 800410e:	d01c      	beq.n	800414a <HAL_ADCEx_InjectedConfigChannel+0x13a>
  {    
    MODIFY_REG(hadc->Instance->CR2                                           ,
 8004110:	687b      	ldr	r3, [r7, #4]
 8004112:	681b      	ldr	r3, [r3, #0]
 8004114:	689b      	ldr	r3, [r3, #8]
 8004116:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 800411a:	f023 0301 	bic.w	r3, r3, #1
 800411e:	687a      	ldr	r2, [r7, #4]
 8004120:	6812      	ldr	r2, [r2, #0]
 8004122:	498d      	ldr	r1, [pc, #564]	; (8004358 <HAL_ADCEx_InjectedConfigChannel+0x348>)
 8004124:	428a      	cmp	r2, r1
 8004126:	d10a      	bne.n	800413e <HAL_ADCEx_InjectedConfigChannel+0x12e>
 8004128:	683a      	ldr	r2, [r7, #0]
 800412a:	6992      	ldr	r2, [r2, #24]
 800412c:	f5b2 4fc0 	cmp.w	r2, #24576	; 0x6000
 8004130:	d002      	beq.n	8004138 <HAL_ADCEx_InjectedConfigChannel+0x128>
 8004132:	683a      	ldr	r2, [r7, #0]
 8004134:	6992      	ldr	r2, [r2, #24]
 8004136:	e004      	b.n	8004142 <HAL_ADCEx_InjectedConfigChannel+0x132>
 8004138:	f44f 4280 	mov.w	r2, #16384	; 0x4000
 800413c:	e001      	b.n	8004142 <HAL_ADCEx_InjectedConfigChannel+0x132>
 800413e:	683a      	ldr	r2, [r7, #0]
 8004140:	6992      	ldr	r2, [r2, #24]
 8004142:	6879      	ldr	r1, [r7, #4]
 8004144:	6809      	ldr	r1, [r1, #0]
 8004146:	4313      	orrs	r3, r2
 8004148:	608b      	str	r3, [r1, #8]
  /*  - Automatic injected conversion                                         */
  /*  - Injected discontinuous mode                                           */
  
    /* Automatic injected conversion can be enabled if injected group         */
    /* external triggers are disabled.                                        */
    if (sConfigInjected->AutoInjectedConv == ENABLE)
 800414a:	683b      	ldr	r3, [r7, #0]
 800414c:	7d5b      	ldrb	r3, [r3, #21]
 800414e:	2b01      	cmp	r3, #1
 8004150:	d115      	bne.n	800417e <HAL_ADCEx_InjectedConfigChannel+0x16e>
    {
      if (sConfigInjected->ExternalTrigInjecConv == ADC_INJECTED_SOFTWARE_START)
 8004152:	683b      	ldr	r3, [r7, #0]
 8004154:	699b      	ldr	r3, [r3, #24]
 8004156:	f5b3 4fe0 	cmp.w	r3, #28672	; 0x7000
 800415a:	d108      	bne.n	800416e <HAL_ADCEx_InjectedConfigChannel+0x15e>
      {
        SET_BIT(hadc->Instance->CR1, ADC_CR1_JAUTO);
 800415c:	687b      	ldr	r3, [r7, #4]
 800415e:	681b      	ldr	r3, [r3, #0]
 8004160:	685a      	ldr	r2, [r3, #4]
 8004162:	687b      	ldr	r3, [r7, #4]
 8004164:	681b      	ldr	r3, [r3, #0]
 8004166:	f442 6280 	orr.w	r2, r2, #1024	; 0x400
 800416a:	605a      	str	r2, [r3, #4]
 800416c:	e007      	b.n	800417e <HAL_ADCEx_InjectedConfigChannel+0x16e>
      }
      else
      {
        /* Update ADC state machine to error */
        SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 800416e:	687b      	ldr	r3, [r7, #4]
 8004170:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8004172:	f043 0220 	orr.w	r2, r3, #32
 8004176:	687b      	ldr	r3, [r7, #4]
 8004178:	629a      	str	r2, [r3, #40]	; 0x28
        
        tmp_hal_status = HAL_ERROR;
 800417a:	2301      	movs	r3, #1
 800417c:	73fb      	strb	r3, [r7, #15]
      }
    }
    
    /* Injected discontinuous can be enabled only if auto-injected mode is    */
    /* disabled.                                                              */  
    if (sConfigInjected->InjectedDiscontinuousConvMode == ENABLE)
 800417e:	683b      	ldr	r3, [r7, #0]
 8004180:	7d1b      	ldrb	r3, [r3, #20]
 8004182:	2b01      	cmp	r3, #1
 8004184:	d114      	bne.n	80041b0 <HAL_ADCEx_InjectedConfigChannel+0x1a0>
    {
      if (sConfigInjected->AutoInjectedConv == DISABLE)
 8004186:	683b      	ldr	r3, [r7, #0]
 8004188:	7d5b      	ldrb	r3, [r3, #21]
 800418a:	2b00      	cmp	r3, #0
 800418c:	d108      	bne.n	80041a0 <HAL_ADCEx_InjectedConfigChannel+0x190>
      {
        SET_BIT(hadc->Instance->CR1, ADC_CR1_JDISCEN);
 800418e:	687b      	ldr	r3, [r7, #4]
 8004190:	681b      	ldr	r3, [r3, #0]
 8004192:	685a      	ldr	r2, [r3, #4]
 8004194:	687b      	ldr	r3, [r7, #4]
 8004196:	681b      	ldr	r3, [r3, #0]
 8004198:	f442 5280 	orr.w	r2, r2, #4096	; 0x1000
 800419c:	605a      	str	r2, [r3, #4]
 800419e:	e007      	b.n	80041b0 <HAL_ADCEx_InjectedConfigChannel+0x1a0>
      } 
      else
      {
        /* Update ADC state machine to error */
        SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 80041a0:	687b      	ldr	r3, [r7, #4]
 80041a2:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80041a4:	f043 0220 	orr.w	r2, r3, #32
 80041a8:	687b      	ldr	r3, [r7, #4]
 80041aa:	629a      	str	r2, [r3, #40]	; 0x28
        
        tmp_hal_status = HAL_ERROR;
 80041ac:	2301      	movs	r3, #1
 80041ae:	73fb      	strb	r3, [r7, #15]
    }


  /* InjectedChannel sampling time configuration */
  /* For channels 10 to 17 */
  if (sConfigInjected->InjectedChannel >= ADC_CHANNEL_10)
 80041b0:	683b      	ldr	r3, [r7, #0]
 80041b2:	681b      	ldr	r3, [r3, #0]
 80041b4:	2b09      	cmp	r3, #9
 80041b6:	d91c      	bls.n	80041f2 <HAL_ADCEx_InjectedConfigChannel+0x1e2>
  {
    MODIFY_REG(hadc->Instance->SMPR1                                                             ,
 80041b8:	687b      	ldr	r3, [r7, #4]
 80041ba:	681b      	ldr	r3, [r3, #0]
 80041bc:	68d9      	ldr	r1, [r3, #12]
 80041be:	683b      	ldr	r3, [r7, #0]
 80041c0:	681a      	ldr	r2, [r3, #0]
 80041c2:	4613      	mov	r3, r2
 80041c4:	005b      	lsls	r3, r3, #1
 80041c6:	4413      	add	r3, r2
 80041c8:	3b1e      	subs	r3, #30
 80041ca:	2207      	movs	r2, #7
 80041cc:	fa02 f303 	lsl.w	r3, r2, r3
 80041d0:	43db      	mvns	r3, r3
 80041d2:	4019      	ands	r1, r3
 80041d4:	683b      	ldr	r3, [r7, #0]
 80041d6:	6898      	ldr	r0, [r3, #8]
 80041d8:	683b      	ldr	r3, [r7, #0]
 80041da:	681a      	ldr	r2, [r3, #0]
 80041dc:	4613      	mov	r3, r2
 80041de:	005b      	lsls	r3, r3, #1
 80041e0:	4413      	add	r3, r2
 80041e2:	3b1e      	subs	r3, #30
 80041e4:	fa00 f203 	lsl.w	r2, r0, r3
 80041e8:	687b      	ldr	r3, [r7, #4]
 80041ea:	681b      	ldr	r3, [r3, #0]
 80041ec:	430a      	orrs	r2, r1
 80041ee:	60da      	str	r2, [r3, #12]
 80041f0:	e019      	b.n	8004226 <HAL_ADCEx_InjectedConfigChannel+0x216>
               ADC_SMPR1(ADC_SMPR1_SMP10, sConfigInjected->InjectedChannel)                      ,
               ADC_SMPR1(sConfigInjected->InjectedSamplingTime, sConfigInjected->InjectedChannel) );
  }
  else /* For channels 0 to 9 */
  {
    MODIFY_REG(hadc->Instance->SMPR2                                                             ,
 80041f2:	687b      	ldr	r3, [r7, #4]
 80041f4:	681b      	ldr	r3, [r3, #0]
 80041f6:	6919      	ldr	r1, [r3, #16]
 80041f8:	683b      	ldr	r3, [r7, #0]
 80041fa:	681a      	ldr	r2, [r3, #0]
 80041fc:	4613      	mov	r3, r2
 80041fe:	005b      	lsls	r3, r3, #1
 8004200:	4413      	add	r3, r2
 8004202:	2207      	movs	r2, #7
 8004204:	fa02 f303 	lsl.w	r3, r2, r3
 8004208:	43db      	mvns	r3, r3
 800420a:	4019      	ands	r1, r3
 800420c:	683b      	ldr	r3, [r7, #0]
 800420e:	6898      	ldr	r0, [r3, #8]
 8004210:	683b      	ldr	r3, [r7, #0]
 8004212:	681a      	ldr	r2, [r3, #0]
 8004214:	4613      	mov	r3, r2
 8004216:	005b      	lsls	r3, r3, #1
 8004218:	4413      	add	r3, r2
 800421a:	fa00 f203 	lsl.w	r2, r0, r3
 800421e:	687b      	ldr	r3, [r7, #4]
 8004220:	681b      	ldr	r3, [r3, #0]
 8004222:	430a      	orrs	r2, r1
 8004224:	611a      	str	r2, [r3, #16]
               ADC_SMPR2(sConfigInjected->InjectedSamplingTime, sConfigInjected->InjectedChannel) );
  }
  
  /* If ADC1 InjectedChannel_16 or InjectedChannel_17 is selected, enable Temperature sensor  */
  /* and VREFINT measurement path.                                            */
  if ((sConfigInjected->InjectedChannel == ADC_CHANNEL_TEMPSENSOR) ||
 8004226:	683b      	ldr	r3, [r7, #0]
 8004228:	681b      	ldr	r3, [r3, #0]
 800422a:	2b10      	cmp	r3, #16
 800422c:	d003      	beq.n	8004236 <HAL_ADCEx_InjectedConfigChannel+0x226>
      (sConfigInjected->InjectedChannel == ADC_CHANNEL_VREFINT)      )
 800422e:	683b      	ldr	r3, [r7, #0]
 8004230:	681b      	ldr	r3, [r3, #0]
  if ((sConfigInjected->InjectedChannel == ADC_CHANNEL_TEMPSENSOR) ||
 8004232:	2b11      	cmp	r3, #17
 8004234:	d107      	bne.n	8004246 <HAL_ADCEx_InjectedConfigChannel+0x236>
  {
    SET_BIT(hadc->Instance->CR2, ADC_CR2_TSVREFE);
 8004236:	687b      	ldr	r3, [r7, #4]
 8004238:	681b      	ldr	r3, [r3, #0]
 800423a:	689a      	ldr	r2, [r3, #8]
 800423c:	687b      	ldr	r3, [r7, #4]
 800423e:	681b      	ldr	r3, [r3, #0]
 8004240:	f442 0200 	orr.w	r2, r2, #8388608	; 0x800000
 8004244:	609a      	str	r2, [r3, #8]
  }
  
  
  /* Configure the offset: offset enable/disable, InjectedChannel, offset value */
  switch(sConfigInjected->InjectedRank)
 8004246:	683b      	ldr	r3, [r7, #0]
 8004248:	685b      	ldr	r3, [r3, #4]
 800424a:	2b03      	cmp	r3, #3
 800424c:	d022      	beq.n	8004294 <HAL_ADCEx_InjectedConfigChannel+0x284>
 800424e:	2b03      	cmp	r3, #3
 8004250:	d82e      	bhi.n	80042b0 <HAL_ADCEx_InjectedConfigChannel+0x2a0>
 8004252:	2b01      	cmp	r3, #1
 8004254:	d002      	beq.n	800425c <HAL_ADCEx_InjectedConfigChannel+0x24c>
 8004256:	2b02      	cmp	r3, #2
 8004258:	d00e      	beq.n	8004278 <HAL_ADCEx_InjectedConfigChannel+0x268>
 800425a:	e029      	b.n	80042b0 <HAL_ADCEx_InjectedConfigChannel+0x2a0>
  {
    case 1:
      /* Set injected channel 1 offset */
      MODIFY_REG(hadc->Instance->JOFR1,
 800425c:	687b      	ldr	r3, [r7, #4]
 800425e:	681b      	ldr	r3, [r3, #0]
 8004260:	695b      	ldr	r3, [r3, #20]
 8004262:	f423 637f 	bic.w	r3, r3, #4080	; 0xff0
 8004266:	f023 030f 	bic.w	r3, r3, #15
 800426a:	683a      	ldr	r2, [r7, #0]
 800426c:	68d1      	ldr	r1, [r2, #12]
 800426e:	687a      	ldr	r2, [r7, #4]
 8004270:	6812      	ldr	r2, [r2, #0]
 8004272:	430b      	orrs	r3, r1
 8004274:	6153      	str	r3, [r2, #20]
                 ADC_JOFR1_JOFFSET1,
                 sConfigInjected->InjectedOffset);
      break;
 8004276:	e029      	b.n	80042cc <HAL_ADCEx_InjectedConfigChannel+0x2bc>
    case 2:
      /* Set injected channel 2 offset */
      MODIFY_REG(hadc->Instance->JOFR2,
 8004278:	687b      	ldr	r3, [r7, #4]
 800427a:	681b      	ldr	r3, [r3, #0]
 800427c:	699b      	ldr	r3, [r3, #24]
 800427e:	f423 637f 	bic.w	r3, r3, #4080	; 0xff0
 8004282:	f023 030f 	bic.w	r3, r3, #15
 8004286:	683a      	ldr	r2, [r7, #0]
 8004288:	68d1      	ldr	r1, [r2, #12]
 800428a:	687a      	ldr	r2, [r7, #4]
 800428c:	6812      	ldr	r2, [r2, #0]
 800428e:	430b      	orrs	r3, r1
 8004290:	6193      	str	r3, [r2, #24]
                 ADC_JOFR2_JOFFSET2,
                 sConfigInjected->InjectedOffset);
      break;
 8004292:	e01b      	b.n	80042cc <HAL_ADCEx_InjectedConfigChannel+0x2bc>
    case 3:
      /* Set injected channel 3 offset */
      MODIFY_REG(hadc->Instance->JOFR3,
 8004294:	687b      	ldr	r3, [r7, #4]
 8004296:	681b      	ldr	r3, [r3, #0]
 8004298:	69db      	ldr	r3, [r3, #28]
 800429a:	f423 637f 	bic.w	r3, r3, #4080	; 0xff0
 800429e:	f023 030f 	bic.w	r3, r3, #15
 80042a2:	683a      	ldr	r2, [r7, #0]
 80042a4:	68d1      	ldr	r1, [r2, #12]
 80042a6:	687a      	ldr	r2, [r7, #4]
 80042a8:	6812      	ldr	r2, [r2, #0]
 80042aa:	430b      	orrs	r3, r1
 80042ac:	61d3      	str	r3, [r2, #28]
                 ADC_JOFR3_JOFFSET3,
                 sConfigInjected->InjectedOffset);
      break;
 80042ae:	e00d      	b.n	80042cc <HAL_ADCEx_InjectedConfigChannel+0x2bc>
    case 4:
    default:
      MODIFY_REG(hadc->Instance->JOFR4,
 80042b0:	687b      	ldr	r3, [r7, #4]
 80042b2:	681b      	ldr	r3, [r3, #0]
 80042b4:	6a1b      	ldr	r3, [r3, #32]
 80042b6:	f423 637f 	bic.w	r3, r3, #4080	; 0xff0
 80042ba:	f023 030f 	bic.w	r3, r3, #15
 80042be:	683a      	ldr	r2, [r7, #0]
 80042c0:	68d1      	ldr	r1, [r2, #12]
 80042c2:	687a      	ldr	r2, [r7, #4]
 80042c4:	6812      	ldr	r2, [r2, #0]
 80042c6:	430b      	orrs	r3, r1
 80042c8:	6213      	str	r3, [r2, #32]
                 ADC_JOFR4_JOFFSET4,
                 sConfigInjected->InjectedOffset);
      break;
 80042ca:	bf00      	nop
  }
  
  /* If ADC1 Channel_16 or Channel_17 is selected, enable Temperature sensor  */
  /* and VREFINT measurement path.                                            */
  if ((sConfigInjected->InjectedChannel == ADC_CHANNEL_TEMPSENSOR) ||
 80042cc:	683b      	ldr	r3, [r7, #0]
 80042ce:	681b      	ldr	r3, [r3, #0]
 80042d0:	2b10      	cmp	r3, #16
 80042d2:	d003      	beq.n	80042dc <HAL_ADCEx_InjectedConfigChannel+0x2cc>
      (sConfigInjected->InjectedChannel == ADC_CHANNEL_VREFINT)      )
 80042d4:	683b      	ldr	r3, [r7, #0]
 80042d6:	681b      	ldr	r3, [r3, #0]
  if ((sConfigInjected->InjectedChannel == ADC_CHANNEL_TEMPSENSOR) ||
 80042d8:	2b11      	cmp	r3, #17
 80042da:	d132      	bne.n	8004342 <HAL_ADCEx_InjectedConfigChannel+0x332>
  {
    /* For STM32F1 devices with several ADC: Only ADC1 can access internal    */
    /* measurement channels (VrefInt/TempSensor). If these channels are       */
    /* intended to be set on other ADC instances, an error is reported.       */
    if (hadc->Instance == ADC1)
 80042dc:	687b      	ldr	r3, [r7, #4]
 80042de:	681b      	ldr	r3, [r3, #0]
 80042e0:	4a1e      	ldr	r2, [pc, #120]	; (800435c <HAL_ADCEx_InjectedConfigChannel+0x34c>)
 80042e2:	4293      	cmp	r3, r2
 80042e4:	d125      	bne.n	8004332 <HAL_ADCEx_InjectedConfigChannel+0x322>
    {
      if (READ_BIT(hadc->Instance->CR2, ADC_CR2_TSVREFE) == RESET)
 80042e6:	687b      	ldr	r3, [r7, #4]
 80042e8:	681b      	ldr	r3, [r3, #0]
 80042ea:	689b      	ldr	r3, [r3, #8]
 80042ec:	f403 0300 	and.w	r3, r3, #8388608	; 0x800000
 80042f0:	2b00      	cmp	r3, #0
 80042f2:	d126      	bne.n	8004342 <HAL_ADCEx_InjectedConfigChannel+0x332>
      {
        SET_BIT(hadc->Instance->CR2, ADC_CR2_TSVREFE);
 80042f4:	687b      	ldr	r3, [r7, #4]
 80042f6:	681b      	ldr	r3, [r3, #0]
 80042f8:	689a      	ldr	r2, [r3, #8]
 80042fa:	687b      	ldr	r3, [r7, #4]
 80042fc:	681b      	ldr	r3, [r3, #0]
 80042fe:	f442 0200 	orr.w	r2, r2, #8388608	; 0x800000
 8004302:	609a      	str	r2, [r3, #8]
        
        if ((sConfigInjected->InjectedChannel == ADC_CHANNEL_TEMPSENSOR))
 8004304:	683b      	ldr	r3, [r7, #0]
 8004306:	681b      	ldr	r3, [r3, #0]
 8004308:	2b10      	cmp	r3, #16
 800430a:	d11a      	bne.n	8004342 <HAL_ADCEx_InjectedConfigChannel+0x332>
        {
          /* Delay for temperature sensor stabilization time */
          /* Compute number of CPU cycles to wait for */
          wait_loop_index = (ADC_TEMPSENSOR_DELAY_US * (SystemCoreClock / 1000000U));
 800430c:	4b14      	ldr	r3, [pc, #80]	; (8004360 <HAL_ADCEx_InjectedConfigChannel+0x350>)
 800430e:	681b      	ldr	r3, [r3, #0]
 8004310:	4a14      	ldr	r2, [pc, #80]	; (8004364 <HAL_ADCEx_InjectedConfigChannel+0x354>)
 8004312:	fba2 2303 	umull	r2, r3, r2, r3
 8004316:	0c9a      	lsrs	r2, r3, #18
 8004318:	4613      	mov	r3, r2
 800431a:	009b      	lsls	r3, r3, #2
 800431c:	4413      	add	r3, r2
 800431e:	005b      	lsls	r3, r3, #1
 8004320:	60bb      	str	r3, [r7, #8]
          while(wait_loop_index != 0U)
 8004322:	e002      	b.n	800432a <HAL_ADCEx_InjectedConfigChannel+0x31a>
          {
            wait_loop_index--;
 8004324:	68bb      	ldr	r3, [r7, #8]
 8004326:	3b01      	subs	r3, #1
 8004328:	60bb      	str	r3, [r7, #8]
          while(wait_loop_index != 0U)
 800432a:	68bb      	ldr	r3, [r7, #8]
 800432c:	2b00      	cmp	r3, #0
 800432e:	d1f9      	bne.n	8004324 <HAL_ADCEx_InjectedConfigChannel+0x314>
 8004330:	e007      	b.n	8004342 <HAL_ADCEx_InjectedConfigChannel+0x332>
      }
    }
    else
    {
      /* Update ADC state machine to error */
      SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8004332:	687b      	ldr	r3, [r7, #4]
 8004334:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8004336:	f043 0220 	orr.w	r2, r3, #32
 800433a:	687b      	ldr	r3, [r7, #4]
 800433c:	629a      	str	r2, [r3, #40]	; 0x28
      
      tmp_hal_status = HAL_ERROR;
 800433e:	2301      	movs	r3, #1
 8004340:	73fb      	strb	r3, [r7, #15]
    }
  }
  
  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 8004342:	687b      	ldr	r3, [r7, #4]
 8004344:	2200      	movs	r2, #0
 8004346:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
  
  /* Return function status */
  return tmp_hal_status;
 800434a:	7bfb      	ldrb	r3, [r7, #15]
}
 800434c:	4618      	mov	r0, r3
 800434e:	3710      	adds	r7, #16
 8004350:	46bd      	mov	sp, r7
 8004352:	bc90      	pop	{r4, r7}
 8004354:	4770      	bx	lr
 8004356:	bf00      	nop
 8004358:	40013c00 	.word	0x40013c00
 800435c:	40012400 	.word	0x40012400
 8004360:	20000000 	.word	0x20000000
 8004364:	431bde83 	.word	0x431bde83

08004368 <HAL_CAN_Init>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_CAN_Init(CAN_HandleTypeDef *hcan)
{
 8004368:	b580      	push	{r7, lr}
 800436a:	b084      	sub	sp, #16
 800436c:	af00      	add	r7, sp, #0
 800436e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Check CAN handle */
  if (hcan == NULL)
 8004370:	687b      	ldr	r3, [r7, #4]
 8004372:	2b00      	cmp	r3, #0
 8004374:	d101      	bne.n	800437a <HAL_CAN_Init+0x12>
  {
    return HAL_ERROR;
 8004376:	2301      	movs	r3, #1
 8004378:	e0ed      	b.n	8004556 <HAL_CAN_Init+0x1ee>
    /* Init the low level hardware: CLOCK, NVIC */
    hcan->MspInitCallback(hcan);
  }

#else
  if (hcan->State == HAL_CAN_STATE_RESET)
 800437a:	687b      	ldr	r3, [r7, #4]
 800437c:	f893 3020 	ldrb.w	r3, [r3, #32]
 8004380:	b2db      	uxtb	r3, r3
 8004382:	2b00      	cmp	r3, #0
 8004384:	d102      	bne.n	800438c <HAL_CAN_Init+0x24>
  {
    /* Init the low level hardware: CLOCK, NVIC */
    HAL_CAN_MspInit(hcan);
 8004386:	6878      	ldr	r0, [r7, #4]
 8004388:	f7fe fd9c 	bl	8002ec4 <HAL_CAN_MspInit>
  }
#endif /* (USE_HAL_CAN_REGISTER_CALLBACKS) */

  /* Request initialisation */
  SET_BIT(hcan->Instance->MCR, CAN_MCR_INRQ);
 800438c:	687b      	ldr	r3, [r7, #4]
 800438e:	681b      	ldr	r3, [r3, #0]
 8004390:	681a      	ldr	r2, [r3, #0]
 8004392:	687b      	ldr	r3, [r7, #4]
 8004394:	681b      	ldr	r3, [r3, #0]
 8004396:	f042 0201 	orr.w	r2, r2, #1
 800439a:	601a      	str	r2, [r3, #0]

  /* Get tick */
  tickstart = HAL_GetTick();
 800439c:	f7ff f848 	bl	8003430 <HAL_GetTick>
 80043a0:	60f8      	str	r0, [r7, #12]

  /* Wait initialisation acknowledge */
  while ((hcan->Instance->MSR & CAN_MSR_INAK) == 0U)
 80043a2:	e012      	b.n	80043ca <HAL_CAN_Init+0x62>
  {
    if ((HAL_GetTick() - tickstart) > CAN_TIMEOUT_VALUE)
 80043a4:	f7ff f844 	bl	8003430 <HAL_GetTick>
 80043a8:	4602      	mov	r2, r0
 80043aa:	68fb      	ldr	r3, [r7, #12]
 80043ac:	1ad3      	subs	r3, r2, r3
 80043ae:	2b0a      	cmp	r3, #10
 80043b0:	d90b      	bls.n	80043ca <HAL_CAN_Init+0x62>
    {
      /* Update error code */
      hcan->ErrorCode |= HAL_CAN_ERROR_TIMEOUT;
 80043b2:	687b      	ldr	r3, [r7, #4]
 80043b4:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80043b6:	f443 3200 	orr.w	r2, r3, #131072	; 0x20000
 80043ba:	687b      	ldr	r3, [r7, #4]
 80043bc:	625a      	str	r2, [r3, #36]	; 0x24

      /* Change CAN state */
      hcan->State = HAL_CAN_STATE_ERROR;
 80043be:	687b      	ldr	r3, [r7, #4]
 80043c0:	2205      	movs	r2, #5
 80043c2:	f883 2020 	strb.w	r2, [r3, #32]

      return HAL_ERROR;
 80043c6:	2301      	movs	r3, #1
 80043c8:	e0c5      	b.n	8004556 <HAL_CAN_Init+0x1ee>
  while ((hcan->Instance->MSR & CAN_MSR_INAK) == 0U)
 80043ca:	687b      	ldr	r3, [r7, #4]
 80043cc:	681b      	ldr	r3, [r3, #0]
 80043ce:	685b      	ldr	r3, [r3, #4]
 80043d0:	f003 0301 	and.w	r3, r3, #1
 80043d4:	2b00      	cmp	r3, #0
 80043d6:	d0e5      	beq.n	80043a4 <HAL_CAN_Init+0x3c>
    }
  }

  /* Exit from sleep mode */
  CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_SLEEP);
 80043d8:	687b      	ldr	r3, [r7, #4]
 80043da:	681b      	ldr	r3, [r3, #0]
 80043dc:	681a      	ldr	r2, [r3, #0]
 80043de:	687b      	ldr	r3, [r7, #4]
 80043e0:	681b      	ldr	r3, [r3, #0]
 80043e2:	f022 0202 	bic.w	r2, r2, #2
 80043e6:	601a      	str	r2, [r3, #0]

  /* Get tick */
  tickstart = HAL_GetTick();
 80043e8:	f7ff f822 	bl	8003430 <HAL_GetTick>
 80043ec:	60f8      	str	r0, [r7, #12]

  /* Check Sleep mode leave acknowledge */
  while ((hcan->Instance->MSR & CAN_MSR_SLAK) != 0U)
 80043ee:	e012      	b.n	8004416 <HAL_CAN_Init+0xae>
  {
    if ((HAL_GetTick() - tickstart) > CAN_TIMEOUT_VALUE)
 80043f0:	f7ff f81e 	bl	8003430 <HAL_GetTick>
 80043f4:	4602      	mov	r2, r0
 80043f6:	68fb      	ldr	r3, [r7, #12]
 80043f8:	1ad3      	subs	r3, r2, r3
 80043fa:	2b0a      	cmp	r3, #10
 80043fc:	d90b      	bls.n	8004416 <HAL_CAN_Init+0xae>
    {
      /* Update error code */
      hcan->ErrorCode |= HAL_CAN_ERROR_TIMEOUT;
 80043fe:	687b      	ldr	r3, [r7, #4]
 8004400:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004402:	f443 3200 	orr.w	r2, r3, #131072	; 0x20000
 8004406:	687b      	ldr	r3, [r7, #4]
 8004408:	625a      	str	r2, [r3, #36]	; 0x24

      /* Change CAN state */
      hcan->State = HAL_CAN_STATE_ERROR;
 800440a:	687b      	ldr	r3, [r7, #4]
 800440c:	2205      	movs	r2, #5
 800440e:	f883 2020 	strb.w	r2, [r3, #32]

      return HAL_ERROR;
 8004412:	2301      	movs	r3, #1
 8004414:	e09f      	b.n	8004556 <HAL_CAN_Init+0x1ee>
  while ((hcan->Instance->MSR & CAN_MSR_SLAK) != 0U)
 8004416:	687b      	ldr	r3, [r7, #4]
 8004418:	681b      	ldr	r3, [r3, #0]
 800441a:	685b      	ldr	r3, [r3, #4]
 800441c:	f003 0302 	and.w	r3, r3, #2
 8004420:	2b00      	cmp	r3, #0
 8004422:	d1e5      	bne.n	80043f0 <HAL_CAN_Init+0x88>
    }
  }

  /* Set the time triggered communication mode */
  if (hcan->Init.TimeTriggeredMode == ENABLE)
 8004424:	687b      	ldr	r3, [r7, #4]
 8004426:	7e1b      	ldrb	r3, [r3, #24]
 8004428:	2b01      	cmp	r3, #1
 800442a:	d108      	bne.n	800443e <HAL_CAN_Init+0xd6>
  {
    SET_BIT(hcan->Instance->MCR, CAN_MCR_TTCM);
 800442c:	687b      	ldr	r3, [r7, #4]
 800442e:	681b      	ldr	r3, [r3, #0]
 8004430:	681a      	ldr	r2, [r3, #0]
 8004432:	687b      	ldr	r3, [r7, #4]
 8004434:	681b      	ldr	r3, [r3, #0]
 8004436:	f042 0280 	orr.w	r2, r2, #128	; 0x80
 800443a:	601a      	str	r2, [r3, #0]
 800443c:	e007      	b.n	800444e <HAL_CAN_Init+0xe6>
  }
  else
  {
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_TTCM);
 800443e:	687b      	ldr	r3, [r7, #4]
 8004440:	681b      	ldr	r3, [r3, #0]
 8004442:	681a      	ldr	r2, [r3, #0]
 8004444:	687b      	ldr	r3, [r7, #4]
 8004446:	681b      	ldr	r3, [r3, #0]
 8004448:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 800444c:	601a      	str	r2, [r3, #0]
  }

  /* Set the automatic bus-off management */
  if (hcan->Init.AutoBusOff == ENABLE)
 800444e:	687b      	ldr	r3, [r7, #4]
 8004450:	7e5b      	ldrb	r3, [r3, #25]
 8004452:	2b01      	cmp	r3, #1
 8004454:	d108      	bne.n	8004468 <HAL_CAN_Init+0x100>
  {
    SET_BIT(hcan->Instance->MCR, CAN_MCR_ABOM);
 8004456:	687b      	ldr	r3, [r7, #4]
 8004458:	681b      	ldr	r3, [r3, #0]
 800445a:	681a      	ldr	r2, [r3, #0]
 800445c:	687b      	ldr	r3, [r7, #4]
 800445e:	681b      	ldr	r3, [r3, #0]
 8004460:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 8004464:	601a      	str	r2, [r3, #0]
 8004466:	e007      	b.n	8004478 <HAL_CAN_Init+0x110>
  }
  else
  {
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_ABOM);
 8004468:	687b      	ldr	r3, [r7, #4]
 800446a:	681b      	ldr	r3, [r3, #0]
 800446c:	681a      	ldr	r2, [r3, #0]
 800446e:	687b      	ldr	r3, [r7, #4]
 8004470:	681b      	ldr	r3, [r3, #0]
 8004472:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8004476:	601a      	str	r2, [r3, #0]
  }

  /* Set the automatic wake-up mode */
  if (hcan->Init.AutoWakeUp == ENABLE)
 8004478:	687b      	ldr	r3, [r7, #4]
 800447a:	7e9b      	ldrb	r3, [r3, #26]
 800447c:	2b01      	cmp	r3, #1
 800447e:	d108      	bne.n	8004492 <HAL_CAN_Init+0x12a>
  {
    SET_BIT(hcan->Instance->MCR, CAN_MCR_AWUM);
 8004480:	687b      	ldr	r3, [r7, #4]
 8004482:	681b      	ldr	r3, [r3, #0]
 8004484:	681a      	ldr	r2, [r3, #0]
 8004486:	687b      	ldr	r3, [r7, #4]
 8004488:	681b      	ldr	r3, [r3, #0]
 800448a:	f042 0220 	orr.w	r2, r2, #32
 800448e:	601a      	str	r2, [r3, #0]
 8004490:	e007      	b.n	80044a2 <HAL_CAN_Init+0x13a>
  }
  else
  {
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_AWUM);
 8004492:	687b      	ldr	r3, [r7, #4]
 8004494:	681b      	ldr	r3, [r3, #0]
 8004496:	681a      	ldr	r2, [r3, #0]
 8004498:	687b      	ldr	r3, [r7, #4]
 800449a:	681b      	ldr	r3, [r3, #0]
 800449c:	f022 0220 	bic.w	r2, r2, #32
 80044a0:	601a      	str	r2, [r3, #0]
  }

  /* Set the automatic retransmission */
  if (hcan->Init.AutoRetransmission == ENABLE)
 80044a2:	687b      	ldr	r3, [r7, #4]
 80044a4:	7edb      	ldrb	r3, [r3, #27]
 80044a6:	2b01      	cmp	r3, #1
 80044a8:	d108      	bne.n	80044bc <HAL_CAN_Init+0x154>
  {
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_NART);
 80044aa:	687b      	ldr	r3, [r7, #4]
 80044ac:	681b      	ldr	r3, [r3, #0]
 80044ae:	681a      	ldr	r2, [r3, #0]
 80044b0:	687b      	ldr	r3, [r7, #4]
 80044b2:	681b      	ldr	r3, [r3, #0]
 80044b4:	f022 0210 	bic.w	r2, r2, #16
 80044b8:	601a      	str	r2, [r3, #0]
 80044ba:	e007      	b.n	80044cc <HAL_CAN_Init+0x164>
  }
  else
  {
    SET_BIT(hcan->Instance->MCR, CAN_MCR_NART);
 80044bc:	687b      	ldr	r3, [r7, #4]
 80044be:	681b      	ldr	r3, [r3, #0]
 80044c0:	681a      	ldr	r2, [r3, #0]
 80044c2:	687b      	ldr	r3, [r7, #4]
 80044c4:	681b      	ldr	r3, [r3, #0]
 80044c6:	f042 0210 	orr.w	r2, r2, #16
 80044ca:	601a      	str	r2, [r3, #0]
  }

  /* Set the receive FIFO locked mode */
  if (hcan->Init.ReceiveFifoLocked == ENABLE)
 80044cc:	687b      	ldr	r3, [r7, #4]
 80044ce:	7f1b      	ldrb	r3, [r3, #28]
 80044d0:	2b01      	cmp	r3, #1
 80044d2:	d108      	bne.n	80044e6 <HAL_CAN_Init+0x17e>
  {
    SET_BIT(hcan->Instance->MCR, CAN_MCR_RFLM);
 80044d4:	687b      	ldr	r3, [r7, #4]
 80044d6:	681b      	ldr	r3, [r3, #0]
 80044d8:	681a      	ldr	r2, [r3, #0]
 80044da:	687b      	ldr	r3, [r7, #4]
 80044dc:	681b      	ldr	r3, [r3, #0]
 80044de:	f042 0208 	orr.w	r2, r2, #8
 80044e2:	601a      	str	r2, [r3, #0]
 80044e4:	e007      	b.n	80044f6 <HAL_CAN_Init+0x18e>
  }
  else
  {
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_RFLM);
 80044e6:	687b      	ldr	r3, [r7, #4]
 80044e8:	681b      	ldr	r3, [r3, #0]
 80044ea:	681a      	ldr	r2, [r3, #0]
 80044ec:	687b      	ldr	r3, [r7, #4]
 80044ee:	681b      	ldr	r3, [r3, #0]
 80044f0:	f022 0208 	bic.w	r2, r2, #8
 80044f4:	601a      	str	r2, [r3, #0]
  }

  /* Set the transmit FIFO priority */
  if (hcan->Init.TransmitFifoPriority == ENABLE)
 80044f6:	687b      	ldr	r3, [r7, #4]
 80044f8:	7f5b      	ldrb	r3, [r3, #29]
 80044fa:	2b01      	cmp	r3, #1
 80044fc:	d108      	bne.n	8004510 <HAL_CAN_Init+0x1a8>
  {
    SET_BIT(hcan->Instance->MCR, CAN_MCR_TXFP);
 80044fe:	687b      	ldr	r3, [r7, #4]
 8004500:	681b      	ldr	r3, [r3, #0]
 8004502:	681a      	ldr	r2, [r3, #0]
 8004504:	687b      	ldr	r3, [r7, #4]
 8004506:	681b      	ldr	r3, [r3, #0]
 8004508:	f042 0204 	orr.w	r2, r2, #4
 800450c:	601a      	str	r2, [r3, #0]
 800450e:	e007      	b.n	8004520 <HAL_CAN_Init+0x1b8>
  }
  else
  {
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_TXFP);
 8004510:	687b      	ldr	r3, [r7, #4]
 8004512:	681b      	ldr	r3, [r3, #0]
 8004514:	681a      	ldr	r2, [r3, #0]
 8004516:	687b      	ldr	r3, [r7, #4]
 8004518:	681b      	ldr	r3, [r3, #0]
 800451a:	f022 0204 	bic.w	r2, r2, #4
 800451e:	601a      	str	r2, [r3, #0]
  }

  /* Set the bit timing register */
  WRITE_REG(hcan->Instance->BTR, (uint32_t)(hcan->Init.Mode           |
 8004520:	687b      	ldr	r3, [r7, #4]
 8004522:	689a      	ldr	r2, [r3, #8]
 8004524:	687b      	ldr	r3, [r7, #4]
 8004526:	68db      	ldr	r3, [r3, #12]
 8004528:	431a      	orrs	r2, r3
 800452a:	687b      	ldr	r3, [r7, #4]
 800452c:	691b      	ldr	r3, [r3, #16]
 800452e:	431a      	orrs	r2, r3
 8004530:	687b      	ldr	r3, [r7, #4]
 8004532:	695b      	ldr	r3, [r3, #20]
 8004534:	ea42 0103 	orr.w	r1, r2, r3
 8004538:	687b      	ldr	r3, [r7, #4]
 800453a:	685b      	ldr	r3, [r3, #4]
 800453c:	1e5a      	subs	r2, r3, #1
 800453e:	687b      	ldr	r3, [r7, #4]
 8004540:	681b      	ldr	r3, [r3, #0]
 8004542:	430a      	orrs	r2, r1
 8004544:	61da      	str	r2, [r3, #28]
                                            hcan->Init.TimeSeg1       |
                                            hcan->Init.TimeSeg2       |
                                            (hcan->Init.Prescaler - 1U)));

  /* Initialize the error code */
  hcan->ErrorCode = HAL_CAN_ERROR_NONE;
 8004546:	687b      	ldr	r3, [r7, #4]
 8004548:	2200      	movs	r2, #0
 800454a:	625a      	str	r2, [r3, #36]	; 0x24

  /* Initialize the CAN state */
  hcan->State = HAL_CAN_STATE_READY;
 800454c:	687b      	ldr	r3, [r7, #4]
 800454e:	2201      	movs	r2, #1
 8004550:	f883 2020 	strb.w	r2, [r3, #32]

  /* Return function status */
  return HAL_OK;
 8004554:	2300      	movs	r3, #0
}
 8004556:	4618      	mov	r0, r3
 8004558:	3710      	adds	r7, #16
 800455a:	46bd      	mov	sp, r7
 800455c:	bd80      	pop	{r7, pc}
	...

08004560 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8004560:	b480      	push	{r7}
 8004562:	b085      	sub	sp, #20
 8004564:	af00      	add	r7, sp, #0
 8004566:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8004568:	687b      	ldr	r3, [r7, #4]
 800456a:	f003 0307 	and.w	r3, r3, #7
 800456e:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8004570:	4b0c      	ldr	r3, [pc, #48]	; (80045a4 <__NVIC_SetPriorityGrouping+0x44>)
 8004572:	68db      	ldr	r3, [r3, #12]
 8004574:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8004576:	68ba      	ldr	r2, [r7, #8]
 8004578:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 800457c:	4013      	ands	r3, r2
 800457e:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos) );               /* Insert write key and priority group */
 8004580:	68fb      	ldr	r3, [r7, #12]
 8004582:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8004584:	68bb      	ldr	r3, [r7, #8]
 8004586:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8004588:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 800458c:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8004590:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8004592:	4a04      	ldr	r2, [pc, #16]	; (80045a4 <__NVIC_SetPriorityGrouping+0x44>)
 8004594:	68bb      	ldr	r3, [r7, #8]
 8004596:	60d3      	str	r3, [r2, #12]
}
 8004598:	bf00      	nop
 800459a:	3714      	adds	r7, #20
 800459c:	46bd      	mov	sp, r7
 800459e:	bc80      	pop	{r7}
 80045a0:	4770      	bx	lr
 80045a2:	bf00      	nop
 80045a4:	e000ed00 	.word	0xe000ed00

080045a8 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 80045a8:	b480      	push	{r7}
 80045aa:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 80045ac:	4b04      	ldr	r3, [pc, #16]	; (80045c0 <__NVIC_GetPriorityGrouping+0x18>)
 80045ae:	68db      	ldr	r3, [r3, #12]
 80045b0:	0a1b      	lsrs	r3, r3, #8
 80045b2:	f003 0307 	and.w	r3, r3, #7
}
 80045b6:	4618      	mov	r0, r3
 80045b8:	46bd      	mov	sp, r7
 80045ba:	bc80      	pop	{r7}
 80045bc:	4770      	bx	lr
 80045be:	bf00      	nop
 80045c0:	e000ed00 	.word	0xe000ed00

080045c4 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 80045c4:	b480      	push	{r7}
 80045c6:	b083      	sub	sp, #12
 80045c8:	af00      	add	r7, sp, #0
 80045ca:	4603      	mov	r3, r0
 80045cc:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 80045ce:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80045d2:	2b00      	cmp	r3, #0
 80045d4:	db0b      	blt.n	80045ee <__NVIC_EnableIRQ+0x2a>
  {
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 80045d6:	79fb      	ldrb	r3, [r7, #7]
 80045d8:	f003 021f 	and.w	r2, r3, #31
 80045dc:	4906      	ldr	r1, [pc, #24]	; (80045f8 <__NVIC_EnableIRQ+0x34>)
 80045de:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80045e2:	095b      	lsrs	r3, r3, #5
 80045e4:	2001      	movs	r0, #1
 80045e6:	fa00 f202 	lsl.w	r2, r0, r2
 80045ea:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  }
}
 80045ee:	bf00      	nop
 80045f0:	370c      	adds	r7, #12
 80045f2:	46bd      	mov	sp, r7
 80045f4:	bc80      	pop	{r7}
 80045f6:	4770      	bx	lr
 80045f8:	e000e100 	.word	0xe000e100

080045fc <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 80045fc:	b480      	push	{r7}
 80045fe:	b083      	sub	sp, #12
 8004600:	af00      	add	r7, sp, #0
 8004602:	4603      	mov	r3, r0
 8004604:	6039      	str	r1, [r7, #0]
 8004606:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8004608:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800460c:	2b00      	cmp	r3, #0
 800460e:	db0a      	blt.n	8004626 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8004610:	683b      	ldr	r3, [r7, #0]
 8004612:	b2da      	uxtb	r2, r3
 8004614:	490c      	ldr	r1, [pc, #48]	; (8004648 <__NVIC_SetPriority+0x4c>)
 8004616:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800461a:	0112      	lsls	r2, r2, #4
 800461c:	b2d2      	uxtb	r2, r2
 800461e:	440b      	add	r3, r1
 8004620:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8004624:	e00a      	b.n	800463c <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8004626:	683b      	ldr	r3, [r7, #0]
 8004628:	b2da      	uxtb	r2, r3
 800462a:	4908      	ldr	r1, [pc, #32]	; (800464c <__NVIC_SetPriority+0x50>)
 800462c:	79fb      	ldrb	r3, [r7, #7]
 800462e:	f003 030f 	and.w	r3, r3, #15
 8004632:	3b04      	subs	r3, #4
 8004634:	0112      	lsls	r2, r2, #4
 8004636:	b2d2      	uxtb	r2, r2
 8004638:	440b      	add	r3, r1
 800463a:	761a      	strb	r2, [r3, #24]
}
 800463c:	bf00      	nop
 800463e:	370c      	adds	r7, #12
 8004640:	46bd      	mov	sp, r7
 8004642:	bc80      	pop	{r7}
 8004644:	4770      	bx	lr
 8004646:	bf00      	nop
 8004648:	e000e100 	.word	0xe000e100
 800464c:	e000ed00 	.word	0xe000ed00

08004650 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8004650:	b480      	push	{r7}
 8004652:	b089      	sub	sp, #36	; 0x24
 8004654:	af00      	add	r7, sp, #0
 8004656:	60f8      	str	r0, [r7, #12]
 8004658:	60b9      	str	r1, [r7, #8]
 800465a:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 800465c:	68fb      	ldr	r3, [r7, #12]
 800465e:	f003 0307 	and.w	r3, r3, #7
 8004662:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8004664:	69fb      	ldr	r3, [r7, #28]
 8004666:	f1c3 0307 	rsb	r3, r3, #7
 800466a:	2b04      	cmp	r3, #4
 800466c:	bf28      	it	cs
 800466e:	2304      	movcs	r3, #4
 8004670:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8004672:	69fb      	ldr	r3, [r7, #28]
 8004674:	3304      	adds	r3, #4
 8004676:	2b06      	cmp	r3, #6
 8004678:	d902      	bls.n	8004680 <NVIC_EncodePriority+0x30>
 800467a:	69fb      	ldr	r3, [r7, #28]
 800467c:	3b03      	subs	r3, #3
 800467e:	e000      	b.n	8004682 <NVIC_EncodePriority+0x32>
 8004680:	2300      	movs	r3, #0
 8004682:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8004684:	f04f 32ff 	mov.w	r2, #4294967295
 8004688:	69bb      	ldr	r3, [r7, #24]
 800468a:	fa02 f303 	lsl.w	r3, r2, r3
 800468e:	43da      	mvns	r2, r3
 8004690:	68bb      	ldr	r3, [r7, #8]
 8004692:	401a      	ands	r2, r3
 8004694:	697b      	ldr	r3, [r7, #20]
 8004696:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8004698:	f04f 31ff 	mov.w	r1, #4294967295
 800469c:	697b      	ldr	r3, [r7, #20]
 800469e:	fa01 f303 	lsl.w	r3, r1, r3
 80046a2:	43d9      	mvns	r1, r3
 80046a4:	687b      	ldr	r3, [r7, #4]
 80046a6:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80046a8:	4313      	orrs	r3, r2
         );
}
 80046aa:	4618      	mov	r0, r3
 80046ac:	3724      	adds	r7, #36	; 0x24
 80046ae:	46bd      	mov	sp, r7
 80046b0:	bc80      	pop	{r7}
 80046b2:	4770      	bx	lr

080046b4 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 80046b4:	b580      	push	{r7, lr}
 80046b6:	b082      	sub	sp, #8
 80046b8:	af00      	add	r7, sp, #0
 80046ba:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 80046bc:	687b      	ldr	r3, [r7, #4]
 80046be:	3b01      	subs	r3, #1
 80046c0:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 80046c4:	d301      	bcc.n	80046ca <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 80046c6:	2301      	movs	r3, #1
 80046c8:	e00f      	b.n	80046ea <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 80046ca:	4a0a      	ldr	r2, [pc, #40]	; (80046f4 <SysTick_Config+0x40>)
 80046cc:	687b      	ldr	r3, [r7, #4]
 80046ce:	3b01      	subs	r3, #1
 80046d0:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 80046d2:	210f      	movs	r1, #15
 80046d4:	f04f 30ff 	mov.w	r0, #4294967295
 80046d8:	f7ff ff90 	bl	80045fc <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 80046dc:	4b05      	ldr	r3, [pc, #20]	; (80046f4 <SysTick_Config+0x40>)
 80046de:	2200      	movs	r2, #0
 80046e0:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 80046e2:	4b04      	ldr	r3, [pc, #16]	; (80046f4 <SysTick_Config+0x40>)
 80046e4:	2207      	movs	r2, #7
 80046e6:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 80046e8:	2300      	movs	r3, #0
}
 80046ea:	4618      	mov	r0, r3
 80046ec:	3708      	adds	r7, #8
 80046ee:	46bd      	mov	sp, r7
 80046f0:	bd80      	pop	{r7, pc}
 80046f2:	bf00      	nop
 80046f4:	e000e010 	.word	0xe000e010

080046f8 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 80046f8:	b580      	push	{r7, lr}
 80046fa:	b082      	sub	sp, #8
 80046fc:	af00      	add	r7, sp, #0
 80046fe:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8004700:	6878      	ldr	r0, [r7, #4]
 8004702:	f7ff ff2d 	bl	8004560 <__NVIC_SetPriorityGrouping>
}
 8004706:	bf00      	nop
 8004708:	3708      	adds	r7, #8
 800470a:	46bd      	mov	sp, r7
 800470c:	bd80      	pop	{r7, pc}

0800470e <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 800470e:	b580      	push	{r7, lr}
 8004710:	b086      	sub	sp, #24
 8004712:	af00      	add	r7, sp, #0
 8004714:	4603      	mov	r3, r0
 8004716:	60b9      	str	r1, [r7, #8]
 8004718:	607a      	str	r2, [r7, #4]
 800471a:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 800471c:	2300      	movs	r3, #0
 800471e:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 8004720:	f7ff ff42 	bl	80045a8 <__NVIC_GetPriorityGrouping>
 8004724:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8004726:	687a      	ldr	r2, [r7, #4]
 8004728:	68b9      	ldr	r1, [r7, #8]
 800472a:	6978      	ldr	r0, [r7, #20]
 800472c:	f7ff ff90 	bl	8004650 <NVIC_EncodePriority>
 8004730:	4602      	mov	r2, r0
 8004732:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8004736:	4611      	mov	r1, r2
 8004738:	4618      	mov	r0, r3
 800473a:	f7ff ff5f 	bl	80045fc <__NVIC_SetPriority>
}
 800473e:	bf00      	nop
 8004740:	3718      	adds	r7, #24
 8004742:	46bd      	mov	sp, r7
 8004744:	bd80      	pop	{r7, pc}

08004746 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f10xxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8004746:	b580      	push	{r7, lr}
 8004748:	b082      	sub	sp, #8
 800474a:	af00      	add	r7, sp, #0
 800474c:	4603      	mov	r3, r0
 800474e:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));

  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8004750:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8004754:	4618      	mov	r0, r3
 8004756:	f7ff ff35 	bl	80045c4 <__NVIC_EnableIRQ>
}
 800475a:	bf00      	nop
 800475c:	3708      	adds	r7, #8
 800475e:	46bd      	mov	sp, r7
 8004760:	bd80      	pop	{r7, pc}

08004762 <HAL_SYSTICK_Config>:
  * @param  TicksNumb: Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8004762:	b580      	push	{r7, lr}
 8004764:	b082      	sub	sp, #8
 8004766:	af00      	add	r7, sp, #0
 8004768:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 800476a:	6878      	ldr	r0, [r7, #4]
 800476c:	f7ff ffa2 	bl	80046b4 <SysTick_Config>
 8004770:	4603      	mov	r3, r0
}
 8004772:	4618      	mov	r0, r3
 8004774:	3708      	adds	r7, #8
 8004776:	46bd      	mov	sp, r7
 8004778:	bd80      	pop	{r7, pc}
	...

0800477c <HAL_DMA_Init>:
  * @param  hdma: Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Init(DMA_HandleTypeDef *hdma)
{
 800477c:	b480      	push	{r7}
 800477e:	b085      	sub	sp, #20
 8004780:	af00      	add	r7, sp, #0
 8004782:	6078      	str	r0, [r7, #4]
  uint32_t tmp = 0U;
 8004784:	2300      	movs	r3, #0
 8004786:	60fb      	str	r3, [r7, #12]

  /* Check the DMA handle allocation */
  if(hdma == NULL)
 8004788:	687b      	ldr	r3, [r7, #4]
 800478a:	2b00      	cmp	r3, #0
 800478c:	d101      	bne.n	8004792 <HAL_DMA_Init+0x16>
  {
    return HAL_ERROR;
 800478e:	2301      	movs	r3, #1
 8004790:	e059      	b.n	8004846 <HAL_DMA_Init+0xca>
  assert_param(IS_DMA_MODE(hdma->Init.Mode));
  assert_param(IS_DMA_PRIORITY(hdma->Init.Priority));

#if defined (DMA2)
  /* calculation of the channel index */
  if ((uint32_t)(hdma->Instance) < (uint32_t)(DMA2_Channel1))
 8004792:	687b      	ldr	r3, [r7, #4]
 8004794:	681b      	ldr	r3, [r3, #0]
 8004796:	461a      	mov	r2, r3
 8004798:	4b2d      	ldr	r3, [pc, #180]	; (8004850 <HAL_DMA_Init+0xd4>)
 800479a:	429a      	cmp	r2, r3
 800479c:	d80f      	bhi.n	80047be <HAL_DMA_Init+0x42>
  {
    /* DMA1 */
    hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA1_Channel1) / ((uint32_t)DMA1_Channel2 - (uint32_t)DMA1_Channel1)) << 2;
 800479e:	687b      	ldr	r3, [r7, #4]
 80047a0:	681b      	ldr	r3, [r3, #0]
 80047a2:	461a      	mov	r2, r3
 80047a4:	4b2b      	ldr	r3, [pc, #172]	; (8004854 <HAL_DMA_Init+0xd8>)
 80047a6:	4413      	add	r3, r2
 80047a8:	4a2b      	ldr	r2, [pc, #172]	; (8004858 <HAL_DMA_Init+0xdc>)
 80047aa:	fba2 2303 	umull	r2, r3, r2, r3
 80047ae:	091b      	lsrs	r3, r3, #4
 80047b0:	009a      	lsls	r2, r3, #2
 80047b2:	687b      	ldr	r3, [r7, #4]
 80047b4:	641a      	str	r2, [r3, #64]	; 0x40
    hdma->DmaBaseAddress = DMA1;
 80047b6:	687b      	ldr	r3, [r7, #4]
 80047b8:	4a28      	ldr	r2, [pc, #160]	; (800485c <HAL_DMA_Init+0xe0>)
 80047ba:	63da      	str	r2, [r3, #60]	; 0x3c
 80047bc:	e00e      	b.n	80047dc <HAL_DMA_Init+0x60>
  }
  else 
  {
    /* DMA2 */
    hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA2_Channel1) / ((uint32_t)DMA2_Channel2 - (uint32_t)DMA2_Channel1)) << 2;
 80047be:	687b      	ldr	r3, [r7, #4]
 80047c0:	681b      	ldr	r3, [r3, #0]
 80047c2:	461a      	mov	r2, r3
 80047c4:	4b26      	ldr	r3, [pc, #152]	; (8004860 <HAL_DMA_Init+0xe4>)
 80047c6:	4413      	add	r3, r2
 80047c8:	4a23      	ldr	r2, [pc, #140]	; (8004858 <HAL_DMA_Init+0xdc>)
 80047ca:	fba2 2303 	umull	r2, r3, r2, r3
 80047ce:	091b      	lsrs	r3, r3, #4
 80047d0:	009a      	lsls	r2, r3, #2
 80047d2:	687b      	ldr	r3, [r7, #4]
 80047d4:	641a      	str	r2, [r3, #64]	; 0x40
    hdma->DmaBaseAddress = DMA2;
 80047d6:	687b      	ldr	r3, [r7, #4]
 80047d8:	4a22      	ldr	r2, [pc, #136]	; (8004864 <HAL_DMA_Init+0xe8>)
 80047da:	63da      	str	r2, [r3, #60]	; 0x3c
  hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA1_Channel1) / ((uint32_t)DMA1_Channel2 - (uint32_t)DMA1_Channel1)) << 2;
  hdma->DmaBaseAddress = DMA1;
#endif /* DMA2 */

  /* Change DMA peripheral state */
  hdma->State = HAL_DMA_STATE_BUSY;
 80047dc:	687b      	ldr	r3, [r7, #4]
 80047de:	2202      	movs	r2, #2
 80047e0:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21

  /* Get the CR register value */
  tmp = hdma->Instance->CCR;
 80047e4:	687b      	ldr	r3, [r7, #4]
 80047e6:	681b      	ldr	r3, [r3, #0]
 80047e8:	681b      	ldr	r3, [r3, #0]
 80047ea:	60fb      	str	r3, [r7, #12]

  /* Clear PL, MSIZE, PSIZE, MINC, PINC, CIRC and DIR bits */
  tmp &= ((uint32_t)~(DMA_CCR_PL    | DMA_CCR_MSIZE  | DMA_CCR_PSIZE  | \
 80047ec:	68fb      	ldr	r3, [r7, #12]
 80047ee:	f423 537f 	bic.w	r3, r3, #16320	; 0x3fc0
 80047f2:	f023 0330 	bic.w	r3, r3, #48	; 0x30
 80047f6:	60fb      	str	r3, [r7, #12]
                      DMA_CCR_MINC  | DMA_CCR_PINC   | DMA_CCR_CIRC   | \
                      DMA_CCR_DIR));

  /* Prepare the DMA Channel configuration */
  tmp |=  hdma->Init.Direction        |
 80047f8:	687b      	ldr	r3, [r7, #4]
 80047fa:	685a      	ldr	r2, [r3, #4]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 80047fc:	687b      	ldr	r3, [r7, #4]
 80047fe:	689b      	ldr	r3, [r3, #8]
  tmp |=  hdma->Init.Direction        |
 8004800:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8004802:	687b      	ldr	r3, [r7, #4]
 8004804:	68db      	ldr	r3, [r3, #12]
 8004806:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8004808:	687b      	ldr	r3, [r7, #4]
 800480a:	691b      	ldr	r3, [r3, #16]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 800480c:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 800480e:	687b      	ldr	r3, [r7, #4]
 8004810:	695b      	ldr	r3, [r3, #20]
 8004812:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 8004814:	687b      	ldr	r3, [r7, #4]
 8004816:	699b      	ldr	r3, [r3, #24]
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8004818:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 800481a:	687b      	ldr	r3, [r7, #4]
 800481c:	69db      	ldr	r3, [r3, #28]
 800481e:	4313      	orrs	r3, r2
  tmp |=  hdma->Init.Direction        |
 8004820:	68fa      	ldr	r2, [r7, #12]
 8004822:	4313      	orrs	r3, r2
 8004824:	60fb      	str	r3, [r7, #12]

  /* Write to DMA Channel CR register */
  hdma->Instance->CCR = tmp;
 8004826:	687b      	ldr	r3, [r7, #4]
 8004828:	681b      	ldr	r3, [r3, #0]
 800482a:	68fa      	ldr	r2, [r7, #12]
 800482c:	601a      	str	r2, [r3, #0]

  /* Initialise the error code */
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 800482e:	687b      	ldr	r3, [r7, #4]
 8004830:	2200      	movs	r2, #0
 8004832:	639a      	str	r2, [r3, #56]	; 0x38

  /* Initialize the DMA state*/
  hdma->State = HAL_DMA_STATE_READY;
 8004834:	687b      	ldr	r3, [r7, #4]
 8004836:	2201      	movs	r2, #1
 8004838:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21
  /* Allocate lock resource and initialize it */
  hdma->Lock = HAL_UNLOCKED;
 800483c:	687b      	ldr	r3, [r7, #4]
 800483e:	2200      	movs	r2, #0
 8004840:	f883 2020 	strb.w	r2, [r3, #32]

  return HAL_OK;
 8004844:	2300      	movs	r3, #0
}
 8004846:	4618      	mov	r0, r3
 8004848:	3714      	adds	r7, #20
 800484a:	46bd      	mov	sp, r7
 800484c:	bc80      	pop	{r7}
 800484e:	4770      	bx	lr
 8004850:	40020407 	.word	0x40020407
 8004854:	bffdfff8 	.word	0xbffdfff8
 8004858:	cccccccd 	.word	0xcccccccd
 800485c:	40020000 	.word	0x40020000
 8004860:	bffdfbf8 	.word	0xbffdfbf8
 8004864:	40020400 	.word	0x40020400

08004868 <HAL_DMA_Start_IT>:
  * @param  DstAddress: The destination memory Buffer address
  * @param  DataLength: The length of data to be transferred from source to destination
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Start_IT(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 8004868:	b580      	push	{r7, lr}
 800486a:	b086      	sub	sp, #24
 800486c:	af00      	add	r7, sp, #0
 800486e:	60f8      	str	r0, [r7, #12]
 8004870:	60b9      	str	r1, [r7, #8]
 8004872:	607a      	str	r2, [r7, #4]
 8004874:	603b      	str	r3, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 8004876:	2300      	movs	r3, #0
 8004878:	75fb      	strb	r3, [r7, #23]

  /* Check the parameters */
  assert_param(IS_DMA_BUFFER_SIZE(DataLength));

  /* Process locked */
  __HAL_LOCK(hdma);
 800487a:	68fb      	ldr	r3, [r7, #12]
 800487c:	f893 3020 	ldrb.w	r3, [r3, #32]
 8004880:	2b01      	cmp	r3, #1
 8004882:	d101      	bne.n	8004888 <HAL_DMA_Start_IT+0x20>
 8004884:	2302      	movs	r3, #2
 8004886:	e04b      	b.n	8004920 <HAL_DMA_Start_IT+0xb8>
 8004888:	68fb      	ldr	r3, [r7, #12]
 800488a:	2201      	movs	r2, #1
 800488c:	f883 2020 	strb.w	r2, [r3, #32]
  
  if(HAL_DMA_STATE_READY == hdma->State)
 8004890:	68fb      	ldr	r3, [r7, #12]
 8004892:	f893 3021 	ldrb.w	r3, [r3, #33]	; 0x21
 8004896:	b2db      	uxtb	r3, r3
 8004898:	2b01      	cmp	r3, #1
 800489a:	d13a      	bne.n	8004912 <HAL_DMA_Start_IT+0xaa>
  {
    /* Change DMA peripheral state */
    hdma->State = HAL_DMA_STATE_BUSY;
 800489c:	68fb      	ldr	r3, [r7, #12]
 800489e:	2202      	movs	r2, #2
 80048a0:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21
    hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 80048a4:	68fb      	ldr	r3, [r7, #12]
 80048a6:	2200      	movs	r2, #0
 80048a8:	639a      	str	r2, [r3, #56]	; 0x38
    
    /* Disable the peripheral */
    __HAL_DMA_DISABLE(hdma);
 80048aa:	68fb      	ldr	r3, [r7, #12]
 80048ac:	681b      	ldr	r3, [r3, #0]
 80048ae:	681a      	ldr	r2, [r3, #0]
 80048b0:	68fb      	ldr	r3, [r7, #12]
 80048b2:	681b      	ldr	r3, [r3, #0]
 80048b4:	f022 0201 	bic.w	r2, r2, #1
 80048b8:	601a      	str	r2, [r3, #0]
    
    /* Configure the source, destination address and the data length & clear flags*/
    DMA_SetConfig(hdma, SrcAddress, DstAddress, DataLength);
 80048ba:	683b      	ldr	r3, [r7, #0]
 80048bc:	687a      	ldr	r2, [r7, #4]
 80048be:	68b9      	ldr	r1, [r7, #8]
 80048c0:	68f8      	ldr	r0, [r7, #12]
 80048c2:	f000 fbb1 	bl	8005028 <DMA_SetConfig>
    
    /* Enable the transfer complete interrupt */
    /* Enable the transfer Error interrupt */
    if(NULL != hdma->XferHalfCpltCallback)
 80048c6:	68fb      	ldr	r3, [r7, #12]
 80048c8:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80048ca:	2b00      	cmp	r3, #0
 80048cc:	d008      	beq.n	80048e0 <HAL_DMA_Start_IT+0x78>
    {
      /* Enable the Half transfer complete interrupt as well */
      __HAL_DMA_ENABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 80048ce:	68fb      	ldr	r3, [r7, #12]
 80048d0:	681b      	ldr	r3, [r3, #0]
 80048d2:	681a      	ldr	r2, [r3, #0]
 80048d4:	68fb      	ldr	r3, [r7, #12]
 80048d6:	681b      	ldr	r3, [r3, #0]
 80048d8:	f042 020e 	orr.w	r2, r2, #14
 80048dc:	601a      	str	r2, [r3, #0]
 80048de:	e00f      	b.n	8004900 <HAL_DMA_Start_IT+0x98>
    }
    else
    {
      __HAL_DMA_DISABLE_IT(hdma, DMA_IT_HT);
 80048e0:	68fb      	ldr	r3, [r7, #12]
 80048e2:	681b      	ldr	r3, [r3, #0]
 80048e4:	681a      	ldr	r2, [r3, #0]
 80048e6:	68fb      	ldr	r3, [r7, #12]
 80048e8:	681b      	ldr	r3, [r3, #0]
 80048ea:	f022 0204 	bic.w	r2, r2, #4
 80048ee:	601a      	str	r2, [r3, #0]
      __HAL_DMA_ENABLE_IT(hdma, (DMA_IT_TC | DMA_IT_TE));
 80048f0:	68fb      	ldr	r3, [r7, #12]
 80048f2:	681b      	ldr	r3, [r3, #0]
 80048f4:	681a      	ldr	r2, [r3, #0]
 80048f6:	68fb      	ldr	r3, [r7, #12]
 80048f8:	681b      	ldr	r3, [r3, #0]
 80048fa:	f042 020a 	orr.w	r2, r2, #10
 80048fe:	601a      	str	r2, [r3, #0]
    }
    /* Enable the Peripheral */
    __HAL_DMA_ENABLE(hdma);
 8004900:	68fb      	ldr	r3, [r7, #12]
 8004902:	681b      	ldr	r3, [r3, #0]
 8004904:	681a      	ldr	r2, [r3, #0]
 8004906:	68fb      	ldr	r3, [r7, #12]
 8004908:	681b      	ldr	r3, [r3, #0]
 800490a:	f042 0201 	orr.w	r2, r2, #1
 800490e:	601a      	str	r2, [r3, #0]
 8004910:	e005      	b.n	800491e <HAL_DMA_Start_IT+0xb6>
  }
  else
  {      
    /* Process Unlocked */
    __HAL_UNLOCK(hdma); 
 8004912:	68fb      	ldr	r3, [r7, #12]
 8004914:	2200      	movs	r2, #0
 8004916:	f883 2020 	strb.w	r2, [r3, #32]

    /* Remain BUSY */
    status = HAL_BUSY;
 800491a:	2302      	movs	r3, #2
 800491c:	75fb      	strb	r3, [r7, #23]
  }    
  return status;
 800491e:	7dfb      	ldrb	r3, [r7, #23]
}
 8004920:	4618      	mov	r0, r3
 8004922:	3718      	adds	r7, #24
 8004924:	46bd      	mov	sp, r7
 8004926:	bd80      	pop	{r7, pc}

08004928 <HAL_DMA_Abort>:
  * @param  hdma: pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort(DMA_HandleTypeDef *hdma)
{
 8004928:	b480      	push	{r7}
 800492a:	b085      	sub	sp, #20
 800492c:	af00      	add	r7, sp, #0
 800492e:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8004930:	2300      	movs	r3, #0
 8004932:	73fb      	strb	r3, [r7, #15]
  
  if(hdma->State != HAL_DMA_STATE_BUSY)
 8004934:	687b      	ldr	r3, [r7, #4]
 8004936:	f893 3021 	ldrb.w	r3, [r3, #33]	; 0x21
 800493a:	b2db      	uxtb	r3, r3
 800493c:	2b02      	cmp	r3, #2
 800493e:	d008      	beq.n	8004952 <HAL_DMA_Abort+0x2a>
  {
    /* no transfer ongoing */
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8004940:	687b      	ldr	r3, [r7, #4]
 8004942:	2204      	movs	r2, #4
 8004944:	639a      	str	r2, [r3, #56]	; 0x38
    
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8004946:	687b      	ldr	r3, [r7, #4]
 8004948:	2200      	movs	r2, #0
 800494a:	f883 2020 	strb.w	r2, [r3, #32]
    
    return HAL_ERROR;
 800494e:	2301      	movs	r3, #1
 8004950:	e020      	b.n	8004994 <HAL_DMA_Abort+0x6c>
  }
  else

  {
    /* Disable DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 8004952:	687b      	ldr	r3, [r7, #4]
 8004954:	681b      	ldr	r3, [r3, #0]
 8004956:	681a      	ldr	r2, [r3, #0]
 8004958:	687b      	ldr	r3, [r7, #4]
 800495a:	681b      	ldr	r3, [r3, #0]
 800495c:	f022 020e 	bic.w	r2, r2, #14
 8004960:	601a      	str	r2, [r3, #0]
      
    /* Disable the channel */
    __HAL_DMA_DISABLE(hdma);
 8004962:	687b      	ldr	r3, [r7, #4]
 8004964:	681b      	ldr	r3, [r3, #0]
 8004966:	681a      	ldr	r2, [r3, #0]
 8004968:	687b      	ldr	r3, [r7, #4]
 800496a:	681b      	ldr	r3, [r3, #0]
 800496c:	f022 0201 	bic.w	r2, r2, #1
 8004970:	601a      	str	r2, [r3, #0]
      
    /* Clear all flags */
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << hdma->ChannelIndex);
 8004972:	687b      	ldr	r3, [r7, #4]
 8004974:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8004976:	687b      	ldr	r3, [r7, #4]
 8004978:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800497a:	2101      	movs	r1, #1
 800497c:	fa01 f202 	lsl.w	r2, r1, r2
 8004980:	605a      	str	r2, [r3, #4]
  }
  /* Change the DMA state */
  hdma->State = HAL_DMA_STATE_READY;
 8004982:	687b      	ldr	r3, [r7, #4]
 8004984:	2201      	movs	r2, #1
 8004986:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21

  /* Process Unlocked */
  __HAL_UNLOCK(hdma);      
 800498a:	687b      	ldr	r3, [r7, #4]
 800498c:	2200      	movs	r2, #0
 800498e:	f883 2020 	strb.w	r2, [r3, #32]
  
  return status; 
 8004992:	7bfb      	ldrb	r3, [r7, #15]
}
 8004994:	4618      	mov	r0, r3
 8004996:	3714      	adds	r7, #20
 8004998:	46bd      	mov	sp, r7
 800499a:	bc80      	pop	{r7}
 800499c:	4770      	bx	lr
	...

080049a0 <HAL_DMA_Abort_IT>:
  * @param  hdma  : pointer to a DMA_HandleTypeDef structure that contains
  *                 the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *hdma)
{  
 80049a0:	b580      	push	{r7, lr}
 80049a2:	b084      	sub	sp, #16
 80049a4:	af00      	add	r7, sp, #0
 80049a6:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 80049a8:	2300      	movs	r3, #0
 80049aa:	73fb      	strb	r3, [r7, #15]
  
  if(HAL_DMA_STATE_BUSY != hdma->State)
 80049ac:	687b      	ldr	r3, [r7, #4]
 80049ae:	f893 3021 	ldrb.w	r3, [r3, #33]	; 0x21
 80049b2:	b2db      	uxtb	r3, r3
 80049b4:	2b02      	cmp	r3, #2
 80049b6:	d005      	beq.n	80049c4 <HAL_DMA_Abort_IT+0x24>
  {
    /* no transfer ongoing */
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 80049b8:	687b      	ldr	r3, [r7, #4]
 80049ba:	2204      	movs	r2, #4
 80049bc:	639a      	str	r2, [r3, #56]	; 0x38
        
    status = HAL_ERROR;
 80049be:	2301      	movs	r3, #1
 80049c0:	73fb      	strb	r3, [r7, #15]
 80049c2:	e0d6      	b.n	8004b72 <HAL_DMA_Abort_IT+0x1d2>
  }
  else
  { 
    /* Disable DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 80049c4:	687b      	ldr	r3, [r7, #4]
 80049c6:	681b      	ldr	r3, [r3, #0]
 80049c8:	681a      	ldr	r2, [r3, #0]
 80049ca:	687b      	ldr	r3, [r7, #4]
 80049cc:	681b      	ldr	r3, [r3, #0]
 80049ce:	f022 020e 	bic.w	r2, r2, #14
 80049d2:	601a      	str	r2, [r3, #0]

    /* Disable the channel */
    __HAL_DMA_DISABLE(hdma);
 80049d4:	687b      	ldr	r3, [r7, #4]
 80049d6:	681b      	ldr	r3, [r3, #0]
 80049d8:	681a      	ldr	r2, [r3, #0]
 80049da:	687b      	ldr	r3, [r7, #4]
 80049dc:	681b      	ldr	r3, [r3, #0]
 80049de:	f022 0201 	bic.w	r2, r2, #1
 80049e2:	601a      	str	r2, [r3, #0]

    /* Clear all flags */
    __HAL_DMA_CLEAR_FLAG(hdma, __HAL_DMA_GET_GI_FLAG_INDEX(hdma));
 80049e4:	687b      	ldr	r3, [r7, #4]
 80049e6:	681b      	ldr	r3, [r3, #0]
 80049e8:	461a      	mov	r2, r3
 80049ea:	4b64      	ldr	r3, [pc, #400]	; (8004b7c <HAL_DMA_Abort_IT+0x1dc>)
 80049ec:	429a      	cmp	r2, r3
 80049ee:	d958      	bls.n	8004aa2 <HAL_DMA_Abort_IT+0x102>
 80049f0:	687b      	ldr	r3, [r7, #4]
 80049f2:	681b      	ldr	r3, [r3, #0]
 80049f4:	4a62      	ldr	r2, [pc, #392]	; (8004b80 <HAL_DMA_Abort_IT+0x1e0>)
 80049f6:	4293      	cmp	r3, r2
 80049f8:	d04f      	beq.n	8004a9a <HAL_DMA_Abort_IT+0xfa>
 80049fa:	687b      	ldr	r3, [r7, #4]
 80049fc:	681b      	ldr	r3, [r3, #0]
 80049fe:	4a61      	ldr	r2, [pc, #388]	; (8004b84 <HAL_DMA_Abort_IT+0x1e4>)
 8004a00:	4293      	cmp	r3, r2
 8004a02:	d048      	beq.n	8004a96 <HAL_DMA_Abort_IT+0xf6>
 8004a04:	687b      	ldr	r3, [r7, #4]
 8004a06:	681b      	ldr	r3, [r3, #0]
 8004a08:	4a5f      	ldr	r2, [pc, #380]	; (8004b88 <HAL_DMA_Abort_IT+0x1e8>)
 8004a0a:	4293      	cmp	r3, r2
 8004a0c:	d040      	beq.n	8004a90 <HAL_DMA_Abort_IT+0xf0>
 8004a0e:	687b      	ldr	r3, [r7, #4]
 8004a10:	681b      	ldr	r3, [r3, #0]
 8004a12:	4a5e      	ldr	r2, [pc, #376]	; (8004b8c <HAL_DMA_Abort_IT+0x1ec>)
 8004a14:	4293      	cmp	r3, r2
 8004a16:	d038      	beq.n	8004a8a <HAL_DMA_Abort_IT+0xea>
 8004a18:	687b      	ldr	r3, [r7, #4]
 8004a1a:	681b      	ldr	r3, [r3, #0]
 8004a1c:	4a5c      	ldr	r2, [pc, #368]	; (8004b90 <HAL_DMA_Abort_IT+0x1f0>)
 8004a1e:	4293      	cmp	r3, r2
 8004a20:	d030      	beq.n	8004a84 <HAL_DMA_Abort_IT+0xe4>
 8004a22:	687b      	ldr	r3, [r7, #4]
 8004a24:	681b      	ldr	r3, [r3, #0]
 8004a26:	4a5b      	ldr	r2, [pc, #364]	; (8004b94 <HAL_DMA_Abort_IT+0x1f4>)
 8004a28:	4293      	cmp	r3, r2
 8004a2a:	d028      	beq.n	8004a7e <HAL_DMA_Abort_IT+0xde>
 8004a2c:	687b      	ldr	r3, [r7, #4]
 8004a2e:	681b      	ldr	r3, [r3, #0]
 8004a30:	4a52      	ldr	r2, [pc, #328]	; (8004b7c <HAL_DMA_Abort_IT+0x1dc>)
 8004a32:	4293      	cmp	r3, r2
 8004a34:	d020      	beq.n	8004a78 <HAL_DMA_Abort_IT+0xd8>
 8004a36:	687b      	ldr	r3, [r7, #4]
 8004a38:	681b      	ldr	r3, [r3, #0]
 8004a3a:	4a57      	ldr	r2, [pc, #348]	; (8004b98 <HAL_DMA_Abort_IT+0x1f8>)
 8004a3c:	4293      	cmp	r3, r2
 8004a3e:	d019      	beq.n	8004a74 <HAL_DMA_Abort_IT+0xd4>
 8004a40:	687b      	ldr	r3, [r7, #4]
 8004a42:	681b      	ldr	r3, [r3, #0]
 8004a44:	4a55      	ldr	r2, [pc, #340]	; (8004b9c <HAL_DMA_Abort_IT+0x1fc>)
 8004a46:	4293      	cmp	r3, r2
 8004a48:	d012      	beq.n	8004a70 <HAL_DMA_Abort_IT+0xd0>
 8004a4a:	687b      	ldr	r3, [r7, #4]
 8004a4c:	681b      	ldr	r3, [r3, #0]
 8004a4e:	4a54      	ldr	r2, [pc, #336]	; (8004ba0 <HAL_DMA_Abort_IT+0x200>)
 8004a50:	4293      	cmp	r3, r2
 8004a52:	d00a      	beq.n	8004a6a <HAL_DMA_Abort_IT+0xca>
 8004a54:	687b      	ldr	r3, [r7, #4]
 8004a56:	681b      	ldr	r3, [r3, #0]
 8004a58:	4a52      	ldr	r2, [pc, #328]	; (8004ba4 <HAL_DMA_Abort_IT+0x204>)
 8004a5a:	4293      	cmp	r3, r2
 8004a5c:	d102      	bne.n	8004a64 <HAL_DMA_Abort_IT+0xc4>
 8004a5e:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8004a62:	e01b      	b.n	8004a9c <HAL_DMA_Abort_IT+0xfc>
 8004a64:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 8004a68:	e018      	b.n	8004a9c <HAL_DMA_Abort_IT+0xfc>
 8004a6a:	f44f 7380 	mov.w	r3, #256	; 0x100
 8004a6e:	e015      	b.n	8004a9c <HAL_DMA_Abort_IT+0xfc>
 8004a70:	2310      	movs	r3, #16
 8004a72:	e013      	b.n	8004a9c <HAL_DMA_Abort_IT+0xfc>
 8004a74:	2301      	movs	r3, #1
 8004a76:	e011      	b.n	8004a9c <HAL_DMA_Abort_IT+0xfc>
 8004a78:	f04f 7380 	mov.w	r3, #16777216	; 0x1000000
 8004a7c:	e00e      	b.n	8004a9c <HAL_DMA_Abort_IT+0xfc>
 8004a7e:	f44f 1380 	mov.w	r3, #1048576	; 0x100000
 8004a82:	e00b      	b.n	8004a9c <HAL_DMA_Abort_IT+0xfc>
 8004a84:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 8004a88:	e008      	b.n	8004a9c <HAL_DMA_Abort_IT+0xfc>
 8004a8a:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8004a8e:	e005      	b.n	8004a9c <HAL_DMA_Abort_IT+0xfc>
 8004a90:	f44f 7380 	mov.w	r3, #256	; 0x100
 8004a94:	e002      	b.n	8004a9c <HAL_DMA_Abort_IT+0xfc>
 8004a96:	2310      	movs	r3, #16
 8004a98:	e000      	b.n	8004a9c <HAL_DMA_Abort_IT+0xfc>
 8004a9a:	2301      	movs	r3, #1
 8004a9c:	4a42      	ldr	r2, [pc, #264]	; (8004ba8 <HAL_DMA_Abort_IT+0x208>)
 8004a9e:	6053      	str	r3, [r2, #4]
 8004aa0:	e057      	b.n	8004b52 <HAL_DMA_Abort_IT+0x1b2>
 8004aa2:	687b      	ldr	r3, [r7, #4]
 8004aa4:	681b      	ldr	r3, [r3, #0]
 8004aa6:	4a36      	ldr	r2, [pc, #216]	; (8004b80 <HAL_DMA_Abort_IT+0x1e0>)
 8004aa8:	4293      	cmp	r3, r2
 8004aaa:	d04f      	beq.n	8004b4c <HAL_DMA_Abort_IT+0x1ac>
 8004aac:	687b      	ldr	r3, [r7, #4]
 8004aae:	681b      	ldr	r3, [r3, #0]
 8004ab0:	4a34      	ldr	r2, [pc, #208]	; (8004b84 <HAL_DMA_Abort_IT+0x1e4>)
 8004ab2:	4293      	cmp	r3, r2
 8004ab4:	d048      	beq.n	8004b48 <HAL_DMA_Abort_IT+0x1a8>
 8004ab6:	687b      	ldr	r3, [r7, #4]
 8004ab8:	681b      	ldr	r3, [r3, #0]
 8004aba:	4a33      	ldr	r2, [pc, #204]	; (8004b88 <HAL_DMA_Abort_IT+0x1e8>)
 8004abc:	4293      	cmp	r3, r2
 8004abe:	d040      	beq.n	8004b42 <HAL_DMA_Abort_IT+0x1a2>
 8004ac0:	687b      	ldr	r3, [r7, #4]
 8004ac2:	681b      	ldr	r3, [r3, #0]
 8004ac4:	4a31      	ldr	r2, [pc, #196]	; (8004b8c <HAL_DMA_Abort_IT+0x1ec>)
 8004ac6:	4293      	cmp	r3, r2
 8004ac8:	d038      	beq.n	8004b3c <HAL_DMA_Abort_IT+0x19c>
 8004aca:	687b      	ldr	r3, [r7, #4]
 8004acc:	681b      	ldr	r3, [r3, #0]
 8004ace:	4a30      	ldr	r2, [pc, #192]	; (8004b90 <HAL_DMA_Abort_IT+0x1f0>)
 8004ad0:	4293      	cmp	r3, r2
 8004ad2:	d030      	beq.n	8004b36 <HAL_DMA_Abort_IT+0x196>
 8004ad4:	687b      	ldr	r3, [r7, #4]
 8004ad6:	681b      	ldr	r3, [r3, #0]
 8004ad8:	4a2e      	ldr	r2, [pc, #184]	; (8004b94 <HAL_DMA_Abort_IT+0x1f4>)
 8004ada:	4293      	cmp	r3, r2
 8004adc:	d028      	beq.n	8004b30 <HAL_DMA_Abort_IT+0x190>
 8004ade:	687b      	ldr	r3, [r7, #4]
 8004ae0:	681b      	ldr	r3, [r3, #0]
 8004ae2:	4a26      	ldr	r2, [pc, #152]	; (8004b7c <HAL_DMA_Abort_IT+0x1dc>)
 8004ae4:	4293      	cmp	r3, r2
 8004ae6:	d020      	beq.n	8004b2a <HAL_DMA_Abort_IT+0x18a>
 8004ae8:	687b      	ldr	r3, [r7, #4]
 8004aea:	681b      	ldr	r3, [r3, #0]
 8004aec:	4a2a      	ldr	r2, [pc, #168]	; (8004b98 <HAL_DMA_Abort_IT+0x1f8>)
 8004aee:	4293      	cmp	r3, r2
 8004af0:	d019      	beq.n	8004b26 <HAL_DMA_Abort_IT+0x186>
 8004af2:	687b      	ldr	r3, [r7, #4]
 8004af4:	681b      	ldr	r3, [r3, #0]
 8004af6:	4a29      	ldr	r2, [pc, #164]	; (8004b9c <HAL_DMA_Abort_IT+0x1fc>)
 8004af8:	4293      	cmp	r3, r2
 8004afa:	d012      	beq.n	8004b22 <HAL_DMA_Abort_IT+0x182>
 8004afc:	687b      	ldr	r3, [r7, #4]
 8004afe:	681b      	ldr	r3, [r3, #0]
 8004b00:	4a27      	ldr	r2, [pc, #156]	; (8004ba0 <HAL_DMA_Abort_IT+0x200>)
 8004b02:	4293      	cmp	r3, r2
 8004b04:	d00a      	beq.n	8004b1c <HAL_DMA_Abort_IT+0x17c>
 8004b06:	687b      	ldr	r3, [r7, #4]
 8004b08:	681b      	ldr	r3, [r3, #0]
 8004b0a:	4a26      	ldr	r2, [pc, #152]	; (8004ba4 <HAL_DMA_Abort_IT+0x204>)
 8004b0c:	4293      	cmp	r3, r2
 8004b0e:	d102      	bne.n	8004b16 <HAL_DMA_Abort_IT+0x176>
 8004b10:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8004b14:	e01b      	b.n	8004b4e <HAL_DMA_Abort_IT+0x1ae>
 8004b16:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 8004b1a:	e018      	b.n	8004b4e <HAL_DMA_Abort_IT+0x1ae>
 8004b1c:	f44f 7380 	mov.w	r3, #256	; 0x100
 8004b20:	e015      	b.n	8004b4e <HAL_DMA_Abort_IT+0x1ae>
 8004b22:	2310      	movs	r3, #16
 8004b24:	e013      	b.n	8004b4e <HAL_DMA_Abort_IT+0x1ae>
 8004b26:	2301      	movs	r3, #1
 8004b28:	e011      	b.n	8004b4e <HAL_DMA_Abort_IT+0x1ae>
 8004b2a:	f04f 7380 	mov.w	r3, #16777216	; 0x1000000
 8004b2e:	e00e      	b.n	8004b4e <HAL_DMA_Abort_IT+0x1ae>
 8004b30:	f44f 1380 	mov.w	r3, #1048576	; 0x100000
 8004b34:	e00b      	b.n	8004b4e <HAL_DMA_Abort_IT+0x1ae>
 8004b36:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 8004b3a:	e008      	b.n	8004b4e <HAL_DMA_Abort_IT+0x1ae>
 8004b3c:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8004b40:	e005      	b.n	8004b4e <HAL_DMA_Abort_IT+0x1ae>
 8004b42:	f44f 7380 	mov.w	r3, #256	; 0x100
 8004b46:	e002      	b.n	8004b4e <HAL_DMA_Abort_IT+0x1ae>
 8004b48:	2310      	movs	r3, #16
 8004b4a:	e000      	b.n	8004b4e <HAL_DMA_Abort_IT+0x1ae>
 8004b4c:	2301      	movs	r3, #1
 8004b4e:	4a17      	ldr	r2, [pc, #92]	; (8004bac <HAL_DMA_Abort_IT+0x20c>)
 8004b50:	6053      	str	r3, [r2, #4]

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 8004b52:	687b      	ldr	r3, [r7, #4]
 8004b54:	2201      	movs	r2, #1
 8004b56:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8004b5a:	687b      	ldr	r3, [r7, #4]
 8004b5c:	2200      	movs	r2, #0
 8004b5e:	f883 2020 	strb.w	r2, [r3, #32]

    /* Call User Abort callback */
    if(hdma->XferAbortCallback != NULL)
 8004b62:	687b      	ldr	r3, [r7, #4]
 8004b64:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8004b66:	2b00      	cmp	r3, #0
 8004b68:	d003      	beq.n	8004b72 <HAL_DMA_Abort_IT+0x1d2>
    {
      hdma->XferAbortCallback(hdma);
 8004b6a:	687b      	ldr	r3, [r7, #4]
 8004b6c:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8004b6e:	6878      	ldr	r0, [r7, #4]
 8004b70:	4798      	blx	r3
    } 
  }
  return status;
 8004b72:	7bfb      	ldrb	r3, [r7, #15]
}
 8004b74:	4618      	mov	r0, r3
 8004b76:	3710      	adds	r7, #16
 8004b78:	46bd      	mov	sp, r7
 8004b7a:	bd80      	pop	{r7, pc}
 8004b7c:	40020080 	.word	0x40020080
 8004b80:	40020008 	.word	0x40020008
 8004b84:	4002001c 	.word	0x4002001c
 8004b88:	40020030 	.word	0x40020030
 8004b8c:	40020044 	.word	0x40020044
 8004b90:	40020058 	.word	0x40020058
 8004b94:	4002006c 	.word	0x4002006c
 8004b98:	40020408 	.word	0x40020408
 8004b9c:	4002041c 	.word	0x4002041c
 8004ba0:	40020430 	.word	0x40020430
 8004ba4:	40020444 	.word	0x40020444
 8004ba8:	40020400 	.word	0x40020400
 8004bac:	40020000 	.word	0x40020000

08004bb0 <HAL_DMA_IRQHandler>:
  * @param  hdma: pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.  
  * @retval None
  */
void HAL_DMA_IRQHandler(DMA_HandleTypeDef *hdma)
{
 8004bb0:	b580      	push	{r7, lr}
 8004bb2:	b084      	sub	sp, #16
 8004bb4:	af00      	add	r7, sp, #0
 8004bb6:	6078      	str	r0, [r7, #4]
  uint32_t flag_it = hdma->DmaBaseAddress->ISR;
 8004bb8:	687b      	ldr	r3, [r7, #4]
 8004bba:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8004bbc:	681b      	ldr	r3, [r3, #0]
 8004bbe:	60fb      	str	r3, [r7, #12]
  uint32_t source_it = hdma->Instance->CCR;
 8004bc0:	687b      	ldr	r3, [r7, #4]
 8004bc2:	681b      	ldr	r3, [r3, #0]
 8004bc4:	681b      	ldr	r3, [r3, #0]
 8004bc6:	60bb      	str	r3, [r7, #8]
  
  /* Half Transfer Complete Interrupt management ******************************/
  if (((flag_it & (DMA_FLAG_HT1 << hdma->ChannelIndex)) != RESET) && ((source_it & DMA_IT_HT) != RESET))
 8004bc8:	687b      	ldr	r3, [r7, #4]
 8004bca:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004bcc:	2204      	movs	r2, #4
 8004bce:	409a      	lsls	r2, r3
 8004bd0:	68fb      	ldr	r3, [r7, #12]
 8004bd2:	4013      	ands	r3, r2
 8004bd4:	2b00      	cmp	r3, #0
 8004bd6:	f000 80d6 	beq.w	8004d86 <HAL_DMA_IRQHandler+0x1d6>
 8004bda:	68bb      	ldr	r3, [r7, #8]
 8004bdc:	f003 0304 	and.w	r3, r3, #4
 8004be0:	2b00      	cmp	r3, #0
 8004be2:	f000 80d0 	beq.w	8004d86 <HAL_DMA_IRQHandler+0x1d6>
  {
    /* Disable the half transfer interrupt if the DMA mode is not CIRCULAR */
    if((hdma->Instance->CCR & DMA_CCR_CIRC) == 0U)
 8004be6:	687b      	ldr	r3, [r7, #4]
 8004be8:	681b      	ldr	r3, [r3, #0]
 8004bea:	681b      	ldr	r3, [r3, #0]
 8004bec:	f003 0320 	and.w	r3, r3, #32
 8004bf0:	2b00      	cmp	r3, #0
 8004bf2:	d107      	bne.n	8004c04 <HAL_DMA_IRQHandler+0x54>
    {
      /* Disable the half transfer interrupt */
      __HAL_DMA_DISABLE_IT(hdma, DMA_IT_HT);
 8004bf4:	687b      	ldr	r3, [r7, #4]
 8004bf6:	681b      	ldr	r3, [r3, #0]
 8004bf8:	681a      	ldr	r2, [r3, #0]
 8004bfa:	687b      	ldr	r3, [r7, #4]
 8004bfc:	681b      	ldr	r3, [r3, #0]
 8004bfe:	f022 0204 	bic.w	r2, r2, #4
 8004c02:	601a      	str	r2, [r3, #0]
    }
    /* Clear the half transfer complete flag */
    __HAL_DMA_CLEAR_FLAG(hdma, __HAL_DMA_GET_HT_FLAG_INDEX(hdma));
 8004c04:	687b      	ldr	r3, [r7, #4]
 8004c06:	681b      	ldr	r3, [r3, #0]
 8004c08:	461a      	mov	r2, r3
 8004c0a:	4b9b      	ldr	r3, [pc, #620]	; (8004e78 <HAL_DMA_IRQHandler+0x2c8>)
 8004c0c:	429a      	cmp	r2, r3
 8004c0e:	d958      	bls.n	8004cc2 <HAL_DMA_IRQHandler+0x112>
 8004c10:	687b      	ldr	r3, [r7, #4]
 8004c12:	681b      	ldr	r3, [r3, #0]
 8004c14:	4a99      	ldr	r2, [pc, #612]	; (8004e7c <HAL_DMA_IRQHandler+0x2cc>)
 8004c16:	4293      	cmp	r3, r2
 8004c18:	d04f      	beq.n	8004cba <HAL_DMA_IRQHandler+0x10a>
 8004c1a:	687b      	ldr	r3, [r7, #4]
 8004c1c:	681b      	ldr	r3, [r3, #0]
 8004c1e:	4a98      	ldr	r2, [pc, #608]	; (8004e80 <HAL_DMA_IRQHandler+0x2d0>)
 8004c20:	4293      	cmp	r3, r2
 8004c22:	d048      	beq.n	8004cb6 <HAL_DMA_IRQHandler+0x106>
 8004c24:	687b      	ldr	r3, [r7, #4]
 8004c26:	681b      	ldr	r3, [r3, #0]
 8004c28:	4a96      	ldr	r2, [pc, #600]	; (8004e84 <HAL_DMA_IRQHandler+0x2d4>)
 8004c2a:	4293      	cmp	r3, r2
 8004c2c:	d040      	beq.n	8004cb0 <HAL_DMA_IRQHandler+0x100>
 8004c2e:	687b      	ldr	r3, [r7, #4]
 8004c30:	681b      	ldr	r3, [r3, #0]
 8004c32:	4a95      	ldr	r2, [pc, #596]	; (8004e88 <HAL_DMA_IRQHandler+0x2d8>)
 8004c34:	4293      	cmp	r3, r2
 8004c36:	d038      	beq.n	8004caa <HAL_DMA_IRQHandler+0xfa>
 8004c38:	687b      	ldr	r3, [r7, #4]
 8004c3a:	681b      	ldr	r3, [r3, #0]
 8004c3c:	4a93      	ldr	r2, [pc, #588]	; (8004e8c <HAL_DMA_IRQHandler+0x2dc>)
 8004c3e:	4293      	cmp	r3, r2
 8004c40:	d030      	beq.n	8004ca4 <HAL_DMA_IRQHandler+0xf4>
 8004c42:	687b      	ldr	r3, [r7, #4]
 8004c44:	681b      	ldr	r3, [r3, #0]
 8004c46:	4a92      	ldr	r2, [pc, #584]	; (8004e90 <HAL_DMA_IRQHandler+0x2e0>)
 8004c48:	4293      	cmp	r3, r2
 8004c4a:	d028      	beq.n	8004c9e <HAL_DMA_IRQHandler+0xee>
 8004c4c:	687b      	ldr	r3, [r7, #4]
 8004c4e:	681b      	ldr	r3, [r3, #0]
 8004c50:	4a89      	ldr	r2, [pc, #548]	; (8004e78 <HAL_DMA_IRQHandler+0x2c8>)
 8004c52:	4293      	cmp	r3, r2
 8004c54:	d020      	beq.n	8004c98 <HAL_DMA_IRQHandler+0xe8>
 8004c56:	687b      	ldr	r3, [r7, #4]
 8004c58:	681b      	ldr	r3, [r3, #0]
 8004c5a:	4a8e      	ldr	r2, [pc, #568]	; (8004e94 <HAL_DMA_IRQHandler+0x2e4>)
 8004c5c:	4293      	cmp	r3, r2
 8004c5e:	d019      	beq.n	8004c94 <HAL_DMA_IRQHandler+0xe4>
 8004c60:	687b      	ldr	r3, [r7, #4]
 8004c62:	681b      	ldr	r3, [r3, #0]
 8004c64:	4a8c      	ldr	r2, [pc, #560]	; (8004e98 <HAL_DMA_IRQHandler+0x2e8>)
 8004c66:	4293      	cmp	r3, r2
 8004c68:	d012      	beq.n	8004c90 <HAL_DMA_IRQHandler+0xe0>
 8004c6a:	687b      	ldr	r3, [r7, #4]
 8004c6c:	681b      	ldr	r3, [r3, #0]
 8004c6e:	4a8b      	ldr	r2, [pc, #556]	; (8004e9c <HAL_DMA_IRQHandler+0x2ec>)
 8004c70:	4293      	cmp	r3, r2
 8004c72:	d00a      	beq.n	8004c8a <HAL_DMA_IRQHandler+0xda>
 8004c74:	687b      	ldr	r3, [r7, #4]
 8004c76:	681b      	ldr	r3, [r3, #0]
 8004c78:	4a89      	ldr	r2, [pc, #548]	; (8004ea0 <HAL_DMA_IRQHandler+0x2f0>)
 8004c7a:	4293      	cmp	r3, r2
 8004c7c:	d102      	bne.n	8004c84 <HAL_DMA_IRQHandler+0xd4>
 8004c7e:	f44f 4380 	mov.w	r3, #16384	; 0x4000
 8004c82:	e01b      	b.n	8004cbc <HAL_DMA_IRQHandler+0x10c>
 8004c84:	f44f 2380 	mov.w	r3, #262144	; 0x40000
 8004c88:	e018      	b.n	8004cbc <HAL_DMA_IRQHandler+0x10c>
 8004c8a:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8004c8e:	e015      	b.n	8004cbc <HAL_DMA_IRQHandler+0x10c>
 8004c90:	2340      	movs	r3, #64	; 0x40
 8004c92:	e013      	b.n	8004cbc <HAL_DMA_IRQHandler+0x10c>
 8004c94:	2304      	movs	r3, #4
 8004c96:	e011      	b.n	8004cbc <HAL_DMA_IRQHandler+0x10c>
 8004c98:	f04f 6380 	mov.w	r3, #67108864	; 0x4000000
 8004c9c:	e00e      	b.n	8004cbc <HAL_DMA_IRQHandler+0x10c>
 8004c9e:	f44f 0380 	mov.w	r3, #4194304	; 0x400000
 8004ca2:	e00b      	b.n	8004cbc <HAL_DMA_IRQHandler+0x10c>
 8004ca4:	f44f 2380 	mov.w	r3, #262144	; 0x40000
 8004ca8:	e008      	b.n	8004cbc <HAL_DMA_IRQHandler+0x10c>
 8004caa:	f44f 4380 	mov.w	r3, #16384	; 0x4000
 8004cae:	e005      	b.n	8004cbc <HAL_DMA_IRQHandler+0x10c>
 8004cb0:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8004cb4:	e002      	b.n	8004cbc <HAL_DMA_IRQHandler+0x10c>
 8004cb6:	2340      	movs	r3, #64	; 0x40
 8004cb8:	e000      	b.n	8004cbc <HAL_DMA_IRQHandler+0x10c>
 8004cba:	2304      	movs	r3, #4
 8004cbc:	4a79      	ldr	r2, [pc, #484]	; (8004ea4 <HAL_DMA_IRQHandler+0x2f4>)
 8004cbe:	6053      	str	r3, [r2, #4]
 8004cc0:	e057      	b.n	8004d72 <HAL_DMA_IRQHandler+0x1c2>
 8004cc2:	687b      	ldr	r3, [r7, #4]
 8004cc4:	681b      	ldr	r3, [r3, #0]
 8004cc6:	4a6d      	ldr	r2, [pc, #436]	; (8004e7c <HAL_DMA_IRQHandler+0x2cc>)
 8004cc8:	4293      	cmp	r3, r2
 8004cca:	d04f      	beq.n	8004d6c <HAL_DMA_IRQHandler+0x1bc>
 8004ccc:	687b      	ldr	r3, [r7, #4]
 8004cce:	681b      	ldr	r3, [r3, #0]
 8004cd0:	4a6b      	ldr	r2, [pc, #428]	; (8004e80 <HAL_DMA_IRQHandler+0x2d0>)
 8004cd2:	4293      	cmp	r3, r2
 8004cd4:	d048      	beq.n	8004d68 <HAL_DMA_IRQHandler+0x1b8>
 8004cd6:	687b      	ldr	r3, [r7, #4]
 8004cd8:	681b      	ldr	r3, [r3, #0]
 8004cda:	4a6a      	ldr	r2, [pc, #424]	; (8004e84 <HAL_DMA_IRQHandler+0x2d4>)
 8004cdc:	4293      	cmp	r3, r2
 8004cde:	d040      	beq.n	8004d62 <HAL_DMA_IRQHandler+0x1b2>
 8004ce0:	687b      	ldr	r3, [r7, #4]
 8004ce2:	681b      	ldr	r3, [r3, #0]
 8004ce4:	4a68      	ldr	r2, [pc, #416]	; (8004e88 <HAL_DMA_IRQHandler+0x2d8>)
 8004ce6:	4293      	cmp	r3, r2
 8004ce8:	d038      	beq.n	8004d5c <HAL_DMA_IRQHandler+0x1ac>
 8004cea:	687b      	ldr	r3, [r7, #4]
 8004cec:	681b      	ldr	r3, [r3, #0]
 8004cee:	4a67      	ldr	r2, [pc, #412]	; (8004e8c <HAL_DMA_IRQHandler+0x2dc>)
 8004cf0:	4293      	cmp	r3, r2
 8004cf2:	d030      	beq.n	8004d56 <HAL_DMA_IRQHandler+0x1a6>
 8004cf4:	687b      	ldr	r3, [r7, #4]
 8004cf6:	681b      	ldr	r3, [r3, #0]
 8004cf8:	4a65      	ldr	r2, [pc, #404]	; (8004e90 <HAL_DMA_IRQHandler+0x2e0>)
 8004cfa:	4293      	cmp	r3, r2
 8004cfc:	d028      	beq.n	8004d50 <HAL_DMA_IRQHandler+0x1a0>
 8004cfe:	687b      	ldr	r3, [r7, #4]
 8004d00:	681b      	ldr	r3, [r3, #0]
 8004d02:	4a5d      	ldr	r2, [pc, #372]	; (8004e78 <HAL_DMA_IRQHandler+0x2c8>)
 8004d04:	4293      	cmp	r3, r2
 8004d06:	d020      	beq.n	8004d4a <HAL_DMA_IRQHandler+0x19a>
 8004d08:	687b      	ldr	r3, [r7, #4]
 8004d0a:	681b      	ldr	r3, [r3, #0]
 8004d0c:	4a61      	ldr	r2, [pc, #388]	; (8004e94 <HAL_DMA_IRQHandler+0x2e4>)
 8004d0e:	4293      	cmp	r3, r2
 8004d10:	d019      	beq.n	8004d46 <HAL_DMA_IRQHandler+0x196>
 8004d12:	687b      	ldr	r3, [r7, #4]
 8004d14:	681b      	ldr	r3, [r3, #0]
 8004d16:	4a60      	ldr	r2, [pc, #384]	; (8004e98 <HAL_DMA_IRQHandler+0x2e8>)
 8004d18:	4293      	cmp	r3, r2
 8004d1a:	d012      	beq.n	8004d42 <HAL_DMA_IRQHandler+0x192>
 8004d1c:	687b      	ldr	r3, [r7, #4]
 8004d1e:	681b      	ldr	r3, [r3, #0]
 8004d20:	4a5e      	ldr	r2, [pc, #376]	; (8004e9c <HAL_DMA_IRQHandler+0x2ec>)
 8004d22:	4293      	cmp	r3, r2
 8004d24:	d00a      	beq.n	8004d3c <HAL_DMA_IRQHandler+0x18c>
 8004d26:	687b      	ldr	r3, [r7, #4]
 8004d28:	681b      	ldr	r3, [r3, #0]
 8004d2a:	4a5d      	ldr	r2, [pc, #372]	; (8004ea0 <HAL_DMA_IRQHandler+0x2f0>)
 8004d2c:	4293      	cmp	r3, r2
 8004d2e:	d102      	bne.n	8004d36 <HAL_DMA_IRQHandler+0x186>
 8004d30:	f44f 4380 	mov.w	r3, #16384	; 0x4000
 8004d34:	e01b      	b.n	8004d6e <HAL_DMA_IRQHandler+0x1be>
 8004d36:	f44f 2380 	mov.w	r3, #262144	; 0x40000
 8004d3a:	e018      	b.n	8004d6e <HAL_DMA_IRQHandler+0x1be>
 8004d3c:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8004d40:	e015      	b.n	8004d6e <HAL_DMA_IRQHandler+0x1be>
 8004d42:	2340      	movs	r3, #64	; 0x40
 8004d44:	e013      	b.n	8004d6e <HAL_DMA_IRQHandler+0x1be>
 8004d46:	2304      	movs	r3, #4
 8004d48:	e011      	b.n	8004d6e <HAL_DMA_IRQHandler+0x1be>
 8004d4a:	f04f 6380 	mov.w	r3, #67108864	; 0x4000000
 8004d4e:	e00e      	b.n	8004d6e <HAL_DMA_IRQHandler+0x1be>
 8004d50:	f44f 0380 	mov.w	r3, #4194304	; 0x400000
 8004d54:	e00b      	b.n	8004d6e <HAL_DMA_IRQHandler+0x1be>
 8004d56:	f44f 2380 	mov.w	r3, #262144	; 0x40000
 8004d5a:	e008      	b.n	8004d6e <HAL_DMA_IRQHandler+0x1be>
 8004d5c:	f44f 4380 	mov.w	r3, #16384	; 0x4000
 8004d60:	e005      	b.n	8004d6e <HAL_DMA_IRQHandler+0x1be>
 8004d62:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8004d66:	e002      	b.n	8004d6e <HAL_DMA_IRQHandler+0x1be>
 8004d68:	2340      	movs	r3, #64	; 0x40
 8004d6a:	e000      	b.n	8004d6e <HAL_DMA_IRQHandler+0x1be>
 8004d6c:	2304      	movs	r3, #4
 8004d6e:	4a4e      	ldr	r2, [pc, #312]	; (8004ea8 <HAL_DMA_IRQHandler+0x2f8>)
 8004d70:	6053      	str	r3, [r2, #4]

    /* DMA peripheral state is not updated in Half Transfer */
    /* but in Transfer Complete case */

    if(hdma->XferHalfCpltCallback != NULL)
 8004d72:	687b      	ldr	r3, [r7, #4]
 8004d74:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8004d76:	2b00      	cmp	r3, #0
 8004d78:	f000 8136 	beq.w	8004fe8 <HAL_DMA_IRQHandler+0x438>
    {
      /* Half transfer callback */
      hdma->XferHalfCpltCallback(hdma);
 8004d7c:	687b      	ldr	r3, [r7, #4]
 8004d7e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8004d80:	6878      	ldr	r0, [r7, #4]
 8004d82:	4798      	blx	r3
    if(hdma->XferHalfCpltCallback != NULL)
 8004d84:	e130      	b.n	8004fe8 <HAL_DMA_IRQHandler+0x438>
    }
  }

  /* Transfer Complete Interrupt management ***********************************/
  else if (((flag_it & (DMA_FLAG_TC1 << hdma->ChannelIndex)) != RESET) && ((source_it & DMA_IT_TC) != RESET))
 8004d86:	687b      	ldr	r3, [r7, #4]
 8004d88:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004d8a:	2202      	movs	r2, #2
 8004d8c:	409a      	lsls	r2, r3
 8004d8e:	68fb      	ldr	r3, [r7, #12]
 8004d90:	4013      	ands	r3, r2
 8004d92:	2b00      	cmp	r3, #0
 8004d94:	f000 80f8 	beq.w	8004f88 <HAL_DMA_IRQHandler+0x3d8>
 8004d98:	68bb      	ldr	r3, [r7, #8]
 8004d9a:	f003 0302 	and.w	r3, r3, #2
 8004d9e:	2b00      	cmp	r3, #0
 8004da0:	f000 80f2 	beq.w	8004f88 <HAL_DMA_IRQHandler+0x3d8>
  {
    if((hdma->Instance->CCR & DMA_CCR_CIRC) == 0U)
 8004da4:	687b      	ldr	r3, [r7, #4]
 8004da6:	681b      	ldr	r3, [r3, #0]
 8004da8:	681b      	ldr	r3, [r3, #0]
 8004daa:	f003 0320 	and.w	r3, r3, #32
 8004dae:	2b00      	cmp	r3, #0
 8004db0:	d10b      	bne.n	8004dca <HAL_DMA_IRQHandler+0x21a>
    {
      /* Disable the transfer complete and error interrupt */
      __HAL_DMA_DISABLE_IT(hdma, DMA_IT_TE | DMA_IT_TC);  
 8004db2:	687b      	ldr	r3, [r7, #4]
 8004db4:	681b      	ldr	r3, [r3, #0]
 8004db6:	681a      	ldr	r2, [r3, #0]
 8004db8:	687b      	ldr	r3, [r7, #4]
 8004dba:	681b      	ldr	r3, [r3, #0]
 8004dbc:	f022 020a 	bic.w	r2, r2, #10
 8004dc0:	601a      	str	r2, [r3, #0]

      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_READY;
 8004dc2:	687b      	ldr	r3, [r7, #4]
 8004dc4:	2201      	movs	r2, #1
 8004dc6:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21
    }
    /* Clear the transfer complete flag */
      __HAL_DMA_CLEAR_FLAG(hdma, __HAL_DMA_GET_TC_FLAG_INDEX(hdma));
 8004dca:	687b      	ldr	r3, [r7, #4]
 8004dcc:	681b      	ldr	r3, [r3, #0]
 8004dce:	461a      	mov	r2, r3
 8004dd0:	4b29      	ldr	r3, [pc, #164]	; (8004e78 <HAL_DMA_IRQHandler+0x2c8>)
 8004dd2:	429a      	cmp	r2, r3
 8004dd4:	d973      	bls.n	8004ebe <HAL_DMA_IRQHandler+0x30e>
 8004dd6:	687b      	ldr	r3, [r7, #4]
 8004dd8:	681b      	ldr	r3, [r3, #0]
 8004dda:	4a28      	ldr	r2, [pc, #160]	; (8004e7c <HAL_DMA_IRQHandler+0x2cc>)
 8004ddc:	4293      	cmp	r3, r2
 8004dde:	d06a      	beq.n	8004eb6 <HAL_DMA_IRQHandler+0x306>
 8004de0:	687b      	ldr	r3, [r7, #4]
 8004de2:	681b      	ldr	r3, [r3, #0]
 8004de4:	4a26      	ldr	r2, [pc, #152]	; (8004e80 <HAL_DMA_IRQHandler+0x2d0>)
 8004de6:	4293      	cmp	r3, r2
 8004de8:	d063      	beq.n	8004eb2 <HAL_DMA_IRQHandler+0x302>
 8004dea:	687b      	ldr	r3, [r7, #4]
 8004dec:	681b      	ldr	r3, [r3, #0]
 8004dee:	4a25      	ldr	r2, [pc, #148]	; (8004e84 <HAL_DMA_IRQHandler+0x2d4>)
 8004df0:	4293      	cmp	r3, r2
 8004df2:	d05b      	beq.n	8004eac <HAL_DMA_IRQHandler+0x2fc>
 8004df4:	687b      	ldr	r3, [r7, #4]
 8004df6:	681b      	ldr	r3, [r3, #0]
 8004df8:	4a23      	ldr	r2, [pc, #140]	; (8004e88 <HAL_DMA_IRQHandler+0x2d8>)
 8004dfa:	4293      	cmp	r3, r2
 8004dfc:	d038      	beq.n	8004e70 <HAL_DMA_IRQHandler+0x2c0>
 8004dfe:	687b      	ldr	r3, [r7, #4]
 8004e00:	681b      	ldr	r3, [r3, #0]
 8004e02:	4a22      	ldr	r2, [pc, #136]	; (8004e8c <HAL_DMA_IRQHandler+0x2dc>)
 8004e04:	4293      	cmp	r3, r2
 8004e06:	d030      	beq.n	8004e6a <HAL_DMA_IRQHandler+0x2ba>
 8004e08:	687b      	ldr	r3, [r7, #4]
 8004e0a:	681b      	ldr	r3, [r3, #0]
 8004e0c:	4a20      	ldr	r2, [pc, #128]	; (8004e90 <HAL_DMA_IRQHandler+0x2e0>)
 8004e0e:	4293      	cmp	r3, r2
 8004e10:	d028      	beq.n	8004e64 <HAL_DMA_IRQHandler+0x2b4>
 8004e12:	687b      	ldr	r3, [r7, #4]
 8004e14:	681b      	ldr	r3, [r3, #0]
 8004e16:	4a18      	ldr	r2, [pc, #96]	; (8004e78 <HAL_DMA_IRQHandler+0x2c8>)
 8004e18:	4293      	cmp	r3, r2
 8004e1a:	d020      	beq.n	8004e5e <HAL_DMA_IRQHandler+0x2ae>
 8004e1c:	687b      	ldr	r3, [r7, #4]
 8004e1e:	681b      	ldr	r3, [r3, #0]
 8004e20:	4a1c      	ldr	r2, [pc, #112]	; (8004e94 <HAL_DMA_IRQHandler+0x2e4>)
 8004e22:	4293      	cmp	r3, r2
 8004e24:	d019      	beq.n	8004e5a <HAL_DMA_IRQHandler+0x2aa>
 8004e26:	687b      	ldr	r3, [r7, #4]
 8004e28:	681b      	ldr	r3, [r3, #0]
 8004e2a:	4a1b      	ldr	r2, [pc, #108]	; (8004e98 <HAL_DMA_IRQHandler+0x2e8>)
 8004e2c:	4293      	cmp	r3, r2
 8004e2e:	d012      	beq.n	8004e56 <HAL_DMA_IRQHandler+0x2a6>
 8004e30:	687b      	ldr	r3, [r7, #4]
 8004e32:	681b      	ldr	r3, [r3, #0]
 8004e34:	4a19      	ldr	r2, [pc, #100]	; (8004e9c <HAL_DMA_IRQHandler+0x2ec>)
 8004e36:	4293      	cmp	r3, r2
 8004e38:	d00a      	beq.n	8004e50 <HAL_DMA_IRQHandler+0x2a0>
 8004e3a:	687b      	ldr	r3, [r7, #4]
 8004e3c:	681b      	ldr	r3, [r3, #0]
 8004e3e:	4a18      	ldr	r2, [pc, #96]	; (8004ea0 <HAL_DMA_IRQHandler+0x2f0>)
 8004e40:	4293      	cmp	r3, r2
 8004e42:	d102      	bne.n	8004e4a <HAL_DMA_IRQHandler+0x29a>
 8004e44:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 8004e48:	e036      	b.n	8004eb8 <HAL_DMA_IRQHandler+0x308>
 8004e4a:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 8004e4e:	e033      	b.n	8004eb8 <HAL_DMA_IRQHandler+0x308>
 8004e50:	f44f 7300 	mov.w	r3, #512	; 0x200
 8004e54:	e030      	b.n	8004eb8 <HAL_DMA_IRQHandler+0x308>
 8004e56:	2320      	movs	r3, #32
 8004e58:	e02e      	b.n	8004eb8 <HAL_DMA_IRQHandler+0x308>
 8004e5a:	2302      	movs	r3, #2
 8004e5c:	e02c      	b.n	8004eb8 <HAL_DMA_IRQHandler+0x308>
 8004e5e:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 8004e62:	e029      	b.n	8004eb8 <HAL_DMA_IRQHandler+0x308>
 8004e64:	f44f 1300 	mov.w	r3, #2097152	; 0x200000
 8004e68:	e026      	b.n	8004eb8 <HAL_DMA_IRQHandler+0x308>
 8004e6a:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 8004e6e:	e023      	b.n	8004eb8 <HAL_DMA_IRQHandler+0x308>
 8004e70:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 8004e74:	e020      	b.n	8004eb8 <HAL_DMA_IRQHandler+0x308>
 8004e76:	bf00      	nop
 8004e78:	40020080 	.word	0x40020080
 8004e7c:	40020008 	.word	0x40020008
 8004e80:	4002001c 	.word	0x4002001c
 8004e84:	40020030 	.word	0x40020030
 8004e88:	40020044 	.word	0x40020044
 8004e8c:	40020058 	.word	0x40020058
 8004e90:	4002006c 	.word	0x4002006c
 8004e94:	40020408 	.word	0x40020408
 8004e98:	4002041c 	.word	0x4002041c
 8004e9c:	40020430 	.word	0x40020430
 8004ea0:	40020444 	.word	0x40020444
 8004ea4:	40020400 	.word	0x40020400
 8004ea8:	40020000 	.word	0x40020000
 8004eac:	f44f 7300 	mov.w	r3, #512	; 0x200
 8004eb0:	e002      	b.n	8004eb8 <HAL_DMA_IRQHandler+0x308>
 8004eb2:	2320      	movs	r3, #32
 8004eb4:	e000      	b.n	8004eb8 <HAL_DMA_IRQHandler+0x308>
 8004eb6:	2302      	movs	r3, #2
 8004eb8:	4a4e      	ldr	r2, [pc, #312]	; (8004ff4 <HAL_DMA_IRQHandler+0x444>)
 8004eba:	6053      	str	r3, [r2, #4]
 8004ebc:	e057      	b.n	8004f6e <HAL_DMA_IRQHandler+0x3be>
 8004ebe:	687b      	ldr	r3, [r7, #4]
 8004ec0:	681b      	ldr	r3, [r3, #0]
 8004ec2:	4a4d      	ldr	r2, [pc, #308]	; (8004ff8 <HAL_DMA_IRQHandler+0x448>)
 8004ec4:	4293      	cmp	r3, r2
 8004ec6:	d04f      	beq.n	8004f68 <HAL_DMA_IRQHandler+0x3b8>
 8004ec8:	687b      	ldr	r3, [r7, #4]
 8004eca:	681b      	ldr	r3, [r3, #0]
 8004ecc:	4a4b      	ldr	r2, [pc, #300]	; (8004ffc <HAL_DMA_IRQHandler+0x44c>)
 8004ece:	4293      	cmp	r3, r2
 8004ed0:	d048      	beq.n	8004f64 <HAL_DMA_IRQHandler+0x3b4>
 8004ed2:	687b      	ldr	r3, [r7, #4]
 8004ed4:	681b      	ldr	r3, [r3, #0]
 8004ed6:	4a4a      	ldr	r2, [pc, #296]	; (8005000 <HAL_DMA_IRQHandler+0x450>)
 8004ed8:	4293      	cmp	r3, r2
 8004eda:	d040      	beq.n	8004f5e <HAL_DMA_IRQHandler+0x3ae>
 8004edc:	687b      	ldr	r3, [r7, #4]
 8004ede:	681b      	ldr	r3, [r3, #0]
 8004ee0:	4a48      	ldr	r2, [pc, #288]	; (8005004 <HAL_DMA_IRQHandler+0x454>)
 8004ee2:	4293      	cmp	r3, r2
 8004ee4:	d038      	beq.n	8004f58 <HAL_DMA_IRQHandler+0x3a8>
 8004ee6:	687b      	ldr	r3, [r7, #4]
 8004ee8:	681b      	ldr	r3, [r3, #0]
 8004eea:	4a47      	ldr	r2, [pc, #284]	; (8005008 <HAL_DMA_IRQHandler+0x458>)
 8004eec:	4293      	cmp	r3, r2
 8004eee:	d030      	beq.n	8004f52 <HAL_DMA_IRQHandler+0x3a2>
 8004ef0:	687b      	ldr	r3, [r7, #4]
 8004ef2:	681b      	ldr	r3, [r3, #0]
 8004ef4:	4a45      	ldr	r2, [pc, #276]	; (800500c <HAL_DMA_IRQHandler+0x45c>)
 8004ef6:	4293      	cmp	r3, r2
 8004ef8:	d028      	beq.n	8004f4c <HAL_DMA_IRQHandler+0x39c>
 8004efa:	687b      	ldr	r3, [r7, #4]
 8004efc:	681b      	ldr	r3, [r3, #0]
 8004efe:	4a44      	ldr	r2, [pc, #272]	; (8005010 <HAL_DMA_IRQHandler+0x460>)
 8004f00:	4293      	cmp	r3, r2
 8004f02:	d020      	beq.n	8004f46 <HAL_DMA_IRQHandler+0x396>
 8004f04:	687b      	ldr	r3, [r7, #4]
 8004f06:	681b      	ldr	r3, [r3, #0]
 8004f08:	4a42      	ldr	r2, [pc, #264]	; (8005014 <HAL_DMA_IRQHandler+0x464>)
 8004f0a:	4293      	cmp	r3, r2
 8004f0c:	d019      	beq.n	8004f42 <HAL_DMA_IRQHandler+0x392>
 8004f0e:	687b      	ldr	r3, [r7, #4]
 8004f10:	681b      	ldr	r3, [r3, #0]
 8004f12:	4a41      	ldr	r2, [pc, #260]	; (8005018 <HAL_DMA_IRQHandler+0x468>)
 8004f14:	4293      	cmp	r3, r2
 8004f16:	d012      	beq.n	8004f3e <HAL_DMA_IRQHandler+0x38e>
 8004f18:	687b      	ldr	r3, [r7, #4]
 8004f1a:	681b      	ldr	r3, [r3, #0]
 8004f1c:	4a3f      	ldr	r2, [pc, #252]	; (800501c <HAL_DMA_IRQHandler+0x46c>)
 8004f1e:	4293      	cmp	r3, r2
 8004f20:	d00a      	beq.n	8004f38 <HAL_DMA_IRQHandler+0x388>
 8004f22:	687b      	ldr	r3, [r7, #4]
 8004f24:	681b      	ldr	r3, [r3, #0]
 8004f26:	4a3e      	ldr	r2, [pc, #248]	; (8005020 <HAL_DMA_IRQHandler+0x470>)
 8004f28:	4293      	cmp	r3, r2
 8004f2a:	d102      	bne.n	8004f32 <HAL_DMA_IRQHandler+0x382>
 8004f2c:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 8004f30:	e01b      	b.n	8004f6a <HAL_DMA_IRQHandler+0x3ba>
 8004f32:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 8004f36:	e018      	b.n	8004f6a <HAL_DMA_IRQHandler+0x3ba>
 8004f38:	f44f 7300 	mov.w	r3, #512	; 0x200
 8004f3c:	e015      	b.n	8004f6a <HAL_DMA_IRQHandler+0x3ba>
 8004f3e:	2320      	movs	r3, #32
 8004f40:	e013      	b.n	8004f6a <HAL_DMA_IRQHandler+0x3ba>
 8004f42:	2302      	movs	r3, #2
 8004f44:	e011      	b.n	8004f6a <HAL_DMA_IRQHandler+0x3ba>
 8004f46:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 8004f4a:	e00e      	b.n	8004f6a <HAL_DMA_IRQHandler+0x3ba>
 8004f4c:	f44f 1300 	mov.w	r3, #2097152	; 0x200000
 8004f50:	e00b      	b.n	8004f6a <HAL_DMA_IRQHandler+0x3ba>
 8004f52:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 8004f56:	e008      	b.n	8004f6a <HAL_DMA_IRQHandler+0x3ba>
 8004f58:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 8004f5c:	e005      	b.n	8004f6a <HAL_DMA_IRQHandler+0x3ba>
 8004f5e:	f44f 7300 	mov.w	r3, #512	; 0x200
 8004f62:	e002      	b.n	8004f6a <HAL_DMA_IRQHandler+0x3ba>
 8004f64:	2320      	movs	r3, #32
 8004f66:	e000      	b.n	8004f6a <HAL_DMA_IRQHandler+0x3ba>
 8004f68:	2302      	movs	r3, #2
 8004f6a:	4a2e      	ldr	r2, [pc, #184]	; (8005024 <HAL_DMA_IRQHandler+0x474>)
 8004f6c:	6053      	str	r3, [r2, #4]

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8004f6e:	687b      	ldr	r3, [r7, #4]
 8004f70:	2200      	movs	r2, #0
 8004f72:	f883 2020 	strb.w	r2, [r3, #32]

    if(hdma->XferCpltCallback != NULL)
 8004f76:	687b      	ldr	r3, [r7, #4]
 8004f78:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8004f7a:	2b00      	cmp	r3, #0
 8004f7c:	d034      	beq.n	8004fe8 <HAL_DMA_IRQHandler+0x438>
    {
      /* Transfer complete callback */
      hdma->XferCpltCallback(hdma);
 8004f7e:	687b      	ldr	r3, [r7, #4]
 8004f80:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8004f82:	6878      	ldr	r0, [r7, #4]
 8004f84:	4798      	blx	r3
    if(hdma->XferCpltCallback != NULL)
 8004f86:	e02f      	b.n	8004fe8 <HAL_DMA_IRQHandler+0x438>
    }
  }

  /* Transfer Error Interrupt management **************************************/
  else if (( RESET != (flag_it & (DMA_FLAG_TE1 << hdma->ChannelIndex))) && (RESET != (source_it & DMA_IT_TE)))
 8004f88:	687b      	ldr	r3, [r7, #4]
 8004f8a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004f8c:	2208      	movs	r2, #8
 8004f8e:	409a      	lsls	r2, r3
 8004f90:	68fb      	ldr	r3, [r7, #12]
 8004f92:	4013      	ands	r3, r2
 8004f94:	2b00      	cmp	r3, #0
 8004f96:	d028      	beq.n	8004fea <HAL_DMA_IRQHandler+0x43a>
 8004f98:	68bb      	ldr	r3, [r7, #8]
 8004f9a:	f003 0308 	and.w	r3, r3, #8
 8004f9e:	2b00      	cmp	r3, #0
 8004fa0:	d023      	beq.n	8004fea <HAL_DMA_IRQHandler+0x43a>
  {
    /* When a DMA transfer error occurs */
    /* A hardware clear of its EN bits is performed */
    /* Disable ALL DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 8004fa2:	687b      	ldr	r3, [r7, #4]
 8004fa4:	681b      	ldr	r3, [r3, #0]
 8004fa6:	681a      	ldr	r2, [r3, #0]
 8004fa8:	687b      	ldr	r3, [r7, #4]
 8004faa:	681b      	ldr	r3, [r3, #0]
 8004fac:	f022 020e 	bic.w	r2, r2, #14
 8004fb0:	601a      	str	r2, [r3, #0]

    /* Clear all flags */
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << hdma->ChannelIndex);
 8004fb2:	687b      	ldr	r3, [r7, #4]
 8004fb4:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8004fb6:	687b      	ldr	r3, [r7, #4]
 8004fb8:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8004fba:	2101      	movs	r1, #1
 8004fbc:	fa01 f202 	lsl.w	r2, r1, r2
 8004fc0:	605a      	str	r2, [r3, #4]

    /* Update error code */
    hdma->ErrorCode = HAL_DMA_ERROR_TE;
 8004fc2:	687b      	ldr	r3, [r7, #4]
 8004fc4:	2201      	movs	r2, #1
 8004fc6:	639a      	str	r2, [r3, #56]	; 0x38

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 8004fc8:	687b      	ldr	r3, [r7, #4]
 8004fca:	2201      	movs	r2, #1
 8004fcc:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8004fd0:	687b      	ldr	r3, [r7, #4]
 8004fd2:	2200      	movs	r2, #0
 8004fd4:	f883 2020 	strb.w	r2, [r3, #32]

    if (hdma->XferErrorCallback != NULL)
 8004fd8:	687b      	ldr	r3, [r7, #4]
 8004fda:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004fdc:	2b00      	cmp	r3, #0
 8004fde:	d004      	beq.n	8004fea <HAL_DMA_IRQHandler+0x43a>
    {
      /* Transfer error callback */
      hdma->XferErrorCallback(hdma);
 8004fe0:	687b      	ldr	r3, [r7, #4]
 8004fe2:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004fe4:	6878      	ldr	r0, [r7, #4]
 8004fe6:	4798      	blx	r3
    }
  }
  return;
 8004fe8:	bf00      	nop
 8004fea:	bf00      	nop
}
 8004fec:	3710      	adds	r7, #16
 8004fee:	46bd      	mov	sp, r7
 8004ff0:	bd80      	pop	{r7, pc}
 8004ff2:	bf00      	nop
 8004ff4:	40020400 	.word	0x40020400
 8004ff8:	40020008 	.word	0x40020008
 8004ffc:	4002001c 	.word	0x4002001c
 8005000:	40020030 	.word	0x40020030
 8005004:	40020044 	.word	0x40020044
 8005008:	40020058 	.word	0x40020058
 800500c:	4002006c 	.word	0x4002006c
 8005010:	40020080 	.word	0x40020080
 8005014:	40020408 	.word	0x40020408
 8005018:	4002041c 	.word	0x4002041c
 800501c:	40020430 	.word	0x40020430
 8005020:	40020444 	.word	0x40020444
 8005024:	40020000 	.word	0x40020000

08005028 <DMA_SetConfig>:
  * @param  DstAddress: The destination memory Buffer address
  * @param  DataLength: The length of data to be transferred from source to destination
  * @retval HAL status
  */
static void DMA_SetConfig(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 8005028:	b480      	push	{r7}
 800502a:	b085      	sub	sp, #20
 800502c:	af00      	add	r7, sp, #0
 800502e:	60f8      	str	r0, [r7, #12]
 8005030:	60b9      	str	r1, [r7, #8]
 8005032:	607a      	str	r2, [r7, #4]
 8005034:	603b      	str	r3, [r7, #0]
  /* Clear all flags */
  hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << hdma->ChannelIndex);
 8005036:	68fb      	ldr	r3, [r7, #12]
 8005038:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 800503a:	68fb      	ldr	r3, [r7, #12]
 800503c:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800503e:	2101      	movs	r1, #1
 8005040:	fa01 f202 	lsl.w	r2, r1, r2
 8005044:	605a      	str	r2, [r3, #4]

  /* Configure DMA Channel data length */
  hdma->Instance->CNDTR = DataLength;
 8005046:	68fb      	ldr	r3, [r7, #12]
 8005048:	681b      	ldr	r3, [r3, #0]
 800504a:	683a      	ldr	r2, [r7, #0]
 800504c:	605a      	str	r2, [r3, #4]

  /* Memory to Peripheral */
  if((hdma->Init.Direction) == DMA_MEMORY_TO_PERIPH)
 800504e:	68fb      	ldr	r3, [r7, #12]
 8005050:	685b      	ldr	r3, [r3, #4]
 8005052:	2b10      	cmp	r3, #16
 8005054:	d108      	bne.n	8005068 <DMA_SetConfig+0x40>
  {
    /* Configure DMA Channel destination address */
    hdma->Instance->CPAR = DstAddress;
 8005056:	68fb      	ldr	r3, [r7, #12]
 8005058:	681b      	ldr	r3, [r3, #0]
 800505a:	687a      	ldr	r2, [r7, #4]
 800505c:	609a      	str	r2, [r3, #8]

    /* Configure DMA Channel source address */
    hdma->Instance->CMAR = SrcAddress;
 800505e:	68fb      	ldr	r3, [r7, #12]
 8005060:	681b      	ldr	r3, [r3, #0]
 8005062:	68ba      	ldr	r2, [r7, #8]
 8005064:	60da      	str	r2, [r3, #12]
    hdma->Instance->CPAR = SrcAddress;

    /* Configure DMA Channel destination address */
    hdma->Instance->CMAR = DstAddress;
  }
}
 8005066:	e007      	b.n	8005078 <DMA_SetConfig+0x50>
    hdma->Instance->CPAR = SrcAddress;
 8005068:	68fb      	ldr	r3, [r7, #12]
 800506a:	681b      	ldr	r3, [r3, #0]
 800506c:	68ba      	ldr	r2, [r7, #8]
 800506e:	609a      	str	r2, [r3, #8]
    hdma->Instance->CMAR = DstAddress;
 8005070:	68fb      	ldr	r3, [r7, #12]
 8005072:	681b      	ldr	r3, [r3, #0]
 8005074:	687a      	ldr	r2, [r7, #4]
 8005076:	60da      	str	r2, [r3, #12]
}
 8005078:	bf00      	nop
 800507a:	3714      	adds	r7, #20
 800507c:	46bd      	mov	sp, r7
 800507e:	bc80      	pop	{r7}
 8005080:	4770      	bx	lr
	...

08005084 <HAL_GPIO_Init>:
  * @param  GPIO_Init: pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8005084:	b480      	push	{r7}
 8005086:	b08b      	sub	sp, #44	; 0x2c
 8005088:	af00      	add	r7, sp, #0
 800508a:	6078      	str	r0, [r7, #4]
 800508c:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 800508e:	2300      	movs	r3, #0
 8005090:	627b      	str	r3, [r7, #36]	; 0x24
  uint32_t ioposition;
  uint32_t iocurrent;
  uint32_t temp;
  uint32_t config = 0x00u;
 8005092:	2300      	movs	r3, #0
 8005094:	623b      	str	r3, [r7, #32]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8005096:	e179      	b.n	800538c <HAL_GPIO_Init+0x308>
  {
    /* Get the IO position */
    ioposition = (0x01uL << position);
 8005098:	2201      	movs	r2, #1
 800509a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800509c:	fa02 f303 	lsl.w	r3, r2, r3
 80050a0:	61fb      	str	r3, [r7, #28]

    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 80050a2:	683b      	ldr	r3, [r7, #0]
 80050a4:	681b      	ldr	r3, [r3, #0]
 80050a6:	69fa      	ldr	r2, [r7, #28]
 80050a8:	4013      	ands	r3, r2
 80050aa:	61bb      	str	r3, [r7, #24]

    if (iocurrent == ioposition)
 80050ac:	69ba      	ldr	r2, [r7, #24]
 80050ae:	69fb      	ldr	r3, [r7, #28]
 80050b0:	429a      	cmp	r2, r3
 80050b2:	f040 8168 	bne.w	8005386 <HAL_GPIO_Init+0x302>
    {
      /* Check the Alternate function parameters */
      assert_param(IS_GPIO_AF_INSTANCE(GPIOx));

      /* Based on the required mode, filling config variable with MODEy[1:0] and CNFy[3:2] corresponding bits */
      switch (GPIO_Init->Mode)
 80050b6:	683b      	ldr	r3, [r7, #0]
 80050b8:	685b      	ldr	r3, [r3, #4]
 80050ba:	4aa0      	ldr	r2, [pc, #640]	; (800533c <HAL_GPIO_Init+0x2b8>)
 80050bc:	4293      	cmp	r3, r2
 80050be:	d05e      	beq.n	800517e <HAL_GPIO_Init+0xfa>
 80050c0:	4a9e      	ldr	r2, [pc, #632]	; (800533c <HAL_GPIO_Init+0x2b8>)
 80050c2:	4293      	cmp	r3, r2
 80050c4:	d875      	bhi.n	80051b2 <HAL_GPIO_Init+0x12e>
 80050c6:	4a9e      	ldr	r2, [pc, #632]	; (8005340 <HAL_GPIO_Init+0x2bc>)
 80050c8:	4293      	cmp	r3, r2
 80050ca:	d058      	beq.n	800517e <HAL_GPIO_Init+0xfa>
 80050cc:	4a9c      	ldr	r2, [pc, #624]	; (8005340 <HAL_GPIO_Init+0x2bc>)
 80050ce:	4293      	cmp	r3, r2
 80050d0:	d86f      	bhi.n	80051b2 <HAL_GPIO_Init+0x12e>
 80050d2:	4a9c      	ldr	r2, [pc, #624]	; (8005344 <HAL_GPIO_Init+0x2c0>)
 80050d4:	4293      	cmp	r3, r2
 80050d6:	d052      	beq.n	800517e <HAL_GPIO_Init+0xfa>
 80050d8:	4a9a      	ldr	r2, [pc, #616]	; (8005344 <HAL_GPIO_Init+0x2c0>)
 80050da:	4293      	cmp	r3, r2
 80050dc:	d869      	bhi.n	80051b2 <HAL_GPIO_Init+0x12e>
 80050de:	4a9a      	ldr	r2, [pc, #616]	; (8005348 <HAL_GPIO_Init+0x2c4>)
 80050e0:	4293      	cmp	r3, r2
 80050e2:	d04c      	beq.n	800517e <HAL_GPIO_Init+0xfa>
 80050e4:	4a98      	ldr	r2, [pc, #608]	; (8005348 <HAL_GPIO_Init+0x2c4>)
 80050e6:	4293      	cmp	r3, r2
 80050e8:	d863      	bhi.n	80051b2 <HAL_GPIO_Init+0x12e>
 80050ea:	4a98      	ldr	r2, [pc, #608]	; (800534c <HAL_GPIO_Init+0x2c8>)
 80050ec:	4293      	cmp	r3, r2
 80050ee:	d046      	beq.n	800517e <HAL_GPIO_Init+0xfa>
 80050f0:	4a96      	ldr	r2, [pc, #600]	; (800534c <HAL_GPIO_Init+0x2c8>)
 80050f2:	4293      	cmp	r3, r2
 80050f4:	d85d      	bhi.n	80051b2 <HAL_GPIO_Init+0x12e>
 80050f6:	2b12      	cmp	r3, #18
 80050f8:	d82a      	bhi.n	8005150 <HAL_GPIO_Init+0xcc>
 80050fa:	2b12      	cmp	r3, #18
 80050fc:	d859      	bhi.n	80051b2 <HAL_GPIO_Init+0x12e>
 80050fe:	a201      	add	r2, pc, #4	; (adr r2, 8005104 <HAL_GPIO_Init+0x80>)
 8005100:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8005104:	0800517f 	.word	0x0800517f
 8005108:	08005159 	.word	0x08005159
 800510c:	0800516b 	.word	0x0800516b
 8005110:	080051ad 	.word	0x080051ad
 8005114:	080051b3 	.word	0x080051b3
 8005118:	080051b3 	.word	0x080051b3
 800511c:	080051b3 	.word	0x080051b3
 8005120:	080051b3 	.word	0x080051b3
 8005124:	080051b3 	.word	0x080051b3
 8005128:	080051b3 	.word	0x080051b3
 800512c:	080051b3 	.word	0x080051b3
 8005130:	080051b3 	.word	0x080051b3
 8005134:	080051b3 	.word	0x080051b3
 8005138:	080051b3 	.word	0x080051b3
 800513c:	080051b3 	.word	0x080051b3
 8005140:	080051b3 	.word	0x080051b3
 8005144:	080051b3 	.word	0x080051b3
 8005148:	08005161 	.word	0x08005161
 800514c:	08005175 	.word	0x08005175
 8005150:	4a7f      	ldr	r2, [pc, #508]	; (8005350 <HAL_GPIO_Init+0x2cc>)
 8005152:	4293      	cmp	r3, r2
 8005154:	d013      	beq.n	800517e <HAL_GPIO_Init+0xfa>
          config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_ANALOG;
          break;

        /* Parameters are checked with assert_param */
        default:
          break;
 8005156:	e02c      	b.n	80051b2 <HAL_GPIO_Init+0x12e>
          config = GPIO_Init->Speed + GPIO_CR_CNF_GP_OUTPUT_PP;
 8005158:	683b      	ldr	r3, [r7, #0]
 800515a:	68db      	ldr	r3, [r3, #12]
 800515c:	623b      	str	r3, [r7, #32]
          break;
 800515e:	e029      	b.n	80051b4 <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_GP_OUTPUT_OD;
 8005160:	683b      	ldr	r3, [r7, #0]
 8005162:	68db      	ldr	r3, [r3, #12]
 8005164:	3304      	adds	r3, #4
 8005166:	623b      	str	r3, [r7, #32]
          break;
 8005168:	e024      	b.n	80051b4 <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_AF_OUTPUT_PP;
 800516a:	683b      	ldr	r3, [r7, #0]
 800516c:	68db      	ldr	r3, [r3, #12]
 800516e:	3308      	adds	r3, #8
 8005170:	623b      	str	r3, [r7, #32]
          break;
 8005172:	e01f      	b.n	80051b4 <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_AF_OUTPUT_OD;
 8005174:	683b      	ldr	r3, [r7, #0]
 8005176:	68db      	ldr	r3, [r3, #12]
 8005178:	330c      	adds	r3, #12
 800517a:	623b      	str	r3, [r7, #32]
          break;
 800517c:	e01a      	b.n	80051b4 <HAL_GPIO_Init+0x130>
          if (GPIO_Init->Pull == GPIO_NOPULL)
 800517e:	683b      	ldr	r3, [r7, #0]
 8005180:	689b      	ldr	r3, [r3, #8]
 8005182:	2b00      	cmp	r3, #0
 8005184:	d102      	bne.n	800518c <HAL_GPIO_Init+0x108>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_FLOATING;
 8005186:	2304      	movs	r3, #4
 8005188:	623b      	str	r3, [r7, #32]
          break;
 800518a:	e013      	b.n	80051b4 <HAL_GPIO_Init+0x130>
          else if (GPIO_Init->Pull == GPIO_PULLUP)
 800518c:	683b      	ldr	r3, [r7, #0]
 800518e:	689b      	ldr	r3, [r3, #8]
 8005190:	2b01      	cmp	r3, #1
 8005192:	d105      	bne.n	80051a0 <HAL_GPIO_Init+0x11c>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_PU_PD;
 8005194:	2308      	movs	r3, #8
 8005196:	623b      	str	r3, [r7, #32]
            GPIOx->BSRR = ioposition;
 8005198:	687b      	ldr	r3, [r7, #4]
 800519a:	69fa      	ldr	r2, [r7, #28]
 800519c:	611a      	str	r2, [r3, #16]
          break;
 800519e:	e009      	b.n	80051b4 <HAL_GPIO_Init+0x130>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_PU_PD;
 80051a0:	2308      	movs	r3, #8
 80051a2:	623b      	str	r3, [r7, #32]
            GPIOx->BRR = ioposition;
 80051a4:	687b      	ldr	r3, [r7, #4]
 80051a6:	69fa      	ldr	r2, [r7, #28]
 80051a8:	615a      	str	r2, [r3, #20]
          break;
 80051aa:	e003      	b.n	80051b4 <HAL_GPIO_Init+0x130>
          config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_ANALOG;
 80051ac:	2300      	movs	r3, #0
 80051ae:	623b      	str	r3, [r7, #32]
          break;
 80051b0:	e000      	b.n	80051b4 <HAL_GPIO_Init+0x130>
          break;
 80051b2:	bf00      	nop
      }

      /* Check if the current bit belongs to first half or last half of the pin count number
       in order to address CRH or CRL register*/
      configregister = (iocurrent < GPIO_PIN_8) ? &GPIOx->CRL     : &GPIOx->CRH;
 80051b4:	69bb      	ldr	r3, [r7, #24]
 80051b6:	2bff      	cmp	r3, #255	; 0xff
 80051b8:	d801      	bhi.n	80051be <HAL_GPIO_Init+0x13a>
 80051ba:	687b      	ldr	r3, [r7, #4]
 80051bc:	e001      	b.n	80051c2 <HAL_GPIO_Init+0x13e>
 80051be:	687b      	ldr	r3, [r7, #4]
 80051c0:	3304      	adds	r3, #4
 80051c2:	617b      	str	r3, [r7, #20]
      registeroffset = (iocurrent < GPIO_PIN_8) ? (position << 2u) : ((position - 8u) << 2u);
 80051c4:	69bb      	ldr	r3, [r7, #24]
 80051c6:	2bff      	cmp	r3, #255	; 0xff
 80051c8:	d802      	bhi.n	80051d0 <HAL_GPIO_Init+0x14c>
 80051ca:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80051cc:	009b      	lsls	r3, r3, #2
 80051ce:	e002      	b.n	80051d6 <HAL_GPIO_Init+0x152>
 80051d0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80051d2:	3b08      	subs	r3, #8
 80051d4:	009b      	lsls	r3, r3, #2
 80051d6:	613b      	str	r3, [r7, #16]

      /* Apply the new configuration of the pin to the register */
      MODIFY_REG((*configregister), ((GPIO_CRL_MODE0 | GPIO_CRL_CNF0) << registeroffset), (config << registeroffset));
 80051d8:	697b      	ldr	r3, [r7, #20]
 80051da:	681a      	ldr	r2, [r3, #0]
 80051dc:	210f      	movs	r1, #15
 80051de:	693b      	ldr	r3, [r7, #16]
 80051e0:	fa01 f303 	lsl.w	r3, r1, r3
 80051e4:	43db      	mvns	r3, r3
 80051e6:	401a      	ands	r2, r3
 80051e8:	6a39      	ldr	r1, [r7, #32]
 80051ea:	693b      	ldr	r3, [r7, #16]
 80051ec:	fa01 f303 	lsl.w	r3, r1, r3
 80051f0:	431a      	orrs	r2, r3
 80051f2:	697b      	ldr	r3, [r7, #20]
 80051f4:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) == EXTI_MODE)
 80051f6:	683b      	ldr	r3, [r7, #0]
 80051f8:	685b      	ldr	r3, [r3, #4]
 80051fa:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80051fe:	2b00      	cmp	r3, #0
 8005200:	f000 80c1 	beq.w	8005386 <HAL_GPIO_Init+0x302>
      {
        /* Enable AFIO Clock */
        __HAL_RCC_AFIO_CLK_ENABLE();
 8005204:	4b53      	ldr	r3, [pc, #332]	; (8005354 <HAL_GPIO_Init+0x2d0>)
 8005206:	699b      	ldr	r3, [r3, #24]
 8005208:	4a52      	ldr	r2, [pc, #328]	; (8005354 <HAL_GPIO_Init+0x2d0>)
 800520a:	f043 0301 	orr.w	r3, r3, #1
 800520e:	6193      	str	r3, [r2, #24]
 8005210:	4b50      	ldr	r3, [pc, #320]	; (8005354 <HAL_GPIO_Init+0x2d0>)
 8005212:	699b      	ldr	r3, [r3, #24]
 8005214:	f003 0301 	and.w	r3, r3, #1
 8005218:	60bb      	str	r3, [r7, #8]
 800521a:	68bb      	ldr	r3, [r7, #8]
        temp = AFIO->EXTICR[position >> 2u];
 800521c:	4a4e      	ldr	r2, [pc, #312]	; (8005358 <HAL_GPIO_Init+0x2d4>)
 800521e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005220:	089b      	lsrs	r3, r3, #2
 8005222:	3302      	adds	r3, #2
 8005224:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8005228:	60fb      	str	r3, [r7, #12]
        CLEAR_BIT(temp, (0x0Fu) << (4u * (position & 0x03u)));
 800522a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800522c:	f003 0303 	and.w	r3, r3, #3
 8005230:	009b      	lsls	r3, r3, #2
 8005232:	220f      	movs	r2, #15
 8005234:	fa02 f303 	lsl.w	r3, r2, r3
 8005238:	43db      	mvns	r3, r3
 800523a:	68fa      	ldr	r2, [r7, #12]
 800523c:	4013      	ands	r3, r2
 800523e:	60fb      	str	r3, [r7, #12]
        SET_BIT(temp, (GPIO_GET_INDEX(GPIOx)) << (4u * (position & 0x03u)));
 8005240:	687b      	ldr	r3, [r7, #4]
 8005242:	4a46      	ldr	r2, [pc, #280]	; (800535c <HAL_GPIO_Init+0x2d8>)
 8005244:	4293      	cmp	r3, r2
 8005246:	d01f      	beq.n	8005288 <HAL_GPIO_Init+0x204>
 8005248:	687b      	ldr	r3, [r7, #4]
 800524a:	4a45      	ldr	r2, [pc, #276]	; (8005360 <HAL_GPIO_Init+0x2dc>)
 800524c:	4293      	cmp	r3, r2
 800524e:	d019      	beq.n	8005284 <HAL_GPIO_Init+0x200>
 8005250:	687b      	ldr	r3, [r7, #4]
 8005252:	4a44      	ldr	r2, [pc, #272]	; (8005364 <HAL_GPIO_Init+0x2e0>)
 8005254:	4293      	cmp	r3, r2
 8005256:	d013      	beq.n	8005280 <HAL_GPIO_Init+0x1fc>
 8005258:	687b      	ldr	r3, [r7, #4]
 800525a:	4a43      	ldr	r2, [pc, #268]	; (8005368 <HAL_GPIO_Init+0x2e4>)
 800525c:	4293      	cmp	r3, r2
 800525e:	d00d      	beq.n	800527c <HAL_GPIO_Init+0x1f8>
 8005260:	687b      	ldr	r3, [r7, #4]
 8005262:	4a42      	ldr	r2, [pc, #264]	; (800536c <HAL_GPIO_Init+0x2e8>)
 8005264:	4293      	cmp	r3, r2
 8005266:	d007      	beq.n	8005278 <HAL_GPIO_Init+0x1f4>
 8005268:	687b      	ldr	r3, [r7, #4]
 800526a:	4a41      	ldr	r2, [pc, #260]	; (8005370 <HAL_GPIO_Init+0x2ec>)
 800526c:	4293      	cmp	r3, r2
 800526e:	d101      	bne.n	8005274 <HAL_GPIO_Init+0x1f0>
 8005270:	2305      	movs	r3, #5
 8005272:	e00a      	b.n	800528a <HAL_GPIO_Init+0x206>
 8005274:	2306      	movs	r3, #6
 8005276:	e008      	b.n	800528a <HAL_GPIO_Init+0x206>
 8005278:	2304      	movs	r3, #4
 800527a:	e006      	b.n	800528a <HAL_GPIO_Init+0x206>
 800527c:	2303      	movs	r3, #3
 800527e:	e004      	b.n	800528a <HAL_GPIO_Init+0x206>
 8005280:	2302      	movs	r3, #2
 8005282:	e002      	b.n	800528a <HAL_GPIO_Init+0x206>
 8005284:	2301      	movs	r3, #1
 8005286:	e000      	b.n	800528a <HAL_GPIO_Init+0x206>
 8005288:	2300      	movs	r3, #0
 800528a:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800528c:	f002 0203 	and.w	r2, r2, #3
 8005290:	0092      	lsls	r2, r2, #2
 8005292:	4093      	lsls	r3, r2
 8005294:	68fa      	ldr	r2, [r7, #12]
 8005296:	4313      	orrs	r3, r2
 8005298:	60fb      	str	r3, [r7, #12]
        AFIO->EXTICR[position >> 2u] = temp;
 800529a:	492f      	ldr	r1, [pc, #188]	; (8005358 <HAL_GPIO_Init+0x2d4>)
 800529c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800529e:	089b      	lsrs	r3, r3, #2
 80052a0:	3302      	adds	r3, #2
 80052a2:	68fa      	ldr	r2, [r7, #12]
 80052a4:	f841 2023 	str.w	r2, [r1, r3, lsl #2]


        /* Enable or disable the rising trigger */
        if ((GPIO_Init->Mode & RISING_EDGE) == RISING_EDGE)
 80052a8:	683b      	ldr	r3, [r7, #0]
 80052aa:	685b      	ldr	r3, [r3, #4]
 80052ac:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 80052b0:	2b00      	cmp	r3, #0
 80052b2:	d006      	beq.n	80052c2 <HAL_GPIO_Init+0x23e>
        {
          SET_BIT(EXTI->RTSR, iocurrent);
 80052b4:	4b2f      	ldr	r3, [pc, #188]	; (8005374 <HAL_GPIO_Init+0x2f0>)
 80052b6:	689a      	ldr	r2, [r3, #8]
 80052b8:	492e      	ldr	r1, [pc, #184]	; (8005374 <HAL_GPIO_Init+0x2f0>)
 80052ba:	69bb      	ldr	r3, [r7, #24]
 80052bc:	4313      	orrs	r3, r2
 80052be:	608b      	str	r3, [r1, #8]
 80052c0:	e006      	b.n	80052d0 <HAL_GPIO_Init+0x24c>
        }
        else
        {
          CLEAR_BIT(EXTI->RTSR, iocurrent);
 80052c2:	4b2c      	ldr	r3, [pc, #176]	; (8005374 <HAL_GPIO_Init+0x2f0>)
 80052c4:	689a      	ldr	r2, [r3, #8]
 80052c6:	69bb      	ldr	r3, [r7, #24]
 80052c8:	43db      	mvns	r3, r3
 80052ca:	492a      	ldr	r1, [pc, #168]	; (8005374 <HAL_GPIO_Init+0x2f0>)
 80052cc:	4013      	ands	r3, r2
 80052ce:	608b      	str	r3, [r1, #8]
        }

        /* Enable or disable the falling trigger */
        if ((GPIO_Init->Mode & FALLING_EDGE) == FALLING_EDGE)
 80052d0:	683b      	ldr	r3, [r7, #0]
 80052d2:	685b      	ldr	r3, [r3, #4]
 80052d4:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 80052d8:	2b00      	cmp	r3, #0
 80052da:	d006      	beq.n	80052ea <HAL_GPIO_Init+0x266>
        {
          SET_BIT(EXTI->FTSR, iocurrent);
 80052dc:	4b25      	ldr	r3, [pc, #148]	; (8005374 <HAL_GPIO_Init+0x2f0>)
 80052de:	68da      	ldr	r2, [r3, #12]
 80052e0:	4924      	ldr	r1, [pc, #144]	; (8005374 <HAL_GPIO_Init+0x2f0>)
 80052e2:	69bb      	ldr	r3, [r7, #24]
 80052e4:	4313      	orrs	r3, r2
 80052e6:	60cb      	str	r3, [r1, #12]
 80052e8:	e006      	b.n	80052f8 <HAL_GPIO_Init+0x274>
        }
        else
        {
          CLEAR_BIT(EXTI->FTSR, iocurrent);
 80052ea:	4b22      	ldr	r3, [pc, #136]	; (8005374 <HAL_GPIO_Init+0x2f0>)
 80052ec:	68da      	ldr	r2, [r3, #12]
 80052ee:	69bb      	ldr	r3, [r7, #24]
 80052f0:	43db      	mvns	r3, r3
 80052f2:	4920      	ldr	r1, [pc, #128]	; (8005374 <HAL_GPIO_Init+0x2f0>)
 80052f4:	4013      	ands	r3, r2
 80052f6:	60cb      	str	r3, [r1, #12]
        }

        /* Configure the event mask */
        if ((GPIO_Init->Mode & GPIO_MODE_EVT) == GPIO_MODE_EVT)
 80052f8:	683b      	ldr	r3, [r7, #0]
 80052fa:	685b      	ldr	r3, [r3, #4]
 80052fc:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8005300:	2b00      	cmp	r3, #0
 8005302:	d006      	beq.n	8005312 <HAL_GPIO_Init+0x28e>
        {
          SET_BIT(EXTI->EMR, iocurrent);
 8005304:	4b1b      	ldr	r3, [pc, #108]	; (8005374 <HAL_GPIO_Init+0x2f0>)
 8005306:	685a      	ldr	r2, [r3, #4]
 8005308:	491a      	ldr	r1, [pc, #104]	; (8005374 <HAL_GPIO_Init+0x2f0>)
 800530a:	69bb      	ldr	r3, [r7, #24]
 800530c:	4313      	orrs	r3, r2
 800530e:	604b      	str	r3, [r1, #4]
 8005310:	e006      	b.n	8005320 <HAL_GPIO_Init+0x29c>
        }
        else
        {
          CLEAR_BIT(EXTI->EMR, iocurrent);
 8005312:	4b18      	ldr	r3, [pc, #96]	; (8005374 <HAL_GPIO_Init+0x2f0>)
 8005314:	685a      	ldr	r2, [r3, #4]
 8005316:	69bb      	ldr	r3, [r7, #24]
 8005318:	43db      	mvns	r3, r3
 800531a:	4916      	ldr	r1, [pc, #88]	; (8005374 <HAL_GPIO_Init+0x2f0>)
 800531c:	4013      	ands	r3, r2
 800531e:	604b      	str	r3, [r1, #4]
        }

        /* Configure the interrupt mask */
        if ((GPIO_Init->Mode & GPIO_MODE_IT) == GPIO_MODE_IT)
 8005320:	683b      	ldr	r3, [r7, #0]
 8005322:	685b      	ldr	r3, [r3, #4]
 8005324:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8005328:	2b00      	cmp	r3, #0
 800532a:	d025      	beq.n	8005378 <HAL_GPIO_Init+0x2f4>
        {
          SET_BIT(EXTI->IMR, iocurrent);
 800532c:	4b11      	ldr	r3, [pc, #68]	; (8005374 <HAL_GPIO_Init+0x2f0>)
 800532e:	681a      	ldr	r2, [r3, #0]
 8005330:	4910      	ldr	r1, [pc, #64]	; (8005374 <HAL_GPIO_Init+0x2f0>)
 8005332:	69bb      	ldr	r3, [r7, #24]
 8005334:	4313      	orrs	r3, r2
 8005336:	600b      	str	r3, [r1, #0]
 8005338:	e025      	b.n	8005386 <HAL_GPIO_Init+0x302>
 800533a:	bf00      	nop
 800533c:	10320000 	.word	0x10320000
 8005340:	10310000 	.word	0x10310000
 8005344:	10220000 	.word	0x10220000
 8005348:	10210000 	.word	0x10210000
 800534c:	10120000 	.word	0x10120000
 8005350:	10110000 	.word	0x10110000
 8005354:	40021000 	.word	0x40021000
 8005358:	40010000 	.word	0x40010000
 800535c:	40010800 	.word	0x40010800
 8005360:	40010c00 	.word	0x40010c00
 8005364:	40011000 	.word	0x40011000
 8005368:	40011400 	.word	0x40011400
 800536c:	40011800 	.word	0x40011800
 8005370:	40011c00 	.word	0x40011c00
 8005374:	40010400 	.word	0x40010400
        }
        else
        {
          CLEAR_BIT(EXTI->IMR, iocurrent);
 8005378:	4b0b      	ldr	r3, [pc, #44]	; (80053a8 <HAL_GPIO_Init+0x324>)
 800537a:	681a      	ldr	r2, [r3, #0]
 800537c:	69bb      	ldr	r3, [r7, #24]
 800537e:	43db      	mvns	r3, r3
 8005380:	4909      	ldr	r1, [pc, #36]	; (80053a8 <HAL_GPIO_Init+0x324>)
 8005382:	4013      	ands	r3, r2
 8005384:	600b      	str	r3, [r1, #0]
        }
      }
    }

	position++;
 8005386:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005388:	3301      	adds	r3, #1
 800538a:	627b      	str	r3, [r7, #36]	; 0x24
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 800538c:	683b      	ldr	r3, [r7, #0]
 800538e:	681a      	ldr	r2, [r3, #0]
 8005390:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005392:	fa22 f303 	lsr.w	r3, r2, r3
 8005396:	2b00      	cmp	r3, #0
 8005398:	f47f ae7e 	bne.w	8005098 <HAL_GPIO_Init+0x14>
  }
}
 800539c:	bf00      	nop
 800539e:	bf00      	nop
 80053a0:	372c      	adds	r7, #44	; 0x2c
 80053a2:	46bd      	mov	sp, r7
 80053a4:	bc80      	pop	{r7}
 80053a6:	4770      	bx	lr
 80053a8:	40010400 	.word	0x40010400

080053ac <HAL_GPIO_ReadPin>:
  * @param  GPIO_Pin: specifies the port bit to read.
  *         This parameter can be GPIO_PIN_x where x can be (0..15).
  * @retval The input port pin value.
  */
GPIO_PinState HAL_GPIO_ReadPin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin)
{
 80053ac:	b480      	push	{r7}
 80053ae:	b085      	sub	sp, #20
 80053b0:	af00      	add	r7, sp, #0
 80053b2:	6078      	str	r0, [r7, #4]
 80053b4:	460b      	mov	r3, r1
 80053b6:	807b      	strh	r3, [r7, #2]
  GPIO_PinState bitstatus;

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  if ((GPIOx->IDR & GPIO_Pin) != (uint32_t)GPIO_PIN_RESET)
 80053b8:	687b      	ldr	r3, [r7, #4]
 80053ba:	689a      	ldr	r2, [r3, #8]
 80053bc:	887b      	ldrh	r3, [r7, #2]
 80053be:	4013      	ands	r3, r2
 80053c0:	2b00      	cmp	r3, #0
 80053c2:	d002      	beq.n	80053ca <HAL_GPIO_ReadPin+0x1e>
  {
    bitstatus = GPIO_PIN_SET;
 80053c4:	2301      	movs	r3, #1
 80053c6:	73fb      	strb	r3, [r7, #15]
 80053c8:	e001      	b.n	80053ce <HAL_GPIO_ReadPin+0x22>
  }
  else
  {
    bitstatus = GPIO_PIN_RESET;
 80053ca:	2300      	movs	r3, #0
 80053cc:	73fb      	strb	r3, [r7, #15]
  }
  return bitstatus;
 80053ce:	7bfb      	ldrb	r3, [r7, #15]
}
 80053d0:	4618      	mov	r0, r3
 80053d2:	3714      	adds	r7, #20
 80053d4:	46bd      	mov	sp, r7
 80053d6:	bc80      	pop	{r7}
 80053d8:	4770      	bx	lr

080053da <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 80053da:	b480      	push	{r7}
 80053dc:	b083      	sub	sp, #12
 80053de:	af00      	add	r7, sp, #0
 80053e0:	6078      	str	r0, [r7, #4]
 80053e2:	460b      	mov	r3, r1
 80053e4:	807b      	strh	r3, [r7, #2]
 80053e6:	4613      	mov	r3, r2
 80053e8:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
 80053ea:	787b      	ldrb	r3, [r7, #1]
 80053ec:	2b00      	cmp	r3, #0
 80053ee:	d003      	beq.n	80053f8 <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 80053f0:	887a      	ldrh	r2, [r7, #2]
 80053f2:	687b      	ldr	r3, [r7, #4]
 80053f4:	611a      	str	r2, [r3, #16]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16u;
  }
}
 80053f6:	e003      	b.n	8005400 <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16u;
 80053f8:	887b      	ldrh	r3, [r7, #2]
 80053fa:	041a      	lsls	r2, r3, #16
 80053fc:	687b      	ldr	r3, [r7, #4]
 80053fe:	611a      	str	r2, [r3, #16]
}
 8005400:	bf00      	nop
 8005402:	370c      	adds	r7, #12
 8005404:	46bd      	mov	sp, r7
 8005406:	bc80      	pop	{r7}
 8005408:	4770      	bx	lr
	...

0800540c <HAL_GPIO_EXTI_IRQHandler>:
  * @brief  This function handles EXTI interrupt request.
  * @param  GPIO_Pin: Specifies the pins connected EXTI line
  * @retval None
  */
void HAL_GPIO_EXTI_IRQHandler(uint16_t GPIO_Pin)
{
 800540c:	b580      	push	{r7, lr}
 800540e:	b082      	sub	sp, #8
 8005410:	af00      	add	r7, sp, #0
 8005412:	4603      	mov	r3, r0
 8005414:	80fb      	strh	r3, [r7, #6]
  /* EXTI line interrupt detected */
  if (__HAL_GPIO_EXTI_GET_IT(GPIO_Pin) != 0x00u)
 8005416:	4b08      	ldr	r3, [pc, #32]	; (8005438 <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 8005418:	695a      	ldr	r2, [r3, #20]
 800541a:	88fb      	ldrh	r3, [r7, #6]
 800541c:	4013      	ands	r3, r2
 800541e:	2b00      	cmp	r3, #0
 8005420:	d006      	beq.n	8005430 <HAL_GPIO_EXTI_IRQHandler+0x24>
  {
    __HAL_GPIO_EXTI_CLEAR_IT(GPIO_Pin);
 8005422:	4a05      	ldr	r2, [pc, #20]	; (8005438 <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 8005424:	88fb      	ldrh	r3, [r7, #6]
 8005426:	6153      	str	r3, [r2, #20]
    HAL_GPIO_EXTI_Callback(GPIO_Pin);
 8005428:	88fb      	ldrh	r3, [r7, #6]
 800542a:	4618      	mov	r0, r3
 800542c:	f7fc f930 	bl	8001690 <HAL_GPIO_EXTI_Callback>
  }
}
 8005430:	bf00      	nop
 8005432:	3708      	adds	r7, #8
 8005434:	46bd      	mov	sp, r7
 8005436:	bd80      	pop	{r7, pc}
 8005438:	40010400 	.word	0x40010400

0800543c <HAL_RCC_OscConfig>:
  *         supported by this macro. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 800543c:	b580      	push	{r7, lr}
 800543e:	b086      	sub	sp, #24
 8005440:	af00      	add	r7, sp, #0
 8005442:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t pll_config;

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 8005444:	687b      	ldr	r3, [r7, #4]
 8005446:	2b00      	cmp	r3, #0
 8005448:	d101      	bne.n	800544e <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 800544a:	2301      	movs	r3, #1
 800544c:	e26c      	b.n	8005928 <HAL_RCC_OscConfig+0x4ec>

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 800544e:	687b      	ldr	r3, [r7, #4]
 8005450:	681b      	ldr	r3, [r3, #0]
 8005452:	f003 0301 	and.w	r3, r3, #1
 8005456:	2b00      	cmp	r3, #0
 8005458:	f000 8087 	beq.w	800556a <HAL_RCC_OscConfig+0x12e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSE)
 800545c:	4b92      	ldr	r3, [pc, #584]	; (80056a8 <HAL_RCC_OscConfig+0x26c>)
 800545e:	685b      	ldr	r3, [r3, #4]
 8005460:	f003 030c 	and.w	r3, r3, #12
 8005464:	2b04      	cmp	r3, #4
 8005466:	d00c      	beq.n	8005482 <HAL_RCC_OscConfig+0x46>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSE)))
 8005468:	4b8f      	ldr	r3, [pc, #572]	; (80056a8 <HAL_RCC_OscConfig+0x26c>)
 800546a:	685b      	ldr	r3, [r3, #4]
 800546c:	f003 030c 	and.w	r3, r3, #12
 8005470:	2b08      	cmp	r3, #8
 8005472:	d112      	bne.n	800549a <HAL_RCC_OscConfig+0x5e>
 8005474:	4b8c      	ldr	r3, [pc, #560]	; (80056a8 <HAL_RCC_OscConfig+0x26c>)
 8005476:	685b      	ldr	r3, [r3, #4]
 8005478:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 800547c:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8005480:	d10b      	bne.n	800549a <HAL_RCC_OscConfig+0x5e>
    {
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8005482:	4b89      	ldr	r3, [pc, #548]	; (80056a8 <HAL_RCC_OscConfig+0x26c>)
 8005484:	681b      	ldr	r3, [r3, #0]
 8005486:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800548a:	2b00      	cmp	r3, #0
 800548c:	d06c      	beq.n	8005568 <HAL_RCC_OscConfig+0x12c>
 800548e:	687b      	ldr	r3, [r7, #4]
 8005490:	685b      	ldr	r3, [r3, #4]
 8005492:	2b00      	cmp	r3, #0
 8005494:	d168      	bne.n	8005568 <HAL_RCC_OscConfig+0x12c>
      {
        return HAL_ERROR;
 8005496:	2301      	movs	r3, #1
 8005498:	e246      	b.n	8005928 <HAL_RCC_OscConfig+0x4ec>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 800549a:	687b      	ldr	r3, [r7, #4]
 800549c:	685b      	ldr	r3, [r3, #4]
 800549e:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 80054a2:	d106      	bne.n	80054b2 <HAL_RCC_OscConfig+0x76>
 80054a4:	4b80      	ldr	r3, [pc, #512]	; (80056a8 <HAL_RCC_OscConfig+0x26c>)
 80054a6:	681b      	ldr	r3, [r3, #0]
 80054a8:	4a7f      	ldr	r2, [pc, #508]	; (80056a8 <HAL_RCC_OscConfig+0x26c>)
 80054aa:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 80054ae:	6013      	str	r3, [r2, #0]
 80054b0:	e02e      	b.n	8005510 <HAL_RCC_OscConfig+0xd4>
 80054b2:	687b      	ldr	r3, [r7, #4]
 80054b4:	685b      	ldr	r3, [r3, #4]
 80054b6:	2b00      	cmp	r3, #0
 80054b8:	d10c      	bne.n	80054d4 <HAL_RCC_OscConfig+0x98>
 80054ba:	4b7b      	ldr	r3, [pc, #492]	; (80056a8 <HAL_RCC_OscConfig+0x26c>)
 80054bc:	681b      	ldr	r3, [r3, #0]
 80054be:	4a7a      	ldr	r2, [pc, #488]	; (80056a8 <HAL_RCC_OscConfig+0x26c>)
 80054c0:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 80054c4:	6013      	str	r3, [r2, #0]
 80054c6:	4b78      	ldr	r3, [pc, #480]	; (80056a8 <HAL_RCC_OscConfig+0x26c>)
 80054c8:	681b      	ldr	r3, [r3, #0]
 80054ca:	4a77      	ldr	r2, [pc, #476]	; (80056a8 <HAL_RCC_OscConfig+0x26c>)
 80054cc:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 80054d0:	6013      	str	r3, [r2, #0]
 80054d2:	e01d      	b.n	8005510 <HAL_RCC_OscConfig+0xd4>
 80054d4:	687b      	ldr	r3, [r7, #4]
 80054d6:	685b      	ldr	r3, [r3, #4]
 80054d8:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 80054dc:	d10c      	bne.n	80054f8 <HAL_RCC_OscConfig+0xbc>
 80054de:	4b72      	ldr	r3, [pc, #456]	; (80056a8 <HAL_RCC_OscConfig+0x26c>)
 80054e0:	681b      	ldr	r3, [r3, #0]
 80054e2:	4a71      	ldr	r2, [pc, #452]	; (80056a8 <HAL_RCC_OscConfig+0x26c>)
 80054e4:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 80054e8:	6013      	str	r3, [r2, #0]
 80054ea:	4b6f      	ldr	r3, [pc, #444]	; (80056a8 <HAL_RCC_OscConfig+0x26c>)
 80054ec:	681b      	ldr	r3, [r3, #0]
 80054ee:	4a6e      	ldr	r2, [pc, #440]	; (80056a8 <HAL_RCC_OscConfig+0x26c>)
 80054f0:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 80054f4:	6013      	str	r3, [r2, #0]
 80054f6:	e00b      	b.n	8005510 <HAL_RCC_OscConfig+0xd4>
 80054f8:	4b6b      	ldr	r3, [pc, #428]	; (80056a8 <HAL_RCC_OscConfig+0x26c>)
 80054fa:	681b      	ldr	r3, [r3, #0]
 80054fc:	4a6a      	ldr	r2, [pc, #424]	; (80056a8 <HAL_RCC_OscConfig+0x26c>)
 80054fe:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8005502:	6013      	str	r3, [r2, #0]
 8005504:	4b68      	ldr	r3, [pc, #416]	; (80056a8 <HAL_RCC_OscConfig+0x26c>)
 8005506:	681b      	ldr	r3, [r3, #0]
 8005508:	4a67      	ldr	r2, [pc, #412]	; (80056a8 <HAL_RCC_OscConfig+0x26c>)
 800550a:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 800550e:	6013      	str	r3, [r2, #0]


      /* Check the HSE State */
      if (RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8005510:	687b      	ldr	r3, [r7, #4]
 8005512:	685b      	ldr	r3, [r3, #4]
 8005514:	2b00      	cmp	r3, #0
 8005516:	d013      	beq.n	8005540 <HAL_RCC_OscConfig+0x104>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8005518:	f7fd ff8a 	bl	8003430 <HAL_GetTick>
 800551c:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 800551e:	e008      	b.n	8005532 <HAL_RCC_OscConfig+0xf6>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8005520:	f7fd ff86 	bl	8003430 <HAL_GetTick>
 8005524:	4602      	mov	r2, r0
 8005526:	693b      	ldr	r3, [r7, #16]
 8005528:	1ad3      	subs	r3, r2, r3
 800552a:	2b64      	cmp	r3, #100	; 0x64
 800552c:	d901      	bls.n	8005532 <HAL_RCC_OscConfig+0xf6>
          {
            return HAL_TIMEOUT;
 800552e:	2303      	movs	r3, #3
 8005530:	e1fa      	b.n	8005928 <HAL_RCC_OscConfig+0x4ec>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8005532:	4b5d      	ldr	r3, [pc, #372]	; (80056a8 <HAL_RCC_OscConfig+0x26c>)
 8005534:	681b      	ldr	r3, [r3, #0]
 8005536:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800553a:	2b00      	cmp	r3, #0
 800553c:	d0f0      	beq.n	8005520 <HAL_RCC_OscConfig+0xe4>
 800553e:	e014      	b.n	800556a <HAL_RCC_OscConfig+0x12e>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8005540:	f7fd ff76 	bl	8003430 <HAL_GetTick>
 8005544:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8005546:	e008      	b.n	800555a <HAL_RCC_OscConfig+0x11e>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8005548:	f7fd ff72 	bl	8003430 <HAL_GetTick>
 800554c:	4602      	mov	r2, r0
 800554e:	693b      	ldr	r3, [r7, #16]
 8005550:	1ad3      	subs	r3, r2, r3
 8005552:	2b64      	cmp	r3, #100	; 0x64
 8005554:	d901      	bls.n	800555a <HAL_RCC_OscConfig+0x11e>
          {
            return HAL_TIMEOUT;
 8005556:	2303      	movs	r3, #3
 8005558:	e1e6      	b.n	8005928 <HAL_RCC_OscConfig+0x4ec>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 800555a:	4b53      	ldr	r3, [pc, #332]	; (80056a8 <HAL_RCC_OscConfig+0x26c>)
 800555c:	681b      	ldr	r3, [r3, #0]
 800555e:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8005562:	2b00      	cmp	r3, #0
 8005564:	d1f0      	bne.n	8005548 <HAL_RCC_OscConfig+0x10c>
 8005566:	e000      	b.n	800556a <HAL_RCC_OscConfig+0x12e>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8005568:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 800556a:	687b      	ldr	r3, [r7, #4]
 800556c:	681b      	ldr	r3, [r3, #0]
 800556e:	f003 0302 	and.w	r3, r3, #2
 8005572:	2b00      	cmp	r3, #0
 8005574:	d063      	beq.n	800563e <HAL_RCC_OscConfig+0x202>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI)
 8005576:	4b4c      	ldr	r3, [pc, #304]	; (80056a8 <HAL_RCC_OscConfig+0x26c>)
 8005578:	685b      	ldr	r3, [r3, #4]
 800557a:	f003 030c 	and.w	r3, r3, #12
 800557e:	2b00      	cmp	r3, #0
 8005580:	d00b      	beq.n	800559a <HAL_RCC_OscConfig+0x15e>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSI_DIV2)))
 8005582:	4b49      	ldr	r3, [pc, #292]	; (80056a8 <HAL_RCC_OscConfig+0x26c>)
 8005584:	685b      	ldr	r3, [r3, #4]
 8005586:	f003 030c 	and.w	r3, r3, #12
 800558a:	2b08      	cmp	r3, #8
 800558c:	d11c      	bne.n	80055c8 <HAL_RCC_OscConfig+0x18c>
 800558e:	4b46      	ldr	r3, [pc, #280]	; (80056a8 <HAL_RCC_OscConfig+0x26c>)
 8005590:	685b      	ldr	r3, [r3, #4]
 8005592:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8005596:	2b00      	cmp	r3, #0
 8005598:	d116      	bne.n	80055c8 <HAL_RCC_OscConfig+0x18c>
    {
      /* When HSI is used as system clock it will not disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 800559a:	4b43      	ldr	r3, [pc, #268]	; (80056a8 <HAL_RCC_OscConfig+0x26c>)
 800559c:	681b      	ldr	r3, [r3, #0]
 800559e:	f003 0302 	and.w	r3, r3, #2
 80055a2:	2b00      	cmp	r3, #0
 80055a4:	d005      	beq.n	80055b2 <HAL_RCC_OscConfig+0x176>
 80055a6:	687b      	ldr	r3, [r7, #4]
 80055a8:	691b      	ldr	r3, [r3, #16]
 80055aa:	2b01      	cmp	r3, #1
 80055ac:	d001      	beq.n	80055b2 <HAL_RCC_OscConfig+0x176>
      {
        return HAL_ERROR;
 80055ae:	2301      	movs	r3, #1
 80055b0:	e1ba      	b.n	8005928 <HAL_RCC_OscConfig+0x4ec>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80055b2:	4b3d      	ldr	r3, [pc, #244]	; (80056a8 <HAL_RCC_OscConfig+0x26c>)
 80055b4:	681b      	ldr	r3, [r3, #0]
 80055b6:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 80055ba:	687b      	ldr	r3, [r7, #4]
 80055bc:	695b      	ldr	r3, [r3, #20]
 80055be:	00db      	lsls	r3, r3, #3
 80055c0:	4939      	ldr	r1, [pc, #228]	; (80056a8 <HAL_RCC_OscConfig+0x26c>)
 80055c2:	4313      	orrs	r3, r2
 80055c4:	600b      	str	r3, [r1, #0]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 80055c6:	e03a      	b.n	800563e <HAL_RCC_OscConfig+0x202>
      }
    }
    else
    {
      /* Check the HSI State */
      if (RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 80055c8:	687b      	ldr	r3, [r7, #4]
 80055ca:	691b      	ldr	r3, [r3, #16]
 80055cc:	2b00      	cmp	r3, #0
 80055ce:	d020      	beq.n	8005612 <HAL_RCC_OscConfig+0x1d6>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 80055d0:	4b36      	ldr	r3, [pc, #216]	; (80056ac <HAL_RCC_OscConfig+0x270>)
 80055d2:	2201      	movs	r2, #1
 80055d4:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80055d6:	f7fd ff2b 	bl	8003430 <HAL_GetTick>
 80055da:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80055dc:	e008      	b.n	80055f0 <HAL_RCC_OscConfig+0x1b4>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 80055de:	f7fd ff27 	bl	8003430 <HAL_GetTick>
 80055e2:	4602      	mov	r2, r0
 80055e4:	693b      	ldr	r3, [r7, #16]
 80055e6:	1ad3      	subs	r3, r2, r3
 80055e8:	2b02      	cmp	r3, #2
 80055ea:	d901      	bls.n	80055f0 <HAL_RCC_OscConfig+0x1b4>
          {
            return HAL_TIMEOUT;
 80055ec:	2303      	movs	r3, #3
 80055ee:	e19b      	b.n	8005928 <HAL_RCC_OscConfig+0x4ec>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80055f0:	4b2d      	ldr	r3, [pc, #180]	; (80056a8 <HAL_RCC_OscConfig+0x26c>)
 80055f2:	681b      	ldr	r3, [r3, #0]
 80055f4:	f003 0302 	and.w	r3, r3, #2
 80055f8:	2b00      	cmp	r3, #0
 80055fa:	d0f0      	beq.n	80055de <HAL_RCC_OscConfig+0x1a2>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80055fc:	4b2a      	ldr	r3, [pc, #168]	; (80056a8 <HAL_RCC_OscConfig+0x26c>)
 80055fe:	681b      	ldr	r3, [r3, #0]
 8005600:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8005604:	687b      	ldr	r3, [r7, #4]
 8005606:	695b      	ldr	r3, [r3, #20]
 8005608:	00db      	lsls	r3, r3, #3
 800560a:	4927      	ldr	r1, [pc, #156]	; (80056a8 <HAL_RCC_OscConfig+0x26c>)
 800560c:	4313      	orrs	r3, r2
 800560e:	600b      	str	r3, [r1, #0]
 8005610:	e015      	b.n	800563e <HAL_RCC_OscConfig+0x202>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8005612:	4b26      	ldr	r3, [pc, #152]	; (80056ac <HAL_RCC_OscConfig+0x270>)
 8005614:	2200      	movs	r2, #0
 8005616:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8005618:	f7fd ff0a 	bl	8003430 <HAL_GetTick>
 800561c:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 800561e:	e008      	b.n	8005632 <HAL_RCC_OscConfig+0x1f6>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8005620:	f7fd ff06 	bl	8003430 <HAL_GetTick>
 8005624:	4602      	mov	r2, r0
 8005626:	693b      	ldr	r3, [r7, #16]
 8005628:	1ad3      	subs	r3, r2, r3
 800562a:	2b02      	cmp	r3, #2
 800562c:	d901      	bls.n	8005632 <HAL_RCC_OscConfig+0x1f6>
          {
            return HAL_TIMEOUT;
 800562e:	2303      	movs	r3, #3
 8005630:	e17a      	b.n	8005928 <HAL_RCC_OscConfig+0x4ec>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8005632:	4b1d      	ldr	r3, [pc, #116]	; (80056a8 <HAL_RCC_OscConfig+0x26c>)
 8005634:	681b      	ldr	r3, [r3, #0]
 8005636:	f003 0302 	and.w	r3, r3, #2
 800563a:	2b00      	cmp	r3, #0
 800563c:	d1f0      	bne.n	8005620 <HAL_RCC_OscConfig+0x1e4>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 800563e:	687b      	ldr	r3, [r7, #4]
 8005640:	681b      	ldr	r3, [r3, #0]
 8005642:	f003 0308 	and.w	r3, r3, #8
 8005646:	2b00      	cmp	r3, #0
 8005648:	d03a      	beq.n	80056c0 <HAL_RCC_OscConfig+0x284>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if (RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 800564a:	687b      	ldr	r3, [r7, #4]
 800564c:	699b      	ldr	r3, [r3, #24]
 800564e:	2b00      	cmp	r3, #0
 8005650:	d019      	beq.n	8005686 <HAL_RCC_OscConfig+0x24a>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8005652:	4b17      	ldr	r3, [pc, #92]	; (80056b0 <HAL_RCC_OscConfig+0x274>)
 8005654:	2201      	movs	r2, #1
 8005656:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8005658:	f7fd feea 	bl	8003430 <HAL_GetTick>
 800565c:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 800565e:	e008      	b.n	8005672 <HAL_RCC_OscConfig+0x236>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8005660:	f7fd fee6 	bl	8003430 <HAL_GetTick>
 8005664:	4602      	mov	r2, r0
 8005666:	693b      	ldr	r3, [r7, #16]
 8005668:	1ad3      	subs	r3, r2, r3
 800566a:	2b02      	cmp	r3, #2
 800566c:	d901      	bls.n	8005672 <HAL_RCC_OscConfig+0x236>
        {
          return HAL_TIMEOUT;
 800566e:	2303      	movs	r3, #3
 8005670:	e15a      	b.n	8005928 <HAL_RCC_OscConfig+0x4ec>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8005672:	4b0d      	ldr	r3, [pc, #52]	; (80056a8 <HAL_RCC_OscConfig+0x26c>)
 8005674:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005676:	f003 0302 	and.w	r3, r3, #2
 800567a:	2b00      	cmp	r3, #0
 800567c:	d0f0      	beq.n	8005660 <HAL_RCC_OscConfig+0x224>
        }
      }
      /*  To have a fully stabilized clock in the specified range, a software delay of 1ms
          should be added.*/
      RCC_Delay(1);
 800567e:	2001      	movs	r0, #1
 8005680:	f000 face 	bl	8005c20 <RCC_Delay>
 8005684:	e01c      	b.n	80056c0 <HAL_RCC_OscConfig+0x284>
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8005686:	4b0a      	ldr	r3, [pc, #40]	; (80056b0 <HAL_RCC_OscConfig+0x274>)
 8005688:	2200      	movs	r2, #0
 800568a:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 800568c:	f7fd fed0 	bl	8003430 <HAL_GetTick>
 8005690:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is disabled */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8005692:	e00f      	b.n	80056b4 <HAL_RCC_OscConfig+0x278>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8005694:	f7fd fecc 	bl	8003430 <HAL_GetTick>
 8005698:	4602      	mov	r2, r0
 800569a:	693b      	ldr	r3, [r7, #16]
 800569c:	1ad3      	subs	r3, r2, r3
 800569e:	2b02      	cmp	r3, #2
 80056a0:	d908      	bls.n	80056b4 <HAL_RCC_OscConfig+0x278>
        {
          return HAL_TIMEOUT;
 80056a2:	2303      	movs	r3, #3
 80056a4:	e140      	b.n	8005928 <HAL_RCC_OscConfig+0x4ec>
 80056a6:	bf00      	nop
 80056a8:	40021000 	.word	0x40021000
 80056ac:	42420000 	.word	0x42420000
 80056b0:	42420480 	.word	0x42420480
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 80056b4:	4b9e      	ldr	r3, [pc, #632]	; (8005930 <HAL_RCC_OscConfig+0x4f4>)
 80056b6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80056b8:	f003 0302 	and.w	r3, r3, #2
 80056bc:	2b00      	cmp	r3, #0
 80056be:	d1e9      	bne.n	8005694 <HAL_RCC_OscConfig+0x258>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 80056c0:	687b      	ldr	r3, [r7, #4]
 80056c2:	681b      	ldr	r3, [r3, #0]
 80056c4:	f003 0304 	and.w	r3, r3, #4
 80056c8:	2b00      	cmp	r3, #0
 80056ca:	f000 80a6 	beq.w	800581a <HAL_RCC_OscConfig+0x3de>
  {
    FlagStatus       pwrclkchanged = RESET;
 80056ce:	2300      	movs	r3, #0
 80056d0:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 80056d2:	4b97      	ldr	r3, [pc, #604]	; (8005930 <HAL_RCC_OscConfig+0x4f4>)
 80056d4:	69db      	ldr	r3, [r3, #28]
 80056d6:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80056da:	2b00      	cmp	r3, #0
 80056dc:	d10d      	bne.n	80056fa <HAL_RCC_OscConfig+0x2be>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 80056de:	4b94      	ldr	r3, [pc, #592]	; (8005930 <HAL_RCC_OscConfig+0x4f4>)
 80056e0:	69db      	ldr	r3, [r3, #28]
 80056e2:	4a93      	ldr	r2, [pc, #588]	; (8005930 <HAL_RCC_OscConfig+0x4f4>)
 80056e4:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 80056e8:	61d3      	str	r3, [r2, #28]
 80056ea:	4b91      	ldr	r3, [pc, #580]	; (8005930 <HAL_RCC_OscConfig+0x4f4>)
 80056ec:	69db      	ldr	r3, [r3, #28]
 80056ee:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80056f2:	60bb      	str	r3, [r7, #8]
 80056f4:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 80056f6:	2301      	movs	r3, #1
 80056f8:	75fb      	strb	r3, [r7, #23]
    }

    if (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80056fa:	4b8e      	ldr	r3, [pc, #568]	; (8005934 <HAL_RCC_OscConfig+0x4f8>)
 80056fc:	681b      	ldr	r3, [r3, #0]
 80056fe:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8005702:	2b00      	cmp	r3, #0
 8005704:	d118      	bne.n	8005738 <HAL_RCC_OscConfig+0x2fc>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8005706:	4b8b      	ldr	r3, [pc, #556]	; (8005934 <HAL_RCC_OscConfig+0x4f8>)
 8005708:	681b      	ldr	r3, [r3, #0]
 800570a:	4a8a      	ldr	r2, [pc, #552]	; (8005934 <HAL_RCC_OscConfig+0x4f8>)
 800570c:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8005710:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8005712:	f7fd fe8d 	bl	8003430 <HAL_GetTick>
 8005716:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8005718:	e008      	b.n	800572c <HAL_RCC_OscConfig+0x2f0>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 800571a:	f7fd fe89 	bl	8003430 <HAL_GetTick>
 800571e:	4602      	mov	r2, r0
 8005720:	693b      	ldr	r3, [r7, #16]
 8005722:	1ad3      	subs	r3, r2, r3
 8005724:	2b64      	cmp	r3, #100	; 0x64
 8005726:	d901      	bls.n	800572c <HAL_RCC_OscConfig+0x2f0>
        {
          return HAL_TIMEOUT;
 8005728:	2303      	movs	r3, #3
 800572a:	e0fd      	b.n	8005928 <HAL_RCC_OscConfig+0x4ec>
      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 800572c:	4b81      	ldr	r3, [pc, #516]	; (8005934 <HAL_RCC_OscConfig+0x4f8>)
 800572e:	681b      	ldr	r3, [r3, #0]
 8005730:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8005734:	2b00      	cmp	r3, #0
 8005736:	d0f0      	beq.n	800571a <HAL_RCC_OscConfig+0x2de>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8005738:	687b      	ldr	r3, [r7, #4]
 800573a:	68db      	ldr	r3, [r3, #12]
 800573c:	2b01      	cmp	r3, #1
 800573e:	d106      	bne.n	800574e <HAL_RCC_OscConfig+0x312>
 8005740:	4b7b      	ldr	r3, [pc, #492]	; (8005930 <HAL_RCC_OscConfig+0x4f4>)
 8005742:	6a1b      	ldr	r3, [r3, #32]
 8005744:	4a7a      	ldr	r2, [pc, #488]	; (8005930 <HAL_RCC_OscConfig+0x4f4>)
 8005746:	f043 0301 	orr.w	r3, r3, #1
 800574a:	6213      	str	r3, [r2, #32]
 800574c:	e02d      	b.n	80057aa <HAL_RCC_OscConfig+0x36e>
 800574e:	687b      	ldr	r3, [r7, #4]
 8005750:	68db      	ldr	r3, [r3, #12]
 8005752:	2b00      	cmp	r3, #0
 8005754:	d10c      	bne.n	8005770 <HAL_RCC_OscConfig+0x334>
 8005756:	4b76      	ldr	r3, [pc, #472]	; (8005930 <HAL_RCC_OscConfig+0x4f4>)
 8005758:	6a1b      	ldr	r3, [r3, #32]
 800575a:	4a75      	ldr	r2, [pc, #468]	; (8005930 <HAL_RCC_OscConfig+0x4f4>)
 800575c:	f023 0301 	bic.w	r3, r3, #1
 8005760:	6213      	str	r3, [r2, #32]
 8005762:	4b73      	ldr	r3, [pc, #460]	; (8005930 <HAL_RCC_OscConfig+0x4f4>)
 8005764:	6a1b      	ldr	r3, [r3, #32]
 8005766:	4a72      	ldr	r2, [pc, #456]	; (8005930 <HAL_RCC_OscConfig+0x4f4>)
 8005768:	f023 0304 	bic.w	r3, r3, #4
 800576c:	6213      	str	r3, [r2, #32]
 800576e:	e01c      	b.n	80057aa <HAL_RCC_OscConfig+0x36e>
 8005770:	687b      	ldr	r3, [r7, #4]
 8005772:	68db      	ldr	r3, [r3, #12]
 8005774:	2b05      	cmp	r3, #5
 8005776:	d10c      	bne.n	8005792 <HAL_RCC_OscConfig+0x356>
 8005778:	4b6d      	ldr	r3, [pc, #436]	; (8005930 <HAL_RCC_OscConfig+0x4f4>)
 800577a:	6a1b      	ldr	r3, [r3, #32]
 800577c:	4a6c      	ldr	r2, [pc, #432]	; (8005930 <HAL_RCC_OscConfig+0x4f4>)
 800577e:	f043 0304 	orr.w	r3, r3, #4
 8005782:	6213      	str	r3, [r2, #32]
 8005784:	4b6a      	ldr	r3, [pc, #424]	; (8005930 <HAL_RCC_OscConfig+0x4f4>)
 8005786:	6a1b      	ldr	r3, [r3, #32]
 8005788:	4a69      	ldr	r2, [pc, #420]	; (8005930 <HAL_RCC_OscConfig+0x4f4>)
 800578a:	f043 0301 	orr.w	r3, r3, #1
 800578e:	6213      	str	r3, [r2, #32]
 8005790:	e00b      	b.n	80057aa <HAL_RCC_OscConfig+0x36e>
 8005792:	4b67      	ldr	r3, [pc, #412]	; (8005930 <HAL_RCC_OscConfig+0x4f4>)
 8005794:	6a1b      	ldr	r3, [r3, #32]
 8005796:	4a66      	ldr	r2, [pc, #408]	; (8005930 <HAL_RCC_OscConfig+0x4f4>)
 8005798:	f023 0301 	bic.w	r3, r3, #1
 800579c:	6213      	str	r3, [r2, #32]
 800579e:	4b64      	ldr	r3, [pc, #400]	; (8005930 <HAL_RCC_OscConfig+0x4f4>)
 80057a0:	6a1b      	ldr	r3, [r3, #32]
 80057a2:	4a63      	ldr	r2, [pc, #396]	; (8005930 <HAL_RCC_OscConfig+0x4f4>)
 80057a4:	f023 0304 	bic.w	r3, r3, #4
 80057a8:	6213      	str	r3, [r2, #32]
    /* Check the LSE State */
    if (RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 80057aa:	687b      	ldr	r3, [r7, #4]
 80057ac:	68db      	ldr	r3, [r3, #12]
 80057ae:	2b00      	cmp	r3, #0
 80057b0:	d015      	beq.n	80057de <HAL_RCC_OscConfig+0x3a2>
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 80057b2:	f7fd fe3d 	bl	8003430 <HAL_GetTick>
 80057b6:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80057b8:	e00a      	b.n	80057d0 <HAL_RCC_OscConfig+0x394>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80057ba:	f7fd fe39 	bl	8003430 <HAL_GetTick>
 80057be:	4602      	mov	r2, r0
 80057c0:	693b      	ldr	r3, [r7, #16]
 80057c2:	1ad3      	subs	r3, r2, r3
 80057c4:	f241 3288 	movw	r2, #5000	; 0x1388
 80057c8:	4293      	cmp	r3, r2
 80057ca:	d901      	bls.n	80057d0 <HAL_RCC_OscConfig+0x394>
        {
          return HAL_TIMEOUT;
 80057cc:	2303      	movs	r3, #3
 80057ce:	e0ab      	b.n	8005928 <HAL_RCC_OscConfig+0x4ec>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80057d0:	4b57      	ldr	r3, [pc, #348]	; (8005930 <HAL_RCC_OscConfig+0x4f4>)
 80057d2:	6a1b      	ldr	r3, [r3, #32]
 80057d4:	f003 0302 	and.w	r3, r3, #2
 80057d8:	2b00      	cmp	r3, #0
 80057da:	d0ee      	beq.n	80057ba <HAL_RCC_OscConfig+0x37e>
 80057dc:	e014      	b.n	8005808 <HAL_RCC_OscConfig+0x3cc>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 80057de:	f7fd fe27 	bl	8003430 <HAL_GetTick>
 80057e2:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is disabled */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 80057e4:	e00a      	b.n	80057fc <HAL_RCC_OscConfig+0x3c0>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80057e6:	f7fd fe23 	bl	8003430 <HAL_GetTick>
 80057ea:	4602      	mov	r2, r0
 80057ec:	693b      	ldr	r3, [r7, #16]
 80057ee:	1ad3      	subs	r3, r2, r3
 80057f0:	f241 3288 	movw	r2, #5000	; 0x1388
 80057f4:	4293      	cmp	r3, r2
 80057f6:	d901      	bls.n	80057fc <HAL_RCC_OscConfig+0x3c0>
        {
          return HAL_TIMEOUT;
 80057f8:	2303      	movs	r3, #3
 80057fa:	e095      	b.n	8005928 <HAL_RCC_OscConfig+0x4ec>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 80057fc:	4b4c      	ldr	r3, [pc, #304]	; (8005930 <HAL_RCC_OscConfig+0x4f4>)
 80057fe:	6a1b      	ldr	r3, [r3, #32]
 8005800:	f003 0302 	and.w	r3, r3, #2
 8005804:	2b00      	cmp	r3, #0
 8005806:	d1ee      	bne.n	80057e6 <HAL_RCC_OscConfig+0x3aa>
        }
      }
    }

    /* Require to disable power clock if necessary */
    if (pwrclkchanged == SET)
 8005808:	7dfb      	ldrb	r3, [r7, #23]
 800580a:	2b01      	cmp	r3, #1
 800580c:	d105      	bne.n	800581a <HAL_RCC_OscConfig+0x3de>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 800580e:	4b48      	ldr	r3, [pc, #288]	; (8005930 <HAL_RCC_OscConfig+0x4f4>)
 8005810:	69db      	ldr	r3, [r3, #28]
 8005812:	4a47      	ldr	r2, [pc, #284]	; (8005930 <HAL_RCC_OscConfig+0x4f4>)
 8005814:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8005818:	61d3      	str	r3, [r2, #28]

#endif /* RCC_CR_PLL2ON */
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 800581a:	687b      	ldr	r3, [r7, #4]
 800581c:	69db      	ldr	r3, [r3, #28]
 800581e:	2b00      	cmp	r3, #0
 8005820:	f000 8081 	beq.w	8005926 <HAL_RCC_OscConfig+0x4ea>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 8005824:	4b42      	ldr	r3, [pc, #264]	; (8005930 <HAL_RCC_OscConfig+0x4f4>)
 8005826:	685b      	ldr	r3, [r3, #4]
 8005828:	f003 030c 	and.w	r3, r3, #12
 800582c:	2b08      	cmp	r3, #8
 800582e:	d061      	beq.n	80058f4 <HAL_RCC_OscConfig+0x4b8>
    {
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8005830:	687b      	ldr	r3, [r7, #4]
 8005832:	69db      	ldr	r3, [r3, #28]
 8005834:	2b02      	cmp	r3, #2
 8005836:	d146      	bne.n	80058c6 <HAL_RCC_OscConfig+0x48a>
        /* Check the parameters */
        assert_param(IS_RCC_PLLSOURCE(RCC_OscInitStruct->PLL.PLLSource));
        assert_param(IS_RCC_PLL_MUL(RCC_OscInitStruct->PLL.PLLMUL));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8005838:	4b3f      	ldr	r3, [pc, #252]	; (8005938 <HAL_RCC_OscConfig+0x4fc>)
 800583a:	2200      	movs	r2, #0
 800583c:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800583e:	f7fd fdf7 	bl	8003430 <HAL_GetTick>
 8005842:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8005844:	e008      	b.n	8005858 <HAL_RCC_OscConfig+0x41c>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8005846:	f7fd fdf3 	bl	8003430 <HAL_GetTick>
 800584a:	4602      	mov	r2, r0
 800584c:	693b      	ldr	r3, [r7, #16]
 800584e:	1ad3      	subs	r3, r2, r3
 8005850:	2b02      	cmp	r3, #2
 8005852:	d901      	bls.n	8005858 <HAL_RCC_OscConfig+0x41c>
          {
            return HAL_TIMEOUT;
 8005854:	2303      	movs	r3, #3
 8005856:	e067      	b.n	8005928 <HAL_RCC_OscConfig+0x4ec>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8005858:	4b35      	ldr	r3, [pc, #212]	; (8005930 <HAL_RCC_OscConfig+0x4f4>)
 800585a:	681b      	ldr	r3, [r3, #0]
 800585c:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8005860:	2b00      	cmp	r3, #0
 8005862:	d1f0      	bne.n	8005846 <HAL_RCC_OscConfig+0x40a>
          }
        }

        /* Configure the HSE prediv factor --------------------------------*/
        /* It can be written only when the PLL is disabled. Not used in PLL source is different than HSE */
        if (RCC_OscInitStruct->PLL.PLLSource == RCC_PLLSOURCE_HSE)
 8005864:	687b      	ldr	r3, [r7, #4]
 8005866:	6a1b      	ldr	r3, [r3, #32]
 8005868:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 800586c:	d108      	bne.n	8005880 <HAL_RCC_OscConfig+0x444>
          /* Set PREDIV1 source */
          SET_BIT(RCC->CFGR2, RCC_OscInitStruct->Prediv1Source);
#endif /* RCC_CFGR2_PREDIV1SRC */

          /* Set PREDIV1 Value */
          __HAL_RCC_HSE_PREDIV_CONFIG(RCC_OscInitStruct->HSEPredivValue);
 800586e:	4b30      	ldr	r3, [pc, #192]	; (8005930 <HAL_RCC_OscConfig+0x4f4>)
 8005870:	685b      	ldr	r3, [r3, #4]
 8005872:	f423 3200 	bic.w	r2, r3, #131072	; 0x20000
 8005876:	687b      	ldr	r3, [r7, #4]
 8005878:	689b      	ldr	r3, [r3, #8]
 800587a:	492d      	ldr	r1, [pc, #180]	; (8005930 <HAL_RCC_OscConfig+0x4f4>)
 800587c:	4313      	orrs	r3, r2
 800587e:	604b      	str	r3, [r1, #4]
        }

        /* Configure the main PLL clock source and multiplication factors. */
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8005880:	4b2b      	ldr	r3, [pc, #172]	; (8005930 <HAL_RCC_OscConfig+0x4f4>)
 8005882:	685b      	ldr	r3, [r3, #4]
 8005884:	f423 1274 	bic.w	r2, r3, #3997696	; 0x3d0000
 8005888:	687b      	ldr	r3, [r7, #4]
 800588a:	6a19      	ldr	r1, [r3, #32]
 800588c:	687b      	ldr	r3, [r7, #4]
 800588e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005890:	430b      	orrs	r3, r1
 8005892:	4927      	ldr	r1, [pc, #156]	; (8005930 <HAL_RCC_OscConfig+0x4f4>)
 8005894:	4313      	orrs	r3, r2
 8005896:	604b      	str	r3, [r1, #4]
                             RCC_OscInitStruct->PLL.PLLMUL);
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8005898:	4b27      	ldr	r3, [pc, #156]	; (8005938 <HAL_RCC_OscConfig+0x4fc>)
 800589a:	2201      	movs	r2, #1
 800589c:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800589e:	f7fd fdc7 	bl	8003430 <HAL_GetTick>
 80058a2:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 80058a4:	e008      	b.n	80058b8 <HAL_RCC_OscConfig+0x47c>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80058a6:	f7fd fdc3 	bl	8003430 <HAL_GetTick>
 80058aa:	4602      	mov	r2, r0
 80058ac:	693b      	ldr	r3, [r7, #16]
 80058ae:	1ad3      	subs	r3, r2, r3
 80058b0:	2b02      	cmp	r3, #2
 80058b2:	d901      	bls.n	80058b8 <HAL_RCC_OscConfig+0x47c>
          {
            return HAL_TIMEOUT;
 80058b4:	2303      	movs	r3, #3
 80058b6:	e037      	b.n	8005928 <HAL_RCC_OscConfig+0x4ec>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 80058b8:	4b1d      	ldr	r3, [pc, #116]	; (8005930 <HAL_RCC_OscConfig+0x4f4>)
 80058ba:	681b      	ldr	r3, [r3, #0]
 80058bc:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80058c0:	2b00      	cmp	r3, #0
 80058c2:	d0f0      	beq.n	80058a6 <HAL_RCC_OscConfig+0x46a>
 80058c4:	e02f      	b.n	8005926 <HAL_RCC_OscConfig+0x4ea>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 80058c6:	4b1c      	ldr	r3, [pc, #112]	; (8005938 <HAL_RCC_OscConfig+0x4fc>)
 80058c8:	2200      	movs	r2, #0
 80058ca:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80058cc:	f7fd fdb0 	bl	8003430 <HAL_GetTick>
 80058d0:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 80058d2:	e008      	b.n	80058e6 <HAL_RCC_OscConfig+0x4aa>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80058d4:	f7fd fdac 	bl	8003430 <HAL_GetTick>
 80058d8:	4602      	mov	r2, r0
 80058da:	693b      	ldr	r3, [r7, #16]
 80058dc:	1ad3      	subs	r3, r2, r3
 80058de:	2b02      	cmp	r3, #2
 80058e0:	d901      	bls.n	80058e6 <HAL_RCC_OscConfig+0x4aa>
          {
            return HAL_TIMEOUT;
 80058e2:	2303      	movs	r3, #3
 80058e4:	e020      	b.n	8005928 <HAL_RCC_OscConfig+0x4ec>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 80058e6:	4b12      	ldr	r3, [pc, #72]	; (8005930 <HAL_RCC_OscConfig+0x4f4>)
 80058e8:	681b      	ldr	r3, [r3, #0]
 80058ea:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80058ee:	2b00      	cmp	r3, #0
 80058f0:	d1f0      	bne.n	80058d4 <HAL_RCC_OscConfig+0x498>
 80058f2:	e018      	b.n	8005926 <HAL_RCC_OscConfig+0x4ea>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 80058f4:	687b      	ldr	r3, [r7, #4]
 80058f6:	69db      	ldr	r3, [r3, #28]
 80058f8:	2b01      	cmp	r3, #1
 80058fa:	d101      	bne.n	8005900 <HAL_RCC_OscConfig+0x4c4>
      {
        return HAL_ERROR;
 80058fc:	2301      	movs	r3, #1
 80058fe:	e013      	b.n	8005928 <HAL_RCC_OscConfig+0x4ec>
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->CFGR;
 8005900:	4b0b      	ldr	r3, [pc, #44]	; (8005930 <HAL_RCC_OscConfig+0x4f4>)
 8005902:	685b      	ldr	r3, [r3, #4]
 8005904:	60fb      	str	r3, [r7, #12]
        if ((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8005906:	68fb      	ldr	r3, [r7, #12]
 8005908:	f403 3280 	and.w	r2, r3, #65536	; 0x10000
 800590c:	687b      	ldr	r3, [r7, #4]
 800590e:	6a1b      	ldr	r3, [r3, #32]
 8005910:	429a      	cmp	r2, r3
 8005912:	d106      	bne.n	8005922 <HAL_RCC_OscConfig+0x4e6>
            (READ_BIT(pll_config, RCC_CFGR_PLLMULL) != RCC_OscInitStruct->PLL.PLLMUL))
 8005914:	68fb      	ldr	r3, [r7, #12]
 8005916:	f403 1270 	and.w	r2, r3, #3932160	; 0x3c0000
 800591a:	687b      	ldr	r3, [r7, #4]
 800591c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
        if ((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 800591e:	429a      	cmp	r2, r3
 8005920:	d001      	beq.n	8005926 <HAL_RCC_OscConfig+0x4ea>
        {
          return HAL_ERROR;
 8005922:	2301      	movs	r3, #1
 8005924:	e000      	b.n	8005928 <HAL_RCC_OscConfig+0x4ec>
        }
      }
    }
  }

  return HAL_OK;
 8005926:	2300      	movs	r3, #0
}
 8005928:	4618      	mov	r0, r3
 800592a:	3718      	adds	r7, #24
 800592c:	46bd      	mov	sp, r7
 800592e:	bd80      	pop	{r7, pc}
 8005930:	40021000 	.word	0x40021000
 8005934:	40007000 	.word	0x40007000
 8005938:	42420060 	.word	0x42420060

0800593c <HAL_RCC_ClockConfig>:
  *         You can use @ref HAL_RCC_GetClockConfig() function to know which clock is
  *         currently used as system clock source.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 800593c:	b580      	push	{r7, lr}
 800593e:	b084      	sub	sp, #16
 8005940:	af00      	add	r7, sp, #0
 8005942:	6078      	str	r0, [r7, #4]
 8005944:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 8005946:	687b      	ldr	r3, [r7, #4]
 8005948:	2b00      	cmp	r3, #0
 800594a:	d101      	bne.n	8005950 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 800594c:	2301      	movs	r3, #1
 800594e:	e0d0      	b.n	8005af2 <HAL_RCC_ClockConfig+0x1b6>
  must be correctly programmed according to the frequency of the CPU clock
    (HCLK) of the device. */

#if defined(FLASH_ACR_LATENCY)
  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 8005950:	4b6a      	ldr	r3, [pc, #424]	; (8005afc <HAL_RCC_ClockConfig+0x1c0>)
 8005952:	681b      	ldr	r3, [r3, #0]
 8005954:	f003 0307 	and.w	r3, r3, #7
 8005958:	683a      	ldr	r2, [r7, #0]
 800595a:	429a      	cmp	r2, r3
 800595c:	d910      	bls.n	8005980 <HAL_RCC_ClockConfig+0x44>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 800595e:	4b67      	ldr	r3, [pc, #412]	; (8005afc <HAL_RCC_ClockConfig+0x1c0>)
 8005960:	681b      	ldr	r3, [r3, #0]
 8005962:	f023 0207 	bic.w	r2, r3, #7
 8005966:	4965      	ldr	r1, [pc, #404]	; (8005afc <HAL_RCC_ClockConfig+0x1c0>)
 8005968:	683b      	ldr	r3, [r7, #0]
 800596a:	4313      	orrs	r3, r2
 800596c:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 800596e:	4b63      	ldr	r3, [pc, #396]	; (8005afc <HAL_RCC_ClockConfig+0x1c0>)
 8005970:	681b      	ldr	r3, [r3, #0]
 8005972:	f003 0307 	and.w	r3, r3, #7
 8005976:	683a      	ldr	r2, [r7, #0]
 8005978:	429a      	cmp	r2, r3
 800597a:	d001      	beq.n	8005980 <HAL_RCC_ClockConfig+0x44>
  {
    return HAL_ERROR;
 800597c:	2301      	movs	r3, #1
 800597e:	e0b8      	b.n	8005af2 <HAL_RCC_ClockConfig+0x1b6>
  }
}

#endif /* FLASH_ACR_LATENCY */
/*-------------------------- HCLK Configuration --------------------------*/
if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8005980:	687b      	ldr	r3, [r7, #4]
 8005982:	681b      	ldr	r3, [r3, #0]
 8005984:	f003 0302 	and.w	r3, r3, #2
 8005988:	2b00      	cmp	r3, #0
 800598a:	d020      	beq.n	80059ce <HAL_RCC_ClockConfig+0x92>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
    a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 800598c:	687b      	ldr	r3, [r7, #4]
 800598e:	681b      	ldr	r3, [r3, #0]
 8005990:	f003 0304 	and.w	r3, r3, #4
 8005994:	2b00      	cmp	r3, #0
 8005996:	d005      	beq.n	80059a4 <HAL_RCC_ClockConfig+0x68>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8005998:	4b59      	ldr	r3, [pc, #356]	; (8005b00 <HAL_RCC_ClockConfig+0x1c4>)
 800599a:	685b      	ldr	r3, [r3, #4]
 800599c:	4a58      	ldr	r2, [pc, #352]	; (8005b00 <HAL_RCC_ClockConfig+0x1c4>)
 800599e:	f443 63e0 	orr.w	r3, r3, #1792	; 0x700
 80059a2:	6053      	str	r3, [r2, #4]
    }

    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 80059a4:	687b      	ldr	r3, [r7, #4]
 80059a6:	681b      	ldr	r3, [r3, #0]
 80059a8:	f003 0308 	and.w	r3, r3, #8
 80059ac:	2b00      	cmp	r3, #0
 80059ae:	d005      	beq.n	80059bc <HAL_RCC_ClockConfig+0x80>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 80059b0:	4b53      	ldr	r3, [pc, #332]	; (8005b00 <HAL_RCC_ClockConfig+0x1c4>)
 80059b2:	685b      	ldr	r3, [r3, #4]
 80059b4:	4a52      	ldr	r2, [pc, #328]	; (8005b00 <HAL_RCC_ClockConfig+0x1c4>)
 80059b6:	f443 5360 	orr.w	r3, r3, #14336	; 0x3800
 80059ba:	6053      	str	r3, [r2, #4]
    }

    /* Set the new HCLK clock divider */
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 80059bc:	4b50      	ldr	r3, [pc, #320]	; (8005b00 <HAL_RCC_ClockConfig+0x1c4>)
 80059be:	685b      	ldr	r3, [r3, #4]
 80059c0:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 80059c4:	687b      	ldr	r3, [r7, #4]
 80059c6:	689b      	ldr	r3, [r3, #8]
 80059c8:	494d      	ldr	r1, [pc, #308]	; (8005b00 <HAL_RCC_ClockConfig+0x1c4>)
 80059ca:	4313      	orrs	r3, r2
 80059cc:	604b      	str	r3, [r1, #4]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 80059ce:	687b      	ldr	r3, [r7, #4]
 80059d0:	681b      	ldr	r3, [r3, #0]
 80059d2:	f003 0301 	and.w	r3, r3, #1
 80059d6:	2b00      	cmp	r3, #0
 80059d8:	d040      	beq.n	8005a5c <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 80059da:	687b      	ldr	r3, [r7, #4]
 80059dc:	685b      	ldr	r3, [r3, #4]
 80059de:	2b01      	cmp	r3, #1
 80059e0:	d107      	bne.n	80059f2 <HAL_RCC_ClockConfig+0xb6>
    {
      /* Check the HSE ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80059e2:	4b47      	ldr	r3, [pc, #284]	; (8005b00 <HAL_RCC_ClockConfig+0x1c4>)
 80059e4:	681b      	ldr	r3, [r3, #0]
 80059e6:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80059ea:	2b00      	cmp	r3, #0
 80059ec:	d115      	bne.n	8005a1a <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 80059ee:	2301      	movs	r3, #1
 80059f0:	e07f      	b.n	8005af2 <HAL_RCC_ClockConfig+0x1b6>
      }
    }
    /* PLL is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 80059f2:	687b      	ldr	r3, [r7, #4]
 80059f4:	685b      	ldr	r3, [r3, #4]
 80059f6:	2b02      	cmp	r3, #2
 80059f8:	d107      	bne.n	8005a0a <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 80059fa:	4b41      	ldr	r3, [pc, #260]	; (8005b00 <HAL_RCC_ClockConfig+0x1c4>)
 80059fc:	681b      	ldr	r3, [r3, #0]
 80059fe:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8005a02:	2b00      	cmp	r3, #0
 8005a04:	d109      	bne.n	8005a1a <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8005a06:	2301      	movs	r3, #1
 8005a08:	e073      	b.n	8005af2 <HAL_RCC_ClockConfig+0x1b6>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8005a0a:	4b3d      	ldr	r3, [pc, #244]	; (8005b00 <HAL_RCC_ClockConfig+0x1c4>)
 8005a0c:	681b      	ldr	r3, [r3, #0]
 8005a0e:	f003 0302 	and.w	r3, r3, #2
 8005a12:	2b00      	cmp	r3, #0
 8005a14:	d101      	bne.n	8005a1a <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8005a16:	2301      	movs	r3, #1
 8005a18:	e06b      	b.n	8005af2 <HAL_RCC_ClockConfig+0x1b6>
      }
    }
    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8005a1a:	4b39      	ldr	r3, [pc, #228]	; (8005b00 <HAL_RCC_ClockConfig+0x1c4>)
 8005a1c:	685b      	ldr	r3, [r3, #4]
 8005a1e:	f023 0203 	bic.w	r2, r3, #3
 8005a22:	687b      	ldr	r3, [r7, #4]
 8005a24:	685b      	ldr	r3, [r3, #4]
 8005a26:	4936      	ldr	r1, [pc, #216]	; (8005b00 <HAL_RCC_ClockConfig+0x1c4>)
 8005a28:	4313      	orrs	r3, r2
 8005a2a:	604b      	str	r3, [r1, #4]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 8005a2c:	f7fd fd00 	bl	8003430 <HAL_GetTick>
 8005a30:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8005a32:	e00a      	b.n	8005a4a <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8005a34:	f7fd fcfc 	bl	8003430 <HAL_GetTick>
 8005a38:	4602      	mov	r2, r0
 8005a3a:	68fb      	ldr	r3, [r7, #12]
 8005a3c:	1ad3      	subs	r3, r2, r3
 8005a3e:	f241 3288 	movw	r2, #5000	; 0x1388
 8005a42:	4293      	cmp	r3, r2
 8005a44:	d901      	bls.n	8005a4a <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 8005a46:	2303      	movs	r3, #3
 8005a48:	e053      	b.n	8005af2 <HAL_RCC_ClockConfig+0x1b6>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8005a4a:	4b2d      	ldr	r3, [pc, #180]	; (8005b00 <HAL_RCC_ClockConfig+0x1c4>)
 8005a4c:	685b      	ldr	r3, [r3, #4]
 8005a4e:	f003 020c 	and.w	r2, r3, #12
 8005a52:	687b      	ldr	r3, [r7, #4]
 8005a54:	685b      	ldr	r3, [r3, #4]
 8005a56:	009b      	lsls	r3, r3, #2
 8005a58:	429a      	cmp	r2, r3
 8005a5a:	d1eb      	bne.n	8005a34 <HAL_RCC_ClockConfig+0xf8>
    }
  }

#if defined(FLASH_ACR_LATENCY)
  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 8005a5c:	4b27      	ldr	r3, [pc, #156]	; (8005afc <HAL_RCC_ClockConfig+0x1c0>)
 8005a5e:	681b      	ldr	r3, [r3, #0]
 8005a60:	f003 0307 	and.w	r3, r3, #7
 8005a64:	683a      	ldr	r2, [r7, #0]
 8005a66:	429a      	cmp	r2, r3
 8005a68:	d210      	bcs.n	8005a8c <HAL_RCC_ClockConfig+0x150>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8005a6a:	4b24      	ldr	r3, [pc, #144]	; (8005afc <HAL_RCC_ClockConfig+0x1c0>)
 8005a6c:	681b      	ldr	r3, [r3, #0]
 8005a6e:	f023 0207 	bic.w	r2, r3, #7
 8005a72:	4922      	ldr	r1, [pc, #136]	; (8005afc <HAL_RCC_ClockConfig+0x1c0>)
 8005a74:	683b      	ldr	r3, [r7, #0]
 8005a76:	4313      	orrs	r3, r2
 8005a78:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8005a7a:	4b20      	ldr	r3, [pc, #128]	; (8005afc <HAL_RCC_ClockConfig+0x1c0>)
 8005a7c:	681b      	ldr	r3, [r3, #0]
 8005a7e:	f003 0307 	and.w	r3, r3, #7
 8005a82:	683a      	ldr	r2, [r7, #0]
 8005a84:	429a      	cmp	r2, r3
 8005a86:	d001      	beq.n	8005a8c <HAL_RCC_ClockConfig+0x150>
  {
    return HAL_ERROR;
 8005a88:	2301      	movs	r3, #1
 8005a8a:	e032      	b.n	8005af2 <HAL_RCC_ClockConfig+0x1b6>
  }
}
#endif /* FLASH_ACR_LATENCY */

/*-------------------------- PCLK1 Configuration ---------------------------*/
if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8005a8c:	687b      	ldr	r3, [r7, #4]
 8005a8e:	681b      	ldr	r3, [r3, #0]
 8005a90:	f003 0304 	and.w	r3, r3, #4
 8005a94:	2b00      	cmp	r3, #0
 8005a96:	d008      	beq.n	8005aaa <HAL_RCC_ClockConfig+0x16e>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8005a98:	4b19      	ldr	r3, [pc, #100]	; (8005b00 <HAL_RCC_ClockConfig+0x1c4>)
 8005a9a:	685b      	ldr	r3, [r3, #4]
 8005a9c:	f423 62e0 	bic.w	r2, r3, #1792	; 0x700
 8005aa0:	687b      	ldr	r3, [r7, #4]
 8005aa2:	68db      	ldr	r3, [r3, #12]
 8005aa4:	4916      	ldr	r1, [pc, #88]	; (8005b00 <HAL_RCC_ClockConfig+0x1c4>)
 8005aa6:	4313      	orrs	r3, r2
 8005aa8:	604b      	str	r3, [r1, #4]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8005aaa:	687b      	ldr	r3, [r7, #4]
 8005aac:	681b      	ldr	r3, [r3, #0]
 8005aae:	f003 0308 	and.w	r3, r3, #8
 8005ab2:	2b00      	cmp	r3, #0
 8005ab4:	d009      	beq.n	8005aca <HAL_RCC_ClockConfig+0x18e>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3));
 8005ab6:	4b12      	ldr	r3, [pc, #72]	; (8005b00 <HAL_RCC_ClockConfig+0x1c4>)
 8005ab8:	685b      	ldr	r3, [r3, #4]
 8005aba:	f423 5260 	bic.w	r2, r3, #14336	; 0x3800
 8005abe:	687b      	ldr	r3, [r7, #4]
 8005ac0:	691b      	ldr	r3, [r3, #16]
 8005ac2:	00db      	lsls	r3, r3, #3
 8005ac4:	490e      	ldr	r1, [pc, #56]	; (8005b00 <HAL_RCC_ClockConfig+0x1c4>)
 8005ac6:	4313      	orrs	r3, r2
 8005ac8:	604b      	str	r3, [r1, #4]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos];
 8005aca:	f000 f821 	bl	8005b10 <HAL_RCC_GetSysClockFreq>
 8005ace:	4602      	mov	r2, r0
 8005ad0:	4b0b      	ldr	r3, [pc, #44]	; (8005b00 <HAL_RCC_ClockConfig+0x1c4>)
 8005ad2:	685b      	ldr	r3, [r3, #4]
 8005ad4:	091b      	lsrs	r3, r3, #4
 8005ad6:	f003 030f 	and.w	r3, r3, #15
 8005ada:	490a      	ldr	r1, [pc, #40]	; (8005b04 <HAL_RCC_ClockConfig+0x1c8>)
 8005adc:	5ccb      	ldrb	r3, [r1, r3]
 8005ade:	fa22 f303 	lsr.w	r3, r2, r3
 8005ae2:	4a09      	ldr	r2, [pc, #36]	; (8005b08 <HAL_RCC_ClockConfig+0x1cc>)
 8005ae4:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  HAL_InitTick(uwTickPrio);
 8005ae6:	4b09      	ldr	r3, [pc, #36]	; (8005b0c <HAL_RCC_ClockConfig+0x1d0>)
 8005ae8:	681b      	ldr	r3, [r3, #0]
 8005aea:	4618      	mov	r0, r3
 8005aec:	f7fd fc70 	bl	80033d0 <HAL_InitTick>

  return HAL_OK;
 8005af0:	2300      	movs	r3, #0
}
 8005af2:	4618      	mov	r0, r3
 8005af4:	3710      	adds	r7, #16
 8005af6:	46bd      	mov	sp, r7
 8005af8:	bd80      	pop	{r7, pc}
 8005afa:	bf00      	nop
 8005afc:	40022000 	.word	0x40022000
 8005b00:	40021000 	.word	0x40021000
 8005b04:	08007f38 	.word	0x08007f38
 8005b08:	20000000 	.word	0x20000000
 8005b0c:	20000004 	.word	0x20000004

08005b10 <HAL_RCC_GetSysClockFreq>:
  *         right SYSCLK value. Otherwise, any configuration based on this function will be incorrect.
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8005b10:	b480      	push	{r7}
 8005b12:	b087      	sub	sp, #28
 8005b14:	af00      	add	r7, sp, #0
#else
  static const uint8_t aPredivFactorTable[2U] = {1, 2};
#endif /*RCC_CFGR2_PREDIV1*/

#endif
  uint32_t tmpreg = 0U, prediv = 0U, pllclk = 0U, pllmul = 0U;
 8005b16:	2300      	movs	r3, #0
 8005b18:	60fb      	str	r3, [r7, #12]
 8005b1a:	2300      	movs	r3, #0
 8005b1c:	60bb      	str	r3, [r7, #8]
 8005b1e:	2300      	movs	r3, #0
 8005b20:	617b      	str	r3, [r7, #20]
 8005b22:	2300      	movs	r3, #0
 8005b24:	607b      	str	r3, [r7, #4]
  uint32_t sysclockfreq = 0U;
 8005b26:	2300      	movs	r3, #0
 8005b28:	613b      	str	r3, [r7, #16]
#if defined(RCC_CFGR2_PREDIV1SRC)
  uint32_t prediv2 = 0U, pll2mul = 0U;
#endif /*RCC_CFGR2_PREDIV1SRC*/

  tmpreg = RCC->CFGR;
 8005b2a:	4b1e      	ldr	r3, [pc, #120]	; (8005ba4 <HAL_RCC_GetSysClockFreq+0x94>)
 8005b2c:	685b      	ldr	r3, [r3, #4]
 8005b2e:	60fb      	str	r3, [r7, #12]

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (tmpreg & RCC_CFGR_SWS)
 8005b30:	68fb      	ldr	r3, [r7, #12]
 8005b32:	f003 030c 	and.w	r3, r3, #12
 8005b36:	2b04      	cmp	r3, #4
 8005b38:	d002      	beq.n	8005b40 <HAL_RCC_GetSysClockFreq+0x30>
 8005b3a:	2b08      	cmp	r3, #8
 8005b3c:	d003      	beq.n	8005b46 <HAL_RCC_GetSysClockFreq+0x36>
 8005b3e:	e027      	b.n	8005b90 <HAL_RCC_GetSysClockFreq+0x80>
  {
    case RCC_SYSCLKSOURCE_STATUS_HSE:  /* HSE used as system clock */
    {
      sysclockfreq = HSE_VALUE;
 8005b40:	4b19      	ldr	r3, [pc, #100]	; (8005ba8 <HAL_RCC_GetSysClockFreq+0x98>)
 8005b42:	613b      	str	r3, [r7, #16]
      break;
 8005b44:	e027      	b.n	8005b96 <HAL_RCC_GetSysClockFreq+0x86>
    }
    case RCC_SYSCLKSOURCE_STATUS_PLLCLK:  /* PLL used as system clock */
    {
      pllmul = aPLLMULFactorTable[(uint32_t)(tmpreg & RCC_CFGR_PLLMULL) >> RCC_CFGR_PLLMULL_Pos];
 8005b46:	68fb      	ldr	r3, [r7, #12]
 8005b48:	0c9b      	lsrs	r3, r3, #18
 8005b4a:	f003 030f 	and.w	r3, r3, #15
 8005b4e:	4a17      	ldr	r2, [pc, #92]	; (8005bac <HAL_RCC_GetSysClockFreq+0x9c>)
 8005b50:	5cd3      	ldrb	r3, [r2, r3]
 8005b52:	607b      	str	r3, [r7, #4]
      if ((tmpreg & RCC_CFGR_PLLSRC) != RCC_PLLSOURCE_HSI_DIV2)
 8005b54:	68fb      	ldr	r3, [r7, #12]
 8005b56:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8005b5a:	2b00      	cmp	r3, #0
 8005b5c:	d010      	beq.n	8005b80 <HAL_RCC_GetSysClockFreq+0x70>
      {
#if defined(RCC_CFGR2_PREDIV1)
        prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR2 & RCC_CFGR2_PREDIV1) >> RCC_CFGR2_PREDIV1_Pos];
#else
        prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR & RCC_CFGR_PLLXTPRE) >> RCC_CFGR_PLLXTPRE_Pos];
 8005b5e:	4b11      	ldr	r3, [pc, #68]	; (8005ba4 <HAL_RCC_GetSysClockFreq+0x94>)
 8005b60:	685b      	ldr	r3, [r3, #4]
 8005b62:	0c5b      	lsrs	r3, r3, #17
 8005b64:	f003 0301 	and.w	r3, r3, #1
 8005b68:	4a11      	ldr	r2, [pc, #68]	; (8005bb0 <HAL_RCC_GetSysClockFreq+0xa0>)
 8005b6a:	5cd3      	ldrb	r3, [r2, r3]
 8005b6c:	60bb      	str	r3, [r7, #8]
        {
          pllclk = pllclk / 2;
        }
#else
        /* HSE used as PLL clock source : PLLCLK = HSE/PREDIV1 * PLLMUL */
        pllclk = (uint32_t)((HSE_VALUE  * pllmul) / prediv);
 8005b6e:	687b      	ldr	r3, [r7, #4]
 8005b70:	4a0d      	ldr	r2, [pc, #52]	; (8005ba8 <HAL_RCC_GetSysClockFreq+0x98>)
 8005b72:	fb02 f203 	mul.w	r2, r2, r3
 8005b76:	68bb      	ldr	r3, [r7, #8]
 8005b78:	fbb2 f3f3 	udiv	r3, r2, r3
 8005b7c:	617b      	str	r3, [r7, #20]
 8005b7e:	e004      	b.n	8005b8a <HAL_RCC_GetSysClockFreq+0x7a>
#endif /*RCC_CFGR2_PREDIV1SRC*/
      }
      else
      {
        /* HSI used as PLL clock source : PLLCLK = HSI/2 * PLLMUL */
        pllclk = (uint32_t)((HSI_VALUE >> 1) * pllmul);
 8005b80:	687b      	ldr	r3, [r7, #4]
 8005b82:	4a0c      	ldr	r2, [pc, #48]	; (8005bb4 <HAL_RCC_GetSysClockFreq+0xa4>)
 8005b84:	fb02 f303 	mul.w	r3, r2, r3
 8005b88:	617b      	str	r3, [r7, #20]
      }
      sysclockfreq = pllclk;
 8005b8a:	697b      	ldr	r3, [r7, #20]
 8005b8c:	613b      	str	r3, [r7, #16]
      break;
 8005b8e:	e002      	b.n	8005b96 <HAL_RCC_GetSysClockFreq+0x86>
    }
    case RCC_SYSCLKSOURCE_STATUS_HSI:  /* HSI used as system clock source */
    default: /* HSI used as system clock */
    {
      sysclockfreq = HSI_VALUE;
 8005b90:	4b09      	ldr	r3, [pc, #36]	; (8005bb8 <HAL_RCC_GetSysClockFreq+0xa8>)
 8005b92:	613b      	str	r3, [r7, #16]
      break;
 8005b94:	bf00      	nop
    }
  }
  return sysclockfreq;
 8005b96:	693b      	ldr	r3, [r7, #16]
}
 8005b98:	4618      	mov	r0, r3
 8005b9a:	371c      	adds	r7, #28
 8005b9c:	46bd      	mov	sp, r7
 8005b9e:	bc80      	pop	{r7}
 8005ba0:	4770      	bx	lr
 8005ba2:	bf00      	nop
 8005ba4:	40021000 	.word	0x40021000
 8005ba8:	00f42400 	.word	0x00f42400
 8005bac:	08007f50 	.word	0x08007f50
 8005bb0:	08007f60 	.word	0x08007f60
 8005bb4:	003d0900 	.word	0x003d0900
 8005bb8:	007a1200 	.word	0x007a1200

08005bbc <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8005bbc:	b480      	push	{r7}
 8005bbe:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8005bc0:	4b02      	ldr	r3, [pc, #8]	; (8005bcc <HAL_RCC_GetHCLKFreq+0x10>)
 8005bc2:	681b      	ldr	r3, [r3, #0]
}
 8005bc4:	4618      	mov	r0, r3
 8005bc6:	46bd      	mov	sp, r7
 8005bc8:	bc80      	pop	{r7}
 8005bca:	4770      	bx	lr
 8005bcc:	20000000 	.word	0x20000000

08005bd0 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8005bd0:	b580      	push	{r7, lr}
 8005bd2:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos]);
 8005bd4:	f7ff fff2 	bl	8005bbc <HAL_RCC_GetHCLKFreq>
 8005bd8:	4602      	mov	r2, r0
 8005bda:	4b05      	ldr	r3, [pc, #20]	; (8005bf0 <HAL_RCC_GetPCLK1Freq+0x20>)
 8005bdc:	685b      	ldr	r3, [r3, #4]
 8005bde:	0a1b      	lsrs	r3, r3, #8
 8005be0:	f003 0307 	and.w	r3, r3, #7
 8005be4:	4903      	ldr	r1, [pc, #12]	; (8005bf4 <HAL_RCC_GetPCLK1Freq+0x24>)
 8005be6:	5ccb      	ldrb	r3, [r1, r3]
 8005be8:	fa22 f303 	lsr.w	r3, r2, r3
}
 8005bec:	4618      	mov	r0, r3
 8005bee:	bd80      	pop	{r7, pc}
 8005bf0:	40021000 	.word	0x40021000
 8005bf4:	08007f48 	.word	0x08007f48

08005bf8 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8005bf8:	b580      	push	{r7, lr}
 8005bfa:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos]);
 8005bfc:	f7ff ffde 	bl	8005bbc <HAL_RCC_GetHCLKFreq>
 8005c00:	4602      	mov	r2, r0
 8005c02:	4b05      	ldr	r3, [pc, #20]	; (8005c18 <HAL_RCC_GetPCLK2Freq+0x20>)
 8005c04:	685b      	ldr	r3, [r3, #4]
 8005c06:	0adb      	lsrs	r3, r3, #11
 8005c08:	f003 0307 	and.w	r3, r3, #7
 8005c0c:	4903      	ldr	r1, [pc, #12]	; (8005c1c <HAL_RCC_GetPCLK2Freq+0x24>)
 8005c0e:	5ccb      	ldrb	r3, [r1, r3]
 8005c10:	fa22 f303 	lsr.w	r3, r2, r3
}
 8005c14:	4618      	mov	r0, r3
 8005c16:	bd80      	pop	{r7, pc}
 8005c18:	40021000 	.word	0x40021000
 8005c1c:	08007f48 	.word	0x08007f48

08005c20 <RCC_Delay>:
  * @brief  This function provides delay (in milliseconds) based on CPU cycles method.
  * @param  mdelay: specifies the delay time length, in milliseconds.
  * @retval None
  */
static void RCC_Delay(uint32_t mdelay)
{
 8005c20:	b480      	push	{r7}
 8005c22:	b085      	sub	sp, #20
 8005c24:	af00      	add	r7, sp, #0
 8005c26:	6078      	str	r0, [r7, #4]
  __IO uint32_t Delay = mdelay * (SystemCoreClock / 8U / 1000U);
 8005c28:	4b0a      	ldr	r3, [pc, #40]	; (8005c54 <RCC_Delay+0x34>)
 8005c2a:	681b      	ldr	r3, [r3, #0]
 8005c2c:	4a0a      	ldr	r2, [pc, #40]	; (8005c58 <RCC_Delay+0x38>)
 8005c2e:	fba2 2303 	umull	r2, r3, r2, r3
 8005c32:	0a5b      	lsrs	r3, r3, #9
 8005c34:	687a      	ldr	r2, [r7, #4]
 8005c36:	fb02 f303 	mul.w	r3, r2, r3
 8005c3a:	60fb      	str	r3, [r7, #12]
  do
  {
    __NOP();
 8005c3c:	bf00      	nop
  }
  while (Delay --);
 8005c3e:	68fb      	ldr	r3, [r7, #12]
 8005c40:	1e5a      	subs	r2, r3, #1
 8005c42:	60fa      	str	r2, [r7, #12]
 8005c44:	2b00      	cmp	r3, #0
 8005c46:	d1f9      	bne.n	8005c3c <RCC_Delay+0x1c>
}
 8005c48:	bf00      	nop
 8005c4a:	bf00      	nop
 8005c4c:	3714      	adds	r7, #20
 8005c4e:	46bd      	mov	sp, r7
 8005c50:	bc80      	pop	{r7}
 8005c52:	4770      	bx	lr
 8005c54:	20000000 	.word	0x20000000
 8005c58:	10624dd3 	.word	0x10624dd3

08005c5c <HAL_RCCEx_PeriphCLKConfig>:
  *         manually disable it.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 8005c5c:	b580      	push	{r7, lr}
 8005c5e:	b086      	sub	sp, #24
 8005c60:	af00      	add	r7, sp, #0
 8005c62:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U, temp_reg = 0U;
 8005c64:	2300      	movs	r3, #0
 8005c66:	613b      	str	r3, [r7, #16]
 8005c68:	2300      	movs	r3, #0
 8005c6a:	60fb      	str	r3, [r7, #12]

  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));

  /*------------------------------- RTC/LCD Configuration ------------------------*/
  if ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC))
 8005c6c:	687b      	ldr	r3, [r7, #4]
 8005c6e:	681b      	ldr	r3, [r3, #0]
 8005c70:	f003 0301 	and.w	r3, r3, #1
 8005c74:	2b00      	cmp	r3, #0
 8005c76:	d07d      	beq.n	8005d74 <HAL_RCCEx_PeriphCLKConfig+0x118>
  {
    FlagStatus pwrclkchanged = RESET;
 8005c78:	2300      	movs	r3, #0
 8005c7a:	75fb      	strb	r3, [r7, #23]
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* As soon as function is called to change RTC clock source, activation of the
       power domain is done. */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 8005c7c:	4b4f      	ldr	r3, [pc, #316]	; (8005dbc <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8005c7e:	69db      	ldr	r3, [r3, #28]
 8005c80:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8005c84:	2b00      	cmp	r3, #0
 8005c86:	d10d      	bne.n	8005ca4 <HAL_RCCEx_PeriphCLKConfig+0x48>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8005c88:	4b4c      	ldr	r3, [pc, #304]	; (8005dbc <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8005c8a:	69db      	ldr	r3, [r3, #28]
 8005c8c:	4a4b      	ldr	r2, [pc, #300]	; (8005dbc <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8005c8e:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8005c92:	61d3      	str	r3, [r2, #28]
 8005c94:	4b49      	ldr	r3, [pc, #292]	; (8005dbc <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8005c96:	69db      	ldr	r3, [r3, #28]
 8005c98:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8005c9c:	60bb      	str	r3, [r7, #8]
 8005c9e:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8005ca0:	2301      	movs	r3, #1
 8005ca2:	75fb      	strb	r3, [r7, #23]
    }

    if (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8005ca4:	4b46      	ldr	r3, [pc, #280]	; (8005dc0 <HAL_RCCEx_PeriphCLKConfig+0x164>)
 8005ca6:	681b      	ldr	r3, [r3, #0]
 8005ca8:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8005cac:	2b00      	cmp	r3, #0
 8005cae:	d118      	bne.n	8005ce2 <HAL_RCCEx_PeriphCLKConfig+0x86>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8005cb0:	4b43      	ldr	r3, [pc, #268]	; (8005dc0 <HAL_RCCEx_PeriphCLKConfig+0x164>)
 8005cb2:	681b      	ldr	r3, [r3, #0]
 8005cb4:	4a42      	ldr	r2, [pc, #264]	; (8005dc0 <HAL_RCCEx_PeriphCLKConfig+0x164>)
 8005cb6:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8005cba:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8005cbc:	f7fd fbb8 	bl	8003430 <HAL_GetTick>
 8005cc0:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8005cc2:	e008      	b.n	8005cd6 <HAL_RCCEx_PeriphCLKConfig+0x7a>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8005cc4:	f7fd fbb4 	bl	8003430 <HAL_GetTick>
 8005cc8:	4602      	mov	r2, r0
 8005cca:	693b      	ldr	r3, [r7, #16]
 8005ccc:	1ad3      	subs	r3, r2, r3
 8005cce:	2b64      	cmp	r3, #100	; 0x64
 8005cd0:	d901      	bls.n	8005cd6 <HAL_RCCEx_PeriphCLKConfig+0x7a>
        {
          return HAL_TIMEOUT;
 8005cd2:	2303      	movs	r3, #3
 8005cd4:	e06d      	b.n	8005db2 <HAL_RCCEx_PeriphCLKConfig+0x156>
      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8005cd6:	4b3a      	ldr	r3, [pc, #232]	; (8005dc0 <HAL_RCCEx_PeriphCLKConfig+0x164>)
 8005cd8:	681b      	ldr	r3, [r3, #0]
 8005cda:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8005cde:	2b00      	cmp	r3, #0
 8005ce0:	d0f0      	beq.n	8005cc4 <HAL_RCCEx_PeriphCLKConfig+0x68>
        }
      }
    }

    /* Reset the Backup domain only if the RTC Clock source selection is modified from reset value */
    temp_reg = (RCC->BDCR & RCC_BDCR_RTCSEL);
 8005ce2:	4b36      	ldr	r3, [pc, #216]	; (8005dbc <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8005ce4:	6a1b      	ldr	r3, [r3, #32]
 8005ce6:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8005cea:	60fb      	str	r3, [r7, #12]
    if ((temp_reg != 0x00000000U) && (temp_reg != (PeriphClkInit->RTCClockSelection & RCC_BDCR_RTCSEL)))
 8005cec:	68fb      	ldr	r3, [r7, #12]
 8005cee:	2b00      	cmp	r3, #0
 8005cf0:	d02e      	beq.n	8005d50 <HAL_RCCEx_PeriphCLKConfig+0xf4>
 8005cf2:	687b      	ldr	r3, [r7, #4]
 8005cf4:	685b      	ldr	r3, [r3, #4]
 8005cf6:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8005cfa:	68fa      	ldr	r2, [r7, #12]
 8005cfc:	429a      	cmp	r2, r3
 8005cfe:	d027      	beq.n	8005d50 <HAL_RCCEx_PeriphCLKConfig+0xf4>
    {
      /* Store the content of BDCR register before the reset of Backup Domain */
      temp_reg = (RCC->BDCR & ~(RCC_BDCR_RTCSEL));
 8005d00:	4b2e      	ldr	r3, [pc, #184]	; (8005dbc <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8005d02:	6a1b      	ldr	r3, [r3, #32]
 8005d04:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8005d08:	60fb      	str	r3, [r7, #12]
      /* RTC Clock selection can be changed only if the Backup Domain is reset */
      __HAL_RCC_BACKUPRESET_FORCE();
 8005d0a:	4b2e      	ldr	r3, [pc, #184]	; (8005dc4 <HAL_RCCEx_PeriphCLKConfig+0x168>)
 8005d0c:	2201      	movs	r2, #1
 8005d0e:	601a      	str	r2, [r3, #0]
      __HAL_RCC_BACKUPRESET_RELEASE();
 8005d10:	4b2c      	ldr	r3, [pc, #176]	; (8005dc4 <HAL_RCCEx_PeriphCLKConfig+0x168>)
 8005d12:	2200      	movs	r2, #0
 8005d14:	601a      	str	r2, [r3, #0]
      /* Restore the Content of BDCR register */
      RCC->BDCR = temp_reg;
 8005d16:	4a29      	ldr	r2, [pc, #164]	; (8005dbc <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8005d18:	68fb      	ldr	r3, [r7, #12]
 8005d1a:	6213      	str	r3, [r2, #32]

      /* Wait for LSERDY if LSE was enabled */
      if (HAL_IS_BIT_SET(temp_reg, RCC_BDCR_LSEON))
 8005d1c:	68fb      	ldr	r3, [r7, #12]
 8005d1e:	f003 0301 	and.w	r3, r3, #1
 8005d22:	2b00      	cmp	r3, #0
 8005d24:	d014      	beq.n	8005d50 <HAL_RCCEx_PeriphCLKConfig+0xf4>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8005d26:	f7fd fb83 	bl	8003430 <HAL_GetTick>
 8005d2a:	6138      	str	r0, [r7, #16]

        /* Wait till LSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8005d2c:	e00a      	b.n	8005d44 <HAL_RCCEx_PeriphCLKConfig+0xe8>
        {
          if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8005d2e:	f7fd fb7f 	bl	8003430 <HAL_GetTick>
 8005d32:	4602      	mov	r2, r0
 8005d34:	693b      	ldr	r3, [r7, #16]
 8005d36:	1ad3      	subs	r3, r2, r3
 8005d38:	f241 3288 	movw	r2, #5000	; 0x1388
 8005d3c:	4293      	cmp	r3, r2
 8005d3e:	d901      	bls.n	8005d44 <HAL_RCCEx_PeriphCLKConfig+0xe8>
          {
            return HAL_TIMEOUT;
 8005d40:	2303      	movs	r3, #3
 8005d42:	e036      	b.n	8005db2 <HAL_RCCEx_PeriphCLKConfig+0x156>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8005d44:	4b1d      	ldr	r3, [pc, #116]	; (8005dbc <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8005d46:	6a1b      	ldr	r3, [r3, #32]
 8005d48:	f003 0302 	and.w	r3, r3, #2
 8005d4c:	2b00      	cmp	r3, #0
 8005d4e:	d0ee      	beq.n	8005d2e <HAL_RCCEx_PeriphCLKConfig+0xd2>
          }
        }
      }
    }
    __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 8005d50:	4b1a      	ldr	r3, [pc, #104]	; (8005dbc <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8005d52:	6a1b      	ldr	r3, [r3, #32]
 8005d54:	f423 7240 	bic.w	r2, r3, #768	; 0x300
 8005d58:	687b      	ldr	r3, [r7, #4]
 8005d5a:	685b      	ldr	r3, [r3, #4]
 8005d5c:	4917      	ldr	r1, [pc, #92]	; (8005dbc <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8005d5e:	4313      	orrs	r3, r2
 8005d60:	620b      	str	r3, [r1, #32]

    /* Require to disable power clock if necessary */
    if (pwrclkchanged == SET)
 8005d62:	7dfb      	ldrb	r3, [r7, #23]
 8005d64:	2b01      	cmp	r3, #1
 8005d66:	d105      	bne.n	8005d74 <HAL_RCCEx_PeriphCLKConfig+0x118>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8005d68:	4b14      	ldr	r3, [pc, #80]	; (8005dbc <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8005d6a:	69db      	ldr	r3, [r3, #28]
 8005d6c:	4a13      	ldr	r2, [pc, #76]	; (8005dbc <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8005d6e:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8005d72:	61d3      	str	r3, [r2, #28]
    }
  }

  /*------------------------------ ADC clock Configuration ------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC) == RCC_PERIPHCLK_ADC)
 8005d74:	687b      	ldr	r3, [r7, #4]
 8005d76:	681b      	ldr	r3, [r3, #0]
 8005d78:	f003 0302 	and.w	r3, r3, #2
 8005d7c:	2b00      	cmp	r3, #0
 8005d7e:	d008      	beq.n	8005d92 <HAL_RCCEx_PeriphCLKConfig+0x136>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ADCPLLCLK_DIV(PeriphClkInit->AdcClockSelection));

    /* Configure the ADC clock source */
    __HAL_RCC_ADC_CONFIG(PeriphClkInit->AdcClockSelection);
 8005d80:	4b0e      	ldr	r3, [pc, #56]	; (8005dbc <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8005d82:	685b      	ldr	r3, [r3, #4]
 8005d84:	f423 4240 	bic.w	r2, r3, #49152	; 0xc000
 8005d88:	687b      	ldr	r3, [r7, #4]
 8005d8a:	689b      	ldr	r3, [r3, #8]
 8005d8c:	490b      	ldr	r1, [pc, #44]	; (8005dbc <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8005d8e:	4313      	orrs	r3, r2
 8005d90:	604b      	str	r3, [r1, #4]

#if defined(STM32F102x6) || defined(STM32F102xB) || defined(STM32F103x6)\
 || defined(STM32F103xB) || defined(STM32F103xE) || defined(STM32F103xG)\
 || defined(STM32F105xC) || defined(STM32F107xC)
  /*------------------------------ USB clock Configuration ------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USB) == RCC_PERIPHCLK_USB)
 8005d92:	687b      	ldr	r3, [r7, #4]
 8005d94:	681b      	ldr	r3, [r3, #0]
 8005d96:	f003 0310 	and.w	r3, r3, #16
 8005d9a:	2b00      	cmp	r3, #0
 8005d9c:	d008      	beq.n	8005db0 <HAL_RCCEx_PeriphCLKConfig+0x154>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USBPLLCLK_DIV(PeriphClkInit->UsbClockSelection));

    /* Configure the USB clock source */
    __HAL_RCC_USB_CONFIG(PeriphClkInit->UsbClockSelection);
 8005d9e:	4b07      	ldr	r3, [pc, #28]	; (8005dbc <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8005da0:	685b      	ldr	r3, [r3, #4]
 8005da2:	f423 0280 	bic.w	r2, r3, #4194304	; 0x400000
 8005da6:	687b      	ldr	r3, [r7, #4]
 8005da8:	695b      	ldr	r3, [r3, #20]
 8005daa:	4904      	ldr	r1, [pc, #16]	; (8005dbc <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8005dac:	4313      	orrs	r3, r2
 8005dae:	604b      	str	r3, [r1, #4]
  }
#endif /* STM32F102x6 || STM32F102xB || STM32F103x6 || STM32F103xB || STM32F103xE || STM32F103xG || STM32F105xC || STM32F107xC */

  return HAL_OK;
 8005db0:	2300      	movs	r3, #0
}
 8005db2:	4618      	mov	r0, r3
 8005db4:	3718      	adds	r7, #24
 8005db6:	46bd      	mov	sp, r7
 8005db8:	bd80      	pop	{r7, pc}
 8005dba:	bf00      	nop
 8005dbc:	40021000 	.word	0x40021000
 8005dc0:	40007000 	.word	0x40007000
 8005dc4:	42420440 	.word	0x42420440

08005dc8 <HAL_TIM_Base_Start_IT>:
  * @brief  Starts the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
 8005dc8:	b480      	push	{r7}
 8005dca:	b085      	sub	sp, #20
 8005dcc:	af00      	add	r7, sp, #0
 8005dce:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 8005dd0:	687b      	ldr	r3, [r7, #4]
 8005dd2:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8005dd6:	b2db      	uxtb	r3, r3
 8005dd8:	2b01      	cmp	r3, #1
 8005dda:	d001      	beq.n	8005de0 <HAL_TIM_Base_Start_IT+0x18>
  {
    return HAL_ERROR;
 8005ddc:	2301      	movs	r3, #1
 8005dde:	e044      	b.n	8005e6a <HAL_TIM_Base_Start_IT+0xa2>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8005de0:	687b      	ldr	r3, [r7, #4]
 8005de2:	2202      	movs	r2, #2
 8005de4:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 8005de8:	687b      	ldr	r3, [r7, #4]
 8005dea:	681b      	ldr	r3, [r3, #0]
 8005dec:	68da      	ldr	r2, [r3, #12]
 8005dee:	687b      	ldr	r3, [r7, #4]
 8005df0:	681b      	ldr	r3, [r3, #0]
 8005df2:	f042 0201 	orr.w	r2, r2, #1
 8005df6:	60da      	str	r2, [r3, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8005df8:	687b      	ldr	r3, [r7, #4]
 8005dfa:	681b      	ldr	r3, [r3, #0]
 8005dfc:	4a1d      	ldr	r2, [pc, #116]	; (8005e74 <HAL_TIM_Base_Start_IT+0xac>)
 8005dfe:	4293      	cmp	r3, r2
 8005e00:	d018      	beq.n	8005e34 <HAL_TIM_Base_Start_IT+0x6c>
 8005e02:	687b      	ldr	r3, [r7, #4]
 8005e04:	681b      	ldr	r3, [r3, #0]
 8005e06:	4a1c      	ldr	r2, [pc, #112]	; (8005e78 <HAL_TIM_Base_Start_IT+0xb0>)
 8005e08:	4293      	cmp	r3, r2
 8005e0a:	d013      	beq.n	8005e34 <HAL_TIM_Base_Start_IT+0x6c>
 8005e0c:	687b      	ldr	r3, [r7, #4]
 8005e0e:	681b      	ldr	r3, [r3, #0]
 8005e10:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8005e14:	d00e      	beq.n	8005e34 <HAL_TIM_Base_Start_IT+0x6c>
 8005e16:	687b      	ldr	r3, [r7, #4]
 8005e18:	681b      	ldr	r3, [r3, #0]
 8005e1a:	4a18      	ldr	r2, [pc, #96]	; (8005e7c <HAL_TIM_Base_Start_IT+0xb4>)
 8005e1c:	4293      	cmp	r3, r2
 8005e1e:	d009      	beq.n	8005e34 <HAL_TIM_Base_Start_IT+0x6c>
 8005e20:	687b      	ldr	r3, [r7, #4]
 8005e22:	681b      	ldr	r3, [r3, #0]
 8005e24:	4a16      	ldr	r2, [pc, #88]	; (8005e80 <HAL_TIM_Base_Start_IT+0xb8>)
 8005e26:	4293      	cmp	r3, r2
 8005e28:	d004      	beq.n	8005e34 <HAL_TIM_Base_Start_IT+0x6c>
 8005e2a:	687b      	ldr	r3, [r7, #4]
 8005e2c:	681b      	ldr	r3, [r3, #0]
 8005e2e:	4a15      	ldr	r2, [pc, #84]	; (8005e84 <HAL_TIM_Base_Start_IT+0xbc>)
 8005e30:	4293      	cmp	r3, r2
 8005e32:	d111      	bne.n	8005e58 <HAL_TIM_Base_Start_IT+0x90>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8005e34:	687b      	ldr	r3, [r7, #4]
 8005e36:	681b      	ldr	r3, [r3, #0]
 8005e38:	689b      	ldr	r3, [r3, #8]
 8005e3a:	f003 0307 	and.w	r3, r3, #7
 8005e3e:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8005e40:	68fb      	ldr	r3, [r7, #12]
 8005e42:	2b06      	cmp	r3, #6
 8005e44:	d010      	beq.n	8005e68 <HAL_TIM_Base_Start_IT+0xa0>
    {
      __HAL_TIM_ENABLE(htim);
 8005e46:	687b      	ldr	r3, [r7, #4]
 8005e48:	681b      	ldr	r3, [r3, #0]
 8005e4a:	681a      	ldr	r2, [r3, #0]
 8005e4c:	687b      	ldr	r3, [r7, #4]
 8005e4e:	681b      	ldr	r3, [r3, #0]
 8005e50:	f042 0201 	orr.w	r2, r2, #1
 8005e54:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8005e56:	e007      	b.n	8005e68 <HAL_TIM_Base_Start_IT+0xa0>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 8005e58:	687b      	ldr	r3, [r7, #4]
 8005e5a:	681b      	ldr	r3, [r3, #0]
 8005e5c:	681a      	ldr	r2, [r3, #0]
 8005e5e:	687b      	ldr	r3, [r7, #4]
 8005e60:	681b      	ldr	r3, [r3, #0]
 8005e62:	f042 0201 	orr.w	r2, r2, #1
 8005e66:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 8005e68:	2300      	movs	r3, #0
}
 8005e6a:	4618      	mov	r0, r3
 8005e6c:	3714      	adds	r7, #20
 8005e6e:	46bd      	mov	sp, r7
 8005e70:	bc80      	pop	{r7}
 8005e72:	4770      	bx	lr
 8005e74:	40012c00 	.word	0x40012c00
 8005e78:	40013400 	.word	0x40013400
 8005e7c:	40000400 	.word	0x40000400
 8005e80:	40000800 	.word	0x40000800
 8005e84:	40000c00 	.word	0x40000c00

08005e88 <HAL_TIM_Base_Stop_IT>:
  * @brief  Stops the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Stop_IT(TIM_HandleTypeDef *htim)
{
 8005e88:	b480      	push	{r7}
 8005e8a:	b083      	sub	sp, #12
 8005e8c:	af00      	add	r7, sp, #0
 8005e8e:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Disable the TIM Update interrupt */
  __HAL_TIM_DISABLE_IT(htim, TIM_IT_UPDATE);
 8005e90:	687b      	ldr	r3, [r7, #4]
 8005e92:	681b      	ldr	r3, [r3, #0]
 8005e94:	68da      	ldr	r2, [r3, #12]
 8005e96:	687b      	ldr	r3, [r7, #4]
 8005e98:	681b      	ldr	r3, [r3, #0]
 8005e9a:	f022 0201 	bic.w	r2, r2, #1
 8005e9e:	60da      	str	r2, [r3, #12]

  /* Disable the Peripheral */
  __HAL_TIM_DISABLE(htim);
 8005ea0:	687b      	ldr	r3, [r7, #4]
 8005ea2:	681b      	ldr	r3, [r3, #0]
 8005ea4:	6a1a      	ldr	r2, [r3, #32]
 8005ea6:	f241 1311 	movw	r3, #4369	; 0x1111
 8005eaa:	4013      	ands	r3, r2
 8005eac:	2b00      	cmp	r3, #0
 8005eae:	d10f      	bne.n	8005ed0 <HAL_TIM_Base_Stop_IT+0x48>
 8005eb0:	687b      	ldr	r3, [r7, #4]
 8005eb2:	681b      	ldr	r3, [r3, #0]
 8005eb4:	6a1a      	ldr	r2, [r3, #32]
 8005eb6:	f240 4344 	movw	r3, #1092	; 0x444
 8005eba:	4013      	ands	r3, r2
 8005ebc:	2b00      	cmp	r3, #0
 8005ebe:	d107      	bne.n	8005ed0 <HAL_TIM_Base_Stop_IT+0x48>
 8005ec0:	687b      	ldr	r3, [r7, #4]
 8005ec2:	681b      	ldr	r3, [r3, #0]
 8005ec4:	681a      	ldr	r2, [r3, #0]
 8005ec6:	687b      	ldr	r3, [r7, #4]
 8005ec8:	681b      	ldr	r3, [r3, #0]
 8005eca:	f022 0201 	bic.w	r2, r2, #1
 8005ece:	601a      	str	r2, [r3, #0]

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_READY;
 8005ed0:	687b      	ldr	r3, [r7, #4]
 8005ed2:	2201      	movs	r2, #1
 8005ed4:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Return function status */
  return HAL_OK;
 8005ed8:	2300      	movs	r3, #0
}
 8005eda:	4618      	mov	r0, r3
 8005edc:	370c      	adds	r7, #12
 8005ede:	46bd      	mov	sp, r7
 8005ee0:	bc80      	pop	{r7}
 8005ee2:	4770      	bx	lr

08005ee4 <HAL_TIM_OC_Init>:
  *         Ex: call @ref HAL_TIM_OC_DeInit() before HAL_TIM_OC_Init()
  * @param  htim TIM Output Compare handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_OC_Init(TIM_HandleTypeDef *htim)
{
 8005ee4:	b580      	push	{r7, lr}
 8005ee6:	b082      	sub	sp, #8
 8005ee8:	af00      	add	r7, sp, #0
 8005eea:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8005eec:	687b      	ldr	r3, [r7, #4]
 8005eee:	2b00      	cmp	r3, #0
 8005ef0:	d101      	bne.n	8005ef6 <HAL_TIM_OC_Init+0x12>
  {
    return HAL_ERROR;
 8005ef2:	2301      	movs	r3, #1
 8005ef4:	e041      	b.n	8005f7a <HAL_TIM_OC_Init+0x96>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8005ef6:	687b      	ldr	r3, [r7, #4]
 8005ef8:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8005efc:	b2db      	uxtb	r3, r3
 8005efe:	2b00      	cmp	r3, #0
 8005f00:	d106      	bne.n	8005f10 <HAL_TIM_OC_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8005f02:	687b      	ldr	r3, [r7, #4]
 8005f04:	2200      	movs	r2, #0
 8005f06:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->OC_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_OC_MspInit(htim);
 8005f0a:	6878      	ldr	r0, [r7, #4]
 8005f0c:	f7fd f866 	bl	8002fdc <HAL_TIM_OC_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8005f10:	687b      	ldr	r3, [r7, #4]
 8005f12:	2202      	movs	r2, #2
 8005f14:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Init the base time for the Output Compare */
  TIM_Base_SetConfig(htim->Instance,  &htim->Init);
 8005f18:	687b      	ldr	r3, [r7, #4]
 8005f1a:	681a      	ldr	r2, [r3, #0]
 8005f1c:	687b      	ldr	r3, [r7, #4]
 8005f1e:	3304      	adds	r3, #4
 8005f20:	4619      	mov	r1, r3
 8005f22:	4610      	mov	r0, r2
 8005f24:	f000 fbf0 	bl	8006708 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8005f28:	687b      	ldr	r3, [r7, #4]
 8005f2a:	2201      	movs	r2, #1
 8005f2c:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8005f30:	687b      	ldr	r3, [r7, #4]
 8005f32:	2201      	movs	r2, #1
 8005f34:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 8005f38:	687b      	ldr	r3, [r7, #4]
 8005f3a:	2201      	movs	r2, #1
 8005f3c:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 8005f40:	687b      	ldr	r3, [r7, #4]
 8005f42:	2201      	movs	r2, #1
 8005f44:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 8005f48:	687b      	ldr	r3, [r7, #4]
 8005f4a:	2201      	movs	r2, #1
 8005f4c:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8005f50:	687b      	ldr	r3, [r7, #4]
 8005f52:	2201      	movs	r2, #1
 8005f54:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 8005f58:	687b      	ldr	r3, [r7, #4]
 8005f5a:	2201      	movs	r2, #1
 8005f5c:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
 8005f60:	687b      	ldr	r3, [r7, #4]
 8005f62:	2201      	movs	r2, #1
 8005f64:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 8005f68:	687b      	ldr	r3, [r7, #4]
 8005f6a:	2201      	movs	r2, #1
 8005f6c:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8005f70:	687b      	ldr	r3, [r7, #4]
 8005f72:	2201      	movs	r2, #1
 8005f74:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 8005f78:	2300      	movs	r3, #0
}
 8005f7a:	4618      	mov	r0, r3
 8005f7c:	3708      	adds	r7, #8
 8005f7e:	46bd      	mov	sp, r7
 8005f80:	bd80      	pop	{r7, pc}

08005f82 <HAL_TIM_PWM_Init>:
  *         Ex: call @ref HAL_TIM_PWM_DeInit() before HAL_TIM_PWM_Init()
  * @param  htim TIM PWM handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Init(TIM_HandleTypeDef *htim)
{
 8005f82:	b580      	push	{r7, lr}
 8005f84:	b082      	sub	sp, #8
 8005f86:	af00      	add	r7, sp, #0
 8005f88:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8005f8a:	687b      	ldr	r3, [r7, #4]
 8005f8c:	2b00      	cmp	r3, #0
 8005f8e:	d101      	bne.n	8005f94 <HAL_TIM_PWM_Init+0x12>
  {
    return HAL_ERROR;
 8005f90:	2301      	movs	r3, #1
 8005f92:	e041      	b.n	8006018 <HAL_TIM_PWM_Init+0x96>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8005f94:	687b      	ldr	r3, [r7, #4]
 8005f96:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8005f9a:	b2db      	uxtb	r3, r3
 8005f9c:	2b00      	cmp	r3, #0
 8005f9e:	d106      	bne.n	8005fae <HAL_TIM_PWM_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8005fa0:	687b      	ldr	r3, [r7, #4]
 8005fa2:	2200      	movs	r2, #0
 8005fa4:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->PWM_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_PWM_MspInit(htim);
 8005fa8:	6878      	ldr	r0, [r7, #4]
 8005faa:	f7fc ffd7 	bl	8002f5c <HAL_TIM_PWM_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8005fae:	687b      	ldr	r3, [r7, #4]
 8005fb0:	2202      	movs	r2, #2
 8005fb2:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Init the base time for the PWM */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8005fb6:	687b      	ldr	r3, [r7, #4]
 8005fb8:	681a      	ldr	r2, [r3, #0]
 8005fba:	687b      	ldr	r3, [r7, #4]
 8005fbc:	3304      	adds	r3, #4
 8005fbe:	4619      	mov	r1, r3
 8005fc0:	4610      	mov	r0, r2
 8005fc2:	f000 fba1 	bl	8006708 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8005fc6:	687b      	ldr	r3, [r7, #4]
 8005fc8:	2201      	movs	r2, #1
 8005fca:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8005fce:	687b      	ldr	r3, [r7, #4]
 8005fd0:	2201      	movs	r2, #1
 8005fd2:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 8005fd6:	687b      	ldr	r3, [r7, #4]
 8005fd8:	2201      	movs	r2, #1
 8005fda:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 8005fde:	687b      	ldr	r3, [r7, #4]
 8005fe0:	2201      	movs	r2, #1
 8005fe2:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 8005fe6:	687b      	ldr	r3, [r7, #4]
 8005fe8:	2201      	movs	r2, #1
 8005fea:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8005fee:	687b      	ldr	r3, [r7, #4]
 8005ff0:	2201      	movs	r2, #1
 8005ff2:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 8005ff6:	687b      	ldr	r3, [r7, #4]
 8005ff8:	2201      	movs	r2, #1
 8005ffa:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
 8005ffe:	687b      	ldr	r3, [r7, #4]
 8006000:	2201      	movs	r2, #1
 8006002:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 8006006:	687b      	ldr	r3, [r7, #4]
 8006008:	2201      	movs	r2, #1
 800600a:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 800600e:	687b      	ldr	r3, [r7, #4]
 8006010:	2201      	movs	r2, #1
 8006012:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 8006016:	2300      	movs	r3, #0
}
 8006018:	4618      	mov	r0, r3
 800601a:	3708      	adds	r7, #8
 800601c:	46bd      	mov	sp, r7
 800601e:	bd80      	pop	{r7, pc}

08006020 <HAL_TIM_PWM_Start>:
  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
  *            @arg TIM_CHANNEL_4: TIM Channel 4 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Start(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 8006020:	b580      	push	{r7, lr}
 8006022:	b084      	sub	sp, #16
 8006024:	af00      	add	r7, sp, #0
 8006026:	6078      	str	r0, [r7, #4]
 8006028:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_TIM_CCX_INSTANCE(htim->Instance, Channel));

  /* Check the TIM channel state */
  if (TIM_CHANNEL_STATE_GET(htim, Channel) != HAL_TIM_CHANNEL_STATE_READY)
 800602a:	683b      	ldr	r3, [r7, #0]
 800602c:	2b00      	cmp	r3, #0
 800602e:	d109      	bne.n	8006044 <HAL_TIM_PWM_Start+0x24>
 8006030:	687b      	ldr	r3, [r7, #4]
 8006032:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 8006036:	b2db      	uxtb	r3, r3
 8006038:	2b01      	cmp	r3, #1
 800603a:	bf14      	ite	ne
 800603c:	2301      	movne	r3, #1
 800603e:	2300      	moveq	r3, #0
 8006040:	b2db      	uxtb	r3, r3
 8006042:	e022      	b.n	800608a <HAL_TIM_PWM_Start+0x6a>
 8006044:	683b      	ldr	r3, [r7, #0]
 8006046:	2b04      	cmp	r3, #4
 8006048:	d109      	bne.n	800605e <HAL_TIM_PWM_Start+0x3e>
 800604a:	687b      	ldr	r3, [r7, #4]
 800604c:	f893 303f 	ldrb.w	r3, [r3, #63]	; 0x3f
 8006050:	b2db      	uxtb	r3, r3
 8006052:	2b01      	cmp	r3, #1
 8006054:	bf14      	ite	ne
 8006056:	2301      	movne	r3, #1
 8006058:	2300      	moveq	r3, #0
 800605a:	b2db      	uxtb	r3, r3
 800605c:	e015      	b.n	800608a <HAL_TIM_PWM_Start+0x6a>
 800605e:	683b      	ldr	r3, [r7, #0]
 8006060:	2b08      	cmp	r3, #8
 8006062:	d109      	bne.n	8006078 <HAL_TIM_PWM_Start+0x58>
 8006064:	687b      	ldr	r3, [r7, #4]
 8006066:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 800606a:	b2db      	uxtb	r3, r3
 800606c:	2b01      	cmp	r3, #1
 800606e:	bf14      	ite	ne
 8006070:	2301      	movne	r3, #1
 8006072:	2300      	moveq	r3, #0
 8006074:	b2db      	uxtb	r3, r3
 8006076:	e008      	b.n	800608a <HAL_TIM_PWM_Start+0x6a>
 8006078:	687b      	ldr	r3, [r7, #4]
 800607a:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 800607e:	b2db      	uxtb	r3, r3
 8006080:	2b01      	cmp	r3, #1
 8006082:	bf14      	ite	ne
 8006084:	2301      	movne	r3, #1
 8006086:	2300      	moveq	r3, #0
 8006088:	b2db      	uxtb	r3, r3
 800608a:	2b00      	cmp	r3, #0
 800608c:	d001      	beq.n	8006092 <HAL_TIM_PWM_Start+0x72>
  {
    return HAL_ERROR;
 800608e:	2301      	movs	r3, #1
 8006090:	e072      	b.n	8006178 <HAL_TIM_PWM_Start+0x158>
  }

  /* Set the TIM channel state */
  TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 8006092:	683b      	ldr	r3, [r7, #0]
 8006094:	2b00      	cmp	r3, #0
 8006096:	d104      	bne.n	80060a2 <HAL_TIM_PWM_Start+0x82>
 8006098:	687b      	ldr	r3, [r7, #4]
 800609a:	2202      	movs	r2, #2
 800609c:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 80060a0:	e013      	b.n	80060ca <HAL_TIM_PWM_Start+0xaa>
 80060a2:	683b      	ldr	r3, [r7, #0]
 80060a4:	2b04      	cmp	r3, #4
 80060a6:	d104      	bne.n	80060b2 <HAL_TIM_PWM_Start+0x92>
 80060a8:	687b      	ldr	r3, [r7, #4]
 80060aa:	2202      	movs	r2, #2
 80060ac:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 80060b0:	e00b      	b.n	80060ca <HAL_TIM_PWM_Start+0xaa>
 80060b2:	683b      	ldr	r3, [r7, #0]
 80060b4:	2b08      	cmp	r3, #8
 80060b6:	d104      	bne.n	80060c2 <HAL_TIM_PWM_Start+0xa2>
 80060b8:	687b      	ldr	r3, [r7, #4]
 80060ba:	2202      	movs	r2, #2
 80060bc:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 80060c0:	e003      	b.n	80060ca <HAL_TIM_PWM_Start+0xaa>
 80060c2:	687b      	ldr	r3, [r7, #4]
 80060c4:	2202      	movs	r2, #2
 80060c6:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

  /* Enable the Capture compare channel */
  TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_ENABLE);
 80060ca:	687b      	ldr	r3, [r7, #4]
 80060cc:	681b      	ldr	r3, [r3, #0]
 80060ce:	2201      	movs	r2, #1
 80060d0:	6839      	ldr	r1, [r7, #0]
 80060d2:	4618      	mov	r0, r3
 80060d4:	f000 fd3e 	bl	8006b54 <TIM_CCxChannelCmd>

  if (IS_TIM_BREAK_INSTANCE(htim->Instance) != RESET)
 80060d8:	687b      	ldr	r3, [r7, #4]
 80060da:	681b      	ldr	r3, [r3, #0]
 80060dc:	4a28      	ldr	r2, [pc, #160]	; (8006180 <HAL_TIM_PWM_Start+0x160>)
 80060de:	4293      	cmp	r3, r2
 80060e0:	d004      	beq.n	80060ec <HAL_TIM_PWM_Start+0xcc>
 80060e2:	687b      	ldr	r3, [r7, #4]
 80060e4:	681b      	ldr	r3, [r3, #0]
 80060e6:	4a27      	ldr	r2, [pc, #156]	; (8006184 <HAL_TIM_PWM_Start+0x164>)
 80060e8:	4293      	cmp	r3, r2
 80060ea:	d101      	bne.n	80060f0 <HAL_TIM_PWM_Start+0xd0>
 80060ec:	2301      	movs	r3, #1
 80060ee:	e000      	b.n	80060f2 <HAL_TIM_PWM_Start+0xd2>
 80060f0:	2300      	movs	r3, #0
 80060f2:	2b00      	cmp	r3, #0
 80060f4:	d007      	beq.n	8006106 <HAL_TIM_PWM_Start+0xe6>
  {
    /* Enable the main output */
    __HAL_TIM_MOE_ENABLE(htim);
 80060f6:	687b      	ldr	r3, [r7, #4]
 80060f8:	681b      	ldr	r3, [r3, #0]
 80060fa:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 80060fc:	687b      	ldr	r3, [r7, #4]
 80060fe:	681b      	ldr	r3, [r3, #0]
 8006100:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 8006104:	645a      	str	r2, [r3, #68]	; 0x44
  }

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8006106:	687b      	ldr	r3, [r7, #4]
 8006108:	681b      	ldr	r3, [r3, #0]
 800610a:	4a1d      	ldr	r2, [pc, #116]	; (8006180 <HAL_TIM_PWM_Start+0x160>)
 800610c:	4293      	cmp	r3, r2
 800610e:	d018      	beq.n	8006142 <HAL_TIM_PWM_Start+0x122>
 8006110:	687b      	ldr	r3, [r7, #4]
 8006112:	681b      	ldr	r3, [r3, #0]
 8006114:	4a1b      	ldr	r2, [pc, #108]	; (8006184 <HAL_TIM_PWM_Start+0x164>)
 8006116:	4293      	cmp	r3, r2
 8006118:	d013      	beq.n	8006142 <HAL_TIM_PWM_Start+0x122>
 800611a:	687b      	ldr	r3, [r7, #4]
 800611c:	681b      	ldr	r3, [r3, #0]
 800611e:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8006122:	d00e      	beq.n	8006142 <HAL_TIM_PWM_Start+0x122>
 8006124:	687b      	ldr	r3, [r7, #4]
 8006126:	681b      	ldr	r3, [r3, #0]
 8006128:	4a17      	ldr	r2, [pc, #92]	; (8006188 <HAL_TIM_PWM_Start+0x168>)
 800612a:	4293      	cmp	r3, r2
 800612c:	d009      	beq.n	8006142 <HAL_TIM_PWM_Start+0x122>
 800612e:	687b      	ldr	r3, [r7, #4]
 8006130:	681b      	ldr	r3, [r3, #0]
 8006132:	4a16      	ldr	r2, [pc, #88]	; (800618c <HAL_TIM_PWM_Start+0x16c>)
 8006134:	4293      	cmp	r3, r2
 8006136:	d004      	beq.n	8006142 <HAL_TIM_PWM_Start+0x122>
 8006138:	687b      	ldr	r3, [r7, #4]
 800613a:	681b      	ldr	r3, [r3, #0]
 800613c:	4a14      	ldr	r2, [pc, #80]	; (8006190 <HAL_TIM_PWM_Start+0x170>)
 800613e:	4293      	cmp	r3, r2
 8006140:	d111      	bne.n	8006166 <HAL_TIM_PWM_Start+0x146>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8006142:	687b      	ldr	r3, [r7, #4]
 8006144:	681b      	ldr	r3, [r3, #0]
 8006146:	689b      	ldr	r3, [r3, #8]
 8006148:	f003 0307 	and.w	r3, r3, #7
 800614c:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800614e:	68fb      	ldr	r3, [r7, #12]
 8006150:	2b06      	cmp	r3, #6
 8006152:	d010      	beq.n	8006176 <HAL_TIM_PWM_Start+0x156>
    {
      __HAL_TIM_ENABLE(htim);
 8006154:	687b      	ldr	r3, [r7, #4]
 8006156:	681b      	ldr	r3, [r3, #0]
 8006158:	681a      	ldr	r2, [r3, #0]
 800615a:	687b      	ldr	r3, [r7, #4]
 800615c:	681b      	ldr	r3, [r3, #0]
 800615e:	f042 0201 	orr.w	r2, r2, #1
 8006162:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8006164:	e007      	b.n	8006176 <HAL_TIM_PWM_Start+0x156>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 8006166:	687b      	ldr	r3, [r7, #4]
 8006168:	681b      	ldr	r3, [r3, #0]
 800616a:	681a      	ldr	r2, [r3, #0]
 800616c:	687b      	ldr	r3, [r7, #4]
 800616e:	681b      	ldr	r3, [r3, #0]
 8006170:	f042 0201 	orr.w	r2, r2, #1
 8006174:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 8006176:	2300      	movs	r3, #0
}
 8006178:	4618      	mov	r0, r3
 800617a:	3710      	adds	r7, #16
 800617c:	46bd      	mov	sp, r7
 800617e:	bd80      	pop	{r7, pc}
 8006180:	40012c00 	.word	0x40012c00
 8006184:	40013400 	.word	0x40013400
 8006188:	40000400 	.word	0x40000400
 800618c:	40000800 	.word	0x40000800
 8006190:	40000c00 	.word	0x40000c00

08006194 <HAL_TIM_PWM_Stop>:
  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
  *            @arg TIM_CHANNEL_4: TIM Channel 4 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Stop(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 8006194:	b580      	push	{r7, lr}
 8006196:	b082      	sub	sp, #8
 8006198:	af00      	add	r7, sp, #0
 800619a:	6078      	str	r0, [r7, #4]
 800619c:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_TIM_CCX_INSTANCE(htim->Instance, Channel));

  /* Disable the Capture compare channel */
  TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_DISABLE);
 800619e:	687b      	ldr	r3, [r7, #4]
 80061a0:	681b      	ldr	r3, [r3, #0]
 80061a2:	2200      	movs	r2, #0
 80061a4:	6839      	ldr	r1, [r7, #0]
 80061a6:	4618      	mov	r0, r3
 80061a8:	f000 fcd4 	bl	8006b54 <TIM_CCxChannelCmd>

  if (IS_TIM_BREAK_INSTANCE(htim->Instance) != RESET)
 80061ac:	687b      	ldr	r3, [r7, #4]
 80061ae:	681b      	ldr	r3, [r3, #0]
 80061b0:	4a2e      	ldr	r2, [pc, #184]	; (800626c <HAL_TIM_PWM_Stop+0xd8>)
 80061b2:	4293      	cmp	r3, r2
 80061b4:	d004      	beq.n	80061c0 <HAL_TIM_PWM_Stop+0x2c>
 80061b6:	687b      	ldr	r3, [r7, #4]
 80061b8:	681b      	ldr	r3, [r3, #0]
 80061ba:	4a2d      	ldr	r2, [pc, #180]	; (8006270 <HAL_TIM_PWM_Stop+0xdc>)
 80061bc:	4293      	cmp	r3, r2
 80061be:	d101      	bne.n	80061c4 <HAL_TIM_PWM_Stop+0x30>
 80061c0:	2301      	movs	r3, #1
 80061c2:	e000      	b.n	80061c6 <HAL_TIM_PWM_Stop+0x32>
 80061c4:	2300      	movs	r3, #0
 80061c6:	2b00      	cmp	r3, #0
 80061c8:	d017      	beq.n	80061fa <HAL_TIM_PWM_Stop+0x66>
  {
    /* Disable the Main Output */
    __HAL_TIM_MOE_DISABLE(htim);
 80061ca:	687b      	ldr	r3, [r7, #4]
 80061cc:	681b      	ldr	r3, [r3, #0]
 80061ce:	6a1a      	ldr	r2, [r3, #32]
 80061d0:	f241 1311 	movw	r3, #4369	; 0x1111
 80061d4:	4013      	ands	r3, r2
 80061d6:	2b00      	cmp	r3, #0
 80061d8:	d10f      	bne.n	80061fa <HAL_TIM_PWM_Stop+0x66>
 80061da:	687b      	ldr	r3, [r7, #4]
 80061dc:	681b      	ldr	r3, [r3, #0]
 80061de:	6a1a      	ldr	r2, [r3, #32]
 80061e0:	f240 4344 	movw	r3, #1092	; 0x444
 80061e4:	4013      	ands	r3, r2
 80061e6:	2b00      	cmp	r3, #0
 80061e8:	d107      	bne.n	80061fa <HAL_TIM_PWM_Stop+0x66>
 80061ea:	687b      	ldr	r3, [r7, #4]
 80061ec:	681b      	ldr	r3, [r3, #0]
 80061ee:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 80061f0:	687b      	ldr	r3, [r7, #4]
 80061f2:	681b      	ldr	r3, [r3, #0]
 80061f4:	f422 4200 	bic.w	r2, r2, #32768	; 0x8000
 80061f8:	645a      	str	r2, [r3, #68]	; 0x44
  }

  /* Disable the Peripheral */
  __HAL_TIM_DISABLE(htim);
 80061fa:	687b      	ldr	r3, [r7, #4]
 80061fc:	681b      	ldr	r3, [r3, #0]
 80061fe:	6a1a      	ldr	r2, [r3, #32]
 8006200:	f241 1311 	movw	r3, #4369	; 0x1111
 8006204:	4013      	ands	r3, r2
 8006206:	2b00      	cmp	r3, #0
 8006208:	d10f      	bne.n	800622a <HAL_TIM_PWM_Stop+0x96>
 800620a:	687b      	ldr	r3, [r7, #4]
 800620c:	681b      	ldr	r3, [r3, #0]
 800620e:	6a1a      	ldr	r2, [r3, #32]
 8006210:	f240 4344 	movw	r3, #1092	; 0x444
 8006214:	4013      	ands	r3, r2
 8006216:	2b00      	cmp	r3, #0
 8006218:	d107      	bne.n	800622a <HAL_TIM_PWM_Stop+0x96>
 800621a:	687b      	ldr	r3, [r7, #4]
 800621c:	681b      	ldr	r3, [r3, #0]
 800621e:	681a      	ldr	r2, [r3, #0]
 8006220:	687b      	ldr	r3, [r7, #4]
 8006222:	681b      	ldr	r3, [r3, #0]
 8006224:	f022 0201 	bic.w	r2, r2, #1
 8006228:	601a      	str	r2, [r3, #0]

  /* Set the TIM channel state */
  TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_READY);
 800622a:	683b      	ldr	r3, [r7, #0]
 800622c:	2b00      	cmp	r3, #0
 800622e:	d104      	bne.n	800623a <HAL_TIM_PWM_Stop+0xa6>
 8006230:	687b      	ldr	r3, [r7, #4]
 8006232:	2201      	movs	r2, #1
 8006234:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 8006238:	e013      	b.n	8006262 <HAL_TIM_PWM_Stop+0xce>
 800623a:	683b      	ldr	r3, [r7, #0]
 800623c:	2b04      	cmp	r3, #4
 800623e:	d104      	bne.n	800624a <HAL_TIM_PWM_Stop+0xb6>
 8006240:	687b      	ldr	r3, [r7, #4]
 8006242:	2201      	movs	r2, #1
 8006244:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 8006248:	e00b      	b.n	8006262 <HAL_TIM_PWM_Stop+0xce>
 800624a:	683b      	ldr	r3, [r7, #0]
 800624c:	2b08      	cmp	r3, #8
 800624e:	d104      	bne.n	800625a <HAL_TIM_PWM_Stop+0xc6>
 8006250:	687b      	ldr	r3, [r7, #4]
 8006252:	2201      	movs	r2, #1
 8006254:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 8006258:	e003      	b.n	8006262 <HAL_TIM_PWM_Stop+0xce>
 800625a:	687b      	ldr	r3, [r7, #4]
 800625c:	2201      	movs	r2, #1
 800625e:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

  /* Return function status */
  return HAL_OK;
 8006262:	2300      	movs	r3, #0
}
 8006264:	4618      	mov	r0, r3
 8006266:	3708      	adds	r7, #8
 8006268:	46bd      	mov	sp, r7
 800626a:	bd80      	pop	{r7, pc}
 800626c:	40012c00 	.word	0x40012c00
 8006270:	40013400 	.word	0x40013400

08006274 <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 8006274:	b580      	push	{r7, lr}
 8006276:	b082      	sub	sp, #8
 8006278:	af00      	add	r7, sp, #0
 800627a:	6078      	str	r0, [r7, #4]
  /* Capture compare 1 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC1) != RESET)
 800627c:	687b      	ldr	r3, [r7, #4]
 800627e:	681b      	ldr	r3, [r3, #0]
 8006280:	691b      	ldr	r3, [r3, #16]
 8006282:	f003 0302 	and.w	r3, r3, #2
 8006286:	2b02      	cmp	r3, #2
 8006288:	d122      	bne.n	80062d0 <HAL_TIM_IRQHandler+0x5c>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC1) != RESET)
 800628a:	687b      	ldr	r3, [r7, #4]
 800628c:	681b      	ldr	r3, [r3, #0]
 800628e:	68db      	ldr	r3, [r3, #12]
 8006290:	f003 0302 	and.w	r3, r3, #2
 8006294:	2b02      	cmp	r3, #2
 8006296:	d11b      	bne.n	80062d0 <HAL_TIM_IRQHandler+0x5c>
    {
      {
        __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC1);
 8006298:	687b      	ldr	r3, [r7, #4]
 800629a:	681b      	ldr	r3, [r3, #0]
 800629c:	f06f 0202 	mvn.w	r2, #2
 80062a0:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 80062a2:	687b      	ldr	r3, [r7, #4]
 80062a4:	2201      	movs	r2, #1
 80062a6:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 80062a8:	687b      	ldr	r3, [r7, #4]
 80062aa:	681b      	ldr	r3, [r3, #0]
 80062ac:	699b      	ldr	r3, [r3, #24]
 80062ae:	f003 0303 	and.w	r3, r3, #3
 80062b2:	2b00      	cmp	r3, #0
 80062b4:	d003      	beq.n	80062be <HAL_TIM_IRQHandler+0x4a>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 80062b6:	6878      	ldr	r0, [r7, #4]
 80062b8:	f000 fa0b 	bl	80066d2 <HAL_TIM_IC_CaptureCallback>
 80062bc:	e005      	b.n	80062ca <HAL_TIM_IRQHandler+0x56>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 80062be:	6878      	ldr	r0, [r7, #4]
 80062c0:	f000 f9fe 	bl	80066c0 <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 80062c4:	6878      	ldr	r0, [r7, #4]
 80062c6:	f000 fa0d 	bl	80066e4 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80062ca:	687b      	ldr	r3, [r7, #4]
 80062cc:	2200      	movs	r2, #0
 80062ce:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC2) != RESET)
 80062d0:	687b      	ldr	r3, [r7, #4]
 80062d2:	681b      	ldr	r3, [r3, #0]
 80062d4:	691b      	ldr	r3, [r3, #16]
 80062d6:	f003 0304 	and.w	r3, r3, #4
 80062da:	2b04      	cmp	r3, #4
 80062dc:	d122      	bne.n	8006324 <HAL_TIM_IRQHandler+0xb0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC2) != RESET)
 80062de:	687b      	ldr	r3, [r7, #4]
 80062e0:	681b      	ldr	r3, [r3, #0]
 80062e2:	68db      	ldr	r3, [r3, #12]
 80062e4:	f003 0304 	and.w	r3, r3, #4
 80062e8:	2b04      	cmp	r3, #4
 80062ea:	d11b      	bne.n	8006324 <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC2);
 80062ec:	687b      	ldr	r3, [r7, #4]
 80062ee:	681b      	ldr	r3, [r3, #0]
 80062f0:	f06f 0204 	mvn.w	r2, #4
 80062f4:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 80062f6:	687b      	ldr	r3, [r7, #4]
 80062f8:	2202      	movs	r2, #2
 80062fa:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 80062fc:	687b      	ldr	r3, [r7, #4]
 80062fe:	681b      	ldr	r3, [r3, #0]
 8006300:	699b      	ldr	r3, [r3, #24]
 8006302:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8006306:	2b00      	cmp	r3, #0
 8006308:	d003      	beq.n	8006312 <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 800630a:	6878      	ldr	r0, [r7, #4]
 800630c:	f000 f9e1 	bl	80066d2 <HAL_TIM_IC_CaptureCallback>
 8006310:	e005      	b.n	800631e <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8006312:	6878      	ldr	r0, [r7, #4]
 8006314:	f000 f9d4 	bl	80066c0 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8006318:	6878      	ldr	r0, [r7, #4]
 800631a:	f000 f9e3 	bl	80066e4 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800631e:	687b      	ldr	r3, [r7, #4]
 8006320:	2200      	movs	r2, #0
 8006322:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC3) != RESET)
 8006324:	687b      	ldr	r3, [r7, #4]
 8006326:	681b      	ldr	r3, [r3, #0]
 8006328:	691b      	ldr	r3, [r3, #16]
 800632a:	f003 0308 	and.w	r3, r3, #8
 800632e:	2b08      	cmp	r3, #8
 8006330:	d122      	bne.n	8006378 <HAL_TIM_IRQHandler+0x104>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC3) != RESET)
 8006332:	687b      	ldr	r3, [r7, #4]
 8006334:	681b      	ldr	r3, [r3, #0]
 8006336:	68db      	ldr	r3, [r3, #12]
 8006338:	f003 0308 	and.w	r3, r3, #8
 800633c:	2b08      	cmp	r3, #8
 800633e:	d11b      	bne.n	8006378 <HAL_TIM_IRQHandler+0x104>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC3);
 8006340:	687b      	ldr	r3, [r7, #4]
 8006342:	681b      	ldr	r3, [r3, #0]
 8006344:	f06f 0208 	mvn.w	r2, #8
 8006348:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 800634a:	687b      	ldr	r3, [r7, #4]
 800634c:	2204      	movs	r2, #4
 800634e:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 8006350:	687b      	ldr	r3, [r7, #4]
 8006352:	681b      	ldr	r3, [r3, #0]
 8006354:	69db      	ldr	r3, [r3, #28]
 8006356:	f003 0303 	and.w	r3, r3, #3
 800635a:	2b00      	cmp	r3, #0
 800635c:	d003      	beq.n	8006366 <HAL_TIM_IRQHandler+0xf2>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 800635e:	6878      	ldr	r0, [r7, #4]
 8006360:	f000 f9b7 	bl	80066d2 <HAL_TIM_IC_CaptureCallback>
 8006364:	e005      	b.n	8006372 <HAL_TIM_IRQHandler+0xfe>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8006366:	6878      	ldr	r0, [r7, #4]
 8006368:	f000 f9aa 	bl	80066c0 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 800636c:	6878      	ldr	r0, [r7, #4]
 800636e:	f000 f9b9 	bl	80066e4 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8006372:	687b      	ldr	r3, [r7, #4]
 8006374:	2200      	movs	r2, #0
 8006376:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC4) != RESET)
 8006378:	687b      	ldr	r3, [r7, #4]
 800637a:	681b      	ldr	r3, [r3, #0]
 800637c:	691b      	ldr	r3, [r3, #16]
 800637e:	f003 0310 	and.w	r3, r3, #16
 8006382:	2b10      	cmp	r3, #16
 8006384:	d122      	bne.n	80063cc <HAL_TIM_IRQHandler+0x158>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC4) != RESET)
 8006386:	687b      	ldr	r3, [r7, #4]
 8006388:	681b      	ldr	r3, [r3, #0]
 800638a:	68db      	ldr	r3, [r3, #12]
 800638c:	f003 0310 	and.w	r3, r3, #16
 8006390:	2b10      	cmp	r3, #16
 8006392:	d11b      	bne.n	80063cc <HAL_TIM_IRQHandler+0x158>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC4);
 8006394:	687b      	ldr	r3, [r7, #4]
 8006396:	681b      	ldr	r3, [r3, #0]
 8006398:	f06f 0210 	mvn.w	r2, #16
 800639c:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 800639e:	687b      	ldr	r3, [r7, #4]
 80063a0:	2208      	movs	r2, #8
 80063a2:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 80063a4:	687b      	ldr	r3, [r7, #4]
 80063a6:	681b      	ldr	r3, [r3, #0]
 80063a8:	69db      	ldr	r3, [r3, #28]
 80063aa:	f403 7340 	and.w	r3, r3, #768	; 0x300
 80063ae:	2b00      	cmp	r3, #0
 80063b0:	d003      	beq.n	80063ba <HAL_TIM_IRQHandler+0x146>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 80063b2:	6878      	ldr	r0, [r7, #4]
 80063b4:	f000 f98d 	bl	80066d2 <HAL_TIM_IC_CaptureCallback>
 80063b8:	e005      	b.n	80063c6 <HAL_TIM_IRQHandler+0x152>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 80063ba:	6878      	ldr	r0, [r7, #4]
 80063bc:	f000 f980 	bl	80066c0 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 80063c0:	6878      	ldr	r0, [r7, #4]
 80063c2:	f000 f98f 	bl	80066e4 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80063c6:	687b      	ldr	r3, [r7, #4]
 80063c8:	2200      	movs	r2, #0
 80063ca:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_UPDATE) != RESET)
 80063cc:	687b      	ldr	r3, [r7, #4]
 80063ce:	681b      	ldr	r3, [r3, #0]
 80063d0:	691b      	ldr	r3, [r3, #16]
 80063d2:	f003 0301 	and.w	r3, r3, #1
 80063d6:	2b01      	cmp	r3, #1
 80063d8:	d10e      	bne.n	80063f8 <HAL_TIM_IRQHandler+0x184>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_UPDATE) != RESET)
 80063da:	687b      	ldr	r3, [r7, #4]
 80063dc:	681b      	ldr	r3, [r3, #0]
 80063de:	68db      	ldr	r3, [r3, #12]
 80063e0:	f003 0301 	and.w	r3, r3, #1
 80063e4:	2b01      	cmp	r3, #1
 80063e6:	d107      	bne.n	80063f8 <HAL_TIM_IRQHandler+0x184>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_UPDATE);
 80063e8:	687b      	ldr	r3, [r7, #4]
 80063ea:	681b      	ldr	r3, [r3, #0]
 80063ec:	f06f 0201 	mvn.w	r2, #1
 80063f0:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 80063f2:	6878      	ldr	r0, [r7, #4]
 80063f4:	f7fb f924 	bl	8001640 <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_BREAK) != RESET)
 80063f8:	687b      	ldr	r3, [r7, #4]
 80063fa:	681b      	ldr	r3, [r3, #0]
 80063fc:	691b      	ldr	r3, [r3, #16]
 80063fe:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8006402:	2b80      	cmp	r3, #128	; 0x80
 8006404:	d10e      	bne.n	8006424 <HAL_TIM_IRQHandler+0x1b0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_BREAK) != RESET)
 8006406:	687b      	ldr	r3, [r7, #4]
 8006408:	681b      	ldr	r3, [r3, #0]
 800640a:	68db      	ldr	r3, [r3, #12]
 800640c:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8006410:	2b80      	cmp	r3, #128	; 0x80
 8006412:	d107      	bne.n	8006424 <HAL_TIM_IRQHandler+0x1b0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_BREAK);
 8006414:	687b      	ldr	r3, [r7, #4]
 8006416:	681b      	ldr	r3, [r3, #0]
 8006418:	f06f 0280 	mvn.w	r2, #128	; 0x80
 800641c:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 800641e:	6878      	ldr	r0, [r7, #4]
 8006420:	f000 fc82 	bl	8006d28 <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_TRIGGER) != RESET)
 8006424:	687b      	ldr	r3, [r7, #4]
 8006426:	681b      	ldr	r3, [r3, #0]
 8006428:	691b      	ldr	r3, [r3, #16]
 800642a:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800642e:	2b40      	cmp	r3, #64	; 0x40
 8006430:	d10e      	bne.n	8006450 <HAL_TIM_IRQHandler+0x1dc>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_TRIGGER) != RESET)
 8006432:	687b      	ldr	r3, [r7, #4]
 8006434:	681b      	ldr	r3, [r3, #0]
 8006436:	68db      	ldr	r3, [r3, #12]
 8006438:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800643c:	2b40      	cmp	r3, #64	; 0x40
 800643e:	d107      	bne.n	8006450 <HAL_TIM_IRQHandler+0x1dc>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_TRIGGER);
 8006440:	687b      	ldr	r3, [r7, #4]
 8006442:	681b      	ldr	r3, [r3, #0]
 8006444:	f06f 0240 	mvn.w	r2, #64	; 0x40
 8006448:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 800644a:	6878      	ldr	r0, [r7, #4]
 800644c:	f000 f953 	bl	80066f6 <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_COM) != RESET)
 8006450:	687b      	ldr	r3, [r7, #4]
 8006452:	681b      	ldr	r3, [r3, #0]
 8006454:	691b      	ldr	r3, [r3, #16]
 8006456:	f003 0320 	and.w	r3, r3, #32
 800645a:	2b20      	cmp	r3, #32
 800645c:	d10e      	bne.n	800647c <HAL_TIM_IRQHandler+0x208>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_COM) != RESET)
 800645e:	687b      	ldr	r3, [r7, #4]
 8006460:	681b      	ldr	r3, [r3, #0]
 8006462:	68db      	ldr	r3, [r3, #12]
 8006464:	f003 0320 	and.w	r3, r3, #32
 8006468:	2b20      	cmp	r3, #32
 800646a:	d107      	bne.n	800647c <HAL_TIM_IRQHandler+0x208>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_FLAG_COM);
 800646c:	687b      	ldr	r3, [r7, #4]
 800646e:	681b      	ldr	r3, [r3, #0]
 8006470:	f06f 0220 	mvn.w	r2, #32
 8006474:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 8006476:	6878      	ldr	r0, [r7, #4]
 8006478:	f000 fc4d 	bl	8006d16 <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 800647c:	bf00      	nop
 800647e:	3708      	adds	r7, #8
 8006480:	46bd      	mov	sp, r7
 8006482:	bd80      	pop	{r7, pc}

08006484 <HAL_TIM_OC_ConfigChannel>:
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_OC_ConfigChannel(TIM_HandleTypeDef *htim,
                                           const TIM_OC_InitTypeDef *sConfig,
                                           uint32_t Channel)
{
 8006484:	b580      	push	{r7, lr}
 8006486:	b086      	sub	sp, #24
 8006488:	af00      	add	r7, sp, #0
 800648a:	60f8      	str	r0, [r7, #12]
 800648c:	60b9      	str	r1, [r7, #8]
 800648e:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8006490:	2300      	movs	r3, #0
 8006492:	75fb      	strb	r3, [r7, #23]
  assert_param(IS_TIM_CHANNELS(Channel));
  assert_param(IS_TIM_OC_MODE(sConfig->OCMode));
  assert_param(IS_TIM_OC_POLARITY(sConfig->OCPolarity));

  /* Process Locked */
  __HAL_LOCK(htim);
 8006494:	68fb      	ldr	r3, [r7, #12]
 8006496:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 800649a:	2b01      	cmp	r3, #1
 800649c:	d101      	bne.n	80064a2 <HAL_TIM_OC_ConfigChannel+0x1e>
 800649e:	2302      	movs	r3, #2
 80064a0:	e048      	b.n	8006534 <HAL_TIM_OC_ConfigChannel+0xb0>
 80064a2:	68fb      	ldr	r3, [r7, #12]
 80064a4:	2201      	movs	r2, #1
 80064a6:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
 80064aa:	687b      	ldr	r3, [r7, #4]
 80064ac:	2b0c      	cmp	r3, #12
 80064ae:	d839      	bhi.n	8006524 <HAL_TIM_OC_ConfigChannel+0xa0>
 80064b0:	a201      	add	r2, pc, #4	; (adr r2, 80064b8 <HAL_TIM_OC_ConfigChannel+0x34>)
 80064b2:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80064b6:	bf00      	nop
 80064b8:	080064ed 	.word	0x080064ed
 80064bc:	08006525 	.word	0x08006525
 80064c0:	08006525 	.word	0x08006525
 80064c4:	08006525 	.word	0x08006525
 80064c8:	080064fb 	.word	0x080064fb
 80064cc:	08006525 	.word	0x08006525
 80064d0:	08006525 	.word	0x08006525
 80064d4:	08006525 	.word	0x08006525
 80064d8:	08006509 	.word	0x08006509
 80064dc:	08006525 	.word	0x08006525
 80064e0:	08006525 	.word	0x08006525
 80064e4:	08006525 	.word	0x08006525
 80064e8:	08006517 	.word	0x08006517
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));

      /* Configure the TIM Channel 1 in Output Compare */
      TIM_OC1_SetConfig(htim->Instance, sConfig);
 80064ec:	68fb      	ldr	r3, [r7, #12]
 80064ee:	681b      	ldr	r3, [r3, #0]
 80064f0:	68b9      	ldr	r1, [r7, #8]
 80064f2:	4618      	mov	r0, r3
 80064f4:	f000 f982 	bl	80067fc <TIM_OC1_SetConfig>
      break;
 80064f8:	e017      	b.n	800652a <HAL_TIM_OC_ConfigChannel+0xa6>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

      /* Configure the TIM Channel 2 in Output Compare */
      TIM_OC2_SetConfig(htim->Instance, sConfig);
 80064fa:	68fb      	ldr	r3, [r7, #12]
 80064fc:	681b      	ldr	r3, [r3, #0]
 80064fe:	68b9      	ldr	r1, [r7, #8]
 8006500:	4618      	mov	r0, r3
 8006502:	f000 f9eb 	bl	80068dc <TIM_OC2_SetConfig>
      break;
 8006506:	e010      	b.n	800652a <HAL_TIM_OC_ConfigChannel+0xa6>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));

      /* Configure the TIM Channel 3 in Output Compare */
      TIM_OC3_SetConfig(htim->Instance, sConfig);
 8006508:	68fb      	ldr	r3, [r7, #12]
 800650a:	681b      	ldr	r3, [r3, #0]
 800650c:	68b9      	ldr	r1, [r7, #8]
 800650e:	4618      	mov	r0, r3
 8006510:	f000 fa58 	bl	80069c4 <TIM_OC3_SetConfig>
      break;
 8006514:	e009      	b.n	800652a <HAL_TIM_OC_ConfigChannel+0xa6>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));

      /* Configure the TIM Channel 4 in Output Compare */
      TIM_OC4_SetConfig(htim->Instance, sConfig);
 8006516:	68fb      	ldr	r3, [r7, #12]
 8006518:	681b      	ldr	r3, [r3, #0]
 800651a:	68b9      	ldr	r1, [r7, #8]
 800651c:	4618      	mov	r0, r3
 800651e:	f000 fac5 	bl	8006aac <TIM_OC4_SetConfig>
      break;
 8006522:	e002      	b.n	800652a <HAL_TIM_OC_ConfigChannel+0xa6>
    }

    default:
      status = HAL_ERROR;
 8006524:	2301      	movs	r3, #1
 8006526:	75fb      	strb	r3, [r7, #23]
      break;
 8006528:	bf00      	nop
  }

  __HAL_UNLOCK(htim);
 800652a:	68fb      	ldr	r3, [r7, #12]
 800652c:	2200      	movs	r2, #0
 800652e:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return status;
 8006532:	7dfb      	ldrb	r3, [r7, #23]
}
 8006534:	4618      	mov	r0, r3
 8006536:	3718      	adds	r7, #24
 8006538:	46bd      	mov	sp, r7
 800653a:	bd80      	pop	{r7, pc}

0800653c <HAL_TIM_PWM_ConfigChannel>:
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_ConfigChannel(TIM_HandleTypeDef *htim,
                                            const TIM_OC_InitTypeDef *sConfig,
                                            uint32_t Channel)
{
 800653c:	b580      	push	{r7, lr}
 800653e:	b086      	sub	sp, #24
 8006540:	af00      	add	r7, sp, #0
 8006542:	60f8      	str	r0, [r7, #12]
 8006544:	60b9      	str	r1, [r7, #8]
 8006546:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8006548:	2300      	movs	r3, #0
 800654a:	75fb      	strb	r3, [r7, #23]
  assert_param(IS_TIM_PWM_MODE(sConfig->OCMode));
  assert_param(IS_TIM_OC_POLARITY(sConfig->OCPolarity));
  assert_param(IS_TIM_FAST_STATE(sConfig->OCFastMode));

  /* Process Locked */
  __HAL_LOCK(htim);
 800654c:	68fb      	ldr	r3, [r7, #12]
 800654e:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8006552:	2b01      	cmp	r3, #1
 8006554:	d101      	bne.n	800655a <HAL_TIM_PWM_ConfigChannel+0x1e>
 8006556:	2302      	movs	r3, #2
 8006558:	e0ae      	b.n	80066b8 <HAL_TIM_PWM_ConfigChannel+0x17c>
 800655a:	68fb      	ldr	r3, [r7, #12]
 800655c:	2201      	movs	r2, #1
 800655e:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
 8006562:	687b      	ldr	r3, [r7, #4]
 8006564:	2b0c      	cmp	r3, #12
 8006566:	f200 809f 	bhi.w	80066a8 <HAL_TIM_PWM_ConfigChannel+0x16c>
 800656a:	a201      	add	r2, pc, #4	; (adr r2, 8006570 <HAL_TIM_PWM_ConfigChannel+0x34>)
 800656c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8006570:	080065a5 	.word	0x080065a5
 8006574:	080066a9 	.word	0x080066a9
 8006578:	080066a9 	.word	0x080066a9
 800657c:	080066a9 	.word	0x080066a9
 8006580:	080065e5 	.word	0x080065e5
 8006584:	080066a9 	.word	0x080066a9
 8006588:	080066a9 	.word	0x080066a9
 800658c:	080066a9 	.word	0x080066a9
 8006590:	08006627 	.word	0x08006627
 8006594:	080066a9 	.word	0x080066a9
 8006598:	080066a9 	.word	0x080066a9
 800659c:	080066a9 	.word	0x080066a9
 80065a0:	08006667 	.word	0x08006667
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));

      /* Configure the Channel 1 in PWM mode */
      TIM_OC1_SetConfig(htim->Instance, sConfig);
 80065a4:	68fb      	ldr	r3, [r7, #12]
 80065a6:	681b      	ldr	r3, [r3, #0]
 80065a8:	68b9      	ldr	r1, [r7, #8]
 80065aa:	4618      	mov	r0, r3
 80065ac:	f000 f926 	bl	80067fc <TIM_OC1_SetConfig>

      /* Set the Preload enable bit for channel1 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC1PE;
 80065b0:	68fb      	ldr	r3, [r7, #12]
 80065b2:	681b      	ldr	r3, [r3, #0]
 80065b4:	699a      	ldr	r2, [r3, #24]
 80065b6:	68fb      	ldr	r3, [r7, #12]
 80065b8:	681b      	ldr	r3, [r3, #0]
 80065ba:	f042 0208 	orr.w	r2, r2, #8
 80065be:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC1FE;
 80065c0:	68fb      	ldr	r3, [r7, #12]
 80065c2:	681b      	ldr	r3, [r3, #0]
 80065c4:	699a      	ldr	r2, [r3, #24]
 80065c6:	68fb      	ldr	r3, [r7, #12]
 80065c8:	681b      	ldr	r3, [r3, #0]
 80065ca:	f022 0204 	bic.w	r2, r2, #4
 80065ce:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode;
 80065d0:	68fb      	ldr	r3, [r7, #12]
 80065d2:	681b      	ldr	r3, [r3, #0]
 80065d4:	6999      	ldr	r1, [r3, #24]
 80065d6:	68bb      	ldr	r3, [r7, #8]
 80065d8:	691a      	ldr	r2, [r3, #16]
 80065da:	68fb      	ldr	r3, [r7, #12]
 80065dc:	681b      	ldr	r3, [r3, #0]
 80065de:	430a      	orrs	r2, r1
 80065e0:	619a      	str	r2, [r3, #24]
      break;
 80065e2:	e064      	b.n	80066ae <HAL_TIM_PWM_ConfigChannel+0x172>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

      /* Configure the Channel 2 in PWM mode */
      TIM_OC2_SetConfig(htim->Instance, sConfig);
 80065e4:	68fb      	ldr	r3, [r7, #12]
 80065e6:	681b      	ldr	r3, [r3, #0]
 80065e8:	68b9      	ldr	r1, [r7, #8]
 80065ea:	4618      	mov	r0, r3
 80065ec:	f000 f976 	bl	80068dc <TIM_OC2_SetConfig>

      /* Set the Preload enable bit for channel2 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC2PE;
 80065f0:	68fb      	ldr	r3, [r7, #12]
 80065f2:	681b      	ldr	r3, [r3, #0]
 80065f4:	699a      	ldr	r2, [r3, #24]
 80065f6:	68fb      	ldr	r3, [r7, #12]
 80065f8:	681b      	ldr	r3, [r3, #0]
 80065fa:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 80065fe:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC2FE;
 8006600:	68fb      	ldr	r3, [r7, #12]
 8006602:	681b      	ldr	r3, [r3, #0]
 8006604:	699a      	ldr	r2, [r3, #24]
 8006606:	68fb      	ldr	r3, [r7, #12]
 8006608:	681b      	ldr	r3, [r3, #0]
 800660a:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 800660e:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode << 8U;
 8006610:	68fb      	ldr	r3, [r7, #12]
 8006612:	681b      	ldr	r3, [r3, #0]
 8006614:	6999      	ldr	r1, [r3, #24]
 8006616:	68bb      	ldr	r3, [r7, #8]
 8006618:	691b      	ldr	r3, [r3, #16]
 800661a:	021a      	lsls	r2, r3, #8
 800661c:	68fb      	ldr	r3, [r7, #12]
 800661e:	681b      	ldr	r3, [r3, #0]
 8006620:	430a      	orrs	r2, r1
 8006622:	619a      	str	r2, [r3, #24]
      break;
 8006624:	e043      	b.n	80066ae <HAL_TIM_PWM_ConfigChannel+0x172>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));

      /* Configure the Channel 3 in PWM mode */
      TIM_OC3_SetConfig(htim->Instance, sConfig);
 8006626:	68fb      	ldr	r3, [r7, #12]
 8006628:	681b      	ldr	r3, [r3, #0]
 800662a:	68b9      	ldr	r1, [r7, #8]
 800662c:	4618      	mov	r0, r3
 800662e:	f000 f9c9 	bl	80069c4 <TIM_OC3_SetConfig>

      /* Set the Preload enable bit for channel3 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC3PE;
 8006632:	68fb      	ldr	r3, [r7, #12]
 8006634:	681b      	ldr	r3, [r3, #0]
 8006636:	69da      	ldr	r2, [r3, #28]
 8006638:	68fb      	ldr	r3, [r7, #12]
 800663a:	681b      	ldr	r3, [r3, #0]
 800663c:	f042 0208 	orr.w	r2, r2, #8
 8006640:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC3FE;
 8006642:	68fb      	ldr	r3, [r7, #12]
 8006644:	681b      	ldr	r3, [r3, #0]
 8006646:	69da      	ldr	r2, [r3, #28]
 8006648:	68fb      	ldr	r3, [r7, #12]
 800664a:	681b      	ldr	r3, [r3, #0]
 800664c:	f022 0204 	bic.w	r2, r2, #4
 8006650:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode;
 8006652:	68fb      	ldr	r3, [r7, #12]
 8006654:	681b      	ldr	r3, [r3, #0]
 8006656:	69d9      	ldr	r1, [r3, #28]
 8006658:	68bb      	ldr	r3, [r7, #8]
 800665a:	691a      	ldr	r2, [r3, #16]
 800665c:	68fb      	ldr	r3, [r7, #12]
 800665e:	681b      	ldr	r3, [r3, #0]
 8006660:	430a      	orrs	r2, r1
 8006662:	61da      	str	r2, [r3, #28]
      break;
 8006664:	e023      	b.n	80066ae <HAL_TIM_PWM_ConfigChannel+0x172>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));

      /* Configure the Channel 4 in PWM mode */
      TIM_OC4_SetConfig(htim->Instance, sConfig);
 8006666:	68fb      	ldr	r3, [r7, #12]
 8006668:	681b      	ldr	r3, [r3, #0]
 800666a:	68b9      	ldr	r1, [r7, #8]
 800666c:	4618      	mov	r0, r3
 800666e:	f000 fa1d 	bl	8006aac <TIM_OC4_SetConfig>

      /* Set the Preload enable bit for channel4 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC4PE;
 8006672:	68fb      	ldr	r3, [r7, #12]
 8006674:	681b      	ldr	r3, [r3, #0]
 8006676:	69da      	ldr	r2, [r3, #28]
 8006678:	68fb      	ldr	r3, [r7, #12]
 800667a:	681b      	ldr	r3, [r3, #0]
 800667c:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 8006680:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC4FE;
 8006682:	68fb      	ldr	r3, [r7, #12]
 8006684:	681b      	ldr	r3, [r3, #0]
 8006686:	69da      	ldr	r2, [r3, #28]
 8006688:	68fb      	ldr	r3, [r7, #12]
 800668a:	681b      	ldr	r3, [r3, #0]
 800668c:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8006690:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode << 8U;
 8006692:	68fb      	ldr	r3, [r7, #12]
 8006694:	681b      	ldr	r3, [r3, #0]
 8006696:	69d9      	ldr	r1, [r3, #28]
 8006698:	68bb      	ldr	r3, [r7, #8]
 800669a:	691b      	ldr	r3, [r3, #16]
 800669c:	021a      	lsls	r2, r3, #8
 800669e:	68fb      	ldr	r3, [r7, #12]
 80066a0:	681b      	ldr	r3, [r3, #0]
 80066a2:	430a      	orrs	r2, r1
 80066a4:	61da      	str	r2, [r3, #28]
      break;
 80066a6:	e002      	b.n	80066ae <HAL_TIM_PWM_ConfigChannel+0x172>
    }

    default:
      status = HAL_ERROR;
 80066a8:	2301      	movs	r3, #1
 80066aa:	75fb      	strb	r3, [r7, #23]
      break;
 80066ac:	bf00      	nop
  }

  __HAL_UNLOCK(htim);
 80066ae:	68fb      	ldr	r3, [r7, #12]
 80066b0:	2200      	movs	r2, #0
 80066b2:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return status;
 80066b6:	7dfb      	ldrb	r3, [r7, #23]
}
 80066b8:	4618      	mov	r0, r3
 80066ba:	3718      	adds	r7, #24
 80066bc:	46bd      	mov	sp, r7
 80066be:	bd80      	pop	{r7, pc}

080066c0 <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 80066c0:	b480      	push	{r7}
 80066c2:	b083      	sub	sp, #12
 80066c4:	af00      	add	r7, sp, #0
 80066c6:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 80066c8:	bf00      	nop
 80066ca:	370c      	adds	r7, #12
 80066cc:	46bd      	mov	sp, r7
 80066ce:	bc80      	pop	{r7}
 80066d0:	4770      	bx	lr

080066d2 <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 80066d2:	b480      	push	{r7}
 80066d4:	b083      	sub	sp, #12
 80066d6:	af00      	add	r7, sp, #0
 80066d8:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 80066da:	bf00      	nop
 80066dc:	370c      	adds	r7, #12
 80066de:	46bd      	mov	sp, r7
 80066e0:	bc80      	pop	{r7}
 80066e2:	4770      	bx	lr

080066e4 <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 80066e4:	b480      	push	{r7}
 80066e6:	b083      	sub	sp, #12
 80066e8:	af00      	add	r7, sp, #0
 80066ea:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 80066ec:	bf00      	nop
 80066ee:	370c      	adds	r7, #12
 80066f0:	46bd      	mov	sp, r7
 80066f2:	bc80      	pop	{r7}
 80066f4:	4770      	bx	lr

080066f6 <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 80066f6:	b480      	push	{r7}
 80066f8:	b083      	sub	sp, #12
 80066fa:	af00      	add	r7, sp, #0
 80066fc:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 80066fe:	bf00      	nop
 8006700:	370c      	adds	r7, #12
 8006702:	46bd      	mov	sp, r7
 8006704:	bc80      	pop	{r7}
 8006706:	4770      	bx	lr

08006708 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, const TIM_Base_InitTypeDef *Structure)
{
 8006708:	b480      	push	{r7}
 800670a:	b085      	sub	sp, #20
 800670c:	af00      	add	r7, sp, #0
 800670e:	6078      	str	r0, [r7, #4]
 8006710:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 8006712:	687b      	ldr	r3, [r7, #4]
 8006714:	681b      	ldr	r3, [r3, #0]
 8006716:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8006718:	687b      	ldr	r3, [r7, #4]
 800671a:	4a33      	ldr	r2, [pc, #204]	; (80067e8 <TIM_Base_SetConfig+0xe0>)
 800671c:	4293      	cmp	r3, r2
 800671e:	d013      	beq.n	8006748 <TIM_Base_SetConfig+0x40>
 8006720:	687b      	ldr	r3, [r7, #4]
 8006722:	4a32      	ldr	r2, [pc, #200]	; (80067ec <TIM_Base_SetConfig+0xe4>)
 8006724:	4293      	cmp	r3, r2
 8006726:	d00f      	beq.n	8006748 <TIM_Base_SetConfig+0x40>
 8006728:	687b      	ldr	r3, [r7, #4]
 800672a:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 800672e:	d00b      	beq.n	8006748 <TIM_Base_SetConfig+0x40>
 8006730:	687b      	ldr	r3, [r7, #4]
 8006732:	4a2f      	ldr	r2, [pc, #188]	; (80067f0 <TIM_Base_SetConfig+0xe8>)
 8006734:	4293      	cmp	r3, r2
 8006736:	d007      	beq.n	8006748 <TIM_Base_SetConfig+0x40>
 8006738:	687b      	ldr	r3, [r7, #4]
 800673a:	4a2e      	ldr	r2, [pc, #184]	; (80067f4 <TIM_Base_SetConfig+0xec>)
 800673c:	4293      	cmp	r3, r2
 800673e:	d003      	beq.n	8006748 <TIM_Base_SetConfig+0x40>
 8006740:	687b      	ldr	r3, [r7, #4]
 8006742:	4a2d      	ldr	r2, [pc, #180]	; (80067f8 <TIM_Base_SetConfig+0xf0>)
 8006744:	4293      	cmp	r3, r2
 8006746:	d108      	bne.n	800675a <TIM_Base_SetConfig+0x52>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8006748:	68fb      	ldr	r3, [r7, #12]
 800674a:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800674e:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 8006750:	683b      	ldr	r3, [r7, #0]
 8006752:	685b      	ldr	r3, [r3, #4]
 8006754:	68fa      	ldr	r2, [r7, #12]
 8006756:	4313      	orrs	r3, r2
 8006758:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 800675a:	687b      	ldr	r3, [r7, #4]
 800675c:	4a22      	ldr	r2, [pc, #136]	; (80067e8 <TIM_Base_SetConfig+0xe0>)
 800675e:	4293      	cmp	r3, r2
 8006760:	d013      	beq.n	800678a <TIM_Base_SetConfig+0x82>
 8006762:	687b      	ldr	r3, [r7, #4]
 8006764:	4a21      	ldr	r2, [pc, #132]	; (80067ec <TIM_Base_SetConfig+0xe4>)
 8006766:	4293      	cmp	r3, r2
 8006768:	d00f      	beq.n	800678a <TIM_Base_SetConfig+0x82>
 800676a:	687b      	ldr	r3, [r7, #4]
 800676c:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8006770:	d00b      	beq.n	800678a <TIM_Base_SetConfig+0x82>
 8006772:	687b      	ldr	r3, [r7, #4]
 8006774:	4a1e      	ldr	r2, [pc, #120]	; (80067f0 <TIM_Base_SetConfig+0xe8>)
 8006776:	4293      	cmp	r3, r2
 8006778:	d007      	beq.n	800678a <TIM_Base_SetConfig+0x82>
 800677a:	687b      	ldr	r3, [r7, #4]
 800677c:	4a1d      	ldr	r2, [pc, #116]	; (80067f4 <TIM_Base_SetConfig+0xec>)
 800677e:	4293      	cmp	r3, r2
 8006780:	d003      	beq.n	800678a <TIM_Base_SetConfig+0x82>
 8006782:	687b      	ldr	r3, [r7, #4]
 8006784:	4a1c      	ldr	r2, [pc, #112]	; (80067f8 <TIM_Base_SetConfig+0xf0>)
 8006786:	4293      	cmp	r3, r2
 8006788:	d108      	bne.n	800679c <TIM_Base_SetConfig+0x94>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 800678a:	68fb      	ldr	r3, [r7, #12]
 800678c:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8006790:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8006792:	683b      	ldr	r3, [r7, #0]
 8006794:	68db      	ldr	r3, [r3, #12]
 8006796:	68fa      	ldr	r2, [r7, #12]
 8006798:	4313      	orrs	r3, r2
 800679a:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 800679c:	68fb      	ldr	r3, [r7, #12]
 800679e:	f023 0280 	bic.w	r2, r3, #128	; 0x80
 80067a2:	683b      	ldr	r3, [r7, #0]
 80067a4:	695b      	ldr	r3, [r3, #20]
 80067a6:	4313      	orrs	r3, r2
 80067a8:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 80067aa:	687b      	ldr	r3, [r7, #4]
 80067ac:	68fa      	ldr	r2, [r7, #12]
 80067ae:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 80067b0:	683b      	ldr	r3, [r7, #0]
 80067b2:	689a      	ldr	r2, [r3, #8]
 80067b4:	687b      	ldr	r3, [r7, #4]
 80067b6:	62da      	str	r2, [r3, #44]	; 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 80067b8:	683b      	ldr	r3, [r7, #0]
 80067ba:	681a      	ldr	r2, [r3, #0]
 80067bc:	687b      	ldr	r3, [r7, #4]
 80067be:	629a      	str	r2, [r3, #40]	; 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 80067c0:	687b      	ldr	r3, [r7, #4]
 80067c2:	4a09      	ldr	r2, [pc, #36]	; (80067e8 <TIM_Base_SetConfig+0xe0>)
 80067c4:	4293      	cmp	r3, r2
 80067c6:	d003      	beq.n	80067d0 <TIM_Base_SetConfig+0xc8>
 80067c8:	687b      	ldr	r3, [r7, #4]
 80067ca:	4a08      	ldr	r2, [pc, #32]	; (80067ec <TIM_Base_SetConfig+0xe4>)
 80067cc:	4293      	cmp	r3, r2
 80067ce:	d103      	bne.n	80067d8 <TIM_Base_SetConfig+0xd0>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 80067d0:	683b      	ldr	r3, [r7, #0]
 80067d2:	691a      	ldr	r2, [r3, #16]
 80067d4:	687b      	ldr	r3, [r7, #4]
 80067d6:	631a      	str	r2, [r3, #48]	; 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 80067d8:	687b      	ldr	r3, [r7, #4]
 80067da:	2201      	movs	r2, #1
 80067dc:	615a      	str	r2, [r3, #20]
}
 80067de:	bf00      	nop
 80067e0:	3714      	adds	r7, #20
 80067e2:	46bd      	mov	sp, r7
 80067e4:	bc80      	pop	{r7}
 80067e6:	4770      	bx	lr
 80067e8:	40012c00 	.word	0x40012c00
 80067ec:	40013400 	.word	0x40013400
 80067f0:	40000400 	.word	0x40000400
 80067f4:	40000800 	.word	0x40000800
 80067f8:	40000c00 	.word	0x40000c00

080067fc <TIM_OC1_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC1_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 80067fc:	b480      	push	{r7}
 80067fe:	b087      	sub	sp, #28
 8006800:	af00      	add	r7, sp, #0
 8006802:	6078      	str	r0, [r7, #4]
 8006804:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8006806:	687b      	ldr	r3, [r7, #4]
 8006808:	6a1b      	ldr	r3, [r3, #32]
 800680a:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 1: Reset the CC1E Bit */
  TIMx->CCER &= ~TIM_CCER_CC1E;
 800680c:	687b      	ldr	r3, [r7, #4]
 800680e:	6a1b      	ldr	r3, [r3, #32]
 8006810:	f023 0201 	bic.w	r2, r3, #1
 8006814:	687b      	ldr	r3, [r7, #4]
 8006816:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8006818:	687b      	ldr	r3, [r7, #4]
 800681a:	685b      	ldr	r3, [r3, #4]
 800681c:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 800681e:	687b      	ldr	r3, [r7, #4]
 8006820:	699b      	ldr	r3, [r3, #24]
 8006822:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~TIM_CCMR1_OC1M;
 8006824:	68fb      	ldr	r3, [r7, #12]
 8006826:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800682a:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC1S;
 800682c:	68fb      	ldr	r3, [r7, #12]
 800682e:	f023 0303 	bic.w	r3, r3, #3
 8006832:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8006834:	683b      	ldr	r3, [r7, #0]
 8006836:	681b      	ldr	r3, [r3, #0]
 8006838:	68fa      	ldr	r2, [r7, #12]
 800683a:	4313      	orrs	r3, r2
 800683c:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC1P;
 800683e:	697b      	ldr	r3, [r7, #20]
 8006840:	f023 0302 	bic.w	r3, r3, #2
 8006844:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= OC_Config->OCPolarity;
 8006846:	683b      	ldr	r3, [r7, #0]
 8006848:	689b      	ldr	r3, [r3, #8]
 800684a:	697a      	ldr	r2, [r7, #20]
 800684c:	4313      	orrs	r3, r2
 800684e:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_1))
 8006850:	687b      	ldr	r3, [r7, #4]
 8006852:	4a20      	ldr	r2, [pc, #128]	; (80068d4 <TIM_OC1_SetConfig+0xd8>)
 8006854:	4293      	cmp	r3, r2
 8006856:	d003      	beq.n	8006860 <TIM_OC1_SetConfig+0x64>
 8006858:	687b      	ldr	r3, [r7, #4]
 800685a:	4a1f      	ldr	r2, [pc, #124]	; (80068d8 <TIM_OC1_SetConfig+0xdc>)
 800685c:	4293      	cmp	r3, r2
 800685e:	d10c      	bne.n	800687a <TIM_OC1_SetConfig+0x7e>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC1NP;
 8006860:	697b      	ldr	r3, [r7, #20]
 8006862:	f023 0308 	bic.w	r3, r3, #8
 8006866:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= OC_Config->OCNPolarity;
 8006868:	683b      	ldr	r3, [r7, #0]
 800686a:	68db      	ldr	r3, [r3, #12]
 800686c:	697a      	ldr	r2, [r7, #20]
 800686e:	4313      	orrs	r3, r2
 8006870:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC1NE;
 8006872:	697b      	ldr	r3, [r7, #20]
 8006874:	f023 0304 	bic.w	r3, r3, #4
 8006878:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800687a:	687b      	ldr	r3, [r7, #4]
 800687c:	4a15      	ldr	r2, [pc, #84]	; (80068d4 <TIM_OC1_SetConfig+0xd8>)
 800687e:	4293      	cmp	r3, r2
 8006880:	d003      	beq.n	800688a <TIM_OC1_SetConfig+0x8e>
 8006882:	687b      	ldr	r3, [r7, #4]
 8006884:	4a14      	ldr	r2, [pc, #80]	; (80068d8 <TIM_OC1_SetConfig+0xdc>)
 8006886:	4293      	cmp	r3, r2
 8006888:	d111      	bne.n	80068ae <TIM_OC1_SetConfig+0xb2>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS1;
 800688a:	693b      	ldr	r3, [r7, #16]
 800688c:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 8006890:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS1N;
 8006892:	693b      	ldr	r3, [r7, #16]
 8006894:	f423 7300 	bic.w	r3, r3, #512	; 0x200
 8006898:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= OC_Config->OCIdleState;
 800689a:	683b      	ldr	r3, [r7, #0]
 800689c:	695b      	ldr	r3, [r3, #20]
 800689e:	693a      	ldr	r2, [r7, #16]
 80068a0:	4313      	orrs	r3, r2
 80068a2:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= OC_Config->OCNIdleState;
 80068a4:	683b      	ldr	r3, [r7, #0]
 80068a6:	699b      	ldr	r3, [r3, #24]
 80068a8:	693a      	ldr	r2, [r7, #16]
 80068aa:	4313      	orrs	r3, r2
 80068ac:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 80068ae:	687b      	ldr	r3, [r7, #4]
 80068b0:	693a      	ldr	r2, [r7, #16]
 80068b2:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 80068b4:	687b      	ldr	r3, [r7, #4]
 80068b6:	68fa      	ldr	r2, [r7, #12]
 80068b8:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR1 = OC_Config->Pulse;
 80068ba:	683b      	ldr	r3, [r7, #0]
 80068bc:	685a      	ldr	r2, [r3, #4]
 80068be:	687b      	ldr	r3, [r7, #4]
 80068c0:	635a      	str	r2, [r3, #52]	; 0x34

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 80068c2:	687b      	ldr	r3, [r7, #4]
 80068c4:	697a      	ldr	r2, [r7, #20]
 80068c6:	621a      	str	r2, [r3, #32]
}
 80068c8:	bf00      	nop
 80068ca:	371c      	adds	r7, #28
 80068cc:	46bd      	mov	sp, r7
 80068ce:	bc80      	pop	{r7}
 80068d0:	4770      	bx	lr
 80068d2:	bf00      	nop
 80068d4:	40012c00 	.word	0x40012c00
 80068d8:	40013400 	.word	0x40013400

080068dc <TIM_OC2_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
void TIM_OC2_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 80068dc:	b480      	push	{r7}
 80068de:	b087      	sub	sp, #28
 80068e0:	af00      	add	r7, sp, #0
 80068e2:	6078      	str	r0, [r7, #4]
 80068e4:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 80068e6:	687b      	ldr	r3, [r7, #4]
 80068e8:	6a1b      	ldr	r3, [r3, #32]
 80068ea:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 80068ec:	687b      	ldr	r3, [r7, #4]
 80068ee:	6a1b      	ldr	r3, [r3, #32]
 80068f0:	f023 0210 	bic.w	r2, r3, #16
 80068f4:	687b      	ldr	r3, [r7, #4]
 80068f6:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 80068f8:	687b      	ldr	r3, [r7, #4]
 80068fa:	685b      	ldr	r3, [r3, #4]
 80068fc:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 80068fe:	687b      	ldr	r3, [r7, #4]
 8006900:	699b      	ldr	r3, [r3, #24]
 8006902:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR1_OC2M;
 8006904:	68fb      	ldr	r3, [r7, #12]
 8006906:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 800690a:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC2S;
 800690c:	68fb      	ldr	r3, [r7, #12]
 800690e:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8006912:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8006914:	683b      	ldr	r3, [r7, #0]
 8006916:	681b      	ldr	r3, [r3, #0]
 8006918:	021b      	lsls	r3, r3, #8
 800691a:	68fa      	ldr	r2, [r7, #12]
 800691c:	4313      	orrs	r3, r2
 800691e:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC2P;
 8006920:	697b      	ldr	r3, [r7, #20]
 8006922:	f023 0320 	bic.w	r3, r3, #32
 8006926:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 4U);
 8006928:	683b      	ldr	r3, [r7, #0]
 800692a:	689b      	ldr	r3, [r3, #8]
 800692c:	011b      	lsls	r3, r3, #4
 800692e:	697a      	ldr	r2, [r7, #20]
 8006930:	4313      	orrs	r3, r2
 8006932:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_2))
 8006934:	687b      	ldr	r3, [r7, #4]
 8006936:	4a21      	ldr	r2, [pc, #132]	; (80069bc <TIM_OC2_SetConfig+0xe0>)
 8006938:	4293      	cmp	r3, r2
 800693a:	d003      	beq.n	8006944 <TIM_OC2_SetConfig+0x68>
 800693c:	687b      	ldr	r3, [r7, #4]
 800693e:	4a20      	ldr	r2, [pc, #128]	; (80069c0 <TIM_OC2_SetConfig+0xe4>)
 8006940:	4293      	cmp	r3, r2
 8006942:	d10d      	bne.n	8006960 <TIM_OC2_SetConfig+0x84>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC2NP;
 8006944:	697b      	ldr	r3, [r7, #20]
 8006946:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 800694a:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 4U);
 800694c:	683b      	ldr	r3, [r7, #0]
 800694e:	68db      	ldr	r3, [r3, #12]
 8006950:	011b      	lsls	r3, r3, #4
 8006952:	697a      	ldr	r2, [r7, #20]
 8006954:	4313      	orrs	r3, r2
 8006956:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC2NE;
 8006958:	697b      	ldr	r3, [r7, #20]
 800695a:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 800695e:	617b      	str	r3, [r7, #20]

  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8006960:	687b      	ldr	r3, [r7, #4]
 8006962:	4a16      	ldr	r2, [pc, #88]	; (80069bc <TIM_OC2_SetConfig+0xe0>)
 8006964:	4293      	cmp	r3, r2
 8006966:	d003      	beq.n	8006970 <TIM_OC2_SetConfig+0x94>
 8006968:	687b      	ldr	r3, [r7, #4]
 800696a:	4a15      	ldr	r2, [pc, #84]	; (80069c0 <TIM_OC2_SetConfig+0xe4>)
 800696c:	4293      	cmp	r3, r2
 800696e:	d113      	bne.n	8006998 <TIM_OC2_SetConfig+0xbc>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS2;
 8006970:	693b      	ldr	r3, [r7, #16]
 8006972:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 8006976:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS2N;
 8006978:	693b      	ldr	r3, [r7, #16]
 800697a:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 800697e:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 2U);
 8006980:	683b      	ldr	r3, [r7, #0]
 8006982:	695b      	ldr	r3, [r3, #20]
 8006984:	009b      	lsls	r3, r3, #2
 8006986:	693a      	ldr	r2, [r7, #16]
 8006988:	4313      	orrs	r3, r2
 800698a:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 2U);
 800698c:	683b      	ldr	r3, [r7, #0]
 800698e:	699b      	ldr	r3, [r3, #24]
 8006990:	009b      	lsls	r3, r3, #2
 8006992:	693a      	ldr	r2, [r7, #16]
 8006994:	4313      	orrs	r3, r2
 8006996:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8006998:	687b      	ldr	r3, [r7, #4]
 800699a:	693a      	ldr	r2, [r7, #16]
 800699c:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 800699e:	687b      	ldr	r3, [r7, #4]
 80069a0:	68fa      	ldr	r2, [r7, #12]
 80069a2:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR2 = OC_Config->Pulse;
 80069a4:	683b      	ldr	r3, [r7, #0]
 80069a6:	685a      	ldr	r2, [r3, #4]
 80069a8:	687b      	ldr	r3, [r7, #4]
 80069aa:	639a      	str	r2, [r3, #56]	; 0x38

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 80069ac:	687b      	ldr	r3, [r7, #4]
 80069ae:	697a      	ldr	r2, [r7, #20]
 80069b0:	621a      	str	r2, [r3, #32]
}
 80069b2:	bf00      	nop
 80069b4:	371c      	adds	r7, #28
 80069b6:	46bd      	mov	sp, r7
 80069b8:	bc80      	pop	{r7}
 80069ba:	4770      	bx	lr
 80069bc:	40012c00 	.word	0x40012c00
 80069c0:	40013400 	.word	0x40013400

080069c4 <TIM_OC3_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC3_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 80069c4:	b480      	push	{r7}
 80069c6:	b087      	sub	sp, #28
 80069c8:	af00      	add	r7, sp, #0
 80069ca:	6078      	str	r0, [r7, #4]
 80069cc:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 80069ce:	687b      	ldr	r3, [r7, #4]
 80069d0:	6a1b      	ldr	r3, [r3, #32]
 80069d2:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 3: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC3E;
 80069d4:	687b      	ldr	r3, [r7, #4]
 80069d6:	6a1b      	ldr	r3, [r3, #32]
 80069d8:	f423 7280 	bic.w	r2, r3, #256	; 0x100
 80069dc:	687b      	ldr	r3, [r7, #4]
 80069de:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 80069e0:	687b      	ldr	r3, [r7, #4]
 80069e2:	685b      	ldr	r3, [r3, #4]
 80069e4:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 80069e6:	687b      	ldr	r3, [r7, #4]
 80069e8:	69db      	ldr	r3, [r3, #28]
 80069ea:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC3M;
 80069ec:	68fb      	ldr	r3, [r7, #12]
 80069ee:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 80069f2:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC3S;
 80069f4:	68fb      	ldr	r3, [r7, #12]
 80069f6:	f023 0303 	bic.w	r3, r3, #3
 80069fa:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 80069fc:	683b      	ldr	r3, [r7, #0]
 80069fe:	681b      	ldr	r3, [r3, #0]
 8006a00:	68fa      	ldr	r2, [r7, #12]
 8006a02:	4313      	orrs	r3, r2
 8006a04:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC3P;
 8006a06:	697b      	ldr	r3, [r7, #20]
 8006a08:	f423 7300 	bic.w	r3, r3, #512	; 0x200
 8006a0c:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 8U);
 8006a0e:	683b      	ldr	r3, [r7, #0]
 8006a10:	689b      	ldr	r3, [r3, #8]
 8006a12:	021b      	lsls	r3, r3, #8
 8006a14:	697a      	ldr	r2, [r7, #20]
 8006a16:	4313      	orrs	r3, r2
 8006a18:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_3))
 8006a1a:	687b      	ldr	r3, [r7, #4]
 8006a1c:	4a21      	ldr	r2, [pc, #132]	; (8006aa4 <TIM_OC3_SetConfig+0xe0>)
 8006a1e:	4293      	cmp	r3, r2
 8006a20:	d003      	beq.n	8006a2a <TIM_OC3_SetConfig+0x66>
 8006a22:	687b      	ldr	r3, [r7, #4]
 8006a24:	4a20      	ldr	r2, [pc, #128]	; (8006aa8 <TIM_OC3_SetConfig+0xe4>)
 8006a26:	4293      	cmp	r3, r2
 8006a28:	d10d      	bne.n	8006a46 <TIM_OC3_SetConfig+0x82>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC3NP;
 8006a2a:	697b      	ldr	r3, [r7, #20]
 8006a2c:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 8006a30:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 8U);
 8006a32:	683b      	ldr	r3, [r7, #0]
 8006a34:	68db      	ldr	r3, [r3, #12]
 8006a36:	021b      	lsls	r3, r3, #8
 8006a38:	697a      	ldr	r2, [r7, #20]
 8006a3a:	4313      	orrs	r3, r2
 8006a3c:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC3NE;
 8006a3e:	697b      	ldr	r3, [r7, #20]
 8006a40:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 8006a44:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8006a46:	687b      	ldr	r3, [r7, #4]
 8006a48:	4a16      	ldr	r2, [pc, #88]	; (8006aa4 <TIM_OC3_SetConfig+0xe0>)
 8006a4a:	4293      	cmp	r3, r2
 8006a4c:	d003      	beq.n	8006a56 <TIM_OC3_SetConfig+0x92>
 8006a4e:	687b      	ldr	r3, [r7, #4]
 8006a50:	4a15      	ldr	r2, [pc, #84]	; (8006aa8 <TIM_OC3_SetConfig+0xe4>)
 8006a52:	4293      	cmp	r3, r2
 8006a54:	d113      	bne.n	8006a7e <TIM_OC3_SetConfig+0xba>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS3;
 8006a56:	693b      	ldr	r3, [r7, #16]
 8006a58:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 8006a5c:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS3N;
 8006a5e:	693b      	ldr	r3, [r7, #16]
 8006a60:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 8006a64:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 4U);
 8006a66:	683b      	ldr	r3, [r7, #0]
 8006a68:	695b      	ldr	r3, [r3, #20]
 8006a6a:	011b      	lsls	r3, r3, #4
 8006a6c:	693a      	ldr	r2, [r7, #16]
 8006a6e:	4313      	orrs	r3, r2
 8006a70:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 4U);
 8006a72:	683b      	ldr	r3, [r7, #0]
 8006a74:	699b      	ldr	r3, [r3, #24]
 8006a76:	011b      	lsls	r3, r3, #4
 8006a78:	693a      	ldr	r2, [r7, #16]
 8006a7a:	4313      	orrs	r3, r2
 8006a7c:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8006a7e:	687b      	ldr	r3, [r7, #4]
 8006a80:	693a      	ldr	r2, [r7, #16]
 8006a82:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 8006a84:	687b      	ldr	r3, [r7, #4]
 8006a86:	68fa      	ldr	r2, [r7, #12]
 8006a88:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR3 = OC_Config->Pulse;
 8006a8a:	683b      	ldr	r3, [r7, #0]
 8006a8c:	685a      	ldr	r2, [r3, #4]
 8006a8e:	687b      	ldr	r3, [r7, #4]
 8006a90:	63da      	str	r2, [r3, #60]	; 0x3c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8006a92:	687b      	ldr	r3, [r7, #4]
 8006a94:	697a      	ldr	r2, [r7, #20]
 8006a96:	621a      	str	r2, [r3, #32]
}
 8006a98:	bf00      	nop
 8006a9a:	371c      	adds	r7, #28
 8006a9c:	46bd      	mov	sp, r7
 8006a9e:	bc80      	pop	{r7}
 8006aa0:	4770      	bx	lr
 8006aa2:	bf00      	nop
 8006aa4:	40012c00 	.word	0x40012c00
 8006aa8:	40013400 	.word	0x40013400

08006aac <TIM_OC4_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC4_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8006aac:	b480      	push	{r7}
 8006aae:	b087      	sub	sp, #28
 8006ab0:	af00      	add	r7, sp, #0
 8006ab2:	6078      	str	r0, [r7, #4]
 8006ab4:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8006ab6:	687b      	ldr	r3, [r7, #4]
 8006ab8:	6a1b      	ldr	r3, [r3, #32]
 8006aba:	613b      	str	r3, [r7, #16]

  /* Disable the Channel 4: Reset the CC4E Bit */
  TIMx->CCER &= ~TIM_CCER_CC4E;
 8006abc:	687b      	ldr	r3, [r7, #4]
 8006abe:	6a1b      	ldr	r3, [r3, #32]
 8006ac0:	f423 5280 	bic.w	r2, r3, #4096	; 0x1000
 8006ac4:	687b      	ldr	r3, [r7, #4]
 8006ac6:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8006ac8:	687b      	ldr	r3, [r7, #4]
 8006aca:	685b      	ldr	r3, [r3, #4]
 8006acc:	617b      	str	r3, [r7, #20]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 8006ace:	687b      	ldr	r3, [r7, #4]
 8006ad0:	69db      	ldr	r3, [r3, #28]
 8006ad2:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC4M;
 8006ad4:	68fb      	ldr	r3, [r7, #12]
 8006ad6:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 8006ada:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC4S;
 8006adc:	68fb      	ldr	r3, [r7, #12]
 8006ade:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8006ae2:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8006ae4:	683b      	ldr	r3, [r7, #0]
 8006ae6:	681b      	ldr	r3, [r3, #0]
 8006ae8:	021b      	lsls	r3, r3, #8
 8006aea:	68fa      	ldr	r2, [r7, #12]
 8006aec:	4313      	orrs	r3, r2
 8006aee:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC4P;
 8006af0:	693b      	ldr	r3, [r7, #16]
 8006af2:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 8006af6:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 12U);
 8006af8:	683b      	ldr	r3, [r7, #0]
 8006afa:	689b      	ldr	r3, [r3, #8]
 8006afc:	031b      	lsls	r3, r3, #12
 8006afe:	693a      	ldr	r2, [r7, #16]
 8006b00:	4313      	orrs	r3, r2
 8006b02:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8006b04:	687b      	ldr	r3, [r7, #4]
 8006b06:	4a11      	ldr	r2, [pc, #68]	; (8006b4c <TIM_OC4_SetConfig+0xa0>)
 8006b08:	4293      	cmp	r3, r2
 8006b0a:	d003      	beq.n	8006b14 <TIM_OC4_SetConfig+0x68>
 8006b0c:	687b      	ldr	r3, [r7, #4]
 8006b0e:	4a10      	ldr	r2, [pc, #64]	; (8006b50 <TIM_OC4_SetConfig+0xa4>)
 8006b10:	4293      	cmp	r3, r2
 8006b12:	d109      	bne.n	8006b28 <TIM_OC4_SetConfig+0x7c>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS4;
 8006b14:	697b      	ldr	r3, [r7, #20]
 8006b16:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 8006b1a:	617b      	str	r3, [r7, #20]

    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 6U);
 8006b1c:	683b      	ldr	r3, [r7, #0]
 8006b1e:	695b      	ldr	r3, [r3, #20]
 8006b20:	019b      	lsls	r3, r3, #6
 8006b22:	697a      	ldr	r2, [r7, #20]
 8006b24:	4313      	orrs	r3, r2
 8006b26:	617b      	str	r3, [r7, #20]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8006b28:	687b      	ldr	r3, [r7, #4]
 8006b2a:	697a      	ldr	r2, [r7, #20]
 8006b2c:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 8006b2e:	687b      	ldr	r3, [r7, #4]
 8006b30:	68fa      	ldr	r2, [r7, #12]
 8006b32:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR4 = OC_Config->Pulse;
 8006b34:	683b      	ldr	r3, [r7, #0]
 8006b36:	685a      	ldr	r2, [r3, #4]
 8006b38:	687b      	ldr	r3, [r7, #4]
 8006b3a:	641a      	str	r2, [r3, #64]	; 0x40

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8006b3c:	687b      	ldr	r3, [r7, #4]
 8006b3e:	693a      	ldr	r2, [r7, #16]
 8006b40:	621a      	str	r2, [r3, #32]
}
 8006b42:	bf00      	nop
 8006b44:	371c      	adds	r7, #28
 8006b46:	46bd      	mov	sp, r7
 8006b48:	bc80      	pop	{r7}
 8006b4a:	4770      	bx	lr
 8006b4c:	40012c00 	.word	0x40012c00
 8006b50:	40013400 	.word	0x40013400

08006b54 <TIM_CCxChannelCmd>:
  * @param  ChannelState specifies the TIM Channel CCxE bit new state.
  *          This parameter can be: TIM_CCx_ENABLE or TIM_CCx_DISABLE.
  * @retval None
  */
void TIM_CCxChannelCmd(TIM_TypeDef *TIMx, uint32_t Channel, uint32_t ChannelState)
{
 8006b54:	b480      	push	{r7}
 8006b56:	b087      	sub	sp, #28
 8006b58:	af00      	add	r7, sp, #0
 8006b5a:	60f8      	str	r0, [r7, #12]
 8006b5c:	60b9      	str	r1, [r7, #8]
 8006b5e:	607a      	str	r2, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_CC1_INSTANCE(TIMx));
  assert_param(IS_TIM_CHANNELS(Channel));

  tmp = TIM_CCER_CC1E << (Channel & 0x1FU); /* 0x1FU = 31 bits max shift */
 8006b60:	68bb      	ldr	r3, [r7, #8]
 8006b62:	f003 031f 	and.w	r3, r3, #31
 8006b66:	2201      	movs	r2, #1
 8006b68:	fa02 f303 	lsl.w	r3, r2, r3
 8006b6c:	617b      	str	r3, [r7, #20]

  /* Reset the CCxE Bit */
  TIMx->CCER &= ~tmp;
 8006b6e:	68fb      	ldr	r3, [r7, #12]
 8006b70:	6a1a      	ldr	r2, [r3, #32]
 8006b72:	697b      	ldr	r3, [r7, #20]
 8006b74:	43db      	mvns	r3, r3
 8006b76:	401a      	ands	r2, r3
 8006b78:	68fb      	ldr	r3, [r7, #12]
 8006b7a:	621a      	str	r2, [r3, #32]

  /* Set or reset the CCxE Bit */
  TIMx->CCER |= (uint32_t)(ChannelState << (Channel & 0x1FU)); /* 0x1FU = 31 bits max shift */
 8006b7c:	68fb      	ldr	r3, [r7, #12]
 8006b7e:	6a1a      	ldr	r2, [r3, #32]
 8006b80:	68bb      	ldr	r3, [r7, #8]
 8006b82:	f003 031f 	and.w	r3, r3, #31
 8006b86:	6879      	ldr	r1, [r7, #4]
 8006b88:	fa01 f303 	lsl.w	r3, r1, r3
 8006b8c:	431a      	orrs	r2, r3
 8006b8e:	68fb      	ldr	r3, [r7, #12]
 8006b90:	621a      	str	r2, [r3, #32]
}
 8006b92:	bf00      	nop
 8006b94:	371c      	adds	r7, #28
 8006b96:	46bd      	mov	sp, r7
 8006b98:	bc80      	pop	{r7}
 8006b9a:	4770      	bx	lr

08006b9c <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        const TIM_MasterConfigTypeDef *sMasterConfig)
{
 8006b9c:	b480      	push	{r7}
 8006b9e:	b085      	sub	sp, #20
 8006ba0:	af00      	add	r7, sp, #0
 8006ba2:	6078      	str	r0, [r7, #4]
 8006ba4:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 8006ba6:	687b      	ldr	r3, [r7, #4]
 8006ba8:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8006bac:	2b01      	cmp	r3, #1
 8006bae:	d101      	bne.n	8006bb4 <HAL_TIMEx_MasterConfigSynchronization+0x18>
 8006bb0:	2302      	movs	r3, #2
 8006bb2:	e050      	b.n	8006c56 <HAL_TIMEx_MasterConfigSynchronization+0xba>
 8006bb4:	687b      	ldr	r3, [r7, #4]
 8006bb6:	2201      	movs	r2, #1
 8006bb8:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 8006bbc:	687b      	ldr	r3, [r7, #4]
 8006bbe:	2202      	movs	r2, #2
 8006bc0:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 8006bc4:	687b      	ldr	r3, [r7, #4]
 8006bc6:	681b      	ldr	r3, [r3, #0]
 8006bc8:	685b      	ldr	r3, [r3, #4]
 8006bca:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 8006bcc:	687b      	ldr	r3, [r7, #4]
 8006bce:	681b      	ldr	r3, [r3, #0]
 8006bd0:	689b      	ldr	r3, [r3, #8]
 8006bd2:	60bb      	str	r3, [r7, #8]

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 8006bd4:	68fb      	ldr	r3, [r7, #12]
 8006bd6:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8006bda:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 8006bdc:	683b      	ldr	r3, [r7, #0]
 8006bde:	681b      	ldr	r3, [r3, #0]
 8006be0:	68fa      	ldr	r2, [r7, #12]
 8006be2:	4313      	orrs	r3, r2
 8006be4:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 8006be6:	687b      	ldr	r3, [r7, #4]
 8006be8:	681b      	ldr	r3, [r3, #0]
 8006bea:	68fa      	ldr	r2, [r7, #12]
 8006bec:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8006bee:	687b      	ldr	r3, [r7, #4]
 8006bf0:	681b      	ldr	r3, [r3, #0]
 8006bf2:	4a1b      	ldr	r2, [pc, #108]	; (8006c60 <HAL_TIMEx_MasterConfigSynchronization+0xc4>)
 8006bf4:	4293      	cmp	r3, r2
 8006bf6:	d018      	beq.n	8006c2a <HAL_TIMEx_MasterConfigSynchronization+0x8e>
 8006bf8:	687b      	ldr	r3, [r7, #4]
 8006bfa:	681b      	ldr	r3, [r3, #0]
 8006bfc:	4a19      	ldr	r2, [pc, #100]	; (8006c64 <HAL_TIMEx_MasterConfigSynchronization+0xc8>)
 8006bfe:	4293      	cmp	r3, r2
 8006c00:	d013      	beq.n	8006c2a <HAL_TIMEx_MasterConfigSynchronization+0x8e>
 8006c02:	687b      	ldr	r3, [r7, #4]
 8006c04:	681b      	ldr	r3, [r3, #0]
 8006c06:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8006c0a:	d00e      	beq.n	8006c2a <HAL_TIMEx_MasterConfigSynchronization+0x8e>
 8006c0c:	687b      	ldr	r3, [r7, #4]
 8006c0e:	681b      	ldr	r3, [r3, #0]
 8006c10:	4a15      	ldr	r2, [pc, #84]	; (8006c68 <HAL_TIMEx_MasterConfigSynchronization+0xcc>)
 8006c12:	4293      	cmp	r3, r2
 8006c14:	d009      	beq.n	8006c2a <HAL_TIMEx_MasterConfigSynchronization+0x8e>
 8006c16:	687b      	ldr	r3, [r7, #4]
 8006c18:	681b      	ldr	r3, [r3, #0]
 8006c1a:	4a14      	ldr	r2, [pc, #80]	; (8006c6c <HAL_TIMEx_MasterConfigSynchronization+0xd0>)
 8006c1c:	4293      	cmp	r3, r2
 8006c1e:	d004      	beq.n	8006c2a <HAL_TIMEx_MasterConfigSynchronization+0x8e>
 8006c20:	687b      	ldr	r3, [r7, #4]
 8006c22:	681b      	ldr	r3, [r3, #0]
 8006c24:	4a12      	ldr	r2, [pc, #72]	; (8006c70 <HAL_TIMEx_MasterConfigSynchronization+0xd4>)
 8006c26:	4293      	cmp	r3, r2
 8006c28:	d10c      	bne.n	8006c44 <HAL_TIMEx_MasterConfigSynchronization+0xa8>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 8006c2a:	68bb      	ldr	r3, [r7, #8]
 8006c2c:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 8006c30:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 8006c32:	683b      	ldr	r3, [r7, #0]
 8006c34:	685b      	ldr	r3, [r3, #4]
 8006c36:	68ba      	ldr	r2, [r7, #8]
 8006c38:	4313      	orrs	r3, r2
 8006c3a:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 8006c3c:	687b      	ldr	r3, [r7, #4]
 8006c3e:	681b      	ldr	r3, [r3, #0]
 8006c40:	68ba      	ldr	r2, [r7, #8]
 8006c42:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 8006c44:	687b      	ldr	r3, [r7, #4]
 8006c46:	2201      	movs	r2, #1
 8006c48:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 8006c4c:	687b      	ldr	r3, [r7, #4]
 8006c4e:	2200      	movs	r2, #0
 8006c50:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 8006c54:	2300      	movs	r3, #0
}
 8006c56:	4618      	mov	r0, r3
 8006c58:	3714      	adds	r7, #20
 8006c5a:	46bd      	mov	sp, r7
 8006c5c:	bc80      	pop	{r7}
 8006c5e:	4770      	bx	lr
 8006c60:	40012c00 	.word	0x40012c00
 8006c64:	40013400 	.word	0x40013400
 8006c68:	40000400 	.word	0x40000400
 8006c6c:	40000800 	.word	0x40000800
 8006c70:	40000c00 	.word	0x40000c00

08006c74 <HAL_TIMEx_ConfigBreakDeadTime>:
  *         interrupt can be enabled by calling the @ref __HAL_TIM_ENABLE_IT macro.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_ConfigBreakDeadTime(TIM_HandleTypeDef *htim,
                                                const TIM_BreakDeadTimeConfigTypeDef *sBreakDeadTimeConfig)
{
 8006c74:	b480      	push	{r7}
 8006c76:	b085      	sub	sp, #20
 8006c78:	af00      	add	r7, sp, #0
 8006c7a:	6078      	str	r0, [r7, #4]
 8006c7c:	6039      	str	r1, [r7, #0]
  /* Keep this variable initialized to 0 as it is used to configure BDTR register */
  uint32_t tmpbdtr = 0U;
 8006c7e:	2300      	movs	r3, #0
 8006c80:	60fb      	str	r3, [r7, #12]
  assert_param(IS_TIM_BREAK_STATE(sBreakDeadTimeConfig->BreakState));
  assert_param(IS_TIM_BREAK_POLARITY(sBreakDeadTimeConfig->BreakPolarity));
  assert_param(IS_TIM_AUTOMATIC_OUTPUT_STATE(sBreakDeadTimeConfig->AutomaticOutput));

  /* Check input state */
  __HAL_LOCK(htim);
 8006c82:	687b      	ldr	r3, [r7, #4]
 8006c84:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8006c88:	2b01      	cmp	r3, #1
 8006c8a:	d101      	bne.n	8006c90 <HAL_TIMEx_ConfigBreakDeadTime+0x1c>
 8006c8c:	2302      	movs	r3, #2
 8006c8e:	e03d      	b.n	8006d0c <HAL_TIMEx_ConfigBreakDeadTime+0x98>
 8006c90:	687b      	ldr	r3, [r7, #4]
 8006c92:	2201      	movs	r2, #1
 8006c94:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Set the Lock level, the Break enable Bit and the Polarity, the OSSR State,
     the OSSI State, the dead time value and the Automatic Output Enable Bit */

  /* Set the BDTR bits */
  MODIFY_REG(tmpbdtr, TIM_BDTR_DTG, sBreakDeadTimeConfig->DeadTime);
 8006c98:	68fb      	ldr	r3, [r7, #12]
 8006c9a:	f023 02ff 	bic.w	r2, r3, #255	; 0xff
 8006c9e:	683b      	ldr	r3, [r7, #0]
 8006ca0:	68db      	ldr	r3, [r3, #12]
 8006ca2:	4313      	orrs	r3, r2
 8006ca4:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_LOCK, sBreakDeadTimeConfig->LockLevel);
 8006ca6:	68fb      	ldr	r3, [r7, #12]
 8006ca8:	f423 7240 	bic.w	r2, r3, #768	; 0x300
 8006cac:	683b      	ldr	r3, [r7, #0]
 8006cae:	689b      	ldr	r3, [r3, #8]
 8006cb0:	4313      	orrs	r3, r2
 8006cb2:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_OSSI, sBreakDeadTimeConfig->OffStateIDLEMode);
 8006cb4:	68fb      	ldr	r3, [r7, #12]
 8006cb6:	f423 6280 	bic.w	r2, r3, #1024	; 0x400
 8006cba:	683b      	ldr	r3, [r7, #0]
 8006cbc:	685b      	ldr	r3, [r3, #4]
 8006cbe:	4313      	orrs	r3, r2
 8006cc0:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_OSSR, sBreakDeadTimeConfig->OffStateRunMode);
 8006cc2:	68fb      	ldr	r3, [r7, #12]
 8006cc4:	f423 6200 	bic.w	r2, r3, #2048	; 0x800
 8006cc8:	683b      	ldr	r3, [r7, #0]
 8006cca:	681b      	ldr	r3, [r3, #0]
 8006ccc:	4313      	orrs	r3, r2
 8006cce:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKE, sBreakDeadTimeConfig->BreakState);
 8006cd0:	68fb      	ldr	r3, [r7, #12]
 8006cd2:	f423 5280 	bic.w	r2, r3, #4096	; 0x1000
 8006cd6:	683b      	ldr	r3, [r7, #0]
 8006cd8:	691b      	ldr	r3, [r3, #16]
 8006cda:	4313      	orrs	r3, r2
 8006cdc:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKP, sBreakDeadTimeConfig->BreakPolarity);
 8006cde:	68fb      	ldr	r3, [r7, #12]
 8006ce0:	f423 5200 	bic.w	r2, r3, #8192	; 0x2000
 8006ce4:	683b      	ldr	r3, [r7, #0]
 8006ce6:	695b      	ldr	r3, [r3, #20]
 8006ce8:	4313      	orrs	r3, r2
 8006cea:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_AOE, sBreakDeadTimeConfig->AutomaticOutput);
 8006cec:	68fb      	ldr	r3, [r7, #12]
 8006cee:	f423 4280 	bic.w	r2, r3, #16384	; 0x4000
 8006cf2:	683b      	ldr	r3, [r7, #0]
 8006cf4:	69db      	ldr	r3, [r3, #28]
 8006cf6:	4313      	orrs	r3, r2
 8006cf8:	60fb      	str	r3, [r7, #12]


  /* Set TIMx_BDTR */
  htim->Instance->BDTR = tmpbdtr;
 8006cfa:	687b      	ldr	r3, [r7, #4]
 8006cfc:	681b      	ldr	r3, [r3, #0]
 8006cfe:	68fa      	ldr	r2, [r7, #12]
 8006d00:	645a      	str	r2, [r3, #68]	; 0x44

  __HAL_UNLOCK(htim);
 8006d02:	687b      	ldr	r3, [r7, #4]
 8006d04:	2200      	movs	r2, #0
 8006d06:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 8006d0a:	2300      	movs	r3, #0
}
 8006d0c:	4618      	mov	r0, r3
 8006d0e:	3714      	adds	r7, #20
 8006d10:	46bd      	mov	sp, r7
 8006d12:	bc80      	pop	{r7}
 8006d14:	4770      	bx	lr

08006d16 <HAL_TIMEx_CommutCallback>:
  * @brief  Hall commutation changed callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 8006d16:	b480      	push	{r7}
 8006d18:	b083      	sub	sp, #12
 8006d1a:	af00      	add	r7, sp, #0
 8006d1c:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 8006d1e:	bf00      	nop
 8006d20:	370c      	adds	r7, #12
 8006d22:	46bd      	mov	sp, r7
 8006d24:	bc80      	pop	{r7}
 8006d26:	4770      	bx	lr

08006d28 <HAL_TIMEx_BreakCallback>:
  * @brief  Hall Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 8006d28:	b480      	push	{r7}
 8006d2a:	b083      	sub	sp, #12
 8006d2c:	af00      	add	r7, sp, #0
 8006d2e:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 8006d30:	bf00      	nop
 8006d32:	370c      	adds	r7, #12
 8006d34:	46bd      	mov	sp, r7
 8006d36:	bc80      	pop	{r7}
 8006d38:	4770      	bx	lr

08006d3a <HAL_UART_Init>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8006d3a:	b580      	push	{r7, lr}
 8006d3c:	b082      	sub	sp, #8
 8006d3e:	af00      	add	r7, sp, #0
 8006d40:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8006d42:	687b      	ldr	r3, [r7, #4]
 8006d44:	2b00      	cmp	r3, #0
 8006d46:	d101      	bne.n	8006d4c <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 8006d48:	2301      	movs	r3, #1
 8006d4a:	e042      	b.n	8006dd2 <HAL_UART_Init+0x98>
  assert_param(IS_UART_WORD_LENGTH(huart->Init.WordLength));
#if defined(USART_CR1_OVER8)
  assert_param(IS_UART_OVERSAMPLING(huart->Init.OverSampling));
#endif /* USART_CR1_OVER8 */

  if (huart->gState == HAL_UART_STATE_RESET)
 8006d4c:	687b      	ldr	r3, [r7, #4]
 8006d4e:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8006d52:	b2db      	uxtb	r3, r3
 8006d54:	2b00      	cmp	r3, #0
 8006d56:	d106      	bne.n	8006d66 <HAL_UART_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 8006d58:	687b      	ldr	r3, [r7, #4]
 8006d5a:	2200      	movs	r2, #0
 8006d5c:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 8006d60:	6878      	ldr	r0, [r7, #4]
 8006d62:	f7fc f995 	bl	8003090 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8006d66:	687b      	ldr	r3, [r7, #4]
 8006d68:	2224      	movs	r2, #36	; 0x24
 8006d6a:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

  /* Disable the peripheral */
  __HAL_UART_DISABLE(huart);
 8006d6e:	687b      	ldr	r3, [r7, #4]
 8006d70:	681b      	ldr	r3, [r3, #0]
 8006d72:	68da      	ldr	r2, [r3, #12]
 8006d74:	687b      	ldr	r3, [r7, #4]
 8006d76:	681b      	ldr	r3, [r3, #0]
 8006d78:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 8006d7c:	60da      	str	r2, [r3, #12]

  /* Set the UART Communication parameters */
  UART_SetConfig(huart);
 8006d7e:	6878      	ldr	r0, [r7, #4]
 8006d80:	f000 ff66 	bl	8007c50 <UART_SetConfig>

  /* In asynchronous mode, the following bits must be kept cleared:
     - LINEN and CLKEN bits in the USART_CR2 register,
     - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8006d84:	687b      	ldr	r3, [r7, #4]
 8006d86:	681b      	ldr	r3, [r3, #0]
 8006d88:	691a      	ldr	r2, [r3, #16]
 8006d8a:	687b      	ldr	r3, [r7, #4]
 8006d8c:	681b      	ldr	r3, [r3, #0]
 8006d8e:	f422 4290 	bic.w	r2, r2, #18432	; 0x4800
 8006d92:	611a      	str	r2, [r3, #16]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8006d94:	687b      	ldr	r3, [r7, #4]
 8006d96:	681b      	ldr	r3, [r3, #0]
 8006d98:	695a      	ldr	r2, [r3, #20]
 8006d9a:	687b      	ldr	r3, [r7, #4]
 8006d9c:	681b      	ldr	r3, [r3, #0]
 8006d9e:	f022 022a 	bic.w	r2, r2, #42	; 0x2a
 8006da2:	615a      	str	r2, [r3, #20]

  /* Enable the peripheral */
  __HAL_UART_ENABLE(huart);
 8006da4:	687b      	ldr	r3, [r7, #4]
 8006da6:	681b      	ldr	r3, [r3, #0]
 8006da8:	68da      	ldr	r2, [r3, #12]
 8006daa:	687b      	ldr	r3, [r7, #4]
 8006dac:	681b      	ldr	r3, [r3, #0]
 8006dae:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 8006db2:	60da      	str	r2, [r3, #12]

  /* Initialize the UART state */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8006db4:	687b      	ldr	r3, [r7, #4]
 8006db6:	2200      	movs	r2, #0
 8006db8:	645a      	str	r2, [r3, #68]	; 0x44
  huart->gState = HAL_UART_STATE_READY;
 8006dba:	687b      	ldr	r3, [r7, #4]
 8006dbc:	2220      	movs	r2, #32
 8006dbe:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
  huart->RxState = HAL_UART_STATE_READY;
 8006dc2:	687b      	ldr	r3, [r7, #4]
 8006dc4:	2220      	movs	r2, #32
 8006dc6:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 8006dca:	687b      	ldr	r3, [r7, #4]
 8006dcc:	2200      	movs	r2, #0
 8006dce:	635a      	str	r2, [r3, #52]	; 0x34

  return HAL_OK;
 8006dd0:	2300      	movs	r3, #0
}
 8006dd2:	4618      	mov	r0, r3
 8006dd4:	3708      	adds	r7, #8
 8006dd6:	46bd      	mov	sp, r7
 8006dd8:	bd80      	pop	{r7, pc}
	...

08006ddc <HAL_UART_Transmit_DMA>:
  * @param  pData Pointer to data buffer (u8 or u16 data elements).
  * @param  Size  Amount of data elements (u8 or u16) to be sent
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit_DMA(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size)
{
 8006ddc:	b580      	push	{r7, lr}
 8006dde:	b08c      	sub	sp, #48	; 0x30
 8006de0:	af00      	add	r7, sp, #0
 8006de2:	60f8      	str	r0, [r7, #12]
 8006de4:	60b9      	str	r1, [r7, #8]
 8006de6:	4613      	mov	r3, r2
 8006de8:	80fb      	strh	r3, [r7, #6]
  const uint32_t *tmp;

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 8006dea:	68fb      	ldr	r3, [r7, #12]
 8006dec:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8006df0:	b2db      	uxtb	r3, r3
 8006df2:	2b20      	cmp	r3, #32
 8006df4:	d156      	bne.n	8006ea4 <HAL_UART_Transmit_DMA+0xc8>
  {
    if ((pData == NULL) || (Size == 0U))
 8006df6:	68bb      	ldr	r3, [r7, #8]
 8006df8:	2b00      	cmp	r3, #0
 8006dfa:	d002      	beq.n	8006e02 <HAL_UART_Transmit_DMA+0x26>
 8006dfc:	88fb      	ldrh	r3, [r7, #6]
 8006dfe:	2b00      	cmp	r3, #0
 8006e00:	d101      	bne.n	8006e06 <HAL_UART_Transmit_DMA+0x2a>
    {
      return HAL_ERROR;
 8006e02:	2301      	movs	r3, #1
 8006e04:	e04f      	b.n	8006ea6 <HAL_UART_Transmit_DMA+0xca>
    }

    huart->pTxBuffPtr = pData;
 8006e06:	68ba      	ldr	r2, [r7, #8]
 8006e08:	68fb      	ldr	r3, [r7, #12]
 8006e0a:	621a      	str	r2, [r3, #32]
    huart->TxXferSize = Size;
 8006e0c:	68fb      	ldr	r3, [r7, #12]
 8006e0e:	88fa      	ldrh	r2, [r7, #6]
 8006e10:	849a      	strh	r2, [r3, #36]	; 0x24
    huart->TxXferCount = Size;
 8006e12:	68fb      	ldr	r3, [r7, #12]
 8006e14:	88fa      	ldrh	r2, [r7, #6]
 8006e16:	84da      	strh	r2, [r3, #38]	; 0x26

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8006e18:	68fb      	ldr	r3, [r7, #12]
 8006e1a:	2200      	movs	r2, #0
 8006e1c:	645a      	str	r2, [r3, #68]	; 0x44
    huart->gState = HAL_UART_STATE_BUSY_TX;
 8006e1e:	68fb      	ldr	r3, [r7, #12]
 8006e20:	2221      	movs	r2, #33	; 0x21
 8006e22:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

    /* Set the UART DMA transfer complete callback */
    huart->hdmatx->XferCpltCallback = UART_DMATransmitCplt;
 8006e26:	68fb      	ldr	r3, [r7, #12]
 8006e28:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8006e2a:	4a21      	ldr	r2, [pc, #132]	; (8006eb0 <HAL_UART_Transmit_DMA+0xd4>)
 8006e2c:	629a      	str	r2, [r3, #40]	; 0x28

    /* Set the UART DMA Half transfer complete callback */
    huart->hdmatx->XferHalfCpltCallback = UART_DMATxHalfCplt;
 8006e2e:	68fb      	ldr	r3, [r7, #12]
 8006e30:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8006e32:	4a20      	ldr	r2, [pc, #128]	; (8006eb4 <HAL_UART_Transmit_DMA+0xd8>)
 8006e34:	62da      	str	r2, [r3, #44]	; 0x2c

    /* Set the DMA error callback */
    huart->hdmatx->XferErrorCallback = UART_DMAError;
 8006e36:	68fb      	ldr	r3, [r7, #12]
 8006e38:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8006e3a:	4a1f      	ldr	r2, [pc, #124]	; (8006eb8 <HAL_UART_Transmit_DMA+0xdc>)
 8006e3c:	631a      	str	r2, [r3, #48]	; 0x30

    /* Set the DMA abort callback */
    huart->hdmatx->XferAbortCallback = NULL;
 8006e3e:	68fb      	ldr	r3, [r7, #12]
 8006e40:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8006e42:	2200      	movs	r2, #0
 8006e44:	635a      	str	r2, [r3, #52]	; 0x34

    /* Enable the UART transmit DMA channel */
    tmp = (const uint32_t *)&pData;
 8006e46:	f107 0308 	add.w	r3, r7, #8
 8006e4a:	62fb      	str	r3, [r7, #44]	; 0x2c
    HAL_DMA_Start_IT(huart->hdmatx, *(const uint32_t *)tmp, (uint32_t)&huart->Instance->DR, Size);
 8006e4c:	68fb      	ldr	r3, [r7, #12]
 8006e4e:	6b98      	ldr	r0, [r3, #56]	; 0x38
 8006e50:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8006e52:	6819      	ldr	r1, [r3, #0]
 8006e54:	68fb      	ldr	r3, [r7, #12]
 8006e56:	681b      	ldr	r3, [r3, #0]
 8006e58:	3304      	adds	r3, #4
 8006e5a:	461a      	mov	r2, r3
 8006e5c:	88fb      	ldrh	r3, [r7, #6]
 8006e5e:	f7fd fd03 	bl	8004868 <HAL_DMA_Start_IT>

    /* Clear the TC flag in the SR register by writing 0 to it */
    __HAL_UART_CLEAR_FLAG(huart, UART_FLAG_TC);
 8006e62:	68fb      	ldr	r3, [r7, #12]
 8006e64:	681b      	ldr	r3, [r3, #0]
 8006e66:	f06f 0240 	mvn.w	r2, #64	; 0x40
 8006e6a:	601a      	str	r2, [r3, #0]

    /* Enable the DMA transfer for transmit request by setting the DMAT bit
       in the UART CR3 register */
    ATOMIC_SET_BIT(huart->Instance->CR3, USART_CR3_DMAT);
 8006e6c:	68fb      	ldr	r3, [r7, #12]
 8006e6e:	681b      	ldr	r3, [r3, #0]
 8006e70:	3314      	adds	r3, #20
 8006e72:	61bb      	str	r3, [r7, #24]
 */
__STATIC_FORCEINLINE uint32_t __LDREXW(volatile uint32_t *addr)
{
    uint32_t result;

   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006e74:	69bb      	ldr	r3, [r7, #24]
 8006e76:	e853 3f00 	ldrex	r3, [r3]
 8006e7a:	617b      	str	r3, [r7, #20]
   return(result);
 8006e7c:	697b      	ldr	r3, [r7, #20]
 8006e7e:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8006e82:	62bb      	str	r3, [r7, #40]	; 0x28
 8006e84:	68fb      	ldr	r3, [r7, #12]
 8006e86:	681b      	ldr	r3, [r3, #0]
 8006e88:	3314      	adds	r3, #20
 8006e8a:	6aba      	ldr	r2, [r7, #40]	; 0x28
 8006e8c:	627a      	str	r2, [r7, #36]	; 0x24
 8006e8e:	623b      	str	r3, [r7, #32]
 */
__STATIC_FORCEINLINE uint32_t __STREXW(uint32_t value, volatile uint32_t *addr)
{
   uint32_t result;

   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006e90:	6a39      	ldr	r1, [r7, #32]
 8006e92:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8006e94:	e841 2300 	strex	r3, r2, [r1]
 8006e98:	61fb      	str	r3, [r7, #28]
   return(result);
 8006e9a:	69fb      	ldr	r3, [r7, #28]
 8006e9c:	2b00      	cmp	r3, #0
 8006e9e:	d1e5      	bne.n	8006e6c <HAL_UART_Transmit_DMA+0x90>

    return HAL_OK;
 8006ea0:	2300      	movs	r3, #0
 8006ea2:	e000      	b.n	8006ea6 <HAL_UART_Transmit_DMA+0xca>
  }
  else
  {
    return HAL_BUSY;
 8006ea4:	2302      	movs	r3, #2
  }
}
 8006ea6:	4618      	mov	r0, r3
 8006ea8:	3730      	adds	r7, #48	; 0x30
 8006eaa:	46bd      	mov	sp, r7
 8006eac:	bd80      	pop	{r7, pc}
 8006eae:	bf00      	nop
 8006eb0:	080074e5 	.word	0x080074e5
 8006eb4:	0800757f 	.word	0x0800757f
 8006eb8:	08007703 	.word	0x08007703

08006ebc <HAL_UARTEx_ReceiveToIdle_DMA>:
  * @param pData Pointer to data buffer (uint8_t or uint16_t data elements).
  * @param Size  Amount of data elements (uint8_t or uint16_t) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_ReceiveToIdle_DMA(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 8006ebc:	b580      	push	{r7, lr}
 8006ebe:	b08c      	sub	sp, #48	; 0x30
 8006ec0:	af00      	add	r7, sp, #0
 8006ec2:	60f8      	str	r0, [r7, #12]
 8006ec4:	60b9      	str	r1, [r7, #8]
 8006ec6:	4613      	mov	r3, r2
 8006ec8:	80fb      	strh	r3, [r7, #6]
  HAL_StatusTypeDef status;

  /* Check that a Rx process is not already ongoing */
  if (huart->RxState == HAL_UART_STATE_READY)
 8006eca:	68fb      	ldr	r3, [r7, #12]
 8006ecc:	f893 3042 	ldrb.w	r3, [r3, #66]	; 0x42
 8006ed0:	b2db      	uxtb	r3, r3
 8006ed2:	2b20      	cmp	r3, #32
 8006ed4:	d14a      	bne.n	8006f6c <HAL_UARTEx_ReceiveToIdle_DMA+0xb0>
  {
    if ((pData == NULL) || (Size == 0U))
 8006ed6:	68bb      	ldr	r3, [r7, #8]
 8006ed8:	2b00      	cmp	r3, #0
 8006eda:	d002      	beq.n	8006ee2 <HAL_UARTEx_ReceiveToIdle_DMA+0x26>
 8006edc:	88fb      	ldrh	r3, [r7, #6]
 8006ede:	2b00      	cmp	r3, #0
 8006ee0:	d101      	bne.n	8006ee6 <HAL_UARTEx_ReceiveToIdle_DMA+0x2a>
    {
      return HAL_ERROR;
 8006ee2:	2301      	movs	r3, #1
 8006ee4:	e043      	b.n	8006f6e <HAL_UARTEx_ReceiveToIdle_DMA+0xb2>
    }

    /* Set Reception type to reception till IDLE Event*/
    huart->ReceptionType = HAL_UART_RECEPTION_TOIDLE;
 8006ee6:	68fb      	ldr	r3, [r7, #12]
 8006ee8:	2201      	movs	r2, #1
 8006eea:	631a      	str	r2, [r3, #48]	; 0x30
    huart->RxEventType = HAL_UART_RXEVENT_TC;
 8006eec:	68fb      	ldr	r3, [r7, #12]
 8006eee:	2200      	movs	r2, #0
 8006ef0:	635a      	str	r2, [r3, #52]	; 0x34

    status =  UART_Start_Receive_DMA(huart, pData, Size);
 8006ef2:	88fb      	ldrh	r3, [r7, #6]
 8006ef4:	461a      	mov	r2, r3
 8006ef6:	68b9      	ldr	r1, [r7, #8]
 8006ef8:	68f8      	ldr	r0, [r7, #12]
 8006efa:	f000 fc4d 	bl	8007798 <UART_Start_Receive_DMA>
 8006efe:	4603      	mov	r3, r0
 8006f00:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f

    /* Check Rx process has been successfully started */
    if (status == HAL_OK)
 8006f04:	f897 302f 	ldrb.w	r3, [r7, #47]	; 0x2f
 8006f08:	2b00      	cmp	r3, #0
 8006f0a:	d12c      	bne.n	8006f66 <HAL_UARTEx_ReceiveToIdle_DMA+0xaa>
    {
      if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8006f0c:	68fb      	ldr	r3, [r7, #12]
 8006f0e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8006f10:	2b01      	cmp	r3, #1
 8006f12:	d125      	bne.n	8006f60 <HAL_UARTEx_ReceiveToIdle_DMA+0xa4>
      {
        __HAL_UART_CLEAR_IDLEFLAG(huart);
 8006f14:	2300      	movs	r3, #0
 8006f16:	613b      	str	r3, [r7, #16]
 8006f18:	68fb      	ldr	r3, [r7, #12]
 8006f1a:	681b      	ldr	r3, [r3, #0]
 8006f1c:	681b      	ldr	r3, [r3, #0]
 8006f1e:	613b      	str	r3, [r7, #16]
 8006f20:	68fb      	ldr	r3, [r7, #12]
 8006f22:	681b      	ldr	r3, [r3, #0]
 8006f24:	685b      	ldr	r3, [r3, #4]
 8006f26:	613b      	str	r3, [r7, #16]
 8006f28:	693b      	ldr	r3, [r7, #16]
        ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8006f2a:	68fb      	ldr	r3, [r7, #12]
 8006f2c:	681b      	ldr	r3, [r3, #0]
 8006f2e:	330c      	adds	r3, #12
 8006f30:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006f32:	69bb      	ldr	r3, [r7, #24]
 8006f34:	e853 3f00 	ldrex	r3, [r3]
 8006f38:	617b      	str	r3, [r7, #20]
   return(result);
 8006f3a:	697b      	ldr	r3, [r7, #20]
 8006f3c:	f043 0310 	orr.w	r3, r3, #16
 8006f40:	62bb      	str	r3, [r7, #40]	; 0x28
 8006f42:	68fb      	ldr	r3, [r7, #12]
 8006f44:	681b      	ldr	r3, [r3, #0]
 8006f46:	330c      	adds	r3, #12
 8006f48:	6aba      	ldr	r2, [r7, #40]	; 0x28
 8006f4a:	627a      	str	r2, [r7, #36]	; 0x24
 8006f4c:	623b      	str	r3, [r7, #32]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006f4e:	6a39      	ldr	r1, [r7, #32]
 8006f50:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8006f52:	e841 2300 	strex	r3, r2, [r1]
 8006f56:	61fb      	str	r3, [r7, #28]
   return(result);
 8006f58:	69fb      	ldr	r3, [r7, #28]
 8006f5a:	2b00      	cmp	r3, #0
 8006f5c:	d1e5      	bne.n	8006f2a <HAL_UARTEx_ReceiveToIdle_DMA+0x6e>
 8006f5e:	e002      	b.n	8006f66 <HAL_UARTEx_ReceiveToIdle_DMA+0xaa>
      {
        /* In case of errors already pending when reception is started,
           Interrupts may have already been raised and lead to reception abortion.
           (Overrun error for instance).
           In such case Reception Type has been reset to HAL_UART_RECEPTION_STANDARD. */
        status = HAL_ERROR;
 8006f60:	2301      	movs	r3, #1
 8006f62:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
      }
    }

    return status;
 8006f66:	f897 302f 	ldrb.w	r3, [r7, #47]	; 0x2f
 8006f6a:	e000      	b.n	8006f6e <HAL_UARTEx_ReceiveToIdle_DMA+0xb2>
  }
  else
  {
    return HAL_BUSY;
 8006f6c:	2302      	movs	r3, #2
  }
}
 8006f6e:	4618      	mov	r0, r3
 8006f70:	3730      	adds	r7, #48	; 0x30
 8006f72:	46bd      	mov	sp, r7
 8006f74:	bd80      	pop	{r7, pc}
	...

08006f78 <HAL_UART_IRQHandler>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
void HAL_UART_IRQHandler(UART_HandleTypeDef *huart)
{
 8006f78:	b580      	push	{r7, lr}
 8006f7a:	b0ba      	sub	sp, #232	; 0xe8
 8006f7c:	af00      	add	r7, sp, #0
 8006f7e:	6078      	str	r0, [r7, #4]
  uint32_t isrflags   = READ_REG(huart->Instance->SR);
 8006f80:	687b      	ldr	r3, [r7, #4]
 8006f82:	681b      	ldr	r3, [r3, #0]
 8006f84:	681b      	ldr	r3, [r3, #0]
 8006f86:	f8c7 30e4 	str.w	r3, [r7, #228]	; 0xe4
  uint32_t cr1its     = READ_REG(huart->Instance->CR1);
 8006f8a:	687b      	ldr	r3, [r7, #4]
 8006f8c:	681b      	ldr	r3, [r3, #0]
 8006f8e:	68db      	ldr	r3, [r3, #12]
 8006f90:	f8c7 30e0 	str.w	r3, [r7, #224]	; 0xe0
  uint32_t cr3its     = READ_REG(huart->Instance->CR3);
 8006f94:	687b      	ldr	r3, [r7, #4]
 8006f96:	681b      	ldr	r3, [r3, #0]
 8006f98:	695b      	ldr	r3, [r3, #20]
 8006f9a:	f8c7 30dc 	str.w	r3, [r7, #220]	; 0xdc
  uint32_t errorflags = 0x00U;
 8006f9e:	2300      	movs	r3, #0
 8006fa0:	f8c7 30d8 	str.w	r3, [r7, #216]	; 0xd8
  uint32_t dmarequest = 0x00U;
 8006fa4:	2300      	movs	r3, #0
 8006fa6:	f8c7 30d4 	str.w	r3, [r7, #212]	; 0xd4

  /* If no error occurs */
  errorflags = (isrflags & (uint32_t)(USART_SR_PE | USART_SR_FE | USART_SR_ORE | USART_SR_NE));
 8006faa:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8006fae:	f003 030f 	and.w	r3, r3, #15
 8006fb2:	f8c7 30d8 	str.w	r3, [r7, #216]	; 0xd8
  if (errorflags == RESET)
 8006fb6:	f8d7 30d8 	ldr.w	r3, [r7, #216]	; 0xd8
 8006fba:	2b00      	cmp	r3, #0
 8006fbc:	d10f      	bne.n	8006fde <HAL_UART_IRQHandler+0x66>
  {
    /* UART in mode Receiver -------------------------------------------------*/
    if (((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 8006fbe:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8006fc2:	f003 0320 	and.w	r3, r3, #32
 8006fc6:	2b00      	cmp	r3, #0
 8006fc8:	d009      	beq.n	8006fde <HAL_UART_IRQHandler+0x66>
 8006fca:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8006fce:	f003 0320 	and.w	r3, r3, #32
 8006fd2:	2b00      	cmp	r3, #0
 8006fd4:	d003      	beq.n	8006fde <HAL_UART_IRQHandler+0x66>
    {
      UART_Receive_IT(huart);
 8006fd6:	6878      	ldr	r0, [r7, #4]
 8006fd8:	f000 fd7c 	bl	8007ad4 <UART_Receive_IT>
      return;
 8006fdc:	e25b      	b.n	8007496 <HAL_UART_IRQHandler+0x51e>
    }
  }

  /* If some errors occur */
  if ((errorflags != RESET) && (((cr3its & USART_CR3_EIE) != RESET)
 8006fde:	f8d7 30d8 	ldr.w	r3, [r7, #216]	; 0xd8
 8006fe2:	2b00      	cmp	r3, #0
 8006fe4:	f000 80de 	beq.w	80071a4 <HAL_UART_IRQHandler+0x22c>
 8006fe8:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 8006fec:	f003 0301 	and.w	r3, r3, #1
 8006ff0:	2b00      	cmp	r3, #0
 8006ff2:	d106      	bne.n	8007002 <HAL_UART_IRQHandler+0x8a>
                                || ((cr1its & (USART_CR1_RXNEIE | USART_CR1_PEIE)) != RESET)))
 8006ff4:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8006ff8:	f403 7390 	and.w	r3, r3, #288	; 0x120
 8006ffc:	2b00      	cmp	r3, #0
 8006ffe:	f000 80d1 	beq.w	80071a4 <HAL_UART_IRQHandler+0x22c>
  {
    /* UART parity error interrupt occurred ----------------------------------*/
    if (((isrflags & USART_SR_PE) != RESET) && ((cr1its & USART_CR1_PEIE) != RESET))
 8007002:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8007006:	f003 0301 	and.w	r3, r3, #1
 800700a:	2b00      	cmp	r3, #0
 800700c:	d00b      	beq.n	8007026 <HAL_UART_IRQHandler+0xae>
 800700e:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8007012:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8007016:	2b00      	cmp	r3, #0
 8007018:	d005      	beq.n	8007026 <HAL_UART_IRQHandler+0xae>
    {
      huart->ErrorCode |= HAL_UART_ERROR_PE;
 800701a:	687b      	ldr	r3, [r7, #4]
 800701c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800701e:	f043 0201 	orr.w	r2, r3, #1
 8007022:	687b      	ldr	r3, [r7, #4]
 8007024:	645a      	str	r2, [r3, #68]	; 0x44
    }

    /* UART noise error interrupt occurred -----------------------------------*/
    if (((isrflags & USART_SR_NE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 8007026:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 800702a:	f003 0304 	and.w	r3, r3, #4
 800702e:	2b00      	cmp	r3, #0
 8007030:	d00b      	beq.n	800704a <HAL_UART_IRQHandler+0xd2>
 8007032:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 8007036:	f003 0301 	and.w	r3, r3, #1
 800703a:	2b00      	cmp	r3, #0
 800703c:	d005      	beq.n	800704a <HAL_UART_IRQHandler+0xd2>
    {
      huart->ErrorCode |= HAL_UART_ERROR_NE;
 800703e:	687b      	ldr	r3, [r7, #4]
 8007040:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8007042:	f043 0202 	orr.w	r2, r3, #2
 8007046:	687b      	ldr	r3, [r7, #4]
 8007048:	645a      	str	r2, [r3, #68]	; 0x44
    }

    /* UART frame error interrupt occurred -----------------------------------*/
    if (((isrflags & USART_SR_FE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 800704a:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 800704e:	f003 0302 	and.w	r3, r3, #2
 8007052:	2b00      	cmp	r3, #0
 8007054:	d00b      	beq.n	800706e <HAL_UART_IRQHandler+0xf6>
 8007056:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 800705a:	f003 0301 	and.w	r3, r3, #1
 800705e:	2b00      	cmp	r3, #0
 8007060:	d005      	beq.n	800706e <HAL_UART_IRQHandler+0xf6>
    {
      huart->ErrorCode |= HAL_UART_ERROR_FE;
 8007062:	687b      	ldr	r3, [r7, #4]
 8007064:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8007066:	f043 0204 	orr.w	r2, r3, #4
 800706a:	687b      	ldr	r3, [r7, #4]
 800706c:	645a      	str	r2, [r3, #68]	; 0x44
    }

    /* UART Over-Run interrupt occurred --------------------------------------*/
    if (((isrflags & USART_SR_ORE) != RESET) && (((cr1its & USART_CR1_RXNEIE) != RESET)
 800706e:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8007072:	f003 0308 	and.w	r3, r3, #8
 8007076:	2b00      	cmp	r3, #0
 8007078:	d011      	beq.n	800709e <HAL_UART_IRQHandler+0x126>
 800707a:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 800707e:	f003 0320 	and.w	r3, r3, #32
 8007082:	2b00      	cmp	r3, #0
 8007084:	d105      	bne.n	8007092 <HAL_UART_IRQHandler+0x11a>
                                                 || ((cr3its & USART_CR3_EIE) != RESET)))
 8007086:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 800708a:	f003 0301 	and.w	r3, r3, #1
 800708e:	2b00      	cmp	r3, #0
 8007090:	d005      	beq.n	800709e <HAL_UART_IRQHandler+0x126>
    {
      huart->ErrorCode |= HAL_UART_ERROR_ORE;
 8007092:	687b      	ldr	r3, [r7, #4]
 8007094:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8007096:	f043 0208 	orr.w	r2, r3, #8
 800709a:	687b      	ldr	r3, [r7, #4]
 800709c:	645a      	str	r2, [r3, #68]	; 0x44
    }

    /* Call UART Error Call back function if need be --------------------------*/
    if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 800709e:	687b      	ldr	r3, [r7, #4]
 80070a0:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80070a2:	2b00      	cmp	r3, #0
 80070a4:	f000 81f2 	beq.w	800748c <HAL_UART_IRQHandler+0x514>
    {
      /* UART in mode Receiver -----------------------------------------------*/
      if (((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 80070a8:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 80070ac:	f003 0320 	and.w	r3, r3, #32
 80070b0:	2b00      	cmp	r3, #0
 80070b2:	d008      	beq.n	80070c6 <HAL_UART_IRQHandler+0x14e>
 80070b4:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 80070b8:	f003 0320 	and.w	r3, r3, #32
 80070bc:	2b00      	cmp	r3, #0
 80070be:	d002      	beq.n	80070c6 <HAL_UART_IRQHandler+0x14e>
      {
        UART_Receive_IT(huart);
 80070c0:	6878      	ldr	r0, [r7, #4]
 80070c2:	f000 fd07 	bl	8007ad4 <UART_Receive_IT>
      }

      /* If Overrun error occurs, or if any error occurs in DMA mode reception,
         consider error as blocking */
      dmarequest = HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR);
 80070c6:	687b      	ldr	r3, [r7, #4]
 80070c8:	681b      	ldr	r3, [r3, #0]
 80070ca:	695b      	ldr	r3, [r3, #20]
 80070cc:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80070d0:	2b00      	cmp	r3, #0
 80070d2:	bf14      	ite	ne
 80070d4:	2301      	movne	r3, #1
 80070d6:	2300      	moveq	r3, #0
 80070d8:	b2db      	uxtb	r3, r3
 80070da:	f8c7 30d4 	str.w	r3, [r7, #212]	; 0xd4
      if (((huart->ErrorCode & HAL_UART_ERROR_ORE) != RESET) || dmarequest)
 80070de:	687b      	ldr	r3, [r7, #4]
 80070e0:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80070e2:	f003 0308 	and.w	r3, r3, #8
 80070e6:	2b00      	cmp	r3, #0
 80070e8:	d103      	bne.n	80070f2 <HAL_UART_IRQHandler+0x17a>
 80070ea:	f8d7 30d4 	ldr.w	r3, [r7, #212]	; 0xd4
 80070ee:	2b00      	cmp	r3, #0
 80070f0:	d04f      	beq.n	8007192 <HAL_UART_IRQHandler+0x21a>
      {
        /* Blocking error : transfer is aborted
           Set the UART state ready to be able to start again the process,
           Disable Rx Interrupts, and disable Rx DMA request, if ongoing */
        UART_EndRxTransfer(huart);
 80070f2:	6878      	ldr	r0, [r7, #4]
 80070f4:	f000 fc11 	bl	800791a <UART_EndRxTransfer>

        /* Disable the UART DMA Rx request if enabled */
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80070f8:	687b      	ldr	r3, [r7, #4]
 80070fa:	681b      	ldr	r3, [r3, #0]
 80070fc:	695b      	ldr	r3, [r3, #20]
 80070fe:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8007102:	2b00      	cmp	r3, #0
 8007104:	d041      	beq.n	800718a <HAL_UART_IRQHandler+0x212>
        {
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8007106:	687b      	ldr	r3, [r7, #4]
 8007108:	681b      	ldr	r3, [r3, #0]
 800710a:	3314      	adds	r3, #20
 800710c:	f8c7 309c 	str.w	r3, [r7, #156]	; 0x9c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007110:	f8d7 309c 	ldr.w	r3, [r7, #156]	; 0x9c
 8007114:	e853 3f00 	ldrex	r3, [r3]
 8007118:	f8c7 3098 	str.w	r3, [r7, #152]	; 0x98
   return(result);
 800711c:	f8d7 3098 	ldr.w	r3, [r7, #152]	; 0x98
 8007120:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 8007124:	f8c7 30d0 	str.w	r3, [r7, #208]	; 0xd0
 8007128:	687b      	ldr	r3, [r7, #4]
 800712a:	681b      	ldr	r3, [r3, #0]
 800712c:	3314      	adds	r3, #20
 800712e:	f8d7 20d0 	ldr.w	r2, [r7, #208]	; 0xd0
 8007132:	f8c7 20a8 	str.w	r2, [r7, #168]	; 0xa8
 8007136:	f8c7 30a4 	str.w	r3, [r7, #164]	; 0xa4
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800713a:	f8d7 10a4 	ldr.w	r1, [r7, #164]	; 0xa4
 800713e:	f8d7 20a8 	ldr.w	r2, [r7, #168]	; 0xa8
 8007142:	e841 2300 	strex	r3, r2, [r1]
 8007146:	f8c7 30a0 	str.w	r3, [r7, #160]	; 0xa0
   return(result);
 800714a:	f8d7 30a0 	ldr.w	r3, [r7, #160]	; 0xa0
 800714e:	2b00      	cmp	r3, #0
 8007150:	d1d9      	bne.n	8007106 <HAL_UART_IRQHandler+0x18e>

          /* Abort the UART DMA Rx channel */
          if (huart->hdmarx != NULL)
 8007152:	687b      	ldr	r3, [r7, #4]
 8007154:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8007156:	2b00      	cmp	r3, #0
 8007158:	d013      	beq.n	8007182 <HAL_UART_IRQHandler+0x20a>
          {
            /* Set the UART DMA Abort callback :
               will lead to call HAL_UART_ErrorCallback() at end of DMA abort procedure */
            huart->hdmarx->XferAbortCallback = UART_DMAAbortOnError;
 800715a:	687b      	ldr	r3, [r7, #4]
 800715c:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800715e:	4a7e      	ldr	r2, [pc, #504]	; (8007358 <HAL_UART_IRQHandler+0x3e0>)
 8007160:	635a      	str	r2, [r3, #52]	; 0x34
            if (HAL_DMA_Abort_IT(huart->hdmarx) != HAL_OK)
 8007162:	687b      	ldr	r3, [r7, #4]
 8007164:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8007166:	4618      	mov	r0, r3
 8007168:	f7fd fc1a 	bl	80049a0 <HAL_DMA_Abort_IT>
 800716c:	4603      	mov	r3, r0
 800716e:	2b00      	cmp	r3, #0
 8007170:	d016      	beq.n	80071a0 <HAL_UART_IRQHandler+0x228>
            {
              /* Call Directly XferAbortCallback function in case of error */
              huart->hdmarx->XferAbortCallback(huart->hdmarx);
 8007172:	687b      	ldr	r3, [r7, #4]
 8007174:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8007176:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8007178:	687a      	ldr	r2, [r7, #4]
 800717a:	6bd2      	ldr	r2, [r2, #60]	; 0x3c
 800717c:	4610      	mov	r0, r2
 800717e:	4798      	blx	r3
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8007180:	e00e      	b.n	80071a0 <HAL_UART_IRQHandler+0x228>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
            /*Call registered error callback*/
            huart->ErrorCallback(huart);
#else
            /*Call legacy weak error callback*/
            HAL_UART_ErrorCallback(huart);
 8007182:	6878      	ldr	r0, [r7, #4]
 8007184:	f000 f9a5 	bl	80074d2 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8007188:	e00a      	b.n	80071a0 <HAL_UART_IRQHandler+0x228>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered error callback*/
          huart->ErrorCallback(huart);
#else
          /*Call legacy weak error callback*/
          HAL_UART_ErrorCallback(huart);
 800718a:	6878      	ldr	r0, [r7, #4]
 800718c:	f000 f9a1 	bl	80074d2 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8007190:	e006      	b.n	80071a0 <HAL_UART_IRQHandler+0x228>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered error callback*/
        huart->ErrorCallback(huart);
#else
        /*Call legacy weak error callback*/
        HAL_UART_ErrorCallback(huart);
 8007192:	6878      	ldr	r0, [r7, #4]
 8007194:	f000 f99d 	bl	80074d2 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */

        huart->ErrorCode = HAL_UART_ERROR_NONE;
 8007198:	687b      	ldr	r3, [r7, #4]
 800719a:	2200      	movs	r2, #0
 800719c:	645a      	str	r2, [r3, #68]	; 0x44
      }
    }
    return;
 800719e:	e175      	b.n	800748c <HAL_UART_IRQHandler+0x514>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80071a0:	bf00      	nop
    return;
 80071a2:	e173      	b.n	800748c <HAL_UART_IRQHandler+0x514>
  } /* End if some error occurs */

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : */
  if ((huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 80071a4:	687b      	ldr	r3, [r7, #4]
 80071a6:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80071a8:	2b01      	cmp	r3, #1
 80071aa:	f040 814f 	bne.w	800744c <HAL_UART_IRQHandler+0x4d4>
      && ((isrflags & USART_SR_IDLE) != 0U)
 80071ae:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 80071b2:	f003 0310 	and.w	r3, r3, #16
 80071b6:	2b00      	cmp	r3, #0
 80071b8:	f000 8148 	beq.w	800744c <HAL_UART_IRQHandler+0x4d4>
      && ((cr1its & USART_SR_IDLE) != 0U))
 80071bc:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 80071c0:	f003 0310 	and.w	r3, r3, #16
 80071c4:	2b00      	cmp	r3, #0
 80071c6:	f000 8141 	beq.w	800744c <HAL_UART_IRQHandler+0x4d4>
  {
    __HAL_UART_CLEAR_IDLEFLAG(huart);
 80071ca:	2300      	movs	r3, #0
 80071cc:	60bb      	str	r3, [r7, #8]
 80071ce:	687b      	ldr	r3, [r7, #4]
 80071d0:	681b      	ldr	r3, [r3, #0]
 80071d2:	681b      	ldr	r3, [r3, #0]
 80071d4:	60bb      	str	r3, [r7, #8]
 80071d6:	687b      	ldr	r3, [r7, #4]
 80071d8:	681b      	ldr	r3, [r3, #0]
 80071da:	685b      	ldr	r3, [r3, #4]
 80071dc:	60bb      	str	r3, [r7, #8]
 80071de:	68bb      	ldr	r3, [r7, #8]

    /* Check if DMA mode is enabled in UART */
    if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80071e0:	687b      	ldr	r3, [r7, #4]
 80071e2:	681b      	ldr	r3, [r3, #0]
 80071e4:	695b      	ldr	r3, [r3, #20]
 80071e6:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80071ea:	2b00      	cmp	r3, #0
 80071ec:	f000 80b6 	beq.w	800735c <HAL_UART_IRQHandler+0x3e4>
    {
      /* DMA mode enabled */
      /* Check received length : If all expected data are received, do nothing,
         (DMA cplt callback will be called).
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_remaining_rx_data = (uint16_t) __HAL_DMA_GET_COUNTER(huart->hdmarx);
 80071f0:	687b      	ldr	r3, [r7, #4]
 80071f2:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80071f4:	681b      	ldr	r3, [r3, #0]
 80071f6:	685b      	ldr	r3, [r3, #4]
 80071f8:	f8a7 30be 	strh.w	r3, [r7, #190]	; 0xbe
      if ((nb_remaining_rx_data > 0U)
 80071fc:	f8b7 30be 	ldrh.w	r3, [r7, #190]	; 0xbe
 8007200:	2b00      	cmp	r3, #0
 8007202:	f000 8145 	beq.w	8007490 <HAL_UART_IRQHandler+0x518>
          && (nb_remaining_rx_data < huart->RxXferSize))
 8007206:	687b      	ldr	r3, [r7, #4]
 8007208:	8d9b      	ldrh	r3, [r3, #44]	; 0x2c
 800720a:	f8b7 20be 	ldrh.w	r2, [r7, #190]	; 0xbe
 800720e:	429a      	cmp	r2, r3
 8007210:	f080 813e 	bcs.w	8007490 <HAL_UART_IRQHandler+0x518>
      {
        /* Reception is not complete */
        huart->RxXferCount = nb_remaining_rx_data;
 8007214:	687b      	ldr	r3, [r7, #4]
 8007216:	f8b7 20be 	ldrh.w	r2, [r7, #190]	; 0xbe
 800721a:	85da      	strh	r2, [r3, #46]	; 0x2e

        /* In Normal mode, end DMA xfer and HAL UART Rx process*/
        if (huart->hdmarx->Init.Mode != DMA_CIRCULAR)
 800721c:	687b      	ldr	r3, [r7, #4]
 800721e:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8007220:	699b      	ldr	r3, [r3, #24]
 8007222:	2b20      	cmp	r3, #32
 8007224:	f000 8088 	beq.w	8007338 <HAL_UART_IRQHandler+0x3c0>
        {
          /* Disable PE and ERR (Frame error, noise error, overrun error) interrupts */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 8007228:	687b      	ldr	r3, [r7, #4]
 800722a:	681b      	ldr	r3, [r3, #0]
 800722c:	330c      	adds	r3, #12
 800722e:	f8c7 3088 	str.w	r3, [r7, #136]	; 0x88
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007232:	f8d7 3088 	ldr.w	r3, [r7, #136]	; 0x88
 8007236:	e853 3f00 	ldrex	r3, [r3]
 800723a:	f8c7 3084 	str.w	r3, [r7, #132]	; 0x84
   return(result);
 800723e:	f8d7 3084 	ldr.w	r3, [r7, #132]	; 0x84
 8007242:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 8007246:	f8c7 30b8 	str.w	r3, [r7, #184]	; 0xb8
 800724a:	687b      	ldr	r3, [r7, #4]
 800724c:	681b      	ldr	r3, [r3, #0]
 800724e:	330c      	adds	r3, #12
 8007250:	f8d7 20b8 	ldr.w	r2, [r7, #184]	; 0xb8
 8007254:	f8c7 2094 	str.w	r2, [r7, #148]	; 0x94
 8007258:	f8c7 3090 	str.w	r3, [r7, #144]	; 0x90
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800725c:	f8d7 1090 	ldr.w	r1, [r7, #144]	; 0x90
 8007260:	f8d7 2094 	ldr.w	r2, [r7, #148]	; 0x94
 8007264:	e841 2300 	strex	r3, r2, [r1]
 8007268:	f8c7 308c 	str.w	r3, [r7, #140]	; 0x8c
   return(result);
 800726c:	f8d7 308c 	ldr.w	r3, [r7, #140]	; 0x8c
 8007270:	2b00      	cmp	r3, #0
 8007272:	d1d9      	bne.n	8007228 <HAL_UART_IRQHandler+0x2b0>
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8007274:	687b      	ldr	r3, [r7, #4]
 8007276:	681b      	ldr	r3, [r3, #0]
 8007278:	3314      	adds	r3, #20
 800727a:	677b      	str	r3, [r7, #116]	; 0x74
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800727c:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 800727e:	e853 3f00 	ldrex	r3, [r3]
 8007282:	673b      	str	r3, [r7, #112]	; 0x70
   return(result);
 8007284:	6f3b      	ldr	r3, [r7, #112]	; 0x70
 8007286:	f023 0301 	bic.w	r3, r3, #1
 800728a:	f8c7 30b4 	str.w	r3, [r7, #180]	; 0xb4
 800728e:	687b      	ldr	r3, [r7, #4]
 8007290:	681b      	ldr	r3, [r3, #0]
 8007292:	3314      	adds	r3, #20
 8007294:	f8d7 20b4 	ldr.w	r2, [r7, #180]	; 0xb4
 8007298:	f8c7 2080 	str.w	r2, [r7, #128]	; 0x80
 800729c:	67fb      	str	r3, [r7, #124]	; 0x7c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800729e:	6ff9      	ldr	r1, [r7, #124]	; 0x7c
 80072a0:	f8d7 2080 	ldr.w	r2, [r7, #128]	; 0x80
 80072a4:	e841 2300 	strex	r3, r2, [r1]
 80072a8:	67bb      	str	r3, [r7, #120]	; 0x78
   return(result);
 80072aa:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 80072ac:	2b00      	cmp	r3, #0
 80072ae:	d1e1      	bne.n	8007274 <HAL_UART_IRQHandler+0x2fc>

          /* Disable the DMA transfer for the receiver request by resetting the DMAR bit
             in the UART CR3 register */
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 80072b0:	687b      	ldr	r3, [r7, #4]
 80072b2:	681b      	ldr	r3, [r3, #0]
 80072b4:	3314      	adds	r3, #20
 80072b6:	663b      	str	r3, [r7, #96]	; 0x60
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80072b8:	6e3b      	ldr	r3, [r7, #96]	; 0x60
 80072ba:	e853 3f00 	ldrex	r3, [r3]
 80072be:	65fb      	str	r3, [r7, #92]	; 0x5c
   return(result);
 80072c0:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 80072c2:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 80072c6:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0
 80072ca:	687b      	ldr	r3, [r7, #4]
 80072cc:	681b      	ldr	r3, [r3, #0]
 80072ce:	3314      	adds	r3, #20
 80072d0:	f8d7 20b0 	ldr.w	r2, [r7, #176]	; 0xb0
 80072d4:	66fa      	str	r2, [r7, #108]	; 0x6c
 80072d6:	66bb      	str	r3, [r7, #104]	; 0x68
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80072d8:	6eb9      	ldr	r1, [r7, #104]	; 0x68
 80072da:	6efa      	ldr	r2, [r7, #108]	; 0x6c
 80072dc:	e841 2300 	strex	r3, r2, [r1]
 80072e0:	667b      	str	r3, [r7, #100]	; 0x64
   return(result);
 80072e2:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 80072e4:	2b00      	cmp	r3, #0
 80072e6:	d1e3      	bne.n	80072b0 <HAL_UART_IRQHandler+0x338>

          /* At end of Rx process, restore huart->RxState to Ready */
          huart->RxState = HAL_UART_STATE_READY;
 80072e8:	687b      	ldr	r3, [r7, #4]
 80072ea:	2220      	movs	r2, #32
 80072ec:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
          huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80072f0:	687b      	ldr	r3, [r7, #4]
 80072f2:	2200      	movs	r2, #0
 80072f4:	631a      	str	r2, [r3, #48]	; 0x30

          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 80072f6:	687b      	ldr	r3, [r7, #4]
 80072f8:	681b      	ldr	r3, [r3, #0]
 80072fa:	330c      	adds	r3, #12
 80072fc:	64fb      	str	r3, [r7, #76]	; 0x4c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80072fe:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8007300:	e853 3f00 	ldrex	r3, [r3]
 8007304:	64bb      	str	r3, [r7, #72]	; 0x48
   return(result);
 8007306:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8007308:	f023 0310 	bic.w	r3, r3, #16
 800730c:	f8c7 30ac 	str.w	r3, [r7, #172]	; 0xac
 8007310:	687b      	ldr	r3, [r7, #4]
 8007312:	681b      	ldr	r3, [r3, #0]
 8007314:	330c      	adds	r3, #12
 8007316:	f8d7 20ac 	ldr.w	r2, [r7, #172]	; 0xac
 800731a:	65ba      	str	r2, [r7, #88]	; 0x58
 800731c:	657b      	str	r3, [r7, #84]	; 0x54
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800731e:	6d79      	ldr	r1, [r7, #84]	; 0x54
 8007320:	6dba      	ldr	r2, [r7, #88]	; 0x58
 8007322:	e841 2300 	strex	r3, r2, [r1]
 8007326:	653b      	str	r3, [r7, #80]	; 0x50
   return(result);
 8007328:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 800732a:	2b00      	cmp	r3, #0
 800732c:	d1e3      	bne.n	80072f6 <HAL_UART_IRQHandler+0x37e>

          /* Last bytes received, so no need as the abort is immediate */
          (void)HAL_DMA_Abort(huart->hdmarx);
 800732e:	687b      	ldr	r3, [r7, #4]
 8007330:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8007332:	4618      	mov	r0, r3
 8007334:	f7fd faf8 	bl	8004928 <HAL_DMA_Abort>
        }

        /* Initialize type of RxEvent that correspond to RxEvent callback execution;
        In this case, Rx Event type is Idle Event */
        huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 8007338:	687b      	ldr	r3, [r7, #4]
 800733a:	2202      	movs	r2, #2
 800733c:	635a      	str	r2, [r3, #52]	; 0x34
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
 800733e:	687b      	ldr	r3, [r7, #4]
 8007340:	8d9a      	ldrh	r2, [r3, #44]	; 0x2c
 8007342:	687b      	ldr	r3, [r7, #4]
 8007344:	8ddb      	ldrh	r3, [r3, #46]	; 0x2e
 8007346:	b29b      	uxth	r3, r3
 8007348:	1ad3      	subs	r3, r2, r3
 800734a:	b29b      	uxth	r3, r3
 800734c:	4619      	mov	r1, r3
 800734e:	6878      	ldr	r0, [r7, #4]
 8007350:	f7f9 fdac 	bl	8000eac <HAL_UARTEx_RxEventCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
      }
      return;
 8007354:	e09c      	b.n	8007490 <HAL_UART_IRQHandler+0x518>
 8007356:	bf00      	nop
 8007358:	080079df 	.word	0x080079df
    else
    {
      /* DMA mode not enabled */
      /* Check received length : If all expected data are received, do nothing.
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_rx_data = huart->RxXferSize - huart->RxXferCount;
 800735c:	687b      	ldr	r3, [r7, #4]
 800735e:	8d9a      	ldrh	r2, [r3, #44]	; 0x2c
 8007360:	687b      	ldr	r3, [r7, #4]
 8007362:	8ddb      	ldrh	r3, [r3, #46]	; 0x2e
 8007364:	b29b      	uxth	r3, r3
 8007366:	1ad3      	subs	r3, r2, r3
 8007368:	f8a7 30ce 	strh.w	r3, [r7, #206]	; 0xce
      if ((huart->RxXferCount > 0U)
 800736c:	687b      	ldr	r3, [r7, #4]
 800736e:	8ddb      	ldrh	r3, [r3, #46]	; 0x2e
 8007370:	b29b      	uxth	r3, r3
 8007372:	2b00      	cmp	r3, #0
 8007374:	f000 808e 	beq.w	8007494 <HAL_UART_IRQHandler+0x51c>
          && (nb_rx_data > 0U))
 8007378:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	; 0xce
 800737c:	2b00      	cmp	r3, #0
 800737e:	f000 8089 	beq.w	8007494 <HAL_UART_IRQHandler+0x51c>
      {
        /* Disable the UART Parity Error Interrupt and RXNE interrupts */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8007382:	687b      	ldr	r3, [r7, #4]
 8007384:	681b      	ldr	r3, [r3, #0]
 8007386:	330c      	adds	r3, #12
 8007388:	63bb      	str	r3, [r7, #56]	; 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800738a:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800738c:	e853 3f00 	ldrex	r3, [r3]
 8007390:	637b      	str	r3, [r7, #52]	; 0x34
   return(result);
 8007392:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8007394:	f423 7390 	bic.w	r3, r3, #288	; 0x120
 8007398:	f8c7 30c8 	str.w	r3, [r7, #200]	; 0xc8
 800739c:	687b      	ldr	r3, [r7, #4]
 800739e:	681b      	ldr	r3, [r3, #0]
 80073a0:	330c      	adds	r3, #12
 80073a2:	f8d7 20c8 	ldr.w	r2, [r7, #200]	; 0xc8
 80073a6:	647a      	str	r2, [r7, #68]	; 0x44
 80073a8:	643b      	str	r3, [r7, #64]	; 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80073aa:	6c39      	ldr	r1, [r7, #64]	; 0x40
 80073ac:	6c7a      	ldr	r2, [r7, #68]	; 0x44
 80073ae:	e841 2300 	strex	r3, r2, [r1]
 80073b2:	63fb      	str	r3, [r7, #60]	; 0x3c
   return(result);
 80073b4:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 80073b6:	2b00      	cmp	r3, #0
 80073b8:	d1e3      	bne.n	8007382 <HAL_UART_IRQHandler+0x40a>

        /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80073ba:	687b      	ldr	r3, [r7, #4]
 80073bc:	681b      	ldr	r3, [r3, #0]
 80073be:	3314      	adds	r3, #20
 80073c0:	627b      	str	r3, [r7, #36]	; 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80073c2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80073c4:	e853 3f00 	ldrex	r3, [r3]
 80073c8:	623b      	str	r3, [r7, #32]
   return(result);
 80073ca:	6a3b      	ldr	r3, [r7, #32]
 80073cc:	f023 0301 	bic.w	r3, r3, #1
 80073d0:	f8c7 30c4 	str.w	r3, [r7, #196]	; 0xc4
 80073d4:	687b      	ldr	r3, [r7, #4]
 80073d6:	681b      	ldr	r3, [r3, #0]
 80073d8:	3314      	adds	r3, #20
 80073da:	f8d7 20c4 	ldr.w	r2, [r7, #196]	; 0xc4
 80073de:	633a      	str	r2, [r7, #48]	; 0x30
 80073e0:	62fb      	str	r3, [r7, #44]	; 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80073e2:	6af9      	ldr	r1, [r7, #44]	; 0x2c
 80073e4:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 80073e6:	e841 2300 	strex	r3, r2, [r1]
 80073ea:	62bb      	str	r3, [r7, #40]	; 0x28
   return(result);
 80073ec:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80073ee:	2b00      	cmp	r3, #0
 80073f0:	d1e3      	bne.n	80073ba <HAL_UART_IRQHandler+0x442>

        /* Rx process is completed, restore huart->RxState to Ready */
        huart->RxState = HAL_UART_STATE_READY;
 80073f2:	687b      	ldr	r3, [r7, #4]
 80073f4:	2220      	movs	r2, #32
 80073f6:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80073fa:	687b      	ldr	r3, [r7, #4]
 80073fc:	2200      	movs	r2, #0
 80073fe:	631a      	str	r2, [r3, #48]	; 0x30

        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8007400:	687b      	ldr	r3, [r7, #4]
 8007402:	681b      	ldr	r3, [r3, #0]
 8007404:	330c      	adds	r3, #12
 8007406:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007408:	693b      	ldr	r3, [r7, #16]
 800740a:	e853 3f00 	ldrex	r3, [r3]
 800740e:	60fb      	str	r3, [r7, #12]
   return(result);
 8007410:	68fb      	ldr	r3, [r7, #12]
 8007412:	f023 0310 	bic.w	r3, r3, #16
 8007416:	f8c7 30c0 	str.w	r3, [r7, #192]	; 0xc0
 800741a:	687b      	ldr	r3, [r7, #4]
 800741c:	681b      	ldr	r3, [r3, #0]
 800741e:	330c      	adds	r3, #12
 8007420:	f8d7 20c0 	ldr.w	r2, [r7, #192]	; 0xc0
 8007424:	61fa      	str	r2, [r7, #28]
 8007426:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007428:	69b9      	ldr	r1, [r7, #24]
 800742a:	69fa      	ldr	r2, [r7, #28]
 800742c:	e841 2300 	strex	r3, r2, [r1]
 8007430:	617b      	str	r3, [r7, #20]
   return(result);
 8007432:	697b      	ldr	r3, [r7, #20]
 8007434:	2b00      	cmp	r3, #0
 8007436:	d1e3      	bne.n	8007400 <HAL_UART_IRQHandler+0x488>

        /* Initialize type of RxEvent that correspond to RxEvent callback execution;
           In this case, Rx Event type is Idle Event */
        huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 8007438:	687b      	ldr	r3, [r7, #4]
 800743a:	2202      	movs	r2, #2
 800743c:	635a      	str	r2, [r3, #52]	; 0x34
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxEventCallback(huart, nb_rx_data);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, nb_rx_data);
 800743e:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	; 0xce
 8007442:	4619      	mov	r1, r3
 8007444:	6878      	ldr	r0, [r7, #4]
 8007446:	f7f9 fd31 	bl	8000eac <HAL_UARTEx_RxEventCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
      }
      return;
 800744a:	e023      	b.n	8007494 <HAL_UART_IRQHandler+0x51c>
    }
  }

  /* UART in mode Transmitter ------------------------------------------------*/
  if (((isrflags & USART_SR_TXE) != RESET) && ((cr1its & USART_CR1_TXEIE) != RESET))
 800744c:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8007450:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8007454:	2b00      	cmp	r3, #0
 8007456:	d009      	beq.n	800746c <HAL_UART_IRQHandler+0x4f4>
 8007458:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 800745c:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8007460:	2b00      	cmp	r3, #0
 8007462:	d003      	beq.n	800746c <HAL_UART_IRQHandler+0x4f4>
  {
    UART_Transmit_IT(huart);
 8007464:	6878      	ldr	r0, [r7, #4]
 8007466:	f000 face 	bl	8007a06 <UART_Transmit_IT>
    return;
 800746a:	e014      	b.n	8007496 <HAL_UART_IRQHandler+0x51e>
  }

  /* UART in mode Transmitter end --------------------------------------------*/
  if (((isrflags & USART_SR_TC) != RESET) && ((cr1its & USART_CR1_TCIE) != RESET))
 800746c:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8007470:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8007474:	2b00      	cmp	r3, #0
 8007476:	d00e      	beq.n	8007496 <HAL_UART_IRQHandler+0x51e>
 8007478:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 800747c:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8007480:	2b00      	cmp	r3, #0
 8007482:	d008      	beq.n	8007496 <HAL_UART_IRQHandler+0x51e>
  {
    UART_EndTransmit_IT(huart);
 8007484:	6878      	ldr	r0, [r7, #4]
 8007486:	f000 fb0d 	bl	8007aa4 <UART_EndTransmit_IT>
    return;
 800748a:	e004      	b.n	8007496 <HAL_UART_IRQHandler+0x51e>
    return;
 800748c:	bf00      	nop
 800748e:	e002      	b.n	8007496 <HAL_UART_IRQHandler+0x51e>
      return;
 8007490:	bf00      	nop
 8007492:	e000      	b.n	8007496 <HAL_UART_IRQHandler+0x51e>
      return;
 8007494:	bf00      	nop
  }
}
 8007496:	37e8      	adds	r7, #232	; 0xe8
 8007498:	46bd      	mov	sp, r7
 800749a:	bd80      	pop	{r7, pc}

0800749c <HAL_UART_TxHalfCpltCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_TxHalfCpltCallback(UART_HandleTypeDef *huart)
{
 800749c:	b480      	push	{r7}
 800749e:	b083      	sub	sp, #12
 80074a0:	af00      	add	r7, sp, #0
 80074a2:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_TxHalfCpltCallback could be implemented in the user file
   */
}
 80074a4:	bf00      	nop
 80074a6:	370c      	adds	r7, #12
 80074a8:	46bd      	mov	sp, r7
 80074aa:	bc80      	pop	{r7}
 80074ac:	4770      	bx	lr

080074ae <HAL_UART_RxCpltCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_RxCpltCallback(UART_HandleTypeDef *huart)
{
 80074ae:	b480      	push	{r7}
 80074b0:	b083      	sub	sp, #12
 80074b2:	af00      	add	r7, sp, #0
 80074b4:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_RxCpltCallback could be implemented in the user file
   */
}
 80074b6:	bf00      	nop
 80074b8:	370c      	adds	r7, #12
 80074ba:	46bd      	mov	sp, r7
 80074bc:	bc80      	pop	{r7}
 80074be:	4770      	bx	lr

080074c0 <HAL_UART_RxHalfCpltCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_RxHalfCpltCallback(UART_HandleTypeDef *huart)
{
 80074c0:	b480      	push	{r7}
 80074c2:	b083      	sub	sp, #12
 80074c4:	af00      	add	r7, sp, #0
 80074c6:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_RxHalfCpltCallback could be implemented in the user file
   */
}
 80074c8:	bf00      	nop
 80074ca:	370c      	adds	r7, #12
 80074cc:	46bd      	mov	sp, r7
 80074ce:	bc80      	pop	{r7}
 80074d0:	4770      	bx	lr

080074d2 <HAL_UART_ErrorCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_ErrorCallback(UART_HandleTypeDef *huart)
{
 80074d2:	b480      	push	{r7}
 80074d4:	b083      	sub	sp, #12
 80074d6:	af00      	add	r7, sp, #0
 80074d8:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_ErrorCallback could be implemented in the user file
   */
}
 80074da:	bf00      	nop
 80074dc:	370c      	adds	r7, #12
 80074de:	46bd      	mov	sp, r7
 80074e0:	bc80      	pop	{r7}
 80074e2:	4770      	bx	lr

080074e4 <UART_DMATransmitCplt>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMATransmitCplt(DMA_HandleTypeDef *hdma)
{
 80074e4:	b580      	push	{r7, lr}
 80074e6:	b090      	sub	sp, #64	; 0x40
 80074e8:	af00      	add	r7, sp, #0
 80074ea:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 80074ec:	687b      	ldr	r3, [r7, #4]
 80074ee:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80074f0:	63fb      	str	r3, [r7, #60]	; 0x3c
  /* DMA Normal mode*/
  if ((hdma->Instance->CCR & DMA_CCR_CIRC) == 0U)
 80074f2:	687b      	ldr	r3, [r7, #4]
 80074f4:	681b      	ldr	r3, [r3, #0]
 80074f6:	681b      	ldr	r3, [r3, #0]
 80074f8:	f003 0320 	and.w	r3, r3, #32
 80074fc:	2b00      	cmp	r3, #0
 80074fe:	d137      	bne.n	8007570 <UART_DMATransmitCplt+0x8c>
  {
    huart->TxXferCount = 0x00U;
 8007500:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8007502:	2200      	movs	r2, #0
 8007504:	84da      	strh	r2, [r3, #38]	; 0x26

    /* Disable the DMA transfer for transmit request by setting the DMAT bit
       in the UART CR3 register */
    ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAT);
 8007506:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8007508:	681b      	ldr	r3, [r3, #0]
 800750a:	3314      	adds	r3, #20
 800750c:	627b      	str	r3, [r7, #36]	; 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800750e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8007510:	e853 3f00 	ldrex	r3, [r3]
 8007514:	623b      	str	r3, [r7, #32]
   return(result);
 8007516:	6a3b      	ldr	r3, [r7, #32]
 8007518:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 800751c:	63bb      	str	r3, [r7, #56]	; 0x38
 800751e:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8007520:	681b      	ldr	r3, [r3, #0]
 8007522:	3314      	adds	r3, #20
 8007524:	6bba      	ldr	r2, [r7, #56]	; 0x38
 8007526:	633a      	str	r2, [r7, #48]	; 0x30
 8007528:	62fb      	str	r3, [r7, #44]	; 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800752a:	6af9      	ldr	r1, [r7, #44]	; 0x2c
 800752c:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 800752e:	e841 2300 	strex	r3, r2, [r1]
 8007532:	62bb      	str	r3, [r7, #40]	; 0x28
   return(result);
 8007534:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8007536:	2b00      	cmp	r3, #0
 8007538:	d1e5      	bne.n	8007506 <UART_DMATransmitCplt+0x22>

    /* Enable the UART Transmit Complete Interrupt */
    ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_TCIE);
 800753a:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800753c:	681b      	ldr	r3, [r3, #0]
 800753e:	330c      	adds	r3, #12
 8007540:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007542:	693b      	ldr	r3, [r7, #16]
 8007544:	e853 3f00 	ldrex	r3, [r3]
 8007548:	60fb      	str	r3, [r7, #12]
   return(result);
 800754a:	68fb      	ldr	r3, [r7, #12]
 800754c:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8007550:	637b      	str	r3, [r7, #52]	; 0x34
 8007552:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8007554:	681b      	ldr	r3, [r3, #0]
 8007556:	330c      	adds	r3, #12
 8007558:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 800755a:	61fa      	str	r2, [r7, #28]
 800755c:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800755e:	69b9      	ldr	r1, [r7, #24]
 8007560:	69fa      	ldr	r2, [r7, #28]
 8007562:	e841 2300 	strex	r3, r2, [r1]
 8007566:	617b      	str	r3, [r7, #20]
   return(result);
 8007568:	697b      	ldr	r3, [r7, #20]
 800756a:	2b00      	cmp	r3, #0
 800756c:	d1e5      	bne.n	800753a <UART_DMATransmitCplt+0x56>
#else
    /*Call legacy weak Tx complete callback*/
    HAL_UART_TxCpltCallback(huart);
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
  }
}
 800756e:	e002      	b.n	8007576 <UART_DMATransmitCplt+0x92>
    HAL_UART_TxCpltCallback(huart);
 8007570:	6bf8      	ldr	r0, [r7, #60]	; 0x3c
 8007572:	f7f9 fc87 	bl	8000e84 <HAL_UART_TxCpltCallback>
}
 8007576:	bf00      	nop
 8007578:	3740      	adds	r7, #64	; 0x40
 800757a:	46bd      	mov	sp, r7
 800757c:	bd80      	pop	{r7, pc}

0800757e <UART_DMATxHalfCplt>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMATxHalfCplt(DMA_HandleTypeDef *hdma)
{
 800757e:	b580      	push	{r7, lr}
 8007580:	b084      	sub	sp, #16
 8007582:	af00      	add	r7, sp, #0
 8007584:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8007586:	687b      	ldr	r3, [r7, #4]
 8007588:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800758a:	60fb      	str	r3, [r7, #12]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Tx complete callback*/
  huart->TxHalfCpltCallback(huart);
#else
  /*Call legacy weak Tx complete callback*/
  HAL_UART_TxHalfCpltCallback(huart);
 800758c:	68f8      	ldr	r0, [r7, #12]
 800758e:	f7ff ff85 	bl	800749c <HAL_UART_TxHalfCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 8007592:	bf00      	nop
 8007594:	3710      	adds	r7, #16
 8007596:	46bd      	mov	sp, r7
 8007598:	bd80      	pop	{r7, pc}

0800759a <UART_DMAReceiveCplt>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMAReceiveCplt(DMA_HandleTypeDef *hdma)
{
 800759a:	b580      	push	{r7, lr}
 800759c:	b09c      	sub	sp, #112	; 0x70
 800759e:	af00      	add	r7, sp, #0
 80075a0:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 80075a2:	687b      	ldr	r3, [r7, #4]
 80075a4:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80075a6:	66fb      	str	r3, [r7, #108]	; 0x6c

  /* DMA Normal mode*/
  if ((hdma->Instance->CCR & DMA_CCR_CIRC) == 0U)
 80075a8:	687b      	ldr	r3, [r7, #4]
 80075aa:	681b      	ldr	r3, [r3, #0]
 80075ac:	681b      	ldr	r3, [r3, #0]
 80075ae:	f003 0320 	and.w	r3, r3, #32
 80075b2:	2b00      	cmp	r3, #0
 80075b4:	d172      	bne.n	800769c <UART_DMAReceiveCplt+0x102>
  {
    huart->RxXferCount = 0U;
 80075b6:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 80075b8:	2200      	movs	r2, #0
 80075ba:	85da      	strh	r2, [r3, #46]	; 0x2e

    /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 80075bc:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 80075be:	681b      	ldr	r3, [r3, #0]
 80075c0:	330c      	adds	r3, #12
 80075c2:	64fb      	str	r3, [r7, #76]	; 0x4c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80075c4:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 80075c6:	e853 3f00 	ldrex	r3, [r3]
 80075ca:	64bb      	str	r3, [r7, #72]	; 0x48
   return(result);
 80075cc:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 80075ce:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 80075d2:	66bb      	str	r3, [r7, #104]	; 0x68
 80075d4:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 80075d6:	681b      	ldr	r3, [r3, #0]
 80075d8:	330c      	adds	r3, #12
 80075da:	6eba      	ldr	r2, [r7, #104]	; 0x68
 80075dc:	65ba      	str	r2, [r7, #88]	; 0x58
 80075de:	657b      	str	r3, [r7, #84]	; 0x54
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80075e0:	6d79      	ldr	r1, [r7, #84]	; 0x54
 80075e2:	6dba      	ldr	r2, [r7, #88]	; 0x58
 80075e4:	e841 2300 	strex	r3, r2, [r1]
 80075e8:	653b      	str	r3, [r7, #80]	; 0x50
   return(result);
 80075ea:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 80075ec:	2b00      	cmp	r3, #0
 80075ee:	d1e5      	bne.n	80075bc <UART_DMAReceiveCplt+0x22>
    ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80075f0:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 80075f2:	681b      	ldr	r3, [r3, #0]
 80075f4:	3314      	adds	r3, #20
 80075f6:	63bb      	str	r3, [r7, #56]	; 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80075f8:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80075fa:	e853 3f00 	ldrex	r3, [r3]
 80075fe:	637b      	str	r3, [r7, #52]	; 0x34
   return(result);
 8007600:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8007602:	f023 0301 	bic.w	r3, r3, #1
 8007606:	667b      	str	r3, [r7, #100]	; 0x64
 8007608:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 800760a:	681b      	ldr	r3, [r3, #0]
 800760c:	3314      	adds	r3, #20
 800760e:	6e7a      	ldr	r2, [r7, #100]	; 0x64
 8007610:	647a      	str	r2, [r7, #68]	; 0x44
 8007612:	643b      	str	r3, [r7, #64]	; 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007614:	6c39      	ldr	r1, [r7, #64]	; 0x40
 8007616:	6c7a      	ldr	r2, [r7, #68]	; 0x44
 8007618:	e841 2300 	strex	r3, r2, [r1]
 800761c:	63fb      	str	r3, [r7, #60]	; 0x3c
   return(result);
 800761e:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8007620:	2b00      	cmp	r3, #0
 8007622:	d1e5      	bne.n	80075f0 <UART_DMAReceiveCplt+0x56>

    /* Disable the DMA transfer for the receiver request by setting the DMAR bit
       in the UART CR3 register */
    ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8007624:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8007626:	681b      	ldr	r3, [r3, #0]
 8007628:	3314      	adds	r3, #20
 800762a:	627b      	str	r3, [r7, #36]	; 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800762c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800762e:	e853 3f00 	ldrex	r3, [r3]
 8007632:	623b      	str	r3, [r7, #32]
   return(result);
 8007634:	6a3b      	ldr	r3, [r7, #32]
 8007636:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 800763a:	663b      	str	r3, [r7, #96]	; 0x60
 800763c:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 800763e:	681b      	ldr	r3, [r3, #0]
 8007640:	3314      	adds	r3, #20
 8007642:	6e3a      	ldr	r2, [r7, #96]	; 0x60
 8007644:	633a      	str	r2, [r7, #48]	; 0x30
 8007646:	62fb      	str	r3, [r7, #44]	; 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007648:	6af9      	ldr	r1, [r7, #44]	; 0x2c
 800764a:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 800764c:	e841 2300 	strex	r3, r2, [r1]
 8007650:	62bb      	str	r3, [r7, #40]	; 0x28
   return(result);
 8007652:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8007654:	2b00      	cmp	r3, #0
 8007656:	d1e5      	bne.n	8007624 <UART_DMAReceiveCplt+0x8a>

    /* At end of Rx process, restore huart->RxState to Ready */
    huart->RxState = HAL_UART_STATE_READY;
 8007658:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 800765a:	2220      	movs	r2, #32
 800765c:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

    /* If Reception till IDLE event has been selected, Disable IDLE Interrupt */
    if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8007660:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8007662:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8007664:	2b01      	cmp	r3, #1
 8007666:	d119      	bne.n	800769c <UART_DMAReceiveCplt+0x102>
    {
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8007668:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 800766a:	681b      	ldr	r3, [r3, #0]
 800766c:	330c      	adds	r3, #12
 800766e:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007670:	693b      	ldr	r3, [r7, #16]
 8007672:	e853 3f00 	ldrex	r3, [r3]
 8007676:	60fb      	str	r3, [r7, #12]
   return(result);
 8007678:	68fb      	ldr	r3, [r7, #12]
 800767a:	f023 0310 	bic.w	r3, r3, #16
 800767e:	65fb      	str	r3, [r7, #92]	; 0x5c
 8007680:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8007682:	681b      	ldr	r3, [r3, #0]
 8007684:	330c      	adds	r3, #12
 8007686:	6dfa      	ldr	r2, [r7, #92]	; 0x5c
 8007688:	61fa      	str	r2, [r7, #28]
 800768a:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800768c:	69b9      	ldr	r1, [r7, #24]
 800768e:	69fa      	ldr	r2, [r7, #28]
 8007690:	e841 2300 	strex	r3, r2, [r1]
 8007694:	617b      	str	r3, [r7, #20]
   return(result);
 8007696:	697b      	ldr	r3, [r7, #20]
 8007698:	2b00      	cmp	r3, #0
 800769a:	d1e5      	bne.n	8007668 <UART_DMAReceiveCplt+0xce>
    }
  }

  /* Initialize type of RxEvent that correspond to RxEvent callback execution;
   In this case, Rx Event type is Transfer Complete */
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 800769c:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 800769e:	2200      	movs	r2, #0
 80076a0:	635a      	str	r2, [r3, #52]	; 0x34

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : use Rx Event callback */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 80076a2:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 80076a4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80076a6:	2b01      	cmp	r3, #1
 80076a8:	d106      	bne.n	80076b8 <UART_DMAReceiveCplt+0x11e>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /*Call registered Rx Event callback*/
    huart->RxEventCallback(huart, huart->RxXferSize);
#else
    /*Call legacy weak Rx Event callback*/
    HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 80076aa:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 80076ac:	8d9b      	ldrh	r3, [r3, #44]	; 0x2c
 80076ae:	4619      	mov	r1, r3
 80076b0:	6ef8      	ldr	r0, [r7, #108]	; 0x6c
 80076b2:	f7f9 fbfb 	bl	8000eac <HAL_UARTEx_RxEventCallback>
#else
    /*Call legacy weak Rx complete callback*/
    HAL_UART_RxCpltCallback(huart);
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
  }
}
 80076b6:	e002      	b.n	80076be <UART_DMAReceiveCplt+0x124>
    HAL_UART_RxCpltCallback(huart);
 80076b8:	6ef8      	ldr	r0, [r7, #108]	; 0x6c
 80076ba:	f7ff fef8 	bl	80074ae <HAL_UART_RxCpltCallback>
}
 80076be:	bf00      	nop
 80076c0:	3770      	adds	r7, #112	; 0x70
 80076c2:	46bd      	mov	sp, r7
 80076c4:	bd80      	pop	{r7, pc}

080076c6 <UART_DMARxHalfCplt>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMARxHalfCplt(DMA_HandleTypeDef *hdma)
{
 80076c6:	b580      	push	{r7, lr}
 80076c8:	b084      	sub	sp, #16
 80076ca:	af00      	add	r7, sp, #0
 80076cc:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 80076ce:	687b      	ldr	r3, [r7, #4]
 80076d0:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80076d2:	60fb      	str	r3, [r7, #12]

  /* Initialize type of RxEvent that correspond to RxEvent callback execution;
     In this case, Rx Event type is Half Transfer */
  huart->RxEventType = HAL_UART_RXEVENT_HT;
 80076d4:	68fb      	ldr	r3, [r7, #12]
 80076d6:	2201      	movs	r2, #1
 80076d8:	635a      	str	r2, [r3, #52]	; 0x34

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : use Rx Event callback */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 80076da:	68fb      	ldr	r3, [r7, #12]
 80076dc:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80076de:	2b01      	cmp	r3, #1
 80076e0:	d108      	bne.n	80076f4 <UART_DMARxHalfCplt+0x2e>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /*Call registered Rx Event callback*/
    huart->RxEventCallback(huart, huart->RxXferSize / 2U);
#else
    /*Call legacy weak Rx Event callback*/
    HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize / 2U);
 80076e2:	68fb      	ldr	r3, [r7, #12]
 80076e4:	8d9b      	ldrh	r3, [r3, #44]	; 0x2c
 80076e6:	085b      	lsrs	r3, r3, #1
 80076e8:	b29b      	uxth	r3, r3
 80076ea:	4619      	mov	r1, r3
 80076ec:	68f8      	ldr	r0, [r7, #12]
 80076ee:	f7f9 fbdd 	bl	8000eac <HAL_UARTEx_RxEventCallback>
#else
    /*Call legacy weak Rx Half complete callback*/
    HAL_UART_RxHalfCpltCallback(huart);
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
  }
}
 80076f2:	e002      	b.n	80076fa <UART_DMARxHalfCplt+0x34>
    HAL_UART_RxHalfCpltCallback(huart);
 80076f4:	68f8      	ldr	r0, [r7, #12]
 80076f6:	f7ff fee3 	bl	80074c0 <HAL_UART_RxHalfCpltCallback>
}
 80076fa:	bf00      	nop
 80076fc:	3710      	adds	r7, #16
 80076fe:	46bd      	mov	sp, r7
 8007700:	bd80      	pop	{r7, pc}

08007702 <UART_DMAError>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMAError(DMA_HandleTypeDef *hdma)
{
 8007702:	b580      	push	{r7, lr}
 8007704:	b084      	sub	sp, #16
 8007706:	af00      	add	r7, sp, #0
 8007708:	6078      	str	r0, [r7, #4]
  uint32_t dmarequest = 0x00U;
 800770a:	2300      	movs	r3, #0
 800770c:	60fb      	str	r3, [r7, #12]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 800770e:	687b      	ldr	r3, [r7, #4]
 8007710:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8007712:	60bb      	str	r3, [r7, #8]

  /* Stop UART DMA Tx request if ongoing */
  dmarequest = HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAT);
 8007714:	68bb      	ldr	r3, [r7, #8]
 8007716:	681b      	ldr	r3, [r3, #0]
 8007718:	695b      	ldr	r3, [r3, #20]
 800771a:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800771e:	2b00      	cmp	r3, #0
 8007720:	bf14      	ite	ne
 8007722:	2301      	movne	r3, #1
 8007724:	2300      	moveq	r3, #0
 8007726:	b2db      	uxtb	r3, r3
 8007728:	60fb      	str	r3, [r7, #12]
  if ((huart->gState == HAL_UART_STATE_BUSY_TX) && dmarequest)
 800772a:	68bb      	ldr	r3, [r7, #8]
 800772c:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8007730:	b2db      	uxtb	r3, r3
 8007732:	2b21      	cmp	r3, #33	; 0x21
 8007734:	d108      	bne.n	8007748 <UART_DMAError+0x46>
 8007736:	68fb      	ldr	r3, [r7, #12]
 8007738:	2b00      	cmp	r3, #0
 800773a:	d005      	beq.n	8007748 <UART_DMAError+0x46>
  {
    huart->TxXferCount = 0x00U;
 800773c:	68bb      	ldr	r3, [r7, #8]
 800773e:	2200      	movs	r2, #0
 8007740:	84da      	strh	r2, [r3, #38]	; 0x26
    UART_EndTxTransfer(huart);
 8007742:	68b8      	ldr	r0, [r7, #8]
 8007744:	f000 f8c2 	bl	80078cc <UART_EndTxTransfer>
  }

  /* Stop UART DMA Rx request if ongoing */
  dmarequest = HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR);
 8007748:	68bb      	ldr	r3, [r7, #8]
 800774a:	681b      	ldr	r3, [r3, #0]
 800774c:	695b      	ldr	r3, [r3, #20]
 800774e:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8007752:	2b00      	cmp	r3, #0
 8007754:	bf14      	ite	ne
 8007756:	2301      	movne	r3, #1
 8007758:	2300      	moveq	r3, #0
 800775a:	b2db      	uxtb	r3, r3
 800775c:	60fb      	str	r3, [r7, #12]
  if ((huart->RxState == HAL_UART_STATE_BUSY_RX) && dmarequest)
 800775e:	68bb      	ldr	r3, [r7, #8]
 8007760:	f893 3042 	ldrb.w	r3, [r3, #66]	; 0x42
 8007764:	b2db      	uxtb	r3, r3
 8007766:	2b22      	cmp	r3, #34	; 0x22
 8007768:	d108      	bne.n	800777c <UART_DMAError+0x7a>
 800776a:	68fb      	ldr	r3, [r7, #12]
 800776c:	2b00      	cmp	r3, #0
 800776e:	d005      	beq.n	800777c <UART_DMAError+0x7a>
  {
    huart->RxXferCount = 0x00U;
 8007770:	68bb      	ldr	r3, [r7, #8]
 8007772:	2200      	movs	r2, #0
 8007774:	85da      	strh	r2, [r3, #46]	; 0x2e
    UART_EndRxTransfer(huart);
 8007776:	68b8      	ldr	r0, [r7, #8]
 8007778:	f000 f8cf 	bl	800791a <UART_EndRxTransfer>
  }

  huart->ErrorCode |= HAL_UART_ERROR_DMA;
 800777c:	68bb      	ldr	r3, [r7, #8]
 800777e:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8007780:	f043 0210 	orr.w	r2, r3, #16
 8007784:	68bb      	ldr	r3, [r7, #8]
 8007786:	645a      	str	r2, [r3, #68]	; 0x44
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 8007788:	68b8      	ldr	r0, [r7, #8]
 800778a:	f7ff fea2 	bl	80074d2 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 800778e:	bf00      	nop
 8007790:	3710      	adds	r7, #16
 8007792:	46bd      	mov	sp, r7
 8007794:	bd80      	pop	{r7, pc}
	...

08007798 <UART_Start_Receive_DMA>:
  * @param  pData Pointer to data buffer (u8 or u16 data elements).
  * @param  Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_Start_Receive_DMA(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 8007798:	b580      	push	{r7, lr}
 800779a:	b098      	sub	sp, #96	; 0x60
 800779c:	af00      	add	r7, sp, #0
 800779e:	60f8      	str	r0, [r7, #12]
 80077a0:	60b9      	str	r1, [r7, #8]
 80077a2:	4613      	mov	r3, r2
 80077a4:	80fb      	strh	r3, [r7, #6]
  uint32_t *tmp;

  huart->pRxBuffPtr = pData;
 80077a6:	68ba      	ldr	r2, [r7, #8]
 80077a8:	68fb      	ldr	r3, [r7, #12]
 80077aa:	629a      	str	r2, [r3, #40]	; 0x28
  huart->RxXferSize = Size;
 80077ac:	68fb      	ldr	r3, [r7, #12]
 80077ae:	88fa      	ldrh	r2, [r7, #6]
 80077b0:	859a      	strh	r2, [r3, #44]	; 0x2c

  huart->ErrorCode = HAL_UART_ERROR_NONE;
 80077b2:	68fb      	ldr	r3, [r7, #12]
 80077b4:	2200      	movs	r2, #0
 80077b6:	645a      	str	r2, [r3, #68]	; 0x44
  huart->RxState = HAL_UART_STATE_BUSY_RX;
 80077b8:	68fb      	ldr	r3, [r7, #12]
 80077ba:	2222      	movs	r2, #34	; 0x22
 80077bc:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

  /* Set the UART DMA transfer complete callback */
  huart->hdmarx->XferCpltCallback = UART_DMAReceiveCplt;
 80077c0:	68fb      	ldr	r3, [r7, #12]
 80077c2:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80077c4:	4a3e      	ldr	r2, [pc, #248]	; (80078c0 <UART_Start_Receive_DMA+0x128>)
 80077c6:	629a      	str	r2, [r3, #40]	; 0x28

  /* Set the UART DMA Half transfer complete callback */
  huart->hdmarx->XferHalfCpltCallback = UART_DMARxHalfCplt;
 80077c8:	68fb      	ldr	r3, [r7, #12]
 80077ca:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80077cc:	4a3d      	ldr	r2, [pc, #244]	; (80078c4 <UART_Start_Receive_DMA+0x12c>)
 80077ce:	62da      	str	r2, [r3, #44]	; 0x2c

  /* Set the DMA error callback */
  huart->hdmarx->XferErrorCallback = UART_DMAError;
 80077d0:	68fb      	ldr	r3, [r7, #12]
 80077d2:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80077d4:	4a3c      	ldr	r2, [pc, #240]	; (80078c8 <UART_Start_Receive_DMA+0x130>)
 80077d6:	631a      	str	r2, [r3, #48]	; 0x30

  /* Set the DMA abort callback */
  huart->hdmarx->XferAbortCallback = NULL;
 80077d8:	68fb      	ldr	r3, [r7, #12]
 80077da:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80077dc:	2200      	movs	r2, #0
 80077de:	635a      	str	r2, [r3, #52]	; 0x34

  /* Enable the DMA stream */
  tmp = (uint32_t *)&pData;
 80077e0:	f107 0308 	add.w	r3, r7, #8
 80077e4:	65fb      	str	r3, [r7, #92]	; 0x5c
  HAL_DMA_Start_IT(huart->hdmarx, (uint32_t)&huart->Instance->DR, *(uint32_t *)tmp, Size);
 80077e6:	68fb      	ldr	r3, [r7, #12]
 80077e8:	6bd8      	ldr	r0, [r3, #60]	; 0x3c
 80077ea:	68fb      	ldr	r3, [r7, #12]
 80077ec:	681b      	ldr	r3, [r3, #0]
 80077ee:	3304      	adds	r3, #4
 80077f0:	4619      	mov	r1, r3
 80077f2:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 80077f4:	681a      	ldr	r2, [r3, #0]
 80077f6:	88fb      	ldrh	r3, [r7, #6]
 80077f8:	f7fd f836 	bl	8004868 <HAL_DMA_Start_IT>

  /* Clear the Overrun flag just before enabling the DMA Rx request: can be mandatory for the second transfer */
  __HAL_UART_CLEAR_OREFLAG(huart);
 80077fc:	2300      	movs	r3, #0
 80077fe:	613b      	str	r3, [r7, #16]
 8007800:	68fb      	ldr	r3, [r7, #12]
 8007802:	681b      	ldr	r3, [r3, #0]
 8007804:	681b      	ldr	r3, [r3, #0]
 8007806:	613b      	str	r3, [r7, #16]
 8007808:	68fb      	ldr	r3, [r7, #12]
 800780a:	681b      	ldr	r3, [r3, #0]
 800780c:	685b      	ldr	r3, [r3, #4]
 800780e:	613b      	str	r3, [r7, #16]
 8007810:	693b      	ldr	r3, [r7, #16]

  if (huart->Init.Parity != UART_PARITY_NONE)
 8007812:	68fb      	ldr	r3, [r7, #12]
 8007814:	691b      	ldr	r3, [r3, #16]
 8007816:	2b00      	cmp	r3, #0
 8007818:	d019      	beq.n	800784e <UART_Start_Receive_DMA+0xb6>
  {
    /* Enable the UART Parity Error Interrupt */
    ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 800781a:	68fb      	ldr	r3, [r7, #12]
 800781c:	681b      	ldr	r3, [r3, #0]
 800781e:	330c      	adds	r3, #12
 8007820:	643b      	str	r3, [r7, #64]	; 0x40
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007822:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8007824:	e853 3f00 	ldrex	r3, [r3]
 8007828:	63fb      	str	r3, [r7, #60]	; 0x3c
   return(result);
 800782a:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800782c:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8007830:	65bb      	str	r3, [r7, #88]	; 0x58
 8007832:	68fb      	ldr	r3, [r7, #12]
 8007834:	681b      	ldr	r3, [r3, #0]
 8007836:	330c      	adds	r3, #12
 8007838:	6dba      	ldr	r2, [r7, #88]	; 0x58
 800783a:	64fa      	str	r2, [r7, #76]	; 0x4c
 800783c:	64bb      	str	r3, [r7, #72]	; 0x48
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800783e:	6cb9      	ldr	r1, [r7, #72]	; 0x48
 8007840:	6cfa      	ldr	r2, [r7, #76]	; 0x4c
 8007842:	e841 2300 	strex	r3, r2, [r1]
 8007846:	647b      	str	r3, [r7, #68]	; 0x44
   return(result);
 8007848:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 800784a:	2b00      	cmp	r3, #0
 800784c:	d1e5      	bne.n	800781a <UART_Start_Receive_DMA+0x82>
  }

  /* Enable the UART Error Interrupt: (Frame error, noise error, overrun error) */
  ATOMIC_SET_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800784e:	68fb      	ldr	r3, [r7, #12]
 8007850:	681b      	ldr	r3, [r3, #0]
 8007852:	3314      	adds	r3, #20
 8007854:	62fb      	str	r3, [r7, #44]	; 0x2c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007856:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8007858:	e853 3f00 	ldrex	r3, [r3]
 800785c:	62bb      	str	r3, [r7, #40]	; 0x28
   return(result);
 800785e:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8007860:	f043 0301 	orr.w	r3, r3, #1
 8007864:	657b      	str	r3, [r7, #84]	; 0x54
 8007866:	68fb      	ldr	r3, [r7, #12]
 8007868:	681b      	ldr	r3, [r3, #0]
 800786a:	3314      	adds	r3, #20
 800786c:	6d7a      	ldr	r2, [r7, #84]	; 0x54
 800786e:	63ba      	str	r2, [r7, #56]	; 0x38
 8007870:	637b      	str	r3, [r7, #52]	; 0x34
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007872:	6b79      	ldr	r1, [r7, #52]	; 0x34
 8007874:	6bba      	ldr	r2, [r7, #56]	; 0x38
 8007876:	e841 2300 	strex	r3, r2, [r1]
 800787a:	633b      	str	r3, [r7, #48]	; 0x30
   return(result);
 800787c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800787e:	2b00      	cmp	r3, #0
 8007880:	d1e5      	bne.n	800784e <UART_Start_Receive_DMA+0xb6>

  /* Enable the DMA transfer for the receiver request by setting the DMAR bit
  in the UART CR3 register */
  ATOMIC_SET_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8007882:	68fb      	ldr	r3, [r7, #12]
 8007884:	681b      	ldr	r3, [r3, #0]
 8007886:	3314      	adds	r3, #20
 8007888:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800788a:	69bb      	ldr	r3, [r7, #24]
 800788c:	e853 3f00 	ldrex	r3, [r3]
 8007890:	617b      	str	r3, [r7, #20]
   return(result);
 8007892:	697b      	ldr	r3, [r7, #20]
 8007894:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8007898:	653b      	str	r3, [r7, #80]	; 0x50
 800789a:	68fb      	ldr	r3, [r7, #12]
 800789c:	681b      	ldr	r3, [r3, #0]
 800789e:	3314      	adds	r3, #20
 80078a0:	6d3a      	ldr	r2, [r7, #80]	; 0x50
 80078a2:	627a      	str	r2, [r7, #36]	; 0x24
 80078a4:	623b      	str	r3, [r7, #32]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80078a6:	6a39      	ldr	r1, [r7, #32]
 80078a8:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 80078aa:	e841 2300 	strex	r3, r2, [r1]
 80078ae:	61fb      	str	r3, [r7, #28]
   return(result);
 80078b0:	69fb      	ldr	r3, [r7, #28]
 80078b2:	2b00      	cmp	r3, #0
 80078b4:	d1e5      	bne.n	8007882 <UART_Start_Receive_DMA+0xea>

  return HAL_OK;
 80078b6:	2300      	movs	r3, #0
}
 80078b8:	4618      	mov	r0, r3
 80078ba:	3760      	adds	r7, #96	; 0x60
 80078bc:	46bd      	mov	sp, r7
 80078be:	bd80      	pop	{r7, pc}
 80078c0:	0800759b 	.word	0x0800759b
 80078c4:	080076c7 	.word	0x080076c7
 80078c8:	08007703 	.word	0x08007703

080078cc <UART_EndTxTransfer>:
  * @brief  End ongoing Tx transfer on UART peripheral (following error detection or Transmit completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndTxTransfer(UART_HandleTypeDef *huart)
{
 80078cc:	b480      	push	{r7}
 80078ce:	b089      	sub	sp, #36	; 0x24
 80078d0:	af00      	add	r7, sp, #0
 80078d2:	6078      	str	r0, [r7, #4]
  /* Disable TXEIE and TCIE interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE | USART_CR1_TCIE));
 80078d4:	687b      	ldr	r3, [r7, #4]
 80078d6:	681b      	ldr	r3, [r3, #0]
 80078d8:	330c      	adds	r3, #12
 80078da:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80078dc:	68fb      	ldr	r3, [r7, #12]
 80078de:	e853 3f00 	ldrex	r3, [r3]
 80078e2:	60bb      	str	r3, [r7, #8]
   return(result);
 80078e4:	68bb      	ldr	r3, [r7, #8]
 80078e6:	f023 03c0 	bic.w	r3, r3, #192	; 0xc0
 80078ea:	61fb      	str	r3, [r7, #28]
 80078ec:	687b      	ldr	r3, [r7, #4]
 80078ee:	681b      	ldr	r3, [r3, #0]
 80078f0:	330c      	adds	r3, #12
 80078f2:	69fa      	ldr	r2, [r7, #28]
 80078f4:	61ba      	str	r2, [r7, #24]
 80078f6:	617b      	str	r3, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80078f8:	6979      	ldr	r1, [r7, #20]
 80078fa:	69ba      	ldr	r2, [r7, #24]
 80078fc:	e841 2300 	strex	r3, r2, [r1]
 8007900:	613b      	str	r3, [r7, #16]
   return(result);
 8007902:	693b      	ldr	r3, [r7, #16]
 8007904:	2b00      	cmp	r3, #0
 8007906:	d1e5      	bne.n	80078d4 <UART_EndTxTransfer+0x8>

  /* At end of Tx process, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 8007908:	687b      	ldr	r3, [r7, #4]
 800790a:	2220      	movs	r2, #32
 800790c:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
}
 8007910:	bf00      	nop
 8007912:	3724      	adds	r7, #36	; 0x24
 8007914:	46bd      	mov	sp, r7
 8007916:	bc80      	pop	{r7}
 8007918:	4770      	bx	lr

0800791a <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 800791a:	b480      	push	{r7}
 800791c:	b095      	sub	sp, #84	; 0x54
 800791e:	af00      	add	r7, sp, #0
 8007920:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8007922:	687b      	ldr	r3, [r7, #4]
 8007924:	681b      	ldr	r3, [r3, #0]
 8007926:	330c      	adds	r3, #12
 8007928:	637b      	str	r3, [r7, #52]	; 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800792a:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800792c:	e853 3f00 	ldrex	r3, [r3]
 8007930:	633b      	str	r3, [r7, #48]	; 0x30
   return(result);
 8007932:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8007934:	f423 7390 	bic.w	r3, r3, #288	; 0x120
 8007938:	64fb      	str	r3, [r7, #76]	; 0x4c
 800793a:	687b      	ldr	r3, [r7, #4]
 800793c:	681b      	ldr	r3, [r3, #0]
 800793e:	330c      	adds	r3, #12
 8007940:	6cfa      	ldr	r2, [r7, #76]	; 0x4c
 8007942:	643a      	str	r2, [r7, #64]	; 0x40
 8007944:	63fb      	str	r3, [r7, #60]	; 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007946:	6bf9      	ldr	r1, [r7, #60]	; 0x3c
 8007948:	6c3a      	ldr	r2, [r7, #64]	; 0x40
 800794a:	e841 2300 	strex	r3, r2, [r1]
 800794e:	63bb      	str	r3, [r7, #56]	; 0x38
   return(result);
 8007950:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8007952:	2b00      	cmp	r3, #0
 8007954:	d1e5      	bne.n	8007922 <UART_EndRxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8007956:	687b      	ldr	r3, [r7, #4]
 8007958:	681b      	ldr	r3, [r3, #0]
 800795a:	3314      	adds	r3, #20
 800795c:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800795e:	6a3b      	ldr	r3, [r7, #32]
 8007960:	e853 3f00 	ldrex	r3, [r3]
 8007964:	61fb      	str	r3, [r7, #28]
   return(result);
 8007966:	69fb      	ldr	r3, [r7, #28]
 8007968:	f023 0301 	bic.w	r3, r3, #1
 800796c:	64bb      	str	r3, [r7, #72]	; 0x48
 800796e:	687b      	ldr	r3, [r7, #4]
 8007970:	681b      	ldr	r3, [r3, #0]
 8007972:	3314      	adds	r3, #20
 8007974:	6cba      	ldr	r2, [r7, #72]	; 0x48
 8007976:	62fa      	str	r2, [r7, #44]	; 0x2c
 8007978:	62bb      	str	r3, [r7, #40]	; 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800797a:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 800797c:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 800797e:	e841 2300 	strex	r3, r2, [r1]
 8007982:	627b      	str	r3, [r7, #36]	; 0x24
   return(result);
 8007984:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8007986:	2b00      	cmp	r3, #0
 8007988:	d1e5      	bne.n	8007956 <UART_EndRxTransfer+0x3c>

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 800798a:	687b      	ldr	r3, [r7, #4]
 800798c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800798e:	2b01      	cmp	r3, #1
 8007990:	d119      	bne.n	80079c6 <UART_EndRxTransfer+0xac>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8007992:	687b      	ldr	r3, [r7, #4]
 8007994:	681b      	ldr	r3, [r3, #0]
 8007996:	330c      	adds	r3, #12
 8007998:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800799a:	68fb      	ldr	r3, [r7, #12]
 800799c:	e853 3f00 	ldrex	r3, [r3]
 80079a0:	60bb      	str	r3, [r7, #8]
   return(result);
 80079a2:	68bb      	ldr	r3, [r7, #8]
 80079a4:	f023 0310 	bic.w	r3, r3, #16
 80079a8:	647b      	str	r3, [r7, #68]	; 0x44
 80079aa:	687b      	ldr	r3, [r7, #4]
 80079ac:	681b      	ldr	r3, [r3, #0]
 80079ae:	330c      	adds	r3, #12
 80079b0:	6c7a      	ldr	r2, [r7, #68]	; 0x44
 80079b2:	61ba      	str	r2, [r7, #24]
 80079b4:	617b      	str	r3, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80079b6:	6979      	ldr	r1, [r7, #20]
 80079b8:	69ba      	ldr	r2, [r7, #24]
 80079ba:	e841 2300 	strex	r3, r2, [r1]
 80079be:	613b      	str	r3, [r7, #16]
   return(result);
 80079c0:	693b      	ldr	r3, [r7, #16]
 80079c2:	2b00      	cmp	r3, #0
 80079c4:	d1e5      	bne.n	8007992 <UART_EndRxTransfer+0x78>
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 80079c6:	687b      	ldr	r3, [r7, #4]
 80079c8:	2220      	movs	r2, #32
 80079ca:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80079ce:	687b      	ldr	r3, [r7, #4]
 80079d0:	2200      	movs	r2, #0
 80079d2:	631a      	str	r2, [r3, #48]	; 0x30
}
 80079d4:	bf00      	nop
 80079d6:	3754      	adds	r7, #84	; 0x54
 80079d8:	46bd      	mov	sp, r7
 80079da:	bc80      	pop	{r7}
 80079dc:	4770      	bx	lr

080079de <UART_DMAAbortOnError>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMAAbortOnError(DMA_HandleTypeDef *hdma)
{
 80079de:	b580      	push	{r7, lr}
 80079e0:	b084      	sub	sp, #16
 80079e2:	af00      	add	r7, sp, #0
 80079e4:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 80079e6:	687b      	ldr	r3, [r7, #4]
 80079e8:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80079ea:	60fb      	str	r3, [r7, #12]
  huart->RxXferCount = 0x00U;
 80079ec:	68fb      	ldr	r3, [r7, #12]
 80079ee:	2200      	movs	r2, #0
 80079f0:	85da      	strh	r2, [r3, #46]	; 0x2e
  huart->TxXferCount = 0x00U;
 80079f2:	68fb      	ldr	r3, [r7, #12]
 80079f4:	2200      	movs	r2, #0
 80079f6:	84da      	strh	r2, [r3, #38]	; 0x26
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 80079f8:	68f8      	ldr	r0, [r7, #12]
 80079fa:	f7ff fd6a 	bl	80074d2 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 80079fe:	bf00      	nop
 8007a00:	3710      	adds	r7, #16
 8007a02:	46bd      	mov	sp, r7
 8007a04:	bd80      	pop	{r7, pc}

08007a06 <UART_Transmit_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_Transmit_IT(UART_HandleTypeDef *huart)
{
 8007a06:	b480      	push	{r7}
 8007a08:	b085      	sub	sp, #20
 8007a0a:	af00      	add	r7, sp, #0
 8007a0c:	6078      	str	r0, [r7, #4]
  const uint16_t *tmp;

  /* Check that a Tx process is ongoing */
  if (huart->gState == HAL_UART_STATE_BUSY_TX)
 8007a0e:	687b      	ldr	r3, [r7, #4]
 8007a10:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8007a14:	b2db      	uxtb	r3, r3
 8007a16:	2b21      	cmp	r3, #33	; 0x21
 8007a18:	d13e      	bne.n	8007a98 <UART_Transmit_IT+0x92>
  {
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8007a1a:	687b      	ldr	r3, [r7, #4]
 8007a1c:	689b      	ldr	r3, [r3, #8]
 8007a1e:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8007a22:	d114      	bne.n	8007a4e <UART_Transmit_IT+0x48>
 8007a24:	687b      	ldr	r3, [r7, #4]
 8007a26:	691b      	ldr	r3, [r3, #16]
 8007a28:	2b00      	cmp	r3, #0
 8007a2a:	d110      	bne.n	8007a4e <UART_Transmit_IT+0x48>
    {
      tmp = (const uint16_t *) huart->pTxBuffPtr;
 8007a2c:	687b      	ldr	r3, [r7, #4]
 8007a2e:	6a1b      	ldr	r3, [r3, #32]
 8007a30:	60fb      	str	r3, [r7, #12]
      huart->Instance->DR = (uint16_t)(*tmp & (uint16_t)0x01FF);
 8007a32:	68fb      	ldr	r3, [r7, #12]
 8007a34:	881b      	ldrh	r3, [r3, #0]
 8007a36:	461a      	mov	r2, r3
 8007a38:	687b      	ldr	r3, [r7, #4]
 8007a3a:	681b      	ldr	r3, [r3, #0]
 8007a3c:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8007a40:	605a      	str	r2, [r3, #4]
      huart->pTxBuffPtr += 2U;
 8007a42:	687b      	ldr	r3, [r7, #4]
 8007a44:	6a1b      	ldr	r3, [r3, #32]
 8007a46:	1c9a      	adds	r2, r3, #2
 8007a48:	687b      	ldr	r3, [r7, #4]
 8007a4a:	621a      	str	r2, [r3, #32]
 8007a4c:	e008      	b.n	8007a60 <UART_Transmit_IT+0x5a>
    }
    else
    {
      huart->Instance->DR = (uint8_t)(*huart->pTxBuffPtr++ & (uint8_t)0x00FF);
 8007a4e:	687b      	ldr	r3, [r7, #4]
 8007a50:	6a1b      	ldr	r3, [r3, #32]
 8007a52:	1c59      	adds	r1, r3, #1
 8007a54:	687a      	ldr	r2, [r7, #4]
 8007a56:	6211      	str	r1, [r2, #32]
 8007a58:	781a      	ldrb	r2, [r3, #0]
 8007a5a:	687b      	ldr	r3, [r7, #4]
 8007a5c:	681b      	ldr	r3, [r3, #0]
 8007a5e:	605a      	str	r2, [r3, #4]
    }

    if (--huart->TxXferCount == 0U)
 8007a60:	687b      	ldr	r3, [r7, #4]
 8007a62:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 8007a64:	b29b      	uxth	r3, r3
 8007a66:	3b01      	subs	r3, #1
 8007a68:	b29b      	uxth	r3, r3
 8007a6a:	687a      	ldr	r2, [r7, #4]
 8007a6c:	4619      	mov	r1, r3
 8007a6e:	84d1      	strh	r1, [r2, #38]	; 0x26
 8007a70:	2b00      	cmp	r3, #0
 8007a72:	d10f      	bne.n	8007a94 <UART_Transmit_IT+0x8e>
    {
      /* Disable the UART Transmit Data Register Empty Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_TXE);
 8007a74:	687b      	ldr	r3, [r7, #4]
 8007a76:	681b      	ldr	r3, [r3, #0]
 8007a78:	68da      	ldr	r2, [r3, #12]
 8007a7a:	687b      	ldr	r3, [r7, #4]
 8007a7c:	681b      	ldr	r3, [r3, #0]
 8007a7e:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 8007a82:	60da      	str	r2, [r3, #12]

      /* Enable the UART Transmit Complete Interrupt */
      __HAL_UART_ENABLE_IT(huart, UART_IT_TC);
 8007a84:	687b      	ldr	r3, [r7, #4]
 8007a86:	681b      	ldr	r3, [r3, #0]
 8007a88:	68da      	ldr	r2, [r3, #12]
 8007a8a:	687b      	ldr	r3, [r7, #4]
 8007a8c:	681b      	ldr	r3, [r3, #0]
 8007a8e:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 8007a92:	60da      	str	r2, [r3, #12]
    }
    return HAL_OK;
 8007a94:	2300      	movs	r3, #0
 8007a96:	e000      	b.n	8007a9a <UART_Transmit_IT+0x94>
  }
  else
  {
    return HAL_BUSY;
 8007a98:	2302      	movs	r3, #2
  }
}
 8007a9a:	4618      	mov	r0, r3
 8007a9c:	3714      	adds	r7, #20
 8007a9e:	46bd      	mov	sp, r7
 8007aa0:	bc80      	pop	{r7}
 8007aa2:	4770      	bx	lr

08007aa4 <UART_EndTransmit_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_EndTransmit_IT(UART_HandleTypeDef *huart)
{
 8007aa4:	b580      	push	{r7, lr}
 8007aa6:	b082      	sub	sp, #8
 8007aa8:	af00      	add	r7, sp, #0
 8007aaa:	6078      	str	r0, [r7, #4]
  /* Disable the UART Transmit Complete Interrupt */
  __HAL_UART_DISABLE_IT(huart, UART_IT_TC);
 8007aac:	687b      	ldr	r3, [r7, #4]
 8007aae:	681b      	ldr	r3, [r3, #0]
 8007ab0:	68da      	ldr	r2, [r3, #12]
 8007ab2:	687b      	ldr	r3, [r7, #4]
 8007ab4:	681b      	ldr	r3, [r3, #0]
 8007ab6:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8007aba:	60da      	str	r2, [r3, #12]

  /* Tx process is ended, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 8007abc:	687b      	ldr	r3, [r7, #4]
 8007abe:	2220      	movs	r2, #32
 8007ac0:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Tx complete callback*/
  huart->TxCpltCallback(huart);
#else
  /*Call legacy weak Tx complete callback*/
  HAL_UART_TxCpltCallback(huart);
 8007ac4:	6878      	ldr	r0, [r7, #4]
 8007ac6:	f7f9 f9dd 	bl	8000e84 <HAL_UART_TxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */

  return HAL_OK;
 8007aca:	2300      	movs	r3, #0
}
 8007acc:	4618      	mov	r0, r3
 8007ace:	3708      	adds	r7, #8
 8007ad0:	46bd      	mov	sp, r7
 8007ad2:	bd80      	pop	{r7, pc}

08007ad4 <UART_Receive_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_Receive_IT(UART_HandleTypeDef *huart)
{
 8007ad4:	b580      	push	{r7, lr}
 8007ad6:	b08c      	sub	sp, #48	; 0x30
 8007ad8:	af00      	add	r7, sp, #0
 8007ada:	6078      	str	r0, [r7, #4]
  uint8_t  *pdata8bits;
  uint16_t *pdata16bits;

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 8007adc:	687b      	ldr	r3, [r7, #4]
 8007ade:	f893 3042 	ldrb.w	r3, [r3, #66]	; 0x42
 8007ae2:	b2db      	uxtb	r3, r3
 8007ae4:	2b22      	cmp	r3, #34	; 0x22
 8007ae6:	f040 80ae 	bne.w	8007c46 <UART_Receive_IT+0x172>
  {
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8007aea:	687b      	ldr	r3, [r7, #4]
 8007aec:	689b      	ldr	r3, [r3, #8]
 8007aee:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8007af2:	d117      	bne.n	8007b24 <UART_Receive_IT+0x50>
 8007af4:	687b      	ldr	r3, [r7, #4]
 8007af6:	691b      	ldr	r3, [r3, #16]
 8007af8:	2b00      	cmp	r3, #0
 8007afa:	d113      	bne.n	8007b24 <UART_Receive_IT+0x50>
    {
      pdata8bits  = NULL;
 8007afc:	2300      	movs	r3, #0
 8007afe:	62fb      	str	r3, [r7, #44]	; 0x2c
      pdata16bits = (uint16_t *) huart->pRxBuffPtr;
 8007b00:	687b      	ldr	r3, [r7, #4]
 8007b02:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8007b04:	62bb      	str	r3, [r7, #40]	; 0x28
      *pdata16bits = (uint16_t)(huart->Instance->DR & (uint16_t)0x01FF);
 8007b06:	687b      	ldr	r3, [r7, #4]
 8007b08:	681b      	ldr	r3, [r3, #0]
 8007b0a:	685b      	ldr	r3, [r3, #4]
 8007b0c:	b29b      	uxth	r3, r3
 8007b0e:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8007b12:	b29a      	uxth	r2, r3
 8007b14:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8007b16:	801a      	strh	r2, [r3, #0]
      huart->pRxBuffPtr += 2U;
 8007b18:	687b      	ldr	r3, [r7, #4]
 8007b1a:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8007b1c:	1c9a      	adds	r2, r3, #2
 8007b1e:	687b      	ldr	r3, [r7, #4]
 8007b20:	629a      	str	r2, [r3, #40]	; 0x28
 8007b22:	e026      	b.n	8007b72 <UART_Receive_IT+0x9e>
    }
    else
    {
      pdata8bits = (uint8_t *) huart->pRxBuffPtr;
 8007b24:	687b      	ldr	r3, [r7, #4]
 8007b26:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8007b28:	62fb      	str	r3, [r7, #44]	; 0x2c
      pdata16bits  = NULL;
 8007b2a:	2300      	movs	r3, #0
 8007b2c:	62bb      	str	r3, [r7, #40]	; 0x28

      if ((huart->Init.WordLength == UART_WORDLENGTH_9B) || ((huart->Init.WordLength == UART_WORDLENGTH_8B) && (huart->Init.Parity == UART_PARITY_NONE)))
 8007b2e:	687b      	ldr	r3, [r7, #4]
 8007b30:	689b      	ldr	r3, [r3, #8]
 8007b32:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8007b36:	d007      	beq.n	8007b48 <UART_Receive_IT+0x74>
 8007b38:	687b      	ldr	r3, [r7, #4]
 8007b3a:	689b      	ldr	r3, [r3, #8]
 8007b3c:	2b00      	cmp	r3, #0
 8007b3e:	d10a      	bne.n	8007b56 <UART_Receive_IT+0x82>
 8007b40:	687b      	ldr	r3, [r7, #4]
 8007b42:	691b      	ldr	r3, [r3, #16]
 8007b44:	2b00      	cmp	r3, #0
 8007b46:	d106      	bne.n	8007b56 <UART_Receive_IT+0x82>
      {
        *pdata8bits = (uint8_t)(huart->Instance->DR & (uint8_t)0x00FF);
 8007b48:	687b      	ldr	r3, [r7, #4]
 8007b4a:	681b      	ldr	r3, [r3, #0]
 8007b4c:	685b      	ldr	r3, [r3, #4]
 8007b4e:	b2da      	uxtb	r2, r3
 8007b50:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8007b52:	701a      	strb	r2, [r3, #0]
 8007b54:	e008      	b.n	8007b68 <UART_Receive_IT+0x94>
      }
      else
      {
        *pdata8bits = (uint8_t)(huart->Instance->DR & (uint8_t)0x007F);
 8007b56:	687b      	ldr	r3, [r7, #4]
 8007b58:	681b      	ldr	r3, [r3, #0]
 8007b5a:	685b      	ldr	r3, [r3, #4]
 8007b5c:	b2db      	uxtb	r3, r3
 8007b5e:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8007b62:	b2da      	uxtb	r2, r3
 8007b64:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8007b66:	701a      	strb	r2, [r3, #0]
      }
      huart->pRxBuffPtr += 1U;
 8007b68:	687b      	ldr	r3, [r7, #4]
 8007b6a:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8007b6c:	1c5a      	adds	r2, r3, #1
 8007b6e:	687b      	ldr	r3, [r7, #4]
 8007b70:	629a      	str	r2, [r3, #40]	; 0x28
    }

    if (--huart->RxXferCount == 0U)
 8007b72:	687b      	ldr	r3, [r7, #4]
 8007b74:	8ddb      	ldrh	r3, [r3, #46]	; 0x2e
 8007b76:	b29b      	uxth	r3, r3
 8007b78:	3b01      	subs	r3, #1
 8007b7a:	b29b      	uxth	r3, r3
 8007b7c:	687a      	ldr	r2, [r7, #4]
 8007b7e:	4619      	mov	r1, r3
 8007b80:	85d1      	strh	r1, [r2, #46]	; 0x2e
 8007b82:	2b00      	cmp	r3, #0
 8007b84:	d15d      	bne.n	8007c42 <UART_Receive_IT+0x16e>
    {
      /* Disable the UART Data Register not empty Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_RXNE);
 8007b86:	687b      	ldr	r3, [r7, #4]
 8007b88:	681b      	ldr	r3, [r3, #0]
 8007b8a:	68da      	ldr	r2, [r3, #12]
 8007b8c:	687b      	ldr	r3, [r7, #4]
 8007b8e:	681b      	ldr	r3, [r3, #0]
 8007b90:	f022 0220 	bic.w	r2, r2, #32
 8007b94:	60da      	str	r2, [r3, #12]

      /* Disable the UART Parity Error Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_PE);
 8007b96:	687b      	ldr	r3, [r7, #4]
 8007b98:	681b      	ldr	r3, [r3, #0]
 8007b9a:	68da      	ldr	r2, [r3, #12]
 8007b9c:	687b      	ldr	r3, [r7, #4]
 8007b9e:	681b      	ldr	r3, [r3, #0]
 8007ba0:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 8007ba4:	60da      	str	r2, [r3, #12]

      /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
      __HAL_UART_DISABLE_IT(huart, UART_IT_ERR);
 8007ba6:	687b      	ldr	r3, [r7, #4]
 8007ba8:	681b      	ldr	r3, [r3, #0]
 8007baa:	695a      	ldr	r2, [r3, #20]
 8007bac:	687b      	ldr	r3, [r7, #4]
 8007bae:	681b      	ldr	r3, [r3, #0]
 8007bb0:	f022 0201 	bic.w	r2, r2, #1
 8007bb4:	615a      	str	r2, [r3, #20]

      /* Rx process is completed, restore huart->RxState to Ready */
      huart->RxState = HAL_UART_STATE_READY;
 8007bb6:	687b      	ldr	r3, [r7, #4]
 8007bb8:	2220      	movs	r2, #32
 8007bba:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

      /* Initialize type of RxEvent to Transfer Complete */
      huart->RxEventType = HAL_UART_RXEVENT_TC;
 8007bbe:	687b      	ldr	r3, [r7, #4]
 8007bc0:	2200      	movs	r2, #0
 8007bc2:	635a      	str	r2, [r3, #52]	; 0x34

      /* Check current reception Mode :
         If Reception till IDLE event has been selected : */
      if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8007bc4:	687b      	ldr	r3, [r7, #4]
 8007bc6:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8007bc8:	2b01      	cmp	r3, #1
 8007bca:	d135      	bne.n	8007c38 <UART_Receive_IT+0x164>
      {
        /* Set reception type to Standard */
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8007bcc:	687b      	ldr	r3, [r7, #4]
 8007bce:	2200      	movs	r2, #0
 8007bd0:	631a      	str	r2, [r3, #48]	; 0x30

        /* Disable IDLE interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8007bd2:	687b      	ldr	r3, [r7, #4]
 8007bd4:	681b      	ldr	r3, [r3, #0]
 8007bd6:	330c      	adds	r3, #12
 8007bd8:	617b      	str	r3, [r7, #20]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007bda:	697b      	ldr	r3, [r7, #20]
 8007bdc:	e853 3f00 	ldrex	r3, [r3]
 8007be0:	613b      	str	r3, [r7, #16]
   return(result);
 8007be2:	693b      	ldr	r3, [r7, #16]
 8007be4:	f023 0310 	bic.w	r3, r3, #16
 8007be8:	627b      	str	r3, [r7, #36]	; 0x24
 8007bea:	687b      	ldr	r3, [r7, #4]
 8007bec:	681b      	ldr	r3, [r3, #0]
 8007bee:	330c      	adds	r3, #12
 8007bf0:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8007bf2:	623a      	str	r2, [r7, #32]
 8007bf4:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007bf6:	69f9      	ldr	r1, [r7, #28]
 8007bf8:	6a3a      	ldr	r2, [r7, #32]
 8007bfa:	e841 2300 	strex	r3, r2, [r1]
 8007bfe:	61bb      	str	r3, [r7, #24]
   return(result);
 8007c00:	69bb      	ldr	r3, [r7, #24]
 8007c02:	2b00      	cmp	r3, #0
 8007c04:	d1e5      	bne.n	8007bd2 <UART_Receive_IT+0xfe>

        /* Check if IDLE flag is set */
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_IDLE))
 8007c06:	687b      	ldr	r3, [r7, #4]
 8007c08:	681b      	ldr	r3, [r3, #0]
 8007c0a:	681b      	ldr	r3, [r3, #0]
 8007c0c:	f003 0310 	and.w	r3, r3, #16
 8007c10:	2b10      	cmp	r3, #16
 8007c12:	d10a      	bne.n	8007c2a <UART_Receive_IT+0x156>
        {
          /* Clear IDLE flag in ISR */
          __HAL_UART_CLEAR_IDLEFLAG(huart);
 8007c14:	2300      	movs	r3, #0
 8007c16:	60fb      	str	r3, [r7, #12]
 8007c18:	687b      	ldr	r3, [r7, #4]
 8007c1a:	681b      	ldr	r3, [r3, #0]
 8007c1c:	681b      	ldr	r3, [r3, #0]
 8007c1e:	60fb      	str	r3, [r7, #12]
 8007c20:	687b      	ldr	r3, [r7, #4]
 8007c22:	681b      	ldr	r3, [r3, #0]
 8007c24:	685b      	ldr	r3, [r3, #4]
 8007c26:	60fb      	str	r3, [r7, #12]
 8007c28:	68fb      	ldr	r3, [r7, #12]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, huart->RxXferSize);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 8007c2a:	687b      	ldr	r3, [r7, #4]
 8007c2c:	8d9b      	ldrh	r3, [r3, #44]	; 0x2c
 8007c2e:	4619      	mov	r1, r3
 8007c30:	6878      	ldr	r0, [r7, #4]
 8007c32:	f7f9 f93b 	bl	8000eac <HAL_UARTEx_RxEventCallback>
 8007c36:	e002      	b.n	8007c3e <UART_Receive_IT+0x16a>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxCpltCallback(huart);
#else
        /*Call legacy weak Rx complete callback*/
        HAL_UART_RxCpltCallback(huart);
 8007c38:	6878      	ldr	r0, [r7, #4]
 8007c3a:	f7ff fc38 	bl	80074ae <HAL_UART_RxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
      }

      return HAL_OK;
 8007c3e:	2300      	movs	r3, #0
 8007c40:	e002      	b.n	8007c48 <UART_Receive_IT+0x174>
    }
    return HAL_OK;
 8007c42:	2300      	movs	r3, #0
 8007c44:	e000      	b.n	8007c48 <UART_Receive_IT+0x174>
  }
  else
  {
    return HAL_BUSY;
 8007c46:	2302      	movs	r3, #2
  }
}
 8007c48:	4618      	mov	r0, r3
 8007c4a:	3730      	adds	r7, #48	; 0x30
 8007c4c:	46bd      	mov	sp, r7
 8007c4e:	bd80      	pop	{r7, pc}

08007c50 <UART_SetConfig>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_SetConfig(UART_HandleTypeDef *huart)
{
 8007c50:	b580      	push	{r7, lr}
 8007c52:	b084      	sub	sp, #16
 8007c54:	af00      	add	r7, sp, #0
 8007c56:	6078      	str	r0, [r7, #4]
  assert_param(IS_UART_MODE(huart->Init.Mode));

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits
     according to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8007c58:	687b      	ldr	r3, [r7, #4]
 8007c5a:	681b      	ldr	r3, [r3, #0]
 8007c5c:	691b      	ldr	r3, [r3, #16]
 8007c5e:	f423 5140 	bic.w	r1, r3, #12288	; 0x3000
 8007c62:	687b      	ldr	r3, [r7, #4]
 8007c64:	68da      	ldr	r2, [r3, #12]
 8007c66:	687b      	ldr	r3, [r7, #4]
 8007c68:	681b      	ldr	r3, [r3, #0]
 8007c6a:	430a      	orrs	r2, r1
 8007c6c:	611a      	str	r2, [r3, #16]
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
  MODIFY_REG(huart->Instance->CR1,
             (uint32_t)(USART_CR1_M | USART_CR1_PCE | USART_CR1_PS | USART_CR1_TE | USART_CR1_RE | USART_CR1_OVER8),
             tmpreg);
#else
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode;
 8007c6e:	687b      	ldr	r3, [r7, #4]
 8007c70:	689a      	ldr	r2, [r3, #8]
 8007c72:	687b      	ldr	r3, [r7, #4]
 8007c74:	691b      	ldr	r3, [r3, #16]
 8007c76:	431a      	orrs	r2, r3
 8007c78:	687b      	ldr	r3, [r7, #4]
 8007c7a:	695b      	ldr	r3, [r3, #20]
 8007c7c:	4313      	orrs	r3, r2
 8007c7e:	60bb      	str	r3, [r7, #8]
  MODIFY_REG(huart->Instance->CR1,
 8007c80:	687b      	ldr	r3, [r7, #4]
 8007c82:	681b      	ldr	r3, [r3, #0]
 8007c84:	68db      	ldr	r3, [r3, #12]
 8007c86:	f423 53b0 	bic.w	r3, r3, #5632	; 0x1600
 8007c8a:	f023 030c 	bic.w	r3, r3, #12
 8007c8e:	687a      	ldr	r2, [r7, #4]
 8007c90:	6812      	ldr	r2, [r2, #0]
 8007c92:	68b9      	ldr	r1, [r7, #8]
 8007c94:	430b      	orrs	r3, r1
 8007c96:	60d3      	str	r3, [r2, #12]
             tmpreg);
#endif /* USART_CR1_OVER8 */

  /*-------------------------- USART CR3 Configuration -----------------------*/
  /* Configure the UART HFC: Set CTSE and RTSE bits according to huart->Init.HwFlowCtl value */
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE), huart->Init.HwFlowCtl);
 8007c98:	687b      	ldr	r3, [r7, #4]
 8007c9a:	681b      	ldr	r3, [r3, #0]
 8007c9c:	695b      	ldr	r3, [r3, #20]
 8007c9e:	f423 7140 	bic.w	r1, r3, #768	; 0x300
 8007ca2:	687b      	ldr	r3, [r7, #4]
 8007ca4:	699a      	ldr	r2, [r3, #24]
 8007ca6:	687b      	ldr	r3, [r7, #4]
 8007ca8:	681b      	ldr	r3, [r3, #0]
 8007caa:	430a      	orrs	r2, r1
 8007cac:	615a      	str	r2, [r3, #20]


  if(huart->Instance == USART1)
 8007cae:	687b      	ldr	r3, [r7, #4]
 8007cb0:	681b      	ldr	r3, [r3, #0]
 8007cb2:	4a2c      	ldr	r2, [pc, #176]	; (8007d64 <UART_SetConfig+0x114>)
 8007cb4:	4293      	cmp	r3, r2
 8007cb6:	d103      	bne.n	8007cc0 <UART_SetConfig+0x70>
  {
    pclk = HAL_RCC_GetPCLK2Freq();
 8007cb8:	f7fd ff9e 	bl	8005bf8 <HAL_RCC_GetPCLK2Freq>
 8007cbc:	60f8      	str	r0, [r7, #12]
 8007cbe:	e002      	b.n	8007cc6 <UART_SetConfig+0x76>
  }
  else
  {
    pclk = HAL_RCC_GetPCLK1Freq();
 8007cc0:	f7fd ff86 	bl	8005bd0 <HAL_RCC_GetPCLK1Freq>
 8007cc4:	60f8      	str	r0, [r7, #12]
  else
  {
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
  }
#else
  huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
 8007cc6:	68fa      	ldr	r2, [r7, #12]
 8007cc8:	4613      	mov	r3, r2
 8007cca:	009b      	lsls	r3, r3, #2
 8007ccc:	4413      	add	r3, r2
 8007cce:	009a      	lsls	r2, r3, #2
 8007cd0:	441a      	add	r2, r3
 8007cd2:	687b      	ldr	r3, [r7, #4]
 8007cd4:	685b      	ldr	r3, [r3, #4]
 8007cd6:	009b      	lsls	r3, r3, #2
 8007cd8:	fbb2 f3f3 	udiv	r3, r2, r3
 8007cdc:	4a22      	ldr	r2, [pc, #136]	; (8007d68 <UART_SetConfig+0x118>)
 8007cde:	fba2 2303 	umull	r2, r3, r2, r3
 8007ce2:	095b      	lsrs	r3, r3, #5
 8007ce4:	0119      	lsls	r1, r3, #4
 8007ce6:	68fa      	ldr	r2, [r7, #12]
 8007ce8:	4613      	mov	r3, r2
 8007cea:	009b      	lsls	r3, r3, #2
 8007cec:	4413      	add	r3, r2
 8007cee:	009a      	lsls	r2, r3, #2
 8007cf0:	441a      	add	r2, r3
 8007cf2:	687b      	ldr	r3, [r7, #4]
 8007cf4:	685b      	ldr	r3, [r3, #4]
 8007cf6:	009b      	lsls	r3, r3, #2
 8007cf8:	fbb2 f2f3 	udiv	r2, r2, r3
 8007cfc:	4b1a      	ldr	r3, [pc, #104]	; (8007d68 <UART_SetConfig+0x118>)
 8007cfe:	fba3 0302 	umull	r0, r3, r3, r2
 8007d02:	095b      	lsrs	r3, r3, #5
 8007d04:	2064      	movs	r0, #100	; 0x64
 8007d06:	fb00 f303 	mul.w	r3, r0, r3
 8007d0a:	1ad3      	subs	r3, r2, r3
 8007d0c:	011b      	lsls	r3, r3, #4
 8007d0e:	3332      	adds	r3, #50	; 0x32
 8007d10:	4a15      	ldr	r2, [pc, #84]	; (8007d68 <UART_SetConfig+0x118>)
 8007d12:	fba2 2303 	umull	r2, r3, r2, r3
 8007d16:	095b      	lsrs	r3, r3, #5
 8007d18:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 8007d1c:	4419      	add	r1, r3
 8007d1e:	68fa      	ldr	r2, [r7, #12]
 8007d20:	4613      	mov	r3, r2
 8007d22:	009b      	lsls	r3, r3, #2
 8007d24:	4413      	add	r3, r2
 8007d26:	009a      	lsls	r2, r3, #2
 8007d28:	441a      	add	r2, r3
 8007d2a:	687b      	ldr	r3, [r7, #4]
 8007d2c:	685b      	ldr	r3, [r3, #4]
 8007d2e:	009b      	lsls	r3, r3, #2
 8007d30:	fbb2 f2f3 	udiv	r2, r2, r3
 8007d34:	4b0c      	ldr	r3, [pc, #48]	; (8007d68 <UART_SetConfig+0x118>)
 8007d36:	fba3 0302 	umull	r0, r3, r3, r2
 8007d3a:	095b      	lsrs	r3, r3, #5
 8007d3c:	2064      	movs	r0, #100	; 0x64
 8007d3e:	fb00 f303 	mul.w	r3, r0, r3
 8007d42:	1ad3      	subs	r3, r2, r3
 8007d44:	011b      	lsls	r3, r3, #4
 8007d46:	3332      	adds	r3, #50	; 0x32
 8007d48:	4a07      	ldr	r2, [pc, #28]	; (8007d68 <UART_SetConfig+0x118>)
 8007d4a:	fba2 2303 	umull	r2, r3, r2, r3
 8007d4e:	095b      	lsrs	r3, r3, #5
 8007d50:	f003 020f 	and.w	r2, r3, #15
 8007d54:	687b      	ldr	r3, [r7, #4]
 8007d56:	681b      	ldr	r3, [r3, #0]
 8007d58:	440a      	add	r2, r1
 8007d5a:	609a      	str	r2, [r3, #8]
#endif /* USART_CR1_OVER8 */
}
 8007d5c:	bf00      	nop
 8007d5e:	3710      	adds	r7, #16
 8007d60:	46bd      	mov	sp, r7
 8007d62:	bd80      	pop	{r7, pc}
 8007d64:	40013800 	.word	0x40013800
 8007d68:	51eb851f 	.word	0x51eb851f

08007d6c <__cxa_pure_virtual>:
 8007d6c:	b508      	push	{r3, lr}
 8007d6e:	f000 f80d 	bl	8007d8c <_ZSt9terminatev>

08007d72 <_ZN10__cxxabiv111__terminateEPFvvE>:
 8007d72:	b508      	push	{r3, lr}
 8007d74:	4780      	blx	r0
 8007d76:	f000 f80e 	bl	8007d96 <abort>
	...

08007d7c <_ZSt13get_terminatev>:
 8007d7c:	4b02      	ldr	r3, [pc, #8]	; (8007d88 <_ZSt13get_terminatev+0xc>)
 8007d7e:	6818      	ldr	r0, [r3, #0]
 8007d80:	f3bf 8f5b 	dmb	ish
 8007d84:	4770      	bx	lr
 8007d86:	bf00      	nop
 8007d88:	2000000c 	.word	0x2000000c

08007d8c <_ZSt9terminatev>:
 8007d8c:	b508      	push	{r3, lr}
 8007d8e:	f7ff fff5 	bl	8007d7c <_ZSt13get_terminatev>
 8007d92:	f7ff ffee 	bl	8007d72 <_ZN10__cxxabiv111__terminateEPFvvE>

08007d96 <abort>:
 8007d96:	2006      	movs	r0, #6
 8007d98:	b508      	push	{r3, lr}
 8007d9a:	f000 f85d 	bl	8007e58 <raise>
 8007d9e:	2001      	movs	r0, #1
 8007da0:	f7fb fac9 	bl	8003336 <_exit>

08007da4 <__errno>:
 8007da4:	4b01      	ldr	r3, [pc, #4]	; (8007dac <__errno+0x8>)
 8007da6:	6818      	ldr	r0, [r3, #0]
 8007da8:	4770      	bx	lr
 8007daa:	bf00      	nop
 8007dac:	20000010 	.word	0x20000010

08007db0 <__libc_init_array>:
 8007db0:	b570      	push	{r4, r5, r6, lr}
 8007db2:	2600      	movs	r6, #0
 8007db4:	4d0c      	ldr	r5, [pc, #48]	; (8007de8 <__libc_init_array+0x38>)
 8007db6:	4c0d      	ldr	r4, [pc, #52]	; (8007dec <__libc_init_array+0x3c>)
 8007db8:	1b64      	subs	r4, r4, r5
 8007dba:	10a4      	asrs	r4, r4, #2
 8007dbc:	42a6      	cmp	r6, r4
 8007dbe:	d109      	bne.n	8007dd4 <__libc_init_array+0x24>
 8007dc0:	f000 f866 	bl	8007e90 <_init>
 8007dc4:	2600      	movs	r6, #0
 8007dc6:	4d0a      	ldr	r5, [pc, #40]	; (8007df0 <__libc_init_array+0x40>)
 8007dc8:	4c0a      	ldr	r4, [pc, #40]	; (8007df4 <__libc_init_array+0x44>)
 8007dca:	1b64      	subs	r4, r4, r5
 8007dcc:	10a4      	asrs	r4, r4, #2
 8007dce:	42a6      	cmp	r6, r4
 8007dd0:	d105      	bne.n	8007dde <__libc_init_array+0x2e>
 8007dd2:	bd70      	pop	{r4, r5, r6, pc}
 8007dd4:	f855 3b04 	ldr.w	r3, [r5], #4
 8007dd8:	4798      	blx	r3
 8007dda:	3601      	adds	r6, #1
 8007ddc:	e7ee      	b.n	8007dbc <__libc_init_array+0xc>
 8007dde:	f855 3b04 	ldr.w	r3, [r5], #4
 8007de2:	4798      	blx	r3
 8007de4:	3601      	adds	r6, #1
 8007de6:	e7f2      	b.n	8007dce <__libc_init_array+0x1e>
 8007de8:	08007f64 	.word	0x08007f64
 8007dec:	08007f64 	.word	0x08007f64
 8007df0:	08007f64 	.word	0x08007f64
 8007df4:	08007f6c 	.word	0x08007f6c

08007df8 <memset>:
 8007df8:	4603      	mov	r3, r0
 8007dfa:	4402      	add	r2, r0
 8007dfc:	4293      	cmp	r3, r2
 8007dfe:	d100      	bne.n	8007e02 <memset+0xa>
 8007e00:	4770      	bx	lr
 8007e02:	f803 1b01 	strb.w	r1, [r3], #1
 8007e06:	e7f9      	b.n	8007dfc <memset+0x4>

08007e08 <_raise_r>:
 8007e08:	291f      	cmp	r1, #31
 8007e0a:	b538      	push	{r3, r4, r5, lr}
 8007e0c:	4604      	mov	r4, r0
 8007e0e:	460d      	mov	r5, r1
 8007e10:	d904      	bls.n	8007e1c <_raise_r+0x14>
 8007e12:	2316      	movs	r3, #22
 8007e14:	6003      	str	r3, [r0, #0]
 8007e16:	f04f 30ff 	mov.w	r0, #4294967295
 8007e1a:	bd38      	pop	{r3, r4, r5, pc}
 8007e1c:	6c42      	ldr	r2, [r0, #68]	; 0x44
 8007e1e:	b112      	cbz	r2, 8007e26 <_raise_r+0x1e>
 8007e20:	f852 3021 	ldr.w	r3, [r2, r1, lsl #2]
 8007e24:	b94b      	cbnz	r3, 8007e3a <_raise_r+0x32>
 8007e26:	4620      	mov	r0, r4
 8007e28:	f000 f830 	bl	8007e8c <_getpid_r>
 8007e2c:	462a      	mov	r2, r5
 8007e2e:	4601      	mov	r1, r0
 8007e30:	4620      	mov	r0, r4
 8007e32:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8007e36:	f000 b817 	b.w	8007e68 <_kill_r>
 8007e3a:	2b01      	cmp	r3, #1
 8007e3c:	d00a      	beq.n	8007e54 <_raise_r+0x4c>
 8007e3e:	1c59      	adds	r1, r3, #1
 8007e40:	d103      	bne.n	8007e4a <_raise_r+0x42>
 8007e42:	2316      	movs	r3, #22
 8007e44:	6003      	str	r3, [r0, #0]
 8007e46:	2001      	movs	r0, #1
 8007e48:	e7e7      	b.n	8007e1a <_raise_r+0x12>
 8007e4a:	2400      	movs	r4, #0
 8007e4c:	4628      	mov	r0, r5
 8007e4e:	f842 4025 	str.w	r4, [r2, r5, lsl #2]
 8007e52:	4798      	blx	r3
 8007e54:	2000      	movs	r0, #0
 8007e56:	e7e0      	b.n	8007e1a <_raise_r+0x12>

08007e58 <raise>:
 8007e58:	4b02      	ldr	r3, [pc, #8]	; (8007e64 <raise+0xc>)
 8007e5a:	4601      	mov	r1, r0
 8007e5c:	6818      	ldr	r0, [r3, #0]
 8007e5e:	f7ff bfd3 	b.w	8007e08 <_raise_r>
 8007e62:	bf00      	nop
 8007e64:	20000010 	.word	0x20000010

08007e68 <_kill_r>:
 8007e68:	b538      	push	{r3, r4, r5, lr}
 8007e6a:	2300      	movs	r3, #0
 8007e6c:	4d06      	ldr	r5, [pc, #24]	; (8007e88 <_kill_r+0x20>)
 8007e6e:	4604      	mov	r4, r0
 8007e70:	4608      	mov	r0, r1
 8007e72:	4611      	mov	r1, r2
 8007e74:	602b      	str	r3, [r5, #0]
 8007e76:	f7fb fa4e 	bl	8003316 <_kill>
 8007e7a:	1c43      	adds	r3, r0, #1
 8007e7c:	d102      	bne.n	8007e84 <_kill_r+0x1c>
 8007e7e:	682b      	ldr	r3, [r5, #0]
 8007e80:	b103      	cbz	r3, 8007e84 <_kill_r+0x1c>
 8007e82:	6023      	str	r3, [r4, #0]
 8007e84:	bd38      	pop	{r3, r4, r5, pc}
 8007e86:	bf00      	nop
 8007e88:	20000350 	.word	0x20000350

08007e8c <_getpid_r>:
 8007e8c:	f7fb ba3c 	b.w	8003308 <_getpid>

08007e90 <_init>:
 8007e90:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8007e92:	bf00      	nop
 8007e94:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8007e96:	bc08      	pop	{r3}
 8007e98:	469e      	mov	lr, r3
 8007e9a:	4770      	bx	lr

08007e9c <_fini>:
 8007e9c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8007e9e:	bf00      	nop
 8007ea0:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8007ea2:	bc08      	pop	{r3}
 8007ea4:	469e      	mov	lr, r3
 8007ea6:	4770      	bx	lr
