// SPDX-FileCopyrightText: (c) 2024 Tenstorrent AI ULC
//
// SPDX-License-Identifier: Apache-2.0

#ifndef TTMLIR_DIALECT_TTNN_TRANSFORMS_WORKAROUNDS_DECOMPOSITION_REDUCEOPSREWRITEPATTERN_H
#define TTMLIR_DIALECT_TTNN_TRANSFORMS_WORKAROUNDS_DECOMPOSITION_REDUCEOPSREWRITEPATTERN_H

#include "ttmlir/Dialect/TTNN/IR/TTNNOps.h"
#include "ttmlir/Dialect/TTNN/Utils/Utils.h"

#include "mlir/IR/BuiltinAttributes.h"
#include "mlir/IR/BuiltinTypes.h"
#include "mlir/IR/PatternMatch.h"
#include "mlir/Support/LogicalResult.h"
#include "llvm/ADT/ArrayRef.h"
#include "llvm/ADT/SmallVector.h"

#include <cmath>

namespace mlir::tt::ttnn::workarounds::decomposition {

// Extracts reduce dimensions' values from the dimArg attribute. In case when
// dimArg is not specified, returns empty vector.
llvm::SmallVector<int64_t>
getReduceDims(const std::optional<mlir::ArrayAttr> &dimArg);

// Calculates the shape of the new Reduce op created in the workaround, based
// on the input shape and reducing dimensions.
llvm::SmallVector<int64_t>
calculateNewReduceShape(RankedTensorType inputType,
                        const std::optional<mlir::ArrayAttr> &dimArg);

// This workaround addresses the next Metal issue:
// https://github.com/tenstorrent/tt-metal/issues/13361
//
// TODO(mrakita): Remove this workaround once these Metal issues are fixed
// (tracked by https://github.com/tenstorrent/tt-mlir/issues/1624).

// Metal TTNN implementation of Reduce ops doesn't yet support keepDim=false
// for every case. As a workaround, we convert Reduce ops to combination of
// Reduce op with keepDim=true + Reshape op to remove the reduce dims for
// unsupported use cases, so that the rest of the graph is not affected.

template <typename ReduceOp, bool keepDimUnsupported>
class ReduceOpsKeepDimRewritePattern : public OpRewritePattern<ReduceOp> {
public:
  using OpRewritePattern<ReduceOp>::OpRewritePattern;

  LogicalResult matchAndRewrite(ReduceOp srcOp,
                                PatternRewriter &rewriter) const override {
    if (!isWorkaroundRequired(srcOp)) {
      return failure();
    }

    RankedTensorType inputType = srcOp.getInput().getType();
    RankedTensorType outputType = srcOp.getResult().getType();

    ReduceOp newReduceOp =
        createReduceOpWithKeepDim(srcOp, rewriter, inputType, outputType);

    // In case when the output tensor has the same rank as the input tensor, we
    // avoid creating unnecessary Reshape op. This can happen when we are
    // reducing 1D tensor to scalar, since TTIR doesn't support scalars we
    // promote them to 1D tensors, so then we end up reducing 1D tensor to 1D
    // tensor and the reshape is not necessary.
    if (outputType.getShape().size() < inputType.getShape().size()) {
      replaceOpWithReshapeOp(srcOp, newReduceOp, rewriter, outputType);
    } else {
      rewriter.replaceOp(srcOp, newReduceOp);
    }

    return success();
  }

private:
  ReduceOp createReduceOpWithKeepDim(ReduceOp srcOp, PatternRewriter &rewriter,
                                     RankedTensorType inputType,
                                     RankedTensorType outputType) const {
    llvm::SmallVector<int64_t> outputShapeVec =
        calculateNewReduceShape(inputType, srcOp.getDimArg());

    RankedTensorType newOutputType =
        utils::RankedTensorTypeFactory::create(outputType, outputShapeVec);

    return rewriter.create<ReduceOp>(srcOp.getLoc(), newOutputType,
                                     srcOp.getInput(), true /*keep_dim*/,
                                     srcOp.getDimArg().value_or(nullptr));
  }

  void replaceOpWithReshapeOp(ReduceOp srcOp, ReduceOp newReduceOp,
                              PatternRewriter &rewriter,
                              RankedTensorType outputType) const {
    mlir::ArrayAttr shapeAttr = rewriter.getI32ArrayAttr(
        llvm::SmallVector<int32_t>(outputType.getShape()));

    rewriter.replaceOpWithNewOp<mlir::tt::ttnn::ReshapeOp>(
        srcOp, outputType, newReduceOp, shapeAttr, /* memory_config */ nullptr);
  }

  // Determine if the workaround is required.
  bool isWorkaroundRequired(ReduceOp srcOp) const {
    // Workaround is necessary only for keepDim==false.
    if (srcOp.getKeepDim()) {
      return false;
    }

    // If ttnn reduce op doesn't support the 'keepDim' parameter then it keeps
    // the reduced dimension, so we have to apply the workaround.
    if (keepDimUnsupported) {
      return true;
    }

    // Otherwise we have to apply the workaround only in case of full tensor
    // reduction, because metal still has a bug with keepDim==false when all
    // dimensions are being reduced.
    if (!srcOp.getDimArg() || srcOp.getDimArg()->empty() ||
        srcOp.getDimArg()->size() ==
            srcOp.getInput().getType().getShape().size()) {
      return true;
    }

    return false;
  }
};

template <typename ReduceOp>
class ReduceOpsPadInputRewritePattern : public OpRewritePattern<ReduceOp> {
public:
  using OpRewritePattern<ReduceOp>::OpRewritePattern;

  LogicalResult matchAndRewrite(ReduceOp srcOp,
                                PatternRewriter &rewriter) const override {
    RankedTensorType inputType = srcOp.getInput().getType();
    llvm::SmallVector<int64_t> reductionDims = getReduceDims(srcOp.getDimArg());
    llvm::ArrayRef<int64_t> shape = inputType.getShape();
    auto newShape = llvm::SmallVector<int64_t>(shape);
    llvm::SmallVector<int32_t> paddingArray(2 * shape.size(), 0);

    constexpr int TileSize = 32;
    for (auto dim : reductionDims) {
      if (dim < 0) {
        dim += shape.size();
      }
      auto paddedSize = llvm::divideCeil(shape[dim], TileSize) * TileSize;
      newShape[dim] = paddedSize;
      paddingArray[2 * dim + 1] = paddedSize - shape[dim];
    }
    if (llvm::all_of(paddingArray, [](int32_t i) { return i == 0; })) {
      return failure();
    }

    auto resultType = RankedTensorType::get(
        newShape, inputType.getElementType(), inputType.getEncoding());
    auto padOp = rewriter.create<mlir::tt::ttnn::PadOp>(
        srcOp.getLoc(), resultType, srcOp.getInput(),
        rewriter.getDenseI32ArrayAttr(paddingArray),
        rewriter.getFloatAttr(rewriter.getF32Type(), getPaddingValue()),
        /*use_multicore=*/rewriter.getBoolAttr(true),
        /*memory_config=*/nullptr);

    rewriter.modifyOpInPlace(srcOp,
                             [&]() { srcOp.getInputMutable().assign(padOp); });

    return success();
  }

private:
  mlir::APFloat getPaddingValue() const {
    static_assert(std::is_same_v<ReduceOp, ttnn::MinOp> ||
                  std::is_same_v<ReduceOp, ttnn::MaxOp>);
    return mlir::APFloat::getInf(
        mlir::APFloat::IEEEsingle(),
        /*Negative=*/std::is_same_v<ReduceOp, mlir::tt::ttnn::MaxOp>);
  }
};
} // namespace mlir::tt::ttnn::workarounds::decomposition

#endif // TTMLIR_DIALECT_TTNN_TRANSFORMS_WORKAROUNDS_DECOMPOSITION_REDUCEOPSREWRITEPATTERN_H
