INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -3, Delay Type: max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
WARNING: [Timing 38-242] The property HD.CLK_SRC of clock port "clk" is not set. In out-of-context mode, this prevents timing estimation for clock delay/skew
Resolution: Set the HD.CLK_SRC property of the out-of-context port to the location of the clock buffer instance in the top-level design
INFO: [Timing 38-78] ReportTimingParams: -max_paths 1 -nworst 1 -delay_type max -sort_by slack.
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.2 (lin64) Build 5239630 Fri Nov 08 22:34:34 MST 2024
| Date         : Tue Dec 16 13:22:26 2025
| Host         : lap-inf133 running 64-bit Ubuntu 24.04.3 LTS
| Command      : report_timing
| Design       : histogram
| Device       : 7k160t-fbg484
| Speed File   : -3  PRODUCTION 1.12 2017-02-17
| Design State : Routed
---------------------------------------------------------------------------------------------------------------------------------------------

Timing Report

Slack (MET) :             0.006ns  (required time - arrival time)
  Source:                 mem_controller2/read_arbiter/data/sel_prev_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.845ns period=5.690ns})
  Destination:            addf0/operator/RightShifterComponent/level4_c1_reg[21]/R
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.845ns period=5.690ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.690ns  (clk rise@5.690ns - clk rise@0.000ns)
  Data Path Delay:        5.328ns  (logic 1.655ns (31.060%)  route 3.673ns (68.940%))
  Logic Levels:           15  (CARRY4=6 LUT4=2 LUT5=2 LUT6=5)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.483ns = ( 6.173 - 5.690 ) 
    Source Clock Delay      (SCD):    0.508ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=1378, unset)         0.508     0.508    mem_controller2/read_arbiter/data/clk
    SLICE_X18Y127        FDRE                                         r  mem_controller2/read_arbiter/data/sel_prev_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X18Y127        FDRE (Prop_fdre_C_Q)         0.254     0.762 r  mem_controller2/read_arbiter/data/sel_prev_reg[0]/Q
                         net (fo=106, routed)         0.398     1.160    mem_controller2/read_arbiter/data/sel_prev
    SLICE_X18Y128        LUT5 (Prop_lut5_I2_O)        0.043     1.203 f  mem_controller2/read_arbiter/data/data_tehb/ltOp_carry__2_i_24/O
                         net (fo=8, routed)           0.422     1.625    mem_controller2/read_arbiter/data/hist_loadData_24_sn_1
    SLICE_X19Y126        LUT4 (Prop_lut4_I0_O)        0.043     1.668 f  mem_controller2/read_arbiter/data/level4_c1[18]_i_7/O
                         net (fo=1, routed)           0.231     1.899    mem_controller2/read_arbiter/data/level4_c1[18]_i_7_n_0
    SLICE_X21Y126        LUT5 (Prop_lut5_I4_O)        0.043     1.942 r  mem_controller2/read_arbiter/data/level4_c1[18]_i_6/O
                         net (fo=2, routed)           0.258     2.199    mem_controller2/read_arbiter/data/addf0/ieee2nfloat_0/eqOp1_in
    SLICE_X20Y124        LUT6 (Prop_lut6_I0_O)        0.043     2.242 r  mem_controller2/read_arbiter/data/level4_c1[18]_i_3/O
                         net (fo=66, routed)          0.385     2.628    mem_controller2/read_arbiter/data/addf0/ieee2nfloat_0/sfracX1__0
    SLICE_X19Y120        LUT6 (Prop_lut6_I5_O)        0.043     2.671 f  mem_controller2/read_arbiter/data/level4_c1[2]_i_3/O
                         net (fo=5, routed)           0.188     2.859    mem_controller2/read_arbiter/data/addf0/fracR[0]
    SLICE_X19Y120        LUT6 (Prop_lut6_I4_O)        0.043     2.902 r  mem_controller2/read_arbiter/data/ltOp_carry_i_4/O
                         net (fo=1, routed)           0.254     3.156    addf0/operator/DI[0]
    SLICE_X19Y121        CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.262     3.418 r  addf0/operator/ltOp_carry/CO[3]
                         net (fo=1, routed)           0.000     3.418    addf0/operator/ltOp_carry_n_0
    SLICE_X19Y122        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049     3.467 r  addf0/operator/ltOp_carry__0/CO[3]
                         net (fo=1, routed)           0.000     3.467    addf0/operator/ltOp_carry__0_n_0
    SLICE_X19Y123        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049     3.516 r  addf0/operator/ltOp_carry__1/CO[3]
                         net (fo=1, routed)           0.000     3.516    addf0/operator/ltOp_carry__1_n_0
    SLICE_X19Y124        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049     3.565 r  addf0/operator/ltOp_carry__2/CO[3]
                         net (fo=1, routed)           0.007     3.572    addf0/operator/ltOp_carry__2_n_0
    SLICE_X19Y125        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.127     3.699 r  addf0/operator/ltOp_carry__3/CO[0]
                         net (fo=87, routed)          0.375     4.073    mem_controller2/read_arbiter/data/CO[0]
    SLICE_X21Y125        LUT6 (Prop_lut6_I0_O)        0.130     4.203 r  mem_controller2/read_arbiter/data/i__carry_i_4/O
                         net (fo=1, routed)           0.185     4.388    addf0/operator/p_1_in[0]
    SLICE_X20Y127        CARRY4 (Prop_carry4_DI[0]_O[3])
                                                      0.314     4.702 r  addf0/operator/_inferred__1/i__carry/O[3]
                         net (fo=2, routed)           0.530     5.232    addf0/operator/RightShifterComponent/O[3]
    SLICE_X18Y127        LUT6 (Prop_lut6_I0_O)        0.120     5.352 r  addf0/operator/RightShifterComponent/level4_c1[25]_i_2/O
                         net (fo=7, routed)           0.168     5.520    addf0/operator/RightShifterComponent/_inferred__1/i__carry__0
    SLICE_X19Y126        LUT4 (Prop_lut4_I0_O)        0.043     5.563 r  addf0/operator/RightShifterComponent/level4_c1[24]_i_1/O
                         net (fo=15, routed)          0.273     5.836    addf0/operator/RightShifterComponent/level4_c1[24]_i_1_n_0
    SLICE_X17Y125        FDRE                                         r  addf0/operator/RightShifterComponent/level4_c1_reg[21]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        5.690     5.690 r  
                                                      0.000     5.690 r  clk (IN)
                         net (fo=1378, unset)         0.483     6.173    addf0/operator/RightShifterComponent/clk
    SLICE_X17Y125        FDRE                                         r  addf0/operator/RightShifterComponent/level4_c1_reg[21]/C
                         clock pessimism              0.000     6.173    
                         clock uncertainty           -0.035     6.137    
    SLICE_X17Y125        FDRE (Setup_fdre_C_R)       -0.295     5.842    addf0/operator/RightShifterComponent/level4_c1_reg[21]
  -------------------------------------------------------------------
                         required time                          5.842    
                         arrival time                          -5.836    
  -------------------------------------------------------------------
                         slack                                  0.006    




