/// Handlers for the misc, flag-manipulation, and system families:
/// `swap` / `nop`, `clc` / `sec` / `cli` / `sei` / `clv`, and
/// `int` / `rti` / `brk` / `hlt`. `int` reuses the interrupt-
/// entry path so software interrupts and faults share one
/// implementation.
const vm_mod = @import("../vm.zig");
const dispatch = @import("../dispatch.zig");
const VM = vm_mod.VM;
const StepResult = dispatch.StepResult;

const ok = StepResult.cont;

fn fault(vm: *VM, vector: dispatch.Vector) StepResult {
    return dispatch.raiseFault(vm, vector);
}

// ---------- misc ----------

/// `0x90` — `swap Reg, Reg` → atomic swap.
pub fn swap(vm: *VM) StepResult {
    const ip = vm.regs.read(.ip);
    const a_idx = vm.readByte(ip +% 1);
    const b_idx = vm.readByte(ip +% 2);
    const a = vm.regs.readByIndex(a_idx) orelse return fault(vm, .invalid_register);
    const b = vm.regs.readByIndex(b_idx) orelse return fault(vm, .invalid_register);
    if (!vm.regs.writeByIndex(a_idx, b)) return fault(vm, .invalid_register);
    if (!vm.regs.writeByIndex(b_idx, a)) return fault(vm, .invalid_register);
    return ok;
}

/// `0x91` — `nop`.
pub fn nop(vm: *VM) StepResult {
    _ = vm;
    return ok;
}

// ---------- flag manipulation ----------

/// `0xA0` — `clc` → `flg.C ← 0`.
pub fn clc(vm: *VM) StepResult {
    vm.regs.setFlag(.carry, false);
    return ok;
}

/// `0xA1` — `sec` → `flg.C ← 1`.
pub fn sec(vm: *VM) StepResult {
    vm.regs.setFlag(.carry, true);
    return ok;
}

/// `0xA2` — `cli` → `flg.I ← 0` (enable interrupts globally).
pub fn cli(vm: *VM) StepResult {
    vm.regs.setFlag(.interrupt_disable, false);
    return ok;
}

/// `0xA3` — `sei` → `flg.I ← 1` (block interrupts globally).
pub fn sei(vm: *VM) StepResult {
    vm.regs.setFlag(.interrupt_disable, true);
    return ok;
}

/// `0xA4` — `clv` → `flg.V ← 0`.
pub fn clv(vm: *VM) StepResult {
    vm.regs.setFlag(.overflow, false);
    return ok;
}

// ---------- system ----------

/// `0xFC` — `int Imm8` → software interrupt: pushes the
/// post-instruction `ip`, then `fp` / `flg`, sets `flg.I`, jumps
/// to `mem[0x1000 + 2*imm]`. Shares the entry sequence with
/// VM-emitted faults.
pub fn intImm8(vm: *VM) StepResult {
    const ip = vm.regs.read(.ip);
    const vector_byte = vm.readByte(ip +% 1);
    // Advance ip so the saved return address points at the
    // instruction AFTER int N, not at int itself.
    vm.regs.write(.ip, ip +% 2);
    const vector: dispatch.Vector = @enumFromInt(vector_byte);
    return dispatch.raiseFault(vm, vector);
}

/// `0xFD` — `rti` → pop `flg` / `fp` / `ip` (reverse push
/// order) and resume.
pub fn rti(vm: *VM) StepResult {
    const flg = dispatch.popWord(vm);
    const fp = dispatch.popWord(vm);
    const ret_ip = dispatch.popWord(vm);
    vm.regs.write(.flg, flg);
    vm.regs.write(.fp, fp);
    vm.regs.write(.ip, ret_ip);
    return .branched;
}

/// `0xFE` — `brk` → resumable breakpoint event. Returns
/// `.breakpoint`; `step` auto-advances `ip` past the brk so the
/// host can resume by calling `run` again.
pub fn brk(vm: *VM) StepResult {
    _ = vm;
    return .breakpoint;
}

/// `0xFF` — `hlt` → terminal halt; the program is done.
pub fn hlt(vm: *VM) StepResult {
    _ = vm;
    return .halted;
}

// ---------- syscall (host-callback) ----------

/// Host-callback syscall identifiers. The `sys imm8` opcode
/// dispatches on this number; unknown ids raise the
/// `invalid_opcode` fault. See `gero.vm.VM.host` for the sinks
/// these syscalls write to.
pub const SyscallId = enum(u8) {
    /// `acu` = address in memory of a null-terminated byte string;
    /// the bytes (excluding the trailing `\0`) get written to
    /// `host.out`.
    print_str = 0x01,
    /// `acu` = signed 16-bit value, formatted as decimal into
    /// `host.out`.
    print_int = 0x02,
    /// `acu` low byte → `host.out` as a raw character.
    print_char = 0x03,
    /// Writes a single `\n` byte to `host.out`. No args.
    print_newline = 0x04,
    /// Open-enum tail — unknown syscall ids coerce here and the
    /// `sys` handler routes them to the `invalid_opcode` fault.
    _,
};

/// `0xFB` — `sys imm8` → host-callback syscall. Reads the
/// syscall id from the operand byte, dispatches to a fixed
/// handler. Output syscalls are silent no-ops when
/// `vm.host.out` is `null`. Writer failures and unknown
/// syscall ids both raise the `invalid_opcode` fault.
pub fn sys(vm: *VM) StepResult {
    const ip = vm.regs.read(.ip);
    const id_byte = vm.readByte(ip +% 1);
    // safety: enum payload is u8 — every value round-trips, even
    // unrecognized ones via the `else` arm below.
    const id: SyscallId = @enumFromInt(id_byte);
    const writer = vm.host.out orelse return ok;
    switch (id) {
        .print_str => printStr(vm, writer) catch return fault(vm, .invalid_opcode),
        .print_int => {
            // safety: r0 is u16; bit-cast to i16 for signed-decimal output.
            const v: i16 = @bitCast(vm.regs.read(.acu));
            writer.print("{d}", .{v}) catch return fault(vm, .invalid_opcode);
        },
        .print_char => {
            // safety: r0 is u16; the print_char syscall writes the low byte only.
            const byte: u8 = @intCast(vm.regs.read(.acu) & 0xFF);
            writer.writeByte(byte) catch return fault(vm, .invalid_opcode);
        },
        .print_newline => writer.writeByte('\n') catch return fault(vm, .invalid_opcode),
        // Unknown id — open-enum coercion picks this up; future
        // syscall ids should add an arm above.
        _ => return fault(vm, .invalid_opcode),
    }
    return ok;
}

fn printStr(vm: *VM, writer: *@import("std").Io.Writer) !void {
    var addr: u16 = vm.regs.read(.acu);
    while (true) {
        const b = vm.readByte(addr);
        if (b == 0) break;
        try writer.writeByte(b);
        addr +%= 1;
    }
}
