INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Dell/fpga/uart/uart_proj/try_receiver_1/try_receiver_1.gen/sources_1/ip/clk_wiz_0/clk_wiz_0_clk_wiz.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module clk_wiz_0_clk_wiz
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Dell/fpga/uart/uart_proj/try_receiver_1/try_receiver_1.gen/sources_1/ip/clk_wiz_0/clk_wiz_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module clk_wiz_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Dell/fpga/uart/uart_proj/try_receiver_1/try_receiver_1.gen/sources_1/ip/ila_0/sim/ila_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ila_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Dell/fpga/uart/uart_proj/try_receiver_1/try_receiver_1.gen/sources_1/ip/vio_0/sim/vio_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module vio_0
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Dell/fpga/uart/uart_proj/try_receiver_1/try_receiver_1.srcs/sources_1/imports/receiver/seven_segment_drive.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module seven_seg_drive
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Dell/fpga/uart/uart_proj/try_receiver_1/try_receiver_1.srcs/sources_1/imports/receiver/uart_rx_complete.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module uart_rx
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Dell/fpga/uart/uart_proj/try_receiver_1/try_receiver_1.srcs/sources_1/imports/receiver/Rtop_controller.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top_controller
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Dell/fpga/uart/uart_proj/try_receiver_1/try_receiver_1.sim/sim_1/behav/xsim/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
