vhdl xil_defaultlib  \
"../../../bd/design_1/ip/design_1_ddr4_0_1/bd_0/ip/ip_0/sim/bd_382b_microblaze_I_0.vhd" \
"../../../bd/design_1/ip/design_1_ddr4_0_1/bd_0/ip/ip_1/sim/bd_382b_rst_0_0.vhd" \
"../../../bd/design_1/ip/design_1_ddr4_0_1/bd_0/ip/ip_2/sim/bd_382b_ilmb_0.vhd" \
"../../../bd/design_1/ip/design_1_ddr4_0_1/bd_0/ip/ip_3/sim/bd_382b_dlmb_0.vhd" \
"../../../bd/design_1/ip/design_1_ddr4_0_1/bd_0/ip/ip_4/sim/bd_382b_dlmb_cntlr_0.vhd" \
"../../../bd/design_1/ip/design_1_ddr4_0_1/bd_0/ip/ip_5/sim/bd_382b_ilmb_cntlr_0.vhd" \
"../../../bd/design_1/ip/design_1_ddr4_0_1/bd_0/ip/ip_7/sim/bd_382b_second_dlmb_cntlr_0.vhd" \
"../../../bd/design_1/ip/design_1_ddr4_0_1/bd_0/ip/ip_8/sim/bd_382b_second_ilmb_cntlr_0.vhd" \
"../../../bd/design_1/ip/design_1_ddr4_0_1/bd_0/ip/ip_10/sim/bd_382b_iomodule_0_0.vhd" \
"../../../bd/design_1/ip/design_1_util_ds_buf_0_0/util_ds_buf.vhd" \
"../../../bd/design_1/ip/design_1_util_ds_buf_0_0/sim/design_1_util_ds_buf_0_0.vhd" \
"../../../bd/design_1/ip/design_1_rst_ddr4_0_333M_0/sim/design_1_rst_ddr4_0_333M_0.vhd" \
"../../../bd/design_1/ip/design_1_axi_smc_0/bd_0/ip/ip_1/sim/bd_afc3_psr0_0.vhd" \
"../../../bd/design_1/ip/design_1_axi_smc_0/bd_0/ip/ip_2/sim/bd_afc3_psr_aclk_0.vhd" \
"../../../bd/design_1/ip/design_1_axi_smc_0/bd_0/ip/ip_3/sim/bd_afc3_psr_aclk1_0.vhd" \

# Do not sort compile order
nosort
