{  "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 0 }
{  "Info" "IQEXE_START_BANNER_PRODUCT" "Timing Analyzer " "Info: Running Quartus II Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 3.0 Build 245 10/09/2003 Service Pack 2 SJ Full Version " "Info: Version 3.0 Build 245 10/09/2003 Service Pack 2 SJ Full Version" {  } {  } 0} { "Info" "IQEXE_START_BANNER_TIME" "Tue Apr 13 16:08:45 2004 " "Info: Processing started: Tue Apr 13 16:08:45 2004" {  } {  } 0}  } {  } 0 }
{  "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_tan --import_settings_files=off --export_settings_files=off dip_leds_test -c dip_leds_test --timing_analysis_only " "Info: Command: quartus_tan --import_settings_files=off --export_settings_files=off dip_leds_test -c dip_leds_test --timing_analysis_only" {  } {  } 0 }
{  "Info" "ITDB_FULL_TPD_RESULT" "dip3 status_led 7.862 ns Longest " "Info: Longest tpd from source pin dip3 to destination pin status_led is 7.862 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.927 ns) 0.927 ns dip3 1 PIN Pin_A8 " "Info: 1: + IC(0.000 ns) + CELL(0.927 ns) = 0.927 ns; Loc. = Pin_A8; PIN Node = 'dip3'" {  } { { "C:\\scuba2_repository\\cards\\clk_card\\dip_leds_test\\synth\\db\\dip_leds_test_cmp.qrpt" "" "" { Report "C:\\scuba2_repository\\cards\\clk_card\\dip_leds_test\\synth\\db\\dip_leds_test_cmp.qrpt" Compiler "dip_leds_test" "UNKNOWN" "V1" "C:\\scuba2_repository\\cards\\clk_card\\dip_leds_test\\synth\\db\\dip_leds_test.quartus_db" { Floorplan "" "" "" { dip3 } "NODE_NAME" } } } { "C:\\scuba2_repository\\cards\\clk_card\\dip_leds_test\\source\\rtl\\dip_leds_test.vhd" "" "" { Text "C:\\scuba2_repository\\cards\\clk_card\\dip_leds_test\\source\\rtl\\dip_leds_test.vhd" 24 -1 0 } }  } 0} { "Info" "ITDB_NODE_DELAY" "IC(4.316 ns) + CELL(2.619 ns) 7.862 ns status_led 2 PIN Pin_AC24 " "Info: 2: + IC(4.316 ns) + CELL(2.619 ns) = 7.862 ns; Loc. = Pin_AC24; PIN Node = 'status_led'" {  } { { "C:\\scuba2_repository\\cards\\clk_card\\dip_leds_test\\synth\\db\\dip_leds_test_cmp.qrpt" "" "" { Report "C:\\scuba2_repository\\cards\\clk_card\\dip_leds_test\\synth\\db\\dip_leds_test_cmp.qrpt" Compiler "dip_leds_test" "UNKNOWN" "V1" "C:\\scuba2_repository\\cards\\clk_card\\dip_leds_test\\synth\\db\\dip_leds_test.quartus_db" { Floorplan "" "" "6.935 ns" { dip3 status_led } "NODE_NAME" } } } { "C:\\scuba2_repository\\cards\\clk_card\\dip_leds_test\\source\\rtl\\dip_leds_test.vhd" "" "" { Text "C:\\scuba2_repository\\cards\\clk_card\\dip_leds_test\\source\\rtl\\dip_leds_test.vhd" 27 -1 0 } }  } 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.546 ns " "Info: Total cell delay = 3.546 ns" {  } {  } 0} { "Info" "ITDB_TOTAL_IC_DELAY" "4.316 ns " "Info: Total interconnect delay = 4.316 ns" {  } {  } 0}  } { { "C:\\scuba2_repository\\cards\\clk_card\\dip_leds_test\\synth\\db\\dip_leds_test_cmp.qrpt" "" "" { Report "C:\\scuba2_repository\\cards\\clk_card\\dip_leds_test\\synth\\db\\dip_leds_test_cmp.qrpt" Compiler "dip_leds_test" "UNKNOWN" "V1" "C:\\scuba2_repository\\cards\\clk_card\\dip_leds_test\\synth\\db\\dip_leds_test.quartus_db" { Floorplan "" "" "7.862 ns" { dip3 dip3~out0 status_led } "NODE_NAME" } } }  } 0 }
{  "Info" "ITDB_FULL_TPD_RESULT" "dip4 pow_ok_led 7.756 ns Shortest " "Info: Shortest tpd from source pin dip4 to destination pin pow_ok_led is 7.756 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.927 ns) 0.927 ns dip4 1 PIN Pin_A9 " "Info: 1: + IC(0.000 ns) + CELL(0.927 ns) = 0.927 ns; Loc. = Pin_A9; PIN Node = 'dip4'" {  } { { "C:\\scuba2_repository\\cards\\clk_card\\dip_leds_test\\synth\\db\\dip_leds_test_cmp.qrpt" "" "" { Report "C:\\scuba2_repository\\cards\\clk_card\\dip_leds_test\\synth\\db\\dip_leds_test_cmp.qrpt" Compiler "dip_leds_test" "UNKNOWN" "V1" "C:\\scuba2_repository\\cards\\clk_card\\dip_leds_test\\synth\\db\\dip_leds_test.quartus_db" { Floorplan "" "" "" { dip4 } "NODE_NAME" } } } { "C:\\scuba2_repository\\cards\\clk_card\\dip_leds_test\\source\\rtl\\dip_leds_test.vhd" "" "" { Text "C:\\scuba2_repository\\cards\\clk_card\\dip_leds_test\\source\\rtl\\dip_leds_test.vhd" 25 -1 0 } }  } 0} { "Info" "ITDB_NODE_DELAY" "IC(4.210 ns) + CELL(2.619 ns) 7.756 ns pow_ok_led 2 PIN Pin_AC23 " "Info: 2: + IC(4.210 ns) + CELL(2.619 ns) = 7.756 ns; Loc. = Pin_AC23; PIN Node = 'pow_ok_led'" {  } { { "C:\\scuba2_repository\\cards\\clk_card\\dip_leds_test\\synth\\db\\dip_leds_test_cmp.qrpt" "" "" { Report "C:\\scuba2_repository\\cards\\clk_card\\dip_leds_test\\synth\\db\\dip_leds_test_cmp.qrpt" Compiler "dip_leds_test" "UNKNOWN" "V1" "C:\\scuba2_repository\\cards\\clk_card\\dip_leds_test\\synth\\db\\dip_leds_test.quartus_db" { Floorplan "" "" "6.829 ns" { dip4 pow_ok_led } "NODE_NAME" } } } { "C:\\scuba2_repository\\cards\\clk_card\\dip_leds_test\\source\\rtl\\dip_leds_test.vhd" "" "" { Text "C:\\scuba2_repository\\cards\\clk_card\\dip_leds_test\\source\\rtl\\dip_leds_test.vhd" 28 -1 0 } }  } 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.546 ns " "Info: Total cell delay = 3.546 ns" {  } {  } 0} { "Info" "ITDB_TOTAL_IC_DELAY" "4.210 ns " "Info: Total interconnect delay = 4.210 ns" {  } {  } 0}  } { { "C:\\scuba2_repository\\cards\\clk_card\\dip_leds_test\\synth\\db\\dip_leds_test_cmp.qrpt" "" "" { Report "C:\\scuba2_repository\\cards\\clk_card\\dip_leds_test\\synth\\db\\dip_leds_test_cmp.qrpt" Compiler "dip_leds_test" "UNKNOWN" "V1" "C:\\scuba2_repository\\cards\\clk_card\\dip_leds_test\\synth\\db\\dip_leds_test.quartus_db" { Floorplan "" "" "7.756 ns" { dip4 dip4~out0 pow_ok_led } "NODE_NAME" } } }  } 0 }
{  "Info" "IQEXE_ERROR_COUNT" "Timing Analyzer 0 s 0 s " "Info: Quartus II Timing Analyzer was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_BANNER_TIME" "Tue Apr 13 16:08:46 2004 " "Info: Processing ended: Tue Apr 13 16:08:46 2004" {  } {  } 0} { "Info" "IQEXE_ELAPSED_TIME" "00:00:00 " "Info: Elapsed time: 00:00:00" {  } {  } 0}  } {  } 0 }
{  "Info" "IQCU_REPORT_WRITTEN_TO" "dip_leds_test.tan.rpt " "Info: Writing report file dip_leds_test.tan.rpt" {  } {  } 0 }
