// ==============================================================
// RTL generated by Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
// Version: 2020.2
// Copyright (C) Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
// 
// ===========================================================

`timescale 1 ns / 1 ps 

module bd_v_multi_scaler_0_0_hscale_polyphase (
        ap_clk,
        ap_rst,
        ap_start,
        ap_done,
        ap_idle,
        ap_ready,
        ap_ce,
        FiltCoeff_address0,
        FiltCoeff_ce0,
        FiltCoeff_q0,
        FiltCoeff1_address0,
        FiltCoeff1_ce0,
        FiltCoeff1_q0,
        FiltCoeff12_address0,
        FiltCoeff12_ce0,
        FiltCoeff12_q0,
        FiltCoeff13_address0,
        FiltCoeff13_ce0,
        FiltCoeff13_q0,
        FiltCoeff2_address0,
        FiltCoeff2_ce0,
        FiltCoeff2_q0,
        FiltCoeff24_address0,
        FiltCoeff24_ce0,
        FiltCoeff24_q0,
        FiltCoeff3_address0,
        FiltCoeff3_ce0,
        FiltCoeff3_q0,
        FiltCoeff35_address0,
        FiltCoeff35_ce0,
        FiltCoeff35_q0,
        FiltCoeff4_address0,
        FiltCoeff4_ce0,
        FiltCoeff4_q0,
        FiltCoeff46_address0,
        FiltCoeff46_ce0,
        FiltCoeff46_q0,
        FiltCoeff5_address0,
        FiltCoeff5_ce0,
        FiltCoeff5_q0,
        FiltCoeff57_address0,
        FiltCoeff57_ce0,
        FiltCoeff57_q0,
        p_read,
        p_read1,
        p_read2,
        p_read3,
        p_read4,
        p_read5,
        p_read6,
        p_read7,
        p_read8,
        p_read9,
        p_read10,
        p_read11,
        p_read12,
        p_read13,
        p_read14,
        p_read15,
        p_read16,
        p_read17,
        p_read18,
        p_read19,
        p_read20,
        p_read21,
        p_read22,
        p_read23,
        p_read24,
        p_read25,
        p_read26,
        p_read27,
        p_read28,
        p_read29,
        PhasesH_0_read,
        PhasesH_1_read,
        p_read230,
        p_read331,
        ap_return_0,
        ap_return_1,
        ap_return_2,
        ap_return_3,
        ap_return_4,
        ap_return_5
);

parameter    ap_ST_fsm_pp0_stage0 = 1'd1;

input   ap_clk;
input   ap_rst;
input   ap_start;
output   ap_done;
output   ap_idle;
output   ap_ready;
input   ap_ce;
output  [5:0] FiltCoeff_address0;
output   FiltCoeff_ce0;
input  [15:0] FiltCoeff_q0;
output  [5:0] FiltCoeff1_address0;
output   FiltCoeff1_ce0;
input  [15:0] FiltCoeff1_q0;
output  [5:0] FiltCoeff12_address0;
output   FiltCoeff12_ce0;
input  [15:0] FiltCoeff12_q0;
output  [5:0] FiltCoeff13_address0;
output   FiltCoeff13_ce0;
input  [15:0] FiltCoeff13_q0;
output  [5:0] FiltCoeff2_address0;
output   FiltCoeff2_ce0;
input  [15:0] FiltCoeff2_q0;
output  [5:0] FiltCoeff24_address0;
output   FiltCoeff24_ce0;
input  [15:0] FiltCoeff24_q0;
output  [5:0] FiltCoeff3_address0;
output   FiltCoeff3_ce0;
input  [15:0] FiltCoeff3_q0;
output  [5:0] FiltCoeff35_address0;
output   FiltCoeff35_ce0;
input  [15:0] FiltCoeff35_q0;
output  [5:0] FiltCoeff4_address0;
output   FiltCoeff4_ce0;
input  [15:0] FiltCoeff4_q0;
output  [5:0] FiltCoeff46_address0;
output   FiltCoeff46_ce0;
input  [15:0] FiltCoeff46_q0;
output  [5:0] FiltCoeff5_address0;
output   FiltCoeff5_ce0;
input  [15:0] FiltCoeff5_q0;
output  [5:0] FiltCoeff57_address0;
output   FiltCoeff57_ce0;
input  [15:0] FiltCoeff57_q0;
input  [7:0] p_read;
input  [7:0] p_read1;
input  [7:0] p_read2;
input  [7:0] p_read3;
input  [7:0] p_read4;
input  [7:0] p_read5;
input  [7:0] p_read6;
input  [7:0] p_read7;
input  [7:0] p_read8;
input  [7:0] p_read9;
input  [7:0] p_read10;
input  [7:0] p_read11;
input  [7:0] p_read12;
input  [7:0] p_read13;
input  [7:0] p_read14;
input  [7:0] p_read15;
input  [7:0] p_read16;
input  [7:0] p_read17;
input  [7:0] p_read18;
input  [7:0] p_read19;
input  [7:0] p_read20;
input  [7:0] p_read21;
input  [7:0] p_read22;
input  [7:0] p_read23;
input  [7:0] p_read24;
input  [7:0] p_read25;
input  [7:0] p_read26;
input  [7:0] p_read27;
input  [7:0] p_read28;
input  [7:0] p_read29;
input  [5:0] PhasesH_0_read;
input  [5:0] PhasesH_1_read;
input  [1:0] p_read230;
input  [1:0] p_read331;
output  [7:0] ap_return_0;
output  [7:0] ap_return_1;
output  [7:0] ap_return_2;
output  [7:0] ap_return_3;
output  [7:0] ap_return_4;
output  [7:0] ap_return_5;

reg ap_done;
reg ap_idle;
reg ap_ready;
reg FiltCoeff_ce0;
reg FiltCoeff1_ce0;
reg FiltCoeff12_ce0;
reg FiltCoeff13_ce0;
reg FiltCoeff2_ce0;
reg FiltCoeff24_ce0;
reg FiltCoeff3_ce0;
reg FiltCoeff35_ce0;
reg FiltCoeff4_ce0;
reg FiltCoeff46_ce0;
reg FiltCoeff5_ce0;
reg FiltCoeff57_ce0;

(* fsm_encoding = "none" *) reg   [0:0] ap_CS_fsm;
wire    ap_CS_fsm_pp0_stage0;
wire    ap_enable_reg_pp0_iter0;
wire    ap_block_pp0_stage0;
reg    ap_enable_reg_pp0_iter1;
reg    ap_enable_reg_pp0_iter2;
reg    ap_enable_reg_pp0_iter3;
reg    ap_enable_reg_pp0_iter4;
reg    ap_enable_reg_pp0_iter5;
reg    ap_enable_reg_pp0_iter6;
reg    ap_enable_reg_pp0_iter7;
reg    ap_enable_reg_pp0_iter8;
reg    ap_enable_reg_pp0_iter9;
reg    ap_idle_pp0;
wire    ap_block_state1_pp0_stage0_iter0;
wire    ap_block_state2_pp0_stage0_iter1;
wire    ap_block_state3_pp0_stage0_iter2;
wire    ap_block_state4_pp0_stage0_iter3;
wire    ap_block_state5_pp0_stage0_iter4;
wire    ap_block_state6_pp0_stage0_iter5;
wire    ap_block_state7_pp0_stage0_iter6;
wire    ap_block_state8_pp0_stage0_iter7;
wire    ap_block_state9_pp0_stage0_iter8;
wire    ap_block_state10_pp0_stage0_iter9;
wire    ap_block_pp0_stage0_11001;
reg   [1:0] p_read_2_reg_2356;
reg   [1:0] p_read_3_reg_2365;
reg   [7:0] p_read_4_reg_2374;
reg   [7:0] p_read_4_reg_2374_pp0_iter1_reg;
reg   [7:0] p_read_5_reg_2390;
reg   [7:0] p_read_5_reg_2390_pp0_iter1_reg;
reg   [7:0] p_read_6_reg_2406;
reg   [7:0] p_read_6_reg_2406_pp0_iter1_reg;
reg   [7:0] p_read_7_reg_2422;
reg   [7:0] p_read_7_reg_2422_pp0_iter1_reg;
reg   [7:0] p_read_8_reg_2430;
reg   [7:0] p_read_8_reg_2430_pp0_iter1_reg;
reg   [7:0] p_read_9_reg_2438;
reg   [7:0] p_read_9_reg_2438_pp0_iter1_reg;
reg   [7:0] p_read_10_reg_2446;
reg   [7:0] p_read_10_reg_2446_pp0_iter1_reg;
reg   [7:0] p_read_11_reg_2456;
reg   [7:0] p_read_11_reg_2456_pp0_iter1_reg;
reg   [7:0] p_read_12_reg_2466;
reg   [7:0] p_read_12_reg_2466_pp0_iter1_reg;
reg   [7:0] p_read_13_reg_2476;
reg   [7:0] p_read_13_reg_2476_pp0_iter1_reg;
reg   [7:0] p_read_14_reg_2488;
reg   [7:0] p_read_14_reg_2488_pp0_iter1_reg;
reg   [7:0] p_read_15_reg_2500;
reg   [7:0] p_read_15_reg_2500_pp0_iter1_reg;
reg   [7:0] p_read_16_reg_2512;
reg   [7:0] p_read_16_reg_2512_pp0_iter1_reg;
reg   [7:0] p_read_17_reg_2526;
reg   [7:0] p_read_17_reg_2526_pp0_iter1_reg;
reg   [7:0] p_read_18_reg_2540;
reg   [7:0] p_read_18_reg_2540_pp0_iter1_reg;
reg   [7:0] p_read_19_reg_2554;
reg   [7:0] p_read_19_reg_2554_pp0_iter1_reg;
reg   [7:0] p_read_20_reg_2568;
reg   [7:0] p_read_20_reg_2568_pp0_iter1_reg;
reg   [7:0] p_read_21_reg_2582;
reg   [7:0] p_read_21_reg_2582_pp0_iter1_reg;
reg   [7:0] p_read_22_reg_2596;
reg   [7:0] p_read_22_reg_2596_pp0_iter1_reg;
reg   [7:0] p_read_23_reg_2608;
reg   [7:0] p_read_23_reg_2608_pp0_iter1_reg;
reg   [7:0] p_read_24_reg_2620;
reg   [7:0] p_read_24_reg_2620_pp0_iter1_reg;
reg   [7:0] p_read_25_reg_2632;
reg   [7:0] p_read_25_reg_2632_pp0_iter1_reg;
reg   [7:0] p_read_26_reg_2642;
reg   [7:0] p_read_26_reg_2642_pp0_iter1_reg;
reg   [7:0] p_read_27_reg_2652;
reg   [7:0] p_read_27_reg_2652_pp0_iter1_reg;
reg   [7:0] p_read_28_reg_2662;
reg   [7:0] p_read_28_reg_2662_pp0_iter1_reg;
reg   [7:0] p_read_29_reg_2670;
reg   [7:0] p_read_29_reg_2670_pp0_iter1_reg;
reg   [7:0] p_read_30_reg_2678;
reg   [7:0] p_read_30_reg_2678_pp0_iter1_reg;
reg   [7:0] p_read_31_reg_2686;
reg   [7:0] p_read_32_reg_2692;
reg   [7:0] p_read93_reg_2698;
wire   [63:0] idxprom5_0_fu_504_p1;
reg   [63:0] idxprom5_0_reg_2704;
reg   [63:0] idxprom5_0_reg_2704_pp0_iter1_reg;
reg   [63:0] idxprom5_0_reg_2704_pp0_iter2_reg;
reg   [63:0] idxprom5_0_reg_2704_pp0_iter3_reg;
reg   [63:0] idxprom5_0_reg_2704_pp0_iter4_reg;
wire   [63:0] idxprom5_1_fu_509_p1;
reg   [63:0] idxprom5_1_reg_2718;
reg   [63:0] idxprom5_1_reg_2718_pp0_iter1_reg;
reg   [63:0] idxprom5_1_reg_2718_pp0_iter2_reg;
reg   [63:0] idxprom5_1_reg_2718_pp0_iter3_reg;
reg   [63:0] idxprom5_1_reg_2718_pp0_iter4_reg;
wire  signed [23:0] sext_ln215_fu_537_p1;
wire   [0:0] icmp_ln215_fu_541_p2;
reg   [0:0] icmp_ln215_reg_2749;
wire   [0:0] icmp_ln215_1_fu_546_p2;
reg   [0:0] icmp_ln215_1_reg_2754;
wire   [0:0] icmp_ln215_2_fu_551_p2;
reg   [0:0] icmp_ln215_2_reg_2774;
wire   [0:0] icmp_ln215_3_fu_556_p2;
reg   [0:0] icmp_ln215_3_reg_2779;
wire  signed [23:0] sext_ln215_11_fu_624_p1;
wire   [0:0] icmp_ln215_4_fu_628_p2;
reg   [0:0] icmp_ln215_4_reg_2826;
wire   [0:0] icmp_ln215_5_fu_633_p2;
reg   [0:0] icmp_ln215_5_reg_2831;
wire   [0:0] icmp_ln215_7_fu_643_p2;
reg   [0:0] icmp_ln215_7_reg_2851;
wire   [0:0] or_ln215_3_fu_648_p2;
reg   [0:0] or_ln215_3_reg_2870;
wire  signed [23:0] sext_ln215_6_fu_737_p1;
wire   [7:0] select_ln215_7_fu_759_p3;
reg   [7:0] select_ln215_7_reg_2917;
wire   [7:0] select_ln215_11_fu_784_p3;
reg   [7:0] select_ln215_11_reg_2922;
reg   [7:0] select_ln215_11_reg_2922_pp0_iter3_reg;
wire   [7:0] select_ln215_15_fu_809_p3;
reg   [7:0] select_ln215_15_reg_2927;
reg   [7:0] select_ln215_15_reg_2927_pp0_iter3_reg;
reg   [7:0] select_ln215_15_reg_2927_pp0_iter4_reg;
wire   [7:0] select_ln215_19_fu_834_p3;
reg   [7:0] select_ln215_19_reg_2932;
reg   [7:0] select_ln215_19_reg_2932_pp0_iter3_reg;
reg   [7:0] select_ln215_19_reg_2932_pp0_iter4_reg;
reg   [7:0] select_ln215_19_reg_2932_pp0_iter5_reg;
wire   [7:0] select_ln215_27_fu_888_p3;
reg   [7:0] select_ln215_27_reg_2942;
wire   [7:0] select_ln215_31_fu_913_p3;
reg   [7:0] select_ln215_31_reg_2947;
reg   [7:0] select_ln215_31_reg_2947_pp0_iter3_reg;
wire   [7:0] select_ln215_35_fu_938_p3;
reg   [7:0] select_ln215_35_reg_2952;
reg   [7:0] select_ln215_35_reg_2952_pp0_iter3_reg;
reg   [7:0] select_ln215_35_reg_2952_pp0_iter4_reg;
wire   [7:0] select_ln215_39_fu_963_p3;
reg   [7:0] select_ln215_39_reg_2957;
reg   [7:0] select_ln215_39_reg_2957_pp0_iter3_reg;
reg   [7:0] select_ln215_39_reg_2957_pp0_iter4_reg;
reg   [7:0] select_ln215_39_reg_2957_pp0_iter5_reg;
wire   [7:0] select_ln215_47_fu_1017_p3;
reg   [7:0] select_ln215_47_reg_2967;
wire   [7:0] select_ln215_51_fu_1042_p3;
reg   [7:0] select_ln215_51_reg_2972;
reg   [7:0] select_ln215_51_reg_2972_pp0_iter3_reg;
wire   [7:0] select_ln215_55_fu_1067_p3;
reg   [7:0] select_ln215_55_reg_2977;
reg   [7:0] select_ln215_55_reg_2977_pp0_iter3_reg;
reg   [7:0] select_ln215_55_reg_2977_pp0_iter4_reg;
wire   [7:0] select_ln215_59_fu_1092_p3;
reg   [7:0] select_ln215_59_reg_2982;
reg   [7:0] select_ln215_59_reg_2982_pp0_iter3_reg;
reg   [7:0] select_ln215_59_reg_2982_pp0_iter4_reg;
reg   [7:0] select_ln215_59_reg_2982_pp0_iter5_reg;
wire  signed [23:0] sext_ln215_12_fu_1136_p1;
wire   [7:0] select_ln215_67_fu_1157_p3;
reg   [7:0] select_ln215_67_reg_3004;
wire   [7:0] select_ln215_71_fu_1181_p3;
reg   [7:0] select_ln215_71_reg_3009;
reg   [7:0] select_ln215_71_reg_3009_pp0_iter3_reg;
wire   [7:0] select_ln215_75_fu_1205_p3;
reg   [7:0] select_ln215_75_reg_3014;
reg   [7:0] select_ln215_75_reg_3014_pp0_iter3_reg;
reg   [7:0] select_ln215_75_reg_3014_pp0_iter4_reg;
wire   [7:0] select_ln215_79_fu_1229_p3;
reg   [7:0] select_ln215_79_reg_3019;
reg   [7:0] select_ln215_79_reg_3019_pp0_iter3_reg;
reg   [7:0] select_ln215_79_reg_3019_pp0_iter4_reg;
reg   [7:0] select_ln215_79_reg_3019_pp0_iter5_reg;
wire   [7:0] select_ln215_87_fu_1281_p3;
reg   [7:0] select_ln215_87_reg_3029;
wire   [7:0] select_ln215_91_fu_1305_p3;
reg   [7:0] select_ln215_91_reg_3034;
reg   [7:0] select_ln215_91_reg_3034_pp0_iter3_reg;
wire   [7:0] select_ln215_95_fu_1329_p3;
reg   [7:0] select_ln215_95_reg_3039;
reg   [7:0] select_ln215_95_reg_3039_pp0_iter3_reg;
reg   [7:0] select_ln215_95_reg_3039_pp0_iter4_reg;
wire   [7:0] select_ln215_99_fu_1353_p3;
reg   [7:0] select_ln215_99_reg_3044;
reg   [7:0] select_ln215_99_reg_3044_pp0_iter3_reg;
reg   [7:0] select_ln215_99_reg_3044_pp0_iter4_reg;
reg   [7:0] select_ln215_99_reg_3044_pp0_iter5_reg;
wire   [7:0] select_ln215_107_fu_1405_p3;
reg   [7:0] select_ln215_107_reg_3054;
wire   [7:0] select_ln215_111_fu_1429_p3;
reg   [7:0] select_ln215_111_reg_3059;
reg   [7:0] select_ln215_111_reg_3059_pp0_iter3_reg;
wire   [7:0] select_ln215_115_fu_1453_p3;
reg   [7:0] select_ln215_115_reg_3064;
reg   [7:0] select_ln215_115_reg_3064_pp0_iter3_reg;
reg   [7:0] select_ln215_115_reg_3064_pp0_iter4_reg;
wire   [7:0] select_ln215_119_fu_1477_p3;
reg   [7:0] select_ln215_119_reg_3069;
reg   [7:0] select_ln215_119_reg_3069_pp0_iter3_reg;
reg   [7:0] select_ln215_119_reg_3069_pp0_iter4_reg;
reg   [7:0] select_ln215_119_reg_3069_pp0_iter5_reg;
wire  signed [23:0] sext_ln215_7_fu_1487_p1;
wire  signed [23:0] sext_ln215_13_fu_1500_p1;
wire  signed [23:0] sext_ln215_8_fu_1516_p1;
wire  signed [23:0] sext_ln215_14_fu_1538_p1;
wire  signed [23:0] sext_ln215_9_fu_1560_p1;
wire  signed [23:0] sext_ln215_15_fu_1582_p1;
wire  signed [25:0] grp_fu_2140_p3;
wire  signed [23:0] sext_ln215_10_fu_1601_p1;
wire  signed [25:0] grp_fu_2148_p3;
wire  signed [25:0] grp_fu_2156_p3;
wire  signed [25:0] grp_fu_2164_p3;
wire  signed [23:0] sext_ln215_16_fu_1614_p1;
wire  signed [25:0] grp_fu_2172_p3;
wire  signed [25:0] grp_fu_2180_p3;
wire  signed [26:0] grp_fu_2242_p3;
wire  signed [26:0] grp_fu_2250_p3;
wire  signed [26:0] grp_fu_2258_p3;
wire  signed [26:0] grp_fu_2266_p3;
wire  signed [26:0] grp_fu_2274_p3;
wire  signed [26:0] grp_fu_2282_p3;
reg    ap_block_pp0_stage0_subdone;
wire   [3:0] zext_ln215_46_fu_514_p1;
wire   [7:0] tmp_fu_517_p12;
wire   [7:0] tmp_3_fu_561_p12;
wire   [7:0] tmp_4_fu_581_p12;
wire   [3:0] zext_ln215_64_fu_601_p1;
wire   [7:0] tmp_5_fu_604_p12;
wire   [0:0] icmp_ln215_6_fu_638_p2;
wire   [7:0] tmp_6_fu_654_p12;
wire   [7:0] tmp_7_fu_674_p12;
wire   [0:0] or_ln215_fu_699_p2;
wire   [7:0] select_ln215_fu_694_p3;
wire   [7:0] select_ln215_1_fu_703_p3;
wire   [0:0] or_ln215_1_fu_708_p2;
wire   [0:0] or_ln215_2_fu_720_p2;
wire   [7:0] select_ln215_2_fu_712_p3;
wire   [7:0] select_ln215_3_fu_726_p3;
wire   [7:0] select_ln215_4_fu_741_p3;
wire   [7:0] select_ln215_5_fu_746_p3;
wire   [7:0] select_ln215_6_fu_751_p3;
wire   [7:0] select_ln215_8_fu_766_p3;
wire   [7:0] select_ln215_9_fu_771_p3;
wire   [7:0] select_ln215_10_fu_776_p3;
wire   [7:0] select_ln215_12_fu_791_p3;
wire   [7:0] select_ln215_13_fu_796_p3;
wire   [7:0] select_ln215_14_fu_801_p3;
wire   [7:0] select_ln215_16_fu_816_p3;
wire   [7:0] select_ln215_17_fu_821_p3;
wire   [7:0] select_ln215_18_fu_826_p3;
wire   [7:0] select_ln215_20_fu_841_p3;
wire   [7:0] select_ln215_21_fu_846_p3;
wire   [7:0] select_ln215_22_fu_851_p3;
wire   [7:0] select_ln215_23_fu_859_p3;
wire   [7:0] select_ln215_24_fu_870_p3;
wire   [7:0] select_ln215_25_fu_875_p3;
wire   [7:0] select_ln215_26_fu_880_p3;
wire   [7:0] select_ln215_28_fu_895_p3;
wire   [7:0] select_ln215_29_fu_900_p3;
wire   [7:0] select_ln215_30_fu_905_p3;
wire   [7:0] select_ln215_32_fu_920_p3;
wire   [7:0] select_ln215_33_fu_925_p3;
wire   [7:0] select_ln215_34_fu_930_p3;
wire   [7:0] select_ln215_36_fu_945_p3;
wire   [7:0] select_ln215_37_fu_950_p3;
wire   [7:0] select_ln215_38_fu_955_p3;
wire   [7:0] select_ln215_40_fu_970_p3;
wire   [7:0] select_ln215_41_fu_975_p3;
wire   [7:0] select_ln215_42_fu_980_p3;
wire   [7:0] select_ln215_43_fu_988_p3;
wire   [7:0] select_ln215_44_fu_999_p3;
wire   [7:0] select_ln215_45_fu_1004_p3;
wire   [7:0] select_ln215_46_fu_1009_p3;
wire   [7:0] select_ln215_48_fu_1024_p3;
wire   [7:0] select_ln215_49_fu_1029_p3;
wire   [7:0] select_ln215_50_fu_1034_p3;
wire   [7:0] select_ln215_52_fu_1049_p3;
wire   [7:0] select_ln215_53_fu_1054_p3;
wire   [7:0] select_ln215_54_fu_1059_p3;
wire   [7:0] select_ln215_56_fu_1074_p3;
wire   [7:0] select_ln215_57_fu_1079_p3;
wire   [7:0] select_ln215_58_fu_1084_p3;
wire   [7:0] select_ln215_60_fu_1099_p3;
wire   [7:0] select_ln215_61_fu_1104_p3;
wire   [0:0] or_ln215_4_fu_1109_p2;
wire   [0:0] or_ln215_5_fu_1120_p2;
wire   [7:0] select_ln215_62_fu_1113_p3;
wire   [7:0] select_ln215_63_fu_1125_p3;
wire   [7:0] select_ln215_64_fu_1140_p3;
wire   [7:0] select_ln215_65_fu_1145_p3;
wire   [7:0] select_ln215_66_fu_1150_p3;
wire   [7:0] select_ln215_68_fu_1164_p3;
wire   [7:0] select_ln215_69_fu_1169_p3;
wire   [7:0] select_ln215_70_fu_1174_p3;
wire   [7:0] select_ln215_72_fu_1188_p3;
wire   [7:0] select_ln215_73_fu_1193_p3;
wire   [7:0] select_ln215_74_fu_1198_p3;
wire   [7:0] select_ln215_76_fu_1212_p3;
wire   [7:0] select_ln215_77_fu_1217_p3;
wire   [7:0] select_ln215_78_fu_1222_p3;
wire   [7:0] select_ln215_80_fu_1236_p3;
wire   [7:0] select_ln215_81_fu_1241_p3;
wire   [7:0] select_ln215_82_fu_1246_p3;
wire   [7:0] select_ln215_83_fu_1253_p3;
wire   [7:0] select_ln215_84_fu_1264_p3;
wire   [7:0] select_ln215_85_fu_1269_p3;
wire   [7:0] select_ln215_86_fu_1274_p3;
wire   [7:0] select_ln215_88_fu_1288_p3;
wire   [7:0] select_ln215_89_fu_1293_p3;
wire   [7:0] select_ln215_90_fu_1298_p3;
wire   [7:0] select_ln215_92_fu_1312_p3;
wire   [7:0] select_ln215_93_fu_1317_p3;
wire   [7:0] select_ln215_94_fu_1322_p3;
wire   [7:0] select_ln215_96_fu_1336_p3;
wire   [7:0] select_ln215_97_fu_1341_p3;
wire   [7:0] select_ln215_98_fu_1346_p3;
wire   [7:0] select_ln215_100_fu_1360_p3;
wire   [7:0] select_ln215_101_fu_1365_p3;
wire   [7:0] select_ln215_102_fu_1370_p3;
wire   [7:0] select_ln215_103_fu_1377_p3;
wire   [7:0] select_ln215_104_fu_1388_p3;
wire   [7:0] select_ln215_105_fu_1393_p3;
wire   [7:0] select_ln215_106_fu_1398_p3;
wire   [7:0] select_ln215_108_fu_1412_p3;
wire   [7:0] select_ln215_109_fu_1417_p3;
wire   [7:0] select_ln215_110_fu_1422_p3;
wire   [7:0] select_ln215_112_fu_1436_p3;
wire   [7:0] select_ln215_113_fu_1441_p3;
wire   [7:0] select_ln215_114_fu_1446_p3;
wire   [7:0] select_ln215_116_fu_1460_p3;
wire   [7:0] select_ln215_117_fu_1465_p3;
wire   [7:0] select_ln215_118_fu_1470_p3;
wire  signed [23:0] grp_fu_2032_p3;
wire  signed [23:0] grp_fu_2041_p3;
wire  signed [23:0] grp_fu_2050_p3;
wire  signed [23:0] grp_fu_2059_p3;
wire  signed [23:0] grp_fu_2068_p3;
wire  signed [23:0] grp_fu_2077_p3;
wire  signed [24:0] grp_fu_2086_p3;
wire  signed [24:0] grp_fu_2095_p3;
wire  signed [24:0] grp_fu_2104_p3;
wire  signed [24:0] grp_fu_2113_p3;
wire  signed [24:0] grp_fu_2122_p3;
wire  signed [24:0] grp_fu_2131_p3;
wire  signed [25:0] grp_fu_2188_p3;
wire  signed [25:0] grp_fu_2197_p3;
wire  signed [25:0] grp_fu_2206_p3;
wire  signed [25:0] grp_fu_2215_p3;
wire  signed [25:0] grp_fu_2224_p3;
wire  signed [25:0] grp_fu_2233_p3;
wire  signed [26:0] grp_fu_2290_p3;
wire   [6:0] tmp_22_fu_1649_p4;
wire   [0:0] tmp_21_fu_1642_p3;
wire   [0:0] xor_ln301_fu_1673_p2;
wire   [0:0] icmp_ln624_fu_1658_p2;
wire   [0:0] or_ln301_fu_1687_p2;
wire   [7:0] select_ln301_16_fu_1679_p3;
wire   [7:0] trunc_ln_fu_1664_p4;
wire  signed [26:0] grp_fu_2301_p3;
wire   [6:0] tmp_24_fu_1708_p4;
wire   [0:0] tmp_23_fu_1701_p3;
wire   [0:0] xor_ln301_6_fu_1732_p2;
wire   [0:0] icmp_ln624_1_fu_1717_p2;
wire   [0:0] or_ln301_6_fu_1746_p2;
wire   [7:0] select_ln301_17_fu_1738_p3;
wire   [7:0] trunc_ln301_s_fu_1723_p4;
wire  signed [26:0] grp_fu_2312_p3;
wire   [6:0] tmp_26_fu_1767_p4;
wire   [0:0] tmp_25_fu_1760_p3;
wire   [0:0] xor_ln301_7_fu_1791_p2;
wire   [0:0] icmp_ln624_2_fu_1776_p2;
wire   [0:0] or_ln301_7_fu_1805_p2;
wire   [7:0] select_ln301_18_fu_1797_p3;
wire   [7:0] trunc_ln301_1_fu_1782_p4;
wire  signed [26:0] grp_fu_2323_p3;
wire   [6:0] tmp_28_fu_1826_p4;
wire   [0:0] tmp_27_fu_1819_p3;
wire   [0:0] xor_ln301_8_fu_1850_p2;
wire   [0:0] icmp_ln624_3_fu_1835_p2;
wire   [0:0] or_ln301_8_fu_1864_p2;
wire   [7:0] select_ln301_19_fu_1856_p3;
wire   [7:0] trunc_ln301_2_fu_1841_p4;
wire  signed [26:0] grp_fu_2334_p3;
wire   [6:0] tmp_30_fu_1885_p4;
wire   [0:0] tmp_29_fu_1878_p3;
wire   [0:0] xor_ln301_9_fu_1909_p2;
wire   [0:0] icmp_ln624_4_fu_1894_p2;
wire   [0:0] or_ln301_9_fu_1923_p2;
wire   [7:0] select_ln301_20_fu_1915_p3;
wire   [7:0] trunc_ln301_3_fu_1900_p4;
wire  signed [26:0] grp_fu_2345_p3;
wire   [6:0] tmp_32_fu_1944_p4;
wire   [0:0] tmp_31_fu_1937_p3;
wire   [0:0] xor_ln301_10_fu_1968_p2;
wire   [0:0] icmp_ln624_5_fu_1953_p2;
wire   [0:0] or_ln301_10_fu_1982_p2;
wire   [7:0] select_ln301_21_fu_1974_p3;
wire   [7:0] trunc_ln301_4_fu_1959_p4;
wire   [7:0] select_ln301_fu_1693_p3;
wire   [7:0] select_ln301_11_fu_1752_p3;
wire   [7:0] select_ln301_12_fu_1811_p3;
wire   [7:0] select_ln301_13_fu_1870_p3;
wire   [7:0] select_ln301_14_fu_1929_p3;
wire   [7:0] select_ln301_15_fu_1988_p3;
wire   [7:0] grp_fu_2032_p0;
wire  signed [15:0] grp_fu_2032_p1;
wire   [12:0] grp_fu_2032_p2;
wire   [7:0] grp_fu_2041_p0;
wire  signed [15:0] grp_fu_2041_p1;
wire   [12:0] grp_fu_2041_p2;
wire   [7:0] grp_fu_2050_p0;
wire  signed [15:0] grp_fu_2050_p1;
wire   [12:0] grp_fu_2050_p2;
wire   [7:0] grp_fu_2059_p0;
wire  signed [15:0] grp_fu_2059_p1;
wire   [12:0] grp_fu_2059_p2;
wire   [7:0] grp_fu_2068_p0;
wire  signed [15:0] grp_fu_2068_p1;
wire   [12:0] grp_fu_2068_p2;
wire   [7:0] grp_fu_2077_p0;
wire  signed [15:0] grp_fu_2077_p1;
wire   [12:0] grp_fu_2077_p2;
wire   [7:0] grp_fu_2086_p0;
wire  signed [15:0] grp_fu_2086_p1;
wire   [7:0] grp_fu_2095_p0;
wire  signed [15:0] grp_fu_2095_p1;
wire   [7:0] grp_fu_2104_p0;
wire  signed [15:0] grp_fu_2104_p1;
wire   [7:0] grp_fu_2113_p0;
wire  signed [15:0] grp_fu_2113_p1;
wire   [7:0] grp_fu_2122_p0;
wire  signed [15:0] grp_fu_2122_p1;
wire   [7:0] grp_fu_2131_p0;
wire  signed [15:0] grp_fu_2131_p1;
wire   [7:0] grp_fu_2140_p0;
wire  signed [15:0] grp_fu_2140_p1;
wire   [7:0] grp_fu_2148_p0;
wire  signed [15:0] grp_fu_2148_p1;
wire   [7:0] grp_fu_2156_p0;
wire  signed [15:0] grp_fu_2156_p1;
wire   [7:0] grp_fu_2164_p0;
wire  signed [15:0] grp_fu_2164_p1;
wire   [7:0] grp_fu_2172_p0;
wire  signed [15:0] grp_fu_2172_p1;
wire   [7:0] grp_fu_2180_p0;
wire  signed [15:0] grp_fu_2180_p1;
wire   [7:0] grp_fu_2188_p0;
wire  signed [15:0] grp_fu_2188_p1;
wire   [7:0] grp_fu_2197_p0;
wire  signed [15:0] grp_fu_2197_p1;
wire   [7:0] grp_fu_2206_p0;
wire  signed [15:0] grp_fu_2206_p1;
wire   [7:0] grp_fu_2215_p0;
wire  signed [15:0] grp_fu_2215_p1;
wire   [7:0] grp_fu_2224_p0;
wire  signed [15:0] grp_fu_2224_p1;
wire   [7:0] grp_fu_2233_p0;
wire  signed [15:0] grp_fu_2233_p1;
wire   [7:0] grp_fu_2242_p0;
wire  signed [15:0] grp_fu_2242_p1;
wire   [7:0] grp_fu_2250_p0;
wire  signed [15:0] grp_fu_2250_p1;
wire   [7:0] grp_fu_2258_p0;
wire  signed [15:0] grp_fu_2258_p1;
wire   [7:0] grp_fu_2266_p0;
wire  signed [15:0] grp_fu_2266_p1;
wire   [7:0] grp_fu_2274_p0;
wire  signed [15:0] grp_fu_2274_p1;
wire   [7:0] grp_fu_2282_p0;
wire  signed [15:0] grp_fu_2282_p1;
wire   [7:0] grp_fu_2290_p0;
wire  signed [15:0] grp_fu_2290_p1;
wire   [7:0] grp_fu_2301_p0;
wire  signed [15:0] grp_fu_2301_p1;
wire   [7:0] grp_fu_2312_p0;
wire  signed [15:0] grp_fu_2312_p1;
wire   [7:0] grp_fu_2323_p0;
wire  signed [15:0] grp_fu_2323_p1;
wire   [7:0] grp_fu_2334_p0;
wire  signed [15:0] grp_fu_2334_p1;
wire   [7:0] grp_fu_2345_p0;
wire  signed [15:0] grp_fu_2345_p1;
reg    grp_fu_2032_ce;
reg    grp_fu_2041_ce;
reg    grp_fu_2050_ce;
reg    grp_fu_2059_ce;
reg    grp_fu_2068_ce;
reg    grp_fu_2077_ce;
reg    grp_fu_2086_ce;
reg    grp_fu_2095_ce;
reg    grp_fu_2104_ce;
reg    grp_fu_2113_ce;
reg    grp_fu_2122_ce;
reg    grp_fu_2131_ce;
reg    grp_fu_2140_ce;
reg    grp_fu_2148_ce;
reg    grp_fu_2156_ce;
reg    grp_fu_2164_ce;
reg    grp_fu_2172_ce;
reg    grp_fu_2180_ce;
reg    grp_fu_2188_ce;
reg    grp_fu_2197_ce;
reg    grp_fu_2206_ce;
reg    grp_fu_2215_ce;
reg    grp_fu_2224_ce;
reg    grp_fu_2233_ce;
reg    grp_fu_2242_ce;
reg    grp_fu_2250_ce;
reg    grp_fu_2258_ce;
reg    grp_fu_2266_ce;
reg    grp_fu_2274_ce;
reg    grp_fu_2282_ce;
reg    grp_fu_2290_ce;
reg    grp_fu_2301_ce;
reg    grp_fu_2312_ce;
reg    grp_fu_2323_ce;
reg    grp_fu_2334_ce;
reg    grp_fu_2345_ce;
reg   [0:0] ap_NS_fsm;
reg    ap_idle_pp0_0to8;
reg    ap_reset_idle_pp0;
wire    ap_enable_pp0;
wire   [23:0] grp_fu_2032_p00;
wire   [23:0] grp_fu_2041_p00;
wire   [23:0] grp_fu_2050_p00;
wire   [23:0] grp_fu_2059_p00;
wire   [23:0] grp_fu_2068_p00;
wire   [23:0] grp_fu_2077_p00;
wire   [23:0] grp_fu_2086_p00;
wire   [23:0] grp_fu_2095_p00;
wire   [23:0] grp_fu_2104_p00;
wire   [23:0] grp_fu_2113_p00;
wire   [23:0] grp_fu_2122_p00;
wire   [23:0] grp_fu_2131_p00;
wire   [23:0] grp_fu_2140_p00;
wire   [23:0] grp_fu_2148_p00;
wire   [23:0] grp_fu_2156_p00;
wire   [23:0] grp_fu_2164_p00;
wire   [23:0] grp_fu_2172_p00;
wire   [23:0] grp_fu_2180_p00;
wire   [23:0] grp_fu_2188_p00;
wire   [23:0] grp_fu_2197_p00;
wire   [23:0] grp_fu_2206_p00;
wire   [23:0] grp_fu_2215_p00;
wire   [23:0] grp_fu_2224_p00;
wire   [23:0] grp_fu_2233_p00;
wire   [23:0] grp_fu_2242_p00;
wire   [23:0] grp_fu_2250_p00;
wire   [23:0] grp_fu_2258_p00;
wire   [23:0] grp_fu_2266_p00;
wire   [23:0] grp_fu_2274_p00;
wire   [23:0] grp_fu_2282_p00;
wire   [23:0] grp_fu_2290_p00;
wire   [23:0] grp_fu_2301_p00;
wire   [23:0] grp_fu_2312_p00;
wire   [23:0] grp_fu_2323_p00;
wire   [23:0] grp_fu_2334_p00;
wire   [23:0] grp_fu_2345_p00;
wire    ap_ce_reg;

// power-on initialization
initial begin
#0 ap_CS_fsm = 1'd1;
#0 ap_enable_reg_pp0_iter1 = 1'b0;
#0 ap_enable_reg_pp0_iter2 = 1'b0;
#0 ap_enable_reg_pp0_iter3 = 1'b0;
#0 ap_enable_reg_pp0_iter4 = 1'b0;
#0 ap_enable_reg_pp0_iter5 = 1'b0;
#0 ap_enable_reg_pp0_iter6 = 1'b0;
#0 ap_enable_reg_pp0_iter7 = 1'b0;
#0 ap_enable_reg_pp0_iter8 = 1'b0;
#0 ap_enable_reg_pp0_iter9 = 1'b0;
end

bd_v_multi_scaler_0_0_mux_104_8_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 8 ),
    .din2_WIDTH( 8 ),
    .din3_WIDTH( 8 ),
    .din4_WIDTH( 8 ),
    .din5_WIDTH( 8 ),
    .din6_WIDTH( 8 ),
    .din7_WIDTH( 8 ),
    .din8_WIDTH( 8 ),
    .din9_WIDTH( 8 ),
    .din10_WIDTH( 4 ),
    .dout_WIDTH( 8 ))
mux_104_8_1_1_U147(
    .din0(p_read93_reg_2698),
    .din1(p_read_30_reg_2678),
    .din2(p_read_27_reg_2652),
    .din3(p_read_24_reg_2620),
    .din4(p_read_21_reg_2582),
    .din5(p_read_18_reg_2540),
    .din6(p_read_15_reg_2500),
    .din7(p_read_12_reg_2466),
    .din8(p_read_9_reg_2438),
    .din9(p_read_6_reg_2406),
    .din10(zext_ln215_46_fu_514_p1),
    .dout(tmp_fu_517_p12)
);

bd_v_multi_scaler_0_0_mux_104_8_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 8 ),
    .din2_WIDTH( 8 ),
    .din3_WIDTH( 8 ),
    .din4_WIDTH( 8 ),
    .din5_WIDTH( 8 ),
    .din6_WIDTH( 8 ),
    .din7_WIDTH( 8 ),
    .din8_WIDTH( 8 ),
    .din9_WIDTH( 8 ),
    .din10_WIDTH( 4 ),
    .dout_WIDTH( 8 ))
mux_104_8_1_1_U148(
    .din0(p_read_32_reg_2692),
    .din1(p_read_29_reg_2670),
    .din2(p_read_26_reg_2642),
    .din3(p_read_23_reg_2608),
    .din4(p_read_20_reg_2568),
    .din5(p_read_17_reg_2526),
    .din6(p_read_14_reg_2488),
    .din7(p_read_11_reg_2456),
    .din8(p_read_8_reg_2430),
    .din9(p_read_5_reg_2390),
    .din10(zext_ln215_46_fu_514_p1),
    .dout(tmp_3_fu_561_p12)
);

bd_v_multi_scaler_0_0_mux_104_8_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 8 ),
    .din2_WIDTH( 8 ),
    .din3_WIDTH( 8 ),
    .din4_WIDTH( 8 ),
    .din5_WIDTH( 8 ),
    .din6_WIDTH( 8 ),
    .din7_WIDTH( 8 ),
    .din8_WIDTH( 8 ),
    .din9_WIDTH( 8 ),
    .din10_WIDTH( 4 ),
    .dout_WIDTH( 8 ))
mux_104_8_1_1_U149(
    .din0(p_read_31_reg_2686),
    .din1(p_read_28_reg_2662),
    .din2(p_read_25_reg_2632),
    .din3(p_read_22_reg_2596),
    .din4(p_read_19_reg_2554),
    .din5(p_read_16_reg_2512),
    .din6(p_read_13_reg_2476),
    .din7(p_read_10_reg_2446),
    .din8(p_read_7_reg_2422),
    .din9(p_read_4_reg_2374),
    .din10(zext_ln215_46_fu_514_p1),
    .dout(tmp_4_fu_581_p12)
);

bd_v_multi_scaler_0_0_mux_104_8_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 8 ),
    .din2_WIDTH( 8 ),
    .din3_WIDTH( 8 ),
    .din4_WIDTH( 8 ),
    .din5_WIDTH( 8 ),
    .din6_WIDTH( 8 ),
    .din7_WIDTH( 8 ),
    .din8_WIDTH( 8 ),
    .din9_WIDTH( 8 ),
    .din10_WIDTH( 4 ),
    .dout_WIDTH( 8 ))
mux_104_8_1_1_U150(
    .din0(p_read93_reg_2698),
    .din1(p_read_30_reg_2678),
    .din2(p_read_27_reg_2652),
    .din3(p_read_24_reg_2620),
    .din4(p_read_21_reg_2582),
    .din5(p_read_18_reg_2540),
    .din6(p_read_15_reg_2500),
    .din7(p_read_12_reg_2466),
    .din8(p_read_9_reg_2438),
    .din9(p_read_6_reg_2406),
    .din10(zext_ln215_64_fu_601_p1),
    .dout(tmp_5_fu_604_p12)
);

bd_v_multi_scaler_0_0_mux_104_8_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 8 ),
    .din2_WIDTH( 8 ),
    .din3_WIDTH( 8 ),
    .din4_WIDTH( 8 ),
    .din5_WIDTH( 8 ),
    .din6_WIDTH( 8 ),
    .din7_WIDTH( 8 ),
    .din8_WIDTH( 8 ),
    .din9_WIDTH( 8 ),
    .din10_WIDTH( 4 ),
    .dout_WIDTH( 8 ))
mux_104_8_1_1_U151(
    .din0(p_read_32_reg_2692),
    .din1(p_read_29_reg_2670),
    .din2(p_read_26_reg_2642),
    .din3(p_read_23_reg_2608),
    .din4(p_read_20_reg_2568),
    .din5(p_read_17_reg_2526),
    .din6(p_read_14_reg_2488),
    .din7(p_read_11_reg_2456),
    .din8(p_read_8_reg_2430),
    .din9(p_read_5_reg_2390),
    .din10(zext_ln215_64_fu_601_p1),
    .dout(tmp_6_fu_654_p12)
);

bd_v_multi_scaler_0_0_mux_104_8_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 8 ),
    .din2_WIDTH( 8 ),
    .din3_WIDTH( 8 ),
    .din4_WIDTH( 8 ),
    .din5_WIDTH( 8 ),
    .din6_WIDTH( 8 ),
    .din7_WIDTH( 8 ),
    .din8_WIDTH( 8 ),
    .din9_WIDTH( 8 ),
    .din10_WIDTH( 4 ),
    .dout_WIDTH( 8 ))
mux_104_8_1_1_U152(
    .din0(p_read_31_reg_2686),
    .din1(p_read_28_reg_2662),
    .din2(p_read_25_reg_2632),
    .din3(p_read_22_reg_2596),
    .din4(p_read_19_reg_2554),
    .din5(p_read_16_reg_2512),
    .din6(p_read_13_reg_2476),
    .din7(p_read_10_reg_2446),
    .din8(p_read_7_reg_2422),
    .din9(p_read_4_reg_2374),
    .din10(zext_ln215_64_fu_601_p1),
    .dout(tmp_7_fu_674_p12)
);

bd_v_multi_scaler_0_0_mac_muladd_8ns_16s_13ns_24_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 16 ),
    .din2_WIDTH( 13 ),
    .dout_WIDTH( 24 ))
mac_muladd_8ns_16s_13ns_24_4_1_U153(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_2032_p0),
    .din1(grp_fu_2032_p1),
    .din2(grp_fu_2032_p2),
    .ce(grp_fu_2032_ce),
    .dout(grp_fu_2032_p3)
);

bd_v_multi_scaler_0_0_mac_muladd_8ns_16s_13ns_24_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 16 ),
    .din2_WIDTH( 13 ),
    .dout_WIDTH( 24 ))
mac_muladd_8ns_16s_13ns_24_4_1_U154(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_2041_p0),
    .din1(grp_fu_2041_p1),
    .din2(grp_fu_2041_p2),
    .ce(grp_fu_2041_ce),
    .dout(grp_fu_2041_p3)
);

bd_v_multi_scaler_0_0_mac_muladd_8ns_16s_13ns_24_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 16 ),
    .din2_WIDTH( 13 ),
    .dout_WIDTH( 24 ))
mac_muladd_8ns_16s_13ns_24_4_1_U155(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_2050_p0),
    .din1(grp_fu_2050_p1),
    .din2(grp_fu_2050_p2),
    .ce(grp_fu_2050_ce),
    .dout(grp_fu_2050_p3)
);

bd_v_multi_scaler_0_0_mac_muladd_8ns_16s_13ns_24_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 16 ),
    .din2_WIDTH( 13 ),
    .dout_WIDTH( 24 ))
mac_muladd_8ns_16s_13ns_24_4_1_U156(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_2059_p0),
    .din1(grp_fu_2059_p1),
    .din2(grp_fu_2059_p2),
    .ce(grp_fu_2059_ce),
    .dout(grp_fu_2059_p3)
);

bd_v_multi_scaler_0_0_mac_muladd_8ns_16s_13ns_24_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 16 ),
    .din2_WIDTH( 13 ),
    .dout_WIDTH( 24 ))
mac_muladd_8ns_16s_13ns_24_4_1_U157(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_2068_p0),
    .din1(grp_fu_2068_p1),
    .din2(grp_fu_2068_p2),
    .ce(grp_fu_2068_ce),
    .dout(grp_fu_2068_p3)
);

bd_v_multi_scaler_0_0_mac_muladd_8ns_16s_13ns_24_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 16 ),
    .din2_WIDTH( 13 ),
    .dout_WIDTH( 24 ))
mac_muladd_8ns_16s_13ns_24_4_1_U158(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_2077_p0),
    .din1(grp_fu_2077_p1),
    .din2(grp_fu_2077_p2),
    .ce(grp_fu_2077_ce),
    .dout(grp_fu_2077_p3)
);

bd_v_multi_scaler_0_0_mac_muladd_8ns_16s_24s_25_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 16 ),
    .din2_WIDTH( 24 ),
    .dout_WIDTH( 25 ))
mac_muladd_8ns_16s_24s_25_4_1_U159(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_2086_p0),
    .din1(grp_fu_2086_p1),
    .din2(grp_fu_2032_p3),
    .ce(grp_fu_2086_ce),
    .dout(grp_fu_2086_p3)
);

bd_v_multi_scaler_0_0_mac_muladd_8ns_16s_24s_25_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 16 ),
    .din2_WIDTH( 24 ),
    .dout_WIDTH( 25 ))
mac_muladd_8ns_16s_24s_25_4_1_U160(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_2095_p0),
    .din1(grp_fu_2095_p1),
    .din2(grp_fu_2041_p3),
    .ce(grp_fu_2095_ce),
    .dout(grp_fu_2095_p3)
);

bd_v_multi_scaler_0_0_mac_muladd_8ns_16s_24s_25_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 16 ),
    .din2_WIDTH( 24 ),
    .dout_WIDTH( 25 ))
mac_muladd_8ns_16s_24s_25_4_1_U161(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_2104_p0),
    .din1(grp_fu_2104_p1),
    .din2(grp_fu_2050_p3),
    .ce(grp_fu_2104_ce),
    .dout(grp_fu_2104_p3)
);

bd_v_multi_scaler_0_0_mac_muladd_8ns_16s_24s_25_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 16 ),
    .din2_WIDTH( 24 ),
    .dout_WIDTH( 25 ))
mac_muladd_8ns_16s_24s_25_4_1_U162(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_2113_p0),
    .din1(grp_fu_2113_p1),
    .din2(grp_fu_2059_p3),
    .ce(grp_fu_2113_ce),
    .dout(grp_fu_2113_p3)
);

bd_v_multi_scaler_0_0_mac_muladd_8ns_16s_24s_25_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 16 ),
    .din2_WIDTH( 24 ),
    .dout_WIDTH( 25 ))
mac_muladd_8ns_16s_24s_25_4_1_U163(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_2122_p0),
    .din1(grp_fu_2122_p1),
    .din2(grp_fu_2068_p3),
    .ce(grp_fu_2122_ce),
    .dout(grp_fu_2122_p3)
);

bd_v_multi_scaler_0_0_mac_muladd_8ns_16s_24s_25_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 16 ),
    .din2_WIDTH( 24 ),
    .dout_WIDTH( 25 ))
mac_muladd_8ns_16s_24s_25_4_1_U164(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_2131_p0),
    .din1(grp_fu_2131_p1),
    .din2(grp_fu_2077_p3),
    .ce(grp_fu_2131_ce),
    .dout(grp_fu_2131_p3)
);

bd_v_multi_scaler_0_0_mac_muladd_8ns_16s_25s_26_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 16 ),
    .din2_WIDTH( 25 ),
    .dout_WIDTH( 26 ))
mac_muladd_8ns_16s_25s_26_4_1_U165(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_2140_p0),
    .din1(grp_fu_2140_p1),
    .din2(grp_fu_2086_p3),
    .ce(grp_fu_2140_ce),
    .dout(grp_fu_2140_p3)
);

bd_v_multi_scaler_0_0_mac_muladd_8ns_16s_25s_26_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 16 ),
    .din2_WIDTH( 25 ),
    .dout_WIDTH( 26 ))
mac_muladd_8ns_16s_25s_26_4_1_U166(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_2148_p0),
    .din1(grp_fu_2148_p1),
    .din2(grp_fu_2095_p3),
    .ce(grp_fu_2148_ce),
    .dout(grp_fu_2148_p3)
);

bd_v_multi_scaler_0_0_mac_muladd_8ns_16s_25s_26_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 16 ),
    .din2_WIDTH( 25 ),
    .dout_WIDTH( 26 ))
mac_muladd_8ns_16s_25s_26_4_1_U167(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_2156_p0),
    .din1(grp_fu_2156_p1),
    .din2(grp_fu_2104_p3),
    .ce(grp_fu_2156_ce),
    .dout(grp_fu_2156_p3)
);

bd_v_multi_scaler_0_0_mac_muladd_8ns_16s_25s_26_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 16 ),
    .din2_WIDTH( 25 ),
    .dout_WIDTH( 26 ))
mac_muladd_8ns_16s_25s_26_4_1_U168(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_2164_p0),
    .din1(grp_fu_2164_p1),
    .din2(grp_fu_2113_p3),
    .ce(grp_fu_2164_ce),
    .dout(grp_fu_2164_p3)
);

bd_v_multi_scaler_0_0_mac_muladd_8ns_16s_25s_26_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 16 ),
    .din2_WIDTH( 25 ),
    .dout_WIDTH( 26 ))
mac_muladd_8ns_16s_25s_26_4_1_U169(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_2172_p0),
    .din1(grp_fu_2172_p1),
    .din2(grp_fu_2122_p3),
    .ce(grp_fu_2172_ce),
    .dout(grp_fu_2172_p3)
);

bd_v_multi_scaler_0_0_mac_muladd_8ns_16s_25s_26_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 16 ),
    .din2_WIDTH( 25 ),
    .dout_WIDTH( 26 ))
mac_muladd_8ns_16s_25s_26_4_1_U170(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_2180_p0),
    .din1(grp_fu_2180_p1),
    .din2(grp_fu_2131_p3),
    .ce(grp_fu_2180_ce),
    .dout(grp_fu_2180_p3)
);

bd_v_multi_scaler_0_0_mac_muladd_8ns_16s_26s_26_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 16 ),
    .din2_WIDTH( 26 ),
    .dout_WIDTH( 26 ))
mac_muladd_8ns_16s_26s_26_4_1_U171(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_2188_p0),
    .din1(grp_fu_2188_p1),
    .din2(grp_fu_2140_p3),
    .ce(grp_fu_2188_ce),
    .dout(grp_fu_2188_p3)
);

bd_v_multi_scaler_0_0_mac_muladd_8ns_16s_26s_26_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 16 ),
    .din2_WIDTH( 26 ),
    .dout_WIDTH( 26 ))
mac_muladd_8ns_16s_26s_26_4_1_U172(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_2197_p0),
    .din1(grp_fu_2197_p1),
    .din2(grp_fu_2148_p3),
    .ce(grp_fu_2197_ce),
    .dout(grp_fu_2197_p3)
);

bd_v_multi_scaler_0_0_mac_muladd_8ns_16s_26s_26_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 16 ),
    .din2_WIDTH( 26 ),
    .dout_WIDTH( 26 ))
mac_muladd_8ns_16s_26s_26_4_1_U173(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_2206_p0),
    .din1(grp_fu_2206_p1),
    .din2(grp_fu_2156_p3),
    .ce(grp_fu_2206_ce),
    .dout(grp_fu_2206_p3)
);

bd_v_multi_scaler_0_0_mac_muladd_8ns_16s_26s_26_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 16 ),
    .din2_WIDTH( 26 ),
    .dout_WIDTH( 26 ))
mac_muladd_8ns_16s_26s_26_4_1_U174(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_2215_p0),
    .din1(grp_fu_2215_p1),
    .din2(grp_fu_2164_p3),
    .ce(grp_fu_2215_ce),
    .dout(grp_fu_2215_p3)
);

bd_v_multi_scaler_0_0_mac_muladd_8ns_16s_26s_26_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 16 ),
    .din2_WIDTH( 26 ),
    .dout_WIDTH( 26 ))
mac_muladd_8ns_16s_26s_26_4_1_U175(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_2224_p0),
    .din1(grp_fu_2224_p1),
    .din2(grp_fu_2172_p3),
    .ce(grp_fu_2224_ce),
    .dout(grp_fu_2224_p3)
);

bd_v_multi_scaler_0_0_mac_muladd_8ns_16s_26s_26_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 16 ),
    .din2_WIDTH( 26 ),
    .dout_WIDTH( 26 ))
mac_muladd_8ns_16s_26s_26_4_1_U176(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_2233_p0),
    .din1(grp_fu_2233_p1),
    .din2(grp_fu_2180_p3),
    .ce(grp_fu_2233_ce),
    .dout(grp_fu_2233_p3)
);

bd_v_multi_scaler_0_0_mac_muladd_8ns_16s_26s_27_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 16 ),
    .din2_WIDTH( 26 ),
    .dout_WIDTH( 27 ))
mac_muladd_8ns_16s_26s_27_4_1_U177(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_2242_p0),
    .din1(grp_fu_2242_p1),
    .din2(grp_fu_2188_p3),
    .ce(grp_fu_2242_ce),
    .dout(grp_fu_2242_p3)
);

bd_v_multi_scaler_0_0_mac_muladd_8ns_16s_26s_27_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 16 ),
    .din2_WIDTH( 26 ),
    .dout_WIDTH( 27 ))
mac_muladd_8ns_16s_26s_27_4_1_U178(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_2250_p0),
    .din1(grp_fu_2250_p1),
    .din2(grp_fu_2197_p3),
    .ce(grp_fu_2250_ce),
    .dout(grp_fu_2250_p3)
);

bd_v_multi_scaler_0_0_mac_muladd_8ns_16s_26s_27_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 16 ),
    .din2_WIDTH( 26 ),
    .dout_WIDTH( 27 ))
mac_muladd_8ns_16s_26s_27_4_1_U179(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_2258_p0),
    .din1(grp_fu_2258_p1),
    .din2(grp_fu_2206_p3),
    .ce(grp_fu_2258_ce),
    .dout(grp_fu_2258_p3)
);

bd_v_multi_scaler_0_0_mac_muladd_8ns_16s_26s_27_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 16 ),
    .din2_WIDTH( 26 ),
    .dout_WIDTH( 27 ))
mac_muladd_8ns_16s_26s_27_4_1_U180(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_2266_p0),
    .din1(grp_fu_2266_p1),
    .din2(grp_fu_2215_p3),
    .ce(grp_fu_2266_ce),
    .dout(grp_fu_2266_p3)
);

bd_v_multi_scaler_0_0_mac_muladd_8ns_16s_26s_27_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 16 ),
    .din2_WIDTH( 26 ),
    .dout_WIDTH( 27 ))
mac_muladd_8ns_16s_26s_27_4_1_U181(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_2274_p0),
    .din1(grp_fu_2274_p1),
    .din2(grp_fu_2224_p3),
    .ce(grp_fu_2274_ce),
    .dout(grp_fu_2274_p3)
);

bd_v_multi_scaler_0_0_mac_muladd_8ns_16s_26s_27_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 16 ),
    .din2_WIDTH( 26 ),
    .dout_WIDTH( 27 ))
mac_muladd_8ns_16s_26s_27_4_1_U182(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_2282_p0),
    .din1(grp_fu_2282_p1),
    .din2(grp_fu_2233_p3),
    .ce(grp_fu_2282_ce),
    .dout(grp_fu_2282_p3)
);

bd_v_multi_scaler_0_0_mac_muladd_8ns_16s_27s_27_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 16 ),
    .din2_WIDTH( 27 ),
    .dout_WIDTH( 27 ))
mac_muladd_8ns_16s_27s_27_4_1_U183(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_2290_p0),
    .din1(grp_fu_2290_p1),
    .din2(grp_fu_2242_p3),
    .ce(grp_fu_2290_ce),
    .dout(grp_fu_2290_p3)
);

bd_v_multi_scaler_0_0_mac_muladd_8ns_16s_27s_27_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 16 ),
    .din2_WIDTH( 27 ),
    .dout_WIDTH( 27 ))
mac_muladd_8ns_16s_27s_27_4_1_U184(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_2301_p0),
    .din1(grp_fu_2301_p1),
    .din2(grp_fu_2250_p3),
    .ce(grp_fu_2301_ce),
    .dout(grp_fu_2301_p3)
);

bd_v_multi_scaler_0_0_mac_muladd_8ns_16s_27s_27_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 16 ),
    .din2_WIDTH( 27 ),
    .dout_WIDTH( 27 ))
mac_muladd_8ns_16s_27s_27_4_1_U185(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_2312_p0),
    .din1(grp_fu_2312_p1),
    .din2(grp_fu_2258_p3),
    .ce(grp_fu_2312_ce),
    .dout(grp_fu_2312_p3)
);

bd_v_multi_scaler_0_0_mac_muladd_8ns_16s_27s_27_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 16 ),
    .din2_WIDTH( 27 ),
    .dout_WIDTH( 27 ))
mac_muladd_8ns_16s_27s_27_4_1_U186(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_2323_p0),
    .din1(grp_fu_2323_p1),
    .din2(grp_fu_2266_p3),
    .ce(grp_fu_2323_ce),
    .dout(grp_fu_2323_p3)
);

bd_v_multi_scaler_0_0_mac_muladd_8ns_16s_27s_27_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 16 ),
    .din2_WIDTH( 27 ),
    .dout_WIDTH( 27 ))
mac_muladd_8ns_16s_27s_27_4_1_U187(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_2334_p0),
    .din1(grp_fu_2334_p1),
    .din2(grp_fu_2274_p3),
    .ce(grp_fu_2334_ce),
    .dout(grp_fu_2334_p3)
);

bd_v_multi_scaler_0_0_mac_muladd_8ns_16s_27s_27_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 16 ),
    .din2_WIDTH( 27 ),
    .dout_WIDTH( 27 ))
mac_muladd_8ns_16s_27s_27_4_1_U188(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_2345_p0),
    .din1(grp_fu_2345_p1),
    .din2(grp_fu_2282_p3),
    .ce(grp_fu_2345_ce),
    .dout(grp_fu_2345_p3)
);

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_CS_fsm <= ap_ST_fsm_pp0_stage0;
    end else begin
        ap_CS_fsm <= ap_NS_fsm;
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter1 <= 1'b0;
    end else begin
        if (((1'b0 == ap_block_pp0_stage0_subdone) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
            ap_enable_reg_pp0_iter1 <= ap_start;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter2 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter2 <= ap_enable_reg_pp0_iter1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter3 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter3 <= ap_enable_reg_pp0_iter2;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter4 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter4 <= ap_enable_reg_pp0_iter3;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter5 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter5 <= ap_enable_reg_pp0_iter4;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter6 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter6 <= ap_enable_reg_pp0_iter5;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter7 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter7 <= ap_enable_reg_pp0_iter6;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter8 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter8 <= ap_enable_reg_pp0_iter7;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter9 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter9 <= ap_enable_reg_pp0_iter8;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_ce) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        icmp_ln215_1_reg_2754 <= icmp_ln215_1_fu_546_p2;
        icmp_ln215_2_reg_2774 <= icmp_ln215_2_fu_551_p2;
        icmp_ln215_3_reg_2779 <= icmp_ln215_3_fu_556_p2;
        icmp_ln215_4_reg_2826 <= icmp_ln215_4_fu_628_p2;
        icmp_ln215_5_reg_2831 <= icmp_ln215_5_fu_633_p2;
        icmp_ln215_7_reg_2851 <= icmp_ln215_7_fu_643_p2;
        icmp_ln215_reg_2749 <= icmp_ln215_fu_541_p2;
        idxprom5_0_reg_2704[5 : 0] <= idxprom5_0_fu_504_p1[5 : 0];
        idxprom5_0_reg_2704_pp0_iter1_reg[5 : 0] <= idxprom5_0_reg_2704[5 : 0];
        idxprom5_1_reg_2718[5 : 0] <= idxprom5_1_fu_509_p1[5 : 0];
        idxprom5_1_reg_2718_pp0_iter1_reg[5 : 0] <= idxprom5_1_reg_2718[5 : 0];
        or_ln215_3_reg_2870 <= or_ln215_3_fu_648_p2;
        p_read93_reg_2698 <= p_read;
        p_read_10_reg_2446 <= p_read23;
        p_read_10_reg_2446_pp0_iter1_reg <= p_read_10_reg_2446;
        p_read_11_reg_2456 <= p_read22;
        p_read_11_reg_2456_pp0_iter1_reg <= p_read_11_reg_2456;
        p_read_12_reg_2466 <= p_read21;
        p_read_12_reg_2466_pp0_iter1_reg <= p_read_12_reg_2466;
        p_read_13_reg_2476 <= p_read20;
        p_read_13_reg_2476_pp0_iter1_reg <= p_read_13_reg_2476;
        p_read_14_reg_2488 <= p_read19;
        p_read_14_reg_2488_pp0_iter1_reg <= p_read_14_reg_2488;
        p_read_15_reg_2500 <= p_read18;
        p_read_15_reg_2500_pp0_iter1_reg <= p_read_15_reg_2500;
        p_read_16_reg_2512 <= p_read17;
        p_read_16_reg_2512_pp0_iter1_reg <= p_read_16_reg_2512;
        p_read_17_reg_2526 <= p_read16;
        p_read_17_reg_2526_pp0_iter1_reg <= p_read_17_reg_2526;
        p_read_18_reg_2540 <= p_read15;
        p_read_18_reg_2540_pp0_iter1_reg <= p_read_18_reg_2540;
        p_read_19_reg_2554 <= p_read14;
        p_read_19_reg_2554_pp0_iter1_reg <= p_read_19_reg_2554;
        p_read_20_reg_2568 <= p_read13;
        p_read_20_reg_2568_pp0_iter1_reg <= p_read_20_reg_2568;
        p_read_21_reg_2582 <= p_read12;
        p_read_21_reg_2582_pp0_iter1_reg <= p_read_21_reg_2582;
        p_read_22_reg_2596 <= p_read11;
        p_read_22_reg_2596_pp0_iter1_reg <= p_read_22_reg_2596;
        p_read_23_reg_2608 <= p_read10;
        p_read_23_reg_2608_pp0_iter1_reg <= p_read_23_reg_2608;
        p_read_24_reg_2620 <= p_read9;
        p_read_24_reg_2620_pp0_iter1_reg <= p_read_24_reg_2620;
        p_read_25_reg_2632 <= p_read8;
        p_read_25_reg_2632_pp0_iter1_reg <= p_read_25_reg_2632;
        p_read_26_reg_2642 <= p_read7;
        p_read_26_reg_2642_pp0_iter1_reg <= p_read_26_reg_2642;
        p_read_27_reg_2652 <= p_read6;
        p_read_27_reg_2652_pp0_iter1_reg <= p_read_27_reg_2652;
        p_read_28_reg_2662 <= p_read5;
        p_read_28_reg_2662_pp0_iter1_reg <= p_read_28_reg_2662;
        p_read_29_reg_2670 <= p_read4;
        p_read_29_reg_2670_pp0_iter1_reg <= p_read_29_reg_2670;
        p_read_2_reg_2356 <= p_read331;
        p_read_30_reg_2678 <= p_read3;
        p_read_30_reg_2678_pp0_iter1_reg <= p_read_30_reg_2678;
        p_read_31_reg_2686 <= p_read2;
        p_read_32_reg_2692 <= p_read1;
        p_read_3_reg_2365 <= p_read230;
        p_read_4_reg_2374 <= p_read29;
        p_read_4_reg_2374_pp0_iter1_reg <= p_read_4_reg_2374;
        p_read_5_reg_2390 <= p_read28;
        p_read_5_reg_2390_pp0_iter1_reg <= p_read_5_reg_2390;
        p_read_6_reg_2406 <= p_read27;
        p_read_6_reg_2406_pp0_iter1_reg <= p_read_6_reg_2406;
        p_read_7_reg_2422 <= p_read26;
        p_read_7_reg_2422_pp0_iter1_reg <= p_read_7_reg_2422;
        p_read_8_reg_2430 <= p_read25;
        p_read_8_reg_2430_pp0_iter1_reg <= p_read_8_reg_2430;
        p_read_9_reg_2438 <= p_read24;
        p_read_9_reg_2438_pp0_iter1_reg <= p_read_9_reg_2438;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_ce))) begin
        idxprom5_0_reg_2704_pp0_iter2_reg[5 : 0] <= idxprom5_0_reg_2704_pp0_iter1_reg[5 : 0];
        idxprom5_0_reg_2704_pp0_iter3_reg[5 : 0] <= idxprom5_0_reg_2704_pp0_iter2_reg[5 : 0];
        idxprom5_0_reg_2704_pp0_iter4_reg[5 : 0] <= idxprom5_0_reg_2704_pp0_iter3_reg[5 : 0];
        idxprom5_1_reg_2718_pp0_iter2_reg[5 : 0] <= idxprom5_1_reg_2718_pp0_iter1_reg[5 : 0];
        idxprom5_1_reg_2718_pp0_iter3_reg[5 : 0] <= idxprom5_1_reg_2718_pp0_iter2_reg[5 : 0];
        idxprom5_1_reg_2718_pp0_iter4_reg[5 : 0] <= idxprom5_1_reg_2718_pp0_iter3_reg[5 : 0];
        select_ln215_107_reg_3054 <= select_ln215_107_fu_1405_p3;
        select_ln215_111_reg_3059 <= select_ln215_111_fu_1429_p3;
        select_ln215_111_reg_3059_pp0_iter3_reg <= select_ln215_111_reg_3059;
        select_ln215_115_reg_3064 <= select_ln215_115_fu_1453_p3;
        select_ln215_115_reg_3064_pp0_iter3_reg <= select_ln215_115_reg_3064;
        select_ln215_115_reg_3064_pp0_iter4_reg <= select_ln215_115_reg_3064_pp0_iter3_reg;
        select_ln215_119_reg_3069 <= select_ln215_119_fu_1477_p3;
        select_ln215_119_reg_3069_pp0_iter3_reg <= select_ln215_119_reg_3069;
        select_ln215_119_reg_3069_pp0_iter4_reg <= select_ln215_119_reg_3069_pp0_iter3_reg;
        select_ln215_119_reg_3069_pp0_iter5_reg <= select_ln215_119_reg_3069_pp0_iter4_reg;
        select_ln215_11_reg_2922 <= select_ln215_11_fu_784_p3;
        select_ln215_11_reg_2922_pp0_iter3_reg <= select_ln215_11_reg_2922;
        select_ln215_15_reg_2927 <= select_ln215_15_fu_809_p3;
        select_ln215_15_reg_2927_pp0_iter3_reg <= select_ln215_15_reg_2927;
        select_ln215_15_reg_2927_pp0_iter4_reg <= select_ln215_15_reg_2927_pp0_iter3_reg;
        select_ln215_19_reg_2932 <= select_ln215_19_fu_834_p3;
        select_ln215_19_reg_2932_pp0_iter3_reg <= select_ln215_19_reg_2932;
        select_ln215_19_reg_2932_pp0_iter4_reg <= select_ln215_19_reg_2932_pp0_iter3_reg;
        select_ln215_19_reg_2932_pp0_iter5_reg <= select_ln215_19_reg_2932_pp0_iter4_reg;
        select_ln215_27_reg_2942 <= select_ln215_27_fu_888_p3;
        select_ln215_31_reg_2947 <= select_ln215_31_fu_913_p3;
        select_ln215_31_reg_2947_pp0_iter3_reg <= select_ln215_31_reg_2947;
        select_ln215_35_reg_2952 <= select_ln215_35_fu_938_p3;
        select_ln215_35_reg_2952_pp0_iter3_reg <= select_ln215_35_reg_2952;
        select_ln215_35_reg_2952_pp0_iter4_reg <= select_ln215_35_reg_2952_pp0_iter3_reg;
        select_ln215_39_reg_2957 <= select_ln215_39_fu_963_p3;
        select_ln215_39_reg_2957_pp0_iter3_reg <= select_ln215_39_reg_2957;
        select_ln215_39_reg_2957_pp0_iter4_reg <= select_ln215_39_reg_2957_pp0_iter3_reg;
        select_ln215_39_reg_2957_pp0_iter5_reg <= select_ln215_39_reg_2957_pp0_iter4_reg;
        select_ln215_47_reg_2967 <= select_ln215_47_fu_1017_p3;
        select_ln215_51_reg_2972 <= select_ln215_51_fu_1042_p3;
        select_ln215_51_reg_2972_pp0_iter3_reg <= select_ln215_51_reg_2972;
        select_ln215_55_reg_2977 <= select_ln215_55_fu_1067_p3;
        select_ln215_55_reg_2977_pp0_iter3_reg <= select_ln215_55_reg_2977;
        select_ln215_55_reg_2977_pp0_iter4_reg <= select_ln215_55_reg_2977_pp0_iter3_reg;
        select_ln215_59_reg_2982 <= select_ln215_59_fu_1092_p3;
        select_ln215_59_reg_2982_pp0_iter3_reg <= select_ln215_59_reg_2982;
        select_ln215_59_reg_2982_pp0_iter4_reg <= select_ln215_59_reg_2982_pp0_iter3_reg;
        select_ln215_59_reg_2982_pp0_iter5_reg <= select_ln215_59_reg_2982_pp0_iter4_reg;
        select_ln215_67_reg_3004 <= select_ln215_67_fu_1157_p3;
        select_ln215_71_reg_3009 <= select_ln215_71_fu_1181_p3;
        select_ln215_71_reg_3009_pp0_iter3_reg <= select_ln215_71_reg_3009;
        select_ln215_75_reg_3014 <= select_ln215_75_fu_1205_p3;
        select_ln215_75_reg_3014_pp0_iter3_reg <= select_ln215_75_reg_3014;
        select_ln215_75_reg_3014_pp0_iter4_reg <= select_ln215_75_reg_3014_pp0_iter3_reg;
        select_ln215_79_reg_3019 <= select_ln215_79_fu_1229_p3;
        select_ln215_79_reg_3019_pp0_iter3_reg <= select_ln215_79_reg_3019;
        select_ln215_79_reg_3019_pp0_iter4_reg <= select_ln215_79_reg_3019_pp0_iter3_reg;
        select_ln215_79_reg_3019_pp0_iter5_reg <= select_ln215_79_reg_3019_pp0_iter4_reg;
        select_ln215_7_reg_2917 <= select_ln215_7_fu_759_p3;
        select_ln215_87_reg_3029 <= select_ln215_87_fu_1281_p3;
        select_ln215_91_reg_3034 <= select_ln215_91_fu_1305_p3;
        select_ln215_91_reg_3034_pp0_iter3_reg <= select_ln215_91_reg_3034;
        select_ln215_95_reg_3039 <= select_ln215_95_fu_1329_p3;
        select_ln215_95_reg_3039_pp0_iter3_reg <= select_ln215_95_reg_3039;
        select_ln215_95_reg_3039_pp0_iter4_reg <= select_ln215_95_reg_3039_pp0_iter3_reg;
        select_ln215_99_reg_3044 <= select_ln215_99_fu_1353_p3;
        select_ln215_99_reg_3044_pp0_iter3_reg <= select_ln215_99_reg_3044;
        select_ln215_99_reg_3044_pp0_iter4_reg <= select_ln215_99_reg_3044_pp0_iter3_reg;
        select_ln215_99_reg_3044_pp0_iter5_reg <= select_ln215_99_reg_3044_pp0_iter4_reg;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_ce) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        FiltCoeff12_ce0 = 1'b1;
    end else begin
        FiltCoeff12_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_ce) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        FiltCoeff13_ce0 = 1'b1;
    end else begin
        FiltCoeff13_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_ce) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter0 == 1'b1))) begin
        FiltCoeff1_ce0 = 1'b1;
    end else begin
        FiltCoeff1_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter2 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_ce))) begin
        FiltCoeff24_ce0 = 1'b1;
    end else begin
        FiltCoeff24_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter2 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_ce))) begin
        FiltCoeff2_ce0 = 1'b1;
    end else begin
        FiltCoeff2_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter3 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_ce))) begin
        FiltCoeff35_ce0 = 1'b1;
    end else begin
        FiltCoeff35_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter3 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_ce))) begin
        FiltCoeff3_ce0 = 1'b1;
    end else begin
        FiltCoeff3_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter4 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_ce))) begin
        FiltCoeff46_ce0 = 1'b1;
    end else begin
        FiltCoeff46_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter4 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_ce))) begin
        FiltCoeff4_ce0 = 1'b1;
    end else begin
        FiltCoeff4_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter5 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_ce))) begin
        FiltCoeff57_ce0 = 1'b1;
    end else begin
        FiltCoeff57_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter5 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_ce))) begin
        FiltCoeff5_ce0 = 1'b1;
    end else begin
        FiltCoeff5_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_ce) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter0 == 1'b1))) begin
        FiltCoeff_ce0 = 1'b1;
    end else begin
        FiltCoeff_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((((ap_start == 1'b0) & (1'b0 == ap_block_pp0_stage0) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter0 == 1'b1)) | ((ap_enable_reg_pp0_iter9 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_ce)))) begin
        ap_done = 1'b1;
    end else begin
        ap_done = 1'b0;
    end
end

always @ (*) begin
    if (((ap_start == 1'b0) & (ap_idle_pp0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        ap_idle = 1'b1;
    end else begin
        ap_idle = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter9 == 1'b0) & (ap_enable_reg_pp0_iter8 == 1'b0) & (ap_enable_reg_pp0_iter7 == 1'b0) & (ap_enable_reg_pp0_iter6 == 1'b0) & (ap_enable_reg_pp0_iter5 == 1'b0) & (ap_enable_reg_pp0_iter4 == 1'b0) & (ap_enable_reg_pp0_iter3 == 1'b0) & (ap_enable_reg_pp0_iter2 == 1'b0) & (ap_enable_reg_pp0_iter1 == 1'b0) & (ap_enable_reg_pp0_iter0 == 1'b0))) begin
        ap_idle_pp0 = 1'b1;
    end else begin
        ap_idle_pp0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter8 == 1'b0) & (ap_enable_reg_pp0_iter7 == 1'b0) & (ap_enable_reg_pp0_iter6 == 1'b0) & (ap_enable_reg_pp0_iter5 == 1'b0) & (ap_enable_reg_pp0_iter4 == 1'b0) & (ap_enable_reg_pp0_iter3 == 1'b0) & (ap_enable_reg_pp0_iter2 == 1'b0) & (ap_enable_reg_pp0_iter1 == 1'b0) & (ap_enable_reg_pp0_iter0 == 1'b0))) begin
        ap_idle_pp0_0to8 = 1'b1;
    end else begin
        ap_idle_pp0_0to8 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_ce) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter0 == 1'b1))) begin
        ap_ready = 1'b1;
    end else begin
        ap_ready = 1'b0;
    end
end

always @ (*) begin
    if (((ap_start == 1'b0) & (ap_idle_pp0_0to8 == 1'b1))) begin
        ap_reset_idle_pp0 = 1'b1;
    end else begin
        ap_reset_idle_pp0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_ce) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        grp_fu_2032_ce = 1'b1;
    end else begin
        grp_fu_2032_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_ce) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        grp_fu_2041_ce = 1'b1;
    end else begin
        grp_fu_2041_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_ce) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        grp_fu_2050_ce = 1'b1;
    end else begin
        grp_fu_2050_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_ce) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        grp_fu_2059_ce = 1'b1;
    end else begin
        grp_fu_2059_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_ce) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        grp_fu_2068_ce = 1'b1;
    end else begin
        grp_fu_2068_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_ce) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        grp_fu_2077_ce = 1'b1;
    end else begin
        grp_fu_2077_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_ce) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        grp_fu_2086_ce = 1'b1;
    end else begin
        grp_fu_2086_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_ce) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        grp_fu_2095_ce = 1'b1;
    end else begin
        grp_fu_2095_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_ce) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        grp_fu_2104_ce = 1'b1;
    end else begin
        grp_fu_2104_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_ce) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        grp_fu_2113_ce = 1'b1;
    end else begin
        grp_fu_2113_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_ce) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        grp_fu_2122_ce = 1'b1;
    end else begin
        grp_fu_2122_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_ce) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        grp_fu_2131_ce = 1'b1;
    end else begin
        grp_fu_2131_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_ce) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        grp_fu_2140_ce = 1'b1;
    end else begin
        grp_fu_2140_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_ce) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        grp_fu_2148_ce = 1'b1;
    end else begin
        grp_fu_2148_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_ce) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        grp_fu_2156_ce = 1'b1;
    end else begin
        grp_fu_2156_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_ce) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        grp_fu_2164_ce = 1'b1;
    end else begin
        grp_fu_2164_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_ce) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        grp_fu_2172_ce = 1'b1;
    end else begin
        grp_fu_2172_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_ce) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        grp_fu_2180_ce = 1'b1;
    end else begin
        grp_fu_2180_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_ce) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        grp_fu_2188_ce = 1'b1;
    end else begin
        grp_fu_2188_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_ce) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        grp_fu_2197_ce = 1'b1;
    end else begin
        grp_fu_2197_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_ce) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        grp_fu_2206_ce = 1'b1;
    end else begin
        grp_fu_2206_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_ce) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        grp_fu_2215_ce = 1'b1;
    end else begin
        grp_fu_2215_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_ce) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        grp_fu_2224_ce = 1'b1;
    end else begin
        grp_fu_2224_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_ce) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        grp_fu_2233_ce = 1'b1;
    end else begin
        grp_fu_2233_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_ce) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        grp_fu_2242_ce = 1'b1;
    end else begin
        grp_fu_2242_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_ce) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        grp_fu_2250_ce = 1'b1;
    end else begin
        grp_fu_2250_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_ce) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        grp_fu_2258_ce = 1'b1;
    end else begin
        grp_fu_2258_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_ce) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        grp_fu_2266_ce = 1'b1;
    end else begin
        grp_fu_2266_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_ce) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        grp_fu_2274_ce = 1'b1;
    end else begin
        grp_fu_2274_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_ce) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        grp_fu_2282_ce = 1'b1;
    end else begin
        grp_fu_2282_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_ce) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        grp_fu_2290_ce = 1'b1;
    end else begin
        grp_fu_2290_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_ce) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        grp_fu_2301_ce = 1'b1;
    end else begin
        grp_fu_2301_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_ce) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        grp_fu_2312_ce = 1'b1;
    end else begin
        grp_fu_2312_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_ce) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        grp_fu_2323_ce = 1'b1;
    end else begin
        grp_fu_2323_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_ce) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        grp_fu_2334_ce = 1'b1;
    end else begin
        grp_fu_2334_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_ce) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        grp_fu_2345_ce = 1'b1;
    end else begin
        grp_fu_2345_ce = 1'b0;
    end
end

always @ (*) begin
    case (ap_CS_fsm)
        ap_ST_fsm_pp0_stage0 : begin
            ap_NS_fsm = ap_ST_fsm_pp0_stage0;
        end
        default : begin
            ap_NS_fsm = 'bx;
        end
    endcase
end

assign FiltCoeff12_address0 = idxprom5_0_reg_2704;

assign FiltCoeff13_address0 = idxprom5_1_reg_2718;

assign FiltCoeff1_address0 = idxprom5_1_fu_509_p1;

assign FiltCoeff24_address0 = idxprom5_1_reg_2718_pp0_iter1_reg;

assign FiltCoeff2_address0 = idxprom5_0_reg_2704_pp0_iter1_reg;

assign FiltCoeff35_address0 = idxprom5_1_reg_2718_pp0_iter2_reg;

assign FiltCoeff3_address0 = idxprom5_0_reg_2704_pp0_iter2_reg;

assign FiltCoeff46_address0 = idxprom5_1_reg_2718_pp0_iter3_reg;

assign FiltCoeff4_address0 = idxprom5_0_reg_2704_pp0_iter3_reg;

assign FiltCoeff57_address0 = idxprom5_1_reg_2718_pp0_iter4_reg;

assign FiltCoeff5_address0 = idxprom5_0_reg_2704_pp0_iter4_reg;

assign FiltCoeff_address0 = idxprom5_0_fu_504_p1;

assign ap_CS_fsm_pp0_stage0 = ap_CS_fsm[32'd0];

assign ap_block_pp0_stage0 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage0_11001 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_pp0_stage0_subdone = (1'b0 == ap_ce);
end

assign ap_block_state10_pp0_stage0_iter9 = ~(1'b1 == 1'b1);

assign ap_block_state1_pp0_stage0_iter0 = ~(1'b1 == 1'b1);

assign ap_block_state2_pp0_stage0_iter1 = ~(1'b1 == 1'b1);

assign ap_block_state3_pp0_stage0_iter2 = ~(1'b1 == 1'b1);

assign ap_block_state4_pp0_stage0_iter3 = ~(1'b1 == 1'b1);

assign ap_block_state5_pp0_stage0_iter4 = ~(1'b1 == 1'b1);

assign ap_block_state6_pp0_stage0_iter5 = ~(1'b1 == 1'b1);

assign ap_block_state7_pp0_stage0_iter6 = ~(1'b1 == 1'b1);

assign ap_block_state8_pp0_stage0_iter7 = ~(1'b1 == 1'b1);

assign ap_block_state9_pp0_stage0_iter8 = ~(1'b1 == 1'b1);

assign ap_enable_pp0 = (ap_idle_pp0 ^ 1'b1);

assign ap_enable_reg_pp0_iter0 = ap_start;

assign ap_return_0 = select_ln301_fu_1693_p3;

assign ap_return_1 = select_ln301_11_fu_1752_p3;

assign ap_return_2 = select_ln301_12_fu_1811_p3;

assign ap_return_3 = select_ln301_13_fu_1870_p3;

assign ap_return_4 = select_ln301_14_fu_1929_p3;

assign ap_return_5 = select_ln301_15_fu_1988_p3;

assign grp_fu_2032_p0 = grp_fu_2032_p00;

assign grp_fu_2032_p00 = tmp_fu_517_p12;

assign grp_fu_2032_p1 = sext_ln215_fu_537_p1;

assign grp_fu_2032_p2 = 24'd2048;

assign grp_fu_2041_p0 = grp_fu_2041_p00;

assign grp_fu_2041_p00 = tmp_3_fu_561_p12;

assign grp_fu_2041_p1 = sext_ln215_fu_537_p1;

assign grp_fu_2041_p2 = 24'd2048;

assign grp_fu_2050_p0 = grp_fu_2050_p00;

assign grp_fu_2050_p00 = tmp_4_fu_581_p12;

assign grp_fu_2050_p1 = sext_ln215_fu_537_p1;

assign grp_fu_2050_p2 = 24'd2048;

assign grp_fu_2059_p0 = grp_fu_2059_p00;

assign grp_fu_2059_p00 = tmp_5_fu_604_p12;

assign grp_fu_2059_p1 = sext_ln215_11_fu_624_p1;

assign grp_fu_2059_p2 = 24'd2048;

assign grp_fu_2068_p0 = grp_fu_2068_p00;

assign grp_fu_2068_p00 = tmp_6_fu_654_p12;

assign grp_fu_2068_p1 = sext_ln215_11_fu_624_p1;

assign grp_fu_2068_p2 = 24'd2048;

assign grp_fu_2077_p0 = grp_fu_2077_p00;

assign grp_fu_2077_p00 = tmp_7_fu_674_p12;

assign grp_fu_2077_p1 = sext_ln215_11_fu_624_p1;

assign grp_fu_2077_p2 = 24'd2048;

assign grp_fu_2086_p0 = grp_fu_2086_p00;

assign grp_fu_2086_p00 = select_ln215_3_fu_726_p3;

assign grp_fu_2086_p1 = sext_ln215_6_fu_737_p1;

assign grp_fu_2095_p0 = grp_fu_2095_p00;

assign grp_fu_2095_p00 = select_ln215_23_fu_859_p3;

assign grp_fu_2095_p1 = sext_ln215_6_fu_737_p1;

assign grp_fu_2104_p0 = grp_fu_2104_p00;

assign grp_fu_2104_p00 = select_ln215_43_fu_988_p3;

assign grp_fu_2104_p1 = sext_ln215_6_fu_737_p1;

assign grp_fu_2113_p0 = grp_fu_2113_p00;

assign grp_fu_2113_p00 = select_ln215_63_fu_1125_p3;

assign grp_fu_2113_p1 = sext_ln215_12_fu_1136_p1;

assign grp_fu_2122_p0 = grp_fu_2122_p00;

assign grp_fu_2122_p00 = select_ln215_83_fu_1253_p3;

assign grp_fu_2122_p1 = sext_ln215_12_fu_1136_p1;

assign grp_fu_2131_p0 = grp_fu_2131_p00;

assign grp_fu_2131_p00 = select_ln215_103_fu_1377_p3;

assign grp_fu_2131_p1 = sext_ln215_12_fu_1136_p1;

assign grp_fu_2140_p0 = grp_fu_2140_p00;

assign grp_fu_2140_p00 = select_ln215_7_reg_2917;

assign grp_fu_2140_p1 = sext_ln215_7_fu_1487_p1;

assign grp_fu_2148_p0 = grp_fu_2148_p00;

assign grp_fu_2148_p00 = select_ln215_27_reg_2942;

assign grp_fu_2148_p1 = sext_ln215_7_fu_1487_p1;

assign grp_fu_2156_p0 = grp_fu_2156_p00;

assign grp_fu_2156_p00 = select_ln215_47_reg_2967;

assign grp_fu_2156_p1 = sext_ln215_7_fu_1487_p1;

assign grp_fu_2164_p0 = grp_fu_2164_p00;

assign grp_fu_2164_p00 = select_ln215_67_reg_3004;

assign grp_fu_2164_p1 = sext_ln215_13_fu_1500_p1;

assign grp_fu_2172_p0 = grp_fu_2172_p00;

assign grp_fu_2172_p00 = select_ln215_87_reg_3029;

assign grp_fu_2172_p1 = sext_ln215_13_fu_1500_p1;

assign grp_fu_2180_p0 = grp_fu_2180_p00;

assign grp_fu_2180_p00 = select_ln215_107_reg_3054;

assign grp_fu_2180_p1 = sext_ln215_13_fu_1500_p1;

assign grp_fu_2188_p0 = grp_fu_2188_p00;

assign grp_fu_2188_p00 = select_ln215_11_reg_2922_pp0_iter3_reg;

assign grp_fu_2188_p1 = sext_ln215_8_fu_1516_p1;

assign grp_fu_2197_p0 = grp_fu_2197_p00;

assign grp_fu_2197_p00 = select_ln215_31_reg_2947_pp0_iter3_reg;

assign grp_fu_2197_p1 = sext_ln215_8_fu_1516_p1;

assign grp_fu_2206_p0 = grp_fu_2206_p00;

assign grp_fu_2206_p00 = select_ln215_51_reg_2972_pp0_iter3_reg;

assign grp_fu_2206_p1 = sext_ln215_8_fu_1516_p1;

assign grp_fu_2215_p0 = grp_fu_2215_p00;

assign grp_fu_2215_p00 = select_ln215_71_reg_3009_pp0_iter3_reg;

assign grp_fu_2215_p1 = sext_ln215_14_fu_1538_p1;

assign grp_fu_2224_p0 = grp_fu_2224_p00;

assign grp_fu_2224_p00 = select_ln215_91_reg_3034_pp0_iter3_reg;

assign grp_fu_2224_p1 = sext_ln215_14_fu_1538_p1;

assign grp_fu_2233_p0 = grp_fu_2233_p00;

assign grp_fu_2233_p00 = select_ln215_111_reg_3059_pp0_iter3_reg;

assign grp_fu_2233_p1 = sext_ln215_14_fu_1538_p1;

assign grp_fu_2242_p0 = grp_fu_2242_p00;

assign grp_fu_2242_p00 = select_ln215_15_reg_2927_pp0_iter4_reg;

assign grp_fu_2242_p1 = sext_ln215_9_fu_1560_p1;

assign grp_fu_2250_p0 = grp_fu_2250_p00;

assign grp_fu_2250_p00 = select_ln215_35_reg_2952_pp0_iter4_reg;

assign grp_fu_2250_p1 = sext_ln215_9_fu_1560_p1;

assign grp_fu_2258_p0 = grp_fu_2258_p00;

assign grp_fu_2258_p00 = select_ln215_55_reg_2977_pp0_iter4_reg;

assign grp_fu_2258_p1 = sext_ln215_9_fu_1560_p1;

assign grp_fu_2266_p0 = grp_fu_2266_p00;

assign grp_fu_2266_p00 = select_ln215_75_reg_3014_pp0_iter4_reg;

assign grp_fu_2266_p1 = sext_ln215_15_fu_1582_p1;

assign grp_fu_2274_p0 = grp_fu_2274_p00;

assign grp_fu_2274_p00 = select_ln215_95_reg_3039_pp0_iter4_reg;

assign grp_fu_2274_p1 = sext_ln215_15_fu_1582_p1;

assign grp_fu_2282_p0 = grp_fu_2282_p00;

assign grp_fu_2282_p00 = select_ln215_115_reg_3064_pp0_iter4_reg;

assign grp_fu_2282_p1 = sext_ln215_15_fu_1582_p1;

assign grp_fu_2290_p0 = grp_fu_2290_p00;

assign grp_fu_2290_p00 = select_ln215_19_reg_2932_pp0_iter5_reg;

assign grp_fu_2290_p1 = sext_ln215_10_fu_1601_p1;

assign grp_fu_2301_p0 = grp_fu_2301_p00;

assign grp_fu_2301_p00 = select_ln215_39_reg_2957_pp0_iter5_reg;

assign grp_fu_2301_p1 = sext_ln215_10_fu_1601_p1;

assign grp_fu_2312_p0 = grp_fu_2312_p00;

assign grp_fu_2312_p00 = select_ln215_59_reg_2982_pp0_iter5_reg;

assign grp_fu_2312_p1 = sext_ln215_10_fu_1601_p1;

assign grp_fu_2323_p0 = grp_fu_2323_p00;

assign grp_fu_2323_p00 = select_ln215_79_reg_3019_pp0_iter5_reg;

assign grp_fu_2323_p1 = sext_ln215_16_fu_1614_p1;

assign grp_fu_2334_p0 = grp_fu_2334_p00;

assign grp_fu_2334_p00 = select_ln215_99_reg_3044_pp0_iter5_reg;

assign grp_fu_2334_p1 = sext_ln215_16_fu_1614_p1;

assign grp_fu_2345_p0 = grp_fu_2345_p00;

assign grp_fu_2345_p00 = select_ln215_119_reg_3069_pp0_iter5_reg;

assign grp_fu_2345_p1 = sext_ln215_16_fu_1614_p1;

assign icmp_ln215_1_fu_546_p2 = ((p_read_3_reg_2365 == 2'd1) ? 1'b1 : 1'b0);

assign icmp_ln215_2_fu_551_p2 = ((p_read_3_reg_2365 == 2'd2) ? 1'b1 : 1'b0);

assign icmp_ln215_3_fu_556_p2 = ((p_read_3_reg_2365 == 2'd3) ? 1'b1 : 1'b0);

assign icmp_ln215_4_fu_628_p2 = ((p_read_2_reg_2356 == 2'd0) ? 1'b1 : 1'b0);

assign icmp_ln215_5_fu_633_p2 = ((p_read_2_reg_2356 == 2'd1) ? 1'b1 : 1'b0);

assign icmp_ln215_6_fu_638_p2 = ((p_read_2_reg_2356 == 2'd2) ? 1'b1 : 1'b0);

assign icmp_ln215_7_fu_643_p2 = ((p_read_2_reg_2356 == 2'd3) ? 1'b1 : 1'b0);

assign icmp_ln215_fu_541_p2 = ((p_read_3_reg_2365 == 2'd0) ? 1'b1 : 1'b0);

assign icmp_ln624_1_fu_1717_p2 = (($signed(tmp_24_fu_1708_p4) > $signed(7'd0)) ? 1'b1 : 1'b0);

assign icmp_ln624_2_fu_1776_p2 = (($signed(tmp_26_fu_1767_p4) > $signed(7'd0)) ? 1'b1 : 1'b0);

assign icmp_ln624_3_fu_1835_p2 = (($signed(tmp_28_fu_1826_p4) > $signed(7'd0)) ? 1'b1 : 1'b0);

assign icmp_ln624_4_fu_1894_p2 = (($signed(tmp_30_fu_1885_p4) > $signed(7'd0)) ? 1'b1 : 1'b0);

assign icmp_ln624_5_fu_1953_p2 = (($signed(tmp_32_fu_1944_p4) > $signed(7'd0)) ? 1'b1 : 1'b0);

assign icmp_ln624_fu_1658_p2 = (($signed(tmp_22_fu_1649_p4) > $signed(7'd0)) ? 1'b1 : 1'b0);

assign idxprom5_0_fu_504_p1 = PhasesH_0_read;

assign idxprom5_1_fu_509_p1 = PhasesH_1_read;

assign or_ln215_1_fu_708_p2 = (icmp_ln215_reg_2749 | icmp_ln215_1_reg_2754);

assign or_ln215_2_fu_720_p2 = (or_ln215_fu_699_p2 | or_ln215_1_fu_708_p2);

assign or_ln215_3_fu_648_p2 = (icmp_ln215_7_fu_643_p2 | icmp_ln215_6_fu_638_p2);

assign or_ln215_4_fu_1109_p2 = (icmp_ln215_5_reg_2831 | icmp_ln215_4_reg_2826);

assign or_ln215_5_fu_1120_p2 = (or_ln215_4_fu_1109_p2 | or_ln215_3_reg_2870);

assign or_ln215_fu_699_p2 = (icmp_ln215_3_reg_2779 | icmp_ln215_2_reg_2774);

assign or_ln301_10_fu_1982_p2 = (tmp_31_fu_1937_p3 | icmp_ln624_5_fu_1953_p2);

assign or_ln301_6_fu_1746_p2 = (tmp_23_fu_1701_p3 | icmp_ln624_1_fu_1717_p2);

assign or_ln301_7_fu_1805_p2 = (tmp_25_fu_1760_p3 | icmp_ln624_2_fu_1776_p2);

assign or_ln301_8_fu_1864_p2 = (tmp_27_fu_1819_p3 | icmp_ln624_3_fu_1835_p2);

assign or_ln301_9_fu_1923_p2 = (tmp_29_fu_1878_p3 | icmp_ln624_4_fu_1894_p2);

assign or_ln301_fu_1687_p2 = (tmp_21_fu_1642_p3 | icmp_ln624_fu_1658_p2);

assign select_ln215_100_fu_1360_p3 = ((icmp_ln215_7_reg_2851[0:0] == 1'b1) ? p_read_19_reg_2554_pp0_iter1_reg : p_read_22_reg_2596_pp0_iter1_reg);

assign select_ln215_101_fu_1365_p3 = ((icmp_ln215_5_reg_2831[0:0] == 1'b1) ? p_read_25_reg_2632_pp0_iter1_reg : p_read_28_reg_2662_pp0_iter1_reg);

assign select_ln215_102_fu_1370_p3 = ((or_ln215_3_reg_2870[0:0] == 1'b1) ? select_ln215_100_fu_1360_p3 : select_ln215_101_fu_1365_p3);

assign select_ln215_103_fu_1377_p3 = ((or_ln215_5_fu_1120_p2[0:0] == 1'b1) ? select_ln215_102_fu_1370_p3 : p_read_4_reg_2374_pp0_iter1_reg);

assign select_ln215_104_fu_1388_p3 = ((icmp_ln215_7_reg_2851[0:0] == 1'b1) ? p_read_16_reg_2512_pp0_iter1_reg : p_read_19_reg_2554_pp0_iter1_reg);

assign select_ln215_105_fu_1393_p3 = ((icmp_ln215_5_reg_2831[0:0] == 1'b1) ? p_read_22_reg_2596_pp0_iter1_reg : p_read_25_reg_2632_pp0_iter1_reg);

assign select_ln215_106_fu_1398_p3 = ((or_ln215_3_reg_2870[0:0] == 1'b1) ? select_ln215_104_fu_1388_p3 : select_ln215_105_fu_1393_p3);

assign select_ln215_107_fu_1405_p3 = ((or_ln215_5_fu_1120_p2[0:0] == 1'b1) ? select_ln215_106_fu_1398_p3 : p_read_4_reg_2374_pp0_iter1_reg);

assign select_ln215_108_fu_1412_p3 = ((icmp_ln215_7_reg_2851[0:0] == 1'b1) ? p_read_13_reg_2476_pp0_iter1_reg : p_read_16_reg_2512_pp0_iter1_reg);

assign select_ln215_109_fu_1417_p3 = ((icmp_ln215_5_reg_2831[0:0] == 1'b1) ? p_read_19_reg_2554_pp0_iter1_reg : p_read_22_reg_2596_pp0_iter1_reg);

assign select_ln215_10_fu_776_p3 = ((or_ln215_fu_699_p2[0:0] == 1'b1) ? select_ln215_8_fu_766_p3 : select_ln215_9_fu_771_p3);

assign select_ln215_110_fu_1422_p3 = ((or_ln215_3_reg_2870[0:0] == 1'b1) ? select_ln215_108_fu_1412_p3 : select_ln215_109_fu_1417_p3);

assign select_ln215_111_fu_1429_p3 = ((or_ln215_5_fu_1120_p2[0:0] == 1'b1) ? select_ln215_110_fu_1422_p3 : p_read_4_reg_2374_pp0_iter1_reg);

assign select_ln215_112_fu_1436_p3 = ((icmp_ln215_7_reg_2851[0:0] == 1'b1) ? p_read_10_reg_2446_pp0_iter1_reg : p_read_13_reg_2476_pp0_iter1_reg);

assign select_ln215_113_fu_1441_p3 = ((icmp_ln215_5_reg_2831[0:0] == 1'b1) ? p_read_16_reg_2512_pp0_iter1_reg : p_read_19_reg_2554_pp0_iter1_reg);

assign select_ln215_114_fu_1446_p3 = ((or_ln215_3_reg_2870[0:0] == 1'b1) ? select_ln215_112_fu_1436_p3 : select_ln215_113_fu_1441_p3);

assign select_ln215_115_fu_1453_p3 = ((or_ln215_5_fu_1120_p2[0:0] == 1'b1) ? select_ln215_114_fu_1446_p3 : p_read_4_reg_2374_pp0_iter1_reg);

assign select_ln215_116_fu_1460_p3 = ((icmp_ln215_7_reg_2851[0:0] == 1'b1) ? p_read_7_reg_2422_pp0_iter1_reg : p_read_10_reg_2446_pp0_iter1_reg);

assign select_ln215_117_fu_1465_p3 = ((icmp_ln215_5_reg_2831[0:0] == 1'b1) ? p_read_13_reg_2476_pp0_iter1_reg : p_read_16_reg_2512_pp0_iter1_reg);

assign select_ln215_118_fu_1470_p3 = ((or_ln215_3_reg_2870[0:0] == 1'b1) ? select_ln215_116_fu_1460_p3 : select_ln215_117_fu_1465_p3);

assign select_ln215_119_fu_1477_p3 = ((or_ln215_5_fu_1120_p2[0:0] == 1'b1) ? select_ln215_118_fu_1470_p3 : p_read_4_reg_2374_pp0_iter1_reg);

assign select_ln215_11_fu_784_p3 = ((or_ln215_2_fu_720_p2[0:0] == 1'b1) ? select_ln215_10_fu_776_p3 : p_read_6_reg_2406_pp0_iter1_reg);

assign select_ln215_12_fu_791_p3 = ((icmp_ln215_3_reg_2779[0:0] == 1'b1) ? p_read_12_reg_2466_pp0_iter1_reg : p_read_15_reg_2500_pp0_iter1_reg);

assign select_ln215_13_fu_796_p3 = ((icmp_ln215_1_reg_2754[0:0] == 1'b1) ? p_read_18_reg_2540_pp0_iter1_reg : p_read_21_reg_2582_pp0_iter1_reg);

assign select_ln215_14_fu_801_p3 = ((or_ln215_fu_699_p2[0:0] == 1'b1) ? select_ln215_12_fu_791_p3 : select_ln215_13_fu_796_p3);

assign select_ln215_15_fu_809_p3 = ((or_ln215_2_fu_720_p2[0:0] == 1'b1) ? select_ln215_14_fu_801_p3 : p_read_6_reg_2406_pp0_iter1_reg);

assign select_ln215_16_fu_816_p3 = ((icmp_ln215_3_reg_2779[0:0] == 1'b1) ? p_read_9_reg_2438_pp0_iter1_reg : p_read_12_reg_2466_pp0_iter1_reg);

assign select_ln215_17_fu_821_p3 = ((icmp_ln215_1_reg_2754[0:0] == 1'b1) ? p_read_15_reg_2500_pp0_iter1_reg : p_read_18_reg_2540_pp0_iter1_reg);

assign select_ln215_18_fu_826_p3 = ((or_ln215_fu_699_p2[0:0] == 1'b1) ? select_ln215_16_fu_816_p3 : select_ln215_17_fu_821_p3);

assign select_ln215_19_fu_834_p3 = ((or_ln215_2_fu_720_p2[0:0] == 1'b1) ? select_ln215_18_fu_826_p3 : p_read_6_reg_2406_pp0_iter1_reg);

assign select_ln215_1_fu_703_p3 = ((icmp_ln215_1_reg_2754[0:0] == 1'b1) ? p_read_27_reg_2652_pp0_iter1_reg : p_read_30_reg_2678_pp0_iter1_reg);

assign select_ln215_20_fu_841_p3 = ((icmp_ln215_3_reg_2779[0:0] == 1'b1) ? p_read_20_reg_2568_pp0_iter1_reg : p_read_23_reg_2608_pp0_iter1_reg);

assign select_ln215_21_fu_846_p3 = ((icmp_ln215_1_reg_2754[0:0] == 1'b1) ? p_read_26_reg_2642_pp0_iter1_reg : p_read_29_reg_2670_pp0_iter1_reg);

assign select_ln215_22_fu_851_p3 = ((or_ln215_fu_699_p2[0:0] == 1'b1) ? select_ln215_20_fu_841_p3 : select_ln215_21_fu_846_p3);

assign select_ln215_23_fu_859_p3 = ((or_ln215_2_fu_720_p2[0:0] == 1'b1) ? select_ln215_22_fu_851_p3 : p_read_5_reg_2390_pp0_iter1_reg);

assign select_ln215_24_fu_870_p3 = ((icmp_ln215_3_reg_2779[0:0] == 1'b1) ? p_read_17_reg_2526_pp0_iter1_reg : p_read_20_reg_2568_pp0_iter1_reg);

assign select_ln215_25_fu_875_p3 = ((icmp_ln215_1_reg_2754[0:0] == 1'b1) ? p_read_23_reg_2608_pp0_iter1_reg : p_read_26_reg_2642_pp0_iter1_reg);

assign select_ln215_26_fu_880_p3 = ((or_ln215_fu_699_p2[0:0] == 1'b1) ? select_ln215_24_fu_870_p3 : select_ln215_25_fu_875_p3);

assign select_ln215_27_fu_888_p3 = ((or_ln215_2_fu_720_p2[0:0] == 1'b1) ? select_ln215_26_fu_880_p3 : p_read_5_reg_2390_pp0_iter1_reg);

assign select_ln215_28_fu_895_p3 = ((icmp_ln215_3_reg_2779[0:0] == 1'b1) ? p_read_14_reg_2488_pp0_iter1_reg : p_read_17_reg_2526_pp0_iter1_reg);

assign select_ln215_29_fu_900_p3 = ((icmp_ln215_1_reg_2754[0:0] == 1'b1) ? p_read_20_reg_2568_pp0_iter1_reg : p_read_23_reg_2608_pp0_iter1_reg);

assign select_ln215_2_fu_712_p3 = ((or_ln215_fu_699_p2[0:0] == 1'b1) ? select_ln215_fu_694_p3 : select_ln215_1_fu_703_p3);

assign select_ln215_30_fu_905_p3 = ((or_ln215_fu_699_p2[0:0] == 1'b1) ? select_ln215_28_fu_895_p3 : select_ln215_29_fu_900_p3);

assign select_ln215_31_fu_913_p3 = ((or_ln215_2_fu_720_p2[0:0] == 1'b1) ? select_ln215_30_fu_905_p3 : p_read_5_reg_2390_pp0_iter1_reg);

assign select_ln215_32_fu_920_p3 = ((icmp_ln215_3_reg_2779[0:0] == 1'b1) ? p_read_11_reg_2456_pp0_iter1_reg : p_read_14_reg_2488_pp0_iter1_reg);

assign select_ln215_33_fu_925_p3 = ((icmp_ln215_1_reg_2754[0:0] == 1'b1) ? p_read_17_reg_2526_pp0_iter1_reg : p_read_20_reg_2568_pp0_iter1_reg);

assign select_ln215_34_fu_930_p3 = ((or_ln215_fu_699_p2[0:0] == 1'b1) ? select_ln215_32_fu_920_p3 : select_ln215_33_fu_925_p3);

assign select_ln215_35_fu_938_p3 = ((or_ln215_2_fu_720_p2[0:0] == 1'b1) ? select_ln215_34_fu_930_p3 : p_read_5_reg_2390_pp0_iter1_reg);

assign select_ln215_36_fu_945_p3 = ((icmp_ln215_3_reg_2779[0:0] == 1'b1) ? p_read_8_reg_2430_pp0_iter1_reg : p_read_11_reg_2456_pp0_iter1_reg);

assign select_ln215_37_fu_950_p3 = ((icmp_ln215_1_reg_2754[0:0] == 1'b1) ? p_read_14_reg_2488_pp0_iter1_reg : p_read_17_reg_2526_pp0_iter1_reg);

assign select_ln215_38_fu_955_p3 = ((or_ln215_fu_699_p2[0:0] == 1'b1) ? select_ln215_36_fu_945_p3 : select_ln215_37_fu_950_p3);

assign select_ln215_39_fu_963_p3 = ((or_ln215_2_fu_720_p2[0:0] == 1'b1) ? select_ln215_38_fu_955_p3 : p_read_5_reg_2390_pp0_iter1_reg);

assign select_ln215_3_fu_726_p3 = ((or_ln215_2_fu_720_p2[0:0] == 1'b1) ? select_ln215_2_fu_712_p3 : p_read_6_reg_2406_pp0_iter1_reg);

assign select_ln215_40_fu_970_p3 = ((icmp_ln215_3_reg_2779[0:0] == 1'b1) ? p_read_19_reg_2554_pp0_iter1_reg : p_read_22_reg_2596_pp0_iter1_reg);

assign select_ln215_41_fu_975_p3 = ((icmp_ln215_1_reg_2754[0:0] == 1'b1) ? p_read_25_reg_2632_pp0_iter1_reg : p_read_28_reg_2662_pp0_iter1_reg);

assign select_ln215_42_fu_980_p3 = ((or_ln215_fu_699_p2[0:0] == 1'b1) ? select_ln215_40_fu_970_p3 : select_ln215_41_fu_975_p3);

assign select_ln215_43_fu_988_p3 = ((or_ln215_2_fu_720_p2[0:0] == 1'b1) ? select_ln215_42_fu_980_p3 : p_read_4_reg_2374_pp0_iter1_reg);

assign select_ln215_44_fu_999_p3 = ((icmp_ln215_3_reg_2779[0:0] == 1'b1) ? p_read_16_reg_2512_pp0_iter1_reg : p_read_19_reg_2554_pp0_iter1_reg);

assign select_ln215_45_fu_1004_p3 = ((icmp_ln215_1_reg_2754[0:0] == 1'b1) ? p_read_22_reg_2596_pp0_iter1_reg : p_read_25_reg_2632_pp0_iter1_reg);

assign select_ln215_46_fu_1009_p3 = ((or_ln215_fu_699_p2[0:0] == 1'b1) ? select_ln215_44_fu_999_p3 : select_ln215_45_fu_1004_p3);

assign select_ln215_47_fu_1017_p3 = ((or_ln215_2_fu_720_p2[0:0] == 1'b1) ? select_ln215_46_fu_1009_p3 : p_read_4_reg_2374_pp0_iter1_reg);

assign select_ln215_48_fu_1024_p3 = ((icmp_ln215_3_reg_2779[0:0] == 1'b1) ? p_read_13_reg_2476_pp0_iter1_reg : p_read_16_reg_2512_pp0_iter1_reg);

assign select_ln215_49_fu_1029_p3 = ((icmp_ln215_1_reg_2754[0:0] == 1'b1) ? p_read_19_reg_2554_pp0_iter1_reg : p_read_22_reg_2596_pp0_iter1_reg);

assign select_ln215_4_fu_741_p3 = ((icmp_ln215_3_reg_2779[0:0] == 1'b1) ? p_read_18_reg_2540_pp0_iter1_reg : p_read_21_reg_2582_pp0_iter1_reg);

assign select_ln215_50_fu_1034_p3 = ((or_ln215_fu_699_p2[0:0] == 1'b1) ? select_ln215_48_fu_1024_p3 : select_ln215_49_fu_1029_p3);

assign select_ln215_51_fu_1042_p3 = ((or_ln215_2_fu_720_p2[0:0] == 1'b1) ? select_ln215_50_fu_1034_p3 : p_read_4_reg_2374_pp0_iter1_reg);

assign select_ln215_52_fu_1049_p3 = ((icmp_ln215_3_reg_2779[0:0] == 1'b1) ? p_read_10_reg_2446_pp0_iter1_reg : p_read_13_reg_2476_pp0_iter1_reg);

assign select_ln215_53_fu_1054_p3 = ((icmp_ln215_1_reg_2754[0:0] == 1'b1) ? p_read_16_reg_2512_pp0_iter1_reg : p_read_19_reg_2554_pp0_iter1_reg);

assign select_ln215_54_fu_1059_p3 = ((or_ln215_fu_699_p2[0:0] == 1'b1) ? select_ln215_52_fu_1049_p3 : select_ln215_53_fu_1054_p3);

assign select_ln215_55_fu_1067_p3 = ((or_ln215_2_fu_720_p2[0:0] == 1'b1) ? select_ln215_54_fu_1059_p3 : p_read_4_reg_2374_pp0_iter1_reg);

assign select_ln215_56_fu_1074_p3 = ((icmp_ln215_3_reg_2779[0:0] == 1'b1) ? p_read_7_reg_2422_pp0_iter1_reg : p_read_10_reg_2446_pp0_iter1_reg);

assign select_ln215_57_fu_1079_p3 = ((icmp_ln215_1_reg_2754[0:0] == 1'b1) ? p_read_13_reg_2476_pp0_iter1_reg : p_read_16_reg_2512_pp0_iter1_reg);

assign select_ln215_58_fu_1084_p3 = ((or_ln215_fu_699_p2[0:0] == 1'b1) ? select_ln215_56_fu_1074_p3 : select_ln215_57_fu_1079_p3);

assign select_ln215_59_fu_1092_p3 = ((or_ln215_2_fu_720_p2[0:0] == 1'b1) ? select_ln215_58_fu_1084_p3 : p_read_4_reg_2374_pp0_iter1_reg);

assign select_ln215_5_fu_746_p3 = ((icmp_ln215_1_reg_2754[0:0] == 1'b1) ? p_read_24_reg_2620_pp0_iter1_reg : p_read_27_reg_2652_pp0_iter1_reg);

assign select_ln215_60_fu_1099_p3 = ((icmp_ln215_7_reg_2851[0:0] == 1'b1) ? p_read_21_reg_2582_pp0_iter1_reg : p_read_24_reg_2620_pp0_iter1_reg);

assign select_ln215_61_fu_1104_p3 = ((icmp_ln215_5_reg_2831[0:0] == 1'b1) ? p_read_27_reg_2652_pp0_iter1_reg : p_read_30_reg_2678_pp0_iter1_reg);

assign select_ln215_62_fu_1113_p3 = ((or_ln215_3_reg_2870[0:0] == 1'b1) ? select_ln215_60_fu_1099_p3 : select_ln215_61_fu_1104_p3);

assign select_ln215_63_fu_1125_p3 = ((or_ln215_5_fu_1120_p2[0:0] == 1'b1) ? select_ln215_62_fu_1113_p3 : p_read_6_reg_2406_pp0_iter1_reg);

assign select_ln215_64_fu_1140_p3 = ((icmp_ln215_7_reg_2851[0:0] == 1'b1) ? p_read_18_reg_2540_pp0_iter1_reg : p_read_21_reg_2582_pp0_iter1_reg);

assign select_ln215_65_fu_1145_p3 = ((icmp_ln215_5_reg_2831[0:0] == 1'b1) ? p_read_24_reg_2620_pp0_iter1_reg : p_read_27_reg_2652_pp0_iter1_reg);

assign select_ln215_66_fu_1150_p3 = ((or_ln215_3_reg_2870[0:0] == 1'b1) ? select_ln215_64_fu_1140_p3 : select_ln215_65_fu_1145_p3);

assign select_ln215_67_fu_1157_p3 = ((or_ln215_5_fu_1120_p2[0:0] == 1'b1) ? select_ln215_66_fu_1150_p3 : p_read_6_reg_2406_pp0_iter1_reg);

assign select_ln215_68_fu_1164_p3 = ((icmp_ln215_7_reg_2851[0:0] == 1'b1) ? p_read_15_reg_2500_pp0_iter1_reg : p_read_18_reg_2540_pp0_iter1_reg);

assign select_ln215_69_fu_1169_p3 = ((icmp_ln215_5_reg_2831[0:0] == 1'b1) ? p_read_21_reg_2582_pp0_iter1_reg : p_read_24_reg_2620_pp0_iter1_reg);

assign select_ln215_6_fu_751_p3 = ((or_ln215_fu_699_p2[0:0] == 1'b1) ? select_ln215_4_fu_741_p3 : select_ln215_5_fu_746_p3);

assign select_ln215_70_fu_1174_p3 = ((or_ln215_3_reg_2870[0:0] == 1'b1) ? select_ln215_68_fu_1164_p3 : select_ln215_69_fu_1169_p3);

assign select_ln215_71_fu_1181_p3 = ((or_ln215_5_fu_1120_p2[0:0] == 1'b1) ? select_ln215_70_fu_1174_p3 : p_read_6_reg_2406_pp0_iter1_reg);

assign select_ln215_72_fu_1188_p3 = ((icmp_ln215_7_reg_2851[0:0] == 1'b1) ? p_read_12_reg_2466_pp0_iter1_reg : p_read_15_reg_2500_pp0_iter1_reg);

assign select_ln215_73_fu_1193_p3 = ((icmp_ln215_5_reg_2831[0:0] == 1'b1) ? p_read_18_reg_2540_pp0_iter1_reg : p_read_21_reg_2582_pp0_iter1_reg);

assign select_ln215_74_fu_1198_p3 = ((or_ln215_3_reg_2870[0:0] == 1'b1) ? select_ln215_72_fu_1188_p3 : select_ln215_73_fu_1193_p3);

assign select_ln215_75_fu_1205_p3 = ((or_ln215_5_fu_1120_p2[0:0] == 1'b1) ? select_ln215_74_fu_1198_p3 : p_read_6_reg_2406_pp0_iter1_reg);

assign select_ln215_76_fu_1212_p3 = ((icmp_ln215_7_reg_2851[0:0] == 1'b1) ? p_read_9_reg_2438_pp0_iter1_reg : p_read_12_reg_2466_pp0_iter1_reg);

assign select_ln215_77_fu_1217_p3 = ((icmp_ln215_5_reg_2831[0:0] == 1'b1) ? p_read_15_reg_2500_pp0_iter1_reg : p_read_18_reg_2540_pp0_iter1_reg);

assign select_ln215_78_fu_1222_p3 = ((or_ln215_3_reg_2870[0:0] == 1'b1) ? select_ln215_76_fu_1212_p3 : select_ln215_77_fu_1217_p3);

assign select_ln215_79_fu_1229_p3 = ((or_ln215_5_fu_1120_p2[0:0] == 1'b1) ? select_ln215_78_fu_1222_p3 : p_read_6_reg_2406_pp0_iter1_reg);

assign select_ln215_7_fu_759_p3 = ((or_ln215_2_fu_720_p2[0:0] == 1'b1) ? select_ln215_6_fu_751_p3 : p_read_6_reg_2406_pp0_iter1_reg);

assign select_ln215_80_fu_1236_p3 = ((icmp_ln215_7_reg_2851[0:0] == 1'b1) ? p_read_20_reg_2568_pp0_iter1_reg : p_read_23_reg_2608_pp0_iter1_reg);

assign select_ln215_81_fu_1241_p3 = ((icmp_ln215_5_reg_2831[0:0] == 1'b1) ? p_read_26_reg_2642_pp0_iter1_reg : p_read_29_reg_2670_pp0_iter1_reg);

assign select_ln215_82_fu_1246_p3 = ((or_ln215_3_reg_2870[0:0] == 1'b1) ? select_ln215_80_fu_1236_p3 : select_ln215_81_fu_1241_p3);

assign select_ln215_83_fu_1253_p3 = ((or_ln215_5_fu_1120_p2[0:0] == 1'b1) ? select_ln215_82_fu_1246_p3 : p_read_5_reg_2390_pp0_iter1_reg);

assign select_ln215_84_fu_1264_p3 = ((icmp_ln215_7_reg_2851[0:0] == 1'b1) ? p_read_17_reg_2526_pp0_iter1_reg : p_read_20_reg_2568_pp0_iter1_reg);

assign select_ln215_85_fu_1269_p3 = ((icmp_ln215_5_reg_2831[0:0] == 1'b1) ? p_read_23_reg_2608_pp0_iter1_reg : p_read_26_reg_2642_pp0_iter1_reg);

assign select_ln215_86_fu_1274_p3 = ((or_ln215_3_reg_2870[0:0] == 1'b1) ? select_ln215_84_fu_1264_p3 : select_ln215_85_fu_1269_p3);

assign select_ln215_87_fu_1281_p3 = ((or_ln215_5_fu_1120_p2[0:0] == 1'b1) ? select_ln215_86_fu_1274_p3 : p_read_5_reg_2390_pp0_iter1_reg);

assign select_ln215_88_fu_1288_p3 = ((icmp_ln215_7_reg_2851[0:0] == 1'b1) ? p_read_14_reg_2488_pp0_iter1_reg : p_read_17_reg_2526_pp0_iter1_reg);

assign select_ln215_89_fu_1293_p3 = ((icmp_ln215_5_reg_2831[0:0] == 1'b1) ? p_read_20_reg_2568_pp0_iter1_reg : p_read_23_reg_2608_pp0_iter1_reg);

assign select_ln215_8_fu_766_p3 = ((icmp_ln215_3_reg_2779[0:0] == 1'b1) ? p_read_15_reg_2500_pp0_iter1_reg : p_read_18_reg_2540_pp0_iter1_reg);

assign select_ln215_90_fu_1298_p3 = ((or_ln215_3_reg_2870[0:0] == 1'b1) ? select_ln215_88_fu_1288_p3 : select_ln215_89_fu_1293_p3);

assign select_ln215_91_fu_1305_p3 = ((or_ln215_5_fu_1120_p2[0:0] == 1'b1) ? select_ln215_90_fu_1298_p3 : p_read_5_reg_2390_pp0_iter1_reg);

assign select_ln215_92_fu_1312_p3 = ((icmp_ln215_7_reg_2851[0:0] == 1'b1) ? p_read_11_reg_2456_pp0_iter1_reg : p_read_14_reg_2488_pp0_iter1_reg);

assign select_ln215_93_fu_1317_p3 = ((icmp_ln215_5_reg_2831[0:0] == 1'b1) ? p_read_17_reg_2526_pp0_iter1_reg : p_read_20_reg_2568_pp0_iter1_reg);

assign select_ln215_94_fu_1322_p3 = ((or_ln215_3_reg_2870[0:0] == 1'b1) ? select_ln215_92_fu_1312_p3 : select_ln215_93_fu_1317_p3);

assign select_ln215_95_fu_1329_p3 = ((or_ln215_5_fu_1120_p2[0:0] == 1'b1) ? select_ln215_94_fu_1322_p3 : p_read_5_reg_2390_pp0_iter1_reg);

assign select_ln215_96_fu_1336_p3 = ((icmp_ln215_7_reg_2851[0:0] == 1'b1) ? p_read_8_reg_2430_pp0_iter1_reg : p_read_11_reg_2456_pp0_iter1_reg);

assign select_ln215_97_fu_1341_p3 = ((icmp_ln215_5_reg_2831[0:0] == 1'b1) ? p_read_14_reg_2488_pp0_iter1_reg : p_read_17_reg_2526_pp0_iter1_reg);

assign select_ln215_98_fu_1346_p3 = ((or_ln215_3_reg_2870[0:0] == 1'b1) ? select_ln215_96_fu_1336_p3 : select_ln215_97_fu_1341_p3);

assign select_ln215_99_fu_1353_p3 = ((or_ln215_5_fu_1120_p2[0:0] == 1'b1) ? select_ln215_98_fu_1346_p3 : p_read_5_reg_2390_pp0_iter1_reg);

assign select_ln215_9_fu_771_p3 = ((icmp_ln215_1_reg_2754[0:0] == 1'b1) ? p_read_21_reg_2582_pp0_iter1_reg : p_read_24_reg_2620_pp0_iter1_reg);

assign select_ln215_fu_694_p3 = ((icmp_ln215_3_reg_2779[0:0] == 1'b1) ? p_read_21_reg_2582_pp0_iter1_reg : p_read_24_reg_2620_pp0_iter1_reg);

assign select_ln301_11_fu_1752_p3 = ((or_ln301_6_fu_1746_p2[0:0] == 1'b1) ? select_ln301_17_fu_1738_p3 : trunc_ln301_s_fu_1723_p4);

assign select_ln301_12_fu_1811_p3 = ((or_ln301_7_fu_1805_p2[0:0] == 1'b1) ? select_ln301_18_fu_1797_p3 : trunc_ln301_1_fu_1782_p4);

assign select_ln301_13_fu_1870_p3 = ((or_ln301_8_fu_1864_p2[0:0] == 1'b1) ? select_ln301_19_fu_1856_p3 : trunc_ln301_2_fu_1841_p4);

assign select_ln301_14_fu_1929_p3 = ((or_ln301_9_fu_1923_p2[0:0] == 1'b1) ? select_ln301_20_fu_1915_p3 : trunc_ln301_3_fu_1900_p4);

assign select_ln301_15_fu_1988_p3 = ((or_ln301_10_fu_1982_p2[0:0] == 1'b1) ? select_ln301_21_fu_1974_p3 : trunc_ln301_4_fu_1959_p4);

assign select_ln301_16_fu_1679_p3 = ((xor_ln301_fu_1673_p2[0:0] == 1'b1) ? 8'd255 : 8'd0);

assign select_ln301_17_fu_1738_p3 = ((xor_ln301_6_fu_1732_p2[0:0] == 1'b1) ? 8'd255 : 8'd0);

assign select_ln301_18_fu_1797_p3 = ((xor_ln301_7_fu_1791_p2[0:0] == 1'b1) ? 8'd255 : 8'd0);

assign select_ln301_19_fu_1856_p3 = ((xor_ln301_8_fu_1850_p2[0:0] == 1'b1) ? 8'd255 : 8'd0);

assign select_ln301_20_fu_1915_p3 = ((xor_ln301_9_fu_1909_p2[0:0] == 1'b1) ? 8'd255 : 8'd0);

assign select_ln301_21_fu_1974_p3 = ((xor_ln301_10_fu_1968_p2[0:0] == 1'b1) ? 8'd255 : 8'd0);

assign select_ln301_fu_1693_p3 = ((or_ln301_fu_1687_p2[0:0] == 1'b1) ? select_ln301_16_fu_1679_p3 : trunc_ln_fu_1664_p4);

assign sext_ln215_10_fu_1601_p1 = $signed(FiltCoeff5_q0);

assign sext_ln215_11_fu_624_p1 = $signed(FiltCoeff1_q0);

assign sext_ln215_12_fu_1136_p1 = $signed(FiltCoeff13_q0);

assign sext_ln215_13_fu_1500_p1 = $signed(FiltCoeff24_q0);

assign sext_ln215_14_fu_1538_p1 = $signed(FiltCoeff35_q0);

assign sext_ln215_15_fu_1582_p1 = $signed(FiltCoeff46_q0);

assign sext_ln215_16_fu_1614_p1 = $signed(FiltCoeff57_q0);

assign sext_ln215_6_fu_737_p1 = $signed(FiltCoeff12_q0);

assign sext_ln215_7_fu_1487_p1 = $signed(FiltCoeff2_q0);

assign sext_ln215_8_fu_1516_p1 = $signed(FiltCoeff3_q0);

assign sext_ln215_9_fu_1560_p1 = $signed(FiltCoeff4_q0);

assign sext_ln215_fu_537_p1 = $signed(FiltCoeff_q0);

assign tmp_21_fu_1642_p3 = grp_fu_2290_p3[32'd26];

assign tmp_22_fu_1649_p4 = {{grp_fu_2290_p3[26:20]}};

assign tmp_23_fu_1701_p3 = grp_fu_2301_p3[32'd26];

assign tmp_24_fu_1708_p4 = {{grp_fu_2301_p3[26:20]}};

assign tmp_25_fu_1760_p3 = grp_fu_2312_p3[32'd26];

assign tmp_26_fu_1767_p4 = {{grp_fu_2312_p3[26:20]}};

assign tmp_27_fu_1819_p3 = grp_fu_2323_p3[32'd26];

assign tmp_28_fu_1826_p4 = {{grp_fu_2323_p3[26:20]}};

assign tmp_29_fu_1878_p3 = grp_fu_2334_p3[32'd26];

assign tmp_30_fu_1885_p4 = {{grp_fu_2334_p3[26:20]}};

assign tmp_31_fu_1937_p3 = grp_fu_2345_p3[32'd26];

assign tmp_32_fu_1944_p4 = {{grp_fu_2345_p3[26:20]}};

assign trunc_ln301_1_fu_1782_p4 = {{grp_fu_2312_p3[19:12]}};

assign trunc_ln301_2_fu_1841_p4 = {{grp_fu_2323_p3[19:12]}};

assign trunc_ln301_3_fu_1900_p4 = {{grp_fu_2334_p3[19:12]}};

assign trunc_ln301_4_fu_1959_p4 = {{grp_fu_2345_p3[19:12]}};

assign trunc_ln301_s_fu_1723_p4 = {{grp_fu_2301_p3[19:12]}};

assign trunc_ln_fu_1664_p4 = {{grp_fu_2290_p3[19:12]}};

assign xor_ln301_10_fu_1968_p2 = (tmp_31_fu_1937_p3 ^ 1'd1);

assign xor_ln301_6_fu_1732_p2 = (tmp_23_fu_1701_p3 ^ 1'd1);

assign xor_ln301_7_fu_1791_p2 = (tmp_25_fu_1760_p3 ^ 1'd1);

assign xor_ln301_8_fu_1850_p2 = (tmp_27_fu_1819_p3 ^ 1'd1);

assign xor_ln301_9_fu_1909_p2 = (tmp_29_fu_1878_p3 ^ 1'd1);

assign xor_ln301_fu_1673_p2 = (tmp_21_fu_1642_p3 ^ 1'd1);

assign zext_ln215_46_fu_514_p1 = p_read_3_reg_2365;

assign zext_ln215_64_fu_601_p1 = p_read_2_reg_2356;

always @ (posedge ap_clk) begin
    idxprom5_0_reg_2704[63:6] <= 58'b0000000000000000000000000000000000000000000000000000000000;
    idxprom5_0_reg_2704_pp0_iter1_reg[63:6] <= 58'b0000000000000000000000000000000000000000000000000000000000;
    idxprom5_0_reg_2704_pp0_iter2_reg[63:6] <= 58'b0000000000000000000000000000000000000000000000000000000000;
    idxprom5_0_reg_2704_pp0_iter3_reg[63:6] <= 58'b0000000000000000000000000000000000000000000000000000000000;
    idxprom5_0_reg_2704_pp0_iter4_reg[63:6] <= 58'b0000000000000000000000000000000000000000000000000000000000;
    idxprom5_1_reg_2718[63:6] <= 58'b0000000000000000000000000000000000000000000000000000000000;
    idxprom5_1_reg_2718_pp0_iter1_reg[63:6] <= 58'b0000000000000000000000000000000000000000000000000000000000;
    idxprom5_1_reg_2718_pp0_iter2_reg[63:6] <= 58'b0000000000000000000000000000000000000000000000000000000000;
    idxprom5_1_reg_2718_pp0_iter3_reg[63:6] <= 58'b0000000000000000000000000000000000000000000000000000000000;
    idxprom5_1_reg_2718_pp0_iter4_reg[63:6] <= 58'b0000000000000000000000000000000000000000000000000000000000;
end

endmodule //bd_v_multi_scaler_0_0_hscale_polyphase
