Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2021.2 (win64) Build 3367213 Tue Oct 19 02:48:09 MDT 2021
| Date         : Sat Sep 23 03:39:29 2023
| Host         : DESKTOP-AJV8A0J running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file pwm_led_timing_summary_routed.rpt -pb pwm_led_timing_summary_routed.pb -rpx pwm_led_timing_summary_routed.rpx -warn_on_violation
| Design       : pwm_led
| Device       : 7z020-clg400
| Speed File   : -1  PRODUCTION 1.12 2019-11-22
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity  Description                    Violations  
---------  --------  -----------------------------  ----------  
DPIR-1     Warning   Asynchronous driver check      7           
SYNTH-13   Warning   combinational multiplier       1           
TIMING-16  Warning   Large setup violation          11          
TIMING-18  Warning   Missing input or output delay  12          

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (1)
6. checking no_output_delay (11)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (1)
------------------------------
 There is 1 input port with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (11)
--------------------------------
 There are 11 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     -3.235      -34.520                     11                   29        0.217        0.000                      0                   29        3.500        0.000                       0                    23  


Timing constraints are not met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock    Waveform(ns)         Period(ns)      Frequency(MHz)
-----    ------------         ----------      --------------
clk_pin  {0.000 4.000}        8.000           125.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk_pin            -3.235      -34.520                     11                   29        0.217        0.000                      0                   29        3.500        0.000                       0                    23  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)        clk_pin                     
(none)                      clk_pin       


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk_pin
  To Clock:  clk_pin

Setup :           11  Failing Endpoints,  Worst Slack       -3.235ns,  Total Violation      -34.520ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.217ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -3.235ns  (required time - arrival time)
  Source:                 current_duty_cycle_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            pwm_out_reg_lopt_replica_9/D
                            (rising edge-triggered cell FDCE clocked by clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_pin rise@8.000ns - clk_pin rise@0.000ns)
  Data Path Delay:        11.124ns  (logic 7.380ns (66.342%)  route 3.744ns (33.658%))
  Logic Levels:           12  (CARRY4=7 DSP48E1=1 LUT2=1 LUT4=2 LUT6=1)
  Clock Path Skew:        -0.063ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.548ns = ( 13.548 - 8.000 ) 
    Source Clock Delay      (SCD):    6.052ns
    Clock Pessimism Removal (CPR):    0.441ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pin rise edge)    0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.522     3.973    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     4.074 r  clk_IBUF_BUFG_inst/O
                         net (fo=22, routed)          1.978     6.052    clk_IBUF_BUFG
    SLICE_X103Y100       FDCE                                         r  current_duty_cycle_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X103Y100       FDCE (Prop_fdce_C_Q)         0.456     6.508 r  current_duty_cycle_reg[0]/Q
                         net (fo=8, routed)           0.411     6.919    current_duty_cycle_reg[0]
    DSP48_X4Y40          DSP48E1 (Prop_dsp48e1_A[0]_P[2])
                                                      3.841    10.760 r  pwm_out2/P[2]
                         net (fo=5, routed)           0.837    11.596    pwm_out2_n_103
    SLICE_X102Y100       LUT2 (Prop_lut2_I0_O)        0.124    11.720 r  pwm_out_i_49/O
                         net (fo=1, routed)           0.000    11.720    pwm_out_i_49_n_0
    SLICE_X102Y100       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    12.253 r  pwm_out_reg_i_27/CO[3]
                         net (fo=1, routed)           0.000    12.253    pwm_out_reg_i_27_n_0
    SLICE_X102Y101       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.370 r  pwm_out_reg_i_11/CO[3]
                         net (fo=1, routed)           0.000    12.370    pwm_out_reg_i_11_n_0
    SLICE_X102Y102       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.487 r  pwm_out_reg_i_8/CO[3]
                         net (fo=1, routed)           0.000    12.487    pwm_out_reg_i_8_n_0
    SLICE_X102Y103       CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    12.741 r  pwm_out_reg_i_5/CO[0]
                         net (fo=8, routed)           0.765    13.506    pwm_out_reg_i_5_n_3
    SLICE_X103Y102       LUT4 (Prop_lut4_I2_O)        0.367    13.873 r  pwm_out_i_45/O
                         net (fo=1, routed)           0.000    13.873    pwm_out_i_45_n_0
    SLICE_X103Y102       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    14.423 r  pwm_out_reg_i_23/CO[3]
                         net (fo=1, routed)           0.000    14.423    pwm_out_reg_i_23_n_0
    SLICE_X103Y103       CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    14.645 r  pwm_out_reg_i_10/O[0]
                         net (fo=3, routed)           0.648    15.293    pwm_out_reg_i_10_n_7
    SLICE_X104Y102       LUT4 (Prop_lut4_I1_O)        0.299    15.592 r  pwm_out_i_19/O
                         net (fo=1, routed)           0.000    15.592    pwm_out_i_19_n_0
    SLICE_X104Y102       CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    15.968 r  pwm_out_reg_i_9/CO[3]
                         net (fo=2, routed)           0.633    16.600    pwm_out_reg_i_9_n_0
    SLICE_X104Y103       LUT6 (Prop_lut6_I5_O)        0.124    16.724 r  pwm_out_i_1_comp_1_replica/O
                         net (fo=10, routed)          0.451    17.176    p_0_in_repN
    SLICE_X104Y103       FDCE                                         r  pwm_out_reg_lopt_replica_9/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pin rise edge)    8.000     8.000 r  
    H16                                               0.000     8.000 r  clk (IN)
                         net (fo=0)                   0.000     8.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.380     9.380 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.293    11.673    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.764 r  clk_IBUF_BUFG_inst/O
                         net (fo=22, routed)          1.783    13.548    clk_IBUF_BUFG
    SLICE_X104Y103       FDCE                                         r  pwm_out_reg_lopt_replica_9/C
                         clock pessimism              0.441    13.989    
                         clock uncertainty           -0.035    13.953    
    SLICE_X104Y103       FDCE (Setup_fdce_C_D)       -0.013    13.940    pwm_out_reg_lopt_replica_9
  -------------------------------------------------------------------
                         required time                         13.940    
                         arrival time                         -17.176    
  -------------------------------------------------------------------
                         slack                                 -3.235    

Slack (VIOLATED) :        -3.222ns  (required time - arrival time)
  Source:                 current_duty_cycle_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            pwm_out_reg_lopt_replica_3/D
                            (rising edge-triggered cell FDCE clocked by clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_pin rise@8.000ns - clk_pin rise@0.000ns)
  Data Path Delay:        11.085ns  (logic 7.380ns (66.579%)  route 3.705ns (33.421%))
  Logic Levels:           12  (CARRY4=7 DSP48E1=1 LUT2=1 LUT4=2 LUT6=1)
  Clock Path Skew:        -0.063ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.548ns = ( 13.548 - 8.000 ) 
    Source Clock Delay      (SCD):    6.052ns
    Clock Pessimism Removal (CPR):    0.441ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pin rise edge)    0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.522     3.973    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     4.074 r  clk_IBUF_BUFG_inst/O
                         net (fo=22, routed)          1.978     6.052    clk_IBUF_BUFG
    SLICE_X103Y100       FDCE                                         r  current_duty_cycle_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X103Y100       FDCE (Prop_fdce_C_Q)         0.456     6.508 r  current_duty_cycle_reg[0]/Q
                         net (fo=8, routed)           0.411     6.919    current_duty_cycle_reg[0]
    DSP48_X4Y40          DSP48E1 (Prop_dsp48e1_A[0]_P[2])
                                                      3.841    10.760 r  pwm_out2/P[2]
                         net (fo=5, routed)           0.837    11.596    pwm_out2_n_103
    SLICE_X102Y100       LUT2 (Prop_lut2_I0_O)        0.124    11.720 r  pwm_out_i_49/O
                         net (fo=1, routed)           0.000    11.720    pwm_out_i_49_n_0
    SLICE_X102Y100       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    12.253 r  pwm_out_reg_i_27/CO[3]
                         net (fo=1, routed)           0.000    12.253    pwm_out_reg_i_27_n_0
    SLICE_X102Y101       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.370 r  pwm_out_reg_i_11/CO[3]
                         net (fo=1, routed)           0.000    12.370    pwm_out_reg_i_11_n_0
    SLICE_X102Y102       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.487 r  pwm_out_reg_i_8/CO[3]
                         net (fo=1, routed)           0.000    12.487    pwm_out_reg_i_8_n_0
    SLICE_X102Y103       CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    12.741 r  pwm_out_reg_i_5/CO[0]
                         net (fo=8, routed)           0.765    13.506    pwm_out_reg_i_5_n_3
    SLICE_X103Y102       LUT4 (Prop_lut4_I2_O)        0.367    13.873 r  pwm_out_i_45/O
                         net (fo=1, routed)           0.000    13.873    pwm_out_i_45_n_0
    SLICE_X103Y102       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    14.423 r  pwm_out_reg_i_23/CO[3]
                         net (fo=1, routed)           0.000    14.423    pwm_out_reg_i_23_n_0
    SLICE_X103Y103       CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    14.645 r  pwm_out_reg_i_10/O[0]
                         net (fo=3, routed)           0.648    15.293    pwm_out_reg_i_10_n_7
    SLICE_X104Y102       LUT4 (Prop_lut4_I1_O)        0.299    15.592 r  pwm_out_i_19/O
                         net (fo=1, routed)           0.000    15.592    pwm_out_i_19_n_0
    SLICE_X104Y102       CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    15.968 r  pwm_out_reg_i_9/CO[3]
                         net (fo=2, routed)           0.633    16.600    pwm_out_reg_i_9_n_0
    SLICE_X104Y103       LUT6 (Prop_lut6_I5_O)        0.124    16.724 r  pwm_out_i_1_comp_1_replica/O
                         net (fo=10, routed)          0.412    17.136    p_0_in_repN
    SLICE_X104Y103       FDCE                                         r  pwm_out_reg_lopt_replica_3/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pin rise edge)    8.000     8.000 r  
    H16                                               0.000     8.000 r  clk (IN)
                         net (fo=0)                   0.000     8.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.380     9.380 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.293    11.673    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.764 r  clk_IBUF_BUFG_inst/O
                         net (fo=22, routed)          1.783    13.548    clk_IBUF_BUFG
    SLICE_X104Y103       FDCE                                         r  pwm_out_reg_lopt_replica_3/C
                         clock pessimism              0.441    13.989    
                         clock uncertainty           -0.035    13.953    
    SLICE_X104Y103       FDCE (Setup_fdce_C_D)       -0.039    13.914    pwm_out_reg_lopt_replica_3
  -------------------------------------------------------------------
                         required time                         13.914    
                         arrival time                         -17.136    
  -------------------------------------------------------------------
                         slack                                 -3.222    

Slack (VIOLATED) :        -3.216ns  (required time - arrival time)
  Source:                 current_duty_cycle_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            pwm_out_reg_lopt_replica_5/D
                            (rising edge-triggered cell FDCE clocked by clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_pin rise@8.000ns - clk_pin rise@0.000ns)
  Data Path Delay:        11.075ns  (logic 7.380ns (66.638%)  route 3.695ns (33.362%))
  Logic Levels:           12  (CARRY4=7 DSP48E1=1 LUT2=1 LUT4=2 LUT6=1)
  Clock Path Skew:        -0.063ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.548ns = ( 13.548 - 8.000 ) 
    Source Clock Delay      (SCD):    6.052ns
    Clock Pessimism Removal (CPR):    0.441ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pin rise edge)    0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.522     3.973    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     4.074 r  clk_IBUF_BUFG_inst/O
                         net (fo=22, routed)          1.978     6.052    clk_IBUF_BUFG
    SLICE_X103Y100       FDCE                                         r  current_duty_cycle_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X103Y100       FDCE (Prop_fdce_C_Q)         0.456     6.508 r  current_duty_cycle_reg[0]/Q
                         net (fo=8, routed)           0.411     6.919    current_duty_cycle_reg[0]
    DSP48_X4Y40          DSP48E1 (Prop_dsp48e1_A[0]_P[2])
                                                      3.841    10.760 r  pwm_out2/P[2]
                         net (fo=5, routed)           0.837    11.596    pwm_out2_n_103
    SLICE_X102Y100       LUT2 (Prop_lut2_I0_O)        0.124    11.720 r  pwm_out_i_49/O
                         net (fo=1, routed)           0.000    11.720    pwm_out_i_49_n_0
    SLICE_X102Y100       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    12.253 r  pwm_out_reg_i_27/CO[3]
                         net (fo=1, routed)           0.000    12.253    pwm_out_reg_i_27_n_0
    SLICE_X102Y101       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.370 r  pwm_out_reg_i_11/CO[3]
                         net (fo=1, routed)           0.000    12.370    pwm_out_reg_i_11_n_0
    SLICE_X102Y102       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.487 r  pwm_out_reg_i_8/CO[3]
                         net (fo=1, routed)           0.000    12.487    pwm_out_reg_i_8_n_0
    SLICE_X102Y103       CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    12.741 r  pwm_out_reg_i_5/CO[0]
                         net (fo=8, routed)           0.765    13.506    pwm_out_reg_i_5_n_3
    SLICE_X103Y102       LUT4 (Prop_lut4_I2_O)        0.367    13.873 r  pwm_out_i_45/O
                         net (fo=1, routed)           0.000    13.873    pwm_out_i_45_n_0
    SLICE_X103Y102       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    14.423 r  pwm_out_reg_i_23/CO[3]
                         net (fo=1, routed)           0.000    14.423    pwm_out_reg_i_23_n_0
    SLICE_X103Y103       CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    14.645 r  pwm_out_reg_i_10/O[0]
                         net (fo=3, routed)           0.648    15.293    pwm_out_reg_i_10_n_7
    SLICE_X104Y102       LUT4 (Prop_lut4_I1_O)        0.299    15.592 r  pwm_out_i_19/O
                         net (fo=1, routed)           0.000    15.592    pwm_out_i_19_n_0
    SLICE_X104Y102       CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    15.968 r  pwm_out_reg_i_9/CO[3]
                         net (fo=2, routed)           0.633    16.600    pwm_out_reg_i_9_n_0
    SLICE_X104Y103       LUT6 (Prop_lut6_I5_O)        0.124    16.724 r  pwm_out_i_1_comp_1_replica/O
                         net (fo=10, routed)          0.402    17.126    p_0_in_repN
    SLICE_X105Y104       FDCE                                         r  pwm_out_reg_lopt_replica_5/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pin rise edge)    8.000     8.000 r  
    H16                                               0.000     8.000 r  clk (IN)
                         net (fo=0)                   0.000     8.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.380     9.380 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.293    11.673    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.764 r  clk_IBUF_BUFG_inst/O
                         net (fo=22, routed)          1.783    13.548    clk_IBUF_BUFG
    SLICE_X105Y104       FDCE                                         r  pwm_out_reg_lopt_replica_5/C
                         clock pessimism              0.441    13.989    
                         clock uncertainty           -0.035    13.953    
    SLICE_X105Y104       FDCE (Setup_fdce_C_D)       -0.043    13.910    pwm_out_reg_lopt_replica_5
  -------------------------------------------------------------------
                         required time                         13.910    
                         arrival time                         -17.126    
  -------------------------------------------------------------------
                         slack                                 -3.216    

Slack (VIOLATED) :        -3.213ns  (required time - arrival time)
  Source:                 current_duty_cycle_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            pwm_out_reg_lopt_replica_8/D
                            (rising edge-triggered cell FDCE clocked by clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_pin rise@8.000ns - clk_pin rise@0.000ns)
  Data Path Delay:        11.075ns  (logic 7.380ns (66.638%)  route 3.695ns (33.362%))
  Logic Levels:           12  (CARRY4=7 DSP48E1=1 LUT2=1 LUT4=2 LUT6=1)
  Clock Path Skew:        -0.063ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.548ns = ( 13.548 - 8.000 ) 
    Source Clock Delay      (SCD):    6.052ns
    Clock Pessimism Removal (CPR):    0.441ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pin rise edge)    0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.522     3.973    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     4.074 r  clk_IBUF_BUFG_inst/O
                         net (fo=22, routed)          1.978     6.052    clk_IBUF_BUFG
    SLICE_X103Y100       FDCE                                         r  current_duty_cycle_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X103Y100       FDCE (Prop_fdce_C_Q)         0.456     6.508 r  current_duty_cycle_reg[0]/Q
                         net (fo=8, routed)           0.411     6.919    current_duty_cycle_reg[0]
    DSP48_X4Y40          DSP48E1 (Prop_dsp48e1_A[0]_P[2])
                                                      3.841    10.760 r  pwm_out2/P[2]
                         net (fo=5, routed)           0.837    11.596    pwm_out2_n_103
    SLICE_X102Y100       LUT2 (Prop_lut2_I0_O)        0.124    11.720 r  pwm_out_i_49/O
                         net (fo=1, routed)           0.000    11.720    pwm_out_i_49_n_0
    SLICE_X102Y100       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    12.253 r  pwm_out_reg_i_27/CO[3]
                         net (fo=1, routed)           0.000    12.253    pwm_out_reg_i_27_n_0
    SLICE_X102Y101       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.370 r  pwm_out_reg_i_11/CO[3]
                         net (fo=1, routed)           0.000    12.370    pwm_out_reg_i_11_n_0
    SLICE_X102Y102       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.487 r  pwm_out_reg_i_8/CO[3]
                         net (fo=1, routed)           0.000    12.487    pwm_out_reg_i_8_n_0
    SLICE_X102Y103       CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    12.741 r  pwm_out_reg_i_5/CO[0]
                         net (fo=8, routed)           0.765    13.506    pwm_out_reg_i_5_n_3
    SLICE_X103Y102       LUT4 (Prop_lut4_I2_O)        0.367    13.873 r  pwm_out_i_45/O
                         net (fo=1, routed)           0.000    13.873    pwm_out_i_45_n_0
    SLICE_X103Y102       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    14.423 r  pwm_out_reg_i_23/CO[3]
                         net (fo=1, routed)           0.000    14.423    pwm_out_reg_i_23_n_0
    SLICE_X103Y103       CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    14.645 r  pwm_out_reg_i_10/O[0]
                         net (fo=3, routed)           0.648    15.293    pwm_out_reg_i_10_n_7
    SLICE_X104Y102       LUT4 (Prop_lut4_I1_O)        0.299    15.592 r  pwm_out_i_19/O
                         net (fo=1, routed)           0.000    15.592    pwm_out_i_19_n_0
    SLICE_X104Y102       CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    15.968 r  pwm_out_reg_i_9/CO[3]
                         net (fo=2, routed)           0.633    16.600    pwm_out_reg_i_9_n_0
    SLICE_X104Y103       LUT6 (Prop_lut6_I5_O)        0.124    16.724 r  pwm_out_i_1_comp_1_replica/O
                         net (fo=10, routed)          0.402    17.126    p_0_in_repN
    SLICE_X105Y104       FDCE                                         r  pwm_out_reg_lopt_replica_8/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pin rise edge)    8.000     8.000 r  
    H16                                               0.000     8.000 r  clk (IN)
                         net (fo=0)                   0.000     8.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.380     9.380 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.293    11.673    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.764 r  clk_IBUF_BUFG_inst/O
                         net (fo=22, routed)          1.783    13.548    clk_IBUF_BUFG
    SLICE_X105Y104       FDCE                                         r  pwm_out_reg_lopt_replica_8/C
                         clock pessimism              0.441    13.989    
                         clock uncertainty           -0.035    13.953    
    SLICE_X105Y104       FDCE (Setup_fdce_C_D)       -0.040    13.913    pwm_out_reg_lopt_replica_8
  -------------------------------------------------------------------
                         required time                         13.913    
                         arrival time                         -17.126    
  -------------------------------------------------------------------
                         slack                                 -3.213    

Slack (VIOLATED) :        -3.213ns  (required time - arrival time)
  Source:                 current_duty_cycle_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            pwm_out_reg_lopt_replica_10/D
                            (rising edge-triggered cell FDCE clocked by clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_pin rise@8.000ns - clk_pin rise@0.000ns)
  Data Path Delay:        11.085ns  (logic 7.380ns (66.579%)  route 3.705ns (33.421%))
  Logic Levels:           12  (CARRY4=7 DSP48E1=1 LUT2=1 LUT4=2 LUT6=1)
  Clock Path Skew:        -0.063ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.548ns = ( 13.548 - 8.000 ) 
    Source Clock Delay      (SCD):    6.052ns
    Clock Pessimism Removal (CPR):    0.441ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pin rise edge)    0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.522     3.973    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     4.074 r  clk_IBUF_BUFG_inst/O
                         net (fo=22, routed)          1.978     6.052    clk_IBUF_BUFG
    SLICE_X103Y100       FDCE                                         r  current_duty_cycle_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X103Y100       FDCE (Prop_fdce_C_Q)         0.456     6.508 r  current_duty_cycle_reg[0]/Q
                         net (fo=8, routed)           0.411     6.919    current_duty_cycle_reg[0]
    DSP48_X4Y40          DSP48E1 (Prop_dsp48e1_A[0]_P[2])
                                                      3.841    10.760 r  pwm_out2/P[2]
                         net (fo=5, routed)           0.837    11.596    pwm_out2_n_103
    SLICE_X102Y100       LUT2 (Prop_lut2_I0_O)        0.124    11.720 r  pwm_out_i_49/O
                         net (fo=1, routed)           0.000    11.720    pwm_out_i_49_n_0
    SLICE_X102Y100       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    12.253 r  pwm_out_reg_i_27/CO[3]
                         net (fo=1, routed)           0.000    12.253    pwm_out_reg_i_27_n_0
    SLICE_X102Y101       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.370 r  pwm_out_reg_i_11/CO[3]
                         net (fo=1, routed)           0.000    12.370    pwm_out_reg_i_11_n_0
    SLICE_X102Y102       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.487 r  pwm_out_reg_i_8/CO[3]
                         net (fo=1, routed)           0.000    12.487    pwm_out_reg_i_8_n_0
    SLICE_X102Y103       CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    12.741 r  pwm_out_reg_i_5/CO[0]
                         net (fo=8, routed)           0.765    13.506    pwm_out_reg_i_5_n_3
    SLICE_X103Y102       LUT4 (Prop_lut4_I2_O)        0.367    13.873 r  pwm_out_i_45/O
                         net (fo=1, routed)           0.000    13.873    pwm_out_i_45_n_0
    SLICE_X103Y102       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    14.423 r  pwm_out_reg_i_23/CO[3]
                         net (fo=1, routed)           0.000    14.423    pwm_out_reg_i_23_n_0
    SLICE_X103Y103       CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    14.645 r  pwm_out_reg_i_10/O[0]
                         net (fo=3, routed)           0.648    15.293    pwm_out_reg_i_10_n_7
    SLICE_X104Y102       LUT4 (Prop_lut4_I1_O)        0.299    15.592 r  pwm_out_i_19/O
                         net (fo=1, routed)           0.000    15.592    pwm_out_i_19_n_0
    SLICE_X104Y102       CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    15.968 r  pwm_out_reg_i_9/CO[3]
                         net (fo=2, routed)           0.633    16.600    pwm_out_reg_i_9_n_0
    SLICE_X104Y103       LUT6 (Prop_lut6_I5_O)        0.124    16.724 r  pwm_out_i_1_comp_1_replica/O
                         net (fo=10, routed)          0.412    17.136    p_0_in_repN
    SLICE_X104Y103       FDCE                                         r  pwm_out_reg_lopt_replica_10/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pin rise edge)    8.000     8.000 r  
    H16                                               0.000     8.000 r  clk (IN)
                         net (fo=0)                   0.000     8.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.380     9.380 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.293    11.673    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.764 r  clk_IBUF_BUFG_inst/O
                         net (fo=22, routed)          1.783    13.548    clk_IBUF_BUFG
    SLICE_X104Y103       FDCE                                         r  pwm_out_reg_lopt_replica_10/C
                         clock pessimism              0.441    13.989    
                         clock uncertainty           -0.035    13.953    
    SLICE_X104Y103       FDCE (Setup_fdce_C_D)       -0.030    13.923    pwm_out_reg_lopt_replica_10
  -------------------------------------------------------------------
                         required time                         13.923    
                         arrival time                         -17.136    
  -------------------------------------------------------------------
                         slack                                 -3.213    

Slack (VIOLATED) :        -3.212ns  (required time - arrival time)
  Source:                 current_duty_cycle_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            pwm_out_reg_lopt_replica_2/D
                            (rising edge-triggered cell FDCE clocked by clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_pin rise@8.000ns - clk_pin rise@0.000ns)
  Data Path Delay:        11.075ns  (logic 7.380ns (66.637%)  route 3.695ns (33.363%))
  Logic Levels:           12  (CARRY4=7 DSP48E1=1 LUT2=1 LUT4=2 LUT6=1)
  Clock Path Skew:        -0.062ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.549ns = ( 13.549 - 8.000 ) 
    Source Clock Delay      (SCD):    6.052ns
    Clock Pessimism Removal (CPR):    0.441ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pin rise edge)    0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.522     3.973    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     4.074 r  clk_IBUF_BUFG_inst/O
                         net (fo=22, routed)          1.978     6.052    clk_IBUF_BUFG
    SLICE_X103Y100       FDCE                                         r  current_duty_cycle_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X103Y100       FDCE (Prop_fdce_C_Q)         0.456     6.508 r  current_duty_cycle_reg[0]/Q
                         net (fo=8, routed)           0.411     6.919    current_duty_cycle_reg[0]
    DSP48_X4Y40          DSP48E1 (Prop_dsp48e1_A[0]_P[2])
                                                      3.841    10.760 r  pwm_out2/P[2]
                         net (fo=5, routed)           0.837    11.596    pwm_out2_n_103
    SLICE_X102Y100       LUT2 (Prop_lut2_I0_O)        0.124    11.720 r  pwm_out_i_49/O
                         net (fo=1, routed)           0.000    11.720    pwm_out_i_49_n_0
    SLICE_X102Y100       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    12.253 r  pwm_out_reg_i_27/CO[3]
                         net (fo=1, routed)           0.000    12.253    pwm_out_reg_i_27_n_0
    SLICE_X102Y101       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.370 r  pwm_out_reg_i_11/CO[3]
                         net (fo=1, routed)           0.000    12.370    pwm_out_reg_i_11_n_0
    SLICE_X102Y102       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.487 r  pwm_out_reg_i_8/CO[3]
                         net (fo=1, routed)           0.000    12.487    pwm_out_reg_i_8_n_0
    SLICE_X102Y103       CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    12.741 r  pwm_out_reg_i_5/CO[0]
                         net (fo=8, routed)           0.765    13.506    pwm_out_reg_i_5_n_3
    SLICE_X103Y102       LUT4 (Prop_lut4_I2_O)        0.367    13.873 r  pwm_out_i_45/O
                         net (fo=1, routed)           0.000    13.873    pwm_out_i_45_n_0
    SLICE_X103Y102       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    14.423 r  pwm_out_reg_i_23/CO[3]
                         net (fo=1, routed)           0.000    14.423    pwm_out_reg_i_23_n_0
    SLICE_X103Y103       CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    14.645 r  pwm_out_reg_i_10/O[0]
                         net (fo=3, routed)           0.648    15.293    pwm_out_reg_i_10_n_7
    SLICE_X104Y102       LUT4 (Prop_lut4_I1_O)        0.299    15.592 r  pwm_out_i_19/O
                         net (fo=1, routed)           0.000    15.592    pwm_out_i_19_n_0
    SLICE_X104Y102       CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    15.968 r  pwm_out_reg_i_9/CO[3]
                         net (fo=2, routed)           0.633    16.600    pwm_out_reg_i_9_n_0
    SLICE_X104Y103       LUT6 (Prop_lut6_I5_O)        0.124    16.724 r  pwm_out_i_1_comp_1_replica/O
                         net (fo=10, routed)          0.402    17.127    p_0_in_repN
    SLICE_X105Y101       FDCE                                         r  pwm_out_reg_lopt_replica_2/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pin rise edge)    8.000     8.000 r  
    H16                                               0.000     8.000 r  clk (IN)
                         net (fo=0)                   0.000     8.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.380     9.380 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.293    11.673    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.764 r  clk_IBUF_BUFG_inst/O
                         net (fo=22, routed)          1.784    13.549    clk_IBUF_BUFG
    SLICE_X105Y101       FDCE                                         r  pwm_out_reg_lopt_replica_2/C
                         clock pessimism              0.441    13.990    
                         clock uncertainty           -0.035    13.954    
    SLICE_X105Y101       FDCE (Setup_fdce_C_D)       -0.040    13.914    pwm_out_reg_lopt_replica_2
  -------------------------------------------------------------------
                         required time                         13.914    
                         arrival time                         -17.127    
  -------------------------------------------------------------------
                         slack                                 -3.212    

Slack (VIOLATED) :        -3.212ns  (required time - arrival time)
  Source:                 current_duty_cycle_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            pwm_out_reg_lopt_replica_4/D
                            (rising edge-triggered cell FDCE clocked by clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_pin rise@8.000ns - clk_pin rise@0.000ns)
  Data Path Delay:        11.075ns  (logic 7.380ns (66.638%)  route 3.695ns (33.362%))
  Logic Levels:           12  (CARRY4=7 DSP48E1=1 LUT2=1 LUT4=2 LUT6=1)
  Clock Path Skew:        -0.062ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.549ns = ( 13.549 - 8.000 ) 
    Source Clock Delay      (SCD):    6.052ns
    Clock Pessimism Removal (CPR):    0.441ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pin rise edge)    0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.522     3.973    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     4.074 r  clk_IBUF_BUFG_inst/O
                         net (fo=22, routed)          1.978     6.052    clk_IBUF_BUFG
    SLICE_X103Y100       FDCE                                         r  current_duty_cycle_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X103Y100       FDCE (Prop_fdce_C_Q)         0.456     6.508 r  current_duty_cycle_reg[0]/Q
                         net (fo=8, routed)           0.411     6.919    current_duty_cycle_reg[0]
    DSP48_X4Y40          DSP48E1 (Prop_dsp48e1_A[0]_P[2])
                                                      3.841    10.760 r  pwm_out2/P[2]
                         net (fo=5, routed)           0.837    11.596    pwm_out2_n_103
    SLICE_X102Y100       LUT2 (Prop_lut2_I0_O)        0.124    11.720 r  pwm_out_i_49/O
                         net (fo=1, routed)           0.000    11.720    pwm_out_i_49_n_0
    SLICE_X102Y100       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    12.253 r  pwm_out_reg_i_27/CO[3]
                         net (fo=1, routed)           0.000    12.253    pwm_out_reg_i_27_n_0
    SLICE_X102Y101       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.370 r  pwm_out_reg_i_11/CO[3]
                         net (fo=1, routed)           0.000    12.370    pwm_out_reg_i_11_n_0
    SLICE_X102Y102       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.487 r  pwm_out_reg_i_8/CO[3]
                         net (fo=1, routed)           0.000    12.487    pwm_out_reg_i_8_n_0
    SLICE_X102Y103       CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    12.741 r  pwm_out_reg_i_5/CO[0]
                         net (fo=8, routed)           0.765    13.506    pwm_out_reg_i_5_n_3
    SLICE_X103Y102       LUT4 (Prop_lut4_I2_O)        0.367    13.873 r  pwm_out_i_45/O
                         net (fo=1, routed)           0.000    13.873    pwm_out_i_45_n_0
    SLICE_X103Y102       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    14.423 r  pwm_out_reg_i_23/CO[3]
                         net (fo=1, routed)           0.000    14.423    pwm_out_reg_i_23_n_0
    SLICE_X103Y103       CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    14.645 r  pwm_out_reg_i_10/O[0]
                         net (fo=3, routed)           0.648    15.293    pwm_out_reg_i_10_n_7
    SLICE_X104Y102       LUT4 (Prop_lut4_I1_O)        0.299    15.592 r  pwm_out_i_19/O
                         net (fo=1, routed)           0.000    15.592    pwm_out_i_19_n_0
    SLICE_X104Y102       CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    15.968 r  pwm_out_reg_i_9/CO[3]
                         net (fo=2, routed)           0.633    16.600    pwm_out_reg_i_9_n_0
    SLICE_X104Y103       LUT6 (Prop_lut6_I5_O)        0.124    16.724 r  pwm_out_i_1_comp_1_replica/O
                         net (fo=10, routed)          0.402    17.126    p_0_in_repN
    SLICE_X105Y102       FDCE                                         r  pwm_out_reg_lopt_replica_4/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pin rise edge)    8.000     8.000 r  
    H16                                               0.000     8.000 r  clk (IN)
                         net (fo=0)                   0.000     8.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.380     9.380 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.293    11.673    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.764 r  clk_IBUF_BUFG_inst/O
                         net (fo=22, routed)          1.784    13.549    clk_IBUF_BUFG
    SLICE_X105Y102       FDCE                                         r  pwm_out_reg_lopt_replica_4/C
                         clock pessimism              0.441    13.990    
                         clock uncertainty           -0.035    13.954    
    SLICE_X105Y102       FDCE (Setup_fdce_C_D)       -0.040    13.914    pwm_out_reg_lopt_replica_4
  -------------------------------------------------------------------
                         required time                         13.914    
                         arrival time                         -17.126    
  -------------------------------------------------------------------
                         slack                                 -3.212    

Slack (VIOLATED) :        -3.199ns  (required time - arrival time)
  Source:                 current_duty_cycle_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            pwm_out_reg_lopt_replica/D
                            (rising edge-triggered cell FDCE clocked by clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_pin rise@8.000ns - clk_pin rise@0.000ns)
  Data Path Delay:        11.085ns  (logic 7.380ns (66.579%)  route 3.705ns (33.421%))
  Logic Levels:           12  (CARRY4=7 DSP48E1=1 LUT2=1 LUT4=2 LUT6=1)
  Clock Path Skew:        -0.063ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.548ns = ( 13.548 - 8.000 ) 
    Source Clock Delay      (SCD):    6.052ns
    Clock Pessimism Removal (CPR):    0.441ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pin rise edge)    0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.522     3.973    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     4.074 r  clk_IBUF_BUFG_inst/O
                         net (fo=22, routed)          1.978     6.052    clk_IBUF_BUFG
    SLICE_X103Y100       FDCE                                         r  current_duty_cycle_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X103Y100       FDCE (Prop_fdce_C_Q)         0.456     6.508 r  current_duty_cycle_reg[0]/Q
                         net (fo=8, routed)           0.411     6.919    current_duty_cycle_reg[0]
    DSP48_X4Y40          DSP48E1 (Prop_dsp48e1_A[0]_P[2])
                                                      3.841    10.760 r  pwm_out2/P[2]
                         net (fo=5, routed)           0.837    11.596    pwm_out2_n_103
    SLICE_X102Y100       LUT2 (Prop_lut2_I0_O)        0.124    11.720 r  pwm_out_i_49/O
                         net (fo=1, routed)           0.000    11.720    pwm_out_i_49_n_0
    SLICE_X102Y100       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    12.253 r  pwm_out_reg_i_27/CO[3]
                         net (fo=1, routed)           0.000    12.253    pwm_out_reg_i_27_n_0
    SLICE_X102Y101       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.370 r  pwm_out_reg_i_11/CO[3]
                         net (fo=1, routed)           0.000    12.370    pwm_out_reg_i_11_n_0
    SLICE_X102Y102       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.487 r  pwm_out_reg_i_8/CO[3]
                         net (fo=1, routed)           0.000    12.487    pwm_out_reg_i_8_n_0
    SLICE_X102Y103       CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    12.741 r  pwm_out_reg_i_5/CO[0]
                         net (fo=8, routed)           0.765    13.506    pwm_out_reg_i_5_n_3
    SLICE_X103Y102       LUT4 (Prop_lut4_I2_O)        0.367    13.873 r  pwm_out_i_45/O
                         net (fo=1, routed)           0.000    13.873    pwm_out_i_45_n_0
    SLICE_X103Y102       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    14.423 r  pwm_out_reg_i_23/CO[3]
                         net (fo=1, routed)           0.000    14.423    pwm_out_reg_i_23_n_0
    SLICE_X103Y103       CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    14.645 r  pwm_out_reg_i_10/O[0]
                         net (fo=3, routed)           0.648    15.293    pwm_out_reg_i_10_n_7
    SLICE_X104Y102       LUT4 (Prop_lut4_I1_O)        0.299    15.592 r  pwm_out_i_19/O
                         net (fo=1, routed)           0.000    15.592    pwm_out_i_19_n_0
    SLICE_X104Y102       CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    15.968 r  pwm_out_reg_i_9/CO[3]
                         net (fo=2, routed)           0.633    16.600    pwm_out_reg_i_9_n_0
    SLICE_X104Y103       LUT6 (Prop_lut6_I5_O)        0.124    16.724 r  pwm_out_i_1_comp_1_replica/O
                         net (fo=10, routed)          0.412    17.136    p_0_in_repN
    SLICE_X104Y103       FDCE                                         r  pwm_out_reg_lopt_replica/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pin rise edge)    8.000     8.000 r  
    H16                                               0.000     8.000 r  clk (IN)
                         net (fo=0)                   0.000     8.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.380     9.380 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.293    11.673    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.764 r  clk_IBUF_BUFG_inst/O
                         net (fo=22, routed)          1.783    13.548    clk_IBUF_BUFG
    SLICE_X104Y103       FDCE                                         r  pwm_out_reg_lopt_replica/C
                         clock pessimism              0.441    13.989    
                         clock uncertainty           -0.035    13.953    
    SLICE_X104Y103       FDCE (Setup_fdce_C_D)       -0.016    13.937    pwm_out_reg_lopt_replica
  -------------------------------------------------------------------
                         required time                         13.937    
                         arrival time                         -17.136    
  -------------------------------------------------------------------
                         slack                                 -3.199    

Slack (VIOLATED) :        -3.192ns  (required time - arrival time)
  Source:                 current_duty_cycle_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            pwm_out_reg_lopt_replica_7/D
                            (rising edge-triggered cell FDCE clocked by clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_pin rise@8.000ns - clk_pin rise@0.000ns)
  Data Path Delay:        11.083ns  (logic 7.380ns (66.587%)  route 3.703ns (33.413%))
  Logic Levels:           12  (CARRY4=7 DSP48E1=1 LUT2=1 LUT4=2 LUT6=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.548ns = ( 13.548 - 8.000 ) 
    Source Clock Delay      (SCD):    6.052ns
    Clock Pessimism Removal (CPR):    0.478ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pin rise edge)    0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.522     3.973    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     4.074 r  clk_IBUF_BUFG_inst/O
                         net (fo=22, routed)          1.978     6.052    clk_IBUF_BUFG
    SLICE_X103Y100       FDCE                                         r  current_duty_cycle_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X103Y100       FDCE (Prop_fdce_C_Q)         0.456     6.508 r  current_duty_cycle_reg[0]/Q
                         net (fo=8, routed)           0.411     6.919    current_duty_cycle_reg[0]
    DSP48_X4Y40          DSP48E1 (Prop_dsp48e1_A[0]_P[2])
                                                      3.841    10.760 r  pwm_out2/P[2]
                         net (fo=5, routed)           0.837    11.596    pwm_out2_n_103
    SLICE_X102Y100       LUT2 (Prop_lut2_I0_O)        0.124    11.720 r  pwm_out_i_49/O
                         net (fo=1, routed)           0.000    11.720    pwm_out_i_49_n_0
    SLICE_X102Y100       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    12.253 r  pwm_out_reg_i_27/CO[3]
                         net (fo=1, routed)           0.000    12.253    pwm_out_reg_i_27_n_0
    SLICE_X102Y101       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.370 r  pwm_out_reg_i_11/CO[3]
                         net (fo=1, routed)           0.000    12.370    pwm_out_reg_i_11_n_0
    SLICE_X102Y102       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.487 r  pwm_out_reg_i_8/CO[3]
                         net (fo=1, routed)           0.000    12.487    pwm_out_reg_i_8_n_0
    SLICE_X102Y103       CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    12.741 r  pwm_out_reg_i_5/CO[0]
                         net (fo=8, routed)           0.765    13.506    pwm_out_reg_i_5_n_3
    SLICE_X103Y102       LUT4 (Prop_lut4_I2_O)        0.367    13.873 r  pwm_out_i_45/O
                         net (fo=1, routed)           0.000    13.873    pwm_out_i_45_n_0
    SLICE_X103Y102       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    14.423 r  pwm_out_reg_i_23/CO[3]
                         net (fo=1, routed)           0.000    14.423    pwm_out_reg_i_23_n_0
    SLICE_X103Y103       CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    14.645 r  pwm_out_reg_i_10/O[0]
                         net (fo=3, routed)           0.648    15.293    pwm_out_reg_i_10_n_7
    SLICE_X104Y102       LUT4 (Prop_lut4_I1_O)        0.299    15.592 r  pwm_out_i_19/O
                         net (fo=1, routed)           0.000    15.592    pwm_out_i_19_n_0
    SLICE_X104Y102       CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    15.968 r  pwm_out_reg_i_9/CO[3]
                         net (fo=2, routed)           0.633    16.600    pwm_out_reg_i_9_n_0
    SLICE_X104Y103       LUT6 (Prop_lut6_I5_O)        0.124    16.724 r  pwm_out_i_1_comp_1_replica/O
                         net (fo=10, routed)          0.411    17.135    p_0_in_repN
    SLICE_X103Y104       FDCE                                         r  pwm_out_reg_lopt_replica_7/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pin rise edge)    8.000     8.000 r  
    H16                                               0.000     8.000 r  clk (IN)
                         net (fo=0)                   0.000     8.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.380     9.380 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.293    11.673    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.764 r  clk_IBUF_BUFG_inst/O
                         net (fo=22, routed)          1.783    13.548    clk_IBUF_BUFG
    SLICE_X103Y104       FDCE                                         r  pwm_out_reg_lopt_replica_7/C
                         clock pessimism              0.478    14.026    
                         clock uncertainty           -0.035    13.990    
    SLICE_X103Y104       FDCE (Setup_fdce_C_D)       -0.047    13.943    pwm_out_reg_lopt_replica_7
  -------------------------------------------------------------------
                         required time                         13.943    
                         arrival time                         -17.135    
  -------------------------------------------------------------------
                         slack                                 -3.192    

Slack (VIOLATED) :        -2.914ns  (required time - arrival time)
  Source:                 current_duty_cycle_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            pwm_out_reg_lopt_replica_6/D
                            (rising edge-triggered cell FDCE clocked by clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_pin rise@8.000ns - clk_pin rise@0.000ns)
  Data Path Delay:        10.848ns  (logic 7.380ns (68.031%)  route 3.468ns (31.969%))
  Logic Levels:           12  (CARRY4=7 DSP48E1=1 LUT2=1 LUT4=2 LUT6=1)
  Clock Path Skew:        -0.062ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.549ns = ( 13.549 - 8.000 ) 
    Source Clock Delay      (SCD):    6.052ns
    Clock Pessimism Removal (CPR):    0.441ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pin rise edge)    0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.522     3.973    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     4.074 r  clk_IBUF_BUFG_inst/O
                         net (fo=22, routed)          1.978     6.052    clk_IBUF_BUFG
    SLICE_X103Y100       FDCE                                         r  current_duty_cycle_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X103Y100       FDCE (Prop_fdce_C_Q)         0.456     6.508 r  current_duty_cycle_reg[0]/Q
                         net (fo=8, routed)           0.411     6.919    current_duty_cycle_reg[0]
    DSP48_X4Y40          DSP48E1 (Prop_dsp48e1_A[0]_P[2])
                                                      3.841    10.760 r  pwm_out2/P[2]
                         net (fo=5, routed)           0.837    11.596    pwm_out2_n_103
    SLICE_X102Y100       LUT2 (Prop_lut2_I0_O)        0.124    11.720 r  pwm_out_i_49/O
                         net (fo=1, routed)           0.000    11.720    pwm_out_i_49_n_0
    SLICE_X102Y100       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    12.253 r  pwm_out_reg_i_27/CO[3]
                         net (fo=1, routed)           0.000    12.253    pwm_out_reg_i_27_n_0
    SLICE_X102Y101       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.370 r  pwm_out_reg_i_11/CO[3]
                         net (fo=1, routed)           0.000    12.370    pwm_out_reg_i_11_n_0
    SLICE_X102Y102       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.487 r  pwm_out_reg_i_8/CO[3]
                         net (fo=1, routed)           0.000    12.487    pwm_out_reg_i_8_n_0
    SLICE_X102Y103       CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    12.741 r  pwm_out_reg_i_5/CO[0]
                         net (fo=8, routed)           0.765    13.506    pwm_out_reg_i_5_n_3
    SLICE_X103Y102       LUT4 (Prop_lut4_I2_O)        0.367    13.873 r  pwm_out_i_45/O
                         net (fo=1, routed)           0.000    13.873    pwm_out_i_45_n_0
    SLICE_X103Y102       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    14.423 r  pwm_out_reg_i_23/CO[3]
                         net (fo=1, routed)           0.000    14.423    pwm_out_reg_i_23_n_0
    SLICE_X103Y103       CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    14.645 r  pwm_out_reg_i_10/O[0]
                         net (fo=3, routed)           0.648    15.293    pwm_out_reg_i_10_n_7
    SLICE_X104Y102       LUT4 (Prop_lut4_I1_O)        0.299    15.592 r  pwm_out_i_19/O
                         net (fo=1, routed)           0.000    15.592    pwm_out_i_19_n_0
    SLICE_X104Y102       CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    15.968 r  pwm_out_reg_i_9/CO[3]
                         net (fo=2, routed)           0.808    16.776    pwm_out_reg_i_9_n_0
    SLICE_X105Y102       LUT6 (Prop_lut6_I5_O)        0.124    16.900 r  pwm_out_i_1_comp_1/O
                         net (fo=1, routed)           0.000    16.900    p_0_in
    SLICE_X105Y102       FDCE                                         r  pwm_out_reg_lopt_replica_6/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pin rise edge)    8.000     8.000 r  
    H16                                               0.000     8.000 r  clk (IN)
                         net (fo=0)                   0.000     8.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.380     9.380 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.293    11.673    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.764 r  clk_IBUF_BUFG_inst/O
                         net (fo=22, routed)          1.784    13.549    clk_IBUF_BUFG
    SLICE_X105Y102       FDCE                                         r  pwm_out_reg_lopt_replica_6/C
                         clock pessimism              0.441    13.990    
                         clock uncertainty           -0.035    13.954    
    SLICE_X105Y102       FDCE (Setup_fdce_C_D)        0.031    13.985    pwm_out_reg_lopt_replica_6
  -------------------------------------------------------------------
                         required time                         13.985    
                         arrival time                         -16.900    
  -------------------------------------------------------------------
                         slack                                 -2.914    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.217ns  (arrival time - required time)
  Source:                 current_duty_cycle_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            current_duty_cycle_reg[6]/D
                            (rising edge-triggered cell FDCE clocked by clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pin rise@0.000ns - clk_pin rise@0.000ns)
  Data Path Delay:        0.309ns  (logic 0.186ns (60.289%)  route 0.123ns (39.711%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.307ns
    Source Clock Delay      (SCD):    1.778ns
    Clock Pessimism Removal (CPR):    0.530ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pin rise edge)    0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.842     1.060    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.086 r  clk_IBUF_BUFG_inst/O
                         net (fo=22, routed)          0.691     1.778    clk_IBUF_BUFG
    SLICE_X103Y101       FDCE                                         r  current_duty_cycle_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X103Y101       FDCE (Prop_fdce_C_Q)         0.141     1.919 r  current_duty_cycle_reg[6]/Q
                         net (fo=2, routed)           0.123     2.041    current_duty_cycle_reg[6]
    SLICE_X103Y101       LUT4 (Prop_lut4_I0_O)        0.045     2.086 r  current_duty_cycle[6]_i_2/O
                         net (fo=1, routed)           0.000     2.086    p_0_in__0[6]
    SLICE_X103Y101       FDCE                                         r  current_duty_cycle_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pin rise edge)    0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.313    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.342 r  clk_IBUF_BUFG_inst/O
                         net (fo=22, routed)          0.965     2.307    clk_IBUF_BUFG
    SLICE_X103Y101       FDCE                                         r  current_duty_cycle_reg[6]/C
                         clock pessimism             -0.530     1.778    
    SLICE_X103Y101       FDCE (Hold_fdce_C_D)         0.092     1.870    current_duty_cycle_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.870    
                         arrival time                           2.086    
  -------------------------------------------------------------------
                         slack                                  0.217    

Slack (MET) :             0.225ns  (arrival time - required time)
  Source:                 current_duty_cycle_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            current_duty_cycle_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pin rise@0.000ns - clk_pin rise@0.000ns)
  Data Path Delay:        0.333ns  (logic 0.186ns (55.931%)  route 0.147ns (44.069%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.307ns
    Source Clock Delay      (SCD):    1.778ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pin rise edge)    0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.842     1.060    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.086 r  clk_IBUF_BUFG_inst/O
                         net (fo=22, routed)          0.691     1.778    clk_IBUF_BUFG
    SLICE_X103Y100       FDCE                                         r  current_duty_cycle_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X103Y100       FDCE (Prop_fdce_C_Q)         0.141     1.919 r  current_duty_cycle_reg[0]/Q
                         net (fo=8, routed)           0.147     2.065    current_duty_cycle_reg[0]
    SLICE_X103Y101       LUT6 (Prop_lut6_I3_O)        0.045     2.110 r  current_duty_cycle[5]_i_1/O
                         net (fo=1, routed)           0.000     2.110    p_0_in__0[5]
    SLICE_X103Y101       FDCE                                         r  current_duty_cycle_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pin rise edge)    0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.313    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.342 r  clk_IBUF_BUFG_inst/O
                         net (fo=22, routed)          0.965     2.307    clk_IBUF_BUFG
    SLICE_X103Y101       FDCE                                         r  current_duty_cycle_reg[5]/C
                         clock pessimism             -0.514     1.794    
    SLICE_X103Y101       FDCE (Hold_fdce_C_D)         0.092     1.886    current_duty_cycle_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.886    
                         arrival time                           2.110    
  -------------------------------------------------------------------
                         slack                                  0.225    

Slack (MET) :             0.275ns  (arrival time - required time)
  Source:                 counter_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            counter_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pin rise@0.000ns - clk_pin rise@0.000ns)
  Data Path Delay:        0.406ns  (logic 0.212ns (52.214%)  route 0.194ns (47.786%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.307ns
    Source Clock Delay      (SCD):    1.777ns
    Clock Pessimism Removal (CPR):    0.531ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pin rise edge)    0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.842     1.060    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.086 r  clk_IBUF_BUFG_inst/O
                         net (fo=22, routed)          0.690     1.777    clk_IBUF_BUFG
    SLICE_X104Y104       FDCE                                         r  counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X104Y104       FDCE (Prop_fdce_C_Q)         0.164     1.941 r  counter_reg[1]/Q
                         net (fo=6, routed)           0.194     2.135    counter[1]
    SLICE_X104Y104       LUT3 (Prop_lut3_I1_O)        0.048     2.183 r  counter[2]_i_1/O
                         net (fo=1, routed)           0.000     2.183    counter[2]_i_1_n_0
    SLICE_X104Y104       FDCE                                         r  counter_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pin rise edge)    0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.313    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.342 r  clk_IBUF_BUFG_inst/O
                         net (fo=22, routed)          0.965     2.307    clk_IBUF_BUFG
    SLICE_X104Y104       FDCE                                         r  counter_reg[2]/C
                         clock pessimism             -0.531     1.777    
    SLICE_X104Y104       FDCE (Hold_fdce_C_D)         0.131     1.908    counter_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.908    
                         arrival time                           2.183    
  -------------------------------------------------------------------
                         slack                                  0.275    

Slack (MET) :             0.279ns  (arrival time - required time)
  Source:                 counter_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            counter_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pin rise@0.000ns - clk_pin rise@0.000ns)
  Data Path Delay:        0.410ns  (logic 0.212ns (51.705%)  route 0.198ns (48.295%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.307ns
    Source Clock Delay      (SCD):    1.777ns
    Clock Pessimism Removal (CPR):    0.531ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pin rise edge)    0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.842     1.060    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.086 r  clk_IBUF_BUFG_inst/O
                         net (fo=22, routed)          0.690     1.777    clk_IBUF_BUFG
    SLICE_X104Y104       FDCE                                         r  counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X104Y104       FDCE (Prop_fdce_C_Q)         0.164     1.941 r  counter_reg[1]/Q
                         net (fo=6, routed)           0.198     2.139    counter[1]
    SLICE_X104Y104       LUT4 (Prop_lut4_I1_O)        0.048     2.187 r  counter[3]_i_1/O
                         net (fo=1, routed)           0.000     2.187    counter[3]_i_1_n_0
    SLICE_X104Y104       FDCE                                         r  counter_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pin rise edge)    0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.313    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.342 r  clk_IBUF_BUFG_inst/O
                         net (fo=22, routed)          0.965     2.307    clk_IBUF_BUFG
    SLICE_X104Y104       FDCE                                         r  counter_reg[3]/C
                         clock pessimism             -0.531     1.777    
    SLICE_X104Y104       FDCE (Hold_fdce_C_D)         0.131     1.908    counter_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.908    
                         arrival time                           2.187    
  -------------------------------------------------------------------
                         slack                                  0.279    

Slack (MET) :             0.286ns  (arrival time - required time)
  Source:                 counter_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            counter_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pin rise@0.000ns - clk_pin rise@0.000ns)
  Data Path Delay:        0.407ns  (logic 0.209ns (51.349%)  route 0.198ns (48.651%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.307ns
    Source Clock Delay      (SCD):    1.777ns
    Clock Pessimism Removal (CPR):    0.531ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pin rise edge)    0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.842     1.060    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.086 r  clk_IBUF_BUFG_inst/O
                         net (fo=22, routed)          0.690     1.777    clk_IBUF_BUFG
    SLICE_X104Y104       FDCE                                         r  counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X104Y104       FDCE (Prop_fdce_C_Q)         0.164     1.941 r  counter_reg[1]/Q
                         net (fo=6, routed)           0.198     2.139    counter[1]
    SLICE_X104Y104       LUT4 (Prop_lut4_I2_O)        0.045     2.184 r  counter[1]_i_1/O
                         net (fo=1, routed)           0.000     2.184    counter[1]_i_1_n_0
    SLICE_X104Y104       FDCE                                         r  counter_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pin rise edge)    0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.313    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.342 r  clk_IBUF_BUFG_inst/O
                         net (fo=22, routed)          0.965     2.307    clk_IBUF_BUFG
    SLICE_X104Y104       FDCE                                         r  counter_reg[1]/C
                         clock pessimism             -0.531     1.777    
    SLICE_X104Y104       FDCE (Hold_fdce_C_D)         0.121     1.898    counter_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.898    
                         arrival time                           2.184    
  -------------------------------------------------------------------
                         slack                                  0.286    

Slack (MET) :             0.300ns  (arrival time - required time)
  Source:                 counter_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            counter_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pin rise@0.000ns - clk_pin rise@0.000ns)
  Data Path Delay:        0.420ns  (logic 0.209ns (49.800%)  route 0.211ns (50.200%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.307ns
    Source Clock Delay      (SCD):    1.777ns
    Clock Pessimism Removal (CPR):    0.531ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pin rise edge)    0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.842     1.060    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.086 r  clk_IBUF_BUFG_inst/O
                         net (fo=22, routed)          0.690     1.777    clk_IBUF_BUFG
    SLICE_X104Y104       FDCE                                         r  counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X104Y104       FDCE (Prop_fdce_C_Q)         0.164     1.941 f  counter_reg[0]/Q
                         net (fo=7, routed)           0.211     2.151    counter[0]
    SLICE_X104Y104       LUT1 (Prop_lut1_I0_O)        0.045     2.196 r  counter[0]_i_1/O
                         net (fo=1, routed)           0.000     2.196    counter[0]_i_1_n_0
    SLICE_X104Y104       FDCE                                         r  counter_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pin rise edge)    0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.313    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.342 r  clk_IBUF_BUFG_inst/O
                         net (fo=22, routed)          0.965     2.307    clk_IBUF_BUFG
    SLICE_X104Y104       FDCE                                         r  counter_reg[0]/C
                         clock pessimism             -0.531     1.777    
    SLICE_X104Y104       FDCE (Hold_fdce_C_D)         0.120     1.897    counter_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.897    
                         arrival time                           2.196    
  -------------------------------------------------------------------
                         slack                                  0.300    

Slack (MET) :             0.349ns  (arrival time - required time)
  Source:                 current_duty_cycle_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            current_duty_cycle_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pin rise@0.000ns - clk_pin rise@0.000ns)
  Data Path Delay:        0.441ns  (logic 0.186ns (42.131%)  route 0.255ns (57.869%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.307ns
    Source Clock Delay      (SCD):    1.778ns
    Clock Pessimism Removal (CPR):    0.530ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pin rise edge)    0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.842     1.060    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.086 r  clk_IBUF_BUFG_inst/O
                         net (fo=22, routed)          0.691     1.778    clk_IBUF_BUFG
    SLICE_X103Y100       FDCE                                         r  current_duty_cycle_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X103Y100       FDCE (Prop_fdce_C_Q)         0.141     1.919 f  current_duty_cycle_reg[0]/Q
                         net (fo=8, routed)           0.255     2.174    current_duty_cycle_reg[0]
    SLICE_X103Y100       LUT1 (Prop_lut1_I0_O)        0.045     2.219 r  current_duty_cycle[0]_i_1/O
                         net (fo=1, routed)           0.000     2.219    p_0_in__0[0]
    SLICE_X103Y100       FDCE                                         r  current_duty_cycle_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pin rise edge)    0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.313    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.342 r  clk_IBUF_BUFG_inst/O
                         net (fo=22, routed)          0.965     2.307    clk_IBUF_BUFG
    SLICE_X103Y100       FDCE                                         r  current_duty_cycle_reg[0]/C
                         clock pessimism             -0.530     1.778    
    SLICE_X103Y100       FDCE (Hold_fdce_C_D)         0.092     1.870    current_duty_cycle_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.870    
                         arrival time                           2.219    
  -------------------------------------------------------------------
                         slack                                  0.349    

Slack (MET) :             0.349ns  (arrival time - required time)
  Source:                 current_duty_cycle_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            current_duty_cycle_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pin rise@0.000ns - clk_pin rise@0.000ns)
  Data Path Delay:        0.441ns  (logic 0.186ns (42.131%)  route 0.255ns (57.869%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.307ns
    Source Clock Delay      (SCD):    1.778ns
    Clock Pessimism Removal (CPR):    0.530ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pin rise edge)    0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.842     1.060    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.086 r  clk_IBUF_BUFG_inst/O
                         net (fo=22, routed)          0.691     1.778    clk_IBUF_BUFG
    SLICE_X103Y100       FDCE                                         r  current_duty_cycle_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X103Y100       FDCE (Prop_fdce_C_Q)         0.141     1.919 r  current_duty_cycle_reg[0]/Q
                         net (fo=8, routed)           0.255     2.174    current_duty_cycle_reg[0]
    SLICE_X103Y100       LUT3 (Prop_lut3_I1_O)        0.045     2.219 r  current_duty_cycle[2]_i_1/O
                         net (fo=1, routed)           0.000     2.219    p_0_in__0[2]
    SLICE_X103Y100       FDCE                                         r  current_duty_cycle_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pin rise edge)    0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.313    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.342 r  clk_IBUF_BUFG_inst/O
                         net (fo=22, routed)          0.965     2.307    clk_IBUF_BUFG
    SLICE_X103Y100       FDCE                                         r  current_duty_cycle_reg[2]/C
                         clock pessimism             -0.530     1.778    
    SLICE_X103Y100       FDCE (Hold_fdce_C_D)         0.092     1.870    current_duty_cycle_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.870    
                         arrival time                           2.219    
  -------------------------------------------------------------------
                         slack                                  0.349    

Slack (MET) :             0.418ns  (arrival time - required time)
  Source:                 current_duty_cycle_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            current_duty_cycle_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pin rise@0.000ns - clk_pin rise@0.000ns)
  Data Path Delay:        0.764ns  (logic 0.185ns (24.201%)  route 0.579ns (75.799%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.351ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.307ns
    Source Clock Delay      (SCD):    1.695ns
    Clock Pessimism Removal (CPR):    0.261ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pin rise edge)    0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.842     1.060    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.086 r  clk_IBUF_BUFG_inst/O
                         net (fo=22, routed)          0.609     1.695    clk_IBUF_BUFG
    SLICE_X103Y99        FDCE                                         r  current_duty_cycle_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X103Y99        FDCE (Prop_fdce_C_Q)         0.141     1.836 r  current_duty_cycle_reg[1]/Q
                         net (fo=7, routed)           0.440     2.276    current_duty_cycle_reg[1]
    SLICE_X103Y101       LUT5 (Prop_lut5_I1_O)        0.044     2.320 r  current_duty_cycle[4]_i_1/O
                         net (fo=1, routed)           0.140     2.460    p_0_in__0[4]
    SLICE_X103Y102       FDCE                                         r  current_duty_cycle_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pin rise edge)    0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.313    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.342 r  clk_IBUF_BUFG_inst/O
                         net (fo=22, routed)          0.965     2.307    clk_IBUF_BUFG
    SLICE_X103Y102       FDCE                                         r  current_duty_cycle_reg[4]/C
                         clock pessimism             -0.261     2.046    
    SLICE_X103Y102       FDCE (Hold_fdce_C_D)        -0.005     2.041    current_duty_cycle_reg[4]
  -------------------------------------------------------------------
                         required time                         -2.041    
                         arrival time                           2.460    
  -------------------------------------------------------------------
                         slack                                  0.418    

Slack (MET) :             0.433ns  (arrival time - required time)
  Source:                 current_duty_cycle_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            current_duty_cycle_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pin rise@0.000ns - clk_pin rise@0.000ns)
  Data Path Delay:        0.620ns  (logic 0.184ns (29.656%)  route 0.436ns (70.344%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.183ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.221ns
    Source Clock Delay      (SCD):    1.778ns
    Clock Pessimism Removal (CPR):    0.261ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pin rise edge)    0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.842     1.060    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.086 r  clk_IBUF_BUFG_inst/O
                         net (fo=22, routed)          0.691     1.778    clk_IBUF_BUFG
    SLICE_X103Y100       FDCE                                         r  current_duty_cycle_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X103Y100       FDCE (Prop_fdce_C_Q)         0.141     1.919 r  current_duty_cycle_reg[0]/Q
                         net (fo=8, routed)           0.255     2.174    current_duty_cycle_reg[0]
    SLICE_X103Y100       LUT2 (Prop_lut2_I0_O)        0.043     2.217 r  current_duty_cycle[1]_i_1/O
                         net (fo=1, routed)           0.181     2.398    p_0_in__0[1]
    SLICE_X103Y99        FDCE                                         r  current_duty_cycle_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pin rise edge)    0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.313    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.342 r  clk_IBUF_BUFG_inst/O
                         net (fo=22, routed)          0.879     2.221    clk_IBUF_BUFG
    SLICE_X103Y99        FDCE                                         r  current_duty_cycle_reg[1]/C
                         clock pessimism             -0.261     1.960    
    SLICE_X103Y99        FDCE (Hold_fdce_C_D)         0.005     1.965    current_duty_cycle_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.965    
                         arrival time                           2.398    
  -------------------------------------------------------------------
                         slack                                  0.433    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_pin
Waveform(ns):       { 0.000 4.000 }
Period(ns):         8.000
Sources:            { clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I   n/a            2.155         8.000       5.845      BUFGCTRL_X0Y16  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDCE/C   n/a            1.000         8.000       7.000      SLICE_X104Y104  counter_reg[0]/C
Min Period        n/a     FDCE/C   n/a            1.000         8.000       7.000      SLICE_X104Y104  counter_reg[1]/C
Min Period        n/a     FDCE/C   n/a            1.000         8.000       7.000      SLICE_X104Y104  counter_reg[2]/C
Min Period        n/a     FDCE/C   n/a            1.000         8.000       7.000      SLICE_X104Y104  counter_reg[3]/C
Min Period        n/a     FDCE/C   n/a            1.000         8.000       7.000      SLICE_X103Y100  current_duty_cycle_reg[0]/C
Min Period        n/a     FDCE/C   n/a            1.000         8.000       7.000      SLICE_X103Y99   current_duty_cycle_reg[1]/C
Min Period        n/a     FDCE/C   n/a            1.000         8.000       7.000      SLICE_X103Y100  current_duty_cycle_reg[2]/C
Min Period        n/a     FDCE/C   n/a            1.000         8.000       7.000      SLICE_X103Y99   current_duty_cycle_reg[3]/C
Min Period        n/a     FDCE/C   n/a            1.000         8.000       7.000      SLICE_X103Y102  current_duty_cycle_reg[4]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         4.000       3.500      SLICE_X104Y104  counter_reg[0]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         4.000       3.500      SLICE_X104Y104  counter_reg[0]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         4.000       3.500      SLICE_X104Y104  counter_reg[1]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         4.000       3.500      SLICE_X104Y104  counter_reg[1]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         4.000       3.500      SLICE_X104Y104  counter_reg[2]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         4.000       3.500      SLICE_X104Y104  counter_reg[2]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         4.000       3.500      SLICE_X104Y104  counter_reg[3]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         4.000       3.500      SLICE_X104Y104  counter_reg[3]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         4.000       3.500      SLICE_X103Y100  current_duty_cycle_reg[0]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         4.000       3.500      SLICE_X103Y100  current_duty_cycle_reg[0]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         4.000       3.500      SLICE_X104Y104  counter_reg[0]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         4.000       3.500      SLICE_X104Y104  counter_reg[0]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         4.000       3.500      SLICE_X104Y104  counter_reg[1]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         4.000       3.500      SLICE_X104Y104  counter_reg[1]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         4.000       3.500      SLICE_X104Y104  counter_reg[2]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         4.000       3.500      SLICE_X104Y104  counter_reg[2]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         4.000       3.500      SLICE_X104Y104  counter_reg[3]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         4.000       3.500      SLICE_X104Y104  counter_reg[3]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         4.000       3.500      SLICE_X103Y100  current_duty_cycle_reg[0]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         4.000       3.500      SLICE_X103Y100  current_duty_cycle_reg[0]/C



--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clk_pin
  To Clock:  

Max Delay            11 Endpoints
Min Delay            11 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 pwm_out_reg_lopt_replica_10/C
                            (rising edge-triggered cell FDCE clocked by clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            led[9]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.707ns  (logic 4.155ns (53.912%)  route 3.552ns (46.088%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pin rise edge)    0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.522     3.973    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     4.074 r  clk_IBUF_BUFG_inst/O
                         net (fo=22, routed)          1.977     6.051    clk_IBUF_BUFG
    SLICE_X104Y103       FDCE                                         r  pwm_out_reg_lopt_replica_10/C
  -------------------------------------------------------------------    -------------------
    SLICE_X104Y103       FDCE (Prop_fdce_C_Q)         0.478     6.529 r  pwm_out_reg_lopt_replica_10/Q
                         net (fo=1, routed)           3.552    10.081    pwm_out_reg_lopt_replica_10_1
    G14                  OBUF (Prop_obuf_I_O)         3.677    13.758 r  led_OBUF[9]_inst/O
                         net (fo=0)                   0.000    13.758    led[9]
    G14                                                               r  led[9] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 pwm_out_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            probe
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.303ns  (logic 4.097ns (56.110%)  route 3.205ns (43.890%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pin rise edge)    0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.522     3.973    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     4.074 r  clk_IBUF_BUFG_inst/O
                         net (fo=22, routed)          1.977     6.051    clk_IBUF_BUFG
    SLICE_X104Y103       FDCE                                         r  pwm_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X104Y103       FDCE (Prop_fdce_C_Q)         0.518     6.569 r  pwm_out_reg/Q
                         net (fo=1, routed)           3.205     9.774    probe_OBUF
    Y18                  OBUF (Prop_obuf_I_O)         3.579    13.353 r  probe_OBUF_inst/O
                         net (fo=0)                   0.000    13.353    probe
    Y18                                                               r  probe (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 pwm_out_reg_lopt_replica/C
                            (rising edge-triggered cell FDCE clocked by clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            led[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.561ns  (logic 4.179ns (63.687%)  route 2.383ns (36.313%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pin rise edge)    0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.522     3.973    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     4.074 r  clk_IBUF_BUFG_inst/O
                         net (fo=22, routed)          1.977     6.051    clk_IBUF_BUFG
    SLICE_X104Y103       FDCE                                         r  pwm_out_reg_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X104Y103       FDCE (Prop_fdce_C_Q)         0.478     6.529 r  pwm_out_reg_lopt_replica/Q
                         net (fo=1, routed)           2.383     8.911    pwm_out_reg_lopt_replica_1
    R14                  OBUF (Prop_obuf_I_O)         3.701    12.612 r  led_OBUF[0]_inst/O
                         net (fo=0)                   0.000    12.612    led[0]
    R14                                                               r  led[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 pwm_out_reg_lopt_replica_9/C
                            (rising edge-triggered cell FDCE clocked by clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            led[8]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.365ns  (logic 4.245ns (66.696%)  route 2.120ns (33.304%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pin rise edge)    0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.522     3.973    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     4.074 r  clk_IBUF_BUFG_inst/O
                         net (fo=22, routed)          1.977     6.051    clk_IBUF_BUFG
    SLICE_X104Y103       FDCE                                         r  pwm_out_reg_lopt_replica_9/C
  -------------------------------------------------------------------    -------------------
    SLICE_X104Y103       FDCE (Prop_fdce_C_Q)         0.478     6.529 r  pwm_out_reg_lopt_replica_9/Q
                         net (fo=1, routed)           2.120     8.649    pwm_out_reg_lopt_replica_9_1
    L14                  OBUF (Prop_obuf_I_O)         3.767    12.416 r  led_OBUF[8]_inst/O
                         net (fo=0)                   0.000    12.416    led[8]
    L14                                                               r  led[8] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 pwm_out_reg_lopt_replica_2/C
                            (rising edge-triggered cell FDCE clocked by clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            led[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.364ns  (logic 4.151ns (65.230%)  route 2.213ns (34.770%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pin rise edge)    0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.522     3.973    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     4.074 r  clk_IBUF_BUFG_inst/O
                         net (fo=22, routed)          1.978     6.052    clk_IBUF_BUFG
    SLICE_X105Y101       FDCE                                         r  pwm_out_reg_lopt_replica_2/C
  -------------------------------------------------------------------    -------------------
    SLICE_X105Y101       FDCE (Prop_fdce_C_Q)         0.419     6.471 r  pwm_out_reg_lopt_replica_2/Q
                         net (fo=1, routed)           2.213     8.683    pwm_out_reg_lopt_replica_2_1
    P14                  OBUF (Prop_obuf_I_O)         3.732    12.416 r  led_OBUF[1]_inst/O
                         net (fo=0)                   0.000    12.416    led[1]
    P14                                                               r  led[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 pwm_out_reg_lopt_replica_6/C
                            (rising edge-triggered cell FDCE clocked by clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            led[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.337ns  (logic 3.969ns (62.632%)  route 2.368ns (37.368%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pin rise edge)    0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.522     3.973    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     4.074 r  clk_IBUF_BUFG_inst/O
                         net (fo=22, routed)          1.978     6.052    clk_IBUF_BUFG
    SLICE_X105Y102       FDCE                                         r  pwm_out_reg_lopt_replica_6/C
  -------------------------------------------------------------------    -------------------
    SLICE_X105Y102       FDCE (Prop_fdce_C_Q)         0.456     6.508 r  pwm_out_reg_lopt_replica_6/Q
                         net (fo=1, routed)           2.368     8.876    pwm_out_reg_lopt_replica_6_1
    G17                  OBUF (Prop_obuf_I_O)         3.513    12.388 r  led_OBUF[5]_inst/O
                         net (fo=0)                   0.000    12.388    led[5]
    G17                                                               r  led[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 pwm_out_reg_lopt_replica_7/C
                            (rising edge-triggered cell FDCE clocked by clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            led[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.255ns  (logic 4.166ns (66.606%)  route 2.089ns (33.394%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pin rise edge)    0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.522     3.973    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     4.074 r  clk_IBUF_BUFG_inst/O
                         net (fo=22, routed)          1.977     6.051    clk_IBUF_BUFG
    SLICE_X103Y104       FDCE                                         r  pwm_out_reg_lopt_replica_7/C
  -------------------------------------------------------------------    -------------------
    SLICE_X103Y104       FDCE (Prop_fdce_C_Q)         0.419     6.470 r  pwm_out_reg_lopt_replica_7/Q
                         net (fo=1, routed)           2.089     8.558    pwm_out_reg_lopt_replica_7_1
    L15                  OBUF (Prop_obuf_I_O)         3.747    12.305 r  led_OBUF[6]_inst/O
                         net (fo=0)                   0.000    12.305    led[6]
    L15                                                               r  led[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 pwm_out_reg_lopt_replica_4/C
                            (rising edge-triggered cell FDCE clocked by clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            led[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.240ns  (logic 4.175ns (66.904%)  route 2.065ns (33.096%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pin rise edge)    0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.522     3.973    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     4.074 r  clk_IBUF_BUFG_inst/O
                         net (fo=22, routed)          1.978     6.052    clk_IBUF_BUFG
    SLICE_X105Y102       FDCE                                         r  pwm_out_reg_lopt_replica_4/C
  -------------------------------------------------------------------    -------------------
    SLICE_X105Y102       FDCE (Prop_fdce_C_Q)         0.419     6.471 r  pwm_out_reg_lopt_replica_4/Q
                         net (fo=1, routed)           2.065     8.536    pwm_out_reg_lopt_replica_4_1
    M14                  OBUF (Prop_obuf_I_O)         3.756    12.292 r  led_OBUF[3]_inst/O
                         net (fo=0)                   0.000    12.292    led[3]
    M14                                                               r  led[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 pwm_out_reg_lopt_replica_5/C
                            (rising edge-triggered cell FDCE clocked by clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            led[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.154ns  (logic 4.167ns (67.712%)  route 1.987ns (32.288%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pin rise edge)    0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.522     3.973    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     4.074 r  clk_IBUF_BUFG_inst/O
                         net (fo=22, routed)          1.977     6.051    clk_IBUF_BUFG
    SLICE_X105Y104       FDCE                                         r  pwm_out_reg_lopt_replica_5/C
  -------------------------------------------------------------------    -------------------
    SLICE_X105Y104       FDCE (Prop_fdce_C_Q)         0.419     6.470 r  pwm_out_reg_lopt_replica_5/Q
                         net (fo=1, routed)           1.987     8.457    pwm_out_reg_lopt_replica_5_1
    N15                  OBUF (Prop_obuf_I_O)         3.748    12.205 r  led_OBUF[4]_inst/O
                         net (fo=0)                   0.000    12.205    led[4]
    N15                                                               r  led[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 pwm_out_reg_lopt_replica_8/C
                            (rising edge-triggered cell FDCE clocked by clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            led[7]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.104ns  (logic 4.177ns (68.425%)  route 1.927ns (31.575%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pin rise edge)    0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.522     3.973    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     4.074 r  clk_IBUF_BUFG_inst/O
                         net (fo=22, routed)          1.977     6.051    clk_IBUF_BUFG
    SLICE_X105Y104       FDCE                                         r  pwm_out_reg_lopt_replica_8/C
  -------------------------------------------------------------------    -------------------
    SLICE_X105Y104       FDCE (Prop_fdce_C_Q)         0.419     6.470 r  pwm_out_reg_lopt_replica_8/Q
                         net (fo=1, routed)           1.927     8.397    pwm_out_reg_lopt_replica_8_1
    M15                  OBUF (Prop_obuf_I_O)         3.758    12.155 r  led_OBUF[7]_inst/O
                         net (fo=0)                   0.000    12.155    led[7]
    M15                                                               r  led[7] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 pwm_out_reg_lopt_replica_8/C
                            (rising edge-triggered cell FDCE clocked by clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            led[7]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.934ns  (logic 1.464ns (75.725%)  route 0.469ns (24.275%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pin rise edge)    0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.842     1.060    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.086 r  clk_IBUF_BUFG_inst/O
                         net (fo=22, routed)          0.690     1.777    clk_IBUF_BUFG
    SLICE_X105Y104       FDCE                                         r  pwm_out_reg_lopt_replica_8/C
  -------------------------------------------------------------------    -------------------
    SLICE_X105Y104       FDCE (Prop_fdce_C_Q)         0.128     1.905 r  pwm_out_reg_lopt_replica_8/Q
                         net (fo=1, routed)           0.469     2.374    pwm_out_reg_lopt_replica_8_1
    M15                  OBUF (Prop_obuf_I_O)         1.336     3.710 r  led_OBUF[7]_inst/O
                         net (fo=0)                   0.000     3.710    led[7]
    M15                                                               r  led[7] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 pwm_out_reg_lopt_replica_3/C
                            (rising edge-triggered cell FDCE clocked by clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            led[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.940ns  (logic 1.437ns (74.052%)  route 0.503ns (25.948%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pin rise edge)    0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.842     1.060    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.086 r  clk_IBUF_BUFG_inst/O
                         net (fo=22, routed)          0.690     1.777    clk_IBUF_BUFG
    SLICE_X104Y103       FDCE                                         r  pwm_out_reg_lopt_replica_3/C
  -------------------------------------------------------------------    -------------------
    SLICE_X104Y103       FDCE (Prop_fdce_C_Q)         0.164     1.941 r  pwm_out_reg_lopt_replica_3/Q
                         net (fo=1, routed)           0.503     2.444    pwm_out_reg_lopt_replica_3_1
    N16                  OBUF (Prop_obuf_I_O)         1.273     3.717 r  led_OBUF[2]_inst/O
                         net (fo=0)                   0.000     3.717    led[2]
    N16                                                               r  led[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 pwm_out_reg_lopt_replica_5/C
                            (rising edge-triggered cell FDCE clocked by clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            led[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.976ns  (logic 1.456ns (73.689%)  route 0.520ns (26.311%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pin rise edge)    0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.842     1.060    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.086 r  clk_IBUF_BUFG_inst/O
                         net (fo=22, routed)          0.690     1.777    clk_IBUF_BUFG
    SLICE_X105Y104       FDCE                                         r  pwm_out_reg_lopt_replica_5/C
  -------------------------------------------------------------------    -------------------
    SLICE_X105Y104       FDCE (Prop_fdce_C_Q)         0.128     1.905 r  pwm_out_reg_lopt_replica_5/Q
                         net (fo=1, routed)           0.520     2.425    pwm_out_reg_lopt_replica_5_1
    N15                  OBUF (Prop_obuf_I_O)         1.328     3.753 r  led_OBUF[4]_inst/O
                         net (fo=0)                   0.000     3.753    led[4]
    N15                                                               r  led[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 pwm_out_reg_lopt_replica_4/C
                            (rising edge-triggered cell FDCE clocked by clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            led[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.988ns  (logic 1.462ns (73.574%)  route 0.525ns (26.426%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pin rise edge)    0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.842     1.060    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.086 r  clk_IBUF_BUFG_inst/O
                         net (fo=22, routed)          0.691     1.778    clk_IBUF_BUFG
    SLICE_X105Y102       FDCE                                         r  pwm_out_reg_lopt_replica_4/C
  -------------------------------------------------------------------    -------------------
    SLICE_X105Y102       FDCE (Prop_fdce_C_Q)         0.128     1.906 r  pwm_out_reg_lopt_replica_4/Q
                         net (fo=1, routed)           0.525     2.431    pwm_out_reg_lopt_replica_4_1
    M14                  OBUF (Prop_obuf_I_O)         1.334     3.765 r  led_OBUF[3]_inst/O
                         net (fo=0)                   0.000     3.765    led[3]
    M14                                                               r  led[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 pwm_out_reg_lopt_replica_7/C
                            (rising edge-triggered cell FDCE clocked by clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            led[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.997ns  (logic 1.455ns (72.825%)  route 0.543ns (27.175%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pin rise edge)    0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.842     1.060    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.086 r  clk_IBUF_BUFG_inst/O
                         net (fo=22, routed)          0.690     1.777    clk_IBUF_BUFG
    SLICE_X103Y104       FDCE                                         r  pwm_out_reg_lopt_replica_7/C
  -------------------------------------------------------------------    -------------------
    SLICE_X103Y104       FDCE (Prop_fdce_C_Q)         0.128     1.905 r  pwm_out_reg_lopt_replica_7/Q
                         net (fo=1, routed)           0.543     2.447    pwm_out_reg_lopt_replica_7_1
    L15                  OBUF (Prop_obuf_I_O)         1.327     3.774 r  led_OBUF[6]_inst/O
                         net (fo=0)                   0.000     3.774    led[6]
    L15                                                               r  led[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 pwm_out_reg_lopt_replica_6/C
                            (rising edge-triggered cell FDCE clocked by clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            led[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.025ns  (logic 1.355ns (66.916%)  route 0.670ns (33.084%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pin rise edge)    0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.842     1.060    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.086 r  clk_IBUF_BUFG_inst/O
                         net (fo=22, routed)          0.691     1.778    clk_IBUF_BUFG
    SLICE_X105Y102       FDCE                                         r  pwm_out_reg_lopt_replica_6/C
  -------------------------------------------------------------------    -------------------
    SLICE_X105Y102       FDCE (Prop_fdce_C_Q)         0.141     1.919 r  pwm_out_reg_lopt_replica_6/Q
                         net (fo=1, routed)           0.670     2.588    pwm_out_reg_lopt_replica_6_1
    G17                  OBUF (Prop_obuf_I_O)         1.214     3.802 r  led_OBUF[5]_inst/O
                         net (fo=0)                   0.000     3.802    led[5]
    G17                                                               r  led[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 pwm_out_reg_lopt_replica_9/C
                            (rising edge-triggered cell FDCE clocked by clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            led[8]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.045ns  (logic 1.497ns (73.166%)  route 0.549ns (26.834%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pin rise edge)    0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.842     1.060    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.086 r  clk_IBUF_BUFG_inst/O
                         net (fo=22, routed)          0.690     1.777    clk_IBUF_BUFG
    SLICE_X104Y103       FDCE                                         r  pwm_out_reg_lopt_replica_9/C
  -------------------------------------------------------------------    -------------------
    SLICE_X104Y103       FDCE (Prop_fdce_C_Q)         0.148     1.925 r  pwm_out_reg_lopt_replica_9/Q
                         net (fo=1, routed)           0.549     2.473    pwm_out_reg_lopt_replica_9_1
    L14                  OBUF (Prop_obuf_I_O)         1.349     3.822 r  led_OBUF[8]_inst/O
                         net (fo=0)                   0.000     3.822    led[8]
    L14                                                               r  led[8] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 pwm_out_reg_lopt_replica_2/C
                            (rising edge-triggered cell FDCE clocked by clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            led[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.049ns  (logic 1.439ns (70.236%)  route 0.610ns (29.764%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pin rise edge)    0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.842     1.060    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.086 r  clk_IBUF_BUFG_inst/O
                         net (fo=22, routed)          0.691     1.778    clk_IBUF_BUFG
    SLICE_X105Y101       FDCE                                         r  pwm_out_reg_lopt_replica_2/C
  -------------------------------------------------------------------    -------------------
    SLICE_X105Y101       FDCE (Prop_fdce_C_Q)         0.128     1.906 r  pwm_out_reg_lopt_replica_2/Q
                         net (fo=1, routed)           0.610     2.515    pwm_out_reg_lopt_replica_2_1
    P14                  OBUF (Prop_obuf_I_O)         1.311     3.826 r  led_OBUF[1]_inst/O
                         net (fo=0)                   0.000     3.826    led[1]
    P14                                                               r  led[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 pwm_out_reg_lopt_replica/C
                            (rising edge-triggered cell FDCE clocked by clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            led[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.110ns  (logic 1.432ns (67.841%)  route 0.679ns (32.159%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pin rise edge)    0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.842     1.060    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.086 r  clk_IBUF_BUFG_inst/O
                         net (fo=22, routed)          0.690     1.777    clk_IBUF_BUFG
    SLICE_X104Y103       FDCE                                         r  pwm_out_reg_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X104Y103       FDCE (Prop_fdce_C_Q)         0.148     1.925 r  pwm_out_reg_lopt_replica/Q
                         net (fo=1, routed)           0.679     2.603    pwm_out_reg_lopt_replica_1
    R14                  OBUF (Prop_obuf_I_O)         1.284     3.887 r  led_OBUF[0]_inst/O
                         net (fo=0)                   0.000     3.887    led[0]
    R14                                                               r  led[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 pwm_out_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            probe
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.486ns  (logic 1.444ns (58.081%)  route 1.042ns (41.919%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pin rise edge)    0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.842     1.060    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.086 r  clk_IBUF_BUFG_inst/O
                         net (fo=22, routed)          0.690     1.777    clk_IBUF_BUFG
    SLICE_X104Y103       FDCE                                         r  pwm_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X104Y103       FDCE (Prop_fdce_C_Q)         0.164     1.941 r  pwm_out_reg/Q
                         net (fo=1, routed)           1.042     2.983    probe_OBUF
    Y18                  OBUF (Prop_obuf_I_O)         1.280     4.263 r  probe_OBUF_inst/O
                         net (fo=0)                   0.000     4.263    probe
    Y18                                                               r  probe (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  clk_pin

Max Delay            22 Endpoints
Min Delay            22 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            current_duty_cycle_reg[1]/CLR
                            (recovery check against rising-edge clock clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        4.564ns  (logic 1.463ns (32.062%)  route 3.101ns (67.938%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        5.374ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.374ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    D19                                               0.000     0.000 f  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    D19                  IBUF (Prop_ibuf_I_O)         1.463     1.463 f  rst_IBUF_inst/O
                         net (fo=22, routed)          3.101     4.564    rst_IBUF
    SLICE_X103Y99        FDCE                                         f  current_duty_cycle_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_pin rise edge)    0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.380     1.380 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.293     3.673    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.764 r  clk_IBUF_BUFG_inst/O
                         net (fo=22, routed)          1.610     5.374    clk_IBUF_BUFG
    SLICE_X103Y99        FDCE                                         r  current_duty_cycle_reg[1]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            current_duty_cycle_reg[3]/CLR
                            (recovery check against rising-edge clock clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        4.564ns  (logic 1.463ns (32.062%)  route 3.101ns (67.938%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        5.374ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.374ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    D19                                               0.000     0.000 f  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    D19                  IBUF (Prop_ibuf_I_O)         1.463     1.463 f  rst_IBUF_inst/O
                         net (fo=22, routed)          3.101     4.564    rst_IBUF
    SLICE_X103Y99        FDCE                                         f  current_duty_cycle_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_pin rise edge)    0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.380     1.380 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.293     3.673    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.764 r  clk_IBUF_BUFG_inst/O
                         net (fo=22, routed)          1.610     5.374    clk_IBUF_BUFG
    SLICE_X103Y99        FDCE                                         r  current_duty_cycle_reg[3]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            current_duty_cycle_reg[0]/CLR
                            (recovery check against rising-edge clock clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        4.471ns  (logic 1.463ns (32.731%)  route 3.008ns (67.269%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        5.549ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.549ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    D19                                               0.000     0.000 f  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    D19                  IBUF (Prop_ibuf_I_O)         1.463     1.463 f  rst_IBUF_inst/O
                         net (fo=22, routed)          3.008     4.471    rst_IBUF
    SLICE_X103Y100       FDCE                                         f  current_duty_cycle_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_pin rise edge)    0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.380     1.380 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.293     3.673    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.764 r  clk_IBUF_BUFG_inst/O
                         net (fo=22, routed)          1.784     5.549    clk_IBUF_BUFG
    SLICE_X103Y100       FDCE                                         r  current_duty_cycle_reg[0]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            current_duty_cycle_reg[2]/CLR
                            (recovery check against rising-edge clock clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        4.471ns  (logic 1.463ns (32.731%)  route 3.008ns (67.269%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        5.549ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.549ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    D19                                               0.000     0.000 f  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    D19                  IBUF (Prop_ibuf_I_O)         1.463     1.463 f  rst_IBUF_inst/O
                         net (fo=22, routed)          3.008     4.471    rst_IBUF
    SLICE_X103Y100       FDCE                                         f  current_duty_cycle_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_pin rise edge)    0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.380     1.380 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.293     3.673    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.764 r  clk_IBUF_BUFG_inst/O
                         net (fo=22, routed)          1.784     5.549    clk_IBUF_BUFG
    SLICE_X103Y100       FDCE                                         r  current_duty_cycle_reg[2]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            pwm_out_reg_lopt_replica_2/CLR
                            (recovery check against rising-edge clock clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        4.165ns  (logic 1.463ns (35.135%)  route 2.702ns (64.865%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        5.549ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.549ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    D19                                               0.000     0.000 f  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    D19                  IBUF (Prop_ibuf_I_O)         1.463     1.463 f  rst_IBUF_inst/O
                         net (fo=22, routed)          2.702     4.165    rst_IBUF
    SLICE_X105Y101       FDCE                                         f  pwm_out_reg_lopt_replica_2/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_pin rise edge)    0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.380     1.380 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.293     3.673    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.764 r  clk_IBUF_BUFG_inst/O
                         net (fo=22, routed)          1.784     5.549    clk_IBUF_BUFG
    SLICE_X105Y101       FDCE                                         r  pwm_out_reg_lopt_replica_2/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            current_duty_cycle_reg[4]/CLR
                            (recovery check against rising-edge clock clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        4.133ns  (logic 1.463ns (35.404%)  route 2.670ns (64.596%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        5.549ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.549ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    D19                                               0.000     0.000 f  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    D19                  IBUF (Prop_ibuf_I_O)         1.463     1.463 f  rst_IBUF_inst/O
                         net (fo=22, routed)          2.670     4.133    rst_IBUF
    SLICE_X103Y102       FDCE                                         f  current_duty_cycle_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_pin rise edge)    0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.380     1.380 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.293     3.673    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.764 r  clk_IBUF_BUFG_inst/O
                         net (fo=22, routed)          1.784     5.549    clk_IBUF_BUFG
    SLICE_X103Y102       FDCE                                         r  current_duty_cycle_reg[4]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            pwm_out_reg_lopt_replica_4/CLR
                            (recovery check against rising-edge clock clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        4.116ns  (logic 1.463ns (35.553%)  route 2.653ns (64.447%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        5.549ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.549ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    D19                                               0.000     0.000 f  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    D19                  IBUF (Prop_ibuf_I_O)         1.463     1.463 f  rst_IBUF_inst/O
                         net (fo=22, routed)          2.653     4.116    rst_IBUF
    SLICE_X105Y102       FDCE                                         f  pwm_out_reg_lopt_replica_4/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_pin rise edge)    0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.380     1.380 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.293     3.673    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.764 r  clk_IBUF_BUFG_inst/O
                         net (fo=22, routed)          1.784     5.549    clk_IBUF_BUFG
    SLICE_X105Y102       FDCE                                         r  pwm_out_reg_lopt_replica_4/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            pwm_out_reg_lopt_replica_6/CLR
                            (recovery check against rising-edge clock clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        4.116ns  (logic 1.463ns (35.553%)  route 2.653ns (64.447%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        5.549ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.549ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    D19                                               0.000     0.000 f  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    D19                  IBUF (Prop_ibuf_I_O)         1.463     1.463 f  rst_IBUF_inst/O
                         net (fo=22, routed)          2.653     4.116    rst_IBUF
    SLICE_X105Y102       FDCE                                         f  pwm_out_reg_lopt_replica_6/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_pin rise edge)    0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.380     1.380 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.293     3.673    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.764 r  clk_IBUF_BUFG_inst/O
                         net (fo=22, routed)          1.784     5.549    clk_IBUF_BUFG
    SLICE_X105Y102       FDCE                                         r  pwm_out_reg_lopt_replica_6/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            current_duty_cycle_reg[5]/CLR
                            (recovery check against rising-edge clock clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        3.990ns  (logic 1.463ns (36.675%)  route 2.527ns (63.325%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        5.549ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.549ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    D19                                               0.000     0.000 f  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    D19                  IBUF (Prop_ibuf_I_O)         1.463     1.463 f  rst_IBUF_inst/O
                         net (fo=22, routed)          2.527     3.990    rst_IBUF
    SLICE_X103Y101       FDCE                                         f  current_duty_cycle_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_pin rise edge)    0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.380     1.380 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.293     3.673    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.764 r  clk_IBUF_BUFG_inst/O
                         net (fo=22, routed)          1.784     5.549    clk_IBUF_BUFG
    SLICE_X103Y101       FDCE                                         r  current_duty_cycle_reg[5]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            current_duty_cycle_reg[6]/CLR
                            (recovery check against rising-edge clock clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        3.990ns  (logic 1.463ns (36.675%)  route 2.527ns (63.325%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        5.549ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.549ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    D19                                               0.000     0.000 f  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    D19                  IBUF (Prop_ibuf_I_O)         1.463     1.463 f  rst_IBUF_inst/O
                         net (fo=22, routed)          2.527     3.990    rst_IBUF
    SLICE_X103Y101       FDCE                                         f  current_duty_cycle_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_pin rise edge)    0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.380     1.380 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.293     3.673    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.764 r  clk_IBUF_BUFG_inst/O
                         net (fo=22, routed)          1.784     5.549    clk_IBUF_BUFG
    SLICE_X103Y101       FDCE                                         r  current_duty_cycle_reg[6]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            counter_reg[0]/CLR
                            (removal check against rising-edge clock clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.175ns  (logic 0.231ns (19.687%)  route 0.944ns (80.313%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.307ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.307ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    D19                                               0.000     0.000 f  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    D19                  IBUF (Prop_ibuf_I_O)         0.231     0.231 f  rst_IBUF_inst/O
                         net (fo=22, routed)          0.944     1.175    rst_IBUF
    SLICE_X104Y104       FDCE                                         f  counter_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_pin rise edge)    0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.313    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.342 r  clk_IBUF_BUFG_inst/O
                         net (fo=22, routed)          0.965     2.307    clk_IBUF_BUFG
    SLICE_X104Y104       FDCE                                         r  counter_reg[0]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            counter_reg[1]/CLR
                            (removal check against rising-edge clock clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.175ns  (logic 0.231ns (19.687%)  route 0.944ns (80.313%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.307ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.307ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    D19                                               0.000     0.000 f  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    D19                  IBUF (Prop_ibuf_I_O)         0.231     0.231 f  rst_IBUF_inst/O
                         net (fo=22, routed)          0.944     1.175    rst_IBUF
    SLICE_X104Y104       FDCE                                         f  counter_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_pin rise edge)    0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.313    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.342 r  clk_IBUF_BUFG_inst/O
                         net (fo=22, routed)          0.965     2.307    clk_IBUF_BUFG
    SLICE_X104Y104       FDCE                                         r  counter_reg[1]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            counter_reg[2]/CLR
                            (removal check against rising-edge clock clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.175ns  (logic 0.231ns (19.687%)  route 0.944ns (80.313%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.307ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.307ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    D19                                               0.000     0.000 f  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    D19                  IBUF (Prop_ibuf_I_O)         0.231     0.231 f  rst_IBUF_inst/O
                         net (fo=22, routed)          0.944     1.175    rst_IBUF
    SLICE_X104Y104       FDCE                                         f  counter_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_pin rise edge)    0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.313    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.342 r  clk_IBUF_BUFG_inst/O
                         net (fo=22, routed)          0.965     2.307    clk_IBUF_BUFG
    SLICE_X104Y104       FDCE                                         r  counter_reg[2]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            counter_reg[3]/CLR
                            (removal check against rising-edge clock clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.175ns  (logic 0.231ns (19.687%)  route 0.944ns (80.313%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.307ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.307ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    D19                                               0.000     0.000 f  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    D19                  IBUF (Prop_ibuf_I_O)         0.231     0.231 f  rst_IBUF_inst/O
                         net (fo=22, routed)          0.944     1.175    rst_IBUF
    SLICE_X104Y104       FDCE                                         f  counter_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_pin rise edge)    0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.313    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.342 r  clk_IBUF_BUFG_inst/O
                         net (fo=22, routed)          0.965     2.307    clk_IBUF_BUFG
    SLICE_X104Y104       FDCE                                         r  counter_reg[3]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            pwm_out_reg_lopt_replica_5/CLR
                            (removal check against rising-edge clock clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.175ns  (logic 0.231ns (19.687%)  route 0.944ns (80.313%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.307ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.307ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    D19                                               0.000     0.000 f  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    D19                  IBUF (Prop_ibuf_I_O)         0.231     0.231 f  rst_IBUF_inst/O
                         net (fo=22, routed)          0.944     1.175    rst_IBUF
    SLICE_X105Y104       FDCE                                         f  pwm_out_reg_lopt_replica_5/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_pin rise edge)    0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.313    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.342 r  clk_IBUF_BUFG_inst/O
                         net (fo=22, routed)          0.965     2.307    clk_IBUF_BUFG
    SLICE_X105Y104       FDCE                                         r  pwm_out_reg_lopt_replica_5/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            pwm_out_reg_lopt_replica_8/CLR
                            (removal check against rising-edge clock clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.175ns  (logic 0.231ns (19.687%)  route 0.944ns (80.313%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.307ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.307ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    D19                                               0.000     0.000 f  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    D19                  IBUF (Prop_ibuf_I_O)         0.231     0.231 f  rst_IBUF_inst/O
                         net (fo=22, routed)          0.944     1.175    rst_IBUF
    SLICE_X105Y104       FDCE                                         f  pwm_out_reg_lopt_replica_8/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_pin rise edge)    0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.313    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.342 r  clk_IBUF_BUFG_inst/O
                         net (fo=22, routed)          0.965     2.307    clk_IBUF_BUFG
    SLICE_X105Y104       FDCE                                         r  pwm_out_reg_lopt_replica_8/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            pwm_out_reg/CLR
                            (removal check against rising-edge clock clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.250ns  (logic 0.231ns (18.518%)  route 1.018ns (81.482%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.307ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.307ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    D19                                               0.000     0.000 f  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    D19                  IBUF (Prop_ibuf_I_O)         0.231     0.231 f  rst_IBUF_inst/O
                         net (fo=22, routed)          1.018     1.250    rst_IBUF
    SLICE_X104Y103       FDCE                                         f  pwm_out_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_pin rise edge)    0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.313    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.342 r  clk_IBUF_BUFG_inst/O
                         net (fo=22, routed)          0.965     2.307    clk_IBUF_BUFG
    SLICE_X104Y103       FDCE                                         r  pwm_out_reg/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            pwm_out_reg_lopt_replica/CLR
                            (removal check against rising-edge clock clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.250ns  (logic 0.231ns (18.518%)  route 1.018ns (81.482%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.307ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.307ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    D19                                               0.000     0.000 f  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    D19                  IBUF (Prop_ibuf_I_O)         0.231     0.231 f  rst_IBUF_inst/O
                         net (fo=22, routed)          1.018     1.250    rst_IBUF
    SLICE_X104Y103       FDCE                                         f  pwm_out_reg_lopt_replica/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_pin rise edge)    0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.313    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.342 r  clk_IBUF_BUFG_inst/O
                         net (fo=22, routed)          0.965     2.307    clk_IBUF_BUFG
    SLICE_X104Y103       FDCE                                         r  pwm_out_reg_lopt_replica/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            pwm_out_reg_lopt_replica_10/CLR
                            (removal check against rising-edge clock clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.250ns  (logic 0.231ns (18.518%)  route 1.018ns (81.482%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.307ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.307ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    D19                                               0.000     0.000 f  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    D19                  IBUF (Prop_ibuf_I_O)         0.231     0.231 f  rst_IBUF_inst/O
                         net (fo=22, routed)          1.018     1.250    rst_IBUF
    SLICE_X104Y103       FDCE                                         f  pwm_out_reg_lopt_replica_10/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_pin rise edge)    0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.313    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.342 r  clk_IBUF_BUFG_inst/O
                         net (fo=22, routed)          0.965     2.307    clk_IBUF_BUFG
    SLICE_X104Y103       FDCE                                         r  pwm_out_reg_lopt_replica_10/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            pwm_out_reg_lopt_replica_3/CLR
                            (removal check against rising-edge clock clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.250ns  (logic 0.231ns (18.518%)  route 1.018ns (81.482%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.307ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.307ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    D19                                               0.000     0.000 f  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    D19                  IBUF (Prop_ibuf_I_O)         0.231     0.231 f  rst_IBUF_inst/O
                         net (fo=22, routed)          1.018     1.250    rst_IBUF
    SLICE_X104Y103       FDCE                                         f  pwm_out_reg_lopt_replica_3/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_pin rise edge)    0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.313    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.342 r  clk_IBUF_BUFG_inst/O
                         net (fo=22, routed)          0.965     2.307    clk_IBUF_BUFG
    SLICE_X104Y103       FDCE                                         r  pwm_out_reg_lopt_replica_3/C





