Clock gating with AND gate