[submodule "verilog-ethernet"]
	path = verilog-ethernet
	url = https://gitlab.engr.illinois.edu/haiyang3/verilog-ethernet.git
