{"related:99IuuWTMXE0J:scholar.google.com/&scioq=architecture+and+design&hl=en&as_sdt=0,5":[{"title":"QNoC: QoS architecture and design process for network on chip","url":"https://www.sciencedirect.com/science/article/pii/S1383762103001139","authors":["E Bolotin","E Bolotin I Cidon","E Bolotin I Cidon R Ginosar","E Bolotin I Cidon R Ginosar A Kolodny"],"year":2004,"numCitations":735,"pdf":"https://webee.technion.ac.il/Sites/People/bolotin/papers/QNoC.pdf","citationUrl":"http://scholar.google.com/scholar?cites=5574555171753480951&as_sdt=2005&sciodt=0,5&hl=en&scioq=architecture+and+design","relatedUrl":"http://scholar.google.com/scholar?q=related:99IuuWTMXE0J:scholar.google.com/&scioq=architecture+and+design&hl=en&as_sdt=0,5","urlVersionsList":"http://scholar.google.com/scholar?cluster=5574555171753480951&hl=en&as_sdt=0,5&scioq=architecture+and+design","publication":"Elsevier","p":1,"exp":1596362154596},{"title":"QoS architecture and design process for cost effective Network on Chip","url":"http://www-ee.technion.ac.il/~ran/papers/CCIT-TR424-QoS-NoC-March2003.pdf","authors":["E Bolotin","E Bolotin I Cidon","E Bolotin I Cidon R Ginosar…"],"year":0,"numCitations":1,"pdf":"http://www-ee.technion.ac.il/~ran/papers/CCIT-TR424-QoS-NoC-March2003.pdf","citationUrl":"http://scholar.google.com/scholar?cites=1937787414851619343&as_sdt=2005&sciodt=0,5&hl=en&scioq=architecture+and+design","relatedUrl":"http://scholar.google.com/scholar?q=related:Dwp0EGNn5BoJ:scholar.google.com/&scioq=architecture+and+design&hl=en&as_sdt=0,5","urlVersionsList":"http://scholar.google.com/scholar?cluster=1937787414851619343&hl=en&as_sdt=0,5&scioq=architecture+and+design","publication":"www-ee.technion.ac.il"},{"title":"Æthereal network on chip: concepts, architectures, and implementations","url":"https://ieeexplore.ieee.org/abstract/document/1511973/","authors":["K Goossens","K Goossens J Dielissen…"],"year":2005,"numCitations":1082,"pdf":"http://www.es.ele.tue.nl/~kgoossens/2005-designtest.pdf","citationUrl":"http://scholar.google.com/scholar?cites=6833268926695687643&as_sdt=2005&sciodt=0,5&hl=en&scioq=architecture+and+design","relatedUrl":"http://scholar.google.com/scholar?q=related:20VpduKl1F4J:scholar.google.com/&scioq=architecture+and+design&hl=en&as_sdt=0,5","urlVersionsList":"http://scholar.google.com/scholar?cluster=6833268926695687643&hl=en&as_sdt=0,5&scioq=architecture+and+design","publication":"ieeexplore.ieee.org"},{"title":"Cost considerations in network on chip","url":"https://www.sciencedirect.com/science/article/pii/S0167926004000343","authors":["E Bolotin","E Bolotin I Cidon","E Bolotin I Cidon R Ginosar","E Bolotin I Cidon R Ginosar A Kolodny"],"year":2004,"numCitations":122,"pdf":"http://www-ee.technion.ac.il/~ran/papers/NoC_cost.pdf","citationUrl":"http://scholar.google.com/scholar?cites=17341940577033580350&as_sdt=2005&sciodt=0,5&hl=en&scioq=architecture+and+design","relatedUrl":"http://scholar.google.com/scholar?q=related:Pu8EwhLzqvAJ:scholar.google.com/&scioq=architecture+and+design&hl=en&as_sdt=0,5","urlVersionsList":"http://scholar.google.com/scholar?cluster=17341940577033580350&hl=en&as_sdt=0,5&scioq=architecture+and+design","publication":"Elsevier"},{"title":"Guaranteed bandwidth using looped containers in temporally disjoint networks within the Nostrum network on chip","url":"https://ieeexplore.ieee.org/abstract/document/1269001/","authors":["M Millberg","M Millberg E Nilsson","M Millberg E Nilsson R Thid…"],"year":2004,"numCitations":482,"pdf":"https://www.date-conference.com/proceedings-archive/PAPERS/2004/DATE04/PDFFILES/07A_3.PDF","citationUrl":"http://scholar.google.com/scholar?cites=1513210609172066927&as_sdt=2005&sciodt=0,5&hl=en&scioq=architecture+and+design","relatedUrl":"http://scholar.google.com/scholar?q=related:b7INHggBABUJ:scholar.google.com/&scioq=architecture+and+design&hl=en&as_sdt=0,5","urlVersionsList":"http://scholar.google.com/scholar?cluster=1513210609172066927&hl=en&as_sdt=0,5&scioq=architecture+and+design","publication":"ieeexplore.ieee.org"},{"title":"Trade-offs in the design of a router with both guaranteed and best-effort services for networks on chip","url":"https://digital-library.theiet.org/content/journals/10.1049/ip-cdt_20030830","authors":["E Rijpkema","E Rijpkema K Goossens","E Rijpkema K Goossens A Rădulescu","E Rijpkema K Goossens A Rădulescu J Dielissen…"],"year":2003,"numCitations":666,"pdf":"http://citeseerx.ist.psu.edu/viewdoc/download?doi=10.1.1.58.245&rep=rep1&type=pdf","citationUrl":"http://scholar.google.com/scholar?cites=15692826714783131520&as_sdt=2005&sciodt=0,5&hl=en&scioq=architecture+and+design","relatedUrl":"http://scholar.google.com/scholar?q=related:gKdowMAeyNkJ:scholar.google.com/&scioq=architecture+and+design&hl=en&as_sdt=0,5","urlVersionsList":"http://scholar.google.com/scholar?cluster=15692826714783131520&hl=en&as_sdt=0,5&scioq=architecture+and+design","publication":"IET"},{"title":"A router architecture for connection-oriented service guarantees in the MANGO clockless network-on-chip","url":"https://ieeexplore.ieee.org/abstract/document/1395761/","authors":["T Bjerregaard","T Bjerregaard J Sparso"],"year":2005,"numCitations":403,"pdf":"https://hal.archives-ouvertes.fr/docs/00/18/12/98/PDF/228821226.pdf","citationUrl":"http://scholar.google.com/scholar?cites=12644891019274242849&as_sdt=2005&sciodt=0,5&hl=en&scioq=architecture+and+design","relatedUrl":"http://scholar.google.com/scholar?q=related:IUte82Kte68J:scholar.google.com/&scioq=architecture+and+design&hl=en&as_sdt=0,5","urlVersionsList":"http://scholar.google.com/scholar?cluster=12644891019274242849&hl=en&as_sdt=0,5&scioq=architecture+and+design","publication":"ieeexplore.ieee.org"},{"title":"A generic architecture for on-chip packet-switched interconnections","url":"https://link.springer.com/chapter/10.1007/978-1-4020-6488-3_9","authors":["P Guerrier","P Guerrier A Greiner"],"year":2008,"numCitations":1260,"pdf":"http://www.egr.unlv.edu/~meiyang/ecg702/proj/agenericarchitectureforonchippacketswitchedinterconnections.pdf","citationUrl":"http://scholar.google.com/scholar?cites=8191610191161844009&as_sdt=2005&sciodt=0,5&hl=en&scioq=architecture+and+design","relatedUrl":"http://scholar.google.com/scholar?q=related:KeGrXhFyrnEJ:scholar.google.com/&scioq=architecture+and+design&hl=en&as_sdt=0,5","urlVersionsList":"http://scholar.google.com/scholar?cluster=8191610191161844009&hl=en&as_sdt=0,5&scioq=architecture+and+design","publication":"Springer"},{"title":"Automatic hardware-efficient SoC integration by QoS network on chip","url":"https://ieeexplore.ieee.org/abstract/document/1399722/","authors":["E Bolotin","E Bolotin A Morgenshtein","E Bolotin A Morgenshtein I Cidon…"],"year":2004,"numCitations":58,"pdf":"https://www.researchgate.net/profile/Arkadiy_Morgenshtein/publication/4129131_Automatic_hardware-efficient_SoC_integration_by_QoS_network_on_chip/links/02bfe50cb5e0a40117000000/Automatic-hardware-efficient-SoC-integration-by-QoS-network-on-chip.pdf","citationUrl":"http://scholar.google.com/scholar?cites=6204330752326579664&as_sdt=2005&sciodt=0,5&hl=en&scioq=architecture+and+design","relatedUrl":"http://scholar.google.com/scholar?q=related:0DV1gfI1GlYJ:scholar.google.com/&scioq=architecture+and+design&hl=en&as_sdt=0,5","urlVersionsList":"http://scholar.google.com/scholar?cluster=6204330752326579664&hl=en&as_sdt=0,5&scioq=architecture+and+design","publication":"ieeexplore.ieee.org"},{"title":"SoCBUS: Switched network on chip for hard real time embedded systems","url":"https://ieeexplore.ieee.org/abstract/document/1213180/","authors":["D Wiklund","D Wiklund D Liu"],"year":2003,"numCitations":327,"pdf":"https://www.diva-portal.org/smash/record.jsf?pid=diva2:254094","citationUrl":"http://scholar.google.com/scholar?cites=14653024740071074815&as_sdt=2005&sciodt=0,5&hl=en&scioq=architecture+and+design","relatedUrl":"http://scholar.google.com/scholar?q=related:_2vytF0AWssJ:scholar.google.com/&scioq=architecture+and+design&hl=en&as_sdt=0,5","urlVersionsList":"http://scholar.google.com/scholar?cluster=14653024740071074815&hl=en&as_sdt=0,5&scioq=architecture+and+design","publication":"ieeexplore.ieee.org"}]}