#-----------------------------------------------------------
# xsim v2019.1 (64-bit)
# SW Build 2552052 on Fri May 24 14:49:42 MDT 2019
# IP Build 2548770 on Fri May 24 18:01:18 MDT 2019
# Start of session at: Wed Aug  3 16:53:36 2022
# Process ID: 7312
# Current directory: Z:/ELEC4250/Practical-20220729/Exercise/L2Exercise/solution1/sim/verilog
# Command line: xsim.exe -mode tcl -source {xsim.dir/m_add/xsim_script.tcl}
# Log file: Z:/ELEC4250/Practical-20220729/Exercise/L2Exercise/solution1/sim/verilog/xsim.log
# Journal file: Z:/ELEC4250/Practical-20220729/Exercise/L2Exercise/solution1/sim/verilog\xsim.jou
#-----------------------------------------------------------
source xsim.dir/m_add/xsim_script.tcl
# xsim {m_add} -autoloadwcfg -tclbatch {m_add.tcl}
Vivado Simulator 2019.1
Time resolution is 1 ps
source m_add.tcl
## run all
////////////////////////////////////////////////////////////////////////////////////
// Inter-Transaction Progress: Completed Transaction / Total Transaction
// Intra-Transaction Progress: Measured Latency / Latency Estimation * 100%
//
// RTL Simulation : "Inter-Transaction Progress" ["Intra-Transaction Progress"] @ "Simulation Time"
////////////////////////////////////////////////////////////////////////////////////
// RTL Simulation : 0 / 1 [0.00%] @ "125000"
// RTL Simulation : 1 / 1 [100.00%] @ "555000"
////////////////////////////////////////////////////////////////////////////////////
$finish called at time : 595 ns : File "Z:/ELEC4250/Practical-20220729/Exercise/L2Exercise/solution1/sim/verilog/m_add.autotb.v" Line 316
## quit
INFO: [Common 17-206] Exiting xsim at Wed Aug  3 16:53:49 2022...
