{
	"finish__design_powergrid__voltage__worst__net:VDD__corner:default": 1.79866,
	"finish__design_powergrid__drop__average__net:VDD__corner:default": 1.79936,
	"finish__design_powergrid__drop__worst__net:VDD__corner:default": 0.00133933,
	"finish__design_powergrid__voltage__worst__net:VSS__corner:default": 0.00103254,
	"finish__design_powergrid__drop__average__net:VSS__corner:default": 0.000469592,
	"finish__design_powergrid__drop__worst__net:VSS__corner:default": 0.00103254,
	"finish__design__instance__count__class:antenna_cell": 15,
	"finish__design__instance__area__class:antenna_cell": 37.536,
	"finish__design__instance__count__class:clock_buffer": 127,
	"finish__design__instance__area__class:clock_buffer": 2880.26,
	"finish__design__instance__count__class:timing_repair_buffer": 336,
	"finish__design__instance__area__class:timing_repair_buffer": 3599.7,
	"finish__design__instance__count__class:inverter": 161,
	"finish__design__instance__area__class:inverter": 840.806,
	"finish__design__instance__count__class:clock_inverter": 82,
	"finish__design__instance__area__class:clock_inverter": 774.493,
	"finish__design__instance__count__class:sequential_cell": 1054,
	"finish__design__instance__area__class:sequential_cell": 31582.8,
	"finish__design__instance__count__class:multi_input_combinational_cell": 3231,
	"finish__design__instance__area__class:multi_input_combinational_cell": 36632.6,
	"finish__design__instance__count": 5006,
	"finish__design__instance__area": 76348.2,
	"finish__timing__setup__tns": -154.85,
	"finish__timing__setup__ws": -1.89377,
	"finish__clock__skew__setup": 0.043809,
	"finish__clock__skew__hold": 0.043809,
	"finish__timing__drv__max_slew_limit": -0.129151,
	"finish__timing__drv__max_slew": 87,
	"finish__timing__drv__max_cap_limit": -0.134312,
	"finish__timing__drv__max_cap": 3,
	"finish__timing__drv__max_fanout_limit": 0,
	"finish__timing__drv__max_fanout": 0,
	"finish__timing__drv__setup_violation_count": 487,
	"finish__timing__drv__hold_violation_count": 0,
	"finish__power__internal__total": 0.0151957,
	"finish__power__switching__total": 0.0075585,
	"finish__power__leakage__total": 2.76147e-08,
	"finish__power__total": 0.0227542,
	"finish__design__io": 165,
	"finish__design__die__area": 138525,
	"finish__design__core__area": 135636,
	"finish__design__instance__count": 6787,
	"finish__design__instance__area": 78576.6,
	"finish__design__instance__count__stdcell": 6787,
	"finish__design__instance__area__stdcell": 78576.6,
	"finish__design__instance__count__macros": 0,
	"finish__design__instance__area__macros": 0,
	"finish__design__instance__count__padcells": 0,
	"finish__design__instance__area__padcells": 0,
	"finish__design__instance__count__cover": 0,
	"finish__design__instance__area__cover": 0,
	"finish__design__instance__utilization": 0.579318,
	"finish__design__instance__utilization__stdcell": 0.579318,
	"finish__design__rows": 135,
	"finish__design__rows:unithd": 135,
	"finish__design__sites": 108405,
	"finish__design__sites:unithd": 108405,
	"finish__flow__warnings__count": 10,
	"finish__flow__errors__count": 0
}