	component risac_soc_system is
		port (
			clk_clk       : in  std_logic                    := 'X'; -- clk
			reset_reset_n : in  std_logic                    := 'X'; -- reset_n
			ledr_export   : out std_logic_vector(9 downto 0);        -- export
			uart_rxd      : in  std_logic                    := 'X'; -- rxd
			uart_txd      : out std_logic                            -- txd
		);
	end component risac_soc_system;

