// Seed: 373873251
module module_0 ();
endmodule
module module_1 (
    id_1,
    id_2,
    id_3,
    id_4
);
  output wire id_4;
  inout wire id_3;
  inout wire id_2;
  output wire id_1;
  parameter id_5 = 1;
  module_0 modCall_1 ();
  wire id_6;
  ;
endmodule
module module_2 #(
    parameter id_3 = 32'd90
) (
    id_1,
    id_2,
    _id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8
);
  inout logic [7:0] id_8;
  output wire id_7;
  output tri id_6;
  input wire id_5;
  module_0 modCall_1 ();
  output wire id_4;
  inout wire _id_3;
  output wire id_2;
  input wire id_1;
  assign id_6 = "" + id_8[id_3];
endmodule
