//
// Generated by NVIDIA NVVM Compiler
//
// Compiler Build ID: CL-32415258
// Cuda compilation tools, release 12.1, V12.1.66
// Based on NVVM 7.0.1
//

.version 8.1
.target sm_89
.address_size 64

	// .globl	_Z4testPfS_S_S_

.visible .entry _Z4testPfS_S_S_(
	.param .u64 _Z4testPfS_S_S__param_0,
	.param .u64 _Z4testPfS_S_S__param_1,
	.param .u64 _Z4testPfS_S_S__param_2,
	.param .u64 _Z4testPfS_S_S__param_3
)
{
	.reg .b64 	%rd<5>;


	ld.param.u64 	%rd2, [_Z4testPfS_S_S__param_1];
	ld.param.u64 	%rd3, [_Z4testPfS_S_S__param_2];
	ld.param.u64 	%rd4, [_Z4testPfS_S_S__param_3];
	// begin inline asm
	ld.param.u64    %rd1, [_Z4testPfS_S_S__param_0];
	.reg .b32 a<4>, b<4>, c<8>,d<8>;
	wmma.load.a.sync.aligned.m16n16k8.global.row.tf32 {a0, a1, a2, a3}, [%rd2];
	wmma.load.b.sync.aligned.m16n16k8.global.col.tf32 {b0, b1, b2, b3}, [%rd3];
	wmma.load.c.sync.aligned.m16n16k8.global.row.f32 {c0, c1, c2, c3, c4, c5, c6, c7}, [%rd4];
	wmma.mma.sync.aligned.m16n16k8.row.col.f32.tf32.tf32.f32 {d0,d1,d2,d3,d4,d5,d6,d7},  {a0, a1, a2, a3}, {b0, b1, b2, b3}, {c0, c1, c2, c3, c4, c5, c6, c7};
	wmma.store.d.sync.aligned.m16n16k8.global.row.f32 [%rd1], {d0,d1,d2,d3,d4,d5,d6,d7};
	// end inline asm
	ret;

}

