TimeQuest Timing Analyzer report for radioberry
Mon Aug 14 18:49:04 2017
Quartus II 64-Bit Version 13.1.0 Build 162 10/23/2013 SJ Web Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. TimeQuest Timing Analyzer Summary
  3. Parallel Compilation
  4. SDC File List
  5. Clocks
  6. Slow 1200mV 85C Model Fmax Summary
  7. Timing Closure Recommendations
  8. Slow 1200mV 85C Model Setup Summary
  9. Slow 1200mV 85C Model Hold Summary
 10. Slow 1200mV 85C Model Recovery Summary
 11. Slow 1200mV 85C Model Removal Summary
 12. Slow 1200mV 85C Model Minimum Pulse Width Summary
 13. Slow 1200mV 85C Model Setup: 'spi_ce0'
 14. Slow 1200mV 85C Model Setup: 'spi_sck'
 15. Slow 1200mV 85C Model Setup: 'spi_slave:spi_slave_rx2_inst|done'
 16. Slow 1200mV 85C Model Setup: 'ad9866_clk'
 17. Slow 1200mV 85C Model Setup: 'spi_slave:spi_slave_rx_inst|done'
 18. Slow 1200mV 85C Model Setup: 'virt_ad9866_rxclk'
 19. Slow 1200mV 85C Model Setup: 'clk_10mhz'
 20. Slow 1200mV 85C Model Setup: 'spi_ce1'
 21. Slow 1200mV 85C Model Hold: 'spi_sck'
 22. Slow 1200mV 85C Model Hold: 'ad9866_clk'
 23. Slow 1200mV 85C Model Hold: 'clk_10mhz'
 24. Slow 1200mV 85C Model Hold: 'spi_ce1'
 25. Slow 1200mV 85C Model Hold: 'spi_ce0'
 26. Slow 1200mV 85C Model Hold: 'spi_slave:spi_slave_rx2_inst|done'
 27. Slow 1200mV 85C Model Hold: 'spi_slave:spi_slave_rx_inst|done'
 28. Slow 1200mV 85C Model Hold: 'virt_ad9866_rxclk'
 29. Slow 1200mV 85C Model Minimum Pulse Width: 'ad9866_clk'
 30. Slow 1200mV 85C Model Minimum Pulse Width: 'ad9866_rxclk'
 31. Slow 1200mV 85C Model Minimum Pulse Width: 'ad9866_txclk'
 32. Slow 1200mV 85C Model Minimum Pulse Width: 'spi_sck'
 33. Slow 1200mV 85C Model Minimum Pulse Width: 'clk_10mhz'
 34. Slow 1200mV 85C Model Minimum Pulse Width: 'spi_slave:spi_slave_rx_inst|done'
 35. Slow 1200mV 85C Model Minimum Pulse Width: 'spi_slave:spi_slave_rx2_inst|done'
 36. Slow 1200mV 85C Model Minimum Pulse Width: 'spi_ce1'
 37. Slow 1200mV 85C Model Minimum Pulse Width: 'spi_ce0'
 38. Setup Times
 39. Hold Times
 40. Clock to Output Times
 41. Minimum Clock to Output Times
 42. Propagation Delay
 43. Minimum Propagation Delay
 44. MTBF Summary
 45. Synchronizer Summary
 46. Synchronizer Chain #1: Worst-Case MTBF is Greater than 1 Billion Years
 47. Synchronizer Chain #2: Worst-Case MTBF is Greater than 1 Billion Years
 48. Synchronizer Chain #3: Worst-Case MTBF is Greater than 1 Billion Years
 49. Synchronizer Chain #4: Worst-Case MTBF is Greater than 1 Billion Years
 50. Synchronizer Chain #5: Worst-Case MTBF is Greater than 1 Billion Years
 51. Synchronizer Chain #6: Worst-Case MTBF is Greater than 1 Billion Years
 52. Synchronizer Chain #7: Worst-Case MTBF is Greater than 1 Billion Years
 53. Synchronizer Chain #8: Worst-Case MTBF is Greater than 1 Billion Years
 54. Synchronizer Chain #9: Worst-Case MTBF is Greater than 1 Billion Years
 55. Synchronizer Chain #10: Worst-Case MTBF is Greater than 1 Billion Years
 56. Synchronizer Chain #11: Worst-Case MTBF is Greater than 1 Billion Years
 57. Synchronizer Chain #12: Worst-Case MTBF is Greater than 1 Billion Years
 58. Synchronizer Chain #13: Worst-Case MTBF is Greater than 1 Billion Years
 59. Synchronizer Chain #14: Worst-Case MTBF is Greater than 1 Billion Years
 60. Synchronizer Chain #15: Worst-Case MTBF is Greater than 1 Billion Years
 61. Synchronizer Chain #16: Worst-Case MTBF is Greater than 1 Billion Years
 62. Synchronizer Chain #17: Worst-Case MTBF is Greater than 1 Billion Years
 63. Synchronizer Chain #18: Worst-Case MTBF is Greater than 1 Billion Years
 64. Synchronizer Chain #19: Worst-Case MTBF is Greater than 1 Billion Years
 65. Synchronizer Chain #20: Worst-Case MTBF is Greater than 1 Billion Years
 66. Synchronizer Chain #21: Worst-Case MTBF is Greater than 1 Billion Years
 67. Synchronizer Chain #22: Worst-Case MTBF is Greater than 1 Billion Years
 68. Synchronizer Chain #23: Worst-Case MTBF is Greater than 1 Billion Years
 69. Synchronizer Chain #24: Worst-Case MTBF is Greater than 1 Billion Years
 70. Synchronizer Chain #25: Worst-Case MTBF is Greater than 1 Billion Years
 71. Synchronizer Chain #26: Worst-Case MTBF is Greater than 1 Billion Years
 72. Synchronizer Chain #27: Worst-Case MTBF is Greater than 1 Billion Years
 73. Synchronizer Chain #28: Worst-Case MTBF is Greater than 1 Billion Years
 74. Synchronizer Chain #29: Worst-Case MTBF is Greater than 1 Billion Years
 75. Synchronizer Chain #30: Worst-Case MTBF is Greater than 1 Billion Years
 76. Synchronizer Chain #31: Worst-Case MTBF is Greater than 1 Billion Years
 77. Synchronizer Chain #32: Worst-Case MTBF is Greater than 1 Billion Years
 78. Slow 1200mV 0C Model Fmax Summary
 79. Slow 1200mV 0C Model Setup Summary
 80. Slow 1200mV 0C Model Hold Summary
 81. Slow 1200mV 0C Model Recovery Summary
 82. Slow 1200mV 0C Model Removal Summary
 83. Slow 1200mV 0C Model Minimum Pulse Width Summary
 84. Slow 1200mV 0C Model Setup: 'spi_ce0'
 85. Slow 1200mV 0C Model Setup: 'spi_sck'
 86. Slow 1200mV 0C Model Setup: 'spi_slave:spi_slave_rx2_inst|done'
 87. Slow 1200mV 0C Model Setup: 'spi_slave:spi_slave_rx_inst|done'
 88. Slow 1200mV 0C Model Setup: 'ad9866_clk'
 89. Slow 1200mV 0C Model Setup: 'virt_ad9866_rxclk'
 90. Slow 1200mV 0C Model Setup: 'clk_10mhz'
 91. Slow 1200mV 0C Model Setup: 'spi_ce1'
 92. Slow 1200mV 0C Model Hold: 'spi_sck'
 93. Slow 1200mV 0C Model Hold: 'ad9866_clk'
 94. Slow 1200mV 0C Model Hold: 'clk_10mhz'
 95. Slow 1200mV 0C Model Hold: 'spi_ce1'
 96. Slow 1200mV 0C Model Hold: 'spi_ce0'
 97. Slow 1200mV 0C Model Hold: 'spi_slave:spi_slave_rx2_inst|done'
 98. Slow 1200mV 0C Model Hold: 'spi_slave:spi_slave_rx_inst|done'
 99. Slow 1200mV 0C Model Hold: 'virt_ad9866_rxclk'
100. Slow 1200mV 0C Model Minimum Pulse Width: 'ad9866_clk'
101. Slow 1200mV 0C Model Minimum Pulse Width: 'ad9866_rxclk'
102. Slow 1200mV 0C Model Minimum Pulse Width: 'ad9866_txclk'
103. Slow 1200mV 0C Model Minimum Pulse Width: 'spi_sck'
104. Slow 1200mV 0C Model Minimum Pulse Width: 'clk_10mhz'
105. Slow 1200mV 0C Model Minimum Pulse Width: 'spi_slave:spi_slave_rx_inst|done'
106. Slow 1200mV 0C Model Minimum Pulse Width: 'spi_ce0'
107. Slow 1200mV 0C Model Minimum Pulse Width: 'spi_slave:spi_slave_rx2_inst|done'
108. Slow 1200mV 0C Model Minimum Pulse Width: 'spi_ce1'
109. Setup Times
110. Hold Times
111. Clock to Output Times
112. Minimum Clock to Output Times
113. Propagation Delay
114. Minimum Propagation Delay
115. MTBF Summary
116. Synchronizer Summary
117. Synchronizer Chain #1: Worst-Case MTBF is Greater than 1 Billion Years
118. Synchronizer Chain #2: Worst-Case MTBF is Greater than 1 Billion Years
119. Synchronizer Chain #3: Worst-Case MTBF is Greater than 1 Billion Years
120. Synchronizer Chain #4: Worst-Case MTBF is Greater than 1 Billion Years
121. Synchronizer Chain #5: Worst-Case MTBF is Greater than 1 Billion Years
122. Synchronizer Chain #6: Worst-Case MTBF is Greater than 1 Billion Years
123. Synchronizer Chain #7: Worst-Case MTBF is Greater than 1 Billion Years
124. Synchronizer Chain #8: Worst-Case MTBF is Greater than 1 Billion Years
125. Synchronizer Chain #9: Worst-Case MTBF is Greater than 1 Billion Years
126. Synchronizer Chain #10: Worst-Case MTBF is Greater than 1 Billion Years
127. Synchronizer Chain #11: Worst-Case MTBF is Greater than 1 Billion Years
128. Synchronizer Chain #12: Worst-Case MTBF is Greater than 1 Billion Years
129. Synchronizer Chain #13: Worst-Case MTBF is Greater than 1 Billion Years
130. Synchronizer Chain #14: Worst-Case MTBF is Greater than 1 Billion Years
131. Synchronizer Chain #15: Worst-Case MTBF is Greater than 1 Billion Years
132. Synchronizer Chain #16: Worst-Case MTBF is Greater than 1 Billion Years
133. Synchronizer Chain #17: Worst-Case MTBF is Greater than 1 Billion Years
134. Synchronizer Chain #18: Worst-Case MTBF is Greater than 1 Billion Years
135. Synchronizer Chain #19: Worst-Case MTBF is Greater than 1 Billion Years
136. Synchronizer Chain #20: Worst-Case MTBF is Greater than 1 Billion Years
137. Synchronizer Chain #21: Worst-Case MTBF is Greater than 1 Billion Years
138. Synchronizer Chain #22: Worst-Case MTBF is Greater than 1 Billion Years
139. Synchronizer Chain #23: Worst-Case MTBF is Greater than 1 Billion Years
140. Synchronizer Chain #24: Worst-Case MTBF is Greater than 1 Billion Years
141. Synchronizer Chain #25: Worst-Case MTBF is Greater than 1 Billion Years
142. Synchronizer Chain #26: Worst-Case MTBF is Greater than 1 Billion Years
143. Synchronizer Chain #27: Worst-Case MTBF is Greater than 1 Billion Years
144. Synchronizer Chain #28: Worst-Case MTBF is Greater than 1 Billion Years
145. Synchronizer Chain #29: Worst-Case MTBF is Greater than 1 Billion Years
146. Synchronizer Chain #30: Worst-Case MTBF is Greater than 1 Billion Years
147. Synchronizer Chain #31: Worst-Case MTBF is Greater than 1 Billion Years
148. Synchronizer Chain #32: Worst-Case MTBF is Greater than 1 Billion Years
149. Fast 1200mV 0C Model Setup Summary
150. Fast 1200mV 0C Model Hold Summary
151. Fast 1200mV 0C Model Recovery Summary
152. Fast 1200mV 0C Model Removal Summary
153. Fast 1200mV 0C Model Minimum Pulse Width Summary
154. Fast 1200mV 0C Model Setup: 'spi_sck'
155. Fast 1200mV 0C Model Setup: 'ad9866_clk'
156. Fast 1200mV 0C Model Setup: 'spi_ce0'
157. Fast 1200mV 0C Model Setup: 'spi_slave:spi_slave_rx2_inst|done'
158. Fast 1200mV 0C Model Setup: 'spi_slave:spi_slave_rx_inst|done'
159. Fast 1200mV 0C Model Setup: 'virt_ad9866_rxclk'
160. Fast 1200mV 0C Model Setup: 'clk_10mhz'
161. Fast 1200mV 0C Model Setup: 'spi_ce1'
162. Fast 1200mV 0C Model Hold: 'spi_slave:spi_slave_rx2_inst|done'
163. Fast 1200mV 0C Model Hold: 'spi_sck'
164. Fast 1200mV 0C Model Hold: 'ad9866_clk'
165. Fast 1200mV 0C Model Hold: 'clk_10mhz'
166. Fast 1200mV 0C Model Hold: 'spi_ce1'
167. Fast 1200mV 0C Model Hold: 'spi_ce0'
168. Fast 1200mV 0C Model Hold: 'spi_slave:spi_slave_rx_inst|done'
169. Fast 1200mV 0C Model Hold: 'virt_ad9866_rxclk'
170. Fast 1200mV 0C Model Minimum Pulse Width: 'ad9866_clk'
171. Fast 1200mV 0C Model Minimum Pulse Width: 'ad9866_rxclk'
172. Fast 1200mV 0C Model Minimum Pulse Width: 'ad9866_txclk'
173. Fast 1200mV 0C Model Minimum Pulse Width: 'spi_sck'
174. Fast 1200mV 0C Model Minimum Pulse Width: 'clk_10mhz'
175. Fast 1200mV 0C Model Minimum Pulse Width: 'spi_ce0'
176. Fast 1200mV 0C Model Minimum Pulse Width: 'spi_ce1'
177. Fast 1200mV 0C Model Minimum Pulse Width: 'spi_slave:spi_slave_rx_inst|done'
178. Fast 1200mV 0C Model Minimum Pulse Width: 'spi_slave:spi_slave_rx2_inst|done'
179. Setup Times
180. Hold Times
181. Clock to Output Times
182. Minimum Clock to Output Times
183. Propagation Delay
184. Minimum Propagation Delay
185. MTBF Summary
186. Synchronizer Summary
187. Synchronizer Chain #1: Worst-Case MTBF is Greater than 1 Billion Years
188. Synchronizer Chain #2: Worst-Case MTBF is Greater than 1 Billion Years
189. Synchronizer Chain #3: Worst-Case MTBF is Greater than 1 Billion Years
190. Synchronizer Chain #4: Worst-Case MTBF is Greater than 1 Billion Years
191. Synchronizer Chain #5: Worst-Case MTBF is Greater than 1 Billion Years
192. Synchronizer Chain #6: Worst-Case MTBF is Greater than 1 Billion Years
193. Synchronizer Chain #7: Worst-Case MTBF is Greater than 1 Billion Years
194. Synchronizer Chain #8: Worst-Case MTBF is Greater than 1 Billion Years
195. Synchronizer Chain #9: Worst-Case MTBF is Greater than 1 Billion Years
196. Synchronizer Chain #10: Worst-Case MTBF is Greater than 1 Billion Years
197. Synchronizer Chain #11: Worst-Case MTBF is Greater than 1 Billion Years
198. Synchronizer Chain #12: Worst-Case MTBF is Greater than 1 Billion Years
199. Synchronizer Chain #13: Worst-Case MTBF is Greater than 1 Billion Years
200. Synchronizer Chain #14: Worst-Case MTBF is Greater than 1 Billion Years
201. Synchronizer Chain #15: Worst-Case MTBF is Greater than 1 Billion Years
202. Synchronizer Chain #16: Worst-Case MTBF is Greater than 1 Billion Years
203. Synchronizer Chain #17: Worst-Case MTBF is Greater than 1 Billion Years
204. Synchronizer Chain #18: Worst-Case MTBF is Greater than 1 Billion Years
205. Synchronizer Chain #19: Worst-Case MTBF is Greater than 1 Billion Years
206. Synchronizer Chain #20: Worst-Case MTBF is Greater than 1 Billion Years
207. Synchronizer Chain #21: Worst-Case MTBF is Greater than 1 Billion Years
208. Synchronizer Chain #22: Worst-Case MTBF is Greater than 1 Billion Years
209. Synchronizer Chain #23: Worst-Case MTBF is Greater than 1 Billion Years
210. Synchronizer Chain #24: Worst-Case MTBF is Greater than 1 Billion Years
211. Synchronizer Chain #25: Worst-Case MTBF is Greater than 1 Billion Years
212. Synchronizer Chain #26: Worst-Case MTBF is Greater than 1 Billion Years
213. Synchronizer Chain #27: Worst-Case MTBF is Greater than 1 Billion Years
214. Synchronizer Chain #28: Worst-Case MTBF is Greater than 1 Billion Years
215. Synchronizer Chain #29: Worst-Case MTBF is Greater than 1 Billion Years
216. Synchronizer Chain #30: Worst-Case MTBF is Greater than 1 Billion Years
217. Synchronizer Chain #31: Worst-Case MTBF is Greater than 1 Billion Years
218. Synchronizer Chain #32: Worst-Case MTBF is Greater than 1 Billion Years
219. Multicorner Timing Analysis Summary
220. Setup Times
221. Hold Times
222. Clock to Output Times
223. Minimum Clock to Output Times
224. Propagation Delay
225. Minimum Propagation Delay
226. Board Trace Model Assignments
227. Input Transition Times
228. Slow Corner Signal Integrity Metrics
229. Fast Corner Signal Integrity Metrics
230. Setup Transfers
231. Hold Transfers
232. Recovery Transfers
233. Removal Transfers
234. Report TCCS
235. Report RSKM
236. Unconstrained Paths
237. TimeQuest Timing Analyzer Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2013 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+-------------------------------------------------------------------------+
; TimeQuest Timing Analyzer Summary                                       ;
+--------------------+----------------------------------------------------+
; Quartus II Version ; Version 13.1.0 Build 162 10/23/2013 SJ Web Edition ;
; Revision Name      ; radioberry                                         ;
; Device Family      ; Cyclone III                                        ;
; Device Name        ; EP3C25E144C8                                       ;
; Timing Models      ; Final                                              ;
; Delay Model        ; Combined                                           ;
; Rise/Fall Delays   ; Enabled                                            ;
+--------------------+----------------------------------------------------+


Parallel compilation was disabled, but you have multiple processors available. Enable parallel compilation to reduce compilation time.
+-------------------------------------+
; Parallel Compilation                ;
+----------------------------+--------+
; Processors                 ; Number ;
+----------------------------+--------+
; Number detected on machine ; 4      ;
; Maximum allowed            ; 1      ;
+----------------------------+--------+


+----------------------------------------------------+
; SDC File List                                      ;
+----------------+--------+--------------------------+
; SDC File Path  ; Status ; Read at                  ;
+----------------+--------+--------------------------+
; radioberry.sdc ; OK     ; Mon Aug 14 18:48:39 2017 ;
+----------------+--------+--------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clocks                                                                                                                                                                                                                                      ;
+-----------------------------------+---------+----------+-----------+-------+----------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------+---------------------------------------+
; Clock Name                        ; Type    ; Period   ; Frequency ; Rise  ; Fall     ; Duty Cycle ; Divide by ; Multiply by ; Phase ; Offset ; Edge List ; Edge Shift ; Inverted ; Master ; Source ; Targets                               ;
+-----------------------------------+---------+----------+-----------+-------+----------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------+---------------------------------------+
; ad9866_clk                        ; Base    ; 13.563   ; 73.73 MHz ; 0.000 ; 6.781    ;            ;           ;             ;       ;        ;           ;            ;          ;        ;        ; { ad9866_clk }                        ;
; ad9866_rxclk                      ; Base    ; 13.563   ; 73.73 MHz ; 0.000 ; 6.781    ;            ;           ;             ;       ;        ;           ;            ;          ;        ;        ; { ad9866_rxclk }                      ;
; ad9866_txclk                      ; Base    ; 13.563   ; 73.73 MHz ; 0.000 ; 6.781    ;            ;           ;             ;       ;        ;           ;            ;          ;        ;        ; { ad9866_txclk }                      ;
; clk_10mhz                         ; Base    ; 100.000  ; 10.0 MHz  ; 0.000 ; 50.000   ;            ;           ;             ;       ;        ;           ;            ;          ;        ;        ; { clk_10mhz }                         ;
; spi_ce0                           ; Base    ; 2500.000 ; 0.4 MHz   ; 0.000 ; 1250.000 ;            ;           ;             ;       ;        ;           ;            ;          ;        ;        ; { spi_ce[0] }                         ;
; spi_ce1                           ; Base    ; 2500.000 ; 0.4 MHz   ; 0.000 ; 1250.000 ;            ;           ;             ;       ;        ;           ;            ;          ;        ;        ; { spi_ce[1] }                         ;
; spi_sck                           ; Base    ; 64.000   ; 15.63 MHz ; 0.000 ; 32.000   ;            ;           ;             ;       ;        ;           ;            ;          ;        ;        ; { spi_sck }                           ;
; spi_slave:spi_slave_rx2_inst|done ; Base    ; 2500.000 ; 0.4 MHz   ; 0.000 ; 1250.000 ;            ;           ;             ;       ;        ;           ;            ;          ;        ;        ; { spi_slave:spi_slave_rx2_inst|done } ;
; spi_slave:spi_slave_rx_inst|done  ; Base    ; 2500.000 ; 0.4 MHz   ; 0.000 ; 1250.000 ;            ;           ;             ;       ;        ;           ;            ;          ;        ;        ; { spi_slave:spi_slave_rx_inst|done }  ;
; virt_ad9866_clk                   ; Virtual ; 13.563   ; 73.73 MHz ; 0.000 ; 6.781    ;            ;           ;             ;       ;        ;           ;            ;          ;        ;        ; { }                                   ;
; virt_ad9866_rxclk                 ; Virtual ; 13.563   ; 73.73 MHz ; 0.000 ; 6.781    ;            ;           ;             ;       ;        ;           ;            ;          ;        ;        ; { }                                   ;
+-----------------------------------+---------+----------+-----------+-------+----------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------+---------------------------------------+


+-----------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Fmax Summary                                                            ;
+------------+-----------------+------------+---------------------------------------------------+
; Fmax       ; Restricted Fmax ; Clock Name ; Note                                              ;
+------------+-----------------+------------+---------------------------------------------------+
; 20.92 MHz  ; 20.92 MHz       ; spi_sck    ;                                                   ;
; 83.67 MHz  ; 63.75 MHz       ; ad9866_clk ; limit due to minimum port rate restriction (tmin) ;
; 144.36 MHz ; 144.36 MHz      ; spi_ce0    ;                                                   ;
; 178.57 MHz ; 178.57 MHz      ; spi_ce1    ;                                                   ;
; 190.59 MHz ; 190.59 MHz      ; clk_10mhz  ;                                                   ;
+------------+-----------------+------------+---------------------------------------------------+
This panel reports FMAX for every clock in the design, regardless of the user-specified clock periods.  FMAX is only computed for paths where the source and destination registers or ports are driven by the same clock.  Paths of different clocks, including generated clocks, are ignored.  For paths between a clock and its inversion, FMAX is computed as if the rising and falling edges are scaled along with FMAX, such that the duty cycle (in terms of a percentage) is maintained. Altera recommends that you always use clock constraints and other slack reports for sign-off analysis.


----------------------------------
; Timing Closure Recommendations ;
----------------------------------
HTML report is unavailable in plain text report export.


+--------------------------------------------------------------+
; Slow 1200mV 85C Model Setup Summary                          ;
+-----------------------------------+----------+---------------+
; Clock                             ; Slack    ; End Point TNS ;
+-----------------------------------+----------+---------------+
; spi_ce0                           ; 0.091    ; 0.000         ;
; spi_sck                           ; 0.403    ; 0.000         ;
; spi_slave:spi_slave_rx2_inst|done ; 0.991    ; 0.000         ;
; ad9866_clk                        ; 1.049    ; 0.000         ;
; spi_slave:spi_slave_rx_inst|done  ; 1.100    ; 0.000         ;
; virt_ad9866_rxclk                 ; 23.422   ; 0.000         ;
; clk_10mhz                         ; 94.753   ; 0.000         ;
; spi_ce1                           ; 2494.400 ; 0.000         ;
+-----------------------------------+----------+---------------+


+------------------------------------------------------------+
; Slow 1200mV 85C Model Hold Summary                         ;
+-----------------------------------+--------+---------------+
; Clock                             ; Slack  ; End Point TNS ;
+-----------------------------------+--------+---------------+
; spi_sck                           ; 0.302  ; 0.000         ;
; ad9866_clk                        ; 0.341  ; 0.000         ;
; clk_10mhz                         ; 0.454  ; 0.000         ;
; spi_ce1                           ; 0.454  ; 0.000         ;
; spi_ce0                           ; 0.485  ; 0.000         ;
; spi_slave:spi_slave_rx2_inst|done ; 0.750  ; 0.000         ;
; spi_slave:spi_slave_rx_inst|done  ; 1.007  ; 0.000         ;
; virt_ad9866_rxclk                 ; 14.845 ; 0.000         ;
+-----------------------------------+--------+---------------+


------------------------------------------
; Slow 1200mV 85C Model Recovery Summary ;
------------------------------------------
No paths to report.


-----------------------------------------
; Slow 1200mV 85C Model Removal Summary ;
-----------------------------------------
No paths to report.


+--------------------------------------------------------------+
; Slow 1200mV 85C Model Minimum Pulse Width Summary            ;
+-----------------------------------+----------+---------------+
; Clock                             ; Slack    ; End Point TNS ;
+-----------------------------------+----------+---------------+
; ad9866_clk                        ; -2.123   ; -4.246        ;
; ad9866_rxclk                      ; -2.123   ; -2.123        ;
; ad9866_txclk                      ; -2.123   ; -2.123        ;
; spi_sck                           ; 31.579   ; 0.000         ;
; clk_10mhz                         ; 49.759   ; 0.000         ;
; spi_slave:spi_slave_rx_inst|done  ; 1249.495 ; 0.000         ;
; spi_slave:spi_slave_rx2_inst|done ; 1249.551 ; 0.000         ;
; spi_ce1                           ; 1249.626 ; 0.000         ;
; spi_ce0                           ; 1249.667 ; 0.000         ;
+-----------------------------------+----------+---------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'spi_ce0'                                                                                                                                                                                                                                                                                                             ;
+----------+---------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack    ; From Node                                                                                                                       ; To Node                                                                                                                         ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+----------+---------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 0.091    ; spi_slave:spi_slave_rx_inst|rdata[6]                                                                                            ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|altsyncram_3l31:fifo_ram|ram_block3a4~porta_datain_reg0   ; spi_sck      ; spi_ce0     ; 2.000        ; -0.016     ; 1.931      ;
; 0.321    ; spi_slave:spi_slave_rx_inst|rdata[28]                                                                                           ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|altsyncram_3l31:fifo_ram|ram_block3a28~porta_datain_reg0  ; spi_sck      ; spi_ce0     ; 2.000        ; 0.268      ; 1.985      ;
; 0.345    ; spi_slave:spi_slave_rx_inst|rdata[26]                                                                                           ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|altsyncram_3l31:fifo_ram|ram_block3a24~porta_datain_reg0  ; spi_sck      ; spi_ce0     ; 2.000        ; 0.543      ; 2.236      ;
; 0.361    ; spi_slave:spi_slave_rx_inst|rdata[17]                                                                                           ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|altsyncram_3l31:fifo_ram|ram_block3a16~porta_datain_reg0  ; spi_sck      ; spi_ce0     ; 2.000        ; 0.988      ; 2.665      ;
; 0.455    ; spi_slave:spi_slave_rx_inst|rdata[31]                                                                                           ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|altsyncram_3l31:fifo_ram|ram_block3a28~porta_datain_reg0  ; spi_sck      ; spi_ce0     ; 2.000        ; 0.860      ; 2.443      ;
; 0.541    ; spi_slave:spi_slave_rx_inst|rdata[7]                                                                                            ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|altsyncram_3l31:fifo_ram|ram_block3a4~porta_datain_reg0   ; spi_sck      ; spi_ce0     ; 2.000        ; 0.678      ; 2.175      ;
; 0.542    ; spi_slave:spi_slave_rx_inst|rdata[4]                                                                                            ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|altsyncram_3l31:fifo_ram|ram_block3a4~porta_datain_reg0   ; spi_sck      ; spi_ce0     ; 2.000        ; 0.961      ; 2.457      ;
; 0.546    ; spi_slave:spi_slave_rx_inst|rdata[8]                                                                                            ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|altsyncram_3l31:fifo_ram|ram_block3a8~porta_datain_reg0   ; spi_sck      ; spi_ce0     ; 2.000        ; 0.408      ; 1.900      ;
; 0.560    ; spi_slave:spi_slave_rx_inst|rdata[21]                                                                                           ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|altsyncram_3l31:fifo_ram|ram_block3a20~porta_datain_reg0  ; spi_sck      ; spi_ce0     ; 2.000        ; 0.405      ; 1.883      ;
; 0.568    ; spi_slave:spi_slave_rx_inst|rdata[27]                                                                                           ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|altsyncram_3l31:fifo_ram|ram_block3a24~porta_datain_reg0  ; spi_sck      ; spi_ce0     ; 2.000        ; 0.543      ; 2.013      ;
; 0.576    ; spi_slave:spi_slave_rx_inst|rdata[0]                                                                                            ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|altsyncram_3l31:fifo_ram|ram_block3a0~porta_datain_reg0   ; spi_sck      ; spi_ce0     ; 2.000        ; 0.406      ; 1.868      ;
; 0.579    ; spi_slave:spi_slave_rx_inst|rdata[19]                                                                                           ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|altsyncram_3l31:fifo_ram|ram_block3a16~porta_datain_reg0  ; spi_sck      ; spi_ce0     ; 2.000        ; 0.988      ; 2.447      ;
; 0.594    ; spi_slave:spi_slave_rx_inst|rdata[5]                                                                                            ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|altsyncram_3l31:fifo_ram|ram_block3a4~porta_datain_reg0   ; spi_sck      ; spi_ce0     ; 2.000        ; 0.306      ; 1.750      ;
; 0.611    ; spi_slave:spi_slave_rx_inst|rdata[10]                                                                                           ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|altsyncram_3l31:fifo_ram|ram_block3a8~porta_datain_reg0   ; spi_sck      ; spi_ce0     ; 2.000        ; 0.470      ; 1.897      ;
; 0.617    ; spi_slave:spi_slave_rx_inst|rdata[18]                                                                                           ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|altsyncram_3l31:fifo_ram|ram_block3a16~porta_datain_reg0  ; spi_sck      ; spi_ce0     ; 2.000        ; 0.988      ; 2.409      ;
; 0.619    ; spi_slave:spi_slave_rx_inst|rdata[25]                                                                                           ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|altsyncram_3l31:fifo_ram|ram_block3a24~porta_datain_reg0  ; spi_sck      ; spi_ce0     ; 2.000        ; 0.826      ; 2.245      ;
; 0.637    ; spi_slave:spi_slave_rx_inst|rdata[29]                                                                                           ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|altsyncram_3l31:fifo_ram|ram_block3a28~porta_datain_reg0  ; spi_sck      ; spi_ce0     ; 2.000        ; 0.876      ; 2.277      ;
; 0.648    ; spi_slave:spi_slave_rx_inst|rdata[9]                                                                                            ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|altsyncram_3l31:fifo_ram|ram_block3a8~porta_datain_reg0   ; spi_sck      ; spi_ce0     ; 2.000        ; 0.470      ; 1.860      ;
; 0.693    ; spi_slave:spi_slave_rx_inst|rdata[13]                                                                                           ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|altsyncram_3l31:fifo_ram|ram_block3a12~porta_datain_reg0  ; spi_sck      ; spi_ce0     ; 2.000        ; 0.297      ; 1.642      ;
; 0.715    ; spi_slave:spi_slave_rx_inst|rdata[3]                                                                                            ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|altsyncram_3l31:fifo_ram|ram_block3a0~porta_datain_reg0   ; spi_sck      ; spi_ce0     ; 2.000        ; 0.991      ; 2.314      ;
; 0.717    ; spi_slave:spi_slave_rx_inst|rdata[11]                                                                                           ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|altsyncram_3l31:fifo_ram|ram_block3a8~porta_datain_reg0   ; spi_sck      ; spi_ce0     ; 2.000        ; 0.470      ; 1.791      ;
; 0.719    ; spi_slave:spi_slave_rx_inst|rdata[24]                                                                                           ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|altsyncram_3l31:fifo_ram|ram_block3a24~porta_datain_reg0  ; spi_sck      ; spi_ce0     ; 2.000        ; 0.842      ; 2.161      ;
; 0.730    ; spi_slave:spi_slave_rx_inst|rdata[2]                                                                                            ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|altsyncram_3l31:fifo_ram|ram_block3a0~porta_datain_reg0   ; spi_sck      ; spi_ce0     ; 2.000        ; 1.007      ; 2.315      ;
; 0.805    ; spi_slave:spi_slave_rx_inst|rdata[12]                                                                                           ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|altsyncram_3l31:fifo_ram|ram_block3a12~porta_datain_reg0  ; spi_sck      ; spi_ce0     ; 2.000        ; 0.297      ; 1.530      ;
; 0.872    ; spi_slave:spi_slave_rx_inst|rdata[30]                                                                                           ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|altsyncram_3l31:fifo_ram|ram_block3a28~porta_datain_reg0  ; spi_sck      ; spi_ce0     ; 2.000        ; 0.577      ; 1.743      ;
; 0.877    ; spi_slave:spi_slave_rx_inst|rdata[14]                                                                                           ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|altsyncram_3l31:fifo_ram|ram_block3a12~porta_datain_reg0  ; spi_sck      ; spi_ce0     ; 2.000        ; 0.297      ; 1.458      ;
; 0.902    ; spi_slave:spi_slave_rx_inst|rdata[23]                                                                                           ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|altsyncram_3l31:fifo_ram|ram_block3a20~porta_datain_reg0  ; spi_sck      ; spi_ce0     ; 2.000        ; 0.359      ; 1.495      ;
; 0.909    ; spi_slave:spi_slave_rx_inst|rdata[22]                                                                                           ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|altsyncram_3l31:fifo_ram|ram_block3a20~porta_datain_reg0  ; spi_sck      ; spi_ce0     ; 2.000        ; 1.006      ; 2.135      ;
; 0.972    ; spi_slave:spi_slave_rx_inst|rdata[1]                                                                                            ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|altsyncram_3l31:fifo_ram|ram_block3a0~porta_datain_reg0   ; spi_sck      ; spi_ce0     ; 2.000        ; 0.991      ; 2.057      ;
; 0.998    ; spi_slave:spi_slave_rx_inst|rdata[16]                                                                                           ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|altsyncram_3l31:fifo_ram|ram_block3a16~porta_datain_reg0  ; spi_sck      ; spi_ce0     ; 2.000        ; 0.988      ; 2.028      ;
; 0.999    ; spi_slave:spi_slave_rx_inst|rdata[15]                                                                                           ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|altsyncram_3l31:fifo_ram|ram_block3a12~porta_datain_reg0  ; spi_sck      ; spi_ce0     ; 2.000        ; 1.006      ; 2.045      ;
; 1.024    ; spi_slave:spi_slave_rx_inst|rdata[20]                                                                                           ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|altsyncram_3l31:fifo_ram|ram_block3a20~porta_datain_reg0  ; spi_sck      ; spi_ce0     ; 2.000        ; 1.006      ; 2.020      ;
; 2493.073 ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|parity2                       ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter1a8                    ; spi_ce0      ; spi_ce0     ; 2500.000     ; -0.085     ; 6.863      ;
; 2493.542 ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter1a1                    ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter1a8                    ; spi_ce0      ; spi_ce0     ; 2500.000     ; -0.029     ; 6.450      ;
; 2493.556 ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter1a0                    ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter1a8                    ; spi_ce0      ; spi_ce0     ; 2500.000     ; -0.085     ; 6.380      ;
; 2494.407 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|a_graycounter_qjc:wrptr_g1p|counter4a0                    ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|a_graycounter_qjc:wrptr_g1p|counter4a9                    ; spi_ce0      ; spi_ce0     ; 2500.000     ; -0.316     ; 5.298      ;
; 2494.525 ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter1a2                    ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter1a8                    ; spi_ce0      ; spi_ce0     ; 2500.000     ; -0.146     ; 5.350      ;
; 2494.632 ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|parity2                       ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter1a9                    ; spi_ce0      ; spi_ce0     ; 2500.000     ; -0.117     ; 5.272      ;
; 2494.774 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|a_graycounter_qjc:wrptr_g1p|counter4a0                    ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|a_graycounter_qjc:wrptr_g1p|counter4a10                   ; spi_ce0      ; spi_ce0     ; 2500.000     ; -0.404     ; 4.843      ;
; 2494.783 ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter1a3                    ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter1a8                    ; spi_ce0      ; spi_ce0     ; 2500.000     ; -0.054     ; 5.184      ;
; 2495.101 ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter1a1                    ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter1a9                    ; spi_ce0      ; spi_ce0     ; 2500.000     ; -0.061     ; 4.859      ;
; 2495.115 ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter1a0                    ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter1a9                    ; spi_ce0      ; spi_ce0     ; 2500.000     ; -0.117     ; 4.789      ;
; 2495.124 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|a_graycounter_qjc:wrptr_g1p|parity5                       ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|a_graycounter_qjc:wrptr_g1p|counter4a9                    ; spi_ce0      ; spi_ce0     ; 2500.000     ; 0.022      ; 4.919      ;
; 2495.158 ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter1a4                    ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter1a8                    ; spi_ce0      ; spi_ce0     ; 2500.000     ; -0.054     ; 4.809      ;
; 2495.170 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|a_graycounter_qjc:wrptr_g1p|counter4a0                    ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|a_graycounter_qjc:wrptr_g1p|counter4a11                   ; spi_ce0      ; spi_ce0     ; 2500.000     ; -0.158     ; 4.693      ;
; 2495.298 ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter1a5                    ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter1a8                    ; spi_ce0      ; spi_ce0     ; 2500.000     ; -0.054     ; 4.669      ;
; 2495.306 ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter1a6                    ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter1a8                    ; spi_ce0      ; spi_ce0     ; 2500.000     ; -0.054     ; 4.661      ;
; 2495.437 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|a_graycounter_qjc:wrptr_g1p|counter4a1                    ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|a_graycounter_qjc:wrptr_g1p|counter4a9                    ; spi_ce0      ; spi_ce0     ; 2500.000     ; -0.029     ; 4.555      ;
; 2495.491 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|a_graycounter_qjc:wrptr_g1p|parity5                       ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|a_graycounter_qjc:wrptr_g1p|counter4a10                   ; spi_ce0      ; spi_ce0     ; 2500.000     ; -0.066     ; 4.464      ;
; 2495.569 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|a_graycounter_qjc:wrptr_g1p|counter4a4                    ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|a_graycounter_qjc:wrptr_g1p|counter4a9                    ; spi_ce0      ; spi_ce0     ; 2500.000     ; -0.029     ; 4.423      ;
; 2495.582 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|a_graycounter_qjc:wrptr_g1p|counter4a6                    ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|a_graycounter_qjc:wrptr_g1p|counter4a9                    ; spi_ce0      ; spi_ce0     ; 2500.000     ; -0.653     ; 3.786      ;
; 2495.654 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|a_graycounter_qjc:wrptr_g1p|counter4a2                    ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|a_graycounter_qjc:wrptr_g1p|counter4a9                    ; spi_ce0      ; spi_ce0     ; 2500.000     ; -0.029     ; 4.338      ;
; 2495.672 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|a_graycounter_qjc:wrptr_g1p|counter4a0                    ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|a_graycounter_qjc:wrptr_g1p|counter4a8                    ; spi_ce0      ; spi_ce0     ; 2500.000     ; -0.348     ; 4.001      ;
; 2495.804 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|a_graycounter_qjc:wrptr_g1p|counter4a1                    ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|a_graycounter_qjc:wrptr_g1p|counter4a10                   ; spi_ce0      ; spi_ce0     ; 2500.000     ; -0.117     ; 4.100      ;
; 2495.834 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|a_graycounter_qjc:wrptr_g1p|counter4a3                    ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|a_graycounter_qjc:wrptr_g1p|counter4a9                    ; spi_ce0      ; spi_ce0     ; 2500.000     ; -0.060     ; 4.127      ;
; 2495.856 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|a_graycounter_qjc:wrptr_g1p|counter4a6                    ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|a_graycounter_qjc:wrptr_g1p|counter4a10                   ; spi_ce0      ; spi_ce0     ; 2500.000     ; -0.741     ; 3.424      ;
; 2495.887 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|a_graycounter_qjc:wrptr_g1p|parity5                       ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|a_graycounter_qjc:wrptr_g1p|counter4a11                   ; spi_ce0      ; spi_ce0     ; 2500.000     ; 0.180      ; 4.314      ;
; 2495.921 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|a_graycounter_qjc:wrptr_g1p|counter4a4                    ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|a_graycounter_qjc:wrptr_g1p|counter4a10                   ; spi_ce0      ; spi_ce0     ; 2500.000     ; -0.117     ; 3.983      ;
; 2495.940 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|a_graycounter_qjc:wrptr_g1p|counter4a0                    ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|a_graycounter_qjc:wrptr_g1p|counter4a6                    ; spi_ce0      ; spi_ce0     ; 2500.000     ; 0.246      ; 4.327      ;
; 2496.021 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|a_graycounter_qjc:wrptr_g1p|counter4a2                    ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|a_graycounter_qjc:wrptr_g1p|counter4a10                   ; spi_ce0      ; spi_ce0     ; 2500.000     ; -0.117     ; 3.883      ;
; 2496.084 ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter1a2                    ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter1a9                    ; spi_ce0      ; spi_ce0     ; 2500.000     ; -0.178     ; 3.759      ;
; 2496.200 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|a_graycounter_qjc:wrptr_g1p|counter4a1                    ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|a_graycounter_qjc:wrptr_g1p|counter4a11                   ; spi_ce0      ; spi_ce0     ; 2500.000     ; 0.129      ; 3.950      ;
; 2496.201 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|a_graycounter_qjc:wrptr_g1p|counter4a3                    ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|a_graycounter_qjc:wrptr_g1p|counter4a10                   ; spi_ce0      ; spi_ce0     ; 2500.000     ; -0.148     ; 3.672      ;
; 2496.238 ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|parity2                       ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter1a5                    ; spi_ce0      ; spi_ce0     ; 2500.000     ; -0.085     ; 3.698      ;
; 2496.303 ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter1a3                    ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter1a9                    ; spi_ce0      ; spi_ce0     ; 2500.000     ; -0.125     ; 3.593      ;
; 2496.314 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|a_graycounter_qjc:wrptr_g1p|counter4a7                    ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|a_graycounter_qjc:wrptr_g1p|counter4a9                    ; spi_ce0      ; spi_ce0     ; 2500.000     ; -0.060     ; 3.647      ;
; 2496.332 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|a_graycounter_qjc:wrptr_g1p|counter4a4                    ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|a_graycounter_qjc:wrptr_g1p|counter4a11                   ; spi_ce0      ; spi_ce0     ; 2500.000     ; 0.129      ; 3.818      ;
; 2496.345 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|a_graycounter_qjc:wrptr_g1p|counter4a6                    ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|a_graycounter_qjc:wrptr_g1p|counter4a11                   ; spi_ce0      ; spi_ce0     ; 2500.000     ; -0.495     ; 3.181      ;
; 2496.349 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|wrptr_g[1]                                                ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|altsyncram_3l31:fifo_ram|ram_block3a24~porta_address_reg0 ; spi_ce0      ; spi_ce0     ; 2500.000     ; 0.555      ; 4.274      ;
; 2496.352 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|wrptr_g[1]                                                ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|altsyncram_3l31:fifo_ram|ram_block3a28~porta_address_reg0 ; spi_ce0      ; spi_ce0     ; 2500.000     ; 0.589      ; 4.305      ;
; 2496.389 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|a_graycounter_qjc:wrptr_g1p|parity5                       ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|a_graycounter_qjc:wrptr_g1p|counter4a8                    ; spi_ce0      ; spi_ce0     ; 2500.000     ; -0.010     ; 3.622      ;
; 2496.401 ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|altsyncram_vi31:fifo_ram|ram_block7a30~portb_address_reg0 ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|altsyncram_vi31:fifo_ram|q_b[47]                          ; spi_ce0      ; spi_ce0     ; 2500.000     ; -0.059     ; 3.476      ;
; 2496.401 ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|altsyncram_vi31:fifo_ram|ram_block7a30~portb_address_reg0 ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|altsyncram_vi31:fifo_ram|q_b[46]                          ; spi_ce0      ; spi_ce0     ; 2500.000     ; -0.059     ; 3.476      ;
; 2496.401 ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|altsyncram_vi31:fifo_ram|ram_block7a30~portb_address_reg0 ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|altsyncram_vi31:fifo_ram|q_b[45]                          ; spi_ce0      ; spi_ce0     ; 2500.000     ; -0.059     ; 3.476      ;
; 2496.401 ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|altsyncram_vi31:fifo_ram|ram_block7a30~portb_address_reg0 ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|altsyncram_vi31:fifo_ram|q_b[44]                          ; spi_ce0      ; spi_ce0     ; 2500.000     ; -0.059     ; 3.476      ;
; 2496.401 ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|altsyncram_vi31:fifo_ram|ram_block7a30~portb_address_reg0 ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|altsyncram_vi31:fifo_ram|q_b[43]                          ; spi_ce0      ; spi_ce0     ; 2500.000     ; -0.059     ; 3.476      ;
; 2496.401 ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|altsyncram_vi31:fifo_ram|ram_block7a30~portb_address_reg0 ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|altsyncram_vi31:fifo_ram|q_b[42]                          ; spi_ce0      ; spi_ce0     ; 2500.000     ; -0.059     ; 3.476      ;
; 2496.401 ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|altsyncram_vi31:fifo_ram|ram_block7a30~portb_address_reg0 ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|altsyncram_vi31:fifo_ram|q_b[41]                          ; spi_ce0      ; spi_ce0     ; 2500.000     ; -0.059     ; 3.476      ;
; 2496.401 ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|altsyncram_vi31:fifo_ram|ram_block7a30~portb_address_reg0 ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|altsyncram_vi31:fifo_ram|q_b[40]                          ; spi_ce0      ; spi_ce0     ; 2500.000     ; -0.059     ; 3.476      ;
; 2496.401 ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|altsyncram_vi31:fifo_ram|ram_block7a30~portb_address_reg0 ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|altsyncram_vi31:fifo_ram|q_b[39]                          ; spi_ce0      ; spi_ce0     ; 2500.000     ; -0.059     ; 3.476      ;
; 2496.401 ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|altsyncram_vi31:fifo_ram|ram_block7a30~portb_address_reg0 ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|altsyncram_vi31:fifo_ram|q_b[38]                          ; spi_ce0      ; spi_ce0     ; 2500.000     ; -0.059     ; 3.476      ;
; 2496.401 ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|altsyncram_vi31:fifo_ram|ram_block7a30~portb_address_reg0 ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|altsyncram_vi31:fifo_ram|q_b[37]                          ; spi_ce0      ; spi_ce0     ; 2500.000     ; -0.059     ; 3.476      ;
; 2496.401 ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|altsyncram_vi31:fifo_ram|ram_block7a30~portb_address_reg0 ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|altsyncram_vi31:fifo_ram|q_b[36]                          ; spi_ce0      ; spi_ce0     ; 2500.000     ; -0.059     ; 3.476      ;
; 2496.401 ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|altsyncram_vi31:fifo_ram|ram_block7a30~portb_address_reg0 ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|altsyncram_vi31:fifo_ram|q_b[35]                          ; spi_ce0      ; spi_ce0     ; 2500.000     ; -0.059     ; 3.476      ;
; 2496.401 ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|altsyncram_vi31:fifo_ram|ram_block7a30~portb_address_reg0 ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|altsyncram_vi31:fifo_ram|q_b[34]                          ; spi_ce0      ; spi_ce0     ; 2500.000     ; -0.059     ; 3.476      ;
; 2496.401 ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|altsyncram_vi31:fifo_ram|ram_block7a30~portb_address_reg0 ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|altsyncram_vi31:fifo_ram|q_b[33]                          ; spi_ce0      ; spi_ce0     ; 2500.000     ; -0.059     ; 3.476      ;
; 2496.401 ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|altsyncram_vi31:fifo_ram|ram_block7a30~portb_address_reg0 ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|altsyncram_vi31:fifo_ram|q_b[32]                          ; spi_ce0      ; spi_ce0     ; 2500.000     ; -0.059     ; 3.476      ;
; 2496.401 ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|altsyncram_vi31:fifo_ram|ram_block7a30~portb_address_reg0 ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|altsyncram_vi31:fifo_ram|q_b[31]                          ; spi_ce0      ; spi_ce0     ; 2500.000     ; -0.059     ; 3.476      ;
; 2496.401 ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|altsyncram_vi31:fifo_ram|ram_block7a30~portb_address_reg0 ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|altsyncram_vi31:fifo_ram|q_b[30]                          ; spi_ce0      ; spi_ce0     ; 2500.000     ; -0.059     ; 3.476      ;
; 2496.401 ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|altsyncram_vi31:fifo_ram|ram_block7a12~portb_address_reg0 ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|altsyncram_vi31:fifo_ram|q_b[29]                          ; spi_ce0      ; spi_ce0     ; 2500.000     ; -0.059     ; 3.476      ;
; 2496.401 ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|altsyncram_vi31:fifo_ram|ram_block7a12~portb_address_reg0 ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|altsyncram_vi31:fifo_ram|q_b[28]                          ; spi_ce0      ; spi_ce0     ; 2500.000     ; -0.059     ; 3.476      ;
; 2496.401 ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|altsyncram_vi31:fifo_ram|ram_block7a12~portb_address_reg0 ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|altsyncram_vi31:fifo_ram|q_b[27]                          ; spi_ce0      ; spi_ce0     ; 2500.000     ; -0.059     ; 3.476      ;
; 2496.401 ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|altsyncram_vi31:fifo_ram|ram_block7a12~portb_address_reg0 ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|altsyncram_vi31:fifo_ram|q_b[26]                          ; spi_ce0      ; spi_ce0     ; 2500.000     ; -0.059     ; 3.476      ;
; 2496.401 ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|altsyncram_vi31:fifo_ram|ram_block7a12~portb_address_reg0 ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|altsyncram_vi31:fifo_ram|q_b[25]                          ; spi_ce0      ; spi_ce0     ; 2500.000     ; -0.059     ; 3.476      ;
; 2496.401 ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|altsyncram_vi31:fifo_ram|ram_block7a12~portb_address_reg0 ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|altsyncram_vi31:fifo_ram|q_b[24]                          ; spi_ce0      ; spi_ce0     ; 2500.000     ; -0.059     ; 3.476      ;
; 2496.401 ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|altsyncram_vi31:fifo_ram|ram_block7a12~portb_address_reg0 ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|altsyncram_vi31:fifo_ram|q_b[23]                          ; spi_ce0      ; spi_ce0     ; 2500.000     ; -0.059     ; 3.476      ;
; 2496.401 ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|altsyncram_vi31:fifo_ram|ram_block7a12~portb_address_reg0 ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|altsyncram_vi31:fifo_ram|q_b[22]                          ; spi_ce0      ; spi_ce0     ; 2500.000     ; -0.059     ; 3.476      ;
; 2496.401 ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|altsyncram_vi31:fifo_ram|ram_block7a12~portb_address_reg0 ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|altsyncram_vi31:fifo_ram|q_b[21]                          ; spi_ce0      ; spi_ce0     ; 2500.000     ; -0.059     ; 3.476      ;
; 2496.401 ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|altsyncram_vi31:fifo_ram|ram_block7a12~portb_address_reg0 ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|altsyncram_vi31:fifo_ram|q_b[20]                          ; spi_ce0      ; spi_ce0     ; 2500.000     ; -0.059     ; 3.476      ;
; 2496.401 ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|altsyncram_vi31:fifo_ram|ram_block7a12~portb_address_reg0 ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|altsyncram_vi31:fifo_ram|q_b[19]                          ; spi_ce0      ; spi_ce0     ; 2500.000     ; -0.059     ; 3.476      ;
+----------+---------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'spi_sck'                                                                                                                      ;
+-------+---------------------------------------+---------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                             ; To Node                               ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+---------------------------------------+---------------------------------------+--------------+-------------+--------------+------------+------------+
; 0.403 ; spi_ce[0]                             ; spi_slave:spi_slave_rx_inst|treg[47]  ; spi_ce0      ; spi_sck     ; 3.000        ; 3.326      ; 5.914      ;
; 0.403 ; spi_ce[0]                             ; spi_slave:spi_slave_rx_inst|treg[46]  ; spi_ce0      ; spi_sck     ; 3.000        ; 3.326      ; 5.914      ;
; 0.403 ; spi_ce[0]                             ; spi_slave:spi_slave_rx_inst|treg[45]  ; spi_ce0      ; spi_sck     ; 3.000        ; 3.326      ; 5.914      ;
; 0.403 ; spi_ce[0]                             ; spi_slave:spi_slave_rx_inst|treg[44]  ; spi_ce0      ; spi_sck     ; 3.000        ; 3.326      ; 5.914      ;
; 0.403 ; spi_ce[0]                             ; spi_slave:spi_slave_rx_inst|treg[43]  ; spi_ce0      ; spi_sck     ; 3.000        ; 3.326      ; 5.914      ;
; 0.403 ; spi_ce[0]                             ; spi_slave:spi_slave_rx_inst|treg[42]  ; spi_ce0      ; spi_sck     ; 3.000        ; 3.326      ; 5.914      ;
; 0.403 ; spi_ce[0]                             ; spi_slave:spi_slave_rx_inst|treg[41]  ; spi_ce0      ; spi_sck     ; 3.000        ; 3.326      ; 5.914      ;
; 0.403 ; spi_ce[0]                             ; spi_slave:spi_slave_rx_inst|treg[40]  ; spi_ce0      ; spi_sck     ; 3.000        ; 3.326      ; 5.914      ;
; 0.403 ; spi_ce[0]                             ; spi_slave:spi_slave_rx_inst|treg[39]  ; spi_ce0      ; spi_sck     ; 3.000        ; 3.326      ; 5.914      ;
; 0.403 ; spi_ce[0]                             ; spi_slave:spi_slave_rx_inst|treg[38]  ; spi_ce0      ; spi_sck     ; 3.000        ; 3.326      ; 5.914      ;
; 0.403 ; spi_ce[0]                             ; spi_slave:spi_slave_rx_inst|treg[37]  ; spi_ce0      ; spi_sck     ; 3.000        ; 3.326      ; 5.914      ;
; 0.403 ; spi_ce[0]                             ; spi_slave:spi_slave_rx_inst|treg[36]  ; spi_ce0      ; spi_sck     ; 3.000        ; 3.326      ; 5.914      ;
; 0.403 ; spi_ce[0]                             ; spi_slave:spi_slave_rx_inst|treg[35]  ; spi_ce0      ; spi_sck     ; 3.000        ; 3.326      ; 5.914      ;
; 0.403 ; spi_ce[0]                             ; spi_slave:spi_slave_rx_inst|treg[34]  ; spi_ce0      ; spi_sck     ; 3.000        ; 3.326      ; 5.914      ;
; 0.403 ; spi_ce[0]                             ; spi_slave:spi_slave_rx_inst|treg[33]  ; spi_ce0      ; spi_sck     ; 3.000        ; 3.326      ; 5.914      ;
; 0.403 ; spi_ce[0]                             ; spi_slave:spi_slave_rx_inst|treg[32]  ; spi_ce0      ; spi_sck     ; 3.000        ; 3.326      ; 5.914      ;
; 0.426 ; spi_ce[1]                             ; spi_slave:spi_slave_rx2_inst|treg[45] ; spi_ce1      ; spi_sck     ; 3.000        ; 3.478      ; 6.043      ;
; 0.426 ; spi_ce[1]                             ; spi_slave:spi_slave_rx2_inst|treg[43] ; spi_ce1      ; spi_sck     ; 3.000        ; 3.478      ; 6.043      ;
; 0.426 ; spi_ce[1]                             ; spi_slave:spi_slave_rx2_inst|treg[37] ; spi_ce1      ; spi_sck     ; 3.000        ; 3.478      ; 6.043      ;
; 0.426 ; spi_ce[1]                             ; spi_slave:spi_slave_rx2_inst|treg[36] ; spi_ce1      ; spi_sck     ; 3.000        ; 3.478      ; 6.043      ;
; 0.426 ; spi_ce[1]                             ; spi_slave:spi_slave_rx2_inst|treg[35] ; spi_ce1      ; spi_sck     ; 3.000        ; 3.478      ; 6.043      ;
; 0.434 ; spi_ce[1]                             ; spi_slave:spi_slave_rx2_inst|treg[32] ; spi_ce1      ; spi_sck     ; 3.000        ; 3.421      ; 5.978      ;
; 0.434 ; spi_ce[1]                             ; spi_slave:spi_slave_rx2_inst|treg[31] ; spi_ce1      ; spi_sck     ; 3.000        ; 3.421      ; 5.978      ;
; 0.434 ; spi_ce[1]                             ; spi_slave:spi_slave_rx2_inst|treg[30] ; spi_ce1      ; spi_sck     ; 3.000        ; 3.421      ; 5.978      ;
; 0.434 ; spi_ce[1]                             ; spi_slave:spi_slave_rx2_inst|treg[29] ; spi_ce1      ; spi_sck     ; 3.000        ; 3.421      ; 5.978      ;
; 0.434 ; spi_ce[1]                             ; spi_slave:spi_slave_rx2_inst|treg[28] ; spi_ce1      ; spi_sck     ; 3.000        ; 3.421      ; 5.978      ;
; 0.434 ; spi_ce[1]                             ; spi_slave:spi_slave_rx2_inst|treg[27] ; spi_ce1      ; spi_sck     ; 3.000        ; 3.421      ; 5.978      ;
; 0.434 ; spi_ce[1]                             ; spi_slave:spi_slave_rx2_inst|treg[26] ; spi_ce1      ; spi_sck     ; 3.000        ; 3.421      ; 5.978      ;
; 0.434 ; spi_ce[1]                             ; spi_slave:spi_slave_rx2_inst|treg[25] ; spi_ce1      ; spi_sck     ; 3.000        ; 3.421      ; 5.978      ;
; 0.434 ; spi_ce[1]                             ; spi_slave:spi_slave_rx2_inst|treg[24] ; spi_ce1      ; spi_sck     ; 3.000        ; 3.421      ; 5.978      ;
; 0.434 ; spi_ce[1]                             ; spi_slave:spi_slave_rx2_inst|treg[23] ; spi_ce1      ; spi_sck     ; 3.000        ; 3.421      ; 5.978      ;
; 0.434 ; spi_ce[1]                             ; spi_slave:spi_slave_rx2_inst|treg[22] ; spi_ce1      ; spi_sck     ; 3.000        ; 3.421      ; 5.978      ;
; 0.434 ; spi_ce[1]                             ; spi_slave:spi_slave_rx2_inst|treg[21] ; spi_ce1      ; spi_sck     ; 3.000        ; 3.421      ; 5.978      ;
; 0.434 ; spi_ce[1]                             ; spi_slave:spi_slave_rx2_inst|treg[20] ; spi_ce1      ; spi_sck     ; 3.000        ; 3.421      ; 5.978      ;
; 0.434 ; spi_ce[1]                             ; spi_slave:spi_slave_rx2_inst|treg[19] ; spi_ce1      ; spi_sck     ; 3.000        ; 3.421      ; 5.978      ;
; 0.434 ; spi_ce[1]                             ; spi_slave:spi_slave_rx2_inst|treg[18] ; spi_ce1      ; spi_sck     ; 3.000        ; 3.421      ; 5.978      ;
; 0.434 ; spi_ce[1]                             ; spi_slave:spi_slave_rx2_inst|treg[17] ; spi_ce1      ; spi_sck     ; 3.000        ; 3.421      ; 5.978      ;
; 0.444 ; spi_ce[0]                             ; spi_slave:spi_slave_rx_inst|treg[47]  ; spi_ce0      ; spi_sck     ; 3.000        ; 3.326      ; 5.873      ;
; 0.444 ; spi_ce[0]                             ; spi_slave:spi_slave_rx_inst|treg[46]  ; spi_ce0      ; spi_sck     ; 3.000        ; 3.326      ; 5.873      ;
; 0.444 ; spi_ce[0]                             ; spi_slave:spi_slave_rx_inst|treg[45]  ; spi_ce0      ; spi_sck     ; 3.000        ; 3.326      ; 5.873      ;
; 0.444 ; spi_ce[0]                             ; spi_slave:spi_slave_rx_inst|treg[44]  ; spi_ce0      ; spi_sck     ; 3.000        ; 3.326      ; 5.873      ;
; 0.444 ; spi_ce[0]                             ; spi_slave:spi_slave_rx_inst|treg[43]  ; spi_ce0      ; spi_sck     ; 3.000        ; 3.326      ; 5.873      ;
; 0.444 ; spi_ce[0]                             ; spi_slave:spi_slave_rx_inst|treg[42]  ; spi_ce0      ; spi_sck     ; 3.000        ; 3.326      ; 5.873      ;
; 0.444 ; spi_ce[0]                             ; spi_slave:spi_slave_rx_inst|treg[41]  ; spi_ce0      ; spi_sck     ; 3.000        ; 3.326      ; 5.873      ;
; 0.444 ; spi_ce[0]                             ; spi_slave:spi_slave_rx_inst|treg[40]  ; spi_ce0      ; spi_sck     ; 3.000        ; 3.326      ; 5.873      ;
; 0.444 ; spi_ce[0]                             ; spi_slave:spi_slave_rx_inst|treg[39]  ; spi_ce0      ; spi_sck     ; 3.000        ; 3.326      ; 5.873      ;
; 0.444 ; spi_ce[0]                             ; spi_slave:spi_slave_rx_inst|treg[38]  ; spi_ce0      ; spi_sck     ; 3.000        ; 3.326      ; 5.873      ;
; 0.444 ; spi_ce[0]                             ; spi_slave:spi_slave_rx_inst|treg[37]  ; spi_ce0      ; spi_sck     ; 3.000        ; 3.326      ; 5.873      ;
; 0.444 ; spi_ce[0]                             ; spi_slave:spi_slave_rx_inst|treg[36]  ; spi_ce0      ; spi_sck     ; 3.000        ; 3.326      ; 5.873      ;
; 0.444 ; spi_ce[0]                             ; spi_slave:spi_slave_rx_inst|treg[35]  ; spi_ce0      ; spi_sck     ; 3.000        ; 3.326      ; 5.873      ;
; 0.444 ; spi_ce[0]                             ; spi_slave:spi_slave_rx_inst|treg[34]  ; spi_ce0      ; spi_sck     ; 3.000        ; 3.326      ; 5.873      ;
; 0.444 ; spi_ce[0]                             ; spi_slave:spi_slave_rx_inst|treg[33]  ; spi_ce0      ; spi_sck     ; 3.000        ; 3.326      ; 5.873      ;
; 0.444 ; spi_ce[0]                             ; spi_slave:spi_slave_rx_inst|treg[32]  ; spi_ce0      ; spi_sck     ; 3.000        ; 3.326      ; 5.873      ;
; 0.445 ; spi_ce[1]                             ; spi_slave:spi_slave_rx2_inst|treg[16] ; spi_ce1      ; spi_sck     ; 3.000        ; 3.416      ; 5.962      ;
; 0.445 ; spi_ce[1]                             ; spi_slave:spi_slave_rx2_inst|treg[14] ; spi_ce1      ; spi_sck     ; 3.000        ; 3.416      ; 5.962      ;
; 0.445 ; spi_ce[1]                             ; spi_slave:spi_slave_rx2_inst|treg[11] ; spi_ce1      ; spi_sck     ; 3.000        ; 3.416      ; 5.962      ;
; 0.445 ; spi_ce[1]                             ; spi_slave:spi_slave_rx2_inst|treg[8]  ; spi_ce1      ; spi_sck     ; 3.000        ; 3.416      ; 5.962      ;
; 0.445 ; spi_ce[1]                             ; spi_slave:spi_slave_rx2_inst|treg[3]  ; spi_ce1      ; spi_sck     ; 3.000        ; 3.416      ; 5.962      ;
; 0.445 ; spi_ce[1]                             ; spi_slave:spi_slave_rx2_inst|treg[2]  ; spi_ce1      ; spi_sck     ; 3.000        ; 3.416      ; 5.962      ;
; 0.455 ; spi_ce[1]                             ; spi_slave:spi_slave_rx2_inst|treg[45] ; spi_ce1      ; spi_sck     ; 3.000        ; 3.478      ; 6.014      ;
; 0.455 ; spi_ce[1]                             ; spi_slave:spi_slave_rx2_inst|treg[43] ; spi_ce1      ; spi_sck     ; 3.000        ; 3.478      ; 6.014      ;
; 0.455 ; spi_ce[1]                             ; spi_slave:spi_slave_rx2_inst|treg[37] ; spi_ce1      ; spi_sck     ; 3.000        ; 3.478      ; 6.014      ;
; 0.455 ; spi_ce[1]                             ; spi_slave:spi_slave_rx2_inst|treg[36] ; spi_ce1      ; spi_sck     ; 3.000        ; 3.478      ; 6.014      ;
; 0.455 ; spi_ce[1]                             ; spi_slave:spi_slave_rx2_inst|treg[35] ; spi_ce1      ; spi_sck     ; 3.000        ; 3.478      ; 6.014      ;
; 0.478 ; spi_ce[1]                             ; spi_slave:spi_slave_rx2_inst|treg[16] ; spi_ce1      ; spi_sck     ; 3.000        ; 3.416      ; 5.929      ;
; 0.478 ; spi_ce[1]                             ; spi_slave:spi_slave_rx2_inst|treg[14] ; spi_ce1      ; spi_sck     ; 3.000        ; 3.416      ; 5.929      ;
; 0.478 ; spi_ce[1]                             ; spi_slave:spi_slave_rx2_inst|treg[11] ; spi_ce1      ; spi_sck     ; 3.000        ; 3.416      ; 5.929      ;
; 0.478 ; spi_ce[1]                             ; spi_slave:spi_slave_rx2_inst|treg[8]  ; spi_ce1      ; spi_sck     ; 3.000        ; 3.416      ; 5.929      ;
; 0.478 ; spi_ce[1]                             ; spi_slave:spi_slave_rx2_inst|treg[3]  ; spi_ce1      ; spi_sck     ; 3.000        ; 3.416      ; 5.929      ;
; 0.478 ; spi_ce[1]                             ; spi_slave:spi_slave_rx2_inst|treg[2]  ; spi_ce1      ; spi_sck     ; 3.000        ; 3.416      ; 5.929      ;
; 0.503 ; spi_ce[1]                             ; spi_slave:spi_slave_rx2_inst|treg[47] ; spi_ce1      ; spi_sck     ; 3.000        ; 3.492      ; 5.980      ;
; 0.503 ; spi_ce[1]                             ; spi_slave:spi_slave_rx2_inst|treg[46] ; spi_ce1      ; spi_sck     ; 3.000        ; 3.492      ; 5.980      ;
; 0.503 ; spi_ce[1]                             ; spi_slave:spi_slave_rx2_inst|treg[44] ; spi_ce1      ; spi_sck     ; 3.000        ; 3.492      ; 5.980      ;
; 0.503 ; spi_ce[1]                             ; spi_slave:spi_slave_rx2_inst|treg[42] ; spi_ce1      ; spi_sck     ; 3.000        ; 3.492      ; 5.980      ;
; 0.503 ; spi_ce[1]                             ; spi_slave:spi_slave_rx2_inst|treg[41] ; spi_ce1      ; spi_sck     ; 3.000        ; 3.492      ; 5.980      ;
; 0.503 ; spi_ce[1]                             ; spi_slave:spi_slave_rx2_inst|treg[40] ; spi_ce1      ; spi_sck     ; 3.000        ; 3.492      ; 5.980      ;
; 0.503 ; spi_ce[1]                             ; spi_slave:spi_slave_rx2_inst|treg[39] ; spi_ce1      ; spi_sck     ; 3.000        ; 3.492      ; 5.980      ;
; 0.503 ; spi_ce[1]                             ; spi_slave:spi_slave_rx2_inst|treg[38] ; spi_ce1      ; spi_sck     ; 3.000        ; 3.492      ; 5.980      ;
; 0.503 ; spi_ce[1]                             ; spi_slave:spi_slave_rx2_inst|treg[34] ; spi_ce1      ; spi_sck     ; 3.000        ; 3.492      ; 5.980      ;
; 0.503 ; spi_ce[1]                             ; spi_slave:spi_slave_rx2_inst|treg[33] ; spi_ce1      ; spi_sck     ; 3.000        ; 3.492      ; 5.980      ;
; 0.506 ; spi_slave:spi_slave_rx2_inst|treg[16] ; spi_slave:spi_slave_rx2_inst|treg[17] ; spi_sck      ; spi_sck     ; 2.000        ; -0.111     ; 1.404      ;
; 0.507 ; spi_slave:spi_slave_rx2_inst|treg[32] ; spi_slave:spi_slave_rx2_inst|treg[33] ; spi_sck      ; spi_sck     ; 2.000        ; -0.045     ; 1.469      ;
; 0.514 ; spi_ce[0]                             ; spi_slave:spi_slave_rx_inst|treg[15]  ; spi_ce0      ; spi_sck     ; 3.000        ; 3.474      ; 5.951      ;
; 0.514 ; spi_ce[0]                             ; spi_slave:spi_slave_rx_inst|treg[14]  ; spi_ce0      ; spi_sck     ; 3.000        ; 3.474      ; 5.951      ;
; 0.514 ; spi_ce[0]                             ; spi_slave:spi_slave_rx_inst|treg[13]  ; spi_ce0      ; spi_sck     ; 3.000        ; 3.474      ; 5.951      ;
; 0.514 ; spi_ce[0]                             ; spi_slave:spi_slave_rx_inst|treg[12]  ; spi_ce0      ; spi_sck     ; 3.000        ; 3.474      ; 5.951      ;
; 0.514 ; spi_ce[0]                             ; spi_slave:spi_slave_rx_inst|treg[11]  ; spi_ce0      ; spi_sck     ; 3.000        ; 3.474      ; 5.951      ;
; 0.514 ; spi_ce[0]                             ; spi_slave:spi_slave_rx_inst|treg[10]  ; spi_ce0      ; spi_sck     ; 3.000        ; 3.474      ; 5.951      ;
; 0.514 ; spi_ce[0]                             ; spi_slave:spi_slave_rx_inst|treg[9]   ; spi_ce0      ; spi_sck     ; 3.000        ; 3.474      ; 5.951      ;
; 0.514 ; spi_ce[0]                             ; spi_slave:spi_slave_rx_inst|treg[8]   ; spi_ce0      ; spi_sck     ; 3.000        ; 3.474      ; 5.951      ;
; 0.514 ; spi_ce[0]                             ; spi_slave:spi_slave_rx_inst|treg[7]   ; spi_ce0      ; spi_sck     ; 3.000        ; 3.474      ; 5.951      ;
; 0.514 ; spi_ce[0]                             ; spi_slave:spi_slave_rx_inst|treg[6]   ; spi_ce0      ; spi_sck     ; 3.000        ; 3.474      ; 5.951      ;
; 0.514 ; spi_ce[0]                             ; spi_slave:spi_slave_rx_inst|treg[5]   ; spi_ce0      ; spi_sck     ; 3.000        ; 3.474      ; 5.951      ;
; 0.514 ; spi_ce[0]                             ; spi_slave:spi_slave_rx_inst|treg[4]   ; spi_ce0      ; spi_sck     ; 3.000        ; 3.474      ; 5.951      ;
; 0.514 ; spi_ce[0]                             ; spi_slave:spi_slave_rx_inst|treg[3]   ; spi_ce0      ; spi_sck     ; 3.000        ; 3.474      ; 5.951      ;
; 0.514 ; spi_ce[0]                             ; spi_slave:spi_slave_rx_inst|treg[2]   ; spi_ce0      ; spi_sck     ; 3.000        ; 3.474      ; 5.951      ;
; 0.514 ; spi_ce[0]                             ; spi_slave:spi_slave_rx_inst|treg[1]   ; spi_ce0      ; spi_sck     ; 3.000        ; 3.474      ; 5.951      ;
; 0.514 ; spi_ce[0]                             ; spi_slave:spi_slave_rx_inst|treg[0]   ; spi_ce0      ; spi_sck     ; 3.000        ; 3.474      ; 5.951      ;
; 0.517 ; spi_ce[0]                             ; spi_slave:spi_slave_rx_inst|treg[31]  ; spi_ce0      ; spi_sck     ; 3.000        ; 3.489      ; 5.963      ;
; 0.517 ; spi_ce[0]                             ; spi_slave:spi_slave_rx_inst|treg[30]  ; spi_ce0      ; spi_sck     ; 3.000        ; 3.489      ; 5.963      ;
+-------+---------------------------------------+---------------------------------------+--------------+-------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'spi_slave:spi_slave_rx2_inst|done'                                                                                                       ;
+-------+----------------------------------------+---------------------------+--------------+-----------------------------------+--------------+------------+------------+
; Slack ; From Node                              ; To Node                   ; Launch Clock ; Latch Clock                       ; Relationship ; Clock Skew ; Data Delay ;
+-------+----------------------------------------+---------------------------+--------------+-----------------------------------+--------------+------------+------------+
; 0.991 ; spi_slave:spi_slave_rx2_inst|rdata[8]  ; tx_freq[8]~_Duplicate_1   ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 4.000        ; 0.071      ; 2.822      ;
; 1.012 ; spi_slave:spi_slave_rx2_inst|rdata[14] ; rx2_freq[14]~_Duplicate_1 ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 4.000        ; -0.202     ; 2.528      ;
; 1.026 ; spi_slave:spi_slave_rx2_inst|rdata[1]  ; tx_freq[1]~_Duplicate_1   ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 4.000        ; 0.109      ; 2.825      ;
; 1.031 ; spi_slave:spi_slave_rx2_inst|rdata[23] ; tx_freq[23]~_Duplicate_2  ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 4.000        ; -0.700     ; 2.260      ;
; 1.033 ; spi_slave:spi_slave_rx2_inst|rdata[15] ; tx_freq[15]~_Duplicate_1  ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 4.000        ; 0.109      ; 2.818      ;
; 1.038 ; spi_slave:spi_slave_rx2_inst|rdata[6]  ; tx_freq[6]~_Duplicate_1   ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 4.000        ; 0.071      ; 2.775      ;
; 1.081 ; spi_slave:spi_slave_rx2_inst|rdata[17] ; tx_freq[17]~_Duplicate_1  ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 4.000        ; 0.071      ; 2.732      ;
; 1.092 ; spi_slave:spi_slave_rx2_inst|rdata[9]  ; tx_freq[9]~_Duplicate_1   ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 4.000        ; 0.071      ; 2.721      ;
; 1.096 ; spi_slave:spi_slave_rx2_inst|rdata[15] ; rx2_freq[15]~_Duplicate_1 ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 4.000        ; 0.105      ; 2.751      ;
; 1.101 ; spi_slave:spi_slave_rx2_inst|rdata[9]  ; tx_freq[9]                ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 4.000        ; 0.068      ; 2.709      ;
; 1.120 ; spi_slave:spi_slave_rx2_inst|rdata[10] ; tx_freq[10]~_Duplicate_1  ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 4.000        ; -0.198     ; 2.424      ;
; 1.123 ; spi_slave:spi_slave_rx2_inst|rdata[13] ; tx_freq[13]~_Duplicate_1  ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 4.000        ; 0.071      ; 2.690      ;
; 1.133 ; spi_slave:spi_slave_rx2_inst|rdata[9]  ; rx2_freq[9]               ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 4.000        ; 0.070      ; 2.679      ;
; 1.141 ; spi_slave:spi_slave_rx2_inst|rdata[1]  ; tx_freq[1]                ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 4.000        ; 0.106      ; 2.707      ;
; 1.142 ; spi_slave:spi_slave_rx2_inst|rdata[0]  ; rx2_freq[0]               ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 4.000        ; -0.158     ; 2.442      ;
; 1.144 ; spi_slave:spi_slave_rx2_inst|rdata[9]  ; rx2_freq[9]~_Duplicate_1  ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 4.000        ; 0.067      ; 2.665      ;
; 1.151 ; spi_slave:spi_slave_rx2_inst|rdata[12] ; tx_freq[12]~_Duplicate_1  ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 4.000        ; 0.109      ; 2.700      ;
; 1.161 ; spi_slave:spi_slave_rx2_inst|rdata[0]  ; tx_freq[0]                ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 4.000        ; -0.160     ; 2.421      ;
; 1.164 ; spi_slave:spi_slave_rx2_inst|rdata[0]  ; tx_freq[0]~_Duplicate_1   ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 4.000        ; -0.157     ; 2.421      ;
; 1.191 ; spi_slave:spi_slave_rx2_inst|rdata[10] ; tx_freq[10]~_Duplicate_2  ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 4.000        ; -0.358     ; 2.442      ;
; 1.200 ; spi_slave:spi_slave_rx2_inst|rdata[11] ; rx2_freq[11]              ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 4.000        ; 0.108      ; 2.650      ;
; 1.216 ; spi_slave:spi_slave_rx2_inst|rdata[11] ; rx2_freq[11]~_Duplicate_1 ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 4.000        ; 0.105      ; 2.631      ;
; 1.223 ; spi_slave:spi_slave_rx2_inst|rdata[11] ; tx_freq[11]~_Duplicate_1  ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 4.000        ; 0.109      ; 2.628      ;
; 1.235 ; spi_slave:spi_slave_rx2_inst|rdata[15] ; tx_freq[15]~_Duplicate_2  ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 4.000        ; -0.051     ; 2.705      ;
; 1.242 ; spi_slave:spi_slave_rx2_inst|rdata[15] ; rx2_freq[15]              ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 4.000        ; 0.108      ; 2.608      ;
; 1.264 ; spi_slave:spi_slave_rx2_inst|rdata[4]  ; rx2_freq[4]               ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 4.000        ; 0.108      ; 2.586      ;
; 1.266 ; spi_slave:spi_slave_rx2_inst|rdata[4]  ; tx_freq[4]~_Duplicate_1   ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 4.000        ; 0.109      ; 2.585      ;
; 1.287 ; spi_slave:spi_slave_rx2_inst|rdata[2]  ; tx_freq[2]                ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 4.000        ; 0.106      ; 2.561      ;
; 1.291 ; spi_slave:spi_slave_rx2_inst|rdata[4]  ; rx2_freq[4]~_Duplicate_1  ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 4.000        ; 0.105      ; 2.556      ;
; 1.307 ; spi_slave:spi_slave_rx2_inst|rdata[2]  ; tx_freq[2]~_Duplicate_1   ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 4.000        ; 0.109      ; 2.544      ;
; 1.331 ; spi_slave:spi_slave_rx2_inst|rdata[13] ; tx_freq[13]               ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 4.000        ; 0.068      ; 2.479      ;
; 1.339 ; spi_slave:spi_slave_rx2_inst|rdata[4]  ; tx_freq[4]                ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 4.000        ; 0.106      ; 2.509      ;
; 1.343 ; spi_slave:spi_slave_rx2_inst|rdata[19] ; tx_freq[19]~_Duplicate_2  ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 4.000        ; -0.087     ; 2.561      ;
; 1.343 ; spi_slave:spi_slave_rx2_inst|rdata[7]  ; rx2_freq[7]~_Duplicate_1  ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 4.000        ; 0.067      ; 2.466      ;
; 1.344 ; spi_slave:spi_slave_rx2_inst|rdata[6]  ; tx_freq[6]                ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 4.000        ; 0.068      ; 2.466      ;
; 1.344 ; spi_slave:spi_slave_rx2_inst|rdata[7]  ; tx_freq[7]                ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 4.000        ; 0.068      ; 2.466      ;
; 1.367 ; spi_slave:spi_slave_rx2_inst|rdata[7]  ; tx_freq[7]~_Duplicate_1   ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 4.000        ; 0.071      ; 2.446      ;
; 1.371 ; spi_slave:spi_slave_rx2_inst|rdata[14] ; tx_freq[14]~_Duplicate_1  ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 4.000        ; -0.198     ; 2.173      ;
; 1.372 ; spi_slave:spi_slave_rx2_inst|rdata[28] ; tx_freq[28]               ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 4.000        ; -0.199     ; 2.171      ;
; 1.372 ; spi_slave:spi_slave_rx2_inst|rdata[28] ; tx_freq[28]~_Duplicate_1  ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 4.000        ; -0.197     ; 2.173      ;
; 1.373 ; spi_slave:spi_slave_rx2_inst|rdata[13] ; rx2_freq[13]~_Duplicate_1 ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 4.000        ; 0.067      ; 2.436      ;
; 1.376 ; spi_slave:spi_slave_rx2_inst|rdata[31] ; tx_freq[31]               ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 4.000        ; 0.070      ; 2.436      ;
; 1.378 ; spi_slave:spi_slave_rx2_inst|rdata[3]  ; tx_freq[3]                ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 4.000        ; -0.160     ; 2.204      ;
; 1.379 ; spi_slave:spi_slave_rx2_inst|rdata[26] ; tx_freq[26]               ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 4.000        ; 0.070      ; 2.433      ;
; 1.380 ; spi_slave:spi_slave_rx2_inst|rdata[3]  ; rx2_freq[3]               ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 4.000        ; -0.158     ; 2.204      ;
; 1.382 ; spi_slave:spi_slave_rx2_inst|rdata[5]  ; tx_freq[5]                ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 4.000        ; 0.068      ; 2.428      ;
; 1.385 ; spi_slave:spi_slave_rx2_inst|rdata[7]  ; rx2_freq[7]               ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 4.000        ; 0.070      ; 2.427      ;
; 1.393 ; spi_slave:spi_slave_rx2_inst|rdata[25] ; tx_freq[25]               ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 4.000        ; -0.199     ; 2.150      ;
; 1.395 ; spi_slave:spi_slave_rx2_inst|rdata[16] ; rx2_freq[16]              ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 4.000        ; -0.615     ; 1.732      ;
; 1.397 ; spi_slave:spi_slave_rx2_inst|rdata[5]  ; tx_freq[5]~_Duplicate_1   ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 4.000        ; 0.071      ; 2.416      ;
; 1.401 ; spi_slave:spi_slave_rx2_inst|rdata[14] ; tx_freq[14]               ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 4.000        ; -0.201     ; 2.140      ;
; 1.402 ; spi_slave:spi_slave_rx2_inst|rdata[3]  ; tx_freq[3]~_Duplicate_1   ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 4.000        ; -0.157     ; 2.183      ;
; 1.404 ; spi_slave:spi_slave_rx2_inst|rdata[15] ; tx_freq[15]               ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 4.000        ; 0.106      ; 2.444      ;
; 1.407 ; spi_slave:spi_slave_rx2_inst|rdata[6]  ; rx2_freq[6]~_Duplicate_1  ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 4.000        ; 0.067      ; 2.402      ;
; 1.408 ; spi_slave:spi_slave_rx2_inst|rdata[8]  ; tx_freq[8]                ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 4.000        ; 0.068      ; 2.402      ;
; 1.408 ; spi_slave:spi_slave_rx2_inst|rdata[14] ; rx2_freq[14]              ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 4.000        ; -0.199     ; 2.135      ;
; 1.418 ; spi_slave:spi_slave_rx2_inst|rdata[27] ; tx_freq[27]               ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 4.000        ; 0.070      ; 2.394      ;
; 1.419 ; spi_slave:spi_slave_rx2_inst|rdata[19] ; rx2_freq[19]~_Duplicate_1 ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 4.000        ; 0.075      ; 2.398      ;
; 1.420 ; spi_slave:spi_slave_rx2_inst|rdata[18] ; tx_freq[18]~_Duplicate_1  ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 4.000        ; 0.072      ; 2.394      ;
; 1.421 ; spi_slave:spi_slave_rx2_inst|rdata[8]  ; rx2_freq[8]~_Duplicate_1  ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 4.000        ; 0.067      ; 2.388      ;
; 1.422 ; spi_slave:spi_slave_rx2_inst|rdata[13] ; rx2_freq[13]              ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 4.000        ; 0.070      ; 2.390      ;
; 1.429 ; spi_slave:spi_slave_rx2_inst|rdata[21] ; tx_freq[21]               ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 4.000        ; 0.070      ; 2.383      ;
; 1.430 ; spi_slave:spi_slave_rx2_inst|rdata[8]  ; rx2_freq[8]               ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 4.000        ; 0.070      ; 2.382      ;
; 1.431 ; spi_slave:spi_slave_rx2_inst|rdata[6]  ; rx2_freq[6]               ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 4.000        ; 0.070      ; 2.381      ;
; 1.431 ; spi_slave:spi_slave_rx2_inst|rdata[10] ; tx_freq[10]               ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 4.000        ; -0.201     ; 2.110      ;
; 1.432 ; spi_slave:spi_slave_rx2_inst|rdata[3]  ; rx2_freq[3]~_Duplicate_1  ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 4.000        ; -0.161     ; 2.149      ;
; 1.433 ; spi_slave:spi_slave_rx2_inst|rdata[22] ; tx_freq[22]               ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 4.000        ; 0.070      ; 2.379      ;
; 1.435 ; spi_slave:spi_slave_rx2_inst|rdata[25] ; tx_freq[25]~_Duplicate_1  ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 4.000        ; -0.197     ; 2.110      ;
; 1.438 ; spi_slave:spi_slave_rx2_inst|rdata[30] ; tx_freq[30]               ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 4.000        ; -0.199     ; 2.105      ;
; 1.438 ; spi_slave:spi_slave_rx2_inst|rdata[0]  ; rx2_freq[0]~_Duplicate_1  ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 4.000        ; -0.161     ; 2.143      ;
; 1.438 ; spi_slave:spi_slave_rx2_inst|rdata[3]  ; tx_freq[3]~_Duplicate_2   ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 4.000        ; -0.315     ; 2.238      ;
; 1.442 ; spi_slave:spi_slave_rx2_inst|rdata[24] ; tx_freq[24]               ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 4.000        ; -0.199     ; 2.101      ;
; 1.444 ; spi_slave:spi_slave_rx2_inst|rdata[24] ; rx2_freq[24]~_Duplicate_1 ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 4.000        ; -0.194     ; 2.104      ;
; 1.445 ; spi_slave:spi_slave_rx2_inst|rdata[24] ; tx_freq[24]~_Duplicate_1  ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 4.000        ; -0.197     ; 2.100      ;
; 1.450 ; spi_slave:spi_slave_rx2_inst|rdata[19] ; tx_freq[19]               ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 4.000        ; 0.070      ; 2.362      ;
; 1.453 ; spi_slave:spi_slave_rx2_inst|rdata[1]  ; rx2_freq[1]~_Duplicate_1  ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 4.000        ; 0.105      ; 2.394      ;
; 1.455 ; spi_slave:spi_slave_rx2_inst|rdata[10] ; rx2_freq[10]              ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 4.000        ; -0.199     ; 2.088      ;
; 1.457 ; spi_slave:spi_slave_rx2_inst|rdata[18] ; tx_freq[18]               ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 4.000        ; 0.070      ; 2.355      ;
; 1.459 ; spi_slave:spi_slave_rx2_inst|rdata[20] ; rx2_freq[20]~_Duplicate_1 ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 4.000        ; 0.075      ; 2.358      ;
; 1.463 ; spi_slave:spi_slave_rx2_inst|rdata[17] ; tx_freq[17]               ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 4.000        ; 0.068      ; 2.347      ;
; 1.465 ; spi_slave:spi_slave_rx2_inst|rdata[17] ; rx2_freq[17]~_Duplicate_1 ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 4.000        ; 0.067      ; 2.344      ;
; 1.469 ; spi_slave:spi_slave_rx2_inst|rdata[31] ; rx2_freq[31]~_Duplicate_1 ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 4.000        ; 0.075      ; 2.348      ;
; 1.471 ; spi_slave:spi_slave_rx2_inst|rdata[18] ; rx2_freq[18]~_Duplicate_1 ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 4.000        ; 0.075      ; 2.346      ;
; 1.472 ; spi_slave:spi_slave_rx2_inst|rdata[29] ; tx_freq[29]               ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 4.000        ; 0.070      ; 2.340      ;
; 1.473 ; spi_slave:spi_slave_rx2_inst|rdata[23] ; rx2_freq[23]              ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 4.000        ; -0.539     ; 1.730      ;
; 1.474 ; spi_slave:spi_slave_rx2_inst|rdata[10] ; rx2_freq[10]~_Duplicate_1 ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 4.000        ; -0.202     ; 2.066      ;
; 1.475 ; spi_slave:spi_slave_rx2_inst|rdata[28] ; rx2_freq[28]~_Duplicate_1 ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 4.000        ; -0.194     ; 2.073      ;
; 1.478 ; spi_slave:spi_slave_rx2_inst|rdata[17] ; rx2_freq[17]              ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 4.000        ; 0.070      ; 2.334      ;
; 1.482 ; spi_slave:spi_slave_rx2_inst|rdata[11] ; tx_freq[11]               ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 4.000        ; 0.106      ; 2.366      ;
; 1.489 ; spi_slave:spi_slave_rx2_inst|rdata[29] ; tx_freq[29]~_Duplicate_1  ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 4.000        ; 0.072      ; 2.325      ;
; 1.490 ; spi_slave:spi_slave_rx2_inst|rdata[20] ; tx_freq[20]               ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 4.000        ; 0.070      ; 2.322      ;
; 1.496 ; spi_slave:spi_slave_rx2_inst|rdata[21] ; rx2_freq[21]~_Duplicate_1 ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 4.000        ; 0.075      ; 2.321      ;
; 1.496 ; spi_slave:spi_slave_rx2_inst|rdata[29] ; rx2_freq[29]~_Duplicate_1 ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 4.000        ; 0.075      ; 2.321      ;
; 1.507 ; spi_slave:spi_slave_rx2_inst|rdata[12] ; tx_freq[12]               ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 4.000        ; 0.106      ; 2.341      ;
; 1.523 ; spi_slave:spi_slave_rx2_inst|rdata[21] ; tx_freq[21]~_Duplicate_1  ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 4.000        ; 0.072      ; 2.291      ;
; 1.525 ; spi_slave:spi_slave_rx2_inst|rdata[1]  ; rx2_freq[1]               ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 4.000        ; 0.108      ; 2.325      ;
; 1.538 ; spi_slave:spi_slave_rx2_inst|rdata[2]  ; rx2_freq[2]~_Duplicate_1  ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 4.000        ; 0.105      ; 2.309      ;
; 1.545 ; spi_slave:spi_slave_rx2_inst|rdata[12] ; rx2_freq[12]~_Duplicate_1 ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 4.000        ; 0.105      ; 2.302      ;
; 1.548 ; spi_slave:spi_slave_rx2_inst|rdata[2]  ; rx2_freq[2]               ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 4.000        ; 0.108      ; 2.302      ;
; 1.550 ; spi_slave:spi_slave_rx2_inst|rdata[12] ; rx2_freq[12]              ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 4.000        ; 0.108      ; 2.300      ;
+-------+----------------------------------------+---------------------------+--------------+-----------------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'ad9866_clk'                                                                                                                                                                                                                                        ;
+-------+----------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------+-----------------+-------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                        ; To Node                                                      ; Launch Clock    ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+----------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------+-----------------+-------------+--------------+------------+------------+
; 1.049 ; ad9866_adio[9]                                                                                                                   ; agc_goodlvl                                                  ; virt_ad9866_clk ; ad9866_clk  ; 13.563       ; 3.796      ; 6.311      ;
; 1.115 ; ad9866_adio[11]                                                                                                                  ; agc_goodlvl                                                  ; virt_ad9866_clk ; ad9866_clk  ; 13.563       ; 3.796      ; 6.245      ;
; 1.121 ; ad9866_adio[8]                                                                                                                   ; agc_nearclip                                                 ; virt_ad9866_clk ; ad9866_clk  ; 13.563       ; 3.296      ; 5.739      ;
; 1.171 ; ad9866_adio[10]                                                                                                                  ; agc_goodlvl                                                  ; virt_ad9866_clk ; ad9866_clk  ; 13.563       ; 3.796      ; 6.189      ;
; 1.213 ; ad9866_clk                                                                                                                       ; ad9866_rxclk                                                 ; ad9866_clk      ; ad9866_clk  ; 6.782        ; 0.000      ; 4.569      ;
; 1.213 ; ad9866_clk                                                                                                                       ; ad9866_txclk                                                 ; ad9866_clk      ; ad9866_clk  ; 6.782        ; 0.000      ; 4.569      ;
; 1.337 ; ad9866_adio[11]                                                                                                                  ; agc_nearclip                                                 ; virt_ad9866_clk ; ad9866_clk  ; 13.563       ; 3.296      ; 5.523      ;
; 1.477 ; ad9866_adio[9]                                                                                                                   ; agc_nearclip                                                 ; virt_ad9866_clk ; ad9866_clk  ; 13.563       ; 3.296      ; 5.383      ;
; 1.486 ; ad9866_adio[10]                                                                                                                  ; agc_nearclip                                                 ; virt_ad9866_clk ; ad9866_clk  ; 13.563       ; 3.296      ; 5.374      ;
; 1.488 ; ad9866_adio[10]                                                                                                                  ; adcpipe[0][10]                                               ; virt_ad9866_clk ; ad9866_clk  ; 14.000       ; 3.781      ; 6.294      ;
; 1.495 ; ad9866_adio[5]                                                                                                                   ; adcpipe[1][5]                                                ; virt_ad9866_clk ; ad9866_clk  ; 14.000       ; 3.600      ; 6.106      ;
; 1.508 ; ad9866_adio[0]                                                                                                                   ; adcpipe[1][0]                                                ; virt_ad9866_clk ; ad9866_clk  ; 14.000       ; 2.852      ; 5.345      ;
; 1.544 ; ad9866_adio[11]                                                                                                                  ; adcpipe[1][11]                                               ; virt_ad9866_clk ; ad9866_clk  ; 14.000       ; 3.796      ; 6.253      ;
; 1.611 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|wrptr_g[2]                                               ; rx2_FIFOEmpty                                                ; ad9866_clk      ; ad9866_clk  ; 13.563       ; -4.068     ; 6.884      ;
; 1.702 ; ad9866_adio[7]                                                                                                                   ; adcpipe[0][7]                                                ; virt_ad9866_clk ; ad9866_clk  ; 14.000       ; 3.250      ; 5.549      ;
; 1.705 ; ad9866_adio[0]                                                                                                                   ; adcpipe[0][0]                                                ; virt_ad9866_clk ; ad9866_clk  ; 14.000       ; 2.929      ; 5.225      ;
; 1.747 ; ad9866_adio[6]                                                                                                                   ; adcpipe[1][6]                                                ; virt_ad9866_clk ; ad9866_clk  ; 14.000       ; 3.750      ; 6.004      ;
; 1.754 ; ad9866_adio[5]                                                                                                                   ; adcpipe[0][5]                                                ; virt_ad9866_clk ; ad9866_clk  ; 14.000       ; 3.240      ; 5.487      ;
; 1.839 ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|wrptr_g[9]                                                 ; rx1_FIFOEmpty                                                ; ad9866_clk      ; ad9866_clk  ; 13.563       ; -3.991     ; 6.733      ;
; 1.854 ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|wrptr_g[8]                                                 ; rx1_FIFOEmpty                                                ; ad9866_clk      ; ad9866_clk  ; 13.563       ; -3.991     ; 6.718      ;
; 1.861 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|wrptr_g[6]                                               ; rx2_FIFOEmpty                                                ; ad9866_clk      ; ad9866_clk  ; 13.563       ; -4.119     ; 6.583      ;
; 1.897 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|wrptr_g[3]                                               ; rx2_FIFOEmpty                                                ; ad9866_clk      ; ad9866_clk  ; 13.563       ; -4.068     ; 6.598      ;
; 1.928 ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|ws_dgrp_reg[8]                                             ; rx1_FIFOEmpty                                                ; ad9866_clk      ; ad9866_clk  ; 13.563       ; -4.046     ; 6.589      ;
; 1.965 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|wrptr_g[7]                                               ; rx2_FIFOEmpty                                                ; ad9866_clk      ; ad9866_clk  ; 13.563       ; -4.059     ; 6.539      ;
; 1.975 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|ws_dgrp_reg[2]                                           ; rx2_FIFOEmpty                                                ; ad9866_clk      ; ad9866_clk  ; 13.563       ; -4.094     ; 6.494      ;
; 2.018 ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|wrptr_g[0]                                                 ; rx1_FIFOEmpty                                                ; ad9866_clk      ; ad9866_clk  ; 13.563       ; -4.154     ; 6.391      ;
; 2.020 ; ad9866_adio[11]                                                                                                                  ; adcpipe[0][11]                                               ; virt_ad9866_clk ; ad9866_clk  ; 14.000       ; 2.929      ; 4.910      ;
; 2.042 ; ad9866_adio[8]                                                                                                                   ; adcpipe[1][8]                                                ; virt_ad9866_clk ; ad9866_clk  ; 14.000       ; 3.561      ; 5.520      ;
; 2.055 ; ad9866_adio[8]                                                                                                                   ; adcpipe[0][8]                                                ; virt_ad9866_clk ; ad9866_clk  ; 14.000       ; 3.240      ; 5.186      ;
; 2.077 ; spi_slave:spi_slave_rx2_inst|treg[47]                                                                                            ; spi_miso                                                     ; spi_sck         ; ad9866_clk  ; 15.000       ; -3.630     ; 8.263      ;
; 2.082 ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|wrptr_g[1]                                                 ; rx1_FIFOEmpty                                                ; ad9866_clk      ; ad9866_clk  ; 13.563       ; -4.098     ; 6.383      ;
; 2.087 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|wrptr_g[4]                                               ; rx2_FIFOEmpty                                                ; ad9866_clk      ; ad9866_clk  ; 13.563       ; -4.119     ; 6.357      ;
; 2.121 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|wrptr_g[1]                                               ; rx2_FIFOEmpty                                                ; ad9866_clk      ; ad9866_clk  ; 13.563       ; -4.068     ; 6.374      ;
; 2.142 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|ws_dgrp_reg[6]                                           ; rx2_FIFOEmpty                                                ; ad9866_clk      ; ad9866_clk  ; 13.563       ; -4.121     ; 6.300      ;
; 2.184 ; ad9866_adio[7]                                                                                                                   ; adcpipe[1][7]                                                ; virt_ad9866_clk ; ad9866_clk  ; 14.000       ; 3.606      ; 5.423      ;
; 2.198 ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|wrptr_g[3]                                                 ; rx1_FIFOEmpty                                                ; ad9866_clk      ; ad9866_clk  ; 13.563       ; -4.119     ; 6.246      ;
; 2.243 ; ad9866_adio[9]                                                                                                                   ; adcpipe[1][9]                                                ; virt_ad9866_clk ; ad9866_clk  ; 14.000       ; 3.796      ; 5.554      ;
; 2.246 ; ad9866_adio[1]                                                                                                                   ; adcpipe[0][1]                                                ; virt_ad9866_clk ; ad9866_clk  ; 14.000       ; 3.268      ; 5.023      ;
; 2.257 ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|wrptr_g[6]                                                 ; rx1_FIFOEmpty                                                ; ad9866_clk      ; ad9866_clk  ; 13.563       ; -4.158     ; 6.148      ;
; 2.259 ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|ws_dgrp_reg[0]                                             ; rx1_FIFOEmpty                                                ; ad9866_clk      ; ad9866_clk  ; 13.563       ; -4.152     ; 6.152      ;
; 2.260 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|wrptr_g[9]                                               ; rx2_FIFOEmpty                                                ; ad9866_clk      ; ad9866_clk  ; 13.563       ; -4.032     ; 6.271      ;
; 2.282 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|ws_dgrp_reg[0]                                           ; rx2_FIFOEmpty                                                ; ad9866_clk      ; ad9866_clk  ; 13.563       ; -4.146     ; 6.135      ;
; 2.284 ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|ws_dgrp_reg[9]                                             ; rx1_FIFOEmpty                                                ; ad9866_clk      ; ad9866_clk  ; 13.563       ; -3.954     ; 6.325      ;
; 2.295 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|ws_dgrp_reg[4]                                           ; rx2_FIFOEmpty                                                ; ad9866_clk      ; ad9866_clk  ; 13.563       ; -4.121     ; 6.147      ;
; 2.315 ; ad9866_adio[1]                                                                                                                   ; adcpipe[1][1]                                                ; virt_ad9866_clk ; ad9866_clk  ; 14.000       ; 3.496      ; 5.182      ;
; 2.318 ; spi_slave:spi_slave_rx_inst|treg[47]                                                                                             ; spi_miso                                                     ; spi_sck         ; ad9866_clk  ; 15.000       ; -3.457     ; 8.195      ;
; 2.321 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|rdptr_g[10]                                                ; txFIFOFull                                                   ; ad9866_clk      ; ad9866_clk  ; 13.563       ; -3.942     ; 6.300      ;
; 2.331 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|rdptr_g[11]                                                ; txFIFOFull                                                   ; ad9866_clk      ; ad9866_clk  ; 13.563       ; -3.543     ; 6.689      ;
; 2.345 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|alt_synch_pipe_uld:rs_dgwp|dffpipe_te9:dffpipe4|dffe6a[10] ; txFIFOFull                                                   ; ad9866_clk      ; ad9866_clk  ; 13.563       ; -3.874     ; 6.344      ;
; 2.355 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|rdptr_g[2]                                                 ; txFIFOFull                                                   ; ad9866_clk      ; ad9866_clk  ; 13.563       ; -3.942     ; 6.266      ;
; 2.355 ; ad9866_adio[9]                                                                                                                   ; adcpipe[0][9]                                                ; virt_ad9866_clk ; ad9866_clk  ; 14.000       ; 3.781      ; 5.427      ;
; 2.356 ; ad9866_adio[3]                                                                                                                   ; adcpipe[0][3]                                                ; virt_ad9866_clk ; ad9866_clk  ; 14.000       ; 3.240      ; 4.885      ;
; 2.361 ; ad9866_adio[3]                                                                                                                   ; adcpipe[1][3]                                                ; virt_ad9866_clk ; ad9866_clk  ; 14.000       ; 3.250      ; 4.890      ;
; 2.364 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|rdptr_g[3]                                                 ; txFIFOFull                                                   ; ad9866_clk      ; ad9866_clk  ; 13.563       ; -3.942     ; 6.257      ;
; 2.393 ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|ws_dgrp_reg[6]                                             ; rx1_FIFOEmpty                                                ; ad9866_clk      ; ad9866_clk  ; 13.563       ; -4.117     ; 6.053      ;
; 2.408 ; ad9866_adio[4]                                                                                                                   ; adcpipe[1][4]                                                ; virt_ad9866_clk ; ad9866_clk  ; 14.000       ; 3.737      ; 5.330      ;
; 2.418 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|ws_dgrp_reg[3]                                           ; rx2_FIFOEmpty                                                ; ad9866_clk      ; ad9866_clk  ; 13.563       ; -4.094     ; 6.051      ;
; 2.435 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|rdptr_g[5]                                                 ; txFIFOFull                                                   ; ad9866_clk      ; ad9866_clk  ; 13.563       ; -3.543     ; 6.585      ;
; 2.435 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|rdptr_g[4]                                                 ; txFIFOFull                                                   ; ad9866_clk      ; ad9866_clk  ; 13.563       ; -3.543     ; 6.585      ;
; 2.440 ; ad9866_adio[10]                                                                                                                  ; adcpipe[1][10]                                               ; virt_ad9866_clk ; ad9866_clk  ; 14.000       ; 3.796      ; 5.357      ;
; 2.447 ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|ws_dgrp_reg[2]                                             ; rx1_FIFOEmpty                                                ; ad9866_clk      ; ad9866_clk  ; 13.563       ; -4.108     ; 6.008      ;
; 2.461 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|wrptr_g[5]                                               ; rx2_FIFOEmpty                                                ; ad9866_clk      ; ad9866_clk  ; 13.563       ; -4.119     ; 5.983      ;
; 2.477 ; ad9866_adio[6]                                                                                                                   ; adcpipe[0][6]                                                ; virt_ad9866_clk ; ad9866_clk  ; 14.000       ; 3.718      ; 5.242      ;
; 2.489 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|alt_synch_pipe_uld:rs_dgwp|dffpipe_te9:dffpipe4|dffe6a[5]  ; txFIFOFull                                                   ; ad9866_clk      ; ad9866_clk  ; 13.563       ; -3.808     ; 6.266      ;
; 2.491 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|wrptr_g[0]                                               ; rx2_FIFOEmpty                                                ; ad9866_clk      ; ad9866_clk  ; 13.563       ; -4.068     ; 6.004      ;
; 2.509 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|alt_synch_pipe_uld:rs_dgwp|dffpipe_te9:dffpipe4|dffe6a[4]  ; txFIFOFull                                                   ; ad9866_clk      ; ad9866_clk  ; 13.563       ; -3.808     ; 6.246      ;
; 2.518 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|ws_dgrp_reg[7]                                           ; rx2_FIFOEmpty                                                ; ad9866_clk      ; ad9866_clk  ; 13.563       ; -4.121     ; 5.924      ;
; 2.524 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|ws_dgrp_reg[9]                                           ; rx2_FIFOEmpty                                                ; ad9866_clk      ; ad9866_clk  ; 13.563       ; -4.030     ; 6.009      ;
; 2.540 ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|wrptr_g[2]                                                 ; rx1_FIFOEmpty                                                ; ad9866_clk      ; ad9866_clk  ; 13.563       ; -4.119     ; 5.904      ;
; 2.552 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|rdptr_g[6]                                                 ; txFIFOFull                                                   ; ad9866_clk      ; ad9866_clk  ; 13.563       ; -3.922     ; 6.089      ;
; 2.554 ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|wrptr_g[7]                                                 ; rx1_FIFOEmpty                                                ; ad9866_clk      ; ad9866_clk  ; 13.563       ; -4.143     ; 5.866      ;
; 2.562 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|rdptr_g[7]                                                 ; txFIFOFull                                                   ; ad9866_clk      ; ad9866_clk  ; 13.563       ; -3.922     ; 6.079      ;
; 2.600 ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|wrptr_g[5]                                                 ; rx1_FIFOEmpty                                                ; ad9866_clk      ; ad9866_clk  ; 13.563       ; -4.158     ; 5.805      ;
; 2.604 ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|wrptr_g[4]                                                 ; rx1_FIFOEmpty                                                ; ad9866_clk      ; ad9866_clk  ; 13.563       ; -4.169     ; 5.790      ;
; 2.637 ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|ws_dgrp_reg[1]                                             ; rx1_FIFOEmpty                                                ; ad9866_clk      ; ad9866_clk  ; 13.563       ; -4.152     ; 5.774      ;
; 2.659 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|ws_dgrp_reg[1]                                           ; rx2_FIFOEmpty                                                ; ad9866_clk      ; ad9866_clk  ; 13.563       ; -4.146     ; 5.758      ;
; 2.662 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|rdptr_g[8]                                                 ; txFIFOFull                                                   ; ad9866_clk      ; ad9866_clk  ; 13.563       ; -3.833     ; 6.068      ;
; 2.672 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|rdptr_g[9]                                                 ; txFIFOFull                                                   ; ad9866_clk      ; ad9866_clk  ; 13.563       ; -3.833     ; 6.058      ;
; 2.722 ; ad9866_adio[4]                                                                                                                   ; adcpipe[0][4]                                                ; virt_ad9866_clk ; ad9866_clk  ; 14.000       ; 3.899      ; 5.178      ;
; 2.722 ; ad9866_adio[2]                                                                                                                   ; adcpipe[1][2]                                                ; virt_ad9866_clk ; ad9866_clk  ; 14.000       ; 3.173      ; 4.452      ;
; 2.722 ; ad9866_adio[2]                                                                                                                   ; adcpipe[0][2]                                                ; virt_ad9866_clk ; ad9866_clk  ; 14.000       ; 3.173      ; 4.452      ;
; 2.727 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|alt_synch_pipe_uld:rs_dgwp|dffpipe_te9:dffpipe4|dffe6a[3]  ; txFIFOFull                                                   ; ad9866_clk      ; ad9866_clk  ; 13.563       ; -3.901     ; 5.935      ;
; 2.732 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|ws_dgrp_reg[5]                                           ; rx2_FIFOEmpty                                                ; ad9866_clk      ; ad9866_clk  ; 13.563       ; -4.121     ; 5.710      ;
; 2.747 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|alt_synch_pipe_uld:rs_dgwp|dffpipe_te9:dffpipe4|dffe6a[2]  ; txFIFOFull                                                   ; ad9866_clk      ; ad9866_clk  ; 13.563       ; -3.901     ; 5.915      ;
; 2.825 ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|ws_dgrp_reg[3]                                             ; rx1_FIFOEmpty                                                ; ad9866_clk      ; ad9866_clk  ; 13.563       ; -4.108     ; 5.630      ;
; 2.825 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|rdptr_g[0]                                                 ; txFIFOFull                                                   ; ad9866_clk      ; ad9866_clk  ; 13.563       ; -3.543     ; 6.195      ;
; 2.848 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|wrptr_g[8]                                               ; rx2_FIFOEmpty                                                ; ad9866_clk      ; ad9866_clk  ; 13.563       ; -4.060     ; 5.655      ;
; 2.860 ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|ws_dgrp_reg[4]                                             ; rx1_FIFOEmpty                                                ; ad9866_clk      ; ad9866_clk  ; 13.563       ; -4.145     ; 5.558      ;
; 2.911 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|alt_synch_pipe_uld:rs_dgwp|dffpipe_te9:dffpipe4|dffe6a[7]  ; txFIFOFull                                                   ; ad9866_clk      ; ad9866_clk  ; 13.563       ; -3.891     ; 5.761      ;
; 2.931 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|alt_synch_pipe_uld:rs_dgwp|dffpipe_te9:dffpipe4|dffe6a[6]  ; txFIFOFull                                                   ; ad9866_clk      ; ad9866_clk  ; 13.563       ; -3.891     ; 5.741      ;
; 2.947 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|alt_synch_pipe_uld:rs_dgwp|dffpipe_te9:dffpipe4|dffe6a[11] ; txFIFOFull                                                   ; ad9866_clk      ; ad9866_clk  ; 13.563       ; -3.874     ; 5.742      ;
; 2.952 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|alt_synch_pipe_uld:rs_dgwp|dffpipe_te9:dffpipe4|dffe6a[9]  ; txFIFOFull                                                   ; ad9866_clk      ; ad9866_clk  ; 13.563       ; -3.874     ; 5.737      ;
; 2.971 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|alt_synch_pipe_uld:rs_dgwp|dffpipe_te9:dffpipe4|dffe6a[8]  ; txFIFOFull                                                   ; ad9866_clk      ; ad9866_clk  ; 13.563       ; -3.874     ; 5.718      ;
; 3.107 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|rdptr_g[1]                                                 ; txFIFOFull                                                   ; ad9866_clk      ; ad9866_clk  ; 13.563       ; -3.833     ; 5.623      ;
; 3.143 ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|ws_dgrp_reg[7]                                             ; rx1_FIFOEmpty                                                ; ad9866_clk      ; ad9866_clk  ; 13.563       ; -4.117     ; 5.303      ;
; 3.239 ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|ws_dgrp_reg[5]                                             ; rx1_FIFOEmpty                                                ; ad9866_clk      ; ad9866_clk  ; 13.563       ; -4.145     ; 5.179      ;
; 3.272 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|ws_dgrp_reg[8]                                           ; rx2_FIFOEmpty                                                ; ad9866_clk      ; ad9866_clk  ; 13.563       ; -4.030     ; 5.261      ;
; 3.387 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|alt_synch_pipe_uld:rs_dgwp|dffpipe_te9:dffpipe4|dffe6a[1]  ; txFIFOFull                                                   ; ad9866_clk      ; ad9866_clk  ; 13.563       ; -3.874     ; 5.302      ;
; 3.407 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|alt_synch_pipe_uld:rs_dgwp|dffpipe_te9:dffpipe4|dffe6a[0]  ; txFIFOFull                                                   ; ad9866_clk      ; ad9866_clk  ; 13.563       ; -3.874     ; 5.282      ;
; 4.011 ; transmitter:transmitter_inst|CicInterpM5:in2|s5[35]                                                                              ; transmitter:transmitter_inst|cpl_cordic:cordic_inst|X[0][20] ; ad9866_clk      ; ad9866_clk  ; 13.563       ; 0.238      ; 9.811      ;
+-------+----------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------+-----------------+-------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'spi_slave:spi_slave_rx_inst|done'                                                                                                      ;
+-------+---------------------------------------+---------------------------+--------------+----------------------------------+--------------+------------+------------+
; Slack ; From Node                             ; To Node                   ; Launch Clock ; Latch Clock                      ; Relationship ; Clock Skew ; Data Delay ;
+-------+---------------------------------------+---------------------------+--------------+----------------------------------+--------------+------------+------------+
; 1.100 ; spi_slave:spi_slave_rx_inst|rdata[6]  ; rx1_freq[6]               ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 4.000        ; -0.837     ; 1.805      ;
; 1.394 ; spi_slave:spi_slave_rx_inst|rdata[8]  ; rx1_freq[8]~_Duplicate_1  ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 4.000        ; -0.552     ; 1.796      ;
; 1.423 ; spi_slave:spi_slave_rx_inst|rdata[14] ; rx1_freq[14]~_Duplicate_1 ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 4.000        ; -0.552     ; 1.767      ;
; 1.434 ; spi_slave:spi_slave_rx_inst|rdata[5]  ; rx1_freq[5]               ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 4.000        ; -0.515     ; 1.793      ;
; 1.436 ; spi_slave:spi_slave_rx_inst|rdata[20] ; rx1_freq[20]~_Duplicate_1 ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 4.000        ; -0.174     ; 2.132      ;
; 1.507 ; spi_slave:spi_slave_rx_inst|rdata[40] ; rx1_speed[0]              ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 4.000        ; -0.424     ; 2.060      ;
; 1.511 ; spi_slave:spi_slave_rx_inst|rdata[23] ; rx1_freq[23]~_Duplicate_1 ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 4.000        ; -0.821     ; 1.410      ;
; 1.518 ; spi_slave:spi_slave_rx_inst|rdata[6]  ; rx1_freq[6]~_Duplicate_1  ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 4.000        ; -0.836     ; 1.388      ;
; 1.523 ; spi_slave:spi_slave_rx_inst|rdata[10] ; rx1_freq[10]              ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 4.000        ; -0.491     ; 1.728      ;
; 1.554 ; spi_slave:spi_slave_rx_inst|rdata[5]  ; rx1_freq[5]~_Duplicate_1  ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 4.000        ; -0.514     ; 1.674      ;
; 1.569 ; spi_slave:spi_slave_rx_inst|rdata[2]  ; rx1_freq[2]               ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 4.000        ; 0.156      ; 2.329      ;
; 1.574 ; spi_slave:spi_slave_rx_inst|rdata[4]  ; rx1_freq[4]~_Duplicate_1  ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 4.000        ; 0.141      ; 2.309      ;
; 1.578 ; spi_slave:spi_slave_rx_inst|rdata[17] ; rx1_freq[17]~_Duplicate_1 ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 4.000        ; 0.157      ; 2.321      ;
; 1.616 ; spi_slave:spi_slave_rx_inst|rdata[31] ; rx1_freq[31]~_Duplicate_1 ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 4.000        ; -0.190     ; 1.936      ;
; 1.621 ; spi_slave:spi_slave_rx_inst|rdata[22] ; rx1_freq[22]              ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 4.000        ; 0.159      ; 2.280      ;
; 1.632 ; spi_slave:spi_slave_rx_inst|rdata[31] ; rx1_freq[31]              ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 4.000        ; 0.143      ; 2.253      ;
; 1.680 ; spi_slave:spi_slave_rx_inst|rdata[1]  ; rx1_freq[1]               ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 4.000        ; 0.140      ; 2.202      ;
; 1.687 ; spi_slave:spi_slave_rx_inst|rdata[12] ; rx1_freq[12]~_Duplicate_1 ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 4.000        ; -0.552     ; 1.503      ;
; 1.694 ; spi_slave:spi_slave_rx_inst|rdata[19] ; rx1_freq[19]              ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 4.000        ; 0.159      ; 2.207      ;
; 1.704 ; spi_slave:spi_slave_rx_inst|rdata[29] ; rx1_freq[29]~_Duplicate_1 ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 4.000        ; -0.174     ; 1.864      ;
; 1.739 ; spi_slave:spi_slave_rx_inst|rdata[34] ; att[2]                    ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 4.000        ; -0.006     ; 2.246      ;
; 1.760 ; spi_slave:spi_slave_rx_inst|rdata[3]  ; rx1_freq[3]~_Duplicate_1  ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 4.000        ; 0.141      ; 2.123      ;
; 1.778 ; spi_slave:spi_slave_rx_inst|rdata[0]  ; rx1_freq[0]~_Duplicate_1  ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 4.000        ; -0.444     ; 1.520      ;
; 1.781 ; spi_slave:spi_slave_rx_inst|rdata[8]  ; rx1_freq[8]               ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 4.000        ; -0.553     ; 1.408      ;
; 1.796 ; spi_slave:spi_slave_rx_inst|rdata[7]  ; rx1_freq[7]               ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 4.000        ; -0.143     ; 1.803      ;
; 1.797 ; spi_slave:spi_slave_rx_inst|rdata[0]  ; rx1_freq[0]               ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 4.000        ; -0.445     ; 1.500      ;
; 1.805 ; spi_slave:spi_slave_rx_inst|rdata[23] ; rx1_freq[23]              ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 4.000        ; -0.488     ; 1.449      ;
; 1.817 ; spi_slave:spi_slave_rx_inst|rdata[11] ; rx1_freq[11]              ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 4.000        ; -0.491     ; 1.434      ;
; 1.820 ; spi_slave:spi_slave_rx_inst|rdata[3]  ; rx1_freq[3]               ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 4.000        ; 0.140      ; 2.062      ;
; 1.838 ; spi_slave:spi_slave_rx_inst|rdata[9]  ; rx1_freq[9]               ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 4.000        ; -0.491     ; 1.413      ;
; 1.843 ; spi_slave:spi_slave_rx_inst|rdata[32] ; att[0]                    ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 4.000        ; -0.305     ; 1.843      ;
; 1.845 ; spi_slave:spi_slave_rx_inst|rdata[13] ; rx1_freq[13]~_Duplicate_1 ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 4.000        ; -0.552     ; 1.345      ;
; 1.857 ; spi_slave:spi_slave_rx_inst|rdata[21] ; rx1_freq[21]~_Duplicate_1 ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 4.000        ; -0.775     ; 1.110      ;
; 1.859 ; spi_slave:spi_slave_rx_inst|rdata[16] ; rx1_freq[16]~_Duplicate_1 ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 4.000        ; 0.157      ; 2.040      ;
; 1.864 ; spi_slave:spi_slave_rx_inst|rdata[41] ; rx1_speed[1]              ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 4.000        ; -0.011     ; 2.116      ;
; 1.866 ; spi_slave:spi_slave_rx_inst|rdata[15] ; rx1_freq[15]              ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 4.000        ; 0.156      ; 2.032      ;
; 1.867 ; spi_slave:spi_slave_rx_inst|rdata[15] ; rx1_freq[15]~_Duplicate_1 ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 4.000        ; 0.157      ; 2.032      ;
; 1.869 ; spi_slave:spi_slave_rx_inst|rdata[28] ; rx1_freq[28]~_Duplicate_1 ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 4.000        ; -0.782     ; 1.091      ;
; 1.872 ; spi_slave:spi_slave_rx_inst|rdata[36] ; att[4]                    ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 4.000        ; -0.006     ; 2.113      ;
; 1.877 ; spi_slave:spi_slave_rx_inst|rdata[4]  ; rx1_freq[4]               ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 4.000        ; 0.140      ; 2.005      ;
; 1.883 ; spi_slave:spi_slave_rx_inst|rdata[1]  ; rx1_freq[1]~_Duplicate_1  ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 4.000        ; 0.141      ; 2.000      ;
; 1.889 ; spi_slave:spi_slave_rx_inst|rdata[34] ; tx_gain[2]                ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 4.000        ; -0.003     ; 2.099      ;
; 1.890 ; spi_slave:spi_slave_rx_inst|rdata[16] ; rx1_freq[16]              ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 4.000        ; 0.156      ; 2.008      ;
; 1.902 ; spi_slave:spi_slave_rx_inst|rdata[20] ; rx1_freq[20]              ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 4.000        ; 0.159      ; 1.999      ;
; 1.909 ; spi_slave:spi_slave_rx_inst|rdata[17] ; rx1_freq[17]              ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 4.000        ; 0.156      ; 1.989      ;
; 1.911 ; spi_slave:spi_slave_rx_inst|rdata[2]  ; rx1_freq[2]~_Duplicate_1  ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 4.000        ; 0.157      ; 1.988      ;
; 1.913 ; spi_slave:spi_slave_rx_inst|rdata[18] ; rx1_freq[18]~_Duplicate_1 ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 4.000        ; -0.174     ; 1.655      ;
; 1.913 ; spi_slave:spi_slave_rx_inst|rdata[37] ; tx_gain[5]                ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 4.000        ; -0.003     ; 2.075      ;
; 1.921 ; spi_slave:spi_slave_rx_inst|rdata[27] ; rx1_freq[27]~_Duplicate_1 ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 4.000        ; -0.473     ; 1.348      ;
; 1.924 ; spi_slave:spi_slave_rx_inst|rdata[24] ; rx1_freq[24]~_Duplicate_1 ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 4.000        ; -0.174     ; 1.644      ;
; 1.925 ; spi_slave:spi_slave_rx_inst|rdata[7]  ; rx1_freq[7]~_Duplicate_1  ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 4.000        ; -0.142     ; 1.675      ;
; 1.928 ; spi_slave:spi_slave_rx_inst|rdata[21] ; rx1_freq[21]              ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 4.000        ; -0.442     ; 1.372      ;
; 1.930 ; spi_slave:spi_slave_rx_inst|rdata[26] ; rx1_freq[26]~_Duplicate_1 ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 4.000        ; -0.473     ; 1.339      ;
; 1.938 ; spi_slave:spi_slave_rx_inst|rdata[19] ; rx1_freq[19]~_Duplicate_1 ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 4.000        ; -0.174     ; 1.630      ;
; 1.946 ; spi_slave:spi_slave_rx_inst|rdata[30] ; rx1_freq[30]~_Duplicate_1 ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 4.000        ; -0.473     ; 1.323      ;
; 1.948 ; spi_slave:spi_slave_rx_inst|rdata[28] ; rx1_freq[28]              ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 4.000        ; -0.449     ; 1.345      ;
; 1.949 ; spi_slave:spi_slave_rx_inst|rdata[18] ; rx1_freq[18]              ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 4.000        ; 0.159      ; 1.952      ;
; 1.957 ; spi_slave:spi_slave_rx_inst|rdata[30] ; rx1_freq[30]              ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 4.000        ; -0.140     ; 1.645      ;
; 1.962 ; spi_slave:spi_slave_rx_inst|rdata[24] ; rx1_freq[24]              ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 4.000        ; 0.159      ; 1.939      ;
; 1.968 ; spi_slave:spi_slave_rx_inst|rdata[25] ; rx1_freq[25]~_Duplicate_1 ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 4.000        ; -0.190     ; 1.584      ;
; 1.974 ; spi_slave:spi_slave_rx_inst|rdata[22] ; rx1_freq[22]~_Duplicate_1 ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 4.000        ; -0.174     ; 1.594      ;
; 1.994 ; spi_slave:spi_slave_rx_inst|rdata[25] ; rx1_freq[25]              ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 4.000        ; 0.143      ; 1.891      ;
; 1.996 ; spi_slave:spi_slave_rx_inst|rdata[29] ; rx1_freq[29]              ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 4.000        ; 0.159      ; 1.905      ;
; 2.015 ; spi_slave:spi_slave_rx_inst|rdata[38] ; randomize                 ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 4.000        ; -0.022     ; 1.954      ;
; 2.016 ; spi_slave:spi_slave_rx_inst|rdata[27] ; rx1_freq[27]              ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 4.000        ; -0.140     ; 1.586      ;
; 2.058 ; spi_slave:spi_slave_rx_inst|rdata[12] ; rx1_freq[12]              ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 4.000        ; -0.553     ; 1.131      ;
; 2.072 ; spi_slave:spi_slave_rx_inst|rdata[33] ; att[1]                    ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 4.000        ; -0.006     ; 1.913      ;
; 2.073 ; spi_slave:spi_slave_rx_inst|rdata[32] ; tx_gain[0]                ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 4.000        ; -0.302     ; 1.616      ;
; 2.079 ; spi_slave:spi_slave_rx_inst|rdata[13] ; rx1_freq[13]              ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 4.000        ; -0.553     ; 1.110      ;
; 2.081 ; spi_slave:spi_slave_rx_inst|rdata[35] ; tx_gain[3]                ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 4.000        ; -0.006     ; 1.904      ;
; 2.082 ; spi_slave:spi_slave_rx_inst|rdata[35] ; att[3]                    ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 4.000        ; -0.006     ; 1.903      ;
; 2.092 ; spi_slave:spi_slave_rx_inst|rdata[14] ; rx1_freq[14]              ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 4.000        ; -0.553     ; 1.097      ;
; 2.104 ; spi_slave:spi_slave_rx_inst|rdata[37] ; dither                    ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 4.000        ; -0.006     ; 1.881      ;
; 2.147 ; spi_slave:spi_slave_rx_inst|rdata[10] ; rx1_freq[10]~_Duplicate_1 ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 4.000        ; -0.490     ; 1.105      ;
; 2.147 ; spi_slave:spi_slave_rx_inst|rdata[33] ; tx_gain[1]                ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 4.000        ; -0.003     ; 1.841      ;
; 2.176 ; spi_slave:spi_slave_rx_inst|rdata[9]  ; rx1_freq[9]~_Duplicate_1  ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 4.000        ; -0.490     ; 1.076      ;
; 2.181 ; spi_slave:spi_slave_rx_inst|rdata[26] ; rx1_freq[26]              ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 4.000        ; -0.140     ; 1.421      ;
; 2.193 ; spi_slave:spi_slave_rx_inst|rdata[11] ; rx1_freq[11]~_Duplicate_1 ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 4.000        ; -0.490     ; 1.059      ;
; 2.324 ; spi_slave:spi_slave_rx_inst|rdata[36] ; tx_gain[4]                ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 4.000        ; -0.003     ; 1.664      ;
+-------+---------------------------------------+---------------------------+--------------+----------------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'virt_ad9866_rxclk'                                                                                                 ;
+--------+-------------------------------------------+-----------------+--------------+-------------------+--------------+------------+------------+
; Slack  ; From Node                                 ; To Node         ; Launch Clock ; Latch Clock       ; Relationship ; Clock Skew ; Data Delay ;
+--------+-------------------------------------------+-----------------+--------------+-------------------+--------------+------------+------------+
; 23.422 ; transmitter:transmitter_inst|out_data[12] ; ad9866_adio[10] ; ad9866_clk   ; virt_ad9866_rxclk ; 40.000       ; -4.502     ; 7.056      ;
; 26.097 ; transmitter:transmitter_inst|out_data[13] ; ad9866_adio[11] ; ad9866_clk   ; virt_ad9866_rxclk ; 40.000       ; -4.590     ; 4.293      ;
; 26.185 ; transmitter:transmitter_inst|out_data[9]  ; ad9866_adio[7]  ; ad9866_clk   ; virt_ad9866_rxclk ; 40.000       ; -4.533     ; 4.262      ;
; 26.198 ; transmitter:transmitter_inst|out_data[4]  ; ad9866_adio[2]  ; ad9866_clk   ; virt_ad9866_rxclk ; 40.000       ; -4.521     ; 4.261      ;
; 26.272 ; transmitter:transmitter_inst|out_data[10] ; ad9866_adio[8]  ; ad9866_clk   ; virt_ad9866_rxclk ; 40.000       ; -4.533     ; 4.175      ;
; 26.562 ; transmitter:transmitter_inst|out_data[2]  ; ad9866_adio[0]  ; ad9866_clk   ; virt_ad9866_rxclk ; 40.000       ; -4.521     ; 3.897      ;
; 26.630 ; transmitter:transmitter_inst|out_data[3]  ; ad9866_adio[1]  ; ad9866_clk   ; virt_ad9866_rxclk ; 40.000       ; -4.502     ; 3.848      ;
; 26.639 ; transmitter:transmitter_inst|out_data[8]  ; ad9866_adio[6]  ; ad9866_clk   ; virt_ad9866_rxclk ; 40.000       ; -4.514     ; 3.827      ;
; 27.002 ; transmitter:transmitter_inst|out_data[11] ; ad9866_adio[9]  ; ad9866_clk   ; virt_ad9866_rxclk ; 40.000       ; -4.537     ; 3.441      ;
; 27.002 ; transmitter:transmitter_inst|out_data[5]  ; ad9866_adio[3]  ; ad9866_clk   ; virt_ad9866_rxclk ; 40.000       ; -4.502     ; 3.476      ;
; 27.185 ; transmitter:transmitter_inst|out_data[6]  ; ad9866_adio[4]  ; ad9866_clk   ; virt_ad9866_rxclk ; 40.000       ; -4.537     ; 3.258      ;
; 27.190 ; transmitter:transmitter_inst|out_data[7]  ; ad9866_adio[5]  ; ad9866_clk   ; virt_ad9866_rxclk ; 40.000       ; -4.537     ; 3.253      ;
+--------+-------------------------------------------+-----------------+--------------+-------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'clk_10mhz'                                                                                                                                               ;
+--------+----------------------------------------------------+----------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                          ; To Node                                            ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+----------------------------------------------------+----------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 94.753 ; ad9866:ad9866_inst|dut1_pc[3]                      ; ad9866:ad9866_inst|dut2_data[11]                   ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.074     ; 5.174      ;
; 94.768 ; ad9866:ad9866_inst|dut1_pc[3]                      ; ad9866:ad9866_inst|dut2_data[15]                   ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.075     ; 5.158      ;
; 94.768 ; ad9866:ad9866_inst|dut1_pc[3]                      ; ad9866:ad9866_inst|dut2_data[14]                   ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.075     ; 5.158      ;
; 94.768 ; ad9866:ad9866_inst|dut1_pc[3]                      ; ad9866:ad9866_inst|dut2_data[13]                   ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.075     ; 5.158      ;
; 94.768 ; ad9866:ad9866_inst|dut1_pc[3]                      ; ad9866:ad9866_inst|dut2_data[12]                   ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.075     ; 5.158      ;
; 94.768 ; ad9866:ad9866_inst|dut1_pc[3]                      ; ad9866:ad9866_inst|dut2_data[10]                   ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.075     ; 5.158      ;
; 94.768 ; ad9866:ad9866_inst|dut1_pc[3]                      ; ad9866:ad9866_inst|dut2_data[9]                    ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.075     ; 5.158      ;
; 94.768 ; ad9866:ad9866_inst|dut1_pc[3]                      ; ad9866:ad9866_inst|dut2_data[8]                    ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.075     ; 5.158      ;
; 94.768 ; ad9866:ad9866_inst|dut1_pc[3]                      ; ad9866:ad9866_inst|dut2_data[7]                    ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.075     ; 5.158      ;
; 94.768 ; ad9866:ad9866_inst|dut1_pc[3]                      ; ad9866:ad9866_inst|dut2_data[6]                    ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.075     ; 5.158      ;
; 94.857 ; reset_handler:reset_handler_inst|reset_counter[15] ; reset_handler:reset_handler_inst|reset_counter[11] ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.077     ; 5.067      ;
; 94.857 ; reset_handler:reset_handler_inst|reset_counter[15] ; reset_handler:reset_handler_inst|reset_counter[10] ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.077     ; 5.067      ;
; 94.857 ; reset_handler:reset_handler_inst|reset_counter[15] ; reset_handler:reset_handler_inst|reset_counter[1]  ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.077     ; 5.067      ;
; 94.857 ; reset_handler:reset_handler_inst|reset_counter[15] ; reset_handler:reset_handler_inst|reset_counter[2]  ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.077     ; 5.067      ;
; 94.857 ; reset_handler:reset_handler_inst|reset_counter[15] ; reset_handler:reset_handler_inst|reset_counter[3]  ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.077     ; 5.067      ;
; 94.857 ; reset_handler:reset_handler_inst|reset_counter[15] ; reset_handler:reset_handler_inst|reset_counter[4]  ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.077     ; 5.067      ;
; 94.857 ; reset_handler:reset_handler_inst|reset_counter[15] ; reset_handler:reset_handler_inst|reset_counter[5]  ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.077     ; 5.067      ;
; 94.857 ; reset_handler:reset_handler_inst|reset_counter[15] ; reset_handler:reset_handler_inst|reset_counter[6]  ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.077     ; 5.067      ;
; 94.857 ; reset_handler:reset_handler_inst|reset_counter[15] ; reset_handler:reset_handler_inst|reset_counter[7]  ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.077     ; 5.067      ;
; 94.857 ; reset_handler:reset_handler_inst|reset_counter[15] ; reset_handler:reset_handler_inst|reset_counter[8]  ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.077     ; 5.067      ;
; 94.857 ; reset_handler:reset_handler_inst|reset_counter[15] ; reset_handler:reset_handler_inst|reset_counter[9]  ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.077     ; 5.067      ;
; 94.858 ; reset_handler:reset_handler_inst|reset_counter[12] ; reset_handler:reset_handler_inst|reset_counter[11] ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.077     ; 5.066      ;
; 94.858 ; reset_handler:reset_handler_inst|reset_counter[12] ; reset_handler:reset_handler_inst|reset_counter[10] ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.077     ; 5.066      ;
; 94.858 ; reset_handler:reset_handler_inst|reset_counter[12] ; reset_handler:reset_handler_inst|reset_counter[1]  ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.077     ; 5.066      ;
; 94.858 ; reset_handler:reset_handler_inst|reset_counter[12] ; reset_handler:reset_handler_inst|reset_counter[2]  ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.077     ; 5.066      ;
; 94.858 ; reset_handler:reset_handler_inst|reset_counter[12] ; reset_handler:reset_handler_inst|reset_counter[3]  ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.077     ; 5.066      ;
; 94.858 ; reset_handler:reset_handler_inst|reset_counter[12] ; reset_handler:reset_handler_inst|reset_counter[4]  ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.077     ; 5.066      ;
; 94.858 ; reset_handler:reset_handler_inst|reset_counter[12] ; reset_handler:reset_handler_inst|reset_counter[5]  ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.077     ; 5.066      ;
; 94.858 ; reset_handler:reset_handler_inst|reset_counter[12] ; reset_handler:reset_handler_inst|reset_counter[6]  ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.077     ; 5.066      ;
; 94.858 ; reset_handler:reset_handler_inst|reset_counter[12] ; reset_handler:reset_handler_inst|reset_counter[7]  ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.077     ; 5.066      ;
; 94.858 ; reset_handler:reset_handler_inst|reset_counter[12] ; reset_handler:reset_handler_inst|reset_counter[8]  ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.077     ; 5.066      ;
; 94.858 ; reset_handler:reset_handler_inst|reset_counter[12] ; reset_handler:reset_handler_inst|reset_counter[9]  ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.077     ; 5.066      ;
; 94.867 ; ad9866:ad9866_inst|dut1_pc[4]                      ; ad9866:ad9866_inst|dut2_data[3]                    ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.076     ; 5.058      ;
; 94.921 ; ad9866:ad9866_inst|dut1_pc[5]                      ; ad9866:ad9866_inst|dut2_data[11]                   ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.074     ; 5.006      ;
; 94.927 ; ad9866:ad9866_inst|dut1_pc[4]                      ; ad9866:ad9866_inst|dut2_data[11]                   ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.074     ; 5.000      ;
; 94.936 ; ad9866:ad9866_inst|dut1_pc[5]                      ; ad9866:ad9866_inst|dut2_data[15]                   ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.075     ; 4.990      ;
; 94.936 ; ad9866:ad9866_inst|dut1_pc[5]                      ; ad9866:ad9866_inst|dut2_data[14]                   ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.075     ; 4.990      ;
; 94.936 ; ad9866:ad9866_inst|dut1_pc[5]                      ; ad9866:ad9866_inst|dut2_data[13]                   ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.075     ; 4.990      ;
; 94.936 ; ad9866:ad9866_inst|dut1_pc[5]                      ; ad9866:ad9866_inst|dut2_data[12]                   ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.075     ; 4.990      ;
; 94.936 ; ad9866:ad9866_inst|dut1_pc[5]                      ; ad9866:ad9866_inst|dut2_data[10]                   ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.075     ; 4.990      ;
; 94.936 ; ad9866:ad9866_inst|dut1_pc[5]                      ; ad9866:ad9866_inst|dut2_data[9]                    ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.075     ; 4.990      ;
; 94.936 ; ad9866:ad9866_inst|dut1_pc[5]                      ; ad9866:ad9866_inst|dut2_data[8]                    ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.075     ; 4.990      ;
; 94.936 ; ad9866:ad9866_inst|dut1_pc[5]                      ; ad9866:ad9866_inst|dut2_data[7]                    ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.075     ; 4.990      ;
; 94.936 ; ad9866:ad9866_inst|dut1_pc[5]                      ; ad9866:ad9866_inst|dut2_data[6]                    ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.075     ; 4.990      ;
; 94.942 ; ad9866:ad9866_inst|dut1_pc[4]                      ; ad9866:ad9866_inst|dut2_data[15]                   ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.075     ; 4.984      ;
; 94.942 ; ad9866:ad9866_inst|dut1_pc[4]                      ; ad9866:ad9866_inst|dut2_data[14]                   ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.075     ; 4.984      ;
; 94.942 ; ad9866:ad9866_inst|dut1_pc[4]                      ; ad9866:ad9866_inst|dut2_data[13]                   ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.075     ; 4.984      ;
; 94.942 ; ad9866:ad9866_inst|dut1_pc[4]                      ; ad9866:ad9866_inst|dut2_data[12]                   ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.075     ; 4.984      ;
; 94.942 ; ad9866:ad9866_inst|dut1_pc[4]                      ; ad9866:ad9866_inst|dut2_data[10]                   ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.075     ; 4.984      ;
; 94.942 ; ad9866:ad9866_inst|dut1_pc[4]                      ; ad9866:ad9866_inst|dut2_data[9]                    ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.075     ; 4.984      ;
; 94.942 ; ad9866:ad9866_inst|dut1_pc[4]                      ; ad9866:ad9866_inst|dut2_data[8]                    ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.075     ; 4.984      ;
; 94.942 ; ad9866:ad9866_inst|dut1_pc[4]                      ; ad9866:ad9866_inst|dut2_data[7]                    ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.075     ; 4.984      ;
; 94.942 ; ad9866:ad9866_inst|dut1_pc[4]                      ; ad9866:ad9866_inst|dut2_data[6]                    ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.075     ; 4.984      ;
; 94.991 ; ad9866:ad9866_inst|dut1_pc[2]                      ; ad9866:ad9866_inst|dut2_data[11]                   ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.074     ; 4.936      ;
; 95.006 ; ad9866:ad9866_inst|dut1_pc[2]                      ; ad9866:ad9866_inst|dut2_data[15]                   ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.075     ; 4.920      ;
; 95.006 ; ad9866:ad9866_inst|dut1_pc[2]                      ; ad9866:ad9866_inst|dut2_data[14]                   ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.075     ; 4.920      ;
; 95.006 ; ad9866:ad9866_inst|dut1_pc[2]                      ; ad9866:ad9866_inst|dut2_data[13]                   ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.075     ; 4.920      ;
; 95.006 ; ad9866:ad9866_inst|dut1_pc[2]                      ; ad9866:ad9866_inst|dut2_data[12]                   ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.075     ; 4.920      ;
; 95.006 ; ad9866:ad9866_inst|dut1_pc[2]                      ; ad9866:ad9866_inst|dut2_data[10]                   ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.075     ; 4.920      ;
; 95.006 ; ad9866:ad9866_inst|dut1_pc[2]                      ; ad9866:ad9866_inst|dut2_data[9]                    ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.075     ; 4.920      ;
; 95.006 ; ad9866:ad9866_inst|dut1_pc[2]                      ; ad9866:ad9866_inst|dut2_data[8]                    ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.075     ; 4.920      ;
; 95.006 ; ad9866:ad9866_inst|dut1_pc[2]                      ; ad9866:ad9866_inst|dut2_data[7]                    ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.075     ; 4.920      ;
; 95.006 ; ad9866:ad9866_inst|dut1_pc[2]                      ; ad9866:ad9866_inst|dut2_data[6]                    ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.075     ; 4.920      ;
; 95.032 ; ad9866:ad9866_inst|dut1_pc[5]                      ; ad9866:ad9866_inst|dut2_data[3]                    ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.076     ; 4.893      ;
; 95.044 ; reset_handler:reset_handler_inst|reset_counter[14] ; reset_handler:reset_handler_inst|reset_counter[11] ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.077     ; 4.880      ;
; 95.044 ; reset_handler:reset_handler_inst|reset_counter[14] ; reset_handler:reset_handler_inst|reset_counter[10] ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.077     ; 4.880      ;
; 95.044 ; reset_handler:reset_handler_inst|reset_counter[14] ; reset_handler:reset_handler_inst|reset_counter[1]  ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.077     ; 4.880      ;
; 95.044 ; reset_handler:reset_handler_inst|reset_counter[14] ; reset_handler:reset_handler_inst|reset_counter[2]  ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.077     ; 4.880      ;
; 95.044 ; reset_handler:reset_handler_inst|reset_counter[14] ; reset_handler:reset_handler_inst|reset_counter[3]  ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.077     ; 4.880      ;
; 95.044 ; reset_handler:reset_handler_inst|reset_counter[14] ; reset_handler:reset_handler_inst|reset_counter[4]  ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.077     ; 4.880      ;
; 95.044 ; reset_handler:reset_handler_inst|reset_counter[14] ; reset_handler:reset_handler_inst|reset_counter[5]  ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.077     ; 4.880      ;
; 95.044 ; reset_handler:reset_handler_inst|reset_counter[14] ; reset_handler:reset_handler_inst|reset_counter[6]  ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.077     ; 4.880      ;
; 95.044 ; reset_handler:reset_handler_inst|reset_counter[14] ; reset_handler:reset_handler_inst|reset_counter[7]  ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.077     ; 4.880      ;
; 95.044 ; reset_handler:reset_handler_inst|reset_counter[14] ; reset_handler:reset_handler_inst|reset_counter[8]  ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.077     ; 4.880      ;
; 95.044 ; reset_handler:reset_handler_inst|reset_counter[14] ; reset_handler:reset_handler_inst|reset_counter[9]  ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.077     ; 4.880      ;
; 95.079 ; ad9866:ad9866_inst|dut1_pc[1]                      ; ad9866:ad9866_inst|dut2_data[11]                   ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.074     ; 4.848      ;
; 95.094 ; ad9866:ad9866_inst|dut1_pc[1]                      ; ad9866:ad9866_inst|dut2_data[15]                   ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.075     ; 4.832      ;
; 95.094 ; ad9866:ad9866_inst|dut1_pc[1]                      ; ad9866:ad9866_inst|dut2_data[14]                   ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.075     ; 4.832      ;
; 95.094 ; ad9866:ad9866_inst|dut1_pc[1]                      ; ad9866:ad9866_inst|dut2_data[13]                   ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.075     ; 4.832      ;
; 95.094 ; ad9866:ad9866_inst|dut1_pc[1]                      ; ad9866:ad9866_inst|dut2_data[12]                   ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.075     ; 4.832      ;
; 95.094 ; ad9866:ad9866_inst|dut1_pc[1]                      ; ad9866:ad9866_inst|dut2_data[10]                   ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.075     ; 4.832      ;
; 95.094 ; ad9866:ad9866_inst|dut1_pc[1]                      ; ad9866:ad9866_inst|dut2_data[9]                    ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.075     ; 4.832      ;
; 95.094 ; ad9866:ad9866_inst|dut1_pc[1]                      ; ad9866:ad9866_inst|dut2_data[8]                    ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.075     ; 4.832      ;
; 95.094 ; ad9866:ad9866_inst|dut1_pc[1]                      ; ad9866:ad9866_inst|dut2_data[7]                    ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.075     ; 4.832      ;
; 95.094 ; ad9866:ad9866_inst|dut1_pc[1]                      ; ad9866:ad9866_inst|dut2_data[6]                    ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.075     ; 4.832      ;
; 95.166 ; prev_gain[2]                                       ; ad9866:ad9866_inst|dut2_data[11]                   ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.078     ; 4.757      ;
; 95.173 ; ad9866:ad9866_inst|dut1_pc[3]                      ; ad9866:ad9866_inst|dut2_data[3]                    ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.076     ; 4.752      ;
; 95.191 ; prev_gain[2]                                       ; ad9866:ad9866_inst|dut2_data[15]                   ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.079     ; 4.731      ;
; 95.191 ; prev_gain[2]                                       ; ad9866:ad9866_inst|dut2_data[14]                   ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.079     ; 4.731      ;
; 95.191 ; prev_gain[2]                                       ; ad9866:ad9866_inst|dut2_data[13]                   ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.079     ; 4.731      ;
; 95.191 ; prev_gain[2]                                       ; ad9866:ad9866_inst|dut2_data[12]                   ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.079     ; 4.731      ;
; 95.191 ; prev_gain[2]                                       ; ad9866:ad9866_inst|dut2_data[10]                   ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.079     ; 4.731      ;
; 95.191 ; prev_gain[2]                                       ; ad9866:ad9866_inst|dut2_data[9]                    ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.079     ; 4.731      ;
; 95.191 ; prev_gain[2]                                       ; ad9866:ad9866_inst|dut2_data[8]                    ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.079     ; 4.731      ;
; 95.191 ; prev_gain[2]                                       ; ad9866:ad9866_inst|dut2_data[7]                    ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.079     ; 4.731      ;
; 95.191 ; prev_gain[2]                                       ; ad9866:ad9866_inst|dut2_data[6]                    ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.079     ; 4.731      ;
; 95.192 ; reset_handler:reset_handler_inst|reset_counter[13] ; reset_handler:reset_handler_inst|reset_counter[11] ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.077     ; 4.732      ;
; 95.192 ; reset_handler:reset_handler_inst|reset_counter[13] ; reset_handler:reset_handler_inst|reset_counter[10] ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.077     ; 4.732      ;
; 95.192 ; reset_handler:reset_handler_inst|reset_counter[13] ; reset_handler:reset_handler_inst|reset_counter[1]  ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.077     ; 4.732      ;
; 95.192 ; reset_handler:reset_handler_inst|reset_counter[13] ; reset_handler:reset_handler_inst|reset_counter[2]  ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.077     ; 4.732      ;
+--------+----------------------------------------------------+----------------------------------------------------+--------------+-------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'spi_ce1'                                                                                                                                                                                                                                                                                                                 ;
+----------+-----------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack    ; From Node                                                                                                                         ; To Node                                                                                                                           ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+----------+-----------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 2494.400 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|parity2                       ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter1a8                    ; spi_ce1      ; spi_ce1     ; 2500.000     ; -0.113     ; 5.488      ;
; 2494.500 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter1a0                    ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter1a8                    ; spi_ce1      ; spi_ce1     ; 2500.000     ; -0.113     ; 5.388      ;
; 2494.754 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter1a1                    ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter1a8                    ; spi_ce1      ; spi_ce1     ; 2500.000     ; -0.113     ; 5.134      ;
; 2494.969 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|parity2                       ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter1a6                    ; spi_ce1      ; spi_ce1     ; 2500.000     ; -0.113     ; 4.919      ;
; 2495.069 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter1a0                    ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter1a6                    ; spi_ce1      ; spi_ce1     ; 2500.000     ; -0.113     ; 4.819      ;
; 2495.239 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|parity2                       ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter1a9                    ; spi_ce1      ; spi_ce1     ; 2500.000     ; -0.112     ; 4.650      ;
; 2495.323 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter1a1                    ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter1a6                    ; spi_ce1      ; spi_ce1     ; 2500.000     ; -0.113     ; 4.565      ;
; 2495.339 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter1a0                    ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter1a9                    ; spi_ce1      ; spi_ce1     ; 2500.000     ; -0.112     ; 4.550      ;
; 2495.379 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter1a4                    ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter1a8                    ; spi_ce1      ; spi_ce1     ; 2500.000     ; -0.113     ; 4.509      ;
; 2495.408 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter1a3                    ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter1a8                    ; spi_ce1      ; spi_ce1     ; 2500.000     ; -0.113     ; 4.480      ;
; 2495.540 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|parity2                       ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter1a7                    ; spi_ce1      ; spi_ce1     ; 2500.000     ; -0.113     ; 4.348      ;
; 2495.593 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter1a1                    ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter1a9                    ; spi_ce1      ; spi_ce1     ; 2500.000     ; -0.112     ; 4.296      ;
; 2495.640 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter1a0                    ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter1a7                    ; spi_ce1      ; spi_ce1     ; 2500.000     ; -0.113     ; 4.248      ;
; 2495.722 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter1a2                    ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter1a8                    ; spi_ce1      ; spi_ce1     ; 2500.000     ; -0.113     ; 4.166      ;
; 2495.894 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter1a1                    ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter1a7                    ; spi_ce1      ; spi_ce1     ; 2500.000     ; -0.113     ; 3.994      ;
; 2495.948 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter1a4                    ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter1a6                    ; spi_ce1      ; spi_ce1     ; 2500.000     ; -0.113     ; 3.940      ;
; 2495.977 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter1a3                    ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter1a6                    ; spi_ce1      ; spi_ce1     ; 2500.000     ; -0.113     ; 3.911      ;
; 2496.008 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter1a8                    ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|altsyncram_vi31:fifo_ram|ram_block7a12~portb_address_reg0 ; spi_ce1      ; spi_ce1     ; 2500.000     ; 0.297      ; 4.337      ;
; 2496.075 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter1a5                    ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter1a8                    ; spi_ce1      ; spi_ce1     ; 2500.000     ; -0.113     ; 3.813      ;
; 2496.218 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter1a4                    ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter1a9                    ; spi_ce1      ; spi_ce1     ; 2500.000     ; -0.112     ; 3.671      ;
; 2496.247 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter1a3                    ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter1a9                    ; spi_ce1      ; spi_ce1     ; 2500.000     ; -0.112     ; 3.642      ;
; 2496.291 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter1a2                    ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter1a6                    ; spi_ce1      ; spi_ce1     ; 2500.000     ; -0.113     ; 3.597      ;
; 2496.380 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter1a9                    ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|altsyncram_vi31:fifo_ram|ram_block7a12~portb_address_reg0 ; spi_ce1      ; spi_ce1     ; 2500.000     ; 0.296      ; 3.964      ;
; 2496.381 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|altsyncram_vi31:fifo_ram|ram_block7a30~portb_address_reg0 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|altsyncram_vi31:fifo_ram|q_b[47]                          ; spi_ce1      ; spi_ce1     ; 2500.000     ; -0.059     ; 3.476      ;
; 2496.381 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|altsyncram_vi31:fifo_ram|ram_block7a30~portb_address_reg0 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|altsyncram_vi31:fifo_ram|q_b[46]                          ; spi_ce1      ; spi_ce1     ; 2500.000     ; -0.059     ; 3.476      ;
; 2496.381 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|altsyncram_vi31:fifo_ram|ram_block7a30~portb_address_reg0 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|altsyncram_vi31:fifo_ram|q_b[45]                          ; spi_ce1      ; spi_ce1     ; 2500.000     ; -0.059     ; 3.476      ;
; 2496.381 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|altsyncram_vi31:fifo_ram|ram_block7a30~portb_address_reg0 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|altsyncram_vi31:fifo_ram|q_b[44]                          ; spi_ce1      ; spi_ce1     ; 2500.000     ; -0.059     ; 3.476      ;
; 2496.381 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|altsyncram_vi31:fifo_ram|ram_block7a30~portb_address_reg0 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|altsyncram_vi31:fifo_ram|q_b[43]                          ; spi_ce1      ; spi_ce1     ; 2500.000     ; -0.059     ; 3.476      ;
; 2496.381 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|altsyncram_vi31:fifo_ram|ram_block7a30~portb_address_reg0 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|altsyncram_vi31:fifo_ram|q_b[42]                          ; spi_ce1      ; spi_ce1     ; 2500.000     ; -0.059     ; 3.476      ;
; 2496.381 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|altsyncram_vi31:fifo_ram|ram_block7a30~portb_address_reg0 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|altsyncram_vi31:fifo_ram|q_b[41]                          ; spi_ce1      ; spi_ce1     ; 2500.000     ; -0.059     ; 3.476      ;
; 2496.381 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|altsyncram_vi31:fifo_ram|ram_block7a30~portb_address_reg0 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|altsyncram_vi31:fifo_ram|q_b[40]                          ; spi_ce1      ; spi_ce1     ; 2500.000     ; -0.059     ; 3.476      ;
; 2496.381 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|altsyncram_vi31:fifo_ram|ram_block7a30~portb_address_reg0 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|altsyncram_vi31:fifo_ram|q_b[39]                          ; spi_ce1      ; spi_ce1     ; 2500.000     ; -0.059     ; 3.476      ;
; 2496.381 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|altsyncram_vi31:fifo_ram|ram_block7a30~portb_address_reg0 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|altsyncram_vi31:fifo_ram|q_b[38]                          ; spi_ce1      ; spi_ce1     ; 2500.000     ; -0.059     ; 3.476      ;
; 2496.381 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|altsyncram_vi31:fifo_ram|ram_block7a30~portb_address_reg0 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|altsyncram_vi31:fifo_ram|q_b[37]                          ; spi_ce1      ; spi_ce1     ; 2500.000     ; -0.059     ; 3.476      ;
; 2496.381 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|altsyncram_vi31:fifo_ram|ram_block7a30~portb_address_reg0 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|altsyncram_vi31:fifo_ram|q_b[36]                          ; spi_ce1      ; spi_ce1     ; 2500.000     ; -0.059     ; 3.476      ;
; 2496.381 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|altsyncram_vi31:fifo_ram|ram_block7a30~portb_address_reg0 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|altsyncram_vi31:fifo_ram|q_b[35]                          ; spi_ce1      ; spi_ce1     ; 2500.000     ; -0.059     ; 3.476      ;
; 2496.381 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|altsyncram_vi31:fifo_ram|ram_block7a30~portb_address_reg0 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|altsyncram_vi31:fifo_ram|q_b[34]                          ; spi_ce1      ; spi_ce1     ; 2500.000     ; -0.059     ; 3.476      ;
; 2496.381 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|altsyncram_vi31:fifo_ram|ram_block7a30~portb_address_reg0 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|altsyncram_vi31:fifo_ram|q_b[33]                          ; spi_ce1      ; spi_ce1     ; 2500.000     ; -0.059     ; 3.476      ;
; 2496.381 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|altsyncram_vi31:fifo_ram|ram_block7a30~portb_address_reg0 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|altsyncram_vi31:fifo_ram|q_b[32]                          ; spi_ce1      ; spi_ce1     ; 2500.000     ; -0.059     ; 3.476      ;
; 2496.381 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|altsyncram_vi31:fifo_ram|ram_block7a30~portb_address_reg0 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|altsyncram_vi31:fifo_ram|q_b[31]                          ; spi_ce1      ; spi_ce1     ; 2500.000     ; -0.059     ; 3.476      ;
; 2496.381 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|altsyncram_vi31:fifo_ram|ram_block7a30~portb_address_reg0 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|altsyncram_vi31:fifo_ram|q_b[30]                          ; spi_ce1      ; spi_ce1     ; 2500.000     ; -0.059     ; 3.476      ;
; 2496.381 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|altsyncram_vi31:fifo_ram|ram_block7a12~portb_address_reg0 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|altsyncram_vi31:fifo_ram|q_b[29]                          ; spi_ce1      ; spi_ce1     ; 2500.000     ; -0.059     ; 3.476      ;
; 2496.381 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|altsyncram_vi31:fifo_ram|ram_block7a12~portb_address_reg0 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|altsyncram_vi31:fifo_ram|q_b[28]                          ; spi_ce1      ; spi_ce1     ; 2500.000     ; -0.059     ; 3.476      ;
; 2496.381 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|altsyncram_vi31:fifo_ram|ram_block7a12~portb_address_reg0 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|altsyncram_vi31:fifo_ram|q_b[27]                          ; spi_ce1      ; spi_ce1     ; 2500.000     ; -0.059     ; 3.476      ;
; 2496.381 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|altsyncram_vi31:fifo_ram|ram_block7a12~portb_address_reg0 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|altsyncram_vi31:fifo_ram|q_b[26]                          ; spi_ce1      ; spi_ce1     ; 2500.000     ; -0.059     ; 3.476      ;
; 2496.381 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|altsyncram_vi31:fifo_ram|ram_block7a12~portb_address_reg0 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|altsyncram_vi31:fifo_ram|q_b[25]                          ; spi_ce1      ; spi_ce1     ; 2500.000     ; -0.059     ; 3.476      ;
; 2496.381 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|altsyncram_vi31:fifo_ram|ram_block7a12~portb_address_reg0 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|altsyncram_vi31:fifo_ram|q_b[24]                          ; spi_ce1      ; spi_ce1     ; 2500.000     ; -0.059     ; 3.476      ;
; 2496.381 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|altsyncram_vi31:fifo_ram|ram_block7a12~portb_address_reg0 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|altsyncram_vi31:fifo_ram|q_b[23]                          ; spi_ce1      ; spi_ce1     ; 2500.000     ; -0.059     ; 3.476      ;
; 2496.381 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|altsyncram_vi31:fifo_ram|ram_block7a12~portb_address_reg0 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|altsyncram_vi31:fifo_ram|q_b[22]                          ; spi_ce1      ; spi_ce1     ; 2500.000     ; -0.059     ; 3.476      ;
; 2496.381 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|altsyncram_vi31:fifo_ram|ram_block7a12~portb_address_reg0 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|altsyncram_vi31:fifo_ram|q_b[21]                          ; spi_ce1      ; spi_ce1     ; 2500.000     ; -0.059     ; 3.476      ;
; 2496.381 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|altsyncram_vi31:fifo_ram|ram_block7a12~portb_address_reg0 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|altsyncram_vi31:fifo_ram|q_b[20]                          ; spi_ce1      ; spi_ce1     ; 2500.000     ; -0.059     ; 3.476      ;
; 2496.381 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|altsyncram_vi31:fifo_ram|ram_block7a12~portb_address_reg0 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|altsyncram_vi31:fifo_ram|q_b[19]                          ; spi_ce1      ; spi_ce1     ; 2500.000     ; -0.059     ; 3.476      ;
; 2496.381 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|altsyncram_vi31:fifo_ram|ram_block7a12~portb_address_reg0 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|altsyncram_vi31:fifo_ram|q_b[18]                          ; spi_ce1      ; spi_ce1     ; 2500.000     ; -0.059     ; 3.476      ;
; 2496.381 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|altsyncram_vi31:fifo_ram|ram_block7a12~portb_address_reg0 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|altsyncram_vi31:fifo_ram|q_b[17]                          ; spi_ce1      ; spi_ce1     ; 2500.000     ; -0.059     ; 3.476      ;
; 2496.381 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|altsyncram_vi31:fifo_ram|ram_block7a12~portb_address_reg0 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|altsyncram_vi31:fifo_ram|q_b[16]                          ; spi_ce1      ; spi_ce1     ; 2500.000     ; -0.059     ; 3.476      ;
; 2496.381 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|altsyncram_vi31:fifo_ram|ram_block7a12~portb_address_reg0 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|altsyncram_vi31:fifo_ram|q_b[15]                          ; spi_ce1      ; spi_ce1     ; 2500.000     ; -0.059     ; 3.476      ;
; 2496.381 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|altsyncram_vi31:fifo_ram|ram_block7a12~portb_address_reg0 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|altsyncram_vi31:fifo_ram|q_b[14]                          ; spi_ce1      ; spi_ce1     ; 2500.000     ; -0.059     ; 3.476      ;
; 2496.381 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|altsyncram_vi31:fifo_ram|ram_block7a12~portb_address_reg0 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|altsyncram_vi31:fifo_ram|q_b[13]                          ; spi_ce1      ; spi_ce1     ; 2500.000     ; -0.059     ; 3.476      ;
; 2496.381 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|altsyncram_vi31:fifo_ram|ram_block7a12~portb_address_reg0 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|altsyncram_vi31:fifo_ram|q_b[12]                          ; spi_ce1      ; spi_ce1     ; 2500.000     ; -0.059     ; 3.476      ;
; 2496.381 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|altsyncram_vi31:fifo_ram|ram_block7a0~portb_address_reg0  ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|altsyncram_vi31:fifo_ram|q_b[11]                          ; spi_ce1      ; spi_ce1     ; 2500.000     ; -0.059     ; 3.476      ;
; 2496.381 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|altsyncram_vi31:fifo_ram|ram_block7a0~portb_address_reg0  ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|altsyncram_vi31:fifo_ram|q_b[10]                          ; spi_ce1      ; spi_ce1     ; 2500.000     ; -0.059     ; 3.476      ;
; 2496.381 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|altsyncram_vi31:fifo_ram|ram_block7a0~portb_address_reg0  ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|altsyncram_vi31:fifo_ram|q_b[9]                           ; spi_ce1      ; spi_ce1     ; 2500.000     ; -0.059     ; 3.476      ;
; 2496.381 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|altsyncram_vi31:fifo_ram|ram_block7a0~portb_address_reg0  ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|altsyncram_vi31:fifo_ram|q_b[8]                           ; spi_ce1      ; spi_ce1     ; 2500.000     ; -0.059     ; 3.476      ;
; 2496.381 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|altsyncram_vi31:fifo_ram|ram_block7a0~portb_address_reg0  ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|altsyncram_vi31:fifo_ram|q_b[7]                           ; spi_ce1      ; spi_ce1     ; 2500.000     ; -0.059     ; 3.476      ;
; 2496.381 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|altsyncram_vi31:fifo_ram|ram_block7a0~portb_address_reg0  ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|altsyncram_vi31:fifo_ram|q_b[6]                           ; spi_ce1      ; spi_ce1     ; 2500.000     ; -0.059     ; 3.476      ;
; 2496.381 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|altsyncram_vi31:fifo_ram|ram_block7a0~portb_address_reg0  ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|altsyncram_vi31:fifo_ram|q_b[5]                           ; spi_ce1      ; spi_ce1     ; 2500.000     ; -0.059     ; 3.476      ;
; 2496.381 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|altsyncram_vi31:fifo_ram|ram_block7a0~portb_address_reg0  ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|altsyncram_vi31:fifo_ram|q_b[4]                           ; spi_ce1      ; spi_ce1     ; 2500.000     ; -0.059     ; 3.476      ;
; 2496.381 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|altsyncram_vi31:fifo_ram|ram_block7a0~portb_address_reg0  ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|altsyncram_vi31:fifo_ram|q_b[3]                           ; spi_ce1      ; spi_ce1     ; 2500.000     ; -0.059     ; 3.476      ;
; 2496.381 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|altsyncram_vi31:fifo_ram|ram_block7a0~portb_address_reg0  ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|altsyncram_vi31:fifo_ram|q_b[2]                           ; spi_ce1      ; spi_ce1     ; 2500.000     ; -0.059     ; 3.476      ;
; 2496.381 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|altsyncram_vi31:fifo_ram|ram_block7a0~portb_address_reg0  ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|altsyncram_vi31:fifo_ram|q_b[1]                           ; spi_ce1      ; spi_ce1     ; 2500.000     ; -0.059     ; 3.476      ;
; 2496.381 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|altsyncram_vi31:fifo_ram|ram_block7a0~portb_address_reg0  ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|altsyncram_vi31:fifo_ram|q_b[0]                           ; spi_ce1      ; spi_ce1     ; 2500.000     ; -0.059     ; 3.476      ;
; 2496.519 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter1a4                    ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter1a7                    ; spi_ce1      ; spi_ce1     ; 2500.000     ; -0.113     ; 3.369      ;
; 2496.548 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter1a3                    ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter1a7                    ; spi_ce1      ; spi_ce1     ; 2500.000     ; -0.113     ; 3.340      ;
; 2496.561 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter1a2                    ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter1a9                    ; spi_ce1      ; spi_ce1     ; 2500.000     ; -0.112     ; 3.328      ;
; 2496.570 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter1a8                    ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|altsyncram_vi31:fifo_ram|ram_block7a0~portb_address_reg0  ; spi_ce1      ; spi_ce1     ; 2500.000     ; 0.314      ; 3.792      ;
; 2496.574 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter1a6                    ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter1a8                    ; spi_ce1      ; spi_ce1     ; 2500.000     ; -0.078     ; 3.349      ;
; 2496.633 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter1a5                    ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter1a6                    ; spi_ce1      ; spi_ce1     ; 2500.000     ; -0.113     ; 3.255      ;
; 2496.862 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter1a2                    ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter1a7                    ; spi_ce1      ; spi_ce1     ; 2500.000     ; -0.113     ; 3.026      ;
; 2496.864 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter1a8                    ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|altsyncram_vi31:fifo_ram|ram_block7a30~portb_address_reg0 ; spi_ce1      ; spi_ce1     ; 2500.000     ; 0.297      ; 3.481      ;
; 2496.914 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter1a5                    ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter1a9                    ; spi_ce1      ; spi_ce1     ; 2500.000     ; -0.112     ; 2.975      ;
; 2496.942 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter1a9                    ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|altsyncram_vi31:fifo_ram|ram_block7a0~portb_address_reg0  ; spi_ce1      ; spi_ce1     ; 2500.000     ; 0.313      ; 3.419      ;
; 2496.979 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter1a8                    ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter1a8                    ; spi_ce1      ; spi_ce1     ; 2500.000     ; -0.078     ; 2.944      ;
; 2497.093 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter1a6                    ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter1a6                    ; spi_ce1      ; spi_ce1     ; 2500.000     ; -0.078     ; 2.830      ;
; 2497.154 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter1a8                    ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|sub_parity3a[2]               ; spi_ce1      ; spi_ce1     ; 2500.000     ; -0.045     ; 2.802      ;
; 2497.183 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter1a0                    ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|altsyncram_vi31:fifo_ram|ram_block7a12~portb_address_reg0 ; spi_ce1      ; spi_ce1     ; 2500.000     ; 0.262      ; 3.127      ;
; 2497.198 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter1a7                    ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter1a8                    ; spi_ce1      ; spi_ce1     ; 2500.000     ; -0.078     ; 2.725      ;
; 2497.225 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter1a0                    ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|altsyncram_vi31:fifo_ram|ram_block7a0~portb_address_reg0  ; spi_ce1      ; spi_ce1     ; 2500.000     ; 0.279      ; 3.102      ;
; 2497.231 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|parity2                       ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter1a5                    ; spi_ce1      ; spi_ce1     ; 2500.000     ; -0.080     ; 2.690      ;
; 2497.236 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter1a9                    ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|altsyncram_vi31:fifo_ram|ram_block7a30~portb_address_reg0 ; spi_ce1      ; spi_ce1     ; 2500.000     ; 0.296      ; 3.108      ;
; 2497.254 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter1a0                    ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter1a5                    ; spi_ce1      ; spi_ce1     ; 2500.000     ; -0.080     ; 2.667      ;
; 2497.306 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter1a6                    ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter1a7                    ; spi_ce1      ; spi_ce1     ; 2500.000     ; -0.078     ; 2.617      ;
; 2497.373 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter1a5                    ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter1a7                    ; spi_ce1      ; spi_ce1     ; 2500.000     ; -0.113     ; 2.515      ;
; 2497.427 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter1a6                    ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter1a9                    ; spi_ce1      ; spi_ce1     ; 2500.000     ; -0.077     ; 2.497      ;
; 2497.489 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter1a5                    ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|altsyncram_vi31:fifo_ram|ram_block7a30~portb_address_reg0 ; spi_ce1      ; spi_ce1     ; 2500.000     ; 0.262      ; 2.821      ;
; 2497.526 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter1a4                    ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|altsyncram_vi31:fifo_ram|ram_block7a30~portb_address_reg0 ; spi_ce1      ; spi_ce1     ; 2500.000     ; 0.262      ; 2.784      ;
; 2497.526 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter1a9                    ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|sub_parity3a[2]               ; spi_ce1      ; spi_ce1     ; 2500.000     ; -0.046     ; 2.429      ;
; 2497.541 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter1a7                    ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter1a7                    ; spi_ce1      ; spi_ce1     ; 2500.000     ; -0.078     ; 2.382      ;
; 2497.543 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter1a5                    ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|altsyncram_vi31:fifo_ram|ram_block7a0~portb_address_reg0  ; spi_ce1      ; spi_ce1     ; 2500.000     ; 0.279      ; 2.784      ;
; 2497.548 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter1a1                    ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|altsyncram_vi31:fifo_ram|ram_block7a0~portb_address_reg0  ; spi_ce1      ; spi_ce1     ; 2500.000     ; 0.279      ; 2.779      ;
; 2497.585 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter1a1                    ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter1a5                    ; spi_ce1      ; spi_ce1     ; 2500.000     ; -0.080     ; 2.336      ;
+----------+-----------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'spi_sck'                                                                                                                        ;
+-------+---------------------------------------+----------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                             ; To Node                                ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+---------------------------------------+----------------------------------------+--------------+-------------+--------------+------------+------------+
; 0.302 ; spi_ce[0]                             ; spi_slave:spi_slave_rx_inst|rdata[6]   ; spi_ce0      ; spi_sck     ; 0.000        ; 3.589      ; 4.133      ;
; 0.401 ; spi_slave:spi_slave_rx_inst|rreg[1]   ; spi_slave:spi_slave_rx_inst|rreg[2]    ; spi_sck      ; spi_sck     ; 0.000        ; 0.379      ; 0.992      ;
; 0.421 ; spi_slave:spi_slave_rx2_inst|rreg[2]  ; spi_slave:spi_slave_rx2_inst|rdata[3]  ; spi_sck      ; spi_sck     ; 0.000        ; 0.382      ; 1.015      ;
; 0.436 ; spi_ce[0]                             ; spi_slave:spi_slave_rx_inst|rdata[5]   ; spi_ce0      ; spi_sck     ; 0.000        ; 3.267      ; 3.945      ;
; 0.438 ; spi_slave:spi_slave_rx_inst|rreg[5]   ; spi_slave:spi_slave_rx_inst|rdata[6]   ; spi_sck      ; spi_sck     ; 0.000        ; 1.060      ; 1.710      ;
; 0.489 ; spi_slave:spi_slave_rx2_inst|rreg[37] ; spi_slave:spi_slave_rx2_inst|rreg[38]  ; spi_sck      ; spi_sck     ; 0.000        ; 0.315      ; 1.016      ;
; 0.498 ; spi_slave:spi_slave_rx2_inst|rreg[39] ; spi_slave:spi_slave_rx2_inst|rdata[40] ; spi_sck      ; spi_sck     ; 0.000        ; 0.109      ; 0.819      ;
; 0.498 ; spi_slave:spi_slave_rx2_inst|rreg[33] ; spi_slave:spi_slave_rx2_inst|rreg[34]  ; spi_sck      ; spi_sck     ; 0.000        ; 0.278      ; 0.988      ;
; 0.500 ; spi_slave:spi_slave_rx2_inst|rreg[1]  ; spi_slave:spi_slave_rx2_inst|rdata[2]  ; spi_sck      ; spi_sck     ; 0.000        ; 0.109      ; 0.821      ;
; 0.514 ; spi_ce[1]                             ; spi_slave:spi_slave_rx2_inst|rreg[36]  ; spi_ce1      ; spi_sck     ; 0.000        ; 2.661      ; 3.417      ;
; 0.514 ; spi_ce[1]                             ; spi_slave:spi_slave_rx2_inst|rreg[35]  ; spi_ce1      ; spi_sck     ; 0.000        ; 2.661      ; 3.417      ;
; 0.514 ; spi_ce[1]                             ; spi_slave:spi_slave_rx2_inst|rreg[33]  ; spi_ce1      ; spi_sck     ; 0.000        ; 2.661      ; 3.417      ;
; 0.514 ; spi_ce[1]                             ; spi_slave:spi_slave_rx2_inst|rreg[32]  ; spi_ce1      ; spi_sck     ; 0.000        ; 2.661      ; 3.417      ;
; 0.514 ; spi_ce[1]                             ; spi_slave:spi_slave_rx2_inst|rreg[31]  ; spi_ce1      ; spi_sck     ; 0.000        ; 2.661      ; 3.417      ;
; 0.514 ; spi_ce[1]                             ; spi_slave:spi_slave_rx2_inst|rreg[30]  ; spi_ce1      ; spi_sck     ; 0.000        ; 2.661      ; 3.417      ;
; 0.514 ; spi_ce[1]                             ; spi_slave:spi_slave_rx2_inst|rreg[29]  ; spi_ce1      ; spi_sck     ; 0.000        ; 2.661      ; 3.417      ;
; 0.514 ; spi_ce[1]                             ; spi_slave:spi_slave_rx2_inst|rreg[26]  ; spi_ce1      ; spi_sck     ; 0.000        ; 2.661      ; 3.417      ;
; 0.514 ; spi_ce[1]                             ; spi_slave:spi_slave_rx2_inst|rreg[25]  ; spi_ce1      ; spi_sck     ; 0.000        ; 2.661      ; 3.417      ;
; 0.514 ; spi_ce[1]                             ; spi_slave:spi_slave_rx2_inst|rreg[24]  ; spi_ce1      ; spi_sck     ; 0.000        ; 2.661      ; 3.417      ;
; 0.514 ; spi_ce[1]                             ; spi_slave:spi_slave_rx2_inst|rreg[23]  ; spi_ce1      ; spi_sck     ; 0.000        ; 2.661      ; 3.417      ;
; 0.514 ; spi_ce[1]                             ; spi_slave:spi_slave_rx2_inst|rreg[3]   ; spi_ce1      ; spi_sck     ; 0.000        ; 2.661      ; 3.417      ;
; 0.514 ; spi_ce[1]                             ; spi_slave:spi_slave_rx2_inst|rreg[0]   ; spi_ce1      ; spi_sck     ; 0.000        ; 2.661      ; 3.417      ;
; 0.516 ; spi_slave:spi_slave_rx_inst|rreg[4]   ; spi_slave:spi_slave_rx_inst|rdata[5]   ; spi_sck      ; spi_sck     ; 0.000        ; 0.466      ; 1.194      ;
; 0.522 ; spi_slave:spi_slave_rx2_inst|nb[6]    ; spi_slave:spi_slave_rx2_inst|nb[6]     ; spi_sck      ; spi_sck     ; 0.000        ; 0.049      ; 0.783      ;
; 0.524 ; spi_slave:spi_slave_rx_inst|treg[4]   ; spi_slave:spi_slave_rx_inst|treg[5]    ; spi_sck      ; spi_sck     ; 0.000        ; 0.057      ; 0.793      ;
; 0.525 ; spi_slave:spi_slave_rx_inst|treg[38]  ; spi_slave:spi_slave_rx_inst|treg[39]   ; spi_sck      ; spi_sck     ; 0.000        ; 0.056      ; 0.793      ;
; 0.526 ; spi_slave:spi_slave_rx2_inst|treg[30] ; spi_slave:spi_slave_rx2_inst|treg[31]  ; spi_sck      ; spi_sck     ; 0.000        ; 0.056      ; 0.794      ;
; 0.526 ; spi_slave:spi_slave_rx2_inst|treg[20] ; spi_slave:spi_slave_rx2_inst|treg[21]  ; spi_sck      ; spi_sck     ; 0.000        ; 0.056      ; 0.794      ;
; 0.526 ; spi_slave:spi_slave_rx2_inst|treg[6]  ; spi_slave:spi_slave_rx2_inst|treg[7]   ; spi_sck      ; spi_sck     ; 0.000        ; 0.057      ; 0.795      ;
; 0.526 ; spi_slave:spi_slave_rx2_inst|treg[0]  ; spi_slave:spi_slave_rx2_inst|treg[1]   ; spi_sck      ; spi_sck     ; 0.000        ; 0.057      ; 0.795      ;
; 0.526 ; spi_slave:spi_slave_rx_inst|treg[43]  ; spi_slave:spi_slave_rx_inst|treg[44]   ; spi_sck      ; spi_sck     ; 0.000        ; 0.056      ; 0.794      ;
; 0.526 ; spi_slave:spi_slave_rx_inst|treg[35]  ; spi_slave:spi_slave_rx_inst|treg[36]   ; spi_sck      ; spi_sck     ; 0.000        ; 0.056      ; 0.794      ;
; 0.526 ; spi_slave:spi_slave_rx_inst|treg[21]  ; spi_slave:spi_slave_rx_inst|treg[22]   ; spi_sck      ; spi_sck     ; 0.000        ; 0.056      ; 0.794      ;
; 0.526 ; spi_slave:spi_slave_rx_inst|treg[2]   ; spi_slave:spi_slave_rx_inst|treg[3]    ; spi_sck      ; spi_sck     ; 0.000        ; 0.057      ; 0.795      ;
; 0.526 ; spi_slave:spi_slave_rx_inst|treg[1]   ; spi_slave:spi_slave_rx_inst|treg[2]    ; spi_sck      ; spi_sck     ; 0.000        ; 0.057      ; 0.795      ;
; 0.527 ; spi_slave:spi_slave_rx_inst|rreg[38]  ; spi_slave:spi_slave_rx_inst|rreg[39]   ; spi_sck      ; spi_sck     ; 0.000        ; 0.055      ; 0.794      ;
; 0.527 ; spi_slave:spi_slave_rx2_inst|treg[24] ; spi_slave:spi_slave_rx2_inst|treg[25]  ; spi_sck      ; spi_sck     ; 0.000        ; 0.056      ; 0.795      ;
; 0.527 ; spi_slave:spi_slave_rx_inst|treg[41]  ; spi_slave:spi_slave_rx_inst|treg[42]   ; spi_sck      ; spi_sck     ; 0.000        ; 0.056      ; 0.795      ;
; 0.527 ; spi_slave:spi_slave_rx_inst|treg[33]  ; spi_slave:spi_slave_rx_inst|treg[34]   ; spi_sck      ; spi_sck     ; 0.000        ; 0.056      ; 0.795      ;
; 0.527 ; spi_slave:spi_slave_rx_inst|treg[26]  ; spi_slave:spi_slave_rx_inst|treg[27]   ; spi_sck      ; spi_sck     ; 0.000        ; 0.056      ; 0.795      ;
; 0.527 ; spi_slave:spi_slave_rx_inst|treg[24]  ; spi_slave:spi_slave_rx_inst|treg[25]   ; spi_sck      ; spi_sck     ; 0.000        ; 0.056      ; 0.795      ;
; 0.527 ; spi_slave:spi_slave_rx_inst|treg[9]   ; spi_slave:spi_slave_rx_inst|treg[10]   ; spi_sck      ; spi_sck     ; 0.000        ; 0.057      ; 0.796      ;
; 0.528 ; spi_slave:spi_slave_rx2_inst|treg[40] ; spi_slave:spi_slave_rx2_inst|treg[41]  ; spi_sck      ; spi_sck     ; 0.000        ; 0.055      ; 0.795      ;
; 0.528 ; spi_slave:spi_slave_rx2_inst|treg[38] ; spi_slave:spi_slave_rx2_inst|treg[39]  ; spi_sck      ; spi_sck     ; 0.000        ; 0.055      ; 0.795      ;
; 0.528 ; spi_slave:spi_slave_rx2_inst|treg[27] ; spi_slave:spi_slave_rx2_inst|treg[28]  ; spi_sck      ; spi_sck     ; 0.000        ; 0.056      ; 0.796      ;
; 0.528 ; spi_slave:spi_slave_rx2_inst|treg[21] ; spi_slave:spi_slave_rx2_inst|treg[22]  ; spi_sck      ; spi_sck     ; 0.000        ; 0.056      ; 0.796      ;
; 0.528 ; spi_slave:spi_slave_rx2_inst|treg[9]  ; spi_slave:spi_slave_rx2_inst|treg[10]  ; spi_sck      ; spi_sck     ; 0.000        ; 0.057      ; 0.797      ;
; 0.528 ; spi_slave:spi_slave_rx_inst|treg[22]  ; spi_slave:spi_slave_rx_inst|treg[23]   ; spi_sck      ; spi_sck     ; 0.000        ; 0.056      ; 0.796      ;
; 0.529 ; spi_ce[1]                             ; spi_slave:spi_slave_rx2_inst|rreg[34]  ; spi_ce1      ; spi_sck     ; 0.000        ; 2.855      ; 3.626      ;
; 0.529 ; spi_ce[1]                             ; spi_slave:spi_slave_rx2_inst|rreg[11]  ; spi_ce1      ; spi_sck     ; 0.000        ; 2.855      ; 3.626      ;
; 0.529 ; spi_ce[1]                             ; spi_slave:spi_slave_rx2_inst|rreg[10]  ; spi_ce1      ; spi_sck     ; 0.000        ; 2.855      ; 3.626      ;
; 0.530 ; spi_slave:spi_slave_rx2_inst|rreg[32] ; spi_slave:spi_slave_rx2_inst|rreg[33]  ; spi_sck      ; spi_sck     ; 0.000        ; 0.054      ; 0.796      ;
; 0.549 ; spi_slave:spi_slave_rx_inst|rreg[24]  ; spi_slave:spi_slave_rx_inst|rreg[25]   ; spi_sck      ; spi_sck     ; 0.000        ; 0.056      ; 0.817      ;
; 0.549 ; spi_ce[1]                             ; spi_slave:spi_slave_rx2_inst|rdata[14] ; spi_ce1      ; spi_sck     ; 0.000        ; 2.949      ; 3.740      ;
; 0.549 ; spi_ce[1]                             ; spi_slave:spi_slave_rx2_inst|rdata[10] ; spi_ce1      ; spi_sck     ; 0.000        ; 2.949      ; 3.740      ;
; 0.549 ; spi_ce[1]                             ; spi_slave:spi_slave_rx2_inst|rdata[30] ; spi_ce1      ; spi_sck     ; 0.000        ; 2.949      ; 3.740      ;
; 0.549 ; spi_ce[1]                             ; spi_slave:spi_slave_rx2_inst|rdata[28] ; spi_ce1      ; spi_sck     ; 0.000        ; 2.949      ; 3.740      ;
; 0.549 ; spi_ce[1]                             ; spi_slave:spi_slave_rx2_inst|rdata[25] ; spi_ce1      ; spi_sck     ; 0.000        ; 2.949      ; 3.740      ;
; 0.549 ; spi_ce[1]                             ; spi_slave:spi_slave_rx2_inst|rdata[24] ; spi_ce1      ; spi_sck     ; 0.000        ; 2.949      ; 3.740      ;
; 0.550 ; spi_slave:spi_slave_rx2_inst|rreg[15] ; spi_slave:spi_slave_rx2_inst|rreg[16]  ; spi_sck      ; spi_sck     ; 0.000        ; 0.056      ; 0.818      ;
; 0.550 ; spi_slave:spi_slave_rx2_inst|rreg[8]  ; spi_slave:spi_slave_rx2_inst|rreg[9]   ; spi_sck      ; spi_sck     ; 0.000        ; 0.056      ; 0.818      ;
; 0.551 ; spi_slave:spi_slave_rx2_inst|rreg[12] ; spi_slave:spi_slave_rx2_inst|rreg[13]  ; spi_sck      ; spi_sck     ; 0.000        ; 0.056      ; 0.819      ;
; 0.551 ; spi_slave:spi_slave_rx_inst|rreg[30]  ; spi_slave:spi_slave_rx_inst|rreg[31]   ; spi_sck      ; spi_sck     ; 0.000        ; 0.056      ; 0.819      ;
; 0.551 ; spi_slave:spi_slave_rx_inst|rreg[27]  ; spi_slave:spi_slave_rx_inst|rreg[28]   ; spi_sck      ; spi_sck     ; 0.000        ; 0.056      ; 0.819      ;
; 0.551 ; spi_slave:spi_slave_rx_inst|rreg[26]  ; spi_slave:spi_slave_rx_inst|rreg[27]   ; spi_sck      ; spi_sck     ; 0.000        ; 0.056      ; 0.819      ;
; 0.551 ; spi_slave:spi_slave_rx_inst|rreg[15]  ; spi_slave:spi_slave_rx_inst|rreg[16]   ; spi_sck      ; spi_sck     ; 0.000        ; 0.056      ; 0.819      ;
; 0.552 ; spi_slave:spi_slave_rx2_inst|rreg[19] ; spi_slave:spi_slave_rx2_inst|rreg[20]  ; spi_sck      ; spi_sck     ; 0.000        ; 0.056      ; 0.820      ;
; 0.552 ; spi_slave:spi_slave_rx2_inst|rreg[16] ; spi_slave:spi_slave_rx2_inst|rreg[17]  ; spi_sck      ; spi_sck     ; 0.000        ; 0.056      ; 0.820      ;
; 0.552 ; spi_slave:spi_slave_rx2_inst|rreg[6]  ; spi_slave:spi_slave_rx2_inst|rreg[7]   ; spi_sck      ; spi_sck     ; 0.000        ; 0.056      ; 0.820      ;
; 0.552 ; spi_slave:spi_slave_rx_inst|rreg[2]   ; spi_slave:spi_slave_rx_inst|rreg[3]    ; spi_sck      ; spi_sck     ; 0.000        ; 0.055      ; 0.819      ;
; 0.553 ; spi_slave:spi_slave_rx2_inst|rreg[30] ; spi_slave:spi_slave_rx2_inst|rreg[31]  ; spi_sck      ; spi_sck     ; 0.000        ; 0.054      ; 0.819      ;
; 0.553 ; spi_slave:spi_slave_rx2_inst|rreg[23] ; spi_slave:spi_slave_rx2_inst|rreg[24]  ; spi_sck      ; spi_sck     ; 0.000        ; 0.054      ; 0.819      ;
; 0.553 ; spi_slave:spi_slave_rx2_inst|rreg[14] ; spi_slave:spi_slave_rx2_inst|rreg[15]  ; spi_sck      ; spi_sck     ; 0.000        ; 0.056      ; 0.821      ;
; 0.553 ; spi_slave:spi_slave_rx2_inst|rreg[7]  ; spi_slave:spi_slave_rx2_inst|rreg[8]   ; spi_sck      ; spi_sck     ; 0.000        ; 0.056      ; 0.821      ;
; 0.553 ; spi_slave:spi_slave_rx_inst|rreg[25]  ; spi_slave:spi_slave_rx_inst|rreg[26]   ; spi_sck      ; spi_sck     ; 0.000        ; 0.056      ; 0.821      ;
; 0.553 ; spi_slave:spi_slave_rx_inst|rreg[11]  ; spi_slave:spi_slave_rx_inst|rreg[12]   ; spi_sck      ; spi_sck     ; 0.000        ; 0.054      ; 0.819      ;
; 0.553 ; spi_slave:spi_slave_rx_inst|rreg[18]  ; spi_slave:spi_slave_rx_inst|rreg[19]   ; spi_sck      ; spi_sck     ; 0.000        ; 0.055      ; 0.820      ;
; 0.553 ; spi_slave:spi_slave_rx_inst|rreg[3]   ; spi_slave:spi_slave_rx_inst|rreg[4]    ; spi_sck      ; spi_sck     ; 0.000        ; 0.055      ; 0.820      ;
; 0.554 ; spi_slave:spi_slave_rx2_inst|rreg[24] ; spi_slave:spi_slave_rx2_inst|rreg[25]  ; spi_sck      ; spi_sck     ; 0.000        ; 0.054      ; 0.820      ;
; 0.555 ; spi_slave:spi_slave_rx2_inst|rreg[27] ; spi_slave:spi_slave_rx2_inst|rreg[28]  ; spi_sck      ; spi_sck     ; 0.000        ; 0.053      ; 0.820      ;
; 0.555 ; spi_slave:spi_slave_rx2_inst|rreg[4]  ; spi_slave:spi_slave_rx2_inst|rreg[5]   ; spi_sck      ; spi_sck     ; 0.000        ; 0.053      ; 0.820      ;
; 0.556 ; spi_slave:spi_slave_rx_inst|rreg[21]  ; spi_slave:spi_slave_rx_inst|rreg[22]   ; spi_sck      ; spi_sck     ; 0.000        ; 0.054      ; 0.822      ;
; 0.559 ; spi_ce[1]                             ; spi_slave:spi_slave_rx2_inst|rreg[39]  ; spi_ce1      ; spi_sck     ; 0.000        ; 2.597      ; 3.398      ;
; 0.559 ; spi_ce[1]                             ; spi_slave:spi_slave_rx2_inst|rreg[37]  ; spi_ce1      ; spi_sck     ; 0.000        ; 2.597      ; 3.398      ;
; 0.559 ; spi_ce[1]                             ; spi_slave:spi_slave_rx2_inst|rreg[28]  ; spi_ce1      ; spi_sck     ; 0.000        ; 2.597      ; 3.398      ;
; 0.559 ; spi_ce[1]                             ; spi_slave:spi_slave_rx2_inst|rreg[27]  ; spi_ce1      ; spi_sck     ; 0.000        ; 2.597      ; 3.398      ;
; 0.559 ; spi_ce[1]                             ; spi_slave:spi_slave_rx2_inst|rreg[5]   ; spi_ce1      ; spi_sck     ; 0.000        ; 2.597      ; 3.398      ;
; 0.559 ; spi_ce[1]                             ; spi_slave:spi_slave_rx2_inst|rreg[4]   ; spi_ce1      ; spi_sck     ; 0.000        ; 2.597      ; 3.398      ;
; 0.559 ; spi_ce[1]                             ; spi_slave:spi_slave_rx2_inst|rreg[1]   ; spi_ce1      ; spi_sck     ; 0.000        ; 2.597      ; 3.398      ;
; 0.559 ; spi_ce[1]                             ; spi_slave:spi_slave_rx2_inst|rreg[40]  ; spi_ce1      ; spi_sck     ; 0.000        ; 2.597      ; 3.398      ;
; 0.577 ; spi_slave:spi_slave_rx2_inst|rreg[27] ; spi_slave:spi_slave_rx2_inst|rdata[28] ; spi_sck      ; spi_sck     ; 0.000        ; 0.452      ; 1.241      ;
; 0.579 ; spi_ce[0]                             ; spi_slave:spi_slave_rx_inst|nb[3]      ; spi_ce0      ; spi_sck     ; 0.000        ; 2.590      ; 3.411      ;
; 0.579 ; spi_ce[0]                             ; spi_slave:spi_slave_rx_inst|nb[4]      ; spi_ce0      ; spi_sck     ; 0.000        ; 2.590      ; 3.411      ;
; 0.579 ; spi_ce[0]                             ; spi_slave:spi_slave_rx_inst|nb[5]      ; spi_ce0      ; spi_sck     ; 0.000        ; 2.590      ; 3.411      ;
; 0.579 ; spi_ce[0]                             ; spi_slave:spi_slave_rx_inst|nb[6]      ; spi_ce0      ; spi_sck     ; 0.000        ; 2.590      ; 3.411      ;
; 0.579 ; spi_ce[0]                             ; spi_slave:spi_slave_rx_inst|rreg[23]   ; spi_ce0      ; spi_sck     ; 0.000        ; 2.590      ; 3.411      ;
; 0.579 ; spi_ce[0]                             ; spi_slave:spi_slave_rx_inst|rreg[22]   ; spi_ce0      ; spi_sck     ; 0.000        ; 2.590      ; 3.411      ;
; 0.579 ; spi_ce[0]                             ; spi_slave:spi_slave_rx_inst|rreg[21]   ; spi_ce0      ; spi_sck     ; 0.000        ; 2.590      ; 3.411      ;
; 0.579 ; spi_ce[0]                             ; spi_slave:spi_slave_rx_inst|rreg[20]   ; spi_ce0      ; spi_sck     ; 0.000        ; 2.590      ; 3.411      ;
; 0.579 ; spi_ce[0]                             ; spi_slave:spi_slave_rx_inst|rreg[14]   ; spi_ce0      ; spi_sck     ; 0.000        ; 2.590      ; 3.411      ;
+-------+---------------------------------------+----------------------------------------+--------------+-------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'ad9866_clk'                                                                                                                                                                                                                                                                                                              ;
+-------+------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                          ; To Node                                                                                                                            ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 0.341 ; receiver:receiver_rx2_inst|varcic:varcic_inst_I1|cic_comb:cic_stages[1].cic_comb_inst|out_data[7]                                  ; receiver:receiver_rx2_inst|varcic:varcic_inst_I1|cic_comb:cic_stages[2].cic_comb_inst|prev_data[7]                                 ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.710      ; 1.263      ;
; 0.364 ; receiver:receiver_rx2_inst|varcic:varcic_inst_I1|cic_comb:cic_stages[2].cic_comb_inst|out_data[9]                                  ; receiver:receiver_rx2_inst|varcic:varcic_inst_I1|cic_comb:cic_stages[3].cic_comb_inst|prev_data[9]                                 ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.435      ; 1.011      ;
; 0.398 ; receiver:receiver_rx2_inst|varcic:varcic_inst_I1|cic_comb:cic_stages[3].cic_comb_inst|prev_data[17]                                ; receiver:receiver_rx2_inst|varcic:varcic_inst_I1|cic_comb:cic_stages[3].cic_comb_inst|out_data[17]                                 ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.928      ; 1.538      ;
; 0.405 ; receiver:receiver_rx2_inst|varcic:varcic_inst_I1|cic_integrator:cic_stages[4].cic_integrator_inst|out_data[20]                     ; receiver:receiver_rx2_inst|varcic:varcic_inst_I1|cic_comb:cic_stages[0].cic_comb_inst|prev_data[20]                                ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.823      ; 1.440      ;
; 0.451 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|a_graycounter_u57:rdptr_g1p|counter1a10                      ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|a_graycounter_u57:rdptr_g1p|sub_parity3a[2]                  ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.148      ; 0.811      ;
; 0.465 ; receiver:receiver_rx2_inst|varcic:varcic_inst_I1|cic_integrator:cic_stages[4].cic_integrator_inst|out_data[38]                     ; receiver:receiver_rx2_inst|varcic:varcic_inst_I1|cic_comb:cic_stages[0].cic_comb_inst|prev_data[38]                                ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.582      ; 1.259      ;
; 0.465 ; receiver:receiver_rx2_inst|varcic:varcic_inst_I1|cic_integrator:cic_stages[4].cic_integrator_inst|out_data[38]                     ; receiver:receiver_rx2_inst|varcic:varcic_inst_I1|cic_comb:cic_stages[0].cic_comb_inst|out_data[38]                                 ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.582      ; 1.259      ;
; 0.465 ; receiver:receiver_rx2_inst|varcic:varcic_inst_I1|cic_comb:cic_stages[1].cic_comb_inst|out_data[18]                                 ; receiver:receiver_rx2_inst|varcic:varcic_inst_I1|cic_comb:cic_stages[2].cic_comb_inst|prev_data[18]                                ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.554      ; 1.231      ;
; 0.478 ; receiver:receiver_rx2_inst|varcic:varcic_inst_I1|cic_integrator:cic_stages[4].cic_integrator_inst|out_data[30]                     ; receiver:receiver_rx2_inst|varcic:varcic_inst_I1|cic_comb:cic_stages[0].cic_comb_inst|prev_data[30]                                ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.582      ; 1.272      ;
; 0.480 ; receiver:receiver_rx2_inst|varcic:varcic_inst_I1|cic_integrator:cic_stages[4].cic_integrator_inst|out_data[15]                     ; receiver:receiver_rx2_inst|varcic:varcic_inst_I1|cic_comb:cic_stages[0].cic_comb_inst|prev_data[15]                                ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.783      ; 1.475      ;
; 0.481 ; receiver:receiver_rx2_inst|cic:cic_inst_Q2|cic_integrator:cic_stages[2].cic_integrator_inst|out_data[13]                           ; receiver:receiver_rx2_inst|cic:cic_inst_Q2|cic_comb:cic_stages[0].cic_comb_inst|prev_data[13]                                      ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.136      ; 0.829      ;
; 0.482 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|a_graycounter_u57:rdptr_g1p|counter1a6                       ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|rdptr_g[6]                                                   ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.148      ; 0.842      ;
; 0.485 ; agc_nearclip                                                                                                                       ; agc_nearclip                                                                                                                       ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.049      ; 0.746      ;
; 0.485 ; receiver:receiver_inst|firX8R8:fir2|wstate[3]                                                                                      ; receiver:receiver_inst|firX8R8:fir2|wstate[3]                                                                                      ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.049      ; 0.746      ;
; 0.485 ; receiver:receiver_inst|firX8R8:fir2|wstate[1]                                                                                      ; receiver:receiver_inst|firX8R8:fir2|wstate[1]                                                                                      ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.049      ; 0.746      ;
; 0.485 ; receiver:receiver_rx2_inst|firX8R8:fir2|wstate[3]                                                                                  ; receiver:receiver_rx2_inst|firX8R8:fir2|wstate[3]                                                                                  ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.049      ; 0.746      ;
; 0.485 ; receiver:receiver_rx2_inst|firX8R8:fir2|wstate[1]                                                                                  ; receiver:receiver_rx2_inst|firX8R8:fir2|wstate[1]                                                                                  ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.049      ; 0.746      ;
; 0.485 ; receiver:receiver_rx2_inst|firX8R8:fir2|waddr[0]                                                                                   ; receiver:receiver_rx2_inst|firX8R8:fir2|waddr[0]                                                                                   ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.049      ; 0.746      ;
; 0.485 ; receiver:receiver_inst|firX8R8:fir2|waddr[0]                                                                                       ; receiver:receiver_inst|firX8R8:fir2|waddr[0]                                                                                       ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.049      ; 0.746      ;
; 0.485 ; transmitter:transmitter_inst|FirInterp8_1024:fi|phase[0]                                                                           ; transmitter:transmitter_inst|FirInterp8_1024:fi|phase[0]                                                                           ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.049      ; 0.746      ;
; 0.485 ; transmitter:transmitter_inst|FirInterp8_1024:fi|phase[1]                                                                           ; transmitter:transmitter_inst|FirInterp8_1024:fi|phase[1]                                                                           ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.049      ; 0.746      ;
; 0.485 ; transmitter:transmitter_inst|FirInterp8_1024:fi|phase[2]                                                                           ; transmitter:transmitter_inst|FirInterp8_1024:fi|phase[2]                                                                           ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.049      ; 0.746      ;
; 0.485 ; transmitter:transmitter_inst|FirInterp8_1024:fi|rstate.rWait                                                                       ; transmitter:transmitter_inst|FirInterp8_1024:fi|rstate.rWait                                                                       ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.049      ; 0.746      ;
; 0.485 ; transmitter:transmitter_inst|FirInterp8_1024:fi|rstate.rRun                                                                        ; transmitter:transmitter_inst|FirInterp8_1024:fi|rstate.rRun                                                                        ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.049      ; 0.746      ;
; 0.485 ; transmitter:transmitter_inst|FirInterp8_1024:fi|req                                                                                ; transmitter:transmitter_inst|FirInterp8_1024:fi|req                                                                                ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.049      ; 0.746      ;
; 0.485 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|a_graycounter_u57:rdptr_g1p|counter1a2                       ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|a_graycounter_u57:rdptr_g1p|counter1a2                       ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.049      ; 0.746      ;
; 0.485 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|a_graycounter_u57:rdptr_g1p|counter1a3                       ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|a_graycounter_u57:rdptr_g1p|counter1a3                       ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.049      ; 0.746      ;
; 0.485 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|a_graycounter_u57:rdptr_g1p|counter1a4                       ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|a_graycounter_u57:rdptr_g1p|counter1a4                       ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.049      ; 0.746      ;
; 0.485 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|a_graycounter_u57:rdptr_g1p|counter1a5                       ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|a_graycounter_u57:rdptr_g1p|counter1a5                       ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.049      ; 0.746      ;
; 0.485 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|a_graycounter_u57:rdptr_g1p|counter1a6                       ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|a_graycounter_u57:rdptr_g1p|counter1a6                       ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.049      ; 0.746      ;
; 0.485 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|a_graycounter_u57:rdptr_g1p|counter1a7                       ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|a_graycounter_u57:rdptr_g1p|counter1a7                       ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.049      ; 0.746      ;
; 0.485 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|a_graycounter_u57:rdptr_g1p|counter1a8                       ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|a_graycounter_u57:rdptr_g1p|counter1a8                       ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.049      ; 0.746      ;
; 0.485 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|a_graycounter_u57:rdptr_g1p|counter1a9                       ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|a_graycounter_u57:rdptr_g1p|counter1a9                       ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.049      ; 0.746      ;
; 0.485 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|a_graycounter_u57:rdptr_g1p|counter1a11                      ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|a_graycounter_u57:rdptr_g1p|counter1a11                      ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.049      ; 0.746      ;
; 0.485 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|a_graycounter_u57:rdptr_g1p|counter1a0                       ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|a_graycounter_u57:rdptr_g1p|counter1a0                       ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.049      ; 0.746      ;
; 0.485 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|a_graycounter_u57:rdptr_g1p|counter1a1                       ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|a_graycounter_u57:rdptr_g1p|counter1a1                       ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.049      ; 0.746      ;
; 0.485 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|a_graycounter_u57:rdptr_g1p|counter1a10                      ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|a_graycounter_u57:rdptr_g1p|counter1a10                      ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.049      ; 0.746      ;
; 0.485 ; transmitter:transmitter_inst|FirInterp8_1024:fi|we                                                                                 ; transmitter:transmitter_inst|FirInterp8_1024:fi|we                                                                                 ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.049      ; 0.746      ;
; 0.485 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_ojc:wrptr_g1p|counter4a0                     ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_ojc:wrptr_g1p|counter4a0                     ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.049      ; 0.746      ;
; 0.485 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_ojc:wrptr_g1p|counter4a1                     ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_ojc:wrptr_g1p|counter4a1                     ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.049      ; 0.746      ;
; 0.485 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_ojc:wrptr_g1p|counter4a2                     ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_ojc:wrptr_g1p|counter4a2                     ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.049      ; 0.746      ;
; 0.485 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_ojc:wrptr_g1p|counter4a3                     ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_ojc:wrptr_g1p|counter4a3                     ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.049      ; 0.746      ;
; 0.485 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_ojc:wrptr_g1p|counter4a4                     ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_ojc:wrptr_g1p|counter4a4                     ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.049      ; 0.746      ;
; 0.485 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_ojc:wrptr_g1p|counter4a5                     ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_ojc:wrptr_g1p|counter4a5                     ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.049      ; 0.746      ;
; 0.485 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_ojc:wrptr_g1p|counter4a7                     ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_ojc:wrptr_g1p|counter4a7                     ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.049      ; 0.746      ;
; 0.485 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_ojc:wrptr_g1p|counter4a8                     ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_ojc:wrptr_g1p|counter4a8                     ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.049      ; 0.746      ;
; 0.485 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_ojc:wrptr_g1p|counter4a6                     ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_ojc:wrptr_g1p|counter4a6                     ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.049      ; 0.746      ;
; 0.485 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_ojc:wrptr_g1p|counter4a9                     ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_ojc:wrptr_g1p|counter4a9                     ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.049      ; 0.746      ;
; 0.485 ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_ojc:wrptr_g1p|counter4a0                       ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_ojc:wrptr_g1p|counter4a0                       ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.049      ; 0.746      ;
; 0.485 ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_ojc:wrptr_g1p|counter4a2                       ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_ojc:wrptr_g1p|counter4a2                       ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.049      ; 0.746      ;
; 0.485 ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_ojc:wrptr_g1p|counter4a3                       ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_ojc:wrptr_g1p|counter4a3                       ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.049      ; 0.746      ;
; 0.485 ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_ojc:wrptr_g1p|counter4a4                       ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_ojc:wrptr_g1p|counter4a4                       ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.049      ; 0.746      ;
; 0.485 ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_ojc:wrptr_g1p|counter4a5                       ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_ojc:wrptr_g1p|counter4a5                       ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.049      ; 0.746      ;
; 0.485 ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_ojc:wrptr_g1p|counter4a7                       ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_ojc:wrptr_g1p|counter4a7                       ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.049      ; 0.746      ;
; 0.485 ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_ojc:wrptr_g1p|counter4a9                       ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_ojc:wrptr_g1p|counter4a9                       ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.049      ; 0.746      ;
; 0.485 ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_ojc:wrptr_g1p|counter4a1                       ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_ojc:wrptr_g1p|counter4a1                       ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.049      ; 0.746      ;
; 0.485 ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_ojc:wrptr_g1p|counter4a6                       ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_ojc:wrptr_g1p|counter4a6                       ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.049      ; 0.746      ;
; 0.485 ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_ojc:wrptr_g1p|counter4a8                       ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_ojc:wrptr_g1p|counter4a8                       ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.049      ; 0.746      ;
; 0.488 ; receiver:receiver_rx2_inst|varcic:varcic_inst_I1|cic_integrator:cic_stages[4].cic_integrator_inst|out_data[14]                     ; receiver:receiver_rx2_inst|varcic:varcic_inst_I1|cic_comb:cic_stages[0].cic_comb_inst|prev_data[14]                                ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.783      ; 1.483      ;
; 0.489 ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_ojc:wrptr_g1p|counter4a1                       ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_ojc:wrptr_g1p|sub_parity6a[0]                  ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.117      ; 0.818      ;
; 0.492 ; receiver:receiver_rx2_inst|varcic:varcic_inst_I1|cic_comb:cic_stages[2].cic_comb_inst|out_data[35]                                 ; receiver:receiver_rx2_inst|varcic:varcic_inst_I1|cic_comb:cic_stages[3].cic_comb_inst|prev_data[35]                                ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.297      ; 1.001      ;
; 0.493 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_ojc:wrptr_g1p|counter4a5                     ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_ojc:wrptr_g1p|sub_parity6a[1]                ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.106      ; 0.811      ;
; 0.497 ; agc_delaycnt[0]                                                                                                                    ; agc_delaycnt[0]                                                                                                                    ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.049      ; 0.758      ;
; 0.500 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_ojc:wrptr_g1p|counter4a1                     ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_ojc:wrptr_g1p|sub_parity6a[0]                ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.106      ; 0.818      ;
; 0.504 ; receiver:receiver_rx2_inst|varcic:varcic_inst_Q1|cic_integrator:cic_stages[0].cic_integrator_inst|out_data[38]                     ; receiver:receiver_rx2_inst|varcic:varcic_inst_Q1|cic_integrator:cic_stages[1].cic_integrator_inst|out_data[38]                     ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.322      ; 1.038      ;
; 0.509 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|a_graycounter_u57:rdptr_g1p|sub_parity3a[1]                  ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|a_graycounter_u57:rdptr_g1p|parity2                          ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.057      ; 0.778      ;
; 0.510 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_ojc:wrptr_g1p|sub_parity6a[0]                ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_ojc:wrptr_g1p|parity5                        ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.055      ; 0.777      ;
; 0.514 ; receiver:receiver_rx2_inst|varcic:varcic_inst_I1|cic_comb:cic_stages[0].cic_comb_inst|out_data[26]                                 ; receiver:receiver_rx2_inst|varcic:varcic_inst_I1|cic_comb:cic_stages[1].cic_comb_inst|prev_data[26]                                ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.514      ; 1.240      ;
; 0.516 ; receiver:receiver_rx2_inst|varcic:varcic_inst_I1|cic_comb:cic_stages[2].cic_comb_inst|out_data[38]                                 ; receiver:receiver_rx2_inst|varcic:varcic_inst_I1|cic_comb:cic_stages[3].cic_comb_inst|prev_data[38]                                ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.297      ; 1.025      ;
; 0.518 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|a_graycounter_u57:rdptr_g1p|counter1a3                       ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|rdptr_g[3]                                                   ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.106      ; 0.836      ;
; 0.520 ; receiver:receiver_rx2_inst|varcic:varcic_inst_I1|cic_comb:cic_stages[1].cic_comb_inst|out_data[27]                                 ; receiver:receiver_rx2_inst|varcic:varcic_inst_I1|cic_comb:cic_stages[2].cic_comb_inst|prev_data[27]                                ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.534      ; 1.266      ;
; 0.520 ; receiver:receiver_rx2_inst|varcic:varcic_inst_I1|cic_comb:cic_stages[0].cic_comb_inst|out_data[16]                                 ; receiver:receiver_rx2_inst|varcic:varcic_inst_I1|cic_comb:cic_stages[1].cic_comb_inst|prev_data[16]                                ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.514      ; 1.246      ;
; 0.521 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_ojc:wrptr_g1p|counter4a1                     ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|wrptr_g[1]                                                 ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.106      ; 0.839      ;
; 0.521 ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|alt_synch_pipe_5md:ws_dgrp|dffpipe_4f9:dffpipe8|dffe11a[1]   ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|alt_synch_pipe_5md:ws_dgrp|dffpipe_4f9:dffpipe8|dffe12a[1]   ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.060      ; 0.793      ;
; 0.521 ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|alt_synch_pipe_5md:ws_dgrp|dffpipe_4f9:dffpipe8|dffe14a[0]   ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|alt_synch_pipe_5md:ws_dgrp|dffpipe_4f9:dffpipe8|dffe15a[0]   ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.060      ; 0.793      ;
; 0.521 ; receiver:receiver_inst|cordic:cordic_inst|Z[9][5]                                                                                  ; receiver:receiver_inst|cordic:cordic_inst|Z[10][5]                                                                                 ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.054      ; 0.787      ;
; 0.521 ; receiver:receiver_rx2_inst|varcic:varcic_inst_I1|cic_comb:cic_stages[1].cic_comb_inst|out_data[38]                                 ; receiver:receiver_rx2_inst|varcic:varcic_inst_I1|cic_comb:cic_stages[2].cic_comb_inst|out_data[38]                                 ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.534      ; 1.267      ;
; 0.522 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|alt_synch_pipe_5md:ws_dgrp|dffpipe_4f9:dffpipe8|dffe9a[0]  ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|alt_synch_pipe_5md:ws_dgrp|dffpipe_4f9:dffpipe8|dffe10a[0] ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.059      ; 0.793      ;
; 0.522 ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|alt_synch_pipe_5md:ws_dgrp|dffpipe_4f9:dffpipe8|dffe15a[1]   ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|alt_synch_pipe_5md:ws_dgrp|dffpipe_4f9:dffpipe8|dffe16a[1]   ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.060      ; 0.794      ;
; 0.522 ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|alt_synch_pipe_5md:ws_dgrp|dffpipe_4f9:dffpipe8|dffe13a[0]   ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|alt_synch_pipe_5md:ws_dgrp|dffpipe_4f9:dffpipe8|dffe14a[0]   ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.060      ; 0.794      ;
; 0.522 ; receiver:receiver_rx2_inst|varcic:varcic_inst_I1|cic_comb:cic_stages[1].cic_comb_inst|out_data[31]                                 ; receiver:receiver_rx2_inst|varcic:varcic_inst_I1|cic_comb:cic_stages[2].cic_comb_inst|prev_data[31]                                ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.534      ; 1.268      ;
; 0.522 ; receiver:receiver_rx2_inst|varcic:varcic_inst_I1|cic_comb:cic_stages[1].cic_comb_inst|out_data[22]                                 ; receiver:receiver_rx2_inst|varcic:varcic_inst_I1|cic_comb:cic_stages[2].cic_comb_inst|prev_data[22]                                ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.514      ; 1.248      ;
; 0.522 ; receiver:receiver_rx2_inst|cordic:cordic_inst|Z[0][1]                                                                              ; receiver:receiver_rx2_inst|cordic:cordic_inst|Z[1][1]                                                                              ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.059      ; 0.793      ;
; 0.523 ; transmitter:transmitter_inst|counter[26]                                                                                           ; transmitter:transmitter_inst|counter[26]                                                                                           ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.049      ; 0.784      ;
; 0.523 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|a_graycounter_u57:rdptr_g1p|counter1a2                       ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|altsyncram_3l31:fifo_ram|ram_block3a20~portb_address_reg0    ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.413      ; 1.190      ;
; 0.523 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|alt_synch_pipe_5md:ws_dgrp|dffpipe_4f9:dffpipe8|dffe15a[6] ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|alt_synch_pipe_5md:ws_dgrp|dffpipe_4f9:dffpipe8|dffe16a[6] ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.058      ; 0.793      ;
; 0.523 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|alt_synch_pipe_5md:ws_dgrp|dffpipe_4f9:dffpipe8|dffe12a[1] ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|alt_synch_pipe_5md:ws_dgrp|dffpipe_4f9:dffpipe8|dffe13a[1] ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.059      ; 0.794      ;
; 0.523 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|alt_synch_pipe_5md:ws_dgrp|dffpipe_4f9:dffpipe8|dffe15a[0] ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|alt_synch_pipe_5md:ws_dgrp|dffpipe_4f9:dffpipe8|dffe16a[0] ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.059      ; 0.794      ;
; 0.523 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|alt_synch_pipe_5md:ws_dgrp|dffpipe_4f9:dffpipe8|dffe14a[0] ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|alt_synch_pipe_5md:ws_dgrp|dffpipe_4f9:dffpipe8|dffe15a[0] ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.059      ; 0.794      ;
; 0.523 ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|alt_synch_pipe_5md:ws_dgrp|dffpipe_4f9:dffpipe8|dffe11a[2]   ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|alt_synch_pipe_5md:ws_dgrp|dffpipe_4f9:dffpipe8|dffe12a[2]   ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.058      ; 0.793      ;
; 0.523 ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|alt_synch_pipe_5md:ws_dgrp|dffpipe_4f9:dffpipe8|dffe13a[1]   ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|alt_synch_pipe_5md:ws_dgrp|dffpipe_4f9:dffpipe8|dffe14a[1]   ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.060      ; 0.795      ;
; 0.523 ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|alt_synch_pipe_5md:ws_dgrp|dffpipe_4f9:dffpipe8|dffe10a[0]   ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|alt_synch_pipe_5md:ws_dgrp|dffpipe_4f9:dffpipe8|dffe11a[0]   ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.060      ; 0.795      ;
; 0.523 ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|alt_synch_pipe_5md:ws_dgrp|dffpipe_4f9:dffpipe8|dffe9a[0]    ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|alt_synch_pipe_5md:ws_dgrp|dffpipe_4f9:dffpipe8|dffe10a[0]   ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.060      ; 0.795      ;
; 0.523 ; transmitter:transmitter_inst|cpl_cordic:cordic_inst|Z[8][0]                                                                        ; transmitter:transmitter_inst|cpl_cordic:cordic_inst|Z[9][0]                                                                        ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.058      ; 0.793      ;
; 0.523 ; receiver:receiver_rx2_inst|varcic:varcic_inst_I1|cic_comb:cic_stages[1].cic_comb_inst|out_data[38]                                 ; receiver:receiver_rx2_inst|varcic:varcic_inst_I1|cic_comb:cic_stages[2].cic_comb_inst|prev_data[38]                                ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.534      ; 1.269      ;
; 0.524 ; receiver:receiver_inst|cic:cic_inst_I2|sample_no[15]                                                                               ; receiver:receiver_inst|cic:cic_inst_I2|sample_no[15]                                                                               ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.049      ; 0.785      ;
; 0.524 ; transmitter:transmitter_inst|FirInterp8_1024:fi|counter[9]                                                                         ; transmitter:transmitter_inst|FirInterp8_1024:fi|counter[9]                                                                         ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.049      ; 0.785      ;
; 0.524 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|alt_synch_pipe_5md:ws_dgrp|dffpipe_4f9:dffpipe8|dffe9a[8]  ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|alt_synch_pipe_5md:ws_dgrp|dffpipe_4f9:dffpipe8|dffe10a[8] ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.058      ; 0.794      ;
; 0.524 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|alt_synch_pipe_5md:ws_dgrp|dffpipe_4f9:dffpipe8|dffe14a[7] ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|alt_synch_pipe_5md:ws_dgrp|dffpipe_4f9:dffpipe8|dffe15a[7] ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.058      ; 0.794      ;
; 0.524 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|alt_synch_pipe_5md:ws_dgrp|dffpipe_4f9:dffpipe8|dffe11a[7] ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|alt_synch_pipe_5md:ws_dgrp|dffpipe_4f9:dffpipe8|dffe12a[7] ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.058      ; 0.794      ;
+-------+------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'clk_10mhz'                                                                                                                                               ;
+-------+----------------------------------------------------+----------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                          ; To Node                                            ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+----------------------------------------------------+----------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 0.454 ; ad9866:ad9866_inst|sen_n                           ; ad9866:ad9866_inst|sen_n                           ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; ad9866:ad9866_inst|dut2_state.1                    ; ad9866:ad9866_inst|dut2_state.1                    ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; ad9866:ad9866_inst|dut2_bitcount[3]                ; ad9866:ad9866_inst|dut2_bitcount[3]                ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; ad9866:ad9866_inst|dut2_bitcount[2]                ; ad9866:ad9866_inst|dut2_bitcount[2]                ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; ad9866:ad9866_inst|dut2_bitcount[1]                ; ad9866:ad9866_inst|dut2_bitcount[1]                ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.080      ; 0.746      ;
; 0.455 ; reset_handler:reset_handler_inst|reset_counter[0]  ; reset_handler:reset_handler_inst|reset_counter[0]  ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.079      ; 0.746      ;
; 0.466 ; ad9866:ad9866_inst|dut2_bitcount[0]                ; ad9866:ad9866_inst|dut2_bitcount[0]                ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.080      ; 0.758      ;
; 0.503 ; ad9866:ad9866_inst|dut2_data[14]                   ; ad9866:ad9866_inst|dut2_data[15]                   ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.080      ; 0.795      ;
; 0.503 ; ad9866:ad9866_inst|dut2_data[13]                   ; ad9866:ad9866_inst|dut2_data[14]                   ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.080      ; 0.795      ;
; 0.503 ; ad9866:ad9866_inst|dut2_bitcount[1]                ; ad9866:ad9866_inst|dut2_bitcount[2]                ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.080      ; 0.795      ;
; 0.510 ; ad9866:ad9866_inst|dut2_bitcount[0]                ; ad9866:ad9866_inst|dut2_bitcount[1]                ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.080      ; 0.802      ;
; 0.699 ; ad9866:ad9866_inst|dut2_data[8]                    ; ad9866:ad9866_inst|dut2_data[9]                    ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.080      ; 0.991      ;
; 0.699 ; ad9866:ad9866_inst|dut2_data[6]                    ; ad9866:ad9866_inst|dut2_data[7]                    ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.080      ; 0.991      ;
; 0.699 ; ad9866:ad9866_inst|dut2_data[2]                    ; ad9866:ad9866_inst|dut2_data[3]                    ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.080      ; 0.991      ;
; 0.700 ; ad9866:ad9866_inst|dut2_data[9]                    ; ad9866:ad9866_inst|dut2_data[10]                   ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.080      ; 0.992      ;
; 0.700 ; ad9866:ad9866_inst|dut2_data[1]                    ; ad9866:ad9866_inst|dut2_data[2]                    ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.080      ; 0.992      ;
; 0.701 ; ad9866:ad9866_inst|dut2_data[7]                    ; ad9866:ad9866_inst|dut2_data[8]                    ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.080      ; 0.993      ;
; 0.701 ; ad9866:ad9866_inst|dut2_data[0]                    ; ad9866:ad9866_inst|dut2_data[1]                    ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.080      ; 0.993      ;
; 0.702 ; ad9866:ad9866_inst|dut2_data[3]                    ; ad9866:ad9866_inst|dut2_data[4]                    ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.080      ; 0.994      ;
; 0.703 ; ad9866:ad9866_inst|dut2_data[4]                    ; ad9866:ad9866_inst|dut2_data[5]                    ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.080      ; 0.995      ;
; 0.736 ; counter[11]                                        ; counter[11]                                        ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.080      ; 1.028      ;
; 0.736 ; counter[9]                                         ; counter[9]                                         ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.080      ; 1.028      ;
; 0.736 ; counter[7]                                         ; counter[7]                                         ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.080      ; 1.028      ;
; 0.737 ; counter[1]                                         ; counter[1]                                         ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.080      ; 1.029      ;
; 0.738 ; counter[15]                                        ; counter[15]                                        ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.079      ; 1.029      ;
; 0.739 ; counter[17]                                        ; counter[17]                                        ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.079      ; 1.030      ;
; 0.739 ; counter[13]                                        ; counter[13]                                        ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.079      ; 1.030      ;
; 0.739 ; counter[5]                                         ; counter[5]                                         ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.080      ; 1.031      ;
; 0.739 ; counter[3]                                         ; counter[3]                                         ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.080      ; 1.031      ;
; 0.739 ; counter[2]                                         ; counter[2]                                         ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.080      ; 1.031      ;
; 0.740 ; counter[12]                                        ; counter[12]                                        ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.079      ; 1.031      ;
; 0.740 ; counter[10]                                        ; counter[10]                                        ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.080      ; 1.032      ;
; 0.740 ; counter[8]                                         ; counter[8]                                         ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.080      ; 1.032      ;
; 0.741 ; counter[21]                                        ; counter[21]                                        ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.079      ; 1.032      ;
; 0.741 ; counter[19]                                        ; counter[19]                                        ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.079      ; 1.032      ;
; 0.741 ; counter[18]                                        ; counter[18]                                        ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.079      ; 1.032      ;
; 0.741 ; counter[14]                                        ; counter[14]                                        ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.079      ; 1.032      ;
; 0.741 ; counter[6]                                         ; counter[6]                                         ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.080      ; 1.033      ;
; 0.741 ; counter[4]                                         ; counter[4]                                         ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.080      ; 1.033      ;
; 0.742 ; ad9866:ad9866_inst|dut2_data[12]                   ; ad9866:ad9866_inst|dut2_data[13]                   ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.080      ; 1.034      ;
; 0.742 ; counter[16]                                        ; counter[16]                                        ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.079      ; 1.033      ;
; 0.743 ; counter[20]                                        ; counter[20]                                        ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.079      ; 1.034      ;
; 0.745 ; reset_handler:reset_handler_inst|reset_counter[12] ; reset_handler:reset_handler_inst|reset_counter[12] ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.080      ; 1.037      ;
; 0.747 ; reset_handler:reset_handler_inst|reset_counter[18] ; reset_handler:reset_handler_inst|reset_counter[18] ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.080      ; 1.039      ;
; 0.747 ; reset_handler:reset_handler_inst|reset_counter[16] ; reset_handler:reset_handler_inst|reset_counter[16] ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.080      ; 1.039      ;
; 0.747 ; reset_handler:reset_handler_inst|reset_counter[15] ; reset_handler:reset_handler_inst|reset_counter[15] ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.080      ; 1.039      ;
; 0.747 ; reset_handler:reset_handler_inst|reset_counter[14] ; reset_handler:reset_handler_inst|reset_counter[14] ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.080      ; 1.039      ;
; 0.747 ; reset_handler:reset_handler_inst|reset_counter[2]  ; reset_handler:reset_handler_inst|reset_counter[2]  ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.079      ; 1.038      ;
; 0.747 ; reset_handler:reset_handler_inst|reset_counter[8]  ; reset_handler:reset_handler_inst|reset_counter[8]  ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.079      ; 1.038      ;
; 0.748 ; reset_handler:reset_handler_inst|reset_counter[17] ; reset_handler:reset_handler_inst|reset_counter[17] ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.080      ; 1.040      ;
; 0.748 ; reset_handler:reset_handler_inst|reset_counter[13] ; reset_handler:reset_handler_inst|reset_counter[13] ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.080      ; 1.040      ;
; 0.748 ; reset_handler:reset_handler_inst|reset_counter[11] ; reset_handler:reset_handler_inst|reset_counter[11] ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.079      ; 1.039      ;
; 0.748 ; reset_handler:reset_handler_inst|reset_counter[10] ; reset_handler:reset_handler_inst|reset_counter[10] ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.079      ; 1.039      ;
; 0.748 ; reset_handler:reset_handler_inst|reset_counter[6]  ; reset_handler:reset_handler_inst|reset_counter[6]  ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.079      ; 1.039      ;
; 0.748 ; reset_handler:reset_handler_inst|reset_counter[7]  ; reset_handler:reset_handler_inst|reset_counter[7]  ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.079      ; 1.039      ;
; 0.748 ; reset_handler:reset_handler_inst|reset_counter[9]  ; reset_handler:reset_handler_inst|reset_counter[9]  ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.079      ; 1.039      ;
; 0.749 ; reset_handler:reset_handler_inst|reset_counter[22] ; reset_handler:reset_handler_inst|reset_counter[22] ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.080      ; 1.041      ;
; 0.750 ; reset_handler:reset_handler_inst|reset_counter[23] ; reset_handler:reset_handler_inst|reset_counter[23] ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.080      ; 1.042      ;
; 0.750 ; reset_handler:reset_handler_inst|reset_counter[21] ; reset_handler:reset_handler_inst|reset_counter[21] ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.080      ; 1.042      ;
; 0.751 ; reset_handler:reset_handler_inst|reset_counter[19] ; reset_handler:reset_handler_inst|reset_counter[19] ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.080      ; 1.043      ;
; 0.751 ; reset_handler:reset_handler_inst|reset_counter[3]  ; reset_handler:reset_handler_inst|reset_counter[3]  ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.079      ; 1.042      ;
; 0.751 ; reset_handler:reset_handler_inst|reset_counter[5]  ; reset_handler:reset_handler_inst|reset_counter[5]  ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.079      ; 1.042      ;
; 0.763 ; counter[0]                                         ; counter[0]                                         ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.080      ; 1.055      ;
; 0.765 ; counter[23]                                        ; counter[23]                                        ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.079      ; 1.056      ;
; 0.765 ; reset_handler:reset_handler_inst|reset_counter[20] ; reset_handler:reset_handler_inst|reset_counter[20] ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.080      ; 1.057      ;
; 0.765 ; reset_handler:reset_handler_inst|reset_counter[4]  ; reset_handler:reset_handler_inst|reset_counter[4]  ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.079      ; 1.056      ;
; 0.767 ; counter[22]                                        ; counter[22]                                        ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.079      ; 1.058      ;
; 0.768 ; reset_handler:reset_handler_inst|reset_counter[1]  ; reset_handler:reset_handler_inst|reset_counter[1]  ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.079      ; 1.059      ;
; 0.768 ; reset_handler:reset_handler_inst|reset_counter[0]  ; reset_handler:reset_handler_inst|reset_counter[1]  ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.079      ; 1.059      ;
; 0.793 ; ad9866:ad9866_inst|dut1_pc[2]                      ; ad9866:ad9866_inst|dut1_pc[2]                      ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.080      ; 1.085      ;
; 0.799 ; ad9866:ad9866_inst|dut1_pc[0]                      ; ad9866:ad9866_inst|dut1_pc[0]                      ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.080      ; 1.091      ;
; 0.805 ; ad9866:ad9866_inst|dut1_pc[5]                      ; ad9866:ad9866_inst|dut1_pc[5]                      ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.080      ; 1.097      ;
; 0.816 ; ad9866:ad9866_inst|dut1_pc[1]                      ; ad9866:ad9866_inst|dut1_pc[1]                      ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.080      ; 1.108      ;
; 0.816 ; ad9866:ad9866_inst|dut2_bitcount[0]                ; ad9866:ad9866_inst|dut2_bitcount[2]                ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.080      ; 1.108      ;
; 0.818 ; ad9866:ad9866_inst|dut1_pc[4]                      ; ad9866:ad9866_inst|dut1_pc[4]                      ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.080      ; 1.110      ;
; 0.831 ; ad9866:ad9866_inst|dut1_pc[3]                      ; ad9866:ad9866_inst|dut1_pc[3]                      ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.080      ; 1.123      ;
; 0.891 ; ad9866:ad9866_inst|dut2_bitcount[0]                ; ad9866:ad9866_inst|dut2_bitcount[3]                ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.080      ; 1.183      ;
; 0.906 ; ad9866:ad9866_inst|dut2_data[10]                   ; ad9866:ad9866_inst|dut2_data[11]                   ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.081      ; 1.199      ;
; 0.908 ; ad9866:ad9866_inst|dut2_data[11]                   ; ad9866:ad9866_inst|dut2_data[12]                   ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.079      ; 1.199      ;
; 0.936 ; ad9866:ad9866_inst|sen_n                           ; ad9866:ad9866_inst|dut2_state.1                    ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.080      ; 1.228      ;
; 1.013 ; ad9866:ad9866_inst|dut2_state.1                    ; ad9866:ad9866_inst|sen_n                           ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.080      ; 1.305      ;
; 1.014 ; ad9866:ad9866_inst|dut2_bitcount[2]                ; ad9866:ad9866_inst|dut2_bitcount[3]                ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.080      ; 1.306      ;
; 1.071 ; reset_handler:reset_handler_inst|reset_counter[22] ; reset_handler:reset_handler_inst|reset             ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.080      ; 1.363      ;
; 1.077 ; ad9866:ad9866_inst|dut2_state.1                    ; ad9866:ad9866_inst|dut2_bitcount[0]                ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.082      ; 1.371      ;
; 1.091 ; counter[9]                                         ; counter[10]                                        ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.080      ; 1.383      ;
; 1.091 ; counter[7]                                         ; counter[8]                                         ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.080      ; 1.383      ;
; 1.092 ; counter[1]                                         ; counter[2]                                         ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.080      ; 1.384      ;
; 1.093 ; counter[13]                                        ; counter[14]                                        ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.079      ; 1.384      ;
; 1.093 ; counter[5]                                         ; counter[6]                                         ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.080      ; 1.385      ;
; 1.093 ; counter[3]                                         ; counter[4]                                         ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.080      ; 1.385      ;
; 1.093 ; counter[15]                                        ; counter[16]                                        ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.079      ; 1.384      ;
; 1.094 ; counter[11]                                        ; counter[12]                                        ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.077      ; 1.383      ;
; 1.094 ; counter[17]                                        ; counter[18]                                        ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.079      ; 1.385      ;
; 1.095 ; counter[19]                                        ; counter[20]                                        ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.079      ; 1.386      ;
; 1.095 ; counter[21]                                        ; counter[22]                                        ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.079      ; 1.386      ;
; 1.099 ; reset_handler:reset_handler_inst|reset_counter[12] ; reset_handler:reset_handler_inst|reset_counter[13] ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.080      ; 1.391      ;
; 1.100 ; counter[2]                                         ; counter[3]                                         ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.080      ; 1.392      ;
; 1.101 ; reset_handler:reset_handler_inst|reset_counter[14] ; reset_handler:reset_handler_inst|reset_counter[15] ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.080      ; 1.393      ;
; 1.101 ; reset_handler:reset_handler_inst|reset_counter[16] ; reset_handler:reset_handler_inst|reset_counter[17] ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.080      ; 1.393      ;
; 1.101 ; reset_handler:reset_handler_inst|reset_counter[8]  ; reset_handler:reset_handler_inst|reset_counter[9]  ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.079      ; 1.392      ;
+-------+----------------------------------------------------+----------------------------------------------------+--------------+-------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'spi_ce1'                                                                                                                                                                                                                                                                                                               ;
+-------+-----------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                         ; To Node                                                                                                                           ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 0.454 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter1a0                    ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter1a0                    ; spi_ce1      ; spi_ce1     ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter1a5                    ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter1a5                    ; spi_ce1      ; spi_ce1     ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter1a4                    ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter1a4                    ; spi_ce1      ; spi_ce1     ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter1a3                    ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter1a3                    ; spi_ce1      ; spi_ce1     ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter1a2                    ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter1a2                    ; spi_ce1      ; spi_ce1     ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter1a1                    ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter1a1                    ; spi_ce1      ; spi_ce1     ; 0.000        ; 0.080      ; 0.746      ;
; 0.456 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter1a9                    ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter1a9                    ; spi_ce1      ; spi_ce1     ; 0.000        ; 0.078      ; 0.746      ;
; 0.510 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|parity2                       ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter1a0                    ; spi_ce1      ; spi_ce1     ; 0.000        ; 0.080      ; 0.802      ;
; 0.510 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|parity2                       ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter1a1                    ; spi_ce1      ; spi_ce1     ; 0.000        ; 0.080      ; 0.802      ;
; 0.626 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|sub_parity3a[0]               ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|parity2                       ; spi_ce1      ; spi_ce1     ; 0.000        ; 0.080      ; 0.918      ;
; 0.727 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter1a8                    ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|rdptr_g[8]                                                ; spi_ce1      ; spi_ce1     ; 0.000        ; 0.078      ; 1.017      ;
; 0.741 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|sub_parity3a[2]               ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|parity2                       ; spi_ce1      ; spi_ce1     ; 0.000        ; 0.080      ; 1.033      ;
; 0.742 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|sub_parity3a[1]               ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|parity2                       ; spi_ce1      ; spi_ce1     ; 0.000        ; 0.080      ; 1.034      ;
; 0.764 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter1a5                    ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|sub_parity3a[1]               ; spi_ce1      ; spi_ce1     ; 0.000        ; 0.080      ; 1.056      ;
; 0.785 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter1a4                    ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|sub_parity3a[1]               ; spi_ce1      ; spi_ce1     ; 0.000        ; 0.080      ; 1.077      ;
; 0.786 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter1a1                    ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|sub_parity3a[0]               ; spi_ce1      ; spi_ce1     ; 0.000        ; 0.080      ; 1.078      ;
; 0.786 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter1a0                    ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|sub_parity3a[0]               ; spi_ce1      ; spi_ce1     ; 0.000        ; 0.080      ; 1.078      ;
; 0.801 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter1a2                    ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter1a3                    ; spi_ce1      ; spi_ce1     ; 0.000        ; 0.080      ; 1.093      ;
; 0.804 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter1a2                    ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|sub_parity3a[0]               ; spi_ce1      ; spi_ce1     ; 0.000        ; 0.080      ; 1.096      ;
; 0.804 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter1a2                    ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter1a4                    ; spi_ce1      ; spi_ce1     ; 0.000        ; 0.080      ; 1.096      ;
; 0.816 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter1a4                    ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|altsyncram_vi31:fifo_ram|ram_block7a0~portb_address_reg0  ; spi_ce1      ; spi_ce1     ; 0.000        ; 0.441      ; 1.511      ;
; 0.839 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter1a2                    ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|altsyncram_vi31:fifo_ram|ram_block7a0~portb_address_reg0  ; spi_ce1      ; spi_ce1     ; 0.000        ; 0.441      ; 1.534      ;
; 0.904 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter1a3                    ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|sub_parity3a[0]               ; spi_ce1      ; spi_ce1     ; 0.000        ; 0.080      ; 1.196      ;
; 0.921 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter1a2                    ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter1a5                    ; spi_ce1      ; spi_ce1     ; 0.000        ; 0.080      ; 1.213      ;
; 0.941 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter1a1                    ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter1a4                    ; spi_ce1      ; spi_ce1     ; 0.000        ; 0.080      ; 1.233      ;
; 0.943 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter1a1                    ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter1a3                    ; spi_ce1      ; spi_ce1     ; 0.000        ; 0.080      ; 1.235      ;
; 1.017 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter1a7                    ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|rdptr_g[7]                                                ; spi_ce1      ; spi_ce1     ; 0.000        ; 0.078      ; 1.307      ;
; 1.038 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter1a6                    ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|altsyncram_vi31:fifo_ram|ram_block7a0~portb_address_reg0  ; spi_ce1      ; spi_ce1     ; 0.000        ; 0.474      ; 1.766      ;
; 1.039 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter1a3                    ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter1a4                    ; spi_ce1      ; spi_ce1     ; 0.000        ; 0.080      ; 1.331      ;
; 1.063 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter1a3                    ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|altsyncram_vi31:fifo_ram|ram_block7a0~portb_address_reg0  ; spi_ce1      ; spi_ce1     ; 0.000        ; 0.441      ; 1.758      ;
; 1.072 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter1a6                    ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|altsyncram_vi31:fifo_ram|ram_block7a30~portb_address_reg0 ; spi_ce1      ; spi_ce1     ; 0.000        ; 0.457      ; 1.783      ;
; 1.108 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter1a0                    ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter1a1                    ; spi_ce1      ; spi_ce1     ; 0.000        ; 0.080      ; 1.400      ;
; 1.146 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter1a7                    ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|altsyncram_vi31:fifo_ram|ram_block7a0~portb_address_reg0  ; spi_ce1      ; spi_ce1     ; 0.000        ; 0.474      ; 1.874      ;
; 1.149 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter1a5                    ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|altsyncram_vi31:fifo_ram|ram_block7a12~portb_address_reg0 ; spi_ce1      ; spi_ce1     ; 0.000        ; 0.424      ; 1.827      ;
; 1.152 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter1a4                    ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|altsyncram_vi31:fifo_ram|ram_block7a12~portb_address_reg0 ; spi_ce1      ; spi_ce1     ; 0.000        ; 0.424      ; 1.830      ;
; 1.153 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter1a7                    ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|altsyncram_vi31:fifo_ram|ram_block7a12~portb_address_reg0 ; spi_ce1      ; spi_ce1     ; 0.000        ; 0.457      ; 1.864      ;
; 1.181 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter1a1                    ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter1a2                    ; spi_ce1      ; spi_ce1     ; 0.000        ; 0.080      ; 1.473      ;
; 1.184 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter1a2                    ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|altsyncram_vi31:fifo_ram|ram_block7a30~portb_address_reg0 ; spi_ce1      ; spi_ce1     ; 0.000        ; 0.424      ; 1.862      ;
; 1.186 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter1a9                    ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|rdptr_g[9]                                                ; spi_ce1      ; spi_ce1     ; 0.000        ; 0.077      ; 1.475      ;
; 1.204 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter1a2                    ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|altsyncram_vi31:fifo_ram|ram_block7a12~portb_address_reg0 ; spi_ce1      ; spi_ce1     ; 0.000        ; 0.424      ; 1.882      ;
; 1.215 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter1a7                    ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|altsyncram_vi31:fifo_ram|ram_block7a30~portb_address_reg0 ; spi_ce1      ; spi_ce1     ; 0.000        ; 0.457      ; 1.926      ;
; 1.230 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter1a4                    ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter1a5                    ; spi_ce1      ; spi_ce1     ; 0.000        ; 0.080      ; 1.522      ;
; 1.270 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter1a0                    ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter1a4                    ; spi_ce1      ; spi_ce1     ; 0.000        ; 0.080      ; 1.562      ;
; 1.270 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter1a0                    ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter1a3                    ; spi_ce1      ; spi_ce1     ; 0.000        ; 0.080      ; 1.562      ;
; 1.282 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter1a3                    ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter1a5                    ; spi_ce1      ; spi_ce1     ; 0.000        ; 0.080      ; 1.574      ;
; 1.287 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|parity2                       ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter1a4                    ; spi_ce1      ; spi_ce1     ; 0.000        ; 0.080      ; 1.579      ;
; 1.289 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|parity2                       ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter1a3                    ; spi_ce1      ; spi_ce1     ; 0.000        ; 0.080      ; 1.581      ;
; 1.295 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter1a6                    ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|sub_parity3a[1]               ; spi_ce1      ; spi_ce1     ; 0.000        ; 0.113      ; 1.620      ;
; 1.335 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter1a7                    ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter1a9                    ; spi_ce1      ; spi_ce1     ; 0.000        ; 0.079      ; 1.626      ;
; 1.405 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter1a6                    ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|altsyncram_vi31:fifo_ram|ram_block7a12~portb_address_reg0 ; spi_ce1      ; spi_ce1     ; 0.000        ; 0.457      ; 2.116      ;
; 1.431 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter1a0                    ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter1a2                    ; spi_ce1      ; spi_ce1     ; 0.000        ; 0.080      ; 1.723      ;
; 1.434 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter1a7                    ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|sub_parity3a[1]               ; spi_ce1      ; spi_ce1     ; 0.000        ; 0.113      ; 1.759      ;
; 1.462 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|parity2                       ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter1a2                    ; spi_ce1      ; spi_ce1     ; 0.000        ; 0.080      ; 1.754      ;
; 1.468 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter1a1                    ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|altsyncram_vi31:fifo_ram|ram_block7a12~portb_address_reg0 ; spi_ce1      ; spi_ce1     ; 0.000        ; 0.424      ; 2.146      ;
; 1.476 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter1a3                    ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|altsyncram_vi31:fifo_ram|ram_block7a30~portb_address_reg0 ; spi_ce1      ; spi_ce1     ; 0.000        ; 0.424      ; 2.154      ;
; 1.496 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter1a2                    ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|rdptr_g[2]                                                ; spi_ce1      ; spi_ce1     ; 0.000        ; 0.045      ; 1.753      ;
; 1.514 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter1a6                    ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|rdptr_g[6]                                                ; spi_ce1      ; spi_ce1     ; 0.000        ; 0.077      ; 1.803      ;
; 1.517 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter1a1                    ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|altsyncram_vi31:fifo_ram|ram_block7a30~portb_address_reg0 ; spi_ce1      ; spi_ce1     ; 0.000        ; 0.424      ; 2.195      ;
; 1.712 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter1a1                    ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|rdptr_g[1]                                                ; spi_ce1      ; spi_ce1     ; 0.000        ; 0.043      ; 1.967      ;
; 1.727 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter1a0                    ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|altsyncram_vi31:fifo_ram|ram_block7a30~portb_address_reg0 ; spi_ce1      ; spi_ce1     ; 0.000        ; 0.424      ; 2.405      ;
; 1.730 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter1a5                    ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|rdptr_g[5]                                                ; spi_ce1      ; spi_ce1     ; 0.000        ; 0.041      ; 1.983      ;
; 1.744 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter1a4                    ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|rdptr_g[4]                                                ; spi_ce1      ; spi_ce1     ; 0.000        ; 0.043      ; 1.999      ;
; 1.760 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter1a3                    ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|altsyncram_vi31:fifo_ram|ram_block7a12~portb_address_reg0 ; spi_ce1      ; spi_ce1     ; 0.000        ; 0.424      ; 2.438      ;
; 1.772 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter1a3                    ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|rdptr_g[3]                                                ; spi_ce1      ; spi_ce1     ; 0.000        ; 0.043      ; 2.027      ;
; 1.796 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter1a1                    ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|altsyncram_vi31:fifo_ram|ram_block7a0~portb_address_reg0  ; spi_ce1      ; spi_ce1     ; 0.000        ; 0.441      ; 2.491      ;
; 1.804 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter1a0                    ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|rdptr_g[0]                                                ; spi_ce1      ; spi_ce1     ; 0.000        ; 0.043      ; 2.059      ;
; 1.808 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter1a5                    ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|altsyncram_vi31:fifo_ram|ram_block7a0~portb_address_reg0  ; spi_ce1      ; spi_ce1     ; 0.000        ; 0.441      ; 2.503      ;
; 1.833 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter1a4                    ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|altsyncram_vi31:fifo_ram|ram_block7a30~portb_address_reg0 ; spi_ce1      ; spi_ce1     ; 0.000        ; 0.424      ; 2.511      ;
; 1.846 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter1a1                    ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter1a5                    ; spi_ce1      ; spi_ce1     ; 0.000        ; 0.080      ; 2.138      ;
; 1.857 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter1a9                    ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|sub_parity3a[2]               ; spi_ce1      ; spi_ce1     ; 0.000        ; 0.112      ; 2.181      ;
; 1.872 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter1a7                    ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter1a7                    ; spi_ce1      ; spi_ce1     ; 0.000        ; 0.078      ; 2.162      ;
; 1.881 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter1a5                    ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|altsyncram_vi31:fifo_ram|ram_block7a30~portb_address_reg0 ; spi_ce1      ; spi_ce1     ; 0.000        ; 0.424      ; 2.559      ;
; 2.005 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter1a6                    ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter1a9                    ; spi_ce1      ; spi_ce1     ; 0.000        ; 0.079      ; 2.296      ;
; 2.037 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter1a0                    ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|altsyncram_vi31:fifo_ram|ram_block7a0~portb_address_reg0  ; spi_ce1      ; spi_ce1     ; 0.000        ; 0.441      ; 2.732      ;
; 2.115 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter1a5                    ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter1a7                    ; spi_ce1      ; spi_ce1     ; 0.000        ; 0.045      ; 2.372      ;
; 2.117 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter1a0                    ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|altsyncram_vi31:fifo_ram|ram_block7a12~portb_address_reg0 ; spi_ce1      ; spi_ce1     ; 0.000        ; 0.424      ; 2.795      ;
; 2.148 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter1a6                    ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter1a7                    ; spi_ce1      ; spi_ce1     ; 0.000        ; 0.078      ; 2.438      ;
; 2.164 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter1a7                    ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter1a8                    ; spi_ce1      ; spi_ce1     ; 0.000        ; 0.078      ; 2.454      ;
; 2.173 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter1a0                    ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter1a5                    ; spi_ce1      ; spi_ce1     ; 0.000        ; 0.080      ; 2.465      ;
; 2.186 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter1a8                    ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|sub_parity3a[2]               ; spi_ce1      ; spi_ce1     ; 0.000        ; 0.113      ; 2.511      ;
; 2.192 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|parity2                       ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter1a5                    ; spi_ce1      ; spi_ce1     ; 0.000        ; 0.080      ; 2.484      ;
; 2.205 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter1a9                    ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|altsyncram_vi31:fifo_ram|ram_block7a30~portb_address_reg0 ; spi_ce1      ; spi_ce1     ; 0.000        ; 0.456      ; 2.915      ;
; 2.325 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter1a6                    ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter1a6                    ; spi_ce1      ; spi_ce1     ; 0.000        ; 0.078      ; 2.615      ;
; 2.352 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter1a8                    ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter1a8                    ; spi_ce1      ; spi_ce1     ; 0.000        ; 0.078      ; 2.642      ;
; 2.400 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter1a5                    ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter1a9                    ; spi_ce1      ; spi_ce1     ; 0.000        ; 0.046      ; 2.658      ;
; 2.440 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter1a9                    ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|altsyncram_vi31:fifo_ram|ram_block7a0~portb_address_reg0  ; spi_ce1      ; spi_ce1     ; 0.000        ; 0.473      ; 3.167      ;
; 2.461 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter1a2                    ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter1a7                    ; spi_ce1      ; spi_ce1     ; 0.000        ; 0.045      ; 2.718      ;
; 2.534 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter1a8                    ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|altsyncram_vi31:fifo_ram|ram_block7a30~portb_address_reg0 ; spi_ce1      ; spi_ce1     ; 0.000        ; 0.457      ; 3.245      ;
; 2.552 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter1a2                    ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter1a9                    ; spi_ce1      ; spi_ce1     ; 0.000        ; 0.046      ; 2.810      ;
; 2.715 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter1a5                    ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter1a6                    ; spi_ce1      ; spi_ce1     ; 0.000        ; 0.045      ; 2.972      ;
; 2.769 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter1a8                    ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|altsyncram_vi31:fifo_ram|ram_block7a0~portb_address_reg0  ; spi_ce1      ; spi_ce1     ; 0.000        ; 0.474      ; 3.497      ;
; 2.808 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter1a4                    ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter1a7                    ; spi_ce1      ; spi_ce1     ; 0.000        ; 0.045      ; 3.065      ;
; 2.820 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter1a6                    ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter1a8                    ; spi_ce1      ; spi_ce1     ; 0.000        ; 0.078      ; 3.110      ;
; 2.821 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter1a3                    ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter1a7                    ; spi_ce1      ; spi_ce1     ; 0.000        ; 0.045      ; 3.078      ;
; 2.891 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter1a2                    ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter1a6                    ; spi_ce1      ; spi_ce1     ; 0.000        ; 0.045      ; 3.148      ;
; 2.899 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter1a4                    ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter1a9                    ; spi_ce1      ; spi_ce1     ; 0.000        ; 0.046      ; 3.157      ;
; 2.912 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter1a3                    ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter1a9                    ; spi_ce1      ; spi_ce1     ; 0.000        ; 0.046      ; 3.170      ;
; 2.965 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter1a9                    ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|altsyncram_vi31:fifo_ram|ram_block7a12~portb_address_reg0 ; spi_ce1      ; spi_ce1     ; 0.000        ; 0.456      ; 3.675      ;
; 3.095 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|altsyncram_vi31:fifo_ram|ram_block7a30~portb_address_reg0 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|altsyncram_vi31:fifo_ram|q_b[47]                          ; spi_ce1      ; spi_ce1     ; 0.000        ; 0.044      ; 3.350      ;
; 3.095 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|altsyncram_vi31:fifo_ram|ram_block7a30~portb_address_reg0 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|altsyncram_vi31:fifo_ram|q_b[46]                          ; spi_ce1      ; spi_ce1     ; 0.000        ; 0.044      ; 3.350      ;
+-------+-----------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'spi_ce0'                                                                                                                                                                                                                                                                                             ;
+-------+-------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                                                                                         ; To Node                                                                                                                         ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+-------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 0.485 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|a_graycounter_qjc:wrptr_g1p|counter4a0      ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|a_graycounter_qjc:wrptr_g1p|counter4a0                    ; spi_ce0      ; spi_ce0     ; 0.000        ; 0.049      ; 0.746      ;
; 0.485 ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter1a0      ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter1a0                    ; spi_ce0      ; spi_ce0     ; 0.000        ; 0.049      ; 0.746      ;
; 0.485 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|a_graycounter_qjc:wrptr_g1p|counter4a2      ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|a_graycounter_qjc:wrptr_g1p|counter4a2                    ; spi_ce0      ; spi_ce0     ; 0.000        ; 0.049      ; 0.746      ;
; 0.485 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|a_graycounter_qjc:wrptr_g1p|counter4a3      ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|a_graycounter_qjc:wrptr_g1p|counter4a3                    ; spi_ce0      ; spi_ce0     ; 0.000        ; 0.049      ; 0.746      ;
; 0.485 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|a_graycounter_qjc:wrptr_g1p|counter4a4      ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|a_graycounter_qjc:wrptr_g1p|counter4a4                    ; spi_ce0      ; spi_ce0     ; 0.000        ; 0.049      ; 0.746      ;
; 0.485 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|a_graycounter_qjc:wrptr_g1p|counter4a7      ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|a_graycounter_qjc:wrptr_g1p|counter4a7                    ; spi_ce0      ; spi_ce0     ; 0.000        ; 0.049      ; 0.746      ;
; 0.485 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|a_graycounter_qjc:wrptr_g1p|counter4a8      ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|a_graycounter_qjc:wrptr_g1p|counter4a8                    ; spi_ce0      ; spi_ce0     ; 0.000        ; 0.049      ; 0.746      ;
; 0.485 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|a_graycounter_qjc:wrptr_g1p|counter4a1      ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|a_graycounter_qjc:wrptr_g1p|counter4a1                    ; spi_ce0      ; spi_ce0     ; 0.000        ; 0.049      ; 0.746      ;
; 0.485 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|a_graycounter_qjc:wrptr_g1p|counter4a5      ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|a_graycounter_qjc:wrptr_g1p|counter4a5                    ; spi_ce0      ; spi_ce0     ; 0.000        ; 0.049      ; 0.746      ;
; 0.485 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|a_graycounter_qjc:wrptr_g1p|counter4a11     ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|a_graycounter_qjc:wrptr_g1p|counter4a11                   ; spi_ce0      ; spi_ce0     ; 0.000        ; 0.049      ; 0.746      ;
; 0.485 ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter1a1      ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter1a1                    ; spi_ce0      ; spi_ce0     ; 0.000        ; 0.049      ; 0.746      ;
; 0.485 ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter1a2      ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter1a2                    ; spi_ce0      ; spi_ce0     ; 0.000        ; 0.049      ; 0.746      ;
; 0.485 ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter1a3      ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter1a3                    ; spi_ce0      ; spi_ce0     ; 0.000        ; 0.049      ; 0.746      ;
; 0.485 ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter1a5      ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter1a5                    ; spi_ce0      ; spi_ce0     ; 0.000        ; 0.049      ; 0.746      ;
; 0.485 ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter1a6      ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter1a6                    ; spi_ce0      ; spi_ce0     ; 0.000        ; 0.049      ; 0.746      ;
; 0.485 ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter1a7      ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter1a7                    ; spi_ce0      ; spi_ce0     ; 0.000        ; 0.049      ; 0.746      ;
; 0.485 ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter1a4      ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter1a4                    ; spi_ce0      ; spi_ce0     ; 0.000        ; 0.049      ; 0.746      ;
; 0.485 ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter1a9      ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter1a9                    ; spi_ce0      ; spi_ce0     ; 0.000        ; 0.049      ; 0.746      ;
; 0.495 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|a_graycounter_qjc:wrptr_g1p|parity5         ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|a_graycounter_qjc:wrptr_g1p|counter4a1                    ; spi_ce0      ; spi_ce0     ; 0.000        ; 0.114      ; 0.821      ;
; 0.511 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|a_graycounter_qjc:wrptr_g1p|sub_parity6a[0] ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|a_graycounter_qjc:wrptr_g1p|parity5                       ; spi_ce0      ; spi_ce0     ; 0.000        ; 0.055      ; 0.778      ;
; 0.532 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|a_graycounter_qjc:wrptr_g1p|counter4a0      ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|wrptr_g[0]                                                ; spi_ce0      ; spi_ce0     ; 0.000        ; 0.058      ; 0.802      ;
; 0.536 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|a_graycounter_qjc:wrptr_g1p|counter4a5      ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|a_graycounter_qjc:wrptr_g1p|counter4a7                    ; spi_ce0      ; spi_ce0     ; 0.000        ; 0.056      ; 0.804      ;
; 0.592 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|a_graycounter_qjc:wrptr_g1p|counter4a1      ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|wrptr_g[1]                                                ; spi_ce0      ; spi_ce0     ; 0.000        ; 0.014      ; 0.818      ;
; 0.593 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|a_graycounter_qjc:wrptr_g1p|parity5         ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|a_graycounter_qjc:wrptr_g1p|counter4a0                    ; spi_ce0      ; spi_ce0     ; 0.000        ; 0.412      ; 1.217      ;
; 0.609 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|a_graycounter_qjc:wrptr_g1p|counter4a2      ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|a_graycounter_qjc:wrptr_g1p|sub_parity6a[0]               ; spi_ce0      ; spi_ce0     ; 0.000        ; 0.014      ; 0.835      ;
; 0.626 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|a_graycounter_qjc:wrptr_g1p|counter4a2      ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|wrptr_g[2]                                                ; spi_ce0      ; spi_ce0     ; 0.000        ; 0.014      ; 0.852      ;
; 0.653 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|a_graycounter_qjc:wrptr_g1p|counter4a7      ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|wrptr_g[7]                                                ; spi_ce0      ; spi_ce0     ; 0.000        ; 0.348      ; 1.213      ;
; 0.688 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|a_graycounter_qjc:wrptr_g1p|counter4a4      ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|wrptr_g[4]                                                ; spi_ce0      ; spi_ce0     ; 0.000        ; 0.363      ; 1.263      ;
; 0.721 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|a_graycounter_qjc:wrptr_g1p|counter4a3      ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|wrptr_g[3]                                                ; spi_ce0      ; spi_ce0     ; 0.000        ; 0.348      ; 1.281      ;
; 0.767 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|a_graycounter_qjc:wrptr_g1p|sub_parity6a[1] ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|a_graycounter_qjc:wrptr_g1p|parity5                       ; spi_ce0      ; spi_ce0     ; 0.000        ; 0.055      ; 1.034      ;
; 0.799 ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|parity2         ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter1a0                    ; spi_ce0      ; spi_ce0     ; 0.000        ; 0.057      ; 1.068      ;
; 0.803 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|wrptr_g[2]                                  ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|delayed_wrptr_g[2]                                        ; spi_ce0      ; spi_ce0     ; 0.000        ; 0.360      ; 1.375      ;
; 0.812 ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter1a5      ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter1a6                    ; spi_ce0      ; spi_ce0     ; 0.000        ; 0.054      ; 1.078      ;
; 0.813 ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter1a5      ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter1a7                    ; spi_ce0      ; spi_ce0     ; 0.000        ; 0.054      ; 1.079      ;
; 0.819 ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter1a6      ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter1a7                    ; spi_ce0      ; spi_ce0     ; 0.000        ; 0.054      ; 1.085      ;
; 0.837 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|a_graycounter_qjc:wrptr_g1p|counter4a1      ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|a_graycounter_qjc:wrptr_g1p|sub_parity6a[0]               ; spi_ce0      ; spi_ce0     ; 0.000        ; 0.014      ; 1.063      ;
; 0.840 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|a_graycounter_qjc:wrptr_g1p|counter4a4      ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|a_graycounter_qjc:wrptr_g1p|sub_parity6a[1]               ; spi_ce0      ; spi_ce0     ; 0.000        ; 0.014      ; 1.066      ;
; 0.848 ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter1a0      ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter1a2                    ; spi_ce0      ; spi_ce0     ; 0.000        ; 0.154      ; 1.214      ;
; 0.872 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|wrptr_g[9]                                  ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|delayed_wrptr_g[9]                                        ; spi_ce0      ; spi_ce0     ; 0.000        ; 0.368      ; 1.452      ;
; 0.878 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|wrptr_g[0]                                  ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|altsyncram_3l31:fifo_ram|ram_block3a8~porta_address_reg0  ; spi_ce0      ; spi_ce0     ; 0.000        ; 0.756      ; 1.888      ;
; 0.936 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|a_graycounter_qjc:wrptr_g1p|counter4a5      ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|wrptr_g[5]                                                ; spi_ce0      ; spi_ce0     ; 0.000        ; 0.348      ; 1.496      ;
; 0.945 ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter1a4      ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter1a7                    ; spi_ce0      ; spi_ce0     ; 0.000        ; 0.054      ; 1.211      ;
; 0.947 ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter1a4      ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter1a6                    ; spi_ce0      ; spi_ce0     ; 0.000        ; 0.054      ; 1.213      ;
; 0.949 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|a_graycounter_qjc:wrptr_g1p|counter4a1      ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|a_graycounter_qjc:wrptr_g1p|counter4a4                    ; spi_ce0      ; spi_ce0     ; 0.000        ; 0.057      ; 1.218      ;
; 0.966 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|wrptr_g[7]                                  ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|delayed_wrptr_g[7]                                        ; spi_ce0      ; spi_ce0     ; 0.000        ; -0.163     ; 1.015      ;
; 0.972 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|a_graycounter_qjc:wrptr_g1p|counter4a2      ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|a_graycounter_qjc:wrptr_g1p|counter4a3                    ; spi_ce0      ; spi_ce0     ; 0.000        ; 0.122      ; 1.306      ;
; 0.986 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|a_graycounter_qjc:wrptr_g1p|counter4a5      ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|a_graycounter_qjc:wrptr_g1p|sub_parity6a[1]               ; spi_ce0      ; spi_ce0     ; 0.000        ; 0.010      ; 1.208      ;
; 0.994 ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|parity2         ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter1a1                    ; spi_ce0      ; spi_ce0     ; 0.000        ; 0.037      ; 1.243      ;
; 0.996 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|wrptr_g[2]                                  ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|altsyncram_3l31:fifo_ram|ram_block3a8~porta_address_reg0  ; spi_ce0      ; spi_ce0     ; 0.000        ; 1.081      ; 2.331      ;
; 0.998 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|wrptr_g[6]                                  ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|altsyncram_3l31:fifo_ram|ram_block3a12~porta_address_reg0 ; spi_ce0      ; spi_ce0     ; 0.000        ; 0.737      ; 1.989      ;
; 1.016 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|wrptr_g[6]                                  ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|altsyncram_3l31:fifo_ram|ram_block3a4~porta_address_reg0  ; spi_ce0      ; spi_ce0     ; 0.000        ; 0.707      ; 1.977      ;
; 1.017 ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter1a3      ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter1a4                    ; spi_ce0      ; spi_ce0     ; 0.000        ; 0.054      ; 1.283      ;
; 1.029 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|wrptr_g[7]                                  ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|altsyncram_3l31:fifo_ram|ram_block3a20~porta_address_reg0 ; spi_ce0      ; spi_ce0     ; 0.000        ; 0.641      ; 1.924      ;
; 1.060 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|a_graycounter_qjc:wrptr_g1p|counter4a1      ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|a_graycounter_qjc:wrptr_g1p|counter4a3                    ; spi_ce0      ; spi_ce0     ; 0.000        ; 0.122      ; 1.394      ;
; 1.065 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|a_graycounter_qjc:wrptr_g1p|counter4a7      ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|a_graycounter_qjc:wrptr_g1p|sub_parity6a[1]               ; spi_ce0      ; spi_ce0     ; 0.000        ; 0.010      ; 1.287      ;
; 1.074 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|a_graycounter_qjc:wrptr_g1p|counter4a3      ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|a_graycounter_qjc:wrptr_g1p|counter4a4                    ; spi_ce0      ; spi_ce0     ; 0.000        ; 0.061      ; 1.347      ;
; 1.091 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|a_graycounter_qjc:wrptr_g1p|counter4a9      ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|wrptr_g[9]                                                ; spi_ce0      ; spi_ce0     ; 0.000        ; 0.391      ; 1.694      ;
; 1.095 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|wrptr_g[5]                                  ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|altsyncram_3l31:fifo_ram|ram_block3a20~porta_address_reg0 ; spi_ce0      ; spi_ce0     ; 0.000        ; 0.641      ; 1.990      ;
; 1.107 ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|parity2         ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter1a2                    ; spi_ce0      ; spi_ce0     ; 0.000        ; 0.154      ; 1.473      ;
; 1.121 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|wrptr_g[1]                                  ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|altsyncram_3l31:fifo_ram|ram_block3a8~porta_address_reg0  ; spi_ce0      ; spi_ce0     ; 0.000        ; 1.081      ; 2.456      ;
; 1.121 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|wrptr_g[1]                                  ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|delayed_wrptr_g[1]                                        ; spi_ce0      ; spi_ce0     ; 0.000        ; 0.204      ; 1.537      ;
; 1.125 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|wrptr_g[11]                                 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|delayed_wrptr_g[11]                                       ; spi_ce0      ; spi_ce0     ; 0.000        ; -0.115     ; 1.222      ;
; 1.126 ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter1a0      ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter1a1                    ; spi_ce0      ; spi_ce0     ; 0.000        ; 0.037      ; 1.375      ;
; 1.127 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|a_graycounter_qjc:wrptr_g1p|counter4a10     ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|wrptr_g[10]                                               ; spi_ce0      ; spi_ce0     ; 0.000        ; 0.212      ; 1.551      ;
; 1.132 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|wrptr_g[8]                                  ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|delayed_wrptr_g[8]                                        ; spi_ce0      ; spi_ce0     ; 0.000        ; 0.111      ; 1.455      ;
; 1.132 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|a_graycounter_qjc:wrptr_g1p|counter4a6      ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|wrptr_g[6]                                                ; spi_ce0      ; spi_ce0     ; 0.000        ; -0.326     ; 1.018      ;
; 1.159 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|a_graycounter_qjc:wrptr_g1p|counter4a8      ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|wrptr_g[8]                                                ; spi_ce0      ; spi_ce0     ; 0.000        ; 0.247      ; 1.618      ;
; 1.162 ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter1a8      ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|rdptr_g[8]                                                ; spi_ce0      ; spi_ce0     ; 0.000        ; -0.005     ; 1.369      ;
; 1.172 ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|sub_parity3a[1] ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|parity2                       ; spi_ce0      ; spi_ce0     ; 0.000        ; 0.176      ; 1.560      ;
; 1.181 ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|sub_parity3a[0] ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|parity2                       ; spi_ce0      ; spi_ce0     ; 0.000        ; 0.137      ; 1.530      ;
; 1.190 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|a_graycounter_qjc:wrptr_g1p|counter4a1      ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|a_graycounter_qjc:wrptr_g1p|counter4a2                    ; spi_ce0      ; spi_ce0     ; 0.000        ; 0.057      ; 1.459      ;
; 1.193 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|wrptr_g[6]                                  ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|delayed_wrptr_g[6]                                        ; spi_ce0      ; spi_ce0     ; 0.000        ; -0.055     ; 1.350      ;
; 1.195 ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter1a4      ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter1a5                    ; spi_ce0      ; spi_ce0     ; 0.000        ; 0.054      ; 1.461      ;
; 1.204 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|a_graycounter_qjc:wrptr_g1p|counter4a11     ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|wrptr_g[11]                                               ; spi_ce0      ; spi_ce0     ; 0.000        ; 0.036      ; 1.452      ;
; 1.221 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|wrptr_g[5]                                  ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|altsyncram_3l31:fifo_ram|ram_block3a8~porta_address_reg0  ; spi_ce0      ; spi_ce0     ; 0.000        ; 0.756      ; 2.231      ;
; 1.247 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|a_graycounter_qjc:wrptr_g1p|counter4a5      ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|a_graycounter_qjc:wrptr_g1p|counter4a6                    ; spi_ce0      ; spi_ce0     ; 0.000        ; 0.685      ; 2.144      ;
; 1.257 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|wrptr_g[7]                                  ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|altsyncram_3l31:fifo_ram|ram_block3a8~porta_address_reg0  ; spi_ce0      ; spi_ce0     ; 0.000        ; 0.756      ; 2.267      ;
; 1.265 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|a_graycounter_qjc:wrptr_g1p|parity5         ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|a_graycounter_qjc:wrptr_g1p|counter4a4                    ; spi_ce0      ; spi_ce0     ; 0.000        ; 0.114      ; 1.591      ;
; 1.268 ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter1a2      ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter1a3                    ; spi_ce0      ; spi_ce0     ; 0.000        ; 0.042      ; 1.522      ;
; 1.271 ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter1a7      ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|rdptr_g[7]                                                ; spi_ce0      ; spi_ce0     ; 0.000        ; 0.085      ; 1.568      ;
; 1.281 ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter1a9      ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|rdptr_g[9]                                                ; spi_ce0      ; spi_ce0     ; 0.000        ; 0.031      ; 1.524      ;
; 1.282 ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|sub_parity3a[2] ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|parity2                       ; spi_ce0      ; spi_ce0     ; 0.000        ; 0.176      ; 1.670      ;
; 1.282 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|a_graycounter_qjc:wrptr_g1p|counter4a2      ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|a_graycounter_qjc:wrptr_g1p|counter4a4                    ; spi_ce0      ; spi_ce0     ; 0.000        ; 0.057      ; 1.551      ;
; 1.284 ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter1a2      ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter1a4                    ; spi_ce0      ; spi_ce0     ; 0.000        ; 0.042      ; 1.538      ;
; 1.286 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|wrptr_g[4]                                  ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|altsyncram_3l31:fifo_ram|ram_block3a8~porta_address_reg0  ; spi_ce0      ; spi_ce0     ; 0.000        ; 0.756      ; 2.296      ;
; 1.294 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|a_graycounter_qjc:wrptr_g1p|counter4a3      ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|a_graycounter_qjc:wrptr_g1p|sub_parity6a[0]               ; spi_ce0      ; spi_ce0     ; 0.000        ; 0.010      ; 1.516      ;
; 1.294 ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter1a1      ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|altsyncram_vi31:fifo_ram|ram_block7a30~portb_address_reg0 ; spi_ce0      ; spi_ce0     ; 0.000        ; 0.981      ; 2.529      ;
; 1.309 ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter1a3      ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter1a7                    ; spi_ce0      ; spi_ce0     ; 0.000        ; 0.054      ; 1.575      ;
; 1.310 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|wrptr_g[5]                                  ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|altsyncram_3l31:fifo_ram|ram_block3a12~porta_address_reg0 ; spi_ce0      ; spi_ce0     ; 0.000        ; 0.640      ; 2.204      ;
; 1.311 ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter1a3      ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter1a6                    ; spi_ce0      ; spi_ce0     ; 0.000        ; 0.054      ; 1.577      ;
; 1.324 ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter1a7      ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|sub_parity3a[1]               ; spi_ce0      ; spi_ce0     ; 0.000        ; -0.005     ; 1.531      ;
; 1.326 ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter1a7      ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter1a9                    ; spi_ce0      ; spi_ce0     ; 0.000        ; 0.060      ; 1.598      ;
; 1.329 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|wrptr_g[5]                                  ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|altsyncram_3l31:fifo_ram|ram_block3a4~porta_address_reg0  ; spi_ce0      ; spi_ce0     ; 0.000        ; 0.610      ; 2.193      ;
; 1.343 ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter1a0      ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|sub_parity3a[0]               ; spi_ce0      ; spi_ce0     ; 0.000        ; 0.047      ; 1.602      ;
; 1.345 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|wrptr_g[7]                                  ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|altsyncram_3l31:fifo_ram|ram_block3a12~porta_address_reg0 ; spi_ce0      ; spi_ce0     ; 0.000        ; 0.640      ; 2.239      ;
; 1.352 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|a_graycounter_qjc:wrptr_g1p|counter4a4      ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|a_graycounter_qjc:wrptr_g1p|counter4a5                    ; spi_ce0      ; spi_ce0     ; 0.000        ; 0.122      ; 1.686      ;
; 1.354 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|wrptr_g[5]                                  ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|altsyncram_3l31:fifo_ram|ram_block3a16~porta_address_reg0 ; spi_ce0      ; spi_ce0     ; 0.000        ; 0.622      ; 2.230      ;
; 1.364 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|wrptr_g[7]                                  ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|altsyncram_3l31:fifo_ram|ram_block3a0~porta_address_reg0  ; spi_ce0      ; spi_ce0     ; 0.000        ; 0.642      ; 2.260      ;
; 1.378 ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter1a3      ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|altsyncram_vi31:fifo_ram|ram_block7a12~portb_address_reg0 ; spi_ce0      ; spi_ce0     ; 0.000        ; 0.954      ; 2.586      ;
; 1.379 ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter1a7      ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|altsyncram_vi31:fifo_ram|ram_block7a0~portb_address_reg0  ; spi_ce0      ; spi_ce0     ; 0.000        ; 0.924      ; 2.557      ;
+-------+-------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'spi_slave:spi_slave_rx2_inst|done'                                                                                                        ;
+-------+----------------------------------------+---------------------------+--------------+-----------------------------------+--------------+------------+------------+
; Slack ; From Node                              ; To Node                   ; Launch Clock ; Latch Clock                       ; Relationship ; Clock Skew ; Data Delay ;
+-------+----------------------------------------+---------------------------+--------------+-----------------------------------+--------------+------------+------------+
; 0.750 ; spi_slave:spi_slave_rx2_inst|rdata[40] ; rx2_speed[0]              ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; 0.192      ; 1.184      ;
; 0.820 ; spi_slave:spi_slave_rx2_inst|rdata[29] ; tx_freq[29]~_Duplicate_2  ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; 0.154      ; 1.216      ;
; 0.947 ; spi_slave:spi_slave_rx2_inst|rdata[22] ; tx_freq[22]~_Duplicate_2  ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; 0.154      ; 1.343      ;
; 1.110 ; spi_slave:spi_slave_rx2_inst|rdata[20] ; tx_freq[20]~_Duplicate_2  ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; 0.154      ; 1.506      ;
; 1.125 ; spi_slave:spi_slave_rx2_inst|rdata[21] ; tx_freq[21]~_Duplicate_2  ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; 0.154      ; 1.521      ;
; 1.278 ; spi_slave:spi_slave_rx2_inst|rdata[18] ; rx2_freq[18]              ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; 0.370      ; 1.457      ;
; 1.298 ; spi_slave:spi_slave_rx2_inst|rdata[29] ; rx2_freq[29]              ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; 0.370      ; 1.477      ;
; 1.301 ; spi_slave:spi_slave_rx2_inst|rdata[19] ; rx2_freq[19]              ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; 0.370      ; 1.480      ;
; 1.309 ; spi_slave:spi_slave_rx2_inst|rdata[21] ; rx2_freq[21]              ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; 0.370      ; 1.488      ;
; 1.312 ; spi_slave:spi_slave_rx2_inst|rdata[20] ; rx2_freq[20]              ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; 0.370      ; 1.491      ;
; 1.320 ; spi_slave:spi_slave_rx2_inst|rdata[26] ; tx_freq[26]~_Duplicate_2  ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; 0.154      ; 1.716      ;
; 1.334 ; spi_slave:spi_slave_rx2_inst|rdata[27] ; rx2_freq[27]              ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; 0.370      ; 1.513      ;
; 1.338 ; spi_slave:spi_slave_rx2_inst|rdata[12] ; tx_freq[12]~_Duplicate_2  ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; 0.182      ; 1.762      ;
; 1.376 ; spi_slave:spi_slave_rx2_inst|rdata[27] ; tx_freq[27]~_Duplicate_2  ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; 0.154      ; 1.772      ;
; 1.379 ; spi_slave:spi_slave_rx2_inst|rdata[31] ; rx2_freq[31]              ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; 0.370      ; 1.558      ;
; 1.391 ; spi_slave:spi_slave_rx2_inst|rdata[24] ; tx_freq[24]~_Duplicate_2  ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; -0.104     ; 1.529      ;
; 1.393 ; spi_slave:spi_slave_rx2_inst|rdata[24] ; rx2_freq[24]              ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; 0.112      ; 1.314      ;
; 1.411 ; spi_slave:spi_slave_rx2_inst|rdata[30] ; tx_freq[30]~_Duplicate_2  ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; -0.104     ; 1.549      ;
; 1.419 ; spi_slave:spi_slave_rx2_inst|rdata[13] ; tx_freq[13]~_Duplicate_2  ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; 0.146      ; 1.807      ;
; 1.424 ; spi_slave:spi_slave_rx2_inst|rdata[31] ; tx_freq[31]~_Duplicate_2  ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; 0.154      ; 1.820      ;
; 1.426 ; spi_slave:spi_slave_rx2_inst|rdata[23] ; rx2_freq[23]~_Duplicate_1 ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; -0.228     ; 1.007      ;
; 1.426 ; spi_slave:spi_slave_rx2_inst|rdata[5]  ; tx_freq[5]~_Duplicate_2   ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; 0.148      ; 1.816      ;
; 1.432 ; spi_slave:spi_slave_rx2_inst|rdata[25] ; tx_freq[25]~_Duplicate_2  ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; -0.104     ; 1.570      ;
; 1.435 ; spi_slave:spi_slave_rx2_inst|rdata[8]  ; tx_freq[8]~_Duplicate_2   ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; 0.146      ; 1.823      ;
; 1.450 ; spi_slave:spi_slave_rx2_inst|rdata[28] ; tx_freq[28]~_Duplicate_2  ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; -0.104     ; 1.588      ;
; 1.463 ; spi_slave:spi_slave_rx2_inst|rdata[9]  ; tx_freq[9]~_Duplicate_2   ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; 0.146      ; 1.851      ;
; 1.463 ; spi_slave:spi_slave_rx2_inst|rdata[14] ; tx_freq[14]~_Duplicate_2  ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; -0.112     ; 1.593      ;
; 1.464 ; spi_slave:spi_slave_rx2_inst|rdata[7]  ; tx_freq[7]~_Duplicate_2   ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; 0.148      ; 1.854      ;
; 1.475 ; spi_slave:spi_slave_rx2_inst|rdata[0]  ; tx_freq[0]~_Duplicate_2   ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; -0.070     ; 1.647      ;
; 1.546 ; spi_slave:spi_slave_rx2_inst|rdata[22] ; rx2_freq[22]              ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; 0.370      ; 1.725      ;
; 1.552 ; spi_slave:spi_slave_rx2_inst|rdata[26] ; rx2_freq[26]              ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; 0.370      ; 1.731      ;
; 1.564 ; spi_slave:spi_slave_rx2_inst|rdata[1]  ; tx_freq[1]~_Duplicate_2   ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; 0.184      ; 1.990      ;
; 1.582 ; spi_slave:spi_slave_rx2_inst|rdata[2]  ; tx_freq[2]~_Duplicate_2   ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; 0.184      ; 2.008      ;
; 1.585 ; spi_slave:spi_slave_rx2_inst|rdata[25] ; rx2_freq[25]              ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; 0.112      ; 1.506      ;
; 1.589 ; spi_slave:spi_slave_rx2_inst|rdata[28] ; rx2_freq[28]              ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; 0.112      ; 1.510      ;
; 1.597 ; spi_slave:spi_slave_rx2_inst|rdata[17] ; tx_freq[17]~_Duplicate_2  ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; 0.148      ; 1.987      ;
; 1.604 ; spi_slave:spi_slave_rx2_inst|rdata[18] ; tx_freq[18]~_Duplicate_2  ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; 0.148      ; 1.994      ;
; 1.615 ; spi_slave:spi_slave_rx2_inst|rdata[27] ; rx2_freq[27]~_Duplicate_1 ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; 0.366      ; 1.790      ;
; 1.619 ; spi_slave:spi_slave_rx2_inst|rdata[30] ; rx2_freq[30]              ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; 0.112      ; 1.540      ;
; 1.620 ; spi_slave:spi_slave_rx2_inst|rdata[16] ; tx_freq[16]~_Duplicate_2  ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; -0.510     ; 1.352      ;
; 1.626 ; spi_slave:spi_slave_rx2_inst|rdata[19] ; tx_freq[19]~_Duplicate_1  ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; 0.363      ; 1.798      ;
; 1.626 ; spi_slave:spi_slave_rx2_inst|rdata[11] ; tx_freq[11]~_Duplicate_2  ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; 0.182      ; 2.050      ;
; 1.634 ; spi_slave:spi_slave_rx2_inst|rdata[20] ; tx_freq[20]~_Duplicate_1  ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; 0.363      ; 1.806      ;
; 1.635 ; spi_slave:spi_slave_rx2_inst|rdata[26] ; rx2_freq[26]~_Duplicate_1 ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; 0.366      ; 1.810      ;
; 1.646 ; spi_slave:spi_slave_rx2_inst|rdata[4]  ; tx_freq[4]~_Duplicate_2   ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; 0.184      ; 2.072      ;
; 1.660 ; spi_slave:spi_slave_rx2_inst|rdata[22] ; tx_freq[22]~_Duplicate_1  ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; 0.363      ; 1.832      ;
; 1.661 ; spi_slave:spi_slave_rx2_inst|rdata[6]  ; tx_freq[6]~_Duplicate_2   ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; 0.148      ; 2.051      ;
; 1.663 ; spi_slave:spi_slave_rx2_inst|rdata[31] ; tx_freq[31]~_Duplicate_1  ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; 0.363      ; 1.835      ;
; 1.665 ; spi_slave:spi_slave_rx2_inst|rdata[26] ; tx_freq[26]~_Duplicate_1  ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; 0.363      ; 1.837      ;
; 1.677 ; spi_slave:spi_slave_rx2_inst|rdata[30] ; tx_freq[30]~_Duplicate_1  ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; 0.105      ; 1.591      ;
; 1.680 ; spi_slave:spi_slave_rx2_inst|rdata[27] ; tx_freq[27]~_Duplicate_1  ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; 0.363      ; 1.852      ;
; 1.681 ; spi_slave:spi_slave_rx2_inst|rdata[30] ; rx2_freq[30]~_Duplicate_1 ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; 0.108      ; 1.598      ;
; 1.696 ; spi_slave:spi_slave_rx2_inst|rdata[25] ; rx2_freq[25]~_Duplicate_1 ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; 0.108      ; 1.613      ;
; 1.714 ; spi_slave:spi_slave_rx2_inst|rdata[22] ; rx2_freq[22]~_Duplicate_1 ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; 0.366      ; 1.889      ;
; 1.729 ; spi_slave:spi_slave_rx2_inst|rdata[5]  ; rx2_freq[5]~_Duplicate_1  ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; 0.357      ; 1.895      ;
; 1.757 ; spi_slave:spi_slave_rx2_inst|rdata[41] ; rx2_speed[1]              ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; 0.185      ; 2.184      ;
; 1.765 ; spi_slave:spi_slave_rx2_inst|rdata[23] ; tx_freq[23]               ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; -0.233     ; 1.341      ;
; 1.781 ; spi_slave:spi_slave_rx2_inst|rdata[16] ; rx2_freq[16]~_Duplicate_1 ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; -0.301     ; 1.289      ;
; 1.797 ; spi_slave:spi_slave_rx2_inst|rdata[5]  ; rx2_freq[5]               ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; 0.361      ; 1.967      ;
; 1.826 ; spi_slave:spi_slave_rx2_inst|rdata[23] ; tx_freq[23]~_Duplicate_1  ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; -0.231     ; 1.404      ;
; 1.849 ; spi_slave:spi_slave_rx2_inst|rdata[3]  ; tx_freq[3]~_Duplicate_2   ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; -0.070     ; 2.021      ;
; 1.872 ; spi_slave:spi_slave_rx2_inst|rdata[21] ; tx_freq[21]~_Duplicate_1  ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; 0.363      ; 2.044      ;
; 1.880 ; spi_slave:spi_slave_rx2_inst|rdata[12] ; rx2_freq[12]~_Duplicate_1 ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; 0.393      ; 2.082      ;
; 1.888 ; spi_slave:spi_slave_rx2_inst|rdata[16] ; tx_freq[16]~_Duplicate_1  ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; -0.297     ; 1.400      ;
; 1.890 ; spi_slave:spi_slave_rx2_inst|rdata[31] ; rx2_freq[31]~_Duplicate_1 ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; 0.366      ; 2.065      ;
; 1.890 ; spi_slave:spi_slave_rx2_inst|rdata[12] ; rx2_freq[12]              ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; 0.397      ; 2.096      ;
; 1.891 ; spi_slave:spi_slave_rx2_inst|rdata[21] ; rx2_freq[21]~_Duplicate_1 ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; 0.366      ; 2.066      ;
; 1.892 ; spi_slave:spi_slave_rx2_inst|rdata[29] ; tx_freq[29]~_Duplicate_1  ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; 0.363      ; 2.064      ;
; 1.895 ; spi_slave:spi_slave_rx2_inst|rdata[16] ; tx_freq[16]               ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; -0.299     ; 1.405      ;
; 1.898 ; spi_slave:spi_slave_rx2_inst|rdata[2]  ; rx2_freq[2]               ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; 0.397      ; 2.104      ;
; 1.900 ; spi_slave:spi_slave_rx2_inst|rdata[29] ; rx2_freq[29]~_Duplicate_1 ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; 0.366      ; 2.075      ;
; 1.902 ; spi_slave:spi_slave_rx2_inst|rdata[20] ; rx2_freq[20]~_Duplicate_1 ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; 0.366      ; 2.077      ;
; 1.905 ; spi_slave:spi_slave_rx2_inst|rdata[12] ; tx_freq[12]               ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; 0.395      ; 2.109      ;
; 1.909 ; spi_slave:spi_slave_rx2_inst|rdata[29] ; tx_freq[29]               ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; 0.361      ; 2.079      ;
; 1.909 ; spi_slave:spi_slave_rx2_inst|rdata[1]  ; rx2_freq[1]               ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; 0.397      ; 2.115      ;
; 1.911 ; spi_slave:spi_slave_rx2_inst|rdata[2]  ; rx2_freq[2]~_Duplicate_1  ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; 0.393      ; 2.113      ;
; 1.913 ; spi_slave:spi_slave_rx2_inst|rdata[18] ; rx2_freq[18]~_Duplicate_1 ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; 0.366      ; 2.088      ;
; 1.925 ; spi_slave:spi_slave_rx2_inst|rdata[20] ; tx_freq[20]               ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; 0.361      ; 2.095      ;
; 1.933 ; spi_slave:spi_slave_rx2_inst|rdata[18] ; tx_freq[18]               ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; 0.361      ; 2.103      ;
; 1.941 ; spi_slave:spi_slave_rx2_inst|rdata[17] ; rx2_freq[17]~_Duplicate_1 ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; 0.357      ; 2.107      ;
; 1.943 ; spi_slave:spi_slave_rx2_inst|rdata[19] ; tx_freq[19]               ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; 0.361      ; 2.113      ;
; 1.945 ; spi_slave:spi_slave_rx2_inst|rdata[17] ; rx2_freq[17]              ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; 0.361      ; 2.115      ;
; 1.951 ; spi_slave:spi_slave_rx2_inst|rdata[19] ; tx_freq[19]~_Duplicate_2  ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; 0.148      ; 2.341      ;
; 1.951 ; spi_slave:spi_slave_rx2_inst|rdata[11] ; tx_freq[11]               ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; 0.395      ; 2.155      ;
; 1.953 ; spi_slave:spi_slave_rx2_inst|rdata[17] ; tx_freq[17]               ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; 0.359      ; 2.121      ;
; 1.954 ; spi_slave:spi_slave_rx2_inst|rdata[28] ; rx2_freq[28]~_Duplicate_1 ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; 0.108      ; 1.871      ;
; 1.955 ; spi_slave:spi_slave_rx2_inst|rdata[1]  ; rx2_freq[1]~_Duplicate_1  ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; 0.393      ; 2.157      ;
; 1.966 ; spi_slave:spi_slave_rx2_inst|rdata[21] ; tx_freq[21]               ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; 0.361      ; 2.136      ;
; 1.968 ; spi_slave:spi_slave_rx2_inst|rdata[22] ; tx_freq[22]               ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; 0.361      ; 2.138      ;
; 1.970 ; spi_slave:spi_slave_rx2_inst|rdata[19] ; rx2_freq[19]~_Duplicate_1 ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; 0.366      ; 2.145      ;
; 1.973 ; spi_slave:spi_slave_rx2_inst|rdata[27] ; tx_freq[27]               ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; 0.361      ; 2.143      ;
; 1.974 ; spi_slave:spi_slave_rx2_inst|rdata[24] ; tx_freq[24]~_Duplicate_1  ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; 0.105      ; 1.888      ;
; 1.976 ; spi_slave:spi_slave_rx2_inst|rdata[24] ; tx_freq[24]               ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; 0.103      ; 1.888      ;
; 1.984 ; spi_slave:spi_slave_rx2_inst|rdata[18] ; tx_freq[18]~_Duplicate_1  ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; 0.363      ; 2.156      ;
; 1.987 ; spi_slave:spi_slave_rx2_inst|rdata[24] ; rx2_freq[24]~_Duplicate_1 ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; 0.108      ; 1.904      ;
; 1.991 ; spi_slave:spi_slave_rx2_inst|rdata[8]  ; rx2_freq[8]               ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; 0.361      ; 2.161      ;
; 1.995 ; spi_slave:spi_slave_rx2_inst|rdata[30] ; tx_freq[30]               ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; 0.103      ; 1.907      ;
; 2.004 ; spi_slave:spi_slave_rx2_inst|rdata[31] ; tx_freq[31]               ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; 0.361      ; 2.174      ;
; 2.004 ; spi_slave:spi_slave_rx2_inst|rdata[10] ; rx2_freq[10]~_Duplicate_1 ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; 0.099      ; 1.912      ;
; 2.004 ; spi_slave:spi_slave_rx2_inst|rdata[13] ; rx2_freq[13]              ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; 0.361      ; 2.174      ;
+-------+----------------------------------------+---------------------------+--------------+-----------------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'spi_slave:spi_slave_rx_inst|done'                                                                                                       ;
+-------+---------------------------------------+---------------------------+--------------+----------------------------------+--------------+------------+------------+
; Slack ; From Node                             ; To Node                   ; Launch Clock ; Latch Clock                      ; Relationship ; Clock Skew ; Data Delay ;
+-------+---------------------------------------+---------------------------+--------------+----------------------------------+--------------+------------+------------+
; 1.007 ; spi_slave:spi_slave_rx_inst|rdata[36] ; tx_gain[4]                ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; 0.230      ; 1.479      ;
; 1.181 ; spi_slave:spi_slave_rx_inst|rdata[37] ; dither                    ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; 0.226      ; 1.649      ;
; 1.204 ; spi_slave:spi_slave_rx_inst|rdata[35] ; att[3]                    ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; 0.226      ; 1.672      ;
; 1.206 ; spi_slave:spi_slave_rx_inst|rdata[35] ; tx_gain[3]                ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; 0.226      ; 1.674      ;
; 1.209 ; spi_slave:spi_slave_rx_inst|rdata[33] ; att[1]                    ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; 0.226      ; 1.677      ;
; 1.219 ; spi_slave:spi_slave_rx_inst|rdata[33] ; tx_gain[1]                ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; 0.230      ; 1.691      ;
; 1.264 ; spi_slave:spi_slave_rx_inst|rdata[38] ; randomize                 ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; 0.210      ; 1.716      ;
; 1.265 ; spi_slave:spi_slave_rx_inst|rdata[32] ; tx_gain[0]                ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; -0.058     ; 1.449      ;
; 1.362 ; spi_slave:spi_slave_rx_inst|rdata[26] ; rx1_freq[26]              ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; 0.159      ; 1.330      ;
; 1.363 ; spi_slave:spi_slave_rx_inst|rdata[11] ; rx1_freq[11]~_Duplicate_1 ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; -0.176     ; 0.996      ;
; 1.374 ; spi_slave:spi_slave_rx_inst|rdata[9]  ; rx1_freq[9]~_Duplicate_1  ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; -0.176     ; 1.007      ;
; 1.383 ; spi_slave:spi_slave_rx_inst|rdata[37] ; tx_gain[5]                ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; 0.230      ; 1.855      ;
; 1.387 ; spi_slave:spi_slave_rx_inst|rdata[34] ; tx_gain[2]                ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; 0.230      ; 1.859      ;
; 1.412 ; spi_slave:spi_slave_rx_inst|rdata[41] ; rx1_speed[1]              ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; 0.221      ; 1.875      ;
; 1.413 ; spi_slave:spi_slave_rx_inst|rdata[10] ; rx1_freq[10]~_Duplicate_1 ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; -0.176     ; 1.046      ;
; 1.422 ; spi_slave:spi_slave_rx_inst|rdata[36] ; att[4]                    ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; 0.226      ; 1.890      ;
; 1.434 ; spi_slave:spi_slave_rx_inst|rdata[29] ; rx1_freq[29]              ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; 0.447      ; 1.690      ;
; 1.453 ; spi_slave:spi_slave_rx_inst|rdata[25] ; rx1_freq[25]              ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; 0.431      ; 1.693      ;
; 1.456 ; spi_slave:spi_slave_rx_inst|rdata[24] ; rx1_freq[24]              ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; 0.447      ; 1.712      ;
; 1.457 ; spi_slave:spi_slave_rx_inst|rdata[14] ; rx1_freq[14]              ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; -0.237     ; 1.029      ;
; 1.464 ; spi_slave:spi_slave_rx_inst|rdata[27] ; rx1_freq[27]              ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; 0.159      ; 1.432      ;
; 1.466 ; spi_slave:spi_slave_rx_inst|rdata[34] ; att[2]                    ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; 0.226      ; 1.934      ;
; 1.470 ; spi_slave:spi_slave_rx_inst|rdata[18] ; rx1_freq[18]              ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; 0.447      ; 1.726      ;
; 1.474 ; spi_slave:spi_slave_rx_inst|rdata[13] ; rx1_freq[13]              ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; -0.237     ; 1.046      ;
; 1.487 ; spi_slave:spi_slave_rx_inst|rdata[12] ; rx1_freq[12]              ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; -0.237     ; 1.059      ;
; 1.501 ; spi_slave:spi_slave_rx_inst|rdata[32] ; att[0]                    ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; -0.062     ; 1.681      ;
; 1.531 ; spi_slave:spi_slave_rx_inst|rdata[20] ; rx1_freq[20]              ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; 0.447      ; 1.787      ;
; 1.538 ; spi_slave:spi_slave_rx_inst|rdata[2]  ; rx1_freq[2]~_Duplicate_1  ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; 0.445      ; 1.792      ;
; 1.539 ; spi_slave:spi_slave_rx_inst|rdata[30] ; rx1_freq[30]              ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; 0.159      ; 1.507      ;
; 1.543 ; spi_slave:spi_slave_rx_inst|rdata[22] ; rx1_freq[22]~_Duplicate_1 ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; 0.100      ; 1.452      ;
; 1.546 ; spi_slave:spi_slave_rx_inst|rdata[1]  ; rx1_freq[1]~_Duplicate_1  ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; 0.429      ; 1.784      ;
; 1.553 ; spi_slave:spi_slave_rx_inst|rdata[25] ; rx1_freq[25]~_Duplicate_1 ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; 0.084      ; 1.446      ;
; 1.555 ; spi_slave:spi_slave_rx_inst|rdata[16] ; rx1_freq[16]              ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; 0.444      ; 1.808      ;
; 1.561 ; spi_slave:spi_slave_rx_inst|rdata[17] ; rx1_freq[17]              ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; 0.444      ; 1.814      ;
; 1.562 ; spi_slave:spi_slave_rx_inst|rdata[28] ; rx1_freq[28]              ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; -0.137     ; 1.234      ;
; 1.563 ; spi_slave:spi_slave_rx_inst|rdata[15] ; rx1_freq[15]~_Duplicate_1 ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; 0.445      ; 1.817      ;
; 1.570 ; spi_slave:spi_slave_rx_inst|rdata[19] ; rx1_freq[19]~_Duplicate_1 ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; 0.100      ; 1.479      ;
; 1.572 ; spi_slave:spi_slave_rx_inst|rdata[24] ; rx1_freq[24]~_Duplicate_1 ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; 0.100      ; 1.481      ;
; 1.573 ; spi_slave:spi_slave_rx_inst|rdata[7]  ; rx1_freq[7]~_Duplicate_1  ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; 0.157      ; 1.539      ;
; 1.578 ; spi_slave:spi_slave_rx_inst|rdata[16] ; rx1_freq[16]~_Duplicate_1 ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; 0.445      ; 1.832      ;
; 1.582 ; spi_slave:spi_slave_rx_inst|rdata[15] ; rx1_freq[15]              ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; 0.444      ; 1.835      ;
; 1.591 ; spi_slave:spi_slave_rx_inst|rdata[4]  ; rx1_freq[4]               ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; 0.428      ; 1.828      ;
; 1.597 ; spi_slave:spi_slave_rx_inst|rdata[18] ; rx1_freq[18]~_Duplicate_1 ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; 0.100      ; 1.506      ;
; 1.598 ; spi_slave:spi_slave_rx_inst|rdata[21] ; rx1_freq[21]              ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; -0.131     ; 1.276      ;
; 1.618 ; spi_slave:spi_slave_rx_inst|rdata[26] ; rx1_freq[26]~_Duplicate_1 ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; -0.188     ; 1.239      ;
; 1.627 ; spi_slave:spi_slave_rx_inst|rdata[30] ; rx1_freq[30]~_Duplicate_1 ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; -0.188     ; 1.248      ;
; 1.633 ; spi_slave:spi_slave_rx_inst|rdata[3]  ; rx1_freq[3]               ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; 0.428      ; 1.870      ;
; 1.644 ; spi_slave:spi_slave_rx_inst|rdata[27] ; rx1_freq[27]~_Duplicate_1 ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; -0.188     ; 1.265      ;
; 1.657 ; spi_slave:spi_slave_rx_inst|rdata[3]  ; rx1_freq[3]~_Duplicate_1  ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; 0.429      ; 1.895      ;
; 1.678 ; spi_slave:spi_slave_rx_inst|rdata[13] ; rx1_freq[13]~_Duplicate_1 ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; -0.236     ; 1.251      ;
; 1.690 ; spi_slave:spi_slave_rx_inst|rdata[19] ; rx1_freq[19]              ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; 0.447      ; 1.946      ;
; 1.696 ; spi_slave:spi_slave_rx_inst|rdata[7]  ; rx1_freq[7]               ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; 0.156      ; 1.661      ;
; 1.701 ; spi_slave:spi_slave_rx_inst|rdata[28] ; rx1_freq[28]~_Duplicate_1 ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; -0.484     ; 1.026      ;
; 1.702 ; spi_slave:spi_slave_rx_inst|rdata[9]  ; rx1_freq[9]               ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; -0.177     ; 1.334      ;
; 1.709 ; spi_slave:spi_slave_rx_inst|rdata[11] ; rx1_freq[11]              ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; -0.177     ; 1.341      ;
; 1.715 ; spi_slave:spi_slave_rx_inst|rdata[21] ; rx1_freq[21]~_Duplicate_1 ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; -0.478     ; 1.046      ;
; 1.743 ; spi_slave:spi_slave_rx_inst|rdata[40] ; rx1_speed[0]              ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; -0.176     ; 1.809      ;
; 1.746 ; spi_slave:spi_slave_rx_inst|rdata[8]  ; rx1_freq[8]               ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; -0.237     ; 1.318      ;
; 1.747 ; spi_slave:spi_slave_rx_inst|rdata[23] ; rx1_freq[23]              ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; -0.174     ; 1.382      ;
; 1.751 ; spi_slave:spi_slave_rx_inst|rdata[31] ; rx1_freq[31]              ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; 0.431      ; 1.991      ;
; 1.755 ; spi_slave:spi_slave_rx_inst|rdata[0]  ; rx1_freq[0]               ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; -0.134     ; 1.430      ;
; 1.774 ; spi_slave:spi_slave_rx_inst|rdata[29] ; rx1_freq[29]~_Duplicate_1 ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; 0.100      ; 1.683      ;
; 1.779 ; spi_slave:spi_slave_rx_inst|rdata[0]  ; rx1_freq[0]~_Duplicate_1  ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; -0.133     ; 1.455      ;
; 1.807 ; spi_slave:spi_slave_rx_inst|rdata[17] ; rx1_freq[17]~_Duplicate_1 ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; 0.445      ; 2.061      ;
; 1.812 ; spi_slave:spi_slave_rx_inst|rdata[4]  ; rx1_freq[4]~_Duplicate_1  ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; 0.429      ; 2.050      ;
; 1.829 ; spi_slave:spi_slave_rx_inst|rdata[2]  ; rx1_freq[2]               ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; 0.444      ; 2.082      ;
; 1.839 ; spi_slave:spi_slave_rx_inst|rdata[12] ; rx1_freq[12]~_Duplicate_1 ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; -0.236     ; 1.412      ;
; 1.847 ; spi_slave:spi_slave_rx_inst|rdata[31] ; rx1_freq[31]~_Duplicate_1 ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; 0.084      ; 1.740      ;
; 1.848 ; spi_slave:spi_slave_rx_inst|rdata[1]  ; rx1_freq[1]               ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; 0.428      ; 2.085      ;
; 1.912 ; spi_slave:spi_slave_rx_inst|rdata[22] ; rx1_freq[22]              ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; 0.447      ; 2.168      ;
; 1.922 ; spi_slave:spi_slave_rx_inst|rdata[5]  ; rx1_freq[5]~_Duplicate_1  ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; -0.199     ; 1.532      ;
; 1.940 ; spi_slave:spi_slave_rx_inst|rdata[10] ; rx1_freq[10]              ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; -0.177     ; 1.572      ;
; 2.011 ; spi_slave:spi_slave_rx_inst|rdata[6]  ; rx1_freq[6]~_Duplicate_1  ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; -0.508     ; 1.312      ;
; 2.024 ; spi_slave:spi_slave_rx_inst|rdata[5]  ; rx1_freq[5]               ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; -0.200     ; 1.633      ;
; 2.034 ; spi_slave:spi_slave_rx_inst|rdata[14] ; rx1_freq[14]~_Duplicate_1 ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; -0.236     ; 1.607      ;
; 2.044 ; spi_slave:spi_slave_rx_inst|rdata[23] ; rx1_freq[23]~_Duplicate_1 ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; -0.521     ; 1.332      ;
; 2.053 ; spi_slave:spi_slave_rx_inst|rdata[8]  ; rx1_freq[8]~_Duplicate_1  ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; -0.236     ; 1.626      ;
; 2.079 ; spi_slave:spi_slave_rx_inst|rdata[20] ; rx1_freq[20]~_Duplicate_1 ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; 0.100      ; 1.988      ;
; 2.365 ; spi_slave:spi_slave_rx_inst|rdata[6]  ; rx1_freq[6]               ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; -0.509     ; 1.665      ;
+-------+---------------------------------------+---------------------------+--------------+----------------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'virt_ad9866_rxclk'                                                                                                  ;
+--------+-------------------------------------------+-----------------+--------------+-------------------+--------------+------------+------------+
; Slack  ; From Node                                 ; To Node         ; Launch Clock ; Latch Clock       ; Relationship ; Clock Skew ; Data Delay ;
+--------+-------------------------------------------+-----------------+--------------+-------------------+--------------+------------+------------+
; 14.845 ; transmitter:transmitter_inst|out_data[7]  ; ad9866_adio[5]  ; ad9866_clk   ; virt_ad9866_rxclk ; -6.781       ; -4.363     ; 3.221      ;
; 14.847 ; transmitter:transmitter_inst|out_data[6]  ; ad9866_adio[4]  ; ad9866_clk   ; virt_ad9866_rxclk ; -6.781       ; -4.363     ; 3.223      ;
; 14.968 ; transmitter:transmitter_inst|out_data[11] ; ad9866_adio[9]  ; ad9866_clk   ; virt_ad9866_rxclk ; -6.781       ; -4.363     ; 3.344      ;
; 14.988 ; transmitter:transmitter_inst|out_data[5]  ; ad9866_adio[3]  ; ad9866_clk   ; virt_ad9866_rxclk ; -6.781       ; -4.329     ; 3.398      ;
; 15.291 ; transmitter:transmitter_inst|out_data[3]  ; ad9866_adio[1]  ; ad9866_clk   ; virt_ad9866_rxclk ; -6.781       ; -4.329     ; 3.701      ;
; 15.295 ; transmitter:transmitter_inst|out_data[8]  ; ad9866_adio[6]  ; ad9866_clk   ; virt_ad9866_rxclk ; -6.781       ; -4.341     ; 3.693      ;
; 15.386 ; transmitter:transmitter_inst|out_data[2]  ; ad9866_adio[0]  ; ad9866_clk   ; virt_ad9866_rxclk ; -6.781       ; -4.348     ; 3.777      ;
; 15.667 ; transmitter:transmitter_inst|out_data[10] ; ad9866_adio[8]  ; ad9866_clk   ; virt_ad9866_rxclk ; -6.781       ; -4.359     ; 4.047      ;
; 15.680 ; transmitter:transmitter_inst|out_data[4]  ; ad9866_adio[2]  ; ad9866_clk   ; virt_ad9866_rxclk ; -6.781       ; -4.348     ; 4.071      ;
; 15.698 ; transmitter:transmitter_inst|out_data[9]  ; ad9866_adio[7]  ; ad9866_clk   ; virt_ad9866_rxclk ; -6.781       ; -4.359     ; 4.078      ;
; 15.826 ; transmitter:transmitter_inst|out_data[13] ; ad9866_adio[11] ; ad9866_clk   ; virt_ad9866_rxclk ; -6.781       ; -4.414     ; 4.151      ;
; 18.437 ; transmitter:transmitter_inst|out_data[12] ; ad9866_adio[10] ; ad9866_clk   ; virt_ad9866_rxclk ; -6.781       ; -4.329     ; 6.847      ;
+--------+-------------------------------------------+-----------------+--------------+-------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Minimum Pulse Width: 'ad9866_clk'                                                                                                          ;
+--------+--------------+----------------+------------------+------------+------------+----------------------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock      ; Clock Edge ; Target                                                                     ;
+--------+--------------+----------------+------------------+------------+------------+----------------------------------------------------------------------------+
; -2.123 ; 13.563       ; 15.686         ; Port Rate        ; ad9866_clk ; Rise       ; ad9866_rxclk                                                               ;
; -2.123 ; 13.563       ; 15.686         ; Port Rate        ; ad9866_clk ; Rise       ; ad9866_txclk                                                               ;
; 6.192  ; 6.593        ; 0.401          ; High Pulse Width ; ad9866_clk ; Rise       ; receiver:receiver_inst|firX8R8:fir2|fir256:F|reg_coef[0]                   ;
; 6.192  ; 6.593        ; 0.401          ; High Pulse Width ; ad9866_clk ; Rise       ; receiver:receiver_inst|firX8R8:fir2|fir256:F|reg_coef[10]                  ;
; 6.192  ; 6.593        ; 0.401          ; High Pulse Width ; ad9866_clk ; Rise       ; receiver:receiver_inst|firX8R8:fir2|fir256:F|reg_coef[11]                  ;
; 6.192  ; 6.593        ; 0.401          ; High Pulse Width ; ad9866_clk ; Rise       ; receiver:receiver_inst|firX8R8:fir2|fir256:F|reg_coef[12]                  ;
; 6.192  ; 6.593        ; 0.401          ; High Pulse Width ; ad9866_clk ; Rise       ; receiver:receiver_inst|firX8R8:fir2|fir256:F|reg_coef[13]                  ;
; 6.192  ; 6.593        ; 0.401          ; High Pulse Width ; ad9866_clk ; Rise       ; receiver:receiver_inst|firX8R8:fir2|fir256:F|reg_coef[14]                  ;
; 6.192  ; 6.593        ; 0.401          ; High Pulse Width ; ad9866_clk ; Rise       ; receiver:receiver_inst|firX8R8:fir2|fir256:F|reg_coef[15]                  ;
; 6.192  ; 6.593        ; 0.401          ; High Pulse Width ; ad9866_clk ; Rise       ; receiver:receiver_inst|firX8R8:fir2|fir256:F|reg_coef[16]                  ;
; 6.192  ; 6.593        ; 0.401          ; High Pulse Width ; ad9866_clk ; Rise       ; receiver:receiver_inst|firX8R8:fir2|fir256:F|reg_coef[17]                  ;
; 6.192  ; 6.593        ; 0.401          ; High Pulse Width ; ad9866_clk ; Rise       ; receiver:receiver_inst|firX8R8:fir2|fir256:F|reg_coef[1]                   ;
; 6.192  ; 6.593        ; 0.401          ; High Pulse Width ; ad9866_clk ; Rise       ; receiver:receiver_inst|firX8R8:fir2|fir256:F|reg_coef[2]                   ;
; 6.192  ; 6.593        ; 0.401          ; High Pulse Width ; ad9866_clk ; Rise       ; receiver:receiver_inst|firX8R8:fir2|fir256:F|reg_coef[3]                   ;
; 6.192  ; 6.593        ; 0.401          ; High Pulse Width ; ad9866_clk ; Rise       ; receiver:receiver_inst|firX8R8:fir2|fir256:F|reg_coef[4]                   ;
; 6.192  ; 6.593        ; 0.401          ; High Pulse Width ; ad9866_clk ; Rise       ; receiver:receiver_inst|firX8R8:fir2|fir256:F|reg_coef[5]                   ;
; 6.192  ; 6.593        ; 0.401          ; High Pulse Width ; ad9866_clk ; Rise       ; receiver:receiver_inst|firX8R8:fir2|fir256:F|reg_coef[6]                   ;
; 6.192  ; 6.593        ; 0.401          ; High Pulse Width ; ad9866_clk ; Rise       ; receiver:receiver_inst|firX8R8:fir2|fir256:F|reg_coef[7]                   ;
; 6.192  ; 6.593        ; 0.401          ; High Pulse Width ; ad9866_clk ; Rise       ; receiver:receiver_inst|firX8R8:fir2|fir256:F|reg_coef[8]                   ;
; 6.192  ; 6.593        ; 0.401          ; High Pulse Width ; ad9866_clk ; Rise       ; receiver:receiver_inst|firX8R8:fir2|fir256:F|reg_coef[9]                   ;
; 6.192  ; 6.593        ; 0.401          ; High Pulse Width ; ad9866_clk ; Rise       ; receiver:receiver_inst|firX8R8:fir2|fir256:F|reg_q[18]                     ;
; 6.192  ; 6.593        ; 0.401          ; High Pulse Width ; ad9866_clk ; Rise       ; receiver:receiver_inst|firX8R8:fir2|fir256:F|reg_q[19]                     ;
; 6.192  ; 6.593        ; 0.401          ; High Pulse Width ; ad9866_clk ; Rise       ; receiver:receiver_inst|firX8R8:fir2|fir256:F|reg_q[20]                     ;
; 6.192  ; 6.593        ; 0.401          ; High Pulse Width ; ad9866_clk ; Rise       ; receiver:receiver_inst|firX8R8:fir2|fir256:F|reg_q[21]                     ;
; 6.192  ; 6.593        ; 0.401          ; High Pulse Width ; ad9866_clk ; Rise       ; receiver:receiver_inst|firX8R8:fir2|fir256:F|reg_q[22]                     ;
; 6.192  ; 6.593        ; 0.401          ; High Pulse Width ; ad9866_clk ; Rise       ; receiver:receiver_inst|firX8R8:fir2|fir256:F|reg_q[23]                     ;
; 6.192  ; 6.593        ; 0.401          ; High Pulse Width ; ad9866_clk ; Rise       ; receiver:receiver_inst|firX8R8:fir2|fir256:F|reg_q[24]                     ;
; 6.192  ; 6.593        ; 0.401          ; High Pulse Width ; ad9866_clk ; Rise       ; receiver:receiver_inst|firX8R8:fir2|fir256:F|reg_q[25]                     ;
; 6.192  ; 6.593        ; 0.401          ; High Pulse Width ; ad9866_clk ; Rise       ; receiver:receiver_inst|firX8R8:fir2|fir256:F|reg_q[26]                     ;
; 6.192  ; 6.593        ; 0.401          ; High Pulse Width ; ad9866_clk ; Rise       ; receiver:receiver_inst|firX8R8:fir2|fir256:F|reg_q[27]                     ;
; 6.192  ; 6.593        ; 0.401          ; High Pulse Width ; ad9866_clk ; Rise       ; receiver:receiver_inst|firX8R8:fir2|fir256:F|reg_q[28]                     ;
; 6.192  ; 6.593        ; 0.401          ; High Pulse Width ; ad9866_clk ; Rise       ; receiver:receiver_inst|firX8R8:fir2|fir256:F|reg_q[29]                     ;
; 6.192  ; 6.593        ; 0.401          ; High Pulse Width ; ad9866_clk ; Rise       ; receiver:receiver_inst|firX8R8:fir2|fir256:F|reg_q[30]                     ;
; 6.192  ; 6.593        ; 0.401          ; High Pulse Width ; ad9866_clk ; Rise       ; receiver:receiver_inst|firX8R8:fir2|fir256:F|reg_q[31]                     ;
; 6.192  ; 6.593        ; 0.401          ; High Pulse Width ; ad9866_clk ; Rise       ; receiver:receiver_inst|firX8R8:fir2|fir256:F|reg_q[32]                     ;
; 6.192  ; 6.593        ; 0.401          ; High Pulse Width ; ad9866_clk ; Rise       ; receiver:receiver_inst|firX8R8:fir2|fir256:F|reg_q[33]                     ;
; 6.192  ; 6.593        ; 0.401          ; High Pulse Width ; ad9866_clk ; Rise       ; receiver:receiver_inst|firX8R8:fir2|fir256:F|reg_q[34]                     ;
; 6.192  ; 6.593        ; 0.401          ; High Pulse Width ; ad9866_clk ; Rise       ; receiver:receiver_inst|firX8R8:fir2|fir256:F|reg_q[35]                     ;
; 6.192  ; 6.593        ; 0.401          ; Low Pulse Width  ; ad9866_clk ; Rise       ; receiver:receiver_rx2_inst|firX8R8:fir2|fir256:E|reg_coef[0]~_Duplicate_1  ;
; 6.192  ; 6.593        ; 0.401          ; Low Pulse Width  ; ad9866_clk ; Rise       ; receiver:receiver_rx2_inst|firX8R8:fir2|fir256:E|reg_coef[10]~_Duplicate_1 ;
; 6.192  ; 6.593        ; 0.401          ; Low Pulse Width  ; ad9866_clk ; Rise       ; receiver:receiver_rx2_inst|firX8R8:fir2|fir256:E|reg_coef[11]~_Duplicate_1 ;
; 6.192  ; 6.593        ; 0.401          ; Low Pulse Width  ; ad9866_clk ; Rise       ; receiver:receiver_rx2_inst|firX8R8:fir2|fir256:E|reg_coef[12]~_Duplicate_1 ;
; 6.192  ; 6.593        ; 0.401          ; Low Pulse Width  ; ad9866_clk ; Rise       ; receiver:receiver_rx2_inst|firX8R8:fir2|fir256:E|reg_coef[13]~_Duplicate_1 ;
; 6.192  ; 6.593        ; 0.401          ; Low Pulse Width  ; ad9866_clk ; Rise       ; receiver:receiver_rx2_inst|firX8R8:fir2|fir256:E|reg_coef[14]~_Duplicate_1 ;
; 6.192  ; 6.593        ; 0.401          ; Low Pulse Width  ; ad9866_clk ; Rise       ; receiver:receiver_rx2_inst|firX8R8:fir2|fir256:E|reg_coef[15]~_Duplicate_1 ;
; 6.192  ; 6.593        ; 0.401          ; Low Pulse Width  ; ad9866_clk ; Rise       ; receiver:receiver_rx2_inst|firX8R8:fir2|fir256:E|reg_coef[16]~_Duplicate_1 ;
; 6.192  ; 6.593        ; 0.401          ; Low Pulse Width  ; ad9866_clk ; Rise       ; receiver:receiver_rx2_inst|firX8R8:fir2|fir256:E|reg_coef[17]~_Duplicate_1 ;
; 6.192  ; 6.593        ; 0.401          ; Low Pulse Width  ; ad9866_clk ; Rise       ; receiver:receiver_rx2_inst|firX8R8:fir2|fir256:E|reg_coef[1]~_Duplicate_1  ;
; 6.192  ; 6.593        ; 0.401          ; Low Pulse Width  ; ad9866_clk ; Rise       ; receiver:receiver_rx2_inst|firX8R8:fir2|fir256:E|reg_coef[2]~_Duplicate_1  ;
; 6.192  ; 6.593        ; 0.401          ; Low Pulse Width  ; ad9866_clk ; Rise       ; receiver:receiver_rx2_inst|firX8R8:fir2|fir256:E|reg_coef[3]~_Duplicate_1  ;
; 6.192  ; 6.593        ; 0.401          ; Low Pulse Width  ; ad9866_clk ; Rise       ; receiver:receiver_rx2_inst|firX8R8:fir2|fir256:E|reg_coef[4]~_Duplicate_1  ;
; 6.192  ; 6.593        ; 0.401          ; Low Pulse Width  ; ad9866_clk ; Rise       ; receiver:receiver_rx2_inst|firX8R8:fir2|fir256:E|reg_coef[5]~_Duplicate_1  ;
; 6.192  ; 6.593        ; 0.401          ; Low Pulse Width  ; ad9866_clk ; Rise       ; receiver:receiver_rx2_inst|firX8R8:fir2|fir256:E|reg_coef[6]~_Duplicate_1  ;
; 6.192  ; 6.593        ; 0.401          ; Low Pulse Width  ; ad9866_clk ; Rise       ; receiver:receiver_rx2_inst|firX8R8:fir2|fir256:E|reg_coef[7]~_Duplicate_1  ;
; 6.192  ; 6.593        ; 0.401          ; Low Pulse Width  ; ad9866_clk ; Rise       ; receiver:receiver_rx2_inst|firX8R8:fir2|fir256:E|reg_coef[8]~_Duplicate_1  ;
; 6.192  ; 6.593        ; 0.401          ; Low Pulse Width  ; ad9866_clk ; Rise       ; receiver:receiver_rx2_inst|firX8R8:fir2|fir256:E|reg_coef[9]~_Duplicate_1  ;
; 6.192  ; 6.593        ; 0.401          ; Low Pulse Width  ; ad9866_clk ; Rise       ; receiver:receiver_rx2_inst|firX8R8:fir2|fir256:E|reg_q[0]                  ;
; 6.192  ; 6.593        ; 0.401          ; Low Pulse Width  ; ad9866_clk ; Rise       ; receiver:receiver_rx2_inst|firX8R8:fir2|fir256:E|reg_q[10]                 ;
; 6.192  ; 6.593        ; 0.401          ; Low Pulse Width  ; ad9866_clk ; Rise       ; receiver:receiver_rx2_inst|firX8R8:fir2|fir256:E|reg_q[11]                 ;
; 6.192  ; 6.593        ; 0.401          ; Low Pulse Width  ; ad9866_clk ; Rise       ; receiver:receiver_rx2_inst|firX8R8:fir2|fir256:E|reg_q[12]                 ;
; 6.192  ; 6.593        ; 0.401          ; Low Pulse Width  ; ad9866_clk ; Rise       ; receiver:receiver_rx2_inst|firX8R8:fir2|fir256:E|reg_q[13]                 ;
; 6.192  ; 6.593        ; 0.401          ; Low Pulse Width  ; ad9866_clk ; Rise       ; receiver:receiver_rx2_inst|firX8R8:fir2|fir256:E|reg_q[14]                 ;
; 6.192  ; 6.593        ; 0.401          ; Low Pulse Width  ; ad9866_clk ; Rise       ; receiver:receiver_rx2_inst|firX8R8:fir2|fir256:E|reg_q[15]                 ;
; 6.192  ; 6.593        ; 0.401          ; Low Pulse Width  ; ad9866_clk ; Rise       ; receiver:receiver_rx2_inst|firX8R8:fir2|fir256:E|reg_q[16]                 ;
; 6.192  ; 6.593        ; 0.401          ; Low Pulse Width  ; ad9866_clk ; Rise       ; receiver:receiver_rx2_inst|firX8R8:fir2|fir256:E|reg_q[17]                 ;
; 6.192  ; 6.593        ; 0.401          ; Low Pulse Width  ; ad9866_clk ; Rise       ; receiver:receiver_rx2_inst|firX8R8:fir2|fir256:E|reg_q[1]                  ;
; 6.192  ; 6.593        ; 0.401          ; Low Pulse Width  ; ad9866_clk ; Rise       ; receiver:receiver_rx2_inst|firX8R8:fir2|fir256:E|reg_q[2]                  ;
; 6.192  ; 6.593        ; 0.401          ; Low Pulse Width  ; ad9866_clk ; Rise       ; receiver:receiver_rx2_inst|firX8R8:fir2|fir256:E|reg_q[3]                  ;
; 6.192  ; 6.593        ; 0.401          ; Low Pulse Width  ; ad9866_clk ; Rise       ; receiver:receiver_rx2_inst|firX8R8:fir2|fir256:E|reg_q[4]                  ;
; 6.192  ; 6.593        ; 0.401          ; Low Pulse Width  ; ad9866_clk ; Rise       ; receiver:receiver_rx2_inst|firX8R8:fir2|fir256:E|reg_q[5]                  ;
; 6.192  ; 6.593        ; 0.401          ; Low Pulse Width  ; ad9866_clk ; Rise       ; receiver:receiver_rx2_inst|firX8R8:fir2|fir256:E|reg_q[6]                  ;
; 6.192  ; 6.593        ; 0.401          ; Low Pulse Width  ; ad9866_clk ; Rise       ; receiver:receiver_rx2_inst|firX8R8:fir2|fir256:E|reg_q[7]                  ;
; 6.192  ; 6.593        ; 0.401          ; Low Pulse Width  ; ad9866_clk ; Rise       ; receiver:receiver_rx2_inst|firX8R8:fir2|fir256:E|reg_q[8]                  ;
; 6.192  ; 6.593        ; 0.401          ; Low Pulse Width  ; ad9866_clk ; Rise       ; receiver:receiver_rx2_inst|firX8R8:fir2|fir256:E|reg_q[9]                  ;
; 6.201  ; 6.602        ; 0.401          ; High Pulse Width ; ad9866_clk ; Rise       ; transmitter:transmitter_inst|FirInterp8_1024:fi|reg_coef[0]                ;
; 6.201  ; 6.602        ; 0.401          ; High Pulse Width ; ad9866_clk ; Rise       ; transmitter:transmitter_inst|FirInterp8_1024:fi|reg_coef[10]               ;
; 6.201  ; 6.602        ; 0.401          ; High Pulse Width ; ad9866_clk ; Rise       ; transmitter:transmitter_inst|FirInterp8_1024:fi|reg_coef[11]               ;
; 6.201  ; 6.602        ; 0.401          ; High Pulse Width ; ad9866_clk ; Rise       ; transmitter:transmitter_inst|FirInterp8_1024:fi|reg_coef[12]               ;
; 6.201  ; 6.602        ; 0.401          ; High Pulse Width ; ad9866_clk ; Rise       ; transmitter:transmitter_inst|FirInterp8_1024:fi|reg_coef[13]               ;
; 6.201  ; 6.602        ; 0.401          ; High Pulse Width ; ad9866_clk ; Rise       ; transmitter:transmitter_inst|FirInterp8_1024:fi|reg_coef[14]               ;
; 6.201  ; 6.602        ; 0.401          ; High Pulse Width ; ad9866_clk ; Rise       ; transmitter:transmitter_inst|FirInterp8_1024:fi|reg_coef[15]               ;
; 6.201  ; 6.602        ; 0.401          ; High Pulse Width ; ad9866_clk ; Rise       ; transmitter:transmitter_inst|FirInterp8_1024:fi|reg_coef[16]               ;
; 6.201  ; 6.602        ; 0.401          ; High Pulse Width ; ad9866_clk ; Rise       ; transmitter:transmitter_inst|FirInterp8_1024:fi|reg_coef[17]               ;
; 6.201  ; 6.602        ; 0.401          ; High Pulse Width ; ad9866_clk ; Rise       ; transmitter:transmitter_inst|FirInterp8_1024:fi|reg_coef[1]                ;
; 6.201  ; 6.602        ; 0.401          ; High Pulse Width ; ad9866_clk ; Rise       ; transmitter:transmitter_inst|FirInterp8_1024:fi|reg_coef[2]                ;
; 6.201  ; 6.602        ; 0.401          ; High Pulse Width ; ad9866_clk ; Rise       ; transmitter:transmitter_inst|FirInterp8_1024:fi|reg_coef[3]                ;
; 6.201  ; 6.602        ; 0.401          ; High Pulse Width ; ad9866_clk ; Rise       ; transmitter:transmitter_inst|FirInterp8_1024:fi|reg_coef[4]                ;
; 6.201  ; 6.602        ; 0.401          ; High Pulse Width ; ad9866_clk ; Rise       ; transmitter:transmitter_inst|FirInterp8_1024:fi|reg_coef[5]                ;
; 6.201  ; 6.602        ; 0.401          ; High Pulse Width ; ad9866_clk ; Rise       ; transmitter:transmitter_inst|FirInterp8_1024:fi|reg_coef[6]                ;
; 6.201  ; 6.602        ; 0.401          ; High Pulse Width ; ad9866_clk ; Rise       ; transmitter:transmitter_inst|FirInterp8_1024:fi|reg_coef[7]                ;
; 6.201  ; 6.602        ; 0.401          ; High Pulse Width ; ad9866_clk ; Rise       ; transmitter:transmitter_inst|FirInterp8_1024:fi|reg_coef[8]                ;
; 6.201  ; 6.602        ; 0.401          ; High Pulse Width ; ad9866_clk ; Rise       ; transmitter:transmitter_inst|FirInterp8_1024:fi|reg_coef[9]                ;
; 6.201  ; 6.602        ; 0.401          ; High Pulse Width ; ad9866_clk ; Rise       ; transmitter:transmitter_inst|FirInterp8_1024:fi|reg_q[0]                   ;
; 6.201  ; 6.602        ; 0.401          ; High Pulse Width ; ad9866_clk ; Rise       ; transmitter:transmitter_inst|FirInterp8_1024:fi|reg_q[10]                  ;
; 6.201  ; 6.602        ; 0.401          ; High Pulse Width ; ad9866_clk ; Rise       ; transmitter:transmitter_inst|FirInterp8_1024:fi|reg_q[11]                  ;
; 6.201  ; 6.602        ; 0.401          ; High Pulse Width ; ad9866_clk ; Rise       ; transmitter:transmitter_inst|FirInterp8_1024:fi|reg_q[12]                  ;
; 6.201  ; 6.602        ; 0.401          ; High Pulse Width ; ad9866_clk ; Rise       ; transmitter:transmitter_inst|FirInterp8_1024:fi|reg_q[13]                  ;
; 6.201  ; 6.602        ; 0.401          ; High Pulse Width ; ad9866_clk ; Rise       ; transmitter:transmitter_inst|FirInterp8_1024:fi|reg_q[14]                  ;
; 6.201  ; 6.602        ; 0.401          ; High Pulse Width ; ad9866_clk ; Rise       ; transmitter:transmitter_inst|FirInterp8_1024:fi|reg_q[15]                  ;
; 6.201  ; 6.602        ; 0.401          ; High Pulse Width ; ad9866_clk ; Rise       ; transmitter:transmitter_inst|FirInterp8_1024:fi|reg_q[16]                  ;
+--------+--------------+----------------+------------------+------------+------------+----------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Minimum Pulse Width: 'ad9866_rxclk'                                     ;
+--------+--------------+----------------+-----------+--------------+------------+--------------+
; Slack  ; Actual Width ; Required Width ; Type      ; Clock        ; Clock Edge ; Target       ;
+--------+--------------+----------------+-----------+--------------+------------+--------------+
; -2.123 ; 13.563       ; 15.686         ; Port Rate ; ad9866_rxclk ; Rise       ; ad9866_rxclk ;
+--------+--------------+----------------+-----------+--------------+------------+--------------+


+-----------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Minimum Pulse Width: 'ad9866_txclk'                                     ;
+--------+--------------+----------------+-----------+--------------+------------+--------------+
; Slack  ; Actual Width ; Required Width ; Type      ; Clock        ; Clock Edge ; Target       ;
+--------+--------------+----------------+-----------+--------------+------------+--------------+
; -2.123 ; 13.563       ; 15.686         ; Port Rate ; ad9866_txclk ; Rise       ; ad9866_txclk ;
+--------+--------------+----------------+-----------+--------------+------------+--------------+


+---------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Minimum Pulse Width: 'spi_sck'                                                                      ;
+--------+--------------+----------------+------------------+---------+------------+----------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock   ; Clock Edge ; Target                                 ;
+--------+--------------+----------------+------------------+---------+------------+----------------------------------------+
; 31.579 ; 31.799       ; 0.220          ; High Pulse Width ; spi_sck ; Rise       ; spi_slave:spi_slave_rx_inst|rdata[6]   ;
; 31.659 ; 31.879       ; 0.220          ; High Pulse Width ; spi_sck ; Rise       ; spi_slave:spi_slave_rx_inst|rdata[5]   ;
; 31.668 ; 31.888       ; 0.220          ; High Pulse Width ; spi_sck ; Rise       ; spi_slave:spi_slave_rx_inst|rdata[10]  ;
; 31.668 ; 31.888       ; 0.220          ; High Pulse Width ; spi_sck ; Rise       ; spi_slave:spi_slave_rx_inst|rdata[11]  ;
; 31.668 ; 31.888       ; 0.220          ; High Pulse Width ; spi_sck ; Rise       ; spi_slave:spi_slave_rx_inst|rdata[23]  ;
; 31.668 ; 31.888       ; 0.220          ; High Pulse Width ; spi_sck ; Rise       ; spi_slave:spi_slave_rx_inst|rdata[9]   ;
; 31.684 ; 31.904       ; 0.220          ; High Pulse Width ; spi_sck ; Rise       ; spi_slave:spi_slave_rx_inst|rdata[28]  ;
; 31.691 ; 31.911       ; 0.220          ; High Pulse Width ; spi_sck ; Fall       ; spi_slave:spi_slave_rx2_inst|treg[33]  ;
; 31.691 ; 31.911       ; 0.220          ; High Pulse Width ; spi_sck ; Fall       ; spi_slave:spi_slave_rx2_inst|treg[34]  ;
; 31.691 ; 31.911       ; 0.220          ; High Pulse Width ; spi_sck ; Fall       ; spi_slave:spi_slave_rx2_inst|treg[38]  ;
; 31.691 ; 31.911       ; 0.220          ; High Pulse Width ; spi_sck ; Fall       ; spi_slave:spi_slave_rx2_inst|treg[39]  ;
; 31.691 ; 31.911       ; 0.220          ; High Pulse Width ; spi_sck ; Fall       ; spi_slave:spi_slave_rx2_inst|treg[40]  ;
; 31.691 ; 31.911       ; 0.220          ; High Pulse Width ; spi_sck ; Fall       ; spi_slave:spi_slave_rx2_inst|treg[41]  ;
; 31.691 ; 31.911       ; 0.220          ; High Pulse Width ; spi_sck ; Fall       ; spi_slave:spi_slave_rx2_inst|treg[42]  ;
; 31.691 ; 31.911       ; 0.220          ; High Pulse Width ; spi_sck ; Fall       ; spi_slave:spi_slave_rx2_inst|treg[44]  ;
; 31.691 ; 31.911       ; 0.220          ; High Pulse Width ; spi_sck ; Fall       ; spi_slave:spi_slave_rx2_inst|treg[46]  ;
; 31.691 ; 31.911       ; 0.220          ; High Pulse Width ; spi_sck ; Fall       ; spi_slave:spi_slave_rx2_inst|treg[47]  ;
; 31.699 ; 31.919       ; 0.220          ; High Pulse Width ; spi_sck ; Rise       ; spi_slave:spi_slave_rx_inst|rdata[0]   ;
; 31.699 ; 31.919       ; 0.220          ; High Pulse Width ; spi_sck ; Rise       ; spi_slave:spi_slave_rx_inst|rdata[21]  ;
; 31.702 ; 31.922       ; 0.220          ; High Pulse Width ; spi_sck ; Fall       ; spi_slave:spi_slave_rx_inst|treg[0]    ;
; 31.702 ; 31.922       ; 0.220          ; High Pulse Width ; spi_sck ; Fall       ; spi_slave:spi_slave_rx_inst|treg[10]   ;
; 31.702 ; 31.922       ; 0.220          ; High Pulse Width ; spi_sck ; Fall       ; spi_slave:spi_slave_rx_inst|treg[11]   ;
; 31.702 ; 31.922       ; 0.220          ; High Pulse Width ; spi_sck ; Fall       ; spi_slave:spi_slave_rx_inst|treg[12]   ;
; 31.702 ; 31.922       ; 0.220          ; High Pulse Width ; spi_sck ; Fall       ; spi_slave:spi_slave_rx_inst|treg[13]   ;
; 31.702 ; 31.922       ; 0.220          ; High Pulse Width ; spi_sck ; Fall       ; spi_slave:spi_slave_rx_inst|treg[14]   ;
; 31.702 ; 31.922       ; 0.220          ; High Pulse Width ; spi_sck ; Fall       ; spi_slave:spi_slave_rx_inst|treg[15]   ;
; 31.702 ; 31.922       ; 0.220          ; High Pulse Width ; spi_sck ; Fall       ; spi_slave:spi_slave_rx_inst|treg[1]    ;
; 31.702 ; 31.922       ; 0.220          ; High Pulse Width ; spi_sck ; Fall       ; spi_slave:spi_slave_rx_inst|treg[2]    ;
; 31.702 ; 31.922       ; 0.220          ; High Pulse Width ; spi_sck ; Fall       ; spi_slave:spi_slave_rx_inst|treg[3]    ;
; 31.702 ; 31.922       ; 0.220          ; High Pulse Width ; spi_sck ; Fall       ; spi_slave:spi_slave_rx_inst|treg[4]    ;
; 31.702 ; 31.922       ; 0.220          ; High Pulse Width ; spi_sck ; Fall       ; spi_slave:spi_slave_rx_inst|treg[5]    ;
; 31.702 ; 31.922       ; 0.220          ; High Pulse Width ; spi_sck ; Fall       ; spi_slave:spi_slave_rx_inst|treg[6]    ;
; 31.702 ; 31.922       ; 0.220          ; High Pulse Width ; spi_sck ; Fall       ; spi_slave:spi_slave_rx_inst|treg[7]    ;
; 31.702 ; 31.922       ; 0.220          ; High Pulse Width ; spi_sck ; Fall       ; spi_slave:spi_slave_rx_inst|treg[8]    ;
; 31.702 ; 31.922       ; 0.220          ; High Pulse Width ; spi_sck ; Fall       ; spi_slave:spi_slave_rx_inst|treg[9]    ;
; 31.703 ; 31.923       ; 0.220          ; High Pulse Width ; spi_sck ; Fall       ; spi_slave:spi_slave_rx2_inst|treg[0]   ;
; 31.703 ; 31.923       ; 0.220          ; High Pulse Width ; spi_sck ; Fall       ; spi_slave:spi_slave_rx2_inst|treg[10]  ;
; 31.703 ; 31.923       ; 0.220          ; High Pulse Width ; spi_sck ; Fall       ; spi_slave:spi_slave_rx2_inst|treg[12]  ;
; 31.703 ; 31.923       ; 0.220          ; High Pulse Width ; spi_sck ; Fall       ; spi_slave:spi_slave_rx2_inst|treg[13]  ;
; 31.703 ; 31.923       ; 0.220          ; High Pulse Width ; spi_sck ; Fall       ; spi_slave:spi_slave_rx2_inst|treg[15]  ;
; 31.703 ; 31.923       ; 0.220          ; High Pulse Width ; spi_sck ; Fall       ; spi_slave:spi_slave_rx2_inst|treg[1]   ;
; 31.703 ; 31.923       ; 0.220          ; High Pulse Width ; spi_sck ; Fall       ; spi_slave:spi_slave_rx2_inst|treg[4]   ;
; 31.703 ; 31.923       ; 0.220          ; High Pulse Width ; spi_sck ; Fall       ; spi_slave:spi_slave_rx2_inst|treg[5]   ;
; 31.703 ; 31.923       ; 0.220          ; High Pulse Width ; spi_sck ; Fall       ; spi_slave:spi_slave_rx2_inst|treg[6]   ;
; 31.703 ; 31.923       ; 0.220          ; High Pulse Width ; spi_sck ; Fall       ; spi_slave:spi_slave_rx2_inst|treg[7]   ;
; 31.703 ; 31.923       ; 0.220          ; High Pulse Width ; spi_sck ; Fall       ; spi_slave:spi_slave_rx2_inst|treg[9]   ;
; 31.703 ; 31.923       ; 0.220          ; High Pulse Width ; spi_sck ; Fall       ; spi_slave:spi_slave_rx_inst|treg[16]   ;
; 31.703 ; 31.923       ; 0.220          ; High Pulse Width ; spi_sck ; Fall       ; spi_slave:spi_slave_rx_inst|treg[17]   ;
; 31.703 ; 31.923       ; 0.220          ; High Pulse Width ; spi_sck ; Fall       ; spi_slave:spi_slave_rx_inst|treg[18]   ;
; 31.703 ; 31.923       ; 0.220          ; High Pulse Width ; spi_sck ; Fall       ; spi_slave:spi_slave_rx_inst|treg[19]   ;
; 31.703 ; 31.923       ; 0.220          ; High Pulse Width ; spi_sck ; Fall       ; spi_slave:spi_slave_rx_inst|treg[20]   ;
; 31.703 ; 31.923       ; 0.220          ; High Pulse Width ; spi_sck ; Fall       ; spi_slave:spi_slave_rx_inst|treg[21]   ;
; 31.703 ; 31.923       ; 0.220          ; High Pulse Width ; spi_sck ; Fall       ; spi_slave:spi_slave_rx_inst|treg[22]   ;
; 31.703 ; 31.923       ; 0.220          ; High Pulse Width ; spi_sck ; Fall       ; spi_slave:spi_slave_rx_inst|treg[23]   ;
; 31.703 ; 31.923       ; 0.220          ; High Pulse Width ; spi_sck ; Fall       ; spi_slave:spi_slave_rx_inst|treg[24]   ;
; 31.703 ; 31.923       ; 0.220          ; High Pulse Width ; spi_sck ; Fall       ; spi_slave:spi_slave_rx_inst|treg[25]   ;
; 31.703 ; 31.923       ; 0.220          ; High Pulse Width ; spi_sck ; Fall       ; spi_slave:spi_slave_rx_inst|treg[26]   ;
; 31.703 ; 31.923       ; 0.220          ; High Pulse Width ; spi_sck ; Fall       ; spi_slave:spi_slave_rx_inst|treg[27]   ;
; 31.703 ; 31.923       ; 0.220          ; High Pulse Width ; spi_sck ; Fall       ; spi_slave:spi_slave_rx_inst|treg[28]   ;
; 31.703 ; 31.923       ; 0.220          ; High Pulse Width ; spi_sck ; Fall       ; spi_slave:spi_slave_rx_inst|treg[29]   ;
; 31.703 ; 31.923       ; 0.220          ; High Pulse Width ; spi_sck ; Fall       ; spi_slave:spi_slave_rx_inst|treg[30]   ;
; 31.703 ; 31.923       ; 0.220          ; High Pulse Width ; spi_sck ; Fall       ; spi_slave:spi_slave_rx_inst|treg[31]   ;
; 31.705 ; 31.925       ; 0.220          ; High Pulse Width ; spi_sck ; Rise       ; spi_slave:spi_slave_rx2_inst|rdata[10] ;
; 31.705 ; 31.925       ; 0.220          ; High Pulse Width ; spi_sck ; Rise       ; spi_slave:spi_slave_rx2_inst|rdata[14] ;
; 31.705 ; 31.925       ; 0.220          ; High Pulse Width ; spi_sck ; Rise       ; spi_slave:spi_slave_rx2_inst|rdata[24] ;
; 31.705 ; 31.925       ; 0.220          ; High Pulse Width ; spi_sck ; Rise       ; spi_slave:spi_slave_rx2_inst|rdata[25] ;
; 31.705 ; 31.925       ; 0.220          ; High Pulse Width ; spi_sck ; Rise       ; spi_slave:spi_slave_rx2_inst|rdata[28] ;
; 31.705 ; 31.925       ; 0.220          ; High Pulse Width ; spi_sck ; Rise       ; spi_slave:spi_slave_rx2_inst|rdata[30] ;
; 31.707 ; 31.927       ; 0.220          ; High Pulse Width ; spi_sck ; Rise       ; spi_slave:spi_slave_rx2_inst|rreg[38]  ;
; 31.710 ; 31.930       ; 0.220          ; High Pulse Width ; spi_sck ; Fall       ; spi_slave:spi_slave_rx2_inst|treg[35]  ;
; 31.710 ; 31.930       ; 0.220          ; High Pulse Width ; spi_sck ; Fall       ; spi_slave:spi_slave_rx2_inst|treg[36]  ;
; 31.710 ; 31.930       ; 0.220          ; High Pulse Width ; spi_sck ; Fall       ; spi_slave:spi_slave_rx2_inst|treg[37]  ;
; 31.710 ; 31.930       ; 0.220          ; High Pulse Width ; spi_sck ; Fall       ; spi_slave:spi_slave_rx2_inst|treg[43]  ;
; 31.710 ; 31.930       ; 0.220          ; High Pulse Width ; spi_sck ; Fall       ; spi_slave:spi_slave_rx2_inst|treg[45]  ;
; 31.710 ; 31.930       ; 0.220          ; High Pulse Width ; spi_sck ; Rise       ; spi_slave:spi_slave_rx_inst|nb[0]      ;
; 31.710 ; 31.930       ; 0.220          ; High Pulse Width ; spi_sck ; Rise       ; spi_slave:spi_slave_rx_inst|rreg[0]    ;
; 31.710 ; 31.930       ; 0.220          ; High Pulse Width ; spi_sck ; Rise       ; spi_slave:spi_slave_rx_inst|rreg[29]   ;
; 31.710 ; 31.930       ; 0.220          ; High Pulse Width ; spi_sck ; Rise       ; spi_slave:spi_slave_rx_inst|rreg[32]   ;
; 31.710 ; 31.930       ; 0.220          ; High Pulse Width ; spi_sck ; Rise       ; spi_slave:spi_slave_rx_inst|rreg[36]   ;
; 31.718 ; 31.938       ; 0.220          ; High Pulse Width ; spi_sck ; Rise       ; spi_slave:spi_slave_rx2_inst|rreg[10]  ;
; 31.718 ; 31.938       ; 0.220          ; High Pulse Width ; spi_sck ; Rise       ; spi_slave:spi_slave_rx2_inst|rreg[11]  ;
; 31.718 ; 31.938       ; 0.220          ; High Pulse Width ; spi_sck ; Rise       ; spi_slave:spi_slave_rx2_inst|rreg[34]  ;
; 31.721 ; 31.941       ; 0.220          ; High Pulse Width ; spi_sck ; Rise       ; spi_slave:spi_slave_rx2_inst|rdata[0]  ;
; 31.721 ; 31.941       ; 0.220          ; High Pulse Width ; spi_sck ; Rise       ; spi_slave:spi_slave_rx2_inst|rdata[3]  ;
; 31.725 ; 31.945       ; 0.220          ; High Pulse Width ; spi_sck ; Fall       ; spi_slave:spi_slave_rx2_inst|treg[11]  ;
; 31.725 ; 31.945       ; 0.220          ; High Pulse Width ; spi_sck ; Fall       ; spi_slave:spi_slave_rx2_inst|treg[14]  ;
; 31.725 ; 31.945       ; 0.220          ; High Pulse Width ; spi_sck ; Fall       ; spi_slave:spi_slave_rx2_inst|treg[16]  ;
; 31.725 ; 31.945       ; 0.220          ; High Pulse Width ; spi_sck ; Fall       ; spi_slave:spi_slave_rx2_inst|treg[2]   ;
; 31.725 ; 31.945       ; 0.220          ; High Pulse Width ; spi_sck ; Fall       ; spi_slave:spi_slave_rx2_inst|treg[3]   ;
; 31.725 ; 31.945       ; 0.220          ; High Pulse Width ; spi_sck ; Fall       ; spi_slave:spi_slave_rx2_inst|treg[8]   ;
; 31.728 ; 31.948       ; 0.220          ; High Pulse Width ; spi_sck ; Fall       ; spi_slave:spi_slave_rx2_inst|treg[17]  ;
; 31.728 ; 31.948       ; 0.220          ; High Pulse Width ; spi_sck ; Fall       ; spi_slave:spi_slave_rx2_inst|treg[18]  ;
; 31.728 ; 31.948       ; 0.220          ; High Pulse Width ; spi_sck ; Fall       ; spi_slave:spi_slave_rx2_inst|treg[19]  ;
; 31.728 ; 31.948       ; 0.220          ; High Pulse Width ; spi_sck ; Fall       ; spi_slave:spi_slave_rx2_inst|treg[20]  ;
; 31.728 ; 31.948       ; 0.220          ; High Pulse Width ; spi_sck ; Fall       ; spi_slave:spi_slave_rx2_inst|treg[21]  ;
; 31.728 ; 31.948       ; 0.220          ; High Pulse Width ; spi_sck ; Fall       ; spi_slave:spi_slave_rx2_inst|treg[22]  ;
; 31.728 ; 31.948       ; 0.220          ; High Pulse Width ; spi_sck ; Fall       ; spi_slave:spi_slave_rx2_inst|treg[23]  ;
; 31.728 ; 31.948       ; 0.220          ; High Pulse Width ; spi_sck ; Fall       ; spi_slave:spi_slave_rx2_inst|treg[24]  ;
; 31.728 ; 31.948       ; 0.220          ; High Pulse Width ; spi_sck ; Fall       ; spi_slave:spi_slave_rx2_inst|treg[25]  ;
; 31.728 ; 31.948       ; 0.220          ; High Pulse Width ; spi_sck ; Fall       ; spi_slave:spi_slave_rx2_inst|treg[26]  ;
+--------+--------------+----------------+------------------+---------+------------+----------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Minimum Pulse Width: 'clk_10mhz'                                                                                  ;
+--------+--------------+----------------+------------------+-----------+------------+----------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock     ; Clock Edge ; Target                                             ;
+--------+--------------+----------------+------------------+-----------+------------+----------------------------------------------------+
; 49.759 ; 49.947       ; 0.188          ; Low Pulse Width  ; clk_10mhz ; Rise       ; ad9866:ad9866_inst|dut1_pc[0]                      ;
; 49.759 ; 49.947       ; 0.188          ; Low Pulse Width  ; clk_10mhz ; Rise       ; ad9866:ad9866_inst|dut1_pc[1]                      ;
; 49.759 ; 49.947       ; 0.188          ; Low Pulse Width  ; clk_10mhz ; Rise       ; ad9866:ad9866_inst|dut1_pc[2]                      ;
; 49.759 ; 49.947       ; 0.188          ; Low Pulse Width  ; clk_10mhz ; Rise       ; ad9866:ad9866_inst|dut1_pc[3]                      ;
; 49.759 ; 49.947       ; 0.188          ; Low Pulse Width  ; clk_10mhz ; Rise       ; ad9866:ad9866_inst|dut1_pc[4]                      ;
; 49.759 ; 49.947       ; 0.188          ; Low Pulse Width  ; clk_10mhz ; Rise       ; ad9866:ad9866_inst|dut1_pc[5]                      ;
; 49.759 ; 49.947       ; 0.188          ; Low Pulse Width  ; clk_10mhz ; Rise       ; ad9866:ad9866_inst|dut2_bitcount[0]                ;
; 49.759 ; 49.947       ; 0.188          ; Low Pulse Width  ; clk_10mhz ; Rise       ; ad9866:ad9866_inst|dut2_bitcount[1]                ;
; 49.759 ; 49.947       ; 0.188          ; Low Pulse Width  ; clk_10mhz ; Rise       ; ad9866:ad9866_inst|dut2_bitcount[2]                ;
; 49.759 ; 49.947       ; 0.188          ; Low Pulse Width  ; clk_10mhz ; Rise       ; ad9866:ad9866_inst|dut2_bitcount[3]                ;
; 49.759 ; 49.947       ; 0.188          ; Low Pulse Width  ; clk_10mhz ; Rise       ; ad9866:ad9866_inst|dut2_data[0]                    ;
; 49.759 ; 49.947       ; 0.188          ; Low Pulse Width  ; clk_10mhz ; Rise       ; ad9866:ad9866_inst|dut2_data[10]                   ;
; 49.759 ; 49.947       ; 0.188          ; Low Pulse Width  ; clk_10mhz ; Rise       ; ad9866:ad9866_inst|dut2_data[11]                   ;
; 49.759 ; 49.947       ; 0.188          ; Low Pulse Width  ; clk_10mhz ; Rise       ; ad9866:ad9866_inst|dut2_data[12]                   ;
; 49.759 ; 49.947       ; 0.188          ; Low Pulse Width  ; clk_10mhz ; Rise       ; ad9866:ad9866_inst|dut2_data[13]                   ;
; 49.759 ; 49.947       ; 0.188          ; Low Pulse Width  ; clk_10mhz ; Rise       ; ad9866:ad9866_inst|dut2_data[14]                   ;
; 49.759 ; 49.947       ; 0.188          ; Low Pulse Width  ; clk_10mhz ; Rise       ; ad9866:ad9866_inst|dut2_data[15]                   ;
; 49.759 ; 49.947       ; 0.188          ; Low Pulse Width  ; clk_10mhz ; Rise       ; ad9866:ad9866_inst|dut2_data[1]                    ;
; 49.759 ; 49.947       ; 0.188          ; Low Pulse Width  ; clk_10mhz ; Rise       ; ad9866:ad9866_inst|dut2_data[2]                    ;
; 49.759 ; 49.947       ; 0.188          ; Low Pulse Width  ; clk_10mhz ; Rise       ; ad9866:ad9866_inst|dut2_data[3]                    ;
; 49.759 ; 49.947       ; 0.188          ; Low Pulse Width  ; clk_10mhz ; Rise       ; ad9866:ad9866_inst|dut2_data[4]                    ;
; 49.759 ; 49.947       ; 0.188          ; Low Pulse Width  ; clk_10mhz ; Rise       ; ad9866:ad9866_inst|dut2_data[5]                    ;
; 49.759 ; 49.947       ; 0.188          ; Low Pulse Width  ; clk_10mhz ; Rise       ; ad9866:ad9866_inst|dut2_data[6]                    ;
; 49.759 ; 49.947       ; 0.188          ; Low Pulse Width  ; clk_10mhz ; Rise       ; ad9866:ad9866_inst|dut2_data[7]                    ;
; 49.759 ; 49.947       ; 0.188          ; Low Pulse Width  ; clk_10mhz ; Rise       ; ad9866:ad9866_inst|dut2_data[8]                    ;
; 49.759 ; 49.947       ; 0.188          ; Low Pulse Width  ; clk_10mhz ; Rise       ; ad9866:ad9866_inst|dut2_data[9]                    ;
; 49.759 ; 49.947       ; 0.188          ; Low Pulse Width  ; clk_10mhz ; Rise       ; ad9866:ad9866_inst|dut2_state.1                    ;
; 49.759 ; 49.947       ; 0.188          ; Low Pulse Width  ; clk_10mhz ; Rise       ; ad9866:ad9866_inst|sclk                            ;
; 49.759 ; 49.947       ; 0.188          ; Low Pulse Width  ; clk_10mhz ; Rise       ; ad9866:ad9866_inst|sen_n                           ;
; 49.759 ; 49.947       ; 0.188          ; Low Pulse Width  ; clk_10mhz ; Rise       ; filter:filter_inst|selected_filter[0]              ;
; 49.759 ; 49.947       ; 0.188          ; Low Pulse Width  ; clk_10mhz ; Rise       ; filter:filter_inst|selected_filter[1]              ;
; 49.759 ; 49.947       ; 0.188          ; Low Pulse Width  ; clk_10mhz ; Rise       ; filter:filter_inst|selected_filter[2]              ;
; 49.759 ; 49.947       ; 0.188          ; Low Pulse Width  ; clk_10mhz ; Rise       ; filter:filter_inst|selected_filter[3]              ;
; 49.759 ; 49.947       ; 0.188          ; Low Pulse Width  ; clk_10mhz ; Rise       ; filter:filter_inst|selected_filter[4]              ;
; 49.759 ; 49.947       ; 0.188          ; Low Pulse Width  ; clk_10mhz ; Rise       ; filter:filter_inst|selected_filter[5]              ;
; 49.759 ; 49.947       ; 0.188          ; Low Pulse Width  ; clk_10mhz ; Rise       ; filter:filter_inst|selected_filter[6]              ;
; 49.759 ; 49.947       ; 0.188          ; Low Pulse Width  ; clk_10mhz ; Rise       ; prev_gain[0]                                       ;
; 49.759 ; 49.947       ; 0.188          ; Low Pulse Width  ; clk_10mhz ; Rise       ; prev_gain[1]                                       ;
; 49.759 ; 49.947       ; 0.188          ; Low Pulse Width  ; clk_10mhz ; Rise       ; prev_gain[2]                                       ;
; 49.759 ; 49.947       ; 0.188          ; Low Pulse Width  ; clk_10mhz ; Rise       ; prev_gain[3]                                       ;
; 49.759 ; 49.947       ; 0.188          ; Low Pulse Width  ; clk_10mhz ; Rise       ; prev_gain[4]                                       ;
; 49.759 ; 49.947       ; 0.188          ; Low Pulse Width  ; clk_10mhz ; Rise       ; prev_gain[5]                                       ;
; 49.759 ; 49.947       ; 0.188          ; Low Pulse Width  ; clk_10mhz ; Rise       ; reset_handler:reset_handler_inst|reset             ;
; 49.759 ; 49.947       ; 0.188          ; Low Pulse Width  ; clk_10mhz ; Rise       ; reset_handler:reset_handler_inst|reset_counter[12] ;
; 49.759 ; 49.947       ; 0.188          ; Low Pulse Width  ; clk_10mhz ; Rise       ; reset_handler:reset_handler_inst|reset_counter[13] ;
; 49.759 ; 49.947       ; 0.188          ; Low Pulse Width  ; clk_10mhz ; Rise       ; reset_handler:reset_handler_inst|reset_counter[14] ;
; 49.759 ; 49.947       ; 0.188          ; Low Pulse Width  ; clk_10mhz ; Rise       ; reset_handler:reset_handler_inst|reset_counter[15] ;
; 49.759 ; 49.947       ; 0.188          ; Low Pulse Width  ; clk_10mhz ; Rise       ; reset_handler:reset_handler_inst|reset_counter[16] ;
; 49.759 ; 49.947       ; 0.188          ; Low Pulse Width  ; clk_10mhz ; Rise       ; reset_handler:reset_handler_inst|reset_counter[17] ;
; 49.759 ; 49.947       ; 0.188          ; Low Pulse Width  ; clk_10mhz ; Rise       ; reset_handler:reset_handler_inst|reset_counter[18] ;
; 49.759 ; 49.947       ; 0.188          ; Low Pulse Width  ; clk_10mhz ; Rise       ; reset_handler:reset_handler_inst|reset_counter[19] ;
; 49.759 ; 49.947       ; 0.188          ; Low Pulse Width  ; clk_10mhz ; Rise       ; reset_handler:reset_handler_inst|reset_counter[20] ;
; 49.759 ; 49.947       ; 0.188          ; Low Pulse Width  ; clk_10mhz ; Rise       ; reset_handler:reset_handler_inst|reset_counter[21] ;
; 49.759 ; 49.947       ; 0.188          ; Low Pulse Width  ; clk_10mhz ; Rise       ; reset_handler:reset_handler_inst|reset_counter[22] ;
; 49.759 ; 49.947       ; 0.188          ; Low Pulse Width  ; clk_10mhz ; Rise       ; reset_handler:reset_handler_inst|reset_counter[23] ;
; 49.760 ; 49.948       ; 0.188          ; Low Pulse Width  ; clk_10mhz ; Rise       ; counter[0]                                         ;
; 49.760 ; 49.948       ; 0.188          ; Low Pulse Width  ; clk_10mhz ; Rise       ; counter[10]                                        ;
; 49.760 ; 49.948       ; 0.188          ; Low Pulse Width  ; clk_10mhz ; Rise       ; counter[11]                                        ;
; 49.760 ; 49.948       ; 0.188          ; Low Pulse Width  ; clk_10mhz ; Rise       ; counter[12]                                        ;
; 49.760 ; 49.948       ; 0.188          ; Low Pulse Width  ; clk_10mhz ; Rise       ; counter[13]                                        ;
; 49.760 ; 49.948       ; 0.188          ; Low Pulse Width  ; clk_10mhz ; Rise       ; counter[14]                                        ;
; 49.760 ; 49.948       ; 0.188          ; Low Pulse Width  ; clk_10mhz ; Rise       ; counter[15]                                        ;
; 49.760 ; 49.948       ; 0.188          ; Low Pulse Width  ; clk_10mhz ; Rise       ; counter[16]                                        ;
; 49.760 ; 49.948       ; 0.188          ; Low Pulse Width  ; clk_10mhz ; Rise       ; counter[17]                                        ;
; 49.760 ; 49.948       ; 0.188          ; Low Pulse Width  ; clk_10mhz ; Rise       ; counter[18]                                        ;
; 49.760 ; 49.948       ; 0.188          ; Low Pulse Width  ; clk_10mhz ; Rise       ; counter[19]                                        ;
; 49.760 ; 49.948       ; 0.188          ; Low Pulse Width  ; clk_10mhz ; Rise       ; counter[1]                                         ;
; 49.760 ; 49.948       ; 0.188          ; Low Pulse Width  ; clk_10mhz ; Rise       ; counter[20]                                        ;
; 49.760 ; 49.948       ; 0.188          ; Low Pulse Width  ; clk_10mhz ; Rise       ; counter[21]                                        ;
; 49.760 ; 49.948       ; 0.188          ; Low Pulse Width  ; clk_10mhz ; Rise       ; counter[22]                                        ;
; 49.760 ; 49.948       ; 0.188          ; Low Pulse Width  ; clk_10mhz ; Rise       ; counter[23]                                        ;
; 49.760 ; 49.948       ; 0.188          ; Low Pulse Width  ; clk_10mhz ; Rise       ; counter[2]                                         ;
; 49.760 ; 49.948       ; 0.188          ; Low Pulse Width  ; clk_10mhz ; Rise       ; counter[3]                                         ;
; 49.760 ; 49.948       ; 0.188          ; Low Pulse Width  ; clk_10mhz ; Rise       ; counter[4]                                         ;
; 49.760 ; 49.948       ; 0.188          ; Low Pulse Width  ; clk_10mhz ; Rise       ; counter[5]                                         ;
; 49.760 ; 49.948       ; 0.188          ; Low Pulse Width  ; clk_10mhz ; Rise       ; counter[6]                                         ;
; 49.760 ; 49.948       ; 0.188          ; Low Pulse Width  ; clk_10mhz ; Rise       ; counter[7]                                         ;
; 49.760 ; 49.948       ; 0.188          ; Low Pulse Width  ; clk_10mhz ; Rise       ; counter[8]                                         ;
; 49.760 ; 49.948       ; 0.188          ; Low Pulse Width  ; clk_10mhz ; Rise       ; counter[9]                                         ;
; 49.760 ; 49.948       ; 0.188          ; Low Pulse Width  ; clk_10mhz ; Rise       ; reset_handler:reset_handler_inst|reset_counter[0]  ;
; 49.760 ; 49.948       ; 0.188          ; Low Pulse Width  ; clk_10mhz ; Rise       ; reset_handler:reset_handler_inst|reset_counter[10] ;
; 49.760 ; 49.948       ; 0.188          ; Low Pulse Width  ; clk_10mhz ; Rise       ; reset_handler:reset_handler_inst|reset_counter[11] ;
; 49.760 ; 49.948       ; 0.188          ; Low Pulse Width  ; clk_10mhz ; Rise       ; reset_handler:reset_handler_inst|reset_counter[1]  ;
; 49.760 ; 49.948       ; 0.188          ; Low Pulse Width  ; clk_10mhz ; Rise       ; reset_handler:reset_handler_inst|reset_counter[2]  ;
; 49.760 ; 49.948       ; 0.188          ; Low Pulse Width  ; clk_10mhz ; Rise       ; reset_handler:reset_handler_inst|reset_counter[3]  ;
; 49.760 ; 49.948       ; 0.188          ; Low Pulse Width  ; clk_10mhz ; Rise       ; reset_handler:reset_handler_inst|reset_counter[4]  ;
; 49.760 ; 49.948       ; 0.188          ; Low Pulse Width  ; clk_10mhz ; Rise       ; reset_handler:reset_handler_inst|reset_counter[5]  ;
; 49.760 ; 49.948       ; 0.188          ; Low Pulse Width  ; clk_10mhz ; Rise       ; reset_handler:reset_handler_inst|reset_counter[6]  ;
; 49.760 ; 49.948       ; 0.188          ; Low Pulse Width  ; clk_10mhz ; Rise       ; reset_handler:reset_handler_inst|reset_counter[7]  ;
; 49.760 ; 49.948       ; 0.188          ; Low Pulse Width  ; clk_10mhz ; Rise       ; reset_handler:reset_handler_inst|reset_counter[8]  ;
; 49.760 ; 49.948       ; 0.188          ; Low Pulse Width  ; clk_10mhz ; Rise       ; reset_handler:reset_handler_inst|reset_counter[9]  ;
; 49.829 ; 50.049       ; 0.220          ; High Pulse Width ; clk_10mhz ; Rise       ; counter[0]                                         ;
; 49.829 ; 50.049       ; 0.220          ; High Pulse Width ; clk_10mhz ; Rise       ; counter[10]                                        ;
; 49.829 ; 50.049       ; 0.220          ; High Pulse Width ; clk_10mhz ; Rise       ; counter[11]                                        ;
; 49.829 ; 50.049       ; 0.220          ; High Pulse Width ; clk_10mhz ; Rise       ; counter[1]                                         ;
; 49.829 ; 50.049       ; 0.220          ; High Pulse Width ; clk_10mhz ; Rise       ; counter[2]                                         ;
; 49.829 ; 50.049       ; 0.220          ; High Pulse Width ; clk_10mhz ; Rise       ; counter[3]                                         ;
; 49.829 ; 50.049       ; 0.220          ; High Pulse Width ; clk_10mhz ; Rise       ; counter[4]                                         ;
; 49.829 ; 50.049       ; 0.220          ; High Pulse Width ; clk_10mhz ; Rise       ; counter[5]                                         ;
; 49.829 ; 50.049       ; 0.220          ; High Pulse Width ; clk_10mhz ; Rise       ; counter[6]                                         ;
+--------+--------------+----------------+------------------+-----------+------------+----------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Minimum Pulse Width: 'spi_slave:spi_slave_rx_inst|done'                                                           ;
+----------+--------------+----------------+------------------+----------------------------------+------------+---------------------------+
; Slack    ; Actual Width ; Required Width ; Type             ; Clock                            ; Clock Edge ; Target                    ;
+----------+--------------+----------------+------------------+----------------------------------+------------+---------------------------+
; 1249.495 ; 1249.896     ; 0.401          ; Low Pulse Width  ; spi_slave:spi_slave_rx_inst|done ; Rise       ; rx1_freq[18]~_Duplicate_1 ;
; 1249.495 ; 1249.896     ; 0.401          ; Low Pulse Width  ; spi_slave:spi_slave_rx_inst|done ; Rise       ; rx1_freq[19]~_Duplicate_1 ;
; 1249.495 ; 1249.896     ; 0.401          ; Low Pulse Width  ; spi_slave:spi_slave_rx_inst|done ; Rise       ; rx1_freq[20]~_Duplicate_1 ;
; 1249.495 ; 1249.896     ; 0.401          ; Low Pulse Width  ; spi_slave:spi_slave_rx_inst|done ; Rise       ; rx1_freq[21]~_Duplicate_1 ;
; 1249.495 ; 1249.896     ; 0.401          ; Low Pulse Width  ; spi_slave:spi_slave_rx_inst|done ; Rise       ; rx1_freq[22]~_Duplicate_1 ;
; 1249.495 ; 1249.896     ; 0.401          ; Low Pulse Width  ; spi_slave:spi_slave_rx_inst|done ; Rise       ; rx1_freq[23]~_Duplicate_1 ;
; 1249.495 ; 1249.896     ; 0.401          ; Low Pulse Width  ; spi_slave:spi_slave_rx_inst|done ; Rise       ; rx1_freq[24]~_Duplicate_1 ;
; 1249.495 ; 1249.896     ; 0.401          ; Low Pulse Width  ; spi_slave:spi_slave_rx_inst|done ; Rise       ; rx1_freq[25]~_Duplicate_1 ;
; 1249.495 ; 1249.896     ; 0.401          ; Low Pulse Width  ; spi_slave:spi_slave_rx_inst|done ; Rise       ; rx1_freq[26]~_Duplicate_1 ;
; 1249.495 ; 1249.896     ; 0.401          ; Low Pulse Width  ; spi_slave:spi_slave_rx_inst|done ; Rise       ; rx1_freq[27]~_Duplicate_1 ;
; 1249.495 ; 1249.896     ; 0.401          ; Low Pulse Width  ; spi_slave:spi_slave_rx_inst|done ; Rise       ; rx1_freq[28]~_Duplicate_1 ;
; 1249.495 ; 1249.896     ; 0.401          ; Low Pulse Width  ; spi_slave:spi_slave_rx_inst|done ; Rise       ; rx1_freq[29]~_Duplicate_1 ;
; 1249.495 ; 1249.896     ; 0.401          ; Low Pulse Width  ; spi_slave:spi_slave_rx_inst|done ; Rise       ; rx1_freq[30]~_Duplicate_1 ;
; 1249.495 ; 1249.896     ; 0.401          ; Low Pulse Width  ; spi_slave:spi_slave_rx_inst|done ; Rise       ; rx1_freq[31]~_Duplicate_1 ;
; 1249.547 ; 1249.948     ; 0.401          ; Low Pulse Width  ; spi_slave:spi_slave_rx_inst|done ; Rise       ; rx1_freq[0]               ;
; 1249.547 ; 1249.948     ; 0.401          ; Low Pulse Width  ; spi_slave:spi_slave_rx_inst|done ; Rise       ; rx1_freq[0]~_Duplicate_1  ;
; 1249.547 ; 1249.948     ; 0.401          ; Low Pulse Width  ; spi_slave:spi_slave_rx_inst|done ; Rise       ; rx1_freq[10]              ;
; 1249.547 ; 1249.948     ; 0.401          ; Low Pulse Width  ; spi_slave:spi_slave_rx_inst|done ; Rise       ; rx1_freq[10]~_Duplicate_1 ;
; 1249.547 ; 1249.948     ; 0.401          ; Low Pulse Width  ; spi_slave:spi_slave_rx_inst|done ; Rise       ; rx1_freq[11]              ;
; 1249.547 ; 1249.948     ; 0.401          ; Low Pulse Width  ; spi_slave:spi_slave_rx_inst|done ; Rise       ; rx1_freq[11]~_Duplicate_1 ;
; 1249.547 ; 1249.948     ; 0.401          ; Low Pulse Width  ; spi_slave:spi_slave_rx_inst|done ; Rise       ; rx1_freq[12]              ;
; 1249.547 ; 1249.948     ; 0.401          ; Low Pulse Width  ; spi_slave:spi_slave_rx_inst|done ; Rise       ; rx1_freq[12]~_Duplicate_1 ;
; 1249.547 ; 1249.948     ; 0.401          ; Low Pulse Width  ; spi_slave:spi_slave_rx_inst|done ; Rise       ; rx1_freq[13]              ;
; 1249.547 ; 1249.948     ; 0.401          ; Low Pulse Width  ; spi_slave:spi_slave_rx_inst|done ; Rise       ; rx1_freq[13]~_Duplicate_1 ;
; 1249.547 ; 1249.948     ; 0.401          ; Low Pulse Width  ; spi_slave:spi_slave_rx_inst|done ; Rise       ; rx1_freq[14]              ;
; 1249.547 ; 1249.948     ; 0.401          ; Low Pulse Width  ; spi_slave:spi_slave_rx_inst|done ; Rise       ; rx1_freq[14]~_Duplicate_1 ;
; 1249.547 ; 1249.948     ; 0.401          ; Low Pulse Width  ; spi_slave:spi_slave_rx_inst|done ; Rise       ; rx1_freq[15]              ;
; 1249.547 ; 1249.948     ; 0.401          ; Low Pulse Width  ; spi_slave:spi_slave_rx_inst|done ; Rise       ; rx1_freq[15]~_Duplicate_1 ;
; 1249.547 ; 1249.948     ; 0.401          ; Low Pulse Width  ; spi_slave:spi_slave_rx_inst|done ; Rise       ; rx1_freq[16]              ;
; 1249.547 ; 1249.948     ; 0.401          ; Low Pulse Width  ; spi_slave:spi_slave_rx_inst|done ; Rise       ; rx1_freq[16]~_Duplicate_1 ;
; 1249.547 ; 1249.948     ; 0.401          ; Low Pulse Width  ; spi_slave:spi_slave_rx_inst|done ; Rise       ; rx1_freq[17]              ;
; 1249.547 ; 1249.948     ; 0.401          ; Low Pulse Width  ; spi_slave:spi_slave_rx_inst|done ; Rise       ; rx1_freq[17]~_Duplicate_1 ;
; 1249.547 ; 1249.948     ; 0.401          ; Low Pulse Width  ; spi_slave:spi_slave_rx_inst|done ; Rise       ; rx1_freq[18]              ;
; 1249.547 ; 1249.948     ; 0.401          ; Low Pulse Width  ; spi_slave:spi_slave_rx_inst|done ; Rise       ; rx1_freq[19]              ;
; 1249.547 ; 1249.948     ; 0.401          ; Low Pulse Width  ; spi_slave:spi_slave_rx_inst|done ; Rise       ; rx1_freq[1]               ;
; 1249.547 ; 1249.948     ; 0.401          ; Low Pulse Width  ; spi_slave:spi_slave_rx_inst|done ; Rise       ; rx1_freq[1]~_Duplicate_1  ;
; 1249.547 ; 1249.948     ; 0.401          ; Low Pulse Width  ; spi_slave:spi_slave_rx_inst|done ; Rise       ; rx1_freq[20]              ;
; 1249.547 ; 1249.948     ; 0.401          ; Low Pulse Width  ; spi_slave:spi_slave_rx_inst|done ; Rise       ; rx1_freq[21]              ;
; 1249.547 ; 1249.948     ; 0.401          ; Low Pulse Width  ; spi_slave:spi_slave_rx_inst|done ; Rise       ; rx1_freq[22]              ;
; 1249.547 ; 1249.948     ; 0.401          ; Low Pulse Width  ; spi_slave:spi_slave_rx_inst|done ; Rise       ; rx1_freq[23]              ;
; 1249.547 ; 1249.948     ; 0.401          ; Low Pulse Width  ; spi_slave:spi_slave_rx_inst|done ; Rise       ; rx1_freq[24]              ;
; 1249.547 ; 1249.948     ; 0.401          ; Low Pulse Width  ; spi_slave:spi_slave_rx_inst|done ; Rise       ; rx1_freq[25]              ;
; 1249.547 ; 1249.948     ; 0.401          ; Low Pulse Width  ; spi_slave:spi_slave_rx_inst|done ; Rise       ; rx1_freq[26]              ;
; 1249.547 ; 1249.948     ; 0.401          ; Low Pulse Width  ; spi_slave:spi_slave_rx_inst|done ; Rise       ; rx1_freq[27]              ;
; 1249.547 ; 1249.948     ; 0.401          ; Low Pulse Width  ; spi_slave:spi_slave_rx_inst|done ; Rise       ; rx1_freq[28]              ;
; 1249.547 ; 1249.948     ; 0.401          ; Low Pulse Width  ; spi_slave:spi_slave_rx_inst|done ; Rise       ; rx1_freq[29]              ;
; 1249.547 ; 1249.948     ; 0.401          ; Low Pulse Width  ; spi_slave:spi_slave_rx_inst|done ; Rise       ; rx1_freq[2]               ;
; 1249.547 ; 1249.948     ; 0.401          ; Low Pulse Width  ; spi_slave:spi_slave_rx_inst|done ; Rise       ; rx1_freq[2]~_Duplicate_1  ;
; 1249.547 ; 1249.948     ; 0.401          ; Low Pulse Width  ; spi_slave:spi_slave_rx_inst|done ; Rise       ; rx1_freq[30]              ;
; 1249.547 ; 1249.948     ; 0.401          ; Low Pulse Width  ; spi_slave:spi_slave_rx_inst|done ; Rise       ; rx1_freq[31]              ;
; 1249.547 ; 1249.948     ; 0.401          ; Low Pulse Width  ; spi_slave:spi_slave_rx_inst|done ; Rise       ; rx1_freq[3]               ;
; 1249.547 ; 1249.948     ; 0.401          ; Low Pulse Width  ; spi_slave:spi_slave_rx_inst|done ; Rise       ; rx1_freq[3]~_Duplicate_1  ;
; 1249.547 ; 1249.948     ; 0.401          ; Low Pulse Width  ; spi_slave:spi_slave_rx_inst|done ; Rise       ; rx1_freq[4]               ;
; 1249.547 ; 1249.948     ; 0.401          ; Low Pulse Width  ; spi_slave:spi_slave_rx_inst|done ; Rise       ; rx1_freq[4]~_Duplicate_1  ;
; 1249.547 ; 1249.948     ; 0.401          ; Low Pulse Width  ; spi_slave:spi_slave_rx_inst|done ; Rise       ; rx1_freq[5]               ;
; 1249.547 ; 1249.948     ; 0.401          ; Low Pulse Width  ; spi_slave:spi_slave_rx_inst|done ; Rise       ; rx1_freq[5]~_Duplicate_1  ;
; 1249.547 ; 1249.948     ; 0.401          ; Low Pulse Width  ; spi_slave:spi_slave_rx_inst|done ; Rise       ; rx1_freq[6]               ;
; 1249.547 ; 1249.948     ; 0.401          ; Low Pulse Width  ; spi_slave:spi_slave_rx_inst|done ; Rise       ; rx1_freq[6]~_Duplicate_1  ;
; 1249.547 ; 1249.948     ; 0.401          ; Low Pulse Width  ; spi_slave:spi_slave_rx_inst|done ; Rise       ; rx1_freq[7]               ;
; 1249.547 ; 1249.948     ; 0.401          ; Low Pulse Width  ; spi_slave:spi_slave_rx_inst|done ; Rise       ; rx1_freq[7]~_Duplicate_1  ;
; 1249.547 ; 1249.948     ; 0.401          ; Low Pulse Width  ; spi_slave:spi_slave_rx_inst|done ; Rise       ; rx1_freq[8]               ;
; 1249.547 ; 1249.948     ; 0.401          ; Low Pulse Width  ; spi_slave:spi_slave_rx_inst|done ; Rise       ; rx1_freq[8]~_Duplicate_1  ;
; 1249.547 ; 1249.948     ; 0.401          ; Low Pulse Width  ; spi_slave:spi_slave_rx_inst|done ; Rise       ; rx1_freq[9]               ;
; 1249.547 ; 1249.948     ; 0.401          ; Low Pulse Width  ; spi_slave:spi_slave_rx_inst|done ; Rise       ; rx1_freq[9]~_Duplicate_1  ;
; 1249.632 ; 1250.033     ; 0.401          ; High Pulse Width ; spi_slave:spi_slave_rx_inst|done ; Rise       ; rx1_freq[0]               ;
; 1249.632 ; 1250.033     ; 0.401          ; High Pulse Width ; spi_slave:spi_slave_rx_inst|done ; Rise       ; rx1_freq[10]              ;
; 1249.632 ; 1250.033     ; 0.401          ; High Pulse Width ; spi_slave:spi_slave_rx_inst|done ; Rise       ; rx1_freq[11]              ;
; 1249.632 ; 1250.033     ; 0.401          ; High Pulse Width ; spi_slave:spi_slave_rx_inst|done ; Rise       ; rx1_freq[12]              ;
; 1249.632 ; 1250.033     ; 0.401          ; High Pulse Width ; spi_slave:spi_slave_rx_inst|done ; Rise       ; rx1_freq[13]              ;
; 1249.632 ; 1250.033     ; 0.401          ; High Pulse Width ; spi_slave:spi_slave_rx_inst|done ; Rise       ; rx1_freq[14]              ;
; 1249.632 ; 1250.033     ; 0.401          ; High Pulse Width ; spi_slave:spi_slave_rx_inst|done ; Rise       ; rx1_freq[15]              ;
; 1249.632 ; 1250.033     ; 0.401          ; High Pulse Width ; spi_slave:spi_slave_rx_inst|done ; Rise       ; rx1_freq[16]              ;
; 1249.632 ; 1250.033     ; 0.401          ; High Pulse Width ; spi_slave:spi_slave_rx_inst|done ; Rise       ; rx1_freq[17]              ;
; 1249.632 ; 1250.033     ; 0.401          ; High Pulse Width ; spi_slave:spi_slave_rx_inst|done ; Rise       ; rx1_freq[1]               ;
; 1249.632 ; 1250.033     ; 0.401          ; High Pulse Width ; spi_slave:spi_slave_rx_inst|done ; Rise       ; rx1_freq[2]               ;
; 1249.632 ; 1250.033     ; 0.401          ; High Pulse Width ; spi_slave:spi_slave_rx_inst|done ; Rise       ; rx1_freq[3]               ;
; 1249.632 ; 1250.033     ; 0.401          ; High Pulse Width ; spi_slave:spi_slave_rx_inst|done ; Rise       ; rx1_freq[4]               ;
; 1249.632 ; 1250.033     ; 0.401          ; High Pulse Width ; spi_slave:spi_slave_rx_inst|done ; Rise       ; rx1_freq[5]               ;
; 1249.632 ; 1250.033     ; 0.401          ; High Pulse Width ; spi_slave:spi_slave_rx_inst|done ; Rise       ; rx1_freq[6]               ;
; 1249.632 ; 1250.033     ; 0.401          ; High Pulse Width ; spi_slave:spi_slave_rx_inst|done ; Rise       ; rx1_freq[7]               ;
; 1249.632 ; 1250.033     ; 0.401          ; High Pulse Width ; spi_slave:spi_slave_rx_inst|done ; Rise       ; rx1_freq[8]               ;
; 1249.632 ; 1250.033     ; 0.401          ; High Pulse Width ; spi_slave:spi_slave_rx_inst|done ; Rise       ; rx1_freq[9]               ;
; 1249.633 ; 1250.034     ; 0.401          ; High Pulse Width ; spi_slave:spi_slave_rx_inst|done ; Rise       ; rx1_freq[0]~_Duplicate_1  ;
; 1249.633 ; 1250.034     ; 0.401          ; High Pulse Width ; spi_slave:spi_slave_rx_inst|done ; Rise       ; rx1_freq[10]~_Duplicate_1 ;
; 1249.633 ; 1250.034     ; 0.401          ; High Pulse Width ; spi_slave:spi_slave_rx_inst|done ; Rise       ; rx1_freq[11]~_Duplicate_1 ;
; 1249.633 ; 1250.034     ; 0.401          ; High Pulse Width ; spi_slave:spi_slave_rx_inst|done ; Rise       ; rx1_freq[12]~_Duplicate_1 ;
; 1249.633 ; 1250.034     ; 0.401          ; High Pulse Width ; spi_slave:spi_slave_rx_inst|done ; Rise       ; rx1_freq[13]~_Duplicate_1 ;
; 1249.633 ; 1250.034     ; 0.401          ; High Pulse Width ; spi_slave:spi_slave_rx_inst|done ; Rise       ; rx1_freq[14]~_Duplicate_1 ;
; 1249.633 ; 1250.034     ; 0.401          ; High Pulse Width ; spi_slave:spi_slave_rx_inst|done ; Rise       ; rx1_freq[15]~_Duplicate_1 ;
; 1249.633 ; 1250.034     ; 0.401          ; High Pulse Width ; spi_slave:spi_slave_rx_inst|done ; Rise       ; rx1_freq[16]~_Duplicate_1 ;
; 1249.633 ; 1250.034     ; 0.401          ; High Pulse Width ; spi_slave:spi_slave_rx_inst|done ; Rise       ; rx1_freq[17]~_Duplicate_1 ;
; 1249.633 ; 1250.034     ; 0.401          ; High Pulse Width ; spi_slave:spi_slave_rx_inst|done ; Rise       ; rx1_freq[18]              ;
; 1249.633 ; 1250.034     ; 0.401          ; High Pulse Width ; spi_slave:spi_slave_rx_inst|done ; Rise       ; rx1_freq[19]              ;
; 1249.633 ; 1250.034     ; 0.401          ; High Pulse Width ; spi_slave:spi_slave_rx_inst|done ; Rise       ; rx1_freq[1]~_Duplicate_1  ;
; 1249.633 ; 1250.034     ; 0.401          ; High Pulse Width ; spi_slave:spi_slave_rx_inst|done ; Rise       ; rx1_freq[20]              ;
; 1249.633 ; 1250.034     ; 0.401          ; High Pulse Width ; spi_slave:spi_slave_rx_inst|done ; Rise       ; rx1_freq[21]              ;
; 1249.633 ; 1250.034     ; 0.401          ; High Pulse Width ; spi_slave:spi_slave_rx_inst|done ; Rise       ; rx1_freq[22]              ;
; 1249.633 ; 1250.034     ; 0.401          ; High Pulse Width ; spi_slave:spi_slave_rx_inst|done ; Rise       ; rx1_freq[23]              ;
; 1249.633 ; 1250.034     ; 0.401          ; High Pulse Width ; spi_slave:spi_slave_rx_inst|done ; Rise       ; rx1_freq[24]              ;
; 1249.633 ; 1250.034     ; 0.401          ; High Pulse Width ; spi_slave:spi_slave_rx_inst|done ; Rise       ; rx1_freq[25]              ;
+----------+--------------+----------------+------------------+----------------------------------+------------+---------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Minimum Pulse Width: 'spi_slave:spi_slave_rx2_inst|done'                                                          ;
+----------+--------------+----------------+-----------------+-----------------------------------+------------+---------------------------+
; Slack    ; Actual Width ; Required Width ; Type            ; Clock                             ; Clock Edge ; Target                    ;
+----------+--------------+----------------+-----------------+-----------------------------------+------------+---------------------------+
; 1249.551 ; 1249.952     ; 0.401          ; Low Pulse Width ; spi_slave:spi_slave_rx2_inst|done ; Rise       ; tx_freq[0]~_Duplicate_1   ;
; 1249.551 ; 1249.952     ; 0.401          ; Low Pulse Width ; spi_slave:spi_slave_rx2_inst|done ; Rise       ; tx_freq[10]~_Duplicate_1  ;
; 1249.551 ; 1249.952     ; 0.401          ; Low Pulse Width ; spi_slave:spi_slave_rx2_inst|done ; Rise       ; tx_freq[11]~_Duplicate_1  ;
; 1249.551 ; 1249.952     ; 0.401          ; Low Pulse Width ; spi_slave:spi_slave_rx2_inst|done ; Rise       ; tx_freq[12]~_Duplicate_1  ;
; 1249.551 ; 1249.952     ; 0.401          ; Low Pulse Width ; spi_slave:spi_slave_rx2_inst|done ; Rise       ; tx_freq[13]~_Duplicate_1  ;
; 1249.551 ; 1249.952     ; 0.401          ; Low Pulse Width ; spi_slave:spi_slave_rx2_inst|done ; Rise       ; tx_freq[14]~_Duplicate_1  ;
; 1249.551 ; 1249.952     ; 0.401          ; Low Pulse Width ; spi_slave:spi_slave_rx2_inst|done ; Rise       ; tx_freq[15]~_Duplicate_1  ;
; 1249.551 ; 1249.952     ; 0.401          ; Low Pulse Width ; spi_slave:spi_slave_rx2_inst|done ; Rise       ; tx_freq[16]~_Duplicate_1  ;
; 1249.551 ; 1249.952     ; 0.401          ; Low Pulse Width ; spi_slave:spi_slave_rx2_inst|done ; Rise       ; tx_freq[17]~_Duplicate_1  ;
; 1249.551 ; 1249.952     ; 0.401          ; Low Pulse Width ; spi_slave:spi_slave_rx2_inst|done ; Rise       ; tx_freq[18]~_Duplicate_1  ;
; 1249.551 ; 1249.952     ; 0.401          ; Low Pulse Width ; spi_slave:spi_slave_rx2_inst|done ; Rise       ; tx_freq[19]~_Duplicate_1  ;
; 1249.551 ; 1249.952     ; 0.401          ; Low Pulse Width ; spi_slave:spi_slave_rx2_inst|done ; Rise       ; tx_freq[1]~_Duplicate_1   ;
; 1249.551 ; 1249.952     ; 0.401          ; Low Pulse Width ; spi_slave:spi_slave_rx2_inst|done ; Rise       ; tx_freq[20]~_Duplicate_1  ;
; 1249.551 ; 1249.952     ; 0.401          ; Low Pulse Width ; spi_slave:spi_slave_rx2_inst|done ; Rise       ; tx_freq[21]~_Duplicate_1  ;
; 1249.551 ; 1249.952     ; 0.401          ; Low Pulse Width ; spi_slave:spi_slave_rx2_inst|done ; Rise       ; tx_freq[22]~_Duplicate_1  ;
; 1249.551 ; 1249.952     ; 0.401          ; Low Pulse Width ; spi_slave:spi_slave_rx2_inst|done ; Rise       ; tx_freq[23]~_Duplicate_1  ;
; 1249.551 ; 1249.952     ; 0.401          ; Low Pulse Width ; spi_slave:spi_slave_rx2_inst|done ; Rise       ; tx_freq[24]~_Duplicate_1  ;
; 1249.551 ; 1249.952     ; 0.401          ; Low Pulse Width ; spi_slave:spi_slave_rx2_inst|done ; Rise       ; tx_freq[25]~_Duplicate_1  ;
; 1249.551 ; 1249.952     ; 0.401          ; Low Pulse Width ; spi_slave:spi_slave_rx2_inst|done ; Rise       ; tx_freq[26]~_Duplicate_1  ;
; 1249.551 ; 1249.952     ; 0.401          ; Low Pulse Width ; spi_slave:spi_slave_rx2_inst|done ; Rise       ; tx_freq[27]~_Duplicate_1  ;
; 1249.551 ; 1249.952     ; 0.401          ; Low Pulse Width ; spi_slave:spi_slave_rx2_inst|done ; Rise       ; tx_freq[28]~_Duplicate_1  ;
; 1249.551 ; 1249.952     ; 0.401          ; Low Pulse Width ; spi_slave:spi_slave_rx2_inst|done ; Rise       ; tx_freq[29]~_Duplicate_1  ;
; 1249.551 ; 1249.952     ; 0.401          ; Low Pulse Width ; spi_slave:spi_slave_rx2_inst|done ; Rise       ; tx_freq[2]~_Duplicate_1   ;
; 1249.551 ; 1249.952     ; 0.401          ; Low Pulse Width ; spi_slave:spi_slave_rx2_inst|done ; Rise       ; tx_freq[30]~_Duplicate_1  ;
; 1249.551 ; 1249.952     ; 0.401          ; Low Pulse Width ; spi_slave:spi_slave_rx2_inst|done ; Rise       ; tx_freq[31]~_Duplicate_1  ;
; 1249.551 ; 1249.952     ; 0.401          ; Low Pulse Width ; spi_slave:spi_slave_rx2_inst|done ; Rise       ; tx_freq[3]~_Duplicate_1   ;
; 1249.551 ; 1249.952     ; 0.401          ; Low Pulse Width ; spi_slave:spi_slave_rx2_inst|done ; Rise       ; tx_freq[4]~_Duplicate_1   ;
; 1249.551 ; 1249.952     ; 0.401          ; Low Pulse Width ; spi_slave:spi_slave_rx2_inst|done ; Rise       ; tx_freq[5]~_Duplicate_1   ;
; 1249.551 ; 1249.952     ; 0.401          ; Low Pulse Width ; spi_slave:spi_slave_rx2_inst|done ; Rise       ; tx_freq[6]~_Duplicate_1   ;
; 1249.551 ; 1249.952     ; 0.401          ; Low Pulse Width ; spi_slave:spi_slave_rx2_inst|done ; Rise       ; tx_freq[7]~_Duplicate_1   ;
; 1249.551 ; 1249.952     ; 0.401          ; Low Pulse Width ; spi_slave:spi_slave_rx2_inst|done ; Rise       ; tx_freq[8]~_Duplicate_1   ;
; 1249.551 ; 1249.952     ; 0.401          ; Low Pulse Width ; spi_slave:spi_slave_rx2_inst|done ; Rise       ; tx_freq[9]~_Duplicate_1   ;
; 1249.552 ; 1249.953     ; 0.401          ; Low Pulse Width ; spi_slave:spi_slave_rx2_inst|done ; Rise       ; rx2_freq[0]~_Duplicate_1  ;
; 1249.552 ; 1249.953     ; 0.401          ; Low Pulse Width ; spi_slave:spi_slave_rx2_inst|done ; Rise       ; rx2_freq[10]~_Duplicate_1 ;
; 1249.552 ; 1249.953     ; 0.401          ; Low Pulse Width ; spi_slave:spi_slave_rx2_inst|done ; Rise       ; rx2_freq[11]~_Duplicate_1 ;
; 1249.552 ; 1249.953     ; 0.401          ; Low Pulse Width ; spi_slave:spi_slave_rx2_inst|done ; Rise       ; rx2_freq[12]~_Duplicate_1 ;
; 1249.552 ; 1249.953     ; 0.401          ; Low Pulse Width ; spi_slave:spi_slave_rx2_inst|done ; Rise       ; rx2_freq[13]~_Duplicate_1 ;
; 1249.552 ; 1249.953     ; 0.401          ; Low Pulse Width ; spi_slave:spi_slave_rx2_inst|done ; Rise       ; rx2_freq[14]~_Duplicate_1 ;
; 1249.552 ; 1249.953     ; 0.401          ; Low Pulse Width ; spi_slave:spi_slave_rx2_inst|done ; Rise       ; rx2_freq[15]~_Duplicate_1 ;
; 1249.552 ; 1249.953     ; 0.401          ; Low Pulse Width ; spi_slave:spi_slave_rx2_inst|done ; Rise       ; rx2_freq[16]~_Duplicate_1 ;
; 1249.552 ; 1249.953     ; 0.401          ; Low Pulse Width ; spi_slave:spi_slave_rx2_inst|done ; Rise       ; rx2_freq[17]~_Duplicate_1 ;
; 1249.552 ; 1249.953     ; 0.401          ; Low Pulse Width ; spi_slave:spi_slave_rx2_inst|done ; Rise       ; rx2_freq[18]              ;
; 1249.552 ; 1249.953     ; 0.401          ; Low Pulse Width ; spi_slave:spi_slave_rx2_inst|done ; Rise       ; rx2_freq[18]~_Duplicate_1 ;
; 1249.552 ; 1249.953     ; 0.401          ; Low Pulse Width ; spi_slave:spi_slave_rx2_inst|done ; Rise       ; rx2_freq[19]              ;
; 1249.552 ; 1249.953     ; 0.401          ; Low Pulse Width ; spi_slave:spi_slave_rx2_inst|done ; Rise       ; rx2_freq[19]~_Duplicate_1 ;
; 1249.552 ; 1249.953     ; 0.401          ; Low Pulse Width ; spi_slave:spi_slave_rx2_inst|done ; Rise       ; rx2_freq[1]~_Duplicate_1  ;
; 1249.552 ; 1249.953     ; 0.401          ; Low Pulse Width ; spi_slave:spi_slave_rx2_inst|done ; Rise       ; rx2_freq[20]              ;
; 1249.552 ; 1249.953     ; 0.401          ; Low Pulse Width ; spi_slave:spi_slave_rx2_inst|done ; Rise       ; rx2_freq[20]~_Duplicate_1 ;
; 1249.552 ; 1249.953     ; 0.401          ; Low Pulse Width ; spi_slave:spi_slave_rx2_inst|done ; Rise       ; rx2_freq[21]              ;
; 1249.552 ; 1249.953     ; 0.401          ; Low Pulse Width ; spi_slave:spi_slave_rx2_inst|done ; Rise       ; rx2_freq[21]~_Duplicate_1 ;
; 1249.552 ; 1249.953     ; 0.401          ; Low Pulse Width ; spi_slave:spi_slave_rx2_inst|done ; Rise       ; rx2_freq[22]              ;
; 1249.552 ; 1249.953     ; 0.401          ; Low Pulse Width ; spi_slave:spi_slave_rx2_inst|done ; Rise       ; rx2_freq[22]~_Duplicate_1 ;
; 1249.552 ; 1249.953     ; 0.401          ; Low Pulse Width ; spi_slave:spi_slave_rx2_inst|done ; Rise       ; rx2_freq[23]              ;
; 1249.552 ; 1249.953     ; 0.401          ; Low Pulse Width ; spi_slave:spi_slave_rx2_inst|done ; Rise       ; rx2_freq[23]~_Duplicate_1 ;
; 1249.552 ; 1249.953     ; 0.401          ; Low Pulse Width ; spi_slave:spi_slave_rx2_inst|done ; Rise       ; rx2_freq[24]              ;
; 1249.552 ; 1249.953     ; 0.401          ; Low Pulse Width ; spi_slave:spi_slave_rx2_inst|done ; Rise       ; rx2_freq[24]~_Duplicate_1 ;
; 1249.552 ; 1249.953     ; 0.401          ; Low Pulse Width ; spi_slave:spi_slave_rx2_inst|done ; Rise       ; rx2_freq[25]              ;
; 1249.552 ; 1249.953     ; 0.401          ; Low Pulse Width ; spi_slave:spi_slave_rx2_inst|done ; Rise       ; rx2_freq[25]~_Duplicate_1 ;
; 1249.552 ; 1249.953     ; 0.401          ; Low Pulse Width ; spi_slave:spi_slave_rx2_inst|done ; Rise       ; rx2_freq[26]              ;
; 1249.552 ; 1249.953     ; 0.401          ; Low Pulse Width ; spi_slave:spi_slave_rx2_inst|done ; Rise       ; rx2_freq[26]~_Duplicate_1 ;
; 1249.552 ; 1249.953     ; 0.401          ; Low Pulse Width ; spi_slave:spi_slave_rx2_inst|done ; Rise       ; rx2_freq[27]              ;
; 1249.552 ; 1249.953     ; 0.401          ; Low Pulse Width ; spi_slave:spi_slave_rx2_inst|done ; Rise       ; rx2_freq[27]~_Duplicate_1 ;
; 1249.552 ; 1249.953     ; 0.401          ; Low Pulse Width ; spi_slave:spi_slave_rx2_inst|done ; Rise       ; rx2_freq[28]              ;
; 1249.552 ; 1249.953     ; 0.401          ; Low Pulse Width ; spi_slave:spi_slave_rx2_inst|done ; Rise       ; rx2_freq[28]~_Duplicate_1 ;
; 1249.552 ; 1249.953     ; 0.401          ; Low Pulse Width ; spi_slave:spi_slave_rx2_inst|done ; Rise       ; rx2_freq[29]              ;
; 1249.552 ; 1249.953     ; 0.401          ; Low Pulse Width ; spi_slave:spi_slave_rx2_inst|done ; Rise       ; rx2_freq[29]~_Duplicate_1 ;
; 1249.552 ; 1249.953     ; 0.401          ; Low Pulse Width ; spi_slave:spi_slave_rx2_inst|done ; Rise       ; rx2_freq[2]~_Duplicate_1  ;
; 1249.552 ; 1249.953     ; 0.401          ; Low Pulse Width ; spi_slave:spi_slave_rx2_inst|done ; Rise       ; rx2_freq[30]              ;
; 1249.552 ; 1249.953     ; 0.401          ; Low Pulse Width ; spi_slave:spi_slave_rx2_inst|done ; Rise       ; rx2_freq[30]~_Duplicate_1 ;
; 1249.552 ; 1249.953     ; 0.401          ; Low Pulse Width ; spi_slave:spi_slave_rx2_inst|done ; Rise       ; rx2_freq[31]              ;
; 1249.552 ; 1249.953     ; 0.401          ; Low Pulse Width ; spi_slave:spi_slave_rx2_inst|done ; Rise       ; rx2_freq[31]~_Duplicate_1 ;
; 1249.552 ; 1249.953     ; 0.401          ; Low Pulse Width ; spi_slave:spi_slave_rx2_inst|done ; Rise       ; rx2_freq[3]~_Duplicate_1  ;
; 1249.552 ; 1249.953     ; 0.401          ; Low Pulse Width ; spi_slave:spi_slave_rx2_inst|done ; Rise       ; rx2_freq[4]~_Duplicate_1  ;
; 1249.552 ; 1249.953     ; 0.401          ; Low Pulse Width ; spi_slave:spi_slave_rx2_inst|done ; Rise       ; rx2_freq[5]~_Duplicate_1  ;
; 1249.552 ; 1249.953     ; 0.401          ; Low Pulse Width ; spi_slave:spi_slave_rx2_inst|done ; Rise       ; rx2_freq[6]~_Duplicate_1  ;
; 1249.552 ; 1249.953     ; 0.401          ; Low Pulse Width ; spi_slave:spi_slave_rx2_inst|done ; Rise       ; rx2_freq[7]~_Duplicate_1  ;
; 1249.552 ; 1249.953     ; 0.401          ; Low Pulse Width ; spi_slave:spi_slave_rx2_inst|done ; Rise       ; rx2_freq[8]~_Duplicate_1  ;
; 1249.552 ; 1249.953     ; 0.401          ; Low Pulse Width ; spi_slave:spi_slave_rx2_inst|done ; Rise       ; rx2_freq[9]~_Duplicate_1  ;
; 1249.553 ; 1249.954     ; 0.401          ; Low Pulse Width ; spi_slave:spi_slave_rx2_inst|done ; Rise       ; rx2_freq[0]               ;
; 1249.553 ; 1249.954     ; 0.401          ; Low Pulse Width ; spi_slave:spi_slave_rx2_inst|done ; Rise       ; rx2_freq[10]              ;
; 1249.553 ; 1249.954     ; 0.401          ; Low Pulse Width ; spi_slave:spi_slave_rx2_inst|done ; Rise       ; rx2_freq[11]              ;
; 1249.553 ; 1249.954     ; 0.401          ; Low Pulse Width ; spi_slave:spi_slave_rx2_inst|done ; Rise       ; rx2_freq[12]              ;
; 1249.553 ; 1249.954     ; 0.401          ; Low Pulse Width ; spi_slave:spi_slave_rx2_inst|done ; Rise       ; rx2_freq[13]              ;
; 1249.553 ; 1249.954     ; 0.401          ; Low Pulse Width ; spi_slave:spi_slave_rx2_inst|done ; Rise       ; rx2_freq[14]              ;
; 1249.553 ; 1249.954     ; 0.401          ; Low Pulse Width ; spi_slave:spi_slave_rx2_inst|done ; Rise       ; rx2_freq[15]              ;
; 1249.553 ; 1249.954     ; 0.401          ; Low Pulse Width ; spi_slave:spi_slave_rx2_inst|done ; Rise       ; rx2_freq[16]              ;
; 1249.553 ; 1249.954     ; 0.401          ; Low Pulse Width ; spi_slave:spi_slave_rx2_inst|done ; Rise       ; rx2_freq[17]              ;
; 1249.553 ; 1249.954     ; 0.401          ; Low Pulse Width ; spi_slave:spi_slave_rx2_inst|done ; Rise       ; rx2_freq[1]               ;
; 1249.553 ; 1249.954     ; 0.401          ; Low Pulse Width ; spi_slave:spi_slave_rx2_inst|done ; Rise       ; rx2_freq[2]               ;
; 1249.553 ; 1249.954     ; 0.401          ; Low Pulse Width ; spi_slave:spi_slave_rx2_inst|done ; Rise       ; rx2_freq[3]               ;
; 1249.553 ; 1249.954     ; 0.401          ; Low Pulse Width ; spi_slave:spi_slave_rx2_inst|done ; Rise       ; rx2_freq[4]               ;
; 1249.553 ; 1249.954     ; 0.401          ; Low Pulse Width ; spi_slave:spi_slave_rx2_inst|done ; Rise       ; rx2_freq[5]               ;
; 1249.553 ; 1249.954     ; 0.401          ; Low Pulse Width ; spi_slave:spi_slave_rx2_inst|done ; Rise       ; rx2_freq[6]               ;
; 1249.553 ; 1249.954     ; 0.401          ; Low Pulse Width ; spi_slave:spi_slave_rx2_inst|done ; Rise       ; rx2_freq[7]               ;
; 1249.553 ; 1249.954     ; 0.401          ; Low Pulse Width ; spi_slave:spi_slave_rx2_inst|done ; Rise       ; rx2_freq[8]               ;
; 1249.553 ; 1249.954     ; 0.401          ; Low Pulse Width ; spi_slave:spi_slave_rx2_inst|done ; Rise       ; rx2_freq[9]               ;
; 1249.553 ; 1249.954     ; 0.401          ; Low Pulse Width ; spi_slave:spi_slave_rx2_inst|done ; Rise       ; tx_freq[0]                ;
; 1249.553 ; 1249.954     ; 0.401          ; Low Pulse Width ; spi_slave:spi_slave_rx2_inst|done ; Rise       ; tx_freq[10]               ;
; 1249.553 ; 1249.954     ; 0.401          ; Low Pulse Width ; spi_slave:spi_slave_rx2_inst|done ; Rise       ; tx_freq[11]               ;
; 1249.553 ; 1249.954     ; 0.401          ; Low Pulse Width ; spi_slave:spi_slave_rx2_inst|done ; Rise       ; tx_freq[12]               ;
+----------+--------------+----------------+-----------------+-----------------------------------+------------+---------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Minimum Pulse Width: 'spi_ce1'                                                                                                                                                                   ;
+----------+--------------+----------------+------------------+---------+------------+-----------------------------------------------------------------------------------------------------------------------------------+
; Slack    ; Actual Width ; Required Width ; Type             ; Clock   ; Clock Edge ; Target                                                                                                                            ;
+----------+--------------+----------------+------------------+---------+------------+-----------------------------------------------------------------------------------------------------------------------------------+
; 1249.626 ; 1249.861     ; 0.235          ; High Pulse Width ; spi_ce1 ; Fall       ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|altsyncram_vi31:fifo_ram|ram_block7a0~portb_address_reg0  ;
; 1249.631 ; 1249.866     ; 0.235          ; High Pulse Width ; spi_ce1 ; Fall       ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|altsyncram_vi31:fifo_ram|q_b[0]                           ;
; 1249.631 ; 1249.866     ; 0.235          ; High Pulse Width ; spi_ce1 ; Fall       ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|altsyncram_vi31:fifo_ram|q_b[10]                          ;
; 1249.631 ; 1249.866     ; 0.235          ; High Pulse Width ; spi_ce1 ; Fall       ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|altsyncram_vi31:fifo_ram|q_b[11]                          ;
; 1249.631 ; 1249.866     ; 0.235          ; High Pulse Width ; spi_ce1 ; Fall       ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|altsyncram_vi31:fifo_ram|q_b[1]                           ;
; 1249.631 ; 1249.866     ; 0.235          ; High Pulse Width ; spi_ce1 ; Fall       ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|altsyncram_vi31:fifo_ram|q_b[2]                           ;
; 1249.631 ; 1249.866     ; 0.235          ; High Pulse Width ; spi_ce1 ; Fall       ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|altsyncram_vi31:fifo_ram|q_b[3]                           ;
; 1249.631 ; 1249.866     ; 0.235          ; High Pulse Width ; spi_ce1 ; Fall       ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|altsyncram_vi31:fifo_ram|q_b[4]                           ;
; 1249.631 ; 1249.866     ; 0.235          ; High Pulse Width ; spi_ce1 ; Fall       ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|altsyncram_vi31:fifo_ram|q_b[5]                           ;
; 1249.631 ; 1249.866     ; 0.235          ; High Pulse Width ; spi_ce1 ; Fall       ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|altsyncram_vi31:fifo_ram|q_b[6]                           ;
; 1249.631 ; 1249.866     ; 0.235          ; High Pulse Width ; spi_ce1 ; Fall       ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|altsyncram_vi31:fifo_ram|q_b[7]                           ;
; 1249.631 ; 1249.866     ; 0.235          ; High Pulse Width ; spi_ce1 ; Fall       ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|altsyncram_vi31:fifo_ram|q_b[8]                           ;
; 1249.631 ; 1249.866     ; 0.235          ; High Pulse Width ; spi_ce1 ; Fall       ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|altsyncram_vi31:fifo_ram|q_b[9]                           ;
; 1249.631 ; 1249.866     ; 0.235          ; High Pulse Width ; spi_ce1 ; Fall       ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|altsyncram_vi31:fifo_ram|ram_block7a12~portb_address_reg0 ;
; 1249.632 ; 1249.867     ; 0.235          ; High Pulse Width ; spi_ce1 ; Fall       ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|altsyncram_vi31:fifo_ram|ram_block7a30~portb_address_reg0 ;
; 1249.636 ; 1249.871     ; 0.235          ; High Pulse Width ; spi_ce1 ; Fall       ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|altsyncram_vi31:fifo_ram|q_b[12]                          ;
; 1249.636 ; 1249.871     ; 0.235          ; High Pulse Width ; spi_ce1 ; Fall       ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|altsyncram_vi31:fifo_ram|q_b[13]                          ;
; 1249.636 ; 1249.871     ; 0.235          ; High Pulse Width ; spi_ce1 ; Fall       ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|altsyncram_vi31:fifo_ram|q_b[14]                          ;
; 1249.636 ; 1249.871     ; 0.235          ; High Pulse Width ; spi_ce1 ; Fall       ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|altsyncram_vi31:fifo_ram|q_b[15]                          ;
; 1249.636 ; 1249.871     ; 0.235          ; High Pulse Width ; spi_ce1 ; Fall       ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|altsyncram_vi31:fifo_ram|q_b[16]                          ;
; 1249.636 ; 1249.871     ; 0.235          ; High Pulse Width ; spi_ce1 ; Fall       ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|altsyncram_vi31:fifo_ram|q_b[17]                          ;
; 1249.636 ; 1249.871     ; 0.235          ; High Pulse Width ; spi_ce1 ; Fall       ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|altsyncram_vi31:fifo_ram|q_b[18]                          ;
; 1249.636 ; 1249.871     ; 0.235          ; High Pulse Width ; spi_ce1 ; Fall       ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|altsyncram_vi31:fifo_ram|q_b[19]                          ;
; 1249.636 ; 1249.871     ; 0.235          ; High Pulse Width ; spi_ce1 ; Fall       ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|altsyncram_vi31:fifo_ram|q_b[20]                          ;
; 1249.636 ; 1249.871     ; 0.235          ; High Pulse Width ; spi_ce1 ; Fall       ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|altsyncram_vi31:fifo_ram|q_b[21]                          ;
; 1249.636 ; 1249.871     ; 0.235          ; High Pulse Width ; spi_ce1 ; Fall       ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|altsyncram_vi31:fifo_ram|q_b[22]                          ;
; 1249.636 ; 1249.871     ; 0.235          ; High Pulse Width ; spi_ce1 ; Fall       ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|altsyncram_vi31:fifo_ram|q_b[23]                          ;
; 1249.636 ; 1249.871     ; 0.235          ; High Pulse Width ; spi_ce1 ; Fall       ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|altsyncram_vi31:fifo_ram|q_b[24]                          ;
; 1249.636 ; 1249.871     ; 0.235          ; High Pulse Width ; spi_ce1 ; Fall       ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|altsyncram_vi31:fifo_ram|q_b[25]                          ;
; 1249.636 ; 1249.871     ; 0.235          ; High Pulse Width ; spi_ce1 ; Fall       ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|altsyncram_vi31:fifo_ram|q_b[26]                          ;
; 1249.636 ; 1249.871     ; 0.235          ; High Pulse Width ; spi_ce1 ; Fall       ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|altsyncram_vi31:fifo_ram|q_b[27]                          ;
; 1249.636 ; 1249.871     ; 0.235          ; High Pulse Width ; spi_ce1 ; Fall       ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|altsyncram_vi31:fifo_ram|q_b[28]                          ;
; 1249.636 ; 1249.871     ; 0.235          ; High Pulse Width ; spi_ce1 ; Fall       ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|altsyncram_vi31:fifo_ram|q_b[29]                          ;
; 1249.637 ; 1249.872     ; 0.235          ; High Pulse Width ; spi_ce1 ; Fall       ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|altsyncram_vi31:fifo_ram|q_b[30]                          ;
; 1249.637 ; 1249.872     ; 0.235          ; High Pulse Width ; spi_ce1 ; Fall       ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|altsyncram_vi31:fifo_ram|q_b[31]                          ;
; 1249.637 ; 1249.872     ; 0.235          ; High Pulse Width ; spi_ce1 ; Fall       ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|altsyncram_vi31:fifo_ram|q_b[32]                          ;
; 1249.637 ; 1249.872     ; 0.235          ; High Pulse Width ; spi_ce1 ; Fall       ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|altsyncram_vi31:fifo_ram|q_b[33]                          ;
; 1249.637 ; 1249.872     ; 0.235          ; High Pulse Width ; spi_ce1 ; Fall       ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|altsyncram_vi31:fifo_ram|q_b[34]                          ;
; 1249.637 ; 1249.872     ; 0.235          ; High Pulse Width ; spi_ce1 ; Fall       ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|altsyncram_vi31:fifo_ram|q_b[35]                          ;
; 1249.637 ; 1249.872     ; 0.235          ; High Pulse Width ; spi_ce1 ; Fall       ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|altsyncram_vi31:fifo_ram|q_b[36]                          ;
; 1249.637 ; 1249.872     ; 0.235          ; High Pulse Width ; spi_ce1 ; Fall       ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|altsyncram_vi31:fifo_ram|q_b[37]                          ;
; 1249.637 ; 1249.872     ; 0.235          ; High Pulse Width ; spi_ce1 ; Fall       ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|altsyncram_vi31:fifo_ram|q_b[38]                          ;
; 1249.637 ; 1249.872     ; 0.235          ; High Pulse Width ; spi_ce1 ; Fall       ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|altsyncram_vi31:fifo_ram|q_b[39]                          ;
; 1249.637 ; 1249.872     ; 0.235          ; High Pulse Width ; spi_ce1 ; Fall       ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|altsyncram_vi31:fifo_ram|q_b[40]                          ;
; 1249.637 ; 1249.872     ; 0.235          ; High Pulse Width ; spi_ce1 ; Fall       ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|altsyncram_vi31:fifo_ram|q_b[41]                          ;
; 1249.637 ; 1249.872     ; 0.235          ; High Pulse Width ; spi_ce1 ; Fall       ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|altsyncram_vi31:fifo_ram|q_b[42]                          ;
; 1249.637 ; 1249.872     ; 0.235          ; High Pulse Width ; spi_ce1 ; Fall       ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|altsyncram_vi31:fifo_ram|q_b[43]                          ;
; 1249.637 ; 1249.872     ; 0.235          ; High Pulse Width ; spi_ce1 ; Fall       ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|altsyncram_vi31:fifo_ram|q_b[44]                          ;
; 1249.637 ; 1249.872     ; 0.235          ; High Pulse Width ; spi_ce1 ; Fall       ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|altsyncram_vi31:fifo_ram|q_b[45]                          ;
; 1249.637 ; 1249.872     ; 0.235          ; High Pulse Width ; spi_ce1 ; Fall       ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|altsyncram_vi31:fifo_ram|q_b[46]                          ;
; 1249.637 ; 1249.872     ; 0.235          ; High Pulse Width ; spi_ce1 ; Fall       ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|altsyncram_vi31:fifo_ram|q_b[47]                          ;
; 1249.677 ; 1249.897     ; 0.220          ; High Pulse Width ; spi_ce1 ; Fall       ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter1a0                    ;
; 1249.677 ; 1249.897     ; 0.220          ; High Pulse Width ; spi_ce1 ; Fall       ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter1a1                    ;
; 1249.677 ; 1249.897     ; 0.220          ; High Pulse Width ; spi_ce1 ; Fall       ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter1a2                    ;
; 1249.677 ; 1249.897     ; 0.220          ; High Pulse Width ; spi_ce1 ; Fall       ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter1a3                    ;
; 1249.677 ; 1249.897     ; 0.220          ; High Pulse Width ; spi_ce1 ; Fall       ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter1a4                    ;
; 1249.677 ; 1249.897     ; 0.220          ; High Pulse Width ; spi_ce1 ; Fall       ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter1a5                    ;
; 1249.677 ; 1249.897     ; 0.220          ; High Pulse Width ; spi_ce1 ; Fall       ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|parity2                       ;
; 1249.677 ; 1249.897     ; 0.220          ; High Pulse Width ; spi_ce1 ; Fall       ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|sub_parity3a[0]               ;
; 1249.677 ; 1249.897     ; 0.220          ; High Pulse Width ; spi_ce1 ; Fall       ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|sub_parity3a[1]               ;
; 1249.677 ; 1249.897     ; 0.220          ; High Pulse Width ; spi_ce1 ; Fall       ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|sub_parity3a[2]               ;
; 1249.679 ; 1249.899     ; 0.220          ; High Pulse Width ; spi_ce1 ; Fall       ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter1a9                    ;
; 1249.680 ; 1249.900     ; 0.220          ; High Pulse Width ; spi_ce1 ; Fall       ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter1a6                    ;
; 1249.680 ; 1249.900     ; 0.220          ; High Pulse Width ; spi_ce1 ; Fall       ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter1a7                    ;
; 1249.680 ; 1249.900     ; 0.220          ; High Pulse Width ; spi_ce1 ; Fall       ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter1a8                    ;
; 1249.680 ; 1249.900     ; 0.220          ; High Pulse Width ; spi_ce1 ; Fall       ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|rdptr_g[2]                                                ;
; 1249.680 ; 1249.900     ; 0.220          ; High Pulse Width ; spi_ce1 ; Fall       ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|rdptr_g[7]                                                ;
; 1249.680 ; 1249.900     ; 0.220          ; High Pulse Width ; spi_ce1 ; Fall       ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|rdptr_g[8]                                                ;
; 1249.680 ; 1249.900     ; 0.220          ; High Pulse Width ; spi_ce1 ; Fall       ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|rdptr_g[9]                                                ;
; 1249.681 ; 1249.901     ; 0.220          ; High Pulse Width ; spi_ce1 ; Fall       ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|rdptr_g[0]                                                ;
; 1249.681 ; 1249.901     ; 0.220          ; High Pulse Width ; spi_ce1 ; Fall       ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|rdptr_g[1]                                                ;
; 1249.681 ; 1249.901     ; 0.220          ; High Pulse Width ; spi_ce1 ; Fall       ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|rdptr_g[3]                                                ;
; 1249.681 ; 1249.901     ; 0.220          ; High Pulse Width ; spi_ce1 ; Fall       ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|rdptr_g[4]                                                ;
; 1249.681 ; 1249.901     ; 0.220          ; High Pulse Width ; spi_ce1 ; Fall       ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|rdptr_g[5]                                                ;
; 1249.681 ; 1249.901     ; 0.220          ; High Pulse Width ; spi_ce1 ; Fall       ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|rdptr_g[6]                                                ;
; 1249.874 ; 1249.874     ; 0.000          ; Low Pulse Width  ; spi_ce1 ; Rise       ; rx2_FIFO_inst|dcfifo_component|auto_generated|fifo_ram|ram_block7a0|clk1                                                          ;
; 1249.876 ; 1249.876     ; 0.000          ; Low Pulse Width  ; spi_ce1 ; Rise       ; rx2_FIFO_inst|dcfifo_component|auto_generated|rdptr_g1p|counter1a0|clk                                                            ;
; 1249.876 ; 1249.876     ; 0.000          ; Low Pulse Width  ; spi_ce1 ; Rise       ; rx2_FIFO_inst|dcfifo_component|auto_generated|rdptr_g1p|counter1a1|clk                                                            ;
; 1249.876 ; 1249.876     ; 0.000          ; Low Pulse Width  ; spi_ce1 ; Rise       ; rx2_FIFO_inst|dcfifo_component|auto_generated|rdptr_g1p|counter1a2|clk                                                            ;
; 1249.876 ; 1249.876     ; 0.000          ; Low Pulse Width  ; spi_ce1 ; Rise       ; rx2_FIFO_inst|dcfifo_component|auto_generated|rdptr_g1p|counter1a3|clk                                                            ;
; 1249.876 ; 1249.876     ; 0.000          ; Low Pulse Width  ; spi_ce1 ; Rise       ; rx2_FIFO_inst|dcfifo_component|auto_generated|rdptr_g1p|counter1a4|clk                                                            ;
; 1249.876 ; 1249.876     ; 0.000          ; Low Pulse Width  ; spi_ce1 ; Rise       ; rx2_FIFO_inst|dcfifo_component|auto_generated|rdptr_g1p|counter1a5|clk                                                            ;
; 1249.876 ; 1249.876     ; 0.000          ; Low Pulse Width  ; spi_ce1 ; Rise       ; rx2_FIFO_inst|dcfifo_component|auto_generated|rdptr_g1p|parity2|clk                                                               ;
; 1249.876 ; 1249.876     ; 0.000          ; Low Pulse Width  ; spi_ce1 ; Rise       ; rx2_FIFO_inst|dcfifo_component|auto_generated|rdptr_g1p|sub_parity3a[0]|clk                                                       ;
; 1249.876 ; 1249.876     ; 0.000          ; Low Pulse Width  ; spi_ce1 ; Rise       ; rx2_FIFO_inst|dcfifo_component|auto_generated|rdptr_g1p|sub_parity3a[1]|clk                                                       ;
; 1249.876 ; 1249.876     ; 0.000          ; Low Pulse Width  ; spi_ce1 ; Rise       ; rx2_FIFO_inst|dcfifo_component|auto_generated|rdptr_g1p|sub_parity3a[2]|clk                                                       ;
; 1249.876 ; 1249.876     ; 0.000          ; Low Pulse Width  ; spi_ce1 ; Rise       ; spi_ce[1]~inputclkctrl|outclk                                                                                                     ;
; 1249.878 ; 1249.878     ; 0.000          ; Low Pulse Width  ; spi_ce1 ; Rise       ; rx2_FIFO_inst|dcfifo_component|auto_generated|rdptr_g1p|counter1a9|clk                                                            ;
; 1249.879 ; 1249.879     ; 0.000          ; Low Pulse Width  ; spi_ce1 ; Rise       ; rx2_FIFO_inst|dcfifo_component|auto_generated|fifo_ram|ram_block7a12|clk1                                                         ;
; 1249.879 ; 1249.879     ; 0.000          ; Low Pulse Width  ; spi_ce1 ; Rise       ; rx2_FIFO_inst|dcfifo_component|auto_generated|fifo_ram|ram_block7a30|clk1                                                         ;
; 1249.879 ; 1249.879     ; 0.000          ; Low Pulse Width  ; spi_ce1 ; Rise       ; rx2_FIFO_inst|dcfifo_component|auto_generated|rdptr_g1p|counter1a6|clk                                                            ;
; 1249.879 ; 1249.879     ; 0.000          ; Low Pulse Width  ; spi_ce1 ; Rise       ; rx2_FIFO_inst|dcfifo_component|auto_generated|rdptr_g1p|counter1a7|clk                                                            ;
; 1249.879 ; 1249.879     ; 0.000          ; Low Pulse Width  ; spi_ce1 ; Rise       ; rx2_FIFO_inst|dcfifo_component|auto_generated|rdptr_g1p|counter1a8|clk                                                            ;
; 1249.879 ; 1249.879     ; 0.000          ; Low Pulse Width  ; spi_ce1 ; Rise       ; rx2_FIFO_inst|dcfifo_component|auto_generated|rdptr_g[2]|clk                                                                      ;
; 1249.879 ; 1249.879     ; 0.000          ; Low Pulse Width  ; spi_ce1 ; Rise       ; rx2_FIFO_inst|dcfifo_component|auto_generated|rdptr_g[7]|clk                                                                      ;
; 1249.879 ; 1249.879     ; 0.000          ; Low Pulse Width  ; spi_ce1 ; Rise       ; rx2_FIFO_inst|dcfifo_component|auto_generated|rdptr_g[8]|clk                                                                      ;
; 1249.879 ; 1249.879     ; 0.000          ; Low Pulse Width  ; spi_ce1 ; Rise       ; rx2_FIFO_inst|dcfifo_component|auto_generated|rdptr_g[9]|clk                                                                      ;
; 1249.880 ; 1249.880     ; 0.000          ; Low Pulse Width  ; spi_ce1 ; Rise       ; rx2_FIFO_inst|dcfifo_component|auto_generated|rdptr_g[0]|clk                                                                      ;
; 1249.880 ; 1249.880     ; 0.000          ; Low Pulse Width  ; spi_ce1 ; Rise       ; rx2_FIFO_inst|dcfifo_component|auto_generated|rdptr_g[1]|clk                                                                      ;
; 1249.880 ; 1249.880     ; 0.000          ; Low Pulse Width  ; spi_ce1 ; Rise       ; rx2_FIFO_inst|dcfifo_component|auto_generated|rdptr_g[3]|clk                                                                      ;
+----------+--------------+----------------+------------------+---------+------------+-----------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Minimum Pulse Width: 'spi_ce0'                                                                                                                                                                 ;
+----------+--------------+----------------+------------------+---------+------------+---------------------------------------------------------------------------------------------------------------------------------+
; Slack    ; Actual Width ; Required Width ; Type             ; Clock   ; Clock Edge ; Target                                                                                                                          ;
+----------+--------------+----------------+------------------+---------+------------+---------------------------------------------------------------------------------------------------------------------------------+
; 1249.667 ; 1249.855     ; 0.188          ; Low Pulse Width  ; spi_ce0 ; Fall       ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|a_graycounter_qjc:wrptr_g1p|counter4a6                    ;
; 1249.667 ; 1249.855     ; 0.188          ; Low Pulse Width  ; spi_ce0 ; Fall       ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|delayed_wrptr_g[9]                                        ;
; 1249.705 ; 1249.940     ; 0.235          ; High Pulse Width ; spi_ce0 ; Fall       ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|altsyncram_vi31:fifo_ram|ram_block7a30~portb_address_reg0 ;
; 1249.710 ; 1249.945     ; 0.235          ; High Pulse Width ; spi_ce0 ; Fall       ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|altsyncram_vi31:fifo_ram|q_b[30]                          ;
; 1249.710 ; 1249.945     ; 0.235          ; High Pulse Width ; spi_ce0 ; Fall       ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|altsyncram_vi31:fifo_ram|q_b[31]                          ;
; 1249.710 ; 1249.945     ; 0.235          ; High Pulse Width ; spi_ce0 ; Fall       ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|altsyncram_vi31:fifo_ram|q_b[32]                          ;
; 1249.710 ; 1249.945     ; 0.235          ; High Pulse Width ; spi_ce0 ; Fall       ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|altsyncram_vi31:fifo_ram|q_b[33]                          ;
; 1249.710 ; 1249.945     ; 0.235          ; High Pulse Width ; spi_ce0 ; Fall       ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|altsyncram_vi31:fifo_ram|q_b[34]                          ;
; 1249.710 ; 1249.945     ; 0.235          ; High Pulse Width ; spi_ce0 ; Fall       ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|altsyncram_vi31:fifo_ram|q_b[35]                          ;
; 1249.710 ; 1249.945     ; 0.235          ; High Pulse Width ; spi_ce0 ; Fall       ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|altsyncram_vi31:fifo_ram|q_b[36]                          ;
; 1249.710 ; 1249.945     ; 0.235          ; High Pulse Width ; spi_ce0 ; Fall       ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|altsyncram_vi31:fifo_ram|q_b[37]                          ;
; 1249.710 ; 1249.945     ; 0.235          ; High Pulse Width ; spi_ce0 ; Fall       ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|altsyncram_vi31:fifo_ram|q_b[38]                          ;
; 1249.710 ; 1249.945     ; 0.235          ; High Pulse Width ; spi_ce0 ; Fall       ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|altsyncram_vi31:fifo_ram|q_b[39]                          ;
; 1249.710 ; 1249.945     ; 0.235          ; High Pulse Width ; spi_ce0 ; Fall       ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|altsyncram_vi31:fifo_ram|q_b[40]                          ;
; 1249.710 ; 1249.945     ; 0.235          ; High Pulse Width ; spi_ce0 ; Fall       ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|altsyncram_vi31:fifo_ram|q_b[41]                          ;
; 1249.710 ; 1249.945     ; 0.235          ; High Pulse Width ; spi_ce0 ; Fall       ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|altsyncram_vi31:fifo_ram|q_b[42]                          ;
; 1249.710 ; 1249.945     ; 0.235          ; High Pulse Width ; spi_ce0 ; Fall       ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|altsyncram_vi31:fifo_ram|q_b[43]                          ;
; 1249.710 ; 1249.945     ; 0.235          ; High Pulse Width ; spi_ce0 ; Fall       ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|altsyncram_vi31:fifo_ram|q_b[44]                          ;
; 1249.710 ; 1249.945     ; 0.235          ; High Pulse Width ; spi_ce0 ; Fall       ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|altsyncram_vi31:fifo_ram|q_b[45]                          ;
; 1249.710 ; 1249.945     ; 0.235          ; High Pulse Width ; spi_ce0 ; Fall       ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|altsyncram_vi31:fifo_ram|q_b[46]                          ;
; 1249.710 ; 1249.945     ; 0.235          ; High Pulse Width ; spi_ce0 ; Fall       ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|altsyncram_vi31:fifo_ram|q_b[47]                          ;
; 1249.713 ; 1249.948     ; 0.235          ; High Pulse Width ; spi_ce0 ; Fall       ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|altsyncram_vi31:fifo_ram|ram_block7a12~portb_address_reg0 ;
; 1249.714 ; 1249.902     ; 0.188          ; Low Pulse Width  ; spi_ce0 ; Fall       ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|a_graycounter_qjc:wrptr_g1p|counter4a0                    ;
; 1249.714 ; 1249.902     ; 0.188          ; Low Pulse Width  ; spi_ce0 ; Fall       ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|a_graycounter_qjc:wrptr_g1p|sub_parity6a[2]               ;
; 1249.714 ; 1249.902     ; 0.188          ; Low Pulse Width  ; spi_ce0 ; Fall       ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|wrptr_g[0]                                                ;
; 1249.714 ; 1249.902     ; 0.188          ; Low Pulse Width  ; spi_ce0 ; Fall       ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|wrptr_g[3]                                                ;
; 1249.714 ; 1249.902     ; 0.188          ; Low Pulse Width  ; spi_ce0 ; Fall       ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|wrptr_g[4]                                                ;
; 1249.714 ; 1249.902     ; 0.188          ; Low Pulse Width  ; spi_ce0 ; Fall       ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|wrptr_g[5]                                                ;
; 1249.714 ; 1249.902     ; 0.188          ; Low Pulse Width  ; spi_ce0 ; Fall       ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|wrptr_g[7]                                                ;
; 1249.718 ; 1249.953     ; 0.235          ; High Pulse Width ; spi_ce0 ; Fall       ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|altsyncram_vi31:fifo_ram|q_b[12]                          ;
; 1249.718 ; 1249.953     ; 0.235          ; High Pulse Width ; spi_ce0 ; Fall       ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|altsyncram_vi31:fifo_ram|q_b[13]                          ;
; 1249.718 ; 1249.953     ; 0.235          ; High Pulse Width ; spi_ce0 ; Fall       ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|altsyncram_vi31:fifo_ram|q_b[14]                          ;
; 1249.718 ; 1249.953     ; 0.235          ; High Pulse Width ; spi_ce0 ; Fall       ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|altsyncram_vi31:fifo_ram|q_b[15]                          ;
; 1249.718 ; 1249.953     ; 0.235          ; High Pulse Width ; spi_ce0 ; Fall       ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|altsyncram_vi31:fifo_ram|q_b[16]                          ;
; 1249.718 ; 1249.953     ; 0.235          ; High Pulse Width ; spi_ce0 ; Fall       ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|altsyncram_vi31:fifo_ram|q_b[17]                          ;
; 1249.718 ; 1249.953     ; 0.235          ; High Pulse Width ; spi_ce0 ; Fall       ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|altsyncram_vi31:fifo_ram|q_b[18]                          ;
; 1249.718 ; 1249.953     ; 0.235          ; High Pulse Width ; spi_ce0 ; Fall       ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|altsyncram_vi31:fifo_ram|q_b[19]                          ;
; 1249.718 ; 1249.953     ; 0.235          ; High Pulse Width ; spi_ce0 ; Fall       ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|altsyncram_vi31:fifo_ram|q_b[20]                          ;
; 1249.718 ; 1249.953     ; 0.235          ; High Pulse Width ; spi_ce0 ; Fall       ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|altsyncram_vi31:fifo_ram|q_b[21]                          ;
; 1249.718 ; 1249.953     ; 0.235          ; High Pulse Width ; spi_ce0 ; Fall       ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|altsyncram_vi31:fifo_ram|q_b[22]                          ;
; 1249.718 ; 1249.953     ; 0.235          ; High Pulse Width ; spi_ce0 ; Fall       ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|altsyncram_vi31:fifo_ram|q_b[23]                          ;
; 1249.718 ; 1249.953     ; 0.235          ; High Pulse Width ; spi_ce0 ; Fall       ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|altsyncram_vi31:fifo_ram|q_b[24]                          ;
; 1249.718 ; 1249.953     ; 0.235          ; High Pulse Width ; spi_ce0 ; Fall       ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|altsyncram_vi31:fifo_ram|q_b[25]                          ;
; 1249.718 ; 1249.953     ; 0.235          ; High Pulse Width ; spi_ce0 ; Fall       ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|altsyncram_vi31:fifo_ram|q_b[26]                          ;
; 1249.718 ; 1249.953     ; 0.235          ; High Pulse Width ; spi_ce0 ; Fall       ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|altsyncram_vi31:fifo_ram|q_b[27]                          ;
; 1249.718 ; 1249.953     ; 0.235          ; High Pulse Width ; spi_ce0 ; Fall       ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|altsyncram_vi31:fifo_ram|q_b[28]                          ;
; 1249.718 ; 1249.953     ; 0.235          ; High Pulse Width ; spi_ce0 ; Fall       ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|altsyncram_vi31:fifo_ram|q_b[29]                          ;
; 1249.718 ; 1249.953     ; 0.235          ; High Pulse Width ; spi_ce0 ; Fall       ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|altsyncram_3l31:fifo_ram|ram_block3a16~porta_address_reg0 ;
; 1249.718 ; 1249.953     ; 0.235          ; High Pulse Width ; spi_ce0 ; Fall       ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|altsyncram_3l31:fifo_ram|ram_block3a16~porta_we_reg       ;
; 1249.719 ; 1249.954     ; 0.235          ; High Pulse Width ; spi_ce0 ; Fall       ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|altsyncram_vi31:fifo_ram|ram_block7a0~portb_address_reg0  ;
; 1249.719 ; 1249.954     ; 0.235          ; High Pulse Width ; spi_ce0 ; Fall       ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|altsyncram_3l31:fifo_ram|ram_block3a16~porta_datain_reg0  ;
; 1249.719 ; 1249.954     ; 0.235          ; High Pulse Width ; spi_ce0 ; Fall       ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|altsyncram_3l31:fifo_ram|ram_block3a8~porta_address_reg0  ;
; 1249.719 ; 1249.954     ; 0.235          ; High Pulse Width ; spi_ce0 ; Fall       ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|altsyncram_3l31:fifo_ram|ram_block3a8~porta_we_reg        ;
; 1249.720 ; 1249.955     ; 0.235          ; High Pulse Width ; spi_ce0 ; Fall       ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|altsyncram_3l31:fifo_ram|ram_block3a20~porta_address_reg0 ;
; 1249.720 ; 1249.955     ; 0.235          ; High Pulse Width ; spi_ce0 ; Fall       ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|altsyncram_3l31:fifo_ram|ram_block3a20~porta_we_reg       ;
; 1249.720 ; 1249.955     ; 0.235          ; High Pulse Width ; spi_ce0 ; Fall       ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|altsyncram_3l31:fifo_ram|ram_block3a8~porta_datain_reg0   ;
; 1249.721 ; 1249.956     ; 0.235          ; High Pulse Width ; spi_ce0 ; Fall       ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|altsyncram_3l31:fifo_ram|ram_block3a20~porta_datain_reg0  ;
; 1249.724 ; 1249.959     ; 0.235          ; High Pulse Width ; spi_ce0 ; Fall       ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|altsyncram_vi31:fifo_ram|q_b[0]                           ;
; 1249.724 ; 1249.959     ; 0.235          ; High Pulse Width ; spi_ce0 ; Fall       ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|altsyncram_vi31:fifo_ram|q_b[10]                          ;
; 1249.724 ; 1249.959     ; 0.235          ; High Pulse Width ; spi_ce0 ; Fall       ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|altsyncram_vi31:fifo_ram|q_b[11]                          ;
; 1249.724 ; 1249.959     ; 0.235          ; High Pulse Width ; spi_ce0 ; Fall       ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|altsyncram_vi31:fifo_ram|q_b[1]                           ;
; 1249.724 ; 1249.959     ; 0.235          ; High Pulse Width ; spi_ce0 ; Fall       ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|altsyncram_vi31:fifo_ram|q_b[2]                           ;
; 1249.724 ; 1249.959     ; 0.235          ; High Pulse Width ; spi_ce0 ; Fall       ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|altsyncram_vi31:fifo_ram|q_b[3]                           ;
; 1249.724 ; 1249.959     ; 0.235          ; High Pulse Width ; spi_ce0 ; Fall       ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|altsyncram_vi31:fifo_ram|q_b[4]                           ;
; 1249.724 ; 1249.959     ; 0.235          ; High Pulse Width ; spi_ce0 ; Fall       ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|altsyncram_vi31:fifo_ram|q_b[5]                           ;
; 1249.724 ; 1249.959     ; 0.235          ; High Pulse Width ; spi_ce0 ; Fall       ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|altsyncram_vi31:fifo_ram|q_b[6]                           ;
; 1249.724 ; 1249.959     ; 0.235          ; High Pulse Width ; spi_ce0 ; Fall       ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|altsyncram_vi31:fifo_ram|q_b[7]                           ;
; 1249.724 ; 1249.959     ; 0.235          ; High Pulse Width ; spi_ce0 ; Fall       ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|altsyncram_vi31:fifo_ram|q_b[8]                           ;
; 1249.724 ; 1249.959     ; 0.235          ; High Pulse Width ; spi_ce0 ; Fall       ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|altsyncram_vi31:fifo_ram|q_b[9]                           ;
; 1249.724 ; 1249.912     ; 0.188          ; Low Pulse Width  ; spi_ce0 ; Fall       ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|wrptr_g[11]                                               ;
; 1249.724 ; 1249.912     ; 0.188          ; Low Pulse Width  ; spi_ce0 ; Fall       ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|wrptr_g[6]                                                ;
; 1249.724 ; 1249.912     ; 0.188          ; Low Pulse Width  ; spi_ce0 ; Fall       ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|wrptr_g[8]                                                ;
; 1249.725 ; 1249.913     ; 0.188          ; Low Pulse Width  ; spi_ce0 ; Fall       ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|a_graycounter_qjc:wrptr_g1p|counter4a11                   ;
; 1249.725 ; 1249.913     ; 0.188          ; Low Pulse Width  ; spi_ce0 ; Fall       ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|delayed_wrptr_g[0]                                        ;
; 1249.725 ; 1249.913     ; 0.188          ; Low Pulse Width  ; spi_ce0 ; Fall       ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|delayed_wrptr_g[2]                                        ;
; 1249.725 ; 1249.913     ; 0.188          ; Low Pulse Width  ; spi_ce0 ; Fall       ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|delayed_wrptr_g[8]                                        ;
; 1249.732 ; 1249.967     ; 0.235          ; High Pulse Width ; spi_ce0 ; Fall       ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|altsyncram_3l31:fifo_ram|ram_block3a0~porta_address_reg0  ;
; 1249.732 ; 1249.967     ; 0.235          ; High Pulse Width ; spi_ce0 ; Fall       ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|altsyncram_3l31:fifo_ram|ram_block3a0~porta_we_reg        ;
; 1249.732 ; 1249.967     ; 0.235          ; High Pulse Width ; spi_ce0 ; Fall       ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|altsyncram_3l31:fifo_ram|ram_block3a12~porta_address_reg0 ;
; 1249.732 ; 1249.967     ; 0.235          ; High Pulse Width ; spi_ce0 ; Fall       ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|altsyncram_3l31:fifo_ram|ram_block3a12~porta_we_reg       ;
; 1249.733 ; 1249.968     ; 0.235          ; High Pulse Width ; spi_ce0 ; Fall       ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|altsyncram_3l31:fifo_ram|ram_block3a0~porta_datain_reg0   ;
; 1249.733 ; 1249.968     ; 0.235          ; High Pulse Width ; spi_ce0 ; Fall       ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|altsyncram_3l31:fifo_ram|ram_block3a12~porta_datain_reg0  ;
; 1249.739 ; 1249.974     ; 0.235          ; High Pulse Width ; spi_ce0 ; Fall       ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|altsyncram_3l31:fifo_ram|ram_block3a4~porta_address_reg0  ;
; 1249.739 ; 1249.974     ; 0.235          ; High Pulse Width ; spi_ce0 ; Fall       ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|altsyncram_3l31:fifo_ram|ram_block3a4~porta_we_reg        ;
; 1249.740 ; 1249.975     ; 0.235          ; High Pulse Width ; spi_ce0 ; Fall       ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|altsyncram_3l31:fifo_ram|ram_block3a4~porta_datain_reg0   ;
; 1249.742 ; 1249.977     ; 0.235          ; High Pulse Width ; spi_ce0 ; Fall       ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|altsyncram_3l31:fifo_ram|ram_block3a28~porta_address_reg0 ;
; 1249.742 ; 1249.977     ; 0.235          ; High Pulse Width ; spi_ce0 ; Fall       ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|altsyncram_3l31:fifo_ram|ram_block3a28~porta_we_reg       ;
; 1249.743 ; 1249.978     ; 0.235          ; High Pulse Width ; spi_ce0 ; Fall       ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|altsyncram_3l31:fifo_ram|ram_block3a28~porta_datain_reg0  ;
; 1249.754 ; 1249.989     ; 0.235          ; High Pulse Width ; spi_ce0 ; Fall       ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|altsyncram_3l31:fifo_ram|ram_block3a24~porta_address_reg0 ;
; 1249.754 ; 1249.989     ; 0.235          ; High Pulse Width ; spi_ce0 ; Fall       ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|altsyncram_3l31:fifo_ram|ram_block3a24~porta_we_reg       ;
; 1249.755 ; 1249.990     ; 0.235          ; High Pulse Width ; spi_ce0 ; Fall       ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|altsyncram_3l31:fifo_ram|ram_block3a24~porta_datain_reg0  ;
; 1249.756 ; 1249.976     ; 0.220          ; High Pulse Width ; spi_ce0 ; Fall       ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter1a2                    ;
; 1249.759 ; 1249.947     ; 0.188          ; Low Pulse Width  ; spi_ce0 ; Fall       ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter1a0                    ;
; 1249.759 ; 1249.947     ; 0.188          ; Low Pulse Width  ; spi_ce0 ; Fall       ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|parity2                       ;
; 1249.759 ; 1249.947     ; 0.188          ; Low Pulse Width  ; spi_ce0 ; Fall       ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|rdptr_g[3]                                                ;
; 1249.759 ; 1249.947     ; 0.188          ; Low Pulse Width  ; spi_ce0 ; Fall       ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|rdptr_g[4]                                                ;
; 1249.759 ; 1249.947     ; 0.188          ; Low Pulse Width  ; spi_ce0 ; Fall       ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|rdptr_g[7]                                                ;
; 1249.762 ; 1249.950     ; 0.188          ; Low Pulse Width  ; spi_ce0 ; Fall       ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|delayed_wrptr_g[10]                                       ;
; 1249.767 ; 1249.955     ; 0.188          ; Low Pulse Width  ; spi_ce0 ; Fall       ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|wrptr_g[9]                                                ;
; 1249.769 ; 1250.004     ; 0.235          ; Low Pulse Width  ; spi_ce0 ; Fall       ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|altsyncram_3l31:fifo_ram|ram_block3a24~porta_address_reg0 ;
+----------+--------------+----------------+------------------+---------+------------+---------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------+
; Setup Times                                                                  ;
+------------------+------------+-------+-------+------------+-----------------+
; Data Port        ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference ;
+------------------+------------+-------+-------+------------+-----------------+
; ad9866_adio[*]   ; ad9866_clk ; 2.358 ; 2.494 ; Rise       ; ad9866_clk      ;
;  ad9866_adio[0]  ; ad9866_clk ; 2.250 ; 2.472 ; Rise       ; ad9866_clk      ;
;  ad9866_adio[1]  ; ad9866_clk ; 1.483 ; 1.734 ; Rise       ; ad9866_clk      ;
;  ad9866_adio[2]  ; ad9866_clk ; 0.933 ; 1.258 ; Rise       ; ad9866_clk      ;
;  ad9866_adio[3]  ; ad9866_clk ; 1.382 ; 1.624 ; Rise       ; ad9866_clk      ;
;  ad9866_adio[4]  ; ad9866_clk ; 1.283 ; 1.572 ; Rise       ; ad9866_clk      ;
;  ad9866_adio[5]  ; ad9866_clk ; 2.157 ; 2.485 ; Rise       ; ad9866_clk      ;
;  ad9866_adio[6]  ; ad9866_clk ; 2.005 ; 2.233 ; Rise       ; ad9866_clk      ;
;  ad9866_adio[7]  ; ad9866_clk ; 2.002 ; 2.278 ; Rise       ; ad9866_clk      ;
;  ad9866_adio[8]  ; ad9866_clk ; 2.067 ; 2.422 ; Rise       ; ad9866_clk      ;
;  ad9866_adio[9]  ; ad9866_clk ; 2.233 ; 2.494 ; Rise       ; ad9866_clk      ;
;  ad9866_adio[10] ; ad9866_clk ; 2.358 ; 2.492 ; Rise       ; ad9866_clk      ;
;  ad9866_adio[11] ; ad9866_clk ; 2.234 ; 2.436 ; Rise       ; ad9866_clk      ;
; spi_ce[*]        ; spi_sck    ; 1.182 ; 1.447 ; Rise       ; spi_sck         ;
;  spi_ce[0]       ; spi_sck    ; 1.169 ; 1.345 ; Rise       ; spi_sck         ;
;  spi_ce[1]       ; spi_sck    ; 1.182 ; 1.447 ; Rise       ; spi_sck         ;
; spi_mosi         ; spi_sck    ; 4.090 ; 4.170 ; Rise       ; spi_sck         ;
; spi_ce[*]        ; spi_sck    ; 2.536 ; 2.567 ; Fall       ; spi_sck         ;
;  spi_ce[0]       ; spi_sck    ; 2.526 ; 2.567 ; Fall       ; spi_sck         ;
;  spi_ce[1]       ; spi_sck    ; 2.536 ; 2.544 ; Fall       ; spi_sck         ;
+------------------+------------+-------+-------+------------+-----------------+


+--------------------------------------------------------------------------------+
; Hold Times                                                                     ;
+------------------+------------+--------+--------+------------+-----------------+
; Data Port        ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference ;
+------------------+------------+--------+--------+------------+-----------------+
; ad9866_adio[*]   ; ad9866_clk ; -0.459 ; -0.701 ; Rise       ; ad9866_clk      ;
;  ad9866_adio[0]  ; ad9866_clk ; -1.489 ; -1.757 ; Rise       ; ad9866_clk      ;
;  ad9866_adio[1]  ; ad9866_clk ; -0.894 ; -1.124 ; Rise       ; ad9866_clk      ;
;  ad9866_adio[2]  ; ad9866_clk ; -0.459 ; -0.760 ; Rise       ; ad9866_clk      ;
;  ad9866_adio[3]  ; ad9866_clk ; -0.885 ; -1.101 ; Rise       ; ad9866_clk      ;
;  ad9866_adio[4]  ; ad9866_clk ; -0.471 ; -0.701 ; Rise       ; ad9866_clk      ;
;  ad9866_adio[5]  ; ad9866_clk ; -1.476 ; -1.686 ; Rise       ; ad9866_clk      ;
;  ad9866_adio[6]  ; ad9866_clk ; -0.694 ; -0.951 ; Rise       ; ad9866_clk      ;
;  ad9866_adio[7]  ; ad9866_clk ; -1.052 ; -1.243 ; Rise       ; ad9866_clk      ;
;  ad9866_adio[8]  ; ad9866_clk ; -1.109 ; -1.380 ; Rise       ; ad9866_clk      ;
;  ad9866_adio[9]  ; ad9866_clk ; -0.783 ; -1.093 ; Rise       ; ad9866_clk      ;
;  ad9866_adio[10] ; ad9866_clk ; -0.802 ; -0.975 ; Rise       ; ad9866_clk      ;
;  ad9866_adio[11] ; ad9866_clk ; -1.278 ; -1.455 ; Rise       ; ad9866_clk      ;
; spi_ce[*]        ; spi_sck    ; -0.332 ; -0.548 ; Rise       ; spi_sck         ;
;  spi_ce[0]       ; spi_sck    ; -0.332 ; -0.560 ; Rise       ; spi_sck         ;
;  spi_ce[1]       ; spi_sck    ; -0.544 ; -0.548 ; Rise       ; spi_sck         ;
; spi_mosi         ; spi_sck    ; -3.015 ; -3.299 ; Rise       ; spi_sck         ;
; spi_ce[*]        ; spi_sck    ; -1.946 ; -1.955 ; Fall       ; spi_sck         ;
;  spi_ce[0]       ; spi_sck    ; -2.050 ; -1.955 ; Fall       ; spi_sck         ;
;  spi_ce[1]       ; spi_sck    ; -1.946 ; -2.015 ; Fall       ; spi_sck         ;
+------------------+------------+--------+--------+------------+-----------------+


+--------------------------------------------------------------------------------+
; Clock to Output Times                                                          ;
+------------------+------------+--------+--------+------------+-----------------+
; Data Port        ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference ;
+------------------+------------+--------+--------+------------+-----------------+
; ad9866_rxclk     ; ad9866_clk ; 4.564  ; 4.569  ; Rise       ; ad9866_clk      ;
; ad9866_txclk     ; ad9866_clk ; 4.564  ; 4.569  ; Rise       ; ad9866_clk      ;
; rx1_FIFOEmpty    ; ad9866_clk ; 10.508 ; 10.724 ; Rise       ; ad9866_clk      ;
; rx2_FIFOEmpty    ; ad9866_clk ; 10.766 ; 10.952 ; Rise       ; ad9866_clk      ;
; txFIFOFull       ; ad9866_clk ; 10.199 ; 10.242 ; Rise       ; ad9866_clk      ;
; ad9866_adio[*]   ; ad9866_clk ; 11.412 ; 11.558 ; Fall       ; ad9866_clk      ;
;  ad9866_adio[0]  ; ad9866_clk ; 8.418  ; 8.341  ; Fall       ; ad9866_clk      ;
;  ad9866_adio[1]  ; ad9866_clk ; 8.350  ; 8.243  ; Fall       ; ad9866_clk      ;
;  ad9866_adio[2]  ; ad9866_clk ; 8.782  ; 8.648  ; Fall       ; ad9866_clk      ;
;  ad9866_adio[3]  ; ad9866_clk ; 7.978  ; 7.927  ; Fall       ; ad9866_clk      ;
;  ad9866_adio[4]  ; ad9866_clk ; 7.795  ; 7.780  ; Fall       ; ad9866_clk      ;
;  ad9866_adio[5]  ; ad9866_clk ; 7.790  ; 7.779  ; Fall       ; ad9866_clk      ;
;  ad9866_adio[6]  ; ad9866_clk ; 8.341  ; 8.255  ; Fall       ; ad9866_clk      ;
;  ad9866_adio[7]  ; ad9866_clk ; 8.795  ; 8.666  ; Fall       ; ad9866_clk      ;
;  ad9866_adio[8]  ; ad9866_clk ; 8.708  ; 8.634  ; Fall       ; ad9866_clk      ;
;  ad9866_adio[9]  ; ad9866_clk ; 7.978  ; 7.914  ; Fall       ; ad9866_clk      ;
;  ad9866_adio[10] ; ad9866_clk ; 11.412 ; 11.558 ; Fall       ; ad9866_clk      ;
;  ad9866_adio[11] ; ad9866_clk ; 8.883  ; 8.800  ; Fall       ; ad9866_clk      ;
; ad9866_rxclk     ; ad9866_clk ; 4.564  ; 4.569  ; Fall       ; ad9866_clk      ;
; ad9866_txclk     ; ad9866_clk ; 4.564  ; 4.569  ; Fall       ; ad9866_clk      ;
; spi_miso         ; spi_sck    ; 11.893 ; 11.862 ; Fall       ; spi_sck         ;
+------------------+------------+--------+--------+------------+-----------------+


+--------------------------------------------------------------------------------+
; Minimum Clock to Output Times                                                  ;
+------------------+------------+--------+--------+------------+-----------------+
; Data Port        ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference ;
+------------------+------------+--------+--------+------------+-----------------+
; ad9866_rxclk     ; ad9866_clk ; 4.500  ; 4.508  ; Rise       ; ad9866_clk      ;
; ad9866_txclk     ; ad9866_clk ; 4.500  ; 4.508  ; Rise       ; ad9866_clk      ;
; rx1_FIFOEmpty    ; ad9866_clk ; 8.803  ; 9.033  ; Rise       ; ad9866_clk      ;
; rx2_FIFOEmpty    ; ad9866_clk ; 8.898  ; 9.002  ; Rise       ; ad9866_clk      ;
; txFIFOFull       ; ad9866_clk ; 8.712  ; 8.837  ; Rise       ; ad9866_clk      ;
; ad9866_adio[*]   ; ad9866_clk ; 7.596  ; 7.584  ; Fall       ; ad9866_clk      ;
;  ad9866_adio[0]  ; ad9866_clk ; 8.199  ; 8.125  ; Fall       ; ad9866_clk      ;
;  ad9866_adio[1]  ; ad9866_clk ; 8.132  ; 8.030  ; Fall       ; ad9866_clk      ;
;  ad9866_adio[2]  ; ad9866_clk ; 8.548  ; 8.419  ; Fall       ; ad9866_clk      ;
;  ad9866_adio[3]  ; ad9866_clk ; 7.775  ; 7.727  ; Fall       ; ad9866_clk      ;
;  ad9866_adio[4]  ; ad9866_clk ; 7.600  ; 7.586  ; Fall       ; ad9866_clk      ;
;  ad9866_adio[5]  ; ad9866_clk ; 7.596  ; 7.584  ; Fall       ; ad9866_clk      ;
;  ad9866_adio[6]  ; ad9866_clk ; 8.117  ; 8.034  ; Fall       ; ad9866_clk      ;
;  ad9866_adio[7]  ; ad9866_clk ; 8.560  ; 8.437  ; Fall       ; ad9866_clk      ;
;  ad9866_adio[8]  ; ad9866_clk ; 8.477  ; 8.406  ; Fall       ; ad9866_clk      ;
;  ad9866_adio[9]  ; ad9866_clk ; 7.770  ; 7.707  ; Fall       ; ad9866_clk      ;
;  ad9866_adio[10] ; ad9866_clk ; 11.176 ; 11.324 ; Fall       ; ad9866_clk      ;
;  ad9866_adio[11] ; ad9866_clk ; 8.646  ; 8.565  ; Fall       ; ad9866_clk      ;
; ad9866_rxclk     ; ad9866_clk ; 4.500  ; 4.508  ; Fall       ; ad9866_clk      ;
; ad9866_txclk     ; ad9866_clk ; 4.500  ; 4.508  ; Fall       ; ad9866_clk      ;
; spi_miso         ; spi_sck    ; 11.399 ; 11.415 ; Fall       ; spi_sck         ;
+------------------+------------+--------+--------+------------+-----------------+


+------------------------------------------------------------------+
; Propagation Delay                                                ;
+------------+-----------------+--------+--------+--------+--------+
; Input Port ; Output Port     ; RR     ; RF     ; FR     ; FF     ;
+------------+-----------------+--------+--------+--------+--------+
; ptt_in     ; DEBUG_LED4      ; 11.963 ; 11.768 ; 12.294 ; 12.142 ;
; ptt_in     ; ad9866_adio[0]  ; 9.081  ; 8.697  ; 9.413  ; 9.029  ;
; ptt_in     ; ad9866_adio[1]  ; 9.969  ; 9.585  ; 10.212 ; 9.828  ;
; ptt_in     ; ad9866_adio[2]  ; 9.971  ; 9.587  ; 10.231 ; 9.847  ;
; ptt_in     ; ad9866_adio[3]  ; 9.971  ; 9.587  ; 10.231 ; 9.847  ;
; ptt_in     ; ad9866_adio[4]  ; 9.093  ; 8.709  ; 9.417  ; 9.033  ;
; ptt_in     ; ad9866_adio[5]  ; 9.093  ; 8.709  ; 9.417  ; 9.033  ;
; ptt_in     ; ad9866_adio[6]  ; 9.092  ; 8.708  ; 9.420  ; 9.036  ;
; ptt_in     ; ad9866_adio[7]  ; 9.092  ; 8.708  ; 9.420  ; 9.036  ;
; ptt_in     ; ad9866_adio[8]  ; 8.637  ; 8.253  ; 8.980  ; 8.596  ;
; ptt_in     ; ad9866_adio[9]  ; 8.637  ; 8.253  ; 8.980  ; 8.596  ;
; ptt_in     ; ad9866_adio[10] ; 8.608  ; 8.224  ; 8.972  ; 8.588  ;
; ptt_in     ; ad9866_adio[11] ; 8.657  ; 8.273  ; 8.994  ; 8.610  ;
; ptt_in     ; ad9866_rxen     ;        ; 11.422 ; 11.959 ;        ;
; ptt_in     ; ad9866_txen     ; 8.838  ;        ;        ; 9.171  ;
; ptt_in     ; ptt_out         ; 8.277  ;        ;        ; 8.385  ;
+------------+-----------------+--------+--------+--------+--------+


+------------------------------------------------------------------+
; Minimum Propagation Delay                                        ;
+------------+-----------------+--------+--------+--------+--------+
; Input Port ; Output Port     ; RR     ; RF     ; FR     ; FF     ;
+------------+-----------------+--------+--------+--------+--------+
; ptt_in     ; DEBUG_LED4      ; 11.610 ; 11.418 ; 11.927 ; 11.776 ;
; ptt_in     ; ad9866_adio[0]  ; 8.750  ; 8.382  ; 9.069  ; 8.701  ;
; ptt_in     ; ad9866_adio[1]  ; 9.602  ; 9.234  ; 9.836  ; 9.468  ;
; ptt_in     ; ad9866_adio[2]  ; 9.604  ; 9.236  ; 9.853  ; 9.485  ;
; ptt_in     ; ad9866_adio[3]  ; 9.604  ; 9.236  ; 9.853  ; 9.485  ;
; ptt_in     ; ad9866_adio[4]  ; 8.762  ; 8.394  ; 9.073  ; 8.705  ;
; ptt_in     ; ad9866_adio[5]  ; 8.762  ; 8.394  ; 9.073  ; 8.705  ;
; ptt_in     ; ad9866_adio[6]  ; 8.761  ; 8.393  ; 9.075  ; 8.707  ;
; ptt_in     ; ad9866_adio[7]  ; 8.761  ; 8.393  ; 9.075  ; 8.707  ;
; ptt_in     ; ad9866_adio[8]  ; 8.324  ; 7.956  ; 8.653  ; 8.285  ;
; ptt_in     ; ad9866_adio[9]  ; 8.324  ; 7.956  ; 8.653  ; 8.285  ;
; ptt_in     ; ad9866_adio[10] ; 8.296  ; 7.928  ; 8.646  ; 8.278  ;
; ptt_in     ; ad9866_adio[11] ; 8.343  ; 7.975  ; 8.667  ; 8.299  ;
; ptt_in     ; ad9866_rxen     ;        ; 11.197 ; 11.720 ;        ;
; ptt_in     ; ad9866_txen     ; 8.613  ;        ;        ; 8.932  ;
; ptt_in     ; ptt_out         ; 8.070  ;        ;        ; 8.171  ;
+------------+-----------------+--------+--------+--------+--------+


----------------
; MTBF Summary ;
----------------
Worst-Case MTBF of Design is 1e+09 years or 3.15e+16 seconds.
Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.

Number of Synchronizer Chains Found: 32
Shortest Synchronizer Chain: 2 Registers
Fraction of Chains for which MTBFs Could Not be Calculated: 0.000
Worst Case Available Settling Time: 14.783 ns

Worst-Case MTBF values are calculated based on the worst-case silicon characteristics, with worst-case operating conditions.
  - Under worst-case conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 2.7
Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions.
  - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 9.9



+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Synchronizer Summary                                                                                                                                                                                                                                                                                       ;
+-------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------+-------------------------+------------------------+-------------------------+
; Source Node                                                                               ; Synchronization Node                                                                                                              ; Worst-Case MTBF (Years) ; Typical MTBF (Years)   ; Included in Design MTBF ;
+-------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------+-------------------------+------------------------+-------------------------+
; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|delayed_wrptr_g[10] ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|alt_synch_pipe_uld:rs_dgwp|dffpipe_te9:dffpipe4|dffe5a[10]  ; Greater than 1 Billion  ; Greater than 1 Billion ; Yes                     ;
; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|delayed_wrptr_g[4]  ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|alt_synch_pipe_uld:rs_dgwp|dffpipe_te9:dffpipe4|dffe5a[4]   ; Greater than 1 Billion  ; Greater than 1 Billion ; Yes                     ;
; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|delayed_wrptr_g[5]  ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|alt_synch_pipe_uld:rs_dgwp|dffpipe_te9:dffpipe4|dffe5a[5]   ; Greater than 1 Billion  ; Greater than 1 Billion ; Yes                     ;
; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|delayed_wrptr_g[2]  ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|alt_synch_pipe_uld:rs_dgwp|dffpipe_te9:dffpipe4|dffe5a[2]   ; Greater than 1 Billion  ; Greater than 1 Billion ; Yes                     ;
; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|delayed_wrptr_g[6]  ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|alt_synch_pipe_uld:rs_dgwp|dffpipe_te9:dffpipe4|dffe5a[6]   ; Greater than 1 Billion  ; Greater than 1 Billion ; Yes                     ;
; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|delayed_wrptr_g[3]  ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|alt_synch_pipe_uld:rs_dgwp|dffpipe_te9:dffpipe4|dffe5a[3]   ; Greater than 1 Billion  ; Greater than 1 Billion ; Yes                     ;
; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|delayed_wrptr_g[11] ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|alt_synch_pipe_uld:rs_dgwp|dffpipe_te9:dffpipe4|dffe5a[11]  ; Greater than 1 Billion  ; Greater than 1 Billion ; Yes                     ;
; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|delayed_wrptr_g[8]  ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|alt_synch_pipe_uld:rs_dgwp|dffpipe_te9:dffpipe4|dffe5a[8]   ; Greater than 1 Billion  ; Greater than 1 Billion ; Yes                     ;
; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|delayed_wrptr_g[1]  ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|alt_synch_pipe_uld:rs_dgwp|dffpipe_te9:dffpipe4|dffe5a[1]   ; Greater than 1 Billion  ; Greater than 1 Billion ; Yes                     ;
; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|delayed_wrptr_g[7]  ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|alt_synch_pipe_uld:rs_dgwp|dffpipe_te9:dffpipe4|dffe5a[7]   ; Greater than 1 Billion  ; Greater than 1 Billion ; Yes                     ;
; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|delayed_wrptr_g[9]  ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|alt_synch_pipe_uld:rs_dgwp|dffpipe_te9:dffpipe4|dffe5a[9]   ; Greater than 1 Billion  ; Greater than 1 Billion ; Yes                     ;
; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|delayed_wrptr_g[0]  ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|alt_synch_pipe_uld:rs_dgwp|dffpipe_te9:dffpipe4|dffe5a[0]   ; Greater than 1 Billion  ; Greater than 1 Billion ; Yes                     ;
; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|rdptr_g[4]        ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|alt_synch_pipe_5md:ws_dgrp|dffpipe_4f9:dffpipe8|dffe9a[4] ; Greater than 1 Billion  ; Greater than 1 Billion ; Yes                     ;
; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|rdptr_g[3]        ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|alt_synch_pipe_5md:ws_dgrp|dffpipe_4f9:dffpipe8|dffe9a[3] ; Greater than 1 Billion  ; Greater than 1 Billion ; Yes                     ;
; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|rdptr_g[1]          ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|alt_synch_pipe_5md:ws_dgrp|dffpipe_4f9:dffpipe8|dffe9a[1]   ; Greater than 1 Billion  ; Greater than 1 Billion ; Yes                     ;
; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|rdptr_g[6]        ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|alt_synch_pipe_5md:ws_dgrp|dffpipe_4f9:dffpipe8|dffe9a[6] ; Greater than 1 Billion  ; Greater than 1 Billion ; Yes                     ;
; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|rdptr_g[7]        ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|alt_synch_pipe_5md:ws_dgrp|dffpipe_4f9:dffpipe8|dffe9a[7] ; Greater than 1 Billion  ; Greater than 1 Billion ; Yes                     ;
; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|rdptr_g[2]        ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|alt_synch_pipe_5md:ws_dgrp|dffpipe_4f9:dffpipe8|dffe9a[2] ; Greater than 1 Billion  ; Greater than 1 Billion ; Yes                     ;
; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|rdptr_g[0]          ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|alt_synch_pipe_5md:ws_dgrp|dffpipe_4f9:dffpipe8|dffe9a[0]   ; Greater than 1 Billion  ; Greater than 1 Billion ; Yes                     ;
; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|rdptr_g[6]          ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|alt_synch_pipe_5md:ws_dgrp|dffpipe_4f9:dffpipe8|dffe9a[6]   ; Greater than 1 Billion  ; Greater than 1 Billion ; Yes                     ;
; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|rdptr_g[0]        ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|alt_synch_pipe_5md:ws_dgrp|dffpipe_4f9:dffpipe8|dffe9a[0] ; Greater than 1 Billion  ; Greater than 1 Billion ; Yes                     ;
; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|rdptr_g[1]        ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|alt_synch_pipe_5md:ws_dgrp|dffpipe_4f9:dffpipe8|dffe9a[1] ; Greater than 1 Billion  ; Greater than 1 Billion ; Yes                     ;
; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|rdptr_g[8]          ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|alt_synch_pipe_5md:ws_dgrp|dffpipe_4f9:dffpipe8|dffe9a[8]   ; Greater than 1 Billion  ; Greater than 1 Billion ; Yes                     ;
; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|rdptr_g[2]          ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|alt_synch_pipe_5md:ws_dgrp|dffpipe_4f9:dffpipe8|dffe9a[2]   ; Greater than 1 Billion  ; Greater than 1 Billion ; Yes                     ;
; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|rdptr_g[9]          ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|alt_synch_pipe_5md:ws_dgrp|dffpipe_4f9:dffpipe8|dffe9a[9]   ; Greater than 1 Billion  ; Greater than 1 Billion ; Yes                     ;
; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|rdptr_g[3]          ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|alt_synch_pipe_5md:ws_dgrp|dffpipe_4f9:dffpipe8|dffe9a[3]   ; Greater than 1 Billion  ; Greater than 1 Billion ; Yes                     ;
; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|rdptr_g[4]          ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|alt_synch_pipe_5md:ws_dgrp|dffpipe_4f9:dffpipe8|dffe9a[4]   ; Greater than 1 Billion  ; Greater than 1 Billion ; Yes                     ;
; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|rdptr_g[9]        ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|alt_synch_pipe_5md:ws_dgrp|dffpipe_4f9:dffpipe8|dffe9a[9] ; Greater than 1 Billion  ; Greater than 1 Billion ; Yes                     ;
; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|rdptr_g[5]          ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|alt_synch_pipe_5md:ws_dgrp|dffpipe_4f9:dffpipe8|dffe9a[5]   ; Greater than 1 Billion  ; Greater than 1 Billion ; Yes                     ;
; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|rdptr_g[5]        ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|alt_synch_pipe_5md:ws_dgrp|dffpipe_4f9:dffpipe8|dffe9a[5] ; Greater than 1 Billion  ; Greater than 1 Billion ; Yes                     ;
; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|rdptr_g[8]        ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|alt_synch_pipe_5md:ws_dgrp|dffpipe_4f9:dffpipe8|dffe9a[8] ; Greater than 1 Billion  ; Greater than 1 Billion ; Yes                     ;
; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|rdptr_g[7]          ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|alt_synch_pipe_5md:ws_dgrp|dffpipe_4f9:dffpipe8|dffe9a[7]   ; Greater than 1 Billion  ; Greater than 1 Billion ; Yes                     ;
+-------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------+-------------------------+------------------------+-------------------------+


Synchronizer Chain #1: Worst-Case MTBF is Greater than 1 Billion Years
===============================================================================
+------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                              ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                            ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|delayed_wrptr_g[10]                                        ;
; Synchronization Node    ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|alt_synch_pipe_uld:rs_dgwp|dffpipe_te9:dffpipe4|dffe5a[10] ;
; Worst-Case MTBF (years) ; Greater than 1 Billion                                                                                                           ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                           ;
; Included in Design MTBF ; Yes                                                                                                                              ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------+

+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                  ;
+-----------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                          ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+-----------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                             ; User Specified         ;              ;                  ;              ;
; Worst-Case MTBF (years)                                                                                                           ; Greater than 1 Billion ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                              ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                      ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                      ; 14.783                 ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                         ; 0.05                   ;              ;                  ;              ;
; Source Clock                                                                                                                      ;                        ;              ;                  ;              ;
;  spi_ce0 (INVERTED)                                                                                                               ;                        ; 2500.000     ; 0.4 MHz          ;              ;
; Synchronization Clock                                                                                                             ;                        ;              ;                  ;              ;
;  ad9866_clk                                                                                                                       ;                        ; 13.563       ; 73.73 MHz        ;              ;
; Asynchronous Source                                                                                                               ;                        ;              ;                  ;              ;
;  txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|delayed_wrptr_g[10]                                        ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                         ;                        ;              ;                  ;              ;
;  txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|alt_synch_pipe_uld:rs_dgwp|dffpipe_te9:dffpipe4|dffe5a[10] ;                        ;              ;                  ; 12.438       ;
;  txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|alt_synch_pipe_uld:rs_dgwp|dffpipe_te9:dffpipe4|dffe6a[10] ;                        ;              ;                  ; 2.345        ;
+-----------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #2: Worst-Case MTBF is Greater than 1 Billion Years
===============================================================================
+-----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                             ;
+-------------------------+---------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                           ;
+-------------------------+---------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|delayed_wrptr_g[4]                                        ;
; Synchronization Node    ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|alt_synch_pipe_uld:rs_dgwp|dffpipe_te9:dffpipe4|dffe5a[4] ;
; Worst-Case MTBF (years) ; Greater than 1 Billion                                                                                                          ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                          ;
; Included in Design MTBF ; Yes                                                                                                                             ;
+-------------------------+---------------------------------------------------------------------------------------------------------------------------------+

+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                 ;
+----------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                         ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+----------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                            ; User Specified         ;              ;                  ;              ;
; Worst-Case MTBF (years)                                                                                                          ; Greater than 1 Billion ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                             ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                     ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                     ; 14.945                 ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                        ; 0.05                   ;              ;                  ;              ;
; Source Clock                                                                                                                     ;                        ;              ;                  ;              ;
;  spi_ce0 (INVERTED)                                                                                                              ;                        ; 2500.000     ; 0.4 MHz          ;              ;
; Synchronization Clock                                                                                                            ;                        ;              ;                  ;              ;
;  ad9866_clk                                                                                                                      ;                        ; 13.563       ; 73.73 MHz        ;              ;
; Asynchronous Source                                                                                                              ;                        ;              ;                  ;              ;
;  txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|delayed_wrptr_g[4]                                        ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                        ;                        ;              ;                  ;              ;
;  txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|alt_synch_pipe_uld:rs_dgwp|dffpipe_te9:dffpipe4|dffe5a[4] ;                        ;              ;                  ; 12.436       ;
;  txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|alt_synch_pipe_uld:rs_dgwp|dffpipe_te9:dffpipe4|dffe6a[4] ;                        ;              ;                  ; 2.509        ;
+----------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #3: Worst-Case MTBF is Greater than 1 Billion Years
===============================================================================
+-----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                             ;
+-------------------------+---------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                           ;
+-------------------------+---------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|delayed_wrptr_g[5]                                        ;
; Synchronization Node    ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|alt_synch_pipe_uld:rs_dgwp|dffpipe_te9:dffpipe4|dffe5a[5] ;
; Worst-Case MTBF (years) ; Greater than 1 Billion                                                                                                          ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                          ;
; Included in Design MTBF ; Yes                                                                                                                             ;
+-------------------------+---------------------------------------------------------------------------------------------------------------------------------+

+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                 ;
+----------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                         ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+----------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                            ; User Specified         ;              ;                  ;              ;
; Worst-Case MTBF (years)                                                                                                          ; Greater than 1 Billion ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                             ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                     ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                     ; 15.134                 ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                        ; 0.05                   ;              ;                  ;              ;
; Source Clock                                                                                                                     ;                        ;              ;                  ;              ;
;  spi_ce0 (INVERTED)                                                                                                              ;                        ; 2500.000     ; 0.4 MHz          ;              ;
; Synchronization Clock                                                                                                            ;                        ;              ;                  ;              ;
;  ad9866_clk                                                                                                                      ;                        ; 13.563       ; 73.73 MHz        ;              ;
; Asynchronous Source                                                                                                              ;                        ;              ;                  ;              ;
;  txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|delayed_wrptr_g[5]                                        ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                        ;                        ;              ;                  ;              ;
;  txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|alt_synch_pipe_uld:rs_dgwp|dffpipe_te9:dffpipe4|dffe5a[5] ;                        ;              ;                  ; 12.645       ;
;  txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|alt_synch_pipe_uld:rs_dgwp|dffpipe_te9:dffpipe4|dffe6a[5] ;                        ;              ;                  ; 2.489        ;
+----------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #4: Worst-Case MTBF is Greater than 1 Billion Years
===============================================================================
+-----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                             ;
+-------------------------+---------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                           ;
+-------------------------+---------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|delayed_wrptr_g[2]                                        ;
; Synchronization Node    ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|alt_synch_pipe_uld:rs_dgwp|dffpipe_te9:dffpipe4|dffe5a[2] ;
; Worst-Case MTBF (years) ; Greater than 1 Billion                                                                                                          ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                          ;
; Included in Design MTBF ; Yes                                                                                                                             ;
+-------------------------+---------------------------------------------------------------------------------------------------------------------------------+

+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                 ;
+----------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                         ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+----------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                            ; User Specified         ;              ;                  ;              ;
; Worst-Case MTBF (years)                                                                                                          ; Greater than 1 Billion ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                             ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                     ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                     ; 15.184                 ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                        ; 0.05                   ;              ;                  ;              ;
; Source Clock                                                                                                                     ;                        ;              ;                  ;              ;
;  spi_ce0 (INVERTED)                                                                                                              ;                        ; 2500.000     ; 0.4 MHz          ;              ;
; Synchronization Clock                                                                                                            ;                        ;              ;                  ;              ;
;  ad9866_clk                                                                                                                      ;                        ; 13.563       ; 73.73 MHz        ;              ;
; Asynchronous Source                                                                                                              ;                        ;              ;                  ;              ;
;  txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|delayed_wrptr_g[2]                                        ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                        ;                        ;              ;                  ;              ;
;  txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|alt_synch_pipe_uld:rs_dgwp|dffpipe_te9:dffpipe4|dffe5a[2] ;                        ;              ;                  ; 12.437       ;
;  txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|alt_synch_pipe_uld:rs_dgwp|dffpipe_te9:dffpipe4|dffe6a[2] ;                        ;              ;                  ; 2.747        ;
+----------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #5: Worst-Case MTBF is Greater than 1 Billion Years
===============================================================================
+-----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                             ;
+-------------------------+---------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                           ;
+-------------------------+---------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|delayed_wrptr_g[6]                                        ;
; Synchronization Node    ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|alt_synch_pipe_uld:rs_dgwp|dffpipe_te9:dffpipe4|dffe5a[6] ;
; Worst-Case MTBF (years) ; Greater than 1 Billion                                                                                                          ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                          ;
; Included in Design MTBF ; Yes                                                                                                                             ;
+-------------------------+---------------------------------------------------------------------------------------------------------------------------------+

+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                 ;
+----------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                         ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+----------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                            ; User Specified         ;              ;                  ;              ;
; Worst-Case MTBF (years)                                                                                                          ; Greater than 1 Billion ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                             ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                     ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                     ; 15.370                 ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                        ; 0.05                   ;              ;                  ;              ;
; Source Clock                                                                                                                     ;                        ;              ;                  ;              ;
;  spi_ce0 (INVERTED)                                                                                                              ;                        ; 2500.000     ; 0.4 MHz          ;              ;
; Synchronization Clock                                                                                                            ;                        ;              ;                  ;              ;
;  ad9866_clk                                                                                                                      ;                        ; 13.563       ; 73.73 MHz        ;              ;
; Asynchronous Source                                                                                                              ;                        ;              ;                  ;              ;
;  txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|delayed_wrptr_g[6]                                        ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                        ;                        ;              ;                  ;              ;
;  txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|alt_synch_pipe_uld:rs_dgwp|dffpipe_te9:dffpipe4|dffe5a[6] ;                        ;              ;                  ; 12.439       ;
;  txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|alt_synch_pipe_uld:rs_dgwp|dffpipe_te9:dffpipe4|dffe6a[6] ;                        ;              ;                  ; 2.931        ;
+----------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #6: Worst-Case MTBF is Greater than 1 Billion Years
===============================================================================
+-----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                             ;
+-------------------------+---------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                           ;
+-------------------------+---------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|delayed_wrptr_g[3]                                        ;
; Synchronization Node    ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|alt_synch_pipe_uld:rs_dgwp|dffpipe_te9:dffpipe4|dffe5a[3] ;
; Worst-Case MTBF (years) ; Greater than 1 Billion                                                                                                          ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                          ;
; Included in Design MTBF ; Yes                                                                                                                             ;
+-------------------------+---------------------------------------------------------------------------------------------------------------------------------+

+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                 ;
+----------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                         ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+----------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                            ; User Specified         ;              ;                  ;              ;
; Worst-Case MTBF (years)                                                                                                          ; Greater than 1 Billion ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                             ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                     ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                     ; 15.374                 ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                        ; 0.05                   ;              ;                  ;              ;
; Source Clock                                                                                                                     ;                        ;              ;                  ;              ;
;  spi_ce0 (INVERTED)                                                                                                              ;                        ; 2500.000     ; 0.4 MHz          ;              ;
; Synchronization Clock                                                                                                            ;                        ;              ;                  ;              ;
;  ad9866_clk                                                                                                                      ;                        ; 13.563       ; 73.73 MHz        ;              ;
; Asynchronous Source                                                                                                              ;                        ;              ;                  ;              ;
;  txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|delayed_wrptr_g[3]                                        ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                        ;                        ;              ;                  ;              ;
;  txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|alt_synch_pipe_uld:rs_dgwp|dffpipe_te9:dffpipe4|dffe5a[3] ;                        ;              ;                  ; 12.647       ;
;  txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|alt_synch_pipe_uld:rs_dgwp|dffpipe_te9:dffpipe4|dffe6a[3] ;                        ;              ;                  ; 2.727        ;
+----------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #7: Worst-Case MTBF is Greater than 1 Billion Years
===============================================================================
+------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                              ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                            ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|delayed_wrptr_g[11]                                        ;
; Synchronization Node    ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|alt_synch_pipe_uld:rs_dgwp|dffpipe_te9:dffpipe4|dffe5a[11] ;
; Worst-Case MTBF (years) ; Greater than 1 Billion                                                                                                           ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                           ;
; Included in Design MTBF ; Yes                                                                                                                              ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------+

+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                  ;
+-----------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                          ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+-----------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                             ; User Specified         ;              ;                  ;              ;
; Worst-Case MTBF (years)                                                                                                           ; Greater than 1 Billion ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                              ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                      ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                      ; 15.384                 ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                         ; 0.05                   ;              ;                  ;              ;
; Source Clock                                                                                                                      ;                        ;              ;                  ;              ;
;  spi_ce0 (INVERTED)                                                                                                               ;                        ; 2500.000     ; 0.4 MHz          ;              ;
; Synchronization Clock                                                                                                             ;                        ;              ;                  ;              ;
;  ad9866_clk                                                                                                                       ;                        ; 13.563       ; 73.73 MHz        ;              ;
; Asynchronous Source                                                                                                               ;                        ;              ;                  ;              ;
;  txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|delayed_wrptr_g[11]                                        ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                         ;                        ;              ;                  ;              ;
;  txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|alt_synch_pipe_uld:rs_dgwp|dffpipe_te9:dffpipe4|dffe5a[11] ;                        ;              ;                  ; 12.437       ;
;  txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|alt_synch_pipe_uld:rs_dgwp|dffpipe_te9:dffpipe4|dffe6a[11] ;                        ;              ;                  ; 2.947        ;
+-----------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #8: Worst-Case MTBF is Greater than 1 Billion Years
===============================================================================
+-----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                             ;
+-------------------------+---------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                           ;
+-------------------------+---------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|delayed_wrptr_g[8]                                        ;
; Synchronization Node    ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|alt_synch_pipe_uld:rs_dgwp|dffpipe_te9:dffpipe4|dffe5a[8] ;
; Worst-Case MTBF (years) ; Greater than 1 Billion                                                                                                          ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                          ;
; Included in Design MTBF ; Yes                                                                                                                             ;
+-------------------------+---------------------------------------------------------------------------------------------------------------------------------+

+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                 ;
+----------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                         ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+----------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                            ; User Specified         ;              ;                  ;              ;
; Worst-Case MTBF (years)                                                                                                          ; Greater than 1 Billion ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                             ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                     ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                     ; 15.409                 ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                        ; 0.05                   ;              ;                  ;              ;
; Source Clock                                                                                                                     ;                        ;              ;                  ;              ;
;  spi_ce0 (INVERTED)                                                                                                              ;                        ; 2500.000     ; 0.4 MHz          ;              ;
; Synchronization Clock                                                                                                            ;                        ;              ;                  ;              ;
;  ad9866_clk                                                                                                                      ;                        ; 13.563       ; 73.73 MHz        ;              ;
; Asynchronous Source                                                                                                              ;                        ;              ;                  ;              ;
;  txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|delayed_wrptr_g[8]                                        ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                        ;                        ;              ;                  ;              ;
;  txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|alt_synch_pipe_uld:rs_dgwp|dffpipe_te9:dffpipe4|dffe5a[8] ;                        ;              ;                  ; 12.438       ;
;  txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|alt_synch_pipe_uld:rs_dgwp|dffpipe_te9:dffpipe4|dffe6a[8] ;                        ;              ;                  ; 2.971        ;
+----------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #9: Worst-Case MTBF is Greater than 1 Billion Years
===============================================================================
+-----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                             ;
+-------------------------+---------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                           ;
+-------------------------+---------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|delayed_wrptr_g[1]                                        ;
; Synchronization Node    ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|alt_synch_pipe_uld:rs_dgwp|dffpipe_te9:dffpipe4|dffe5a[1] ;
; Worst-Case MTBF (years) ; Greater than 1 Billion                                                                                                          ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                          ;
; Included in Design MTBF ; Yes                                                                                                                             ;
+-------------------------+---------------------------------------------------------------------------------------------------------------------------------+

+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                 ;
+----------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                         ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+----------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                            ; User Specified         ;              ;                  ;              ;
; Worst-Case MTBF (years)                                                                                                          ; Greater than 1 Billion ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                             ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                     ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                     ; 15.464                 ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                        ; 0.05                   ;              ;                  ;              ;
; Source Clock                                                                                                                     ;                        ;              ;                  ;              ;
;  spi_ce0 (INVERTED)                                                                                                              ;                        ; 2500.000     ; 0.4 MHz          ;              ;
; Synchronization Clock                                                                                                            ;                        ;              ;                  ;              ;
;  ad9866_clk                                                                                                                      ;                        ; 13.563       ; 73.73 MHz        ;              ;
; Asynchronous Source                                                                                                              ;                        ;              ;                  ;              ;
;  txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|delayed_wrptr_g[1]                                        ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                        ;                        ;              ;                  ;              ;
;  txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|alt_synch_pipe_uld:rs_dgwp|dffpipe_te9:dffpipe4|dffe5a[1] ;                        ;              ;                  ; 12.077       ;
;  txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|alt_synch_pipe_uld:rs_dgwp|dffpipe_te9:dffpipe4|dffe6a[1] ;                        ;              ;                  ; 3.387        ;
+----------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #10: Worst-Case MTBF is Greater than 1 Billion Years
===============================================================================
+-----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                             ;
+-------------------------+---------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                           ;
+-------------------------+---------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|delayed_wrptr_g[7]                                        ;
; Synchronization Node    ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|alt_synch_pipe_uld:rs_dgwp|dffpipe_te9:dffpipe4|dffe5a[7] ;
; Worst-Case MTBF (years) ; Greater than 1 Billion                                                                                                          ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                          ;
; Included in Design MTBF ; Yes                                                                                                                             ;
+-------------------------+---------------------------------------------------------------------------------------------------------------------------------+

+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                 ;
+----------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                         ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+----------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                            ; User Specified         ;              ;                  ;              ;
; Worst-Case MTBF (years)                                                                                                          ; Greater than 1 Billion ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                             ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                     ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                     ; 15.558                 ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                        ; 0.05                   ;              ;                  ;              ;
; Source Clock                                                                                                                     ;                        ;              ;                  ;              ;
;  spi_ce0 (INVERTED)                                                                                                              ;                        ; 2500.000     ; 0.4 MHz          ;              ;
; Synchronization Clock                                                                                                            ;                        ;              ;                  ;              ;
;  ad9866_clk                                                                                                                      ;                        ; 13.563       ; 73.73 MHz        ;              ;
; Asynchronous Source                                                                                                              ;                        ;              ;                  ;              ;
;  txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|delayed_wrptr_g[7]                                        ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                        ;                        ;              ;                  ;              ;
;  txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|alt_synch_pipe_uld:rs_dgwp|dffpipe_te9:dffpipe4|dffe5a[7] ;                        ;              ;                  ; 12.647       ;
;  txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|alt_synch_pipe_uld:rs_dgwp|dffpipe_te9:dffpipe4|dffe6a[7] ;                        ;              ;                  ; 2.911        ;
+----------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #11: Worst-Case MTBF is Greater than 1 Billion Years
===============================================================================
+-----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                             ;
+-------------------------+---------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                           ;
+-------------------------+---------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|delayed_wrptr_g[9]                                        ;
; Synchronization Node    ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|alt_synch_pipe_uld:rs_dgwp|dffpipe_te9:dffpipe4|dffe5a[9] ;
; Worst-Case MTBF (years) ; Greater than 1 Billion                                                                                                          ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                          ;
; Included in Design MTBF ; Yes                                                                                                                             ;
+-------------------------+---------------------------------------------------------------------------------------------------------------------------------+

+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                 ;
+----------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                         ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+----------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                            ; User Specified         ;              ;                  ;              ;
; Worst-Case MTBF (years)                                                                                                          ; Greater than 1 Billion ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                             ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                     ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                     ; 15.598                 ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                        ; 0.05                   ;              ;                  ;              ;
; Source Clock                                                                                                                     ;                        ;              ;                  ;              ;
;  spi_ce0 (INVERTED)                                                                                                              ;                        ; 2500.000     ; 0.4 MHz          ;              ;
; Synchronization Clock                                                                                                            ;                        ;              ;                  ;              ;
;  ad9866_clk                                                                                                                      ;                        ; 13.563       ; 73.73 MHz        ;              ;
; Asynchronous Source                                                                                                              ;                        ;              ;                  ;              ;
;  txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|delayed_wrptr_g[9]                                        ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                        ;                        ;              ;                  ;              ;
;  txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|alt_synch_pipe_uld:rs_dgwp|dffpipe_te9:dffpipe4|dffe5a[9] ;                        ;              ;                  ; 12.646       ;
;  txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|alt_synch_pipe_uld:rs_dgwp|dffpipe_te9:dffpipe4|dffe6a[9] ;                        ;              ;                  ; 2.952        ;
+----------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #12: Worst-Case MTBF is Greater than 1 Billion Years
===============================================================================
+-----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                             ;
+-------------------------+---------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                           ;
+-------------------------+---------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|delayed_wrptr_g[0]                                        ;
; Synchronization Node    ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|alt_synch_pipe_uld:rs_dgwp|dffpipe_te9:dffpipe4|dffe5a[0] ;
; Worst-Case MTBF (years) ; Greater than 1 Billion                                                                                                          ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                          ;
; Included in Design MTBF ; Yes                                                                                                                             ;
+-------------------------+---------------------------------------------------------------------------------------------------------------------------------+

+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                 ;
+----------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                         ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+----------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                            ; User Specified         ;              ;                  ;              ;
; Worst-Case MTBF (years)                                                                                                          ; Greater than 1 Billion ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                             ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                     ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                     ; 15.844                 ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                        ; 0.05                   ;              ;                  ;              ;
; Source Clock                                                                                                                     ;                        ;              ;                  ;              ;
;  spi_ce0 (INVERTED)                                                                                                              ;                        ; 2500.000     ; 0.4 MHz          ;              ;
; Synchronization Clock                                                                                                            ;                        ;              ;                  ;              ;
;  ad9866_clk                                                                                                                      ;                        ; 13.563       ; 73.73 MHz        ;              ;
; Asynchronous Source                                                                                                              ;                        ;              ;                  ;              ;
;  txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|delayed_wrptr_g[0]                                        ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                        ;                        ;              ;                  ;              ;
;  txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|alt_synch_pipe_uld:rs_dgwp|dffpipe_te9:dffpipe4|dffe5a[0] ;                        ;              ;                  ; 12.437       ;
;  txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|alt_synch_pipe_uld:rs_dgwp|dffpipe_te9:dffpipe4|dffe6a[0] ;                        ;              ;                  ; 3.407        ;
+----------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #13: Worst-Case MTBF is Greater than 1 Billion Years
===============================================================================
+-------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                               ;
+-------------------------+-----------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                             ;
+-------------------------+-----------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|rdptr_g[4]                                                ;
; Synchronization Node    ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|alt_synch_pipe_5md:ws_dgrp|dffpipe_4f9:dffpipe8|dffe9a[4] ;
; Worst-Case MTBF (years) ; Greater than 1 Billion                                                                                                            ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                            ;
; Included in Design MTBF ; Yes                                                                                                                               ;
+-------------------------+-----------------------------------------------------------------------------------------------------------------------------------+

+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                    ;
+-------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                            ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+-------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                               ; User Specified         ;              ;                  ;              ;
; Worst-Case MTBF (years)                                                                                                             ; Greater than 1 Billion ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                        ; 9                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                        ; 102.586                ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                           ; 0.05                   ;              ;                  ;              ;
; Source Clock                                                                                                                        ;                        ;              ;                  ;              ;
;  spi_ce1 (INVERTED)                                                                                                                 ;                        ; 2500.000     ; 0.4 MHz          ;              ;
; Synchronization Clock                                                                                                               ;                        ;              ;                  ;              ;
;  ad9866_clk                                                                                                                         ;                        ; 13.563       ; 73.73 MHz        ;              ;
; Asynchronous Source                                                                                                                 ;                        ;              ;                  ;              ;
;  rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|rdptr_g[4]                                                 ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                           ;                        ;              ;                  ;              ;
;  rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|alt_synch_pipe_5md:ws_dgrp|dffpipe_4f9:dffpipe8|dffe9a[4]  ;                        ;              ;                  ; 12.645       ;
;  rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|alt_synch_pipe_5md:ws_dgrp|dffpipe_4f9:dffpipe8|dffe10a[4] ;                        ;              ;                  ; 12.645       ;
;  rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|alt_synch_pipe_5md:ws_dgrp|dffpipe_4f9:dffpipe8|dffe11a[4] ;                        ;              ;                  ; 12.143       ;
;  rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|alt_synch_pipe_5md:ws_dgrp|dffpipe_4f9:dffpipe8|dffe12a[4] ;                        ;              ;                  ; 12.645       ;
;  rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|alt_synch_pipe_5md:ws_dgrp|dffpipe_4f9:dffpipe8|dffe13a[4] ;                        ;              ;                  ; 12.646       ;
;  rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|alt_synch_pipe_5md:ws_dgrp|dffpipe_4f9:dffpipe8|dffe14a[4] ;                        ;              ;                  ; 12.646       ;
;  rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|alt_synch_pipe_5md:ws_dgrp|dffpipe_4f9:dffpipe8|dffe15a[4] ;                        ;              ;                  ; 12.461       ;
;  rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|alt_synch_pipe_5md:ws_dgrp|dffpipe_4f9:dffpipe8|dffe16a[4] ;                        ;              ;                  ; 12.460       ;
;  rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|ws_dgrp_reg[4]                                             ;                        ;              ;                  ; 2.295        ;
+-------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #14: Worst-Case MTBF is Greater than 1 Billion Years
===============================================================================
+-------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                               ;
+-------------------------+-----------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                             ;
+-------------------------+-----------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|rdptr_g[3]                                                ;
; Synchronization Node    ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|alt_synch_pipe_5md:ws_dgrp|dffpipe_4f9:dffpipe8|dffe9a[3] ;
; Worst-Case MTBF (years) ; Greater than 1 Billion                                                                                                            ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                            ;
; Included in Design MTBF ; Yes                                                                                                                               ;
+-------------------------+-----------------------------------------------------------------------------------------------------------------------------------+

+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                    ;
+-------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                            ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+-------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                               ; User Specified         ;              ;                  ;              ;
; Worst-Case MTBF (years)                                                                                                             ; Greater than 1 Billion ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                        ; 9                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                        ; 102.598                ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                           ; 0.05                   ;              ;                  ;              ;
; Source Clock                                                                                                                        ;                        ;              ;                  ;              ;
;  spi_ce1 (INVERTED)                                                                                                                 ;                        ; 2500.000     ; 0.4 MHz          ;              ;
; Synchronization Clock                                                                                                               ;                        ;              ;                  ;              ;
;  ad9866_clk                                                                                                                         ;                        ; 13.563       ; 73.73 MHz        ;              ;
; Asynchronous Source                                                                                                                 ;                        ;              ;                  ;              ;
;  rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|rdptr_g[3]                                                 ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                           ;                        ;              ;                  ;              ;
;  rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|alt_synch_pipe_5md:ws_dgrp|dffpipe_4f9:dffpipe8|dffe9a[3]  ;                        ;              ;                  ; 12.644       ;
;  rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|alt_synch_pipe_5md:ws_dgrp|dffpipe_4f9:dffpipe8|dffe10a[3] ;                        ;              ;                  ; 12.251       ;
;  rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|alt_synch_pipe_5md:ws_dgrp|dffpipe_4f9:dffpipe8|dffe11a[3] ;                        ;              ;                  ; 12.646       ;
;  rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|alt_synch_pipe_5md:ws_dgrp|dffpipe_4f9:dffpipe8|dffe12a[3] ;                        ;              ;                  ; 12.457       ;
;  rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|alt_synch_pipe_5md:ws_dgrp|dffpipe_4f9:dffpipe8|dffe13a[3] ;                        ;              ;                  ; 12.645       ;
;  rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|alt_synch_pipe_5md:ws_dgrp|dffpipe_4f9:dffpipe8|dffe14a[3] ;                        ;              ;                  ; 12.459       ;
;  rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|alt_synch_pipe_5md:ws_dgrp|dffpipe_4f9:dffpipe8|dffe15a[3] ;                        ;              ;                  ; 12.644       ;
;  rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|alt_synch_pipe_5md:ws_dgrp|dffpipe_4f9:dffpipe8|dffe16a[3] ;                        ;              ;                  ; 12.434       ;
;  rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|ws_dgrp_reg[3]                                             ;                        ;              ;                  ; 2.418        ;
+-------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #15: Worst-Case MTBF is Greater than 1 Billion Years
===============================================================================
+-----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                             ;
+-------------------------+---------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                           ;
+-------------------------+---------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|rdptr_g[1]                                                ;
; Synchronization Node    ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|alt_synch_pipe_5md:ws_dgrp|dffpipe_4f9:dffpipe8|dffe9a[1] ;
; Worst-Case MTBF (years) ; Greater than 1 Billion                                                                                                          ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                          ;
; Included in Design MTBF ; Yes                                                                                                                             ;
+-------------------------+---------------------------------------------------------------------------------------------------------------------------------+

+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                  ;
+-----------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                          ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+-----------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                             ; User Specified         ;              ;                  ;              ;
; Worst-Case MTBF (years)                                                                                                           ; Greater than 1 Billion ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                              ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                      ; 9                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                      ; 102.714                ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                         ; 0.05                   ;              ;                  ;              ;
; Source Clock                                                                                                                      ;                        ;              ;                  ;              ;
;  spi_ce0 (INVERTED)                                                                                                               ;                        ; 2500.000     ; 0.4 MHz          ;              ;
; Synchronization Clock                                                                                                             ;                        ;              ;                  ;              ;
;  ad9866_clk                                                                                                                       ;                        ; 13.563       ; 73.73 MHz        ;              ;
; Asynchronous Source                                                                                                               ;                        ;              ;                  ;              ;
;  rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|rdptr_g[1]                                                 ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                         ;                        ;              ;                  ;              ;
;  rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|alt_synch_pipe_5md:ws_dgrp|dffpipe_4f9:dffpipe8|dffe9a[1]  ;                        ;              ;                  ; 12.650       ;
;  rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|alt_synch_pipe_5md:ws_dgrp|dffpipe_4f9:dffpipe8|dffe10a[1] ;                        ;              ;                  ; 11.971       ;
;  rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|alt_synch_pipe_5md:ws_dgrp|dffpipe_4f9:dffpipe8|dffe11a[1] ;                        ;              ;                  ; 12.643       ;
;  rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|alt_synch_pipe_5md:ws_dgrp|dffpipe_4f9:dffpipe8|dffe12a[1] ;                        ;              ;                  ; 12.641       ;
;  rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|alt_synch_pipe_5md:ws_dgrp|dffpipe_4f9:dffpipe8|dffe13a[1] ;                        ;              ;                  ; 12.642       ;
;  rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|alt_synch_pipe_5md:ws_dgrp|dffpipe_4f9:dffpipe8|dffe14a[1] ;                        ;              ;                  ; 12.457       ;
;  rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|alt_synch_pipe_5md:ws_dgrp|dffpipe_4f9:dffpipe8|dffe15a[1] ;                        ;              ;                  ; 12.643       ;
;  rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|alt_synch_pipe_5md:ws_dgrp|dffpipe_4f9:dffpipe8|dffe16a[1] ;                        ;              ;                  ; 12.430       ;
;  rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|ws_dgrp_reg[1]                                             ;                        ;              ;                  ; 2.637        ;
+-----------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #16: Worst-Case MTBF is Greater than 1 Billion Years
===============================================================================
+-------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                               ;
+-------------------------+-----------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                             ;
+-------------------------+-----------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|rdptr_g[6]                                                ;
; Synchronization Node    ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|alt_synch_pipe_5md:ws_dgrp|dffpipe_4f9:dffpipe8|dffe9a[6] ;
; Worst-Case MTBF (years) ; Greater than 1 Billion                                                                                                            ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                            ;
; Included in Design MTBF ; Yes                                                                                                                               ;
+-------------------------+-----------------------------------------------------------------------------------------------------------------------------------+

+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                    ;
+-------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                            ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+-------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                               ; User Specified         ;              ;                  ;              ;
; Worst-Case MTBF (years)                                                                                                             ; Greater than 1 Billion ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                        ; 9                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                        ; 102.741                ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                           ; 0.05                   ;              ;                  ;              ;
; Source Clock                                                                                                                        ;                        ;              ;                  ;              ;
;  spi_ce1 (INVERTED)                                                                                                                 ;                        ; 2500.000     ; 0.4 MHz          ;              ;
; Synchronization Clock                                                                                                               ;                        ;              ;                  ;              ;
;  ad9866_clk                                                                                                                         ;                        ; 13.563       ; 73.73 MHz        ;              ;
; Asynchronous Source                                                                                                                 ;                        ;              ;                  ;              ;
;  rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|rdptr_g[6]                                                 ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                           ;                        ;              ;                  ;              ;
;  rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|alt_synch_pipe_5md:ws_dgrp|dffpipe_4f9:dffpipe8|dffe9a[6]  ;                        ;              ;                  ; 12.645       ;
;  rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|alt_synch_pipe_5md:ws_dgrp|dffpipe_4f9:dffpipe8|dffe10a[6] ;                        ;              ;                  ; 12.459       ;
;  rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|alt_synch_pipe_5md:ws_dgrp|dffpipe_4f9:dffpipe8|dffe11a[6] ;                        ;              ;                  ; 12.644       ;
;  rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|alt_synch_pipe_5md:ws_dgrp|dffpipe_4f9:dffpipe8|dffe12a[6] ;                        ;              ;                  ; 12.461       ;
;  rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|alt_synch_pipe_5md:ws_dgrp|dffpipe_4f9:dffpipe8|dffe13a[6] ;                        ;              ;                  ; 12.458       ;
;  rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|alt_synch_pipe_5md:ws_dgrp|dffpipe_4f9:dffpipe8|dffe14a[6] ;                        ;              ;                  ; 12.645       ;
;  rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|alt_synch_pipe_5md:ws_dgrp|dffpipe_4f9:dffpipe8|dffe15a[6] ;                        ;              ;                  ; 12.645       ;
;  rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|alt_synch_pipe_5md:ws_dgrp|dffpipe_4f9:dffpipe8|dffe16a[6] ;                        ;              ;                  ; 12.642       ;
;  rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|ws_dgrp_reg[6]                                             ;                        ;              ;                  ; 2.142        ;
+-------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #17: Worst-Case MTBF is Greater than 1 Billion Years
===============================================================================
+-------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                               ;
+-------------------------+-----------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                             ;
+-------------------------+-----------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|rdptr_g[7]                                                ;
; Synchronization Node    ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|alt_synch_pipe_5md:ws_dgrp|dffpipe_4f9:dffpipe8|dffe9a[7] ;
; Worst-Case MTBF (years) ; Greater than 1 Billion                                                                                                            ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                            ;
; Included in Design MTBF ; Yes                                                                                                                               ;
+-------------------------+-----------------------------------------------------------------------------------------------------------------------------------+

+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                    ;
+-------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                            ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+-------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                               ; User Specified         ;              ;                  ;              ;
; Worst-Case MTBF (years)                                                                                                             ; Greater than 1 Billion ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                        ; 9                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                        ; 102.753                ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                           ; 0.05                   ;              ;                  ;              ;
; Source Clock                                                                                                                        ;                        ;              ;                  ;              ;
;  spi_ce1 (INVERTED)                                                                                                                 ;                        ; 2500.000     ; 0.4 MHz          ;              ;
; Synchronization Clock                                                                                                               ;                        ;              ;                  ;              ;
;  ad9866_clk                                                                                                                         ;                        ; 13.563       ; 73.73 MHz        ;              ;
; Asynchronous Source                                                                                                                 ;                        ;              ;                  ;              ;
;  rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|rdptr_g[7]                                                 ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                           ;                        ;              ;                  ;              ;
;  rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|alt_synch_pipe_5md:ws_dgrp|dffpipe_4f9:dffpipe8|dffe9a[7]  ;                        ;              ;                  ; 12.644       ;
;  rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|alt_synch_pipe_5md:ws_dgrp|dffpipe_4f9:dffpipe8|dffe10a[7] ;                        ;              ;                  ; 11.935       ;
;  rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|alt_synch_pipe_5md:ws_dgrp|dffpipe_4f9:dffpipe8|dffe11a[7] ;                        ;              ;                  ; 12.645       ;
;  rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|alt_synch_pipe_5md:ws_dgrp|dffpipe_4f9:dffpipe8|dffe12a[7] ;                        ;              ;                  ; 12.644       ;
;  rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|alt_synch_pipe_5md:ws_dgrp|dffpipe_4f9:dffpipe8|dffe13a[7] ;                        ;              ;                  ; 12.643       ;
;  rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|alt_synch_pipe_5md:ws_dgrp|dffpipe_4f9:dffpipe8|dffe14a[7] ;                        ;              ;                  ; 12.645       ;
;  rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|alt_synch_pipe_5md:ws_dgrp|dffpipe_4f9:dffpipe8|dffe15a[7] ;                        ;              ;                  ; 12.644       ;
;  rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|alt_synch_pipe_5md:ws_dgrp|dffpipe_4f9:dffpipe8|dffe16a[7] ;                        ;              ;                  ; 12.435       ;
;  rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|ws_dgrp_reg[7]                                             ;                        ;              ;                  ; 2.518        ;
+-------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #18: Worst-Case MTBF is Greater than 1 Billion Years
===============================================================================
+-------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                               ;
+-------------------------+-----------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                             ;
+-------------------------+-----------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|rdptr_g[2]                                                ;
; Synchronization Node    ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|alt_synch_pipe_5md:ws_dgrp|dffpipe_4f9:dffpipe8|dffe9a[2] ;
; Worst-Case MTBF (years) ; Greater than 1 Billion                                                                                                            ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                            ;
; Included in Design MTBF ; Yes                                                                                                                               ;
+-------------------------+-----------------------------------------------------------------------------------------------------------------------------------+

+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                    ;
+-------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                            ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+-------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                               ; User Specified         ;              ;                  ;              ;
; Worst-Case MTBF (years)                                                                                                             ; Greater than 1 Billion ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                        ; 9                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                        ; 102.765                ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                           ; 0.05                   ;              ;                  ;              ;
; Source Clock                                                                                                                        ;                        ;              ;                  ;              ;
;  spi_ce1 (INVERTED)                                                                                                                 ;                        ; 2500.000     ; 0.4 MHz          ;              ;
; Synchronization Clock                                                                                                               ;                        ;              ;                  ;              ;
;  ad9866_clk                                                                                                                         ;                        ; 13.563       ; 73.73 MHz        ;              ;
; Asynchronous Source                                                                                                                 ;                        ;              ;                  ;              ;
;  rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|rdptr_g[2]                                                 ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                           ;                        ;              ;                  ;              ;
;  rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|alt_synch_pipe_5md:ws_dgrp|dffpipe_4f9:dffpipe8|dffe9a[2]  ;                        ;              ;                  ; 12.645       ;
;  rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|alt_synch_pipe_5md:ws_dgrp|dffpipe_4f9:dffpipe8|dffe10a[2] ;                        ;              ;                  ; 12.460       ;
;  rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|alt_synch_pipe_5md:ws_dgrp|dffpipe_4f9:dffpipe8|dffe11a[2] ;                        ;              ;                  ; 12.646       ;
;  rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|alt_synch_pipe_5md:ws_dgrp|dffpipe_4f9:dffpipe8|dffe12a[2] ;                        ;              ;                  ; 12.459       ;
;  rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|alt_synch_pipe_5md:ws_dgrp|dffpipe_4f9:dffpipe8|dffe13a[2] ;                        ;              ;                  ; 12.645       ;
;  rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|alt_synch_pipe_5md:ws_dgrp|dffpipe_4f9:dffpipe8|dffe14a[2] ;                        ;              ;                  ; 12.645       ;
;  rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|alt_synch_pipe_5md:ws_dgrp|dffpipe_4f9:dffpipe8|dffe15a[2] ;                        ;              ;                  ; 12.645       ;
;  rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|alt_synch_pipe_5md:ws_dgrp|dffpipe_4f9:dffpipe8|dffe16a[2] ;                        ;              ;                  ; 12.645       ;
;  rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|ws_dgrp_reg[2]                                             ;                        ;              ;                  ; 1.975        ;
+-------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #19: Worst-Case MTBF is Greater than 1 Billion Years
===============================================================================
+-----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                             ;
+-------------------------+---------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                           ;
+-------------------------+---------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|rdptr_g[0]                                                ;
; Synchronization Node    ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|alt_synch_pipe_5md:ws_dgrp|dffpipe_4f9:dffpipe8|dffe9a[0] ;
; Worst-Case MTBF (years) ; Greater than 1 Billion                                                                                                          ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                          ;
; Included in Design MTBF ; Yes                                                                                                                             ;
+-------------------------+---------------------------------------------------------------------------------------------------------------------------------+

+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                  ;
+-----------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                          ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+-----------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                             ; User Specified         ;              ;                  ;              ;
; Worst-Case MTBF (years)                                                                                                           ; Greater than 1 Billion ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                              ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                      ; 9                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                      ; 102.842                ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                         ; 0.05                   ;              ;                  ;              ;
; Source Clock                                                                                                                      ;                        ;              ;                  ;              ;
;  spi_ce0 (INVERTED)                                                                                                               ;                        ; 2500.000     ; 0.4 MHz          ;              ;
; Synchronization Clock                                                                                                             ;                        ;              ;                  ;              ;
;  ad9866_clk                                                                                                                       ;                        ; 13.563       ; 73.73 MHz        ;              ;
; Asynchronous Source                                                                                                               ;                        ;              ;                  ;              ;
;  rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|rdptr_g[0]                                                 ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                         ;                        ;              ;                  ;              ;
;  rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|alt_synch_pipe_5md:ws_dgrp|dffpipe_4f9:dffpipe8|dffe9a[0]  ;                        ;              ;                  ; 12.642       ;
;  rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|alt_synch_pipe_5md:ws_dgrp|dffpipe_4f9:dffpipe8|dffe10a[0] ;                        ;              ;                  ; 12.642       ;
;  rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|alt_synch_pipe_5md:ws_dgrp|dffpipe_4f9:dffpipe8|dffe11a[0] ;                        ;              ;                  ; 12.641       ;
;  rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|alt_synch_pipe_5md:ws_dgrp|dffpipe_4f9:dffpipe8|dffe12a[0] ;                        ;              ;                  ; 12.459       ;
;  rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|alt_synch_pipe_5md:ws_dgrp|dffpipe_4f9:dffpipe8|dffe13a[0] ;                        ;              ;                  ; 12.641       ;
;  rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|alt_synch_pipe_5md:ws_dgrp|dffpipe_4f9:dffpipe8|dffe14a[0] ;                        ;              ;                  ; 12.643       ;
;  rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|alt_synch_pipe_5md:ws_dgrp|dffpipe_4f9:dffpipe8|dffe15a[0] ;                        ;              ;                  ; 12.457       ;
;  rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|alt_synch_pipe_5md:ws_dgrp|dffpipe_4f9:dffpipe8|dffe16a[0] ;                        ;              ;                  ; 12.458       ;
;  rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|ws_dgrp_reg[0]                                             ;                        ;              ;                  ; 2.259        ;
+-----------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #20: Worst-Case MTBF is Greater than 1 Billion Years
===============================================================================
+-----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                             ;
+-------------------------+---------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                           ;
+-------------------------+---------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|rdptr_g[6]                                                ;
; Synchronization Node    ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|alt_synch_pipe_5md:ws_dgrp|dffpipe_4f9:dffpipe8|dffe9a[6] ;
; Worst-Case MTBF (years) ; Greater than 1 Billion                                                                                                          ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                          ;
; Included in Design MTBF ; Yes                                                                                                                             ;
+-------------------------+---------------------------------------------------------------------------------------------------------------------------------+

+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                  ;
+-----------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                          ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+-----------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                             ; User Specified         ;              ;                  ;              ;
; Worst-Case MTBF (years)                                                                                                           ; Greater than 1 Billion ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                              ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                      ; 9                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                      ; 103.009                ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                         ; 0.05                   ;              ;                  ;              ;
; Source Clock                                                                                                                      ;                        ;              ;                  ;              ;
;  spi_ce0 (INVERTED)                                                                                                               ;                        ; 2500.000     ; 0.4 MHz          ;              ;
; Synchronization Clock                                                                                                             ;                        ;              ;                  ;              ;
;  ad9866_clk                                                                                                                       ;                        ; 13.563       ; 73.73 MHz        ;              ;
; Asynchronous Source                                                                                                               ;                        ;              ;                  ;              ;
;  rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|rdptr_g[6]                                                 ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                         ;                        ;              ;                  ;              ;
;  rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|alt_synch_pipe_5md:ws_dgrp|dffpipe_4f9:dffpipe8|dffe9a[6]  ;                        ;              ;                  ; 12.648       ;
;  rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|alt_synch_pipe_5md:ws_dgrp|dffpipe_4f9:dffpipe8|dffe10a[6] ;                        ;              ;                  ; 12.648       ;
;  rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|alt_synch_pipe_5md:ws_dgrp|dffpipe_4f9:dffpipe8|dffe11a[6] ;                        ;              ;                  ; 12.648       ;
;  rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|alt_synch_pipe_5md:ws_dgrp|dffpipe_4f9:dffpipe8|dffe12a[6] ;                        ;              ;                  ; 12.650       ;
;  rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|alt_synch_pipe_5md:ws_dgrp|dffpipe_4f9:dffpipe8|dffe13a[6] ;                        ;              ;                  ; 12.294       ;
;  rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|alt_synch_pipe_5md:ws_dgrp|dffpipe_4f9:dffpipe8|dffe14a[6] ;                        ;              ;                  ; 12.646       ;
;  rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|alt_synch_pipe_5md:ws_dgrp|dffpipe_4f9:dffpipe8|dffe15a[6] ;                        ;              ;                  ; 12.646       ;
;  rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|alt_synch_pipe_5md:ws_dgrp|dffpipe_4f9:dffpipe8|dffe16a[6] ;                        ;              ;                  ; 12.436       ;
;  rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|ws_dgrp_reg[6]                                             ;                        ;              ;                  ; 2.393        ;
+-----------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #21: Worst-Case MTBF is Greater than 1 Billion Years
===============================================================================
+-------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                               ;
+-------------------------+-----------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                             ;
+-------------------------+-----------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|rdptr_g[0]                                                ;
; Synchronization Node    ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|alt_synch_pipe_5md:ws_dgrp|dffpipe_4f9:dffpipe8|dffe9a[0] ;
; Worst-Case MTBF (years) ; Greater than 1 Billion                                                                                                            ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                            ;
; Included in Design MTBF ; Yes                                                                                                                               ;
+-------------------------+-----------------------------------------------------------------------------------------------------------------------------------+

+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                    ;
+-------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                            ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+-------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                               ; User Specified         ;              ;                  ;              ;
; Worst-Case MTBF (years)                                                                                                             ; Greater than 1 Billion ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                        ; 9                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                        ; 103.053                ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                           ; 0.05                   ;              ;                  ;              ;
; Source Clock                                                                                                                        ;                        ;              ;                  ;              ;
;  spi_ce1 (INVERTED)                                                                                                                 ;                        ; 2500.000     ; 0.4 MHz          ;              ;
; Synchronization Clock                                                                                                               ;                        ;              ;                  ;              ;
;  ad9866_clk                                                                                                                         ;                        ; 13.563       ; 73.73 MHz        ;              ;
; Asynchronous Source                                                                                                                 ;                        ;              ;                  ;              ;
;  rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|rdptr_g[0]                                                 ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                           ;                        ;              ;                  ;              ;
;  rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|alt_synch_pipe_5md:ws_dgrp|dffpipe_4f9:dffpipe8|dffe9a[0]  ;                        ;              ;                  ; 12.644       ;
;  rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|alt_synch_pipe_5md:ws_dgrp|dffpipe_4f9:dffpipe8|dffe10a[0] ;                        ;              ;                  ; 12.458       ;
;  rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|alt_synch_pipe_5md:ws_dgrp|dffpipe_4f9:dffpipe8|dffe11a[0] ;                        ;              ;                  ; 12.642       ;
;  rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|alt_synch_pipe_5md:ws_dgrp|dffpipe_4f9:dffpipe8|dffe12a[0] ;                        ;              ;                  ; 12.643       ;
;  rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|alt_synch_pipe_5md:ws_dgrp|dffpipe_4f9:dffpipe8|dffe13a[0] ;                        ;              ;                  ; 12.455       ;
;  rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|alt_synch_pipe_5md:ws_dgrp|dffpipe_4f9:dffpipe8|dffe14a[0] ;                        ;              ;                  ; 12.644       ;
;  rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|alt_synch_pipe_5md:ws_dgrp|dffpipe_4f9:dffpipe8|dffe15a[0] ;                        ;              ;                  ; 12.644       ;
;  rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|alt_synch_pipe_5md:ws_dgrp|dffpipe_4f9:dffpipe8|dffe16a[0] ;                        ;              ;                  ; 12.641       ;
;  rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|ws_dgrp_reg[0]                                             ;                        ;              ;                  ; 2.282        ;
+-------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #22: Worst-Case MTBF is Greater than 1 Billion Years
===============================================================================
+-------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                               ;
+-------------------------+-----------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                             ;
+-------------------------+-----------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|rdptr_g[1]                                                ;
; Synchronization Node    ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|alt_synch_pipe_5md:ws_dgrp|dffpipe_4f9:dffpipe8|dffe9a[1] ;
; Worst-Case MTBF (years) ; Greater than 1 Billion                                                                                                            ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                            ;
; Included in Design MTBF ; Yes                                                                                                                               ;
+-------------------------+-----------------------------------------------------------------------------------------------------------------------------------+

+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                    ;
+-------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                            ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+-------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                               ; User Specified         ;              ;                  ;              ;
; Worst-Case MTBF (years)                                                                                                             ; Greater than 1 Billion ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                        ; 9                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                        ; 103.077                ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                           ; 0.05                   ;              ;                  ;              ;
; Source Clock                                                                                                                        ;                        ;              ;                  ;              ;
;  spi_ce1 (INVERTED)                                                                                                                 ;                        ; 2500.000     ; 0.4 MHz          ;              ;
; Synchronization Clock                                                                                                               ;                        ;              ;                  ;              ;
;  ad9866_clk                                                                                                                         ;                        ; 13.563       ; 73.73 MHz        ;              ;
; Asynchronous Source                                                                                                                 ;                        ;              ;                  ;              ;
;  rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|rdptr_g[1]                                                 ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                           ;                        ;              ;                  ;              ;
;  rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|alt_synch_pipe_5md:ws_dgrp|dffpipe_4f9:dffpipe8|dffe9a[1]  ;                        ;              ;                  ; 12.644       ;
;  rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|alt_synch_pipe_5md:ws_dgrp|dffpipe_4f9:dffpipe8|dffe10a[1] ;                        ;              ;                  ; 12.312       ;
;  rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|alt_synch_pipe_5md:ws_dgrp|dffpipe_4f9:dffpipe8|dffe11a[1] ;                        ;              ;                  ; 12.458       ;
;  rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|alt_synch_pipe_5md:ws_dgrp|dffpipe_4f9:dffpipe8|dffe12a[1] ;                        ;              ;                  ; 12.643       ;
;  rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|alt_synch_pipe_5md:ws_dgrp|dffpipe_4f9:dffpipe8|dffe13a[1] ;                        ;              ;                  ; 12.642       ;
;  rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|alt_synch_pipe_5md:ws_dgrp|dffpipe_4f9:dffpipe8|dffe14a[1] ;                        ;              ;                  ; 12.642       ;
;  rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|alt_synch_pipe_5md:ws_dgrp|dffpipe_4f9:dffpipe8|dffe15a[1] ;                        ;              ;                  ; 12.642       ;
;  rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|alt_synch_pipe_5md:ws_dgrp|dffpipe_4f9:dffpipe8|dffe16a[1] ;                        ;              ;                  ; 12.435       ;
;  rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|ws_dgrp_reg[1]                                             ;                        ;              ;                  ; 2.659        ;
+-------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #23: Worst-Case MTBF is Greater than 1 Billion Years
===============================================================================
+-----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                             ;
+-------------------------+---------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                           ;
+-------------------------+---------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|rdptr_g[8]                                                ;
; Synchronization Node    ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|alt_synch_pipe_5md:ws_dgrp|dffpipe_4f9:dffpipe8|dffe9a[8] ;
; Worst-Case MTBF (years) ; Greater than 1 Billion                                                                                                          ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                          ;
; Included in Design MTBF ; Yes                                                                                                                             ;
+-------------------------+---------------------------------------------------------------------------------------------------------------------------------+

+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                  ;
+-----------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                          ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+-----------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                             ; User Specified         ;              ;                  ;              ;
; Worst-Case MTBF (years)                                                                                                           ; Greater than 1 Billion ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                              ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                      ; 9                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                      ; 103.102                ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                         ; 0.05                   ;              ;                  ;              ;
; Source Clock                                                                                                                      ;                        ;              ;                  ;              ;
;  spi_ce0 (INVERTED)                                                                                                               ;                        ; 2500.000     ; 0.4 MHz          ;              ;
; Synchronization Clock                                                                                                             ;                        ;              ;                  ;              ;
;  ad9866_clk                                                                                                                       ;                        ; 13.563       ; 73.73 MHz        ;              ;
; Asynchronous Source                                                                                                               ;                        ;              ;                  ;              ;
;  rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|rdptr_g[8]                                                 ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                         ;                        ;              ;                  ;              ;
;  rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|alt_synch_pipe_5md:ws_dgrp|dffpipe_4f9:dffpipe8|dffe9a[8]  ;                        ;              ;                  ; 12.647       ;
;  rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|alt_synch_pipe_5md:ws_dgrp|dffpipe_4f9:dffpipe8|dffe10a[8] ;                        ;              ;                  ; 12.647       ;
;  rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|alt_synch_pipe_5md:ws_dgrp|dffpipe_4f9:dffpipe8|dffe11a[8] ;                        ;              ;                  ; 12.646       ;
;  rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|alt_synch_pipe_5md:ws_dgrp|dffpipe_4f9:dffpipe8|dffe12a[8] ;                        ;              ;                  ; 12.646       ;
;  rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|alt_synch_pipe_5md:ws_dgrp|dffpipe_4f9:dffpipe8|dffe13a[8] ;                        ;              ;                  ; 12.645       ;
;  rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|alt_synch_pipe_5md:ws_dgrp|dffpipe_4f9:dffpipe8|dffe14a[8] ;                        ;              ;                  ; 12.647       ;
;  rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|alt_synch_pipe_5md:ws_dgrp|dffpipe_4f9:dffpipe8|dffe15a[8] ;                        ;              ;                  ; 12.647       ;
;  rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|alt_synch_pipe_5md:ws_dgrp|dffpipe_4f9:dffpipe8|dffe16a[8] ;                        ;              ;                  ; 12.649       ;
;  rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|ws_dgrp_reg[8]                                             ;                        ;              ;                  ; 1.928        ;
+-----------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #24: Worst-Case MTBF is Greater than 1 Billion Years
===============================================================================
+-----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                             ;
+-------------------------+---------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                           ;
+-------------------------+---------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|rdptr_g[2]                                                ;
; Synchronization Node    ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|alt_synch_pipe_5md:ws_dgrp|dffpipe_4f9:dffpipe8|dffe9a[2] ;
; Worst-Case MTBF (years) ; Greater than 1 Billion                                                                                                          ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                          ;
; Included in Design MTBF ; Yes                                                                                                                             ;
+-------------------------+---------------------------------------------------------------------------------------------------------------------------------+

+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                  ;
+-----------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                          ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+-----------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                             ; User Specified         ;              ;                  ;              ;
; Worst-Case MTBF (years)                                                                                                           ; Greater than 1 Billion ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                              ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                      ; 9                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                      ; 103.232                ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                         ; 0.05                   ;              ;                  ;              ;
; Source Clock                                                                                                                      ;                        ;              ;                  ;              ;
;  spi_ce0 (INVERTED)                                                                                                               ;                        ; 2500.000     ; 0.4 MHz          ;              ;
; Synchronization Clock                                                                                                             ;                        ;              ;                  ;              ;
;  ad9866_clk                                                                                                                       ;                        ; 13.563       ; 73.73 MHz        ;              ;
; Asynchronous Source                                                                                                               ;                        ;              ;                  ;              ;
;  rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|rdptr_g[2]                                                 ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                         ;                        ;              ;                  ;              ;
;  rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|alt_synch_pipe_5md:ws_dgrp|dffpipe_4f9:dffpipe8|dffe9a[2]  ;                        ;              ;                  ; 12.460       ;
;  rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|alt_synch_pipe_5md:ws_dgrp|dffpipe_4f9:dffpipe8|dffe10a[2] ;                        ;              ;                  ; 12.460       ;
;  rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|alt_synch_pipe_5md:ws_dgrp|dffpipe_4f9:dffpipe8|dffe11a[2] ;                        ;              ;                  ; 12.645       ;
;  rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|alt_synch_pipe_5md:ws_dgrp|dffpipe_4f9:dffpipe8|dffe12a[2] ;                        ;              ;                  ; 12.642       ;
;  rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|alt_synch_pipe_5md:ws_dgrp|dffpipe_4f9:dffpipe8|dffe13a[2] ;                        ;              ;                  ; 12.645       ;
;  rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|alt_synch_pipe_5md:ws_dgrp|dffpipe_4f9:dffpipe8|dffe14a[2] ;                        ;              ;                  ; 12.645       ;
;  rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|alt_synch_pipe_5md:ws_dgrp|dffpipe_4f9:dffpipe8|dffe15a[2] ;                        ;              ;                  ; 12.644       ;
;  rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|alt_synch_pipe_5md:ws_dgrp|dffpipe_4f9:dffpipe8|dffe16a[2] ;                        ;              ;                  ; 12.644       ;
;  rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|ws_dgrp_reg[2]                                             ;                        ;              ;                  ; 2.447        ;
+-----------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #25: Worst-Case MTBF is Greater than 1 Billion Years
===============================================================================
+-----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                             ;
+-------------------------+---------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                           ;
+-------------------------+---------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|rdptr_g[9]                                                ;
; Synchronization Node    ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|alt_synch_pipe_5md:ws_dgrp|dffpipe_4f9:dffpipe8|dffe9a[9] ;
; Worst-Case MTBF (years) ; Greater than 1 Billion                                                                                                          ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                          ;
; Included in Design MTBF ; Yes                                                                                                                             ;
+-------------------------+---------------------------------------------------------------------------------------------------------------------------------+

+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                  ;
+-----------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                          ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+-----------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                             ; User Specified         ;              ;                  ;              ;
; Worst-Case MTBF (years)                                                                                                           ; Greater than 1 Billion ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                              ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                      ; 9                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                      ; 103.252                ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                         ; 0.05                   ;              ;                  ;              ;
; Source Clock                                                                                                                      ;                        ;              ;                  ;              ;
;  spi_ce0 (INVERTED)                                                                                                               ;                        ; 2500.000     ; 0.4 MHz          ;              ;
; Synchronization Clock                                                                                                             ;                        ;              ;                  ;              ;
;  ad9866_clk                                                                                                                       ;                        ; 13.563       ; 73.73 MHz        ;              ;
; Asynchronous Source                                                                                                               ;                        ;              ;                  ;              ;
;  rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|rdptr_g[9]                                                 ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                         ;                        ;              ;                  ;              ;
;  rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|alt_synch_pipe_5md:ws_dgrp|dffpipe_4f9:dffpipe8|dffe9a[9]  ;                        ;              ;                  ; 12.647       ;
;  rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|alt_synch_pipe_5md:ws_dgrp|dffpipe_4f9:dffpipe8|dffe10a[9] ;                        ;              ;                  ; 12.646       ;
;  rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|alt_synch_pipe_5md:ws_dgrp|dffpipe_4f9:dffpipe8|dffe11a[9] ;                        ;              ;                  ; 12.647       ;
;  rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|alt_synch_pipe_5md:ws_dgrp|dffpipe_4f9:dffpipe8|dffe12a[9] ;                        ;              ;                  ; 12.648       ;
;  rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|alt_synch_pipe_5md:ws_dgrp|dffpipe_4f9:dffpipe8|dffe13a[9] ;                        ;              ;                  ; 12.647       ;
;  rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|alt_synch_pipe_5md:ws_dgrp|dffpipe_4f9:dffpipe8|dffe14a[9] ;                        ;              ;                  ; 12.648       ;
;  rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|alt_synch_pipe_5md:ws_dgrp|dffpipe_4f9:dffpipe8|dffe15a[9] ;                        ;              ;                  ; 12.648       ;
;  rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|alt_synch_pipe_5md:ws_dgrp|dffpipe_4f9:dffpipe8|dffe16a[9] ;                        ;              ;                  ; 12.437       ;
;  rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|ws_dgrp_reg[9]                                             ;                        ;              ;                  ; 2.284        ;
+-----------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #26: Worst-Case MTBF is Greater than 1 Billion Years
===============================================================================
+-----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                             ;
+-------------------------+---------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                           ;
+-------------------------+---------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|rdptr_g[3]                                                ;
; Synchronization Node    ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|alt_synch_pipe_5md:ws_dgrp|dffpipe_4f9:dffpipe8|dffe9a[3] ;
; Worst-Case MTBF (years) ; Greater than 1 Billion                                                                                                          ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                          ;
; Included in Design MTBF ; Yes                                                                                                                             ;
+-------------------------+---------------------------------------------------------------------------------------------------------------------------------+

+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                  ;
+-----------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                          ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+-----------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                             ; User Specified         ;              ;                  ;              ;
; Worst-Case MTBF (years)                                                                                                           ; Greater than 1 Billion ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                              ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                      ; 9                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                      ; 103.260                ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                         ; 0.05                   ;              ;                  ;              ;
; Source Clock                                                                                                                      ;                        ;              ;                  ;              ;
;  spi_ce0 (INVERTED)                                                                                                               ;                        ; 2500.000     ; 0.4 MHz          ;              ;
; Synchronization Clock                                                                                                             ;                        ;              ;                  ;              ;
;  ad9866_clk                                                                                                                       ;                        ; 13.563       ; 73.73 MHz        ;              ;
; Asynchronous Source                                                                                                               ;                        ;              ;                  ;              ;
;  rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|rdptr_g[3]                                                 ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                         ;                        ;              ;                  ;              ;
;  rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|alt_synch_pipe_5md:ws_dgrp|dffpipe_4f9:dffpipe8|dffe9a[3]  ;                        ;              ;                  ; 12.649       ;
;  rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|alt_synch_pipe_5md:ws_dgrp|dffpipe_4f9:dffpipe8|dffe10a[3] ;                        ;              ;                  ; 12.318       ;
;  rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|alt_synch_pipe_5md:ws_dgrp|dffpipe_4f9:dffpipe8|dffe11a[3] ;                        ;              ;                  ; 12.645       ;
;  rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|alt_synch_pipe_5md:ws_dgrp|dffpipe_4f9:dffpipe8|dffe12a[3] ;                        ;              ;                  ; 12.644       ;
;  rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|alt_synch_pipe_5md:ws_dgrp|dffpipe_4f9:dffpipe8|dffe13a[3] ;                        ;              ;                  ; 12.459       ;
;  rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|alt_synch_pipe_5md:ws_dgrp|dffpipe_4f9:dffpipe8|dffe14a[3] ;                        ;              ;                  ; 12.644       ;
;  rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|alt_synch_pipe_5md:ws_dgrp|dffpipe_4f9:dffpipe8|dffe15a[3] ;                        ;              ;                  ; 12.643       ;
;  rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|alt_synch_pipe_5md:ws_dgrp|dffpipe_4f9:dffpipe8|dffe16a[3] ;                        ;              ;                  ; 12.433       ;
;  rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|ws_dgrp_reg[3]                                             ;                        ;              ;                  ; 2.825        ;
+-----------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #27: Worst-Case MTBF is Greater than 1 Billion Years
===============================================================================
+-----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                             ;
+-------------------------+---------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                           ;
+-------------------------+---------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|rdptr_g[4]                                                ;
; Synchronization Node    ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|alt_synch_pipe_5md:ws_dgrp|dffpipe_4f9:dffpipe8|dffe9a[4] ;
; Worst-Case MTBF (years) ; Greater than 1 Billion                                                                                                          ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                          ;
; Included in Design MTBF ; Yes                                                                                                                             ;
+-------------------------+---------------------------------------------------------------------------------------------------------------------------------+

+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                  ;
+-----------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                          ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+-----------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                             ; User Specified         ;              ;                  ;              ;
; Worst-Case MTBF (years)                                                                                                           ; Greater than 1 Billion ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                              ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                      ; 9                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                      ; 103.465                ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                         ; 0.05                   ;              ;                  ;              ;
; Source Clock                                                                                                                      ;                        ;              ;                  ;              ;
;  spi_ce0 (INVERTED)                                                                                                               ;                        ; 2500.000     ; 0.4 MHz          ;              ;
; Synchronization Clock                                                                                                             ;                        ;              ;                  ;              ;
;  ad9866_clk                                                                                                                       ;                        ; 13.563       ; 73.73 MHz        ;              ;
; Asynchronous Source                                                                                                               ;                        ;              ;                  ;              ;
;  rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|rdptr_g[4]                                                 ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                         ;                        ;              ;                  ;              ;
;  rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|alt_synch_pipe_5md:ws_dgrp|dffpipe_4f9:dffpipe8|dffe9a[4]  ;                        ;              ;                  ; 12.644       ;
;  rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|alt_synch_pipe_5md:ws_dgrp|dffpipe_4f9:dffpipe8|dffe10a[4] ;                        ;              ;                  ; 12.461       ;
;  rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|alt_synch_pipe_5md:ws_dgrp|dffpipe_4f9:dffpipe8|dffe11a[4] ;                        ;              ;                  ; 12.458       ;
;  rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|alt_synch_pipe_5md:ws_dgrp|dffpipe_4f9:dffpipe8|dffe12a[4] ;                        ;              ;                  ; 12.644       ;
;  rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|alt_synch_pipe_5md:ws_dgrp|dffpipe_4f9:dffpipe8|dffe13a[4] ;                        ;              ;                  ; 12.645       ;
;  rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|alt_synch_pipe_5md:ws_dgrp|dffpipe_4f9:dffpipe8|dffe14a[4] ;                        ;              ;                  ; 12.462       ;
;  rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|alt_synch_pipe_5md:ws_dgrp|dffpipe_4f9:dffpipe8|dffe15a[4] ;                        ;              ;                  ; 12.645       ;
;  rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|alt_synch_pipe_5md:ws_dgrp|dffpipe_4f9:dffpipe8|dffe16a[4] ;                        ;              ;                  ; 12.646       ;
;  rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|ws_dgrp_reg[4]                                             ;                        ;              ;                  ; 2.860        ;
+-----------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #28: Worst-Case MTBF is Greater than 1 Billion Years
===============================================================================
+-------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                               ;
+-------------------------+-----------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                             ;
+-------------------------+-----------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|rdptr_g[9]                                                ;
; Synchronization Node    ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|alt_synch_pipe_5md:ws_dgrp|dffpipe_4f9:dffpipe8|dffe9a[9] ;
; Worst-Case MTBF (years) ; Greater than 1 Billion                                                                                                            ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                            ;
; Included in Design MTBF ; Yes                                                                                                                               ;
+-------------------------+-----------------------------------------------------------------------------------------------------------------------------------+

+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                    ;
+-------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                            ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+-------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                               ; User Specified         ;              ;                  ;              ;
; Worst-Case MTBF (years)                                                                                                             ; Greater than 1 Billion ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                        ; 9                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                        ; 103.492                ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                           ; 0.05                   ;              ;                  ;              ;
; Source Clock                                                                                                                        ;                        ;              ;                  ;              ;
;  spi_ce1 (INVERTED)                                                                                                                 ;                        ; 2500.000     ; 0.4 MHz          ;              ;
; Synchronization Clock                                                                                                               ;                        ;              ;                  ;              ;
;  ad9866_clk                                                                                                                         ;                        ; 13.563       ; 73.73 MHz        ;              ;
; Asynchronous Source                                                                                                                 ;                        ;              ;                  ;              ;
;  rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|rdptr_g[9]                                                 ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                           ;                        ;              ;                  ;              ;
;  rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|alt_synch_pipe_5md:ws_dgrp|dffpipe_4f9:dffpipe8|dffe9a[9]  ;                        ;              ;                  ; 12.649       ;
;  rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|alt_synch_pipe_5md:ws_dgrp|dffpipe_4f9:dffpipe8|dffe10a[9] ;                        ;              ;                  ; 12.647       ;
;  rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|alt_synch_pipe_5md:ws_dgrp|dffpipe_4f9:dffpipe8|dffe11a[9] ;                        ;              ;                  ; 12.647       ;
;  rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|alt_synch_pipe_5md:ws_dgrp|dffpipe_4f9:dffpipe8|dffe12a[9] ;                        ;              ;                  ; 12.646       ;
;  rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|alt_synch_pipe_5md:ws_dgrp|dffpipe_4f9:dffpipe8|dffe13a[9] ;                        ;              ;                  ; 12.649       ;
;  rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|alt_synch_pipe_5md:ws_dgrp|dffpipe_4f9:dffpipe8|dffe14a[9] ;                        ;              ;                  ; 12.645       ;
;  rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|alt_synch_pipe_5md:ws_dgrp|dffpipe_4f9:dffpipe8|dffe15a[9] ;                        ;              ;                  ; 12.648       ;
;  rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|alt_synch_pipe_5md:ws_dgrp|dffpipe_4f9:dffpipe8|dffe16a[9] ;                        ;              ;                  ; 12.437       ;
;  rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|ws_dgrp_reg[9]                                             ;                        ;              ;                  ; 2.524        ;
+-------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #29: Worst-Case MTBF is Greater than 1 Billion Years
===============================================================================
+-----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                             ;
+-------------------------+---------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                           ;
+-------------------------+---------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|rdptr_g[5]                                                ;
; Synchronization Node    ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|alt_synch_pipe_5md:ws_dgrp|dffpipe_4f9:dffpipe8|dffe9a[5] ;
; Worst-Case MTBF (years) ; Greater than 1 Billion                                                                                                          ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                          ;
; Included in Design MTBF ; Yes                                                                                                                             ;
+-------------------------+---------------------------------------------------------------------------------------------------------------------------------+

+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                  ;
+-----------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                          ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+-----------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                             ; User Specified         ;              ;                  ;              ;
; Worst-Case MTBF (years)                                                                                                           ; Greater than 1 Billion ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                              ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                      ; 9                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                      ; 103.638                ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                         ; 0.05                   ;              ;                  ;              ;
; Source Clock                                                                                                                      ;                        ;              ;                  ;              ;
;  spi_ce0 (INVERTED)                                                                                                               ;                        ; 2500.000     ; 0.4 MHz          ;              ;
; Synchronization Clock                                                                                                             ;                        ;              ;                  ;              ;
;  ad9866_clk                                                                                                                       ;                        ; 13.563       ; 73.73 MHz        ;              ;
; Asynchronous Source                                                                                                               ;                        ;              ;                  ;              ;
;  rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|rdptr_g[5]                                                 ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                         ;                        ;              ;                  ;              ;
;  rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|alt_synch_pipe_5md:ws_dgrp|dffpipe_4f9:dffpipe8|dffe9a[5]  ;                        ;              ;                  ; 12.649       ;
;  rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|alt_synch_pipe_5md:ws_dgrp|dffpipe_4f9:dffpipe8|dffe10a[5] ;                        ;              ;                  ; 12.091       ;
;  rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|alt_synch_pipe_5md:ws_dgrp|dffpipe_4f9:dffpipe8|dffe11a[5] ;                        ;              ;                  ; 12.644       ;
;  rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|alt_synch_pipe_5md:ws_dgrp|dffpipe_4f9:dffpipe8|dffe12a[5] ;                        ;              ;                  ; 12.644       ;
;  rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|alt_synch_pipe_5md:ws_dgrp|dffpipe_4f9:dffpipe8|dffe13a[5] ;                        ;              ;                  ; 12.645       ;
;  rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|alt_synch_pipe_5md:ws_dgrp|dffpipe_4f9:dffpipe8|dffe14a[5] ;                        ;              ;                  ; 12.644       ;
;  rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|alt_synch_pipe_5md:ws_dgrp|dffpipe_4f9:dffpipe8|dffe15a[5] ;                        ;              ;                  ; 12.647       ;
;  rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|alt_synch_pipe_5md:ws_dgrp|dffpipe_4f9:dffpipe8|dffe16a[5] ;                        ;              ;                  ; 12.435       ;
;  rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|ws_dgrp_reg[5]                                             ;                        ;              ;                  ; 3.239        ;
+-----------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #30: Worst-Case MTBF is Greater than 1 Billion Years
===============================================================================
+-------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                               ;
+-------------------------+-----------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                             ;
+-------------------------+-----------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|rdptr_g[5]                                                ;
; Synchronization Node    ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|alt_synch_pipe_5md:ws_dgrp|dffpipe_4f9:dffpipe8|dffe9a[5] ;
; Worst-Case MTBF (years) ; Greater than 1 Billion                                                                                                            ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                            ;
; Included in Design MTBF ; Yes                                                                                                                               ;
+-------------------------+-----------------------------------------------------------------------------------------------------------------------------------+

+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                    ;
+-------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                            ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+-------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                               ; User Specified         ;              ;                  ;              ;
; Worst-Case MTBF (years)                                                                                                             ; Greater than 1 Billion ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                        ; 9                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                        ; 103.678                ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                           ; 0.05                   ;              ;                  ;              ;
; Source Clock                                                                                                                        ;                        ;              ;                  ;              ;
;  spi_ce1 (INVERTED)                                                                                                                 ;                        ; 2500.000     ; 0.4 MHz          ;              ;
; Synchronization Clock                                                                                                               ;                        ;              ;                  ;              ;
;  ad9866_clk                                                                                                                         ;                        ; 13.563       ; 73.73 MHz        ;              ;
; Asynchronous Source                                                                                                                 ;                        ;              ;                  ;              ;
;  rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|rdptr_g[5]                                                 ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                           ;                        ;              ;                  ;              ;
;  rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|alt_synch_pipe_5md:ws_dgrp|dffpipe_4f9:dffpipe8|dffe9a[5]  ;                        ;              ;                  ; 12.646       ;
;  rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|alt_synch_pipe_5md:ws_dgrp|dffpipe_4f9:dffpipe8|dffe10a[5] ;                        ;              ;                  ; 12.644       ;
;  rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|alt_synch_pipe_5md:ws_dgrp|dffpipe_4f9:dffpipe8|dffe11a[5] ;                        ;              ;                  ; 12.645       ;
;  rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|alt_synch_pipe_5md:ws_dgrp|dffpipe_4f9:dffpipe8|dffe12a[5] ;                        ;              ;                  ; 12.645       ;
;  rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|alt_synch_pipe_5md:ws_dgrp|dffpipe_4f9:dffpipe8|dffe13a[5] ;                        ;              ;                  ; 12.644       ;
;  rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|alt_synch_pipe_5md:ws_dgrp|dffpipe_4f9:dffpipe8|dffe14a[5] ;                        ;              ;                  ; 12.643       ;
;  rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|alt_synch_pipe_5md:ws_dgrp|dffpipe_4f9:dffpipe8|dffe15a[5] ;                        ;              ;                  ; 12.643       ;
;  rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|alt_synch_pipe_5md:ws_dgrp|dffpipe_4f9:dffpipe8|dffe16a[5] ;                        ;              ;                  ; 12.436       ;
;  rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|ws_dgrp_reg[5]                                             ;                        ;              ;                  ; 2.732        ;
+-------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #31: Worst-Case MTBF is Greater than 1 Billion Years
===============================================================================
+-------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                               ;
+-------------------------+-----------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                             ;
+-------------------------+-----------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|rdptr_g[8]                                                ;
; Synchronization Node    ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|alt_synch_pipe_5md:ws_dgrp|dffpipe_4f9:dffpipe8|dffe9a[8] ;
; Worst-Case MTBF (years) ; Greater than 1 Billion                                                                                                            ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                            ;
; Included in Design MTBF ; Yes                                                                                                                               ;
+-------------------------+-----------------------------------------------------------------------------------------------------------------------------------+

+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                    ;
+-------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                            ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+-------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                               ; User Specified         ;              ;                  ;              ;
; Worst-Case MTBF (years)                                                                                                             ; Greater than 1 Billion ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                        ; 9                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                        ; 103.809                ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                           ; 0.05                   ;              ;                  ;              ;
; Source Clock                                                                                                                        ;                        ;              ;                  ;              ;
;  spi_ce1 (INVERTED)                                                                                                                 ;                        ; 2500.000     ; 0.4 MHz          ;              ;
; Synchronization Clock                                                                                                               ;                        ;              ;                  ;              ;
;  ad9866_clk                                                                                                                         ;                        ; 13.563       ; 73.73 MHz        ;              ;
; Asynchronous Source                                                                                                                 ;                        ;              ;                  ;              ;
;  rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|rdptr_g[8]                                                 ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                           ;                        ;              ;                  ;              ;
;  rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|alt_synch_pipe_5md:ws_dgrp|dffpipe_4f9:dffpipe8|dffe9a[8]  ;                        ;              ;                  ; 12.645       ;
;  rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|alt_synch_pipe_5md:ws_dgrp|dffpipe_4f9:dffpipe8|dffe10a[8] ;                        ;              ;                  ; 12.644       ;
;  rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|alt_synch_pipe_5md:ws_dgrp|dffpipe_4f9:dffpipe8|dffe11a[8] ;                        ;              ;                  ; 12.643       ;
;  rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|alt_synch_pipe_5md:ws_dgrp|dffpipe_4f9:dffpipe8|dffe12a[8] ;                        ;              ;                  ; 12.226       ;
;  rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|alt_synch_pipe_5md:ws_dgrp|dffpipe_4f9:dffpipe8|dffe13a[8] ;                        ;              ;                  ; 12.647       ;
;  rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|alt_synch_pipe_5md:ws_dgrp|dffpipe_4f9:dffpipe8|dffe14a[8] ;                        ;              ;                  ; 12.647       ;
;  rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|alt_synch_pipe_5md:ws_dgrp|dffpipe_4f9:dffpipe8|dffe15a[8] ;                        ;              ;                  ; 12.647       ;
;  rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|alt_synch_pipe_5md:ws_dgrp|dffpipe_4f9:dffpipe8|dffe16a[8] ;                        ;              ;                  ; 12.438       ;
;  rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|ws_dgrp_reg[8]                                             ;                        ;              ;                  ; 3.272        ;
+-------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #32: Worst-Case MTBF is Greater than 1 Billion Years
===============================================================================
+-----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                             ;
+-------------------------+---------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                           ;
+-------------------------+---------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|rdptr_g[7]                                                ;
; Synchronization Node    ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|alt_synch_pipe_5md:ws_dgrp|dffpipe_4f9:dffpipe8|dffe9a[7] ;
; Worst-Case MTBF (years) ; Greater than 1 Billion                                                                                                          ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                          ;
; Included in Design MTBF ; Yes                                                                                                                             ;
+-------------------------+---------------------------------------------------------------------------------------------------------------------------------+

+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                  ;
+-----------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                          ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+-----------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                             ; User Specified         ;              ;                  ;              ;
; Worst-Case MTBF (years)                                                                                                           ; Greater than 1 Billion ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                              ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                      ; 9                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                      ; 104.101                ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                         ; 0.05                   ;              ;                  ;              ;
; Source Clock                                                                                                                      ;                        ;              ;                  ;              ;
;  spi_ce0 (INVERTED)                                                                                                               ;                        ; 2500.000     ; 0.4 MHz          ;              ;
; Synchronization Clock                                                                                                             ;                        ;              ;                  ;              ;
;  ad9866_clk                                                                                                                       ;                        ; 13.563       ; 73.73 MHz        ;              ;
; Asynchronous Source                                                                                                               ;                        ;              ;                  ;              ;
;  rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|rdptr_g[7]                                                 ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                         ;                        ;              ;                  ;              ;
;  rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|alt_synch_pipe_5md:ws_dgrp|dffpipe_4f9:dffpipe8|dffe9a[7]  ;                        ;              ;                  ; 12.646       ;
;  rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|alt_synch_pipe_5md:ws_dgrp|dffpipe_4f9:dffpipe8|dffe10a[7] ;                        ;              ;                  ; 12.648       ;
;  rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|alt_synch_pipe_5md:ws_dgrp|dffpipe_4f9:dffpipe8|dffe11a[7] ;                        ;              ;                  ; 12.646       ;
;  rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|alt_synch_pipe_5md:ws_dgrp|dffpipe_4f9:dffpipe8|dffe12a[7] ;                        ;              ;                  ; 12.644       ;
;  rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|alt_synch_pipe_5md:ws_dgrp|dffpipe_4f9:dffpipe8|dffe13a[7] ;                        ;              ;                  ; 12.644       ;
;  rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|alt_synch_pipe_5md:ws_dgrp|dffpipe_4f9:dffpipe8|dffe14a[7] ;                        ;              ;                  ; 12.647       ;
;  rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|alt_synch_pipe_5md:ws_dgrp|dffpipe_4f9:dffpipe8|dffe15a[7] ;                        ;              ;                  ; 12.647       ;
;  rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|alt_synch_pipe_5md:ws_dgrp|dffpipe_4f9:dffpipe8|dffe16a[7] ;                        ;              ;                  ; 12.436       ;
;  rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|ws_dgrp_reg[7]                                             ;                        ;              ;                  ; 3.143        ;
+-----------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



+-----------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Fmax Summary                                                             ;
+------------+-----------------+------------+---------------------------------------------------+
; Fmax       ; Restricted Fmax ; Clock Name ; Note                                              ;
+------------+-----------------+------------+---------------------------------------------------+
; 22.05 MHz  ; 22.05 MHz       ; spi_sck    ;                                                   ;
; 86.43 MHz  ; 63.75 MHz       ; ad9866_clk ; limit due to minimum port rate restriction (tmin) ;
; 152.21 MHz ; 152.21 MHz      ; spi_ce0    ;                                                   ;
; 189.72 MHz ; 189.72 MHz      ; spi_ce1    ;                                                   ;
; 202.96 MHz ; 202.96 MHz      ; clk_10mhz  ;                                                   ;
+------------+-----------------+------------+---------------------------------------------------+
This panel reports FMAX for every clock in the design, regardless of the user-specified clock periods.  FMAX is only computed for paths where the source and destination registers or ports are driven by the same clock.  Paths of different clocks, including generated clocks, are ignored.  For paths between a clock and its inversion, FMAX is computed as if the rising and falling edges are scaled along with FMAX, such that the duty cycle (in terms of a percentage) is maintained. Altera recommends that you always use clock constraints and other slack reports for sign-off analysis.


+--------------------------------------------------------------+
; Slow 1200mV 0C Model Setup Summary                           ;
+-----------------------------------+----------+---------------+
; Clock                             ; Slack    ; End Point TNS ;
+-----------------------------------+----------+---------------+
; spi_ce0                           ; 0.016    ; 0.000         ;
; spi_sck                           ; 0.511    ; 0.000         ;
; spi_slave:spi_slave_rx2_inst|done ; 0.963    ; 0.000         ;
; spi_slave:spi_slave_rx_inst|done  ; 1.066    ; 0.000         ;
; ad9866_clk                        ; 1.356    ; 0.000         ;
; virt_ad9866_rxclk                 ; 23.951   ; 0.000         ;
; clk_10mhz                         ; 95.073   ; 0.000         ;
; spi_ce1                           ; 2494.729 ; 0.000         ;
+-----------------------------------+----------+---------------+


+------------------------------------------------------------+
; Slow 1200mV 0C Model Hold Summary                          ;
+-----------------------------------+--------+---------------+
; Clock                             ; Slack  ; End Point TNS ;
+-----------------------------------+--------+---------------+
; spi_sck                           ; 0.174  ; 0.000         ;
; ad9866_clk                        ; 0.226  ; 0.000         ;
; clk_10mhz                         ; 0.402  ; 0.000         ;
; spi_ce1                           ; 0.405  ; 0.000         ;
; spi_ce0                           ; 0.432  ; 0.000         ;
; spi_slave:spi_slave_rx2_inst|done ; 0.810  ; 0.000         ;
; spi_slave:spi_slave_rx_inst|done  ; 1.013  ; 0.000         ;
; virt_ad9866_rxclk                 ; 14.420 ; 0.000         ;
+-----------------------------------+--------+---------------+


-----------------------------------------
; Slow 1200mV 0C Model Recovery Summary ;
-----------------------------------------
No paths to report.


----------------------------------------
; Slow 1200mV 0C Model Removal Summary ;
----------------------------------------
No paths to report.


+--------------------------------------------------------------+
; Slow 1200mV 0C Model Minimum Pulse Width Summary             ;
+-----------------------------------+----------+---------------+
; Clock                             ; Slack    ; End Point TNS ;
+-----------------------------------+----------+---------------+
; ad9866_clk                        ; -2.123   ; -4.246        ;
; ad9866_rxclk                      ; -2.123   ; -2.123        ;
; ad9866_txclk                      ; -2.123   ; -2.123        ;
; spi_sck                           ; 31.447   ; 0.000         ;
; clk_10mhz                         ; 49.752   ; 0.000         ;
; spi_slave:spi_slave_rx_inst|done  ; 1249.523 ; 0.000         ;
; spi_ce0                           ; 1249.539 ; 0.000         ;
; spi_slave:spi_slave_rx2_inst|done ; 1249.581 ; 0.000         ;
; spi_ce1                           ; 1249.625 ; 0.000         ;
+-----------------------------------+----------+---------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'spi_ce0'                                                                                                                                                                                                                                                                                                              ;
+----------+---------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack    ; From Node                                                                                                                       ; To Node                                                                                                                         ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+----------+---------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 0.016    ; spi_slave:spi_slave_rx_inst|rdata[6]                                                                                            ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|altsyncram_3l31:fifo_ram|ram_block3a4~porta_datain_reg0   ; spi_sck      ; spi_ce0     ; 2.000        ; -0.152     ; 1.861      ;
; 0.257    ; spi_slave:spi_slave_rx_inst|rdata[28]                                                                                           ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|altsyncram_3l31:fifo_ram|ram_block3a28~porta_datain_reg0  ; spi_sck      ; spi_ce0     ; 2.000        ; 0.139      ; 1.911      ;
; 0.273    ; spi_slave:spi_slave_rx_inst|rdata[26]                                                                                           ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|altsyncram_3l31:fifo_ram|ram_block3a24~porta_datain_reg0  ; spi_sck      ; spi_ce0     ; 2.000        ; 0.402      ; 2.158      ;
; 0.292    ; spi_slave:spi_slave_rx_inst|rdata[17]                                                                                           ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|altsyncram_3l31:fifo_ram|ram_block3a16~porta_datain_reg0  ; spi_sck      ; spi_ce0     ; 2.000        ; 0.833      ; 2.570      ;
; 0.374    ; spi_slave:spi_slave_rx_inst|rdata[31]                                                                                           ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|altsyncram_3l31:fifo_ram|ram_block3a28~porta_datain_reg0  ; spi_sck      ; spi_ce0     ; 2.000        ; 0.717      ; 2.372      ;
; 0.452    ; spi_slave:spi_slave_rx_inst|rdata[7]                                                                                            ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|altsyncram_3l31:fifo_ram|ram_block3a4~porta_datain_reg0   ; spi_sck      ; spi_ce0     ; 2.000        ; 0.526      ; 2.103      ;
; 0.476    ; spi_slave:spi_slave_rx_inst|rdata[8]                                                                                            ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|altsyncram_3l31:fifo_ram|ram_block3a8~porta_datain_reg0   ; spi_sck      ; spi_ce0     ; 2.000        ; 0.266      ; 1.819      ;
; 0.478    ; spi_slave:spi_slave_rx_inst|rdata[27]                                                                                           ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|altsyncram_3l31:fifo_ram|ram_block3a24~porta_datain_reg0  ; spi_sck      ; spi_ce0     ; 2.000        ; 0.402      ; 1.953      ;
; 0.487    ; spi_slave:spi_slave_rx_inst|rdata[4]                                                                                            ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|altsyncram_3l31:fifo_ram|ram_block3a4~porta_datain_reg0   ; spi_sck      ; spi_ce0     ; 2.000        ; 0.806      ; 2.348      ;
; 0.495    ; spi_slave:spi_slave_rx_inst|rdata[5]                                                                                            ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|altsyncram_3l31:fifo_ram|ram_block3a4~porta_datain_reg0   ; spi_sck      ; spi_ce0     ; 2.000        ; 0.158      ; 1.692      ;
; 0.503    ; spi_slave:spi_slave_rx_inst|rdata[21]                                                                                           ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|altsyncram_3l31:fifo_ram|ram_block3a20~porta_datain_reg0  ; spi_sck      ; spi_ce0     ; 2.000        ; 0.271      ; 1.797      ;
; 0.514    ; spi_slave:spi_slave_rx_inst|rdata[19]                                                                                           ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|altsyncram_3l31:fifo_ram|ram_block3a16~porta_datain_reg0  ; spi_sck      ; spi_ce0     ; 2.000        ; 0.833      ; 2.348      ;
; 0.516    ; spi_slave:spi_slave_rx_inst|rdata[0]                                                                                            ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|altsyncram_3l31:fifo_ram|ram_block3a0~porta_datain_reg0   ; spi_sck      ; spi_ce0     ; 2.000        ; 0.272      ; 1.785      ;
; 0.530    ; spi_slave:spi_slave_rx_inst|rdata[10]                                                                                           ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|altsyncram_3l31:fifo_ram|ram_block3a8~porta_datain_reg0   ; spi_sck      ; spi_ce0     ; 2.000        ; 0.321      ; 1.820      ;
; 0.531    ; spi_slave:spi_slave_rx_inst|rdata[25]                                                                                           ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|altsyncram_3l31:fifo_ram|ram_block3a24~porta_datain_reg0  ; spi_sck      ; spi_ce0     ; 2.000        ; 0.682      ; 2.180      ;
; 0.554    ; spi_slave:spi_slave_rx_inst|rdata[29]                                                                                           ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|altsyncram_3l31:fifo_ram|ram_block3a28~porta_datain_reg0  ; spi_sck      ; spi_ce0     ; 2.000        ; 0.738      ; 2.213      ;
; 0.555    ; spi_slave:spi_slave_rx_inst|rdata[18]                                                                                           ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|altsyncram_3l31:fifo_ram|ram_block3a16~porta_datain_reg0  ; spi_sck      ; spi_ce0     ; 2.000        ; 0.833      ; 2.307      ;
; 0.566    ; spi_slave:spi_slave_rx_inst|rdata[9]                                                                                            ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|altsyncram_3l31:fifo_ram|ram_block3a8~porta_datain_reg0   ; spi_sck      ; spi_ce0     ; 2.000        ; 0.321      ; 1.784      ;
; 0.627    ; spi_slave:spi_slave_rx_inst|rdata[13]                                                                                           ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|altsyncram_3l31:fifo_ram|ram_block3a12~porta_datain_reg0  ; spi_sck      ; spi_ce0     ; 2.000        ; 0.171      ; 1.573      ;
; 0.631    ; spi_slave:spi_slave_rx_inst|rdata[11]                                                                                           ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|altsyncram_3l31:fifo_ram|ram_block3a8~porta_datain_reg0   ; spi_sck      ; spi_ce0     ; 2.000        ; 0.321      ; 1.719      ;
; 0.641    ; spi_slave:spi_slave_rx_inst|rdata[3]                                                                                            ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|altsyncram_3l31:fifo_ram|ram_block3a0~porta_datain_reg0   ; spi_sck      ; spi_ce0     ; 2.000        ; 0.843      ; 2.231      ;
; 0.649    ; spi_slave:spi_slave_rx_inst|rdata[24]                                                                                           ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|altsyncram_3l31:fifo_ram|ram_block3a24~porta_datain_reg0  ; spi_sck      ; spi_ce0     ; 2.000        ; 0.703      ; 2.083      ;
; 0.676    ; spi_slave:spi_slave_rx_inst|rdata[2]                                                                                            ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|altsyncram_3l31:fifo_ram|ram_block3a0~porta_datain_reg0   ; spi_sck      ; spi_ce0     ; 2.000        ; 0.864      ; 2.217      ;
; 0.734    ; spi_slave:spi_slave_rx_inst|rdata[12]                                                                                           ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|altsyncram_3l31:fifo_ram|ram_block3a12~porta_datain_reg0  ; spi_sck      ; spi_ce0     ; 2.000        ; 0.171      ; 1.466      ;
; 0.781    ; spi_slave:spi_slave_rx_inst|rdata[30]                                                                                           ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|altsyncram_3l31:fifo_ram|ram_block3a28~porta_datain_reg0  ; spi_sck      ; spi_ce0     ; 2.000        ; 0.437      ; 1.685      ;
; 0.800    ; spi_slave:spi_slave_rx_inst|rdata[14]                                                                                           ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|altsyncram_3l31:fifo_ram|ram_block3a12~porta_datain_reg0  ; spi_sck      ; spi_ce0     ; 2.000        ; 0.171      ; 1.400      ;
; 0.819    ; spi_slave:spi_slave_rx_inst|rdata[23]                                                                                           ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|altsyncram_3l31:fifo_ram|ram_block3a20~porta_datain_reg0  ; spi_sck      ; spi_ce0     ; 2.000        ; 0.226      ; 1.436      ;
; 0.845    ; spi_slave:spi_slave_rx_inst|rdata[22]                                                                                           ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|altsyncram_3l31:fifo_ram|ram_block3a20~porta_datain_reg0  ; spi_sck      ; spi_ce0     ; 2.000        ; 0.863      ; 2.047      ;
; 0.906    ; spi_slave:spi_slave_rx_inst|rdata[1]                                                                                            ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|altsyncram_3l31:fifo_ram|ram_block3a0~porta_datain_reg0   ; spi_sck      ; spi_ce0     ; 2.000        ; 0.843      ; 1.966      ;
; 0.929    ; spi_slave:spi_slave_rx_inst|rdata[16]                                                                                           ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|altsyncram_3l31:fifo_ram|ram_block3a16~porta_datain_reg0  ; spi_sck      ; spi_ce0     ; 2.000        ; 0.833      ; 1.933      ;
; 0.943    ; spi_slave:spi_slave_rx_inst|rdata[15]                                                                                           ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|altsyncram_3l31:fifo_ram|ram_block3a12~porta_datain_reg0  ; spi_sck      ; spi_ce0     ; 2.000        ; 0.863      ; 1.949      ;
; 0.956    ; spi_slave:spi_slave_rx_inst|rdata[20]                                                                                           ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|altsyncram_3l31:fifo_ram|ram_block3a20~porta_datain_reg0  ; spi_sck      ; spi_ce0     ; 2.000        ; 0.863      ; 1.936      ;
; 2493.430 ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|parity2                       ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter1a8                    ; spi_ce0      ; spi_ce0     ; 2500.000     ; -0.072     ; 6.520      ;
; 2493.809 ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter1a0                    ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter1a8                    ; spi_ce0      ; spi_ce0     ; 2500.000     ; -0.072     ; 6.141      ;
; 2493.848 ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter1a1                    ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter1a8                    ; spi_ce0      ; spi_ce0     ; 2500.000     ; -0.018     ; 6.156      ;
; 2494.631 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|a_graycounter_qjc:wrptr_g1p|counter4a0                    ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|a_graycounter_qjc:wrptr_g1p|counter4a9                    ; spi_ce0      ; spi_ce0     ; 2500.000     ; -0.273     ; 5.118      ;
; 2494.805 ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter1a2                    ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter1a8                    ; spi_ce0      ; spi_ce0     ; 2500.000     ; -0.142     ; 5.075      ;
; 2494.953 ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|parity2                       ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter1a9                    ; spi_ce0      ; spi_ce0     ; 2500.000     ; -0.095     ; 4.974      ;
; 2495.009 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|a_graycounter_qjc:wrptr_g1p|counter4a0                    ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|a_graycounter_qjc:wrptr_g1p|counter4a10                   ; spi_ce0      ; spi_ce0     ; 2500.000     ; -0.355     ; 4.658      ;
; 2495.048 ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter1a3                    ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter1a8                    ; spi_ce0      ; spi_ce0     ; 2500.000     ; -0.047     ; 4.927      ;
; 2495.332 ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter1a0                    ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter1a9                    ; spi_ce0      ; spi_ce0     ; 2500.000     ; -0.095     ; 4.595      ;
; 2495.362 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|a_graycounter_qjc:wrptr_g1p|counter4a0                    ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|a_graycounter_qjc:wrptr_g1p|counter4a11                   ; spi_ce0      ; spi_ce0     ; 2500.000     ; -0.142     ; 4.518      ;
; 2495.365 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|a_graycounter_qjc:wrptr_g1p|parity5                       ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|a_graycounter_qjc:wrptr_g1p|counter4a9                    ; spi_ce0      ; spi_ce0     ; 2500.000     ; 0.024      ; 4.681      ;
; 2495.371 ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter1a1                    ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter1a9                    ; spi_ce0      ; spi_ce0     ; 2500.000     ; -0.041     ; 4.610      ;
; 2495.377 ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter1a4                    ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter1a8                    ; spi_ce0      ; spi_ce0     ; 2500.000     ; -0.047     ; 4.598      ;
; 2495.531 ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter1a5                    ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter1a8                    ; spi_ce0      ; spi_ce0     ; 2500.000     ; -0.047     ; 4.444      ;
; 2495.537 ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter1a6                    ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter1a8                    ; spi_ce0      ; spi_ce0     ; 2500.000     ; -0.047     ; 4.438      ;
; 2495.648 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|a_graycounter_qjc:wrptr_g1p|counter4a1                    ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|a_graycounter_qjc:wrptr_g1p|counter4a9                    ; spi_ce0      ; spi_ce0     ; 2500.000     ; -0.018     ; 4.356      ;
; 2495.743 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|a_graycounter_qjc:wrptr_g1p|parity5                       ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|a_graycounter_qjc:wrptr_g1p|counter4a10                   ; spi_ce0      ; spi_ce0     ; 2500.000     ; -0.058     ; 4.221      ;
; 2495.823 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|a_graycounter_qjc:wrptr_g1p|counter4a4                    ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|a_graycounter_qjc:wrptr_g1p|counter4a9                    ; spi_ce0      ; spi_ce0     ; 2500.000     ; -0.018     ; 4.181      ;
; 2495.852 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|a_graycounter_qjc:wrptr_g1p|counter4a6                    ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|a_graycounter_qjc:wrptr_g1p|counter4a9                    ; spi_ce0      ; spi_ce0     ; 2500.000     ; -0.590     ; 3.580      ;
; 2495.878 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|a_graycounter_qjc:wrptr_g1p|counter4a0                    ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|a_graycounter_qjc:wrptr_g1p|counter4a8                    ; spi_ce0      ; spi_ce0     ; 2500.000     ; -0.296     ; 3.848      ;
; 2495.901 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|a_graycounter_qjc:wrptr_g1p|counter4a2                    ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|a_graycounter_qjc:wrptr_g1p|counter4a9                    ; spi_ce0      ; spi_ce0     ; 2500.000     ; -0.018     ; 4.103      ;
; 2496.026 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|a_graycounter_qjc:wrptr_g1p|counter4a1                    ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|a_graycounter_qjc:wrptr_g1p|counter4a10                   ; spi_ce0      ; spi_ce0     ; 2500.000     ; -0.100     ; 3.896      ;
; 2496.044 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|a_graycounter_qjc:wrptr_g1p|counter4a3                    ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|a_graycounter_qjc:wrptr_g1p|counter4a9                    ; spi_ce0      ; spi_ce0     ; 2500.000     ; -0.058     ; 3.920      ;
; 2496.089 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|a_graycounter_qjc:wrptr_g1p|counter4a6                    ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|a_graycounter_qjc:wrptr_g1p|counter4a10                   ; spi_ce0      ; spi_ce0     ; 2500.000     ; -0.672     ; 3.261      ;
; 2496.095 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|a_graycounter_qjc:wrptr_g1p|counter4a0                    ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|a_graycounter_qjc:wrptr_g1p|counter4a6                    ; spi_ce0      ; spi_ce0     ; 2500.000     ; 0.237      ; 4.164      ;
; 2496.096 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|a_graycounter_qjc:wrptr_g1p|parity5                       ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|a_graycounter_qjc:wrptr_g1p|counter4a11                   ; spi_ce0      ; spi_ce0     ; 2500.000     ; 0.155      ; 4.081      ;
; 2496.193 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|a_graycounter_qjc:wrptr_g1p|counter4a4                    ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|a_graycounter_qjc:wrptr_g1p|counter4a10                   ; spi_ce0      ; spi_ce0     ; 2500.000     ; -0.100     ; 3.729      ;
; 2496.279 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|a_graycounter_qjc:wrptr_g1p|counter4a2                    ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|a_graycounter_qjc:wrptr_g1p|counter4a10                   ; spi_ce0      ; spi_ce0     ; 2500.000     ; -0.100     ; 3.643      ;
; 2496.328 ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter1a2                    ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter1a9                    ; spi_ce0      ; spi_ce0     ; 2500.000     ; -0.165     ; 3.529      ;
; 2496.379 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|a_graycounter_qjc:wrptr_g1p|counter4a1                    ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|a_graycounter_qjc:wrptr_g1p|counter4a11                   ; spi_ce0      ; spi_ce0     ; 2500.000     ; 0.113      ; 3.756      ;
; 2496.422 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|a_graycounter_qjc:wrptr_g1p|counter4a3                    ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|a_graycounter_qjc:wrptr_g1p|counter4a10                   ; spi_ce0      ; spi_ce0     ; 2500.000     ; -0.140     ; 3.460      ;
; 2496.474 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|wrptr_g[1]                                                ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|altsyncram_3l31:fifo_ram|ram_block3a24~porta_address_reg0 ; spi_ce0      ; spi_ce0     ; 2500.000     ; 0.510      ; 4.095      ;
; 2496.476 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|wrptr_g[1]                                                ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|altsyncram_3l31:fifo_ram|ram_block3a28~porta_address_reg0 ; spi_ce0      ; spi_ce0     ; 2500.000     ; 0.545      ; 4.128      ;
; 2496.512 ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|parity2                       ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter1a5                    ; spi_ce0      ; spi_ce0     ; 2500.000     ; -0.072     ; 3.438      ;
; 2496.536 ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter1a3                    ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter1a9                    ; spi_ce0      ; spi_ce0     ; 2500.000     ; -0.105     ; 3.381      ;
; 2496.544 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|a_graycounter_qjc:wrptr_g1p|counter4a7                    ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|a_graycounter_qjc:wrptr_g1p|counter4a9                    ; spi_ce0      ; spi_ce0     ; 2500.000     ; -0.058     ; 3.420      ;
; 2496.554 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|a_graycounter_qjc:wrptr_g1p|counter4a4                    ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|a_graycounter_qjc:wrptr_g1p|counter4a11                   ; spi_ce0      ; spi_ce0     ; 2500.000     ; 0.113      ; 3.581      ;
; 2496.594 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|a_graycounter_qjc:wrptr_g1p|counter4a6                    ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|a_graycounter_qjc:wrptr_g1p|counter4a11                   ; spi_ce0      ; spi_ce0     ; 2500.000     ; -0.459     ; 2.969      ;
; 2496.612 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|a_graycounter_qjc:wrptr_g1p|parity5                       ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|a_graycounter_qjc:wrptr_g1p|counter4a8                    ; spi_ce0      ; spi_ce0     ; 2500.000     ; 0.001      ; 3.411      ;
; 2496.632 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|a_graycounter_qjc:wrptr_g1p|counter4a2                    ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|a_graycounter_qjc:wrptr_g1p|counter4a11                   ; spi_ce0      ; spi_ce0     ; 2500.000     ; 0.113      ; 3.503      ;
; 2496.647 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|wrptr_g[1]                                                ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|altsyncram_3l31:fifo_ram|ram_block3a20~porta_address_reg0 ; spi_ce0      ; spi_ce0     ; 2500.000     ; 0.670      ; 4.082      ;
; 2496.687 ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter1a0                    ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|altsyncram_vi31:fifo_ram|ram_block7a12~portb_address_reg0 ; spi_ce0      ; spi_ce0     ; 2500.000     ; 0.671      ; 4.043      ;
; 2496.689 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|wrptr_g[3]                                                ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|altsyncram_3l31:fifo_ram|ram_block3a24~porta_address_reg0 ; spi_ce0      ; spi_ce0     ; 2500.000     ; 0.213      ; 3.583      ;
; 2496.697 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|wrptr_g[4]                                                ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|altsyncram_3l31:fifo_ram|ram_block3a24~porta_address_reg0 ; spi_ce0      ; spi_ce0     ; 2500.000     ; 0.213      ; 3.575      ;
; 2496.701 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|a_graycounter_qjc:wrptr_g1p|counter4a0                    ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|a_graycounter_qjc:wrptr_g1p|counter4a7                    ; spi_ce0      ; spi_ce0     ; 2500.000     ; -0.296     ; 3.025      ;
; 2496.714 ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter1a0                    ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|altsyncram_vi31:fifo_ram|ram_block7a30~portb_address_reg0 ; spi_ce0      ; spi_ce0     ; 2500.000     ; 0.640      ; 3.985      ;
; 2496.728 ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter1a9                    ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|altsyncram_vi31:fifo_ram|ram_block7a12~portb_address_reg0 ; spi_ce0      ; spi_ce0     ; 2500.000     ; 0.685      ; 4.016      ;
; 2496.739 ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|altsyncram_vi31:fifo_ram|ram_block7a30~portb_address_reg0 ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|altsyncram_vi31:fifo_ram|q_b[47]                          ; spi_ce0      ; spi_ce0     ; 2500.000     ; -0.048     ; 3.157      ;
; 2496.739 ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|altsyncram_vi31:fifo_ram|ram_block7a30~portb_address_reg0 ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|altsyncram_vi31:fifo_ram|q_b[46]                          ; spi_ce0      ; spi_ce0     ; 2500.000     ; -0.048     ; 3.157      ;
; 2496.739 ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|altsyncram_vi31:fifo_ram|ram_block7a30~portb_address_reg0 ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|altsyncram_vi31:fifo_ram|q_b[45]                          ; spi_ce0      ; spi_ce0     ; 2500.000     ; -0.048     ; 3.157      ;
; 2496.739 ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|altsyncram_vi31:fifo_ram|ram_block7a30~portb_address_reg0 ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|altsyncram_vi31:fifo_ram|q_b[44]                          ; spi_ce0      ; spi_ce0     ; 2500.000     ; -0.048     ; 3.157      ;
; 2496.739 ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|altsyncram_vi31:fifo_ram|ram_block7a30~portb_address_reg0 ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|altsyncram_vi31:fifo_ram|q_b[43]                          ; spi_ce0      ; spi_ce0     ; 2500.000     ; -0.048     ; 3.157      ;
; 2496.739 ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|altsyncram_vi31:fifo_ram|ram_block7a30~portb_address_reg0 ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|altsyncram_vi31:fifo_ram|q_b[42]                          ; spi_ce0      ; spi_ce0     ; 2500.000     ; -0.048     ; 3.157      ;
; 2496.739 ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|altsyncram_vi31:fifo_ram|ram_block7a30~portb_address_reg0 ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|altsyncram_vi31:fifo_ram|q_b[41]                          ; spi_ce0      ; spi_ce0     ; 2500.000     ; -0.048     ; 3.157      ;
; 2496.739 ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|altsyncram_vi31:fifo_ram|ram_block7a30~portb_address_reg0 ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|altsyncram_vi31:fifo_ram|q_b[40]                          ; spi_ce0      ; spi_ce0     ; 2500.000     ; -0.048     ; 3.157      ;
; 2496.739 ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|altsyncram_vi31:fifo_ram|ram_block7a30~portb_address_reg0 ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|altsyncram_vi31:fifo_ram|q_b[39]                          ; spi_ce0      ; spi_ce0     ; 2500.000     ; -0.048     ; 3.157      ;
; 2496.739 ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|altsyncram_vi31:fifo_ram|ram_block7a30~portb_address_reg0 ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|altsyncram_vi31:fifo_ram|q_b[38]                          ; spi_ce0      ; spi_ce0     ; 2500.000     ; -0.048     ; 3.157      ;
; 2496.739 ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|altsyncram_vi31:fifo_ram|ram_block7a30~portb_address_reg0 ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|altsyncram_vi31:fifo_ram|q_b[37]                          ; spi_ce0      ; spi_ce0     ; 2500.000     ; -0.048     ; 3.157      ;
; 2496.739 ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|altsyncram_vi31:fifo_ram|ram_block7a30~portb_address_reg0 ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|altsyncram_vi31:fifo_ram|q_b[36]                          ; spi_ce0      ; spi_ce0     ; 2500.000     ; -0.048     ; 3.157      ;
; 2496.739 ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|altsyncram_vi31:fifo_ram|ram_block7a30~portb_address_reg0 ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|altsyncram_vi31:fifo_ram|q_b[35]                          ; spi_ce0      ; spi_ce0     ; 2500.000     ; -0.048     ; 3.157      ;
; 2496.739 ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|altsyncram_vi31:fifo_ram|ram_block7a30~portb_address_reg0 ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|altsyncram_vi31:fifo_ram|q_b[34]                          ; spi_ce0      ; spi_ce0     ; 2500.000     ; -0.048     ; 3.157      ;
; 2496.739 ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|altsyncram_vi31:fifo_ram|ram_block7a30~portb_address_reg0 ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|altsyncram_vi31:fifo_ram|q_b[33]                          ; spi_ce0      ; spi_ce0     ; 2500.000     ; -0.048     ; 3.157      ;
; 2496.739 ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|altsyncram_vi31:fifo_ram|ram_block7a30~portb_address_reg0 ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|altsyncram_vi31:fifo_ram|q_b[32]                          ; spi_ce0      ; spi_ce0     ; 2500.000     ; -0.048     ; 3.157      ;
; 2496.739 ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|altsyncram_vi31:fifo_ram|ram_block7a30~portb_address_reg0 ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|altsyncram_vi31:fifo_ram|q_b[31]                          ; spi_ce0      ; spi_ce0     ; 2500.000     ; -0.048     ; 3.157      ;
; 2496.739 ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|altsyncram_vi31:fifo_ram|ram_block7a30~portb_address_reg0 ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|altsyncram_vi31:fifo_ram|q_b[30]                          ; spi_ce0      ; spi_ce0     ; 2500.000     ; -0.048     ; 3.157      ;
; 2496.739 ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|altsyncram_vi31:fifo_ram|ram_block7a12~portb_address_reg0 ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|altsyncram_vi31:fifo_ram|q_b[29]                          ; spi_ce0      ; spi_ce0     ; 2500.000     ; -0.048     ; 3.157      ;
; 2496.739 ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|altsyncram_vi31:fifo_ram|ram_block7a12~portb_address_reg0 ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|altsyncram_vi31:fifo_ram|q_b[28]                          ; spi_ce0      ; spi_ce0     ; 2500.000     ; -0.048     ; 3.157      ;
; 2496.739 ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|altsyncram_vi31:fifo_ram|ram_block7a12~portb_address_reg0 ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|altsyncram_vi31:fifo_ram|q_b[27]                          ; spi_ce0      ; spi_ce0     ; 2500.000     ; -0.048     ; 3.157      ;
+----------+---------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'spi_sck'                                                                                                                        ;
+-------+---------------------------------------+----------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                             ; To Node                                ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+---------------------------------------+----------------------------------------+--------------+-------------+--------------+------------+------------+
; 0.511 ; spi_ce[1]                             ; spi_slave:spi_slave_rx2_inst|treg[32]  ; spi_ce1      ; spi_sck     ; 3.000        ; 3.163      ; 5.644      ;
; 0.511 ; spi_ce[1]                             ; spi_slave:spi_slave_rx2_inst|treg[31]  ; spi_ce1      ; spi_sck     ; 3.000        ; 3.163      ; 5.644      ;
; 0.511 ; spi_ce[1]                             ; spi_slave:spi_slave_rx2_inst|treg[30]  ; spi_ce1      ; spi_sck     ; 3.000        ; 3.163      ; 5.644      ;
; 0.511 ; spi_ce[1]                             ; spi_slave:spi_slave_rx2_inst|treg[29]  ; spi_ce1      ; spi_sck     ; 3.000        ; 3.163      ; 5.644      ;
; 0.511 ; spi_ce[1]                             ; spi_slave:spi_slave_rx2_inst|treg[28]  ; spi_ce1      ; spi_sck     ; 3.000        ; 3.163      ; 5.644      ;
; 0.511 ; spi_ce[1]                             ; spi_slave:spi_slave_rx2_inst|treg[27]  ; spi_ce1      ; spi_sck     ; 3.000        ; 3.163      ; 5.644      ;
; 0.511 ; spi_ce[1]                             ; spi_slave:spi_slave_rx2_inst|treg[26]  ; spi_ce1      ; spi_sck     ; 3.000        ; 3.163      ; 5.644      ;
; 0.511 ; spi_ce[1]                             ; spi_slave:spi_slave_rx2_inst|treg[25]  ; spi_ce1      ; spi_sck     ; 3.000        ; 3.163      ; 5.644      ;
; 0.511 ; spi_ce[1]                             ; spi_slave:spi_slave_rx2_inst|treg[24]  ; spi_ce1      ; spi_sck     ; 3.000        ; 3.163      ; 5.644      ;
; 0.511 ; spi_ce[1]                             ; spi_slave:spi_slave_rx2_inst|treg[23]  ; spi_ce1      ; spi_sck     ; 3.000        ; 3.163      ; 5.644      ;
; 0.511 ; spi_ce[1]                             ; spi_slave:spi_slave_rx2_inst|treg[22]  ; spi_ce1      ; spi_sck     ; 3.000        ; 3.163      ; 5.644      ;
; 0.511 ; spi_ce[1]                             ; spi_slave:spi_slave_rx2_inst|treg[21]  ; spi_ce1      ; spi_sck     ; 3.000        ; 3.163      ; 5.644      ;
; 0.511 ; spi_ce[1]                             ; spi_slave:spi_slave_rx2_inst|treg[20]  ; spi_ce1      ; spi_sck     ; 3.000        ; 3.163      ; 5.644      ;
; 0.511 ; spi_ce[1]                             ; spi_slave:spi_slave_rx2_inst|treg[19]  ; spi_ce1      ; spi_sck     ; 3.000        ; 3.163      ; 5.644      ;
; 0.511 ; spi_ce[1]                             ; spi_slave:spi_slave_rx2_inst|treg[18]  ; spi_ce1      ; spi_sck     ; 3.000        ; 3.163      ; 5.644      ;
; 0.511 ; spi_ce[1]                             ; spi_slave:spi_slave_rx2_inst|treg[17]  ; spi_ce1      ; spi_sck     ; 3.000        ; 3.163      ; 5.644      ;
; 0.526 ; spi_ce[0]                             ; spi_slave:spi_slave_rx_inst|treg[47]   ; spi_ce0      ; spi_sck     ; 3.000        ; 3.075      ; 5.541      ;
; 0.526 ; spi_ce[0]                             ; spi_slave:spi_slave_rx_inst|treg[46]   ; spi_ce0      ; spi_sck     ; 3.000        ; 3.075      ; 5.541      ;
; 0.526 ; spi_ce[0]                             ; spi_slave:spi_slave_rx_inst|treg[45]   ; spi_ce0      ; spi_sck     ; 3.000        ; 3.075      ; 5.541      ;
; 0.526 ; spi_ce[0]                             ; spi_slave:spi_slave_rx_inst|treg[44]   ; spi_ce0      ; spi_sck     ; 3.000        ; 3.075      ; 5.541      ;
; 0.526 ; spi_ce[0]                             ; spi_slave:spi_slave_rx_inst|treg[43]   ; spi_ce0      ; spi_sck     ; 3.000        ; 3.075      ; 5.541      ;
; 0.526 ; spi_ce[0]                             ; spi_slave:spi_slave_rx_inst|treg[42]   ; spi_ce0      ; spi_sck     ; 3.000        ; 3.075      ; 5.541      ;
; 0.526 ; spi_ce[0]                             ; spi_slave:spi_slave_rx_inst|treg[41]   ; spi_ce0      ; spi_sck     ; 3.000        ; 3.075      ; 5.541      ;
; 0.526 ; spi_ce[0]                             ; spi_slave:spi_slave_rx_inst|treg[40]   ; spi_ce0      ; spi_sck     ; 3.000        ; 3.075      ; 5.541      ;
; 0.526 ; spi_ce[0]                             ; spi_slave:spi_slave_rx_inst|treg[39]   ; spi_ce0      ; spi_sck     ; 3.000        ; 3.075      ; 5.541      ;
; 0.526 ; spi_ce[0]                             ; spi_slave:spi_slave_rx_inst|treg[38]   ; spi_ce0      ; spi_sck     ; 3.000        ; 3.075      ; 5.541      ;
; 0.526 ; spi_ce[0]                             ; spi_slave:spi_slave_rx_inst|treg[37]   ; spi_ce0      ; spi_sck     ; 3.000        ; 3.075      ; 5.541      ;
; 0.526 ; spi_ce[0]                             ; spi_slave:spi_slave_rx_inst|treg[36]   ; spi_ce0      ; spi_sck     ; 3.000        ; 3.075      ; 5.541      ;
; 0.526 ; spi_ce[0]                             ; spi_slave:spi_slave_rx_inst|treg[35]   ; spi_ce0      ; spi_sck     ; 3.000        ; 3.075      ; 5.541      ;
; 0.526 ; spi_ce[0]                             ; spi_slave:spi_slave_rx_inst|treg[34]   ; spi_ce0      ; spi_sck     ; 3.000        ; 3.075      ; 5.541      ;
; 0.526 ; spi_ce[0]                             ; spi_slave:spi_slave_rx_inst|treg[33]   ; spi_ce0      ; spi_sck     ; 3.000        ; 3.075      ; 5.541      ;
; 0.526 ; spi_ce[0]                             ; spi_slave:spi_slave_rx_inst|treg[32]   ; spi_ce0      ; spi_sck     ; 3.000        ; 3.075      ; 5.541      ;
; 0.567 ; spi_ce[1]                             ; spi_slave:spi_slave_rx2_inst|treg[45]  ; spi_ce1      ; spi_sck     ; 3.000        ; 3.227      ; 5.652      ;
; 0.567 ; spi_ce[1]                             ; spi_slave:spi_slave_rx2_inst|treg[43]  ; spi_ce1      ; spi_sck     ; 3.000        ; 3.227      ; 5.652      ;
; 0.567 ; spi_ce[1]                             ; spi_slave:spi_slave_rx2_inst|treg[37]  ; spi_ce1      ; spi_sck     ; 3.000        ; 3.227      ; 5.652      ;
; 0.567 ; spi_ce[1]                             ; spi_slave:spi_slave_rx2_inst|treg[36]  ; spi_ce1      ; spi_sck     ; 3.000        ; 3.227      ; 5.652      ;
; 0.567 ; spi_ce[1]                             ; spi_slave:spi_slave_rx2_inst|treg[35]  ; spi_ce1      ; spi_sck     ; 3.000        ; 3.227      ; 5.652      ;
; 0.574 ; spi_ce[0]                             ; spi_slave:spi_slave_rx_inst|treg[15]   ; spi_ce0      ; spi_sck     ; 3.000        ; 3.212      ; 5.630      ;
; 0.574 ; spi_ce[0]                             ; spi_slave:spi_slave_rx_inst|treg[14]   ; spi_ce0      ; spi_sck     ; 3.000        ; 3.212      ; 5.630      ;
; 0.574 ; spi_ce[0]                             ; spi_slave:spi_slave_rx_inst|treg[13]   ; spi_ce0      ; spi_sck     ; 3.000        ; 3.212      ; 5.630      ;
; 0.574 ; spi_ce[0]                             ; spi_slave:spi_slave_rx_inst|treg[12]   ; spi_ce0      ; spi_sck     ; 3.000        ; 3.212      ; 5.630      ;
; 0.574 ; spi_ce[0]                             ; spi_slave:spi_slave_rx_inst|treg[11]   ; spi_ce0      ; spi_sck     ; 3.000        ; 3.212      ; 5.630      ;
; 0.574 ; spi_ce[0]                             ; spi_slave:spi_slave_rx_inst|treg[10]   ; spi_ce0      ; spi_sck     ; 3.000        ; 3.212      ; 5.630      ;
; 0.574 ; spi_ce[0]                             ; spi_slave:spi_slave_rx_inst|treg[9]    ; spi_ce0      ; spi_sck     ; 3.000        ; 3.212      ; 5.630      ;
; 0.574 ; spi_ce[0]                             ; spi_slave:spi_slave_rx_inst|treg[8]    ; spi_ce0      ; spi_sck     ; 3.000        ; 3.212      ; 5.630      ;
; 0.574 ; spi_ce[0]                             ; spi_slave:spi_slave_rx_inst|treg[7]    ; spi_ce0      ; spi_sck     ; 3.000        ; 3.212      ; 5.630      ;
; 0.574 ; spi_ce[0]                             ; spi_slave:spi_slave_rx_inst|treg[6]    ; spi_ce0      ; spi_sck     ; 3.000        ; 3.212      ; 5.630      ;
; 0.574 ; spi_ce[0]                             ; spi_slave:spi_slave_rx_inst|treg[5]    ; spi_ce0      ; spi_sck     ; 3.000        ; 3.212      ; 5.630      ;
; 0.574 ; spi_ce[0]                             ; spi_slave:spi_slave_rx_inst|treg[4]    ; spi_ce0      ; spi_sck     ; 3.000        ; 3.212      ; 5.630      ;
; 0.574 ; spi_ce[0]                             ; spi_slave:spi_slave_rx_inst|treg[3]    ; spi_ce0      ; spi_sck     ; 3.000        ; 3.212      ; 5.630      ;
; 0.574 ; spi_ce[0]                             ; spi_slave:spi_slave_rx_inst|treg[2]    ; spi_ce0      ; spi_sck     ; 3.000        ; 3.212      ; 5.630      ;
; 0.574 ; spi_ce[0]                             ; spi_slave:spi_slave_rx_inst|treg[1]    ; spi_ce0      ; spi_sck     ; 3.000        ; 3.212      ; 5.630      ;
; 0.574 ; spi_ce[0]                             ; spi_slave:spi_slave_rx_inst|treg[0]    ; spi_ce0      ; spi_sck     ; 3.000        ; 3.212      ; 5.630      ;
; 0.581 ; spi_ce[1]                             ; spi_slave:spi_slave_rx2_inst|treg[16]  ; spi_ce1      ; spi_sck     ; 3.000        ; 3.169      ; 5.580      ;
; 0.581 ; spi_ce[1]                             ; spi_slave:spi_slave_rx2_inst|treg[14]  ; spi_ce1      ; spi_sck     ; 3.000        ; 3.169      ; 5.580      ;
; 0.581 ; spi_ce[1]                             ; spi_slave:spi_slave_rx2_inst|treg[11]  ; spi_ce1      ; spi_sck     ; 3.000        ; 3.169      ; 5.580      ;
; 0.581 ; spi_ce[1]                             ; spi_slave:spi_slave_rx2_inst|treg[8]   ; spi_ce1      ; spi_sck     ; 3.000        ; 3.169      ; 5.580      ;
; 0.581 ; spi_ce[1]                             ; spi_slave:spi_slave_rx2_inst|treg[3]   ; spi_ce1      ; spi_sck     ; 3.000        ; 3.169      ; 5.580      ;
; 0.581 ; spi_ce[1]                             ; spi_slave:spi_slave_rx2_inst|treg[2]   ; spi_ce1      ; spi_sck     ; 3.000        ; 3.169      ; 5.580      ;
; 0.583 ; spi_slave:spi_slave_rx2_inst|treg[16] ; spi_slave:spi_slave_rx2_inst|treg[17]  ; spi_sck      ; spi_sck     ; 2.000        ; -0.108     ; 1.331      ;
; 0.597 ; spi_ce[0]                             ; spi_slave:spi_slave_rx_inst|treg[31]   ; spi_ce0      ; spi_sck     ; 3.000        ; 3.233      ; 5.628      ;
; 0.597 ; spi_ce[0]                             ; spi_slave:spi_slave_rx_inst|treg[30]   ; spi_ce0      ; spi_sck     ; 3.000        ; 3.233      ; 5.628      ;
; 0.597 ; spi_ce[0]                             ; spi_slave:spi_slave_rx_inst|treg[29]   ; spi_ce0      ; spi_sck     ; 3.000        ; 3.233      ; 5.628      ;
; 0.597 ; spi_ce[0]                             ; spi_slave:spi_slave_rx_inst|treg[28]   ; spi_ce0      ; spi_sck     ; 3.000        ; 3.233      ; 5.628      ;
; 0.597 ; spi_ce[0]                             ; spi_slave:spi_slave_rx_inst|treg[27]   ; spi_ce0      ; spi_sck     ; 3.000        ; 3.233      ; 5.628      ;
; 0.597 ; spi_ce[0]                             ; spi_slave:spi_slave_rx_inst|treg[26]   ; spi_ce0      ; spi_sck     ; 3.000        ; 3.233      ; 5.628      ;
; 0.597 ; spi_ce[0]                             ; spi_slave:spi_slave_rx_inst|treg[25]   ; spi_ce0      ; spi_sck     ; 3.000        ; 3.233      ; 5.628      ;
; 0.597 ; spi_ce[0]                             ; spi_slave:spi_slave_rx_inst|treg[24]   ; spi_ce0      ; spi_sck     ; 3.000        ; 3.233      ; 5.628      ;
; 0.597 ; spi_ce[0]                             ; spi_slave:spi_slave_rx_inst|treg[23]   ; spi_ce0      ; spi_sck     ; 3.000        ; 3.233      ; 5.628      ;
; 0.597 ; spi_ce[0]                             ; spi_slave:spi_slave_rx_inst|treg[22]   ; spi_ce0      ; spi_sck     ; 3.000        ; 3.233      ; 5.628      ;
; 0.597 ; spi_ce[0]                             ; spi_slave:spi_slave_rx_inst|treg[21]   ; spi_ce0      ; spi_sck     ; 3.000        ; 3.233      ; 5.628      ;
; 0.597 ; spi_ce[0]                             ; spi_slave:spi_slave_rx_inst|treg[20]   ; spi_ce0      ; spi_sck     ; 3.000        ; 3.233      ; 5.628      ;
; 0.597 ; spi_ce[0]                             ; spi_slave:spi_slave_rx_inst|treg[19]   ; spi_ce0      ; spi_sck     ; 3.000        ; 3.233      ; 5.628      ;
; 0.597 ; spi_ce[0]                             ; spi_slave:spi_slave_rx_inst|treg[18]   ; spi_ce0      ; spi_sck     ; 3.000        ; 3.233      ; 5.628      ;
; 0.597 ; spi_ce[0]                             ; spi_slave:spi_slave_rx_inst|treg[17]   ; spi_ce0      ; spi_sck     ; 3.000        ; 3.233      ; 5.628      ;
; 0.597 ; spi_ce[0]                             ; spi_slave:spi_slave_rx_inst|treg[16]   ; spi_ce0      ; spi_sck     ; 3.000        ; 3.233      ; 5.628      ;
; 0.598 ; spi_slave:spi_slave_rx2_inst|treg[32] ; spi_slave:spi_slave_rx2_inst|treg[33]  ; spi_sck      ; spi_sck     ; 2.000        ; -0.026     ; 1.398      ;
; 0.634 ; spi_ce[1]                             ; spi_slave:spi_slave_rx2_inst|treg[47]  ; spi_ce1      ; spi_sck     ; 3.000        ; 3.239      ; 5.597      ;
; 0.634 ; spi_ce[1]                             ; spi_slave:spi_slave_rx2_inst|treg[46]  ; spi_ce1      ; spi_sck     ; 3.000        ; 3.239      ; 5.597      ;
; 0.634 ; spi_ce[1]                             ; spi_slave:spi_slave_rx2_inst|treg[44]  ; spi_ce1      ; spi_sck     ; 3.000        ; 3.239      ; 5.597      ;
; 0.634 ; spi_ce[1]                             ; spi_slave:spi_slave_rx2_inst|treg[42]  ; spi_ce1      ; spi_sck     ; 3.000        ; 3.239      ; 5.597      ;
; 0.634 ; spi_ce[1]                             ; spi_slave:spi_slave_rx2_inst|treg[41]  ; spi_ce1      ; spi_sck     ; 3.000        ; 3.239      ; 5.597      ;
; 0.634 ; spi_ce[1]                             ; spi_slave:spi_slave_rx2_inst|treg[40]  ; spi_ce1      ; spi_sck     ; 3.000        ; 3.239      ; 5.597      ;
; 0.634 ; spi_ce[1]                             ; spi_slave:spi_slave_rx2_inst|treg[39]  ; spi_ce1      ; spi_sck     ; 3.000        ; 3.239      ; 5.597      ;
; 0.634 ; spi_ce[1]                             ; spi_slave:spi_slave_rx2_inst|treg[38]  ; spi_ce1      ; spi_sck     ; 3.000        ; 3.239      ; 5.597      ;
; 0.634 ; spi_ce[1]                             ; spi_slave:spi_slave_rx2_inst|treg[34]  ; spi_ce1      ; spi_sck     ; 3.000        ; 3.239      ; 5.597      ;
; 0.634 ; spi_ce[1]                             ; spi_slave:spi_slave_rx2_inst|treg[33]  ; spi_ce1      ; spi_sck     ; 3.000        ; 3.239      ; 5.597      ;
; 0.637 ; spi_ce[1]                             ; spi_slave:spi_slave_rx2_inst|rdata[16] ; spi_ce1      ; spi_sck     ; 2.000        ; 3.098      ; 4.453      ;
; 0.710 ; spi_ce[1]                             ; spi_slave:spi_slave_rx2_inst|treg[15]  ; spi_ce1      ; spi_sck     ; 3.000        ; 3.252      ; 5.534      ;
; 0.710 ; spi_ce[1]                             ; spi_slave:spi_slave_rx2_inst|treg[13]  ; spi_ce1      ; spi_sck     ; 3.000        ; 3.252      ; 5.534      ;
; 0.710 ; spi_ce[1]                             ; spi_slave:spi_slave_rx2_inst|treg[12]  ; spi_ce1      ; spi_sck     ; 3.000        ; 3.252      ; 5.534      ;
; 0.710 ; spi_ce[1]                             ; spi_slave:spi_slave_rx2_inst|treg[10]  ; spi_ce1      ; spi_sck     ; 3.000        ; 3.252      ; 5.534      ;
; 0.710 ; spi_ce[1]                             ; spi_slave:spi_slave_rx2_inst|treg[9]   ; spi_ce1      ; spi_sck     ; 3.000        ; 3.252      ; 5.534      ;
; 0.710 ; spi_ce[1]                             ; spi_slave:spi_slave_rx2_inst|treg[7]   ; spi_ce1      ; spi_sck     ; 3.000        ; 3.252      ; 5.534      ;
; 0.710 ; spi_ce[1]                             ; spi_slave:spi_slave_rx2_inst|treg[6]   ; spi_ce1      ; spi_sck     ; 3.000        ; 3.252      ; 5.534      ;
; 0.710 ; spi_ce[1]                             ; spi_slave:spi_slave_rx2_inst|treg[5]   ; spi_ce1      ; spi_sck     ; 3.000        ; 3.252      ; 5.534      ;
; 0.710 ; spi_ce[1]                             ; spi_slave:spi_slave_rx2_inst|treg[4]   ; spi_ce1      ; spi_sck     ; 3.000        ; 3.252      ; 5.534      ;
; 0.710 ; spi_ce[1]                             ; spi_slave:spi_slave_rx2_inst|treg[1]   ; spi_ce1      ; spi_sck     ; 3.000        ; 3.252      ; 5.534      ;
; 0.710 ; spi_ce[1]                             ; spi_slave:spi_slave_rx2_inst|treg[0]   ; spi_ce1      ; spi_sck     ; 3.000        ; 3.252      ; 5.534      ;
; 0.712 ; spi_ce[0]                             ; spi_slave:spi_slave_rx_inst|treg[47]   ; spi_ce0      ; spi_sck     ; 3.000        ; 3.075      ; 5.355      ;
+-------+---------------------------------------+----------------------------------------+--------------+-------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'spi_slave:spi_slave_rx2_inst|done'                                                                                                        ;
+-------+----------------------------------------+---------------------------+--------------+-----------------------------------+--------------+------------+------------+
; Slack ; From Node                              ; To Node                   ; Launch Clock ; Latch Clock                       ; Relationship ; Clock Skew ; Data Delay ;
+-------+----------------------------------------+---------------------------+--------------+-----------------------------------+--------------+------------+------------+
; 0.963 ; spi_slave:spi_slave_rx2_inst|rdata[14] ; rx2_freq[14]~_Duplicate_1 ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 4.000        ; -0.366     ; 2.430      ;
; 0.969 ; spi_slave:spi_slave_rx2_inst|rdata[8]  ; tx_freq[8]~_Duplicate_1   ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 4.000        ; -0.093     ; 2.697      ;
; 1.001 ; spi_slave:spi_slave_rx2_inst|rdata[15] ; tx_freq[15]~_Duplicate_1  ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 4.000        ; -0.051     ; 2.707      ;
; 1.008 ; spi_slave:spi_slave_rx2_inst|rdata[1]  ; tx_freq[1]~_Duplicate_1   ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 4.000        ; -0.051     ; 2.700      ;
; 1.019 ; spi_slave:spi_slave_rx2_inst|rdata[23] ; tx_freq[23]~_Duplicate_2  ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 4.000        ; -0.809     ; 2.164      ;
; 1.034 ; spi_slave:spi_slave_rx2_inst|rdata[6]  ; tx_freq[6]~_Duplicate_1   ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 4.000        ; -0.093     ; 2.632      ;
; 1.066 ; spi_slave:spi_slave_rx2_inst|rdata[15] ; rx2_freq[15]~_Duplicate_1 ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 4.000        ; -0.056     ; 2.637      ;
; 1.067 ; spi_slave:spi_slave_rx2_inst|rdata[17] ; tx_freq[17]~_Duplicate_1  ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 4.000        ; -0.093     ; 2.599      ;
; 1.077 ; spi_slave:spi_slave_rx2_inst|rdata[10] ; tx_freq[10]~_Duplicate_1  ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 4.000        ; -0.361     ; 2.321      ;
; 1.094 ; spi_slave:spi_slave_rx2_inst|rdata[9]  ; tx_freq[9]~_Duplicate_1   ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 4.000        ; -0.093     ; 2.572      ;
; 1.096 ; spi_slave:spi_slave_rx2_inst|rdata[9]  ; tx_freq[9]                ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 4.000        ; -0.097     ; 2.566      ;
; 1.098 ; spi_slave:spi_slave_rx2_inst|rdata[13] ; tx_freq[13]~_Duplicate_1  ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 4.000        ; -0.093     ; 2.568      ;
; 1.112 ; spi_slave:spi_slave_rx2_inst|rdata[1]  ; tx_freq[1]                ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 4.000        ; -0.055     ; 2.592      ;
; 1.114 ; spi_slave:spi_slave_rx2_inst|rdata[0]  ; rx2_freq[0]               ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 4.000        ; -0.312     ; 2.333      ;
; 1.128 ; spi_slave:spi_slave_rx2_inst|rdata[12] ; tx_freq[12]~_Duplicate_1  ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 4.000        ; -0.051     ; 2.580      ;
; 1.131 ; spi_slave:spi_slave_rx2_inst|rdata[0]  ; tx_freq[0]                ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 4.000        ; -0.315     ; 2.313      ;
; 1.135 ; spi_slave:spi_slave_rx2_inst|rdata[9]  ; rx2_freq[9]               ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 4.000        ; -0.094     ; 2.530      ;
; 1.136 ; spi_slave:spi_slave_rx2_inst|rdata[9]  ; rx2_freq[9]~_Duplicate_1  ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 4.000        ; -0.098     ; 2.525      ;
; 1.142 ; spi_slave:spi_slave_rx2_inst|rdata[0]  ; tx_freq[0]~_Duplicate_1   ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 4.000        ; -0.311     ; 2.306      ;
; 1.158 ; spi_slave:spi_slave_rx2_inst|rdata[10] ; tx_freq[10]~_Duplicate_2  ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 4.000        ; -0.492     ; 2.342      ;
; 1.177 ; spi_slave:spi_slave_rx2_inst|rdata[11] ; rx2_freq[11]              ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 4.000        ; -0.052     ; 2.530      ;
; 1.180 ; spi_slave:spi_slave_rx2_inst|rdata[11] ; tx_freq[11]~_Duplicate_1  ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 4.000        ; -0.051     ; 2.528      ;
; 1.191 ; spi_slave:spi_slave_rx2_inst|rdata[15] ; rx2_freq[15]              ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 4.000        ; -0.052     ; 2.516      ;
; 1.194 ; spi_slave:spi_slave_rx2_inst|rdata[11] ; rx2_freq[11]~_Duplicate_1 ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 4.000        ; -0.056     ; 2.509      ;
; 1.226 ; spi_slave:spi_slave_rx2_inst|rdata[15] ; tx_freq[15]~_Duplicate_2  ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 4.000        ; -0.182     ; 2.584      ;
; 1.250 ; spi_slave:spi_slave_rx2_inst|rdata[4]  ; tx_freq[4]~_Duplicate_1   ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 4.000        ; -0.051     ; 2.458      ;
; 1.250 ; spi_slave:spi_slave_rx2_inst|rdata[4]  ; rx2_freq[4]               ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 4.000        ; -0.052     ; 2.457      ;
; 1.257 ; spi_slave:spi_slave_rx2_inst|rdata[2]  ; tx_freq[2]                ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 4.000        ; -0.055     ; 2.447      ;
; 1.267 ; spi_slave:spi_slave_rx2_inst|rdata[4]  ; rx2_freq[4]~_Duplicate_1  ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 4.000        ; -0.056     ; 2.436      ;
; 1.283 ; spi_slave:spi_slave_rx2_inst|rdata[2]  ; tx_freq[2]~_Duplicate_1   ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 4.000        ; -0.051     ; 2.425      ;
; 1.293 ; spi_slave:spi_slave_rx2_inst|rdata[4]  ; tx_freq[4]                ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 4.000        ; -0.055     ; 2.411      ;
; 1.293 ; spi_slave:spi_slave_rx2_inst|rdata[13] ; tx_freq[13]               ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 4.000        ; -0.097     ; 2.369      ;
; 1.314 ; spi_slave:spi_slave_rx2_inst|rdata[6]  ; tx_freq[6]                ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 4.000        ; -0.097     ; 2.348      ;
; 1.317 ; spi_slave:spi_slave_rx2_inst|rdata[7]  ; tx_freq[7]                ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 4.000        ; -0.097     ; 2.345      ;
; 1.318 ; spi_slave:spi_slave_rx2_inst|rdata[7]  ; rx2_freq[7]~_Duplicate_1  ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 4.000        ; -0.098     ; 2.343      ;
; 1.324 ; spi_slave:spi_slave_rx2_inst|rdata[7]  ; tx_freq[7]~_Duplicate_1   ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 4.000        ; -0.093     ; 2.342      ;
; 1.325 ; spi_slave:spi_slave_rx2_inst|rdata[13] ; rx2_freq[13]~_Duplicate_1 ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 4.000        ; -0.098     ; 2.336      ;
; 1.330 ; spi_slave:spi_slave_rx2_inst|rdata[28] ; tx_freq[28]               ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 4.000        ; -0.362     ; 2.067      ;
; 1.330 ; spi_slave:spi_slave_rx2_inst|rdata[14] ; tx_freq[14]~_Duplicate_1  ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 4.000        ; -0.361     ; 2.068      ;
; 1.334 ; spi_slave:spi_slave_rx2_inst|rdata[19] ; tx_freq[19]~_Duplicate_2  ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 4.000        ; -0.222     ; 2.436      ;
; 1.334 ; spi_slave:spi_slave_rx2_inst|rdata[28] ; tx_freq[28]~_Duplicate_1  ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 4.000        ; -0.360     ; 2.065      ;
; 1.336 ; spi_slave:spi_slave_rx2_inst|rdata[5]  ; tx_freq[5]                ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 4.000        ; -0.097     ; 2.326      ;
; 1.338 ; spi_slave:spi_slave_rx2_inst|rdata[31] ; tx_freq[31]               ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 4.000        ; -0.094     ; 2.327      ;
; 1.344 ; spi_slave:spi_slave_rx2_inst|rdata[26] ; tx_freq[26]               ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 4.000        ; -0.094     ; 2.321      ;
; 1.346 ; spi_slave:spi_slave_rx2_inst|rdata[3]  ; tx_freq[3]                ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 4.000        ; -0.315     ; 2.098      ;
; 1.349 ; spi_slave:spi_slave_rx2_inst|rdata[14] ; rx2_freq[14]              ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 4.000        ; -0.362     ; 2.048      ;
; 1.349 ; spi_slave:spi_slave_rx2_inst|rdata[15] ; tx_freq[15]               ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 4.000        ; -0.055     ; 2.355      ;
; 1.350 ; spi_slave:spi_slave_rx2_inst|rdata[3]  ; rx2_freq[3]               ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 4.000        ; -0.312     ; 2.097      ;
; 1.356 ; spi_slave:spi_slave_rx2_inst|rdata[14] ; tx_freq[14]               ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 4.000        ; -0.365     ; 2.038      ;
; 1.359 ; spi_slave:spi_slave_rx2_inst|rdata[25] ; tx_freq[25]               ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 4.000        ; -0.362     ; 2.038      ;
; 1.359 ; spi_slave:spi_slave_rx2_inst|rdata[5]  ; tx_freq[5]~_Duplicate_1   ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 4.000        ; -0.093     ; 2.307      ;
; 1.362 ; spi_slave:spi_slave_rx2_inst|rdata[7]  ; rx2_freq[7]               ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 4.000        ; -0.094     ; 2.303      ;
; 1.366 ; spi_slave:spi_slave_rx2_inst|rdata[3]  ; tx_freq[3]~_Duplicate_1   ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 4.000        ; -0.311     ; 2.082      ;
; 1.368 ; spi_slave:spi_slave_rx2_inst|rdata[6]  ; rx2_freq[6]               ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 4.000        ; -0.094     ; 2.297      ;
; 1.369 ; spi_slave:spi_slave_rx2_inst|rdata[8]  ; tx_freq[8]                ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 4.000        ; -0.097     ; 2.293      ;
; 1.369 ; spi_slave:spi_slave_rx2_inst|rdata[16] ; rx2_freq[16]              ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 4.000        ; -0.747     ; 1.643      ;
; 1.378 ; spi_slave:spi_slave_rx2_inst|rdata[19] ; rx2_freq[19]~_Duplicate_1 ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 4.000        ; -0.090     ; 2.291      ;
; 1.379 ; spi_slave:spi_slave_rx2_inst|rdata[8]  ; rx2_freq[8]~_Duplicate_1  ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 4.000        ; -0.098     ; 2.282      ;
; 1.380 ; spi_slave:spi_slave_rx2_inst|rdata[6]  ; rx2_freq[6]~_Duplicate_1  ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 4.000        ; -0.098     ; 2.281      ;
; 1.381 ; spi_slave:spi_slave_rx2_inst|rdata[27] ; tx_freq[27]               ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 4.000        ; -0.094     ; 2.284      ;
; 1.383 ; spi_slave:spi_slave_rx2_inst|rdata[13] ; rx2_freq[13]              ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 4.000        ; -0.094     ; 2.282      ;
; 1.384 ; spi_slave:spi_slave_rx2_inst|rdata[18] ; tx_freq[18]~_Duplicate_1  ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 4.000        ; -0.092     ; 2.283      ;
; 1.388 ; spi_slave:spi_slave_rx2_inst|rdata[3]  ; rx2_freq[3]~_Duplicate_1  ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 4.000        ; -0.316     ; 2.055      ;
; 1.389 ; spi_slave:spi_slave_rx2_inst|rdata[10] ; tx_freq[10]               ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 4.000        ; -0.365     ; 2.005      ;
; 1.392 ; spi_slave:spi_slave_rx2_inst|rdata[24] ; rx2_freq[24]~_Duplicate_1 ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 4.000        ; -0.358     ; 2.009      ;
; 1.392 ; spi_slave:spi_slave_rx2_inst|rdata[8]  ; rx2_freq[8]               ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 4.000        ; -0.094     ; 2.273      ;
; 1.393 ; spi_slave:spi_slave_rx2_inst|rdata[24] ; tx_freq[24]               ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 4.000        ; -0.362     ; 2.004      ;
; 1.395 ; spi_slave:spi_slave_rx2_inst|rdata[24] ; tx_freq[24]~_Duplicate_1  ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 4.000        ; -0.360     ; 2.004      ;
; 1.396 ; spi_slave:spi_slave_rx2_inst|rdata[21] ; tx_freq[21]               ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 4.000        ; -0.094     ; 2.269      ;
; 1.401 ; spi_slave:spi_slave_rx2_inst|rdata[30] ; tx_freq[30]               ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 4.000        ; -0.362     ; 1.996      ;
; 1.401 ; spi_slave:spi_slave_rx2_inst|rdata[0]  ; rx2_freq[0]~_Duplicate_1  ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 4.000        ; -0.316     ; 2.042      ;
; 1.403 ; spi_slave:spi_slave_rx2_inst|rdata[25] ; tx_freq[25]~_Duplicate_1  ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 4.000        ; -0.360     ; 1.996      ;
; 1.404 ; spi_slave:spi_slave_rx2_inst|rdata[22] ; tx_freq[22]               ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 4.000        ; -0.094     ; 2.261      ;
; 1.405 ; spi_slave:spi_slave_rx2_inst|rdata[20] ; rx2_freq[20]~_Duplicate_1 ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 4.000        ; -0.090     ; 2.264      ;
; 1.411 ; spi_slave:spi_slave_rx2_inst|rdata[19] ; tx_freq[19]               ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 4.000        ; -0.094     ; 2.254      ;
; 1.415 ; spi_slave:spi_slave_rx2_inst|rdata[1]  ; rx2_freq[1]~_Duplicate_1  ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 4.000        ; -0.056     ; 2.288      ;
; 1.416 ; spi_slave:spi_slave_rx2_inst|rdata[18] ; tx_freq[18]               ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 4.000        ; -0.094     ; 2.249      ;
; 1.416 ; spi_slave:spi_slave_rx2_inst|rdata[18] ; rx2_freq[18]~_Duplicate_1 ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 4.000        ; -0.090     ; 2.253      ;
; 1.417 ; spi_slave:spi_slave_rx2_inst|rdata[31] ; rx2_freq[31]~_Duplicate_1 ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 4.000        ; -0.090     ; 2.252      ;
; 1.418 ; spi_slave:spi_slave_rx2_inst|rdata[29] ; tx_freq[29]               ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 4.000        ; -0.094     ; 2.247      ;
; 1.421 ; spi_slave:spi_slave_rx2_inst|rdata[10] ; rx2_freq[10]              ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 4.000        ; -0.362     ; 1.976      ;
; 1.423 ; spi_slave:spi_slave_rx2_inst|rdata[17] ; rx2_freq[17]~_Duplicate_1 ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 4.000        ; -0.098     ; 2.238      ;
; 1.424 ; spi_slave:spi_slave_rx2_inst|rdata[17] ; tx_freq[17]               ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 4.000        ; -0.097     ; 2.238      ;
; 1.425 ; spi_slave:spi_slave_rx2_inst|rdata[3]  ; tx_freq[3]~_Duplicate_2   ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 4.000        ; -0.440     ; 2.127      ;
; 1.428 ; spi_slave:spi_slave_rx2_inst|rdata[10] ; rx2_freq[10]~_Duplicate_1 ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 4.000        ; -0.366     ; 1.965      ;
; 1.432 ; spi_slave:spi_slave_rx2_inst|rdata[28] ; rx2_freq[28]~_Duplicate_1 ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 4.000        ; -0.358     ; 1.969      ;
; 1.440 ; spi_slave:spi_slave_rx2_inst|rdata[29] ; tx_freq[29]~_Duplicate_1  ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 4.000        ; -0.092     ; 2.227      ;
; 1.442 ; spi_slave:spi_slave_rx2_inst|rdata[21] ; rx2_freq[21]~_Duplicate_1 ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 4.000        ; -0.090     ; 2.227      ;
; 1.443 ; spi_slave:spi_slave_rx2_inst|rdata[20] ; tx_freq[20]               ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 4.000        ; -0.094     ; 2.222      ;
; 1.446 ; spi_slave:spi_slave_rx2_inst|rdata[29] ; rx2_freq[29]~_Duplicate_1 ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 4.000        ; -0.090     ; 2.223      ;
; 1.446 ; spi_slave:spi_slave_rx2_inst|rdata[17] ; rx2_freq[17]              ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 4.000        ; -0.094     ; 2.219      ;
; 1.449 ; spi_slave:spi_slave_rx2_inst|rdata[23] ; rx2_freq[23]              ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 4.000        ; -0.677     ; 1.633      ;
; 1.451 ; spi_slave:spi_slave_rx2_inst|rdata[11] ; tx_freq[11]               ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 4.000        ; -0.055     ; 2.253      ;
; 1.471 ; spi_slave:spi_slave_rx2_inst|rdata[12] ; tx_freq[12]               ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 4.000        ; -0.055     ; 2.233      ;
; 1.472 ; spi_slave:spi_slave_rx2_inst|rdata[21] ; tx_freq[21]~_Duplicate_1  ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 4.000        ; -0.092     ; 2.195      ;
; 1.481 ; spi_slave:spi_slave_rx2_inst|rdata[2]  ; rx2_freq[2]~_Duplicate_1  ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 4.000        ; -0.056     ; 2.222      ;
; 1.490 ; spi_slave:spi_slave_rx2_inst|rdata[2]  ; rx2_freq[2]               ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 4.000        ; -0.052     ; 2.217      ;
; 1.496 ; spi_slave:spi_slave_rx2_inst|rdata[1]  ; rx2_freq[1]               ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 4.000        ; -0.052     ; 2.211      ;
; 1.504 ; spi_slave:spi_slave_rx2_inst|rdata[12] ; rx2_freq[12]~_Duplicate_1 ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 4.000        ; -0.056     ; 2.199      ;
; 1.509 ; spi_slave:spi_slave_rx2_inst|rdata[12] ; rx2_freq[12]              ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 4.000        ; -0.052     ; 2.198      ;
+-------+----------------------------------------+---------------------------+--------------+-----------------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'spi_slave:spi_slave_rx_inst|done'                                                                                                       ;
+-------+---------------------------------------+---------------------------+--------------+----------------------------------+--------------+------------+------------+
; Slack ; From Node                             ; To Node                   ; Launch Clock ; Latch Clock                      ; Relationship ; Clock Skew ; Data Delay ;
+-------+---------------------------------------+---------------------------+--------------+----------------------------------+--------------+------------+------------+
; 1.066 ; spi_slave:spi_slave_rx_inst|rdata[6]  ; rx1_freq[6]               ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 4.000        ; -0.983     ; 1.710      ;
; 1.357 ; spi_slave:spi_slave_rx_inst|rdata[8]  ; rx1_freq[8]~_Duplicate_1  ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 4.000        ; -0.694     ; 1.708      ;
; 1.376 ; spi_slave:spi_slave_rx_inst|rdata[5]  ; rx1_freq[5]               ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 4.000        ; -0.673     ; 1.710      ;
; 1.379 ; spi_slave:spi_slave_rx_inst|rdata[14] ; rx1_freq[14]~_Duplicate_1 ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 4.000        ; -0.694     ; 1.686      ;
; 1.412 ; spi_slave:spi_slave_rx_inst|rdata[20] ; rx1_freq[20]~_Duplicate_1 ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 4.000        ; -0.304     ; 2.043      ;
; 1.467 ; spi_slave:spi_slave_rx_inst|rdata[6]  ; rx1_freq[6]~_Duplicate_1  ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 4.000        ; -0.981     ; 1.311      ;
; 1.479 ; spi_slave:spi_slave_rx_inst|rdata[10] ; rx1_freq[10]              ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 4.000        ; -0.641     ; 1.639      ;
; 1.481 ; spi_slave:spi_slave_rx_inst|rdata[40] ; rx1_speed[0]              ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 4.000        ; -0.537     ; 1.974      ;
; 1.485 ; spi_slave:spi_slave_rx_inst|rdata[23] ; rx1_freq[23]~_Duplicate_1 ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 4.000        ; -0.941     ; 1.333      ;
; 1.498 ; spi_slave:spi_slave_rx_inst|rdata[5]  ; rx1_freq[5]~_Duplicate_1  ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 4.000        ; -0.671     ; 1.590      ;
; 1.513 ; spi_slave:spi_slave_rx_inst|rdata[4]  ; rx1_freq[4]~_Duplicate_1  ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 4.000        ; -0.023     ; 2.223      ;
; 1.519 ; spi_slave:spi_slave_rx_inst|rdata[17] ; rx1_freq[17]~_Duplicate_1 ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 4.000        ; -0.002     ; 2.238      ;
; 1.527 ; spi_slave:spi_slave_rx_inst|rdata[2]  ; rx1_freq[2]               ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 4.000        ; -0.004     ; 2.228      ;
; 1.575 ; spi_slave:spi_slave_rx_inst|rdata[31] ; rx1_freq[31]              ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 4.000        ; -0.021     ; 2.163      ;
; 1.579 ; spi_slave:spi_slave_rx_inst|rdata[31] ; rx1_freq[31]~_Duplicate_1 ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 4.000        ; -0.325     ; 1.855      ;
; 1.595 ; spi_slave:spi_slave_rx_inst|rdata[22] ; rx1_freq[22]              ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 4.000        ; 0.000      ; 2.164      ;
; 1.633 ; spi_slave:spi_slave_rx_inst|rdata[19] ; rx1_freq[19]              ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 4.000        ; 0.000      ; 2.126      ;
; 1.642 ; spi_slave:spi_slave_rx_inst|rdata[12] ; rx1_freq[12]~_Duplicate_1 ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 4.000        ; -0.694     ; 1.423      ;
; 1.643 ; spi_slave:spi_slave_rx_inst|rdata[1]  ; rx1_freq[1]               ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 4.000        ; -0.025     ; 2.091      ;
; 1.664 ; spi_slave:spi_slave_rx_inst|rdata[29] ; rx1_freq[29]~_Duplicate_1 ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 4.000        ; -0.304     ; 1.791      ;
; 1.691 ; spi_slave:spi_slave_rx_inst|rdata[34] ; att[2]                    ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 4.000        ; -0.136     ; 2.165      ;
; 1.702 ; spi_slave:spi_slave_rx_inst|rdata[3]  ; rx1_freq[3]~_Duplicate_1  ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 4.000        ; -0.023     ; 2.034      ;
; 1.722 ; spi_slave:spi_slave_rx_inst|rdata[8]  ; rx1_freq[8]               ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 4.000        ; -0.696     ; 1.341      ;
; 1.726 ; spi_slave:spi_slave_rx_inst|rdata[0]  ; rx1_freq[0]~_Duplicate_1  ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 4.000        ; -0.594     ; 1.439      ;
; 1.736 ; spi_slave:spi_slave_rx_inst|rdata[7]  ; rx1_freq[7]               ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 4.000        ; -0.305     ; 1.718      ;
; 1.750 ; spi_slave:spi_slave_rx_inst|rdata[0]  ; rx1_freq[0]               ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 4.000        ; -0.596     ; 1.413      ;
; 1.757 ; spi_slave:spi_slave_rx_inst|rdata[23] ; rx1_freq[23]              ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 4.000        ; -0.637     ; 1.365      ;
; 1.758 ; spi_slave:spi_slave_rx_inst|rdata[11] ; rx1_freq[11]              ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 4.000        ; -0.641     ; 1.360      ;
; 1.769 ; spi_slave:spi_slave_rx_inst|rdata[3]  ; rx1_freq[3]               ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 4.000        ; -0.025     ; 1.965      ;
; 1.785 ; spi_slave:spi_slave_rx_inst|rdata[9]  ; rx1_freq[9]               ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 4.000        ; -0.641     ; 1.333      ;
; 1.789 ; spi_slave:spi_slave_rx_inst|rdata[32] ; att[0]                    ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 4.000        ; -0.437     ; 1.766      ;
; 1.790 ; spi_slave:spi_slave_rx_inst|rdata[13] ; rx1_freq[13]~_Duplicate_1 ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 4.000        ; -0.694     ; 1.275      ;
; 1.802 ; spi_slave:spi_slave_rx_inst|rdata[16] ; rx1_freq[16]~_Duplicate_1 ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 4.000        ; -0.002     ; 1.955      ;
; 1.815 ; spi_slave:spi_slave_rx_inst|rdata[4]  ; rx1_freq[4]               ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 4.000        ; -0.025     ; 1.919      ;
; 1.816 ; spi_slave:spi_slave_rx_inst|rdata[15] ; rx1_freq[15]~_Duplicate_1 ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 4.000        ; -0.002     ; 1.941      ;
; 1.817 ; spi_slave:spi_slave_rx_inst|rdata[1]  ; rx1_freq[1]~_Duplicate_1  ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 4.000        ; -0.023     ; 1.919      ;
; 1.821 ; spi_slave:spi_slave_rx_inst|rdata[15] ; rx1_freq[15]              ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 4.000        ; -0.004     ; 1.934      ;
; 1.821 ; spi_slave:spi_slave_rx_inst|rdata[36] ; att[4]                    ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 4.000        ; -0.136     ; 2.035      ;
; 1.828 ; spi_slave:spi_slave_rx_inst|rdata[41] ; rx1_speed[1]              ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 4.000        ; -0.141     ; 2.023      ;
; 1.832 ; spi_slave:spi_slave_rx_inst|rdata[20] ; rx1_freq[20]              ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 4.000        ; 0.000      ; 1.927      ;
; 1.835 ; spi_slave:spi_slave_rx_inst|rdata[16] ; rx1_freq[16]              ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 4.000        ; -0.004     ; 1.920      ;
; 1.835 ; spi_slave:spi_slave_rx_inst|rdata[21] ; rx1_freq[21]~_Duplicate_1 ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 4.000        ; -0.896     ; 1.028      ;
; 1.841 ; spi_slave:spi_slave_rx_inst|rdata[34] ; tx_gain[2]                ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 4.000        ; -0.132     ; 2.019      ;
; 1.848 ; spi_slave:spi_slave_rx_inst|rdata[28] ; rx1_freq[28]~_Duplicate_1 ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 4.000        ; -0.903     ; 1.008      ;
; 1.851 ; spi_slave:spi_slave_rx_inst|rdata[17] ; rx1_freq[17]              ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 4.000        ; -0.004     ; 1.904      ;
; 1.852 ; spi_slave:spi_slave_rx_inst|rdata[2]  ; rx1_freq[2]~_Duplicate_1  ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 4.000        ; -0.002     ; 1.905      ;
; 1.857 ; spi_slave:spi_slave_rx_inst|rdata[37] ; tx_gain[5]                ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 4.000        ; -0.132     ; 2.003      ;
; 1.860 ; spi_slave:spi_slave_rx_inst|rdata[7]  ; rx1_freq[7]~_Duplicate_1  ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 4.000        ; -0.303     ; 1.596      ;
; 1.864 ; spi_slave:spi_slave_rx_inst|rdata[21] ; rx1_freq[21]              ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 4.000        ; -0.592     ; 1.303      ;
; 1.865 ; spi_slave:spi_slave_rx_inst|rdata[18] ; rx1_freq[18]~_Duplicate_1 ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 4.000        ; -0.304     ; 1.590      ;
; 1.876 ; spi_slave:spi_slave_rx_inst|rdata[27] ; rx1_freq[27]~_Duplicate_1 ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 4.000        ; -0.605     ; 1.278      ;
; 1.878 ; spi_slave:spi_slave_rx_inst|rdata[28] ; rx1_freq[28]              ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 4.000        ; -0.599     ; 1.282      ;
; 1.884 ; spi_slave:spi_slave_rx_inst|rdata[24] ; rx1_freq[24]~_Duplicate_1 ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 4.000        ; -0.304     ; 1.571      ;
; 1.885 ; spi_slave:spi_slave_rx_inst|rdata[18] ; rx1_freq[18]              ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 4.000        ; 0.000      ; 1.874      ;
; 1.886 ; spi_slave:spi_slave_rx_inst|rdata[26] ; rx1_freq[26]~_Duplicate_1 ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 4.000        ; -0.605     ; 1.268      ;
; 1.887 ; spi_slave:spi_slave_rx_inst|rdata[30] ; rx1_freq[30]              ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 4.000        ; -0.301     ; 1.571      ;
; 1.899 ; spi_slave:spi_slave_rx_inst|rdata[24] ; rx1_freq[24]              ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 4.000        ; 0.000      ; 1.860      ;
; 1.902 ; spi_slave:spi_slave_rx_inst|rdata[19] ; rx1_freq[19]~_Duplicate_1 ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 4.000        ; -0.304     ; 1.553      ;
; 1.902 ; spi_slave:spi_slave_rx_inst|rdata[30] ; rx1_freq[30]~_Duplicate_1 ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 4.000        ; -0.605     ; 1.252      ;
; 1.921 ; spi_slave:spi_slave_rx_inst|rdata[25] ; rx1_freq[25]~_Duplicate_1 ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 4.000        ; -0.325     ; 1.513      ;
; 1.923 ; spi_slave:spi_slave_rx_inst|rdata[25] ; rx1_freq[25]              ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 4.000        ; -0.021     ; 1.815      ;
; 1.927 ; spi_slave:spi_slave_rx_inst|rdata[22] ; rx1_freq[22]~_Duplicate_1 ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 4.000        ; -0.304     ; 1.528      ;
; 1.928 ; spi_slave:spi_slave_rx_inst|rdata[29] ; rx1_freq[29]              ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 4.000        ; 0.000      ; 1.831      ;
; 1.943 ; spi_slave:spi_slave_rx_inst|rdata[27] ; rx1_freq[27]              ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 4.000        ; -0.301     ; 1.515      ;
; 1.948 ; spi_slave:spi_slave_rx_inst|rdata[38] ; randomize                 ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 4.000        ; -0.157     ; 1.887      ;
; 2.006 ; spi_slave:spi_slave_rx_inst|rdata[33] ; att[1]                    ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 4.000        ; -0.136     ; 1.850      ;
; 2.011 ; spi_slave:spi_slave_rx_inst|rdata[32] ; tx_gain[0]                ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 4.000        ; -0.433     ; 1.548      ;
; 2.018 ; spi_slave:spi_slave_rx_inst|rdata[35] ; tx_gain[3]                ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 4.000        ; -0.136     ; 1.838      ;
; 2.018 ; spi_slave:spi_slave_rx_inst|rdata[35] ; att[3]                    ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 4.000        ; -0.136     ; 1.838      ;
; 2.023 ; spi_slave:spi_slave_rx_inst|rdata[12] ; rx1_freq[12]              ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 4.000        ; -0.696     ; 1.040      ;
; 2.035 ; spi_slave:spi_slave_rx_inst|rdata[13] ; rx1_freq[13]              ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 4.000        ; -0.696     ; 1.028      ;
; 2.035 ; spi_slave:spi_slave_rx_inst|rdata[37] ; dither                    ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 4.000        ; -0.136     ; 1.821      ;
; 2.055 ; spi_slave:spi_slave_rx_inst|rdata[14] ; rx1_freq[14]              ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 4.000        ; -0.696     ; 1.008      ;
; 2.092 ; spi_slave:spi_slave_rx_inst|rdata[10] ; rx1_freq[10]~_Duplicate_1 ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 4.000        ; -0.639     ; 1.028      ;
; 2.103 ; spi_slave:spi_slave_rx_inst|rdata[33] ; tx_gain[1]                ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 4.000        ; -0.132     ; 1.757      ;
; 2.106 ; spi_slave:spi_slave_rx_inst|rdata[26] ; rx1_freq[26]              ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 4.000        ; -0.301     ; 1.352      ;
; 2.129 ; spi_slave:spi_slave_rx_inst|rdata[9]  ; rx1_freq[9]~_Duplicate_1  ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 4.000        ; -0.639     ; 0.991      ;
; 2.141 ; spi_slave:spi_slave_rx_inst|rdata[11] ; rx1_freq[11]~_Duplicate_1 ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 4.000        ; -0.639     ; 0.979      ;
; 2.256 ; spi_slave:spi_slave_rx_inst|rdata[36] ; tx_gain[4]                ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 4.000        ; -0.132     ; 1.604      ;
+-------+---------------------------------------+---------------------------+--------------+----------------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'ad9866_clk'                                                                                                                                                                                                                               ;
+-------+----------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------+-----------------+-------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                        ; To Node                                            ; Launch Clock    ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+----------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------+-----------------+-------------+--------------+------------+------------+
; 1.356 ; ad9866_clk                                                                                                                       ; ad9866_rxclk                                       ; ad9866_clk      ; ad9866_clk  ; 6.782        ; 0.000      ; 4.426      ;
; 1.356 ; ad9866_clk                                                                                                                       ; ad9866_txclk                                       ; ad9866_clk      ; ad9866_clk  ; 6.782        ; 0.000      ; 4.426      ;
; 1.485 ; ad9866_adio[8]                                                                                                                   ; agc_nearclip                                       ; virt_ad9866_clk ; ad9866_clk  ; 13.563       ; 3.155      ; 5.235      ;
; 1.493 ; ad9866_adio[9]                                                                                                                   ; agc_goodlvl                                        ; virt_ad9866_clk ; ad9866_clk  ; 13.563       ; 3.648      ; 5.720      ;
; 1.525 ; ad9866_adio[11]                                                                                                                  ; agc_goodlvl                                        ; virt_ad9866_clk ; ad9866_clk  ; 13.563       ; 3.648      ; 5.688      ;
; 1.586 ; ad9866_adio[10]                                                                                                                  ; agc_goodlvl                                        ; virt_ad9866_clk ; ad9866_clk  ; 13.563       ; 3.648      ; 5.627      ;
; 1.609 ; ad9866_adio[11]                                                                                                                  ; agc_nearclip                                       ; virt_ad9866_clk ; ad9866_clk  ; 13.563       ; 3.155      ; 5.111      ;
; 1.783 ; ad9866_adio[10]                                                                                                                  ; agc_nearclip                                       ; virt_ad9866_clk ; ad9866_clk  ; 13.563       ; 3.155      ; 4.937      ;
; 1.785 ; ad9866_adio[9]                                                                                                                   ; agc_nearclip                                       ; virt_ad9866_clk ; ad9866_clk  ; 13.563       ; 3.155      ; 4.935      ;
; 1.899 ; ad9866_adio[10]                                                                                                                  ; adcpipe[0][10]                                     ; virt_ad9866_clk ; ad9866_clk  ; 14.000       ; 3.630      ; 5.733      ;
; 1.993 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|wrptr_g[2]                                               ; rx2_FIFOEmpty                                      ; ad9866_clk      ; ad9866_clk  ; 13.563       ; -3.874     ; 6.696      ;
; 1.995 ; ad9866_adio[11]                                                                                                                  ; adcpipe[1][11]                                     ; virt_ad9866_clk ; ad9866_clk  ; 14.000       ; 3.648      ; 5.655      ;
; 1.998 ; ad9866_adio[0]                                                                                                                   ; adcpipe[1][0]                                      ; virt_ad9866_clk ; ad9866_clk  ; 14.000       ; 2.734      ; 4.738      ;
; 2.009 ; ad9866_adio[5]                                                                                                                   ; adcpipe[1][5]                                      ; virt_ad9866_clk ; ad9866_clk  ; 14.000       ; 3.432      ; 5.425      ;
; 2.160 ; ad9866_adio[0]                                                                                                                   ; adcpipe[0][0]                                      ; virt_ad9866_clk ; ad9866_clk  ; 14.000       ; 2.809      ; 4.651      ;
; 2.188 ; ad9866_adio[7]                                                                                                                   ; adcpipe[0][7]                                      ; virt_ad9866_clk ; ad9866_clk  ; 14.000       ; 3.122      ; 4.936      ;
; 2.213 ; ad9866_adio[5]                                                                                                                   ; adcpipe[0][5]                                      ; virt_ad9866_clk ; ad9866_clk  ; 14.000       ; 3.103      ; 4.892      ;
; 2.219 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|wrptr_g[6]                                               ; rx2_FIFOEmpty                                      ; ad9866_clk      ; ad9866_clk  ; 13.563       ; -3.936     ; 6.408      ;
; 2.239 ; ad9866_adio[6]                                                                                                                   ; adcpipe[1][6]                                      ; virt_ad9866_clk ; ad9866_clk  ; 14.000       ; 3.567      ; 5.330      ;
; 2.242 ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|wrptr_g[9]                                                 ; rx1_FIFOEmpty                                      ; ad9866_clk      ; ad9866_clk  ; 13.563       ; -3.807     ; 6.514      ;
; 2.254 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|wrptr_g[3]                                               ; rx2_FIFOEmpty                                      ; ad9866_clk      ; ad9866_clk  ; 13.563       ; -3.874     ; 6.435      ;
; 2.257 ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|wrptr_g[8]                                                 ; rx1_FIFOEmpty                                      ; ad9866_clk      ; ad9866_clk  ; 13.563       ; -3.807     ; 6.499      ;
; 2.267 ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|ws_dgrp_reg[8]                                             ; rx1_FIFOEmpty                                      ; ad9866_clk      ; ad9866_clk  ; 13.563       ; -3.868     ; 6.428      ;
; 2.317 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|wrptr_g[7]                                               ; rx2_FIFOEmpty                                      ; ad9866_clk      ; ad9866_clk  ; 13.563       ; -3.890     ; 6.356      ;
; 2.334 ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|wrptr_g[0]                                                 ; rx1_FIFOEmpty                                      ; ad9866_clk      ; ad9866_clk  ; 13.563       ; -3.965     ; 6.264      ;
; 2.396 ; ad9866_adio[11]                                                                                                                  ; adcpipe[0][11]                                     ; virt_ad9866_clk ; ad9866_clk  ; 14.000       ; 2.809      ; 4.415      ;
; 2.397 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|ws_dgrp_reg[2]                                           ; rx2_FIFOEmpty                                      ; ad9866_clk      ; ad9866_clk  ; 13.563       ; -3.905     ; 6.261      ;
; 2.397 ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|wrptr_g[1]                                                 ; rx1_FIFOEmpty                                      ; ad9866_clk      ; ad9866_clk  ; 13.563       ; -3.916     ; 6.250      ;
; 2.432 ; spi_slave:spi_slave_rx2_inst|treg[47]                                                                                            ; spi_miso                                           ; spi_sck         ; ad9866_clk  ; 15.000       ; -3.359     ; 8.179      ;
; 2.466 ; ad9866_adio[8]                                                                                                                   ; adcpipe[1][8]                                      ; virt_ad9866_clk ; ad9866_clk  ; 14.000       ; 3.395      ; 4.931      ;
; 2.475 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|wrptr_g[4]                                               ; rx2_FIFOEmpty                                      ; ad9866_clk      ; ad9866_clk  ; 13.563       ; -3.936     ; 6.152      ;
; 2.477 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|wrptr_g[1]                                               ; rx2_FIFOEmpty                                      ; ad9866_clk      ; ad9866_clk  ; 13.563       ; -3.874     ; 6.212      ;
; 2.481 ; ad9866_adio[8]                                                                                                                   ; adcpipe[0][8]                                      ; virt_ad9866_clk ; ad9866_clk  ; 14.000       ; 3.103      ; 4.624      ;
; 2.510 ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|wrptr_g[3]                                                 ; rx1_FIFOEmpty                                      ; ad9866_clk      ; ad9866_clk  ; 13.563       ; -3.926     ; 6.127      ;
; 2.548 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|ws_dgrp_reg[6]                                           ; rx2_FIFOEmpty                                      ; ad9866_clk      ; ad9866_clk  ; 13.563       ; -3.936     ; 6.079      ;
; 2.622 ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|ws_dgrp_reg[0]                                             ; rx1_FIFOEmpty                                      ; ad9866_clk      ; ad9866_clk  ; 13.563       ; -3.963     ; 5.978      ;
; 2.624 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|wrptr_g[9]                                               ; rx2_FIFOEmpty                                      ; ad9866_clk      ; ad9866_clk  ; 13.563       ; -3.864     ; 6.075      ;
; 2.630 ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|wrptr_g[6]                                                 ; rx1_FIFOEmpty                                      ; ad9866_clk      ; ad9866_clk  ; 13.563       ; -3.978     ; 5.955      ;
; 2.642 ; ad9866_adio[7]                                                                                                                   ; adcpipe[1][7]                                      ; virt_ad9866_clk ; ad9866_clk  ; 14.000       ; 3.472      ; 4.832      ;
; 2.643 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|rdptr_g[10]                                                ; txFIFOFull                                         ; ad9866_clk      ; ad9866_clk  ; 13.563       ; -3.768     ; 6.152      ;
; 2.646 ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|ws_dgrp_reg[9]                                             ; rx1_FIFOEmpty                                      ; ad9866_clk      ; ad9866_clk  ; 13.563       ; -3.769     ; 6.148      ;
; 2.663 ; ad9866_adio[9]                                                                                                                   ; adcpipe[1][9]                                      ; virt_ad9866_clk ; ad9866_clk  ; 14.000       ; 3.648      ; 4.987      ;
; 2.668 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|ws_dgrp_reg[0]                                           ; rx2_FIFOEmpty                                      ; ad9866_clk      ; ad9866_clk  ; 13.563       ; -3.960     ; 5.935      ;
; 2.687 ; ad9866_adio[1]                                                                                                                   ; adcpipe[0][1]                                      ; virt_ad9866_clk ; ad9866_clk  ; 14.000       ; 3.140      ; 4.455      ;
; 2.690 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|rdptr_g[11]                                                ; txFIFOFull                                         ; ad9866_clk      ; ad9866_clk  ; 13.563       ; -3.398     ; 6.475      ;
; 2.691 ; spi_slave:spi_slave_rx_inst|treg[47]                                                                                             ; spi_miso                                           ; spi_sck         ; ad9866_clk  ; 15.000       ; -3.189     ; 8.090      ;
; 2.709 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|ws_dgrp_reg[4]                                           ; rx2_FIFOEmpty                                      ; ad9866_clk      ; ad9866_clk  ; 13.563       ; -3.922     ; 5.932      ;
; 2.737 ; ad9866_adio[1]                                                                                                                   ; adcpipe[1][1]                                      ; virt_ad9866_clk ; ad9866_clk  ; 14.000       ; 3.333      ; 4.598      ;
; 2.739 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|alt_synch_pipe_uld:rs_dgwp|dffpipe_te9:dffpipe4|dffe6a[10] ; txFIFOFull                                         ; ad9866_clk      ; ad9866_clk  ; 13.563       ; -3.704     ; 6.120      ;
; 2.762 ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|ws_dgrp_reg[6]                                             ; rx1_FIFOEmpty                                      ; ad9866_clk      ; ad9866_clk  ; 13.563       ; -3.934     ; 5.867      ;
; 2.777 ; ad9866_adio[9]                                                                                                                   ; adcpipe[0][9]                                      ; virt_ad9866_clk ; ad9866_clk  ; 14.000       ; 3.630      ; 4.855      ;
; 2.780 ; ad9866_adio[3]                                                                                                                   ; adcpipe[0][3]                                      ; virt_ad9866_clk ; ad9866_clk  ; 14.000       ; 3.103      ; 4.325      ;
; 2.788 ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|ws_dgrp_reg[2]                                             ; rx1_FIFOEmpty                                      ; ad9866_clk      ; ad9866_clk  ; 13.563       ; -3.924     ; 5.851      ;
; 2.793 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|ws_dgrp_reg[3]                                           ; rx2_FIFOEmpty                                      ; ad9866_clk      ; ad9866_clk  ; 13.563       ; -3.905     ; 5.865      ;
; 2.795 ; ad9866_adio[3]                                                                                                                   ; adcpipe[1][3]                                      ; virt_ad9866_clk ; ad9866_clk  ; 14.000       ; 3.122      ; 4.329      ;
; 2.805 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|wrptr_g[5]                                               ; rx2_FIFOEmpty                                      ; ad9866_clk      ; ad9866_clk  ; 13.563       ; -3.936     ; 5.822      ;
; 2.813 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|rdptr_g[2]                                                 ; txFIFOFull                                         ; ad9866_clk      ; ad9866_clk  ; 13.563       ; -3.768     ; 5.982      ;
; 2.813 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|rdptr_g[3]                                                 ; txFIFOFull                                         ; ad9866_clk      ; ad9866_clk  ; 13.563       ; -3.768     ; 5.982      ;
; 2.838 ; ad9866_adio[10]                                                                                                                  ; adcpipe[1][10]                                     ; virt_ad9866_clk ; ad9866_clk  ; 14.000       ; 3.648      ; 4.812      ;
; 2.841 ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|wrptr_g[2]                                                 ; rx1_FIFOEmpty                                      ; ad9866_clk      ; ad9866_clk  ; 13.563       ; -3.926     ; 5.796      ;
; 2.843 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|wrptr_g[0]                                               ; rx2_FIFOEmpty                                      ; ad9866_clk      ; ad9866_clk  ; 13.563       ; -3.874     ; 5.846      ;
; 2.851 ; ad9866_adio[4]                                                                                                                   ; adcpipe[1][4]                                      ; virt_ad9866_clk ; ad9866_clk  ; 14.000       ; 3.594      ; 4.745      ;
; 2.877 ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|wrptr_g[7]                                                 ; rx1_FIFOEmpty                                      ; ad9866_clk      ; ad9866_clk  ; 13.563       ; -3.968     ; 5.718      ;
; 2.886 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|ws_dgrp_reg[7]                                           ; rx2_FIFOEmpty                                      ; ad9866_clk      ; ad9866_clk  ; 13.563       ; -3.936     ; 5.741      ;
; 2.889 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|rdptr_g[4]                                                 ; txFIFOFull                                         ; ad9866_clk      ; ad9866_clk  ; 13.563       ; -3.398     ; 6.276      ;
; 2.890 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|rdptr_g[5]                                                 ; txFIFOFull                                         ; ad9866_clk      ; ad9866_clk  ; 13.563       ; -3.398     ; 6.275      ;
; 2.896 ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|wrptr_g[5]                                                 ; rx1_FIFOEmpty                                      ; ad9866_clk      ; ad9866_clk  ; 13.563       ; -3.978     ; 5.689      ;
; 2.901 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|ws_dgrp_reg[9]                                           ; rx2_FIFOEmpty                                      ; ad9866_clk      ; ad9866_clk  ; 13.563       ; -3.863     ; 5.799      ;
; 2.902 ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|wrptr_g[4]                                                 ; rx1_FIFOEmpty                                      ; ad9866_clk      ; ad9866_clk  ; 13.563       ; -3.977     ; 5.684      ;
; 2.934 ; ad9866_adio[6]                                                                                                                   ; adcpipe[0][6]                                      ; virt_ad9866_clk ; ad9866_clk  ; 14.000       ; 3.588      ; 4.656      ;
; 2.949 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|alt_synch_pipe_uld:rs_dgwp|dffpipe_te9:dffpipe4|dffe6a[5]  ; txFIFOFull                                         ; ad9866_clk      ; ad9866_clk  ; 13.563       ; -3.656     ; 5.958      ;
; 2.961 ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|ws_dgrp_reg[1]                                             ; rx1_FIFOEmpty                                      ; ad9866_clk      ; ad9866_clk  ; 13.563       ; -3.963     ; 5.639      ;
; 2.966 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|rdptr_g[7]                                                 ; txFIFOFull                                         ; ad9866_clk      ; ad9866_clk  ; 13.563       ; -3.764     ; 5.833      ;
; 2.967 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|rdptr_g[6]                                                 ; txFIFOFull                                         ; ad9866_clk      ; ad9866_clk  ; 13.563       ; -3.764     ; 5.832      ;
; 2.971 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|alt_synch_pipe_uld:rs_dgwp|dffpipe_te9:dffpipe4|dffe6a[4]  ; txFIFOFull                                         ; ad9866_clk      ; ad9866_clk  ; 13.563       ; -3.656     ; 5.936      ;
; 3.006 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|ws_dgrp_reg[1]                                           ; rx2_FIFOEmpty                                      ; ad9866_clk      ; ad9866_clk  ; 13.563       ; -3.960     ; 5.597      ;
; 3.088 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|rdptr_g[8]                                                 ; txFIFOFull                                         ; ad9866_clk      ; ad9866_clk  ; 13.563       ; -3.660     ; 5.815      ;
; 3.088 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|rdptr_g[9]                                                 ; txFIFOFull                                         ; ad9866_clk      ; ad9866_clk  ; 13.563       ; -3.660     ; 5.815      ;
; 3.099 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|ws_dgrp_reg[5]                                           ; rx2_FIFOEmpty                                      ; ad9866_clk      ; ad9866_clk  ; 13.563       ; -3.922     ; 5.542      ;
; 3.104 ; ad9866_adio[2]                                                                                                                   ; adcpipe[1][2]                                      ; virt_ad9866_clk ; ad9866_clk  ; 14.000       ; 3.052      ; 3.950      ;
; 3.104 ; ad9866_adio[2]                                                                                                                   ; adcpipe[0][2]                                      ; virt_ad9866_clk ; ad9866_clk  ; 14.000       ; 3.052      ; 3.950      ;
; 3.127 ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|ws_dgrp_reg[3]                                             ; rx1_FIFOEmpty                                      ; ad9866_clk      ; ad9866_clk  ; 13.563       ; -3.924     ; 5.512      ;
; 3.167 ; ad9866_adio[4]                                                                                                                   ; adcpipe[0][4]                                      ; virt_ad9866_clk ; ad9866_clk  ; 14.000       ; 3.771      ; 4.606      ;
; 3.174 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|alt_synch_pipe_uld:rs_dgwp|dffpipe_te9:dffpipe4|dffe6a[3]  ; txFIFOFull                                         ; ad9866_clk      ; ad9866_clk  ; 13.563       ; -3.725     ; 5.664      ;
; 3.178 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|rdptr_g[0]                                                 ; txFIFOFull                                         ; ad9866_clk      ; ad9866_clk  ; 13.563       ; -3.398     ; 5.987      ;
; 3.187 ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|ws_dgrp_reg[4]                                             ; rx1_FIFOEmpty                                      ; ad9866_clk      ; ad9866_clk  ; 13.563       ; -3.971     ; 5.405      ;
; 3.196 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|alt_synch_pipe_uld:rs_dgwp|dffpipe_te9:dffpipe4|dffe6a[2]  ; txFIFOFull                                         ; ad9866_clk      ; ad9866_clk  ; 13.563       ; -3.725     ; 5.642      ;
; 3.232 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|wrptr_g[8]                                               ; rx2_FIFOEmpty                                      ; ad9866_clk      ; ad9866_clk  ; 13.563       ; -3.882     ; 5.449      ;
; 3.271 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|alt_synch_pipe_uld:rs_dgwp|dffpipe_te9:dffpipe4|dffe6a[11] ; txFIFOFull                                         ; ad9866_clk      ; ad9866_clk  ; 13.563       ; -3.704     ; 5.588      ;
; 3.332 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|alt_synch_pipe_uld:rs_dgwp|dffpipe_te9:dffpipe4|dffe6a[7]  ; txFIFOFull                                         ; ad9866_clk      ; ad9866_clk  ; 13.563       ; -3.715     ; 5.516      ;
; 3.354 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|alt_synch_pipe_uld:rs_dgwp|dffpipe_te9:dffpipe4|dffe6a[6]  ; txFIFOFull                                         ; ad9866_clk      ; ad9866_clk  ; 13.563       ; -3.715     ; 5.494      ;
; 3.363 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|alt_synch_pipe_uld:rs_dgwp|dffpipe_te9:dffpipe4|dffe6a[9]  ; txFIFOFull                                         ; ad9866_clk      ; ad9866_clk  ; 13.563       ; -3.704     ; 5.496      ;
; 3.384 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|alt_synch_pipe_uld:rs_dgwp|dffpipe_te9:dffpipe4|dffe6a[8]  ; txFIFOFull                                         ; ad9866_clk      ; ad9866_clk  ; 13.563       ; -3.704     ; 5.475      ;
; 3.467 ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|ws_dgrp_reg[7]                                             ; rx1_FIFOEmpty                                      ; ad9866_clk      ; ad9866_clk  ; 13.563       ; -3.934     ; 5.162      ;
; 3.479 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|rdptr_g[1]                                                 ; txFIFOFull                                         ; ad9866_clk      ; ad9866_clk  ; 13.563       ; -3.660     ; 5.424      ;
; 3.527 ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|ws_dgrp_reg[5]                                             ; rx1_FIFOEmpty                                      ; ad9866_clk      ; ad9866_clk  ; 13.563       ; -3.971     ; 5.065      ;
; 3.605 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|ws_dgrp_reg[8]                                           ; rx2_FIFOEmpty                                      ; ad9866_clk      ; ad9866_clk  ; 13.563       ; -3.863     ; 5.095      ;
; 3.753 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|alt_synch_pipe_uld:rs_dgwp|dffpipe_te9:dffpipe4|dffe6a[1]  ; txFIFOFull                                         ; ad9866_clk      ; ad9866_clk  ; 13.563       ; -3.704     ; 5.106      ;
; 3.775 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|alt_synch_pipe_uld:rs_dgwp|dffpipe_te9:dffpipe4|dffe6a[0]  ; txFIFOFull                                         ; ad9866_clk      ; ad9866_clk  ; 13.563       ; -3.704     ; 5.084      ;
; 4.604 ; agc_delaycnt[0]                                                                                                                  ; transmitter:transmitter_inst|CicInterpM5:in2|x0[1] ; ad9866_clk      ; ad9866_clk  ; 13.563       ; -1.558     ; 7.423      ;
+-------+----------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------+-----------------+-------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'virt_ad9866_rxclk'                                                                                                  ;
+--------+-------------------------------------------+-----------------+--------------+-------------------+--------------+------------+------------+
; Slack  ; From Node                                 ; To Node         ; Launch Clock ; Latch Clock       ; Relationship ; Clock Skew ; Data Delay ;
+--------+-------------------------------------------+-----------------+--------------+-------------------+--------------+------------+------------+
; 23.951 ; transmitter:transmitter_inst|out_data[12] ; ad9866_adio[10] ; ad9866_clk   ; virt_ad9866_rxclk ; 40.000       ; -4.148     ; 6.881      ;
; 26.506 ; transmitter:transmitter_inst|out_data[13] ; ad9866_adio[11] ; ad9866_clk   ; virt_ad9866_rxclk ; 40.000       ; -4.237     ; 4.237      ;
; 26.625 ; transmitter:transmitter_inst|out_data[9]  ; ad9866_adio[7]  ; ad9866_clk   ; virt_ad9866_rxclk ; 40.000       ; -4.171     ; 4.184      ;
; 26.625 ; transmitter:transmitter_inst|out_data[4]  ; ad9866_adio[2]  ; ad9866_clk   ; virt_ad9866_rxclk ; 40.000       ; -4.173     ; 4.182      ;
; 26.692 ; transmitter:transmitter_inst|out_data[10] ; ad9866_adio[8]  ; ad9866_clk   ; virt_ad9866_rxclk ; 40.000       ; -4.171     ; 4.117      ;
; 26.976 ; transmitter:transmitter_inst|out_data[2]  ; ad9866_adio[0]  ; ad9866_clk   ; virt_ad9866_rxclk ; 40.000       ; -4.173     ; 3.831      ;
; 27.040 ; transmitter:transmitter_inst|out_data[3]  ; ad9866_adio[1]  ; ad9866_clk   ; virt_ad9866_rxclk ; 40.000       ; -4.148     ; 3.792      ;
; 27.081 ; transmitter:transmitter_inst|out_data[8]  ; ad9866_adio[6]  ; ad9866_clk   ; virt_ad9866_rxclk ; 40.000       ; -4.153     ; 3.746      ;
; 27.393 ; transmitter:transmitter_inst|out_data[5]  ; ad9866_adio[3]  ; ad9866_clk   ; virt_ad9866_rxclk ; 40.000       ; -4.148     ; 3.439      ;
; 27.435 ; transmitter:transmitter_inst|out_data[11] ; ad9866_adio[9]  ; ad9866_clk   ; virt_ad9866_rxclk ; 40.000       ; -4.159     ; 3.386      ;
; 27.606 ; transmitter:transmitter_inst|out_data[6]  ; ad9866_adio[4]  ; ad9866_clk   ; virt_ad9866_rxclk ; 40.000       ; -4.159     ; 3.215      ;
; 27.609 ; transmitter:transmitter_inst|out_data[7]  ; ad9866_adio[5]  ; ad9866_clk   ; virt_ad9866_rxclk ; 40.000       ; -4.159     ; 3.212      ;
+--------+-------------------------------------------+-----------------+--------------+-------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'clk_10mhz'                                                                                                                                                ;
+--------+----------------------------------------------------+----------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                          ; To Node                                            ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+----------------------------------------------------+----------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 95.073 ; ad9866:ad9866_inst|dut1_pc[3]                      ; ad9866:ad9866_inst|dut2_data[11]                   ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.066     ; 4.863      ;
; 95.094 ; ad9866:ad9866_inst|dut1_pc[3]                      ; ad9866:ad9866_inst|dut2_data[15]                   ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.066     ; 4.842      ;
; 95.094 ; ad9866:ad9866_inst|dut1_pc[3]                      ; ad9866:ad9866_inst|dut2_data[14]                   ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.066     ; 4.842      ;
; 95.094 ; ad9866:ad9866_inst|dut1_pc[3]                      ; ad9866:ad9866_inst|dut2_data[13]                   ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.066     ; 4.842      ;
; 95.094 ; ad9866:ad9866_inst|dut1_pc[3]                      ; ad9866:ad9866_inst|dut2_data[12]                   ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.066     ; 4.842      ;
; 95.094 ; ad9866:ad9866_inst|dut1_pc[3]                      ; ad9866:ad9866_inst|dut2_data[10]                   ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.066     ; 4.842      ;
; 95.094 ; ad9866:ad9866_inst|dut1_pc[3]                      ; ad9866:ad9866_inst|dut2_data[9]                    ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.066     ; 4.842      ;
; 95.094 ; ad9866:ad9866_inst|dut1_pc[3]                      ; ad9866:ad9866_inst|dut2_data[8]                    ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.066     ; 4.842      ;
; 95.094 ; ad9866:ad9866_inst|dut1_pc[3]                      ; ad9866:ad9866_inst|dut2_data[7]                    ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.066     ; 4.842      ;
; 95.094 ; ad9866:ad9866_inst|dut1_pc[3]                      ; ad9866:ad9866_inst|dut2_data[6]                    ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.066     ; 4.842      ;
; 95.116 ; reset_handler:reset_handler_inst|reset_counter[15] ; reset_handler:reset_handler_inst|reset_counter[11] ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.068     ; 4.818      ;
; 95.116 ; reset_handler:reset_handler_inst|reset_counter[15] ; reset_handler:reset_handler_inst|reset_counter[10] ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.068     ; 4.818      ;
; 95.116 ; reset_handler:reset_handler_inst|reset_counter[15] ; reset_handler:reset_handler_inst|reset_counter[1]  ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.068     ; 4.818      ;
; 95.116 ; reset_handler:reset_handler_inst|reset_counter[15] ; reset_handler:reset_handler_inst|reset_counter[2]  ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.068     ; 4.818      ;
; 95.116 ; reset_handler:reset_handler_inst|reset_counter[15] ; reset_handler:reset_handler_inst|reset_counter[3]  ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.068     ; 4.818      ;
; 95.116 ; reset_handler:reset_handler_inst|reset_counter[15] ; reset_handler:reset_handler_inst|reset_counter[4]  ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.068     ; 4.818      ;
; 95.116 ; reset_handler:reset_handler_inst|reset_counter[15] ; reset_handler:reset_handler_inst|reset_counter[5]  ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.068     ; 4.818      ;
; 95.116 ; reset_handler:reset_handler_inst|reset_counter[15] ; reset_handler:reset_handler_inst|reset_counter[6]  ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.068     ; 4.818      ;
; 95.116 ; reset_handler:reset_handler_inst|reset_counter[15] ; reset_handler:reset_handler_inst|reset_counter[7]  ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.068     ; 4.818      ;
; 95.116 ; reset_handler:reset_handler_inst|reset_counter[15] ; reset_handler:reset_handler_inst|reset_counter[8]  ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.068     ; 4.818      ;
; 95.116 ; reset_handler:reset_handler_inst|reset_counter[15] ; reset_handler:reset_handler_inst|reset_counter[9]  ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.068     ; 4.818      ;
; 95.117 ; reset_handler:reset_handler_inst|reset_counter[12] ; reset_handler:reset_handler_inst|reset_counter[11] ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.068     ; 4.817      ;
; 95.117 ; reset_handler:reset_handler_inst|reset_counter[12] ; reset_handler:reset_handler_inst|reset_counter[10] ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.068     ; 4.817      ;
; 95.117 ; reset_handler:reset_handler_inst|reset_counter[12] ; reset_handler:reset_handler_inst|reset_counter[1]  ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.068     ; 4.817      ;
; 95.117 ; reset_handler:reset_handler_inst|reset_counter[12] ; reset_handler:reset_handler_inst|reset_counter[2]  ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.068     ; 4.817      ;
; 95.117 ; reset_handler:reset_handler_inst|reset_counter[12] ; reset_handler:reset_handler_inst|reset_counter[3]  ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.068     ; 4.817      ;
; 95.117 ; reset_handler:reset_handler_inst|reset_counter[12] ; reset_handler:reset_handler_inst|reset_counter[4]  ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.068     ; 4.817      ;
; 95.117 ; reset_handler:reset_handler_inst|reset_counter[12] ; reset_handler:reset_handler_inst|reset_counter[5]  ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.068     ; 4.817      ;
; 95.117 ; reset_handler:reset_handler_inst|reset_counter[12] ; reset_handler:reset_handler_inst|reset_counter[6]  ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.068     ; 4.817      ;
; 95.117 ; reset_handler:reset_handler_inst|reset_counter[12] ; reset_handler:reset_handler_inst|reset_counter[7]  ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.068     ; 4.817      ;
; 95.117 ; reset_handler:reset_handler_inst|reset_counter[12] ; reset_handler:reset_handler_inst|reset_counter[8]  ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.068     ; 4.817      ;
; 95.117 ; reset_handler:reset_handler_inst|reset_counter[12] ; reset_handler:reset_handler_inst|reset_counter[9]  ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.068     ; 4.817      ;
; 95.174 ; ad9866:ad9866_inst|dut1_pc[5]                      ; ad9866:ad9866_inst|dut2_data[11]                   ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.066     ; 4.762      ;
; 95.178 ; ad9866:ad9866_inst|dut1_pc[4]                      ; ad9866:ad9866_inst|dut2_data[11]                   ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.066     ; 4.758      ;
; 95.195 ; ad9866:ad9866_inst|dut1_pc[5]                      ; ad9866:ad9866_inst|dut2_data[15]                   ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.066     ; 4.741      ;
; 95.195 ; ad9866:ad9866_inst|dut1_pc[5]                      ; ad9866:ad9866_inst|dut2_data[14]                   ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.066     ; 4.741      ;
; 95.195 ; ad9866:ad9866_inst|dut1_pc[5]                      ; ad9866:ad9866_inst|dut2_data[13]                   ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.066     ; 4.741      ;
; 95.195 ; ad9866:ad9866_inst|dut1_pc[5]                      ; ad9866:ad9866_inst|dut2_data[12]                   ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.066     ; 4.741      ;
; 95.195 ; ad9866:ad9866_inst|dut1_pc[5]                      ; ad9866:ad9866_inst|dut2_data[10]                   ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.066     ; 4.741      ;
; 95.195 ; ad9866:ad9866_inst|dut1_pc[5]                      ; ad9866:ad9866_inst|dut2_data[9]                    ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.066     ; 4.741      ;
; 95.195 ; ad9866:ad9866_inst|dut1_pc[5]                      ; ad9866:ad9866_inst|dut2_data[8]                    ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.066     ; 4.741      ;
; 95.195 ; ad9866:ad9866_inst|dut1_pc[5]                      ; ad9866:ad9866_inst|dut2_data[7]                    ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.066     ; 4.741      ;
; 95.195 ; ad9866:ad9866_inst|dut1_pc[5]                      ; ad9866:ad9866_inst|dut2_data[6]                    ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.066     ; 4.741      ;
; 95.199 ; ad9866:ad9866_inst|dut1_pc[4]                      ; ad9866:ad9866_inst|dut2_data[15]                   ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.066     ; 4.737      ;
; 95.199 ; ad9866:ad9866_inst|dut1_pc[4]                      ; ad9866:ad9866_inst|dut2_data[14]                   ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.066     ; 4.737      ;
; 95.199 ; ad9866:ad9866_inst|dut1_pc[4]                      ; ad9866:ad9866_inst|dut2_data[13]                   ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.066     ; 4.737      ;
; 95.199 ; ad9866:ad9866_inst|dut1_pc[4]                      ; ad9866:ad9866_inst|dut2_data[12]                   ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.066     ; 4.737      ;
; 95.199 ; ad9866:ad9866_inst|dut1_pc[4]                      ; ad9866:ad9866_inst|dut2_data[10]                   ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.066     ; 4.737      ;
; 95.199 ; ad9866:ad9866_inst|dut1_pc[4]                      ; ad9866:ad9866_inst|dut2_data[9]                    ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.066     ; 4.737      ;
; 95.199 ; ad9866:ad9866_inst|dut1_pc[4]                      ; ad9866:ad9866_inst|dut2_data[8]                    ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.066     ; 4.737      ;
; 95.199 ; ad9866:ad9866_inst|dut1_pc[4]                      ; ad9866:ad9866_inst|dut2_data[7]                    ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.066     ; 4.737      ;
; 95.199 ; ad9866:ad9866_inst|dut1_pc[4]                      ; ad9866:ad9866_inst|dut2_data[6]                    ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.066     ; 4.737      ;
; 95.253 ; ad9866:ad9866_inst|dut1_pc[4]                      ; ad9866:ad9866_inst|dut2_data[3]                    ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.068     ; 4.681      ;
; 95.257 ; ad9866:ad9866_inst|dut1_pc[2]                      ; ad9866:ad9866_inst|dut2_data[11]                   ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.066     ; 4.679      ;
; 95.278 ; ad9866:ad9866_inst|dut1_pc[2]                      ; ad9866:ad9866_inst|dut2_data[15]                   ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.066     ; 4.658      ;
; 95.278 ; ad9866:ad9866_inst|dut1_pc[2]                      ; ad9866:ad9866_inst|dut2_data[14]                   ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.066     ; 4.658      ;
; 95.278 ; ad9866:ad9866_inst|dut1_pc[2]                      ; ad9866:ad9866_inst|dut2_data[13]                   ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.066     ; 4.658      ;
; 95.278 ; ad9866:ad9866_inst|dut1_pc[2]                      ; ad9866:ad9866_inst|dut2_data[12]                   ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.066     ; 4.658      ;
; 95.278 ; ad9866:ad9866_inst|dut1_pc[2]                      ; ad9866:ad9866_inst|dut2_data[10]                   ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.066     ; 4.658      ;
; 95.278 ; ad9866:ad9866_inst|dut1_pc[2]                      ; ad9866:ad9866_inst|dut2_data[9]                    ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.066     ; 4.658      ;
; 95.278 ; ad9866:ad9866_inst|dut1_pc[2]                      ; ad9866:ad9866_inst|dut2_data[8]                    ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.066     ; 4.658      ;
; 95.278 ; ad9866:ad9866_inst|dut1_pc[2]                      ; ad9866:ad9866_inst|dut2_data[7]                    ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.066     ; 4.658      ;
; 95.278 ; ad9866:ad9866_inst|dut1_pc[2]                      ; ad9866:ad9866_inst|dut2_data[6]                    ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.066     ; 4.658      ;
; 95.292 ; reset_handler:reset_handler_inst|reset_counter[14] ; reset_handler:reset_handler_inst|reset_counter[11] ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.068     ; 4.642      ;
; 95.292 ; reset_handler:reset_handler_inst|reset_counter[14] ; reset_handler:reset_handler_inst|reset_counter[10] ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.068     ; 4.642      ;
; 95.292 ; reset_handler:reset_handler_inst|reset_counter[14] ; reset_handler:reset_handler_inst|reset_counter[1]  ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.068     ; 4.642      ;
; 95.292 ; reset_handler:reset_handler_inst|reset_counter[14] ; reset_handler:reset_handler_inst|reset_counter[2]  ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.068     ; 4.642      ;
; 95.292 ; reset_handler:reset_handler_inst|reset_counter[14] ; reset_handler:reset_handler_inst|reset_counter[3]  ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.068     ; 4.642      ;
; 95.292 ; reset_handler:reset_handler_inst|reset_counter[14] ; reset_handler:reset_handler_inst|reset_counter[4]  ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.068     ; 4.642      ;
; 95.292 ; reset_handler:reset_handler_inst|reset_counter[14] ; reset_handler:reset_handler_inst|reset_counter[5]  ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.068     ; 4.642      ;
; 95.292 ; reset_handler:reset_handler_inst|reset_counter[14] ; reset_handler:reset_handler_inst|reset_counter[6]  ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.068     ; 4.642      ;
; 95.292 ; reset_handler:reset_handler_inst|reset_counter[14] ; reset_handler:reset_handler_inst|reset_counter[7]  ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.068     ; 4.642      ;
; 95.292 ; reset_handler:reset_handler_inst|reset_counter[14] ; reset_handler:reset_handler_inst|reset_counter[8]  ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.068     ; 4.642      ;
; 95.292 ; reset_handler:reset_handler_inst|reset_counter[14] ; reset_handler:reset_handler_inst|reset_counter[9]  ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.068     ; 4.642      ;
; 95.327 ; ad9866:ad9866_inst|dut1_pc[1]                      ; ad9866:ad9866_inst|dut2_data[11]                   ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.066     ; 4.609      ;
; 95.348 ; ad9866:ad9866_inst|dut1_pc[1]                      ; ad9866:ad9866_inst|dut2_data[15]                   ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.066     ; 4.588      ;
; 95.348 ; ad9866:ad9866_inst|dut1_pc[1]                      ; ad9866:ad9866_inst|dut2_data[14]                   ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.066     ; 4.588      ;
; 95.348 ; ad9866:ad9866_inst|dut1_pc[1]                      ; ad9866:ad9866_inst|dut2_data[13]                   ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.066     ; 4.588      ;
; 95.348 ; ad9866:ad9866_inst|dut1_pc[1]                      ; ad9866:ad9866_inst|dut2_data[12]                   ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.066     ; 4.588      ;
; 95.348 ; ad9866:ad9866_inst|dut1_pc[1]                      ; ad9866:ad9866_inst|dut2_data[10]                   ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.066     ; 4.588      ;
; 95.348 ; ad9866:ad9866_inst|dut1_pc[1]                      ; ad9866:ad9866_inst|dut2_data[9]                    ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.066     ; 4.588      ;
; 95.348 ; ad9866:ad9866_inst|dut1_pc[1]                      ; ad9866:ad9866_inst|dut2_data[8]                    ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.066     ; 4.588      ;
; 95.348 ; ad9866:ad9866_inst|dut1_pc[1]                      ; ad9866:ad9866_inst|dut2_data[7]                    ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.066     ; 4.588      ;
; 95.348 ; ad9866:ad9866_inst|dut1_pc[1]                      ; ad9866:ad9866_inst|dut2_data[6]                    ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.066     ; 4.588      ;
; 95.419 ; ad9866:ad9866_inst|dut1_pc[5]                      ; ad9866:ad9866_inst|dut2_data[3]                    ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.068     ; 4.515      ;
; 95.429 ; reset_handler:reset_handler_inst|reset_counter[13] ; reset_handler:reset_handler_inst|reset_counter[11] ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.068     ; 4.505      ;
; 95.429 ; reset_handler:reset_handler_inst|reset_counter[13] ; reset_handler:reset_handler_inst|reset_counter[10] ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.068     ; 4.505      ;
; 95.429 ; reset_handler:reset_handler_inst|reset_counter[13] ; reset_handler:reset_handler_inst|reset_counter[1]  ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.068     ; 4.505      ;
; 95.429 ; reset_handler:reset_handler_inst|reset_counter[13] ; reset_handler:reset_handler_inst|reset_counter[2]  ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.068     ; 4.505      ;
; 95.429 ; reset_handler:reset_handler_inst|reset_counter[13] ; reset_handler:reset_handler_inst|reset_counter[3]  ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.068     ; 4.505      ;
; 95.429 ; reset_handler:reset_handler_inst|reset_counter[13] ; reset_handler:reset_handler_inst|reset_counter[4]  ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.068     ; 4.505      ;
; 95.429 ; reset_handler:reset_handler_inst|reset_counter[13] ; reset_handler:reset_handler_inst|reset_counter[5]  ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.068     ; 4.505      ;
; 95.429 ; reset_handler:reset_handler_inst|reset_counter[13] ; reset_handler:reset_handler_inst|reset_counter[6]  ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.068     ; 4.505      ;
; 95.429 ; reset_handler:reset_handler_inst|reset_counter[13] ; reset_handler:reset_handler_inst|reset_counter[7]  ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.068     ; 4.505      ;
; 95.429 ; reset_handler:reset_handler_inst|reset_counter[13] ; reset_handler:reset_handler_inst|reset_counter[8]  ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.068     ; 4.505      ;
; 95.429 ; reset_handler:reset_handler_inst|reset_counter[13] ; reset_handler:reset_handler_inst|reset_counter[9]  ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.068     ; 4.505      ;
; 95.497 ; prev_gain[2]                                       ; ad9866:ad9866_inst|dut2_data[11]                   ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.071     ; 4.434      ;
; 95.518 ; prev_gain[2]                                       ; ad9866:ad9866_inst|dut2_data[15]                   ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.071     ; 4.413      ;
; 95.518 ; prev_gain[2]                                       ; ad9866:ad9866_inst|dut2_data[14]                   ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.071     ; 4.413      ;
; 95.518 ; prev_gain[2]                                       ; ad9866:ad9866_inst|dut2_data[13]                   ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.071     ; 4.413      ;
+--------+----------------------------------------------------+----------------------------------------------------+--------------+-------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'spi_ce1'                                                                                                                                                                                                                                                                                                                  ;
+----------+-----------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack    ; From Node                                                                                                                         ; To Node                                                                                                                           ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+----------+-----------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 2494.729 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|parity2                       ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter1a8                    ; spi_ce1      ; spi_ce1     ; 2500.000     ; -0.098     ; 5.175      ;
; 2494.785 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter1a0                    ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter1a8                    ; spi_ce1      ; spi_ce1     ; 2500.000     ; -0.098     ; 5.119      ;
; 2495.042 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter1a1                    ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter1a8                    ; spi_ce1      ; spi_ce1     ; 2500.000     ; -0.098     ; 4.862      ;
; 2495.267 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|parity2                       ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter1a6                    ; spi_ce1      ; spi_ce1     ; 2500.000     ; -0.098     ; 4.637      ;
; 2495.323 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter1a0                    ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter1a6                    ; spi_ce1      ; spi_ce1     ; 2500.000     ; -0.098     ; 4.581      ;
; 2495.508 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|parity2                       ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter1a9                    ; spi_ce1      ; spi_ce1     ; 2500.000     ; -0.097     ; 4.397      ;
; 2495.564 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter1a0                    ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter1a9                    ; spi_ce1      ; spi_ce1     ; 2500.000     ; -0.097     ; 4.341      ;
; 2495.580 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter1a1                    ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter1a6                    ; spi_ce1      ; spi_ce1     ; 2500.000     ; -0.098     ; 4.324      ;
; 2495.669 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter1a4                    ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter1a8                    ; spi_ce1      ; spi_ce1     ; 2500.000     ; -0.098     ; 4.235      ;
; 2495.685 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter1a3                    ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter1a8                    ; spi_ce1      ; spi_ce1     ; 2500.000     ; -0.098     ; 4.219      ;
; 2495.810 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|parity2                       ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter1a7                    ; spi_ce1      ; spi_ce1     ; 2500.000     ; -0.098     ; 4.094      ;
; 2495.821 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter1a1                    ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter1a9                    ; spi_ce1      ; spi_ce1     ; 2500.000     ; -0.097     ; 4.084      ;
; 2495.866 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter1a0                    ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter1a7                    ; spi_ce1      ; spi_ce1     ; 2500.000     ; -0.098     ; 4.038      ;
; 2495.971 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter1a2                    ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter1a8                    ; spi_ce1      ; spi_ce1     ; 2500.000     ; -0.098     ; 3.933      ;
; 2496.123 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter1a1                    ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter1a7                    ; spi_ce1      ; spi_ce1     ; 2500.000     ; -0.098     ; 3.781      ;
; 2496.155 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter1a8                    ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|altsyncram_vi31:fifo_ram|ram_block7a12~portb_address_reg0 ; spi_ce1      ; spi_ce1     ; 2500.000     ; 0.279      ; 4.163      ;
; 2496.207 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter1a4                    ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter1a6                    ; spi_ce1      ; spi_ce1     ; 2500.000     ; -0.098     ; 3.697      ;
; 2496.223 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter1a3                    ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter1a6                    ; spi_ce1      ; spi_ce1     ; 2500.000     ; -0.098     ; 3.681      ;
; 2496.349 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter1a5                    ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter1a8                    ; spi_ce1      ; spi_ce1     ; 2500.000     ; -0.098     ; 3.555      ;
; 2496.448 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter1a4                    ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter1a9                    ; spi_ce1      ; spi_ce1     ; 2500.000     ; -0.097     ; 3.457      ;
; 2496.464 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter1a3                    ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter1a9                    ; spi_ce1      ; spi_ce1     ; 2500.000     ; -0.097     ; 3.441      ;
; 2496.490 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter1a9                    ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|altsyncram_vi31:fifo_ram|ram_block7a12~portb_address_reg0 ; spi_ce1      ; spi_ce1     ; 2500.000     ; 0.278      ; 3.827      ;
; 2496.509 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter1a2                    ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter1a6                    ; spi_ce1      ; spi_ce1     ; 2500.000     ; -0.098     ; 3.395      ;
; 2496.717 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter1a8                    ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|altsyncram_vi31:fifo_ram|ram_block7a0~portb_address_reg0  ; spi_ce1      ; spi_ce1     ; 2500.000     ; 0.292      ; 3.614      ;
; 2496.719 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|altsyncram_vi31:fifo_ram|ram_block7a30~portb_address_reg0 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|altsyncram_vi31:fifo_ram|q_b[47]                          ; spi_ce1      ; spi_ce1     ; 2500.000     ; -0.048     ; 3.157      ;
; 2496.719 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|altsyncram_vi31:fifo_ram|ram_block7a30~portb_address_reg0 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|altsyncram_vi31:fifo_ram|q_b[46]                          ; spi_ce1      ; spi_ce1     ; 2500.000     ; -0.048     ; 3.157      ;
; 2496.719 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|altsyncram_vi31:fifo_ram|ram_block7a30~portb_address_reg0 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|altsyncram_vi31:fifo_ram|q_b[45]                          ; spi_ce1      ; spi_ce1     ; 2500.000     ; -0.048     ; 3.157      ;
; 2496.719 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|altsyncram_vi31:fifo_ram|ram_block7a30~portb_address_reg0 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|altsyncram_vi31:fifo_ram|q_b[44]                          ; spi_ce1      ; spi_ce1     ; 2500.000     ; -0.048     ; 3.157      ;
; 2496.719 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|altsyncram_vi31:fifo_ram|ram_block7a30~portb_address_reg0 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|altsyncram_vi31:fifo_ram|q_b[43]                          ; spi_ce1      ; spi_ce1     ; 2500.000     ; -0.048     ; 3.157      ;
; 2496.719 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|altsyncram_vi31:fifo_ram|ram_block7a30~portb_address_reg0 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|altsyncram_vi31:fifo_ram|q_b[42]                          ; spi_ce1      ; spi_ce1     ; 2500.000     ; -0.048     ; 3.157      ;
; 2496.719 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|altsyncram_vi31:fifo_ram|ram_block7a30~portb_address_reg0 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|altsyncram_vi31:fifo_ram|q_b[41]                          ; spi_ce1      ; spi_ce1     ; 2500.000     ; -0.048     ; 3.157      ;
; 2496.719 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|altsyncram_vi31:fifo_ram|ram_block7a30~portb_address_reg0 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|altsyncram_vi31:fifo_ram|q_b[40]                          ; spi_ce1      ; spi_ce1     ; 2500.000     ; -0.048     ; 3.157      ;
; 2496.719 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|altsyncram_vi31:fifo_ram|ram_block7a30~portb_address_reg0 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|altsyncram_vi31:fifo_ram|q_b[39]                          ; spi_ce1      ; spi_ce1     ; 2500.000     ; -0.048     ; 3.157      ;
; 2496.719 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|altsyncram_vi31:fifo_ram|ram_block7a30~portb_address_reg0 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|altsyncram_vi31:fifo_ram|q_b[38]                          ; spi_ce1      ; spi_ce1     ; 2500.000     ; -0.048     ; 3.157      ;
; 2496.719 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|altsyncram_vi31:fifo_ram|ram_block7a30~portb_address_reg0 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|altsyncram_vi31:fifo_ram|q_b[37]                          ; spi_ce1      ; spi_ce1     ; 2500.000     ; -0.048     ; 3.157      ;
; 2496.719 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|altsyncram_vi31:fifo_ram|ram_block7a30~portb_address_reg0 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|altsyncram_vi31:fifo_ram|q_b[36]                          ; spi_ce1      ; spi_ce1     ; 2500.000     ; -0.048     ; 3.157      ;
; 2496.719 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|altsyncram_vi31:fifo_ram|ram_block7a30~portb_address_reg0 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|altsyncram_vi31:fifo_ram|q_b[35]                          ; spi_ce1      ; spi_ce1     ; 2500.000     ; -0.048     ; 3.157      ;
; 2496.719 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|altsyncram_vi31:fifo_ram|ram_block7a30~portb_address_reg0 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|altsyncram_vi31:fifo_ram|q_b[34]                          ; spi_ce1      ; spi_ce1     ; 2500.000     ; -0.048     ; 3.157      ;
; 2496.719 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|altsyncram_vi31:fifo_ram|ram_block7a30~portb_address_reg0 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|altsyncram_vi31:fifo_ram|q_b[33]                          ; spi_ce1      ; spi_ce1     ; 2500.000     ; -0.048     ; 3.157      ;
; 2496.719 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|altsyncram_vi31:fifo_ram|ram_block7a30~portb_address_reg0 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|altsyncram_vi31:fifo_ram|q_b[32]                          ; spi_ce1      ; spi_ce1     ; 2500.000     ; -0.048     ; 3.157      ;
; 2496.719 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|altsyncram_vi31:fifo_ram|ram_block7a30~portb_address_reg0 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|altsyncram_vi31:fifo_ram|q_b[31]                          ; spi_ce1      ; spi_ce1     ; 2500.000     ; -0.048     ; 3.157      ;
; 2496.719 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|altsyncram_vi31:fifo_ram|ram_block7a30~portb_address_reg0 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|altsyncram_vi31:fifo_ram|q_b[30]                          ; spi_ce1      ; spi_ce1     ; 2500.000     ; -0.048     ; 3.157      ;
; 2496.719 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|altsyncram_vi31:fifo_ram|ram_block7a12~portb_address_reg0 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|altsyncram_vi31:fifo_ram|q_b[29]                          ; spi_ce1      ; spi_ce1     ; 2500.000     ; -0.048     ; 3.157      ;
; 2496.719 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|altsyncram_vi31:fifo_ram|ram_block7a12~portb_address_reg0 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|altsyncram_vi31:fifo_ram|q_b[28]                          ; spi_ce1      ; spi_ce1     ; 2500.000     ; -0.048     ; 3.157      ;
; 2496.719 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|altsyncram_vi31:fifo_ram|ram_block7a12~portb_address_reg0 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|altsyncram_vi31:fifo_ram|q_b[27]                          ; spi_ce1      ; spi_ce1     ; 2500.000     ; -0.048     ; 3.157      ;
; 2496.719 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|altsyncram_vi31:fifo_ram|ram_block7a12~portb_address_reg0 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|altsyncram_vi31:fifo_ram|q_b[26]                          ; spi_ce1      ; spi_ce1     ; 2500.000     ; -0.048     ; 3.157      ;
; 2496.719 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|altsyncram_vi31:fifo_ram|ram_block7a12~portb_address_reg0 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|altsyncram_vi31:fifo_ram|q_b[25]                          ; spi_ce1      ; spi_ce1     ; 2500.000     ; -0.048     ; 3.157      ;
; 2496.719 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|altsyncram_vi31:fifo_ram|ram_block7a12~portb_address_reg0 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|altsyncram_vi31:fifo_ram|q_b[24]                          ; spi_ce1      ; spi_ce1     ; 2500.000     ; -0.048     ; 3.157      ;
; 2496.719 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|altsyncram_vi31:fifo_ram|ram_block7a12~portb_address_reg0 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|altsyncram_vi31:fifo_ram|q_b[23]                          ; spi_ce1      ; spi_ce1     ; 2500.000     ; -0.048     ; 3.157      ;
; 2496.719 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|altsyncram_vi31:fifo_ram|ram_block7a12~portb_address_reg0 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|altsyncram_vi31:fifo_ram|q_b[22]                          ; spi_ce1      ; spi_ce1     ; 2500.000     ; -0.048     ; 3.157      ;
; 2496.719 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|altsyncram_vi31:fifo_ram|ram_block7a12~portb_address_reg0 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|altsyncram_vi31:fifo_ram|q_b[21]                          ; spi_ce1      ; spi_ce1     ; 2500.000     ; -0.048     ; 3.157      ;
; 2496.719 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|altsyncram_vi31:fifo_ram|ram_block7a12~portb_address_reg0 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|altsyncram_vi31:fifo_ram|q_b[20]                          ; spi_ce1      ; spi_ce1     ; 2500.000     ; -0.048     ; 3.157      ;
; 2496.719 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|altsyncram_vi31:fifo_ram|ram_block7a12~portb_address_reg0 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|altsyncram_vi31:fifo_ram|q_b[19]                          ; spi_ce1      ; spi_ce1     ; 2500.000     ; -0.048     ; 3.157      ;
; 2496.719 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|altsyncram_vi31:fifo_ram|ram_block7a12~portb_address_reg0 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|altsyncram_vi31:fifo_ram|q_b[18]                          ; spi_ce1      ; spi_ce1     ; 2500.000     ; -0.048     ; 3.157      ;
; 2496.719 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|altsyncram_vi31:fifo_ram|ram_block7a12~portb_address_reg0 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|altsyncram_vi31:fifo_ram|q_b[17]                          ; spi_ce1      ; spi_ce1     ; 2500.000     ; -0.048     ; 3.157      ;
; 2496.719 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|altsyncram_vi31:fifo_ram|ram_block7a12~portb_address_reg0 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|altsyncram_vi31:fifo_ram|q_b[16]                          ; spi_ce1      ; spi_ce1     ; 2500.000     ; -0.048     ; 3.157      ;
; 2496.719 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|altsyncram_vi31:fifo_ram|ram_block7a12~portb_address_reg0 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|altsyncram_vi31:fifo_ram|q_b[15]                          ; spi_ce1      ; spi_ce1     ; 2500.000     ; -0.048     ; 3.157      ;
; 2496.719 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|altsyncram_vi31:fifo_ram|ram_block7a12~portb_address_reg0 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|altsyncram_vi31:fifo_ram|q_b[14]                          ; spi_ce1      ; spi_ce1     ; 2500.000     ; -0.048     ; 3.157      ;
; 2496.719 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|altsyncram_vi31:fifo_ram|ram_block7a12~portb_address_reg0 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|altsyncram_vi31:fifo_ram|q_b[13]                          ; spi_ce1      ; spi_ce1     ; 2500.000     ; -0.048     ; 3.157      ;
; 2496.719 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|altsyncram_vi31:fifo_ram|ram_block7a12~portb_address_reg0 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|altsyncram_vi31:fifo_ram|q_b[12]                          ; spi_ce1      ; spi_ce1     ; 2500.000     ; -0.048     ; 3.157      ;
; 2496.719 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|altsyncram_vi31:fifo_ram|ram_block7a0~portb_address_reg0  ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|altsyncram_vi31:fifo_ram|q_b[11]                          ; spi_ce1      ; spi_ce1     ; 2500.000     ; -0.048     ; 3.157      ;
; 2496.719 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|altsyncram_vi31:fifo_ram|ram_block7a0~portb_address_reg0  ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|altsyncram_vi31:fifo_ram|q_b[10]                          ; spi_ce1      ; spi_ce1     ; 2500.000     ; -0.048     ; 3.157      ;
; 2496.719 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|altsyncram_vi31:fifo_ram|ram_block7a0~portb_address_reg0  ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|altsyncram_vi31:fifo_ram|q_b[9]                           ; spi_ce1      ; spi_ce1     ; 2500.000     ; -0.048     ; 3.157      ;
; 2496.719 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|altsyncram_vi31:fifo_ram|ram_block7a0~portb_address_reg0  ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|altsyncram_vi31:fifo_ram|q_b[8]                           ; spi_ce1      ; spi_ce1     ; 2500.000     ; -0.048     ; 3.157      ;
; 2496.719 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|altsyncram_vi31:fifo_ram|ram_block7a0~portb_address_reg0  ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|altsyncram_vi31:fifo_ram|q_b[7]                           ; spi_ce1      ; spi_ce1     ; 2500.000     ; -0.048     ; 3.157      ;
; 2496.719 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|altsyncram_vi31:fifo_ram|ram_block7a0~portb_address_reg0  ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|altsyncram_vi31:fifo_ram|q_b[6]                           ; spi_ce1      ; spi_ce1     ; 2500.000     ; -0.048     ; 3.157      ;
; 2496.719 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|altsyncram_vi31:fifo_ram|ram_block7a0~portb_address_reg0  ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|altsyncram_vi31:fifo_ram|q_b[5]                           ; spi_ce1      ; spi_ce1     ; 2500.000     ; -0.048     ; 3.157      ;
; 2496.719 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|altsyncram_vi31:fifo_ram|ram_block7a0~portb_address_reg0  ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|altsyncram_vi31:fifo_ram|q_b[4]                           ; spi_ce1      ; spi_ce1     ; 2500.000     ; -0.048     ; 3.157      ;
; 2496.719 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|altsyncram_vi31:fifo_ram|ram_block7a0~portb_address_reg0  ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|altsyncram_vi31:fifo_ram|q_b[3]                           ; spi_ce1      ; spi_ce1     ; 2500.000     ; -0.048     ; 3.157      ;
; 2496.719 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|altsyncram_vi31:fifo_ram|ram_block7a0~portb_address_reg0  ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|altsyncram_vi31:fifo_ram|q_b[2]                           ; spi_ce1      ; spi_ce1     ; 2500.000     ; -0.048     ; 3.157      ;
; 2496.719 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|altsyncram_vi31:fifo_ram|ram_block7a0~portb_address_reg0  ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|altsyncram_vi31:fifo_ram|q_b[1]                           ; spi_ce1      ; spi_ce1     ; 2500.000     ; -0.048     ; 3.157      ;
; 2496.719 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|altsyncram_vi31:fifo_ram|ram_block7a0~portb_address_reg0  ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|altsyncram_vi31:fifo_ram|q_b[0]                           ; spi_ce1      ; spi_ce1     ; 2500.000     ; -0.048     ; 3.157      ;
; 2496.750 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter1a2                    ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter1a9                    ; spi_ce1      ; spi_ce1     ; 2500.000     ; -0.097     ; 3.155      ;
; 2496.750 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter1a4                    ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter1a7                    ; spi_ce1      ; spi_ce1     ; 2500.000     ; -0.098     ; 3.154      ;
; 2496.762 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter1a6                    ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter1a8                    ; spi_ce1      ; spi_ce1     ; 2500.000     ; -0.068     ; 3.172      ;
; 2496.766 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter1a3                    ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter1a7                    ; spi_ce1      ; spi_ce1     ; 2500.000     ; -0.098     ; 3.138      ;
; 2496.873 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter1a5                    ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter1a6                    ; spi_ce1      ; spi_ce1     ; 2500.000     ; -0.098     ; 3.031      ;
; 2496.989 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter1a8                    ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|altsyncram_vi31:fifo_ram|ram_block7a30~portb_address_reg0 ; spi_ce1      ; spi_ce1     ; 2500.000     ; 0.279      ; 3.329      ;
; 2497.052 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter1a9                    ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|altsyncram_vi31:fifo_ram|ram_block7a0~portb_address_reg0  ; spi_ce1      ; spi_ce1     ; 2500.000     ; 0.291      ; 3.278      ;
; 2497.052 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter1a2                    ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter1a7                    ; spi_ce1      ; spi_ce1     ; 2500.000     ; -0.098     ; 2.852      ;
; 2497.136 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter1a8                    ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter1a8                    ; spi_ce1      ; spi_ce1     ; 2500.000     ; -0.068     ; 2.798      ;
; 2497.161 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter1a5                    ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter1a9                    ; spi_ce1      ; spi_ce1     ; 2500.000     ; -0.097     ; 2.744      ;
; 2497.228 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter1a6                    ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter1a6                    ; spi_ce1      ; spi_ce1     ; 2500.000     ; -0.068     ; 2.706      ;
; 2497.286 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter1a8                    ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|sub_parity3a[2]               ; spi_ce1      ; spi_ce1     ; 2500.000     ; -0.039     ; 2.677      ;
; 2497.324 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter1a9                    ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|altsyncram_vi31:fifo_ram|ram_block7a30~portb_address_reg0 ; spi_ce1      ; spi_ce1     ; 2500.000     ; 0.278      ; 2.993      ;
; 2497.344 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter1a0                    ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|altsyncram_vi31:fifo_ram|ram_block7a12~portb_address_reg0 ; spi_ce1      ; spi_ce1     ; 2500.000     ; 0.249      ; 2.944      ;
; 2497.382 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter1a0                    ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|altsyncram_vi31:fifo_ram|ram_block7a0~portb_address_reg0  ; spi_ce1      ; spi_ce1     ; 2500.000     ; 0.262      ; 2.919      ;
; 2497.409 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter1a7                    ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter1a8                    ; spi_ce1      ; spi_ce1     ; 2500.000     ; -0.068     ; 2.525      ;
; 2497.438 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|parity2                       ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter1a5                    ; spi_ce1      ; spi_ce1     ; 2500.000     ; -0.069     ; 2.495      ;
; 2497.448 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter1a6                    ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter1a7                    ; spi_ce1      ; spi_ce1     ; 2500.000     ; -0.068     ; 2.486      ;
; 2497.494 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter1a0                    ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter1a5                    ; spi_ce1      ; spi_ce1     ; 2500.000     ; -0.069     ; 2.439      ;
; 2497.547 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter1a5                    ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter1a7                    ; spi_ce1      ; spi_ce1     ; 2500.000     ; -0.098     ; 2.357      ;
; 2497.599 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter1a5                    ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|altsyncram_vi31:fifo_ram|ram_block7a30~portb_address_reg0 ; spi_ce1      ; spi_ce1     ; 2500.000     ; 0.249      ; 2.689      ;
; 2497.619 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter1a6                    ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter1a9                    ; spi_ce1      ; spi_ce1     ; 2500.000     ; -0.067     ; 2.316      ;
; 2497.621 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter1a9                    ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|sub_parity3a[2]               ; spi_ce1      ; spi_ce1     ; 2500.000     ; -0.040     ; 2.341      ;
; 2497.633 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter1a4                    ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|altsyncram_vi31:fifo_ram|ram_block7a30~portb_address_reg0 ; spi_ce1      ; spi_ce1     ; 2500.000     ; 0.249      ; 2.655      ;
; 2497.650 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter1a5                    ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|altsyncram_vi31:fifo_ram|ram_block7a0~portb_address_reg0  ; spi_ce1      ; spi_ce1     ; 2500.000     ; 0.262      ; 2.651      ;
; 2497.651 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter1a1                    ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|altsyncram_vi31:fifo_ram|ram_block7a0~portb_address_reg0  ; spi_ce1      ; spi_ce1     ; 2500.000     ; 0.262      ; 2.650      ;
; 2497.702 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter1a3                    ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|altsyncram_vi31:fifo_ram|ram_block7a12~portb_address_reg0 ; spi_ce1      ; spi_ce1     ; 2500.000     ; 0.249      ; 2.586      ;
; 2497.734 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter1a0                    ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|altsyncram_vi31:fifo_ram|ram_block7a30~portb_address_reg0 ; spi_ce1      ; spi_ce1     ; 2500.000     ; 0.249      ; 2.554      ;
+----------+-----------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'spi_sck'                                                                                                                         ;
+-------+---------------------------------------+----------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                             ; To Node                                ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+---------------------------------------+----------------------------------------+--------------+-------------+--------------+------------+------------+
; 0.174 ; spi_ce[0]                             ; spi_slave:spi_slave_rx_inst|rdata[6]   ; spi_ce0      ; spi_sck     ; 0.000        ; 3.458      ; 3.857      ;
; 0.308 ; spi_slave:spi_slave_rx_inst|rreg[5]   ; spi_slave:spi_slave_rx_inst|rdata[6]   ; spi_sck      ; spi_sck     ; 0.000        ; 1.040      ; 1.543      ;
; 0.321 ; spi_slave:spi_slave_rx_inst|rreg[1]   ; spi_slave:spi_slave_rx_inst|rreg[2]    ; spi_sck      ; spi_sck     ; 0.000        ; 0.371      ; 0.887      ;
; 0.321 ; spi_ce[0]                             ; spi_slave:spi_slave_rx_inst|rdata[5]   ; spi_ce0      ; spi_sck     ; 0.000        ; 3.148      ; 3.694      ;
; 0.344 ; spi_slave:spi_slave_rx2_inst|rreg[2]  ; spi_slave:spi_slave_rx2_inst|rdata[3]  ; spi_sck      ; spi_sck     ; 0.000        ; 0.366      ; 0.905      ;
; 0.408 ; spi_slave:spi_slave_rx2_inst|rreg[37] ; spi_slave:spi_slave_rx2_inst|rreg[38]  ; spi_sck      ; spi_sck     ; 0.000        ; 0.308      ; 0.911      ;
; 0.409 ; spi_ce[1]                             ; spi_slave:spi_slave_rx2_inst|rreg[34]  ; spi_ce1      ; spi_sck     ; 0.000        ; 2.737      ; 3.371      ;
; 0.409 ; spi_ce[1]                             ; spi_slave:spi_slave_rx2_inst|rreg[11]  ; spi_ce1      ; spi_sck     ; 0.000        ; 2.737      ; 3.371      ;
; 0.409 ; spi_ce[1]                             ; spi_slave:spi_slave_rx2_inst|rreg[10]  ; spi_ce1      ; spi_sck     ; 0.000        ; 2.737      ; 3.371      ;
; 0.415 ; spi_slave:spi_slave_rx_inst|rreg[4]   ; spi_slave:spi_slave_rx_inst|rdata[5]   ; spi_sck      ; spi_sck     ; 0.000        ; 0.456      ; 1.066      ;
; 0.422 ; spi_slave:spi_slave_rx2_inst|rreg[33] ; spi_slave:spi_slave_rx2_inst|rreg[34]  ; spi_sck      ; spi_sck     ; 0.000        ; 0.272      ; 0.889      ;
; 0.455 ; spi_ce[1]                             ; spi_slave:spi_slave_rx2_inst|rdata[14] ; spi_ce1      ; spi_sck     ; 0.000        ; 2.835      ; 3.515      ;
; 0.455 ; spi_ce[1]                             ; spi_slave:spi_slave_rx2_inst|rdata[10] ; spi_ce1      ; spi_sck     ; 0.000        ; 2.835      ; 3.515      ;
; 0.455 ; spi_ce[1]                             ; spi_slave:spi_slave_rx2_inst|rdata[30] ; spi_ce1      ; spi_sck     ; 0.000        ; 2.835      ; 3.515      ;
; 0.455 ; spi_ce[1]                             ; spi_slave:spi_slave_rx2_inst|rdata[28] ; spi_ce1      ; spi_sck     ; 0.000        ; 2.835      ; 3.515      ;
; 0.455 ; spi_ce[1]                             ; spi_slave:spi_slave_rx2_inst|rdata[25] ; spi_ce1      ; spi_sck     ; 0.000        ; 2.835      ; 3.515      ;
; 0.455 ; spi_ce[1]                             ; spi_slave:spi_slave_rx2_inst|rdata[24] ; spi_ce1      ; spi_sck     ; 0.000        ; 2.835      ; 3.515      ;
; 0.457 ; spi_slave:spi_slave_rx2_inst|rreg[39] ; spi_slave:spi_slave_rx2_inst|rdata[40] ; spi_sck      ; spi_sck     ; 0.000        ; 0.108      ; 0.760      ;
; 0.457 ; spi_slave:spi_slave_rx2_inst|rreg[1]  ; spi_slave:spi_slave_rx2_inst|rdata[2]  ; spi_sck      ; spi_sck     ; 0.000        ; 0.108      ; 0.760      ;
; 0.465 ; spi_slave:spi_slave_rx2_inst|rreg[27] ; spi_slave:spi_slave_rx2_inst|rdata[28] ; spi_sck      ; spi_sck     ; 0.000        ; 0.451      ; 1.111      ;
; 0.481 ; spi_slave:spi_slave_rx2_inst|nb[6]    ; spi_slave:spi_slave_rx2_inst|nb[6]     ; spi_sck      ; spi_sck     ; 0.000        ; 0.044      ; 0.720      ;
; 0.489 ; spi_ce[1]                             ; spi_slave:spi_slave_rx2_inst|rdata[23] ; spi_ce1      ; spi_sck     ; 0.000        ; 3.159      ; 3.873      ;
; 0.490 ; spi_slave:spi_slave_rx_inst|treg[35]  ; spi_slave:spi_slave_rx_inst|treg[36]   ; spi_sck      ; spi_sck     ; 0.000        ; 0.051      ; 0.736      ;
; 0.491 ; spi_slave:spi_slave_rx_inst|treg[43]  ; spi_slave:spi_slave_rx_inst|treg[44]   ; spi_sck      ; spi_sck     ; 0.000        ; 0.051      ; 0.737      ;
; 0.491 ; spi_slave:spi_slave_rx_inst|treg[38]  ; spi_slave:spi_slave_rx_inst|treg[39]   ; spi_sck      ; spi_sck     ; 0.000        ; 0.051      ; 0.737      ;
; 0.491 ; spi_slave:spi_slave_rx_inst|treg[33]  ; spi_slave:spi_slave_rx_inst|treg[34]   ; spi_sck      ; spi_sck     ; 0.000        ; 0.051      ; 0.737      ;
; 0.492 ; spi_slave:spi_slave_rx2_inst|treg[0]  ; spi_slave:spi_slave_rx2_inst|treg[1]   ; spi_sck      ; spi_sck     ; 0.000        ; 0.050      ; 0.737      ;
; 0.492 ; spi_slave:spi_slave_rx_inst|treg[41]  ; spi_slave:spi_slave_rx_inst|treg[42]   ; spi_sck      ; spi_sck     ; 0.000        ; 0.051      ; 0.738      ;
; 0.492 ; spi_slave:spi_slave_rx_inst|treg[4]   ; spi_slave:spi_slave_rx_inst|treg[5]    ; spi_sck      ; spi_sck     ; 0.000        ; 0.049      ; 0.736      ;
; 0.493 ; spi_slave:spi_slave_rx_inst|rreg[38]  ; spi_slave:spi_slave_rx_inst|rreg[39]   ; spi_sck      ; spi_sck     ; 0.000        ; 0.051      ; 0.739      ;
; 0.493 ; spi_slave:spi_slave_rx2_inst|treg[6]  ; spi_slave:spi_slave_rx2_inst|treg[7]   ; spi_sck      ; spi_sck     ; 0.000        ; 0.050      ; 0.738      ;
; 0.493 ; spi_slave:spi_slave_rx_inst|treg[1]   ; spi_slave:spi_slave_rx_inst|treg[2]    ; spi_sck      ; spi_sck     ; 0.000        ; 0.049      ; 0.737      ;
; 0.494 ; spi_slave:spi_slave_rx2_inst|rreg[32] ; spi_slave:spi_slave_rx2_inst|rreg[33]  ; spi_sck      ; spi_sck     ; 0.000        ; 0.049      ; 0.738      ;
; 0.494 ; spi_slave:spi_slave_rx2_inst|treg[38] ; spi_slave:spi_slave_rx2_inst|treg[39]  ; spi_sck      ; spi_sck     ; 0.000        ; 0.048      ; 0.737      ;
; 0.494 ; spi_slave:spi_slave_rx2_inst|treg[30] ; spi_slave:spi_slave_rx2_inst|treg[31]  ; spi_sck      ; spi_sck     ; 0.000        ; 0.048      ; 0.737      ;
; 0.494 ; spi_slave:spi_slave_rx2_inst|treg[20] ; spi_slave:spi_slave_rx2_inst|treg[21]  ; spi_sck      ; spi_sck     ; 0.000        ; 0.048      ; 0.737      ;
; 0.494 ; spi_slave:spi_slave_rx_inst|treg[24]  ; spi_slave:spi_slave_rx_inst|treg[25]   ; spi_sck      ; spi_sck     ; 0.000        ; 0.048      ; 0.737      ;
; 0.494 ; spi_slave:spi_slave_rx_inst|treg[9]   ; spi_slave:spi_slave_rx_inst|treg[10]   ; spi_sck      ; spi_sck     ; 0.000        ; 0.049      ; 0.738      ;
; 0.494 ; spi_slave:spi_slave_rx_inst|treg[2]   ; spi_slave:spi_slave_rx_inst|treg[3]    ; spi_sck      ; spi_sck     ; 0.000        ; 0.049      ; 0.738      ;
; 0.495 ; spi_slave:spi_slave_rx2_inst|treg[40] ; spi_slave:spi_slave_rx2_inst|treg[41]  ; spi_sck      ; spi_sck     ; 0.000        ; 0.048      ; 0.738      ;
; 0.495 ; spi_slave:spi_slave_rx2_inst|treg[27] ; spi_slave:spi_slave_rx2_inst|treg[28]  ; spi_sck      ; spi_sck     ; 0.000        ; 0.048      ; 0.738      ;
; 0.495 ; spi_slave:spi_slave_rx2_inst|treg[24] ; spi_slave:spi_slave_rx2_inst|treg[25]  ; spi_sck      ; spi_sck     ; 0.000        ; 0.048      ; 0.738      ;
; 0.495 ; spi_slave:spi_slave_rx2_inst|treg[21] ; spi_slave:spi_slave_rx2_inst|treg[22]  ; spi_sck      ; spi_sck     ; 0.000        ; 0.048      ; 0.738      ;
; 0.495 ; spi_slave:spi_slave_rx2_inst|treg[9]  ; spi_slave:spi_slave_rx2_inst|treg[10]  ; spi_sck      ; spi_sck     ; 0.000        ; 0.050      ; 0.740      ;
; 0.495 ; spi_slave:spi_slave_rx_inst|treg[26]  ; spi_slave:spi_slave_rx_inst|treg[27]   ; spi_sck      ; spi_sck     ; 0.000        ; 0.048      ; 0.738      ;
; 0.495 ; spi_slave:spi_slave_rx_inst|treg[22]  ; spi_slave:spi_slave_rx_inst|treg[23]   ; spi_sck      ; spi_sck     ; 0.000        ; 0.048      ; 0.738      ;
; 0.495 ; spi_slave:spi_slave_rx_inst|treg[21]  ; spi_slave:spi_slave_rx_inst|treg[22]   ; spi_sck      ; spi_sck     ; 0.000        ; 0.048      ; 0.738      ;
; 0.504 ; spi_ce[1]                             ; spi_slave:spi_slave_rx2_inst|rdata[3]  ; spi_ce1      ; spi_sck     ; 0.000        ; 2.785      ; 3.514      ;
; 0.504 ; spi_ce[1]                             ; spi_slave:spi_slave_rx2_inst|rdata[0]  ; spi_ce1      ; spi_sck     ; 0.000        ; 2.785      ; 3.514      ;
; 0.510 ; spi_slave:spi_slave_rx2_inst|rreg[15] ; spi_slave:spi_slave_rx2_inst|rreg[16]  ; spi_sck      ; spi_sck     ; 0.000        ; 0.053      ; 0.758      ;
; 0.510 ; spi_slave:spi_slave_rx2_inst|rreg[8]  ; spi_slave:spi_slave_rx2_inst|rreg[9]   ; spi_sck      ; spi_sck     ; 0.000        ; 0.053      ; 0.758      ;
; 0.510 ; spi_slave:spi_slave_rx_inst|rreg[24]  ; spi_slave:spi_slave_rx_inst|rreg[25]   ; spi_sck      ; spi_sck     ; 0.000        ; 0.052      ; 0.757      ;
; 0.511 ; spi_slave:spi_slave_rx2_inst|rreg[19] ; spi_slave:spi_slave_rx2_inst|rreg[20]  ; spi_sck      ; spi_sck     ; 0.000        ; 0.053      ; 0.759      ;
; 0.511 ; spi_slave:spi_slave_rx2_inst|rreg[16] ; spi_slave:spi_slave_rx2_inst|rreg[17]  ; spi_sck      ; spi_sck     ; 0.000        ; 0.053      ; 0.759      ;
; 0.511 ; spi_slave:spi_slave_rx_inst|rreg[30]  ; spi_slave:spi_slave_rx_inst|rreg[31]   ; spi_sck      ; spi_sck     ; 0.000        ; 0.052      ; 0.758      ;
; 0.512 ; spi_slave:spi_slave_rx2_inst|rreg[14] ; spi_slave:spi_slave_rx2_inst|rreg[15]  ; spi_sck      ; spi_sck     ; 0.000        ; 0.053      ; 0.760      ;
; 0.512 ; spi_slave:spi_slave_rx2_inst|rreg[12] ; spi_slave:spi_slave_rx2_inst|rreg[13]  ; spi_sck      ; spi_sck     ; 0.000        ; 0.053      ; 0.760      ;
; 0.512 ; spi_slave:spi_slave_rx2_inst|rreg[6]  ; spi_slave:spi_slave_rx2_inst|rreg[7]   ; spi_sck      ; spi_sck     ; 0.000        ; 0.053      ; 0.760      ;
; 0.512 ; spi_slave:spi_slave_rx_inst|rreg[27]  ; spi_slave:spi_slave_rx_inst|rreg[28]   ; spi_sck      ; spi_sck     ; 0.000        ; 0.052      ; 0.759      ;
; 0.512 ; spi_slave:spi_slave_rx_inst|rreg[26]  ; spi_slave:spi_slave_rx_inst|rreg[27]   ; spi_sck      ; spi_sck     ; 0.000        ; 0.052      ; 0.759      ;
; 0.513 ; spi_slave:spi_slave_rx2_inst|rreg[7]  ; spi_slave:spi_slave_rx2_inst|rreg[8]   ; spi_sck      ; spi_sck     ; 0.000        ; 0.053      ; 0.761      ;
; 0.513 ; spi_slave:spi_slave_rx_inst|rreg[15]  ; spi_slave:spi_slave_rx_inst|rreg[16]   ; spi_sck      ; spi_sck     ; 0.000        ; 0.052      ; 0.760      ;
; 0.514 ; spi_slave:spi_slave_rx_inst|rreg[25]  ; spi_slave:spi_slave_rx_inst|rreg[26]   ; spi_sck      ; spi_sck     ; 0.000        ; 0.052      ; 0.761      ;
; 0.514 ; spi_slave:spi_slave_rx_inst|rreg[11]  ; spi_slave:spi_slave_rx_inst|rreg[12]   ; spi_sck      ; spi_sck     ; 0.000        ; 0.051      ; 0.760      ;
; 0.514 ; spi_slave:spi_slave_rx_inst|rreg[18]  ; spi_slave:spi_slave_rx_inst|rreg[19]   ; spi_sck      ; spi_sck     ; 0.000        ; 0.050      ; 0.759      ;
; 0.514 ; spi_slave:spi_slave_rx_inst|rreg[2]   ; spi_slave:spi_slave_rx_inst|rreg[3]    ; spi_sck      ; spi_sck     ; 0.000        ; 0.050      ; 0.759      ;
; 0.515 ; spi_slave:spi_slave_rx2_inst|rreg[30] ; spi_slave:spi_slave_rx2_inst|rreg[31]  ; spi_sck      ; spi_sck     ; 0.000        ; 0.049      ; 0.759      ;
; 0.515 ; spi_slave:spi_slave_rx2_inst|rreg[24] ; spi_slave:spi_slave_rx2_inst|rreg[25]  ; spi_sck      ; spi_sck     ; 0.000        ; 0.049      ; 0.759      ;
; 0.515 ; spi_slave:spi_slave_rx2_inst|rreg[23] ; spi_slave:spi_slave_rx2_inst|rreg[24]  ; spi_sck      ; spi_sck     ; 0.000        ; 0.049      ; 0.759      ;
; 0.515 ; spi_slave:spi_slave_rx_inst|rreg[21]  ; spi_slave:spi_slave_rx_inst|rreg[22]   ; spi_sck      ; spi_sck     ; 0.000        ; 0.051      ; 0.761      ;
; 0.515 ; spi_slave:spi_slave_rx_inst|rreg[3]   ; spi_slave:spi_slave_rx_inst|rreg[4]    ; spi_sck      ; spi_sck     ; 0.000        ; 0.050      ; 0.760      ;
; 0.516 ; spi_slave:spi_slave_rx2_inst|rreg[27] ; spi_slave:spi_slave_rx2_inst|rreg[28]  ; spi_sck      ; spi_sck     ; 0.000        ; 0.048      ; 0.759      ;
; 0.516 ; spi_slave:spi_slave_rx2_inst|rreg[4]  ; spi_slave:spi_slave_rx2_inst|rreg[5]   ; spi_sck      ; spi_sck     ; 0.000        ; 0.048      ; 0.759      ;
; 0.520 ; spi_ce[0]                             ; spi_slave:spi_slave_rx_inst|rdata[28]  ; spi_ce0      ; spi_sck     ; 0.000        ; 3.078      ; 3.823      ;
; 0.522 ; spi_ce[1]                             ; spi_slave:spi_slave_rx2_inst|rreg[36]  ; spi_ce1      ; spi_sck     ; 0.000        ; 2.542      ; 3.289      ;
; 0.522 ; spi_ce[1]                             ; spi_slave:spi_slave_rx2_inst|rreg[35]  ; spi_ce1      ; spi_sck     ; 0.000        ; 2.542      ; 3.289      ;
; 0.522 ; spi_ce[1]                             ; spi_slave:spi_slave_rx2_inst|rreg[33]  ; spi_ce1      ; spi_sck     ; 0.000        ; 2.542      ; 3.289      ;
; 0.522 ; spi_ce[1]                             ; spi_slave:spi_slave_rx2_inst|rreg[32]  ; spi_ce1      ; spi_sck     ; 0.000        ; 2.542      ; 3.289      ;
; 0.522 ; spi_ce[1]                             ; spi_slave:spi_slave_rx2_inst|rreg[31]  ; spi_ce1      ; spi_sck     ; 0.000        ; 2.542      ; 3.289      ;
; 0.522 ; spi_ce[1]                             ; spi_slave:spi_slave_rx2_inst|rreg[30]  ; spi_ce1      ; spi_sck     ; 0.000        ; 2.542      ; 3.289      ;
; 0.522 ; spi_ce[1]                             ; spi_slave:spi_slave_rx2_inst|rreg[29]  ; spi_ce1      ; spi_sck     ; 0.000        ; 2.542      ; 3.289      ;
; 0.522 ; spi_ce[1]                             ; spi_slave:spi_slave_rx2_inst|rreg[26]  ; spi_ce1      ; spi_sck     ; 0.000        ; 2.542      ; 3.289      ;
; 0.522 ; spi_ce[1]                             ; spi_slave:spi_slave_rx2_inst|rreg[25]  ; spi_ce1      ; spi_sck     ; 0.000        ; 2.542      ; 3.289      ;
; 0.522 ; spi_ce[1]                             ; spi_slave:spi_slave_rx2_inst|rreg[24]  ; spi_ce1      ; spi_sck     ; 0.000        ; 2.542      ; 3.289      ;
; 0.522 ; spi_ce[1]                             ; spi_slave:spi_slave_rx2_inst|rreg[23]  ; spi_ce1      ; spi_sck     ; 0.000        ; 2.542      ; 3.289      ;
; 0.522 ; spi_ce[1]                             ; spi_slave:spi_slave_rx2_inst|rreg[3]   ; spi_ce1      ; spi_sck     ; 0.000        ; 2.542      ; 3.289      ;
; 0.522 ; spi_ce[1]                             ; spi_slave:spi_slave_rx2_inst|rreg[0]   ; spi_ce1      ; spi_sck     ; 0.000        ; 2.542      ; 3.289      ;
; 0.524 ; spi_slave:spi_slave_rx_inst|rreg[6]   ; spi_slave:spi_slave_rx_inst|rdata[7]   ; spi_sck      ; spi_sck     ; 0.000        ; 0.372      ; 1.091      ;
; 0.529 ; spi_ce[1]                             ; spi_slave:spi_slave_rx2_inst|rreg[38]  ; spi_ce1      ; spi_sck     ; 0.000        ; 2.709      ; 3.463      ;
; 0.537 ; spi_slave:spi_slave_rx2_inst|treg[11] ; spi_slave:spi_slave_rx2_inst|treg[12]  ; spi_sck      ; spi_sck     ; 0.000        ; 0.158      ; 0.890      ;
; 0.542 ; spi_ce[0]                             ; spi_slave:spi_slave_rx_inst|rdata[21]  ; spi_ce0      ; spi_sck     ; 0.000        ; 3.071      ; 3.838      ;
; 0.542 ; spi_ce[0]                             ; spi_slave:spi_slave_rx_inst|rdata[0]   ; spi_ce0      ; spi_sck     ; 0.000        ; 3.071      ; 3.838      ;
; 0.550 ; spi_ce[0]                             ; spi_slave:spi_slave_rx_inst|rdata[40]  ; spi_ce0      ; spi_sck     ; 0.000        ; 2.876      ; 3.651      ;
; 0.552 ; spi_ce[0]                             ; spi_slave:spi_slave_rx_inst|nb[3]      ; spi_ce0      ; spi_sck     ; 0.000        ; 2.475      ; 3.252      ;
; 0.552 ; spi_ce[0]                             ; spi_slave:spi_slave_rx_inst|nb[4]      ; spi_ce0      ; spi_sck     ; 0.000        ; 2.475      ; 3.252      ;
; 0.552 ; spi_ce[0]                             ; spi_slave:spi_slave_rx_inst|nb[5]      ; spi_ce0      ; spi_sck     ; 0.000        ; 2.475      ; 3.252      ;
; 0.552 ; spi_ce[0]                             ; spi_slave:spi_slave_rx_inst|nb[6]      ; spi_ce0      ; spi_sck     ; 0.000        ; 2.475      ; 3.252      ;
; 0.552 ; spi_ce[0]                             ; spi_slave:spi_slave_rx_inst|rreg[23]   ; spi_ce0      ; spi_sck     ; 0.000        ; 2.475      ; 3.252      ;
; 0.552 ; spi_ce[0]                             ; spi_slave:spi_slave_rx_inst|rreg[22]   ; spi_ce0      ; spi_sck     ; 0.000        ; 2.475      ; 3.252      ;
; 0.552 ; spi_ce[0]                             ; spi_slave:spi_slave_rx_inst|rreg[21]   ; spi_ce0      ; spi_sck     ; 0.000        ; 2.475      ; 3.252      ;
+-------+---------------------------------------+----------------------------------------+--------------+-------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'ad9866_clk'                                                                                                                                                                                                                                                                                                               ;
+-------+------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                          ; To Node                                                                                                                            ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 0.226 ; receiver:receiver_rx2_inst|varcic:varcic_inst_I1|cic_comb:cic_stages[1].cic_comb_inst|out_data[7]                                  ; receiver:receiver_rx2_inst|varcic:varcic_inst_I1|cic_comb:cic_stages[2].cic_comb_inst|prev_data[7]                                 ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.707      ; 1.128      ;
; 0.284 ; receiver:receiver_rx2_inst|varcic:varcic_inst_I1|cic_comb:cic_stages[3].cic_comb_inst|prev_data[17]                                ; receiver:receiver_rx2_inst|varcic:varcic_inst_I1|cic_comb:cic_stages[3].cic_comb_inst|out_data[17]                                 ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.894      ; 1.373      ;
; 0.290 ; receiver:receiver_rx2_inst|varcic:varcic_inst_I1|cic_comb:cic_stages[2].cic_comb_inst|out_data[9]                                  ; receiver:receiver_rx2_inst|varcic:varcic_inst_I1|cic_comb:cic_stages[3].cic_comb_inst|prev_data[9]                                 ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.425      ; 0.910      ;
; 0.299 ; receiver:receiver_rx2_inst|varcic:varcic_inst_I1|cic_integrator:cic_stages[4].cic_integrator_inst|out_data[20]                     ; receiver:receiver_rx2_inst|varcic:varcic_inst_I1|cic_comb:cic_stages[0].cic_comb_inst|prev_data[20]                                ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.794      ; 1.288      ;
; 0.359 ; receiver:receiver_rx2_inst|varcic:varcic_inst_I1|cic_integrator:cic_stages[4].cic_integrator_inst|out_data[15]                     ; receiver:receiver_rx2_inst|varcic:varcic_inst_I1|cic_comb:cic_stages[0].cic_comb_inst|prev_data[15]                                ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.764      ; 1.318      ;
; 0.361 ; receiver:receiver_rx2_inst|varcic:varcic_inst_I1|cic_integrator:cic_stages[4].cic_integrator_inst|out_data[14]                     ; receiver:receiver_rx2_inst|varcic:varcic_inst_I1|cic_comb:cic_stages[0].cic_comb_inst|prev_data[14]                                ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.764      ; 1.320      ;
; 0.366 ; receiver:receiver_rx2_inst|varcic:varcic_inst_I1|cic_integrator:cic_stages[4].cic_integrator_inst|out_data[38]                     ; receiver:receiver_rx2_inst|varcic:varcic_inst_I1|cic_comb:cic_stages[0].cic_comb_inst|prev_data[38]                                ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.557      ; 1.118      ;
; 0.366 ; receiver:receiver_rx2_inst|varcic:varcic_inst_I1|cic_integrator:cic_stages[4].cic_integrator_inst|out_data[38]                     ; receiver:receiver_rx2_inst|varcic:varcic_inst_I1|cic_comb:cic_stages[0].cic_comb_inst|out_data[38]                                 ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.557      ; 1.118      ;
; 0.381 ; receiver:receiver_rx2_inst|varcic:varcic_inst_I1|cic_integrator:cic_stages[4].cic_integrator_inst|out_data[30]                     ; receiver:receiver_rx2_inst|varcic:varcic_inst_I1|cic_comb:cic_stages[0].cic_comb_inst|prev_data[30]                                ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.557      ; 1.133      ;
; 0.393 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|a_graycounter_u57:rdptr_g1p|counter1a10                      ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|a_graycounter_u57:rdptr_g1p|sub_parity3a[2]                  ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.158      ; 0.746      ;
; 0.394 ; receiver:receiver_rx2_inst|varcic:varcic_inst_I1|cic_comb:cic_stages[1].cic_comb_inst|out_data[18]                                 ; receiver:receiver_rx2_inst|varcic:varcic_inst_I1|cic_comb:cic_stages[2].cic_comb_inst|prev_data[18]                                ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.513      ; 1.102      ;
; 0.413 ; receiver:receiver_rx2_inst|varcic:varcic_inst_I1|cic_comb:cic_stages[1].cic_comb_inst|out_data[37]                                 ; receiver:receiver_rx2_inst|varcic:varcic_inst_I1|cic_comb:cic_stages[2].cic_comb_inst|prev_data[37]                                ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.729      ; 1.337      ;
; 0.416 ; receiver:receiver_rx2_inst|varcic:varcic_inst_I1|cic_comb:cic_stages[2].cic_comb_inst|out_data[35]                                 ; receiver:receiver_rx2_inst|varcic:varcic_inst_I1|cic_comb:cic_stages[3].cic_comb_inst|prev_data[35]                                ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.289      ; 0.900      ;
; 0.417 ; receiver:receiver_rx2_inst|varcic:varcic_inst_I1|cic_comb:cic_stages[1].cic_comb_inst|out_data[33]                                 ; receiver:receiver_rx2_inst|varcic:varcic_inst_I1|cic_comb:cic_stages[2].cic_comb_inst|prev_data[33]                                ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.729      ; 1.341      ;
; 0.422 ; receiver:receiver_rx2_inst|varcic:varcic_inst_I1|cic_comb:cic_stages[1].cic_comb_inst|out_data[31]                                 ; receiver:receiver_rx2_inst|varcic:varcic_inst_I1|cic_comb:cic_stages[2].cic_comb_inst|prev_data[31]                                ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.514      ; 1.131      ;
; 0.424 ; receiver:receiver_rx2_inst|varcic:varcic_inst_I1|cic_comb:cic_stages[1].cic_comb_inst|out_data[27]                                 ; receiver:receiver_rx2_inst|varcic:varcic_inst_I1|cic_comb:cic_stages[2].cic_comb_inst|prev_data[27]                                ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.514      ; 1.133      ;
; 0.424 ; receiver:receiver_rx2_inst|varcic:varcic_inst_I1|cic_comb:cic_stages[0].cic_comb_inst|out_data[26]                                 ; receiver:receiver_rx2_inst|varcic:varcic_inst_I1|cic_comb:cic_stages[1].cic_comb_inst|prev_data[26]                                ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.486      ; 1.105      ;
; 0.426 ; receiver:receiver_rx2_inst|varcic:varcic_inst_I1|cic_comb:cic_stages[1].cic_comb_inst|out_data[38]                                 ; receiver:receiver_rx2_inst|varcic:varcic_inst_I1|cic_comb:cic_stages[2].cic_comb_inst|out_data[38]                                 ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.514      ; 1.135      ;
; 0.426 ; receiver:receiver_rx2_inst|varcic:varcic_inst_I1|cic_comb:cic_stages[0].cic_comb_inst|out_data[16]                                 ; receiver:receiver_rx2_inst|varcic:varcic_inst_I1|cic_comb:cic_stages[1].cic_comb_inst|prev_data[16]                                ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.486      ; 1.107      ;
; 0.427 ; receiver:receiver_rx2_inst|varcic:varcic_inst_I1|cic_comb:cic_stages[1].cic_comb_inst|out_data[38]                                 ; receiver:receiver_rx2_inst|varcic:varcic_inst_I1|cic_comb:cic_stages[2].cic_comb_inst|prev_data[38]                                ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.514      ; 1.136      ;
; 0.430 ; agc_nearclip                                                                                                                       ; agc_nearclip                                                                                                                       ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.044      ; 0.669      ;
; 0.430 ; receiver:receiver_inst|firX8R8:fir2|wstate[3]                                                                                      ; receiver:receiver_inst|firX8R8:fir2|wstate[3]                                                                                      ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.044      ; 0.669      ;
; 0.430 ; receiver:receiver_inst|firX8R8:fir2|wstate[1]                                                                                      ; receiver:receiver_inst|firX8R8:fir2|wstate[1]                                                                                      ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.044      ; 0.669      ;
; 0.430 ; receiver:receiver_rx2_inst|firX8R8:fir2|wstate[3]                                                                                  ; receiver:receiver_rx2_inst|firX8R8:fir2|wstate[3]                                                                                  ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.044      ; 0.669      ;
; 0.430 ; receiver:receiver_rx2_inst|firX8R8:fir2|wstate[1]                                                                                  ; receiver:receiver_rx2_inst|firX8R8:fir2|wstate[1]                                                                                  ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.044      ; 0.669      ;
; 0.430 ; receiver:receiver_rx2_inst|firX8R8:fir2|waddr[0]                                                                                   ; receiver:receiver_rx2_inst|firX8R8:fir2|waddr[0]                                                                                   ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.044      ; 0.669      ;
; 0.430 ; receiver:receiver_inst|firX8R8:fir2|waddr[0]                                                                                       ; receiver:receiver_inst|firX8R8:fir2|waddr[0]                                                                                       ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.044      ; 0.669      ;
; 0.430 ; transmitter:transmitter_inst|FirInterp8_1024:fi|phase[0]                                                                           ; transmitter:transmitter_inst|FirInterp8_1024:fi|phase[0]                                                                           ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.044      ; 0.669      ;
; 0.430 ; transmitter:transmitter_inst|FirInterp8_1024:fi|phase[1]                                                                           ; transmitter:transmitter_inst|FirInterp8_1024:fi|phase[1]                                                                           ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.044      ; 0.669      ;
; 0.430 ; transmitter:transmitter_inst|FirInterp8_1024:fi|phase[2]                                                                           ; transmitter:transmitter_inst|FirInterp8_1024:fi|phase[2]                                                                           ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.044      ; 0.669      ;
; 0.430 ; transmitter:transmitter_inst|FirInterp8_1024:fi|rstate.rWait                                                                       ; transmitter:transmitter_inst|FirInterp8_1024:fi|rstate.rWait                                                                       ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.044      ; 0.669      ;
; 0.430 ; transmitter:transmitter_inst|FirInterp8_1024:fi|rstate.rRun                                                                        ; transmitter:transmitter_inst|FirInterp8_1024:fi|rstate.rRun                                                                        ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.044      ; 0.669      ;
; 0.430 ; transmitter:transmitter_inst|FirInterp8_1024:fi|req                                                                                ; transmitter:transmitter_inst|FirInterp8_1024:fi|req                                                                                ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.044      ; 0.669      ;
; 0.430 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|a_graycounter_u57:rdptr_g1p|counter1a2                       ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|a_graycounter_u57:rdptr_g1p|counter1a2                       ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.044      ; 0.669      ;
; 0.430 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|a_graycounter_u57:rdptr_g1p|counter1a3                       ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|a_graycounter_u57:rdptr_g1p|counter1a3                       ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.044      ; 0.669      ;
; 0.430 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|a_graycounter_u57:rdptr_g1p|counter1a4                       ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|a_graycounter_u57:rdptr_g1p|counter1a4                       ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.044      ; 0.669      ;
; 0.430 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|a_graycounter_u57:rdptr_g1p|counter1a5                       ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|a_graycounter_u57:rdptr_g1p|counter1a5                       ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.044      ; 0.669      ;
; 0.430 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|a_graycounter_u57:rdptr_g1p|counter1a6                       ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|a_graycounter_u57:rdptr_g1p|counter1a6                       ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.044      ; 0.669      ;
; 0.430 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|a_graycounter_u57:rdptr_g1p|counter1a7                       ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|a_graycounter_u57:rdptr_g1p|counter1a7                       ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.044      ; 0.669      ;
; 0.430 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|a_graycounter_u57:rdptr_g1p|counter1a8                       ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|a_graycounter_u57:rdptr_g1p|counter1a8                       ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.044      ; 0.669      ;
; 0.430 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|a_graycounter_u57:rdptr_g1p|counter1a9                       ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|a_graycounter_u57:rdptr_g1p|counter1a9                       ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.044      ; 0.669      ;
; 0.430 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|a_graycounter_u57:rdptr_g1p|counter1a11                      ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|a_graycounter_u57:rdptr_g1p|counter1a11                      ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.044      ; 0.669      ;
; 0.430 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|a_graycounter_u57:rdptr_g1p|counter1a0                       ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|a_graycounter_u57:rdptr_g1p|counter1a0                       ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.044      ; 0.669      ;
; 0.430 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|a_graycounter_u57:rdptr_g1p|counter1a1                       ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|a_graycounter_u57:rdptr_g1p|counter1a1                       ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.044      ; 0.669      ;
; 0.430 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|a_graycounter_u57:rdptr_g1p|counter1a10                      ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|a_graycounter_u57:rdptr_g1p|counter1a10                      ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.044      ; 0.669      ;
; 0.430 ; transmitter:transmitter_inst|FirInterp8_1024:fi|we                                                                                 ; transmitter:transmitter_inst|FirInterp8_1024:fi|we                                                                                 ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.044      ; 0.669      ;
; 0.430 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_ojc:wrptr_g1p|counter4a0                     ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_ojc:wrptr_g1p|counter4a0                     ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.044      ; 0.669      ;
; 0.430 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_ojc:wrptr_g1p|counter4a1                     ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_ojc:wrptr_g1p|counter4a1                     ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.044      ; 0.669      ;
; 0.430 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_ojc:wrptr_g1p|counter4a2                     ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_ojc:wrptr_g1p|counter4a2                     ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.044      ; 0.669      ;
; 0.430 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_ojc:wrptr_g1p|counter4a3                     ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_ojc:wrptr_g1p|counter4a3                     ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.044      ; 0.669      ;
; 0.430 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_ojc:wrptr_g1p|counter4a4                     ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_ojc:wrptr_g1p|counter4a4                     ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.044      ; 0.669      ;
; 0.430 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_ojc:wrptr_g1p|counter4a5                     ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_ojc:wrptr_g1p|counter4a5                     ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.044      ; 0.669      ;
; 0.430 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_ojc:wrptr_g1p|counter4a7                     ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_ojc:wrptr_g1p|counter4a7                     ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.044      ; 0.669      ;
; 0.430 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_ojc:wrptr_g1p|counter4a8                     ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_ojc:wrptr_g1p|counter4a8                     ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.044      ; 0.669      ;
; 0.430 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_ojc:wrptr_g1p|counter4a6                     ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_ojc:wrptr_g1p|counter4a6                     ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.044      ; 0.669      ;
; 0.430 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_ojc:wrptr_g1p|counter4a9                     ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_ojc:wrptr_g1p|counter4a9                     ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.044      ; 0.669      ;
; 0.430 ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_ojc:wrptr_g1p|counter4a0                       ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_ojc:wrptr_g1p|counter4a0                       ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.044      ; 0.669      ;
; 0.430 ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_ojc:wrptr_g1p|counter4a2                       ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_ojc:wrptr_g1p|counter4a2                       ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.044      ; 0.669      ;
; 0.430 ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_ojc:wrptr_g1p|counter4a3                       ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_ojc:wrptr_g1p|counter4a3                       ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.044      ; 0.669      ;
; 0.430 ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_ojc:wrptr_g1p|counter4a4                       ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_ojc:wrptr_g1p|counter4a4                       ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.044      ; 0.669      ;
; 0.430 ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_ojc:wrptr_g1p|counter4a5                       ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_ojc:wrptr_g1p|counter4a5                       ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.044      ; 0.669      ;
; 0.430 ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_ojc:wrptr_g1p|counter4a7                       ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_ojc:wrptr_g1p|counter4a7                       ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.044      ; 0.669      ;
; 0.430 ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_ojc:wrptr_g1p|counter4a9                       ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_ojc:wrptr_g1p|counter4a9                       ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.044      ; 0.669      ;
; 0.430 ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_ojc:wrptr_g1p|counter4a1                       ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_ojc:wrptr_g1p|counter4a1                       ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.044      ; 0.669      ;
; 0.430 ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_ojc:wrptr_g1p|counter4a6                       ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_ojc:wrptr_g1p|counter4a6                       ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.044      ; 0.669      ;
; 0.430 ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_ojc:wrptr_g1p|counter4a8                       ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_ojc:wrptr_g1p|counter4a8                       ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.044      ; 0.669      ;
; 0.433 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|a_graycounter_u57:rdptr_g1p|counter1a6                       ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|rdptr_g[6]                                                   ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.158      ; 0.786      ;
; 0.436 ; receiver:receiver_rx2_inst|varcic:varcic_inst_I1|cic_comb:cic_stages[2].cic_comb_inst|out_data[38]                                 ; receiver:receiver_rx2_inst|varcic:varcic_inst_I1|cic_comb:cic_stages[3].cic_comb_inst|prev_data[38]                                ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.289      ; 0.920      ;
; 0.436 ; receiver:receiver_rx2_inst|varcic:varcic_inst_I1|cic_comb:cic_stages[1].cic_comb_inst|out_data[15]                                 ; receiver:receiver_rx2_inst|varcic:varcic_inst_I1|cic_comb:cic_stages[2].cic_comb_inst|prev_data[15]                                ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.483      ; 1.114      ;
; 0.438 ; receiver:receiver_rx2_inst|varcic:varcic_inst_I1|cic_comb:cic_stages[1].cic_comb_inst|out_data[17]                                 ; receiver:receiver_rx2_inst|varcic:varcic_inst_I1|cic_comb:cic_stages[2].cic_comb_inst|prev_data[17]                                ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.483      ; 1.116      ;
; 0.439 ; receiver:receiver_rx2_inst|varcic:varcic_inst_I1|cic_comb:cic_stages[1].cic_comb_inst|out_data[22]                                 ; receiver:receiver_rx2_inst|varcic:varcic_inst_I1|cic_comb:cic_stages[2].cic_comb_inst|prev_data[22]                                ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.483      ; 1.117      ;
; 0.442 ; receiver:receiver_rx2_inst|varcic:varcic_inst_Q1|cic_integrator:cic_stages[0].cic_integrator_inst|out_data[38]                     ; receiver:receiver_rx2_inst|varcic:varcic_inst_Q1|cic_integrator:cic_stages[1].cic_integrator_inst|out_data[38]                     ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.295      ; 0.932      ;
; 0.443 ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_ojc:wrptr_g1p|counter4a1                       ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_ojc:wrptr_g1p|sub_parity6a[0]                  ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.113      ; 0.751      ;
; 0.445 ; agc_delaycnt[0]                                                                                                                    ; agc_delaycnt[0]                                                                                                                    ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.044      ; 0.684      ;
; 0.446 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_ojc:wrptr_g1p|counter4a5                     ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_ojc:wrptr_g1p|sub_parity6a[1]                ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.105      ; 0.746      ;
; 0.450 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_ojc:wrptr_g1p|counter4a1                     ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_ojc:wrptr_g1p|sub_parity6a[0]                ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.105      ; 0.750      ;
; 0.450 ; receiver:receiver_rx2_inst|varcic:varcic_inst_I1|cic_comb:cic_stages[2].cic_comb_inst|out_data[4]                                  ; receiver:receiver_rx2_inst|varcic:varcic_inst_I1|cic_comb:cic_stages[3].cic_comb_inst|prev_data[4]                                 ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.426      ; 1.071      ;
; 0.451 ; receiver:receiver_rx2_inst|varcic:varcic_inst_I1|cic_comb:cic_stages[2].cic_comb_inst|out_data[1]                                  ; receiver:receiver_rx2_inst|varcic:varcic_inst_I1|cic_comb:cic_stages[3].cic_comb_inst|prev_data[1]                                 ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.426      ; 1.072      ;
; 0.459 ; receiver:receiver_rx2_inst|cic:cic_inst_Q2|cic_integrator:cic_stages[2].cic_integrator_inst|out_data[13]                           ; receiver:receiver_rx2_inst|cic:cic_inst_Q2|cic_comb:cic_stages[0].cic_comb_inst|prev_data[13]                                      ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.116      ; 0.770      ;
; 0.468 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|a_graycounter_u57:rdptr_g1p|sub_parity3a[1]                  ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|a_graycounter_u57:rdptr_g1p|parity2                          ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.052      ; 0.715      ;
; 0.469 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_ojc:wrptr_g1p|sub_parity6a[0]                ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_ojc:wrptr_g1p|parity5                        ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.051      ; 0.715      ;
; 0.473 ; receiver:receiver_rx2_inst|varcic:varcic_inst_I1|cic_integrator:cic_stages[2].cic_integrator_inst|out_data[26]                     ; receiver:receiver_rx2_inst|varcic:varcic_inst_I1|cic_integrator:cic_stages[2].cic_integrator_inst|out_data[27]                     ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.625      ; 1.293      ;
; 0.473 ; receiver:receiver_rx2_inst|varcic:varcic_inst_I1|cic_comb:cic_stages[2].cic_comb_inst|out_data[2]                                  ; receiver:receiver_rx2_inst|varcic:varcic_inst_I1|cic_comb:cic_stages[3].cic_comb_inst|prev_data[2]                                 ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.426      ; 1.094      ;
; 0.477 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|a_graycounter_u57:rdptr_g1p|counter1a3                       ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|rdptr_g[3]                                                   ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.102      ; 0.774      ;
; 0.477 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_ojc:wrptr_g1p|counter4a1                     ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|wrptr_g[1]                                                 ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.105      ; 0.777      ;
; 0.479 ; receiver:receiver_inst|cordic:cordic_inst|Z[9][5]                                                                                  ; receiver:receiver_inst|cordic:cordic_inst|Z[10][5]                                                                                 ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.049      ; 0.723      ;
; 0.482 ; receiver:receiver_inst|cic:cic_inst_I2|sample_no[15]                                                                               ; receiver:receiver_inst|cic:cic_inst_I2|sample_no[15]                                                                               ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.044      ; 0.721      ;
; 0.483 ; receiver:receiver_rx2_inst|cic:cic_inst_Q2|cic_comb:cic_stages[1].cic_comb_inst|out_data[23]                                       ; receiver:receiver_rx2_inst|cic:cic_inst_Q2|cic_comb:cic_stages[2].cic_comb_inst|prev_data[23]                                      ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.393      ; 1.071      ;
; 0.483 ; receiver:receiver_rx2_inst|cic:cic_inst_Q2|cic_comb:cic_stages[1].cic_comb_inst|out_data[19]                                       ; receiver:receiver_rx2_inst|cic:cic_inst_Q2|cic_comb:cic_stages[2].cic_comb_inst|prev_data[19]                                      ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.393      ; 1.071      ;
; 0.484 ; transmitter:transmitter_inst|counter[26]                                                                                           ; transmitter:transmitter_inst|counter[26]                                                                                           ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.044      ; 0.723      ;
; 0.484 ; transmitter:transmitter_inst|FirInterp8_1024:fi|counter[9]                                                                         ; transmitter:transmitter_inst|FirInterp8_1024:fi|counter[9]                                                                         ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.044      ; 0.723      ;
; 0.486 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|a_graycounter_u57:rdptr_g1p|counter1a0                       ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|a_graycounter_u57:rdptr_g1p|counter1a1                       ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.354      ; 1.035      ;
; 0.487 ; receiver:receiver_rx2_inst|varcic:varcic_inst_I1|cic_integrator:cic_stages[3].cic_integrator_inst|out_data[3]                      ; receiver:receiver_rx2_inst|varcic:varcic_inst_I1|cic_integrator:cic_stages[4].cic_integrator_inst|out_data[3]                      ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.451      ; 1.133      ;
; 0.488 ; receiver:receiver_rx2_inst|varcic:varcic_inst_I1|cic_integrator:cic_stages[3].cic_integrator_inst|out_data[9]                      ; receiver:receiver_rx2_inst|varcic:varcic_inst_I1|cic_integrator:cic_stages[4].cic_integrator_inst|out_data[9]                      ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.451      ; 1.134      ;
; 0.488 ; receiver:receiver_rx2_inst|varcic:varcic_inst_I1|cic_integrator:cic_stages[2].cic_integrator_inst|out_data[26]                     ; receiver:receiver_rx2_inst|varcic:varcic_inst_I1|cic_integrator:cic_stages[2].cic_integrator_inst|out_data[28]                     ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.625      ; 1.308      ;
; 0.488 ; receiver:receiver_rx2_inst|varcic:varcic_inst_I1|cic_comb:cic_stages[2].cic_comb_inst|out_data[7]                                  ; receiver:receiver_rx2_inst|varcic:varcic_inst_I1|cic_comb:cic_stages[3].cic_comb_inst|prev_data[7]                                 ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.425      ; 1.108      ;
; 0.489 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|alt_synch_pipe_5md:ws_dgrp|dffpipe_4f9:dffpipe8|dffe11a[3] ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|alt_synch_pipe_5md:ws_dgrp|dffpipe_4f9:dffpipe8|dffe12a[3] ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.052      ; 0.736      ;
; 0.489 ; receiver:receiver_rx2_inst|varcic:varcic_inst_I1|cic_comb:cic_stages[3].cic_comb_inst|prev_data[25]                                ; receiver:receiver_rx2_inst|varcic:varcic_inst_I1|cic_comb:cic_stages[3].cic_comb_inst|out_data[25]                                 ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.434      ; 1.118      ;
; 0.489 ; receiver:receiver_rx2_inst|cordic:cordic_inst|Z[0][1]                                                                              ; receiver:receiver_rx2_inst|cordic:cordic_inst|Z[1][1]                                                                              ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.052      ; 0.736      ;
; 0.490 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|alt_synch_pipe_5md:ws_dgrp|dffpipe_4f9:dffpipe8|dffe16a[2] ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|ws_dgrp_reg[2]                                             ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.052      ; 0.737      ;
+-------+------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'clk_10mhz'                                                                                                                                                ;
+-------+----------------------------------------------------+----------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                          ; To Node                                            ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+----------------------------------------------------+----------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 0.402 ; ad9866:ad9866_inst|sen_n                           ; ad9866:ad9866_inst|sen_n                           ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; ad9866:ad9866_inst|dut2_state.1                    ; ad9866:ad9866_inst|dut2_state.1                    ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.072      ; 0.669      ;
; 0.403 ; ad9866:ad9866_inst|dut2_bitcount[3]                ; ad9866:ad9866_inst|dut2_bitcount[3]                ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.071      ; 0.669      ;
; 0.403 ; ad9866:ad9866_inst|dut2_bitcount[2]                ; ad9866:ad9866_inst|dut2_bitcount[2]                ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.071      ; 0.669      ;
; 0.403 ; ad9866:ad9866_inst|dut2_bitcount[1]                ; ad9866:ad9866_inst|dut2_bitcount[1]                ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.071      ; 0.669      ;
; 0.403 ; reset_handler:reset_handler_inst|reset_counter[0]  ; reset_handler:reset_handler_inst|reset_counter[0]  ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.071      ; 0.669      ;
; 0.418 ; ad9866:ad9866_inst|dut2_bitcount[0]                ; ad9866:ad9866_inst|dut2_bitcount[0]                ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.071      ; 0.684      ;
; 0.468 ; ad9866:ad9866_inst|dut2_bitcount[1]                ; ad9866:ad9866_inst|dut2_bitcount[2]                ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.071      ; 0.734      ;
; 0.471 ; ad9866:ad9866_inst|dut2_data[14]                   ; ad9866:ad9866_inst|dut2_data[15]                   ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.071      ; 0.737      ;
; 0.471 ; ad9866:ad9866_inst|dut2_data[13]                   ; ad9866:ad9866_inst|dut2_data[14]                   ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.071      ; 0.737      ;
; 0.476 ; ad9866:ad9866_inst|dut2_bitcount[0]                ; ad9866:ad9866_inst|dut2_bitcount[1]                ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.071      ; 0.742      ;
; 0.646 ; ad9866:ad9866_inst|dut2_data[8]                    ; ad9866:ad9866_inst|dut2_data[9]                    ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.071      ; 0.912      ;
; 0.646 ; ad9866:ad9866_inst|dut2_data[2]                    ; ad9866:ad9866_inst|dut2_data[3]                    ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.072      ; 0.913      ;
; 0.646 ; ad9866:ad9866_inst|dut2_data[0]                    ; ad9866:ad9866_inst|dut2_data[1]                    ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.072      ; 0.913      ;
; 0.647 ; ad9866:ad9866_inst|dut2_data[6]                    ; ad9866:ad9866_inst|dut2_data[7]                    ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.071      ; 0.913      ;
; 0.647 ; ad9866:ad9866_inst|dut2_data[1]                    ; ad9866:ad9866_inst|dut2_data[2]                    ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.072      ; 0.914      ;
; 0.648 ; ad9866:ad9866_inst|dut2_data[9]                    ; ad9866:ad9866_inst|dut2_data[10]                   ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.071      ; 0.914      ;
; 0.648 ; ad9866:ad9866_inst|dut2_data[7]                    ; ad9866:ad9866_inst|dut2_data[8]                    ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.071      ; 0.914      ;
; 0.648 ; ad9866:ad9866_inst|dut2_data[3]                    ; ad9866:ad9866_inst|dut2_data[4]                    ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.072      ; 0.915      ;
; 0.649 ; ad9866:ad9866_inst|dut2_data[4]                    ; ad9866:ad9866_inst|dut2_data[5]                    ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.072      ; 0.916      ;
; 0.684 ; counter[11]                                        ; counter[11]                                        ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.071      ; 0.950      ;
; 0.684 ; counter[9]                                         ; counter[9]                                         ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.071      ; 0.950      ;
; 0.685 ; counter[15]                                        ; counter[15]                                        ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.071      ; 0.951      ;
; 0.685 ; counter[7]                                         ; counter[7]                                         ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.071      ; 0.951      ;
; 0.685 ; counter[1]                                         ; counter[1]                                         ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.071      ; 0.951      ;
; 0.686 ; counter[17]                                        ; counter[17]                                        ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.071      ; 0.952      ;
; 0.687 ; counter[13]                                        ; counter[13]                                        ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.071      ; 0.953      ;
; 0.687 ; counter[2]                                         ; counter[2]                                         ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.071      ; 0.953      ;
; 0.688 ; counter[18]                                        ; counter[18]                                        ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.071      ; 0.954      ;
; 0.688 ; counter[5]                                         ; counter[5]                                         ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.071      ; 0.954      ;
; 0.688 ; counter[3]                                         ; counter[3]                                         ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.071      ; 0.954      ;
; 0.689 ; counter[21]                                        ; counter[21]                                        ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.071      ; 0.955      ;
; 0.689 ; counter[19]                                        ; counter[19]                                        ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.071      ; 0.955      ;
; 0.689 ; counter[12]                                        ; counter[12]                                        ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.071      ; 0.955      ;
; 0.690 ; counter[14]                                        ; counter[14]                                        ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.071      ; 0.956      ;
; 0.690 ; counter[10]                                        ; counter[10]                                        ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.071      ; 0.956      ;
; 0.690 ; counter[8]                                         ; counter[8]                                         ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.071      ; 0.956      ;
; 0.691 ; counter[6]                                         ; counter[6]                                         ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.071      ; 0.957      ;
; 0.691 ; counter[4]                                         ; counter[4]                                         ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.071      ; 0.957      ;
; 0.692 ; ad9866:ad9866_inst|dut2_data[12]                   ; ad9866:ad9866_inst|dut2_data[13]                   ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.071      ; 0.958      ;
; 0.692 ; counter[16]                                        ; counter[16]                                        ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.071      ; 0.958      ;
; 0.693 ; counter[20]                                        ; counter[20]                                        ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.071      ; 0.959      ;
; 0.694 ; reset_handler:reset_handler_inst|reset_counter[12] ; reset_handler:reset_handler_inst|reset_counter[12] ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.071      ; 0.960      ;
; 0.695 ; reset_handler:reset_handler_inst|reset_counter[14] ; reset_handler:reset_handler_inst|reset_counter[14] ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.071      ; 0.961      ;
; 0.695 ; reset_handler:reset_handler_inst|reset_counter[10] ; reset_handler:reset_handler_inst|reset_counter[10] ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.071      ; 0.961      ;
; 0.695 ; reset_handler:reset_handler_inst|reset_counter[2]  ; reset_handler:reset_handler_inst|reset_counter[2]  ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.071      ; 0.961      ;
; 0.695 ; reset_handler:reset_handler_inst|reset_counter[7]  ; reset_handler:reset_handler_inst|reset_counter[7]  ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.071      ; 0.961      ;
; 0.695 ; reset_handler:reset_handler_inst|reset_counter[9]  ; reset_handler:reset_handler_inst|reset_counter[9]  ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.071      ; 0.961      ;
; 0.696 ; reset_handler:reset_handler_inst|reset_counter[18] ; reset_handler:reset_handler_inst|reset_counter[18] ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.071      ; 0.962      ;
; 0.696 ; reset_handler:reset_handler_inst|reset_counter[17] ; reset_handler:reset_handler_inst|reset_counter[17] ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.071      ; 0.962      ;
; 0.696 ; reset_handler:reset_handler_inst|reset_counter[15] ; reset_handler:reset_handler_inst|reset_counter[15] ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.071      ; 0.962      ;
; 0.696 ; reset_handler:reset_handler_inst|reset_counter[11] ; reset_handler:reset_handler_inst|reset_counter[11] ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.071      ; 0.962      ;
; 0.696 ; reset_handler:reset_handler_inst|reset_counter[8]  ; reset_handler:reset_handler_inst|reset_counter[8]  ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.071      ; 0.962      ;
; 0.697 ; reset_handler:reset_handler_inst|reset_counter[16] ; reset_handler:reset_handler_inst|reset_counter[16] ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.071      ; 0.963      ;
; 0.697 ; reset_handler:reset_handler_inst|reset_counter[13] ; reset_handler:reset_handler_inst|reset_counter[13] ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.071      ; 0.963      ;
; 0.697 ; reset_handler:reset_handler_inst|reset_counter[6]  ; reset_handler:reset_handler_inst|reset_counter[6]  ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.071      ; 0.963      ;
; 0.698 ; reset_handler:reset_handler_inst|reset_counter[22] ; reset_handler:reset_handler_inst|reset_counter[22] ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.071      ; 0.964      ;
; 0.699 ; reset_handler:reset_handler_inst|reset_counter[23] ; reset_handler:reset_handler_inst|reset_counter[23] ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.071      ; 0.965      ;
; 0.699 ; reset_handler:reset_handler_inst|reset_counter[5]  ; reset_handler:reset_handler_inst|reset_counter[5]  ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.071      ; 0.965      ;
; 0.700 ; reset_handler:reset_handler_inst|reset_counter[3]  ; reset_handler:reset_handler_inst|reset_counter[3]  ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.071      ; 0.966      ;
; 0.701 ; reset_handler:reset_handler_inst|reset_counter[19] ; reset_handler:reset_handler_inst|reset_counter[19] ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.071      ; 0.967      ;
; 0.702 ; reset_handler:reset_handler_inst|reset_counter[21] ; reset_handler:reset_handler_inst|reset_counter[21] ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.071      ; 0.968      ;
; 0.710 ; counter[23]                                        ; counter[23]                                        ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.071      ; 0.976      ;
; 0.710 ; reset_handler:reset_handler_inst|reset_counter[4]  ; reset_handler:reset_handler_inst|reset_counter[4]  ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.071      ; 0.976      ;
; 0.711 ; reset_handler:reset_handler_inst|reset_counter[20] ; reset_handler:reset_handler_inst|reset_counter[20] ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.071      ; 0.977      ;
; 0.714 ; counter[22]                                        ; counter[22]                                        ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.071      ; 0.980      ;
; 0.715 ; counter[0]                                         ; counter[0]                                         ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.071      ; 0.981      ;
; 0.718 ; reset_handler:reset_handler_inst|reset_counter[1]  ; reset_handler:reset_handler_inst|reset_counter[1]  ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.071      ; 0.984      ;
; 0.719 ; reset_handler:reset_handler_inst|reset_counter[0]  ; reset_handler:reset_handler_inst|reset_counter[1]  ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.071      ; 0.985      ;
; 0.737 ; ad9866:ad9866_inst|dut1_pc[2]                      ; ad9866:ad9866_inst|dut1_pc[2]                      ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.071      ; 1.003      ;
; 0.751 ; ad9866:ad9866_inst|dut1_pc[0]                      ; ad9866:ad9866_inst|dut1_pc[0]                      ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.071      ; 1.017      ;
; 0.755 ; ad9866:ad9866_inst|dut1_pc[5]                      ; ad9866:ad9866_inst|dut1_pc[5]                      ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.071      ; 1.021      ;
; 0.759 ; ad9866:ad9866_inst|dut2_bitcount[0]                ; ad9866:ad9866_inst|dut2_bitcount[2]                ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.071      ; 1.025      ;
; 0.763 ; ad9866:ad9866_inst|dut1_pc[1]                      ; ad9866:ad9866_inst|dut1_pc[1]                      ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.071      ; 1.029      ;
; 0.765 ; ad9866:ad9866_inst|dut1_pc[4]                      ; ad9866:ad9866_inst|dut1_pc[4]                      ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.071      ; 1.031      ;
; 0.781 ; ad9866:ad9866_inst|dut1_pc[3]                      ; ad9866:ad9866_inst|dut1_pc[3]                      ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.071      ; 1.047      ;
; 0.817 ; ad9866:ad9866_inst|dut2_bitcount[0]                ; ad9866:ad9866_inst|dut2_bitcount[3]                ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.071      ; 1.083      ;
; 0.834 ; ad9866:ad9866_inst|dut2_data[11]                   ; ad9866:ad9866_inst|dut2_data[12]                   ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.071      ; 1.100      ;
; 0.846 ; ad9866:ad9866_inst|dut2_data[10]                   ; ad9866:ad9866_inst|dut2_data[11]                   ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.072      ; 1.113      ;
; 0.852 ; ad9866:ad9866_inst|sen_n                           ; ad9866:ad9866_inst|dut2_state.1                    ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.072      ; 1.119      ;
; 0.907 ; ad9866:ad9866_inst|dut2_state.1                    ; ad9866:ad9866_inst|sen_n                           ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.072      ; 1.174      ;
; 0.930 ; ad9866:ad9866_inst|dut2_bitcount[2]                ; ad9866:ad9866_inst|dut2_bitcount[3]                ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.071      ; 1.196      ;
; 0.969 ; ad9866:ad9866_inst|dut2_state.1                    ; ad9866:ad9866_inst|dut2_bitcount[0]                ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.074      ; 1.238      ;
; 1.006 ; ad9866:ad9866_inst|dut2_data[5]                    ; ad9866:ad9866_inst|dut2_data[6]                    ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.073      ; 1.274      ;
; 1.006 ; reset_handler:reset_handler_inst|reset_counter[22] ; reset_handler:reset_handler_inst|reset             ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.071      ; 1.272      ;
; 1.006 ; counter[12]                                        ; counter[13]                                        ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.071      ; 1.272      ;
; 1.006 ; counter[9]                                         ; counter[10]                                        ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.071      ; 1.272      ;
; 1.006 ; counter[2]                                         ; counter[3]                                         ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.071      ; 1.272      ;
; 1.007 ; counter[10]                                        ; counter[11]                                        ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.071      ; 1.273      ;
; 1.007 ; counter[1]                                         ; counter[2]                                         ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.071      ; 1.273      ;
; 1.007 ; counter[7]                                         ; counter[8]                                         ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.071      ; 1.273      ;
; 1.007 ; counter[15]                                        ; counter[16]                                        ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.071      ; 1.273      ;
; 1.007 ; counter[18]                                        ; counter[19]                                        ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.071      ; 1.273      ;
; 1.008 ; counter[8]                                         ; counter[9]                                         ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.071      ; 1.274      ;
; 1.008 ; counter[14]                                        ; counter[15]                                        ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.071      ; 1.274      ;
; 1.008 ; counter[0]                                         ; counter[1]                                         ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.071      ; 1.274      ;
; 1.008 ; counter[17]                                        ; counter[18]                                        ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.071      ; 1.274      ;
; 1.009 ; counter[6]                                         ; counter[7]                                         ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.071      ; 1.275      ;
; 1.009 ; counter[16]                                        ; counter[17]                                        ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.071      ; 1.275      ;
; 1.009 ; counter[4]                                         ; counter[5]                                         ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.071      ; 1.275      ;
+-------+----------------------------------------------------+----------------------------------------------------+--------------+-------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'spi_ce1'                                                                                                                                                                                                                                                                                                                ;
+-------+-----------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                         ; To Node                                                                                                                           ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 0.405 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter1a0                    ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter1a0                    ; spi_ce1      ; spi_ce1     ; 0.000        ; 0.069      ; 0.669      ;
; 0.405 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter1a5                    ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter1a5                    ; spi_ce1      ; spi_ce1     ; 0.000        ; 0.069      ; 0.669      ;
; 0.405 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter1a4                    ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter1a4                    ; spi_ce1      ; spi_ce1     ; 0.000        ; 0.069      ; 0.669      ;
; 0.405 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter1a3                    ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter1a3                    ; spi_ce1      ; spi_ce1     ; 0.000        ; 0.069      ; 0.669      ;
; 0.405 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter1a2                    ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter1a2                    ; spi_ce1      ; spi_ce1     ; 0.000        ; 0.069      ; 0.669      ;
; 0.405 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter1a1                    ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter1a1                    ; spi_ce1      ; spi_ce1     ; 0.000        ; 0.069      ; 0.669      ;
; 0.406 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter1a9                    ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter1a9                    ; spi_ce1      ; spi_ce1     ; 0.000        ; 0.068      ; 0.669      ;
; 0.477 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|parity2                       ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter1a0                    ; spi_ce1      ; spi_ce1     ; 0.000        ; 0.069      ; 0.741      ;
; 0.479 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|parity2                       ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter1a1                    ; spi_ce1      ; spi_ce1     ; 0.000        ; 0.069      ; 0.743      ;
; 0.583 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|sub_parity3a[0]               ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|parity2                       ; spi_ce1      ; spi_ce1     ; 0.000        ; 0.069      ; 0.847      ;
; 0.672 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter1a8                    ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|rdptr_g[8]                                                ; spi_ce1      ; spi_ce1     ; 0.000        ; 0.068      ; 0.935      ;
; 0.692 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|sub_parity3a[2]               ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|parity2                       ; spi_ce1      ; spi_ce1     ; 0.000        ; 0.069      ; 0.956      ;
; 0.693 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|sub_parity3a[1]               ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|parity2                       ; spi_ce1      ; spi_ce1     ; 0.000        ; 0.069      ; 0.957      ;
; 0.711 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter1a5                    ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|sub_parity3a[1]               ; spi_ce1      ; spi_ce1     ; 0.000        ; 0.069      ; 0.975      ;
; 0.727 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter1a0                    ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|sub_parity3a[0]               ; spi_ce1      ; spi_ce1     ; 0.000        ; 0.069      ; 0.991      ;
; 0.729 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter1a1                    ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|sub_parity3a[0]               ; spi_ce1      ; spi_ce1     ; 0.000        ; 0.069      ; 0.993      ;
; 0.732 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter1a4                    ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|sub_parity3a[1]               ; spi_ce1      ; spi_ce1     ; 0.000        ; 0.069      ; 0.996      ;
; 0.743 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter1a4                    ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|altsyncram_vi31:fifo_ram|ram_block7a0~portb_address_reg0  ; spi_ce1      ; spi_ce1     ; 0.000        ; 0.398      ; 1.371      ;
; 0.749 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter1a2                    ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter1a3                    ; spi_ce1      ; spi_ce1     ; 0.000        ; 0.069      ; 1.013      ;
; 0.750 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter1a2                    ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|sub_parity3a[0]               ; spi_ce1      ; spi_ce1     ; 0.000        ; 0.069      ; 1.014      ;
; 0.750 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter1a2                    ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter1a4                    ; spi_ce1      ; spi_ce1     ; 0.000        ; 0.069      ; 1.014      ;
; 0.766 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter1a2                    ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|altsyncram_vi31:fifo_ram|ram_block7a0~portb_address_reg0  ; spi_ce1      ; spi_ce1     ; 0.000        ; 0.398      ; 1.394      ;
; 0.847 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter1a2                    ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter1a5                    ; spi_ce1      ; spi_ce1     ; 0.000        ; 0.069      ; 1.111      ;
; 0.852 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter1a3                    ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|sub_parity3a[0]               ; spi_ce1      ; spi_ce1     ; 0.000        ; 0.069      ; 1.116      ;
; 0.861 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter1a1                    ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter1a4                    ; spi_ce1      ; spi_ce1     ; 0.000        ; 0.069      ; 1.125      ;
; 0.863 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter1a1                    ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter1a3                    ; spi_ce1      ; spi_ce1     ; 0.000        ; 0.069      ; 1.127      ;
; 0.946 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter1a6                    ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|altsyncram_vi31:fifo_ram|ram_block7a0~portb_address_reg0  ; spi_ce1      ; spi_ce1     ; 0.000        ; 0.427      ; 1.603      ;
; 0.950 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter1a3                    ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter1a4                    ; spi_ce1      ; spi_ce1     ; 0.000        ; 0.069      ; 1.214      ;
; 0.951 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter1a7                    ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|rdptr_g[7]                                                ; spi_ce1      ; spi_ce1     ; 0.000        ; 0.068      ; 1.214      ;
; 0.976 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter1a6                    ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|altsyncram_vi31:fifo_ram|ram_block7a30~portb_address_reg0 ; spi_ce1      ; spi_ce1     ; 0.000        ; 0.414      ; 1.620      ;
; 0.978 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter1a3                    ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|altsyncram_vi31:fifo_ram|ram_block7a0~portb_address_reg0  ; spi_ce1      ; spi_ce1     ; 0.000        ; 0.398      ; 1.606      ;
; 1.010 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter1a0                    ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter1a1                    ; spi_ce1      ; spi_ce1     ; 0.000        ; 0.069      ; 1.274      ;
; 1.037 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter1a5                    ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|altsyncram_vi31:fifo_ram|ram_block7a12~portb_address_reg0 ; spi_ce1      ; spi_ce1     ; 0.000        ; 0.385      ; 1.652      ;
; 1.044 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter1a4                    ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|altsyncram_vi31:fifo_ram|ram_block7a12~portb_address_reg0 ; spi_ce1      ; spi_ce1     ; 0.000        ; 0.385      ; 1.659      ;
; 1.045 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter1a7                    ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|altsyncram_vi31:fifo_ram|ram_block7a12~portb_address_reg0 ; spi_ce1      ; spi_ce1     ; 0.000        ; 0.414      ; 1.689      ;
; 1.052 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter1a7                    ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|altsyncram_vi31:fifo_ram|ram_block7a0~portb_address_reg0  ; spi_ce1      ; spi_ce1     ; 0.000        ; 0.427      ; 1.709      ;
; 1.071 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter1a2                    ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|altsyncram_vi31:fifo_ram|ram_block7a30~portb_address_reg0 ; spi_ce1      ; spi_ce1     ; 0.000        ; 0.385      ; 1.686      ;
; 1.076 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter1a9                    ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|rdptr_g[9]                                                ; spi_ce1      ; spi_ce1     ; 0.000        ; 0.067      ; 1.338      ;
; 1.088 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter1a2                    ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|altsyncram_vi31:fifo_ram|ram_block7a12~portb_address_reg0 ; spi_ce1      ; spi_ce1     ; 0.000        ; 0.385      ; 1.703      ;
; 1.108 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter1a1                    ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter1a2                    ; spi_ce1      ; spi_ce1     ; 0.000        ; 0.069      ; 1.372      ;
; 1.114 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter1a7                    ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|altsyncram_vi31:fifo_ram|ram_block7a30~portb_address_reg0 ; spi_ce1      ; spi_ce1     ; 0.000        ; 0.414      ; 1.758      ;
; 1.148 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter1a4                    ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter1a5                    ; spi_ce1      ; spi_ce1     ; 0.000        ; 0.069      ; 1.412      ;
; 1.150 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter1a6                    ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|sub_parity3a[1]               ; spi_ce1      ; spi_ce1     ; 0.000        ; 0.098      ; 1.443      ;
; 1.183 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|parity2                       ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter1a4                    ; spi_ce1      ; spi_ce1     ; 0.000        ; 0.069      ; 1.447      ;
; 1.185 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|parity2                       ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter1a3                    ; spi_ce1      ; spi_ce1     ; 0.000        ; 0.069      ; 1.449      ;
; 1.187 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter1a0                    ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter1a4                    ; spi_ce1      ; spi_ce1     ; 0.000        ; 0.069      ; 1.451      ;
; 1.187 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter1a0                    ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter1a3                    ; spi_ce1      ; spi_ce1     ; 0.000        ; 0.069      ; 1.451      ;
; 1.191 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter1a7                    ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter1a9                    ; spi_ce1      ; spi_ce1     ; 0.000        ; 0.069      ; 1.455      ;
; 1.195 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter1a3                    ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter1a5                    ; spi_ce1      ; spi_ce1     ; 0.000        ; 0.069      ; 1.459      ;
; 1.284 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter1a6                    ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|altsyncram_vi31:fifo_ram|ram_block7a12~portb_address_reg0 ; spi_ce1      ; spi_ce1     ; 0.000        ; 0.414      ; 1.928      ;
; 1.323 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter1a7                    ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|sub_parity3a[1]               ; spi_ce1      ; spi_ce1     ; 0.000        ; 0.098      ; 1.616      ;
; 1.324 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter1a3                    ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|altsyncram_vi31:fifo_ram|ram_block7a30~portb_address_reg0 ; spi_ce1      ; spi_ce1     ; 0.000        ; 0.385      ; 1.939      ;
; 1.331 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter1a1                    ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|altsyncram_vi31:fifo_ram|ram_block7a12~portb_address_reg0 ; spi_ce1      ; spi_ce1     ; 0.000        ; 0.385      ; 1.946      ;
; 1.335 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|parity2                       ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter1a2                    ; spi_ce1      ; spi_ce1     ; 0.000        ; 0.069      ; 1.599      ;
; 1.341 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter1a0                    ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter1a2                    ; spi_ce1      ; spi_ce1     ; 0.000        ; 0.069      ; 1.605      ;
; 1.362 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter1a2                    ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|rdptr_g[2]                                                ; spi_ce1      ; spi_ce1     ; 0.000        ; 0.039      ; 1.596      ;
; 1.374 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter1a1                    ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|altsyncram_vi31:fifo_ram|ram_block7a30~portb_address_reg0 ; spi_ce1      ; spi_ce1     ; 0.000        ; 0.385      ; 1.989      ;
; 1.375 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter1a6                    ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|rdptr_g[6]                                                ; spi_ce1      ; spi_ce1     ; 0.000        ; 0.068      ; 1.638      ;
; 1.550 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter1a1                    ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|rdptr_g[1]                                                ; spi_ce1      ; spi_ce1     ; 0.000        ; 0.038      ; 1.783      ;
; 1.557 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter1a5                    ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|rdptr_g[5]                                                ; spi_ce1      ; spi_ce1     ; 0.000        ; 0.036      ; 1.788      ;
; 1.580 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter1a4                    ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|rdptr_g[4]                                                ; spi_ce1      ; spi_ce1     ; 0.000        ; 0.038      ; 1.813      ;
; 1.584 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter1a0                    ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|altsyncram_vi31:fifo_ram|ram_block7a30~portb_address_reg0 ; spi_ce1      ; spi_ce1     ; 0.000        ; 0.385      ; 2.199      ;
; 1.586 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter1a3                    ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|altsyncram_vi31:fifo_ram|ram_block7a12~portb_address_reg0 ; spi_ce1      ; spi_ce1     ; 0.000        ; 0.385      ; 2.201      ;
; 1.611 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter1a3                    ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|rdptr_g[3]                                                ; spi_ce1      ; spi_ce1     ; 0.000        ; 0.038      ; 1.844      ;
; 1.630 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter1a1                    ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|altsyncram_vi31:fifo_ram|ram_block7a0~portb_address_reg0  ; spi_ce1      ; spi_ce1     ; 0.000        ; 0.398      ; 2.258      ;
; 1.632 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter1a5                    ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|altsyncram_vi31:fifo_ram|ram_block7a0~portb_address_reg0  ; spi_ce1      ; spi_ce1     ; 0.000        ; 0.398      ; 2.260      ;
; 1.638 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter1a0                    ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|rdptr_g[0]                                                ; spi_ce1      ; spi_ce1     ; 0.000        ; 0.038      ; 1.871      ;
; 1.640 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter1a4                    ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|altsyncram_vi31:fifo_ram|ram_block7a30~portb_address_reg0 ; spi_ce1      ; spi_ce1     ; 0.000        ; 0.385      ; 2.255      ;
; 1.663 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter1a9                    ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|sub_parity3a[2]               ; spi_ce1      ; spi_ce1     ; 0.000        ; 0.097      ; 1.955      ;
; 1.673 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter1a1                    ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter1a5                    ; spi_ce1      ; spi_ce1     ; 0.000        ; 0.069      ; 1.937      ;
; 1.685 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter1a5                    ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|altsyncram_vi31:fifo_ram|ram_block7a30~portb_address_reg0 ; spi_ce1      ; spi_ce1     ; 0.000        ; 0.385      ; 2.300      ;
; 1.707 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter1a7                    ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter1a7                    ; spi_ce1      ; spi_ce1     ; 0.000        ; 0.068      ; 1.970      ;
; 1.858 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter1a0                    ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|altsyncram_vi31:fifo_ram|ram_block7a0~portb_address_reg0  ; spi_ce1      ; spi_ce1     ; 0.000        ; 0.398      ; 2.486      ;
; 1.873 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter1a6                    ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter1a9                    ; spi_ce1      ; spi_ce1     ; 0.000        ; 0.069      ; 2.137      ;
; 1.911 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter1a5                    ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter1a7                    ; spi_ce1      ; spi_ce1     ; 0.000        ; 0.039      ; 2.145      ;
; 1.927 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter1a0                    ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|altsyncram_vi31:fifo_ram|ram_block7a12~portb_address_reg0 ; spi_ce1      ; spi_ce1     ; 0.000        ; 0.385      ; 2.542      ;
; 1.936 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter1a6                    ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter1a7                    ; spi_ce1      ; spi_ce1     ; 0.000        ; 0.068      ; 2.199      ;
; 1.954 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter1a7                    ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter1a8                    ; spi_ce1      ; spi_ce1     ; 0.000        ; 0.068      ; 2.217      ;
; 1.959 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter1a8                    ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|sub_parity3a[2]               ; spi_ce1      ; spi_ce1     ; 0.000        ; 0.098      ; 2.252      ;
; 1.995 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter1a9                    ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|altsyncram_vi31:fifo_ram|ram_block7a30~portb_address_reg0 ; spi_ce1      ; spi_ce1     ; 0.000        ; 0.413      ; 2.638      ;
; 1.995 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|parity2                       ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter1a5                    ; spi_ce1      ; spi_ce1     ; 0.000        ; 0.069      ; 2.259      ;
; 2.011 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter1a0                    ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter1a5                    ; spi_ce1      ; spi_ce1     ; 0.000        ; 0.069      ; 2.275      ;
; 2.092 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter1a6                    ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter1a6                    ; spi_ce1      ; spi_ce1     ; 0.000        ; 0.068      ; 2.355      ;
; 2.112 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter1a8                    ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter1a8                    ; spi_ce1      ; spi_ce1     ; 0.000        ; 0.068      ; 2.375      ;
; 2.206 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter1a5                    ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter1a9                    ; spi_ce1      ; spi_ce1     ; 0.000        ; 0.040      ; 2.441      ;
; 2.207 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter1a9                    ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|altsyncram_vi31:fifo_ram|ram_block7a0~portb_address_reg0  ; spi_ce1      ; spi_ce1     ; 0.000        ; 0.426      ; 2.863      ;
; 2.244 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter1a2                    ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter1a7                    ; spi_ce1      ; spi_ce1     ; 0.000        ; 0.039      ; 2.478      ;
; 2.291 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter1a8                    ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|altsyncram_vi31:fifo_ram|ram_block7a30~portb_address_reg0 ; spi_ce1      ; spi_ce1     ; 0.000        ; 0.414      ; 2.935      ;
; 2.302 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter1a2                    ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter1a9                    ; spi_ce1      ; spi_ce1     ; 0.000        ; 0.040      ; 2.537      ;
; 2.443 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter1a5                    ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter1a6                    ; spi_ce1      ; spi_ce1     ; 0.000        ; 0.039      ; 2.677      ;
; 2.503 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter1a8                    ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|altsyncram_vi31:fifo_ram|ram_block7a0~portb_address_reg0  ; spi_ce1      ; spi_ce1     ; 0.000        ; 0.427      ; 3.160      ;
; 2.562 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter1a6                    ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter1a8                    ; spi_ce1      ; spi_ce1     ; 0.000        ; 0.068      ; 2.825      ;
; 2.566 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter1a4                    ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter1a7                    ; spi_ce1      ; spi_ce1     ; 0.000        ; 0.039      ; 2.800      ;
; 2.590 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter1a3                    ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter1a7                    ; spi_ce1      ; spi_ce1     ; 0.000        ; 0.039      ; 2.824      ;
; 2.620 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter1a2                    ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter1a6                    ; spi_ce1      ; spi_ce1     ; 0.000        ; 0.039      ; 2.854      ;
; 2.624 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter1a4                    ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter1a9                    ; spi_ce1      ; spi_ce1     ; 0.000        ; 0.040      ; 2.859      ;
; 2.648 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter1a3                    ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter1a9                    ; spi_ce1      ; spi_ce1     ; 0.000        ; 0.040      ; 2.883      ;
; 2.668 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter1a9                    ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|altsyncram_vi31:fifo_ram|ram_block7a12~portb_address_reg0 ; spi_ce1      ; spi_ce1     ; 0.000        ; 0.413      ; 3.311      ;
; 2.823 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|altsyncram_vi31:fifo_ram|ram_block7a30~portb_address_reg0 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|altsyncram_vi31:fifo_ram|q_b[47]                          ; spi_ce1      ; spi_ce1     ; 0.000        ; 0.032      ; 3.045      ;
; 2.823 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|altsyncram_vi31:fifo_ram|ram_block7a30~portb_address_reg0 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|altsyncram_vi31:fifo_ram|q_b[46]                          ; spi_ce1      ; spi_ce1     ; 0.000        ; 0.032      ; 3.045      ;
+-------+-----------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'spi_ce0'                                                                                                                                                                                                                                                                                              ;
+-------+-------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                                                                                         ; To Node                                                                                                                         ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+-------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 0.432 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|a_graycounter_qjc:wrptr_g1p|counter4a0      ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|a_graycounter_qjc:wrptr_g1p|counter4a0                    ; spi_ce0      ; spi_ce0     ; 0.000        ; 0.042      ; 0.669      ;
; 0.432 ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter1a0      ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter1a0                    ; spi_ce0      ; spi_ce0     ; 0.000        ; 0.042      ; 0.669      ;
; 0.432 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|a_graycounter_qjc:wrptr_g1p|counter4a2      ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|a_graycounter_qjc:wrptr_g1p|counter4a2                    ; spi_ce0      ; spi_ce0     ; 0.000        ; 0.042      ; 0.669      ;
; 0.432 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|a_graycounter_qjc:wrptr_g1p|counter4a3      ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|a_graycounter_qjc:wrptr_g1p|counter4a3                    ; spi_ce0      ; spi_ce0     ; 0.000        ; 0.042      ; 0.669      ;
; 0.432 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|a_graycounter_qjc:wrptr_g1p|counter4a4      ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|a_graycounter_qjc:wrptr_g1p|counter4a4                    ; spi_ce0      ; spi_ce0     ; 0.000        ; 0.042      ; 0.669      ;
; 0.432 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|a_graycounter_qjc:wrptr_g1p|counter4a7      ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|a_graycounter_qjc:wrptr_g1p|counter4a7                    ; spi_ce0      ; spi_ce0     ; 0.000        ; 0.042      ; 0.669      ;
; 0.432 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|a_graycounter_qjc:wrptr_g1p|counter4a8      ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|a_graycounter_qjc:wrptr_g1p|counter4a8                    ; spi_ce0      ; spi_ce0     ; 0.000        ; 0.042      ; 0.669      ;
; 0.432 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|a_graycounter_qjc:wrptr_g1p|counter4a1      ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|a_graycounter_qjc:wrptr_g1p|counter4a1                    ; spi_ce0      ; spi_ce0     ; 0.000        ; 0.042      ; 0.669      ;
; 0.432 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|a_graycounter_qjc:wrptr_g1p|counter4a5      ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|a_graycounter_qjc:wrptr_g1p|counter4a5                    ; spi_ce0      ; spi_ce0     ; 0.000        ; 0.042      ; 0.669      ;
; 0.432 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|a_graycounter_qjc:wrptr_g1p|counter4a11     ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|a_graycounter_qjc:wrptr_g1p|counter4a11                   ; spi_ce0      ; spi_ce0     ; 0.000        ; 0.042      ; 0.669      ;
; 0.432 ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter1a1      ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter1a1                    ; spi_ce0      ; spi_ce0     ; 0.000        ; 0.042      ; 0.669      ;
; 0.432 ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter1a2      ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter1a2                    ; spi_ce0      ; spi_ce0     ; 0.000        ; 0.042      ; 0.669      ;
; 0.432 ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter1a3      ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter1a3                    ; spi_ce0      ; spi_ce0     ; 0.000        ; 0.042      ; 0.669      ;
; 0.432 ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter1a5      ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter1a5                    ; spi_ce0      ; spi_ce0     ; 0.000        ; 0.042      ; 0.669      ;
; 0.432 ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter1a6      ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter1a6                    ; spi_ce0      ; spi_ce0     ; 0.000        ; 0.042      ; 0.669      ;
; 0.432 ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter1a7      ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter1a7                    ; spi_ce0      ; spi_ce0     ; 0.000        ; 0.042      ; 0.669      ;
; 0.432 ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter1a4      ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter1a4                    ; spi_ce0      ; spi_ce0     ; 0.000        ; 0.042      ; 0.669      ;
; 0.432 ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter1a9      ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter1a9                    ; spi_ce0      ; spi_ce0     ; 0.000        ; 0.042      ; 0.669      ;
; 0.467 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|a_graycounter_qjc:wrptr_g1p|parity5         ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|a_graycounter_qjc:wrptr_g1p|counter4a1                    ; spi_ce0      ; spi_ce0     ; 0.000        ; 0.096      ; 0.758      ;
; 0.475 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|a_graycounter_qjc:wrptr_g1p|sub_parity6a[0] ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|a_graycounter_qjc:wrptr_g1p|parity5                       ; spi_ce0      ; spi_ce0     ; 0.000        ; 0.046      ; 0.716      ;
; 0.493 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|a_graycounter_qjc:wrptr_g1p|counter4a0      ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|wrptr_g[0]                                                ; spi_ce0      ; spi_ce0     ; 0.000        ; 0.050      ; 0.738      ;
; 0.495 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|a_graycounter_qjc:wrptr_g1p|counter4a5      ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|a_graycounter_qjc:wrptr_g1p|counter4a7                    ; spi_ce0      ; spi_ce0     ; 0.000        ; 0.049      ; 0.739      ;
; 0.534 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|a_graycounter_qjc:wrptr_g1p|parity5         ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|a_graycounter_qjc:wrptr_g1p|counter4a0                    ; spi_ce0      ; spi_ce0     ; 0.000        ; 0.361      ; 1.090      ;
; 0.551 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|a_graycounter_qjc:wrptr_g1p|counter4a1      ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|wrptr_g[1]                                                ; spi_ce0      ; spi_ce0     ; 0.000        ; 0.014      ; 0.760      ;
; 0.558 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|a_graycounter_qjc:wrptr_g1p|counter4a2      ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|a_graycounter_qjc:wrptr_g1p|sub_parity6a[0]               ; spi_ce0      ; spi_ce0     ; 0.000        ; 0.014      ; 0.767      ;
; 0.580 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|a_graycounter_qjc:wrptr_g1p|counter4a2      ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|wrptr_g[2]                                                ; spi_ce0      ; spi_ce0     ; 0.000        ; 0.014      ; 0.789      ;
; 0.592 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|a_graycounter_qjc:wrptr_g1p|counter4a7      ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|wrptr_g[7]                                                ; spi_ce0      ; spi_ce0     ; 0.000        ; 0.296      ; 1.083      ;
; 0.612 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|a_graycounter_qjc:wrptr_g1p|counter4a4      ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|wrptr_g[4]                                                ; spi_ce0      ; spi_ce0     ; 0.000        ; 0.321      ; 1.128      ;
; 0.652 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|a_graycounter_qjc:wrptr_g1p|counter4a3      ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|wrptr_g[3]                                                ; spi_ce0      ; spi_ce0     ; 0.000        ; 0.296      ; 1.143      ;
; 0.714 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|a_graycounter_qjc:wrptr_g1p|sub_parity6a[1] ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|a_graycounter_qjc:wrptr_g1p|parity5                       ; spi_ce0      ; spi_ce0     ; 0.000        ; 0.046      ; 0.955      ;
; 0.733 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|wrptr_g[2]                                  ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|delayed_wrptr_g[2]                                        ; spi_ce0      ; spi_ce0     ; 0.000        ; 0.313      ; 1.241      ;
; 0.744 ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|parity2         ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter1a0                    ; spi_ce0      ; spi_ce0     ; 0.000        ; 0.049      ; 0.988      ;
; 0.758 ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter1a5      ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter1a6                    ; spi_ce0      ; spi_ce0     ; 0.000        ; 0.047      ; 1.000      ;
; 0.760 ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter1a5      ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter1a7                    ; spi_ce0      ; spi_ce0     ; 0.000        ; 0.047      ; 1.002      ;
; 0.762 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|wrptr_g[9]                                  ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|delayed_wrptr_g[9]                                        ; spi_ce0      ; spi_ce0     ; 0.000        ; 0.338      ; 1.295      ;
; 0.767 ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter1a6      ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter1a7                    ; spi_ce0      ; spi_ce0     ; 0.000        ; 0.047      ; 1.009      ;
; 0.775 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|a_graycounter_qjc:wrptr_g1p|counter4a1      ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|a_graycounter_qjc:wrptr_g1p|sub_parity6a[0]               ; spi_ce0      ; spi_ce0     ; 0.000        ; 0.014      ; 0.984      ;
; 0.778 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|a_graycounter_qjc:wrptr_g1p|counter4a4      ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|a_graycounter_qjc:wrptr_g1p|sub_parity6a[1]               ; spi_ce0      ; spi_ce0     ; 0.000        ; 0.014      ; 0.987      ;
; 0.779 ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter1a0      ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter1a2                    ; spi_ce0      ; spi_ce0     ; 0.000        ; 0.151      ; 1.125      ;
; 0.790 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|wrptr_g[0]                                  ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|altsyncram_3l31:fifo_ram|ram_block3a8~porta_address_reg0  ; spi_ce0      ; spi_ce0     ; 0.000        ; 0.694      ; 1.714      ;
; 0.859 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|wrptr_g[7]                                  ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|delayed_wrptr_g[7]                                        ; spi_ce0      ; spi_ce0     ; 0.000        ; -0.141     ; 0.913      ;
; 0.861 ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter1a4      ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter1a7                    ; spi_ce0      ; spi_ce0     ; 0.000        ; 0.047      ; 1.103      ;
; 0.863 ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter1a4      ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter1a6                    ; spi_ce0      ; spi_ce0     ; 0.000        ; 0.047      ; 1.105      ;
; 0.867 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|a_graycounter_qjc:wrptr_g1p|counter4a5      ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|wrptr_g[5]                                                ; spi_ce0      ; spi_ce0     ; 0.000        ; 0.296      ; 1.358      ;
; 0.868 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|a_graycounter_qjc:wrptr_g1p|counter4a1      ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|a_graycounter_qjc:wrptr_g1p|counter4a4                    ; spi_ce0      ; spi_ce0     ; 0.000        ; 0.048      ; 1.111      ;
; 0.873 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|a_graycounter_qjc:wrptr_g1p|counter4a2      ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|a_graycounter_qjc:wrptr_g1p|counter4a3                    ; spi_ce0      ; spi_ce0     ; 0.000        ; 0.119      ; 1.187      ;
; 0.893 ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|parity2         ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter1a1                    ; spi_ce0      ; spi_ce0     ; 0.000        ; 0.027      ; 1.115      ;
; 0.896 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|wrptr_g[6]                                  ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|altsyncram_3l31:fifo_ram|ram_block3a12~porta_address_reg0 ; spi_ce0      ; spi_ce0     ; 0.000        ; 0.682      ; 1.808      ;
; 0.905 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|a_graycounter_qjc:wrptr_g1p|counter4a5      ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|a_graycounter_qjc:wrptr_g1p|sub_parity6a[1]               ; spi_ce0      ; spi_ce0     ; 0.000        ; -0.001     ; 1.099      ;
; 0.907 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|wrptr_g[7]                                  ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|altsyncram_3l31:fifo_ram|ram_block3a20~porta_address_reg0 ; spi_ce0      ; spi_ce0     ; 0.000        ; 0.595      ; 1.732      ;
; 0.914 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|wrptr_g[2]                                  ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|altsyncram_3l31:fifo_ram|ram_block3a8~porta_address_reg0  ; spi_ce0      ; spi_ce0     ; 0.000        ; 0.979      ; 2.123      ;
; 0.918 ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter1a3      ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter1a4                    ; spi_ce0      ; spi_ce0     ; 0.000        ; 0.047      ; 1.160      ;
; 0.927 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|wrptr_g[6]                                  ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|altsyncram_3l31:fifo_ram|ram_block3a4~porta_address_reg0  ; spi_ce0      ; spi_ce0     ; 0.000        ; 0.644      ; 1.801      ;
; 0.945 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|a_graycounter_qjc:wrptr_g1p|counter4a1      ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|a_graycounter_qjc:wrptr_g1p|counter4a3                    ; spi_ce0      ; spi_ce0     ; 0.000        ; 0.119      ; 1.259      ;
; 0.958 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|a_graycounter_qjc:wrptr_g1p|counter4a7      ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|a_graycounter_qjc:wrptr_g1p|sub_parity6a[1]               ; spi_ce0      ; spi_ce0     ; 0.000        ; -0.001     ; 1.152      ;
; 0.970 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|a_graycounter_qjc:wrptr_g1p|counter4a3      ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|a_graycounter_qjc:wrptr_g1p|counter4a4                    ; spi_ce0      ; spi_ce0     ; 0.000        ; 0.041      ; 1.206      ;
; 0.972 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|wrptr_g[5]                                  ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|altsyncram_3l31:fifo_ram|ram_block3a20~porta_address_reg0 ; spi_ce0      ; spi_ce0     ; 0.000        ; 0.595      ; 1.797      ;
; 0.992 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|a_graycounter_qjc:wrptr_g1p|counter4a9      ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|wrptr_g[9]                                                ; spi_ce0      ; spi_ce0     ; 0.000        ; 0.344      ; 1.531      ;
; 0.993 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|wrptr_g[11]                                 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|delayed_wrptr_g[11]                                       ; spi_ce0      ; spi_ce0     ; 0.000        ; -0.101     ; 1.087      ;
; 1.007 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|wrptr_g[1]                                  ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|altsyncram_3l31:fifo_ram|ram_block3a8~porta_address_reg0  ; spi_ce0      ; spi_ce0     ; 0.000        ; 0.979      ; 2.216      ;
; 1.009 ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter1a0      ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter1a1                    ; spi_ce0      ; spi_ce0     ; 0.000        ; 0.027      ; 1.231      ;
; 1.011 ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|parity2         ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter1a2                    ; spi_ce0      ; spi_ce0     ; 0.000        ; 0.151      ; 1.357      ;
; 1.015 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|wrptr_g[1]                                  ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|delayed_wrptr_g[1]                                        ; spi_ce0      ; spi_ce0     ; 0.000        ; 0.183      ; 1.393      ;
; 1.018 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|a_graycounter_qjc:wrptr_g1p|counter4a10     ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|wrptr_g[10]                                               ; spi_ce0      ; spi_ce0     ; 0.000        ; 0.183      ; 1.396      ;
; 1.025 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|wrptr_g[8]                                  ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|delayed_wrptr_g[8]                                        ; spi_ce0      ; spi_ce0     ; 0.000        ; 0.096      ; 1.316      ;
; 1.046 ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter1a8      ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|rdptr_g[8]                                                ; spi_ce0      ; spi_ce0     ; 0.000        ; -0.005     ; 1.236      ;
; 1.048 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|a_graycounter_qjc:wrptr_g1p|counter4a6      ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|wrptr_g[6]                                                ; spi_ce0      ; spi_ce0     ; 0.000        ; -0.308     ; 0.935      ;
; 1.051 ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|sub_parity3a[1] ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|parity2                       ; spi_ce0      ; spi_ce0     ; 0.000        ; 0.153      ; 1.399      ;
; 1.053 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|a_graycounter_qjc:wrptr_g1p|counter4a8      ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|wrptr_g[8]                                                ; spi_ce0      ; spi_ce0     ; 0.000        ; 0.206      ; 1.454      ;
; 1.053 ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|sub_parity3a[0] ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|parity2                       ; spi_ce0      ; spi_ce0     ; 0.000        ; 0.123      ; 1.371      ;
; 1.067 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|wrptr_g[6]                                  ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|delayed_wrptr_g[6]                                        ; spi_ce0      ; spi_ce0     ; 0.000        ; -0.044     ; 1.218      ;
; 1.086 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|a_graycounter_qjc:wrptr_g1p|counter4a11     ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|wrptr_g[11]                                               ; spi_ce0      ; spi_ce0     ; 0.000        ; 0.033      ; 1.314      ;
; 1.094 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|wrptr_g[5]                                  ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|altsyncram_3l31:fifo_ram|ram_block3a8~porta_address_reg0  ; spi_ce0      ; spi_ce0     ; 0.000        ; 0.694      ; 2.018      ;
; 1.103 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|a_graycounter_qjc:wrptr_g1p|counter4a5      ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|a_graycounter_qjc:wrptr_g1p|counter4a6                    ; spi_ce0      ; spi_ce0     ; 0.000        ; 0.613      ; 1.911      ;
; 1.114 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|a_graycounter_qjc:wrptr_g1p|counter4a1      ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|a_graycounter_qjc:wrptr_g1p|counter4a2                    ; spi_ce0      ; spi_ce0     ; 0.000        ; 0.048      ; 1.357      ;
; 1.114 ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter1a4      ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter1a5                    ; spi_ce0      ; spi_ce0     ; 0.000        ; 0.047      ; 1.356      ;
; 1.126 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|wrptr_g[7]                                  ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|altsyncram_3l31:fifo_ram|ram_block3a8~porta_address_reg0  ; spi_ce0      ; spi_ce0     ; 0.000        ; 0.694      ; 2.050      ;
; 1.133 ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter1a7      ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|rdptr_g[7]                                                ; spi_ce0      ; spi_ce0     ; 0.000        ; 0.072      ; 1.400      ;
; 1.138 ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter1a2      ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter1a3                    ; spi_ce0      ; spi_ce0     ; 0.000        ; 0.024      ; 1.357      ;
; 1.150 ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter1a2      ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter1a4                    ; spi_ce0      ; spi_ce0     ; 0.000        ; 0.024      ; 1.369      ;
; 1.156 ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter1a1      ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|altsyncram_vi31:fifo_ram|ram_block7a30~portb_address_reg0 ; spi_ce0      ; spi_ce0     ; 0.000        ; 0.900      ; 2.286      ;
; 1.156 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|wrptr_g[4]                                  ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|altsyncram_3l31:fifo_ram|ram_block3a8~porta_address_reg0  ; spi_ce0      ; spi_ce0     ; 0.000        ; 0.694      ; 2.080      ;
; 1.156 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|a_graycounter_qjc:wrptr_g1p|counter4a2      ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|a_graycounter_qjc:wrptr_g1p|counter4a4                    ; spi_ce0      ; spi_ce0     ; 0.000        ; 0.048      ; 1.399      ;
; 1.158 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|a_graycounter_qjc:wrptr_g1p|counter4a3      ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|a_graycounter_qjc:wrptr_g1p|sub_parity6a[0]               ; spi_ce0      ; spi_ce0     ; 0.000        ; -0.001     ; 1.352      ;
; 1.159 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|wrptr_g[5]                                  ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|altsyncram_3l31:fifo_ram|ram_block3a12~porta_address_reg0 ; spi_ce0      ; spi_ce0     ; 0.000        ; 0.595      ; 1.984      ;
; 1.163 ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|sub_parity3a[2] ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|parity2                       ; spi_ce0      ; spi_ce0     ; 0.000        ; 0.153      ; 1.511      ;
; 1.167 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|a_graycounter_qjc:wrptr_g1p|parity5         ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|a_graycounter_qjc:wrptr_g1p|counter4a4                    ; spi_ce0      ; spi_ce0     ; 0.000        ; 0.096      ; 1.458      ;
; 1.173 ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter1a9      ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|rdptr_g[9]                                                ; spi_ce0      ; spi_ce0     ; 0.000        ; 0.021      ; 1.389      ;
; 1.175 ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter1a7      ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter1a9                    ; spi_ce0      ; spi_ce0     ; 0.000        ; 0.058      ; 1.428      ;
; 1.185 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|wrptr_g[5]                                  ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|altsyncram_3l31:fifo_ram|ram_block3a4~porta_address_reg0  ; spi_ce0      ; spi_ce0     ; 0.000        ; 0.557      ; 1.972      ;
; 1.190 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|wrptr_g[7]                                  ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|altsyncram_3l31:fifo_ram|ram_block3a12~porta_address_reg0 ; spi_ce0      ; spi_ce0     ; 0.000        ; 0.595      ; 2.015      ;
; 1.195 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|a_graycounter_qjc:wrptr_g1p|counter4a4      ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|a_graycounter_qjc:wrptr_g1p|counter4a5                    ; spi_ce0      ; spi_ce0     ; 0.000        ; 0.119      ; 1.509      ;
; 1.202 ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter1a3      ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter1a7                    ; spi_ce0      ; spi_ce0     ; 0.000        ; 0.047      ; 1.444      ;
; 1.203 ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter1a7      ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|sub_parity3a[1]               ; spi_ce0      ; spi_ce0     ; 0.000        ; -0.005     ; 1.393      ;
; 1.204 ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter1a3      ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter1a6                    ; spi_ce0      ; spi_ce0     ; 0.000        ; 0.047      ; 1.446      ;
; 1.214 ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter1a0      ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|sub_parity3a[0]               ; spi_ce0      ; spi_ce0     ; 0.000        ; 0.037      ; 1.446      ;
; 1.217 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|wrptr_g[7]                                  ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|altsyncram_3l31:fifo_ram|ram_block3a0~porta_address_reg0  ; spi_ce0      ; spi_ce0     ; 0.000        ; 0.596      ; 2.043      ;
; 1.225 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|wrptr_g[5]                                  ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|altsyncram_3l31:fifo_ram|ram_block3a16~porta_address_reg0 ; spi_ce0      ; spi_ce0     ; 0.000        ; 0.563      ; 2.018      ;
; 1.233 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|wrptr_g[4]                                  ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|delayed_wrptr_g[4]                                        ; spi_ce0      ; spi_ce0     ; 0.000        ; -0.141     ; 1.287      ;
; 1.235 ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter1a3      ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|altsyncram_vi31:fifo_ram|ram_block7a12~portb_address_reg0 ; spi_ce0      ; spi_ce0     ; 0.000        ; 0.871      ; 2.336      ;
+-------+-------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'spi_slave:spi_slave_rx2_inst|done'                                                                                                         ;
+-------+----------------------------------------+---------------------------+--------------+-----------------------------------+--------------+------------+------------+
; Slack ; From Node                              ; To Node                   ; Launch Clock ; Latch Clock                       ; Relationship ; Clock Skew ; Data Delay ;
+-------+----------------------------------------+---------------------------+--------------+-----------------------------------+--------------+------------+------------+
; 0.810 ; spi_slave:spi_slave_rx2_inst|rdata[40] ; rx2_speed[0]              ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; 0.040      ; 1.075      ;
; 0.865 ; spi_slave:spi_slave_rx2_inst|rdata[29] ; tx_freq[29]~_Duplicate_2  ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; -0.002     ; 1.088      ;
; 0.978 ; spi_slave:spi_slave_rx2_inst|rdata[22] ; tx_freq[22]~_Duplicate_2  ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; -0.002     ; 1.201      ;
; 1.119 ; spi_slave:spi_slave_rx2_inst|rdata[20] ; tx_freq[20]~_Duplicate_2  ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; -0.002     ; 1.342      ;
; 1.137 ; spi_slave:spi_slave_rx2_inst|rdata[21] ; tx_freq[21]~_Duplicate_2  ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; -0.002     ; 1.360      ;
; 1.301 ; spi_slave:spi_slave_rx2_inst|rdata[18] ; rx2_freq[18]              ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; 0.179      ; 1.309      ;
; 1.309 ; spi_slave:spi_slave_rx2_inst|rdata[26] ; tx_freq[26]~_Duplicate_2  ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; -0.002     ; 1.532      ;
; 1.317 ; spi_slave:spi_slave_rx2_inst|rdata[29] ; rx2_freq[29]              ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; 0.179      ; 1.325      ;
; 1.324 ; spi_slave:spi_slave_rx2_inst|rdata[19] ; rx2_freq[19]              ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; 0.179      ; 1.332      ;
; 1.326 ; spi_slave:spi_slave_rx2_inst|rdata[12] ; tx_freq[12]~_Duplicate_2  ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; 0.031      ; 1.582      ;
; 1.330 ; spi_slave:spi_slave_rx2_inst|rdata[21] ; rx2_freq[21]              ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; 0.179      ; 1.338      ;
; 1.331 ; spi_slave:spi_slave_rx2_inst|rdata[20] ; rx2_freq[20]              ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; 0.179      ; 1.339      ;
; 1.348 ; spi_slave:spi_slave_rx2_inst|rdata[27] ; rx2_freq[27]              ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; 0.179      ; 1.356      ;
; 1.374 ; spi_slave:spi_slave_rx2_inst|rdata[27] ; tx_freq[27]~_Duplicate_2  ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; -0.002     ; 1.597      ;
; 1.394 ; spi_slave:spi_slave_rx2_inst|rdata[31] ; rx2_freq[31]              ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; 0.179      ; 1.402      ;
; 1.397 ; spi_slave:spi_slave_rx2_inst|rdata[24] ; tx_freq[24]~_Duplicate_2  ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; -0.260     ; 1.362      ;
; 1.411 ; spi_slave:spi_slave_rx2_inst|rdata[13] ; tx_freq[13]~_Duplicate_2  ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; -0.009     ; 1.627      ;
; 1.416 ; spi_slave:spi_slave_rx2_inst|rdata[30] ; tx_freq[30]~_Duplicate_2  ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; -0.260     ; 1.381      ;
; 1.416 ; spi_slave:spi_slave_rx2_inst|rdata[5]  ; tx_freq[5]~_Duplicate_2   ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; -0.008     ; 1.633      ;
; 1.421 ; spi_slave:spi_slave_rx2_inst|rdata[8]  ; tx_freq[8]~_Duplicate_2   ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; -0.009     ; 1.637      ;
; 1.422 ; spi_slave:spi_slave_rx2_inst|rdata[31] ; tx_freq[31]~_Duplicate_2  ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; -0.002     ; 1.645      ;
; 1.432 ; spi_slave:spi_slave_rx2_inst|rdata[24] ; rx2_freq[24]              ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; -0.079     ; 1.182      ;
; 1.435 ; spi_slave:spi_slave_rx2_inst|rdata[25] ; tx_freq[25]~_Duplicate_2  ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; -0.260     ; 1.400      ;
; 1.447 ; spi_slave:spi_slave_rx2_inst|rdata[7]  ; tx_freq[7]~_Duplicate_2   ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; -0.008     ; 1.664      ;
; 1.451 ; spi_slave:spi_slave_rx2_inst|rdata[9]  ; tx_freq[9]~_Duplicate_2   ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; -0.009     ; 1.667      ;
; 1.453 ; spi_slave:spi_slave_rx2_inst|rdata[28] ; tx_freq[28]~_Duplicate_2  ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; -0.260     ; 1.418      ;
; 1.471 ; spi_slave:spi_slave_rx2_inst|rdata[0]  ; tx_freq[0]~_Duplicate_2   ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; -0.218     ; 1.478      ;
; 1.473 ; spi_slave:spi_slave_rx2_inst|rdata[14] ; tx_freq[14]~_Duplicate_2  ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; -0.267     ; 1.431      ;
; 1.502 ; spi_slave:spi_slave_rx2_inst|rdata[23] ; rx2_freq[23]~_Duplicate_1 ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; -0.395     ; 0.936      ;
; 1.535 ; spi_slave:spi_slave_rx2_inst|rdata[1]  ; tx_freq[1]~_Duplicate_2   ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; 0.032      ; 1.792      ;
; 1.539 ; spi_slave:spi_slave_rx2_inst|rdata[22] ; rx2_freq[22]              ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; 0.179      ; 1.547      ;
; 1.541 ; spi_slave:spi_slave_rx2_inst|rdata[26] ; rx2_freq[26]              ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; 0.179      ; 1.549      ;
; 1.550 ; spi_slave:spi_slave_rx2_inst|rdata[2]  ; tx_freq[2]~_Duplicate_2   ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; 0.032      ; 1.807      ;
; 1.570 ; spi_slave:spi_slave_rx2_inst|rdata[17] ; tx_freq[17]~_Duplicate_2  ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; -0.008     ; 1.787      ;
; 1.578 ; spi_slave:spi_slave_rx2_inst|rdata[18] ; tx_freq[18]~_Duplicate_2  ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; -0.008     ; 1.795      ;
; 1.598 ; spi_slave:spi_slave_rx2_inst|rdata[25] ; rx2_freq[25]              ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; -0.079     ; 1.348      ;
; 1.599 ; spi_slave:spi_slave_rx2_inst|rdata[4]  ; tx_freq[4]~_Duplicate_2   ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; 0.032      ; 1.856      ;
; 1.603 ; spi_slave:spi_slave_rx2_inst|rdata[11] ; tx_freq[11]~_Duplicate_2  ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; 0.031      ; 1.859      ;
; 1.606 ; spi_slave:spi_slave_rx2_inst|rdata[28] ; rx2_freq[28]              ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; -0.079     ; 1.356      ;
; 1.613 ; spi_slave:spi_slave_rx2_inst|rdata[27] ; rx2_freq[27]~_Duplicate_1 ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; 0.174      ; 1.616      ;
; 1.622 ; spi_slave:spi_slave_rx2_inst|rdata[19] ; tx_freq[19]~_Duplicate_1  ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; 0.172      ; 1.623      ;
; 1.628 ; spi_slave:spi_slave_rx2_inst|rdata[30] ; rx2_freq[30]              ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; -0.079     ; 1.378      ;
; 1.633 ; spi_slave:spi_slave_rx2_inst|rdata[20] ; tx_freq[20]~_Duplicate_1  ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; 0.172      ; 1.634      ;
; 1.633 ; spi_slave:spi_slave_rx2_inst|rdata[16] ; tx_freq[16]~_Duplicate_2  ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; -0.635     ; 1.223      ;
; 1.640 ; spi_slave:spi_slave_rx2_inst|rdata[6]  ; tx_freq[6]~_Duplicate_2   ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; -0.008     ; 1.857      ;
; 1.643 ; spi_slave:spi_slave_rx2_inst|rdata[26] ; rx2_freq[26]~_Duplicate_1 ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; 0.174      ; 1.646      ;
; 1.653 ; spi_slave:spi_slave_rx2_inst|rdata[22] ; tx_freq[22]~_Duplicate_1  ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; 0.172      ; 1.654      ;
; 1.659 ; spi_slave:spi_slave_rx2_inst|rdata[31] ; tx_freq[31]~_Duplicate_1  ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; 0.172      ; 1.660      ;
; 1.670 ; spi_slave:spi_slave_rx2_inst|rdata[26] ; tx_freq[26]~_Duplicate_1  ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; 0.172      ; 1.671      ;
; 1.670 ; spi_slave:spi_slave_rx2_inst|rdata[27] ; tx_freq[27]~_Duplicate_1  ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; 0.172      ; 1.671      ;
; 1.698 ; spi_slave:spi_slave_rx2_inst|rdata[30] ; rx2_freq[30]~_Duplicate_1 ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; -0.084     ; 1.443      ;
; 1.699 ; spi_slave:spi_slave_rx2_inst|rdata[30] ; tx_freq[30]~_Duplicate_1  ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; -0.086     ; 1.442      ;
; 1.703 ; spi_slave:spi_slave_rx2_inst|rdata[41] ; rx2_speed[1]              ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; 0.034      ; 1.962      ;
; 1.708 ; spi_slave:spi_slave_rx2_inst|rdata[22] ; rx2_freq[22]~_Duplicate_1 ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; 0.174      ; 1.711      ;
; 1.710 ; spi_slave:spi_slave_rx2_inst|rdata[5]  ; rx2_freq[5]~_Duplicate_1  ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; 0.165      ; 1.704      ;
; 1.714 ; spi_slave:spi_slave_rx2_inst|rdata[25] ; rx2_freq[25]~_Duplicate_1 ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; -0.084     ; 1.459      ;
; 1.768 ; spi_slave:spi_slave_rx2_inst|rdata[5]  ; rx2_freq[5]               ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; 0.170      ; 1.767      ;
; 1.787 ; spi_slave:spi_slave_rx2_inst|rdata[23] ; tx_freq[23]               ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; -0.400     ; 1.216      ;
; 1.793 ; spi_slave:spi_slave_rx2_inst|rdata[16] ; rx2_freq[16]~_Duplicate_1 ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; -0.462     ; 1.160      ;
; 1.827 ; spi_slave:spi_slave_rx2_inst|rdata[3]  ; tx_freq[3]~_Duplicate_2   ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; -0.218     ; 1.834      ;
; 1.830 ; spi_slave:spi_slave_rx2_inst|rdata[23] ; tx_freq[23]~_Duplicate_1  ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; -0.397     ; 1.262      ;
; 1.842 ; spi_slave:spi_slave_rx2_inst|rdata[2]  ; rx2_freq[2]               ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; 0.210      ; 1.881      ;
; 1.847 ; spi_slave:spi_slave_rx2_inst|rdata[21] ; tx_freq[21]~_Duplicate_1  ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; 0.172      ; 1.848      ;
; 1.848 ; spi_slave:spi_slave_rx2_inst|rdata[12] ; rx2_freq[12]~_Duplicate_1 ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; 0.205      ; 1.882      ;
; 1.853 ; spi_slave:spi_slave_rx2_inst|rdata[29] ; rx2_freq[29]~_Duplicate_1 ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; 0.174      ; 1.856      ;
; 1.855 ; spi_slave:spi_slave_rx2_inst|rdata[2]  ; rx2_freq[2]~_Duplicate_1  ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; 0.205      ; 1.889      ;
; 1.861 ; spi_slave:spi_slave_rx2_inst|rdata[29] ; tx_freq[29]~_Duplicate_1  ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; 0.172      ; 1.862      ;
; 1.864 ; spi_slave:spi_slave_rx2_inst|rdata[21] ; rx2_freq[21]~_Duplicate_1 ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; 0.174      ; 1.867      ;
; 1.864 ; spi_slave:spi_slave_rx2_inst|rdata[12] ; rx2_freq[12]              ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; 0.210      ; 1.903      ;
; 1.865 ; spi_slave:spi_slave_rx2_inst|rdata[31] ; rx2_freq[31]~_Duplicate_1 ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; 0.174      ; 1.868      ;
; 1.867 ; spi_slave:spi_slave_rx2_inst|rdata[12] ; tx_freq[12]               ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; 0.207      ; 1.903      ;
; 1.871 ; spi_slave:spi_slave_rx2_inst|rdata[20] ; rx2_freq[20]~_Duplicate_1 ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; 0.174      ; 1.874      ;
; 1.875 ; spi_slave:spi_slave_rx2_inst|rdata[18] ; rx2_freq[18]~_Duplicate_1 ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; 0.174      ; 1.878      ;
; 1.877 ; spi_slave:spi_slave_rx2_inst|rdata[1]  ; rx2_freq[1]               ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; 0.210      ; 1.916      ;
; 1.880 ; spi_slave:spi_slave_rx2_inst|rdata[29] ; tx_freq[29]               ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; 0.169      ; 1.878      ;
; 1.889 ; spi_slave:spi_slave_rx2_inst|rdata[19] ; tx_freq[19]~_Duplicate_2  ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; -0.008     ; 2.106      ;
; 1.891 ; spi_slave:spi_slave_rx2_inst|rdata[20] ; tx_freq[20]               ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; 0.169      ; 1.889      ;
; 1.893 ; spi_slave:spi_slave_rx2_inst|rdata[16] ; tx_freq[16]               ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; -0.460     ; 1.262      ;
; 1.897 ; spi_slave:spi_slave_rx2_inst|rdata[16] ; tx_freq[16]~_Duplicate_1  ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; -0.456     ; 1.270      ;
; 1.901 ; spi_slave:spi_slave_rx2_inst|rdata[17] ; rx2_freq[17]~_Duplicate_1 ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; 0.165      ; 1.895      ;
; 1.906 ; spi_slave:spi_slave_rx2_inst|rdata[19] ; tx_freq[19]               ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; 0.169      ; 1.904      ;
; 1.907 ; spi_slave:spi_slave_rx2_inst|rdata[18] ; tx_freq[18]               ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; 0.169      ; 1.905      ;
; 1.911 ; spi_slave:spi_slave_rx2_inst|rdata[17] ; tx_freq[17]               ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; 0.167      ; 1.907      ;
; 1.913 ; spi_slave:spi_slave_rx2_inst|rdata[11] ; tx_freq[11]               ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; 0.207      ; 1.949      ;
; 1.914 ; spi_slave:spi_slave_rx2_inst|rdata[19] ; rx2_freq[19]~_Duplicate_1 ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; 0.174      ; 1.917      ;
; 1.918 ; spi_slave:spi_slave_rx2_inst|rdata[1]  ; rx2_freq[1]~_Duplicate_1  ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; 0.205      ; 1.952      ;
; 1.918 ; spi_slave:spi_slave_rx2_inst|rdata[17] ; rx2_freq[17]              ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; 0.170      ; 1.917      ;
; 1.927 ; spi_slave:spi_slave_rx2_inst|rdata[22] ; tx_freq[22]               ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; 0.169      ; 1.925      ;
; 1.927 ; spi_slave:spi_slave_rx2_inst|rdata[27] ; tx_freq[27]               ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; 0.169      ; 1.925      ;
; 1.937 ; spi_slave:spi_slave_rx2_inst|rdata[21] ; tx_freq[21]               ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; 0.169      ; 1.935      ;
; 1.939 ; spi_slave:spi_slave_rx2_inst|rdata[18] ; tx_freq[18]~_Duplicate_1  ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; 0.172      ; 1.940      ;
; 1.942 ; spi_slave:spi_slave_rx2_inst|rdata[6]  ; rx2_freq[6]               ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; 0.170      ; 1.941      ;
; 1.943 ; spi_slave:spi_slave_rx2_inst|rdata[28] ; rx2_freq[28]~_Duplicate_1 ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; -0.084     ; 1.688      ;
; 1.956 ; spi_slave:spi_slave_rx2_inst|rdata[31] ; tx_freq[31]               ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; 0.169      ; 1.954      ;
; 1.960 ; spi_slave:spi_slave_rx2_inst|rdata[24] ; rx2_freq[24]~_Duplicate_1 ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; -0.084     ; 1.705      ;
; 1.960 ; spi_slave:spi_slave_rx2_inst|rdata[8]  ; rx2_freq[8]               ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; 0.170      ; 1.959      ;
; 1.964 ; spi_slave:spi_slave_rx2_inst|rdata[24] ; tx_freq[24]~_Duplicate_1  ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; -0.086     ; 1.707      ;
; 1.968 ; spi_slave:spi_slave_rx2_inst|rdata[24] ; tx_freq[24]               ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; -0.089     ; 1.708      ;
; 1.970 ; spi_slave:spi_slave_rx2_inst|rdata[26] ; tx_freq[26]               ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; 0.169      ; 1.968      ;
; 1.975 ; spi_slave:spi_slave_rx2_inst|rdata[8]  ; rx2_freq[8]~_Duplicate_1  ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; 0.165      ; 1.969      ;
+-------+----------------------------------------+---------------------------+--------------+-----------------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'spi_slave:spi_slave_rx_inst|done'                                                                                                        ;
+-------+---------------------------------------+---------------------------+--------------+----------------------------------+--------------+------------+------------+
; Slack ; From Node                             ; To Node                   ; Launch Clock ; Latch Clock                      ; Relationship ; Clock Skew ; Data Delay ;
+-------+---------------------------------------+---------------------------+--------------+----------------------------------+--------------+------------+------------+
; 1.013 ; spi_slave:spi_slave_rx_inst|rdata[36] ; tx_gain[4]                ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; 0.078      ; 1.316      ;
; 1.170 ; spi_slave:spi_slave_rx_inst|rdata[37] ; dither                    ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; 0.074      ; 1.469      ;
; 1.189 ; spi_slave:spi_slave_rx_inst|rdata[35] ; att[3]                    ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; 0.074      ; 1.488      ;
; 1.191 ; spi_slave:spi_slave_rx_inst|rdata[35] ; tx_gain[3]                ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; 0.074      ; 1.490      ;
; 1.192 ; spi_slave:spi_slave_rx_inst|rdata[33] ; att[1]                    ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; 0.074      ; 1.491      ;
; 1.223 ; spi_slave:spi_slave_rx_inst|rdata[33] ; tx_gain[1]                ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; 0.078      ; 1.526      ;
; 1.246 ; spi_slave:spi_slave_rx_inst|rdata[38] ; randomize                 ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; 0.054      ; 1.525      ;
; 1.279 ; spi_slave:spi_slave_rx_inst|rdata[32] ; tx_gain[0]                ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; -0.211     ; 1.293      ;
; 1.355 ; spi_slave:spi_slave_rx_inst|rdata[37] ; tx_gain[5]                ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; 0.078      ; 1.658      ;
; 1.358 ; spi_slave:spi_slave_rx_inst|rdata[34] ; tx_gain[2]                ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; 0.078      ; 1.661      ;
; 1.391 ; spi_slave:spi_slave_rx_inst|rdata[36] ; att[4]                    ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; 0.074      ; 1.690      ;
; 1.398 ; spi_slave:spi_slave_rx_inst|rdata[26] ; rx1_freq[26]              ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; -0.029     ; 1.198      ;
; 1.405 ; spi_slave:spi_slave_rx_inst|rdata[41] ; rx1_speed[1]              ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; 0.070      ; 1.700      ;
; 1.422 ; spi_slave:spi_slave_rx_inst|rdata[29] ; rx1_freq[29]              ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; 0.260      ; 1.511      ;
; 1.422 ; spi_slave:spi_slave_rx_inst|rdata[34] ; att[2]                    ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; 0.074      ; 1.721      ;
; 1.441 ; spi_slave:spi_slave_rx_inst|rdata[11] ; rx1_freq[11]~_Duplicate_1 ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; -0.353     ; 0.917      ;
; 1.443 ; spi_slave:spi_slave_rx_inst|rdata[24] ; rx1_freq[24]              ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; 0.260      ; 1.532      ;
; 1.446 ; spi_slave:spi_slave_rx_inst|rdata[25] ; rx1_freq[25]              ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; 0.240      ; 1.515      ;
; 1.455 ; spi_slave:spi_slave_rx_inst|rdata[9]  ; rx1_freq[9]~_Duplicate_1  ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; -0.353     ; 0.931      ;
; 1.458 ; spi_slave:spi_slave_rx_inst|rdata[18] ; rx1_freq[18]              ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; 0.260      ; 1.547      ;
; 1.480 ; spi_slave:spi_slave_rx_inst|rdata[10] ; rx1_freq[10]~_Duplicate_1 ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; -0.353     ; 0.956      ;
; 1.486 ; spi_slave:spi_slave_rx_inst|rdata[27] ; rx1_freq[27]              ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; -0.029     ; 1.286      ;
; 1.492 ; spi_slave:spi_slave_rx_inst|rdata[32] ; att[0]                    ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; -0.215     ; 1.502      ;
; 1.515 ; spi_slave:spi_slave_rx_inst|rdata[20] ; rx1_freq[20]              ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; 0.260      ; 1.604      ;
; 1.526 ; spi_slave:spi_slave_rx_inst|rdata[14] ; rx1_freq[14]              ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; -0.408     ; 0.947      ;
; 1.531 ; spi_slave:spi_slave_rx_inst|rdata[2]  ; rx1_freq[2]~_Duplicate_1  ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; 0.258      ; 1.618      ;
; 1.531 ; spi_slave:spi_slave_rx_inst|rdata[22] ; rx1_freq[22]~_Duplicate_1 ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; -0.056     ; 1.304      ;
; 1.539 ; spi_slave:spi_slave_rx_inst|rdata[13] ; rx1_freq[13]              ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; -0.408     ; 0.960      ;
; 1.540 ; spi_slave:spi_slave_rx_inst|rdata[1]  ; rx1_freq[1]~_Duplicate_1  ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; 0.238      ; 1.607      ;
; 1.545 ; spi_slave:spi_slave_rx_inst|rdata[25] ; rx1_freq[25]~_Duplicate_1 ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; -0.076     ; 1.298      ;
; 1.548 ; spi_slave:spi_slave_rx_inst|rdata[16] ; rx1_freq[16]              ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; 0.256      ; 1.633      ;
; 1.550 ; spi_slave:spi_slave_rx_inst|rdata[30] ; rx1_freq[30]              ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; -0.029     ; 1.350      ;
; 1.551 ; spi_slave:spi_slave_rx_inst|rdata[15] ; rx1_freq[15]~_Duplicate_1 ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; 0.258      ; 1.638      ;
; 1.552 ; spi_slave:spi_slave_rx_inst|rdata[17] ; rx1_freq[17]              ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; 0.256      ; 1.637      ;
; 1.553 ; spi_slave:spi_slave_rx_inst|rdata[24] ; rx1_freq[24]~_Duplicate_1 ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; -0.056     ; 1.326      ;
; 1.556 ; spi_slave:spi_slave_rx_inst|rdata[19] ; rx1_freq[19]~_Duplicate_1 ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; -0.056     ; 1.329      ;
; 1.557 ; spi_slave:spi_slave_rx_inst|rdata[12] ; rx1_freq[12]              ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; -0.408     ; 0.978      ;
; 1.557 ; spi_slave:spi_slave_rx_inst|rdata[16] ; rx1_freq[16]~_Duplicate_1 ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; 0.258      ; 1.644      ;
; 1.571 ; spi_slave:spi_slave_rx_inst|rdata[15] ; rx1_freq[15]              ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; 0.256      ; 1.656      ;
; 1.574 ; spi_slave:spi_slave_rx_inst|rdata[18] ; rx1_freq[18]~_Duplicate_1 ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; -0.056     ; 1.347      ;
; 1.583 ; spi_slave:spi_slave_rx_inst|rdata[4]  ; rx1_freq[4]               ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; 0.236      ; 1.648      ;
; 1.596 ; spi_slave:spi_slave_rx_inst|rdata[28] ; rx1_freq[28]              ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; -0.315     ; 1.110      ;
; 1.597 ; spi_slave:spi_slave_rx_inst|rdata[7]  ; rx1_freq[7]~_Duplicate_1  ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; -0.031     ; 1.395      ;
; 1.622 ; spi_slave:spi_slave_rx_inst|rdata[3]  ; rx1_freq[3]               ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; 0.236      ; 1.687      ;
; 1.626 ; spi_slave:spi_slave_rx_inst|rdata[21] ; rx1_freq[21]              ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; -0.308     ; 1.147      ;
; 1.632 ; spi_slave:spi_slave_rx_inst|rdata[26] ; rx1_freq[26]~_Duplicate_1 ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; -0.345     ; 1.116      ;
; 1.640 ; spi_slave:spi_slave_rx_inst|rdata[3]  ; rx1_freq[3]~_Duplicate_1  ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; 0.238      ; 1.707      ;
; 1.641 ; spi_slave:spi_slave_rx_inst|rdata[30] ; rx1_freq[30]~_Duplicate_1 ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; -0.345     ; 1.125      ;
; 1.651 ; spi_slave:spi_slave_rx_inst|rdata[19] ; rx1_freq[19]              ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; 0.260      ; 1.740      ;
; 1.655 ; spi_slave:spi_slave_rx_inst|rdata[27] ; rx1_freq[27]~_Duplicate_1 ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; -0.345     ; 1.139      ;
; 1.701 ; spi_slave:spi_slave_rx_inst|rdata[13] ; rx1_freq[13]~_Duplicate_1 ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; -0.406     ; 1.124      ;
; 1.709 ; spi_slave:spi_slave_rx_inst|rdata[7]  ; rx1_freq[7]               ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; -0.033     ; 1.505      ;
; 1.713 ; spi_slave:spi_slave_rx_inst|rdata[31] ; rx1_freq[31]              ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; 0.240      ; 1.782      ;
; 1.718 ; spi_slave:spi_slave_rx_inst|rdata[40] ; rx1_speed[0]              ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; -0.311     ; 1.632      ;
; 1.727 ; spi_slave:spi_slave_rx_inst|rdata[9]  ; rx1_freq[9]               ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; -0.355     ; 1.201      ;
; 1.729 ; spi_slave:spi_slave_rx_inst|rdata[29] ; rx1_freq[29]~_Duplicate_1 ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; -0.056     ; 1.502      ;
; 1.733 ; spi_slave:spi_slave_rx_inst|rdata[11] ; rx1_freq[11]              ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; -0.355     ; 1.207      ;
; 1.745 ; spi_slave:spi_slave_rx_inst|rdata[28] ; rx1_freq[28]~_Duplicate_1 ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; -0.631     ; 0.943      ;
; 1.755 ; spi_slave:spi_slave_rx_inst|rdata[21] ; rx1_freq[21]~_Duplicate_1 ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; -0.624     ; 0.960      ;
; 1.759 ; spi_slave:spi_slave_rx_inst|rdata[8]  ; rx1_freq[8]               ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; -0.408     ; 1.180      ;
; 1.768 ; spi_slave:spi_slave_rx_inst|rdata[17] ; rx1_freq[17]~_Duplicate_1 ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; 0.258      ; 1.855      ;
; 1.774 ; spi_slave:spi_slave_rx_inst|rdata[4]  ; rx1_freq[4]~_Duplicate_1  ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; 0.238      ; 1.841      ;
; 1.780 ; spi_slave:spi_slave_rx_inst|rdata[23] ; rx1_freq[23]              ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; -0.351     ; 1.258      ;
; 1.784 ; spi_slave:spi_slave_rx_inst|rdata[0]  ; rx1_freq[0]               ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; -0.312     ; 1.301      ;
; 1.790 ; spi_slave:spi_slave_rx_inst|rdata[2]  ; rx1_freq[2]               ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; 0.256      ; 1.875      ;
; 1.805 ; spi_slave:spi_slave_rx_inst|rdata[0]  ; rx1_freq[0]~_Duplicate_1  ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; -0.310     ; 1.324      ;
; 1.805 ; spi_slave:spi_slave_rx_inst|rdata[31] ; rx1_freq[31]~_Duplicate_1 ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; -0.076     ; 1.558      ;
; 1.812 ; spi_slave:spi_slave_rx_inst|rdata[1]  ; rx1_freq[1]               ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; 0.236      ; 1.877      ;
; 1.848 ; spi_slave:spi_slave_rx_inst|rdata[12] ; rx1_freq[12]~_Duplicate_1 ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; -0.406     ; 1.271      ;
; 1.873 ; spi_slave:spi_slave_rx_inst|rdata[22] ; rx1_freq[22]              ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; 0.260      ; 1.962      ;
; 1.927 ; spi_slave:spi_slave_rx_inst|rdata[5]  ; rx1_freq[5]~_Duplicate_1  ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; -0.384     ; 1.372      ;
; 1.936 ; spi_slave:spi_slave_rx_inst|rdata[10] ; rx1_freq[10]              ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; -0.355     ; 1.410      ;
; 2.016 ; spi_slave:spi_slave_rx_inst|rdata[20] ; rx1_freq[20]~_Duplicate_1 ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; -0.056     ; 1.789      ;
; 2.017 ; spi_slave:spi_slave_rx_inst|rdata[14] ; rx1_freq[14]~_Duplicate_1 ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; -0.406     ; 1.440      ;
; 2.030 ; spi_slave:spi_slave_rx_inst|rdata[6]  ; rx1_freq[6]~_Duplicate_1  ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; -0.682     ; 1.177      ;
; 2.032 ; spi_slave:spi_slave_rx_inst|rdata[8]  ; rx1_freq[8]~_Duplicate_1  ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; -0.406     ; 1.455      ;
; 2.035 ; spi_slave:spi_slave_rx_inst|rdata[5]  ; rx1_freq[5]               ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; -0.386     ; 1.478      ;
; 2.048 ; spi_slave:spi_slave_rx_inst|rdata[23] ; rx1_freq[23]~_Duplicate_1 ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; -0.667     ; 1.210      ;
; 2.350 ; spi_slave:spi_slave_rx_inst|rdata[6]  ; rx1_freq[6]               ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; -0.684     ; 1.495      ;
+-------+---------------------------------------+---------------------------+--------------+----------------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'virt_ad9866_rxclk'                                                                                                   ;
+--------+-------------------------------------------+-----------------+--------------+-------------------+--------------+------------+------------+
; Slack  ; From Node                                 ; To Node         ; Launch Clock ; Latch Clock       ; Relationship ; Clock Skew ; Data Delay ;
+--------+-------------------------------------------+-----------------+--------------+-------------------+--------------+------------+------------+
; 14.420 ; transmitter:transmitter_inst|out_data[7]  ; ad9866_adio[5]  ; ad9866_clk   ; virt_ad9866_rxclk ; -6.781       ; -4.008     ; 3.151      ;
; 14.421 ; transmitter:transmitter_inst|out_data[6]  ; ad9866_adio[4]  ; ad9866_clk   ; virt_ad9866_rxclk ; -6.781       ; -4.008     ; 3.152      ;
; 14.519 ; transmitter:transmitter_inst|out_data[11] ; ad9866_adio[9]  ; ad9866_clk   ; virt_ad9866_rxclk ; -6.781       ; -4.008     ; 3.250      ;
; 14.564 ; transmitter:transmitter_inst|out_data[5]  ; ad9866_adio[3]  ; ad9866_clk   ; virt_ad9866_rxclk ; -6.781       ; -3.997     ; 3.306      ;
; 14.831 ; transmitter:transmitter_inst|out_data[3]  ; ad9866_adio[1]  ; ad9866_clk   ; virt_ad9866_rxclk ; -6.781       ; -3.997     ; 3.573      ;
; 14.833 ; transmitter:transmitter_inst|out_data[8]  ; ad9866_adio[6]  ; ad9866_clk   ; virt_ad9866_rxclk ; -6.781       ; -4.001     ; 3.571      ;
; 14.940 ; transmitter:transmitter_inst|out_data[2]  ; ad9866_adio[0]  ; ad9866_clk   ; virt_ad9866_rxclk ; -6.781       ; -4.021     ; 3.658      ;
; 15.167 ; transmitter:transmitter_inst|out_data[10] ; ad9866_adio[8]  ; ad9866_clk   ; virt_ad9866_rxclk ; -6.781       ; -4.019     ; 3.887      ;
; 15.216 ; transmitter:transmitter_inst|out_data[4]  ; ad9866_adio[2]  ; ad9866_clk   ; virt_ad9866_rxclk ; -6.781       ; -4.021     ; 3.934      ;
; 15.223 ; transmitter:transmitter_inst|out_data[9]  ; ad9866_adio[7]  ; ad9866_clk   ; virt_ad9866_rxclk ; -6.781       ; -4.019     ; 3.943      ;
; 15.320 ; transmitter:transmitter_inst|out_data[13] ; ad9866_adio[11] ; ad9866_clk   ; virt_ad9866_rxclk ; -6.781       ; -4.082     ; 3.977      ;
; 18.039 ; transmitter:transmitter_inst|out_data[12] ; ad9866_adio[10] ; ad9866_clk   ; virt_ad9866_rxclk ; -6.781       ; -3.997     ; 6.781      ;
+--------+-------------------------------------------+-----------------+--------------+-------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Minimum Pulse Width: 'ad9866_clk'                                                                                             ;
+--------+--------------+----------------+------------------+------------+------------+--------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock      ; Clock Edge ; Target                                                       ;
+--------+--------------+----------------+------------------+------------+------------+--------------------------------------------------------------+
; -2.123 ; 13.563       ; 15.686         ; Port Rate        ; ad9866_clk ; Rise       ; ad9866_rxclk                                                 ;
; -2.123 ; 13.563       ; 15.686         ; Port Rate        ; ad9866_clk ; Rise       ; ad9866_txclk                                                 ;
; 6.055  ; 6.437        ; 0.382          ; High Pulse Width ; ad9866_clk ; Rise       ; transmitter:transmitter_inst|FirInterp8_1024:fi|reg_coef[0]  ;
; 6.055  ; 6.437        ; 0.382          ; High Pulse Width ; ad9866_clk ; Rise       ; transmitter:transmitter_inst|FirInterp8_1024:fi|reg_coef[10] ;
; 6.055  ; 6.437        ; 0.382          ; High Pulse Width ; ad9866_clk ; Rise       ; transmitter:transmitter_inst|FirInterp8_1024:fi|reg_coef[11] ;
; 6.055  ; 6.437        ; 0.382          ; High Pulse Width ; ad9866_clk ; Rise       ; transmitter:transmitter_inst|FirInterp8_1024:fi|reg_coef[12] ;
; 6.055  ; 6.437        ; 0.382          ; High Pulse Width ; ad9866_clk ; Rise       ; transmitter:transmitter_inst|FirInterp8_1024:fi|reg_coef[13] ;
; 6.055  ; 6.437        ; 0.382          ; High Pulse Width ; ad9866_clk ; Rise       ; transmitter:transmitter_inst|FirInterp8_1024:fi|reg_coef[14] ;
; 6.055  ; 6.437        ; 0.382          ; High Pulse Width ; ad9866_clk ; Rise       ; transmitter:transmitter_inst|FirInterp8_1024:fi|reg_coef[15] ;
; 6.055  ; 6.437        ; 0.382          ; High Pulse Width ; ad9866_clk ; Rise       ; transmitter:transmitter_inst|FirInterp8_1024:fi|reg_coef[16] ;
; 6.055  ; 6.437        ; 0.382          ; High Pulse Width ; ad9866_clk ; Rise       ; transmitter:transmitter_inst|FirInterp8_1024:fi|reg_coef[17] ;
; 6.055  ; 6.437        ; 0.382          ; High Pulse Width ; ad9866_clk ; Rise       ; transmitter:transmitter_inst|FirInterp8_1024:fi|reg_coef[1]  ;
; 6.055  ; 6.437        ; 0.382          ; High Pulse Width ; ad9866_clk ; Rise       ; transmitter:transmitter_inst|FirInterp8_1024:fi|reg_coef[2]  ;
; 6.055  ; 6.437        ; 0.382          ; High Pulse Width ; ad9866_clk ; Rise       ; transmitter:transmitter_inst|FirInterp8_1024:fi|reg_coef[3]  ;
; 6.055  ; 6.437        ; 0.382          ; High Pulse Width ; ad9866_clk ; Rise       ; transmitter:transmitter_inst|FirInterp8_1024:fi|reg_coef[4]  ;
; 6.055  ; 6.437        ; 0.382          ; High Pulse Width ; ad9866_clk ; Rise       ; transmitter:transmitter_inst|FirInterp8_1024:fi|reg_coef[5]  ;
; 6.055  ; 6.437        ; 0.382          ; High Pulse Width ; ad9866_clk ; Rise       ; transmitter:transmitter_inst|FirInterp8_1024:fi|reg_coef[6]  ;
; 6.055  ; 6.437        ; 0.382          ; High Pulse Width ; ad9866_clk ; Rise       ; transmitter:transmitter_inst|FirInterp8_1024:fi|reg_coef[7]  ;
; 6.055  ; 6.437        ; 0.382          ; High Pulse Width ; ad9866_clk ; Rise       ; transmitter:transmitter_inst|FirInterp8_1024:fi|reg_coef[8]  ;
; 6.055  ; 6.437        ; 0.382          ; High Pulse Width ; ad9866_clk ; Rise       ; transmitter:transmitter_inst|FirInterp8_1024:fi|reg_coef[9]  ;
; 6.055  ; 6.437        ; 0.382          ; High Pulse Width ; ad9866_clk ; Rise       ; transmitter:transmitter_inst|FirInterp8_1024:fi|reg_q[0]     ;
; 6.055  ; 6.437        ; 0.382          ; High Pulse Width ; ad9866_clk ; Rise       ; transmitter:transmitter_inst|FirInterp8_1024:fi|reg_q[10]    ;
; 6.055  ; 6.437        ; 0.382          ; High Pulse Width ; ad9866_clk ; Rise       ; transmitter:transmitter_inst|FirInterp8_1024:fi|reg_q[11]    ;
; 6.055  ; 6.437        ; 0.382          ; High Pulse Width ; ad9866_clk ; Rise       ; transmitter:transmitter_inst|FirInterp8_1024:fi|reg_q[12]    ;
; 6.055  ; 6.437        ; 0.382          ; High Pulse Width ; ad9866_clk ; Rise       ; transmitter:transmitter_inst|FirInterp8_1024:fi|reg_q[13]    ;
; 6.055  ; 6.437        ; 0.382          ; High Pulse Width ; ad9866_clk ; Rise       ; transmitter:transmitter_inst|FirInterp8_1024:fi|reg_q[14]    ;
; 6.055  ; 6.437        ; 0.382          ; High Pulse Width ; ad9866_clk ; Rise       ; transmitter:transmitter_inst|FirInterp8_1024:fi|reg_q[15]    ;
; 6.055  ; 6.437        ; 0.382          ; High Pulse Width ; ad9866_clk ; Rise       ; transmitter:transmitter_inst|FirInterp8_1024:fi|reg_q[16]    ;
; 6.055  ; 6.437        ; 0.382          ; High Pulse Width ; ad9866_clk ; Rise       ; transmitter:transmitter_inst|FirInterp8_1024:fi|reg_q[17]    ;
; 6.055  ; 6.437        ; 0.382          ; High Pulse Width ; ad9866_clk ; Rise       ; transmitter:transmitter_inst|FirInterp8_1024:fi|reg_q[1]     ;
; 6.055  ; 6.437        ; 0.382          ; High Pulse Width ; ad9866_clk ; Rise       ; transmitter:transmitter_inst|FirInterp8_1024:fi|reg_q[2]     ;
; 6.055  ; 6.437        ; 0.382          ; High Pulse Width ; ad9866_clk ; Rise       ; transmitter:transmitter_inst|FirInterp8_1024:fi|reg_q[3]     ;
; 6.055  ; 6.437        ; 0.382          ; High Pulse Width ; ad9866_clk ; Rise       ; transmitter:transmitter_inst|FirInterp8_1024:fi|reg_q[4]     ;
; 6.055  ; 6.437        ; 0.382          ; High Pulse Width ; ad9866_clk ; Rise       ; transmitter:transmitter_inst|FirInterp8_1024:fi|reg_q[5]     ;
; 6.055  ; 6.437        ; 0.382          ; High Pulse Width ; ad9866_clk ; Rise       ; transmitter:transmitter_inst|FirInterp8_1024:fi|reg_q[6]     ;
; 6.055  ; 6.437        ; 0.382          ; High Pulse Width ; ad9866_clk ; Rise       ; transmitter:transmitter_inst|FirInterp8_1024:fi|reg_q[7]     ;
; 6.055  ; 6.437        ; 0.382          ; High Pulse Width ; ad9866_clk ; Rise       ; transmitter:transmitter_inst|FirInterp8_1024:fi|reg_q[8]     ;
; 6.055  ; 6.437        ; 0.382          ; High Pulse Width ; ad9866_clk ; Rise       ; transmitter:transmitter_inst|FirInterp8_1024:fi|reg_q[9]     ;
; 6.062  ; 6.444        ; 0.382          ; High Pulse Width ; ad9866_clk ; Rise       ; receiver:receiver_inst|firX8R8:fir2|fir256:F|reg_coef[0]     ;
; 6.062  ; 6.444        ; 0.382          ; High Pulse Width ; ad9866_clk ; Rise       ; receiver:receiver_inst|firX8R8:fir2|fir256:F|reg_coef[10]    ;
; 6.062  ; 6.444        ; 0.382          ; High Pulse Width ; ad9866_clk ; Rise       ; receiver:receiver_inst|firX8R8:fir2|fir256:F|reg_coef[11]    ;
; 6.062  ; 6.444        ; 0.382          ; High Pulse Width ; ad9866_clk ; Rise       ; receiver:receiver_inst|firX8R8:fir2|fir256:F|reg_coef[12]    ;
; 6.062  ; 6.444        ; 0.382          ; High Pulse Width ; ad9866_clk ; Rise       ; receiver:receiver_inst|firX8R8:fir2|fir256:F|reg_coef[13]    ;
; 6.062  ; 6.444        ; 0.382          ; High Pulse Width ; ad9866_clk ; Rise       ; receiver:receiver_inst|firX8R8:fir2|fir256:F|reg_coef[14]    ;
; 6.062  ; 6.444        ; 0.382          ; High Pulse Width ; ad9866_clk ; Rise       ; receiver:receiver_inst|firX8R8:fir2|fir256:F|reg_coef[15]    ;
; 6.062  ; 6.444        ; 0.382          ; High Pulse Width ; ad9866_clk ; Rise       ; receiver:receiver_inst|firX8R8:fir2|fir256:F|reg_coef[16]    ;
; 6.062  ; 6.444        ; 0.382          ; High Pulse Width ; ad9866_clk ; Rise       ; receiver:receiver_inst|firX8R8:fir2|fir256:F|reg_coef[17]    ;
; 6.062  ; 6.444        ; 0.382          ; High Pulse Width ; ad9866_clk ; Rise       ; receiver:receiver_inst|firX8R8:fir2|fir256:F|reg_coef[1]     ;
; 6.062  ; 6.444        ; 0.382          ; High Pulse Width ; ad9866_clk ; Rise       ; receiver:receiver_inst|firX8R8:fir2|fir256:F|reg_coef[2]     ;
; 6.062  ; 6.444        ; 0.382          ; High Pulse Width ; ad9866_clk ; Rise       ; receiver:receiver_inst|firX8R8:fir2|fir256:F|reg_coef[3]     ;
; 6.062  ; 6.444        ; 0.382          ; High Pulse Width ; ad9866_clk ; Rise       ; receiver:receiver_inst|firX8R8:fir2|fir256:F|reg_coef[4]     ;
; 6.062  ; 6.444        ; 0.382          ; High Pulse Width ; ad9866_clk ; Rise       ; receiver:receiver_inst|firX8R8:fir2|fir256:F|reg_coef[5]     ;
; 6.062  ; 6.444        ; 0.382          ; High Pulse Width ; ad9866_clk ; Rise       ; receiver:receiver_inst|firX8R8:fir2|fir256:F|reg_coef[6]     ;
; 6.062  ; 6.444        ; 0.382          ; High Pulse Width ; ad9866_clk ; Rise       ; receiver:receiver_inst|firX8R8:fir2|fir256:F|reg_coef[7]     ;
; 6.062  ; 6.444        ; 0.382          ; High Pulse Width ; ad9866_clk ; Rise       ; receiver:receiver_inst|firX8R8:fir2|fir256:F|reg_coef[8]     ;
; 6.062  ; 6.444        ; 0.382          ; High Pulse Width ; ad9866_clk ; Rise       ; receiver:receiver_inst|firX8R8:fir2|fir256:F|reg_coef[9]     ;
; 6.062  ; 6.444        ; 0.382          ; High Pulse Width ; ad9866_clk ; Rise       ; receiver:receiver_inst|firX8R8:fir2|fir256:F|reg_q[18]       ;
; 6.062  ; 6.444        ; 0.382          ; High Pulse Width ; ad9866_clk ; Rise       ; receiver:receiver_inst|firX8R8:fir2|fir256:F|reg_q[19]       ;
; 6.062  ; 6.444        ; 0.382          ; High Pulse Width ; ad9866_clk ; Rise       ; receiver:receiver_inst|firX8R8:fir2|fir256:F|reg_q[20]       ;
; 6.062  ; 6.444        ; 0.382          ; High Pulse Width ; ad9866_clk ; Rise       ; receiver:receiver_inst|firX8R8:fir2|fir256:F|reg_q[21]       ;
; 6.062  ; 6.444        ; 0.382          ; High Pulse Width ; ad9866_clk ; Rise       ; receiver:receiver_inst|firX8R8:fir2|fir256:F|reg_q[22]       ;
; 6.062  ; 6.444        ; 0.382          ; High Pulse Width ; ad9866_clk ; Rise       ; receiver:receiver_inst|firX8R8:fir2|fir256:F|reg_q[23]       ;
; 6.062  ; 6.444        ; 0.382          ; High Pulse Width ; ad9866_clk ; Rise       ; receiver:receiver_inst|firX8R8:fir2|fir256:F|reg_q[24]       ;
; 6.062  ; 6.444        ; 0.382          ; High Pulse Width ; ad9866_clk ; Rise       ; receiver:receiver_inst|firX8R8:fir2|fir256:F|reg_q[25]       ;
; 6.062  ; 6.444        ; 0.382          ; High Pulse Width ; ad9866_clk ; Rise       ; receiver:receiver_inst|firX8R8:fir2|fir256:F|reg_q[26]       ;
; 6.062  ; 6.444        ; 0.382          ; High Pulse Width ; ad9866_clk ; Rise       ; receiver:receiver_inst|firX8R8:fir2|fir256:F|reg_q[27]       ;
; 6.062  ; 6.444        ; 0.382          ; High Pulse Width ; ad9866_clk ; Rise       ; receiver:receiver_inst|firX8R8:fir2|fir256:F|reg_q[28]       ;
; 6.062  ; 6.444        ; 0.382          ; High Pulse Width ; ad9866_clk ; Rise       ; receiver:receiver_inst|firX8R8:fir2|fir256:F|reg_q[29]       ;
; 6.062  ; 6.444        ; 0.382          ; High Pulse Width ; ad9866_clk ; Rise       ; receiver:receiver_inst|firX8R8:fir2|fir256:F|reg_q[30]       ;
; 6.062  ; 6.444        ; 0.382          ; High Pulse Width ; ad9866_clk ; Rise       ; receiver:receiver_inst|firX8R8:fir2|fir256:F|reg_q[31]       ;
; 6.062  ; 6.444        ; 0.382          ; High Pulse Width ; ad9866_clk ; Rise       ; receiver:receiver_inst|firX8R8:fir2|fir256:F|reg_q[32]       ;
; 6.062  ; 6.444        ; 0.382          ; High Pulse Width ; ad9866_clk ; Rise       ; receiver:receiver_inst|firX8R8:fir2|fir256:F|reg_q[33]       ;
; 6.062  ; 6.444        ; 0.382          ; High Pulse Width ; ad9866_clk ; Rise       ; receiver:receiver_inst|firX8R8:fir2|fir256:F|reg_q[34]       ;
; 6.062  ; 6.444        ; 0.382          ; High Pulse Width ; ad9866_clk ; Rise       ; receiver:receiver_inst|firX8R8:fir2|fir256:F|reg_q[35]       ;
; 6.093  ; 6.309        ; 0.216          ; High Pulse Width ; ad9866_clk ; Rise       ; agc_delaycnt[0]                                              ;
; 6.093  ; 6.309        ; 0.216          ; High Pulse Width ; ad9866_clk ; Rise       ; receiver:receiver_inst|firX8R8:fir2|fir256:F|caddr[0]        ;
; 6.093  ; 6.309        ; 0.216          ; High Pulse Width ; ad9866_clk ; Rise       ; receiver:receiver_inst|firX8R8:fir2|fir256:F|caddr[1]        ;
; 6.093  ; 6.309        ; 0.216          ; High Pulse Width ; ad9866_clk ; Rise       ; receiver:receiver_inst|firX8R8:fir2|fir256:F|caddr[2]        ;
; 6.093  ; 6.309        ; 0.216          ; High Pulse Width ; ad9866_clk ; Rise       ; receiver:receiver_inst|firX8R8:fir2|fir256:F|caddr[3]        ;
; 6.093  ; 6.309        ; 0.216          ; High Pulse Width ; ad9866_clk ; Rise       ; receiver:receiver_inst|firX8R8:fir2|fir256:F|caddr[4]        ;
; 6.093  ; 6.309        ; 0.216          ; High Pulse Width ; ad9866_clk ; Rise       ; receiver:receiver_inst|firX8R8:fir2|fir256:F|caddr[5]        ;
; 6.093  ; 6.309        ; 0.216          ; High Pulse Width ; ad9866_clk ; Rise       ; receiver:receiver_inst|firX8R8:fir2|fir256:F|caddr[6]        ;
; 6.093  ; 6.309        ; 0.216          ; High Pulse Width ; ad9866_clk ; Rise       ; receiver:receiver_inst|firX8R8:fir2|fir256:F|caddr[7]        ;
; 6.109  ; 6.325        ; 0.216          ; High Pulse Width ; ad9866_clk ; Rise       ; transmitter:transmitter_inst|FirInterp8_1024:fi|waddr[0]     ;
; 6.114  ; 6.330        ; 0.216          ; High Pulse Width ; ad9866_clk ; Rise       ; transmitter:transmitter_inst|FirInterp8_1024:fi|Iaccum[5]    ;
; 6.114  ; 6.330        ; 0.216          ; High Pulse Width ; ad9866_clk ; Rise       ; transmitter:transmitter_inst|FirInterp8_1024:fi|Imult[18]    ;
; 6.114  ; 6.330        ; 0.216          ; High Pulse Width ; ad9866_clk ; Rise       ; transmitter:transmitter_inst|FirInterp8_1024:fi|Imult[23]    ;
; 6.114  ; 6.330        ; 0.216          ; High Pulse Width ; ad9866_clk ; Rise       ; transmitter:transmitter_inst|FirInterp8_1024:fi|Imult[28]    ;
; 6.114  ; 6.330        ; 0.216          ; High Pulse Width ; ad9866_clk ; Rise       ; transmitter:transmitter_inst|FirInterp8_1024:fi|Imult[29]    ;
; 6.114  ; 6.330        ; 0.216          ; High Pulse Width ; ad9866_clk ; Rise       ; transmitter:transmitter_inst|FirInterp8_1024:fi|Imult[32]    ;
; 6.134  ; 6.350        ; 0.216          ; High Pulse Width ; ad9866_clk ; Rise       ; transmitter:transmitter_inst|FirInterp8_1024:fi|rstate.rEnd3 ;
; 6.134  ; 6.350        ; 0.216          ; High Pulse Width ; ad9866_clk ; Rise       ; transmitter:transmitter_inst|FirInterp8_1024:fi|rstate.rEnd4 ;
; 6.140  ; 6.356        ; 0.216          ; High Pulse Width ; ad9866_clk ; Rise       ; transmitter:transmitter_inst|fir_i[12]                       ;
; 6.140  ; 6.356        ; 0.216          ; High Pulse Width ; ad9866_clk ; Rise       ; transmitter:transmitter_inst|fir_i[1]                        ;
; 6.140  ; 6.356        ; 0.216          ; High Pulse Width ; ad9866_clk ; Rise       ; transmitter:transmitter_inst|fir_i[2]                        ;
; 6.140  ; 6.356        ; 0.216          ; High Pulse Width ; ad9866_clk ; Rise       ; transmitter:transmitter_inst|fir_i[7]                        ;
; 6.146  ; 6.362        ; 0.216          ; High Pulse Width ; ad9866_clk ; Rise       ; receiver:receiver_inst|firX8R8:fir2|fir256:F|Imult[30]       ;
; 6.146  ; 6.362        ; 0.216          ; High Pulse Width ; ad9866_clk ; Rise       ; receiver:receiver_inst|firX8R8:fir2|fir256:F|Rmult[20]       ;
; 6.146  ; 6.362        ; 0.216          ; High Pulse Width ; ad9866_clk ; Rise       ; receiver:receiver_inst|firX8R8:fir2|fir256:F|Rmult[21]       ;
; 6.146  ; 6.362        ; 0.216          ; High Pulse Width ; ad9866_clk ; Rise       ; receiver:receiver_inst|firX8R8:fir2|fir256:F|Rmult[23]       ;
+--------+--------------+----------------+------------------+------------+------------+--------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Minimum Pulse Width: 'ad9866_rxclk'                                      ;
+--------+--------------+----------------+-----------+--------------+------------+--------------+
; Slack  ; Actual Width ; Required Width ; Type      ; Clock        ; Clock Edge ; Target       ;
+--------+--------------+----------------+-----------+--------------+------------+--------------+
; -2.123 ; 13.563       ; 15.686         ; Port Rate ; ad9866_rxclk ; Rise       ; ad9866_rxclk ;
+--------+--------------+----------------+-----------+--------------+------------+--------------+


+-----------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Minimum Pulse Width: 'ad9866_txclk'                                      ;
+--------+--------------+----------------+-----------+--------------+------------+--------------+
; Slack  ; Actual Width ; Required Width ; Type      ; Clock        ; Clock Edge ; Target       ;
+--------+--------------+----------------+-----------+--------------+------------+--------------+
; -2.123 ; 13.563       ; 15.686         ; Port Rate ; ad9866_txclk ; Rise       ; ad9866_txclk ;
+--------+--------------+----------------+-----------+--------------+------------+--------------+


+---------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Minimum Pulse Width: 'spi_sck'                                                                       ;
+--------+--------------+----------------+------------------+---------+------------+----------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock   ; Clock Edge ; Target                                 ;
+--------+--------------+----------------+------------------+---------+------------+----------------------------------------+
; 31.447 ; 31.663       ; 0.216          ; High Pulse Width ; spi_sck ; Rise       ; spi_slave:spi_slave_rx_inst|rdata[6]   ;
; 31.541 ; 31.757       ; 0.216          ; High Pulse Width ; spi_sck ; Rise       ; spi_slave:spi_slave_rx_inst|rdata[5]   ;
; 31.559 ; 31.775       ; 0.216          ; High Pulse Width ; spi_sck ; Rise       ; spi_slave:spi_slave_rx_inst|rdata[10]  ;
; 31.559 ; 31.775       ; 0.216          ; High Pulse Width ; spi_sck ; Rise       ; spi_slave:spi_slave_rx_inst|rdata[11]  ;
; 31.559 ; 31.775       ; 0.216          ; High Pulse Width ; spi_sck ; Rise       ; spi_slave:spi_slave_rx_inst|rdata[23]  ;
; 31.559 ; 31.775       ; 0.216          ; High Pulse Width ; spi_sck ; Rise       ; spi_slave:spi_slave_rx_inst|rdata[9]   ;
; 31.572 ; 31.788       ; 0.216          ; High Pulse Width ; spi_sck ; Rise       ; spi_slave:spi_slave_rx_inst|rdata[28]  ;
; 31.586 ; 31.802       ; 0.216          ; High Pulse Width ; spi_sck ; Rise       ; spi_slave:spi_slave_rx_inst|rdata[0]   ;
; 31.586 ; 31.802       ; 0.216          ; High Pulse Width ; spi_sck ; Rise       ; spi_slave:spi_slave_rx_inst|rdata[21]  ;
; 31.615 ; 31.831       ; 0.216          ; High Pulse Width ; spi_sck ; Rise       ; spi_slave:spi_slave_rx2_inst|rdata[10] ;
; 31.615 ; 31.831       ; 0.216          ; High Pulse Width ; spi_sck ; Rise       ; spi_slave:spi_slave_rx2_inst|rdata[14] ;
; 31.615 ; 31.831       ; 0.216          ; High Pulse Width ; spi_sck ; Rise       ; spi_slave:spi_slave_rx2_inst|rdata[24] ;
; 31.615 ; 31.831       ; 0.216          ; High Pulse Width ; spi_sck ; Rise       ; spi_slave:spi_slave_rx2_inst|rdata[25] ;
; 31.615 ; 31.831       ; 0.216          ; High Pulse Width ; spi_sck ; Rise       ; spi_slave:spi_slave_rx2_inst|rdata[28] ;
; 31.615 ; 31.831       ; 0.216          ; High Pulse Width ; spi_sck ; Rise       ; spi_slave:spi_slave_rx2_inst|rdata[30] ;
; 31.625 ; 31.841       ; 0.216          ; High Pulse Width ; spi_sck ; Rise       ; spi_slave:spi_slave_rx_inst|done       ;
; 31.627 ; 31.843       ; 0.216          ; High Pulse Width ; spi_sck ; Rise       ; spi_slave:spi_slave_rx2_inst|done      ;
; 31.627 ; 31.843       ; 0.216          ; High Pulse Width ; spi_sck ; Rise       ; spi_slave:spi_slave_rx2_inst|nb[0]     ;
; 31.627 ; 31.843       ; 0.216          ; High Pulse Width ; spi_sck ; Rise       ; spi_slave:spi_slave_rx2_inst|nb[1]     ;
; 31.627 ; 31.843       ; 0.216          ; High Pulse Width ; spi_sck ; Rise       ; spi_slave:spi_slave_rx2_inst|nb[2]     ;
; 31.627 ; 31.843       ; 0.216          ; High Pulse Width ; spi_sck ; Rise       ; spi_slave:spi_slave_rx2_inst|nb[3]     ;
; 31.627 ; 31.843       ; 0.216          ; High Pulse Width ; spi_sck ; Rise       ; spi_slave:spi_slave_rx2_inst|nb[4]     ;
; 31.627 ; 31.843       ; 0.216          ; High Pulse Width ; spi_sck ; Rise       ; spi_slave:spi_slave_rx2_inst|nb[5]     ;
; 31.627 ; 31.843       ; 0.216          ; High Pulse Width ; spi_sck ; Rise       ; spi_slave:spi_slave_rx2_inst|nb[6]     ;
; 31.628 ; 31.844       ; 0.216          ; High Pulse Width ; spi_sck ; Rise       ; spi_slave:spi_slave_rx_inst|nb[0]      ;
; 31.628 ; 31.844       ; 0.216          ; High Pulse Width ; spi_sck ; Rise       ; spi_slave:spi_slave_rx_inst|rreg[0]    ;
; 31.628 ; 31.844       ; 0.216          ; High Pulse Width ; spi_sck ; Rise       ; spi_slave:spi_slave_rx_inst|rreg[29]   ;
; 31.628 ; 31.844       ; 0.216          ; High Pulse Width ; spi_sck ; Rise       ; spi_slave:spi_slave_rx_inst|rreg[32]   ;
; 31.628 ; 31.844       ; 0.216          ; High Pulse Width ; spi_sck ; Rise       ; spi_slave:spi_slave_rx_inst|rreg[36]   ;
; 31.638 ; 31.854       ; 0.216          ; High Pulse Width ; spi_sck ; Rise       ; spi_slave:spi_slave_rx2_inst|rreg[10]  ;
; 31.638 ; 31.854       ; 0.216          ; High Pulse Width ; spi_sck ; Rise       ; spi_slave:spi_slave_rx2_inst|rreg[11]  ;
; 31.638 ; 31.854       ; 0.216          ; High Pulse Width ; spi_sck ; Rise       ; spi_slave:spi_slave_rx2_inst|rreg[34]  ;
; 31.639 ; 31.855       ; 0.216          ; High Pulse Width ; spi_sck ; Rise       ; spi_slave:spi_slave_rx2_inst|rreg[38]  ;
; 31.646 ; 31.862       ; 0.216          ; High Pulse Width ; spi_sck ; Rise       ; spi_slave:spi_slave_rx_inst|rreg[2]    ;
; 31.646 ; 31.862       ; 0.216          ; High Pulse Width ; spi_sck ; Rise       ; spi_slave:spi_slave_rx_inst|rreg[3]    ;
; 31.646 ; 31.862       ; 0.216          ; High Pulse Width ; spi_sck ; Rise       ; spi_slave:spi_slave_rx_inst|rreg[4]    ;
; 31.646 ; 31.862       ; 0.216          ; High Pulse Width ; spi_sck ; Rise       ; spi_slave:spi_slave_rx_inst|rreg[9]    ;
; 31.648 ; 31.864       ; 0.216          ; High Pulse Width ; spi_sck ; Rise       ; spi_slave:spi_slave_rx2_inst|rdata[0]  ;
; 31.648 ; 31.864       ; 0.216          ; High Pulse Width ; spi_sck ; Rise       ; spi_slave:spi_slave_rx2_inst|rdata[3]  ;
; 31.649 ; 31.865       ; 0.216          ; High Pulse Width ; spi_sck ; Rise       ; spi_slave:spi_slave_rx_inst|rdata[12]  ;
; 31.649 ; 31.865       ; 0.216          ; High Pulse Width ; spi_sck ; Rise       ; spi_slave:spi_slave_rx_inst|rdata[13]  ;
; 31.649 ; 31.865       ; 0.216          ; High Pulse Width ; spi_sck ; Rise       ; spi_slave:spi_slave_rx_inst|rdata[14]  ;
; 31.649 ; 31.865       ; 0.216          ; High Pulse Width ; spi_sck ; Rise       ; spi_slave:spi_slave_rx_inst|rdata[26]  ;
; 31.649 ; 31.865       ; 0.216          ; High Pulse Width ; spi_sck ; Rise       ; spi_slave:spi_slave_rx_inst|rdata[27]  ;
; 31.649 ; 31.865       ; 0.216          ; High Pulse Width ; spi_sck ; Rise       ; spi_slave:spi_slave_rx_inst|rdata[30]  ;
; 31.649 ; 31.865       ; 0.216          ; High Pulse Width ; spi_sck ; Rise       ; spi_slave:spi_slave_rx_inst|rdata[32]  ;
; 31.649 ; 31.865       ; 0.216          ; High Pulse Width ; spi_sck ; Rise       ; spi_slave:spi_slave_rx_inst|rdata[7]   ;
; 31.649 ; 31.865       ; 0.216          ; High Pulse Width ; spi_sck ; Rise       ; spi_slave:spi_slave_rx_inst|rdata[8]   ;
; 31.661 ; 31.877       ; 0.216          ; High Pulse Width ; spi_sck ; Rise       ; spi_slave:spi_slave_rx_inst|nb[2]      ;
; 31.671 ; 31.887       ; 0.216          ; High Pulse Width ; spi_sck ; Rise       ; spi_slave:spi_slave_rx2_inst|rdata[23] ;
; 31.699 ; 31.915       ; 0.216          ; High Pulse Width ; spi_sck ; Rise       ; spi_slave:spi_slave_rx2_inst|rdata[16] ;
; 31.700 ; 31.916       ; 0.216          ; High Pulse Width ; spi_sck ; Rise       ; spi_slave:spi_slave_rx_inst|rreg[15]   ;
; 31.700 ; 31.916       ; 0.216          ; High Pulse Width ; spi_sck ; Rise       ; spi_slave:spi_slave_rx_inst|rreg[16]   ;
; 31.700 ; 31.916       ; 0.216          ; High Pulse Width ; spi_sck ; Rise       ; spi_slave:spi_slave_rx_inst|rreg[24]   ;
; 31.700 ; 31.916       ; 0.216          ; High Pulse Width ; spi_sck ; Rise       ; spi_slave:spi_slave_rx_inst|rreg[25]   ;
; 31.700 ; 31.916       ; 0.216          ; High Pulse Width ; spi_sck ; Rise       ; spi_slave:spi_slave_rx_inst|rreg[26]   ;
; 31.700 ; 31.916       ; 0.216          ; High Pulse Width ; spi_sck ; Rise       ; spi_slave:spi_slave_rx_inst|rreg[27]   ;
; 31.700 ; 31.916       ; 0.216          ; High Pulse Width ; spi_sck ; Rise       ; spi_slave:spi_slave_rx_inst|rreg[28]   ;
; 31.700 ; 31.916       ; 0.216          ; High Pulse Width ; spi_sck ; Rise       ; spi_slave:spi_slave_rx_inst|rreg[30]   ;
; 31.700 ; 31.916       ; 0.216          ; High Pulse Width ; spi_sck ; Rise       ; spi_slave:spi_slave_rx_inst|rreg[31]   ;
; 31.700 ; 31.916       ; 0.216          ; High Pulse Width ; spi_sck ; Rise       ; spi_slave:spi_slave_rx_inst|rreg[34]   ;
; 31.700 ; 31.916       ; 0.216          ; High Pulse Width ; spi_sck ; Rise       ; spi_slave:spi_slave_rx_inst|rreg[35]   ;
; 31.700 ; 31.916       ; 0.216          ; High Pulse Width ; spi_sck ; Rise       ; spi_slave:spi_slave_rx_inst|rreg[40]   ;
; 31.706 ; 31.922       ; 0.216          ; High Pulse Width ; spi_sck ; Rise       ; spi_slave:spi_slave_rx2_inst|rdata[13] ;
; 31.706 ; 31.922       ; 0.216          ; High Pulse Width ; spi_sck ; Rise       ; spi_slave:spi_slave_rx2_inst|rdata[17] ;
; 31.706 ; 31.922       ; 0.216          ; High Pulse Width ; spi_sck ; Rise       ; spi_slave:spi_slave_rx2_inst|rdata[18] ;
; 31.706 ; 31.922       ; 0.216          ; High Pulse Width ; spi_sck ; Rise       ; spi_slave:spi_slave_rx2_inst|rdata[19] ;
; 31.706 ; 31.922       ; 0.216          ; High Pulse Width ; spi_sck ; Rise       ; spi_slave:spi_slave_rx2_inst|rdata[20] ;
; 31.706 ; 31.922       ; 0.216          ; High Pulse Width ; spi_sck ; Rise       ; spi_slave:spi_slave_rx2_inst|rdata[21] ;
; 31.706 ; 31.922       ; 0.216          ; High Pulse Width ; spi_sck ; Rise       ; spi_slave:spi_slave_rx2_inst|rdata[22] ;
; 31.706 ; 31.922       ; 0.216          ; High Pulse Width ; spi_sck ; Rise       ; spi_slave:spi_slave_rx2_inst|rdata[26] ;
; 31.706 ; 31.922       ; 0.216          ; High Pulse Width ; spi_sck ; Rise       ; spi_slave:spi_slave_rx2_inst|rdata[27] ;
; 31.706 ; 31.922       ; 0.216          ; High Pulse Width ; spi_sck ; Rise       ; spi_slave:spi_slave_rx2_inst|rdata[29] ;
; 31.706 ; 31.922       ; 0.216          ; High Pulse Width ; spi_sck ; Rise       ; spi_slave:spi_slave_rx2_inst|rdata[31] ;
; 31.706 ; 31.922       ; 0.216          ; High Pulse Width ; spi_sck ; Rise       ; spi_slave:spi_slave_rx2_inst|rdata[5]  ;
; 31.706 ; 31.922       ; 0.216          ; High Pulse Width ; spi_sck ; Rise       ; spi_slave:spi_slave_rx2_inst|rdata[6]  ;
; 31.706 ; 31.922       ; 0.216          ; High Pulse Width ; spi_sck ; Rise       ; spi_slave:spi_slave_rx2_inst|rdata[7]  ;
; 31.706 ; 31.922       ; 0.216          ; High Pulse Width ; spi_sck ; Rise       ; spi_slave:spi_slave_rx2_inst|rdata[8]  ;
; 31.706 ; 31.922       ; 0.216          ; High Pulse Width ; spi_sck ; Rise       ; spi_slave:spi_slave_rx2_inst|rdata[9]  ;
; 31.708 ; 31.924       ; 0.216          ; High Pulse Width ; spi_sck ; Rise       ; spi_slave:spi_slave_rx_inst|rreg[33]   ;
; 31.708 ; 31.924       ; 0.216          ; High Pulse Width ; spi_sck ; Rise       ; spi_slave:spi_slave_rx_inst|rreg[38]   ;
; 31.708 ; 31.924       ; 0.216          ; High Pulse Width ; spi_sck ; Rise       ; spi_slave:spi_slave_rx_inst|rreg[39]   ;
; 31.712 ; 31.928       ; 0.216          ; High Pulse Width ; spi_sck ; Rise       ; spi_slave:spi_slave_rx_inst|nb[3]      ;
; 31.712 ; 31.928       ; 0.216          ; High Pulse Width ; spi_sck ; Rise       ; spi_slave:spi_slave_rx_inst|nb[4]      ;
; 31.712 ; 31.928       ; 0.216          ; High Pulse Width ; spi_sck ; Rise       ; spi_slave:spi_slave_rx_inst|nb[5]      ;
; 31.712 ; 31.928       ; 0.216          ; High Pulse Width ; spi_sck ; Rise       ; spi_slave:spi_slave_rx_inst|nb[6]      ;
; 31.712 ; 31.928       ; 0.216          ; High Pulse Width ; spi_sck ; Rise       ; spi_slave:spi_slave_rx_inst|rreg[10]   ;
; 31.712 ; 31.928       ; 0.216          ; High Pulse Width ; spi_sck ; Rise       ; spi_slave:spi_slave_rx_inst|rreg[11]   ;
; 31.712 ; 31.928       ; 0.216          ; High Pulse Width ; spi_sck ; Rise       ; spi_slave:spi_slave_rx_inst|rreg[12]   ;
; 31.712 ; 31.928       ; 0.216          ; High Pulse Width ; spi_sck ; Rise       ; spi_slave:spi_slave_rx_inst|rreg[13]   ;
; 31.712 ; 31.928       ; 0.216          ; High Pulse Width ; spi_sck ; Rise       ; spi_slave:spi_slave_rx_inst|rreg[14]   ;
; 31.712 ; 31.928       ; 0.216          ; High Pulse Width ; spi_sck ; Rise       ; spi_slave:spi_slave_rx_inst|rreg[20]   ;
; 31.712 ; 31.928       ; 0.216          ; High Pulse Width ; spi_sck ; Rise       ; spi_slave:spi_slave_rx_inst|rreg[21]   ;
; 31.712 ; 31.928       ; 0.216          ; High Pulse Width ; spi_sck ; Rise       ; spi_slave:spi_slave_rx_inst|rreg[22]   ;
; 31.712 ; 31.928       ; 0.216          ; High Pulse Width ; spi_sck ; Rise       ; spi_slave:spi_slave_rx_inst|rreg[23]   ;
; 31.713 ; 31.929       ; 0.216          ; High Pulse Width ; spi_sck ; Rise       ; spi_slave:spi_slave_rx2_inst|rreg[2]   ;
; 31.714 ; 31.930       ; 0.216          ; High Pulse Width ; spi_sck ; Rise       ; spi_slave:spi_slave_rx2_inst|rreg[0]   ;
; 31.714 ; 31.930       ; 0.216          ; High Pulse Width ; spi_sck ; Rise       ; spi_slave:spi_slave_rx2_inst|rreg[23]  ;
; 31.714 ; 31.930       ; 0.216          ; High Pulse Width ; spi_sck ; Rise       ; spi_slave:spi_slave_rx2_inst|rreg[24]  ;
; 31.714 ; 31.930       ; 0.216          ; High Pulse Width ; spi_sck ; Rise       ; spi_slave:spi_slave_rx2_inst|rreg[25]  ;
+--------+--------------+----------------+------------------+---------+------------+----------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Minimum Pulse Width: 'clk_10mhz'                                                                                   ;
+--------+--------------+----------------+------------------+-----------+------------+----------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock     ; Clock Edge ; Target                                             ;
+--------+--------------+----------------+------------------+-----------+------------+----------------------------------------------------+
; 49.752 ; 49.936       ; 0.184          ; Low Pulse Width  ; clk_10mhz ; Rise       ; filter:filter_inst|selected_filter[0]              ;
; 49.752 ; 49.936       ; 0.184          ; Low Pulse Width  ; clk_10mhz ; Rise       ; filter:filter_inst|selected_filter[2]              ;
; 49.752 ; 49.936       ; 0.184          ; Low Pulse Width  ; clk_10mhz ; Rise       ; filter:filter_inst|selected_filter[3]              ;
; 49.753 ; 49.937       ; 0.184          ; Low Pulse Width  ; clk_10mhz ; Rise       ; ad9866:ad9866_inst|dut2_bitcount[0]                ;
; 49.753 ; 49.937       ; 0.184          ; Low Pulse Width  ; clk_10mhz ; Rise       ; ad9866:ad9866_inst|dut2_bitcount[1]                ;
; 49.753 ; 49.937       ; 0.184          ; Low Pulse Width  ; clk_10mhz ; Rise       ; ad9866:ad9866_inst|dut2_bitcount[2]                ;
; 49.753 ; 49.937       ; 0.184          ; Low Pulse Width  ; clk_10mhz ; Rise       ; ad9866:ad9866_inst|dut2_bitcount[3]                ;
; 49.753 ; 49.937       ; 0.184          ; Low Pulse Width  ; clk_10mhz ; Rise       ; ad9866:ad9866_inst|dut2_data[0]                    ;
; 49.753 ; 49.937       ; 0.184          ; Low Pulse Width  ; clk_10mhz ; Rise       ; ad9866:ad9866_inst|dut2_data[10]                   ;
; 49.753 ; 49.937       ; 0.184          ; Low Pulse Width  ; clk_10mhz ; Rise       ; ad9866:ad9866_inst|dut2_data[11]                   ;
; 49.753 ; 49.937       ; 0.184          ; Low Pulse Width  ; clk_10mhz ; Rise       ; ad9866:ad9866_inst|dut2_data[12]                   ;
; 49.753 ; 49.937       ; 0.184          ; Low Pulse Width  ; clk_10mhz ; Rise       ; ad9866:ad9866_inst|dut2_data[13]                   ;
; 49.753 ; 49.937       ; 0.184          ; Low Pulse Width  ; clk_10mhz ; Rise       ; ad9866:ad9866_inst|dut2_data[14]                   ;
; 49.753 ; 49.937       ; 0.184          ; Low Pulse Width  ; clk_10mhz ; Rise       ; ad9866:ad9866_inst|dut2_data[15]                   ;
; 49.753 ; 49.937       ; 0.184          ; Low Pulse Width  ; clk_10mhz ; Rise       ; ad9866:ad9866_inst|dut2_data[1]                    ;
; 49.753 ; 49.937       ; 0.184          ; Low Pulse Width  ; clk_10mhz ; Rise       ; ad9866:ad9866_inst|dut2_data[2]                    ;
; 49.753 ; 49.937       ; 0.184          ; Low Pulse Width  ; clk_10mhz ; Rise       ; ad9866:ad9866_inst|dut2_data[3]                    ;
; 49.753 ; 49.937       ; 0.184          ; Low Pulse Width  ; clk_10mhz ; Rise       ; ad9866:ad9866_inst|dut2_data[4]                    ;
; 49.753 ; 49.937       ; 0.184          ; Low Pulse Width  ; clk_10mhz ; Rise       ; ad9866:ad9866_inst|dut2_data[5]                    ;
; 49.753 ; 49.937       ; 0.184          ; Low Pulse Width  ; clk_10mhz ; Rise       ; ad9866:ad9866_inst|dut2_data[6]                    ;
; 49.753 ; 49.937       ; 0.184          ; Low Pulse Width  ; clk_10mhz ; Rise       ; ad9866:ad9866_inst|dut2_data[7]                    ;
; 49.753 ; 49.937       ; 0.184          ; Low Pulse Width  ; clk_10mhz ; Rise       ; ad9866:ad9866_inst|dut2_data[8]                    ;
; 49.753 ; 49.937       ; 0.184          ; Low Pulse Width  ; clk_10mhz ; Rise       ; ad9866:ad9866_inst|dut2_data[9]                    ;
; 49.753 ; 49.937       ; 0.184          ; Low Pulse Width  ; clk_10mhz ; Rise       ; ad9866:ad9866_inst|dut2_state.1                    ;
; 49.753 ; 49.937       ; 0.184          ; Low Pulse Width  ; clk_10mhz ; Rise       ; ad9866:ad9866_inst|sclk                            ;
; 49.753 ; 49.937       ; 0.184          ; Low Pulse Width  ; clk_10mhz ; Rise       ; ad9866:ad9866_inst|sen_n                           ;
; 49.753 ; 49.937       ; 0.184          ; Low Pulse Width  ; clk_10mhz ; Rise       ; prev_gain[0]                                       ;
; 49.753 ; 49.937       ; 0.184          ; Low Pulse Width  ; clk_10mhz ; Rise       ; prev_gain[1]                                       ;
; 49.753 ; 49.937       ; 0.184          ; Low Pulse Width  ; clk_10mhz ; Rise       ; prev_gain[2]                                       ;
; 49.753 ; 49.937       ; 0.184          ; Low Pulse Width  ; clk_10mhz ; Rise       ; prev_gain[3]                                       ;
; 49.753 ; 49.937       ; 0.184          ; Low Pulse Width  ; clk_10mhz ; Rise       ; prev_gain[4]                                       ;
; 49.753 ; 49.937       ; 0.184          ; Low Pulse Width  ; clk_10mhz ; Rise       ; prev_gain[5]                                       ;
; 49.754 ; 49.938       ; 0.184          ; Low Pulse Width  ; clk_10mhz ; Rise       ; ad9866:ad9866_inst|dut1_pc[0]                      ;
; 49.754 ; 49.938       ; 0.184          ; Low Pulse Width  ; clk_10mhz ; Rise       ; ad9866:ad9866_inst|dut1_pc[1]                      ;
; 49.754 ; 49.938       ; 0.184          ; Low Pulse Width  ; clk_10mhz ; Rise       ; ad9866:ad9866_inst|dut1_pc[2]                      ;
; 49.754 ; 49.938       ; 0.184          ; Low Pulse Width  ; clk_10mhz ; Rise       ; ad9866:ad9866_inst|dut1_pc[3]                      ;
; 49.754 ; 49.938       ; 0.184          ; Low Pulse Width  ; clk_10mhz ; Rise       ; ad9866:ad9866_inst|dut1_pc[4]                      ;
; 49.754 ; 49.938       ; 0.184          ; Low Pulse Width  ; clk_10mhz ; Rise       ; ad9866:ad9866_inst|dut1_pc[5]                      ;
; 49.754 ; 49.938       ; 0.184          ; Low Pulse Width  ; clk_10mhz ; Rise       ; counter[12]                                        ;
; 49.754 ; 49.938       ; 0.184          ; Low Pulse Width  ; clk_10mhz ; Rise       ; counter[13]                                        ;
; 49.754 ; 49.938       ; 0.184          ; Low Pulse Width  ; clk_10mhz ; Rise       ; counter[14]                                        ;
; 49.754 ; 49.938       ; 0.184          ; Low Pulse Width  ; clk_10mhz ; Rise       ; counter[15]                                        ;
; 49.754 ; 49.938       ; 0.184          ; Low Pulse Width  ; clk_10mhz ; Rise       ; counter[16]                                        ;
; 49.754 ; 49.938       ; 0.184          ; Low Pulse Width  ; clk_10mhz ; Rise       ; counter[17]                                        ;
; 49.754 ; 49.938       ; 0.184          ; Low Pulse Width  ; clk_10mhz ; Rise       ; counter[18]                                        ;
; 49.754 ; 49.938       ; 0.184          ; Low Pulse Width  ; clk_10mhz ; Rise       ; counter[19]                                        ;
; 49.754 ; 49.938       ; 0.184          ; Low Pulse Width  ; clk_10mhz ; Rise       ; counter[20]                                        ;
; 49.754 ; 49.938       ; 0.184          ; Low Pulse Width  ; clk_10mhz ; Rise       ; counter[21]                                        ;
; 49.754 ; 49.938       ; 0.184          ; Low Pulse Width  ; clk_10mhz ; Rise       ; counter[22]                                        ;
; 49.754 ; 49.938       ; 0.184          ; Low Pulse Width  ; clk_10mhz ; Rise       ; counter[23]                                        ;
; 49.754 ; 49.938       ; 0.184          ; Low Pulse Width  ; clk_10mhz ; Rise       ; filter:filter_inst|selected_filter[1]              ;
; 49.754 ; 49.938       ; 0.184          ; Low Pulse Width  ; clk_10mhz ; Rise       ; filter:filter_inst|selected_filter[4]              ;
; 49.754 ; 49.938       ; 0.184          ; Low Pulse Width  ; clk_10mhz ; Rise       ; filter:filter_inst|selected_filter[5]              ;
; 49.754 ; 49.938       ; 0.184          ; Low Pulse Width  ; clk_10mhz ; Rise       ; filter:filter_inst|selected_filter[6]              ;
; 49.754 ; 49.938       ; 0.184          ; Low Pulse Width  ; clk_10mhz ; Rise       ; reset_handler:reset_handler_inst|reset             ;
; 49.754 ; 49.938       ; 0.184          ; Low Pulse Width  ; clk_10mhz ; Rise       ; reset_handler:reset_handler_inst|reset_counter[12] ;
; 49.754 ; 49.938       ; 0.184          ; Low Pulse Width  ; clk_10mhz ; Rise       ; reset_handler:reset_handler_inst|reset_counter[13] ;
; 49.754 ; 49.938       ; 0.184          ; Low Pulse Width  ; clk_10mhz ; Rise       ; reset_handler:reset_handler_inst|reset_counter[14] ;
; 49.754 ; 49.938       ; 0.184          ; Low Pulse Width  ; clk_10mhz ; Rise       ; reset_handler:reset_handler_inst|reset_counter[15] ;
; 49.754 ; 49.938       ; 0.184          ; Low Pulse Width  ; clk_10mhz ; Rise       ; reset_handler:reset_handler_inst|reset_counter[16] ;
; 49.754 ; 49.938       ; 0.184          ; Low Pulse Width  ; clk_10mhz ; Rise       ; reset_handler:reset_handler_inst|reset_counter[17] ;
; 49.754 ; 49.938       ; 0.184          ; Low Pulse Width  ; clk_10mhz ; Rise       ; reset_handler:reset_handler_inst|reset_counter[18] ;
; 49.754 ; 49.938       ; 0.184          ; Low Pulse Width  ; clk_10mhz ; Rise       ; reset_handler:reset_handler_inst|reset_counter[19] ;
; 49.754 ; 49.938       ; 0.184          ; Low Pulse Width  ; clk_10mhz ; Rise       ; reset_handler:reset_handler_inst|reset_counter[20] ;
; 49.754 ; 49.938       ; 0.184          ; Low Pulse Width  ; clk_10mhz ; Rise       ; reset_handler:reset_handler_inst|reset_counter[21] ;
; 49.754 ; 49.938       ; 0.184          ; Low Pulse Width  ; clk_10mhz ; Rise       ; reset_handler:reset_handler_inst|reset_counter[22] ;
; 49.754 ; 49.938       ; 0.184          ; Low Pulse Width  ; clk_10mhz ; Rise       ; reset_handler:reset_handler_inst|reset_counter[23] ;
; 49.755 ; 49.939       ; 0.184          ; Low Pulse Width  ; clk_10mhz ; Rise       ; counter[0]                                         ;
; 49.755 ; 49.939       ; 0.184          ; Low Pulse Width  ; clk_10mhz ; Rise       ; counter[10]                                        ;
; 49.755 ; 49.939       ; 0.184          ; Low Pulse Width  ; clk_10mhz ; Rise       ; counter[11]                                        ;
; 49.755 ; 49.939       ; 0.184          ; Low Pulse Width  ; clk_10mhz ; Rise       ; counter[1]                                         ;
; 49.755 ; 49.939       ; 0.184          ; Low Pulse Width  ; clk_10mhz ; Rise       ; counter[2]                                         ;
; 49.755 ; 49.939       ; 0.184          ; Low Pulse Width  ; clk_10mhz ; Rise       ; counter[3]                                         ;
; 49.755 ; 49.939       ; 0.184          ; Low Pulse Width  ; clk_10mhz ; Rise       ; counter[4]                                         ;
; 49.755 ; 49.939       ; 0.184          ; Low Pulse Width  ; clk_10mhz ; Rise       ; counter[5]                                         ;
; 49.755 ; 49.939       ; 0.184          ; Low Pulse Width  ; clk_10mhz ; Rise       ; counter[6]                                         ;
; 49.755 ; 49.939       ; 0.184          ; Low Pulse Width  ; clk_10mhz ; Rise       ; counter[7]                                         ;
; 49.755 ; 49.939       ; 0.184          ; Low Pulse Width  ; clk_10mhz ; Rise       ; counter[8]                                         ;
; 49.755 ; 49.939       ; 0.184          ; Low Pulse Width  ; clk_10mhz ; Rise       ; counter[9]                                         ;
; 49.755 ; 49.939       ; 0.184          ; Low Pulse Width  ; clk_10mhz ; Rise       ; reset_handler:reset_handler_inst|reset_counter[0]  ;
; 49.755 ; 49.939       ; 0.184          ; Low Pulse Width  ; clk_10mhz ; Rise       ; reset_handler:reset_handler_inst|reset_counter[10] ;
; 49.755 ; 49.939       ; 0.184          ; Low Pulse Width  ; clk_10mhz ; Rise       ; reset_handler:reset_handler_inst|reset_counter[11] ;
; 49.755 ; 49.939       ; 0.184          ; Low Pulse Width  ; clk_10mhz ; Rise       ; reset_handler:reset_handler_inst|reset_counter[1]  ;
; 49.755 ; 49.939       ; 0.184          ; Low Pulse Width  ; clk_10mhz ; Rise       ; reset_handler:reset_handler_inst|reset_counter[2]  ;
; 49.755 ; 49.939       ; 0.184          ; Low Pulse Width  ; clk_10mhz ; Rise       ; reset_handler:reset_handler_inst|reset_counter[3]  ;
; 49.755 ; 49.939       ; 0.184          ; Low Pulse Width  ; clk_10mhz ; Rise       ; reset_handler:reset_handler_inst|reset_counter[4]  ;
; 49.755 ; 49.939       ; 0.184          ; Low Pulse Width  ; clk_10mhz ; Rise       ; reset_handler:reset_handler_inst|reset_counter[5]  ;
; 49.755 ; 49.939       ; 0.184          ; Low Pulse Width  ; clk_10mhz ; Rise       ; reset_handler:reset_handler_inst|reset_counter[6]  ;
; 49.755 ; 49.939       ; 0.184          ; Low Pulse Width  ; clk_10mhz ; Rise       ; reset_handler:reset_handler_inst|reset_counter[7]  ;
; 49.755 ; 49.939       ; 0.184          ; Low Pulse Width  ; clk_10mhz ; Rise       ; reset_handler:reset_handler_inst|reset_counter[8]  ;
; 49.755 ; 49.939       ; 0.184          ; Low Pulse Width  ; clk_10mhz ; Rise       ; reset_handler:reset_handler_inst|reset_counter[9]  ;
; 49.841 ; 50.057       ; 0.216          ; High Pulse Width ; clk_10mhz ; Rise       ; reset_handler:reset_handler_inst|reset_counter[0]  ;
; 49.841 ; 50.057       ; 0.216          ; High Pulse Width ; clk_10mhz ; Rise       ; reset_handler:reset_handler_inst|reset_counter[10] ;
; 49.841 ; 50.057       ; 0.216          ; High Pulse Width ; clk_10mhz ; Rise       ; reset_handler:reset_handler_inst|reset_counter[11] ;
; 49.841 ; 50.057       ; 0.216          ; High Pulse Width ; clk_10mhz ; Rise       ; reset_handler:reset_handler_inst|reset_counter[1]  ;
; 49.841 ; 50.057       ; 0.216          ; High Pulse Width ; clk_10mhz ; Rise       ; reset_handler:reset_handler_inst|reset_counter[2]  ;
; 49.841 ; 50.057       ; 0.216          ; High Pulse Width ; clk_10mhz ; Rise       ; reset_handler:reset_handler_inst|reset_counter[3]  ;
; 49.841 ; 50.057       ; 0.216          ; High Pulse Width ; clk_10mhz ; Rise       ; reset_handler:reset_handler_inst|reset_counter[4]  ;
; 49.841 ; 50.057       ; 0.216          ; High Pulse Width ; clk_10mhz ; Rise       ; reset_handler:reset_handler_inst|reset_counter[5]  ;
; 49.841 ; 50.057       ; 0.216          ; High Pulse Width ; clk_10mhz ; Rise       ; reset_handler:reset_handler_inst|reset_counter[6]  ;
+--------+--------------+----------------+------------------+-----------+------------+----------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Minimum Pulse Width: 'spi_slave:spi_slave_rx_inst|done'                                                            ;
+----------+--------------+----------------+------------------+----------------------------------+------------+---------------------------+
; Slack    ; Actual Width ; Required Width ; Type             ; Clock                            ; Clock Edge ; Target                    ;
+----------+--------------+----------------+------------------+----------------------------------+------------+---------------------------+
; 1249.523 ; 1249.905     ; 0.382          ; Low Pulse Width  ; spi_slave:spi_slave_rx_inst|done ; Rise       ; rx1_freq[18]~_Duplicate_1 ;
; 1249.523 ; 1249.905     ; 0.382          ; Low Pulse Width  ; spi_slave:spi_slave_rx_inst|done ; Rise       ; rx1_freq[19]~_Duplicate_1 ;
; 1249.523 ; 1249.905     ; 0.382          ; Low Pulse Width  ; spi_slave:spi_slave_rx_inst|done ; Rise       ; rx1_freq[20]~_Duplicate_1 ;
; 1249.523 ; 1249.905     ; 0.382          ; Low Pulse Width  ; spi_slave:spi_slave_rx_inst|done ; Rise       ; rx1_freq[21]~_Duplicate_1 ;
; 1249.523 ; 1249.905     ; 0.382          ; Low Pulse Width  ; spi_slave:spi_slave_rx_inst|done ; Rise       ; rx1_freq[22]~_Duplicate_1 ;
; 1249.523 ; 1249.905     ; 0.382          ; Low Pulse Width  ; spi_slave:spi_slave_rx_inst|done ; Rise       ; rx1_freq[23]~_Duplicate_1 ;
; 1249.523 ; 1249.905     ; 0.382          ; Low Pulse Width  ; spi_slave:spi_slave_rx_inst|done ; Rise       ; rx1_freq[24]~_Duplicate_1 ;
; 1249.523 ; 1249.905     ; 0.382          ; Low Pulse Width  ; spi_slave:spi_slave_rx_inst|done ; Rise       ; rx1_freq[25]~_Duplicate_1 ;
; 1249.523 ; 1249.905     ; 0.382          ; Low Pulse Width  ; spi_slave:spi_slave_rx_inst|done ; Rise       ; rx1_freq[26]~_Duplicate_1 ;
; 1249.523 ; 1249.905     ; 0.382          ; Low Pulse Width  ; spi_slave:spi_slave_rx_inst|done ; Rise       ; rx1_freq[27]~_Duplicate_1 ;
; 1249.523 ; 1249.905     ; 0.382          ; Low Pulse Width  ; spi_slave:spi_slave_rx_inst|done ; Rise       ; rx1_freq[28]~_Duplicate_1 ;
; 1249.523 ; 1249.905     ; 0.382          ; Low Pulse Width  ; spi_slave:spi_slave_rx_inst|done ; Rise       ; rx1_freq[29]~_Duplicate_1 ;
; 1249.523 ; 1249.905     ; 0.382          ; Low Pulse Width  ; spi_slave:spi_slave_rx_inst|done ; Rise       ; rx1_freq[30]~_Duplicate_1 ;
; 1249.523 ; 1249.905     ; 0.382          ; Low Pulse Width  ; spi_slave:spi_slave_rx_inst|done ; Rise       ; rx1_freq[31]~_Duplicate_1 ;
; 1249.576 ; 1249.958     ; 0.382          ; Low Pulse Width  ; spi_slave:spi_slave_rx_inst|done ; Rise       ; rx1_freq[0]               ;
; 1249.576 ; 1249.958     ; 0.382          ; Low Pulse Width  ; spi_slave:spi_slave_rx_inst|done ; Rise       ; rx1_freq[10]              ;
; 1249.576 ; 1249.958     ; 0.382          ; Low Pulse Width  ; spi_slave:spi_slave_rx_inst|done ; Rise       ; rx1_freq[11]              ;
; 1249.576 ; 1249.958     ; 0.382          ; Low Pulse Width  ; spi_slave:spi_slave_rx_inst|done ; Rise       ; rx1_freq[12]              ;
; 1249.576 ; 1249.958     ; 0.382          ; Low Pulse Width  ; spi_slave:spi_slave_rx_inst|done ; Rise       ; rx1_freq[13]              ;
; 1249.576 ; 1249.958     ; 0.382          ; Low Pulse Width  ; spi_slave:spi_slave_rx_inst|done ; Rise       ; rx1_freq[14]              ;
; 1249.576 ; 1249.958     ; 0.382          ; Low Pulse Width  ; spi_slave:spi_slave_rx_inst|done ; Rise       ; rx1_freq[15]              ;
; 1249.576 ; 1249.958     ; 0.382          ; Low Pulse Width  ; spi_slave:spi_slave_rx_inst|done ; Rise       ; rx1_freq[16]              ;
; 1249.576 ; 1249.958     ; 0.382          ; Low Pulse Width  ; spi_slave:spi_slave_rx_inst|done ; Rise       ; rx1_freq[17]              ;
; 1249.576 ; 1249.958     ; 0.382          ; Low Pulse Width  ; spi_slave:spi_slave_rx_inst|done ; Rise       ; rx1_freq[1]               ;
; 1249.576 ; 1249.958     ; 0.382          ; Low Pulse Width  ; spi_slave:spi_slave_rx_inst|done ; Rise       ; rx1_freq[2]               ;
; 1249.576 ; 1249.958     ; 0.382          ; Low Pulse Width  ; spi_slave:spi_slave_rx_inst|done ; Rise       ; rx1_freq[3]               ;
; 1249.576 ; 1249.958     ; 0.382          ; Low Pulse Width  ; spi_slave:spi_slave_rx_inst|done ; Rise       ; rx1_freq[4]               ;
; 1249.576 ; 1249.958     ; 0.382          ; Low Pulse Width  ; spi_slave:spi_slave_rx_inst|done ; Rise       ; rx1_freq[5]               ;
; 1249.576 ; 1249.958     ; 0.382          ; Low Pulse Width  ; spi_slave:spi_slave_rx_inst|done ; Rise       ; rx1_freq[6]               ;
; 1249.576 ; 1249.958     ; 0.382          ; Low Pulse Width  ; spi_slave:spi_slave_rx_inst|done ; Rise       ; rx1_freq[7]               ;
; 1249.576 ; 1249.958     ; 0.382          ; Low Pulse Width  ; spi_slave:spi_slave_rx_inst|done ; Rise       ; rx1_freq[8]               ;
; 1249.576 ; 1249.958     ; 0.382          ; Low Pulse Width  ; spi_slave:spi_slave_rx_inst|done ; Rise       ; rx1_freq[9]               ;
; 1249.577 ; 1249.959     ; 0.382          ; Low Pulse Width  ; spi_slave:spi_slave_rx_inst|done ; Rise       ; rx1_freq[0]~_Duplicate_1  ;
; 1249.577 ; 1249.959     ; 0.382          ; Low Pulse Width  ; spi_slave:spi_slave_rx_inst|done ; Rise       ; rx1_freq[10]~_Duplicate_1 ;
; 1249.577 ; 1249.959     ; 0.382          ; Low Pulse Width  ; spi_slave:spi_slave_rx_inst|done ; Rise       ; rx1_freq[11]~_Duplicate_1 ;
; 1249.577 ; 1249.959     ; 0.382          ; Low Pulse Width  ; spi_slave:spi_slave_rx_inst|done ; Rise       ; rx1_freq[12]~_Duplicate_1 ;
; 1249.577 ; 1249.959     ; 0.382          ; Low Pulse Width  ; spi_slave:spi_slave_rx_inst|done ; Rise       ; rx1_freq[13]~_Duplicate_1 ;
; 1249.577 ; 1249.959     ; 0.382          ; Low Pulse Width  ; spi_slave:spi_slave_rx_inst|done ; Rise       ; rx1_freq[14]~_Duplicate_1 ;
; 1249.577 ; 1249.959     ; 0.382          ; Low Pulse Width  ; spi_slave:spi_slave_rx_inst|done ; Rise       ; rx1_freq[15]~_Duplicate_1 ;
; 1249.577 ; 1249.959     ; 0.382          ; Low Pulse Width  ; spi_slave:spi_slave_rx_inst|done ; Rise       ; rx1_freq[16]~_Duplicate_1 ;
; 1249.577 ; 1249.959     ; 0.382          ; Low Pulse Width  ; spi_slave:spi_slave_rx_inst|done ; Rise       ; rx1_freq[17]~_Duplicate_1 ;
; 1249.577 ; 1249.959     ; 0.382          ; Low Pulse Width  ; spi_slave:spi_slave_rx_inst|done ; Rise       ; rx1_freq[18]              ;
; 1249.577 ; 1249.959     ; 0.382          ; Low Pulse Width  ; spi_slave:spi_slave_rx_inst|done ; Rise       ; rx1_freq[19]              ;
; 1249.577 ; 1249.959     ; 0.382          ; Low Pulse Width  ; spi_slave:spi_slave_rx_inst|done ; Rise       ; rx1_freq[1]~_Duplicate_1  ;
; 1249.577 ; 1249.959     ; 0.382          ; Low Pulse Width  ; spi_slave:spi_slave_rx_inst|done ; Rise       ; rx1_freq[20]              ;
; 1249.577 ; 1249.959     ; 0.382          ; Low Pulse Width  ; spi_slave:spi_slave_rx_inst|done ; Rise       ; rx1_freq[21]              ;
; 1249.577 ; 1249.959     ; 0.382          ; Low Pulse Width  ; spi_slave:spi_slave_rx_inst|done ; Rise       ; rx1_freq[22]              ;
; 1249.577 ; 1249.959     ; 0.382          ; Low Pulse Width  ; spi_slave:spi_slave_rx_inst|done ; Rise       ; rx1_freq[23]              ;
; 1249.577 ; 1249.959     ; 0.382          ; Low Pulse Width  ; spi_slave:spi_slave_rx_inst|done ; Rise       ; rx1_freq[24]              ;
; 1249.577 ; 1249.959     ; 0.382          ; Low Pulse Width  ; spi_slave:spi_slave_rx_inst|done ; Rise       ; rx1_freq[25]              ;
; 1249.577 ; 1249.959     ; 0.382          ; Low Pulse Width  ; spi_slave:spi_slave_rx_inst|done ; Rise       ; rx1_freq[26]              ;
; 1249.577 ; 1249.959     ; 0.382          ; Low Pulse Width  ; spi_slave:spi_slave_rx_inst|done ; Rise       ; rx1_freq[27]              ;
; 1249.577 ; 1249.959     ; 0.382          ; Low Pulse Width  ; spi_slave:spi_slave_rx_inst|done ; Rise       ; rx1_freq[28]              ;
; 1249.577 ; 1249.959     ; 0.382          ; Low Pulse Width  ; spi_slave:spi_slave_rx_inst|done ; Rise       ; rx1_freq[29]              ;
; 1249.577 ; 1249.959     ; 0.382          ; Low Pulse Width  ; spi_slave:spi_slave_rx_inst|done ; Rise       ; rx1_freq[2]~_Duplicate_1  ;
; 1249.577 ; 1249.959     ; 0.382          ; Low Pulse Width  ; spi_slave:spi_slave_rx_inst|done ; Rise       ; rx1_freq[30]              ;
; 1249.577 ; 1249.959     ; 0.382          ; Low Pulse Width  ; spi_slave:spi_slave_rx_inst|done ; Rise       ; rx1_freq[31]              ;
; 1249.577 ; 1249.959     ; 0.382          ; Low Pulse Width  ; spi_slave:spi_slave_rx_inst|done ; Rise       ; rx1_freq[3]~_Duplicate_1  ;
; 1249.577 ; 1249.959     ; 0.382          ; Low Pulse Width  ; spi_slave:spi_slave_rx_inst|done ; Rise       ; rx1_freq[4]~_Duplicate_1  ;
; 1249.577 ; 1249.959     ; 0.382          ; Low Pulse Width  ; spi_slave:spi_slave_rx_inst|done ; Rise       ; rx1_freq[5]~_Duplicate_1  ;
; 1249.577 ; 1249.959     ; 0.382          ; Low Pulse Width  ; spi_slave:spi_slave_rx_inst|done ; Rise       ; rx1_freq[6]~_Duplicate_1  ;
; 1249.577 ; 1249.959     ; 0.382          ; Low Pulse Width  ; spi_slave:spi_slave_rx_inst|done ; Rise       ; rx1_freq[7]~_Duplicate_1  ;
; 1249.577 ; 1249.959     ; 0.382          ; Low Pulse Width  ; spi_slave:spi_slave_rx_inst|done ; Rise       ; rx1_freq[8]~_Duplicate_1  ;
; 1249.577 ; 1249.959     ; 0.382          ; Low Pulse Width  ; spi_slave:spi_slave_rx_inst|done ; Rise       ; rx1_freq[9]~_Duplicate_1  ;
; 1249.646 ; 1250.028     ; 0.382          ; High Pulse Width ; spi_slave:spi_slave_rx_inst|done ; Rise       ; rx1_freq[18]              ;
; 1249.646 ; 1250.028     ; 0.382          ; High Pulse Width ; spi_slave:spi_slave_rx_inst|done ; Rise       ; rx1_freq[19]              ;
; 1249.646 ; 1250.028     ; 0.382          ; High Pulse Width ; spi_slave:spi_slave_rx_inst|done ; Rise       ; rx1_freq[20]              ;
; 1249.646 ; 1250.028     ; 0.382          ; High Pulse Width ; spi_slave:spi_slave_rx_inst|done ; Rise       ; rx1_freq[21]              ;
; 1249.646 ; 1250.028     ; 0.382          ; High Pulse Width ; spi_slave:spi_slave_rx_inst|done ; Rise       ; rx1_freq[22]              ;
; 1249.646 ; 1250.028     ; 0.382          ; High Pulse Width ; spi_slave:spi_slave_rx_inst|done ; Rise       ; rx1_freq[23]              ;
; 1249.646 ; 1250.028     ; 0.382          ; High Pulse Width ; spi_slave:spi_slave_rx_inst|done ; Rise       ; rx1_freq[24]              ;
; 1249.646 ; 1250.028     ; 0.382          ; High Pulse Width ; spi_slave:spi_slave_rx_inst|done ; Rise       ; rx1_freq[25]              ;
; 1249.646 ; 1250.028     ; 0.382          ; High Pulse Width ; spi_slave:spi_slave_rx_inst|done ; Rise       ; rx1_freq[26]              ;
; 1249.646 ; 1250.028     ; 0.382          ; High Pulse Width ; spi_slave:spi_slave_rx_inst|done ; Rise       ; rx1_freq[27]              ;
; 1249.646 ; 1250.028     ; 0.382          ; High Pulse Width ; spi_slave:spi_slave_rx_inst|done ; Rise       ; rx1_freq[28]              ;
; 1249.646 ; 1250.028     ; 0.382          ; High Pulse Width ; spi_slave:spi_slave_rx_inst|done ; Rise       ; rx1_freq[29]              ;
; 1249.646 ; 1250.028     ; 0.382          ; High Pulse Width ; spi_slave:spi_slave_rx_inst|done ; Rise       ; rx1_freq[30]              ;
; 1249.646 ; 1250.028     ; 0.382          ; High Pulse Width ; spi_slave:spi_slave_rx_inst|done ; Rise       ; rx1_freq[31]              ;
; 1249.647 ; 1250.029     ; 0.382          ; High Pulse Width ; spi_slave:spi_slave_rx_inst|done ; Rise       ; rx1_freq[0]               ;
; 1249.647 ; 1250.029     ; 0.382          ; High Pulse Width ; spi_slave:spi_slave_rx_inst|done ; Rise       ; rx1_freq[0]~_Duplicate_1  ;
; 1249.647 ; 1250.029     ; 0.382          ; High Pulse Width ; spi_slave:spi_slave_rx_inst|done ; Rise       ; rx1_freq[10]              ;
; 1249.647 ; 1250.029     ; 0.382          ; High Pulse Width ; spi_slave:spi_slave_rx_inst|done ; Rise       ; rx1_freq[10]~_Duplicate_1 ;
; 1249.647 ; 1250.029     ; 0.382          ; High Pulse Width ; spi_slave:spi_slave_rx_inst|done ; Rise       ; rx1_freq[11]              ;
; 1249.647 ; 1250.029     ; 0.382          ; High Pulse Width ; spi_slave:spi_slave_rx_inst|done ; Rise       ; rx1_freq[11]~_Duplicate_1 ;
; 1249.647 ; 1250.029     ; 0.382          ; High Pulse Width ; spi_slave:spi_slave_rx_inst|done ; Rise       ; rx1_freq[12]              ;
; 1249.647 ; 1250.029     ; 0.382          ; High Pulse Width ; spi_slave:spi_slave_rx_inst|done ; Rise       ; rx1_freq[12]~_Duplicate_1 ;
; 1249.647 ; 1250.029     ; 0.382          ; High Pulse Width ; spi_slave:spi_slave_rx_inst|done ; Rise       ; rx1_freq[13]              ;
; 1249.647 ; 1250.029     ; 0.382          ; High Pulse Width ; spi_slave:spi_slave_rx_inst|done ; Rise       ; rx1_freq[13]~_Duplicate_1 ;
; 1249.647 ; 1250.029     ; 0.382          ; High Pulse Width ; spi_slave:spi_slave_rx_inst|done ; Rise       ; rx1_freq[14]              ;
; 1249.647 ; 1250.029     ; 0.382          ; High Pulse Width ; spi_slave:spi_slave_rx_inst|done ; Rise       ; rx1_freq[14]~_Duplicate_1 ;
; 1249.647 ; 1250.029     ; 0.382          ; High Pulse Width ; spi_slave:spi_slave_rx_inst|done ; Rise       ; rx1_freq[15]              ;
; 1249.647 ; 1250.029     ; 0.382          ; High Pulse Width ; spi_slave:spi_slave_rx_inst|done ; Rise       ; rx1_freq[15]~_Duplicate_1 ;
; 1249.647 ; 1250.029     ; 0.382          ; High Pulse Width ; spi_slave:spi_slave_rx_inst|done ; Rise       ; rx1_freq[16]              ;
; 1249.647 ; 1250.029     ; 0.382          ; High Pulse Width ; spi_slave:spi_slave_rx_inst|done ; Rise       ; rx1_freq[16]~_Duplicate_1 ;
; 1249.647 ; 1250.029     ; 0.382          ; High Pulse Width ; spi_slave:spi_slave_rx_inst|done ; Rise       ; rx1_freq[17]              ;
; 1249.647 ; 1250.029     ; 0.382          ; High Pulse Width ; spi_slave:spi_slave_rx_inst|done ; Rise       ; rx1_freq[17]~_Duplicate_1 ;
; 1249.647 ; 1250.029     ; 0.382          ; High Pulse Width ; spi_slave:spi_slave_rx_inst|done ; Rise       ; rx1_freq[1]               ;
; 1249.647 ; 1250.029     ; 0.382          ; High Pulse Width ; spi_slave:spi_slave_rx_inst|done ; Rise       ; rx1_freq[1]~_Duplicate_1  ;
; 1249.647 ; 1250.029     ; 0.382          ; High Pulse Width ; spi_slave:spi_slave_rx_inst|done ; Rise       ; rx1_freq[2]               ;
; 1249.647 ; 1250.029     ; 0.382          ; High Pulse Width ; spi_slave:spi_slave_rx_inst|done ; Rise       ; rx1_freq[2]~_Duplicate_1  ;
+----------+--------------+----------------+------------------+----------------------------------+------------+---------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Minimum Pulse Width: 'spi_ce0'                                                                                                                                                                 ;
+----------+--------------+----------------+-----------------+---------+------------+---------------------------------------------------------------------------------------------------------------------------------+
; Slack    ; Actual Width ; Required Width ; Type            ; Clock   ; Clock Edge ; Target                                                                                                                          ;
+----------+--------------+----------------+-----------------+---------+------------+---------------------------------------------------------------------------------------------------------------------------------+
; 1249.539 ; 1249.723     ; 0.184          ; Low Pulse Width ; spi_ce0 ; Fall       ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|a_graycounter_qjc:wrptr_g1p|counter4a6                    ;
; 1249.539 ; 1249.723     ; 0.184          ; Low Pulse Width ; spi_ce0 ; Fall       ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|delayed_wrptr_g[9]                                        ;
; 1249.594 ; 1249.778     ; 0.184          ; Low Pulse Width ; spi_ce0 ; Fall       ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|a_graycounter_qjc:wrptr_g1p|counter4a0                    ;
; 1249.594 ; 1249.778     ; 0.184          ; Low Pulse Width ; spi_ce0 ; Fall       ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|a_graycounter_qjc:wrptr_g1p|sub_parity6a[2]               ;
; 1249.594 ; 1249.778     ; 0.184          ; Low Pulse Width ; spi_ce0 ; Fall       ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|wrptr_g[0]                                                ;
; 1249.594 ; 1249.778     ; 0.184          ; Low Pulse Width ; spi_ce0 ; Fall       ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|wrptr_g[3]                                                ;
; 1249.594 ; 1249.778     ; 0.184          ; Low Pulse Width ; spi_ce0 ; Fall       ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|wrptr_g[4]                                                ;
; 1249.594 ; 1249.778     ; 0.184          ; Low Pulse Width ; spi_ce0 ; Fall       ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|wrptr_g[5]                                                ;
; 1249.594 ; 1249.778     ; 0.184          ; Low Pulse Width ; spi_ce0 ; Fall       ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|wrptr_g[7]                                                ;
; 1249.606 ; 1249.790     ; 0.184          ; Low Pulse Width ; spi_ce0 ; Fall       ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|a_graycounter_qjc:wrptr_g1p|counter4a11                   ;
; 1249.606 ; 1249.790     ; 0.184          ; Low Pulse Width ; spi_ce0 ; Fall       ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|delayed_wrptr_g[0]                                        ;
; 1249.606 ; 1249.790     ; 0.184          ; Low Pulse Width ; spi_ce0 ; Fall       ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|delayed_wrptr_g[2]                                        ;
; 1249.606 ; 1249.790     ; 0.184          ; Low Pulse Width ; spi_ce0 ; Fall       ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|delayed_wrptr_g[8]                                        ;
; 1249.617 ; 1249.801     ; 0.184          ; Low Pulse Width ; spi_ce0 ; Fall       ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|wrptr_g[11]                                               ;
; 1249.617 ; 1249.801     ; 0.184          ; Low Pulse Width ; spi_ce0 ; Fall       ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|wrptr_g[6]                                                ;
; 1249.617 ; 1249.801     ; 0.184          ; Low Pulse Width ; spi_ce0 ; Fall       ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|wrptr_g[8]                                                ;
; 1249.656 ; 1249.840     ; 0.184          ; Low Pulse Width ; spi_ce0 ; Fall       ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter1a0                    ;
; 1249.656 ; 1249.840     ; 0.184          ; Low Pulse Width ; spi_ce0 ; Fall       ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|parity2                       ;
; 1249.656 ; 1249.840     ; 0.184          ; Low Pulse Width ; spi_ce0 ; Fall       ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|rdptr_g[3]                                                ;
; 1249.656 ; 1249.840     ; 0.184          ; Low Pulse Width ; spi_ce0 ; Fall       ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|rdptr_g[4]                                                ;
; 1249.656 ; 1249.840     ; 0.184          ; Low Pulse Width ; spi_ce0 ; Fall       ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|rdptr_g[7]                                                ;
; 1249.656 ; 1249.840     ; 0.184          ; Low Pulse Width ; spi_ce0 ; Fall       ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|wrptr_g[9]                                                ;
; 1249.681 ; 1249.865     ; 0.184          ; Low Pulse Width ; spi_ce0 ; Fall       ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|sub_parity3a[0]               ;
; 1249.681 ; 1249.865     ; 0.184          ; Low Pulse Width ; spi_ce0 ; Fall       ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|rdptr_g[1]                                                ;
; 1249.683 ; 1249.867     ; 0.184          ; Low Pulse Width ; spi_ce0 ; Fall       ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|wrptr_g[10]                                               ;
; 1249.684 ; 1249.914     ; 0.230          ; Low Pulse Width ; spi_ce0 ; Fall       ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|altsyncram_3l31:fifo_ram|ram_block3a24~porta_datain_reg0  ;
; 1249.685 ; 1249.915     ; 0.230          ; Low Pulse Width ; spi_ce0 ; Fall       ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|altsyncram_3l31:fifo_ram|ram_block3a24~porta_address_reg0 ;
; 1249.685 ; 1249.915     ; 0.230          ; Low Pulse Width ; spi_ce0 ; Fall       ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|altsyncram_3l31:fifo_ram|ram_block3a24~porta_we_reg       ;
; 1249.685 ; 1249.869     ; 0.184          ; Low Pulse Width ; spi_ce0 ; Fall       ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|delayed_wrptr_g[10]                                       ;
; 1249.694 ; 1249.878     ; 0.184          ; Low Pulse Width ; spi_ce0 ; Fall       ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|delayed_wrptr_g[4]                                        ;
; 1249.694 ; 1249.878     ; 0.184          ; Low Pulse Width ; spi_ce0 ; Fall       ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|delayed_wrptr_g[6]                                        ;
; 1249.694 ; 1249.878     ; 0.184          ; Low Pulse Width ; spi_ce0 ; Fall       ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|delayed_wrptr_g[7]                                        ;
; 1249.695 ; 1249.879     ; 0.184          ; Low Pulse Width ; spi_ce0 ; Fall       ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter1a1                    ;
; 1249.695 ; 1249.879     ; 0.184          ; Low Pulse Width ; spi_ce0 ; Fall       ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|rdptr_g[0]                                                ;
; 1249.695 ; 1249.879     ; 0.184          ; Low Pulse Width ; spi_ce0 ; Fall       ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|a_graycounter_qjc:wrptr_g1p|counter4a1                    ;
; 1249.695 ; 1249.879     ; 0.184          ; Low Pulse Width ; spi_ce0 ; Fall       ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|a_graycounter_qjc:wrptr_g1p|counter4a2                    ;
; 1249.695 ; 1249.879     ; 0.184          ; Low Pulse Width ; spi_ce0 ; Fall       ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|a_graycounter_qjc:wrptr_g1p|counter4a4                    ;
; 1249.697 ; 1249.881     ; 0.184          ; Low Pulse Width ; spi_ce0 ; Fall       ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|a_graycounter_qjc:wrptr_g1p|parity5                       ;
; 1249.697 ; 1249.881     ; 0.184          ; Low Pulse Width ; spi_ce0 ; Fall       ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|a_graycounter_qjc:wrptr_g1p|sub_parity6a[0]               ;
; 1249.697 ; 1249.881     ; 0.184          ; Low Pulse Width ; spi_ce0 ; Fall       ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|a_graycounter_qjc:wrptr_g1p|sub_parity6a[1]               ;
; 1249.697 ; 1249.881     ; 0.184          ; Low Pulse Width ; spi_ce0 ; Fall       ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|wrptr_g[1]                                                ;
; 1249.697 ; 1249.881     ; 0.184          ; Low Pulse Width ; spi_ce0 ; Fall       ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|wrptr_g[2]                                                ;
; 1249.698 ; 1249.928     ; 0.230          ; Low Pulse Width ; spi_ce0 ; Fall       ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|altsyncram_3l31:fifo_ram|ram_block3a28~porta_datain_reg0  ;
; 1249.699 ; 1249.929     ; 0.230          ; Low Pulse Width ; spi_ce0 ; Fall       ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|altsyncram_3l31:fifo_ram|ram_block3a28~porta_address_reg0 ;
; 1249.699 ; 1249.929     ; 0.230          ; Low Pulse Width ; spi_ce0 ; Fall       ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|altsyncram_3l31:fifo_ram|ram_block3a28~porta_we_reg       ;
; 1249.703 ; 1249.887     ; 0.184          ; Low Pulse Width ; spi_ce0 ; Fall       ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|a_graycounter_qjc:wrptr_g1p|counter4a10                   ;
; 1249.703 ; 1249.887     ; 0.184          ; Low Pulse Width ; spi_ce0 ; Fall       ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|delayed_wrptr_g[11]                                       ;
; 1249.703 ; 1249.887     ; 0.184          ; Low Pulse Width ; spi_ce0 ; Fall       ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|delayed_wrptr_g[5]                                        ;
; 1249.704 ; 1249.934     ; 0.230          ; Low Pulse Width ; spi_ce0 ; Fall       ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|altsyncram_3l31:fifo_ram|ram_block3a4~porta_datain_reg0   ;
; 1249.705 ; 1249.935     ; 0.230          ; Low Pulse Width ; spi_ce0 ; Fall       ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|altsyncram_3l31:fifo_ram|ram_block3a4~porta_address_reg0  ;
; 1249.705 ; 1249.935     ; 0.230          ; Low Pulse Width ; spi_ce0 ; Fall       ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|altsyncram_3l31:fifo_ram|ram_block3a4~porta_we_reg        ;
; 1249.713 ; 1249.897     ; 0.184          ; Low Pulse Width ; spi_ce0 ; Fall       ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter1a9                    ;
; 1249.713 ; 1249.897     ; 0.184          ; Low Pulse Width ; spi_ce0 ; Fall       ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|a_graycounter_qjc:wrptr_g1p|counter4a3                    ;
; 1249.713 ; 1249.897     ; 0.184          ; Low Pulse Width ; spi_ce0 ; Fall       ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|a_graycounter_qjc:wrptr_g1p|counter4a5                    ;
; 1249.713 ; 1249.897     ; 0.184          ; Low Pulse Width ; spi_ce0 ; Fall       ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|a_graycounter_qjc:wrptr_g1p|counter4a7                    ;
; 1249.713 ; 1249.897     ; 0.184          ; Low Pulse Width ; spi_ce0 ; Fall       ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|a_graycounter_qjc:wrptr_g1p|counter4a8                    ;
; 1249.714 ; 1249.944     ; 0.230          ; Low Pulse Width ; spi_ce0 ; Fall       ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|altsyncram_3l31:fifo_ram|ram_block3a16~porta_datain_reg0  ;
; 1249.715 ; 1249.945     ; 0.230          ; Low Pulse Width ; spi_ce0 ; Fall       ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|altsyncram_3l31:fifo_ram|ram_block3a16~porta_address_reg0 ;
; 1249.715 ; 1249.945     ; 0.230          ; Low Pulse Width ; spi_ce0 ; Fall       ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|altsyncram_3l31:fifo_ram|ram_block3a16~porta_we_reg       ;
; 1249.723 ; 1249.907     ; 0.184          ; Low Pulse Width ; spi_ce0 ; Fall       ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|sub_parity3a[1]               ;
; 1249.723 ; 1249.907     ; 0.184          ; Low Pulse Width ; spi_ce0 ; Fall       ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|sub_parity3a[2]               ;
; 1249.723 ; 1249.907     ; 0.184          ; Low Pulse Width ; spi_ce0 ; Fall       ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|rdptr_g[2]                                                ;
; 1249.723 ; 1249.907     ; 0.184          ; Low Pulse Width ; spi_ce0 ; Fall       ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|rdptr_g[5]                                                ;
; 1249.723 ; 1249.907     ; 0.184          ; Low Pulse Width ; spi_ce0 ; Fall       ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|rdptr_g[6]                                                ;
; 1249.723 ; 1249.907     ; 0.184          ; Low Pulse Width ; spi_ce0 ; Fall       ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|rdptr_g[8]                                                ;
; 1249.723 ; 1249.907     ; 0.184          ; Low Pulse Width ; spi_ce0 ; Fall       ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|rdptr_g[9]                                                ;
; 1249.724 ; 1249.954     ; 0.230          ; Low Pulse Width ; spi_ce0 ; Fall       ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|altsyncram_3l31:fifo_ram|ram_block3a8~porta_datain_reg0   ;
; 1249.725 ; 1249.955     ; 0.230          ; Low Pulse Width ; spi_ce0 ; Fall       ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|altsyncram_3l31:fifo_ram|ram_block3a8~porta_address_reg0  ;
; 1249.725 ; 1249.955     ; 0.230          ; Low Pulse Width ; spi_ce0 ; Fall       ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|altsyncram_3l31:fifo_ram|ram_block3a8~porta_we_reg        ;
; 1249.728 ; 1249.958     ; 0.230          ; Low Pulse Width ; spi_ce0 ; Fall       ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|altsyncram_3l31:fifo_ram|ram_block3a0~porta_datain_reg0   ;
; 1249.729 ; 1249.913     ; 0.184          ; Low Pulse Width ; spi_ce0 ; Fall       ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter1a3                    ;
; 1249.729 ; 1249.913     ; 0.184          ; Low Pulse Width ; spi_ce0 ; Fall       ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter1a4                    ;
; 1249.729 ; 1249.913     ; 0.184          ; Low Pulse Width ; spi_ce0 ; Fall       ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter1a5                    ;
; 1249.729 ; 1249.913     ; 0.184          ; Low Pulse Width ; spi_ce0 ; Fall       ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter1a6                    ;
; 1249.729 ; 1249.913     ; 0.184          ; Low Pulse Width ; spi_ce0 ; Fall       ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter1a7                    ;
; 1249.729 ; 1249.913     ; 0.184          ; Low Pulse Width ; spi_ce0 ; Fall       ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter1a8                    ;
; 1249.729 ; 1249.913     ; 0.184          ; Low Pulse Width ; spi_ce0 ; Fall       ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|a_graycounter_qjc:wrptr_g1p|counter4a9                    ;
; 1249.729 ; 1249.959     ; 0.230          ; Low Pulse Width ; spi_ce0 ; Fall       ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|altsyncram_3l31:fifo_ram|ram_block3a0~porta_address_reg0  ;
; 1249.729 ; 1249.959     ; 0.230          ; Low Pulse Width ; spi_ce0 ; Fall       ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|altsyncram_3l31:fifo_ram|ram_block3a0~porta_we_reg        ;
; 1249.729 ; 1249.959     ; 0.230          ; Low Pulse Width ; spi_ce0 ; Fall       ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|altsyncram_3l31:fifo_ram|ram_block3a12~porta_datain_reg0  ;
; 1249.729 ; 1249.913     ; 0.184          ; Low Pulse Width ; spi_ce0 ; Fall       ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|delayed_wrptr_g[1]                                        ;
; 1249.730 ; 1249.960     ; 0.230          ; Low Pulse Width ; spi_ce0 ; Fall       ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|altsyncram_3l31:fifo_ram|ram_block3a12~porta_address_reg0 ;
; 1249.730 ; 1249.960     ; 0.230          ; Low Pulse Width ; spi_ce0 ; Fall       ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|altsyncram_3l31:fifo_ram|ram_block3a12~porta_we_reg       ;
; 1249.733 ; 1249.963     ; 0.230          ; Low Pulse Width ; spi_ce0 ; Fall       ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|altsyncram_3l31:fifo_ram|ram_block3a20~porta_address_reg0 ;
; 1249.733 ; 1249.963     ; 0.230          ; Low Pulse Width ; spi_ce0 ; Fall       ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|altsyncram_3l31:fifo_ram|ram_block3a20~porta_datain_reg0  ;
; 1249.733 ; 1249.963     ; 0.230          ; Low Pulse Width ; spi_ce0 ; Fall       ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|altsyncram_3l31:fifo_ram|ram_block3a20~porta_we_reg       ;
; 1249.737 ; 1249.967     ; 0.230          ; Low Pulse Width ; spi_ce0 ; Fall       ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|altsyncram_vi31:fifo_ram|q_b[0]                           ;
; 1249.737 ; 1249.967     ; 0.230          ; Low Pulse Width ; spi_ce0 ; Fall       ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|altsyncram_vi31:fifo_ram|q_b[10]                          ;
; 1249.737 ; 1249.967     ; 0.230          ; Low Pulse Width ; spi_ce0 ; Fall       ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|altsyncram_vi31:fifo_ram|q_b[11]                          ;
; 1249.737 ; 1249.967     ; 0.230          ; Low Pulse Width ; spi_ce0 ; Fall       ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|altsyncram_vi31:fifo_ram|q_b[1]                           ;
; 1249.737 ; 1249.967     ; 0.230          ; Low Pulse Width ; spi_ce0 ; Fall       ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|altsyncram_vi31:fifo_ram|q_b[2]                           ;
; 1249.737 ; 1249.967     ; 0.230          ; Low Pulse Width ; spi_ce0 ; Fall       ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|altsyncram_vi31:fifo_ram|q_b[3]                           ;
; 1249.737 ; 1249.967     ; 0.230          ; Low Pulse Width ; spi_ce0 ; Fall       ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|altsyncram_vi31:fifo_ram|q_b[4]                           ;
; 1249.737 ; 1249.967     ; 0.230          ; Low Pulse Width ; spi_ce0 ; Fall       ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|altsyncram_vi31:fifo_ram|q_b[5]                           ;
; 1249.737 ; 1249.967     ; 0.230          ; Low Pulse Width ; spi_ce0 ; Fall       ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|altsyncram_vi31:fifo_ram|q_b[6]                           ;
; 1249.737 ; 1249.967     ; 0.230          ; Low Pulse Width ; spi_ce0 ; Fall       ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|altsyncram_vi31:fifo_ram|q_b[7]                           ;
; 1249.737 ; 1249.967     ; 0.230          ; Low Pulse Width ; spi_ce0 ; Fall       ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|altsyncram_vi31:fifo_ram|q_b[8]                           ;
; 1249.737 ; 1249.967     ; 0.230          ; Low Pulse Width ; spi_ce0 ; Fall       ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|altsyncram_vi31:fifo_ram|q_b[9]                           ;
; 1249.739 ; 1249.969     ; 0.230          ; Low Pulse Width ; spi_ce0 ; Fall       ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|altsyncram_vi31:fifo_ram|ram_block7a0~portb_address_reg0  ;
; 1249.742 ; 1249.972     ; 0.230          ; Low Pulse Width ; spi_ce0 ; Fall       ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|altsyncram_vi31:fifo_ram|q_b[12]                          ;
+----------+--------------+----------------+-----------------+---------+------------+---------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Minimum Pulse Width: 'spi_slave:spi_slave_rx2_inst|done'                                                           ;
+----------+--------------+----------------+-----------------+-----------------------------------+------------+---------------------------+
; Slack    ; Actual Width ; Required Width ; Type            ; Clock                             ; Clock Edge ; Target                    ;
+----------+--------------+----------------+-----------------+-----------------------------------+------------+---------------------------+
; 1249.581 ; 1249.963     ; 0.382          ; Low Pulse Width ; spi_slave:spi_slave_rx2_inst|done ; Rise       ; rx2_freq[18]              ;
; 1249.581 ; 1249.963     ; 0.382          ; Low Pulse Width ; spi_slave:spi_slave_rx2_inst|done ; Rise       ; rx2_freq[19]              ;
; 1249.581 ; 1249.963     ; 0.382          ; Low Pulse Width ; spi_slave:spi_slave_rx2_inst|done ; Rise       ; rx2_freq[20]              ;
; 1249.581 ; 1249.963     ; 0.382          ; Low Pulse Width ; spi_slave:spi_slave_rx2_inst|done ; Rise       ; rx2_freq[21]              ;
; 1249.581 ; 1249.963     ; 0.382          ; Low Pulse Width ; spi_slave:spi_slave_rx2_inst|done ; Rise       ; rx2_freq[22]              ;
; 1249.581 ; 1249.963     ; 0.382          ; Low Pulse Width ; spi_slave:spi_slave_rx2_inst|done ; Rise       ; rx2_freq[23]              ;
; 1249.581 ; 1249.963     ; 0.382          ; Low Pulse Width ; spi_slave:spi_slave_rx2_inst|done ; Rise       ; rx2_freq[24]              ;
; 1249.581 ; 1249.963     ; 0.382          ; Low Pulse Width ; spi_slave:spi_slave_rx2_inst|done ; Rise       ; rx2_freq[25]              ;
; 1249.581 ; 1249.963     ; 0.382          ; Low Pulse Width ; spi_slave:spi_slave_rx2_inst|done ; Rise       ; rx2_freq[26]              ;
; 1249.581 ; 1249.963     ; 0.382          ; Low Pulse Width ; spi_slave:spi_slave_rx2_inst|done ; Rise       ; rx2_freq[27]              ;
; 1249.581 ; 1249.963     ; 0.382          ; Low Pulse Width ; spi_slave:spi_slave_rx2_inst|done ; Rise       ; rx2_freq[28]              ;
; 1249.581 ; 1249.963     ; 0.382          ; Low Pulse Width ; spi_slave:spi_slave_rx2_inst|done ; Rise       ; rx2_freq[29]              ;
; 1249.581 ; 1249.963     ; 0.382          ; Low Pulse Width ; spi_slave:spi_slave_rx2_inst|done ; Rise       ; rx2_freq[30]              ;
; 1249.581 ; 1249.963     ; 0.382          ; Low Pulse Width ; spi_slave:spi_slave_rx2_inst|done ; Rise       ; rx2_freq[31]              ;
; 1249.582 ; 1249.964     ; 0.382          ; Low Pulse Width ; spi_slave:spi_slave_rx2_inst|done ; Rise       ; rx2_freq[0]~_Duplicate_1  ;
; 1249.582 ; 1249.964     ; 0.382          ; Low Pulse Width ; spi_slave:spi_slave_rx2_inst|done ; Rise       ; rx2_freq[10]~_Duplicate_1 ;
; 1249.582 ; 1249.964     ; 0.382          ; Low Pulse Width ; spi_slave:spi_slave_rx2_inst|done ; Rise       ; rx2_freq[11]~_Duplicate_1 ;
; 1249.582 ; 1249.964     ; 0.382          ; Low Pulse Width ; spi_slave:spi_slave_rx2_inst|done ; Rise       ; rx2_freq[12]~_Duplicate_1 ;
; 1249.582 ; 1249.964     ; 0.382          ; Low Pulse Width ; spi_slave:spi_slave_rx2_inst|done ; Rise       ; rx2_freq[13]~_Duplicate_1 ;
; 1249.582 ; 1249.964     ; 0.382          ; Low Pulse Width ; spi_slave:spi_slave_rx2_inst|done ; Rise       ; rx2_freq[14]~_Duplicate_1 ;
; 1249.582 ; 1249.964     ; 0.382          ; Low Pulse Width ; spi_slave:spi_slave_rx2_inst|done ; Rise       ; rx2_freq[15]~_Duplicate_1 ;
; 1249.582 ; 1249.964     ; 0.382          ; Low Pulse Width ; spi_slave:spi_slave_rx2_inst|done ; Rise       ; rx2_freq[16]~_Duplicate_1 ;
; 1249.582 ; 1249.964     ; 0.382          ; Low Pulse Width ; spi_slave:spi_slave_rx2_inst|done ; Rise       ; rx2_freq[17]~_Duplicate_1 ;
; 1249.582 ; 1249.964     ; 0.382          ; Low Pulse Width ; spi_slave:spi_slave_rx2_inst|done ; Rise       ; rx2_freq[18]~_Duplicate_1 ;
; 1249.582 ; 1249.964     ; 0.382          ; Low Pulse Width ; spi_slave:spi_slave_rx2_inst|done ; Rise       ; rx2_freq[19]~_Duplicate_1 ;
; 1249.582 ; 1249.964     ; 0.382          ; Low Pulse Width ; spi_slave:spi_slave_rx2_inst|done ; Rise       ; rx2_freq[1]~_Duplicate_1  ;
; 1249.582 ; 1249.964     ; 0.382          ; Low Pulse Width ; spi_slave:spi_slave_rx2_inst|done ; Rise       ; rx2_freq[20]~_Duplicate_1 ;
; 1249.582 ; 1249.964     ; 0.382          ; Low Pulse Width ; spi_slave:spi_slave_rx2_inst|done ; Rise       ; rx2_freq[21]~_Duplicate_1 ;
; 1249.582 ; 1249.964     ; 0.382          ; Low Pulse Width ; spi_slave:spi_slave_rx2_inst|done ; Rise       ; rx2_freq[22]~_Duplicate_1 ;
; 1249.582 ; 1249.964     ; 0.382          ; Low Pulse Width ; spi_slave:spi_slave_rx2_inst|done ; Rise       ; rx2_freq[23]~_Duplicate_1 ;
; 1249.582 ; 1249.964     ; 0.382          ; Low Pulse Width ; spi_slave:spi_slave_rx2_inst|done ; Rise       ; rx2_freq[24]~_Duplicate_1 ;
; 1249.582 ; 1249.964     ; 0.382          ; Low Pulse Width ; spi_slave:spi_slave_rx2_inst|done ; Rise       ; rx2_freq[25]~_Duplicate_1 ;
; 1249.582 ; 1249.964     ; 0.382          ; Low Pulse Width ; spi_slave:spi_slave_rx2_inst|done ; Rise       ; rx2_freq[26]~_Duplicate_1 ;
; 1249.582 ; 1249.964     ; 0.382          ; Low Pulse Width ; spi_slave:spi_slave_rx2_inst|done ; Rise       ; rx2_freq[27]~_Duplicate_1 ;
; 1249.582 ; 1249.964     ; 0.382          ; Low Pulse Width ; spi_slave:spi_slave_rx2_inst|done ; Rise       ; rx2_freq[28]~_Duplicate_1 ;
; 1249.582 ; 1249.964     ; 0.382          ; Low Pulse Width ; spi_slave:spi_slave_rx2_inst|done ; Rise       ; rx2_freq[29]~_Duplicate_1 ;
; 1249.582 ; 1249.964     ; 0.382          ; Low Pulse Width ; spi_slave:spi_slave_rx2_inst|done ; Rise       ; rx2_freq[2]~_Duplicate_1  ;
; 1249.582 ; 1249.964     ; 0.382          ; Low Pulse Width ; spi_slave:spi_slave_rx2_inst|done ; Rise       ; rx2_freq[30]~_Duplicate_1 ;
; 1249.582 ; 1249.964     ; 0.382          ; Low Pulse Width ; spi_slave:spi_slave_rx2_inst|done ; Rise       ; rx2_freq[31]~_Duplicate_1 ;
; 1249.582 ; 1249.964     ; 0.382          ; Low Pulse Width ; spi_slave:spi_slave_rx2_inst|done ; Rise       ; rx2_freq[3]~_Duplicate_1  ;
; 1249.582 ; 1249.964     ; 0.382          ; Low Pulse Width ; spi_slave:spi_slave_rx2_inst|done ; Rise       ; rx2_freq[4]~_Duplicate_1  ;
; 1249.582 ; 1249.964     ; 0.382          ; Low Pulse Width ; spi_slave:spi_slave_rx2_inst|done ; Rise       ; rx2_freq[5]~_Duplicate_1  ;
; 1249.582 ; 1249.964     ; 0.382          ; Low Pulse Width ; spi_slave:spi_slave_rx2_inst|done ; Rise       ; rx2_freq[6]~_Duplicate_1  ;
; 1249.582 ; 1249.964     ; 0.382          ; Low Pulse Width ; spi_slave:spi_slave_rx2_inst|done ; Rise       ; rx2_freq[7]~_Duplicate_1  ;
; 1249.582 ; 1249.964     ; 0.382          ; Low Pulse Width ; spi_slave:spi_slave_rx2_inst|done ; Rise       ; rx2_freq[8]~_Duplicate_1  ;
; 1249.582 ; 1249.964     ; 0.382          ; Low Pulse Width ; spi_slave:spi_slave_rx2_inst|done ; Rise       ; rx2_freq[9]~_Duplicate_1  ;
; 1249.582 ; 1249.964     ; 0.382          ; Low Pulse Width ; spi_slave:spi_slave_rx2_inst|done ; Rise       ; tx_freq[0]                ;
; 1249.582 ; 1249.964     ; 0.382          ; Low Pulse Width ; spi_slave:spi_slave_rx2_inst|done ; Rise       ; tx_freq[0]~_Duplicate_1   ;
; 1249.582 ; 1249.964     ; 0.382          ; Low Pulse Width ; spi_slave:spi_slave_rx2_inst|done ; Rise       ; tx_freq[10]               ;
; 1249.582 ; 1249.964     ; 0.382          ; Low Pulse Width ; spi_slave:spi_slave_rx2_inst|done ; Rise       ; tx_freq[10]~_Duplicate_1  ;
; 1249.582 ; 1249.964     ; 0.382          ; Low Pulse Width ; spi_slave:spi_slave_rx2_inst|done ; Rise       ; tx_freq[11]               ;
; 1249.582 ; 1249.964     ; 0.382          ; Low Pulse Width ; spi_slave:spi_slave_rx2_inst|done ; Rise       ; tx_freq[11]~_Duplicate_1  ;
; 1249.582 ; 1249.964     ; 0.382          ; Low Pulse Width ; spi_slave:spi_slave_rx2_inst|done ; Rise       ; tx_freq[12]               ;
; 1249.582 ; 1249.964     ; 0.382          ; Low Pulse Width ; spi_slave:spi_slave_rx2_inst|done ; Rise       ; tx_freq[12]~_Duplicate_1  ;
; 1249.582 ; 1249.964     ; 0.382          ; Low Pulse Width ; spi_slave:spi_slave_rx2_inst|done ; Rise       ; tx_freq[13]               ;
; 1249.582 ; 1249.964     ; 0.382          ; Low Pulse Width ; spi_slave:spi_slave_rx2_inst|done ; Rise       ; tx_freq[13]~_Duplicate_1  ;
; 1249.582 ; 1249.964     ; 0.382          ; Low Pulse Width ; spi_slave:spi_slave_rx2_inst|done ; Rise       ; tx_freq[14]               ;
; 1249.582 ; 1249.964     ; 0.382          ; Low Pulse Width ; spi_slave:spi_slave_rx2_inst|done ; Rise       ; tx_freq[14]~_Duplicate_1  ;
; 1249.582 ; 1249.964     ; 0.382          ; Low Pulse Width ; spi_slave:spi_slave_rx2_inst|done ; Rise       ; tx_freq[15]               ;
; 1249.582 ; 1249.964     ; 0.382          ; Low Pulse Width ; spi_slave:spi_slave_rx2_inst|done ; Rise       ; tx_freq[15]~_Duplicate_1  ;
; 1249.582 ; 1249.964     ; 0.382          ; Low Pulse Width ; spi_slave:spi_slave_rx2_inst|done ; Rise       ; tx_freq[16]               ;
; 1249.582 ; 1249.964     ; 0.382          ; Low Pulse Width ; spi_slave:spi_slave_rx2_inst|done ; Rise       ; tx_freq[16]~_Duplicate_1  ;
; 1249.582 ; 1249.964     ; 0.382          ; Low Pulse Width ; spi_slave:spi_slave_rx2_inst|done ; Rise       ; tx_freq[17]               ;
; 1249.582 ; 1249.964     ; 0.382          ; Low Pulse Width ; spi_slave:spi_slave_rx2_inst|done ; Rise       ; tx_freq[17]~_Duplicate_1  ;
; 1249.582 ; 1249.964     ; 0.382          ; Low Pulse Width ; spi_slave:spi_slave_rx2_inst|done ; Rise       ; tx_freq[18]~_Duplicate_1  ;
; 1249.582 ; 1249.964     ; 0.382          ; Low Pulse Width ; spi_slave:spi_slave_rx2_inst|done ; Rise       ; tx_freq[19]~_Duplicate_1  ;
; 1249.582 ; 1249.964     ; 0.382          ; Low Pulse Width ; spi_slave:spi_slave_rx2_inst|done ; Rise       ; tx_freq[1]                ;
; 1249.582 ; 1249.964     ; 0.382          ; Low Pulse Width ; spi_slave:spi_slave_rx2_inst|done ; Rise       ; tx_freq[1]~_Duplicate_1   ;
; 1249.582 ; 1249.964     ; 0.382          ; Low Pulse Width ; spi_slave:spi_slave_rx2_inst|done ; Rise       ; tx_freq[20]~_Duplicate_1  ;
; 1249.582 ; 1249.964     ; 0.382          ; Low Pulse Width ; spi_slave:spi_slave_rx2_inst|done ; Rise       ; tx_freq[21]~_Duplicate_1  ;
; 1249.582 ; 1249.964     ; 0.382          ; Low Pulse Width ; spi_slave:spi_slave_rx2_inst|done ; Rise       ; tx_freq[22]~_Duplicate_1  ;
; 1249.582 ; 1249.964     ; 0.382          ; Low Pulse Width ; spi_slave:spi_slave_rx2_inst|done ; Rise       ; tx_freq[23]~_Duplicate_1  ;
; 1249.582 ; 1249.964     ; 0.382          ; Low Pulse Width ; spi_slave:spi_slave_rx2_inst|done ; Rise       ; tx_freq[24]~_Duplicate_1  ;
; 1249.582 ; 1249.964     ; 0.382          ; Low Pulse Width ; spi_slave:spi_slave_rx2_inst|done ; Rise       ; tx_freq[25]~_Duplicate_1  ;
; 1249.582 ; 1249.964     ; 0.382          ; Low Pulse Width ; spi_slave:spi_slave_rx2_inst|done ; Rise       ; tx_freq[26]~_Duplicate_1  ;
; 1249.582 ; 1249.964     ; 0.382          ; Low Pulse Width ; spi_slave:spi_slave_rx2_inst|done ; Rise       ; tx_freq[27]~_Duplicate_1  ;
; 1249.582 ; 1249.964     ; 0.382          ; Low Pulse Width ; spi_slave:spi_slave_rx2_inst|done ; Rise       ; tx_freq[28]~_Duplicate_1  ;
; 1249.582 ; 1249.964     ; 0.382          ; Low Pulse Width ; spi_slave:spi_slave_rx2_inst|done ; Rise       ; tx_freq[29]~_Duplicate_1  ;
; 1249.582 ; 1249.964     ; 0.382          ; Low Pulse Width ; spi_slave:spi_slave_rx2_inst|done ; Rise       ; tx_freq[2]                ;
; 1249.582 ; 1249.964     ; 0.382          ; Low Pulse Width ; spi_slave:spi_slave_rx2_inst|done ; Rise       ; tx_freq[2]~_Duplicate_1   ;
; 1249.582 ; 1249.964     ; 0.382          ; Low Pulse Width ; spi_slave:spi_slave_rx2_inst|done ; Rise       ; tx_freq[30]~_Duplicate_1  ;
; 1249.582 ; 1249.964     ; 0.382          ; Low Pulse Width ; spi_slave:spi_slave_rx2_inst|done ; Rise       ; tx_freq[31]~_Duplicate_1  ;
; 1249.582 ; 1249.964     ; 0.382          ; Low Pulse Width ; spi_slave:spi_slave_rx2_inst|done ; Rise       ; tx_freq[3]                ;
; 1249.582 ; 1249.964     ; 0.382          ; Low Pulse Width ; spi_slave:spi_slave_rx2_inst|done ; Rise       ; tx_freq[3]~_Duplicate_1   ;
; 1249.582 ; 1249.964     ; 0.382          ; Low Pulse Width ; spi_slave:spi_slave_rx2_inst|done ; Rise       ; tx_freq[4]                ;
; 1249.582 ; 1249.964     ; 0.382          ; Low Pulse Width ; spi_slave:spi_slave_rx2_inst|done ; Rise       ; tx_freq[4]~_Duplicate_1   ;
; 1249.582 ; 1249.964     ; 0.382          ; Low Pulse Width ; spi_slave:spi_slave_rx2_inst|done ; Rise       ; tx_freq[5]                ;
; 1249.582 ; 1249.964     ; 0.382          ; Low Pulse Width ; spi_slave:spi_slave_rx2_inst|done ; Rise       ; tx_freq[5]~_Duplicate_1   ;
; 1249.582 ; 1249.964     ; 0.382          ; Low Pulse Width ; spi_slave:spi_slave_rx2_inst|done ; Rise       ; tx_freq[6]                ;
; 1249.582 ; 1249.964     ; 0.382          ; Low Pulse Width ; spi_slave:spi_slave_rx2_inst|done ; Rise       ; tx_freq[6]~_Duplicate_1   ;
; 1249.582 ; 1249.964     ; 0.382          ; Low Pulse Width ; spi_slave:spi_slave_rx2_inst|done ; Rise       ; tx_freq[7]                ;
; 1249.582 ; 1249.964     ; 0.382          ; Low Pulse Width ; spi_slave:spi_slave_rx2_inst|done ; Rise       ; tx_freq[7]~_Duplicate_1   ;
; 1249.582 ; 1249.964     ; 0.382          ; Low Pulse Width ; spi_slave:spi_slave_rx2_inst|done ; Rise       ; tx_freq[8]                ;
; 1249.582 ; 1249.964     ; 0.382          ; Low Pulse Width ; spi_slave:spi_slave_rx2_inst|done ; Rise       ; tx_freq[8]~_Duplicate_1   ;
; 1249.582 ; 1249.964     ; 0.382          ; Low Pulse Width ; spi_slave:spi_slave_rx2_inst|done ; Rise       ; tx_freq[9]                ;
; 1249.582 ; 1249.964     ; 0.382          ; Low Pulse Width ; spi_slave:spi_slave_rx2_inst|done ; Rise       ; tx_freq[9]~_Duplicate_1   ;
; 1249.583 ; 1249.965     ; 0.382          ; Low Pulse Width ; spi_slave:spi_slave_rx2_inst|done ; Rise       ; rx2_freq[0]               ;
; 1249.583 ; 1249.965     ; 0.382          ; Low Pulse Width ; spi_slave:spi_slave_rx2_inst|done ; Rise       ; rx2_freq[10]              ;
; 1249.583 ; 1249.965     ; 0.382          ; Low Pulse Width ; spi_slave:spi_slave_rx2_inst|done ; Rise       ; rx2_freq[11]              ;
; 1249.583 ; 1249.965     ; 0.382          ; Low Pulse Width ; spi_slave:spi_slave_rx2_inst|done ; Rise       ; rx2_freq[12]              ;
+----------+--------------+----------------+-----------------+-----------------------------------+------------+---------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Minimum Pulse Width: 'spi_ce1'                                                                                                                                                                    ;
+----------+--------------+----------------+------------------+---------+------------+-----------------------------------------------------------------------------------------------------------------------------------+
; Slack    ; Actual Width ; Required Width ; Type             ; Clock   ; Clock Edge ; Target                                                                                                                            ;
+----------+--------------+----------------+------------------+---------+------------+-----------------------------------------------------------------------------------------------------------------------------------+
; 1249.625 ; 1249.855     ; 0.230          ; High Pulse Width ; spi_ce1 ; Fall       ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|altsyncram_vi31:fifo_ram|ram_block7a0~portb_address_reg0  ;
; 1249.627 ; 1249.857     ; 0.230          ; High Pulse Width ; spi_ce1 ; Fall       ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|altsyncram_vi31:fifo_ram|q_b[0]                           ;
; 1249.627 ; 1249.857     ; 0.230          ; High Pulse Width ; spi_ce1 ; Fall       ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|altsyncram_vi31:fifo_ram|q_b[10]                          ;
; 1249.627 ; 1249.857     ; 0.230          ; High Pulse Width ; spi_ce1 ; Fall       ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|altsyncram_vi31:fifo_ram|q_b[11]                          ;
; 1249.627 ; 1249.857     ; 0.230          ; High Pulse Width ; spi_ce1 ; Fall       ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|altsyncram_vi31:fifo_ram|q_b[1]                           ;
; 1249.627 ; 1249.857     ; 0.230          ; High Pulse Width ; spi_ce1 ; Fall       ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|altsyncram_vi31:fifo_ram|q_b[2]                           ;
; 1249.627 ; 1249.857     ; 0.230          ; High Pulse Width ; spi_ce1 ; Fall       ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|altsyncram_vi31:fifo_ram|q_b[3]                           ;
; 1249.627 ; 1249.857     ; 0.230          ; High Pulse Width ; spi_ce1 ; Fall       ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|altsyncram_vi31:fifo_ram|q_b[4]                           ;
; 1249.627 ; 1249.857     ; 0.230          ; High Pulse Width ; spi_ce1 ; Fall       ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|altsyncram_vi31:fifo_ram|q_b[5]                           ;
; 1249.627 ; 1249.857     ; 0.230          ; High Pulse Width ; spi_ce1 ; Fall       ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|altsyncram_vi31:fifo_ram|q_b[6]                           ;
; 1249.627 ; 1249.857     ; 0.230          ; High Pulse Width ; spi_ce1 ; Fall       ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|altsyncram_vi31:fifo_ram|q_b[7]                           ;
; 1249.627 ; 1249.857     ; 0.230          ; High Pulse Width ; spi_ce1 ; Fall       ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|altsyncram_vi31:fifo_ram|q_b[8]                           ;
; 1249.627 ; 1249.857     ; 0.230          ; High Pulse Width ; spi_ce1 ; Fall       ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|altsyncram_vi31:fifo_ram|q_b[9]                           ;
; 1249.629 ; 1249.859     ; 0.230          ; High Pulse Width ; spi_ce1 ; Fall       ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|altsyncram_vi31:fifo_ram|ram_block7a12~portb_address_reg0 ;
; 1249.629 ; 1249.859     ; 0.230          ; High Pulse Width ; spi_ce1 ; Fall       ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|altsyncram_vi31:fifo_ram|ram_block7a30~portb_address_reg0 ;
; 1249.631 ; 1249.861     ; 0.230          ; High Pulse Width ; spi_ce1 ; Fall       ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|altsyncram_vi31:fifo_ram|q_b[12]                          ;
; 1249.631 ; 1249.861     ; 0.230          ; High Pulse Width ; spi_ce1 ; Fall       ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|altsyncram_vi31:fifo_ram|q_b[13]                          ;
; 1249.631 ; 1249.861     ; 0.230          ; High Pulse Width ; spi_ce1 ; Fall       ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|altsyncram_vi31:fifo_ram|q_b[14]                          ;
; 1249.631 ; 1249.861     ; 0.230          ; High Pulse Width ; spi_ce1 ; Fall       ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|altsyncram_vi31:fifo_ram|q_b[15]                          ;
; 1249.631 ; 1249.861     ; 0.230          ; High Pulse Width ; spi_ce1 ; Fall       ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|altsyncram_vi31:fifo_ram|q_b[16]                          ;
; 1249.631 ; 1249.861     ; 0.230          ; High Pulse Width ; spi_ce1 ; Fall       ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|altsyncram_vi31:fifo_ram|q_b[17]                          ;
; 1249.631 ; 1249.861     ; 0.230          ; High Pulse Width ; spi_ce1 ; Fall       ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|altsyncram_vi31:fifo_ram|q_b[18]                          ;
; 1249.631 ; 1249.861     ; 0.230          ; High Pulse Width ; spi_ce1 ; Fall       ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|altsyncram_vi31:fifo_ram|q_b[19]                          ;
; 1249.631 ; 1249.861     ; 0.230          ; High Pulse Width ; spi_ce1 ; Fall       ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|altsyncram_vi31:fifo_ram|q_b[20]                          ;
; 1249.631 ; 1249.861     ; 0.230          ; High Pulse Width ; spi_ce1 ; Fall       ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|altsyncram_vi31:fifo_ram|q_b[21]                          ;
; 1249.631 ; 1249.861     ; 0.230          ; High Pulse Width ; spi_ce1 ; Fall       ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|altsyncram_vi31:fifo_ram|q_b[22]                          ;
; 1249.631 ; 1249.861     ; 0.230          ; High Pulse Width ; spi_ce1 ; Fall       ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|altsyncram_vi31:fifo_ram|q_b[23]                          ;
; 1249.631 ; 1249.861     ; 0.230          ; High Pulse Width ; spi_ce1 ; Fall       ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|altsyncram_vi31:fifo_ram|q_b[24]                          ;
; 1249.631 ; 1249.861     ; 0.230          ; High Pulse Width ; spi_ce1 ; Fall       ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|altsyncram_vi31:fifo_ram|q_b[25]                          ;
; 1249.631 ; 1249.861     ; 0.230          ; High Pulse Width ; spi_ce1 ; Fall       ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|altsyncram_vi31:fifo_ram|q_b[26]                          ;
; 1249.631 ; 1249.861     ; 0.230          ; High Pulse Width ; spi_ce1 ; Fall       ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|altsyncram_vi31:fifo_ram|q_b[27]                          ;
; 1249.631 ; 1249.861     ; 0.230          ; High Pulse Width ; spi_ce1 ; Fall       ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|altsyncram_vi31:fifo_ram|q_b[28]                          ;
; 1249.631 ; 1249.861     ; 0.230          ; High Pulse Width ; spi_ce1 ; Fall       ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|altsyncram_vi31:fifo_ram|q_b[29]                          ;
; 1249.631 ; 1249.861     ; 0.230          ; High Pulse Width ; spi_ce1 ; Fall       ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|altsyncram_vi31:fifo_ram|q_b[30]                          ;
; 1249.631 ; 1249.861     ; 0.230          ; High Pulse Width ; spi_ce1 ; Fall       ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|altsyncram_vi31:fifo_ram|q_b[31]                          ;
; 1249.631 ; 1249.861     ; 0.230          ; High Pulse Width ; spi_ce1 ; Fall       ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|altsyncram_vi31:fifo_ram|q_b[32]                          ;
; 1249.631 ; 1249.861     ; 0.230          ; High Pulse Width ; spi_ce1 ; Fall       ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|altsyncram_vi31:fifo_ram|q_b[33]                          ;
; 1249.631 ; 1249.861     ; 0.230          ; High Pulse Width ; spi_ce1 ; Fall       ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|altsyncram_vi31:fifo_ram|q_b[34]                          ;
; 1249.631 ; 1249.861     ; 0.230          ; High Pulse Width ; spi_ce1 ; Fall       ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|altsyncram_vi31:fifo_ram|q_b[35]                          ;
; 1249.631 ; 1249.861     ; 0.230          ; High Pulse Width ; spi_ce1 ; Fall       ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|altsyncram_vi31:fifo_ram|q_b[36]                          ;
; 1249.631 ; 1249.861     ; 0.230          ; High Pulse Width ; spi_ce1 ; Fall       ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|altsyncram_vi31:fifo_ram|q_b[37]                          ;
; 1249.631 ; 1249.861     ; 0.230          ; High Pulse Width ; spi_ce1 ; Fall       ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|altsyncram_vi31:fifo_ram|q_b[38]                          ;
; 1249.631 ; 1249.861     ; 0.230          ; High Pulse Width ; spi_ce1 ; Fall       ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|altsyncram_vi31:fifo_ram|q_b[39]                          ;
; 1249.631 ; 1249.861     ; 0.230          ; High Pulse Width ; spi_ce1 ; Fall       ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|altsyncram_vi31:fifo_ram|q_b[40]                          ;
; 1249.631 ; 1249.861     ; 0.230          ; High Pulse Width ; spi_ce1 ; Fall       ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|altsyncram_vi31:fifo_ram|q_b[41]                          ;
; 1249.631 ; 1249.861     ; 0.230          ; High Pulse Width ; spi_ce1 ; Fall       ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|altsyncram_vi31:fifo_ram|q_b[42]                          ;
; 1249.631 ; 1249.861     ; 0.230          ; High Pulse Width ; spi_ce1 ; Fall       ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|altsyncram_vi31:fifo_ram|q_b[43]                          ;
; 1249.631 ; 1249.861     ; 0.230          ; High Pulse Width ; spi_ce1 ; Fall       ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|altsyncram_vi31:fifo_ram|q_b[44]                          ;
; 1249.631 ; 1249.861     ; 0.230          ; High Pulse Width ; spi_ce1 ; Fall       ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|altsyncram_vi31:fifo_ram|q_b[45]                          ;
; 1249.631 ; 1249.861     ; 0.230          ; High Pulse Width ; spi_ce1 ; Fall       ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|altsyncram_vi31:fifo_ram|q_b[46]                          ;
; 1249.631 ; 1249.861     ; 0.230          ; High Pulse Width ; spi_ce1 ; Fall       ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|altsyncram_vi31:fifo_ram|q_b[47]                          ;
; 1249.684 ; 1249.900     ; 0.216          ; High Pulse Width ; spi_ce1 ; Fall       ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter1a0                    ;
; 1249.684 ; 1249.900     ; 0.216          ; High Pulse Width ; spi_ce1 ; Fall       ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter1a1                    ;
; 1249.684 ; 1249.900     ; 0.216          ; High Pulse Width ; spi_ce1 ; Fall       ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter1a2                    ;
; 1249.684 ; 1249.900     ; 0.216          ; High Pulse Width ; spi_ce1 ; Fall       ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter1a3                    ;
; 1249.684 ; 1249.900     ; 0.216          ; High Pulse Width ; spi_ce1 ; Fall       ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter1a4                    ;
; 1249.684 ; 1249.900     ; 0.216          ; High Pulse Width ; spi_ce1 ; Fall       ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter1a5                    ;
; 1249.684 ; 1249.900     ; 0.216          ; High Pulse Width ; spi_ce1 ; Fall       ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|parity2                       ;
; 1249.684 ; 1249.900     ; 0.216          ; High Pulse Width ; spi_ce1 ; Fall       ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|sub_parity3a[0]               ;
; 1249.684 ; 1249.900     ; 0.216          ; High Pulse Width ; spi_ce1 ; Fall       ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|sub_parity3a[1]               ;
; 1249.684 ; 1249.900     ; 0.216          ; High Pulse Width ; spi_ce1 ; Fall       ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|sub_parity3a[2]               ;
; 1249.687 ; 1249.903     ; 0.216          ; High Pulse Width ; spi_ce1 ; Fall       ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter1a9                    ;
; 1249.687 ; 1249.903     ; 0.216          ; High Pulse Width ; spi_ce1 ; Fall       ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|rdptr_g[5]                                                ;
; 1249.687 ; 1249.903     ; 0.216          ; High Pulse Width ; spi_ce1 ; Fall       ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|rdptr_g[6]                                                ;
; 1249.688 ; 1249.904     ; 0.216          ; High Pulse Width ; spi_ce1 ; Fall       ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter1a6                    ;
; 1249.688 ; 1249.904     ; 0.216          ; High Pulse Width ; spi_ce1 ; Fall       ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter1a7                    ;
; 1249.688 ; 1249.904     ; 0.216          ; High Pulse Width ; spi_ce1 ; Fall       ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter1a8                    ;
; 1249.688 ; 1249.904     ; 0.216          ; High Pulse Width ; spi_ce1 ; Fall       ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|rdptr_g[0]                                                ;
; 1249.688 ; 1249.904     ; 0.216          ; High Pulse Width ; spi_ce1 ; Fall       ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|rdptr_g[1]                                                ;
; 1249.688 ; 1249.904     ; 0.216          ; High Pulse Width ; spi_ce1 ; Fall       ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|rdptr_g[2]                                                ;
; 1249.688 ; 1249.904     ; 0.216          ; High Pulse Width ; spi_ce1 ; Fall       ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|rdptr_g[3]                                                ;
; 1249.688 ; 1249.904     ; 0.216          ; High Pulse Width ; spi_ce1 ; Fall       ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|rdptr_g[4]                                                ;
; 1249.688 ; 1249.904     ; 0.216          ; High Pulse Width ; spi_ce1 ; Fall       ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|rdptr_g[7]                                                ;
; 1249.688 ; 1249.904     ; 0.216          ; High Pulse Width ; spi_ce1 ; Fall       ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|rdptr_g[8]                                                ;
; 1249.688 ; 1249.904     ; 0.216          ; High Pulse Width ; spi_ce1 ; Fall       ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|rdptr_g[9]                                                ;
; 1249.860 ; 1249.860     ; 0.000          ; Low Pulse Width  ; spi_ce1 ; Rise       ; rx2_FIFO_inst|dcfifo_component|auto_generated|fifo_ram|ram_block7a0|clk1                                                          ;
; 1249.860 ; 1249.860     ; 0.000          ; Low Pulse Width  ; spi_ce1 ; Rise       ; rx2_FIFO_inst|dcfifo_component|auto_generated|rdptr_g1p|counter1a0|clk                                                            ;
; 1249.860 ; 1249.860     ; 0.000          ; Low Pulse Width  ; spi_ce1 ; Rise       ; rx2_FIFO_inst|dcfifo_component|auto_generated|rdptr_g1p|counter1a1|clk                                                            ;
; 1249.860 ; 1249.860     ; 0.000          ; Low Pulse Width  ; spi_ce1 ; Rise       ; rx2_FIFO_inst|dcfifo_component|auto_generated|rdptr_g1p|counter1a2|clk                                                            ;
; 1249.860 ; 1249.860     ; 0.000          ; Low Pulse Width  ; spi_ce1 ; Rise       ; rx2_FIFO_inst|dcfifo_component|auto_generated|rdptr_g1p|counter1a3|clk                                                            ;
; 1249.860 ; 1249.860     ; 0.000          ; Low Pulse Width  ; spi_ce1 ; Rise       ; rx2_FIFO_inst|dcfifo_component|auto_generated|rdptr_g1p|counter1a4|clk                                                            ;
; 1249.860 ; 1249.860     ; 0.000          ; Low Pulse Width  ; spi_ce1 ; Rise       ; rx2_FIFO_inst|dcfifo_component|auto_generated|rdptr_g1p|counter1a5|clk                                                            ;
; 1249.860 ; 1249.860     ; 0.000          ; Low Pulse Width  ; spi_ce1 ; Rise       ; rx2_FIFO_inst|dcfifo_component|auto_generated|rdptr_g1p|parity2|clk                                                               ;
; 1249.860 ; 1249.860     ; 0.000          ; Low Pulse Width  ; spi_ce1 ; Rise       ; rx2_FIFO_inst|dcfifo_component|auto_generated|rdptr_g1p|sub_parity3a[0]|clk                                                       ;
; 1249.860 ; 1249.860     ; 0.000          ; Low Pulse Width  ; spi_ce1 ; Rise       ; rx2_FIFO_inst|dcfifo_component|auto_generated|rdptr_g1p|sub_parity3a[1]|clk                                                       ;
; 1249.860 ; 1249.860     ; 0.000          ; Low Pulse Width  ; spi_ce1 ; Rise       ; rx2_FIFO_inst|dcfifo_component|auto_generated|rdptr_g1p|sub_parity3a[2]|clk                                                       ;
; 1249.864 ; 1249.864     ; 0.000          ; Low Pulse Width  ; spi_ce1 ; Rise       ; rx2_FIFO_inst|dcfifo_component|auto_generated|fifo_ram|ram_block7a12|clk1                                                         ;
; 1249.864 ; 1249.864     ; 0.000          ; Low Pulse Width  ; spi_ce1 ; Rise       ; rx2_FIFO_inst|dcfifo_component|auto_generated|fifo_ram|ram_block7a30|clk1                                                         ;
; 1249.864 ; 1249.864     ; 0.000          ; Low Pulse Width  ; spi_ce1 ; Rise       ; rx2_FIFO_inst|dcfifo_component|auto_generated|rdptr_g1p|counter1a6|clk                                                            ;
; 1249.864 ; 1249.864     ; 0.000          ; Low Pulse Width  ; spi_ce1 ; Rise       ; rx2_FIFO_inst|dcfifo_component|auto_generated|rdptr_g1p|counter1a7|clk                                                            ;
; 1249.864 ; 1249.864     ; 0.000          ; Low Pulse Width  ; spi_ce1 ; Rise       ; rx2_FIFO_inst|dcfifo_component|auto_generated|rdptr_g1p|counter1a8|clk                                                            ;
; 1249.864 ; 1249.864     ; 0.000          ; Low Pulse Width  ; spi_ce1 ; Rise       ; rx2_FIFO_inst|dcfifo_component|auto_generated|rdptr_g1p|counter1a9|clk                                                            ;
; 1249.864 ; 1249.864     ; 0.000          ; Low Pulse Width  ; spi_ce1 ; Rise       ; rx2_FIFO_inst|dcfifo_component|auto_generated|rdptr_g[0]|clk                                                                      ;
; 1249.864 ; 1249.864     ; 0.000          ; Low Pulse Width  ; spi_ce1 ; Rise       ; rx2_FIFO_inst|dcfifo_component|auto_generated|rdptr_g[1]|clk                                                                      ;
; 1249.864 ; 1249.864     ; 0.000          ; Low Pulse Width  ; spi_ce1 ; Rise       ; rx2_FIFO_inst|dcfifo_component|auto_generated|rdptr_g[2]|clk                                                                      ;
; 1249.864 ; 1249.864     ; 0.000          ; Low Pulse Width  ; spi_ce1 ; Rise       ; rx2_FIFO_inst|dcfifo_component|auto_generated|rdptr_g[3]|clk                                                                      ;
; 1249.864 ; 1249.864     ; 0.000          ; Low Pulse Width  ; spi_ce1 ; Rise       ; rx2_FIFO_inst|dcfifo_component|auto_generated|rdptr_g[4]|clk                                                                      ;
; 1249.864 ; 1249.864     ; 0.000          ; Low Pulse Width  ; spi_ce1 ; Rise       ; rx2_FIFO_inst|dcfifo_component|auto_generated|rdptr_g[5]|clk                                                                      ;
; 1249.864 ; 1249.864     ; 0.000          ; Low Pulse Width  ; spi_ce1 ; Rise       ; rx2_FIFO_inst|dcfifo_component|auto_generated|rdptr_g[7]|clk                                                                      ;
; 1249.864 ; 1249.864     ; 0.000          ; Low Pulse Width  ; spi_ce1 ; Rise       ; rx2_FIFO_inst|dcfifo_component|auto_generated|rdptr_g[8]|clk                                                                      ;
+----------+--------------+----------------+------------------+---------+------------+-----------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------+
; Setup Times                                                                  ;
+------------------+------------+-------+-------+------------+-----------------+
; Data Port        ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference ;
+------------------+------------+-------+-------+------------+-----------------+
; ad9866_adio[*]   ; ad9866_clk ; 2.081 ; 2.058 ; Rise       ; ad9866_clk      ;
;  ad9866_adio[0]  ; ad9866_clk ; 1.942 ; 1.982 ; Rise       ; ad9866_clk      ;
;  ad9866_adio[1]  ; ad9866_clk ; 1.175 ; 1.293 ; Rise       ; ad9866_clk      ;
;  ad9866_adio[2]  ; ad9866_clk ; 0.648 ; 0.876 ; Rise       ; ad9866_clk      ;
;  ad9866_adio[3]  ; ad9866_clk ; 1.120 ; 1.200 ; Rise       ; ad9866_clk      ;
;  ad9866_adio[4]  ; ad9866_clk ; 0.969 ; 1.129 ; Rise       ; ad9866_clk      ;
;  ad9866_adio[5]  ; ad9866_clk ; 1.860 ; 1.971 ; Rise       ; ad9866_clk      ;
;  ad9866_adio[6]  ; ad9866_clk ; 1.718 ; 1.741 ; Rise       ; ad9866_clk      ;
;  ad9866_adio[7]  ; ad9866_clk ; 1.677 ; 1.792 ; Rise       ; ad9866_clk      ;
;  ad9866_adio[8]  ; ad9866_clk ; 1.803 ; 2.058 ; Rise       ; ad9866_clk      ;
;  ad9866_adio[9]  ; ad9866_clk ; 1.987 ; 2.050 ; Rise       ; ad9866_clk      ;
;  ad9866_adio[10] ; ad9866_clk ; 2.081 ; 2.023 ; Rise       ; ad9866_clk      ;
;  ad9866_adio[11] ; ad9866_clk ; 2.018 ; 1.967 ; Rise       ; ad9866_clk      ;
; spi_ce[*]        ; spi_sck    ; 1.102 ; 1.333 ; Rise       ; spi_sck         ;
;  spi_ce[0]       ; spi_sck    ; 1.102 ; 1.222 ; Rise       ; spi_sck         ;
;  spi_ce[1]       ; spi_sck    ; 1.085 ; 1.333 ; Rise       ; spi_sck         ;
; spi_mosi         ; spi_sck    ; 3.708 ; 3.489 ; Rise       ; spi_sck         ;
; spi_ce[*]        ; spi_sck    ; 2.459 ; 2.258 ; Fall       ; spi_sck         ;
;  spi_ce[0]       ; spi_sck    ; 2.444 ; 2.258 ; Fall       ; spi_sck         ;
;  spi_ce[1]       ; spi_sck    ; 2.459 ; 2.258 ; Fall       ; spi_sck         ;
+------------------+------------+-------+-------+------------+-----------------+


+--------------------------------------------------------------------------------+
; Hold Times                                                                     ;
+------------------+------------+--------+--------+------------+-----------------+
; Data Port        ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference ;
+------------------+------------+--------+--------+------------+-----------------+
; ad9866_adio[*]   ; ad9866_clk ; -0.201 ; -0.312 ; Rise       ; ad9866_clk      ;
;  ad9866_adio[0]  ; ad9866_clk ; -1.205 ; -1.358 ; Rise       ; ad9866_clk      ;
;  ad9866_adio[1]  ; ad9866_clk ; -0.655 ; -0.760 ; Rise       ; ad9866_clk      ;
;  ad9866_adio[2]  ; ad9866_clk ; -0.218 ; -0.431 ; Rise       ; ad9866_clk      ;
;  ad9866_adio[3]  ; ad9866_clk ; -0.658 ; -0.722 ; Rise       ; ad9866_clk      ;
;  ad9866_adio[4]  ; ad9866_clk ; -0.201 ; -0.312 ; Rise       ; ad9866_clk      ;
;  ad9866_adio[5]  ; ad9866_clk ; -1.208 ; -1.282 ; Rise       ; ad9866_clk      ;
;  ad9866_adio[6]  ; ad9866_clk ; -0.419 ; -0.550 ; Rise       ; ad9866_clk      ;
;  ad9866_adio[7]  ; ad9866_clk ; -0.779 ; -0.840 ; Rise       ; ad9866_clk      ;
;  ad9866_adio[8]  ; ad9866_clk ; -0.909 ; -1.012 ; Rise       ; ad9866_clk      ;
;  ad9866_adio[9]  ; ad9866_clk ; -0.510 ; -0.724 ; Rise       ; ad9866_clk      ;
;  ad9866_adio[10] ; ad9866_clk ; -0.628 ; -0.635 ; Rise       ; ad9866_clk      ;
;  ad9866_adio[11] ; ad9866_clk ; -1.075 ; -1.130 ; Rise       ; ad9866_clk      ;
; spi_ce[*]        ; spi_sck    ; -0.204 ; -0.442 ; Rise       ; spi_sck         ;
;  spi_ce[0]       ; spi_sck    ; -0.204 ; -0.442 ; Rise       ; spi_sck         ;
;  spi_ce[1]       ; spi_sck    ; -0.439 ; -0.442 ; Rise       ; spi_sck         ;
; spi_mosi         ; spi_sck    ; -2.696 ; -2.758 ; Rise       ; spi_sck         ;
; spi_ce[*]        ; spi_sck    ; -1.901 ; -1.725 ; Fall       ; spi_sck         ;
;  spi_ce[0]       ; spi_sck    ; -2.012 ; -1.725 ; Fall       ; spi_sck         ;
;  spi_ce[1]       ; spi_sck    ; -1.901 ; -1.778 ; Fall       ; spi_sck         ;
+------------------+------------+--------+--------+------------+-----------------+


+--------------------------------------------------------------------------------+
; Clock to Output Times                                                          ;
+------------------+------------+--------+--------+------------+-----------------+
; Data Port        ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference ;
+------------------+------------+--------+--------+------------+-----------------+
; ad9866_rxclk     ; ad9866_clk ; 4.488  ; 4.426  ; Rise       ; ad9866_clk      ;
; ad9866_txclk     ; ad9866_clk ; 4.488  ; 4.426  ; Rise       ; ad9866_clk      ;
; rx1_FIFOEmpty    ; ad9866_clk ; 9.888  ; 10.321 ; Rise       ; ad9866_clk      ;
; rx2_FIFOEmpty    ; ad9866_clk ; 10.206 ; 10.570 ; Rise       ; ad9866_clk      ;
; txFIFOFull       ; ad9866_clk ; 9.719  ; 9.920  ; Rise       ; ad9866_clk      ;
; ad9866_adio[*]   ; ad9866_clk ; 10.989 ; 11.029 ; Fall       ; ad9866_clk      ;
;  ad9866_adio[0]  ; ad9866_clk ; 8.004  ; 7.870  ; Fall       ; ad9866_clk      ;
;  ad9866_adio[1]  ; ad9866_clk ; 7.940  ; 7.757  ; Fall       ; ad9866_clk      ;
;  ad9866_adio[2]  ; ad9866_clk ; 8.355  ; 8.158  ; Fall       ; ad9866_clk      ;
;  ad9866_adio[3]  ; ad9866_clk ; 7.587  ; 7.479  ; Fall       ; ad9866_clk      ;
;  ad9866_adio[4]  ; ad9866_clk ; 7.374  ; 7.329  ; Fall       ; ad9866_clk      ;
;  ad9866_adio[5]  ; ad9866_clk ; 7.371  ; 7.328  ; Fall       ; ad9866_clk      ;
;  ad9866_adio[6]  ; ad9866_clk ; 7.899  ; 7.768  ; Fall       ; ad9866_clk      ;
;  ad9866_adio[7]  ; ad9866_clk ; 8.355  ; 8.165  ; Fall       ; ad9866_clk      ;
;  ad9866_adio[8]  ; ad9866_clk ; 8.288  ; 8.106  ; Fall       ; ad9866_clk      ;
;  ad9866_adio[9]  ; ad9866_clk ; 7.545  ; 7.439  ; Fall       ; ad9866_clk      ;
;  ad9866_adio[10] ; ad9866_clk ; 10.989 ; 11.029 ; Fall       ; ad9866_clk      ;
;  ad9866_adio[11] ; ad9866_clk ; 8.474  ; 8.266  ; Fall       ; ad9866_clk      ;
; ad9866_rxclk     ; ad9866_clk ; 4.488  ; 4.426  ; Fall       ; ad9866_clk      ;
; ad9866_txclk     ; ad9866_clk ; 4.488  ; 4.426  ; Fall       ; ad9866_clk      ;
; spi_miso         ; spi_sck    ; 11.538 ; 11.281 ; Fall       ; spi_sck         ;
+------------------+------------+--------+--------+------------+-----------------+


+--------------------------------------------------------------------------------+
; Minimum Clock to Output Times                                                  ;
+------------------+------------+--------+--------+------------+-----------------+
; Data Port        ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference ;
+------------------+------------+--------+--------+------------+-----------------+
; ad9866_rxclk     ; ad9866_clk ; 4.428  ; 4.373  ; Rise       ; ad9866_clk      ;
; ad9866_txclk     ; ad9866_clk ; 4.428  ; 4.373  ; Rise       ; ad9866_clk      ;
; rx1_FIFOEmpty    ; ad9866_clk ; 8.362  ; 8.760  ; Rise       ; ad9866_clk      ;
; rx2_FIFOEmpty    ; ad9866_clk ; 8.476  ; 8.684  ; Rise       ; ad9866_clk      ;
; txFIFOFull       ; ad9866_clk ; 8.309  ; 8.489  ; Rise       ; ad9866_clk      ;
; ad9866_adio[*]   ; ad9866_clk ; 7.201  ; 7.159  ; Fall       ; ad9866_clk      ;
;  ad9866_adio[0]  ; ad9866_clk ; 7.808  ; 7.679  ; Fall       ; ad9866_clk      ;
;  ad9866_adio[1]  ; ad9866_clk ; 7.746  ; 7.570  ; Fall       ; ad9866_clk      ;
;  ad9866_adio[2]  ; ad9866_clk ; 8.144  ; 7.955  ; Fall       ; ad9866_clk      ;
;  ad9866_adio[3]  ; ad9866_clk ; 7.407  ; 7.303  ; Fall       ; ad9866_clk      ;
;  ad9866_adio[4]  ; ad9866_clk ; 7.204  ; 7.160  ; Fall       ; ad9866_clk      ;
;  ad9866_adio[5]  ; ad9866_clk ; 7.201  ; 7.159  ; Fall       ; ad9866_clk      ;
;  ad9866_adio[6]  ; ad9866_clk ; 7.699  ; 7.572  ; Fall       ; ad9866_clk      ;
;  ad9866_adio[7]  ; ad9866_clk ; 8.145  ; 7.962  ; Fall       ; ad9866_clk      ;
;  ad9866_adio[8]  ; ad9866_clk ; 8.081  ; 7.906  ; Fall       ; ad9866_clk      ;
;  ad9866_adio[9]  ; ad9866_clk ; 7.361  ; 7.258  ; Fall       ; ad9866_clk      ;
;  ad9866_adio[10] ; ad9866_clk ; 10.778 ; 10.824 ; Fall       ; ad9866_clk      ;
;  ad9866_adio[11] ; ad9866_clk ; 8.259  ; 8.059  ; Fall       ; ad9866_clk      ;
; ad9866_rxclk     ; ad9866_clk ; 4.428  ; 4.373  ; Fall       ; ad9866_clk      ;
; ad9866_txclk     ; ad9866_clk ; 4.428  ; 4.373  ; Fall       ; ad9866_clk      ;
; spi_miso         ; spi_sck    ; 11.056 ; 10.871 ; Fall       ; spi_sck         ;
+------------------+------------+--------+--------+------------+-----------------+


+------------------------------------------------------------------+
; Propagation Delay                                                ;
+------------+-----------------+--------+--------+--------+--------+
; Input Port ; Output Port     ; RR     ; RF     ; FR     ; FF     ;
+------------+-----------------+--------+--------+--------+--------+
; ptt_in     ; DEBUG_LED4      ; 11.384 ; 10.951 ; 11.442 ; 11.046 ;
; ptt_in     ; ad9866_adio[0]  ; 8.536  ; 8.160  ; 8.624  ; 8.248  ;
; ptt_in     ; ad9866_adio[1]  ; 9.366  ; 8.990  ; 9.396  ; 9.020  ;
; ptt_in     ; ad9866_adio[2]  ; 9.364  ; 8.988  ; 9.413  ; 9.037  ;
; ptt_in     ; ad9866_adio[3]  ; 9.364  ; 8.988  ; 9.413  ; 9.037  ;
; ptt_in     ; ad9866_adio[4]  ; 8.532  ; 8.156  ; 8.653  ; 8.277  ;
; ptt_in     ; ad9866_adio[5]  ; 8.532  ; 8.156  ; 8.653  ; 8.277  ;
; ptt_in     ; ad9866_adio[6]  ; 8.533  ; 8.157  ; 8.635  ; 8.259  ;
; ptt_in     ; ad9866_adio[7]  ; 8.533  ; 8.157  ; 8.635  ; 8.259  ;
; ptt_in     ; ad9866_adio[8]  ; 8.105  ; 7.729  ; 8.248  ; 7.872  ;
; ptt_in     ; ad9866_adio[9]  ; 8.105  ; 7.729  ; 8.248  ; 7.872  ;
; ptt_in     ; ad9866_adio[10] ; 8.083  ; 7.707  ; 8.240  ; 7.864  ;
; ptt_in     ; ad9866_adio[11] ; 8.127  ; 7.751  ; 8.261  ; 7.885  ;
; ptt_in     ; ad9866_rxen     ;        ; 10.943 ; 11.222 ;        ;
; ptt_in     ; ad9866_txen     ; 8.359  ;        ;        ; 8.434  ;
; ptt_in     ; ptt_out         ; 7.825  ;        ;        ; 7.746  ;
+------------+-----------------+--------+--------+--------+--------+


+------------------------------------------------------------------+
; Minimum Propagation Delay                                        ;
+------------+-----------------+--------+--------+--------+--------+
; Input Port ; Output Port     ; RR     ; RF     ; FR     ; FF     ;
+------------+-----------------+--------+--------+--------+--------+
; ptt_in     ; DEBUG_LED4      ; 11.056 ; 10.634 ; 11.111 ; 10.726 ;
; ptt_in     ; ad9866_adio[0]  ; 8.227  ; 7.866  ; 8.313  ; 7.952  ;
; ptt_in     ; ad9866_adio[1]  ; 9.024  ; 8.663  ; 9.054  ; 8.693  ;
; ptt_in     ; ad9866_adio[2]  ; 9.022  ; 8.661  ; 9.070  ; 8.709  ;
; ptt_in     ; ad9866_adio[3]  ; 9.022  ; 8.661  ; 9.070  ; 8.709  ;
; ptt_in     ; ad9866_adio[4]  ; 8.224  ; 7.863  ; 8.341  ; 7.980  ;
; ptt_in     ; ad9866_adio[5]  ; 8.224  ; 7.863  ; 8.341  ; 7.980  ;
; ptt_in     ; ad9866_adio[6]  ; 8.225  ; 7.864  ; 8.324  ; 7.963  ;
; ptt_in     ; ad9866_adio[7]  ; 8.225  ; 7.864  ; 8.324  ; 7.963  ;
; ptt_in     ; ad9866_adio[8]  ; 7.814  ; 7.453  ; 7.953  ; 7.592  ;
; ptt_in     ; ad9866_adio[9]  ; 7.814  ; 7.453  ; 7.953  ; 7.592  ;
; ptt_in     ; ad9866_adio[10] ; 7.793  ; 7.432  ; 7.945  ; 7.584  ;
; ptt_in     ; ad9866_adio[11] ; 7.835  ; 7.474  ; 7.966  ; 7.605  ;
; ptt_in     ; ad9866_rxen     ;        ; 10.738 ; 11.015 ;        ;
; ptt_in     ; ad9866_txen     ; 8.154  ;        ;        ; 8.227  ;
; ptt_in     ; ptt_out         ; 7.636  ;        ;        ; 7.559  ;
+------------+-----------------+--------+--------+--------+--------+


----------------
; MTBF Summary ;
----------------
Worst-Case MTBF of Design is 1e+09 years or 3.15e+16 seconds.
Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.

Number of Synchronizer Chains Found: 32
Shortest Synchronizer Chain: 2 Registers
Fraction of Chains for which MTBFs Could Not be Calculated: 0.000
Worst Case Available Settling Time: 15.272 ns

Worst-Case MTBF values are calculated based on the worst-case silicon characteristics, with worst-case operating conditions.
  - Under worst-case conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 2.7
Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions.
  - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 9.9



+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Synchronizer Summary                                                                                                                                                                                                                                                                                       ;
+-------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------+-------------------------+------------------------+-------------------------+
; Source Node                                                                               ; Synchronization Node                                                                                                              ; Worst-Case MTBF (Years) ; Typical MTBF (Years)   ; Included in Design MTBF ;
+-------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------+-------------------------+------------------------+-------------------------+
; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|delayed_wrptr_g[10] ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|alt_synch_pipe_uld:rs_dgwp|dffpipe_te9:dffpipe4|dffe5a[10]  ; Greater than 1 Billion  ; Greater than 1 Billion ; Yes                     ;
; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|delayed_wrptr_g[4]  ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|alt_synch_pipe_uld:rs_dgwp|dffpipe_te9:dffpipe4|dffe5a[4]   ; Greater than 1 Billion  ; Greater than 1 Billion ; Yes                     ;
; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|delayed_wrptr_g[5]  ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|alt_synch_pipe_uld:rs_dgwp|dffpipe_te9:dffpipe4|dffe5a[5]   ; Greater than 1 Billion  ; Greater than 1 Billion ; Yes                     ;
; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|delayed_wrptr_g[2]  ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|alt_synch_pipe_uld:rs_dgwp|dffpipe_te9:dffpipe4|dffe5a[2]   ; Greater than 1 Billion  ; Greater than 1 Billion ; Yes                     ;
; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|delayed_wrptr_g[11] ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|alt_synch_pipe_uld:rs_dgwp|dffpipe_te9:dffpipe4|dffe5a[11]  ; Greater than 1 Billion  ; Greater than 1 Billion ; Yes                     ;
; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|delayed_wrptr_g[6]  ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|alt_synch_pipe_uld:rs_dgwp|dffpipe_te9:dffpipe4|dffe5a[6]   ; Greater than 1 Billion  ; Greater than 1 Billion ; Yes                     ;
; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|delayed_wrptr_g[3]  ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|alt_synch_pipe_uld:rs_dgwp|dffpipe_te9:dffpipe4|dffe5a[3]   ; Greater than 1 Billion  ; Greater than 1 Billion ; Yes                     ;
; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|delayed_wrptr_g[8]  ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|alt_synch_pipe_uld:rs_dgwp|dffpipe_te9:dffpipe4|dffe5a[8]   ; Greater than 1 Billion  ; Greater than 1 Billion ; Yes                     ;
; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|delayed_wrptr_g[1]  ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|alt_synch_pipe_uld:rs_dgwp|dffpipe_te9:dffpipe4|dffe5a[1]   ; Greater than 1 Billion  ; Greater than 1 Billion ; Yes                     ;
; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|delayed_wrptr_g[7]  ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|alt_synch_pipe_uld:rs_dgwp|dffpipe_te9:dffpipe4|dffe5a[7]   ; Greater than 1 Billion  ; Greater than 1 Billion ; Yes                     ;
; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|delayed_wrptr_g[9]  ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|alt_synch_pipe_uld:rs_dgwp|dffpipe_te9:dffpipe4|dffe5a[9]   ; Greater than 1 Billion  ; Greater than 1 Billion ; Yes                     ;
; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|delayed_wrptr_g[0]  ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|alt_synch_pipe_uld:rs_dgwp|dffpipe_te9:dffpipe4|dffe5a[0]   ; Greater than 1 Billion  ; Greater than 1 Billion ; Yes                     ;
; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|rdptr_g[3]        ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|alt_synch_pipe_5md:ws_dgrp|dffpipe_4f9:dffpipe8|dffe9a[3] ; Greater than 1 Billion  ; Greater than 1 Billion ; Yes                     ;
; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|rdptr_g[4]        ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|alt_synch_pipe_5md:ws_dgrp|dffpipe_4f9:dffpipe8|dffe9a[4] ; Greater than 1 Billion  ; Greater than 1 Billion ; Yes                     ;
; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|rdptr_g[1]          ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|alt_synch_pipe_5md:ws_dgrp|dffpipe_4f9:dffpipe8|dffe9a[1]   ; Greater than 1 Billion  ; Greater than 1 Billion ; Yes                     ;
; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|rdptr_g[7]        ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|alt_synch_pipe_5md:ws_dgrp|dffpipe_4f9:dffpipe8|dffe9a[7] ; Greater than 1 Billion  ; Greater than 1 Billion ; Yes                     ;
; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|rdptr_g[6]        ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|alt_synch_pipe_5md:ws_dgrp|dffpipe_4f9:dffpipe8|dffe9a[6] ; Greater than 1 Billion  ; Greater than 1 Billion ; Yes                     ;
; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|rdptr_g[2]        ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|alt_synch_pipe_5md:ws_dgrp|dffpipe_4f9:dffpipe8|dffe9a[2] ; Greater than 1 Billion  ; Greater than 1 Billion ; Yes                     ;
; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|rdptr_g[0]          ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|alt_synch_pipe_5md:ws_dgrp|dffpipe_4f9:dffpipe8|dffe9a[0]   ; Greater than 1 Billion  ; Greater than 1 Billion ; Yes                     ;
; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|rdptr_g[6]          ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|alt_synch_pipe_5md:ws_dgrp|dffpipe_4f9:dffpipe8|dffe9a[6]   ; Greater than 1 Billion  ; Greater than 1 Billion ; Yes                     ;
; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|rdptr_g[1]        ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|alt_synch_pipe_5md:ws_dgrp|dffpipe_4f9:dffpipe8|dffe9a[1] ; Greater than 1 Billion  ; Greater than 1 Billion ; Yes                     ;
; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|rdptr_g[8]          ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|alt_synch_pipe_5md:ws_dgrp|dffpipe_4f9:dffpipe8|dffe9a[8]   ; Greater than 1 Billion  ; Greater than 1 Billion ; Yes                     ;
; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|rdptr_g[0]        ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|alt_synch_pipe_5md:ws_dgrp|dffpipe_4f9:dffpipe8|dffe9a[0] ; Greater than 1 Billion  ; Greater than 1 Billion ; Yes                     ;
; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|rdptr_g[3]          ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|alt_synch_pipe_5md:ws_dgrp|dffpipe_4f9:dffpipe8|dffe9a[3]   ; Greater than 1 Billion  ; Greater than 1 Billion ; Yes                     ;
; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|rdptr_g[9]          ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|alt_synch_pipe_5md:ws_dgrp|dffpipe_4f9:dffpipe8|dffe9a[9]   ; Greater than 1 Billion  ; Greater than 1 Billion ; Yes                     ;
; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|rdptr_g[2]          ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|alt_synch_pipe_5md:ws_dgrp|dffpipe_4f9:dffpipe8|dffe9a[2]   ; Greater than 1 Billion  ; Greater than 1 Billion ; Yes                     ;
; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|rdptr_g[4]          ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|alt_synch_pipe_5md:ws_dgrp|dffpipe_4f9:dffpipe8|dffe9a[4]   ; Greater than 1 Billion  ; Greater than 1 Billion ; Yes                     ;
; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|rdptr_g[9]        ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|alt_synch_pipe_5md:ws_dgrp|dffpipe_4f9:dffpipe8|dffe9a[9] ; Greater than 1 Billion  ; Greater than 1 Billion ; Yes                     ;
; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|rdptr_g[5]          ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|alt_synch_pipe_5md:ws_dgrp|dffpipe_4f9:dffpipe8|dffe9a[5]   ; Greater than 1 Billion  ; Greater than 1 Billion ; Yes                     ;
; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|rdptr_g[5]        ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|alt_synch_pipe_5md:ws_dgrp|dffpipe_4f9:dffpipe8|dffe9a[5] ; Greater than 1 Billion  ; Greater than 1 Billion ; Yes                     ;
; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|rdptr_g[8]        ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|alt_synch_pipe_5md:ws_dgrp|dffpipe_4f9:dffpipe8|dffe9a[8] ; Greater than 1 Billion  ; Greater than 1 Billion ; Yes                     ;
; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|rdptr_g[7]          ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|alt_synch_pipe_5md:ws_dgrp|dffpipe_4f9:dffpipe8|dffe9a[7]   ; Greater than 1 Billion  ; Greater than 1 Billion ; Yes                     ;
+-------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------+-------------------------+------------------------+-------------------------+


Synchronizer Chain #1: Worst-Case MTBF is Greater than 1 Billion Years
===============================================================================
+------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                              ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                            ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|delayed_wrptr_g[10]                                        ;
; Synchronization Node    ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|alt_synch_pipe_uld:rs_dgwp|dffpipe_te9:dffpipe4|dffe5a[10] ;
; Worst-Case MTBF (years) ; Greater than 1 Billion                                                                                                           ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                           ;
; Included in Design MTBF ; Yes                                                                                                                              ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------+

+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                  ;
+-----------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                          ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+-----------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                             ; User Specified         ;              ;                  ;              ;
; Worst-Case MTBF (years)                                                                                                           ; Greater than 1 Billion ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                              ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                      ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                      ; 15.272                 ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                         ; 0.05                   ;              ;                  ;              ;
; Source Clock                                                                                                                      ;                        ;              ;                  ;              ;
;  spi_ce0 (INVERTED)                                                                                                               ;                        ; 2500.000     ; 0.4 MHz          ;              ;
; Synchronization Clock                                                                                                             ;                        ;              ;                  ;              ;
;  ad9866_clk                                                                                                                       ;                        ; 13.563       ; 73.73 MHz        ;              ;
; Asynchronous Source                                                                                                               ;                        ;              ;                  ;              ;
;  txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|delayed_wrptr_g[10]                                        ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                         ;                        ;              ;                  ;              ;
;  txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|alt_synch_pipe_uld:rs_dgwp|dffpipe_te9:dffpipe4|dffe5a[10] ;                        ;              ;                  ; 12.533       ;
;  txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|alt_synch_pipe_uld:rs_dgwp|dffpipe_te9:dffpipe4|dffe6a[10] ;                        ;              ;                  ; 2.739        ;
+-----------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #2: Worst-Case MTBF is Greater than 1 Billion Years
===============================================================================
+-----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                             ;
+-------------------------+---------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                           ;
+-------------------------+---------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|delayed_wrptr_g[4]                                        ;
; Synchronization Node    ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|alt_synch_pipe_uld:rs_dgwp|dffpipe_te9:dffpipe4|dffe5a[4] ;
; Worst-Case MTBF (years) ; Greater than 1 Billion                                                                                                          ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                          ;
; Included in Design MTBF ; Yes                                                                                                                             ;
+-------------------------+---------------------------------------------------------------------------------------------------------------------------------+

+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                 ;
+----------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                         ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+----------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                            ; User Specified         ;              ;                  ;              ;
; Worst-Case MTBF (years)                                                                                                          ; Greater than 1 Billion ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                             ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                     ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                     ; 15.502                 ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                        ; 0.05                   ;              ;                  ;              ;
; Source Clock                                                                                                                     ;                        ;              ;                  ;              ;
;  spi_ce0 (INVERTED)                                                                                                              ;                        ; 2500.000     ; 0.4 MHz          ;              ;
; Synchronization Clock                                                                                                            ;                        ;              ;                  ;              ;
;  ad9866_clk                                                                                                                      ;                        ; 13.563       ; 73.73 MHz        ;              ;
; Asynchronous Source                                                                                                              ;                        ;              ;                  ;              ;
;  txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|delayed_wrptr_g[4]                                        ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                        ;                        ;              ;                  ;              ;
;  txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|alt_synch_pipe_uld:rs_dgwp|dffpipe_te9:dffpipe4|dffe5a[4] ;                        ;              ;                  ; 12.531       ;
;  txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|alt_synch_pipe_uld:rs_dgwp|dffpipe_te9:dffpipe4|dffe6a[4] ;                        ;              ;                  ; 2.971        ;
+----------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #3: Worst-Case MTBF is Greater than 1 Billion Years
===============================================================================
+-----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                             ;
+-------------------------+---------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                           ;
+-------------------------+---------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|delayed_wrptr_g[5]                                        ;
; Synchronization Node    ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|alt_synch_pipe_uld:rs_dgwp|dffpipe_te9:dffpipe4|dffe5a[5] ;
; Worst-Case MTBF (years) ; Greater than 1 Billion                                                                                                          ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                          ;
; Included in Design MTBF ; Yes                                                                                                                             ;
+-------------------------+---------------------------------------------------------------------------------------------------------------------------------+

+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                 ;
+----------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                         ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+----------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                            ; User Specified         ;              ;                  ;              ;
; Worst-Case MTBF (years)                                                                                                          ; Greater than 1 Billion ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                             ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                     ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                     ; 15.687                 ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                        ; 0.05                   ;              ;                  ;              ;
; Source Clock                                                                                                                     ;                        ;              ;                  ;              ;
;  spi_ce0 (INVERTED)                                                                                                              ;                        ; 2500.000     ; 0.4 MHz          ;              ;
; Synchronization Clock                                                                                                            ;                        ;              ;                  ;              ;
;  ad9866_clk                                                                                                                      ;                        ; 13.563       ; 73.73 MHz        ;              ;
; Asynchronous Source                                                                                                              ;                        ;              ;                  ;              ;
;  txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|delayed_wrptr_g[5]                                        ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                        ;                        ;              ;                  ;              ;
;  txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|alt_synch_pipe_uld:rs_dgwp|dffpipe_te9:dffpipe4|dffe5a[5] ;                        ;              ;                  ; 12.738       ;
;  txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|alt_synch_pipe_uld:rs_dgwp|dffpipe_te9:dffpipe4|dffe6a[5] ;                        ;              ;                  ; 2.949        ;
+----------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #4: Worst-Case MTBF is Greater than 1 Billion Years
===============================================================================
+-----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                             ;
+-------------------------+---------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                           ;
+-------------------------+---------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|delayed_wrptr_g[2]                                        ;
; Synchronization Node    ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|alt_synch_pipe_uld:rs_dgwp|dffpipe_te9:dffpipe4|dffe5a[2] ;
; Worst-Case MTBF (years) ; Greater than 1 Billion                                                                                                          ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                          ;
; Included in Design MTBF ; Yes                                                                                                                             ;
+-------------------------+---------------------------------------------------------------------------------------------------------------------------------+

+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                 ;
+----------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                         ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+----------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                            ; User Specified         ;              ;                  ;              ;
; Worst-Case MTBF (years)                                                                                                          ; Greater than 1 Billion ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                             ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                     ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                     ; 15.730                 ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                        ; 0.05                   ;              ;                  ;              ;
; Source Clock                                                                                                                     ;                        ;              ;                  ;              ;
;  spi_ce0 (INVERTED)                                                                                                              ;                        ; 2500.000     ; 0.4 MHz          ;              ;
; Synchronization Clock                                                                                                            ;                        ;              ;                  ;              ;
;  ad9866_clk                                                                                                                      ;                        ; 13.563       ; 73.73 MHz        ;              ;
; Asynchronous Source                                                                                                              ;                        ;              ;                  ;              ;
;  txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|delayed_wrptr_g[2]                                        ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                        ;                        ;              ;                  ;              ;
;  txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|alt_synch_pipe_uld:rs_dgwp|dffpipe_te9:dffpipe4|dffe5a[2] ;                        ;              ;                  ; 12.534       ;
;  txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|alt_synch_pipe_uld:rs_dgwp|dffpipe_te9:dffpipe4|dffe6a[2] ;                        ;              ;                  ; 3.196        ;
+----------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #5: Worst-Case MTBF is Greater than 1 Billion Years
===============================================================================
+------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                              ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                            ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|delayed_wrptr_g[11]                                        ;
; Synchronization Node    ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|alt_synch_pipe_uld:rs_dgwp|dffpipe_te9:dffpipe4|dffe5a[11] ;
; Worst-Case MTBF (years) ; Greater than 1 Billion                                                                                                           ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                           ;
; Included in Design MTBF ; Yes                                                                                                                              ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------+

+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                  ;
+-----------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                          ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+-----------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                             ; User Specified         ;              ;                  ;              ;
; Worst-Case MTBF (years)                                                                                                           ; Greater than 1 Billion ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                              ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                      ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                      ; 15.803                 ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                         ; 0.05                   ;              ;                  ;              ;
; Source Clock                                                                                                                      ;                        ;              ;                  ;              ;
;  spi_ce0 (INVERTED)                                                                                                               ;                        ; 2500.000     ; 0.4 MHz          ;              ;
; Synchronization Clock                                                                                                             ;                        ;              ;                  ;              ;
;  ad9866_clk                                                                                                                       ;                        ; 13.563       ; 73.73 MHz        ;              ;
; Asynchronous Source                                                                                                               ;                        ;              ;                  ;              ;
;  txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|delayed_wrptr_g[11]                                        ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                         ;                        ;              ;                  ;              ;
;  txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|alt_synch_pipe_uld:rs_dgwp|dffpipe_te9:dffpipe4|dffe5a[11] ;                        ;              ;                  ; 12.532       ;
;  txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|alt_synch_pipe_uld:rs_dgwp|dffpipe_te9:dffpipe4|dffe6a[11] ;                        ;              ;                  ; 3.271        ;
+-----------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #6: Worst-Case MTBF is Greater than 1 Billion Years
===============================================================================
+-----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                             ;
+-------------------------+---------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                           ;
+-------------------------+---------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|delayed_wrptr_g[6]                                        ;
; Synchronization Node    ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|alt_synch_pipe_uld:rs_dgwp|dffpipe_te9:dffpipe4|dffe5a[6] ;
; Worst-Case MTBF (years) ; Greater than 1 Billion                                                                                                          ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                          ;
; Included in Design MTBF ; Yes                                                                                                                             ;
+-------------------------+---------------------------------------------------------------------------------------------------------------------------------+

+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                 ;
+----------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                         ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+----------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                            ; User Specified         ;              ;                  ;              ;
; Worst-Case MTBF (years)                                                                                                          ; Greater than 1 Billion ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                             ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                     ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                     ; 15.890                 ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                        ; 0.05                   ;              ;                  ;              ;
; Source Clock                                                                                                                     ;                        ;              ;                  ;              ;
;  spi_ce0 (INVERTED)                                                                                                              ;                        ; 2500.000     ; 0.4 MHz          ;              ;
; Synchronization Clock                                                                                                            ;                        ;              ;                  ;              ;
;  ad9866_clk                                                                                                                      ;                        ; 13.563       ; 73.73 MHz        ;              ;
; Asynchronous Source                                                                                                              ;                        ;              ;                  ;              ;
;  txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|delayed_wrptr_g[6]                                        ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                        ;                        ;              ;                  ;              ;
;  txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|alt_synch_pipe_uld:rs_dgwp|dffpipe_te9:dffpipe4|dffe5a[6] ;                        ;              ;                  ; 12.536       ;
;  txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|alt_synch_pipe_uld:rs_dgwp|dffpipe_te9:dffpipe4|dffe6a[6] ;                        ;              ;                  ; 3.354        ;
+----------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #7: Worst-Case MTBF is Greater than 1 Billion Years
===============================================================================
+-----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                             ;
+-------------------------+---------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                           ;
+-------------------------+---------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|delayed_wrptr_g[3]                                        ;
; Synchronization Node    ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|alt_synch_pipe_uld:rs_dgwp|dffpipe_te9:dffpipe4|dffe5a[3] ;
; Worst-Case MTBF (years) ; Greater than 1 Billion                                                                                                          ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                          ;
; Included in Design MTBF ; Yes                                                                                                                             ;
+-------------------------+---------------------------------------------------------------------------------------------------------------------------------+

+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                 ;
+----------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                         ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+----------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                            ; User Specified         ;              ;                  ;              ;
; Worst-Case MTBF (years)                                                                                                          ; Greater than 1 Billion ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                             ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                     ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                     ; 15.915                 ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                        ; 0.05                   ;              ;                  ;              ;
; Source Clock                                                                                                                     ;                        ;              ;                  ;              ;
;  spi_ce0 (INVERTED)                                                                                                              ;                        ; 2500.000     ; 0.4 MHz          ;              ;
; Synchronization Clock                                                                                                            ;                        ;              ;                  ;              ;
;  ad9866_clk                                                                                                                      ;                        ; 13.563       ; 73.73 MHz        ;              ;
; Asynchronous Source                                                                                                              ;                        ;              ;                  ;              ;
;  txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|delayed_wrptr_g[3]                                        ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                        ;                        ;              ;                  ;              ;
;  txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|alt_synch_pipe_uld:rs_dgwp|dffpipe_te9:dffpipe4|dffe5a[3] ;                        ;              ;                  ; 12.741       ;
;  txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|alt_synch_pipe_uld:rs_dgwp|dffpipe_te9:dffpipe4|dffe6a[3] ;                        ;              ;                  ; 3.174        ;
+----------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #8: Worst-Case MTBF is Greater than 1 Billion Years
===============================================================================
+-----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                             ;
+-------------------------+---------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                           ;
+-------------------------+---------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|delayed_wrptr_g[8]                                        ;
; Synchronization Node    ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|alt_synch_pipe_uld:rs_dgwp|dffpipe_te9:dffpipe4|dffe5a[8] ;
; Worst-Case MTBF (years) ; Greater than 1 Billion                                                                                                          ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                          ;
; Included in Design MTBF ; Yes                                                                                                                             ;
+-------------------------+---------------------------------------------------------------------------------------------------------------------------------+

+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                 ;
+----------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                         ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+----------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                            ; User Specified         ;              ;                  ;              ;
; Worst-Case MTBF (years)                                                                                                          ; Greater than 1 Billion ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                             ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                     ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                     ; 15.917                 ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                        ; 0.05                   ;              ;                  ;              ;
; Source Clock                                                                                                                     ;                        ;              ;                  ;              ;
;  spi_ce0 (INVERTED)                                                                                                              ;                        ; 2500.000     ; 0.4 MHz          ;              ;
; Synchronization Clock                                                                                                            ;                        ;              ;                  ;              ;
;  ad9866_clk                                                                                                                      ;                        ; 13.563       ; 73.73 MHz        ;              ;
; Asynchronous Source                                                                                                              ;                        ;              ;                  ;              ;
;  txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|delayed_wrptr_g[8]                                        ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                        ;                        ;              ;                  ;              ;
;  txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|alt_synch_pipe_uld:rs_dgwp|dffpipe_te9:dffpipe4|dffe5a[8] ;                        ;              ;                  ; 12.533       ;
;  txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|alt_synch_pipe_uld:rs_dgwp|dffpipe_te9:dffpipe4|dffe6a[8] ;                        ;              ;                  ; 3.384        ;
+----------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #9: Worst-Case MTBF is Greater than 1 Billion Years
===============================================================================
+-----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                             ;
+-------------------------+---------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                           ;
+-------------------------+---------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|delayed_wrptr_g[1]                                        ;
; Synchronization Node    ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|alt_synch_pipe_uld:rs_dgwp|dffpipe_te9:dffpipe4|dffe5a[1] ;
; Worst-Case MTBF (years) ; Greater than 1 Billion                                                                                                          ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                          ;
; Included in Design MTBF ; Yes                                                                                                                             ;
+-------------------------+---------------------------------------------------------------------------------------------------------------------------------+

+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                 ;
+----------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                         ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+----------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                            ; User Specified         ;              ;                  ;              ;
; Worst-Case MTBF (years)                                                                                                          ; Greater than 1 Billion ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                             ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                     ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                     ; 15.922                 ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                        ; 0.05                   ;              ;                  ;              ;
; Source Clock                                                                                                                     ;                        ;              ;                  ;              ;
;  spi_ce0 (INVERTED)                                                                                                              ;                        ; 2500.000     ; 0.4 MHz          ;              ;
; Synchronization Clock                                                                                                            ;                        ;              ;                  ;              ;
;  ad9866_clk                                                                                                                      ;                        ; 13.563       ; 73.73 MHz        ;              ;
; Asynchronous Source                                                                                                              ;                        ;              ;                  ;              ;
;  txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|delayed_wrptr_g[1]                                        ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                        ;                        ;              ;                  ;              ;
;  txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|alt_synch_pipe_uld:rs_dgwp|dffpipe_te9:dffpipe4|dffe5a[1] ;                        ;              ;                  ; 12.169       ;
;  txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|alt_synch_pipe_uld:rs_dgwp|dffpipe_te9:dffpipe4|dffe6a[1] ;                        ;              ;                  ; 3.753        ;
+----------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #10: Worst-Case MTBF is Greater than 1 Billion Years
===============================================================================
+-----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                             ;
+-------------------------+---------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                           ;
+-------------------------+---------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|delayed_wrptr_g[7]                                        ;
; Synchronization Node    ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|alt_synch_pipe_uld:rs_dgwp|dffpipe_te9:dffpipe4|dffe5a[7] ;
; Worst-Case MTBF (years) ; Greater than 1 Billion                                                                                                          ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                          ;
; Included in Design MTBF ; Yes                                                                                                                             ;
+-------------------------+---------------------------------------------------------------------------------------------------------------------------------+

+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                 ;
+----------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                         ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+----------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                            ; User Specified         ;              ;                  ;              ;
; Worst-Case MTBF (years)                                                                                                          ; Greater than 1 Billion ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                             ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                     ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                     ; 16.073                 ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                        ; 0.05                   ;              ;                  ;              ;
; Source Clock                                                                                                                     ;                        ;              ;                  ;              ;
;  spi_ce0 (INVERTED)                                                                                                              ;                        ; 2500.000     ; 0.4 MHz          ;              ;
; Synchronization Clock                                                                                                            ;                        ;              ;                  ;              ;
;  ad9866_clk                                                                                                                      ;                        ; 13.563       ; 73.73 MHz        ;              ;
; Asynchronous Source                                                                                                              ;                        ;              ;                  ;              ;
;  txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|delayed_wrptr_g[7]                                        ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                        ;                        ;              ;                  ;              ;
;  txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|alt_synch_pipe_uld:rs_dgwp|dffpipe_te9:dffpipe4|dffe5a[7] ;                        ;              ;                  ; 12.741       ;
;  txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|alt_synch_pipe_uld:rs_dgwp|dffpipe_te9:dffpipe4|dffe6a[7] ;                        ;              ;                  ; 3.332        ;
+----------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #11: Worst-Case MTBF is Greater than 1 Billion Years
===============================================================================
+-----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                             ;
+-------------------------+---------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                           ;
+-------------------------+---------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|delayed_wrptr_g[9]                                        ;
; Synchronization Node    ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|alt_synch_pipe_uld:rs_dgwp|dffpipe_te9:dffpipe4|dffe5a[9] ;
; Worst-Case MTBF (years) ; Greater than 1 Billion                                                                                                          ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                          ;
; Included in Design MTBF ; Yes                                                                                                                             ;
+-------------------------+---------------------------------------------------------------------------------------------------------------------------------+

+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                 ;
+----------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                         ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+----------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                            ; User Specified         ;              ;                  ;              ;
; Worst-Case MTBF (years)                                                                                                          ; Greater than 1 Billion ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                             ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                     ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                     ; 16.101                 ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                        ; 0.05                   ;              ;                  ;              ;
; Source Clock                                                                                                                     ;                        ;              ;                  ;              ;
;  spi_ce0 (INVERTED)                                                                                                              ;                        ; 2500.000     ; 0.4 MHz          ;              ;
; Synchronization Clock                                                                                                            ;                        ;              ;                  ;              ;
;  ad9866_clk                                                                                                                      ;                        ; 13.563       ; 73.73 MHz        ;              ;
; Asynchronous Source                                                                                                              ;                        ;              ;                  ;              ;
;  txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|delayed_wrptr_g[9]                                        ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                        ;                        ;              ;                  ;              ;
;  txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|alt_synch_pipe_uld:rs_dgwp|dffpipe_te9:dffpipe4|dffe5a[9] ;                        ;              ;                  ; 12.738       ;
;  txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|alt_synch_pipe_uld:rs_dgwp|dffpipe_te9:dffpipe4|dffe6a[9] ;                        ;              ;                  ; 3.363        ;
+----------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #12: Worst-Case MTBF is Greater than 1 Billion Years
===============================================================================
+-----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                             ;
+-------------------------+---------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                           ;
+-------------------------+---------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|delayed_wrptr_g[0]                                        ;
; Synchronization Node    ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|alt_synch_pipe_uld:rs_dgwp|dffpipe_te9:dffpipe4|dffe5a[0] ;
; Worst-Case MTBF (years) ; Greater than 1 Billion                                                                                                          ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                          ;
; Included in Design MTBF ; Yes                                                                                                                             ;
+-------------------------+---------------------------------------------------------------------------------------------------------------------------------+

+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                 ;
+----------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                         ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+----------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                            ; User Specified         ;              ;                  ;              ;
; Worst-Case MTBF (years)                                                                                                          ; Greater than 1 Billion ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                             ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                     ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                     ; 16.307                 ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                        ; 0.05                   ;              ;                  ;              ;
; Source Clock                                                                                                                     ;                        ;              ;                  ;              ;
;  spi_ce0 (INVERTED)                                                                                                              ;                        ; 2500.000     ; 0.4 MHz          ;              ;
; Synchronization Clock                                                                                                            ;                        ;              ;                  ;              ;
;  ad9866_clk                                                                                                                      ;                        ; 13.563       ; 73.73 MHz        ;              ;
; Asynchronous Source                                                                                                              ;                        ;              ;                  ;              ;
;  txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|delayed_wrptr_g[0]                                        ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                        ;                        ;              ;                  ;              ;
;  txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|alt_synch_pipe_uld:rs_dgwp|dffpipe_te9:dffpipe4|dffe5a[0] ;                        ;              ;                  ; 12.532       ;
;  txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|alt_synch_pipe_uld:rs_dgwp|dffpipe_te9:dffpipe4|dffe6a[0] ;                        ;              ;                  ; 3.775        ;
+----------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #13: Worst-Case MTBF is Greater than 1 Billion Years
===============================================================================
+-------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                               ;
+-------------------------+-----------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                             ;
+-------------------------+-----------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|rdptr_g[3]                                                ;
; Synchronization Node    ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|alt_synch_pipe_5md:ws_dgrp|dffpipe_4f9:dffpipe8|dffe9a[3] ;
; Worst-Case MTBF (years) ; Greater than 1 Billion                                                                                                            ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                            ;
; Included in Design MTBF ; Yes                                                                                                                               ;
+-------------------------+-----------------------------------------------------------------------------------------------------------------------------------+

+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                    ;
+-------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                            ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+-------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                               ; User Specified         ;              ;                  ;              ;
; Worst-Case MTBF (years)                                                                                                             ; Greater than 1 Billion ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                        ; 9                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                        ; 103.721                ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                           ; 0.05                   ;              ;                  ;              ;
; Source Clock                                                                                                                        ;                        ;              ;                  ;              ;
;  spi_ce1 (INVERTED)                                                                                                                 ;                        ; 2500.000     ; 0.4 MHz          ;              ;
; Synchronization Clock                                                                                                               ;                        ;              ;                  ;              ;
;  ad9866_clk                                                                                                                         ;                        ; 13.563       ; 73.73 MHz        ;              ;
; Asynchronous Source                                                                                                                 ;                        ;              ;                  ;              ;
;  rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|rdptr_g[3]                                                 ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                           ;                        ;              ;                  ;              ;
;  rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|alt_synch_pipe_5md:ws_dgrp|dffpipe_4f9:dffpipe8|dffe9a[3]  ;                        ;              ;                  ; 12.737       ;
;  rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|alt_synch_pipe_5md:ws_dgrp|dffpipe_4f9:dffpipe8|dffe10a[3] ;                        ;              ;                  ; 12.320       ;
;  rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|alt_synch_pipe_5md:ws_dgrp|dffpipe_4f9:dffpipe8|dffe11a[3] ;                        ;              ;                  ; 12.738       ;
;  rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|alt_synch_pipe_5md:ws_dgrp|dffpipe_4f9:dffpipe8|dffe12a[3] ;                        ;              ;                  ; 12.564       ;
;  rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|alt_synch_pipe_5md:ws_dgrp|dffpipe_4f9:dffpipe8|dffe13a[3] ;                        ;              ;                  ; 12.737       ;
;  rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|alt_synch_pipe_5md:ws_dgrp|dffpipe_4f9:dffpipe8|dffe14a[3] ;                        ;              ;                  ; 12.566       ;
;  rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|alt_synch_pipe_5md:ws_dgrp|dffpipe_4f9:dffpipe8|dffe15a[3] ;                        ;              ;                  ; 12.737       ;
;  rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|alt_synch_pipe_5md:ws_dgrp|dffpipe_4f9:dffpipe8|dffe16a[3] ;                        ;              ;                  ; 12.529       ;
;  rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|ws_dgrp_reg[3]                                             ;                        ;              ;                  ; 2.793        ;
+-------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #14: Worst-Case MTBF is Greater than 1 Billion Years
===============================================================================
+-------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                               ;
+-------------------------+-----------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                             ;
+-------------------------+-----------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|rdptr_g[4]                                                ;
; Synchronization Node    ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|alt_synch_pipe_5md:ws_dgrp|dffpipe_4f9:dffpipe8|dffe9a[4] ;
; Worst-Case MTBF (years) ; Greater than 1 Billion                                                                                                            ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                            ;
; Included in Design MTBF ; Yes                                                                                                                               ;
+-------------------------+-----------------------------------------------------------------------------------------------------------------------------------+

+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                    ;
+-------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                            ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+-------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                               ; User Specified         ;              ;                  ;              ;
; Worst-Case MTBF (years)                                                                                                             ; Greater than 1 Billion ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                        ; 9                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                        ; 103.738                ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                           ; 0.05                   ;              ;                  ;              ;
; Source Clock                                                                                                                        ;                        ;              ;                  ;              ;
;  spi_ce1 (INVERTED)                                                                                                                 ;                        ; 2500.000     ; 0.4 MHz          ;              ;
; Synchronization Clock                                                                                                               ;                        ;              ;                  ;              ;
;  ad9866_clk                                                                                                                         ;                        ; 13.563       ; 73.73 MHz        ;              ;
; Asynchronous Source                                                                                                                 ;                        ;              ;                  ;              ;
;  rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|rdptr_g[4]                                                 ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                           ;                        ;              ;                  ;              ;
;  rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|alt_synch_pipe_5md:ws_dgrp|dffpipe_4f9:dffpipe8|dffe9a[4]  ;                        ;              ;                  ; 12.738       ;
;  rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|alt_synch_pipe_5md:ws_dgrp|dffpipe_4f9:dffpipe8|dffe10a[4] ;                        ;              ;                  ; 12.738       ;
;  rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|alt_synch_pipe_5md:ws_dgrp|dffpipe_4f9:dffpipe8|dffe11a[4] ;                        ;              ;                  ; 12.202       ;
;  rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|alt_synch_pipe_5md:ws_dgrp|dffpipe_4f9:dffpipe8|dffe12a[4] ;                        ;              ;                  ; 12.738       ;
;  rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|alt_synch_pipe_5md:ws_dgrp|dffpipe_4f9:dffpipe8|dffe13a[4] ;                        ;              ;                  ; 12.739       ;
;  rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|alt_synch_pipe_5md:ws_dgrp|dffpipe_4f9:dffpipe8|dffe14a[4] ;                        ;              ;                  ; 12.739       ;
;  rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|alt_synch_pipe_5md:ws_dgrp|dffpipe_4f9:dffpipe8|dffe15a[4] ;                        ;              ;                  ; 12.568       ;
;  rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|alt_synch_pipe_5md:ws_dgrp|dffpipe_4f9:dffpipe8|dffe16a[4] ;                        ;              ;                  ; 12.567       ;
;  rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|ws_dgrp_reg[4]                                             ;                        ;              ;                  ; 2.709        ;
+-------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #15: Worst-Case MTBF is Greater than 1 Billion Years
===============================================================================
+-----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                             ;
+-------------------------+---------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                           ;
+-------------------------+---------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|rdptr_g[1]                                                ;
; Synchronization Node    ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|alt_synch_pipe_5md:ws_dgrp|dffpipe_4f9:dffpipe8|dffe9a[1] ;
; Worst-Case MTBF (years) ; Greater than 1 Billion                                                                                                          ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                          ;
; Included in Design MTBF ; Yes                                                                                                                             ;
+-------------------------+---------------------------------------------------------------------------------------------------------------------------------+

+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                  ;
+-----------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                          ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+-----------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                             ; User Specified         ;              ;                  ;              ;
; Worst-Case MTBF (years)                                                                                                           ; Greater than 1 Billion ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                              ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                      ; 9                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                      ; 103.808                ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                         ; 0.05                   ;              ;                  ;              ;
; Source Clock                                                                                                                      ;                        ;              ;                  ;              ;
;  spi_ce0 (INVERTED)                                                                                                               ;                        ; 2500.000     ; 0.4 MHz          ;              ;
; Synchronization Clock                                                                                                             ;                        ;              ;                  ;              ;
;  ad9866_clk                                                                                                                       ;                        ; 13.563       ; 73.73 MHz        ;              ;
; Asynchronous Source                                                                                                               ;                        ;              ;                  ;              ;
;  rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|rdptr_g[1]                                                 ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                         ;                        ;              ;                  ;              ;
;  rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|alt_synch_pipe_5md:ws_dgrp|dffpipe_4f9:dffpipe8|dffe9a[1]  ;                        ;              ;                  ; 12.740       ;
;  rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|alt_synch_pipe_5md:ws_dgrp|dffpipe_4f9:dffpipe8|dffe10a[1] ;                        ;              ;                  ; 12.058       ;
;  rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|alt_synch_pipe_5md:ws_dgrp|dffpipe_4f9:dffpipe8|dffe11a[1] ;                        ;              ;                  ; 12.739       ;
;  rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|alt_synch_pipe_5md:ws_dgrp|dffpipe_4f9:dffpipe8|dffe12a[1] ;                        ;              ;                  ; 12.737       ;
;  rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|alt_synch_pipe_5md:ws_dgrp|dffpipe_4f9:dffpipe8|dffe13a[1] ;                        ;              ;                  ; 12.738       ;
;  rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|alt_synch_pipe_5md:ws_dgrp|dffpipe_4f9:dffpipe8|dffe14a[1] ;                        ;              ;                  ; 12.567       ;
;  rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|alt_synch_pipe_5md:ws_dgrp|dffpipe_4f9:dffpipe8|dffe15a[1] ;                        ;              ;                  ; 12.739       ;
;  rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|alt_synch_pipe_5md:ws_dgrp|dffpipe_4f9:dffpipe8|dffe16a[1] ;                        ;              ;                  ; 12.529       ;
;  rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|ws_dgrp_reg[1]                                             ;                        ;              ;                  ; 2.961        ;
+-----------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #16: Worst-Case MTBF is Greater than 1 Billion Years
===============================================================================
+-------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                               ;
+-------------------------+-----------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                             ;
+-------------------------+-----------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|rdptr_g[7]                                                ;
; Synchronization Node    ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|alt_synch_pipe_5md:ws_dgrp|dffpipe_4f9:dffpipe8|dffe9a[7] ;
; Worst-Case MTBF (years) ; Greater than 1 Billion                                                                                                            ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                            ;
; Included in Design MTBF ; Yes                                                                                                                               ;
+-------------------------+-----------------------------------------------------------------------------------------------------------------------------------+

+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                    ;
+-------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                            ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+-------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                               ; User Specified         ;              ;                  ;              ;
; Worst-Case MTBF (years)                                                                                                             ; Greater than 1 Billion ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                        ; 9                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                        ; 103.877                ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                           ; 0.05                   ;              ;                  ;              ;
; Source Clock                                                                                                                        ;                        ;              ;                  ;              ;
;  spi_ce1 (INVERTED)                                                                                                                 ;                        ; 2500.000     ; 0.4 MHz          ;              ;
; Synchronization Clock                                                                                                               ;                        ;              ;                  ;              ;
;  ad9866_clk                                                                                                                         ;                        ; 13.563       ; 73.73 MHz        ;              ;
; Asynchronous Source                                                                                                                 ;                        ;              ;                  ;              ;
;  rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|rdptr_g[7]                                                 ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                           ;                        ;              ;                  ;              ;
;  rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|alt_synch_pipe_5md:ws_dgrp|dffpipe_4f9:dffpipe8|dffe9a[7]  ;                        ;              ;                  ; 12.737       ;
;  rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|alt_synch_pipe_5md:ws_dgrp|dffpipe_4f9:dffpipe8|dffe10a[7] ;                        ;              ;                  ; 12.025       ;
;  rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|alt_synch_pipe_5md:ws_dgrp|dffpipe_4f9:dffpipe8|dffe11a[7] ;                        ;              ;                  ; 12.740       ;
;  rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|alt_synch_pipe_5md:ws_dgrp|dffpipe_4f9:dffpipe8|dffe12a[7] ;                        ;              ;                  ; 12.739       ;
;  rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|alt_synch_pipe_5md:ws_dgrp|dffpipe_4f9:dffpipe8|dffe13a[7] ;                        ;              ;                  ; 12.738       ;
;  rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|alt_synch_pipe_5md:ws_dgrp|dffpipe_4f9:dffpipe8|dffe14a[7] ;                        ;              ;                  ; 12.740       ;
;  rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|alt_synch_pipe_5md:ws_dgrp|dffpipe_4f9:dffpipe8|dffe15a[7] ;                        ;              ;                  ; 12.739       ;
;  rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|alt_synch_pipe_5md:ws_dgrp|dffpipe_4f9:dffpipe8|dffe16a[7] ;                        ;              ;                  ; 12.533       ;
;  rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|ws_dgrp_reg[7]                                             ;                        ;              ;                  ; 2.886        ;
+-------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #17: Worst-Case MTBF is Greater than 1 Billion Years
===============================================================================
+-------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                               ;
+-------------------------+-----------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                             ;
+-------------------------+-----------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|rdptr_g[6]                                                ;
; Synchronization Node    ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|alt_synch_pipe_5md:ws_dgrp|dffpipe_4f9:dffpipe8|dffe9a[6] ;
; Worst-Case MTBF (years) ; Greater than 1 Billion                                                                                                            ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                            ;
; Included in Design MTBF ; Yes                                                                                                                               ;
+-------------------------+-----------------------------------------------------------------------------------------------------------------------------------+

+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                    ;
+-------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                            ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+-------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                               ; User Specified         ;              ;                  ;              ;
; Worst-Case MTBF (years)                                                                                                             ; Greater than 1 Billion ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                        ; 9                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                        ; 103.950                ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                           ; 0.05                   ;              ;                  ;              ;
; Source Clock                                                                                                                        ;                        ;              ;                  ;              ;
;  spi_ce1 (INVERTED)                                                                                                                 ;                        ; 2500.000     ; 0.4 MHz          ;              ;
; Synchronization Clock                                                                                                               ;                        ;              ;                  ;              ;
;  ad9866_clk                                                                                                                         ;                        ; 13.563       ; 73.73 MHz        ;              ;
; Asynchronous Source                                                                                                                 ;                        ;              ;                  ;              ;
;  rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|rdptr_g[6]                                                 ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                           ;                        ;              ;                  ;              ;
;  rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|alt_synch_pipe_5md:ws_dgrp|dffpipe_4f9:dffpipe8|dffe9a[6]  ;                        ;              ;                  ; 12.740       ;
;  rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|alt_synch_pipe_5md:ws_dgrp|dffpipe_4f9:dffpipe8|dffe10a[6] ;                        ;              ;                  ; 12.568       ;
;  rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|alt_synch_pipe_5md:ws_dgrp|dffpipe_4f9:dffpipe8|dffe11a[6] ;                        ;              ;                  ; 12.739       ;
;  rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|alt_synch_pipe_5md:ws_dgrp|dffpipe_4f9:dffpipe8|dffe12a[6] ;                        ;              ;                  ; 12.570       ;
;  rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|alt_synch_pipe_5md:ws_dgrp|dffpipe_4f9:dffpipe8|dffe13a[6] ;                        ;              ;                  ; 12.567       ;
;  rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|alt_synch_pipe_5md:ws_dgrp|dffpipe_4f9:dffpipe8|dffe14a[6] ;                        ;              ;                  ; 12.740       ;
;  rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|alt_synch_pipe_5md:ws_dgrp|dffpipe_4f9:dffpipe8|dffe15a[6] ;                        ;              ;                  ; 12.741       ;
;  rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|alt_synch_pipe_5md:ws_dgrp|dffpipe_4f9:dffpipe8|dffe16a[6] ;                        ;              ;                  ; 12.737       ;
;  rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|ws_dgrp_reg[6]                                             ;                        ;              ;                  ; 2.548        ;
+-------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #18: Worst-Case MTBF is Greater than 1 Billion Years
===============================================================================
+-------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                               ;
+-------------------------+-----------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                             ;
+-------------------------+-----------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|rdptr_g[2]                                                ;
; Synchronization Node    ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|alt_synch_pipe_5md:ws_dgrp|dffpipe_4f9:dffpipe8|dffe9a[2] ;
; Worst-Case MTBF (years) ; Greater than 1 Billion                                                                                                            ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                            ;
; Included in Design MTBF ; Yes                                                                                                                               ;
+-------------------------+-----------------------------------------------------------------------------------------------------------------------------------+

+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                    ;
+-------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                            ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+-------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                               ; User Specified         ;              ;                  ;              ;
; Worst-Case MTBF (years)                                                                                                             ; Greater than 1 Billion ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                        ; 9                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                        ; 103.953                ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                           ; 0.05                   ;              ;                  ;              ;
; Source Clock                                                                                                                        ;                        ;              ;                  ;              ;
;  spi_ce1 (INVERTED)                                                                                                                 ;                        ; 2500.000     ; 0.4 MHz          ;              ;
; Synchronization Clock                                                                                                               ;                        ;              ;                  ;              ;
;  ad9866_clk                                                                                                                         ;                        ; 13.563       ; 73.73 MHz        ;              ;
; Asynchronous Source                                                                                                                 ;                        ;              ;                  ;              ;
;  rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|rdptr_g[2]                                                 ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                           ;                        ;              ;                  ;              ;
;  rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|alt_synch_pipe_5md:ws_dgrp|dffpipe_4f9:dffpipe8|dffe9a[2]  ;                        ;              ;                  ; 12.738       ;
;  rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|alt_synch_pipe_5md:ws_dgrp|dffpipe_4f9:dffpipe8|dffe10a[2] ;                        ;              ;                  ; 12.566       ;
;  rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|alt_synch_pipe_5md:ws_dgrp|dffpipe_4f9:dffpipe8|dffe11a[2] ;                        ;              ;                  ; 12.738       ;
;  rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|alt_synch_pipe_5md:ws_dgrp|dffpipe_4f9:dffpipe8|dffe12a[2] ;                        ;              ;                  ; 12.565       ;
;  rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|alt_synch_pipe_5md:ws_dgrp|dffpipe_4f9:dffpipe8|dffe13a[2] ;                        ;              ;                  ; 12.737       ;
;  rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|alt_synch_pipe_5md:ws_dgrp|dffpipe_4f9:dffpipe8|dffe14a[2] ;                        ;              ;                  ; 12.737       ;
;  rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|alt_synch_pipe_5md:ws_dgrp|dffpipe_4f9:dffpipe8|dffe15a[2] ;                        ;              ;                  ; 12.738       ;
;  rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|alt_synch_pipe_5md:ws_dgrp|dffpipe_4f9:dffpipe8|dffe16a[2] ;                        ;              ;                  ; 12.737       ;
;  rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|ws_dgrp_reg[2]                                             ;                        ;              ;                  ; 2.397        ;
+-------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #19: Worst-Case MTBF is Greater than 1 Billion Years
===============================================================================
+-----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                             ;
+-------------------------+---------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                           ;
+-------------------------+---------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|rdptr_g[0]                                                ;
; Synchronization Node    ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|alt_synch_pipe_5md:ws_dgrp|dffpipe_4f9:dffpipe8|dffe9a[0] ;
; Worst-Case MTBF (years) ; Greater than 1 Billion                                                                                                          ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                          ;
; Included in Design MTBF ; Yes                                                                                                                             ;
+-------------------------+---------------------------------------------------------------------------------------------------------------------------------+

+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                  ;
+-----------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                          ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+-----------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                             ; User Specified         ;              ;                  ;              ;
; Worst-Case MTBF (years)                                                                                                           ; Greater than 1 Billion ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                              ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                      ; 9                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                      ; 104.015                ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                         ; 0.05                   ;              ;                  ;              ;
; Source Clock                                                                                                                      ;                        ;              ;                  ;              ;
;  spi_ce0 (INVERTED)                                                                                                               ;                        ; 2500.000     ; 0.4 MHz          ;              ;
; Synchronization Clock                                                                                                             ;                        ;              ;                  ;              ;
;  ad9866_clk                                                                                                                       ;                        ; 13.563       ; 73.73 MHz        ;              ;
; Asynchronous Source                                                                                                               ;                        ;              ;                  ;              ;
;  rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|rdptr_g[0]                                                 ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                         ;                        ;              ;                  ;              ;
;  rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|alt_synch_pipe_5md:ws_dgrp|dffpipe_4f9:dffpipe8|dffe9a[0]  ;                        ;              ;                  ; 12.738       ;
;  rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|alt_synch_pipe_5md:ws_dgrp|dffpipe_4f9:dffpipe8|dffe10a[0] ;                        ;              ;                  ; 12.738       ;
;  rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|alt_synch_pipe_5md:ws_dgrp|dffpipe_4f9:dffpipe8|dffe11a[0] ;                        ;              ;                  ; 12.737       ;
;  rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|alt_synch_pipe_5md:ws_dgrp|dffpipe_4f9:dffpipe8|dffe12a[0] ;                        ;              ;                  ; 12.569       ;
;  rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|alt_synch_pipe_5md:ws_dgrp|dffpipe_4f9:dffpipe8|dffe13a[0] ;                        ;              ;                  ; 12.737       ;
;  rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|alt_synch_pipe_5md:ws_dgrp|dffpipe_4f9:dffpipe8|dffe14a[0] ;                        ;              ;                  ; 12.739       ;
;  rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|alt_synch_pipe_5md:ws_dgrp|dffpipe_4f9:dffpipe8|dffe15a[0] ;                        ;              ;                  ; 12.567       ;
;  rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|alt_synch_pipe_5md:ws_dgrp|dffpipe_4f9:dffpipe8|dffe16a[0] ;                        ;              ;                  ; 12.568       ;
;  rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|ws_dgrp_reg[0]                                             ;                        ;              ;                  ; 2.622        ;
+-----------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #20: Worst-Case MTBF is Greater than 1 Billion Years
===============================================================================
+-----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                             ;
+-------------------------+---------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                           ;
+-------------------------+---------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|rdptr_g[6]                                                ;
; Synchronization Node    ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|alt_synch_pipe_5md:ws_dgrp|dffpipe_4f9:dffpipe8|dffe9a[6] ;
; Worst-Case MTBF (years) ; Greater than 1 Billion                                                                                                          ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                          ;
; Included in Design MTBF ; Yes                                                                                                                             ;
+-------------------------+---------------------------------------------------------------------------------------------------------------------------------+

+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                  ;
+-----------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                          ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+-----------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                             ; User Specified         ;              ;                  ;              ;
; Worst-Case MTBF (years)                                                                                                           ; Greater than 1 Billion ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                              ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                      ; 9                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                      ; 104.098                ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                         ; 0.05                   ;              ;                  ;              ;
; Source Clock                                                                                                                      ;                        ;              ;                  ;              ;
;  spi_ce0 (INVERTED)                                                                                                               ;                        ; 2500.000     ; 0.4 MHz          ;              ;
; Synchronization Clock                                                                                                             ;                        ;              ;                  ;              ;
;  ad9866_clk                                                                                                                       ;                        ; 13.563       ; 73.73 MHz        ;              ;
; Asynchronous Source                                                                                                               ;                        ;              ;                  ;              ;
;  rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|rdptr_g[6]                                                 ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                         ;                        ;              ;                  ;              ;
;  rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|alt_synch_pipe_5md:ws_dgrp|dffpipe_4f9:dffpipe8|dffe9a[6]  ;                        ;              ;                  ; 12.737       ;
;  rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|alt_synch_pipe_5md:ws_dgrp|dffpipe_4f9:dffpipe8|dffe10a[6] ;                        ;              ;                  ; 12.737       ;
;  rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|alt_synch_pipe_5md:ws_dgrp|dffpipe_4f9:dffpipe8|dffe11a[6] ;                        ;              ;                  ; 12.737       ;
;  rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|alt_synch_pipe_5md:ws_dgrp|dffpipe_4f9:dffpipe8|dffe12a[6] ;                        ;              ;                  ; 12.739       ;
;  rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|alt_synch_pipe_5md:ws_dgrp|dffpipe_4f9:dffpipe8|dffe13a[6] ;                        ;              ;                  ; 12.367       ;
;  rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|alt_synch_pipe_5md:ws_dgrp|dffpipe_4f9:dffpipe8|dffe14a[6] ;                        ;              ;                  ; 12.742       ;
;  rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|alt_synch_pipe_5md:ws_dgrp|dffpipe_4f9:dffpipe8|dffe15a[6] ;                        ;              ;                  ; 12.742       ;
;  rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|alt_synch_pipe_5md:ws_dgrp|dffpipe_4f9:dffpipe8|dffe16a[6] ;                        ;              ;                  ; 12.535       ;
;  rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|ws_dgrp_reg[6]                                             ;                        ;              ;                  ; 2.762        ;
+-----------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #21: Worst-Case MTBF is Greater than 1 Billion Years
===============================================================================
+-------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                               ;
+-------------------------+-----------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                             ;
+-------------------------+-----------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|rdptr_g[1]                                                ;
; Synchronization Node    ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|alt_synch_pipe_5md:ws_dgrp|dffpipe_4f9:dffpipe8|dffe9a[1] ;
; Worst-Case MTBF (years) ; Greater than 1 Billion                                                                                                            ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                            ;
; Included in Design MTBF ; Yes                                                                                                                               ;
+-------------------------+-----------------------------------------------------------------------------------------------------------------------------------+

+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                    ;
+-------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                            ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+-------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                               ; User Specified         ;              ;                  ;              ;
; Worst-Case MTBF (years)                                                                                                             ; Greater than 1 Billion ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                        ; 9                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                        ; 104.177                ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                           ; 0.05                   ;              ;                  ;              ;
; Source Clock                                                                                                                        ;                        ;              ;                  ;              ;
;  spi_ce1 (INVERTED)                                                                                                                 ;                        ; 2500.000     ; 0.4 MHz          ;              ;
; Synchronization Clock                                                                                                               ;                        ;              ;                  ;              ;
;  ad9866_clk                                                                                                                         ;                        ; 13.563       ; 73.73 MHz        ;              ;
; Asynchronous Source                                                                                                                 ;                        ;              ;                  ;              ;
;  rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|rdptr_g[1]                                                 ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                           ;                        ;              ;                  ;              ;
;  rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|alt_synch_pipe_5md:ws_dgrp|dffpipe_4f9:dffpipe8|dffe9a[1]  ;                        ;              ;                  ; 12.737       ;
;  rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|alt_synch_pipe_5md:ws_dgrp|dffpipe_4f9:dffpipe8|dffe10a[1] ;                        ;              ;                  ; 12.382       ;
;  rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|alt_synch_pipe_5md:ws_dgrp|dffpipe_4f9:dffpipe8|dffe11a[1] ;                        ;              ;                  ; 12.567       ;
;  rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|alt_synch_pipe_5md:ws_dgrp|dffpipe_4f9:dffpipe8|dffe12a[1] ;                        ;              ;                  ; 12.738       ;
;  rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|alt_synch_pipe_5md:ws_dgrp|dffpipe_4f9:dffpipe8|dffe13a[1] ;                        ;              ;                  ; 12.738       ;
;  rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|alt_synch_pipe_5md:ws_dgrp|dffpipe_4f9:dffpipe8|dffe14a[1] ;                        ;              ;                  ; 12.738       ;
;  rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|alt_synch_pipe_5md:ws_dgrp|dffpipe_4f9:dffpipe8|dffe15a[1] ;                        ;              ;                  ; 12.738       ;
;  rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|alt_synch_pipe_5md:ws_dgrp|dffpipe_4f9:dffpipe8|dffe16a[1] ;                        ;              ;                  ; 12.533       ;
;  rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|ws_dgrp_reg[1]                                             ;                        ;              ;                  ; 3.006        ;
+-------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #22: Worst-Case MTBF is Greater than 1 Billion Years
===============================================================================
+-----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                             ;
+-------------------------+---------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                           ;
+-------------------------+---------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|rdptr_g[8]                                                ;
; Synchronization Node    ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|alt_synch_pipe_5md:ws_dgrp|dffpipe_4f9:dffpipe8|dffe9a[8] ;
; Worst-Case MTBF (years) ; Greater than 1 Billion                                                                                                          ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                          ;
; Included in Design MTBF ; Yes                                                                                                                             ;
+-------------------------+---------------------------------------------------------------------------------------------------------------------------------+

+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                  ;
+-----------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                          ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+-----------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                             ; User Specified         ;              ;                  ;              ;
; Worst-Case MTBF (years)                                                                                                           ; Greater than 1 Billion ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                              ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                      ; 9                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                      ; 104.179                ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                         ; 0.05                   ;              ;                  ;              ;
; Source Clock                                                                                                                      ;                        ;              ;                  ;              ;
;  spi_ce0 (INVERTED)                                                                                                               ;                        ; 2500.000     ; 0.4 MHz          ;              ;
; Synchronization Clock                                                                                                             ;                        ;              ;                  ;              ;
;  ad9866_clk                                                                                                                       ;                        ; 13.563       ; 73.73 MHz        ;              ;
; Asynchronous Source                                                                                                               ;                        ;              ;                  ;              ;
;  rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|rdptr_g[8]                                                 ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                         ;                        ;              ;                  ;              ;
;  rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|alt_synch_pipe_5md:ws_dgrp|dffpipe_4f9:dffpipe8|dffe9a[8]  ;                        ;              ;                  ; 12.739       ;
;  rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|alt_synch_pipe_5md:ws_dgrp|dffpipe_4f9:dffpipe8|dffe10a[8] ;                        ;              ;                  ; 12.739       ;
;  rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|alt_synch_pipe_5md:ws_dgrp|dffpipe_4f9:dffpipe8|dffe11a[8] ;                        ;              ;                  ; 12.738       ;
;  rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|alt_synch_pipe_5md:ws_dgrp|dffpipe_4f9:dffpipe8|dffe12a[8] ;                        ;              ;                  ; 12.738       ;
;  rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|alt_synch_pipe_5md:ws_dgrp|dffpipe_4f9:dffpipe8|dffe13a[8] ;                        ;              ;                  ; 12.737       ;
;  rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|alt_synch_pipe_5md:ws_dgrp|dffpipe_4f9:dffpipe8|dffe14a[8] ;                        ;              ;                  ; 12.740       ;
;  rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|alt_synch_pipe_5md:ws_dgrp|dffpipe_4f9:dffpipe8|dffe15a[8] ;                        ;              ;                  ; 12.740       ;
;  rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|alt_synch_pipe_5md:ws_dgrp|dffpipe_4f9:dffpipe8|dffe16a[8] ;                        ;              ;                  ; 12.741       ;
;  rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|ws_dgrp_reg[8]                                             ;                        ;              ;                  ; 2.267        ;
+-----------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #23: Worst-Case MTBF is Greater than 1 Billion Years
===============================================================================
+-------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                               ;
+-------------------------+-----------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                             ;
+-------------------------+-----------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|rdptr_g[0]                                                ;
; Synchronization Node    ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|alt_synch_pipe_5md:ws_dgrp|dffpipe_4f9:dffpipe8|dffe9a[0] ;
; Worst-Case MTBF (years) ; Greater than 1 Billion                                                                                                            ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                            ;
; Included in Design MTBF ; Yes                                                                                                                               ;
+-------------------------+-----------------------------------------------------------------------------------------------------------------------------------+

+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                    ;
+-------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                            ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+-------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                               ; User Specified         ;              ;                  ;              ;
; Worst-Case MTBF (years)                                                                                                             ; Greater than 1 Billion ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                        ; 9                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                        ; 104.228                ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                           ; 0.05                   ;              ;                  ;              ;
; Source Clock                                                                                                                        ;                        ;              ;                  ;              ;
;  spi_ce1 (INVERTED)                                                                                                                 ;                        ; 2500.000     ; 0.4 MHz          ;              ;
; Synchronization Clock                                                                                                               ;                        ;              ;                  ;              ;
;  ad9866_clk                                                                                                                         ;                        ; 13.563       ; 73.73 MHz        ;              ;
; Asynchronous Source                                                                                                                 ;                        ;              ;                  ;              ;
;  rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|rdptr_g[0]                                                 ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                           ;                        ;              ;                  ;              ;
;  rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|alt_synch_pipe_5md:ws_dgrp|dffpipe_4f9:dffpipe8|dffe9a[0]  ;                        ;              ;                  ; 12.739       ;
;  rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|alt_synch_pipe_5md:ws_dgrp|dffpipe_4f9:dffpipe8|dffe10a[0] ;                        ;              ;                  ; 12.567       ;
;  rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|alt_synch_pipe_5md:ws_dgrp|dffpipe_4f9:dffpipe8|dffe11a[0] ;                        ;              ;                  ; 12.737       ;
;  rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|alt_synch_pipe_5md:ws_dgrp|dffpipe_4f9:dffpipe8|dffe12a[0] ;                        ;              ;                  ; 12.739       ;
;  rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|alt_synch_pipe_5md:ws_dgrp|dffpipe_4f9:dffpipe8|dffe13a[0] ;                        ;              ;                  ; 12.564       ;
;  rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|alt_synch_pipe_5md:ws_dgrp|dffpipe_4f9:dffpipe8|dffe14a[0] ;                        ;              ;                  ; 12.739       ;
;  rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|alt_synch_pipe_5md:ws_dgrp|dffpipe_4f9:dffpipe8|dffe15a[0] ;                        ;              ;                  ; 12.739       ;
;  rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|alt_synch_pipe_5md:ws_dgrp|dffpipe_4f9:dffpipe8|dffe16a[0] ;                        ;              ;                  ; 12.736       ;
;  rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|ws_dgrp_reg[0]                                             ;                        ;              ;                  ; 2.668        ;
+-------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #24: Worst-Case MTBF is Greater than 1 Billion Years
===============================================================================
+-----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                             ;
+-------------------------+---------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                           ;
+-------------------------+---------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|rdptr_g[3]                                                ;
; Synchronization Node    ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|alt_synch_pipe_5md:ws_dgrp|dffpipe_4f9:dffpipe8|dffe9a[3] ;
; Worst-Case MTBF (years) ; Greater than 1 Billion                                                                                                          ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                          ;
; Included in Design MTBF ; Yes                                                                                                                             ;
+-------------------------+---------------------------------------------------------------------------------------------------------------------------------+

+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                  ;
+-----------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                          ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+-----------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                             ; User Specified         ;              ;                  ;              ;
; Worst-Case MTBF (years)                                                                                                           ; Greater than 1 Billion ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                              ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                      ; 9                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                      ; 104.323                ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                         ; 0.05                   ;              ;                  ;              ;
; Source Clock                                                                                                                      ;                        ;              ;                  ;              ;
;  spi_ce0 (INVERTED)                                                                                                               ;                        ; 2500.000     ; 0.4 MHz          ;              ;
; Synchronization Clock                                                                                                             ;                        ;              ;                  ;              ;
;  ad9866_clk                                                                                                                       ;                        ; 13.563       ; 73.73 MHz        ;              ;
; Asynchronous Source                                                                                                               ;                        ;              ;                  ;              ;
;  rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|rdptr_g[3]                                                 ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                         ;                        ;              ;                  ;              ;
;  rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|alt_synch_pipe_5md:ws_dgrp|dffpipe_4f9:dffpipe8|dffe9a[3]  ;                        ;              ;                  ; 12.738       ;
;  rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|alt_synch_pipe_5md:ws_dgrp|dffpipe_4f9:dffpipe8|dffe10a[3] ;                        ;              ;                  ; 12.395       ;
;  rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|alt_synch_pipe_5md:ws_dgrp|dffpipe_4f9:dffpipe8|dffe11a[3] ;                        ;              ;                  ; 12.741       ;
;  rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|alt_synch_pipe_5md:ws_dgrp|dffpipe_4f9:dffpipe8|dffe12a[3] ;                        ;              ;                  ; 12.740       ;
;  rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|alt_synch_pipe_5md:ws_dgrp|dffpipe_4f9:dffpipe8|dffe13a[3] ;                        ;              ;                  ; 12.569       ;
;  rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|alt_synch_pipe_5md:ws_dgrp|dffpipe_4f9:dffpipe8|dffe14a[3] ;                        ;              ;                  ; 12.741       ;
;  rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|alt_synch_pipe_5md:ws_dgrp|dffpipe_4f9:dffpipe8|dffe15a[3] ;                        ;              ;                  ; 12.740       ;
;  rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|alt_synch_pipe_5md:ws_dgrp|dffpipe_4f9:dffpipe8|dffe16a[3] ;                        ;              ;                  ; 12.532       ;
;  rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|ws_dgrp_reg[3]                                             ;                        ;              ;                  ; 3.127        ;
+-----------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #25: Worst-Case MTBF is Greater than 1 Billion Years
===============================================================================
+-----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                             ;
+-------------------------+---------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                           ;
+-------------------------+---------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|rdptr_g[9]                                                ;
; Synchronization Node    ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|alt_synch_pipe_5md:ws_dgrp|dffpipe_4f9:dffpipe8|dffe9a[9] ;
; Worst-Case MTBF (years) ; Greater than 1 Billion                                                                                                          ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                          ;
; Included in Design MTBF ; Yes                                                                                                                             ;
+-------------------------+---------------------------------------------------------------------------------------------------------------------------------+

+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                  ;
+-----------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                          ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+-----------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                             ; User Specified         ;              ;                  ;              ;
; Worst-Case MTBF (years)                                                                                                           ; Greater than 1 Billion ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                              ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                      ; 9                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                      ; 104.365                ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                         ; 0.05                   ;              ;                  ;              ;
; Source Clock                                                                                                                      ;                        ;              ;                  ;              ;
;  spi_ce0 (INVERTED)                                                                                                               ;                        ; 2500.000     ; 0.4 MHz          ;              ;
; Synchronization Clock                                                                                                             ;                        ;              ;                  ;              ;
;  ad9866_clk                                                                                                                       ;                        ; 13.563       ; 73.73 MHz        ;              ;
; Asynchronous Source                                                                                                               ;                        ;              ;                  ;              ;
;  rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|rdptr_g[9]                                                 ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                         ;                        ;              ;                  ;              ;
;  rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|alt_synch_pipe_5md:ws_dgrp|dffpipe_4f9:dffpipe8|dffe9a[9]  ;                        ;              ;                  ; 12.740       ;
;  rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|alt_synch_pipe_5md:ws_dgrp|dffpipe_4f9:dffpipe8|dffe10a[9] ;                        ;              ;                  ; 12.740       ;
;  rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|alt_synch_pipe_5md:ws_dgrp|dffpipe_4f9:dffpipe8|dffe11a[9] ;                        ;              ;                  ; 12.741       ;
;  rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|alt_synch_pipe_5md:ws_dgrp|dffpipe_4f9:dffpipe8|dffe12a[9] ;                        ;              ;                  ; 12.741       ;
;  rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|alt_synch_pipe_5md:ws_dgrp|dffpipe_4f9:dffpipe8|dffe13a[9] ;                        ;              ;                  ; 12.740       ;
;  rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|alt_synch_pipe_5md:ws_dgrp|dffpipe_4f9:dffpipe8|dffe14a[9] ;                        ;              ;                  ; 12.742       ;
;  rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|alt_synch_pipe_5md:ws_dgrp|dffpipe_4f9:dffpipe8|dffe15a[9] ;                        ;              ;                  ; 12.742       ;
;  rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|alt_synch_pipe_5md:ws_dgrp|dffpipe_4f9:dffpipe8|dffe16a[9] ;                        ;              ;                  ; 12.533       ;
;  rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|ws_dgrp_reg[9]                                             ;                        ;              ;                  ; 2.646        ;
+-----------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #26: Worst-Case MTBF is Greater than 1 Billion Years
===============================================================================
+-----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                             ;
+-------------------------+---------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                           ;
+-------------------------+---------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|rdptr_g[2]                                                ;
; Synchronization Node    ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|alt_synch_pipe_5md:ws_dgrp|dffpipe_4f9:dffpipe8|dffe9a[2] ;
; Worst-Case MTBF (years) ; Greater than 1 Billion                                                                                                          ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                          ;
; Included in Design MTBF ; Yes                                                                                                                             ;
+-------------------------+---------------------------------------------------------------------------------------------------------------------------------+

+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                  ;
+-----------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                          ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+-----------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                             ; User Specified         ;              ;                  ;              ;
; Worst-Case MTBF (years)                                                                                                           ; Greater than 1 Billion ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                              ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                      ; 9                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                      ; 104.372                ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                         ; 0.05                   ;              ;                  ;              ;
; Source Clock                                                                                                                      ;                        ;              ;                  ;              ;
;  spi_ce0 (INVERTED)                                                                                                               ;                        ; 2500.000     ; 0.4 MHz          ;              ;
; Synchronization Clock                                                                                                             ;                        ;              ;                  ;              ;
;  ad9866_clk                                                                                                                       ;                        ; 13.563       ; 73.73 MHz        ;              ;
; Asynchronous Source                                                                                                               ;                        ;              ;                  ;              ;
;  rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|rdptr_g[2]                                                 ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                         ;                        ;              ;                  ;              ;
;  rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|alt_synch_pipe_5md:ws_dgrp|dffpipe_4f9:dffpipe8|dffe9a[2]  ;                        ;              ;                  ; 12.570       ;
;  rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|alt_synch_pipe_5md:ws_dgrp|dffpipe_4f9:dffpipe8|dffe10a[2] ;                        ;              ;                  ; 12.570       ;
;  rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|alt_synch_pipe_5md:ws_dgrp|dffpipe_4f9:dffpipe8|dffe11a[2] ;                        ;              ;                  ; 12.742       ;
;  rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|alt_synch_pipe_5md:ws_dgrp|dffpipe_4f9:dffpipe8|dffe12a[2] ;                        ;              ;                  ; 12.738       ;
;  rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|alt_synch_pipe_5md:ws_dgrp|dffpipe_4f9:dffpipe8|dffe13a[2] ;                        ;              ;                  ; 12.741       ;
;  rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|alt_synch_pipe_5md:ws_dgrp|dffpipe_4f9:dffpipe8|dffe14a[2] ;                        ;              ;                  ; 12.741       ;
;  rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|alt_synch_pipe_5md:ws_dgrp|dffpipe_4f9:dffpipe8|dffe15a[2] ;                        ;              ;                  ; 12.741       ;
;  rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|alt_synch_pipe_5md:ws_dgrp|dffpipe_4f9:dffpipe8|dffe16a[2] ;                        ;              ;                  ; 12.741       ;
;  rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|ws_dgrp_reg[2]                                             ;                        ;              ;                  ; 2.788        ;
+-----------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #27: Worst-Case MTBF is Greater than 1 Billion Years
===============================================================================
+-----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                             ;
+-------------------------+---------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                           ;
+-------------------------+---------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|rdptr_g[4]                                                ;
; Synchronization Node    ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|alt_synch_pipe_5md:ws_dgrp|dffpipe_4f9:dffpipe8|dffe9a[4] ;
; Worst-Case MTBF (years) ; Greater than 1 Billion                                                                                                          ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                          ;
; Included in Design MTBF ; Yes                                                                                                                             ;
+-------------------------+---------------------------------------------------------------------------------------------------------------------------------+

+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                  ;
+-----------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                          ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+-----------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                             ; User Specified         ;              ;                  ;              ;
; Worst-Case MTBF (years)                                                                                                           ; Greater than 1 Billion ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                              ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                      ; 9                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                      ; 104.587                ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                         ; 0.05                   ;              ;                  ;              ;
; Source Clock                                                                                                                      ;                        ;              ;                  ;              ;
;  spi_ce0 (INVERTED)                                                                                                               ;                        ; 2500.000     ; 0.4 MHz          ;              ;
; Synchronization Clock                                                                                                             ;                        ;              ;                  ;              ;
;  ad9866_clk                                                                                                                       ;                        ; 13.563       ; 73.73 MHz        ;              ;
; Asynchronous Source                                                                                                               ;                        ;              ;                  ;              ;
;  rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|rdptr_g[4]                                                 ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                         ;                        ;              ;                  ;              ;
;  rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|alt_synch_pipe_5md:ws_dgrp|dffpipe_4f9:dffpipe8|dffe9a[4]  ;                        ;              ;                  ; 12.738       ;
;  rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|alt_synch_pipe_5md:ws_dgrp|dffpipe_4f9:dffpipe8|dffe10a[4] ;                        ;              ;                  ; 12.569       ;
;  rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|alt_synch_pipe_5md:ws_dgrp|dffpipe_4f9:dffpipe8|dffe11a[4] ;                        ;              ;                  ; 12.566       ;
;  rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|alt_synch_pipe_5md:ws_dgrp|dffpipe_4f9:dffpipe8|dffe12a[4] ;                        ;              ;                  ; 12.738       ;
;  rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|alt_synch_pipe_5md:ws_dgrp|dffpipe_4f9:dffpipe8|dffe13a[4] ;                        ;              ;                  ; 12.740       ;
;  rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|alt_synch_pipe_5md:ws_dgrp|dffpipe_4f9:dffpipe8|dffe14a[4] ;                        ;              ;                  ; 12.570       ;
;  rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|alt_synch_pipe_5md:ws_dgrp|dffpipe_4f9:dffpipe8|dffe15a[4] ;                        ;              ;                  ; 12.739       ;
;  rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|alt_synch_pipe_5md:ws_dgrp|dffpipe_4f9:dffpipe8|dffe16a[4] ;                        ;              ;                  ; 12.740       ;
;  rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|ws_dgrp_reg[4]                                             ;                        ;              ;                  ; 3.187        ;
+-----------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #28: Worst-Case MTBF is Greater than 1 Billion Years
===============================================================================
+-------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                               ;
+-------------------------+-----------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                             ;
+-------------------------+-----------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|rdptr_g[9]                                                ;
; Synchronization Node    ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|alt_synch_pipe_5md:ws_dgrp|dffpipe_4f9:dffpipe8|dffe9a[9] ;
; Worst-Case MTBF (years) ; Greater than 1 Billion                                                                                                            ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                            ;
; Included in Design MTBF ; Yes                                                                                                                               ;
+-------------------------+-----------------------------------------------------------------------------------------------------------------------------------+

+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                    ;
+-------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                            ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+-------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                               ; User Specified         ;              ;                  ;              ;
; Worst-Case MTBF (years)                                                                                                             ; Greater than 1 Billion ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                        ; 9                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                        ; 104.619                ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                           ; 0.05                   ;              ;                  ;              ;
; Source Clock                                                                                                                        ;                        ;              ;                  ;              ;
;  spi_ce1 (INVERTED)                                                                                                                 ;                        ; 2500.000     ; 0.4 MHz          ;              ;
; Synchronization Clock                                                                                                               ;                        ;              ;                  ;              ;
;  ad9866_clk                                                                                                                         ;                        ; 13.563       ; 73.73 MHz        ;              ;
; Asynchronous Source                                                                                                                 ;                        ;              ;                  ;              ;
;  rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|rdptr_g[9]                                                 ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                           ;                        ;              ;                  ;              ;
;  rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|alt_synch_pipe_5md:ws_dgrp|dffpipe_4f9:dffpipe8|dffe9a[9]  ;                        ;              ;                  ; 12.742       ;
;  rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|alt_synch_pipe_5md:ws_dgrp|dffpipe_4f9:dffpipe8|dffe10a[9] ;                        ;              ;                  ; 12.740       ;
;  rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|alt_synch_pipe_5md:ws_dgrp|dffpipe_4f9:dffpipe8|dffe11a[9] ;                        ;              ;                  ; 12.741       ;
;  rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|alt_synch_pipe_5md:ws_dgrp|dffpipe_4f9:dffpipe8|dffe12a[9] ;                        ;              ;                  ; 12.740       ;
;  rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|alt_synch_pipe_5md:ws_dgrp|dffpipe_4f9:dffpipe8|dffe13a[9] ;                        ;              ;                  ; 12.742       ;
;  rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|alt_synch_pipe_5md:ws_dgrp|dffpipe_4f9:dffpipe8|dffe14a[9] ;                        ;              ;                  ; 12.739       ;
;  rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|alt_synch_pipe_5md:ws_dgrp|dffpipe_4f9:dffpipe8|dffe15a[9] ;                        ;              ;                  ; 12.741       ;
;  rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|alt_synch_pipe_5md:ws_dgrp|dffpipe_4f9:dffpipe8|dffe16a[9] ;                        ;              ;                  ; 12.533       ;
;  rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|ws_dgrp_reg[9]                                             ;                        ;              ;                  ; 2.901        ;
+-------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #29: Worst-Case MTBF is Greater than 1 Billion Years
===============================================================================
+-----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                             ;
+-------------------------+---------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                           ;
+-------------------------+---------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|rdptr_g[5]                                                ;
; Synchronization Node    ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|alt_synch_pipe_5md:ws_dgrp|dffpipe_4f9:dffpipe8|dffe9a[5] ;
; Worst-Case MTBF (years) ; Greater than 1 Billion                                                                                                          ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                          ;
; Included in Design MTBF ; Yes                                                                                                                             ;
+-------------------------+---------------------------------------------------------------------------------------------------------------------------------+

+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                  ;
+-----------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                          ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+-----------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                             ; User Specified         ;              ;                  ;              ;
; Worst-Case MTBF (years)                                                                                                           ; Greater than 1 Billion ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                              ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                      ; 9                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                      ; 104.668                ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                         ; 0.05                   ;              ;                  ;              ;
; Source Clock                                                                                                                      ;                        ;              ;                  ;              ;
;  spi_ce0 (INVERTED)                                                                                                               ;                        ; 2500.000     ; 0.4 MHz          ;              ;
; Synchronization Clock                                                                                                             ;                        ;              ;                  ;              ;
;  ad9866_clk                                                                                                                       ;                        ; 13.563       ; 73.73 MHz        ;              ;
; Asynchronous Source                                                                                                               ;                        ;              ;                  ;              ;
;  rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|rdptr_g[5]                                                 ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                         ;                        ;              ;                  ;              ;
;  rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|alt_synch_pipe_5md:ws_dgrp|dffpipe_4f9:dffpipe8|dffe9a[5]  ;                        ;              ;                  ; 12.739       ;
;  rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|alt_synch_pipe_5md:ws_dgrp|dffpipe_4f9:dffpipe8|dffe10a[5] ;                        ;              ;                  ; 12.175       ;
;  rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|alt_synch_pipe_5md:ws_dgrp|dffpipe_4f9:dffpipe8|dffe11a[5] ;                        ;              ;                  ; 12.738       ;
;  rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|alt_synch_pipe_5md:ws_dgrp|dffpipe_4f9:dffpipe8|dffe12a[5] ;                        ;              ;                  ; 12.738       ;
;  rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|alt_synch_pipe_5md:ws_dgrp|dffpipe_4f9:dffpipe8|dffe13a[5] ;                        ;              ;                  ; 12.740       ;
;  rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|alt_synch_pipe_5md:ws_dgrp|dffpipe_4f9:dffpipe8|dffe14a[5] ;                        ;              ;                  ; 12.738       ;
;  rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|alt_synch_pipe_5md:ws_dgrp|dffpipe_4f9:dffpipe8|dffe15a[5] ;                        ;              ;                  ; 12.741       ;
;  rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|alt_synch_pipe_5md:ws_dgrp|dffpipe_4f9:dffpipe8|dffe16a[5] ;                        ;              ;                  ; 12.532       ;
;  rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|ws_dgrp_reg[5]                                             ;                        ;              ;                  ; 3.527        ;
+-----------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #30: Worst-Case MTBF is Greater than 1 Billion Years
===============================================================================
+-------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                               ;
+-------------------------+-----------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                             ;
+-------------------------+-----------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|rdptr_g[5]                                                ;
; Synchronization Node    ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|alt_synch_pipe_5md:ws_dgrp|dffpipe_4f9:dffpipe8|dffe9a[5] ;
; Worst-Case MTBF (years) ; Greater than 1 Billion                                                                                                            ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                            ;
; Included in Design MTBF ; Yes                                                                                                                               ;
+-------------------------+-----------------------------------------------------------------------------------------------------------------------------------+

+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                    ;
+-------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                            ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+-------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                               ; User Specified         ;              ;                  ;              ;
; Worst-Case MTBF (years)                                                                                                             ; Greater than 1 Billion ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                        ; 9                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                        ; 104.793                ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                           ; 0.05                   ;              ;                  ;              ;
; Source Clock                                                                                                                        ;                        ;              ;                  ;              ;
;  spi_ce1 (INVERTED)                                                                                                                 ;                        ; 2500.000     ; 0.4 MHz          ;              ;
; Synchronization Clock                                                                                                               ;                        ;              ;                  ;              ;
;  ad9866_clk                                                                                                                         ;                        ; 13.563       ; 73.73 MHz        ;              ;
; Asynchronous Source                                                                                                                 ;                        ;              ;                  ;              ;
;  rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|rdptr_g[5]                                                 ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                           ;                        ;              ;                  ;              ;
;  rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|alt_synch_pipe_5md:ws_dgrp|dffpipe_4f9:dffpipe8|dffe9a[5]  ;                        ;              ;                  ; 12.739       ;
;  rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|alt_synch_pipe_5md:ws_dgrp|dffpipe_4f9:dffpipe8|dffe10a[5] ;                        ;              ;                  ; 12.737       ;
;  rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|alt_synch_pipe_5md:ws_dgrp|dffpipe_4f9:dffpipe8|dffe11a[5] ;                        ;              ;                  ; 12.738       ;
;  rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|alt_synch_pipe_5md:ws_dgrp|dffpipe_4f9:dffpipe8|dffe12a[5] ;                        ;              ;                  ; 12.738       ;
;  rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|alt_synch_pipe_5md:ws_dgrp|dffpipe_4f9:dffpipe8|dffe13a[5] ;                        ;              ;                  ; 12.738       ;
;  rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|alt_synch_pipe_5md:ws_dgrp|dffpipe_4f9:dffpipe8|dffe14a[5] ;                        ;              ;                  ; 12.736       ;
;  rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|alt_synch_pipe_5md:ws_dgrp|dffpipe_4f9:dffpipe8|dffe15a[5] ;                        ;              ;                  ; 12.736       ;
;  rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|alt_synch_pipe_5md:ws_dgrp|dffpipe_4f9:dffpipe8|dffe16a[5] ;                        ;              ;                  ; 12.532       ;
;  rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|ws_dgrp_reg[5]                                             ;                        ;              ;                  ; 3.099        ;
+-------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #31: Worst-Case MTBF is Greater than 1 Billion Years
===============================================================================
+-------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                               ;
+-------------------------+-----------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                             ;
+-------------------------+-----------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|rdptr_g[8]                                                ;
; Synchronization Node    ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|alt_synch_pipe_5md:ws_dgrp|dffpipe_4f9:dffpipe8|dffe9a[8] ;
; Worst-Case MTBF (years) ; Greater than 1 Billion                                                                                                            ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                            ;
; Included in Design MTBF ; Yes                                                                                                                               ;
+-------------------------+-----------------------------------------------------------------------------------------------------------------------------------+

+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                    ;
+-------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                            ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+-------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                               ; User Specified         ;              ;                  ;              ;
; Worst-Case MTBF (years)                                                                                                             ; Greater than 1 Billion ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                        ; 9                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                        ; 104.887                ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                           ; 0.05                   ;              ;                  ;              ;
; Source Clock                                                                                                                        ;                        ;              ;                  ;              ;
;  spi_ce1 (INVERTED)                                                                                                                 ;                        ; 2500.000     ; 0.4 MHz          ;              ;
; Synchronization Clock                                                                                                               ;                        ;              ;                  ;              ;
;  ad9866_clk                                                                                                                         ;                        ; 13.563       ; 73.73 MHz        ;              ;
; Asynchronous Source                                                                                                                 ;                        ;              ;                  ;              ;
;  rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|rdptr_g[8]                                                 ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                           ;                        ;              ;                  ;              ;
;  rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|alt_synch_pipe_5md:ws_dgrp|dffpipe_4f9:dffpipe8|dffe9a[8]  ;                        ;              ;                  ; 12.738       ;
;  rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|alt_synch_pipe_5md:ws_dgrp|dffpipe_4f9:dffpipe8|dffe10a[8] ;                        ;              ;                  ; 12.738       ;
;  rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|alt_synch_pipe_5md:ws_dgrp|dffpipe_4f9:dffpipe8|dffe11a[8] ;                        ;              ;                  ; 12.736       ;
;  rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|alt_synch_pipe_5md:ws_dgrp|dffpipe_4f9:dffpipe8|dffe12a[8] ;                        ;              ;                  ; 12.315       ;
;  rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|alt_synch_pipe_5md:ws_dgrp|dffpipe_4f9:dffpipe8|dffe13a[8] ;                        ;              ;                  ; 12.740       ;
;  rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|alt_synch_pipe_5md:ws_dgrp|dffpipe_4f9:dffpipe8|dffe14a[8] ;                        ;              ;                  ; 12.740       ;
;  rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|alt_synch_pipe_5md:ws_dgrp|dffpipe_4f9:dffpipe8|dffe15a[8] ;                        ;              ;                  ; 12.741       ;
;  rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|alt_synch_pipe_5md:ws_dgrp|dffpipe_4f9:dffpipe8|dffe16a[8] ;                        ;              ;                  ; 12.534       ;
;  rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|ws_dgrp_reg[8]                                             ;                        ;              ;                  ; 3.605        ;
+-------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #32: Worst-Case MTBF is Greater than 1 Billion Years
===============================================================================
+-----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                             ;
+-------------------------+---------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                           ;
+-------------------------+---------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|rdptr_g[7]                                                ;
; Synchronization Node    ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|alt_synch_pipe_5md:ws_dgrp|dffpipe_4f9:dffpipe8|dffe9a[7] ;
; Worst-Case MTBF (years) ; Greater than 1 Billion                                                                                                          ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                          ;
; Included in Design MTBF ; Yes                                                                                                                             ;
+-------------------------+---------------------------------------------------------------------------------------------------------------------------------+

+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                  ;
+-----------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                          ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+-----------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                             ; User Specified         ;              ;                  ;              ;
; Worst-Case MTBF (years)                                                                                                           ; Greater than 1 Billion ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                              ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                      ; 9                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                      ; 105.197                ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                         ; 0.05                   ;              ;                  ;              ;
; Source Clock                                                                                                                      ;                        ;              ;                  ;              ;
;  spi_ce0 (INVERTED)                                                                                                               ;                        ; 2500.000     ; 0.4 MHz          ;              ;
; Synchronization Clock                                                                                                             ;                        ;              ;                  ;              ;
;  ad9866_clk                                                                                                                       ;                        ; 13.563       ; 73.73 MHz        ;              ;
; Asynchronous Source                                                                                                               ;                        ;              ;                  ;              ;
;  rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|rdptr_g[7]                                                 ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                         ;                        ;              ;                  ;              ;
;  rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|alt_synch_pipe_5md:ws_dgrp|dffpipe_4f9:dffpipe8|dffe9a[7]  ;                        ;              ;                  ; 12.743       ;
;  rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|alt_synch_pipe_5md:ws_dgrp|dffpipe_4f9:dffpipe8|dffe10a[7] ;                        ;              ;                  ; 12.744       ;
;  rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|alt_synch_pipe_5md:ws_dgrp|dffpipe_4f9:dffpipe8|dffe11a[7] ;                        ;              ;                  ; 12.742       ;
;  rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|alt_synch_pipe_5md:ws_dgrp|dffpipe_4f9:dffpipe8|dffe12a[7] ;                        ;              ;                  ; 12.740       ;
;  rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|alt_synch_pipe_5md:ws_dgrp|dffpipe_4f9:dffpipe8|dffe13a[7] ;                        ;              ;                  ; 12.740       ;
;  rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|alt_synch_pipe_5md:ws_dgrp|dffpipe_4f9:dffpipe8|dffe14a[7] ;                        ;              ;                  ; 12.743       ;
;  rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|alt_synch_pipe_5md:ws_dgrp|dffpipe_4f9:dffpipe8|dffe15a[7] ;                        ;              ;                  ; 12.743       ;
;  rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|alt_synch_pipe_5md:ws_dgrp|dffpipe_4f9:dffpipe8|dffe16a[7] ;                        ;              ;                  ; 12.535       ;
;  rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|ws_dgrp_reg[7]                                             ;                        ;              ;                  ; 3.467        ;
+-----------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



+--------------------------------------------------------------+
; Fast 1200mV 0C Model Setup Summary                           ;
+-----------------------------------+----------+---------------+
; Clock                             ; Slack    ; End Point TNS ;
+-----------------------------------+----------+---------------+
; spi_sck                           ; 0.747    ; 0.000         ;
; ad9866_clk                        ; 1.693    ; 0.000         ;
; spi_ce0                           ; 1.825    ; 0.000         ;
; spi_slave:spi_slave_rx2_inst|done ; 2.789    ; 0.000         ;
; spi_slave:spi_slave_rx_inst|done  ; 2.942    ; 0.000         ;
; virt_ad9866_rxclk                 ; 28.098   ; 0.000         ;
; clk_10mhz                         ; 97.771   ; 0.000         ;
; spi_ce1                           ; 2497.615 ; 0.000         ;
+-----------------------------------+----------+---------------+


+------------------------------------------------------------+
; Fast 1200mV 0C Model Hold Summary                          ;
+-----------------------------------+--------+---------------+
; Clock                             ; Slack  ; End Point TNS ;
+-----------------------------------+--------+---------------+
; spi_slave:spi_slave_rx2_inst|done ; 0.095  ; 0.000         ;
; spi_sck                           ; 0.150  ; 0.000         ;
; ad9866_clk                        ; 0.152  ; 0.000         ;
; clk_10mhz                         ; 0.186  ; 0.000         ;
; spi_ce1                           ; 0.186  ; 0.000         ;
; spi_ce0                           ; 0.196  ; 0.000         ;
; spi_slave:spi_slave_rx_inst|done  ; 0.224  ; 0.000         ;
; virt_ad9866_rxclk                 ; 11.490 ; 0.000         ;
+-----------------------------------+--------+---------------+


-----------------------------------------
; Fast 1200mV 0C Model Recovery Summary ;
-----------------------------------------
No paths to report.


----------------------------------------
; Fast 1200mV 0C Model Removal Summary ;
----------------------------------------
No paths to report.


+--------------------------------------------------------------+
; Fast 1200mV 0C Model Minimum Pulse Width Summary             ;
+-----------------------------------+----------+---------------+
; Clock                             ; Slack    ; End Point TNS ;
+-----------------------------------+----------+---------------+
; ad9866_clk                        ; 3.106    ; 0.000         ;
; ad9866_rxclk                      ; 3.106    ; 0.000         ;
; ad9866_txclk                      ; 3.106    ; 0.000         ;
; spi_sck                           ; 31.076   ; 0.000         ;
; clk_10mhz                         ; 49.270   ; 0.000         ;
; spi_ce0                           ; 1249.114 ; 0.000         ;
; spi_ce1                           ; 1249.209 ; 0.000         ;
; spi_slave:spi_slave_rx_inst|done  ; 1249.757 ; 0.000         ;
; spi_slave:spi_slave_rx2_inst|done ; 1249.763 ; 0.000         ;
+-----------------------------------+----------+---------------+


+----------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'spi_sck'                                                                                            ;
+-------+-----------+----------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node ; To Node                                ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------+----------------------------------------+--------------+-------------+--------------+------------+------------+
; 0.747 ; spi_ce[0] ; spi_slave:spi_slave_rx_inst|done       ; spi_ce0      ; spi_sck     ; 2.000        ; 1.255      ; 2.485      ;
; 0.758 ; spi_ce[1] ; spi_slave:spi_slave_rx2_inst|nb[0]     ; spi_ce1      ; spi_sck     ; 2.000        ; 1.241      ; 2.460      ;
; 0.758 ; spi_ce[1] ; spi_slave:spi_slave_rx2_inst|nb[1]     ; spi_ce1      ; spi_sck     ; 2.000        ; 1.241      ; 2.460      ;
; 0.758 ; spi_ce[1] ; spi_slave:spi_slave_rx2_inst|nb[2]     ; spi_ce1      ; spi_sck     ; 2.000        ; 1.241      ; 2.460      ;
; 0.758 ; spi_ce[1] ; spi_slave:spi_slave_rx2_inst|nb[3]     ; spi_ce1      ; spi_sck     ; 2.000        ; 1.241      ; 2.460      ;
; 0.758 ; spi_ce[1] ; spi_slave:spi_slave_rx2_inst|nb[4]     ; spi_ce1      ; spi_sck     ; 2.000        ; 1.241      ; 2.460      ;
; 0.758 ; spi_ce[1] ; spi_slave:spi_slave_rx2_inst|nb[5]     ; spi_ce1      ; spi_sck     ; 2.000        ; 1.241      ; 2.460      ;
; 0.758 ; spi_ce[1] ; spi_slave:spi_slave_rx2_inst|nb[6]     ; spi_ce1      ; spi_sck     ; 2.000        ; 1.241      ; 2.460      ;
; 0.758 ; spi_ce[1] ; spi_slave:spi_slave_rx2_inst|done      ; spi_ce1      ; spi_sck     ; 2.000        ; 1.241      ; 2.460      ;
; 0.779 ; spi_ce[0] ; spi_slave:spi_slave_rx_inst|nb[2]      ; spi_ce0      ; spi_sck     ; 2.000        ; 1.042      ; 2.240      ;
; 0.829 ; spi_ce[1] ; spi_slave:spi_slave_rx2_inst|rdata[16] ; spi_ce1      ; spi_sck     ; 2.000        ; 1.301      ; 2.449      ;
; 0.830 ; spi_ce[1] ; spi_slave:spi_slave_rx2_inst|rreg[38]  ; spi_ce1      ; spi_sck     ; 2.000        ; 1.075      ; 2.222      ;
; 0.846 ; spi_ce[0] ; spi_slave:spi_slave_rx_inst|rdata[23]  ; spi_ce0      ; spi_sck     ; 2.000        ; 1.221      ; 2.352      ;
; 0.846 ; spi_ce[0] ; spi_slave:spi_slave_rx_inst|rdata[11]  ; spi_ce0      ; spi_sck     ; 2.000        ; 1.221      ; 2.352      ;
; 0.846 ; spi_ce[0] ; spi_slave:spi_slave_rx_inst|rdata[10]  ; spi_ce0      ; spi_sck     ; 2.000        ; 1.221      ; 2.352      ;
; 0.846 ; spi_ce[0] ; spi_slave:spi_slave_rx_inst|rdata[9]   ; spi_ce0      ; spi_sck     ; 2.000        ; 1.221      ; 2.352      ;
; 0.859 ; spi_ce[0] ; spi_slave:spi_slave_rx_inst|rdata[14]  ; spi_ce0      ; spi_sck     ; 2.000        ; 1.239      ; 2.357      ;
; 0.859 ; spi_ce[0] ; spi_slave:spi_slave_rx_inst|rdata[13]  ; spi_ce0      ; spi_sck     ; 2.000        ; 1.239      ; 2.357      ;
; 0.859 ; spi_ce[0] ; spi_slave:spi_slave_rx_inst|rdata[12]  ; spi_ce0      ; spi_sck     ; 2.000        ; 1.239      ; 2.357      ;
; 0.859 ; spi_ce[0] ; spi_slave:spi_slave_rx_inst|rdata[8]   ; spi_ce0      ; spi_sck     ; 2.000        ; 1.239      ; 2.357      ;
; 0.887 ; spi_ce[1] ; spi_slave:spi_slave_rx2_inst|rreg[34]  ; spi_ce1      ; spi_sck     ; 2.000        ; 1.075      ; 2.165      ;
; 0.887 ; spi_ce[1] ; spi_slave:spi_slave_rx2_inst|rreg[11]  ; spi_ce1      ; spi_sck     ; 2.000        ; 1.075      ; 2.165      ;
; 0.887 ; spi_ce[1] ; spi_slave:spi_slave_rx2_inst|rreg[10]  ; spi_ce1      ; spi_sck     ; 2.000        ; 1.075      ; 2.165      ;
; 0.891 ; spi_ce[1] ; spi_slave:spi_slave_rx2_inst|rreg[2]   ; spi_ce1      ; spi_sck     ; 2.000        ; 0.995      ; 2.081      ;
; 0.896 ; spi_ce[0] ; spi_slave:spi_slave_rx_inst|rdata[21]  ; spi_ce0      ; spi_sck     ; 2.000        ; 1.210      ; 2.291      ;
; 0.896 ; spi_ce[0] ; spi_slave:spi_slave_rx_inst|rdata[0]   ; spi_ce0      ; spi_sck     ; 2.000        ; 1.210      ; 2.291      ;
; 0.900 ; spi_ce[0] ; spi_slave:spi_slave_rx_inst|nb[0]      ; spi_ce0      ; spi_sck     ; 2.000        ; 1.090      ; 2.167      ;
; 0.900 ; spi_ce[0] ; spi_slave:spi_slave_rx_inst|rreg[29]   ; spi_ce0      ; spi_sck     ; 2.000        ; 1.090      ; 2.167      ;
; 0.900 ; spi_ce[0] ; spi_slave:spi_slave_rx_inst|rreg[0]    ; spi_ce0      ; spi_sck     ; 2.000        ; 1.090      ; 2.167      ;
; 0.900 ; spi_ce[0] ; spi_slave:spi_slave_rx_inst|rreg[32]   ; spi_ce0      ; spi_sck     ; 2.000        ; 1.090      ; 2.167      ;
; 0.900 ; spi_ce[0] ; spi_slave:spi_slave_rx_inst|rreg[36]   ; spi_ce0      ; spi_sck     ; 2.000        ; 1.090      ; 2.167      ;
; 0.903 ; spi_ce[0] ; spi_slave:spi_slave_rx_inst|rdata[28]  ; spi_ce0      ; spi_sck     ; 2.000        ; 1.205      ; 2.279      ;
; 0.905 ; spi_ce[0] ; spi_slave:spi_slave_rx_inst|rdata[32]  ; spi_ce0      ; spi_sck     ; 2.000        ; 1.095      ; 2.167      ;
; 0.905 ; spi_ce[0] ; spi_slave:spi_slave_rx_inst|rdata[30]  ; spi_ce0      ; spi_sck     ; 2.000        ; 1.095      ; 2.167      ;
; 0.905 ; spi_ce[0] ; spi_slave:spi_slave_rx_inst|rdata[27]  ; spi_ce0      ; spi_sck     ; 2.000        ; 1.095      ; 2.167      ;
; 0.905 ; spi_ce[0] ; spi_slave:spi_slave_rx_inst|rdata[26]  ; spi_ce0      ; spi_sck     ; 2.000        ; 1.095      ; 2.167      ;
; 0.905 ; spi_ce[0] ; spi_slave:spi_slave_rx_inst|rdata[7]   ; spi_ce0      ; spi_sck     ; 2.000        ; 1.095      ; 2.167      ;
; 0.906 ; spi_ce[0] ; spi_slave:spi_slave_rx_inst|rdata[33]  ; spi_ce0      ; spi_sck     ; 2.000        ; 0.988      ; 2.059      ;
; 0.906 ; spi_ce[0] ; spi_slave:spi_slave_rx_inst|rdata[34]  ; spi_ce0      ; spi_sck     ; 2.000        ; 0.988      ; 2.059      ;
; 0.906 ; spi_ce[0] ; spi_slave:spi_slave_rx_inst|rdata[35]  ; spi_ce0      ; spi_sck     ; 2.000        ; 0.988      ; 2.059      ;
; 0.906 ; spi_ce[0] ; spi_slave:spi_slave_rx_inst|rdata[36]  ; spi_ce0      ; spi_sck     ; 2.000        ; 0.988      ; 2.059      ;
; 0.906 ; spi_ce[0] ; spi_slave:spi_slave_rx_inst|rdata[37]  ; spi_ce0      ; spi_sck     ; 2.000        ; 0.988      ; 2.059      ;
; 0.906 ; spi_ce[0] ; spi_slave:spi_slave_rx_inst|rdata[29]  ; spi_ce0      ; spi_sck     ; 2.000        ; 0.988      ; 2.059      ;
; 0.906 ; spi_ce[0] ; spi_slave:spi_slave_rx_inst|rdata[24]  ; spi_ce0      ; spi_sck     ; 2.000        ; 0.988      ; 2.059      ;
; 0.906 ; spi_ce[0] ; spi_slave:spi_slave_rx_inst|rdata[22]  ; spi_ce0      ; spi_sck     ; 2.000        ; 0.988      ; 2.059      ;
; 0.906 ; spi_ce[0] ; spi_slave:spi_slave_rx_inst|rdata[20]  ; spi_ce0      ; spi_sck     ; 2.000        ; 0.988      ; 2.059      ;
; 0.906 ; spi_ce[0] ; spi_slave:spi_slave_rx_inst|rdata[19]  ; spi_ce0      ; spi_sck     ; 2.000        ; 0.988      ; 2.059      ;
; 0.906 ; spi_ce[0] ; spi_slave:spi_slave_rx_inst|rdata[18]  ; spi_ce0      ; spi_sck     ; 2.000        ; 0.988      ; 2.059      ;
; 0.906 ; spi_ce[0] ; spi_slave:spi_slave_rx_inst|rdata[17]  ; spi_ce0      ; spi_sck     ; 2.000        ; 0.988      ; 2.059      ;
; 0.906 ; spi_ce[0] ; spi_slave:spi_slave_rx_inst|rdata[16]  ; spi_ce0      ; spi_sck     ; 2.000        ; 0.988      ; 2.059      ;
; 0.906 ; spi_ce[0] ; spi_slave:spi_slave_rx_inst|rdata[15]  ; spi_ce0      ; spi_sck     ; 2.000        ; 0.988      ; 2.059      ;
; 0.906 ; spi_ce[0] ; spi_slave:spi_slave_rx_inst|rdata[2]   ; spi_ce0      ; spi_sck     ; 2.000        ; 0.988      ; 2.059      ;
; 0.906 ; spi_ce[0] ; spi_slave:spi_slave_rx_inst|rdata[41]  ; spi_ce0      ; spi_sck     ; 2.000        ; 0.988      ; 2.059      ;
; 0.907 ; spi_ce[1] ; spi_slave:spi_slave_rx2_inst|rreg[22]  ; spi_ce1      ; spi_sck     ; 2.000        ; 1.011      ; 2.081      ;
; 0.907 ; spi_ce[1] ; spi_slave:spi_slave_rx2_inst|rreg[21]  ; spi_ce1      ; spi_sck     ; 2.000        ; 1.011      ; 2.081      ;
; 0.907 ; spi_ce[1] ; spi_slave:spi_slave_rx2_inst|rreg[20]  ; spi_ce1      ; spi_sck     ; 2.000        ; 1.011      ; 2.081      ;
; 0.907 ; spi_ce[1] ; spi_slave:spi_slave_rx2_inst|rreg[19]  ; spi_ce1      ; spi_sck     ; 2.000        ; 1.011      ; 2.081      ;
; 0.907 ; spi_ce[1] ; spi_slave:spi_slave_rx2_inst|rreg[18]  ; spi_ce1      ; spi_sck     ; 2.000        ; 1.011      ; 2.081      ;
; 0.907 ; spi_ce[1] ; spi_slave:spi_slave_rx2_inst|rreg[17]  ; spi_ce1      ; spi_sck     ; 2.000        ; 1.011      ; 2.081      ;
; 0.907 ; spi_ce[1] ; spi_slave:spi_slave_rx2_inst|rreg[16]  ; spi_ce1      ; spi_sck     ; 2.000        ; 1.011      ; 2.081      ;
; 0.907 ; spi_ce[1] ; spi_slave:spi_slave_rx2_inst|rreg[15]  ; spi_ce1      ; spi_sck     ; 2.000        ; 1.011      ; 2.081      ;
; 0.907 ; spi_ce[1] ; spi_slave:spi_slave_rx2_inst|rreg[14]  ; spi_ce1      ; spi_sck     ; 2.000        ; 1.011      ; 2.081      ;
; 0.907 ; spi_ce[1] ; spi_slave:spi_slave_rx2_inst|rreg[13]  ; spi_ce1      ; spi_sck     ; 2.000        ; 1.011      ; 2.081      ;
; 0.907 ; spi_ce[1] ; spi_slave:spi_slave_rx2_inst|rreg[12]  ; spi_ce1      ; spi_sck     ; 2.000        ; 1.011      ; 2.081      ;
; 0.907 ; spi_ce[1] ; spi_slave:spi_slave_rx2_inst|rreg[9]   ; spi_ce1      ; spi_sck     ; 2.000        ; 1.011      ; 2.081      ;
; 0.907 ; spi_ce[1] ; spi_slave:spi_slave_rx2_inst|rreg[8]   ; spi_ce1      ; spi_sck     ; 2.000        ; 1.011      ; 2.081      ;
; 0.907 ; spi_ce[1] ; spi_slave:spi_slave_rx2_inst|rreg[7]   ; spi_ce1      ; spi_sck     ; 2.000        ; 1.011      ; 2.081      ;
; 0.907 ; spi_ce[1] ; spi_slave:spi_slave_rx2_inst|rreg[6]   ; spi_ce1      ; spi_sck     ; 2.000        ; 1.011      ; 2.081      ;
; 0.908 ; spi_ce[0] ; spi_slave:spi_slave_rx_inst|rreg[9]    ; spi_ce0      ; spi_sck     ; 2.000        ; 1.093      ; 2.162      ;
; 0.908 ; spi_ce[0] ; spi_slave:spi_slave_rx_inst|rreg[4]    ; spi_ce0      ; spi_sck     ; 2.000        ; 1.093      ; 2.162      ;
; 0.908 ; spi_ce[0] ; spi_slave:spi_slave_rx_inst|rreg[3]    ; spi_ce0      ; spi_sck     ; 2.000        ; 1.093      ; 2.162      ;
; 0.908 ; spi_ce[0] ; spi_slave:spi_slave_rx_inst|rreg[2]    ; spi_ce0      ; spi_sck     ; 2.000        ; 1.093      ; 2.162      ;
; 0.913 ; spi_ce[0] ; spi_slave:spi_slave_rx_inst|rdata[31]  ; spi_ce0      ; spi_sck     ; 2.000        ; 0.998      ; 2.062      ;
; 0.913 ; spi_ce[0] ; spi_slave:spi_slave_rx_inst|rdata[25]  ; spi_ce0      ; spi_sck     ; 2.000        ; 0.998      ; 2.062      ;
; 0.913 ; spi_ce[0] ; spi_slave:spi_slave_rx_inst|rdata[4]   ; spi_ce0      ; spi_sck     ; 2.000        ; 0.998      ; 2.062      ;
; 0.913 ; spi_ce[0] ; spi_slave:spi_slave_rx_inst|rdata[3]   ; spi_ce0      ; spi_sck     ; 2.000        ; 0.998      ; 2.062      ;
; 0.913 ; spi_ce[0] ; spi_slave:spi_slave_rx_inst|rdata[1]   ; spi_ce0      ; spi_sck     ; 2.000        ; 0.998      ; 2.062      ;
; 0.913 ; spi_ce[0] ; spi_slave:spi_slave_rx_inst|rdata[38]  ; spi_ce0      ; spi_sck     ; 2.000        ; 0.998      ; 2.062      ;
; 0.936 ; spi_ce[0] ; spi_slave:spi_slave_rx_inst|rreg[31]   ; spi_ce0      ; spi_sck     ; 2.000        ; 0.998      ; 2.039      ;
; 0.936 ; spi_ce[0] ; spi_slave:spi_slave_rx_inst|rreg[30]   ; spi_ce0      ; spi_sck     ; 2.000        ; 0.998      ; 2.039      ;
; 0.936 ; spi_ce[0] ; spi_slave:spi_slave_rx_inst|rreg[28]   ; spi_ce0      ; spi_sck     ; 2.000        ; 0.998      ; 2.039      ;
; 0.936 ; spi_ce[0] ; spi_slave:spi_slave_rx_inst|rreg[27]   ; spi_ce0      ; spi_sck     ; 2.000        ; 0.998      ; 2.039      ;
; 0.936 ; spi_ce[0] ; spi_slave:spi_slave_rx_inst|rreg[26]   ; spi_ce0      ; spi_sck     ; 2.000        ; 0.998      ; 2.039      ;
; 0.936 ; spi_ce[0] ; spi_slave:spi_slave_rx_inst|rreg[25]   ; spi_ce0      ; spi_sck     ; 2.000        ; 0.998      ; 2.039      ;
; 0.936 ; spi_ce[0] ; spi_slave:spi_slave_rx_inst|rreg[24]   ; spi_ce0      ; spi_sck     ; 2.000        ; 0.998      ; 2.039      ;
; 0.936 ; spi_ce[0] ; spi_slave:spi_slave_rx_inst|rreg[16]   ; spi_ce0      ; spi_sck     ; 2.000        ; 0.998      ; 2.039      ;
; 0.936 ; spi_ce[0] ; spi_slave:spi_slave_rx_inst|rreg[15]   ; spi_ce0      ; spi_sck     ; 2.000        ; 0.998      ; 2.039      ;
; 0.936 ; spi_ce[0] ; spi_slave:spi_slave_rx_inst|rreg[34]   ; spi_ce0      ; spi_sck     ; 2.000        ; 0.998      ; 2.039      ;
; 0.936 ; spi_ce[0] ; spi_slave:spi_slave_rx_inst|rreg[35]   ; spi_ce0      ; spi_sck     ; 2.000        ; 0.998      ; 2.039      ;
; 0.936 ; spi_ce[0] ; spi_slave:spi_slave_rx_inst|rreg[40]   ; spi_ce0      ; spi_sck     ; 2.000        ; 0.998      ; 2.039      ;
; 0.946 ; spi_ce[0] ; spi_slave:spi_slave_rx_inst|rreg[7]    ; spi_ce0      ; spi_sck     ; 2.000        ; 0.988      ; 2.019      ;
; 0.946 ; spi_ce[0] ; spi_slave:spi_slave_rx_inst|rreg[6]    ; spi_ce0      ; spi_sck     ; 2.000        ; 0.988      ; 2.019      ;
; 0.946 ; spi_ce[0] ; spi_slave:spi_slave_rx_inst|rreg[1]    ; spi_ce0      ; spi_sck     ; 2.000        ; 0.988      ; 2.019      ;
; 0.946 ; spi_ce[0] ; spi_slave:spi_slave_rx_inst|rreg[37]   ; spi_ce0      ; spi_sck     ; 2.000        ; 0.988      ; 2.019      ;
; 0.947 ; spi_ce[1] ; spi_slave:spi_slave_rx2_inst|rdata[23] ; spi_ce1      ; spi_sck     ; 2.000        ; 1.265      ; 2.295      ;
; 0.965 ; spi_ce[0] ; spi_slave:spi_slave_rx_inst|nb[1]      ; spi_ce0      ; spi_sck     ; 2.000        ; 0.996      ; 2.008      ;
; 0.965 ; spi_ce[0] ; spi_slave:spi_slave_rx_inst|rreg[19]   ; spi_ce0      ; spi_sck     ; 2.000        ; 0.996      ; 2.008      ;
; 0.965 ; spi_ce[0] ; spi_slave:spi_slave_rx_inst|rreg[18]   ; spi_ce0      ; spi_sck     ; 2.000        ; 0.996      ; 2.008      ;
; 0.965 ; spi_ce[0] ; spi_slave:spi_slave_rx_inst|rreg[17]   ; spi_ce0      ; spi_sck     ; 2.000        ; 0.996      ; 2.008      ;
; 0.965 ; spi_ce[0] ; spi_slave:spi_slave_rx_inst|rreg[8]    ; spi_ce0      ; spi_sck     ; 2.000        ; 0.996      ; 2.008      ;
+-------+-----------+----------------------------------------+--------------+-------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'ad9866_clk'                                                                                                                                                                                                                      ;
+-------+----------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------+-----------------+-------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                        ; To Node                                   ; Launch Clock    ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+----------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------+-----------------+-------------+--------------+------------+------------+
; 1.693 ; ad9866_adio[9]                                                                                                                   ; agc_goodlvl                               ; virt_ad9866_clk ; ad9866_clk  ; 13.563       ; 1.561      ; 3.418      ;
; 1.729 ; ad9866_adio[11]                                                                                                                  ; agc_goodlvl                               ; virt_ad9866_clk ; ad9866_clk  ; 13.563       ; 1.561      ; 3.382      ;
; 1.735 ; ad9866_adio[10]                                                                                                                  ; agc_goodlvl                               ; virt_ad9866_clk ; ad9866_clk  ; 13.563       ; 1.561      ; 3.376      ;
; 1.842 ; ad9866_adio[8]                                                                                                                   ; agc_nearclip                              ; virt_ad9866_clk ; ad9866_clk  ; 13.563       ; 1.346      ; 3.054      ;
; 1.912 ; ad9866_adio[11]                                                                                                                  ; agc_nearclip                              ; virt_ad9866_clk ; ad9866_clk  ; 13.563       ; 1.346      ; 2.984      ;
; 1.991 ; ad9866_adio[10]                                                                                                                  ; agc_nearclip                              ; virt_ad9866_clk ; ad9866_clk  ; 13.563       ; 1.346      ; 2.905      ;
; 2.026 ; ad9866_adio[9]                                                                                                                   ; agc_nearclip                              ; virt_ad9866_clk ; ad9866_clk  ; 13.563       ; 1.346      ; 2.870      ;
; 2.055 ; ad9866_adio[10]                                                                                                                  ; adcpipe[0][10]                            ; virt_ad9866_clk ; ad9866_clk  ; 14.000       ; 1.545      ; 3.477      ;
; 2.079 ; ad9866_adio[11]                                                                                                                  ; adcpipe[1][11]                            ; virt_ad9866_clk ; ad9866_clk  ; 14.000       ; 1.561      ; 3.469      ;
; 2.125 ; ad9866_adio[0]                                                                                                                   ; adcpipe[1][0]                             ; virt_ad9866_clk ; ad9866_clk  ; 14.000       ; 1.136      ; 2.998      ;
; 2.127 ; ad9866_adio[5]                                                                                                                   ; adcpipe[1][5]                             ; virt_ad9866_clk ; ad9866_clk  ; 14.000       ; 1.505      ; 3.365      ;
; 2.178 ; ad9866_adio[7]                                                                                                                   ; adcpipe[0][7]                             ; virt_ad9866_clk ; ad9866_clk  ; 14.000       ; 1.298      ; 3.107      ;
; 2.183 ; ad9866_adio[5]                                                                                                                   ; adcpipe[0][5]                             ; virt_ad9866_clk ; ad9866_clk  ; 14.000       ; 1.291      ; 3.095      ;
; 2.212 ; ad9866_adio[0]                                                                                                                   ; adcpipe[0][0]                             ; virt_ad9866_clk ; ad9866_clk  ; 14.000       ; 1.172      ; 2.947      ;
; 2.231 ; ad9866_adio[6]                                                                                                                   ; adcpipe[1][6]                             ; virt_ad9866_clk ; ad9866_clk  ; 14.000       ; 1.594      ; 3.350      ;
; 2.344 ; ad9866_adio[8]                                                                                                                   ; adcpipe[0][8]                             ; virt_ad9866_clk ; ad9866_clk  ; 14.000       ; 1.291      ; 2.934      ;
; 2.355 ; ad9866_adio[7]                                                                                                                   ; adcpipe[1][7]                             ; virt_ad9866_clk ; ad9866_clk  ; 14.000       ; 1.439      ; 3.071      ;
; 2.387 ; ad9866_adio[8]                                                                                                                   ; adcpipe[1][8]                             ; virt_ad9866_clk ; ad9866_clk  ; 14.000       ; 1.483      ; 3.083      ;
; 2.388 ; ad9866_adio[11]                                                                                                                  ; adcpipe[0][11]                            ; virt_ad9866_clk ; ad9866_clk  ; 14.000       ; 1.172      ; 2.771      ;
; 2.444 ; ad9866_adio[1]                                                                                                                   ; adcpipe[0][1]                             ; virt_ad9866_clk ; ad9866_clk  ; 14.000       ; 1.300      ; 2.843      ;
; 2.484 ; ad9866_adio[9]                                                                                                                   ; adcpipe[1][9]                             ; virt_ad9866_clk ; ad9866_clk  ; 14.000       ; 1.561      ; 3.064      ;
; 2.503 ; ad9866_adio[4]                                                                                                                   ; adcpipe[1][4]                             ; virt_ad9866_clk ; ad9866_clk  ; 14.000       ; 1.531      ; 3.015      ;
; 2.508 ; ad9866_adio[9]                                                                                                                   ; adcpipe[0][9]                             ; virt_ad9866_clk ; ad9866_clk  ; 14.000       ; 1.545      ; 3.024      ;
; 2.517 ; ad9866_adio[6]                                                                                                                   ; adcpipe[0][6]                             ; virt_ad9866_clk ; ad9866_clk  ; 14.000       ; 1.510      ; 2.980      ;
; 2.519 ; ad9866_adio[10]                                                                                                                  ; adcpipe[1][10]                            ; virt_ad9866_clk ; ad9866_clk  ; 14.000       ; 1.561      ; 3.029      ;
; 2.522 ; ad9866_adio[1]                                                                                                                   ; adcpipe[1][1]                             ; virt_ad9866_clk ; ad9866_clk  ; 14.000       ; 1.456      ; 2.921      ;
; 2.523 ; ad9866_adio[3]                                                                                                                   ; adcpipe[1][3]                             ; virt_ad9866_clk ; ad9866_clk  ; 14.000       ; 1.298      ; 2.762      ;
; 2.524 ; ad9866_adio[3]                                                                                                                   ; adcpipe[0][3]                             ; virt_ad9866_clk ; ad9866_clk  ; 14.000       ; 1.291      ; 2.754      ;
; 2.610 ; ad9866_adio[4]                                                                                                                   ; adcpipe[0][4]                             ; virt_ad9866_clk ; ad9866_clk  ; 14.000       ; 1.558      ; 2.935      ;
; 2.706 ; ad9866_adio[2]                                                                                                                   ; adcpipe[0][2]                             ; virt_ad9866_clk ; ad9866_clk  ; 14.000       ; 1.265      ; 2.546      ;
; 2.708 ; ad9866_adio[2]                                                                                                                   ; adcpipe[1][2]                             ; virt_ad9866_clk ; ad9866_clk  ; 14.000       ; 1.265      ; 2.544      ;
; 2.955 ; ad9866_clk                                                                                                                       ; ad9866_rxclk                              ; ad9866_clk      ; ad9866_clk  ; 6.782        ; 0.000      ; 2.827      ;
; 2.955 ; ad9866_clk                                                                                                                       ; ad9866_txclk                              ; ad9866_clk      ; ad9866_clk  ; 6.782        ; 0.000      ; 2.827      ;
; 6.711 ; transmitter:transmitter_inst|cpl_cordic:cordic_inst|rounded_I[7]                                                                 ; transmitter:transmitter_inst|out_data[7]  ; ad9866_clk      ; ad9866_clk  ; 6.781        ; 1.243      ; 1.320      ;
; 7.032 ; spi_slave:spi_slave_rx2_inst|treg[47]                                                                                            ; spi_miso                                  ; spi_sck         ; ad9866_clk  ; 15.000       ; -2.177     ; 4.761      ;
; 7.083 ; transmitter:transmitter_inst|cpl_cordic:cordic_inst|rounded_I[2]                                                                 ; transmitter:transmitter_inst|out_data[2]  ; ad9866_clk      ; ad9866_clk  ; 6.781        ; 1.264      ; 0.969      ;
; 7.140 ; spi_slave:spi_slave_rx_inst|treg[47]                                                                                             ; spi_miso                                  ; spi_sck         ; ad9866_clk  ; 15.000       ; -2.065     ; 4.765      ;
; 7.213 ; transmitter:transmitter_inst|cpl_cordic:cordic_inst|rounded_I[4]                                                                 ; transmitter:transmitter_inst|out_data[4]  ; ad9866_clk      ; ad9866_clk  ; 6.781        ; 1.264      ; 0.839      ;
; 7.236 ; transmitter:transmitter_inst|cpl_cordic:cordic_inst|rounded_I[9]                                                                 ; transmitter:transmitter_inst|out_data[9]  ; ad9866_clk      ; ad9866_clk  ; 6.781        ; 1.271      ; 0.823      ;
; 7.245 ; transmitter:transmitter_inst|cpl_cordic:cordic_inst|rounded_I[12]                                                                ; transmitter:transmitter_inst|out_data[12] ; ad9866_clk      ; ad9866_clk  ; 6.781        ; 1.260      ; 0.803      ;
; 7.353 ; transmitter:transmitter_inst|cpl_cordic:cordic_inst|rounded_I[11]                                                                ; transmitter:transmitter_inst|out_data[11] ; ad9866_clk      ; ad9866_clk  ; 6.781        ; 1.243      ; 0.678      ;
; 7.389 ; transmitter:transmitter_inst|cpl_cordic:cordic_inst|rounded_I[6]                                                                 ; transmitter:transmitter_inst|out_data[6]  ; ad9866_clk      ; ad9866_clk  ; 6.781        ; 1.243      ; 0.642      ;
; 7.409 ; transmitter:transmitter_inst|cpl_cordic:cordic_inst|rounded_I[5]                                                                 ; transmitter:transmitter_inst|out_data[5]  ; ad9866_clk      ; ad9866_clk  ; 6.781        ; 1.260      ; 0.639      ;
; 7.409 ; transmitter:transmitter_inst|cpl_cordic:cordic_inst|rounded_I[3]                                                                 ; transmitter:transmitter_inst|out_data[3]  ; ad9866_clk      ; ad9866_clk  ; 6.781        ; 1.260      ; 0.639      ;
; 7.412 ; transmitter:transmitter_inst|cpl_cordic:cordic_inst|rounded_I[10]                                                                ; transmitter:transmitter_inst|out_data[10] ; ad9866_clk      ; ad9866_clk  ; 6.781        ; 1.271      ; 0.647      ;
; 7.492 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|wrptr_g[2]                                               ; rx2_FIFOEmpty                             ; ad9866_clk      ; ad9866_clk  ; 13.563       ; -1.696     ; 3.375      ;
; 7.535 ; transmitter:transmitter_inst|cpl_cordic:cordic_inst|rounded_I[13]                                                                ; transmitter:transmitter_inst|out_data[13] ; ad9866_clk      ; ad9866_clk  ; 6.781        ; 1.293      ; 0.546      ;
; 7.588 ; transmitter:transmitter_inst|cpl_cordic:cordic_inst|rounded_I[8]                                                                 ; transmitter:transmitter_inst|out_data[8]  ; ad9866_clk      ; ad9866_clk  ; 6.781        ; 1.265      ; 0.465      ;
; 7.598 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|wrptr_g[6]                                               ; rx2_FIFOEmpty                             ; ad9866_clk      ; ad9866_clk  ; 13.563       ; -1.725     ; 3.240      ;
; 7.634 ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|wrptr_g[9]                                                 ; rx1_FIFOEmpty                             ; ad9866_clk      ; ad9866_clk  ; 13.563       ; -1.674     ; 3.255      ;
; 7.635 ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|wrptr_g[8]                                                 ; rx1_FIFOEmpty                             ; ad9866_clk      ; ad9866_clk  ; 13.563       ; -1.674     ; 3.254      ;
; 7.636 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|wrptr_g[3]                                               ; rx2_FIFOEmpty                             ; ad9866_clk      ; ad9866_clk  ; 13.563       ; -1.696     ; 3.231      ;
; 7.663 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|wrptr_g[7]                                               ; rx2_FIFOEmpty                             ; ad9866_clk      ; ad9866_clk  ; 13.563       ; -1.687     ; 3.213      ;
; 7.675 ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|ws_dgrp_reg[8]                                             ; rx1_FIFOEmpty                             ; ad9866_clk      ; ad9866_clk  ; 13.563       ; -1.701     ; 3.187      ;
; 7.679 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|ws_dgrp_reg[2]                                           ; rx2_FIFOEmpty                             ; ad9866_clk      ; ad9866_clk  ; 13.563       ; -1.706     ; 3.178      ;
; 7.702 ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|wrptr_g[0]                                                 ; rx1_FIFOEmpty                             ; ad9866_clk      ; ad9866_clk  ; 13.563       ; -1.752     ; 3.109      ;
; 7.717 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|wrptr_g[1]                                               ; rx2_FIFOEmpty                             ; ad9866_clk      ; ad9866_clk  ; 13.563       ; -1.696     ; 3.150      ;
; 7.718 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|wrptr_g[4]                                               ; rx2_FIFOEmpty                             ; ad9866_clk      ; ad9866_clk  ; 13.563       ; -1.725     ; 3.120      ;
; 7.720 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|ws_dgrp_reg[6]                                           ; rx2_FIFOEmpty                             ; ad9866_clk      ; ad9866_clk  ; 13.563       ; -1.726     ; 3.117      ;
; 7.751 ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|wrptr_g[1]                                                 ; rx1_FIFOEmpty                             ; ad9866_clk      ; ad9866_clk  ; 13.563       ; -1.725     ; 3.087      ;
; 7.781 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|wrptr_g[9]                                               ; rx2_FIFOEmpty                             ; ad9866_clk      ; ad9866_clk  ; 13.563       ; -1.674     ; 3.108      ;
; 7.782 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|ws_dgrp_reg[0]                                           ; rx2_FIFOEmpty                             ; ad9866_clk      ; ad9866_clk  ; 13.563       ; -1.727     ; 3.054      ;
; 7.800 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|ws_dgrp_reg[4]                                           ; rx2_FIFOEmpty                             ; ad9866_clk      ; ad9866_clk  ; 13.563       ; -1.739     ; 3.024      ;
; 7.817 ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|wrptr_g[3]                                                 ; rx1_FIFOEmpty                             ; ad9866_clk      ; ad9866_clk  ; 13.563       ; -1.722     ; 3.024      ;
; 7.819 ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|ws_dgrp_reg[0]                                             ; rx1_FIFOEmpty                             ; ad9866_clk      ; ad9866_clk  ; 13.563       ; -1.756     ; 2.988      ;
; 7.824 ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|ws_dgrp_reg[9]                                             ; rx1_FIFOEmpty                             ; ad9866_clk      ; ad9866_clk  ; 13.563       ; -1.660     ; 3.079      ;
; 7.831 ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|wrptr_g[6]                                                 ; rx1_FIFOEmpty                             ; ad9866_clk      ; ad9866_clk  ; 13.563       ; -1.743     ; 2.989      ;
; 7.847 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|rdptr_g[11]                                                ; txFIFOFull                                ; ad9866_clk      ; ad9866_clk  ; 13.563       ; -1.451     ; 3.265      ;
; 7.848 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|ws_dgrp_reg[3]                                           ; rx2_FIFOEmpty                             ; ad9866_clk      ; ad9866_clk  ; 13.563       ; -1.706     ; 3.009      ;
; 7.866 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|rdptr_g[10]                                                ; txFIFOFull                                ; ad9866_clk      ; ad9866_clk  ; 13.563       ; -1.628     ; 3.069      ;
; 7.869 ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|ws_dgrp_reg[6]                                             ; rx1_FIFOEmpty                             ; ad9866_clk      ; ad9866_clk  ; 13.563       ; -1.728     ; 2.966      ;
; 7.872 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|wrptr_g[5]                                               ; rx2_FIFOEmpty                             ; ad9866_clk      ; ad9866_clk  ; 13.563       ; -1.725     ; 2.966      ;
; 7.883 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|wrptr_g[0]                                               ; rx2_FIFOEmpty                             ; ad9866_clk      ; ad9866_clk  ; 13.563       ; -1.696     ; 2.984      ;
; 7.888 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|ws_dgrp_reg[9]                                           ; rx2_FIFOEmpty                             ; ad9866_clk      ; ad9866_clk  ; 13.563       ; -1.672     ; 3.003      ;
; 7.889 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|rdptr_g[3]                                                 ; txFIFOFull                                ; ad9866_clk      ; ad9866_clk  ; 13.563       ; -1.628     ; 3.046      ;
; 7.891 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|ws_dgrp_reg[7]                                           ; rx2_FIFOEmpty                             ; ad9866_clk      ; ad9866_clk  ; 13.563       ; -1.726     ; 2.946      ;
; 7.896 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|rdptr_g[2]                                                 ; txFIFOFull                                ; ad9866_clk      ; ad9866_clk  ; 13.563       ; -1.628     ; 3.039      ;
; 7.898 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|alt_synch_pipe_uld:rs_dgwp|dffpipe_te9:dffpipe4|dffe6a[10] ; txFIFOFull                                ; ad9866_clk      ; ad9866_clk  ; 13.563       ; -1.599     ; 3.066      ;
; 7.917 ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|ws_dgrp_reg[2]                                             ; rx1_FIFOEmpty                             ; ad9866_clk      ; ad9866_clk  ; 13.563       ; -1.719     ; 2.927      ;
; 7.932 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|rdptr_g[5]                                                 ; txFIFOFull                                ; ad9866_clk      ; ad9866_clk  ; 13.563       ; -1.451     ; 3.180      ;
; 7.939 ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|wrptr_g[7]                                                 ; rx1_FIFOEmpty                             ; ad9866_clk      ; ad9866_clk  ; 13.563       ; -1.736     ; 2.888      ;
; 7.946 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|rdptr_g[4]                                                 ; txFIFOFull                                ; ad9866_clk      ; ad9866_clk  ; 13.563       ; -1.451     ; 3.166      ;
; 7.953 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|ws_dgrp_reg[1]                                           ; rx2_FIFOEmpty                             ; ad9866_clk      ; ad9866_clk  ; 13.563       ; -1.727     ; 2.883      ;
; 7.967 ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|wrptr_g[4]                                                 ; rx1_FIFOEmpty                             ; ad9866_clk      ; ad9866_clk  ; 13.563       ; -1.761     ; 2.835      ;
; 7.969 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|ws_dgrp_reg[5]                                           ; rx2_FIFOEmpty                             ; ad9866_clk      ; ad9866_clk  ; 13.563       ; -1.739     ; 2.855      ;
; 7.973 ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|wrptr_g[2]                                                 ; rx1_FIFOEmpty                             ; ad9866_clk      ; ad9866_clk  ; 13.563       ; -1.722     ; 2.868      ;
; 7.984 ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|ws_dgrp_reg[1]                                             ; rx1_FIFOEmpty                             ; ad9866_clk      ; ad9866_clk  ; 13.563       ; -1.756     ; 2.823      ;
; 7.986 ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|wrptr_g[5]                                                 ; rx1_FIFOEmpty                             ; ad9866_clk      ; ad9866_clk  ; 13.563       ; -1.743     ; 2.834      ;
; 7.991 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|alt_synch_pipe_uld:rs_dgwp|dffpipe_te9:dffpipe4|dffe6a[5]  ; txFIFOFull                                ; ad9866_clk      ; ad9866_clk  ; 13.563       ; -1.552     ; 3.020      ;
; 8.002 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|rdptr_g[7]                                                 ; txFIFOFull                                ; ad9866_clk      ; ad9866_clk  ; 13.563       ; -1.603     ; 2.958      ;
; 8.005 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|alt_synch_pipe_uld:rs_dgwp|dffpipe_te9:dffpipe4|dffe6a[4]  ; txFIFOFull                                ; ad9866_clk      ; ad9866_clk  ; 13.563       ; -1.552     ; 3.006      ;
; 8.012 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|rdptr_g[6]                                                 ; txFIFOFull                                ; ad9866_clk      ; ad9866_clk  ; 13.563       ; -1.603     ; 2.948      ;
; 8.021 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|wrptr_g[8]                                               ; rx2_FIFOEmpty                             ; ad9866_clk      ; ad9866_clk  ; 13.563       ; -1.693     ; 2.849      ;
; 8.042 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|rdptr_g[9]                                                 ; txFIFOFull                                ; ad9866_clk      ; ad9866_clk  ; 13.563       ; -1.584     ; 2.937      ;
; 8.050 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|rdptr_g[8]                                                 ; txFIFOFull                                ; ad9866_clk      ; ad9866_clk  ; 13.563       ; -1.584     ; 2.929      ;
; 8.068 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|alt_synch_pipe_uld:rs_dgwp|dffpipe_te9:dffpipe4|dffe6a[3]  ; txFIFOFull                                ; ad9866_clk      ; ad9866_clk  ; 13.563       ; -1.613     ; 2.882      ;
; 8.089 ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|ws_dgrp_reg[3]                                             ; rx1_FIFOEmpty                             ; ad9866_clk      ; ad9866_clk  ; 13.563       ; -1.719     ; 2.755      ;
; 8.091 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|rdptr_g[0]                                                 ; txFIFOFull                                ; ad9866_clk      ; ad9866_clk  ; 13.563       ; -1.451     ; 3.021      ;
; 8.096 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|alt_synch_pipe_uld:rs_dgwp|dffpipe_te9:dffpipe4|dffe6a[2]  ; txFIFOFull                                ; ad9866_clk      ; ad9866_clk  ; 13.563       ; -1.613     ; 2.854      ;
; 8.098 ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|ws_dgrp_reg[4]                                             ; rx1_FIFOEmpty                             ; ad9866_clk      ; ad9866_clk  ; 13.563       ; -1.738     ; 2.727      ;
+-------+----------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------+-----------------+-------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'spi_ce0'                                                                                                                                                                                                                                                                                           ;
+----------+--------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack    ; From Node                                                                                                    ; To Node                                                                                                                         ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+----------+--------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 1.825    ; spi_slave:spi_slave_rx_inst|rdata[17]                                                                        ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|altsyncram_3l31:fifo_ram|ram_block3a16~porta_datain_reg0  ; spi_sck      ; spi_ce0     ; 2.000        ; 1.075      ; 1.249      ;
; 1.828    ; spi_slave:spi_slave_rx_inst|rdata[6]                                                                         ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|altsyncram_3l31:fifo_ram|ram_block3a4~porta_datain_reg0   ; spi_sck      ; spi_ce0     ; 2.000        ; 0.706      ; 0.877      ;
; 1.875    ; spi_slave:spi_slave_rx_inst|rdata[26]                                                                        ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|altsyncram_3l31:fifo_ram|ram_block3a24~porta_datain_reg0  ; spi_sck      ; spi_ce0     ; 2.000        ; 0.877      ; 1.001      ;
; 1.878    ; spi_slave:spi_slave_rx_inst|rdata[4]                                                                         ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|altsyncram_3l31:fifo_ram|ram_block3a4~porta_datain_reg0   ; spi_sck      ; spi_ce0     ; 2.000        ; 1.056      ; 1.177      ;
; 1.883    ; spi_slave:spi_slave_rx_inst|rdata[28]                                                                        ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|altsyncram_3l31:fifo_ram|ram_block3a28~porta_datain_reg0  ; spi_sck      ; spi_ce0     ; 2.000        ; 0.781      ; 0.897      ;
; 1.900    ; spi_slave:spi_slave_rx_inst|rdata[19]                                                                        ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|altsyncram_3l31:fifo_ram|ram_block3a16~porta_datain_reg0  ; spi_sck      ; spi_ce0     ; 2.000        ; 1.075      ; 1.174      ;
; 1.912    ; spi_slave:spi_slave_rx_inst|rdata[31]                                                                        ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|altsyncram_3l31:fifo_ram|ram_block3a28~porta_datain_reg0  ; spi_sck      ; spi_ce0     ; 2.000        ; 0.997      ; 1.084      ;
; 1.929    ; spi_slave:spi_slave_rx_inst|rdata[18]                                                                        ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|altsyncram_3l31:fifo_ram|ram_block3a16~porta_datain_reg0  ; spi_sck      ; spi_ce0     ; 2.000        ; 1.075      ; 1.145      ;
; 1.989    ; spi_slave:spi_slave_rx_inst|rdata[21]                                                                        ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|altsyncram_3l31:fifo_ram|ram_block3a20~porta_datain_reg0  ; spi_sck      ; spi_ce0     ; 2.000        ; 0.849      ; 0.859      ;
; 1.991    ; spi_slave:spi_slave_rx_inst|rdata[24]                                                                        ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|altsyncram_3l31:fifo_ram|ram_block3a24~porta_datain_reg0  ; spi_sck      ; spi_ce0     ; 2.000        ; 0.988      ; 0.996      ;
; 1.993    ; spi_slave:spi_slave_rx_inst|rdata[25]                                                                        ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|altsyncram_3l31:fifo_ram|ram_block3a24~porta_datain_reg0  ; spi_sck      ; spi_ce0     ; 2.000        ; 0.978      ; 0.984      ;
; 1.993    ; spi_slave:spi_slave_rx_inst|rdata[27]                                                                        ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|altsyncram_3l31:fifo_ram|ram_block3a24~porta_datain_reg0  ; spi_sck      ; spi_ce0     ; 2.000        ; 0.877      ; 0.883      ;
; 1.996    ; spi_slave:spi_slave_rx_inst|rdata[7]                                                                         ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|altsyncram_3l31:fifo_ram|ram_block3a4~porta_datain_reg0   ; spi_sck      ; spi_ce0     ; 2.000        ; 0.955      ; 0.958      ;
; 1.999    ; spi_slave:spi_slave_rx_inst|rdata[3]                                                                         ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|altsyncram_3l31:fifo_ram|ram_block3a0~porta_datain_reg0   ; spi_sck      ; spi_ce0     ; 2.000        ; 1.077      ; 1.077      ;
; 2.005    ; spi_slave:spi_slave_rx_inst|rdata[2]                                                                         ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|altsyncram_3l31:fifo_ram|ram_block3a0~porta_datain_reg0   ; spi_sck      ; spi_ce0     ; 2.000        ; 1.087      ; 1.081      ;
; 2.010    ; spi_slave:spi_slave_rx_inst|rdata[29]                                                                        ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|altsyncram_3l31:fifo_ram|ram_block3a28~porta_datain_reg0  ; spi_sck      ; spi_ce0     ; 2.000        ; 1.007      ; 0.996      ;
; 2.014    ; spi_slave:spi_slave_rx_inst|rdata[0]                                                                         ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|altsyncram_3l31:fifo_ram|ram_block3a0~porta_datain_reg0   ; spi_sck      ; spi_ce0     ; 2.000        ; 0.856      ; 0.841      ;
; 2.028    ; spi_slave:spi_slave_rx_inst|rdata[8]                                                                         ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|altsyncram_3l31:fifo_ram|ram_block3a8~porta_datain_reg0   ; spi_sck      ; spi_ce0     ; 2.000        ; 0.885      ; 0.856      ;
; 2.046    ; spi_slave:spi_slave_rx_inst|rdata[5]                                                                         ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|altsyncram_3l31:fifo_ram|ram_block3a4~porta_datain_reg0   ; spi_sck      ; spi_ce0     ; 2.000        ; 0.822      ; 0.775      ;
; 2.046    ; spi_slave:spi_slave_rx_inst|rdata[22]                                                                        ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|altsyncram_3l31:fifo_ram|ram_block3a20~porta_datain_reg0  ; spi_sck      ; spi_ce0     ; 2.000        ; 1.080      ; 1.033      ;
; 2.051    ; spi_slave:spi_slave_rx_inst|rdata[10]                                                                        ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|altsyncram_3l31:fifo_ram|ram_block3a8~porta_datain_reg0   ; spi_sck      ; spi_ce0     ; 2.000        ; 0.904      ; 0.852      ;
; 2.061    ; spi_slave:spi_slave_rx_inst|rdata[9]                                                                         ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|altsyncram_3l31:fifo_ram|ram_block3a8~porta_datain_reg0   ; spi_sck      ; spi_ce0     ; 2.000        ; 0.904      ; 0.842      ;
; 2.084    ; spi_slave:spi_slave_rx_inst|rdata[1]                                                                         ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|altsyncram_3l31:fifo_ram|ram_block3a0~porta_datain_reg0   ; spi_sck      ; spi_ce0     ; 2.000        ; 1.077      ; 0.992      ;
; 2.088    ; spi_slave:spi_slave_rx_inst|rdata[13]                                                                        ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|altsyncram_3l31:fifo_ram|ram_block3a12~porta_datain_reg0  ; spi_sck      ; spi_ce0     ; 2.000        ; 0.824      ; 0.735      ;
; 2.094    ; spi_slave:spi_slave_rx_inst|rdata[11]                                                                        ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|altsyncram_3l31:fifo_ram|ram_block3a8~porta_datain_reg0   ; spi_sck      ; spi_ce0     ; 2.000        ; 0.904      ; 0.809      ;
; 2.114    ; spi_slave:spi_slave_rx_inst|rdata[15]                                                                        ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|altsyncram_3l31:fifo_ram|ram_block3a12~porta_datain_reg0  ; spi_sck      ; spi_ce0     ; 2.000        ; 1.085      ; 0.970      ;
; 2.116    ; spi_slave:spi_slave_rx_inst|rdata[20]                                                                        ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|altsyncram_3l31:fifo_ram|ram_block3a20~porta_datain_reg0  ; spi_sck      ; spi_ce0     ; 2.000        ; 1.080      ; 0.963      ;
; 2.117    ; spi_slave:spi_slave_rx_inst|rdata[16]                                                                        ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|altsyncram_3l31:fifo_ram|ram_block3a16~porta_datain_reg0  ; spi_sck      ; spi_ce0     ; 2.000        ; 1.075      ; 0.957      ;
; 2.121    ; spi_slave:spi_slave_rx_inst|rdata[30]                                                                        ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|altsyncram_3l31:fifo_ram|ram_block3a28~porta_datain_reg0  ; spi_sck      ; spi_ce0     ; 2.000        ; 0.896      ; 0.774      ;
; 2.133    ; spi_slave:spi_slave_rx_inst|rdata[12]                                                                        ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|altsyncram_3l31:fifo_ram|ram_block3a12~porta_datain_reg0  ; spi_sck      ; spi_ce0     ; 2.000        ; 0.824      ; 0.690      ;
; 2.169    ; spi_slave:spi_slave_rx_inst|rdata[23]                                                                        ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|altsyncram_3l31:fifo_ram|ram_block3a20~porta_datain_reg0  ; spi_sck      ; spi_ce0     ; 2.000        ; 0.838      ; 0.668      ;
; 2.173    ; spi_slave:spi_slave_rx_inst|rdata[14]                                                                        ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|altsyncram_3l31:fifo_ram|ram_block3a12~porta_datain_reg0  ; spi_sck      ; spi_ce0     ; 2.000        ; 0.824      ; 0.650      ;
; 2497.097 ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|parity2    ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter1a8                    ; spi_ce0      ; spi_ce0     ; 2500.000     ; -0.027     ; 2.883      ;
; 2497.254 ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter1a0 ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter1a8                    ; spi_ce0      ; spi_ce0     ; 2500.000     ; -0.027     ; 2.726      ;
; 2497.304 ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter1a1 ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter1a8                    ; spi_ce0      ; spi_ce0     ; 2500.000     ; 0.002      ; 2.705      ;
; 2497.623 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|a_graycounter_qjc:wrptr_g1p|counter4a0 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|a_graycounter_qjc:wrptr_g1p|counter4a9                    ; spi_ce0      ; spi_ce0     ; 2500.000     ; -0.139     ; 2.245      ;
; 2497.689 ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter1a2 ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter1a8                    ; spi_ce0      ; spi_ce0     ; 2500.000     ; -0.082     ; 2.236      ;
; 2497.739 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|a_graycounter_qjc:wrptr_g1p|counter4a0 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|a_graycounter_qjc:wrptr_g1p|counter4a10                   ; spi_ce0      ; spi_ce0     ; 2500.000     ; -0.202     ; 2.066      ;
; 2497.744 ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|parity2    ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter1a9                    ; spi_ce0      ; spi_ce0     ; 2500.000     ; -0.051     ; 2.212      ;
; 2497.826 ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter1a3 ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter1a8                    ; spi_ce0      ; spi_ce0     ; 2500.000     ; -0.027     ; 2.154      ;
; 2497.901 ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter1a0 ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter1a9                    ; spi_ce0      ; spi_ce0     ; 2500.000     ; -0.051     ; 2.055      ;
; 2497.921 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|a_graycounter_qjc:wrptr_g1p|counter4a0 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|a_graycounter_qjc:wrptr_g1p|counter4a11                   ; spi_ce0      ; spi_ce0     ; 2500.000     ; -0.086     ; 2.000      ;
; 2497.951 ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter1a1 ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter1a9                    ; spi_ce0      ; spi_ce0     ; 2500.000     ; -0.022     ; 2.034      ;
; 2497.983 ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter1a4 ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter1a8                    ; spi_ce0      ; spi_ce0     ; 2500.000     ; -0.027     ; 1.997      ;
; 2498.006 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|a_graycounter_qjc:wrptr_g1p|parity5    ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|a_graycounter_qjc:wrptr_g1p|counter4a9                    ; spi_ce0      ; spi_ce0     ; 2500.000     ; 0.028      ; 2.029      ;
; 2498.043 ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter1a5 ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter1a8                    ; spi_ce0      ; spi_ce0     ; 2500.000     ; -0.027     ; 1.937      ;
; 2498.053 ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter1a6 ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter1a8                    ; spi_ce0      ; spi_ce0     ; 2500.000     ; -0.027     ; 1.927      ;
; 2498.071 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|a_graycounter_qjc:wrptr_g1p|counter4a6 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|a_graycounter_qjc:wrptr_g1p|counter4a9                    ; spi_ce0      ; spi_ce0     ; 2500.000     ; -0.317     ; 1.619      ;
; 2498.122 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|a_graycounter_qjc:wrptr_g1p|parity5    ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|a_graycounter_qjc:wrptr_g1p|counter4a10                   ; spi_ce0      ; spi_ce0     ; 2500.000     ; -0.035     ; 1.850      ;
; 2498.133 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|a_graycounter_qjc:wrptr_g1p|counter4a0 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|a_graycounter_qjc:wrptr_g1p|counter4a8                    ; spi_ce0      ; spi_ce0     ; 2500.000     ; -0.163     ; 1.711      ;
; 2498.143 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|a_graycounter_qjc:wrptr_g1p|counter4a1 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|a_graycounter_qjc:wrptr_g1p|counter4a9                    ; spi_ce0      ; spi_ce0     ; 2500.000     ; 0.002      ; 1.866      ;
; 2498.152 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|a_graycounter_qjc:wrptr_g1p|counter4a6 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|a_graycounter_qjc:wrptr_g1p|counter4a10                   ; spi_ce0      ; spi_ce0     ; 2500.000     ; -0.380     ; 1.475      ;
; 2498.173 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|a_graycounter_qjc:wrptr_g1p|counter4a4 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|a_graycounter_qjc:wrptr_g1p|counter4a9                    ; spi_ce0      ; spi_ce0     ; 2500.000     ; 0.002      ; 1.836      ;
; 2498.218 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|a_graycounter_qjc:wrptr_g1p|counter4a2 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|a_graycounter_qjc:wrptr_g1p|counter4a9                    ; spi_ce0      ; spi_ce0     ; 2500.000     ; 0.002      ; 1.791      ;
; 2498.259 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|a_graycounter_qjc:wrptr_g1p|counter4a1 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|a_graycounter_qjc:wrptr_g1p|counter4a10                   ; spi_ce0      ; spi_ce0     ; 2500.000     ; -0.061     ; 1.687      ;
; 2498.282 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|a_graycounter_qjc:wrptr_g1p|counter4a3 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|a_graycounter_qjc:wrptr_g1p|counter4a9                    ; spi_ce0      ; spi_ce0     ; 2500.000     ; -0.022     ; 1.703      ;
; 2498.286 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|a_graycounter_qjc:wrptr_g1p|counter4a4 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|a_graycounter_qjc:wrptr_g1p|counter4a10                   ; spi_ce0      ; spi_ce0     ; 2500.000     ; -0.061     ; 1.660      ;
; 2498.298 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|a_graycounter_qjc:wrptr_g1p|counter4a0 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|a_graycounter_qjc:wrptr_g1p|counter4a6                    ; spi_ce0      ; spi_ce0     ; 2500.000     ; 0.133      ; 1.842      ;
; 2498.304 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|a_graycounter_qjc:wrptr_g1p|parity5    ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|a_graycounter_qjc:wrptr_g1p|counter4a11                   ; spi_ce0      ; spi_ce0     ; 2500.000     ; 0.081      ; 1.784      ;
; 2498.319 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|a_graycounter_qjc:wrptr_g1p|counter4a2 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|a_graycounter_qjc:wrptr_g1p|counter4a10                   ; spi_ce0      ; spi_ce0     ; 2500.000     ; -0.061     ; 1.627      ;
; 2498.335 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|wrptr_g[3]                             ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|altsyncram_3l31:fifo_ram|ram_block3a24~porta_address_reg0 ; spi_ce0      ; spi_ce0     ; 2500.000     ; 0.091      ; 1.785      ;
; 2498.336 ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter1a2 ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter1a9                    ; spi_ce0      ; spi_ce0     ; 2500.000     ; -0.106     ; 1.565      ;
; 2498.375 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|wrptr_g[1]                             ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|altsyncram_3l31:fifo_ram|ram_block3a24~porta_address_reg0 ; spi_ce0      ; spi_ce0     ; 2500.000     ; 0.258      ; 1.912      ;
; 2498.380 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|a_graycounter_qjc:wrptr_g1p|counter4a6 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|a_graycounter_qjc:wrptr_g1p|counter4a11                   ; spi_ce0      ; spi_ce0     ; 2500.000     ; -0.264     ; 1.363      ;
; 2498.383 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|wrptr_g[1]                             ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|altsyncram_3l31:fifo_ram|ram_block3a28~porta_address_reg0 ; spi_ce0      ; spi_ce0     ; 2500.000     ; 0.277      ; 1.923      ;
; 2498.398 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|a_graycounter_qjc:wrptr_g1p|counter4a3 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|a_graycounter_qjc:wrptr_g1p|counter4a10                   ; spi_ce0      ; spi_ce0     ; 2500.000     ; -0.085     ; 1.524      ;
; 2498.411 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|wrptr_g[4]                             ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|altsyncram_3l31:fifo_ram|ram_block3a24~porta_address_reg0 ; spi_ce0      ; spi_ce0     ; 2500.000     ; 0.091      ; 1.709      ;
; 2498.414 ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter1a9 ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|altsyncram_vi31:fifo_ram|ram_block7a12~portb_address_reg0 ; spi_ce0      ; spi_ce0     ; 2500.000     ; 0.361      ; 1.976      ;
; 2498.416 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|wrptr_g[3]                             ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|altsyncram_3l31:fifo_ram|ram_block3a4~porta_address_reg0  ; spi_ce0      ; spi_ce0     ; 2500.000     ; 0.169      ; 1.782      ;
; 2498.423 ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter1a9 ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|altsyncram_vi31:fifo_ram|ram_block7a0~portb_address_reg0  ; spi_ce0      ; spi_ce0     ; 2500.000     ; 0.348      ; 1.954      ;
; 2498.437 ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|parity2    ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter1a5                    ; spi_ce0      ; spi_ce0     ; 2500.000     ; -0.027     ; 1.543      ;
; 2498.441 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|a_graycounter_qjc:wrptr_g1p|counter4a1 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|a_graycounter_qjc:wrptr_g1p|counter4a11                   ; spi_ce0      ; spi_ce0     ; 2500.000     ; 0.055      ; 1.621      ;
; 2498.450 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|wrptr_g[4]                             ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|altsyncram_3l31:fifo_ram|ram_block3a28~porta_address_reg0 ; spi_ce0      ; spi_ce0     ; 2500.000     ; 0.110      ; 1.689      ;
; 2498.453 ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter1a3 ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter1a9                    ; spi_ce0      ; spi_ce0     ; 2500.000     ; -0.071     ; 1.483      ;
; 2498.459 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|a_graycounter_qjc:wrptr_g1p|counter4a7 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|a_graycounter_qjc:wrptr_g1p|counter4a9                    ; spi_ce0      ; spi_ce0     ; 2500.000     ; -0.022     ; 1.526      ;
; 2498.461 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|wrptr_g[3]                             ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|altsyncram_3l31:fifo_ram|ram_block3a28~porta_address_reg0 ; spi_ce0      ; spi_ce0     ; 2500.000     ; 0.110      ; 1.678      ;
; 2498.471 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|a_graycounter_qjc:wrptr_g1p|counter4a4 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|a_graycounter_qjc:wrptr_g1p|counter4a11                   ; spi_ce0      ; spi_ce0     ; 2500.000     ; 0.055      ; 1.591      ;
; 2498.482 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|a_graycounter_qjc:wrptr_g1p|counter4a0 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|a_graycounter_qjc:wrptr_g1p|counter4a7                    ; spi_ce0      ; spi_ce0     ; 2500.000     ; -0.163     ; 1.362      ;
; 2498.490 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|wrptr_g[1]                             ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|altsyncram_3l31:fifo_ram|ram_block3a20~porta_address_reg0 ; spi_ce0      ; spi_ce0     ; 2500.000     ; 0.350      ; 1.889      ;
; 2498.516 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|a_graycounter_qjc:wrptr_g1p|counter4a2 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|a_graycounter_qjc:wrptr_g1p|counter4a11                   ; spi_ce0      ; spi_ce0     ; 2500.000     ; 0.055      ; 1.546      ;
; 2498.516 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|a_graycounter_qjc:wrptr_g1p|parity5    ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|a_graycounter_qjc:wrptr_g1p|counter4a8                    ; spi_ce0      ; spi_ce0     ; 2500.000     ; 0.004      ; 1.495      ;
; 2498.526 ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter1a8 ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter1a8                    ; spi_ce0      ; spi_ce0     ; 2500.000     ; -0.024     ; 1.457      ;
; 2498.527 ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter1a8 ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|altsyncram_vi31:fifo_ram|ram_block7a12~portb_address_reg0 ; spi_ce0      ; spi_ce0     ; 2500.000     ; 0.336      ; 1.838      ;
; 2498.529 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|wrptr_g[4]                             ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|altsyncram_3l31:fifo_ram|ram_block3a4~porta_address_reg0  ; spi_ce0      ; spi_ce0     ; 2500.000     ; 0.169      ; 1.669      ;
; 2498.536 ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter1a8 ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|altsyncram_vi31:fifo_ram|ram_block7a0~portb_address_reg0  ; spi_ce0      ; spi_ce0     ; 2500.000     ; 0.323      ; 1.816      ;
; 2498.536 ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter1a9 ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|altsyncram_vi31:fifo_ram|ram_block7a30~portb_address_reg0 ; spi_ce0      ; spi_ce0     ; 2500.000     ; 0.343      ; 1.836      ;
; 2498.536 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|wrptr_g[11]                            ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|altsyncram_3l31:fifo_ram|ram_block3a0~porta_address_reg0  ; spi_ce0      ; spi_ce0     ; 2500.000     ; 0.235      ; 1.728      ;
; 2498.540 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|a_graycounter_qjc:wrptr_g1p|counter4a7 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|a_graycounter_qjc:wrptr_g1p|counter4a10                   ; spi_ce0      ; spi_ce0     ; 2500.000     ; -0.085     ; 1.382      ;
; 2498.541 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|wrptr_g[3]                             ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|altsyncram_3l31:fifo_ram|ram_block3a20~porta_address_reg0 ; spi_ce0      ; spi_ce0     ; 2500.000     ; 0.183      ; 1.671      ;
; 2498.543 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|wrptr_g[10]                            ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|altsyncram_3l31:fifo_ram|ram_block3a0~porta_address_reg0  ; spi_ce0      ; spi_ce0     ; 2500.000     ; 0.273      ; 1.759      ;
; 2498.546 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|wrptr_g[11]                            ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|altsyncram_3l31:fifo_ram|ram_block3a16~porta_address_reg0 ; spi_ce0      ; spi_ce0     ; 2500.000     ; 0.223      ; 1.706      ;
; 2498.548 ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter1a0 ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|altsyncram_vi31:fifo_ram|ram_block7a30~portb_address_reg0 ; spi_ce0      ; spi_ce0     ; 2500.000     ; 0.338      ; 1.819      ;
; 2498.549 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|wrptr_g[9]                             ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|altsyncram_3l31:fifo_ram|ram_block3a12~porta_address_reg0 ; spi_ce0      ; spi_ce0     ; 2500.000     ; 0.147      ; 1.627      ;
; 2498.553 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|wrptr_g[10]                            ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|altsyncram_3l31:fifo_ram|ram_block3a16~porta_address_reg0 ; spi_ce0      ; spi_ce0     ; 2500.000     ; 0.261      ; 1.737      ;
; 2498.555 ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|parity2    ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter1a6                    ; spi_ce0      ; spi_ce0     ; 2500.000     ; -0.027     ; 1.425      ;
; 2498.557 ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|parity2    ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter1a7                    ; spi_ce0      ; spi_ce0     ; 2500.000     ; -0.027     ; 1.423      ;
; 2498.558 ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter1a7 ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter1a8                    ; spi_ce0      ; spi_ce0     ; 2500.000     ; -0.027     ; 1.422      ;
; 2498.559 ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter1a0 ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|altsyncram_vi31:fifo_ram|ram_block7a12~portb_address_reg0 ; spi_ce0      ; spi_ce0     ; 2500.000     ; 0.356      ; 1.826      ;
; 2498.559 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|wrptr_g[9]                             ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|altsyncram_3l31:fifo_ram|ram_block3a20~porta_address_reg0 ; spi_ce0      ; spi_ce0     ; 2500.000     ; 0.142      ; 1.612      ;
; 2498.562 ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter1a6 ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|altsyncram_vi31:fifo_ram|ram_block7a30~portb_address_reg0 ; spi_ce0      ; spi_ce0     ; 2500.000     ; 0.318      ; 1.785      ;
+----------+--------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'spi_slave:spi_slave_rx2_inst|done'                                                                                                        ;
+-------+----------------------------------------+---------------------------+--------------+-----------------------------------+--------------+------------+------------+
; Slack ; From Node                              ; To Node                   ; Launch Clock ; Latch Clock                       ; Relationship ; Clock Skew ; Data Delay ;
+-------+----------------------------------------+---------------------------+--------------+-----------------------------------+--------------+------------+------------+
; 2.789 ; spi_slave:spi_slave_rx2_inst|rdata[8]  ; tx_freq[8]~_Duplicate_1   ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 4.000        ; 0.209      ; 1.282      ;
; 2.792 ; spi_slave:spi_slave_rx2_inst|rdata[1]  ; tx_freq[1]~_Duplicate_1   ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 4.000        ; 0.212      ; 1.282      ;
; 2.793 ; spi_slave:spi_slave_rx2_inst|rdata[9]  ; tx_freq[9]~_Duplicate_1   ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 4.000        ; 0.209      ; 1.278      ;
; 2.796 ; spi_slave:spi_slave_rx2_inst|rdata[9]  ; tx_freq[9]                ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 4.000        ; 0.206      ; 1.272      ;
; 2.797 ; spi_slave:spi_slave_rx2_inst|rdata[15] ; tx_freq[15]~_Duplicate_1  ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 4.000        ; 0.212      ; 1.277      ;
; 2.799 ; spi_slave:spi_slave_rx2_inst|rdata[6]  ; tx_freq[6]~_Duplicate_1   ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 4.000        ; 0.209      ; 1.272      ;
; 2.803 ; spi_slave:spi_slave_rx2_inst|rdata[9]  ; rx2_freq[9]               ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 4.000        ; 0.208      ; 1.267      ;
; 2.822 ; spi_slave:spi_slave_rx2_inst|rdata[9]  ; rx2_freq[9]~_Duplicate_1  ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 4.000        ; 0.204      ; 1.244      ;
; 2.826 ; spi_slave:spi_slave_rx2_inst|rdata[17] ; tx_freq[17]~_Duplicate_1  ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 4.000        ; 0.209      ; 1.245      ;
; 2.836 ; spi_slave:spi_slave_rx2_inst|rdata[14] ; rx2_freq[14]~_Duplicate_1 ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 4.000        ; 0.104      ; 1.130      ;
; 2.840 ; spi_slave:spi_slave_rx2_inst|rdata[15] ; rx2_freq[15]~_Duplicate_1 ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 4.000        ; 0.207      ; 1.229      ;
; 2.846 ; spi_slave:spi_slave_rx2_inst|rdata[12] ; tx_freq[12]~_Duplicate_1  ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 4.000        ; 0.212      ; 1.228      ;
; 2.853 ; spi_slave:spi_slave_rx2_inst|rdata[13] ; tx_freq[13]~_Duplicate_1  ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 4.000        ; 0.209      ; 1.218      ;
; 2.859 ; spi_slave:spi_slave_rx2_inst|rdata[4]  ; tx_freq[4]~_Duplicate_1   ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 4.000        ; 0.212      ; 1.215      ;
; 2.865 ; spi_slave:spi_slave_rx2_inst|rdata[1]  ; tx_freq[1]                ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 4.000        ; 0.209      ; 1.206      ;
; 2.865 ; spi_slave:spi_slave_rx2_inst|rdata[10] ; tx_freq[10]~_Duplicate_1  ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 4.000        ; 0.109      ; 1.106      ;
; 2.866 ; spi_slave:spi_slave_rx2_inst|rdata[4]  ; rx2_freq[4]               ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 4.000        ; 0.211      ; 1.207      ;
; 2.875 ; spi_slave:spi_slave_rx2_inst|rdata[4]  ; rx2_freq[4]~_Duplicate_1  ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 4.000        ; 0.207      ; 1.194      ;
; 2.883 ; spi_slave:spi_slave_rx2_inst|rdata[23] ; tx_freq[23]~_Duplicate_2  ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 4.000        ; -0.127     ; 0.967      ;
; 2.889 ; spi_slave:spi_slave_rx2_inst|rdata[2]  ; tx_freq[2]                ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 4.000        ; 0.209      ; 1.182      ;
; 2.889 ; spi_slave:spi_slave_rx2_inst|rdata[11] ; tx_freq[11]~_Duplicate_1  ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 4.000        ; 0.212      ; 1.185      ;
; 2.890 ; spi_slave:spi_slave_rx2_inst|rdata[2]  ; tx_freq[2]~_Duplicate_1   ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 4.000        ; 0.212      ; 1.184      ;
; 2.890 ; spi_slave:spi_slave_rx2_inst|rdata[11] ; rx2_freq[11]~_Duplicate_1 ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 4.000        ; 0.207      ; 1.179      ;
; 2.892 ; spi_slave:spi_slave_rx2_inst|rdata[0]  ; rx2_freq[0]               ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 4.000        ; 0.119      ; 1.089      ;
; 2.892 ; spi_slave:spi_slave_rx2_inst|rdata[11] ; rx2_freq[11]              ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 4.000        ; 0.211      ; 1.181      ;
; 2.908 ; spi_slave:spi_slave_rx2_inst|rdata[0]  ; tx_freq[0]                ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 4.000        ; 0.117      ; 1.071      ;
; 2.909 ; spi_slave:spi_slave_rx2_inst|rdata[0]  ; tx_freq[0]~_Duplicate_1   ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 4.000        ; 0.120      ; 1.073      ;
; 2.913 ; spi_slave:spi_slave_rx2_inst|rdata[4]  ; tx_freq[4]                ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 4.000        ; 0.209      ; 1.158      ;
; 2.914 ; spi_slave:spi_slave_rx2_inst|rdata[10] ; tx_freq[10]~_Duplicate_2  ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 4.000        ; 0.027      ; 1.090      ;
; 2.915 ; spi_slave:spi_slave_rx2_inst|rdata[15] ; tx_freq[15]~_Duplicate_2  ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 4.000        ; 0.130      ; 1.192      ;
; 2.915 ; spi_slave:spi_slave_rx2_inst|rdata[15] ; rx2_freq[15]              ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 4.000        ; 0.211      ; 1.158      ;
; 2.945 ; spi_slave:spi_slave_rx2_inst|rdata[7]  ; tx_freq[7]                ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 4.000        ; 0.206      ; 1.123      ;
; 2.952 ; spi_slave:spi_slave_rx2_inst|rdata[7]  ; rx2_freq[7]~_Duplicate_1  ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 4.000        ; 0.204      ; 1.114      ;
; 2.953 ; spi_slave:spi_slave_rx2_inst|rdata[6]  ; tx_freq[6]                ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 4.000        ; 0.206      ; 1.115      ;
; 2.954 ; spi_slave:spi_slave_rx2_inst|rdata[3]  ; tx_freq[3]                ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 4.000        ; 0.117      ; 1.025      ;
; 2.957 ; spi_slave:spi_slave_rx2_inst|rdata[3]  ; rx2_freq[3]               ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 4.000        ; 0.119      ; 1.024      ;
; 2.959 ; spi_slave:spi_slave_rx2_inst|rdata[3]  ; tx_freq[3]~_Duplicate_1   ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 4.000        ; 0.120      ; 1.023      ;
; 2.962 ; spi_slave:spi_slave_rx2_inst|rdata[15] ; tx_freq[15]               ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 4.000        ; 0.209      ; 1.109      ;
; 2.963 ; spi_slave:spi_slave_rx2_inst|rdata[14] ; tx_freq[14]~_Duplicate_1  ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 4.000        ; 0.109      ; 1.008      ;
; 2.965 ; spi_slave:spi_slave_rx2_inst|rdata[13] ; rx2_freq[13]~_Duplicate_1 ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 4.000        ; 0.204      ; 1.101      ;
; 2.966 ; spi_slave:spi_slave_rx2_inst|rdata[7]  ; tx_freq[7]~_Duplicate_1   ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 4.000        ; 0.209      ; 1.105      ;
; 2.969 ; spi_slave:spi_slave_rx2_inst|rdata[5]  ; tx_freq[5]                ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 4.000        ; 0.206      ; 1.099      ;
; 2.970 ; spi_slave:spi_slave_rx2_inst|rdata[7]  ; rx2_freq[7]               ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 4.000        ; 0.208      ; 1.100      ;
; 2.973 ; spi_slave:spi_slave_rx2_inst|rdata[6]  ; rx2_freq[6]~_Duplicate_1  ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 4.000        ; 0.204      ; 1.093      ;
; 2.975 ; spi_slave:spi_slave_rx2_inst|rdata[26] ; tx_freq[26]               ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 4.000        ; 0.208      ; 1.095      ;
; 2.975 ; spi_slave:spi_slave_rx2_inst|rdata[13] ; tx_freq[13]               ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 4.000        ; 0.206      ; 1.093      ;
; 2.977 ; spi_slave:spi_slave_rx2_inst|rdata[5]  ; tx_freq[5]~_Duplicate_1   ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 4.000        ; 0.209      ; 1.094      ;
; 2.977 ; spi_slave:spi_slave_rx2_inst|rdata[8]  ; tx_freq[8]                ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 4.000        ; 0.206      ; 1.091      ;
; 2.981 ; spi_slave:spi_slave_rx2_inst|rdata[19] ; tx_freq[19]~_Duplicate_2  ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 4.000        ; 0.128      ; 1.124      ;
; 2.981 ; spi_slave:spi_slave_rx2_inst|rdata[14] ; tx_freq[14]               ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 4.000        ; 0.106      ; 0.987      ;
; 2.988 ; spi_slave:spi_slave_rx2_inst|rdata[8]  ; rx2_freq[8]~_Duplicate_1  ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 4.000        ; 0.204      ; 1.078      ;
; 2.991 ; spi_slave:spi_slave_rx2_inst|rdata[1]  ; rx2_freq[1]~_Duplicate_1  ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 4.000        ; 0.207      ; 1.078      ;
; 2.992 ; spi_slave:spi_slave_rx2_inst|rdata[8]  ; rx2_freq[8]               ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 4.000        ; 0.208      ; 1.078      ;
; 2.994 ; spi_slave:spi_slave_rx2_inst|rdata[13] ; rx2_freq[13]              ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 4.000        ; 0.208      ; 1.076      ;
; 2.995 ; spi_slave:spi_slave_rx2_inst|rdata[11] ; tx_freq[11]               ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 4.000        ; 0.209      ; 1.076      ;
; 2.995 ; spi_slave:spi_slave_rx2_inst|rdata[14] ; rx2_freq[14]              ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 4.000        ; 0.108      ; 0.975      ;
; 2.998 ; spi_slave:spi_slave_rx2_inst|rdata[31] ; tx_freq[31]               ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 4.000        ; 0.208      ; 1.072      ;
; 3.000 ; spi_slave:spi_slave_rx2_inst|rdata[28] ; tx_freq[28]               ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 4.000        ; 0.108      ; 0.970      ;
; 3.004 ; spi_slave:spi_slave_rx2_inst|rdata[21] ; tx_freq[21]               ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 4.000        ; 0.208      ; 1.066      ;
; 3.004 ; spi_slave:spi_slave_rx2_inst|rdata[25] ; tx_freq[25]               ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 4.000        ; 0.108      ; 0.966      ;
; 3.005 ; spi_slave:spi_slave_rx2_inst|rdata[27] ; tx_freq[27]               ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 4.000        ; 0.208      ; 1.065      ;
; 3.006 ; spi_slave:spi_slave_rx2_inst|rdata[17] ; tx_freq[17]               ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 4.000        ; 0.206      ; 1.062      ;
; 3.007 ; spi_slave:spi_slave_rx2_inst|rdata[22] ; tx_freq[22]               ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 4.000        ; 0.208      ; 1.063      ;
; 3.009 ; spi_slave:spi_slave_rx2_inst|rdata[3]  ; rx2_freq[3]~_Duplicate_1  ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 4.000        ; 0.115      ; 0.968      ;
; 3.009 ; spi_slave:spi_slave_rx2_inst|rdata[6]  ; rx2_freq[6]               ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 4.000        ; 0.208      ; 1.061      ;
; 3.011 ; spi_slave:spi_slave_rx2_inst|rdata[10] ; tx_freq[10]               ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 4.000        ; 0.106      ; 0.957      ;
; 3.012 ; spi_slave:spi_slave_rx2_inst|rdata[18] ; tx_freq[18]~_Duplicate_1  ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 4.000        ; 0.210      ; 1.060      ;
; 3.013 ; spi_slave:spi_slave_rx2_inst|rdata[0]  ; rx2_freq[0]~_Duplicate_1  ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 4.000        ; 0.115      ; 0.964      ;
; 3.014 ; spi_slave:spi_slave_rx2_inst|rdata[28] ; tx_freq[28]~_Duplicate_1  ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 4.000        ; 0.110      ; 0.958      ;
; 3.014 ; spi_slave:spi_slave_rx2_inst|rdata[12] ; tx_freq[12]               ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 4.000        ; 0.209      ; 1.057      ;
; 3.014 ; spi_slave:spi_slave_rx2_inst|rdata[17] ; rx2_freq[17]~_Duplicate_1 ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 4.000        ; 0.204      ; 1.052      ;
; 3.015 ; spi_slave:spi_slave_rx2_inst|rdata[16] ; rx2_freq[16]              ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 4.000        ; -0.091     ; 0.756      ;
; 3.017 ; spi_slave:spi_slave_rx2_inst|rdata[17] ; rx2_freq[17]              ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 4.000        ; 0.208      ; 1.053      ;
; 3.018 ; spi_slave:spi_slave_rx2_inst|rdata[18] ; tx_freq[18]               ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 4.000        ; 0.208      ; 1.052      ;
; 3.018 ; spi_slave:spi_slave_rx2_inst|rdata[19] ; tx_freq[19]               ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 4.000        ; 0.208      ; 1.052      ;
; 3.018 ; spi_slave:spi_slave_rx2_inst|rdata[19] ; rx2_freq[19]~_Duplicate_1 ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 4.000        ; 0.212      ; 1.056      ;
; 3.020 ; spi_slave:spi_slave_rx2_inst|rdata[1]  ; rx2_freq[1]               ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 4.000        ; 0.211      ; 1.053      ;
; 3.025 ; spi_slave:spi_slave_rx2_inst|rdata[10] ; rx2_freq[10]              ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 4.000        ; 0.108      ; 0.945      ;
; 3.026 ; spi_slave:spi_slave_rx2_inst|rdata[30] ; tx_freq[30]               ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 4.000        ; 0.108      ; 0.944      ;
; 3.026 ; spi_slave:spi_slave_rx2_inst|rdata[10] ; rx2_freq[10]~_Duplicate_1 ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 4.000        ; 0.104      ; 0.940      ;
; 3.031 ; spi_slave:spi_slave_rx2_inst|rdata[41] ; rx2_speed[1]              ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 4.000        ; 0.136      ; 1.082      ;
; 3.032 ; spi_slave:spi_slave_rx2_inst|rdata[20] ; tx_freq[20]               ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 4.000        ; 0.208      ; 1.038      ;
; 3.032 ; spi_slave:spi_slave_rx2_inst|rdata[25] ; tx_freq[25]~_Duplicate_1  ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 4.000        ; 0.110      ; 0.940      ;
; 3.032 ; spi_slave:spi_slave_rx2_inst|rdata[12] ; rx2_freq[12]~_Duplicate_1 ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 4.000        ; 0.207      ; 1.037      ;
; 3.036 ; spi_slave:spi_slave_rx2_inst|rdata[12] ; rx2_freq[12]              ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 4.000        ; 0.211      ; 1.037      ;
; 3.040 ; spi_slave:spi_slave_rx2_inst|rdata[2]  ; rx2_freq[2]~_Duplicate_1  ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 4.000        ; 0.207      ; 1.029      ;
; 3.049 ; spi_slave:spi_slave_rx2_inst|rdata[28] ; rx2_freq[28]~_Duplicate_1 ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 4.000        ; 0.112      ; 0.925      ;
; 3.052 ; spi_slave:spi_slave_rx2_inst|rdata[23] ; rx2_freq[23]              ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 4.000        ; -0.044     ; 0.766      ;
; 3.054 ; spi_slave:spi_slave_rx2_inst|rdata[29] ; tx_freq[29]               ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 4.000        ; 0.208      ; 1.016      ;
; 3.055 ; spi_slave:spi_slave_rx2_inst|rdata[24] ; tx_freq[24]               ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 4.000        ; 0.108      ; 0.915      ;
; 3.056 ; spi_slave:spi_slave_rx2_inst|rdata[31] ; rx2_freq[31]~_Duplicate_1 ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 4.000        ; 0.212      ; 1.018      ;
; 3.057 ; spi_slave:spi_slave_rx2_inst|rdata[29] ; tx_freq[29]~_Duplicate_1  ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 4.000        ; 0.210      ; 1.015      ;
; 3.058 ; spi_slave:spi_slave_rx2_inst|rdata[20] ; rx2_freq[20]~_Duplicate_1 ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 4.000        ; 0.212      ; 1.016      ;
; 3.058 ; spi_slave:spi_slave_rx2_inst|rdata[24] ; tx_freq[24]~_Duplicate_1  ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 4.000        ; 0.110      ; 0.914      ;
; 3.059 ; spi_slave:spi_slave_rx2_inst|rdata[2]  ; rx2_freq[2]               ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 4.000        ; 0.211      ; 1.014      ;
; 3.061 ; spi_slave:spi_slave_rx2_inst|rdata[24] ; rx2_freq[24]~_Duplicate_1 ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 4.000        ; 0.112      ; 0.913      ;
; 3.063 ; spi_slave:spi_slave_rx2_inst|rdata[18] ; rx2_freq[18]~_Duplicate_1 ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 4.000        ; 0.212      ; 1.011      ;
; 3.064 ; spi_slave:spi_slave_rx2_inst|rdata[29] ; rx2_freq[29]~_Duplicate_1 ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 4.000        ; 0.212      ; 1.010      ;
; 3.066 ; spi_slave:spi_slave_rx2_inst|rdata[21] ; rx2_freq[21]~_Duplicate_1 ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 4.000        ; 0.212      ; 1.008      ;
; 3.077 ; spi_slave:spi_slave_rx2_inst|rdata[21] ; tx_freq[21]~_Duplicate_1  ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 4.000        ; 0.210      ; 0.995      ;
+-------+----------------------------------------+---------------------------+--------------+-----------------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'spi_slave:spi_slave_rx_inst|done'                                                                                                       ;
+-------+---------------------------------------+---------------------------+--------------+----------------------------------+--------------+------------+------------+
; Slack ; From Node                             ; To Node                   ; Launch Clock ; Latch Clock                      ; Relationship ; Clock Skew ; Data Delay ;
+-------+---------------------------------------+---------------------------+--------------+----------------------------------+--------------+------------+------------+
; 2.942 ; spi_slave:spi_slave_rx_inst|rdata[6]  ; rx1_freq[6]               ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 4.000        ; -0.119     ; 0.801      ;
; 3.008 ; spi_slave:spi_slave_rx_inst|rdata[20] ; rx1_freq[20]~_Duplicate_1 ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 4.000        ; 0.101      ; 0.955      ;
; 3.034 ; spi_slave:spi_slave_rx_inst|rdata[40] ; rx1_speed[0]              ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 4.000        ; -0.039     ; 0.904      ;
; 3.036 ; spi_slave:spi_slave_rx_inst|rdata[22] ; rx1_freq[22]              ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 4.000        ; 0.245      ; 1.071      ;
; 3.069 ; spi_slave:spi_slave_rx_inst|rdata[5]  ; rx1_freq[5]               ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 4.000        ; -0.003     ; 0.790      ;
; 3.070 ; spi_slave:spi_slave_rx_inst|rdata[1]  ; rx1_freq[1]               ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 4.000        ; 0.231      ; 1.023      ;
; 3.075 ; spi_slave:spi_slave_rx_inst|rdata[14] ; rx1_freq[14]~_Duplicate_1 ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 4.000        ; -0.019     ; 0.768      ;
; 3.077 ; spi_slave:spi_slave_rx_inst|rdata[8]  ; rx1_freq[8]~_Duplicate_1  ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 4.000        ; -0.019     ; 0.766      ;
; 3.081 ; spi_slave:spi_slave_rx_inst|rdata[2]  ; rx1_freq[2]               ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 4.000        ; 0.241      ; 1.022      ;
; 3.087 ; spi_slave:spi_slave_rx_inst|rdata[4]  ; rx1_freq[4]~_Duplicate_1  ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 4.000        ; 0.232      ; 1.007      ;
; 3.090 ; spi_slave:spi_slave_rx_inst|rdata[23] ; rx1_freq[23]~_Duplicate_1 ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 4.000        ; -0.141     ; 0.631      ;
; 3.105 ; spi_slave:spi_slave_rx_inst|rdata[17] ; rx1_freq[17]~_Duplicate_1 ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 4.000        ; 0.242      ; 0.999      ;
; 3.118 ; spi_slave:spi_slave_rx_inst|rdata[10] ; rx1_freq[10]              ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 4.000        ; -0.001     ; 0.743      ;
; 3.122 ; spi_slave:spi_slave_rx_inst|rdata[31] ; rx1_freq[31]~_Duplicate_1 ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 4.000        ; 0.091      ; 0.831      ;
; 3.128 ; spi_slave:spi_slave_rx_inst|rdata[31] ; rx1_freq[31]              ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 4.000        ; 0.235      ; 0.969      ;
; 3.129 ; spi_slave:spi_slave_rx_inst|rdata[5]  ; rx1_freq[5]~_Duplicate_1  ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 4.000        ; -0.002     ; 0.731      ;
; 3.130 ; spi_slave:spi_slave_rx_inst|rdata[6]  ; rx1_freq[6]~_Duplicate_1  ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 4.000        ; -0.118     ; 0.614      ;
; 3.161 ; spi_slave:spi_slave_rx_inst|rdata[29] ; rx1_freq[29]~_Duplicate_1 ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 4.000        ; 0.101      ; 0.802      ;
; 3.170 ; spi_slave:spi_slave_rx_inst|rdata[3]  ; rx1_freq[3]~_Duplicate_1  ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 4.000        ; 0.232      ; 0.924      ;
; 3.170 ; spi_slave:spi_slave_rx_inst|rdata[19] ; rx1_freq[19]              ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 4.000        ; 0.245      ; 0.937      ;
; 3.177 ; spi_slave:spi_slave_rx_inst|rdata[12] ; rx1_freq[12]~_Duplicate_1 ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 4.000        ; -0.019     ; 0.666      ;
; 3.184 ; spi_slave:spi_slave_rx_inst|rdata[34] ; att[2]                    ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 4.000        ; 0.159      ; 0.952      ;
; 3.186 ; spi_slave:spi_slave_rx_inst|rdata[41] ; rx1_speed[1]              ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 4.000        ; 0.153      ; 0.944      ;
; 3.187 ; spi_slave:spi_slave_rx_inst|rdata[0]  ; rx1_freq[0]~_Duplicate_1  ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 4.000        ; 0.011      ; 0.686      ;
; 3.192 ; spi_slave:spi_slave_rx_inst|rdata[3]  ; rx1_freq[3]               ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 4.000        ; 0.231      ; 0.901      ;
; 3.192 ; spi_slave:spi_slave_rx_inst|rdata[7]  ; rx1_freq[7]               ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 4.000        ; 0.130      ; 0.800      ;
; 3.195 ; spi_slave:spi_slave_rx_inst|rdata[0]  ; rx1_freq[0]               ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 4.000        ; 0.010      ; 0.677      ;
; 3.201 ; spi_slave:spi_slave_rx_inst|rdata[4]  ; rx1_freq[4]               ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 4.000        ; 0.231      ; 0.892      ;
; 3.203 ; spi_slave:spi_slave_rx_inst|rdata[15] ; rx1_freq[15]              ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 4.000        ; 0.241      ; 0.900      ;
; 3.207 ; spi_slave:spi_slave_rx_inst|rdata[15] ; rx1_freq[15]~_Duplicate_1 ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 4.000        ; 0.242      ; 0.897      ;
; 3.210 ; spi_slave:spi_slave_rx_inst|rdata[16] ; rx1_freq[16]~_Duplicate_1 ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 4.000        ; 0.242      ; 0.894      ;
; 3.215 ; spi_slave:spi_slave_rx_inst|rdata[23] ; rx1_freq[23]              ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 4.000        ; 0.003      ; 0.650      ;
; 3.218 ; spi_slave:spi_slave_rx_inst|rdata[17] ; rx1_freq[17]              ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 4.000        ; 0.241      ; 0.885      ;
; 3.223 ; spi_slave:spi_slave_rx_inst|rdata[32] ; att[0]                    ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 4.000        ; 0.048      ; 0.802      ;
; 3.224 ; spi_slave:spi_slave_rx_inst|rdata[36] ; att[4]                    ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 4.000        ; 0.159      ; 0.912      ;
; 3.227 ; spi_slave:spi_slave_rx_inst|rdata[16] ; rx1_freq[16]              ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 4.000        ; 0.241      ; 0.876      ;
; 3.229 ; spi_slave:spi_slave_rx_inst|rdata[11] ; rx1_freq[11]              ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 4.000        ; -0.001     ; 0.632      ;
; 3.230 ; spi_slave:spi_slave_rx_inst|rdata[1]  ; rx1_freq[1]~_Duplicate_1  ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 4.000        ; 0.232      ; 0.864      ;
; 3.230 ; spi_slave:spi_slave_rx_inst|rdata[2]  ; rx1_freq[2]~_Duplicate_1  ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 4.000        ; 0.242      ; 0.874      ;
; 3.235 ; spi_slave:spi_slave_rx_inst|rdata[9]  ; rx1_freq[9]               ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 4.000        ; -0.001     ; 0.626      ;
; 3.237 ; spi_slave:spi_slave_rx_inst|rdata[8]  ; rx1_freq[8]               ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 4.000        ; -0.020     ; 0.605      ;
; 3.248 ; spi_slave:spi_slave_rx_inst|rdata[7]  ; rx1_freq[7]~_Duplicate_1  ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 4.000        ; 0.131      ; 0.745      ;
; 3.250 ; spi_slave:spi_slave_rx_inst|rdata[20] ; rx1_freq[20]              ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 4.000        ; 0.245      ; 0.857      ;
; 3.254 ; spi_slave:spi_slave_rx_inst|rdata[37] ; tx_gain[5]                ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 4.000        ; 0.162      ; 0.885      ;
; 3.256 ; spi_slave:spi_slave_rx_inst|rdata[34] ; tx_gain[2]                ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 4.000        ; 0.162      ; 0.883      ;
; 3.258 ; spi_slave:spi_slave_rx_inst|rdata[18] ; rx1_freq[18]~_Duplicate_1 ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 4.000        ; 0.101      ; 0.705      ;
; 3.259 ; spi_slave:spi_slave_rx_inst|rdata[21] ; rx1_freq[21]~_Duplicate_1 ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 4.000        ; -0.130     ; 0.473      ;
; 3.260 ; spi_slave:spi_slave_rx_inst|rdata[19] ; rx1_freq[19]~_Duplicate_1 ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 4.000        ; 0.101      ; 0.703      ;
; 3.264 ; spi_slave:spi_slave_rx_inst|rdata[24] ; rx1_freq[24]~_Duplicate_1 ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 4.000        ; 0.101      ; 0.699      ;
; 3.265 ; spi_slave:spi_slave_rx_inst|rdata[13] ; rx1_freq[13]~_Duplicate_1 ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 4.000        ; -0.019     ; 0.578      ;
; 3.269 ; spi_slave:spi_slave_rx_inst|rdata[27] ; rx1_freq[27]~_Duplicate_1 ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 4.000        ; -0.010     ; 0.583      ;
; 3.269 ; spi_slave:spi_slave_rx_inst|rdata[28] ; rx1_freq[28]~_Duplicate_1 ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 4.000        ; -0.125     ; 0.468      ;
; 3.271 ; spi_slave:spi_slave_rx_inst|rdata[25] ; rx1_freq[25]~_Duplicate_1 ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 4.000        ; 0.091      ; 0.682      ;
; 3.276 ; spi_slave:spi_slave_rx_inst|rdata[30] ; rx1_freq[30]~_Duplicate_1 ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 4.000        ; -0.010     ; 0.576      ;
; 3.284 ; spi_slave:spi_slave_rx_inst|rdata[18] ; rx1_freq[18]              ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 4.000        ; 0.245      ; 0.823      ;
; 3.284 ; spi_slave:spi_slave_rx_inst|rdata[25] ; rx1_freq[25]              ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 4.000        ; 0.235      ; 0.813      ;
; 3.285 ; spi_slave:spi_slave_rx_inst|rdata[22] ; rx1_freq[22]~_Duplicate_1 ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 4.000        ; 0.101      ; 0.678      ;
; 3.286 ; spi_slave:spi_slave_rx_inst|rdata[38] ; randomize                 ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 4.000        ; 0.149      ; 0.840      ;
; 3.286 ; spi_slave:spi_slave_rx_inst|rdata[21] ; rx1_freq[21]              ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 4.000        ; 0.014      ; 0.590      ;
; 3.286 ; spi_slave:spi_slave_rx_inst|rdata[26] ; rx1_freq[26]~_Duplicate_1 ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 4.000        ; -0.010     ; 0.566      ;
; 3.289 ; spi_slave:spi_slave_rx_inst|rdata[30] ; rx1_freq[30]              ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 4.000        ; 0.134      ; 0.707      ;
; 3.291 ; spi_slave:spi_slave_rx_inst|rdata[24] ; rx1_freq[24]              ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 4.000        ; 0.245      ; 0.816      ;
; 3.303 ; spi_slave:spi_slave_rx_inst|rdata[29] ; rx1_freq[29]              ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 4.000        ; 0.245      ; 0.804      ;
; 3.315 ; spi_slave:spi_slave_rx_inst|rdata[28] ; rx1_freq[28]              ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 4.000        ; 0.019      ; 0.566      ;
; 3.317 ; spi_slave:spi_slave_rx_inst|rdata[35] ; tx_gain[3]                ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 4.000        ; 0.159      ; 0.819      ;
; 3.317 ; spi_slave:spi_slave_rx_inst|rdata[33] ; att[1]                    ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 4.000        ; 0.159      ; 0.819      ;
; 3.319 ; spi_slave:spi_slave_rx_inst|rdata[35] ; att[3]                    ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 4.000        ; 0.159      ; 0.817      ;
; 3.323 ; spi_slave:spi_slave_rx_inst|rdata[27] ; rx1_freq[27]              ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 4.000        ; 0.134      ; 0.673      ;
; 3.332 ; spi_slave:spi_slave_rx_inst|rdata[37] ; dither                    ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 4.000        ; 0.159      ; 0.804      ;
; 3.335 ; spi_slave:spi_slave_rx_inst|rdata[32] ; tx_gain[0]                ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 4.000        ; 0.051      ; 0.693      ;
; 3.358 ; spi_slave:spi_slave_rx_inst|rdata[12] ; rx1_freq[12]              ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 4.000        ; -0.020     ; 0.484      ;
; 3.369 ; spi_slave:spi_slave_rx_inst|rdata[13] ; rx1_freq[13]              ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 4.000        ; -0.020     ; 0.473      ;
; 3.373 ; spi_slave:spi_slave_rx_inst|rdata[14] ; rx1_freq[14]              ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 4.000        ; -0.020     ; 0.469      ;
; 3.373 ; spi_slave:spi_slave_rx_inst|rdata[33] ; tx_gain[1]                ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 4.000        ; 0.162      ; 0.766      ;
; 3.382 ; spi_slave:spi_slave_rx_inst|rdata[26] ; rx1_freq[26]              ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 4.000        ; 0.134      ; 0.614      ;
; 3.391 ; spi_slave:spi_slave_rx_inst|rdata[10] ; rx1_freq[10]~_Duplicate_1 ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 4.000        ; 0.000      ; 0.471      ;
; 3.402 ; spi_slave:spi_slave_rx_inst|rdata[9]  ; rx1_freq[9]~_Duplicate_1  ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 4.000        ; 0.000      ; 0.460      ;
; 3.410 ; spi_slave:spi_slave_rx_inst|rdata[11] ; rx1_freq[11]~_Duplicate_1 ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 4.000        ; 0.000      ; 0.452      ;
; 3.425 ; spi_slave:spi_slave_rx_inst|rdata[36] ; tx_gain[4]                ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 4.000        ; 0.162      ; 0.714      ;
+-------+---------------------------------------+---------------------------+--------------+----------------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'virt_ad9866_rxclk'                                                                                                  ;
+--------+-------------------------------------------+-----------------+--------------+-------------------+--------------+------------+------------+
; Slack  ; From Node                                 ; To Node         ; Launch Clock ; Latch Clock       ; Relationship ; Clock Skew ; Data Delay ;
+--------+-------------------------------------------+-----------------+--------------+-------------------+--------------+------------+------------+
; 28.098 ; transmitter:transmitter_inst|out_data[12] ; ad9866_adio[10] ; ad9866_clk   ; virt_ad9866_rxclk ; 40.000       ; -2.645     ; 4.237      ;
; 30.017 ; transmitter:transmitter_inst|out_data[13] ; ad9866_adio[11] ; ad9866_clk   ; virt_ad9866_rxclk ; 40.000       ; -2.680     ; 2.283      ;
; 30.065 ; transmitter:transmitter_inst|out_data[9]  ; ad9866_adio[7]  ; ad9866_clk   ; virt_ad9866_rxclk ; 40.000       ; -2.656     ; 2.259      ;
; 30.081 ; transmitter:transmitter_inst|out_data[4]  ; ad9866_adio[2]  ; ad9866_clk   ; virt_ad9866_rxclk ; 40.000       ; -2.650     ; 2.249      ;
; 30.101 ; transmitter:transmitter_inst|out_data[10] ; ad9866_adio[8]  ; ad9866_clk   ; virt_ad9866_rxclk ; 40.000       ; -2.656     ; 2.223      ;
; 30.241 ; transmitter:transmitter_inst|out_data[2]  ; ad9866_adio[0]  ; ad9866_clk   ; virt_ad9866_rxclk ; 40.000       ; -2.650     ; 2.089      ;
; 30.292 ; transmitter:transmitter_inst|out_data[3]  ; ad9866_adio[1]  ; ad9866_clk   ; virt_ad9866_rxclk ; 40.000       ; -2.645     ; 2.043      ;
; 30.315 ; transmitter:transmitter_inst|out_data[8]  ; ad9866_adio[6]  ; ad9866_clk   ; virt_ad9866_rxclk ; 40.000       ; -2.650     ; 2.015      ;
; 30.457 ; transmitter:transmitter_inst|out_data[5]  ; ad9866_adio[3]  ; ad9866_clk   ; virt_ad9866_rxclk ; 40.000       ; -2.645     ; 1.878      ;
; 30.516 ; transmitter:transmitter_inst|out_data[11] ; ad9866_adio[9]  ; ad9866_clk   ; virt_ad9866_rxclk ; 40.000       ; -2.638     ; 1.826      ;
; 30.544 ; transmitter:transmitter_inst|out_data[6]  ; ad9866_adio[4]  ; ad9866_clk   ; virt_ad9866_rxclk ; 40.000       ; -2.638     ; 1.798      ;
; 30.545 ; transmitter:transmitter_inst|out_data[7]  ; ad9866_adio[5]  ; ad9866_clk   ; virt_ad9866_rxclk ; 40.000       ; -2.638     ; 1.797      ;
+--------+-------------------------------------------+-----------------+--------------+-------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'clk_10mhz'                                                                                                                                                ;
+--------+----------------------------------------------------+----------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                          ; To Node                                            ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+----------------------------------------------------+----------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 97.771 ; reset_handler:reset_handler_inst|reset_counter[15] ; reset_handler:reset_handler_inst|reset_counter[11] ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.034     ; 2.182      ;
; 97.771 ; reset_handler:reset_handler_inst|reset_counter[15] ; reset_handler:reset_handler_inst|reset_counter[10] ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.034     ; 2.182      ;
; 97.771 ; reset_handler:reset_handler_inst|reset_counter[15] ; reset_handler:reset_handler_inst|reset_counter[1]  ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.034     ; 2.182      ;
; 97.771 ; reset_handler:reset_handler_inst|reset_counter[15] ; reset_handler:reset_handler_inst|reset_counter[2]  ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.034     ; 2.182      ;
; 97.771 ; reset_handler:reset_handler_inst|reset_counter[15] ; reset_handler:reset_handler_inst|reset_counter[3]  ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.034     ; 2.182      ;
; 97.771 ; reset_handler:reset_handler_inst|reset_counter[15] ; reset_handler:reset_handler_inst|reset_counter[4]  ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.034     ; 2.182      ;
; 97.771 ; reset_handler:reset_handler_inst|reset_counter[15] ; reset_handler:reset_handler_inst|reset_counter[5]  ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.034     ; 2.182      ;
; 97.771 ; reset_handler:reset_handler_inst|reset_counter[15] ; reset_handler:reset_handler_inst|reset_counter[6]  ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.034     ; 2.182      ;
; 97.771 ; reset_handler:reset_handler_inst|reset_counter[15] ; reset_handler:reset_handler_inst|reset_counter[7]  ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.034     ; 2.182      ;
; 97.771 ; reset_handler:reset_handler_inst|reset_counter[15] ; reset_handler:reset_handler_inst|reset_counter[8]  ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.034     ; 2.182      ;
; 97.771 ; reset_handler:reset_handler_inst|reset_counter[15] ; reset_handler:reset_handler_inst|reset_counter[9]  ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.034     ; 2.182      ;
; 97.772 ; ad9866:ad9866_inst|dut1_pc[4]                      ; ad9866:ad9866_inst|dut2_data[11]                   ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.032     ; 2.183      ;
; 97.776 ; reset_handler:reset_handler_inst|reset_counter[12] ; reset_handler:reset_handler_inst|reset_counter[11] ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.034     ; 2.177      ;
; 97.776 ; reset_handler:reset_handler_inst|reset_counter[12] ; reset_handler:reset_handler_inst|reset_counter[10] ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.034     ; 2.177      ;
; 97.776 ; reset_handler:reset_handler_inst|reset_counter[12] ; reset_handler:reset_handler_inst|reset_counter[1]  ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.034     ; 2.177      ;
; 97.776 ; reset_handler:reset_handler_inst|reset_counter[12] ; reset_handler:reset_handler_inst|reset_counter[2]  ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.034     ; 2.177      ;
; 97.776 ; reset_handler:reset_handler_inst|reset_counter[12] ; reset_handler:reset_handler_inst|reset_counter[3]  ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.034     ; 2.177      ;
; 97.776 ; reset_handler:reset_handler_inst|reset_counter[12] ; reset_handler:reset_handler_inst|reset_counter[4]  ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.034     ; 2.177      ;
; 97.776 ; reset_handler:reset_handler_inst|reset_counter[12] ; reset_handler:reset_handler_inst|reset_counter[5]  ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.034     ; 2.177      ;
; 97.776 ; reset_handler:reset_handler_inst|reset_counter[12] ; reset_handler:reset_handler_inst|reset_counter[6]  ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.034     ; 2.177      ;
; 97.776 ; reset_handler:reset_handler_inst|reset_counter[12] ; reset_handler:reset_handler_inst|reset_counter[7]  ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.034     ; 2.177      ;
; 97.776 ; reset_handler:reset_handler_inst|reset_counter[12] ; reset_handler:reset_handler_inst|reset_counter[8]  ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.034     ; 2.177      ;
; 97.776 ; reset_handler:reset_handler_inst|reset_counter[12] ; reset_handler:reset_handler_inst|reset_counter[9]  ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.034     ; 2.177      ;
; 97.781 ; ad9866:ad9866_inst|dut1_pc[5]                      ; ad9866:ad9866_inst|dut2_data[11]                   ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.032     ; 2.174      ;
; 97.789 ; ad9866:ad9866_inst|dut1_pc[4]                      ; ad9866:ad9866_inst|dut2_data[15]                   ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.032     ; 2.166      ;
; 97.789 ; ad9866:ad9866_inst|dut1_pc[4]                      ; ad9866:ad9866_inst|dut2_data[14]                   ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.032     ; 2.166      ;
; 97.789 ; ad9866:ad9866_inst|dut1_pc[4]                      ; ad9866:ad9866_inst|dut2_data[13]                   ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.032     ; 2.166      ;
; 97.789 ; ad9866:ad9866_inst|dut1_pc[4]                      ; ad9866:ad9866_inst|dut2_data[12]                   ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.032     ; 2.166      ;
; 97.789 ; ad9866:ad9866_inst|dut1_pc[4]                      ; ad9866:ad9866_inst|dut2_data[10]                   ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.032     ; 2.166      ;
; 97.789 ; ad9866:ad9866_inst|dut1_pc[4]                      ; ad9866:ad9866_inst|dut2_data[9]                    ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.032     ; 2.166      ;
; 97.789 ; ad9866:ad9866_inst|dut1_pc[4]                      ; ad9866:ad9866_inst|dut2_data[8]                    ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.032     ; 2.166      ;
; 97.789 ; ad9866:ad9866_inst|dut1_pc[4]                      ; ad9866:ad9866_inst|dut2_data[7]                    ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.032     ; 2.166      ;
; 97.789 ; ad9866:ad9866_inst|dut1_pc[4]                      ; ad9866:ad9866_inst|dut2_data[6]                    ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.032     ; 2.166      ;
; 97.798 ; ad9866:ad9866_inst|dut1_pc[5]                      ; ad9866:ad9866_inst|dut2_data[15]                   ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.032     ; 2.157      ;
; 97.798 ; ad9866:ad9866_inst|dut1_pc[5]                      ; ad9866:ad9866_inst|dut2_data[14]                   ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.032     ; 2.157      ;
; 97.798 ; ad9866:ad9866_inst|dut1_pc[5]                      ; ad9866:ad9866_inst|dut2_data[13]                   ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.032     ; 2.157      ;
; 97.798 ; ad9866:ad9866_inst|dut1_pc[5]                      ; ad9866:ad9866_inst|dut2_data[12]                   ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.032     ; 2.157      ;
; 97.798 ; ad9866:ad9866_inst|dut1_pc[5]                      ; ad9866:ad9866_inst|dut2_data[10]                   ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.032     ; 2.157      ;
; 97.798 ; ad9866:ad9866_inst|dut1_pc[5]                      ; ad9866:ad9866_inst|dut2_data[9]                    ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.032     ; 2.157      ;
; 97.798 ; ad9866:ad9866_inst|dut1_pc[5]                      ; ad9866:ad9866_inst|dut2_data[8]                    ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.032     ; 2.157      ;
; 97.798 ; ad9866:ad9866_inst|dut1_pc[5]                      ; ad9866:ad9866_inst|dut2_data[7]                    ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.032     ; 2.157      ;
; 97.798 ; ad9866:ad9866_inst|dut1_pc[5]                      ; ad9866:ad9866_inst|dut2_data[6]                    ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.032     ; 2.157      ;
; 97.803 ; ad9866:ad9866_inst|dut1_pc[3]                      ; ad9866:ad9866_inst|dut2_data[11]                   ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.032     ; 2.152      ;
; 97.820 ; ad9866:ad9866_inst|dut1_pc[3]                      ; ad9866:ad9866_inst|dut2_data[15]                   ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.032     ; 2.135      ;
; 97.820 ; ad9866:ad9866_inst|dut1_pc[3]                      ; ad9866:ad9866_inst|dut2_data[14]                   ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.032     ; 2.135      ;
; 97.820 ; ad9866:ad9866_inst|dut1_pc[3]                      ; ad9866:ad9866_inst|dut2_data[13]                   ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.032     ; 2.135      ;
; 97.820 ; ad9866:ad9866_inst|dut1_pc[3]                      ; ad9866:ad9866_inst|dut2_data[12]                   ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.032     ; 2.135      ;
; 97.820 ; ad9866:ad9866_inst|dut1_pc[3]                      ; ad9866:ad9866_inst|dut2_data[10]                   ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.032     ; 2.135      ;
; 97.820 ; ad9866:ad9866_inst|dut1_pc[3]                      ; ad9866:ad9866_inst|dut2_data[9]                    ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.032     ; 2.135      ;
; 97.820 ; ad9866:ad9866_inst|dut1_pc[3]                      ; ad9866:ad9866_inst|dut2_data[8]                    ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.032     ; 2.135      ;
; 97.820 ; ad9866:ad9866_inst|dut1_pc[3]                      ; ad9866:ad9866_inst|dut2_data[7]                    ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.032     ; 2.135      ;
; 97.820 ; ad9866:ad9866_inst|dut1_pc[3]                      ; ad9866:ad9866_inst|dut2_data[6]                    ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.032     ; 2.135      ;
; 97.824 ; ad9866:ad9866_inst|dut1_pc[4]                      ; ad9866:ad9866_inst|dut2_data[3]                    ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.034     ; 2.129      ;
; 97.840 ; ad9866:ad9866_inst|dut1_pc[1]                      ; ad9866:ad9866_inst|dut2_data[11]                   ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.032     ; 2.115      ;
; 97.852 ; ad9866:ad9866_inst|dut1_pc[2]                      ; ad9866:ad9866_inst|dut2_data[11]                   ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.032     ; 2.103      ;
; 97.856 ; reset_handler:reset_handler_inst|reset_counter[14] ; reset_handler:reset_handler_inst|reset_counter[11] ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.034     ; 2.097      ;
; 97.856 ; reset_handler:reset_handler_inst|reset_counter[14] ; reset_handler:reset_handler_inst|reset_counter[10] ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.034     ; 2.097      ;
; 97.856 ; reset_handler:reset_handler_inst|reset_counter[14] ; reset_handler:reset_handler_inst|reset_counter[1]  ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.034     ; 2.097      ;
; 97.856 ; reset_handler:reset_handler_inst|reset_counter[14] ; reset_handler:reset_handler_inst|reset_counter[2]  ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.034     ; 2.097      ;
; 97.856 ; reset_handler:reset_handler_inst|reset_counter[14] ; reset_handler:reset_handler_inst|reset_counter[3]  ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.034     ; 2.097      ;
; 97.856 ; reset_handler:reset_handler_inst|reset_counter[14] ; reset_handler:reset_handler_inst|reset_counter[4]  ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.034     ; 2.097      ;
; 97.856 ; reset_handler:reset_handler_inst|reset_counter[14] ; reset_handler:reset_handler_inst|reset_counter[5]  ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.034     ; 2.097      ;
; 97.856 ; reset_handler:reset_handler_inst|reset_counter[14] ; reset_handler:reset_handler_inst|reset_counter[6]  ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.034     ; 2.097      ;
; 97.856 ; reset_handler:reset_handler_inst|reset_counter[14] ; reset_handler:reset_handler_inst|reset_counter[7]  ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.034     ; 2.097      ;
; 97.856 ; reset_handler:reset_handler_inst|reset_counter[14] ; reset_handler:reset_handler_inst|reset_counter[8]  ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.034     ; 2.097      ;
; 97.856 ; reset_handler:reset_handler_inst|reset_counter[14] ; reset_handler:reset_handler_inst|reset_counter[9]  ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.034     ; 2.097      ;
; 97.857 ; ad9866:ad9866_inst|dut1_pc[1]                      ; ad9866:ad9866_inst|dut2_data[15]                   ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.032     ; 2.098      ;
; 97.857 ; ad9866:ad9866_inst|dut1_pc[1]                      ; ad9866:ad9866_inst|dut2_data[14]                   ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.032     ; 2.098      ;
; 97.857 ; ad9866:ad9866_inst|dut1_pc[1]                      ; ad9866:ad9866_inst|dut2_data[13]                   ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.032     ; 2.098      ;
; 97.857 ; ad9866:ad9866_inst|dut1_pc[1]                      ; ad9866:ad9866_inst|dut2_data[12]                   ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.032     ; 2.098      ;
; 97.857 ; ad9866:ad9866_inst|dut1_pc[1]                      ; ad9866:ad9866_inst|dut2_data[10]                   ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.032     ; 2.098      ;
; 97.857 ; ad9866:ad9866_inst|dut1_pc[1]                      ; ad9866:ad9866_inst|dut2_data[9]                    ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.032     ; 2.098      ;
; 97.857 ; ad9866:ad9866_inst|dut1_pc[1]                      ; ad9866:ad9866_inst|dut2_data[8]                    ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.032     ; 2.098      ;
; 97.857 ; ad9866:ad9866_inst|dut1_pc[1]                      ; ad9866:ad9866_inst|dut2_data[7]                    ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.032     ; 2.098      ;
; 97.857 ; ad9866:ad9866_inst|dut1_pc[1]                      ; ad9866:ad9866_inst|dut2_data[6]                    ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.032     ; 2.098      ;
; 97.869 ; ad9866:ad9866_inst|dut1_pc[2]                      ; ad9866:ad9866_inst|dut2_data[15]                   ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.032     ; 2.086      ;
; 97.869 ; ad9866:ad9866_inst|dut1_pc[2]                      ; ad9866:ad9866_inst|dut2_data[14]                   ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.032     ; 2.086      ;
; 97.869 ; ad9866:ad9866_inst|dut1_pc[2]                      ; ad9866:ad9866_inst|dut2_data[13]                   ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.032     ; 2.086      ;
; 97.869 ; ad9866:ad9866_inst|dut1_pc[2]                      ; ad9866:ad9866_inst|dut2_data[12]                   ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.032     ; 2.086      ;
; 97.869 ; ad9866:ad9866_inst|dut1_pc[2]                      ; ad9866:ad9866_inst|dut2_data[10]                   ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.032     ; 2.086      ;
; 97.869 ; ad9866:ad9866_inst|dut1_pc[2]                      ; ad9866:ad9866_inst|dut2_data[9]                    ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.032     ; 2.086      ;
; 97.869 ; ad9866:ad9866_inst|dut1_pc[2]                      ; ad9866:ad9866_inst|dut2_data[8]                    ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.032     ; 2.086      ;
; 97.869 ; ad9866:ad9866_inst|dut1_pc[2]                      ; ad9866:ad9866_inst|dut2_data[7]                    ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.032     ; 2.086      ;
; 97.869 ; ad9866:ad9866_inst|dut1_pc[2]                      ; ad9866:ad9866_inst|dut2_data[6]                    ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.032     ; 2.086      ;
; 97.905 ; ad9866:ad9866_inst|dut1_pc[5]                      ; ad9866:ad9866_inst|dut2_data[3]                    ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.034     ; 2.048      ;
; 97.916 ; prev_gain[2]                                       ; ad9866:ad9866_inst|dut2_data[11]                   ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.035     ; 2.036      ;
; 97.929 ; reset_handler:reset_handler_inst|reset_counter[13] ; reset_handler:reset_handler_inst|reset_counter[11] ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.034     ; 2.024      ;
; 97.929 ; reset_handler:reset_handler_inst|reset_counter[13] ; reset_handler:reset_handler_inst|reset_counter[10] ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.034     ; 2.024      ;
; 97.929 ; reset_handler:reset_handler_inst|reset_counter[13] ; reset_handler:reset_handler_inst|reset_counter[1]  ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.034     ; 2.024      ;
; 97.929 ; reset_handler:reset_handler_inst|reset_counter[13] ; reset_handler:reset_handler_inst|reset_counter[2]  ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.034     ; 2.024      ;
; 97.929 ; reset_handler:reset_handler_inst|reset_counter[13] ; reset_handler:reset_handler_inst|reset_counter[3]  ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.034     ; 2.024      ;
; 97.929 ; reset_handler:reset_handler_inst|reset_counter[13] ; reset_handler:reset_handler_inst|reset_counter[4]  ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.034     ; 2.024      ;
; 97.929 ; reset_handler:reset_handler_inst|reset_counter[13] ; reset_handler:reset_handler_inst|reset_counter[5]  ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.034     ; 2.024      ;
; 97.929 ; reset_handler:reset_handler_inst|reset_counter[13] ; reset_handler:reset_handler_inst|reset_counter[6]  ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.034     ; 2.024      ;
; 97.929 ; reset_handler:reset_handler_inst|reset_counter[13] ; reset_handler:reset_handler_inst|reset_counter[7]  ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.034     ; 2.024      ;
; 97.929 ; reset_handler:reset_handler_inst|reset_counter[13] ; reset_handler:reset_handler_inst|reset_counter[8]  ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.034     ; 2.024      ;
; 97.929 ; reset_handler:reset_handler_inst|reset_counter[13] ; reset_handler:reset_handler_inst|reset_counter[9]  ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.034     ; 2.024      ;
; 97.933 ; prev_gain[2]                                       ; ad9866:ad9866_inst|dut2_data[15]                   ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.035     ; 2.019      ;
; 97.933 ; prev_gain[2]                                       ; ad9866:ad9866_inst|dut2_data[14]                   ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.035     ; 2.019      ;
; 97.933 ; prev_gain[2]                                       ; ad9866:ad9866_inst|dut2_data[13]                   ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.035     ; 2.019      ;
+--------+----------------------------------------------------+----------------------------------------------------+--------------+-------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'spi_ce1'                                                                                                                                                                                                                                                                                                                  ;
+----------+-----------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack    ; From Node                                                                                                                         ; To Node                                                                                                                           ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+----------+-----------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 2497.615 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter1a0                    ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter1a8                    ; spi_ce1      ; spi_ce1     ; 2500.000     ; -0.055     ; 2.317      ;
; 2497.654 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|parity2                       ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter1a8                    ; spi_ce1      ; spi_ce1     ; 2500.000     ; -0.055     ; 2.278      ;
; 2497.801 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter1a1                    ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter1a8                    ; spi_ce1      ; spi_ce1     ; 2500.000     ; -0.055     ; 2.131      ;
; 2497.839 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter1a0                    ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter1a6                    ; spi_ce1      ; spi_ce1     ; 2500.000     ; -0.055     ; 2.093      ;
; 2497.878 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|parity2                       ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter1a6                    ; spi_ce1      ; spi_ce1     ; 2500.000     ; -0.055     ; 2.054      ;
; 2497.952 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter1a0                    ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter1a9                    ; spi_ce1      ; spi_ce1     ; 2500.000     ; -0.055     ; 1.980      ;
; 2497.991 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|parity2                       ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter1a9                    ; spi_ce1      ; spi_ce1     ; 2500.000     ; -0.055     ; 1.941      ;
; 2498.021 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter1a8                    ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|altsyncram_vi31:fifo_ram|ram_block7a12~portb_address_reg0 ; spi_ce1      ; spi_ce1     ; 2500.000     ; 0.119      ; 2.107      ;
; 2498.025 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter1a1                    ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter1a6                    ; spi_ce1      ; spi_ce1     ; 2500.000     ; -0.055     ; 1.907      ;
; 2498.067 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter1a4                    ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter1a8                    ; spi_ce1      ; spi_ce1     ; 2500.000     ; -0.055     ; 1.865      ;
; 2498.072 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter1a3                    ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter1a8                    ; spi_ce1      ; spi_ce1     ; 2500.000     ; -0.055     ; 1.860      ;
; 2498.091 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter1a0                    ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter1a7                    ; spi_ce1      ; spi_ce1     ; 2500.000     ; -0.055     ; 1.841      ;
; 2498.130 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|parity2                       ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter1a7                    ; spi_ce1      ; spi_ce1     ; 2500.000     ; -0.055     ; 1.802      ;
; 2498.138 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter1a1                    ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter1a9                    ; spi_ce1      ; spi_ce1     ; 2500.000     ; -0.055     ; 1.794      ;
; 2498.194 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter1a9                    ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|altsyncram_vi31:fifo_ram|ram_block7a12~portb_address_reg0 ; spi_ce1      ; spi_ce1     ; 2500.000     ; 0.119      ; 1.934      ;
; 2498.213 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter1a2                    ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter1a8                    ; spi_ce1      ; spi_ce1     ; 2500.000     ; -0.055     ; 1.719      ;
; 2498.257 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter1a5                    ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter1a8                    ; spi_ce1      ; spi_ce1     ; 2500.000     ; -0.055     ; 1.675      ;
; 2498.277 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter1a1                    ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter1a7                    ; spi_ce1      ; spi_ce1     ; 2500.000     ; -0.055     ; 1.655      ;
; 2498.291 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter1a4                    ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter1a6                    ; spi_ce1      ; spi_ce1     ; 2500.000     ; -0.055     ; 1.641      ;
; 2498.296 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter1a3                    ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter1a6                    ; spi_ce1      ; spi_ce1     ; 2500.000     ; -0.055     ; 1.636      ;
; 2498.330 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter1a8                    ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|altsyncram_vi31:fifo_ram|ram_block7a0~portb_address_reg0  ; spi_ce1      ; spi_ce1     ; 2500.000     ; 0.128      ; 1.807      ;
; 2498.404 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter1a4                    ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter1a9                    ; spi_ce1      ; spi_ce1     ; 2500.000     ; -0.055     ; 1.528      ;
; 2498.409 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter1a3                    ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter1a9                    ; spi_ce1      ; spi_ce1     ; 2500.000     ; -0.055     ; 1.523      ;
; 2498.437 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter1a2                    ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter1a6                    ; spi_ce1      ; spi_ce1     ; 2500.000     ; -0.055     ; 1.495      ;
; 2498.466 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter1a5                    ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter1a6                    ; spi_ce1      ; spi_ce1     ; 2500.000     ; -0.055     ; 1.466      ;
; 2498.468 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter1a8                    ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|altsyncram_vi31:fifo_ram|ram_block7a30~portb_address_reg0 ; spi_ce1      ; spi_ce1     ; 2500.000     ; 0.120      ; 1.661      ;
; 2498.503 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter1a9                    ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|altsyncram_vi31:fifo_ram|ram_block7a0~portb_address_reg0  ; spi_ce1      ; spi_ce1     ; 2500.000     ; 0.128      ; 1.634      ;
; 2498.543 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter1a4                    ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter1a7                    ; spi_ce1      ; spi_ce1     ; 2500.000     ; -0.055     ; 1.389      ;
; 2498.548 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter1a3                    ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter1a7                    ; spi_ce1      ; spi_ce1     ; 2500.000     ; -0.055     ; 1.384      ;
; 2498.550 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter1a2                    ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter1a9                    ; spi_ce1      ; spi_ce1     ; 2500.000     ; -0.055     ; 1.382      ;
; 2498.556 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter1a6                    ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter1a8                    ; spi_ce1      ; spi_ce1     ; 2500.000     ; -0.037     ; 1.394      ;
; 2498.598 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter1a5                    ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter1a9                    ; spi_ce1      ; spi_ce1     ; 2500.000     ; -0.055     ; 1.334      ;
; 2498.641 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter1a9                    ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|altsyncram_vi31:fifo_ram|ram_block7a30~portb_address_reg0 ; spi_ce1      ; spi_ce1     ; 2500.000     ; 0.120      ; 1.488      ;
; 2498.674 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|altsyncram_vi31:fifo_ram|ram_block7a30~portb_address_reg0 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|altsyncram_vi31:fifo_ram|q_b[47]                          ; spi_ce1      ; spi_ce1     ; 2500.000     ; -0.033     ; 1.248      ;
; 2498.674 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|altsyncram_vi31:fifo_ram|ram_block7a30~portb_address_reg0 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|altsyncram_vi31:fifo_ram|q_b[46]                          ; spi_ce1      ; spi_ce1     ; 2500.000     ; -0.033     ; 1.248      ;
; 2498.674 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|altsyncram_vi31:fifo_ram|ram_block7a30~portb_address_reg0 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|altsyncram_vi31:fifo_ram|q_b[45]                          ; spi_ce1      ; spi_ce1     ; 2500.000     ; -0.033     ; 1.248      ;
; 2498.674 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|altsyncram_vi31:fifo_ram|ram_block7a30~portb_address_reg0 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|altsyncram_vi31:fifo_ram|q_b[44]                          ; spi_ce1      ; spi_ce1     ; 2500.000     ; -0.033     ; 1.248      ;
; 2498.674 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|altsyncram_vi31:fifo_ram|ram_block7a30~portb_address_reg0 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|altsyncram_vi31:fifo_ram|q_b[43]                          ; spi_ce1      ; spi_ce1     ; 2500.000     ; -0.033     ; 1.248      ;
; 2498.674 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|altsyncram_vi31:fifo_ram|ram_block7a30~portb_address_reg0 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|altsyncram_vi31:fifo_ram|q_b[42]                          ; spi_ce1      ; spi_ce1     ; 2500.000     ; -0.033     ; 1.248      ;
; 2498.674 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|altsyncram_vi31:fifo_ram|ram_block7a30~portb_address_reg0 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|altsyncram_vi31:fifo_ram|q_b[41]                          ; spi_ce1      ; spi_ce1     ; 2500.000     ; -0.033     ; 1.248      ;
; 2498.674 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|altsyncram_vi31:fifo_ram|ram_block7a30~portb_address_reg0 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|altsyncram_vi31:fifo_ram|q_b[40]                          ; spi_ce1      ; spi_ce1     ; 2500.000     ; -0.033     ; 1.248      ;
; 2498.674 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|altsyncram_vi31:fifo_ram|ram_block7a30~portb_address_reg0 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|altsyncram_vi31:fifo_ram|q_b[39]                          ; spi_ce1      ; spi_ce1     ; 2500.000     ; -0.033     ; 1.248      ;
; 2498.674 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|altsyncram_vi31:fifo_ram|ram_block7a30~portb_address_reg0 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|altsyncram_vi31:fifo_ram|q_b[38]                          ; spi_ce1      ; spi_ce1     ; 2500.000     ; -0.033     ; 1.248      ;
; 2498.674 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|altsyncram_vi31:fifo_ram|ram_block7a30~portb_address_reg0 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|altsyncram_vi31:fifo_ram|q_b[37]                          ; spi_ce1      ; spi_ce1     ; 2500.000     ; -0.033     ; 1.248      ;
; 2498.674 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|altsyncram_vi31:fifo_ram|ram_block7a30~portb_address_reg0 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|altsyncram_vi31:fifo_ram|q_b[36]                          ; spi_ce1      ; spi_ce1     ; 2500.000     ; -0.033     ; 1.248      ;
; 2498.674 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|altsyncram_vi31:fifo_ram|ram_block7a30~portb_address_reg0 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|altsyncram_vi31:fifo_ram|q_b[35]                          ; spi_ce1      ; spi_ce1     ; 2500.000     ; -0.033     ; 1.248      ;
; 2498.674 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|altsyncram_vi31:fifo_ram|ram_block7a30~portb_address_reg0 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|altsyncram_vi31:fifo_ram|q_b[34]                          ; spi_ce1      ; spi_ce1     ; 2500.000     ; -0.033     ; 1.248      ;
; 2498.674 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|altsyncram_vi31:fifo_ram|ram_block7a30~portb_address_reg0 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|altsyncram_vi31:fifo_ram|q_b[33]                          ; spi_ce1      ; spi_ce1     ; 2500.000     ; -0.033     ; 1.248      ;
; 2498.674 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|altsyncram_vi31:fifo_ram|ram_block7a30~portb_address_reg0 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|altsyncram_vi31:fifo_ram|q_b[32]                          ; spi_ce1      ; spi_ce1     ; 2500.000     ; -0.033     ; 1.248      ;
; 2498.674 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|altsyncram_vi31:fifo_ram|ram_block7a30~portb_address_reg0 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|altsyncram_vi31:fifo_ram|q_b[31]                          ; spi_ce1      ; spi_ce1     ; 2500.000     ; -0.033     ; 1.248      ;
; 2498.674 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|altsyncram_vi31:fifo_ram|ram_block7a30~portb_address_reg0 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|altsyncram_vi31:fifo_ram|q_b[30]                          ; spi_ce1      ; spi_ce1     ; 2500.000     ; -0.033     ; 1.248      ;
; 2498.674 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|altsyncram_vi31:fifo_ram|ram_block7a12~portb_address_reg0 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|altsyncram_vi31:fifo_ram|q_b[29]                          ; spi_ce1      ; spi_ce1     ; 2500.000     ; -0.033     ; 1.248      ;
; 2498.674 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|altsyncram_vi31:fifo_ram|ram_block7a12~portb_address_reg0 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|altsyncram_vi31:fifo_ram|q_b[28]                          ; spi_ce1      ; spi_ce1     ; 2500.000     ; -0.033     ; 1.248      ;
; 2498.674 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|altsyncram_vi31:fifo_ram|ram_block7a12~portb_address_reg0 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|altsyncram_vi31:fifo_ram|q_b[27]                          ; spi_ce1      ; spi_ce1     ; 2500.000     ; -0.033     ; 1.248      ;
; 2498.674 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|altsyncram_vi31:fifo_ram|ram_block7a12~portb_address_reg0 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|altsyncram_vi31:fifo_ram|q_b[26]                          ; spi_ce1      ; spi_ce1     ; 2500.000     ; -0.033     ; 1.248      ;
; 2498.674 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|altsyncram_vi31:fifo_ram|ram_block7a12~portb_address_reg0 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|altsyncram_vi31:fifo_ram|q_b[25]                          ; spi_ce1      ; spi_ce1     ; 2500.000     ; -0.033     ; 1.248      ;
; 2498.674 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|altsyncram_vi31:fifo_ram|ram_block7a12~portb_address_reg0 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|altsyncram_vi31:fifo_ram|q_b[24]                          ; spi_ce1      ; spi_ce1     ; 2500.000     ; -0.033     ; 1.248      ;
; 2498.674 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|altsyncram_vi31:fifo_ram|ram_block7a12~portb_address_reg0 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|altsyncram_vi31:fifo_ram|q_b[23]                          ; spi_ce1      ; spi_ce1     ; 2500.000     ; -0.033     ; 1.248      ;
; 2498.674 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|altsyncram_vi31:fifo_ram|ram_block7a12~portb_address_reg0 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|altsyncram_vi31:fifo_ram|q_b[22]                          ; spi_ce1      ; spi_ce1     ; 2500.000     ; -0.033     ; 1.248      ;
; 2498.674 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|altsyncram_vi31:fifo_ram|ram_block7a12~portb_address_reg0 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|altsyncram_vi31:fifo_ram|q_b[21]                          ; spi_ce1      ; spi_ce1     ; 2500.000     ; -0.033     ; 1.248      ;
; 2498.674 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|altsyncram_vi31:fifo_ram|ram_block7a12~portb_address_reg0 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|altsyncram_vi31:fifo_ram|q_b[20]                          ; spi_ce1      ; spi_ce1     ; 2500.000     ; -0.033     ; 1.248      ;
; 2498.674 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|altsyncram_vi31:fifo_ram|ram_block7a12~portb_address_reg0 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|altsyncram_vi31:fifo_ram|q_b[19]                          ; spi_ce1      ; spi_ce1     ; 2500.000     ; -0.033     ; 1.248      ;
; 2498.674 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|altsyncram_vi31:fifo_ram|ram_block7a12~portb_address_reg0 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|altsyncram_vi31:fifo_ram|q_b[18]                          ; spi_ce1      ; spi_ce1     ; 2500.000     ; -0.033     ; 1.248      ;
; 2498.674 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|altsyncram_vi31:fifo_ram|ram_block7a12~portb_address_reg0 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|altsyncram_vi31:fifo_ram|q_b[17]                          ; spi_ce1      ; spi_ce1     ; 2500.000     ; -0.033     ; 1.248      ;
; 2498.674 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|altsyncram_vi31:fifo_ram|ram_block7a12~portb_address_reg0 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|altsyncram_vi31:fifo_ram|q_b[16]                          ; spi_ce1      ; spi_ce1     ; 2500.000     ; -0.033     ; 1.248      ;
; 2498.674 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|altsyncram_vi31:fifo_ram|ram_block7a12~portb_address_reg0 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|altsyncram_vi31:fifo_ram|q_b[15]                          ; spi_ce1      ; spi_ce1     ; 2500.000     ; -0.033     ; 1.248      ;
; 2498.674 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|altsyncram_vi31:fifo_ram|ram_block7a12~portb_address_reg0 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|altsyncram_vi31:fifo_ram|q_b[14]                          ; spi_ce1      ; spi_ce1     ; 2500.000     ; -0.033     ; 1.248      ;
; 2498.674 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|altsyncram_vi31:fifo_ram|ram_block7a12~portb_address_reg0 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|altsyncram_vi31:fifo_ram|q_b[13]                          ; spi_ce1      ; spi_ce1     ; 2500.000     ; -0.033     ; 1.248      ;
; 2498.674 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|altsyncram_vi31:fifo_ram|ram_block7a12~portb_address_reg0 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|altsyncram_vi31:fifo_ram|q_b[12]                          ; spi_ce1      ; spi_ce1     ; 2500.000     ; -0.033     ; 1.248      ;
; 2498.674 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|altsyncram_vi31:fifo_ram|ram_block7a0~portb_address_reg0  ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|altsyncram_vi31:fifo_ram|q_b[11]                          ; spi_ce1      ; spi_ce1     ; 2500.000     ; -0.033     ; 1.248      ;
; 2498.674 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|altsyncram_vi31:fifo_ram|ram_block7a0~portb_address_reg0  ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|altsyncram_vi31:fifo_ram|q_b[10]                          ; spi_ce1      ; spi_ce1     ; 2500.000     ; -0.033     ; 1.248      ;
; 2498.674 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|altsyncram_vi31:fifo_ram|ram_block7a0~portb_address_reg0  ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|altsyncram_vi31:fifo_ram|q_b[9]                           ; spi_ce1      ; spi_ce1     ; 2500.000     ; -0.033     ; 1.248      ;
; 2498.674 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|altsyncram_vi31:fifo_ram|ram_block7a0~portb_address_reg0  ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|altsyncram_vi31:fifo_ram|q_b[8]                           ; spi_ce1      ; spi_ce1     ; 2500.000     ; -0.033     ; 1.248      ;
; 2498.674 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|altsyncram_vi31:fifo_ram|ram_block7a0~portb_address_reg0  ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|altsyncram_vi31:fifo_ram|q_b[7]                           ; spi_ce1      ; spi_ce1     ; 2500.000     ; -0.033     ; 1.248      ;
; 2498.674 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|altsyncram_vi31:fifo_ram|ram_block7a0~portb_address_reg0  ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|altsyncram_vi31:fifo_ram|q_b[6]                           ; spi_ce1      ; spi_ce1     ; 2500.000     ; -0.033     ; 1.248      ;
; 2498.674 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|altsyncram_vi31:fifo_ram|ram_block7a0~portb_address_reg0  ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|altsyncram_vi31:fifo_ram|q_b[5]                           ; spi_ce1      ; spi_ce1     ; 2500.000     ; -0.033     ; 1.248      ;
; 2498.674 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|altsyncram_vi31:fifo_ram|ram_block7a0~portb_address_reg0  ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|altsyncram_vi31:fifo_ram|q_b[4]                           ; spi_ce1      ; spi_ce1     ; 2500.000     ; -0.033     ; 1.248      ;
; 2498.674 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|altsyncram_vi31:fifo_ram|ram_block7a0~portb_address_reg0  ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|altsyncram_vi31:fifo_ram|q_b[3]                           ; spi_ce1      ; spi_ce1     ; 2500.000     ; -0.033     ; 1.248      ;
; 2498.674 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|altsyncram_vi31:fifo_ram|ram_block7a0~portb_address_reg0  ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|altsyncram_vi31:fifo_ram|q_b[2]                           ; spi_ce1      ; spi_ce1     ; 2500.000     ; -0.033     ; 1.248      ;
; 2498.674 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|altsyncram_vi31:fifo_ram|ram_block7a0~portb_address_reg0  ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|altsyncram_vi31:fifo_ram|q_b[1]                           ; spi_ce1      ; spi_ce1     ; 2500.000     ; -0.033     ; 1.248      ;
; 2498.674 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|altsyncram_vi31:fifo_ram|ram_block7a0~portb_address_reg0  ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|altsyncram_vi31:fifo_ram|q_b[0]                           ; spi_ce1      ; spi_ce1     ; 2500.000     ; -0.033     ; 1.248      ;
; 2498.689 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter1a2                    ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter1a7                    ; spi_ce1      ; spi_ce1     ; 2500.000     ; -0.055     ; 1.243      ;
; 2498.692 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter1a8                    ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter1a8                    ; spi_ce1      ; spi_ce1     ; 2500.000     ; -0.037     ; 1.258      ;
; 2498.729 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter1a8                    ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|sub_parity3a[2]               ; spi_ce1      ; spi_ce1     ; 2500.000     ; -0.019     ; 1.239      ;
; 2498.747 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter1a6                    ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter1a6                    ; spi_ce1      ; spi_ce1     ; 2500.000     ; -0.037     ; 1.203      ;
; 2498.756 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter1a0                    ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|altsyncram_vi31:fifo_ram|ram_block7a12~portb_address_reg0 ; spi_ce1      ; spi_ce1     ; 2500.000     ; 0.101      ; 1.354      ;
; 2498.786 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter1a5                    ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|altsyncram_vi31:fifo_ram|ram_block7a30~portb_address_reg0 ; spi_ce1      ; spi_ce1     ; 2500.000     ; 0.102      ; 1.325      ;
; 2498.795 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter1a5                    ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter1a7                    ; spi_ce1      ; spi_ce1     ; 2500.000     ; -0.055     ; 1.137      ;
; 2498.799 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter1a0                    ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|altsyncram_vi31:fifo_ram|ram_block7a0~portb_address_reg0  ; spi_ce1      ; spi_ce1     ; 2500.000     ; 0.110      ; 1.320      ;
; 2498.800 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter1a0                    ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter1a5                    ; spi_ce1      ; spi_ce1     ; 2500.000     ; -0.037     ; 1.150      ;
; 2498.806 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter1a7                    ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter1a8                    ; spi_ce1      ; spi_ce1     ; 2500.000     ; -0.037     ; 1.144      ;
; 2498.826 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter1a4                    ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|altsyncram_vi31:fifo_ram|ram_block7a30~portb_address_reg0 ; spi_ce1      ; spi_ce1     ; 2500.000     ; 0.102      ; 1.285      ;
; 2498.829 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter1a5                    ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|altsyncram_vi31:fifo_ram|ram_block7a0~portb_address_reg0  ; spi_ce1      ; spi_ce1     ; 2500.000     ; 0.110      ; 1.290      ;
; 2498.836 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter1a1                    ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|altsyncram_vi31:fifo_ram|ram_block7a0~portb_address_reg0  ; spi_ce1      ; spi_ce1     ; 2500.000     ; 0.110      ; 1.283      ;
; 2498.838 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter1a6                    ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter1a7                    ; spi_ce1      ; spi_ce1     ; 2500.000     ; -0.037     ; 1.112      ;
; 2498.839 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|parity2                       ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter1a5                    ; spi_ce1      ; spi_ce1     ; 2500.000     ; -0.037     ; 1.111      ;
; 2498.841 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter1a3                    ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|altsyncram_vi31:fifo_ram|ram_block7a12~portb_address_reg0 ; spi_ce1      ; spi_ce1     ; 2500.000     ; 0.101      ; 1.269      ;
; 2498.891 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter1a3                    ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|rdptr_g[3]                                                ; spi_ce1      ; spi_ce1     ; 2500.000     ; -0.055     ; 1.041      ;
; 2498.897 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter1a6                    ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter1a9                    ; spi_ce1      ; spi_ce1     ; 2500.000     ; -0.037     ; 1.053      ;
; 2498.902 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter1a9                    ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|sub_parity3a[2]               ; spi_ce1      ; spi_ce1     ; 2500.000     ; -0.019     ; 1.066      ;
+----------+-----------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'spi_slave:spi_slave_rx2_inst|done'                                                                                                         ;
+-------+----------------------------------------+---------------------------+--------------+-----------------------------------+--------------+------------+------------+
; Slack ; From Node                              ; To Node                   ; Launch Clock ; Latch Clock                       ; Relationship ; Clock Skew ; Data Delay ;
+-------+----------------------------------------+---------------------------+--------------+-----------------------------------+--------------+------------+------------+
; 0.095 ; spi_slave:spi_slave_rx2_inst|rdata[40] ; rx2_speed[0]              ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; 0.245      ; 0.454      ;
; 0.135 ; spi_slave:spi_slave_rx2_inst|rdata[29] ; tx_freq[29]~_Duplicate_2  ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; 0.239      ; 0.488      ;
; 0.194 ; spi_slave:spi_slave_rx2_inst|rdata[22] ; tx_freq[22]~_Duplicate_2  ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; 0.239      ; 0.547      ;
; 0.254 ; spi_slave:spi_slave_rx2_inst|rdata[21] ; tx_freq[21]~_Duplicate_2  ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; 0.239      ; 0.607      ;
; 0.276 ; spi_slave:spi_slave_rx2_inst|rdata[20] ; tx_freq[20]~_Duplicate_2  ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; 0.239      ; 0.629      ;
; 0.350 ; spi_slave:spi_slave_rx2_inst|rdata[18] ; rx2_freq[18]              ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; 0.347      ; 0.604      ;
; 0.354 ; spi_slave:spi_slave_rx2_inst|rdata[29] ; rx2_freq[29]              ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; 0.347      ; 0.608      ;
; 0.357 ; spi_slave:spi_slave_rx2_inst|rdata[27] ; tx_freq[27]~_Duplicate_2  ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; 0.239      ; 0.710      ;
; 0.361 ; spi_slave:spi_slave_rx2_inst|rdata[20] ; rx2_freq[20]              ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; 0.347      ; 0.615      ;
; 0.362 ; spi_slave:spi_slave_rx2_inst|rdata[21] ; rx2_freq[21]              ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; 0.347      ; 0.616      ;
; 0.365 ; spi_slave:spi_slave_rx2_inst|rdata[19] ; rx2_freq[19]              ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; 0.347      ; 0.619      ;
; 0.368 ; spi_slave:spi_slave_rx2_inst|rdata[27] ; rx2_freq[27]              ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; 0.347      ; 0.622      ;
; 0.374 ; spi_slave:spi_slave_rx2_inst|rdata[24] ; rx2_freq[24]              ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; 0.251      ; 0.532      ;
; 0.376 ; spi_slave:spi_slave_rx2_inst|rdata[26] ; tx_freq[26]~_Duplicate_2  ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; 0.239      ; 0.729      ;
; 0.378 ; spi_slave:spi_slave_rx2_inst|rdata[24] ; tx_freq[24]~_Duplicate_2  ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; 0.143      ; 0.635      ;
; 0.381 ; spi_slave:spi_slave_rx2_inst|rdata[30] ; tx_freq[30]~_Duplicate_2  ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; 0.143      ; 0.638      ;
; 0.383 ; spi_slave:spi_slave_rx2_inst|rdata[31] ; tx_freq[31]~_Duplicate_2  ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; 0.239      ; 0.736      ;
; 0.388 ; spi_slave:spi_slave_rx2_inst|rdata[25] ; tx_freq[25]~_Duplicate_2  ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; 0.143      ; 0.645      ;
; 0.389 ; spi_slave:spi_slave_rx2_inst|rdata[31] ; rx2_freq[31]              ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; 0.347      ; 0.643      ;
; 0.394 ; spi_slave:spi_slave_rx2_inst|rdata[12] ; tx_freq[12]~_Duplicate_2  ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; 0.235      ; 0.743      ;
; 0.403 ; spi_slave:spi_slave_rx2_inst|rdata[28] ; tx_freq[28]~_Duplicate_2  ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; 0.143      ; 0.660      ;
; 0.405 ; spi_slave:spi_slave_rx2_inst|rdata[23] ; rx2_freq[23]~_Duplicate_1 ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; 0.092      ; 0.404      ;
; 0.407 ; spi_slave:spi_slave_rx2_inst|rdata[14] ; tx_freq[14]~_Duplicate_2  ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; 0.136      ; 0.657      ;
; 0.415 ; spi_slave:spi_slave_rx2_inst|rdata[5]  ; tx_freq[5]~_Duplicate_2   ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; 0.233      ; 0.762      ;
; 0.418 ; spi_slave:spi_slave_rx2_inst|rdata[0]  ; tx_freq[0]~_Duplicate_2   ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; 0.148      ; 0.680      ;
; 0.419 ; spi_slave:spi_slave_rx2_inst|rdata[13] ; tx_freq[13]~_Duplicate_2  ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; 0.232      ; 0.765      ;
; 0.426 ; spi_slave:spi_slave_rx2_inst|rdata[8]  ; tx_freq[8]~_Duplicate_2   ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; 0.232      ; 0.772      ;
; 0.430 ; spi_slave:spi_slave_rx2_inst|rdata[9]  ; tx_freq[9]~_Duplicate_2   ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; 0.232      ; 0.776      ;
; 0.434 ; spi_slave:spi_slave_rx2_inst|rdata[7]  ; tx_freq[7]~_Duplicate_2   ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; 0.233      ; 0.781      ;
; 0.465 ; spi_slave:spi_slave_rx2_inst|rdata[30] ; rx2_freq[30]              ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; 0.251      ; 0.623      ;
; 0.469 ; spi_slave:spi_slave_rx2_inst|rdata[28] ; rx2_freq[28]              ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; 0.251      ; 0.627      ;
; 0.470 ; spi_slave:spi_slave_rx2_inst|rdata[22] ; rx2_freq[22]              ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; 0.347      ; 0.724      ;
; 0.470 ; spi_slave:spi_slave_rx2_inst|rdata[25] ; rx2_freq[25]              ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; 0.251      ; 0.628      ;
; 0.476 ; spi_slave:spi_slave_rx2_inst|rdata[26] ; rx2_freq[26]              ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; 0.347      ; 0.730      ;
; 0.476 ; spi_slave:spi_slave_rx2_inst|rdata[1]  ; tx_freq[1]~_Duplicate_2   ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; 0.236      ; 0.826      ;
; 0.478 ; spi_slave:spi_slave_rx2_inst|rdata[17] ; tx_freq[17]~_Duplicate_2  ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; 0.233      ; 0.825      ;
; 0.481 ; spi_slave:spi_slave_rx2_inst|rdata[2]  ; tx_freq[2]~_Duplicate_2   ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; 0.236      ; 0.831      ;
; 0.483 ; spi_slave:spi_slave_rx2_inst|rdata[18] ; tx_freq[18]~_Duplicate_2  ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; 0.233      ; 0.830      ;
; 0.491 ; spi_slave:spi_slave_rx2_inst|rdata[16] ; tx_freq[16]~_Duplicate_2  ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; -0.053     ; 0.552      ;
; 0.492 ; spi_slave:spi_slave_rx2_inst|rdata[11] ; tx_freq[11]~_Duplicate_2  ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; 0.235      ; 0.841      ;
; 0.495 ; spi_slave:spi_slave_rx2_inst|rdata[6]  ; tx_freq[6]~_Duplicate_2   ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; 0.233      ; 0.842      ;
; 0.502 ; spi_slave:spi_slave_rx2_inst|rdata[4]  ; tx_freq[4]~_Duplicate_2   ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; 0.236      ; 0.852      ;
; 0.509 ; spi_slave:spi_slave_rx2_inst|rdata[27] ; rx2_freq[27]~_Duplicate_1 ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; 0.342      ; 0.758      ;
; 0.515 ; spi_slave:spi_slave_rx2_inst|rdata[30] ; tx_freq[30]~_Duplicate_1  ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; 0.244      ; 0.666      ;
; 0.517 ; spi_slave:spi_slave_rx2_inst|rdata[19] ; tx_freq[19]~_Duplicate_1  ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; 0.340      ; 0.764      ;
; 0.519 ; spi_slave:spi_slave_rx2_inst|rdata[20] ; tx_freq[20]~_Duplicate_1  ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; 0.340      ; 0.766      ;
; 0.522 ; spi_slave:spi_slave_rx2_inst|rdata[30] ; rx2_freq[30]~_Duplicate_1 ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; 0.246      ; 0.675      ;
; 0.531 ; spi_slave:spi_slave_rx2_inst|rdata[25] ; rx2_freq[25]~_Duplicate_1 ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; 0.246      ; 0.684      ;
; 0.532 ; spi_slave:spi_slave_rx2_inst|rdata[22] ; tx_freq[22]~_Duplicate_1  ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; 0.340      ; 0.779      ;
; 0.534 ; spi_slave:spi_slave_rx2_inst|rdata[26] ; rx2_freq[26]~_Duplicate_1 ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; 0.342      ; 0.783      ;
; 0.540 ; spi_slave:spi_slave_rx2_inst|rdata[31] ; tx_freq[31]~_Duplicate_1  ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; 0.340      ; 0.787      ;
; 0.540 ; spi_slave:spi_slave_rx2_inst|rdata[41] ; rx2_speed[1]              ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; 0.242      ; 0.896      ;
; 0.541 ; spi_slave:spi_slave_rx2_inst|rdata[27] ; tx_freq[27]~_Duplicate_1  ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; 0.340      ; 0.788      ;
; 0.548 ; spi_slave:spi_slave_rx2_inst|rdata[26] ; tx_freq[26]~_Duplicate_1  ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; 0.340      ; 0.795      ;
; 0.551 ; spi_slave:spi_slave_rx2_inst|rdata[22] ; rx2_freq[22]~_Duplicate_1 ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; 0.342      ; 0.800      ;
; 0.551 ; spi_slave:spi_slave_rx2_inst|rdata[5]  ; rx2_freq[5]~_Duplicate_1  ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; 0.334      ; 0.792      ;
; 0.565 ; spi_slave:spi_slave_rx2_inst|rdata[3]  ; tx_freq[3]~_Duplicate_2   ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; 0.148      ; 0.827      ;
; 0.566 ; spi_slave:spi_slave_rx2_inst|rdata[23] ; tx_freq[23]               ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; 0.087      ; 0.560      ;
; 0.568 ; spi_slave:spi_slave_rx2_inst|rdata[16] ; rx2_freq[16]~_Duplicate_1 ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; 0.048      ; 0.523      ;
; 0.573 ; spi_slave:spi_slave_rx2_inst|rdata[23] ; tx_freq[23]~_Duplicate_1  ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; 0.090      ; 0.570      ;
; 0.576 ; spi_slave:spi_slave_rx2_inst|rdata[5]  ; rx2_freq[5]               ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; 0.337      ; 0.820      ;
; 0.618 ; spi_slave:spi_slave_rx2_inst|rdata[16] ; tx_freq[16]               ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; 0.050      ; 0.575      ;
; 0.625 ; spi_slave:spi_slave_rx2_inst|rdata[21] ; tx_freq[21]~_Duplicate_1  ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; 0.340      ; 0.872      ;
; 0.626 ; spi_slave:spi_slave_rx2_inst|rdata[19] ; tx_freq[19]~_Duplicate_2  ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; 0.233      ; 0.973      ;
; 0.627 ; spi_slave:spi_slave_rx2_inst|rdata[16] ; tx_freq[16]~_Duplicate_1  ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; 0.053      ; 0.587      ;
; 0.630 ; spi_slave:spi_slave_rx2_inst|rdata[21] ; rx2_freq[21]~_Duplicate_1 ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; 0.342      ; 0.879      ;
; 0.631 ; spi_slave:spi_slave_rx2_inst|rdata[29] ; rx2_freq[29]~_Duplicate_1 ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; 0.342      ; 0.880      ;
; 0.637 ; spi_slave:spi_slave_rx2_inst|rdata[2]  ; rx2_freq[2]               ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; 0.340      ; 0.884      ;
; 0.639 ; spi_slave:spi_slave_rx2_inst|rdata[29] ; tx_freq[29]~_Duplicate_1  ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; 0.340      ; 0.886      ;
; 0.642 ; spi_slave:spi_slave_rx2_inst|rdata[18] ; rx2_freq[18]~_Duplicate_1 ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; 0.342      ; 0.891      ;
; 0.642 ; spi_slave:spi_slave_rx2_inst|rdata[31] ; rx2_freq[31]~_Duplicate_1 ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; 0.342      ; 0.891      ;
; 0.642 ; spi_slave:spi_slave_rx2_inst|rdata[2]  ; rx2_freq[2]~_Duplicate_1  ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; 0.337      ; 0.886      ;
; 0.644 ; spi_slave:spi_slave_rx2_inst|rdata[29] ; tx_freq[29]               ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; 0.337      ; 0.888      ;
; 0.647 ; spi_slave:spi_slave_rx2_inst|rdata[20] ; rx2_freq[20]~_Duplicate_1 ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; 0.342      ; 0.896      ;
; 0.648 ; spi_slave:spi_slave_rx2_inst|rdata[24] ; rx2_freq[24]~_Duplicate_1 ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; 0.246      ; 0.801      ;
; 0.655 ; spi_slave:spi_slave_rx2_inst|rdata[12] ; rx2_freq[12]~_Duplicate_1 ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; 0.337      ; 0.899      ;
; 0.656 ; spi_slave:spi_slave_rx2_inst|rdata[24] ; tx_freq[24]~_Duplicate_1  ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; 0.244      ; 0.807      ;
; 0.658 ; spi_slave:spi_slave_rx2_inst|rdata[28] ; rx2_freq[28]~_Duplicate_1 ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; 0.246      ; 0.811      ;
; 0.660 ; spi_slave:spi_slave_rx2_inst|rdata[24] ; tx_freq[24]               ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; 0.241      ; 0.808      ;
; 0.661 ; spi_slave:spi_slave_rx2_inst|rdata[6]  ; rx2_freq[6]               ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; 0.337      ; 0.905      ;
; 0.662 ; spi_slave:spi_slave_rx2_inst|rdata[12] ; rx2_freq[12]              ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; 0.340      ; 0.909      ;
; 0.666 ; spi_slave:spi_slave_rx2_inst|rdata[20] ; tx_freq[20]               ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; 0.337      ; 0.910      ;
; 0.669 ; spi_slave:spi_slave_rx2_inst|rdata[23] ; rx2_freq[23]              ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; 0.097      ; 0.673      ;
; 0.669 ; spi_slave:spi_slave_rx2_inst|rdata[10] ; tx_freq[10]~_Duplicate_2  ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; 0.136      ; 0.919      ;
; 0.670 ; spi_slave:spi_slave_rx2_inst|rdata[12] ; tx_freq[12]               ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; 0.339      ; 0.916      ;
; 0.671 ; spi_slave:spi_slave_rx2_inst|rdata[19] ; tx_freq[19]               ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; 0.337      ; 0.915      ;
; 0.671 ; spi_slave:spi_slave_rx2_inst|rdata[19] ; rx2_freq[19]~_Duplicate_1 ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; 0.342      ; 0.920      ;
; 0.672 ; spi_slave:spi_slave_rx2_inst|rdata[1]  ; rx2_freq[1]               ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; 0.340      ; 0.919      ;
; 0.672 ; spi_slave:spi_slave_rx2_inst|rdata[15] ; tx_freq[15]~_Duplicate_2  ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; 0.235      ; 1.021      ;
; 0.673 ; spi_slave:spi_slave_rx2_inst|rdata[18] ; tx_freq[18]               ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; 0.337      ; 0.917      ;
; 0.673 ; spi_slave:spi_slave_rx2_inst|rdata[25] ; tx_freq[25]~_Duplicate_1  ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; 0.244      ; 0.824      ;
; 0.674 ; spi_slave:spi_slave_rx2_inst|rdata[30] ; tx_freq[30]               ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; 0.241      ; 0.822      ;
; 0.674 ; spi_slave:spi_slave_rx2_inst|rdata[3]  ; rx2_freq[3]~_Duplicate_1  ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; 0.249      ; 0.830      ;
; 0.674 ; spi_slave:spi_slave_rx2_inst|rdata[10] ; rx2_freq[10]~_Duplicate_1 ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; 0.238      ; 0.819      ;
; 0.675 ; spi_slave:spi_slave_rx2_inst|rdata[22] ; tx_freq[22]               ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; 0.337      ; 0.919      ;
; 0.678 ; spi_slave:spi_slave_rx2_inst|rdata[17] ; tx_freq[17]               ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; 0.336      ; 0.921      ;
; 0.679 ; spi_slave:spi_slave_rx2_inst|rdata[17] ; rx2_freq[17]~_Duplicate_1 ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; 0.334      ; 0.920      ;
; 0.682 ; spi_slave:spi_slave_rx2_inst|rdata[18] ; tx_freq[18]~_Duplicate_1  ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; 0.340      ; 0.929      ;
; 0.682 ; spi_slave:spi_slave_rx2_inst|rdata[27] ; tx_freq[27]               ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; 0.337      ; 0.926      ;
; 0.684 ; spi_slave:spi_slave_rx2_inst|rdata[10] ; rx2_freq[10]              ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; 0.241      ; 0.832      ;
+-------+----------------------------------------+---------------------------+--------------+-----------------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'spi_sck'                                                                                                                         ;
+-------+---------------------------------------+----------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                             ; To Node                                ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+---------------------------------------+----------------------------------------+--------------+-------------+--------------+------------+------------+
; 0.150 ; spi_ce[0]                             ; spi_slave:spi_slave_rx_inst|treg[15]   ; spi_ce0      ; spi_sck     ; 0.000        ; 2.168      ; 2.432      ;
; 0.150 ; spi_ce[0]                             ; spi_slave:spi_slave_rx_inst|treg[14]   ; spi_ce0      ; spi_sck     ; 0.000        ; 2.168      ; 2.432      ;
; 0.150 ; spi_ce[0]                             ; spi_slave:spi_slave_rx_inst|treg[13]   ; spi_ce0      ; spi_sck     ; 0.000        ; 2.168      ; 2.432      ;
; 0.150 ; spi_ce[0]                             ; spi_slave:spi_slave_rx_inst|treg[12]   ; spi_ce0      ; spi_sck     ; 0.000        ; 2.168      ; 2.432      ;
; 0.150 ; spi_ce[0]                             ; spi_slave:spi_slave_rx_inst|treg[11]   ; spi_ce0      ; spi_sck     ; 0.000        ; 2.168      ; 2.432      ;
; 0.150 ; spi_ce[0]                             ; spi_slave:spi_slave_rx_inst|treg[10]   ; spi_ce0      ; spi_sck     ; 0.000        ; 2.168      ; 2.432      ;
; 0.150 ; spi_ce[0]                             ; spi_slave:spi_slave_rx_inst|treg[9]    ; spi_ce0      ; spi_sck     ; 0.000        ; 2.168      ; 2.432      ;
; 0.150 ; spi_ce[0]                             ; spi_slave:spi_slave_rx_inst|treg[8]    ; spi_ce0      ; spi_sck     ; 0.000        ; 2.168      ; 2.432      ;
; 0.150 ; spi_ce[0]                             ; spi_slave:spi_slave_rx_inst|treg[7]    ; spi_ce0      ; spi_sck     ; 0.000        ; 2.168      ; 2.432      ;
; 0.150 ; spi_ce[0]                             ; spi_slave:spi_slave_rx_inst|treg[6]    ; spi_ce0      ; spi_sck     ; 0.000        ; 2.168      ; 2.432      ;
; 0.150 ; spi_ce[0]                             ; spi_slave:spi_slave_rx_inst|treg[5]    ; spi_ce0      ; spi_sck     ; 0.000        ; 2.168      ; 2.432      ;
; 0.150 ; spi_ce[0]                             ; spi_slave:spi_slave_rx_inst|treg[4]    ; spi_ce0      ; spi_sck     ; 0.000        ; 2.168      ; 2.432      ;
; 0.150 ; spi_ce[0]                             ; spi_slave:spi_slave_rx_inst|treg[3]    ; spi_ce0      ; spi_sck     ; 0.000        ; 2.168      ; 2.432      ;
; 0.150 ; spi_ce[0]                             ; spi_slave:spi_slave_rx_inst|treg[2]    ; spi_ce0      ; spi_sck     ; 0.000        ; 2.168      ; 2.432      ;
; 0.150 ; spi_ce[0]                             ; spi_slave:spi_slave_rx_inst|treg[1]    ; spi_ce0      ; spi_sck     ; 0.000        ; 2.168      ; 2.432      ;
; 0.150 ; spi_ce[0]                             ; spi_slave:spi_slave_rx_inst|treg[0]    ; spi_ce0      ; spi_sck     ; 0.000        ; 2.168      ; 2.432      ;
; 0.156 ; spi_slave:spi_slave_rx_inst|rreg[1]   ; spi_slave:spi_slave_rx_inst|rreg[2]    ; spi_sck      ; spi_sck     ; 0.000        ; 0.143      ; 0.383      ;
; 0.163 ; spi_slave:spi_slave_rx2_inst|rreg[2]  ; spi_slave:spi_slave_rx2_inst|rdata[3]  ; spi_sck      ; spi_sck     ; 0.000        ; 0.145      ; 0.392      ;
; 0.163 ; spi_ce[1]                             ; spi_slave:spi_slave_rx2_inst|treg[15]  ; spi_ce1      ; spi_sck     ; 0.000        ; 2.185      ; 2.462      ;
; 0.163 ; spi_ce[1]                             ; spi_slave:spi_slave_rx2_inst|treg[13]  ; spi_ce1      ; spi_sck     ; 0.000        ; 2.185      ; 2.462      ;
; 0.163 ; spi_ce[1]                             ; spi_slave:spi_slave_rx2_inst|treg[12]  ; spi_ce1      ; spi_sck     ; 0.000        ; 2.185      ; 2.462      ;
; 0.163 ; spi_ce[1]                             ; spi_slave:spi_slave_rx2_inst|treg[10]  ; spi_ce1      ; spi_sck     ; 0.000        ; 2.185      ; 2.462      ;
; 0.163 ; spi_ce[1]                             ; spi_slave:spi_slave_rx2_inst|treg[9]   ; spi_ce1      ; spi_sck     ; 0.000        ; 2.185      ; 2.462      ;
; 0.163 ; spi_ce[1]                             ; spi_slave:spi_slave_rx2_inst|treg[7]   ; spi_ce1      ; spi_sck     ; 0.000        ; 2.185      ; 2.462      ;
; 0.163 ; spi_ce[1]                             ; spi_slave:spi_slave_rx2_inst|treg[6]   ; spi_ce1      ; spi_sck     ; 0.000        ; 2.185      ; 2.462      ;
; 0.163 ; spi_ce[1]                             ; spi_slave:spi_slave_rx2_inst|treg[5]   ; spi_ce1      ; spi_sck     ; 0.000        ; 2.185      ; 2.462      ;
; 0.163 ; spi_ce[1]                             ; spi_slave:spi_slave_rx2_inst|treg[4]   ; spi_ce1      ; spi_sck     ; 0.000        ; 2.185      ; 2.462      ;
; 0.163 ; spi_ce[1]                             ; spi_slave:spi_slave_rx2_inst|treg[1]   ; spi_ce1      ; spi_sck     ; 0.000        ; 2.185      ; 2.462      ;
; 0.163 ; spi_ce[1]                             ; spi_slave:spi_slave_rx2_inst|treg[0]   ; spi_ce1      ; spi_sck     ; 0.000        ; 2.185      ; 2.462      ;
; 0.165 ; spi_ce[0]                             ; spi_slave:spi_slave_rx_inst|treg[31]   ; spi_ce0      ; spi_sck     ; 0.000        ; 2.166      ; 2.445      ;
; 0.165 ; spi_ce[0]                             ; spi_slave:spi_slave_rx_inst|treg[30]   ; spi_ce0      ; spi_sck     ; 0.000        ; 2.166      ; 2.445      ;
; 0.165 ; spi_ce[0]                             ; spi_slave:spi_slave_rx_inst|treg[29]   ; spi_ce0      ; spi_sck     ; 0.000        ; 2.166      ; 2.445      ;
; 0.165 ; spi_ce[0]                             ; spi_slave:spi_slave_rx_inst|treg[28]   ; spi_ce0      ; spi_sck     ; 0.000        ; 2.166      ; 2.445      ;
; 0.165 ; spi_ce[0]                             ; spi_slave:spi_slave_rx_inst|treg[27]   ; spi_ce0      ; spi_sck     ; 0.000        ; 2.166      ; 2.445      ;
; 0.165 ; spi_ce[0]                             ; spi_slave:spi_slave_rx_inst|treg[26]   ; spi_ce0      ; spi_sck     ; 0.000        ; 2.166      ; 2.445      ;
; 0.165 ; spi_ce[0]                             ; spi_slave:spi_slave_rx_inst|treg[25]   ; spi_ce0      ; spi_sck     ; 0.000        ; 2.166      ; 2.445      ;
; 0.165 ; spi_ce[0]                             ; spi_slave:spi_slave_rx_inst|treg[24]   ; spi_ce0      ; spi_sck     ; 0.000        ; 2.166      ; 2.445      ;
; 0.165 ; spi_ce[0]                             ; spi_slave:spi_slave_rx_inst|treg[23]   ; spi_ce0      ; spi_sck     ; 0.000        ; 2.166      ; 2.445      ;
; 0.165 ; spi_ce[0]                             ; spi_slave:spi_slave_rx_inst|treg[22]   ; spi_ce0      ; spi_sck     ; 0.000        ; 2.166      ; 2.445      ;
; 0.165 ; spi_ce[0]                             ; spi_slave:spi_slave_rx_inst|treg[21]   ; spi_ce0      ; spi_sck     ; 0.000        ; 2.166      ; 2.445      ;
; 0.165 ; spi_ce[0]                             ; spi_slave:spi_slave_rx_inst|treg[20]   ; spi_ce0      ; spi_sck     ; 0.000        ; 2.166      ; 2.445      ;
; 0.165 ; spi_ce[0]                             ; spi_slave:spi_slave_rx_inst|treg[19]   ; spi_ce0      ; spi_sck     ; 0.000        ; 2.166      ; 2.445      ;
; 0.165 ; spi_ce[0]                             ; spi_slave:spi_slave_rx_inst|treg[18]   ; spi_ce0      ; spi_sck     ; 0.000        ; 2.166      ; 2.445      ;
; 0.165 ; spi_ce[0]                             ; spi_slave:spi_slave_rx_inst|treg[17]   ; spi_ce0      ; spi_sck     ; 0.000        ; 2.166      ; 2.445      ;
; 0.165 ; spi_ce[0]                             ; spi_slave:spi_slave_rx_inst|treg[16]   ; spi_ce0      ; spi_sck     ; 0.000        ; 2.166      ; 2.445      ;
; 0.168 ; spi_ce[1]                             ; spi_slave:spi_slave_rx2_inst|rreg[36]  ; spi_ce1      ; spi_sck     ; 0.000        ; 1.050      ; 1.332      ;
; 0.168 ; spi_ce[1]                             ; spi_slave:spi_slave_rx2_inst|rreg[35]  ; spi_ce1      ; spi_sck     ; 0.000        ; 1.050      ; 1.332      ;
; 0.168 ; spi_ce[1]                             ; spi_slave:spi_slave_rx2_inst|rreg[33]  ; spi_ce1      ; spi_sck     ; 0.000        ; 1.050      ; 1.332      ;
; 0.168 ; spi_ce[1]                             ; spi_slave:spi_slave_rx2_inst|rreg[32]  ; spi_ce1      ; spi_sck     ; 0.000        ; 1.050      ; 1.332      ;
; 0.168 ; spi_ce[1]                             ; spi_slave:spi_slave_rx2_inst|rreg[31]  ; spi_ce1      ; spi_sck     ; 0.000        ; 1.050      ; 1.332      ;
; 0.168 ; spi_ce[1]                             ; spi_slave:spi_slave_rx2_inst|rreg[30]  ; spi_ce1      ; spi_sck     ; 0.000        ; 1.050      ; 1.332      ;
; 0.168 ; spi_ce[1]                             ; spi_slave:spi_slave_rx2_inst|rreg[29]  ; spi_ce1      ; spi_sck     ; 0.000        ; 1.050      ; 1.332      ;
; 0.168 ; spi_ce[1]                             ; spi_slave:spi_slave_rx2_inst|rreg[26]  ; spi_ce1      ; spi_sck     ; 0.000        ; 1.050      ; 1.332      ;
; 0.168 ; spi_ce[1]                             ; spi_slave:spi_slave_rx2_inst|rreg[25]  ; spi_ce1      ; spi_sck     ; 0.000        ; 1.050      ; 1.332      ;
; 0.168 ; spi_ce[1]                             ; spi_slave:spi_slave_rx2_inst|rreg[24]  ; spi_ce1      ; spi_sck     ; 0.000        ; 1.050      ; 1.332      ;
; 0.168 ; spi_ce[1]                             ; spi_slave:spi_slave_rx2_inst|rreg[23]  ; spi_ce1      ; spi_sck     ; 0.000        ; 1.050      ; 1.332      ;
; 0.168 ; spi_ce[1]                             ; spi_slave:spi_slave_rx2_inst|rreg[3]   ; spi_ce1      ; spi_sck     ; 0.000        ; 1.050      ; 1.332      ;
; 0.168 ; spi_ce[1]                             ; spi_slave:spi_slave_rx2_inst|rreg[0]   ; spi_ce1      ; spi_sck     ; 0.000        ; 1.050      ; 1.332      ;
; 0.168 ; spi_ce[1]                             ; spi_slave:spi_slave_rx2_inst|treg[47]  ; spi_ce1      ; spi_sck     ; 0.000        ; 2.177      ; 2.459      ;
; 0.168 ; spi_ce[1]                             ; spi_slave:spi_slave_rx2_inst|treg[46]  ; spi_ce1      ; spi_sck     ; 0.000        ; 2.177      ; 2.459      ;
; 0.168 ; spi_ce[1]                             ; spi_slave:spi_slave_rx2_inst|treg[44]  ; spi_ce1      ; spi_sck     ; 0.000        ; 2.177      ; 2.459      ;
; 0.168 ; spi_ce[1]                             ; spi_slave:spi_slave_rx2_inst|treg[42]  ; spi_ce1      ; spi_sck     ; 0.000        ; 2.177      ; 2.459      ;
; 0.168 ; spi_ce[1]                             ; spi_slave:spi_slave_rx2_inst|treg[41]  ; spi_ce1      ; spi_sck     ; 0.000        ; 2.177      ; 2.459      ;
; 0.168 ; spi_ce[1]                             ; spi_slave:spi_slave_rx2_inst|treg[40]  ; spi_ce1      ; spi_sck     ; 0.000        ; 2.177      ; 2.459      ;
; 0.168 ; spi_ce[1]                             ; spi_slave:spi_slave_rx2_inst|treg[39]  ; spi_ce1      ; spi_sck     ; 0.000        ; 2.177      ; 2.459      ;
; 0.168 ; spi_ce[1]                             ; spi_slave:spi_slave_rx2_inst|treg[38]  ; spi_ce1      ; spi_sck     ; 0.000        ; 2.177      ; 2.459      ;
; 0.168 ; spi_ce[1]                             ; spi_slave:spi_slave_rx2_inst|treg[34]  ; spi_ce1      ; spi_sck     ; 0.000        ; 2.177      ; 2.459      ;
; 0.168 ; spi_ce[1]                             ; spi_slave:spi_slave_rx2_inst|treg[33]  ; spi_ce1      ; spi_sck     ; 0.000        ; 2.177      ; 2.459      ;
; 0.180 ; spi_ce[1]                             ; spi_slave:spi_slave_rx2_inst|rreg[39]  ; spi_ce1      ; spi_sck     ; 0.000        ; 1.041      ; 1.335      ;
; 0.180 ; spi_ce[1]                             ; spi_slave:spi_slave_rx2_inst|rreg[37]  ; spi_ce1      ; spi_sck     ; 0.000        ; 1.041      ; 1.335      ;
; 0.180 ; spi_ce[1]                             ; spi_slave:spi_slave_rx2_inst|rreg[28]  ; spi_ce1      ; spi_sck     ; 0.000        ; 1.041      ; 1.335      ;
; 0.180 ; spi_ce[1]                             ; spi_slave:spi_slave_rx2_inst|rreg[27]  ; spi_ce1      ; spi_sck     ; 0.000        ; 1.041      ; 1.335      ;
; 0.180 ; spi_ce[1]                             ; spi_slave:spi_slave_rx2_inst|rreg[5]   ; spi_ce1      ; spi_sck     ; 0.000        ; 1.041      ; 1.335      ;
; 0.180 ; spi_ce[1]                             ; spi_slave:spi_slave_rx2_inst|rreg[4]   ; spi_ce1      ; spi_sck     ; 0.000        ; 1.041      ; 1.335      ;
; 0.180 ; spi_ce[1]                             ; spi_slave:spi_slave_rx2_inst|rreg[1]   ; spi_ce1      ; spi_sck     ; 0.000        ; 1.041      ; 1.335      ;
; 0.180 ; spi_ce[1]                             ; spi_slave:spi_slave_rx2_inst|rreg[40]  ; spi_ce1      ; spi_sck     ; 0.000        ; 1.041      ; 1.335      ;
; 0.188 ; spi_slave:spi_slave_rx2_inst|rreg[37] ; spi_slave:spi_slave_rx2_inst|rreg[38]  ; spi_sck      ; spi_sck     ; 0.000        ; 0.119      ; 0.391      ;
; 0.189 ; spi_slave:spi_slave_rx2_inst|rreg[33] ; spi_slave:spi_slave_rx2_inst|rreg[34]  ; spi_sck      ; spi_sck     ; 0.000        ; 0.110      ; 0.383      ;
; 0.198 ; spi_slave:spi_slave_rx2_inst|rreg[39] ; spi_slave:spi_slave_rx2_inst|rdata[40] ; spi_sck      ; spi_sck     ; 0.000        ; 0.043      ; 0.325      ;
; 0.200 ; spi_slave:spi_slave_rx2_inst|rreg[1]  ; spi_slave:spi_slave_rx2_inst|rdata[2]  ; spi_sck      ; spi_sck     ; 0.000        ; 0.043      ; 0.327      ;
; 0.200 ; spi_slave:spi_slave_rx2_inst|treg[0]  ; spi_slave:spi_slave_rx2_inst|treg[1]   ; spi_sck      ; spi_sck     ; 0.000        ; 0.029      ; 0.313      ;
; 0.200 ; spi_slave:spi_slave_rx_inst|treg[4]   ; spi_slave:spi_slave_rx_inst|treg[5]    ; spi_sck      ; spi_sck     ; 0.000        ; 0.029      ; 0.313      ;
; 0.200 ; spi_slave:spi_slave_rx_inst|treg[2]   ; spi_slave:spi_slave_rx_inst|treg[3]    ; spi_sck      ; spi_sck     ; 0.000        ; 0.029      ; 0.313      ;
; 0.200 ; spi_slave:spi_slave_rx_inst|treg[1]   ; spi_slave:spi_slave_rx_inst|treg[2]    ; spi_sck      ; spi_sck     ; 0.000        ; 0.029      ; 0.313      ;
; 0.201 ; spi_slave:spi_slave_rx2_inst|treg[40] ; spi_slave:spi_slave_rx2_inst|treg[41]  ; spi_sck      ; spi_sck     ; 0.000        ; 0.029      ; 0.314      ;
; 0.201 ; spi_slave:spi_slave_rx2_inst|treg[38] ; spi_slave:spi_slave_rx2_inst|treg[39]  ; spi_sck      ; spi_sck     ; 0.000        ; 0.029      ; 0.314      ;
; 0.201 ; spi_slave:spi_slave_rx_inst|treg[35]  ; spi_slave:spi_slave_rx_inst|treg[36]   ; spi_sck      ; spi_sck     ; 0.000        ; 0.028      ; 0.313      ;
; 0.201 ; spi_slave:spi_slave_rx_inst|treg[33]  ; spi_slave:spi_slave_rx_inst|treg[34]   ; spi_sck      ; spi_sck     ; 0.000        ; 0.028      ; 0.313      ;
; 0.201 ; spi_slave:spi_slave_rx_inst|treg[26]  ; spi_slave:spi_slave_rx_inst|treg[27]   ; spi_sck      ; spi_sck     ; 0.000        ; 0.029      ; 0.314      ;
; 0.201 ; spi_slave:spi_slave_rx_inst|treg[22]  ; spi_slave:spi_slave_rx_inst|treg[23]   ; spi_sck      ; spi_sck     ; 0.000        ; 0.029      ; 0.314      ;
; 0.201 ; spi_slave:spi_slave_rx_inst|treg[21]  ; spi_slave:spi_slave_rx_inst|treg[22]   ; spi_sck      ; spi_sck     ; 0.000        ; 0.029      ; 0.314      ;
; 0.202 ; spi_slave:spi_slave_rx2_inst|treg[6]  ; spi_slave:spi_slave_rx2_inst|treg[7]   ; spi_sck      ; spi_sck     ; 0.000        ; 0.029      ; 0.315      ;
; 0.202 ; spi_slave:spi_slave_rx_inst|treg[43]  ; spi_slave:spi_slave_rx_inst|treg[44]   ; spi_sck      ; spi_sck     ; 0.000        ; 0.028      ; 0.314      ;
; 0.202 ; spi_slave:spi_slave_rx_inst|treg[38]  ; spi_slave:spi_slave_rx_inst|treg[39]   ; spi_sck      ; spi_sck     ; 0.000        ; 0.028      ; 0.314      ;
; 0.202 ; spi_slave:spi_slave_rx_inst|treg[24]  ; spi_slave:spi_slave_rx_inst|treg[25]   ; spi_sck      ; spi_sck     ; 0.000        ; 0.029      ; 0.315      ;
; 0.202 ; spi_slave:spi_slave_rx_inst|treg[9]   ; spi_slave:spi_slave_rx_inst|treg[10]   ; spi_sck      ; spi_sck     ; 0.000        ; 0.029      ; 0.315      ;
; 0.203 ; spi_slave:spi_slave_rx2_inst|treg[30] ; spi_slave:spi_slave_rx2_inst|treg[31]  ; spi_sck      ; spi_sck     ; 0.000        ; 0.027      ; 0.314      ;
; 0.203 ; spi_slave:spi_slave_rx2_inst|treg[24] ; spi_slave:spi_slave_rx2_inst|treg[25]  ; spi_sck      ; spi_sck     ; 0.000        ; 0.027      ; 0.314      ;
; 0.203 ; spi_slave:spi_slave_rx2_inst|treg[21] ; spi_slave:spi_slave_rx2_inst|treg[22]  ; spi_sck      ; spi_sck     ; 0.000        ; 0.027      ; 0.314      ;
; 0.203 ; spi_slave:spi_slave_rx2_inst|treg[20] ; spi_slave:spi_slave_rx2_inst|treg[21]  ; spi_sck      ; spi_sck     ; 0.000        ; 0.027      ; 0.314      ;
+-------+---------------------------------------+----------------------------------------+--------------+-------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'ad9866_clk'                                                                                                                                                                                                                                                                                                               ;
+-------+------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                          ; To Node                                                                                                                            ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 0.152 ; receiver:receiver_rx2_inst|varcic:varcic_inst_I1|cic_comb:cic_stages[2].cic_comb_inst|out_data[9]                                  ; receiver:receiver_rx2_inst|varcic:varcic_inst_I1|cic_comb:cic_stages[3].cic_comb_inst|prev_data[9]                                 ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.156      ; 0.392      ;
; 0.153 ; receiver:receiver_rx2_inst|varcic:varcic_inst_I1|cic_comb:cic_stages[3].cic_comb_inst|prev_data[17]                                ; receiver:receiver_rx2_inst|varcic:varcic_inst_I1|cic_comb:cic_stages[3].cic_comb_inst|out_data[17]                                 ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.368      ; 0.605      ;
; 0.158 ; receiver:receiver_rx2_inst|varcic:varcic_inst_I1|cic_comb:cic_stages[1].cic_comb_inst|out_data[7]                                  ; receiver:receiver_rx2_inst|varcic:varcic_inst_I1|cic_comb:cic_stages[2].cic_comb_inst|prev_data[7]                                 ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.266      ; 0.508      ;
; 0.183 ; receiver:receiver_rx2_inst|varcic:varcic_inst_Q1|cic_integrator:cic_stages[0].cic_integrator_inst|out_data[38]                     ; receiver:receiver_rx2_inst|varcic:varcic_inst_Q1|cic_integrator:cic_stages[1].cic_integrator_inst|out_data[38]                     ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.136      ; 0.403      ;
; 0.183 ; receiver:receiver_rx2_inst|varcic:varcic_inst_I1|cic_comb:cic_stages[2].cic_comb_inst|out_data[35]                                 ; receiver:receiver_rx2_inst|varcic:varcic_inst_I1|cic_comb:cic_stages[3].cic_comb_inst|prev_data[35]                                ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.121      ; 0.388      ;
; 0.184 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|a_graycounter_u57:rdptr_g1p|counter1a2                       ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|altsyncram_3l31:fifo_ram|ram_block3a20~portb_address_reg0    ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.199      ; 0.487      ;
; 0.186 ; receiver:receiver_rx2_inst|varcic:varcic_inst_I1|cic_integrator:cic_stages[4].cic_integrator_inst|out_data[20]                     ; receiver:receiver_rx2_inst|varcic:varcic_inst_I1|cic_comb:cic_stages[0].cic_comb_inst|prev_data[20]                                ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.317      ; 0.587      ;
; 0.187 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|a_graycounter_u57:rdptr_g1p|counter1a1                       ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|altsyncram_3l31:fifo_ram|ram_block3a20~portb_address_reg0    ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.199      ; 0.490      ;
; 0.187 ; receiver:receiver_rx2_inst|varcic:varcic_inst_I1|cic_comb:cic_stages[1].cic_comb_inst|out_data[38]                                 ; receiver:receiver_rx2_inst|varcic:varcic_inst_I1|cic_comb:cic_stages[2].cic_comb_inst|out_data[38]                                 ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.233      ; 0.504      ;
; 0.187 ; receiver:receiver_rx2_inst|varcic:varcic_inst_I1|cic_comb:cic_stages[1].cic_comb_inst|out_data[27]                                 ; receiver:receiver_rx2_inst|varcic:varcic_inst_I1|cic_comb:cic_stages[2].cic_comb_inst|prev_data[27]                                ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.233      ; 0.504      ;
; 0.188 ; receiver:receiver_rx2_inst|cic:cic_inst_Q2|cic_integrator:cic_stages[2].cic_integrator_inst|out_data[13]                           ; receiver:receiver_rx2_inst|cic:cic_inst_Q2|cic_comb:cic_stages[0].cic_comb_inst|prev_data[13]                                      ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.061      ; 0.333      ;
; 0.188 ; receiver:receiver_rx2_inst|varcic:varcic_inst_I1|cic_comb:cic_stages[1].cic_comb_inst|out_data[38]                                 ; receiver:receiver_rx2_inst|varcic:varcic_inst_I1|cic_comb:cic_stages[2].cic_comb_inst|prev_data[38]                                ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.233      ; 0.505      ;
; 0.188 ; receiver:receiver_rx2_inst|varcic:varcic_inst_I1|cic_comb:cic_stages[1].cic_comb_inst|out_data[31]                                 ; receiver:receiver_rx2_inst|varcic:varcic_inst_I1|cic_comb:cic_stages[2].cic_comb_inst|prev_data[31]                                ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.233      ; 0.505      ;
; 0.189 ; receiver:receiver_rx2_inst|varcic:varcic_inst_I1|cic_integrator:cic_stages[4].cic_integrator_inst|out_data[38]                     ; receiver:receiver_rx2_inst|varcic:varcic_inst_I1|cic_comb:cic_stages[0].cic_comb_inst|prev_data[38]                                ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.232      ; 0.505      ;
; 0.189 ; receiver:receiver_rx2_inst|varcic:varcic_inst_I1|cic_integrator:cic_stages[4].cic_integrator_inst|out_data[38]                     ; receiver:receiver_rx2_inst|varcic:varcic_inst_I1|cic_comb:cic_stages[0].cic_comb_inst|out_data[38]                                 ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.232      ; 0.505      ;
; 0.191 ; receiver:receiver_rx2_inst|varcic:varcic_inst_I1|cic_comb:cic_stages[2].cic_comb_inst|out_data[38]                                 ; receiver:receiver_rx2_inst|varcic:varcic_inst_I1|cic_comb:cic_stages[3].cic_comb_inst|prev_data[38]                                ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.121      ; 0.396      ;
; 0.192 ; receiver:receiver_rx2_inst|varcic:varcic_inst_I1|cic_comb:cic_stages[1].cic_comb_inst|out_data[18]                                 ; receiver:receiver_rx2_inst|varcic:varcic_inst_I1|cic_comb:cic_stages[2].cic_comb_inst|prev_data[18]                                ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.216      ; 0.492      ;
; 0.193 ; receiver:receiver_rx2_inst|varcic:varcic_inst_I1|cic_integrator:cic_stages[4].cic_integrator_inst|out_data[30]                     ; receiver:receiver_rx2_inst|varcic:varcic_inst_I1|cic_comb:cic_stages[0].cic_comb_inst|prev_data[30]                                ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.232      ; 0.509      ;
; 0.197 ; transmitter:transmitter_inst|tx_IQ_data[0]                                                                                         ; transmitter:transmitter_inst|fir_q[0]                                                                                              ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.032      ; 0.313      ;
; 0.197 ; receiver:receiver_rx2_inst|varcic:varcic_inst_I1|cic_comb:cic_stages[1].cic_comb_inst|out_data[22]                                 ; receiver:receiver_rx2_inst|varcic:varcic_inst_I1|cic_comb:cic_stages[2].cic_comb_inst|prev_data[22]                                ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.211      ; 0.492      ;
; 0.199 ; receiver:receiver_rx2_inst|varcic:varcic_inst_I1|cic_integrator:cic_stages[3].cic_integrator_inst|out_data[3]                      ; receiver:receiver_rx2_inst|varcic:varcic_inst_I1|cic_integrator:cic_stages[4].cic_integrator_inst|out_data[3]                      ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.202      ; 0.485      ;
; 0.200 ; receiver:receiver_rx2_inst|varcic:varcic_inst_I1|cic_integrator:cic_stages[3].cic_integrator_inst|out_data[9]                      ; receiver:receiver_rx2_inst|varcic:varcic_inst_I1|cic_integrator:cic_stages[4].cic_integrator_inst|out_data[9]                      ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.202      ; 0.486      ;
; 0.200 ; transmitter:transmitter_inst|tx_IQ_data[1]                                                                                         ; transmitter:transmitter_inst|fir_q[1]                                                                                              ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.032      ; 0.316      ;
; 0.200 ; receiver:receiver_rx2_inst|varcic:varcic_inst_I1|cic_comb:cic_stages[0].cic_comb_inst|out_data[16]                                 ; receiver:receiver_rx2_inst|varcic:varcic_inst_I1|cic_comb:cic_stages[1].cic_comb_inst|prev_data[16]                                ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.214      ; 0.498      ;
; 0.201 ; agc_nearclip                                                                                                                       ; agc_nearclip                                                                                                                       ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.022      ; 0.307      ;
; 0.201 ; receiver:receiver_inst|firX8R8:fir2|wstate[3]                                                                                      ; receiver:receiver_inst|firX8R8:fir2|wstate[3]                                                                                      ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.022      ; 0.307      ;
; 0.201 ; receiver:receiver_inst|firX8R8:fir2|wstate[1]                                                                                      ; receiver:receiver_inst|firX8R8:fir2|wstate[1]                                                                                      ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.022      ; 0.307      ;
; 0.201 ; receiver:receiver_rx2_inst|firX8R8:fir2|wstate[3]                                                                                  ; receiver:receiver_rx2_inst|firX8R8:fir2|wstate[3]                                                                                  ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.022      ; 0.307      ;
; 0.201 ; receiver:receiver_rx2_inst|firX8R8:fir2|wstate[1]                                                                                  ; receiver:receiver_rx2_inst|firX8R8:fir2|wstate[1]                                                                                  ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.022      ; 0.307      ;
; 0.201 ; receiver:receiver_rx2_inst|firX8R8:fir2|waddr[0]                                                                                   ; receiver:receiver_rx2_inst|firX8R8:fir2|waddr[0]                                                                                   ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.022      ; 0.307      ;
; 0.201 ; receiver:receiver_inst|firX8R8:fir2|waddr[0]                                                                                       ; receiver:receiver_inst|firX8R8:fir2|waddr[0]                                                                                       ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.022      ; 0.307      ;
; 0.201 ; transmitter:transmitter_inst|FirInterp8_1024:fi|phase[0]                                                                           ; transmitter:transmitter_inst|FirInterp8_1024:fi|phase[0]                                                                           ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.022      ; 0.307      ;
; 0.201 ; transmitter:transmitter_inst|FirInterp8_1024:fi|phase[1]                                                                           ; transmitter:transmitter_inst|FirInterp8_1024:fi|phase[1]                                                                           ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.022      ; 0.307      ;
; 0.201 ; transmitter:transmitter_inst|FirInterp8_1024:fi|phase[2]                                                                           ; transmitter:transmitter_inst|FirInterp8_1024:fi|phase[2]                                                                           ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.022      ; 0.307      ;
; 0.201 ; transmitter:transmitter_inst|FirInterp8_1024:fi|rstate.rWait                                                                       ; transmitter:transmitter_inst|FirInterp8_1024:fi|rstate.rWait                                                                       ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.022      ; 0.307      ;
; 0.201 ; transmitter:transmitter_inst|FirInterp8_1024:fi|rstate.rRun                                                                        ; transmitter:transmitter_inst|FirInterp8_1024:fi|rstate.rRun                                                                        ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.022      ; 0.307      ;
; 0.201 ; transmitter:transmitter_inst|FirInterp8_1024:fi|req                                                                                ; transmitter:transmitter_inst|FirInterp8_1024:fi|req                                                                                ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.022      ; 0.307      ;
; 0.201 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|a_graycounter_u57:rdptr_g1p|counter1a2                       ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|a_graycounter_u57:rdptr_g1p|counter1a2                       ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.022      ; 0.307      ;
; 0.201 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|a_graycounter_u57:rdptr_g1p|counter1a3                       ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|a_graycounter_u57:rdptr_g1p|counter1a3                       ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.022      ; 0.307      ;
; 0.201 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|a_graycounter_u57:rdptr_g1p|counter1a4                       ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|a_graycounter_u57:rdptr_g1p|counter1a4                       ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.022      ; 0.307      ;
; 0.201 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|a_graycounter_u57:rdptr_g1p|counter1a5                       ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|a_graycounter_u57:rdptr_g1p|counter1a5                       ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.022      ; 0.307      ;
; 0.201 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|a_graycounter_u57:rdptr_g1p|counter1a6                       ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|a_graycounter_u57:rdptr_g1p|counter1a6                       ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.022      ; 0.307      ;
; 0.201 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|a_graycounter_u57:rdptr_g1p|counter1a7                       ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|a_graycounter_u57:rdptr_g1p|counter1a7                       ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.022      ; 0.307      ;
; 0.201 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|a_graycounter_u57:rdptr_g1p|counter1a8                       ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|a_graycounter_u57:rdptr_g1p|counter1a8                       ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.022      ; 0.307      ;
; 0.201 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|a_graycounter_u57:rdptr_g1p|counter1a9                       ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|a_graycounter_u57:rdptr_g1p|counter1a9                       ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.022      ; 0.307      ;
; 0.201 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|a_graycounter_u57:rdptr_g1p|counter1a11                      ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|a_graycounter_u57:rdptr_g1p|counter1a11                      ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.022      ; 0.307      ;
; 0.201 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|a_graycounter_u57:rdptr_g1p|counter1a0                       ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|a_graycounter_u57:rdptr_g1p|counter1a0                       ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.022      ; 0.307      ;
; 0.201 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|a_graycounter_u57:rdptr_g1p|counter1a1                       ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|a_graycounter_u57:rdptr_g1p|counter1a1                       ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.022      ; 0.307      ;
; 0.201 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|a_graycounter_u57:rdptr_g1p|counter1a10                      ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|a_graycounter_u57:rdptr_g1p|counter1a10                      ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.022      ; 0.307      ;
; 0.201 ; transmitter:transmitter_inst|FirInterp8_1024:fi|we                                                                                 ; transmitter:transmitter_inst|FirInterp8_1024:fi|we                                                                                 ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.022      ; 0.307      ;
; 0.201 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_ojc:wrptr_g1p|counter4a0                     ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_ojc:wrptr_g1p|counter4a0                     ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.022      ; 0.307      ;
; 0.201 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_ojc:wrptr_g1p|counter4a1                     ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_ojc:wrptr_g1p|counter4a1                     ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.022      ; 0.307      ;
; 0.201 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_ojc:wrptr_g1p|counter4a2                     ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_ojc:wrptr_g1p|counter4a2                     ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.022      ; 0.307      ;
; 0.201 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_ojc:wrptr_g1p|counter4a3                     ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_ojc:wrptr_g1p|counter4a3                     ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.022      ; 0.307      ;
; 0.201 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_ojc:wrptr_g1p|counter4a4                     ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_ojc:wrptr_g1p|counter4a4                     ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.022      ; 0.307      ;
; 0.201 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_ojc:wrptr_g1p|counter4a5                     ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_ojc:wrptr_g1p|counter4a5                     ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.022      ; 0.307      ;
; 0.201 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_ojc:wrptr_g1p|counter4a7                     ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_ojc:wrptr_g1p|counter4a7                     ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.022      ; 0.307      ;
; 0.201 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_ojc:wrptr_g1p|counter4a8                     ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_ojc:wrptr_g1p|counter4a8                     ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.022      ; 0.307      ;
; 0.201 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_ojc:wrptr_g1p|counter4a6                     ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_ojc:wrptr_g1p|counter4a6                     ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.022      ; 0.307      ;
; 0.201 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_ojc:wrptr_g1p|counter4a9                     ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_ojc:wrptr_g1p|counter4a9                     ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.022      ; 0.307      ;
; 0.201 ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_ojc:wrptr_g1p|counter4a0                       ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_ojc:wrptr_g1p|counter4a0                       ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.022      ; 0.307      ;
; 0.201 ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_ojc:wrptr_g1p|counter4a2                       ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_ojc:wrptr_g1p|counter4a2                       ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.022      ; 0.307      ;
; 0.201 ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_ojc:wrptr_g1p|counter4a3                       ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_ojc:wrptr_g1p|counter4a3                       ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.022      ; 0.307      ;
; 0.201 ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_ojc:wrptr_g1p|counter4a4                       ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_ojc:wrptr_g1p|counter4a4                       ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.022      ; 0.307      ;
; 0.201 ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_ojc:wrptr_g1p|counter4a5                       ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_ojc:wrptr_g1p|counter4a5                       ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.022      ; 0.307      ;
; 0.201 ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_ojc:wrptr_g1p|counter4a7                       ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_ojc:wrptr_g1p|counter4a7                       ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.022      ; 0.307      ;
; 0.201 ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_ojc:wrptr_g1p|counter4a9                       ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_ojc:wrptr_g1p|counter4a9                       ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.022      ; 0.307      ;
; 0.201 ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_ojc:wrptr_g1p|counter4a1                       ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_ojc:wrptr_g1p|counter4a1                       ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.022      ; 0.307      ;
; 0.201 ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_ojc:wrptr_g1p|counter4a6                       ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_ojc:wrptr_g1p|counter4a6                       ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.022      ; 0.307      ;
; 0.201 ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_ojc:wrptr_g1p|counter4a8                       ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_ojc:wrptr_g1p|counter4a8                       ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.022      ; 0.307      ;
; 0.202 ; receiver:receiver_rx2_inst|varcic:varcic_inst_I1|cic_integrator:cic_stages[4].cic_integrator_inst|out_data[15]                     ; receiver:receiver_rx2_inst|varcic:varcic_inst_I1|cic_comb:cic_stages[0].cic_comb_inst|prev_data[15]                                ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.312      ; 0.598      ;
; 0.202 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|a_graycounter_u57:rdptr_g1p|counter1a10                      ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|a_graycounter_u57:rdptr_g1p|sub_parity3a[2]                  ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.045      ; 0.331      ;
; 0.202 ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|alt_synch_pipe_5md:ws_dgrp|dffpipe_4f9:dffpipe8|dffe16a[8]   ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|ws_dgrp_reg[8]                                               ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.027      ; 0.313      ;
; 0.202 ; receiver:receiver_rx2_inst|varcic:varcic_inst_I1|cic_comb:cic_stages[1].cic_comb_inst|out_data[15]                                 ; receiver:receiver_rx2_inst|varcic:varcic_inst_I1|cic_comb:cic_stages[2].cic_comb_inst|prev_data[15]                                ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.211      ; 0.497      ;
; 0.203 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_ojc:wrptr_g1p|counter4a5                     ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_ojc:wrptr_g1p|sub_parity6a[1]                ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.043      ; 0.330      ;
; 0.203 ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_ojc:wrptr_g1p|counter4a1                       ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_ojc:wrptr_g1p|sub_parity6a[0]                  ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.046      ; 0.333      ;
; 0.203 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|alt_synch_pipe_5md:ws_dgrp|dffpipe_4f9:dffpipe8|dffe13a[9] ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|alt_synch_pipe_5md:ws_dgrp|dffpipe_4f9:dffpipe8|dffe14a[9] ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.026      ; 0.313      ;
; 0.203 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|alt_synch_pipe_5md:ws_dgrp|dffpipe_4f9:dffpipe8|dffe9a[9]  ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|alt_synch_pipe_5md:ws_dgrp|dffpipe_4f9:dffpipe8|dffe10a[9] ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.026      ; 0.313      ;
; 0.203 ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|alt_synch_pipe_5md:ws_dgrp|dffpipe_4f9:dffpipe8|dffe15a[5]   ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|alt_synch_pipe_5md:ws_dgrp|dffpipe_4f9:dffpipe8|dffe16a[5]   ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.026      ; 0.313      ;
; 0.203 ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|alt_synch_pipe_5md:ws_dgrp|dffpipe_4f9:dffpipe8|dffe15a[8]   ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|alt_synch_pipe_5md:ws_dgrp|dffpipe_4f9:dffpipe8|dffe16a[8]   ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.027      ; 0.314      ;
; 0.203 ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|alt_synch_pipe_5md:ws_dgrp|dffpipe_4f9:dffpipe8|dffe14a[8]   ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|alt_synch_pipe_5md:ws_dgrp|dffpipe_4f9:dffpipe8|dffe15a[8]   ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.027      ; 0.314      ;
; 0.203 ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|alt_synch_pipe_5md:ws_dgrp|dffpipe_4f9:dffpipe8|dffe12a[8]   ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|alt_synch_pipe_5md:ws_dgrp|dffpipe_4f9:dffpipe8|dffe13a[8]   ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.027      ; 0.314      ;
; 0.203 ; receiver:receiver_rx2_inst|varcic:varcic_inst_I1|cic_comb:cic_stages[1].cic_comb_inst|out_data[33]                                 ; receiver:receiver_rx2_inst|varcic:varcic_inst_I1|cic_comb:cic_stages[2].cic_comb_inst|prev_data[33]                                ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.321      ; 0.608      ;
; 0.204 ; receiver:receiver_inst|varcic:varcic_inst_I1|cic_integrator:cic_stages[2].cic_integrator_inst|out_data[38]                         ; receiver:receiver_inst|varcic:varcic_inst_I1|cic_integrator:cic_stages[3].cic_integrator_inst|out_data[38]                         ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.115      ; 0.403      ;
; 0.204 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|alt_synch_pipe_5md:ws_dgrp|dffpipe_4f9:dffpipe8|dffe11a[3] ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|alt_synch_pipe_5md:ws_dgrp|dffpipe_4f9:dffpipe8|dffe12a[3] ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.025      ; 0.313      ;
; 0.204 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|alt_synch_pipe_5md:ws_dgrp|dffpipe_4f9:dffpipe8|dffe15a[8] ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|alt_synch_pipe_5md:ws_dgrp|dffpipe_4f9:dffpipe8|dffe16a[8] ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.026      ; 0.314      ;
; 0.204 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|alt_synch_pipe_5md:ws_dgrp|dffpipe_4f9:dffpipe8|dffe14a[8] ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|alt_synch_pipe_5md:ws_dgrp|dffpipe_4f9:dffpipe8|dffe15a[8] ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.026      ; 0.314      ;
; 0.204 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|alt_synch_pipe_5md:ws_dgrp|dffpipe_4f9:dffpipe8|dffe13a[8] ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|alt_synch_pipe_5md:ws_dgrp|dffpipe_4f9:dffpipe8|dffe14a[8] ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.026      ; 0.314      ;
; 0.204 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|alt_synch_pipe_5md:ws_dgrp|dffpipe_4f9:dffpipe8|dffe15a[9] ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|alt_synch_pipe_5md:ws_dgrp|dffpipe_4f9:dffpipe8|dffe16a[9] ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.026      ; 0.314      ;
; 0.204 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|alt_synch_pipe_5md:ws_dgrp|dffpipe_4f9:dffpipe8|dffe12a[9] ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|alt_synch_pipe_5md:ws_dgrp|dffpipe_4f9:dffpipe8|dffe13a[9] ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.026      ; 0.314      ;
; 0.204 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|alt_synch_pipe_5md:ws_dgrp|dffpipe_4f9:dffpipe8|dffe11a[9] ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|alt_synch_pipe_5md:ws_dgrp|dffpipe_4f9:dffpipe8|dffe12a[9] ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.026      ; 0.314      ;
; 0.204 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|alt_synch_pipe_5md:ws_dgrp|dffpipe_4f9:dffpipe8|dffe10a[9] ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|alt_synch_pipe_5md:ws_dgrp|dffpipe_4f9:dffpipe8|dffe11a[9] ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.026      ; 0.314      ;
; 0.204 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|alt_synch_pipe_5md:ws_dgrp|dffpipe_4f9:dffpipe8|dffe15a[6] ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|alt_synch_pipe_5md:ws_dgrp|dffpipe_4f9:dffpipe8|dffe16a[6] ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.025      ; 0.313      ;
; 0.204 ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|alt_synch_pipe_5md:ws_dgrp|dffpipe_4f9:dffpipe8|dffe13a[5]   ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|alt_synch_pipe_5md:ws_dgrp|dffpipe_4f9:dffpipe8|dffe14a[5]   ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.026      ; 0.314      ;
; 0.204 ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|alt_synch_pipe_5md:ws_dgrp|dffpipe_4f9:dffpipe8|dffe16a[4]   ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|ws_dgrp_reg[4]                                               ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.026      ; 0.314      ;
; 0.204 ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|alt_synch_pipe_5md:ws_dgrp|dffpipe_4f9:dffpipe8|dffe13a[4]   ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|alt_synch_pipe_5md:ws_dgrp|dffpipe_4f9:dffpipe8|dffe14a[4]   ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.026      ; 0.314      ;
; 0.204 ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|alt_synch_pipe_5md:ws_dgrp|dffpipe_4f9:dffpipe8|dffe9a[4]    ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|alt_synch_pipe_5md:ws_dgrp|dffpipe_4f9:dffpipe8|dffe10a[4]   ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.026      ; 0.314      ;
; 0.204 ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|alt_synch_pipe_5md:ws_dgrp|dffpipe_4f9:dffpipe8|dffe11a[8]   ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|alt_synch_pipe_5md:ws_dgrp|dffpipe_4f9:dffpipe8|dffe12a[8]   ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.027      ; 0.315      ;
; 0.204 ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|alt_synch_pipe_5md:ws_dgrp|dffpipe_4f9:dffpipe8|dffe9a[8]    ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|alt_synch_pipe_5md:ws_dgrp|dffpipe_4f9:dffpipe8|dffe10a[8]   ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.027      ; 0.315      ;
; 0.204 ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|alt_synch_pipe_5md:ws_dgrp|dffpipe_4f9:dffpipe8|dffe11a[1]   ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|alt_synch_pipe_5md:ws_dgrp|dffpipe_4f9:dffpipe8|dffe12a[1]   ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.025      ; 0.313      ;
+-------+------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'clk_10mhz'                                                                                                                                                ;
+-------+----------------------------------------------------+----------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                          ; To Node                                            ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+----------------------------------------------------+----------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 0.186 ; ad9866:ad9866_inst|dut2_bitcount[3]                ; ad9866:ad9866_inst|dut2_bitcount[3]                ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; ad9866:ad9866_inst|dut2_bitcount[2]                ; ad9866:ad9866_inst|dut2_bitcount[2]                ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; ad9866:ad9866_inst|dut2_bitcount[1]                ; ad9866:ad9866_inst|dut2_bitcount[1]                ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.037      ; 0.307      ;
; 0.187 ; ad9866:ad9866_inst|sen_n                           ; ad9866:ad9866_inst|sen_n                           ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; ad9866:ad9866_inst|dut2_state.1                    ; ad9866:ad9866_inst|dut2_state.1                    ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; reset_handler:reset_handler_inst|reset_counter[0]  ; reset_handler:reset_handler_inst|reset_counter[0]  ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.036      ; 0.307      ;
; 0.193 ; ad9866:ad9866_inst|dut2_bitcount[0]                ; ad9866:ad9866_inst|dut2_bitcount[0]                ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.037      ; 0.314      ;
; 0.194 ; ad9866:ad9866_inst|dut2_data[14]                   ; ad9866:ad9866_inst|dut2_data[15]                   ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.036      ; 0.314      ;
; 0.194 ; ad9866:ad9866_inst|dut2_data[13]                   ; ad9866:ad9866_inst|dut2_data[14]                   ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.036      ; 0.314      ;
; 0.205 ; ad9866:ad9866_inst|dut2_bitcount[1]                ; ad9866:ad9866_inst|dut2_bitcount[2]                ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.037      ; 0.326      ;
; 0.206 ; ad9866:ad9866_inst|dut2_bitcount[0]                ; ad9866:ad9866_inst|dut2_bitcount[1]                ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.037      ; 0.327      ;
; 0.267 ; ad9866:ad9866_inst|dut2_data[8]                    ; ad9866:ad9866_inst|dut2_data[9]                    ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.036      ; 0.387      ;
; 0.267 ; ad9866:ad9866_inst|dut2_data[6]                    ; ad9866:ad9866_inst|dut2_data[7]                    ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.036      ; 0.387      ;
; 0.267 ; ad9866:ad9866_inst|dut2_data[2]                    ; ad9866:ad9866_inst|dut2_data[3]                    ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.036      ; 0.387      ;
; 0.268 ; ad9866:ad9866_inst|dut2_data[9]                    ; ad9866:ad9866_inst|dut2_data[10]                   ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.036      ; 0.388      ;
; 0.268 ; ad9866:ad9866_inst|dut2_data[1]                    ; ad9866:ad9866_inst|dut2_data[2]                    ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.036      ; 0.388      ;
; 0.269 ; ad9866:ad9866_inst|dut2_data[7]                    ; ad9866:ad9866_inst|dut2_data[8]                    ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.036      ; 0.389      ;
; 0.269 ; ad9866:ad9866_inst|dut2_data[3]                    ; ad9866:ad9866_inst|dut2_data[4]                    ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.036      ; 0.389      ;
; 0.269 ; ad9866:ad9866_inst|dut2_data[0]                    ; ad9866:ad9866_inst|dut2_data[1]                    ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.036      ; 0.389      ;
; 0.270 ; ad9866:ad9866_inst|dut2_data[4]                    ; ad9866:ad9866_inst|dut2_data[5]                    ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.036      ; 0.390      ;
; 0.292 ; counter[11]                                        ; counter[11]                                        ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.036      ; 0.412      ;
; 0.292 ; counter[9]                                         ; counter[9]                                         ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.036      ; 0.412      ;
; 0.293 ; counter[15]                                        ; counter[15]                                        ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.036      ; 0.413      ;
; 0.293 ; counter[7]                                         ; counter[7]                                         ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.036      ; 0.413      ;
; 0.293 ; counter[1]                                         ; counter[1]                                         ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.036      ; 0.413      ;
; 0.294 ; counter[17]                                        ; counter[17]                                        ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.036      ; 0.414      ;
; 0.294 ; counter[13]                                        ; counter[13]                                        ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.036      ; 0.414      ;
; 0.294 ; counter[12]                                        ; counter[12]                                        ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.036      ; 0.414      ;
; 0.294 ; counter[5]                                         ; counter[5]                                         ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.036      ; 0.414      ;
; 0.294 ; counter[3]                                         ; counter[3]                                         ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.036      ; 0.414      ;
; 0.294 ; counter[2]                                         ; counter[2]                                         ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.036      ; 0.414      ;
; 0.295 ; ad9866:ad9866_inst|dut2_data[12]                   ; ad9866:ad9866_inst|dut2_data[13]                   ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.036      ; 0.415      ;
; 0.295 ; counter[21]                                        ; counter[21]                                        ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.036      ; 0.415      ;
; 0.295 ; counter[19]                                        ; counter[19]                                        ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.036      ; 0.415      ;
; 0.295 ; counter[18]                                        ; counter[18]                                        ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.036      ; 0.415      ;
; 0.295 ; counter[14]                                        ; counter[14]                                        ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.036      ; 0.415      ;
; 0.295 ; counter[10]                                        ; counter[10]                                        ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.036      ; 0.415      ;
; 0.295 ; counter[8]                                         ; counter[8]                                         ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.036      ; 0.415      ;
; 0.295 ; counter[4]                                         ; counter[4]                                         ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.036      ; 0.415      ;
; 0.296 ; counter[20]                                        ; counter[20]                                        ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.036      ; 0.416      ;
; 0.296 ; counter[16]                                        ; counter[16]                                        ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.036      ; 0.416      ;
; 0.296 ; counter[6]                                         ; counter[6]                                         ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.036      ; 0.416      ;
; 0.297 ; reset_handler:reset_handler_inst|reset_counter[12] ; reset_handler:reset_handler_inst|reset_counter[12] ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.036      ; 0.417      ;
; 0.297 ; reset_handler:reset_handler_inst|reset_counter[10] ; reset_handler:reset_handler_inst|reset_counter[10] ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.036      ; 0.417      ;
; 0.298 ; reset_handler:reset_handler_inst|reset_counter[18] ; reset_handler:reset_handler_inst|reset_counter[18] ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.036      ; 0.418      ;
; 0.298 ; reset_handler:reset_handler_inst|reset_counter[14] ; reset_handler:reset_handler_inst|reset_counter[14] ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.036      ; 0.418      ;
; 0.298 ; reset_handler:reset_handler_inst|reset_counter[13] ; reset_handler:reset_handler_inst|reset_counter[13] ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.036      ; 0.418      ;
; 0.298 ; reset_handler:reset_handler_inst|reset_counter[11] ; reset_handler:reset_handler_inst|reset_counter[11] ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.036      ; 0.418      ;
; 0.298 ; reset_handler:reset_handler_inst|reset_counter[2]  ; reset_handler:reset_handler_inst|reset_counter[2]  ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.036      ; 0.418      ;
; 0.298 ; reset_handler:reset_handler_inst|reset_counter[9]  ; reset_handler:reset_handler_inst|reset_counter[9]  ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.036      ; 0.418      ;
; 0.299 ; reset_handler:reset_handler_inst|reset_counter[22] ; reset_handler:reset_handler_inst|reset_counter[22] ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.036      ; 0.419      ;
; 0.299 ; reset_handler:reset_handler_inst|reset_counter[17] ; reset_handler:reset_handler_inst|reset_counter[17] ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.036      ; 0.419      ;
; 0.299 ; reset_handler:reset_handler_inst|reset_counter[16] ; reset_handler:reset_handler_inst|reset_counter[16] ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.036      ; 0.419      ;
; 0.299 ; reset_handler:reset_handler_inst|reset_counter[15] ; reset_handler:reset_handler_inst|reset_counter[15] ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.036      ; 0.419      ;
; 0.299 ; reset_handler:reset_handler_inst|reset_counter[5]  ; reset_handler:reset_handler_inst|reset_counter[5]  ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.036      ; 0.419      ;
; 0.299 ; reset_handler:reset_handler_inst|reset_counter[6]  ; reset_handler:reset_handler_inst|reset_counter[6]  ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.036      ; 0.419      ;
; 0.299 ; reset_handler:reset_handler_inst|reset_counter[7]  ; reset_handler:reset_handler_inst|reset_counter[7]  ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.036      ; 0.419      ;
; 0.299 ; reset_handler:reset_handler_inst|reset_counter[8]  ; reset_handler:reset_handler_inst|reset_counter[8]  ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.036      ; 0.419      ;
; 0.300 ; reset_handler:reset_handler_inst|reset_counter[23] ; reset_handler:reset_handler_inst|reset_counter[23] ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.036      ; 0.420      ;
; 0.300 ; reset_handler:reset_handler_inst|reset_counter[3]  ; reset_handler:reset_handler_inst|reset_counter[3]  ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.036      ; 0.420      ;
; 0.301 ; reset_handler:reset_handler_inst|reset_counter[21] ; reset_handler:reset_handler_inst|reset_counter[21] ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.036      ; 0.421      ;
; 0.301 ; reset_handler:reset_handler_inst|reset_counter[19] ; reset_handler:reset_handler_inst|reset_counter[19] ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.036      ; 0.421      ;
; 0.304 ; reset_handler:reset_handler_inst|reset_counter[1]  ; reset_handler:reset_handler_inst|reset_counter[1]  ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.036      ; 0.424      ;
; 0.305 ; reset_handler:reset_handler_inst|reset_counter[0]  ; reset_handler:reset_handler_inst|reset_counter[1]  ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.036      ; 0.425      ;
; 0.306 ; counter[23]                                        ; counter[23]                                        ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.036      ; 0.426      ;
; 0.306 ; counter[0]                                         ; counter[0]                                         ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.036      ; 0.426      ;
; 0.306 ; reset_handler:reset_handler_inst|reset_counter[20] ; reset_handler:reset_handler_inst|reset_counter[20] ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.036      ; 0.426      ;
; 0.306 ; reset_handler:reset_handler_inst|reset_counter[4]  ; reset_handler:reset_handler_inst|reset_counter[4]  ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.036      ; 0.426      ;
; 0.308 ; counter[22]                                        ; counter[22]                                        ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.036      ; 0.428      ;
; 0.320 ; ad9866:ad9866_inst|dut1_pc[2]                      ; ad9866:ad9866_inst|dut1_pc[2]                      ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.036      ; 0.440      ;
; 0.326 ; ad9866:ad9866_inst|dut1_pc[0]                      ; ad9866:ad9866_inst|dut1_pc[0]                      ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.036      ; 0.446      ;
; 0.328 ; ad9866:ad9866_inst|dut2_bitcount[0]                ; ad9866:ad9866_inst|dut2_bitcount[2]                ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.037      ; 0.449      ;
; 0.329 ; ad9866:ad9866_inst|dut1_pc[5]                      ; ad9866:ad9866_inst|dut1_pc[5]                      ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.036      ; 0.449      ;
; 0.333 ; ad9866:ad9866_inst|dut1_pc[4]                      ; ad9866:ad9866_inst|dut1_pc[4]                      ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.036      ; 0.453      ;
; 0.334 ; ad9866:ad9866_inst|dut2_data[11]                   ; ad9866:ad9866_inst|dut2_data[12]                   ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.036      ; 0.454      ;
; 0.334 ; ad9866:ad9866_inst|dut1_pc[1]                      ; ad9866:ad9866_inst|dut1_pc[1]                      ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.036      ; 0.454      ;
; 0.335 ; ad9866:ad9866_inst|dut2_data[10]                   ; ad9866:ad9866_inst|dut2_data[11]                   ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.036      ; 0.455      ;
; 0.342 ; ad9866:ad9866_inst|dut1_pc[3]                      ; ad9866:ad9866_inst|dut1_pc[3]                      ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.036      ; 0.462      ;
; 0.376 ; ad9866:ad9866_inst|dut2_bitcount[0]                ; ad9866:ad9866_inst|dut2_bitcount[3]                ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.037      ; 0.497      ;
; 0.396 ; ad9866:ad9866_inst|dut2_state.1                    ; ad9866:ad9866_inst|sen_n                           ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.036      ; 0.516      ;
; 0.398 ; ad9866:ad9866_inst|sen_n                           ; ad9866:ad9866_inst|dut2_state.1                    ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.036      ; 0.518      ;
; 0.414 ; ad9866:ad9866_inst|dut2_state.1                    ; ad9866:ad9866_inst|dut2_bitcount[0]                ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.039      ; 0.537      ;
; 0.421 ; reset_handler:reset_handler_inst|reset_counter[22] ; reset_handler:reset_handler_inst|reset             ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.036      ; 0.541      ;
; 0.421 ; ad9866:ad9866_inst|dut2_bitcount[2]                ; ad9866:ad9866_inst|dut2_bitcount[3]                ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.037      ; 0.542      ;
; 0.425 ; ad9866:ad9866_inst|dut2_data[5]                    ; ad9866:ad9866_inst|dut2_data[6]                    ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.038      ; 0.547      ;
; 0.441 ; counter[9]                                         ; counter[10]                                        ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.036      ; 0.561      ;
; 0.442 ; counter[11]                                        ; counter[12]                                        ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.035      ; 0.561      ;
; 0.442 ; counter[1]                                         ; counter[2]                                         ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.036      ; 0.562      ;
; 0.442 ; counter[7]                                         ; counter[8]                                         ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.036      ; 0.562      ;
; 0.442 ; counter[15]                                        ; counter[16]                                        ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.036      ; 0.562      ;
; 0.443 ; ad9866:ad9866_inst|dut2_state.1                    ; ad9866:ad9866_inst|dut2_data[14]                   ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.038      ; 0.565      ;
; 0.443 ; ad9866:ad9866_inst|dut2_state.1                    ; ad9866:ad9866_inst|dut2_data[13]                   ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.038      ; 0.565      ;
; 0.443 ; counter[17]                                        ; counter[18]                                        ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.036      ; 0.563      ;
; 0.443 ; counter[13]                                        ; counter[14]                                        ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.036      ; 0.563      ;
; 0.443 ; counter[3]                                         ; counter[4]                                         ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.036      ; 0.563      ;
; 0.443 ; counter[5]                                         ; counter[6]                                         ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.036      ; 0.563      ;
; 0.444 ; ad9866:ad9866_inst|dut2_state.1                    ; ad9866:ad9866_inst|dut2_data[15]                   ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.038      ; 0.566      ;
; 0.444 ; counter[19]                                        ; counter[20]                                        ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.036      ; 0.564      ;
; 0.444 ; counter[21]                                        ; counter[22]                                        ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.036      ; 0.564      ;
; 0.446 ; reset_handler:reset_handler_inst|reset_counter[12] ; reset_handler:reset_handler_inst|reset_counter[13] ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.036      ; 0.566      ;
+-------+----------------------------------------------------+----------------------------------------------------+--------------+-------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'spi_ce1'                                                                                                                                                                                                                                                                                                                ;
+-------+-----------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                         ; To Node                                                                                                                           ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 0.186 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter1a0                    ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter1a0                    ; spi_ce1      ; spi_ce1     ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter1a9                    ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter1a9                    ; spi_ce1      ; spi_ce1     ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter1a5                    ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter1a5                    ; spi_ce1      ; spi_ce1     ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter1a4                    ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter1a4                    ; spi_ce1      ; spi_ce1     ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter1a3                    ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter1a3                    ; spi_ce1      ; spi_ce1     ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter1a2                    ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter1a2                    ; spi_ce1      ; spi_ce1     ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter1a1                    ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter1a1                    ; spi_ce1      ; spi_ce1     ; 0.000        ; 0.037      ; 0.307      ;
; 0.206 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|parity2                       ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter1a0                    ; spi_ce1      ; spi_ce1     ; 0.000        ; 0.037      ; 0.327      ;
; 0.206 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|parity2                       ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter1a1                    ; spi_ce1      ; spi_ce1     ; 0.000        ; 0.037      ; 0.327      ;
; 0.252 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|sub_parity3a[0]               ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|parity2                       ; spi_ce1      ; spi_ce1     ; 0.000        ; 0.037      ; 0.373      ;
; 0.278 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter1a8                    ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|rdptr_g[8]                                                ; spi_ce1      ; spi_ce1     ; 0.000        ; 0.037      ; 0.399      ;
; 0.294 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|sub_parity3a[2]               ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|parity2                       ; spi_ce1      ; spi_ce1     ; 0.000        ; 0.037      ; 0.415      ;
; 0.294 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|sub_parity3a[1]               ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|parity2                       ; spi_ce1      ; spi_ce1     ; 0.000        ; 0.037      ; 0.415      ;
; 0.304 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter1a5                    ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|sub_parity3a[1]               ; spi_ce1      ; spi_ce1     ; 0.000        ; 0.037      ; 0.425      ;
; 0.313 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter1a0                    ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|sub_parity3a[0]               ; spi_ce1      ; spi_ce1     ; 0.000        ; 0.037      ; 0.434      ;
; 0.316 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter1a1                    ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|sub_parity3a[0]               ; spi_ce1      ; spi_ce1     ; 0.000        ; 0.037      ; 0.437      ;
; 0.318 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter1a4                    ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|sub_parity3a[1]               ; spi_ce1      ; spi_ce1     ; 0.000        ; 0.037      ; 0.439      ;
; 0.323 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter1a2                    ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter1a3                    ; spi_ce1      ; spi_ce1     ; 0.000        ; 0.037      ; 0.444      ;
; 0.324 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter1a2                    ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter1a4                    ; spi_ce1      ; spi_ce1     ; 0.000        ; 0.037      ; 0.445      ;
; 0.325 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter1a2                    ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|sub_parity3a[0]               ; spi_ce1      ; spi_ce1     ; 0.000        ; 0.037      ; 0.446      ;
; 0.353 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter1a2                    ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|altsyncram_vi31:fifo_ram|ram_block7a0~portb_address_reg0  ; spi_ce1      ; spi_ce1     ; 0.000        ; 0.193      ; 0.650      ;
; 0.353 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter1a4                    ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|altsyncram_vi31:fifo_ram|ram_block7a0~portb_address_reg0  ; spi_ce1      ; spi_ce1     ; 0.000        ; 0.193      ; 0.650      ;
; 0.360 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter1a3                    ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|sub_parity3a[0]               ; spi_ce1      ; spi_ce1     ; 0.000        ; 0.037      ; 0.481      ;
; 0.386 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter1a7                    ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|rdptr_g[7]                                                ; spi_ce1      ; spi_ce1     ; 0.000        ; 0.037      ; 0.507      ;
; 0.392 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter1a2                    ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter1a5                    ; spi_ce1      ; spi_ce1     ; 0.000        ; 0.037      ; 0.513      ;
; 0.397 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter1a1                    ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter1a4                    ; spi_ce1      ; spi_ce1     ; 0.000        ; 0.037      ; 0.518      ;
; 0.398 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter1a1                    ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter1a3                    ; spi_ce1      ; spi_ce1     ; 0.000        ; 0.037      ; 0.519      ;
; 0.409 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter1a3                    ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter1a4                    ; spi_ce1      ; spi_ce1     ; 0.000        ; 0.037      ; 0.530      ;
; 0.441 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter1a0                    ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter1a1                    ; spi_ce1      ; spi_ce1     ; 0.000        ; 0.037      ; 0.562      ;
; 0.450 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter1a6                    ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|altsyncram_vi31:fifo_ram|ram_block7a0~portb_address_reg0  ; spi_ce1      ; spi_ce1     ; 0.000        ; 0.211      ; 0.765      ;
; 0.451 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter1a9                    ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|rdptr_g[9]                                                ; spi_ce1      ; spi_ce1     ; 0.000        ; 0.037      ; 0.572      ;
; 0.461 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter1a6                    ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|altsyncram_vi31:fifo_ram|ram_block7a30~portb_address_reg0 ; spi_ce1      ; spi_ce1     ; 0.000        ; 0.202      ; 0.767      ;
; 0.461 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter1a3                    ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|altsyncram_vi31:fifo_ram|ram_block7a0~portb_address_reg0  ; spi_ce1      ; spi_ce1     ; 0.000        ; 0.193      ; 0.758      ;
; 0.465 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter1a1                    ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter1a2                    ; spi_ce1      ; spi_ce1     ; 0.000        ; 0.037      ; 0.586      ;
; 0.496 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter1a7                    ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|altsyncram_vi31:fifo_ram|ram_block7a12~portb_address_reg0 ; spi_ce1      ; spi_ce1     ; 0.000        ; 0.202      ; 0.802      ;
; 0.499 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter1a4                    ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter1a5                    ; spi_ce1      ; spi_ce1     ; 0.000        ; 0.037      ; 0.620      ;
; 0.501 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter1a7                    ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|altsyncram_vi31:fifo_ram|ram_block7a0~portb_address_reg0  ; spi_ce1      ; spi_ce1     ; 0.000        ; 0.211      ; 0.816      ;
; 0.503 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter1a5                    ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|altsyncram_vi31:fifo_ram|ram_block7a12~portb_address_reg0 ; spi_ce1      ; spi_ce1     ; 0.000        ; 0.184      ; 0.791      ;
; 0.507 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter1a4                    ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|altsyncram_vi31:fifo_ram|ram_block7a12~portb_address_reg0 ; spi_ce1      ; spi_ce1     ; 0.000        ; 0.184      ; 0.795      ;
; 0.512 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter1a0                    ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter1a4                    ; spi_ce1      ; spi_ce1     ; 0.000        ; 0.037      ; 0.633      ;
; 0.512 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter1a0                    ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter1a3                    ; spi_ce1      ; spi_ce1     ; 0.000        ; 0.037      ; 0.633      ;
; 0.515 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter1a2                    ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|altsyncram_vi31:fifo_ram|ram_block7a30~portb_address_reg0 ; spi_ce1      ; spi_ce1     ; 0.000        ; 0.184      ; 0.803      ;
; 0.525 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter1a2                    ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|altsyncram_vi31:fifo_ram|ram_block7a12~portb_address_reg0 ; spi_ce1      ; spi_ce1     ; 0.000        ; 0.184      ; 0.813      ;
; 0.527 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter1a3                    ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter1a5                    ; spi_ce1      ; spi_ce1     ; 0.000        ; 0.037      ; 0.648      ;
; 0.529 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter1a7                    ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|altsyncram_vi31:fifo_ram|ram_block7a30~portb_address_reg0 ; spi_ce1      ; spi_ce1     ; 0.000        ; 0.202      ; 0.835      ;
; 0.536 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter1a6                    ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|sub_parity3a[1]               ; spi_ce1      ; spi_ce1     ; 0.000        ; 0.055      ; 0.675      ;
; 0.536 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|parity2                       ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter1a4                    ; spi_ce1      ; spi_ce1     ; 0.000        ; 0.037      ; 0.657      ;
; 0.537 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter1a7                    ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter1a9                    ; spi_ce1      ; spi_ce1     ; 0.000        ; 0.037      ; 0.658      ;
; 0.537 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|parity2                       ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter1a3                    ; spi_ce1      ; spi_ce1     ; 0.000        ; 0.037      ; 0.658      ;
; 0.571 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter1a0                    ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter1a2                    ; spi_ce1      ; spi_ce1     ; 0.000        ; 0.037      ; 0.692      ;
; 0.600 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter1a7                    ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|sub_parity3a[1]               ; spi_ce1      ; spi_ce1     ; 0.000        ; 0.055      ; 0.739      ;
; 0.611 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|parity2                       ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter1a2                    ; spi_ce1      ; spi_ce1     ; 0.000        ; 0.037      ; 0.732      ;
; 0.616 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter1a2                    ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|rdptr_g[2]                                                ; spi_ce1      ; spi_ce1     ; 0.000        ; 0.019      ; 0.719      ;
; 0.618 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter1a6                    ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|rdptr_g[6]                                                ; spi_ce1      ; spi_ce1     ; 0.000        ; 0.037      ; 0.739      ;
; 0.629 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter1a6                    ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|altsyncram_vi31:fifo_ram|ram_block7a12~portb_address_reg0 ; spi_ce1      ; spi_ce1     ; 0.000        ; 0.202      ; 0.935      ;
; 0.649 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter1a3                    ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|altsyncram_vi31:fifo_ram|ram_block7a30~portb_address_reg0 ; spi_ce1      ; spi_ce1     ; 0.000        ; 0.184      ; 0.937      ;
; 0.651 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter1a1                    ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|altsyncram_vi31:fifo_ram|ram_block7a12~portb_address_reg0 ; spi_ce1      ; spi_ce1     ; 0.000        ; 0.184      ; 0.939      ;
; 0.661 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter1a1                    ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|altsyncram_vi31:fifo_ram|ram_block7a30~portb_address_reg0 ; spi_ce1      ; spi_ce1     ; 0.000        ; 0.184      ; 0.949      ;
; 0.728 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter1a7                    ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter1a7                    ; spi_ce1      ; spi_ce1     ; 0.000        ; 0.037      ; 0.849      ;
; 0.742 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter1a1                    ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|rdptr_g[1]                                                ; spi_ce1      ; spi_ce1     ; 0.000        ; 0.018      ; 0.844      ;
; 0.751 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter1a5                    ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|rdptr_g[5]                                                ; spi_ce1      ; spi_ce1     ; 0.000        ; 0.017      ; 0.852      ;
; 0.757 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter1a4                    ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|rdptr_g[4]                                                ; spi_ce1      ; spi_ce1     ; 0.000        ; 0.018      ; 0.859      ;
; 0.770 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter1a3                    ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|rdptr_g[3]                                                ; spi_ce1      ; spi_ce1     ; 0.000        ; 0.018      ; 0.872      ;
; 0.771 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter1a9                    ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|sub_parity3a[2]               ; spi_ce1      ; spi_ce1     ; 0.000        ; 0.055      ; 0.910      ;
; 0.775 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter1a0                    ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|rdptr_g[0]                                                ; spi_ce1      ; spi_ce1     ; 0.000        ; 0.018      ; 0.877      ;
; 0.777 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter1a1                    ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter1a5                    ; spi_ce1      ; spi_ce1     ; 0.000        ; 0.037      ; 0.898      ;
; 0.793 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter1a3                    ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|altsyncram_vi31:fifo_ram|ram_block7a12~portb_address_reg0 ; spi_ce1      ; spi_ce1     ; 0.000        ; 0.184      ; 1.081      ;
; 0.795 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter1a5                    ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|altsyncram_vi31:fifo_ram|ram_block7a0~portb_address_reg0  ; spi_ce1      ; spi_ce1     ; 0.000        ; 0.193      ; 1.092      ;
; 0.802 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter1a1                    ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|altsyncram_vi31:fifo_ram|ram_block7a0~portb_address_reg0  ; spi_ce1      ; spi_ce1     ; 0.000        ; 0.193      ; 1.099      ;
; 0.803 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter1a4                    ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|altsyncram_vi31:fifo_ram|ram_block7a30~portb_address_reg0 ; spi_ce1      ; spi_ce1     ; 0.000        ; 0.184      ; 1.091      ;
; 0.815 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter1a0                    ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|altsyncram_vi31:fifo_ram|ram_block7a30~portb_address_reg0 ; spi_ce1      ; spi_ce1     ; 0.000        ; 0.184      ; 1.103      ;
; 0.827 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter1a5                    ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|altsyncram_vi31:fifo_ram|ram_block7a30~portb_address_reg0 ; spi_ce1      ; spi_ce1     ; 0.000        ; 0.184      ; 1.115      ;
; 0.854 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter1a6                    ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter1a9                    ; spi_ce1      ; spi_ce1     ; 0.000        ; 0.037      ; 0.975      ;
; 0.857 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter1a6                    ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter1a7                    ; spi_ce1      ; spi_ce1     ; 0.000        ; 0.037      ; 0.978      ;
; 0.858 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter1a7                    ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter1a8                    ; spi_ce1      ; spi_ce1     ; 0.000        ; 0.037      ; 0.979      ;
; 0.864 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter1a0                    ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter1a5                    ; spi_ce1      ; spi_ce1     ; 0.000        ; 0.037      ; 0.985      ;
; 0.873 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter1a5                    ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter1a7                    ; spi_ce1      ; spi_ce1     ; 0.000        ; 0.019      ; 0.976      ;
; 0.901 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter1a8                    ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|sub_parity3a[2]               ; spi_ce1      ; spi_ce1     ; 0.000        ; 0.055      ; 1.040      ;
; 0.920 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter1a6                    ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter1a6                    ; spi_ce1      ; spi_ce1     ; 0.000        ; 0.037      ; 1.041      ;
; 0.930 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|parity2                       ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter1a5                    ; spi_ce1      ; spi_ce1     ; 0.000        ; 0.037      ; 1.051      ;
; 0.940 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter1a9                    ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|altsyncram_vi31:fifo_ram|ram_block7a30~portb_address_reg0 ; spi_ce1      ; spi_ce1     ; 0.000        ; 0.202      ; 1.246      ;
; 0.946 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter1a8                    ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter1a8                    ; spi_ce1      ; spi_ce1     ; 0.000        ; 0.037      ; 1.067      ;
; 0.951 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter1a0                    ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|altsyncram_vi31:fifo_ram|ram_block7a0~portb_address_reg0  ; spi_ce1      ; spi_ce1     ; 0.000        ; 0.193      ; 1.248      ;
; 0.975 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter1a0                    ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|altsyncram_vi31:fifo_ram|ram_block7a12~portb_address_reg0 ; spi_ce1      ; spi_ce1     ; 0.000        ; 0.184      ; 1.263      ;
; 1.050 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|altsyncram_vi31:fifo_ram|ram_block7a30~portb_address_reg0 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|altsyncram_vi31:fifo_ram|q_b[47]                          ; spi_ce1      ; spi_ce1     ; 0.000        ; 0.029      ; 1.169      ;
; 1.050 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|altsyncram_vi31:fifo_ram|ram_block7a30~portb_address_reg0 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|altsyncram_vi31:fifo_ram|q_b[46]                          ; spi_ce1      ; spi_ce1     ; 0.000        ; 0.029      ; 1.169      ;
; 1.050 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|altsyncram_vi31:fifo_ram|ram_block7a30~portb_address_reg0 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|altsyncram_vi31:fifo_ram|q_b[45]                          ; spi_ce1      ; spi_ce1     ; 0.000        ; 0.029      ; 1.169      ;
; 1.050 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|altsyncram_vi31:fifo_ram|ram_block7a30~portb_address_reg0 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|altsyncram_vi31:fifo_ram|q_b[44]                          ; spi_ce1      ; spi_ce1     ; 0.000        ; 0.029      ; 1.169      ;
; 1.050 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|altsyncram_vi31:fifo_ram|ram_block7a30~portb_address_reg0 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|altsyncram_vi31:fifo_ram|q_b[43]                          ; spi_ce1      ; spi_ce1     ; 0.000        ; 0.029      ; 1.169      ;
; 1.050 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|altsyncram_vi31:fifo_ram|ram_block7a30~portb_address_reg0 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|altsyncram_vi31:fifo_ram|q_b[42]                          ; spi_ce1      ; spi_ce1     ; 0.000        ; 0.029      ; 1.169      ;
; 1.050 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|altsyncram_vi31:fifo_ram|ram_block7a30~portb_address_reg0 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|altsyncram_vi31:fifo_ram|q_b[41]                          ; spi_ce1      ; spi_ce1     ; 0.000        ; 0.029      ; 1.169      ;
; 1.050 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|altsyncram_vi31:fifo_ram|ram_block7a30~portb_address_reg0 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|altsyncram_vi31:fifo_ram|q_b[40]                          ; spi_ce1      ; spi_ce1     ; 0.000        ; 0.029      ; 1.169      ;
; 1.050 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|altsyncram_vi31:fifo_ram|ram_block7a30~portb_address_reg0 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|altsyncram_vi31:fifo_ram|q_b[39]                          ; spi_ce1      ; spi_ce1     ; 0.000        ; 0.029      ; 1.169      ;
; 1.050 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|altsyncram_vi31:fifo_ram|ram_block7a30~portb_address_reg0 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|altsyncram_vi31:fifo_ram|q_b[38]                          ; spi_ce1      ; spi_ce1     ; 0.000        ; 0.029      ; 1.169      ;
; 1.050 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|altsyncram_vi31:fifo_ram|ram_block7a30~portb_address_reg0 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|altsyncram_vi31:fifo_ram|q_b[37]                          ; spi_ce1      ; spi_ce1     ; 0.000        ; 0.029      ; 1.169      ;
; 1.050 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|altsyncram_vi31:fifo_ram|ram_block7a30~portb_address_reg0 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|altsyncram_vi31:fifo_ram|q_b[36]                          ; spi_ce1      ; spi_ce1     ; 0.000        ; 0.029      ; 1.169      ;
; 1.050 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|altsyncram_vi31:fifo_ram|ram_block7a30~portb_address_reg0 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|altsyncram_vi31:fifo_ram|q_b[35]                          ; spi_ce1      ; spi_ce1     ; 0.000        ; 0.029      ; 1.169      ;
; 1.050 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|altsyncram_vi31:fifo_ram|ram_block7a30~portb_address_reg0 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|altsyncram_vi31:fifo_ram|q_b[34]                          ; spi_ce1      ; spi_ce1     ; 0.000        ; 0.029      ; 1.169      ;
; 1.050 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|altsyncram_vi31:fifo_ram|ram_block7a30~portb_address_reg0 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|altsyncram_vi31:fifo_ram|q_b[33]                          ; spi_ce1      ; spi_ce1     ; 0.000        ; 0.029      ; 1.169      ;
; 1.050 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|altsyncram_vi31:fifo_ram|ram_block7a30~portb_address_reg0 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|altsyncram_vi31:fifo_ram|q_b[32]                          ; spi_ce1      ; spi_ce1     ; 0.000        ; 0.029      ; 1.169      ;
+-------+-----------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'spi_ce0'                                                                                                                                                                                                                                                                                              ;
+-------+-------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                                                                                         ; To Node                                                                                                                         ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+-------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 0.196 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|a_graycounter_qjc:wrptr_g1p|parity5         ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|a_graycounter_qjc:wrptr_g1p|counter4a1                    ; spi_ce0      ; spi_ce0     ; 0.000        ; 0.058      ; 0.338      ;
; 0.199 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|a_graycounter_qjc:wrptr_g1p|counter4a0      ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|a_graycounter_qjc:wrptr_g1p|counter4a0                    ; spi_ce0      ; spi_ce0     ; 0.000        ; 0.024      ; 0.307      ;
; 0.199 ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter1a0      ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter1a0                    ; spi_ce0      ; spi_ce0     ; 0.000        ; 0.024      ; 0.307      ;
; 0.199 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|a_graycounter_qjc:wrptr_g1p|counter4a2      ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|a_graycounter_qjc:wrptr_g1p|counter4a2                    ; spi_ce0      ; spi_ce0     ; 0.000        ; 0.024      ; 0.307      ;
; 0.199 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|a_graycounter_qjc:wrptr_g1p|counter4a3      ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|a_graycounter_qjc:wrptr_g1p|counter4a3                    ; spi_ce0      ; spi_ce0     ; 0.000        ; 0.024      ; 0.307      ;
; 0.199 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|a_graycounter_qjc:wrptr_g1p|counter4a4      ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|a_graycounter_qjc:wrptr_g1p|counter4a4                    ; spi_ce0      ; spi_ce0     ; 0.000        ; 0.024      ; 0.307      ;
; 0.199 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|a_graycounter_qjc:wrptr_g1p|counter4a7      ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|a_graycounter_qjc:wrptr_g1p|counter4a7                    ; spi_ce0      ; spi_ce0     ; 0.000        ; 0.024      ; 0.307      ;
; 0.199 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|a_graycounter_qjc:wrptr_g1p|counter4a8      ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|a_graycounter_qjc:wrptr_g1p|counter4a8                    ; spi_ce0      ; spi_ce0     ; 0.000        ; 0.024      ; 0.307      ;
; 0.199 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|a_graycounter_qjc:wrptr_g1p|counter4a1      ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|a_graycounter_qjc:wrptr_g1p|counter4a1                    ; spi_ce0      ; spi_ce0     ; 0.000        ; 0.024      ; 0.307      ;
; 0.199 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|a_graycounter_qjc:wrptr_g1p|counter4a5      ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|a_graycounter_qjc:wrptr_g1p|counter4a5                    ; spi_ce0      ; spi_ce0     ; 0.000        ; 0.024      ; 0.307      ;
; 0.199 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|a_graycounter_qjc:wrptr_g1p|counter4a11     ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|a_graycounter_qjc:wrptr_g1p|counter4a11                   ; spi_ce0      ; spi_ce0     ; 0.000        ; 0.024      ; 0.307      ;
; 0.199 ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter1a1      ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter1a1                    ; spi_ce0      ; spi_ce0     ; 0.000        ; 0.024      ; 0.307      ;
; 0.199 ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter1a2      ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter1a2                    ; spi_ce0      ; spi_ce0     ; 0.000        ; 0.024      ; 0.307      ;
; 0.199 ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter1a3      ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter1a3                    ; spi_ce0      ; spi_ce0     ; 0.000        ; 0.024      ; 0.307      ;
; 0.199 ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter1a5      ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter1a5                    ; spi_ce0      ; spi_ce0     ; 0.000        ; 0.024      ; 0.307      ;
; 0.199 ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter1a6      ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter1a6                    ; spi_ce0      ; spi_ce0     ; 0.000        ; 0.024      ; 0.307      ;
; 0.199 ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter1a7      ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter1a7                    ; spi_ce0      ; spi_ce0     ; 0.000        ; 0.024      ; 0.307      ;
; 0.199 ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter1a4      ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter1a4                    ; spi_ce0      ; spi_ce0     ; 0.000        ; 0.024      ; 0.307      ;
; 0.199 ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter1a9      ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter1a9                    ; spi_ce0      ; spi_ce0     ; 0.000        ; 0.024      ; 0.307      ;
; 0.200 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|a_graycounter_qjc:wrptr_g1p|parity5         ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|a_graycounter_qjc:wrptr_g1p|counter4a0                    ; spi_ce0      ; spi_ce0     ; 0.000        ; 0.204      ; 0.488      ;
; 0.204 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|a_graycounter_qjc:wrptr_g1p|sub_parity6a[0] ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|a_graycounter_qjc:wrptr_g1p|parity5                       ; spi_ce0      ; spi_ce0     ; 0.000        ; 0.027      ; 0.315      ;
; 0.217 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|a_graycounter_qjc:wrptr_g1p|counter4a0      ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|wrptr_g[0]                                                ; spi_ce0      ; spi_ce0     ; 0.000        ; 0.028      ; 0.329      ;
; 0.217 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|a_graycounter_qjc:wrptr_g1p|counter4a5      ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|a_graycounter_qjc:wrptr_g1p|counter4a7                    ; spi_ce0      ; spi_ce0     ; 0.000        ; 0.027      ; 0.328      ;
; 0.235 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|a_graycounter_qjc:wrptr_g1p|counter4a1      ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|wrptr_g[1]                                                ; spi_ce0      ; spi_ce0     ; 0.000        ; 0.007      ; 0.326      ;
; 0.240 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|a_graycounter_qjc:wrptr_g1p|counter4a7      ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|wrptr_g[7]                                                ; spi_ce0      ; spi_ce0     ; 0.000        ; 0.163      ; 0.487      ;
; 0.246 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|a_graycounter_qjc:wrptr_g1p|counter4a4      ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|wrptr_g[4]                                                ; spi_ce0      ; spi_ce0     ; 0.000        ; 0.179      ; 0.509      ;
; 0.250 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|a_graycounter_qjc:wrptr_g1p|counter4a2      ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|wrptr_g[2]                                                ; spi_ce0      ; spi_ce0     ; 0.000        ; 0.007      ; 0.341      ;
; 0.250 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|a_graycounter_qjc:wrptr_g1p|counter4a2      ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|a_graycounter_qjc:wrptr_g1p|sub_parity6a[0]               ; spi_ce0      ; spi_ce0     ; 0.000        ; 0.007      ; 0.341      ;
; 0.265 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|a_graycounter_qjc:wrptr_g1p|counter4a3      ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|wrptr_g[3]                                                ; spi_ce0      ; spi_ce0     ; 0.000        ; 0.163      ; 0.512      ;
; 0.302 ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter1a0      ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter1a2                    ; spi_ce0      ; spi_ce0     ; 0.000        ; 0.101      ; 0.487      ;
; 0.305 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|wrptr_g[2]                                  ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|delayed_wrptr_g[2]                                        ; spi_ce0      ; spi_ce0     ; 0.000        ; 0.170      ; 0.559      ;
; 0.305 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|a_graycounter_qjc:wrptr_g1p|sub_parity6a[1] ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|a_graycounter_qjc:wrptr_g1p|parity5                       ; spi_ce0      ; spi_ce0     ; 0.000        ; 0.027      ; 0.416      ;
; 0.320 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|wrptr_g[9]                                  ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|delayed_wrptr_g[9]                                        ; spi_ce0      ; spi_ce0     ; 0.000        ; 0.189      ; 0.593      ;
; 0.322 ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|parity2         ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter1a0                    ; spi_ce0      ; spi_ce0     ; 0.000        ; 0.027      ; 0.433      ;
; 0.327 ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter1a6      ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter1a7                    ; spi_ce0      ; spi_ce0     ; 0.000        ; 0.027      ; 0.438      ;
; 0.329 ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter1a5      ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter1a6                    ; spi_ce0      ; spi_ce0     ; 0.000        ; 0.027      ; 0.440      ;
; 0.329 ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter1a5      ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter1a7                    ; spi_ce0      ; spi_ce0     ; 0.000        ; 0.027      ; 0.440      ;
; 0.335 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|a_graycounter_qjc:wrptr_g1p|counter4a5      ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|wrptr_g[5]                                                ; spi_ce0      ; spi_ce0     ; 0.000        ; 0.163      ; 0.582      ;
; 0.337 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|wrptr_g[0]                                  ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|altsyncram_3l31:fifo_ram|ram_block3a8~porta_address_reg0  ; spi_ce0      ; spi_ce0     ; 0.000        ; 0.375      ; 0.816      ;
; 0.338 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|a_graycounter_qjc:wrptr_g1p|counter4a1      ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|a_graycounter_qjc:wrptr_g1p|sub_parity6a[0]               ; spi_ce0      ; spi_ce0     ; 0.000        ; 0.007      ; 0.429      ;
; 0.340 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|a_graycounter_qjc:wrptr_g1p|counter4a4      ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|a_graycounter_qjc:wrptr_g1p|sub_parity6a[1]               ; spi_ce0      ; spi_ce0     ; 0.000        ; 0.007      ; 0.431      ;
; 0.345 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|wrptr_g[2]                                  ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|altsyncram_3l31:fifo_ram|ram_block3a8~porta_address_reg0  ; spi_ce0      ; spi_ce0     ; 0.000        ; 0.536      ; 0.985      ;
; 0.359 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|a_graycounter_qjc:wrptr_g1p|counter4a2      ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|a_graycounter_qjc:wrptr_g1p|counter4a3                    ; spi_ce0      ; spi_ce0     ; 0.000        ; 0.069      ; 0.512      ;
; 0.380 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|wrptr_g[6]                                  ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|altsyncram_3l31:fifo_ram|ram_block3a12~porta_address_reg0 ; spi_ce0      ; spi_ce0     ; 0.000        ; 0.356      ; 0.840      ;
; 0.380 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|wrptr_g[7]                                  ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|delayed_wrptr_g[7]                                        ; spi_ce0      ; spi_ce0     ; 0.000        ; -0.069     ; 0.395      ;
; 0.389 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|wrptr_g[6]                                  ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|altsyncram_3l31:fifo_ram|ram_block3a4~porta_address_reg0  ; spi_ce0      ; spi_ce0     ; 0.000        ; 0.336      ; 0.829      ;
; 0.390 ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter1a3      ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter1a4                    ; spi_ce0      ; spi_ce0     ; 0.000        ; 0.027      ; 0.501      ;
; 0.393 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|a_graycounter_qjc:wrptr_g1p|counter4a5      ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|a_graycounter_qjc:wrptr_g1p|sub_parity6a[1]               ; spi_ce0      ; spi_ce0     ; 0.000        ; -0.004     ; 0.473      ;
; 0.398 ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter1a4      ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter1a7                    ; spi_ce0      ; spi_ce0     ; 0.000        ; 0.027      ; 0.509      ;
; 0.398 ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|parity2         ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter1a1                    ; spi_ce0      ; spi_ce0     ; 0.000        ; 0.017      ; 0.499      ;
; 0.400 ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter1a4      ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter1a6                    ; spi_ce0      ; spi_ce0     ; 0.000        ; 0.027      ; 0.511      ;
; 0.402 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|wrptr_g[1]                                  ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|delayed_wrptr_g[1]                                        ; spi_ce0      ; spi_ce0     ; 0.000        ; 0.119      ; 0.605      ;
; 0.402 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|a_graycounter_qjc:wrptr_g1p|counter4a1      ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|a_graycounter_qjc:wrptr_g1p|counter4a4                    ; spi_ce0      ; spi_ce0     ; 0.000        ; 0.028      ; 0.514      ;
; 0.413 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|wrptr_g[7]                                  ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|altsyncram_3l31:fifo_ram|ram_block3a20~porta_address_reg0 ; spi_ce0      ; spi_ce0     ; 0.000        ; 0.307      ; 0.824      ;
; 0.417 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|a_graycounter_qjc:wrptr_g1p|counter4a9      ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|wrptr_g[9]                                                ; spi_ce0      ; spi_ce0     ; 0.000        ; 0.180      ; 0.681      ;
; 0.420 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|a_graycounter_qjc:wrptr_g1p|counter4a7      ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|a_graycounter_qjc:wrptr_g1p|sub_parity6a[1]               ; spi_ce0      ; spi_ce0     ; 0.000        ; -0.004     ; 0.500      ;
; 0.424 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|a_graycounter_qjc:wrptr_g1p|counter4a3      ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|a_graycounter_qjc:wrptr_g1p|counter4a4                    ; spi_ce0      ; spi_ce0     ; 0.000        ; 0.022      ; 0.530      ;
; 0.426 ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|parity2         ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter1a2                    ; spi_ce0      ; spi_ce0     ; 0.000        ; 0.101      ; 0.611      ;
; 0.436 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|wrptr_g[1]                                  ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|altsyncram_3l31:fifo_ram|ram_block3a8~porta_address_reg0  ; spi_ce0      ; spi_ce0     ; 0.000        ; 0.536      ; 1.076      ;
; 0.439 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|wrptr_g[8]                                  ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|delayed_wrptr_g[8]                                        ; spi_ce0      ; spi_ce0     ; 0.000        ; 0.042      ; 0.565      ;
; 0.442 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|a_graycounter_qjc:wrptr_g1p|counter4a1      ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|a_graycounter_qjc:wrptr_g1p|counter4a3                    ; spi_ce0      ; spi_ce0     ; 0.000        ; 0.069      ; 0.595      ;
; 0.444 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|wrptr_g[5]                                  ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|altsyncram_3l31:fifo_ram|ram_block3a20~porta_address_reg0 ; spi_ce0      ; spi_ce0     ; 0.000        ; 0.307      ; 0.855      ;
; 0.444 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|a_graycounter_qjc:wrptr_g1p|counter4a10     ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|wrptr_g[10]                                               ; spi_ce0      ; spi_ce0     ; 0.000        ; 0.117      ; 0.645      ;
; 0.450 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|a_graycounter_qjc:wrptr_g1p|counter4a11     ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|wrptr_g[11]                                               ; spi_ce0      ; spi_ce0     ; 0.000        ; 0.030      ; 0.564      ;
; 0.450 ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter1a0      ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter1a1                    ; spi_ce0      ; spi_ce0     ; 0.000        ; 0.017      ; 0.551      ;
; 0.458 ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|sub_parity3a[0] ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|parity2                       ; spi_ce0      ; spi_ce0     ; 0.000        ; 0.069      ; 0.611      ;
; 0.459 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|a_graycounter_qjc:wrptr_g1p|counter4a5      ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|a_graycounter_qjc:wrptr_g1p|counter4a6                    ; spi_ce0      ; spi_ce0     ; 0.000        ; 0.341      ; 0.884      ;
; 0.468 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|wrptr_g[5]                                  ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|altsyncram_3l31:fifo_ram|ram_block3a8~porta_address_reg0  ; spi_ce0      ; spi_ce0     ; 0.000        ; 0.375      ; 0.947      ;
; 0.469 ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter1a4      ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter1a5                    ; spi_ce0      ; spi_ce0     ; 0.000        ; 0.027      ; 0.580      ;
; 0.470 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|wrptr_g[11]                                 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|delayed_wrptr_g[11]                                       ; spi_ce0      ; spi_ce0     ; 0.000        ; -0.064     ; 0.490      ;
; 0.471 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|a_graycounter_qjc:wrptr_g1p|counter4a1      ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|a_graycounter_qjc:wrptr_g1p|counter4a2                    ; spi_ce0      ; spi_ce0     ; 0.000        ; 0.028      ; 0.583      ;
; 0.473 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|a_graycounter_qjc:wrptr_g1p|counter4a8      ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|wrptr_g[8]                                                ; spi_ce0      ; spi_ce0     ; 0.000        ; 0.118      ; 0.675      ;
; 0.484 ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|sub_parity3a[1] ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|parity2                       ; spi_ce0      ; spi_ce0     ; 0.000        ; 0.082      ; 0.650      ;
; 0.484 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|a_graycounter_qjc:wrptr_g1p|counter4a6      ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|wrptr_g[6]                                                ; spi_ce0      ; spi_ce0     ; 0.000        ; -0.167     ; 0.401      ;
; 0.486 ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter1a8      ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|rdptr_g[8]                                                ; spi_ce0      ; spi_ce0     ; 0.000        ; -0.013     ; 0.557      ;
; 0.486 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|wrptr_g[6]                                  ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|delayed_wrptr_g[6]                                        ; spi_ce0      ; spi_ce0     ; 0.000        ; -0.020     ; 0.550      ;
; 0.497 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|a_graycounter_qjc:wrptr_g1p|counter4a2      ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|a_graycounter_qjc:wrptr_g1p|counter4a4                    ; spi_ce0      ; spi_ce0     ; 0.000        ; 0.028      ; 0.609      ;
; 0.504 ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter1a1      ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter1a2                    ; spi_ce0      ; spi_ce0     ; 0.000        ; 0.129      ; 0.717      ;
; 0.507 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|a_graycounter_qjc:wrptr_g1p|counter4a4      ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|a_graycounter_qjc:wrptr_g1p|counter4a5                    ; spi_ce0      ; spi_ce0     ; 0.000        ; 0.069      ; 0.660      ;
; 0.509 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|wrptr_g[5]                                  ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|altsyncram_3l31:fifo_ram|ram_block3a12~porta_address_reg0 ; spi_ce0      ; spi_ce0     ; 0.000        ; 0.312      ; 0.925      ;
; 0.509 ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter1a2      ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter1a4                    ; spi_ce0      ; spi_ce0     ; 0.000        ; 0.013      ; 0.606      ;
; 0.509 ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter1a2      ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter1a3                    ; spi_ce0      ; spi_ce0     ; 0.000        ; 0.013      ; 0.606      ;
; 0.515 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|a_graycounter_qjc:wrptr_g1p|counter4a3      ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|a_graycounter_qjc:wrptr_g1p|sub_parity6a[0]               ; spi_ce0      ; spi_ce0     ; 0.000        ; -0.004     ; 0.595      ;
; 0.515 ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter1a9      ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|rdptr_g[9]                                                ; spi_ce0      ; spi_ce0     ; 0.000        ; 0.013      ; 0.612      ;
; 0.515 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|wrptr_g[7]                                  ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|altsyncram_3l31:fifo_ram|ram_block3a8~porta_address_reg0  ; spi_ce0      ; spi_ce0     ; 0.000        ; 0.375      ; 0.994      ;
; 0.517 ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter1a1      ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|altsyncram_vi31:fifo_ram|ram_block7a30~portb_address_reg0 ; spi_ce0      ; spi_ce0     ; 0.000        ; 0.494      ; 1.115      ;
; 0.521 ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter1a7      ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|altsyncram_vi31:fifo_ram|ram_block7a0~portb_address_reg0  ; spi_ce0      ; spi_ce0     ; 0.000        ; 0.452      ; 1.077      ;
; 0.524 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|wrptr_g[4]                                  ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|altsyncram_3l31:fifo_ram|ram_block3a8~porta_address_reg0  ; spi_ce0      ; spi_ce0     ; 0.000        ; 0.375      ; 1.003      ;
; 0.526 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|wrptr_g[5]                                  ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|altsyncram_3l31:fifo_ram|ram_block3a4~porta_address_reg0  ; spi_ce0      ; spi_ce0     ; 0.000        ; 0.292      ; 0.922      ;
; 0.527 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|a_graycounter_qjc:wrptr_g1p|parity5         ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|a_graycounter_qjc:wrptr_g1p|counter4a4                    ; spi_ce0      ; spi_ce0     ; 0.000        ; 0.058      ; 0.669      ;
; 0.532 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|wrptr_g[4]                                  ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|delayed_wrptr_g[4]                                        ; spi_ce0      ; spi_ce0     ; 0.000        ; -0.069     ; 0.547      ;
; 0.532 ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter1a7      ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter1a9                    ; spi_ce0      ; spi_ce0     ; 0.000        ; 0.022      ; 0.638      ;
; 0.537 ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|sub_parity3a[2] ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|parity2                       ; spi_ce0      ; spi_ce0     ; 0.000        ; 0.082      ; 0.703      ;
; 0.539 ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter1a7      ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|rdptr_g[7]                                                ; spi_ce0      ; spi_ce0     ; 0.000        ; 0.027      ; 0.650      ;
; 0.541 ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter1a3      ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|altsyncram_vi31:fifo_ram|ram_block7a12~portb_address_reg0 ; spi_ce0      ; spi_ce0     ; 0.000        ; 0.465      ; 1.110      ;
; 0.541 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|wrptr_g[5]                                  ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|altsyncram_3l31:fifo_ram|ram_block3a16~porta_address_reg0 ; spi_ce0      ; spi_ce0     ; 0.000        ; 0.301      ; 0.946      ;
; 0.547 ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter1a3      ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter1a7                    ; spi_ce0      ; spi_ce0     ; 0.000        ; 0.027      ; 0.658      ;
; 0.548 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|wrptr_g[8]                                  ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|altsyncram_3l31:fifo_ram|ram_block3a8~porta_address_reg0  ; spi_ce0      ; spi_ce0     ; 0.000        ; 0.419      ; 1.071      ;
; 0.549 ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter1a3      ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter1a6                    ; spi_ce0      ; spi_ce0     ; 0.000        ; 0.027      ; 0.660      ;
; 0.550 ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter1a3      ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|altsyncram_vi31:fifo_ram|ram_block7a30~portb_address_reg0 ; spi_ce0      ; spi_ce0     ; 0.000        ; 0.447      ; 1.101      ;
+-------+-------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'spi_slave:spi_slave_rx_inst|done'                                                                                                        ;
+-------+---------------------------------------+---------------------------+--------------+----------------------------------+--------------+------------+------------+
; Slack ; From Node                             ; To Node                   ; Launch Clock ; Latch Clock                      ; Relationship ; Clock Skew ; Data Delay ;
+-------+---------------------------------------+---------------------------+--------------+----------------------------------+--------------+------------+------------+
; 0.224 ; spi_slave:spi_slave_rx_inst|rdata[36] ; tx_gain[4]                ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; 0.267      ; 0.605      ;
; 0.288 ; spi_slave:spi_slave_rx_inst|rdata[33] ; tx_gain[1]                ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; 0.267      ; 0.669      ;
; 0.310 ; spi_slave:spi_slave_rx_inst|rdata[37] ; dither                    ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; 0.264      ; 0.688      ;
; 0.318 ; spi_slave:spi_slave_rx_inst|rdata[33] ; att[1]                    ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; 0.264      ; 0.696      ;
; 0.321 ; spi_slave:spi_slave_rx_inst|rdata[35] ; att[3]                    ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; 0.264      ; 0.699      ;
; 0.322 ; spi_slave:spi_slave_rx_inst|rdata[35] ; tx_gain[3]                ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; 0.264      ; 0.700      ;
; 0.324 ; spi_slave:spi_slave_rx_inst|rdata[32] ; tx_gain[0]                ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; 0.160      ; 0.598      ;
; 0.350 ; spi_slave:spi_slave_rx_inst|rdata[38] ; randomize                 ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; 0.254      ; 0.718      ;
; 0.352 ; spi_slave:spi_slave_rx_inst|rdata[11] ; rx1_freq[11]~_Duplicate_1 ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; 0.139      ; 0.398      ;
; 0.357 ; spi_slave:spi_slave_rx_inst|rdata[9]  ; rx1_freq[9]~_Duplicate_1  ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; 0.139      ; 0.403      ;
; 0.361 ; spi_slave:spi_slave_rx_inst|rdata[26] ; rx1_freq[26]              ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; 0.268      ; 0.536      ;
; 0.371 ; spi_slave:spi_slave_rx_inst|rdata[10] ; rx1_freq[10]~_Duplicate_1 ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; 0.139      ; 0.417      ;
; 0.376 ; spi_slave:spi_slave_rx_inst|rdata[37] ; tx_gain[5]                ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; 0.267      ; 0.757      ;
; 0.380 ; spi_slave:spi_slave_rx_inst|rdata[34] ; tx_gain[2]                ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; 0.267      ; 0.761      ;
; 0.387 ; spi_slave:spi_slave_rx_inst|rdata[14] ; rx1_freq[14]              ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; 0.120      ; 0.414      ;
; 0.391 ; spi_slave:spi_slave_rx_inst|rdata[13] ; rx1_freq[13]              ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; 0.120      ; 0.418      ;
; 0.396 ; spi_slave:spi_slave_rx_inst|rdata[36] ; att[4]                    ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; 0.264      ; 0.774      ;
; 0.397 ; spi_slave:spi_slave_rx_inst|rdata[12] ; rx1_freq[12]              ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; 0.120      ; 0.424      ;
; 0.408 ; spi_slave:spi_slave_rx_inst|rdata[32] ; att[0]                    ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; 0.157      ; 0.679      ;
; 0.421 ; spi_slave:spi_slave_rx_inst|rdata[27] ; rx1_freq[27]              ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; 0.268      ; 0.596      ;
; 0.432 ; spi_slave:spi_slave_rx_inst|rdata[24] ; rx1_freq[24]              ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; 0.375      ; 0.714      ;
; 0.432 ; spi_slave:spi_slave_rx_inst|rdata[29] ; rx1_freq[29]              ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; 0.375      ; 0.714      ;
; 0.436 ; spi_slave:spi_slave_rx_inst|rdata[41] ; rx1_speed[1]              ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; 0.258      ; 0.808      ;
; 0.438 ; spi_slave:spi_slave_rx_inst|rdata[25] ; rx1_freq[25]              ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; 0.365      ; 0.710      ;
; 0.439 ; spi_slave:spi_slave_rx_inst|rdata[28] ; rx1_freq[28]              ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; 0.158      ; 0.504      ;
; 0.440 ; spi_slave:spi_slave_rx_inst|rdata[34] ; att[2]                    ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; 0.264      ; 0.818      ;
; 0.445 ; spi_slave:spi_slave_rx_inst|rdata[18] ; rx1_freq[18]              ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; 0.375      ; 0.727      ;
; 0.449 ; spi_slave:spi_slave_rx_inst|rdata[30] ; rx1_freq[30]              ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; 0.268      ; 0.624      ;
; 0.460 ; spi_slave:spi_slave_rx_inst|rdata[21] ; rx1_freq[21]              ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; 0.153      ; 0.520      ;
; 0.466 ; spi_slave:spi_slave_rx_inst|rdata[20] ; rx1_freq[20]              ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; 0.375      ; 0.748      ;
; 0.466 ; spi_slave:spi_slave_rx_inst|rdata[22] ; rx1_freq[22]~_Duplicate_1 ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; 0.225      ; 0.598      ;
; 0.478 ; spi_slave:spi_slave_rx_inst|rdata[25] ; rx1_freq[25]~_Duplicate_1 ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; 0.215      ; 0.600      ;
; 0.479 ; spi_slave:spi_slave_rx_inst|rdata[7]  ; rx1_freq[7]~_Duplicate_1  ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; 0.265      ; 0.651      ;
; 0.482 ; spi_slave:spi_slave_rx_inst|rdata[26] ; rx1_freq[26]~_Duplicate_1 ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; 0.118      ; 0.507      ;
; 0.483 ; spi_slave:spi_slave_rx_inst|rdata[13] ; rx1_freq[13]~_Duplicate_1 ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; 0.121      ; 0.511      ;
; 0.484 ; spi_slave:spi_slave_rx_inst|rdata[30] ; rx1_freq[30]~_Duplicate_1 ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; 0.118      ; 0.509      ;
; 0.485 ; spi_slave:spi_slave_rx_inst|rdata[27] ; rx1_freq[27]~_Duplicate_1 ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; 0.118      ; 0.510      ;
; 0.486 ; spi_slave:spi_slave_rx_inst|rdata[18] ; rx1_freq[18]~_Duplicate_1 ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; 0.225      ; 0.618      ;
; 0.487 ; spi_slave:spi_slave_rx_inst|rdata[16] ; rx1_freq[16]              ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; 0.371      ; 0.765      ;
; 0.487 ; spi_slave:spi_slave_rx_inst|rdata[19] ; rx1_freq[19]~_Duplicate_1 ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; 0.225      ; 0.619      ;
; 0.489 ; spi_slave:spi_slave_rx_inst|rdata[2]  ; rx1_freq[2]~_Duplicate_1  ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; 0.372      ; 0.768      ;
; 0.489 ; spi_slave:spi_slave_rx_inst|rdata[24] ; rx1_freq[24]~_Duplicate_1 ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; 0.225      ; 0.621      ;
; 0.490 ; spi_slave:spi_slave_rx_inst|rdata[1]  ; rx1_freq[1]~_Duplicate_1  ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; 0.362      ; 0.759      ;
; 0.493 ; spi_slave:spi_slave_rx_inst|rdata[28] ; rx1_freq[28]~_Duplicate_1 ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; 0.008      ; 0.408      ;
; 0.495 ; spi_slave:spi_slave_rx_inst|rdata[16] ; rx1_freq[16]~_Duplicate_1 ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; 0.372      ; 0.774      ;
; 0.496 ; spi_slave:spi_slave_rx_inst|rdata[17] ; rx1_freq[17]              ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; 0.371      ; 0.774      ;
; 0.502 ; spi_slave:spi_slave_rx_inst|rdata[4]  ; rx1_freq[4]               ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; 0.361      ; 0.770      ;
; 0.502 ; spi_slave:spi_slave_rx_inst|rdata[9]  ; rx1_freq[9]               ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; 0.138      ; 0.547      ;
; 0.504 ; spi_slave:spi_slave_rx_inst|rdata[15] ; rx1_freq[15]              ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; 0.371      ; 0.782      ;
; 0.505 ; spi_slave:spi_slave_rx_inst|rdata[8]  ; rx1_freq[8]               ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; 0.120      ; 0.532      ;
; 0.505 ; spi_slave:spi_slave_rx_inst|rdata[11] ; rx1_freq[11]              ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; 0.138      ; 0.550      ;
; 0.505 ; spi_slave:spi_slave_rx_inst|rdata[15] ; rx1_freq[15]~_Duplicate_1 ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; 0.372      ; 0.784      ;
; 0.508 ; spi_slave:spi_slave_rx_inst|rdata[21] ; rx1_freq[21]~_Duplicate_1 ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; 0.003      ; 0.418      ;
; 0.518 ; spi_slave:spi_slave_rx_inst|rdata[23] ; rx1_freq[23]              ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; 0.142      ; 0.567      ;
; 0.519 ; spi_slave:spi_slave_rx_inst|rdata[7]  ; rx1_freq[7]               ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; 0.264      ; 0.690      ;
; 0.521 ; spi_slave:spi_slave_rx_inst|rdata[3]  ; rx1_freq[3]               ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; 0.361      ; 0.789      ;
; 0.534 ; spi_slave:spi_slave_rx_inst|rdata[3]  ; rx1_freq[3]~_Duplicate_1  ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; 0.362      ; 0.803      ;
; 0.537 ; spi_slave:spi_slave_rx_inst|rdata[0]  ; rx1_freq[0]~_Duplicate_1  ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; 0.150      ; 0.594      ;
; 0.538 ; spi_slave:spi_slave_rx_inst|rdata[0]  ; rx1_freq[0]               ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; 0.149      ; 0.594      ;
; 0.543 ; spi_slave:spi_slave_rx_inst|rdata[19] ; rx1_freq[19]              ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; 0.375      ; 0.825      ;
; 0.550 ; spi_slave:spi_slave_rx_inst|rdata[12] ; rx1_freq[12]~_Duplicate_1 ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; 0.121      ; 0.578      ;
; 0.565 ; spi_slave:spi_slave_rx_inst|rdata[29] ; rx1_freq[29]~_Duplicate_1 ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; 0.225      ; 0.697      ;
; 0.576 ; spi_slave:spi_slave_rx_inst|rdata[40] ; rx1_speed[0]              ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; 0.074      ; 0.764      ;
; 0.579 ; spi_slave:spi_slave_rx_inst|rdata[31] ; rx1_freq[31]              ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; 0.365      ; 0.851      ;
; 0.598 ; spi_slave:spi_slave_rx_inst|rdata[5]  ; rx1_freq[5]~_Duplicate_1  ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; 0.138      ; 0.643      ;
; 0.599 ; spi_slave:spi_slave_rx_inst|rdata[17] ; rx1_freq[17]~_Duplicate_1 ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; 0.372      ; 0.878      ;
; 0.603 ; spi_slave:spi_slave_rx_inst|rdata[6]  ; rx1_freq[6]~_Duplicate_1  ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; 0.026      ; 0.536      ;
; 0.607 ; spi_slave:spi_slave_rx_inst|rdata[1]  ; rx1_freq[1]               ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; 0.361      ; 0.875      ;
; 0.608 ; spi_slave:spi_slave_rx_inst|rdata[31] ; rx1_freq[31]~_Duplicate_1 ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; 0.215      ; 0.730      ;
; 0.610 ; spi_slave:spi_slave_rx_inst|rdata[4]  ; rx1_freq[4]~_Duplicate_1  ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; 0.362      ; 0.879      ;
; 0.614 ; spi_slave:spi_slave_rx_inst|rdata[10] ; rx1_freq[10]              ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; 0.138      ; 0.659      ;
; 0.619 ; spi_slave:spi_slave_rx_inst|rdata[2]  ; rx1_freq[2]               ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; 0.371      ; 0.897      ;
; 0.635 ; spi_slave:spi_slave_rx_inst|rdata[22] ; rx1_freq[22]              ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; 0.375      ; 0.917      ;
; 0.644 ; spi_slave:spi_slave_rx_inst|rdata[5]  ; rx1_freq[5]               ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; 0.137      ; 0.688      ;
; 0.644 ; spi_slave:spi_slave_rx_inst|rdata[14] ; rx1_freq[14]~_Duplicate_1 ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; 0.121      ; 0.672      ;
; 0.653 ; spi_slave:spi_slave_rx_inst|rdata[8]  ; rx1_freq[8]~_Duplicate_1  ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; 0.121      ; 0.681      ;
; 0.654 ; spi_slave:spi_slave_rx_inst|rdata[23] ; rx1_freq[23]~_Duplicate_1 ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; -0.008     ; 0.553      ;
; 0.679 ; spi_slave:spi_slave_rx_inst|rdata[20] ; rx1_freq[20]~_Duplicate_1 ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; 0.225      ; 0.811      ;
; 0.761 ; spi_slave:spi_slave_rx_inst|rdata[6]  ; rx1_freq[6]               ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; 0.025      ; 0.693      ;
+-------+---------------------------------------+---------------------------+--------------+----------------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'virt_ad9866_rxclk'                                                                                                   ;
+--------+-------------------------------------------+-----------------+--------------+-------------------+--------------+------------+------------+
; Slack  ; From Node                                 ; To Node         ; Launch Clock ; Latch Clock       ; Relationship ; Clock Skew ; Data Delay ;
+--------+-------------------------------------------+-----------------+--------------+-------------------+--------------+------------+------------+
; 11.490 ; transmitter:transmitter_inst|out_data[7]  ; ad9866_adio[5]  ; ad9866_clk   ; virt_ad9866_rxclk ; -6.781       ; -2.550     ; 1.679      ;
; 11.490 ; transmitter:transmitter_inst|out_data[6]  ; ad9866_adio[4]  ; ad9866_clk   ; virt_ad9866_rxclk ; -6.781       ; -2.550     ; 1.679      ;
; 11.566 ; transmitter:transmitter_inst|out_data[11] ; ad9866_adio[9]  ; ad9866_clk   ; virt_ad9866_rxclk ; -6.781       ; -2.550     ; 1.755      ;
; 11.570 ; transmitter:transmitter_inst|out_data[5]  ; ad9866_adio[3]  ; ad9866_clk   ; virt_ad9866_rxclk ; -6.781       ; -2.557     ; 1.752      ;
; 11.711 ; transmitter:transmitter_inst|out_data[3]  ; ad9866_adio[1]  ; ad9866_clk   ; virt_ad9866_rxclk ; -6.781       ; -2.557     ; 1.893      ;
; 11.739 ; transmitter:transmitter_inst|out_data[8]  ; ad9866_adio[6]  ; ad9866_clk   ; virt_ad9866_rxclk ; -6.781       ; -2.562     ; 1.916      ;
; 11.763 ; transmitter:transmitter_inst|out_data[2]  ; ad9866_adio[0]  ; ad9866_clk   ; virt_ad9866_rxclk ; -6.781       ; -2.561     ; 1.941      ;
; 11.870 ; transmitter:transmitter_inst|out_data[10] ; ad9866_adio[8]  ; ad9866_clk   ; virt_ad9866_rxclk ; -6.781       ; -2.568     ; 2.041      ;
; 11.888 ; transmitter:transmitter_inst|out_data[4]  ; ad9866_adio[2]  ; ad9866_clk   ; virt_ad9866_rxclk ; -6.781       ; -2.561     ; 2.066      ;
; 11.910 ; transmitter:transmitter_inst|out_data[9]  ; ad9866_adio[7]  ; ad9866_clk   ; virt_ad9866_rxclk ; -6.781       ; -2.568     ; 2.081      ;
; 11.942 ; transmitter:transmitter_inst|out_data[13] ; ad9866_adio[11] ; ad9866_clk   ; virt_ad9866_rxclk ; -6.781       ; -2.590     ; 2.091      ;
; 13.630 ; transmitter:transmitter_inst|out_data[12] ; ad9866_adio[10] ; ad9866_clk   ; virt_ad9866_rxclk ; -6.781       ; -2.557     ; 3.812      ;
+--------+-------------------------------------------+-----------------+--------------+-------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Minimum Pulse Width: 'ad9866_clk'                                                                                                                                         ;
+-------+--------------+----------------+-----------------+------------+------------+------------------------------------------------------------------------------------------------------------+
; Slack ; Actual Width ; Required Width ; Type            ; Clock      ; Clock Edge ; Target                                                                                                     ;
+-------+--------------+----------------+-----------------+------------+------------+------------------------------------------------------------------------------------------------------------+
; 3.106 ; 13.563       ; 10.457         ; Port Rate       ; ad9866_clk ; Rise       ; ad9866_rxclk                                                                                               ;
; 3.106 ; 13.563       ; 10.457         ; Port Rate       ; ad9866_clk ; Rise       ; ad9866_txclk                                                                                               ;
; 5.779 ; 5.963        ; 0.184          ; Low Pulse Width ; ad9866_clk ; Rise       ; receiver:receiver_rx2_inst|firX8R8:fir2|fir256:H|Imult[12]                                                 ;
; 5.779 ; 5.963        ; 0.184          ; Low Pulse Width ; ad9866_clk ; Rise       ; receiver:receiver_rx2_inst|firX8R8:fir2|fir256:H|Imult[13]                                                 ;
; 5.779 ; 5.963        ; 0.184          ; Low Pulse Width ; ad9866_clk ; Rise       ; receiver:receiver_rx2_inst|firX8R8:fir2|fir256:H|Imult[14]                                                 ;
; 5.779 ; 5.963        ; 0.184          ; Low Pulse Width ; ad9866_clk ; Rise       ; receiver:receiver_rx2_inst|firX8R8:fir2|fir256:H|Imult[18]                                                 ;
; 5.779 ; 5.963        ; 0.184          ; Low Pulse Width ; ad9866_clk ; Rise       ; receiver:receiver_rx2_inst|firX8R8:fir2|fir256:H|Imult[20]                                                 ;
; 5.779 ; 5.963        ; 0.184          ; Low Pulse Width ; ad9866_clk ; Rise       ; receiver:receiver_rx2_inst|firX8R8:fir2|fir256:H|Imult[23]                                                 ;
; 5.779 ; 5.963        ; 0.184          ; Low Pulse Width ; ad9866_clk ; Rise       ; receiver:receiver_rx2_inst|firX8R8:fir2|fir256:H|Imult[28]                                                 ;
; 5.779 ; 5.963        ; 0.184          ; Low Pulse Width ; ad9866_clk ; Rise       ; receiver:receiver_rx2_inst|firX8R8:fir2|fir256:H|Imult[31]                                                 ;
; 5.779 ; 5.963        ; 0.184          ; Low Pulse Width ; ad9866_clk ; Rise       ; receiver:receiver_rx2_inst|firX8R8:fir2|fir256:H|Imult[33]                                                 ;
; 5.779 ; 5.963        ; 0.184          ; Low Pulse Width ; ad9866_clk ; Rise       ; receiver:receiver_rx2_inst|firX8R8:fir2|fir256:H|Imult[34]                                                 ;
; 5.779 ; 5.963        ; 0.184          ; Low Pulse Width ; ad9866_clk ; Rise       ; receiver:receiver_rx2_inst|firX8R8:fir2|fir256:H|Rmult[20]                                                 ;
; 5.779 ; 5.963        ; 0.184          ; Low Pulse Width ; ad9866_clk ; Rise       ; receiver:receiver_rx2_inst|firX8R8:fir2|fir256:H|Rmult[24]                                                 ;
; 5.779 ; 5.963        ; 0.184          ; Low Pulse Width ; ad9866_clk ; Rise       ; receiver:receiver_rx2_inst|firX8R8:fir2|fir256:H|Rmult[27]                                                 ;
; 5.779 ; 5.963        ; 0.184          ; Low Pulse Width ; ad9866_clk ; Rise       ; receiver:receiver_rx2_inst|firX8R8:fir2|fir256:H|Rmult[29]                                                 ;
; 5.779 ; 5.963        ; 0.184          ; Low Pulse Width ; ad9866_clk ; Rise       ; receiver:receiver_rx2_inst|firX8R8:fir2|fir256:H|Rmult[30]                                                 ;
; 5.779 ; 5.963        ; 0.184          ; Low Pulse Width ; ad9866_clk ; Rise       ; receiver:receiver_rx2_inst|firX8R8:fir2|fir256:H|Rmult[33]                                                 ;
; 5.780 ; 5.964        ; 0.184          ; Low Pulse Width ; ad9866_clk ; Rise       ; receiver:receiver_rx2_inst|firX8R8:fir2|fir256:A|Raccum[0]                                                 ;
; 5.780 ; 5.964        ; 0.184          ; Low Pulse Width ; ad9866_clk ; Rise       ; receiver:receiver_rx2_inst|firX8R8:fir2|fir256:A|Raccum[10]                                                ;
; 5.780 ; 5.964        ; 0.184          ; Low Pulse Width ; ad9866_clk ; Rise       ; receiver:receiver_rx2_inst|firX8R8:fir2|fir256:A|Raccum[1]                                                 ;
; 5.780 ; 5.964        ; 0.184          ; Low Pulse Width ; ad9866_clk ; Rise       ; receiver:receiver_rx2_inst|firX8R8:fir2|fir256:A|Raccum[2]                                                 ;
; 5.780 ; 5.964        ; 0.184          ; Low Pulse Width ; ad9866_clk ; Rise       ; receiver:receiver_rx2_inst|firX8R8:fir2|fir256:A|Raccum[3]                                                 ;
; 5.780 ; 5.964        ; 0.184          ; Low Pulse Width ; ad9866_clk ; Rise       ; receiver:receiver_rx2_inst|firX8R8:fir2|fir256:A|Raccum[5]                                                 ;
; 5.780 ; 5.964        ; 0.184          ; Low Pulse Width ; ad9866_clk ; Rise       ; receiver:receiver_rx2_inst|firX8R8:fir2|fir256:A|Raccum[6]                                                 ;
; 5.780 ; 5.964        ; 0.184          ; Low Pulse Width ; ad9866_clk ; Rise       ; receiver:receiver_rx2_inst|firX8R8:fir2|fir256:A|Raccum[7]                                                 ;
; 5.780 ; 5.964        ; 0.184          ; Low Pulse Width ; ad9866_clk ; Rise       ; receiver:receiver_rx2_inst|firX8R8:fir2|fir256:A|Raccum[8]                                                 ;
; 5.780 ; 5.964        ; 0.184          ; Low Pulse Width ; ad9866_clk ; Rise       ; receiver:receiver_rx2_inst|firX8R8:fir2|fir256:A|Raccum[9]                                                 ;
; 5.783 ; 5.967        ; 0.184          ; Low Pulse Width ; ad9866_clk ; Rise       ; receiver:receiver_rx2_inst|firX8R8:fir2|fir256:B|raddr[0]                                                  ;
; 5.783 ; 5.967        ; 0.184          ; Low Pulse Width ; ad9866_clk ; Rise       ; receiver:receiver_rx2_inst|firX8R8:fir2|fir256:B|raddr[1]                                                  ;
; 5.783 ; 5.967        ; 0.184          ; Low Pulse Width ; ad9866_clk ; Rise       ; receiver:receiver_rx2_inst|firX8R8:fir2|fir256:B|raddr[2]                                                  ;
; 5.783 ; 5.967        ; 0.184          ; Low Pulse Width ; ad9866_clk ; Rise       ; receiver:receiver_rx2_inst|firX8R8:fir2|fir256:B|raddr[3]                                                  ;
; 5.783 ; 5.967        ; 0.184          ; Low Pulse Width ; ad9866_clk ; Rise       ; receiver:receiver_rx2_inst|firX8R8:fir2|fir256:B|raddr[4]                                                  ;
; 5.783 ; 5.967        ; 0.184          ; Low Pulse Width ; ad9866_clk ; Rise       ; receiver:receiver_rx2_inst|firX8R8:fir2|fir256:B|raddr[5]                                                  ;
; 5.783 ; 5.967        ; 0.184          ; Low Pulse Width ; ad9866_clk ; Rise       ; receiver:receiver_rx2_inst|firX8R8:fir2|fir256:B|raddr[6]                                                  ;
; 5.783 ; 5.967        ; 0.184          ; Low Pulse Width ; ad9866_clk ; Rise       ; receiver:receiver_rx2_inst|firX8R8:fir2|fir256:B|raddr[7]                                                  ;
; 5.787 ; 5.971        ; 0.184          ; Low Pulse Width ; ad9866_clk ; Rise       ; transmitter:transmitter_inst|cpl_cordic:cordic_inst|X[7][0]                                                ;
; 5.787 ; 5.971        ; 0.184          ; Low Pulse Width ; ad9866_clk ; Rise       ; transmitter:transmitter_inst|cpl_cordic:cordic_inst|X[7][10]                                               ;
; 5.787 ; 5.971        ; 0.184          ; Low Pulse Width ; ad9866_clk ; Rise       ; transmitter:transmitter_inst|cpl_cordic:cordic_inst|X[7][1]                                                ;
; 5.787 ; 5.971        ; 0.184          ; Low Pulse Width ; ad9866_clk ; Rise       ; transmitter:transmitter_inst|cpl_cordic:cordic_inst|X[7][2]                                                ;
; 5.787 ; 5.971        ; 0.184          ; Low Pulse Width ; ad9866_clk ; Rise       ; transmitter:transmitter_inst|cpl_cordic:cordic_inst|X[7][3]                                                ;
; 5.787 ; 5.971        ; 0.184          ; Low Pulse Width ; ad9866_clk ; Rise       ; transmitter:transmitter_inst|cpl_cordic:cordic_inst|X[7][4]                                                ;
; 5.787 ; 5.971        ; 0.184          ; Low Pulse Width ; ad9866_clk ; Rise       ; transmitter:transmitter_inst|cpl_cordic:cordic_inst|X[7][5]                                                ;
; 5.787 ; 5.971        ; 0.184          ; Low Pulse Width ; ad9866_clk ; Rise       ; transmitter:transmitter_inst|cpl_cordic:cordic_inst|X[7][6]                                                ;
; 5.787 ; 5.971        ; 0.184          ; Low Pulse Width ; ad9866_clk ; Rise       ; transmitter:transmitter_inst|cpl_cordic:cordic_inst|X[7][7]                                                ;
; 5.787 ; 5.971        ; 0.184          ; Low Pulse Width ; ad9866_clk ; Rise       ; transmitter:transmitter_inst|cpl_cordic:cordic_inst|X[7][8]                                                ;
; 5.787 ; 5.971        ; 0.184          ; Low Pulse Width ; ad9866_clk ; Rise       ; transmitter:transmitter_inst|cpl_cordic:cordic_inst|X[7][9]                                                ;
; 5.790 ; 5.974        ; 0.184          ; Low Pulse Width ; ad9866_clk ; Rise       ; transmitter:transmitter_inst|cpl_cordic:cordic_inst|X[4][11]                                               ;
; 5.790 ; 5.974        ; 0.184          ; Low Pulse Width ; ad9866_clk ; Rise       ; transmitter:transmitter_inst|cpl_cordic:cordic_inst|X[4][12]                                               ;
; 5.790 ; 5.974        ; 0.184          ; Low Pulse Width ; ad9866_clk ; Rise       ; transmitter:transmitter_inst|cpl_cordic:cordic_inst|X[4][13]                                               ;
; 5.790 ; 5.974        ; 0.184          ; Low Pulse Width ; ad9866_clk ; Rise       ; transmitter:transmitter_inst|cpl_cordic:cordic_inst|X[4][14]                                               ;
; 5.790 ; 5.974        ; 0.184          ; Low Pulse Width ; ad9866_clk ; Rise       ; transmitter:transmitter_inst|cpl_cordic:cordic_inst|X[4][15]                                               ;
; 5.790 ; 5.974        ; 0.184          ; Low Pulse Width ; ad9866_clk ; Rise       ; transmitter:transmitter_inst|cpl_cordic:cordic_inst|X[4][16]                                               ;
; 5.790 ; 5.974        ; 0.184          ; Low Pulse Width ; ad9866_clk ; Rise       ; transmitter:transmitter_inst|cpl_cordic:cordic_inst|X[4][17]                                               ;
; 5.790 ; 5.974        ; 0.184          ; Low Pulse Width ; ad9866_clk ; Rise       ; transmitter:transmitter_inst|cpl_cordic:cordic_inst|X[4][18]                                               ;
; 5.790 ; 5.974        ; 0.184          ; Low Pulse Width ; ad9866_clk ; Rise       ; transmitter:transmitter_inst|cpl_cordic:cordic_inst|X[4][19]                                               ;
; 5.790 ; 5.974        ; 0.184          ; Low Pulse Width ; ad9866_clk ; Rise       ; transmitter:transmitter_inst|cpl_cordic:cordic_inst|X[4][20]                                               ;
; 5.790 ; 5.974        ; 0.184          ; Low Pulse Width ; ad9866_clk ; Rise       ; transmitter:transmitter_inst|cpl_cordic:cordic_inst|X[4][21]                                               ;
; 5.790 ; 5.974        ; 0.184          ; Low Pulse Width ; ad9866_clk ; Rise       ; transmitter:transmitter_inst|cpl_cordic:cordic_inst|X[4][22]                                               ;
; 5.791 ; 5.975        ; 0.184          ; Low Pulse Width ; ad9866_clk ; Rise       ; transmitter:transmitter_inst|cpl_cordic:cordic_inst|Y[3][11]                                               ;
; 5.791 ; 5.975        ; 0.184          ; Low Pulse Width ; ad9866_clk ; Rise       ; transmitter:transmitter_inst|cpl_cordic:cordic_inst|Y[3][12]                                               ;
; 5.791 ; 5.975        ; 0.184          ; Low Pulse Width ; ad9866_clk ; Rise       ; transmitter:transmitter_inst|cpl_cordic:cordic_inst|Y[3][13]                                               ;
; 5.791 ; 5.975        ; 0.184          ; Low Pulse Width ; ad9866_clk ; Rise       ; transmitter:transmitter_inst|cpl_cordic:cordic_inst|Y[3][14]                                               ;
; 5.791 ; 5.975        ; 0.184          ; Low Pulse Width ; ad9866_clk ; Rise       ; transmitter:transmitter_inst|cpl_cordic:cordic_inst|Y[3][15]                                               ;
; 5.791 ; 5.975        ; 0.184          ; Low Pulse Width ; ad9866_clk ; Rise       ; transmitter:transmitter_inst|cpl_cordic:cordic_inst|Y[3][16]                                               ;
; 5.791 ; 5.975        ; 0.184          ; Low Pulse Width ; ad9866_clk ; Rise       ; transmitter:transmitter_inst|cpl_cordic:cordic_inst|Y[3][17]                                               ;
; 5.791 ; 5.975        ; 0.184          ; Low Pulse Width ; ad9866_clk ; Rise       ; transmitter:transmitter_inst|cpl_cordic:cordic_inst|Y[3][18]                                               ;
; 5.791 ; 5.975        ; 0.184          ; Low Pulse Width ; ad9866_clk ; Rise       ; transmitter:transmitter_inst|cpl_cordic:cordic_inst|Y[3][19]                                               ;
; 5.791 ; 5.975        ; 0.184          ; Low Pulse Width ; ad9866_clk ; Rise       ; transmitter:transmitter_inst|cpl_cordic:cordic_inst|Y[3][20]                                               ;
; 5.791 ; 5.975        ; 0.184          ; Low Pulse Width ; ad9866_clk ; Rise       ; transmitter:transmitter_inst|cpl_cordic:cordic_inst|Y[3][21]                                               ;
; 5.791 ; 5.975        ; 0.184          ; Low Pulse Width ; ad9866_clk ; Rise       ; transmitter:transmitter_inst|cpl_cordic:cordic_inst|Y[3][22]                                               ;
; 5.792 ; 5.976        ; 0.184          ; Low Pulse Width ; ad9866_clk ; Rise       ; receiver:receiver_rx2_inst|cordic:cordic_inst|X[2][11]                                                     ;
; 5.792 ; 5.976        ; 0.184          ; Low Pulse Width ; ad9866_clk ; Rise       ; receiver:receiver_rx2_inst|cordic:cordic_inst|X[2][13]                                                     ;
; 5.794 ; 5.978        ; 0.184          ; Low Pulse Width ; ad9866_clk ; Rise       ; transmitter:transmitter_inst|cpl_cordic:cordic_inst|X[3][0]                                                ;
; 5.794 ; 5.978        ; 0.184          ; Low Pulse Width ; ad9866_clk ; Rise       ; transmitter:transmitter_inst|cpl_cordic:cordic_inst|X[3][10]                                               ;
; 5.794 ; 5.978        ; 0.184          ; Low Pulse Width ; ad9866_clk ; Rise       ; transmitter:transmitter_inst|cpl_cordic:cordic_inst|X[3][11]                                               ;
; 5.794 ; 5.978        ; 0.184          ; Low Pulse Width ; ad9866_clk ; Rise       ; transmitter:transmitter_inst|cpl_cordic:cordic_inst|X[3][12]                                               ;
; 5.794 ; 5.978        ; 0.184          ; Low Pulse Width ; ad9866_clk ; Rise       ; transmitter:transmitter_inst|cpl_cordic:cordic_inst|X[3][13]                                               ;
; 5.794 ; 5.978        ; 0.184          ; Low Pulse Width ; ad9866_clk ; Rise       ; transmitter:transmitter_inst|cpl_cordic:cordic_inst|X[3][14]                                               ;
; 5.794 ; 5.978        ; 0.184          ; Low Pulse Width ; ad9866_clk ; Rise       ; transmitter:transmitter_inst|cpl_cordic:cordic_inst|X[3][15]                                               ;
; 5.794 ; 5.978        ; 0.184          ; Low Pulse Width ; ad9866_clk ; Rise       ; transmitter:transmitter_inst|cpl_cordic:cordic_inst|X[3][16]                                               ;
; 5.794 ; 5.978        ; 0.184          ; Low Pulse Width ; ad9866_clk ; Rise       ; transmitter:transmitter_inst|cpl_cordic:cordic_inst|X[3][17]                                               ;
; 5.794 ; 5.978        ; 0.184          ; Low Pulse Width ; ad9866_clk ; Rise       ; transmitter:transmitter_inst|cpl_cordic:cordic_inst|X[3][18]                                               ;
; 5.794 ; 5.978        ; 0.184          ; Low Pulse Width ; ad9866_clk ; Rise       ; transmitter:transmitter_inst|cpl_cordic:cordic_inst|X[3][19]                                               ;
; 5.794 ; 5.978        ; 0.184          ; Low Pulse Width ; ad9866_clk ; Rise       ; transmitter:transmitter_inst|cpl_cordic:cordic_inst|X[3][1]                                                ;
; 5.794 ; 5.978        ; 0.184          ; Low Pulse Width ; ad9866_clk ; Rise       ; transmitter:transmitter_inst|cpl_cordic:cordic_inst|X[3][20]                                               ;
; 5.794 ; 5.978        ; 0.184          ; Low Pulse Width ; ad9866_clk ; Rise       ; transmitter:transmitter_inst|cpl_cordic:cordic_inst|X[3][21]                                               ;
; 5.794 ; 5.978        ; 0.184          ; Low Pulse Width ; ad9866_clk ; Rise       ; transmitter:transmitter_inst|cpl_cordic:cordic_inst|X[3][22]                                               ;
; 5.794 ; 5.978        ; 0.184          ; Low Pulse Width ; ad9866_clk ; Rise       ; transmitter:transmitter_inst|cpl_cordic:cordic_inst|X[3][2]                                                ;
; 5.794 ; 5.978        ; 0.184          ; Low Pulse Width ; ad9866_clk ; Rise       ; transmitter:transmitter_inst|cpl_cordic:cordic_inst|X[3][3]                                                ;
; 5.794 ; 5.978        ; 0.184          ; Low Pulse Width ; ad9866_clk ; Rise       ; transmitter:transmitter_inst|cpl_cordic:cordic_inst|X[3][4]                                                ;
; 5.794 ; 5.978        ; 0.184          ; Low Pulse Width ; ad9866_clk ; Rise       ; transmitter:transmitter_inst|cpl_cordic:cordic_inst|X[3][5]                                                ;
; 5.794 ; 5.978        ; 0.184          ; Low Pulse Width ; ad9866_clk ; Rise       ; transmitter:transmitter_inst|cpl_cordic:cordic_inst|X[3][6]                                                ;
; 5.794 ; 5.978        ; 0.184          ; Low Pulse Width ; ad9866_clk ; Rise       ; transmitter:transmitter_inst|cpl_cordic:cordic_inst|X[3][7]                                                ;
; 5.794 ; 5.978        ; 0.184          ; Low Pulse Width ; ad9866_clk ; Rise       ; transmitter:transmitter_inst|cpl_cordic:cordic_inst|X[3][8]                                                ;
; 5.794 ; 5.978        ; 0.184          ; Low Pulse Width ; ad9866_clk ; Rise       ; transmitter:transmitter_inst|cpl_cordic:cordic_inst|X[3][9]                                                ;
; 5.795 ; 5.979        ; 0.184          ; Low Pulse Width ; ad9866_clk ; Rise       ; receiver:receiver_inst|varcic:varcic_inst_Q1|cic_integrator:cic_stages[0].cic_integrator_inst|out_data[0]  ;
; 5.795 ; 5.979        ; 0.184          ; Low Pulse Width ; ad9866_clk ; Rise       ; receiver:receiver_inst|varcic:varcic_inst_Q1|cic_integrator:cic_stages[0].cic_integrator_inst|out_data[10] ;
; 5.795 ; 5.979        ; 0.184          ; Low Pulse Width ; ad9866_clk ; Rise       ; receiver:receiver_inst|varcic:varcic_inst_Q1|cic_integrator:cic_stages[0].cic_integrator_inst|out_data[1]  ;
; 5.795 ; 5.979        ; 0.184          ; Low Pulse Width ; ad9866_clk ; Rise       ; receiver:receiver_inst|varcic:varcic_inst_Q1|cic_integrator:cic_stages[0].cic_integrator_inst|out_data[2]  ;
+-------+--------------+----------------+-----------------+------------+------------+------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Minimum Pulse Width: 'ad9866_rxclk'                                     ;
+-------+--------------+----------------+-----------+--------------+------------+--------------+
; Slack ; Actual Width ; Required Width ; Type      ; Clock        ; Clock Edge ; Target       ;
+-------+--------------+----------------+-----------+--------------+------------+--------------+
; 3.106 ; 13.563       ; 10.457         ; Port Rate ; ad9866_rxclk ; Rise       ; ad9866_rxclk ;
+-------+--------------+----------------+-----------+--------------+------------+--------------+


+----------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Minimum Pulse Width: 'ad9866_txclk'                                     ;
+-------+--------------+----------------+-----------+--------------+------------+--------------+
; Slack ; Actual Width ; Required Width ; Type      ; Clock        ; Clock Edge ; Target       ;
+-------+--------------+----------------+-----------+--------------+------------+--------------+
; 3.106 ; 13.563       ; 10.457         ; Port Rate ; ad9866_txclk ; Rise       ; ad9866_txclk ;
+-------+--------------+----------------+-----------+--------------+------------+--------------+


+---------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Minimum Pulse Width: 'spi_sck'                                                                       ;
+--------+--------------+----------------+------------------+---------+------------+----------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock   ; Clock Edge ; Target                                 ;
+--------+--------------+----------------+------------------+---------+------------+----------------------------------------+
; 31.076 ; 31.292       ; 0.216          ; High Pulse Width ; spi_sck ; Fall       ; spi_slave:spi_slave_rx2_inst|treg[0]   ;
; 31.076 ; 31.292       ; 0.216          ; High Pulse Width ; spi_sck ; Fall       ; spi_slave:spi_slave_rx2_inst|treg[10]  ;
; 31.076 ; 31.292       ; 0.216          ; High Pulse Width ; spi_sck ; Fall       ; spi_slave:spi_slave_rx2_inst|treg[12]  ;
; 31.076 ; 31.292       ; 0.216          ; High Pulse Width ; spi_sck ; Fall       ; spi_slave:spi_slave_rx2_inst|treg[13]  ;
; 31.076 ; 31.292       ; 0.216          ; High Pulse Width ; spi_sck ; Fall       ; spi_slave:spi_slave_rx2_inst|treg[15]  ;
; 31.076 ; 31.292       ; 0.216          ; High Pulse Width ; spi_sck ; Fall       ; spi_slave:spi_slave_rx2_inst|treg[1]   ;
; 31.076 ; 31.292       ; 0.216          ; High Pulse Width ; spi_sck ; Fall       ; spi_slave:spi_slave_rx2_inst|treg[4]   ;
; 31.076 ; 31.292       ; 0.216          ; High Pulse Width ; spi_sck ; Fall       ; spi_slave:spi_slave_rx2_inst|treg[5]   ;
; 31.076 ; 31.292       ; 0.216          ; High Pulse Width ; spi_sck ; Fall       ; spi_slave:spi_slave_rx2_inst|treg[6]   ;
; 31.076 ; 31.292       ; 0.216          ; High Pulse Width ; spi_sck ; Fall       ; spi_slave:spi_slave_rx2_inst|treg[7]   ;
; 31.076 ; 31.292       ; 0.216          ; High Pulse Width ; spi_sck ; Fall       ; spi_slave:spi_slave_rx2_inst|treg[9]   ;
; 31.076 ; 31.292       ; 0.216          ; High Pulse Width ; spi_sck ; Fall       ; spi_slave:spi_slave_rx_inst|treg[0]    ;
; 31.076 ; 31.292       ; 0.216          ; High Pulse Width ; spi_sck ; Fall       ; spi_slave:spi_slave_rx_inst|treg[10]   ;
; 31.076 ; 31.292       ; 0.216          ; High Pulse Width ; spi_sck ; Fall       ; spi_slave:spi_slave_rx_inst|treg[11]   ;
; 31.076 ; 31.292       ; 0.216          ; High Pulse Width ; spi_sck ; Fall       ; spi_slave:spi_slave_rx_inst|treg[12]   ;
; 31.076 ; 31.292       ; 0.216          ; High Pulse Width ; spi_sck ; Fall       ; spi_slave:spi_slave_rx_inst|treg[13]   ;
; 31.076 ; 31.292       ; 0.216          ; High Pulse Width ; spi_sck ; Fall       ; spi_slave:spi_slave_rx_inst|treg[14]   ;
; 31.076 ; 31.292       ; 0.216          ; High Pulse Width ; spi_sck ; Fall       ; spi_slave:spi_slave_rx_inst|treg[15]   ;
; 31.076 ; 31.292       ; 0.216          ; High Pulse Width ; spi_sck ; Fall       ; spi_slave:spi_slave_rx_inst|treg[1]    ;
; 31.076 ; 31.292       ; 0.216          ; High Pulse Width ; spi_sck ; Fall       ; spi_slave:spi_slave_rx_inst|treg[2]    ;
; 31.076 ; 31.292       ; 0.216          ; High Pulse Width ; spi_sck ; Fall       ; spi_slave:spi_slave_rx_inst|treg[3]    ;
; 31.076 ; 31.292       ; 0.216          ; High Pulse Width ; spi_sck ; Fall       ; spi_slave:spi_slave_rx_inst|treg[4]    ;
; 31.076 ; 31.292       ; 0.216          ; High Pulse Width ; spi_sck ; Fall       ; spi_slave:spi_slave_rx_inst|treg[5]    ;
; 31.076 ; 31.292       ; 0.216          ; High Pulse Width ; spi_sck ; Fall       ; spi_slave:spi_slave_rx_inst|treg[6]    ;
; 31.076 ; 31.292       ; 0.216          ; High Pulse Width ; spi_sck ; Fall       ; spi_slave:spi_slave_rx_inst|treg[7]    ;
; 31.076 ; 31.292       ; 0.216          ; High Pulse Width ; spi_sck ; Fall       ; spi_slave:spi_slave_rx_inst|treg[8]    ;
; 31.076 ; 31.292       ; 0.216          ; High Pulse Width ; spi_sck ; Fall       ; spi_slave:spi_slave_rx_inst|treg[9]    ;
; 31.078 ; 31.294       ; 0.216          ; High Pulse Width ; spi_sck ; Fall       ; spi_slave:spi_slave_rx2_inst|treg[17]  ;
; 31.078 ; 31.294       ; 0.216          ; High Pulse Width ; spi_sck ; Fall       ; spi_slave:spi_slave_rx2_inst|treg[18]  ;
; 31.078 ; 31.294       ; 0.216          ; High Pulse Width ; spi_sck ; Fall       ; spi_slave:spi_slave_rx2_inst|treg[19]  ;
; 31.078 ; 31.294       ; 0.216          ; High Pulse Width ; spi_sck ; Fall       ; spi_slave:spi_slave_rx2_inst|treg[20]  ;
; 31.078 ; 31.294       ; 0.216          ; High Pulse Width ; spi_sck ; Fall       ; spi_slave:spi_slave_rx2_inst|treg[21]  ;
; 31.078 ; 31.294       ; 0.216          ; High Pulse Width ; spi_sck ; Fall       ; spi_slave:spi_slave_rx2_inst|treg[22]  ;
; 31.078 ; 31.294       ; 0.216          ; High Pulse Width ; spi_sck ; Fall       ; spi_slave:spi_slave_rx2_inst|treg[23]  ;
; 31.078 ; 31.294       ; 0.216          ; High Pulse Width ; spi_sck ; Fall       ; spi_slave:spi_slave_rx2_inst|treg[24]  ;
; 31.078 ; 31.294       ; 0.216          ; High Pulse Width ; spi_sck ; Fall       ; spi_slave:spi_slave_rx2_inst|treg[25]  ;
; 31.078 ; 31.294       ; 0.216          ; High Pulse Width ; spi_sck ; Fall       ; spi_slave:spi_slave_rx2_inst|treg[26]  ;
; 31.078 ; 31.294       ; 0.216          ; High Pulse Width ; spi_sck ; Fall       ; spi_slave:spi_slave_rx2_inst|treg[27]  ;
; 31.078 ; 31.294       ; 0.216          ; High Pulse Width ; spi_sck ; Fall       ; spi_slave:spi_slave_rx2_inst|treg[28]  ;
; 31.078 ; 31.294       ; 0.216          ; High Pulse Width ; spi_sck ; Fall       ; spi_slave:spi_slave_rx2_inst|treg[29]  ;
; 31.078 ; 31.294       ; 0.216          ; High Pulse Width ; spi_sck ; Fall       ; spi_slave:spi_slave_rx2_inst|treg[30]  ;
; 31.078 ; 31.294       ; 0.216          ; High Pulse Width ; spi_sck ; Fall       ; spi_slave:spi_slave_rx2_inst|treg[31]  ;
; 31.078 ; 31.294       ; 0.216          ; High Pulse Width ; spi_sck ; Fall       ; spi_slave:spi_slave_rx2_inst|treg[32]  ;
; 31.080 ; 31.296       ; 0.216          ; High Pulse Width ; spi_sck ; Fall       ; spi_slave:spi_slave_rx2_inst|treg[33]  ;
; 31.080 ; 31.296       ; 0.216          ; High Pulse Width ; spi_sck ; Fall       ; spi_slave:spi_slave_rx2_inst|treg[34]  ;
; 31.080 ; 31.296       ; 0.216          ; High Pulse Width ; spi_sck ; Fall       ; spi_slave:spi_slave_rx2_inst|treg[38]  ;
; 31.080 ; 31.296       ; 0.216          ; High Pulse Width ; spi_sck ; Fall       ; spi_slave:spi_slave_rx2_inst|treg[39]  ;
; 31.080 ; 31.296       ; 0.216          ; High Pulse Width ; spi_sck ; Fall       ; spi_slave:spi_slave_rx2_inst|treg[40]  ;
; 31.080 ; 31.296       ; 0.216          ; High Pulse Width ; spi_sck ; Fall       ; spi_slave:spi_slave_rx2_inst|treg[41]  ;
; 31.080 ; 31.296       ; 0.216          ; High Pulse Width ; spi_sck ; Fall       ; spi_slave:spi_slave_rx2_inst|treg[42]  ;
; 31.080 ; 31.296       ; 0.216          ; High Pulse Width ; spi_sck ; Fall       ; spi_slave:spi_slave_rx2_inst|treg[44]  ;
; 31.080 ; 31.296       ; 0.216          ; High Pulse Width ; spi_sck ; Fall       ; spi_slave:spi_slave_rx2_inst|treg[46]  ;
; 31.080 ; 31.296       ; 0.216          ; High Pulse Width ; spi_sck ; Fall       ; spi_slave:spi_slave_rx2_inst|treg[47]  ;
; 31.084 ; 31.300       ; 0.216          ; High Pulse Width ; spi_sck ; Fall       ; spi_slave:spi_slave_rx_inst|treg[16]   ;
; 31.084 ; 31.300       ; 0.216          ; High Pulse Width ; spi_sck ; Fall       ; spi_slave:spi_slave_rx_inst|treg[17]   ;
; 31.084 ; 31.300       ; 0.216          ; High Pulse Width ; spi_sck ; Fall       ; spi_slave:spi_slave_rx_inst|treg[18]   ;
; 31.084 ; 31.300       ; 0.216          ; High Pulse Width ; spi_sck ; Fall       ; spi_slave:spi_slave_rx_inst|treg[19]   ;
; 31.084 ; 31.300       ; 0.216          ; High Pulse Width ; spi_sck ; Fall       ; spi_slave:spi_slave_rx_inst|treg[20]   ;
; 31.084 ; 31.300       ; 0.216          ; High Pulse Width ; spi_sck ; Fall       ; spi_slave:spi_slave_rx_inst|treg[21]   ;
; 31.084 ; 31.300       ; 0.216          ; High Pulse Width ; spi_sck ; Fall       ; spi_slave:spi_slave_rx_inst|treg[22]   ;
; 31.084 ; 31.300       ; 0.216          ; High Pulse Width ; spi_sck ; Fall       ; spi_slave:spi_slave_rx_inst|treg[23]   ;
; 31.084 ; 31.300       ; 0.216          ; High Pulse Width ; spi_sck ; Fall       ; spi_slave:spi_slave_rx_inst|treg[24]   ;
; 31.084 ; 31.300       ; 0.216          ; High Pulse Width ; spi_sck ; Fall       ; spi_slave:spi_slave_rx_inst|treg[25]   ;
; 31.084 ; 31.300       ; 0.216          ; High Pulse Width ; spi_sck ; Fall       ; spi_slave:spi_slave_rx_inst|treg[26]   ;
; 31.084 ; 31.300       ; 0.216          ; High Pulse Width ; spi_sck ; Fall       ; spi_slave:spi_slave_rx_inst|treg[27]   ;
; 31.084 ; 31.300       ; 0.216          ; High Pulse Width ; spi_sck ; Fall       ; spi_slave:spi_slave_rx_inst|treg[28]   ;
; 31.084 ; 31.300       ; 0.216          ; High Pulse Width ; spi_sck ; Fall       ; spi_slave:spi_slave_rx_inst|treg[29]   ;
; 31.084 ; 31.300       ; 0.216          ; High Pulse Width ; spi_sck ; Fall       ; spi_slave:spi_slave_rx_inst|treg[30]   ;
; 31.084 ; 31.300       ; 0.216          ; High Pulse Width ; spi_sck ; Fall       ; spi_slave:spi_slave_rx_inst|treg[31]   ;
; 31.089 ; 31.305       ; 0.216          ; High Pulse Width ; spi_sck ; Fall       ; spi_slave:spi_slave_rx2_inst|treg[35]  ;
; 31.089 ; 31.305       ; 0.216          ; High Pulse Width ; spi_sck ; Fall       ; spi_slave:spi_slave_rx2_inst|treg[36]  ;
; 31.089 ; 31.305       ; 0.216          ; High Pulse Width ; spi_sck ; Fall       ; spi_slave:spi_slave_rx2_inst|treg[37]  ;
; 31.089 ; 31.305       ; 0.216          ; High Pulse Width ; spi_sck ; Fall       ; spi_slave:spi_slave_rx2_inst|treg[43]  ;
; 31.089 ; 31.305       ; 0.216          ; High Pulse Width ; spi_sck ; Fall       ; spi_slave:spi_slave_rx2_inst|treg[45]  ;
; 31.097 ; 31.313       ; 0.216          ; High Pulse Width ; spi_sck ; Fall       ; spi_slave:spi_slave_rx2_inst|treg[11]  ;
; 31.097 ; 31.313       ; 0.216          ; High Pulse Width ; spi_sck ; Fall       ; spi_slave:spi_slave_rx2_inst|treg[14]  ;
; 31.097 ; 31.313       ; 0.216          ; High Pulse Width ; spi_sck ; Fall       ; spi_slave:spi_slave_rx2_inst|treg[16]  ;
; 31.097 ; 31.313       ; 0.216          ; High Pulse Width ; spi_sck ; Fall       ; spi_slave:spi_slave_rx2_inst|treg[2]   ;
; 31.097 ; 31.313       ; 0.216          ; High Pulse Width ; spi_sck ; Fall       ; spi_slave:spi_slave_rx2_inst|treg[3]   ;
; 31.097 ; 31.313       ; 0.216          ; High Pulse Width ; spi_sck ; Fall       ; spi_slave:spi_slave_rx2_inst|treg[8]   ;
; 31.119 ; 31.335       ; 0.216          ; High Pulse Width ; spi_sck ; Fall       ; spi_slave:spi_slave_rx_inst|treg[32]   ;
; 31.119 ; 31.335       ; 0.216          ; High Pulse Width ; spi_sck ; Fall       ; spi_slave:spi_slave_rx_inst|treg[33]   ;
; 31.119 ; 31.335       ; 0.216          ; High Pulse Width ; spi_sck ; Fall       ; spi_slave:spi_slave_rx_inst|treg[34]   ;
; 31.119 ; 31.335       ; 0.216          ; High Pulse Width ; spi_sck ; Fall       ; spi_slave:spi_slave_rx_inst|treg[35]   ;
; 31.119 ; 31.335       ; 0.216          ; High Pulse Width ; spi_sck ; Fall       ; spi_slave:spi_slave_rx_inst|treg[36]   ;
; 31.119 ; 31.335       ; 0.216          ; High Pulse Width ; spi_sck ; Fall       ; spi_slave:spi_slave_rx_inst|treg[37]   ;
; 31.119 ; 31.335       ; 0.216          ; High Pulse Width ; spi_sck ; Fall       ; spi_slave:spi_slave_rx_inst|treg[38]   ;
; 31.119 ; 31.335       ; 0.216          ; High Pulse Width ; spi_sck ; Fall       ; spi_slave:spi_slave_rx_inst|treg[39]   ;
; 31.119 ; 31.335       ; 0.216          ; High Pulse Width ; spi_sck ; Fall       ; spi_slave:spi_slave_rx_inst|treg[40]   ;
; 31.119 ; 31.335       ; 0.216          ; High Pulse Width ; spi_sck ; Fall       ; spi_slave:spi_slave_rx_inst|treg[41]   ;
; 31.119 ; 31.335       ; 0.216          ; High Pulse Width ; spi_sck ; Fall       ; spi_slave:spi_slave_rx_inst|treg[42]   ;
; 31.119 ; 31.335       ; 0.216          ; High Pulse Width ; spi_sck ; Fall       ; spi_slave:spi_slave_rx_inst|treg[43]   ;
; 31.119 ; 31.335       ; 0.216          ; High Pulse Width ; spi_sck ; Fall       ; spi_slave:spi_slave_rx_inst|treg[44]   ;
; 31.119 ; 31.335       ; 0.216          ; High Pulse Width ; spi_sck ; Fall       ; spi_slave:spi_slave_rx_inst|treg[45]   ;
; 31.119 ; 31.335       ; 0.216          ; High Pulse Width ; spi_sck ; Fall       ; spi_slave:spi_slave_rx_inst|treg[46]   ;
; 31.119 ; 31.335       ; 0.216          ; High Pulse Width ; spi_sck ; Fall       ; spi_slave:spi_slave_rx_inst|treg[47]   ;
; 31.144 ; 31.328       ; 0.184          ; Low Pulse Width  ; spi_sck ; Rise       ; spi_slave:spi_slave_rx_inst|done       ;
; 31.152 ; 31.336       ; 0.184          ; Low Pulse Width  ; spi_sck ; Rise       ; spi_slave:spi_slave_rx2_inst|rdata[16] ;
; 31.153 ; 31.337       ; 0.184          ; Low Pulse Width  ; spi_sck ; Rise       ; spi_slave:spi_slave_rx_inst|rdata[12]  ;
; 31.153 ; 31.337       ; 0.184          ; Low Pulse Width  ; spi_sck ; Rise       ; spi_slave:spi_slave_rx_inst|rdata[13]  ;
+--------+--------------+----------------+------------------+---------+------------+----------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Minimum Pulse Width: 'clk_10mhz'                                                                                  ;
+--------+--------------+----------------+-----------------+-----------+------------+----------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type            ; Clock     ; Clock Edge ; Target                                             ;
+--------+--------------+----------------+-----------------+-----------+------------+----------------------------------------------------+
; 49.270 ; 49.454       ; 0.184          ; Low Pulse Width ; clk_10mhz ; Rise       ; ad9866:ad9866_inst|dut2_data[0]                    ;
; 49.270 ; 49.454       ; 0.184          ; Low Pulse Width ; clk_10mhz ; Rise       ; ad9866:ad9866_inst|dut2_data[11]                   ;
; 49.270 ; 49.454       ; 0.184          ; Low Pulse Width ; clk_10mhz ; Rise       ; ad9866:ad9866_inst|dut2_data[1]                    ;
; 49.270 ; 49.454       ; 0.184          ; Low Pulse Width ; clk_10mhz ; Rise       ; ad9866:ad9866_inst|dut2_data[2]                    ;
; 49.270 ; 49.454       ; 0.184          ; Low Pulse Width ; clk_10mhz ; Rise       ; ad9866:ad9866_inst|dut2_data[3]                    ;
; 49.270 ; 49.454       ; 0.184          ; Low Pulse Width ; clk_10mhz ; Rise       ; ad9866:ad9866_inst|dut2_data[4]                    ;
; 49.270 ; 49.454       ; 0.184          ; Low Pulse Width ; clk_10mhz ; Rise       ; ad9866:ad9866_inst|dut2_data[5]                    ;
; 49.270 ; 49.454       ; 0.184          ; Low Pulse Width ; clk_10mhz ; Rise       ; ad9866:ad9866_inst|dut2_state.1                    ;
; 49.270 ; 49.454       ; 0.184          ; Low Pulse Width ; clk_10mhz ; Rise       ; ad9866:ad9866_inst|sen_n                           ;
; 49.270 ; 49.454       ; 0.184          ; Low Pulse Width ; clk_10mhz ; Rise       ; counter[0]                                         ;
; 49.270 ; 49.454       ; 0.184          ; Low Pulse Width ; clk_10mhz ; Rise       ; counter[10]                                        ;
; 49.270 ; 49.454       ; 0.184          ; Low Pulse Width ; clk_10mhz ; Rise       ; counter[11]                                        ;
; 49.270 ; 49.454       ; 0.184          ; Low Pulse Width ; clk_10mhz ; Rise       ; counter[12]                                        ;
; 49.270 ; 49.454       ; 0.184          ; Low Pulse Width ; clk_10mhz ; Rise       ; counter[13]                                        ;
; 49.270 ; 49.454       ; 0.184          ; Low Pulse Width ; clk_10mhz ; Rise       ; counter[14]                                        ;
; 49.270 ; 49.454       ; 0.184          ; Low Pulse Width ; clk_10mhz ; Rise       ; counter[15]                                        ;
; 49.270 ; 49.454       ; 0.184          ; Low Pulse Width ; clk_10mhz ; Rise       ; counter[16]                                        ;
; 49.270 ; 49.454       ; 0.184          ; Low Pulse Width ; clk_10mhz ; Rise       ; counter[17]                                        ;
; 49.270 ; 49.454       ; 0.184          ; Low Pulse Width ; clk_10mhz ; Rise       ; counter[18]                                        ;
; 49.270 ; 49.454       ; 0.184          ; Low Pulse Width ; clk_10mhz ; Rise       ; counter[19]                                        ;
; 49.270 ; 49.454       ; 0.184          ; Low Pulse Width ; clk_10mhz ; Rise       ; counter[1]                                         ;
; 49.270 ; 49.454       ; 0.184          ; Low Pulse Width ; clk_10mhz ; Rise       ; counter[20]                                        ;
; 49.270 ; 49.454       ; 0.184          ; Low Pulse Width ; clk_10mhz ; Rise       ; counter[21]                                        ;
; 49.270 ; 49.454       ; 0.184          ; Low Pulse Width ; clk_10mhz ; Rise       ; counter[22]                                        ;
; 49.270 ; 49.454       ; 0.184          ; Low Pulse Width ; clk_10mhz ; Rise       ; counter[23]                                        ;
; 49.270 ; 49.454       ; 0.184          ; Low Pulse Width ; clk_10mhz ; Rise       ; counter[2]                                         ;
; 49.270 ; 49.454       ; 0.184          ; Low Pulse Width ; clk_10mhz ; Rise       ; counter[3]                                         ;
; 49.270 ; 49.454       ; 0.184          ; Low Pulse Width ; clk_10mhz ; Rise       ; counter[4]                                         ;
; 49.270 ; 49.454       ; 0.184          ; Low Pulse Width ; clk_10mhz ; Rise       ; counter[5]                                         ;
; 49.270 ; 49.454       ; 0.184          ; Low Pulse Width ; clk_10mhz ; Rise       ; counter[6]                                         ;
; 49.270 ; 49.454       ; 0.184          ; Low Pulse Width ; clk_10mhz ; Rise       ; counter[7]                                         ;
; 49.270 ; 49.454       ; 0.184          ; Low Pulse Width ; clk_10mhz ; Rise       ; counter[8]                                         ;
; 49.270 ; 49.454       ; 0.184          ; Low Pulse Width ; clk_10mhz ; Rise       ; counter[9]                                         ;
; 49.270 ; 49.454       ; 0.184          ; Low Pulse Width ; clk_10mhz ; Rise       ; filter:filter_inst|selected_filter[1]              ;
; 49.270 ; 49.454       ; 0.184          ; Low Pulse Width ; clk_10mhz ; Rise       ; filter:filter_inst|selected_filter[4]              ;
; 49.270 ; 49.454       ; 0.184          ; Low Pulse Width ; clk_10mhz ; Rise       ; filter:filter_inst|selected_filter[5]              ;
; 49.270 ; 49.454       ; 0.184          ; Low Pulse Width ; clk_10mhz ; Rise       ; filter:filter_inst|selected_filter[6]              ;
; 49.270 ; 49.454       ; 0.184          ; Low Pulse Width ; clk_10mhz ; Rise       ; prev_gain[0]                                       ;
; 49.270 ; 49.454       ; 0.184          ; Low Pulse Width ; clk_10mhz ; Rise       ; prev_gain[1]                                       ;
; 49.270 ; 49.454       ; 0.184          ; Low Pulse Width ; clk_10mhz ; Rise       ; prev_gain[2]                                       ;
; 49.270 ; 49.454       ; 0.184          ; Low Pulse Width ; clk_10mhz ; Rise       ; prev_gain[3]                                       ;
; 49.270 ; 49.454       ; 0.184          ; Low Pulse Width ; clk_10mhz ; Rise       ; prev_gain[4]                                       ;
; 49.270 ; 49.454       ; 0.184          ; Low Pulse Width ; clk_10mhz ; Rise       ; prev_gain[5]                                       ;
; 49.270 ; 49.454       ; 0.184          ; Low Pulse Width ; clk_10mhz ; Rise       ; reset_handler:reset_handler_inst|reset             ;
; 49.270 ; 49.454       ; 0.184          ; Low Pulse Width ; clk_10mhz ; Rise       ; reset_handler:reset_handler_inst|reset_counter[0]  ;
; 49.270 ; 49.454       ; 0.184          ; Low Pulse Width ; clk_10mhz ; Rise       ; reset_handler:reset_handler_inst|reset_counter[10] ;
; 49.270 ; 49.454       ; 0.184          ; Low Pulse Width ; clk_10mhz ; Rise       ; reset_handler:reset_handler_inst|reset_counter[11] ;
; 49.270 ; 49.454       ; 0.184          ; Low Pulse Width ; clk_10mhz ; Rise       ; reset_handler:reset_handler_inst|reset_counter[12] ;
; 49.270 ; 49.454       ; 0.184          ; Low Pulse Width ; clk_10mhz ; Rise       ; reset_handler:reset_handler_inst|reset_counter[13] ;
; 49.270 ; 49.454       ; 0.184          ; Low Pulse Width ; clk_10mhz ; Rise       ; reset_handler:reset_handler_inst|reset_counter[14] ;
; 49.270 ; 49.454       ; 0.184          ; Low Pulse Width ; clk_10mhz ; Rise       ; reset_handler:reset_handler_inst|reset_counter[15] ;
; 49.270 ; 49.454       ; 0.184          ; Low Pulse Width ; clk_10mhz ; Rise       ; reset_handler:reset_handler_inst|reset_counter[16] ;
; 49.270 ; 49.454       ; 0.184          ; Low Pulse Width ; clk_10mhz ; Rise       ; reset_handler:reset_handler_inst|reset_counter[17] ;
; 49.270 ; 49.454       ; 0.184          ; Low Pulse Width ; clk_10mhz ; Rise       ; reset_handler:reset_handler_inst|reset_counter[18] ;
; 49.270 ; 49.454       ; 0.184          ; Low Pulse Width ; clk_10mhz ; Rise       ; reset_handler:reset_handler_inst|reset_counter[19] ;
; 49.270 ; 49.454       ; 0.184          ; Low Pulse Width ; clk_10mhz ; Rise       ; reset_handler:reset_handler_inst|reset_counter[1]  ;
; 49.270 ; 49.454       ; 0.184          ; Low Pulse Width ; clk_10mhz ; Rise       ; reset_handler:reset_handler_inst|reset_counter[20] ;
; 49.270 ; 49.454       ; 0.184          ; Low Pulse Width ; clk_10mhz ; Rise       ; reset_handler:reset_handler_inst|reset_counter[21] ;
; 49.270 ; 49.454       ; 0.184          ; Low Pulse Width ; clk_10mhz ; Rise       ; reset_handler:reset_handler_inst|reset_counter[22] ;
; 49.270 ; 49.454       ; 0.184          ; Low Pulse Width ; clk_10mhz ; Rise       ; reset_handler:reset_handler_inst|reset_counter[23] ;
; 49.270 ; 49.454       ; 0.184          ; Low Pulse Width ; clk_10mhz ; Rise       ; reset_handler:reset_handler_inst|reset_counter[2]  ;
; 49.270 ; 49.454       ; 0.184          ; Low Pulse Width ; clk_10mhz ; Rise       ; reset_handler:reset_handler_inst|reset_counter[3]  ;
; 49.270 ; 49.454       ; 0.184          ; Low Pulse Width ; clk_10mhz ; Rise       ; reset_handler:reset_handler_inst|reset_counter[4]  ;
; 49.270 ; 49.454       ; 0.184          ; Low Pulse Width ; clk_10mhz ; Rise       ; reset_handler:reset_handler_inst|reset_counter[5]  ;
; 49.270 ; 49.454       ; 0.184          ; Low Pulse Width ; clk_10mhz ; Rise       ; reset_handler:reset_handler_inst|reset_counter[6]  ;
; 49.270 ; 49.454       ; 0.184          ; Low Pulse Width ; clk_10mhz ; Rise       ; reset_handler:reset_handler_inst|reset_counter[7]  ;
; 49.270 ; 49.454       ; 0.184          ; Low Pulse Width ; clk_10mhz ; Rise       ; reset_handler:reset_handler_inst|reset_counter[8]  ;
; 49.270 ; 49.454       ; 0.184          ; Low Pulse Width ; clk_10mhz ; Rise       ; reset_handler:reset_handler_inst|reset_counter[9]  ;
; 49.271 ; 49.455       ; 0.184          ; Low Pulse Width ; clk_10mhz ; Rise       ; ad9866:ad9866_inst|dut1_pc[0]                      ;
; 49.271 ; 49.455       ; 0.184          ; Low Pulse Width ; clk_10mhz ; Rise       ; ad9866:ad9866_inst|dut1_pc[1]                      ;
; 49.271 ; 49.455       ; 0.184          ; Low Pulse Width ; clk_10mhz ; Rise       ; ad9866:ad9866_inst|dut1_pc[2]                      ;
; 49.271 ; 49.455       ; 0.184          ; Low Pulse Width ; clk_10mhz ; Rise       ; ad9866:ad9866_inst|dut1_pc[3]                      ;
; 49.271 ; 49.455       ; 0.184          ; Low Pulse Width ; clk_10mhz ; Rise       ; ad9866:ad9866_inst|dut1_pc[4]                      ;
; 49.271 ; 49.455       ; 0.184          ; Low Pulse Width ; clk_10mhz ; Rise       ; ad9866:ad9866_inst|dut1_pc[5]                      ;
; 49.271 ; 49.455       ; 0.184          ; Low Pulse Width ; clk_10mhz ; Rise       ; ad9866:ad9866_inst|dut2_bitcount[0]                ;
; 49.271 ; 49.455       ; 0.184          ; Low Pulse Width ; clk_10mhz ; Rise       ; ad9866:ad9866_inst|dut2_bitcount[1]                ;
; 49.271 ; 49.455       ; 0.184          ; Low Pulse Width ; clk_10mhz ; Rise       ; ad9866:ad9866_inst|dut2_bitcount[2]                ;
; 49.271 ; 49.455       ; 0.184          ; Low Pulse Width ; clk_10mhz ; Rise       ; ad9866:ad9866_inst|dut2_bitcount[3]                ;
; 49.271 ; 49.455       ; 0.184          ; Low Pulse Width ; clk_10mhz ; Rise       ; ad9866:ad9866_inst|dut2_data[10]                   ;
; 49.271 ; 49.455       ; 0.184          ; Low Pulse Width ; clk_10mhz ; Rise       ; ad9866:ad9866_inst|dut2_data[12]                   ;
; 49.271 ; 49.455       ; 0.184          ; Low Pulse Width ; clk_10mhz ; Rise       ; ad9866:ad9866_inst|dut2_data[13]                   ;
; 49.271 ; 49.455       ; 0.184          ; Low Pulse Width ; clk_10mhz ; Rise       ; ad9866:ad9866_inst|dut2_data[14]                   ;
; 49.271 ; 49.455       ; 0.184          ; Low Pulse Width ; clk_10mhz ; Rise       ; ad9866:ad9866_inst|dut2_data[15]                   ;
; 49.271 ; 49.455       ; 0.184          ; Low Pulse Width ; clk_10mhz ; Rise       ; ad9866:ad9866_inst|dut2_data[6]                    ;
; 49.271 ; 49.455       ; 0.184          ; Low Pulse Width ; clk_10mhz ; Rise       ; ad9866:ad9866_inst|dut2_data[7]                    ;
; 49.271 ; 49.455       ; 0.184          ; Low Pulse Width ; clk_10mhz ; Rise       ; ad9866:ad9866_inst|dut2_data[8]                    ;
; 49.271 ; 49.455       ; 0.184          ; Low Pulse Width ; clk_10mhz ; Rise       ; ad9866:ad9866_inst|dut2_data[9]                    ;
; 49.271 ; 49.455       ; 0.184          ; Low Pulse Width ; clk_10mhz ; Rise       ; ad9866:ad9866_inst|sclk                            ;
; 49.271 ; 49.455       ; 0.184          ; Low Pulse Width ; clk_10mhz ; Rise       ; filter:filter_inst|selected_filter[0]              ;
; 49.271 ; 49.455       ; 0.184          ; Low Pulse Width ; clk_10mhz ; Rise       ; filter:filter_inst|selected_filter[2]              ;
; 49.271 ; 49.455       ; 0.184          ; Low Pulse Width ; clk_10mhz ; Rise       ; filter:filter_inst|selected_filter[3]              ;
; 49.447 ; 49.447       ; 0.000          ; Low Pulse Width ; clk_10mhz ; Rise       ; clk_10mhz~input|o                                  ;
; 49.449 ; 49.449       ; 0.000          ; Low Pulse Width ; clk_10mhz ; Rise       ; counter[0]|clk                                     ;
; 49.449 ; 49.449       ; 0.000          ; Low Pulse Width ; clk_10mhz ; Rise       ; counter[10]|clk                                    ;
; 49.449 ; 49.449       ; 0.000          ; Low Pulse Width ; clk_10mhz ; Rise       ; counter[11]|clk                                    ;
; 49.449 ; 49.449       ; 0.000          ; Low Pulse Width ; clk_10mhz ; Rise       ; counter[1]|clk                                     ;
; 49.449 ; 49.449       ; 0.000          ; Low Pulse Width ; clk_10mhz ; Rise       ; counter[2]|clk                                     ;
; 49.449 ; 49.449       ; 0.000          ; Low Pulse Width ; clk_10mhz ; Rise       ; counter[3]|clk                                     ;
; 49.449 ; 49.449       ; 0.000          ; Low Pulse Width ; clk_10mhz ; Rise       ; counter[4]|clk                                     ;
; 49.449 ; 49.449       ; 0.000          ; Low Pulse Width ; clk_10mhz ; Rise       ; counter[5]|clk                                     ;
+--------+--------------+----------------+-----------------+-----------+------------+----------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Minimum Pulse Width: 'spi_ce0'                                                                                                                                                                  ;
+----------+--------------+----------------+------------------+---------+------------+---------------------------------------------------------------------------------------------------------------------------------+
; Slack    ; Actual Width ; Required Width ; Type             ; Clock   ; Clock Edge ; Target                                                                                                                          ;
+----------+--------------+----------------+------------------+---------+------------+---------------------------------------------------------------------------------------------------------------------------------+
; 1249.114 ; 1249.344     ; 0.230          ; High Pulse Width ; spi_ce0 ; Fall       ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|altsyncram_vi31:fifo_ram|ram_block7a30~portb_address_reg0 ;
; 1249.116 ; 1249.346     ; 0.230          ; High Pulse Width ; spi_ce0 ; Fall       ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|altsyncram_vi31:fifo_ram|q_b[30]                          ;
; 1249.116 ; 1249.346     ; 0.230          ; High Pulse Width ; spi_ce0 ; Fall       ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|altsyncram_vi31:fifo_ram|q_b[31]                          ;
; 1249.116 ; 1249.346     ; 0.230          ; High Pulse Width ; spi_ce0 ; Fall       ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|altsyncram_vi31:fifo_ram|q_b[32]                          ;
; 1249.116 ; 1249.346     ; 0.230          ; High Pulse Width ; spi_ce0 ; Fall       ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|altsyncram_vi31:fifo_ram|q_b[33]                          ;
; 1249.116 ; 1249.346     ; 0.230          ; High Pulse Width ; spi_ce0 ; Fall       ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|altsyncram_vi31:fifo_ram|q_b[34]                          ;
; 1249.116 ; 1249.346     ; 0.230          ; High Pulse Width ; spi_ce0 ; Fall       ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|altsyncram_vi31:fifo_ram|q_b[35]                          ;
; 1249.116 ; 1249.346     ; 0.230          ; High Pulse Width ; spi_ce0 ; Fall       ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|altsyncram_vi31:fifo_ram|q_b[36]                          ;
; 1249.116 ; 1249.346     ; 0.230          ; High Pulse Width ; spi_ce0 ; Fall       ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|altsyncram_vi31:fifo_ram|q_b[37]                          ;
; 1249.116 ; 1249.346     ; 0.230          ; High Pulse Width ; spi_ce0 ; Fall       ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|altsyncram_vi31:fifo_ram|q_b[38]                          ;
; 1249.116 ; 1249.346     ; 0.230          ; High Pulse Width ; spi_ce0 ; Fall       ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|altsyncram_vi31:fifo_ram|q_b[39]                          ;
; 1249.116 ; 1249.346     ; 0.230          ; High Pulse Width ; spi_ce0 ; Fall       ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|altsyncram_vi31:fifo_ram|q_b[40]                          ;
; 1249.116 ; 1249.346     ; 0.230          ; High Pulse Width ; spi_ce0 ; Fall       ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|altsyncram_vi31:fifo_ram|q_b[41]                          ;
; 1249.116 ; 1249.346     ; 0.230          ; High Pulse Width ; spi_ce0 ; Fall       ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|altsyncram_vi31:fifo_ram|q_b[42]                          ;
; 1249.116 ; 1249.346     ; 0.230          ; High Pulse Width ; spi_ce0 ; Fall       ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|altsyncram_vi31:fifo_ram|q_b[43]                          ;
; 1249.116 ; 1249.346     ; 0.230          ; High Pulse Width ; spi_ce0 ; Fall       ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|altsyncram_vi31:fifo_ram|q_b[44]                          ;
; 1249.116 ; 1249.346     ; 0.230          ; High Pulse Width ; spi_ce0 ; Fall       ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|altsyncram_vi31:fifo_ram|q_b[45]                          ;
; 1249.116 ; 1249.346     ; 0.230          ; High Pulse Width ; spi_ce0 ; Fall       ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|altsyncram_vi31:fifo_ram|q_b[46]                          ;
; 1249.116 ; 1249.346     ; 0.230          ; High Pulse Width ; spi_ce0 ; Fall       ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|altsyncram_vi31:fifo_ram|q_b[47]                          ;
; 1249.120 ; 1249.350     ; 0.230          ; High Pulse Width ; spi_ce0 ; Fall       ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|altsyncram_vi31:fifo_ram|ram_block7a12~portb_address_reg0 ;
; 1249.120 ; 1249.350     ; 0.230          ; High Pulse Width ; spi_ce0 ; Fall       ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|altsyncram_3l31:fifo_ram|ram_block3a16~porta_address_reg0 ;
; 1249.120 ; 1249.350     ; 0.230          ; High Pulse Width ; spi_ce0 ; Fall       ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|altsyncram_3l31:fifo_ram|ram_block3a16~porta_datain_reg0  ;
; 1249.120 ; 1249.350     ; 0.230          ; High Pulse Width ; spi_ce0 ; Fall       ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|altsyncram_3l31:fifo_ram|ram_block3a16~porta_we_reg       ;
; 1249.120 ; 1249.350     ; 0.230          ; High Pulse Width ; spi_ce0 ; Fall       ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|altsyncram_3l31:fifo_ram|ram_block3a8~porta_address_reg0  ;
; 1249.120 ; 1249.350     ; 0.230          ; High Pulse Width ; spi_ce0 ; Fall       ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|altsyncram_3l31:fifo_ram|ram_block3a8~porta_datain_reg0   ;
; 1249.120 ; 1249.350     ; 0.230          ; High Pulse Width ; spi_ce0 ; Fall       ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|altsyncram_3l31:fifo_ram|ram_block3a8~porta_we_reg        ;
; 1249.122 ; 1249.352     ; 0.230          ; High Pulse Width ; spi_ce0 ; Fall       ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|altsyncram_vi31:fifo_ram|q_b[12]                          ;
; 1249.122 ; 1249.352     ; 0.230          ; High Pulse Width ; spi_ce0 ; Fall       ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|altsyncram_vi31:fifo_ram|q_b[13]                          ;
; 1249.122 ; 1249.352     ; 0.230          ; High Pulse Width ; spi_ce0 ; Fall       ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|altsyncram_vi31:fifo_ram|q_b[14]                          ;
; 1249.122 ; 1249.352     ; 0.230          ; High Pulse Width ; spi_ce0 ; Fall       ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|altsyncram_vi31:fifo_ram|q_b[15]                          ;
; 1249.122 ; 1249.352     ; 0.230          ; High Pulse Width ; spi_ce0 ; Fall       ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|altsyncram_vi31:fifo_ram|q_b[16]                          ;
; 1249.122 ; 1249.352     ; 0.230          ; High Pulse Width ; spi_ce0 ; Fall       ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|altsyncram_vi31:fifo_ram|q_b[17]                          ;
; 1249.122 ; 1249.352     ; 0.230          ; High Pulse Width ; spi_ce0 ; Fall       ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|altsyncram_vi31:fifo_ram|q_b[18]                          ;
; 1249.122 ; 1249.352     ; 0.230          ; High Pulse Width ; spi_ce0 ; Fall       ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|altsyncram_vi31:fifo_ram|q_b[19]                          ;
; 1249.122 ; 1249.352     ; 0.230          ; High Pulse Width ; spi_ce0 ; Fall       ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|altsyncram_vi31:fifo_ram|q_b[20]                          ;
; 1249.122 ; 1249.352     ; 0.230          ; High Pulse Width ; spi_ce0 ; Fall       ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|altsyncram_vi31:fifo_ram|q_b[21]                          ;
; 1249.122 ; 1249.352     ; 0.230          ; High Pulse Width ; spi_ce0 ; Fall       ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|altsyncram_vi31:fifo_ram|q_b[22]                          ;
; 1249.122 ; 1249.352     ; 0.230          ; High Pulse Width ; spi_ce0 ; Fall       ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|altsyncram_vi31:fifo_ram|q_b[23]                          ;
; 1249.122 ; 1249.352     ; 0.230          ; High Pulse Width ; spi_ce0 ; Fall       ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|altsyncram_vi31:fifo_ram|q_b[24]                          ;
; 1249.122 ; 1249.352     ; 0.230          ; High Pulse Width ; spi_ce0 ; Fall       ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|altsyncram_vi31:fifo_ram|q_b[25]                          ;
; 1249.122 ; 1249.352     ; 0.230          ; High Pulse Width ; spi_ce0 ; Fall       ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|altsyncram_vi31:fifo_ram|q_b[26]                          ;
; 1249.122 ; 1249.352     ; 0.230          ; High Pulse Width ; spi_ce0 ; Fall       ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|altsyncram_vi31:fifo_ram|q_b[27]                          ;
; 1249.122 ; 1249.352     ; 0.230          ; High Pulse Width ; spi_ce0 ; Fall       ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|altsyncram_vi31:fifo_ram|q_b[28]                          ;
; 1249.122 ; 1249.352     ; 0.230          ; High Pulse Width ; spi_ce0 ; Fall       ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|altsyncram_vi31:fifo_ram|q_b[29]                          ;
; 1249.129 ; 1249.359     ; 0.230          ; High Pulse Width ; spi_ce0 ; Fall       ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|altsyncram_vi31:fifo_ram|ram_block7a0~portb_address_reg0  ;
; 1249.131 ; 1249.361     ; 0.230          ; High Pulse Width ; spi_ce0 ; Fall       ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|altsyncram_vi31:fifo_ram|q_b[0]                           ;
; 1249.131 ; 1249.361     ; 0.230          ; High Pulse Width ; spi_ce0 ; Fall       ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|altsyncram_vi31:fifo_ram|q_b[10]                          ;
; 1249.131 ; 1249.361     ; 0.230          ; High Pulse Width ; spi_ce0 ; Fall       ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|altsyncram_vi31:fifo_ram|q_b[11]                          ;
; 1249.131 ; 1249.361     ; 0.230          ; High Pulse Width ; spi_ce0 ; Fall       ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|altsyncram_vi31:fifo_ram|q_b[1]                           ;
; 1249.131 ; 1249.361     ; 0.230          ; High Pulse Width ; spi_ce0 ; Fall       ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|altsyncram_vi31:fifo_ram|q_b[2]                           ;
; 1249.131 ; 1249.361     ; 0.230          ; High Pulse Width ; spi_ce0 ; Fall       ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|altsyncram_vi31:fifo_ram|q_b[3]                           ;
; 1249.131 ; 1249.361     ; 0.230          ; High Pulse Width ; spi_ce0 ; Fall       ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|altsyncram_vi31:fifo_ram|q_b[4]                           ;
; 1249.131 ; 1249.361     ; 0.230          ; High Pulse Width ; spi_ce0 ; Fall       ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|altsyncram_vi31:fifo_ram|q_b[5]                           ;
; 1249.131 ; 1249.361     ; 0.230          ; High Pulse Width ; spi_ce0 ; Fall       ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|altsyncram_vi31:fifo_ram|q_b[6]                           ;
; 1249.131 ; 1249.361     ; 0.230          ; High Pulse Width ; spi_ce0 ; Fall       ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|altsyncram_vi31:fifo_ram|q_b[7]                           ;
; 1249.131 ; 1249.361     ; 0.230          ; High Pulse Width ; spi_ce0 ; Fall       ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|altsyncram_vi31:fifo_ram|q_b[8]                           ;
; 1249.131 ; 1249.361     ; 0.230          ; High Pulse Width ; spi_ce0 ; Fall       ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|altsyncram_vi31:fifo_ram|q_b[9]                           ;
; 1249.131 ; 1249.347     ; 0.216          ; High Pulse Width ; spi_ce0 ; Fall       ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|wrptr_g[9]                                                ;
; 1249.135 ; 1249.365     ; 0.230          ; High Pulse Width ; spi_ce0 ; Fall       ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|altsyncram_3l31:fifo_ram|ram_block3a20~porta_address_reg0 ;
; 1249.135 ; 1249.365     ; 0.230          ; High Pulse Width ; spi_ce0 ; Fall       ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|altsyncram_3l31:fifo_ram|ram_block3a20~porta_datain_reg0  ;
; 1249.135 ; 1249.365     ; 0.230          ; High Pulse Width ; spi_ce0 ; Fall       ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|altsyncram_3l31:fifo_ram|ram_block3a20~porta_we_reg       ;
; 1249.136 ; 1249.366     ; 0.230          ; High Pulse Width ; spi_ce0 ; Fall       ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|altsyncram_3l31:fifo_ram|ram_block3a4~porta_address_reg0  ;
; 1249.136 ; 1249.366     ; 0.230          ; High Pulse Width ; spi_ce0 ; Fall       ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|altsyncram_3l31:fifo_ram|ram_block3a4~porta_datain_reg0   ;
; 1249.136 ; 1249.366     ; 0.230          ; High Pulse Width ; spi_ce0 ; Fall       ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|altsyncram_3l31:fifo_ram|ram_block3a4~porta_we_reg        ;
; 1249.137 ; 1249.367     ; 0.230          ; High Pulse Width ; spi_ce0 ; Fall       ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|altsyncram_3l31:fifo_ram|ram_block3a28~porta_address_reg0 ;
; 1249.137 ; 1249.367     ; 0.230          ; High Pulse Width ; spi_ce0 ; Fall       ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|altsyncram_3l31:fifo_ram|ram_block3a28~porta_datain_reg0  ;
; 1249.137 ; 1249.367     ; 0.230          ; High Pulse Width ; spi_ce0 ; Fall       ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|altsyncram_3l31:fifo_ram|ram_block3a28~porta_we_reg       ;
; 1249.138 ; 1249.354     ; 0.216          ; High Pulse Width ; spi_ce0 ; Fall       ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter1a2                    ;
; 1249.138 ; 1249.368     ; 0.230          ; High Pulse Width ; spi_ce0 ; Fall       ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|altsyncram_3l31:fifo_ram|ram_block3a0~porta_address_reg0  ;
; 1249.138 ; 1249.368     ; 0.230          ; High Pulse Width ; spi_ce0 ; Fall       ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|altsyncram_3l31:fifo_ram|ram_block3a0~porta_datain_reg0   ;
; 1249.138 ; 1249.368     ; 0.230          ; High Pulse Width ; spi_ce0 ; Fall       ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|altsyncram_3l31:fifo_ram|ram_block3a0~porta_we_reg        ;
; 1249.139 ; 1249.369     ; 0.230          ; High Pulse Width ; spi_ce0 ; Fall       ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|altsyncram_3l31:fifo_ram|ram_block3a12~porta_address_reg0 ;
; 1249.139 ; 1249.369     ; 0.230          ; High Pulse Width ; spi_ce0 ; Fall       ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|altsyncram_3l31:fifo_ram|ram_block3a12~porta_datain_reg0  ;
; 1249.139 ; 1249.369     ; 0.230          ; High Pulse Width ; spi_ce0 ; Fall       ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|altsyncram_3l31:fifo_ram|ram_block3a12~porta_we_reg       ;
; 1249.141 ; 1249.357     ; 0.216          ; High Pulse Width ; spi_ce0 ; Fall       ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|a_graycounter_qjc:wrptr_g1p|counter4a6                    ;
; 1249.141 ; 1249.357     ; 0.216          ; High Pulse Width ; spi_ce0 ; Fall       ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|delayed_wrptr_g[9]                                        ;
; 1249.147 ; 1249.363     ; 0.216          ; High Pulse Width ; spi_ce0 ; Fall       ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter1a3                    ;
; 1249.147 ; 1249.363     ; 0.216          ; High Pulse Width ; spi_ce0 ; Fall       ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter1a4                    ;
; 1249.147 ; 1249.363     ; 0.216          ; High Pulse Width ; spi_ce0 ; Fall       ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter1a5                    ;
; 1249.147 ; 1249.363     ; 0.216          ; High Pulse Width ; spi_ce0 ; Fall       ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter1a6                    ;
; 1249.147 ; 1249.363     ; 0.216          ; High Pulse Width ; spi_ce0 ; Fall       ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter1a7                    ;
; 1249.147 ; 1249.363     ; 0.216          ; High Pulse Width ; spi_ce0 ; Fall       ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter1a8                    ;
; 1249.147 ; 1249.363     ; 0.216          ; High Pulse Width ; spi_ce0 ; Fall       ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|a_graycounter_qjc:wrptr_g1p|counter4a9                    ;
; 1249.147 ; 1249.363     ; 0.216          ; High Pulse Width ; spi_ce0 ; Fall       ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|delayed_wrptr_g[1]                                        ;
; 1249.153 ; 1249.383     ; 0.230          ; High Pulse Width ; spi_ce0 ; Fall       ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|altsyncram_3l31:fifo_ram|ram_block3a24~porta_address_reg0 ;
; 1249.153 ; 1249.383     ; 0.230          ; High Pulse Width ; spi_ce0 ; Fall       ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|altsyncram_3l31:fifo_ram|ram_block3a24~porta_datain_reg0  ;
; 1249.153 ; 1249.383     ; 0.230          ; High Pulse Width ; spi_ce0 ; Fall       ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|altsyncram_3l31:fifo_ram|ram_block3a24~porta_we_reg       ;
; 1249.156 ; 1249.372     ; 0.216          ; High Pulse Width ; spi_ce0 ; Fall       ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|wrptr_g[10]                                               ;
; 1249.158 ; 1249.374     ; 0.216          ; High Pulse Width ; spi_ce0 ; Fall       ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|sub_parity3a[1]               ;
; 1249.158 ; 1249.374     ; 0.216          ; High Pulse Width ; spi_ce0 ; Fall       ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|sub_parity3a[2]               ;
; 1249.158 ; 1249.374     ; 0.216          ; High Pulse Width ; spi_ce0 ; Fall       ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|rdptr_g[2]                                                ;
; 1249.158 ; 1249.374     ; 0.216          ; High Pulse Width ; spi_ce0 ; Fall       ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|rdptr_g[5]                                                ;
; 1249.158 ; 1249.374     ; 0.216          ; High Pulse Width ; spi_ce0 ; Fall       ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|rdptr_g[6]                                                ;
; 1249.158 ; 1249.374     ; 0.216          ; High Pulse Width ; spi_ce0 ; Fall       ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|rdptr_g[8]                                                ;
; 1249.158 ; 1249.374     ; 0.216          ; High Pulse Width ; spi_ce0 ; Fall       ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|rdptr_g[9]                                                ;
; 1249.159 ; 1249.375     ; 0.216          ; High Pulse Width ; spi_ce0 ; Fall       ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter1a9                    ;
; 1249.159 ; 1249.375     ; 0.216          ; High Pulse Width ; spi_ce0 ; Fall       ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|a_graycounter_qjc:wrptr_g1p|counter4a3                    ;
; 1249.159 ; 1249.375     ; 0.216          ; High Pulse Width ; spi_ce0 ; Fall       ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|a_graycounter_qjc:wrptr_g1p|counter4a5                    ;
; 1249.159 ; 1249.375     ; 0.216          ; High Pulse Width ; spi_ce0 ; Fall       ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|a_graycounter_qjc:wrptr_g1p|counter4a7                    ;
; 1249.159 ; 1249.375     ; 0.216          ; High Pulse Width ; spi_ce0 ; Fall       ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|a_graycounter_qjc:wrptr_g1p|counter4a8                    ;
+----------+--------------+----------------+------------------+---------+------------+---------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Minimum Pulse Width: 'spi_ce1'                                                                                                                                                                    ;
+----------+--------------+----------------+------------------+---------+------------+-----------------------------------------------------------------------------------------------------------------------------------+
; Slack    ; Actual Width ; Required Width ; Type             ; Clock   ; Clock Edge ; Target                                                                                                                            ;
+----------+--------------+----------------+------------------+---------+------------+-----------------------------------------------------------------------------------------------------------------------------------+
; 1249.209 ; 1249.439     ; 0.230          ; High Pulse Width ; spi_ce1 ; Fall       ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|altsyncram_vi31:fifo_ram|ram_block7a0~portb_address_reg0  ;
; 1249.211 ; 1249.441     ; 0.230          ; High Pulse Width ; spi_ce1 ; Fall       ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|altsyncram_vi31:fifo_ram|q_b[0]                           ;
; 1249.211 ; 1249.441     ; 0.230          ; High Pulse Width ; spi_ce1 ; Fall       ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|altsyncram_vi31:fifo_ram|q_b[10]                          ;
; 1249.211 ; 1249.441     ; 0.230          ; High Pulse Width ; spi_ce1 ; Fall       ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|altsyncram_vi31:fifo_ram|q_b[11]                          ;
; 1249.211 ; 1249.441     ; 0.230          ; High Pulse Width ; spi_ce1 ; Fall       ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|altsyncram_vi31:fifo_ram|q_b[1]                           ;
; 1249.211 ; 1249.441     ; 0.230          ; High Pulse Width ; spi_ce1 ; Fall       ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|altsyncram_vi31:fifo_ram|q_b[2]                           ;
; 1249.211 ; 1249.441     ; 0.230          ; High Pulse Width ; spi_ce1 ; Fall       ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|altsyncram_vi31:fifo_ram|q_b[3]                           ;
; 1249.211 ; 1249.441     ; 0.230          ; High Pulse Width ; spi_ce1 ; Fall       ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|altsyncram_vi31:fifo_ram|q_b[4]                           ;
; 1249.211 ; 1249.441     ; 0.230          ; High Pulse Width ; spi_ce1 ; Fall       ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|altsyncram_vi31:fifo_ram|q_b[5]                           ;
; 1249.211 ; 1249.441     ; 0.230          ; High Pulse Width ; spi_ce1 ; Fall       ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|altsyncram_vi31:fifo_ram|q_b[6]                           ;
; 1249.211 ; 1249.441     ; 0.230          ; High Pulse Width ; spi_ce1 ; Fall       ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|altsyncram_vi31:fifo_ram|q_b[7]                           ;
; 1249.211 ; 1249.441     ; 0.230          ; High Pulse Width ; spi_ce1 ; Fall       ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|altsyncram_vi31:fifo_ram|q_b[8]                           ;
; 1249.211 ; 1249.441     ; 0.230          ; High Pulse Width ; spi_ce1 ; Fall       ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|altsyncram_vi31:fifo_ram|q_b[9]                           ;
; 1249.212 ; 1249.442     ; 0.230          ; High Pulse Width ; spi_ce1 ; Fall       ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|altsyncram_vi31:fifo_ram|ram_block7a12~portb_address_reg0 ;
; 1249.212 ; 1249.442     ; 0.230          ; High Pulse Width ; spi_ce1 ; Fall       ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|altsyncram_vi31:fifo_ram|ram_block7a30~portb_address_reg0 ;
; 1249.214 ; 1249.444     ; 0.230          ; High Pulse Width ; spi_ce1 ; Fall       ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|altsyncram_vi31:fifo_ram|q_b[12]                          ;
; 1249.214 ; 1249.444     ; 0.230          ; High Pulse Width ; spi_ce1 ; Fall       ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|altsyncram_vi31:fifo_ram|q_b[13]                          ;
; 1249.214 ; 1249.444     ; 0.230          ; High Pulse Width ; spi_ce1 ; Fall       ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|altsyncram_vi31:fifo_ram|q_b[14]                          ;
; 1249.214 ; 1249.444     ; 0.230          ; High Pulse Width ; spi_ce1 ; Fall       ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|altsyncram_vi31:fifo_ram|q_b[15]                          ;
; 1249.214 ; 1249.444     ; 0.230          ; High Pulse Width ; spi_ce1 ; Fall       ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|altsyncram_vi31:fifo_ram|q_b[16]                          ;
; 1249.214 ; 1249.444     ; 0.230          ; High Pulse Width ; spi_ce1 ; Fall       ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|altsyncram_vi31:fifo_ram|q_b[17]                          ;
; 1249.214 ; 1249.444     ; 0.230          ; High Pulse Width ; spi_ce1 ; Fall       ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|altsyncram_vi31:fifo_ram|q_b[18]                          ;
; 1249.214 ; 1249.444     ; 0.230          ; High Pulse Width ; spi_ce1 ; Fall       ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|altsyncram_vi31:fifo_ram|q_b[19]                          ;
; 1249.214 ; 1249.444     ; 0.230          ; High Pulse Width ; spi_ce1 ; Fall       ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|altsyncram_vi31:fifo_ram|q_b[20]                          ;
; 1249.214 ; 1249.444     ; 0.230          ; High Pulse Width ; spi_ce1 ; Fall       ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|altsyncram_vi31:fifo_ram|q_b[21]                          ;
; 1249.214 ; 1249.444     ; 0.230          ; High Pulse Width ; spi_ce1 ; Fall       ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|altsyncram_vi31:fifo_ram|q_b[22]                          ;
; 1249.214 ; 1249.444     ; 0.230          ; High Pulse Width ; spi_ce1 ; Fall       ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|altsyncram_vi31:fifo_ram|q_b[23]                          ;
; 1249.214 ; 1249.444     ; 0.230          ; High Pulse Width ; spi_ce1 ; Fall       ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|altsyncram_vi31:fifo_ram|q_b[24]                          ;
; 1249.214 ; 1249.444     ; 0.230          ; High Pulse Width ; spi_ce1 ; Fall       ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|altsyncram_vi31:fifo_ram|q_b[25]                          ;
; 1249.214 ; 1249.444     ; 0.230          ; High Pulse Width ; spi_ce1 ; Fall       ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|altsyncram_vi31:fifo_ram|q_b[26]                          ;
; 1249.214 ; 1249.444     ; 0.230          ; High Pulse Width ; spi_ce1 ; Fall       ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|altsyncram_vi31:fifo_ram|q_b[27]                          ;
; 1249.214 ; 1249.444     ; 0.230          ; High Pulse Width ; spi_ce1 ; Fall       ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|altsyncram_vi31:fifo_ram|q_b[28]                          ;
; 1249.214 ; 1249.444     ; 0.230          ; High Pulse Width ; spi_ce1 ; Fall       ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|altsyncram_vi31:fifo_ram|q_b[29]                          ;
; 1249.214 ; 1249.444     ; 0.230          ; High Pulse Width ; spi_ce1 ; Fall       ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|altsyncram_vi31:fifo_ram|q_b[30]                          ;
; 1249.214 ; 1249.444     ; 0.230          ; High Pulse Width ; spi_ce1 ; Fall       ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|altsyncram_vi31:fifo_ram|q_b[31]                          ;
; 1249.214 ; 1249.444     ; 0.230          ; High Pulse Width ; spi_ce1 ; Fall       ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|altsyncram_vi31:fifo_ram|q_b[32]                          ;
; 1249.214 ; 1249.444     ; 0.230          ; High Pulse Width ; spi_ce1 ; Fall       ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|altsyncram_vi31:fifo_ram|q_b[33]                          ;
; 1249.214 ; 1249.444     ; 0.230          ; High Pulse Width ; spi_ce1 ; Fall       ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|altsyncram_vi31:fifo_ram|q_b[34]                          ;
; 1249.214 ; 1249.444     ; 0.230          ; High Pulse Width ; spi_ce1 ; Fall       ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|altsyncram_vi31:fifo_ram|q_b[35]                          ;
; 1249.214 ; 1249.444     ; 0.230          ; High Pulse Width ; spi_ce1 ; Fall       ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|altsyncram_vi31:fifo_ram|q_b[36]                          ;
; 1249.214 ; 1249.444     ; 0.230          ; High Pulse Width ; spi_ce1 ; Fall       ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|altsyncram_vi31:fifo_ram|q_b[37]                          ;
; 1249.214 ; 1249.444     ; 0.230          ; High Pulse Width ; spi_ce1 ; Fall       ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|altsyncram_vi31:fifo_ram|q_b[38]                          ;
; 1249.214 ; 1249.444     ; 0.230          ; High Pulse Width ; spi_ce1 ; Fall       ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|altsyncram_vi31:fifo_ram|q_b[39]                          ;
; 1249.214 ; 1249.444     ; 0.230          ; High Pulse Width ; spi_ce1 ; Fall       ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|altsyncram_vi31:fifo_ram|q_b[40]                          ;
; 1249.214 ; 1249.444     ; 0.230          ; High Pulse Width ; spi_ce1 ; Fall       ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|altsyncram_vi31:fifo_ram|q_b[41]                          ;
; 1249.214 ; 1249.444     ; 0.230          ; High Pulse Width ; spi_ce1 ; Fall       ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|altsyncram_vi31:fifo_ram|q_b[42]                          ;
; 1249.214 ; 1249.444     ; 0.230          ; High Pulse Width ; spi_ce1 ; Fall       ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|altsyncram_vi31:fifo_ram|q_b[43]                          ;
; 1249.214 ; 1249.444     ; 0.230          ; High Pulse Width ; spi_ce1 ; Fall       ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|altsyncram_vi31:fifo_ram|q_b[44]                          ;
; 1249.214 ; 1249.444     ; 0.230          ; High Pulse Width ; spi_ce1 ; Fall       ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|altsyncram_vi31:fifo_ram|q_b[45]                          ;
; 1249.214 ; 1249.444     ; 0.230          ; High Pulse Width ; spi_ce1 ; Fall       ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|altsyncram_vi31:fifo_ram|q_b[46]                          ;
; 1249.214 ; 1249.444     ; 0.230          ; High Pulse Width ; spi_ce1 ; Fall       ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|altsyncram_vi31:fifo_ram|q_b[47]                          ;
; 1249.220 ; 1249.436     ; 0.216          ; High Pulse Width ; spi_ce1 ; Fall       ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter1a0                    ;
; 1249.220 ; 1249.436     ; 0.216          ; High Pulse Width ; spi_ce1 ; Fall       ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter1a1                    ;
; 1249.220 ; 1249.436     ; 0.216          ; High Pulse Width ; spi_ce1 ; Fall       ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter1a2                    ;
; 1249.220 ; 1249.436     ; 0.216          ; High Pulse Width ; spi_ce1 ; Fall       ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter1a3                    ;
; 1249.220 ; 1249.436     ; 0.216          ; High Pulse Width ; spi_ce1 ; Fall       ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter1a4                    ;
; 1249.220 ; 1249.436     ; 0.216          ; High Pulse Width ; spi_ce1 ; Fall       ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter1a5                    ;
; 1249.220 ; 1249.436     ; 0.216          ; High Pulse Width ; spi_ce1 ; Fall       ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|parity2                       ;
; 1249.220 ; 1249.436     ; 0.216          ; High Pulse Width ; spi_ce1 ; Fall       ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|sub_parity3a[0]               ;
; 1249.220 ; 1249.436     ; 0.216          ; High Pulse Width ; spi_ce1 ; Fall       ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|sub_parity3a[1]               ;
; 1249.220 ; 1249.436     ; 0.216          ; High Pulse Width ; spi_ce1 ; Fall       ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|sub_parity3a[2]               ;
; 1249.223 ; 1249.439     ; 0.216          ; High Pulse Width ; spi_ce1 ; Fall       ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter1a6                    ;
; 1249.223 ; 1249.439     ; 0.216          ; High Pulse Width ; spi_ce1 ; Fall       ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter1a7                    ;
; 1249.223 ; 1249.439     ; 0.216          ; High Pulse Width ; spi_ce1 ; Fall       ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter1a8                    ;
; 1249.223 ; 1249.439     ; 0.216          ; High Pulse Width ; spi_ce1 ; Fall       ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|rdptr_g[0]                                                ;
; 1249.223 ; 1249.439     ; 0.216          ; High Pulse Width ; spi_ce1 ; Fall       ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|rdptr_g[1]                                                ;
; 1249.223 ; 1249.439     ; 0.216          ; High Pulse Width ; spi_ce1 ; Fall       ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|rdptr_g[2]                                                ;
; 1249.223 ; 1249.439     ; 0.216          ; High Pulse Width ; spi_ce1 ; Fall       ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|rdptr_g[3]                                                ;
; 1249.223 ; 1249.439     ; 0.216          ; High Pulse Width ; spi_ce1 ; Fall       ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|rdptr_g[4]                                                ;
; 1249.223 ; 1249.439     ; 0.216          ; High Pulse Width ; spi_ce1 ; Fall       ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|rdptr_g[7]                                                ;
; 1249.223 ; 1249.439     ; 0.216          ; High Pulse Width ; spi_ce1 ; Fall       ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|rdptr_g[8]                                                ;
; 1249.223 ; 1249.439     ; 0.216          ; High Pulse Width ; spi_ce1 ; Fall       ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|rdptr_g[9]                                                ;
; 1249.224 ; 1249.440     ; 0.216          ; High Pulse Width ; spi_ce1 ; Fall       ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter1a9                    ;
; 1249.224 ; 1249.440     ; 0.216          ; High Pulse Width ; spi_ce1 ; Fall       ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|rdptr_g[5]                                                ;
; 1249.224 ; 1249.440     ; 0.216          ; High Pulse Width ; spi_ce1 ; Fall       ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|rdptr_g[6]                                                ;
; 1249.441 ; 1249.441     ; 0.000          ; Low Pulse Width  ; spi_ce1 ; Rise       ; spi_ce[1]~inputclkctrl|inclk[0]                                                                                                   ;
; 1249.441 ; 1249.441     ; 0.000          ; Low Pulse Width  ; spi_ce1 ; Rise       ; spi_ce[1]~input|o                                                                                                                 ;
; 1249.442 ; 1249.442     ; 0.000          ; Low Pulse Width  ; spi_ce1 ; Rise       ; rx2_FIFO_inst|dcfifo_component|auto_generated|rdptr_g1p|counter1a0|clk                                                            ;
; 1249.442 ; 1249.442     ; 0.000          ; Low Pulse Width  ; spi_ce1 ; Rise       ; rx2_FIFO_inst|dcfifo_component|auto_generated|rdptr_g1p|counter1a1|clk                                                            ;
; 1249.442 ; 1249.442     ; 0.000          ; Low Pulse Width  ; spi_ce1 ; Rise       ; rx2_FIFO_inst|dcfifo_component|auto_generated|rdptr_g1p|counter1a2|clk                                                            ;
; 1249.442 ; 1249.442     ; 0.000          ; Low Pulse Width  ; spi_ce1 ; Rise       ; rx2_FIFO_inst|dcfifo_component|auto_generated|rdptr_g1p|counter1a3|clk                                                            ;
; 1249.442 ; 1249.442     ; 0.000          ; Low Pulse Width  ; spi_ce1 ; Rise       ; rx2_FIFO_inst|dcfifo_component|auto_generated|rdptr_g1p|counter1a4|clk                                                            ;
; 1249.442 ; 1249.442     ; 0.000          ; Low Pulse Width  ; spi_ce1 ; Rise       ; rx2_FIFO_inst|dcfifo_component|auto_generated|rdptr_g1p|counter1a5|clk                                                            ;
; 1249.442 ; 1249.442     ; 0.000          ; Low Pulse Width  ; spi_ce1 ; Rise       ; rx2_FIFO_inst|dcfifo_component|auto_generated|rdptr_g1p|parity2|clk                                                               ;
; 1249.442 ; 1249.442     ; 0.000          ; Low Pulse Width  ; spi_ce1 ; Rise       ; rx2_FIFO_inst|dcfifo_component|auto_generated|rdptr_g1p|sub_parity3a[0]|clk                                                       ;
; 1249.442 ; 1249.442     ; 0.000          ; Low Pulse Width  ; spi_ce1 ; Rise       ; rx2_FIFO_inst|dcfifo_component|auto_generated|rdptr_g1p|sub_parity3a[1]|clk                                                       ;
; 1249.442 ; 1249.442     ; 0.000          ; Low Pulse Width  ; spi_ce1 ; Rise       ; rx2_FIFO_inst|dcfifo_component|auto_generated|rdptr_g1p|sub_parity3a[2]|clk                                                       ;
; 1249.443 ; 1249.443     ; 0.000          ; Low Pulse Width  ; spi_ce1 ; Rise       ; rx2_FIFO_inst|dcfifo_component|auto_generated|fifo_ram|ram_block7a0|clk1                                                          ;
; 1249.445 ; 1249.445     ; 0.000          ; Low Pulse Width  ; spi_ce1 ; Rise       ; rx2_FIFO_inst|dcfifo_component|auto_generated|fifo_ram|ram_block7a30|clk1                                                         ;
; 1249.445 ; 1249.445     ; 0.000          ; Low Pulse Width  ; spi_ce1 ; Rise       ; rx2_FIFO_inst|dcfifo_component|auto_generated|rdptr_g1p|counter1a6|clk                                                            ;
; 1249.445 ; 1249.445     ; 0.000          ; Low Pulse Width  ; spi_ce1 ; Rise       ; rx2_FIFO_inst|dcfifo_component|auto_generated|rdptr_g1p|counter1a7|clk                                                            ;
; 1249.445 ; 1249.445     ; 0.000          ; Low Pulse Width  ; spi_ce1 ; Rise       ; rx2_FIFO_inst|dcfifo_component|auto_generated|rdptr_g1p|counter1a8|clk                                                            ;
; 1249.445 ; 1249.445     ; 0.000          ; Low Pulse Width  ; spi_ce1 ; Rise       ; rx2_FIFO_inst|dcfifo_component|auto_generated|rdptr_g[0]|clk                                                                      ;
; 1249.445 ; 1249.445     ; 0.000          ; Low Pulse Width  ; spi_ce1 ; Rise       ; rx2_FIFO_inst|dcfifo_component|auto_generated|rdptr_g[1]|clk                                                                      ;
; 1249.445 ; 1249.445     ; 0.000          ; Low Pulse Width  ; spi_ce1 ; Rise       ; rx2_FIFO_inst|dcfifo_component|auto_generated|rdptr_g[2]|clk                                                                      ;
; 1249.445 ; 1249.445     ; 0.000          ; Low Pulse Width  ; spi_ce1 ; Rise       ; rx2_FIFO_inst|dcfifo_component|auto_generated|rdptr_g[3]|clk                                                                      ;
; 1249.445 ; 1249.445     ; 0.000          ; Low Pulse Width  ; spi_ce1 ; Rise       ; rx2_FIFO_inst|dcfifo_component|auto_generated|rdptr_g[4]|clk                                                                      ;
; 1249.445 ; 1249.445     ; 0.000          ; Low Pulse Width  ; spi_ce1 ; Rise       ; rx2_FIFO_inst|dcfifo_component|auto_generated|rdptr_g[7]|clk                                                                      ;
; 1249.445 ; 1249.445     ; 0.000          ; Low Pulse Width  ; spi_ce1 ; Rise       ; rx2_FIFO_inst|dcfifo_component|auto_generated|rdptr_g[8]|clk                                                                      ;
; 1249.445 ; 1249.445     ; 0.000          ; Low Pulse Width  ; spi_ce1 ; Rise       ; rx2_FIFO_inst|dcfifo_component|auto_generated|rdptr_g[9]|clk                                                                      ;
+----------+--------------+----------------+------------------+---------+------------+-----------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Minimum Pulse Width: 'spi_slave:spi_slave_rx_inst|done'                                                            ;
+----------+--------------+----------------+------------------+----------------------------------+------------+---------------------------+
; Slack    ; Actual Width ; Required Width ; Type             ; Clock                            ; Clock Edge ; Target                    ;
+----------+--------------+----------------+------------------+----------------------------------+------------+---------------------------+
; 1249.757 ; 1249.936     ; 0.179          ; Low Pulse Width  ; spi_slave:spi_slave_rx_inst|done ; Rise       ; rx1_freq[18]~_Duplicate_1 ;
; 1249.757 ; 1249.936     ; 0.179          ; Low Pulse Width  ; spi_slave:spi_slave_rx_inst|done ; Rise       ; rx1_freq[19]~_Duplicate_1 ;
; 1249.757 ; 1249.936     ; 0.179          ; Low Pulse Width  ; spi_slave:spi_slave_rx_inst|done ; Rise       ; rx1_freq[20]~_Duplicate_1 ;
; 1249.757 ; 1249.936     ; 0.179          ; Low Pulse Width  ; spi_slave:spi_slave_rx_inst|done ; Rise       ; rx1_freq[21]~_Duplicate_1 ;
; 1249.757 ; 1249.936     ; 0.179          ; Low Pulse Width  ; spi_slave:spi_slave_rx_inst|done ; Rise       ; rx1_freq[22]~_Duplicate_1 ;
; 1249.757 ; 1249.936     ; 0.179          ; Low Pulse Width  ; spi_slave:spi_slave_rx_inst|done ; Rise       ; rx1_freq[23]~_Duplicate_1 ;
; 1249.757 ; 1249.936     ; 0.179          ; Low Pulse Width  ; spi_slave:spi_slave_rx_inst|done ; Rise       ; rx1_freq[24]~_Duplicate_1 ;
; 1249.757 ; 1249.936     ; 0.179          ; Low Pulse Width  ; spi_slave:spi_slave_rx_inst|done ; Rise       ; rx1_freq[25]~_Duplicate_1 ;
; 1249.757 ; 1249.936     ; 0.179          ; Low Pulse Width  ; spi_slave:spi_slave_rx_inst|done ; Rise       ; rx1_freq[26]~_Duplicate_1 ;
; 1249.757 ; 1249.936     ; 0.179          ; Low Pulse Width  ; spi_slave:spi_slave_rx_inst|done ; Rise       ; rx1_freq[27]~_Duplicate_1 ;
; 1249.757 ; 1249.936     ; 0.179          ; Low Pulse Width  ; spi_slave:spi_slave_rx_inst|done ; Rise       ; rx1_freq[28]~_Duplicate_1 ;
; 1249.757 ; 1249.936     ; 0.179          ; Low Pulse Width  ; spi_slave:spi_slave_rx_inst|done ; Rise       ; rx1_freq[29]~_Duplicate_1 ;
; 1249.757 ; 1249.936     ; 0.179          ; Low Pulse Width  ; spi_slave:spi_slave_rx_inst|done ; Rise       ; rx1_freq[30]~_Duplicate_1 ;
; 1249.757 ; 1249.936     ; 0.179          ; Low Pulse Width  ; spi_slave:spi_slave_rx_inst|done ; Rise       ; rx1_freq[31]~_Duplicate_1 ;
; 1249.765 ; 1249.944     ; 0.179          ; Low Pulse Width  ; spi_slave:spi_slave_rx_inst|done ; Rise       ; rx1_freq[0]~_Duplicate_1  ;
; 1249.765 ; 1249.944     ; 0.179          ; Low Pulse Width  ; spi_slave:spi_slave_rx_inst|done ; Rise       ; rx1_freq[10]~_Duplicate_1 ;
; 1249.765 ; 1249.944     ; 0.179          ; Low Pulse Width  ; spi_slave:spi_slave_rx_inst|done ; Rise       ; rx1_freq[11]~_Duplicate_1 ;
; 1249.765 ; 1249.944     ; 0.179          ; Low Pulse Width  ; spi_slave:spi_slave_rx_inst|done ; Rise       ; rx1_freq[12]~_Duplicate_1 ;
; 1249.765 ; 1249.944     ; 0.179          ; Low Pulse Width  ; spi_slave:spi_slave_rx_inst|done ; Rise       ; rx1_freq[13]~_Duplicate_1 ;
; 1249.765 ; 1249.944     ; 0.179          ; Low Pulse Width  ; spi_slave:spi_slave_rx_inst|done ; Rise       ; rx1_freq[14]~_Duplicate_1 ;
; 1249.765 ; 1249.944     ; 0.179          ; Low Pulse Width  ; spi_slave:spi_slave_rx_inst|done ; Rise       ; rx1_freq[15]~_Duplicate_1 ;
; 1249.765 ; 1249.944     ; 0.179          ; Low Pulse Width  ; spi_slave:spi_slave_rx_inst|done ; Rise       ; rx1_freq[16]~_Duplicate_1 ;
; 1249.765 ; 1249.944     ; 0.179          ; Low Pulse Width  ; spi_slave:spi_slave_rx_inst|done ; Rise       ; rx1_freq[17]~_Duplicate_1 ;
; 1249.765 ; 1249.944     ; 0.179          ; Low Pulse Width  ; spi_slave:spi_slave_rx_inst|done ; Rise       ; rx1_freq[1]~_Duplicate_1  ;
; 1249.765 ; 1249.944     ; 0.179          ; Low Pulse Width  ; spi_slave:spi_slave_rx_inst|done ; Rise       ; rx1_freq[2]~_Duplicate_1  ;
; 1249.765 ; 1249.944     ; 0.179          ; Low Pulse Width  ; spi_slave:spi_slave_rx_inst|done ; Rise       ; rx1_freq[3]~_Duplicate_1  ;
; 1249.765 ; 1249.944     ; 0.179          ; Low Pulse Width  ; spi_slave:spi_slave_rx_inst|done ; Rise       ; rx1_freq[4]~_Duplicate_1  ;
; 1249.765 ; 1249.944     ; 0.179          ; Low Pulse Width  ; spi_slave:spi_slave_rx_inst|done ; Rise       ; rx1_freq[5]~_Duplicate_1  ;
; 1249.765 ; 1249.944     ; 0.179          ; Low Pulse Width  ; spi_slave:spi_slave_rx_inst|done ; Rise       ; rx1_freq[6]~_Duplicate_1  ;
; 1249.765 ; 1249.944     ; 0.179          ; Low Pulse Width  ; spi_slave:spi_slave_rx_inst|done ; Rise       ; rx1_freq[7]~_Duplicate_1  ;
; 1249.765 ; 1249.944     ; 0.179          ; Low Pulse Width  ; spi_slave:spi_slave_rx_inst|done ; Rise       ; rx1_freq[8]~_Duplicate_1  ;
; 1249.765 ; 1249.944     ; 0.179          ; Low Pulse Width  ; spi_slave:spi_slave_rx_inst|done ; Rise       ; rx1_freq[9]~_Duplicate_1  ;
; 1249.766 ; 1249.945     ; 0.179          ; Low Pulse Width  ; spi_slave:spi_slave_rx_inst|done ; Rise       ; rx1_freq[0]               ;
; 1249.766 ; 1249.945     ; 0.179          ; Low Pulse Width  ; spi_slave:spi_slave_rx_inst|done ; Rise       ; rx1_freq[10]              ;
; 1249.766 ; 1249.945     ; 0.179          ; Low Pulse Width  ; spi_slave:spi_slave_rx_inst|done ; Rise       ; rx1_freq[11]              ;
; 1249.766 ; 1249.945     ; 0.179          ; Low Pulse Width  ; spi_slave:spi_slave_rx_inst|done ; Rise       ; rx1_freq[12]              ;
; 1249.766 ; 1249.945     ; 0.179          ; Low Pulse Width  ; spi_slave:spi_slave_rx_inst|done ; Rise       ; rx1_freq[13]              ;
; 1249.766 ; 1249.945     ; 0.179          ; Low Pulse Width  ; spi_slave:spi_slave_rx_inst|done ; Rise       ; rx1_freq[14]              ;
; 1249.766 ; 1249.945     ; 0.179          ; Low Pulse Width  ; spi_slave:spi_slave_rx_inst|done ; Rise       ; rx1_freq[15]              ;
; 1249.766 ; 1249.945     ; 0.179          ; Low Pulse Width  ; spi_slave:spi_slave_rx_inst|done ; Rise       ; rx1_freq[16]              ;
; 1249.766 ; 1249.945     ; 0.179          ; Low Pulse Width  ; spi_slave:spi_slave_rx_inst|done ; Rise       ; rx1_freq[17]              ;
; 1249.766 ; 1249.945     ; 0.179          ; Low Pulse Width  ; spi_slave:spi_slave_rx_inst|done ; Rise       ; rx1_freq[1]               ;
; 1249.766 ; 1249.945     ; 0.179          ; Low Pulse Width  ; spi_slave:spi_slave_rx_inst|done ; Rise       ; rx1_freq[2]               ;
; 1249.766 ; 1249.945     ; 0.179          ; Low Pulse Width  ; spi_slave:spi_slave_rx_inst|done ; Rise       ; rx1_freq[3]               ;
; 1249.766 ; 1249.945     ; 0.179          ; Low Pulse Width  ; spi_slave:spi_slave_rx_inst|done ; Rise       ; rx1_freq[4]               ;
; 1249.766 ; 1249.945     ; 0.179          ; Low Pulse Width  ; spi_slave:spi_slave_rx_inst|done ; Rise       ; rx1_freq[5]               ;
; 1249.766 ; 1249.945     ; 0.179          ; Low Pulse Width  ; spi_slave:spi_slave_rx_inst|done ; Rise       ; rx1_freq[6]               ;
; 1249.766 ; 1249.945     ; 0.179          ; Low Pulse Width  ; spi_slave:spi_slave_rx_inst|done ; Rise       ; rx1_freq[7]               ;
; 1249.766 ; 1249.945     ; 0.179          ; Low Pulse Width  ; spi_slave:spi_slave_rx_inst|done ; Rise       ; rx1_freq[8]               ;
; 1249.766 ; 1249.945     ; 0.179          ; Low Pulse Width  ; spi_slave:spi_slave_rx_inst|done ; Rise       ; rx1_freq[9]               ;
; 1249.767 ; 1249.946     ; 0.179          ; Low Pulse Width  ; spi_slave:spi_slave_rx_inst|done ; Rise       ; rx1_freq[18]              ;
; 1249.767 ; 1249.946     ; 0.179          ; Low Pulse Width  ; spi_slave:spi_slave_rx_inst|done ; Rise       ; rx1_freq[19]              ;
; 1249.767 ; 1249.946     ; 0.179          ; Low Pulse Width  ; spi_slave:spi_slave_rx_inst|done ; Rise       ; rx1_freq[20]              ;
; 1249.767 ; 1249.946     ; 0.179          ; Low Pulse Width  ; spi_slave:spi_slave_rx_inst|done ; Rise       ; rx1_freq[21]              ;
; 1249.767 ; 1249.946     ; 0.179          ; Low Pulse Width  ; spi_slave:spi_slave_rx_inst|done ; Rise       ; rx1_freq[22]              ;
; 1249.767 ; 1249.946     ; 0.179          ; Low Pulse Width  ; spi_slave:spi_slave_rx_inst|done ; Rise       ; rx1_freq[23]              ;
; 1249.767 ; 1249.946     ; 0.179          ; Low Pulse Width  ; spi_slave:spi_slave_rx_inst|done ; Rise       ; rx1_freq[24]              ;
; 1249.767 ; 1249.946     ; 0.179          ; Low Pulse Width  ; spi_slave:spi_slave_rx_inst|done ; Rise       ; rx1_freq[25]              ;
; 1249.767 ; 1249.946     ; 0.179          ; Low Pulse Width  ; spi_slave:spi_slave_rx_inst|done ; Rise       ; rx1_freq[26]              ;
; 1249.767 ; 1249.946     ; 0.179          ; Low Pulse Width  ; spi_slave:spi_slave_rx_inst|done ; Rise       ; rx1_freq[27]              ;
; 1249.767 ; 1249.946     ; 0.179          ; Low Pulse Width  ; spi_slave:spi_slave_rx_inst|done ; Rise       ; rx1_freq[28]              ;
; 1249.767 ; 1249.946     ; 0.179          ; Low Pulse Width  ; spi_slave:spi_slave_rx_inst|done ; Rise       ; rx1_freq[29]              ;
; 1249.767 ; 1249.946     ; 0.179          ; Low Pulse Width  ; spi_slave:spi_slave_rx_inst|done ; Rise       ; rx1_freq[30]              ;
; 1249.767 ; 1249.946     ; 0.179          ; Low Pulse Width  ; spi_slave:spi_slave_rx_inst|done ; Rise       ; rx1_freq[31]              ;
; 1249.778 ; 1249.962     ; 0.184          ; Low Pulse Width  ; spi_slave:spi_slave_rx_inst|done ; Rise       ; att[0]                    ;
; 1249.778 ; 1249.962     ; 0.184          ; Low Pulse Width  ; spi_slave:spi_slave_rx_inst|done ; Rise       ; att[1]                    ;
; 1249.778 ; 1249.962     ; 0.184          ; Low Pulse Width  ; spi_slave:spi_slave_rx_inst|done ; Rise       ; att[2]                    ;
; 1249.778 ; 1249.962     ; 0.184          ; Low Pulse Width  ; spi_slave:spi_slave_rx_inst|done ; Rise       ; att[3]                    ;
; 1249.778 ; 1249.962     ; 0.184          ; Low Pulse Width  ; spi_slave:spi_slave_rx_inst|done ; Rise       ; att[4]                    ;
; 1249.778 ; 1249.962     ; 0.184          ; Low Pulse Width  ; spi_slave:spi_slave_rx_inst|done ; Rise       ; dither                    ;
; 1249.778 ; 1249.962     ; 0.184          ; Low Pulse Width  ; spi_slave:spi_slave_rx_inst|done ; Rise       ; randomize                 ;
; 1249.778 ; 1249.962     ; 0.184          ; Low Pulse Width  ; spi_slave:spi_slave_rx_inst|done ; Rise       ; rx1_speed[1]              ;
; 1249.778 ; 1249.962     ; 0.184          ; Low Pulse Width  ; spi_slave:spi_slave_rx_inst|done ; Rise       ; tx_gain[0]                ;
; 1249.778 ; 1249.962     ; 0.184          ; Low Pulse Width  ; spi_slave:spi_slave_rx_inst|done ; Rise       ; tx_gain[1]                ;
; 1249.778 ; 1249.962     ; 0.184          ; Low Pulse Width  ; spi_slave:spi_slave_rx_inst|done ; Rise       ; tx_gain[2]                ;
; 1249.778 ; 1249.962     ; 0.184          ; Low Pulse Width  ; spi_slave:spi_slave_rx_inst|done ; Rise       ; tx_gain[3]                ;
; 1249.778 ; 1249.962     ; 0.184          ; Low Pulse Width  ; spi_slave:spi_slave_rx_inst|done ; Rise       ; tx_gain[4]                ;
; 1249.778 ; 1249.962     ; 0.184          ; Low Pulse Width  ; spi_slave:spi_slave_rx_inst|done ; Rise       ; tx_gain[5]                ;
; 1249.779 ; 1249.963     ; 0.184          ; Low Pulse Width  ; spi_slave:spi_slave_rx_inst|done ; Rise       ; rx1_speed[0]              ;
; 1249.817 ; 1250.033     ; 0.216          ; High Pulse Width ; spi_slave:spi_slave_rx_inst|done ; Rise       ; att[0]                    ;
; 1249.817 ; 1250.033     ; 0.216          ; High Pulse Width ; spi_slave:spi_slave_rx_inst|done ; Rise       ; att[1]                    ;
; 1249.817 ; 1250.033     ; 0.216          ; High Pulse Width ; spi_slave:spi_slave_rx_inst|done ; Rise       ; att[2]                    ;
; 1249.817 ; 1250.033     ; 0.216          ; High Pulse Width ; spi_slave:spi_slave_rx_inst|done ; Rise       ; att[3]                    ;
; 1249.817 ; 1250.033     ; 0.216          ; High Pulse Width ; spi_slave:spi_slave_rx_inst|done ; Rise       ; att[4]                    ;
; 1249.817 ; 1250.033     ; 0.216          ; High Pulse Width ; spi_slave:spi_slave_rx_inst|done ; Rise       ; dither                    ;
; 1249.817 ; 1250.033     ; 0.216          ; High Pulse Width ; spi_slave:spi_slave_rx_inst|done ; Rise       ; randomize                 ;
; 1249.817 ; 1250.033     ; 0.216          ; High Pulse Width ; spi_slave:spi_slave_rx_inst|done ; Rise       ; tx_gain[0]                ;
; 1249.817 ; 1250.033     ; 0.216          ; High Pulse Width ; spi_slave:spi_slave_rx_inst|done ; Rise       ; tx_gain[1]                ;
; 1249.817 ; 1250.033     ; 0.216          ; High Pulse Width ; spi_slave:spi_slave_rx_inst|done ; Rise       ; tx_gain[2]                ;
; 1249.817 ; 1250.033     ; 0.216          ; High Pulse Width ; spi_slave:spi_slave_rx_inst|done ; Rise       ; tx_gain[3]                ;
; 1249.817 ; 1250.033     ; 0.216          ; High Pulse Width ; spi_slave:spi_slave_rx_inst|done ; Rise       ; tx_gain[4]                ;
; 1249.817 ; 1250.033     ; 0.216          ; High Pulse Width ; spi_slave:spi_slave_rx_inst|done ; Rise       ; tx_gain[5]                ;
; 1249.818 ; 1250.034     ; 0.216          ; High Pulse Width ; spi_slave:spi_slave_rx_inst|done ; Rise       ; rx1_speed[0]              ;
; 1249.818 ; 1250.034     ; 0.216          ; High Pulse Width ; spi_slave:spi_slave_rx_inst|done ; Rise       ; rx1_speed[1]              ;
; 1249.865 ; 1250.044     ; 0.179          ; High Pulse Width ; spi_slave:spi_slave_rx_inst|done ; Rise       ; rx1_freq[0]               ;
; 1249.865 ; 1250.044     ; 0.179          ; High Pulse Width ; spi_slave:spi_slave_rx_inst|done ; Rise       ; rx1_freq[10]              ;
; 1249.865 ; 1250.044     ; 0.179          ; High Pulse Width ; spi_slave:spi_slave_rx_inst|done ; Rise       ; rx1_freq[11]              ;
; 1249.865 ; 1250.044     ; 0.179          ; High Pulse Width ; spi_slave:spi_slave_rx_inst|done ; Rise       ; rx1_freq[12]              ;
; 1249.865 ; 1250.044     ; 0.179          ; High Pulse Width ; spi_slave:spi_slave_rx_inst|done ; Rise       ; rx1_freq[13]              ;
; 1249.865 ; 1250.044     ; 0.179          ; High Pulse Width ; spi_slave:spi_slave_rx_inst|done ; Rise       ; rx1_freq[14]              ;
+----------+--------------+----------------+------------------+----------------------------------+------------+---------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Minimum Pulse Width: 'spi_slave:spi_slave_rx2_inst|done'                                                           ;
+----------+--------------+----------------+-----------------+-----------------------------------+------------+---------------------------+
; Slack    ; Actual Width ; Required Width ; Type            ; Clock                             ; Clock Edge ; Target                    ;
+----------+--------------+----------------+-----------------+-----------------------------------+------------+---------------------------+
; 1249.763 ; 1249.942     ; 0.179          ; Low Pulse Width ; spi_slave:spi_slave_rx2_inst|done ; Rise       ; rx2_freq[0]~_Duplicate_1  ;
; 1249.763 ; 1249.942     ; 0.179          ; Low Pulse Width ; spi_slave:spi_slave_rx2_inst|done ; Rise       ; rx2_freq[10]~_Duplicate_1 ;
; 1249.763 ; 1249.942     ; 0.179          ; Low Pulse Width ; spi_slave:spi_slave_rx2_inst|done ; Rise       ; rx2_freq[11]~_Duplicate_1 ;
; 1249.763 ; 1249.942     ; 0.179          ; Low Pulse Width ; spi_slave:spi_slave_rx2_inst|done ; Rise       ; rx2_freq[12]~_Duplicate_1 ;
; 1249.763 ; 1249.942     ; 0.179          ; Low Pulse Width ; spi_slave:spi_slave_rx2_inst|done ; Rise       ; rx2_freq[13]~_Duplicate_1 ;
; 1249.763 ; 1249.942     ; 0.179          ; Low Pulse Width ; spi_slave:spi_slave_rx2_inst|done ; Rise       ; rx2_freq[14]~_Duplicate_1 ;
; 1249.763 ; 1249.942     ; 0.179          ; Low Pulse Width ; spi_slave:spi_slave_rx2_inst|done ; Rise       ; rx2_freq[15]~_Duplicate_1 ;
; 1249.763 ; 1249.942     ; 0.179          ; Low Pulse Width ; spi_slave:spi_slave_rx2_inst|done ; Rise       ; rx2_freq[16]~_Duplicate_1 ;
; 1249.763 ; 1249.942     ; 0.179          ; Low Pulse Width ; spi_slave:spi_slave_rx2_inst|done ; Rise       ; rx2_freq[17]~_Duplicate_1 ;
; 1249.763 ; 1249.942     ; 0.179          ; Low Pulse Width ; spi_slave:spi_slave_rx2_inst|done ; Rise       ; rx2_freq[1]~_Duplicate_1  ;
; 1249.763 ; 1249.942     ; 0.179          ; Low Pulse Width ; spi_slave:spi_slave_rx2_inst|done ; Rise       ; rx2_freq[2]~_Duplicate_1  ;
; 1249.763 ; 1249.942     ; 0.179          ; Low Pulse Width ; spi_slave:spi_slave_rx2_inst|done ; Rise       ; rx2_freq[3]~_Duplicate_1  ;
; 1249.763 ; 1249.942     ; 0.179          ; Low Pulse Width ; spi_slave:spi_slave_rx2_inst|done ; Rise       ; rx2_freq[4]~_Duplicate_1  ;
; 1249.763 ; 1249.942     ; 0.179          ; Low Pulse Width ; spi_slave:spi_slave_rx2_inst|done ; Rise       ; rx2_freq[5]~_Duplicate_1  ;
; 1249.763 ; 1249.942     ; 0.179          ; Low Pulse Width ; spi_slave:spi_slave_rx2_inst|done ; Rise       ; rx2_freq[6]~_Duplicate_1  ;
; 1249.763 ; 1249.942     ; 0.179          ; Low Pulse Width ; spi_slave:spi_slave_rx2_inst|done ; Rise       ; rx2_freq[7]~_Duplicate_1  ;
; 1249.763 ; 1249.942     ; 0.179          ; Low Pulse Width ; spi_slave:spi_slave_rx2_inst|done ; Rise       ; rx2_freq[8]~_Duplicate_1  ;
; 1249.763 ; 1249.942     ; 0.179          ; Low Pulse Width ; spi_slave:spi_slave_rx2_inst|done ; Rise       ; rx2_freq[9]~_Duplicate_1  ;
; 1249.765 ; 1249.944     ; 0.179          ; Low Pulse Width ; spi_slave:spi_slave_rx2_inst|done ; Rise       ; rx2_freq[0]               ;
; 1249.765 ; 1249.944     ; 0.179          ; Low Pulse Width ; spi_slave:spi_slave_rx2_inst|done ; Rise       ; rx2_freq[10]              ;
; 1249.765 ; 1249.944     ; 0.179          ; Low Pulse Width ; spi_slave:spi_slave_rx2_inst|done ; Rise       ; rx2_freq[11]              ;
; 1249.765 ; 1249.944     ; 0.179          ; Low Pulse Width ; spi_slave:spi_slave_rx2_inst|done ; Rise       ; rx2_freq[12]              ;
; 1249.765 ; 1249.944     ; 0.179          ; Low Pulse Width ; spi_slave:spi_slave_rx2_inst|done ; Rise       ; rx2_freq[13]              ;
; 1249.765 ; 1249.944     ; 0.179          ; Low Pulse Width ; spi_slave:spi_slave_rx2_inst|done ; Rise       ; rx2_freq[14]              ;
; 1249.765 ; 1249.944     ; 0.179          ; Low Pulse Width ; spi_slave:spi_slave_rx2_inst|done ; Rise       ; rx2_freq[15]              ;
; 1249.765 ; 1249.944     ; 0.179          ; Low Pulse Width ; spi_slave:spi_slave_rx2_inst|done ; Rise       ; rx2_freq[16]              ;
; 1249.765 ; 1249.944     ; 0.179          ; Low Pulse Width ; spi_slave:spi_slave_rx2_inst|done ; Rise       ; rx2_freq[17]              ;
; 1249.765 ; 1249.944     ; 0.179          ; Low Pulse Width ; spi_slave:spi_slave_rx2_inst|done ; Rise       ; rx2_freq[18]~_Duplicate_1 ;
; 1249.765 ; 1249.944     ; 0.179          ; Low Pulse Width ; spi_slave:spi_slave_rx2_inst|done ; Rise       ; rx2_freq[19]~_Duplicate_1 ;
; 1249.765 ; 1249.944     ; 0.179          ; Low Pulse Width ; spi_slave:spi_slave_rx2_inst|done ; Rise       ; rx2_freq[1]               ;
; 1249.765 ; 1249.944     ; 0.179          ; Low Pulse Width ; spi_slave:spi_slave_rx2_inst|done ; Rise       ; rx2_freq[20]~_Duplicate_1 ;
; 1249.765 ; 1249.944     ; 0.179          ; Low Pulse Width ; spi_slave:spi_slave_rx2_inst|done ; Rise       ; rx2_freq[21]~_Duplicate_1 ;
; 1249.765 ; 1249.944     ; 0.179          ; Low Pulse Width ; spi_slave:spi_slave_rx2_inst|done ; Rise       ; rx2_freq[22]~_Duplicate_1 ;
; 1249.765 ; 1249.944     ; 0.179          ; Low Pulse Width ; spi_slave:spi_slave_rx2_inst|done ; Rise       ; rx2_freq[23]~_Duplicate_1 ;
; 1249.765 ; 1249.944     ; 0.179          ; Low Pulse Width ; spi_slave:spi_slave_rx2_inst|done ; Rise       ; rx2_freq[24]~_Duplicate_1 ;
; 1249.765 ; 1249.944     ; 0.179          ; Low Pulse Width ; spi_slave:spi_slave_rx2_inst|done ; Rise       ; rx2_freq[25]~_Duplicate_1 ;
; 1249.765 ; 1249.944     ; 0.179          ; Low Pulse Width ; spi_slave:spi_slave_rx2_inst|done ; Rise       ; rx2_freq[26]~_Duplicate_1 ;
; 1249.765 ; 1249.944     ; 0.179          ; Low Pulse Width ; spi_slave:spi_slave_rx2_inst|done ; Rise       ; rx2_freq[27]~_Duplicate_1 ;
; 1249.765 ; 1249.944     ; 0.179          ; Low Pulse Width ; spi_slave:spi_slave_rx2_inst|done ; Rise       ; rx2_freq[28]~_Duplicate_1 ;
; 1249.765 ; 1249.944     ; 0.179          ; Low Pulse Width ; spi_slave:spi_slave_rx2_inst|done ; Rise       ; rx2_freq[29]~_Duplicate_1 ;
; 1249.765 ; 1249.944     ; 0.179          ; Low Pulse Width ; spi_slave:spi_slave_rx2_inst|done ; Rise       ; rx2_freq[2]               ;
; 1249.765 ; 1249.944     ; 0.179          ; Low Pulse Width ; spi_slave:spi_slave_rx2_inst|done ; Rise       ; rx2_freq[30]~_Duplicate_1 ;
; 1249.765 ; 1249.944     ; 0.179          ; Low Pulse Width ; spi_slave:spi_slave_rx2_inst|done ; Rise       ; rx2_freq[31]~_Duplicate_1 ;
; 1249.765 ; 1249.944     ; 0.179          ; Low Pulse Width ; spi_slave:spi_slave_rx2_inst|done ; Rise       ; rx2_freq[3]               ;
; 1249.765 ; 1249.944     ; 0.179          ; Low Pulse Width ; spi_slave:spi_slave_rx2_inst|done ; Rise       ; rx2_freq[4]               ;
; 1249.765 ; 1249.944     ; 0.179          ; Low Pulse Width ; spi_slave:spi_slave_rx2_inst|done ; Rise       ; rx2_freq[5]               ;
; 1249.765 ; 1249.944     ; 0.179          ; Low Pulse Width ; spi_slave:spi_slave_rx2_inst|done ; Rise       ; rx2_freq[6]               ;
; 1249.765 ; 1249.944     ; 0.179          ; Low Pulse Width ; spi_slave:spi_slave_rx2_inst|done ; Rise       ; rx2_freq[7]               ;
; 1249.765 ; 1249.944     ; 0.179          ; Low Pulse Width ; spi_slave:spi_slave_rx2_inst|done ; Rise       ; rx2_freq[8]               ;
; 1249.765 ; 1249.944     ; 0.179          ; Low Pulse Width ; spi_slave:spi_slave_rx2_inst|done ; Rise       ; rx2_freq[9]               ;
; 1249.765 ; 1249.944     ; 0.179          ; Low Pulse Width ; spi_slave:spi_slave_rx2_inst|done ; Rise       ; tx_freq[0]                ;
; 1249.765 ; 1249.944     ; 0.179          ; Low Pulse Width ; spi_slave:spi_slave_rx2_inst|done ; Rise       ; tx_freq[0]~_Duplicate_1   ;
; 1249.765 ; 1249.944     ; 0.179          ; Low Pulse Width ; spi_slave:spi_slave_rx2_inst|done ; Rise       ; tx_freq[10]               ;
; 1249.765 ; 1249.944     ; 0.179          ; Low Pulse Width ; spi_slave:spi_slave_rx2_inst|done ; Rise       ; tx_freq[10]~_Duplicate_1  ;
; 1249.765 ; 1249.944     ; 0.179          ; Low Pulse Width ; spi_slave:spi_slave_rx2_inst|done ; Rise       ; tx_freq[11]               ;
; 1249.765 ; 1249.944     ; 0.179          ; Low Pulse Width ; spi_slave:spi_slave_rx2_inst|done ; Rise       ; tx_freq[11]~_Duplicate_1  ;
; 1249.765 ; 1249.944     ; 0.179          ; Low Pulse Width ; spi_slave:spi_slave_rx2_inst|done ; Rise       ; tx_freq[12]               ;
; 1249.765 ; 1249.944     ; 0.179          ; Low Pulse Width ; spi_slave:spi_slave_rx2_inst|done ; Rise       ; tx_freq[12]~_Duplicate_1  ;
; 1249.765 ; 1249.944     ; 0.179          ; Low Pulse Width ; spi_slave:spi_slave_rx2_inst|done ; Rise       ; tx_freq[13]               ;
; 1249.765 ; 1249.944     ; 0.179          ; Low Pulse Width ; spi_slave:spi_slave_rx2_inst|done ; Rise       ; tx_freq[13]~_Duplicate_1  ;
; 1249.765 ; 1249.944     ; 0.179          ; Low Pulse Width ; spi_slave:spi_slave_rx2_inst|done ; Rise       ; tx_freq[14]               ;
; 1249.765 ; 1249.944     ; 0.179          ; Low Pulse Width ; spi_slave:spi_slave_rx2_inst|done ; Rise       ; tx_freq[14]~_Duplicate_1  ;
; 1249.765 ; 1249.944     ; 0.179          ; Low Pulse Width ; spi_slave:spi_slave_rx2_inst|done ; Rise       ; tx_freq[15]               ;
; 1249.765 ; 1249.944     ; 0.179          ; Low Pulse Width ; spi_slave:spi_slave_rx2_inst|done ; Rise       ; tx_freq[15]~_Duplicate_1  ;
; 1249.765 ; 1249.944     ; 0.179          ; Low Pulse Width ; spi_slave:spi_slave_rx2_inst|done ; Rise       ; tx_freq[16]               ;
; 1249.765 ; 1249.944     ; 0.179          ; Low Pulse Width ; spi_slave:spi_slave_rx2_inst|done ; Rise       ; tx_freq[16]~_Duplicate_1  ;
; 1249.765 ; 1249.944     ; 0.179          ; Low Pulse Width ; spi_slave:spi_slave_rx2_inst|done ; Rise       ; tx_freq[17]               ;
; 1249.765 ; 1249.944     ; 0.179          ; Low Pulse Width ; spi_slave:spi_slave_rx2_inst|done ; Rise       ; tx_freq[17]~_Duplicate_1  ;
; 1249.765 ; 1249.944     ; 0.179          ; Low Pulse Width ; spi_slave:spi_slave_rx2_inst|done ; Rise       ; tx_freq[18]               ;
; 1249.765 ; 1249.944     ; 0.179          ; Low Pulse Width ; spi_slave:spi_slave_rx2_inst|done ; Rise       ; tx_freq[18]~_Duplicate_1  ;
; 1249.765 ; 1249.944     ; 0.179          ; Low Pulse Width ; spi_slave:spi_slave_rx2_inst|done ; Rise       ; tx_freq[19]               ;
; 1249.765 ; 1249.944     ; 0.179          ; Low Pulse Width ; spi_slave:spi_slave_rx2_inst|done ; Rise       ; tx_freq[19]~_Duplicate_1  ;
; 1249.765 ; 1249.944     ; 0.179          ; Low Pulse Width ; spi_slave:spi_slave_rx2_inst|done ; Rise       ; tx_freq[1]                ;
; 1249.765 ; 1249.944     ; 0.179          ; Low Pulse Width ; spi_slave:spi_slave_rx2_inst|done ; Rise       ; tx_freq[1]~_Duplicate_1   ;
; 1249.765 ; 1249.944     ; 0.179          ; Low Pulse Width ; spi_slave:spi_slave_rx2_inst|done ; Rise       ; tx_freq[20]               ;
; 1249.765 ; 1249.944     ; 0.179          ; Low Pulse Width ; spi_slave:spi_slave_rx2_inst|done ; Rise       ; tx_freq[20]~_Duplicate_1  ;
; 1249.765 ; 1249.944     ; 0.179          ; Low Pulse Width ; spi_slave:spi_slave_rx2_inst|done ; Rise       ; tx_freq[21]               ;
; 1249.765 ; 1249.944     ; 0.179          ; Low Pulse Width ; spi_slave:spi_slave_rx2_inst|done ; Rise       ; tx_freq[21]~_Duplicate_1  ;
; 1249.765 ; 1249.944     ; 0.179          ; Low Pulse Width ; spi_slave:spi_slave_rx2_inst|done ; Rise       ; tx_freq[22]               ;
; 1249.765 ; 1249.944     ; 0.179          ; Low Pulse Width ; spi_slave:spi_slave_rx2_inst|done ; Rise       ; tx_freq[22]~_Duplicate_1  ;
; 1249.765 ; 1249.944     ; 0.179          ; Low Pulse Width ; spi_slave:spi_slave_rx2_inst|done ; Rise       ; tx_freq[23]               ;
; 1249.765 ; 1249.944     ; 0.179          ; Low Pulse Width ; spi_slave:spi_slave_rx2_inst|done ; Rise       ; tx_freq[23]~_Duplicate_1  ;
; 1249.765 ; 1249.944     ; 0.179          ; Low Pulse Width ; spi_slave:spi_slave_rx2_inst|done ; Rise       ; tx_freq[24]               ;
; 1249.765 ; 1249.944     ; 0.179          ; Low Pulse Width ; spi_slave:spi_slave_rx2_inst|done ; Rise       ; tx_freq[24]~_Duplicate_1  ;
; 1249.765 ; 1249.944     ; 0.179          ; Low Pulse Width ; spi_slave:spi_slave_rx2_inst|done ; Rise       ; tx_freq[25]               ;
; 1249.765 ; 1249.944     ; 0.179          ; Low Pulse Width ; spi_slave:spi_slave_rx2_inst|done ; Rise       ; tx_freq[25]~_Duplicate_1  ;
; 1249.765 ; 1249.944     ; 0.179          ; Low Pulse Width ; spi_slave:spi_slave_rx2_inst|done ; Rise       ; tx_freq[26]               ;
; 1249.765 ; 1249.944     ; 0.179          ; Low Pulse Width ; spi_slave:spi_slave_rx2_inst|done ; Rise       ; tx_freq[26]~_Duplicate_1  ;
; 1249.765 ; 1249.944     ; 0.179          ; Low Pulse Width ; spi_slave:spi_slave_rx2_inst|done ; Rise       ; tx_freq[27]               ;
; 1249.765 ; 1249.944     ; 0.179          ; Low Pulse Width ; spi_slave:spi_slave_rx2_inst|done ; Rise       ; tx_freq[27]~_Duplicate_1  ;
; 1249.765 ; 1249.944     ; 0.179          ; Low Pulse Width ; spi_slave:spi_slave_rx2_inst|done ; Rise       ; tx_freq[28]               ;
; 1249.765 ; 1249.944     ; 0.179          ; Low Pulse Width ; spi_slave:spi_slave_rx2_inst|done ; Rise       ; tx_freq[28]~_Duplicate_1  ;
; 1249.765 ; 1249.944     ; 0.179          ; Low Pulse Width ; spi_slave:spi_slave_rx2_inst|done ; Rise       ; tx_freq[29]               ;
; 1249.765 ; 1249.944     ; 0.179          ; Low Pulse Width ; spi_slave:spi_slave_rx2_inst|done ; Rise       ; tx_freq[29]~_Duplicate_1  ;
; 1249.765 ; 1249.944     ; 0.179          ; Low Pulse Width ; spi_slave:spi_slave_rx2_inst|done ; Rise       ; tx_freq[2]                ;
; 1249.765 ; 1249.944     ; 0.179          ; Low Pulse Width ; spi_slave:spi_slave_rx2_inst|done ; Rise       ; tx_freq[2]~_Duplicate_1   ;
; 1249.765 ; 1249.944     ; 0.179          ; Low Pulse Width ; spi_slave:spi_slave_rx2_inst|done ; Rise       ; tx_freq[30]               ;
; 1249.765 ; 1249.944     ; 0.179          ; Low Pulse Width ; spi_slave:spi_slave_rx2_inst|done ; Rise       ; tx_freq[30]~_Duplicate_1  ;
; 1249.765 ; 1249.944     ; 0.179          ; Low Pulse Width ; spi_slave:spi_slave_rx2_inst|done ; Rise       ; tx_freq[31]               ;
; 1249.765 ; 1249.944     ; 0.179          ; Low Pulse Width ; spi_slave:spi_slave_rx2_inst|done ; Rise       ; tx_freq[31]~_Duplicate_1  ;
+----------+--------------+----------------+-----------------+-----------------------------------+------------+---------------------------+


+------------------------------------------------------------------------------+
; Setup Times                                                                  ;
+------------------+------------+-------+-------+------------+-----------------+
; Data Port        ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference ;
+------------------+------------+-------+-------+------------+-----------------+
; ad9866_adio[*]   ; ad9866_clk ; 1.105 ; 1.925 ; Rise       ; ad9866_clk      ;
;  ad9866_adio[0]  ; ad9866_clk ; 1.077 ; 1.855 ; Rise       ; ad9866_clk      ;
;  ad9866_adio[1]  ; ad9866_clk ; 0.782 ; 1.536 ; Rise       ; ad9866_clk      ;
;  ad9866_adio[2]  ; ad9866_clk ; 0.549 ; 1.274 ; Rise       ; ad9866_clk      ;
;  ad9866_adio[3]  ; ad9866_clk ; 0.720 ; 1.457 ; Rise       ; ad9866_clk      ;
;  ad9866_adio[4]  ; ad9866_clk ; 0.696 ; 1.477 ; Rise       ; ad9866_clk      ;
;  ad9866_adio[5]  ; ad9866_clk ; 1.021 ; 1.853 ; Rise       ; ad9866_clk      ;
;  ad9866_adio[6]  ; ad9866_clk ; 0.919 ; 1.749 ; Rise       ; ad9866_clk      ;
;  ad9866_adio[7]  ; ad9866_clk ; 1.014 ; 1.802 ; Rise       ; ad9866_clk      ;
;  ad9866_adio[8]  ; ad9866_clk ; 1.004 ; 1.701 ; Rise       ; ad9866_clk      ;
;  ad9866_adio[9]  ; ad9866_clk ; 1.030 ; 1.850 ; Rise       ; ad9866_clk      ;
;  ad9866_adio[10] ; ad9866_clk ; 1.105 ; 1.925 ; Rise       ; ad9866_clk      ;
;  ad9866_adio[11] ; ad9866_clk ; 1.024 ; 1.901 ; Rise       ; ad9866_clk      ;
; spi_ce[*]        ; spi_sck    ; 0.601 ; 1.223 ; Rise       ; spi_sck         ;
;  spi_ce[0]       ; spi_sck    ; 0.581 ; 1.223 ; Rise       ; spi_sck         ;
;  spi_ce[1]       ; spi_sck    ; 0.601 ; 1.212 ; Rise       ; spi_sck         ;
; spi_mosi         ; spi_sck    ; 1.883 ; 2.795 ; Rise       ; spi_sck         ;
; spi_ce[*]        ; spi_sck    ; 0.438 ; 1.251 ; Fall       ; spi_sck         ;
;  spi_ce[0]       ; spi_sck    ; 0.438 ; 1.238 ; Fall       ; spi_sck         ;
;  spi_ce[1]       ; spi_sck    ; 0.436 ; 1.251 ; Fall       ; spi_sck         ;
+------------------+------------+-------+-------+------------+-----------------+


+--------------------------------------------------------------------------------+
; Hold Times                                                                     ;
+------------------+------------+--------+--------+------------+-----------------+
; Data Port        ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference ;
+------------------+------------+--------+--------+------------+-----------------+
; ad9866_adio[*]   ; ad9866_clk ; -0.342 ; -1.055 ; Rise       ; ad9866_clk      ;
;  ad9866_adio[0]  ; ad9866_clk ; -0.781 ; -1.539 ; Rise       ; ad9866_clk      ;
;  ad9866_adio[1]  ; ad9866_clk ; -0.472 ; -1.218 ; Rise       ; ad9866_clk      ;
;  ad9866_adio[2]  ; ad9866_clk ; -0.342 ; -1.055 ; Rise       ; ad9866_clk      ;
;  ad9866_adio[3]  ; ad9866_clk ; -0.505 ; -1.229 ; Rise       ; ad9866_clk      ;
;  ad9866_adio[4]  ; ad9866_clk ; -0.369 ; -1.125 ; Rise       ; ad9866_clk      ;
;  ad9866_adio[5]  ; ad9866_clk ; -0.778 ; -1.557 ; Rise       ; ad9866_clk      ;
;  ad9866_adio[6]  ; ad9866_clk ; -0.449 ; -1.219 ; Rise       ; ad9866_clk      ;
;  ad9866_adio[7]  ; ad9866_clk ; -0.609 ; -1.380 ; Rise       ; ad9866_clk      ;
;  ad9866_adio[8]  ; ad9866_clk ; -0.550 ; -1.346 ; Rise       ; ad9866_clk      ;
;  ad9866_adio[9]  ; ad9866_clk ; -0.460 ; -1.235 ; Rise       ; ad9866_clk      ;
;  ad9866_adio[10] ; ad9866_clk ; -0.434 ; -1.211 ; Rise       ; ad9866_clk      ;
;  ad9866_adio[11] ; ad9866_clk ; -0.599 ; -1.324 ; Rise       ; ad9866_clk      ;
; spi_ce[*]        ; spi_sck    ; -0.198 ; -0.830 ; Rise       ; spi_sck         ;
;  spi_ce[0]       ; spi_sck    ; -0.239 ; -0.830 ; Rise       ; spi_sck         ;
;  spi_ce[1]       ; spi_sck    ; -0.198 ; -0.857 ; Rise       ; spi_sck         ;
; spi_mosi         ; spi_sck    ; -1.467 ; -2.321 ; Rise       ; spi_sck         ;
; spi_ce[*]        ; spi_sck    ; -0.180 ; -0.964 ; Fall       ; spi_sck         ;
;  spi_ce[0]       ; spi_sck    ; -0.180 ; -0.964 ; Fall       ; spi_sck         ;
;  spi_ce[1]       ; spi_sck    ; -0.193 ; -0.985 ; Fall       ; spi_sck         ;
+------------------+------------+--------+--------+------------+-----------------+


+------------------------------------------------------------------------------+
; Clock to Output Times                                                        ;
+------------------+------------+-------+-------+------------+-----------------+
; Data Port        ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference ;
+------------------+------------+-------+-------+------------+-----------------+
; ad9866_rxclk     ; ad9866_clk ; 2.193 ; 2.827 ; Rise       ; ad9866_clk      ;
; ad9866_txclk     ; ad9866_clk ; 2.193 ; 2.827 ; Rise       ; ad9866_clk      ;
; rx1_FIFOEmpty    ; ad9866_clk ; 4.929 ; 4.765 ; Rise       ; ad9866_clk      ;
; rx2_FIFOEmpty    ; ad9866_clk ; 5.071 ; 4.936 ; Rise       ; ad9866_clk      ;
; txFIFOFull       ; ad9866_clk ; 4.716 ; 4.632 ; Rise       ; ad9866_clk      ;
; ad9866_adio[*]   ; ad9866_clk ; 6.482 ; 6.882 ; Fall       ; ad9866_clk      ;
;  ad9866_adio[0]  ; ad9866_clk ; 4.609 ; 4.739 ; Fall       ; ad9866_clk      ;
;  ad9866_adio[1]  ; ad9866_clk ; 4.554 ; 4.688 ; Fall       ; ad9866_clk      ;
;  ad9866_adio[2]  ; ad9866_clk ; 4.740 ; 4.899 ; Fall       ; ad9866_clk      ;
;  ad9866_adio[3]  ; ad9866_clk ; 4.408 ; 4.523 ; Fall       ; ad9866_clk      ;
;  ad9866_adio[4]  ; ad9866_clk ; 4.324 ; 4.436 ; Fall       ; ad9866_clk      ;
;  ad9866_adio[5]  ; ad9866_clk ; 4.324 ; 4.435 ; Fall       ; ad9866_clk      ;
;  ad9866_adio[6]  ; ad9866_clk ; 4.587 ; 4.665 ; Fall       ; ad9866_clk      ;
;  ad9866_adio[7]  ; ad9866_clk ; 4.761 ; 4.915 ; Fall       ; ad9866_clk      ;
;  ad9866_adio[8]  ; ad9866_clk ; 4.719 ; 4.879 ; Fall       ; ad9866_clk      ;
;  ad9866_adio[9]  ; ad9866_clk ; 4.407 ; 4.464 ; Fall       ; ad9866_clk      ;
;  ad9866_adio[10] ; ad9866_clk ; 6.482 ; 6.882 ; Fall       ; ad9866_clk      ;
;  ad9866_adio[11] ; ad9866_clk ; 4.795 ; 4.963 ; Fall       ; ad9866_clk      ;
; ad9866_rxclk     ; ad9866_clk ; 2.193 ; 2.827 ; Fall       ; ad9866_clk      ;
; ad9866_txclk     ; ad9866_clk ; 2.193 ; 2.827 ; Fall       ; ad9866_clk      ;
; spi_miso         ; spi_sck    ; 6.519 ; 6.938 ; Fall       ; spi_sck         ;
+------------------+------------+-------+-------+------------+-----------------+


+------------------------------------------------------------------------------+
; Minimum Clock to Output Times                                                ;
+------------------+------------+-------+-------+------------+-----------------+
; Data Port        ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference ;
+------------------+------------+-------+-------+------------+-----------------+
; ad9866_rxclk     ; ad9866_clk ; 2.165 ; 2.797 ; Rise       ; ad9866_clk      ;
; ad9866_txclk     ; ad9866_clk ; 2.165 ; 2.797 ; Rise       ; ad9866_clk      ;
; rx1_FIFOEmpty    ; ad9866_clk ; 4.158 ; 4.047 ; Rise       ; ad9866_clk      ;
; rx2_FIFOEmpty    ; ad9866_clk ; 4.211 ; 4.080 ; Rise       ; ad9866_clk      ;
; txFIFOFull       ; ad9866_clk ; 4.064 ; 4.014 ; Rise       ; ad9866_clk      ;
; ad9866_adio[*]   ; ad9866_clk ; 4.229 ; 4.339 ; Fall       ; ad9866_clk      ;
;  ad9866_adio[0]  ; ad9866_clk ; 4.502 ; 4.629 ; Fall       ; ad9866_clk      ;
;  ad9866_adio[1]  ; ad9866_clk ; 4.450 ; 4.581 ; Fall       ; ad9866_clk      ;
;  ad9866_adio[2]  ; ad9866_clk ; 4.627 ; 4.782 ; Fall       ; ad9866_clk      ;
;  ad9866_adio[3]  ; ad9866_clk ; 4.309 ; 4.423 ; Fall       ; ad9866_clk      ;
;  ad9866_adio[4]  ; ad9866_clk ; 4.229 ; 4.339 ; Fall       ; ad9866_clk      ;
;  ad9866_adio[5]  ; ad9866_clk ; 4.229 ; 4.339 ; Fall       ; ad9866_clk      ;
;  ad9866_adio[6]  ; ad9866_clk ; 4.478 ; 4.553 ; Fall       ; ad9866_clk      ;
;  ad9866_adio[7]  ; ad9866_clk ; 4.649 ; 4.799 ; Fall       ; ad9866_clk      ;
;  ad9866_adio[8]  ; ad9866_clk ; 4.609 ; 4.765 ; Fall       ; ad9866_clk      ;
;  ad9866_adio[9]  ; ad9866_clk ; 4.305 ; 4.360 ; Fall       ; ad9866_clk      ;
;  ad9866_adio[10] ; ad9866_clk ; 6.369 ; 6.765 ; Fall       ; ad9866_clk      ;
;  ad9866_adio[11] ; ad9866_clk ; 4.681 ; 4.845 ; Fall       ; ad9866_clk      ;
; ad9866_rxclk     ; ad9866_clk ; 2.165 ; 2.797 ; Fall       ; ad9866_clk      ;
; ad9866_txclk     ; ad9866_clk ; 2.165 ; 2.797 ; Fall       ; ad9866_clk      ;
; spi_miso         ; spi_sck    ; 6.280 ; 6.715 ; Fall       ; spi_sck         ;
+------------------+------------+-------+-------+------------+-----------------+


+--------------------------------------------------------------+
; Propagation Delay                                            ;
+------------+-----------------+-------+-------+-------+-------+
; Input Port ; Output Port     ; RR    ; RF    ; FR    ; FF    ;
+------------+-----------------+-------+-------+-------+-------+
; ptt_in     ; DEBUG_LED4      ; 5.555 ; 5.667 ; 6.472 ; 6.603 ;
; ptt_in     ; ad9866_adio[0]  ; 5.483 ; 5.107 ; 6.384 ; 6.008 ;
; ptt_in     ; ad9866_adio[1]  ; 5.882 ; 5.506 ; 6.842 ; 6.466 ;
; ptt_in     ; ad9866_adio[2]  ; 5.885 ; 5.509 ; 6.852 ; 6.476 ;
; ptt_in     ; ad9866_adio[3]  ; 5.885 ; 5.509 ; 6.852 ; 6.476 ;
; ptt_in     ; ad9866_adio[4]  ; 5.507 ; 5.131 ; 6.412 ; 6.036 ;
; ptt_in     ; ad9866_adio[5]  ; 5.507 ; 5.131 ; 6.412 ; 6.036 ;
; ptt_in     ; ad9866_adio[6]  ; 5.495 ; 5.119 ; 6.398 ; 6.022 ;
; ptt_in     ; ad9866_adio[7]  ; 5.495 ; 5.119 ; 6.398 ; 6.022 ;
; ptt_in     ; ad9866_adio[8]  ; 5.311 ; 4.935 ; 6.172 ; 5.796 ;
; ptt_in     ; ad9866_adio[9]  ; 5.311 ; 4.935 ; 6.172 ; 5.796 ;
; ptt_in     ; ad9866_adio[10] ; 5.292 ; 4.916 ; 6.166 ; 5.790 ;
; ptt_in     ; ad9866_adio[11] ; 5.314 ; 4.938 ; 6.176 ; 5.800 ;
; ptt_in     ; ad9866_rxen     ;       ; 5.938 ; 7.136 ;       ;
; ptt_in     ; ad9866_txen     ; 4.246 ;       ;       ; 5.219 ;
; ptt_in     ; ptt_out         ; 3.923 ;       ;       ; 4.746 ;
+------------+-----------------+-------+-------+-------+-------+


+--------------------------------------------------------------+
; Minimum Propagation Delay                                    ;
+------------+-----------------+-------+-------+-------+-------+
; Input Port ; Output Port     ; RR    ; RF    ; FR    ; FF    ;
+------------+-----------------+-------+-------+-------+-------+
; ptt_in     ; DEBUG_LED4      ; 5.394 ; 5.499 ; 6.298 ; 6.422 ;
; ptt_in     ; ad9866_adio[0]  ; 5.273 ; 4.912 ; 6.162 ; 5.801 ;
; ptt_in     ; ad9866_adio[1]  ; 5.656 ; 5.295 ; 6.601 ; 6.240 ;
; ptt_in     ; ad9866_adio[2]  ; 5.659 ; 5.298 ; 6.611 ; 6.250 ;
; ptt_in     ; ad9866_adio[3]  ; 5.659 ; 5.298 ; 6.611 ; 6.250 ;
; ptt_in     ; ad9866_adio[4]  ; 5.296 ; 4.935 ; 6.188 ; 5.827 ;
; ptt_in     ; ad9866_adio[5]  ; 5.296 ; 4.935 ; 6.188 ; 5.827 ;
; ptt_in     ; ad9866_adio[6]  ; 5.285 ; 4.924 ; 6.175 ; 5.814 ;
; ptt_in     ; ad9866_adio[7]  ; 5.285 ; 4.924 ; 6.175 ; 5.814 ;
; ptt_in     ; ad9866_adio[8]  ; 5.108 ; 4.747 ; 5.959 ; 5.598 ;
; ptt_in     ; ad9866_adio[9]  ; 5.108 ; 4.747 ; 5.959 ; 5.598 ;
; ptt_in     ; ad9866_adio[10] ; 5.090 ; 4.729 ; 5.953 ; 5.592 ;
; ptt_in     ; ad9866_adio[11] ; 5.111 ; 4.750 ; 5.962 ; 5.601 ;
; ptt_in     ; ad9866_rxen     ;       ; 5.830 ; 7.016 ;       ;
; ptt_in     ; ad9866_txen     ; 4.138 ;       ;       ; 5.099 ;
; ptt_in     ; ptt_out         ; 3.826 ;       ;       ; 4.640 ;
+------------+-----------------+-------+-------+-------+-------+


----------------
; MTBF Summary ;
----------------
Worst-Case MTBF of Design is 1e+09 years or 3.15e+16 seconds.
Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.

Number of Synchronizer Chains Found: 32
Shortest Synchronizer Chain: 2 Registers
Fraction of Chains for which MTBFs Could Not be Calculated: 0.000
Worst Case Available Settling Time: 21.006 ns

Worst-Case MTBF values are calculated based on the worst-case silicon characteristics, with worst-case operating conditions.
  - Under worst-case conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 2.7
Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions.
  - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 9.9



+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Synchronizer Summary                                                                                                                                                                                                                                                                                       ;
+-------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------+-------------------------+------------------------+-------------------------+
; Source Node                                                                               ; Synchronization Node                                                                                                              ; Worst-Case MTBF (Years) ; Typical MTBF (Years)   ; Included in Design MTBF ;
+-------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------+-------------------------+------------------------+-------------------------+
; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|delayed_wrptr_g[10] ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|alt_synch_pipe_uld:rs_dgwp|dffpipe_te9:dffpipe4|dffe5a[10]  ; Greater than 1 Billion  ; Greater than 1 Billion ; Yes                     ;
; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|delayed_wrptr_g[4]  ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|alt_synch_pipe_uld:rs_dgwp|dffpipe_te9:dffpipe4|dffe5a[4]   ; Greater than 1 Billion  ; Greater than 1 Billion ; Yes                     ;
; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|delayed_wrptr_g[5]  ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|alt_synch_pipe_uld:rs_dgwp|dffpipe_te9:dffpipe4|dffe5a[5]   ; Greater than 1 Billion  ; Greater than 1 Billion ; Yes                     ;
; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|delayed_wrptr_g[2]  ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|alt_synch_pipe_uld:rs_dgwp|dffpipe_te9:dffpipe4|dffe5a[2]   ; Greater than 1 Billion  ; Greater than 1 Billion ; Yes                     ;
; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|delayed_wrptr_g[1]  ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|alt_synch_pipe_uld:rs_dgwp|dffpipe_te9:dffpipe4|dffe5a[1]   ; Greater than 1 Billion  ; Greater than 1 Billion ; Yes                     ;
; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|delayed_wrptr_g[11] ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|alt_synch_pipe_uld:rs_dgwp|dffpipe_te9:dffpipe4|dffe5a[11]  ; Greater than 1 Billion  ; Greater than 1 Billion ; Yes                     ;
; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|delayed_wrptr_g[3]  ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|alt_synch_pipe_uld:rs_dgwp|dffpipe_te9:dffpipe4|dffe5a[3]   ; Greater than 1 Billion  ; Greater than 1 Billion ; Yes                     ;
; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|delayed_wrptr_g[6]  ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|alt_synch_pipe_uld:rs_dgwp|dffpipe_te9:dffpipe4|dffe5a[6]   ; Greater than 1 Billion  ; Greater than 1 Billion ; Yes                     ;
; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|delayed_wrptr_g[8]  ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|alt_synch_pipe_uld:rs_dgwp|dffpipe_te9:dffpipe4|dffe5a[8]   ; Greater than 1 Billion  ; Greater than 1 Billion ; Yes                     ;
; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|delayed_wrptr_g[7]  ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|alt_synch_pipe_uld:rs_dgwp|dffpipe_te9:dffpipe4|dffe5a[7]   ; Greater than 1 Billion  ; Greater than 1 Billion ; Yes                     ;
; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|delayed_wrptr_g[9]  ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|alt_synch_pipe_uld:rs_dgwp|dffpipe_te9:dffpipe4|dffe5a[9]   ; Greater than 1 Billion  ; Greater than 1 Billion ; Yes                     ;
; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|delayed_wrptr_g[0]  ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|alt_synch_pipe_uld:rs_dgwp|dffpipe_te9:dffpipe4|dffe5a[0]   ; Greater than 1 Billion  ; Greater than 1 Billion ; Yes                     ;
; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|rdptr_g[3]        ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|alt_synch_pipe_5md:ws_dgrp|dffpipe_4f9:dffpipe8|dffe9a[3] ; Greater than 1 Billion  ; Greater than 1 Billion ; Yes                     ;
; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|rdptr_g[4]        ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|alt_synch_pipe_5md:ws_dgrp|dffpipe_4f9:dffpipe8|dffe9a[4] ; Greater than 1 Billion  ; Greater than 1 Billion ; Yes                     ;
; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|rdptr_g[7]        ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|alt_synch_pipe_5md:ws_dgrp|dffpipe_4f9:dffpipe8|dffe9a[7] ; Greater than 1 Billion  ; Greater than 1 Billion ; Yes                     ;
; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|rdptr_g[1]          ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|alt_synch_pipe_5md:ws_dgrp|dffpipe_4f9:dffpipe8|dffe9a[1]   ; Greater than 1 Billion  ; Greater than 1 Billion ; Yes                     ;
; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|rdptr_g[6]        ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|alt_synch_pipe_5md:ws_dgrp|dffpipe_4f9:dffpipe8|dffe9a[6] ; Greater than 1 Billion  ; Greater than 1 Billion ; Yes                     ;
; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|rdptr_g[2]        ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|alt_synch_pipe_5md:ws_dgrp|dffpipe_4f9:dffpipe8|dffe9a[2] ; Greater than 1 Billion  ; Greater than 1 Billion ; Yes                     ;
; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|rdptr_g[0]          ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|alt_synch_pipe_5md:ws_dgrp|dffpipe_4f9:dffpipe8|dffe9a[0]   ; Greater than 1 Billion  ; Greater than 1 Billion ; Yes                     ;
; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|rdptr_g[6]          ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|alt_synch_pipe_5md:ws_dgrp|dffpipe_4f9:dffpipe8|dffe9a[6]   ; Greater than 1 Billion  ; Greater than 1 Billion ; Yes                     ;
; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|rdptr_g[0]        ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|alt_synch_pipe_5md:ws_dgrp|dffpipe_4f9:dffpipe8|dffe9a[0] ; Greater than 1 Billion  ; Greater than 1 Billion ; Yes                     ;
; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|rdptr_g[1]        ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|alt_synch_pipe_5md:ws_dgrp|dffpipe_4f9:dffpipe8|dffe9a[1] ; Greater than 1 Billion  ; Greater than 1 Billion ; Yes                     ;
; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|rdptr_g[8]          ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|alt_synch_pipe_5md:ws_dgrp|dffpipe_4f9:dffpipe8|dffe9a[8]   ; Greater than 1 Billion  ; Greater than 1 Billion ; Yes                     ;
; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|rdptr_g[3]          ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|alt_synch_pipe_5md:ws_dgrp|dffpipe_4f9:dffpipe8|dffe9a[3]   ; Greater than 1 Billion  ; Greater than 1 Billion ; Yes                     ;
; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|rdptr_g[9]          ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|alt_synch_pipe_5md:ws_dgrp|dffpipe_4f9:dffpipe8|dffe9a[9]   ; Greater than 1 Billion  ; Greater than 1 Billion ; Yes                     ;
; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|rdptr_g[2]          ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|alt_synch_pipe_5md:ws_dgrp|dffpipe_4f9:dffpipe8|dffe9a[2]   ; Greater than 1 Billion  ; Greater than 1 Billion ; Yes                     ;
; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|rdptr_g[9]        ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|alt_synch_pipe_5md:ws_dgrp|dffpipe_4f9:dffpipe8|dffe9a[9] ; Greater than 1 Billion  ; Greater than 1 Billion ; Yes                     ;
; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|rdptr_g[4]          ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|alt_synch_pipe_5md:ws_dgrp|dffpipe_4f9:dffpipe8|dffe9a[4]   ; Greater than 1 Billion  ; Greater than 1 Billion ; Yes                     ;
; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|rdptr_g[5]          ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|alt_synch_pipe_5md:ws_dgrp|dffpipe_4f9:dffpipe8|dffe9a[5]   ; Greater than 1 Billion  ; Greater than 1 Billion ; Yes                     ;
; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|rdptr_g[5]        ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|alt_synch_pipe_5md:ws_dgrp|dffpipe_4f9:dffpipe8|dffe9a[5] ; Greater than 1 Billion  ; Greater than 1 Billion ; Yes                     ;
; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|rdptr_g[8]        ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|alt_synch_pipe_5md:ws_dgrp|dffpipe_4f9:dffpipe8|dffe9a[8] ; Greater than 1 Billion  ; Greater than 1 Billion ; Yes                     ;
; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|rdptr_g[7]          ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|alt_synch_pipe_5md:ws_dgrp|dffpipe_4f9:dffpipe8|dffe9a[7]   ; Greater than 1 Billion  ; Greater than 1 Billion ; Yes                     ;
+-------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------+-------------------------+------------------------+-------------------------+


Synchronizer Chain #1: Worst-Case MTBF is Greater than 1 Billion Years
===============================================================================
+------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                              ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                            ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|delayed_wrptr_g[10]                                        ;
; Synchronization Node    ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|alt_synch_pipe_uld:rs_dgwp|dffpipe_te9:dffpipe4|dffe5a[10] ;
; Worst-Case MTBF (years) ; Greater than 1 Billion                                                                                                           ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                           ;
; Included in Design MTBF ; Yes                                                                                                                              ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------+

+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                  ;
+-----------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                          ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+-----------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                             ; User Specified         ;              ;                  ;              ;
; Worst-Case MTBF (years)                                                                                                           ; Greater than 1 Billion ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                              ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                      ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                      ; 21.006                 ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                         ; 0.05                   ;              ;                  ;              ;
; Source Clock                                                                                                                      ;                        ;              ;                  ;              ;
;  spi_ce0 (INVERTED)                                                                                                               ;                        ; 2500.000     ; 0.4 MHz          ;              ;
; Synchronization Clock                                                                                                             ;                        ;              ;                  ;              ;
;  ad9866_clk                                                                                                                       ;                        ; 13.563       ; 73.73 MHz        ;              ;
; Asynchronous Source                                                                                                               ;                        ;              ;                  ;              ;
;  txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|delayed_wrptr_g[10]                                        ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                         ;                        ;              ;                  ;              ;
;  txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|alt_synch_pipe_uld:rs_dgwp|dffpipe_te9:dffpipe4|dffe5a[10] ;                        ;              ;                  ; 13.108       ;
;  txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|alt_synch_pipe_uld:rs_dgwp|dffpipe_te9:dffpipe4|dffe6a[10] ;                        ;              ;                  ; 7.898        ;
+-----------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #2: Worst-Case MTBF is Greater than 1 Billion Years
===============================================================================
+-----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                             ;
+-------------------------+---------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                           ;
+-------------------------+---------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|delayed_wrptr_g[4]                                        ;
; Synchronization Node    ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|alt_synch_pipe_uld:rs_dgwp|dffpipe_te9:dffpipe4|dffe5a[4] ;
; Worst-Case MTBF (years) ; Greater than 1 Billion                                                                                                          ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                          ;
; Included in Design MTBF ; Yes                                                                                                                             ;
+-------------------------+---------------------------------------------------------------------------------------------------------------------------------+

+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                 ;
+----------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                         ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+----------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                            ; User Specified         ;              ;                  ;              ;
; Worst-Case MTBF (years)                                                                                                          ; Greater than 1 Billion ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                             ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                     ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                     ; 21.111                 ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                        ; 0.05                   ;              ;                  ;              ;
; Source Clock                                                                                                                     ;                        ;              ;                  ;              ;
;  spi_ce0 (INVERTED)                                                                                                              ;                        ; 2500.000     ; 0.4 MHz          ;              ;
; Synchronization Clock                                                                                                            ;                        ;              ;                  ;              ;
;  ad9866_clk                                                                                                                      ;                        ; 13.563       ; 73.73 MHz        ;              ;
; Asynchronous Source                                                                                                              ;                        ;              ;                  ;              ;
;  txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|delayed_wrptr_g[4]                                        ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                        ;                        ;              ;                  ;              ;
;  txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|alt_synch_pipe_uld:rs_dgwp|dffpipe_te9:dffpipe4|dffe5a[4] ;                        ;              ;                  ; 13.106       ;
;  txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|alt_synch_pipe_uld:rs_dgwp|dffpipe_te9:dffpipe4|dffe6a[4] ;                        ;              ;                  ; 8.005        ;
+----------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #3: Worst-Case MTBF is Greater than 1 Billion Years
===============================================================================
+-----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                             ;
+-------------------------+---------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                           ;
+-------------------------+---------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|delayed_wrptr_g[5]                                        ;
; Synchronization Node    ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|alt_synch_pipe_uld:rs_dgwp|dffpipe_te9:dffpipe4|dffe5a[5] ;
; Worst-Case MTBF (years) ; Greater than 1 Billion                                                                                                          ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                          ;
; Included in Design MTBF ; Yes                                                                                                                             ;
+-------------------------+---------------------------------------------------------------------------------------------------------------------------------+

+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                 ;
+----------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                         ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+----------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                            ; User Specified         ;              ;                  ;              ;
; Worst-Case MTBF (years)                                                                                                          ; Greater than 1 Billion ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                             ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                     ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                     ; 21.161                 ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                        ; 0.05                   ;              ;                  ;              ;
; Source Clock                                                                                                                     ;                        ;              ;                  ;              ;
;  spi_ce0 (INVERTED)                                                                                                              ;                        ; 2500.000     ; 0.4 MHz          ;              ;
; Synchronization Clock                                                                                                            ;                        ;              ;                  ;              ;
;  ad9866_clk                                                                                                                      ;                        ; 13.563       ; 73.73 MHz        ;              ;
; Asynchronous Source                                                                                                              ;                        ;              ;                  ;              ;
;  txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|delayed_wrptr_g[5]                                        ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                        ;                        ;              ;                  ;              ;
;  txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|alt_synch_pipe_uld:rs_dgwp|dffpipe_te9:dffpipe4|dffe5a[5] ;                        ;              ;                  ; 13.170       ;
;  txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|alt_synch_pipe_uld:rs_dgwp|dffpipe_te9:dffpipe4|dffe6a[5] ;                        ;              ;                  ; 7.991        ;
+----------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #4: Worst-Case MTBF is Greater than 1 Billion Years
===============================================================================
+-----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                             ;
+-------------------------+---------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                           ;
+-------------------------+---------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|delayed_wrptr_g[2]                                        ;
; Synchronization Node    ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|alt_synch_pipe_uld:rs_dgwp|dffpipe_te9:dffpipe4|dffe5a[2] ;
; Worst-Case MTBF (years) ; Greater than 1 Billion                                                                                                          ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                          ;
; Included in Design MTBF ; Yes                                                                                                                             ;
+-------------------------+---------------------------------------------------------------------------------------------------------------------------------+

+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                 ;
+----------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                         ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+----------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                            ; User Specified         ;              ;                  ;              ;
; Worst-Case MTBF (years)                                                                                                          ; Greater than 1 Billion ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                             ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                     ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                     ; 21.202                 ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                        ; 0.05                   ;              ;                  ;              ;
; Source Clock                                                                                                                     ;                        ;              ;                  ;              ;
;  spi_ce0 (INVERTED)                                                                                                              ;                        ; 2500.000     ; 0.4 MHz          ;              ;
; Synchronization Clock                                                                                                            ;                        ;              ;                  ;              ;
;  ad9866_clk                                                                                                                      ;                        ; 13.563       ; 73.73 MHz        ;              ;
; Asynchronous Source                                                                                                              ;                        ;              ;                  ;              ;
;  txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|delayed_wrptr_g[2]                                        ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                        ;                        ;              ;                  ;              ;
;  txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|alt_synch_pipe_uld:rs_dgwp|dffpipe_te9:dffpipe4|dffe5a[2] ;                        ;              ;                  ; 13.106       ;
;  txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|alt_synch_pipe_uld:rs_dgwp|dffpipe_te9:dffpipe4|dffe6a[2] ;                        ;              ;                  ; 8.096        ;
+----------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #5: Worst-Case MTBF is Greater than 1 Billion Years
===============================================================================
+-----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                             ;
+-------------------------+---------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                           ;
+-------------------------+---------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|delayed_wrptr_g[1]                                        ;
; Synchronization Node    ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|alt_synch_pipe_uld:rs_dgwp|dffpipe_te9:dffpipe4|dffe5a[1] ;
; Worst-Case MTBF (years) ; Greater than 1 Billion                                                                                                          ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                          ;
; Included in Design MTBF ; Yes                                                                                                                             ;
+-------------------------+---------------------------------------------------------------------------------------------------------------------------------+

+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                 ;
+----------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                         ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+----------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                            ; User Specified         ;              ;                  ;              ;
; Worst-Case MTBF (years)                                                                                                          ; Greater than 1 Billion ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                             ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                     ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                     ; 21.214                 ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                        ; 0.05                   ;              ;                  ;              ;
; Source Clock                                                                                                                     ;                        ;              ;                  ;              ;
;  spi_ce0 (INVERTED)                                                                                                              ;                        ; 2500.000     ; 0.4 MHz          ;              ;
; Synchronization Clock                                                                                                            ;                        ;              ;                  ;              ;
;  ad9866_clk                                                                                                                      ;                        ; 13.563       ; 73.73 MHz        ;              ;
; Asynchronous Source                                                                                                              ;                        ;              ;                  ;              ;
;  txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|delayed_wrptr_g[1]                                        ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                        ;                        ;              ;                  ;              ;
;  txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|alt_synch_pipe_uld:rs_dgwp|dffpipe_te9:dffpipe4|dffe5a[1] ;                        ;              ;                  ; 12.876       ;
;  txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|alt_synch_pipe_uld:rs_dgwp|dffpipe_te9:dffpipe4|dffe6a[1] ;                        ;              ;                  ; 8.338        ;
+----------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #6: Worst-Case MTBF is Greater than 1 Billion Years
===============================================================================
+------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                              ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                            ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|delayed_wrptr_g[11]                                        ;
; Synchronization Node    ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|alt_synch_pipe_uld:rs_dgwp|dffpipe_te9:dffpipe4|dffe5a[11] ;
; Worst-Case MTBF (years) ; Greater than 1 Billion                                                                                                           ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                           ;
; Included in Design MTBF ; Yes                                                                                                                              ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------+

+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                  ;
+-----------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                          ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+-----------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                             ; User Specified         ;              ;                  ;              ;
; Worst-Case MTBF (years)                                                                                                           ; Greater than 1 Billion ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                              ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                      ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                      ; 21.234                 ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                         ; 0.05                   ;              ;                  ;              ;
; Source Clock                                                                                                                      ;                        ;              ;                  ;              ;
;  spi_ce0 (INVERTED)                                                                                                               ;                        ; 2500.000     ; 0.4 MHz          ;              ;
; Synchronization Clock                                                                                                             ;                        ;              ;                  ;              ;
;  ad9866_clk                                                                                                                       ;                        ; 13.563       ; 73.73 MHz        ;              ;
; Asynchronous Source                                                                                                               ;                        ;              ;                  ;              ;
;  txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|delayed_wrptr_g[11]                                        ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                         ;                        ;              ;                  ;              ;
;  txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|alt_synch_pipe_uld:rs_dgwp|dffpipe_te9:dffpipe4|dffe5a[11] ;                        ;              ;                  ; 13.107       ;
;  txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|alt_synch_pipe_uld:rs_dgwp|dffpipe_te9:dffpipe4|dffe6a[11] ;                        ;              ;                  ; 8.127        ;
+-----------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #7: Worst-Case MTBF is Greater than 1 Billion Years
===============================================================================
+-----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                             ;
+-------------------------+---------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                           ;
+-------------------------+---------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|delayed_wrptr_g[3]                                        ;
; Synchronization Node    ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|alt_synch_pipe_uld:rs_dgwp|dffpipe_te9:dffpipe4|dffe5a[3] ;
; Worst-Case MTBF (years) ; Greater than 1 Billion                                                                                                          ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                          ;
; Included in Design MTBF ; Yes                                                                                                                             ;
+-------------------------+---------------------------------------------------------------------------------------------------------------------------------+

+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                 ;
+----------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                         ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+----------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                            ; User Specified         ;              ;                  ;              ;
; Worst-Case MTBF (years)                                                                                                          ; Greater than 1 Billion ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                             ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                     ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                     ; 21.241                 ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                        ; 0.05                   ;              ;                  ;              ;
; Source Clock                                                                                                                     ;                        ;              ;                  ;              ;
;  spi_ce0 (INVERTED)                                                                                                              ;                        ; 2500.000     ; 0.4 MHz          ;              ;
; Synchronization Clock                                                                                                            ;                        ;              ;                  ;              ;
;  ad9866_clk                                                                                                                      ;                        ; 13.563       ; 73.73 MHz        ;              ;
; Asynchronous Source                                                                                                              ;                        ;              ;                  ;              ;
;  txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|delayed_wrptr_g[3]                                        ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                        ;                        ;              ;                  ;              ;
;  txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|alt_synch_pipe_uld:rs_dgwp|dffpipe_te9:dffpipe4|dffe5a[3] ;                        ;              ;                  ; 13.173       ;
;  txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|alt_synch_pipe_uld:rs_dgwp|dffpipe_te9:dffpipe4|dffe6a[3] ;                        ;              ;                  ; 8.068        ;
+----------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #8: Worst-Case MTBF is Greater than 1 Billion Years
===============================================================================
+-----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                             ;
+-------------------------+---------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                           ;
+-------------------------+---------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|delayed_wrptr_g[6]                                        ;
; Synchronization Node    ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|alt_synch_pipe_uld:rs_dgwp|dffpipe_te9:dffpipe4|dffe5a[6] ;
; Worst-Case MTBF (years) ; Greater than 1 Billion                                                                                                          ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                          ;
; Included in Design MTBF ; Yes                                                                                                                             ;
+-------------------------+---------------------------------------------------------------------------------------------------------------------------------+

+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                 ;
+----------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                         ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+----------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                            ; User Specified         ;              ;                  ;              ;
; Worst-Case MTBF (years)                                                                                                          ; Greater than 1 Billion ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                             ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                     ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                     ; 21.292                 ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                        ; 0.05                   ;              ;                  ;              ;
; Source Clock                                                                                                                     ;                        ;              ;                  ;              ;
;  spi_ce0 (INVERTED)                                                                                                              ;                        ; 2500.000     ; 0.4 MHz          ;              ;
; Synchronization Clock                                                                                                            ;                        ;              ;                  ;              ;
;  ad9866_clk                                                                                                                      ;                        ; 13.563       ; 73.73 MHz        ;              ;
; Asynchronous Source                                                                                                              ;                        ;              ;                  ;              ;
;  txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|delayed_wrptr_g[6]                                        ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                        ;                        ;              ;                  ;              ;
;  txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|alt_synch_pipe_uld:rs_dgwp|dffpipe_te9:dffpipe4|dffe5a[6] ;                        ;              ;                  ; 13.106       ;
;  txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|alt_synch_pipe_uld:rs_dgwp|dffpipe_te9:dffpipe4|dffe6a[6] ;                        ;              ;                  ; 8.186        ;
+----------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #9: Worst-Case MTBF is Greater than 1 Billion Years
===============================================================================
+-----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                             ;
+-------------------------+---------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                           ;
+-------------------------+---------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|delayed_wrptr_g[8]                                        ;
; Synchronization Node    ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|alt_synch_pipe_uld:rs_dgwp|dffpipe_te9:dffpipe4|dffe5a[8] ;
; Worst-Case MTBF (years) ; Greater than 1 Billion                                                                                                          ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                          ;
; Included in Design MTBF ; Yes                                                                                                                             ;
+-------------------------+---------------------------------------------------------------------------------------------------------------------------------+

+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                 ;
+----------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                         ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+----------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                            ; User Specified         ;              ;                  ;              ;
; Worst-Case MTBF (years)                                                                                                          ; Greater than 1 Billion ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                             ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                     ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                     ; 21.328                 ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                        ; 0.05                   ;              ;                  ;              ;
; Source Clock                                                                                                                     ;                        ;              ;                  ;              ;
;  spi_ce0 (INVERTED)                                                                                                              ;                        ; 2500.000     ; 0.4 MHz          ;              ;
; Synchronization Clock                                                                                                            ;                        ;              ;                  ;              ;
;  ad9866_clk                                                                                                                      ;                        ; 13.563       ; 73.73 MHz        ;              ;
; Asynchronous Source                                                                                                              ;                        ;              ;                  ;              ;
;  txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|delayed_wrptr_g[8]                                        ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                        ;                        ;              ;                  ;              ;
;  txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|alt_synch_pipe_uld:rs_dgwp|dffpipe_te9:dffpipe4|dffe5a[8] ;                        ;              ;                  ; 13.108       ;
;  txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|alt_synch_pipe_uld:rs_dgwp|dffpipe_te9:dffpipe4|dffe6a[8] ;                        ;              ;                  ; 8.220        ;
+----------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #10: Worst-Case MTBF is Greater than 1 Billion Years
===============================================================================
+-----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                             ;
+-------------------------+---------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                           ;
+-------------------------+---------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|delayed_wrptr_g[7]                                        ;
; Synchronization Node    ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|alt_synch_pipe_uld:rs_dgwp|dffpipe_te9:dffpipe4|dffe5a[7] ;
; Worst-Case MTBF (years) ; Greater than 1 Billion                                                                                                          ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                          ;
; Included in Design MTBF ; Yes                                                                                                                             ;
+-------------------------+---------------------------------------------------------------------------------------------------------------------------------+

+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                 ;
+----------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                         ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+----------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                            ; User Specified         ;              ;                  ;              ;
; Worst-Case MTBF (years)                                                                                                          ; Greater than 1 Billion ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                             ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                     ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                     ; 21.328                 ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                        ; 0.05                   ;              ;                  ;              ;
; Source Clock                                                                                                                     ;                        ;              ;                  ;              ;
;  spi_ce0 (INVERTED)                                                                                                              ;                        ; 2500.000     ; 0.4 MHz          ;              ;
; Synchronization Clock                                                                                                            ;                        ;              ;                  ;              ;
;  ad9866_clk                                                                                                                      ;                        ; 13.563       ; 73.73 MHz        ;              ;
; Asynchronous Source                                                                                                              ;                        ;              ;                  ;              ;
;  txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|delayed_wrptr_g[7]                                        ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                        ;                        ;              ;                  ;              ;
;  txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|alt_synch_pipe_uld:rs_dgwp|dffpipe_te9:dffpipe4|dffe5a[7] ;                        ;              ;                  ; 13.172       ;
;  txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|alt_synch_pipe_uld:rs_dgwp|dffpipe_te9:dffpipe4|dffe6a[7] ;                        ;              ;                  ; 8.156        ;
+----------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #11: Worst-Case MTBF is Greater than 1 Billion Years
===============================================================================
+-----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                             ;
+-------------------------+---------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                           ;
+-------------------------+---------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|delayed_wrptr_g[9]                                        ;
; Synchronization Node    ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|alt_synch_pipe_uld:rs_dgwp|dffpipe_te9:dffpipe4|dffe5a[9] ;
; Worst-Case MTBF (years) ; Greater than 1 Billion                                                                                                          ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                          ;
; Included in Design MTBF ; Yes                                                                                                                             ;
+-------------------------+---------------------------------------------------------------------------------------------------------------------------------+

+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                 ;
+----------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                         ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+----------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                            ; User Specified         ;              ;                  ;              ;
; Worst-Case MTBF (years)                                                                                                          ; Greater than 1 Billion ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                             ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                     ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                     ; 21.362                 ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                        ; 0.05                   ;              ;                  ;              ;
; Source Clock                                                                                                                     ;                        ;              ;                  ;              ;
;  spi_ce0 (INVERTED)                                                                                                              ;                        ; 2500.000     ; 0.4 MHz          ;              ;
; Synchronization Clock                                                                                                            ;                        ;              ;                  ;              ;
;  ad9866_clk                                                                                                                      ;                        ; 13.563       ; 73.73 MHz        ;              ;
; Asynchronous Source                                                                                                              ;                        ;              ;                  ;              ;
;  txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|delayed_wrptr_g[9]                                        ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                        ;                        ;              ;                  ;              ;
;  txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|alt_synch_pipe_uld:rs_dgwp|dffpipe_te9:dffpipe4|dffe5a[9] ;                        ;              ;                  ; 13.171       ;
;  txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|alt_synch_pipe_uld:rs_dgwp|dffpipe_te9:dffpipe4|dffe6a[9] ;                        ;              ;                  ; 8.191        ;
+----------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #12: Worst-Case MTBF is Greater than 1 Billion Years
===============================================================================
+-----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                             ;
+-------------------------+---------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                           ;
+-------------------------+---------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|delayed_wrptr_g[0]                                        ;
; Synchronization Node    ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|alt_synch_pipe_uld:rs_dgwp|dffpipe_te9:dffpipe4|dffe5a[0] ;
; Worst-Case MTBF (years) ; Greater than 1 Billion                                                                                                          ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                          ;
; Included in Design MTBF ; Yes                                                                                                                             ;
+-------------------------+---------------------------------------------------------------------------------------------------------------------------------+

+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                 ;
+----------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                         ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+----------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                            ; User Specified         ;              ;                  ;              ;
; Worst-Case MTBF (years)                                                                                                          ; Greater than 1 Billion ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                             ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                     ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                     ; 21.473                 ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                        ; 0.05                   ;              ;                  ;              ;
; Source Clock                                                                                                                     ;                        ;              ;                  ;              ;
;  spi_ce0 (INVERTED)                                                                                                              ;                        ; 2500.000     ; 0.4 MHz          ;              ;
; Synchronization Clock                                                                                                            ;                        ;              ;                  ;              ;
;  ad9866_clk                                                                                                                      ;                        ; 13.563       ; 73.73 MHz        ;              ;
; Asynchronous Source                                                                                                              ;                        ;              ;                  ;              ;
;  txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|delayed_wrptr_g[0]                                        ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                        ;                        ;              ;                  ;              ;
;  txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|alt_synch_pipe_uld:rs_dgwp|dffpipe_te9:dffpipe4|dffe5a[0] ;                        ;              ;                  ; 13.105       ;
;  txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|alt_synch_pipe_uld:rs_dgwp|dffpipe_te9:dffpipe4|dffe6a[0] ;                        ;              ;                  ; 8.368        ;
+----------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #13: Worst-Case MTBF is Greater than 1 Billion Years
===============================================================================
+-------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                               ;
+-------------------------+-----------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                             ;
+-------------------------+-----------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|rdptr_g[3]                                                ;
; Synchronization Node    ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|alt_synch_pipe_5md:ws_dgrp|dffpipe_4f9:dffpipe8|dffe9a[3] ;
; Worst-Case MTBF (years) ; Greater than 1 Billion                                                                                                            ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                            ;
; Included in Design MTBF ; Yes                                                                                                                               ;
+-------------------------+-----------------------------------------------------------------------------------------------------------------------------------+

+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                    ;
+-------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                            ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+-------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                               ; User Specified         ;              ;                  ;              ;
; Worst-Case MTBF (years)                                                                                                             ; Greater than 1 Billion ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                        ; 9                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                        ; 112.796                ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                           ; 0.05                   ;              ;                  ;              ;
; Source Clock                                                                                                                        ;                        ;              ;                  ;              ;
;  spi_ce1 (INVERTED)                                                                                                                 ;                        ; 2500.000     ; 0.4 MHz          ;              ;
; Synchronization Clock                                                                                                               ;                        ;              ;                  ;              ;
;  ad9866_clk                                                                                                                         ;                        ; 13.563       ; 73.73 MHz        ;              ;
; Asynchronous Source                                                                                                                 ;                        ;              ;                  ;              ;
;  rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|rdptr_g[3]                                                 ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                           ;                        ;              ;                  ;              ;
;  rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|alt_synch_pipe_5md:ws_dgrp|dffpipe_4f9:dffpipe8|dffe9a[3]  ;                        ;              ;                  ; 13.173       ;
;  rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|alt_synch_pipe_5md:ws_dgrp|dffpipe_4f9:dffpipe8|dffe10a[3] ;                        ;              ;                  ; 12.961       ;
;  rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|alt_synch_pipe_5md:ws_dgrp|dffpipe_4f9:dffpipe8|dffe11a[3] ;                        ;              ;                  ; 13.174       ;
;  rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|alt_synch_pipe_5md:ws_dgrp|dffpipe_4f9:dffpipe8|dffe12a[3] ;                        ;              ;                  ; 13.095       ;
;  rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|alt_synch_pipe_5md:ws_dgrp|dffpipe_4f9:dffpipe8|dffe13a[3] ;                        ;              ;                  ; 13.172       ;
;  rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|alt_synch_pipe_5md:ws_dgrp|dffpipe_4f9:dffpipe8|dffe14a[3] ;                        ;              ;                  ; 13.097       ;
;  rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|alt_synch_pipe_5md:ws_dgrp|dffpipe_4f9:dffpipe8|dffe15a[3] ;                        ;              ;                  ; 13.171       ;
;  rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|alt_synch_pipe_5md:ws_dgrp|dffpipe_4f9:dffpipe8|dffe16a[3] ;                        ;              ;                  ; 13.105       ;
;  rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|ws_dgrp_reg[3]                                             ;                        ;              ;                  ; 7.848        ;
+-------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #14: Worst-Case MTBF is Greater than 1 Billion Years
===============================================================================
+-------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                               ;
+-------------------------+-----------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                             ;
+-------------------------+-----------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|rdptr_g[4]                                                ;
; Synchronization Node    ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|alt_synch_pipe_5md:ws_dgrp|dffpipe_4f9:dffpipe8|dffe9a[4] ;
; Worst-Case MTBF (years) ; Greater than 1 Billion                                                                                                            ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                            ;
; Included in Design MTBF ; Yes                                                                                                                               ;
+-------------------------+-----------------------------------------------------------------------------------------------------------------------------------+

+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                    ;
+-------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                            ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+-------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                               ; User Specified         ;              ;                  ;              ;
; Worst-Case MTBF (years)                                                                                                             ; Greater than 1 Billion ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                        ; 9                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                        ; 112.844                ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                           ; 0.05                   ;              ;                  ;              ;
; Source Clock                                                                                                                        ;                        ;              ;                  ;              ;
;  spi_ce1 (INVERTED)                                                                                                                 ;                        ; 2500.000     ; 0.4 MHz          ;              ;
; Synchronization Clock                                                                                                               ;                        ;              ;                  ;              ;
;  ad9866_clk                                                                                                                         ;                        ; 13.563       ; 73.73 MHz        ;              ;
; Asynchronous Source                                                                                                                 ;                        ;              ;                  ;              ;
;  rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|rdptr_g[4]                                                 ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                           ;                        ;              ;                  ;              ;
;  rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|alt_synch_pipe_5md:ws_dgrp|dffpipe_4f9:dffpipe8|dffe9a[4]  ;                        ;              ;                  ; 13.172       ;
;  rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|alt_synch_pipe_5md:ws_dgrp|dffpipe_4f9:dffpipe8|dffe10a[4] ;                        ;              ;                  ; 13.171       ;
;  rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|alt_synch_pipe_5md:ws_dgrp|dffpipe_4f9:dffpipe8|dffe11a[4] ;                        ;              ;                  ; 12.978       ;
;  rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|alt_synch_pipe_5md:ws_dgrp|dffpipe_4f9:dffpipe8|dffe12a[4] ;                        ;              ;                  ; 13.173       ;
;  rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|alt_synch_pipe_5md:ws_dgrp|dffpipe_4f9:dffpipe8|dffe13a[4] ;                        ;              ;                  ; 13.174       ;
;  rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|alt_synch_pipe_5md:ws_dgrp|dffpipe_4f9:dffpipe8|dffe14a[4] ;                        ;              ;                  ; 13.174       ;
;  rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|alt_synch_pipe_5md:ws_dgrp|dffpipe_4f9:dffpipe8|dffe15a[4] ;                        ;              ;                  ; 13.102       ;
;  rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|alt_synch_pipe_5md:ws_dgrp|dffpipe_4f9:dffpipe8|dffe16a[4] ;                        ;              ;                  ; 13.100       ;
;  rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|ws_dgrp_reg[4]                                             ;                        ;              ;                  ; 7.800        ;
+-------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #15: Worst-Case MTBF is Greater than 1 Billion Years
===============================================================================
+-------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                               ;
+-------------------------+-----------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                             ;
+-------------------------+-----------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|rdptr_g[7]                                                ;
; Synchronization Node    ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|alt_synch_pipe_5md:ws_dgrp|dffpipe_4f9:dffpipe8|dffe9a[7] ;
; Worst-Case MTBF (years) ; Greater than 1 Billion                                                                                                            ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                            ;
; Included in Design MTBF ; Yes                                                                                                                               ;
+-------------------------+-----------------------------------------------------------------------------------------------------------------------------------+

+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                    ;
+-------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                            ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+-------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                               ; User Specified         ;              ;                  ;              ;
; Worst-Case MTBF (years)                                                                                                             ; Greater than 1 Billion ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                        ; 9                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                        ; 112.856                ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                           ; 0.05                   ;              ;                  ;              ;
; Source Clock                                                                                                                        ;                        ;              ;                  ;              ;
;  spi_ce1 (INVERTED)                                                                                                                 ;                        ; 2500.000     ; 0.4 MHz          ;              ;
; Synchronization Clock                                                                                                               ;                        ;              ;                  ;              ;
;  ad9866_clk                                                                                                                         ;                        ; 13.563       ; 73.73 MHz        ;              ;
; Asynchronous Source                                                                                                                 ;                        ;              ;                  ;              ;
;  rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|rdptr_g[7]                                                 ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                           ;                        ;              ;                  ;              ;
;  rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|alt_synch_pipe_5md:ws_dgrp|dffpipe_4f9:dffpipe8|dffe9a[7]  ;                        ;              ;                  ; 13.174       ;
;  rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|alt_synch_pipe_5md:ws_dgrp|dffpipe_4f9:dffpipe8|dffe10a[7] ;                        ;              ;                  ; 12.821       ;
;  rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|alt_synch_pipe_5md:ws_dgrp|dffpipe_4f9:dffpipe8|dffe11a[7] ;                        ;              ;                  ; 13.173       ;
;  rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|alt_synch_pipe_5md:ws_dgrp|dffpipe_4f9:dffpipe8|dffe12a[7] ;                        ;              ;                  ; 13.172       ;
;  rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|alt_synch_pipe_5md:ws_dgrp|dffpipe_4f9:dffpipe8|dffe13a[7] ;                        ;              ;                  ; 13.171       ;
;  rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|alt_synch_pipe_5md:ws_dgrp|dffpipe_4f9:dffpipe8|dffe14a[7] ;                        ;              ;                  ; 13.174       ;
;  rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|alt_synch_pipe_5md:ws_dgrp|dffpipe_4f9:dffpipe8|dffe15a[7] ;                        ;              ;                  ; 13.172       ;
;  rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|alt_synch_pipe_5md:ws_dgrp|dffpipe_4f9:dffpipe8|dffe16a[7] ;                        ;              ;                  ; 13.108       ;
;  rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|ws_dgrp_reg[7]                                             ;                        ;              ;                  ; 7.891        ;
+-------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #16: Worst-Case MTBF is Greater than 1 Billion Years
===============================================================================
+-----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                             ;
+-------------------------+---------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                           ;
+-------------------------+---------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|rdptr_g[1]                                                ;
; Synchronization Node    ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|alt_synch_pipe_5md:ws_dgrp|dffpipe_4f9:dffpipe8|dffe9a[1] ;
; Worst-Case MTBF (years) ; Greater than 1 Billion                                                                                                          ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                          ;
; Included in Design MTBF ; Yes                                                                                                                             ;
+-------------------------+---------------------------------------------------------------------------------------------------------------------------------+

+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                  ;
+-----------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                          ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+-----------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                             ; User Specified         ;              ;                  ;              ;
; Worst-Case MTBF (years)                                                                                                           ; Greater than 1 Billion ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                              ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                      ; 9                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                      ; 112.874                ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                         ; 0.05                   ;              ;                  ;              ;
; Source Clock                                                                                                                      ;                        ;              ;                  ;              ;
;  spi_ce0 (INVERTED)                                                                                                               ;                        ; 2500.000     ; 0.4 MHz          ;              ;
; Synchronization Clock                                                                                                             ;                        ;              ;                  ;              ;
;  ad9866_clk                                                                                                                       ;                        ; 13.563       ; 73.73 MHz        ;              ;
; Asynchronous Source                                                                                                               ;                        ;              ;                  ;              ;
;  rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|rdptr_g[1]                                                 ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                         ;                        ;              ;                  ;              ;
;  rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|alt_synch_pipe_5md:ws_dgrp|dffpipe_4f9:dffpipe8|dffe9a[1]  ;                        ;              ;                  ; 13.175       ;
;  rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|alt_synch_pipe_5md:ws_dgrp|dffpipe_4f9:dffpipe8|dffe10a[1] ;                        ;              ;                  ; 12.822       ;
;  rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|alt_synch_pipe_5md:ws_dgrp|dffpipe_4f9:dffpipe8|dffe11a[1] ;                        ;              ;                  ; 13.174       ;
;  rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|alt_synch_pipe_5md:ws_dgrp|dffpipe_4f9:dffpipe8|dffe12a[1] ;                        ;              ;                  ; 13.170       ;
;  rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|alt_synch_pipe_5md:ws_dgrp|dffpipe_4f9:dffpipe8|dffe13a[1] ;                        ;              ;                  ; 13.173       ;
;  rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|alt_synch_pipe_5md:ws_dgrp|dffpipe_4f9:dffpipe8|dffe14a[1] ;                        ;              ;                  ; 13.099       ;
;  rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|alt_synch_pipe_5md:ws_dgrp|dffpipe_4f9:dffpipe8|dffe15a[1] ;                        ;              ;                  ; 13.173       ;
;  rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|alt_synch_pipe_5md:ws_dgrp|dffpipe_4f9:dffpipe8|dffe16a[1] ;                        ;              ;                  ; 13.104       ;
;  rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|ws_dgrp_reg[1]                                             ;                        ;              ;                  ; 7.984        ;
+-----------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #17: Worst-Case MTBF is Greater than 1 Billion Years
===============================================================================
+-------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                               ;
+-------------------------+-----------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                             ;
+-------------------------+-----------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|rdptr_g[6]                                                ;
; Synchronization Node    ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|alt_synch_pipe_5md:ws_dgrp|dffpipe_4f9:dffpipe8|dffe9a[6] ;
; Worst-Case MTBF (years) ; Greater than 1 Billion                                                                                                            ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                            ;
; Included in Design MTBF ; Yes                                                                                                                               ;
+-------------------------+-----------------------------------------------------------------------------------------------------------------------------------+

+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                    ;
+-------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                            ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+-------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                               ; User Specified         ;              ;                  ;              ;
; Worst-Case MTBF (years)                                                                                                             ; Greater than 1 Billion ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                        ; 9                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                        ; 112.880                ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                           ; 0.05                   ;              ;                  ;              ;
; Source Clock                                                                                                                        ;                        ;              ;                  ;              ;
;  spi_ce1 (INVERTED)                                                                                                                 ;                        ; 2500.000     ; 0.4 MHz          ;              ;
; Synchronization Clock                                                                                                               ;                        ;              ;                  ;              ;
;  ad9866_clk                                                                                                                         ;                        ; 13.563       ; 73.73 MHz        ;              ;
; Asynchronous Source                                                                                                                 ;                        ;              ;                  ;              ;
;  rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|rdptr_g[6]                                                 ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                           ;                        ;              ;                  ;              ;
;  rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|alt_synch_pipe_5md:ws_dgrp|dffpipe_4f9:dffpipe8|dffe9a[6]  ;                        ;              ;                  ; 13.174       ;
;  rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|alt_synch_pipe_5md:ws_dgrp|dffpipe_4f9:dffpipe8|dffe10a[6] ;                        ;              ;                  ; 13.099       ;
;  rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|alt_synch_pipe_5md:ws_dgrp|dffpipe_4f9:dffpipe8|dffe11a[6] ;                        ;              ;                  ; 13.172       ;
;  rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|alt_synch_pipe_5md:ws_dgrp|dffpipe_4f9:dffpipe8|dffe12a[6] ;                        ;              ;                  ; 13.100       ;
;  rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|alt_synch_pipe_5md:ws_dgrp|dffpipe_4f9:dffpipe8|dffe13a[6] ;                        ;              ;                  ; 13.097       ;
;  rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|alt_synch_pipe_5md:ws_dgrp|dffpipe_4f9:dffpipe8|dffe14a[6] ;                        ;              ;                  ; 13.174       ;
;  rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|alt_synch_pipe_5md:ws_dgrp|dffpipe_4f9:dffpipe8|dffe15a[6] ;                        ;              ;                  ; 13.174       ;
;  rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|alt_synch_pipe_5md:ws_dgrp|dffpipe_4f9:dffpipe8|dffe16a[6] ;                        ;              ;                  ; 13.170       ;
;  rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|ws_dgrp_reg[6]                                             ;                        ;              ;                  ; 7.720        ;
+-------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #18: Worst-Case MTBF is Greater than 1 Billion Years
===============================================================================
+-------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                               ;
+-------------------------+-----------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                             ;
+-------------------------+-----------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|rdptr_g[2]                                                ;
; Synchronization Node    ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|alt_synch_pipe_5md:ws_dgrp|dffpipe_4f9:dffpipe8|dffe9a[2] ;
; Worst-Case MTBF (years) ; Greater than 1 Billion                                                                                                            ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                            ;
; Included in Design MTBF ; Yes                                                                                                                               ;
+-------------------------+-----------------------------------------------------------------------------------------------------------------------------------+

+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                    ;
+-------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                            ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+-------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                               ; User Specified         ;              ;                  ;              ;
; Worst-Case MTBF (years)                                                                                                             ; Greater than 1 Billion ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                        ; 9                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                        ; 112.912                ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                           ; 0.05                   ;              ;                  ;              ;
; Source Clock                                                                                                                        ;                        ;              ;                  ;              ;
;  spi_ce1 (INVERTED)                                                                                                                 ;                        ; 2500.000     ; 0.4 MHz          ;              ;
; Synchronization Clock                                                                                                               ;                        ;              ;                  ;              ;
;  ad9866_clk                                                                                                                         ;                        ; 13.563       ; 73.73 MHz        ;              ;
; Asynchronous Source                                                                                                                 ;                        ;              ;                  ;              ;
;  rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|rdptr_g[2]                                                 ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                           ;                        ;              ;                  ;              ;
;  rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|alt_synch_pipe_5md:ws_dgrp|dffpipe_4f9:dffpipe8|dffe9a[2]  ;                        ;              ;                  ; 13.173       ;
;  rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|alt_synch_pipe_5md:ws_dgrp|dffpipe_4f9:dffpipe8|dffe10a[2] ;                        ;              ;                  ; 13.099       ;
;  rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|alt_synch_pipe_5md:ws_dgrp|dffpipe_4f9:dffpipe8|dffe11a[2] ;                        ;              ;                  ; 13.172       ;
;  rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|alt_synch_pipe_5md:ws_dgrp|dffpipe_4f9:dffpipe8|dffe12a[2] ;                        ;              ;                  ; 13.098       ;
;  rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|alt_synch_pipe_5md:ws_dgrp|dffpipe_4f9:dffpipe8|dffe13a[2] ;                        ;              ;                  ; 13.172       ;
;  rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|alt_synch_pipe_5md:ws_dgrp|dffpipe_4f9:dffpipe8|dffe14a[2] ;                        ;              ;                  ; 13.173       ;
;  rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|alt_synch_pipe_5md:ws_dgrp|dffpipe_4f9:dffpipe8|dffe15a[2] ;                        ;              ;                  ; 13.173       ;
;  rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|alt_synch_pipe_5md:ws_dgrp|dffpipe_4f9:dffpipe8|dffe16a[2] ;                        ;              ;                  ; 13.173       ;
;  rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|ws_dgrp_reg[2]                                             ;                        ;              ;                  ; 7.679        ;
+-------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #19: Worst-Case MTBF is Greater than 1 Billion Years
===============================================================================
+-----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                             ;
+-------------------------+---------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                           ;
+-------------------------+---------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|rdptr_g[0]                                                ;
; Synchronization Node    ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|alt_synch_pipe_5md:ws_dgrp|dffpipe_4f9:dffpipe8|dffe9a[0] ;
; Worst-Case MTBF (years) ; Greater than 1 Billion                                                                                                          ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                          ;
; Included in Design MTBF ; Yes                                                                                                                             ;
+-------------------------+---------------------------------------------------------------------------------------------------------------------------------+

+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                  ;
+-----------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                          ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+-----------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                             ; User Specified         ;              ;                  ;              ;
; Worst-Case MTBF (years)                                                                                                           ; Greater than 1 Billion ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                              ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                      ; 9                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                      ; 112.976                ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                         ; 0.05                   ;              ;                  ;              ;
; Source Clock                                                                                                                      ;                        ;              ;                  ;              ;
;  spi_ce0 (INVERTED)                                                                                                               ;                        ; 2500.000     ; 0.4 MHz          ;              ;
; Synchronization Clock                                                                                                             ;                        ;              ;                  ;              ;
;  ad9866_clk                                                                                                                       ;                        ; 13.563       ; 73.73 MHz        ;              ;
; Asynchronous Source                                                                                                               ;                        ;              ;                  ;              ;
;  rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|rdptr_g[0]                                                 ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                         ;                        ;              ;                  ;              ;
;  rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|alt_synch_pipe_5md:ws_dgrp|dffpipe_4f9:dffpipe8|dffe9a[0]  ;                        ;              ;                  ; 13.172       ;
;  rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|alt_synch_pipe_5md:ws_dgrp|dffpipe_4f9:dffpipe8|dffe10a[0] ;                        ;              ;                  ; 13.173       ;
;  rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|alt_synch_pipe_5md:ws_dgrp|dffpipe_4f9:dffpipe8|dffe11a[0] ;                        ;              ;                  ; 13.171       ;
;  rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|alt_synch_pipe_5md:ws_dgrp|dffpipe_4f9:dffpipe8|dffe12a[0] ;                        ;              ;                  ; 13.100       ;
;  rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|alt_synch_pipe_5md:ws_dgrp|dffpipe_4f9:dffpipe8|dffe13a[0] ;                        ;              ;                  ; 13.171       ;
;  rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|alt_synch_pipe_5md:ws_dgrp|dffpipe_4f9:dffpipe8|dffe14a[0] ;                        ;              ;                  ; 13.174       ;
;  rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|alt_synch_pipe_5md:ws_dgrp|dffpipe_4f9:dffpipe8|dffe15a[0] ;                        ;              ;                  ; 13.098       ;
;  rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|alt_synch_pipe_5md:ws_dgrp|dffpipe_4f9:dffpipe8|dffe16a[0] ;                        ;              ;                  ; 13.098       ;
;  rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|ws_dgrp_reg[0]                                             ;                        ;              ;                  ; 7.819        ;
+-----------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #20: Worst-Case MTBF is Greater than 1 Billion Years
===============================================================================
+-----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                             ;
+-------------------------+---------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                           ;
+-------------------------+---------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|rdptr_g[6]                                                ;
; Synchronization Node    ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|alt_synch_pipe_5md:ws_dgrp|dffpipe_4f9:dffpipe8|dffe9a[6] ;
; Worst-Case MTBF (years) ; Greater than 1 Billion                                                                                                          ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                          ;
; Included in Design MTBF ; Yes                                                                                                                             ;
+-------------------------+---------------------------------------------------------------------------------------------------------------------------------+

+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                  ;
+-----------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                          ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+-----------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                             ; User Specified         ;              ;                  ;              ;
; Worst-Case MTBF (years)                                                                                                           ; Greater than 1 Billion ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                              ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                      ; 9                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                      ; 112.978                ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                         ; 0.05                   ;              ;                  ;              ;
; Source Clock                                                                                                                      ;                        ;              ;                  ;              ;
;  spi_ce0 (INVERTED)                                                                                                               ;                        ; 2500.000     ; 0.4 MHz          ;              ;
; Synchronization Clock                                                                                                             ;                        ;              ;                  ;              ;
;  ad9866_clk                                                                                                                       ;                        ; 13.563       ; 73.73 MHz        ;              ;
; Asynchronous Source                                                                                                               ;                        ;              ;                  ;              ;
;  rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|rdptr_g[6]                                                 ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                         ;                        ;              ;                  ;              ;
;  rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|alt_synch_pipe_5md:ws_dgrp|dffpipe_4f9:dffpipe8|dffe9a[6]  ;                        ;              ;                  ; 13.173       ;
;  rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|alt_synch_pipe_5md:ws_dgrp|dffpipe_4f9:dffpipe8|dffe10a[6] ;                        ;              ;                  ; 13.173       ;
;  rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|alt_synch_pipe_5md:ws_dgrp|dffpipe_4f9:dffpipe8|dffe11a[6] ;                        ;              ;                  ; 13.172       ;
;  rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|alt_synch_pipe_5md:ws_dgrp|dffpipe_4f9:dffpipe8|dffe12a[6] ;                        ;              ;                  ; 13.175       ;
;  rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|alt_synch_pipe_5md:ws_dgrp|dffpipe_4f9:dffpipe8|dffe13a[6] ;                        ;              ;                  ; 12.960       ;
;  rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|alt_synch_pipe_5md:ws_dgrp|dffpipe_4f9:dffpipe8|dffe14a[6] ;                        ;              ;                  ; 13.174       ;
;  rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|alt_synch_pipe_5md:ws_dgrp|dffpipe_4f9:dffpipe8|dffe15a[6] ;                        ;              ;                  ; 13.174       ;
;  rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|alt_synch_pipe_5md:ws_dgrp|dffpipe_4f9:dffpipe8|dffe16a[6] ;                        ;              ;                  ; 13.108       ;
;  rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|ws_dgrp_reg[6]                                             ;                        ;              ;                  ; 7.869        ;
+-----------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #21: Worst-Case MTBF is Greater than 1 Billion Years
===============================================================================
+-------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                               ;
+-------------------------+-----------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                             ;
+-------------------------+-----------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|rdptr_g[0]                                                ;
; Synchronization Node    ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|alt_synch_pipe_5md:ws_dgrp|dffpipe_4f9:dffpipe8|dffe9a[0] ;
; Worst-Case MTBF (years) ; Greater than 1 Billion                                                                                                            ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                            ;
; Included in Design MTBF ; Yes                                                                                                                               ;
+-------------------------+-----------------------------------------------------------------------------------------------------------------------------------+

+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                    ;
+-------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                            ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+-------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                               ; User Specified         ;              ;                  ;              ;
; Worst-Case MTBF (years)                                                                                                             ; Greater than 1 Billion ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                        ; 9                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                        ; 113.009                ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                           ; 0.05                   ;              ;                  ;              ;
; Source Clock                                                                                                                        ;                        ;              ;                  ;              ;
;  spi_ce1 (INVERTED)                                                                                                                 ;                        ; 2500.000     ; 0.4 MHz          ;              ;
; Synchronization Clock                                                                                                               ;                        ;              ;                  ;              ;
;  ad9866_clk                                                                                                                         ;                        ; 13.563       ; 73.73 MHz        ;              ;
; Asynchronous Source                                                                                                                 ;                        ;              ;                  ;              ;
;  rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|rdptr_g[0]                                                 ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                           ;                        ;              ;                  ;              ;
;  rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|alt_synch_pipe_5md:ws_dgrp|dffpipe_4f9:dffpipe8|dffe9a[0]  ;                        ;              ;                  ; 13.174       ;
;  rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|alt_synch_pipe_5md:ws_dgrp|dffpipe_4f9:dffpipe8|dffe10a[0] ;                        ;              ;                  ; 13.098       ;
;  rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|alt_synch_pipe_5md:ws_dgrp|dffpipe_4f9:dffpipe8|dffe11a[0] ;                        ;              ;                  ; 13.171       ;
;  rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|alt_synch_pipe_5md:ws_dgrp|dffpipe_4f9:dffpipe8|dffe12a[0] ;                        ;              ;                  ; 13.173       ;
;  rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|alt_synch_pipe_5md:ws_dgrp|dffpipe_4f9:dffpipe8|dffe13a[0] ;                        ;              ;                  ; 13.095       ;
;  rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|alt_synch_pipe_5md:ws_dgrp|dffpipe_4f9:dffpipe8|dffe14a[0] ;                        ;              ;                  ; 13.172       ;
;  rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|alt_synch_pipe_5md:ws_dgrp|dffpipe_4f9:dffpipe8|dffe15a[0] ;                        ;              ;                  ; 13.174       ;
;  rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|alt_synch_pipe_5md:ws_dgrp|dffpipe_4f9:dffpipe8|dffe16a[0] ;                        ;              ;                  ; 13.170       ;
;  rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|ws_dgrp_reg[0]                                             ;                        ;              ;                  ; 7.782        ;
+-------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #22: Worst-Case MTBF is Greater than 1 Billion Years
===============================================================================
+-------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                               ;
+-------------------------+-----------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                             ;
+-------------------------+-----------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|rdptr_g[1]                                                ;
; Synchronization Node    ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|alt_synch_pipe_5md:ws_dgrp|dffpipe_4f9:dffpipe8|dffe9a[1] ;
; Worst-Case MTBF (years) ; Greater than 1 Billion                                                                                                            ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                            ;
; Included in Design MTBF ; Yes                                                                                                                               ;
+-------------------------+-----------------------------------------------------------------------------------------------------------------------------------+

+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                    ;
+-------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                            ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+-------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                               ; User Specified         ;              ;                  ;              ;
; Worst-Case MTBF (years)                                                                                                             ; Greater than 1 Billion ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                        ; 9                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                        ; 113.010                ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                           ; 0.05                   ;              ;                  ;              ;
; Source Clock                                                                                                                        ;                        ;              ;                  ;              ;
;  spi_ce1 (INVERTED)                                                                                                                 ;                        ; 2500.000     ; 0.4 MHz          ;              ;
; Synchronization Clock                                                                                                               ;                        ;              ;                  ;              ;
;  ad9866_clk                                                                                                                         ;                        ; 13.563       ; 73.73 MHz        ;              ;
; Asynchronous Source                                                                                                                 ;                        ;              ;                  ;              ;
;  rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|rdptr_g[1]                                                 ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                           ;                        ;              ;                  ;              ;
;  rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|alt_synch_pipe_5md:ws_dgrp|dffpipe_4f9:dffpipe8|dffe9a[1]  ;                        ;              ;                  ; 13.174       ;
;  rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|alt_synch_pipe_5md:ws_dgrp|dffpipe_4f9:dffpipe8|dffe10a[1] ;                        ;              ;                  ; 12.988       ;
;  rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|alt_synch_pipe_5md:ws_dgrp|dffpipe_4f9:dffpipe8|dffe11a[1] ;                        ;              ;                  ; 13.100       ;
;  rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|alt_synch_pipe_5md:ws_dgrp|dffpipe_4f9:dffpipe8|dffe12a[1] ;                        ;              ;                  ; 13.173       ;
;  rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|alt_synch_pipe_5md:ws_dgrp|dffpipe_4f9:dffpipe8|dffe13a[1] ;                        ;              ;                  ; 13.172       ;
;  rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|alt_synch_pipe_5md:ws_dgrp|dffpipe_4f9:dffpipe8|dffe14a[1] ;                        ;              ;                  ; 13.171       ;
;  rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|alt_synch_pipe_5md:ws_dgrp|dffpipe_4f9:dffpipe8|dffe15a[1] ;                        ;              ;                  ; 13.171       ;
;  rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|alt_synch_pipe_5md:ws_dgrp|dffpipe_4f9:dffpipe8|dffe16a[1] ;                        ;              ;                  ; 13.108       ;
;  rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|ws_dgrp_reg[1]                                             ;                        ;              ;                  ; 7.953        ;
+-------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #23: Worst-Case MTBF is Greater than 1 Billion Years
===============================================================================
+-----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                             ;
+-------------------------+---------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                           ;
+-------------------------+---------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|rdptr_g[8]                                                ;
; Synchronization Node    ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|alt_synch_pipe_5md:ws_dgrp|dffpipe_4f9:dffpipe8|dffe9a[8] ;
; Worst-Case MTBF (years) ; Greater than 1 Billion                                                                                                          ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                          ;
; Included in Design MTBF ; Yes                                                                                                                             ;
+-------------------------+---------------------------------------------------------------------------------------------------------------------------------+

+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                  ;
+-----------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                          ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+-----------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                             ; User Specified         ;              ;                  ;              ;
; Worst-Case MTBF (years)                                                                                                           ; Greater than 1 Billion ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                              ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                      ; 9                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                      ; 113.032                ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                         ; 0.05                   ;              ;                  ;              ;
; Source Clock                                                                                                                      ;                        ;              ;                  ;              ;
;  spi_ce0 (INVERTED)                                                                                                               ;                        ; 2500.000     ; 0.4 MHz          ;              ;
; Synchronization Clock                                                                                                             ;                        ;              ;                  ;              ;
;  ad9866_clk                                                                                                                       ;                        ; 13.563       ; 73.73 MHz        ;              ;
; Asynchronous Source                                                                                                               ;                        ;              ;                  ;              ;
;  rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|rdptr_g[8]                                                 ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                         ;                        ;              ;                  ;              ;
;  rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|alt_synch_pipe_5md:ws_dgrp|dffpipe_4f9:dffpipe8|dffe9a[8]  ;                        ;              ;                  ; 13.170       ;
;  rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|alt_synch_pipe_5md:ws_dgrp|dffpipe_4f9:dffpipe8|dffe10a[8] ;                        ;              ;                  ; 13.169       ;
;  rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|alt_synch_pipe_5md:ws_dgrp|dffpipe_4f9:dffpipe8|dffe11a[8] ;                        ;              ;                  ; 13.169       ;
;  rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|alt_synch_pipe_5md:ws_dgrp|dffpipe_4f9:dffpipe8|dffe12a[8] ;                        ;              ;                  ; 13.169       ;
;  rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|alt_synch_pipe_5md:ws_dgrp|dffpipe_4f9:dffpipe8|dffe13a[8] ;                        ;              ;                  ; 13.167       ;
;  rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|alt_synch_pipe_5md:ws_dgrp|dffpipe_4f9:dffpipe8|dffe14a[8] ;                        ;              ;                  ; 13.170       ;
;  rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|alt_synch_pipe_5md:ws_dgrp|dffpipe_4f9:dffpipe8|dffe15a[8] ;                        ;              ;                  ; 13.171       ;
;  rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|alt_synch_pipe_5md:ws_dgrp|dffpipe_4f9:dffpipe8|dffe16a[8] ;                        ;              ;                  ; 13.172       ;
;  rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|ws_dgrp_reg[8]                                             ;                        ;              ;                  ; 7.675        ;
+-----------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #24: Worst-Case MTBF is Greater than 1 Billion Years
===============================================================================
+-----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                             ;
+-------------------------+---------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                           ;
+-------------------------+---------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|rdptr_g[3]                                                ;
; Synchronization Node    ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|alt_synch_pipe_5md:ws_dgrp|dffpipe_4f9:dffpipe8|dffe9a[3] ;
; Worst-Case MTBF (years) ; Greater than 1 Billion                                                                                                          ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                          ;
; Included in Design MTBF ; Yes                                                                                                                             ;
+-------------------------+---------------------------------------------------------------------------------------------------------------------------------+

+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                  ;
+-----------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                          ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+-----------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                             ; User Specified         ;              ;                  ;              ;
; Worst-Case MTBF (years)                                                                                                           ; Greater than 1 Billion ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                              ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                      ; 9                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                      ; 113.136                ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                         ; 0.05                   ;              ;                  ;              ;
; Source Clock                                                                                                                      ;                        ;              ;                  ;              ;
;  spi_ce0 (INVERTED)                                                                                                               ;                        ; 2500.000     ; 0.4 MHz          ;              ;
; Synchronization Clock                                                                                                             ;                        ;              ;                  ;              ;
;  ad9866_clk                                                                                                                       ;                        ; 13.563       ; 73.73 MHz        ;              ;
; Asynchronous Source                                                                                                               ;                        ;              ;                  ;              ;
;  rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|rdptr_g[3]                                                 ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                         ;                        ;              ;                  ;              ;
;  rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|alt_synch_pipe_5md:ws_dgrp|dffpipe_4f9:dffpipe8|dffe9a[3]  ;                        ;              ;                  ; 13.175       ;
;  rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|alt_synch_pipe_5md:ws_dgrp|dffpipe_4f9:dffpipe8|dffe10a[3] ;                        ;              ;                  ; 12.973       ;
;  rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|alt_synch_pipe_5md:ws_dgrp|dffpipe_4f9:dffpipe8|dffe11a[3] ;                        ;              ;                  ; 13.173       ;
;  rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|alt_synch_pipe_5md:ws_dgrp|dffpipe_4f9:dffpipe8|dffe12a[3] ;                        ;              ;                  ; 13.174       ;
;  rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|alt_synch_pipe_5md:ws_dgrp|dffpipe_4f9:dffpipe8|dffe13a[3] ;                        ;              ;                  ; 13.100       ;
;  rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|alt_synch_pipe_5md:ws_dgrp|dffpipe_4f9:dffpipe8|dffe14a[3] ;                        ;              ;                  ; 13.174       ;
;  rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|alt_synch_pipe_5md:ws_dgrp|dffpipe_4f9:dffpipe8|dffe15a[3] ;                        ;              ;                  ; 13.172       ;
;  rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|alt_synch_pipe_5md:ws_dgrp|dffpipe_4f9:dffpipe8|dffe16a[3] ;                        ;              ;                  ; 13.106       ;
;  rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|ws_dgrp_reg[3]                                             ;                        ;              ;                  ; 8.089        ;
+-----------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #25: Worst-Case MTBF is Greater than 1 Billion Years
===============================================================================
+-----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                             ;
+-------------------------+---------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                           ;
+-------------------------+---------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|rdptr_g[9]                                                ;
; Synchronization Node    ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|alt_synch_pipe_5md:ws_dgrp|dffpipe_4f9:dffpipe8|dffe9a[9] ;
; Worst-Case MTBF (years) ; Greater than 1 Billion                                                                                                          ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                          ;
; Included in Design MTBF ; Yes                                                                                                                             ;
+-------------------------+---------------------------------------------------------------------------------------------------------------------------------+

+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                  ;
+-----------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                          ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+-----------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                             ; User Specified         ;              ;                  ;              ;
; Worst-Case MTBF (years)                                                                                                           ; Greater than 1 Billion ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                              ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                      ; 9                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                      ; 113.149                ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                         ; 0.05                   ;              ;                  ;              ;
; Source Clock                                                                                                                      ;                        ;              ;                  ;              ;
;  spi_ce0 (INVERTED)                                                                                                               ;                        ; 2500.000     ; 0.4 MHz          ;              ;
; Synchronization Clock                                                                                                             ;                        ;              ;                  ;              ;
;  ad9866_clk                                                                                                                       ;                        ; 13.563       ; 73.73 MHz        ;              ;
; Asynchronous Source                                                                                                               ;                        ;              ;                  ;              ;
;  rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|rdptr_g[9]                                                 ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                         ;                        ;              ;                  ;              ;
;  rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|alt_synch_pipe_5md:ws_dgrp|dffpipe_4f9:dffpipe8|dffe9a[9]  ;                        ;              ;                  ; 13.174       ;
;  rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|alt_synch_pipe_5md:ws_dgrp|dffpipe_4f9:dffpipe8|dffe10a[9] ;                        ;              ;                  ; 13.173       ;
;  rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|alt_synch_pipe_5md:ws_dgrp|dffpipe_4f9:dffpipe8|dffe11a[9] ;                        ;              ;                  ; 13.174       ;
;  rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|alt_synch_pipe_5md:ws_dgrp|dffpipe_4f9:dffpipe8|dffe12a[9] ;                        ;              ;                  ; 13.175       ;
;  rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|alt_synch_pipe_5md:ws_dgrp|dffpipe_4f9:dffpipe8|dffe13a[9] ;                        ;              ;                  ; 13.172       ;
;  rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|alt_synch_pipe_5md:ws_dgrp|dffpipe_4f9:dffpipe8|dffe14a[9] ;                        ;              ;                  ; 13.175       ;
;  rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|alt_synch_pipe_5md:ws_dgrp|dffpipe_4f9:dffpipe8|dffe15a[9] ;                        ;              ;                  ; 13.174       ;
;  rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|alt_synch_pipe_5md:ws_dgrp|dffpipe_4f9:dffpipe8|dffe16a[9] ;                        ;              ;                  ; 13.108       ;
;  rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|ws_dgrp_reg[9]                                             ;                        ;              ;                  ; 7.824        ;
+-----------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #26: Worst-Case MTBF is Greater than 1 Billion Years
===============================================================================
+-----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                             ;
+-------------------------+---------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                           ;
+-------------------------+---------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|rdptr_g[2]                                                ;
; Synchronization Node    ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|alt_synch_pipe_5md:ws_dgrp|dffpipe_4f9:dffpipe8|dffe9a[2] ;
; Worst-Case MTBF (years) ; Greater than 1 Billion                                                                                                          ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                          ;
; Included in Design MTBF ; Yes                                                                                                                             ;
+-------------------------+---------------------------------------------------------------------------------------------------------------------------------+

+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                  ;
+-----------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                          ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+-----------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                             ; User Specified         ;              ;                  ;              ;
; Worst-Case MTBF (years)                                                                                                           ; Greater than 1 Billion ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                              ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                      ; 9                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                      ; 113.159                ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                         ; 0.05                   ;              ;                  ;              ;
; Source Clock                                                                                                                      ;                        ;              ;                  ;              ;
;  spi_ce0 (INVERTED)                                                                                                               ;                        ; 2500.000     ; 0.4 MHz          ;              ;
; Synchronization Clock                                                                                                             ;                        ;              ;                  ;              ;
;  ad9866_clk                                                                                                                       ;                        ; 13.563       ; 73.73 MHz        ;              ;
; Asynchronous Source                                                                                                               ;                        ;              ;                  ;              ;
;  rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|rdptr_g[2]                                                 ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                         ;                        ;              ;                  ;              ;
;  rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|alt_synch_pipe_5md:ws_dgrp|dffpipe_4f9:dffpipe8|dffe9a[2]  ;                        ;              ;                  ; 13.099       ;
;  rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|alt_synch_pipe_5md:ws_dgrp|dffpipe_4f9:dffpipe8|dffe10a[2] ;                        ;              ;                  ; 13.101       ;
;  rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|alt_synch_pipe_5md:ws_dgrp|dffpipe_4f9:dffpipe8|dffe11a[2] ;                        ;              ;                  ; 13.175       ;
;  rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|alt_synch_pipe_5md:ws_dgrp|dffpipe_4f9:dffpipe8|dffe12a[2] ;                        ;              ;                  ; 13.170       ;
;  rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|alt_synch_pipe_5md:ws_dgrp|dffpipe_4f9:dffpipe8|dffe13a[2] ;                        ;              ;                  ; 13.173       ;
;  rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|alt_synch_pipe_5md:ws_dgrp|dffpipe_4f9:dffpipe8|dffe14a[2] ;                        ;              ;                  ; 13.175       ;
;  rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|alt_synch_pipe_5md:ws_dgrp|dffpipe_4f9:dffpipe8|dffe15a[2] ;                        ;              ;                  ; 13.174       ;
;  rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|alt_synch_pipe_5md:ws_dgrp|dffpipe_4f9:dffpipe8|dffe16a[2] ;                        ;              ;                  ; 13.175       ;
;  rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|ws_dgrp_reg[2]                                             ;                        ;              ;                  ; 7.917        ;
+-----------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #27: Worst-Case MTBF is Greater than 1 Billion Years
===============================================================================
+-------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                               ;
+-------------------------+-----------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                             ;
+-------------------------+-----------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|rdptr_g[9]                                                ;
; Synchronization Node    ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|alt_synch_pipe_5md:ws_dgrp|dffpipe_4f9:dffpipe8|dffe9a[9] ;
; Worst-Case MTBF (years) ; Greater than 1 Billion                                                                                                            ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                            ;
; Included in Design MTBF ; Yes                                                                                                                               ;
+-------------------------+-----------------------------------------------------------------------------------------------------------------------------------+

+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                    ;
+-------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                            ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+-------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                               ; User Specified         ;              ;                  ;              ;
; Worst-Case MTBF (years)                                                                                                             ; Greater than 1 Billion ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                        ; 9                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                        ; 113.194                ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                           ; 0.05                   ;              ;                  ;              ;
; Source Clock                                                                                                                        ;                        ;              ;                  ;              ;
;  spi_ce1 (INVERTED)                                                                                                                 ;                        ; 2500.000     ; 0.4 MHz          ;              ;
; Synchronization Clock                                                                                                               ;                        ;              ;                  ;              ;
;  ad9866_clk                                                                                                                         ;                        ; 13.563       ; 73.73 MHz        ;              ;
; Asynchronous Source                                                                                                                 ;                        ;              ;                  ;              ;
;  rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|rdptr_g[9]                                                 ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                           ;                        ;              ;                  ;              ;
;  rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|alt_synch_pipe_5md:ws_dgrp|dffpipe_4f9:dffpipe8|dffe9a[9]  ;                        ;              ;                  ; 13.172       ;
;  rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|alt_synch_pipe_5md:ws_dgrp|dffpipe_4f9:dffpipe8|dffe10a[9] ;                        ;              ;                  ; 13.172       ;
;  rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|alt_synch_pipe_5md:ws_dgrp|dffpipe_4f9:dffpipe8|dffe11a[9] ;                        ;              ;                  ; 13.172       ;
;  rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|alt_synch_pipe_5md:ws_dgrp|dffpipe_4f9:dffpipe8|dffe12a[9] ;                        ;              ;                  ; 13.170       ;
;  rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|alt_synch_pipe_5md:ws_dgrp|dffpipe_4f9:dffpipe8|dffe13a[9] ;                        ;              ;                  ; 13.173       ;
;  rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|alt_synch_pipe_5md:ws_dgrp|dffpipe_4f9:dffpipe8|dffe14a[9] ;                        ;              ;                  ; 13.169       ;
;  rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|alt_synch_pipe_5md:ws_dgrp|dffpipe_4f9:dffpipe8|dffe15a[9] ;                        ;              ;                  ; 13.172       ;
;  rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|alt_synch_pipe_5md:ws_dgrp|dffpipe_4f9:dffpipe8|dffe16a[9] ;                        ;              ;                  ; 13.106       ;
;  rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|ws_dgrp_reg[9]                                             ;                        ;              ;                  ; 7.888        ;
+-------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #28: Worst-Case MTBF is Greater than 1 Billion Years
===============================================================================
+-----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                             ;
+-------------------------+---------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                           ;
+-------------------------+---------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|rdptr_g[4]                                                ;
; Synchronization Node    ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|alt_synch_pipe_5md:ws_dgrp|dffpipe_4f9:dffpipe8|dffe9a[4] ;
; Worst-Case MTBF (years) ; Greater than 1 Billion                                                                                                          ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                          ;
; Included in Design MTBF ; Yes                                                                                                                             ;
+-------------------------+---------------------------------------------------------------------------------------------------------------------------------+

+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                  ;
+-----------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                          ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+-----------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                             ; User Specified         ;              ;                  ;              ;
; Worst-Case MTBF (years)                                                                                                           ; Greater than 1 Billion ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                              ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                      ; 9                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                      ; 113.245                ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                         ; 0.05                   ;              ;                  ;              ;
; Source Clock                                                                                                                      ;                        ;              ;                  ;              ;
;  spi_ce0 (INVERTED)                                                                                                               ;                        ; 2500.000     ; 0.4 MHz          ;              ;
; Synchronization Clock                                                                                                             ;                        ;              ;                  ;              ;
;  ad9866_clk                                                                                                                       ;                        ; 13.563       ; 73.73 MHz        ;              ;
; Asynchronous Source                                                                                                               ;                        ;              ;                  ;              ;
;  rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|rdptr_g[4]                                                 ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                         ;                        ;              ;                  ;              ;
;  rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|alt_synch_pipe_5md:ws_dgrp|dffpipe_4f9:dffpipe8|dffe9a[4]  ;                        ;              ;                  ; 13.170       ;
;  rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|alt_synch_pipe_5md:ws_dgrp|dffpipe_4f9:dffpipe8|dffe10a[4] ;                        ;              ;                  ; 13.099       ;
;  rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|alt_synch_pipe_5md:ws_dgrp|dffpipe_4f9:dffpipe8|dffe11a[4] ;                        ;              ;                  ; 13.095       ;
;  rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|alt_synch_pipe_5md:ws_dgrp|dffpipe_4f9:dffpipe8|dffe12a[4] ;                        ;              ;                  ; 13.169       ;
;  rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|alt_synch_pipe_5md:ws_dgrp|dffpipe_4f9:dffpipe8|dffe13a[4] ;                        ;              ;                  ; 13.172       ;
;  rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|alt_synch_pipe_5md:ws_dgrp|dffpipe_4f9:dffpipe8|dffe14a[4] ;                        ;              ;                  ; 13.099       ;
;  rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|alt_synch_pipe_5md:ws_dgrp|dffpipe_4f9:dffpipe8|dffe15a[4] ;                        ;              ;                  ; 13.170       ;
;  rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|alt_synch_pipe_5md:ws_dgrp|dffpipe_4f9:dffpipe8|dffe16a[4] ;                        ;              ;                  ; 13.173       ;
;  rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|ws_dgrp_reg[4]                                             ;                        ;              ;                  ; 8.098        ;
+-----------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #29: Worst-Case MTBF is Greater than 1 Billion Years
===============================================================================
+-----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                             ;
+-------------------------+---------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                           ;
+-------------------------+---------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|rdptr_g[5]                                                ;
; Synchronization Node    ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|alt_synch_pipe_5md:ws_dgrp|dffpipe_4f9:dffpipe8|dffe9a[5] ;
; Worst-Case MTBF (years) ; Greater than 1 Billion                                                                                                          ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                          ;
; Included in Design MTBF ; Yes                                                                                                                             ;
+-------------------------+---------------------------------------------------------------------------------------------------------------------------------+

+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                  ;
+-----------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                          ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+-----------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                             ; User Specified         ;              ;                  ;              ;
; Worst-Case MTBF (years)                                                                                                           ; Greater than 1 Billion ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                              ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                      ; 9                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                      ; 113.274                ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                         ; 0.05                   ;              ;                  ;              ;
; Source Clock                                                                                                                      ;                        ;              ;                  ;              ;
;  spi_ce0 (INVERTED)                                                                                                               ;                        ; 2500.000     ; 0.4 MHz          ;              ;
; Synchronization Clock                                                                                                             ;                        ;              ;                  ;              ;
;  ad9866_clk                                                                                                                       ;                        ; 13.563       ; 73.73 MHz        ;              ;
; Asynchronous Source                                                                                                               ;                        ;              ;                  ;              ;
;  rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|rdptr_g[5]                                                 ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                         ;                        ;              ;                  ;              ;
;  rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|alt_synch_pipe_5md:ws_dgrp|dffpipe_4f9:dffpipe8|dffe9a[5]  ;                        ;              ;                  ; 13.174       ;
;  rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|alt_synch_pipe_5md:ws_dgrp|dffpipe_4f9:dffpipe8|dffe10a[5] ;                        ;              ;                  ; 12.875       ;
;  rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|alt_synch_pipe_5md:ws_dgrp|dffpipe_4f9:dffpipe8|dffe11a[5] ;                        ;              ;                  ; 13.170       ;
;  rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|alt_synch_pipe_5md:ws_dgrp|dffpipe_4f9:dffpipe8|dffe12a[5] ;                        ;              ;                  ; 13.170       ;
;  rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|alt_synch_pipe_5md:ws_dgrp|dffpipe_4f9:dffpipe8|dffe13a[5] ;                        ;              ;                  ; 13.172       ;
;  rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|alt_synch_pipe_5md:ws_dgrp|dffpipe_4f9:dffpipe8|dffe14a[5] ;                        ;              ;                  ; 13.170       ;
;  rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|alt_synch_pipe_5md:ws_dgrp|dffpipe_4f9:dffpipe8|dffe15a[5] ;                        ;              ;                  ; 13.173       ;
;  rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|alt_synch_pipe_5md:ws_dgrp|dffpipe_4f9:dffpipe8|dffe16a[5] ;                        ;              ;                  ; 13.106       ;
;  rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|ws_dgrp_reg[5]                                             ;                        ;              ;                  ; 8.264        ;
+-----------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #30: Worst-Case MTBF is Greater than 1 Billion Years
===============================================================================
+-------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                               ;
+-------------------------+-----------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                             ;
+-------------------------+-----------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|rdptr_g[5]                                                ;
; Synchronization Node    ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|alt_synch_pipe_5md:ws_dgrp|dffpipe_4f9:dffpipe8|dffe9a[5] ;
; Worst-Case MTBF (years) ; Greater than 1 Billion                                                                                                            ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                            ;
; Included in Design MTBF ; Yes                                                                                                                               ;
+-------------------------+-----------------------------------------------------------------------------------------------------------------------------------+

+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                    ;
+-------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                            ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+-------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                               ; User Specified         ;              ;                  ;              ;
; Worst-Case MTBF (years)                                                                                                             ; Greater than 1 Billion ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                        ; 9                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                        ; 113.293                ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                           ; 0.05                   ;              ;                  ;              ;
; Source Clock                                                                                                                        ;                        ;              ;                  ;              ;
;  spi_ce1 (INVERTED)                                                                                                                 ;                        ; 2500.000     ; 0.4 MHz          ;              ;
; Synchronization Clock                                                                                                               ;                        ;              ;                  ;              ;
;  ad9866_clk                                                                                                                         ;                        ; 13.563       ; 73.73 MHz        ;              ;
; Asynchronous Source                                                                                                                 ;                        ;              ;                  ;              ;
;  rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|rdptr_g[5]                                                 ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                           ;                        ;              ;                  ;              ;
;  rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|alt_synch_pipe_5md:ws_dgrp|dffpipe_4f9:dffpipe8|dffe9a[5]  ;                        ;              ;                  ; 13.175       ;
;  rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|alt_synch_pipe_5md:ws_dgrp|dffpipe_4f9:dffpipe8|dffe10a[5] ;                        ;              ;                  ; 13.174       ;
;  rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|alt_synch_pipe_5md:ws_dgrp|dffpipe_4f9:dffpipe8|dffe11a[5] ;                        ;              ;                  ; 13.175       ;
;  rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|alt_synch_pipe_5md:ws_dgrp|dffpipe_4f9:dffpipe8|dffe12a[5] ;                        ;              ;                  ; 13.175       ;
;  rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|alt_synch_pipe_5md:ws_dgrp|dffpipe_4f9:dffpipe8|dffe13a[5] ;                        ;              ;                  ; 13.173       ;
;  rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|alt_synch_pipe_5md:ws_dgrp|dffpipe_4f9:dffpipe8|dffe14a[5] ;                        ;              ;                  ; 13.171       ;
;  rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|alt_synch_pipe_5md:ws_dgrp|dffpipe_4f9:dffpipe8|dffe15a[5] ;                        ;              ;                  ; 13.171       ;
;  rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|alt_synch_pipe_5md:ws_dgrp|dffpipe_4f9:dffpipe8|dffe16a[5] ;                        ;              ;                  ; 13.110       ;
;  rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|ws_dgrp_reg[5]                                             ;                        ;              ;                  ; 7.969        ;
+-------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #31: Worst-Case MTBF is Greater than 1 Billion Years
===============================================================================
+-------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                               ;
+-------------------------+-----------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                             ;
+-------------------------+-----------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|rdptr_g[8]                                                ;
; Synchronization Node    ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|alt_synch_pipe_5md:ws_dgrp|dffpipe_4f9:dffpipe8|dffe9a[8] ;
; Worst-Case MTBF (years) ; Greater than 1 Billion                                                                                                            ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                            ;
; Included in Design MTBF ; Yes                                                                                                                               ;
+-------------------------+-----------------------------------------------------------------------------------------------------------------------------------+

+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                    ;
+-------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                            ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+-------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                               ; User Specified         ;              ;                  ;              ;
; Worst-Case MTBF (years)                                                                                                             ; Greater than 1 Billion ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                        ; 9                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                        ; 113.298                ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                           ; 0.05                   ;              ;                  ;              ;
; Source Clock                                                                                                                        ;                        ;              ;                  ;              ;
;  spi_ce1 (INVERTED)                                                                                                                 ;                        ; 2500.000     ; 0.4 MHz          ;              ;
; Synchronization Clock                                                                                                               ;                        ;              ;                  ;              ;
;  ad9866_clk                                                                                                                         ;                        ; 13.563       ; 73.73 MHz        ;              ;
; Asynchronous Source                                                                                                                 ;                        ;              ;                  ;              ;
;  rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|rdptr_g[8]                                                 ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                           ;                        ;              ;                  ;              ;
;  rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|alt_synch_pipe_5md:ws_dgrp|dffpipe_4f9:dffpipe8|dffe9a[8]  ;                        ;              ;                  ; 13.174       ;
;  rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|alt_synch_pipe_5md:ws_dgrp|dffpipe_4f9:dffpipe8|dffe10a[8] ;                        ;              ;                  ; 13.174       ;
;  rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|alt_synch_pipe_5md:ws_dgrp|dffpipe_4f9:dffpipe8|dffe11a[8] ;                        ;              ;                  ; 13.172       ;
;  rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|alt_synch_pipe_5md:ws_dgrp|dffpipe_4f9:dffpipe8|dffe12a[8] ;                        ;              ;                  ; 12.943       ;
;  rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|alt_synch_pipe_5md:ws_dgrp|dffpipe_4f9:dffpipe8|dffe13a[8] ;                        ;              ;                  ; 13.172       ;
;  rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|alt_synch_pipe_5md:ws_dgrp|dffpipe_4f9:dffpipe8|dffe14a[8] ;                        ;              ;                  ; 13.172       ;
;  rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|alt_synch_pipe_5md:ws_dgrp|dffpipe_4f9:dffpipe8|dffe15a[8] ;                        ;              ;                  ; 13.172       ;
;  rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|alt_synch_pipe_5md:ws_dgrp|dffpipe_4f9:dffpipe8|dffe16a[8] ;                        ;              ;                  ; 13.107       ;
;  rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|ws_dgrp_reg[8]                                             ;                        ;              ;                  ; 8.212        ;
+-------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #32: Worst-Case MTBF is Greater than 1 Billion Years
===============================================================================
+-----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                             ;
+-------------------------+---------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                           ;
+-------------------------+---------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|rdptr_g[7]                                                ;
; Synchronization Node    ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|alt_synch_pipe_5md:ws_dgrp|dffpipe_4f9:dffpipe8|dffe9a[7] ;
; Worst-Case MTBF (years) ; Greater than 1 Billion                                                                                                          ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                          ;
; Included in Design MTBF ; Yes                                                                                                                             ;
+-------------------------+---------------------------------------------------------------------------------------------------------------------------------+

+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                  ;
+-----------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                          ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+-----------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                             ; User Specified         ;              ;                  ;              ;
; Worst-Case MTBF (years)                                                                                                           ; Greater than 1 Billion ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                              ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                      ; 9                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                      ; 113.521                ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                         ; 0.05                   ;              ;                  ;              ;
; Source Clock                                                                                                                      ;                        ;              ;                  ;              ;
;  spi_ce0 (INVERTED)                                                                                                               ;                        ; 2500.000     ; 0.4 MHz          ;              ;
; Synchronization Clock                                                                                                             ;                        ;              ;                  ;              ;
;  ad9866_clk                                                                                                                       ;                        ; 13.563       ; 73.73 MHz        ;              ;
; Asynchronous Source                                                                                                               ;                        ;              ;                  ;              ;
;  rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|rdptr_g[7]                                                 ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                         ;                        ;              ;                  ;              ;
;  rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|alt_synch_pipe_5md:ws_dgrp|dffpipe_4f9:dffpipe8|dffe9a[7]  ;                        ;              ;                  ; 13.175       ;
;  rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|alt_synch_pipe_5md:ws_dgrp|dffpipe_4f9:dffpipe8|dffe10a[7] ;                        ;              ;                  ; 13.175       ;
;  rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|alt_synch_pipe_5md:ws_dgrp|dffpipe_4f9:dffpipe8|dffe11a[7] ;                        ;              ;                  ; 13.173       ;
;  rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|alt_synch_pipe_5md:ws_dgrp|dffpipe_4f9:dffpipe8|dffe12a[7] ;                        ;              ;                  ; 13.172       ;
;  rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|alt_synch_pipe_5md:ws_dgrp|dffpipe_4f9:dffpipe8|dffe13a[7] ;                        ;              ;                  ; 13.171       ;
;  rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|alt_synch_pipe_5md:ws_dgrp|dffpipe_4f9:dffpipe8|dffe14a[7] ;                        ;              ;                  ; 13.175       ;
;  rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|alt_synch_pipe_5md:ws_dgrp|dffpipe_4f9:dffpipe8|dffe15a[7] ;                        ;              ;                  ; 13.174       ;
;  rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|alt_synch_pipe_5md:ws_dgrp|dffpipe_4f9:dffpipe8|dffe16a[7] ;                        ;              ;                  ; 13.109       ;
;  rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|ws_dgrp_reg[7]                                             ;                        ;              ;                  ; 8.197        ;
+-----------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



+---------------------------------------------------------------------------------------------------+
; Multicorner Timing Analysis Summary                                                               ;
+------------------------------------+----------+--------+----------+---------+---------------------+
; Clock                              ; Setup    ; Hold   ; Recovery ; Removal ; Minimum Pulse Width ;
+------------------------------------+----------+--------+----------+---------+---------------------+
; Worst-case Slack                   ; 0.016    ; 0.095  ; N/A      ; N/A     ; -2.123              ;
;  ad9866_clk                        ; 1.049    ; 0.152  ; N/A      ; N/A     ; -2.123              ;
;  ad9866_rxclk                      ; N/A      ; N/A    ; N/A      ; N/A     ; -2.123              ;
;  ad9866_txclk                      ; N/A      ; N/A    ; N/A      ; N/A     ; -2.123              ;
;  clk_10mhz                         ; 94.753   ; 0.186  ; N/A      ; N/A     ; 49.270              ;
;  spi_ce0                           ; 0.016    ; 0.196  ; N/A      ; N/A     ; 1249.114            ;
;  spi_ce1                           ; 2494.400 ; 0.186  ; N/A      ; N/A     ; 1249.209            ;
;  spi_sck                           ; 0.403    ; 0.150  ; N/A      ; N/A     ; 31.076              ;
;  spi_slave:spi_slave_rx2_inst|done ; 0.963    ; 0.095  ; N/A      ; N/A     ; 1249.551            ;
;  spi_slave:spi_slave_rx_inst|done  ; 1.066    ; 0.224  ; N/A      ; N/A     ; 1249.495            ;
;  virt_ad9866_rxclk                 ; 23.422   ; 11.490 ; N/A      ; N/A     ; N/A                 ;
; Design-wide TNS                    ; 0.0      ; 0.0    ; 0.0      ; 0.0     ; -8.492              ;
;  ad9866_clk                        ; 0.000    ; 0.000  ; N/A      ; N/A     ; -4.246              ;
;  ad9866_rxclk                      ; N/A      ; N/A    ; N/A      ; N/A     ; -2.123              ;
;  ad9866_txclk                      ; N/A      ; N/A    ; N/A      ; N/A     ; -2.123              ;
;  clk_10mhz                         ; 0.000    ; 0.000  ; N/A      ; N/A     ; 0.000               ;
;  spi_ce0                           ; 0.000    ; 0.000  ; N/A      ; N/A     ; 0.000               ;
;  spi_ce1                           ; 0.000    ; 0.000  ; N/A      ; N/A     ; 0.000               ;
;  spi_sck                           ; 0.000    ; 0.000  ; N/A      ; N/A     ; 0.000               ;
;  spi_slave:spi_slave_rx2_inst|done ; 0.000    ; 0.000  ; N/A      ; N/A     ; 0.000               ;
;  spi_slave:spi_slave_rx_inst|done  ; 0.000    ; 0.000  ; N/A      ; N/A     ; 0.000               ;
;  virt_ad9866_rxclk                 ; 0.000    ; 0.000  ; N/A      ; N/A     ; N/A                 ;
+------------------------------------+----------+--------+----------+---------+---------------------+


+------------------------------------------------------------------------------+
; Setup Times                                                                  ;
+------------------+------------+-------+-------+------------+-----------------+
; Data Port        ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference ;
+------------------+------------+-------+-------+------------+-----------------+
; ad9866_adio[*]   ; ad9866_clk ; 2.358 ; 2.494 ; Rise       ; ad9866_clk      ;
;  ad9866_adio[0]  ; ad9866_clk ; 2.250 ; 2.472 ; Rise       ; ad9866_clk      ;
;  ad9866_adio[1]  ; ad9866_clk ; 1.483 ; 1.734 ; Rise       ; ad9866_clk      ;
;  ad9866_adio[2]  ; ad9866_clk ; 0.933 ; 1.274 ; Rise       ; ad9866_clk      ;
;  ad9866_adio[3]  ; ad9866_clk ; 1.382 ; 1.624 ; Rise       ; ad9866_clk      ;
;  ad9866_adio[4]  ; ad9866_clk ; 1.283 ; 1.572 ; Rise       ; ad9866_clk      ;
;  ad9866_adio[5]  ; ad9866_clk ; 2.157 ; 2.485 ; Rise       ; ad9866_clk      ;
;  ad9866_adio[6]  ; ad9866_clk ; 2.005 ; 2.233 ; Rise       ; ad9866_clk      ;
;  ad9866_adio[7]  ; ad9866_clk ; 2.002 ; 2.278 ; Rise       ; ad9866_clk      ;
;  ad9866_adio[8]  ; ad9866_clk ; 2.067 ; 2.422 ; Rise       ; ad9866_clk      ;
;  ad9866_adio[9]  ; ad9866_clk ; 2.233 ; 2.494 ; Rise       ; ad9866_clk      ;
;  ad9866_adio[10] ; ad9866_clk ; 2.358 ; 2.492 ; Rise       ; ad9866_clk      ;
;  ad9866_adio[11] ; ad9866_clk ; 2.234 ; 2.436 ; Rise       ; ad9866_clk      ;
; spi_ce[*]        ; spi_sck    ; 1.182 ; 1.447 ; Rise       ; spi_sck         ;
;  spi_ce[0]       ; spi_sck    ; 1.169 ; 1.345 ; Rise       ; spi_sck         ;
;  spi_ce[1]       ; spi_sck    ; 1.182 ; 1.447 ; Rise       ; spi_sck         ;
; spi_mosi         ; spi_sck    ; 4.090 ; 4.170 ; Rise       ; spi_sck         ;
; spi_ce[*]        ; spi_sck    ; 2.536 ; 2.567 ; Fall       ; spi_sck         ;
;  spi_ce[0]       ; spi_sck    ; 2.526 ; 2.567 ; Fall       ; spi_sck         ;
;  spi_ce[1]       ; spi_sck    ; 2.536 ; 2.544 ; Fall       ; spi_sck         ;
+------------------+------------+-------+-------+------------+-----------------+


+--------------------------------------------------------------------------------+
; Hold Times                                                                     ;
+------------------+------------+--------+--------+------------+-----------------+
; Data Port        ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference ;
+------------------+------------+--------+--------+------------+-----------------+
; ad9866_adio[*]   ; ad9866_clk ; -0.201 ; -0.312 ; Rise       ; ad9866_clk      ;
;  ad9866_adio[0]  ; ad9866_clk ; -0.781 ; -1.358 ; Rise       ; ad9866_clk      ;
;  ad9866_adio[1]  ; ad9866_clk ; -0.472 ; -0.760 ; Rise       ; ad9866_clk      ;
;  ad9866_adio[2]  ; ad9866_clk ; -0.218 ; -0.431 ; Rise       ; ad9866_clk      ;
;  ad9866_adio[3]  ; ad9866_clk ; -0.505 ; -0.722 ; Rise       ; ad9866_clk      ;
;  ad9866_adio[4]  ; ad9866_clk ; -0.201 ; -0.312 ; Rise       ; ad9866_clk      ;
;  ad9866_adio[5]  ; ad9866_clk ; -0.778 ; -1.282 ; Rise       ; ad9866_clk      ;
;  ad9866_adio[6]  ; ad9866_clk ; -0.419 ; -0.550 ; Rise       ; ad9866_clk      ;
;  ad9866_adio[7]  ; ad9866_clk ; -0.609 ; -0.840 ; Rise       ; ad9866_clk      ;
;  ad9866_adio[8]  ; ad9866_clk ; -0.550 ; -1.012 ; Rise       ; ad9866_clk      ;
;  ad9866_adio[9]  ; ad9866_clk ; -0.460 ; -0.724 ; Rise       ; ad9866_clk      ;
;  ad9866_adio[10] ; ad9866_clk ; -0.434 ; -0.635 ; Rise       ; ad9866_clk      ;
;  ad9866_adio[11] ; ad9866_clk ; -0.599 ; -1.130 ; Rise       ; ad9866_clk      ;
; spi_ce[*]        ; spi_sck    ; -0.198 ; -0.442 ; Rise       ; spi_sck         ;
;  spi_ce[0]       ; spi_sck    ; -0.204 ; -0.442 ; Rise       ; spi_sck         ;
;  spi_ce[1]       ; spi_sck    ; -0.198 ; -0.442 ; Rise       ; spi_sck         ;
; spi_mosi         ; spi_sck    ; -1.467 ; -2.321 ; Rise       ; spi_sck         ;
; spi_ce[*]        ; spi_sck    ; -0.180 ; -0.964 ; Fall       ; spi_sck         ;
;  spi_ce[0]       ; spi_sck    ; -0.180 ; -0.964 ; Fall       ; spi_sck         ;
;  spi_ce[1]       ; spi_sck    ; -0.193 ; -0.985 ; Fall       ; spi_sck         ;
+------------------+------------+--------+--------+------------+-----------------+


+--------------------------------------------------------------------------------+
; Clock to Output Times                                                          ;
+------------------+------------+--------+--------+------------+-----------------+
; Data Port        ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference ;
+------------------+------------+--------+--------+------------+-----------------+
; ad9866_rxclk     ; ad9866_clk ; 4.564  ; 4.569  ; Rise       ; ad9866_clk      ;
; ad9866_txclk     ; ad9866_clk ; 4.564  ; 4.569  ; Rise       ; ad9866_clk      ;
; rx1_FIFOEmpty    ; ad9866_clk ; 10.508 ; 10.724 ; Rise       ; ad9866_clk      ;
; rx2_FIFOEmpty    ; ad9866_clk ; 10.766 ; 10.952 ; Rise       ; ad9866_clk      ;
; txFIFOFull       ; ad9866_clk ; 10.199 ; 10.242 ; Rise       ; ad9866_clk      ;
; ad9866_adio[*]   ; ad9866_clk ; 11.412 ; 11.558 ; Fall       ; ad9866_clk      ;
;  ad9866_adio[0]  ; ad9866_clk ; 8.418  ; 8.341  ; Fall       ; ad9866_clk      ;
;  ad9866_adio[1]  ; ad9866_clk ; 8.350  ; 8.243  ; Fall       ; ad9866_clk      ;
;  ad9866_adio[2]  ; ad9866_clk ; 8.782  ; 8.648  ; Fall       ; ad9866_clk      ;
;  ad9866_adio[3]  ; ad9866_clk ; 7.978  ; 7.927  ; Fall       ; ad9866_clk      ;
;  ad9866_adio[4]  ; ad9866_clk ; 7.795  ; 7.780  ; Fall       ; ad9866_clk      ;
;  ad9866_adio[5]  ; ad9866_clk ; 7.790  ; 7.779  ; Fall       ; ad9866_clk      ;
;  ad9866_adio[6]  ; ad9866_clk ; 8.341  ; 8.255  ; Fall       ; ad9866_clk      ;
;  ad9866_adio[7]  ; ad9866_clk ; 8.795  ; 8.666  ; Fall       ; ad9866_clk      ;
;  ad9866_adio[8]  ; ad9866_clk ; 8.708  ; 8.634  ; Fall       ; ad9866_clk      ;
;  ad9866_adio[9]  ; ad9866_clk ; 7.978  ; 7.914  ; Fall       ; ad9866_clk      ;
;  ad9866_adio[10] ; ad9866_clk ; 11.412 ; 11.558 ; Fall       ; ad9866_clk      ;
;  ad9866_adio[11] ; ad9866_clk ; 8.883  ; 8.800  ; Fall       ; ad9866_clk      ;
; ad9866_rxclk     ; ad9866_clk ; 4.564  ; 4.569  ; Fall       ; ad9866_clk      ;
; ad9866_txclk     ; ad9866_clk ; 4.564  ; 4.569  ; Fall       ; ad9866_clk      ;
; spi_miso         ; spi_sck    ; 11.893 ; 11.862 ; Fall       ; spi_sck         ;
+------------------+------------+--------+--------+------------+-----------------+


+------------------------------------------------------------------------------+
; Minimum Clock to Output Times                                                ;
+------------------+------------+-------+-------+------------+-----------------+
; Data Port        ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference ;
+------------------+------------+-------+-------+------------+-----------------+
; ad9866_rxclk     ; ad9866_clk ; 2.165 ; 2.797 ; Rise       ; ad9866_clk      ;
; ad9866_txclk     ; ad9866_clk ; 2.165 ; 2.797 ; Rise       ; ad9866_clk      ;
; rx1_FIFOEmpty    ; ad9866_clk ; 4.158 ; 4.047 ; Rise       ; ad9866_clk      ;
; rx2_FIFOEmpty    ; ad9866_clk ; 4.211 ; 4.080 ; Rise       ; ad9866_clk      ;
; txFIFOFull       ; ad9866_clk ; 4.064 ; 4.014 ; Rise       ; ad9866_clk      ;
; ad9866_adio[*]   ; ad9866_clk ; 4.229 ; 4.339 ; Fall       ; ad9866_clk      ;
;  ad9866_adio[0]  ; ad9866_clk ; 4.502 ; 4.629 ; Fall       ; ad9866_clk      ;
;  ad9866_adio[1]  ; ad9866_clk ; 4.450 ; 4.581 ; Fall       ; ad9866_clk      ;
;  ad9866_adio[2]  ; ad9866_clk ; 4.627 ; 4.782 ; Fall       ; ad9866_clk      ;
;  ad9866_adio[3]  ; ad9866_clk ; 4.309 ; 4.423 ; Fall       ; ad9866_clk      ;
;  ad9866_adio[4]  ; ad9866_clk ; 4.229 ; 4.339 ; Fall       ; ad9866_clk      ;
;  ad9866_adio[5]  ; ad9866_clk ; 4.229 ; 4.339 ; Fall       ; ad9866_clk      ;
;  ad9866_adio[6]  ; ad9866_clk ; 4.478 ; 4.553 ; Fall       ; ad9866_clk      ;
;  ad9866_adio[7]  ; ad9866_clk ; 4.649 ; 4.799 ; Fall       ; ad9866_clk      ;
;  ad9866_adio[8]  ; ad9866_clk ; 4.609 ; 4.765 ; Fall       ; ad9866_clk      ;
;  ad9866_adio[9]  ; ad9866_clk ; 4.305 ; 4.360 ; Fall       ; ad9866_clk      ;
;  ad9866_adio[10] ; ad9866_clk ; 6.369 ; 6.765 ; Fall       ; ad9866_clk      ;
;  ad9866_adio[11] ; ad9866_clk ; 4.681 ; 4.845 ; Fall       ; ad9866_clk      ;
; ad9866_rxclk     ; ad9866_clk ; 2.165 ; 2.797 ; Fall       ; ad9866_clk      ;
; ad9866_txclk     ; ad9866_clk ; 2.165 ; 2.797 ; Fall       ; ad9866_clk      ;
; spi_miso         ; spi_sck    ; 6.280 ; 6.715 ; Fall       ; spi_sck         ;
+------------------+------------+-------+-------+------------+-----------------+


+------------------------------------------------------------------+
; Propagation Delay                                                ;
+------------+-----------------+--------+--------+--------+--------+
; Input Port ; Output Port     ; RR     ; RF     ; FR     ; FF     ;
+------------+-----------------+--------+--------+--------+--------+
; ptt_in     ; DEBUG_LED4      ; 11.963 ; 11.768 ; 12.294 ; 12.142 ;
; ptt_in     ; ad9866_adio[0]  ; 9.081  ; 8.697  ; 9.413  ; 9.029  ;
; ptt_in     ; ad9866_adio[1]  ; 9.969  ; 9.585  ; 10.212 ; 9.828  ;
; ptt_in     ; ad9866_adio[2]  ; 9.971  ; 9.587  ; 10.231 ; 9.847  ;
; ptt_in     ; ad9866_adio[3]  ; 9.971  ; 9.587  ; 10.231 ; 9.847  ;
; ptt_in     ; ad9866_adio[4]  ; 9.093  ; 8.709  ; 9.417  ; 9.033  ;
; ptt_in     ; ad9866_adio[5]  ; 9.093  ; 8.709  ; 9.417  ; 9.033  ;
; ptt_in     ; ad9866_adio[6]  ; 9.092  ; 8.708  ; 9.420  ; 9.036  ;
; ptt_in     ; ad9866_adio[7]  ; 9.092  ; 8.708  ; 9.420  ; 9.036  ;
; ptt_in     ; ad9866_adio[8]  ; 8.637  ; 8.253  ; 8.980  ; 8.596  ;
; ptt_in     ; ad9866_adio[9]  ; 8.637  ; 8.253  ; 8.980  ; 8.596  ;
; ptt_in     ; ad9866_adio[10] ; 8.608  ; 8.224  ; 8.972  ; 8.588  ;
; ptt_in     ; ad9866_adio[11] ; 8.657  ; 8.273  ; 8.994  ; 8.610  ;
; ptt_in     ; ad9866_rxen     ;        ; 11.422 ; 11.959 ;        ;
; ptt_in     ; ad9866_txen     ; 8.838  ;        ;        ; 9.171  ;
; ptt_in     ; ptt_out         ; 8.277  ;        ;        ; 8.385  ;
+------------+-----------------+--------+--------+--------+--------+


+--------------------------------------------------------------+
; Minimum Propagation Delay                                    ;
+------------+-----------------+-------+-------+-------+-------+
; Input Port ; Output Port     ; RR    ; RF    ; FR    ; FF    ;
+------------+-----------------+-------+-------+-------+-------+
; ptt_in     ; DEBUG_LED4      ; 5.394 ; 5.499 ; 6.298 ; 6.422 ;
; ptt_in     ; ad9866_adio[0]  ; 5.273 ; 4.912 ; 6.162 ; 5.801 ;
; ptt_in     ; ad9866_adio[1]  ; 5.656 ; 5.295 ; 6.601 ; 6.240 ;
; ptt_in     ; ad9866_adio[2]  ; 5.659 ; 5.298 ; 6.611 ; 6.250 ;
; ptt_in     ; ad9866_adio[3]  ; 5.659 ; 5.298 ; 6.611 ; 6.250 ;
; ptt_in     ; ad9866_adio[4]  ; 5.296 ; 4.935 ; 6.188 ; 5.827 ;
; ptt_in     ; ad9866_adio[5]  ; 5.296 ; 4.935 ; 6.188 ; 5.827 ;
; ptt_in     ; ad9866_adio[6]  ; 5.285 ; 4.924 ; 6.175 ; 5.814 ;
; ptt_in     ; ad9866_adio[7]  ; 5.285 ; 4.924 ; 6.175 ; 5.814 ;
; ptt_in     ; ad9866_adio[8]  ; 5.108 ; 4.747 ; 5.959 ; 5.598 ;
; ptt_in     ; ad9866_adio[9]  ; 5.108 ; 4.747 ; 5.959 ; 5.598 ;
; ptt_in     ; ad9866_adio[10] ; 5.090 ; 4.729 ; 5.953 ; 5.592 ;
; ptt_in     ; ad9866_adio[11] ; 5.111 ; 4.750 ; 5.962 ; 5.601 ;
; ptt_in     ; ad9866_rxen     ;       ; 5.830 ; 7.016 ;       ;
; ptt_in     ; ad9866_txen     ; 4.138 ;       ;       ; 5.099 ;
; ptt_in     ; ptt_out         ; 3.826 ;       ;       ; 4.640 ;
+------------+-----------------+-------+-------+-------+-------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Board Trace Model Assignments                                                                                                                                                                                                                                                                                                                                                                                      ;
+-----------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+
; Pin             ; I/O Standard ; Near Tline Length ; Near Tline L per Length ; Near Tline C per Length ; Near Series R ; Near Differential R ; Near Pull-up R ; Near Pull-down R ; Near C ; Far Tline Length ; Far Tline L per Length ; Far Tline C per Length ; Far Series R ; Far Pull-up R ; Far Pull-down R ; Far C ; Termination Voltage ; Far Differential R ; EBD File Name ; EBD Signal Name ; EBD Far-end ;
+-----------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+
; ad9866_rxen     ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ad9866_rxclk    ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ad9866_txen     ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ad9866_txclk    ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ad9866_sclk     ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ad9866_sdio     ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ad9866_sen_n    ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ad9866_rst_n    ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ad9866_mode     ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ad9866_pga[0]   ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ad9866_pga[1]   ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ad9866_pga[2]   ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ad9866_pga[3]   ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ad9866_pga[4]   ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ad9866_pga[5]   ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; spi_miso        ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DEBUG_LED1      ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DEBUG_LED2      ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DEBUG_LED3      ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DEBUG_LED4      ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; rx1_FIFOEmpty   ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; rx2_FIFOEmpty   ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; txFIFOFull      ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ptt_out         ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; filter[0]       ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; filter[1]       ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; filter[2]       ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; filter[3]       ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; filter[4]       ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; filter[5]       ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; filter[6]       ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ad9866_adio[0]  ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ad9866_adio[1]  ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ad9866_adio[2]  ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ad9866_adio[3]  ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ad9866_adio[4]  ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ad9866_adio[5]  ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ad9866_adio[6]  ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ad9866_adio[7]  ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ad9866_adio[8]  ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ad9866_adio[9]  ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ad9866_adio[10] ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ad9866_adio[11] ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
+-----------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+


+--------------------------------------------------------------------+
; Input Transition Times                                             ;
+-----------------+--------------+-----------------+-----------------+
; Pin             ; I/O Standard ; 10-90 Rise Time ; 90-10 Fall Time ;
+-----------------+--------------+-----------------+-----------------+
; ad9866_adio[0]  ; 3.3-V LVCMOS ; 2640 ps         ; 2640 ps         ;
; ad9866_adio[1]  ; 3.3-V LVCMOS ; 2640 ps         ; 2640 ps         ;
; ad9866_adio[2]  ; 3.3-V LVCMOS ; 2640 ps         ; 2640 ps         ;
; ad9866_adio[3]  ; 3.3-V LVCMOS ; 2640 ps         ; 2640 ps         ;
; ad9866_adio[4]  ; 3.3-V LVCMOS ; 2640 ps         ; 2640 ps         ;
; ad9866_adio[5]  ; 3.3-V LVCMOS ; 2640 ps         ; 2640 ps         ;
; ad9866_adio[6]  ; 3.3-V LVCMOS ; 2640 ps         ; 2640 ps         ;
; ad9866_adio[7]  ; 3.3-V LVCMOS ; 2640 ps         ; 2640 ps         ;
; ad9866_adio[8]  ; 3.3-V LVCMOS ; 2640 ps         ; 2640 ps         ;
; ad9866_adio[9]  ; 3.3-V LVCMOS ; 2640 ps         ; 2640 ps         ;
; ad9866_adio[10] ; 3.3-V LVCMOS ; 2640 ps         ; 2640 ps         ;
; ad9866_adio[11] ; 3.3-V LVCMOS ; 2640 ps         ; 2640 ps         ;
; ptt_in          ; 3.3-V LVCMOS ; 2640 ps         ; 2640 ps         ;
; ad9866_clk      ; 3.3-V LVCMOS ; 2640 ps         ; 2640 ps         ;
; clk_10mhz       ; 3.3-V LVCMOS ; 2640 ps         ; 2640 ps         ;
; spi_ce[1]       ; 3.3-V LVCMOS ; 2640 ps         ; 2640 ps         ;
; spi_ce[0]       ; 3.3-V LVCMOS ; 2640 ps         ; 2640 ps         ;
; spi_sck         ; 3.3-V LVCMOS ; 2640 ps         ; 2640 ps         ;
; spi_mosi        ; 3.3-V LVCMOS ; 2640 ps         ; 2640 ps         ;
; ad9866_sdo      ; 3.3-V LVCMOS ; 2640 ps         ; 2640 ps         ;
; ~ALTERA_DCLK~   ; 3.3-V LVCMOS ; 2640 ps         ; 2640 ps         ;
+-----------------+--------------+-----------------+-----------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Corner Signal Integrity Metrics                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                         ;
+-----------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin             ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+-----------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; ad9866_rxen     ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 8e-07 V                      ; 3.09 V              ; -0.00186 V          ; 0.07 V                               ; 0.172 V                              ; 7.27e-09 s                  ; 7.07e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 8e-07 V                     ; 3.09 V             ; -0.00186 V         ; 0.07 V                              ; 0.172 V                             ; 7.27e-09 s                 ; 7.07e-09 s                 ; Yes                       ; Yes                       ;
; ad9866_rxclk    ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 8e-07 V                      ; 3.09 V              ; -0.0157 V           ; 0.064 V                              ; 0.115 V                              ; 8.91e-10 s                  ; 8.66e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 8e-07 V                     ; 3.09 V             ; -0.0157 V          ; 0.064 V                             ; 0.115 V                             ; 8.91e-10 s                 ; 8.66e-10 s                 ; Yes                       ; Yes                       ;
; ad9866_txen     ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 8e-07 V                      ; 3.09 V              ; -0.0139 V           ; 0.082 V                              ; 0.137 V                              ; 1.32e-09 s                  ; 1.29e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 8e-07 V                     ; 3.09 V             ; -0.0139 V          ; 0.082 V                             ; 0.137 V                             ; 1.32e-09 s                 ; 1.29e-09 s                 ; Yes                       ; Yes                       ;
; ad9866_txclk    ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 8e-07 V                      ; 3.09 V              ; -0.0157 V           ; 0.064 V                              ; 0.115 V                              ; 8.91e-10 s                  ; 8.66e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 8e-07 V                     ; 3.09 V             ; -0.0157 V          ; 0.064 V                             ; 0.115 V                             ; 8.91e-10 s                 ; 8.66e-10 s                 ; Yes                       ; Yes                       ;
; ad9866_sclk     ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.19e-06 V                   ; 3.09 V              ; -0.0143 V           ; 0.036 V                              ; 0.132 V                              ; 9.31e-10 s                  ; 8.92e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.19e-06 V                  ; 3.09 V             ; -0.0143 V          ; 0.036 V                             ; 0.132 V                             ; 9.31e-10 s                 ; 8.92e-10 s                 ; Yes                       ; Yes                       ;
; ad9866_sdio     ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.19e-06 V                   ; 3.09 V              ; -0.0143 V           ; 0.036 V                              ; 0.132 V                              ; 9.31e-10 s                  ; 8.92e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.19e-06 V                  ; 3.09 V             ; -0.0143 V          ; 0.036 V                             ; 0.132 V                             ; 9.31e-10 s                 ; 8.92e-10 s                 ; Yes                       ; Yes                       ;
; ad9866_sen_n    ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 8e-07 V                      ; 3.09 V              ; -0.00186 V          ; 0.07 V                               ; 0.172 V                              ; 7.27e-09 s                  ; 7.07e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 8e-07 V                     ; 3.09 V             ; -0.00186 V         ; 0.07 V                              ; 0.172 V                             ; 7.27e-09 s                 ; 7.07e-09 s                 ; Yes                       ; Yes                       ;
; ad9866_rst_n    ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.19e-06 V                   ; 3.09 V              ; -0.0143 V           ; 0.036 V                              ; 0.132 V                              ; 9.31e-10 s                  ; 8.92e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.19e-06 V                  ; 3.09 V             ; -0.0143 V          ; 0.036 V                             ; 0.132 V                             ; 9.31e-10 s                 ; 8.92e-10 s                 ; Yes                       ; Yes                       ;
; ad9866_mode     ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.19e-06 V                   ; 3.09 V              ; -0.0143 V           ; 0.036 V                              ; 0.132 V                              ; 9.31e-10 s                  ; 8.92e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.19e-06 V                  ; 3.09 V             ; -0.0143 V          ; 0.036 V                             ; 0.132 V                             ; 9.31e-10 s                 ; 8.92e-10 s                 ; Yes                       ; Yes                       ;
; ad9866_pga[0]   ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.19e-06 V                   ; 3.09 V              ; -0.0143 V           ; 0.036 V                              ; 0.132 V                              ; 9.31e-10 s                  ; 8.92e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.19e-06 V                  ; 3.09 V             ; -0.0143 V          ; 0.036 V                             ; 0.132 V                             ; 9.31e-10 s                 ; 8.92e-10 s                 ; Yes                       ; Yes                       ;
; ad9866_pga[1]   ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.19e-06 V                   ; 3.09 V              ; -0.0143 V           ; 0.036 V                              ; 0.132 V                              ; 9.31e-10 s                  ; 8.92e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.19e-06 V                  ; 3.09 V             ; -0.0143 V          ; 0.036 V                             ; 0.132 V                             ; 9.31e-10 s                 ; 8.92e-10 s                 ; Yes                       ; Yes                       ;
; ad9866_pga[2]   ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.19e-06 V                   ; 3.09 V              ; -0.0143 V           ; 0.036 V                              ; 0.132 V                              ; 9.31e-10 s                  ; 8.92e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.19e-06 V                  ; 3.09 V             ; -0.0143 V          ; 0.036 V                             ; 0.132 V                             ; 9.31e-10 s                 ; 8.92e-10 s                 ; Yes                       ; Yes                       ;
; ad9866_pga[3]   ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.19e-06 V                   ; 3.08 V              ; -0.00185 V          ; 0.026 V                              ; 0.198 V                              ; 7.29e-09 s                  ; 7.15e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.19e-06 V                  ; 3.08 V             ; -0.00185 V         ; 0.026 V                             ; 0.198 V                             ; 7.29e-09 s                 ; 7.15e-09 s                 ; Yes                       ; Yes                       ;
; ad9866_pga[4]   ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.19e-06 V                   ; 3.09 V              ; -0.0143 V           ; 0.036 V                              ; 0.132 V                              ; 9.31e-10 s                  ; 8.92e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.19e-06 V                  ; 3.09 V             ; -0.0143 V          ; 0.036 V                             ; 0.132 V                             ; 9.31e-10 s                 ; 8.92e-10 s                 ; Yes                       ; Yes                       ;
; ad9866_pga[5]   ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.19e-06 V                   ; 3.09 V              ; -0.0143 V           ; 0.036 V                              ; 0.132 V                              ; 9.31e-10 s                  ; 8.92e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.19e-06 V                  ; 3.09 V             ; -0.0143 V          ; 0.036 V                             ; 0.132 V                             ; 9.31e-10 s                 ; 8.92e-10 s                 ; Yes                       ; Yes                       ;
; spi_miso        ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.19e-06 V                   ; 3.08 V              ; -0.00185 V          ; 0.026 V                              ; 0.198 V                              ; 7.29e-09 s                  ; 7.15e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.19e-06 V                  ; 3.08 V             ; -0.00185 V         ; 0.026 V                             ; 0.198 V                             ; 7.29e-09 s                 ; 7.15e-09 s                 ; Yes                       ; Yes                       ;
; DEBUG_LED1      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 5.01e-07 V                   ; 3.11 V              ; -0.0488 V           ; 0.191 V                              ; 0.217 V                              ; 1.08e-09 s                  ; 8.59e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 5.01e-07 V                  ; 3.11 V             ; -0.0488 V          ; 0.191 V                             ; 0.217 V                             ; 1.08e-09 s                 ; 8.59e-10 s                 ; No                        ; No                        ;
; DEBUG_LED2      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 5.01e-07 V                   ; 3.11 V              ; -0.0488 V           ; 0.191 V                              ; 0.217 V                              ; 1.08e-09 s                  ; 8.59e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 5.01e-07 V                  ; 3.11 V             ; -0.0488 V          ; 0.191 V                             ; 0.217 V                             ; 1.08e-09 s                 ; 8.59e-10 s                 ; No                        ; No                        ;
; DEBUG_LED3      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 5.01e-07 V                   ; 3.11 V              ; -0.0671 V           ; 0.235 V                              ; 0.176 V                              ; 6.85e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 5.01e-07 V                  ; 3.11 V             ; -0.0671 V          ; 0.235 V                             ; 0.176 V                             ; 6.85e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; DEBUG_LED4      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 5.01e-07 V                   ; 3.11 V              ; -0.0488 V           ; 0.191 V                              ; 0.217 V                              ; 1.08e-09 s                  ; 8.59e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 5.01e-07 V                  ; 3.11 V             ; -0.0488 V          ; 0.191 V                             ; 0.217 V                             ; 1.08e-09 s                 ; 8.59e-10 s                 ; No                        ; No                        ;
; rx1_FIFOEmpty   ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 8e-07 V                      ; 3.09 V              ; -0.0157 V           ; 0.064 V                              ; 0.115 V                              ; 8.91e-10 s                  ; 8.66e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 8e-07 V                     ; 3.09 V             ; -0.0157 V          ; 0.064 V                             ; 0.115 V                             ; 8.91e-10 s                 ; 8.66e-10 s                 ; Yes                       ; Yes                       ;
; rx2_FIFOEmpty   ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 8e-07 V                      ; 3.09 V              ; -0.0157 V           ; 0.064 V                              ; 0.115 V                              ; 8.91e-10 s                  ; 8.66e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 8e-07 V                     ; 3.09 V             ; -0.0157 V          ; 0.064 V                             ; 0.115 V                             ; 8.91e-10 s                 ; 8.66e-10 s                 ; Yes                       ; Yes                       ;
; txFIFOFull      ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 8e-07 V                      ; 3.09 V              ; -0.0157 V           ; 0.064 V                              ; 0.115 V                              ; 8.91e-10 s                  ; 8.66e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 8e-07 V                     ; 3.09 V             ; -0.0157 V          ; 0.064 V                             ; 0.115 V                             ; 8.91e-10 s                 ; 8.66e-10 s                 ; Yes                       ; Yes                       ;
; ptt_out         ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.19e-06 V                   ; 3.09 V              ; -0.0143 V           ; 0.036 V                              ; 0.132 V                              ; 9.31e-10 s                  ; 8.92e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.19e-06 V                  ; 3.09 V             ; -0.0143 V          ; 0.036 V                             ; 0.132 V                             ; 9.31e-10 s                 ; 8.92e-10 s                 ; Yes                       ; Yes                       ;
; filter[0]       ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.19e-06 V                   ; 3.09 V              ; -0.0143 V           ; 0.036 V                              ; 0.132 V                              ; 9.31e-10 s                  ; 8.92e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.19e-06 V                  ; 3.09 V             ; -0.0143 V          ; 0.036 V                             ; 0.132 V                             ; 9.31e-10 s                 ; 8.92e-10 s                 ; Yes                       ; Yes                       ;
; filter[1]       ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.19e-06 V                   ; 3.09 V              ; -0.0143 V           ; 0.036 V                              ; 0.132 V                              ; 9.31e-10 s                  ; 8.92e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.19e-06 V                  ; 3.09 V             ; -0.0143 V          ; 0.036 V                             ; 0.132 V                             ; 9.31e-10 s                 ; 8.92e-10 s                 ; Yes                       ; Yes                       ;
; filter[2]       ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.19e-06 V                   ; 3.09 V              ; -0.0143 V           ; 0.036 V                              ; 0.132 V                              ; 9.31e-10 s                  ; 8.92e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.19e-06 V                  ; 3.09 V             ; -0.0143 V          ; 0.036 V                             ; 0.132 V                             ; 9.31e-10 s                 ; 8.92e-10 s                 ; Yes                       ; Yes                       ;
; filter[3]       ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.19e-06 V                   ; 3.08 V              ; -0.00185 V          ; 0.026 V                              ; 0.198 V                              ; 7.29e-09 s                  ; 7.15e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.19e-06 V                  ; 3.08 V             ; -0.00185 V         ; 0.026 V                             ; 0.198 V                             ; 7.29e-09 s                 ; 7.15e-09 s                 ; Yes                       ; Yes                       ;
; filter[4]       ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.19e-06 V                   ; 3.09 V              ; -0.0143 V           ; 0.036 V                              ; 0.132 V                              ; 9.31e-10 s                  ; 8.92e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.19e-06 V                  ; 3.09 V             ; -0.0143 V          ; 0.036 V                             ; 0.132 V                             ; 9.31e-10 s                 ; 8.92e-10 s                 ; Yes                       ; Yes                       ;
; filter[5]       ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.19e-06 V                   ; 3.09 V              ; -0.0143 V           ; 0.036 V                              ; 0.132 V                              ; 9.31e-10 s                  ; 8.92e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.19e-06 V                  ; 3.09 V             ; -0.0143 V          ; 0.036 V                             ; 0.132 V                             ; 9.31e-10 s                 ; 8.92e-10 s                 ; Yes                       ; Yes                       ;
; filter[6]       ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.19e-06 V                   ; 3.09 V              ; -0.0143 V           ; 0.036 V                              ; 0.132 V                              ; 9.31e-10 s                  ; 8.92e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.19e-06 V                  ; 3.09 V             ; -0.0143 V          ; 0.036 V                             ; 0.132 V                             ; 9.31e-10 s                 ; 8.92e-10 s                 ; Yes                       ; Yes                       ;
; ad9866_adio[0]  ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 8e-07 V                      ; 3.09 V              ; -0.0139 V           ; 0.082 V                              ; 0.137 V                              ; 1.32e-09 s                  ; 1.29e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 8e-07 V                     ; 3.09 V             ; -0.0139 V          ; 0.082 V                             ; 0.137 V                             ; 1.32e-09 s                 ; 1.29e-09 s                 ; Yes                       ; Yes                       ;
; ad9866_adio[1]  ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 8e-07 V                      ; 3.09 V              ; -0.0139 V           ; 0.082 V                              ; 0.137 V                              ; 1.32e-09 s                  ; 1.29e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 8e-07 V                     ; 3.09 V             ; -0.0139 V          ; 0.082 V                             ; 0.137 V                             ; 1.32e-09 s                 ; 1.29e-09 s                 ; Yes                       ; Yes                       ;
; ad9866_adio[2]  ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 8e-07 V                      ; 3.09 V              ; -0.0139 V           ; 0.082 V                              ; 0.137 V                              ; 1.32e-09 s                  ; 1.29e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 8e-07 V                     ; 3.09 V             ; -0.0139 V          ; 0.082 V                             ; 0.137 V                             ; 1.32e-09 s                 ; 1.29e-09 s                 ; Yes                       ; Yes                       ;
; ad9866_adio[3]  ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 8e-07 V                      ; 3.09 V              ; -0.0139 V           ; 0.082 V                              ; 0.137 V                              ; 1.32e-09 s                  ; 1.29e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 8e-07 V                     ; 3.09 V             ; -0.0139 V          ; 0.082 V                             ; 0.137 V                             ; 1.32e-09 s                 ; 1.29e-09 s                 ; Yes                       ; Yes                       ;
; ad9866_adio[4]  ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 8e-07 V                      ; 3.09 V              ; -0.0139 V           ; 0.082 V                              ; 0.137 V                              ; 1.32e-09 s                  ; 1.29e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 8e-07 V                     ; 3.09 V             ; -0.0139 V          ; 0.082 V                             ; 0.137 V                             ; 1.32e-09 s                 ; 1.29e-09 s                 ; Yes                       ; Yes                       ;
; ad9866_adio[5]  ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 8e-07 V                      ; 3.09 V              ; -0.0139 V           ; 0.082 V                              ; 0.137 V                              ; 1.32e-09 s                  ; 1.29e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 8e-07 V                     ; 3.09 V             ; -0.0139 V          ; 0.082 V                             ; 0.137 V                             ; 1.32e-09 s                 ; 1.29e-09 s                 ; Yes                       ; Yes                       ;
; ad9866_adio[6]  ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 8e-07 V                      ; 3.09 V              ; -0.0157 V           ; 0.064 V                              ; 0.115 V                              ; 8.91e-10 s                  ; 8.66e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 8e-07 V                     ; 3.09 V             ; -0.0157 V          ; 0.064 V                             ; 0.115 V                             ; 8.91e-10 s                 ; 8.66e-10 s                 ; Yes                       ; Yes                       ;
; ad9866_adio[7]  ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 8e-07 V                      ; 3.09 V              ; -0.0139 V           ; 0.082 V                              ; 0.137 V                              ; 1.32e-09 s                  ; 1.29e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 8e-07 V                     ; 3.09 V             ; -0.0139 V          ; 0.082 V                             ; 0.137 V                             ; 1.32e-09 s                 ; 1.29e-09 s                 ; Yes                       ; Yes                       ;
; ad9866_adio[8]  ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 8e-07 V                      ; 3.09 V              ; -0.0139 V           ; 0.082 V                              ; 0.137 V                              ; 1.32e-09 s                  ; 1.29e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 8e-07 V                     ; 3.09 V             ; -0.0139 V          ; 0.082 V                             ; 0.137 V                             ; 1.32e-09 s                 ; 1.29e-09 s                 ; Yes                       ; Yes                       ;
; ad9866_adio[9]  ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 8e-07 V                      ; 3.09 V              ; -0.0157 V           ; 0.064 V                              ; 0.115 V                              ; 8.91e-10 s                  ; 8.66e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 8e-07 V                     ; 3.09 V             ; -0.0157 V          ; 0.064 V                             ; 0.115 V                             ; 8.91e-10 s                 ; 8.66e-10 s                 ; Yes                       ; Yes                       ;
; ad9866_adio[10] ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 8e-07 V                      ; 3.09 V              ; -0.00186 V          ; 0.07 V                               ; 0.172 V                              ; 7.27e-09 s                  ; 7.07e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 8e-07 V                     ; 3.09 V             ; -0.00186 V         ; 0.07 V                              ; 0.172 V                             ; 7.27e-09 s                 ; 7.07e-09 s                 ; Yes                       ; Yes                       ;
; ad9866_adio[11] ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 8e-07 V                      ; 3.09 V              ; -0.0139 V           ; 0.082 V                              ; 0.137 V                              ; 1.32e-09 s                  ; 1.29e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 8e-07 V                     ; 3.09 V             ; -0.0139 V          ; 0.082 V                             ; 0.137 V                             ; 1.32e-09 s                 ; 1.29e-09 s                 ; Yes                       ; Yes                       ;
+-----------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Corner Signal Integrity Metrics                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                         ;
+-----------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin             ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+-----------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; ad9866_rxen     ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.98e-07 V                   ; 3.47 V              ; -0.0089 V           ; 0.316 V                              ; 0.302 V                              ; 4.78e-09 s                  ; 4.88e-09 s                  ; No                         ; No                         ; 3.46 V                      ; 1.98e-07 V                  ; 3.47 V             ; -0.0089 V          ; 0.316 V                             ; 0.302 V                             ; 4.78e-09 s                 ; 4.88e-09 s                 ; No                        ; No                        ;
; ad9866_rxclk    ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.98e-07 V                   ; 3.54 V              ; -0.0659 V           ; 0.392 V                              ; 0.179 V                              ; 5.03e-10 s                  ; 6.23e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.98e-07 V                  ; 3.54 V             ; -0.0659 V          ; 0.392 V                             ; 0.179 V                             ; 5.03e-10 s                 ; 6.23e-10 s                 ; No                        ; No                        ;
; ad9866_txen     ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.98e-07 V                   ; 3.52 V              ; -0.0536 V           ; 0.251 V                              ; 0.255 V                              ; 8.74e-10 s                  ; 8.74e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.98e-07 V                  ; 3.52 V             ; -0.0536 V          ; 0.251 V                             ; 0.255 V                             ; 8.74e-10 s                 ; 8.74e-10 s                 ; No                        ; No                        ;
; ad9866_txclk    ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.98e-07 V                   ; 3.54 V              ; -0.0659 V           ; 0.392 V                              ; 0.179 V                              ; 5.03e-10 s                  ; 6.23e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.98e-07 V                  ; 3.54 V             ; -0.0659 V          ; 0.392 V                             ; 0.179 V                             ; 5.03e-10 s                 ; 6.23e-10 s                 ; No                        ; No                        ;
; ad9866_sclk     ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 2.92e-07 V                   ; 3.53 V              ; -0.0594 V           ; 0.209 V                              ; 0.186 V                              ; 6.36e-10 s                  ; 6.3e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 2.92e-07 V                  ; 3.53 V             ; -0.0594 V          ; 0.209 V                             ; 0.186 V                             ; 6.36e-10 s                 ; 6.3e-10 s                  ; No                        ; No                        ;
; ad9866_sdio     ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 2.92e-07 V                   ; 3.53 V              ; -0.0594 V           ; 0.209 V                              ; 0.186 V                              ; 6.36e-10 s                  ; 6.3e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 2.92e-07 V                  ; 3.53 V             ; -0.0594 V          ; 0.209 V                             ; 0.186 V                             ; 6.36e-10 s                 ; 6.3e-10 s                  ; No                        ; No                        ;
; ad9866_sen_n    ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.98e-07 V                   ; 3.47 V              ; -0.0089 V           ; 0.316 V                              ; 0.302 V                              ; 4.78e-09 s                  ; 4.88e-09 s                  ; No                         ; No                         ; 3.46 V                      ; 1.98e-07 V                  ; 3.47 V             ; -0.0089 V          ; 0.316 V                             ; 0.302 V                             ; 4.78e-09 s                 ; 4.88e-09 s                 ; No                        ; No                        ;
; ad9866_rst_n    ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 2.92e-07 V                   ; 3.53 V              ; -0.0594 V           ; 0.209 V                              ; 0.186 V                              ; 6.36e-10 s                  ; 6.3e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 2.92e-07 V                  ; 3.53 V             ; -0.0594 V          ; 0.209 V                             ; 0.186 V                             ; 6.36e-10 s                 ; 6.3e-10 s                  ; No                        ; No                        ;
; ad9866_mode     ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 2.92e-07 V                   ; 3.53 V              ; -0.0594 V           ; 0.209 V                              ; 0.186 V                              ; 6.36e-10 s                  ; 6.3e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 2.92e-07 V                  ; 3.53 V             ; -0.0594 V          ; 0.209 V                             ; 0.186 V                             ; 6.36e-10 s                 ; 6.3e-10 s                  ; No                        ; No                        ;
; ad9866_pga[0]   ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 2.92e-07 V                   ; 3.53 V              ; -0.0594 V           ; 0.209 V                              ; 0.186 V                              ; 6.36e-10 s                  ; 6.3e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 2.92e-07 V                  ; 3.53 V             ; -0.0594 V          ; 0.209 V                             ; 0.186 V                             ; 6.36e-10 s                 ; 6.3e-10 s                  ; No                        ; No                        ;
; ad9866_pga[1]   ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 2.92e-07 V                   ; 3.53 V              ; -0.0594 V           ; 0.209 V                              ; 0.186 V                              ; 6.36e-10 s                  ; 6.3e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 2.92e-07 V                  ; 3.53 V             ; -0.0594 V          ; 0.209 V                             ; 0.186 V                             ; 6.36e-10 s                 ; 6.3e-10 s                  ; No                        ; No                        ;
; ad9866_pga[2]   ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 2.92e-07 V                   ; 3.53 V              ; -0.0594 V           ; 0.209 V                              ; 0.186 V                              ; 6.36e-10 s                  ; 6.3e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 2.92e-07 V                  ; 3.53 V             ; -0.0594 V          ; 0.209 V                             ; 0.186 V                             ; 6.36e-10 s                 ; 6.3e-10 s                  ; No                        ; No                        ;
; ad9866_pga[3]   ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 2.92e-07 V                   ; 3.47 V              ; -0.00833 V          ; 0.321 V                              ; 0.308 V                              ; 4.78e-09 s                  ; 4.89e-09 s                  ; No                         ; No                         ; 3.46 V                      ; 2.92e-07 V                  ; 3.47 V             ; -0.00833 V         ; 0.321 V                             ; 0.308 V                             ; 4.78e-09 s                 ; 4.89e-09 s                 ; No                        ; No                        ;
; ad9866_pga[4]   ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 2.92e-07 V                   ; 3.53 V              ; -0.0594 V           ; 0.209 V                              ; 0.186 V                              ; 6.36e-10 s                  ; 6.3e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 2.92e-07 V                  ; 3.53 V             ; -0.0594 V          ; 0.209 V                             ; 0.186 V                             ; 6.36e-10 s                 ; 6.3e-10 s                  ; No                        ; No                        ;
; ad9866_pga[5]   ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 2.92e-07 V                   ; 3.53 V              ; -0.0594 V           ; 0.209 V                              ; 0.186 V                              ; 6.36e-10 s                  ; 6.3e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 2.92e-07 V                  ; 3.53 V             ; -0.0594 V          ; 0.209 V                             ; 0.186 V                             ; 6.36e-10 s                 ; 6.3e-10 s                  ; No                        ; No                        ;
; spi_miso        ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 2.92e-07 V                   ; 3.47 V              ; -0.00833 V          ; 0.321 V                              ; 0.308 V                              ; 4.78e-09 s                  ; 4.89e-09 s                  ; No                         ; No                         ; 3.46 V                      ; 2.92e-07 V                  ; 3.47 V             ; -0.00833 V         ; 0.321 V                             ; 0.308 V                             ; 4.78e-09 s                 ; 4.89e-09 s                 ; No                        ; No                        ;
; DEBUG_LED1      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.24e-07 V                   ; 3.57 V              ; -0.0876 V           ; 0.318 V                              ; 0.176 V                              ; 6.78e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.24e-07 V                  ; 3.57 V             ; -0.0876 V          ; 0.318 V                             ; 0.176 V                             ; 6.78e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; DEBUG_LED2      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.24e-07 V                   ; 3.57 V              ; -0.0876 V           ; 0.318 V                              ; 0.176 V                              ; 6.78e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.24e-07 V                  ; 3.57 V             ; -0.0876 V          ; 0.318 V                             ; 0.176 V                             ; 6.78e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; DEBUG_LED3      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.24e-07 V                   ; 3.6 V               ; -0.129 V            ; 0.303 V                              ; 0.209 V                              ; 4.54e-10 s                  ; 4.11e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.24e-07 V                  ; 3.6 V              ; -0.129 V           ; 0.303 V                             ; 0.209 V                             ; 4.54e-10 s                 ; 4.11e-10 s                 ; No                        ; No                        ;
; DEBUG_LED4      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.24e-07 V                   ; 3.57 V              ; -0.0876 V           ; 0.318 V                              ; 0.176 V                              ; 6.78e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.24e-07 V                  ; 3.57 V             ; -0.0876 V          ; 0.318 V                             ; 0.176 V                             ; 6.78e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; rx1_FIFOEmpty   ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.98e-07 V                   ; 3.54 V              ; -0.0659 V           ; 0.392 V                              ; 0.179 V                              ; 5.03e-10 s                  ; 6.23e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.98e-07 V                  ; 3.54 V             ; -0.0659 V          ; 0.392 V                             ; 0.179 V                             ; 5.03e-10 s                 ; 6.23e-10 s                 ; No                        ; No                        ;
; rx2_FIFOEmpty   ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.98e-07 V                   ; 3.54 V              ; -0.0659 V           ; 0.392 V                              ; 0.179 V                              ; 5.03e-10 s                  ; 6.23e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.98e-07 V                  ; 3.54 V             ; -0.0659 V          ; 0.392 V                             ; 0.179 V                             ; 5.03e-10 s                 ; 6.23e-10 s                 ; No                        ; No                        ;
; txFIFOFull      ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.98e-07 V                   ; 3.54 V              ; -0.0659 V           ; 0.392 V                              ; 0.179 V                              ; 5.03e-10 s                  ; 6.23e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.98e-07 V                  ; 3.54 V             ; -0.0659 V          ; 0.392 V                             ; 0.179 V                             ; 5.03e-10 s                 ; 6.23e-10 s                 ; No                        ; No                        ;
; ptt_out         ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 2.92e-07 V                   ; 3.53 V              ; -0.0594 V           ; 0.209 V                              ; 0.186 V                              ; 6.36e-10 s                  ; 6.3e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 2.92e-07 V                  ; 3.53 V             ; -0.0594 V          ; 0.209 V                             ; 0.186 V                             ; 6.36e-10 s                 ; 6.3e-10 s                  ; No                        ; No                        ;
; filter[0]       ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 2.92e-07 V                   ; 3.53 V              ; -0.0594 V           ; 0.209 V                              ; 0.186 V                              ; 6.36e-10 s                  ; 6.3e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 2.92e-07 V                  ; 3.53 V             ; -0.0594 V          ; 0.209 V                             ; 0.186 V                             ; 6.36e-10 s                 ; 6.3e-10 s                  ; No                        ; No                        ;
; filter[1]       ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 2.92e-07 V                   ; 3.53 V              ; -0.0594 V           ; 0.209 V                              ; 0.186 V                              ; 6.36e-10 s                  ; 6.3e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 2.92e-07 V                  ; 3.53 V             ; -0.0594 V          ; 0.209 V                             ; 0.186 V                             ; 6.36e-10 s                 ; 6.3e-10 s                  ; No                        ; No                        ;
; filter[2]       ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 2.92e-07 V                   ; 3.53 V              ; -0.0594 V           ; 0.209 V                              ; 0.186 V                              ; 6.36e-10 s                  ; 6.3e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 2.92e-07 V                  ; 3.53 V             ; -0.0594 V          ; 0.209 V                             ; 0.186 V                             ; 6.36e-10 s                 ; 6.3e-10 s                  ; No                        ; No                        ;
; filter[3]       ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 2.92e-07 V                   ; 3.47 V              ; -0.00833 V          ; 0.321 V                              ; 0.308 V                              ; 4.78e-09 s                  ; 4.89e-09 s                  ; No                         ; No                         ; 3.46 V                      ; 2.92e-07 V                  ; 3.47 V             ; -0.00833 V         ; 0.321 V                             ; 0.308 V                             ; 4.78e-09 s                 ; 4.89e-09 s                 ; No                        ; No                        ;
; filter[4]       ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 2.92e-07 V                   ; 3.53 V              ; -0.0594 V           ; 0.209 V                              ; 0.186 V                              ; 6.36e-10 s                  ; 6.3e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 2.92e-07 V                  ; 3.53 V             ; -0.0594 V          ; 0.209 V                             ; 0.186 V                             ; 6.36e-10 s                 ; 6.3e-10 s                  ; No                        ; No                        ;
; filter[5]       ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 2.92e-07 V                   ; 3.53 V              ; -0.0594 V           ; 0.209 V                              ; 0.186 V                              ; 6.36e-10 s                  ; 6.3e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 2.92e-07 V                  ; 3.53 V             ; -0.0594 V          ; 0.209 V                             ; 0.186 V                             ; 6.36e-10 s                 ; 6.3e-10 s                  ; No                        ; No                        ;
; filter[6]       ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 2.92e-07 V                   ; 3.53 V              ; -0.0594 V           ; 0.209 V                              ; 0.186 V                              ; 6.36e-10 s                  ; 6.3e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 2.92e-07 V                  ; 3.53 V             ; -0.0594 V          ; 0.209 V                             ; 0.186 V                             ; 6.36e-10 s                 ; 6.3e-10 s                  ; No                        ; No                        ;
; ad9866_adio[0]  ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.98e-07 V                   ; 3.52 V              ; -0.0536 V           ; 0.251 V                              ; 0.255 V                              ; 8.74e-10 s                  ; 8.74e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.98e-07 V                  ; 3.52 V             ; -0.0536 V          ; 0.251 V                             ; 0.255 V                             ; 8.74e-10 s                 ; 8.74e-10 s                 ; No                        ; No                        ;
; ad9866_adio[1]  ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.98e-07 V                   ; 3.52 V              ; -0.0536 V           ; 0.251 V                              ; 0.255 V                              ; 8.74e-10 s                  ; 8.74e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.98e-07 V                  ; 3.52 V             ; -0.0536 V          ; 0.251 V                             ; 0.255 V                             ; 8.74e-10 s                 ; 8.74e-10 s                 ; No                        ; No                        ;
; ad9866_adio[2]  ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.98e-07 V                   ; 3.52 V              ; -0.0536 V           ; 0.251 V                              ; 0.255 V                              ; 8.74e-10 s                  ; 8.74e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.98e-07 V                  ; 3.52 V             ; -0.0536 V          ; 0.251 V                             ; 0.255 V                             ; 8.74e-10 s                 ; 8.74e-10 s                 ; No                        ; No                        ;
; ad9866_adio[3]  ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.98e-07 V                   ; 3.52 V              ; -0.0536 V           ; 0.251 V                              ; 0.255 V                              ; 8.74e-10 s                  ; 8.74e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.98e-07 V                  ; 3.52 V             ; -0.0536 V          ; 0.251 V                             ; 0.255 V                             ; 8.74e-10 s                 ; 8.74e-10 s                 ; No                        ; No                        ;
; ad9866_adio[4]  ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.98e-07 V                   ; 3.52 V              ; -0.0536 V           ; 0.251 V                              ; 0.255 V                              ; 8.74e-10 s                  ; 8.74e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.98e-07 V                  ; 3.52 V             ; -0.0536 V          ; 0.251 V                             ; 0.255 V                             ; 8.74e-10 s                 ; 8.74e-10 s                 ; No                        ; No                        ;
; ad9866_adio[5]  ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.98e-07 V                   ; 3.52 V              ; -0.0536 V           ; 0.251 V                              ; 0.255 V                              ; 8.74e-10 s                  ; 8.74e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.98e-07 V                  ; 3.52 V             ; -0.0536 V          ; 0.251 V                             ; 0.255 V                             ; 8.74e-10 s                 ; 8.74e-10 s                 ; No                        ; No                        ;
; ad9866_adio[6]  ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.98e-07 V                   ; 3.54 V              ; -0.0659 V           ; 0.392 V                              ; 0.179 V                              ; 5.03e-10 s                  ; 6.23e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.98e-07 V                  ; 3.54 V             ; -0.0659 V          ; 0.392 V                             ; 0.179 V                             ; 5.03e-10 s                 ; 6.23e-10 s                 ; No                        ; No                        ;
; ad9866_adio[7]  ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.98e-07 V                   ; 3.52 V              ; -0.0536 V           ; 0.251 V                              ; 0.255 V                              ; 8.74e-10 s                  ; 8.74e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.98e-07 V                  ; 3.52 V             ; -0.0536 V          ; 0.251 V                             ; 0.255 V                             ; 8.74e-10 s                 ; 8.74e-10 s                 ; No                        ; No                        ;
; ad9866_adio[8]  ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.98e-07 V                   ; 3.52 V              ; -0.0536 V           ; 0.251 V                              ; 0.255 V                              ; 8.74e-10 s                  ; 8.74e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.98e-07 V                  ; 3.52 V             ; -0.0536 V          ; 0.251 V                             ; 0.255 V                             ; 8.74e-10 s                 ; 8.74e-10 s                 ; No                        ; No                        ;
; ad9866_adio[9]  ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.98e-07 V                   ; 3.54 V              ; -0.0659 V           ; 0.392 V                              ; 0.179 V                              ; 5.03e-10 s                  ; 6.23e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.98e-07 V                  ; 3.54 V             ; -0.0659 V          ; 0.392 V                             ; 0.179 V                             ; 5.03e-10 s                 ; 6.23e-10 s                 ; No                        ; No                        ;
; ad9866_adio[10] ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.98e-07 V                   ; 3.47 V              ; -0.0089 V           ; 0.316 V                              ; 0.302 V                              ; 4.78e-09 s                  ; 4.88e-09 s                  ; No                         ; No                         ; 3.46 V                      ; 1.98e-07 V                  ; 3.47 V             ; -0.0089 V          ; 0.316 V                             ; 0.302 V                             ; 4.78e-09 s                 ; 4.88e-09 s                 ; No                        ; No                        ;
; ad9866_adio[11] ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.98e-07 V                   ; 3.52 V              ; -0.0536 V           ; 0.251 V                              ; 0.255 V                              ; 8.74e-10 s                  ; 8.74e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.98e-07 V                  ; 3.52 V             ; -0.0536 V          ; 0.251 V                             ; 0.255 V                             ; 8.74e-10 s                 ; 8.74e-10 s                 ; No                        ; No                        ;
+-----------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+---------------------------------------------------------------------------------------------------------------------------+
; Setup Transfers                                                                                                           ;
+-----------------------------------+-----------------------------------+------------+------------+------------+------------+
; From Clock                        ; To Clock                          ; RR Paths   ; FR Paths   ; RF Paths   ; FF Paths   ;
+-----------------------------------+-----------------------------------+------------+------------+------------+------------+
; ad9866_clk                        ; ad9866_clk                        ; 409114     ; 2          ; 12         ; 0          ;
; clk_10mhz                         ; ad9866_clk                        ; false path ; 0          ; 0          ; 0          ;
; spi_ce0                           ; ad9866_clk                        ; false path ; false path ; 0          ; 0          ;
; spi_ce1                           ; ad9866_clk                        ; false path ; false path ; 0          ; 0          ;
; spi_sck                           ; ad9866_clk                        ; 0          ; 2          ; 0          ; 0          ;
; spi_slave:spi_slave_rx2_inst|done ; ad9866_clk                        ; false path ; 0          ; 0          ; 0          ;
; spi_slave:spi_slave_rx_inst|done  ; ad9866_clk                        ; false path ; 0          ; 0          ; 0          ;
; virt_ad9866_clk                   ; ad9866_clk                        ; 31         ; 0          ; 0          ; 0          ;
; ad9866_clk                        ; clk_10mhz                         ; false path ; 0          ; 0          ; 0          ;
; clk_10mhz                         ; clk_10mhz                         ; 1878       ; 0          ; 0          ; 0          ;
; spi_slave:spi_slave_rx_inst|done  ; clk_10mhz                         ; false path ; 0          ; 0          ; 0          ;
; spi_ce0                           ; spi_ce0                           ; 0          ; 0          ; 0          ; 389        ;
; spi_sck                           ; spi_ce0                           ; 0          ; 0          ; 32         ; 0          ;
; spi_ce1                           ; spi_ce1                           ; 0          ; 0          ; 0          ; 165        ;
; ad9866_clk                        ; spi_sck                           ; 4          ; 0          ; 0          ; 0          ;
; spi_ce0                           ; spi_sck                           ; 90         ; 90         ; 48         ; 96         ;
; spi_ce1                           ; spi_sck                           ; 83         ; 83         ; 48         ; 96         ;
; spi_sck                           ; spi_sck                           ; 2455       ; 0          ; 672        ; 94         ;
; spi_ce1                           ; spi_slave:spi_slave_rx2_inst|done ; false path ; false path ; false path ; false path ;
; spi_sck                           ; spi_slave:spi_slave_rx2_inst|done ; 162        ; 0          ; 0          ; 0          ;
; spi_ce0                           ; spi_slave:spi_slave_rx_inst|done  ; false path ; false path ; false path ; false path ;
; spi_sck                           ; spi_slave:spi_slave_rx_inst|done  ; 79         ; 0          ; 0          ; 0          ;
; ad9866_clk                        ; virt_ad9866_rxclk                 ; 0          ; 12         ; 0          ; 0          ;
+-----------------------------------+-----------------------------------+------------+------------+------------+------------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+---------------------------------------------------------------------------------------------------------------------------+
; Hold Transfers                                                                                                            ;
+-----------------------------------+-----------------------------------+------------+------------+------------+------------+
; From Clock                        ; To Clock                          ; RR Paths   ; FR Paths   ; RF Paths   ; FF Paths   ;
+-----------------------------------+-----------------------------------+------------+------------+------------+------------+
; ad9866_clk                        ; ad9866_clk                        ; 409114     ; 2          ; 12         ; 0          ;
; clk_10mhz                         ; ad9866_clk                        ; false path ; 0          ; 0          ; 0          ;
; spi_ce0                           ; ad9866_clk                        ; false path ; false path ; 0          ; 0          ;
; spi_ce1                           ; ad9866_clk                        ; false path ; false path ; 0          ; 0          ;
; spi_sck                           ; ad9866_clk                        ; 0          ; 2          ; 0          ; 0          ;
; spi_slave:spi_slave_rx2_inst|done ; ad9866_clk                        ; false path ; 0          ; 0          ; 0          ;
; spi_slave:spi_slave_rx_inst|done  ; ad9866_clk                        ; false path ; 0          ; 0          ; 0          ;
; virt_ad9866_clk                   ; ad9866_clk                        ; 31         ; 0          ; 0          ; 0          ;
; ad9866_clk                        ; clk_10mhz                         ; false path ; 0          ; 0          ; 0          ;
; clk_10mhz                         ; clk_10mhz                         ; 1878       ; 0          ; 0          ; 0          ;
; spi_slave:spi_slave_rx_inst|done  ; clk_10mhz                         ; false path ; 0          ; 0          ; 0          ;
; spi_ce0                           ; spi_ce0                           ; 0          ; 0          ; 0          ; 389        ;
; spi_sck                           ; spi_ce0                           ; 0          ; 0          ; 32         ; 0          ;
; spi_ce1                           ; spi_ce1                           ; 0          ; 0          ; 0          ; 165        ;
; ad9866_clk                        ; spi_sck                           ; 4          ; 0          ; 0          ; 0          ;
; spi_ce0                           ; spi_sck                           ; 90         ; 90         ; 48         ; 96         ;
; spi_ce1                           ; spi_sck                           ; 83         ; 83         ; 48         ; 96         ;
; spi_sck                           ; spi_sck                           ; 2455       ; 0          ; 672        ; 94         ;
; spi_ce1                           ; spi_slave:spi_slave_rx2_inst|done ; false path ; false path ; false path ; false path ;
; spi_sck                           ; spi_slave:spi_slave_rx2_inst|done ; 162        ; 0          ; 0          ; 0          ;
; spi_ce0                           ; spi_slave:spi_slave_rx_inst|done  ; false path ; false path ; false path ; false path ;
; spi_sck                           ; spi_slave:spi_slave_rx_inst|done  ; 79         ; 0          ; 0          ; 0          ;
; ad9866_clk                        ; virt_ad9866_rxclk                 ; 0          ; 12         ; 0          ; 0          ;
+-----------------------------------+-----------------------------------+------------+------------+------------+------------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+------------------------------------------------------------------------------------------------+
; Recovery Transfers                                                                             ;
+------------+-----------------------------------+------------+----------+------------+----------+
; From Clock ; To Clock                          ; RR Paths   ; FR Paths ; RF Paths   ; FF Paths ;
+------------+-----------------------------------+------------+----------+------------+----------+
; clk_10mhz  ; ad9866_clk                        ; false path ; 0        ; 0          ; 0        ;
; clk_10mhz  ; clk_10mhz                         ; 29         ; 0        ; 0          ; 0        ;
; clk_10mhz  ; spi_ce0                           ; 0          ; 0        ; false path ; 0        ;
; clk_10mhz  ; spi_ce1                           ; 0          ; 0        ; false path ; 0        ;
; clk_10mhz  ; spi_sck                           ; 173        ; 0        ; 96         ; 0        ;
; clk_10mhz  ; spi_slave:spi_slave_rx2_inst|done ; false path ; 0        ; false path ; 0        ;
; clk_10mhz  ; spi_slave:spi_slave_rx_inst|done  ; false path ; 0        ; false path ; 0        ;
+------------+-----------------------------------+------------+----------+------------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+------------------------------------------------------------------------------------------------+
; Removal Transfers                                                                              ;
+------------+-----------------------------------+------------+----------+------------+----------+
; From Clock ; To Clock                          ; RR Paths   ; FR Paths ; RF Paths   ; FF Paths ;
+------------+-----------------------------------+------------+----------+------------+----------+
; clk_10mhz  ; ad9866_clk                        ; false path ; 0        ; 0          ; 0        ;
; clk_10mhz  ; clk_10mhz                         ; 29         ; 0        ; 0          ; 0        ;
; clk_10mhz  ; spi_ce0                           ; 0          ; 0        ; false path ; 0        ;
; clk_10mhz  ; spi_ce1                           ; 0          ; 0        ; false path ; 0        ;
; clk_10mhz  ; spi_sck                           ; 173        ; 0        ; 96         ; 0        ;
; clk_10mhz  ; spi_slave:spi_slave_rx2_inst|done ; false path ; 0        ; false path ; 0        ;
; clk_10mhz  ; spi_slave:spi_slave_rx_inst|done  ; false path ; 0        ; false path ; 0        ;
+------------+-----------------------------------+------------+----------+------------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


---------------
; Report TCCS ;
---------------
No dedicated SERDES Transmitter circuitry present in device or used in design


---------------
; Report RSKM ;
---------------
No non-DPA dedicated SERDES Receiver circuitry present in device or used in design


+------------------------------------------------+
; Unconstrained Paths                            ;
+---------------------------------+-------+------+
; Property                        ; Setup ; Hold ;
+---------------------------------+-------+------+
; Illegal Clocks                  ; 0     ; 0    ;
; Unconstrained Clocks            ; 0     ; 0    ;
; Unconstrained Input Ports       ; 0     ; 0    ;
; Unconstrained Input Port Paths  ; 0     ; 0    ;
; Unconstrained Output Ports      ; 0     ; 0    ;
; Unconstrained Output Port Paths ; 0     ; 0    ;
+---------------------------------+-------+------+


+------------------------------------+
; TimeQuest Timing Analyzer Messages ;
+------------------------------------+
Info: *******************************************************************
Info: Running Quartus II 64-Bit TimeQuest Timing Analyzer
    Info: Version 13.1.0 Build 162 10/23/2013 SJ Web Edition
    Info: Processing started: Mon Aug 14 18:48:36 2017
Info: Command: quartus_sta RadioBerry -c radioberry
Info: qsta_default_script.tcl version: #1
Warning (20028): Parallel compilation is not licensed and has been disabled
Info (21077): Low junction temperature is 0 degrees C
Info (21077): High junction temperature is 85 degrees C
Info (332164): Evaluating HDL-embedded SDC commands
    Info (332165): Entity dcfifo_jek1
        Info (332166): set_false_path -from *delayed_wrptr_g* -to *rs_dgwp|dffpipe_te9:dffpipe4|dffe5a* 
Info (332104): Reading SDC File: 'radioberry.sdc'
Info (332151): Clock uncertainty is not calculated until you update the timing netlist.
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties.
Info: Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON
Info: Analyzing Slow 1200mV 85C Model
Info (332146): Worst-case setup slack is 0.091
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.091               0.000 spi_ce0 
    Info (332119):     0.403               0.000 spi_sck 
    Info (332119):     0.991               0.000 spi_slave:spi_slave_rx2_inst|done 
    Info (332119):     1.049               0.000 ad9866_clk 
    Info (332119):     1.100               0.000 spi_slave:spi_slave_rx_inst|done 
    Info (332119):    23.422               0.000 virt_ad9866_rxclk 
    Info (332119):    94.753               0.000 clk_10mhz 
    Info (332119):  2494.400               0.000 spi_ce1 
Info (332146): Worst-case hold slack is 0.302
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.302               0.000 spi_sck 
    Info (332119):     0.341               0.000 ad9866_clk 
    Info (332119):     0.454               0.000 clk_10mhz 
    Info (332119):     0.454               0.000 spi_ce1 
    Info (332119):     0.485               0.000 spi_ce0 
    Info (332119):     0.750               0.000 spi_slave:spi_slave_rx2_inst|done 
    Info (332119):     1.007               0.000 spi_slave:spi_slave_rx_inst|done 
    Info (332119):    14.845               0.000 virt_ad9866_rxclk 
Info (332140): No Recovery paths to report
Info (332140): No Removal paths to report
Critical Warning (332148): Timing requirements not met
    Info (11105): For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer.
Info (332146): Worst-case minimum pulse width slack is -2.123
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -2.123              -4.246 ad9866_clk 
    Info (332119):    -2.123              -2.123 ad9866_rxclk 
    Info (332119):    -2.123              -2.123 ad9866_txclk 
    Info (332119):    31.579               0.000 spi_sck 
    Info (332119):    49.759               0.000 clk_10mhz 
    Info (332119):  1249.495               0.000 spi_slave:spi_slave_rx_inst|done 
    Info (332119):  1249.551               0.000 spi_slave:spi_slave_rx2_inst|done 
    Info (332119):  1249.626               0.000 spi_ce1 
    Info (332119):  1249.667               0.000 spi_ce0 
Info (332114): Report Metastability: Found 32 synchronizer chains.
    Info (332114): Worst-Case MTBF of Design is 1e+09 years or 3.15e+16 seconds.
    Info (332114): Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.

    Info (332114): Number of Synchronizer Chains Found: 32
    Info (332114): Shortest Synchronizer Chain: 2 Registers
    Info (332114): Fraction of Chains for which MTBFs Could Not be Calculated: 0.000
    Info (332114): Worst Case Available Settling Time: 14.783 ns
    Info (332114): 
    Info (332114): Worst-Case MTBF values are calculated based on the worst-case silicon characteristics, with worst-case operating conditions.
    Info (332114):   - Under worst-case conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 2.7
    Info (332114): Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions.
    Info (332114):   - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 9.9
Info: Analyzing Slow 1200mV 0C Model
Info (334003): Started post-fitting delay annotation
Info (334004): Delay annotation completed successfully
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties.
Info (332146): Worst-case setup slack is 0.016
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.016               0.000 spi_ce0 
    Info (332119):     0.511               0.000 spi_sck 
    Info (332119):     0.963               0.000 spi_slave:spi_slave_rx2_inst|done 
    Info (332119):     1.066               0.000 spi_slave:spi_slave_rx_inst|done 
    Info (332119):     1.356               0.000 ad9866_clk 
    Info (332119):    23.951               0.000 virt_ad9866_rxclk 
    Info (332119):    95.073               0.000 clk_10mhz 
    Info (332119):  2494.729               0.000 spi_ce1 
Info (332146): Worst-case hold slack is 0.174
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.174               0.000 spi_sck 
    Info (332119):     0.226               0.000 ad9866_clk 
    Info (332119):     0.402               0.000 clk_10mhz 
    Info (332119):     0.405               0.000 spi_ce1 
    Info (332119):     0.432               0.000 spi_ce0 
    Info (332119):     0.810               0.000 spi_slave:spi_slave_rx2_inst|done 
    Info (332119):     1.013               0.000 spi_slave:spi_slave_rx_inst|done 
    Info (332119):    14.420               0.000 virt_ad9866_rxclk 
Info (332140): No Recovery paths to report
Info (332140): No Removal paths to report
Critical Warning (332148): Timing requirements not met
    Info (11105): For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer.
Info (332146): Worst-case minimum pulse width slack is -2.123
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -2.123              -4.246 ad9866_clk 
    Info (332119):    -2.123              -2.123 ad9866_rxclk 
    Info (332119):    -2.123              -2.123 ad9866_txclk 
    Info (332119):    31.447               0.000 spi_sck 
    Info (332119):    49.752               0.000 clk_10mhz 
    Info (332119):  1249.523               0.000 spi_slave:spi_slave_rx_inst|done 
    Info (332119):  1249.539               0.000 spi_ce0 
    Info (332119):  1249.581               0.000 spi_slave:spi_slave_rx2_inst|done 
    Info (332119):  1249.625               0.000 spi_ce1 
Info (332114): Report Metastability: Found 32 synchronizer chains.
    Info (332114): Worst-Case MTBF of Design is 1e+09 years or 3.15e+16 seconds.
    Info (332114): Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.

    Info (332114): Number of Synchronizer Chains Found: 32
    Info (332114): Shortest Synchronizer Chain: 2 Registers
    Info (332114): Fraction of Chains for which MTBFs Could Not be Calculated: 0.000
    Info (332114): Worst Case Available Settling Time: 15.272 ns
    Info (332114): 
    Info (332114): Worst-Case MTBF values are calculated based on the worst-case silicon characteristics, with worst-case operating conditions.
    Info (332114):   - Under worst-case conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 2.7
    Info (332114): Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions.
    Info (332114):   - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 9.9
Info: Analyzing Fast 1200mV 0C Model
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties.
Info (332146): Worst-case setup slack is 0.747
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.747               0.000 spi_sck 
    Info (332119):     1.693               0.000 ad9866_clk 
    Info (332119):     1.825               0.000 spi_ce0 
    Info (332119):     2.789               0.000 spi_slave:spi_slave_rx2_inst|done 
    Info (332119):     2.942               0.000 spi_slave:spi_slave_rx_inst|done 
    Info (332119):    28.098               0.000 virt_ad9866_rxclk 
    Info (332119):    97.771               0.000 clk_10mhz 
    Info (332119):  2497.615               0.000 spi_ce1 
Info (332146): Worst-case hold slack is 0.095
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.095               0.000 spi_slave:spi_slave_rx2_inst|done 
    Info (332119):     0.150               0.000 spi_sck 
    Info (332119):     0.152               0.000 ad9866_clk 
    Info (332119):     0.186               0.000 clk_10mhz 
    Info (332119):     0.186               0.000 spi_ce1 
    Info (332119):     0.196               0.000 spi_ce0 
    Info (332119):     0.224               0.000 spi_slave:spi_slave_rx_inst|done 
    Info (332119):    11.490               0.000 virt_ad9866_rxclk 
Info (332140): No Recovery paths to report
Info (332140): No Removal paths to report
Info (332146): Worst-case minimum pulse width slack is 3.106
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     3.106               0.000 ad9866_clk 
    Info (332119):     3.106               0.000 ad9866_rxclk 
    Info (332119):     3.106               0.000 ad9866_txclk 
    Info (332119):    31.076               0.000 spi_sck 
    Info (332119):    49.270               0.000 clk_10mhz 
    Info (332119):  1249.114               0.000 spi_ce0 
    Info (332119):  1249.209               0.000 spi_ce1 
    Info (332119):  1249.757               0.000 spi_slave:spi_slave_rx_inst|done 
    Info (332119):  1249.763               0.000 spi_slave:spi_slave_rx2_inst|done 
Info (332114): Report Metastability: Found 32 synchronizer chains.
    Info (332114): Worst-Case MTBF of Design is 1e+09 years or 3.15e+16 seconds.
    Info (332114): Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.

    Info (332114): Number of Synchronizer Chains Found: 32
    Info (332114): Shortest Synchronizer Chain: 2 Registers
    Info (332114): Fraction of Chains for which MTBFs Could Not be Calculated: 0.000
    Info (332114): Worst Case Available Settling Time: 21.006 ns
    Info (332114): 
    Info (332114): Worst-Case MTBF values are calculated based on the worst-case silicon characteristics, with worst-case operating conditions.
    Info (332114):   - Under worst-case conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 2.7
    Info (332114): Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions.
    Info (332114):   - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 9.9
Info (332101): Design is fully constrained for setup requirements
Info (332101): Design is fully constrained for hold requirements
Info: Quartus II 64-Bit TimeQuest Timing Analyzer was successful. 0 errors, 3 warnings
    Info: Peak virtual memory: 711 megabytes
    Info: Processing ended: Mon Aug 14 18:49:04 2017
    Info: Elapsed time: 00:00:28
    Info: Total CPU time (on all processors): 00:00:26


