# cachesim
implementing a direct mapped write through cache simulator

current goals
1. get direct mapped write through cache up and running


future goals

1. convert it into a multilevel set associative write back cache simulator
2. try to simulate coherency between multi core caches?
