#ifndef	__ARM_NVIC_DEFS_H__
#define	__ARM_NVIC_DEFS_H__

#define	ARM_M4_NVIC_NUM_INTERRUPTS	240

#define	ARM_M4_NVIC_REG_BASE		0xe000e000

#define	ARM_M4_NVIC_REG_ISER0		0x0100
#define	ARM_M4_NVIC_REG_ISER1		0x0104
#define	ARM_M4_NVIC_REG_ISER2		0x0108
#define	ARM_M4_NVIC_REG_ISER3		0x010c
#define	ARM_M4_NVIC_REG_ISER4		0x0110
#define	ARM_M4_NVIC_REG_ISER5		0x0114
#define	ARM_M4_NVIC_REG_ISER6		0x0118
#define	ARM_M4_NVIC_REG_ISER7		0x011c

#define	ARM_M4_NVIC_REG_ICER0		0x0180
#define	ARM_M4_NVIC_REG_ICER1		0x0184
#define	ARM_M4_NVIC_REG_ICER2		0x0188
#define	ARM_M4_NVIC_REG_ICER3		0x018c
#define	ARM_M4_NVIC_REG_ICER4		0x0190
#define	ARM_M4_NVIC_REG_ICER5		0x0194
#define	ARM_M4_NVIC_REG_ICER6		0x0198
#define	ARM_M4_NVIC_REG_ICER7		0x019c

#define	ARM_M4_NVIC_REG_ISPR0		0x0200
#define	ARM_M4_NVIC_REG_ISPR1		0x0204
#define	ARM_M4_NVIC_REG_ISPR2		0x0208
#define	ARM_M4_NVIC_REG_ISPR3		0x020c
#define	ARM_M4_NVIC_REG_ISPR4		0x0210
#define	ARM_M4_NVIC_REG_ISPR5		0x0214
#define	ARM_M4_NVIC_REG_ISPR6		0x0218
#define	ARM_M4_NVIC_REG_ISPR7		0x021c

#define	ARM_M4_NVIC_REG_ICPR0		0x0280
#define	ARM_M4_NVIC_REG_ICPR1		0x0284
#define	ARM_M4_NVIC_REG_ICPR2		0x0288
#define	ARM_M4_NVIC_REG_ICPR3		0x028c
#define	ARM_M4_NVIC_REG_ICPR4		0x0290
#define	ARM_M4_NVIC_REG_ICPR5		0x0294
#define	ARM_M4_NVIC_REG_ICPR6		0x0298
#define	ARM_M4_NVIC_REG_ICPR7		0x029c

#define	ARM_M4_NVIC_REG_IABR0		0x0300
#define	ARM_M4_NVIC_REG_IABR1		0x0304
#define	ARM_M4_NVIC_REG_IABR2		0x0308
#define	ARM_M4_NVIC_REG_IABR3		0x030c
#define	ARM_M4_NVIC_REG_IABR4		0x0310
#define	ARM_M4_NVIC_REG_IABR5		0x0314
#define	ARM_M4_NVIC_REG_IABR6		0x0318
#define	ARM_M4_NVIC_REG_IABR7		0x031c

/* I'm lazy; IPR0 -> IPR59 */
#define	ARM_M4_NVIC_REG_IPR0		0x400

#define	ARM_M4_NVIC_REG_STIR		0xf00

#endif	/* __ARM_NVIC_DEFS_H__ */
