{
  "schema": "xilinx.com:schema:json_instance:1.0",
  "ip_inst": {
    "xci_name": "design_1_axi_ethernetlite_0_0",
    "cell_name": "axi_ethernetlite_0",
    "component_reference": "xilinx.com:ip:axi_ethernetlite:3.0",
    "ip_revision": "28",
    "gen_directory": "../../../../../../petalinux2023.2.gen/sources_1/bd/design_1/ip/design_1_axi_ethernetlite_0_0",
    "parameters": {
      "component_parameters": {
        "C_RX_PING_PONG": [ { "value": "1", "resolve_type": "user", "format": "long", "usage": "all" } ],
        "C_TX_PING_PONG": [ { "value": "1", "resolve_type": "user", "format": "long", "usage": "all" } ],
        "C_INCLUDE_GLOBAL_BUFFERS": [ { "value": "1", "resolve_type": "user", "format": "long", "usage": "all" } ],
        "C_INCLUDE_INTERNAL_LOOPBACK": [ { "value": "0", "resolve_type": "user", "format": "long", "usage": "all" } ],
        "C_INCLUDE_MDIO": [ { "value": "1", "resolve_type": "user", "format": "long", "usage": "all" } ],
        "C_S_AXI_PROTOCOL": [ { "value": "AXI4LITE", "resolve_type": "user", "usage": "all" } ],
        "Component_Name": [ { "value": "design_1_axi_ethernetlite_0_0", "resolve_type": "user", "usage": "all" } ],
        "C_DUPLEX": [ { "value": "1", "resolve_type": "user", "usage": "all" } ],
        "AXI_ACLK_FREQ_MHZ": [ { "value": "100", "value_permission": "bd", "resolve_type": "user", "format": "float", "usage": "all" } ],
        "Enable_Constraints": [ { "value": "1", "resolve_type": "user", "format": "long", "usage": "all" } ],
        "USE_BOARD_FLOW": [ { "value": "true", "value_src": "user", "resolve_type": "user", "format": "bool", "usage": "all" } ],
        "MII_BOARD_INTERFACE": [ { "value": "Custom", "resolve_type": "user", "usage": "all" } ],
        "MDIO_BOARD_INTERFACE": [ { "value": "eth_mdio_mdc", "value_src": "user", "resolve_type": "user", "usage": "all" } ],
        "C_S_AXI_ID_WIDTH": [ { "value": "0", "value_permission": "bd", "resolve_type": "user", "format": "long", "enabled": false, "usage": "all" } ],
        "C_USE_INTERNAL": [ { "value": "0", "resolve_type": "user", "format": "long", "usage": "all" } ],
        "C_SELECT_XPM": [ { "value": "1", "resolve_type": "user", "format": "long", "usage": "all" } ]
      },
      "model_parameters": {
        "C_FAMILY": [ { "value": "artix7", "resolve_type": "generated", "usage": "all" } ],
        "C_SELECT_XPM": [ { "value": "1", "resolve_type": "generated", "format": "long", "usage": "all" } ],
        "C_INSTANCE": [ { "value": "axi_ethernetlite_inst", "usage": "all" } ],
        "C_S_AXI_ACLK_PERIOD_PS": [ { "value": "10000", "resolve_type": "generated", "format": "long", "usage": "all" } ],
        "C_S_AXI_ADDR_WIDTH": [ { "value": "13", "format": "long", "usage": "all" } ],
        "C_S_AXI_DATA_WIDTH": [ { "value": "32", "format": "long", "usage": "all" } ],
        "C_S_AXI_ID_WIDTH": [ { "value": "1", "resolve_type": "generated", "format": "long", "usage": "all" } ],
        "C_S_AXI_PROTOCOL": [ { "value": "AXI4LITE", "resolve_type": "generated", "usage": "all" } ],
        "C_INCLUDE_MDIO": [ { "value": "1", "resolve_type": "generated", "format": "long", "usage": "all" } ],
        "C_INCLUDE_INTERNAL_LOOPBACK": [ { "value": "0", "resolve_type": "generated", "format": "long", "usage": "all" } ],
        "C_INCLUDE_GLOBAL_BUFFERS": [ { "value": "1", "resolve_type": "generated", "format": "long", "usage": "all" } ],
        "C_DUPLEX": [ { "value": "1", "resolve_type": "generated", "format": "long", "usage": "all" } ],
        "C_TX_PING_PONG": [ { "value": "1", "resolve_type": "generated", "format": "long", "usage": "all" } ],
        "C_RX_PING_PONG": [ { "value": "1", "resolve_type": "generated", "format": "long", "usage": "all" } ]
      },
      "project_parameters": {
        "ARCHITECTURE": [ { "value": "artix7" } ],
        "BASE_BOARD_PART": [ { "value": "digilentinc.com:nexys4_ddr:part0:1.1" } ],
        "BOARD_CONNECTIONS": [ { "value": "" } ],
        "DEVICE": [ { "value": "xc7a100t" } ],
        "PACKAGE": [ { "value": "csg324" } ],
        "PREFHDL": [ { "value": "VERILOG" } ],
        "SILICON_REVISION": [ { "value": "" } ],
        "SIMULATOR_LANGUAGE": [ { "value": "MIXED" } ],
        "SPEEDGRADE": [ { "value": "-1" } ],
        "STATIC_POWER": [ { "value": "" } ],
        "TEMPERATURE_GRADE": [ { "value": "" } ]
      },
      "runtime_parameters": {
        "IPCONTEXT": [ { "value": "IP_Integrator" } ],
        "IPREVISION": [ { "value": "28" } ],
        "MANAGED": [ { "value": "TRUE" } ],
        "OUTPUTDIR": [ { "value": "../../../../../../petalinux2023.2.gen/sources_1/bd/design_1/ip/design_1_axi_ethernetlite_0_0" } ],
        "SELECTEDSIMMODEL": [ { "value": "" } ],
        "SHAREDDIR": [ { "value": "../../ipshared" } ],
        "SWVERSION": [ { "value": "2023.2" } ],
        "SYNTHESISFLOW": [ { "value": "OUT_OF_CONTEXT" } ]
      }
    },
    "boundary": {
      "ports": {
        "s_axi_aclk": [ { "direction": "in" } ],
        "s_axi_aresetn": [ { "direction": "in" } ],
        "ip2intc_irpt": [ { "direction": "out" } ],
        "s_axi_awaddr": [ { "direction": "in", "size_left": "12", "size_right": "0" } ],
        "s_axi_awvalid": [ { "direction": "in" } ],
        "s_axi_awready": [ { "direction": "out" } ],
        "s_axi_wdata": [ { "direction": "in", "size_left": "31", "size_right": "0" } ],
        "s_axi_wstrb": [ { "direction": "in", "size_left": "3", "size_right": "0" } ],
        "s_axi_wvalid": [ { "direction": "in" } ],
        "s_axi_wready": [ { "direction": "out" } ],
        "s_axi_bresp": [ { "direction": "out", "size_left": "1", "size_right": "0" } ],
        "s_axi_bvalid": [ { "direction": "out" } ],
        "s_axi_bready": [ { "direction": "in" } ],
        "s_axi_araddr": [ { "direction": "in", "size_left": "12", "size_right": "0" } ],
        "s_axi_arvalid": [ { "direction": "in" } ],
        "s_axi_arready": [ { "direction": "out" } ],
        "s_axi_rdata": [ { "direction": "out", "size_left": "31", "size_right": "0" } ],
        "s_axi_rresp": [ { "direction": "out", "size_left": "1", "size_right": "0" } ],
        "s_axi_rvalid": [ { "direction": "out" } ],
        "s_axi_rready": [ { "direction": "in" } ],
        "phy_tx_clk": [ { "direction": "in" } ],
        "phy_rx_clk": [ { "direction": "in" } ],
        "phy_crs": [ { "direction": "in" } ],
        "phy_dv": [ { "direction": "in" } ],
        "phy_rx_data": [ { "direction": "in", "size_left": "3", "size_right": "0" } ],
        "phy_col": [ { "direction": "in" } ],
        "phy_rx_er": [ { "direction": "in" } ],
        "phy_rst_n": [ { "direction": "out" } ],
        "phy_tx_en": [ { "direction": "out" } ],
        "phy_tx_data": [ { "direction": "out", "size_left": "3", "size_right": "0" } ],
        "phy_mdio_i": [ { "direction": "in", "driver_value": "0" } ],
        "phy_mdio_o": [ { "direction": "out" } ],
        "phy_mdio_t": [ { "direction": "out" } ],
        "phy_mdc": [ { "direction": "out" } ]
      },
      "interfaces": {
        "S_AXI": {
          "vlnv": "xilinx.com:interface:aximm:1.0",
          "abstraction_type": "xilinx.com:interface:aximm_rtl:1.0",
          "mode": "slave",
          "parameters": {
            "DATA_WIDTH": [ { "value": "32", "value_src": "constant", "value_permission": "bd", "resolve_type": "generated", "format": "long", "is_ips_inferred": true, "is_static_object": false } ],
            "PROTOCOL": [ { "value": "AXI4LITE", "value_src": "auto", "value_permission": "bd", "resolve_type": "generated", "is_ips_inferred": true, "is_static_object": false } ],
            "FREQ_HZ": [ { "value": "100000000", "value_permission": "bd", "resolve_type": "generated", "format": "long", "is_ips_inferred": true, "is_static_object": false } ],
            "ID_WIDTH": [ { "value": "0", "value_permission": "bd", "resolve_type": "generated", "format": "long", "is_ips_inferred": true, "is_static_object": false } ],
            "ADDR_WIDTH": [ { "value": "13", "value_src": "constant", "value_permission": "bd", "resolve_type": "generated", "format": "long", "is_ips_inferred": true, "is_static_object": false } ],
            "AWUSER_WIDTH": [ { "value": "0", "value_src": "constant", "value_permission": "bd", "resolve_type": "generated", "format": "long", "is_ips_inferred": true, "is_static_object": false } ],
            "ARUSER_WIDTH": [ { "value": "0", "value_src": "constant", "value_permission": "bd", "resolve_type": "generated", "format": "long", "is_ips_inferred": true, "is_static_object": false } ],
            "WUSER_WIDTH": [ { "value": "0", "value_src": "constant", "value_permission": "bd", "resolve_type": "generated", "format": "long", "is_ips_inferred": true, "is_static_object": false } ],
            "RUSER_WIDTH": [ { "value": "0", "value_src": "constant", "value_permission": "bd", "resolve_type": "generated", "format": "long", "is_ips_inferred": true, "is_static_object": false } ],
            "BUSER_WIDTH": [ { "value": "0", "value_src": "constant", "value_permission": "bd", "resolve_type": "generated", "format": "long", "is_ips_inferred": true, "is_static_object": false } ],
            "READ_WRITE_MODE": [ { "value": "READ_WRITE", "value_src": "constant", "value_permission": "bd", "resolve_type": "generated", "is_ips_inferred": true, "is_static_object": false } ],
            "HAS_BURST": [ { "value": "0", "value_permission": "bd", "resolve_type": "generated", "format": "long", "is_ips_inferred": true, "is_static_object": false } ],
            "HAS_LOCK": [ { "value": "0", "value_src": "constant", "value_permission": "bd", "resolve_type": "generated", "format": "long", "is_ips_inferred": true, "is_static_object": false } ],
            "HAS_PROT": [ { "value": "0", "value_src": "constant", "value_permission": "bd", "resolve_type": "generated", "format": "long", "is_ips_inferred": true, "is_static_object": false } ],
            "HAS_CACHE": [ { "value": "0", "value_permission": "bd", "resolve_type": "generated", "format": "long", "is_ips_inferred": true, "is_static_object": false } ],
            "HAS_QOS": [ { "value": "0", "value_src": "constant", "value_permission": "bd", "resolve_type": "generated", "format": "long", "is_ips_inferred": true, "is_static_object": false } ],
            "HAS_REGION": [ { "value": "0", "value_src": "constant", "value_permission": "bd", "resolve_type": "generated", "format": "long", "is_ips_inferred": true, "is_static_object": false } ],
            "HAS_WSTRB": [ { "value": "1", "value_src": "constant", "value_permission": "bd", "resolve_type": "generated", "format": "long", "is_ips_inferred": true, "is_static_object": false } ],
            "HAS_BRESP": [ { "value": "1", "value_src": "constant", "value_permission": "bd", "resolve_type": "generated", "format": "long", "is_ips_inferred": true, "is_static_object": false } ],
            "HAS_RRESP": [ { "value": "1", "value_src": "constant", "value_permission": "bd", "resolve_type": "generated", "format": "long", "is_ips_inferred": true, "is_static_object": false } ],
            "SUPPORTS_NARROW_BURST": [ { "value": "0", "value_src": "ip_propagated", "value_permission": "bd", "resolve_type": "generated", "format": "long", "is_ips_inferred": true, "is_static_object": false } ],
            "NUM_READ_OUTSTANDING": [ { "value": "1", "value_permission": "bd", "resolve_type": "generated", "format": "long", "is_ips_inferred": true, "is_static_object": false } ],
            "NUM_WRITE_OUTSTANDING": [ { "value": "1", "value_permission": "bd", "resolve_type": "generated", "format": "long", "is_ips_inferred": true, "is_static_object": false } ],
            "MAX_BURST_LENGTH": [ { "value": "1", "value_src": "ip_propagated", "value_permission": "bd", "resolve_type": "generated", "format": "long", "is_ips_inferred": true, "is_static_object": false } ],
            "PHASE": [ { "value": "0", "value_src": "default_prop", "value_permission": "bd", "resolve_type": "generated", "format": "float", "is_ips_inferred": true, "is_static_object": false } ],
            "CLK_DOMAIN": [ { "value": "design_1_mig_7series_0_0_ui_clk", "value_src": "default_prop", "value_permission": "bd", "resolve_type": "generated", "is_ips_inferred": true, "is_static_object": false } ],
            "NUM_READ_THREADS": [ { "value": "1", "value_permission": "bd", "resolve_type": "generated", "format": "long", "is_ips_inferred": true, "is_static_object": false } ],
            "NUM_WRITE_THREADS": [ { "value": "1", "value_permission": "bd", "resolve_type": "generated", "format": "long", "is_ips_inferred": true, "is_static_object": false } ],
            "RUSER_BITS_PER_BYTE": [ { "value": "0", "value_permission": "bd", "resolve_type": "generated", "format": "long", "is_ips_inferred": true, "is_static_object": false } ],
            "WUSER_BITS_PER_BYTE": [ { "value": "0", "value_permission": "bd", "resolve_type": "generated", "format": "long", "is_ips_inferred": true, "is_static_object": false } ],
            "INSERT_VIP": [ { "value": "0", "resolve_type": "user", "format": "long", "usage": "simulation.rtl", "is_ips_inferred": true, "is_static_object": false } ]
          },
          "port_maps": {
            "ARADDR": [ { "physical_name": "s_axi_araddr" } ],
            "ARREADY": [ { "physical_name": "s_axi_arready" } ],
            "ARVALID": [ { "physical_name": "s_axi_arvalid" } ],
            "AWADDR": [ { "physical_name": "s_axi_awaddr" } ],
            "AWREADY": [ { "physical_name": "s_axi_awready" } ],
            "AWVALID": [ { "physical_name": "s_axi_awvalid" } ],
            "BREADY": [ { "physical_name": "s_axi_bready" } ],
            "BRESP": [ { "physical_name": "s_axi_bresp" } ],
            "BVALID": [ { "physical_name": "s_axi_bvalid" } ],
            "RDATA": [ { "physical_name": "s_axi_rdata" } ],
            "RREADY": [ { "physical_name": "s_axi_rready" } ],
            "RRESP": [ { "physical_name": "s_axi_rresp" } ],
            "RVALID": [ { "physical_name": "s_axi_rvalid" } ],
            "WDATA": [ { "physical_name": "s_axi_wdata" } ],
            "WREADY": [ { "physical_name": "s_axi_wready" } ],
            "WSTRB": [ { "physical_name": "s_axi_wstrb" } ],
            "WVALID": [ { "physical_name": "s_axi_wvalid" } ]
          }
        },
        "s_axi_aclk": {
          "vlnv": "xilinx.com:signal:clock:1.0",
          "abstraction_type": "xilinx.com:signal:clock_rtl:1.0",
          "mode": "slave",
          "parameters": {
            "ASSOCIATED_BUSIF": [ { "value": "S_AXI", "value_src": "constant", "value_permission": "bd", "usage": "all" } ],
            "ASSOCIATED_RESET": [ { "value": "s_axi_aresetn", "value_src": "constant", "value_permission": "bd", "usage": "all" } ],
            "FREQ_HZ": [ { "value": "100000000", "value_permission": "bd", "resolve_type": "generated", "format": "long", "is_ips_inferred": true, "is_static_object": false } ],
            "FREQ_TOLERANCE_HZ": [ { "value": "0", "value_permission": "bd", "resolve_type": "generated", "format": "long", "is_ips_inferred": true, "is_static_object": false } ],
            "PHASE": [ { "value": "0", "value_src": "default_prop", "value_permission": "bd", "resolve_type": "generated", "format": "float", "is_ips_inferred": true, "is_static_object": false } ],
            "CLK_DOMAIN": [ { "value": "design_1_mig_7series_0_0_ui_clk", "value_src": "default_prop", "value_permission": "bd", "resolve_type": "generated", "is_ips_inferred": true, "is_static_object": false } ],
            "ASSOCIATED_PORT": [ { "value": "", "value_permission": "bd", "resolve_type": "generated", "is_ips_inferred": true, "is_static_object": false } ],
            "INSERT_VIP": [ { "value": "0", "resolve_type": "user", "format": "long", "usage": "simulation.rtl", "is_ips_inferred": true, "is_static_object": false } ]
          },
          "port_maps": {
            "CLK": [ { "physical_name": "s_axi_aclk" } ]
          }
        },
        "s_axi_aresetn": {
          "vlnv": "xilinx.com:signal:reset:1.0",
          "abstraction_type": "xilinx.com:signal:reset_rtl:1.0",
          "mode": "slave",
          "parameters": {
            "POLARITY": [ { "value": "ACTIVE_LOW", "value_src": "constant", "value_permission": "bd", "usage": "all" } ],
            "INSERT_VIP": [ { "value": "0", "resolve_type": "user", "format": "long", "usage": "simulation.rtl", "is_ips_inferred": true, "is_static_object": false } ]
          },
          "port_maps": {
            "RST": [ { "physical_name": "s_axi_aresetn" } ]
          }
        },
        "interrupt": {
          "vlnv": "xilinx.com:signal:interrupt:1.0",
          "abstraction_type": "xilinx.com:signal:interrupt_rtl:1.0",
          "mode": "master",
          "parameters": {
            "SUGGESTED_PRIORITY": [ { "value": "HIGH", "value_src": "constant", "value_permission": "bd", "usage": "all" } ],
            "SENSITIVITY": [ { "value": "EDGE_RISING", "value_src": "constant", "value_permission": "bd", "usage": "all" } ],
            "PortWidth": [ { "value": "1", "value_src": "default_prop", "value_permission": "bd", "resolve_type": "generated", "format": "long", "is_ips_inferred": true, "is_static_object": false } ]
          },
          "port_maps": {
            "INTERRUPT": [ { "physical_name": "ip2intc_irpt" } ]
          }
        },
        "MII": {
          "vlnv": "xilinx.com:interface:mii:1.0",
          "abstraction_type": "xilinx.com:interface:mii_rtl:1.0",
          "mode": "master",
          "parameters": {
            "BOARD.ASSOCIATED_PARAM": [ { "value": "MII_BOARD_INTERFACE", "value_src": "constant", "value_permission": "bd", "usage": "all" } ]
          },
          "port_maps": {
            "COL": [ { "physical_name": "phy_col" } ],
            "CRS": [ { "physical_name": "phy_crs" } ],
            "RST_N": [ { "physical_name": "phy_rst_n" } ],
            "RX_CLK": [ { "physical_name": "phy_rx_clk" } ],
            "RX_DV": [ { "physical_name": "phy_dv" } ],
            "RX_ER": [ { "physical_name": "phy_rx_er" } ],
            "RXD": [ { "physical_name": "phy_rx_data" } ],
            "TX_CLK": [ { "physical_name": "phy_tx_clk" } ],
            "TX_EN": [ { "physical_name": "phy_tx_en" } ],
            "TXD": [ { "physical_name": "phy_tx_data" } ]
          }
        },
        "MDIO": {
          "vlnv": "xilinx.com:interface:mdio:1.0",
          "abstraction_type": "xilinx.com:interface:mdio_rtl:1.0",
          "mode": "master",
          "parameters": {
            "BOARD.ASSOCIATED_PARAM": [ { "value": "MDIO_BOARD_INTERFACE", "value_src": "constant", "value_permission": "bd", "usage": "all" } ],
            "CAN_DEBUG": [ { "value": "false", "value_permission": "bd", "resolve_type": "generated", "format": "bool", "is_ips_inferred": true, "is_static_object": false } ]
          },
          "port_maps": {
            "MDC": [ { "physical_name": "phy_mdc" } ],
            "MDIO_I": [ { "physical_name": "phy_mdio_i" } ],
            "MDIO_O": [ { "physical_name": "phy_mdio_o" } ],
            "MDIO_T": [ { "physical_name": "phy_mdio_t" } ]
          }
        }
      },
      "memory_maps": {
        "S_AXI": {
          "display_name": "S_AXI_MEM",
          "description": "Memory Map for S_AXI",
          "address_blocks": {
            "Reg": {
              "base_address": "0",
              "range": "4096",
              "display_name": "Reg",
              "description": "Register Block",
              "usage": "register",
              "access": "read-write",
              "registers": {
                "MDIOADDR": {
                  "address_offset": "0x07E4",
                  "size": 32,
                  "display_name": "MDIOADDR",
                  "description": "MDIO address register",
                  "is_volatile": true,
                  "access": "read-write",
                  "reset_value": "0x0",
                  "fields": {
                    "REGADDR": {
                      "bit_offset": 0,
                      "bit_width": 5,
                      "display_name": "Register Address",
                      "description": "PHY register address\n",
                      "is_volatile": true,
                      "access": "read-write"
                    },
                    "PHYADDR": {
                      "bit_offset": 5,
                      "bit_width": 5,
                      "display_name": "Device Address",
                      "description": "PHY device address\n",
                      "is_volatile": true,
                      "access": "read-write"
                    },
                    "OP": {
                      "bit_offset": 10,
                      "bit_width": 1,
                      "display_name": "Access Type",
                      "description": "Operation Access Type\n  0 - Write Access\n  1 - Read Access\n",
                      "is_volatile": true,
                      "access": "read-write"
                    }
                  }
                },
                "MDIOWR": {
                  "address_offset": "0x07E8",
                  "size": 32,
                  "display_name": "MDIOWR",
                  "description": "MDIO Write Data register",
                  "is_volatile": true,
                  "access": "read-write",
                  "reset_value": "0x0",
                  "fields": {
                    "MDIO_WDATA": {
                      "bit_offset": 0,
                      "bit_width": 16,
                      "display_name": "MDIO Write Data",
                      "description": "MDIO write data to be written to PHY register\n",
                      "is_volatile": true,
                      "access": "read-write"
                    }
                  }
                },
                "MDIORD": {
                  "address_offset": "0x07EC",
                  "size": 32,
                  "display_name": "MDIORD",
                  "description": "MDIO Read Data register",
                  "is_volatile": true,
                  "access": "read-only",
                  "reset_value": "0x0",
                  "fields": {
                    "MDIO_RDATA": {
                      "bit_offset": 0,
                      "bit_width": 16,
                      "display_name": "MDIO Read Data",
                      "description": "MDIO read data from the PHY register\n",
                      "is_volatile": true,
                      "access": "read-only"
                    }
                  }
                },
                "MDIOCTRL": {
                  "address_offset": "0x07F0",
                  "size": 32,
                  "display_name": "MDIOCTRL",
                  "description": "MDIO Control register",
                  "is_volatile": true,
                  "access": "read-write",
                  "reset_value": "0x0",
                  "fields": {
                    "MDIO_Status": {
                      "bit_offset": 0,
                      "bit_width": 1,
                      "display_name": "MDIO Status",
                      "description": "MDIO status bit\n  0 - MDIO transfer is complete and core is ready to accept a new MDIO request\n  1 - MDIO transfer is in progress. Setting this bit initiates an MDIO transaction. When the MDIO transaction is complete, the AXI Ethernet Lite MAC core clears this bit PHY register address\n",
                      "is_volatile": true,
                      "access": "read-write"
                    },
                    "MDIO_Enable": {
                      "bit_offset": 3,
                      "bit_width": 1,
                      "display_name": "MDIO Enable",
                      "description": "MDIO enable bit\n  0 - Disable MDIO interface\n  1 - Enable MDIO interface\n",
                      "is_volatile": true,
                      "access": "read-write"
                    }
                  }
                },
                "TX_Ping_Length": {
                  "address_offset": "0x07F4",
                  "size": 32,
                  "display_name": "TX Ping Length",
                  "description": "Transmit length register for ping buffer",
                  "is_volatile": true,
                  "access": "read-write",
                  "reset_value": "0x0",
                  "fields": {
                    "TX_Ping_Length_LSB": {
                      "bit_offset": 0,
                      "bit_width": 8,
                      "display_name": "TX Ping Length LSB",
                      "description": "The lower 8 bits of the frame length\n",
                      "is_volatile": true,
                      "access": "read-write"
                    },
                    "TX_Ping_Length_MSB": {
                      "bit_offset": 8,
                      "bit_width": 8,
                      "display_name": "TX Ping Length MSB",
                      "description": "The higher 8 bits of the frame length\n",
                      "is_volatile": true,
                      "access": "read-write"
                    }
                  }
                },
                "GIE": {
                  "address_offset": "0x07F8",
                  "size": 32,
                  "display_name": "GIE",
                  "description": "Global Interrupt Enable Register",
                  "is_volatile": true,
                  "access": "read-write",
                  "reset_value": "0x0",
                  "fields": {
                    "GIE": {
                      "bit_offset": 31,
                      "bit_width": 1,
                      "display_name": "Global Interrupt Enable",
                      "description": "Global Interrupt Enable bit\n",
                      "is_volatile": true,
                      "access": "read-write"
                    }
                  }
                },
                "TX_Ping_Control": {
                  "address_offset": "0x07FC",
                  "size": 32,
                  "display_name": "TX Ping Control",
                  "description": "Transmit control register for ping buffer",
                  "is_volatile": true,
                  "access": "read-write",
                  "reset_value": "0x0",
                  "fields": {
                    "Status": {
                      "bit_offset": 0,
                      "bit_width": 1,
                      "display_name": "Transmit ping buffer status",
                      "description": "Transmit ping buffer status indicator\n  0 - Transmit ping buffer is ready to accept new frame\n  1 - Frame transfer is in progress. Setting this bit initiates transmit transaction. When transmit is complete, the AXI Ethernet Lite MAC core clears this bit.\n",
                      "is_volatile": true,
                      "access": "read-write"
                    },
                    "Program": {
                      "bit_offset": 1,
                      "bit_width": 1,
                      "display_name": "Address Program",
                      "description": "AXI Ethernet Lite MAC address program bit.\nSetting this bit and status bit configures the new Ethernet MAC address for the core.\n",
                      "is_volatile": true,
                      "access": "read-write"
                    },
                    "Interrupt_Enable": {
                      "bit_offset": 3,
                      "bit_width": 1,
                      "display_name": "Transmit Interrupt Enable",
                      "description": "Transmit Interrupt Enable bit\n  0 - Disable transmit interrupt\n  1 - Enable transmit interrupt\n",
                      "is_volatile": true,
                      "access": "read-write"
                    },
                    "Loopback": {
                      "bit_offset": 4,
                      "bit_width": 1,
                      "display_name": "Internal Loopback Enable",
                      "description": "Internal loopback enable bit\n  0 - No internal loopback\n  1 - Internal loopback enable\n",
                      "is_volatile": true,
                      "access": "read-write"
                    }
                  }
                },
                "TX_Pong_Length": {
                  "address_offset": "0x0FF4",
                  "size": 32,
                  "display_name": "TX Pong Length",
                  "description": "Transmit length register for pong buffer",
                  "is_volatile": true,
                  "access": "read-write",
                  "reset_value": "0x0",
                  "fields": {
                    "TX_Pong_Length_LSB": {
                      "bit_offset": 0,
                      "bit_width": 8,
                      "display_name": "TX Pong Length LSB",
                      "description": "The lower 8 bits of the frame length\n",
                      "is_volatile": true,
                      "access": "read-write"
                    },
                    "TX_Pong_Length_MSB": {
                      "bit_offset": 8,
                      "bit_width": 8,
                      "display_name": "TX Pong Length MSB",
                      "description": "The higher 8 bits of the frame length\n",
                      "is_volatile": true,
                      "access": "read-write"
                    }
                  }
                },
                "TX_Pong_Control": {
                  "address_offset": "0x0FFC",
                  "size": 32,
                  "display_name": "TX Pong Control",
                  "description": "Transmit control register for pong buffer",
                  "is_volatile": true,
                  "access": "read-write",
                  "reset_value": "0x0",
                  "fields": {
                    "Status": {
                      "bit_offset": 0,
                      "bit_width": 1,
                      "display_name": "Transmit pong buffer status",
                      "description": "Transmit pong buffer status indicator\n  0 - Transmit pong buffer is ready to accept new frame\n  1 - Frame transfer is in progress. Setting this bit initiates transmit transaction. When transmit is complete, the AXI Ethernet Lite MAC core clears this bit.\n",
                      "is_volatile": true,
                      "access": "read-write"
                    },
                    "Program": {
                      "bit_offset": 1,
                      "bit_width": 1,
                      "display_name": "Address Program",
                      "description": "AXI Ethernet Lite MAC address program bit.\nSetting this bit and status bit configures the new Ethernet MAC address for the core.\n",
                      "is_volatile": true,
                      "access": "read-write"
                    }
                  }
                },
                "RX_Ping_Control": {
                  "address_offset": "0x17FC",
                  "size": 32,
                  "display_name": "RX Ping Control",
                  "description": "Receive control register for ping buffer",
                  "is_volatile": true,
                  "access": "read-write",
                  "reset_value": "0x0",
                  "fields": {
                    "Status": {
                      "bit_offset": 0,
                      "bit_width": 1,
                      "display_name": "Receive ping buffer status",
                      "description": "Receive status indicator\n  0 - Receive ping buffer is empty. AXI Ethernet Lite MAC can accept new valid packet.\n  1 - Indicates presence of receive packet ready for software processing. When the software reads the packet from the receive ping buffer, the software must clear this bit.\n",
                      "is_volatile": true,
                      "access": "read-write"
                    },
                    "Interrupt_Enable": {
                      "bit_offset": 3,
                      "bit_width": 1,
                      "display_name": "Interrupt Enable",
                      "description": "Receive Interrupt Enable bit\n  0 - Disable receive interrupt\n  1 - Enable receive interrupt \n",
                      "is_volatile": true,
                      "access": "read-write"
                    }
                  }
                },
                "RX_Pong_Control": {
                  "address_offset": "0x1FFC",
                  "size": 32,
                  "display_name": "RX Pong Control",
                  "description": "Receive control register for pong buffer",
                  "is_volatile": true,
                  "access": "read-write",
                  "reset_value": "0x0",
                  "fields": {
                    "Status": {
                      "bit_offset": 0,
                      "bit_width": 1,
                      "display_name": "Receive pong buffer status",
                      "description": "Receive status indicator   0 - Receive pong buffer is empty. AXI Ethernet Lite MAC can accept new available valid packet.   1 - Indicates presence of receive packet ready for software processing. When the software reads the packet from the receive pong buffer, the software must clear this bit\n",
                      "is_volatile": true,
                      "access": "read-write"
                    }
                  }
                }
              }
            }
          }
        }
      }
    }
  }
}