<table class="c-table is-sticky is-striped"><caption>
          Table 3.3. Summary of CP15 registers and operations 
        </caption><colgroup><col><col><col><col><col><col><col><col><col></colgroup><thead><tr><th>CRn</th><th>Op1</th><th>CRm</th><th>Op2</th><th>Register or operation</th><th colspan="2">Security state</th><th>Reset value</th><th>Page</th></tr><tr><th></th><th></th><th></th><th></th><th></th><th>NS</th><th>S</th><th></th><th></th></tr></thead><tbody><tr><td>c0</td><td>0</td><td>c0</td><td>{0, 4, 6-7}</td><td>Main ID</td><td>RO</td><td>RO</td><td><span><code class="hljs">0x413FC080</code></span></td><td><a href="/documentation/ddi0344/h/system-control-coprocessor/system-control-coprocessor-registers/c0--main-id-register?lang=en" title="3.2.2. c0, Main ID Register" class="document-topic c-anchor" document-topic-path="/ddi0344/h/system-control-coprocessor/system-control-coprocessor-registers/c0--main-id-register?lang=en"><em>c0, Main ID Register</em></a></td></tr><tr><td></td><td></td><td></td><td>1</td><td>Cache Type</td><td>RO</td><td>RO</td><td><span><code class="hljs">0x80048004</code></span><sup>[<a href="#ftn.id7333348" id="id7333348" class="c-anchor">1</a>]</sup></td><td><a href="/documentation/ddi0344/h/system-control-coprocessor/system-control-coprocessor-registers/c0--cache-type-register?lang=en" title="3.2.3. c0, Cache Type Register" class="document-topic c-anchor" document-topic-path="/ddi0344/h/system-control-coprocessor/system-control-coprocessor-registers/c0--cache-type-register?lang=en"><em>c0, Cache Type Register</em></a></td></tr><tr><td></td><td></td><td></td><td>2</td><td>TCM Type</td><td>RO</td><td>RO</td><td><span><code class="hljs">0x00000000</code></span></td><td><a href="/documentation/ddi0344/h/system-control-coprocessor/system-control-coprocessor-registers/c0--tcm-type-register?lang=en" title="3.2.4. c0, TCM Type Register" class="document-topic c-anchor" document-topic-path="/ddi0344/h/system-control-coprocessor/system-control-coprocessor-registers/c0--tcm-type-register?lang=en"><em>c0, TCM Type Register</em></a></td></tr><tr><td></td><td></td><td></td><td>3</td><td>TLB Type</td><td>RO</td><td>RO</td><td><span><code class="hljs">0x00202001</code></span></td><td><a href="/documentation/ddi0344/h/system-control-coprocessor/system-control-coprocessor-registers/c0--tlb-type-register?lang=en" title="3.2.5. c0, TLB Type Register" class="document-topic c-anchor" document-topic-path="/ddi0344/h/system-control-coprocessor/system-control-coprocessor-registers/c0--tlb-type-register?lang=en"><em>c0, TLB Type Register</em></a></td></tr><tr><td></td><td></td><td></td><td>5</td><td>Multiprocessor ID</td><td>RO</td><td>RO</td><td><span><code class="hljs">0x00000000</code></span></td><td><a href="/documentation/ddi0344/h/system-control-coprocessor/system-control-coprocessor-registers/c0--multiprocessor-id-register?lang=en" title="3.2.6. c0, Multiprocessor ID Register" class="document-topic c-anchor" document-topic-path="/ddi0344/h/system-control-coprocessor/system-control-coprocessor-registers/c0--multiprocessor-id-register?lang=en"><em>c0, Multiprocessor ID Register</em></a></td></tr><tr><td></td><td></td><td>c1</td><td>0</td><td>Processor Feature 0</td><td>RO</td><td>RO</td><td><span><code class="hljs">0x00001031</code></span></td><td><a href="/documentation/ddi0344/h/system-control-coprocessor/system-control-coprocessor-registers/c0--processor-feature-register-0?lang=en" title="3.2.7. c0, Processor Feature Register 0" class="document-topic c-anchor" document-topic-path="/ddi0344/h/system-control-coprocessor/system-control-coprocessor-registers/c0--processor-feature-register-0?lang=en"><em>c0, Processor Feature Register 0</em></a></td></tr><tr><td></td><td></td><td></td><td>1</td><td>Processor Feature 1</td><td>RO</td><td>RO</td><td><span><code class="hljs">0x00000011</code></span></td><td><a href="/documentation/ddi0344/h/system-control-coprocessor/system-control-coprocessor-registers/c0--processor-feature-register-1?lang=en" title="3.2.8. c0, Processor Feature Register 1" class="document-topic c-anchor" document-topic-path="/ddi0344/h/system-control-coprocessor/system-control-coprocessor-registers/c0--processor-feature-register-1?lang=en"><em>c0, Processor Feature Register 1</em></a></td></tr><tr><td></td><td></td><td></td><td>2</td><td>Debug Feature 0</td><td>RO</td><td>RO</td><td><span><code class="hljs">0x00010400</code></span> or <span><code class="hljs">0x00000400</code></span></td><td><a href="/documentation/ddi0344/h/system-control-coprocessor/system-control-coprocessor-registers/c0--debug-feature-register-0?lang=en" title="3.2.9. c0, Debug Feature Register 0" class="document-topic c-anchor" document-topic-path="/ddi0344/h/system-control-coprocessor/system-control-coprocessor-registers/c0--debug-feature-register-0?lang=en"><em>c0, Debug Feature Register 0</em></a></td></tr><tr><td></td><td></td><td></td><td>3</td><td>Auxiliary Feature 0</td><td>RO</td><td>RO</td><td><span><code class="hljs">0x00000000</code></span></td><td><a href="/documentation/ddi0344/h/system-control-coprocessor/system-control-coprocessor-registers/c0--auxiliary-feature-register-0?lang=en" title="3.2.10. c0, Auxiliary Feature Register 0" class="document-topic c-anchor" document-topic-path="/ddi0344/h/system-control-coprocessor/system-control-coprocessor-registers/c0--auxiliary-feature-register-0?lang=en"><em>c0, Auxiliary Feature Register 0</em></a></td></tr><tr><td></td><td></td><td></td><td>4</td><td>Memory Model Feature 0</td><td>RO</td><td>RO</td><td><span><code class="hljs">0x31100003</code></span></td><td><a href="/documentation/ddi0344/h/system-control-coprocessor/system-control-coprocessor-registers/c0--memory-model-feature-register-0?lang=en" title="3.2.11. c0, Memory Model Feature Register 0" class="document-topic c-anchor" document-topic-path="/ddi0344/h/system-control-coprocessor/system-control-coprocessor-registers/c0--memory-model-feature-register-0?lang=en"><em>c0, Memory Model Feature Register 0</em></a></td></tr><tr><td></td><td></td><td></td><td>5</td><td>Memory Model Feature 1</td><td>RO</td><td>RO</td><td><span><code class="hljs">0x20000000</code></span></td><td><a href="/documentation/ddi0344/h/system-control-coprocessor/system-control-coprocessor-registers/c0--memory-model-feature-register-1?lang=en" title="3.2.12. c0, Memory Model Feature Register 1" class="document-topic c-anchor" document-topic-path="/ddi0344/h/system-control-coprocessor/system-control-coprocessor-registers/c0--memory-model-feature-register-1?lang=en"><em>c0, Memory Model Feature Register 1</em></a></td></tr><tr><td></td><td></td><td></td><td>6</td><td>Memory Model Feature 2</td><td>RO</td><td>RO</td><td><span><code class="hljs">0x01202000</code></span></td><td><a href="/documentation/ddi0344/h/system-control-coprocessor/system-control-coprocessor-registers/c0--memory-model-feature-register-2?lang=en" title="3.2.13. c0, Memory Model Feature Register 2" class="document-topic c-anchor" document-topic-path="/ddi0344/h/system-control-coprocessor/system-control-coprocessor-registers/c0--memory-model-feature-register-2?lang=en"><em>c0, Memory Model Feature Register 2</em></a></td></tr><tr><td></td><td></td><td></td><td>7</td><td>Memory Model Feature 3</td><td>RO</td><td>RO</td><td><span><code class="hljs">0x00000011</code></span></td><td><a href="/documentation/ddi0344/h/system-control-coprocessor/system-control-coprocessor-registers/c0--memory-model-feature-register-3?lang=en" title="3.2.14. c0, Memory Model Feature Register 3" class="document-topic c-anchor" document-topic-path="/ddi0344/h/system-control-coprocessor/system-control-coprocessor-registers/c0--memory-model-feature-register-3?lang=en"><em>c0, Memory Model Feature Register 3</em></a></td></tr><tr><td></td><td></td><td>c2</td><td>0</td><td>Instruction Set Attribute 0</td><td>RO</td><td>RO</td><td><span><code class="hljs">0x00101111</code></span></td><td><a href="/documentation/ddi0344/h/system-control-coprocessor/system-control-coprocessor-registers/c0--instruction-set-attributes-register-0?lang=en" title="3.2.15. c0, Instruction Set Attributes Register 0" class="document-topic c-anchor" document-topic-path="/ddi0344/h/system-control-coprocessor/system-control-coprocessor-registers/c0--instruction-set-attributes-register-0?lang=en"><em>c0, Instruction Set Attributes Register 0</em></a></td></tr><tr><td></td><td></td><td></td><td>1</td><td>Instruction Set Attribute 1</td><td>RO</td><td>RO</td><td><span><code class="hljs">0x12112111</code></span></td><td><a href="/documentation/ddi0344/h/system-control-coprocessor/system-control-coprocessor-registers/c0--instruction-set-attributes-register-1?lang=en" title="3.2.16. c0, Instruction Set Attributes Register 1" class="document-topic c-anchor" document-topic-path="/ddi0344/h/system-control-coprocessor/system-control-coprocessor-registers/c0--instruction-set-attributes-register-1?lang=en"><em>c0, Instruction Set Attributes Register 1</em></a></td></tr><tr><td></td><td></td><td></td><td>2</td><td>Instruction Set Attribute 2</td><td>RO</td><td>RO</td><td><span><code class="hljs">0x21232031</code></span></td><td><a href="/documentation/ddi0344/h/system-control-coprocessor/system-control-coprocessor-registers/c0--instruction-set-attributes-register-2?lang=en" title="3.2.17. c0, Instruction Set Attributes Register 2" class="document-topic c-anchor" document-topic-path="/ddi0344/h/system-control-coprocessor/system-control-coprocessor-registers/c0--instruction-set-attributes-register-2?lang=en"><em>c0, Instruction Set Attributes Register 2</em></a></td></tr><tr><td></td><td></td><td></td><td>3</td><td>Instruction Set Attribute 3</td><td>RO</td><td>RO</td><td><span><code class="hljs">0x11112131</code></span></td><td><a href="/documentation/ddi0344/h/system-control-coprocessor/system-control-coprocessor-registers/c0--instruction-set-attributes-register-3?lang=en" title="3.2.18. c0, Instruction Set Attributes Register 3" class="document-topic c-anchor" document-topic-path="/ddi0344/h/system-control-coprocessor/system-control-coprocessor-registers/c0--instruction-set-attributes-register-3?lang=en"><em>c0, Instruction Set Attributes Register 3</em></a></td></tr><tr><td></td><td></td><td></td><td>4</td><td>Instruction Set Attribute 4</td><td>RO</td><td>RO</td><td><span><code class="hljs">0x00011142</code></span></td><td><a href="/documentation/ddi0344/h/system-control-coprocessor/system-control-coprocessor-registers/c0--instruction-set-attributes-register-4?lang=en" title="3.2.19. c0, Instruction Set Attributes Register 4" class="document-topic c-anchor" document-topic-path="/ddi0344/h/system-control-coprocessor/system-control-coprocessor-registers/c0--instruction-set-attributes-register-4?lang=en"><em>c0, Instruction Set Attributes Register 4</em></a></td></tr><tr><td></td><td></td><td></td><td>5-7</td><td>Instruction Set Attribute 5-7</td><td>RO</td><td>RO</td><td><span><code class="hljs">0x00000000</code></span></td><td><a href="/documentation/ddi0344/h/system-control-coprocessor/system-control-coprocessor-registers/c0--instruction-set-attributes-registers-5-7?lang=en" title="3.2.20. c0, Instruction Set Attributes Registers 5-7" class="document-topic c-anchor" document-topic-path="/ddi0344/h/system-control-coprocessor/system-control-coprocessor-registers/c0--instruction-set-attributes-registers-5-7?lang=en"><em>c0, Instruction Set Attributes Registers 5-7</em></a></td></tr><tr><td></td><td></td><td>c3-c7</td><td>0-7</td><td>Reserved for Feature ID Registers</td><td>RO</td><td>RO</td><td><span><code class="hljs">0x00000000</code></span></td><td>-</td></tr><tr><td></td><td></td><td>c8-c15</td><td>0-7</td><td>Undefined</td><td>-</td><td>-</td><td>-</td><td>-</td></tr><tr><td></td><td>1</td><td rowspan="4">c0</td><td>0</td><td>Cache Size Identification</td><td>RO</td><td>RO</td><td>Unpredictable</td><td><a href="/documentation/ddi0344/h/system-control-coprocessor/system-control-coprocessor-registers/c0--cache-size-identification-registers?lang=en" title="3.2.23. c0, Cache Size Identification Registers" class="document-topic c-anchor" document-topic-path="/ddi0344/h/system-control-coprocessor/system-control-coprocessor-registers/c0--cache-size-identification-registers?lang=en"><em>c0, Cache Size Identification Registers</em></a></td></tr><tr><td></td><td></td><td>1</td><td>Cache Level ID</td><td>RO</td><td>RO</td><td><span><code class="hljs">0x0A000023</code></span> or <span><code class="hljs">0x0A000003</code></span></td><td><a href="/documentation/ddi0344/h/system-control-coprocessor/system-control-coprocessor-registers/c0--cache-level-id-register?lang=en" title="3.2.21. c0, Cache Level ID Register" class="document-topic c-anchor" document-topic-path="/ddi0344/h/system-control-coprocessor/system-control-coprocessor-registers/c0--cache-level-id-register?lang=en"><em>c0, Cache Level ID Register</em></a></td></tr><tr><td></td><td></td><td>2-6</td><td>Undefined</td><td>-</td><td>-</td><td>-</td><td>-</td></tr><tr><td></td><td></td><td>7</td><td>Silicon ID</td><td>RO</td><td>RO</td><td><sup>[<a href="#ftn.id7334953" id="id7334953" class="c-anchor">2</a>]</sup></td><td><a href="/documentation/ddi0344/h/system-control-coprocessor/system-control-coprocessor-registers/c0--silicon-id-register?lang=en" title="3.2.22. c0, Silicon ID Register" class="document-topic c-anchor" document-topic-path="/ddi0344/h/system-control-coprocessor/system-control-coprocessor-registers/c0--silicon-id-register?lang=en"><em>c0, Silicon ID Register</em></a></td></tr><tr><td></td><td></td><td>c1-c15</td><td>0-7</td><td>Undefined</td><td>-</td><td>-</td><td>-</td><td>-</td></tr><tr><td></td><td>2</td><td rowspan="2">c0</td><td>0</td><td>Cache Size Selection</td><td>R/W</td><td>R/W, B</td><td>Unpredictable</td><td><a href="/documentation/ddi0344/h/system-control-coprocessor/system-control-coprocessor-registers/c0--cache-size-selection-register?lang=en" title="3.2.24. c0, Cache Size Selection Register" class="document-topic c-anchor" document-topic-path="/ddi0344/h/system-control-coprocessor/system-control-coprocessor-registers/c0--cache-size-selection-register?lang=en"><em>c0, Cache Size Selection Register</em></a></td></tr><tr><td></td><td></td><td>1-7</td><td>Undefined</td><td>-</td><td>-</td><td>-</td><td>-</td></tr><tr><td></td><td></td><td>c1-c15</td><td>0-7</td><td>Undefined</td><td>-</td><td>-</td><td>-</td><td>-</td></tr><tr><td></td><td>3-7</td><td>c0-c15</td><td>0-7</td><td>Undefined</td><td>-</td><td>-</td><td>-</td><td>-</td></tr><tr><td>c1</td><td>0</td><td>c0</td><td>0</td><td>Control</td><td>R/W</td><td>R/W, B<sup>[<a href="#ftn.BGBDCEFJ" id="BGBDCEFJ" class="c-anchor">3</a>]</sup>, X</td><td><span><code class="hljs">0x00C50078</code></span><sup>[<a href="#ftn.id7335351" id="id7335351" class="c-anchor">4</a>]</sup></td><td><a href="/documentation/ddi0344/h/system-control-coprocessor/system-control-coprocessor-registers/c1--control-register?lang=en" title="3.2.25. c1, Control Register" class="document-topic c-anchor" document-topic-path="/ddi0344/h/system-control-coprocessor/system-control-coprocessor-registers/c1--control-register?lang=en"><em>c1, Control Register</em></a></td></tr><tr><td></td><td></td><td></td><td>1</td><td>Auxiliary Control</td><td>B</td><td>B</td><td><span><code class="hljs">0x00000002</code></span></td><td><a href="/documentation/ddi0344/h/system-control-coprocessor/system-control-coprocessor-registers/c1--auxiliary-control-register?lang=en" title="3.2.26. c1, Auxiliary Control Register" class="document-topic c-anchor" document-topic-path="/ddi0344/h/system-control-coprocessor/system-control-coprocessor-registers/c1--auxiliary-control-register?lang=en"><em>c1, Auxiliary Control Register</em></a></td></tr><tr><td></td><td></td><td></td><td>2</td><td>Coprocessor Access Control</td><td>R/W</td><td>R/W</td><td><span><code class="hljs">0x00000000</code></span></td><td><a href="/documentation/ddi0344/h/system-control-coprocessor/system-control-coprocessor-registers/c1--coprocessor-access-control-register?lang=en" title="3.2.27. c1, Coprocessor Access Control Register" class="document-topic c-anchor" document-topic-path="/ddi0344/h/system-control-coprocessor/system-control-coprocessor-registers/c1--coprocessor-access-control-register?lang=en"><em>c1, Coprocessor Access Control Register</em></a></td></tr><tr><td></td><td></td><td></td><td>3-7</td><td>Undefined</td><td>-</td><td>-</td><td>-</td><td>-</td></tr><tr><td></td><td></td><td>c1</td><td>0</td><td>Secure Configuration</td><td>NA</td><td>R/W</td><td><span><code class="hljs">0x00000000</code></span></td><td><a href="/documentation/ddi0344/h/system-control-coprocessor/system-control-coprocessor-registers/c1--secure-configuration-register?lang=en" title="3.2.28. c1, Secure Configuration Register" class="document-topic c-anchor" document-topic-path="/ddi0344/h/system-control-coprocessor/system-control-coprocessor-registers/c1--secure-configuration-register?lang=en"><em>c1, Secure Configuration Register</em></a></td></tr><tr><td></td><td></td><td></td><td>1</td><td>Secure Debug Enable</td><td>NA</td><td>R/W</td><td><span><code class="hljs">0x00000000</code></span></td><td><a href="/documentation/ddi0344/h/system-control-coprocessor/system-control-coprocessor-registers/c1--secure-debug-enable-register?lang=en" title="3.2.29. c1, Secure Debug Enable Register" class="document-topic c-anchor" document-topic-path="/ddi0344/h/system-control-coprocessor/system-control-coprocessor-registers/c1--secure-debug-enable-register?lang=en"><em>c1, Secure Debug Enable Register</em></a></td></tr><tr><td></td><td></td><td></td><td>2</td><td>Nonsecure Access Control</td><td>RO</td><td>R/W</td><td><span><code class="hljs">0x00000000</code></span></td><td><a href="/documentation/ddi0344/h/system-control-coprocessor/system-control-coprocessor-registers/c1--nonsecure-access-control-register?lang=en" title="3.2.30. c1, Nonsecure Access Control Register" class="document-topic c-anchor" document-topic-path="/ddi0344/h/system-control-coprocessor/system-control-coprocessor-registers/c1--nonsecure-access-control-register?lang=en"><em>c1, Nonsecure Access Control Register</em></a></td></tr><tr><td></td><td></td><td></td><td>3-7</td><td>Undefined</td><td>-</td><td>-</td><td>-</td><td>-</td></tr><tr><td></td><td></td><td>c2-c15</td><td>0-7</td><td>Undefined</td><td>-</td><td>-</td><td>-</td><td>-</td></tr><tr><td></td><td>1-7</td><td>c0-c15</td><td>0-7</td><td>Undefined</td><td>-</td><td>-</td><td>-</td><td>-</td></tr><tr><td>c2</td><td>0</td><td>c0</td><td>0</td><td>Translation Table Base 0</td><td>R/W</td><td>R/W, B, X</td><td>Unpredictable</td><td><a href="/documentation/ddi0344/h/system-control-coprocessor/system-control-coprocessor-registers/c2--translation-table-base-register-0?lang=en" title="3.2.31. c2, Translation Table Base Register 0" class="document-topic c-anchor" document-topic-path="/ddi0344/h/system-control-coprocessor/system-control-coprocessor-registers/c2--translation-table-base-register-0?lang=en"><em>c2, Translation Table Base Register 0</em></a></td></tr><tr><td></td><td></td><td></td><td>1</td><td>Translation Table Base 1</td><td>R/W</td><td>R/W, B</td><td>Unpredictable</td><td><a href="/documentation/ddi0344/h/system-control-coprocessor/system-control-coprocessor-registers/c2--translation-table-base-register-1?lang=en" title="3.2.32. c2, Translation Table Base Register 1" class="document-topic c-anchor" document-topic-path="/ddi0344/h/system-control-coprocessor/system-control-coprocessor-registers/c2--translation-table-base-register-1?lang=en"><em>c2, Translation Table Base Register 1</em></a></td></tr><tr><td></td><td></td><td></td><td>2</td><td>Translation Table Base Control</td><td>R/W</td><td>R/W, B, X</td><td>Unpredictable</td><td><a href="/documentation/ddi0344/h/system-control-coprocessor/system-control-coprocessor-registers/c2--translation-table-base-control-register?lang=en" title="3.2.33. c2, Translation Table Base Control Register" class="document-topic c-anchor" document-topic-path="/ddi0344/h/system-control-coprocessor/system-control-coprocessor-registers/c2--translation-table-base-control-register?lang=en"><em>c2, Translation Table Base Control Register</em></a></td></tr><tr><td></td><td></td><td></td><td>3-7</td><td>Undefined</td><td>-</td><td>-</td><td>-</td><td>-</td></tr><tr><td></td><td></td><td>c1-c15</td><td>0-7</td><td>Undefined</td><td>-</td><td>-</td><td>-</td><td>-</td></tr><tr><td></td><td>1-7</td><td>c0-c15</td><td>0-7</td><td>Undefined</td><td>-</td><td>-</td><td>-</td><td>-</td></tr><tr><td>c3</td><td>0</td><td>c0</td><td>0</td><td>Domain Access Control</td><td>R/W</td><td>R/W, B, X</td><td>Unpredictable</td><td><a href="/documentation/ddi0344/h/system-control-coprocessor/system-control-coprocessor-registers/c3--domain-access-control-register?lang=en" title="3.2.34. c3, Domain Access Control Register" class="document-topic c-anchor" document-topic-path="/ddi0344/h/system-control-coprocessor/system-control-coprocessor-registers/c3--domain-access-control-register?lang=en"><em>c3, Domain Access Control Register</em></a></td></tr><tr><td></td><td></td><td></td><td>1-7</td><td>Undefined</td><td>-</td><td>-</td><td>-</td><td>-</td></tr><tr><td></td><td></td><td>c1-c15</td><td>0-7</td><td>Undefined</td><td>-</td><td>-</td><td>-</td><td>-</td></tr><tr><td></td><td>1-7</td><td>c0-c15</td><td>0-7</td><td>Undefined</td><td>-</td><td>-</td><td>-</td><td>-</td></tr><tr><td>c4</td><td>0-7</td><td>c0-c15</td><td>0-7</td><td>Undefined</td><td>-</td><td>-</td><td>-</td><td>-</td></tr><tr><td>c5</td><td>0</td><td>c0</td><td>0</td><td>Data Fault Status</td><td>R/W</td><td>R/W, B</td><td>Unpredictable</td><td><a href="/documentation/ddi0344/h/system-control-coprocessor/system-control-coprocessor-registers/c5--data-fault-status-register?lang=en" title="3.2.35. c5, Data Fault Status Register" class="document-topic c-anchor" document-topic-path="/ddi0344/h/system-control-coprocessor/system-control-coprocessor-registers/c5--data-fault-status-register?lang=en"><em>c5, Data Fault Status Register</em></a></td></tr><tr><td></td><td></td><td></td><td>1</td><td>Instruction Fault Status</td><td>R/W</td><td>R/W, B</td><td>Unpredictable</td><td><a href="/documentation/ddi0344/h/system-control-coprocessor/system-control-coprocessor-registers/c5--instruction-fault-status-register?lang=en" title="3.2.36. c5, Instruction Fault Status Register" class="document-topic c-anchor" document-topic-path="/ddi0344/h/system-control-coprocessor/system-control-coprocessor-registers/c5--instruction-fault-status-register?lang=en"><em>c5, Instruction Fault Status Register</em></a></td></tr><tr><td></td><td></td><td></td><td>2-7</td><td>Undefined</td><td>-</td><td>-</td><td>-</td><td>-</td></tr><tr><td></td><td></td><td>c1</td><td>0</td><td>Data Auxiliary Fault Status</td><td>R/W</td><td>R/W, B</td><td>Unpredictable</td><td><a href="/documentation/ddi0344/h/system-control-coprocessor/system-control-coprocessor-registers/c5--auxiliary-fault-status-registers?lang=en" title="3.2.37. c5, Auxiliary Fault Status Registers" class="document-topic c-anchor" document-topic-path="/ddi0344/h/system-control-coprocessor/system-control-coprocessor-registers/c5--auxiliary-fault-status-registers?lang=en"><em>c5, Auxiliary Fault Status Registers</em></a></td></tr><tr><td></td><td></td><td></td><td>1</td><td>Instruction Auxiliary Fault Status</td><td>R/W</td><td>R/W, B</td><td>Unpredictable</td><td><a href="https://developer.arm.com/documentation/ddi0344/h/system-control-coprocessor/system-control-coprocessor-registers/c5--auxiliary-fault-status-registers?lang=en" title="3.2.37. c5, Auxiliary Fault Status Registers" class="document-topic c-anchor" document-topic-path="/ddi0344/h/system-control-coprocessor/system-control-coprocessor-registers/c5--auxiliary-fault-status-registers?lang=en"><em>c5, Auxiliary Fault Status Registers</em></a></td></tr><tr><td></td><td></td><td>c1</td><td>2-7</td><td>Undefined</td><td>-</td><td>-</td><td>-</td><td>-</td></tr><tr><td></td><td></td><td>c2-c15</td><td>0-7</td><td>Undefined</td><td>-</td><td>-</td><td>-</td><td>-</td></tr><tr><td></td><td>1-7</td><td>c0-c15</td><td>0-7</td><td>Undefined</td><td>-</td><td>-</td><td>-</td><td>-</td></tr><tr><td>c6</td><td>0</td><td>c0</td><td>0</td><td>Data Fault Address</td><td>R/W</td><td>R/W, B</td><td>Unpredictable</td><td><a href="/documentation/ddi0344/h/system-control-coprocessor/system-control-coprocessor-registers/c6--data-fault-address-register?lang=en" title="3.2.38. c6, Data Fault Address Register" class="document-topic c-anchor" document-topic-path="/ddi0344/h/system-control-coprocessor/system-control-coprocessor-registers/c6--data-fault-address-register?lang=en"><em>c6, Data Fault Address Register</em></a></td></tr><tr><td></td><td></td><td></td><td>1</td><td>Undefined</td><td>-</td><td>-</td><td>-</td><td>-</td></tr><tr><td></td><td></td><td></td><td>2</td><td>Instruction Fault Address</td><td>R/W</td><td>R/W, B</td><td>Unpredictable</td><td><a href="/documentation/ddi0344/h/system-control-coprocessor/system-control-coprocessor-registers/c6--instruction-fault-address-register?lang=en" title="3.2.39. c6, Instruction Fault Address Register" class="document-topic c-anchor" document-topic-path="/ddi0344/h/system-control-coprocessor/system-control-coprocessor-registers/c6--instruction-fault-address-register?lang=en"><em>c6, Instruction Fault Address Register</em></a></td></tr><tr><td></td><td></td><td></td><td>3-7</td><td>Undefined</td><td>-</td><td>-</td><td>-</td><td>-</td></tr><tr><td></td><td></td><td>c1-c15</td><td>0-7</td><td>Undefined</td><td>-</td><td>-</td><td>-</td><td>-</td></tr><tr><td></td><td>1-7</td><td>c0-c15</td><td>0-7</td><td>Undefined</td><td>-</td><td>-</td><td>-</td><td>-</td></tr><tr><td>c7</td><td>0</td><td>c0</td><td>0-3</td><td>Undefined</td><td>-</td><td>-</td><td>-</td><td>-</td></tr><tr><td></td><td></td><td></td><td>4</td><td>NOP (WFI)</td><td>WO</td><td>WO</td><td>-</td><td><a href="/documentation/ddi0344/h/system-control-coprocessor/about-the-system-control-coprocessor?lang=en" title="3.1. About the system control coprocessor" class="document-topic c-anchor" document-topic-path="/ddi0344/h/system-control-coprocessor/about-the-system-control-coprocessor?lang=en"><em>About the system control coprocessor</em></a></td></tr><tr><td></td><td></td><td></td><td>5-7</td><td>Undefined</td><td>-</td><td>-</td><td>-</td><td>-</td></tr><tr><td></td><td></td><td>c1-c3</td><td>0-7</td><td>Undefined</td><td>-</td><td>-</td><td>-</td><td>-</td></tr><tr><td></td><td></td><td>c4</td><td>0</td><td>Physical Address</td><td>R/W</td><td>R/W, B</td><td><span><code class="hljs">0x00000000</code></span></td><td><a href="/documentation/ddi0344/h/system-control-coprocessor/system-control-coprocessor-registers/c7--cache-operations?lang=en" title="PA Register" class="document-topic c-anchor" document-topic-path="/ddi0344/h/system-control-coprocessor/system-control-coprocessor-registers/c7--cache-operations?lang=en"><em>PA Register</em></a></td></tr><tr><td></td><td></td><td></td><td>1-7</td><td>Undefined</td><td>-</td><td>-</td><td>-</td><td>-</td></tr><tr><td></td><td></td><td>c5</td><td>0</td><td>Invalidate all instruction caches to point of unification</td><td>WO</td><td>WO</td><td>-</td><td><a href="/documentation/ddi0344/h/system-control-coprocessor/system-control-coprocessor-registers/c7--cache-operations?lang=en" title="3.2.40. c7, Cache operations" class="document-topic c-anchor" document-topic-path="/ddi0344/h/system-control-coprocessor/system-control-coprocessor-registers/c7--cache-operations?lang=en"><em>c7, Cache operations</em></a></td></tr><tr><td></td><td></td><td></td><td>1</td><td>Invalidate instruction cache line to point of unification</td><td>WO</td><td>WO</td><td>-</td><td><a href="https://developer.arm.com/documentation/ddi0344/h/system-control-coprocessor/system-control-coprocessor-registers/c7--cache-operations?lang=en" title="3.2.40. c7, Cache operations" class="document-topic c-anchor" document-topic-path="/ddi0344/h/system-control-coprocessor/system-control-coprocessor-registers/c7--cache-operations?lang=en"><em>c7, Cache operations</em></a></td></tr><tr><td></td><td></td><td></td><td>2-3</td><td>Undefined</td><td>-</td><td>-</td><td>-</td><td>-</td></tr><tr><td></td><td></td><td></td><td>4</td><td>Flush Prefetch Buffer</td><td><strong>WO</strong></td><td><strong>WO</strong></td><td>-</td><td><a href="https://developer.arm.com/documentation/ddi0344/h/system-control-coprocessor/system-control-coprocessor-registers/c7--cache-operations?lang=en" title="3.2.40. c7, Cache operations" class="document-topic c-anchor" document-topic-path="/ddi0344/h/system-control-coprocessor/system-control-coprocessor-registers/c7--cache-operations?lang=en"><em>c7, Cache operations</em></a></td></tr><tr><td></td><td></td><td></td><td>5</td><td>Undefined</td><td>-</td><td>-</td><td>-</td><td>-</td></tr><tr><td></td><td></td><td></td><td>6</td><td>NOP (Invalidate entire branch predictor array)</td><td>WO</td><td>WO</td><td>-</td><td><a href="https://developer.arm.com/documentation/ddi0344/h/system-control-coprocessor/about-the-system-control-coprocessor?lang=en" title="3.1. About the system control coprocessor" class="document-topic c-anchor" document-topic-path="/ddi0344/h/system-control-coprocessor/about-the-system-control-coprocessor?lang=en"><em>About the system control coprocessor</em></a></td></tr><tr><td></td><td></td><td></td><td>7</td><td>NOP (Invalidate branch predictor array line by MVA)</td><td>WO</td><td>WO</td><td>-</td><td><a href="https://developer.arm.com/documentation/ddi0344/h/system-control-coprocessor/about-the-system-control-coprocessor?lang=en" title="3.1. About the system control coprocessor" class="document-topic c-anchor" document-topic-path="/ddi0344/h/system-control-coprocessor/about-the-system-control-coprocessor?lang=en"><em>About the system control coprocessor</em></a></td></tr><tr><td></td><td></td><td>c6</td><td>0</td><td>Undefined</td><td>-</td><td>-</td><td>-</td><td>-</td></tr><tr><td></td><td></td><td></td><td>1</td><td>Invalidate data cache line to point of coherency by MVA</td><td>WO</td><td>WO</td><td>-</td><td><a href="https://developer.arm.com/documentation/ddi0344/h/system-control-coprocessor/system-control-coprocessor-registers/c7--cache-operations?lang=en" title="3.2.40. c7, Cache operations" class="document-topic c-anchor" document-topic-path="/ddi0344/h/system-control-coprocessor/system-control-coprocessor-registers/c7--cache-operations?lang=en"><em>c7, Cache operations</em></a></td></tr><tr><td></td><td></td><td></td><td>2</td><td>Invalidate data cache line by set and way</td><td>WO</td><td>WO</td><td>-</td><td><a href="https://developer.arm.com/documentation/ddi0344/h/system-control-coprocessor/system-control-coprocessor-registers/c7--cache-operations?lang=en" title="3.2.40. c7, Cache operations" class="document-topic c-anchor" document-topic-path="/ddi0344/h/system-control-coprocessor/system-control-coprocessor-registers/c7--cache-operations?lang=en"><em>c7, Cache operations</em></a></td></tr><tr><td></td><td></td><td></td><td>3-7</td><td>Undefined</td><td>-</td><td>-</td><td>-</td><td>-</td></tr><tr><td></td><td></td><td>c7</td><td>0-7</td><td>Undefined</td><td>-</td><td>-</td><td>-</td><td>-</td></tr><tr><td></td><td></td><td>c8</td><td>0-3</td><td>VA to PA translation in the current state</td><td>WO</td><td>WO</td><td>-</td><td><a href="/documentation/ddi0344/h/system-control-coprocessor/system-control-coprocessor-registers/c7--cache-operations?lang=en" title="VA to PA translation in the current Secure or Nonsecure state" class="document-topic c-anchor" document-topic-path="/ddi0344/h/system-control-coprocessor/system-control-coprocessor-registers/c7--cache-operations?lang=en"><em> VA to PA translation in the current Secure or Nonsecure state</em></a></td></tr><tr><td></td><td></td><td></td><td>4-7</td><td>VA to PA translation in the other state</td><td>NA</td><td>WO</td><td>-</td><td><a href="/documentation/ddi0344/h/system-control-coprocessor/system-control-coprocessor-registers/c7--cache-operations?lang=en" title="VA to PA translation in the other Secure or Nonsecure state" class="document-topic c-anchor" document-topic-path="/ddi0344/h/system-control-coprocessor/system-control-coprocessor-registers/c7--cache-operations?lang=en"><em>VA to PA translation in the other Secure or Nonsecure state</em></a></td></tr><tr><td></td><td></td><td>c9</td><td>0-7</td><td>Undefined</td><td>-</td><td>-</td><td>-</td><td>-</td></tr><tr><td></td><td></td><td>c10</td><td>0</td><td>Undefined</td><td>-</td><td>-</td><td>-</td><td>-</td></tr><tr><td></td><td></td><td></td><td>1</td><td>Clean data cache line to point of coherency by MVA</td><td>WO</td><td>WO</td><td>-</td><td><a href="https://developer.arm.com/documentation/ddi0344/h/system-control-coprocessor/system-control-coprocessor-registers/c7--cache-operations?lang=en" title="3.2.40. c7, Cache operations" class="document-topic c-anchor" document-topic-path="/ddi0344/h/system-control-coprocessor/system-control-coprocessor-registers/c7--cache-operations?lang=en"><em>c7, Cache operations</em></a></td></tr><tr><td></td><td></td><td></td><td>2</td><td>Clean data cache line by set and way</td><td>WO</td><td>WO</td><td>-</td><td><a href="https://developer.arm.com/documentation/ddi0344/h/system-control-coprocessor/system-control-coprocessor-registers/c7--cache-operations?lang=en" title="3.2.40. c7, Cache operations" class="document-topic c-anchor" document-topic-path="/ddi0344/h/system-control-coprocessor/system-control-coprocessor-registers/c7--cache-operations?lang=en"><em>c7, Cache operations</em></a></td></tr><tr><td></td><td></td><td></td><td>3</td><td>Undefined</td><td>-</td><td>-</td><td>-</td><td>-</td></tr><tr><td></td><td></td><td></td><td>4</td><td>Data Synchronization Barrier</td><td><strong>WO</strong></td><td><strong>WO</strong></td><td>-</td><td><a href="/documentation/ddi0344/h/system-control-coprocessor/system-control-coprocessor-registers/c7--cache-operations?lang=en" title="Data synchronization barrier operation" class="document-topic c-anchor" document-topic-path="/ddi0344/h/system-control-coprocessor/system-control-coprocessor-registers/c7--cache-operations?lang=en"><em>Data synchronization barrier operation</em></a></td></tr><tr><td></td><td></td><td></td><td>5</td><td>Data Memory Barrier</td><td><strong>WO</strong></td><td><strong>WO</strong></td><td>-</td><td><a href="/documentation/ddi0344/h/system-control-coprocessor/system-control-coprocessor-registers/c7--cache-operations?lang=en" title="Data memory barrier operation" class="document-topic c-anchor" document-topic-path="/ddi0344/h/system-control-coprocessor/system-control-coprocessor-registers/c7--cache-operations?lang=en"><em>Data memory barrier operation</em></a></td></tr><tr><td></td><td></td><td></td><td>6-7</td><td>Undefined</td><td>-</td><td>-</td><td>-</td><td>-</td></tr><tr><td></td><td></td><td>c11</td><td>0</td><td>Undefined</td><td>-</td><td>-</td><td>-</td><td>-</td></tr><tr><td></td><td></td><td></td><td>1</td><td>Clean data cache line to point of unification by MVA</td><td>WO</td><td>WO</td><td>-</td><td><a href="https://developer.arm.com/documentation/ddi0344/h/system-control-coprocessor/system-control-coprocessor-registers/c7--cache-operations?lang=en" title="3.2.40. c7, Cache operations" class="document-topic c-anchor" document-topic-path="/ddi0344/h/system-control-coprocessor/system-control-coprocessor-registers/c7--cache-operations?lang=en"><em>c7, Cache operations</em></a></td></tr><tr><td></td><td></td><td></td><td>2-7</td><td>Undefined</td><td>-</td><td>-</td><td>-</td><td>-</td></tr><tr><td></td><td></td><td>c12-c13</td><td>0-7</td><td>Undefined</td><td>-</td><td>-</td><td>-</td><td>-</td></tr><tr><td></td><td></td><td>c14</td><td>0</td><td>Undefined</td><td>-</td><td>-</td><td>-</td><td>-</td></tr><tr><td></td><td></td><td></td><td>1</td><td>Clean and invalidate data cache line to point of coherency by MVA</td><td>WO</td><td>WO</td><td>-</td><td><a href="https://developer.arm.com/documentation/ddi0344/h/system-control-coprocessor/system-control-coprocessor-registers/c7--cache-operations?lang=en" title="3.2.40. c7, Cache operations" class="document-topic c-anchor" document-topic-path="/ddi0344/h/system-control-coprocessor/system-control-coprocessor-registers/c7--cache-operations?lang=en"><em>c7, Cache operations</em></a></td></tr><tr><td></td><td></td><td></td><td>2</td><td>Clean and invalidate data cache line by set and way</td><td>WO</td><td>WO</td><td>-</td><td><a href="https://developer.arm.com/documentation/ddi0344/h/system-control-coprocessor/system-control-coprocessor-registers/c7--cache-operations?lang=en" title="3.2.40. c7, Cache operations" class="document-topic c-anchor" document-topic-path="/ddi0344/h/system-control-coprocessor/system-control-coprocessor-registers/c7--cache-operations?lang=en"><em>c7, Cache operations</em></a></td></tr><tr><td></td><td></td><td></td><td>3-7</td><td>Undefined</td><td>-</td><td>-</td><td>-</td><td>-</td></tr><tr><td></td><td></td><td>c15</td><td>0-7</td><td>Undefined</td><td>-</td><td>-</td><td>-</td><td>-</td></tr><tr><td></td><td>1-7</td><td>c0-c15</td><td>0-7</td><td>Undefined</td><td>-</td><td>-</td><td>-</td><td>-</td></tr><tr><td>c8</td><td>0</td><td>c0-c4</td><td>0-7</td><td>Undefined</td><td>-</td><td>-</td><td>-</td><td>-</td></tr><tr><td></td><td></td><td>c5</td><td>0</td><td>Invalidate Instruction TLB unlocked entries</td><td>WO</td><td>WO, B</td><td>-</td><td><a href="/documentation/ddi0344/h/system-control-coprocessor/system-control-coprocessor-registers/c8--tlb-operations?lang=en" title="3.2.41. c8, TLB operations" class="document-topic c-anchor" document-topic-path="/ddi0344/h/system-control-coprocessor/system-control-coprocessor-registers/c8--tlb-operations?lang=en"><em>c8, TLB operations</em></a></td></tr><tr><td></td><td></td><td></td><td>1</td><td>Invalidate Instruction TLB entry by MVA</td><td>WO</td><td>WO, B</td><td>-</td><td><a href="https://developer.arm.com/documentation/ddi0344/h/system-control-coprocessor/system-control-coprocessor-registers/c8--tlb-operations?lang=en" title="3.2.41. c8, TLB operations" class="document-topic c-anchor" document-topic-path="/ddi0344/h/system-control-coprocessor/system-control-coprocessor-registers/c8--tlb-operations?lang=en"><em>c8, TLB operations</em></a></td></tr><tr><td></td><td></td><td></td><td>2</td><td>Invalidate Instruction TLB entry on ASID match</td><td>WO</td><td>WO, B</td><td>-</td><td><a href="https://developer.arm.com/documentation/ddi0344/h/system-control-coprocessor/system-control-coprocessor-registers/c8--tlb-operations?lang=en" title="3.2.41. c8, TLB operations" class="document-topic c-anchor" document-topic-path="/ddi0344/h/system-control-coprocessor/system-control-coprocessor-registers/c8--tlb-operations?lang=en"><em>c8, TLB operations</em></a></td></tr><tr><td></td><td></td><td></td><td>3-7</td><td>Undefined</td><td>-</td><td>-</td><td>-</td><td>-</td></tr><tr><td></td><td></td><td>c6</td><td>0</td><td>Invalidate Data TLB unlocked entries</td><td>WO</td><td>WO, B</td><td>-</td><td><a href="https://developer.arm.com/documentation/ddi0344/h/system-control-coprocessor/system-control-coprocessor-registers/c8--tlb-operations?lang=en" title="3.2.41. c8, TLB operations" class="document-topic c-anchor" document-topic-path="/ddi0344/h/system-control-coprocessor/system-control-coprocessor-registers/c8--tlb-operations?lang=en"><em>c8, TLB operations</em></a></td></tr><tr><td></td><td></td><td></td><td>1</td><td>Invalidate Data TLB entry by MVA</td><td>WO</td><td>WO, B</td><td>-</td><td><a href="https://developer.arm.com/documentation/ddi0344/h/system-control-coprocessor/system-control-coprocessor-registers/c8--tlb-operations?lang=en" title="3.2.41. c8, TLB operations" class="document-topic c-anchor" document-topic-path="/ddi0344/h/system-control-coprocessor/system-control-coprocessor-registers/c8--tlb-operations?lang=en"><em>c8, TLB operations</em></a></td></tr><tr><td></td><td></td><td></td><td>2</td><td>Invalidate Data TLB entry on ASID match</td><td>WO</td><td>WO, B</td><td>-</td><td><a href="https://developer.arm.com/documentation/ddi0344/h/system-control-coprocessor/system-control-coprocessor-registers/c8--tlb-operations?lang=en" title="3.2.41. c8, TLB operations" class="document-topic c-anchor" document-topic-path="/ddi0344/h/system-control-coprocessor/system-control-coprocessor-registers/c8--tlb-operations?lang=en"><em>c8, TLB operations</em></a></td></tr><tr><td></td><td></td><td></td><td>3-7</td><td>Undefined</td><td>-</td><td>-</td><td>-</td><td>-</td></tr><tr><td></td><td></td><td>c7</td><td>0</td><td>Invalidate unified TLB unlocked entries</td><td>WO</td><td>WO, B</td><td>-</td><td><a href="https://developer.arm.com/documentation/ddi0344/h/system-control-coprocessor/system-control-coprocessor-registers/c8--tlb-operations?lang=en" title="3.2.41. c8, TLB operations" class="document-topic c-anchor" document-topic-path="/ddi0344/h/system-control-coprocessor/system-control-coprocessor-registers/c8--tlb-operations?lang=en"><em>c8, TLB operations</em></a></td></tr><tr><td></td><td></td><td></td><td>1</td><td>Invalidate unified TLB entry by MVA</td><td>WO</td><td>WO, B</td><td>-</td><td><a href="https://developer.arm.com/documentation/ddi0344/h/system-control-coprocessor/system-control-coprocessor-registers/c8--tlb-operations?lang=en" title="3.2.41. c8, TLB operations" class="document-topic c-anchor" document-topic-path="/ddi0344/h/system-control-coprocessor/system-control-coprocessor-registers/c8--tlb-operations?lang=en"><em>c8, TLB operations</em></a></td></tr><tr><td></td><td></td><td></td><td>2</td><td>Invalidate unified TLB entry on ASID match</td><td>WO</td><td>WO, B</td><td>-</td><td><a href="https://developer.arm.com/documentation/ddi0344/h/system-control-coprocessor/system-control-coprocessor-registers/c8--tlb-operations?lang=en" title="3.2.41. c8, TLB operations" class="document-topic c-anchor" document-topic-path="/ddi0344/h/system-control-coprocessor/system-control-coprocessor-registers/c8--tlb-operations?lang=en"><em>c8, TLB operations</em></a></td></tr><tr><td></td><td></td><td></td><td>3-7</td><td>Undefined</td><td>-</td><td>-</td><td>-</td><td>-</td></tr><tr><td></td><td></td><td>c8-c15</td><td>0-7</td><td>Undefined</td><td>-</td><td>-</td><td>-</td><td>-</td></tr><tr><td></td><td>1-7</td><td>c0-c15</td><td>0-7</td><td>Undefined</td><td>-</td><td>-</td><td>-</td><td>-</td></tr><tr><td>c9</td><td>0</td><td>c0-c11</td><td>0-7</td><td>Undefined</td><td>-</td><td>-</td><td>-</td><td>-</td></tr><tr><td></td><td></td><td>c12</td><td>0</td><td>Performance Monitor Control</td><td>R/W, X</td><td>R/W, X</td><td><span><code class="hljs">0x41002000</code></span></td><td><a href="/documentation/ddi0344/h/system-control-coprocessor/system-control-coprocessor-registers/c9--performance-monitor-control-register?lang=en" title="3.2.42. c9, Performance Monitor Control Register" class="document-topic c-anchor" document-topic-path="/ddi0344/h/system-control-coprocessor/system-control-coprocessor-registers/c9--performance-monitor-control-register?lang=en"><em>c9, Performance Monitor Control Register</em></a></td></tr><tr><td></td><td></td><td></td><td>1</td><td>Count Enable Set</td><td>R/W, X</td><td>R/W, X</td><td><span><code class="hljs">0x00000000</code></span></td><td><a href="/documentation/ddi0344/h/system-control-coprocessor/system-control-coprocessor-registers/c9--count-enable-set-register?lang=en" title="3.2.43. c9, Count Enable Set Register" class="document-topic c-anchor" document-topic-path="/ddi0344/h/system-control-coprocessor/system-control-coprocessor-registers/c9--count-enable-set-register?lang=en"><em>c9, Count Enable Set Register</em></a></td></tr><tr><td></td><td></td><td></td><td>2</td><td>Count Enable Clear</td><td>R/W, X</td><td>R/W, X</td><td><span><code class="hljs">0x00000000</code></span></td><td><a href="/documentation/ddi0344/h/system-control-coprocessor/system-control-coprocessor-registers/c9--count-enable-clear-register?lang=en" title="3.2.44. c9, Count Enable Clear Register" class="document-topic c-anchor" document-topic-path="/ddi0344/h/system-control-coprocessor/system-control-coprocessor-registers/c9--count-enable-clear-register?lang=en"><em>c9, Count Enable Clear Register</em></a></td></tr><tr><td></td><td></td><td></td><td>3</td><td>Overflow Flag Status</td><td>R/W, X</td><td>R/W, X</td><td><span><code class="hljs">0x00000000</code></span></td><td><a href="/documentation/ddi0344/h/system-control-coprocessor/system-control-coprocessor-registers/c9--overflow-flag-status-register?lang=en" title="3.2.45. c9, Overflow Flag Status Register" class="document-topic c-anchor" document-topic-path="/ddi0344/h/system-control-coprocessor/system-control-coprocessor-registers/c9--overflow-flag-status-register?lang=en"><em>c9, Overflow Flag Status Register</em></a></td></tr><tr><td></td><td></td><td></td><td>4</td><td>Software Increment</td><td>R/W, X</td><td>R/W, X</td><td><span><code class="hljs">0x00000000</code></span></td><td><a href="/documentation/ddi0344/h/system-control-coprocessor/system-control-coprocessor-registers/c9--software-increment-register?lang=en" title="3.2.46. c9, Software Increment Register" class="document-topic c-anchor" document-topic-path="/ddi0344/h/system-control-coprocessor/system-control-coprocessor-registers/c9--software-increment-register?lang=en"><em>c9, Software Increment Register</em></a></td></tr><tr><td></td><td></td><td></td><td>5</td><td>Performance Counter Selection</td><td>R/W, X</td><td>R/W, X</td><td>Unpredictable</td><td><a href="/documentation/ddi0344/h/system-control-coprocessor/system-control-coprocessor-registers/c9--performance-counter-selection-register?lang=en" title="3.2.47. c9, Performance Counter Selection Register" class="document-topic c-anchor" document-topic-path="/ddi0344/h/system-control-coprocessor/system-control-coprocessor-registers/c9--performance-counter-selection-register?lang=en"><em>c9, Performance Counter Selection Register</em></a></td></tr><tr><td></td><td></td><td></td><td>6-7</td><td>Undefined</td><td>-</td><td>-</td><td>-</td><td>-</td></tr><tr><td></td><td></td><td>c13</td><td>0</td><td>Cycle Count</td><td>R/W, X</td><td>R/W, X</td><td><span><code class="hljs">0x00000000</code></span></td><td><a href="/documentation/ddi0344/h/system-control-coprocessor/system-control-coprocessor-registers/c9--cycle-count-register?lang=en" title="3.2.48. c9, Cycle Count Register" class="document-topic c-anchor" document-topic-path="/ddi0344/h/system-control-coprocessor/system-control-coprocessor-registers/c9--cycle-count-register?lang=en"><em>c9, Cycle Count Register</em></a></td></tr><tr><td></td><td></td><td></td><td>1</td><td>Event Selection</td><td>R/W, X</td><td>R/W, X</td><td>Unpredictable</td><td><a href="/documentation/ddi0344/h/system-control-coprocessor/system-control-coprocessor-registers/c9--event-selection-register?lang=en" title="3.2.49. c9, Event Selection Register" class="document-topic c-anchor" document-topic-path="/ddi0344/h/system-control-coprocessor/system-control-coprocessor-registers/c9--event-selection-register?lang=en"><em>c9, Event Selection Register</em></a></td></tr><tr><td></td><td></td><td></td><td>2</td><td>Performance Monitor Count</td><td>R/W, X</td><td>R/W, X</td><td><span><code class="hljs">0x00000000</code></span></td><td><a href="/documentation/ddi0344/h/system-control-coprocessor/system-control-coprocessor-registers/c9--performance-monitor-count-registers?lang=en" title="3.2.50. c9, Performance Monitor Count Registers" class="document-topic c-anchor" document-topic-path="/ddi0344/h/system-control-coprocessor/system-control-coprocessor-registers/c9--performance-monitor-count-registers?lang=en"><em>c9, Performance Monitor Count Registers</em></a></td></tr><tr><td></td><td></td><td></td><td>3-7</td><td>Undefined</td><td>-</td><td>-</td><td>-</td><td>-</td></tr><tr><td></td><td></td><td>c14</td><td>0</td><td>User Enable</td><td>R/W</td><td>R/W</td><td><span><code class="hljs">0x00000000</code></span></td><td><a href="/documentation/ddi0344/h/system-control-coprocessor/system-control-coprocessor-registers/c9--user-enable-register?lang=en" title="3.2.51. c9, User Enable Register" class="document-topic c-anchor" document-topic-path="/ddi0344/h/system-control-coprocessor/system-control-coprocessor-registers/c9--user-enable-register?lang=en"><em>c9, User Enable Register</em></a></td></tr><tr><td></td><td></td><td></td><td>1</td><td>Interrupt Enable Set</td><td>R/W</td><td>R/W</td><td><span><code class="hljs">0x00000000</code></span></td><td><a href="/documentation/ddi0344/h/system-control-coprocessor/system-control-coprocessor-registers/c9--interrupt-enable-set-register?lang=en" title="3.2.52. c9, Interrupt Enable Set Register" class="document-topic c-anchor" document-topic-path="/ddi0344/h/system-control-coprocessor/system-control-coprocessor-registers/c9--interrupt-enable-set-register?lang=en"><em>c9, Interrupt Enable Set Register</em></a></td></tr><tr><td></td><td></td><td></td><td>2</td><td>Interrupt Enable Clear</td><td>R/W</td><td>R/W</td><td><span><code class="hljs">0x00000000</code></span></td><td><a href="/documentation/ddi0344/h/system-control-coprocessor/system-control-coprocessor-registers/c9--interrupt-enable-clear-register?lang=en" title="3.2.53. c9, Interrupt Enable Clear Register" class="document-topic c-anchor" document-topic-path="/ddi0344/h/system-control-coprocessor/system-control-coprocessor-registers/c9--interrupt-enable-clear-register?lang=en"><em>c9, Interrupt Enable Clear Register</em></a></td></tr><tr><td></td><td></td><td></td><td>3-7</td><td>Undefined</td><td>-</td><td>-</td><td>-</td><td>-</td></tr><tr><td></td><td></td><td>c15</td><td>0-7</td><td>Undefined</td><td>-</td><td>-</td><td>-</td><td>-</td></tr><tr><td></td><td>1</td><td>c0</td><td>0</td><td>L2 Cache Lockdown</td><td>R/W</td><td>R/W</td><td><span><code class="hljs">0x00000000</code></span></td><td><a href="/documentation/ddi0344/h/system-control-coprocessor/system-control-coprocessor-registers/c9--l2-cache-lockdown-register?lang=en" title="3.2.54. c9, L2 Cache Lockdown Register" class="document-topic c-anchor" document-topic-path="/ddi0344/h/system-control-coprocessor/system-control-coprocessor-registers/c9--l2-cache-lockdown-register?lang=en"><em>c9, L2 Cache Lockdown Register</em></a></td></tr><tr><td></td><td></td><td></td><td>1</td><td>Undefined</td><td>-</td><td>-</td><td>-</td><td>-</td></tr><tr><td></td><td></td><td></td><td>2</td><td>L2 Cache Auxiliary Control</td><td>RO</td><td>R/W</td><td><span><code class="hljs">0x00000042</code></span></td><td><a href="/documentation/ddi0344/h/system-control-coprocessor/system-control-coprocessor-registers/c9--l2-cache-auxiliary-control-register?lang=en" title="3.2.55. c9, L2 Cache Auxiliary Control Register" class="document-topic c-anchor" document-topic-path="/ddi0344/h/system-control-coprocessor/system-control-coprocessor-registers/c9--l2-cache-auxiliary-control-register?lang=en"><em>c9, L2 Cache Auxiliary Control Register</em></a></td></tr><tr><td></td><td></td><td></td><td>3-7</td><td>Undefined</td><td>-</td><td>-</td><td>-</td><td>-</td></tr><tr><td></td><td></td><td>c1-c15</td><td>0-7</td><td>Undefined</td><td>-</td><td>-</td><td>-</td><td>-</td></tr><tr><td></td><td>2-7</td><td>c0-c15</td><td>0-7</td><td>Undefined</td><td>-</td><td>-</td><td>-</td><td>-</td></tr><tr><td>c10</td><td>0</td><td>c0</td><td>0</td><td>Data TLB Lockdown Register</td><td>R/W</td><td>R/W</td><td><span><code class="hljs">0x00000000</code></span></td><td><a href="/documentation/ddi0344/h/system-control-coprocessor/system-control-coprocessor-registers/c10--tlb-lockdown-registers?lang=en" title="3.2.56. c10, TLB Lockdown Registers" class="document-topic c-anchor" document-topic-path="/ddi0344/h/system-control-coprocessor/system-control-coprocessor-registers/c10--tlb-lockdown-registers?lang=en"><em>c10, TLB Lockdown Registers</em></a></td></tr><tr><td></td><td></td><td></td><td>1</td><td>Instruction TLB Lockdown Register</td><td>R/W</td><td>R/W</td><td><span><code class="hljs">0x00000000</code></span></td><td><a href="https://developer.arm.com/documentation/ddi0344/h/system-control-coprocessor/system-control-coprocessor-registers/c10--tlb-lockdown-registers?lang=en" title="3.2.56. c10, TLB Lockdown Registers" class="document-topic c-anchor" document-topic-path="/ddi0344/h/system-control-coprocessor/system-control-coprocessor-registers/c10--tlb-lockdown-registers?lang=en"><em>c10, TLB Lockdown Registers</em></a></td></tr><tr><td></td><td></td><td></td><td>2-7</td><td>Undefined</td><td>-</td><td>-</td><td>-</td><td>-</td></tr><tr><td></td><td></td><td>c1</td><td>0</td><td>Data TLB Preload</td><td>WO</td><td>WO</td><td>-</td><td><a href="/documentation/ddi0344/h/system-control-coprocessor/system-control-coprocessor-registers/c10--tlb-preload-operation?lang=en" title="3.2.57. c10, TLB preload operation" class="document-topic c-anchor" document-topic-path="/ddi0344/h/system-control-coprocessor/system-control-coprocessor-registers/c10--tlb-preload-operation?lang=en"><em>c10, TLB preload operation</em></a></td></tr><tr><td></td><td></td><td></td><td>1</td><td>Instruction TLB Preload</td><td>WO</td><td>WO</td><td>-</td><td><a href="https://developer.arm.com/documentation/ddi0344/h/system-control-coprocessor/system-control-coprocessor-registers/c10--tlb-preload-operation?lang=en" title="3.2.57. c10, TLB preload operation" class="document-topic c-anchor" document-topic-path="/ddi0344/h/system-control-coprocessor/system-control-coprocessor-registers/c10--tlb-preload-operation?lang=en"><em>c10, TLB preload operation</em></a></td></tr><tr><td></td><td></td><td></td><td>2-7</td><td>Undefined</td><td>-</td><td>-</td><td>-</td><td>-</td></tr><tr><td></td><td></td><td>c2</td><td>0</td><td>Primary Region Remap Register</td><td>R/W</td><td>R/W, B, X</td><td><span><code class="hljs">0x00098AA4</code></span></td><td><a href="/documentation/ddi0344/h/system-control-coprocessor/system-control-coprocessor-registers/c10--memory-region-remap-registers?lang=en" title="3.2.58. c10, Memory Region Remap Registers" class="document-topic c-anchor" document-topic-path="/ddi0344/h/system-control-coprocessor/system-control-coprocessor-registers/c10--memory-region-remap-registers?lang=en"><em>c10, Memory Region Remap Registers</em></a></td></tr><tr><td></td><td></td><td></td><td>1</td><td>Normal Memory Remap Register</td><td>R/W</td><td>R/W, B, X</td><td><span><code class="hljs">0x44E048E0</code></span></td><td><a href="https://developer.arm.com/documentation/ddi0344/h/system-control-coprocessor/system-control-coprocessor-registers/c10--memory-region-remap-registers?lang=en" title="3.2.58. c10, Memory Region Remap Registers" class="document-topic c-anchor" document-topic-path="/ddi0344/h/system-control-coprocessor/system-control-coprocessor-registers/c10--memory-region-remap-registers?lang=en"><em>c10, Memory Region Remap Registers</em></a></td></tr><tr><td></td><td></td><td></td><td>2-7</td><td>Undefined</td><td>-</td><td>-</td><td>-</td><td>-</td></tr><tr><td></td><td></td><td>c3-c15</td><td>0-7</td><td>Undefined</td><td>-</td><td>-</td><td>-</td><td>-</td></tr><tr><td></td><td>1-7</td><td>c0-c15</td><td>0-7</td><td>Undefined</td><td>-</td><td>-</td><td>-</td><td>-</td></tr><tr><td>c11</td><td>0</td><td>c0</td><td>0</td><td>PLE Identification and Status</td><td>RO, X</td><td>RO</td><td><span><code class="hljs">0x00000003</code></span><sup>[<a href="#ftn.id7343265" id="id7343265" class="c-anchor">5</a>]</sup></td><td><a href="/documentation/ddi0344/h/system-control-coprocessor/system-control-coprocessor-registers/c11--ple-identification-and-status-registers?lang=en" title="3.2.59. c11, PLE Identification and Status Registers" class="document-topic c-anchor" document-topic-path="/ddi0344/h/system-control-coprocessor/system-control-coprocessor-registers/c11--ple-identification-and-status-registers?lang=en"><em>c11, PLE Identification and Status Registers</em></a></td></tr><tr><td></td><td></td><td></td><td>1</td><td>Undefined</td><td>-</td><td>-</td><td>-</td><td>-</td></tr><tr><td></td><td></td><td></td><td>2-3</td><td>PLE Identification and Status</td><td>RO, X</td><td>RO</td><td><span><code class="hljs">0x00000000</code></span><sup>e</sup></td><td><a href="https://developer.arm.com/documentation/ddi0344/h/system-control-coprocessor/system-control-coprocessor-registers/c11--ple-identification-and-status-registers?lang=en" title="3.2.59. c11, PLE Identification and Status Registers" class="document-topic c-anchor" document-topic-path="/ddi0344/h/system-control-coprocessor/system-control-coprocessor-registers/c11--ple-identification-and-status-registers?lang=en"><em>c11, PLE Identification and Status Registers</em></a></td></tr><tr><td></td><td></td><td></td><td>4-7</td><td>Undefined</td><td>-</td><td>-</td><td>-</td><td>-</td></tr><tr><td></td><td></td><td>c1</td><td>0</td><td>PLE User Accessibility</td><td>R/W, X</td><td>R/W</td><td><span><code class="hljs">0x00000000</code></span></td><td><a href="/documentation/ddi0344/h/system-control-coprocessor/system-control-coprocessor-registers/c11--ple-user-accessibility-register?lang=en" title="3.2.60. c11, PLE User Accessibility Register" class="document-topic c-anchor" document-topic-path="/ddi0344/h/system-control-coprocessor/system-control-coprocessor-registers/c11--ple-user-accessibility-register?lang=en"><em>c11, PLE User Accessibility Register</em></a></td></tr><tr><td></td><td></td><td></td><td>1-7</td><td>Undefined</td><td>-</td><td>-</td><td>-</td><td>-</td></tr><tr><td></td><td></td><td>c2</td><td>0</td><td>PLE Channel Number</td><td><strong>R/W</strong>, X</td><td><strong>R/W</strong>, X</td><td>Unpredictable</td><td><a href="/documentation/ddi0344/h/system-control-coprocessor/system-control-coprocessor-registers/c11--ple-channel-number-register?lang=en" title="3.2.61. c11, PLE Channel Number Register" class="document-topic c-anchor" document-topic-path="/ddi0344/h/system-control-coprocessor/system-control-coprocessor-registers/c11--ple-channel-number-register?lang=en"><em>c11, PLE Channel Number Register</em></a></td></tr><tr><td></td><td></td><td></td><td>1-7</td><td>Undefined</td><td>-</td><td>-</td><td>-</td><td>-</td></tr><tr><td></td><td></td><td>c3</td><td>0-2</td><td>PLE enable</td><td><strong>WO</strong>, X</td><td><strong>WO</strong>, X</td><td>-</td><td><a href="/documentation/ddi0344/h/system-control-coprocessor/system-control-coprocessor-registers/c11--ple-enable-commands?lang=en" title="3.2.62. c11, PLE enable commands" class="document-topic c-anchor" document-topic-path="/ddi0344/h/system-control-coprocessor/system-control-coprocessor-registers/c11--ple-enable-commands?lang=en"><em>c11, PLE enable commands</em></a></td></tr><tr><td></td><td></td><td></td><td>3-7</td><td>Undefined</td><td>-</td><td>-</td><td>-</td><td>-</td></tr><tr><td></td><td></td><td>c4</td><td>0</td><td>PLE Control</td><td><strong>R/W</strong>, X</td><td><strong>R/W</strong>, X</td><td>Unpredictable</td><td><a href="/documentation/ddi0344/h/system-control-coprocessor/system-control-coprocessor-registers/c11--ple-control-register?lang=en" title="3.2.63. c11, PLE Control Register" class="document-topic c-anchor" document-topic-path="/ddi0344/h/system-control-coprocessor/system-control-coprocessor-registers/c11--ple-control-register?lang=en"><em>c11, PLE Control Register</em></a></td></tr><tr><td></td><td></td><td></td><td>1-7</td><td>Undefined</td><td>-</td><td>-</td><td>-</td><td>-</td></tr><tr><td></td><td></td><td>c5</td><td>0</td><td>PLE Internal Start Address</td><td><strong>R/W</strong>, X</td><td><strong>R/W</strong>, X</td><td>Unpredictable</td><td><a href="/documentation/ddi0344/h/system-control-coprocessor/system-control-coprocessor-registers/c11--ple-internal-start-address-register?lang=en" title="3.2.64. c11, PLE Internal Start Address Register" class="document-topic c-anchor" document-topic-path="/ddi0344/h/system-control-coprocessor/system-control-coprocessor-registers/c11--ple-internal-start-address-register?lang=en"><em>c11, PLE Internal Start Address Register</em></a></td></tr><tr><td></td><td></td><td></td><td>1-7</td><td>Undefined</td><td>-</td><td>-</td><td>-</td><td>-</td></tr><tr><td></td><td></td><td>c6</td><td>0-7</td><td>Undefined</td><td>-</td><td>-</td><td>-</td><td>-</td></tr><tr><td></td><td></td><td>c7</td><td>0</td><td>PLE Internal End Address</td><td><strong>R/W</strong>, X</td><td><strong>R/W</strong>, X</td><td>Unpredictable</td><td><a href="/documentation/ddi0344/h/system-control-coprocessor/system-control-coprocessor-registers/c11--ple-internal-end-address-register?lang=en" title="3.2.65. c11, PLE Internal End Address Register" class="document-topic c-anchor" document-topic-path="/ddi0344/h/system-control-coprocessor/system-control-coprocessor-registers/c11--ple-internal-end-address-register?lang=en"><em>c11, PLE Internal End Address Register</em></a></td></tr><tr><td></td><td></td><td></td><td>1-7</td><td>Undefined</td><td>-</td><td>-</td><td>-</td><td>-</td></tr><tr><td></td><td></td><td>c8</td><td>0</td><td>PLE Channel Status</td><td><strong>RO</strong>, X</td><td><strong>RO</strong>, X</td><td><span><code class="hljs">0x00000000</code></span></td><td><a href="/documentation/ddi0344/h/system-control-coprocessor/system-control-coprocessor-registers/c11--ple-channel-status-register?lang=en" title="3.2.66. c11, PLE Channel Status Register" class="document-topic c-anchor" document-topic-path="/ddi0344/h/system-control-coprocessor/system-control-coprocessor-registers/c11--ple-channel-status-register?lang=en"><em>c11, PLE Channel Status Register</em></a></td></tr><tr><td></td><td></td><td></td><td>1-7</td><td>Undefined</td><td>-</td><td>-</td><td>-</td><td>-</td></tr><tr><td></td><td></td><td>c9-14</td><td>0-7</td><td>Undefined</td><td>-</td><td>-</td><td>-</td><td>-</td></tr><tr><td></td><td></td><td>c15</td><td>0</td><td>PLE Context ID</td><td>R/W, X</td><td>R/W</td><td>Unpredictable</td><td><a href="/documentation/ddi0344/h/system-control-coprocessor/system-control-coprocessor-registers/c11--ple-context-id-register?lang=en" title="3.2.67. c11, PLE Context ID Register" class="document-topic c-anchor" document-topic-path="/ddi0344/h/system-control-coprocessor/system-control-coprocessor-registers/c11--ple-context-id-register?lang=en"><em>c11, PLE Context ID Register</em></a></td></tr><tr><td>c11</td><td>0</td><td>c15</td><td>1-7</td><td>Undefined</td><td>-</td><td>-</td><td>-</td><td>-</td></tr><tr><td></td><td>1-7</td><td>c0-c15</td><td>0-7</td><td>Undefined</td><td>-</td><td>-</td><td>-</td><td>-</td></tr><tr><td>c12</td><td>0</td><td>c0</td><td>0</td><td>Secure or Nonsecure Vector Base Address</td><td>R/W</td><td>R/W, B, X</td><td><span><code class="hljs">0x00000000</code></span></td><td><a href="/documentation/ddi0344/h/system-control-coprocessor/system-control-coprocessor-registers/c12--secure-or-nonsecure-vector-base-address-register?lang=en" title="3.2.68. c12, Secure or Nonsecure Vector Base Address Register" class="document-topic c-anchor" document-topic-path="/ddi0344/h/system-control-coprocessor/system-control-coprocessor-registers/c12--secure-or-nonsecure-vector-base-address-register?lang=en"><em> c12, Secure or Nonsecure Vector Base Address Register</em></a></td></tr><tr><td></td><td></td><td></td><td>1</td><td>Monitor Vector Base Address</td><td>NA</td><td>R/W, X</td><td><span><code class="hljs">0x00000000</code></span></td><td><a href="/documentation/ddi0344/h/system-control-coprocessor/system-control-coprocessor-registers/c12--monitor-vector-base-address-register?lang=en" title="3.2.69. c12, Monitor Vector Base Address Register" class="document-topic c-anchor" document-topic-path="/ddi0344/h/system-control-coprocessor/system-control-coprocessor-registers/c12--monitor-vector-base-address-register?lang=en"><em>c12, Monitor Vector Base Address Register</em></a></td></tr><tr><td></td><td></td><td></td><td>2-7</td><td>Undefined</td><td>-</td><td>-</td><td>-</td><td>-</td></tr><tr><td></td><td></td><td>c1</td><td>0</td><td>Interrupt Status</td><td>RO</td><td>RO</td><td><span><code class="hljs">0x00000000</code></span><sup>[<a href="#ftn.id7344991" id="id7344991" class="c-anchor">6</a>]</sup></td><td><a href="/documentation/ddi0344/h/system-control-coprocessor/system-control-coprocessor-registers/c12--interrupt-status-register?lang=en" title="3.2.70. c12, Interrupt Status Register" class="document-topic c-anchor" document-topic-path="/ddi0344/h/system-control-coprocessor/system-control-coprocessor-registers/c12--interrupt-status-register?lang=en"><em>c12, Interrupt Status Register</em></a></td></tr><tr><td></td><td></td><td></td><td>1-7</td><td>Undefined</td><td>-</td><td>-</td><td>-</td><td>-</td></tr><tr><td></td><td></td><td>c2-15</td><td>0-7</td><td>Undefined</td><td>-</td><td>-</td><td>-</td><td>-</td></tr><tr><td></td><td>1-7</td><td>c0-15</td><td>0-7</td><td>Undefined</td><td>-</td><td>-</td><td>-</td><td>-</td></tr><tr><td>c13</td><td>0</td><td>c0</td><td>0</td><td>FCSE PID</td><td>R/W</td><td>R/W, B, X</td><td><span><code class="hljs">0x00000000</code></span></td><td><a href="/documentation/ddi0344/h/system-control-coprocessor/system-control-coprocessor-registers/c13--fcse-pid-register?lang=en" title="3.2.71. c13, FCSE PID Register" class="document-topic c-anchor" document-topic-path="/ddi0344/h/system-control-coprocessor/system-control-coprocessor-registers/c13--fcse-pid-register?lang=en"><em>c13, FCSE PID Register</em></a></td></tr><tr><td></td><td></td><td></td><td>1</td><td>Context ID</td><td>R/W</td><td>R/W, B</td><td>Unpredictable</td><td><a href="/documentation/ddi0344/h/system-control-coprocessor/system-control-coprocessor-registers/c13--context-id-register?lang=en" title="3.2.72. c13, Context ID Register" class="document-topic c-anchor" document-topic-path="/ddi0344/h/system-control-coprocessor/system-control-coprocessor-registers/c13--context-id-register?lang=en"><em>c13, Context ID Register</em></a></td></tr><tr><td></td><td></td><td></td><td>2</td><td>User read/write Thread and Process ID</td><td><strong>R/W</strong></td><td><strong>R/W</strong>, B</td><td>Unpredictable</td><td><a href="/documentation/ddi0344/h/system-control-coprocessor/system-control-coprocessor-registers/c13--thread-and-process-id-registers?lang=en" title="3.2.73. c13, Thread and Process ID Registers" class="document-topic c-anchor" document-topic-path="/ddi0344/h/system-control-coprocessor/system-control-coprocessor-registers/c13--thread-and-process-id-registers?lang=en"><em>c13, Thread and Process ID Registers</em></a></td></tr><tr><td></td><td></td><td></td><td>3</td><td>User read-only Thread and Process ID</td><td>R/W, <strong>RO</strong></td><td>R/W, <strong>RO</strong>, B<sup>[<a href="#ftn.id7345478" id="id7345478" class="c-anchor">7</a>]</sup></td><td>Unpredictable</td><td><a href="https://developer.arm.com/documentation/ddi0344/h/system-control-coprocessor/system-control-coprocessor-registers/c13--thread-and-process-id-registers?lang=en" title="3.2.73. c13, Thread and Process ID Registers" class="document-topic c-anchor" document-topic-path="/ddi0344/h/system-control-coprocessor/system-control-coprocessor-registers/c13--thread-and-process-id-registers?lang=en"><em>c13, Thread and Process ID Registers</em></a></td></tr><tr><td></td><td></td><td></td><td>4</td><td>Privileged only Thread and Process ID</td><td>R/W</td><td>R/W, B</td><td>Unpredictable</td><td><a href="https://developer.arm.com/documentation/ddi0344/h/system-control-coprocessor/system-control-coprocessor-registers/c13--thread-and-process-id-registers?lang=en" title="3.2.73. c13, Thread and Process ID Registers" class="document-topic c-anchor" document-topic-path="/ddi0344/h/system-control-coprocessor/system-control-coprocessor-registers/c13--thread-and-process-id-registers?lang=en"><em>c13, Thread and Process ID Registers</em></a></td></tr><tr><td></td><td></td><td></td><td>5-7</td><td>Undefined</td><td>-</td><td>-</td><td>-</td><td>-</td></tr><tr><td></td><td></td><td>c1-c15</td><td>0-7</td><td>Undefined</td><td>-</td><td>-</td><td>-</td><td>-</td></tr><tr><td></td><td>1-7</td><td>c0-c15</td><td>0-7</td><td>Undefined</td><td>-</td><td>-</td><td>-</td><td>-</td></tr><tr><td>c14</td><td>0-7</td><td>c0-c15</td><td>0-7</td><td>Undefined</td><td>-</td><td>-</td><td>-</td><td>-</td></tr><tr><td>c15</td><td>0</td><td>c0</td><td>0</td><td>D-L1 Data 0 Register</td><td>NA</td><td>R/W</td><td>Unpredictable</td><td><a href="/documentation/ddi0344/h/system-control-coprocessor/system-control-coprocessor-registers/c15--l1-system-array-debug-data-registers?lang=en" title="3.2.74. c15, L1 system array debug data registers" class="document-topic c-anchor" document-topic-path="/ddi0344/h/system-control-coprocessor/system-control-coprocessor-registers/c15--l1-system-array-debug-data-registers?lang=en"><em>c15, L1 system array debug data registers</em></a></td></tr><tr><td></td><td></td><td></td><td>1</td><td>D-L1 Data 1 Register</td><td>NA</td><td>R/W</td><td>Unpredictable</td><td><a href="https://developer.arm.com/documentation/ddi0344/h/system-control-coprocessor/system-control-coprocessor-registers/c15--l1-system-array-debug-data-registers?lang=en" title="3.2.74. c15, L1 system array debug data registers" class="document-topic c-anchor" document-topic-path="/ddi0344/h/system-control-coprocessor/system-control-coprocessor-registers/c15--l1-system-array-debug-data-registers?lang=en"><em>c15, L1 system array debug data registers</em></a></td></tr><tr><td></td><td></td><td></td><td>2</td><td>D-TLB CAM write operation</td><td>NA</td><td>WO</td><td>-</td><td><a href="/documentation/ddi0344/h/system-control-coprocessor/system-control-coprocessor-registers/c15--l1-tlb-operations?lang=en" title="3.2.75. c15, L1 TLB operations" class="document-topic c-anchor" document-topic-path="/ddi0344/h/system-control-coprocessor/system-control-coprocessor-registers/c15--l1-tlb-operations?lang=en"><em>c15, L1 TLB operations</em></a></td></tr><tr><td></td><td></td><td></td><td>3</td><td>D-TLB ATTR write operation</td><td>NA</td><td>WO</td><td>-</td><td><a href="https://developer.arm.com/documentation/ddi0344/h/system-control-coprocessor/system-control-coprocessor-registers/c15--l1-tlb-operations?lang=en" title="3.2.75. c15, L1 TLB operations" class="document-topic c-anchor" document-topic-path="/ddi0344/h/system-control-coprocessor/system-control-coprocessor-registers/c15--l1-tlb-operations?lang=en"><em>c15, L1 TLB operations</em></a></td></tr><tr><td></td><td></td><td></td><td>4</td><td>D-TLB PA write operation</td><td>NA</td><td>WO</td><td>-</td><td><a href="https://developer.arm.com/documentation/ddi0344/h/system-control-coprocessor/system-control-coprocessor-registers/c15--l1-tlb-operations?lang=en" title="3.2.75. c15, L1 TLB operations" class="document-topic c-anchor" document-topic-path="/ddi0344/h/system-control-coprocessor/system-control-coprocessor-registers/c15--l1-tlb-operations?lang=en"><em>c15, L1 TLB operations</em></a></td></tr><tr><td></td><td></td><td></td><td>5</td><td>D-HVAB write operation</td><td>NA</td><td>WO</td><td>-</td><td><a href="/documentation/ddi0344/h/system-control-coprocessor/system-control-coprocessor-registers/c15--l1-hvab-array-operations?lang=en" title="3.2.76. c15, L1 HVAB array operations" class="document-topic c-anchor" document-topic-path="/ddi0344/h/system-control-coprocessor/system-control-coprocessor-registers/c15--l1-hvab-array-operations?lang=en"><em>c15, L1 HVAB array operations</em></a></td></tr><tr><td></td><td></td><td></td><td>6</td><td>D-Tag write operation</td><td>NA</td><td>WO</td><td>-</td><td><a href="/documentation/ddi0344/h/system-control-coprocessor/system-control-coprocessor-registers/c15--l1-tag-array-operations?lang=en" title="3.2.77. c15, L1 tag array operations" class="document-topic c-anchor" document-topic-path="/ddi0344/h/system-control-coprocessor/system-control-coprocessor-registers/c15--l1-tag-array-operations?lang=en"><em>c15, L1 tag array operations</em></a></td></tr><tr><td></td><td></td><td></td><td>7</td><td>D-Data write operation</td><td>NA</td><td>WO</td><td>-</td><td><a href="/documentation/ddi0344/h/system-control-coprocessor/system-control-coprocessor-registers/c15--l1-data-array-operations?lang=en" title="3.2.78. c15, L1 data array operations" class="document-topic c-anchor" document-topic-path="/ddi0344/h/system-control-coprocessor/system-control-coprocessor-registers/c15--l1-data-array-operations?lang=en"><em>c15, L1 data array operations</em></a></td></tr><tr><td></td><td></td><td>c1</td><td>0</td><td>I-L1 Data 0 Register</td><td>NA</td><td>R/W</td><td>Unpredictable</td><td><a href="https://developer.arm.com/documentation/ddi0344/h/system-control-coprocessor/system-control-coprocessor-registers/c15--l1-system-array-debug-data-registers?lang=en" title="3.2.74. c15, L1 system array debug data registers" class="document-topic c-anchor" document-topic-path="/ddi0344/h/system-control-coprocessor/system-control-coprocessor-registers/c15--l1-system-array-debug-data-registers?lang=en"><em>c15, L1 system array debug data registers</em></a></td></tr><tr><td></td><td></td><td></td><td>1</td><td>I-L1 Data 1 Register</td><td>NA</td><td>R/W</td><td>Unpredictable</td><td><a href="https://developer.arm.com/documentation/ddi0344/h/system-control-coprocessor/system-control-coprocessor-registers/c15--l1-system-array-debug-data-registers?lang=en" title="3.2.74. c15, L1 system array debug data registers" class="document-topic c-anchor" document-topic-path="/ddi0344/h/system-control-coprocessor/system-control-coprocessor-registers/c15--l1-system-array-debug-data-registers?lang=en"><em>c15, L1 system array debug data registers</em></a></td></tr><tr><td></td><td></td><td></td><td>2</td><td>I-TLB CAM write operation</td><td>NA</td><td>WO</td><td>-</td><td><a href="https://developer.arm.com/documentation/ddi0344/h/system-control-coprocessor/system-control-coprocessor-registers/c15--l1-tlb-operations?lang=en" title="3.2.75. c15, L1 TLB operations" class="document-topic c-anchor" document-topic-path="/ddi0344/h/system-control-coprocessor/system-control-coprocessor-registers/c15--l1-tlb-operations?lang=en"><em>c15, L1 TLB operations</em></a></td></tr><tr><td></td><td></td><td></td><td>3</td><td>I-TLB ATTR write operation</td><td>NA</td><td>WO</td><td>-</td><td><a href="https://developer.arm.com/documentation/ddi0344/h/system-control-coprocessor/system-control-coprocessor-registers/c15--l1-tlb-operations?lang=en" title="3.2.75. c15, L1 TLB operations" class="document-topic c-anchor" document-topic-path="/ddi0344/h/system-control-coprocessor/system-control-coprocessor-registers/c15--l1-tlb-operations?lang=en"><em>c15, L1 TLB operations</em></a></td></tr><tr><td></td><td></td><td></td><td>4</td><td>I-TLB PA write operation</td><td>NA</td><td>WO</td><td>-</td><td><a href="https://developer.arm.com/documentation/ddi0344/h/system-control-coprocessor/system-control-coprocessor-registers/c15--l1-tlb-operations?lang=en" title="3.2.75. c15, L1 TLB operations" class="document-topic c-anchor" document-topic-path="/ddi0344/h/system-control-coprocessor/system-control-coprocessor-registers/c15--l1-tlb-operations?lang=en"><em>c15, L1 TLB operations</em></a></td></tr><tr><td></td><td></td><td></td><td>5</td><td>I-HVAB write operation</td><td>NA</td><td>WO</td><td>-</td><td><a href="https://developer.arm.com/documentation/ddi0344/h/system-control-coprocessor/system-control-coprocessor-registers/c15--l1-hvab-array-operations?lang=en" title="3.2.76. c15, L1 HVAB array operations" class="document-topic c-anchor" document-topic-path="/ddi0344/h/system-control-coprocessor/system-control-coprocessor-registers/c15--l1-hvab-array-operations?lang=en"><em>c15, L1 HVAB array operations</em></a></td></tr><tr><td></td><td></td><td></td><td>6</td><td>I-Tag write operation</td><td>NA</td><td>WO</td><td>-</td><td><a href="https://developer.arm.com/documentation/ddi0344/h/system-control-coprocessor/system-control-coprocessor-registers/c15--l1-tag-array-operations?lang=en" title="3.2.77. c15, L1 tag array operations" class="document-topic c-anchor" document-topic-path="/ddi0344/h/system-control-coprocessor/system-control-coprocessor-registers/c15--l1-tag-array-operations?lang=en"><em>c15, L1 tag array operations</em></a></td></tr><tr><td></td><td></td><td></td><td>7</td><td>I-Data write operation</td><td>NA</td><td>WO</td><td>-</td><td><a href="https://developer.arm.com/documentation/ddi0344/h/system-control-coprocessor/system-control-coprocessor-registers/c15--l1-data-array-operations?lang=en" title="3.2.78. c15, L1 data array operations" class="document-topic c-anchor" document-topic-path="/ddi0344/h/system-control-coprocessor/system-control-coprocessor-registers/c15--l1-data-array-operations?lang=en"><em>c15, L1 data array operations</em></a></td></tr><tr><td></td><td></td><td>c2</td><td>0-1</td><td>Undefined</td><td>-</td><td>-</td><td>-</td><td>-</td></tr><tr><td></td><td></td><td></td><td>2</td><td>D-TLB CAM read operation</td><td>NA</td><td>WO</td><td>-</td><td><a href="https://developer.arm.com/documentation/ddi0344/h/system-control-coprocessor/system-control-coprocessor-registers/c15--l1-tlb-operations?lang=en" title="3.2.75. c15, L1 TLB operations" class="document-topic c-anchor" document-topic-path="/ddi0344/h/system-control-coprocessor/system-control-coprocessor-registers/c15--l1-tlb-operations?lang=en"><em>c15, L1 TLB operations</em></a></td></tr><tr><td></td><td></td><td></td><td>3</td><td>D-TLB ATTR read operation</td><td>NA</td><td>WO</td><td>-</td><td><a href="https://developer.arm.com/documentation/ddi0344/h/system-control-coprocessor/system-control-coprocessor-registers/c15--l1-tlb-operations?lang=en" title="3.2.75. c15, L1 TLB operations" class="document-topic c-anchor" document-topic-path="/ddi0344/h/system-control-coprocessor/system-control-coprocessor-registers/c15--l1-tlb-operations?lang=en"><em>c15, L1 TLB operations</em></a></td></tr><tr><td></td><td></td><td></td><td>4</td><td>D-TLB PA read operation</td><td>NA</td><td>WO</td><td>-</td><td><a href="https://developer.arm.com/documentation/ddi0344/h/system-control-coprocessor/system-control-coprocessor-registers/c15--l1-tlb-operations?lang=en" title="3.2.75. c15, L1 TLB operations" class="document-topic c-anchor" document-topic-path="/ddi0344/h/system-control-coprocessor/system-control-coprocessor-registers/c15--l1-tlb-operations?lang=en"><em>c15, L1 TLB operations</em></a></td></tr><tr><td></td><td></td><td></td><td>5</td><td>D-HVAB read operation</td><td>NA</td><td>WO</td><td>-</td><td><a href="https://developer.arm.com/documentation/ddi0344/h/system-control-coprocessor/system-control-coprocessor-registers/c15--l1-hvab-array-operations?lang=en" title="3.2.76. c15, L1 HVAB array operations" class="document-topic c-anchor" document-topic-path="/ddi0344/h/system-control-coprocessor/system-control-coprocessor-registers/c15--l1-hvab-array-operations?lang=en"><em>c15, L1 HVAB array operations</em></a></td></tr><tr><td></td><td></td><td></td><td>6</td><td>D-Tag read operation</td><td>NA</td><td>WO</td><td>-</td><td><a href="https://developer.arm.com/documentation/ddi0344/h/system-control-coprocessor/system-control-coprocessor-registers/c15--l1-tag-array-operations?lang=en" title="3.2.77. c15, L1 tag array operations" class="document-topic c-anchor" document-topic-path="/ddi0344/h/system-control-coprocessor/system-control-coprocessor-registers/c15--l1-tag-array-operations?lang=en"><em>c15, L1 tag array operations</em></a></td></tr><tr><td></td><td></td><td></td><td>7</td><td>D-Data read operation</td><td>NA</td><td>WO</td><td>-</td><td><a href="https://developer.arm.com/documentation/ddi0344/h/system-control-coprocessor/system-control-coprocessor-registers/c15--l1-data-array-operations?lang=en" title="3.2.78. c15, L1 data array operations" class="document-topic c-anchor" document-topic-path="/ddi0344/h/system-control-coprocessor/system-control-coprocessor-registers/c15--l1-data-array-operations?lang=en"><em>c15, L1 data array operations</em></a></td></tr><tr><td></td><td></td><td>c3</td><td>0-1</td><td>Undefined</td><td>NA</td><td>-</td><td>-</td><td>-</td></tr><tr><td></td><td></td><td></td><td>2</td><td>I-TLB CAM read operation</td><td>NA</td><td>WO</td><td>-</td><td><a href="https://developer.arm.com/documentation/ddi0344/h/system-control-coprocessor/system-control-coprocessor-registers/c15--l1-tlb-operations?lang=en" title="3.2.75. c15, L1 TLB operations" class="document-topic c-anchor" document-topic-path="/ddi0344/h/system-control-coprocessor/system-control-coprocessor-registers/c15--l1-tlb-operations?lang=en"><em>c15, L1 TLB operations</em></a></td></tr><tr><td></td><td></td><td></td><td>3</td><td>I-TLB ATTR read operation</td><td>NA</td><td>WO</td><td>-</td><td><a href="https://developer.arm.com/documentation/ddi0344/h/system-control-coprocessor/system-control-coprocessor-registers/c15--l1-tlb-operations?lang=en" title="3.2.75. c15, L1 TLB operations" class="document-topic c-anchor" document-topic-path="/ddi0344/h/system-control-coprocessor/system-control-coprocessor-registers/c15--l1-tlb-operations?lang=en"><em>c15, L1 TLB operations</em></a></td></tr><tr><td></td><td></td><td></td><td>4</td><td>I-TLB PA read operation</td><td>NA</td><td>WO</td><td>-</td><td><a href="https://developer.arm.com/documentation/ddi0344/h/system-control-coprocessor/system-control-coprocessor-registers/c15--l1-tlb-operations?lang=en" title="3.2.75. c15, L1 TLB operations" class="document-topic c-anchor" document-topic-path="/ddi0344/h/system-control-coprocessor/system-control-coprocessor-registers/c15--l1-tlb-operations?lang=en"><em>c15, L1 TLB operations</em></a></td></tr><tr><td></td><td></td><td></td><td>5</td><td>I-HVAB read operation</td><td>NA</td><td>WO</td><td>-</td><td><a href="https://developer.arm.com/documentation/ddi0344/h/system-control-coprocessor/system-control-coprocessor-registers/c15--l1-hvab-array-operations?lang=en" title="3.2.76. c15, L1 HVAB array operations" class="document-topic c-anchor" document-topic-path="/ddi0344/h/system-control-coprocessor/system-control-coprocessor-registers/c15--l1-hvab-array-operations?lang=en"><em>c15, L1 HVAB array operations</em></a></td></tr><tr><td></td><td></td><td></td><td>6</td><td>I-Tag read operation</td><td>NA</td><td>WO</td><td>-</td><td><a href="https://developer.arm.com/documentation/ddi0344/h/system-control-coprocessor/system-control-coprocessor-registers/c15--l1-tag-array-operations?lang=en" title="3.2.77. c15, L1 tag array operations" class="document-topic c-anchor" document-topic-path="/ddi0344/h/system-control-coprocessor/system-control-coprocessor-registers/c15--l1-tag-array-operations?lang=en"><em>c15, L1 tag array operations</em></a></td></tr><tr><td></td><td></td><td></td><td>7</td><td>I-Data read operation</td><td>NA</td><td>WO</td><td>-</td><td><a href="https://developer.arm.com/documentation/ddi0344/h/system-control-coprocessor/system-control-coprocessor-registers/c15--l1-data-array-operations?lang=en" title="3.2.78. c15, L1 data array operations" class="document-topic c-anchor" document-topic-path="/ddi0344/h/system-control-coprocessor/system-control-coprocessor-registers/c15--l1-data-array-operations?lang=en"><em>c15, L1 data array operations</em></a></td></tr><tr><td></td><td></td><td>c4</td><td>0-7</td><td>Undefined</td><td>-</td><td>-</td><td>-</td><td>-</td></tr><tr><td></td><td></td><td>c5</td><td>0-1</td><td>Undefined</td><td>-</td><td>-</td><td>-</td><td>-</td></tr><tr><td></td><td></td><td></td><td>2</td><td>GHB write operation</td><td>NA</td><td>WO</td><td>-</td><td><a href="/documentation/ddi0344/h/system-control-coprocessor/system-control-coprocessor-registers/c15--ghb-array-operations?lang=en" title="3.2.80. c15, GHB array operations" class="document-topic c-anchor" document-topic-path="/ddi0344/h/system-control-coprocessor/system-control-coprocessor-registers/c15--ghb-array-operations?lang=en"><em>c15, GHB array operations</em></a></td></tr><tr><td></td><td></td><td></td><td>3</td><td>BTB write operation</td><td>NA</td><td>WO</td><td>-</td><td><a href="/documentation/ddi0344/h/system-control-coprocessor/system-control-coprocessor-registers/c15--btb-array-operations?lang=en" title="3.2.79. c15, BTB array operations" class="document-topic c-anchor" document-topic-path="/ddi0344/h/system-control-coprocessor/system-control-coprocessor-registers/c15--btb-array-operations?lang=en"><em>c15, BTB array operations</em></a></td></tr><tr><td></td><td></td><td></td><td>4-7</td><td>Undefined</td><td>-</td><td>-</td><td>-</td><td>-</td></tr><tr><td></td><td></td><td>c6</td><td>0-7</td><td>Undefined</td><td>-</td><td>-</td><td>-</td><td>-</td></tr><tr><td></td><td></td><td>c7</td><td>0-1</td><td>Undefined</td><td>-</td><td>-</td><td>-</td><td>-</td></tr><tr><td></td><td></td><td></td><td>2</td><td>GHB read operation</td><td>NA</td><td>WO</td><td>-</td><td><a href="https://developer.arm.com/documentation/ddi0344/h/system-control-coprocessor/system-control-coprocessor-registers/c15--ghb-array-operations?lang=en" title="3.2.80. c15, GHB array operations" class="document-topic c-anchor" document-topic-path="/ddi0344/h/system-control-coprocessor/system-control-coprocessor-registers/c15--ghb-array-operations?lang=en"><em>c15, GHB array operations</em></a></td></tr><tr><td></td><td></td><td></td><td>3</td><td>BTB read operation</td><td>NA</td><td>WO</td><td>-</td><td><a href="https://developer.arm.com/documentation/ddi0344/h/system-control-coprocessor/system-control-coprocessor-registers/c15--btb-array-operations?lang=en" title="3.2.79. c15, BTB array operations" class="document-topic c-anchor" document-topic-path="/ddi0344/h/system-control-coprocessor/system-control-coprocessor-registers/c15--btb-array-operations?lang=en"><em>c15, BTB array operations</em></a></td></tr><tr><td></td><td></td><td></td><td>4-7</td><td>Undefined</td><td>-</td><td>-</td><td>-</td><td>-</td></tr><tr><td></td><td></td><td>c8</td><td>0</td><td>L2 Data 0 Register</td><td>NA</td><td>R/W</td><td>Unpredictable</td><td><a href="/documentation/ddi0344/h/system-control-coprocessor/system-control-coprocessor-registers/c15--l2-system-array-debug-data-registers?lang=en" title="3.2.81. c15, L2 system array debug data registers" class="document-topic c-anchor" document-topic-path="/ddi0344/h/system-control-coprocessor/system-control-coprocessor-registers/c15--l2-system-array-debug-data-registers?lang=en"><em>c15, L2 system array debug data registers</em></a></td></tr><tr><td></td><td></td><td></td><td>1</td><td>L2 Data 1 Register</td><td>NA</td><td>R/W</td><td>Unpredictable</td><td><a href="https://developer.arm.com/documentation/ddi0344/h/system-control-coprocessor/system-control-coprocessor-registers/c15--l2-system-array-debug-data-registers?lang=en" title="3.2.81. c15, L2 system array debug data registers" class="document-topic c-anchor" document-topic-path="/ddi0344/h/system-control-coprocessor/system-control-coprocessor-registers/c15--l2-system-array-debug-data-registers?lang=en"><em>c15, L2 system array debug data registers</em></a></td></tr><tr><td></td><td></td><td></td><td>2</td><td>L2 tag, L2 valid write operation</td><td>NA</td><td>WO</td><td>-</td><td><a href="/documentation/ddi0344/h/system-control-coprocessor/system-control-coprocessor-registers/c15--l2-tag-array-operations?lang=en" title="3.2.83. c15, L2 tag array operations" class="document-topic c-anchor" document-topic-path="/ddi0344/h/system-control-coprocessor/system-control-coprocessor-registers/c15--l2-tag-array-operations?lang=en"><em>c15, L2 tag array operations</em></a></td></tr><tr><td></td><td></td><td></td><td>3</td><td>L2 data, L2 dirty write operation</td><td>NA</td><td>WO</td><td>-</td><td><a href="https://developer.arm.com/documentation/ddi0344/h/system-control-coprocessor/system-control-coprocessor-registers/c15--l2-tag-array-operations?lang=en" title="3.2.83. c15, L2 tag array operations" class="document-topic c-anchor" document-topic-path="/ddi0344/h/system-control-coprocessor/system-control-coprocessor-registers/c15--l2-tag-array-operations?lang=en"><em>c15, L2 tag array operations</em></a></td></tr><tr><td></td><td></td><td></td><td>4</td><td>L2 parity and ECC write operation</td><td>NA</td><td>WO</td><td>-</td><td><a href="/documentation/ddi0344/h/system-control-coprocessor/system-control-coprocessor-registers/c15--l2-parity-ecc-array-operations?lang=en" title="3.2.82. c15, L2 parity/ECC array operations" class="document-topic c-anchor" document-topic-path="/ddi0344/h/system-control-coprocessor/system-control-coprocessor-registers/c15--l2-parity-ecc-array-operations?lang=en"><em>c15, L2 parity/ECC array operations</em></a></td></tr><tr><td></td><td></td><td></td><td>5</td><td>L2 Data 2 Register</td><td>NA</td><td>R/W</td><td>Unpredictable</td><td><a href="https://developer.arm.com/documentation/ddi0344/h/system-control-coprocessor/system-control-coprocessor-registers/c15--l2-system-array-debug-data-registers?lang=en" title="3.2.81. c15, L2 system array debug data registers" class="document-topic c-anchor" document-topic-path="/ddi0344/h/system-control-coprocessor/system-control-coprocessor-registers/c15--l2-system-array-debug-data-registers?lang=en"><em>c15, L2 system array debug data registers</em></a></td></tr><tr><td></td><td></td><td></td><td>6-7</td><td>Undefined</td><td>-</td><td>-</td><td>-</td><td>-</td></tr><tr><td></td><td></td><td>c9</td><td>0-1</td><td>Undefined</td><td>-</td><td>-</td><td>-</td><td>-</td></tr><tr><td></td><td></td><td></td><td>2</td><td>L2 tag, L2 valid read operation</td><td>NA</td><td>WO</td><td>-</td><td><a href="https://developer.arm.com/documentation/ddi0344/h/system-control-coprocessor/system-control-coprocessor-registers/c15--l2-tag-array-operations?lang=en" title="3.2.83. c15, L2 tag array operations" class="document-topic c-anchor" document-topic-path="/ddi0344/h/system-control-coprocessor/system-control-coprocessor-registers/c15--l2-tag-array-operations?lang=en"><em>c15, L2 tag array operations</em></a></td></tr><tr><td></td><td></td><td></td><td>3</td><td>L2 data, L2 dirty read operation</td><td>NA</td><td>WO</td><td>-</td><td><a href="https://developer.arm.com/documentation/ddi0344/h/system-control-coprocessor/system-control-coprocessor-registers/c15--l2-tag-array-operations?lang=en" title="3.2.83. c15, L2 tag array operations" class="document-topic c-anchor" document-topic-path="/ddi0344/h/system-control-coprocessor/system-control-coprocessor-registers/c15--l2-tag-array-operations?lang=en"><em>c15, L2 tag array operations</em></a></td></tr><tr><td></td><td></td><td></td><td>4</td><td>L2 parity and ECC read operation</td><td>NA</td><td>WO</td><td>-</td><td><a href="https://developer.arm.com/documentation/ddi0344/h/system-control-coprocessor/system-control-coprocessor-registers/c15--l2-parity-ecc-array-operations?lang=en" title="3.2.82. c15, L2 parity/ECC array operations" class="document-topic c-anchor" document-topic-path="/ddi0344/h/system-control-coprocessor/system-control-coprocessor-registers/c15--l2-parity-ecc-array-operations?lang=en"><em>c15, L2 parity/ECC array operations</em></a></td></tr><tr><td></td><td></td><td></td><td>5-7</td><td>Undefined</td><td>-</td><td>-</td><td>-</td><td>-</td></tr><tr><td></td><td></td><td>c10-c15</td><td>0-7</td><td>Undefined</td><td>-</td><td>-</td><td>-</td><td>-</td></tr><tr><td></td><td>1-7</td><td>c0-c15</td><td>0-7</td><td>Undefined</td><td>-</td><td>-</td><td>-</td><td>-</td></tr></tbody><tbody><tr><td colspan="9"><div><div><p><sup>[<a id="ftn.id7333348" href="#id7333348" class="c-anchor">1</a>]</sup> Reset value depends on the cache size implemented. The value here is for 16KB instruction and data caches.</p></div></div><div><div><p><sup>[<a id="ftn.id7334953" href="#id7334953" class="c-anchor">2</a>]</sup> Reset value depends on external signals, that is, <strong>SILICONID[31:0]</strong>.</p></div></div><div><div><p><sup>[<a href="#BGBDCEFJ" id="ftn.BGBDCEFJ" class="c-anchor">3</a>]</sup> Some bits in this register are banked and some are secure modify only.</p></div></div><div><div><p><sup>[<a id="ftn.id7335351" href="#id7335351" class="c-anchor">4</a>]</sup> Reset value depends on external signals, that is, <strong>VINITHI</strong>, <strong>CFGTE</strong>, and <strong>CFGNMFI</strong>. The value shown in this table assumes these signals are set to zero.</p></div></div><div><div><p><sup>[<a id="ftn.id7343265" href="#id7343265" class="c-anchor">5</a>]</sup> Reset value depends on the number of PLE channels implemented.</p></div></div><div><div><p><sup>[<a id="ftn.id7344991" href="#id7344991" class="c-anchor">6</a>]</sup> Reset value depends on external signals, that is, <strong>nFIQ</strong> and <strong>nIRQ</strong>. The value shown in this table assumes these signals are set to zero.</p></div></div><div><div><p><sup>[<a id="ftn.id7345478" href="#id7345478" class="c-anchor">7</a>]</sup> This register is read/write in privileged modes and read-only in User mode.</p></div></div> </td></tr></tbody></table>
