41 2 0
38 1
22 8 32 48 12 0 \NUL
Lab 1
22 8 64 119 44 0 \NUL
Chembu, Ashwin
22 8 96 71 76 0 \NUL
achembu
22 64 272 264 252 0 \NUL
Part A Output                            
8 216 184 265 135 1 0
8 280 184 329 135 1 0
8 352 184 401 135 1 0
11 168 424 195 326 0 1
20 264 208 323 189 0
in_3
20 336 208 395 189 0
in_2
20 408 208 467 189 0
in_1
8 424 184 473 135 1 0
20 480 208 539 189 0
in_0
19 80 312 139 293 0
a_3
19 64 336 123 317 0
a_2
19 48 360 107 341 0
a_1
19 32 384 91 365 0
a_0
22 64 472 272 452 0 \NUL
7-segment display that outputs 
22 9 517 597 497 0 \NUL
based on the inputs from the switches, where in_0 = the first bit, in_1 = the second bit , etc
22 448 472 790 452 0 \NUL
b_0 is always off, b_1 is always on when in_1 is on,
7 360 664 409 615 0 1
7 360 704 409 655 0 1
19 272 592 331 573 0
c_2
19 272 632 331 613 0
c_1
19 272 672 331 653 0
c_0
22 416 688 480 668 0 \NUL
SOP/POS
22 416 648 492 628 0 \NUL
NAND Only
22 416 608 484 588 0 \NUL
NOR Only
22 451 496 684 476 0 \NUL
and b_2 is an XOR of in_1 and in_0
22 271 745 516 725 0 \NUL
Lights turn on according to truth table
22 272 768 731 748 0 \NUL
c_0 uses all of the gates, while c_1 is NAND only and c_2 is NOR only
22 280 32 653 12 0 \NUL
You are only permitted to modify or add text to this page.
22 280 56 605 36 0 \NUL
Your circuit must use senders and/or receivers to
22 280 80 538 60 0 \NUL
interface with these inputs and outputs.
7 472 360 521 311 0 1
7 544 360 593 311 0 1
7 616 360 665 311 0 1
19 416 392 475 373 0
b_2
19 488 392 547 373 0
b_1
19 560 392 619 373 0
b_0
7 360 624 409 575 0 1
22 64 136 616 116 0 \NUL
Input                                                                                                                                 
22 448 272 650 252 0 \NUL
Part B Output                            
22 272 552 473 532 0 \NUL
Part C Output                            
1 470 159 481 198
1 409 198 398 159
1 337 198 326 159
1 265 198 262 159
1 169 390 136 302
1 169 396 120 326
1 169 402 104 350
1 169 408 88 374
1 328 622 361 639
1 328 662 361 679
1 472 382 473 335
1 544 382 545 335
1 616 382 617 335
1 328 582 361 599
38 2
22 8 32 48 12 0 \NUL
Lab 1
22 8 64 119 44 0 \NUL
Chembu, Ashwin
22 8 96 71 76 0 \NUL
achembu
19 32 216 91 197 0
in_3
19 258 221 317 202 0
in_2
19 22 351 81 332 0
in_1
19 11 510 70 491 0
in_0
20 145 180 204 161 0
a_3
20 462 179 521 160 0
a_2
20 174 333 233 314 0
a_1
20 152 469 211 450 0
a_0
22 24 600 390 580 0 \NUL
these are only present so circuit simulates without error
22 24 624 291 604 0 \NUL
remove these once logic is implemented
22 12 149 242 129 0 \NUL
placeholder senders and receivers
22 291 565 727 545 0 \NUL
We suggest building each part on a new page using the -/+ buttons
20 152 510 211 491 0
B_1
20 176 373 235 354 0
B_2
20 462 221 521 202 0
B_3
20 144 206 203 187 0
B_4
20 151 554 210 535 0
C_0MAIN
20 176 414 235 395 0
C_1MAIn
20 462 284 521 265 0
C_2MAIN
19 338 488 397 469 0
C_0MAIN
20 465 432 524 413 0
C_0P1
20 466 480 525 461 0
C_0P2
20 468 526 527 507 0
C_0P3
19 348 360 407 341 0
C_1MAIn
20 481 319 540 300 0
C_1P1
20 481 353 540 334 0
C_1P2
20 480 385 539 366 0
C_1P3
19 528 252 587 233 0
C_2MAIN
20 704 208 763 189 0
C_2P1
20 705 251 764 232 0
C_2P2
20 705 289 764 270 0
C_2P3
22 284 43 511 23 0 \NUL
INPUT TO OUTPUT DISTRIBUTION
22 138 68 712 48 0 \NUL
This page allows for an organization of the inputs and properly divides them into inputs 
22 268 94 587 74 0 \NUL
for smaller parts for the later pages to be orderly
22 184 120 653 100 0 \NUL
Additionally, this page is used to connect the inputs to outputs for Part A
1 146 170 88 206
1 314 211 463 169
1 78 341 175 323
1 67 500 153 459
1 88 206 145 196
1 314 211 463 211
1 78 341 177 363
1 67 500 153 500
1 463 274 314 211
1 177 404 78 341
1 152 544 67 500
1 394 478 466 422
1 467 470 394 478
1 394 478 469 516
1 404 350 482 309
1 404 350 482 343
1 404 350 481 375
1 584 242 705 198
1 706 241 584 242
1 706 279 584 242
38 3
22 8 32 48 12 0 \NUL
Lab 1
22 8 64 119 44 0 \NUL
Chembu, Ashwin
22 8 96 71 76 0 \NUL
achembu
20 596 405 655 386 0
b_2
20 187 289 246 270 0
b_1
20 668 467 727 448 0
b_0
19 46 355 105 336 0
B_1
19 50 391 109 372 0
B_2
19 51 425 110 406 0
B_3
19 52 461 111 442 0
B_4
14 541 482 590 433
35 329 399 378 350 0 0
22 367 51 411 31 0 \NUL
Part B
22 180 82 626 62 0 \NUL
This page is specifically for Part B, in which b_0 is always negative,
22 247 107 564 87 0 \NUL
b_1 is in_0, and b_2 is the XOR of in_0 and in_1
1 102 345 188 279
1 587 457 669 457
1 102 345 330 360
1 106 381 330 388
1 375 374 597 395
38 4
22 8 32 48 12 0 \NUL
Lab 1
22 8 64 119 44 0 \NUL
Chembu, Ashwin
22 8 96 71 76 0 \NUL
achembu
20 623 593 682 574 0
c_0
19 46 192 105 173 0
C_0P1
19 45 488 104 469 0
C_1P1
19 39 735 98 716 0
C_2P1
3 331 202 380 153 1 0
3 334 284 383 235 1 0
3 374 351 423 302 1 0
3 413 454 462 405 1 0
5 163 193 212 144 0
5 156 513 205 464 0
5 228 760 277 711 0
4 544 606 593 557 2 0
19 249 190 308 171 0
BPRIME
20 297 510 356 491 0
BPRIME
20 157 681 216 662 0
Cnorm
19 250 231 309 212 0
Cnorm
20 142 139 201 120 0
ANORM
19 310 416 369 397 0
ANORM
19 322 577 381 558 0
OUT11
19 322 600 381 581 0
OUT12
19 321 626 380 607 0
OUT13
19 320 651 379 632 0
OUT14
20 490 186 549 167 0
OUT11
20 492 270 551 251 0
OUT12
20 492 339 551 320 0
OUT13
20 500 439 559 420 0
OUT14
20 309 788 368 769 0
CINV
19 315 371 374 352 0
CINV
20 195 391 254 372 0
BNORM
19 310 443 369 424 0
BNORM
19 310 470 369 451 0
CNORM
20 157 788 216 769 0
CNORM
20 138 538 197 519 0
Bnorm
20 310 709 369 690 0
Cinv
19 217 275 276 256 0
Bnorm
19 218 297 277 278 0
Cinv
22 228 32 482 12 0 \NUL
This page is for the first part of Part C, 
22 149 57 624 37 0 \NUL
in which 3-input AND gates/r-inout OR gates are used in conjuction with a
22 213 83 504 63 0 \NUL
 SOP equation generated from the truth table
1 209 168 332 163
1 335 245 209 168
1 332 177 305 180
1 298 500 202 488
1 102 182 164 168
1 101 478 157 488
1 375 326 202 488
1 95 725 158 671
1 332 191 306 221
1 375 312 102 182
1 143 129 102 182
1 366 406 414 415
1 590 581 624 583
1 378 567 545 567
1 378 590 545 576
1 545 586 377 616
1 376 641 545 595
1 377 177 491 176
1 380 259 493 260
1 420 326 493 329
1 459 429 501 429
1 229 735 95 725
1 274 735 310 778
1 375 340 371 361
1 196 381 101 478
1 414 429 366 433
1 414 443 366 460
1 95 725 158 778
1 273 265 335 259
1 274 287 335 273
1 139 528 101 478
1 311 699 274 735
38 5
22 8 32 48 12 0 \NUL
Lab 1
22 8 64 119 44 0 \NUL
Chembu, Ashwin
22 8 96 71 76 0 \NUL
achembu
19 31 142 90 123 0
C_0P2
19 11 339 70 320 0
C_1P2
19 28 604 87 585 0
C_2P2
20 124 93 183 74 0
ANORM2
19 224 146 283 127 0
BPRIME2
19 224 182 283 163 0
Cnorm2
20 679 132 738 113 0
OUT21
20 683 221 742 202 0
OUT22
19 202 252 261 233 0
Cinv2
19 201 230 260 211 0
Bnorm2
20 70 249 129 230 0
BNORM2
20 71 444 130 425 0
Bnorm2
20 282 461 341 442 0
BPRIME2
19 355 471 414 452 0
CNORM2
19 303 434 362 415 0
BNORM2
19 307 352 366 333 0
CINV2
20 688 313 747 294 0
OUT23
20 688 424 747 405 0
OUT24
19 343 537 402 518 0
OUT21
19 344 587 403 568 0
OUT22
19 348 658 407 639 0
OUT23
19 350 708 409 689 0
OUT24
20 154 681 213 662 0
Cnorm2
20 102 770 161 751 0
CNORM2
20 285 559 344 540 0
Cinv2
20 286 784 345 765 0
CINV2
3 150 135 199 86 0 1
3 177 618 226 569 0 1
19 307 381 366 362 0
ANORM2
3 192 353 241 304 0 1
3 428 555 477 506 0 1
3 508 571 557 522 0 1
3 427 611 476 562 0 1
20 734 602 793 583 0
c_1
3 429 672 478 623 0 1
3 509 688 558 639 0 1
3 428 728 477 679 0 1
3 597 601 646 552 0 1
3 677 617 726 568 0 1
3 596 657 645 608 0 1
3 319 114 368 65 0 1
3 587 147 636 98 0 1
3 523 137 572 88 0 1
3 450 116 499 67 0 1
3 467 263 516 214 0 1
3 319 227 368 178 0 1
3 541 236 590 187 0 1
3 409 215 458 166 0 1
3 377 319 426 270 0 1
3 467 307 516 258 0 1
3 525 355 574 306 0 1
3 599 328 648 279 0 1
3 379 430 428 381 0 1
3 469 418 518 369 0 1
3 527 466 576 417 0 1
3 601 439 650 390 0 1
22 317 26 438 6 0 \NUL
Part C(NAND only)
22 191 49 598 29 0 \NUL
This page is converted from SOP from the truth table for Part C
22 192 70 596 50 0 \NUL
The AND/OR and inverter gates have been converted to NAND
1 87 132 125 83
1 67 329 71 239
1 67 329 72 434
1 151 96 87 132
1 151 124 87 132
1 84 594 178 579
1 178 607 84 594
1 103 760 84 594
1 155 671 84 594
1 223 593 286 549
1 287 774 223 593
1 193 314 67 329
1 193 342 67 329
1 238 328 283 451
1 474 530 509 532
1 509 560 473 586
1 475 647 510 649
1 510 677 474 703
1 643 576 678 578
1 678 606 642 632
1 554 546 598 562
1 554 546 598 590
1 597 618 555 663
1 555 663 597 646
1 723 592 735 592
1 399 527 429 516
1 399 527 429 544
1 400 577 428 600
1 400 577 428 572
1 404 648 430 633
1 404 648 430 661
1 406 698 429 689
1 406 698 429 717
1 196 110 320 75
1 320 103 280 136
1 365 89 451 77
1 365 89 451 105
1 280 172 524 126
1 496 91 524 98
1 569 112 588 108
1 569 112 588 136
1 680 122 633 122
1 257 220 320 216
1 196 110 320 188
1 365 202 410 176
1 365 202 410 204
1 455 190 468 224
1 468 252 258 242
1 513 238 542 225
1 542 197 513 238
1 587 211 684 211
1 645 303 689 303
1 571 330 600 317
1 600 289 571 330
1 513 282 526 316
1 468 268 423 294
1 423 294 468 296
1 526 344 363 342
1 378 280 87 132
1 238 328 378 308
1 363 371 380 391
1 359 424 380 419
1 411 461 528 455
1 528 427 515 393
1 602 400 573 441
1 573 441 602 428
1 647 414 689 414
1 470 379 425 405
1 425 405 470 407
38 6
22 8 32 48 12 0 \NUL
Lab 1
22 8 64 119 44 0 \NUL
Chembu, Ashwin
22 8 96 71 76 0 \NUL
achembu
19 7 175 66 156 0
C_0P3
19 36 496 95 477 0
C_1P3
19 42 727 101 708 0
C_2P3
20 745 363 804 344 0
c_2
4 290 85 339 36 0 1
4 306 131 355 82 0 1
4 413 135 462 86 1 1
4 292 183 341 134 0 1
4 294 252 343 203 0 1
4 310 298 359 249 0 1
4 417 302 466 253 1 1
4 296 350 345 301 0 1
4 295 425 344 376 0 1
4 311 471 360 422 0 1
4 418 475 467 426 1 1
4 297 523 346 474 0 1
4 301 603 350 554 0 1
4 317 649 366 600 0 1
4 424 653 473 604 1 1
4 303 701 352 652 0 1
4 438 361 487 312 0 1
4 523 354 572 305 0 1
4 465 527 514 478 0 1
4 530 463 579 414 0 1
4 604 442 653 393 0 1
4 678 378 727 329 0 1
20 124 93 183 74 0
ANORM3
19 209 115 268 96 0
BPRIME3
19 208 163 267 144 0
Cnorm3
19 201 300 260 281 0
Bnorm3
19 204 342 263 323 0
Cinv3
20 100 448 159 429 0
BNORM3
20 97 574 156 555 0
Bnorm3
19 191 550 250 531 0
CINV3
19 190 578 249 559 0
ANORM3
19 191 617 250 598 0
BNORM3
20 189 519 248 500 0
BPRIME3
19 192 650 251 631 0
CNORM3
20 362 743 421 724 0
Cinv3
20 361 711 420 692 0
CINV3
20 102 678 161 659 0
Cnorm3
20 102 770 161 751 0
CNORM3
19 333 565 392 546 0
OUT34
19 336 371 395 352 0
OUT33
19 337 351 396 332 0
OUT32
19 392 497 451 478 0
OUT31
20 519 632 578 613 0
OUT34
20 516 405 575 386 0
OUT33
20 511 287 570 268 0
OUT32
20 509 120 568 101 0
OUT31
4 136 170 185 121 0 1
4 138 510 187 461 0 1
4 179 749 228 700 0 1
22 491 36 604 16 0 \NUL
Part C(NOR only)
22 365 59 772 39 0 \NUL
This page is converted from SOP from the truth table for Part C
22 366 80 762 60 0 \NUL
The AND/OR and inverter gates have been converted to NOR
1 338 158 414 124
1 352 106 414 110
1 414 96 336 60
1 342 325 418 291
1 356 273 418 277
1 418 263 340 227
1 343 498 419 464
1 357 446 419 450
1 419 436 341 400
1 349 676 425 642
1 363 624 425 628
1 425 614 347 578
1 484 336 524 315
1 524 343 484 336
1 511 502 531 424
1 531 452 511 502
1 650 417 679 339
1 679 367 650 417
1 576 438 605 431
1 569 329 605 403
1 724 353 746 353
1 125 83 63 165
1 63 165 137 131
1 63 165 137 159
1 182 145 291 46
1 182 145 295 213
1 182 145 291 74
1 265 105 307 92
1 265 105 307 120
1 264 153 293 144
1 264 153 293 172
1 182 145 295 241
1 257 290 311 259
1 257 290 311 287
1 260 332 297 311
1 260 332 297 339
1 92 486 139 471
1 92 486 139 499
1 101 438 92 486
1 92 486 98 564
1 190 509 184 485
1 184 485 312 460
1 184 485 312 432
1 296 386 63 165
1 296 414 63 165
1 247 540 298 484
1 247 540 298 512
1 246 568 302 564
1 246 568 302 592
1 247 607 318 610
1 247 607 318 638
1 248 640 304 662
1 248 640 304 690
1 225 724 363 733
1 225 724 362 701
1 98 717 103 668
1 98 717 103 760
1 98 717 180 710
1 98 717 180 738
1 470 628 520 622
1 459 110 510 110
1 463 277 512 277
1 448 487 466 488
1 464 450 517 395
1 389 555 466 516
1 393 341 439 322
1 392 361 439 350
39 16777215
47 0
40 1 8 8
50 800 800
51 1 30
30
System
20
700
0
0
1
2
2
34
