read_verilog ../top.v
proc
splice
write_verilog synth.v
