v 20111231 2
C 1000 1000 0 0 0 EMBEDDEDtitle-bordered-C.sym
[
B 1000 1000 22000 17000 15 0 0 0 -1 -1 0 -1 -1 -1 -1 -1
T 15400 2500 5 10 0 0 0 0 1
graphical=1
L 18700 1800 18700 1200 15 0 0 0 -1 -1
T 15300 1600 15 8 1 0 0 0 1
FILE:
T 18800 1600 15 8 1 0 0 0 1
REVISION:
T 18800 1300 15 8 1 0 0 0 1
DRAWN BY: 
T 15300 1300 15 8 1 0 0 0 1
PAGE
T 17000 1300 15 8 1 0 0 0 1
OF
T 15300 1900 15 8 1 0 0 0 1
TITLE
B 15200 1200 7600 1400 15 0 0 0 -1 -1 0 -1 -1 -1 -1 -1
L 15200 1800 22800 1800 15 0 0 0 -1 -1
L 1200 11000 1000 11000 15 0 0 0 -1 -1
L 1200 9000 1000 9000 15 0 0 0 -1 -1
L 1200 7000 1000 7000 15 0 0 0 -1 -1
L 1200 5000 1000 5000 15 0 0 0 -1 -1
L 1200 3000 1000 3000 15 0 0 0 -1 -1
L 3000 1200 3000 1000 15 0 0 0 -1 -1
L 5000 1200 5000 1000 15 0 0 0 -1 -1
L 7000 1200 7000 1000 15 0 0 0 -1 -1
L 9000 1200 9000 1000 15 0 0 0 -1 -1
L 11000 1200 11000 1000 15 0 0 0 -1 -1
L 13000 1200 13000 1000 15 0 0 0 -1 -1
L 15000 1200 15000 1000 15 0 0 0 -1 -1
L 17000 1200 17000 1000 15 0 0 0 -1 -1
B 1200 1200 21600 16600 15 0 0 0 -1 -1 0 -1 -1 -1 -1 -1
T 1100 10000 15 8 1 0 0 4 1
E
T 1100 8000 15 8 1 0 0 4 1
D
T 1100 6000 15 8 1 0 0 4 1
C
T 1100 4000 15 8 1 0 0 4 1
B
T 1100 2000 15 8 1 0 0 4 1
A
T 2000 1100 15 8 1 0 0 4 1
1
T 4000 1100 15 8 1 0 0 4 1
2
T 6000 1100 15 8 1 0 0 4 1
3
T 8000 1100 15 8 1 0 0 4 1
4
T 10000 1100 15 8 1 0 0 4 1
5
T 12000 1100 15 8 1 0 0 4 1
6
T 14000 1100 15 8 1 0 0 4 1
7
T 16000 1100 15 8 1 0 0 4 1
8
L 1200 13000 1000 13000 15 0 0 0 -1 -1
L 1200 15000 1000 15000 15 0 0 0 -1 -1
L 1200 17000 1000 17000 15 0 0 0 -1 -1
T 1100 12000 15 8 1 0 0 4 1
F
T 1100 14000 15 8 1 0 0 4 1
G
T 1100 16000 15 8 1 0 0 4 1
H
T 1100 17500 15 8 1 0 0 4 1
I
L 23000 17000 22800 17000 15 0 0 0 -1 -1
L 23000 15000 22800 15000 15 0 0 0 -1 -1
L 23000 13000 22800 13000 15 0 0 0 -1 -1
L 23000 11000 22800 11000 15 0 0 0 -1 -1
L 23000 9000 22800 9000 15 0 0 0 -1 -1
L 23000 7000 22800 7000 15 0 0 0 -1 -1
L 23000 5000 22800 5000 15 0 0 0 -1 -1
L 23000 3000 22800 3000 15 0 0 0 -1 -1
T 22900 17500 15 8 1 0 0 4 1
I
T 22900 16000 15 8 1 0 0 4 1
H
T 22900 14000 15 8 1 0 0 4 1
G
T 22900 12000 15 8 1 0 0 4 1
F
T 22900 10000 15 8 1 0 0 4 1
E
T 22900 8000 15 8 1 0 0 4 1
D
T 22900 6000 15 8 1 0 0 4 1
C
T 22900 4000 15 8 1 0 0 4 1
B
T 22900 2000 15 8 1 0 0 4 1
A
L 21000 1200 21000 1000 15 0 0 0 -1 -1
L 19000 1200 19000 1000 15 0 0 0 -1 -1
T 22000 1100 15 8 1 0 0 4 1
11
T 20000 1100 15 8 1 0 0 4 1
10
T 18000 1100 15 8 1 0 0 4 1
9
L 3000 18000 3000 17800 15 0 0 0 -1 -1
L 5000 18000 5000 17800 15 0 0 0 -1 -1
L 7000 18000 7000 17800 15 0 0 0 -1 -1
L 9000 18000 9000 17800 15 0 0 0 -1 -1
L 11000 18000 11000 17800 15 0 0 0 -1 -1
L 13000 18000 13000 17800 15 0 0 0 -1 -1
L 15000 18000 15000 17800 15 0 0 0 -1 -1
L 17000 18000 17000 17800 15 0 0 0 -1 -1
L 19000 18000 19000 17800 15 0 0 0 -1 -1
L 21000 18000 21000 17800 15 0 0 0 -1 -1
T 2000 17900 15 8 1 0 0 4 1
1
T 4000 17900 15 8 1 0 0 4 1
2
T 6000 17900 15 8 1 0 0 4 1
3
T 8000 17900 15 8 1 0 0 4 1
4
T 10000 17900 15 8 1 0 0 4 1
5
T 12000 17900 15 8 1 0 0 4 1
6
T 14000 17900 15 8 1 0 0 4 1
7
T 16000 17900 15 8 1 0 0 4 1
8
T 18000 17900 15 8 1 0 0 4 1
9
T 20000 17900 15 8 1 0 0 4 1
10
T 22000 17900 15 8 1 0 0 4 1
11
]
{
T 15900 1600 5 10 1 1 0 0 1
file=adsb_cape_pg2.sch
T 19900 1300 5 10 1 1 0 0 1
author=Eric Brombaugh
}
C 2700 2000 1 0 0 EMBEDDEDmount_hole.sym
[
P 2700 2500 3300 2500 1 0 0
{
T 2700 2500 5 10 0 0 0 0 1
pintype=unknown
T 3355 2495 5 10 0 1 0 0 1
pinlabel=unknown
T 3205 2545 5 10 0 1 0 6 1
pinnumber=1
T 2700 2500 5 10 0 0 0 0 1
pinseq=1
T 3100 2800 5 10 0 1 0 0 1
device=mount_hole
}
V 3599 2499 300 3 0 0 0 -1 -1 0 -1 -1 -1 -1 -1
{
T 3599 2499 5 10 0 1 0 0 1
footprint=mount_hole
}
T 3495 1999 8 10 0 1 0 0 1
refdes=MH?
]
{
T 3495 1999 5 10 1 1 0 0 1
refdes=MH2
T 2700 2000 5 10 0 0 0 0 1
footprint=mount_hole_125
}
C 2700 1300 1 0 0 EMBEDDEDmount_hole.sym
[
P 2700 1800 3300 1800 1 0 0
{
T 2700 1800 5 10 0 0 0 0 1
pintype=unknown
T 3355 1795 5 10 0 1 0 0 1
pinlabel=unknown
T 3205 1845 5 10 0 1 0 6 1
pinnumber=1
T 2700 1800 5 10 0 0 0 0 1
pinseq=1
T 3100 2100 5 10 0 1 0 0 1
device=mount_hole
}
V 3599 1799 300 3 0 0 0 -1 -1 0 -1 -1 -1 -1 -1
{
T 3599 1799 5 10 0 1 0 0 1
footprint=mount_hole
}
T 3495 1299 8 10 0 1 0 0 1
refdes=MH?
]
{
T 3495 1299 5 10 1 1 0 0 1
refdes=MH4
T 2700 1300 5 10 0 0 0 0 1
footprint=mount_hole_125
}
C 1400 2000 1 0 0 EMBEDDEDmount_hole.sym
[
P 1400 2500 2000 2500 1 0 0
{
T 1400 2500 5 10 0 0 0 0 1
pintype=unknown
T 2055 2495 5 10 0 1 0 0 1
pinlabel=unknown
T 1905 2545 5 10 0 1 0 6 1
pinnumber=1
T 1400 2500 5 10 0 0 0 0 1
pinseq=1
T 1800 2800 5 10 0 1 0 0 1
device=mount_hole
}
V 2299 2499 300 3 0 0 0 -1 -1 0 -1 -1 -1 -1 -1
{
T 2299 2499 5 10 0 1 0 0 1
footprint=mount_hole
}
T 2195 1999 8 10 0 1 0 0 1
refdes=MH?
]
{
T 2195 1999 5 10 1 1 0 0 1
refdes=MH1
T 1400 2000 5 10 0 0 0 0 1
footprint=mount_hole_125
}
C 1400 1300 1 0 0 EMBEDDEDmount_hole.sym
[
P 1400 1800 2000 1800 1 0 0
{
T 1400 1800 5 10 0 0 0 0 1
pintype=unknown
T 2055 1795 5 10 0 1 0 0 1
pinlabel=unknown
T 1905 1845 5 10 0 1 0 6 1
pinnumber=1
T 1400 1800 5 10 0 0 0 0 1
pinseq=1
T 1800 2100 5 10 0 1 0 0 1
device=mount_hole
}
V 2299 1799 300 3 0 0 0 -1 -1 0 -1 -1 -1 -1 -1
{
T 2299 1799 5 10 0 1 0 0 1
footprint=mount_hole
}
T 2195 1299 8 10 0 1 0 0 1
refdes=MH?
]
{
T 2195 1299 5 10 1 1 0 0 1
refdes=MH3
T 1400 1300 5 10 0 0 0 0 1
footprint=mount_hole_125
}
T 19900 1600 9 10 1 0 0 0 1
-
T 15900 1300 9 10 1 0 0 0 1
2
T 17400 1300 9 10 1 0 0 0 1
3
T 15900 2000 9 10 1 0 0 0 1
ADSB Cape: Config, Clock & I/O Interface
C 3300 17100 1 0 0 EMBEDDED3.3V-plus-1.sym
[
L 3350 17300 3650 17300 3 0 0 0 -1 -1
P 3500 17100 3500 17300 1 0 0
{
T 3550 17150 5 6 0 1 0 0 1
pinnumber=1
T 3550 17150 5 6 0 0 0 0 1
pinseq=1
T 3550 17150 5 6 0 1 0 0 1
pinlabel=1
T 3550 17150 5 6 0 1 0 0 1
pintype=pwr
}
T 3600 17100 8 8 0 0 0 0 1
net=+3.3V:1
T 3375 17350 9 8 1 0 0 0 1
+3.3V
]
C 8600 16400 1 0 0 EMBEDDEDoutput-1.sym
[
L 9300 16400 8800 16400 3 0 0 0 -1 -1
L 9400 16500 9300 16400 3 0 0 0 -1 -1
L 9300 16600 9400 16500 3 0 0 0 -1 -1
L 8800 16600 9300 16600 3 0 0 0 -1 -1
L 8800 16600 8800 16400 3 0 0 0 -1 -1
P 8600 16500 8800 16500 1 0 0
{
T 8850 16450 5 6 0 1 0 0 1
pinnumber=1
T 8850 16450 5 6 0 0 0 0 1
pinseq=1
}
T 8700 16700 5 10 0 0 0 0 1
device=OUTPUT
]
{
T 8700 16700 5 10 0 0 0 0 1
device=OUTPUT
T 9500 16400 5 10 1 1 0 0 1
value=FPGA_INIT
T 8600 16400 5 10 0 1 180 0 1
net=FPGA_INIT:1
}
C 9900 5700 1 0 0 EMBEDDEDfxo-hc73.sym
[
T 8200 4200 5 10 0 0 0 0 1
device=fxo-hc73
P 10200 5800 9900 5800 1 0 1
{
T 10105 5845 5 8 1 1 0 6 1
pinnumber=2
T 10750 5750 5 8 0 0 0 6 1
pinseq=2
T 10255 5795 5 8 1 1 0 0 1
pinlabel=gnd
T 10750 5750 5 8 0 1 0 6 1
pintype=pas
}
P 10200 6100 9900 6100 1 0 1
{
T 10105 6145 5 8 1 1 0 6 1
pinnumber=1
T 10750 6050 5 8 0 0 0 6 1
pinseq=1
T 10255 6095 5 8 1 1 0 0 1
pinlabel=ena
T 10750 6050 5 8 0 1 0 6 1
pintype=pas
}
B 10200 5700 1000 500 3 0 0 0 -1 -1 0 -1 -1 -1 -1 -1
T 10200 6300 8 10 0 1 0 0 1
refdes=U?
P 11200 6100 11500 6100 1 0 1
{
T 11295 6145 5 8 1 1 0 0 1
pinnumber=4
T 10650 6050 5 8 0 0 0 0 1
pinseq=4
T 11145 6095 5 8 1 1 0 6 1
pinlabel=vdd
T 10650 6050 5 8 0 1 0 0 1
pintype=pas
}
P 11500 5800 11200 5800 1 0 0
{
T 11500 5800 5 8 0 0 0 0 1
pintype=pas
T 11145 5795 5 8 1 1 0 6 1
pinlabel=out
T 11295 5845 5 8 1 1 0 0 1
pinnumber=3
T 11500 5800 5 8 0 0 0 0 1
pinseq=3
}
]
{
T 10100 5400 5 10 1 1 0 0 1
device=636L3C020M00000
T 10200 6300 5 10 1 1 0 0 1
refdes=U202
T 9900 5700 5 10 0 0 0 0 1
footprint=OSC_636
}
C 3300 16400 1 0 1 EMBEDDEDoutput-1.sym
[
T 3200 16700 5 10 0 0 0 6 1
device=OUTPUT
P 3300 16500 3100 16500 1 0 0
{
T 3050 16450 5 6 0 0 0 6 1
pinseq=1
T 3050 16450 5 6 0 1 0 6 1
pinnumber=1
}
L 3100 16600 3100 16400 3 0 0 0 -1 -1
L 3100 16600 2600 16600 3 0 0 0 -1 -1
L 2600 16600 2500 16500 3 0 0 0 -1 -1
L 2500 16500 2600 16400 3 0 0 0 -1 -1
L 2600 16400 3100 16400 3 0 0 0 -1 -1
]
{
T 3200 16700 5 10 0 0 0 6 1
device=OUTPUT
T 2400 16400 5 10 1 1 0 6 1
value=I2C2_SDA
T 3300 16400 5 10 0 1 180 6 1
net=I2C2_SDA:1
}
C 3300 16600 1 0 1 EMBEDDEDoutput-1.sym
[
T 3200 16900 5 10 0 0 0 6 1
device=OUTPUT
P 3300 16700 3100 16700 1 0 0
{
T 3050 16650 5 6 0 0 0 6 1
pinseq=1
T 3050 16650 5 6 0 1 0 6 1
pinnumber=1
}
L 3100 16800 3100 16600 3 0 0 0 -1 -1
L 3100 16800 2600 16800 3 0 0 0 -1 -1
L 2600 16800 2500 16700 3 0 0 0 -1 -1
L 2500 16700 2600 16600 3 0 0 0 -1 -1
L 2600 16600 3100 16600 3 0 0 0 -1 -1
]
{
T 3200 16900 5 10 0 0 0 6 1
device=OUTPUT
T 2400 16600 5 10 1 1 0 6 1
value=I2C2_SCL
T 3300 16600 5 10 0 1 180 6 1
net=I2C2_SCL:1
}
N 3700 16500 3300 16500 4
N 3300 16700 3900 16700 4
N 8600 16500 6800 16500 4
N 8600 16300 6800 16300 4
N 6800 15900 8600 15900 4
C 9600 5500 1 0 0 EMBEDDEDgnd-1.sym
[
T 9900 5550 8 10 0 0 0 0 1
net=GND:1
P 9700 5600 9700 5800 1 0 1
{
T 9758 5661 5 4 0 1 0 0 1
pinnumber=1
T 9758 5661 5 4 0 0 0 0 1
pinseq=1
T 9758 5661 5 4 0 1 0 0 1
pinlabel=1
T 9758 5661 5 4 0 1 0 0 1
pintype=pwr
}
L 9600 5600 9800 5600 3 0 0 0 -1 -1
L 9655 5550 9745 5550 3 0 0 0 -1 -1
L 9680 5510 9720 5510 3 0 0 0 -1 -1
]
C 11400 6700 1 0 0 EMBEDDED3.3V-plus-1.sym
[
T 11475 6950 9 8 1 0 0 0 1
+3.3V
T 11700 6700 8 8 0 0 0 0 1
net=+3.3V:1
P 11600 6700 11600 6900 1 0 0
{
T 11650 6750 5 6 0 1 0 0 1
pinnumber=1
T 11650 6750 5 6 0 0 0 0 1
pinseq=1
T 11650 6750 5 6 0 1 0 0 1
pinlabel=1
T 11650 6750 5 6 0 1 0 0 1
pintype=pwr
}
L 11450 6900 11750 6900 3 0 0 0 -1 -1
]
N 11600 6100 11600 6700 4
N 9900 5800 9700 5800 4
N 11600 6100 11500 6100 4
N 9700 6100 9700 6600 4
N 9700 6600 11600 6600 4
N 9700 6100 9900 6100 4
N 11500 5800 15900 5800 4
C 15900 5700 1 0 0 EMBEDDEDoutput-1.sym
[
T 16000 6000 5 10 0 0 0 0 1
device=OUTPUT
L 16600 5700 16100 5700 3 0 0 0 -1 -1
L 16700 5800 16600 5700 3 0 0 0 -1 -1
L 16600 5900 16700 5800 3 0 0 0 -1 -1
L 16100 5900 16600 5900 3 0 0 0 -1 -1
L 16100 5900 16100 5700 3 0 0 0 -1 -1
P 15900 5800 16100 5800 1 0 0
{
T 16150 5750 5 6 0 0 0 0 1
pinseq=1
T 16150 5750 5 6 0 1 0 0 1
pinnumber=1
}
]
{
T 16000 6000 5 10 0 0 0 0 1
device=OUTPUT
T 16800 5700 5 10 1 1 0 0 1
value=FPGA_CLK20
T 15900 5700 5 10 0 1 180 0 1
net=FPGA_CLK20:1
}
C 3700 14600 1 0 0 EMBEDDEDgnd-1.sym
[
T 4000 14650 8 10 0 0 0 0 1
net=GND:1
L 3780 14610 3820 14610 3 0 0 0 -1 -1
L 3755 14650 3845 14650 3 0 0 0 -1 -1
L 3700 14700 3900 14700 3 0 0 0 -1 -1
P 3800 14700 3800 14900 1 0 1
{
T 3858 14761 5 4 0 1 0 0 1
pintype=pwr
T 3858 14761 5 4 0 1 0 0 1
pinlabel=1
T 3858 14761 5 4 0 0 0 0 1
pinseq=1
T 3858 14761 5 4 0 1 0 0 1
pinnumber=1
}
]
N 3600 15300 4100 15300 4
N 3400 15500 4100 15500 4
N 3800 14900 4100 14900 4
C 11600 6200 1 0 0 EMBEDDEDcapacitor-1.sym
[
T 11800 7100 5 10 0 0 0 0 1
symversion=0.1
T 11800 7300 5 10 0 0 0 0 1
numslots=0
T 11800 7500 5 10 0 0 0 0 1
description=capacitor
T 11800 6700 8 10 0 1 0 0 1
refdes=C?
T 11800 6900 5 10 0 0 0 0 1
device=CAPACITOR
L 12000 6400 11800 6400 3 0 0 0 -1 -1
L 12300 6400 12100 6400 3 0 0 0 -1 -1
L 12100 6600 12100 6200 3 0 0 0 -1 -1
L 12000 6600 12000 6200 3 0 0 0 -1 -1
P 12500 6400 12300 6400 1 0 0
{
T 12300 6400 5 8 0 1 0 8 1
pintype=pas
T 12300 6400 9 8 0 1 0 6 1
pinlabel=2
T 12350 6350 5 8 0 1 0 2 1
pinseq=2
T 12350 6450 5 8 0 1 0 0 1
pinnumber=2
}
P 11600 6400 11800 6400 1 0 0
{
T 11800 6400 5 8 0 1 0 2 1
pintype=pas
T 11800 6400 9 8 0 1 0 0 1
pinlabel=1
T 11750 6350 5 8 0 1 0 8 1
pinseq=1
T 11750 6450 5 8 0 1 0 6 1
pinnumber=1
}
]
{
T 11800 6900 5 10 0 0 0 0 1
device=CAPACITOR
T 12000 6600 5 10 1 1 0 0 1
value=0.1uf
T 11600 6200 5 10 0 0 270 0 1
footprint=0603
T 12000 6800 5 10 1 1 0 0 1
refdes=C202
}
C 12400 6100 1 0 0 EMBEDDEDgnd-1.sym
[
T 12700 6150 8 10 0 0 0 0 1
net=GND:1
L 12480 6110 12520 6110 3 0 0 0 -1 -1
L 12455 6150 12545 6150 3 0 0 0 -1 -1
L 12400 6200 12600 6200 3 0 0 0 -1 -1
P 12500 6200 12500 6400 1 0 1
{
T 12558 6261 5 4 0 1 0 0 1
pintype=pwr
T 12558 6261 5 4 0 1 0 0 1
pinlabel=1
T 12558 6261 5 4 0 0 0 0 1
pinseq=1
T 12558 6261 5 4 0 1 0 0 1
pinnumber=1
}
]
C 3200 15500 1 0 1 EMBEDDEDcapacitor-1.sym
[
T 3000 16200 5 10 0 0 0 6 1
device=CAPACITOR
T 3000 16000 8 10 0 1 0 6 1
refdes=C?
T 3000 16800 5 10 0 0 0 6 1
description=capacitor
T 3000 16600 5 10 0 0 0 6 1
numslots=0
T 3000 16400 5 10 0 0 0 6 1
symversion=0.1
P 3200 15700 3000 15700 1 0 0
{
T 3050 15750 5 8 0 1 0 0 1
pinnumber=1
T 3050 15650 5 8 0 1 0 2 1
pinseq=1
T 3000 15700 9 8 0 1 0 6 1
pinlabel=1
T 3000 15700 5 8 0 1 0 8 1
pintype=pas
}
P 2300 15700 2500 15700 1 0 0
{
T 2450 15750 5 8 0 1 0 6 1
pinnumber=2
T 2450 15650 5 8 0 1 0 8 1
pinseq=2
T 2500 15700 9 8 0 1 0 0 1
pinlabel=2
T 2500 15700 5 8 0 1 0 2 1
pintype=pas
}
L 2800 15900 2800 15500 3 0 0 0 -1 -1
L 2700 15900 2700 15500 3 0 0 0 -1 -1
L 2500 15700 2700 15700 3 0 0 0 -1 -1
L 2800 15700 3000 15700 3 0 0 0 -1 -1
]
{
T 3000 16200 5 10 0 0 0 6 1
device=CAPACITOR
T 2400 16200 5 10 1 1 180 6 1
refdes=C201
T 2800 15900 5 10 1 1 0 6 1
value=0.1uf
T 3200 15500 5 10 0 0 270 2 1
footprint=0603
}
C 2400 15400 1 0 1 EMBEDDEDgnd-1.sym
[
T 2100 15450 8 10 0 0 0 6 1
net=GND:1
P 2300 15500 2300 15700 1 0 1
{
T 2242 15561 5 4 0 1 0 6 1
pinnumber=1
T 2242 15561 5 4 0 0 0 6 1
pinseq=1
T 2242 15561 5 4 0 1 0 6 1
pinlabel=1
T 2242 15561 5 4 0 1 0 6 1
pintype=pwr
}
L 2400 15500 2200 15500 3 0 0 0 -1 -1
L 2345 15450 2255 15450 3 0 0 0 -1 -1
L 2320 15410 2280 15410 3 0 0 0 -1 -1
]
N 6800 15700 8600 15700 4
T 4400 17100 9 10 1 0 0 0 2
I2C Port Expander manages FPGA Config
and low-bandwith AUX signals
C 8600 16200 1 0 0 EMBEDDEDoutput-1.sym
[
T 8700 16500 5 10 0 0 0 0 1
device=OUTPUT
P 8600 16300 8800 16300 1 0 0
{
T 8850 16250 5 6 0 1 0 0 1
pinnumber=1
T 8850 16250 5 6 0 0 0 0 1
pinseq=1
}
L 8800 16400 8800 16200 3 0 0 0 -1 -1
L 8800 16400 9300 16400 3 0 0 0 -1 -1
L 9300 16400 9400 16300 3 0 0 0 -1 -1
L 9400 16300 9300 16200 3 0 0 0 -1 -1
L 9300 16200 8800 16200 3 0 0 0 -1 -1
]
{
T 8700 16500 5 10 0 0 0 0 1
device=OUTPUT
T 9500 16200 5 10 1 1 0 0 1
value=FPGA_DONE
T 8600 16200 5 10 0 1 180 0 1
net=FPGA_DONE:1
}
C 8600 15800 1 0 0 EMBEDDEDoutput-1.sym
[
T 8700 16100 5 10 0 0 0 0 1
device=OUTPUT
L 9300 15800 8800 15800 3 0 0 0 -1 -1
L 9400 15900 9300 15800 3 0 0 0 -1 -1
L 9300 16000 9400 15900 3 0 0 0 -1 -1
L 8800 16000 9300 16000 3 0 0 0 -1 -1
L 8800 16000 8800 15800 3 0 0 0 -1 -1
P 8600 15900 8800 15900 1 0 0
{
T 8850 15850 5 6 0 1 0 0 1
pinnumber=1
T 8850 15850 5 6 0 0 0 0 1
pinseq=1
}
]
{
T 8700 16100 5 10 0 0 0 0 1
device=OUTPUT
T 9500 15800 5 10 1 1 0 0 1
value=FPGA_PROG
T 8600 15800 5 10 0 1 180 0 1
net=FPGA_PROG:1
}
C 4100 14500 1 0 0 EMBEDDEDpcf8574_ts.sym
[
B 4400 14500 2100 2200 3 0 0 0 -1 -1 0 -1 -1 -1 -1 -1
P 4100 16500 4400 16500 1 0 0
{
T 4100 16500 5 10 0 0 0 0 1
pintype=pas
T 4455 16495 5 10 1 1 0 0 1
pinlabel=nINT
T 4305 16545 5 10 1 1 0 6 1
pinnumber=1
T 4100 16500 5 10 0 0 0 0 1
pinseq=1
}
P 4100 16300 4400 16300 1 0 0
{
T 4100 16300 5 10 0 0 0 0 1
pintype=pas
T 4455 16295 5 10 1 1 0 0 1
pinlabel=SCL
T 4305 16345 5 10 1 1 0 6 1
pinnumber=2
T 4100 16300 5 10 0 0 0 0 1
pinseq=2
}
P 4100 16100 4400 16100 1 0 0
{
T 4100 16100 5 10 0 0 0 0 1
pintype=pas
T 4455 16095 5 10 1 1 0 0 1
pinlabel=NC
T 4305 16145 5 10 1 1 0 6 1
pinnumber=3
T 4100 16100 5 10 0 0 0 0 1
pinseq=3
}
P 4100 15900 4400 15900 1 0 0
{
T 4100 15900 5 10 0 0 0 0 1
pintype=pas
T 4455 15895 5 10 1 1 0 0 1
pinlabel=SDA
T 4305 15945 5 10 1 1 0 6 1
pinnumber=4
T 4100 15900 5 10 0 0 0 0 1
pinseq=4
}
P 4100 15700 4400 15700 1 0 0
{
T 4100 15700 5 10 0 0 0 0 1
pintype=pas
T 4455 15695 5 10 1 1 0 0 1
pinlabel=VDD
T 4305 15745 5 10 1 1 0 6 1
pinnumber=5
T 4100 15700 5 10 0 0 0 0 1
pinseq=5
}
P 4100 15500 4400 15500 1 0 0
{
T 4100 15500 5 10 0 0 0 0 1
pintype=pas
T 4455 15495 5 10 1 1 0 0 1
pinlabel=A0
T 4305 15545 5 10 1 1 0 6 1
pinnumber=6
T 4100 15500 5 10 0 0 0 0 1
pinseq=6
}
P 4100 15300 4400 15300 1 0 0
{
T 4100 15300 5 10 0 0 0 0 1
pintype=pas
T 4455 15295 5 10 1 1 0 0 1
pinlabel=A1
T 4305 15345 5 10 1 1 0 6 1
pinnumber=7
T 4100 15300 5 10 0 0 0 0 1
pinseq=7
}
P 4100 15100 4400 15100 1 0 0
{
T 4100 15100 5 10 0 0 0 0 1
pintype=pas
T 4455 15095 5 10 1 1 0 0 1
pinlabel=NC
T 4305 15145 5 10 1 1 0 6 1
pinnumber=8
T 4100 15100 5 10 0 0 0 0 1
pinseq=8
}
P 4100 14900 4400 14900 1 0 0
{
T 4100 14900 5 10 0 0 0 0 1
pintype=pas
T 4455 14895 5 10 1 1 0 0 1
pinlabel=A2
T 4305 14945 5 10 1 1 0 6 1
pinnumber=9
T 4100 14900 5 10 0 0 0 0 1
pinseq=9
}
P 4100 14700 4400 14700 1 0 0
{
T 4100 14700 5 10 0 0 0 0 1
pintype=pas
T 4455 14695 5 10 1 1 0 0 1
pinlabel=P0
T 4305 14745 5 10 1 1 0 6 1
pinnumber=10
T 4100 14700 5 10 0 0 0 0 1
pinseq=10
}
P 6800 14700 6500 14700 1 0 0
{
T 6800 14700 5 10 0 0 0 6 1
pintype=pas
T 6445 14695 5 10 1 1 0 6 1
pinlabel=P1
T 6595 14745 5 10 1 1 0 0 1
pinnumber=11
T 6800 14700 5 10 0 0 0 6 1
pinseq=11
}
P 6800 14900 6500 14900 1 0 0
{
T 6800 14900 5 10 0 0 0 6 1
pintype=pas
T 6445 14895 5 10 1 1 0 6 1
pinlabel=P2
T 6595 14945 5 10 1 1 0 0 1
pinnumber=12
T 6800 14900 5 10 0 0 0 6 1
pinseq=12
}
P 6800 15100 6500 15100 1 0 0
{
T 6800 15100 5 10 0 0 0 6 1
pintype=pas
T 6445 15095 5 10 1 1 0 6 1
pinlabel=NC
T 6595 15145 5 10 1 1 0 0 1
pinnumber=13
T 6800 15100 5 10 0 0 0 6 1
pinseq=13
}
P 6800 15300 6500 15300 1 0 0
{
T 6800 15300 5 10 0 0 0 6 1
pintype=pas
T 6445 15295 5 10 1 1 0 6 1
pinlabel=P3
T 6595 15345 5 10 1 1 0 0 1
pinnumber=14
T 6800 15300 5 10 0 0 0 6 1
pinseq=14
}
P 6800 15500 6500 15500 1 0 0
{
T 6800 15500 5 10 0 0 0 6 1
pintype=pas
T 6445 15495 5 10 1 1 0 6 1
pinlabel=VSS
T 6595 15545 5 10 1 1 0 0 1
pinnumber=15
T 6800 15500 5 10 0 0 0 6 1
pinseq=15
}
P 6800 15700 6500 15700 1 0 0
{
T 6800 15700 5 10 0 0 0 6 1
pintype=pas
T 6445 15695 5 10 1 1 0 6 1
pinlabel=P4
T 6595 15745 5 10 1 1 0 0 1
pinnumber=16
T 6800 15700 5 10 0 0 0 6 1
pinseq=16
}
T 3700 15600 8 10 0 1 0 0 1
footprint=TSSOP16
T 5500 16700 8 10 0 1 0 0 1
device=PCF8574_TS
T 4400 16700 5 10 0 1 0 0 1
refdes=U?
P 6800 15900 6500 15900 1 0 0
{
T 6800 15900 5 10 0 0 0 6 1
pintype=pas
T 6445 15895 5 10 1 1 0 6 1
pinlabel=P5
T 6595 15945 5 10 1 1 0 0 1
pinnumber=17
T 6800 15900 5 10 0 0 0 6 1
pinseq=17
}
P 6800 16100 6500 16100 1 0 0
{
T 6800 16100 5 10 0 0 0 6 1
pintype=pas
T 6445 16095 5 10 1 1 0 6 1
pinlabel=NC
T 6595 16145 5 10 1 1 0 0 1
pinnumber=18
T 6800 16100 5 10 0 0 0 6 1
pinseq=18
}
P 6800 16300 6500 16300 1 0 0
{
T 6800 16300 5 10 0 0 0 6 1
pintype=pas
T 6445 16295 5 10 1 1 0 6 1
pinlabel=P6
T 6595 16345 5 10 1 1 0 0 1
pinnumber=19
T 6800 16300 5 10 0 0 0 6 1
pinseq=19
}
P 6800 16500 6500 16500 1 0 0
{
T 6800 16500 5 10 0 0 0 6 1
pintype=pas
T 6445 16495 5 10 1 1 0 6 1
pinlabel=P7
T 6595 16545 5 10 1 1 0 0 1
pinnumber=20
T 6800 16500 5 10 0 0 0 6 1
pinseq=20
}
]
{
T 3700 15600 5 10 0 1 0 0 1
footprint=SSOP20
T 5500 16700 5 10 1 1 0 0 1
device=PCF8574_TS
T 4400 16700 5 10 1 1 0 0 1
refdes=U201
}
N 4100 15700 3200 15700 4
N 3500 17100 3500 15700 4
N 4100 16300 3900 16300 4
N 3900 16300 3900 16700 4
N 4100 15900 3700 15900 4
N 3700 15900 3700 16500 4
N 6800 15300 7300 15300 4
C 7900 15200 1 0 0 EMBEDDEDgnd-1.sym
[
T 8200 15250 8 10 0 0 0 0 1
net=GND:1
P 8000 15300 8000 15500 1 0 1
{
T 8058 15361 5 4 0 1 0 0 1
pintype=pwr
T 8058 15361 5 4 0 1 0 0 1
pinlabel=1
T 8058 15361 5 4 0 0 0 0 1
pinseq=1
T 8058 15361 5 4 0 1 0 0 1
pinnumber=1
}
L 7900 15300 8100 15300 3 0 0 0 -1 -1
L 7955 15250 8045 15250 3 0 0 0 -1 -1
L 7980 15210 8020 15210 3 0 0 0 -1 -1
]
N 6800 15500 8000 15500 4
N 8600 15100 7300 15100 4
N 7300 15100 7300 15300 4
C 8600 15600 1 0 0 EMBEDDEDoutput-1.sym
[
P 8600 15700 8800 15700 1 0 0
{
T 8850 15650 5 6 0 1 0 0 1
pinnumber=1
T 8850 15650 5 6 0 0 0 0 1
pinseq=1
}
L 8800 15800 8800 15600 3 0 0 0 -1 -1
L 8800 15800 9300 15800 3 0 0 0 -1 -1
L 9300 15800 9400 15700 3 0 0 0 -1 -1
L 9400 15700 9300 15600 3 0 0 0 -1 -1
L 9300 15600 8800 15600 3 0 0 0 -1 -1
T 8700 15900 5 10 0 0 0 0 1
device=OUTPUT
]
{
T 8700 15900 5 10 0 0 0 0 1
device=OUTPUT
T 9500 15600 5 10 1 1 0 0 1
value=FPGA_AUX4
T 8600 15600 5 10 0 0 0 0 1
net=FPGA_AUX4:1
}
N 6800 14900 8600 14900 4
N 6800 14700 8600 14700 4
N 4100 14700 4100 14200 4
N 4100 14200 7300 14200 4
N 7300 14200 7300 14500 4
N 7300 14500 8600 14500 4
C 3300 15000 1 0 1 EMBEDDEDoutput-1.sym
[
P 3300 15100 3100 15100 1 0 0
{
T 3050 15050 5 6 0 0 0 6 1
pinseq=1
T 3050 15050 5 6 0 1 0 6 1
pinnumber=1
}
L 3100 15200 3100 15000 3 0 0 0 -1 -1
L 3100 15200 2600 15200 3 0 0 0 -1 -1
L 2600 15200 2500 15100 3 0 0 0 -1 -1
L 2500 15100 2600 15000 3 0 0 0 -1 -1
L 2600 15000 3100 15000 3 0 0 0 -1 -1
T 3200 15300 5 10 0 0 0 6 1
device=OUTPUT
]
{
T 3200 15300 5 10 0 0 0 6 1
device=OUTPUT
T 2400 15000 5 10 1 1 0 6 1
value=I2C2_A0
T 3300 15000 5 10 0 1 180 6 1
net=I2C2_A0:1
}
C 3300 14800 1 0 1 EMBEDDEDoutput-1.sym
[
P 3300 14900 3100 14900 1 0 0
{
T 3050 14850 5 6 0 0 0 6 1
pinseq=1
T 3050 14850 5 6 0 1 0 6 1
pinnumber=1
}
L 3100 15000 3100 14800 3 0 0 0 -1 -1
L 3100 15000 2600 15000 3 0 0 0 -1 -1
L 2600 15000 2500 14900 3 0 0 0 -1 -1
L 2500 14900 2600 14800 3 0 0 0 -1 -1
L 2600 14800 3100 14800 3 0 0 0 -1 -1
T 3200 15100 5 10 0 0 0 6 1
device=OUTPUT
]
{
T 3200 15100 5 10 0 0 0 6 1
device=OUTPUT
T 2400 14800 5 10 1 1 0 6 1
value=I2C2_A1
T 3300 14800 5 10 0 1 180 6 1
net=I2C2_A1:1
}
N 3300 15100 3400 15100 4
N 3400 15100 3400 15500 4
N 3300 14900 3600 14900 4
N 3600 14900 3600 15300 4
C 8600 15000 1 0 0 EMBEDDEDoutput-1.sym
[
P 8600 15100 8800 15100 1 0 0
{
T 8850 15050 5 6 0 1 0 0 1
pinnumber=1
T 8850 15050 5 6 0 0 0 0 1
pinseq=1
}
L 8800 15200 8800 15000 3 0 0 0 -1 -1
L 8800 15200 9300 15200 3 0 0 0 -1 -1
L 9300 15200 9400 15100 3 0 0 0 -1 -1
L 9400 15100 9300 15000 3 0 0 0 -1 -1
L 9300 15000 8800 15000 3 0 0 0 -1 -1
T 8700 15300 5 10 0 0 0 0 1
device=OUTPUT
]
{
T 8700 15300 5 10 0 0 0 0 1
device=OUTPUT
T 9500 15000 5 10 1 1 0 0 1
value=FPGA_AUX3
T 8600 15000 5 10 0 0 0 0 1
net=FPGA_AUX3:1
}
C 8600 14800 1 0 0 EMBEDDEDoutput-1.sym
[
P 8600 14900 8800 14900 1 0 0
{
T 8850 14850 5 6 0 1 0 0 1
pinnumber=1
T 8850 14850 5 6 0 0 0 0 1
pinseq=1
}
L 8800 15000 8800 14800 3 0 0 0 -1 -1
L 8800 15000 9300 15000 3 0 0 0 -1 -1
L 9300 15000 9400 14900 3 0 0 0 -1 -1
L 9400 14900 9300 14800 3 0 0 0 -1 -1
L 9300 14800 8800 14800 3 0 0 0 -1 -1
T 8700 15100 5 10 0 0 0 0 1
device=OUTPUT
]
{
T 8700 15100 5 10 0 0 0 0 1
device=OUTPUT
T 9500 14800 5 10 1 1 0 0 1
value=FPGA_AUX2
T 8600 14800 5 10 0 0 0 0 1
net=FPGA_AUX2:1
}
C 8600 14600 1 0 0 EMBEDDEDoutput-1.sym
[
P 8600 14700 8800 14700 1 0 0
{
T 8850 14650 5 6 0 1 0 0 1
pinnumber=1
T 8850 14650 5 6 0 0 0 0 1
pinseq=1
}
L 8800 14800 8800 14600 3 0 0 0 -1 -1
L 8800 14800 9300 14800 3 0 0 0 -1 -1
L 9300 14800 9400 14700 3 0 0 0 -1 -1
L 9400 14700 9300 14600 3 0 0 0 -1 -1
L 9300 14600 8800 14600 3 0 0 0 -1 -1
T 8700 14900 5 10 0 0 0 0 1
device=OUTPUT
]
{
T 8700 14900 5 10 0 0 0 0 1
device=OUTPUT
T 9500 14600 5 10 1 1 0 0 1
value=FPGA_AUX1
T 8600 14600 5 10 0 0 0 0 1
net=FPGA_AUX1:1
}
C 8600 14400 1 0 0 EMBEDDEDoutput-1.sym
[
P 8600 14500 8800 14500 1 0 0
{
T 8850 14450 5 6 0 1 0 0 1
pinnumber=1
T 8850 14450 5 6 0 0 0 0 1
pinseq=1
}
L 8800 14600 8800 14400 3 0 0 0 -1 -1
L 8800 14600 9300 14600 3 0 0 0 -1 -1
L 9300 14600 9400 14500 3 0 0 0 -1 -1
L 9400 14500 9300 14400 3 0 0 0 -1 -1
L 9300 14400 8800 14400 3 0 0 0 -1 -1
T 8700 14700 5 10 0 0 0 0 1
device=OUTPUT
]
{
T 8700 14700 5 10 0 0 0 0 1
device=OUTPUT
T 9500 14400 5 10 1 1 0 0 1
value=FPGA_AUX0
T 8600 14400 5 10 0 0 0 0 1
net=FPGA_AUX0:1
}
T 1700 14500 9 10 1 0 0 0 1
I2C Address 0x38-0x3B
C 9400 7800 1 0 0 EMBEDDEDad9200.sym
[
B 9700 7800 2100 3000 3 0 0 0 -1 -1 0 -1 -1 -1 -1 -1
P 9400 10600 9700 10600 1 0 0
{
T 9400 10600 5 10 0 0 0 0 1
pintype=pas
T 9755 10595 5 10 1 1 0 0 1
pinlabel=AVSS
T 9605 10645 5 10 1 1 0 6 1
pinnumber=1
T 9400 10600 5 10 0 0 0 0 1
pinseq=1
}
P 9400 10400 9700 10400 1 0 0
{
T 9400 10400 5 10 0 0 0 0 1
pintype=pas
T 9755 10395 5 10 1 1 0 0 1
pinlabel=DRVDD
T 9605 10445 5 10 1 1 0 6 1
pinnumber=2
T 9400 10400 5 10 0 0 0 0 1
pinseq=2
}
P 9400 10200 9700 10200 1 0 0
{
T 9400 10200 5 10 0 0 0 0 1
pintype=pas
T 9755 10195 5 10 1 1 0 0 1
pinlabel=D0
T 9605 10245 5 10 1 1 0 6 1
pinnumber=3
T 9400 10200 5 10 0 0 0 0 1
pinseq=3
}
P 9400 10000 9700 10000 1 0 0
{
T 9400 10000 5 10 0 0 0 0 1
pintype=pas
T 9755 9995 5 10 1 1 0 0 1
pinlabel=D1
T 9605 10045 5 10 1 1 0 6 1
pinnumber=4
T 9400 10000 5 10 0 0 0 0 1
pinseq=4
}
P 9400 9800 9700 9800 1 0 0
{
T 9400 9800 5 10 0 0 0 0 1
pintype=pas
T 9755 9795 5 10 1 1 0 0 1
pinlabel=D2
T 9605 9845 5 10 1 1 0 6 1
pinnumber=5
T 9400 9800 5 10 0 0 0 0 1
pinseq=5
}
P 9400 9600 9700 9600 1 0 0
{
T 9400 9600 5 10 0 0 0 0 1
pintype=pas
T 9755 9595 5 10 1 1 0 0 1
pinlabel=D3
T 9605 9645 5 10 1 1 0 6 1
pinnumber=6
T 9400 9600 5 10 0 0 0 0 1
pinseq=6
}
P 9400 9400 9700 9400 1 0 0
{
T 9400 9400 5 10 0 0 0 0 1
pintype=pas
T 9755 9395 5 10 1 1 0 0 1
pinlabel=D4
T 9605 9445 5 10 1 1 0 6 1
pinnumber=7
T 9400 9400 5 10 0 0 0 0 1
pinseq=7
}
P 9400 9200 9700 9200 1 0 0
{
T 9400 9200 5 10 0 0 0 0 1
pintype=pas
T 9755 9195 5 10 1 1 0 0 1
pinlabel=D5
T 9605 9245 5 10 1 1 0 6 1
pinnumber=8
T 9400 9200 5 10 0 0 0 0 1
pinseq=8
}
P 9400 9000 9700 9000 1 0 0
{
T 9400 9000 5 10 0 0 0 0 1
pintype=pas
T 9755 8995 5 10 1 1 0 0 1
pinlabel=D6
T 9605 9045 5 10 1 1 0 6 1
pinnumber=9
T 9400 9000 5 10 0 0 0 0 1
pinseq=9
}
P 9400 8800 9700 8800 1 0 0
{
T 9400 8800 5 10 0 0 0 0 1
pintype=pas
T 9755 8795 5 10 1 1 0 0 1
pinlabel=D7
T 9605 8845 5 10 1 1 0 6 1
pinnumber=10
T 9400 8800 5 10 0 0 0 0 1
pinseq=10
}
P 9400 8600 9700 8600 1 0 0
{
T 9400 8600 5 10 0 0 0 0 1
pintype=pas
T 9755 8595 5 10 1 1 0 0 1
pinlabel=D8
T 9605 8645 5 10 1 1 0 6 1
pinnumber=11
T 9400 8600 5 10 0 0 0 0 1
pinseq=11
}
P 9400 8400 9700 8400 1 0 0
{
T 9400 8400 5 10 0 0 0 0 1
pintype=pas
T 9755 8395 5 10 1 1 0 0 1
pinlabel=D9
T 9605 8445 5 10 1 1 0 6 1
pinnumber=12
T 9400 8400 5 10 0 0 0 0 1
pinseq=12
}
P 9400 8200 9700 8200 1 0 0
{
T 9400 8200 5 10 0 0 0 0 1
pintype=pas
T 9755 8195 5 10 1 1 0 0 1
pinlabel=OTR
T 9605 8245 5 10 1 1 0 6 1
pinnumber=13
T 9400 8200 5 10 0 0 0 0 1
pinseq=13
}
P 9400 8000 9700 8000 1 0 0
{
T 9400 8000 5 10 0 0 0 0 1
pintype=pas
T 9755 7995 5 10 1 1 0 0 1
pinlabel=DRVSS
T 9605 8045 5 10 1 1 0 6 1
pinnumber=14
T 9400 8000 5 10 0 0 0 0 1
pinseq=11
}
P 12100 8000 11800 8000 1 0 0
{
T 12100 8000 5 10 0 0 0 6 1
pintype=pas
T 11745 7995 5 10 1 1 0 6 1
pinlabel=CLK
T 11895 8045 5 10 1 1 0 0 1
pinnumber=15
T 12100 8000 5 10 0 0 0 6 1
pinseq=15
}
P 12100 8200 11800 8200 1 0 0
{
T 12100 8200 5 10 0 0 0 6 1
pintype=pas
T 11745 8195 5 10 1 1 0 6 1
pinlabel=3-STATE
T 11895 8245 5 10 1 1 0 0 1
pinnumber=16
T 12100 8200 5 10 0 0 0 6 1
pinseq=16
}
T 9200 10600 8 10 0 1 0 0 1
footprint=TSSOP28
T 11000 10800 8 10 0 1 0 0 1
device=AD9200
T 9700 10800 5 10 0 1 0 0 1
refdes=U?
P 12100 8400 11800 8400 1 0 0
{
T 12100 8400 5 10 0 0 0 0 1
pintype=unknown
T 11745 8395 5 10 1 1 0 6 1
pinlabel=STBY
T 11895 8445 5 10 1 1 0 0 1
pinnumber=17
T 12100 8400 5 10 0 0 0 0 1
pinseq=17
}
P 12100 8600 11800 8600 1 0 0
{
T 12100 8600 5 10 0 0 0 0 1
pintype=unknown
T 11745 8595 5 10 1 1 0 6 1
pinlabel=REFSENSE
T 11895 8645 5 10 1 1 0 0 1
pinnumber=18
T 12100 8600 5 10 0 0 0 0 1
pinseq=18
}
P 12100 8800 11800 8800 1 0 0
{
T 12100 8800 5 10 0 0 0 0 1
pintype=unknown
T 11745 8795 5 10 1 1 0 6 1
pinlabel=CLAMP
T 11895 8845 5 10 1 1 0 0 1
pinnumber=19
T 12100 8800 5 10 0 0 0 0 1
pinseq=19
}
P 12100 9000 11800 9000 1 0 0
{
T 12100 9000 5 10 0 0 0 0 1
pintype=unknown
T 11745 8995 5 10 1 1 0 6 1
pinlabel=CLAMPIN
T 11895 9045 5 10 1 1 0 0 1
pinnumber=20
T 12100 9000 5 10 0 0 0 0 1
pinseq=20
}
P 12100 9200 11800 9200 1 0 0
{
T 12100 9200 5 10 0 0 0 0 1
pintype=unknown
T 11745 9195 5 10 1 1 0 6 1
pinlabel=REFTS
T 11895 9245 5 10 1 1 0 0 1
pinnumber=21
T 12100 9200 5 10 0 0 0 0 1
pinseq=21
}
P 12100 9400 11800 9400 1 0 0
{
T 12100 9400 5 10 0 0 0 0 1
pintype=unknown
T 11745 9395 5 10 1 1 0 6 1
pinlabel=REFTF
T 11895 9445 5 10 1 1 0 0 1
pinnumber=22
T 12100 9400 5 10 0 0 0 0 1
pinseq=22
}
P 12100 9600 11800 9600 1 0 0
{
T 12100 9600 5 10 0 0 0 0 1
pintype=unknown
T 11745 9595 5 10 1 1 0 6 1
pinlabel=MODE
T 11895 9645 5 10 1 1 0 0 1
pinnumber=23
T 12100 9600 5 10 0 0 0 0 1
pinseq=23
}
P 12100 9800 11800 9800 1 0 0
{
T 12100 9800 5 10 0 0 0 0 1
pintype=unknown
T 11745 9795 5 10 1 1 0 6 1
pinlabel=REFBF
T 11895 9845 5 10 1 1 0 0 1
pinnumber=24
T 12100 9800 5 10 0 0 0 0 1
pinseq=24
}
P 12100 10000 11800 10000 1 0 0
{
T 12100 10000 5 10 0 0 0 0 1
pintype=unknown
T 11745 9995 5 10 1 1 0 6 1
pinlabel=REFBS
T 11895 10045 5 10 1 1 0 0 1
pinnumber=25
T 12100 10000 5 10 0 0 0 0 1
pinseq=25
}
P 12100 10200 11800 10200 1 0 0
{
T 12100 10200 5 10 0 0 0 0 1
pintype=unknown
T 11745 10195 5 10 1 1 0 6 1
pinlabel=VREF
T 11895 10245 5 10 1 1 0 0 1
pinnumber=26
T 12100 10200 5 10 0 0 0 0 1
pinseq=26
}
P 12100 10400 11800 10400 1 0 0
{
T 12100 10400 5 10 0 0 0 0 1
pintype=unknown
T 11745 10395 5 10 1 1 0 6 1
pinlabel=AIN
T 11895 10445 5 10 1 1 0 0 1
pinnumber=27
T 12100 10400 5 10 0 0 0 0 1
pinseq=27
}
P 12100 10600 11800 10600 1 0 0
{
T 12100 10600 5 10 0 0 0 0 1
pintype=unknown
T 11745 10595 5 10 1 1 0 6 1
pinlabel=AVDD
T 11895 10645 5 10 1 1 0 0 1
pinnumber=28
T 12100 10600 5 10 0 0 0 0 1
pinseq=28
}
]
{
T 9200 10600 5 10 0 1 0 0 1
footprint=TSSOP28
T 11000 10800 5 10 1 1 0 0 1
device=AD9200
T 9700 10800 5 10 1 1 0 0 1
refdes=U203
}
N 12100 8000 13100 8000 4
C 12200 7500 1 0 0 EMBEDDEDgnd-1.sym
[
P 12300 7600 12300 7800 1 0 1
{
T 12358 7661 5 4 0 1 0 0 1
pintype=pwr
T 12358 7661 5 4 0 1 0 0 1
pinlabel=1
T 12358 7661 5 4 0 0 0 0 1
pinseq=1
T 12358 7661 5 4 0 1 0 0 1
pinnumber=1
}
L 12200 7600 12400 7600 3 0 0 0 -1 -1
L 12255 7550 12345 7550 3 0 0 0 -1 -1
L 12280 7510 12320 7510 3 0 0 0 -1 -1
T 12500 7550 8 10 0 0 0 0 1
net=GND:1
]
C 9100 7500 1 0 0 EMBEDDEDgnd-1.sym
[
P 9200 7600 9200 7800 1 0 1
{
T 9258 7661 5 4 0 1 0 0 1
pintype=pwr
T 9258 7661 5 4 0 1 0 0 1
pinlabel=1
T 9258 7661 5 4 0 0 0 0 1
pinseq=1
T 9258 7661 5 4 0 1 0 0 1
pinnumber=1
}
L 9100 7600 9300 7600 3 0 0 0 -1 -1
L 9155 7550 9245 7550 3 0 0 0 -1 -1
L 9180 7510 9220 7510 3 0 0 0 -1 -1
T 9400 7550 8 10 0 0 0 0 1
net=GND:1
]
N 12100 8200 12300 8200 4
N 12300 7800 12300 10000 4
N 12100 8400 12300 8400 4
N 9400 10600 9200 10600 4
N 9200 10600 9200 7800 4
N 9400 8000 9200 8000 4
C 8600 11400 1 0 0 EMBEDDED3.3V-plus-1.sym
[
L 8650 11600 8950 11600 3 0 0 0 -1 -1
P 8800 11400 8800 11600 1 0 0
{
T 8850 11450 5 6 0 1 0 0 1
pinnumber=1
T 8850 11450 5 6 0 0 0 0 1
pinseq=1
T 8850 11450 5 6 0 1 0 0 1
pinlabel=1
T 8850 11450 5 6 0 1 0 0 1
pintype=pwr
}
T 8900 11400 8 8 0 0 0 0 1
net=+3.3V:1
T 8675 11650 9 8 1 0 0 0 1
+3.3V
]
N 9400 10400 8800 10400 4
N 8800 10400 8800 11400 4
C 7900 10100 1 0 1 EMBEDDEDoutput-1.sym
[
P 7900 10200 7700 10200 1 0 0
{
T 7650 10150 5 6 0 1 0 6 1
pinnumber=1
T 7650 10150 5 6 0 0 0 6 1
pinseq=1
}
L 7700 10300 7700 10100 3 0 0 0 -1 -1
L 7700 10300 7200 10300 3 0 0 0 -1 -1
L 7200 10300 7100 10200 3 0 0 0 -1 -1
L 7100 10200 7200 10100 3 0 0 0 -1 -1
L 7200 10100 7700 10100 3 0 0 0 -1 -1
T 7800 10400 5 10 0 0 0 6 1
device=OUTPUT
]
{
T 7800 10400 5 10 0 0 0 6 1
device=OUTPUT
T 7000 10100 5 10 1 1 0 6 1
value=ADC_D0
T 7900 10100 5 10 0 0 0 6 1
net=ADC_D0:1
}
C 7900 9900 1 0 1 EMBEDDEDoutput-1.sym
[
P 7900 10000 7700 10000 1 0 0
{
T 7650 9950 5 6 0 1 0 6 1
pinnumber=1
T 7650 9950 5 6 0 0 0 6 1
pinseq=1
}
L 7700 10100 7700 9900 3 0 0 0 -1 -1
L 7700 10100 7200 10100 3 0 0 0 -1 -1
L 7200 10100 7100 10000 3 0 0 0 -1 -1
L 7100 10000 7200 9900 3 0 0 0 -1 -1
L 7200 9900 7700 9900 3 0 0 0 -1 -1
T 7800 10200 5 10 0 0 0 6 1
device=OUTPUT
]
{
T 7800 10200 5 10 0 0 0 6 1
device=OUTPUT
T 7000 9900 5 10 1 1 0 6 1
value=ADC_D1
T 7900 9900 5 10 0 0 0 6 1
net=ADC_D1:1
}
C 7900 9700 1 0 1 EMBEDDEDoutput-1.sym
[
P 7900 9800 7700 9800 1 0 0
{
T 7650 9750 5 6 0 1 0 6 1
pinnumber=1
T 7650 9750 5 6 0 0 0 6 1
pinseq=1
}
L 7700 9900 7700 9700 3 0 0 0 -1 -1
L 7700 9900 7200 9900 3 0 0 0 -1 -1
L 7200 9900 7100 9800 3 0 0 0 -1 -1
L 7100 9800 7200 9700 3 0 0 0 -1 -1
L 7200 9700 7700 9700 3 0 0 0 -1 -1
T 7800 10000 5 10 0 0 0 6 1
device=OUTPUT
]
{
T 7800 10000 5 10 0 0 0 6 1
device=OUTPUT
T 7000 9700 5 10 1 1 0 6 1
value=ADC_D2
T 7900 9700 5 10 0 0 0 6 1
net=ADC_D2:1
}
C 7900 9500 1 0 1 EMBEDDEDoutput-1.sym
[
P 7900 9600 7700 9600 1 0 0
{
T 7650 9550 5 6 0 1 0 6 1
pinnumber=1
T 7650 9550 5 6 0 0 0 6 1
pinseq=1
}
L 7700 9700 7700 9500 3 0 0 0 -1 -1
L 7700 9700 7200 9700 3 0 0 0 -1 -1
L 7200 9700 7100 9600 3 0 0 0 -1 -1
L 7100 9600 7200 9500 3 0 0 0 -1 -1
L 7200 9500 7700 9500 3 0 0 0 -1 -1
T 7800 9800 5 10 0 0 0 6 1
device=OUTPUT
]
{
T 7800 9800 5 10 0 0 0 6 1
device=OUTPUT
T 7000 9500 5 10 1 1 0 6 1
value=ADC_D3
T 7900 9500 5 10 0 0 0 6 1
net=ADC_D3:1
}
C 7900 9300 1 0 1 EMBEDDEDoutput-1.sym
[
P 7900 9400 7700 9400 1 0 0
{
T 7650 9350 5 6 0 1 0 6 1
pinnumber=1
T 7650 9350 5 6 0 0 0 6 1
pinseq=1
}
L 7700 9500 7700 9300 3 0 0 0 -1 -1
L 7700 9500 7200 9500 3 0 0 0 -1 -1
L 7200 9500 7100 9400 3 0 0 0 -1 -1
L 7100 9400 7200 9300 3 0 0 0 -1 -1
L 7200 9300 7700 9300 3 0 0 0 -1 -1
T 7800 9600 5 10 0 0 0 6 1
device=OUTPUT
]
{
T 7800 9600 5 10 0 0 0 6 1
device=OUTPUT
T 7000 9300 5 10 1 1 0 6 1
value=ADC_D4
T 7900 9300 5 10 0 0 0 6 1
net=ADC_D4:1
}
C 7900 9100 1 0 1 EMBEDDEDoutput-1.sym
[
P 7900 9200 7700 9200 1 0 0
{
T 7650 9150 5 6 0 1 0 6 1
pinnumber=1
T 7650 9150 5 6 0 0 0 6 1
pinseq=1
}
L 7700 9300 7700 9100 3 0 0 0 -1 -1
L 7700 9300 7200 9300 3 0 0 0 -1 -1
L 7200 9300 7100 9200 3 0 0 0 -1 -1
L 7100 9200 7200 9100 3 0 0 0 -1 -1
L 7200 9100 7700 9100 3 0 0 0 -1 -1
T 7800 9400 5 10 0 0 0 6 1
device=OUTPUT
]
{
T 7800 9400 5 10 0 0 0 6 1
device=OUTPUT
T 7000 9100 5 10 1 1 0 6 1
value=ADC_D5
T 7900 9100 5 10 0 0 0 6 1
net=ADC_D5:1
}
C 7900 8900 1 0 1 EMBEDDEDoutput-1.sym
[
P 7900 9000 7700 9000 1 0 0
{
T 7650 8950 5 6 0 1 0 6 1
pinnumber=1
T 7650 8950 5 6 0 0 0 6 1
pinseq=1
}
L 7700 9100 7700 8900 3 0 0 0 -1 -1
L 7700 9100 7200 9100 3 0 0 0 -1 -1
L 7200 9100 7100 9000 3 0 0 0 -1 -1
L 7100 9000 7200 8900 3 0 0 0 -1 -1
L 7200 8900 7700 8900 3 0 0 0 -1 -1
T 7800 9200 5 10 0 0 0 6 1
device=OUTPUT
]
{
T 7800 9200 5 10 0 0 0 6 1
device=OUTPUT
T 7000 8900 5 10 1 1 0 6 1
value=ADC_D6
T 7900 8900 5 10 0 0 0 6 1
net=ADC_D6:1
}
C 7900 8700 1 0 1 EMBEDDEDoutput-1.sym
[
P 7900 8800 7700 8800 1 0 0
{
T 7650 8750 5 6 0 1 0 6 1
pinnumber=1
T 7650 8750 5 6 0 0 0 6 1
pinseq=1
}
L 7700 8900 7700 8700 3 0 0 0 -1 -1
L 7700 8900 7200 8900 3 0 0 0 -1 -1
L 7200 8900 7100 8800 3 0 0 0 -1 -1
L 7100 8800 7200 8700 3 0 0 0 -1 -1
L 7200 8700 7700 8700 3 0 0 0 -1 -1
T 7800 9000 5 10 0 0 0 6 1
device=OUTPUT
]
{
T 7800 9000 5 10 0 0 0 6 1
device=OUTPUT
T 7000 8700 5 10 1 1 0 6 1
value=ADC_D7
T 7900 8700 5 10 0 0 0 6 1
net=ADC_D7:1
}
C 7900 8500 1 0 1 EMBEDDEDoutput-1.sym
[
P 7900 8600 7700 8600 1 0 0
{
T 7650 8550 5 6 0 1 0 6 1
pinnumber=1
T 7650 8550 5 6 0 0 0 6 1
pinseq=1
}
L 7700 8700 7700 8500 3 0 0 0 -1 -1
L 7700 8700 7200 8700 3 0 0 0 -1 -1
L 7200 8700 7100 8600 3 0 0 0 -1 -1
L 7100 8600 7200 8500 3 0 0 0 -1 -1
L 7200 8500 7700 8500 3 0 0 0 -1 -1
T 7800 8800 5 10 0 0 0 6 1
device=OUTPUT
]
{
T 7800 8800 5 10 0 0 0 6 1
device=OUTPUT
T 7000 8500 5 10 1 1 0 6 1
value=ADC_D8
T 7900 8500 5 10 0 0 0 6 1
net=ADC_D8:1
}
C 7900 8300 1 0 1 EMBEDDEDoutput-1.sym
[
P 7900 8400 7700 8400 1 0 0
{
T 7650 8350 5 6 0 1 0 6 1
pinnumber=1
T 7650 8350 5 6 0 0 0 6 1
pinseq=1
}
L 7700 8500 7700 8300 3 0 0 0 -1 -1
L 7700 8500 7200 8500 3 0 0 0 -1 -1
L 7200 8500 7100 8400 3 0 0 0 -1 -1
L 7100 8400 7200 8300 3 0 0 0 -1 -1
L 7200 8300 7700 8300 3 0 0 0 -1 -1
T 7800 8600 5 10 0 0 0 6 1
device=OUTPUT
]
{
T 7800 8600 5 10 0 0 0 6 1
device=OUTPUT
T 7000 8300 5 10 1 1 0 6 1
value=ADC_D9
T 7900 8300 5 10 0 0 0 6 1
net=ADC_D9:1
}
C 7900 8100 1 0 1 EMBEDDEDoutput-1.sym
[
P 7900 8200 7700 8200 1 0 0
{
T 7650 8150 5 6 0 1 0 6 1
pinnumber=1
T 7650 8150 5 6 0 0 0 6 1
pinseq=1
}
L 7700 8300 7700 8100 3 0 0 0 -1 -1
L 7700 8300 7200 8300 3 0 0 0 -1 -1
L 7200 8300 7100 8200 3 0 0 0 -1 -1
L 7100 8200 7200 8100 3 0 0 0 -1 -1
L 7200 8100 7700 8100 3 0 0 0 -1 -1
T 7800 8400 5 10 0 0 0 6 1
device=OUTPUT
]
{
T 7800 8400 5 10 0 0 0 6 1
device=OUTPUT
T 7000 8100 5 10 1 1 0 6 1
value=ADC_OTR
T 7900 8100 5 10 0 0 0 6 1
net=ADC_OTR:1
}
N 7900 10200 9400 10200 4
N 7900 10000 9400 10000 4
N 7900 9800 9400 9800 4
N 7900 9600 9400 9600 4
N 7900 9400 9400 9400 4
N 7900 9200 9400 9200 4
N 7900 9000 9400 9000 4
N 7900 8800 9400 8800 4
N 7900 8600 9400 8600 4
N 7900 8400 9400 8400 4
N 7900 8200 9400 8200 4
C 15100 15200 1 0 0 EMBEDDEDlp2985.sym
[
B 15400 15500 1000 800 3 0 0 0 -1 -1 0 -1 -1 -1 -1 -1
P 15400 16100 15100 16100 1 0 1
{
T 15200 16150 5 8 1 1 0 0 1
pinnumber=1
T 15200 16150 5 8 0 0 0 0 1
pinseq=1
T 15500 16100 5 10 1 1 0 0 1
value=IN
}
P 15900 15200 15900 15500 1 0 0
{
T 15800 15300 5 8 1 1 0 0 1
pinnumber=2
T 15800 15300 5 8 0 0 0 0 1
pinseq=2
T 15700 15600 5 10 1 1 0 0 1
value=GND
}
P 16400 16100 16700 16100 1 0 1
{
T 16530 16150 5 8 1 1 0 0 1
pinnumber=5
T 16530 16150 5 8 0 0 0 0 1
pinseq=5
T 16000 16100 5 10 1 1 0 0 1
value=OUT
}
P 15100 15800 15400 15800 1 0 0
{
T 15455 15795 5 10 1 1 0 0 1
pinlabel=EN
T 15305 15845 5 10 1 1 0 6 1
pinnumber=3
T 15100 15800 5 10 0 0 90 2 1
pinseq=3
}
P 16700 15800 16400 15800 1 0 0
{
T 16345 15795 5 10 1 1 0 6 1
pinlabel=BYP
T 16495 15845 5 10 1 1 0 0 1
pinnumber=4
T 16700 15800 5 10 0 0 90 0 1
pinseq=4
}
T 15600 16400 8 10 0 1 0 6 1
refdes=U?
T 14900 14800 5 10 0 0 0 0 1
pins=3
T 15795 16395 8 10 0 1 0 0 1
device=LP2985
T 13295 13695 8 10 0 1 0 0 1
footprint=TSOP-5
]
{
T 13295 13695 5 10 0 1 0 0 1
footprint=SOT23-95P-280L1-5N__LTC_S5_Package
T 15600 16400 5 10 1 1 0 6 1
refdes=U204
T 15795 16395 5 10 1 1 0 0 1
device=LP2985
}
C 17400 16100 1 0 0 EMBEDDEDgeneric-power.sym
[
P 17600 16100 17600 16300 1 0 0
{
T 17650 16150 5 6 0 1 0 0 1
pinnumber=1
T 17650 16150 5 6 0 0 0 0 1
pinseq=1
T 17650 16150 5 6 0 1 0 0 1
pinlabel=1
T 17650 16150 5 6 0 1 0 0 1
pintype=pwr
}
L 17450 16300 17750 16300 3 0 0 0 -1 -1
T 17600 16350 8 10 0 1 0 3 1
net=Vcc:1
]
{
T 17600 16350 5 10 0 1 0 3 1
net=3v3_ana:1
T 17200 16400 5 10 1 1 0 0 1
value=3v3_ana
}
C 17900 14700 1 90 0 EMBEDDEDcapacitor-1.sym
[
L 17700 15100 17700 14900 3 0 0 0 -1 -1
L 17700 15400 17700 15200 3 0 0 0 -1 -1
L 17500 15200 17900 15200 3 0 0 0 -1 -1
L 17500 15100 17900 15100 3 0 0 0 -1 -1
P 17700 15600 17700 15400 1 0 0
{
T 17700 15400 5 8 0 1 90 8 1
pintype=pas
T 17700 15400 9 8 0 1 90 6 1
pinlabel=2
T 17750 15450 5 8 0 1 90 2 1
pinseq=2
T 17650 15450 5 8 0 1 90 0 1
pinnumber=2
}
P 17700 14700 17700 14900 1 0 0
{
T 17700 14900 5 8 0 1 90 2 1
pintype=pas
T 17700 14900 9 8 0 1 90 0 1
pinlabel=1
T 17750 14850 5 8 0 1 90 8 1
pinseq=1
T 17650 14850 5 8 0 1 90 6 1
pinnumber=1
}
T 17000 14900 5 10 0 0 90 0 1
symversion=0.1
T 16800 14900 5 10 0 0 90 0 1
numslots=0
T 16600 14900 5 10 0 0 90 0 1
description=capacitor
T 17400 14900 8 10 0 1 90 0 1
refdes=C?
T 17200 14900 5 10 0 0 90 0 1
device=CAPACITOR
]
{
T 17200 14900 5 10 0 0 90 0 1
device=CAPACITOR
T 17900 14700 5 10 0 0 0 0 1
footprint=my_0805
T 17600 15000 5 10 1 1 180 0 1
refdes=C212
T 16800 14700 5 10 1 1 0 0 1
value=10uF 25V
}
C 16900 14700 1 90 0 EMBEDDEDcapacitor-1.sym
[
P 16700 14700 16700 14900 1 0 0
{
T 16650 14850 5 8 0 1 90 6 1
pinnumber=1
T 16750 14850 5 8 0 1 90 8 1
pinseq=1
T 16700 14900 9 8 0 1 90 0 1
pinlabel=1
T 16700 14900 5 8 0 1 90 2 1
pintype=pas
}
P 16700 15600 16700 15400 1 0 0
{
T 16650 15450 5 8 0 1 90 0 1
pinnumber=2
T 16750 15450 5 8 0 1 90 2 1
pinseq=2
T 16700 15400 9 8 0 1 90 6 1
pinlabel=2
T 16700 15400 5 8 0 1 90 8 1
pintype=pas
}
L 16500 15100 16900 15100 3 0 0 0 -1 -1
L 16500 15200 16900 15200 3 0 0 0 -1 -1
L 16700 15400 16700 15200 3 0 0 0 -1 -1
L 16700 15100 16700 14900 3 0 0 0 -1 -1
T 16200 14900 5 10 0 0 90 0 1
device=CAPACITOR
T 16400 14900 8 10 0 1 90 0 1
refdes=C?
T 15600 14900 5 10 0 0 90 0 1
description=capacitor
T 15800 14900 5 10 0 0 90 0 1
numslots=0
T 16000 14900 5 10 0 0 90 0 1
symversion=0.1
]
{
T 16200 14900 5 10 0 0 90 0 1
device=CAPACITOR
T 16000 14900 5 10 0 0 90 0 1
symversion=0.1
T 16900 14700 5 10 0 0 0 0 1
footprint=my_0603
T 16600 15000 5 10 1 1 180 0 1
refdes=C211
T 16000 14700 5 10 1 1 0 0 1
value=0.01uF
}
N 15100 15800 15100 16100 4
N 16700 15600 16700 15800 4
N 17700 16100 17700 15600 4
N 15900 14500 15900 15200 4
N 17700 14700 17700 14500 4
N 16700 14700 16700 14500 4
C 14300 16100 1 0 0 EMBEDDED5V-plus-1.sym
[
P 14500 16100 14500 16300 1 0 0
{
T 14550 16150 5 6 0 1 0 0 1
pinnumber=1
T 14550 16150 5 6 0 0 0 0 1
pinseq=1
T 14550 16150 5 6 0 1 0 0 1
pinlabel=1
T 14550 16150 5 6 0 1 0 0 1
pintype=pwr
}
L 14350 16300 14650 16300 3 0 0 0 -1 -1
T 14375 16350 9 8 1 0 0 0 1
+5V
T 14600 16100 8 8 0 0 0 0 1
net=+5V:1
]
N 14500 16100 15100 16100 4
N 15900 14500 17700 14500 4
C 15800 14200 1 0 0 EMBEDDEDgnd-1.sym
[
P 15900 14300 15900 14500 1 0 1
{
T 15958 14361 5 4 0 1 0 0 1
pintype=pwr
T 15958 14361 5 4 0 1 0 0 1
pinlabel=1
T 15958 14361 5 4 0 0 0 0 1
pinseq=1
T 15958 14361 5 4 0 1 0 0 1
pinnumber=1
}
L 15800 14300 16000 14300 3 0 0 0 -1 -1
L 15855 14250 15945 14250 3 0 0 0 -1 -1
L 15880 14210 15920 14210 3 0 0 0 -1 -1
T 16100 14250 8 10 0 0 0 0 1
net=GND:1
]
N 16700 16100 17700 16100 4
C 8800 11100 1 180 0 EMBEDDEDcapacitor-1.sym
[
P 8800 10900 8600 10900 1 0 0
{
T 8650 10850 5 8 0 1 180 6 1
pinnumber=1
T 8650 10950 5 8 0 1 180 8 1
pinseq=1
T 8600 10900 9 8 0 1 180 0 1
pinlabel=1
T 8600 10900 5 8 0 1 180 2 1
pintype=pas
}
P 7900 10900 8100 10900 1 0 0
{
T 8050 10850 5 8 0 1 180 0 1
pinnumber=2
T 8050 10950 5 8 0 1 180 2 1
pinseq=2
T 8100 10900 9 8 0 1 180 6 1
pinlabel=2
T 8100 10900 5 8 0 1 180 8 1
pintype=pas
}
L 8400 10700 8400 11100 3 0 0 0 -1 -1
L 8300 10700 8300 11100 3 0 0 0 -1 -1
L 8100 10900 8300 10900 3 0 0 0 -1 -1
L 8400 10900 8600 10900 3 0 0 0 -1 -1
T 8600 10400 5 10 0 0 180 0 1
device=CAPACITOR
T 8600 10600 8 10 0 1 180 0 1
refdes=C?
T 8600 9800 5 10 0 0 180 0 1
description=capacitor
T 8600 10000 5 10 0 0 180 0 1
numslots=0
T 8600 10200 5 10 0 0 180 0 1
symversion=0.1
]
{
T 8600 10400 5 10 0 0 180 0 1
device=CAPACITOR
T 8600 10200 5 10 0 0 180 0 1
symversion=0.1
T 8800 11100 5 10 0 0 90 0 1
footprint=my_0603
T 8100 11300 5 10 1 1 0 0 1
refdes=C203
T 8600 11300 5 10 1 1 180 0 1
value=0.1uF
}
C 7800 10600 1 0 0 EMBEDDEDgnd-1.sym
[
P 7900 10700 7900 10900 1 0 1
{
T 7958 10761 5 4 0 1 0 0 1
pintype=pwr
T 7958 10761 5 4 0 1 0 0 1
pinlabel=1
T 7958 10761 5 4 0 0 0 0 1
pinseq=1
T 7958 10761 5 4 0 1 0 0 1
pinnumber=1
}
L 7800 10700 8000 10700 3 0 0 0 -1 -1
L 7855 10650 7945 10650 3 0 0 0 -1 -1
L 7880 10610 7920 10610 3 0 0 0 -1 -1
T 8100 10650 8 10 0 0 0 0 1
net=GND:1
]
C 12500 11200 1 0 0 EMBEDDEDgeneric-power.sym
[
P 12700 11200 12700 11400 1 0 0
{
T 12750 11250 5 6 0 1 0 0 1
pinnumber=1
T 12750 11250 5 6 0 0 0 0 1
pinseq=1
T 12750 11250 5 6 0 1 0 0 1
pinlabel=1
T 12750 11250 5 6 0 1 0 0 1
pintype=pwr
}
L 12550 11400 12850 11400 3 0 0 0 -1 -1
T 12700 11450 8 10 0 1 0 3 1
net=Vcc:1
]
{
T 12700 11450 5 10 0 1 0 3 1
net=3v3_ana:1
T 12300 11500 5 10 1 1 0 0 1
value=3v3_ana
}
N 12100 10600 12700 10600 4
N 12700 9600 12700 11200 4
C 13600 11000 1 180 0 EMBEDDEDcapacitor-1.sym
[
P 13600 10800 13400 10800 1 0 0
{
T 13450 10750 5 8 0 1 180 6 1
pinnumber=1
T 13450 10850 5 8 0 1 180 8 1
pinseq=1
T 13400 10800 9 8 0 1 180 0 1
pinlabel=1
T 13400 10800 5 8 0 1 180 2 1
pintype=pas
}
P 12700 10800 12900 10800 1 0 0
{
T 12850 10750 5 8 0 1 180 0 1
pinnumber=2
T 12850 10850 5 8 0 1 180 2 1
pinseq=2
T 12900 10800 9 8 0 1 180 6 1
pinlabel=2
T 12900 10800 5 8 0 1 180 8 1
pintype=pas
}
L 13200 10600 13200 11000 3 0 0 0 -1 -1
L 13100 10600 13100 11000 3 0 0 0 -1 -1
L 12900 10800 13100 10800 3 0 0 0 -1 -1
L 13200 10800 13400 10800 3 0 0 0 -1 -1
T 13400 10300 5 10 0 0 180 0 1
device=CAPACITOR
T 13400 10500 8 10 0 1 180 0 1
refdes=C?
T 13400 9700 5 10 0 0 180 0 1
description=capacitor
T 13400 9900 5 10 0 0 180 0 1
numslots=0
T 13400 10100 5 10 0 0 180 0 1
symversion=0.1
]
{
T 13400 10300 5 10 0 0 180 0 1
device=CAPACITOR
T 13400 10100 5 10 0 0 180 0 1
symversion=0.1
T 13600 11000 5 10 0 0 90 0 1
footprint=my_0603
T 12900 11200 5 10 1 1 0 0 1
refdes=C204
T 13400 11200 5 10 1 1 180 0 1
value=0.1uF
}
C 13500 10500 1 0 0 EMBEDDEDgnd-1.sym
[
P 13600 10600 13600 10800 1 0 1
{
T 13658 10661 5 4 0 1 0 0 1
pintype=pwr
T 13658 10661 5 4 0 1 0 0 1
pinlabel=1
T 13658 10661 5 4 0 0 0 0 1
pinseq=1
T 13658 10661 5 4 0 1 0 0 1
pinnumber=1
}
L 13500 10600 13700 10600 3 0 0 0 -1 -1
L 13555 10550 13645 10550 3 0 0 0 -1 -1
L 13580 10510 13620 10510 3 0 0 0 -1 -1
T 13800 10550 8 10 0 0 0 0 1
net=GND:1
]
N 12100 10400 17000 10400 4
{
T 14200 10400 5 10 1 1 0 0 1
netname=LOG_VIDEO
}
C 16800 9100 1 180 0 EMBEDDEDcapacitor-1.sym
[
P 16800 8900 16600 8900 1 0 0
{
T 16650 8850 5 8 0 1 180 6 1
pinnumber=1
T 16650 8950 5 8 0 1 180 8 1
pinseq=1
T 16600 8900 9 8 0 1 180 0 1
pinlabel=1
T 16600 8900 5 8 0 1 180 2 1
pintype=pas
}
P 15900 8900 16100 8900 1 0 0
{
T 16050 8850 5 8 0 1 180 0 1
pinnumber=2
T 16050 8950 5 8 0 1 180 2 1
pinseq=2
T 16100 8900 9 8 0 1 180 6 1
pinlabel=2
T 16100 8900 5 8 0 1 180 8 1
pintype=pas
}
L 16400 8700 16400 9100 3 0 0 0 -1 -1
L 16300 8700 16300 9100 3 0 0 0 -1 -1
L 16100 8900 16300 8900 3 0 0 0 -1 -1
L 16400 8900 16600 8900 3 0 0 0 -1 -1
T 16600 8400 5 10 0 0 180 0 1
device=CAPACITOR
T 16600 8600 8 10 0 1 180 0 1
refdes=C?
T 16600 7800 5 10 0 0 180 0 1
description=capacitor
T 16600 8000 5 10 0 0 180 0 1
numslots=0
T 16600 8200 5 10 0 0 180 0 1
symversion=0.1
]
{
T 16600 8400 5 10 0 0 180 0 1
device=CAPACITOR
T 16600 8200 5 10 0 0 180 0 1
symversion=0.1
T 16800 9100 5 10 0 0 90 0 1
footprint=my_0603
T 16100 9300 5 10 1 1 0 0 1
refdes=C208
T 16600 9300 5 10 1 1 180 0 1
value=0.1uF
}
C 16800 10000 1 180 0 EMBEDDEDcapacitor-1.sym
[
P 16800 9800 16600 9800 1 0 0
{
T 16650 9750 5 8 0 1 180 6 1
pinnumber=1
T 16650 9850 5 8 0 1 180 8 1
pinseq=1
T 16600 9800 9 8 0 1 180 0 1
pinlabel=1
T 16600 9800 5 8 0 1 180 2 1
pintype=pas
}
P 15900 9800 16100 9800 1 0 0
{
T 16050 9750 5 8 0 1 180 0 1
pinnumber=2
T 16050 9850 5 8 0 1 180 2 1
pinseq=2
T 16100 9800 9 8 0 1 180 6 1
pinlabel=2
T 16100 9800 5 8 0 1 180 8 1
pintype=pas
}
L 16400 9600 16400 10000 3 0 0 0 -1 -1
L 16300 9600 16300 10000 3 0 0 0 -1 -1
L 16100 9800 16300 9800 3 0 0 0 -1 -1
L 16400 9800 16600 9800 3 0 0 0 -1 -1
T 16600 9300 5 10 0 0 180 0 1
device=CAPACITOR
T 16600 9500 8 10 0 1 180 0 1
refdes=C?
T 16600 8700 5 10 0 0 180 0 1
description=capacitor
T 16600 8900 5 10 0 0 180 0 1
numslots=0
T 16600 9100 5 10 0 0 180 0 1
symversion=0.1
]
{
T 16600 9300 5 10 0 0 180 0 1
device=CAPACITOR
T 16600 9100 5 10 0 0 180 0 1
symversion=0.1
T 16800 10000 5 10 0 0 90 0 1
footprint=my_0603
T 16100 10200 5 10 1 1 0 0 1
refdes=C207
T 16600 10200 5 10 1 1 180 0 1
value=0.1uF
}
C 15300 9800 1 270 0 EMBEDDEDcapacitor-1.sym
[
P 15500 9800 15500 9600 1 0 0
{
T 15550 9650 5 8 0 1 270 6 1
pinnumber=1
T 15450 9650 5 8 0 1 270 8 1
pinseq=1
T 15500 9600 9 8 0 1 270 0 1
pinlabel=1
T 15500 9600 5 8 0 1 270 2 1
pintype=pas
}
P 15500 8900 15500 9100 1 0 0
{
T 15550 9050 5 8 0 1 270 0 1
pinnumber=2
T 15450 9050 5 8 0 1 270 2 1
pinseq=2
T 15500 9100 9 8 0 1 270 6 1
pinlabel=2
T 15500 9100 5 8 0 1 270 8 1
pintype=pas
}
L 15700 9400 15300 9400 3 0 0 0 -1 -1
L 15700 9300 15300 9300 3 0 0 0 -1 -1
L 15500 9100 15500 9300 3 0 0 0 -1 -1
L 15500 9400 15500 9600 3 0 0 0 -1 -1
T 16000 9600 5 10 0 0 270 0 1
device=CAPACITOR
T 15800 9600 8 10 0 1 270 0 1
refdes=C?
T 16600 9600 5 10 0 0 270 0 1
description=capacitor
T 16400 9600 5 10 0 0 270 0 1
numslots=0
T 16200 9600 5 10 0 0 270 0 1
symversion=0.1
]
{
T 16000 9600 5 10 0 0 270 0 1
device=CAPACITOR
T 16200 9600 5 10 0 0 270 0 1
symversion=0.1
T 15300 9800 5 10 0 0 180 0 1
footprint=my_0603
T 14900 9100 5 10 1 1 0 0 1
refdes=C206
T 14900 8900 5 10 1 1 0 0 1
value=0.1uF
}
C 14900 8900 1 90 0 EMBEDDEDcapacitor-1.sym
[
L 14700 9300 14700 9100 3 0 0 0 -1 -1
L 14700 9600 14700 9400 3 0 0 0 -1 -1
L 14500 9400 14900 9400 3 0 0 0 -1 -1
L 14500 9300 14900 9300 3 0 0 0 -1 -1
P 14700 9800 14700 9600 1 0 0
{
T 14700 9600 5 8 0 1 90 8 1
pintype=pas
T 14700 9600 9 8 0 1 90 6 1
pinlabel=2
T 14750 9650 5 8 0 1 90 2 1
pinseq=2
T 14650 9650 5 8 0 1 90 0 1
pinnumber=2
}
P 14700 8900 14700 9100 1 0 0
{
T 14700 9100 5 8 0 1 90 2 1
pintype=pas
T 14700 9100 9 8 0 1 90 0 1
pinlabel=1
T 14750 9050 5 8 0 1 90 8 1
pinseq=1
T 14650 9050 5 8 0 1 90 6 1
pinnumber=1
}
T 14000 9100 5 10 0 0 90 0 1
symversion=0.1
T 13800 9100 5 10 0 0 90 0 1
numslots=0
T 13600 9100 5 10 0 0 90 0 1
description=capacitor
T 14400 9100 8 10 0 1 90 0 1
refdes=C?
T 14200 9100 5 10 0 0 90 0 1
device=CAPACITOR
]
{
T 14200 9100 5 10 0 0 90 0 1
device=CAPACITOR
T 14900 8900 5 10 0 0 0 0 1
footprint=my_0805
T 14600 9200 5 10 1 1 180 0 1
refdes=C205
T 13800 8900 5 10 1 1 0 0 1
value=10uF 25V
}
C 16700 8400 1 0 0 EMBEDDEDgnd-1.sym
[
P 16800 8500 16800 8700 1 0 1
{
T 16858 8561 5 4 0 1 0 0 1
pintype=pwr
T 16858 8561 5 4 0 1 0 0 1
pinlabel=1
T 16858 8561 5 4 0 0 0 0 1
pinseq=1
T 16858 8561 5 4 0 1 0 0 1
pinnumber=1
}
L 16700 8500 16900 8500 3 0 0 0 -1 -1
L 16755 8450 16845 8450 3 0 0 0 -1 -1
L 16780 8410 16820 8410 3 0 0 0 -1 -1
T 17000 8450 8 10 0 0 0 0 1
net=GND:1
]
N 16800 8700 16800 9800 4
N 12100 9800 15900 9800 4
N 13500 8900 15900 8900 4
N 12100 9400 13500 9400 4
N 13500 9400 13500 8900 4
N 12100 8600 12300 8600 4
T 12400 8500 9 10 1 0 0 0 1
2V Ref
N 12100 9600 12700 9600 4
N 12100 10000 12300 10000 4
C 15000 8500 1 270 0 EMBEDDEDcapacitor-1.sym
[
P 15200 8500 15200 8300 1 0 0
{
T 15250 8350 5 8 0 1 270 6 1
pinnumber=1
T 15150 8350 5 8 0 1 270 8 1
pinseq=1
T 15200 8300 9 8 0 1 270 0 1
pinlabel=1
T 15200 8300 5 8 0 1 270 2 1
pintype=pas
}
P 15200 7600 15200 7800 1 0 0
{
T 15250 7750 5 8 0 1 270 0 1
pinnumber=2
T 15150 7750 5 8 0 1 270 2 1
pinseq=2
T 15200 7800 9 8 0 1 270 6 1
pinlabel=2
T 15200 7800 5 8 0 1 270 8 1
pintype=pas
}
L 15400 8100 15000 8100 3 0 0 0 -1 -1
L 15400 8000 15000 8000 3 0 0 0 -1 -1
L 15200 7800 15200 8000 3 0 0 0 -1 -1
L 15200 8100 15200 8300 3 0 0 0 -1 -1
T 15700 8300 5 10 0 0 270 0 1
device=CAPACITOR
T 15500 8300 8 10 0 1 270 0 1
refdes=C?
T 16300 8300 5 10 0 0 270 0 1
description=capacitor
T 16100 8300 5 10 0 0 270 0 1
numslots=0
T 15900 8300 5 10 0 0 270 0 1
symversion=0.1
]
{
T 15700 8300 5 10 0 0 270 0 1
device=CAPACITOR
T 15900 8300 5 10 0 0 270 0 1
symversion=0.1
T 15000 8500 5 10 0 0 180 0 1
footprint=my_0603
T 15400 8000 5 10 1 1 0 0 1
refdes=C210
T 15400 7800 5 10 1 1 0 0 1
value=0.1uF
}
C 14100 8500 1 270 0 EMBEDDEDcapacitor-1.sym
[
P 14300 8500 14300 8300 1 0 0
{
T 14350 8350 5 8 0 1 270 6 1
pinnumber=1
T 14250 8350 5 8 0 1 270 8 1
pinseq=1
T 14300 8300 9 8 0 1 270 0 1
pinlabel=1
T 14300 8300 5 8 0 1 270 2 1
pintype=pas
}
P 14300 7600 14300 7800 1 0 0
{
T 14350 7750 5 8 0 1 270 0 1
pinnumber=2
T 14250 7750 5 8 0 1 270 2 1
pinseq=2
T 14300 7800 9 8 0 1 270 6 1
pinlabel=2
T 14300 7800 5 8 0 1 270 8 1
pintype=pas
}
L 14500 8100 14100 8100 3 0 0 0 -1 -1
L 14500 8000 14100 8000 3 0 0 0 -1 -1
L 14300 7800 14300 8000 3 0 0 0 -1 -1
L 14300 8100 14300 8300 3 0 0 0 -1 -1
T 14800 8300 5 10 0 0 270 0 1
device=CAPACITOR
T 14600 8300 8 10 0 1 270 0 1
refdes=C?
T 15400 8300 5 10 0 0 270 0 1
description=capacitor
T 15200 8300 5 10 0 0 270 0 1
numslots=0
T 15000 8300 5 10 0 0 270 0 1
symversion=0.1
]
{
T 14800 8300 5 10 0 0 270 0 1
device=CAPACITOR
T 15000 8300 5 10 0 0 270 0 1
symversion=0.1
T 14100 8500 5 10 0 0 180 0 1
footprint=my_0603
T 14500 8000 5 10 1 1 0 0 1
refdes=C209
T 14500 7800 5 10 1 1 0 0 1
value=1uF
}
C 14700 7300 1 0 0 EMBEDDEDgnd-1.sym
[
P 14800 7400 14800 7600 1 0 1
{
T 14858 7461 5 4 0 1 0 0 1
pintype=pwr
T 14858 7461 5 4 0 1 0 0 1
pinlabel=1
T 14858 7461 5 4 0 0 0 0 1
pinseq=1
T 14858 7461 5 4 0 1 0 0 1
pinnumber=1
}
L 14700 7400 14900 7400 3 0 0 0 -1 -1
L 14755 7350 14845 7350 3 0 0 0 -1 -1
L 14780 7310 14820 7310 3 0 0 0 -1 -1
T 15000 7350 8 10 0 0 0 0 1
net=GND:1
]
N 14300 7600 15200 7600 4
N 12100 10200 13100 10200 4
N 13100 10200 13100 8500 4
N 13100 8500 15200 8500 4
N 12100 9200 13100 9200 4
N 12100 8800 12300 8800 4
C 17000 10300 1 0 0 EMBEDDEDoutput-1.sym
[
P 17000 10400 17200 10400 1 0 0
{
T 17250 10350 5 6 0 1 0 0 1
pinnumber=1
T 17250 10350 5 6 0 0 0 0 1
pinseq=1
}
L 17200 10500 17200 10300 3 0 0 0 -1 -1
L 17200 10500 17700 10500 3 0 0 0 -1 -1
L 17700 10500 17800 10400 3 0 0 0 -1 -1
L 17800 10400 17700 10300 3 0 0 0 -1 -1
L 17700 10300 17200 10300 3 0 0 0 -1 -1
T 17100 10600 5 10 0 0 0 0 1
device=OUTPUT
]
{
T 17100 10600 5 10 0 0 0 0 1
device=OUTPUT
T 17900 10300 5 10 1 1 0 0 1
value=LOG_VIDEO
T 17000 10300 5 10 0 0 0 0 1
net=LOG_VIDEO:1
}
N 13100 8000 13100 5800 4
