Vivado Simulator v2024.1
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2024.1/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot testbench_behav xil_defaultlib.testbench xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3823] variable 'LED' might have multiple concurrent drivers [E:/github/pruebas_ipd432/LEDs_SW/LEDs_SW.srcs/sim_1/new/testbench.sv:35]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.divisorreloj(fout=1000000)
Compiling module xil_defaultlib.divisorreloj(fout=10000000)
Compiling module xil_defaultlib.contadorN(N=32)
Compiling module xil_defaultlib.contadorN(N=3)
Compiling module xil_defaultlib.dobledable
Compiling module xil_defaultlib.led7segmentos
Compiling module xil_defaultlib.LED_SW
Compiling module xil_defaultlib.testbench
Compiling module xil_defaultlib.glbl
Built simulation snapshot testbench_behav
