#! /classes/ece4750/install/stow-pkgs/x86_64-rhel7/bin/vvp
:ivl_version "11.0 (stable)" "(v11_0)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision + 0;
:vpi_module "/classes/ece4750/install/stow-pkgs/x86_64-rhel7/lib/ivl/system.vpi";
:vpi_module "/classes/ece4750/install/stow-pkgs/x86_64-rhel7/lib/ivl/vhdl_sys.vpi";
:vpi_module "/classes/ece4750/install/stow-pkgs/x86_64-rhel7/lib/ivl/vhdl_textio.vpi";
:vpi_module "/classes/ece4750/install/stow-pkgs/x86_64-rhel7/lib/ivl/v2005_math.vpi";
:vpi_module "/classes/ece4750/install/stow-pkgs/x86_64-rhel7/lib/ivl/va_math.vpi";
:vpi_module "/classes/ece4750/install/stow-pkgs/x86_64-rhel7/lib/ivl/v2009.vpi";
S_0x2820650 .scope package, "$unit" "$unit" 2 1;
 .timescale 0 0;
S_0x28207e0 .scope module, "top" "top" 3 7;
 .timescale 0 0;
v0x2845520_0 .var "clk", 0 0;
v0x28455e0_0 .var "in_", 7 0;
v0x28456b0_0 .net "out", 7 0, L_0x2845880;  1 drivers
v0x28457b0_0 .var "reset", 0 0;
S_0x27f94d0 .scope module, "reg_incr" "tut3_verilog_regincr_RegIncr" 3 25, 4 15 0, S_0x28207e0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 8 "in_";
    .port_info 3 /OUTPUT 8 "out";
L_0x2845880 .functor BUFZ 8, v0x28453c0_0, C4<00000000>, C4<00000000>, C4<00000000>;
v0x282fdb0_0 .net "clk", 0 0, v0x2845520_0;  1 drivers
v0x2845000_0 .net "in_", 7 0, v0x28455e0_0;  1 drivers
v0x28450e0_0 .net "out", 7 0, L_0x2845880;  alias, 1 drivers
v0x28451d0_0 .var "reg_out", 7 0;
v0x28452b0_0 .net "reset", 0 0, v0x28457b0_0;  1 drivers
v0x28453c0_0 .var "temp_wire", 7 0;
E_0x2831fc0 .event edge, v0x28451d0_0;
E_0x27f96d0 .event posedge, v0x282fdb0_0;
    .scope S_0x27f94d0;
T_0 ;
    %wait E_0x27f96d0;
    %load/vec4 v0x28452b0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.0, 8;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x28451d0_0, 0;
    %jmp T_0.1;
T_0.0 ;
    %load/vec4 v0x2845000_0;
    %assign/vec4 v0x28451d0_0, 0;
T_0.1 ;
    %jmp T_0;
    .thread T_0;
    .scope S_0x27f94d0;
T_1 ;
    %wait E_0x2831fc0;
    %load/vec4 v0x28451d0_0;
    %addi 1, 0, 8;
    %store/vec4 v0x28453c0_0, 0, 8;
    %jmp T_1;
    .thread T_1, $push;
    .scope S_0x28207e0;
T_2 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x2845520_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x28457b0_0, 0, 1;
    %end;
    .thread T_2, $init;
    .scope S_0x28207e0;
T_3 ;
    %delay 5, 0;
    %load/vec4 v0x2845520_0;
    %inv;
    %store/vec4 v0x2845520_0, 0, 1;
    %jmp T_3;
    .thread T_3;
    .scope S_0x28207e0;
T_4 ;
    %vpi_call/w 3 39 "$dumpfile", "regincr-adhoc-test.vcd" {0 0 0};
    %vpi_call/w 3 40 "$dumpvars" {0 0 0};
    %delay 11, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x28457b0_0, 0, 1;
    %pushi/vec4 1, 0, 8;
    %store/vec4 v0x28455e0_0, 0, 8;
    %delay 10, 0;
    %vpi_call/w 3 51 "$display", " cycle = 1: in = %x, out = %x", v0x28455e0_0, v0x28456b0_0 {0 0 0};
    %pushi/vec4 19, 0, 8;
    %store/vec4 v0x28455e0_0, 0, 8;
    %delay 10, 0;
    %vpi_call/w 3 57 "$display", " cycle = 1: in = %x, out = %x", v0x28455e0_0, v0x28456b0_0 {0 0 0};
    %pushi/vec4 37, 0, 8;
    %store/vec4 v0x28455e0_0, 0, 8;
    %delay 10, 0;
    %vpi_call/w 3 63 "$display", " cycle = 1: in = %x, out = %x", v0x28455e0_0, v0x28456b0_0 {0 0 0};
    %pushi/vec4 55, 0, 8;
    %store/vec4 v0x28455e0_0, 0, 8;
    %delay 10, 0;
    %vpi_call/w 3 69 "$display", " cycle = 1: in = %x, out = %x", v0x28455e0_0, v0x28456b0_0 {0 0 0};
    %vpi_call/w 3 71 "$finish" {0 0 0};
    %end;
    .thread T_4;
# The file index is used to find the file name in the following table.
:file_names 5;
    "N/A";
    "<interactive>";
    "-";
    "regincr-adhoc-test.v";
    "./RegIncr.v";
