{"context": "MicroZed Chronicles \u30ea\u30b9\u30c8 http://adiuvoengineering.com/?page_id=285\n@ Adam Taylor blog\nhttps://forums.xilinx.com/t5/Xcell-Daily-Blog/Adam-Taylor-s-MicroZed-Chronicles-Part-49-Using-the-Zynq-SoC-s/ba-p/518579\nCore0, Core1\u306eOCM(4\u3064\u306e64Kbyte regions)\u306e\u914d\u7f6e\u306b\u95a2\u3057\u3066\n\nThe OCM memory map can be re organized so that it\u2019s completely contiguous and located at the end of the address space. You can set this configuration using the System Level Control Registers, the OCM Configuration register, and by setting the appropriate RAM Hi bits.\n\nMicroZed Chronicles \u30ea\u30b9\u30c8 http://adiuvoengineering.com/?page_id=285\n@ Adam Taylor blog\nhttps://forums.xilinx.com/t5/Xcell-Daily-Blog/Adam-Taylor-s-MicroZed-Chronicles-Part-49-Using-the-Zynq-SoC-s/ba-p/518579\n\nCore0, Core1\u306eOCM(4\u3064\u306e64Kbyte regions)\u306e\u914d\u7f6e\u306b\u95a2\u3057\u3066\n\n> The OCM memory map can be re organized so that it\u2019s completely contiguous and located at the end of the address space. You can set this configuration using the <font color=red>System Level Control Registers</font>, <font color=red>the OCM Configuration register</font>, and by setting the <font color=red>appropriate RAM Hi bits</font>.\n\n", "tags": ["adamTaylor", "AMP"]}