{"design__lint_error__count": 0, "design__lint_timing_construct__count": 0, "design__lint_warning__count": 1, "design__inferred_latch__count": 0, "design__instance__count": 1630, "design__instance__area": 19163.4, "design__instance_unmapped__count": 0, "synthesis__check_error__count": 0, "design__max_slew_violation__count__corner:nom_tt_025C_1v80": 0, "design__max_fanout_violation__count__corner:nom_tt_025C_1v80": 24, "design__max_cap_violation__count__corner:nom_tt_025C_1v80": 0, "power__internal__total": 0.00254477, "power__switching__total": 0.000967086, "power__leakage__total": 9.83441e-09, "power__total": 0.00351187, "clock__skew__worst_hold__corner:nom_tt_025C_1v80": -0.268054, "clock__skew__worst_setup__corner:nom_tt_025C_1v80": 0.262672, "timing__hold__ws__corner:nom_tt_025C_1v80": 0.328688, "timing__setup__ws__corner:nom_tt_025C_1v80": 4.70576, "timing__hold__tns__corner:nom_tt_025C_1v80": 0, "timing__setup__tns__corner:nom_tt_025C_1v80": 0, "timing__hold__wns__corner:nom_tt_025C_1v80": 0, "timing__setup__wns__corner:nom_tt_025C_1v80": 0, "timing__hold_vio__count__corner:nom_tt_025C_1v80": 0, "timing__hold_r2r__ws__corner:nom_tt_025C_1v80": 0.328688, "timing__hold_r2r_vio__count__corner:nom_tt_025C_1v80": 0, "timing__setup_vio__count__corner:nom_tt_025C_1v80": 0, "timing__setup_r2r__ws__corner:nom_tt_025C_1v80": 8.55688, "timing__setup_r2r_vio__count__corner:nom_tt_025C_1v80": 0, "design__max_slew_violation__count__corner:nom_ss_100C_1v60": 266, "design__max_fanout_violation__count__corner:nom_ss_100C_1v60": 36, "design__max_cap_violation__count__corner:nom_ss_100C_1v60": 1, "clock__skew__worst_hold__corner:nom_ss_100C_1v60": -0.25, "clock__skew__worst_setup__corner:nom_ss_100C_1v60": 0.25, "timing__hold__ws__corner:nom_ss_100C_1v60": 0.6796994270915964, "timing__setup__ws__corner:nom_ss_100C_1v60": -0.5664615603585532, "timing__hold__tns__corner:nom_ss_100C_1v60": 0, "timing__setup__tns__corner:nom_ss_100C_1v60": -14.880118003388178, "timing__hold__wns__corner:nom_ss_100C_1v60": 0, "timing__setup__wns__corner:nom_ss_100C_1v60": -0.5664615603585532, "timing__hold_vio__count__corner:nom_ss_100C_1v60": 0, "timing__hold_r2r__ws__corner:nom_ss_100C_1v60": 0.679699, "timing__hold_r2r_vio__count__corner:nom_ss_100C_1v60": 0, "timing__setup_vio__count__corner:nom_ss_100C_1v60": 42, "timing__setup_r2r__ws__corner:nom_ss_100C_1v60": 8.256821, "timing__setup_r2r_vio__count__corner:nom_ss_100C_1v60": 0, "design__max_slew_violation__count__corner:nom_ff_n40C_1v95": 80, "design__max_fanout_violation__count__corner:nom_ff_n40C_1v95": 36, "design__max_cap_violation__count__corner:nom_ff_n40C_1v95": 1, "clock__skew__worst_hold__corner:nom_ff_n40C_1v95": -0.25, "clock__skew__worst_setup__corner:nom_ff_n40C_1v95": 0.25, "timing__hold__ws__corner:nom_ff_n40C_1v95": 0.04488426424241321, "timing__setup__ws__corner:nom_ff_n40C_1v95": 5.2547483407438875, "timing__hold__tns__corner:nom_ff_n40C_1v95": 0, "timing__setup__tns__corner:nom_ff_n40C_1v95": 0, "timing__hold__wns__corner:nom_ff_n40C_1v95": 0, "timing__setup__wns__corner:nom_ff_n40C_1v95": 0, "timing__hold_vio__count__corner:nom_ff_n40C_1v95": 0, "timing__hold_r2r__ws__corner:nom_ff_n40C_1v95": 0.044884, "timing__hold_r2r_vio__count__corner:nom_ff_n40C_1v95": 0, "timing__setup_vio__count__corner:nom_ff_n40C_1v95": 0, "timing__setup_r2r__ws__corner:nom_ff_n40C_1v95": 9.271417, "timing__setup_r2r_vio__count__corner:nom_ff_n40C_1v95": 0, "design__max_slew_violation__count": 0, "design__max_fanout_violation__count": 24, "design__max_cap_violation__count": 0, "clock__skew__worst_hold": -0.268054, "clock__skew__worst_setup": 0.262672, "timing__hold__ws": 0.328688, "timing__setup__ws": 4.70576, "timing__hold__tns": 0, "timing__setup__tns": 0, "timing__hold__wns": 0, "timing__setup__wns": 0, "timing__hold_vio__count": 0, "timing__hold_r2r__ws": 0.328688, "timing__hold_r2r_vio__count": 0, "timing__setup_vio__count": 0, "timing__setup_r2r__ws": 8.55688, "timing__setup_r2r_vio__count": 0, "design__die__bbox": "0.0 0.0 161.3 172.02", "design__core__bbox": "5.52 10.88 155.48 160.48", "design__io": 65, "design__die__area": 27746.8, "design__core__area": 22434, "design__instance__count__stdcell": 1943, "design__instance__area__stdcell": 19555, "design__instance__count__macros": 0, "design__instance__area__macros": 0, "design__instance__count__padcells": 0, "design__instance__area__padcells": 0, "design__instance__count__cover": 0, "design__instance__area__cover": 0, "design__instance__utilization": 0.871668, "design__instance__utilization__stdcell": 0.871668, "design__rows": 55, "design__rows:unithd": 55, "design__sites": 17930, "design__sites:unithd": 17930, "design__instance__count__class:inverter": 29, "design__instance__area__class:inverter": 110.106, "design__instance__count__class:sequential_cell": 335, "design__instance__area__class:sequential_cell": 7143.1, "design__instance__count__class:multi_input_combinational_cell": 788, "design__instance__area__class:multi_input_combinational_cell": 7586.03, "flow__warnings__count": 0, "flow__errors__count": 0, "design__power_grid_violation__count__net:VPWR": 0, "design__power_grid_violation__count__net:VGND": 0, "design__power_grid_violation__count": 0, "floorplan__design__io": 63, "design__io__hpwl": 3572967, "design__instance__count__class:timing_repair_buffer": 421, "design__instance__area__class:timing_repair_buffer": 3592.2, "timing__drv__floating__nets": 0, "timing__drv__floating__pins": 0, "design__instance__displacement__total": 0, "design__instance__displacement__mean": 0, "design__instance__displacement__max": 0, "route__wirelength__estimated": 44489.2, "design__violations": 0, "design__instance__count__class:clock_buffer": 34, "design__instance__area__class:clock_buffer": 489.219, "design__instance__count__class:clock_inverter": 23, "design__instance__area__class:clock_inverter": 242.733, "design__instance__count__setup_buffer": 0, "design__instance__count__hold_buffer": 281, "antenna__violating__nets": 7, "antenna__violating__pins": 8, "route__antenna_violation__count": 7, "antenna_diodes_count": 0}