# compile verilog/system verilog design source files
verilog xil_defaultlib  \
"../../../../UART_String0320.srcs/sources_1/imports/_source/MyUART_verilog_files/send_tx_btn.v" \

# compile glbl module
verilog xil_defaultlib "glbl.v"

# Do not sort compile order
nosort
