{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1448012564478 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1448012564478 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Nov 20 16:42:44 2015 " "Processing started: Fri Nov 20 16:42:44 2015" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1448012564478 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1448012564478 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off t_vga_v1 -c t_vga_v1 " "Command: quartus_map --read_settings_files=on --write_settings_files=off t_vga_v1 -c t_vga_v1" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1448012564478 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1448012565929 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "edge_detec.v 1 1 " "Found 1 design units, including 1 entities, in source file edge_detec.v" { { "Info" "ISGN_ENTITY_NAME" "1 edge_detec " "Found entity 1: edge_detec" {  } { { "edge_detec.v" "" { Text "D:/Prj/ICSo/Tuyen/tuyen_vga_v1/edge_detec.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1448012566101 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1448012566101 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "filter_medium.v 1 1 " "Found 1 design units, including 1 entities, in source file filter_medium.v" { { "Info" "ISGN_ENTITY_NAME" "1 filter_medium " "Found entity 1: filter_medium" {  } { { "filter_medium.v" "" { Text "D:/Prj/ICSo/Tuyen/tuyen_vga_v1/filter_medium.v" 16 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1448012566104 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1448012566104 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "top_module.v 1 1 " "Found 1 design units, including 1 entities, in source file top_module.v" { { "Info" "ISGN_ENTITY_NAME" "1 top_module " "Found entity 1: top_module" {  } { { "top_module.v" "" { Text "D:/Prj/ICSo/Tuyen/tuyen_vga_v1/top_module.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1448012566107 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1448012566107 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "threshold.v 1 1 " "Found 1 design units, including 1 entities, in source file threshold.v" { { "Info" "ISGN_ENTITY_NAME" "1 threshold " "Found entity 1: threshold" {  } { { "threshold.v" "" { Text "D:/Prj/ICSo/Tuyen/tuyen_vga_v1/threshold.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1448012566121 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1448012566121 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "t_vga_v1/synthesis/t_vga_v1.v 1 1 " "Found 1 design units, including 1 entities, in source file t_vga_v1/synthesis/t_vga_v1.v" { { "Info" "ISGN_ENTITY_NAME" "1 t_vga_v1 " "Found entity 1: t_vga_v1" {  } { { "t_vga_v1/synthesis/t_vga_v1.v" "" { Text "D:/Prj/ICSo/Tuyen/tuyen_vga_v1/t_vga_v1/synthesis/t_vga_v1.v" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1448012566154 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1448012566154 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "t_vga_v1/synthesis/submodules/t_vga_v1_irq_mapper.sv 1 1 " "Found 1 design units, including 1 entities, in source file t_vga_v1/synthesis/submodules/t_vga_v1_irq_mapper.sv" { { "Info" "ISGN_ENTITY_NAME" "1 t_vga_v1_irq_mapper " "Found entity 1: t_vga_v1_irq_mapper" {  } { { "t_vga_v1/synthesis/submodules/t_vga_v1_irq_mapper.sv" "" { Text "D:/Prj/ICSo/Tuyen/tuyen_vga_v1/t_vga_v1/synthesis/submodules/t_vga_v1_irq_mapper.sv" 31 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1448012566168 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1448012566168 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "t_vga_v1/synthesis/submodules/altera_merlin_width_adapter.sv 1 1 " "Found 1 design units, including 1 entities, in source file t_vga_v1/synthesis/submodules/altera_merlin_width_adapter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_width_adapter " "Found entity 1: altera_merlin_width_adapter" {  } { { "t_vga_v1/synthesis/submodules/altera_merlin_width_adapter.sv" "" { Text "D:/Prj/ICSo/Tuyen/tuyen_vga_v1/t_vga_v1/synthesis/submodules/altera_merlin_width_adapter.sv" 25 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1448012566175 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1448012566175 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "t_vga_v1/synthesis/submodules/altera_merlin_address_alignment.sv 1 1 " "Found 1 design units, including 1 entities, in source file t_vga_v1/synthesis/submodules/altera_merlin_address_alignment.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_address_alignment " "Found entity 1: altera_merlin_address_alignment" {  } { { "t_vga_v1/synthesis/submodules/altera_merlin_address_alignment.sv" "" { Text "D:/Prj/ICSo/Tuyen/tuyen_vga_v1/t_vga_v1/synthesis/submodules/altera_merlin_address_alignment.sv" 26 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1448012566178 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1448012566178 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "t_vga_v1/synthesis/submodules/altera_merlin_burst_uncompressor.sv 1 1 " "Found 1 design units, including 1 entities, in source file t_vga_v1/synthesis/submodules/altera_merlin_burst_uncompressor.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_burst_uncompressor " "Found entity 1: altera_merlin_burst_uncompressor" {  } { { "t_vga_v1/synthesis/submodules/altera_merlin_burst_uncompressor.sv" "" { Text "D:/Prj/ICSo/Tuyen/tuyen_vga_v1/t_vga_v1/synthesis/submodules/altera_merlin_burst_uncompressor.sv" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1448012566195 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1448012566195 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "t_vga_v1/synthesis/submodules/altera_merlin_arbitrator.sv 2 2 " "Found 2 design units, including 2 entities, in source file t_vga_v1/synthesis/submodules/altera_merlin_arbitrator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_arbitrator " "Found entity 1: altera_merlin_arbitrator" {  } { { "t_vga_v1/synthesis/submodules/altera_merlin_arbitrator.sv" "" { Text "D:/Prj/ICSo/Tuyen/tuyen_vga_v1/t_vga_v1/synthesis/submodules/altera_merlin_arbitrator.sv" 103 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1448012566202 ""} { "Info" "ISGN_ENTITY_NAME" "2 altera_merlin_arb_adder " "Found entity 2: altera_merlin_arb_adder" {  } { { "t_vga_v1/synthesis/submodules/altera_merlin_arbitrator.sv" "" { Text "D:/Prj/ICSo/Tuyen/tuyen_vga_v1/t_vga_v1/synthesis/submodules/altera_merlin_arbitrator.sv" 228 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1448012566202 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1448012566202 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "t_vga_v1/synthesis/submodules/t_vga_v1_rsp_xbar_mux.sv 1 1 " "Found 1 design units, including 1 entities, in source file t_vga_v1/synthesis/submodules/t_vga_v1_rsp_xbar_mux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 t_vga_v1_rsp_xbar_mux " "Found entity 1: t_vga_v1_rsp_xbar_mux" {  } { { "t_vga_v1/synthesis/submodules/t_vga_v1_rsp_xbar_mux.sv" "" { Text "D:/Prj/ICSo/Tuyen/tuyen_vga_v1/t_vga_v1/synthesis/submodules/t_vga_v1_rsp_xbar_mux.sv" 38 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1448012566206 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1448012566206 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "t_vga_v1/synthesis/submodules/t_vga_v1_rsp_xbar_demux_004.sv 1 1 " "Found 1 design units, including 1 entities, in source file t_vga_v1/synthesis/submodules/t_vga_v1_rsp_xbar_demux_004.sv" { { "Info" "ISGN_ENTITY_NAME" "1 t_vga_v1_rsp_xbar_demux_004 " "Found entity 1: t_vga_v1_rsp_xbar_demux_004" {  } { { "t_vga_v1/synthesis/submodules/t_vga_v1_rsp_xbar_demux_004.sv" "" { Text "D:/Prj/ICSo/Tuyen/tuyen_vga_v1/t_vga_v1/synthesis/submodules/t_vga_v1_rsp_xbar_demux_004.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1448012566209 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1448012566209 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "t_vga_v1/synthesis/submodules/t_vga_v1_rsp_xbar_demux_003.sv 1 1 " "Found 1 design units, including 1 entities, in source file t_vga_v1/synthesis/submodules/t_vga_v1_rsp_xbar_demux_003.sv" { { "Info" "ISGN_ENTITY_NAME" "1 t_vga_v1_rsp_xbar_demux_003 " "Found entity 1: t_vga_v1_rsp_xbar_demux_003" {  } { { "t_vga_v1/synthesis/submodules/t_vga_v1_rsp_xbar_demux_003.sv" "" { Text "D:/Prj/ICSo/Tuyen/tuyen_vga_v1/t_vga_v1/synthesis/submodules/t_vga_v1_rsp_xbar_demux_003.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1448012566212 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1448012566212 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "t_vga_v1/synthesis/submodules/t_vga_v1_rsp_xbar_demux.sv 1 1 " "Found 1 design units, including 1 entities, in source file t_vga_v1/synthesis/submodules/t_vga_v1_rsp_xbar_demux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 t_vga_v1_rsp_xbar_demux " "Found entity 1: t_vga_v1_rsp_xbar_demux" {  } { { "t_vga_v1/synthesis/submodules/t_vga_v1_rsp_xbar_demux.sv" "" { Text "D:/Prj/ICSo/Tuyen/tuyen_vga_v1/t_vga_v1/synthesis/submodules/t_vga_v1_rsp_xbar_demux.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1448012566216 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1448012566216 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "t_vga_v1/synthesis/submodules/t_vga_v1_cmd_xbar_mux_004.sv 1 1 " "Found 1 design units, including 1 entities, in source file t_vga_v1/synthesis/submodules/t_vga_v1_cmd_xbar_mux_004.sv" { { "Info" "ISGN_ENTITY_NAME" "1 t_vga_v1_cmd_xbar_mux_004 " "Found entity 1: t_vga_v1_cmd_xbar_mux_004" {  } { { "t_vga_v1/synthesis/submodules/t_vga_v1_cmd_xbar_mux_004.sv" "" { Text "D:/Prj/ICSo/Tuyen/tuyen_vga_v1/t_vga_v1/synthesis/submodules/t_vga_v1_cmd_xbar_mux_004.sv" 38 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1448012566221 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1448012566221 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "t_vga_v1/synthesis/submodules/t_vga_v1_cmd_xbar_mux_003.sv 1 1 " "Found 1 design units, including 1 entities, in source file t_vga_v1/synthesis/submodules/t_vga_v1_cmd_xbar_mux_003.sv" { { "Info" "ISGN_ENTITY_NAME" "1 t_vga_v1_cmd_xbar_mux_003 " "Found entity 1: t_vga_v1_cmd_xbar_mux_003" {  } { { "t_vga_v1/synthesis/submodules/t_vga_v1_cmd_xbar_mux_003.sv" "" { Text "D:/Prj/ICSo/Tuyen/tuyen_vga_v1/t_vga_v1/synthesis/submodules/t_vga_v1_cmd_xbar_mux_003.sv" 38 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1448012566225 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1448012566225 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "t_vga_v1/synthesis/submodules/t_vga_v1_cmd_xbar_mux.sv 1 1 " "Found 1 design units, including 1 entities, in source file t_vga_v1/synthesis/submodules/t_vga_v1_cmd_xbar_mux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 t_vga_v1_cmd_xbar_mux " "Found entity 1: t_vga_v1_cmd_xbar_mux" {  } { { "t_vga_v1/synthesis/submodules/t_vga_v1_cmd_xbar_mux.sv" "" { Text "D:/Prj/ICSo/Tuyen/tuyen_vga_v1/t_vga_v1/synthesis/submodules/t_vga_v1_cmd_xbar_mux.sv" 38 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1448012566229 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1448012566229 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "t_vga_v1/synthesis/submodules/t_vga_v1_cmd_xbar_demux_002.sv 1 1 " "Found 1 design units, including 1 entities, in source file t_vga_v1/synthesis/submodules/t_vga_v1_cmd_xbar_demux_002.sv" { { "Info" "ISGN_ENTITY_NAME" "1 t_vga_v1_cmd_xbar_demux_002 " "Found entity 1: t_vga_v1_cmd_xbar_demux_002" {  } { { "t_vga_v1/synthesis/submodules/t_vga_v1_cmd_xbar_demux_002.sv" "" { Text "D:/Prj/ICSo/Tuyen/tuyen_vga_v1/t_vga_v1/synthesis/submodules/t_vga_v1_cmd_xbar_demux_002.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1448012566233 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1448012566233 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "t_vga_v1/synthesis/submodules/t_vga_v1_cmd_xbar_demux.sv 1 1 " "Found 1 design units, including 1 entities, in source file t_vga_v1/synthesis/submodules/t_vga_v1_cmd_xbar_demux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 t_vga_v1_cmd_xbar_demux " "Found entity 1: t_vga_v1_cmd_xbar_demux" {  } { { "t_vga_v1/synthesis/submodules/t_vga_v1_cmd_xbar_demux.sv" "" { Text "D:/Prj/ICSo/Tuyen/tuyen_vga_v1/t_vga_v1/synthesis/submodules/t_vga_v1_cmd_xbar_demux.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1448012566236 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1448012566236 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "t_vga_v1/synthesis/submodules/altera_reset_controller.v 1 1 " "Found 1 design units, including 1 entities, in source file t_vga_v1/synthesis/submodules/altera_reset_controller.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_reset_controller " "Found entity 1: altera_reset_controller" {  } { { "t_vga_v1/synthesis/submodules/altera_reset_controller.v" "" { Text "D:/Prj/ICSo/Tuyen/tuyen_vga_v1/t_vga_v1/synthesis/submodules/altera_reset_controller.v" 29 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1448012566240 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1448012566240 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "t_vga_v1/synthesis/submodules/altera_reset_synchronizer.v 1 1 " "Found 1 design units, including 1 entities, in source file t_vga_v1/synthesis/submodules/altera_reset_synchronizer.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_reset_synchronizer " "Found entity 1: altera_reset_synchronizer" {  } { { "t_vga_v1/synthesis/submodules/altera_reset_synchronizer.v" "" { Text "D:/Prj/ICSo/Tuyen/tuyen_vga_v1/t_vga_v1/synthesis/submodules/altera_reset_synchronizer.v" 24 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1448012566243 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1448012566243 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "t_vga_v1/synthesis/submodules/altera_merlin_burst_adapter.sv 7 7 " "Found 7 design units, including 7 entities, in source file t_vga_v1/synthesis/submodules/altera_merlin_burst_adapter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_burst_adapter_burstwrap_increment " "Found entity 1: altera_merlin_burst_adapter_burstwrap_increment" {  } { { "t_vga_v1/synthesis/submodules/altera_merlin_burst_adapter.sv" "" { Text "D:/Prj/ICSo/Tuyen/tuyen_vga_v1/t_vga_v1/synthesis/submodules/altera_merlin_burst_adapter.sv" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1448012566250 ""} { "Info" "ISGN_ENTITY_NAME" "2 altera_merlin_burst_adapter_adder " "Found entity 2: altera_merlin_burst_adapter_adder" {  } { { "t_vga_v1/synthesis/submodules/altera_merlin_burst_adapter.sv" "" { Text "D:/Prj/ICSo/Tuyen/tuyen_vga_v1/t_vga_v1/synthesis/submodules/altera_merlin_burst_adapter.sv" 55 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1448012566250 ""} { "Info" "ISGN_ENTITY_NAME" "3 altera_merlin_burst_adapter_subtractor " "Found entity 3: altera_merlin_burst_adapter_subtractor" {  } { { "t_vga_v1/synthesis/submodules/altera_merlin_burst_adapter.sv" "" { Text "D:/Prj/ICSo/Tuyen/tuyen_vga_v1/t_vga_v1/synthesis/submodules/altera_merlin_burst_adapter.sv" 77 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1448012566250 ""} { "Info" "ISGN_ENTITY_NAME" "4 altera_merlin_burst_adapter_min " "Found entity 4: altera_merlin_burst_adapter_min" {  } { { "t_vga_v1/synthesis/submodules/altera_merlin_burst_adapter.sv" "" { Text "D:/Prj/ICSo/Tuyen/tuyen_vga_v1/t_vga_v1/synthesis/submodules/altera_merlin_burst_adapter.sv" 98 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1448012566250 ""} { "Info" "ISGN_ENTITY_NAME" "5 altera_merlin_burst_adapter " "Found entity 5: altera_merlin_burst_adapter" {  } { { "t_vga_v1/synthesis/submodules/altera_merlin_burst_adapter.sv" "" { Text "D:/Prj/ICSo/Tuyen/tuyen_vga_v1/t_vga_v1/synthesis/submodules/altera_merlin_burst_adapter.sv" 264 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1448012566250 ""} { "Info" "ISGN_ENTITY_NAME" "6 altera_merlin_burst_adapter_uncompressed_only " "Found entity 6: altera_merlin_burst_adapter_uncompressed_only" {  } { { "t_vga_v1/synthesis/submodules/altera_merlin_burst_adapter.sv" "" { Text "D:/Prj/ICSo/Tuyen/tuyen_vga_v1/t_vga_v1/synthesis/submodules/altera_merlin_burst_adapter.sv" 414 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1448012566250 ""} { "Info" "ISGN_ENTITY_NAME" "7 altera_merlin_burst_adapter_full " "Found entity 7: altera_merlin_burst_adapter_full" {  } { { "t_vga_v1/synthesis/submodules/altera_merlin_burst_adapter.sv" "" { Text "D:/Prj/ICSo/Tuyen/tuyen_vga_v1/t_vga_v1/synthesis/submodules/altera_merlin_burst_adapter.sv" 468 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1448012566250 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1448012566250 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel t_vga_v1_id_router_004.sv(48) " "Verilog HDL Declaration information at t_vga_v1_id_router_004.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "t_vga_v1/synthesis/submodules/t_vga_v1_id_router_004.sv" "" { Text "D:/Prj/ICSo/Tuyen/tuyen_vga_v1/t_vga_v1/synthesis/submodules/t_vga_v1_id_router_004.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1448012566253 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel t_vga_v1_id_router_004.sv(49) " "Verilog HDL Declaration information at t_vga_v1_id_router_004.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "t_vga_v1/synthesis/submodules/t_vga_v1_id_router_004.sv" "" { Text "D:/Prj/ICSo/Tuyen/tuyen_vga_v1/t_vga_v1/synthesis/submodules/t_vga_v1_id_router_004.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1448012566253 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "t_vga_v1/synthesis/submodules/t_vga_v1_id_router_004.sv 2 2 " "Found 2 design units, including 2 entities, in source file t_vga_v1/synthesis/submodules/t_vga_v1_id_router_004.sv" { { "Info" "ISGN_ENTITY_NAME" "1 t_vga_v1_id_router_004_default_decode " "Found entity 1: t_vga_v1_id_router_004_default_decode" {  } { { "t_vga_v1/synthesis/submodules/t_vga_v1_id_router_004.sv" "" { Text "D:/Prj/ICSo/Tuyen/tuyen_vga_v1/t_vga_v1/synthesis/submodules/t_vga_v1_id_router_004.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1448012566254 ""} { "Info" "ISGN_ENTITY_NAME" "2 t_vga_v1_id_router_004 " "Found entity 2: t_vga_v1_id_router_004" {  } { { "t_vga_v1/synthesis/submodules/t_vga_v1_id_router_004.sv" "" { Text "D:/Prj/ICSo/Tuyen/tuyen_vga_v1/t_vga_v1/synthesis/submodules/t_vga_v1_id_router_004.sv" 86 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1448012566254 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1448012566254 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel t_vga_v1_id_router_003.sv(48) " "Verilog HDL Declaration information at t_vga_v1_id_router_003.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "t_vga_v1/synthesis/submodules/t_vga_v1_id_router_003.sv" "" { Text "D:/Prj/ICSo/Tuyen/tuyen_vga_v1/t_vga_v1/synthesis/submodules/t_vga_v1_id_router_003.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1448012566258 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel t_vga_v1_id_router_003.sv(49) " "Verilog HDL Declaration information at t_vga_v1_id_router_003.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "t_vga_v1/synthesis/submodules/t_vga_v1_id_router_003.sv" "" { Text "D:/Prj/ICSo/Tuyen/tuyen_vga_v1/t_vga_v1/synthesis/submodules/t_vga_v1_id_router_003.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1448012566258 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "t_vga_v1/synthesis/submodules/t_vga_v1_id_router_003.sv 2 2 " "Found 2 design units, including 2 entities, in source file t_vga_v1/synthesis/submodules/t_vga_v1_id_router_003.sv" { { "Info" "ISGN_ENTITY_NAME" "1 t_vga_v1_id_router_003_default_decode " "Found entity 1: t_vga_v1_id_router_003_default_decode" {  } { { "t_vga_v1/synthesis/submodules/t_vga_v1_id_router_003.sv" "" { Text "D:/Prj/ICSo/Tuyen/tuyen_vga_v1/t_vga_v1/synthesis/submodules/t_vga_v1_id_router_003.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1448012566259 ""} { "Info" "ISGN_ENTITY_NAME" "2 t_vga_v1_id_router_003 " "Found entity 2: t_vga_v1_id_router_003" {  } { { "t_vga_v1/synthesis/submodules/t_vga_v1_id_router_003.sv" "" { Text "D:/Prj/ICSo/Tuyen/tuyen_vga_v1/t_vga_v1/synthesis/submodules/t_vga_v1_id_router_003.sv" 86 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1448012566259 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1448012566259 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel t_vga_v1_id_router.sv(48) " "Verilog HDL Declaration information at t_vga_v1_id_router.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "t_vga_v1/synthesis/submodules/t_vga_v1_id_router.sv" "" { Text "D:/Prj/ICSo/Tuyen/tuyen_vga_v1/t_vga_v1/synthesis/submodules/t_vga_v1_id_router.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1448012566266 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel t_vga_v1_id_router.sv(49) " "Verilog HDL Declaration information at t_vga_v1_id_router.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "t_vga_v1/synthesis/submodules/t_vga_v1_id_router.sv" "" { Text "D:/Prj/ICSo/Tuyen/tuyen_vga_v1/t_vga_v1/synthesis/submodules/t_vga_v1_id_router.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1448012566266 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "t_vga_v1/synthesis/submodules/t_vga_v1_id_router.sv 2 2 " "Found 2 design units, including 2 entities, in source file t_vga_v1/synthesis/submodules/t_vga_v1_id_router.sv" { { "Info" "ISGN_ENTITY_NAME" "1 t_vga_v1_id_router_default_decode " "Found entity 1: t_vga_v1_id_router_default_decode" {  } { { "t_vga_v1/synthesis/submodules/t_vga_v1_id_router.sv" "" { Text "D:/Prj/ICSo/Tuyen/tuyen_vga_v1/t_vga_v1/synthesis/submodules/t_vga_v1_id_router.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1448012566267 ""} { "Info" "ISGN_ENTITY_NAME" "2 t_vga_v1_id_router " "Found entity 2: t_vga_v1_id_router" {  } { { "t_vga_v1/synthesis/submodules/t_vga_v1_id_router.sv" "" { Text "D:/Prj/ICSo/Tuyen/tuyen_vga_v1/t_vga_v1/synthesis/submodules/t_vga_v1_id_router.sv" 86 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1448012566267 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1448012566267 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel t_vga_v1_addr_router_002.sv(48) " "Verilog HDL Declaration information at t_vga_v1_addr_router_002.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "t_vga_v1/synthesis/submodules/t_vga_v1_addr_router_002.sv" "" { Text "D:/Prj/ICSo/Tuyen/tuyen_vga_v1/t_vga_v1/synthesis/submodules/t_vga_v1_addr_router_002.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1448012566270 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel t_vga_v1_addr_router_002.sv(49) " "Verilog HDL Declaration information at t_vga_v1_addr_router_002.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "t_vga_v1/synthesis/submodules/t_vga_v1_addr_router_002.sv" "" { Text "D:/Prj/ICSo/Tuyen/tuyen_vga_v1/t_vga_v1/synthesis/submodules/t_vga_v1_addr_router_002.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1448012566270 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "t_vga_v1/synthesis/submodules/t_vga_v1_addr_router_002.sv 2 2 " "Found 2 design units, including 2 entities, in source file t_vga_v1/synthesis/submodules/t_vga_v1_addr_router_002.sv" { { "Info" "ISGN_ENTITY_NAME" "1 t_vga_v1_addr_router_002_default_decode " "Found entity 1: t_vga_v1_addr_router_002_default_decode" {  } { { "t_vga_v1/synthesis/submodules/t_vga_v1_addr_router_002.sv" "" { Text "D:/Prj/ICSo/Tuyen/tuyen_vga_v1/t_vga_v1/synthesis/submodules/t_vga_v1_addr_router_002.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1448012566271 ""} { "Info" "ISGN_ENTITY_NAME" "2 t_vga_v1_addr_router_002 " "Found entity 2: t_vga_v1_addr_router_002" {  } { { "t_vga_v1/synthesis/submodules/t_vga_v1_addr_router_002.sv" "" { Text "D:/Prj/ICSo/Tuyen/tuyen_vga_v1/t_vga_v1/synthesis/submodules/t_vga_v1_addr_router_002.sv" 86 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1448012566271 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1448012566271 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel t_vga_v1_addr_router.sv(48) " "Verilog HDL Declaration information at t_vga_v1_addr_router.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "t_vga_v1/synthesis/submodules/t_vga_v1_addr_router.sv" "" { Text "D:/Prj/ICSo/Tuyen/tuyen_vga_v1/t_vga_v1/synthesis/submodules/t_vga_v1_addr_router.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1448012566282 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel t_vga_v1_addr_router.sv(49) " "Verilog HDL Declaration information at t_vga_v1_addr_router.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "t_vga_v1/synthesis/submodules/t_vga_v1_addr_router.sv" "" { Text "D:/Prj/ICSo/Tuyen/tuyen_vga_v1/t_vga_v1/synthesis/submodules/t_vga_v1_addr_router.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1448012566282 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "t_vga_v1/synthesis/submodules/t_vga_v1_addr_router.sv 2 2 " "Found 2 design units, including 2 entities, in source file t_vga_v1/synthesis/submodules/t_vga_v1_addr_router.sv" { { "Info" "ISGN_ENTITY_NAME" "1 t_vga_v1_addr_router_default_decode " "Found entity 1: t_vga_v1_addr_router_default_decode" {  } { { "t_vga_v1/synthesis/submodules/t_vga_v1_addr_router.sv" "" { Text "D:/Prj/ICSo/Tuyen/tuyen_vga_v1/t_vga_v1/synthesis/submodules/t_vga_v1_addr_router.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1448012566283 ""} { "Info" "ISGN_ENTITY_NAME" "2 t_vga_v1_addr_router " "Found entity 2: t_vga_v1_addr_router" {  } { { "t_vga_v1/synthesis/submodules/t_vga_v1_addr_router.sv" "" { Text "D:/Prj/ICSo/Tuyen/tuyen_vga_v1/t_vga_v1/synthesis/submodules/t_vga_v1_addr_router.sv" 86 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1448012566283 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1448012566283 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "t_vga_v1/synthesis/submodules/altera_avalon_sc_fifo.v 1 1 " "Found 1 design units, including 1 entities, in source file t_vga_v1/synthesis/submodules/altera_avalon_sc_fifo.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_sc_fifo " "Found entity 1: altera_avalon_sc_fifo" {  } { { "t_vga_v1/synthesis/submodules/altera_avalon_sc_fifo.v" "" { Text "D:/Prj/ICSo/Tuyen/tuyen_vga_v1/t_vga_v1/synthesis/submodules/altera_avalon_sc_fifo.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1448012566287 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1448012566287 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "t_vga_v1/synthesis/submodules/altera_merlin_slave_agent.sv 1 1 " "Found 1 design units, including 1 entities, in source file t_vga_v1/synthesis/submodules/altera_merlin_slave_agent.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_slave_agent " "Found entity 1: altera_merlin_slave_agent" {  } { { "t_vga_v1/synthesis/submodules/altera_merlin_slave_agent.sv" "" { Text "D:/Prj/ICSo/Tuyen/tuyen_vga_v1/t_vga_v1/synthesis/submodules/altera_merlin_slave_agent.sv" 34 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1448012566292 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1448012566292 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "t_vga_v1/synthesis/submodules/altera_merlin_master_agent.sv 1 1 " "Found 1 design units, including 1 entities, in source file t_vga_v1/synthesis/submodules/altera_merlin_master_agent.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_master_agent " "Found entity 1: altera_merlin_master_agent" {  } { { "t_vga_v1/synthesis/submodules/altera_merlin_master_agent.sv" "" { Text "D:/Prj/ICSo/Tuyen/tuyen_vga_v1/t_vga_v1/synthesis/submodules/altera_merlin_master_agent.sv" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1448012566295 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1448012566295 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "t_vga_v1/synthesis/submodules/altera_merlin_slave_translator.sv 1 1 " "Found 1 design units, including 1 entities, in source file t_vga_v1/synthesis/submodules/altera_merlin_slave_translator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_slave_translator " "Found entity 1: altera_merlin_slave_translator" {  } { { "t_vga_v1/synthesis/submodules/altera_merlin_slave_translator.sv" "" { Text "D:/Prj/ICSo/Tuyen/tuyen_vga_v1/t_vga_v1/synthesis/submodules/altera_merlin_slave_translator.sv" 35 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1448012566299 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1448012566299 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "t_vga_v1/synthesis/submodules/altera_merlin_master_translator.sv 1 1 " "Found 1 design units, including 1 entities, in source file t_vga_v1/synthesis/submodules/altera_merlin_master_translator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_master_translator " "Found entity 1: altera_merlin_master_translator" {  } { { "t_vga_v1/synthesis/submodules/altera_merlin_master_translator.sv" "" { Text "D:/Prj/ICSo/Tuyen/tuyen_vga_v1/t_vga_v1/synthesis/submodules/altera_merlin_master_translator.sv" 30 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1448012566311 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1448012566311 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "t_vga_v1/synthesis/submodules/t_vga_v1_data2nios.v 1 1 " "Found 1 design units, including 1 entities, in source file t_vga_v1/synthesis/submodules/t_vga_v1_data2nios.v" { { "Info" "ISGN_ENTITY_NAME" "1 t_vga_v1_data2nios " "Found entity 1: t_vga_v1_data2nios" {  } { { "t_vga_v1/synthesis/submodules/t_vga_v1_data2nios.v" "" { Text "D:/Prj/ICSo/Tuyen/tuyen_vga_v1/t_vga_v1/synthesis/submodules/t_vga_v1_data2nios.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1448012566314 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1448012566314 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "t_vga_v1/synthesis/submodules/t_vga_v1_clk2nios.v 1 1 " "Found 1 design units, including 1 entities, in source file t_vga_v1/synthesis/submodules/t_vga_v1_clk2nios.v" { { "Info" "ISGN_ENTITY_NAME" "1 t_vga_v1_clk2nios " "Found entity 1: t_vga_v1_clk2nios" {  } { { "t_vga_v1/synthesis/submodules/t_vga_v1_clk2nios.v" "" { Text "D:/Prj/ICSo/Tuyen/tuyen_vga_v1/t_vga_v1/synthesis/submodules/t_vga_v1_clk2nios.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1448012566317 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1448012566317 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "t_vga_v1/synthesis/submodules/t_vga_v1_reset.v 1 1 " "Found 1 design units, including 1 entities, in source file t_vga_v1/synthesis/submodules/t_vga_v1_reset.v" { { "Info" "ISGN_ENTITY_NAME" "1 t_vga_v1_reset " "Found entity 1: t_vga_v1_reset" {  } { { "t_vga_v1/synthesis/submodules/t_vga_v1_reset.v" "" { Text "D:/Prj/ICSo/Tuyen/tuyen_vga_v1/t_vga_v1/synthesis/submodules/t_vga_v1_reset.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1448012566319 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1448012566319 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "t_vga_v1/synthesis/submodules/t_vga_v1_image1.v 1 1 " "Found 1 design units, including 1 entities, in source file t_vga_v1/synthesis/submodules/t_vga_v1_image1.v" { { "Info" "ISGN_ENTITY_NAME" "1 t_vga_v1_image1 " "Found entity 1: t_vga_v1_image1" {  } { { "t_vga_v1/synthesis/submodules/t_vga_v1_image1.v" "" { Text "D:/Prj/ICSo/Tuyen/tuyen_vga_v1/t_vga_v1/synthesis/submodules/t_vga_v1_image1.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1448012566322 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1448012566322 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "t_vga_v1/synthesis/submodules/t_vga_v1_leds.v 1 1 " "Found 1 design units, including 1 entities, in source file t_vga_v1/synthesis/submodules/t_vga_v1_leds.v" { { "Info" "ISGN_ENTITY_NAME" "1 t_vga_v1_LEDS " "Found entity 1: t_vga_v1_LEDS" {  } { { "t_vga_v1/synthesis/submodules/t_vga_v1_LEDS.v" "" { Text "D:/Prj/ICSo/Tuyen/tuyen_vga_v1/t_vga_v1/synthesis/submodules/t_vga_v1_LEDS.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1448012566325 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1448012566325 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "t_vga_v1/synthesis/submodules/t_vga_v1_sw.v 1 1 " "Found 1 design units, including 1 entities, in source file t_vga_v1/synthesis/submodules/t_vga_v1_sw.v" { { "Info" "ISGN_ENTITY_NAME" "1 t_vga_v1_SW " "Found entity 1: t_vga_v1_SW" {  } { { "t_vga_v1/synthesis/submodules/t_vga_v1_SW.v" "" { Text "D:/Prj/ICSo/Tuyen/tuyen_vga_v1/t_vga_v1/synthesis/submodules/t_vga_v1_SW.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1448012566328 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1448012566328 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "t_vga_v1/synthesis/submodules/altera_up_flash_memory_ip_core_avalon_interface.vhd 2 1 " "Found 2 design units, including 1 entities, in source file t_vga_v1/synthesis/submodules/altera_up_flash_memory_ip_core_avalon_interface.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Altera_UP_Flash_Memory_IP_Core_Avalon_Interface-rtl " "Found design unit 1: Altera_UP_Flash_Memory_IP_Core_Avalon_Interface-rtl" {  } { { "t_vga_v1/synthesis/submodules/Altera_UP_Flash_Memory_IP_Core_Avalon_Interface.vhd" "" { Text "D:/Prj/ICSo/Tuyen/tuyen_vga_v1/t_vga_v1/synthesis/submodules/Altera_UP_Flash_Memory_IP_Core_Avalon_Interface.vhd" 61 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1448012567620 ""} { "Info" "ISGN_ENTITY_NAME" "1 Altera_UP_Flash_Memory_IP_Core_Avalon_Interface " "Found entity 1: Altera_UP_Flash_Memory_IP_Core_Avalon_Interface" {  } { { "t_vga_v1/synthesis/submodules/Altera_UP_Flash_Memory_IP_Core_Avalon_Interface.vhd" "" { Text "D:/Prj/ICSo/Tuyen/tuyen_vga_v1/t_vga_v1/synthesis/submodules/Altera_UP_Flash_Memory_IP_Core_Avalon_Interface.vhd" 20 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1448012567620 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1448012567620 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "t_vga_v1/synthesis/submodules/altera_up_flash_memory_controller.vhd 2 1 " "Found 2 design units, including 1 entities, in source file t_vga_v1/synthesis/submodules/altera_up_flash_memory_controller.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Altera_UP_Flash_Memory_Controller-rtl " "Found design unit 1: Altera_UP_Flash_Memory_Controller-rtl" {  } { { "t_vga_v1/synthesis/submodules/Altera_UP_Flash_Memory_Controller.vhd" "" { Text "D:/Prj/ICSo/Tuyen/tuyen_vga_v1/t_vga_v1/synthesis/submodules/Altera_UP_Flash_Memory_Controller.vhd" 64 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1448012567624 ""} { "Info" "ISGN_ENTITY_NAME" "1 Altera_UP_Flash_Memory_Controller " "Found entity 1: Altera_UP_Flash_Memory_Controller" {  } { { "t_vga_v1/synthesis/submodules/Altera_UP_Flash_Memory_Controller.vhd" "" { Text "D:/Prj/ICSo/Tuyen/tuyen_vga_v1/t_vga_v1/synthesis/submodules/Altera_UP_Flash_Memory_Controller.vhd" 35 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1448012567624 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1448012567624 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "t_vga_v1/synthesis/submodules/altera_up_flash_memory_ip_core_standalone.vhd 2 1 " "Found 2 design units, including 1 entities, in source file t_vga_v1/synthesis/submodules/altera_up_flash_memory_ip_core_standalone.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Altera_UP_Flash_Memory_UP_Core_Standalone-rtl " "Found design unit 1: Altera_UP_Flash_Memory_UP_Core_Standalone-rtl" {  } { { "t_vga_v1/synthesis/submodules/Altera_UP_Flash_Memory_IP_Core_Standalone.vhd" "" { Text "D:/Prj/ICSo/Tuyen/tuyen_vga_v1/t_vga_v1/synthesis/submodules/Altera_UP_Flash_Memory_IP_Core_Standalone.vhd" 45 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1448012567627 ""} { "Info" "ISGN_ENTITY_NAME" "1 Altera_UP_Flash_Memory_UP_Core_Standalone " "Found entity 1: Altera_UP_Flash_Memory_UP_Core_Standalone" {  } { { "t_vga_v1/synthesis/submodules/Altera_UP_Flash_Memory_IP_Core_Standalone.vhd" "" { Text "D:/Prj/ICSo/Tuyen/tuyen_vga_v1/t_vga_v1/synthesis/submodules/Altera_UP_Flash_Memory_IP_Core_Standalone.vhd" 15 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1448012567627 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1448012567627 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "t_vga_v1/synthesis/submodules/altera_up_flash_memory_user_interface.vhd 2 1 " "Found 2 design units, including 1 entities, in source file t_vga_v1/synthesis/submodules/altera_up_flash_memory_user_interface.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Altera_UP_Flash_Memory_User_Interface-rtl " "Found design unit 1: Altera_UP_Flash_Memory_User_Interface-rtl" {  } { { "t_vga_v1/synthesis/submodules/Altera_UP_Flash_Memory_User_Interface.vhd" "" { Text "D:/Prj/ICSo/Tuyen/tuyen_vga_v1/t_vga_v1/synthesis/submodules/Altera_UP_Flash_Memory_User_Interface.vhd" 46 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1448012567632 ""} { "Info" "ISGN_ENTITY_NAME" "1 Altera_UP_Flash_Memory_User_Interface " "Found entity 1: Altera_UP_Flash_Memory_User_Interface" {  } { { "t_vga_v1/synthesis/submodules/Altera_UP_Flash_Memory_User_Interface.vhd" "" { Text "D:/Prj/ICSo/Tuyen/tuyen_vga_v1/t_vga_v1/synthesis/submodules/Altera_UP_Flash_Memory_User_Interface.vhd" 16 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1448012567632 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1448012567632 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "t_vga_v1/synthesis/submodules/t_vga_v1_ram_onchip_memory.v 1 1 " "Found 1 design units, including 1 entities, in source file t_vga_v1/synthesis/submodules/t_vga_v1_ram_onchip_memory.v" { { "Info" "ISGN_ENTITY_NAME" "1 t_vga_v1_ram_onchip_memory " "Found entity 1: t_vga_v1_ram_onchip_memory" {  } { { "t_vga_v1/synthesis/submodules/t_vga_v1_ram_onchip_memory.v" "" { Text "D:/Prj/ICSo/Tuyen/tuyen_vga_v1/t_vga_v1/synthesis/submodules/t_vga_v1_ram_onchip_memory.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1448012567636 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1448012567636 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "t_vga_v1/synthesis/submodules/t_vga_v1_sdram_controller.v 2 2 " "Found 2 design units, including 2 entities, in source file t_vga_v1/synthesis/submodules/t_vga_v1_sdram_controller.v" { { "Info" "ISGN_ENTITY_NAME" "1 t_vga_v1_sdram_controller_input_efifo_module " "Found entity 1: t_vga_v1_sdram_controller_input_efifo_module" {  } { { "t_vga_v1/synthesis/submodules/t_vga_v1_sdram_controller.v" "" { Text "D:/Prj/ICSo/Tuyen/tuyen_vga_v1/t_vga_v1/synthesis/submodules/t_vga_v1_sdram_controller.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1448012567641 ""} { "Info" "ISGN_ENTITY_NAME" "2 t_vga_v1_sdram_controller " "Found entity 2: t_vga_v1_sdram_controller" {  } { { "t_vga_v1/synthesis/submodules/t_vga_v1_sdram_controller.v" "" { Text "D:/Prj/ICSo/Tuyen/tuyen_vga_v1/t_vga_v1/synthesis/submodules/t_vga_v1_sdram_controller.v" 158 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1448012567641 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1448012567641 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "t_vga_v1/synthesis/submodules/t_vga_v1_sram_512.v 1 1 " "Found 1 design units, including 1 entities, in source file t_vga_v1/synthesis/submodules/t_vga_v1_sram_512.v" { { "Info" "ISGN_ENTITY_NAME" "1 t_vga_v1_sram_512 " "Found entity 1: t_vga_v1_sram_512" {  } { { "t_vga_v1/synthesis/submodules/t_vga_v1_sram_512.v" "" { Text "D:/Prj/ICSo/Tuyen/tuyen_vga_v1/t_vga_v1/synthesis/submodules/t_vga_v1_sram_512.v" 49 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1448012567645 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1448012567645 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "t_vga_v1/synthesis/submodules/t_vga_v1_video_rgb_resampler.v 1 1 " "Found 1 design units, including 1 entities, in source file t_vga_v1/synthesis/submodules/t_vga_v1_video_rgb_resampler.v" { { "Info" "ISGN_ENTITY_NAME" "1 t_vga_v1_video_rgb_resampler " "Found entity 1: t_vga_v1_video_rgb_resampler" {  } { { "t_vga_v1/synthesis/submodules/t_vga_v1_video_rgb_resampler.v" "" { Text "D:/Prj/ICSo/Tuyen/tuyen_vga_v1/t_vga_v1/synthesis/submodules/t_vga_v1_video_rgb_resampler.v" 47 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1448012567648 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1448012567648 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "t_vga_v1/synthesis/submodules/t_vga_v1_fifo_dual_clock.v 1 1 " "Found 1 design units, including 1 entities, in source file t_vga_v1/synthesis/submodules/t_vga_v1_fifo_dual_clock.v" { { "Info" "ISGN_ENTITY_NAME" "1 t_vga_v1_FIFO_dual_clock " "Found entity 1: t_vga_v1_FIFO_dual_clock" {  } { { "t_vga_v1/synthesis/submodules/t_vga_v1_FIFO_dual_clock.v" "" { Text "D:/Prj/ICSo/Tuyen/tuyen_vga_v1/t_vga_v1/synthesis/submodules/t_vga_v1_FIFO_dual_clock.v" 48 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1448012567651 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1448012567651 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "t_vga_v1/synthesis/submodules/t_vga_v1_pixel_buffer.v 1 1 " "Found 1 design units, including 1 entities, in source file t_vga_v1/synthesis/submodules/t_vga_v1_pixel_buffer.v" { { "Info" "ISGN_ENTITY_NAME" "1 t_vga_v1_pixel_buffer " "Found entity 1: t_vga_v1_pixel_buffer" {  } { { "t_vga_v1/synthesis/submodules/t_vga_v1_pixel_buffer.v" "" { Text "D:/Prj/ICSo/Tuyen/tuyen_vga_v1/t_vga_v1/synthesis/submodules/t_vga_v1_pixel_buffer.v" 48 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1448012567666 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1448012567666 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "t_vga_v1/synthesis/submodules/altera_up_avalon_video_vga_timing.v 1 1 " "Found 1 design units, including 1 entities, in source file t_vga_v1/synthesis/submodules/altera_up_avalon_video_vga_timing.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_up_avalon_video_vga_timing " "Found entity 1: altera_up_avalon_video_vga_timing" {  } { { "t_vga_v1/synthesis/submodules/altera_up_avalon_video_vga_timing.v" "" { Text "D:/Prj/ICSo/Tuyen/tuyen_vga_v1/t_vga_v1/synthesis/submodules/altera_up_avalon_video_vga_timing.v" 47 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1448012567669 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1448012567669 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "t_vga_v1/synthesis/submodules/t_vga_v1_vga_controller.v 1 1 " "Found 1 design units, including 1 entities, in source file t_vga_v1/synthesis/submodules/t_vga_v1_vga_controller.v" { { "Info" "ISGN_ENTITY_NAME" "1 t_vga_v1_vga_controller " "Found entity 1: t_vga_v1_vga_controller" {  } { { "t_vga_v1/synthesis/submodules/t_vga_v1_vga_controller.v" "" { Text "D:/Prj/ICSo/Tuyen/tuyen_vga_v1/t_vga_v1/synthesis/submodules/t_vga_v1_vga_controller.v" 47 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1448012567672 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1448012567672 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "t_vga_v1/synthesis/submodules/t_vga_v1_jtag_uart_0.v 5 5 " "Found 5 design units, including 5 entities, in source file t_vga_v1/synthesis/submodules/t_vga_v1_jtag_uart_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 t_vga_v1_jtag_uart_0_sim_scfifo_w " "Found entity 1: t_vga_v1_jtag_uart_0_sim_scfifo_w" {  } { { "t_vga_v1/synthesis/submodules/t_vga_v1_jtag_uart_0.v" "" { Text "D:/Prj/ICSo/Tuyen/tuyen_vga_v1/t_vga_v1/synthesis/submodules/t_vga_v1_jtag_uart_0.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1448012567677 ""} { "Info" "ISGN_ENTITY_NAME" "2 t_vga_v1_jtag_uart_0_scfifo_w " "Found entity 2: t_vga_v1_jtag_uart_0_scfifo_w" {  } { { "t_vga_v1/synthesis/submodules/t_vga_v1_jtag_uart_0.v" "" { Text "D:/Prj/ICSo/Tuyen/tuyen_vga_v1/t_vga_v1/synthesis/submodules/t_vga_v1_jtag_uart_0.v" 77 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1448012567677 ""} { "Info" "ISGN_ENTITY_NAME" "3 t_vga_v1_jtag_uart_0_sim_scfifo_r " "Found entity 3: t_vga_v1_jtag_uart_0_sim_scfifo_r" {  } { { "t_vga_v1/synthesis/submodules/t_vga_v1_jtag_uart_0.v" "" { Text "D:/Prj/ICSo/Tuyen/tuyen_vga_v1/t_vga_v1/synthesis/submodules/t_vga_v1_jtag_uart_0.v" 162 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1448012567677 ""} { "Info" "ISGN_ENTITY_NAME" "4 t_vga_v1_jtag_uart_0_scfifo_r " "Found entity 4: t_vga_v1_jtag_uart_0_scfifo_r" {  } { { "t_vga_v1/synthesis/submodules/t_vga_v1_jtag_uart_0.v" "" { Text "D:/Prj/ICSo/Tuyen/tuyen_vga_v1/t_vga_v1/synthesis/submodules/t_vga_v1_jtag_uart_0.v" 240 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1448012567677 ""} { "Info" "ISGN_ENTITY_NAME" "5 t_vga_v1_jtag_uart_0 " "Found entity 5: t_vga_v1_jtag_uart_0" {  } { { "t_vga_v1/synthesis/submodules/t_vga_v1_jtag_uart_0.v" "" { Text "D:/Prj/ICSo/Tuyen/tuyen_vga_v1/t_vga_v1/synthesis/submodules/t_vga_v1_jtag_uart_0.v" 327 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1448012567677 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1448012567677 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "t_vga_v1/synthesis/submodules/t_vga_v1_up_clocks.v 1 1 " "Found 1 design units, including 1 entities, in source file t_vga_v1/synthesis/submodules/t_vga_v1_up_clocks.v" { { "Info" "ISGN_ENTITY_NAME" "1 t_vga_v1_up_clocks " "Found entity 1: t_vga_v1_up_clocks" {  } { { "t_vga_v1/synthesis/submodules/t_vga_v1_up_clocks.v" "" { Text "D:/Prj/ICSo/Tuyen/tuyen_vga_v1/t_vga_v1/synthesis/submodules/t_vga_v1_up_clocks.v" 48 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1448012567680 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1448012567680 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "t_vga_v1/synthesis/submodules/t_vga_v1_cpu_v1.v 21 21 " "Found 21 design units, including 21 entities, in source file t_vga_v1/synthesis/submodules/t_vga_v1_cpu_v1.v" { { "Info" "ISGN_ENTITY_NAME" "1 t_vga_v1_cpu_v1_register_bank_a_module " "Found entity 1: t_vga_v1_cpu_v1_register_bank_a_module" {  } { { "t_vga_v1/synthesis/submodules/t_vga_v1_cpu_v1.v" "" { Text "D:/Prj/ICSo/Tuyen/tuyen_vga_v1/t_vga_v1/synthesis/submodules/t_vga_v1_cpu_v1.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1448012567702 ""} { "Info" "ISGN_ENTITY_NAME" "2 t_vga_v1_cpu_v1_register_bank_b_module " "Found entity 2: t_vga_v1_cpu_v1_register_bank_b_module" {  } { { "t_vga_v1/synthesis/submodules/t_vga_v1_cpu_v1.v" "" { Text "D:/Prj/ICSo/Tuyen/tuyen_vga_v1/t_vga_v1/synthesis/submodules/t_vga_v1_cpu_v1.v" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1448012567702 ""} { "Info" "ISGN_ENTITY_NAME" "3 t_vga_v1_cpu_v1_nios2_oci_debug " "Found entity 3: t_vga_v1_cpu_v1_nios2_oci_debug" {  } { { "t_vga_v1/synthesis/submodules/t_vga_v1_cpu_v1.v" "" { Text "D:/Prj/ICSo/Tuyen/tuyen_vga_v1/t_vga_v1/synthesis/submodules/t_vga_v1_cpu_v1.v" 147 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1448012567702 ""} { "Info" "ISGN_ENTITY_NAME" "4 t_vga_v1_cpu_v1_ociram_sp_ram_module " "Found entity 4: t_vga_v1_cpu_v1_ociram_sp_ram_module" {  } { { "t_vga_v1/synthesis/submodules/t_vga_v1_cpu_v1.v" "" { Text "D:/Prj/ICSo/Tuyen/tuyen_vga_v1/t_vga_v1/synthesis/submodules/t_vga_v1_cpu_v1.v" 288 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1448012567702 ""} { "Info" "ISGN_ENTITY_NAME" "5 t_vga_v1_cpu_v1_nios2_ocimem " "Found entity 5: t_vga_v1_cpu_v1_nios2_ocimem" {  } { { "t_vga_v1/synthesis/submodules/t_vga_v1_cpu_v1.v" "" { Text "D:/Prj/ICSo/Tuyen/tuyen_vga_v1/t_vga_v1/synthesis/submodules/t_vga_v1_cpu_v1.v" 346 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1448012567702 ""} { "Info" "ISGN_ENTITY_NAME" "6 t_vga_v1_cpu_v1_nios2_avalon_reg " "Found entity 6: t_vga_v1_cpu_v1_nios2_avalon_reg" {  } { { "t_vga_v1/synthesis/submodules/t_vga_v1_cpu_v1.v" "" { Text "D:/Prj/ICSo/Tuyen/tuyen_vga_v1/t_vga_v1/synthesis/submodules/t_vga_v1_cpu_v1.v" 524 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1448012567702 ""} { "Info" "ISGN_ENTITY_NAME" "7 t_vga_v1_cpu_v1_nios2_oci_break " "Found entity 7: t_vga_v1_cpu_v1_nios2_oci_break" {  } { { "t_vga_v1/synthesis/submodules/t_vga_v1_cpu_v1.v" "" { Text "D:/Prj/ICSo/Tuyen/tuyen_vga_v1/t_vga_v1/synthesis/submodules/t_vga_v1_cpu_v1.v" 616 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1448012567702 ""} { "Info" "ISGN_ENTITY_NAME" "8 t_vga_v1_cpu_v1_nios2_oci_xbrk " "Found entity 8: t_vga_v1_cpu_v1_nios2_oci_xbrk" {  } { { "t_vga_v1/synthesis/submodules/t_vga_v1_cpu_v1.v" "" { Text "D:/Prj/ICSo/Tuyen/tuyen_vga_v1/t_vga_v1/synthesis/submodules/t_vga_v1_cpu_v1.v" 910 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1448012567702 ""} { "Info" "ISGN_ENTITY_NAME" "9 t_vga_v1_cpu_v1_nios2_oci_dbrk " "Found entity 9: t_vga_v1_cpu_v1_nios2_oci_dbrk" {  } { { "t_vga_v1/synthesis/submodules/t_vga_v1_cpu_v1.v" "" { Text "D:/Prj/ICSo/Tuyen/tuyen_vga_v1/t_vga_v1/synthesis/submodules/t_vga_v1_cpu_v1.v" 1116 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1448012567702 ""} { "Info" "ISGN_ENTITY_NAME" "10 t_vga_v1_cpu_v1_nios2_oci_itrace " "Found entity 10: t_vga_v1_cpu_v1_nios2_oci_itrace" {  } { { "t_vga_v1/synthesis/submodules/t_vga_v1_cpu_v1.v" "" { Text "D:/Prj/ICSo/Tuyen/tuyen_vga_v1/t_vga_v1/synthesis/submodules/t_vga_v1_cpu_v1.v" 1302 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1448012567702 ""} { "Info" "ISGN_ENTITY_NAME" "11 t_vga_v1_cpu_v1_nios2_oci_td_mode " "Found entity 11: t_vga_v1_cpu_v1_nios2_oci_td_mode" {  } { { "t_vga_v1/synthesis/submodules/t_vga_v1_cpu_v1.v" "" { Text "D:/Prj/ICSo/Tuyen/tuyen_vga_v1/t_vga_v1/synthesis/submodules/t_vga_v1_cpu_v1.v" 1599 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1448012567702 ""} { "Info" "ISGN_ENTITY_NAME" "12 t_vga_v1_cpu_v1_nios2_oci_dtrace " "Found entity 12: t_vga_v1_cpu_v1_nios2_oci_dtrace" {  } { { "t_vga_v1/synthesis/submodules/t_vga_v1_cpu_v1.v" "" { Text "D:/Prj/ICSo/Tuyen/tuyen_vga_v1/t_vga_v1/synthesis/submodules/t_vga_v1_cpu_v1.v" 1666 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1448012567702 ""} { "Info" "ISGN_ENTITY_NAME" "13 t_vga_v1_cpu_v1_nios2_oci_compute_tm_count " "Found entity 13: t_vga_v1_cpu_v1_nios2_oci_compute_tm_count" {  } { { "t_vga_v1/synthesis/submodules/t_vga_v1_cpu_v1.v" "" { Text "D:/Prj/ICSo/Tuyen/tuyen_vga_v1/t_vga_v1/synthesis/submodules/t_vga_v1_cpu_v1.v" 1760 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1448012567702 ""} { "Info" "ISGN_ENTITY_NAME" "14 t_vga_v1_cpu_v1_nios2_oci_fifowp_inc " "Found entity 14: t_vga_v1_cpu_v1_nios2_oci_fifowp_inc" {  } { { "t_vga_v1/synthesis/submodules/t_vga_v1_cpu_v1.v" "" { Text "D:/Prj/ICSo/Tuyen/tuyen_vga_v1/t_vga_v1/synthesis/submodules/t_vga_v1_cpu_v1.v" 1831 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1448012567702 ""} { "Info" "ISGN_ENTITY_NAME" "15 t_vga_v1_cpu_v1_nios2_oci_fifocount_inc " "Found entity 15: t_vga_v1_cpu_v1_nios2_oci_fifocount_inc" {  } { { "t_vga_v1/synthesis/submodules/t_vga_v1_cpu_v1.v" "" { Text "D:/Prj/ICSo/Tuyen/tuyen_vga_v1/t_vga_v1/synthesis/submodules/t_vga_v1_cpu_v1.v" 1873 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1448012567702 ""} { "Info" "ISGN_ENTITY_NAME" "16 t_vga_v1_cpu_v1_nios2_oci_fifo " "Found entity 16: t_vga_v1_cpu_v1_nios2_oci_fifo" {  } { { "t_vga_v1/synthesis/submodules/t_vga_v1_cpu_v1.v" "" { Text "D:/Prj/ICSo/Tuyen/tuyen_vga_v1/t_vga_v1/synthesis/submodules/t_vga_v1_cpu_v1.v" 1919 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1448012567702 ""} { "Info" "ISGN_ENTITY_NAME" "17 t_vga_v1_cpu_v1_nios2_oci_pib " "Found entity 17: t_vga_v1_cpu_v1_nios2_oci_pib" {  } { { "t_vga_v1/synthesis/submodules/t_vga_v1_cpu_v1.v" "" { Text "D:/Prj/ICSo/Tuyen/tuyen_vga_v1/t_vga_v1/synthesis/submodules/t_vga_v1_cpu_v1.v" 2424 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1448012567702 ""} { "Info" "ISGN_ENTITY_NAME" "18 t_vga_v1_cpu_v1_nios2_oci_im " "Found entity 18: t_vga_v1_cpu_v1_nios2_oci_im" {  } { { "t_vga_v1/synthesis/submodules/t_vga_v1_cpu_v1.v" "" { Text "D:/Prj/ICSo/Tuyen/tuyen_vga_v1/t_vga_v1/synthesis/submodules/t_vga_v1_cpu_v1.v" 2492 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1448012567702 ""} { "Info" "ISGN_ENTITY_NAME" "19 t_vga_v1_cpu_v1_nios2_performance_monitors " "Found entity 19: t_vga_v1_cpu_v1_nios2_performance_monitors" {  } { { "t_vga_v1/synthesis/submodules/t_vga_v1_cpu_v1.v" "" { Text "D:/Prj/ICSo/Tuyen/tuyen_vga_v1/t_vga_v1/synthesis/submodules/t_vga_v1_cpu_v1.v" 2608 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1448012567702 ""} { "Info" "ISGN_ENTITY_NAME" "20 t_vga_v1_cpu_v1_nios2_oci " "Found entity 20: t_vga_v1_cpu_v1_nios2_oci" {  } { { "t_vga_v1/synthesis/submodules/t_vga_v1_cpu_v1.v" "" { Text "D:/Prj/ICSo/Tuyen/tuyen_vga_v1/t_vga_v1/synthesis/submodules/t_vga_v1_cpu_v1.v" 2624 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1448012567702 ""} { "Info" "ISGN_ENTITY_NAME" "21 t_vga_v1_cpu_v1 " "Found entity 21: t_vga_v1_cpu_v1" {  } { { "t_vga_v1/synthesis/submodules/t_vga_v1_cpu_v1.v" "" { Text "D:/Prj/ICSo/Tuyen/tuyen_vga_v1/t_vga_v1/synthesis/submodules/t_vga_v1_cpu_v1.v" 3129 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1448012567702 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1448012567702 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "t_vga_v1/synthesis/submodules/t_vga_v1_cpu_v1_jtag_debug_module_sysclk.v 1 1 " "Found 1 design units, including 1 entities, in source file t_vga_v1/synthesis/submodules/t_vga_v1_cpu_v1_jtag_debug_module_sysclk.v" { { "Info" "ISGN_ENTITY_NAME" "1 t_vga_v1_cpu_v1_jtag_debug_module_sysclk " "Found entity 1: t_vga_v1_cpu_v1_jtag_debug_module_sysclk" {  } { { "t_vga_v1/synthesis/submodules/t_vga_v1_cpu_v1_jtag_debug_module_sysclk.v" "" { Text "D:/Prj/ICSo/Tuyen/tuyen_vga_v1/t_vga_v1/synthesis/submodules/t_vga_v1_cpu_v1_jtag_debug_module_sysclk.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1448012567706 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1448012567706 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "t_vga_v1/synthesis/submodules/t_vga_v1_cpu_v1_jtag_debug_module_tck.v 1 1 " "Found 1 design units, including 1 entities, in source file t_vga_v1/synthesis/submodules/t_vga_v1_cpu_v1_jtag_debug_module_tck.v" { { "Info" "ISGN_ENTITY_NAME" "1 t_vga_v1_cpu_v1_jtag_debug_module_tck " "Found entity 1: t_vga_v1_cpu_v1_jtag_debug_module_tck" {  } { { "t_vga_v1/synthesis/submodules/t_vga_v1_cpu_v1_jtag_debug_module_tck.v" "" { Text "D:/Prj/ICSo/Tuyen/tuyen_vga_v1/t_vga_v1/synthesis/submodules/t_vga_v1_cpu_v1_jtag_debug_module_tck.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1448012567710 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1448012567710 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "t_vga_v1/synthesis/submodules/t_vga_v1_cpu_v1_jtag_debug_module_wrapper.v 1 1 " "Found 1 design units, including 1 entities, in source file t_vga_v1/synthesis/submodules/t_vga_v1_cpu_v1_jtag_debug_module_wrapper.v" { { "Info" "ISGN_ENTITY_NAME" "1 t_vga_v1_cpu_v1_jtag_debug_module_wrapper " "Found entity 1: t_vga_v1_cpu_v1_jtag_debug_module_wrapper" {  } { { "t_vga_v1/synthesis/submodules/t_vga_v1_cpu_v1_jtag_debug_module_wrapper.v" "" { Text "D:/Prj/ICSo/Tuyen/tuyen_vga_v1/t_vga_v1/synthesis/submodules/t_vga_v1_cpu_v1_jtag_debug_module_wrapper.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1448012567713 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1448012567713 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "t_vga_v1/synthesis/submodules/t_vga_v1_cpu_v1_oci_test_bench.v 1 1 " "Found 1 design units, including 1 entities, in source file t_vga_v1/synthesis/submodules/t_vga_v1_cpu_v1_oci_test_bench.v" { { "Info" "ISGN_ENTITY_NAME" "1 t_vga_v1_cpu_v1_oci_test_bench " "Found entity 1: t_vga_v1_cpu_v1_oci_test_bench" {  } { { "t_vga_v1/synthesis/submodules/t_vga_v1_cpu_v1_oci_test_bench.v" "" { Text "D:/Prj/ICSo/Tuyen/tuyen_vga_v1/t_vga_v1/synthesis/submodules/t_vga_v1_cpu_v1_oci_test_bench.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1448012567716 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1448012567716 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "t_vga_v1/synthesis/submodules/t_vga_v1_cpu_v1_test_bench.v 1 1 " "Found 1 design units, including 1 entities, in source file t_vga_v1/synthesis/submodules/t_vga_v1_cpu_v1_test_bench.v" { { "Info" "ISGN_ENTITY_NAME" "1 t_vga_v1_cpu_v1_test_bench " "Found entity 1: t_vga_v1_cpu_v1_test_bench" {  } { { "t_vga_v1/synthesis/submodules/t_vga_v1_cpu_v1_test_bench.v" "" { Text "D:/Prj/ICSo/Tuyen/tuyen_vga_v1/t_vga_v1/synthesis/submodules/t_vga_v1_cpu_v1_test_bench.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1448012567719 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1448012567719 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "delta_frame.v 1 1 " "Found 1 design units, including 1 entities, in source file delta_frame.v" { { "Info" "ISGN_ENTITY_NAME" "1 delta_frame " "Found entity 1: delta_frame" {  } { { "delta_frame.v" "" { Text "D:/Prj/ICSo/Tuyen/tuyen_vga_v1/delta_frame.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1448012567722 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1448012567722 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vga_v1.v 1 1 " "Found 1 design units, including 1 entities, in source file vga_v1.v" { { "Info" "ISGN_ENTITY_NAME" "1 vga_v1 " "Found entity 1: vga_v1" {  } { { "vga_v1.v" "" { Text "D:/Prj/ICSo/Tuyen/tuyen_vga_v1/vga_v1.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1448012567735 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1448012567735 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "t_vga_v1_cpu_v1.v(1567) " "Verilog HDL or VHDL warning at t_vga_v1_cpu_v1.v(1567): conditional expression evaluates to a constant" {  } { { "t_vga_v1/synthesis/submodules/t_vga_v1_cpu_v1.v" "" { Text "D:/Prj/ICSo/Tuyen/tuyen_vga_v1/t_vga_v1/synthesis/submodules/t_vga_v1_cpu_v1.v" 1567 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 0 0 "Quartus II" 0 -1 1448012567757 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "t_vga_v1_cpu_v1.v(1569) " "Verilog HDL or VHDL warning at t_vga_v1_cpu_v1.v(1569): conditional expression evaluates to a constant" {  } { { "t_vga_v1/synthesis/submodules/t_vga_v1_cpu_v1.v" "" { Text "D:/Prj/ICSo/Tuyen/tuyen_vga_v1/t_vga_v1/synthesis/submodules/t_vga_v1_cpu_v1.v" 1569 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 0 0 "Quartus II" 0 -1 1448012567757 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "t_vga_v1_cpu_v1.v(1725) " "Verilog HDL or VHDL warning at t_vga_v1_cpu_v1.v(1725): conditional expression evaluates to a constant" {  } { { "t_vga_v1/synthesis/submodules/t_vga_v1_cpu_v1.v" "" { Text "D:/Prj/ICSo/Tuyen/tuyen_vga_v1/t_vga_v1/synthesis/submodules/t_vga_v1_cpu_v1.v" 1725 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 0 0 "Quartus II" 0 -1 1448012567757 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "t_vga_v1_cpu_v1.v(2553) " "Verilog HDL or VHDL warning at t_vga_v1_cpu_v1.v(2553): conditional expression evaluates to a constant" {  } { { "t_vga_v1/synthesis/submodules/t_vga_v1_cpu_v1.v" "" { Text "D:/Prj/ICSo/Tuyen/tuyen_vga_v1/t_vga_v1/synthesis/submodules/t_vga_v1_cpu_v1.v" 2553 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 0 0 "Quartus II" 0 -1 1448012567763 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "t_vga_v1_sdram_controller.v(316) " "Verilog HDL or VHDL warning at t_vga_v1_sdram_controller.v(316): conditional expression evaluates to a constant" {  } { { "t_vga_v1/synthesis/submodules/t_vga_v1_sdram_controller.v" "" { Text "D:/Prj/ICSo/Tuyen/tuyen_vga_v1/t_vga_v1/synthesis/submodules/t_vga_v1_sdram_controller.v" 316 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 0 0 "Quartus II" 0 -1 1448012567771 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "t_vga_v1_sdram_controller.v(326) " "Verilog HDL or VHDL warning at t_vga_v1_sdram_controller.v(326): conditional expression evaluates to a constant" {  } { { "t_vga_v1/synthesis/submodules/t_vga_v1_sdram_controller.v" "" { Text "D:/Prj/ICSo/Tuyen/tuyen_vga_v1/t_vga_v1/synthesis/submodules/t_vga_v1_sdram_controller.v" 326 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 0 0 "Quartus II" 0 -1 1448012567772 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "t_vga_v1_sdram_controller.v(336) " "Verilog HDL or VHDL warning at t_vga_v1_sdram_controller.v(336): conditional expression evaluates to a constant" {  } { { "t_vga_v1/synthesis/submodules/t_vga_v1_sdram_controller.v" "" { Text "D:/Prj/ICSo/Tuyen/tuyen_vga_v1/t_vga_v1/synthesis/submodules/t_vga_v1_sdram_controller.v" 336 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 0 0 "Quartus II" 0 -1 1448012567772 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "t_vga_v1_sdram_controller.v(680) " "Verilog HDL or VHDL warning at t_vga_v1_sdram_controller.v(680): conditional expression evaluates to a constant" {  } { { "t_vga_v1/synthesis/submodules/t_vga_v1_sdram_controller.v" "" { Text "D:/Prj/ICSo/Tuyen/tuyen_vga_v1/t_vga_v1/synthesis/submodules/t_vga_v1_sdram_controller.v" 680 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 0 0 "Quartus II" 0 -1 1448012567775 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "top_module " "Elaborating entity \"top_module\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1448012568697 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "vga_v1 vga_v1:VGACtrl " "Elaborating entity \"vga_v1\" for hierarchy \"vga_v1:VGACtrl\"" {  } { { "top_module.v" "VGACtrl" { Text "D:/Prj/ICSo/Tuyen/tuyen_vga_v1/top_module.v" 124 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1448012568721 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "t_vga_v1 vga_v1:VGACtrl\|t_vga_v1:VGAController " "Elaborating entity \"t_vga_v1\" for hierarchy \"vga_v1:VGACtrl\|t_vga_v1:VGAController\"" {  } { { "vga_v1.v" "VGAController" { Text "D:/Prj/ICSo/Tuyen/tuyen_vga_v1/vga_v1.v" 98 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1448012568747 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "t_vga_v1_cpu_v1 vga_v1:VGACtrl\|t_vga_v1:VGAController\|t_vga_v1_cpu_v1:cpu_v1 " "Elaborating entity \"t_vga_v1_cpu_v1\" for hierarchy \"vga_v1:VGACtrl\|t_vga_v1:VGAController\|t_vga_v1_cpu_v1:cpu_v1\"" {  } { { "t_vga_v1/synthesis/t_vga_v1.v" "cpu_v1" { Text "D:/Prj/ICSo/Tuyen/tuyen_vga_v1/t_vga_v1/synthesis/t_vga_v1.v" 1416 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1448012568862 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "t_vga_v1_cpu_v1_test_bench vga_v1:VGACtrl\|t_vga_v1:VGAController\|t_vga_v1_cpu_v1:cpu_v1\|t_vga_v1_cpu_v1_test_bench:the_t_vga_v1_cpu_v1_test_bench " "Elaborating entity \"t_vga_v1_cpu_v1_test_bench\" for hierarchy \"vga_v1:VGACtrl\|t_vga_v1:VGAController\|t_vga_v1_cpu_v1:cpu_v1\|t_vga_v1_cpu_v1_test_bench:the_t_vga_v1_cpu_v1_test_bench\"" {  } { { "t_vga_v1/synthesis/submodules/t_vga_v1_cpu_v1.v" "the_t_vga_v1_cpu_v1_test_bench" { Text "D:/Prj/ICSo/Tuyen/tuyen_vga_v1/t_vga_v1/synthesis/submodules/t_vga_v1_cpu_v1.v" 3794 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1448012568884 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "t_vga_v1_cpu_v1_register_bank_a_module vga_v1:VGACtrl\|t_vga_v1:VGAController\|t_vga_v1_cpu_v1:cpu_v1\|t_vga_v1_cpu_v1_register_bank_a_module:t_vga_v1_cpu_v1_register_bank_a " "Elaborating entity \"t_vga_v1_cpu_v1_register_bank_a_module\" for hierarchy \"vga_v1:VGACtrl\|t_vga_v1:VGAController\|t_vga_v1_cpu_v1:cpu_v1\|t_vga_v1_cpu_v1_register_bank_a_module:t_vga_v1_cpu_v1_register_bank_a\"" {  } { { "t_vga_v1/synthesis/submodules/t_vga_v1_cpu_v1.v" "t_vga_v1_cpu_v1_register_bank_a" { Text "D:/Prj/ICSo/Tuyen/tuyen_vga_v1/t_vga_v1/synthesis/submodules/t_vga_v1_cpu_v1.v" 4279 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1448012568901 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram vga_v1:VGACtrl\|t_vga_v1:VGAController\|t_vga_v1_cpu_v1:cpu_v1\|t_vga_v1_cpu_v1_register_bank_a_module:t_vga_v1_cpu_v1_register_bank_a\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"vga_v1:VGACtrl\|t_vga_v1:VGAController\|t_vga_v1_cpu_v1:cpu_v1\|t_vga_v1_cpu_v1_register_bank_a_module:t_vga_v1_cpu_v1_register_bank_a\|altsyncram:the_altsyncram\"" {  } { { "t_vga_v1/synthesis/submodules/t_vga_v1_cpu_v1.v" "the_altsyncram" { Text "D:/Prj/ICSo/Tuyen/tuyen_vga_v1/t_vga_v1/synthesis/submodules/t_vga_v1_cpu_v1.v" 55 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1448012569686 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "vga_v1:VGACtrl\|t_vga_v1:VGAController\|t_vga_v1_cpu_v1:cpu_v1\|t_vga_v1_cpu_v1_register_bank_a_module:t_vga_v1_cpu_v1_register_bank_a\|altsyncram:the_altsyncram " "Elaborated megafunction instantiation \"vga_v1:VGACtrl\|t_vga_v1:VGAController\|t_vga_v1_cpu_v1:cpu_v1\|t_vga_v1_cpu_v1_register_bank_a_module:t_vga_v1_cpu_v1_register_bank_a\|altsyncram:the_altsyncram\"" {  } { { "t_vga_v1/synthesis/submodules/t_vga_v1_cpu_v1.v" "" { Text "D:/Prj/ICSo/Tuyen/tuyen_vga_v1/t_vga_v1/synthesis/submodules/t_vga_v1_cpu_v1.v" 55 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1448012569707 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "vga_v1:VGACtrl\|t_vga_v1:VGAController\|t_vga_v1_cpu_v1:cpu_v1\|t_vga_v1_cpu_v1_register_bank_a_module:t_vga_v1_cpu_v1_register_bank_a\|altsyncram:the_altsyncram " "Instantiated megafunction \"vga_v1:VGACtrl\|t_vga_v1:VGAController\|t_vga_v1_cpu_v1:cpu_v1\|t_vga_v1_cpu_v1_register_bank_a_module:t_vga_v1_cpu_v1_register_bank_a\|altsyncram:the_altsyncram\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_reg_b CLOCK0 " "Parameter \"address_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1448012569708 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file t_vga_v1_cpu_v1_rf_ram_a.mif " "Parameter \"init_file\" = \"t_vga_v1_cpu_v1_rf_ram_a.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1448012569708 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "maximum_depth 0 " "Parameter \"maximum_depth\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1448012569708 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 32 " "Parameter \"numwords_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1448012569708 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_b 32 " "Parameter \"numwords_b\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1448012569708 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode DUAL_PORT " "Parameter \"operation_mode\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1448012569708 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_b UNREGISTERED " "Parameter \"outdata_reg_b\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1448012569708 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type AUTO " "Parameter \"ram_block_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1448012569708 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rdcontrol_reg_b CLOCK0 " "Parameter \"rdcontrol_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1448012569708 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports DONT_CARE " "Parameter \"read_during_write_mode_mixed_ports\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1448012569708 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Parameter \"width_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1448012569708 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 32 " "Parameter \"width_b\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1448012569708 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 5 " "Parameter \"widthad_a\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1448012569708 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_b 5 " "Parameter \"widthad_b\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1448012569708 ""}  } { { "t_vga_v1/synthesis/submodules/t_vga_v1_cpu_v1.v" "" { Text "D:/Prj/ICSo/Tuyen/tuyen_vga_v1/t_vga_v1/synthesis/submodules/t_vga_v1_cpu_v1.v" 55 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1448012569708 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_cag1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_cag1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_cag1 " "Found entity 1: altsyncram_cag1" {  } { { "db/altsyncram_cag1.tdf" "" { Text "D:/Prj/ICSo/Tuyen/tuyen_vga_v1/db/altsyncram_cag1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1448012569884 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1448012569884 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_cag1 vga_v1:VGACtrl\|t_vga_v1:VGAController\|t_vga_v1_cpu_v1:cpu_v1\|t_vga_v1_cpu_v1_register_bank_a_module:t_vga_v1_cpu_v1_register_bank_a\|altsyncram:the_altsyncram\|altsyncram_cag1:auto_generated " "Elaborating entity \"altsyncram_cag1\" for hierarchy \"vga_v1:VGACtrl\|t_vga_v1:VGAController\|t_vga_v1_cpu_v1:cpu_v1\|t_vga_v1_cpu_v1_register_bank_a_module:t_vga_v1_cpu_v1_register_bank_a\|altsyncram:the_altsyncram\|altsyncram_cag1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1448012569887 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "t_vga_v1_cpu_v1_register_bank_b_module vga_v1:VGACtrl\|t_vga_v1:VGAController\|t_vga_v1_cpu_v1:cpu_v1\|t_vga_v1_cpu_v1_register_bank_b_module:t_vga_v1_cpu_v1_register_bank_b " "Elaborating entity \"t_vga_v1_cpu_v1_register_bank_b_module\" for hierarchy \"vga_v1:VGACtrl\|t_vga_v1:VGAController\|t_vga_v1_cpu_v1:cpu_v1\|t_vga_v1_cpu_v1_register_bank_b_module:t_vga_v1_cpu_v1_register_bank_b\"" {  } { { "t_vga_v1/synthesis/submodules/t_vga_v1_cpu_v1.v" "t_vga_v1_cpu_v1_register_bank_b" { Text "D:/Prj/ICSo/Tuyen/tuyen_vga_v1/t_vga_v1/synthesis/submodules/t_vga_v1_cpu_v1.v" 4300 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1448012569967 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram vga_v1:VGACtrl\|t_vga_v1:VGAController\|t_vga_v1_cpu_v1:cpu_v1\|t_vga_v1_cpu_v1_register_bank_b_module:t_vga_v1_cpu_v1_register_bank_b\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"vga_v1:VGACtrl\|t_vga_v1:VGAController\|t_vga_v1_cpu_v1:cpu_v1\|t_vga_v1_cpu_v1_register_bank_b_module:t_vga_v1_cpu_v1_register_bank_b\|altsyncram:the_altsyncram\"" {  } { { "t_vga_v1/synthesis/submodules/t_vga_v1_cpu_v1.v" "the_altsyncram" { Text "D:/Prj/ICSo/Tuyen/tuyen_vga_v1/t_vga_v1/synthesis/submodules/t_vga_v1_cpu_v1.v" 118 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1448012569995 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "vga_v1:VGACtrl\|t_vga_v1:VGAController\|t_vga_v1_cpu_v1:cpu_v1\|t_vga_v1_cpu_v1_register_bank_b_module:t_vga_v1_cpu_v1_register_bank_b\|altsyncram:the_altsyncram " "Elaborated megafunction instantiation \"vga_v1:VGACtrl\|t_vga_v1:VGAController\|t_vga_v1_cpu_v1:cpu_v1\|t_vga_v1_cpu_v1_register_bank_b_module:t_vga_v1_cpu_v1_register_bank_b\|altsyncram:the_altsyncram\"" {  } { { "t_vga_v1/synthesis/submodules/t_vga_v1_cpu_v1.v" "" { Text "D:/Prj/ICSo/Tuyen/tuyen_vga_v1/t_vga_v1/synthesis/submodules/t_vga_v1_cpu_v1.v" 118 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1448012570009 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "vga_v1:VGACtrl\|t_vga_v1:VGAController\|t_vga_v1_cpu_v1:cpu_v1\|t_vga_v1_cpu_v1_register_bank_b_module:t_vga_v1_cpu_v1_register_bank_b\|altsyncram:the_altsyncram " "Instantiated megafunction \"vga_v1:VGACtrl\|t_vga_v1:VGAController\|t_vga_v1_cpu_v1:cpu_v1\|t_vga_v1_cpu_v1_register_bank_b_module:t_vga_v1_cpu_v1_register_bank_b\|altsyncram:the_altsyncram\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_reg_b CLOCK0 " "Parameter \"address_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1448012570009 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file t_vga_v1_cpu_v1_rf_ram_b.mif " "Parameter \"init_file\" = \"t_vga_v1_cpu_v1_rf_ram_b.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1448012570009 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "maximum_depth 0 " "Parameter \"maximum_depth\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1448012570009 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 32 " "Parameter \"numwords_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1448012570009 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_b 32 " "Parameter \"numwords_b\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1448012570009 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode DUAL_PORT " "Parameter \"operation_mode\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1448012570009 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_b UNREGISTERED " "Parameter \"outdata_reg_b\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1448012570009 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type AUTO " "Parameter \"ram_block_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1448012570009 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rdcontrol_reg_b CLOCK0 " "Parameter \"rdcontrol_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1448012570009 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports DONT_CARE " "Parameter \"read_during_write_mode_mixed_ports\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1448012570009 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Parameter \"width_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1448012570009 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 32 " "Parameter \"width_b\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1448012570009 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 5 " "Parameter \"widthad_a\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1448012570009 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_b 5 " "Parameter \"widthad_b\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1448012570009 ""}  } { { "t_vga_v1/synthesis/submodules/t_vga_v1_cpu_v1.v" "" { Text "D:/Prj/ICSo/Tuyen/tuyen_vga_v1/t_vga_v1/synthesis/submodules/t_vga_v1_cpu_v1.v" 118 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1448012570009 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_dag1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_dag1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_dag1 " "Found entity 1: altsyncram_dag1" {  } { { "db/altsyncram_dag1.tdf" "" { Text "D:/Prj/ICSo/Tuyen/tuyen_vga_v1/db/altsyncram_dag1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1448012570089 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1448012570089 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_dag1 vga_v1:VGACtrl\|t_vga_v1:VGAController\|t_vga_v1_cpu_v1:cpu_v1\|t_vga_v1_cpu_v1_register_bank_b_module:t_vga_v1_cpu_v1_register_bank_b\|altsyncram:the_altsyncram\|altsyncram_dag1:auto_generated " "Elaborating entity \"altsyncram_dag1\" for hierarchy \"vga_v1:VGACtrl\|t_vga_v1:VGAController\|t_vga_v1_cpu_v1:cpu_v1\|t_vga_v1_cpu_v1_register_bank_b_module:t_vga_v1_cpu_v1_register_bank_b\|altsyncram:the_altsyncram\|altsyncram_dag1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1448012570091 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "t_vga_v1_cpu_v1_nios2_oci vga_v1:VGACtrl\|t_vga_v1:VGAController\|t_vga_v1_cpu_v1:cpu_v1\|t_vga_v1_cpu_v1_nios2_oci:the_t_vga_v1_cpu_v1_nios2_oci " "Elaborating entity \"t_vga_v1_cpu_v1_nios2_oci\" for hierarchy \"vga_v1:VGACtrl\|t_vga_v1:VGAController\|t_vga_v1_cpu_v1:cpu_v1\|t_vga_v1_cpu_v1_nios2_oci:the_t_vga_v1_cpu_v1_nios2_oci\"" {  } { { "t_vga_v1/synthesis/submodules/t_vga_v1_cpu_v1.v" "the_t_vga_v1_cpu_v1_nios2_oci" { Text "D:/Prj/ICSo/Tuyen/tuyen_vga_v1/t_vga_v1/synthesis/submodules/t_vga_v1_cpu_v1.v" 4758 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1448012570164 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "t_vga_v1_cpu_v1_nios2_oci_debug vga_v1:VGACtrl\|t_vga_v1:VGAController\|t_vga_v1_cpu_v1:cpu_v1\|t_vga_v1_cpu_v1_nios2_oci:the_t_vga_v1_cpu_v1_nios2_oci\|t_vga_v1_cpu_v1_nios2_oci_debug:the_t_vga_v1_cpu_v1_nios2_oci_debug " "Elaborating entity \"t_vga_v1_cpu_v1_nios2_oci_debug\" for hierarchy \"vga_v1:VGACtrl\|t_vga_v1:VGAController\|t_vga_v1_cpu_v1:cpu_v1\|t_vga_v1_cpu_v1_nios2_oci:the_t_vga_v1_cpu_v1_nios2_oci\|t_vga_v1_cpu_v1_nios2_oci_debug:the_t_vga_v1_cpu_v1_nios2_oci_debug\"" {  } { { "t_vga_v1/synthesis/submodules/t_vga_v1_cpu_v1.v" "the_t_vga_v1_cpu_v1_nios2_oci_debug" { Text "D:/Prj/ICSo/Tuyen/tuyen_vga_v1/t_vga_v1/synthesis/submodules/t_vga_v1_cpu_v1.v" 2802 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1448012570182 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_std_synchronizer vga_v1:VGACtrl\|t_vga_v1:VGAController\|t_vga_v1_cpu_v1:cpu_v1\|t_vga_v1_cpu_v1_nios2_oci:the_t_vga_v1_cpu_v1_nios2_oci\|t_vga_v1_cpu_v1_nios2_oci_debug:the_t_vga_v1_cpu_v1_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer " "Elaborating entity \"altera_std_synchronizer\" for hierarchy \"vga_v1:VGACtrl\|t_vga_v1:VGAController\|t_vga_v1_cpu_v1:cpu_v1\|t_vga_v1_cpu_v1_nios2_oci:the_t_vga_v1_cpu_v1_nios2_oci\|t_vga_v1_cpu_v1_nios2_oci_debug:the_t_vga_v1_cpu_v1_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer\"" {  } { { "t_vga_v1/synthesis/submodules/t_vga_v1_cpu_v1.v" "the_altera_std_synchronizer" { Text "D:/Prj/ICSo/Tuyen/tuyen_vga_v1/t_vga_v1/synthesis/submodules/t_vga_v1_cpu_v1.v" 213 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1448012570218 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "vga_v1:VGACtrl\|t_vga_v1:VGAController\|t_vga_v1_cpu_v1:cpu_v1\|t_vga_v1_cpu_v1_nios2_oci:the_t_vga_v1_cpu_v1_nios2_oci\|t_vga_v1_cpu_v1_nios2_oci_debug:the_t_vga_v1_cpu_v1_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer " "Elaborated megafunction instantiation \"vga_v1:VGACtrl\|t_vga_v1:VGAController\|t_vga_v1_cpu_v1:cpu_v1\|t_vga_v1_cpu_v1_nios2_oci:the_t_vga_v1_cpu_v1_nios2_oci\|t_vga_v1_cpu_v1_nios2_oci_debug:the_t_vga_v1_cpu_v1_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer\"" {  } { { "t_vga_v1/synthesis/submodules/t_vga_v1_cpu_v1.v" "" { Text "D:/Prj/ICSo/Tuyen/tuyen_vga_v1/t_vga_v1/synthesis/submodules/t_vga_v1_cpu_v1.v" 213 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1448012570222 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "vga_v1:VGACtrl\|t_vga_v1:VGAController\|t_vga_v1_cpu_v1:cpu_v1\|t_vga_v1_cpu_v1_nios2_oci:the_t_vga_v1_cpu_v1_nios2_oci\|t_vga_v1_cpu_v1_nios2_oci_debug:the_t_vga_v1_cpu_v1_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer " "Instantiated megafunction \"vga_v1:VGACtrl\|t_vga_v1:VGAController\|t_vga_v1_cpu_v1:cpu_v1\|t_vga_v1_cpu_v1_nios2_oci:the_t_vga_v1_cpu_v1_nios2_oci\|t_vga_v1_cpu_v1_nios2_oci_debug:the_t_vga_v1_cpu_v1_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "depth 2 " "Parameter \"depth\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1448012570222 ""}  } { { "t_vga_v1/synthesis/submodules/t_vga_v1_cpu_v1.v" "" { Text "D:/Prj/ICSo/Tuyen/tuyen_vga_v1/t_vga_v1/synthesis/submodules/t_vga_v1_cpu_v1.v" 213 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1448012570222 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "t_vga_v1_cpu_v1_nios2_ocimem vga_v1:VGACtrl\|t_vga_v1:VGAController\|t_vga_v1_cpu_v1:cpu_v1\|t_vga_v1_cpu_v1_nios2_oci:the_t_vga_v1_cpu_v1_nios2_oci\|t_vga_v1_cpu_v1_nios2_ocimem:the_t_vga_v1_cpu_v1_nios2_ocimem " "Elaborating entity \"t_vga_v1_cpu_v1_nios2_ocimem\" for hierarchy \"vga_v1:VGACtrl\|t_vga_v1:VGAController\|t_vga_v1_cpu_v1:cpu_v1\|t_vga_v1_cpu_v1_nios2_oci:the_t_vga_v1_cpu_v1_nios2_oci\|t_vga_v1_cpu_v1_nios2_ocimem:the_t_vga_v1_cpu_v1_nios2_ocimem\"" {  } { { "t_vga_v1/synthesis/submodules/t_vga_v1_cpu_v1.v" "the_t_vga_v1_cpu_v1_nios2_ocimem" { Text "D:/Prj/ICSo/Tuyen/tuyen_vga_v1/t_vga_v1/synthesis/submodules/t_vga_v1_cpu_v1.v" 2821 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1448012570228 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "t_vga_v1_cpu_v1_ociram_sp_ram_module vga_v1:VGACtrl\|t_vga_v1:VGAController\|t_vga_v1_cpu_v1:cpu_v1\|t_vga_v1_cpu_v1_nios2_oci:the_t_vga_v1_cpu_v1_nios2_oci\|t_vga_v1_cpu_v1_nios2_ocimem:the_t_vga_v1_cpu_v1_nios2_ocimem\|t_vga_v1_cpu_v1_ociram_sp_ram_module:t_vga_v1_cpu_v1_ociram_sp_ram " "Elaborating entity \"t_vga_v1_cpu_v1_ociram_sp_ram_module\" for hierarchy \"vga_v1:VGACtrl\|t_vga_v1:VGAController\|t_vga_v1_cpu_v1:cpu_v1\|t_vga_v1_cpu_v1_nios2_oci:the_t_vga_v1_cpu_v1_nios2_oci\|t_vga_v1_cpu_v1_nios2_ocimem:the_t_vga_v1_cpu_v1_nios2_ocimem\|t_vga_v1_cpu_v1_ociram_sp_ram_module:t_vga_v1_cpu_v1_ociram_sp_ram\"" {  } { { "t_vga_v1/synthesis/submodules/t_vga_v1_cpu_v1.v" "t_vga_v1_cpu_v1_ociram_sp_ram" { Text "D:/Prj/ICSo/Tuyen/tuyen_vga_v1/t_vga_v1/synthesis/submodules/t_vga_v1_cpu_v1.v" 491 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1448012570239 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram vga_v1:VGACtrl\|t_vga_v1:VGAController\|t_vga_v1_cpu_v1:cpu_v1\|t_vga_v1_cpu_v1_nios2_oci:the_t_vga_v1_cpu_v1_nios2_oci\|t_vga_v1_cpu_v1_nios2_ocimem:the_t_vga_v1_cpu_v1_nios2_ocimem\|t_vga_v1_cpu_v1_ociram_sp_ram_module:t_vga_v1_cpu_v1_ociram_sp_ram\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"vga_v1:VGACtrl\|t_vga_v1:VGAController\|t_vga_v1_cpu_v1:cpu_v1\|t_vga_v1_cpu_v1_nios2_oci:the_t_vga_v1_cpu_v1_nios2_oci\|t_vga_v1_cpu_v1_nios2_ocimem:the_t_vga_v1_cpu_v1_nios2_ocimem\|t_vga_v1_cpu_v1_ociram_sp_ram_module:t_vga_v1_cpu_v1_ociram_sp_ram\|altsyncram:the_altsyncram\"" {  } { { "t_vga_v1/synthesis/submodules/t_vga_v1_cpu_v1.v" "the_altsyncram" { Text "D:/Prj/ICSo/Tuyen/tuyen_vga_v1/t_vga_v1/synthesis/submodules/t_vga_v1_cpu_v1.v" 322 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1448012570266 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "vga_v1:VGACtrl\|t_vga_v1:VGAController\|t_vga_v1_cpu_v1:cpu_v1\|t_vga_v1_cpu_v1_nios2_oci:the_t_vga_v1_cpu_v1_nios2_oci\|t_vga_v1_cpu_v1_nios2_ocimem:the_t_vga_v1_cpu_v1_nios2_ocimem\|t_vga_v1_cpu_v1_ociram_sp_ram_module:t_vga_v1_cpu_v1_ociram_sp_ram\|altsyncram:the_altsyncram " "Elaborated megafunction instantiation \"vga_v1:VGACtrl\|t_vga_v1:VGAController\|t_vga_v1_cpu_v1:cpu_v1\|t_vga_v1_cpu_v1_nios2_oci:the_t_vga_v1_cpu_v1_nios2_oci\|t_vga_v1_cpu_v1_nios2_ocimem:the_t_vga_v1_cpu_v1_nios2_ocimem\|t_vga_v1_cpu_v1_ociram_sp_ram_module:t_vga_v1_cpu_v1_ociram_sp_ram\|altsyncram:the_altsyncram\"" {  } { { "t_vga_v1/synthesis/submodules/t_vga_v1_cpu_v1.v" "" { Text "D:/Prj/ICSo/Tuyen/tuyen_vga_v1/t_vga_v1/synthesis/submodules/t_vga_v1_cpu_v1.v" 322 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1448012570283 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "vga_v1:VGACtrl\|t_vga_v1:VGAController\|t_vga_v1_cpu_v1:cpu_v1\|t_vga_v1_cpu_v1_nios2_oci:the_t_vga_v1_cpu_v1_nios2_oci\|t_vga_v1_cpu_v1_nios2_ocimem:the_t_vga_v1_cpu_v1_nios2_ocimem\|t_vga_v1_cpu_v1_ociram_sp_ram_module:t_vga_v1_cpu_v1_ociram_sp_ram\|altsyncram:the_altsyncram " "Instantiated megafunction \"vga_v1:VGACtrl\|t_vga_v1:VGAController\|t_vga_v1_cpu_v1:cpu_v1\|t_vga_v1_cpu_v1_nios2_oci:the_t_vga_v1_cpu_v1_nios2_oci\|t_vga_v1_cpu_v1_nios2_ocimem:the_t_vga_v1_cpu_v1_nios2_ocimem\|t_vga_v1_cpu_v1_ociram_sp_ram_module:t_vga_v1_cpu_v1_ociram_sp_ram\|altsyncram:the_altsyncram\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file t_vga_v1_cpu_v1_ociram_default_contents.mif " "Parameter \"init_file\" = \"t_vga_v1_cpu_v1_ociram_default_contents.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1448012570283 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "maximum_depth 0 " "Parameter \"maximum_depth\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1448012570283 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 256 " "Parameter \"numwords_a\" = \"256\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1448012570283 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode SINGLE_PORT " "Parameter \"operation_mode\" = \"SINGLE_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1448012570283 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1448012570283 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type AUTO " "Parameter \"ram_block_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1448012570283 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Parameter \"width_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1448012570283 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 4 " "Parameter \"width_byteena_a\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1448012570283 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 8 " "Parameter \"widthad_a\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1448012570283 ""}  } { { "t_vga_v1/synthesis/submodules/t_vga_v1_cpu_v1.v" "" { Text "D:/Prj/ICSo/Tuyen/tuyen_vga_v1/t_vga_v1/synthesis/submodules/t_vga_v1_cpu_v1.v" 322 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1448012570283 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_gn71.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_gn71.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_gn71 " "Found entity 1: altsyncram_gn71" {  } { { "db/altsyncram_gn71.tdf" "" { Text "D:/Prj/ICSo/Tuyen/tuyen_vga_v1/db/altsyncram_gn71.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1448012570361 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1448012570361 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_gn71 vga_v1:VGACtrl\|t_vga_v1:VGAController\|t_vga_v1_cpu_v1:cpu_v1\|t_vga_v1_cpu_v1_nios2_oci:the_t_vga_v1_cpu_v1_nios2_oci\|t_vga_v1_cpu_v1_nios2_ocimem:the_t_vga_v1_cpu_v1_nios2_ocimem\|t_vga_v1_cpu_v1_ociram_sp_ram_module:t_vga_v1_cpu_v1_ociram_sp_ram\|altsyncram:the_altsyncram\|altsyncram_gn71:auto_generated " "Elaborating entity \"altsyncram_gn71\" for hierarchy \"vga_v1:VGACtrl\|t_vga_v1:VGAController\|t_vga_v1_cpu_v1:cpu_v1\|t_vga_v1_cpu_v1_nios2_oci:the_t_vga_v1_cpu_v1_nios2_oci\|t_vga_v1_cpu_v1_nios2_ocimem:the_t_vga_v1_cpu_v1_nios2_ocimem\|t_vga_v1_cpu_v1_ociram_sp_ram_module:t_vga_v1_cpu_v1_ociram_sp_ram\|altsyncram:the_altsyncram\|altsyncram_gn71:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1448012570363 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "t_vga_v1_cpu_v1_nios2_avalon_reg vga_v1:VGACtrl\|t_vga_v1:VGAController\|t_vga_v1_cpu_v1:cpu_v1\|t_vga_v1_cpu_v1_nios2_oci:the_t_vga_v1_cpu_v1_nios2_oci\|t_vga_v1_cpu_v1_nios2_avalon_reg:the_t_vga_v1_cpu_v1_nios2_avalon_reg " "Elaborating entity \"t_vga_v1_cpu_v1_nios2_avalon_reg\" for hierarchy \"vga_v1:VGACtrl\|t_vga_v1:VGAController\|t_vga_v1_cpu_v1:cpu_v1\|t_vga_v1_cpu_v1_nios2_oci:the_t_vga_v1_cpu_v1_nios2_oci\|t_vga_v1_cpu_v1_nios2_avalon_reg:the_t_vga_v1_cpu_v1_nios2_avalon_reg\"" {  } { { "t_vga_v1/synthesis/submodules/t_vga_v1_cpu_v1.v" "the_t_vga_v1_cpu_v1_nios2_avalon_reg" { Text "D:/Prj/ICSo/Tuyen/tuyen_vga_v1/t_vga_v1/synthesis/submodules/t_vga_v1_cpu_v1.v" 2840 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1448012570436 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "t_vga_v1_cpu_v1_nios2_oci_break vga_v1:VGACtrl\|t_vga_v1:VGAController\|t_vga_v1_cpu_v1:cpu_v1\|t_vga_v1_cpu_v1_nios2_oci:the_t_vga_v1_cpu_v1_nios2_oci\|t_vga_v1_cpu_v1_nios2_oci_break:the_t_vga_v1_cpu_v1_nios2_oci_break " "Elaborating entity \"t_vga_v1_cpu_v1_nios2_oci_break\" for hierarchy \"vga_v1:VGACtrl\|t_vga_v1:VGAController\|t_vga_v1_cpu_v1:cpu_v1\|t_vga_v1_cpu_v1_nios2_oci:the_t_vga_v1_cpu_v1_nios2_oci\|t_vga_v1_cpu_v1_nios2_oci_break:the_t_vga_v1_cpu_v1_nios2_oci_break\"" {  } { { "t_vga_v1/synthesis/submodules/t_vga_v1_cpu_v1.v" "the_t_vga_v1_cpu_v1_nios2_oci_break" { Text "D:/Prj/ICSo/Tuyen/tuyen_vga_v1/t_vga_v1/synthesis/submodules/t_vga_v1_cpu_v1.v" 2871 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1448012570449 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "t_vga_v1_cpu_v1_nios2_oci_xbrk vga_v1:VGACtrl\|t_vga_v1:VGAController\|t_vga_v1_cpu_v1:cpu_v1\|t_vga_v1_cpu_v1_nios2_oci:the_t_vga_v1_cpu_v1_nios2_oci\|t_vga_v1_cpu_v1_nios2_oci_xbrk:the_t_vga_v1_cpu_v1_nios2_oci_xbrk " "Elaborating entity \"t_vga_v1_cpu_v1_nios2_oci_xbrk\" for hierarchy \"vga_v1:VGACtrl\|t_vga_v1:VGAController\|t_vga_v1_cpu_v1:cpu_v1\|t_vga_v1_cpu_v1_nios2_oci:the_t_vga_v1_cpu_v1_nios2_oci\|t_vga_v1_cpu_v1_nios2_oci_xbrk:the_t_vga_v1_cpu_v1_nios2_oci_xbrk\"" {  } { { "t_vga_v1/synthesis/submodules/t_vga_v1_cpu_v1.v" "the_t_vga_v1_cpu_v1_nios2_oci_xbrk" { Text "D:/Prj/ICSo/Tuyen/tuyen_vga_v1/t_vga_v1/synthesis/submodules/t_vga_v1_cpu_v1.v" 2892 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1448012570477 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "t_vga_v1_cpu_v1_nios2_oci_dbrk vga_v1:VGACtrl\|t_vga_v1:VGAController\|t_vga_v1_cpu_v1:cpu_v1\|t_vga_v1_cpu_v1_nios2_oci:the_t_vga_v1_cpu_v1_nios2_oci\|t_vga_v1_cpu_v1_nios2_oci_dbrk:the_t_vga_v1_cpu_v1_nios2_oci_dbrk " "Elaborating entity \"t_vga_v1_cpu_v1_nios2_oci_dbrk\" for hierarchy \"vga_v1:VGACtrl\|t_vga_v1:VGAController\|t_vga_v1_cpu_v1:cpu_v1\|t_vga_v1_cpu_v1_nios2_oci:the_t_vga_v1_cpu_v1_nios2_oci\|t_vga_v1_cpu_v1_nios2_oci_dbrk:the_t_vga_v1_cpu_v1_nios2_oci_dbrk\"" {  } { { "t_vga_v1/synthesis/submodules/t_vga_v1_cpu_v1.v" "the_t_vga_v1_cpu_v1_nios2_oci_dbrk" { Text "D:/Prj/ICSo/Tuyen/tuyen_vga_v1/t_vga_v1/synthesis/submodules/t_vga_v1_cpu_v1.v" 2918 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1448012570488 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "t_vga_v1_cpu_v1_nios2_oci_itrace vga_v1:VGACtrl\|t_vga_v1:VGAController\|t_vga_v1_cpu_v1:cpu_v1\|t_vga_v1_cpu_v1_nios2_oci:the_t_vga_v1_cpu_v1_nios2_oci\|t_vga_v1_cpu_v1_nios2_oci_itrace:the_t_vga_v1_cpu_v1_nios2_oci_itrace " "Elaborating entity \"t_vga_v1_cpu_v1_nios2_oci_itrace\" for hierarchy \"vga_v1:VGACtrl\|t_vga_v1:VGAController\|t_vga_v1_cpu_v1:cpu_v1\|t_vga_v1_cpu_v1_nios2_oci:the_t_vga_v1_cpu_v1_nios2_oci\|t_vga_v1_cpu_v1_nios2_oci_itrace:the_t_vga_v1_cpu_v1_nios2_oci_itrace\"" {  } { { "t_vga_v1/synthesis/submodules/t_vga_v1_cpu_v1.v" "the_t_vga_v1_cpu_v1_nios2_oci_itrace" { Text "D:/Prj/ICSo/Tuyen/tuyen_vga_v1/t_vga_v1/synthesis/submodules/t_vga_v1_cpu_v1.v" 2937 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1448012570508 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "t_vga_v1_cpu_v1_nios2_oci_dtrace vga_v1:VGACtrl\|t_vga_v1:VGAController\|t_vga_v1_cpu_v1:cpu_v1\|t_vga_v1_cpu_v1_nios2_oci:the_t_vga_v1_cpu_v1_nios2_oci\|t_vga_v1_cpu_v1_nios2_oci_dtrace:the_t_vga_v1_cpu_v1_nios2_oci_dtrace " "Elaborating entity \"t_vga_v1_cpu_v1_nios2_oci_dtrace\" for hierarchy \"vga_v1:VGACtrl\|t_vga_v1:VGAController\|t_vga_v1_cpu_v1:cpu_v1\|t_vga_v1_cpu_v1_nios2_oci:the_t_vga_v1_cpu_v1_nios2_oci\|t_vga_v1_cpu_v1_nios2_oci_dtrace:the_t_vga_v1_cpu_v1_nios2_oci_dtrace\"" {  } { { "t_vga_v1/synthesis/submodules/t_vga_v1_cpu_v1.v" "the_t_vga_v1_cpu_v1_nios2_oci_dtrace" { Text "D:/Prj/ICSo/Tuyen/tuyen_vga_v1/t_vga_v1/synthesis/submodules/t_vga_v1_cpu_v1.v" 2952 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1448012570524 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "t_vga_v1_cpu_v1_nios2_oci_td_mode vga_v1:VGACtrl\|t_vga_v1:VGAController\|t_vga_v1_cpu_v1:cpu_v1\|t_vga_v1_cpu_v1_nios2_oci:the_t_vga_v1_cpu_v1_nios2_oci\|t_vga_v1_cpu_v1_nios2_oci_dtrace:the_t_vga_v1_cpu_v1_nios2_oci_dtrace\|t_vga_v1_cpu_v1_nios2_oci_td_mode:t_vga_v1_cpu_v1_nios2_oci_trc_ctrl_td_mode " "Elaborating entity \"t_vga_v1_cpu_v1_nios2_oci_td_mode\" for hierarchy \"vga_v1:VGACtrl\|t_vga_v1:VGAController\|t_vga_v1_cpu_v1:cpu_v1\|t_vga_v1_cpu_v1_nios2_oci:the_t_vga_v1_cpu_v1_nios2_oci\|t_vga_v1_cpu_v1_nios2_oci_dtrace:the_t_vga_v1_cpu_v1_nios2_oci_dtrace\|t_vga_v1_cpu_v1_nios2_oci_td_mode:t_vga_v1_cpu_v1_nios2_oci_trc_ctrl_td_mode\"" {  } { { "t_vga_v1/synthesis/submodules/t_vga_v1_cpu_v1.v" "t_vga_v1_cpu_v1_nios2_oci_trc_ctrl_td_mode" { Text "D:/Prj/ICSo/Tuyen/tuyen_vga_v1/t_vga_v1/synthesis/submodules/t_vga_v1_cpu_v1.v" 1714 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1448012570533 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "t_vga_v1_cpu_v1_nios2_oci_fifo vga_v1:VGACtrl\|t_vga_v1:VGAController\|t_vga_v1_cpu_v1:cpu_v1\|t_vga_v1_cpu_v1_nios2_oci:the_t_vga_v1_cpu_v1_nios2_oci\|t_vga_v1_cpu_v1_nios2_oci_fifo:the_t_vga_v1_cpu_v1_nios2_oci_fifo " "Elaborating entity \"t_vga_v1_cpu_v1_nios2_oci_fifo\" for hierarchy \"vga_v1:VGACtrl\|t_vga_v1:VGAController\|t_vga_v1_cpu_v1:cpu_v1\|t_vga_v1_cpu_v1_nios2_oci:the_t_vga_v1_cpu_v1_nios2_oci\|t_vga_v1_cpu_v1_nios2_oci_fifo:the_t_vga_v1_cpu_v1_nios2_oci_fifo\"" {  } { { "t_vga_v1/synthesis/submodules/t_vga_v1_cpu_v1.v" "the_t_vga_v1_cpu_v1_nios2_oci_fifo" { Text "D:/Prj/ICSo/Tuyen/tuyen_vga_v1/t_vga_v1/synthesis/submodules/t_vga_v1_cpu_v1.v" 2971 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1448012570541 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "t_vga_v1_cpu_v1_nios2_oci_compute_tm_count vga_v1:VGACtrl\|t_vga_v1:VGAController\|t_vga_v1_cpu_v1:cpu_v1\|t_vga_v1_cpu_v1_nios2_oci:the_t_vga_v1_cpu_v1_nios2_oci\|t_vga_v1_cpu_v1_nios2_oci_fifo:the_t_vga_v1_cpu_v1_nios2_oci_fifo\|t_vga_v1_cpu_v1_nios2_oci_compute_tm_count:t_vga_v1_cpu_v1_nios2_oci_compute_tm_count_tm_count " "Elaborating entity \"t_vga_v1_cpu_v1_nios2_oci_compute_tm_count\" for hierarchy \"vga_v1:VGACtrl\|t_vga_v1:VGAController\|t_vga_v1_cpu_v1:cpu_v1\|t_vga_v1_cpu_v1_nios2_oci:the_t_vga_v1_cpu_v1_nios2_oci\|t_vga_v1_cpu_v1_nios2_oci_fifo:the_t_vga_v1_cpu_v1_nios2_oci_fifo\|t_vga_v1_cpu_v1_nios2_oci_compute_tm_count:t_vga_v1_cpu_v1_nios2_oci_compute_tm_count_tm_count\"" {  } { { "t_vga_v1/synthesis/submodules/t_vga_v1_cpu_v1.v" "t_vga_v1_cpu_v1_nios2_oci_compute_tm_count_tm_count" { Text "D:/Prj/ICSo/Tuyen/tuyen_vga_v1/t_vga_v1/synthesis/submodules/t_vga_v1_cpu_v1.v" 2046 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1448012570553 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "t_vga_v1_cpu_v1_nios2_oci_fifowp_inc vga_v1:VGACtrl\|t_vga_v1:VGAController\|t_vga_v1_cpu_v1:cpu_v1\|t_vga_v1_cpu_v1_nios2_oci:the_t_vga_v1_cpu_v1_nios2_oci\|t_vga_v1_cpu_v1_nios2_oci_fifo:the_t_vga_v1_cpu_v1_nios2_oci_fifo\|t_vga_v1_cpu_v1_nios2_oci_fifowp_inc:t_vga_v1_cpu_v1_nios2_oci_fifowp_inc_fifowp " "Elaborating entity \"t_vga_v1_cpu_v1_nios2_oci_fifowp_inc\" for hierarchy \"vga_v1:VGACtrl\|t_vga_v1:VGAController\|t_vga_v1_cpu_v1:cpu_v1\|t_vga_v1_cpu_v1_nios2_oci:the_t_vga_v1_cpu_v1_nios2_oci\|t_vga_v1_cpu_v1_nios2_oci_fifo:the_t_vga_v1_cpu_v1_nios2_oci_fifo\|t_vga_v1_cpu_v1_nios2_oci_fifowp_inc:t_vga_v1_cpu_v1_nios2_oci_fifowp_inc_fifowp\"" {  } { { "t_vga_v1/synthesis/submodules/t_vga_v1_cpu_v1.v" "t_vga_v1_cpu_v1_nios2_oci_fifowp_inc_fifowp" { Text "D:/Prj/ICSo/Tuyen/tuyen_vga_v1/t_vga_v1/synthesis/submodules/t_vga_v1_cpu_v1.v" 2056 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1448012570579 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "t_vga_v1_cpu_v1_nios2_oci_fifocount_inc vga_v1:VGACtrl\|t_vga_v1:VGAController\|t_vga_v1_cpu_v1:cpu_v1\|t_vga_v1_cpu_v1_nios2_oci:the_t_vga_v1_cpu_v1_nios2_oci\|t_vga_v1_cpu_v1_nios2_oci_fifo:the_t_vga_v1_cpu_v1_nios2_oci_fifo\|t_vga_v1_cpu_v1_nios2_oci_fifocount_inc:t_vga_v1_cpu_v1_nios2_oci_fifocount_inc_fifocount " "Elaborating entity \"t_vga_v1_cpu_v1_nios2_oci_fifocount_inc\" for hierarchy \"vga_v1:VGACtrl\|t_vga_v1:VGAController\|t_vga_v1_cpu_v1:cpu_v1\|t_vga_v1_cpu_v1_nios2_oci:the_t_vga_v1_cpu_v1_nios2_oci\|t_vga_v1_cpu_v1_nios2_oci_fifo:the_t_vga_v1_cpu_v1_nios2_oci_fifo\|t_vga_v1_cpu_v1_nios2_oci_fifocount_inc:t_vga_v1_cpu_v1_nios2_oci_fifocount_inc_fifocount\"" {  } { { "t_vga_v1/synthesis/submodules/t_vga_v1_cpu_v1.v" "t_vga_v1_cpu_v1_nios2_oci_fifocount_inc_fifocount" { Text "D:/Prj/ICSo/Tuyen/tuyen_vga_v1/t_vga_v1/synthesis/submodules/t_vga_v1_cpu_v1.v" 2066 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1448012570594 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "t_vga_v1_cpu_v1_oci_test_bench vga_v1:VGACtrl\|t_vga_v1:VGAController\|t_vga_v1_cpu_v1:cpu_v1\|t_vga_v1_cpu_v1_nios2_oci:the_t_vga_v1_cpu_v1_nios2_oci\|t_vga_v1_cpu_v1_nios2_oci_fifo:the_t_vga_v1_cpu_v1_nios2_oci_fifo\|t_vga_v1_cpu_v1_oci_test_bench:the_t_vga_v1_cpu_v1_oci_test_bench " "Elaborating entity \"t_vga_v1_cpu_v1_oci_test_bench\" for hierarchy \"vga_v1:VGACtrl\|t_vga_v1:VGAController\|t_vga_v1_cpu_v1:cpu_v1\|t_vga_v1_cpu_v1_nios2_oci:the_t_vga_v1_cpu_v1_nios2_oci\|t_vga_v1_cpu_v1_nios2_oci_fifo:the_t_vga_v1_cpu_v1_nios2_oci_fifo\|t_vga_v1_cpu_v1_oci_test_bench:the_t_vga_v1_cpu_v1_oci_test_bench\"" {  } { { "t_vga_v1/synthesis/submodules/t_vga_v1_cpu_v1.v" "the_t_vga_v1_cpu_v1_oci_test_bench" { Text "D:/Prj/ICSo/Tuyen/tuyen_vga_v1/t_vga_v1/synthesis/submodules/t_vga_v1_cpu_v1.v" 2075 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1448012570600 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "t_vga_v1_cpu_v1_nios2_oci_pib vga_v1:VGACtrl\|t_vga_v1:VGAController\|t_vga_v1_cpu_v1:cpu_v1\|t_vga_v1_cpu_v1_nios2_oci:the_t_vga_v1_cpu_v1_nios2_oci\|t_vga_v1_cpu_v1_nios2_oci_pib:the_t_vga_v1_cpu_v1_nios2_oci_pib " "Elaborating entity \"t_vga_v1_cpu_v1_nios2_oci_pib\" for hierarchy \"vga_v1:VGACtrl\|t_vga_v1:VGAController\|t_vga_v1_cpu_v1:cpu_v1\|t_vga_v1_cpu_v1_nios2_oci:the_t_vga_v1_cpu_v1_nios2_oci\|t_vga_v1_cpu_v1_nios2_oci_pib:the_t_vga_v1_cpu_v1_nios2_oci_pib\"" {  } { { "t_vga_v1/synthesis/submodules/t_vga_v1_cpu_v1.v" "the_t_vga_v1_cpu_v1_nios2_oci_pib" { Text "D:/Prj/ICSo/Tuyen/tuyen_vga_v1/t_vga_v1/synthesis/submodules/t_vga_v1_cpu_v1.v" 2981 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1448012570613 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "t_vga_v1_cpu_v1_nios2_oci_im vga_v1:VGACtrl\|t_vga_v1:VGAController\|t_vga_v1_cpu_v1:cpu_v1\|t_vga_v1_cpu_v1_nios2_oci:the_t_vga_v1_cpu_v1_nios2_oci\|t_vga_v1_cpu_v1_nios2_oci_im:the_t_vga_v1_cpu_v1_nios2_oci_im " "Elaborating entity \"t_vga_v1_cpu_v1_nios2_oci_im\" for hierarchy \"vga_v1:VGACtrl\|t_vga_v1:VGAController\|t_vga_v1_cpu_v1:cpu_v1\|t_vga_v1_cpu_v1_nios2_oci:the_t_vga_v1_cpu_v1_nios2_oci\|t_vga_v1_cpu_v1_nios2_oci_im:the_t_vga_v1_cpu_v1_nios2_oci_im\"" {  } { { "t_vga_v1/synthesis/submodules/t_vga_v1_cpu_v1.v" "the_t_vga_v1_cpu_v1_nios2_oci_im" { Text "D:/Prj/ICSo/Tuyen/tuyen_vga_v1/t_vga_v1/synthesis/submodules/t_vga_v1_cpu_v1.v" 3002 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1448012570625 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "t_vga_v1_cpu_v1_jtag_debug_module_wrapper vga_v1:VGACtrl\|t_vga_v1:VGAController\|t_vga_v1_cpu_v1:cpu_v1\|t_vga_v1_cpu_v1_nios2_oci:the_t_vga_v1_cpu_v1_nios2_oci\|t_vga_v1_cpu_v1_jtag_debug_module_wrapper:the_t_vga_v1_cpu_v1_jtag_debug_module_wrapper " "Elaborating entity \"t_vga_v1_cpu_v1_jtag_debug_module_wrapper\" for hierarchy \"vga_v1:VGACtrl\|t_vga_v1:VGAController\|t_vga_v1_cpu_v1:cpu_v1\|t_vga_v1_cpu_v1_nios2_oci:the_t_vga_v1_cpu_v1_nios2_oci\|t_vga_v1_cpu_v1_jtag_debug_module_wrapper:the_t_vga_v1_cpu_v1_jtag_debug_module_wrapper\"" {  } { { "t_vga_v1/synthesis/submodules/t_vga_v1_cpu_v1.v" "the_t_vga_v1_cpu_v1_jtag_debug_module_wrapper" { Text "D:/Prj/ICSo/Tuyen/tuyen_vga_v1/t_vga_v1/synthesis/submodules/t_vga_v1_cpu_v1.v" 3107 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1448012570631 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "t_vga_v1_cpu_v1_jtag_debug_module_tck vga_v1:VGACtrl\|t_vga_v1:VGAController\|t_vga_v1_cpu_v1:cpu_v1\|t_vga_v1_cpu_v1_nios2_oci:the_t_vga_v1_cpu_v1_nios2_oci\|t_vga_v1_cpu_v1_jtag_debug_module_wrapper:the_t_vga_v1_cpu_v1_jtag_debug_module_wrapper\|t_vga_v1_cpu_v1_jtag_debug_module_tck:the_t_vga_v1_cpu_v1_jtag_debug_module_tck " "Elaborating entity \"t_vga_v1_cpu_v1_jtag_debug_module_tck\" for hierarchy \"vga_v1:VGACtrl\|t_vga_v1:VGAController\|t_vga_v1_cpu_v1:cpu_v1\|t_vga_v1_cpu_v1_nios2_oci:the_t_vga_v1_cpu_v1_nios2_oci\|t_vga_v1_cpu_v1_jtag_debug_module_wrapper:the_t_vga_v1_cpu_v1_jtag_debug_module_wrapper\|t_vga_v1_cpu_v1_jtag_debug_module_tck:the_t_vga_v1_cpu_v1_jtag_debug_module_tck\"" {  } { { "t_vga_v1/synthesis/submodules/t_vga_v1_cpu_v1_jtag_debug_module_wrapper.v" "the_t_vga_v1_cpu_v1_jtag_debug_module_tck" { Text "D:/Prj/ICSo/Tuyen/tuyen_vga_v1/t_vga_v1/synthesis/submodules/t_vga_v1_cpu_v1_jtag_debug_module_wrapper.v" 165 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1448012570640 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "t_vga_v1_cpu_v1_jtag_debug_module_sysclk vga_v1:VGACtrl\|t_vga_v1:VGAController\|t_vga_v1_cpu_v1:cpu_v1\|t_vga_v1_cpu_v1_nios2_oci:the_t_vga_v1_cpu_v1_nios2_oci\|t_vga_v1_cpu_v1_jtag_debug_module_wrapper:the_t_vga_v1_cpu_v1_jtag_debug_module_wrapper\|t_vga_v1_cpu_v1_jtag_debug_module_sysclk:the_t_vga_v1_cpu_v1_jtag_debug_module_sysclk " "Elaborating entity \"t_vga_v1_cpu_v1_jtag_debug_module_sysclk\" for hierarchy \"vga_v1:VGACtrl\|t_vga_v1:VGAController\|t_vga_v1_cpu_v1:cpu_v1\|t_vga_v1_cpu_v1_nios2_oci:the_t_vga_v1_cpu_v1_nios2_oci\|t_vga_v1_cpu_v1_jtag_debug_module_wrapper:the_t_vga_v1_cpu_v1_jtag_debug_module_wrapper\|t_vga_v1_cpu_v1_jtag_debug_module_sysclk:the_t_vga_v1_cpu_v1_jtag_debug_module_sysclk\"" {  } { { "t_vga_v1/synthesis/submodules/t_vga_v1_cpu_v1_jtag_debug_module_wrapper.v" "the_t_vga_v1_cpu_v1_jtag_debug_module_sysclk" { Text "D:/Prj/ICSo/Tuyen/tuyen_vga_v1/t_vga_v1/synthesis/submodules/t_vga_v1_cpu_v1_jtag_debug_module_wrapper.v" 188 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1448012570656 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_virtual_jtag_basic vga_v1:VGACtrl\|t_vga_v1:VGAController\|t_vga_v1_cpu_v1:cpu_v1\|t_vga_v1_cpu_v1_nios2_oci:the_t_vga_v1_cpu_v1_nios2_oci\|t_vga_v1_cpu_v1_jtag_debug_module_wrapper:the_t_vga_v1_cpu_v1_jtag_debug_module_wrapper\|sld_virtual_jtag_basic:t_vga_v1_cpu_v1_jtag_debug_module_phy " "Elaborating entity \"sld_virtual_jtag_basic\" for hierarchy \"vga_v1:VGACtrl\|t_vga_v1:VGAController\|t_vga_v1_cpu_v1:cpu_v1\|t_vga_v1_cpu_v1_nios2_oci:the_t_vga_v1_cpu_v1_nios2_oci\|t_vga_v1_cpu_v1_jtag_debug_module_wrapper:the_t_vga_v1_cpu_v1_jtag_debug_module_wrapper\|sld_virtual_jtag_basic:t_vga_v1_cpu_v1_jtag_debug_module_phy\"" {  } { { "t_vga_v1/synthesis/submodules/t_vga_v1_cpu_v1_jtag_debug_module_wrapper.v" "t_vga_v1_cpu_v1_jtag_debug_module_phy" { Text "D:/Prj/ICSo/Tuyen/tuyen_vga_v1/t_vga_v1/synthesis/submodules/t_vga_v1_cpu_v1_jtag_debug_module_wrapper.v" 218 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1448012570684 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "vga_v1:VGACtrl\|t_vga_v1:VGAController\|t_vga_v1_cpu_v1:cpu_v1\|t_vga_v1_cpu_v1_nios2_oci:the_t_vga_v1_cpu_v1_nios2_oci\|t_vga_v1_cpu_v1_jtag_debug_module_wrapper:the_t_vga_v1_cpu_v1_jtag_debug_module_wrapper\|sld_virtual_jtag_basic:t_vga_v1_cpu_v1_jtag_debug_module_phy " "Elaborated megafunction instantiation \"vga_v1:VGACtrl\|t_vga_v1:VGAController\|t_vga_v1_cpu_v1:cpu_v1\|t_vga_v1_cpu_v1_nios2_oci:the_t_vga_v1_cpu_v1_nios2_oci\|t_vga_v1_cpu_v1_jtag_debug_module_wrapper:the_t_vga_v1_cpu_v1_jtag_debug_module_wrapper\|sld_virtual_jtag_basic:t_vga_v1_cpu_v1_jtag_debug_module_phy\"" {  } { { "t_vga_v1/synthesis/submodules/t_vga_v1_cpu_v1_jtag_debug_module_wrapper.v" "" { Text "D:/Prj/ICSo/Tuyen/tuyen_vga_v1/t_vga_v1/synthesis/submodules/t_vga_v1_cpu_v1_jtag_debug_module_wrapper.v" 218 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1448012570697 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "vga_v1:VGACtrl\|t_vga_v1:VGAController\|t_vga_v1_cpu_v1:cpu_v1\|t_vga_v1_cpu_v1_nios2_oci:the_t_vga_v1_cpu_v1_nios2_oci\|t_vga_v1_cpu_v1_jtag_debug_module_wrapper:the_t_vga_v1_cpu_v1_jtag_debug_module_wrapper\|sld_virtual_jtag_basic:t_vga_v1_cpu_v1_jtag_debug_module_phy " "Instantiated megafunction \"vga_v1:VGACtrl\|t_vga_v1:VGAController\|t_vga_v1_cpu_v1:cpu_v1\|t_vga_v1_cpu_v1_nios2_oci:the_t_vga_v1_cpu_v1_nios2_oci\|t_vga_v1_cpu_v1_jtag_debug_module_wrapper:the_t_vga_v1_cpu_v1_jtag_debug_module_wrapper\|sld_virtual_jtag_basic:t_vga_v1_cpu_v1_jtag_debug_module_phy\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_auto_instance_index YES " "Parameter \"sld_auto_instance_index\" = \"YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1448012570697 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_instance_index 0 " "Parameter \"sld_instance_index\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1448012570697 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_ir_width 2 " "Parameter \"sld_ir_width\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1448012570697 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_mfg_id 70 " "Parameter \"sld_mfg_id\" = \"70\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1448012570697 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_sim_action  " "Parameter \"sld_sim_action\" = \"\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1448012570697 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_sim_n_scan 0 " "Parameter \"sld_sim_n_scan\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1448012570697 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_sim_total_length 0 " "Parameter \"sld_sim_total_length\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1448012570697 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_type_id 34 " "Parameter \"sld_type_id\" = \"34\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1448012570697 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_version 3 " "Parameter \"sld_version\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1448012570697 ""}  } { { "t_vga_v1/synthesis/submodules/t_vga_v1_cpu_v1_jtag_debug_module_wrapper.v" "" { Text "D:/Prj/ICSo/Tuyen/tuyen_vga_v1/t_vga_v1/synthesis/submodules/t_vga_v1_cpu_v1_jtag_debug_module_wrapper.v" 218 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1448012570697 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_virtual_jtag_impl vga_v1:VGACtrl\|t_vga_v1:VGAController\|t_vga_v1_cpu_v1:cpu_v1\|t_vga_v1_cpu_v1_nios2_oci:the_t_vga_v1_cpu_v1_nios2_oci\|t_vga_v1_cpu_v1_jtag_debug_module_wrapper:the_t_vga_v1_cpu_v1_jtag_debug_module_wrapper\|sld_virtual_jtag_basic:t_vga_v1_cpu_v1_jtag_debug_module_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst " "Elaborating entity \"sld_virtual_jtag_impl\" for hierarchy \"vga_v1:VGACtrl\|t_vga_v1:VGAController\|t_vga_v1_cpu_v1:cpu_v1\|t_vga_v1_cpu_v1_nios2_oci:the_t_vga_v1_cpu_v1_nios2_oci\|t_vga_v1_cpu_v1_jtag_debug_module_wrapper:the_t_vga_v1_cpu_v1_jtag_debug_module_wrapper\|sld_virtual_jtag_basic:t_vga_v1_cpu_v1_jtag_debug_module_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\"" {  } { { "sld_virtual_jtag_basic.v" "sld_virtual_jtag_impl_inst" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/sld_virtual_jtag_basic.v" 151 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1448012570700 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "vga_v1:VGACtrl\|t_vga_v1:VGAController\|t_vga_v1_cpu_v1:cpu_v1\|t_vga_v1_cpu_v1_nios2_oci:the_t_vga_v1_cpu_v1_nios2_oci\|t_vga_v1_cpu_v1_jtag_debug_module_wrapper:the_t_vga_v1_cpu_v1_jtag_debug_module_wrapper\|sld_virtual_jtag_basic:t_vga_v1_cpu_v1_jtag_debug_module_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst vga_v1:VGACtrl\|t_vga_v1:VGAController\|t_vga_v1_cpu_v1:cpu_v1\|t_vga_v1_cpu_v1_nios2_oci:the_t_vga_v1_cpu_v1_nios2_oci\|t_vga_v1_cpu_v1_jtag_debug_module_wrapper:the_t_vga_v1_cpu_v1_jtag_debug_module_wrapper\|sld_virtual_jtag_basic:t_vga_v1_cpu_v1_jtag_debug_module_phy " "Elaborated megafunction instantiation \"vga_v1:VGACtrl\|t_vga_v1:VGAController\|t_vga_v1_cpu_v1:cpu_v1\|t_vga_v1_cpu_v1_nios2_oci:the_t_vga_v1_cpu_v1_nios2_oci\|t_vga_v1_cpu_v1_jtag_debug_module_wrapper:the_t_vga_v1_cpu_v1_jtag_debug_module_wrapper\|sld_virtual_jtag_basic:t_vga_v1_cpu_v1_jtag_debug_module_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\", which is child of megafunction instantiation \"vga_v1:VGACtrl\|t_vga_v1:VGAController\|t_vga_v1_cpu_v1:cpu_v1\|t_vga_v1_cpu_v1_nios2_oci:the_t_vga_v1_cpu_v1_nios2_oci\|t_vga_v1_cpu_v1_jtag_debug_module_wrapper:the_t_vga_v1_cpu_v1_jtag_debug_module_wrapper\|sld_virtual_jtag_basic:t_vga_v1_cpu_v1_jtag_debug_module_phy\"" {  } { { "sld_virtual_jtag_basic.v" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/sld_virtual_jtag_basic.v" 151 0 0 } } { "t_vga_v1/synthesis/submodules/t_vga_v1_cpu_v1_jtag_debug_module_wrapper.v" "" { Text "D:/Prj/ICSo/Tuyen/tuyen_vga_v1/t_vga_v1/synthesis/submodules/t_vga_v1_cpu_v1_jtag_debug_module_wrapper.v" 218 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Quartus II" 0 -1 1448012570711 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "t_vga_v1_up_clocks vga_v1:VGACtrl\|t_vga_v1:VGAController\|t_vga_v1_up_clocks:up_clocks " "Elaborating entity \"t_vga_v1_up_clocks\" for hierarchy \"vga_v1:VGACtrl\|t_vga_v1:VGAController\|t_vga_v1_up_clocks:up_clocks\"" {  } { { "t_vga_v1/synthesis/t_vga_v1.v" "up_clocks" { Text "D:/Prj/ICSo/Tuyen/tuyen_vga_v1/t_vga_v1/synthesis/t_vga_v1.v" 1425 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1448012570717 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altpll vga_v1:VGACtrl\|t_vga_v1:VGAController\|t_vga_v1_up_clocks:up_clocks\|altpll:DE_Clock_Generator_System " "Elaborating entity \"altpll\" for hierarchy \"vga_v1:VGACtrl\|t_vga_v1:VGAController\|t_vga_v1_up_clocks:up_clocks\|altpll:DE_Clock_Generator_System\"" {  } { { "t_vga_v1/synthesis/submodules/t_vga_v1_up_clocks.v" "DE_Clock_Generator_System" { Text "D:/Prj/ICSo/Tuyen/tuyen_vga_v1/t_vga_v1/synthesis/submodules/t_vga_v1_up_clocks.v" 163 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1448012571060 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "vga_v1:VGACtrl\|t_vga_v1:VGAController\|t_vga_v1_up_clocks:up_clocks\|altpll:DE_Clock_Generator_System " "Elaborated megafunction instantiation \"vga_v1:VGACtrl\|t_vga_v1:VGAController\|t_vga_v1_up_clocks:up_clocks\|altpll:DE_Clock_Generator_System\"" {  } { { "t_vga_v1/synthesis/submodules/t_vga_v1_up_clocks.v" "" { Text "D:/Prj/ICSo/Tuyen/tuyen_vga_v1/t_vga_v1/synthesis/submodules/t_vga_v1_up_clocks.v" 163 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1448012571072 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "vga_v1:VGACtrl\|t_vga_v1:VGAController\|t_vga_v1_up_clocks:up_clocks\|altpll:DE_Clock_Generator_System " "Instantiated megafunction \"vga_v1:VGACtrl\|t_vga_v1:VGAController\|t_vga_v1_up_clocks:up_clocks\|altpll:DE_Clock_Generator_System\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_divide_by 1 " "Parameter \"clk0_divide_by\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1448012571072 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_duty_cycle 50 " "Parameter \"clk0_duty_cycle\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1448012571072 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_multiply_by 1 " "Parameter \"clk0_multiply_by\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1448012571072 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_phase_shift 0 " "Parameter \"clk0_phase_shift\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1448012571072 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk1_divide_by 1 " "Parameter \"clk1_divide_by\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1448012571072 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk1_duty_cycle 50 " "Parameter \"clk1_duty_cycle\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1448012571072 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk1_multiply_by 1 " "Parameter \"clk1_multiply_by\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1448012571072 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk1_phase_shift -3000 " "Parameter \"clk1_phase_shift\" = \"-3000\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1448012571072 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk2_divide_by 2 " "Parameter \"clk2_divide_by\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1448012571072 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk2_duty_cycle 50 " "Parameter \"clk2_duty_cycle\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1448012571072 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk2_multiply_by 1 " "Parameter \"clk2_multiply_by\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1448012571072 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk2_phase_shift 20000 " "Parameter \"clk2_phase_shift\" = \"20000\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1448012571072 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "compensate_clock CLK0 " "Parameter \"compensate_clock\" = \"CLK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1448012571072 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "gate_lock_signal NO " "Parameter \"gate_lock_signal\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1448012571072 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "inclk0_input_frequency 20000 " "Parameter \"inclk0_input_frequency\" = \"20000\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1448012571072 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone II " "Parameter \"intended_device_family\" = \"Cyclone II\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1448012571072 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "invalid_lock_multiplier 5 " "Parameter \"invalid_lock_multiplier\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1448012571072 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altpll " "Parameter \"lpm_type\" = \"altpll\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1448012571072 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode NORMAL " "Parameter \"operation_mode\" = \"NORMAL\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1448012571072 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "pll_type FAST " "Parameter \"pll_type\" = \"FAST\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1448012571072 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_activeclock PORT_UNUSED " "Parameter \"port_activeclock\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1448012571072 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_areset PORT_UNUSED " "Parameter \"port_areset\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1448012571072 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkbad0 PORT_UNUSED " "Parameter \"port_clkbad0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1448012571072 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkbad1 PORT_UNUSED " "Parameter \"port_clkbad1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1448012571072 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkloss PORT_UNUSED " "Parameter \"port_clkloss\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1448012571072 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkswitch PORT_UNUSED " "Parameter \"port_clkswitch\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1448012571072 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_fbin PORT_UNUSED " "Parameter \"port_fbin\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1448012571072 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_inclk0 PORT_USED " "Parameter \"port_inclk0\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1448012571072 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_inclk1 PORT_UNUSED " "Parameter \"port_inclk1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1448012571072 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_locked PORT_USED " "Parameter \"port_locked\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1448012571072 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_pfdena PORT_UNUSED " "Parameter \"port_pfdena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1448012571072 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_pllena PORT_UNUSED " "Parameter \"port_pllena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1448012571072 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanaclr PORT_UNUSED " "Parameter \"port_scanaclr\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1448012571072 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanclk PORT_UNUSED " "Parameter \"port_scanclk\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1448012571072 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandata PORT_UNUSED " "Parameter \"port_scandata\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1448012571072 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandataout PORT_UNUSED " "Parameter \"port_scandataout\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1448012571072 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandone PORT_UNUSED " "Parameter \"port_scandone\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1448012571072 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanread PORT_UNUSED " "Parameter \"port_scanread\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1448012571072 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanwrite PORT_UNUSED " "Parameter \"port_scanwrite\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1448012571072 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk0 PORT_USED " "Parameter \"port_clk0\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1448012571072 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk1 PORT_USED " "Parameter \"port_clk1\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1448012571072 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk2 PORT_USED " "Parameter \"port_clk2\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1448012571072 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk3 PORT_UNUSED " "Parameter \"port_clk3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1448012571072 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk4 PORT_UNUSED " "Parameter \"port_clk4\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1448012571072 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk5 PORT_UNUSED " "Parameter \"port_clk5\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1448012571072 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena0 PORT_UNUSED " "Parameter \"port_clkena0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1448012571072 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena1 PORT_UNUSED " "Parameter \"port_clkena1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1448012571072 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena2 PORT_UNUSED " "Parameter \"port_clkena2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1448012571072 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena3 PORT_UNUSED " "Parameter \"port_clkena3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1448012571072 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena4 PORT_UNUSED " "Parameter \"port_clkena4\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1448012571072 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena5 PORT_UNUSED " "Parameter \"port_clkena5\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1448012571072 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_enable0 PORT_UNUSED " "Parameter \"port_enable0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1448012571072 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_enable1 PORT_UNUSED " "Parameter \"port_enable1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1448012571072 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk0 PORT_UNUSED " "Parameter \"port_extclk0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1448012571072 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk1 PORT_UNUSED " "Parameter \"port_extclk1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1448012571072 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk2 PORT_UNUSED " "Parameter \"port_extclk2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1448012571072 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk3 PORT_UNUSED " "Parameter \"port_extclk3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1448012571072 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclkena0 PORT_UNUSED " "Parameter \"port_extclkena0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1448012571072 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclkena1 PORT_UNUSED " "Parameter \"port_extclkena1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1448012571072 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclkena2 PORT_UNUSED " "Parameter \"port_extclkena2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1448012571072 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclkena3 PORT_UNUSED " "Parameter \"port_extclkena3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1448012571072 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_sclkout0 PORT_UNUSED " "Parameter \"port_sclkout0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1448012571072 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_sclkout1 PORT_UNUSED " "Parameter \"port_sclkout1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1448012571072 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "valid_lock_multiplier 1 " "Parameter \"valid_lock_multiplier\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1448012571072 ""}  } { { "t_vga_v1/synthesis/submodules/t_vga_v1_up_clocks.v" "" { Text "D:/Prj/ICSo/Tuyen/tuyen_vga_v1/t_vga_v1/synthesis/submodules/t_vga_v1_up_clocks.v" 163 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1448012571072 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "t_vga_v1_jtag_uart_0 vga_v1:VGACtrl\|t_vga_v1:VGAController\|t_vga_v1_jtag_uart_0:jtag_uart_0 " "Elaborating entity \"t_vga_v1_jtag_uart_0\" for hierarchy \"vga_v1:VGACtrl\|t_vga_v1:VGAController\|t_vga_v1_jtag_uart_0:jtag_uart_0\"" {  } { { "t_vga_v1/synthesis/t_vga_v1.v" "jtag_uart_0" { Text "D:/Prj/ICSo/Tuyen/tuyen_vga_v1/t_vga_v1/synthesis/t_vga_v1.v" 1438 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1448012571079 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "t_vga_v1_jtag_uart_0_scfifo_w vga_v1:VGACtrl\|t_vga_v1:VGAController\|t_vga_v1_jtag_uart_0:jtag_uart_0\|t_vga_v1_jtag_uart_0_scfifo_w:the_t_vga_v1_jtag_uart_0_scfifo_w " "Elaborating entity \"t_vga_v1_jtag_uart_0_scfifo_w\" for hierarchy \"vga_v1:VGACtrl\|t_vga_v1:VGAController\|t_vga_v1_jtag_uart_0:jtag_uart_0\|t_vga_v1_jtag_uart_0_scfifo_w:the_t_vga_v1_jtag_uart_0_scfifo_w\"" {  } { { "t_vga_v1/synthesis/submodules/t_vga_v1_jtag_uart_0.v" "the_t_vga_v1_jtag_uart_0_scfifo_w" { Text "D:/Prj/ICSo/Tuyen/tuyen_vga_v1/t_vga_v1/synthesis/submodules/t_vga_v1_jtag_uart_0.v" 415 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1448012571102 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scfifo vga_v1:VGACtrl\|t_vga_v1:VGAController\|t_vga_v1_jtag_uart_0:jtag_uart_0\|t_vga_v1_jtag_uart_0_scfifo_w:the_t_vga_v1_jtag_uart_0_scfifo_w\|scfifo:wfifo " "Elaborating entity \"scfifo\" for hierarchy \"vga_v1:VGACtrl\|t_vga_v1:VGAController\|t_vga_v1_jtag_uart_0:jtag_uart_0\|t_vga_v1_jtag_uart_0_scfifo_w:the_t_vga_v1_jtag_uart_0_scfifo_w\|scfifo:wfifo\"" {  } { { "t_vga_v1/synthesis/submodules/t_vga_v1_jtag_uart_0.v" "wfifo" { Text "D:/Prj/ICSo/Tuyen/tuyen_vga_v1/t_vga_v1/synthesis/submodules/t_vga_v1_jtag_uart_0.v" 137 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1448012571298 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "vga_v1:VGACtrl\|t_vga_v1:VGAController\|t_vga_v1_jtag_uart_0:jtag_uart_0\|t_vga_v1_jtag_uart_0_scfifo_w:the_t_vga_v1_jtag_uart_0_scfifo_w\|scfifo:wfifo " "Elaborated megafunction instantiation \"vga_v1:VGACtrl\|t_vga_v1:VGAController\|t_vga_v1_jtag_uart_0:jtag_uart_0\|t_vga_v1_jtag_uart_0_scfifo_w:the_t_vga_v1_jtag_uart_0_scfifo_w\|scfifo:wfifo\"" {  } { { "t_vga_v1/synthesis/submodules/t_vga_v1_jtag_uart_0.v" "" { Text "D:/Prj/ICSo/Tuyen/tuyen_vga_v1/t_vga_v1/synthesis/submodules/t_vga_v1_jtag_uart_0.v" 137 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1448012571300 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "vga_v1:VGACtrl\|t_vga_v1:VGAController\|t_vga_v1_jtag_uart_0:jtag_uart_0\|t_vga_v1_jtag_uart_0_scfifo_w:the_t_vga_v1_jtag_uart_0_scfifo_w\|scfifo:wfifo " "Instantiated megafunction \"vga_v1:VGACtrl\|t_vga_v1:VGAController\|t_vga_v1_jtag_uart_0:jtag_uart_0\|t_vga_v1_jtag_uart_0_scfifo_w:the_t_vga_v1_jtag_uart_0_scfifo_w\|scfifo:wfifo\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint RAM_BLOCK_TYPE=AUTO " "Parameter \"lpm_hint\" = \"RAM_BLOCK_TYPE=AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1448012571300 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_numwords 64 " "Parameter \"lpm_numwords\" = \"64\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1448012571300 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_showahead OFF " "Parameter \"lpm_showahead\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1448012571300 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type scfifo " "Parameter \"lpm_type\" = \"scfifo\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1448012571300 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 8 " "Parameter \"lpm_width\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1448012571300 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widthu 6 " "Parameter \"lpm_widthu\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1448012571300 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "overflow_checking OFF " "Parameter \"overflow_checking\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1448012571300 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "underflow_checking OFF " "Parameter \"underflow_checking\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1448012571300 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "use_eab ON " "Parameter \"use_eab\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1448012571300 ""}  } { { "t_vga_v1/synthesis/submodules/t_vga_v1_jtag_uart_0.v" "" { Text "D:/Prj/ICSo/Tuyen/tuyen_vga_v1/t_vga_v1/synthesis/submodules/t_vga_v1_jtag_uart_0.v" 137 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1448012571300 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/scfifo_1n21.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/scfifo_1n21.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 scfifo_1n21 " "Found entity 1: scfifo_1n21" {  } { { "db/scfifo_1n21.tdf" "" { Text "D:/Prj/ICSo/Tuyen/tuyen_vga_v1/db/scfifo_1n21.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1448012571395 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1448012571395 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scfifo_1n21 vga_v1:VGACtrl\|t_vga_v1:VGAController\|t_vga_v1_jtag_uart_0:jtag_uart_0\|t_vga_v1_jtag_uart_0_scfifo_w:the_t_vga_v1_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_1n21:auto_generated " "Elaborating entity \"scfifo_1n21\" for hierarchy \"vga_v1:VGACtrl\|t_vga_v1:VGAController\|t_vga_v1_jtag_uart_0:jtag_uart_0\|t_vga_v1_jtag_uart_0_scfifo_w:the_t_vga_v1_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_1n21:auto_generated\"" {  } { { "scfifo.tdf" "auto_generated" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/scfifo.tdf" 296 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1448012571397 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_dpfifo_8t21.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_dpfifo_8t21.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_dpfifo_8t21 " "Found entity 1: a_dpfifo_8t21" {  } { { "db/a_dpfifo_8t21.tdf" "" { Text "D:/Prj/ICSo/Tuyen/tuyen_vga_v1/db/a_dpfifo_8t21.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1448012571412 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1448012571412 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_dpfifo_8t21 vga_v1:VGACtrl\|t_vga_v1:VGAController\|t_vga_v1_jtag_uart_0:jtag_uart_0\|t_vga_v1_jtag_uart_0_scfifo_w:the_t_vga_v1_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_1n21:auto_generated\|a_dpfifo_8t21:dpfifo " "Elaborating entity \"a_dpfifo_8t21\" for hierarchy \"vga_v1:VGACtrl\|t_vga_v1:VGAController\|t_vga_v1_jtag_uart_0:jtag_uart_0\|t_vga_v1_jtag_uart_0_scfifo_w:the_t_vga_v1_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_1n21:auto_generated\|a_dpfifo_8t21:dpfifo\"" {  } { { "db/scfifo_1n21.tdf" "dpfifo" { Text "D:/Prj/ICSo/Tuyen/tuyen_vga_v1/db/scfifo_1n21.tdf" 37 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1448012571415 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_fefifo_7cf.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_fefifo_7cf.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_fefifo_7cf " "Found entity 1: a_fefifo_7cf" {  } { { "db/a_fefifo_7cf.tdf" "" { Text "D:/Prj/ICSo/Tuyen/tuyen_vga_v1/db/a_fefifo_7cf.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1448012571429 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1448012571429 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_fefifo_7cf vga_v1:VGACtrl\|t_vga_v1:VGAController\|t_vga_v1_jtag_uart_0:jtag_uart_0\|t_vga_v1_jtag_uart_0_scfifo_w:the_t_vga_v1_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_1n21:auto_generated\|a_dpfifo_8t21:dpfifo\|a_fefifo_7cf:fifo_state " "Elaborating entity \"a_fefifo_7cf\" for hierarchy \"vga_v1:VGACtrl\|t_vga_v1:VGAController\|t_vga_v1_jtag_uart_0:jtag_uart_0\|t_vga_v1_jtag_uart_0_scfifo_w:the_t_vga_v1_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_1n21:auto_generated\|a_dpfifo_8t21:dpfifo\|a_fefifo_7cf:fifo_state\"" {  } { { "db/a_dpfifo_8t21.tdf" "fifo_state" { Text "D:/Prj/ICSo/Tuyen/tuyen_vga_v1/db/a_dpfifo_8t21.tdf" 42 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1448012571431 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_rj7.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_rj7.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_rj7 " "Found entity 1: cntr_rj7" {  } { { "db/cntr_rj7.tdf" "" { Text "D:/Prj/ICSo/Tuyen/tuyen_vga_v1/db/cntr_rj7.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1448012571522 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1448012571522 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_rj7 vga_v1:VGACtrl\|t_vga_v1:VGAController\|t_vga_v1_jtag_uart_0:jtag_uart_0\|t_vga_v1_jtag_uart_0_scfifo_w:the_t_vga_v1_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_1n21:auto_generated\|a_dpfifo_8t21:dpfifo\|a_fefifo_7cf:fifo_state\|cntr_rj7:count_usedw " "Elaborating entity \"cntr_rj7\" for hierarchy \"vga_v1:VGACtrl\|t_vga_v1:VGAController\|t_vga_v1_jtag_uart_0:jtag_uart_0\|t_vga_v1_jtag_uart_0_scfifo_w:the_t_vga_v1_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_1n21:auto_generated\|a_dpfifo_8t21:dpfifo\|a_fefifo_7cf:fifo_state\|cntr_rj7:count_usedw\"" {  } { { "db/a_fefifo_7cf.tdf" "count_usedw" { Text "D:/Prj/ICSo/Tuyen/tuyen_vga_v1/db/a_fefifo_7cf.tdf" 38 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1448012571525 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/dpram_5h21.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/dpram_5h21.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 dpram_5h21 " "Found entity 1: dpram_5h21" {  } { { "db/dpram_5h21.tdf" "" { Text "D:/Prj/ICSo/Tuyen/tuyen_vga_v1/db/dpram_5h21.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1448012571641 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1448012571641 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dpram_5h21 vga_v1:VGACtrl\|t_vga_v1:VGAController\|t_vga_v1_jtag_uart_0:jtag_uart_0\|t_vga_v1_jtag_uart_0_scfifo_w:the_t_vga_v1_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_1n21:auto_generated\|a_dpfifo_8t21:dpfifo\|dpram_5h21:FIFOram " "Elaborating entity \"dpram_5h21\" for hierarchy \"vga_v1:VGACtrl\|t_vga_v1:VGAController\|t_vga_v1_jtag_uart_0:jtag_uart_0\|t_vga_v1_jtag_uart_0_scfifo_w:the_t_vga_v1_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_1n21:auto_generated\|a_dpfifo_8t21:dpfifo\|dpram_5h21:FIFOram\"" {  } { { "db/a_dpfifo_8t21.tdf" "FIFOram" { Text "D:/Prj/ICSo/Tuyen/tuyen_vga_v1/db/a_dpfifo_8t21.tdf" 43 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1448012571644 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_9tl1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_9tl1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_9tl1 " "Found entity 1: altsyncram_9tl1" {  } { { "db/altsyncram_9tl1.tdf" "" { Text "D:/Prj/ICSo/Tuyen/tuyen_vga_v1/db/altsyncram_9tl1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1448012571731 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1448012571731 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_9tl1 vga_v1:VGACtrl\|t_vga_v1:VGAController\|t_vga_v1_jtag_uart_0:jtag_uart_0\|t_vga_v1_jtag_uart_0_scfifo_w:the_t_vga_v1_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_1n21:auto_generated\|a_dpfifo_8t21:dpfifo\|dpram_5h21:FIFOram\|altsyncram_9tl1:altsyncram2 " "Elaborating entity \"altsyncram_9tl1\" for hierarchy \"vga_v1:VGACtrl\|t_vga_v1:VGAController\|t_vga_v1_jtag_uart_0:jtag_uart_0\|t_vga_v1_jtag_uart_0_scfifo_w:the_t_vga_v1_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_1n21:auto_generated\|a_dpfifo_8t21:dpfifo\|dpram_5h21:FIFOram\|altsyncram_9tl1:altsyncram2\"" {  } { { "db/dpram_5h21.tdf" "altsyncram2" { Text "D:/Prj/ICSo/Tuyen/tuyen_vga_v1/db/dpram_5h21.tdf" 36 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1448012571734 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_fjb.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_fjb.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_fjb " "Found entity 1: cntr_fjb" {  } { { "db/cntr_fjb.tdf" "" { Text "D:/Prj/ICSo/Tuyen/tuyen_vga_v1/db/cntr_fjb.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1448012571812 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1448012571812 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_fjb vga_v1:VGACtrl\|t_vga_v1:VGAController\|t_vga_v1_jtag_uart_0:jtag_uart_0\|t_vga_v1_jtag_uart_0_scfifo_w:the_t_vga_v1_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_1n21:auto_generated\|a_dpfifo_8t21:dpfifo\|cntr_fjb:rd_ptr_count " "Elaborating entity \"cntr_fjb\" for hierarchy \"vga_v1:VGACtrl\|t_vga_v1:VGAController\|t_vga_v1_jtag_uart_0:jtag_uart_0\|t_vga_v1_jtag_uart_0_scfifo_w:the_t_vga_v1_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_1n21:auto_generated\|a_dpfifo_8t21:dpfifo\|cntr_fjb:rd_ptr_count\"" {  } { { "db/a_dpfifo_8t21.tdf" "rd_ptr_count" { Text "D:/Prj/ICSo/Tuyen/tuyen_vga_v1/db/a_dpfifo_8t21.tdf" 44 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1448012571815 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "t_vga_v1_jtag_uart_0_scfifo_r vga_v1:VGACtrl\|t_vga_v1:VGAController\|t_vga_v1_jtag_uart_0:jtag_uart_0\|t_vga_v1_jtag_uart_0_scfifo_r:the_t_vga_v1_jtag_uart_0_scfifo_r " "Elaborating entity \"t_vga_v1_jtag_uart_0_scfifo_r\" for hierarchy \"vga_v1:VGACtrl\|t_vga_v1:VGAController\|t_vga_v1_jtag_uart_0:jtag_uart_0\|t_vga_v1_jtag_uart_0_scfifo_r:the_t_vga_v1_jtag_uart_0_scfifo_r\"" {  } { { "t_vga_v1/synthesis/submodules/t_vga_v1_jtag_uart_0.v" "the_t_vga_v1_jtag_uart_0_scfifo_r" { Text "D:/Prj/ICSo/Tuyen/tuyen_vga_v1/t_vga_v1/synthesis/submodules/t_vga_v1_jtag_uart_0.v" 429 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1448012571829 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_jtag_atlantic vga_v1:VGACtrl\|t_vga_v1:VGAController\|t_vga_v1_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:t_vga_v1_jtag_uart_0_alt_jtag_atlantic " "Elaborating entity \"alt_jtag_atlantic\" for hierarchy \"vga_v1:VGACtrl\|t_vga_v1:VGAController\|t_vga_v1_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:t_vga_v1_jtag_uart_0_alt_jtag_atlantic\"" {  } { { "t_vga_v1/synthesis/submodules/t_vga_v1_jtag_uart_0.v" "t_vga_v1_jtag_uart_0_alt_jtag_atlantic" { Text "D:/Prj/ICSo/Tuyen/tuyen_vga_v1/t_vga_v1/synthesis/submodules/t_vga_v1_jtag_uart_0.v" 564 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1448012571967 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "vga_v1:VGACtrl\|t_vga_v1:VGAController\|t_vga_v1_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:t_vga_v1_jtag_uart_0_alt_jtag_atlantic " "Elaborated megafunction instantiation \"vga_v1:VGACtrl\|t_vga_v1:VGAController\|t_vga_v1_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:t_vga_v1_jtag_uart_0_alt_jtag_atlantic\"" {  } { { "t_vga_v1/synthesis/submodules/t_vga_v1_jtag_uart_0.v" "" { Text "D:/Prj/ICSo/Tuyen/tuyen_vga_v1/t_vga_v1/synthesis/submodules/t_vga_v1_jtag_uart_0.v" 564 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1448012571969 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "vga_v1:VGACtrl\|t_vga_v1:VGAController\|t_vga_v1_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:t_vga_v1_jtag_uart_0_alt_jtag_atlantic " "Instantiated megafunction \"vga_v1:VGACtrl\|t_vga_v1:VGAController\|t_vga_v1_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:t_vga_v1_jtag_uart_0_alt_jtag_atlantic\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "INSTANCE_ID 0 " "Parameter \"INSTANCE_ID\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1448012571970 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LOG2_RXFIFO_DEPTH 6 " "Parameter \"LOG2_RXFIFO_DEPTH\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1448012571970 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LOG2_TXFIFO_DEPTH 6 " "Parameter \"LOG2_TXFIFO_DEPTH\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1448012571970 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "SLD_AUTO_INSTANCE_INDEX YES " "Parameter \"SLD_AUTO_INSTANCE_INDEX\" = \"YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1448012571970 ""}  } { { "t_vga_v1/synthesis/submodules/t_vga_v1_jtag_uart_0.v" "" { Text "D:/Prj/ICSo/Tuyen/tuyen_vga_v1/t_vga_v1/synthesis/submodules/t_vga_v1_jtag_uart_0.v" 564 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1448012571970 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "t_vga_v1_vga_controller vga_v1:VGACtrl\|t_vga_v1:VGAController\|t_vga_v1_vga_controller:vga_controller " "Elaborating entity \"t_vga_v1_vga_controller\" for hierarchy \"vga_v1:VGACtrl\|t_vga_v1:VGAController\|t_vga_v1_vga_controller:vga_controller\"" {  } { { "t_vga_v1/synthesis/t_vga_v1.v" "vga_controller" { Text "D:/Prj/ICSo/Tuyen/tuyen_vga_v1/t_vga_v1/synthesis/t_vga_v1.v" 1454 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1448012572061 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_up_avalon_video_vga_timing vga_v1:VGACtrl\|t_vga_v1:VGAController\|t_vga_v1_vga_controller:vga_controller\|altera_up_avalon_video_vga_timing:VGA_Timing " "Elaborating entity \"altera_up_avalon_video_vga_timing\" for hierarchy \"vga_v1:VGACtrl\|t_vga_v1:VGAController\|t_vga_v1_vga_controller:vga_controller\|altera_up_avalon_video_vga_timing:VGA_Timing\"" {  } { { "t_vga_v1/synthesis/submodules/t_vga_v1_vga_controller.v" "VGA_Timing" { Text "D:/Prj/ICSo/Tuyen/tuyen_vga_v1/t_vga_v1/synthesis/submodules/t_vga_v1_vga_controller.v" 283 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1448012572097 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 altera_up_avalon_video_vga_timing.v(218) " "Verilog HDL assignment warning at altera_up_avalon_video_vga_timing.v(218): truncated value with size 32 to match size of target (10)" {  } { { "t_vga_v1/synthesis/submodules/altera_up_avalon_video_vga_timing.v" "" { Text "D:/Prj/ICSo/Tuyen/tuyen_vga_v1/t_vga_v1/synthesis/submodules/altera_up_avalon_video_vga_timing.v" 218 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1448012572119 "|top_module|vga_v1:VGACtrl|t_vga_v1:VGAController|t_vga_v1_vga_controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 altera_up_avalon_video_vga_timing.v(219) " "Verilog HDL assignment warning at altera_up_avalon_video_vga_timing.v(219): truncated value with size 32 to match size of target (10)" {  } { { "t_vga_v1/synthesis/submodules/altera_up_avalon_video_vga_timing.v" "" { Text "D:/Prj/ICSo/Tuyen/tuyen_vga_v1/t_vga_v1/synthesis/submodules/altera_up_avalon_video_vga_timing.v" 219 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1448012572120 "|top_module|vga_v1:VGACtrl|t_vga_v1:VGAController|t_vga_v1_vga_controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "t_vga_v1_pixel_buffer vga_v1:VGACtrl\|t_vga_v1:VGAController\|t_vga_v1_pixel_buffer:pixel_buffer " "Elaborating entity \"t_vga_v1_pixel_buffer\" for hierarchy \"vga_v1:VGACtrl\|t_vga_v1:VGAController\|t_vga_v1_pixel_buffer:pixel_buffer\"" {  } { { "t_vga_v1/synthesis/t_vga_v1.v" "pixel_buffer" { Text "D:/Prj/ICSo/Tuyen/tuyen_vga_v1/t_vga_v1/synthesis/t_vga_v1.v" 1476 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1448012572131 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 t_vga_v1_pixel_buffer.v(253) " "Verilog HDL assignment warning at t_vga_v1_pixel_buffer.v(253): truncated value with size 32 to match size of target (16)" {  } { { "t_vga_v1/synthesis/submodules/t_vga_v1_pixel_buffer.v" "" { Text "D:/Prj/ICSo/Tuyen/tuyen_vga_v1/t_vga_v1/synthesis/submodules/t_vga_v1_pixel_buffer.v" 253 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1448012572140 "|top_module|vga_v1:VGACtrl|t_vga_v1:VGAController|t_vga_v1_pixel_buffer:pixel_buffer"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 t_vga_v1_pixel_buffer.v(254) " "Verilog HDL assignment warning at t_vga_v1_pixel_buffer.v(254): truncated value with size 32 to match size of target (16)" {  } { { "t_vga_v1/synthesis/submodules/t_vga_v1_pixel_buffer.v" "" { Text "D:/Prj/ICSo/Tuyen/tuyen_vga_v1/t_vga_v1/synthesis/submodules/t_vga_v1_pixel_buffer.v" 254 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1448012572141 "|top_module|vga_v1:VGACtrl|t_vga_v1:VGAController|t_vga_v1_pixel_buffer:pixel_buffer"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 t_vga_v1_pixel_buffer.v(259) " "Verilog HDL assignment warning at t_vga_v1_pixel_buffer.v(259): truncated value with size 32 to match size of target (16)" {  } { { "t_vga_v1/synthesis/submodules/t_vga_v1_pixel_buffer.v" "" { Text "D:/Prj/ICSo/Tuyen/tuyen_vga_v1/t_vga_v1/synthesis/submodules/t_vga_v1_pixel_buffer.v" 259 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1448012572141 "|top_module|vga_v1:VGACtrl|t_vga_v1:VGAController|t_vga_v1_pixel_buffer:pixel_buffer"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 19 t_vga_v1_pixel_buffer.v(338) " "Verilog HDL assignment warning at t_vga_v1_pixel_buffer.v(338): truncated value with size 32 to match size of target (19)" {  } { { "t_vga_v1/synthesis/submodules/t_vga_v1_pixel_buffer.v" "" { Text "D:/Prj/ICSo/Tuyen/tuyen_vga_v1/t_vga_v1/synthesis/submodules/t_vga_v1_pixel_buffer.v" 338 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1448012572141 "|top_module|vga_v1:VGACtrl|t_vga_v1:VGAController|t_vga_v1_pixel_buffer:pixel_buffer"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scfifo vga_v1:VGACtrl\|t_vga_v1:VGAController\|t_vga_v1_pixel_buffer:pixel_buffer\|scfifo:Image_Buffer " "Elaborating entity \"scfifo\" for hierarchy \"vga_v1:VGACtrl\|t_vga_v1:VGAController\|t_vga_v1_pixel_buffer:pixel_buffer\|scfifo:Image_Buffer\"" {  } { { "t_vga_v1/synthesis/submodules/t_vga_v1_pixel_buffer.v" "Image_Buffer" { Text "D:/Prj/ICSo/Tuyen/tuyen_vga_v1/t_vga_v1/synthesis/submodules/t_vga_v1_pixel_buffer.v" 396 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1448012572184 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "vga_v1:VGACtrl\|t_vga_v1:VGAController\|t_vga_v1_pixel_buffer:pixel_buffer\|scfifo:Image_Buffer " "Elaborated megafunction instantiation \"vga_v1:VGACtrl\|t_vga_v1:VGAController\|t_vga_v1_pixel_buffer:pixel_buffer\|scfifo:Image_Buffer\"" {  } { { "t_vga_v1/synthesis/submodules/t_vga_v1_pixel_buffer.v" "" { Text "D:/Prj/ICSo/Tuyen/tuyen_vga_v1/t_vga_v1/synthesis/submodules/t_vga_v1_pixel_buffer.v" 396 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1448012572186 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "vga_v1:VGACtrl\|t_vga_v1:VGAController\|t_vga_v1_pixel_buffer:pixel_buffer\|scfifo:Image_Buffer " "Instantiated megafunction \"vga_v1:VGACtrl\|t_vga_v1:VGAController\|t_vga_v1_pixel_buffer:pixel_buffer\|scfifo:Image_Buffer\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "add_ram_output_register OFF " "Parameter \"add_ram_output_register\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1448012572186 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "almost_empty_value 32 " "Parameter \"almost_empty_value\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1448012572186 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "almost_full_value 96 " "Parameter \"almost_full_value\" = \"96\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1448012572186 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone II " "Parameter \"intended_device_family\" = \"Cyclone II\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1448012572186 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_numwords 128 " "Parameter \"lpm_numwords\" = \"128\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1448012572186 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_showahead ON " "Parameter \"lpm_showahead\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1448012572186 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type scfifo " "Parameter \"lpm_type\" = \"scfifo\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1448012572186 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 10 " "Parameter \"lpm_width\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1448012572186 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widthu 7 " "Parameter \"lpm_widthu\" = \"7\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1448012572186 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "overflow_checking OFF " "Parameter \"overflow_checking\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1448012572186 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "underflow_checking OFF " "Parameter \"underflow_checking\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1448012572186 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "use_eab ON " "Parameter \"use_eab\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1448012572186 ""}  } { { "t_vga_v1/synthesis/submodules/t_vga_v1_pixel_buffer.v" "" { Text "D:/Prj/ICSo/Tuyen/tuyen_vga_v1/t_vga_v1/synthesis/submodules/t_vga_v1_pixel_buffer.v" 396 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1448012572186 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/scfifo_vv91.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/scfifo_vv91.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 scfifo_vv91 " "Found entity 1: scfifo_vv91" {  } { { "db/scfifo_vv91.tdf" "" { Text "D:/Prj/ICSo/Tuyen/tuyen_vga_v1/db/scfifo_vv91.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1448012572259 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1448012572259 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scfifo_vv91 vga_v1:VGACtrl\|t_vga_v1:VGAController\|t_vga_v1_pixel_buffer:pixel_buffer\|scfifo:Image_Buffer\|scfifo_vv91:auto_generated " "Elaborating entity \"scfifo_vv91\" for hierarchy \"vga_v1:VGACtrl\|t_vga_v1:VGAController\|t_vga_v1_pixel_buffer:pixel_buffer\|scfifo:Image_Buffer\|scfifo_vv91:auto_generated\"" {  } { { "scfifo.tdf" "auto_generated" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/scfifo.tdf" 296 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1448012572261 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_dpfifo_kn31.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_dpfifo_kn31.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_dpfifo_kn31 " "Found entity 1: a_dpfifo_kn31" {  } { { "db/a_dpfifo_kn31.tdf" "" { Text "D:/Prj/ICSo/Tuyen/tuyen_vga_v1/db/a_dpfifo_kn31.tdf" 32 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1448012572277 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1448012572277 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_dpfifo_kn31 vga_v1:VGACtrl\|t_vga_v1:VGAController\|t_vga_v1_pixel_buffer:pixel_buffer\|scfifo:Image_Buffer\|scfifo_vv91:auto_generated\|a_dpfifo_kn31:dpfifo " "Elaborating entity \"a_dpfifo_kn31\" for hierarchy \"vga_v1:VGACtrl\|t_vga_v1:VGAController\|t_vga_v1_pixel_buffer:pixel_buffer\|scfifo:Image_Buffer\|scfifo_vv91:auto_generated\|a_dpfifo_kn31:dpfifo\"" {  } { { "db/scfifo_vv91.tdf" "dpfifo" { Text "D:/Prj/ICSo/Tuyen/tuyen_vga_v1/db/scfifo_vv91.tdf" 38 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1448012572279 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_jc81.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_jc81.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_jc81 " "Found entity 1: altsyncram_jc81" {  } { { "db/altsyncram_jc81.tdf" "" { Text "D:/Prj/ICSo/Tuyen/tuyen_vga_v1/db/altsyncram_jc81.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1448012572375 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1448012572375 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_jc81 vga_v1:VGACtrl\|t_vga_v1:VGAController\|t_vga_v1_pixel_buffer:pixel_buffer\|scfifo:Image_Buffer\|scfifo_vv91:auto_generated\|a_dpfifo_kn31:dpfifo\|altsyncram_jc81:FIFOram " "Elaborating entity \"altsyncram_jc81\" for hierarchy \"vga_v1:VGACtrl\|t_vga_v1:VGAController\|t_vga_v1_pixel_buffer:pixel_buffer\|scfifo:Image_Buffer\|scfifo_vv91:auto_generated\|a_dpfifo_kn31:dpfifo\|altsyncram_jc81:FIFOram\"" {  } { { "db/a_dpfifo_kn31.tdf" "FIFOram" { Text "D:/Prj/ICSo/Tuyen/tuyen_vga_v1/db/a_dpfifo_kn31.tdf" 45 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1448012572377 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_2o8.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_2o8.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_2o8 " "Found entity 1: cmpr_2o8" {  } { { "db/cmpr_2o8.tdf" "" { Text "D:/Prj/ICSo/Tuyen/tuyen_vga_v1/db/cmpr_2o8.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1448012572451 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1448012572451 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cmpr_2o8 vga_v1:VGACtrl\|t_vga_v1:VGAController\|t_vga_v1_pixel_buffer:pixel_buffer\|scfifo:Image_Buffer\|scfifo_vv91:auto_generated\|a_dpfifo_kn31:dpfifo\|cmpr_2o8:almost_full_comparer " "Elaborating entity \"cmpr_2o8\" for hierarchy \"vga_v1:VGACtrl\|t_vga_v1:VGAController\|t_vga_v1_pixel_buffer:pixel_buffer\|scfifo:Image_Buffer\|scfifo_vv91:auto_generated\|a_dpfifo_kn31:dpfifo\|cmpr_2o8:almost_full_comparer\"" {  } { { "db/a_dpfifo_kn31.tdf" "almost_full_comparer" { Text "D:/Prj/ICSo/Tuyen/tuyen_vga_v1/db/a_dpfifo_kn31.tdf" 54 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1448012572454 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cmpr_2o8 vga_v1:VGACtrl\|t_vga_v1:VGAController\|t_vga_v1_pixel_buffer:pixel_buffer\|scfifo:Image_Buffer\|scfifo_vv91:auto_generated\|a_dpfifo_kn31:dpfifo\|cmpr_2o8:three_comparison " "Elaborating entity \"cmpr_2o8\" for hierarchy \"vga_v1:VGACtrl\|t_vga_v1:VGAController\|t_vga_v1_pixel_buffer:pixel_buffer\|scfifo:Image_Buffer\|scfifo_vv91:auto_generated\|a_dpfifo_kn31:dpfifo\|cmpr_2o8:three_comparison\"" {  } { { "db/a_dpfifo_kn31.tdf" "three_comparison" { Text "D:/Prj/ICSo/Tuyen/tuyen_vga_v1/db/a_dpfifo_kn31.tdf" 55 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1448012572467 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_d5b.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_d5b.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_d5b " "Found entity 1: cntr_d5b" {  } { { "db/cntr_d5b.tdf" "" { Text "D:/Prj/ICSo/Tuyen/tuyen_vga_v1/db/cntr_d5b.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1448012572537 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1448012572537 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_d5b vga_v1:VGACtrl\|t_vga_v1:VGAController\|t_vga_v1_pixel_buffer:pixel_buffer\|scfifo:Image_Buffer\|scfifo_vv91:auto_generated\|a_dpfifo_kn31:dpfifo\|cntr_d5b:rd_ptr_msb " "Elaborating entity \"cntr_d5b\" for hierarchy \"vga_v1:VGACtrl\|t_vga_v1:VGAController\|t_vga_v1_pixel_buffer:pixel_buffer\|scfifo:Image_Buffer\|scfifo_vv91:auto_generated\|a_dpfifo_kn31:dpfifo\|cntr_d5b:rd_ptr_msb\"" {  } { { "db/a_dpfifo_kn31.tdf" "rd_ptr_msb" { Text "D:/Prj/ICSo/Tuyen/tuyen_vga_v1/db/a_dpfifo_kn31.tdf" 56 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1448012572539 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_q57.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_q57.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_q57 " "Found entity 1: cntr_q57" {  } { { "db/cntr_q57.tdf" "" { Text "D:/Prj/ICSo/Tuyen/tuyen_vga_v1/db/cntr_q57.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1448012572611 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1448012572611 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_q57 vga_v1:VGACtrl\|t_vga_v1:VGAController\|t_vga_v1_pixel_buffer:pixel_buffer\|scfifo:Image_Buffer\|scfifo_vv91:auto_generated\|a_dpfifo_kn31:dpfifo\|cntr_q57:usedw_counter " "Elaborating entity \"cntr_q57\" for hierarchy \"vga_v1:VGACtrl\|t_vga_v1:VGAController\|t_vga_v1_pixel_buffer:pixel_buffer\|scfifo:Image_Buffer\|scfifo_vv91:auto_generated\|a_dpfifo_kn31:dpfifo\|cntr_q57:usedw_counter\"" {  } { { "db/a_dpfifo_kn31.tdf" "usedw_counter" { Text "D:/Prj/ICSo/Tuyen/tuyen_vga_v1/db/a_dpfifo_kn31.tdf" 57 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1448012572614 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_e5b.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_e5b.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_e5b " "Found entity 1: cntr_e5b" {  } { { "db/cntr_e5b.tdf" "" { Text "D:/Prj/ICSo/Tuyen/tuyen_vga_v1/db/cntr_e5b.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1448012572699 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1448012572699 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_e5b vga_v1:VGACtrl\|t_vga_v1:VGAController\|t_vga_v1_pixel_buffer:pixel_buffer\|scfifo:Image_Buffer\|scfifo_vv91:auto_generated\|a_dpfifo_kn31:dpfifo\|cntr_e5b:wr_ptr " "Elaborating entity \"cntr_e5b\" for hierarchy \"vga_v1:VGACtrl\|t_vga_v1:VGAController\|t_vga_v1_pixel_buffer:pixel_buffer\|scfifo:Image_Buffer\|scfifo_vv91:auto_generated\|a_dpfifo_kn31:dpfifo\|cntr_e5b:wr_ptr\"" {  } { { "db/a_dpfifo_kn31.tdf" "wr_ptr" { Text "D:/Prj/ICSo/Tuyen/tuyen_vga_v1/db/a_dpfifo_kn31.tdf" 58 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1448012572702 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "t_vga_v1_FIFO_dual_clock vga_v1:VGACtrl\|t_vga_v1:VGAController\|t_vga_v1_FIFO_dual_clock:fifo_dual_clock " "Elaborating entity \"t_vga_v1_FIFO_dual_clock\" for hierarchy \"vga_v1:VGACtrl\|t_vga_v1:VGAController\|t_vga_v1_FIFO_dual_clock:fifo_dual_clock\"" {  } { { "t_vga_v1/synthesis/t_vga_v1.v" "fifo_dual_clock" { Text "D:/Prj/ICSo/Tuyen/tuyen_vga_v1/t_vga_v1/synthesis/t_vga_v1.v" 1493 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1448012572720 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dcfifo vga_v1:VGACtrl\|t_vga_v1:VGAController\|t_vga_v1_FIFO_dual_clock:fifo_dual_clock\|dcfifo:Data_FIFO " "Elaborating entity \"dcfifo\" for hierarchy \"vga_v1:VGACtrl\|t_vga_v1:VGAController\|t_vga_v1_FIFO_dual_clock:fifo_dual_clock\|dcfifo:Data_FIFO\"" {  } { { "t_vga_v1/synthesis/submodules/t_vga_v1_FIFO_dual_clock.v" "Data_FIFO" { Text "D:/Prj/ICSo/Tuyen/tuyen_vga_v1/t_vga_v1/synthesis/submodules/t_vga_v1_FIFO_dual_clock.v" 174 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1448012572970 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "vga_v1:VGACtrl\|t_vga_v1:VGAController\|t_vga_v1_FIFO_dual_clock:fifo_dual_clock\|dcfifo:Data_FIFO " "Elaborated megafunction instantiation \"vga_v1:VGACtrl\|t_vga_v1:VGAController\|t_vga_v1_FIFO_dual_clock:fifo_dual_clock\|dcfifo:Data_FIFO\"" {  } { { "t_vga_v1/synthesis/submodules/t_vga_v1_FIFO_dual_clock.v" "" { Text "D:/Prj/ICSo/Tuyen/tuyen_vga_v1/t_vga_v1/synthesis/submodules/t_vga_v1_FIFO_dual_clock.v" 174 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1448012573001 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "vga_v1:VGACtrl\|t_vga_v1:VGAController\|t_vga_v1_FIFO_dual_clock:fifo_dual_clock\|dcfifo:Data_FIFO " "Instantiated megafunction \"vga_v1:VGACtrl\|t_vga_v1:VGAController\|t_vga_v1_FIFO_dual_clock:fifo_dual_clock\|dcfifo:Data_FIFO\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone II " "Parameter \"intended_device_family\" = \"Cyclone II\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1448012573001 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint MAXIMIZE_SPEED=7 " "Parameter \"lpm_hint\" = \"MAXIMIZE_SPEED=7\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1448012573001 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_numwords 128 " "Parameter \"lpm_numwords\" = \"128\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1448012573001 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_showahead ON " "Parameter \"lpm_showahead\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1448012573001 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type dcfifo " "Parameter \"lpm_type\" = \"dcfifo\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1448012573001 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 32 " "Parameter \"lpm_width\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1448012573001 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widthu 7 " "Parameter \"lpm_widthu\" = \"7\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1448012573001 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "overflow_checking OFF " "Parameter \"overflow_checking\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1448012573001 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rdsync_delaypipe 5 " "Parameter \"rdsync_delaypipe\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1448012573001 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "underflow_checking OFF " "Parameter \"underflow_checking\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1448012573001 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "use_eab ON " "Parameter \"use_eab\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1448012573001 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "wrsync_delaypipe 5 " "Parameter \"wrsync_delaypipe\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1448012573001 ""}  } { { "t_vga_v1/synthesis/submodules/t_vga_v1_FIFO_dual_clock.v" "" { Text "D:/Prj/ICSo/Tuyen/tuyen_vga_v1/t_vga_v1/synthesis/submodules/t_vga_v1_FIFO_dual_clock.v" 174 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1448012573001 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/dcfifo_5oj1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/dcfifo_5oj1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 dcfifo_5oj1 " "Found entity 1: dcfifo_5oj1" {  } { { "db/dcfifo_5oj1.tdf" "" { Text "D:/Prj/ICSo/Tuyen/tuyen_vga_v1/db/dcfifo_5oj1.tdf" 46 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1448012573136 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1448012573136 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dcfifo_5oj1 vga_v1:VGACtrl\|t_vga_v1:VGAController\|t_vga_v1_FIFO_dual_clock:fifo_dual_clock\|dcfifo:Data_FIFO\|dcfifo_5oj1:auto_generated " "Elaborating entity \"dcfifo_5oj1\" for hierarchy \"vga_v1:VGACtrl\|t_vga_v1:VGAController\|t_vga_v1_FIFO_dual_clock:fifo_dual_clock\|dcfifo:Data_FIFO\|dcfifo_5oj1:auto_generated\"" {  } { { "dcfifo.tdf" "auto_generated" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/dcfifo.tdf" 188 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1448012573138 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_gray2bin_bcb.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_gray2bin_bcb.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_gray2bin_bcb " "Found entity 1: a_gray2bin_bcb" {  } { { "db/a_gray2bin_bcb.tdf" "" { Text "D:/Prj/ICSo/Tuyen/tuyen_vga_v1/db/a_gray2bin_bcb.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1448012573178 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1448012573178 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_gray2bin_bcb vga_v1:VGACtrl\|t_vga_v1:VGAController\|t_vga_v1_FIFO_dual_clock:fifo_dual_clock\|dcfifo:Data_FIFO\|dcfifo_5oj1:auto_generated\|a_gray2bin_bcb:wrptr_g_gray2bin " "Elaborating entity \"a_gray2bin_bcb\" for hierarchy \"vga_v1:VGACtrl\|t_vga_v1:VGAController\|t_vga_v1_FIFO_dual_clock:fifo_dual_clock\|dcfifo:Data_FIFO\|dcfifo_5oj1:auto_generated\|a_gray2bin_bcb:wrptr_g_gray2bin\"" {  } { { "db/dcfifo_5oj1.tdf" "wrptr_g_gray2bin" { Text "D:/Prj/ICSo/Tuyen/tuyen_vga_v1/db/dcfifo_5oj1.tdf" 58 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1448012573180 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_graycounter_f86.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_graycounter_f86.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_graycounter_f86 " "Found entity 1: a_graycounter_f86" {  } { { "db/a_graycounter_f86.tdf" "" { Text "D:/Prj/ICSo/Tuyen/tuyen_vga_v1/db/a_graycounter_f86.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1448012573301 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1448012573301 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_graycounter_f86 vga_v1:VGACtrl\|t_vga_v1:VGAController\|t_vga_v1_FIFO_dual_clock:fifo_dual_clock\|dcfifo:Data_FIFO\|dcfifo_5oj1:auto_generated\|a_graycounter_f86:rdptr_g1p " "Elaborating entity \"a_graycounter_f86\" for hierarchy \"vga_v1:VGACtrl\|t_vga_v1:VGAController\|t_vga_v1_FIFO_dual_clock:fifo_dual_clock\|dcfifo:Data_FIFO\|dcfifo_5oj1:auto_generated\|a_graycounter_f86:rdptr_g1p\"" {  } { { "db/dcfifo_5oj1.tdf" "rdptr_g1p" { Text "D:/Prj/ICSo/Tuyen/tuyen_vga_v1/db/dcfifo_5oj1.tdf" 60 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1448012573304 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_graycounter_41c.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_graycounter_41c.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_graycounter_41c " "Found entity 1: a_graycounter_41c" {  } { { "db/a_graycounter_41c.tdf" "" { Text "D:/Prj/ICSo/Tuyen/tuyen_vga_v1/db/a_graycounter_41c.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1448012573391 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1448012573391 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_graycounter_41c vga_v1:VGACtrl\|t_vga_v1:VGAController\|t_vga_v1_FIFO_dual_clock:fifo_dual_clock\|dcfifo:Data_FIFO\|dcfifo_5oj1:auto_generated\|a_graycounter_41c:wrptr_g1p " "Elaborating entity \"a_graycounter_41c\" for hierarchy \"vga_v1:VGACtrl\|t_vga_v1:VGAController\|t_vga_v1_FIFO_dual_clock:fifo_dual_clock\|dcfifo:Data_FIFO\|dcfifo_5oj1:auto_generated\|a_graycounter_41c:wrptr_g1p\"" {  } { { "db/dcfifo_5oj1.tdf" "wrptr_g1p" { Text "D:/Prj/ICSo/Tuyen/tuyen_vga_v1/db/dcfifo_5oj1.tdf" 61 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1448012573393 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_graycounter_31c.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_graycounter_31c.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_graycounter_31c " "Found entity 1: a_graycounter_31c" {  } { { "db/a_graycounter_31c.tdf" "" { Text "D:/Prj/ICSo/Tuyen/tuyen_vga_v1/db/a_graycounter_31c.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1448012573481 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1448012573481 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_graycounter_31c vga_v1:VGACtrl\|t_vga_v1:VGAController\|t_vga_v1_FIFO_dual_clock:fifo_dual_clock\|dcfifo:Data_FIFO\|dcfifo_5oj1:auto_generated\|a_graycounter_31c:wrptr_gp " "Elaborating entity \"a_graycounter_31c\" for hierarchy \"vga_v1:VGACtrl\|t_vga_v1:VGAController\|t_vga_v1_FIFO_dual_clock:fifo_dual_clock\|dcfifo:Data_FIFO\|dcfifo_5oj1:auto_generated\|a_graycounter_31c:wrptr_gp\"" {  } { { "db/dcfifo_5oj1.tdf" "wrptr_gp" { Text "D:/Prj/ICSo/Tuyen/tuyen_vga_v1/db/dcfifo_5oj1.tdf" 62 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1448012573483 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_7ku.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_7ku.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_7ku " "Found entity 1: altsyncram_7ku" {  } { { "db/altsyncram_7ku.tdf" "" { Text "D:/Prj/ICSo/Tuyen/tuyen_vga_v1/db/altsyncram_7ku.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1448012573567 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1448012573567 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_7ku vga_v1:VGACtrl\|t_vga_v1:VGAController\|t_vga_v1_FIFO_dual_clock:fifo_dual_clock\|dcfifo:Data_FIFO\|dcfifo_5oj1:auto_generated\|altsyncram_7ku:fifo_ram " "Elaborating entity \"altsyncram_7ku\" for hierarchy \"vga_v1:VGACtrl\|t_vga_v1:VGAController\|t_vga_v1_FIFO_dual_clock:fifo_dual_clock\|dcfifo:Data_FIFO\|dcfifo_5oj1:auto_generated\|altsyncram_7ku:fifo_ram\"" {  } { { "db/dcfifo_5oj1.tdf" "fifo_ram" { Text "D:/Prj/ICSo/Tuyen/tuyen_vga_v1/db/dcfifo_5oj1.tdf" 63 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1448012573569 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/dffpipe_c2e.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/dffpipe_c2e.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 dffpipe_c2e " "Found entity 1: dffpipe_c2e" {  } { { "db/dffpipe_c2e.tdf" "" { Text "D:/Prj/ICSo/Tuyen/tuyen_vga_v1/db/dffpipe_c2e.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1448012573598 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1448012573598 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dffpipe_c2e vga_v1:VGACtrl\|t_vga_v1:VGAController\|t_vga_v1_FIFO_dual_clock:fifo_dual_clock\|dcfifo:Data_FIFO\|dcfifo_5oj1:auto_generated\|dffpipe_c2e:rdaclr " "Elaborating entity \"dffpipe_c2e\" for hierarchy \"vga_v1:VGACtrl\|t_vga_v1:VGAController\|t_vga_v1_FIFO_dual_clock:fifo_dual_clock\|dcfifo:Data_FIFO\|dcfifo_5oj1:auto_generated\|dffpipe_c2e:rdaclr\"" {  } { { "db/dcfifo_5oj1.tdf" "rdaclr" { Text "D:/Prj/ICSo/Tuyen/tuyen_vga_v1/db/dcfifo_5oj1.tdf" 82 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1448012573600 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_synch_pipe_7u7.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_synch_pipe_7u7.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_synch_pipe_7u7 " "Found entity 1: alt_synch_pipe_7u7" {  } { { "db/alt_synch_pipe_7u7.tdf" "" { Text "D:/Prj/ICSo/Tuyen/tuyen_vga_v1/db/alt_synch_pipe_7u7.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1448012573622 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1448012573622 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_synch_pipe_7u7 vga_v1:VGACtrl\|t_vga_v1:VGAController\|t_vga_v1_FIFO_dual_clock:fifo_dual_clock\|dcfifo:Data_FIFO\|dcfifo_5oj1:auto_generated\|alt_synch_pipe_7u7:rs_dgwp " "Elaborating entity \"alt_synch_pipe_7u7\" for hierarchy \"vga_v1:VGACtrl\|t_vga_v1:VGAController\|t_vga_v1_FIFO_dual_clock:fifo_dual_clock\|dcfifo:Data_FIFO\|dcfifo_5oj1:auto_generated\|alt_synch_pipe_7u7:rs_dgwp\"" {  } { { "db/dcfifo_5oj1.tdf" "rs_dgwp" { Text "D:/Prj/ICSo/Tuyen/tuyen_vga_v1/db/dcfifo_5oj1.tdf" 83 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1448012573625 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/dffpipe_1v8.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/dffpipe_1v8.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 dffpipe_1v8 " "Found entity 1: dffpipe_1v8" {  } { { "db/dffpipe_1v8.tdf" "" { Text "D:/Prj/ICSo/Tuyen/tuyen_vga_v1/db/dffpipe_1v8.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1448012573648 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1448012573648 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dffpipe_1v8 vga_v1:VGACtrl\|t_vga_v1:VGAController\|t_vga_v1_FIFO_dual_clock:fifo_dual_clock\|dcfifo:Data_FIFO\|dcfifo_5oj1:auto_generated\|alt_synch_pipe_7u7:rs_dgwp\|dffpipe_1v8:dffpipe16 " "Elaborating entity \"dffpipe_1v8\" for hierarchy \"vga_v1:VGACtrl\|t_vga_v1:VGAController\|t_vga_v1_FIFO_dual_clock:fifo_dual_clock\|dcfifo:Data_FIFO\|dcfifo_5oj1:auto_generated\|alt_synch_pipe_7u7:rs_dgwp\|dffpipe_1v8:dffpipe16\"" {  } { { "db/alt_synch_pipe_7u7.tdf" "dffpipe16" { Text "D:/Prj/ICSo/Tuyen/tuyen_vga_v1/db/alt_synch_pipe_7u7.tdf" 33 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1448012573650 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/dffpipe_0v8.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/dffpipe_0v8.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 dffpipe_0v8 " "Found entity 1: dffpipe_0v8" {  } { { "db/dffpipe_0v8.tdf" "" { Text "D:/Prj/ICSo/Tuyen/tuyen_vga_v1/db/dffpipe_0v8.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1448012573668 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1448012573668 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dffpipe_0v8 vga_v1:VGACtrl\|t_vga_v1:VGAController\|t_vga_v1_FIFO_dual_clock:fifo_dual_clock\|dcfifo:Data_FIFO\|dcfifo_5oj1:auto_generated\|dffpipe_0v8:ws_brp " "Elaborating entity \"dffpipe_0v8\" for hierarchy \"vga_v1:VGACtrl\|t_vga_v1:VGAController\|t_vga_v1_FIFO_dual_clock:fifo_dual_clock\|dcfifo:Data_FIFO\|dcfifo_5oj1:auto_generated\|dffpipe_0v8:ws_brp\"" {  } { { "db/dcfifo_5oj1.tdf" "ws_brp" { Text "D:/Prj/ICSo/Tuyen/tuyen_vga_v1/db/dcfifo_5oj1.tdf" 84 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1448012573670 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_synch_pipe_8u7.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_synch_pipe_8u7.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_synch_pipe_8u7 " "Found entity 1: alt_synch_pipe_8u7" {  } { { "db/alt_synch_pipe_8u7.tdf" "" { Text "D:/Prj/ICSo/Tuyen/tuyen_vga_v1/db/alt_synch_pipe_8u7.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1448012573688 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1448012573688 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_synch_pipe_8u7 vga_v1:VGACtrl\|t_vga_v1:VGAController\|t_vga_v1_FIFO_dual_clock:fifo_dual_clock\|dcfifo:Data_FIFO\|dcfifo_5oj1:auto_generated\|alt_synch_pipe_8u7:ws_dgrp " "Elaborating entity \"alt_synch_pipe_8u7\" for hierarchy \"vga_v1:VGACtrl\|t_vga_v1:VGAController\|t_vga_v1_FIFO_dual_clock:fifo_dual_clock\|dcfifo:Data_FIFO\|dcfifo_5oj1:auto_generated\|alt_synch_pipe_8u7:ws_dgrp\"" {  } { { "db/dcfifo_5oj1.tdf" "ws_dgrp" { Text "D:/Prj/ICSo/Tuyen/tuyen_vga_v1/db/dcfifo_5oj1.tdf" 86 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1448012573691 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/dffpipe_2v8.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/dffpipe_2v8.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 dffpipe_2v8 " "Found entity 1: dffpipe_2v8" {  } { { "db/dffpipe_2v8.tdf" "" { Text "D:/Prj/ICSo/Tuyen/tuyen_vga_v1/db/dffpipe_2v8.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1448012573705 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1448012573705 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dffpipe_2v8 vga_v1:VGACtrl\|t_vga_v1:VGAController\|t_vga_v1_FIFO_dual_clock:fifo_dual_clock\|dcfifo:Data_FIFO\|dcfifo_5oj1:auto_generated\|alt_synch_pipe_8u7:ws_dgrp\|dffpipe_2v8:dffpipe20 " "Elaborating entity \"dffpipe_2v8\" for hierarchy \"vga_v1:VGACtrl\|t_vga_v1:VGAController\|t_vga_v1_FIFO_dual_clock:fifo_dual_clock\|dcfifo:Data_FIFO\|dcfifo_5oj1:auto_generated\|alt_synch_pipe_8u7:ws_dgrp\|dffpipe_2v8:dffpipe20\"" {  } { { "db/alt_synch_pipe_8u7.tdf" "dffpipe20" { Text "D:/Prj/ICSo/Tuyen/tuyen_vga_v1/db/alt_synch_pipe_8u7.tdf" 33 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1448012573707 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_o16.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_o16.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_o16 " "Found entity 1: cmpr_o16" {  } { { "db/cmpr_o16.tdf" "" { Text "D:/Prj/ICSo/Tuyen/tuyen_vga_v1/db/cmpr_o16.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1448012573795 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1448012573795 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cmpr_o16 vga_v1:VGACtrl\|t_vga_v1:VGAController\|t_vga_v1_FIFO_dual_clock:fifo_dual_clock\|dcfifo:Data_FIFO\|dcfifo_5oj1:auto_generated\|cmpr_o16:rdempty_eq_comp1_lsb " "Elaborating entity \"cmpr_o16\" for hierarchy \"vga_v1:VGACtrl\|t_vga_v1:VGAController\|t_vga_v1_FIFO_dual_clock:fifo_dual_clock\|dcfifo:Data_FIFO\|dcfifo_5oj1:auto_generated\|cmpr_o16:rdempty_eq_comp1_lsb\"" {  } { { "db/dcfifo_5oj1.tdf" "rdempty_eq_comp1_lsb" { Text "D:/Prj/ICSo/Tuyen/tuyen_vga_v1/db/dcfifo_5oj1.tdf" 90 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1448012573798 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mux_1u7.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mux_1u7.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mux_1u7 " "Found entity 1: mux_1u7" {  } { { "db/mux_1u7.tdf" "" { Text "D:/Prj/ICSo/Tuyen/tuyen_vga_v1/db/mux_1u7.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1448012573911 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1448012573911 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_1u7 vga_v1:VGACtrl\|t_vga_v1:VGAController\|t_vga_v1_FIFO_dual_clock:fifo_dual_clock\|dcfifo:Data_FIFO\|dcfifo_5oj1:auto_generated\|mux_1u7:rdemp_eq_comp_lsb_mux " "Elaborating entity \"mux_1u7\" for hierarchy \"vga_v1:VGACtrl\|t_vga_v1:VGAController\|t_vga_v1_FIFO_dual_clock:fifo_dual_clock\|dcfifo:Data_FIFO\|dcfifo_5oj1:auto_generated\|mux_1u7:rdemp_eq_comp_lsb_mux\"" {  } { { "db/dcfifo_5oj1.tdf" "rdemp_eq_comp_lsb_mux" { Text "D:/Prj/ICSo/Tuyen/tuyen_vga_v1/db/dcfifo_5oj1.tdf" 98 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1448012573913 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "t_vga_v1_video_rgb_resampler vga_v1:VGACtrl\|t_vga_v1:VGAController\|t_vga_v1_video_rgb_resampler:video_rgb_resampler " "Elaborating entity \"t_vga_v1_video_rgb_resampler\" for hierarchy \"vga_v1:VGACtrl\|t_vga_v1:VGAController\|t_vga_v1_video_rgb_resampler:video_rgb_resampler\"" {  } { { "t_vga_v1/synthesis/t_vga_v1.v" "video_rgb_resampler" { Text "D:/Prj/ICSo/Tuyen/tuyen_vga_v1/t_vga_v1/synthesis/t_vga_v1.v" 1508 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1448012573935 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "a t_vga_v1_video_rgb_resampler.v(125) " "Verilog HDL or VHDL warning at t_vga_v1_video_rgb_resampler.v(125): object \"a\" assigned a value but never read" {  } { { "t_vga_v1/synthesis/submodules/t_vga_v1_video_rgb_resampler.v" "" { Text "D:/Prj/ICSo/Tuyen/tuyen_vga_v1/t_vga_v1/synthesis/submodules/t_vga_v1_video_rgb_resampler.v" 125 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1448012573962 "|top_module|vga_v1:VGACtrl|t_vga_v1:VGAController|t_vga_v1_video_rgb_resampler:video_rgb_resampler"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "t_vga_v1_sram_512 vga_v1:VGACtrl\|t_vga_v1:VGAController\|t_vga_v1_sram_512:sram_512 " "Elaborating entity \"t_vga_v1_sram_512\" for hierarchy \"vga_v1:VGACtrl\|t_vga_v1:VGAController\|t_vga_v1_sram_512:sram_512\"" {  } { { "t_vga_v1/synthesis/t_vga_v1.v" "sram_512" { Text "D:/Prj/ICSo/Tuyen/tuyen_vga_v1/t_vga_v1/synthesis/t_vga_v1.v" 1527 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1448012573966 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "t_vga_v1_sdram_controller vga_v1:VGACtrl\|t_vga_v1:VGAController\|t_vga_v1_sdram_controller:sdram_controller " "Elaborating entity \"t_vga_v1_sdram_controller\" for hierarchy \"vga_v1:VGACtrl\|t_vga_v1:VGAController\|t_vga_v1_sdram_controller:sdram_controller\"" {  } { { "t_vga_v1/synthesis/t_vga_v1.v" "sdram_controller" { Text "D:/Prj/ICSo/Tuyen/tuyen_vga_v1/t_vga_v1/synthesis/t_vga_v1.v" 1550 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1448012573978 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "t_vga_v1_sdram_controller_input_efifo_module vga_v1:VGACtrl\|t_vga_v1:VGAController\|t_vga_v1_sdram_controller:sdram_controller\|t_vga_v1_sdram_controller_input_efifo_module:the_t_vga_v1_sdram_controller_input_efifo_module " "Elaborating entity \"t_vga_v1_sdram_controller_input_efifo_module\" for hierarchy \"vga_v1:VGACtrl\|t_vga_v1:VGAController\|t_vga_v1_sdram_controller:sdram_controller\|t_vga_v1_sdram_controller_input_efifo_module:the_t_vga_v1_sdram_controller_input_efifo_module\"" {  } { { "t_vga_v1/synthesis/submodules/t_vga_v1_sdram_controller.v" "the_t_vga_v1_sdram_controller_input_efifo_module" { Text "D:/Prj/ICSo/Tuyen/tuyen_vga_v1/t_vga_v1/synthesis/submodules/t_vga_v1_sdram_controller.v" 296 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1448012573996 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "t_vga_v1_ram_onchip_memory vga_v1:VGACtrl\|t_vga_v1:VGAController\|t_vga_v1_ram_onchip_memory:ram_onchip_memory " "Elaborating entity \"t_vga_v1_ram_onchip_memory\" for hierarchy \"vga_v1:VGACtrl\|t_vga_v1:VGAController\|t_vga_v1_ram_onchip_memory:ram_onchip_memory\"" {  } { { "t_vga_v1/synthesis/t_vga_v1.v" "ram_onchip_memory" { Text "D:/Prj/ICSo/Tuyen/tuyen_vga_v1/t_vga_v1/synthesis/t_vga_v1.v" 1563 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1448012574004 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram vga_v1:VGACtrl\|t_vga_v1:VGAController\|t_vga_v1_ram_onchip_memory:ram_onchip_memory\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"vga_v1:VGACtrl\|t_vga_v1:VGAController\|t_vga_v1_ram_onchip_memory:ram_onchip_memory\|altsyncram:the_altsyncram\"" {  } { { "t_vga_v1/synthesis/submodules/t_vga_v1_ram_onchip_memory.v" "the_altsyncram" { Text "D:/Prj/ICSo/Tuyen/tuyen_vga_v1/t_vga_v1/synthesis/submodules/t_vga_v1_ram_onchip_memory.v" 66 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1448012574013 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "vga_v1:VGACtrl\|t_vga_v1:VGAController\|t_vga_v1_ram_onchip_memory:ram_onchip_memory\|altsyncram:the_altsyncram " "Elaborated megafunction instantiation \"vga_v1:VGACtrl\|t_vga_v1:VGAController\|t_vga_v1_ram_onchip_memory:ram_onchip_memory\|altsyncram:the_altsyncram\"" {  } { { "t_vga_v1/synthesis/submodules/t_vga_v1_ram_onchip_memory.v" "" { Text "D:/Prj/ICSo/Tuyen/tuyen_vga_v1/t_vga_v1/synthesis/submodules/t_vga_v1_ram_onchip_memory.v" 66 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1448012574018 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "vga_v1:VGACtrl\|t_vga_v1:VGAController\|t_vga_v1_ram_onchip_memory:ram_onchip_memory\|altsyncram:the_altsyncram " "Instantiated megafunction \"vga_v1:VGACtrl\|t_vga_v1:VGAController\|t_vga_v1_ram_onchip_memory:ram_onchip_memory\|altsyncram:the_altsyncram\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "byte_size 8 " "Parameter \"byte_size\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1448012574018 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file t_vga_v1_ram_onchip_memory.hex " "Parameter \"init_file\" = \"t_vga_v1_ram_onchip_memory.hex\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1448012574018 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1448012574018 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "maximum_depth 1024 " "Parameter \"maximum_depth\" = \"1024\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1448012574018 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 1024 " "Parameter \"numwords_a\" = \"1024\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1448012574018 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode SINGLE_PORT " "Parameter \"operation_mode\" = \"SINGLE_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1448012574018 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1448012574018 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type AUTO " "Parameter \"ram_block_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1448012574018 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports DONT_CARE " "Parameter \"read_during_write_mode_mixed_ports\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1448012574018 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Parameter \"width_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1448012574018 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 4 " "Parameter \"width_byteena_a\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1448012574018 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 10 " "Parameter \"widthad_a\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1448012574018 ""}  } { { "t_vga_v1/synthesis/submodules/t_vga_v1_ram_onchip_memory.v" "" { Text "D:/Prj/ICSo/Tuyen/tuyen_vga_v1/t_vga_v1/synthesis/submodules/t_vga_v1_ram_onchip_memory.v" 66 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1448012574018 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_36d1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_36d1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_36d1 " "Found entity 1: altsyncram_36d1" {  } { { "db/altsyncram_36d1.tdf" "" { Text "D:/Prj/ICSo/Tuyen/tuyen_vga_v1/db/altsyncram_36d1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1448012574096 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1448012574096 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_36d1 vga_v1:VGACtrl\|t_vga_v1:VGAController\|t_vga_v1_ram_onchip_memory:ram_onchip_memory\|altsyncram:the_altsyncram\|altsyncram_36d1:auto_generated " "Elaborating entity \"altsyncram_36d1\" for hierarchy \"vga_v1:VGACtrl\|t_vga_v1:VGAController\|t_vga_v1_ram_onchip_memory:ram_onchip_memory\|altsyncram:the_altsyncram\|altsyncram_36d1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1448012574099 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Altera_UP_Flash_Memory_IP_Core_Avalon_Interface vga_v1:VGACtrl\|t_vga_v1:VGAController\|Altera_UP_Flash_Memory_IP_Core_Avalon_Interface:flash_memory " "Elaborating entity \"Altera_UP_Flash_Memory_IP_Core_Avalon_Interface\" for hierarchy \"vga_v1:VGACtrl\|t_vga_v1:VGAController\|Altera_UP_Flash_Memory_IP_Core_Avalon_Interface:flash_memory\"" {  } { { "t_vga_v1/synthesis/t_vga_v1.v" "flash_memory" { Text "D:/Prj/ICSo/Tuyen/tuyen_vga_v1/t_vga_v1/synthesis/t_vga_v1.v" 1591 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1448012574160 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Altera_UP_Flash_Memory_UP_Core_Standalone vga_v1:VGACtrl\|t_vga_v1:VGAController\|Altera_UP_Flash_Memory_IP_Core_Avalon_Interface:flash_memory\|Altera_UP_Flash_Memory_UP_Core_Standalone:flash_mem_interface " "Elaborating entity \"Altera_UP_Flash_Memory_UP_Core_Standalone\" for hierarchy \"vga_v1:VGACtrl\|t_vga_v1:VGAController\|Altera_UP_Flash_Memory_IP_Core_Avalon_Interface:flash_memory\|Altera_UP_Flash_Memory_UP_Core_Standalone:flash_mem_interface\"" {  } { { "t_vga_v1/synthesis/submodules/Altera_UP_Flash_Memory_IP_Core_Avalon_Interface.vhd" "flash_mem_interface" { Text "D:/Prj/ICSo/Tuyen/tuyen_vga_v1/t_vga_v1/synthesis/submodules/Altera_UP_Flash_Memory_IP_Core_Avalon_Interface.vhd" 265 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1448012574195 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Altera_UP_Flash_Memory_User_Interface vga_v1:VGACtrl\|t_vga_v1:VGAController\|Altera_UP_Flash_Memory_IP_Core_Avalon_Interface:flash_memory\|Altera_UP_Flash_Memory_UP_Core_Standalone:flash_mem_interface\|Altera_UP_Flash_Memory_User_Interface:ui " "Elaborating entity \"Altera_UP_Flash_Memory_User_Interface\" for hierarchy \"vga_v1:VGACtrl\|t_vga_v1:VGAController\|Altera_UP_Flash_Memory_IP_Core_Avalon_Interface:flash_memory\|Altera_UP_Flash_Memory_UP_Core_Standalone:flash_mem_interface\|Altera_UP_Flash_Memory_User_Interface:ui\"" {  } { { "t_vga_v1/synthesis/submodules/Altera_UP_Flash_Memory_IP_Core_Standalone.vhd" "ui" { Text "D:/Prj/ICSo/Tuyen/tuyen_vga_v1/t_vga_v1/synthesis/submodules/Altera_UP_Flash_Memory_IP_Core_Standalone.vhd" 129 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1448012574217 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Altera_UP_Flash_Memory_Controller vga_v1:VGACtrl\|t_vga_v1:VGAController\|Altera_UP_Flash_Memory_IP_Core_Avalon_Interface:flash_memory\|Altera_UP_Flash_Memory_UP_Core_Standalone:flash_mem_interface\|Altera_UP_Flash_Memory_Controller:fm " "Elaborating entity \"Altera_UP_Flash_Memory_Controller\" for hierarchy \"vga_v1:VGACtrl\|t_vga_v1:VGAController\|Altera_UP_Flash_Memory_IP_Core_Avalon_Interface:flash_memory\|Altera_UP_Flash_Memory_UP_Core_Standalone:flash_mem_interface\|Altera_UP_Flash_Memory_Controller:fm\"" {  } { { "t_vga_v1/synthesis/submodules/Altera_UP_Flash_Memory_IP_Core_Standalone.vhd" "fm" { Text "D:/Prj/ICSo/Tuyen/tuyen_vga_v1/t_vga_v1/synthesis/submodules/Altera_UP_Flash_Memory_IP_Core_Standalone.vhd" 155 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1448012574227 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "t_vga_v1_SW vga_v1:VGACtrl\|t_vga_v1:VGAController\|t_vga_v1_SW:sw " "Elaborating entity \"t_vga_v1_SW\" for hierarchy \"vga_v1:VGACtrl\|t_vga_v1:VGAController\|t_vga_v1_SW:sw\"" {  } { { "t_vga_v1/synthesis/t_vga_v1.v" "sw" { Text "D:/Prj/ICSo/Tuyen/tuyen_vga_v1/t_vga_v1/synthesis/t_vga_v1.v" 1599 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1448012574237 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "t_vga_v1_LEDS vga_v1:VGACtrl\|t_vga_v1:VGAController\|t_vga_v1_LEDS:leds " "Elaborating entity \"t_vga_v1_LEDS\" for hierarchy \"vga_v1:VGACtrl\|t_vga_v1:VGAController\|t_vga_v1_LEDS:leds\"" {  } { { "t_vga_v1/synthesis/t_vga_v1.v" "leds" { Text "D:/Prj/ICSo/Tuyen/tuyen_vga_v1/t_vga_v1/synthesis/t_vga_v1.v" 1610 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1448012574241 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "t_vga_v1_image1 vga_v1:VGACtrl\|t_vga_v1:VGAController\|t_vga_v1_image1:image1 " "Elaborating entity \"t_vga_v1_image1\" for hierarchy \"vga_v1:VGACtrl\|t_vga_v1:VGAController\|t_vga_v1_image1:image1\"" {  } { { "t_vga_v1/synthesis/t_vga_v1.v" "image1" { Text "D:/Prj/ICSo/Tuyen/tuyen_vga_v1/t_vga_v1/synthesis/t_vga_v1.v" 1621 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1448012574245 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "t_vga_v1_reset vga_v1:VGACtrl\|t_vga_v1:VGAController\|t_vga_v1_reset:reset " "Elaborating entity \"t_vga_v1_reset\" for hierarchy \"vga_v1:VGACtrl\|t_vga_v1:VGAController\|t_vga_v1_reset:reset\"" {  } { { "t_vga_v1/synthesis/t_vga_v1.v" "reset" { Text "D:/Prj/ICSo/Tuyen/tuyen_vga_v1/t_vga_v1/synthesis/t_vga_v1.v" 1643 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1448012574255 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "t_vga_v1_clk2nios vga_v1:VGACtrl\|t_vga_v1:VGAController\|t_vga_v1_clk2nios:clk2nios " "Elaborating entity \"t_vga_v1_clk2nios\" for hierarchy \"vga_v1:VGACtrl\|t_vga_v1:VGAController\|t_vga_v1_clk2nios:clk2nios\"" {  } { { "t_vga_v1/synthesis/t_vga_v1.v" "clk2nios" { Text "D:/Prj/ICSo/Tuyen/tuyen_vga_v1/t_vga_v1/synthesis/t_vga_v1.v" 1662 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1448012574268 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "t_vga_v1_data2nios vga_v1:VGACtrl\|t_vga_v1:VGAController\|t_vga_v1_data2nios:data2nios " "Elaborating entity \"t_vga_v1_data2nios\" for hierarchy \"vga_v1:VGACtrl\|t_vga_v1:VGAController\|t_vga_v1_data2nios:data2nios\"" {  } { { "t_vga_v1/synthesis/t_vga_v1.v" "data2nios" { Text "D:/Prj/ICSo/Tuyen/tuyen_vga_v1/t_vga_v1/synthesis/t_vga_v1.v" 1670 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1448012574271 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_translator vga_v1:VGACtrl\|t_vga_v1:VGAController\|altera_merlin_master_translator:cpu_v1_instruction_master_translator " "Elaborating entity \"altera_merlin_master_translator\" for hierarchy \"vga_v1:VGACtrl\|t_vga_v1:VGAController\|altera_merlin_master_translator:cpu_v1_instruction_master_translator\"" {  } { { "t_vga_v1/synthesis/t_vga_v1.v" "cpu_v1_instruction_master_translator" { Text "D:/Prj/ICSo/Tuyen/tuyen_vga_v1/t_vga_v1/synthesis/t_vga_v1.v" 1732 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1448012574276 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_translator vga_v1:VGACtrl\|t_vga_v1:VGAController\|altera_merlin_master_translator:cpu_v1_data_master_translator " "Elaborating entity \"altera_merlin_master_translator\" for hierarchy \"vga_v1:VGACtrl\|t_vga_v1:VGAController\|altera_merlin_master_translator:cpu_v1_data_master_translator\"" {  } { { "t_vga_v1/synthesis/t_vga_v1.v" "cpu_v1_data_master_translator" { Text "D:/Prj/ICSo/Tuyen/tuyen_vga_v1/t_vga_v1/synthesis/t_vga_v1.v" 1794 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1448012574280 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_translator vga_v1:VGACtrl\|t_vga_v1:VGAController\|altera_merlin_master_translator:pixel_buffer_avalon_pixel_dma_master_translator " "Elaborating entity \"altera_merlin_master_translator\" for hierarchy \"vga_v1:VGACtrl\|t_vga_v1:VGAController\|altera_merlin_master_translator:pixel_buffer_avalon_pixel_dma_master_translator\"" {  } { { "t_vga_v1/synthesis/t_vga_v1.v" "pixel_buffer_avalon_pixel_dma_master_translator" { Text "D:/Prj/ICSo/Tuyen/tuyen_vga_v1/t_vga_v1/synthesis/t_vga_v1.v" 1856 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1448012574287 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator vga_v1:VGACtrl\|t_vga_v1:VGAController\|altera_merlin_slave_translator:cpu_v1_jtag_debug_module_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"vga_v1:VGACtrl\|t_vga_v1:VGAController\|altera_merlin_slave_translator:cpu_v1_jtag_debug_module_translator\"" {  } { { "t_vga_v1/synthesis/t_vga_v1.v" "cpu_v1_jtag_debug_module_translator" { Text "D:/Prj/ICSo/Tuyen/tuyen_vga_v1/t_vga_v1/synthesis/t_vga_v1.v" 1922 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1448012574305 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator vga_v1:VGACtrl\|t_vga_v1:VGAController\|altera_merlin_slave_translator:jtag_uart_0_avalon_jtag_slave_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"vga_v1:VGACtrl\|t_vga_v1:VGAController\|altera_merlin_slave_translator:jtag_uart_0_avalon_jtag_slave_translator\"" {  } { { "t_vga_v1/synthesis/t_vga_v1.v" "jtag_uart_0_avalon_jtag_slave_translator" { Text "D:/Prj/ICSo/Tuyen/tuyen_vga_v1/t_vga_v1/synthesis/t_vga_v1.v" 1988 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1448012574312 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator vga_v1:VGACtrl\|t_vga_v1:VGAController\|altera_merlin_slave_translator:pixel_buffer_avalon_control_slave_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"vga_v1:VGACtrl\|t_vga_v1:VGAController\|altera_merlin_slave_translator:pixel_buffer_avalon_control_slave_translator\"" {  } { { "t_vga_v1/synthesis/t_vga_v1.v" "pixel_buffer_avalon_control_slave_translator" { Text "D:/Prj/ICSo/Tuyen/tuyen_vga_v1/t_vga_v1/synthesis/t_vga_v1.v" 2054 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1448012574325 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator vga_v1:VGACtrl\|t_vga_v1:VGAController\|altera_merlin_slave_translator:sram_512_avalon_sram_slave_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"vga_v1:VGACtrl\|t_vga_v1:VGAController\|altera_merlin_slave_translator:sram_512_avalon_sram_slave_translator\"" {  } { { "t_vga_v1/synthesis/t_vga_v1.v" "sram_512_avalon_sram_slave_translator" { Text "D:/Prj/ICSo/Tuyen/tuyen_vga_v1/t_vga_v1/synthesis/t_vga_v1.v" 2120 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1448012574340 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator vga_v1:VGACtrl\|t_vga_v1:VGAController\|altera_merlin_slave_translator:sdram_controller_s1_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"vga_v1:VGACtrl\|t_vga_v1:VGAController\|altera_merlin_slave_translator:sdram_controller_s1_translator\"" {  } { { "t_vga_v1/synthesis/t_vga_v1.v" "sdram_controller_s1_translator" { Text "D:/Prj/ICSo/Tuyen/tuyen_vga_v1/t_vga_v1/synthesis/t_vga_v1.v" 2186 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1448012574353 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator vga_v1:VGACtrl\|t_vga_v1:VGAController\|altera_merlin_slave_translator:ram_onchip_memory_s1_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"vga_v1:VGACtrl\|t_vga_v1:VGAController\|altera_merlin_slave_translator:ram_onchip_memory_s1_translator\"" {  } { { "t_vga_v1/synthesis/t_vga_v1.v" "ram_onchip_memory_s1_translator" { Text "D:/Prj/ICSo/Tuyen/tuyen_vga_v1/t_vga_v1/synthesis/t_vga_v1.v" 2252 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1448012574358 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator vga_v1:VGACtrl\|t_vga_v1:VGAController\|altera_merlin_slave_translator:flash_memory_flash_data_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"vga_v1:VGACtrl\|t_vga_v1:VGAController\|altera_merlin_slave_translator:flash_memory_flash_data_translator\"" {  } { { "t_vga_v1/synthesis/t_vga_v1.v" "flash_memory_flash_data_translator" { Text "D:/Prj/ICSo/Tuyen/tuyen_vga_v1/t_vga_v1/synthesis/t_vga_v1.v" 2318 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1448012574373 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator vga_v1:VGACtrl\|t_vga_v1:VGAController\|altera_merlin_slave_translator:flash_memory_flash_erase_control_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"vga_v1:VGACtrl\|t_vga_v1:VGAController\|altera_merlin_slave_translator:flash_memory_flash_erase_control_translator\"" {  } { { "t_vga_v1/synthesis/t_vga_v1.v" "flash_memory_flash_erase_control_translator" { Text "D:/Prj/ICSo/Tuyen/tuyen_vga_v1/t_vga_v1/synthesis/t_vga_v1.v" 2384 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1448012574387 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator vga_v1:VGACtrl\|t_vga_v1:VGAController\|altera_merlin_slave_translator:sw_s1_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"vga_v1:VGACtrl\|t_vga_v1:VGAController\|altera_merlin_slave_translator:sw_s1_translator\"" {  } { { "t_vga_v1/synthesis/t_vga_v1.v" "sw_s1_translator" { Text "D:/Prj/ICSo/Tuyen/tuyen_vga_v1/t_vga_v1/synthesis/t_vga_v1.v" 2450 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1448012574398 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_agent vga_v1:VGACtrl\|t_vga_v1:VGAController\|altera_merlin_master_agent:cpu_v1_instruction_master_translator_avalon_universal_master_0_agent " "Elaborating entity \"altera_merlin_master_agent\" for hierarchy \"vga_v1:VGACtrl\|t_vga_v1:VGAController\|altera_merlin_master_agent:cpu_v1_instruction_master_translator_avalon_universal_master_0_agent\"" {  } { { "t_vga_v1/synthesis/t_vga_v1.v" "cpu_v1_instruction_master_translator_avalon_universal_master_0_agent" { Text "D:/Prj/ICSo/Tuyen/tuyen_vga_v1/t_vga_v1/synthesis/t_vga_v1.v" 2992 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1448012574423 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_agent vga_v1:VGACtrl\|t_vga_v1:VGAController\|altera_merlin_master_agent:cpu_v1_data_master_translator_avalon_universal_master_0_agent " "Elaborating entity \"altera_merlin_master_agent\" for hierarchy \"vga_v1:VGACtrl\|t_vga_v1:VGAController\|altera_merlin_master_agent:cpu_v1_data_master_translator_avalon_universal_master_0_agent\"" {  } { { "t_vga_v1/synthesis/t_vga_v1.v" "cpu_v1_data_master_translator_avalon_universal_master_0_agent" { Text "D:/Prj/ICSo/Tuyen/tuyen_vga_v1/t_vga_v1/synthesis/t_vga_v1.v" 3072 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1448012574434 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_agent vga_v1:VGACtrl\|t_vga_v1:VGAController\|altera_merlin_master_agent:pixel_buffer_avalon_pixel_dma_master_translator_avalon_universal_master_0_agent " "Elaborating entity \"altera_merlin_master_agent\" for hierarchy \"vga_v1:VGACtrl\|t_vga_v1:VGAController\|altera_merlin_master_agent:pixel_buffer_avalon_pixel_dma_master_translator_avalon_universal_master_0_agent\"" {  } { { "t_vga_v1/synthesis/t_vga_v1.v" "pixel_buffer_avalon_pixel_dma_master_translator_avalon_universal_master_0_agent" { Text "D:/Prj/ICSo/Tuyen/tuyen_vga_v1/t_vga_v1/synthesis/t_vga_v1.v" 3152 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1448012574446 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_agent vga_v1:VGACtrl\|t_vga_v1:VGAController\|altera_merlin_slave_agent:cpu_v1_jtag_debug_module_translator_avalon_universal_slave_0_agent " "Elaborating entity \"altera_merlin_slave_agent\" for hierarchy \"vga_v1:VGACtrl\|t_vga_v1:VGAController\|altera_merlin_slave_agent:cpu_v1_jtag_debug_module_translator_avalon_universal_slave_0_agent\"" {  } { { "t_vga_v1/synthesis/t_vga_v1.v" "cpu_v1_jtag_debug_module_translator_avalon_universal_slave_0_agent" { Text "D:/Prj/ICSo/Tuyen/tuyen_vga_v1/t_vga_v1/synthesis/t_vga_v1.v" 3233 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1448012574451 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_uncompressor vga_v1:VGACtrl\|t_vga_v1:VGAController\|altera_merlin_slave_agent:cpu_v1_jtag_debug_module_translator_avalon_universal_slave_0_agent\|altera_merlin_burst_uncompressor:uncompressor " "Elaborating entity \"altera_merlin_burst_uncompressor\" for hierarchy \"vga_v1:VGACtrl\|t_vga_v1:VGAController\|altera_merlin_slave_agent:cpu_v1_jtag_debug_module_translator_avalon_universal_slave_0_agent\|altera_merlin_burst_uncompressor:uncompressor\"" {  } { { "t_vga_v1/synthesis/submodules/altera_merlin_slave_agent.sv" "uncompressor" { Text "D:/Prj/ICSo/Tuyen/tuyen_vga_v1/t_vga_v1/synthesis/submodules/altera_merlin_slave_agent.sv" 574 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1448012574467 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_sc_fifo vga_v1:VGACtrl\|t_vga_v1:VGAController\|altera_avalon_sc_fifo:cpu_v1_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo " "Elaborating entity \"altera_avalon_sc_fifo\" for hierarchy \"vga_v1:VGACtrl\|t_vga_v1:VGAController\|altera_avalon_sc_fifo:cpu_v1_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo\"" {  } { { "t_vga_v1/synthesis/t_vga_v1.v" "cpu_v1_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo" { Text "D:/Prj/ICSo/Tuyen/tuyen_vga_v1/t_vga_v1/synthesis/t_vga_v1.v" 3274 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1448012574493 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_agent vga_v1:VGACtrl\|t_vga_v1:VGAController\|altera_merlin_slave_agent:sram_512_avalon_sram_slave_translator_avalon_universal_slave_0_agent " "Elaborating entity \"altera_merlin_slave_agent\" for hierarchy \"vga_v1:VGACtrl\|t_vga_v1:VGAController\|altera_merlin_slave_agent:sram_512_avalon_sram_slave_translator_avalon_universal_slave_0_agent\"" {  } { { "t_vga_v1/synthesis/t_vga_v1.v" "sram_512_avalon_sram_slave_translator_avalon_universal_slave_0_agent" { Text "D:/Prj/ICSo/Tuyen/tuyen_vga_v1/t_vga_v1/synthesis/t_vga_v1.v" 3599 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1448012574526 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_uncompressor vga_v1:VGACtrl\|t_vga_v1:VGAController\|altera_merlin_slave_agent:sram_512_avalon_sram_slave_translator_avalon_universal_slave_0_agent\|altera_merlin_burst_uncompressor:uncompressor " "Elaborating entity \"altera_merlin_burst_uncompressor\" for hierarchy \"vga_v1:VGACtrl\|t_vga_v1:VGAController\|altera_merlin_slave_agent:sram_512_avalon_sram_slave_translator_avalon_universal_slave_0_agent\|altera_merlin_burst_uncompressor:uncompressor\"" {  } { { "t_vga_v1/synthesis/submodules/altera_merlin_slave_agent.sv" "uncompressor" { Text "D:/Prj/ICSo/Tuyen/tuyen_vga_v1/t_vga_v1/synthesis/submodules/altera_merlin_slave_agent.sv" 574 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1448012574535 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_sc_fifo vga_v1:VGACtrl\|t_vga_v1:VGAController\|altera_avalon_sc_fifo:sram_512_avalon_sram_slave_translator_avalon_universal_slave_0_agent_rsp_fifo " "Elaborating entity \"altera_avalon_sc_fifo\" for hierarchy \"vga_v1:VGACtrl\|t_vga_v1:VGAController\|altera_avalon_sc_fifo:sram_512_avalon_sram_slave_translator_avalon_universal_slave_0_agent_rsp_fifo\"" {  } { { "t_vga_v1/synthesis/t_vga_v1.v" "sram_512_avalon_sram_slave_translator_avalon_universal_slave_0_agent_rsp_fifo" { Text "D:/Prj/ICSo/Tuyen/tuyen_vga_v1/t_vga_v1/synthesis/t_vga_v1.v" 3640 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1448012574544 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_sc_fifo vga_v1:VGACtrl\|t_vga_v1:VGAController\|altera_avalon_sc_fifo:sram_512_avalon_sram_slave_translator_avalon_universal_slave_0_agent_rdata_fifo " "Elaborating entity \"altera_avalon_sc_fifo\" for hierarchy \"vga_v1:VGACtrl\|t_vga_v1:VGAController\|altera_avalon_sc_fifo:sram_512_avalon_sram_slave_translator_avalon_universal_slave_0_agent_rdata_fifo\"" {  } { { "t_vga_v1/synthesis/t_vga_v1.v" "sram_512_avalon_sram_slave_translator_avalon_universal_slave_0_agent_rdata_fifo" { Text "D:/Prj/ICSo/Tuyen/tuyen_vga_v1/t_vga_v1/synthesis/t_vga_v1.v" 3681 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1448012574551 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_sc_fifo vga_v1:VGACtrl\|t_vga_v1:VGAController\|altera_avalon_sc_fifo:sdram_controller_s1_translator_avalon_universal_slave_0_agent_rsp_fifo " "Elaborating entity \"altera_avalon_sc_fifo\" for hierarchy \"vga_v1:VGACtrl\|t_vga_v1:VGAController\|altera_avalon_sc_fifo:sdram_controller_s1_translator_avalon_universal_slave_0_agent_rsp_fifo\"" {  } { { "t_vga_v1/synthesis/t_vga_v1.v" "sdram_controller_s1_translator_avalon_universal_slave_0_agent_rsp_fifo" { Text "D:/Prj/ICSo/Tuyen/tuyen_vga_v1/t_vga_v1/synthesis/t_vga_v1.v" 3803 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1448012574575 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_sc_fifo vga_v1:VGACtrl\|t_vga_v1:VGAController\|altera_avalon_sc_fifo:sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo " "Elaborating entity \"altera_avalon_sc_fifo\" for hierarchy \"vga_v1:VGACtrl\|t_vga_v1:VGAController\|altera_avalon_sc_fifo:sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo\"" {  } { { "t_vga_v1/synthesis/t_vga_v1.v" "sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo" { Text "D:/Prj/ICSo/Tuyen/tuyen_vga_v1/t_vga_v1/synthesis/t_vga_v1.v" 3844 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1448012574585 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "t_vga_v1_addr_router vga_v1:VGACtrl\|t_vga_v1:VGAController\|t_vga_v1_addr_router:addr_router " "Elaborating entity \"t_vga_v1_addr_router\" for hierarchy \"vga_v1:VGACtrl\|t_vga_v1:VGAController\|t_vga_v1_addr_router:addr_router\"" {  } { { "t_vga_v1/synthesis/t_vga_v1.v" "addr_router" { Text "D:/Prj/ICSo/Tuyen/tuyen_vga_v1/t_vga_v1/synthesis/t_vga_v1.v" 5202 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1448012574709 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "t_vga_v1_addr_router_default_decode vga_v1:VGACtrl\|t_vga_v1:VGAController\|t_vga_v1_addr_router:addr_router\|t_vga_v1_addr_router_default_decode:the_default_decode " "Elaborating entity \"t_vga_v1_addr_router_default_decode\" for hierarchy \"vga_v1:VGACtrl\|t_vga_v1:VGAController\|t_vga_v1_addr_router:addr_router\|t_vga_v1_addr_router_default_decode:the_default_decode\"" {  } { { "t_vga_v1/synthesis/submodules/t_vga_v1_addr_router.sv" "the_default_decode" { Text "D:/Prj/ICSo/Tuyen/tuyen_vga_v1/t_vga_v1/synthesis/submodules/t_vga_v1_addr_router.sv" 191 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1448012574731 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "t_vga_v1_addr_router_002 vga_v1:VGACtrl\|t_vga_v1:VGAController\|t_vga_v1_addr_router_002:addr_router_002 " "Elaborating entity \"t_vga_v1_addr_router_002\" for hierarchy \"vga_v1:VGACtrl\|t_vga_v1:VGAController\|t_vga_v1_addr_router_002:addr_router_002\"" {  } { { "t_vga_v1/synthesis/t_vga_v1.v" "addr_router_002" { Text "D:/Prj/ICSo/Tuyen/tuyen_vga_v1/t_vga_v1/synthesis/t_vga_v1.v" 5234 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1448012574752 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "t_vga_v1_addr_router_002_default_decode vga_v1:VGACtrl\|t_vga_v1:VGAController\|t_vga_v1_addr_router_002:addr_router_002\|t_vga_v1_addr_router_002_default_decode:the_default_decode " "Elaborating entity \"t_vga_v1_addr_router_002_default_decode\" for hierarchy \"vga_v1:VGACtrl\|t_vga_v1:VGAController\|t_vga_v1_addr_router_002:addr_router_002\|t_vga_v1_addr_router_002_default_decode:the_default_decode\"" {  } { { "t_vga_v1/synthesis/submodules/t_vga_v1_addr_router_002.sv" "the_default_decode" { Text "D:/Prj/ICSo/Tuyen/tuyen_vga_v1/t_vga_v1/synthesis/submodules/t_vga_v1_addr_router_002.sv" 175 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1448012574763 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "t_vga_v1_id_router vga_v1:VGACtrl\|t_vga_v1:VGAController\|t_vga_v1_id_router:id_router " "Elaborating entity \"t_vga_v1_id_router\" for hierarchy \"vga_v1:VGACtrl\|t_vga_v1:VGAController\|t_vga_v1_id_router:id_router\"" {  } { { "t_vga_v1/synthesis/t_vga_v1.v" "id_router" { Text "D:/Prj/ICSo/Tuyen/tuyen_vga_v1/t_vga_v1/synthesis/t_vga_v1.v" 5250 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1448012574773 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "t_vga_v1_id_router_default_decode vga_v1:VGACtrl\|t_vga_v1:VGAController\|t_vga_v1_id_router:id_router\|t_vga_v1_id_router_default_decode:the_default_decode " "Elaborating entity \"t_vga_v1_id_router_default_decode\" for hierarchy \"vga_v1:VGACtrl\|t_vga_v1:VGAController\|t_vga_v1_id_router:id_router\|t_vga_v1_id_router_default_decode:the_default_decode\"" {  } { { "t_vga_v1/synthesis/submodules/t_vga_v1_id_router.sv" "the_default_decode" { Text "D:/Prj/ICSo/Tuyen/tuyen_vga_v1/t_vga_v1/synthesis/submodules/t_vga_v1_id_router.sv" 175 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1448012574793 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "t_vga_v1_id_router_003 vga_v1:VGACtrl\|t_vga_v1:VGAController\|t_vga_v1_id_router_003:id_router_003 " "Elaborating entity \"t_vga_v1_id_router_003\" for hierarchy \"vga_v1:VGACtrl\|t_vga_v1:VGAController\|t_vga_v1_id_router_003:id_router_003\"" {  } { { "t_vga_v1/synthesis/t_vga_v1.v" "id_router_003" { Text "D:/Prj/ICSo/Tuyen/tuyen_vga_v1/t_vga_v1/synthesis/t_vga_v1.v" 5298 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1448012574822 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "t_vga_v1_id_router_003_default_decode vga_v1:VGACtrl\|t_vga_v1:VGAController\|t_vga_v1_id_router_003:id_router_003\|t_vga_v1_id_router_003_default_decode:the_default_decode " "Elaborating entity \"t_vga_v1_id_router_003_default_decode\" for hierarchy \"vga_v1:VGACtrl\|t_vga_v1:VGAController\|t_vga_v1_id_router_003:id_router_003\|t_vga_v1_id_router_003_default_decode:the_default_decode\"" {  } { { "t_vga_v1/synthesis/submodules/t_vga_v1_id_router_003.sv" "the_default_decode" { Text "D:/Prj/ICSo/Tuyen/tuyen_vga_v1/t_vga_v1/synthesis/submodules/t_vga_v1_id_router_003.sv" 175 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1448012574846 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "t_vga_v1_id_router_004 vga_v1:VGACtrl\|t_vga_v1:VGAController\|t_vga_v1_id_router_004:id_router_004 " "Elaborating entity \"t_vga_v1_id_router_004\" for hierarchy \"vga_v1:VGACtrl\|t_vga_v1:VGAController\|t_vga_v1_id_router_004:id_router_004\"" {  } { { "t_vga_v1/synthesis/t_vga_v1.v" "id_router_004" { Text "D:/Prj/ICSo/Tuyen/tuyen_vga_v1/t_vga_v1/synthesis/t_vga_v1.v" 5314 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1448012574853 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "t_vga_v1_id_router_004_default_decode vga_v1:VGACtrl\|t_vga_v1:VGAController\|t_vga_v1_id_router_004:id_router_004\|t_vga_v1_id_router_004_default_decode:the_default_decode " "Elaborating entity \"t_vga_v1_id_router_004_default_decode\" for hierarchy \"vga_v1:VGACtrl\|t_vga_v1:VGAController\|t_vga_v1_id_router_004:id_router_004\|t_vga_v1_id_router_004_default_decode:the_default_decode\"" {  } { { "t_vga_v1/synthesis/submodules/t_vga_v1_id_router_004.sv" "the_default_decode" { Text "D:/Prj/ICSo/Tuyen/tuyen_vga_v1/t_vga_v1/synthesis/submodules/t_vga_v1_id_router_004.sv" 175 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1448012574863 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_adapter vga_v1:VGACtrl\|t_vga_v1:VGAController\|altera_merlin_burst_adapter:burst_adapter " "Elaborating entity \"altera_merlin_burst_adapter\" for hierarchy \"vga_v1:VGACtrl\|t_vga_v1:VGAController\|altera_merlin_burst_adapter:burst_adapter\"" {  } { { "t_vga_v1/synthesis/t_vga_v1.v" "burst_adapter" { Text "D:/Prj/ICSo/Tuyen/tuyen_vga_v1/t_vga_v1/synthesis/t_vga_v1.v" 5538 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1448012574918 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_adapter_uncompressed_only vga_v1:VGACtrl\|t_vga_v1:VGAController\|altera_merlin_burst_adapter:burst_adapter\|altera_merlin_burst_adapter_uncompressed_only:altera_merlin_burst_adapter_uncompressed_only.the_ba " "Elaborating entity \"altera_merlin_burst_adapter_uncompressed_only\" for hierarchy \"vga_v1:VGACtrl\|t_vga_v1:VGAController\|altera_merlin_burst_adapter:burst_adapter\|altera_merlin_burst_adapter_uncompressed_only:altera_merlin_burst_adapter_uncompressed_only.the_ba\"" {  } { { "t_vga_v1/synthesis/submodules/altera_merlin_burst_adapter.sv" "altera_merlin_burst_adapter_uncompressed_only.the_ba" { Text "D:/Prj/ICSo/Tuyen/tuyen_vga_v1/t_vga_v1/synthesis/submodules/altera_merlin_burst_adapter.sv" 397 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1448012574924 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_controller vga_v1:VGACtrl\|t_vga_v1:VGAController\|altera_reset_controller:rst_controller " "Elaborating entity \"altera_reset_controller\" for hierarchy \"vga_v1:VGACtrl\|t_vga_v1:VGAController\|altera_reset_controller:rst_controller\"" {  } { { "t_vga_v1/synthesis/t_vga_v1.v" "rst_controller" { Text "D:/Prj/ICSo/Tuyen/tuyen_vga_v1/t_vga_v1/synthesis/t_vga_v1.v" 5613 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1448012574933 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_synchronizer vga_v1:VGACtrl\|t_vga_v1:VGAController\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_sync_uq1 " "Elaborating entity \"altera_reset_synchronizer\" for hierarchy \"vga_v1:VGACtrl\|t_vga_v1:VGAController\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_sync_uq1\"" {  } { { "t_vga_v1/synthesis/submodules/altera_reset_controller.v" "alt_rst_sync_uq1" { Text "D:/Prj/ICSo/Tuyen/tuyen_vga_v1/t_vga_v1/synthesis/submodules/altera_reset_controller.v" 120 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1448012574938 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_controller vga_v1:VGACtrl\|t_vga_v1:VGAController\|altera_reset_controller:rst_controller_001 " "Elaborating entity \"altera_reset_controller\" for hierarchy \"vga_v1:VGACtrl\|t_vga_v1:VGAController\|altera_reset_controller:rst_controller_001\"" {  } { { "t_vga_v1/synthesis/t_vga_v1.v" "rst_controller_001" { Text "D:/Prj/ICSo/Tuyen/tuyen_vga_v1/t_vga_v1/synthesis/t_vga_v1.v" 5640 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1448012574942 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_controller vga_v1:VGACtrl\|t_vga_v1:VGAController\|altera_reset_controller:rst_controller_002 " "Elaborating entity \"altera_reset_controller\" for hierarchy \"vga_v1:VGACtrl\|t_vga_v1:VGAController\|altera_reset_controller:rst_controller_002\"" {  } { { "t_vga_v1/synthesis/t_vga_v1.v" "rst_controller_002" { Text "D:/Prj/ICSo/Tuyen/tuyen_vga_v1/t_vga_v1/synthesis/t_vga_v1.v" 5667 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1448012574957 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "t_vga_v1_cmd_xbar_demux vga_v1:VGACtrl\|t_vga_v1:VGAController\|t_vga_v1_cmd_xbar_demux:cmd_xbar_demux " "Elaborating entity \"t_vga_v1_cmd_xbar_demux\" for hierarchy \"vga_v1:VGACtrl\|t_vga_v1:VGAController\|t_vga_v1_cmd_xbar_demux:cmd_xbar_demux\"" {  } { { "t_vga_v1/synthesis/t_vga_v1.v" "cmd_xbar_demux" { Text "D:/Prj/ICSo/Tuyen/tuyen_vga_v1/t_vga_v1/synthesis/t_vga_v1.v" 5801 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1448012574987 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "t_vga_v1_cmd_xbar_demux_002 vga_v1:VGACtrl\|t_vga_v1:VGAController\|t_vga_v1_cmd_xbar_demux_002:cmd_xbar_demux_002 " "Elaborating entity \"t_vga_v1_cmd_xbar_demux_002\" for hierarchy \"vga_v1:VGACtrl\|t_vga_v1:VGAController\|t_vga_v1_cmd_xbar_demux_002:cmd_xbar_demux_002\"" {  } { { "t_vga_v1/synthesis/t_vga_v1.v" "cmd_xbar_demux_002" { Text "D:/Prj/ICSo/Tuyen/tuyen_vga_v1/t_vga_v1/synthesis/t_vga_v1.v" 5925 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1448012575005 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "t_vga_v1_cmd_xbar_mux vga_v1:VGACtrl\|t_vga_v1:VGAController\|t_vga_v1_cmd_xbar_mux:cmd_xbar_mux " "Elaborating entity \"t_vga_v1_cmd_xbar_mux\" for hierarchy \"vga_v1:VGACtrl\|t_vga_v1:VGAController\|t_vga_v1_cmd_xbar_mux:cmd_xbar_mux\"" {  } { { "t_vga_v1/synthesis/t_vga_v1.v" "cmd_xbar_mux" { Text "D:/Prj/ICSo/Tuyen/tuyen_vga_v1/t_vga_v1/synthesis/t_vga_v1.v" 5948 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1448012575020 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arbitrator vga_v1:VGACtrl\|t_vga_v1:VGAController\|t_vga_v1_cmd_xbar_mux:cmd_xbar_mux\|altera_merlin_arbitrator:arb " "Elaborating entity \"altera_merlin_arbitrator\" for hierarchy \"vga_v1:VGACtrl\|t_vga_v1:VGAController\|t_vga_v1_cmd_xbar_mux:cmd_xbar_mux\|altera_merlin_arbitrator:arb\"" {  } { { "t_vga_v1/synthesis/submodules/t_vga_v1_cmd_xbar_mux.sv" "arb" { Text "D:/Prj/ICSo/Tuyen/tuyen_vga_v1/t_vga_v1/synthesis/submodules/t_vga_v1_cmd_xbar_mux.sv" 273 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1448012575031 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arb_adder vga_v1:VGACtrl\|t_vga_v1:VGAController\|t_vga_v1_cmd_xbar_mux:cmd_xbar_mux\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder " "Elaborating entity \"altera_merlin_arb_adder\" for hierarchy \"vga_v1:VGACtrl\|t_vga_v1:VGAController\|t_vga_v1_cmd_xbar_mux:cmd_xbar_mux\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder\"" {  } { { "t_vga_v1/synthesis/submodules/altera_merlin_arbitrator.sv" "adder" { Text "D:/Prj/ICSo/Tuyen/tuyen_vga_v1/t_vga_v1/synthesis/submodules/altera_merlin_arbitrator.sv" 169 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1448012575037 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "t_vga_v1_cmd_xbar_mux_003 vga_v1:VGACtrl\|t_vga_v1:VGAController\|t_vga_v1_cmd_xbar_mux_003:cmd_xbar_mux_003 " "Elaborating entity \"t_vga_v1_cmd_xbar_mux_003\" for hierarchy \"vga_v1:VGACtrl\|t_vga_v1:VGAController\|t_vga_v1_cmd_xbar_mux_003:cmd_xbar_mux_003\"" {  } { { "t_vga_v1/synthesis/t_vga_v1.v" "cmd_xbar_mux_003" { Text "D:/Prj/ICSo/Tuyen/tuyen_vga_v1/t_vga_v1/synthesis/t_vga_v1.v" 6023 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1448012575071 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arbitrator vga_v1:VGACtrl\|t_vga_v1:VGAController\|t_vga_v1_cmd_xbar_mux_003:cmd_xbar_mux_003\|altera_merlin_arbitrator:arb " "Elaborating entity \"altera_merlin_arbitrator\" for hierarchy \"vga_v1:VGACtrl\|t_vga_v1:VGAController\|t_vga_v1_cmd_xbar_mux_003:cmd_xbar_mux_003\|altera_merlin_arbitrator:arb\"" {  } { { "t_vga_v1/synthesis/submodules/t_vga_v1_cmd_xbar_mux_003.sv" "arb" { Text "D:/Prj/ICSo/Tuyen/tuyen_vga_v1/t_vga_v1/synthesis/submodules/t_vga_v1_cmd_xbar_mux_003.sv" 287 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1448012575092 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arb_adder vga_v1:VGACtrl\|t_vga_v1:VGAController\|t_vga_v1_cmd_xbar_mux_003:cmd_xbar_mux_003\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder " "Elaborating entity \"altera_merlin_arb_adder\" for hierarchy \"vga_v1:VGACtrl\|t_vga_v1:VGAController\|t_vga_v1_cmd_xbar_mux_003:cmd_xbar_mux_003\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder\"" {  } { { "t_vga_v1/synthesis/submodules/altera_merlin_arbitrator.sv" "adder" { Text "D:/Prj/ICSo/Tuyen/tuyen_vga_v1/t_vga_v1/synthesis/submodules/altera_merlin_arbitrator.sv" 169 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1448012575107 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "t_vga_v1_cmd_xbar_mux_004 vga_v1:VGACtrl\|t_vga_v1:VGAController\|t_vga_v1_cmd_xbar_mux_004:cmd_xbar_mux_004 " "Elaborating entity \"t_vga_v1_cmd_xbar_mux_004\" for hierarchy \"vga_v1:VGACtrl\|t_vga_v1:VGAController\|t_vga_v1_cmd_xbar_mux_004:cmd_xbar_mux_004\"" {  } { { "t_vga_v1/synthesis/t_vga_v1.v" "cmd_xbar_mux_004" { Text "D:/Prj/ICSo/Tuyen/tuyen_vga_v1/t_vga_v1/synthesis/t_vga_v1.v" 6046 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1448012575110 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "t_vga_v1_rsp_xbar_demux vga_v1:VGACtrl\|t_vga_v1:VGAController\|t_vga_v1_rsp_xbar_demux:rsp_xbar_demux " "Elaborating entity \"t_vga_v1_rsp_xbar_demux\" for hierarchy \"vga_v1:VGACtrl\|t_vga_v1:VGAController\|t_vga_v1_rsp_xbar_demux:rsp_xbar_demux\"" {  } { { "t_vga_v1/synthesis/t_vga_v1.v" "rsp_xbar_demux" { Text "D:/Prj/ICSo/Tuyen/tuyen_vga_v1/t_vga_v1/synthesis/t_vga_v1.v" 6322 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1448012575237 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "t_vga_v1_rsp_xbar_demux_003 vga_v1:VGACtrl\|t_vga_v1:VGAController\|t_vga_v1_rsp_xbar_demux_003:rsp_xbar_demux_003 " "Elaborating entity \"t_vga_v1_rsp_xbar_demux_003\" for hierarchy \"vga_v1:VGACtrl\|t_vga_v1:VGAController\|t_vga_v1_rsp_xbar_demux_003:rsp_xbar_demux_003\"" {  } { { "t_vga_v1/synthesis/t_vga_v1.v" "rsp_xbar_demux_003" { Text "D:/Prj/ICSo/Tuyen/tuyen_vga_v1/t_vga_v1/synthesis/t_vga_v1.v" 6397 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1448012575243 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "t_vga_v1_rsp_xbar_demux_004 vga_v1:VGACtrl\|t_vga_v1:VGAController\|t_vga_v1_rsp_xbar_demux_004:rsp_xbar_demux_004 " "Elaborating entity \"t_vga_v1_rsp_xbar_demux_004\" for hierarchy \"vga_v1:VGACtrl\|t_vga_v1:VGAController\|t_vga_v1_rsp_xbar_demux_004:rsp_xbar_demux_004\"" {  } { { "t_vga_v1/synthesis/t_vga_v1.v" "rsp_xbar_demux_004" { Text "D:/Prj/ICSo/Tuyen/tuyen_vga_v1/t_vga_v1/synthesis/t_vga_v1.v" 6420 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1448012575257 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "t_vga_v1_rsp_xbar_mux vga_v1:VGACtrl\|t_vga_v1:VGAController\|t_vga_v1_rsp_xbar_mux:rsp_xbar_mux " "Elaborating entity \"t_vga_v1_rsp_xbar_mux\" for hierarchy \"vga_v1:VGACtrl\|t_vga_v1:VGAController\|t_vga_v1_rsp_xbar_mux:rsp_xbar_mux\"" {  } { { "t_vga_v1/synthesis/t_vga_v1.v" "rsp_xbar_mux" { Text "D:/Prj/ICSo/Tuyen/tuyen_vga_v1/t_vga_v1/synthesis/t_vga_v1.v" 6780 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1448012575275 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arbitrator vga_v1:VGACtrl\|t_vga_v1:VGAController\|t_vga_v1_rsp_xbar_mux:rsp_xbar_mux\|altera_merlin_arbitrator:arb " "Elaborating entity \"altera_merlin_arbitrator\" for hierarchy \"vga_v1:VGACtrl\|t_vga_v1:VGAController\|t_vga_v1_rsp_xbar_mux:rsp_xbar_mux\|altera_merlin_arbitrator:arb\"" {  } { { "t_vga_v1/synthesis/submodules/t_vga_v1_rsp_xbar_mux.sv" "arb" { Text "D:/Prj/ICSo/Tuyen/tuyen_vga_v1/t_vga_v1/synthesis/submodules/t_vga_v1_rsp_xbar_mux.sv" 520 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1448012575298 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arb_adder vga_v1:VGACtrl\|t_vga_v1:VGAController\|t_vga_v1_rsp_xbar_mux:rsp_xbar_mux\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder " "Elaborating entity \"altera_merlin_arb_adder\" for hierarchy \"vga_v1:VGACtrl\|t_vga_v1:VGAController\|t_vga_v1_rsp_xbar_mux:rsp_xbar_mux\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder\"" {  } { { "t_vga_v1/synthesis/submodules/altera_merlin_arbitrator.sv" "adder" { Text "D:/Prj/ICSo/Tuyen/tuyen_vga_v1/t_vga_v1/synthesis/submodules/altera_merlin_arbitrator.sv" 169 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1448012575311 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_width_adapter vga_v1:VGACtrl\|t_vga_v1:VGAController\|altera_merlin_width_adapter:width_adapter " "Elaborating entity \"altera_merlin_width_adapter\" for hierarchy \"vga_v1:VGACtrl\|t_vga_v1:VGAController\|altera_merlin_width_adapter:width_adapter\"" {  } { { "t_vga_v1/synthesis/t_vga_v1.v" "width_adapter" { Text "D:/Prj/ICSo/Tuyen/tuyen_vga_v1/t_vga_v1/synthesis/t_vga_v1.v" 6945 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1448012575327 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_width_adapter vga_v1:VGACtrl\|t_vga_v1:VGAController\|altera_merlin_width_adapter:width_adapter_004 " "Elaborating entity \"altera_merlin_width_adapter\" for hierarchy \"vga_v1:VGACtrl\|t_vga_v1:VGAController\|altera_merlin_width_adapter:width_adapter_004\"" {  } { { "t_vga_v1/synthesis/t_vga_v1.v" "width_adapter_004" { Text "D:/Prj/ICSo/Tuyen/tuyen_vga_v1/t_vga_v1/synthesis/t_vga_v1.v" 7177 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1448012575350 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_uncompressor vga_v1:VGACtrl\|t_vga_v1:VGAController\|altera_merlin_width_adapter:width_adapter_004\|altera_merlin_burst_uncompressor:uncompressor " "Elaborating entity \"altera_merlin_burst_uncompressor\" for hierarchy \"vga_v1:VGACtrl\|t_vga_v1:VGAController\|altera_merlin_width_adapter:width_adapter_004\|altera_merlin_burst_uncompressor:uncompressor\"" {  } { { "t_vga_v1/synthesis/submodules/altera_merlin_width_adapter.sv" "uncompressor" { Text "D:/Prj/ICSo/Tuyen/tuyen_vga_v1/t_vga_v1/synthesis/submodules/altera_merlin_width_adapter.sv" 921 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1448012575370 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_width_adapter vga_v1:VGACtrl\|t_vga_v1:VGAController\|altera_merlin_width_adapter:width_adapter_005 " "Elaborating entity \"altera_merlin_width_adapter\" for hierarchy \"vga_v1:VGACtrl\|t_vga_v1:VGAController\|altera_merlin_width_adapter:width_adapter_005\"" {  } { { "t_vga_v1/synthesis/t_vga_v1.v" "width_adapter_005" { Text "D:/Prj/ICSo/Tuyen/tuyen_vga_v1/t_vga_v1/synthesis/t_vga_v1.v" 7235 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1448012575378 ""}
{ "Warning" "WVRFX_VERI_2106_UNCONVERTED" "in_burstwrap_field altera_merlin_width_adapter.sv(259) " "Verilog HDL warning at altera_merlin_width_adapter.sv(259): object in_burstwrap_field used but never assigned" {  } { { "t_vga_v1/synthesis/submodules/altera_merlin_width_adapter.sv" "" { Text "D:/Prj/ICSo/Tuyen/tuyen_vga_v1/t_vga_v1/synthesis/submodules/altera_merlin_width_adapter.sv" 259 0 0 } }  } 0 10858 "Verilog HDL warning at %2!s!: object %1!s! used but never assigned" 0 0 "Quartus II" 0 -1 1448012575383 "|top_module|vga_v1:VGACtrl|t_vga_v1:VGAController|altera_merlin_width_adapter:width_adapter_005"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "aligned_addr altera_merlin_width_adapter.sv(717) " "Verilog HDL or VHDL warning at altera_merlin_width_adapter.sv(717): object \"aligned_addr\" assigned a value but never read" {  } { { "t_vga_v1/synthesis/submodules/altera_merlin_width_adapter.sv" "" { Text "D:/Prj/ICSo/Tuyen/tuyen_vga_v1/t_vga_v1/synthesis/submodules/altera_merlin_width_adapter.sv" 717 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1448012575383 "|top_module|vga_v1:VGACtrl|t_vga_v1:VGAController|altera_merlin_width_adapter:width_adapter_005"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "aligned_byte_cnt altera_merlin_width_adapter.sv(718) " "Verilog HDL or VHDL warning at altera_merlin_width_adapter.sv(718): object \"aligned_byte_cnt\" assigned a value but never read" {  } { { "t_vga_v1/synthesis/submodules/altera_merlin_width_adapter.sv" "" { Text "D:/Prj/ICSo/Tuyen/tuyen_vga_v1/t_vga_v1/synthesis/submodules/altera_merlin_width_adapter.sv" 718 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1448012575383 "|top_module|vga_v1:VGACtrl|t_vga_v1:VGAController|altera_merlin_width_adapter:width_adapter_005"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "in_burstwrap_field 0 altera_merlin_width_adapter.sv(259) " "Net \"in_burstwrap_field\" at altera_merlin_width_adapter.sv(259) has no driver or initial value, using a default initial value '0'" {  } { { "t_vga_v1/synthesis/submodules/altera_merlin_width_adapter.sv" "" { Text "D:/Prj/ICSo/Tuyen/tuyen_vga_v1/t_vga_v1/synthesis/submodules/altera_merlin_width_adapter.sv" 259 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Quartus II" 0 -1 1448012575383 "|top_module|vga_v1:VGACtrl|t_vga_v1:VGAController|altera_merlin_width_adapter:width_adapter_005"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_width_adapter vga_v1:VGACtrl\|t_vga_v1:VGAController\|altera_merlin_width_adapter:width_adapter_007 " "Elaborating entity \"altera_merlin_width_adapter\" for hierarchy \"vga_v1:VGACtrl\|t_vga_v1:VGAController\|altera_merlin_width_adapter:width_adapter_007\"" {  } { { "t_vga_v1/synthesis/t_vga_v1.v" "width_adapter_007" { Text "D:/Prj/ICSo/Tuyen/tuyen_vga_v1/t_vga_v1/synthesis/t_vga_v1.v" 7351 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1448012575396 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "t_vga_v1_irq_mapper vga_v1:VGACtrl\|t_vga_v1:VGAController\|t_vga_v1_irq_mapper:irq_mapper " "Elaborating entity \"t_vga_v1_irq_mapper\" for hierarchy \"vga_v1:VGACtrl\|t_vga_v1:VGAController\|t_vga_v1_irq_mapper:irq_mapper\"" {  } { { "t_vga_v1/synthesis/t_vga_v1.v" "irq_mapper" { Text "D:/Prj/ICSo/Tuyen/tuyen_vga_v1/t_vga_v1/synthesis/t_vga_v1.v" 7474 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1448012575414 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "delta_frame delta_frame:DeltaFrame " "Elaborating entity \"delta_frame\" for hierarchy \"delta_frame:DeltaFrame\"" {  } { { "top_module.v" "DeltaFrame" { Text "D:/Prj/ICSo/Tuyen/tuyen_vga_v1/top_module.v" 133 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1448012575422 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "threshold threshold:ThresHold " "Elaborating entity \"threshold\" for hierarchy \"threshold:ThresHold\"" {  } { { "top_module.v" "ThresHold" { Text "D:/Prj/ICSo/Tuyen/tuyen_vga_v1/top_module.v" 140 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1448012575426 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "filter_medium filter_medium:FilterMedian " "Elaborating entity \"filter_medium\" for hierarchy \"filter_medium:FilterMedian\"" {  } { { "top_module.v" "FilterMedian" { Text "D:/Prj/ICSo/Tuyen/tuyen_vga_v1/top_module.v" 147 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1448012575429 ""}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "data_raw_reg filter_medium.v(57) " "Verilog HDL Always Construct warning at filter_medium.v(57): inferring latch(es) for variable \"data_raw_reg\", which holds its previous value in one or more paths through the always construct" {  } { { "filter_medium.v" "" { Text "D:/Prj/ICSo/Tuyen/tuyen_vga_v1/filter_medium.v" 57 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1448012575454 "|top_module|filter_medium:FilterMedian"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_raw_reg\[0\] filter_medium.v(57) " "Inferred latch for \"data_raw_reg\[0\]\" at filter_medium.v(57)" {  } { { "filter_medium.v" "" { Text "D:/Prj/ICSo/Tuyen/tuyen_vga_v1/filter_medium.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1448012575454 "|top_module|filter_medium:FilterMedian"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_raw_reg\[1\] filter_medium.v(57) " "Inferred latch for \"data_raw_reg\[1\]\" at filter_medium.v(57)" {  } { { "filter_medium.v" "" { Text "D:/Prj/ICSo/Tuyen/tuyen_vga_v1/filter_medium.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1448012575454 "|top_module|filter_medium:FilterMedian"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_raw_reg\[2\] filter_medium.v(57) " "Inferred latch for \"data_raw_reg\[2\]\" at filter_medium.v(57)" {  } { { "filter_medium.v" "" { Text "D:/Prj/ICSo/Tuyen/tuyen_vga_v1/filter_medium.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1448012575454 "|top_module|filter_medium:FilterMedian"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_raw_reg\[3\] filter_medium.v(57) " "Inferred latch for \"data_raw_reg\[3\]\" at filter_medium.v(57)" {  } { { "filter_medium.v" "" { Text "D:/Prj/ICSo/Tuyen/tuyen_vga_v1/filter_medium.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1448012575454 "|top_module|filter_medium:FilterMedian"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_raw_reg\[4\] filter_medium.v(57) " "Inferred latch for \"data_raw_reg\[4\]\" at filter_medium.v(57)" {  } { { "filter_medium.v" "" { Text "D:/Prj/ICSo/Tuyen/tuyen_vga_v1/filter_medium.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1448012575454 "|top_module|filter_medium:FilterMedian"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_raw_reg\[5\] filter_medium.v(57) " "Inferred latch for \"data_raw_reg\[5\]\" at filter_medium.v(57)" {  } { { "filter_medium.v" "" { Text "D:/Prj/ICSo/Tuyen/tuyen_vga_v1/filter_medium.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1448012575454 "|top_module|filter_medium:FilterMedian"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_raw_reg\[6\] filter_medium.v(57) " "Inferred latch for \"data_raw_reg\[6\]\" at filter_medium.v(57)" {  } { { "filter_medium.v" "" { Text "D:/Prj/ICSo/Tuyen/tuyen_vga_v1/filter_medium.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1448012575454 "|top_module|filter_medium:FilterMedian"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_raw_reg\[7\] filter_medium.v(57) " "Inferred latch for \"data_raw_reg\[7\]\" at filter_medium.v(57)" {  } { { "filter_medium.v" "" { Text "D:/Prj/ICSo/Tuyen/tuyen_vga_v1/filter_medium.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1448012575454 "|top_module|filter_medium:FilterMedian"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "edge_detec edge_detec:EdgeDetection " "Elaborating entity \"edge_detec\" for hierarchy \"edge_detec:EdgeDetection\"" {  } { { "top_module.v" "EdgeDetection" { Text "D:/Prj/ICSo/Tuyen/tuyen_vga_v1/top_module.v" 154 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1448012575456 ""}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "adder_2 edge_detec.v(39) " "Verilog HDL Always Construct warning at edge_detec.v(39): inferring latch(es) for variable \"adder_2\", which holds its previous value in one or more paths through the always construct" {  } { { "edge_detec.v" "" { Text "D:/Prj/ICSo/Tuyen/tuyen_vga_v1/edge_detec.v" 39 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1448012575469 "|top_module|edge_detec:EdgeDetection"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "data_raw_reg edge_detec.v(39) " "Verilog HDL Always Construct warning at edge_detec.v(39): inferring latch(es) for variable \"data_raw_reg\", which holds its previous value in one or more paths through the always construct" {  } { { "edge_detec.v" "" { Text "D:/Prj/ICSo/Tuyen/tuyen_vga_v1/edge_detec.v" 39 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1448012575469 "|top_module|edge_detec:EdgeDetection"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_raw_reg\[0\] edge_detec.v(39) " "Inferred latch for \"data_raw_reg\[0\]\" at edge_detec.v(39)" {  } { { "edge_detec.v" "" { Text "D:/Prj/ICSo/Tuyen/tuyen_vga_v1/edge_detec.v" 39 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1448012575469 "|top_module|edge_detec:EdgeDetection"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_raw_reg\[1\] edge_detec.v(39) " "Inferred latch for \"data_raw_reg\[1\]\" at edge_detec.v(39)" {  } { { "edge_detec.v" "" { Text "D:/Prj/ICSo/Tuyen/tuyen_vga_v1/edge_detec.v" 39 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1448012575469 "|top_module|edge_detec:EdgeDetection"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_raw_reg\[2\] edge_detec.v(39) " "Inferred latch for \"data_raw_reg\[2\]\" at edge_detec.v(39)" {  } { { "edge_detec.v" "" { Text "D:/Prj/ICSo/Tuyen/tuyen_vga_v1/edge_detec.v" 39 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1448012575469 "|top_module|edge_detec:EdgeDetection"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_raw_reg\[3\] edge_detec.v(39) " "Inferred latch for \"data_raw_reg\[3\]\" at edge_detec.v(39)" {  } { { "edge_detec.v" "" { Text "D:/Prj/ICSo/Tuyen/tuyen_vga_v1/edge_detec.v" 39 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1448012575469 "|top_module|edge_detec:EdgeDetection"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_raw_reg\[4\] edge_detec.v(39) " "Inferred latch for \"data_raw_reg\[4\]\" at edge_detec.v(39)" {  } { { "edge_detec.v" "" { Text "D:/Prj/ICSo/Tuyen/tuyen_vga_v1/edge_detec.v" 39 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1448012575469 "|top_module|edge_detec:EdgeDetection"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_raw_reg\[5\] edge_detec.v(39) " "Inferred latch for \"data_raw_reg\[5\]\" at edge_detec.v(39)" {  } { { "edge_detec.v" "" { Text "D:/Prj/ICSo/Tuyen/tuyen_vga_v1/edge_detec.v" 39 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1448012575469 "|top_module|edge_detec:EdgeDetection"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_raw_reg\[6\] edge_detec.v(39) " "Inferred latch for \"data_raw_reg\[6\]\" at edge_detec.v(39)" {  } { { "edge_detec.v" "" { Text "D:/Prj/ICSo/Tuyen/tuyen_vga_v1/edge_detec.v" 39 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1448012575469 "|top_module|edge_detec:EdgeDetection"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_raw_reg\[7\] edge_detec.v(39) " "Inferred latch for \"data_raw_reg\[7\]\" at edge_detec.v(39)" {  } { { "edge_detec.v" "" { Text "D:/Prj/ICSo/Tuyen/tuyen_vga_v1/edge_detec.v" 39 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1448012575469 "|top_module|edge_detec:EdgeDetection"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "adder_2 edge_detec.v(39) " "Inferred latch for \"adder_2\" at edge_detec.v(39)" {  } { { "edge_detec.v" "" { Text "D:/Prj/ICSo/Tuyen/tuyen_vga_v1/edge_detec.v" 39 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1448012575469 "|top_module|edge_detec:EdgeDetection"}
{ "Warning" "WSGN_WIDTH_MISMATCH_OUTPUT_PORT" "clk DE_Clock_Generator_System 3 6 " "Port \"clk\" on the entity instantiation of \"DE_Clock_Generator_System\" is connected to a signal of width 3. The formal width of the signal in the module is 6.  The extra bits will be left dangling without any fan-out logic." {  } { { "t_vga_v1/synthesis/submodules/t_vga_v1_up_clocks.v" "DE_Clock_Generator_System" { Text "D:/Prj/ICSo/Tuyen/tuyen_vga_v1/t_vga_v1/synthesis/submodules/t_vga_v1_up_clocks.v" 163 0 0 } }  } 0 12030 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be left dangling without any fan-out logic." 0 0 "Quartus II" 0 -1 1448012578685 "|top_module|vga_v1:VGACtrl|t_vga_v1:VGAController|t_vga_v1_up_clocks:up_clocks|altpll:DE_Clock_Generator_System"}
{ "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_HDR" "" "Synthesized away the following node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_SUB_HDR" "RAM " "Synthesized away the following RAM node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "vga_v1:VGACtrl\|t_vga_v1:VGAController\|t_vga_v1_pixel_buffer:pixel_buffer\|scfifo:Image_Buffer\|scfifo_vv91:auto_generated\|a_dpfifo_kn31:dpfifo\|altsyncram_jc81:FIFOram\|q_b\[0\] " "Synthesized away node \"vga_v1:VGACtrl\|t_vga_v1:VGAController\|t_vga_v1_pixel_buffer:pixel_buffer\|scfifo:Image_Buffer\|scfifo_vv91:auto_generated\|a_dpfifo_kn31:dpfifo\|altsyncram_jc81:FIFOram\|q_b\[0\]\"" {  } { { "db/altsyncram_jc81.tdf" "" { Text "D:/Prj/ICSo/Tuyen/tuyen_vga_v1/db/altsyncram_jc81.tdf" 37 2 0 } } { "db/a_dpfifo_kn31.tdf" "" { Text "D:/Prj/ICSo/Tuyen/tuyen_vga_v1/db/a_dpfifo_kn31.tdf" 45 2 0 } } { "db/scfifo_vv91.tdf" "" { Text "D:/Prj/ICSo/Tuyen/tuyen_vga_v1/db/scfifo_vv91.tdf" 38 2 0 } } { "scfifo.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/scfifo.tdf" 296 3 0 } } { "t_vga_v1/synthesis/submodules/t_vga_v1_pixel_buffer.v" "" { Text "D:/Prj/ICSo/Tuyen/tuyen_vga_v1/t_vga_v1/synthesis/submodules/t_vga_v1_pixel_buffer.v" 396 0 0 } } { "t_vga_v1/synthesis/t_vga_v1.v" "" { Text "D:/Prj/ICSo/Tuyen/tuyen_vga_v1/t_vga_v1/synthesis/t_vga_v1.v" 1476 0 0 } } { "vga_v1.v" "" { Text "D:/Prj/ICSo/Tuyen/tuyen_vga_v1/vga_v1.v" 98 0 0 } } { "top_module.v" "" { Text "D:/Prj/ICSo/Tuyen/tuyen_vga_v1/top_module.v" 124 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1448012580768 "|top_module|vga_v1:VGACtrl|t_vga_v1:VGAController|t_vga_v1_pixel_buffer:pixel_buffer|scfifo:Image_Buffer|scfifo_vv91:auto_generated|a_dpfifo_kn31:dpfifo|altsyncram_jc81:FIFOram|ram_block1a0"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "vga_v1:VGACtrl\|t_vga_v1:VGAController\|t_vga_v1_pixel_buffer:pixel_buffer\|scfifo:Image_Buffer\|scfifo_vv91:auto_generated\|a_dpfifo_kn31:dpfifo\|altsyncram_jc81:FIFOram\|q_b\[1\] " "Synthesized away node \"vga_v1:VGACtrl\|t_vga_v1:VGAController\|t_vga_v1_pixel_buffer:pixel_buffer\|scfifo:Image_Buffer\|scfifo_vv91:auto_generated\|a_dpfifo_kn31:dpfifo\|altsyncram_jc81:FIFOram\|q_b\[1\]\"" {  } { { "db/altsyncram_jc81.tdf" "" { Text "D:/Prj/ICSo/Tuyen/tuyen_vga_v1/db/altsyncram_jc81.tdf" 67 2 0 } } { "db/a_dpfifo_kn31.tdf" "" { Text "D:/Prj/ICSo/Tuyen/tuyen_vga_v1/db/a_dpfifo_kn31.tdf" 45 2 0 } } { "db/scfifo_vv91.tdf" "" { Text "D:/Prj/ICSo/Tuyen/tuyen_vga_v1/db/scfifo_vv91.tdf" 38 2 0 } } { "scfifo.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/scfifo.tdf" 296 3 0 } } { "t_vga_v1/synthesis/submodules/t_vga_v1_pixel_buffer.v" "" { Text "D:/Prj/ICSo/Tuyen/tuyen_vga_v1/t_vga_v1/synthesis/submodules/t_vga_v1_pixel_buffer.v" 396 0 0 } } { "t_vga_v1/synthesis/t_vga_v1.v" "" { Text "D:/Prj/ICSo/Tuyen/tuyen_vga_v1/t_vga_v1/synthesis/t_vga_v1.v" 1476 0 0 } } { "vga_v1.v" "" { Text "D:/Prj/ICSo/Tuyen/tuyen_vga_v1/vga_v1.v" 98 0 0 } } { "top_module.v" "" { Text "D:/Prj/ICSo/Tuyen/tuyen_vga_v1/top_module.v" 124 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1448012580768 "|top_module|vga_v1:VGACtrl|t_vga_v1:VGAController|t_vga_v1_pixel_buffer:pixel_buffer|scfifo:Image_Buffer|scfifo_vv91:auto_generated|a_dpfifo_kn31:dpfifo|altsyncram_jc81:FIFOram|ram_block1a1"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "vga_v1:VGACtrl\|t_vga_v1:VGAController\|t_vga_v1_pixel_buffer:pixel_buffer\|scfifo:Image_Buffer\|scfifo_vv91:auto_generated\|a_dpfifo_kn31:dpfifo\|altsyncram_jc81:FIFOram\|q_b\[2\] " "Synthesized away node \"vga_v1:VGACtrl\|t_vga_v1:VGAController\|t_vga_v1_pixel_buffer:pixel_buffer\|scfifo:Image_Buffer\|scfifo_vv91:auto_generated\|a_dpfifo_kn31:dpfifo\|altsyncram_jc81:FIFOram\|q_b\[2\]\"" {  } { { "db/altsyncram_jc81.tdf" "" { Text "D:/Prj/ICSo/Tuyen/tuyen_vga_v1/db/altsyncram_jc81.tdf" 97 2 0 } } { "db/a_dpfifo_kn31.tdf" "" { Text "D:/Prj/ICSo/Tuyen/tuyen_vga_v1/db/a_dpfifo_kn31.tdf" 45 2 0 } } { "db/scfifo_vv91.tdf" "" { Text "D:/Prj/ICSo/Tuyen/tuyen_vga_v1/db/scfifo_vv91.tdf" 38 2 0 } } { "scfifo.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/scfifo.tdf" 296 3 0 } } { "t_vga_v1/synthesis/submodules/t_vga_v1_pixel_buffer.v" "" { Text "D:/Prj/ICSo/Tuyen/tuyen_vga_v1/t_vga_v1/synthesis/submodules/t_vga_v1_pixel_buffer.v" 396 0 0 } } { "t_vga_v1/synthesis/t_vga_v1.v" "" { Text "D:/Prj/ICSo/Tuyen/tuyen_vga_v1/t_vga_v1/synthesis/t_vga_v1.v" 1476 0 0 } } { "vga_v1.v" "" { Text "D:/Prj/ICSo/Tuyen/tuyen_vga_v1/vga_v1.v" 98 0 0 } } { "top_module.v" "" { Text "D:/Prj/ICSo/Tuyen/tuyen_vga_v1/top_module.v" 124 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1448012580768 "|top_module|vga_v1:VGACtrl|t_vga_v1:VGAController|t_vga_v1_pixel_buffer:pixel_buffer|scfifo:Image_Buffer|scfifo_vv91:auto_generated|a_dpfifo_kn31:dpfifo|altsyncram_jc81:FIFOram|ram_block1a2"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "vga_v1:VGACtrl\|t_vga_v1:VGAController\|t_vga_v1_pixel_buffer:pixel_buffer\|scfifo:Image_Buffer\|scfifo_vv91:auto_generated\|a_dpfifo_kn31:dpfifo\|altsyncram_jc81:FIFOram\|q_b\[3\] " "Synthesized away node \"vga_v1:VGACtrl\|t_vga_v1:VGAController\|t_vga_v1_pixel_buffer:pixel_buffer\|scfifo:Image_Buffer\|scfifo_vv91:auto_generated\|a_dpfifo_kn31:dpfifo\|altsyncram_jc81:FIFOram\|q_b\[3\]\"" {  } { { "db/altsyncram_jc81.tdf" "" { Text "D:/Prj/ICSo/Tuyen/tuyen_vga_v1/db/altsyncram_jc81.tdf" 127 2 0 } } { "db/a_dpfifo_kn31.tdf" "" { Text "D:/Prj/ICSo/Tuyen/tuyen_vga_v1/db/a_dpfifo_kn31.tdf" 45 2 0 } } { "db/scfifo_vv91.tdf" "" { Text "D:/Prj/ICSo/Tuyen/tuyen_vga_v1/db/scfifo_vv91.tdf" 38 2 0 } } { "scfifo.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/scfifo.tdf" 296 3 0 } } { "t_vga_v1/synthesis/submodules/t_vga_v1_pixel_buffer.v" "" { Text "D:/Prj/ICSo/Tuyen/tuyen_vga_v1/t_vga_v1/synthesis/submodules/t_vga_v1_pixel_buffer.v" 396 0 0 } } { "t_vga_v1/synthesis/t_vga_v1.v" "" { Text "D:/Prj/ICSo/Tuyen/tuyen_vga_v1/t_vga_v1/synthesis/t_vga_v1.v" 1476 0 0 } } { "vga_v1.v" "" { Text "D:/Prj/ICSo/Tuyen/tuyen_vga_v1/vga_v1.v" 98 0 0 } } { "top_module.v" "" { Text "D:/Prj/ICSo/Tuyen/tuyen_vga_v1/top_module.v" 124 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1448012580768 "|top_module|vga_v1:VGACtrl|t_vga_v1:VGAController|t_vga_v1_pixel_buffer:pixel_buffer|scfifo:Image_Buffer|scfifo_vv91:auto_generated|a_dpfifo_kn31:dpfifo|altsyncram_jc81:FIFOram|ram_block1a3"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "vga_v1:VGACtrl\|t_vga_v1:VGAController\|t_vga_v1_pixel_buffer:pixel_buffer\|scfifo:Image_Buffer\|scfifo_vv91:auto_generated\|a_dpfifo_kn31:dpfifo\|altsyncram_jc81:FIFOram\|q_b\[9\] " "Synthesized away node \"vga_v1:VGACtrl\|t_vga_v1:VGAController\|t_vga_v1_pixel_buffer:pixel_buffer\|scfifo:Image_Buffer\|scfifo_vv91:auto_generated\|a_dpfifo_kn31:dpfifo\|altsyncram_jc81:FIFOram\|q_b\[9\]\"" {  } { { "db/altsyncram_jc81.tdf" "" { Text "D:/Prj/ICSo/Tuyen/tuyen_vga_v1/db/altsyncram_jc81.tdf" 307 2 0 } } { "db/a_dpfifo_kn31.tdf" "" { Text "D:/Prj/ICSo/Tuyen/tuyen_vga_v1/db/a_dpfifo_kn31.tdf" 45 2 0 } } { "db/scfifo_vv91.tdf" "" { Text "D:/Prj/ICSo/Tuyen/tuyen_vga_v1/db/scfifo_vv91.tdf" 38 2 0 } } { "scfifo.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/scfifo.tdf" 296 3 0 } } { "t_vga_v1/synthesis/submodules/t_vga_v1_pixel_buffer.v" "" { Text "D:/Prj/ICSo/Tuyen/tuyen_vga_v1/t_vga_v1/synthesis/submodules/t_vga_v1_pixel_buffer.v" 396 0 0 } } { "t_vga_v1/synthesis/t_vga_v1.v" "" { Text "D:/Prj/ICSo/Tuyen/tuyen_vga_v1/t_vga_v1/synthesis/t_vga_v1.v" 1476 0 0 } } { "vga_v1.v" "" { Text "D:/Prj/ICSo/Tuyen/tuyen_vga_v1/vga_v1.v" 98 0 0 } } { "top_module.v" "" { Text "D:/Prj/ICSo/Tuyen/tuyen_vga_v1/top_module.v" 124 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1448012580768 "|top_module|vga_v1:VGACtrl|t_vga_v1:VGAController|t_vga_v1_pixel_buffer:pixel_buffer|scfifo:Image_Buffer|scfifo_vv91:auto_generated|a_dpfifo_kn31:dpfifo|altsyncram_jc81:FIFOram|ram_block1a9"}  } {  } 0 14285 "Synthesized away the following %1!s! node(s):" 0 0 "Quartus II" 0 -1 1448012580768 ""}  } {  } 0 14284 "Synthesized away the following node(s):" 0 0 "Quartus II" 0 -1 1448012580768 ""}
{ "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_HDR" "" "Synthesized away the following node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_SUB_HDR" "RAM " "Synthesized away the following RAM node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "vga_v1:VGACtrl\|t_vga_v1:VGAController\|t_vga_v1_FIFO_dual_clock:fifo_dual_clock\|dcfifo:Data_FIFO\|dcfifo_5oj1:auto_generated\|altsyncram_7ku:fifo_ram\|q_b\[1\] " "Synthesized away node \"vga_v1:VGACtrl\|t_vga_v1:VGAController\|t_vga_v1_FIFO_dual_clock:fifo_dual_clock\|dcfifo:Data_FIFO\|dcfifo_5oj1:auto_generated\|altsyncram_7ku:fifo_ram\|q_b\[1\]\"" {  } { { "db/altsyncram_7ku.tdf" "" { Text "D:/Prj/ICSo/Tuyen/tuyen_vga_v1/db/altsyncram_7ku.tdf" 68 2 0 } } { "db/dcfifo_5oj1.tdf" "" { Text "D:/Prj/ICSo/Tuyen/tuyen_vga_v1/db/dcfifo_5oj1.tdf" 63 2 0 } } { "dcfifo.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/dcfifo.tdf" 188 3 0 } } { "t_vga_v1/synthesis/submodules/t_vga_v1_FIFO_dual_clock.v" "" { Text "D:/Prj/ICSo/Tuyen/tuyen_vga_v1/t_vga_v1/synthesis/submodules/t_vga_v1_FIFO_dual_clock.v" 174 0 0 } } { "t_vga_v1/synthesis/t_vga_v1.v" "" { Text "D:/Prj/ICSo/Tuyen/tuyen_vga_v1/t_vga_v1/synthesis/t_vga_v1.v" 1493 0 0 } } { "vga_v1.v" "" { Text "D:/Prj/ICSo/Tuyen/tuyen_vga_v1/vga_v1.v" 98 0 0 } } { "top_module.v" "" { Text "D:/Prj/ICSo/Tuyen/tuyen_vga_v1/top_module.v" 124 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1448012580769 "|top_module|vga_v1:VGACtrl|t_vga_v1:VGAController|t_vga_v1_FIFO_dual_clock:fifo_dual_clock|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|altsyncram_7ku:fifo_ram|ram_block14a1"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "vga_v1:VGACtrl\|t_vga_v1:VGAController\|t_vga_v1_FIFO_dual_clock:fifo_dual_clock\|dcfifo:Data_FIFO\|dcfifo_5oj1:auto_generated\|altsyncram_7ku:fifo_ram\|q_b\[2\] " "Synthesized away node \"vga_v1:VGACtrl\|t_vga_v1:VGAController\|t_vga_v1_FIFO_dual_clock:fifo_dual_clock\|dcfifo:Data_FIFO\|dcfifo_5oj1:auto_generated\|altsyncram_7ku:fifo_ram\|q_b\[2\]\"" {  } { { "db/altsyncram_7ku.tdf" "" { Text "D:/Prj/ICSo/Tuyen/tuyen_vga_v1/db/altsyncram_7ku.tdf" 97 2 0 } } { "db/dcfifo_5oj1.tdf" "" { Text "D:/Prj/ICSo/Tuyen/tuyen_vga_v1/db/dcfifo_5oj1.tdf" 63 2 0 } } { "dcfifo.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/dcfifo.tdf" 188 3 0 } } { "t_vga_v1/synthesis/submodules/t_vga_v1_FIFO_dual_clock.v" "" { Text "D:/Prj/ICSo/Tuyen/tuyen_vga_v1/t_vga_v1/synthesis/submodules/t_vga_v1_FIFO_dual_clock.v" 174 0 0 } } { "t_vga_v1/synthesis/t_vga_v1.v" "" { Text "D:/Prj/ICSo/Tuyen/tuyen_vga_v1/t_vga_v1/synthesis/t_vga_v1.v" 1493 0 0 } } { "vga_v1.v" "" { Text "D:/Prj/ICSo/Tuyen/tuyen_vga_v1/vga_v1.v" 98 0 0 } } { "top_module.v" "" { Text "D:/Prj/ICSo/Tuyen/tuyen_vga_v1/top_module.v" 124 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1448012580769 "|top_module|vga_v1:VGACtrl|t_vga_v1:VGAController|t_vga_v1_FIFO_dual_clock:fifo_dual_clock|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|altsyncram_7ku:fifo_ram|ram_block14a2"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "vga_v1:VGACtrl\|t_vga_v1:VGAController\|t_vga_v1_FIFO_dual_clock:fifo_dual_clock\|dcfifo:Data_FIFO\|dcfifo_5oj1:auto_generated\|altsyncram_7ku:fifo_ram\|q_b\[3\] " "Synthesized away node \"vga_v1:VGACtrl\|t_vga_v1:VGAController\|t_vga_v1_FIFO_dual_clock:fifo_dual_clock\|dcfifo:Data_FIFO\|dcfifo_5oj1:auto_generated\|altsyncram_7ku:fifo_ram\|q_b\[3\]\"" {  } { { "db/altsyncram_7ku.tdf" "" { Text "D:/Prj/ICSo/Tuyen/tuyen_vga_v1/db/altsyncram_7ku.tdf" 126 2 0 } } { "db/dcfifo_5oj1.tdf" "" { Text "D:/Prj/ICSo/Tuyen/tuyen_vga_v1/db/dcfifo_5oj1.tdf" 63 2 0 } } { "dcfifo.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/dcfifo.tdf" 188 3 0 } } { "t_vga_v1/synthesis/submodules/t_vga_v1_FIFO_dual_clock.v" "" { Text "D:/Prj/ICSo/Tuyen/tuyen_vga_v1/t_vga_v1/synthesis/submodules/t_vga_v1_FIFO_dual_clock.v" 174 0 0 } } { "t_vga_v1/synthesis/t_vga_v1.v" "" { Text "D:/Prj/ICSo/Tuyen/tuyen_vga_v1/t_vga_v1/synthesis/t_vga_v1.v" 1493 0 0 } } { "vga_v1.v" "" { Text "D:/Prj/ICSo/Tuyen/tuyen_vga_v1/vga_v1.v" 98 0 0 } } { "top_module.v" "" { Text "D:/Prj/ICSo/Tuyen/tuyen_vga_v1/top_module.v" 124 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1448012580769 "|top_module|vga_v1:VGACtrl|t_vga_v1:VGAController|t_vga_v1_FIFO_dual_clock:fifo_dual_clock|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|altsyncram_7ku:fifo_ram|ram_block14a3"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "vga_v1:VGACtrl\|t_vga_v1:VGAController\|t_vga_v1_FIFO_dual_clock:fifo_dual_clock\|dcfifo:Data_FIFO\|dcfifo_5oj1:auto_generated\|altsyncram_7ku:fifo_ram\|q_b\[4\] " "Synthesized away node \"vga_v1:VGACtrl\|t_vga_v1:VGAController\|t_vga_v1_FIFO_dual_clock:fifo_dual_clock\|dcfifo:Data_FIFO\|dcfifo_5oj1:auto_generated\|altsyncram_7ku:fifo_ram\|q_b\[4\]\"" {  } { { "db/altsyncram_7ku.tdf" "" { Text "D:/Prj/ICSo/Tuyen/tuyen_vga_v1/db/altsyncram_7ku.tdf" 155 2 0 } } { "db/dcfifo_5oj1.tdf" "" { Text "D:/Prj/ICSo/Tuyen/tuyen_vga_v1/db/dcfifo_5oj1.tdf" 63 2 0 } } { "dcfifo.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/dcfifo.tdf" 188 3 0 } } { "t_vga_v1/synthesis/submodules/t_vga_v1_FIFO_dual_clock.v" "" { Text "D:/Prj/ICSo/Tuyen/tuyen_vga_v1/t_vga_v1/synthesis/submodules/t_vga_v1_FIFO_dual_clock.v" 174 0 0 } } { "t_vga_v1/synthesis/t_vga_v1.v" "" { Text "D:/Prj/ICSo/Tuyen/tuyen_vga_v1/t_vga_v1/synthesis/t_vga_v1.v" 1493 0 0 } } { "vga_v1.v" "" { Text "D:/Prj/ICSo/Tuyen/tuyen_vga_v1/vga_v1.v" 98 0 0 } } { "top_module.v" "" { Text "D:/Prj/ICSo/Tuyen/tuyen_vga_v1/top_module.v" 124 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1448012580769 "|top_module|vga_v1:VGACtrl|t_vga_v1:VGAController|t_vga_v1_FIFO_dual_clock:fifo_dual_clock|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|altsyncram_7ku:fifo_ram|ram_block14a4"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "vga_v1:VGACtrl\|t_vga_v1:VGAController\|t_vga_v1_FIFO_dual_clock:fifo_dual_clock\|dcfifo:Data_FIFO\|dcfifo_5oj1:auto_generated\|altsyncram_7ku:fifo_ram\|q_b\[5\] " "Synthesized away node \"vga_v1:VGACtrl\|t_vga_v1:VGAController\|t_vga_v1_FIFO_dual_clock:fifo_dual_clock\|dcfifo:Data_FIFO\|dcfifo_5oj1:auto_generated\|altsyncram_7ku:fifo_ram\|q_b\[5\]\"" {  } { { "db/altsyncram_7ku.tdf" "" { Text "D:/Prj/ICSo/Tuyen/tuyen_vga_v1/db/altsyncram_7ku.tdf" 184 2 0 } } { "db/dcfifo_5oj1.tdf" "" { Text "D:/Prj/ICSo/Tuyen/tuyen_vga_v1/db/dcfifo_5oj1.tdf" 63 2 0 } } { "dcfifo.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/dcfifo.tdf" 188 3 0 } } { "t_vga_v1/synthesis/submodules/t_vga_v1_FIFO_dual_clock.v" "" { Text "D:/Prj/ICSo/Tuyen/tuyen_vga_v1/t_vga_v1/synthesis/submodules/t_vga_v1_FIFO_dual_clock.v" 174 0 0 } } { "t_vga_v1/synthesis/t_vga_v1.v" "" { Text "D:/Prj/ICSo/Tuyen/tuyen_vga_v1/t_vga_v1/synthesis/t_vga_v1.v" 1493 0 0 } } { "vga_v1.v" "" { Text "D:/Prj/ICSo/Tuyen/tuyen_vga_v1/vga_v1.v" 98 0 0 } } { "top_module.v" "" { Text "D:/Prj/ICSo/Tuyen/tuyen_vga_v1/top_module.v" 124 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1448012580769 "|top_module|vga_v1:VGACtrl|t_vga_v1:VGAController|t_vga_v1_FIFO_dual_clock:fifo_dual_clock|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|altsyncram_7ku:fifo_ram|ram_block14a5"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "vga_v1:VGACtrl\|t_vga_v1:VGAController\|t_vga_v1_FIFO_dual_clock:fifo_dual_clock\|dcfifo:Data_FIFO\|dcfifo_5oj1:auto_generated\|altsyncram_7ku:fifo_ram\|q_b\[6\] " "Synthesized away node \"vga_v1:VGACtrl\|t_vga_v1:VGAController\|t_vga_v1_FIFO_dual_clock:fifo_dual_clock\|dcfifo:Data_FIFO\|dcfifo_5oj1:auto_generated\|altsyncram_7ku:fifo_ram\|q_b\[6\]\"" {  } { { "db/altsyncram_7ku.tdf" "" { Text "D:/Prj/ICSo/Tuyen/tuyen_vga_v1/db/altsyncram_7ku.tdf" 213 2 0 } } { "db/dcfifo_5oj1.tdf" "" { Text "D:/Prj/ICSo/Tuyen/tuyen_vga_v1/db/dcfifo_5oj1.tdf" 63 2 0 } } { "dcfifo.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/dcfifo.tdf" 188 3 0 } } { "t_vga_v1/synthesis/submodules/t_vga_v1_FIFO_dual_clock.v" "" { Text "D:/Prj/ICSo/Tuyen/tuyen_vga_v1/t_vga_v1/synthesis/submodules/t_vga_v1_FIFO_dual_clock.v" 174 0 0 } } { "t_vga_v1/synthesis/t_vga_v1.v" "" { Text "D:/Prj/ICSo/Tuyen/tuyen_vga_v1/t_vga_v1/synthesis/t_vga_v1.v" 1493 0 0 } } { "vga_v1.v" "" { Text "D:/Prj/ICSo/Tuyen/tuyen_vga_v1/vga_v1.v" 98 0 0 } } { "top_module.v" "" { Text "D:/Prj/ICSo/Tuyen/tuyen_vga_v1/top_module.v" 124 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1448012580769 "|top_module|vga_v1:VGACtrl|t_vga_v1:VGAController|t_vga_v1_FIFO_dual_clock:fifo_dual_clock|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|altsyncram_7ku:fifo_ram|ram_block14a6"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "vga_v1:VGACtrl\|t_vga_v1:VGAController\|t_vga_v1_FIFO_dual_clock:fifo_dual_clock\|dcfifo:Data_FIFO\|dcfifo_5oj1:auto_generated\|altsyncram_7ku:fifo_ram\|q_b\[7\] " "Synthesized away node \"vga_v1:VGACtrl\|t_vga_v1:VGAController\|t_vga_v1_FIFO_dual_clock:fifo_dual_clock\|dcfifo:Data_FIFO\|dcfifo_5oj1:auto_generated\|altsyncram_7ku:fifo_ram\|q_b\[7\]\"" {  } { { "db/altsyncram_7ku.tdf" "" { Text "D:/Prj/ICSo/Tuyen/tuyen_vga_v1/db/altsyncram_7ku.tdf" 242 2 0 } } { "db/dcfifo_5oj1.tdf" "" { Text "D:/Prj/ICSo/Tuyen/tuyen_vga_v1/db/dcfifo_5oj1.tdf" 63 2 0 } } { "dcfifo.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/dcfifo.tdf" 188 3 0 } } { "t_vga_v1/synthesis/submodules/t_vga_v1_FIFO_dual_clock.v" "" { Text "D:/Prj/ICSo/Tuyen/tuyen_vga_v1/t_vga_v1/synthesis/submodules/t_vga_v1_FIFO_dual_clock.v" 174 0 0 } } { "t_vga_v1/synthesis/t_vga_v1.v" "" { Text "D:/Prj/ICSo/Tuyen/tuyen_vga_v1/t_vga_v1/synthesis/t_vga_v1.v" 1493 0 0 } } { "vga_v1.v" "" { Text "D:/Prj/ICSo/Tuyen/tuyen_vga_v1/vga_v1.v" 98 0 0 } } { "top_module.v" "" { Text "D:/Prj/ICSo/Tuyen/tuyen_vga_v1/top_module.v" 124 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1448012580769 "|top_module|vga_v1:VGACtrl|t_vga_v1:VGAController|t_vga_v1_FIFO_dual_clock:fifo_dual_clock|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|altsyncram_7ku:fifo_ram|ram_block14a7"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "vga_v1:VGACtrl\|t_vga_v1:VGAController\|t_vga_v1_FIFO_dual_clock:fifo_dual_clock\|dcfifo:Data_FIFO\|dcfifo_5oj1:auto_generated\|altsyncram_7ku:fifo_ram\|q_b\[12\] " "Synthesized away node \"vga_v1:VGACtrl\|t_vga_v1:VGAController\|t_vga_v1_FIFO_dual_clock:fifo_dual_clock\|dcfifo:Data_FIFO\|dcfifo_5oj1:auto_generated\|altsyncram_7ku:fifo_ram\|q_b\[12\]\"" {  } { { "db/altsyncram_7ku.tdf" "" { Text "D:/Prj/ICSo/Tuyen/tuyen_vga_v1/db/altsyncram_7ku.tdf" 387 2 0 } } { "db/dcfifo_5oj1.tdf" "" { Text "D:/Prj/ICSo/Tuyen/tuyen_vga_v1/db/dcfifo_5oj1.tdf" 63 2 0 } } { "dcfifo.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/dcfifo.tdf" 188 3 0 } } { "t_vga_v1/synthesis/submodules/t_vga_v1_FIFO_dual_clock.v" "" { Text "D:/Prj/ICSo/Tuyen/tuyen_vga_v1/t_vga_v1/synthesis/submodules/t_vga_v1_FIFO_dual_clock.v" 174 0 0 } } { "t_vga_v1/synthesis/t_vga_v1.v" "" { Text "D:/Prj/ICSo/Tuyen/tuyen_vga_v1/t_vga_v1/synthesis/t_vga_v1.v" 1493 0 0 } } { "vga_v1.v" "" { Text "D:/Prj/ICSo/Tuyen/tuyen_vga_v1/vga_v1.v" 98 0 0 } } { "top_module.v" "" { Text "D:/Prj/ICSo/Tuyen/tuyen_vga_v1/top_module.v" 124 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1448012580769 "|top_module|vga_v1:VGACtrl|t_vga_v1:VGAController|t_vga_v1_FIFO_dual_clock:fifo_dual_clock|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|altsyncram_7ku:fifo_ram|ram_block14a12"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "vga_v1:VGACtrl\|t_vga_v1:VGAController\|t_vga_v1_FIFO_dual_clock:fifo_dual_clock\|dcfifo:Data_FIFO\|dcfifo_5oj1:auto_generated\|altsyncram_7ku:fifo_ram\|q_b\[13\] " "Synthesized away node \"vga_v1:VGACtrl\|t_vga_v1:VGAController\|t_vga_v1_FIFO_dual_clock:fifo_dual_clock\|dcfifo:Data_FIFO\|dcfifo_5oj1:auto_generated\|altsyncram_7ku:fifo_ram\|q_b\[13\]\"" {  } { { "db/altsyncram_7ku.tdf" "" { Text "D:/Prj/ICSo/Tuyen/tuyen_vga_v1/db/altsyncram_7ku.tdf" 416 2 0 } } { "db/dcfifo_5oj1.tdf" "" { Text "D:/Prj/ICSo/Tuyen/tuyen_vga_v1/db/dcfifo_5oj1.tdf" 63 2 0 } } { "dcfifo.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/dcfifo.tdf" 188 3 0 } } { "t_vga_v1/synthesis/submodules/t_vga_v1_FIFO_dual_clock.v" "" { Text "D:/Prj/ICSo/Tuyen/tuyen_vga_v1/t_vga_v1/synthesis/submodules/t_vga_v1_FIFO_dual_clock.v" 174 0 0 } } { "t_vga_v1/synthesis/t_vga_v1.v" "" { Text "D:/Prj/ICSo/Tuyen/tuyen_vga_v1/t_vga_v1/synthesis/t_vga_v1.v" 1493 0 0 } } { "vga_v1.v" "" { Text "D:/Prj/ICSo/Tuyen/tuyen_vga_v1/vga_v1.v" 98 0 0 } } { "top_module.v" "" { Text "D:/Prj/ICSo/Tuyen/tuyen_vga_v1/top_module.v" 124 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1448012580769 "|top_module|vga_v1:VGACtrl|t_vga_v1:VGAController|t_vga_v1_FIFO_dual_clock:fifo_dual_clock|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|altsyncram_7ku:fifo_ram|ram_block14a13"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "vga_v1:VGACtrl\|t_vga_v1:VGAController\|t_vga_v1_FIFO_dual_clock:fifo_dual_clock\|dcfifo:Data_FIFO\|dcfifo_5oj1:auto_generated\|altsyncram_7ku:fifo_ram\|q_b\[14\] " "Synthesized away node \"vga_v1:VGACtrl\|t_vga_v1:VGAController\|t_vga_v1_FIFO_dual_clock:fifo_dual_clock\|dcfifo:Data_FIFO\|dcfifo_5oj1:auto_generated\|altsyncram_7ku:fifo_ram\|q_b\[14\]\"" {  } { { "db/altsyncram_7ku.tdf" "" { Text "D:/Prj/ICSo/Tuyen/tuyen_vga_v1/db/altsyncram_7ku.tdf" 445 2 0 } } { "db/dcfifo_5oj1.tdf" "" { Text "D:/Prj/ICSo/Tuyen/tuyen_vga_v1/db/dcfifo_5oj1.tdf" 63 2 0 } } { "dcfifo.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/dcfifo.tdf" 188 3 0 } } { "t_vga_v1/synthesis/submodules/t_vga_v1_FIFO_dual_clock.v" "" { Text "D:/Prj/ICSo/Tuyen/tuyen_vga_v1/t_vga_v1/synthesis/submodules/t_vga_v1_FIFO_dual_clock.v" 174 0 0 } } { "t_vga_v1/synthesis/t_vga_v1.v" "" { Text "D:/Prj/ICSo/Tuyen/tuyen_vga_v1/t_vga_v1/synthesis/t_vga_v1.v" 1493 0 0 } } { "vga_v1.v" "" { Text "D:/Prj/ICSo/Tuyen/tuyen_vga_v1/vga_v1.v" 98 0 0 } } { "top_module.v" "" { Text "D:/Prj/ICSo/Tuyen/tuyen_vga_v1/top_module.v" 124 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1448012580769 "|top_module|vga_v1:VGACtrl|t_vga_v1:VGAController|t_vga_v1_FIFO_dual_clock:fifo_dual_clock|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|altsyncram_7ku:fifo_ram|ram_block14a14"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "vga_v1:VGACtrl\|t_vga_v1:VGAController\|t_vga_v1_FIFO_dual_clock:fifo_dual_clock\|dcfifo:Data_FIFO\|dcfifo_5oj1:auto_generated\|altsyncram_7ku:fifo_ram\|q_b\[15\] " "Synthesized away node \"vga_v1:VGACtrl\|t_vga_v1:VGAController\|t_vga_v1_FIFO_dual_clock:fifo_dual_clock\|dcfifo:Data_FIFO\|dcfifo_5oj1:auto_generated\|altsyncram_7ku:fifo_ram\|q_b\[15\]\"" {  } { { "db/altsyncram_7ku.tdf" "" { Text "D:/Prj/ICSo/Tuyen/tuyen_vga_v1/db/altsyncram_7ku.tdf" 474 2 0 } } { "db/dcfifo_5oj1.tdf" "" { Text "D:/Prj/ICSo/Tuyen/tuyen_vga_v1/db/dcfifo_5oj1.tdf" 63 2 0 } } { "dcfifo.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/dcfifo.tdf" 188 3 0 } } { "t_vga_v1/synthesis/submodules/t_vga_v1_FIFO_dual_clock.v" "" { Text "D:/Prj/ICSo/Tuyen/tuyen_vga_v1/t_vga_v1/synthesis/submodules/t_vga_v1_FIFO_dual_clock.v" 174 0 0 } } { "t_vga_v1/synthesis/t_vga_v1.v" "" { Text "D:/Prj/ICSo/Tuyen/tuyen_vga_v1/t_vga_v1/synthesis/t_vga_v1.v" 1493 0 0 } } { "vga_v1.v" "" { Text "D:/Prj/ICSo/Tuyen/tuyen_vga_v1/vga_v1.v" 98 0 0 } } { "top_module.v" "" { Text "D:/Prj/ICSo/Tuyen/tuyen_vga_v1/top_module.v" 124 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1448012580769 "|top_module|vga_v1:VGACtrl|t_vga_v1:VGAController|t_vga_v1_FIFO_dual_clock:fifo_dual_clock|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|altsyncram_7ku:fifo_ram|ram_block14a15"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "vga_v1:VGACtrl\|t_vga_v1:VGAController\|t_vga_v1_FIFO_dual_clock:fifo_dual_clock\|dcfifo:Data_FIFO\|dcfifo_5oj1:auto_generated\|altsyncram_7ku:fifo_ram\|q_b\[16\] " "Synthesized away node \"vga_v1:VGACtrl\|t_vga_v1:VGAController\|t_vga_v1_FIFO_dual_clock:fifo_dual_clock\|dcfifo:Data_FIFO\|dcfifo_5oj1:auto_generated\|altsyncram_7ku:fifo_ram\|q_b\[16\]\"" {  } { { "db/altsyncram_7ku.tdf" "" { Text "D:/Prj/ICSo/Tuyen/tuyen_vga_v1/db/altsyncram_7ku.tdf" 503 2 0 } } { "db/dcfifo_5oj1.tdf" "" { Text "D:/Prj/ICSo/Tuyen/tuyen_vga_v1/db/dcfifo_5oj1.tdf" 63 2 0 } } { "dcfifo.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/dcfifo.tdf" 188 3 0 } } { "t_vga_v1/synthesis/submodules/t_vga_v1_FIFO_dual_clock.v" "" { Text "D:/Prj/ICSo/Tuyen/tuyen_vga_v1/t_vga_v1/synthesis/submodules/t_vga_v1_FIFO_dual_clock.v" 174 0 0 } } { "t_vga_v1/synthesis/t_vga_v1.v" "" { Text "D:/Prj/ICSo/Tuyen/tuyen_vga_v1/t_vga_v1/synthesis/t_vga_v1.v" 1493 0 0 } } { "vga_v1.v" "" { Text "D:/Prj/ICSo/Tuyen/tuyen_vga_v1/vga_v1.v" 98 0 0 } } { "top_module.v" "" { Text "D:/Prj/ICSo/Tuyen/tuyen_vga_v1/top_module.v" 124 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1448012580769 "|top_module|vga_v1:VGACtrl|t_vga_v1:VGAController|t_vga_v1_FIFO_dual_clock:fifo_dual_clock|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|altsyncram_7ku:fifo_ram|ram_block14a16"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "vga_v1:VGACtrl\|t_vga_v1:VGAController\|t_vga_v1_FIFO_dual_clock:fifo_dual_clock\|dcfifo:Data_FIFO\|dcfifo_5oj1:auto_generated\|altsyncram_7ku:fifo_ram\|q_b\[17\] " "Synthesized away node \"vga_v1:VGACtrl\|t_vga_v1:VGAController\|t_vga_v1_FIFO_dual_clock:fifo_dual_clock\|dcfifo:Data_FIFO\|dcfifo_5oj1:auto_generated\|altsyncram_7ku:fifo_ram\|q_b\[17\]\"" {  } { { "db/altsyncram_7ku.tdf" "" { Text "D:/Prj/ICSo/Tuyen/tuyen_vga_v1/db/altsyncram_7ku.tdf" 532 2 0 } } { "db/dcfifo_5oj1.tdf" "" { Text "D:/Prj/ICSo/Tuyen/tuyen_vga_v1/db/dcfifo_5oj1.tdf" 63 2 0 } } { "dcfifo.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/dcfifo.tdf" 188 3 0 } } { "t_vga_v1/synthesis/submodules/t_vga_v1_FIFO_dual_clock.v" "" { Text "D:/Prj/ICSo/Tuyen/tuyen_vga_v1/t_vga_v1/synthesis/submodules/t_vga_v1_FIFO_dual_clock.v" 174 0 0 } } { "t_vga_v1/synthesis/t_vga_v1.v" "" { Text "D:/Prj/ICSo/Tuyen/tuyen_vga_v1/t_vga_v1/synthesis/t_vga_v1.v" 1493 0 0 } } { "vga_v1.v" "" { Text "D:/Prj/ICSo/Tuyen/tuyen_vga_v1/vga_v1.v" 98 0 0 } } { "top_module.v" "" { Text "D:/Prj/ICSo/Tuyen/tuyen_vga_v1/top_module.v" 124 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1448012580769 "|top_module|vga_v1:VGACtrl|t_vga_v1:VGAController|t_vga_v1_FIFO_dual_clock:fifo_dual_clock|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|altsyncram_7ku:fifo_ram|ram_block14a17"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "vga_v1:VGACtrl\|t_vga_v1:VGAController\|t_vga_v1_FIFO_dual_clock:fifo_dual_clock\|dcfifo:Data_FIFO\|dcfifo_5oj1:auto_generated\|altsyncram_7ku:fifo_ram\|q_b\[22\] " "Synthesized away node \"vga_v1:VGACtrl\|t_vga_v1:VGAController\|t_vga_v1_FIFO_dual_clock:fifo_dual_clock\|dcfifo:Data_FIFO\|dcfifo_5oj1:auto_generated\|altsyncram_7ku:fifo_ram\|q_b\[22\]\"" {  } { { "db/altsyncram_7ku.tdf" "" { Text "D:/Prj/ICSo/Tuyen/tuyen_vga_v1/db/altsyncram_7ku.tdf" 677 2 0 } } { "db/dcfifo_5oj1.tdf" "" { Text "D:/Prj/ICSo/Tuyen/tuyen_vga_v1/db/dcfifo_5oj1.tdf" 63 2 0 } } { "dcfifo.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/dcfifo.tdf" 188 3 0 } } { "t_vga_v1/synthesis/submodules/t_vga_v1_FIFO_dual_clock.v" "" { Text "D:/Prj/ICSo/Tuyen/tuyen_vga_v1/t_vga_v1/synthesis/submodules/t_vga_v1_FIFO_dual_clock.v" 174 0 0 } } { "t_vga_v1/synthesis/t_vga_v1.v" "" { Text "D:/Prj/ICSo/Tuyen/tuyen_vga_v1/t_vga_v1/synthesis/t_vga_v1.v" 1493 0 0 } } { "vga_v1.v" "" { Text "D:/Prj/ICSo/Tuyen/tuyen_vga_v1/vga_v1.v" 98 0 0 } } { "top_module.v" "" { Text "D:/Prj/ICSo/Tuyen/tuyen_vga_v1/top_module.v" 124 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1448012580769 "|top_module|vga_v1:VGACtrl|t_vga_v1:VGAController|t_vga_v1_FIFO_dual_clock:fifo_dual_clock|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|altsyncram_7ku:fifo_ram|ram_block14a22"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "vga_v1:VGACtrl\|t_vga_v1:VGAController\|t_vga_v1_FIFO_dual_clock:fifo_dual_clock\|dcfifo:Data_FIFO\|dcfifo_5oj1:auto_generated\|altsyncram_7ku:fifo_ram\|q_b\[23\] " "Synthesized away node \"vga_v1:VGACtrl\|t_vga_v1:VGAController\|t_vga_v1_FIFO_dual_clock:fifo_dual_clock\|dcfifo:Data_FIFO\|dcfifo_5oj1:auto_generated\|altsyncram_7ku:fifo_ram\|q_b\[23\]\"" {  } { { "db/altsyncram_7ku.tdf" "" { Text "D:/Prj/ICSo/Tuyen/tuyen_vga_v1/db/altsyncram_7ku.tdf" 706 2 0 } } { "db/dcfifo_5oj1.tdf" "" { Text "D:/Prj/ICSo/Tuyen/tuyen_vga_v1/db/dcfifo_5oj1.tdf" 63 2 0 } } { "dcfifo.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/dcfifo.tdf" 188 3 0 } } { "t_vga_v1/synthesis/submodules/t_vga_v1_FIFO_dual_clock.v" "" { Text "D:/Prj/ICSo/Tuyen/tuyen_vga_v1/t_vga_v1/synthesis/submodules/t_vga_v1_FIFO_dual_clock.v" 174 0 0 } } { "t_vga_v1/synthesis/t_vga_v1.v" "" { Text "D:/Prj/ICSo/Tuyen/tuyen_vga_v1/t_vga_v1/synthesis/t_vga_v1.v" 1493 0 0 } } { "vga_v1.v" "" { Text "D:/Prj/ICSo/Tuyen/tuyen_vga_v1/vga_v1.v" 98 0 0 } } { "top_module.v" "" { Text "D:/Prj/ICSo/Tuyen/tuyen_vga_v1/top_module.v" 124 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1448012580769 "|top_module|vga_v1:VGACtrl|t_vga_v1:VGAController|t_vga_v1_FIFO_dual_clock:fifo_dual_clock|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|altsyncram_7ku:fifo_ram|ram_block14a23"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "vga_v1:VGACtrl\|t_vga_v1:VGAController\|t_vga_v1_FIFO_dual_clock:fifo_dual_clock\|dcfifo:Data_FIFO\|dcfifo_5oj1:auto_generated\|altsyncram_7ku:fifo_ram\|q_b\[24\] " "Synthesized away node \"vga_v1:VGACtrl\|t_vga_v1:VGAController\|t_vga_v1_FIFO_dual_clock:fifo_dual_clock\|dcfifo:Data_FIFO\|dcfifo_5oj1:auto_generated\|altsyncram_7ku:fifo_ram\|q_b\[24\]\"" {  } { { "db/altsyncram_7ku.tdf" "" { Text "D:/Prj/ICSo/Tuyen/tuyen_vga_v1/db/altsyncram_7ku.tdf" 735 2 0 } } { "db/dcfifo_5oj1.tdf" "" { Text "D:/Prj/ICSo/Tuyen/tuyen_vga_v1/db/dcfifo_5oj1.tdf" 63 2 0 } } { "dcfifo.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/dcfifo.tdf" 188 3 0 } } { "t_vga_v1/synthesis/submodules/t_vga_v1_FIFO_dual_clock.v" "" { Text "D:/Prj/ICSo/Tuyen/tuyen_vga_v1/t_vga_v1/synthesis/submodules/t_vga_v1_FIFO_dual_clock.v" 174 0 0 } } { "t_vga_v1/synthesis/t_vga_v1.v" "" { Text "D:/Prj/ICSo/Tuyen/tuyen_vga_v1/t_vga_v1/synthesis/t_vga_v1.v" 1493 0 0 } } { "vga_v1.v" "" { Text "D:/Prj/ICSo/Tuyen/tuyen_vga_v1/vga_v1.v" 98 0 0 } } { "top_module.v" "" { Text "D:/Prj/ICSo/Tuyen/tuyen_vga_v1/top_module.v" 124 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1448012580769 "|top_module|vga_v1:VGACtrl|t_vga_v1:VGAController|t_vga_v1_FIFO_dual_clock:fifo_dual_clock|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|altsyncram_7ku:fifo_ram|ram_block14a24"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "vga_v1:VGACtrl\|t_vga_v1:VGAController\|t_vga_v1_FIFO_dual_clock:fifo_dual_clock\|dcfifo:Data_FIFO\|dcfifo_5oj1:auto_generated\|altsyncram_7ku:fifo_ram\|q_b\[25\] " "Synthesized away node \"vga_v1:VGACtrl\|t_vga_v1:VGAController\|t_vga_v1_FIFO_dual_clock:fifo_dual_clock\|dcfifo:Data_FIFO\|dcfifo_5oj1:auto_generated\|altsyncram_7ku:fifo_ram\|q_b\[25\]\"" {  } { { "db/altsyncram_7ku.tdf" "" { Text "D:/Prj/ICSo/Tuyen/tuyen_vga_v1/db/altsyncram_7ku.tdf" 764 2 0 } } { "db/dcfifo_5oj1.tdf" "" { Text "D:/Prj/ICSo/Tuyen/tuyen_vga_v1/db/dcfifo_5oj1.tdf" 63 2 0 } } { "dcfifo.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/dcfifo.tdf" 188 3 0 } } { "t_vga_v1/synthesis/submodules/t_vga_v1_FIFO_dual_clock.v" "" { Text "D:/Prj/ICSo/Tuyen/tuyen_vga_v1/t_vga_v1/synthesis/submodules/t_vga_v1_FIFO_dual_clock.v" 174 0 0 } } { "t_vga_v1/synthesis/t_vga_v1.v" "" { Text "D:/Prj/ICSo/Tuyen/tuyen_vga_v1/t_vga_v1/synthesis/t_vga_v1.v" 1493 0 0 } } { "vga_v1.v" "" { Text "D:/Prj/ICSo/Tuyen/tuyen_vga_v1/vga_v1.v" 98 0 0 } } { "top_module.v" "" { Text "D:/Prj/ICSo/Tuyen/tuyen_vga_v1/top_module.v" 124 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1448012580769 "|top_module|vga_v1:VGACtrl|t_vga_v1:VGAController|t_vga_v1_FIFO_dual_clock:fifo_dual_clock|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|altsyncram_7ku:fifo_ram|ram_block14a25"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "vga_v1:VGACtrl\|t_vga_v1:VGAController\|t_vga_v1_FIFO_dual_clock:fifo_dual_clock\|dcfifo:Data_FIFO\|dcfifo_5oj1:auto_generated\|altsyncram_7ku:fifo_ram\|q_b\[26\] " "Synthesized away node \"vga_v1:VGACtrl\|t_vga_v1:VGAController\|t_vga_v1_FIFO_dual_clock:fifo_dual_clock\|dcfifo:Data_FIFO\|dcfifo_5oj1:auto_generated\|altsyncram_7ku:fifo_ram\|q_b\[26\]\"" {  } { { "db/altsyncram_7ku.tdf" "" { Text "D:/Prj/ICSo/Tuyen/tuyen_vga_v1/db/altsyncram_7ku.tdf" 793 2 0 } } { "db/dcfifo_5oj1.tdf" "" { Text "D:/Prj/ICSo/Tuyen/tuyen_vga_v1/db/dcfifo_5oj1.tdf" 63 2 0 } } { "dcfifo.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/dcfifo.tdf" 188 3 0 } } { "t_vga_v1/synthesis/submodules/t_vga_v1_FIFO_dual_clock.v" "" { Text "D:/Prj/ICSo/Tuyen/tuyen_vga_v1/t_vga_v1/synthesis/submodules/t_vga_v1_FIFO_dual_clock.v" 174 0 0 } } { "t_vga_v1/synthesis/t_vga_v1.v" "" { Text "D:/Prj/ICSo/Tuyen/tuyen_vga_v1/t_vga_v1/synthesis/t_vga_v1.v" 1493 0 0 } } { "vga_v1.v" "" { Text "D:/Prj/ICSo/Tuyen/tuyen_vga_v1/vga_v1.v" 98 0 0 } } { "top_module.v" "" { Text "D:/Prj/ICSo/Tuyen/tuyen_vga_v1/top_module.v" 124 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1448012580769 "|top_module|vga_v1:VGACtrl|t_vga_v1:VGAController|t_vga_v1_FIFO_dual_clock:fifo_dual_clock|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|altsyncram_7ku:fifo_ram|ram_block14a26"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "vga_v1:VGACtrl\|t_vga_v1:VGAController\|t_vga_v1_FIFO_dual_clock:fifo_dual_clock\|dcfifo:Data_FIFO\|dcfifo_5oj1:auto_generated\|altsyncram_7ku:fifo_ram\|q_b\[27\] " "Synthesized away node \"vga_v1:VGACtrl\|t_vga_v1:VGAController\|t_vga_v1_FIFO_dual_clock:fifo_dual_clock\|dcfifo:Data_FIFO\|dcfifo_5oj1:auto_generated\|altsyncram_7ku:fifo_ram\|q_b\[27\]\"" {  } { { "db/altsyncram_7ku.tdf" "" { Text "D:/Prj/ICSo/Tuyen/tuyen_vga_v1/db/altsyncram_7ku.tdf" 822 2 0 } } { "db/dcfifo_5oj1.tdf" "" { Text "D:/Prj/ICSo/Tuyen/tuyen_vga_v1/db/dcfifo_5oj1.tdf" 63 2 0 } } { "dcfifo.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/dcfifo.tdf" 188 3 0 } } { "t_vga_v1/synthesis/submodules/t_vga_v1_FIFO_dual_clock.v" "" { Text "D:/Prj/ICSo/Tuyen/tuyen_vga_v1/t_vga_v1/synthesis/submodules/t_vga_v1_FIFO_dual_clock.v" 174 0 0 } } { "t_vga_v1/synthesis/t_vga_v1.v" "" { Text "D:/Prj/ICSo/Tuyen/tuyen_vga_v1/t_vga_v1/synthesis/t_vga_v1.v" 1493 0 0 } } { "vga_v1.v" "" { Text "D:/Prj/ICSo/Tuyen/tuyen_vga_v1/vga_v1.v" 98 0 0 } } { "top_module.v" "" { Text "D:/Prj/ICSo/Tuyen/tuyen_vga_v1/top_module.v" 124 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1448012580769 "|top_module|vga_v1:VGACtrl|t_vga_v1:VGAController|t_vga_v1_FIFO_dual_clock:fifo_dual_clock|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|altsyncram_7ku:fifo_ram|ram_block14a27"}  } {  } 0 14285 "Synthesized away the following %1!s! node(s):" 0 0 "Quartus II" 0 -1 1448012580769 ""}  } {  } 0 14284 "Synthesized away the following node(s):" 0 0 "Quartus II" 0 -1 1448012580769 ""}
{ "Info" "IINFER_UNINFERRED_RAM_SUMMARY" "1 " "Found 1 instances of uninferred RAM logic" { { "Info" "IINFER_RAM_UNINFERRED_DUE_TO_SIZE" "vga_v1:VGACtrl\|t_vga_v1:VGAController\|altera_avalon_sc_fifo:sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo\|mem " "RAM logic \"vga_v1:VGACtrl\|t_vga_v1:VGAController\|altera_avalon_sc_fifo:sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo\|mem\" is uninferred due to inappropriate RAM size" {  } { { "t_vga_v1/synthesis/submodules/altera_avalon_sc_fifo.v" "mem" { Text "D:/Prj/ICSo/Tuyen/tuyen_vga_v1/t_vga_v1/synthesis/submodules/altera_avalon_sc_fifo.v" 108 -1 0 } }  } 0 276004 "RAM logic \"%1!s!\" is uninferred due to inappropriate RAM size" 0 0 "Quartus II" 0 -1 1448012584098 ""}  } {  } 0 276014 "Found %1!d! instances of uninferred RAM logic" 0 0 "Quartus II" 0 -1 1448012584098 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "9 " "9 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Quartus II" 0 -1 1448012591265 ""}
{ "Info" "IMLS_MLS_DUP_LATCH_INFO_HDR" "" "Duplicate LATCH primitives merged into single LATCH primitive" { { "Info" "IMLS_MLS_DUP_LATCH_INFO" "edge_detec:EdgeDetection\|data_raw_reg\[7\] edge_detec:EdgeDetection\|data_raw_reg\[4\] " "Duplicate LATCH primitive \"edge_detec:EdgeDetection\|data_raw_reg\[7\]\" merged with LATCH primitive \"edge_detec:EdgeDetection\|data_raw_reg\[4\]\"" {  } { { "edge_detec.v" "" { Text "D:/Prj/ICSo/Tuyen/tuyen_vga_v1/edge_detec.v" 39 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Quartus II" 0 -1 1448012591696 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "edge_detec:EdgeDetection\|data_raw_reg\[6\] edge_detec:EdgeDetection\|data_raw_reg\[4\] " "Duplicate LATCH primitive \"edge_detec:EdgeDetection\|data_raw_reg\[6\]\" merged with LATCH primitive \"edge_detec:EdgeDetection\|data_raw_reg\[4\]\"" {  } { { "edge_detec.v" "" { Text "D:/Prj/ICSo/Tuyen/tuyen_vga_v1/edge_detec.v" 39 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Quartus II" 0 -1 1448012591696 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "edge_detec:EdgeDetection\|data_raw_reg\[5\] edge_detec:EdgeDetection\|data_raw_reg\[4\] " "Duplicate LATCH primitive \"edge_detec:EdgeDetection\|data_raw_reg\[5\]\" merged with LATCH primitive \"edge_detec:EdgeDetection\|data_raw_reg\[4\]\"" {  } { { "edge_detec.v" "" { Text "D:/Prj/ICSo/Tuyen/tuyen_vga_v1/edge_detec.v" 39 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Quartus II" 0 -1 1448012591696 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "edge_detec:EdgeDetection\|data_raw_reg\[3\] edge_detec:EdgeDetection\|data_raw_reg\[4\] " "Duplicate LATCH primitive \"edge_detec:EdgeDetection\|data_raw_reg\[3\]\" merged with LATCH primitive \"edge_detec:EdgeDetection\|data_raw_reg\[4\]\"" {  } { { "edge_detec.v" "" { Text "D:/Prj/ICSo/Tuyen/tuyen_vga_v1/edge_detec.v" 39 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Quartus II" 0 -1 1448012591696 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "edge_detec:EdgeDetection\|data_raw_reg\[2\] edge_detec:EdgeDetection\|data_raw_reg\[4\] " "Duplicate LATCH primitive \"edge_detec:EdgeDetection\|data_raw_reg\[2\]\" merged with LATCH primitive \"edge_detec:EdgeDetection\|data_raw_reg\[4\]\"" {  } { { "edge_detec.v" "" { Text "D:/Prj/ICSo/Tuyen/tuyen_vga_v1/edge_detec.v" 39 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Quartus II" 0 -1 1448012591696 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "edge_detec:EdgeDetection\|data_raw_reg\[1\] edge_detec:EdgeDetection\|data_raw_reg\[4\] " "Duplicate LATCH primitive \"edge_detec:EdgeDetection\|data_raw_reg\[1\]\" merged with LATCH primitive \"edge_detec:EdgeDetection\|data_raw_reg\[4\]\"" {  } { { "edge_detec.v" "" { Text "D:/Prj/ICSo/Tuyen/tuyen_vga_v1/edge_detec.v" 39 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Quartus II" 0 -1 1448012591696 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "edge_detec:EdgeDetection\|data_raw_reg\[0\] edge_detec:EdgeDetection\|data_raw_reg\[4\] " "Duplicate LATCH primitive \"edge_detec:EdgeDetection\|data_raw_reg\[0\]\" merged with LATCH primitive \"edge_detec:EdgeDetection\|data_raw_reg\[4\]\"" {  } { { "edge_detec.v" "" { Text "D:/Prj/ICSo/Tuyen/tuyen_vga_v1/edge_detec.v" 39 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Quartus II" 0 -1 1448012591696 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "filter_medium:FilterMedian\|data_raw_reg\[7\] filter_medium:FilterMedian\|data_raw_reg\[4\] " "Duplicate LATCH primitive \"filter_medium:FilterMedian\|data_raw_reg\[7\]\" merged with LATCH primitive \"filter_medium:FilterMedian\|data_raw_reg\[4\]\"" {  } { { "filter_medium.v" "" { Text "D:/Prj/ICSo/Tuyen/tuyen_vga_v1/filter_medium.v" 57 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Quartus II" 0 -1 1448012591696 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "filter_medium:FilterMedian\|data_raw_reg\[6\] filter_medium:FilterMedian\|data_raw_reg\[4\] " "Duplicate LATCH primitive \"filter_medium:FilterMedian\|data_raw_reg\[6\]\" merged with LATCH primitive \"filter_medium:FilterMedian\|data_raw_reg\[4\]\"" {  } { { "filter_medium.v" "" { Text "D:/Prj/ICSo/Tuyen/tuyen_vga_v1/filter_medium.v" 57 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Quartus II" 0 -1 1448012591696 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "filter_medium:FilterMedian\|data_raw_reg\[5\] filter_medium:FilterMedian\|data_raw_reg\[4\] " "Duplicate LATCH primitive \"filter_medium:FilterMedian\|data_raw_reg\[5\]\" merged with LATCH primitive \"filter_medium:FilterMedian\|data_raw_reg\[4\]\"" {  } { { "filter_medium.v" "" { Text "D:/Prj/ICSo/Tuyen/tuyen_vga_v1/filter_medium.v" 57 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Quartus II" 0 -1 1448012591696 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "filter_medium:FilterMedian\|data_raw_reg\[3\] filter_medium:FilterMedian\|data_raw_reg\[4\] " "Duplicate LATCH primitive \"filter_medium:FilterMedian\|data_raw_reg\[3\]\" merged with LATCH primitive \"filter_medium:FilterMedian\|data_raw_reg\[4\]\"" {  } { { "filter_medium.v" "" { Text "D:/Prj/ICSo/Tuyen/tuyen_vga_v1/filter_medium.v" 57 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Quartus II" 0 -1 1448012591696 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "filter_medium:FilterMedian\|data_raw_reg\[2\] filter_medium:FilterMedian\|data_raw_reg\[4\] " "Duplicate LATCH primitive \"filter_medium:FilterMedian\|data_raw_reg\[2\]\" merged with LATCH primitive \"filter_medium:FilterMedian\|data_raw_reg\[4\]\"" {  } { { "filter_medium.v" "" { Text "D:/Prj/ICSo/Tuyen/tuyen_vga_v1/filter_medium.v" 57 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Quartus II" 0 -1 1448012591696 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "filter_medium:FilterMedian\|data_raw_reg\[1\] filter_medium:FilterMedian\|data_raw_reg\[4\] " "Duplicate LATCH primitive \"filter_medium:FilterMedian\|data_raw_reg\[1\]\" merged with LATCH primitive \"filter_medium:FilterMedian\|data_raw_reg\[4\]\"" {  } { { "filter_medium.v" "" { Text "D:/Prj/ICSo/Tuyen/tuyen_vga_v1/filter_medium.v" 57 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Quartus II" 0 -1 1448012591696 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "filter_medium:FilterMedian\|data_raw_reg\[0\] filter_medium:FilterMedian\|data_raw_reg\[4\] " "Duplicate LATCH primitive \"filter_medium:FilterMedian\|data_raw_reg\[0\]\" merged with LATCH primitive \"filter_medium:FilterMedian\|data_raw_reg\[4\]\"" {  } { { "filter_medium.v" "" { Text "D:/Prj/ICSo/Tuyen/tuyen_vga_v1/filter_medium.v" 57 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Quartus II" 0 -1 1448012591696 ""}  } {  } 0 13025 "Duplicate LATCH primitives merged into single LATCH primitive" 0 0 "Quartus II" 0 -1 1448012591696 ""}
{ "Info" "IMLS_MLS_PRESET_POWER_UP" "" "Registers with preset signals will power-up high" {  } { { "t_vga_v1/synthesis/submodules/t_vga_v1_sdram_controller.v" "" { Text "D:/Prj/ICSo/Tuyen/tuyen_vga_v1/t_vga_v1/synthesis/submodules/t_vga_v1_sdram_controller.v" 440 -1 0 } } { "t_vga_v1/synthesis/submodules/Altera_UP_Flash_Memory_Controller.vhd" "" { Text "D:/Prj/ICSo/Tuyen/tuyen_vga_v1/t_vga_v1/synthesis/submodules/Altera_UP_Flash_Memory_Controller.vhd" 141 -1 0 } } { "t_vga_v1/synthesis/submodules/t_vga_v1_cpu_v1.v" "" { Text "D:/Prj/ICSo/Tuyen/tuyen_vga_v1/t_vga_v1/synthesis/submodules/t_vga_v1_cpu_v1.v" 3167 -1 0 } } { "t_vga_v1/synthesis/submodules/t_vga_v1_sdram_controller.v" "" { Text "D:/Prj/ICSo/Tuyen/tuyen_vga_v1/t_vga_v1/synthesis/submodules/t_vga_v1_sdram_controller.v" 354 -1 0 } } { "t_vga_v1/synthesis/submodules/altera_reset_synchronizer.v" "" { Text "D:/Prj/ICSo/Tuyen/tuyen_vga_v1/t_vga_v1/synthesis/submodules/altera_reset_synchronizer.v" 62 -1 0 } } { "t_vga_v1/synthesis/submodules/altera_merlin_arbitrator.sv" "" { Text "D:/Prj/ICSo/Tuyen/tuyen_vga_v1/t_vga_v1/synthesis/submodules/altera_merlin_arbitrator.sv" 203 -1 0 } } { "t_vga_v1/synthesis/submodules/altera_merlin_master_agent.sv" "" { Text "D:/Prj/ICSo/Tuyen/tuyen_vga_v1/t_vga_v1/synthesis/submodules/altera_merlin_master_agent.sv" 276 -1 0 } } { "t_vga_v1/synthesis/submodules/t_vga_v1_jtag_uart_0.v" "" { Text "D:/Prj/ICSo/Tuyen/tuyen_vga_v1/t_vga_v1/synthesis/submodules/t_vga_v1_jtag_uart_0.v" 348 -1 0 } } { "t_vga_v1/synthesis/submodules/altera_merlin_slave_translator.sv" "" { Text "D:/Prj/ICSo/Tuyen/tuyen_vga_v1/t_vga_v1/synthesis/submodules/altera_merlin_slave_translator.sv" 296 -1 0 } } { "t_vga_v1/synthesis/submodules/t_vga_v1_sdram_controller.v" "" { Text "D:/Prj/ICSo/Tuyen/tuyen_vga_v1/t_vga_v1/synthesis/submodules/t_vga_v1_sdram_controller.v" 304 -1 0 } } { "alt_jtag_atlantic.v" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/alt_jtag_atlantic.v" 291 -1 0 } } { "t_vga_v1/synthesis/submodules/t_vga_v1_cpu_v1.v" "" { Text "D:/Prj/ICSo/Tuyen/tuyen_vga_v1/t_vga_v1/synthesis/submodules/t_vga_v1_cpu_v1.v" 3740 -1 0 } } { "t_vga_v1/synthesis/submodules/t_vga_v1_jtag_uart_0.v" "" { Text "D:/Prj/ICSo/Tuyen/tuyen_vga_v1/t_vga_v1/synthesis/submodules/t_vga_v1_jtag_uart_0.v" 393 -1 0 } } { "t_vga_v1/synthesis/submodules/altera_avalon_sc_fifo.v" "" { Text "D:/Prj/ICSo/Tuyen/tuyen_vga_v1/t_vga_v1/synthesis/submodules/altera_avalon_sc_fifo.v" 123 -1 0 } } { "t_vga_v1/synthesis/submodules/t_vga_v1_cpu_v1.v" "" { Text "D:/Prj/ICSo/Tuyen/tuyen_vga_v1/t_vga_v1/synthesis/submodules/t_vga_v1_cpu_v1.v" 599 -1 0 } } { "alt_jtag_atlantic.v" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/alt_jtag_atlantic.v" 224 -1 0 } } { "db/a_graycounter_f86.tdf" "" { Text "D:/Prj/ICSo/Tuyen/tuyen_vga_v1/db/a_graycounter_f86.tdf" 37 2 0 } }  } 0 13000 "Registers with preset signals will power-up high" 0 0 "Quartus II" 0 -1 1448012591757 ""}
{ "Info" "IMLS_MLS_DEV_CLRN_SETS_REGISTERS" "" "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" {  } {  } 0 13003 "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" 0 0 "Quartus II" 0 -1 1448012591758 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_CKE VCC " "Pin \"DRAM_CKE\" is stuck at VCC" {  } { { "top_module.v" "" { Text "D:/Prj/ICSo/Tuyen/tuyen_vga_v1/top_module.v" 26 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1448012595315 "|top_module|DRAM_CKE"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Quartus II" 0 -1 1448012595315 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "510 " "510 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Quartus II" 0 -1 1448012598753 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "D:/Prj/ICSo/Tuyen/tuyen_vga_v1/output_files/t_vga_v1.map.smsg " "Generated suppressed messages file D:/Prj/ICSo/Tuyen/tuyen_vga_v1/output_files/t_vga_v1.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Quartus II" 0 -1 1448012599823 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "1 0 1 0 0 " "Adding 1 node(s), including 0 DDIO, 1 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1448012603556 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1448012603556 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "5383 " "Implemented 5383 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "8 " "Implemented 8 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1448012607577 ""} { "Info" "ICUT_CUT_TM_OPINS" "89 " "Implemented 89 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1448012607577 ""} { "Info" "ICUT_CUT_TM_BIDIRS" "40 " "Implemented 40 bidirectional pins" {  } {  } 0 21060 "Implemented %1!d! bidirectional pins" 0 0 "Quartus II" 0 -1 1448012607577 ""} { "Info" "ICUT_CUT_TM_LCELLS" "5082 " "Implemented 5082 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1448012607577 ""} { "Info" "ICUT_CUT_TM_RAMS" "162 " "Implemented 162 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Quartus II" 0 -1 1448012607577 ""} { "Info" "ICUT_CUT_TM_PLLS" "1 " "Implemented 1 PLLs" {  } {  } 0 21065 "Implemented %1!d! PLLs" 0 0 "Quartus II" 0 -1 1448012607577 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1448012607577 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 55 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 55 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "670 " "Peak virtual memory: 670 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1448012607738 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Nov 20 16:43:27 2015 " "Processing ended: Fri Nov 20 16:43:27 2015" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1448012607738 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:43 " "Elapsed time: 00:00:43" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1448012607738 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:33 " "Total CPU time (on all processors): 00:00:33" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1448012607738 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1448012607738 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1448012625255 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus II 64-Bit " "Running Quartus II 64-Bit Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1448012625257 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Nov 20 16:43:43 2015 " "Processing started: Fri Nov 20 16:43:43 2015" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1448012625257 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Fitter" 0 -1 1448012625257 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off t_vga_v1 -c t_vga_v1 " "Command: quartus_fit --read_settings_files=off --write_settings_files=off t_vga_v1 -c t_vga_v1" {  } {  } 0 0 "Command: %1!s!" 0 0 "Fitter" 0 -1 1448012625257 ""}
{ "Info" "0" "" "qfit2_default_script.tcl version: #1" {  } {  } 0 0 "qfit2_default_script.tcl version: #1" 0 0 "Fitter" 0 0 1448012625666 ""}
{ "Info" "0" "" "Project  = t_vga_v1" {  } {  } 0 0 "Project  = t_vga_v1" 0 0 "Fitter" 0 0 1448012625667 ""}
{ "Info" "0" "" "Revision = t_vga_v1" {  } {  } 0 0 "Revision = t_vga_v1" 0 0 "Fitter" 0 0 1448012625667 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Fitter" 0 -1 1448012628005 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "t_vga_v1 EP2C20F484C7 " "Selected device EP2C20F484C7 for design \"t_vga_v1\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1448012628208 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1448012628303 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1448012628303 ""}
{ "Info" "ICUT_CUT_PLL_COMPUTATION_SUCCESS" "vga_v1:VGACtrl\|t_vga_v1:VGAController\|t_vga_v1_up_clocks:up_clocks\|altpll:DE_Clock_Generator_System\|pll Cyclone II PLL " "Implemented PLL \"vga_v1:VGACtrl\|t_vga_v1:VGAController\|t_vga_v1_up_clocks:up_clocks\|altpll:DE_Clock_Generator_System\|pll\" as Cyclone II PLL type" { { "Info" "ICUT_CUT_YGR_PLL_PARAMETERS_FACTORS" "vga_v1:VGACtrl\|t_vga_v1:VGAController\|t_vga_v1_up_clocks:up_clocks\|altpll:DE_Clock_Generator_System\|_clk0 1 1 0 0 " "Implementing clock multiplication of 1, clock division of 1, and phase shift of 0 degrees (0 ps) for vga_v1:VGACtrl\|t_vga_v1:VGAController\|t_vga_v1_up_clocks:up_clocks\|altpll:DE_Clock_Generator_System\|_clk0 port" {  } { { "altpll.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altpll.tdf" 920 3 0 } } { "" "" { Generic "D:/Prj/ICSo/Tuyen/tuyen_vga_v1/" { { 0 { 0 ""} 0 3118 9224 9983 0}  }  } }  } 0 15099 "Implementing clock multiplication of %2!d!, clock division of %3!d!, and phase shift of %4!d! degrees (%5!d! ps) for %1!s! port" 0 0 "Quartus II" 0 -1 1448012628447 ""} { "Info" "ICUT_CUT_YGR_PLL_PARAMETERS_FACTORS" "vga_v1:VGACtrl\|t_vga_v1:VGAController\|t_vga_v1_up_clocks:up_clocks\|altpll:DE_Clock_Generator_System\|_clk1 1 1 -54 -3000 " "Implementing clock multiplication of 1, clock division of 1, and phase shift of -54 degrees (-3000 ps) for vga_v1:VGACtrl\|t_vga_v1:VGAController\|t_vga_v1_up_clocks:up_clocks\|altpll:DE_Clock_Generator_System\|_clk1 port" {  } { { "altpll.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altpll.tdf" 917 3 0 } } { "" "" { Generic "D:/Prj/ICSo/Tuyen/tuyen_vga_v1/" { { 0 { 0 ""} 0 3119 9224 9983 0}  }  } }  } 0 15099 "Implementing clock multiplication of %2!d!, clock division of %3!d!, and phase shift of %4!d! degrees (%5!d! ps) for %1!s! port" 0 0 "Quartus II" 0 -1 1448012628447 ""} { "Info" "ICUT_CUT_YGR_PLL_PARAMETERS_FACTORS" "vga_v1:VGACtrl\|t_vga_v1:VGAController\|t_vga_v1_up_clocks:up_clocks\|altpll:DE_Clock_Generator_System\|_clk2 1 2 180 20000 " "Implementing clock multiplication of 1, clock division of 2, and phase shift of 180 degrees (20000 ps) for vga_v1:VGACtrl\|t_vga_v1:VGAController\|t_vga_v1_up_clocks:up_clocks\|altpll:DE_Clock_Generator_System\|_clk2 port" {  } { { "altpll.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altpll.tdf" 914 3 0 } } { "" "" { Generic "D:/Prj/ICSo/Tuyen/tuyen_vga_v1/" { { 0 { 0 ""} 0 3120 9224 9983 0}  }  } }  } 0 15099 "Implementing clock multiplication of %2!d!, clock division of %3!d!, and phase shift of %4!d! degrees (%5!d! ps) for %1!s! port" 0 0 "Quartus II" 0 -1 1448012628447 ""}  } { { "altpll.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altpll.tdf" 920 3 0 } } { "" "" { Generic "D:/Prj/ICSo/Tuyen/tuyen_vga_v1/" { { 0 { 0 ""} 0 3118 9224 9983 0}  }  } }  } 0 15535 "Implemented %3!s! \"%1!s!\" as %2!s! PLL type" 0 0 "Fitter" 0 -1 1448012628447 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1448012629447 ""}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." {  } {  } 0 292013 "Feature %1!s! is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." 0 0 "Fitter" 0 -1 1448012629468 ""}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP2C15AF484C7 " "Device EP2C15AF484C7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1448012632084 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP2C35F484C7 " "Device EP2C35F484C7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1448012632084 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP2C50F484C7 " "Device EP2C50F484C7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1448012632084 ""}  } {  } 2 176444 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "Fitter" 0 -1 1448012632084 ""}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "3 " "Fitter converted 3 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ASDO~ C4 " "Pin ~ASDO~ is reserved at location C4" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { ~ASDO~ } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~ASDO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Prj/ICSo/Tuyen/tuyen_vga_v1/" { { 0 { 0 ""} 0 12834 9224 9983 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1448012632131 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~nCSO~ C3 " "Pin ~nCSO~ is reserved at location C3" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { ~nCSO~ } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~nCSO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Prj/ICSo/Tuyen/tuyen_vga_v1/" { { 0 { 0 ""} 0 12835 9224 9983 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1448012632131 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~LVDS91p/nCEO~ W20 " "Pin ~LVDS91p/nCEO~ is reserved at location W20" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { ~LVDS91p/nCEO~ } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~LVDS91p/nCEO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Prj/ICSo/Tuyen/tuyen_vga_v1/" { { 0 { 0 ""} 0 12836 9224 9983 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1448012632131 ""}  } {  } 0 169124 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "Fitter" 0 -1 1448012632131 ""}
{ "Info" "IFSAC_FSAC_RAM_METASTABILITY_INFO" "" "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." {  } {  } 0 176045 "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." 0 0 "Fitter" 0 -1 1448012632164 ""}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "3 " "TimeQuest Timing Analyzer is analyzing 3 combinational loops as latches." {  } {  } 0 335093 "TimeQuest Timing Analyzer is analyzing %1!d! combinational loops as latches." 0 0 "Fitter" 0 -1 1448012634249 ""}
{ "Info" "ISTA_SDC_STATEMENT_PARENT" "" "Evaluating HDL-embedded SDC commands" { { "Info" "ISTA_SDC_STATEMENT_ENTITY" "alt_jtag_atlantic " "Entity alt_jtag_atlantic" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|jupdate\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|jupdate1*\}\]  " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|jupdate\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|jupdate1*\}\] " {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1448012634260 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1448012634260 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1448012634260 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1448012634260 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1448012634260 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1448012634260 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1448012634260 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1448012634260 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1448012634260 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|read\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|read1*\}\]  " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|read\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|read1*\}\] " {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1448012634260 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|read_req\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|read_req\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1448012634260 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rvalid\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rvalid\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1448012634260 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|t_dav\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|tck_t_dav\}\] " "set_false_path -from \[get_registers \{*\|t_dav\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|tck_t_dav\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1448012634260 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|user_saw_rvalid\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|rvalid0*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|user_saw_rvalid\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|rvalid0*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1448012634260 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1448012634260 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1448012634260 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1448012634260 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1448012634260 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1448012634260 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1448012634260 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1448012634260 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1448012634260 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|write1*\}\]  " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|write1*\}\] " {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1448012634260 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_stalled\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|t_ena*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_stalled\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|t_ena*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1448012634260 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_stalled\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|t_pause*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_stalled\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|t_pause*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1448012634260 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_valid\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_valid\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1448012634260 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Quartus II" 0 -1 1448012634260 ""} { "Info" "ISTA_SDC_STATEMENT_ENTITY" "altera_std_synchronizer " "Entity altera_std_synchronizer" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -to \[get_keepers \{*altera_std_synchronizer:*\|din_s1\}\] " "set_false_path -to \[get_keepers \{*altera_std_synchronizer:*\|din_s1\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1448012634260 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Quartus II" 0 -1 1448012634260 ""} { "Info" "ISTA_SDC_STATEMENT_ENTITY" "dcfifo_5oj1 " "Entity dcfifo_5oj1" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from *rdptr_g* -to *ws_dgrp\|dffpipe_2v8:dffpipe20\|dffe21a*  " "set_false_path -from *rdptr_g* -to *ws_dgrp\|dffpipe_2v8:dffpipe20\|dffe21a* " {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1448012634260 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from *delayed_wrptr_g* -to *rs_dgwp\|dffpipe_1v8:dffpipe16\|dffe17a*  " "set_false_path -from *delayed_wrptr_g* -to *rs_dgwp\|dffpipe_1v8:dffpipe16\|dffe17a* " {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1448012634260 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Quartus II" 0 -1 1448012634260 ""} { "Info" "ISTA_SDC_STATEMENT_ENTITY" "sld_jtag_hub " "Entity sld_jtag_hub" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "create_clock -name altera_reserved_tck \[get_ports \{altera_reserved_tck\}\] -period 10MHz    " "create_clock -name altera_reserved_tck \[get_ports \{altera_reserved_tck\}\] -period 10MHz   " {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1448012634260 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_clock_groups -asynchronous -group \{altera_reserved_tck\} " "set_clock_groups -asynchronous -group \{altera_reserved_tck\}" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1448012634260 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Quartus II" 0 -1 1448012634260 ""}  } {  } 0 332164 "Evaluating HDL-embedded SDC commands" 0 0 "Fitter" 0 -1 1448012634260 ""}
{ "Info" "ISTA_SDC_FOUND" "t_vga_v1/synthesis/submodules/altera_reset_controller.sdc " "Reading SDC File: 't_vga_v1/synthesis/submodules/altera_reset_controller.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Fitter" 0 -1 1448012634414 ""}
{ "Info" "ISTA_SDC_FOUND" "t_vga_v1/synthesis/submodules/t_vga_v1_cpu_v1.sdc " "Reading SDC File: 't_vga_v1/synthesis/submodules/t_vga_v1_cpu_v1.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Fitter" 0 -1 1448012634444 ""}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "CLOCK_50 " "Node: CLOCK_50 was determined to be a clock but was found without an associated clock assignment." {  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Fitter" 0 -1 1448012634540 "|top_module|CLOCK_50"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "SW\[0\] " "Node: SW\[0\] was determined to be a clock but was found without an associated clock assignment." {  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Fitter" 0 -1 1448012634540 "|top_module|SW[0]"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "vga_v1:VGACtrl\|t_vga_v1:VGAController\|t_vga_v1_reset:clock_f_nios\|data_out " "Node: vga_v1:VGACtrl\|t_vga_v1:VGAController\|t_vga_v1_reset:clock_f_nios\|data_out was determined to be a clock but was found without an associated clock assignment." {  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Fitter" 0 -1 1448012634541 "|top_module|vga_v1:VGACtrl|t_vga_v1:VGAController|t_vga_v1_reset:clock_f_nios|data_out"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "edge_detec:EdgeDetection\|c_reg.c4 " "Node: edge_detec:EdgeDetection\|c_reg.c4 was determined to be a clock but was found without an associated clock assignment." {  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Fitter" 0 -1 1448012634541 "|top_module|edge_detec:EdgeDetection|c_reg.c4"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "edge_detec:EdgeDetection\|c_reg.c2 " "Node: edge_detec:EdgeDetection\|c_reg.c2 was determined to be a clock but was found without an associated clock assignment." {  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Fitter" 0 -1 1448012634541 "|top_module|edge_detec:EdgeDetection|c_reg.c2"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "filter_medium:FilterMedian\|c_reg.c8 " "Node: filter_medium:FilterMedian\|c_reg.c8 was determined to be a clock but was found without an associated clock assignment." {  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Fitter" 0 -1 1448012634541 "|top_module|filter_medium:FilterMedian|c_reg.c8"}
{ "Warning" "WSTA_GENERIC_WARNING" "PLL cross checking found inconsistent PLL clock settings: " "PLL cross checking found inconsistent PLL clock settings:" { { "Warning" "WSTA_GENERIC_WARNING" "Node: VGACtrl\|VGAController\|up_clocks\|DE_Clock_Generator_System\|pll\|clk\[0\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000 " "Node: VGACtrl\|VGAController\|up_clocks\|DE_Clock_Generator_System\|pll\|clk\[0\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000" {  } {  } 0 332056 "%1!s!" 0 0 "Quartus II" 0 -1 1448012634730 ""} { "Warning" "WSTA_GENERIC_WARNING" "Node: VGACtrl\|VGAController\|up_clocks\|DE_Clock_Generator_System\|pll\|clk\[1\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000 " "Node: VGACtrl\|VGAController\|up_clocks\|DE_Clock_Generator_System\|pll\|clk\[1\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000" {  } {  } 0 332056 "%1!s!" 0 0 "Quartus II" 0 -1 1448012634730 ""} { "Warning" "WSTA_GENERIC_WARNING" "Node: VGACtrl\|VGAController\|up_clocks\|DE_Clock_Generator_System\|pll\|clk\[2\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000 " "Node: VGACtrl\|VGAController\|up_clocks\|DE_Clock_Generator_System\|pll\|clk\[2\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000" {  } {  } 0 332056 "%1!s!" 0 0 "Quartus II" 0 -1 1448012634730 ""}  } {  } 0 332056 "%1!s!" 0 0 "Fitter" 0 -1 1448012634730 ""}
{ "Info" "ISTA_USER_TDC_OPTIMIZATION_GOALS" "" "Detected timing requirements -- optimizing circuit to achieve only the specified requirements" {  } {  } 0 332129 "Detected timing requirements -- optimizing circuit to achieve only the specified requirements" 0 0 "Fitter" 0 -1 1448012634731 ""}
{ "Info" "ISTA_REPORT_CLOCKS_INFO" "Found 1 clocks " "Found 1 clocks" { { "Info" "ISTA_REPORT_CLOCKS_INFO" "  Period   Clock Name " "  Period   Clock Name" {  } {  } 0 332111 "%1!s!" 0 0 "Quartus II" 0 -1 1448012634731 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "======== ============ " "======== ============" {  } {  } 0 332111 "%1!s!" 0 0 "Quartus II" 0 -1 1448012634731 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" " 100.000 altera_reserved_tck " " 100.000 altera_reserved_tck" {  } {  } 0 332111 "%1!s!" 0 0 "Quartus II" 0 -1 1448012634731 ""}  } {  } 0 332111 "%1!s!" 0 0 "Fitter" 0 -1 1448012634731 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "vga_v1:VGACtrl\|t_vga_v1:VGAController\|t_vga_v1_up_clocks:up_clocks\|altpll:DE_Clock_Generator_System\|_clk0 (placed in counter C0 of PLL_1) " "Automatically promoted node vga_v1:VGACtrl\|t_vga_v1:VGAController\|t_vga_v1_up_clocks:up_clocks\|altpll:DE_Clock_Generator_System\|_clk0 (placed in counter C0 of PLL_1)" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G3 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G3" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1448012635195 ""}  } { { "altpll.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altpll.tdf" 539 3 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { vga_v1:VGACtrl|t_vga_v1:VGAController|t_vga_v1_up_clocks:up_clocks|altpll:DE_Clock_Generator_System|_clk0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Prj/ICSo/Tuyen/tuyen_vga_v1/" { { 0 { 0 ""} 0 3118 9224 9983 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1448012635195 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "vga_v1:VGACtrl\|t_vga_v1:VGAController\|t_vga_v1_up_clocks:up_clocks\|altpll:DE_Clock_Generator_System\|_clk1 (placed in counter C2 of PLL_1) " "Automatically promoted node vga_v1:VGACtrl\|t_vga_v1:VGAController\|t_vga_v1_up_clocks:up_clocks\|altpll:DE_Clock_Generator_System\|_clk1 (placed in counter C2 of PLL_1)" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations External Clock Output CLKCTRL_X0_Y1_N1 " "Automatically promoted destinations to use location or clock signal External Clock Output CLKCTRL_X0_Y1_N1" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1448012635195 ""}  } { { "altpll.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altpll.tdf" 539 3 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { vga_v1:VGACtrl|t_vga_v1:VGAController|t_vga_v1_up_clocks:up_clocks|altpll:DE_Clock_Generator_System|_clk0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Prj/ICSo/Tuyen/tuyen_vga_v1/" { { 0 { 0 ""} 0 3118 9224 9983 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1448012635195 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "vga_v1:VGACtrl\|t_vga_v1:VGAController\|t_vga_v1_up_clocks:up_clocks\|altpll:DE_Clock_Generator_System\|_clk2 (placed in counter C1 of PLL_1) " "Automatically promoted node vga_v1:VGACtrl\|t_vga_v1:VGAController\|t_vga_v1_up_clocks:up_clocks\|altpll:DE_Clock_Generator_System\|_clk2 (placed in counter C1 of PLL_1)" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G2 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G2" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1448012635195 ""}  } { { "altpll.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altpll.tdf" 539 3 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { vga_v1:VGACtrl|t_vga_v1:VGAController|t_vga_v1_up_clocks:up_clocks|altpll:DE_Clock_Generator_System|_clk0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Prj/ICSo/Tuyen/tuyen_vga_v1/" { { 0 { 0 ""} 0 3118 9224 9983 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1448012635195 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "altera_internal_jtag~TCKUTAP  " "Automatically promoted node altera_internal_jtag~TCKUTAP " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1448012635195 ""}  } { { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { altera_internal_jtag~TDO } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Prj/ICSo/Tuyen/tuyen_vga_v1/" { { 0 { 0 ""} 0 5851 9224 9983 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1448012635195 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "clk_f_nios_median  " "Automatically promoted node clk_f_nios_median " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1448012635195 ""}  } { { "top_module.v" "" { Text "D:/Prj/ICSo/Tuyen/tuyen_vga_v1/top_module.v" 53 -1 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { clk_f_nios_median } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Prj/ICSo/Tuyen/tuyen_vga_v1/" { { 0 { 0 ""} 0 4885 9224 9983 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1448012635195 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "clk_f_nios_edge  " "Automatically promoted node clk_f_nios_edge " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1448012635195 ""}  } { { "top_module.v" "" { Text "D:/Prj/ICSo/Tuyen/tuyen_vga_v1/top_module.v" 70 -1 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { clk_f_nios_edge } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Prj/ICSo/Tuyen/tuyen_vga_v1/" { { 0 { 0 ""} 0 4887 9224 9983 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1448012635195 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "clk_f_nios_thr  " "Automatically promoted node clk_f_nios_thr " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1448012635196 ""}  } { { "top_module.v" "" { Text "D:/Prj/ICSo/Tuyen/tuyen_vga_v1/top_module.v" 54 -1 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { clk_f_nios_thr } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Prj/ICSo/Tuyen/tuyen_vga_v1/" { { 0 { 0 ""} 0 4886 9224 9983 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1448012635196 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "vga_v1:VGACtrl\|t_vga_v1:VGAController\|t_vga_v1_reset:clock_f_nios\|data_out  " "Automatically promoted node vga_v1:VGACtrl\|t_vga_v1:VGAController\|t_vga_v1_reset:clock_f_nios\|data_out " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1448012635196 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "vga_v1:VGACtrl\|t_vga_v1:VGAController\|t_vga_v1_reset:clock_f_nios\|readdata\[0\] " "Destination node vga_v1:VGACtrl\|t_vga_v1:VGAController\|t_vga_v1_reset:clock_f_nios\|readdata\[0\]" {  } { { "t_vga_v1/synthesis/submodules/t_vga_v1_reset.v" "" { Text "D:/Prj/ICSo/Tuyen/tuyen_vga_v1/t_vga_v1/synthesis/submodules/t_vga_v1_reset.v" 37 -1 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { vga_v1:VGACtrl|t_vga_v1:VGAController|t_vga_v1_reset:clock_f_nios|readdata[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Prj/ICSo/Tuyen/tuyen_vga_v1/" { { 0 { 0 ""} 0 5659 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1448012635196 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "vga_v1:VGACtrl\|t_vga_v1:VGAController\|t_vga_v1_reset:clock_f_nios\|data_out~0 " "Destination node vga_v1:VGACtrl\|t_vga_v1:VGAController\|t_vga_v1_reset:clock_f_nios\|data_out~0" {  } { { "t_vga_v1/synthesis/submodules/t_vga_v1_reset.v" "" { Text "D:/Prj/ICSo/Tuyen/tuyen_vga_v1/t_vga_v1/synthesis/submodules/t_vga_v1_reset.v" 57 -1 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { vga_v1:VGACtrl|t_vga_v1:VGAController|t_vga_v1_reset:clock_f_nios|data_out~0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Prj/ICSo/Tuyen/tuyen_vga_v1/" { { 0 { 0 ""} 0 9395 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1448012635196 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "clk_f_nios_thr " "Destination node clk_f_nios_thr" {  } { { "top_module.v" "" { Text "D:/Prj/ICSo/Tuyen/tuyen_vga_v1/top_module.v" 54 -1 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { clk_f_nios_thr } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Prj/ICSo/Tuyen/tuyen_vga_v1/" { { 0 { 0 ""} 0 4886 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1448012635196 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "clk_f_nios_median " "Destination node clk_f_nios_median" {  } { { "top_module.v" "" { Text "D:/Prj/ICSo/Tuyen/tuyen_vga_v1/top_module.v" 53 -1 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { clk_f_nios_median } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Prj/ICSo/Tuyen/tuyen_vga_v1/" { { 0 { 0 ""} 0 4885 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1448012635196 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "clk_f_nios_edge " "Destination node clk_f_nios_edge" {  } { { "top_module.v" "" { Text "D:/Prj/ICSo/Tuyen/tuyen_vga_v1/top_module.v" 70 -1 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { clk_f_nios_edge } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Prj/ICSo/Tuyen/tuyen_vga_v1/" { { 0 { 0 ""} 0 4887 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1448012635196 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Quartus II" 0 -1 1448012635196 ""}  } { { "t_vga_v1/synthesis/submodules/t_vga_v1_reset.v" "" { Text "D:/Prj/ICSo/Tuyen/tuyen_vga_v1/t_vga_v1/synthesis/submodules/t_vga_v1_reset.v" 57 -1 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { vga_v1:VGACtrl|t_vga_v1:VGAController|t_vga_v1_reset:clock_f_nios|data_out } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Prj/ICSo/Tuyen/tuyen_vga_v1/" { { 0 { 0 ""} 0 5655 9224 9983 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1448012635196 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "vga_v1:VGACtrl\|t_vga_v1:VGAController\|altera_reset_controller:rst_controller\|r_sync_rst  " "Automatically promoted node vga_v1:VGACtrl\|t_vga_v1:VGAController\|altera_reset_controller:rst_controller\|r_sync_rst " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1448012635197 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "vga_v1:VGACtrl\|t_vga_v1:VGAController\|t_vga_v1_pixel_buffer:pixel_buffer\|scfifo:Image_Buffer\|scfifo_vv91:auto_generated\|a_dpfifo_kn31:dpfifo\|cntr_e5b:wr_ptr\|counter_reg_bit4a\[6\] " "Destination node vga_v1:VGACtrl\|t_vga_v1:VGAController\|t_vga_v1_pixel_buffer:pixel_buffer\|scfifo:Image_Buffer\|scfifo_vv91:auto_generated\|a_dpfifo_kn31:dpfifo\|cntr_e5b:wr_ptr\|counter_reg_bit4a\[6\]" {  } { { "db/cntr_e5b.tdf" "" { Text "D:/Prj/ICSo/Tuyen/tuyen_vga_v1/db/cntr_e5b.tdf" 71 19 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { vga_v1:VGACtrl|t_vga_v1:VGAController|t_vga_v1_pixel_buffer:pixel_buffer|scfifo:Image_Buffer|scfifo_vv91:auto_generated|a_dpfifo_kn31:dpfifo|cntr_e5b:wr_ptr|safe_q[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Prj/ICSo/Tuyen/tuyen_vga_v1/" { { 0 { 0 ""} 0 2571 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1448012635197 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "vga_v1:VGACtrl\|t_vga_v1:VGAController\|t_vga_v1_pixel_buffer:pixel_buffer\|scfifo:Image_Buffer\|scfifo_vv91:auto_generated\|a_dpfifo_kn31:dpfifo\|cntr_e5b:wr_ptr\|counter_reg_bit4a\[5\] " "Destination node vga_v1:VGACtrl\|t_vga_v1:VGAController\|t_vga_v1_pixel_buffer:pixel_buffer\|scfifo:Image_Buffer\|scfifo_vv91:auto_generated\|a_dpfifo_kn31:dpfifo\|cntr_e5b:wr_ptr\|counter_reg_bit4a\[5\]" {  } { { "db/cntr_e5b.tdf" "" { Text "D:/Prj/ICSo/Tuyen/tuyen_vga_v1/db/cntr_e5b.tdf" 71 19 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { vga_v1:VGACtrl|t_vga_v1:VGAController|t_vga_v1_pixel_buffer:pixel_buffer|scfifo:Image_Buffer|scfifo_vv91:auto_generated|a_dpfifo_kn31:dpfifo|cntr_e5b:wr_ptr|safe_q[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Prj/ICSo/Tuyen/tuyen_vga_v1/" { { 0 { 0 ""} 0 2573 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1448012635197 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "vga_v1:VGACtrl\|t_vga_v1:VGAController\|t_vga_v1_pixel_buffer:pixel_buffer\|scfifo:Image_Buffer\|scfifo_vv91:auto_generated\|a_dpfifo_kn31:dpfifo\|cntr_e5b:wr_ptr\|counter_reg_bit4a\[4\] " "Destination node vga_v1:VGACtrl\|t_vga_v1:VGAController\|t_vga_v1_pixel_buffer:pixel_buffer\|scfifo:Image_Buffer\|scfifo_vv91:auto_generated\|a_dpfifo_kn31:dpfifo\|cntr_e5b:wr_ptr\|counter_reg_bit4a\[4\]" {  } { { "db/cntr_e5b.tdf" "" { Text "D:/Prj/ICSo/Tuyen/tuyen_vga_v1/db/cntr_e5b.tdf" 71 19 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { vga_v1:VGACtrl|t_vga_v1:VGAController|t_vga_v1_pixel_buffer:pixel_buffer|scfifo:Image_Buffer|scfifo_vv91:auto_generated|a_dpfifo_kn31:dpfifo|cntr_e5b:wr_ptr|safe_q[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Prj/ICSo/Tuyen/tuyen_vga_v1/" { { 0 { 0 ""} 0 2575 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1448012635197 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "vga_v1:VGACtrl\|t_vga_v1:VGAController\|t_vga_v1_pixel_buffer:pixel_buffer\|scfifo:Image_Buffer\|scfifo_vv91:auto_generated\|a_dpfifo_kn31:dpfifo\|cntr_e5b:wr_ptr\|counter_reg_bit4a\[3\] " "Destination node vga_v1:VGACtrl\|t_vga_v1:VGAController\|t_vga_v1_pixel_buffer:pixel_buffer\|scfifo:Image_Buffer\|scfifo_vv91:auto_generated\|a_dpfifo_kn31:dpfifo\|cntr_e5b:wr_ptr\|counter_reg_bit4a\[3\]" {  } { { "db/cntr_e5b.tdf" "" { Text "D:/Prj/ICSo/Tuyen/tuyen_vga_v1/db/cntr_e5b.tdf" 71 19 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { vga_v1:VGACtrl|t_vga_v1:VGAController|t_vga_v1_pixel_buffer:pixel_buffer|scfifo:Image_Buffer|scfifo_vv91:auto_generated|a_dpfifo_kn31:dpfifo|cntr_e5b:wr_ptr|safe_q[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Prj/ICSo/Tuyen/tuyen_vga_v1/" { { 0 { 0 ""} 0 2577 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1448012635197 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "vga_v1:VGACtrl\|t_vga_v1:VGAController\|t_vga_v1_pixel_buffer:pixel_buffer\|scfifo:Image_Buffer\|scfifo_vv91:auto_generated\|a_dpfifo_kn31:dpfifo\|cntr_e5b:wr_ptr\|counter_reg_bit4a\[2\] " "Destination node vga_v1:VGACtrl\|t_vga_v1:VGAController\|t_vga_v1_pixel_buffer:pixel_buffer\|scfifo:Image_Buffer\|scfifo_vv91:auto_generated\|a_dpfifo_kn31:dpfifo\|cntr_e5b:wr_ptr\|counter_reg_bit4a\[2\]" {  } { { "db/cntr_e5b.tdf" "" { Text "D:/Prj/ICSo/Tuyen/tuyen_vga_v1/db/cntr_e5b.tdf" 71 19 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { vga_v1:VGACtrl|t_vga_v1:VGAController|t_vga_v1_pixel_buffer:pixel_buffer|scfifo:Image_Buffer|scfifo_vv91:auto_generated|a_dpfifo_kn31:dpfifo|cntr_e5b:wr_ptr|safe_q[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Prj/ICSo/Tuyen/tuyen_vga_v1/" { { 0 { 0 ""} 0 2579 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1448012635197 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "vga_v1:VGACtrl\|t_vga_v1:VGAController\|t_vga_v1_pixel_buffer:pixel_buffer\|scfifo:Image_Buffer\|scfifo_vv91:auto_generated\|a_dpfifo_kn31:dpfifo\|cntr_e5b:wr_ptr\|counter_reg_bit4a\[1\] " "Destination node vga_v1:VGACtrl\|t_vga_v1:VGAController\|t_vga_v1_pixel_buffer:pixel_buffer\|scfifo:Image_Buffer\|scfifo_vv91:auto_generated\|a_dpfifo_kn31:dpfifo\|cntr_e5b:wr_ptr\|counter_reg_bit4a\[1\]" {  } { { "db/cntr_e5b.tdf" "" { Text "D:/Prj/ICSo/Tuyen/tuyen_vga_v1/db/cntr_e5b.tdf" 71 19 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { vga_v1:VGACtrl|t_vga_v1:VGAController|t_vga_v1_pixel_buffer:pixel_buffer|scfifo:Image_Buffer|scfifo_vv91:auto_generated|a_dpfifo_kn31:dpfifo|cntr_e5b:wr_ptr|safe_q[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Prj/ICSo/Tuyen/tuyen_vga_v1/" { { 0 { 0 ""} 0 2581 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1448012635197 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "vga_v1:VGACtrl\|t_vga_v1:VGAController\|t_vga_v1_pixel_buffer:pixel_buffer\|scfifo:Image_Buffer\|scfifo_vv91:auto_generated\|a_dpfifo_kn31:dpfifo\|cntr_e5b:wr_ptr\|counter_reg_bit4a\[0\] " "Destination node vga_v1:VGACtrl\|t_vga_v1:VGAController\|t_vga_v1_pixel_buffer:pixel_buffer\|scfifo:Image_Buffer\|scfifo_vv91:auto_generated\|a_dpfifo_kn31:dpfifo\|cntr_e5b:wr_ptr\|counter_reg_bit4a\[0\]" {  } { { "db/cntr_e5b.tdf" "" { Text "D:/Prj/ICSo/Tuyen/tuyen_vga_v1/db/cntr_e5b.tdf" 71 19 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { vga_v1:VGACtrl|t_vga_v1:VGAController|t_vga_v1_pixel_buffer:pixel_buffer|scfifo:Image_Buffer|scfifo_vv91:auto_generated|a_dpfifo_kn31:dpfifo|cntr_e5b:wr_ptr|safe_q[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Prj/ICSo/Tuyen/tuyen_vga_v1/" { { 0 { 0 ""} 0 2583 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1448012635197 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "vga_v1:VGACtrl\|t_vga_v1:VGAController\|t_vga_v1_pixel_buffer:pixel_buffer\|scfifo:Image_Buffer\|scfifo_vv91:auto_generated\|a_dpfifo_kn31:dpfifo\|cntr_q57:usedw_counter\|counter_reg_bit3a\[6\] " "Destination node vga_v1:VGACtrl\|t_vga_v1:VGAController\|t_vga_v1_pixel_buffer:pixel_buffer\|scfifo:Image_Buffer\|scfifo_vv91:auto_generated\|a_dpfifo_kn31:dpfifo\|cntr_q57:usedw_counter\|counter_reg_bit3a\[6\]" {  } { { "db/cntr_q57.tdf" "" { Text "D:/Prj/ICSo/Tuyen/tuyen_vga_v1/db/cntr_q57.tdf" 72 19 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { vga_v1:VGACtrl|t_vga_v1:VGAController|t_vga_v1_pixel_buffer:pixel_buffer|scfifo:Image_Buffer|scfifo_vv91:auto_generated|a_dpfifo_kn31:dpfifo|cntr_q57:usedw_counter|safe_q[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Prj/ICSo/Tuyen/tuyen_vga_v1/" { { 0 { 0 ""} 0 2602 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1448012635197 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "vga_v1:VGACtrl\|t_vga_v1:VGAController\|t_vga_v1_pixel_buffer:pixel_buffer\|scfifo:Image_Buffer\|scfifo_vv91:auto_generated\|a_dpfifo_kn31:dpfifo\|cntr_q57:usedw_counter\|counter_reg_bit3a\[5\] " "Destination node vga_v1:VGACtrl\|t_vga_v1:VGAController\|t_vga_v1_pixel_buffer:pixel_buffer\|scfifo:Image_Buffer\|scfifo_vv91:auto_generated\|a_dpfifo_kn31:dpfifo\|cntr_q57:usedw_counter\|counter_reg_bit3a\[5\]" {  } { { "db/cntr_q57.tdf" "" { Text "D:/Prj/ICSo/Tuyen/tuyen_vga_v1/db/cntr_q57.tdf" 72 19 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { vga_v1:VGACtrl|t_vga_v1:VGAController|t_vga_v1_pixel_buffer:pixel_buffer|scfifo:Image_Buffer|scfifo_vv91:auto_generated|a_dpfifo_kn31:dpfifo|cntr_q57:usedw_counter|safe_q[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Prj/ICSo/Tuyen/tuyen_vga_v1/" { { 0 { 0 ""} 0 2604 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1448012635197 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "vga_v1:VGACtrl\|t_vga_v1:VGAController\|t_vga_v1_pixel_buffer:pixel_buffer\|scfifo:Image_Buffer\|scfifo_vv91:auto_generated\|a_dpfifo_kn31:dpfifo\|cntr_q57:usedw_counter\|counter_reg_bit3a\[4\] " "Destination node vga_v1:VGACtrl\|t_vga_v1:VGAController\|t_vga_v1_pixel_buffer:pixel_buffer\|scfifo:Image_Buffer\|scfifo_vv91:auto_generated\|a_dpfifo_kn31:dpfifo\|cntr_q57:usedw_counter\|counter_reg_bit3a\[4\]" {  } { { "db/cntr_q57.tdf" "" { Text "D:/Prj/ICSo/Tuyen/tuyen_vga_v1/db/cntr_q57.tdf" 72 19 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { vga_v1:VGACtrl|t_vga_v1:VGAController|t_vga_v1_pixel_buffer:pixel_buffer|scfifo:Image_Buffer|scfifo_vv91:auto_generated|a_dpfifo_kn31:dpfifo|cntr_q57:usedw_counter|safe_q[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Prj/ICSo/Tuyen/tuyen_vga_v1/" { { 0 { 0 ""} 0 2606 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1448012635197 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_LIMITED_TO_SUB" "10 " "Non-global destination nodes limited to 10 nodes" {  } {  } 0 176358 "Non-global destination nodes limited to %1!d! nodes" 0 0 "Quartus II" 0 -1 1448012635197 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Quartus II" 0 -1 1448012635197 ""}  } { { "t_vga_v1/synthesis/submodules/altera_reset_controller.v" "" { Text "D:/Prj/ICSo/Tuyen/tuyen_vga_v1/t_vga_v1/synthesis/submodules/altera_reset_controller.v" 172 -1 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { vga_v1:VGACtrl|t_vga_v1:VGAController|altera_reset_controller:rst_controller|r_sync_rst } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Prj/ICSo/Tuyen/tuyen_vga_v1/" { { 0 { 0 ""} 0 956 9224 9983 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1448012635197 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "vga_v1:VGACtrl\|t_vga_v1:VGAController\|altera_reset_controller:rst_controller_003\|altera_reset_synchronizer:alt_rst_sync_uq1\|altera_reset_synchronizer_int_chain_out  " "Automatically promoted node vga_v1:VGACtrl\|t_vga_v1:VGAController\|altera_reset_controller:rst_controller_003\|altera_reset_synchronizer:alt_rst_sync_uq1\|altera_reset_synchronizer_int_chain_out " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1448012635199 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "vga_v1:VGACtrl\|t_vga_v1:VGAController\|Altera_UP_Flash_Memory_IP_Core_Avalon_Interface:flash_memory\|Altera_UP_Flash_Memory_UP_Core_Standalone:flash_mem_interface\|Altera_UP_Flash_Memory_Controller:fm\|data_from_flash\[7\]~0 " "Destination node vga_v1:VGACtrl\|t_vga_v1:VGAController\|Altera_UP_Flash_Memory_IP_Core_Avalon_Interface:flash_memory\|Altera_UP_Flash_Memory_UP_Core_Standalone:flash_mem_interface\|Altera_UP_Flash_Memory_Controller:fm\|data_from_flash\[7\]~0" {  } { { "t_vga_v1/synthesis/submodules/Altera_UP_Flash_Memory_Controller.vhd" "" { Text "D:/Prj/ICSo/Tuyen/tuyen_vga_v1/t_vga_v1/synthesis/submodules/Altera_UP_Flash_Memory_Controller.vhd" 141 -1 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { vga_v1:VGACtrl|t_vga_v1:VGAController|Altera_UP_Flash_Memory_IP_Core_Avalon_Interface:flash_memory|Altera_UP_Flash_Memory_UP_Core_Standalone:flash_mem_interface|Altera_UP_Flash_Memory_Controller:fm|data_from_flash[7]~0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Prj/ICSo/Tuyen/tuyen_vga_v1/" { { 0 { 0 ""} 0 8042 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1448012635199 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Quartus II" 0 -1 1448012635199 ""}  } { { "t_vga_v1/synthesis/submodules/altera_reset_synchronizer.v" "" { Text "D:/Prj/ICSo/Tuyen/tuyen_vga_v1/t_vga_v1/synthesis/submodules/altera_reset_synchronizer.v" 62 -1 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { vga_v1:VGACtrl|t_vga_v1:VGAController|altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Prj/ICSo/Tuyen/tuyen_vga_v1/" { { 0 { 0 ""} 0 5384 9224 9983 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1448012635199 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "sld_hub:auto_hub\|sld_jtag_hub:\\jtag_hub_gen:sld_jtag_hub_inst\|clr_reg  " "Automatically promoted node sld_hub:auto_hub\|sld_jtag_hub:\\jtag_hub_gen:sld_jtag_hub_inst\|clr_reg " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1448012635199 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "sld_hub:auto_hub\|sld_jtag_hub:\\jtag_hub_gen:sld_jtag_hub_inst\|clr_reg~_wirecell " "Destination node sld_hub:auto_hub\|sld_jtag_hub:\\jtag_hub_gen:sld_jtag_hub_inst\|clr_reg~_wirecell" {  } { { "sld_jtag_hub.vhd" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/sld_jtag_hub.vhd" 373 -1 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg~_wirecell } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Prj/ICSo/Tuyen/tuyen_vga_v1/" { { 0 { 0 ""} 0 12822 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1448012635199 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Quartus II" 0 -1 1448012635199 ""}  } { { "sld_jtag_hub.vhd" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/sld_jtag_hub.vhd" 373 -1 0 } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_hub:auto_hub\|sld_jtag_hub:\\jtag_hub_gen:sld_jtag_hub_inst\|clr_reg" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Prj/ICSo/Tuyen/tuyen_vga_v1/" { { 0 { 0 ""} 0 12567 9224 9983 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1448012635199 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "vga_v1:VGACtrl\|t_vga_v1:VGAController\|t_vga_v1_reset:reset\|data_out  " "Automatically promoted node vga_v1:VGACtrl\|t_vga_v1:VGAController\|t_vga_v1_reset:reset\|data_out " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1448012635201 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "vga_v1:VGACtrl\|t_vga_v1:VGAController\|t_vga_v1_reset:reset\|readdata\[0\] " "Destination node vga_v1:VGACtrl\|t_vga_v1:VGAController\|t_vga_v1_reset:reset\|readdata\[0\]" {  } { { "t_vga_v1/synthesis/submodules/t_vga_v1_reset.v" "" { Text "D:/Prj/ICSo/Tuyen/tuyen_vga_v1/t_vga_v1/synthesis/submodules/t_vga_v1_reset.v" 37 -1 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { vga_v1:VGACtrl|t_vga_v1:VGAController|t_vga_v1_reset:reset|readdata[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Prj/ICSo/Tuyen/tuyen_vga_v1/" { { 0 { 0 ""} 0 1422 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1448012635201 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "vga_v1:VGACtrl\|t_vga_v1:VGAController\|t_vga_v1_reset:reset\|data_out~0 " "Destination node vga_v1:VGACtrl\|t_vga_v1:VGAController\|t_vga_v1_reset:reset\|data_out~0" {  } { { "t_vga_v1/synthesis/submodules/t_vga_v1_reset.v" "" { Text "D:/Prj/ICSo/Tuyen/tuyen_vga_v1/t_vga_v1/synthesis/submodules/t_vga_v1_reset.v" 57 -1 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { vga_v1:VGACtrl|t_vga_v1:VGAController|t_vga_v1_reset:reset|data_out~0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Prj/ICSo/Tuyen/tuyen_vga_v1/" { { 0 { 0 ""} 0 9387 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1448012635201 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Quartus II" 0 -1 1448012635201 ""}  } { { "t_vga_v1/synthesis/submodules/t_vga_v1_reset.v" "" { Text "D:/Prj/ICSo/Tuyen/tuyen_vga_v1/t_vga_v1/synthesis/submodules/t_vga_v1_reset.v" 57 -1 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { vga_v1:VGACtrl|t_vga_v1:VGAController|t_vga_v1_reset:reset|data_out } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Prj/ICSo/Tuyen/tuyen_vga_v1/" { { 0 { 0 ""} 0 1423 9224 9983 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1448012635201 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "sld_hub:auto_hub\|sld_jtag_hub:\\jtag_hub_gen:sld_jtag_hub_inst\|sld_shadow_jsm:shadow_jsm\|state\[0\]  " "Automatically promoted node sld_hub:auto_hub\|sld_jtag_hub:\\jtag_hub_gen:sld_jtag_hub_inst\|sld_shadow_jsm:shadow_jsm\|state\[0\] " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1448012635201 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "sld_hub:auto_hub\|sld_jtag_hub:\\jtag_hub_gen:sld_jtag_hub_inst\|sld_shadow_jsm:shadow_jsm\|state~0 " "Destination node sld_hub:auto_hub\|sld_jtag_hub:\\jtag_hub_gen:sld_jtag_hub_inst\|sld_shadow_jsm:shadow_jsm\|state~0" {  } { { "sld_jtag_hub.vhd" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/sld_jtag_hub.vhd" 1127 -1 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state~0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Prj/ICSo/Tuyen/tuyen_vga_v1/" { { 0 { 0 ""} 0 12701 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1448012635201 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "sld_hub:auto_hub\|sld_jtag_hub:\\jtag_hub_gen:sld_jtag_hub_inst\|sld_shadow_jsm:shadow_jsm\|state~1 " "Destination node sld_hub:auto_hub\|sld_jtag_hub:\\jtag_hub_gen:sld_jtag_hub_inst\|sld_shadow_jsm:shadow_jsm\|state~1" {  } { { "sld_jtag_hub.vhd" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/sld_jtag_hub.vhd" 1127 -1 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state~1 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Prj/ICSo/Tuyen/tuyen_vga_v1/" { { 0 { 0 ""} 0 12702 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1448012635201 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "sld_hub:auto_hub\|sld_jtag_hub:\\jtag_hub_gen:sld_jtag_hub_inst\|sld_shadow_jsm:shadow_jsm\|state\[0\]~_wirecell " "Destination node sld_hub:auto_hub\|sld_jtag_hub:\\jtag_hub_gen:sld_jtag_hub_inst\|sld_shadow_jsm:shadow_jsm\|state\[0\]~_wirecell" {  } { { "sld_jtag_hub.vhd" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/sld_jtag_hub.vhd" 1141 -1 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0]~_wirecell } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Prj/ICSo/Tuyen/tuyen_vga_v1/" { { 0 { 0 ""} 0 12823 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1448012635201 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Quartus II" 0 -1 1448012635201 ""}  } { { "sld_jtag_hub.vhd" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/sld_jtag_hub.vhd" 1141 -1 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Prj/ICSo/Tuyen/tuyen_vga_v1/" { { 0 { 0 ""} 0 12460 9224 9983 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1448012635201 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "vga_v1:VGACtrl\|t_vga_v1:VGAController\|t_vga_v1_FIFO_dual_clock:fifo_dual_clock\|dcfifo:Data_FIFO\|dcfifo_5oj1:auto_generated\|dffpipe_c2e:rdaclr\|dffe15a\[0\]  " "Automatically promoted node vga_v1:VGACtrl\|t_vga_v1:VGAController\|t_vga_v1_FIFO_dual_clock:fifo_dual_clock\|dcfifo:Data_FIFO\|dcfifo_5oj1:auto_generated\|dffpipe_c2e:rdaclr\|dffe15a\[0\] " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1448012635202 ""}  } { { "db/dffpipe_c2e.tdf" "" { Text "D:/Prj/ICSo/Tuyen/tuyen_vga_v1/db/dffpipe_c2e.tdf" 31 9 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { vga_v1:VGACtrl|t_vga_v1:VGAController|t_vga_v1_FIFO_dual_clock:fifo_dual_clock|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|dffpipe_c2e:rdaclr|dffe15a[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Prj/ICSo/Tuyen/tuyen_vga_v1/" { { 0 { 0 ""} 0 2456 9224 9983 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1448012635202 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "vga_v1:VGACtrl\|t_vga_v1:VGAController\|altera_reset_controller:rst_controller_002\|merged_reset~0  " "Automatically promoted node vga_v1:VGACtrl\|t_vga_v1:VGAController\|altera_reset_controller:rst_controller_002\|merged_reset~0 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1448012635202 ""}  } { { "t_vga_v1/synthesis/submodules/altera_reset_controller.v" "" { Text "D:/Prj/ICSo/Tuyen/tuyen_vga_v1/t_vga_v1/synthesis/submodules/altera_reset_controller.v" 68 -1 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { vga_v1:VGACtrl|t_vga_v1:VGAController|altera_reset_controller:rst_controller_002|merged_reset~0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Prj/ICSo/Tuyen/tuyen_vga_v1/" { { 0 { 0 ""} 0 7416 9224 9983 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1448012635202 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1448012636517 ""}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 176273 "Performing register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1448012636533 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 176274 "Completed register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1448012636534 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1448012636558 ""}
{ "Warning" "WFSAC_FSAC_IGNORED_FAST_REGISTER_IO_ASSIGNMENTS" "" "Ignoring invalid fast I/O register assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information." {  } {  } 0 176250 "Ignoring invalid fast I/O register assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information." 0 0 "Fitter" 0 -1 1448012637613 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1448012637613 ""}
{ "Extra Info" "IFSAC_FSAC_START_MAC_SCAN_CHAIN_INFERENCING" "" "Start inferring scan chains for DSP blocks" {  } {  } 1 176238 "Start inferring scan chains for DSP blocks" 1 0 "Fitter" 0 -1 1448012637633 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_MAC_SCAN_CHAIN_INFERENCING" "" "Inferring scan chains for DSP blocks is complete" {  } {  } 1 176239 "Inferring scan chains for DSP blocks is complete" 1 0 "Fitter" 0 -1 1448012637633 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MULT_RAM_PACKING" "" "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" {  } {  } 1 176248 "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1448012637654 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MULT_RAM_PACKING" "" "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" {  } {  } 1 176249 "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1448012638860 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NUM_REGISTERS_PACKED_INTO_ATOM_TYPE" "68 I/O " "Packed 68 registers into blocks of type I/O" {  } {  } 1 176218 "Packed %1!d! registers into blocks of type %2!s!" 0 0 "Quartus II" 0 -1 1448012638878 ""} { "Extra Info" "IFSAC_NUM_REGISTERS_DUPLICATED" "34 " "Created 34 register duplicates" {  } {  } 1 176220 "Created %1!d! register duplicates" 0 0 "Quartus II" 0 -1 1448012638878 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1448012638878 ""}
{ "Warning" "WCUT_CUT_UNATTACHED_ASGN" "" "Ignored locations or region assignments to the following nodes" { { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "AUD_ADCDAT " "Node \"AUD_ADCDAT\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "AUD_ADCDAT" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1448012639325 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "AUD_ADCLRCK " "Node \"AUD_ADCLRCK\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "AUD_ADCLRCK" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1448012639325 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "AUD_BCLK " "Node \"AUD_BCLK\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "AUD_BCLK" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1448012639325 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "AUD_DACDAT " "Node \"AUD_DACDAT\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "AUD_DACDAT" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1448012639325 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "AUD_DACLRCK " "Node \"AUD_DACLRCK\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "AUD_DACLRCK" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1448012639325 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "AUD_XCK " "Node \"AUD_XCK\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "AUD_XCK" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1448012639325 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "CLOCK_24\[0\] " "Node \"CLOCK_24\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "CLOCK_24\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1448012639325 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "CLOCK_24\[1\] " "Node \"CLOCK_24\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "CLOCK_24\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1448012639325 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "CLOCK_27\[0\] " "Node \"CLOCK_27\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "CLOCK_27\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1448012639325 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "CLOCK_27\[1\] " "Node \"CLOCK_27\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "CLOCK_27\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1448012639325 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "EXT_CLOCK " "Node \"EXT_CLOCK\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "EXT_CLOCK" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1448012639325 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0\[0\] " "Node \"GPIO_0\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1448012639325 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0\[10\] " "Node \"GPIO_0\[10\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[10\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1448012639325 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0\[11\] " "Node \"GPIO_0\[11\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[11\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1448012639325 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0\[12\] " "Node \"GPIO_0\[12\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[12\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1448012639325 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0\[13\] " "Node \"GPIO_0\[13\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[13\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1448012639325 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0\[14\] " "Node \"GPIO_0\[14\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[14\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1448012639325 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0\[15\] " "Node \"GPIO_0\[15\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[15\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1448012639325 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0\[16\] " "Node \"GPIO_0\[16\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[16\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1448012639325 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0\[17\] " "Node \"GPIO_0\[17\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[17\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1448012639325 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0\[18\] " "Node \"GPIO_0\[18\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[18\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1448012639325 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0\[19\] " "Node \"GPIO_0\[19\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[19\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1448012639325 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0\[1\] " "Node \"GPIO_0\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1448012639325 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0\[20\] " "Node \"GPIO_0\[20\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[20\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1448012639325 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0\[21\] " "Node \"GPIO_0\[21\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[21\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1448012639325 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0\[22\] " "Node \"GPIO_0\[22\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[22\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1448012639325 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0\[23\] " "Node \"GPIO_0\[23\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[23\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1448012639325 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0\[24\] " "Node \"GPIO_0\[24\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[24\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1448012639325 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0\[25\] " "Node \"GPIO_0\[25\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[25\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1448012639325 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0\[26\] " "Node \"GPIO_0\[26\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[26\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1448012639325 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0\[27\] " "Node \"GPIO_0\[27\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[27\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1448012639325 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0\[28\] " "Node \"GPIO_0\[28\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[28\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1448012639325 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0\[29\] " "Node \"GPIO_0\[29\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[29\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1448012639325 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0\[2\] " "Node \"GPIO_0\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1448012639325 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0\[30\] " "Node \"GPIO_0\[30\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[30\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1448012639325 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0\[31\] " "Node \"GPIO_0\[31\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[31\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1448012639325 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0\[32\] " "Node \"GPIO_0\[32\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[32\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1448012639325 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0\[33\] " "Node \"GPIO_0\[33\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[33\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1448012639325 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0\[34\] " "Node \"GPIO_0\[34\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[34\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1448012639325 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0\[35\] " "Node \"GPIO_0\[35\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[35\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1448012639325 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0\[3\] " "Node \"GPIO_0\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1448012639325 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0\[4\] " "Node \"GPIO_0\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[4\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1448012639325 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0\[5\] " "Node \"GPIO_0\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[5\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1448012639325 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0\[6\] " "Node \"GPIO_0\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[6\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1448012639325 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0\[7\] " "Node \"GPIO_0\[7\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[7\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1448012639325 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0\[8\] " "Node \"GPIO_0\[8\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[8\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1448012639325 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0\[9\] " "Node \"GPIO_0\[9\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[9\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1448012639325 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[0\] " "Node \"GPIO_1\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1448012639325 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[10\] " "Node \"GPIO_1\[10\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[10\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1448012639325 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[11\] " "Node \"GPIO_1\[11\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[11\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1448012639325 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[12\] " "Node \"GPIO_1\[12\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[12\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1448012639325 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[13\] " "Node \"GPIO_1\[13\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[13\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1448012639325 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[14\] " "Node \"GPIO_1\[14\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[14\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1448012639325 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[15\] " "Node \"GPIO_1\[15\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[15\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1448012639325 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[16\] " "Node \"GPIO_1\[16\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[16\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1448012639325 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[17\] " "Node \"GPIO_1\[17\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[17\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1448012639325 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[18\] " "Node \"GPIO_1\[18\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[18\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1448012639325 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[19\] " "Node \"GPIO_1\[19\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[19\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1448012639325 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[1\] " "Node \"GPIO_1\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1448012639325 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[20\] " "Node \"GPIO_1\[20\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[20\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1448012639325 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[21\] " "Node \"GPIO_1\[21\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[21\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1448012639325 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[22\] " "Node \"GPIO_1\[22\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[22\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1448012639325 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[23\] " "Node \"GPIO_1\[23\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[23\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1448012639325 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[24\] " "Node \"GPIO_1\[24\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[24\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1448012639325 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[25\] " "Node \"GPIO_1\[25\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[25\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1448012639325 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[26\] " "Node \"GPIO_1\[26\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[26\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1448012639325 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[27\] " "Node \"GPIO_1\[27\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[27\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1448012639325 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[28\] " "Node \"GPIO_1\[28\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[28\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1448012639325 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[29\] " "Node \"GPIO_1\[29\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[29\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1448012639325 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[2\] " "Node \"GPIO_1\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1448012639325 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[30\] " "Node \"GPIO_1\[30\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[30\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1448012639325 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[31\] " "Node \"GPIO_1\[31\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[31\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1448012639325 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[32\] " "Node \"GPIO_1\[32\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[32\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1448012639325 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[33\] " "Node \"GPIO_1\[33\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[33\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1448012639325 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[34\] " "Node \"GPIO_1\[34\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[34\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1448012639325 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[35\] " "Node \"GPIO_1\[35\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[35\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1448012639325 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[3\] " "Node \"GPIO_1\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1448012639325 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[4\] " "Node \"GPIO_1\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[4\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1448012639325 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[5\] " "Node \"GPIO_1\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[5\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1448012639325 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[6\] " "Node \"GPIO_1\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[6\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1448012639325 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[7\] " "Node \"GPIO_1\[7\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[7\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1448012639325 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[8\] " "Node \"GPIO_1\[8\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[8\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1448012639325 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[9\] " "Node \"GPIO_1\[9\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[9\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1448012639325 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX0\[0\] " "Node \"HEX0\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX0\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1448012639325 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX0\[1\] " "Node \"HEX0\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX0\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1448012639325 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX0\[2\] " "Node \"HEX0\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX0\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1448012639325 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX0\[3\] " "Node \"HEX0\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX0\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1448012639325 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX0\[4\] " "Node \"HEX0\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX0\[4\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1448012639325 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX0\[5\] " "Node \"HEX0\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX0\[5\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1448012639325 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX0\[6\] " "Node \"HEX0\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX0\[6\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1448012639325 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX1\[0\] " "Node \"HEX1\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX1\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1448012639325 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX1\[1\] " "Node \"HEX1\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX1\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1448012639325 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX1\[2\] " "Node \"HEX1\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX1\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1448012639325 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX1\[3\] " "Node \"HEX1\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX1\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1448012639325 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX1\[4\] " "Node \"HEX1\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX1\[4\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1448012639325 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX1\[5\] " "Node \"HEX1\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX1\[5\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1448012639325 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX1\[6\] " "Node \"HEX1\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX1\[6\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1448012639325 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX2\[0\] " "Node \"HEX2\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX2\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1448012639325 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX2\[1\] " "Node \"HEX2\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX2\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1448012639325 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX2\[2\] " "Node \"HEX2\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX2\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1448012639325 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX2\[3\] " "Node \"HEX2\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX2\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1448012639325 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX2\[4\] " "Node \"HEX2\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX2\[4\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1448012639325 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX2\[5\] " "Node \"HEX2\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX2\[5\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1448012639325 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX2\[6\] " "Node \"HEX2\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX2\[6\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1448012639325 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX3\[0\] " "Node \"HEX3\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX3\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1448012639325 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX3\[1\] " "Node \"HEX3\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX3\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1448012639325 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX3\[2\] " "Node \"HEX3\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX3\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1448012639325 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX3\[3\] " "Node \"HEX3\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX3\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1448012639325 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX3\[4\] " "Node \"HEX3\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX3\[4\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1448012639325 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX3\[5\] " "Node \"HEX3\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX3\[5\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1448012639325 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX3\[6\] " "Node \"HEX3\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX3\[6\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1448012639325 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "I2C_SCLK " "Node \"I2C_SCLK\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "I2C_SCLK" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1448012639325 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "I2C_SDAT " "Node \"I2C_SDAT\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "I2C_SDAT" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1448012639325 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "KEY\[1\] " "Node \"KEY\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "KEY\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1448012639325 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "KEY\[2\] " "Node \"KEY\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "KEY\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1448012639325 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "KEY\[3\] " "Node \"KEY\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "KEY\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1448012639325 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "LEDG\[0\] " "Node \"LEDG\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "LEDG\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1448012639325 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "LEDG\[1\] " "Node \"LEDG\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "LEDG\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1448012639325 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "LEDG\[2\] " "Node \"LEDG\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "LEDG\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1448012639325 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "LEDG\[3\] " "Node \"LEDG\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "LEDG\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1448012639325 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "LEDG\[4\] " "Node \"LEDG\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "LEDG\[4\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1448012639325 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "LEDG\[5\] " "Node \"LEDG\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "LEDG\[5\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1448012639325 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "LEDG\[6\] " "Node \"LEDG\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "LEDG\[6\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1448012639325 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "LEDG\[7\] " "Node \"LEDG\[7\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "LEDG\[7\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1448012639325 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "LEDR\[4\] " "Node \"LEDR\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "LEDR\[4\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1448012639325 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "LEDR\[5\] " "Node \"LEDR\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "LEDR\[5\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1448012639325 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "LEDR\[6\] " "Node \"LEDR\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "LEDR\[6\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1448012639325 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "LEDR\[7\] " "Node \"LEDR\[7\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "LEDR\[7\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1448012639325 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "LEDR\[8\] " "Node \"LEDR\[8\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "LEDR\[8\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1448012639325 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "LEDR\[9\] " "Node \"LEDR\[9\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "LEDR\[9\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1448012639325 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "PS2_CLK " "Node \"PS2_CLK\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "PS2_CLK" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1448012639325 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "PS2_DAT " "Node \"PS2_DAT\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "PS2_DAT" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1448012639325 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SD_CLK " "Node \"SD_CLK\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SD_CLK" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1448012639325 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SD_CMD " "Node \"SD_CMD\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SD_CMD" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1448012639325 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SD_DAT " "Node \"SD_DAT\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SD_DAT" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1448012639325 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SD_DAT3 " "Node \"SD_DAT3\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SD_DAT3" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1448012639325 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SW\[3\] " "Node \"SW\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SW\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1448012639325 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SW\[4\] " "Node \"SW\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SW\[4\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1448012639325 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SW\[5\] " "Node \"SW\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SW\[5\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1448012639325 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SW\[6\] " "Node \"SW\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SW\[6\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1448012639325 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SW\[7\] " "Node \"SW\[7\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SW\[7\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1448012639325 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SW\[8\] " "Node \"SW\[8\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SW\[8\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1448012639325 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SW\[9\] " "Node \"SW\[9\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SW\[9\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1448012639325 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "TCK " "Node \"TCK\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "TCK" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1448012639325 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "TCS " "Node \"TCS\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "TCS" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1448012639325 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "TDI " "Node \"TDI\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "TDI" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1448012639325 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "TDO " "Node \"TDO\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "TDO" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1448012639325 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "UART_RXD " "Node \"UART_RXD\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "UART_RXD" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1448012639325 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "UART_TXD " "Node \"UART_TXD\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "UART_TXD" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1448012639325 ""}  } {  } 0 15705 "Ignored locations or region assignments to the following nodes" 0 0 "Fitter" 0 -1 1448012639325 ""}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:08 " "Fitter preparation operations ending: elapsed time is 00:00:08" {  } {  } 0 171121 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1448012639343 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1448012641755 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:04 " "Fitter placement preparation operations ending: elapsed time is 00:00:04" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1448012645818 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1448012645894 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1448012648601 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:03 " "Fitter placement operations ending: elapsed time is 00:00:03" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1448012648602 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1448012650189 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "9 " "Router estimated average interconnect usage is 9% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "19 X25_Y14 X37_Y27 " "Router estimated peak interconnect usage is 19% of the available device resources in the region that extends from location X25_Y14 to location X37_Y27" {  } { { "loc" "" { Generic "D:/Prj/ICSo/Tuyen/tuyen_vga_v1/" { { 1 { 0 "Router estimated peak interconnect usage is 19% of the available device resources in the region that extends from location X25_Y14 to location X37_Y27"} { { 11 { 0 "Router estimated peak interconnect usage is 19% of the available device resources in the region that extends from location X25_Y14 to location X37_Y27"} 25 14 13 14 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Quartus II" 0 -1 1448012654922 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1448012654922 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:05 " "Fitter routing operations ending: elapsed time is 00:00:05" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1448012656017 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "Quartus II" 0 -1 1448012656022 ""} { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_TIMING" "" "Optimizations that may affect the design's timing were skipped" {  } {  } 0 170200 "Optimizations that may affect the design's timing were skipped" 0 0 "Quartus II" 0 -1 1448012656022 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "Fitter" 0 -1 1448012656022 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "1.34 " "Total time spent on timing analysis during the Fitter is 1.34 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during the Fitter is %1!s! seconds." 0 0 "Fitter" 0 -1 1448012656438 ""}
{ "Info" "IDAT_DAT_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 306004 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1448012656467 ""}
{ "Warning" "WDAT_NO_LOADING_SPECIFIED_ONE_OR_MORE_PINS" "128 " "Found 128 output pins without output pin load capacitance assignment" { { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "SRAM_DQ\[0\] 0 " "Pin \"SRAM_DQ\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1448012656691 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "SRAM_DQ\[1\] 0 " "Pin \"SRAM_DQ\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1448012656691 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "SRAM_DQ\[2\] 0 " "Pin \"SRAM_DQ\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1448012656691 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "SRAM_DQ\[3\] 0 " "Pin \"SRAM_DQ\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1448012656691 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "SRAM_DQ\[4\] 0 " "Pin \"SRAM_DQ\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1448012656691 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "SRAM_DQ\[5\] 0 " "Pin \"SRAM_DQ\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1448012656691 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "SRAM_DQ\[6\] 0 " "Pin \"SRAM_DQ\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1448012656691 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "SRAM_DQ\[7\] 0 " "Pin \"SRAM_DQ\[7\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1448012656691 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "SRAM_DQ\[8\] 0 " "Pin \"SRAM_DQ\[8\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1448012656691 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "SRAM_DQ\[9\] 0 " "Pin \"SRAM_DQ\[9\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1448012656691 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "SRAM_DQ\[10\] 0 " "Pin \"SRAM_DQ\[10\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1448012656691 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "SRAM_DQ\[11\] 0 " "Pin \"SRAM_DQ\[11\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1448012656691 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "SRAM_DQ\[12\] 0 " "Pin \"SRAM_DQ\[12\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1448012656691 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "SRAM_DQ\[13\] 0 " "Pin \"SRAM_DQ\[13\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1448012656691 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "SRAM_DQ\[14\] 0 " "Pin \"SRAM_DQ\[14\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1448012656691 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "SRAM_DQ\[15\] 0 " "Pin \"SRAM_DQ\[15\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1448012656691 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DRAM_DQ\[0\] 0 " "Pin \"DRAM_DQ\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1448012656691 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DRAM_DQ\[1\] 0 " "Pin \"DRAM_DQ\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1448012656691 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DRAM_DQ\[2\] 0 " "Pin \"DRAM_DQ\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1448012656691 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DRAM_DQ\[3\] 0 " "Pin \"DRAM_DQ\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1448012656691 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DRAM_DQ\[4\] 0 " "Pin \"DRAM_DQ\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1448012656691 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DRAM_DQ\[5\] 0 " "Pin \"DRAM_DQ\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1448012656691 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DRAM_DQ\[6\] 0 " "Pin \"DRAM_DQ\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1448012656691 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DRAM_DQ\[7\] 0 " "Pin \"DRAM_DQ\[7\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1448012656691 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DRAM_DQ\[8\] 0 " "Pin \"DRAM_DQ\[8\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1448012656691 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DRAM_DQ\[9\] 0 " "Pin \"DRAM_DQ\[9\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1448012656691 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DRAM_DQ\[10\] 0 " "Pin \"DRAM_DQ\[10\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1448012656691 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DRAM_DQ\[11\] 0 " "Pin \"DRAM_DQ\[11\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1448012656691 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DRAM_DQ\[12\] 0 " "Pin \"DRAM_DQ\[12\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1448012656691 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DRAM_DQ\[13\] 0 " "Pin \"DRAM_DQ\[13\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1448012656691 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DRAM_DQ\[14\] 0 " "Pin \"DRAM_DQ\[14\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1448012656691 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DRAM_DQ\[15\] 0 " "Pin \"DRAM_DQ\[15\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1448012656691 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "FL_DQ\[0\] 0 " "Pin \"FL_DQ\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1448012656691 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "FL_DQ\[1\] 0 " "Pin \"FL_DQ\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1448012656691 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "FL_DQ\[2\] 0 " "Pin \"FL_DQ\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1448012656691 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "FL_DQ\[3\] 0 " "Pin \"FL_DQ\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1448012656691 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "FL_DQ\[4\] 0 " "Pin \"FL_DQ\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1448012656691 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "FL_DQ\[5\] 0 " "Pin \"FL_DQ\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1448012656691 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "FL_DQ\[6\] 0 " "Pin \"FL_DQ\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1448012656691 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "FL_DQ\[7\] 0 " "Pin \"FL_DQ\[7\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1448012656691 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "VGA_HS 0 " "Pin \"VGA_HS\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1448012656691 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "VGA_VS 0 " "Pin \"VGA_VS\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1448012656691 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "VGA_R\[0\] 0 " "Pin \"VGA_R\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1448012656691 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "VGA_R\[1\] 0 " "Pin \"VGA_R\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1448012656691 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "VGA_R\[2\] 0 " "Pin \"VGA_R\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1448012656691 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "VGA_R\[3\] 0 " "Pin \"VGA_R\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1448012656691 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "VGA_G\[0\] 0 " "Pin \"VGA_G\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1448012656691 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "VGA_G\[1\] 0 " "Pin \"VGA_G\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1448012656691 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "VGA_G\[2\] 0 " "Pin \"VGA_G\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1448012656691 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "VGA_G\[3\] 0 " "Pin \"VGA_G\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1448012656691 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "VGA_B\[0\] 0 " "Pin \"VGA_B\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1448012656691 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "VGA_B\[1\] 0 " "Pin \"VGA_B\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1448012656691 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "VGA_B\[2\] 0 " "Pin \"VGA_B\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1448012656691 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "VGA_B\[3\] 0 " "Pin \"VGA_B\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1448012656691 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DRAM_CLK 0 " "Pin \"DRAM_CLK\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1448012656691 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "SRAM_ADDR\[0\] 0 " "Pin \"SRAM_ADDR\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1448012656691 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "SRAM_ADDR\[1\] 0 " "Pin \"SRAM_ADDR\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1448012656691 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "SRAM_ADDR\[2\] 0 " "Pin \"SRAM_ADDR\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1448012656691 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "SRAM_ADDR\[3\] 0 " "Pin \"SRAM_ADDR\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1448012656691 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "SRAM_ADDR\[4\] 0 " "Pin \"SRAM_ADDR\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1448012656691 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "SRAM_ADDR\[5\] 0 " "Pin \"SRAM_ADDR\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1448012656691 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "SRAM_ADDR\[6\] 0 " "Pin \"SRAM_ADDR\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1448012656691 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "SRAM_ADDR\[7\] 0 " "Pin \"SRAM_ADDR\[7\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1448012656691 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "SRAM_ADDR\[8\] 0 " "Pin \"SRAM_ADDR\[8\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1448012656691 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "SRAM_ADDR\[9\] 0 " "Pin \"SRAM_ADDR\[9\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1448012656691 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "SRAM_ADDR\[10\] 0 " "Pin \"SRAM_ADDR\[10\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1448012656691 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "SRAM_ADDR\[11\] 0 " "Pin \"SRAM_ADDR\[11\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1448012656691 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "SRAM_ADDR\[12\] 0 " "Pin \"SRAM_ADDR\[12\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1448012656691 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "SRAM_ADDR\[13\] 0 " "Pin \"SRAM_ADDR\[13\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1448012656691 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "SRAM_ADDR\[14\] 0 " "Pin \"SRAM_ADDR\[14\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1448012656691 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "SRAM_ADDR\[15\] 0 " "Pin \"SRAM_ADDR\[15\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1448012656691 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "SRAM_ADDR\[16\] 0 " "Pin \"SRAM_ADDR\[16\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1448012656691 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "SRAM_ADDR\[17\] 0 " "Pin \"SRAM_ADDR\[17\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1448012656691 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "SRAM_LB_N 0 " "Pin \"SRAM_LB_N\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1448012656691 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "SRAM_UB_N 0 " "Pin \"SRAM_UB_N\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1448012656691 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "SRAM_CE_N 0 " "Pin \"SRAM_CE_N\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1448012656691 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "SRAM_OE_N 0 " "Pin \"SRAM_OE_N\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1448012656691 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "SRAM_WE_N 0 " "Pin \"SRAM_WE_N\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1448012656691 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DRAM_ADDR\[0\] 0 " "Pin \"DRAM_ADDR\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1448012656691 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DRAM_ADDR\[1\] 0 " "Pin \"DRAM_ADDR\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1448012656691 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DRAM_ADDR\[2\] 0 " "Pin \"DRAM_ADDR\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1448012656691 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DRAM_ADDR\[3\] 0 " "Pin \"DRAM_ADDR\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1448012656691 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DRAM_ADDR\[4\] 0 " "Pin \"DRAM_ADDR\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1448012656691 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DRAM_ADDR\[5\] 0 " "Pin \"DRAM_ADDR\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1448012656691 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DRAM_ADDR\[6\] 0 " "Pin \"DRAM_ADDR\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1448012656691 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DRAM_ADDR\[7\] 0 " "Pin \"DRAM_ADDR\[7\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1448012656691 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DRAM_ADDR\[8\] 0 " "Pin \"DRAM_ADDR\[8\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1448012656691 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DRAM_ADDR\[9\] 0 " "Pin \"DRAM_ADDR\[9\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1448012656691 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DRAM_ADDR\[10\] 0 " "Pin \"DRAM_ADDR\[10\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1448012656691 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DRAM_ADDR\[11\] 0 " "Pin \"DRAM_ADDR\[11\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1448012656691 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DRAM_BA_0 0 " "Pin \"DRAM_BA_0\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1448012656691 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DRAM_BA_1 0 " "Pin \"DRAM_BA_1\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1448012656691 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DRAM_CAS_N 0 " "Pin \"DRAM_CAS_N\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1448012656691 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DRAM_CKE 0 " "Pin \"DRAM_CKE\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1448012656691 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DRAM_CS_N 0 " "Pin \"DRAM_CS_N\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1448012656691 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DRAM_LDQM 0 " "Pin \"DRAM_LDQM\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1448012656691 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DRAM_UDQM 0 " "Pin \"DRAM_UDQM\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1448012656691 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DRAM_RAS_N 0 " "Pin \"DRAM_RAS_N\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1448012656691 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DRAM_WE_N 0 " "Pin \"DRAM_WE_N\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1448012656691 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "FL_ADDR\[0\] 0 " "Pin \"FL_ADDR\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1448012656691 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "FL_ADDR\[1\] 0 " "Pin \"FL_ADDR\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1448012656691 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "FL_ADDR\[2\] 0 " "Pin \"FL_ADDR\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1448012656691 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "FL_ADDR\[3\] 0 " "Pin \"FL_ADDR\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1448012656691 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "FL_ADDR\[4\] 0 " "Pin \"FL_ADDR\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1448012656691 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "FL_ADDR\[5\] 0 " "Pin \"FL_ADDR\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1448012656691 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "FL_ADDR\[6\] 0 " "Pin \"FL_ADDR\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1448012656691 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "FL_ADDR\[7\] 0 " "Pin \"FL_ADDR\[7\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1448012656691 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "FL_ADDR\[8\] 0 " "Pin \"FL_ADDR\[8\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1448012656691 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "FL_ADDR\[9\] 0 " "Pin \"FL_ADDR\[9\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1448012656691 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "FL_ADDR\[10\] 0 " "Pin \"FL_ADDR\[10\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1448012656691 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "FL_ADDR\[11\] 0 " "Pin \"FL_ADDR\[11\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1448012656691 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "FL_ADDR\[12\] 0 " "Pin \"FL_ADDR\[12\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1448012656691 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "FL_ADDR\[13\] 0 " "Pin \"FL_ADDR\[13\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1448012656691 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "FL_ADDR\[14\] 0 " "Pin \"FL_ADDR\[14\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1448012656691 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "FL_ADDR\[15\] 0 " "Pin \"FL_ADDR\[15\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1448012656691 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "FL_ADDR\[16\] 0 " "Pin \"FL_ADDR\[16\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1448012656691 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "FL_ADDR\[17\] 0 " "Pin \"FL_ADDR\[17\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1448012656691 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "FL_ADDR\[18\] 0 " "Pin \"FL_ADDR\[18\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1448012656691 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "FL_ADDR\[19\] 0 " "Pin \"FL_ADDR\[19\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1448012656691 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "FL_ADDR\[20\] 0 " "Pin \"FL_ADDR\[20\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1448012656691 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "FL_ADDR\[21\] 0 " "Pin \"FL_ADDR\[21\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1448012656691 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "FL_OE_N 0 " "Pin \"FL_OE_N\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1448012656691 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "FL_WE_N 0 " "Pin \"FL_WE_N\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1448012656691 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "FL_RST_N 0 " "Pin \"FL_RST_N\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1448012656691 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "LEDR\[0\] 0 " "Pin \"LEDR\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1448012656691 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "LEDR\[1\] 0 " "Pin \"LEDR\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1448012656691 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "LEDR\[2\] 0 " "Pin \"LEDR\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1448012656691 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "LEDR\[3\] 0 " "Pin \"LEDR\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1448012656691 ""}  } {  } 0 306006 "Found %1!d! output pins without output pin load capacitance assignment" 0 0 "Fitter" 0 -1 1448012656691 ""}
{ "Info" "IDAT_DAT_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 306005 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1448012658802 ""}
{ "Info" "IDAT_DAT_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 306004 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1448012659481 ""}
{ "Info" "IDAT_DAT_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 306005 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1448012661419 ""}
{ "Info" "IFITCC_FITTER_POST_OPERATION_END" "00:00:05 " "Fitter post-fit operations ending: elapsed time is 00:00:05" {  } {  } 0 11218 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1448012661924 ""}
{ "Info" "IFSAC_FSAC_RAM_METASTABILITY_INFO" "" "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." {  } {  } 0 176045 "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." 0 0 "Fitter" 0 -1 1448012662042 ""}
{ "Warning" "WFITCC_FITCC_IGNORED_ASSIGNMENT" "" "Found invalid Fitter assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information." {  } {  } 0 171167 "Found invalid Fitter assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information." 0 0 "Fitter" 0 -1 1448012662251 ""}
{ "Warning" "WFIOMGR_RESERVE_ASSIGNMENT_FOR_UNUSED_PINS_IS_DEFAULT" "As output driving ground " "The Reserve All Unused Pins setting has not been specified, and will default to 'As output driving ground'." {  } {  } 0 169174 "The Reserve All Unused Pins setting has not been specified, and will default to '%1!s!'." 0 0 "Fitter" 0 -1 1448012662336 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "D:/Prj/ICSo/Tuyen/tuyen_vga_v1/output_files/t_vga_v1.fit.smsg " "Generated suppressed messages file D:/Prj/ICSo/Tuyen/tuyen_vga_v1/output_files/t_vga_v1.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1448012663118 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 167 s Quartus II 64-Bit " "Quartus II 64-Bit Fitter was successful. 0 errors, 167 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "693 " "Peak virtual memory: 693 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1448012665107 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Nov 20 16:44:25 2015 " "Processing ended: Fri Nov 20 16:44:25 2015" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1448012665107 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:42 " "Elapsed time: 00:00:42" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1448012665107 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:34 " "Total CPU time (on all processors): 00:00:34" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1448012665107 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1448012665107 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Fitter" 0 -1 1448012671626 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus II 64-Bit " "Running Quartus II 64-Bit Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1448012671626 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Nov 20 16:44:31 2015 " "Processing started: Fri Nov 20 16:44:31 2015" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1448012671626 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Assembler" 0 -1 1448012671626 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off t_vga_v1 -c t_vga_v1 " "Command: quartus_asm --read_settings_files=off --write_settings_files=off t_vga_v1 -c t_vga_v1" {  } {  } 0 0 "Command: %1!s!" 0 0 "Assembler" 0 -1 1448012671626 ""}
{ "Info" "IASM_ASM_GENERATING_POWER_DATA" "" "Writing out detailed assembly data for power analysis" {  } {  } 0 115031 "Writing out detailed assembly data for power analysis" 0 0 "Assembler" 0 -1 1448012673258 ""}
{ "Info" "IASM_ASM_GENERATING_PROGRAMMING_FILES" "" "Assembler is generating device programming files" {  } {  } 0 115030 "Assembler is generating device programming files" 0 0 "Assembler" 0 -1 1448012673310 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 0 s Quartus II 64-Bit " "Quartus II 64-Bit Assembler was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "430 " "Peak virtual memory: 430 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1448012674145 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Nov 20 16:44:34 2015 " "Processing ended: Fri Nov 20 16:44:34 2015" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1448012674145 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:03 " "Elapsed time: 00:00:03" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1448012674145 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:03 " "Total CPU time (on all processors): 00:00:03" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1448012674145 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Assembler" 0 -1 1448012674145 ""}
{ "Info" "IFLOW_DISABLED_MODULE" "PowerPlay Power Analyzer FLOW_ENABLE_POWER_ANALYZER " "Skipped module PowerPlay Power Analyzer due to the assignment FLOW_ENABLE_POWER_ANALYZER" {  } {  } 0 293026 "Skipped module %1!s! due to the assignment %2!s!" 0 0 "Assembler" 0 -1 1448012675212 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Assembler" 0 -1 1448012679278 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "TimeQuest Timing Analyzer Quartus II 64-Bit " "Running Quartus II 64-Bit TimeQuest Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1448012679281 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Nov 20 16:44:38 2015 " "Processing started: Fri Nov 20 16:44:38 2015" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1448012679281 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1448012679281 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta t_vga_v1 -c t_vga_v1 " "Command: quartus_sta t_vga_v1 -c t_vga_v1" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1448012679282 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #1" {  } {  } 0 0 "qsta_default_script.tcl version: #1" 0 0 "Quartus II" 0 0 1448012679442 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1448012679903 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Quartus II" 0 -1 1448012679942 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Quartus II" 0 -1 1448012679943 ""}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "3 " "TimeQuest Timing Analyzer is analyzing 3 combinational loops as latches." {  } {  } 0 335093 "TimeQuest Timing Analyzer is analyzing %1!d! combinational loops as latches." 0 0 "Quartus II" 0 -1 1448012680455 ""}
{ "Info" "ISTA_SDC_STATEMENT_PARENT" "" "Evaluating HDL-embedded SDC commands" { { "Info" "ISTA_SDC_STATEMENT_ENTITY" "alt_jtag_atlantic " "Entity alt_jtag_atlantic" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|jupdate\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|jupdate1*\}\]  " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|jupdate\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|jupdate1*\}\] " {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1448012680578 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1448012680578 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1448012680578 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1448012680578 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1448012680578 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1448012680578 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1448012680578 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1448012680578 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1448012680578 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|read\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|read1*\}\]  " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|read\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|read1*\}\] " {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1448012680578 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|read_req\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|read_req\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1448012680578 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rvalid\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rvalid\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1448012680578 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|t_dav\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|tck_t_dav\}\] " "set_false_path -from \[get_registers \{*\|t_dav\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|tck_t_dav\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1448012680578 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|user_saw_rvalid\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|rvalid0*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|user_saw_rvalid\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|rvalid0*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1448012680578 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1448012680578 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1448012680578 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1448012680578 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1448012680578 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1448012680578 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1448012680578 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1448012680578 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1448012680578 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|write1*\}\]  " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|write1*\}\] " {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1448012680578 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_stalled\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|t_ena*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_stalled\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|t_ena*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1448012680578 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_stalled\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|t_pause*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_stalled\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|t_pause*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1448012680578 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_valid\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_valid\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1448012680578 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Quartus II" 0 -1 1448012680578 ""} { "Info" "ISTA_SDC_STATEMENT_ENTITY" "altera_std_synchronizer " "Entity altera_std_synchronizer" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -to \[get_keepers \{*altera_std_synchronizer:*\|din_s1\}\] " "set_false_path -to \[get_keepers \{*altera_std_synchronizer:*\|din_s1\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1448012680578 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Quartus II" 0 -1 1448012680578 ""} { "Info" "ISTA_SDC_STATEMENT_ENTITY" "dcfifo_5oj1 " "Entity dcfifo_5oj1" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from *rdptr_g* -to *ws_dgrp\|dffpipe_2v8:dffpipe20\|dffe21a*  " "set_false_path -from *rdptr_g* -to *ws_dgrp\|dffpipe_2v8:dffpipe20\|dffe21a* " {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1448012680578 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from *delayed_wrptr_g* -to *rs_dgwp\|dffpipe_1v8:dffpipe16\|dffe17a*  " "set_false_path -from *delayed_wrptr_g* -to *rs_dgwp\|dffpipe_1v8:dffpipe16\|dffe17a* " {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1448012680578 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Quartus II" 0 -1 1448012680578 ""} { "Info" "ISTA_SDC_STATEMENT_ENTITY" "sld_jtag_hub " "Entity sld_jtag_hub" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "create_clock -name altera_reserved_tck \[get_ports \{altera_reserved_tck\}\] -period 10MHz    " "create_clock -name altera_reserved_tck \[get_ports \{altera_reserved_tck\}\] -period 10MHz   " {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1448012680578 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_clock_groups -asynchronous -group \{altera_reserved_tck\} " "set_clock_groups -asynchronous -group \{altera_reserved_tck\}" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1448012680578 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Quartus II" 0 -1 1448012680578 ""}  } {  } 0 332164 "Evaluating HDL-embedded SDC commands" 0 0 "Quartus II" 0 -1 1448012680578 ""}
{ "Info" "ISTA_SDC_FOUND" "t_vga_v1/synthesis/submodules/altera_reset_controller.sdc " "Reading SDC File: 't_vga_v1/synthesis/submodules/altera_reset_controller.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Quartus II" 0 -1 1448012680699 ""}
{ "Info" "ISTA_SDC_FOUND" "t_vga_v1/synthesis/submodules/t_vga_v1_cpu_v1.sdc " "Reading SDC File: 't_vga_v1/synthesis/submodules/t_vga_v1_cpu_v1.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Quartus II" 0 -1 1448012680725 ""}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "CLOCK_50 " "Node: CLOCK_50 was determined to be a clock but was found without an associated clock assignment." {  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Quartus II" 0 -1 1448012680794 "|top_module|CLOCK_50"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "edge_detec:EdgeDetection\|c_reg.c4 " "Node: edge_detec:EdgeDetection\|c_reg.c4 was determined to be a clock but was found without an associated clock assignment." {  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Quartus II" 0 -1 1448012680794 "|top_module|edge_detec:EdgeDetection|c_reg.c4"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "edge_detec:EdgeDetection\|c_reg.c2 " "Node: edge_detec:EdgeDetection\|c_reg.c2 was determined to be a clock but was found without an associated clock assignment." {  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Quartus II" 0 -1 1448012680794 "|top_module|edge_detec:EdgeDetection|c_reg.c2"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "SW\[0\] " "Node: SW\[0\] was determined to be a clock but was found without an associated clock assignment." {  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Quartus II" 0 -1 1448012680794 "|top_module|SW[0]"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "vga_v1:VGACtrl\|t_vga_v1:VGAController\|t_vga_v1_reset:clock_f_nios\|data_out " "Node: vga_v1:VGACtrl\|t_vga_v1:VGAController\|t_vga_v1_reset:clock_f_nios\|data_out was determined to be a clock but was found without an associated clock assignment." {  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Quartus II" 0 -1 1448012680794 "|top_module|vga_v1:VGACtrl|t_vga_v1:VGAController|t_vga_v1_reset:clock_f_nios|data_out"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "filter_medium:FilterMedian\|c_reg.c8 " "Node: filter_medium:FilterMedian\|c_reg.c8 was determined to be a clock but was found without an associated clock assignment." {  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Quartus II" 0 -1 1448012680794 "|top_module|filter_medium:FilterMedian|c_reg.c8"}
{ "Warning" "WSTA_GENERIC_WARNING" "PLL cross checking found inconsistent PLL clock settings: " "PLL cross checking found inconsistent PLL clock settings:" { { "Warning" "WSTA_GENERIC_WARNING" "Node: VGACtrl\|VGAController\|up_clocks\|DE_Clock_Generator_System\|pll\|clk\[0\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000 " "Node: VGACtrl\|VGAController\|up_clocks\|DE_Clock_Generator_System\|pll\|clk\[0\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000" {  } {  } 0 332056 "%1!s!" 0 0 "Quartus II" 0 -1 1448012680910 ""} { "Warning" "WSTA_GENERIC_WARNING" "Node: VGACtrl\|VGAController\|up_clocks\|DE_Clock_Generator_System\|pll\|clk\[1\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000 " "Node: VGACtrl\|VGAController\|up_clocks\|DE_Clock_Generator_System\|pll\|clk\[1\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000" {  } {  } 0 332056 "%1!s!" 0 0 "Quartus II" 0 -1 1448012680910 ""} { "Warning" "WSTA_GENERIC_WARNING" "Node: VGACtrl\|VGAController\|up_clocks\|DE_Clock_Generator_System\|pll\|clk\[2\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000 " "Node: VGACtrl\|VGAController\|up_clocks\|DE_Clock_Generator_System\|pll\|clk\[2\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000" {  } {  } 0 332056 "%1!s!" 0 0 "Quartus II" 0 -1 1448012680910 ""}  } {  } 0 332056 "%1!s!" 0 0 "Quartus II" 0 -1 1448012680910 ""}
{ "Info" "0" "" "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "Quartus II" 0 0 1448012680911 ""}
{ "Info" "0" "" "Analyzing Slow Model" {  } {  } 0 0 "Analyzing Slow Model" 0 0 "Quartus II" 0 0 1448012680939 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "fmax " "No fmax paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1448012680942 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Setup " "No Setup paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1448012680947 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Hold " "No Hold paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1448012680950 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1448012680952 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1448012680954 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 97.531 " "Worst-case minimum pulse width slack is 97.531" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1448012680957 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1448012680957 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   97.531         0.000 altera_reserved_tck  " "   97.531         0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1448012680957 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1448012680957 ""}
{ "Info" "ISTA_METASTABILITY_REPORT_DISABLED" "" "The selected device family is not supported by the report_metastability command." {  } {  } 0 332001 "The selected device family is not supported by the report_metastability command." 0 0 "Quartus II" 0 -1 1448012681026 ""}
{ "Info" "0" "" "Analyzing Fast Model" {  } {  } 0 0 "Analyzing Fast Model" 0 0 "Quartus II" 0 0 1448012681029 ""}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "CLOCK_50 " "Node: CLOCK_50 was determined to be a clock but was found without an associated clock assignment." {  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Quartus II" 0 -1 1448012681303 "|top_module|CLOCK_50"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "edge_detec:EdgeDetection\|c_reg.c4 " "Node: edge_detec:EdgeDetection\|c_reg.c4 was determined to be a clock but was found without an associated clock assignment." {  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Quartus II" 0 -1 1448012681303 "|top_module|edge_detec:EdgeDetection|c_reg.c4"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "edge_detec:EdgeDetection\|c_reg.c2 " "Node: edge_detec:EdgeDetection\|c_reg.c2 was determined to be a clock but was found without an associated clock assignment." {  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Quartus II" 0 -1 1448012681303 "|top_module|edge_detec:EdgeDetection|c_reg.c2"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "SW\[0\] " "Node: SW\[0\] was determined to be a clock but was found without an associated clock assignment." {  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Quartus II" 0 -1 1448012681303 "|top_module|SW[0]"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "vga_v1:VGACtrl\|t_vga_v1:VGAController\|t_vga_v1_reset:clock_f_nios\|data_out " "Node: vga_v1:VGACtrl\|t_vga_v1:VGAController\|t_vga_v1_reset:clock_f_nios\|data_out was determined to be a clock but was found without an associated clock assignment." {  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Quartus II" 0 -1 1448012681303 "|top_module|vga_v1:VGACtrl|t_vga_v1:VGAController|t_vga_v1_reset:clock_f_nios|data_out"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "filter_medium:FilterMedian\|c_reg.c8 " "Node: filter_medium:FilterMedian\|c_reg.c8 was determined to be a clock but was found without an associated clock assignment." {  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Quartus II" 0 -1 1448012681303 "|top_module|filter_medium:FilterMedian|c_reg.c8"}
{ "Warning" "WSTA_GENERIC_WARNING" "PLL cross checking found inconsistent PLL clock settings: " "PLL cross checking found inconsistent PLL clock settings:" { { "Warning" "WSTA_GENERIC_WARNING" "Node: VGACtrl\|VGAController\|up_clocks\|DE_Clock_Generator_System\|pll\|clk\[0\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000 " "Node: VGACtrl\|VGAController\|up_clocks\|DE_Clock_Generator_System\|pll\|clk\[0\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000" {  } {  } 0 332056 "%1!s!" 0 0 "Quartus II" 0 -1 1448012681320 ""} { "Warning" "WSTA_GENERIC_WARNING" "Node: VGACtrl\|VGAController\|up_clocks\|DE_Clock_Generator_System\|pll\|clk\[1\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000 " "Node: VGACtrl\|VGAController\|up_clocks\|DE_Clock_Generator_System\|pll\|clk\[1\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000" {  } {  } 0 332056 "%1!s!" 0 0 "Quartus II" 0 -1 1448012681320 ""} { "Warning" "WSTA_GENERIC_WARNING" "Node: VGACtrl\|VGAController\|up_clocks\|DE_Clock_Generator_System\|pll\|clk\[2\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000 " "Node: VGACtrl\|VGAController\|up_clocks\|DE_Clock_Generator_System\|pll\|clk\[2\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000" {  } {  } 0 332056 "%1!s!" 0 0 "Quartus II" 0 -1 1448012681320 ""}  } {  } 0 332056 "%1!s!" 0 0 "Quartus II" 0 -1 1448012681320 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Setup " "No Setup paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1448012681324 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Hold " "No Hold paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1448012681326 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1448012681328 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1448012681330 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 97.778 " "Worst-case minimum pulse width slack is 97.778" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1448012681332 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1448012681332 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   97.778         0.000 altera_reserved_tck  " "   97.778         0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1448012681332 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1448012681332 ""}
{ "Info" "ISTA_METASTABILITY_REPORT_DISABLED" "" "The selected device family is not supported by the report_metastability command." {  } {  } 0 332001 "The selected device family is not supported by the report_metastability command." 0 0 "Quartus II" 0 -1 1448012681343 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Design is not fully constrained for setup requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Quartus II" 0 -1 1448012681376 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Design is not fully constrained for hold requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Quartus II" 0 -1 1448012681376 ""}
{ "Info" "IQEXE_ERROR_COUNT" "TimeQuest Timing Analyzer 0 s 22 s Quartus II 64-Bit " "Quartus II 64-Bit TimeQuest Timing Analyzer was successful. 0 errors, 22 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "465 " "Peak virtual memory: 465 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1448012681581 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Nov 20 16:44:41 2015 " "Processing ended: Fri Nov 20 16:44:41 2015" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1448012681581 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:03 " "Elapsed time: 00:00:03" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1448012681581 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:03 " "Total CPU time (on all processors): 00:00:03" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1448012681581 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1448012681581 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1448012685650 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "EDA Netlist Writer Quartus II 64-Bit " "Running Quartus II 64-Bit EDA Netlist Writer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1448012685650 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Nov 20 16:44:45 2015 " "Processing started: Fri Nov 20 16:44:45 2015" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1448012685650 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1448012685650 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_eda --read_settings_files=off --write_settings_files=off t_vga_v1 -c t_vga_v1 " "Command: quartus_eda --read_settings_files=off --write_settings_files=off t_vga_v1 -c t_vga_v1" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1448012685651 ""}
{ "Info" "IWSC_DONE_HDL_DUAL_SDO_GENERATION" "t_vga_v1.vo\", \"t_vga_v1_fast.vo t_vga_v1_v.sdo t_vga_v1_v_fast.sdo D:/Prj/ICSo/Tuyen/tuyen_vga_v1/simulation/modelsim/ simulation " "Generated files \"t_vga_v1.vo\", \"t_vga_v1_fast.vo\", \"t_vga_v1_v.sdo\" and \"t_vga_v1_v_fast.sdo\" in directory \"D:/Prj/ICSo/Tuyen/tuyen_vga_v1/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204026 "Generated files \"%1!s!\", \"%2!s!\" and \"%3!s!\" in directory \"%4!s!\" for EDA %5!s! tool" 0 0 "Quartus II" 0 -1 1448012689266 ""}
{ "Info" "IQEXE_ERROR_COUNT" "EDA Netlist Writer 0 s 0 s Quartus II 64-Bit " "Quartus II 64-Bit EDA Netlist Writer was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "440 " "Peak virtual memory: 440 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1448012689503 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Nov 20 16:44:49 2015 " "Processing ended: Fri Nov 20 16:44:49 2015" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1448012689503 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:04 " "Elapsed time: 00:00:04" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1448012689503 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:04 " "Total CPU time (on all processors): 00:00:04" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1448012689503 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1448012689503 ""}
{ "Info" "IFLOW_ERROR_COUNT" "Full Compilation 0 s 244 s " "Quartus II Full Compilation was successful. 0 errors, 244 warnings" {  } {  } 0 293000 "Quartus II %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1448012690217 ""}
