// vim: set ft=verilog:

`ifndef ARITH_SIGNEDUNSIGNED_M
`define ARITH_SIGNEDUNSIGNED_M

`define Arith_SignedUnsigned_T(T) T
`define Arith_SignedUnsigned_L 2

`define Arith_SignedUnsigned_Signed   1'b1
`define Arith_SignedUnsigned_Unsigned 1'b0

`endif
