{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1543963274303 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.0.0 Build 614 04/24/2018 SJ Lite Edition " "Version 18.0.0 Build 614 04/24/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1543963274310 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Dec 04 17:41:14 2018 " "Processing started: Tue Dec 04 17:41:14 2018" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1543963274310 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1543963274310 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off Project -c Project " "Command: quartus_map --read_settings_files=on --write_settings_files=off Project -c Project" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1543963274310 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1543963275043 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1543963275043 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "top_level.vhd 2 1 " "Found 2 design units, including 1 entities, in source file top_level.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 top_level-tl " "Found design unit 1: top_level-tl" {  } { { "top_level.vhd" "" { Text "C:/intelFPGA_lite/18.0/4712/Project/top_level.vhd" 22 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1543963288647 ""} { "Info" "ISGN_ENTITY_NAME" "1 top_level " "Found entity 1: top_level" {  } { { "top_level.vhd" "" { Text "C:/intelFPGA_lite/18.0/4712/Project/top_level.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1543963288647 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1543963288647 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "genmux.vhd 2 1 " "Found 2 design units, including 1 entities, in source file genmux.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 genmux-syn " "Found design unit 1: genmux-syn" {  } { { "genmux.vhd" "" { Text "C:/intelFPGA_lite/18.0/4712/Project/genmux.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1543963288662 ""} { "Info" "ISGN_ENTITY_NAME" "1 genmux " "Found entity 1: genmux" {  } { { "genmux.vhd" "" { Text "C:/intelFPGA_lite/18.0/4712/Project/genmux.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1543963288662 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1543963288662 ""}
{ "Warning" "WVRFX_VHDL_CONST_VALUE_OVERFLOW" "alu_ns_tb.vhd(87) " "VHDL warning at alu_ns_tb.vhd(87): constant value overflow" {  } { { "alu_ns_tb.vhd" "" { Text "C:/intelFPGA_lite/18.0/4712/Project/alu_ns_tb.vhd" 87 0 0 } }  } 0 10639 "VHDL warning at %1!s!: constant value overflow" 0 0 "Analysis & Synthesis" 0 -1 1543963288669 ""}
{ "Warning" "WVRFX_VHDL_CONST_VALUE_OVERFLOW" "alu_ns_tb.vhd(101) " "VHDL warning at alu_ns_tb.vhd(101): constant value overflow" {  } { { "alu_ns_tb.vhd" "" { Text "C:/intelFPGA_lite/18.0/4712/Project/alu_ns_tb.vhd" 101 0 0 } }  } 0 10639 "VHDL warning at %1!s!: constant value overflow" 0 0 "Analysis & Synthesis" 0 -1 1543963288669 ""}
{ "Warning" "WVRFX_VHDL_CONST_VALUE_OVERFLOW" "alu_ns_tb.vhd(103) " "VHDL warning at alu_ns_tb.vhd(103): constant value overflow" {  } { { "alu_ns_tb.vhd" "" { Text "C:/intelFPGA_lite/18.0/4712/Project/alu_ns_tb.vhd" 103 0 0 } }  } 0 10639 "VHDL warning at %1!s!: constant value overflow" 0 0 "Analysis & Synthesis" 0 -1 1543963288669 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alu_ns_tb.vhd 2 1 " "Found 2 design units, including 1 entities, in source file alu_ns_tb.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alu_ns_tb-TB " "Found design unit 1: alu_ns_tb-TB" {  } { { "alu_ns_tb.vhd" "" { Text "C:/intelFPGA_lite/18.0/4712/Project/alu_ns_tb.vhd" 9 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1543963288670 ""} { "Info" "ISGN_ENTITY_NAME" "1 alu_ns_tb " "Found entity 1: alu_ns_tb" {  } { { "alu_ns_tb.vhd" "" { Text "C:/intelFPGA_lite/18.0/4712/Project/alu_ns_tb.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1543963288670 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1543963288670 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alu_ns.vhd 2 1 " "Found 2 design units, including 1 entities, in source file alu_ns.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alu_ns-logic " "Found design unit 1: alu_ns-logic" {  } { { "alu_ns.vhd" "" { Text "C:/intelFPGA_lite/18.0/4712/Project/alu_ns.vhd" 22 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1543963288671 ""} { "Info" "ISGN_ENTITY_NAME" "1 alu_ns " "Found entity 1: alu_ns" {  } { { "alu_ns.vhd" "" { Text "C:/intelFPGA_lite/18.0/4712/Project/alu_ns.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1543963288671 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1543963288671 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "larams.vhd 2 1 " "Found 2 design units, including 1 entities, in source file larams.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 larams-SYN " "Found design unit 1: larams-SYN" {  } { { "LARams.vhd" "" { Text "C:/intelFPGA_lite/18.0/4712/Project/LARams.vhd" 54 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1543963288671 ""} { "Info" "ISGN_ENTITY_NAME" "1 LARams " "Found entity 1: LARams" {  } { { "LARams.vhd" "" { Text "C:/intelFPGA_lite/18.0/4712/Project/LARams.vhd" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1543963288671 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1543963288671 ""}
{ "Warning" "WSGN_FILE_IS_MISSING" "LARams_tb.vhd " "Can't analyze file -- file LARams_tb.vhd is missing" {  } {  } 0 12019 "Can't analyze file -- file %1!s! is missing" 0 0 "Analysis & Synthesis" 0 -1 1543963288679 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "registerfile.vhd 2 1 " "Found 2 design units, including 1 entities, in source file registerfile.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 registerfile-sync_read " "Found design unit 1: registerfile-sync_read" {  } { { "registerfile.vhd" "" { Text "C:/intelFPGA_lite/18.0/4712/Project/registerfile.vhd" 25 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1543963288679 ""} { "Info" "ISGN_ENTITY_NAME" "1 registerfile " "Found entity 1: registerfile" {  } { { "registerfile.vhd" "" { Text "C:/intelFPGA_lite/18.0/4712/Project/registerfile.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1543963288679 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1543963288679 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "memory.vhd 2 1 " "Found 2 design units, including 1 entities, in source file memory.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Memory-logic " "Found design unit 1: Memory-logic" {  } { { "Memory.vhd" "" { Text "C:/intelFPGA_lite/18.0/4712/Project/Memory.vhd" 18 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1543963288679 ""} { "Info" "ISGN_ENTITY_NAME" "1 Memory " "Found entity 1: Memory" {  } { { "Memory.vhd" "" { Text "C:/intelFPGA_lite/18.0/4712/Project/Memory.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1543963288679 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1543963288679 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "bus_latch.vhd 2 1 " "Found 2 design units, including 1 entities, in source file bus_latch.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 bus_latch-flip " "Found design unit 1: bus_latch-flip" {  } { { "bus_latch.vhd" "" { Text "C:/intelFPGA_lite/18.0/4712/Project/bus_latch.vhd" 18 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1543963288679 ""} { "Info" "ISGN_ENTITY_NAME" "1 bus_latch " "Found entity 1: bus_latch" {  } { { "bus_latch.vhd" "" { Text "C:/intelFPGA_lite/18.0/4712/Project/bus_latch.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1543963288679 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1543963288679 ""}
{ "Warning" "WVRFX_VHDL_CONST_VALUE_OVERFLOW" "Memory_tb.vhd(61) " "VHDL warning at Memory_tb.vhd(61): constant value overflow" {  } { { "Memory_tb.vhd" "" { Text "C:/intelFPGA_lite/18.0/4712/Project/Memory_tb.vhd" 61 0 0 } }  } 0 10639 "VHDL warning at %1!s!: constant value overflow" 0 0 "Analysis & Synthesis" 0 -1 1543963288695 ""}
{ "Warning" "WVRFX_VHDL_CONST_VALUE_OVERFLOW" "Memory_tb.vhd(66) " "VHDL warning at Memory_tb.vhd(66): constant value overflow" {  } { { "Memory_tb.vhd" "" { Text "C:/intelFPGA_lite/18.0/4712/Project/Memory_tb.vhd" 66 0 0 } }  } 0 10639 "VHDL warning at %1!s!: constant value overflow" 0 0 "Analysis & Synthesis" 0 -1 1543963288695 ""}
{ "Warning" "WVRFX_VHDL_CONST_VALUE_OVERFLOW" "Memory_tb.vhd(93) " "VHDL warning at Memory_tb.vhd(93): constant value overflow" {  } { { "Memory_tb.vhd" "" { Text "C:/intelFPGA_lite/18.0/4712/Project/Memory_tb.vhd" 93 0 0 } }  } 0 10639 "VHDL warning at %1!s!: constant value overflow" 0 0 "Analysis & Synthesis" 0 -1 1543963288696 ""}
{ "Warning" "WVRFX_VHDL_CONST_VALUE_OVERFLOW" "Memory_tb.vhd(102) " "VHDL warning at Memory_tb.vhd(102): constant value overflow" {  } { { "Memory_tb.vhd" "" { Text "C:/intelFPGA_lite/18.0/4712/Project/Memory_tb.vhd" 102 0 0 } }  } 0 10639 "VHDL warning at %1!s!: constant value overflow" 0 0 "Analysis & Synthesis" 0 -1 1543963288696 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "memory_tb.vhd 2 1 " "Found 2 design units, including 1 entities, in source file memory_tb.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Memory_tb-TB " "Found design unit 1: Memory_tb-TB" {  } { { "Memory_tb.vhd" "" { Text "C:/intelFPGA_lite/18.0/4712/Project/Memory_tb.vhd" 9 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1543963288696 ""} { "Info" "ISGN_ENTITY_NAME" "1 Memory_tb " "Found entity 1: Memory_tb" {  } { { "Memory_tb.vhd" "" { Text "C:/intelFPGA_lite/18.0/4712/Project/Memory_tb.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1543963288696 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1543963288696 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "genmux4.vhd 2 1 " "Found 2 design units, including 1 entities, in source file genmux4.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 genmux4-syn " "Found design unit 1: genmux4-syn" {  } { { "genmux4.vhd" "" { Text "C:/intelFPGA_lite/18.0/4712/Project/genmux4.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1543963288697 ""} { "Info" "ISGN_ENTITY_NAME" "1 genmux4 " "Found entity 1: genmux4" {  } { { "genmux4.vhd" "" { Text "C:/intelFPGA_lite/18.0/4712/Project/genmux4.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1543963288697 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1543963288697 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "reg.vhd 2 1 " "Found 2 design units, including 1 entities, in source file reg.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 reg-flip " "Found design unit 1: reg-flip" {  } { { "reg.vhd" "" { Text "C:/intelFPGA_lite/18.0/4712/Project/reg.vhd" 20 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1543963288697 ""} { "Info" "ISGN_ENTITY_NAME" "1 reg " "Found entity 1: reg" {  } { { "reg.vhd" "" { Text "C:/intelFPGA_lite/18.0/4712/Project/reg.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1543963288697 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1543963288697 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "datapath.vhd 2 1 " "Found 2 design units, including 1 entities, in source file datapath.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 datapath-logic " "Found design unit 1: datapath-logic" {  } { { "datapath.vhd" "" { Text "C:/intelFPGA_lite/18.0/4712/Project/datapath.vhd" 17 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1543963288697 ""} { "Info" "ISGN_ENTITY_NAME" "1 datapath " "Found entity 1: datapath" {  } { { "datapath.vhd" "" { Text "C:/intelFPGA_lite/18.0/4712/Project/datapath.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1543963288697 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1543963288697 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "signextend.vhd 2 1 " "Found 2 design units, including 1 entities, in source file signextend.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 signextend-flip " "Found design unit 1: signextend-flip" {  } { { "signextend.vhd" "" { Text "C:/intelFPGA_lite/18.0/4712/Project/signextend.vhd" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1543963288697 ""} { "Info" "ISGN_ENTITY_NAME" "1 signextend " "Found entity 1: signextend" {  } { { "signextend.vhd" "" { Text "C:/intelFPGA_lite/18.0/4712/Project/signextend.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1543963288697 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1543963288697 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alucontroller.vhd 2 1 " "Found 2 design units, including 1 entities, in source file alucontroller.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ALUcontroller-flip " "Found design unit 1: ALUcontroller-flip" {  } { { "ALUcontroller.vhd" "" { Text "C:/intelFPGA_lite/18.0/4712/Project/ALUcontroller.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1543963288697 ""} { "Info" "ISGN_ENTITY_NAME" "1 ALUcontroller " "Found entity 1: ALUcontroller" {  } { { "ALUcontroller.vhd" "" { Text "C:/intelFPGA_lite/18.0/4712/Project/ALUcontroller.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1543963288697 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1543963288697 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ctrler.vhd 2 1 " "Found 2 design units, including 1 entities, in source file ctrler.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ctrler-FSM " "Found design unit 1: ctrler-FSM" {  } { { "ctrler.vhd" "" { Text "C:/intelFPGA_lite/18.0/4712/Project/ctrler.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1543963288713 ""} { "Info" "ISGN_ENTITY_NAME" "1 ctrler " "Found entity 1: ctrler" {  } { { "ctrler.vhd" "" { Text "C:/intelFPGA_lite/18.0/4712/Project/ctrler.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1543963288713 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1543963288713 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "top_level_tb.vhd 2 1 " "Found 2 design units, including 1 entities, in source file top_level_tb.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 top_level_tb-TB " "Found design unit 1: top_level_tb-TB" {  } { { "top_level_tb.vhd" "" { Text "C:/intelFPGA_lite/18.0/4712/Project/top_level_tb.vhd" 8 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1543963288713 ""} { "Info" "ISGN_ENTITY_NAME" "1 top_level_tb " "Found entity 1: top_level_tb" {  } { { "top_level_tb.vhd" "" { Text "C:/intelFPGA_lite/18.0/4712/Project/top_level_tb.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1543963288713 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1543963288713 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "top_level " "Elaborating entity \"top_level\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1543963289258 ""}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "output top_level.vhd(18) " "VHDL Signal Declaration warning at top_level.vhd(18): used explicit default value for signal \"output\" because signal was never assigned a value" {  } { { "top_level.vhd" "" { Text "C:/intelFPGA_lite/18.0/4712/Project/top_level.vhd" 18 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Analysis & Synthesis" 0 -1 1543963289262 "|top_level"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ctrler ctrler:controller " "Elaborating entity \"ctrler\" for hierarchy \"ctrler:controller\"" {  } { { "top_level.vhd" "controller" { Text "C:/intelFPGA_lite/18.0/4712/Project/top_level.vhd" 49 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1543963289289 ""}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "IsSigned ctrler.vhd(29) " "VHDL Signal Declaration warning at ctrler.vhd(29): used explicit default value for signal \"IsSigned\" because signal was never assigned a value" {  } { { "ctrler.vhd" "" { Text "C:/intelFPGA_lite/18.0/4712/Project/ctrler.vhd" 29 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Analysis & Synthesis" 0 -1 1543963289293 "|top_level|ctrler:controller"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY_WITH_ARCHITECTURE" "datapath ctrler:controller\|datapath:dp A:logic " "Elaborating entity \"datapath\" using architecture \"A:logic\" for hierarchy \"ctrler:controller\|datapath:dp\"" {  } { { "ctrler.vhd" "dp" { Text "C:/intelFPGA_lite/18.0/4712/Project/ctrler.vhd" 37 0 0 } }  } 0 12129 "Elaborating entity \"%1!s!\" using architecture \"%3!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1543963289295 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "isIType datapath.vhd(107) " "Verilog HDL or VHDL warning at datapath.vhd(107): object \"isIType\" assigned a value but never read" {  } { { "datapath.vhd" "" { Text "C:/intelFPGA_lite/18.0/4712/Project/datapath.vhd" 107 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1543963289296 "|top_level|ctrler:controller|datapath:dp"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Memory ctrler:controller\|datapath:dp\|Memory:Memmy " "Elaborating entity \"Memory\" for hierarchy \"ctrler:controller\|datapath:dp\|Memory:Memmy\"" {  } { { "datapath.vhd" "Memmy" { Text "C:/intelFPGA_lite/18.0/4712/Project/datapath.vhd" 112 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1543963289296 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "bus_latch ctrler:controller\|datapath:dp\|Memory:Memmy\|bus_latch:Inport0 " "Elaborating entity \"bus_latch\" for hierarchy \"ctrler:controller\|datapath:dp\|Memory:Memmy\|bus_latch:Inport0\"" {  } { { "Memory.vhd" "Inport0" { Text "C:/intelFPGA_lite/18.0/4712/Project/Memory.vhd" 53 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1543963289300 ""}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "DATA bus_latch.vhd(21) " "VHDL Process Statement warning at bus_latch.vhd(21): inferring latch(es) for signal or variable \"DATA\", which holds its previous value in one or more paths through the process" {  } { { "bus_latch.vhd" "" { Text "C:/intelFPGA_lite/18.0/4712/Project/bus_latch.vhd" 21 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1543963289300 "|top_level|ctrler:controller|datapath:dp|Memory:Memmy|bus_latch:Inport0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "DATA\[0\] bus_latch.vhd(21) " "Inferred latch for \"DATA\[0\]\" at bus_latch.vhd(21)" {  } { { "bus_latch.vhd" "" { Text "C:/intelFPGA_lite/18.0/4712/Project/bus_latch.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1543963289300 "|top_level|ctrler:controller|datapath:dp|Memory:Memmy|bus_latch:Inport0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "DATA\[1\] bus_latch.vhd(21) " "Inferred latch for \"DATA\[1\]\" at bus_latch.vhd(21)" {  } { { "bus_latch.vhd" "" { Text "C:/intelFPGA_lite/18.0/4712/Project/bus_latch.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1543963289300 "|top_level|ctrler:controller|datapath:dp|Memory:Memmy|bus_latch:Inport0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "DATA\[2\] bus_latch.vhd(21) " "Inferred latch for \"DATA\[2\]\" at bus_latch.vhd(21)" {  } { { "bus_latch.vhd" "" { Text "C:/intelFPGA_lite/18.0/4712/Project/bus_latch.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1543963289304 "|top_level|ctrler:controller|datapath:dp|Memory:Memmy|bus_latch:Inport0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "DATA\[3\] bus_latch.vhd(21) " "Inferred latch for \"DATA\[3\]\" at bus_latch.vhd(21)" {  } { { "bus_latch.vhd" "" { Text "C:/intelFPGA_lite/18.0/4712/Project/bus_latch.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1543963289304 "|top_level|ctrler:controller|datapath:dp|Memory:Memmy|bus_latch:Inport0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "DATA\[4\] bus_latch.vhd(21) " "Inferred latch for \"DATA\[4\]\" at bus_latch.vhd(21)" {  } { { "bus_latch.vhd" "" { Text "C:/intelFPGA_lite/18.0/4712/Project/bus_latch.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1543963289304 "|top_level|ctrler:controller|datapath:dp|Memory:Memmy|bus_latch:Inport0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "DATA\[5\] bus_latch.vhd(21) " "Inferred latch for \"DATA\[5\]\" at bus_latch.vhd(21)" {  } { { "bus_latch.vhd" "" { Text "C:/intelFPGA_lite/18.0/4712/Project/bus_latch.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1543963289304 "|top_level|ctrler:controller|datapath:dp|Memory:Memmy|bus_latch:Inport0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "DATA\[6\] bus_latch.vhd(21) " "Inferred latch for \"DATA\[6\]\" at bus_latch.vhd(21)" {  } { { "bus_latch.vhd" "" { Text "C:/intelFPGA_lite/18.0/4712/Project/bus_latch.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1543963289304 "|top_level|ctrler:controller|datapath:dp|Memory:Memmy|bus_latch:Inport0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "DATA\[7\] bus_latch.vhd(21) " "Inferred latch for \"DATA\[7\]\" at bus_latch.vhd(21)" {  } { { "bus_latch.vhd" "" { Text "C:/intelFPGA_lite/18.0/4712/Project/bus_latch.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1543963289304 "|top_level|ctrler:controller|datapath:dp|Memory:Memmy|bus_latch:Inport0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "DATA\[8\] bus_latch.vhd(21) " "Inferred latch for \"DATA\[8\]\" at bus_latch.vhd(21)" {  } { { "bus_latch.vhd" "" { Text "C:/intelFPGA_lite/18.0/4712/Project/bus_latch.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1543963289304 "|top_level|ctrler:controller|datapath:dp|Memory:Memmy|bus_latch:Inport0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "DATA\[9\] bus_latch.vhd(21) " "Inferred latch for \"DATA\[9\]\" at bus_latch.vhd(21)" {  } { { "bus_latch.vhd" "" { Text "C:/intelFPGA_lite/18.0/4712/Project/bus_latch.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1543963289304 "|top_level|ctrler:controller|datapath:dp|Memory:Memmy|bus_latch:Inport0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "DATA\[10\] bus_latch.vhd(21) " "Inferred latch for \"DATA\[10\]\" at bus_latch.vhd(21)" {  } { { "bus_latch.vhd" "" { Text "C:/intelFPGA_lite/18.0/4712/Project/bus_latch.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1543963289304 "|top_level|ctrler:controller|datapath:dp|Memory:Memmy|bus_latch:Inport0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "DATA\[11\] bus_latch.vhd(21) " "Inferred latch for \"DATA\[11\]\" at bus_latch.vhd(21)" {  } { { "bus_latch.vhd" "" { Text "C:/intelFPGA_lite/18.0/4712/Project/bus_latch.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1543963289304 "|top_level|ctrler:controller|datapath:dp|Memory:Memmy|bus_latch:Inport0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "DATA\[12\] bus_latch.vhd(21) " "Inferred latch for \"DATA\[12\]\" at bus_latch.vhd(21)" {  } { { "bus_latch.vhd" "" { Text "C:/intelFPGA_lite/18.0/4712/Project/bus_latch.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1543963289304 "|top_level|ctrler:controller|datapath:dp|Memory:Memmy|bus_latch:Inport0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "DATA\[13\] bus_latch.vhd(21) " "Inferred latch for \"DATA\[13\]\" at bus_latch.vhd(21)" {  } { { "bus_latch.vhd" "" { Text "C:/intelFPGA_lite/18.0/4712/Project/bus_latch.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1543963289304 "|top_level|ctrler:controller|datapath:dp|Memory:Memmy|bus_latch:Inport0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "DATA\[14\] bus_latch.vhd(21) " "Inferred latch for \"DATA\[14\]\" at bus_latch.vhd(21)" {  } { { "bus_latch.vhd" "" { Text "C:/intelFPGA_lite/18.0/4712/Project/bus_latch.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1543963289304 "|top_level|ctrler:controller|datapath:dp|Memory:Memmy|bus_latch:Inport0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "DATA\[15\] bus_latch.vhd(21) " "Inferred latch for \"DATA\[15\]\" at bus_latch.vhd(21)" {  } { { "bus_latch.vhd" "" { Text "C:/intelFPGA_lite/18.0/4712/Project/bus_latch.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1543963289304 "|top_level|ctrler:controller|datapath:dp|Memory:Memmy|bus_latch:Inport0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "DATA\[16\] bus_latch.vhd(21) " "Inferred latch for \"DATA\[16\]\" at bus_latch.vhd(21)" {  } { { "bus_latch.vhd" "" { Text "C:/intelFPGA_lite/18.0/4712/Project/bus_latch.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1543963289304 "|top_level|ctrler:controller|datapath:dp|Memory:Memmy|bus_latch:Inport0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "DATA\[17\] bus_latch.vhd(21) " "Inferred latch for \"DATA\[17\]\" at bus_latch.vhd(21)" {  } { { "bus_latch.vhd" "" { Text "C:/intelFPGA_lite/18.0/4712/Project/bus_latch.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1543963289304 "|top_level|ctrler:controller|datapath:dp|Memory:Memmy|bus_latch:Inport0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "DATA\[18\] bus_latch.vhd(21) " "Inferred latch for \"DATA\[18\]\" at bus_latch.vhd(21)" {  } { { "bus_latch.vhd" "" { Text "C:/intelFPGA_lite/18.0/4712/Project/bus_latch.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1543963289304 "|top_level|ctrler:controller|datapath:dp|Memory:Memmy|bus_latch:Inport0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "DATA\[19\] bus_latch.vhd(21) " "Inferred latch for \"DATA\[19\]\" at bus_latch.vhd(21)" {  } { { "bus_latch.vhd" "" { Text "C:/intelFPGA_lite/18.0/4712/Project/bus_latch.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1543963289304 "|top_level|ctrler:controller|datapath:dp|Memory:Memmy|bus_latch:Inport0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "DATA\[20\] bus_latch.vhd(21) " "Inferred latch for \"DATA\[20\]\" at bus_latch.vhd(21)" {  } { { "bus_latch.vhd" "" { Text "C:/intelFPGA_lite/18.0/4712/Project/bus_latch.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1543963289304 "|top_level|ctrler:controller|datapath:dp|Memory:Memmy|bus_latch:Inport0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "DATA\[21\] bus_latch.vhd(21) " "Inferred latch for \"DATA\[21\]\" at bus_latch.vhd(21)" {  } { { "bus_latch.vhd" "" { Text "C:/intelFPGA_lite/18.0/4712/Project/bus_latch.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1543963289304 "|top_level|ctrler:controller|datapath:dp|Memory:Memmy|bus_latch:Inport0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "DATA\[22\] bus_latch.vhd(21) " "Inferred latch for \"DATA\[22\]\" at bus_latch.vhd(21)" {  } { { "bus_latch.vhd" "" { Text "C:/intelFPGA_lite/18.0/4712/Project/bus_latch.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1543963289304 "|top_level|ctrler:controller|datapath:dp|Memory:Memmy|bus_latch:Inport0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "DATA\[23\] bus_latch.vhd(21) " "Inferred latch for \"DATA\[23\]\" at bus_latch.vhd(21)" {  } { { "bus_latch.vhd" "" { Text "C:/intelFPGA_lite/18.0/4712/Project/bus_latch.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1543963289305 "|top_level|ctrler:controller|datapath:dp|Memory:Memmy|bus_latch:Inport0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "DATA\[24\] bus_latch.vhd(21) " "Inferred latch for \"DATA\[24\]\" at bus_latch.vhd(21)" {  } { { "bus_latch.vhd" "" { Text "C:/intelFPGA_lite/18.0/4712/Project/bus_latch.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1543963289305 "|top_level|ctrler:controller|datapath:dp|Memory:Memmy|bus_latch:Inport0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "DATA\[25\] bus_latch.vhd(21) " "Inferred latch for \"DATA\[25\]\" at bus_latch.vhd(21)" {  } { { "bus_latch.vhd" "" { Text "C:/intelFPGA_lite/18.0/4712/Project/bus_latch.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1543963289305 "|top_level|ctrler:controller|datapath:dp|Memory:Memmy|bus_latch:Inport0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "DATA\[26\] bus_latch.vhd(21) " "Inferred latch for \"DATA\[26\]\" at bus_latch.vhd(21)" {  } { { "bus_latch.vhd" "" { Text "C:/intelFPGA_lite/18.0/4712/Project/bus_latch.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1543963289305 "|top_level|ctrler:controller|datapath:dp|Memory:Memmy|bus_latch:Inport0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "DATA\[27\] bus_latch.vhd(21) " "Inferred latch for \"DATA\[27\]\" at bus_latch.vhd(21)" {  } { { "bus_latch.vhd" "" { Text "C:/intelFPGA_lite/18.0/4712/Project/bus_latch.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1543963289305 "|top_level|ctrler:controller|datapath:dp|Memory:Memmy|bus_latch:Inport0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "DATA\[28\] bus_latch.vhd(21) " "Inferred latch for \"DATA\[28\]\" at bus_latch.vhd(21)" {  } { { "bus_latch.vhd" "" { Text "C:/intelFPGA_lite/18.0/4712/Project/bus_latch.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1543963289305 "|top_level|ctrler:controller|datapath:dp|Memory:Memmy|bus_latch:Inport0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "DATA\[29\] bus_latch.vhd(21) " "Inferred latch for \"DATA\[29\]\" at bus_latch.vhd(21)" {  } { { "bus_latch.vhd" "" { Text "C:/intelFPGA_lite/18.0/4712/Project/bus_latch.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1543963289305 "|top_level|ctrler:controller|datapath:dp|Memory:Memmy|bus_latch:Inport0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "DATA\[30\] bus_latch.vhd(21) " "Inferred latch for \"DATA\[30\]\" at bus_latch.vhd(21)" {  } { { "bus_latch.vhd" "" { Text "C:/intelFPGA_lite/18.0/4712/Project/bus_latch.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1543963289305 "|top_level|ctrler:controller|datapath:dp|Memory:Memmy|bus_latch:Inport0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "DATA\[31\] bus_latch.vhd(21) " "Inferred latch for \"DATA\[31\]\" at bus_latch.vhd(21)" {  } { { "bus_latch.vhd" "" { Text "C:/intelFPGA_lite/18.0/4712/Project/bus_latch.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1543963289305 "|top_level|ctrler:controller|datapath:dp|Memory:Memmy|bus_latch:Inport0"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "reg ctrler:controller\|datapath:dp\|Memory:Memmy\|reg:Outputport " "Elaborating entity \"reg\" for hierarchy \"ctrler:controller\|datapath:dp\|Memory:Memmy\|reg:Outputport\"" {  } { { "Memory.vhd" "Outputport" { Text "C:/intelFPGA_lite/18.0/4712/Project/Memory.vhd" 65 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1543963289307 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "LARams ctrler:controller\|datapath:dp\|Memory:Memmy\|LARams:Rammy " "Elaborating entity \"LARams\" for hierarchy \"ctrler:controller\|datapath:dp\|Memory:Memmy\|LARams:Rammy\"" {  } { { "Memory.vhd" "Rammy" { Text "C:/intelFPGA_lite/18.0/4712/Project/Memory.vhd" 84 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1543963289318 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram ctrler:controller\|datapath:dp\|Memory:Memmy\|LARams:Rammy\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"ctrler:controller\|datapath:dp\|Memory:Memmy\|LARams:Rammy\|altsyncram:altsyncram_component\"" {  } { { "LARams.vhd" "altsyncram_component" { Text "C:/intelFPGA_lite/18.0/4712/Project/LARams.vhd" 61 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1543963289414 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "ctrler:controller\|datapath:dp\|Memory:Memmy\|LARams:Rammy\|altsyncram:altsyncram_component " "Elaborated megafunction instantiation \"ctrler:controller\|datapath:dp\|Memory:Memmy\|LARams:Rammy\|altsyncram:altsyncram_component\"" {  } { { "LARams.vhd" "" { Text "C:/intelFPGA_lite/18.0/4712/Project/LARams.vhd" 61 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1543963289467 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "ctrler:controller\|datapath:dp\|Memory:Memmy\|LARams:Rammy\|altsyncram:altsyncram_component " "Instantiated megafunction \"ctrler:controller\|datapath:dp\|Memory:Memmy\|LARams:Rammy\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_aclr_a UNUSED " "Parameter \"address_aclr_a\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543963289468 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_aclr_b NONE " "Parameter \"address_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543963289468 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_reg_b CLOCK1 " "Parameter \"address_reg_b\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543963289468 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "byte_size 8 " "Parameter \"byte_size\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543963289468 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "byteena_aclr_a UNUSED " "Parameter \"byteena_aclr_a\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543963289468 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "byteena_aclr_b NONE " "Parameter \"byteena_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543963289468 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "byteena_reg_b CLOCK1 " "Parameter \"byteena_reg_b\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543963289468 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_core_a USE_INPUT_CLKEN " "Parameter \"clock_enable_core_a\" = \"USE_INPUT_CLKEN\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543963289468 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_core_b USE_INPUT_CLKEN " "Parameter \"clock_enable_core_b\" = \"USE_INPUT_CLKEN\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543963289468 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543963289468 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_b NORMAL " "Parameter \"clock_enable_input_b\" = \"NORMAL\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543963289468 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_a BYPASS " "Parameter \"clock_enable_output_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543963289468 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_b NORMAL " "Parameter \"clock_enable_output_b\" = \"NORMAL\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543963289468 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family MAX 10 " "Parameter \"intended_device_family\" = \"MAX 10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543963289468 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ecc_pipeline_stage_enabled FALSE " "Parameter \"ecc_pipeline_stage_enabled\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543963289468 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "enable_ecc FALSE " "Parameter \"enable_ecc\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543963289468 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "implement_in_les OFF " "Parameter \"implement_in_les\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543963289468 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "indata_aclr_a UNUSED " "Parameter \"indata_aclr_a\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543963289468 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "indata_aclr_b NONE " "Parameter \"indata_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543963289468 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "indata_reg_b CLOCK1 " "Parameter \"indata_reg_b\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543963289468 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file GCD.mif " "Parameter \"init_file\" = \"GCD.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543963289468 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file_layout PORT_A " "Parameter \"init_file_layout\" = \"PORT_A\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543963289468 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "maximum_depth 0 " "Parameter \"maximum_depth\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543963289468 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 256 " "Parameter \"numwords_a\" = \"256\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543963289468 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_b 0 " "Parameter \"numwords_b\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543963289468 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode SINGLE_PORT " "Parameter \"operation_mode\" = \"SINGLE_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543963289468 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a NONE " "Parameter \"outdata_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543963289468 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_b NONE " "Parameter \"outdata_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543963289468 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543963289468 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_b UNREGISTERED " "Parameter \"outdata_reg_b\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543963289468 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "power_up_uninitialized FALSE " "Parameter \"power_up_uninitialized\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543963289468 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type AUTO " "Parameter \"ram_block_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543963289468 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rdcontrol_aclr_b NONE " "Parameter \"rdcontrol_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543963289468 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rdcontrol_reg_b CLOCK1 " "Parameter \"rdcontrol_reg_b\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543963289468 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports DONT_CARE " "Parameter \"read_during_write_mode_mixed_ports\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543963289468 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_port_a NEW_DATA_NO_NBE_READ " "Parameter \"read_during_write_mode_port_a\" = \"NEW_DATA_NO_NBE_READ\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543963289468 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_port_b NEW_DATA_NO_NBE_READ " "Parameter \"read_during_write_mode_port_b\" = \"NEW_DATA_NO_NBE_READ\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543963289468 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "stratixiv_m144k_allow_dual_clocks ON " "Parameter \"stratixiv_m144k_allow_dual_clocks\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543963289468 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Parameter \"width_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543963289468 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 1 " "Parameter \"width_b\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543963289468 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543963289468 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_b 1 " "Parameter \"width_byteena_b\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543963289468 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_eccstatus 3 " "Parameter \"width_eccstatus\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543963289468 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 8 " "Parameter \"widthad_a\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543963289468 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_b 1 " "Parameter \"widthad_b\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543963289468 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "wrcontrol_aclr_a UNUSED " "Parameter \"wrcontrol_aclr_a\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543963289468 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "wrcontrol_aclr_b NONE " "Parameter \"wrcontrol_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543963289468 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "wrcontrol_wraddress_reg_b CLOCK1 " "Parameter \"wrcontrol_wraddress_reg_b\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543963289468 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint ENABLE_RUNTIME_MOD=NO " "Parameter \"lpm_hint\" = \"ENABLE_RUNTIME_MOD=NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543963289468 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543963289468 ""}  } { { "LARams.vhd" "" { Text "C:/intelFPGA_lite/18.0/4712/Project/LARams.vhd" 61 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1543963289468 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_f2r3.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_f2r3.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_f2r3 " "Found entity 1: altsyncram_f2r3" {  } { { "db/altsyncram_f2r3.tdf" "" { Text "C:/intelFPGA_lite/18.0/4712/Project/db/altsyncram_f2r3.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1543963289571 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1543963289571 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_f2r3 ctrler:controller\|datapath:dp\|Memory:Memmy\|LARams:Rammy\|altsyncram:altsyncram_component\|altsyncram_f2r3:auto_generated " "Elaborating entity \"altsyncram_f2r3\" for hierarchy \"ctrler:controller\|datapath:dp\|Memory:Memmy\|LARams:Rammy\|altsyncram:altsyncram_component\|altsyncram_f2r3:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1543963289576 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "genmux ctrler:controller\|datapath:dp\|genmux:PCmux " "Elaborating entity \"genmux\" for hierarchy \"ctrler:controller\|datapath:dp\|genmux:PCmux\"" {  } { { "datapath.vhd" "PCmux" { Text "C:/intelFPGA_lite/18.0/4712/Project/datapath.vhd" 131 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1543963289599 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "genmux ctrler:controller\|datapath:dp\|genmux:WRregMux " "Elaborating entity \"genmux\" for hierarchy \"ctrler:controller\|datapath:dp\|genmux:WRregMux\"" {  } { { "datapath.vhd" "WRregMux" { Text "C:/intelFPGA_lite/18.0/4712/Project/datapath.vhd" 152 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1543963289605 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "registerfile ctrler:controller\|datapath:dp\|registerfile:reggiefile " "Elaborating entity \"registerfile\" for hierarchy \"ctrler:controller\|datapath:dp\|registerfile:reggiefile\"" {  } { { "datapath.vhd" "reggiefile" { Text "C:/intelFPGA_lite/18.0/4712/Project/datapath.vhd" 164 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1543963289606 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "signextend ctrler:controller\|datapath:dp\|signextend:signextender " "Elaborating entity \"signextend\" for hierarchy \"ctrler:controller\|datapath:dp\|signextend:signextender\"" {  } { { "datapath.vhd" "signextender" { Text "C:/intelFPGA_lite/18.0/4712/Project/datapath.vhd" 176 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1543963289614 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "genmux4 ctrler:controller\|datapath:dp\|genmux4:input2mux " "Elaborating entity \"genmux4\" for hierarchy \"ctrler:controller\|datapath:dp\|genmux4:input2mux\"" {  } { { "datapath.vhd" "input2mux" { Text "C:/intelFPGA_lite/18.0/4712/Project/datapath.vhd" 198 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1543963289619 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alu_ns ctrler:controller\|datapath:dp\|alu_ns:ALU " "Elaborating entity \"alu_ns\" for hierarchy \"ctrler:controller\|datapath:dp\|alu_ns:ALU\"" {  } { { "datapath.vhd" "ALU" { Text "C:/intelFPGA_lite/18.0/4712/Project/datapath.vhd" 205 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1543963289621 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "notsig alu_ns.vhd(25) " "Verilog HDL or VHDL warning at alu_ns.vhd(25): object \"notsig\" assigned a value but never read" {  } { { "alu_ns.vhd" "" { Text "C:/intelFPGA_lite/18.0/4712/Project/alu_ns.vhd" 25 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1543963289622 "|top_level|ctrler:controller|datapath:dp|alu_ns:ALU"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "norsig alu_ns.vhd(26) " "Verilog HDL or VHDL warning at alu_ns.vhd(26): object \"norsig\" assigned a value but never read" {  } { { "alu_ns.vhd" "" { Text "C:/intelFPGA_lite/18.0/4712/Project/alu_ns.vhd" 26 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1543963289622 "|top_level|ctrler:controller|datapath:dp|alu_ns:ALU"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "nandsig alu_ns.vhd(30) " "Verilog HDL or VHDL warning at alu_ns.vhd(30): object \"nandsig\" assigned a value but never read" {  } { { "alu_ns.vhd" "" { Text "C:/intelFPGA_lite/18.0/4712/Project/alu_ns.vhd" 30 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1543963289622 "|top_level|ctrler:controller|datapath:dp|alu_ns:ALU"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ALUcontroller ctrler:controller\|datapath:dp\|ALUcontroller:alucard " "Elaborating entity \"ALUcontroller\" for hierarchy \"ctrler:controller\|datapath:dp\|ALUcontroller:alucard\"" {  } { { "datapath.vhd" "alucard" { Text "C:/intelFPGA_lite/18.0/4712/Project/datapath.vhd" 215 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1543963289625 ""}
{ "Warning" "WSGN_SEARCH_FILE" "decoder7seg.vhd 2 1 " "Using design file decoder7seg.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 decoder7seg-BHV " "Found design unit 1: decoder7seg-BHV" {  } { { "decoder7seg.vhd" "" { Text "C:/intelFPGA_lite/18.0/4712/Project/decoder7seg.vhd" 10 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1543963289646 ""} { "Info" "ISGN_ENTITY_NAME" "1 decoder7seg " "Found entity 1: decoder7seg" {  } { { "decoder7seg.vhd" "" { Text "C:/intelFPGA_lite/18.0/4712/Project/decoder7seg.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1543963289646 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1543963289646 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "decoder7seg decoder7seg:decoder0 " "Elaborating entity \"decoder7seg\" for hierarchy \"decoder7seg:decoder0\"" {  } { { "top_level.vhd" "decoder0" { Text "C:/intelFPGA_lite/18.0/4712/Project/top_level.vhd" 51 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1543963289647 ""}
{ "Info" "ILPMS_INFERENCING_SUMMARY" "3 " "Inferred 3 megafunctions from design logic" { { "Info" "ILPMS_LPM_MULT_INFERRED" "ctrler:controller\|datapath:dp\|alu_ns:ALU\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"ctrler:controller\|datapath:dp\|alu_ns:ALU\|Mult0\"" {  } { { "alu_ns.vhd" "Mult0" { Text "C:/intelFPGA_lite/18.0/4712/Project/alu_ns.vhd" 74 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1543963293857 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "ctrler:controller\|datapath:dp\|alu_ns:ALU\|Mult1 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"ctrler:controller\|datapath:dp\|alu_ns:ALU\|Mult1\"" {  } { { "alu_ns.vhd" "Mult1" { Text "C:/intelFPGA_lite/18.0/4712/Project/alu_ns.vhd" 76 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1543963293857 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "ctrler:controller\|datapath:dp\|alu_ns:ALU\|Mult0~0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"ctrler:controller\|datapath:dp\|alu_ns:ALU\|Mult0~0\"" {  } { { "alu_ns.vhd" "Mult0~0" { Text "C:/intelFPGA_lite/18.0/4712/Project/alu_ns.vhd" 74 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1543963293857 ""}  } {  } 0 278001 "Inferred %1!llu! megafunctions from design logic" 0 0 "Analysis & Synthesis" 0 -1 1543963293857 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "ctrler:controller\|datapath:dp\|alu_ns:ALU\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"ctrler:controller\|datapath:dp\|alu_ns:ALU\|lpm_mult:Mult0\"" {  } { { "alu_ns.vhd" "" { Text "C:/intelFPGA_lite/18.0/4712/Project/alu_ns.vhd" 74 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1543963293932 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "ctrler:controller\|datapath:dp\|alu_ns:ALU\|lpm_mult:Mult0 " "Instantiated megafunction \"ctrler:controller\|datapath:dp\|alu_ns:ALU\|lpm_mult:Mult0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 32 " "Parameter \"LPM_WIDTHA\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543963293932 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 32 " "Parameter \"LPM_WIDTHB\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543963293932 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 64 " "Parameter \"LPM_WIDTHP\" = \"64\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543963293932 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHR 64 " "Parameter \"LPM_WIDTHR\" = \"64\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543963293932 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543963293932 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION UNSIGNED " "Parameter \"LPM_REPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543963293932 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_A_IS_CONSTANT NO " "Parameter \"INPUT_A_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543963293932 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_B_IS_CONSTANT NO " "Parameter \"INPUT_B_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543963293932 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMIZE_SPEED 5 " "Parameter \"MAXIMIZE_SPEED\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543963293932 ""}  } { { "alu_ns.vhd" "" { Text "C:/intelFPGA_lite/18.0/4712/Project/alu_ns.vhd" 74 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1543963293932 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mult_tns.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mult_tns.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mult_tns " "Found entity 1: mult_tns" {  } { { "db/mult_tns.tdf" "" { Text "C:/intelFPGA_lite/18.0/4712/Project/db/mult_tns.tdf" 30 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1543963293996 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1543963293996 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "ctrler:controller\|datapath:dp\|alu_ns:ALU\|lpm_mult:Mult1 " "Elaborated megafunction instantiation \"ctrler:controller\|datapath:dp\|alu_ns:ALU\|lpm_mult:Mult1\"" {  } { { "alu_ns.vhd" "" { Text "C:/intelFPGA_lite/18.0/4712/Project/alu_ns.vhd" 76 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1543963294014 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "ctrler:controller\|datapath:dp\|alu_ns:ALU\|lpm_mult:Mult1 " "Instantiated megafunction \"ctrler:controller\|datapath:dp\|alu_ns:ALU\|lpm_mult:Mult1\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 32 " "Parameter \"LPM_WIDTHA\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543963294014 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 32 " "Parameter \"LPM_WIDTHB\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543963294014 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 64 " "Parameter \"LPM_WIDTHP\" = \"64\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543963294014 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHR 64 " "Parameter \"LPM_WIDTHR\" = \"64\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543963294014 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543963294014 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION SIGNED " "Parameter \"LPM_REPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543963294014 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_A_IS_CONSTANT NO " "Parameter \"INPUT_A_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543963294014 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_B_IS_CONSTANT NO " "Parameter \"INPUT_B_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543963294014 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMIZE_SPEED 5 " "Parameter \"MAXIMIZE_SPEED\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543963294014 ""}  } { { "alu_ns.vhd" "" { Text "C:/intelFPGA_lite/18.0/4712/Project/alu_ns.vhd" 76 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1543963294014 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mult_qgs.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mult_qgs.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mult_qgs " "Found entity 1: mult_qgs" {  } { { "db/mult_qgs.tdf" "" { Text "C:/intelFPGA_lite/18.0/4712/Project/db/mult_qgs.tdf" 30 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1543963294061 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1543963294061 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "ctrler:controller\|datapath:dp\|alu_ns:ALU\|lpm_mult:Mult0_rtl_0 " "Elaborated megafunction instantiation \"ctrler:controller\|datapath:dp\|alu_ns:ALU\|lpm_mult:Mult0_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1543963294086 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "ctrler:controller\|datapath:dp\|alu_ns:ALU\|lpm_mult:Mult0_rtl_0 " "Instantiated megafunction \"ctrler:controller\|datapath:dp\|alu_ns:ALU\|lpm_mult:Mult0_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 16 " "Parameter \"LPM_WIDTHA\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543963294086 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 16 " "Parameter \"LPM_WIDTHB\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543963294086 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 32 " "Parameter \"LPM_WIDTHP\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543963294086 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHR 32 " "Parameter \"LPM_WIDTHR\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543963294086 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543963294086 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION UNSIGNED " "Parameter \"LPM_REPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543963294086 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_A_IS_CONSTANT NO " "Parameter \"INPUT_A_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543963294086 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_B_IS_CONSTANT NO " "Parameter \"INPUT_B_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543963294086 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMIZE_SPEED 6 " "Parameter \"MAXIMIZE_SPEED\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543963294086 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1543963294086 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mult_uns.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mult_uns.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mult_uns " "Found entity 1: mult_uns" {  } { { "db/mult_uns.tdf" "" { Text "C:/intelFPGA_lite/18.0/4712/Project/db/mult_uns.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1543963294113 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1543963294113 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "3 " "3 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Analysis & Synthesis" 0 -1 1543963294600 ""}
{ "Info" "IMLS_MLS_IGNORED_SUMMARY" "470 " "Ignored 470 buffer(s)" { { "Info" "IMLS_MLS_IGNORED_SOFT" "470 " "Ignored 470 SOFT buffer(s)" {  } {  } 0 13019 "Ignored %1!d! SOFT buffer(s)" 0 0 "Design Software" 0 -1 1543963294732 ""}  } {  } 0 13014 "Ignored %1!d! buffer(s)" 0 0 "Analysis & Synthesis" 0 -1 1543963294732 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ctrler:controller\|datapath:dp\|bus_latch:PClatch\|DATA\[15\] " "Latch ctrler:controller\|datapath:dp\|bus_latch:PClatch\|DATA\[15\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ctrler:controller\|state.jumpComplete " "Ports D and ENA on the latch are fed by the same signal ctrler:controller\|state.jumpComplete" {  } { { "ctrler.vhd" "" { Text "C:/intelFPGA_lite/18.0/4712/Project/ctrler.vhd" 28 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1543963294744 ""}  } { { "bus_latch.vhd" "" { Text "C:/intelFPGA_lite/18.0/4712/Project/bus_latch.vhd" 21 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1543963294744 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ctrler:controller\|datapath:dp\|bus_latch:PClatch\|DATA\[14\] " "Latch ctrler:controller\|datapath:dp\|bus_latch:PClatch\|DATA\[14\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ctrler:controller\|state.jumpComplete " "Ports D and ENA on the latch are fed by the same signal ctrler:controller\|state.jumpComplete" {  } { { "ctrler.vhd" "" { Text "C:/intelFPGA_lite/18.0/4712/Project/ctrler.vhd" 28 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1543963294744 ""}  } { { "bus_latch.vhd" "" { Text "C:/intelFPGA_lite/18.0/4712/Project/bus_latch.vhd" 21 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1543963294744 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ctrler:controller\|datapath:dp\|bus_latch:PClatch\|DATA\[13\] " "Latch ctrler:controller\|datapath:dp\|bus_latch:PClatch\|DATA\[13\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ctrler:controller\|state.jumpComplete " "Ports D and ENA on the latch are fed by the same signal ctrler:controller\|state.jumpComplete" {  } { { "ctrler.vhd" "" { Text "C:/intelFPGA_lite/18.0/4712/Project/ctrler.vhd" 28 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1543963294744 ""}  } { { "bus_latch.vhd" "" { Text "C:/intelFPGA_lite/18.0/4712/Project/bus_latch.vhd" 21 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1543963294744 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ctrler:controller\|datapath:dp\|bus_latch:PClatch\|DATA\[12\] " "Latch ctrler:controller\|datapath:dp\|bus_latch:PClatch\|DATA\[12\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ctrler:controller\|state.jumpComplete " "Ports D and ENA on the latch are fed by the same signal ctrler:controller\|state.jumpComplete" {  } { { "ctrler.vhd" "" { Text "C:/intelFPGA_lite/18.0/4712/Project/ctrler.vhd" 28 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1543963294744 ""}  } { { "bus_latch.vhd" "" { Text "C:/intelFPGA_lite/18.0/4712/Project/bus_latch.vhd" 21 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1543963294744 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ctrler:controller\|datapath:dp\|bus_latch:PClatch\|DATA\[11\] " "Latch ctrler:controller\|datapath:dp\|bus_latch:PClatch\|DATA\[11\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ctrler:controller\|state.jumpComplete " "Ports D and ENA on the latch are fed by the same signal ctrler:controller\|state.jumpComplete" {  } { { "ctrler.vhd" "" { Text "C:/intelFPGA_lite/18.0/4712/Project/ctrler.vhd" 28 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1543963294745 ""}  } { { "bus_latch.vhd" "" { Text "C:/intelFPGA_lite/18.0/4712/Project/bus_latch.vhd" 21 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1543963294745 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ctrler:controller\|datapath:dp\|bus_latch:PClatch\|DATA\[10\] " "Latch ctrler:controller\|datapath:dp\|bus_latch:PClatch\|DATA\[10\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ctrler:controller\|state.jumpComplete " "Ports D and ENA on the latch are fed by the same signal ctrler:controller\|state.jumpComplete" {  } { { "ctrler.vhd" "" { Text "C:/intelFPGA_lite/18.0/4712/Project/ctrler.vhd" 28 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1543963294745 ""}  } { { "bus_latch.vhd" "" { Text "C:/intelFPGA_lite/18.0/4712/Project/bus_latch.vhd" 21 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1543963294745 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ctrler:controller\|datapath:dp\|bus_latch:PClatch\|DATA\[9\] " "Latch ctrler:controller\|datapath:dp\|bus_latch:PClatch\|DATA\[9\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ctrler:controller\|state.jumpComplete " "Ports D and ENA on the latch are fed by the same signal ctrler:controller\|state.jumpComplete" {  } { { "ctrler.vhd" "" { Text "C:/intelFPGA_lite/18.0/4712/Project/ctrler.vhd" 28 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1543963294745 ""}  } { { "bus_latch.vhd" "" { Text "C:/intelFPGA_lite/18.0/4712/Project/bus_latch.vhd" 21 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1543963294745 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ctrler:controller\|datapath:dp\|bus_latch:PClatch\|DATA\[8\] " "Latch ctrler:controller\|datapath:dp\|bus_latch:PClatch\|DATA\[8\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ctrler:controller\|state.jumpComplete " "Ports D and ENA on the latch are fed by the same signal ctrler:controller\|state.jumpComplete" {  } { { "ctrler.vhd" "" { Text "C:/intelFPGA_lite/18.0/4712/Project/ctrler.vhd" 28 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1543963294745 ""}  } { { "bus_latch.vhd" "" { Text "C:/intelFPGA_lite/18.0/4712/Project/bus_latch.vhd" 21 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1543963294745 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ctrler:controller\|datapath:dp\|bus_latch:PClatch\|DATA\[7\] " "Latch ctrler:controller\|datapath:dp\|bus_latch:PClatch\|DATA\[7\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ctrler:controller\|datapath:dp\|reg:IR\|DATA\[5\] " "Ports D and ENA on the latch are fed by the same signal ctrler:controller\|datapath:dp\|reg:IR\|DATA\[5\]" {  } { { "reg.vhd" "" { Text "C:/intelFPGA_lite/18.0/4712/Project/reg.vhd" 25 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1543963294745 ""}  } { { "bus_latch.vhd" "" { Text "C:/intelFPGA_lite/18.0/4712/Project/bus_latch.vhd" 21 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1543963294745 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ctrler:controller\|datapath:dp\|bus_latch:PClatch\|DATA\[6\] " "Latch ctrler:controller\|datapath:dp\|bus_latch:PClatch\|DATA\[6\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ctrler:controller\|datapath:dp\|reg:IR\|DATA\[4\] " "Ports D and ENA on the latch are fed by the same signal ctrler:controller\|datapath:dp\|reg:IR\|DATA\[4\]" {  } { { "reg.vhd" "" { Text "C:/intelFPGA_lite/18.0/4712/Project/reg.vhd" 25 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1543963294745 ""}  } { { "bus_latch.vhd" "" { Text "C:/intelFPGA_lite/18.0/4712/Project/bus_latch.vhd" 21 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1543963294745 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ctrler:controller\|datapath:dp\|bus_latch:PClatch\|DATA\[5\] " "Latch ctrler:controller\|datapath:dp\|bus_latch:PClatch\|DATA\[5\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ctrler:controller\|datapath:dp\|reg:IR\|DATA\[3\] " "Ports D and ENA on the latch are fed by the same signal ctrler:controller\|datapath:dp\|reg:IR\|DATA\[3\]" {  } { { "reg.vhd" "" { Text "C:/intelFPGA_lite/18.0/4712/Project/reg.vhd" 25 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1543963294745 ""}  } { { "bus_latch.vhd" "" { Text "C:/intelFPGA_lite/18.0/4712/Project/bus_latch.vhd" 21 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1543963294745 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ctrler:controller\|datapath:dp\|bus_latch:PClatch\|DATA\[4\] " "Latch ctrler:controller\|datapath:dp\|bus_latch:PClatch\|DATA\[4\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ctrler:controller\|state.jumpComplete " "Ports D and ENA on the latch are fed by the same signal ctrler:controller\|state.jumpComplete" {  } { { "ctrler.vhd" "" { Text "C:/intelFPGA_lite/18.0/4712/Project/ctrler.vhd" 28 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1543963294745 ""}  } { { "bus_latch.vhd" "" { Text "C:/intelFPGA_lite/18.0/4712/Project/bus_latch.vhd" 21 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1543963294745 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ctrler:controller\|datapath:dp\|bus_latch:PClatch\|DATA\[3\] " "Latch ctrler:controller\|datapath:dp\|bus_latch:PClatch\|DATA\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ctrler:controller\|state.jumpComplete " "Ports D and ENA on the latch are fed by the same signal ctrler:controller\|state.jumpComplete" {  } { { "ctrler.vhd" "" { Text "C:/intelFPGA_lite/18.0/4712/Project/ctrler.vhd" 28 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1543963294745 ""}  } { { "bus_latch.vhd" "" { Text "C:/intelFPGA_lite/18.0/4712/Project/bus_latch.vhd" 21 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1543963294745 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ctrler:controller\|datapath:dp\|bus_latch:PClatch\|DATA\[2\] " "Latch ctrler:controller\|datapath:dp\|bus_latch:PClatch\|DATA\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ctrler:controller\|state.jumpComplete " "Ports D and ENA on the latch are fed by the same signal ctrler:controller\|state.jumpComplete" {  } { { "ctrler.vhd" "" { Text "C:/intelFPGA_lite/18.0/4712/Project/ctrler.vhd" 28 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1543963294745 ""}  } { { "bus_latch.vhd" "" { Text "C:/intelFPGA_lite/18.0/4712/Project/bus_latch.vhd" 21 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1543963294745 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ctrler:controller\|datapath:dp\|bus_latch:PClatch\|DATA\[1\] " "Latch ctrler:controller\|datapath:dp\|bus_latch:PClatch\|DATA\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ctrler:controller\|state.iFetchInc " "Ports D and ENA on the latch are fed by the same signal ctrler:controller\|state.iFetchInc" {  } { { "ctrler.vhd" "" { Text "C:/intelFPGA_lite/18.0/4712/Project/ctrler.vhd" 28 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1543963294746 ""}  } { { "bus_latch.vhd" "" { Text "C:/intelFPGA_lite/18.0/4712/Project/bus_latch.vhd" 21 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1543963294746 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ctrler:controller\|datapath:dp\|bus_latch:PClatch\|DATA\[0\] " "Latch ctrler:controller\|datapath:dp\|bus_latch:PClatch\|DATA\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ctrler:controller\|state.iFetchInc " "Ports D and ENA on the latch are fed by the same signal ctrler:controller\|state.iFetchInc" {  } { { "ctrler.vhd" "" { Text "C:/intelFPGA_lite/18.0/4712/Project/ctrler.vhd" 28 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1543963294746 ""}  } { { "bus_latch.vhd" "" { Text "C:/intelFPGA_lite/18.0/4712/Project/bus_latch.vhd" 21 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1543963294746 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ctrler:controller\|datapath:dp\|bus_latch:PClatch\|DATA\[16\] " "Latch ctrler:controller\|datapath:dp\|bus_latch:PClatch\|DATA\[16\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ctrler:controller\|state.jumpComplete " "Ports D and ENA on the latch are fed by the same signal ctrler:controller\|state.jumpComplete" {  } { { "ctrler.vhd" "" { Text "C:/intelFPGA_lite/18.0/4712/Project/ctrler.vhd" 28 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1543963294746 ""}  } { { "bus_latch.vhd" "" { Text "C:/intelFPGA_lite/18.0/4712/Project/bus_latch.vhd" 21 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1543963294746 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ctrler:controller\|datapath:dp\|bus_latch:PClatch\|DATA\[18\] " "Latch ctrler:controller\|datapath:dp\|bus_latch:PClatch\|DATA\[18\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ctrler:controller\|state.jumpComplete " "Ports D and ENA on the latch are fed by the same signal ctrler:controller\|state.jumpComplete" {  } { { "ctrler.vhd" "" { Text "C:/intelFPGA_lite/18.0/4712/Project/ctrler.vhd" 28 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1543963294746 ""}  } { { "bus_latch.vhd" "" { Text "C:/intelFPGA_lite/18.0/4712/Project/bus_latch.vhd" 21 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1543963294746 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ctrler:controller\|datapath:dp\|bus_latch:PClatch\|DATA\[17\] " "Latch ctrler:controller\|datapath:dp\|bus_latch:PClatch\|DATA\[17\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ctrler:controller\|state.jumpComplete " "Ports D and ENA on the latch are fed by the same signal ctrler:controller\|state.jumpComplete" {  } { { "ctrler.vhd" "" { Text "C:/intelFPGA_lite/18.0/4712/Project/ctrler.vhd" 28 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1543963294746 ""}  } { { "bus_latch.vhd" "" { Text "C:/intelFPGA_lite/18.0/4712/Project/bus_latch.vhd" 21 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1543963294746 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ctrler:controller\|datapath:dp\|bus_latch:PClatch\|DATA\[19\] " "Latch ctrler:controller\|datapath:dp\|bus_latch:PClatch\|DATA\[19\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ctrler:controller\|state.jumpComplete " "Ports D and ENA on the latch are fed by the same signal ctrler:controller\|state.jumpComplete" {  } { { "ctrler.vhd" "" { Text "C:/intelFPGA_lite/18.0/4712/Project/ctrler.vhd" 28 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1543963294746 ""}  } { { "bus_latch.vhd" "" { Text "C:/intelFPGA_lite/18.0/4712/Project/bus_latch.vhd" 21 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1543963294746 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ctrler:controller\|datapath:dp\|bus_latch:PClatch\|DATA\[20\] " "Latch ctrler:controller\|datapath:dp\|bus_latch:PClatch\|DATA\[20\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ctrler:controller\|state.jumpComplete " "Ports D and ENA on the latch are fed by the same signal ctrler:controller\|state.jumpComplete" {  } { { "ctrler.vhd" "" { Text "C:/intelFPGA_lite/18.0/4712/Project/ctrler.vhd" 28 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1543963294746 ""}  } { { "bus_latch.vhd" "" { Text "C:/intelFPGA_lite/18.0/4712/Project/bus_latch.vhd" 21 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1543963294746 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ctrler:controller\|datapath:dp\|bus_latch:PClatch\|DATA\[21\] " "Latch ctrler:controller\|datapath:dp\|bus_latch:PClatch\|DATA\[21\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ctrler:controller\|state.jumpComplete " "Ports D and ENA on the latch are fed by the same signal ctrler:controller\|state.jumpComplete" {  } { { "ctrler.vhd" "" { Text "C:/intelFPGA_lite/18.0/4712/Project/ctrler.vhd" 28 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1543963294747 ""}  } { { "bus_latch.vhd" "" { Text "C:/intelFPGA_lite/18.0/4712/Project/bus_latch.vhd" 21 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1543963294747 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ctrler:controller\|datapath:dp\|bus_latch:PClatch\|DATA\[22\] " "Latch ctrler:controller\|datapath:dp\|bus_latch:PClatch\|DATA\[22\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ctrler:controller\|state.jumpComplete " "Ports D and ENA on the latch are fed by the same signal ctrler:controller\|state.jumpComplete" {  } { { "ctrler.vhd" "" { Text "C:/intelFPGA_lite/18.0/4712/Project/ctrler.vhd" 28 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1543963294747 ""}  } { { "bus_latch.vhd" "" { Text "C:/intelFPGA_lite/18.0/4712/Project/bus_latch.vhd" 21 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1543963294747 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ctrler:controller\|datapath:dp\|bus_latch:PClatch\|DATA\[23\] " "Latch ctrler:controller\|datapath:dp\|bus_latch:PClatch\|DATA\[23\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ctrler:controller\|state.jumpComplete " "Ports D and ENA on the latch are fed by the same signal ctrler:controller\|state.jumpComplete" {  } { { "ctrler.vhd" "" { Text "C:/intelFPGA_lite/18.0/4712/Project/ctrler.vhd" 28 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1543963294747 ""}  } { { "bus_latch.vhd" "" { Text "C:/intelFPGA_lite/18.0/4712/Project/bus_latch.vhd" 21 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1543963294747 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ctrler:controller\|datapath:dp\|bus_latch:PClatch\|DATA\[24\] " "Latch ctrler:controller\|datapath:dp\|bus_latch:PClatch\|DATA\[24\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ctrler:controller\|state.jumpComplete " "Ports D and ENA on the latch are fed by the same signal ctrler:controller\|state.jumpComplete" {  } { { "ctrler.vhd" "" { Text "C:/intelFPGA_lite/18.0/4712/Project/ctrler.vhd" 28 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1543963294747 ""}  } { { "bus_latch.vhd" "" { Text "C:/intelFPGA_lite/18.0/4712/Project/bus_latch.vhd" 21 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1543963294747 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ctrler:controller\|datapath:dp\|bus_latch:PClatch\|DATA\[27\] " "Latch ctrler:controller\|datapath:dp\|bus_latch:PClatch\|DATA\[27\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ctrler:controller\|state.jumpComplete " "Ports D and ENA on the latch are fed by the same signal ctrler:controller\|state.jumpComplete" {  } { { "ctrler.vhd" "" { Text "C:/intelFPGA_lite/18.0/4712/Project/ctrler.vhd" 28 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1543963294747 ""}  } { { "bus_latch.vhd" "" { Text "C:/intelFPGA_lite/18.0/4712/Project/bus_latch.vhd" 21 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1543963294747 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ctrler:controller\|datapath:dp\|bus_latch:PClatch\|DATA\[26\] " "Latch ctrler:controller\|datapath:dp\|bus_latch:PClatch\|DATA\[26\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ctrler:controller\|state.jumpComplete " "Ports D and ENA on the latch are fed by the same signal ctrler:controller\|state.jumpComplete" {  } { { "ctrler.vhd" "" { Text "C:/intelFPGA_lite/18.0/4712/Project/ctrler.vhd" 28 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1543963294747 ""}  } { { "bus_latch.vhd" "" { Text "C:/intelFPGA_lite/18.0/4712/Project/bus_latch.vhd" 21 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1543963294747 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ctrler:controller\|datapath:dp\|bus_latch:PClatch\|DATA\[25\] " "Latch ctrler:controller\|datapath:dp\|bus_latch:PClatch\|DATA\[25\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ctrler:controller\|state.jumpComplete " "Ports D and ENA on the latch are fed by the same signal ctrler:controller\|state.jumpComplete" {  } { { "ctrler.vhd" "" { Text "C:/intelFPGA_lite/18.0/4712/Project/ctrler.vhd" 28 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1543963294747 ""}  } { { "bus_latch.vhd" "" { Text "C:/intelFPGA_lite/18.0/4712/Project/bus_latch.vhd" 21 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1543963294747 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ctrler:controller\|datapath:dp\|bus_latch:PClatch\|DATA\[31\] " "Latch ctrler:controller\|datapath:dp\|bus_latch:PClatch\|DATA\[31\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ctrler:controller\|datapath:dp\|bus_latch:PClatch\|DATA\[31\] " "Ports D and ENA on the latch are fed by the same signal ctrler:controller\|datapath:dp\|bus_latch:PClatch\|DATA\[31\]" {  } { { "bus_latch.vhd" "" { Text "C:/intelFPGA_lite/18.0/4712/Project/bus_latch.vhd" 21 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1543963294747 ""}  } { { "bus_latch.vhd" "" { Text "C:/intelFPGA_lite/18.0/4712/Project/bus_latch.vhd" 21 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1543963294747 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ctrler:controller\|datapath:dp\|bus_latch:PClatch\|DATA\[30\] " "Latch ctrler:controller\|datapath:dp\|bus_latch:PClatch\|DATA\[30\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ctrler:controller\|state.jumpComplete " "Ports D and ENA on the latch are fed by the same signal ctrler:controller\|state.jumpComplete" {  } { { "ctrler.vhd" "" { Text "C:/intelFPGA_lite/18.0/4712/Project/ctrler.vhd" 28 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1543963294747 ""}  } { { "bus_latch.vhd" "" { Text "C:/intelFPGA_lite/18.0/4712/Project/bus_latch.vhd" 21 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1543963294747 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ctrler:controller\|datapath:dp\|bus_latch:PClatch\|DATA\[29\] " "Latch ctrler:controller\|datapath:dp\|bus_latch:PClatch\|DATA\[29\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ctrler:controller\|state.jumpComplete " "Ports D and ENA on the latch are fed by the same signal ctrler:controller\|state.jumpComplete" {  } { { "ctrler.vhd" "" { Text "C:/intelFPGA_lite/18.0/4712/Project/ctrler.vhd" 28 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1543963294748 ""}  } { { "bus_latch.vhd" "" { Text "C:/intelFPGA_lite/18.0/4712/Project/bus_latch.vhd" 21 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1543963294748 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ctrler:controller\|datapath:dp\|bus_latch:PClatch\|DATA\[28\] " "Latch ctrler:controller\|datapath:dp\|bus_latch:PClatch\|DATA\[28\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ctrler:controller\|state.jumpComplete " "Ports D and ENA on the latch are fed by the same signal ctrler:controller\|state.jumpComplete" {  } { { "ctrler.vhd" "" { Text "C:/intelFPGA_lite/18.0/4712/Project/ctrler.vhd" 28 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1543963294748 ""}  } { { "bus_latch.vhd" "" { Text "C:/intelFPGA_lite/18.0/4712/Project/bus_latch.vhd" 21 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1543963294748 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "output\[0\] GND " "Pin \"output\[0\]\" is stuck at GND" {  } { { "top_level.vhd" "" { Text "C:/intelFPGA_lite/18.0/4712/Project/top_level.vhd" 18 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1543963297363 "|top_level|output[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "output\[1\] GND " "Pin \"output\[1\]\" is stuck at GND" {  } { { "top_level.vhd" "" { Text "C:/intelFPGA_lite/18.0/4712/Project/top_level.vhd" 18 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1543963297363 "|top_level|output[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "output\[2\] GND " "Pin \"output\[2\]\" is stuck at GND" {  } { { "top_level.vhd" "" { Text "C:/intelFPGA_lite/18.0/4712/Project/top_level.vhd" 18 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1543963297363 "|top_level|output[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "output\[3\] GND " "Pin \"output\[3\]\" is stuck at GND" {  } { { "top_level.vhd" "" { Text "C:/intelFPGA_lite/18.0/4712/Project/top_level.vhd" 18 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1543963297363 "|top_level|output[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "output\[4\] GND " "Pin \"output\[4\]\" is stuck at GND" {  } { { "top_level.vhd" "" { Text "C:/intelFPGA_lite/18.0/4712/Project/top_level.vhd" 18 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1543963297363 "|top_level|output[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "output\[5\] GND " "Pin \"output\[5\]\" is stuck at GND" {  } { { "top_level.vhd" "" { Text "C:/intelFPGA_lite/18.0/4712/Project/top_level.vhd" 18 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1543963297363 "|top_level|output[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "output\[6\] GND " "Pin \"output\[6\]\" is stuck at GND" {  } { { "top_level.vhd" "" { Text "C:/intelFPGA_lite/18.0/4712/Project/top_level.vhd" 18 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1543963297363 "|top_level|output[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "output\[7\] GND " "Pin \"output\[7\]\" is stuck at GND" {  } { { "top_level.vhd" "" { Text "C:/intelFPGA_lite/18.0/4712/Project/top_level.vhd" 18 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1543963297363 "|top_level|output[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "output\[8\] GND " "Pin \"output\[8\]\" is stuck at GND" {  } { { "top_level.vhd" "" { Text "C:/intelFPGA_lite/18.0/4712/Project/top_level.vhd" 18 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1543963297363 "|top_level|output[8]"} { "Warning" "WMLS_MLS_STUCK_PIN" "output\[9\] GND " "Pin \"output\[9\]\" is stuck at GND" {  } { { "top_level.vhd" "" { Text "C:/intelFPGA_lite/18.0/4712/Project/top_level.vhd" 18 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1543963297363 "|top_level|output[9]"} { "Warning" "WMLS_MLS_STUCK_PIN" "output\[10\] GND " "Pin \"output\[10\]\" is stuck at GND" {  } { { "top_level.vhd" "" { Text "C:/intelFPGA_lite/18.0/4712/Project/top_level.vhd" 18 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1543963297363 "|top_level|output[10]"} { "Warning" "WMLS_MLS_STUCK_PIN" "output\[11\] GND " "Pin \"output\[11\]\" is stuck at GND" {  } { { "top_level.vhd" "" { Text "C:/intelFPGA_lite/18.0/4712/Project/top_level.vhd" 18 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1543963297363 "|top_level|output[11]"} { "Warning" "WMLS_MLS_STUCK_PIN" "output\[12\] GND " "Pin \"output\[12\]\" is stuck at GND" {  } { { "top_level.vhd" "" { Text "C:/intelFPGA_lite/18.0/4712/Project/top_level.vhd" 18 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1543963297363 "|top_level|output[12]"} { "Warning" "WMLS_MLS_STUCK_PIN" "output\[13\] GND " "Pin \"output\[13\]\" is stuck at GND" {  } { { "top_level.vhd" "" { Text "C:/intelFPGA_lite/18.0/4712/Project/top_level.vhd" 18 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1543963297363 "|top_level|output[13]"} { "Warning" "WMLS_MLS_STUCK_PIN" "output\[14\] GND " "Pin \"output\[14\]\" is stuck at GND" {  } { { "top_level.vhd" "" { Text "C:/intelFPGA_lite/18.0/4712/Project/top_level.vhd" 18 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1543963297363 "|top_level|output[14]"} { "Warning" "WMLS_MLS_STUCK_PIN" "output\[15\] GND " "Pin \"output\[15\]\" is stuck at GND" {  } { { "top_level.vhd" "" { Text "C:/intelFPGA_lite/18.0/4712/Project/top_level.vhd" 18 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1543963297363 "|top_level|output[15]"} { "Warning" "WMLS_MLS_STUCK_PIN" "output\[16\] GND " "Pin \"output\[16\]\" is stuck at GND" {  } { { "top_level.vhd" "" { Text "C:/intelFPGA_lite/18.0/4712/Project/top_level.vhd" 18 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1543963297363 "|top_level|output[16]"} { "Warning" "WMLS_MLS_STUCK_PIN" "output\[17\] GND " "Pin \"output\[17\]\" is stuck at GND" {  } { { "top_level.vhd" "" { Text "C:/intelFPGA_lite/18.0/4712/Project/top_level.vhd" 18 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1543963297363 "|top_level|output[17]"} { "Warning" "WMLS_MLS_STUCK_PIN" "output\[18\] GND " "Pin \"output\[18\]\" is stuck at GND" {  } { { "top_level.vhd" "" { Text "C:/intelFPGA_lite/18.0/4712/Project/top_level.vhd" 18 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1543963297363 "|top_level|output[18]"} { "Warning" "WMLS_MLS_STUCK_PIN" "output\[19\] GND " "Pin \"output\[19\]\" is stuck at GND" {  } { { "top_level.vhd" "" { Text "C:/intelFPGA_lite/18.0/4712/Project/top_level.vhd" 18 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1543963297363 "|top_level|output[19]"} { "Warning" "WMLS_MLS_STUCK_PIN" "output\[20\] GND " "Pin \"output\[20\]\" is stuck at GND" {  } { { "top_level.vhd" "" { Text "C:/intelFPGA_lite/18.0/4712/Project/top_level.vhd" 18 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1543963297363 "|top_level|output[20]"} { "Warning" "WMLS_MLS_STUCK_PIN" "output\[21\] GND " "Pin \"output\[21\]\" is stuck at GND" {  } { { "top_level.vhd" "" { Text "C:/intelFPGA_lite/18.0/4712/Project/top_level.vhd" 18 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1543963297363 "|top_level|output[21]"} { "Warning" "WMLS_MLS_STUCK_PIN" "output\[22\] GND " "Pin \"output\[22\]\" is stuck at GND" {  } { { "top_level.vhd" "" { Text "C:/intelFPGA_lite/18.0/4712/Project/top_level.vhd" 18 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1543963297363 "|top_level|output[22]"} { "Warning" "WMLS_MLS_STUCK_PIN" "output\[23\] GND " "Pin \"output\[23\]\" is stuck at GND" {  } { { "top_level.vhd" "" { Text "C:/intelFPGA_lite/18.0/4712/Project/top_level.vhd" 18 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1543963297363 "|top_level|output[23]"} { "Warning" "WMLS_MLS_STUCK_PIN" "output\[24\] GND " "Pin \"output\[24\]\" is stuck at GND" {  } { { "top_level.vhd" "" { Text "C:/intelFPGA_lite/18.0/4712/Project/top_level.vhd" 18 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1543963297363 "|top_level|output[24]"} { "Warning" "WMLS_MLS_STUCK_PIN" "output\[25\] GND " "Pin \"output\[25\]\" is stuck at GND" {  } { { "top_level.vhd" "" { Text "C:/intelFPGA_lite/18.0/4712/Project/top_level.vhd" 18 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1543963297363 "|top_level|output[25]"} { "Warning" "WMLS_MLS_STUCK_PIN" "output\[26\] GND " "Pin \"output\[26\]\" is stuck at GND" {  } { { "top_level.vhd" "" { Text "C:/intelFPGA_lite/18.0/4712/Project/top_level.vhd" 18 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1543963297363 "|top_level|output[26]"} { "Warning" "WMLS_MLS_STUCK_PIN" "output\[27\] GND " "Pin \"output\[27\]\" is stuck at GND" {  } { { "top_level.vhd" "" { Text "C:/intelFPGA_lite/18.0/4712/Project/top_level.vhd" 18 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1543963297363 "|top_level|output[27]"} { "Warning" "WMLS_MLS_STUCK_PIN" "output\[28\] GND " "Pin \"output\[28\]\" is stuck at GND" {  } { { "top_level.vhd" "" { Text "C:/intelFPGA_lite/18.0/4712/Project/top_level.vhd" 18 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1543963297363 "|top_level|output[28]"} { "Warning" "WMLS_MLS_STUCK_PIN" "output\[29\] GND " "Pin \"output\[29\]\" is stuck at GND" {  } { { "top_level.vhd" "" { Text "C:/intelFPGA_lite/18.0/4712/Project/top_level.vhd" 18 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1543963297363 "|top_level|output[29]"} { "Warning" "WMLS_MLS_STUCK_PIN" "output\[30\] GND " "Pin \"output\[30\]\" is stuck at GND" {  } { { "top_level.vhd" "" { Text "C:/intelFPGA_lite/18.0/4712/Project/top_level.vhd" 18 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1543963297363 "|top_level|output[30]"} { "Warning" "WMLS_MLS_STUCK_PIN" "output\[31\] GND " "Pin \"output\[31\]\" is stuck at GND" {  } { { "top_level.vhd" "" { Text "C:/intelFPGA_lite/18.0/4712/Project/top_level.vhd" 18 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1543963297363 "|top_level|output[31]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1543963297363 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1543963297578 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "controller 24 " "Ignored 24 assignments for entity \"controller\" -- entity does not exist in design" { { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name PARTITION_HIERARCHY root_partition -to \| -entity controller -section_id Top " "Assignment for entity set_instance_assignment -name PARTITION_HIERARCHY root_partition -to \| -entity controller -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1543963304769 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_NETLIST_TYPE SOURCE -entity controller -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_NETLIST_TYPE SOURCE -entity controller -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1543963304769 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_FITTER_PRESERVATION_LEVEL PLACEMENT_AND_ROUTING -entity controller -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_FITTER_PRESERVATION_LEVEL PLACEMENT_AND_ROUTING -entity controller -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1543963304769 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_PRESERVE_HIGH_SPEED_TILES ON -entity controller -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_PRESERVE_HIGH_SPEED_TILES ON -entity controller -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1543963304769 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_IGNORE_SOURCE_FILE_CHANGES OFF -entity controller -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_IGNORE_SOURCE_FILE_CHANGES OFF -entity controller -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1543963304769 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_ALWAYS_USE_QXP_NETLIST OFF -entity controller -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_ALWAYS_USE_QXP_NETLIST OFF -entity controller -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1543963304769 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_COLOR 16764057 -entity controller -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_COLOR 16764057 -entity controller -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1543963304769 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_IMPORT_ASSIGNMENTS ON -entity controller -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_IMPORT_ASSIGNMENTS ON -entity controller -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1543963304769 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_IMPORT_EXISTING_ASSIGNMENTS REPLACE_CONFLICTING -entity controller -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_IMPORT_EXISTING_ASSIGNMENTS REPLACE_CONFLICTING -entity controller -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1543963304769 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_IMPORT_EXISTING_LOGICLOCK_REGIONS UPDATE_CONFLICTING -entity controller -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_IMPORT_EXISTING_LOGICLOCK_REGIONS UPDATE_CONFLICTING -entity controller -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1543963304769 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_IMPORT_PIN_ASSIGNMENTS ON -entity controller -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_IMPORT_PIN_ASSIGNMENTS ON -entity controller -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1543963304769 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_IMPORT_PROMOTE_ASSIGNMENTS ON -entity controller -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_IMPORT_PROMOTE_ASSIGNMENTS ON -entity controller -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1543963304769 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_TYPE STANDARD_PARTITION -entity controller -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_TYPE STANDARD_PARTITION -entity controller -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1543963304769 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name ALLOW_MULTIPLE_PERSONAS OFF -entity controller -section_id Top " "Assignment for entity set_global_assignment -name ALLOW_MULTIPLE_PERSONAS OFF -entity controller -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1543963304769 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_ASD_REGION_ID 1 -entity controller -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_ASD_REGION_ID 1 -entity controller -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1543963304769 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name CROSS_BOUNDARY_OPTIMIZATIONS OFF -entity controller -section_id Top " "Assignment for entity set_global_assignment -name CROSS_BOUNDARY_OPTIMIZATIONS OFF -entity controller -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1543963304769 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PROPAGATE_CONSTANTS_ON_INPUTS ON -entity controller -section_id Top " "Assignment for entity set_global_assignment -name PROPAGATE_CONSTANTS_ON_INPUTS ON -entity controller -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1543963304769 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PROPAGATE_INVERSIONS_ON_INPUTS ON -entity controller -section_id Top " "Assignment for entity set_global_assignment -name PROPAGATE_INVERSIONS_ON_INPUTS ON -entity controller -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1543963304769 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name REMOVE_LOGIC_ON_UNCONNECTED_OUTPUTS ON -entity controller -section_id Top " "Assignment for entity set_global_assignment -name REMOVE_LOGIC_ON_UNCONNECTED_OUTPUTS ON -entity controller -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1543963304769 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name MERGE_EQUIVALENT_INPUTS ON -entity controller -section_id Top " "Assignment for entity set_global_assignment -name MERGE_EQUIVALENT_INPUTS ON -entity controller -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1543963304769 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name MERGE_EQUIVALENT_BIDIRS ON -entity controller -section_id Top " "Assignment for entity set_global_assignment -name MERGE_EQUIVALENT_BIDIRS ON -entity controller -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1543963304769 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name ABSORB_PATHS_FROM_OUTPUTS_TO_INPUTS ON -entity controller -section_id Top " "Assignment for entity set_global_assignment -name ABSORB_PATHS_FROM_OUTPUTS_TO_INPUTS ON -entity controller -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1543963304769 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_EXTRACT_HARD_BLOCK_NODES ON -entity controller -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_EXTRACT_HARD_BLOCK_NODES ON -entity controller -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1543963304769 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_ENABLE_STRICT_PRESERVATION OFF -entity controller -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_ENABLE_STRICT_PRESERVATION OFF -entity controller -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1543963304769 ""}  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Analysis & Synthesis" 0 -1 1543963304769 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1543963305338 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1543963305338 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "4324 " "Implemented 4324 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "13 " "Implemented 13 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1543963305803 ""} { "Info" "ICUT_CUT_TM_OPINS" "74 " "Implemented 74 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1543963305803 ""} { "Info" "ICUT_CUT_TM_LCELLS" "4187 " "Implemented 4187 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1543963305803 ""} { "Info" "ICUT_CUT_TM_RAMS" "32 " "Implemented 32 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Design Software" 0 -1 1543963305803 ""} { "Info" "ICUT_CUT_TM_DSP_ELEM" "18 " "Implemented 18 DSP elements" {  } {  } 0 21062 "Implemented %1!d! DSP elements" 0 0 "Design Software" 0 -1 1543963305803 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1543963305803 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 140 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 140 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4847 " "Peak virtual memory: 4847 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1543963305934 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Dec 04 17:41:45 2018 " "Processing ended: Tue Dec 04 17:41:45 2018" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1543963305934 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:31 " "Elapsed time: 00:00:31" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1543963305934 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:42 " "Total CPU time (on all processors): 00:00:42" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1543963305934 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1543963305934 ""}
