library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
use IEEE.STD_LOGIC_UNSIGNED.ALL;

entity counter1 is
	Port (CLK : in STD_LOGIC;
		INIT : in STD_LOGIC;
		OUTCOME : in STD_LOGIC;
		MISS : in STD_LOGIC;
		PREDICT : out STD_LOGIC);
end counter1;

architecture Behavioral of counter1 is

	signal count : STD_LOGIC := '0';

begin
process(CLOCK) is
begin

	if(CLK ='1' and CLK'EVENT) then
		if(INIT ='1') then
			count <= '0';
		else 
			if (MISS = '1') then
			count <= not count;			
			end if;
		end if;
	end if;
end process;

PREDICT <= count;

end Behavioral;