// Seed: 58677360
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10,
    id_11,
    id_12,
    id_13,
    id_14,
    id_15,
    id_16
);
  inout wire id_16;
  output wire id_15;
  inout wire id_14;
  output wire id_13;
  output wire id_12;
  output wire id_11;
  output wire id_10;
  input wire id_9;
  input wire id_8;
  inout wire id_7;
  input wire id_6;
  output wire id_5;
  output wire id_4;
  input wire id_3;
  input wire id_2;
  input wire id_1;
  wire id_17;
  assign module_0 = !id_8;
  assign id_10 = id_14;
  wire id_18;
  wire id_19 = id_2;
  assign id_13 = 1;
endmodule
module module_1 (
    input  wor   id_0,
    output tri0  id_1,
    output uwire id_2
);
  wire id_4;
  wire id_5, id_6, id_7, id_8, id_9;
  module_0(
      id_4, id_9, id_5, id_9, id_6, id_4, id_7, id_7, id_4, id_5, id_9, id_6, id_6, id_7, id_4, id_7
  );
endmodule
