`ifndef SYNTHESIS

//
// This is an automatically generated file from 
// dc_shell Version V-2023.12-SP5 -- Jul 16, 2024
//

// For simulation only. Do not modify.

module vec_mean_svsim #(
    parameter ARR_WIDTH = 4,        parameter FXP_N = 16,           parameter FXP_R = 8         )(
    input  logic signed [ARR_WIDTH-1:0][FXP_N-1:0] input_arr,
    output logic signed [FXP_N-1:0] mean_out
);

        

  vec_mean vec_mean( {>>{ input_arr }}, {>>{ mean_out }} );
endmodule
`endif
