<!DOCTYPE html>
<html>
<head>
  <meta charset="utf-8"/>
  <style>
    table.head, table.foot { width: 100%; }
    td.head-rtitle, td.foot-os { text-align: right; }
    td.head-vol { text-align: center; }
    div.Pp { margin: 1ex 0ex; }
  </style>
  <title>VCOVERAGE(1)</title>
</head>
<body>
<table class="head">
  <tr>
    <td class="head-ltitle">VCOVERAGE(1)</td>
    <td class="head-vol">User Contributed Perl Documentation</td>
    <td class="head-rtitle">VCOVERAGE(1)</td>
  </tr>
</table>
<div class="manual-text">
<h1 class="Sh" title="Sh" id="NAME"><a class="selflink" href="#NAME">NAME</a></h1>
vcoverage - Verilog/SystemC coverage analyzer
<h1 class="Sh" title="Sh" id="SYNOPSIS"><a class="selflink" href="#SYNOPSIS">SYNOPSIS</a></h1>
<pre>
 Create report:
    vcoverage -f input.vc &lt;datafile&gt;
 Merge reports
    vcoverage --noreport -write &lt;merged.dat&gt;  &lt;datafiles&gt;
</pre>
<h1 class="Sh" title="Sh" id="DESCRIPTION"><a class="selflink" href="#DESCRIPTION">DESCRIPTION</a></h1>
Vcoverage reads the specified data file and generates annotated source code with
  coverage metrics annotated. By default logs/coverage.pl is read. If multiple
  coverage points exist on the same line, additional lines will be inserted to
  report the additional points.
<div class="Pp"></div>
Additional Verilog-standard arguments specify the search paths necessary to find
  the source code that the coverage analysis was performed on.
<div class="Pp"></div>
To get correct coverage percentages, you may wish to read logs/coverage.pl into
  Emacs and do a M-x keep-lines to include only those statistics of interest.
<div class="Pp"></div>
For Verilog conditions that should never occur, you should add a $stop
  statement. This will remove the coverage during the next build.
<h1 class="Sh" title="Sh" id="ARGUMENTS"><a class="selflink" href="#ARGUMENTS">ARGUMENTS</a></h1>
<dl class="Bl-tag">
  <dt class="It-tag">--all-files</dt>
  <dd class="It-tag">Specifies all files should be shown. By default, only those
      source files which have low coverage are written to the output
    directory.</dd>
</dl>
<dl class="Bl-tag">
  <dt class="It-tag">--help</dt>
  <dd class="It-tag">Displays this message and program version and exits.</dd>
</dl>
<dl class="Bl-tag">
  <dt class="It-tag">--min <i>count</i></dt>
  <dd class="It-tag">Specifies the minimum occurrence count that should be
      flagged if the coverage point does not include a specified threshold.
      Defaults to 10.</dd>
</dl>
<dl class="Bl-tag">
  <dt class="It-tag">--noreport</dt>
  <dd class="It-tag">Don't produce output files. Used with --write to merge
      files.</dd>
</dl>
<dl class="Bl-tag">
  <dt class="It-tag">--o <i>output_directory</i></dt>
  <dd class="It-tag">Sprcifies the directory name that source files with
      annotated coverage data should be written to.</dd>
</dl>
<dl class="Bl-tag">
  <dt class="It-tag">--unlink</dt>
  <dd class="It-tag">When using --write to combine coverage data, unlink all
      input files after the output has been created.</dd>
</dl>
<dl class="Bl-tag">
  <dt class="It-tag">--version</dt>
  <dd class="It-tag">Displays program version and exits.</dd>
</dl>
<dl class="Bl-tag">
  <dt class="It-tag">--write <i>filename</i></dt>
  <dd class="It-tag">Specifies the aggregate coverage results, summed across all
      the files, should be written to the given filename. This is useful in
      scripts to combine many sequential runs into one master coverage
    file.</dd>
</dl>
<h1 class="Sh" title="Sh" id="VERILOG_ARGUMENTS"><a class="selflink" href="#VERILOG_ARGUMENTS">VERILOG
  ARGUMENTS</a></h1>
The following arguments are compatible with GCC, VCS and most Verilog programs.
<dl class="Bl-tag">
  <dt class="It-tag">+libext+<i>ext</i>+<i>ext</i>...</dt>
  <dd class="It-tag">Defines the extensions for Verilog files.</dd>
</dl>
<dl class="Bl-tag">
  <dt class="It-tag">+define+<i>var</i>+<i>value</i> =item
    -D<i>var</i>=<i>value</i></dt>
  <dd class="It-tag">Defines the given variable.</dd>
</dl>
<dl class="Bl-tag">
  <dt class="It-tag">+incdir+<i>dir</i> =item -I<i>dir</i></dt>
  <dd class="It-tag">Specifies a directory for finding include files.</dd>
</dl>
<dl class="Bl-tag">
  <dt class="It-tag">-f <i>file</i></dt>
  <dd class="It-tag">Specifies a file containing additional command line
      arguments.</dd>
</dl>
<dl class="Bl-tag">
  <dt class="It-tag">-y <i>dir</i></dt>
  <dd class="It-tag">Specifies a module search directory.</dd>
</dl>
<h1 class="Sh" title="Sh" id="DISTRIBUTION"><a class="selflink" href="#DISTRIBUTION">DISTRIBUTION</a></h1>
SystemPerl is part of the &lt;http://www.veripool.org/&gt; free SystemC software
  tool suite. The latest version is available from CPAN and from
  &lt;http://www.veripool.org/systemperl&gt;.
<div class="Pp"></div>
Copyright 2001-2014 by Wilson Snyder. This package is free software; you can
  redistribute it and/or modify it under the terms of either the GNU Lesser
  General Public License Version 3 or the Perl Artistic License Version 2.0.
<h1 class="Sh" title="Sh" id="AUTHORS"><a class="selflink" href="#AUTHORS">AUTHORS</a></h1>
Wilson Snyder &lt;wsnyder@wsnyder.org&gt;
<h1 class="Sh" title="Sh" id="SEE_ALSO"><a class="selflink" href="#SEE_ALSO">SEE
  ALSO</a></h1>
SystemC::Manual, Verilog::Getopt, SystemC::Coverage</div>
<table class="foot">
  <tr>
    <td class="foot-date">2014-11-06</td>
    <td class="foot-os">perl v5.24.1</td>
  </tr>
</table>
</body>
</html>
