#! /opt/homebrew/Cellar/icarus-verilog/12.0/bin/vvp
:ivl_version "12.0 (stable)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/12.0/lib/ivl/system.vpi";
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/12.0/lib/ivl/vhdl_sys.vpi";
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/12.0/lib/ivl/vhdl_textio.vpi";
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/12.0/lib/ivl/v2005_math.vpi";
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/12.0/lib/ivl/va_math.vpi";
S_0x14f604770 .scope module, "tb_ram_8x8" "tb_ram_8x8" 2 3;
 .timescale -9 -12;
v0x600000cec630_0 .var "addr", 2 0;
v0x600000cec6c0_0 .var "clk", 0 0;
v0x600000cec750_0 .var "din", 7 0;
v0x600000cec7e0_0 .net "dout", 7 0, v0x600000cec360_0;  1 drivers
v0x600000cec870_0 .var/i "i", 31 0;
v0x600000cec900_0 .var/i "pass_count", 31 0;
v0x600000cec990_0 .var/i "test_count", 31 0;
v0x600000ceca20_0 .var "test_passed", 0 0;
v0x600000cecab0_0 .var "we", 0 0;
S_0x14f6048e0 .scope task, "read_and_check" "read_and_check" 2 51, 2 51 0, S_0x14f604770;
 .timescale -9 -12;
v0x600000cec000_0 .var "expected_data", 7 0;
v0x600000cec090_0 .var "read_addr", 2 0;
v0x600000cec120_0 .var "test_description", 127 0;
E_0x600002bec240 .event posedge, v0x600000cec240_0;
E_0x600002bec1c0 .event negedge, v0x600000cec240_0;
TD_tb_ram_8x8.read_and_check ;
    %wait E_0x600002bec1c0;
    %load/vec4 v0x600000cec090_0;
    %store/vec4 v0x600000cec630_0, 0, 3;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x600000cecab0_0, 0, 1;
    %wait E_0x600002bec240;
    %delay 1000, 0;
    %load/vec4 v0x600000cec990_0;
    %addi 1, 0, 32;
    %store/vec4 v0x600000cec990_0, 0, 32;
    %vpi_call 2 63 "$display", "Test %0d: %0s", v0x600000cec990_0, v0x600000cec120_0 {0 0 0};
    %vpi_call 2 64 "$display", "  Read: addr=%d, expected=%h, got=%h", v0x600000cec090_0, v0x600000cec000_0, v0x600000cec7e0_0 {0 0 0};
    %load/vec4 v0x600000cec7e0_0;
    %load/vec4 v0x600000cec000_0;
    %cmp/e;
    %jmp/0xz  T_0.0, 6;
    %vpi_call 2 67 "$display", "  PASS" {0 0 0};
    %load/vec4 v0x600000cec900_0;
    %addi 1, 0, 32;
    %store/vec4 v0x600000cec900_0, 0, 32;
    %jmp T_0.1;
T_0.0 ;
    %vpi_call 2 70 "$display", "  FAIL" {0 0 0};
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x600000ceca20_0, 0, 1;
T_0.1 ;
    %vpi_call 2 73 "$display", "\000" {0 0 0};
    %end;
S_0x14f604a50 .scope module, "uut" "ram_8x8" 2 24, 3 1 0, S_0x14f604770;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "we";
    .port_info 2 /INPUT 3 "addr";
    .port_info 3 /INPUT 8 "din";
    .port_info 4 /OUTPUT 8 "dout";
v0x600000cec1b0_0 .net "addr", 2 0, v0x600000cec630_0;  1 drivers
v0x600000cec240_0 .net "clk", 0 0, v0x600000cec6c0_0;  1 drivers
v0x600000cec2d0_0 .net "din", 7 0, v0x600000cec750_0;  1 drivers
v0x600000cec360_0 .var "dout", 7 0;
v0x600000cec3f0 .array "mem", 0 7, 7 0;
v0x600000cec480_0 .net "we", 0 0, v0x600000cecab0_0;  1 drivers
S_0x14f604bc0 .scope task, "write_ram" "write_ram" 2 33, 2 33 0, S_0x14f604770;
 .timescale -9 -12;
v0x600000cec510_0 .var "write_addr", 2 0;
v0x600000cec5a0_0 .var "write_data", 7 0;
TD_tb_ram_8x8.write_ram ;
    %wait E_0x600002bec1c0;
    %load/vec4 v0x600000cec510_0;
    %store/vec4 v0x600000cec630_0, 0, 3;
    %load/vec4 v0x600000cec5a0_0;
    %store/vec4 v0x600000cec750_0, 0, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x600000cecab0_0, 0, 1;
    %wait E_0x600002bec240;
    %wait E_0x600002bec1c0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x600000cecab0_0, 0, 1;
    %delay 1000, 0;
    %vpi_call 2 46 "$display", "  Write: addr=%d, data=%h", v0x600000cec510_0, v0x600000cec5a0_0 {0 0 0};
    %end;
    .scope S_0x14f604a50;
T_2 ;
    %wait E_0x600002bec240;
    %load/vec4 v0x600000cec480_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.0, 8;
    %load/vec4 v0x600000cec2d0_0;
    %load/vec4 v0x600000cec1b0_0;
    %pad/u 5;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x600000cec3f0, 0, 4;
T_2.0 ;
    %load/vec4 v0x600000cec1b0_0;
    %pad/u 5;
    %ix/vec4 4;
    %load/vec4a v0x600000cec3f0, 4;
    %assign/vec4 v0x600000cec360_0, 0;
    %jmp T_2;
    .thread T_2;
    .scope S_0x14f604770;
T_3 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x600000ceca20_0, 0, 1;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x600000cec990_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x600000cec900_0, 0, 32;
    %end;
    .thread T_3;
    .scope S_0x14f604770;
T_4 ;
    %delay 5000, 0;
    %load/vec4 v0x600000cec6c0_0;
    %inv;
    %store/vec4 v0x600000cec6c0_0, 0, 1;
    %jmp T_4;
    .thread T_4;
    .scope S_0x14f604770;
T_5 ;
    %vpi_call 2 78 "$display", "\012================== TESTBENCH START ==================" {0 0 0};
    %vpi_call 2 79 "$display", "Problem 11: Random Access Memory (8x8)" {0 0 0};
    %vpi_call 2 80 "$display", "Description: 8 locations x 8 bits RAM" {0 0 0};
    %vpi_call 2 81 "$display", "Features:" {0 0 0};
    %vpi_call 2 82 "$display", "  - Synchronous write (on posedge clk when we=1)" {0 0 0};
    %vpi_call 2 83 "$display", "  - Synchronous read (always outputs mem[addr])" {0 0 0};
    %vpi_call 2 84 "$display", "====================================================\012" {0 0 0};
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x600000cec6c0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x600000cecab0_0, 0, 1;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0x600000cec630_0, 0, 3;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x600000cec750_0, 0, 8;
    %delay 20000, 0;
    %vpi_call 2 96 "$display", "Test Set 1: Writing to all 8 locations" {0 0 0};
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x600000cec870_0, 0, 32;
T_5.0 ;
    %load/vec4 v0x600000cec870_0;
    %cmpi/s 8, 0, 32;
    %jmp/0xz T_5.1, 5;
    %load/vec4 v0x600000cec870_0;
    %parti/s 3, 0, 2;
    %store/vec4 v0x600000cec510_0, 0, 3;
    %pushi/vec4 16, 0, 32;
    %load/vec4 v0x600000cec870_0;
    %add;
    %pad/u 8;
    %store/vec4 v0x600000cec5a0_0, 0, 8;
    %fork TD_tb_ram_8x8.write_ram, S_0x14f604bc0;
    %join;
    %load/vec4 v0x600000cec870_0;
    %addi 1, 0, 32;
    %store/vec4 v0x600000cec870_0, 0, 32;
    %jmp T_5.0;
T_5.1 ;
    %vpi_call 2 102 "$display", "\012Test Set 2: Reading back all locations" {0 0 0};
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x600000cec870_0, 0, 32;
T_5.2 ;
    %load/vec4 v0x600000cec870_0;
    %cmpi/s 8, 0, 32;
    %jmp/0xz T_5.3, 5;
    %load/vec4 v0x600000cec870_0;
    %parti/s 3, 0, 2;
    %store/vec4 v0x600000cec090_0, 0, 3;
    %pushi/vec4 16, 0, 32;
    %load/vec4 v0x600000cec870_0;
    %add;
    %pad/u 8;
    %store/vec4 v0x600000cec000_0, 0, 8;
    %pushi/vec4 1382375780, 0, 32; draw_string_vec4
    %pushi/vec4 543254132, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 1701978231, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 1919513701, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %store/vec4 v0x600000cec120_0, 0, 128;
    %fork TD_tb_ram_8x8.read_and_check, S_0x14f6048e0;
    %join;
    %load/vec4 v0x600000cec870_0;
    %addi 1, 0, 32;
    %store/vec4 v0x600000cec870_0, 0, 32;
    %jmp T_5.2;
T_5.3 ;
    %vpi_call 2 108 "$display", "Test Set 3: Overwriting locations" {0 0 0};
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0x600000cec510_0, 0, 3;
    %pushi/vec4 170, 0, 8;
    %store/vec4 v0x600000cec5a0_0, 0, 8;
    %fork TD_tb_ram_8x8.write_ram, S_0x14f604bc0;
    %join;
    %pushi/vec4 3, 0, 3;
    %store/vec4 v0x600000cec510_0, 0, 3;
    %pushi/vec4 187, 0, 8;
    %store/vec4 v0x600000cec5a0_0, 0, 8;
    %fork TD_tb_ram_8x8.write_ram, S_0x14f604bc0;
    %join;
    %pushi/vec4 7, 0, 3;
    %store/vec4 v0x600000cec510_0, 0, 3;
    %pushi/vec4 204, 0, 8;
    %store/vec4 v0x600000cec5a0_0, 0, 8;
    %fork TD_tb_ram_8x8.write_ram, S_0x14f604bc0;
    %join;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0x600000cec090_0, 0, 3;
    %pushi/vec4 170, 0, 8;
    %store/vec4 v0x600000cec000_0, 0, 8;
    %pushi/vec4 4007973608, 0, 33;
    %concati/vec4 3393247454, 0, 32;
    %concati/vec4 3334662354, 0, 32;
    %concati/vec4 1869488176, 0, 31;
    %store/vec4 v0x600000cec120_0, 0, 128;
    %fork TD_tb_ram_8x8.read_and_check, S_0x14f6048e0;
    %join;
    %pushi/vec4 3, 0, 3;
    %store/vec4 v0x600000cec090_0, 0, 3;
    %pushi/vec4 187, 0, 8;
    %store/vec4 v0x600000cec000_0, 0, 8;
    %pushi/vec4 4007973608, 0, 33;
    %concati/vec4 3393247454, 0, 32;
    %concati/vec4 3334662354, 0, 32;
    %concati/vec4 1869488179, 0, 31;
    %store/vec4 v0x600000cec120_0, 0, 128;
    %fork TD_tb_ram_8x8.read_and_check, S_0x14f6048e0;
    %join;
    %pushi/vec4 7, 0, 3;
    %store/vec4 v0x600000cec090_0, 0, 3;
    %pushi/vec4 204, 0, 8;
    %store/vec4 v0x600000cec000_0, 0, 8;
    %pushi/vec4 4007973608, 0, 33;
    %concati/vec4 3393247454, 0, 32;
    %concati/vec4 3334662354, 0, 32;
    %concati/vec4 1869488183, 0, 31;
    %store/vec4 v0x600000cec120_0, 0, 128;
    %fork TD_tb_ram_8x8.read_and_check, S_0x14f6048e0;
    %join;
    %vpi_call 2 119 "$display", "Test Set 4: Verify non-overwritten locations" {0 0 0};
    %pushi/vec4 1, 0, 3;
    %store/vec4 v0x600000cec090_0, 0, 3;
    %pushi/vec4 17, 0, 8;
    %store/vec4 v0x600000cec000_0, 0, 8;
    %pushi/vec4 3906133724, 0, 33;
    %concati/vec4 2160361941, 0, 33;
    %concati/vec4 3113066885, 0, 32;
    %concati/vec4 778528100, 0, 30;
    %store/vec4 v0x600000cec120_0, 0, 128;
    %fork TD_tb_ram_8x8.read_and_check, S_0x14f6048e0;
    %join;
    %pushi/vec4 2, 0, 3;
    %store/vec4 v0x600000cec090_0, 0, 3;
    %pushi/vec4 18, 0, 8;
    %store/vec4 v0x600000cec000_0, 0, 8;
    %pushi/vec4 3906133724, 0, 33;
    %concati/vec4 2160624085, 0, 33;
    %concati/vec4 3113066885, 0, 32;
    %concati/vec4 778528100, 0, 30;
    %store/vec4 v0x600000cec120_0, 0, 128;
    %fork TD_tb_ram_8x8.read_and_check, S_0x14f6048e0;
    %join;
    %pushi/vec4 4, 0, 3;
    %store/vec4 v0x600000cec090_0, 0, 3;
    %pushi/vec4 20, 0, 8;
    %store/vec4 v0x600000cec000_0, 0, 8;
    %pushi/vec4 3906133724, 0, 33;
    %concati/vec4 2161148373, 0, 33;
    %concati/vec4 3113066885, 0, 32;
    %concati/vec4 778528100, 0, 30;
    %store/vec4 v0x600000cec120_0, 0, 128;
    %fork TD_tb_ram_8x8.read_and_check, S_0x14f6048e0;
    %join;
    %vpi_call 2 125 "$display", "Test Set 5: Testing write enable" {0 0 0};
    %wait E_0x600002bec1c0;
    %pushi/vec4 5, 0, 3;
    %store/vec4 v0x600000cec630_0, 0, 3;
    %pushi/vec4 255, 0, 8;
    %store/vec4 v0x600000cec750_0, 0, 8;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x600000cecab0_0, 0, 1;
    %wait E_0x600002bec240;
    %wait E_0x600002bec1c0;
    %pushi/vec4 5, 0, 3;
    %store/vec4 v0x600000cec090_0, 0, 3;
    %pushi/vec4 21, 0, 8;
    %store/vec4 v0x600000cec000_0, 0, 8;
    %pushi/vec4 3028390277, 0, 34;
    %concati/vec4 3515122133, 0, 32;
    %concati/vec4 3113066885, 0, 32;
    %concati/vec4 778528100, 0, 30;
    %store/vec4 v0x600000cec120_0, 0, 128;
    %fork TD_tb_ram_8x8.read_and_check, S_0x14f6048e0;
    %join;
    %vpi_call 2 136 "$display", "Test Set 6: Back-to-back writes" {0 0 0};
    %wait E_0x600002bec1c0;
    %pushi/vec4 2, 0, 3;
    %store/vec4 v0x600000cec630_0, 0, 3;
    %pushi/vec4 34, 0, 8;
    %store/vec4 v0x600000cec750_0, 0, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x600000cecab0_0, 0, 1;
    %wait E_0x600002bec240;
    %wait E_0x600002bec1c0;
    %pushi/vec4 3, 0, 3;
    %store/vec4 v0x600000cec630_0, 0, 3;
    %pushi/vec4 51, 0, 8;
    %store/vec4 v0x600000cec750_0, 0, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x600000cecab0_0, 0, 1;
    %wait E_0x600002bec240;
    %wait E_0x600002bec1c0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x600000cecab0_0, 0, 1;
    %pushi/vec4 2, 0, 3;
    %store/vec4 v0x600000cec090_0, 0, 3;
    %pushi/vec4 34, 0, 8;
    %store/vec4 v0x600000cec000_0, 0, 8;
    %pushi/vec4 3050421429, 0, 34;
    %concati/vec4 2307231148, 0, 32;
    %concati/vec4 2178795941, 0, 32;
    %concati/vec4 879042609, 0, 30;
    %store/vec4 v0x600000cec120_0, 0, 128;
    %fork TD_tb_ram_8x8.read_and_check, S_0x14f6048e0;
    %join;
    %pushi/vec4 3, 0, 3;
    %store/vec4 v0x600000cec090_0, 0, 3;
    %pushi/vec4 51, 0, 8;
    %store/vec4 v0x600000cec000_0, 0, 8;
    %pushi/vec4 3050421429, 0, 34;
    %concati/vec4 2307231148, 0, 32;
    %concati/vec4 2178795941, 0, 32;
    %concati/vec4 879042610, 0, 30;
    %store/vec4 v0x600000cec120_0, 0, 128;
    %fork TD_tb_ram_8x8.read_and_check, S_0x14f6048e0;
    %join;
    %vpi_call 2 156 "$display", "Test Set 7: Read during write" {0 0 0};
    %wait E_0x600002bec1c0;
    %pushi/vec4 6, 0, 3;
    %store/vec4 v0x600000cec630_0, 0, 3;
    %pushi/vec4 102, 0, 8;
    %store/vec4 v0x600000cec750_0, 0, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x600000cecab0_0, 0, 1;
    %wait E_0x600002bec240;
    %delay 1000, 0;
    %load/vec4 v0x600000cec990_0;
    %addi 1, 0, 32;
    %store/vec4 v0x600000cec990_0, 0, 32;
    %load/vec4 v0x600000cec7e0_0;
    %cmpi/e 102, 0, 8;
    %jmp/1 T_5.6, 6;
    %flag_mov 8, 6;
    %load/vec4 v0x600000cec7e0_0;
    %cmpi/e 22, 0, 8;
    %flag_or 6, 8;
T_5.6;
    %jmp/0xz  T_5.4, 6;
    %vpi_call 2 166 "$display", "Test %0d: PASS - Read during write", v0x600000cec990_0 {0 0 0};
    %vpi_call 2 167 "$display", "  Output is %h (either new or old value acceptable)", v0x600000cec7e0_0 {0 0 0};
    %load/vec4 v0x600000cec900_0;
    %addi 1, 0, 32;
    %store/vec4 v0x600000cec900_0, 0, 32;
    %jmp T_5.5;
T_5.4 ;
    %vpi_call 2 170 "$display", "Test %0d: FAIL - Unexpected output during write: %h", v0x600000cec990_0, v0x600000cec7e0_0 {0 0 0};
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x600000ceca20_0, 0, 1;
T_5.5 ;
    %wait E_0x600002bec1c0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x600000cecab0_0, 0, 1;
    %vpi_call 2 178 "$display", "\012Test Set 8: Rapid address changes" {0 0 0};
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x600000cecab0_0, 0, 1;
    %wait E_0x600002bec1c0;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0x600000cec630_0, 0, 3;
    %wait E_0x600002bec240;
    %delay 1000, 0;
    %load/vec4 v0x600000cec7e0_0;
    %cmpi/e 170, 0, 8;
    %jmp/0xz  T_5.7, 6;
    %load/vec4 v0x600000cec990_0;
    %addi 1, 0, 32;
    %store/vec4 v0x600000cec990_0, 0, 32;
    %load/vec4 v0x600000cec900_0;
    %addi 1, 0, 32;
    %store/vec4 v0x600000cec900_0, 0, 32;
    %vpi_call 2 188 "$display", "Test %0d: PASS - Quick read addr 0: %h", v0x600000cec990_0, v0x600000cec7e0_0 {0 0 0};
T_5.7 ;
    %wait E_0x600002bec1c0;
    %pushi/vec4 7, 0, 3;
    %store/vec4 v0x600000cec630_0, 0, 3;
    %wait E_0x600002bec240;
    %delay 1000, 0;
    %load/vec4 v0x600000cec7e0_0;
    %cmpi/e 204, 0, 8;
    %jmp/0xz  T_5.9, 6;
    %load/vec4 v0x600000cec990_0;
    %addi 1, 0, 32;
    %store/vec4 v0x600000cec990_0, 0, 32;
    %load/vec4 v0x600000cec900_0;
    %addi 1, 0, 32;
    %store/vec4 v0x600000cec900_0, 0, 32;
    %vpi_call 2 198 "$display", "Test %0d: PASS - Quick read addr 7: %h", v0x600000cec990_0, v0x600000cec7e0_0 {0 0 0};
T_5.9 ;
    %vpi_call 2 202 "$display", "\012Test Set 9: Boundary values" {0 0 0};
    %pushi/vec4 4, 0, 3;
    %store/vec4 v0x600000cec510_0, 0, 3;
    %pushi/vec4 255, 0, 8;
    %store/vec4 v0x600000cec5a0_0, 0, 8;
    %fork TD_tb_ram_8x8.write_ram, S_0x14f604bc0;
    %join;
    %pushi/vec4 5, 0, 3;
    %store/vec4 v0x600000cec510_0, 0, 3;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x600000cec5a0_0, 0, 8;
    %fork TD_tb_ram_8x8.write_ram, S_0x14f604bc0;
    %join;
    %pushi/vec4 4, 0, 3;
    %store/vec4 v0x600000cec090_0, 0, 3;
    %pushi/vec4 255, 0, 8;
    %store/vec4 v0x600000cec000_0, 0, 8;
    %pushi/vec4 3839027432, 0, 33;
    %concati/vec4 3403432134, 0, 32;
    %concati/vec4 3739542730, 0, 32;
    %concati/vec4 1668574329, 0, 31;
    %store/vec4 v0x600000cec120_0, 0, 128;
    %fork TD_tb_ram_8x8.read_and_check, S_0x14f6048e0;
    %join;
    %pushi/vec4 5, 0, 3;
    %store/vec4 v0x600000cec090_0, 0, 3;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x600000cec000_0, 0, 8;
    %pushi/vec4 3839027432, 0, 33;
    %concati/vec4 3403432134, 0, 32;
    %concati/vec4 3739542730, 0, 32;
    %concati/vec4 1668574329, 0, 31;
    %store/vec4 v0x600000cec120_0, 0, 128;
    %fork TD_tb_ram_8x8.read_and_check, S_0x14f6048e0;
    %join;
    %delay 10000, 0;
    %vpi_call 2 211 "$display", "\012================== TEST RESULTS ====================" {0 0 0};
    %vpi_call 2 212 "$display", "Tests run: %0d", v0x600000cec990_0 {0 0 0};
    %vpi_call 2 213 "$display", "Tests passed: %0d", v0x600000cec900_0 {0 0 0};
    %load/vec4 v0x600000cec990_0;
    %load/vec4 v0x600000cec900_0;
    %sub;
    %vpi_call 2 214 "$display", "Tests failed: %0d", S<0,vec4,s32> {1 0 0};
    %load/vec4 v0x600000ceca20_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.11, 8;
    %vpi_call 2 217 "$display", "\012RESULT: ALL TESTS PASSED \342\234\223" {0 0 0};
    %jmp T_5.12;
T_5.11 ;
    %vpi_call 2 219 "$display", "\012RESULT: TESTS FAILED \342\234\227" {0 0 0};
T_5.12 ;
    %vpi_call 2 221 "$display", "====================================================\012" {0 0 0};
    %vpi_call 2 223 "$finish" {0 0 0};
    %end;
    .thread T_5;
    .scope S_0x14f604770;
T_6 ;
    %delay 10000000, 0;
    %vpi_call 2 229 "$display", "\012ERROR: Timeout - Test did not complete" {0 0 0};
    %vpi_call 2 230 "$finish" {0 0 0};
    %end;
    .thread T_6;
# The file index is used to find the file name in the following table.
:file_names 4;
    "N/A";
    "<interactive>";
    "testbench.v";
    "solution.v";
