Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.
----------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2017.3 (win64) Build 2018833 Wed Oct  4 19:58:22 MDT 2017
| Date         : Fri Jan 12 03:27:07 2018
| Host         : Lenovo running 64-bit major release  (build 9200)
| Command      : report_timing_summary -file cpu_timing_summary_routed.rpt -warn_on_violation -rpx sopc_timing_summary_routed.rpx
| Design       : cpu
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.19 2017-08-11
----------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 64 register/latch pins with no clock driven by root clock pin: risc32i0/cache0/FSM_sequential_cur_status_reg[0]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: risc32i0/cache0/FSM_sequential_cur_status_reg[1]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: risc32i0/cache0/FSM_sequential_cur_status_reg[2]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: risc32i0/cache0/cur_disp_reg[0]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: risc32i0/cache0/cur_disp_reg[1]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: risc32i0/cache0/cur_disp_reg[2]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: risc32i0/cache0/uart0/recv_buffer/buffer_size_reg[0]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: risc32i0/cache0/uart0/recv_buffer/buffer_size_reg[1]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: risc32i0/cache0/uart0/recv_buffer/buffer_size_reg[2]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: risc32i0/cache0/uart0/recv_buffer/buffer_size_reg[3]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: risc32i0/ex_mem0/memop_o_reg[0]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: risc32i0/ex_mem0/memop_o_reg[1]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: rst_reg/Q (HIGH)


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 128 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 2 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There is 1 port with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      2.273        0.000                      0                 2365        0.073        0.000                      0                 2365        3.000        0.000                       0                   701  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                 Waveform(ns)       Period(ns)      Frequency(MHz)
-----                 ------------       ----------      --------------
EXclk                 {0.000 5.000}      10.000          100.000         
  clk_out1_clk_wiz_0  {0.000 10.000}     20.000          50.000          
  clkfbout_clk_wiz_0  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                     WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                     -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
EXclk                                                                                                                                                                   3.000        0.000                       0                     1  
  clk_out1_clk_wiz_0        2.442        0.000                      0                 2120        0.073        0.000                      0                 2120        8.750        0.000                       0                   697  
  clkfbout_clk_wiz_0                                                                                                                                                    7.845        0.000                       0                     3  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group          From Clock          To Clock                WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------          ----------          --------                -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
**async_default**   clk_out1_clk_wiz_0  clk_out1_clk_wiz_0        2.273        0.000                      0                  245        0.851        0.000                      0                  245  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  EXclk
  To Clock:  EXclk

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         EXclk
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { EXclk }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y0  clk0/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y0  clk0/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  clk0/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  clk0/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_wiz_0
  To Clock:  clk_out1_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack        2.442ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.073ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        8.750ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             2.442ns  (required time - arrival time)
  Source:                 rst_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            risc32i0/cache0/uart0/send_buffer/buffer_reg[1][5]/D
                            (falling edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0 fall@10.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        7.322ns  (logic 1.678ns (22.919%)  route 5.644ns (77.081%))
  Logic Levels:           6  (LUT3=1 LUT4=1 LUT6=4)
  Clock Path Skew:        -0.127ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.397ns = ( 8.603 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.771ns
    Clock Pessimism Removal (CPR):    0.500ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXclk (IN)
                         net (fo=0)                   0.000     0.000    clk0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clk0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  clk0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    clk0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clk0/inst/clkout1_buf/O
                         net (fo=695, routed)         1.741    -0.771    clk
    SLICE_X15Y100        FDPE                                         r  rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y100        FDPE (Prop_fdpe_C_Q)         0.456    -0.315 f  rst_reg/Q
                         net (fo=903, routed)         1.260     0.946    risc32i0/ex_mem0/rst
    SLICE_X14Y114        LUT6 (Prop_lut6_I2_O)        0.124     1.070 r  risc32i0/ex_mem0/buffer[7][3]_i_9/O
                         net (fo=4, routed)           0.602     1.672    risc32i0/ex_mem0/buffer[7][3]_i_9_n_0
    SLICE_X14Y115        LUT4 (Prop_lut4_I0_O)        0.150     1.822 f  risc32i0/ex_mem0/buffer[7][7]_i_21/O
                         net (fo=25, routed)          0.826     2.648    risc32i0/ex_mem0/buffer[7][7]_i_21_n_0
    SLICE_X18Y114        LUT6 (Prop_lut6_I0_O)        0.348     2.996 r  risc32i0/ex_mem0/buffer[7][5]_i_12/O
                         net (fo=1, routed)           0.580     3.576    risc32i0/cache0/uart0/send_buffer/mem_write_data_value[5]
    SLICE_X17Y115        LUT3 (Prop_lut3_I0_O)        0.150     3.726 r  risc32i0/cache0/uart0/send_buffer/buffer[7][5]_i_5/O
                         net (fo=1, routed)           0.760     4.486    risc32i0/cache0/uart0/send_buffer/buffer[7][5]_i_5_n_0
    SLICE_X18Y115        LUT6 (Prop_lut6_I0_O)        0.326     4.812 r  risc32i0/cache0/uart0/send_buffer/buffer[7][5]_i_3/O
                         net (fo=1, routed)           0.435     5.247    risc32i0/cache0/uart0/send_buffer/buffer[7][5]_i_3_n_0
    SLICE_X19Y116        LUT6 (Prop_lut6_I3_O)        0.124     5.371 r  risc32i0/cache0/uart0/send_buffer/buffer[7][5]_i_1/O
                         net (fo=8, routed)           1.180     6.551    risc32i0/cache0/uart0/send_buffer/buffer[7][5]_i_1_n_0
    SLICE_X38Y118        FDCE                                         r  risc32i0/cache0/uart0/send_buffer/buffer_reg[1][5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 fall edge)
                                                     10.000    10.000 f  
    W5                                                0.000    10.000 f  EXclk (IN)
                         net (fo=0)                   0.000    10.000    clk0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 f  clk0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    clk0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     5.332 f  clk0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.914    clk0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.005 f  clk0/inst/clkout1_buf/O
                         net (fo=695, routed)         1.598     8.603    risc32i0/cache0/uart0/send_buffer/clk_out1
    SLICE_X38Y118        FDCE                                         r  risc32i0/cache0/uart0/send_buffer/buffer_reg[1][5]/C  (IS_INVERTED)
                         clock pessimism              0.500     9.102    
                         clock uncertainty           -0.084     9.019    
    SLICE_X38Y118        FDCE (Setup_fdce_C_D)       -0.025     8.994    risc32i0/cache0/uart0/send_buffer/buffer_reg[1][5]
  -------------------------------------------------------------------
                         required time                          8.994    
                         arrival time                          -6.551    
  -------------------------------------------------------------------
                         slack                                  2.442    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.073ns  (arrival time - required time)
  Source:                 risc32i0/mem_wb/wb_wd_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            risc32i0/regfile0/regs_reg_r2_0_31_30_31/RAMA/WADR2
                            (rising edge-triggered cell RAMD32 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.363ns  (logic 0.141ns (38.896%)  route 0.222ns (61.104%))
  Logic Levels:           0  
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.770ns
    Source Clock Delay      (SCD):    -0.536ns
    Clock Pessimism Removal (CPR):    -0.270ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXclk (IN)
                         net (fo=0)                   0.000     0.000    clk0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clk0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clk0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clk0/inst/clkout1_buf/O
                         net (fo=695, routed)         0.645    -0.536    risc32i0/mem_wb/clk_out1
    SLICE_X17Y109        FDRE                                         r  risc32i0/mem_wb/wb_wd_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y109        FDRE (Prop_fdre_C_Q)         0.141    -0.395 r  risc32i0/mem_wb/wb_wd_reg[2]/Q
                         net (fo=99, routed)          0.222    -0.173    risc32i0/regfile0/regs_reg_r2_0_31_30_31/ADDRD2
    SLICE_X14Y108        RAMD32                                       r  risc32i0/regfile0/regs_reg_r2_0_31_30_31/RAMA/WADR2
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXclk (IN)
                         net (fo=0)                   0.000     0.000    clk0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clk0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clk0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clk0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clk0/inst/clkout1_buf/O
                         net (fo=695, routed)         0.919    -0.770    risc32i0/regfile0/regs_reg_r2_0_31_30_31/WCLK
    SLICE_X14Y108        RAMD32                                       r  risc32i0/regfile0/regs_reg_r2_0_31_30_31/RAMA/CLK
                         clock pessimism              0.270    -0.500    
    SLICE_X14Y108        RAMD32 (Hold_ramd32_CLK_WADR2)
                                                      0.254    -0.246    risc32i0/regfile0/regs_reg_r2_0_31_30_31/RAMA
  -------------------------------------------------------------------
                         required time                          0.246    
                         arrival time                          -0.173    
  -------------------------------------------------------------------
                         slack                                  0.073    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_clk_wiz_0
Waveform(ns):       { 0.000 10.000 }
Period(ns):         20.000
Sources:            { clk0/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFG/I              n/a            2.155         20.000      17.845     BUFGCTRL_X0Y0    clk0/inst/clkout1_buf/I
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       20.000      193.360    MMCME2_ADV_X1Y0  clk0/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Fast    RAMS32/CLK          n/a            1.250         10.000      8.750      SLICE_X14Y107    risc32i0/regfile0/regs_reg_r1_0_31_6_11/RAMD/CLK
High Pulse Width  Slow    RAMS32/CLK          n/a            1.250         10.000      8.750      SLICE_X14Y107    risc32i0/regfile0/regs_reg_r1_0_31_6_11/RAMD/CLK



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_clk_wiz_0
  To Clock:  clkfbout_clk_wiz_0

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        7.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_clk_wiz_0
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk0/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I              n/a            2.155         10.000      7.845      BUFGCTRL_X0Y1    clk0/inst/clkf_buf/I
Max Period  n/a     MMCME2_ADV/CLKFBIN  n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y0  clk0/inst/mmcm_adv_inst/CLKFBIN



---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk_out1_clk_wiz_0
  To Clock:  clk_out1_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack        2.273ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.851ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             2.273ns  (required time - arrival time)
  Source:                 rst_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            risc32i0/cache0/uart0/send_buffer/buffer_reg[2][0]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0 fall@10.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        7.116ns  (logic 0.456ns (6.408%)  route 6.660ns (93.592%))
  Logic Levels:           0  
  Clock Path Skew:        -0.125ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.395ns = ( 8.605 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.771ns
    Clock Pessimism Removal (CPR):    0.500ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXclk (IN)
                         net (fo=0)                   0.000     0.000    clk0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clk0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  clk0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    clk0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clk0/inst/clkout1_buf/O
                         net (fo=695, routed)         1.741    -0.771    clk
    SLICE_X15Y100        FDPE                                         r  rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y100        FDPE (Prop_fdpe_C_Q)         0.456    -0.315 f  rst_reg/Q
                         net (fo=903, routed)         6.660     6.346    risc32i0/cache0/uart0/send_buffer/rst
    SLICE_X39Y117        FDCE                                         f  risc32i0/cache0/uart0/send_buffer/buffer_reg[2][0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 fall edge)
                                                     10.000    10.000 f  
    W5                                                0.000    10.000 f  EXclk (IN)
                         net (fo=0)                   0.000    10.000    clk0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 f  clk0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    clk0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     5.332 f  clk0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.914    clk0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.005 f  clk0/inst/clkout1_buf/O
                         net (fo=695, routed)         1.600     8.605    risc32i0/cache0/uart0/send_buffer/clk_out1
    SLICE_X39Y117        FDCE                                         r  risc32i0/cache0/uart0/send_buffer/buffer_reg[2][0]/C  (IS_INVERTED)
                         clock pessimism              0.500     9.104    
                         clock uncertainty           -0.084     9.021    
    SLICE_X39Y117        FDCE (Recov_fdce_C_CLR)     -0.402     8.619    risc32i0/cache0/uart0/send_buffer/buffer_reg[2][0]
  -------------------------------------------------------------------
                         required time                          8.619    
                         arrival time                          -6.346    
  -------------------------------------------------------------------
                         slack                                  2.273    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.851ns  (arrival time - required time)
  Source:                 rst_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            risc32i0/cache0/uart0/Tx_reg/PRE
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.035ns  (logic 0.141ns (13.622%)  route 0.894ns (86.378%))
  Logic Levels:           0  
  Clock Path Skew:        0.255ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.778ns
    Source Clock Delay      (SCD):    -0.534ns
    Clock Pessimism Removal (CPR):    -0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXclk (IN)
                         net (fo=0)                   0.000     0.000    clk0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clk0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clk0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clk0/inst/clkout1_buf/O
                         net (fo=695, routed)         0.647    -0.534    clk
    SLICE_X15Y100        FDPE                                         r  rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y100        FDPE (Prop_fdpe_C_Q)         0.141    -0.393 f  rst_reg/Q
                         net (fo=903, routed)         0.894     0.501    risc32i0/cache0/uart0/rst
    SLICE_X38Y114        FDPE                                         f  risc32i0/cache0/uart0/Tx_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXclk (IN)
                         net (fo=0)                   0.000     0.000    clk0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clk0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clk0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clk0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clk0/inst/clkout1_buf/O
                         net (fo=695, routed)         0.911    -0.778    risc32i0/cache0/uart0/clk_out1
    SLICE_X38Y114        FDPE                                         r  risc32i0/cache0/uart0/Tx_reg/C
                         clock pessimism              0.499    -0.279    
    SLICE_X38Y114        FDPE (Remov_fdpe_C_PRE)     -0.071    -0.350    risc32i0/cache0/uart0/Tx_reg
  -------------------------------------------------------------------
                         required time                          0.350    
                         arrival time                           0.501    
  -------------------------------------------------------------------
                         slack                                  0.851    





