<root><simulation><result_generated_time />2023-05-17 19:07:24<layer><layer_spec />{'B': 1, 'K': 24, 'C': 512, 'OY': 5, 'OX': 5, 'IY': 5, 'IX': 5, 'FY': 1, 'FX': 1, 'SY': 1, 'SX': 1, 'SFY': 1, 'SFX': 1, 'G': 1}<im2col_enable />False<total_MAC_operation />307200<total_data_size_element />{'W': 12288, 'I': 12800, 'O': 600}<total_data_reuse />{'W': 25, 'I': 24.0, 'O': 512}</layer><search_engine><mem_hierarchy_search><mode />fixed<mem_scheme_index />1/1</mem_hierarchy_search><spatial_mapping_search><mode />hint-driven search<spatial_mapping_hint_list />[[{'Col': ['K_2', 'OY_15']}, {'Row': ['C_8', 'K_2', 'OY_2']}]]<unrolling_scheme_index />1/1</spatial_mapping_search><temporal_mapping_search><mode />loma search<valid_temporal_mapping_found />840</temporal_mapping_search></search_engine><hw_spec><PE_array><precision_bit />{'W': 8, 'I': 8, 'O_partial': 8, 'O_final': 8}<MAC_array_size />{'Col': 32, 'Row': 32}</PE_array><memory_hierarchy><mem_name_in_the_hierarchy><W />['spad_32byte', 'buffer_2Mbyte', 'sram_big']<I />['spad_32byte', 'buffer_2Mbyte', 'sram_big']<O />['spad_32byte', 'buffer_2Mbyte', 'sram_big']</mem_name_in_the_hierarchy><mem_size_bit />{'W': [512, 33554432, 34359738368], 'I': [512, 33554432, 34359738368], 'O': [512, 33554432, 34359738368]}<mem_bw_bit_per_cycle_or_mem_wordlength />{'W': [[64, 64], [512, 512], [2048, 2048]], 'I': [[64, 64], [512, 512], [2048, 2048]], 'O': [[64, 64], [512, 512], [2048, 2048]]}<mem_access_energy_per_word />{'W': [[0.000336027, 0.000364555], [0.105279, 0.0929084], [1.33185, 1.33185]], 'I': [[0.000336027, 0.000364555], [0.105279, 0.0929084], [1.33185, 1.33185]], 'O': [[0.000336027, 0.000364555], [0.105279, 0.0929084], [1.33185, 1.33185]]}<mem_type />{'W': ['dp_sb', 'dp_db', 'dp_sb'], 'I': ['dp_sb', 'dp_db', 'dp_sb'], 'O': ['dp_sb', 'dp_db', 'dp_sb']}<mem_share />{0: [('W', 'buffer_2Mbyte'), ('I', 'buffer_2Mbyte'), ('O', 'buffer_2Mbyte')], 1: [('W', 'sram_big'), ('I', 'sram_big'), ('O', 'sram_big')]}<mem_area_single_module />{'W': [0.000693826, 27.0113, 93.2871], 'I': [0.000693826, 27.0113, 93.2871], 'O': [0.000693826, 27.0113, 93.2871]}<mem_unroll />{'W': [36, 1, 1], 'I': [50, 1, 1], 'O': [450, 1, 1]}</memory_hierarchy></hw_spec><results><basic_info><spatial_unrolling><W />[[[('OY', 5)], [('OY', 5)]], [[('K', 6)], [('C', 2), ('K', 3)]], [], []]<I />[[[('K', 6)], [('K', 3)]], [[('OY', 5)], [('C', 2), ('OY', 5)]], [], []]<O />[[[], [('C', 2)]], [[('K', 6), ('OY', 5)], [('K', 3), ('OY', 5)]], [], []]<greedy_mapping />False</spatial_unrolling><temporal_mapping><W />[[('K', 2)], [('C', 2), ('C', 128), ('OX', 5)], []]<I />[[('K', 2), ('C', 2)], [('C', 128), ('OX', 5)], []]<O />[[('K', 2), ('C', 2), ('C', 128)], [('OX', 5)], []]<fully_PE_level_output_stationary />True</temporal_mapping><data_reuse />{'W': [25.0, 1, 5, 1], 'I': [18.0, 2.0, 1.0, 1.0], 'O': [2.0, 256, 1, 1]}<I_pr_diagonally_broadcast_or_fifo_effect />'I': [False, False, False, False]<used_mem_size_bit />{'W': [16, 147456, 147456], 'I': [16, 512000, 512000], 'O': [16, 36000, 36000], 'O_partial': [16, 0, 0], 'O_final': [0, 36000, 36000]}<actual_mem_utilization_individual />{'W': [0.03, 0.0, 0.0], 'I': [0.03, 0.02, 0.0], 'O': [0.03, 0.0, 0.0]}<actual_mem_utilization_shared />{'W': [0.03, 0.02, 0.0], 'I': [0.03, 0.02, 0.0], 'O': [0.03, 0.02, 0.0]}<effective_mem_size_bit />{'W': [8, 147456, 147456], 'I': [8, 512000, 512000], 'O': [16, 7200, 36000], 'O_partial': [16, 0, 0], 'O_final': [0, 7200, 36000]}<total_unit_count />{'W': [900, 36, 1, 1], 'I': [900, 50, 1, 1], 'O': [900, 450, 1, 1]}<unique_unit_count />{'W': [36, 36, 1, 1], 'I': [50, 50, 1, 1], 'O': [450, 450, 1, 1]}<duplicate_unit_count />{'W': [25.0, 1.0, 1.0, 1.0], 'I': [18.0, 1.0, 1.0, 1.0], 'O': [2.0, 1.0, 1.0, 1.0]}<mem_access_count_elem><W />[[61440, 61440], [61440, 12288], [12288, 0]]<I />[[12800, 12800], [12800, 12800], [12800, 0]]<O />[[(153000, 153600), (600, 0)], [(0, 600), (600, 0)], [(0, 600), (0, 0)]]<O_partial />[[(153000, 153600), (0, 0)], [(0, 0), (0, 0)], [(0, 0), (0, 0)]]<O_final />[[(0, 0), (600, 0)], [(0, 600), (600, 0)], [(0, 600), (0, 0)]]</mem_access_count_elem><mem_access_count_word><W />[[7680, 7680], [960, 192], [48, 0]]<I />[[1600, 1600], [200, 200], [50, 0]]<O />[[(19125, 19200), (75, 0)], [(0, 9), (9, 0)], [(0, 2), (0, 0)]]<O_partial />[([19125, 19200], [0, 0]), ([0, 0], [0, 0]), ([0, 0], [0, 0])]<O_final />[([0, 0], [75, 0]), ([0, 9], [9, 0]), ([0, 2], [0, 0])]</mem_access_count_word><mac_count><active />307200<idle />43008</mac_count></basic_info><energy><total_energy />674003.6<mem_energy_breakdown><W />[5.4, 118.9, 63.9]<I />[1.1, 39.6, 66.6]<O />[13.5, 1.9, 3.1]</mem_energy_breakdown><MAC_energy><active_MAC />671539.2<idle_MAC />2150.4<total />673689.6</MAC_energy></energy><performance><mac_array_utilization><utilization_with_data_loading />0.5844<utilization_without_data_loading />0.8789<utilization_spatial />0.8789<utilization_temporal_with_data_loading />0.6649<mac_utilize_temporal_without_data_loading />1.0</mac_array_utilization><latency><latency_cycle_with_data_loading />3850<latency_cycle_without_data_loading />2560<ideal_computing_cycle />2560<data_loading><load_cycle_total />1290<load_cycle_individual />{'W': [2, 288, 0], 'I': [2, 1000, 0]}<load_cycle_combined />{'W': 288, 'I': 1000}</data_loading><mem_stalling><mem_stall_cycle_total />0<mem_stall_cycle_individual />{'W': [[-2559], [-2558, -1279], [-2560, -2560]], 'I': [[-2559], [-2556, -1278], [-2560, -2560]], 'O': [[-2560], [-2560, -2490], [-2490, -2542]]}<mem_stall_cycle_shared />{'W': [[-2559], [-2558, 0], [0, 0]], 'I': [[-2559], [-2556, 0], [0, 0]], 'O': [[-2560], [-2560, -2490], [-2490, -2542]]}<latency_deep_analysis><data_size_each_level_unrolled />{'W': [16, 147456, 147456], 'I': [16, 512000, 512000], 'O': [16, 36000, 36000], 'O_partial': [16, 0, 0], 'O_final': [0, 36000, 36000]}<data_size_each_level_total />{'W': [576, 147456, 147456], 'I': [800, 512000, 512000], 'O': [7200, 36000, 36000]}<loop_cycles_each_level />{'W': [2, 2560, 2560], 'I': [4, 2560, 2560], 'O': [512, 2560, 2560]}<top_ir_loop_size />{'W': [1, 5, 1], 'I': [1, 1, 1], 'O': [256, 1, 1]}<req_aver_mem_bw />{'W': [[8.0, 8.0], [288.0, 57.6], [57.6, 57.6]], 'I': [[8.0, 4.0], [200.0, 200.0], [200.0, 200.0]], 'O': [[8.0, 0.0], [14.1, 14.1], [14.1, 14.1]]}<req_inst_mem_bw />{'W': [[8.0, 8.0], [288.0, 288.0], [288.0, 57.6]], 'I': [[8.0, 4.0], [200.0, 200.0], [200.0, 200.0]], 'O': [[8.0, 8.0], [3600.0, 14.1], [14.1, 14.1]]}<req_mem_bw_bit_per_cycle_individual />{'W': [[8.0, 8.0], [288.0, 57.6], [57.6, 0]], 'I': [[8.0, 4.0], [200.0, 200.0], [200.0, 0]], 'O': [[8.0, 0.0], [14.1, 14.1], [14.1, 0]]}<req_mem_bw_bit_per_cycle_shared />{'W': [[8.0, 8.0], [502.1, 271.7], [257.6, 14.1]], 'I': [[8.0, 4.0], [502.1, 271.7], [257.6, 14.1]], 'O': [[8.0, 0.0], [502.1, 271.7], [257.6, 14.1]]}<output_distinguish />[('psum', 'fsum'), ('fsum', 'fsum'), ('fsum', 'fsum')]<mem_bw_requirement_meet />{'W': [[True, True], [True, True], [True, True]], 'I': [[True, True], [True, True], [True, True]], 'O': [[True, True], [True, True], [True, True]]}<trans_time_ideal />{'W': [[1, 1, 2560], [2, 2, 1280], [2560, 2560, 1]], 'I': [[1, 1, 2560], [4, 4, 640], [2560, 2560, 1]], 'O': [[1, 1, 2560], [512, 512, 5], [2560, 2560, 1]]}<trans_time_real />{'W': [[0, 1, 2560], [[0, 2, 1280], [1, 2, 1280]], [[288, 2560, 1], [72, 2560, 1]]], 'I': [[0, 1, 2560], [[0, 4, 640], [2, 4, 640]], [[1000, 2560, 1], [250, 2560, 1]]], 'O': [[0, 1, 2560], [[0, 512, 5], [14, 512, 5]], [[70, 2560, 1], [18, 2560, 1]]]}<single_stall_cycle />{'W': [[-1], [-2, -1], [-2272, -2488]], 'I': [[-1], [-4, -2], [-1560, -2310]], 'O': [[-1], [-512, -498], [-2490, -2542]]}<single_stall_count />{'W': [2559, 1279, 0], 'I': [2559, 639, 0], 'O': [2560, 5, 1]}<mem_compute_overlap_cc_for_shared_mem />{0: {'W': [1279, 0], 'I': [1278, 0], 'O': [70, 70]}, 1: {'W': [0, 0], 'I': [0, 0], 'O': [70, 0]}}<mem_compute_overlap_stall_for_shared_mem_LH />{0: [[-3, -2560], [-2490, -2490]], 1: [[-2560, -2560], [-2490, -2560]]}</latency_deep_analysis></mem_stalling></latency></performance><area><total_area />120.7<mem_area />120.7<mem_area_percentage />100.0 %</area></results><elapsed_time_second />0</simulation></root>