--------------------------------------------------------------------------------
Release 14.7 Trace  (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

E:\Xilinx\14.7\ISE_DS\ISE\bin\nt64\unwrapped\trce.exe -intstyle ise -v 3 -s 2
-n 3 -fastpaths -xml CTRL_TOP.twx CTRL_TOP.ncd -o CTRL_TOP.twr CTRL_TOP.pcf
-ucf CTRL_TOP.ucf

Design file:              CTRL_TOP.ncd
Physical constraint file: CTRL_TOP.pcf
Device,package,speed:     xc6slx25,ftg256,C,-2 (PRODUCTION 1.23 2013-10-13)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:2698 - No timing constraints found, doing default enumeration.
INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.



Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Setup/Hold to clock CLK_SYS
------------+------------+------------+------------+------------+------------------+--------+
            |Max Setup to|  Process   |Max Hold to |  Process   |                  | Clock  |
Source      | clk (edge) |   Corner   | clk (edge) |   Corner   |Internal Clock(s) | Phase  |
------------+------------+------------+------------+------------+------------------+--------+
PLUG_IN     |    7.163(R)|      SLOW  |   -1.195(R)|      FAST  |clk               |   0.000|
TXD_HOST    |    1.513(R)|      SLOW  |   -0.110(R)|      SLOW  |clk               |   0.000|
------------+------------+------------+------------+------------+------------------+--------+

Setup/Hold to clock SPI_CLK
------------+------------+------------+------------+------------+------------------+--------+
            |Max Setup to|  Process   |Max Hold to |  Process   |                  | Clock  |
Source      | clk (edge) |   Corner   | clk (edge) |   Corner   |Internal Clock(s) | Phase  |
------------+------------+------------+------------+------------+------------------+--------+
SPI_DATA    |   -0.601(R)|      FAST  |    2.916(R)|      SLOW  |SPI_CLK_BUFGP     |   0.000|
SPI_LE      |    0.140(R)|      FAST  |    3.240(R)|      SLOW  |SPI_CLK_BUFGP     |   0.000|
------------+------------+------------+------------+------------+------------------+--------+

Clock CLK_SYS to Pad
-------------------+-----------------+------------+-----------------+------------+------------------+--------+
                   |Max (slowest) clk|  Process   |Min (fastest) clk|  Process   |                  | Clock  |
Destination        |  (edge) to PAD  |   Corner   |  (edge) to PAD  |   Corner   |Internal Clock(s) | Phase  |
-------------------+-----------------+------------+-----------------+------------+------------------+--------+
RX_B1_DSA<0>       |        10.193(R)|      SLOW  |         4.638(R)|      FAST  |clk               |   0.000|
RX_B1_DSA<1>       |        10.146(R)|      SLOW  |         4.568(R)|      FAST  |clk               |   0.000|
RX_B1_DSA<2>       |        11.361(R)|      SLOW  |         5.287(R)|      FAST  |clk               |   0.000|
RX_B1_DSA<3>       |        11.553(R)|      SLOW  |         5.371(R)|      FAST  |clk               |   0.000|
RX_B1_DSA<4>       |        11.976(R)|      SLOW  |         5.555(R)|      FAST  |clk               |   0.000|
RX_B1_DSA<5>       |        10.897(R)|      SLOW  |         4.973(R)|      FAST  |clk               |   0.000|
RX_B1_LE<0>        |        10.673(R)|      SLOW  |         4.856(R)|      FAST  |clk               |   0.000|
RX_B1_LE<1>        |        10.670(R)|      SLOW  |         4.870(R)|      FAST  |clk               |   0.000|
RX_B1_LE<2>        |        11.045(R)|      SLOW  |         5.093(R)|      FAST  |clk               |   0.000|
RX_B1_LE<3>        |        11.203(R)|      SLOW  |         5.158(R)|      FAST  |clk               |   0.000|
RX_B1_LNA_BYPASS<0>|        11.416(R)|      SLOW  |         5.297(R)|      FAST  |clk               |   0.000|
RX_B1_LNA_BYPASS<1>|        11.962(R)|      SLOW  |         5.699(R)|      FAST  |clk               |   0.000|
RX_B1_LNA_BYPASS<2>|        11.796(R)|      SLOW  |         5.530(R)|      FAST  |clk               |   0.000|
RX_B1_LNA_BYPASS<3>|        12.164(R)|      SLOW  |         5.762(R)|      FAST  |clk               |   0.000|
RX_LED             |        12.219(R)|      SLOW  |         5.667(R)|      FAST  |clk               |   0.000|
RX_ON_B1           |        13.243(R)|      SLOW  |         6.253(R)|      FAST  |clk               |   0.000|
TX_B1_DSA<0>       |        10.308(R)|      SLOW  |         4.644(R)|      FAST  |clk               |   0.000|
TX_B1_DSA<1>       |        10.339(R)|      SLOW  |         4.660(R)|      FAST  |clk               |   0.000|
TX_B1_DSA<2>       |        10.816(R)|      SLOW  |         5.001(R)|      FAST  |clk               |   0.000|
TX_B1_DSA<3>       |        10.810(R)|      SLOW  |         4.915(R)|      FAST  |clk               |   0.000|
TX_B1_DSA<4>       |        10.735(R)|      SLOW  |         4.869(R)|      FAST  |clk               |   0.000|
TX_B1_DSA<5>       |        10.410(R)|      SLOW  |         4.702(R)|      FAST  |clk               |   0.000|
TX_B1_LE<0>        |        11.741(R)|      SLOW  |         5.482(R)|      FAST  |clk               |   0.000|
TX_B1_LE<1>        |        11.583(R)|      SLOW  |         5.403(R)|      FAST  |clk               |   0.000|
TX_B1_LE<2>        |        11.042(R)|      SLOW  |         5.100(R)|      FAST  |clk               |   0.000|
TX_B1_LE<3>        |        11.181(R)|      SLOW  |         5.193(R)|      FAST  |clk               |   0.000|
TX_LED             |        12.220(R)|      SLOW  |         5.675(R)|      FAST  |clk               |   0.000|
TX_ON_B1           |        12.805(R)|      SLOW  |         6.036(R)|      FAST  |clk               |   0.000|
-------------------+-----------------+------------+-----------------+------------+------------------+--------+

Clock to Setup on destination clock CLK_SYS
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
CLK_SYS        |    6.512|         |         |         |
SPI_CLK        |    6.387|         |         |         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock SPI_CLK
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
SPI_CLK        |    2.702|         |         |         |
---------------+---------+---------+---------+---------+

Pad to Pad
---------------+---------------+---------+
Source Pad     |Destination Pad|  Delay  |
---------------+---------------+---------+
PLUG_IN        |RX_LED         |   13.795|
PLUG_IN        |RX_ON_B1       |   14.819|
PLUG_IN        |TX_LED         |   13.733|
PLUG_IN        |TX_ON_B1       |   14.318|
RX_ON          |RX_LED         |   13.413|
RX_ON          |RX_ON_B1       |   14.437|
RX_ON          |TX_LED         |   13.351|
RX_ON          |TX_ON_B1       |   13.936|
TX_ON          |RX_LED         |   12.900|
TX_ON          |RX_ON_B1       |   13.924|
TX_ON          |TX_LED         |   12.838|
TX_ON          |TX_ON_B1       |   13.423|
---------------+---------------+---------+


Analysis completed Sun Mar 30 18:45:48 2025 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 4598 MB



