{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1415920986999 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "TimeQuest Timing Analyzer Quartus II 32-bit " "Running Quartus II 32-bit TimeQuest Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Full Version " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1415920987006 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Nov 13 18:23:06 2014 " "Processing started: Thu Nov 13 18:23:06 2014" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1415920987006 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1415920987006 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta master_example -c master_example " "Command: quartus_sta master_example -c master_example" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1415920987007 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #1" {  } {  } 0 0 "qsta_default_script.tcl version: #1" 0 0 "Quartus II" 0 0 1415920987976 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Quartus II" 0 -1 1415920988595 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Quartus II" 0 -1 1415920988851 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Quartus II" 0 -1 1415920988852 ""}
{ "Info" "ISTA_SDC_STATEMENT_PARENT" "" "Evaluating HDL-embedded SDC commands" { { "Info" "ISTA_SDC_STATEMENT_ENTITY" "sld_jtag_hub " "Entity sld_jtag_hub" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "create_clock -name altera_reserved_tck \[get_ports \{altera_reserved_tck\}\] -period 10MHz    " "create_clock -name altera_reserved_tck \[get_ports \{altera_reserved_tck\}\] -period 10MHz   " {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1415920990243 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_clock_groups -asynchronous -group \{altera_reserved_tck\} " "set_clock_groups -asynchronous -group \{altera_reserved_tck\}" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1415920990243 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Quartus II" 0 -1 1415920990243 ""}  } {  } 0 332164 "Evaluating HDL-embedded SDC commands" 0 0 "Quartus II" 0 -1 1415920990243 ""}
{ "Info" "ISTA_SDC_FOUND" "amm_master_qsys/synthesis/submodules/altera_reset_controller.sdc " "Reading SDC File: 'amm_master_qsys/synthesis/submodules/altera_reset_controller.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Quartus II" 0 -1 1415920990284 ""}
{ "Info" "ISTA_SDC_FOUND" "amm_master_qsys/synthesis/submodules/altera_pci_express.sdc " "Reading SDC File: 'amm_master_qsys/synthesis/submodules/altera_pci_express.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Quartus II" 0 -1 1415920990330 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "altera_pci_express.sdc 14 *refclk_export port or pin or register or keeper or net " "Ignored filter at altera_pci_express.sdc(14): *refclk_export could not be matched with a port or pin or register or keeper or net" {  } { { "/home/ecegrid/a/mg288/Desktop/de2i_150/amm_master_example/amm_master_qsys/synthesis/submodules/altera_pci_express.sdc" "" { Text "/home/ecegrid/a/mg288/Desktop/de2i_150/amm_master_example/amm_master_qsys/synthesis/submodules/altera_pci_express.sdc" 14 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Quartus II" 0 -1 1415920990355 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "create_clock altera_pci_express.sdc 14 Argument <targets> is not an object ID " "Ignored create_clock at altera_pci_express.sdc(14): Argument <targets> is not an object ID" { { "Info" "ISTA_SDC_COMMAND" "create_clock -period \"100 MHz\" -name \{refclk_pci_express\} \{*refclk_export\} " "create_clock -period \"100 MHz\" -name \{refclk_pci_express\} \{*refclk_export\}" {  } { { "/home/ecegrid/a/mg288/Desktop/de2i_150/amm_master_example/amm_master_qsys/synthesis/submodules/altera_pci_express.sdc" "" { Text "/home/ecegrid/a/mg288/Desktop/de2i_150/amm_master_example/amm_master_qsys/synthesis/submodules/altera_pci_express.sdc" 14 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1415920990356 ""}  } { { "/home/ecegrid/a/mg288/Desktop/de2i_150/amm_master_example/amm_master_qsys/synthesis/submodules/altera_pci_express.sdc" "" { Text "/home/ecegrid/a/mg288/Desktop/de2i_150/amm_master_example/amm_master_qsys/synthesis/submodules/altera_pci_express.sdc" 14 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Quartus II" 0 -1 1415920990356 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "altera_pci_express.sdc 16 *tx_digitalreset_reg0c\[0\] clock or keeper or register or port or pin or cell or partition " "Ignored filter at altera_pci_express.sdc(16): *tx_digitalreset_reg0c\[0\] could not be matched with a clock or keeper or register or port or pin or cell or partition" {  } { { "/home/ecegrid/a/mg288/Desktop/de2i_150/amm_master_example/amm_master_qsys/synthesis/submodules/altera_pci_express.sdc" "" { Text "/home/ecegrid/a/mg288/Desktop/de2i_150/amm_master_example/amm_master_qsys/synthesis/submodules/altera_pci_express.sdc" 16 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Quartus II" 0 -1 1415920990359 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path altera_pci_express.sdc 16 Argument <to> is not an object ID " "Ignored set_false_path at altera_pci_express.sdc(16): Argument <to> is not an object ID" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -to \{*tx_digitalreset_reg0c\[0\]\} " "set_false_path -to \{*tx_digitalreset_reg0c\[0\]\}" {  } { { "/home/ecegrid/a/mg288/Desktop/de2i_150/amm_master_example/amm_master_qsys/synthesis/submodules/altera_pci_express.sdc" "" { Text "/home/ecegrid/a/mg288/Desktop/de2i_150/amm_master_example/amm_master_qsys/synthesis/submodules/altera_pci_express.sdc" 16 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1415920990360 ""}  } { { "/home/ecegrid/a/mg288/Desktop/de2i_150/amm_master_example/amm_master_qsys/synthesis/submodules/altera_pci_express.sdc" "" { Text "/home/ecegrid/a/mg288/Desktop/de2i_150/amm_master_example/amm_master_qsys/synthesis/submodules/altera_pci_express.sdc" 16 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Quartus II" 0 -1 1415920990360 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "altera_pci_express.sdc 17 *rx_digitalreset_reg0c\[0\] clock or keeper or register or port or pin or cell or partition " "Ignored filter at altera_pci_express.sdc(17): *rx_digitalreset_reg0c\[0\] could not be matched with a clock or keeper or register or port or pin or cell or partition" {  } { { "/home/ecegrid/a/mg288/Desktop/de2i_150/amm_master_example/amm_master_qsys/synthesis/submodules/altera_pci_express.sdc" "" { Text "/home/ecegrid/a/mg288/Desktop/de2i_150/amm_master_example/amm_master_qsys/synthesis/submodules/altera_pci_express.sdc" 17 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Quartus II" 0 -1 1415920990363 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path altera_pci_express.sdc 17 Argument <to> is not an object ID " "Ignored set_false_path at altera_pci_express.sdc(17): Argument <to> is not an object ID" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -to \{*rx_digitalreset_reg0c\[0\]\} " "set_false_path -to \{*rx_digitalreset_reg0c\[0\]\}" {  } { { "/home/ecegrid/a/mg288/Desktop/de2i_150/amm_master_example/amm_master_qsys/synthesis/submodules/altera_pci_express.sdc" "" { Text "/home/ecegrid/a/mg288/Desktop/de2i_150/amm_master_example/amm_master_qsys/synthesis/submodules/altera_pci_express.sdc" 17 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1415920990363 ""}  } { { "/home/ecegrid/a/mg288/Desktop/de2i_150/amm_master_example/amm_master_qsys/synthesis/submodules/altera_pci_express.sdc" "" { Text "/home/ecegrid/a/mg288/Desktop/de2i_150/amm_master_example/amm_master_qsys/synthesis/submodules/altera_pci_express.sdc" 17 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Quartus II" 0 -1 1415920990363 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "altera_pci_express.sdc 18 *central_clk_div0* clock " "Ignored filter at altera_pci_express.sdc(18): *central_clk_div0* could not be matched with a clock" {  } { { "/home/ecegrid/a/mg288/Desktop/de2i_150/amm_master_example/amm_master_qsys/synthesis/submodules/altera_pci_express.sdc" "" { Text "/home/ecegrid/a/mg288/Desktop/de2i_150/amm_master_example/amm_master_qsys/synthesis/submodules/altera_pci_express.sdc" 18 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Quartus II" 0 -1 1415920990363 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "altera_pci_express.sdc 18 *_hssi_pcie_hip* clock " "Ignored filter at altera_pci_express.sdc(18): *_hssi_pcie_hip* could not be matched with a clock" {  } { { "/home/ecegrid/a/mg288/Desktop/de2i_150/amm_master_example/amm_master_qsys/synthesis/submodules/altera_pci_express.sdc" "" { Text "/home/ecegrid/a/mg288/Desktop/de2i_150/amm_master_example/amm_master_qsys/synthesis/submodules/altera_pci_express.sdc" 18 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Quartus II" 0 -1 1415920990363 ""}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "CLOCK_50 " "Node: CLOCK_50 was determined to be a clock but was found without an associated clock assignment." {  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Quartus II" 0 -1 1415920990394 "|master_example|CLOCK_50"}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Quartus II" 0 -1 1415920991045 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Quartus II" 0 -1 1415920991045 ""}
{ "Warning" "WSTA_GENERIC_WARNING" "PLL cross checking found inconsistent PLL clock settings: " "PLL cross checking found inconsistent PLL clock settings:" { { "Warning" "WSTA_GENERIC_WARNING" "Node: amm_master_inst\|pcie_hard_ip_0\|altgx_internal\|amm_master_qsys_pcie_hard_ip_0_altgx_internal_alt_c3gxb_oai8_component\|pll0\|auto_generated\|pll1\|icdrclk was found missing 1 generated clock that corresponds to a base clock with a period of: 10.000 " "Node: amm_master_inst\|pcie_hard_ip_0\|altgx_internal\|amm_master_qsys_pcie_hard_ip_0_altgx_internal_alt_c3gxb_oai8_component\|pll0\|auto_generated\|pll1\|icdrclk was found missing 1 generated clock that corresponds to a base clock with a period of: 10.000" {  } {  } 0 332056 "%1!s!" 0 0 "Quartus II" 0 -1 1415920991064 ""} { "Warning" "WSTA_GENERIC_WARNING" "Node: amm_master_inst\|pcie_hard_ip_0\|altgx_internal\|amm_master_qsys_pcie_hard_ip_0_altgx_internal_alt_c3gxb_oai8_component\|pll0\|auto_generated\|pll1\|clk\[0\] was found missing 1 generated clock that corresponds to a base clock with a period of: 10.000 " "Node: amm_master_inst\|pcie_hard_ip_0\|altgx_internal\|amm_master_qsys_pcie_hard_ip_0_altgx_internal_alt_c3gxb_oai8_component\|pll0\|auto_generated\|pll1\|clk\[0\] was found missing 1 generated clock that corresponds to a base clock with a period of: 10.000" {  } {  } 0 332056 "%1!s!" 0 0 "Quartus II" 0 -1 1415920991064 ""} { "Warning" "WSTA_GENERIC_WARNING" "Node: amm_master_inst\|pcie_hard_ip_0\|altgx_internal\|amm_master_qsys_pcie_hard_ip_0_altgx_internal_alt_c3gxb_oai8_component\|pll0\|auto_generated\|pll1\|clk\[1\] was found missing 1 generated clock that corresponds to a base clock with a period of: 10.000 " "Node: amm_master_inst\|pcie_hard_ip_0\|altgx_internal\|amm_master_qsys_pcie_hard_ip_0_altgx_internal_alt_c3gxb_oai8_component\|pll0\|auto_generated\|pll1\|clk\[1\] was found missing 1 generated clock that corresponds to a base clock with a period of: 10.000" {  } {  } 0 332056 "%1!s!" 0 0 "Quartus II" 0 -1 1415920991064 ""} { "Warning" "WSTA_GENERIC_WARNING" "Node: amm_master_inst\|pcie_hard_ip_0\|altgx_internal\|amm_master_qsys_pcie_hard_ip_0_altgx_internal_alt_c3gxb_oai8_component\|pll0\|auto_generated\|pll1\|clk\[2\] was found missing 1 generated clock that corresponds to a base clock with a period of: 10.000 " "Node: amm_master_inst\|pcie_hard_ip_0\|altgx_internal\|amm_master_qsys_pcie_hard_ip_0_altgx_internal_alt_c3gxb_oai8_component\|pll0\|auto_generated\|pll1\|clk\[2\] was found missing 1 generated clock that corresponds to a base clock with a period of: 10.000" {  } {  } 0 332056 "%1!s!" 0 0 "Quartus II" 0 -1 1415920991064 ""}  } {  } 0 332056 "%1!s!" 0 0 "Quartus II" 0 -1 1415920991064 ""}
{ "Info" "0" "" "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "Quartus II" 0 0 1415920991066 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 85C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 85C Model" 0 0 "Quartus II" 0 0 1415920991177 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup 45.648 " "Worst-case setup slack is 45.648" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1415920991216 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1415920991216 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   45.648         0.000 altera_reserved_tck  " "   45.648         0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1415920991216 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1415920991216 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.393 " "Worst-case hold slack is 0.393" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1415920991230 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1415920991230 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.393         0.000 altera_reserved_tck  " "    0.393         0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1415920991230 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1415920991230 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery 47.803 " "Worst-case recovery slack is 47.803" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1415920991242 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1415920991242 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   47.803         0.000 altera_reserved_tck  " "   47.803         0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1415920991242 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1415920991242 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 1.108 " "Worst-case removal slack is 1.108" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1415920991254 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1415920991254 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.108         0.000 altera_reserved_tck  " "    1.108         0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1415920991254 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1415920991254 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 49.727 " "Worst-case minimum pulse width slack is 49.727" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1415920991265 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1415920991265 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   49.727         0.000 altera_reserved_tck  " "   49.727         0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1415920991265 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1415920991265 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 0C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 0C Model" 0 0 "Quartus II" 0 0 1415920991441 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Quartus II" 0 -1 1415920991522 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Quartus II" 0 -1 1415920993930 ""}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "CLOCK_50 " "Node: CLOCK_50 was determined to be a clock but was found without an associated clock assignment." {  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Quartus II" 0 -1 1415920994360 "|master_example|CLOCK_50"}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Quartus II" 0 -1 1415920994362 ""}
{ "Warning" "WSTA_GENERIC_WARNING" "PLL cross checking found inconsistent PLL clock settings: " "PLL cross checking found inconsistent PLL clock settings:" { { "Warning" "WSTA_GENERIC_WARNING" "Node: amm_master_inst\|pcie_hard_ip_0\|altgx_internal\|amm_master_qsys_pcie_hard_ip_0_altgx_internal_alt_c3gxb_oai8_component\|pll0\|auto_generated\|pll1\|icdrclk was found missing 1 generated clock that corresponds to a base clock with a period of: 10.000 " "Node: amm_master_inst\|pcie_hard_ip_0\|altgx_internal\|amm_master_qsys_pcie_hard_ip_0_altgx_internal_alt_c3gxb_oai8_component\|pll0\|auto_generated\|pll1\|icdrclk was found missing 1 generated clock that corresponds to a base clock with a period of: 10.000" {  } {  } 0 332056 "%1!s!" 0 0 "Quartus II" 0 -1 1415920994380 ""} { "Warning" "WSTA_GENERIC_WARNING" "Node: amm_master_inst\|pcie_hard_ip_0\|altgx_internal\|amm_master_qsys_pcie_hard_ip_0_altgx_internal_alt_c3gxb_oai8_component\|pll0\|auto_generated\|pll1\|clk\[0\] was found missing 1 generated clock that corresponds to a base clock with a period of: 10.000 " "Node: amm_master_inst\|pcie_hard_ip_0\|altgx_internal\|amm_master_qsys_pcie_hard_ip_0_altgx_internal_alt_c3gxb_oai8_component\|pll0\|auto_generated\|pll1\|clk\[0\] was found missing 1 generated clock that corresponds to a base clock with a period of: 10.000" {  } {  } 0 332056 "%1!s!" 0 0 "Quartus II" 0 -1 1415920994380 ""} { "Warning" "WSTA_GENERIC_WARNING" "Node: amm_master_inst\|pcie_hard_ip_0\|altgx_internal\|amm_master_qsys_pcie_hard_ip_0_altgx_internal_alt_c3gxb_oai8_component\|pll0\|auto_generated\|pll1\|clk\[1\] was found missing 1 generated clock that corresponds to a base clock with a period of: 10.000 " "Node: amm_master_inst\|pcie_hard_ip_0\|altgx_internal\|amm_master_qsys_pcie_hard_ip_0_altgx_internal_alt_c3gxb_oai8_component\|pll0\|auto_generated\|pll1\|clk\[1\] was found missing 1 generated clock that corresponds to a base clock with a period of: 10.000" {  } {  } 0 332056 "%1!s!" 0 0 "Quartus II" 0 -1 1415920994380 ""} { "Warning" "WSTA_GENERIC_WARNING" "Node: amm_master_inst\|pcie_hard_ip_0\|altgx_internal\|amm_master_qsys_pcie_hard_ip_0_altgx_internal_alt_c3gxb_oai8_component\|pll0\|auto_generated\|pll1\|clk\[2\] was found missing 1 generated clock that corresponds to a base clock with a period of: 10.000 " "Node: amm_master_inst\|pcie_hard_ip_0\|altgx_internal\|amm_master_qsys_pcie_hard_ip_0_altgx_internal_alt_c3gxb_oai8_component\|pll0\|auto_generated\|pll1\|clk\[2\] was found missing 1 generated clock that corresponds to a base clock with a period of: 10.000" {  } {  } 0 332056 "%1!s!" 0 0 "Quartus II" 0 -1 1415920994380 ""}  } {  } 0 332056 "%1!s!" 0 0 "Quartus II" 0 -1 1415920994380 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup 46.058 " "Worst-case setup slack is 46.058" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1415920994409 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1415920994409 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   46.058         0.000 altera_reserved_tck  " "   46.058         0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1415920994409 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1415920994409 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.346 " "Worst-case hold slack is 0.346" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1415920994423 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1415920994423 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.346         0.000 altera_reserved_tck  " "    0.346         0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1415920994423 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1415920994423 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery 48.005 " "Worst-case recovery slack is 48.005" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1415920994437 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1415920994437 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   48.005         0.000 altera_reserved_tck  " "   48.005         0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1415920994437 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1415920994437 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 1.010 " "Worst-case removal slack is 1.010" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1415920994451 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1415920994451 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.010         0.000 altera_reserved_tck  " "    1.010         0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1415920994451 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1415920994451 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 49.717 " "Worst-case minimum pulse width slack is 49.717" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1415920994465 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1415920994465 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   49.717         0.000 altera_reserved_tck  " "   49.717         0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1415920994465 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1415920994465 ""}
{ "Info" "0" "" "Analyzing Fast 1200mV 0C Model" {  } {  } 0 0 "Analyzing Fast 1200mV 0C Model" 0 0 "Quartus II" 0 0 1415920994632 ""}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "CLOCK_50 " "Node: CLOCK_50 was determined to be a clock but was found without an associated clock assignment." {  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Quartus II" 0 -1 1415920995314 "|master_example|CLOCK_50"}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Quartus II" 0 -1 1415920995316 ""}
{ "Warning" "WSTA_GENERIC_WARNING" "PLL cross checking found inconsistent PLL clock settings: " "PLL cross checking found inconsistent PLL clock settings:" { { "Warning" "WSTA_GENERIC_WARNING" "Node: amm_master_inst\|pcie_hard_ip_0\|altgx_internal\|amm_master_qsys_pcie_hard_ip_0_altgx_internal_alt_c3gxb_oai8_component\|pll0\|auto_generated\|pll1\|icdrclk was found missing 1 generated clock that corresponds to a base clock with a period of: 10.000 " "Node: amm_master_inst\|pcie_hard_ip_0\|altgx_internal\|amm_master_qsys_pcie_hard_ip_0_altgx_internal_alt_c3gxb_oai8_component\|pll0\|auto_generated\|pll1\|icdrclk was found missing 1 generated clock that corresponds to a base clock with a period of: 10.000" {  } {  } 0 332056 "%1!s!" 0 0 "Quartus II" 0 -1 1415920995334 ""} { "Warning" "WSTA_GENERIC_WARNING" "Node: amm_master_inst\|pcie_hard_ip_0\|altgx_internal\|amm_master_qsys_pcie_hard_ip_0_altgx_internal_alt_c3gxb_oai8_component\|pll0\|auto_generated\|pll1\|clk\[0\] was found missing 1 generated clock that corresponds to a base clock with a period of: 10.000 " "Node: amm_master_inst\|pcie_hard_ip_0\|altgx_internal\|amm_master_qsys_pcie_hard_ip_0_altgx_internal_alt_c3gxb_oai8_component\|pll0\|auto_generated\|pll1\|clk\[0\] was found missing 1 generated clock that corresponds to a base clock with a period of: 10.000" {  } {  } 0 332056 "%1!s!" 0 0 "Quartus II" 0 -1 1415920995334 ""} { "Warning" "WSTA_GENERIC_WARNING" "Node: amm_master_inst\|pcie_hard_ip_0\|altgx_internal\|amm_master_qsys_pcie_hard_ip_0_altgx_internal_alt_c3gxb_oai8_component\|pll0\|auto_generated\|pll1\|clk\[1\] was found missing 1 generated clock that corresponds to a base clock with a period of: 10.000 " "Node: amm_master_inst\|pcie_hard_ip_0\|altgx_internal\|amm_master_qsys_pcie_hard_ip_0_altgx_internal_alt_c3gxb_oai8_component\|pll0\|auto_generated\|pll1\|clk\[1\] was found missing 1 generated clock that corresponds to a base clock with a period of: 10.000" {  } {  } 0 332056 "%1!s!" 0 0 "Quartus II" 0 -1 1415920995334 ""} { "Warning" "WSTA_GENERIC_WARNING" "Node: amm_master_inst\|pcie_hard_ip_0\|altgx_internal\|amm_master_qsys_pcie_hard_ip_0_altgx_internal_alt_c3gxb_oai8_component\|pll0\|auto_generated\|pll1\|clk\[2\] was found missing 1 generated clock that corresponds to a base clock with a period of: 10.000 " "Node: amm_master_inst\|pcie_hard_ip_0\|altgx_internal\|amm_master_qsys_pcie_hard_ip_0_altgx_internal_alt_c3gxb_oai8_component\|pll0\|auto_generated\|pll1\|clk\[2\] was found missing 1 generated clock that corresponds to a base clock with a period of: 10.000" {  } {  } 0 332056 "%1!s!" 0 0 "Quartus II" 0 -1 1415920995334 ""}  } {  } 0 332056 "%1!s!" 0 0 "Quartus II" 0 -1 1415920995334 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup 48.165 " "Worst-case setup slack is 48.165" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1415920995354 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1415920995354 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   48.165         0.000 altera_reserved_tck  " "   48.165         0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1415920995354 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1415920995354 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.167 " "Worst-case hold slack is 0.167" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1415920995372 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1415920995372 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.167         0.000 altera_reserved_tck  " "    0.167         0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1415920995372 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1415920995372 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery 49.212 " "Worst-case recovery slack is 49.212" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1415920995383 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1415920995383 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   49.212         0.000 altera_reserved_tck  " "   49.212         0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1415920995383 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1415920995383 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 0.530 " "Worst-case removal slack is 0.530" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1415920995399 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1415920995399 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.530         0.000 altera_reserved_tck  " "    0.530         0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1415920995399 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1415920995399 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 49.416 " "Worst-case minimum pulse width slack is 49.416" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1415920995414 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1415920995414 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   49.416         0.000 altera_reserved_tck  " "   49.416         0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1415920995414 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1415920995414 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Design is not fully constrained for setup requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Quartus II" 0 -1 1415920996736 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Design is not fully constrained for hold requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Quartus II" 0 -1 1415920996738 ""}
{ "Info" "IQEXE_ERROR_COUNT" "TimeQuest Timing Analyzer 0 s 26 s Quartus II 32-bit " "Quartus II 32-bit TimeQuest Timing Analyzer was successful. 0 errors, 26 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "519 " "Peak virtual memory: 519 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1415920997050 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Nov 13 18:23:17 2014 " "Processing ended: Thu Nov 13 18:23:17 2014" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1415920997050 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:11 " "Elapsed time: 00:00:11" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1415920997050 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:09 " "Total CPU time (on all processors): 00:00:09" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1415920997050 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1415920997050 ""}
