module RNG(output logic f);
	wire w;
	not(w, w);
endmodule : RNG