# Reading C:/intelFPGA_lite/18.0/modelsim_ase/tcl/vsim/pref.tcl
# do ece385lab5_run_msim_rtl_verilog.do
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Model Technology ModelSim - Intel FPGA Edition vmap 10.5b Lib Mapping Utility 2016.10 Oct  5 2016
# vmap work rtl_work 
# Copying C:/intelFPGA_lite/18.0/modelsim_ase/win32aloem/../modelsim.ini to modelsim.ini
# Modifying modelsim.ini
# 
# vlog -sv -work work +incdir+C:/Users/FZ/Downloads/ECE-385-Freddy/ECE-385-Freddy {C:/Users/FZ/Downloads/ECE-385-Freddy/ECE-385-Freddy/adder.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:35:35 on Feb 27,2020
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/FZ/Downloads/ECE-385-Freddy/ECE-385-Freddy" C:/Users/FZ/Downloads/ECE-385-Freddy/ECE-385-Freddy/adder.sv 
# -- Compiling module adder
# -- Compiling module full_adder
# -- Compiling module inverter
# 
# Top level modules:
# 	adder
# 	inverter
# End time: 16:35:36 on Feb 27,2020, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/FZ/Downloads/ECE-385-Freddy/ECE-385-Freddy {C:/Users/FZ/Downloads/ECE-385-Freddy/ECE-385-Freddy/shiftreg.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:35:36 on Feb 27,2020
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/FZ/Downloads/ECE-385-Freddy/ECE-385-Freddy" C:/Users/FZ/Downloads/ECE-385-Freddy/ECE-385-Freddy/shiftreg.sv 
# -- Compiling module shift_reg
# -- Compiling module bit_shift
# 
# Top level modules:
# 	shift_reg
# End time: 16:35:36 on Feb 27,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/FZ/Downloads/ECE-385-Freddy/ECE-385-Freddy {C:/Users/FZ/Downloads/ECE-385-Freddy/ECE-385-Freddy/control.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:35:36 on Feb 27,2020
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/FZ/Downloads/ECE-385-Freddy/ECE-385-Freddy" C:/Users/FZ/Downloads/ECE-385-Freddy/ECE-385-Freddy/control.sv 
# -- Compiling module control
# 
# Top level modules:
# 	control
# End time: 16:35:36 on Feb 27,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/FZ/Downloads/ECE-385-Freddy/ECE-385-Freddy {C:/Users/FZ/Downloads/ECE-385-Freddy/ECE-385-Freddy/HexDriver.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:35:36 on Feb 27,2020
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/FZ/Downloads/ECE-385-Freddy/ECE-385-Freddy" C:/Users/FZ/Downloads/ECE-385-Freddy/ECE-385-Freddy/HexDriver.sv 
# -- Compiling module HexDriver
# 
# Top level modules:
# 	HexDriver
# End time: 16:35:36 on Feb 27,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/FZ/Downloads/ECE-385-Freddy/ECE-385-Freddy {C:/Users/FZ/Downloads/ECE-385-Freddy/ECE-385-Freddy/synchronizer.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:35:37 on Feb 27,2020
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/FZ/Downloads/ECE-385-Freddy/ECE-385-Freddy" C:/Users/FZ/Downloads/ECE-385-Freddy/ECE-385-Freddy/synchronizer.sv 
# -- Compiling module sync
# -- Compiling module flipflop
# 
# Top level modules:
# 	sync
# 	flipflop
# End time: 16:35:37 on Feb 27,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/FZ/Downloads/ECE-385-Freddy/ECE-385-Freddy {C:/Users/FZ/Downloads/ECE-385-Freddy/ECE-385-Freddy/multiplier.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:35:37 on Feb 27,2020
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/FZ/Downloads/ECE-385-Freddy/ECE-385-Freddy" C:/Users/FZ/Downloads/ECE-385-Freddy/ECE-385-Freddy/multiplier.sv 
# -- Compiling module multiplier
# 
# Top level modules:
# 	multiplier
# End time: 16:35:37 on Feb 27,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/FZ/Downloads/ECE-385-Freddy/ECE-385-Freddy {C:/Users/FZ/Downloads/ECE-385-Freddy/ECE-385-Freddy/lab5_toplevel.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:35:37 on Feb 27,2020
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/FZ/Downloads/ECE-385-Freddy/ECE-385-Freddy" C:/Users/FZ/Downloads/ECE-385-Freddy/ECE-385-Freddy/lab5_toplevel.sv 
# -- Compiling module lab5_toplevel
# 
# Top level modules:
# 	lab5_toplevel
# End time: 16:35:37 on Feb 27,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vlog -sv -work work +incdir+C:/Users/FZ/Downloads/ECE-385-Freddy/ECE-385-Freddy {C:/Users/FZ/Downloads/ECE-385-Freddy/ECE-385-Freddy/testbench.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:35:37 on Feb 27,2020
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/FZ/Downloads/ECE-385-Freddy/ECE-385-Freddy" C:/Users/FZ/Downloads/ECE-385-Freddy/ECE-385-Freddy/testbench.sv 
# -- Compiling module testbench
# 
# Top level modules:
# 	testbench
# End time: 16:35:37 on Feb 27,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vsim -t 1ps -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L cycloneive_ver -L rtl_work -L work -voptargs="+acc"  testbench
# vsim -t 1ps -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L cycloneive_ver -L rtl_work -L work -voptargs=""+acc"" testbench 
# Start time: 16:35:37 on Feb 27,2020
# Loading sv_std.std
# Loading work.testbench
# Loading work.lab5_toplevel
# Loading work.control
# Loading work.multiplier
# Loading work.inverter
# Loading work.adder
# Loading work.full_adder
# Loading work.shift_reg
# Loading work.bit_shift
# Loading work.HexDriver
# Loading work.sync
# ** Warning: (vsim-3017) C:/Users/FZ/Downloads/ECE-385-Freddy/ECE-385-Freddy/lab5_toplevel.sv(30): [TFMPC] - Too few port connections. Expected 10, found 9.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/toplevel/ctrl File: C:/Users/FZ/Downloads/ECE-385-Freddy/ECE-385-Freddy/control.sv
# ** Warning: (vsim-3722) C:/Users/FZ/Downloads/ECE-385-Freddy/ECE-385-Freddy/lab5_toplevel.sv(30): [TFMPC] - Missing connection for port 'inA'.
# ** Warning: (vsim-3017) C:/Users/FZ/Downloads/ECE-385-Freddy/ECE-385-Freddy/lab5_toplevel.sv(40): [TFMPC] - Too few port connections. Expected 12, found 9.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/toplevel/multi File: C:/Users/FZ/Downloads/ECE-385-Freddy/ECE-385-Freddy/multiplier.sv
# ** Warning: (vsim-3722) C:/Users/FZ/Downloads/ECE-385-Freddy/ECE-385-Freddy/lab5_toplevel.sv(40): [TFMPC] - Missing connection for port 'LdB'.
# ** Warning: (vsim-3722) C:/Users/FZ/Downloads/ECE-385-Freddy/ECE-385-Freddy/lab5_toplevel.sv(40): [TFMPC] - Missing connection for port 'subbed'.
# ** Warning: (vsim-3722) C:/Users/FZ/Downloads/ECE-385-Freddy/ECE-385-Freddy/lab5_toplevel.sv(40): [TFMPC] - Missing connection for port 'added'.
# ** Warning: (vsim-3015) C:/Users/FZ/Downloads/ECE-385-Freddy/ECE-385-Freddy/multiplier.sv(15): [PCDPC] - Port size (1) does not match connection size (32) for port 'cin'. The port definition is at: C:/Users/FZ/Downloads/ECE-385-Freddy/ECE-385-Freddy/adder.sv(5).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/toplevel/multi/add File: C:/Users/FZ/Downloads/ECE-385-Freddy/ECE-385-Freddy/adder.sv
# ** Warning: (vsim-3015) C:/Users/FZ/Downloads/ECE-385-Freddy/ECE-385-Freddy/multiplier.sv(16): [PCDPC] - Port size (1) does not match connection size (32) for port 'cin'. The port definition is at: C:/Users/FZ/Downloads/ECE-385-Freddy/ECE-385-Freddy/adder.sv(5).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/toplevel/multi/sub File: C:/Users/FZ/Downloads/ECE-385-Freddy/ECE-385-Freddy/adder.sv
# ** Warning: (vsim-3017) C:/Users/FZ/Downloads/ECE-385-Freddy/ECE-385-Freddy/lab5_toplevel.sv(51): [TFMPC] - Too few port connections. Expected 10, found 9.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/toplevel/shift File: C:/Users/FZ/Downloads/ECE-385-Freddy/ECE-385-Freddy/shiftreg.sv
# ** Warning: (vsim-3722) C:/Users/FZ/Downloads/ECE-385-Freddy/ECE-385-Freddy/lab5_toplevel.sv(51): [TFMPC] - Missing connection for port 'shifted'.
# 
# add wave *
# view structure
# .main_pane.structure.interior.cs.body.struct
# view signals
# .main_pane.objects.interior.cs.body.tree
# run 1000 ns
# ** Warning: (vsim-8315) C:/Users/FZ/Downloads/ECE-385-Freddy/ECE-385-Freddy/control.sv(24): No condition is true in the unique/priority if/case statement.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/toplevel/ctrl
# End time: 16:37:02 on Feb 27,2020, Elapsed time: 0:01:25
# Errors: 0, Warnings: 11
