INFO: [Common 17-206] Exiting Vivado at Wed Mar 22 12:46:47 2017...
ibrary work (VERI-1482)
INFO: analyzing module bypass (VERI-9002)
INFO: Analyzing Verilog file "C:/Users/wanxing1/AppData/Local/Temp/VivadoEditorAssist1748988919091093136.tmp" into library work (VERI-1482)
INFO: analyzing module design_1_wrapper (VERI-9002)
