C:/Synopsys/fpga_E201103SP2/bin/synplify_premier.exe clock.prj -tcl clock_map.tcl 
C:/Synopsys/fpga_E201103SP2/bin/synplify_premier.exe -tcl D:/FPGALab/product/Lab4/Lab4_3/Project/clock_open_file.tcl 
C:/Synopsys/fpga_E201103SP2/bin/synplify_premier.exe -tcl D:/FPGALab/product/Lab4/Lab4_3/Project/clock_open_file.tcl 
xst -intstyle ise -ifn "D:/FPGALab/product/Lab4/Lab4_3/Project/clock.xst" -ofn "D:/FPGALab/product/Lab4/Lab4_3/Project/clock.syr" 
ngdbuild -intstyle ise -dd _ngo -nt timestamp -uc D:/FPGALab/product/Lab4/Lab4_3/Code/clock.ucf -p xc3s250e-tq144-5 clock.ngc clock.ngd  
xst -intstyle ise -ifn "D:/FPGALab/product/Lab4/Lab4_3/Project/clock.xst" -ofn "D:/FPGALab/product/Lab4/Lab4_3/Project/clock.syr" 
ngdbuild -intstyle ise -dd _ngo -nt timestamp -uc D:/FPGALab/product/Lab4/Lab4_3/Code/clock.ucf -p xc3s250e-tq144-5 clock.ngc clock.ngd  
ngdbuild -intstyle ise -dd _ngo -nt timestamp -uc D:/FPGALab/product/Lab4/Lab4_3/Code/clock.ucf -p xc3s250e-tq144-5 clock.ngc clock.ngd  
map -intstyle ise -p xc3s250e-tq144-5 -cm area -ir off -pr off -c 100 -o clock_map.ncd clock.ngd clock.pcf 
par -w -intstyle ise -ol high -t 1 clock_map.ncd clock.ncd clock.pcf 
trce -intstyle ise -v 3 -s 5 -n 3 -fastpaths -xml clock.twx clock.ncd -o clock.twr clock.pcf 
bitgen -intstyle ise -f clock.ut clock.ncd 
xst -intstyle ise -ifn "D:/FPGALab/product/Lab4/Lab4_3/Project/clock.xst" -ofn "D:/FPGALab/product/Lab4/Lab4_3/Project/clock.syr" 
ngdbuild -intstyle ise -dd _ngo -nt timestamp -uc D:/FPGALab/product/Lab4/Lab4_3/Code/clock.ucf -p xc3s250e-tq144-5 clock.ngc clock.ngd  
map -intstyle ise -p xc3s250e-tq144-5 -cm area -ir off -pr off -c 100 -o clock_map.ncd clock.ngd clock.pcf 
par -w -intstyle ise -ol high -t 1 clock_map.ncd clock.ncd clock.pcf 
trce -intstyle ise -v 3 -s 5 -n 3 -fastpaths -xml clock.twx clock.ncd -o clock.twr clock.pcf 
bitgen -intstyle ise -f clock.ut clock.ncd 
bitgen -intstyle ise -f clock.ut clock.ncd 
xst -intstyle ise -ifn "D:/FPGALab/product/Lab4/Lab4_3/Project/clock.xst" -ofn "D:/FPGALab/product/Lab4/Lab4_3/Project/clock.syr" 
ngdbuild -intstyle ise -dd _ngo -nt timestamp -uc D:/FPGALab/product/Lab4/Lab4_3/Code/clock.ucf -p xc3s250e-tq144-5 clock.ngc clock.ngd  
map -intstyle ise -p xc3s250e-tq144-5 -cm area -ir off -pr off -c 100 -o clock_map.ncd clock.ngd clock.pcf 
par -w -intstyle ise -ol high -t 1 clock_map.ncd clock.ncd clock.pcf 
trce -intstyle ise -v 3 -s 5 -n 3 -fastpaths -xml clock.twx clock.ncd -o clock.twr clock.pcf 
bitgen -intstyle ise -f clock.ut clock.ncd 
