{
  "Top": "depthwise",
  "RtlTop": "depthwise",
  "RtlPrefix": "",
  "RtlSubPrefix": "depthwise_",
  "SourceLanguage": "cpp",
  "HostMachineBits": "64",
  "FunctionProtocol": "ap_ctrl_hs",
  "ResetStyle": "control",
  "Target": {
    "Family": "zynq",
    "Device": "xc7z020",
    "Package": "-clg400",
    "Speed": "-1",
    "Triple": "fpga64-xilinx-none"
  },
  "Args": {
    "strm_in": {
      "index": "0",
      "direction": "in",
      "srcType": "stream<hls::axis<ap_int<32>, 0, 0, 0>, 0>&",
      "srcSize": "96",
      "hwRefs": [{
          "type": "interface",
          "interface": "strm_in",
          "name": "",
          "usage": "data",
          "direction": "in"
        }]
    },
    "strm_out": {
      "index": "1",
      "direction": "out",
      "srcType": "stream<hls::axis<ap_int<32>, 0, 0, 0>, 0>&",
      "srcSize": "96",
      "hwRefs": [{
          "type": "interface",
          "interface": "strm_out",
          "name": "",
          "usage": "data",
          "direction": "out"
        }]
    },
    "kernelN": {
      "index": "2",
      "direction": "in",
      "srcType": "int",
      "srcSize": "32",
      "hwRefs": [{
          "type": "port",
          "interface": "kernelN",
          "name": "kernelN",
          "usage": "data",
          "direction": "in"
        }]
    },
    "kernelSize": {
      "index": "3",
      "direction": "in",
      "srcType": "int",
      "srcSize": "32",
      "hwRefs": [{
          "type": "port",
          "interface": "kernelSize",
          "name": "kernelSize",
          "usage": "data",
          "direction": "in"
        }]
    },
    "mapSizeX": {
      "index": "4",
      "direction": "in",
      "srcType": "int",
      "srcSize": "32",
      "hwRefs": [{
          "type": "port",
          "interface": "mapSizeX",
          "name": "mapSizeX",
          "usage": "data",
          "direction": "in"
        }]
    },
    "mapSizeY": {
      "index": "5",
      "direction": "in",
      "srcType": "int",
      "srcSize": "32",
      "hwRefs": [{
          "type": "port",
          "interface": "mapSizeY",
          "name": "mapSizeY",
          "usage": "data",
          "direction": "in"
        }]
    },
    "relu": {
      "index": "6",
      "direction": "in",
      "srcType": "bool",
      "srcSize": "1",
      "hwRefs": [{
          "type": "port",
          "interface": "relu",
          "name": "relu",
          "usage": "data",
          "direction": "in"
        }]
    }
  },
  "HlsSolution": {
    "FlowTarget": "vivado",
    "DirectiveTcl": [
      "set_directive_top depthwise -name depthwise",
      "set_directive_top depthwise -name depthwise"
    ],
    "ProfileOption": "0",
    "ProfileType": "none",
    "KernelName": "depthwise"
  },
  "ClockInfo": {
    "ClockName": "ap_clk",
    "ClockPeriod": "10",
    "Uncertainty": "2.7",
    "IsCombinational": "0",
    "II": "x",
    "Latency": "10597"
  },
  "Xdc": {"OocClocks": ["create_clock -name ap_clk -period 10.000 [get_ports ap_clk]"]},
  "Ipx": {
    "Vendor": "xilinx.com",
    "Library": "hls",
    "Name": "depthwise",
    "Version": "1.0",
    "DisplayName": "Depthwise",
    "Revision": "",
    "Description": "An IP generated by Vitis HLS",
    "Taxonomy": "\/VITIS_HLS_IP",
    "AutoFamilySupport": "",
    "ZipFile": "xilinx_com_hls_depthwise_1_0.zip"
  },
  "Files": {
    "CSource": ["..\/..\/..\/Sources\/depthwise\/depthwise.cpp"],
    "Vhdl": [
      "impl\/vhdl\/depthwise_ama_addmuladd_18ns_2ns_18s_18ns_18_4_1.vhd",
      "impl\/vhdl\/depthwise_featureMap_V.vhd",
      "impl\/vhdl\/depthwise_filter_V.vhd",
      "impl\/vhdl\/depthwise_mac_muladd_4s_4s_8ns_8_4_1.vhd",
      "impl\/vhdl\/depthwise_mul_2ns_18s_18_1_1.vhd",
      "impl\/vhdl\/depthwise_mul_32s_32s_32_2_1.vhd",
      "impl\/vhdl\/depthwise_regslice_both.vhd",
      "impl\/vhdl\/depthwise.vhd"
    ],
    "Verilog": [
      "impl\/verilog\/depthwise_ama_addmuladd_18ns_2ns_18s_18ns_18_4_1.v",
      "impl\/verilog\/depthwise_featureMap_V.v",
      "impl\/verilog\/depthwise_filter_V.v",
      "impl\/verilog\/depthwise_mac_muladd_4s_4s_8ns_8_4_1.v",
      "impl\/verilog\/depthwise_mul_2ns_18s_18_1_1.v",
      "impl\/verilog\/depthwise_mul_32s_32s_32_2_1.v",
      "impl\/verilog\/depthwise_regslice_both.v",
      "impl\/verilog\/depthwise.v"
    ],
    "IpMisc": ["impl\/misc\/logo.png"],
    "DesignXml": ".autopilot\/db\/depthwise.design.xml",
    "DebugDir": ".debug",
    "ProtoInst": ["\/media\/miguel\/NewVolume\/Linux\/Thesis\/Hardware\/VitisHLS\/HLSConvEngine\/depthwise\/depthwise\/solution\/.debug\/depthwise.protoinst"]
  },
  "SubcoreInfo": {
    "HasXpmMemory": false,
    "HasClockedDsp": false,
    "Ip": []
  },
  "Interfaces": {
    "ap_clk": {
      "type": "clock",
      "busTypeName": "clock",
      "mode": "slave",
      "busParams": {
        "ASSOCIATED_BUSIF": "strm_in:strm_out",
        "ASSOCIATED_RESET": "ap_rst_n"
      },
      "portMap": {"ap_clk": "CLK"},
      "ports": ["ap_clk"]
    },
    "ap_ctrl": {
      "type": "ap_ctrl",
      "busTypeName": "acc_handshake",
      "mode": "slave",
      "portMap": {
        "ap_start": "start",
        "ap_done": "done",
        "ap_idle": "idle",
        "ap_ready": "ready"
      },
      "ports": [
        "ap_done",
        "ap_idle",
        "ap_ready",
        "ap_start"
      ]
    },
    "ap_rst_n": {
      "type": "reset",
      "busTypeName": "reset",
      "mode": "slave",
      "busParams": {"POLARITY": "ACTIVE_LOW"},
      "portMap": {"ap_rst_n": "RST"},
      "ports": ["ap_rst_n"]
    },
    "kernelN": {
      "type": "data",
      "busTypeName": "data",
      "mode": "slave",
      "dataWidth": "32",
      "portMap": {"kernelN": "DATA"},
      "ports": ["kernelN"],
      "constraints": [{
          "constraint_type": "pragma interface",
          "mode": "ap_none",
          "register_option": "0",
          "argName": "kernelN"
        }]
    },
    "kernelSize": {
      "type": "data",
      "busTypeName": "data",
      "mode": "slave",
      "dataWidth": "32",
      "portMap": {"kernelSize": "DATA"},
      "ports": ["kernelSize"],
      "constraints": [{
          "constraint_type": "pragma interface",
          "mode": "ap_none",
          "register_option": "0",
          "argName": "kernelSize"
        }]
    },
    "mapSizeX": {
      "type": "data",
      "busTypeName": "data",
      "mode": "slave",
      "dataWidth": "32",
      "portMap": {"mapSizeX": "DATA"},
      "ports": ["mapSizeX"],
      "constraints": [{
          "constraint_type": "pragma interface",
          "mode": "ap_none",
          "register_option": "0",
          "argName": "mapSizeX"
        }]
    },
    "mapSizeY": {
      "type": "data",
      "busTypeName": "data",
      "mode": "slave",
      "dataWidth": "32",
      "portMap": {"mapSizeY": "DATA"},
      "ports": ["mapSizeY"],
      "constraints": [{
          "constraint_type": "pragma interface",
          "mode": "ap_none",
          "register_option": "0",
          "argName": "mapSizeY"
        }]
    },
    "relu": {
      "type": "data",
      "busTypeName": "data",
      "mode": "slave",
      "dataWidth": "1",
      "portMap": {"relu": "DATA"},
      "ports": ["relu"],
      "constraints": [{
          "constraint_type": "pragma interface",
          "mode": "ap_none",
          "register_option": "0",
          "argName": "relu"
        }]
    },
    "strm_in": {
      "type": "axi4stream",
      "busTypeName": "axis",
      "mode": "slave",
      "dataWidth": "32",
      "portPrefix": "strm_in_",
      "ports": [
        "strm_in_TDATA",
        "strm_in_TKEEP",
        "strm_in_TLAST",
        "strm_in_TREADY",
        "strm_in_TSTRB",
        "strm_in_TVALID"
      ],
      "constraints": [{
          "constraint_type": "pragma interface",
          "mode": "axis",
          "register_option": "0",
          "register_mode": "both",
          "argName": "strm_in"
        }]
    },
    "strm_out": {
      "type": "axi4stream",
      "busTypeName": "axis",
      "mode": "master",
      "dataWidth": "32",
      "portPrefix": "strm_out_",
      "ports": [
        "strm_out_TDATA",
        "strm_out_TKEEP",
        "strm_out_TLAST",
        "strm_out_TREADY",
        "strm_out_TSTRB",
        "strm_out_TVALID"
      ],
      "constraints": [{
          "constraint_type": "pragma interface",
          "mode": "axis",
          "register_option": "0",
          "register_mode": "both",
          "argName": "strm_out"
        }]
    }
  },
  "RtlPorts": {
    "ap_clk": {
      "dir": "in",
      "width": "1"
    },
    "ap_rst_n": {
      "dir": "in",
      "width": "1"
    },
    "ap_start": {
      "dir": "in",
      "width": "1"
    },
    "ap_done": {
      "dir": "out",
      "width": "1"
    },
    "ap_idle": {
      "dir": "out",
      "width": "1"
    },
    "ap_ready": {
      "dir": "out",
      "width": "1"
    },
    "strm_in_TDATA": {
      "dir": "in",
      "width": "32"
    },
    "strm_in_TVALID": {
      "dir": "in",
      "width": "1"
    },
    "strm_in_TREADY": {
      "dir": "out",
      "width": "1"
    },
    "strm_in_TLAST": {
      "dir": "in",
      "width": "1",
      "isVector": "true"
    },
    "strm_in_TKEEP": {
      "dir": "in",
      "width": "4"
    },
    "strm_in_TSTRB": {
      "dir": "in",
      "width": "4"
    },
    "strm_out_TDATA": {
      "dir": "out",
      "width": "32"
    },
    "strm_out_TVALID": {
      "dir": "out",
      "width": "1"
    },
    "strm_out_TREADY": {
      "dir": "in",
      "width": "1"
    },
    "strm_out_TLAST": {
      "dir": "out",
      "width": "1",
      "isVector": "true"
    },
    "strm_out_TKEEP": {
      "dir": "out",
      "width": "4"
    },
    "strm_out_TSTRB": {
      "dir": "out",
      "width": "4"
    },
    "kernelN": {
      "dir": "in",
      "width": "32"
    },
    "kernelSize": {
      "dir": "in",
      "width": "32"
    },
    "mapSizeX": {
      "dir": "in",
      "width": "32"
    },
    "mapSizeY": {
      "dir": "in",
      "width": "32"
    },
    "relu": {
      "dir": "in",
      "width": "1"
    }
  },
  "ModuleInfo": {
    "Hierarchy": {"ModuleName": "depthwise"},
    "Info": {"depthwise": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "0",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      }},
    "Metrics": {"depthwise": {
        "Latency": {
          "LatencyBest": "10597",
          "LatencyAvg": "10597",
          "LatencyWorst": "10597",
          "PipelineII": "10598",
          "PipelineDepth": "",
          "PipelineType": "none"
        },
        "Timing": {
          "Target": "10.00",
          "Uncertainty": "2.70",
          "Estimate": "7.216"
        },
        "Loops": [
          {
            "Name": "SaveDWKernelNLOOP_SaveDWKernelYLOOP_SaveDWKernelXLOOP",
            "TripCount": "27",
            "Latency": "28",
            "PipelineII": "1",
            "PipelineDepth": "3"
          },
          {
            "Name": "SaveMapYLOOP",
            "TripCount": "3",
            "Latency": "126",
            "PipelineII": "",
            "PipelineDepth": "42",
            "Loops": [{
                "Name": "SaveMapXLOOP",
                "TripCount": "5",
                "Latency": "40",
                "PipelineII": "",
                "PipelineDepth": "8",
                "Loops": [{
                    "Name": "SaveMapNLOOP",
                    "TripCount": "3",
                    "Latency": "5",
                    "PipelineII": "1",
                    "PipelineDepth": "4"
                  }]
              }]
          },
          {
            "Name": "DWOutYLOOP",
            "TripCount": "17",
            "Latency": "10438",
            "PipelineII": "",
            "PipelineDepth": "614",
            "Loops": [{
                "Name": "DWOutXLOOP",
                "TripCount": "17",
                "Latency": "612",
                "PipelineII": "",
                "PipelineDepth": "36",
                "Loops": [{
                    "Name": "DWChannelLOOP",
                    "TripCount": "3",
                    "Latency": "33",
                    "PipelineII": "9",
                    "PipelineDepth": "16"
                  }]
              }]
          }
        ],
        "Area": {
          "BRAM_18K": "68",
          "AVAIL_BRAM": "280",
          "UTIL_BRAM": "24",
          "DSP": "11",
          "AVAIL_DSP": "220",
          "UTIL_DSP": "5",
          "FF": "3767",
          "AVAIL_FF": "106400",
          "UTIL_FF": "3",
          "LUT": "3493",
          "AVAIL_LUT": "53200",
          "UTIL_LUT": "6",
          "URAM": "0",
          "AVAIL_URAM": "0",
          "UTIL_URAM": "0"
        }
      }}
  },
  "GenerateBdFiles": "1",
  "GenData": {
    "DataVersion": "0.2",
    "Time": "2022-06-23 14:56:45 WEST",
    "ToolName": "vivado_hls",
    "ToolVersion": "2020.2"
  }
}
