#! /usr/local/bin/vvp
:ivl_version "13.0 (devel)" "(s20221226-331-g77d7f0b8f)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "/usr/local/lib/ivl/system.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_sys.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_textio.vpi";
:vpi_module "/usr/local/lib/ivl/v2005_math.vpi";
:vpi_module "/usr/local/lib/ivl/va_math.vpi";
:vpi_module "/usr/local/lib/ivl/v2009.vpi";
S_0x1fedab0 .scope package, "$unit" "$unit" 2 1;
 .timescale 0 0;
S_0x1fedc40 .scope module, "tb" "tb" 3 84;
 .timescale -12 -12;
L_0x1fe02d0 .functor NOT 1, L_0x203cbb0, C4<0>, C4<0>, C4<0>;
L_0x203c990 .functor XOR 2, L_0x203c830, L_0x203c8f0, C4<00>, C4<00>;
L_0x203caa0 .functor XOR 2, L_0x203c990, L_0x203ca00, C4<00>, C4<00>;
v0x2038020_0 .net *"_ivl_10", 1 0, L_0x203ca00;  1 drivers
v0x2038120_0 .net *"_ivl_12", 1 0, L_0x203caa0;  1 drivers
v0x2038200_0 .net *"_ivl_2", 1 0, L_0x203b3e0;  1 drivers
v0x20382c0_0 .net *"_ivl_4", 1 0, L_0x203c830;  1 drivers
v0x20383a0_0 .net *"_ivl_6", 1 0, L_0x203c8f0;  1 drivers
v0x20384d0_0 .net *"_ivl_8", 1 0, L_0x203c990;  1 drivers
v0x20385b0_0 .net "a", 0 0, v0x2034eb0_0;  1 drivers
v0x2038650_0 .net "b", 0 0, v0x2034f50_0;  1 drivers
v0x20386f0_0 .net "c", 0 0, v0x2034ff0_0;  1 drivers
v0x2038790_0 .var "clk", 0 0;
v0x2038830_0 .net "d", 0 0, v0x2035130_0;  1 drivers
v0x20388d0_0 .net "out_pos_dut", 0 0, L_0x203c590;  1 drivers
v0x2038970_0 .net "out_pos_ref", 0 0, L_0x2039ea0;  1 drivers
v0x2038a10_0 .net "out_sop_dut", 0 0, L_0x203af30;  1 drivers
v0x2038ab0_0 .net "out_sop_ref", 0 0, L_0x200f660;  1 drivers
v0x2038b50_0 .var/2u "stats1", 223 0;
v0x2038bf0_0 .var/2u "strobe", 0 0;
v0x2038c90_0 .net "tb_match", 0 0, L_0x203cbb0;  1 drivers
v0x2038d60_0 .net "tb_mismatch", 0 0, L_0x1fe02d0;  1 drivers
v0x2038e00_0 .net "wavedrom_enable", 0 0, v0x2035400_0;  1 drivers
v0x2038ed0_0 .net "wavedrom_title", 511 0, v0x20354a0_0;  1 drivers
L_0x203b3e0 .concat [ 1 1 0 0], L_0x2039ea0, L_0x200f660;
L_0x203c830 .concat [ 1 1 0 0], L_0x2039ea0, L_0x200f660;
L_0x203c8f0 .concat [ 1 1 0 0], L_0x203c590, L_0x203af30;
L_0x203ca00 .concat [ 1 1 0 0], L_0x2039ea0, L_0x200f660;
L_0x203cbb0 .cmp/eeq 2, L_0x203b3e0, L_0x203caa0;
S_0x1feddd0 .scope module, "good1" "reference_module" 3 133, 3 4 0, S_0x1fedc40;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "c";
    .port_info 3 /INPUT 1 "d";
    .port_info 4 /OUTPUT 1 "out_sop";
    .port_info 5 /OUTPUT 1 "out_pos";
L_0x1fe06b0 .functor AND 1, v0x2034ff0_0, v0x2035130_0, C4<1>, C4<1>;
L_0x1fe0a90 .functor NOT 1, v0x2034eb0_0, C4<0>, C4<0>, C4<0>;
L_0x1fe0e70 .functor NOT 1, v0x2034f50_0, C4<0>, C4<0>, C4<0>;
L_0x1fe10f0 .functor AND 1, L_0x1fe0a90, L_0x1fe0e70, C4<1>, C4<1>;
L_0x1ff86d0 .functor AND 1, L_0x1fe10f0, v0x2034ff0_0, C4<1>, C4<1>;
L_0x200f660 .functor OR 1, L_0x1fe06b0, L_0x1ff86d0, C4<0>, C4<0>;
L_0x2039320 .functor NOT 1, v0x2034f50_0, C4<0>, C4<0>, C4<0>;
L_0x2039390 .functor OR 1, L_0x2039320, v0x2035130_0, C4<0>, C4<0>;
L_0x20394a0 .functor AND 1, v0x2034ff0_0, L_0x2039390, C4<1>, C4<1>;
L_0x2039560 .functor NOT 1, v0x2034eb0_0, C4<0>, C4<0>, C4<0>;
L_0x2039630 .functor OR 1, L_0x2039560, v0x2034f50_0, C4<0>, C4<0>;
L_0x20396a0 .functor AND 1, L_0x20394a0, L_0x2039630, C4<1>, C4<1>;
L_0x2039820 .functor NOT 1, v0x2034f50_0, C4<0>, C4<0>, C4<0>;
L_0x2039890 .functor OR 1, L_0x2039820, v0x2035130_0, C4<0>, C4<0>;
L_0x20397b0 .functor AND 1, v0x2034ff0_0, L_0x2039890, C4<1>, C4<1>;
L_0x2039a20 .functor NOT 1, v0x2034eb0_0, C4<0>, C4<0>, C4<0>;
L_0x2039b20 .functor OR 1, L_0x2039a20, v0x2035130_0, C4<0>, C4<0>;
L_0x2039be0 .functor AND 1, L_0x20397b0, L_0x2039b20, C4<1>, C4<1>;
L_0x2039d90 .functor XNOR 1, L_0x20396a0, L_0x2039be0, C4<0>, C4<0>;
v0x1fdfc00_0 .net *"_ivl_0", 0 0, L_0x1fe06b0;  1 drivers
v0x1fe0000_0 .net *"_ivl_12", 0 0, L_0x2039320;  1 drivers
v0x1fe03e0_0 .net *"_ivl_14", 0 0, L_0x2039390;  1 drivers
v0x1fe07c0_0 .net *"_ivl_16", 0 0, L_0x20394a0;  1 drivers
v0x1fe0ba0_0 .net *"_ivl_18", 0 0, L_0x2039560;  1 drivers
v0x1fe0f80_0 .net *"_ivl_2", 0 0, L_0x1fe0a90;  1 drivers
v0x1fe1200_0 .net *"_ivl_20", 0 0, L_0x2039630;  1 drivers
v0x2033420_0 .net *"_ivl_24", 0 0, L_0x2039820;  1 drivers
v0x2033500_0 .net *"_ivl_26", 0 0, L_0x2039890;  1 drivers
v0x20335e0_0 .net *"_ivl_28", 0 0, L_0x20397b0;  1 drivers
v0x20336c0_0 .net *"_ivl_30", 0 0, L_0x2039a20;  1 drivers
v0x20337a0_0 .net *"_ivl_32", 0 0, L_0x2039b20;  1 drivers
v0x2033880_0 .net *"_ivl_36", 0 0, L_0x2039d90;  1 drivers
L_0x7fb9e1d43018 .functor BUFT 1, C4<x>, C4<0>, C4<0>, C4<0>;
v0x2033940_0 .net *"_ivl_38", 0 0, L_0x7fb9e1d43018;  1 drivers
v0x2033a20_0 .net *"_ivl_4", 0 0, L_0x1fe0e70;  1 drivers
v0x2033b00_0 .net *"_ivl_6", 0 0, L_0x1fe10f0;  1 drivers
v0x2033be0_0 .net *"_ivl_8", 0 0, L_0x1ff86d0;  1 drivers
v0x2033cc0_0 .net "a", 0 0, v0x2034eb0_0;  alias, 1 drivers
v0x2033d80_0 .net "b", 0 0, v0x2034f50_0;  alias, 1 drivers
v0x2033e40_0 .net "c", 0 0, v0x2034ff0_0;  alias, 1 drivers
v0x2033f00_0 .net "d", 0 0, v0x2035130_0;  alias, 1 drivers
v0x2033fc0_0 .net "out_pos", 0 0, L_0x2039ea0;  alias, 1 drivers
v0x2034080_0 .net "out_sop", 0 0, L_0x200f660;  alias, 1 drivers
v0x2034140_0 .net "pos0", 0 0, L_0x20396a0;  1 drivers
v0x2034200_0 .net "pos1", 0 0, L_0x2039be0;  1 drivers
L_0x2039ea0 .functor MUXZ 1, L_0x7fb9e1d43018, L_0x20396a0, L_0x2039d90, C4<>;
S_0x2034380 .scope module, "stim1" "stimulus_gen" 3 126, 3 22 0, S_0x1fedc40;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /OUTPUT 1 "a";
    .port_info 2 /OUTPUT 1 "b";
    .port_info 3 /OUTPUT 1 "c";
    .port_info 4 /OUTPUT 1 "d";
    .port_info 5 /OUTPUT 512 "wavedrom_title";
    .port_info 6 /OUTPUT 1 "wavedrom_enable";
    .port_info 7 /INPUT 1 "tb_match";
v0x2034eb0_0 .var "a", 0 0;
v0x2034f50_0 .var "b", 0 0;
v0x2034ff0_0 .var "c", 0 0;
v0x2035090_0 .net "clk", 0 0, v0x2038790_0;  1 drivers
v0x2035130_0 .var "d", 0 0;
v0x2035220_0 .var/2u "fail", 0 0;
v0x20352c0_0 .var/2u "fail1", 0 0;
v0x2035360_0 .net "tb_match", 0 0, L_0x203cbb0;  alias, 1 drivers
v0x2035400_0 .var "wavedrom_enable", 0 0;
v0x20354a0_0 .var "wavedrom_title", 511 0;
E_0x1fec420/0 .event negedge, v0x2035090_0;
E_0x1fec420/1 .event posedge, v0x2035090_0;
E_0x1fec420 .event/or E_0x1fec420/0, E_0x1fec420/1;
S_0x20346b0 .scope begin, "$ivl_for_loop0" "$ivl_for_loop0" 3 68, 3 68 0, S_0x2034380;
 .timescale -12 -12;
v0x20348f0_0 .var/2s "i", 31 0;
E_0x1fec2c0 .event posedge, v0x2035090_0;
S_0x20349f0 .scope task, "wavedrom_start" "wavedrom_start" 3 34, 3 34 0, S_0x2034380;
 .timescale -12 -12;
v0x2034bf0_0 .var "title", 511 0;
TD_tb.stim1.wavedrom_start ;
    %end;
S_0x2034cd0 .scope task, "wavedrom_stop" "wavedrom_stop" 3 37, 3 37 0, S_0x2034380;
 .timescale -12 -12;
TD_tb.stim1.wavedrom_stop ;
    %delay 1, 0;
    %end;
S_0x2035680 .scope module, "top_module1" "top_module" 3 141, 4 1 0, S_0x1fedc40;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "c";
    .port_info 3 /INPUT 1 "d";
    .port_info 4 /OUTPUT 1 "out_sop";
    .port_info 5 /OUTPUT 1 "out_pos";
L_0x203a050 .functor NOT 1, v0x2034eb0_0, C4<0>, C4<0>, C4<0>;
L_0x203a0e0 .functor AND 1, L_0x203a050, v0x2034f50_0, C4<1>, C4<1>;
L_0x203a2d0 .functor NOT 1, v0x2034ff0_0, C4<0>, C4<0>, C4<0>;
L_0x203a450 .functor AND 1, L_0x203a0e0, L_0x203a2d0, C4<1>, C4<1>;
L_0x203a590 .functor AND 1, L_0x203a450, v0x2035130_0, C4<1>, C4<1>;
L_0x203a760 .functor AND 1, v0x2034eb0_0, v0x2034f50_0, C4<1>, C4<1>;
L_0x203a920 .functor AND 1, L_0x203a760, v0x2034ff0_0, C4<1>, C4<1>;
L_0x203a9e0 .functor NOT 1, v0x2035130_0, C4<0>, C4<0>, C4<0>;
L_0x203aaa0 .functor AND 1, L_0x203a920, L_0x203a9e0, C4<1>, C4<1>;
L_0x203abb0 .functor OR 1, L_0x203a590, L_0x203aaa0, C4<0>, C4<0>;
L_0x203ad20 .functor AND 1, v0x2034eb0_0, v0x2034f50_0, C4<1>, C4<1>;
L_0x203ad90 .functor AND 1, L_0x203ad20, v0x2034ff0_0, C4<1>, C4<1>;
L_0x203ae70 .functor AND 1, L_0x203ad90, v0x2035130_0, C4<1>, C4<1>;
L_0x203af30 .functor OR 1, L_0x203abb0, L_0x203ae70, C4<0>, C4<0>;
L_0x203ae00 .functor OR 1, v0x2034eb0_0, v0x2034f50_0, C4<0>, C4<0>;
L_0x203b110 .functor OR 1, L_0x203ae00, v0x2034ff0_0, C4<0>, C4<0>;
L_0x203b260 .functor NOT 1, v0x2035130_0, C4<0>, C4<0>, C4<0>;
L_0x203b2d0 .functor OR 1, L_0x203b110, L_0x203b260, C4<0>, C4<0>;
L_0x203b480 .functor OR 1, v0x2034eb0_0, v0x2034f50_0, C4<0>, C4<0>;
L_0x203b4f0 .functor NOT 1, v0x2034ff0_0, C4<0>, C4<0>, C4<0>;
L_0x203b610 .functor OR 1, L_0x203b480, L_0x203b4f0, C4<0>, C4<0>;
L_0x203b720 .functor OR 1, L_0x203b610, v0x2035130_0, C4<0>, C4<0>;
L_0x203b8a0 .functor AND 1, L_0x203b2d0, L_0x203b720, C4<1>, C4<1>;
L_0x203b9b0 .functor NOT 1, v0x2034f50_0, C4<0>, C4<0>, C4<0>;
L_0x203baf0 .functor OR 1, v0x2034eb0_0, L_0x203b9b0, C4<0>, C4<0>;
L_0x203bbb0 .functor OR 1, L_0x203baf0, v0x2034ff0_0, C4<0>, C4<0>;
L_0x203bd50 .functor OR 1, L_0x203bbb0, v0x2035130_0, C4<0>, C4<0>;
L_0x203be10 .functor AND 1, L_0x203b8a0, L_0x203bd50, C4<1>, C4<1>;
L_0x203c010 .functor NOT 1, v0x2034eb0_0, C4<0>, C4<0>, C4<0>;
L_0x203c080 .functor NOT 1, v0x2034f50_0, C4<0>, C4<0>, C4<0>;
L_0x203c1f0 .functor OR 1, L_0x203c010, L_0x203c080, C4<0>, C4<0>;
L_0x203c300 .functor OR 1, L_0x203c1f0, v0x2034ff0_0, C4<0>, C4<0>;
L_0x203c4d0 .functor OR 1, L_0x203c300, v0x2035130_0, C4<0>, C4<0>;
L_0x203c590 .functor AND 1, L_0x203be10, L_0x203c4d0, C4<1>, C4<1>;
v0x2035840_0 .net *"_ivl_0", 0 0, L_0x203a050;  1 drivers
v0x2035920_0 .net *"_ivl_10", 0 0, L_0x203a760;  1 drivers
v0x2035a00_0 .net *"_ivl_12", 0 0, L_0x203a920;  1 drivers
v0x2035af0_0 .net *"_ivl_14", 0 0, L_0x203a9e0;  1 drivers
v0x2035bd0_0 .net *"_ivl_16", 0 0, L_0x203aaa0;  1 drivers
v0x2035d00_0 .net *"_ivl_18", 0 0, L_0x203abb0;  1 drivers
v0x2035de0_0 .net *"_ivl_2", 0 0, L_0x203a0e0;  1 drivers
v0x2035ec0_0 .net *"_ivl_20", 0 0, L_0x203ad20;  1 drivers
v0x2035fa0_0 .net *"_ivl_22", 0 0, L_0x203ad90;  1 drivers
v0x2036110_0 .net *"_ivl_24", 0 0, L_0x203ae70;  1 drivers
v0x20361f0_0 .net *"_ivl_28", 0 0, L_0x203ae00;  1 drivers
v0x20362d0_0 .net *"_ivl_30", 0 0, L_0x203b110;  1 drivers
v0x20363b0_0 .net *"_ivl_32", 0 0, L_0x203b260;  1 drivers
v0x2036490_0 .net *"_ivl_34", 0 0, L_0x203b2d0;  1 drivers
v0x2036570_0 .net *"_ivl_36", 0 0, L_0x203b480;  1 drivers
v0x2036650_0 .net *"_ivl_38", 0 0, L_0x203b4f0;  1 drivers
v0x2036730_0 .net *"_ivl_4", 0 0, L_0x203a2d0;  1 drivers
v0x2036920_0 .net *"_ivl_40", 0 0, L_0x203b610;  1 drivers
v0x2036a00_0 .net *"_ivl_42", 0 0, L_0x203b720;  1 drivers
v0x2036ae0_0 .net *"_ivl_44", 0 0, L_0x203b8a0;  1 drivers
v0x2036bc0_0 .net *"_ivl_46", 0 0, L_0x203b9b0;  1 drivers
v0x2036ca0_0 .net *"_ivl_48", 0 0, L_0x203baf0;  1 drivers
v0x2036d80_0 .net *"_ivl_50", 0 0, L_0x203bbb0;  1 drivers
v0x2036e60_0 .net *"_ivl_52", 0 0, L_0x203bd50;  1 drivers
v0x2036f40_0 .net *"_ivl_54", 0 0, L_0x203be10;  1 drivers
v0x2037020_0 .net *"_ivl_56", 0 0, L_0x203c010;  1 drivers
v0x2037100_0 .net *"_ivl_58", 0 0, L_0x203c080;  1 drivers
v0x20371e0_0 .net *"_ivl_6", 0 0, L_0x203a450;  1 drivers
v0x20372c0_0 .net *"_ivl_60", 0 0, L_0x203c1f0;  1 drivers
v0x20373a0_0 .net *"_ivl_62", 0 0, L_0x203c300;  1 drivers
v0x2037480_0 .net *"_ivl_64", 0 0, L_0x203c4d0;  1 drivers
v0x2037560_0 .net *"_ivl_8", 0 0, L_0x203a590;  1 drivers
v0x2037640_0 .net "a", 0 0, v0x2034eb0_0;  alias, 1 drivers
v0x20378f0_0 .net "b", 0 0, v0x2034f50_0;  alias, 1 drivers
v0x20379e0_0 .net "c", 0 0, v0x2034ff0_0;  alias, 1 drivers
v0x2037ad0_0 .net "d", 0 0, v0x2035130_0;  alias, 1 drivers
v0x2037bc0_0 .net "out_pos", 0 0, L_0x203c590;  alias, 1 drivers
v0x2037c80_0 .net "out_sop", 0 0, L_0x203af30;  alias, 1 drivers
S_0x2037e00 .scope task, "wait_for_end_of_timestep" "wait_for_end_of_timestep" 3 151, 3 151 0, S_0x1fedc40;
 .timescale -12 -12;
E_0x1fd59f0 .event anyedge, v0x2038bf0_0;
TD_tb.wait_for_end_of_timestep ;
    %pushi/vec4 5, 0, 32;
T_2.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_2.1, 5;
    %jmp/1 T_2.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %load/vec4 v0x2038bf0_0;
    %nor/r;
    %assign/vec4 v0x2038bf0_0, 0;
    %wait E_0x1fd59f0;
    %jmp T_2.0;
T_2.1 ;
    %pop/vec4 1;
    %end;
    .scope S_0x2034380;
T_3 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x2035220_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x20352c0_0, 0, 1;
    %end;
    .thread T_3, $init;
    .scope S_0x2034380;
T_4 ;
    %wait E_0x1fec420;
    %load/vec4 v0x2035360_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.0, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x2035220_0, 0, 1;
T_4.0 ;
    %jmp T_4;
    .thread T_4;
    .scope S_0x2034380;
T_5 ;
    %wait E_0x1fec2c0;
    %pushi/vec4 0, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x2035130_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x2034ff0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x2034f50_0, 0;
    %assign/vec4 v0x2034eb0_0, 0;
    %wait E_0x1fec2c0;
    %pushi/vec4 1, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x2035130_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x2034ff0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x2034f50_0, 0;
    %assign/vec4 v0x2034eb0_0, 0;
    %wait E_0x1fec2c0;
    %pushi/vec4 2, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x2035130_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x2034ff0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x2034f50_0, 0;
    %assign/vec4 v0x2034eb0_0, 0;
    %wait E_0x1fec2c0;
    %pushi/vec4 4, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x2035130_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x2034ff0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x2034f50_0, 0;
    %assign/vec4 v0x2034eb0_0, 0;
    %wait E_0x1fec2c0;
    %pushi/vec4 5, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x2035130_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x2034ff0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x2034f50_0, 0;
    %assign/vec4 v0x2034eb0_0, 0;
    %wait E_0x1fec2c0;
    %pushi/vec4 6, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x2035130_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x2034ff0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x2034f50_0, 0;
    %assign/vec4 v0x2034eb0_0, 0;
    %wait E_0x1fec2c0;
    %pushi/vec4 7, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x2035130_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x2034ff0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x2034f50_0, 0;
    %assign/vec4 v0x2034eb0_0, 0;
    %wait E_0x1fec2c0;
    %pushi/vec4 9, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x2035130_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x2034ff0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x2034f50_0, 0;
    %assign/vec4 v0x2034eb0_0, 0;
    %wait E_0x1fec2c0;
    %pushi/vec4 10, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x2035130_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x2034ff0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x2034f50_0, 0;
    %assign/vec4 v0x2034eb0_0, 0;
    %wait E_0x1fec2c0;
    %pushi/vec4 13, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x2035130_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x2034ff0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x2034f50_0, 0;
    %assign/vec4 v0x2034eb0_0, 0;
    %wait E_0x1fec2c0;
    %pushi/vec4 14, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x2035130_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x2034ff0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x2034f50_0, 0;
    %assign/vec4 v0x2034eb0_0, 0;
    %wait E_0x1fec2c0;
    %pushi/vec4 15, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x2035130_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x2034ff0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x2034f50_0, 0;
    %assign/vec4 v0x2034eb0_0, 0;
    %wait E_0x1fec2c0;
    %load/vec4 v0x2035220_0;
    %store/vec4 v0x20352c0_0, 0, 1;
    %fork t_1, S_0x20346b0;
    %jmp t_0;
    .scope S_0x20346b0;
t_1 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x20348f0_0, 0, 32;
T_5.0 ; Top of for-loop 
    %load/vec4 v0x20348f0_0;
    %cmpi/s 16, 0, 32;
    %jmp/0xz T_5.1, 5;
    %wait E_0x1fec2c0;
    %load/vec4 v0x20348f0_0;
    %pad/s 4;
    %split/vec4 1;
    %assign/vec4 v0x2035130_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x2034ff0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x2034f50_0, 0;
    %assign/vec4 v0x2034eb0_0, 0;
T_5.2 ; for-loop step statement
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x20348f0_0;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %store/vec4 v0x20348f0_0, 0, 32;
    %jmp T_5.0;
T_5.1 ; for-loop exit label
    %end;
    .scope S_0x2034380;
t_0 %join;
    %pushi/vec4 50, 0, 32;
T_5.3 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_5.4, 5;
    %jmp/1 T_5.4, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x1fec420;
    %vpi_func 3 74 "$random" 32 {0 0 0};
    %pad/s 4;
    %split/vec4 1;
    %assign/vec4 v0x2035130_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x2034ff0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x2034f50_0, 0;
    %assign/vec4 v0x2034eb0_0, 0;
    %jmp T_5.3;
T_5.4 ;
    %pop/vec4 1;
    %load/vec4 v0x2035220_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_5.7, 9;
    %load/vec4 v0x20352c0_0;
    %inv;
    %and;
T_5.7;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.5, 8;
    %vpi_call/w 3 77 "$display", "Hint: Your circuit passes on the 12 required input combinations, but doesn't match the don't-care cases. Are you using minimal SOP and POS?" {0 0 0};
T_5.5 ;
    %vpi_call/w 3 79 "$finish" {0 0 0};
    %end;
    .thread T_5;
    .scope S_0x1fedc40;
T_6 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x2038790_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x2038bf0_0, 0, 1;
    %end;
    .thread T_6, $init;
    .scope S_0x1fedc40;
T_7 ;
T_7.0 ;
    %delay 5, 0;
    %load/vec4 v0x2038790_0;
    %inv;
    %store/vec4 v0x2038790_0, 0, 1;
    %jmp T_7.0;
T_7.1 ;
    %end;
    .thread T_7;
    .scope S_0x1fedc40;
T_8 ;
    %vpi_call/w 3 118 "$dumpfile", "wave.vcd" {0 0 0};
    %vpi_call/w 3 119 "$dumpvars", 32'sb00000000000000000000000000000001, v0x2035090_0, v0x2038d60_0, v0x20385b0_0, v0x2038650_0, v0x20386f0_0, v0x2038830_0, v0x2038ab0_0, v0x2038a10_0, v0x2038970_0, v0x20388d0_0 {0 0 0};
    %end;
    .thread T_8;
    .scope S_0x1fedc40;
T_9 ;
    %load/vec4 v0x2038b50_0;
    %parti/u 32, 128, 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_9.0, 4;
    %load/vec4 v0x2038b50_0;
    %parti/u 32, 128, 32;
    %load/vec4 v0x2038b50_0;
    %parti/u 32, 96, 32;
    %vpi_call/w 3 160 "$display", "Hint: Output '%s' has %0d mismatches. First mismatch occurred at time %0d.", "out_sop", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %jmp T_9.1;
T_9.0 ;
    %vpi_call/w 3 161 "$display", "Hint: Output '%s' has no mismatches.", "out_sop" {0 0 0};
T_9.1 ;
    %load/vec4 v0x2038b50_0;
    %parti/u 32, 64, 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_9.2, 4;
    %load/vec4 v0x2038b50_0;
    %parti/u 32, 64, 32;
    %load/vec4 v0x2038b50_0;
    %parti/u 32, 32, 32;
    %vpi_call/w 3 162 "$display", "Hint: Output '%s' has %0d mismatches. First mismatch occurred at time %0d.", "out_pos", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %jmp T_9.3;
T_9.2 ;
    %vpi_call/w 3 163 "$display", "Hint: Output '%s' has no mismatches.", "out_pos" {0 0 0};
T_9.3 ;
    %load/vec4 v0x2038b50_0;
    %parti/u 32, 192, 32;
    %load/vec4 v0x2038b50_0;
    %parti/u 32, 0, 32;
    %vpi_call/w 3 165 "$display", "Hint: Total mismatched samples is %1d out of %1d samples\012", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %vpi_call/w 3 166 "$display", "Simulation finished at %0d ps", $time {0 0 0};
    %load/vec4 v0x2038b50_0;
    %parti/u 32, 192, 32;
    %load/vec4 v0x2038b50_0;
    %parti/u 32, 0, 32;
    %vpi_call/w 3 167 "$display", "Mismatches: %1d in %1d samples", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %end;
    .thread T_9, $final;
    .scope S_0x1fedc40;
T_10 ;
    %wait E_0x1fec420;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x2038b50_0;
    %pushi/vec4 0, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x2038b50_0, 4, 32;
    %load/vec4 v0x2038c90_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_10.0, 8;
    %load/vec4 v0x2038b50_0;
    %parti/u 32, 192, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_10.2, 4;
    %vpi_func 3 178 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 160, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x2038b50_0, 4, 32;
T_10.2 ;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x2038b50_0;
    %pushi/vec4 192, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 192, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x2038b50_0, 4, 32;
T_10.0 ;
    %load/vec4 v0x2038ab0_0;
    %load/vec4 v0x2038ab0_0;
    %load/vec4 v0x2038a10_0;
    %xor;
    %load/vec4 v0x2038ab0_0;
    %xor;
    %cmp/ne;
    %jmp/0xz  T_10.4, 6;
    %load/vec4 v0x2038b50_0;
    %parti/u 32, 128, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_10.6, 4;
    %vpi_func 3 182 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 96, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x2038b50_0, 4, 32;
T_10.6 ;
    %load/vec4 v0x2038b50_0;
    %parti/u 32, 128, 32;
    %addi 1, 0, 32;
    %ix/load 4, 128, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x2038b50_0, 4, 32;
T_10.4 ;
    %load/vec4 v0x2038970_0;
    %load/vec4 v0x2038970_0;
    %load/vec4 v0x20388d0_0;
    %xor;
    %load/vec4 v0x2038970_0;
    %xor;
    %cmp/ne;
    %jmp/0xz  T_10.8, 6;
    %load/vec4 v0x2038b50_0;
    %parti/u 32, 64, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_10.10, 4;
    %vpi_func 3 185 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 32, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x2038b50_0, 4, 32;
T_10.10 ;
    %load/vec4 v0x2038b50_0;
    %parti/u 32, 64, 32;
    %addi 1, 0, 32;
    %ix/load 4, 64, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x2038b50_0, 4, 32;
T_10.8 ;
    %jmp T_10;
    .thread T_10;
# The file index is used to find the file name in the following table.
:file_names 5;
    "N/A";
    "<interactive>";
    "-";
    "/home/jmb9986/AutoChip/autochip_scripts/../verilogeval_prompts_tbs/ve_testbenches_human/ece241_2013_q2/ece241_2013_q2_tb.sv";
    "/home/jmb9986/AutoChip/autochip_scripts/outputs/gpt-4o/can55_depth0/human/ece241_2013_q2/iter0/response16/top_module.sv";
