INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/fay/Documents/GitHub/Computer-Organization-experiment/Lab3_Booth_2/Booth/Booth.srcs/sources_1/new/booth.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module booth
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/fay/Documents/GitHub/Computer-Organization-experiment/Lab3_Booth_2/Booth/Booth.srcs/sim_1/new/top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top
