// Seed: 2972370866
module module_2;
  logic [7:0] id_1;
  assign id_1[1 : module_0] = 1'h0;
endmodule
module module_1 (
    output tri id_0,
    input wor id_1,
    output supply0 id_2,
    input wire id_3,
    input wire id_4,
    output supply0 id_5,
    output supply0 id_6,
    input tri1 id_7,
    output wand id_8,
    output tri id_9
);
  assign id_5 = 1'b0;
  module_0();
endmodule
module module_2 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10,
    id_11
);
  inout wire id_11;
  inout wire id_10;
  output wire id_9;
  output wire id_8;
  output wire id_7;
  output wire id_6;
  input wire id_5;
  input wire id_4;
  output wire id_3;
  output wire id_2;
  inout wire id_1;
  wire id_12;
  supply1 id_13 = 1;
  wire id_14;
  assign id_9  = id_10 - id_11;
  assign id_12 = id_4#(.id_1(1));
endmodule
module module_2 (
    id_1,
    id_2,
    id_3,
    id_4
);
  output wire id_4;
  inout wire id_3;
  input wire id_2;
  inout wire id_1;
  always @(posedge 1 == "" or posedge module_3) begin
    id_4 = (id_1);
    $display(id_3.id_2, 1);
    $display;
    if (id_2 == id_1) begin
      id_1 <= 1;
    end
  end
  specify
    (id_5 => id_6) = (1'b0 > id_2);
  endspecify module_2(
      id_3, id_6, id_3, id_2, id_3, id_3, id_5, id_5, id_3, id_6, id_6
  );
endmodule
