
MotorController.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   0000018c  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         0000b004  08000190  08000190  00010190  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000228  0800b198  0800b198  0001b198  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  0800b3c0  0800b3c0  00020030  2**0
                  CONTENTS
  4 .ARM          00000008  0800b3c0  0800b3c0  0001b3c0  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  0800b3c8  0800b3c8  00020030  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  0800b3c8  0800b3c8  0001b3c8  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  0800b3cc  0800b3cc  0001b3cc  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         00000030  20000000  0800b3d0  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00001d10  20000030  0800b400  00020030  2**2
                  ALLOC
 10 ._user_heap_stack 00000600  20001d40  0800b400  00021d40  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  00020030  2**0
                  CONTENTS, READONLY
 12 .debug_info   0001c93b  00000000  00000000  00020060  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 00003291  00000000  00000000  0003c99b  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00001750  00000000  00000000  0003fc30  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_ranges 00001618  00000000  00000000  00041380  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  00004b48  00000000  00000000  00042998  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   00019e0f  00000000  00000000  000474e0  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    000de23d  00000000  00000000  000612ef  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000053  00000000  00000000  0013f52c  2**0
                  CONTENTS, READONLY
 20 .debug_frame  0000680c  00000000  00000000  0013f580  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

08000190 <__do_global_dtors_aux>:
 8000190:	b510      	push	{r4, lr}
 8000192:	4c05      	ldr	r4, [pc, #20]	; (80001a8 <__do_global_dtors_aux+0x18>)
 8000194:	7823      	ldrb	r3, [r4, #0]
 8000196:	b933      	cbnz	r3, 80001a6 <__do_global_dtors_aux+0x16>
 8000198:	4b04      	ldr	r3, [pc, #16]	; (80001ac <__do_global_dtors_aux+0x1c>)
 800019a:	b113      	cbz	r3, 80001a2 <__do_global_dtors_aux+0x12>
 800019c:	4804      	ldr	r0, [pc, #16]	; (80001b0 <__do_global_dtors_aux+0x20>)
 800019e:	f3af 8000 	nop.w
 80001a2:	2301      	movs	r3, #1
 80001a4:	7023      	strb	r3, [r4, #0]
 80001a6:	bd10      	pop	{r4, pc}
 80001a8:	20000030 	.word	0x20000030
 80001ac:	00000000 	.word	0x00000000
 80001b0:	0800b17c 	.word	0x0800b17c

080001b4 <frame_dummy>:
 80001b4:	b508      	push	{r3, lr}
 80001b6:	4b03      	ldr	r3, [pc, #12]	; (80001c4 <frame_dummy+0x10>)
 80001b8:	b11b      	cbz	r3, 80001c2 <frame_dummy+0xe>
 80001ba:	4903      	ldr	r1, [pc, #12]	; (80001c8 <frame_dummy+0x14>)
 80001bc:	4803      	ldr	r0, [pc, #12]	; (80001cc <frame_dummy+0x18>)
 80001be:	f3af 8000 	nop.w
 80001c2:	bd08      	pop	{r3, pc}
 80001c4:	00000000 	.word	0x00000000
 80001c8:	20000034 	.word	0x20000034
 80001cc:	0800b17c 	.word	0x0800b17c

080001d0 <__aeabi_drsub>:
 80001d0:	f081 4100 	eor.w	r1, r1, #2147483648	; 0x80000000
 80001d4:	e002      	b.n	80001dc <__adddf3>
 80001d6:	bf00      	nop

080001d8 <__aeabi_dsub>:
 80001d8:	f083 4300 	eor.w	r3, r3, #2147483648	; 0x80000000

080001dc <__adddf3>:
 80001dc:	b530      	push	{r4, r5, lr}
 80001de:	ea4f 0441 	mov.w	r4, r1, lsl #1
 80001e2:	ea4f 0543 	mov.w	r5, r3, lsl #1
 80001e6:	ea94 0f05 	teq	r4, r5
 80001ea:	bf08      	it	eq
 80001ec:	ea90 0f02 	teqeq	r0, r2
 80001f0:	bf1f      	itttt	ne
 80001f2:	ea54 0c00 	orrsne.w	ip, r4, r0
 80001f6:	ea55 0c02 	orrsne.w	ip, r5, r2
 80001fa:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 80001fe:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 8000202:	f000 80e2 	beq.w	80003ca <__adddf3+0x1ee>
 8000206:	ea4f 5454 	mov.w	r4, r4, lsr #21
 800020a:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 800020e:	bfb8      	it	lt
 8000210:	426d      	neglt	r5, r5
 8000212:	dd0c      	ble.n	800022e <__adddf3+0x52>
 8000214:	442c      	add	r4, r5
 8000216:	ea80 0202 	eor.w	r2, r0, r2
 800021a:	ea81 0303 	eor.w	r3, r1, r3
 800021e:	ea82 0000 	eor.w	r0, r2, r0
 8000222:	ea83 0101 	eor.w	r1, r3, r1
 8000226:	ea80 0202 	eor.w	r2, r0, r2
 800022a:	ea81 0303 	eor.w	r3, r1, r3
 800022e:	2d36      	cmp	r5, #54	; 0x36
 8000230:	bf88      	it	hi
 8000232:	bd30      	pophi	{r4, r5, pc}
 8000234:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 8000238:	ea4f 3101 	mov.w	r1, r1, lsl #12
 800023c:	f44f 1c80 	mov.w	ip, #1048576	; 0x100000
 8000240:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 8000244:	d002      	beq.n	800024c <__adddf3+0x70>
 8000246:	4240      	negs	r0, r0
 8000248:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 800024c:	f013 4f00 	tst.w	r3, #2147483648	; 0x80000000
 8000250:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000254:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 8000258:	d002      	beq.n	8000260 <__adddf3+0x84>
 800025a:	4252      	negs	r2, r2
 800025c:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000260:	ea94 0f05 	teq	r4, r5
 8000264:	f000 80a7 	beq.w	80003b6 <__adddf3+0x1da>
 8000268:	f1a4 0401 	sub.w	r4, r4, #1
 800026c:	f1d5 0e20 	rsbs	lr, r5, #32
 8000270:	db0d      	blt.n	800028e <__adddf3+0xb2>
 8000272:	fa02 fc0e 	lsl.w	ip, r2, lr
 8000276:	fa22 f205 	lsr.w	r2, r2, r5
 800027a:	1880      	adds	r0, r0, r2
 800027c:	f141 0100 	adc.w	r1, r1, #0
 8000280:	fa03 f20e 	lsl.w	r2, r3, lr
 8000284:	1880      	adds	r0, r0, r2
 8000286:	fa43 f305 	asr.w	r3, r3, r5
 800028a:	4159      	adcs	r1, r3
 800028c:	e00e      	b.n	80002ac <__adddf3+0xd0>
 800028e:	f1a5 0520 	sub.w	r5, r5, #32
 8000292:	f10e 0e20 	add.w	lr, lr, #32
 8000296:	2a01      	cmp	r2, #1
 8000298:	fa03 fc0e 	lsl.w	ip, r3, lr
 800029c:	bf28      	it	cs
 800029e:	f04c 0c02 	orrcs.w	ip, ip, #2
 80002a2:	fa43 f305 	asr.w	r3, r3, r5
 80002a6:	18c0      	adds	r0, r0, r3
 80002a8:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 80002ac:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 80002b0:	d507      	bpl.n	80002c2 <__adddf3+0xe6>
 80002b2:	f04f 0e00 	mov.w	lr, #0
 80002b6:	f1dc 0c00 	rsbs	ip, ip, #0
 80002ba:	eb7e 0000 	sbcs.w	r0, lr, r0
 80002be:	eb6e 0101 	sbc.w	r1, lr, r1
 80002c2:	f5b1 1f80 	cmp.w	r1, #1048576	; 0x100000
 80002c6:	d31b      	bcc.n	8000300 <__adddf3+0x124>
 80002c8:	f5b1 1f00 	cmp.w	r1, #2097152	; 0x200000
 80002cc:	d30c      	bcc.n	80002e8 <__adddf3+0x10c>
 80002ce:	0849      	lsrs	r1, r1, #1
 80002d0:	ea5f 0030 	movs.w	r0, r0, rrx
 80002d4:	ea4f 0c3c 	mov.w	ip, ip, rrx
 80002d8:	f104 0401 	add.w	r4, r4, #1
 80002dc:	ea4f 5244 	mov.w	r2, r4, lsl #21
 80002e0:	f512 0f80 	cmn.w	r2, #4194304	; 0x400000
 80002e4:	f080 809a 	bcs.w	800041c <__adddf3+0x240>
 80002e8:	f1bc 4f00 	cmp.w	ip, #2147483648	; 0x80000000
 80002ec:	bf08      	it	eq
 80002ee:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80002f2:	f150 0000 	adcs.w	r0, r0, #0
 80002f6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80002fa:	ea41 0105 	orr.w	r1, r1, r5
 80002fe:	bd30      	pop	{r4, r5, pc}
 8000300:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 8000304:	4140      	adcs	r0, r0
 8000306:	eb41 0101 	adc.w	r1, r1, r1
 800030a:	3c01      	subs	r4, #1
 800030c:	bf28      	it	cs
 800030e:	f5b1 1f80 	cmpcs.w	r1, #1048576	; 0x100000
 8000312:	d2e9      	bcs.n	80002e8 <__adddf3+0x10c>
 8000314:	f091 0f00 	teq	r1, #0
 8000318:	bf04      	itt	eq
 800031a:	4601      	moveq	r1, r0
 800031c:	2000      	moveq	r0, #0
 800031e:	fab1 f381 	clz	r3, r1
 8000322:	bf08      	it	eq
 8000324:	3320      	addeq	r3, #32
 8000326:	f1a3 030b 	sub.w	r3, r3, #11
 800032a:	f1b3 0220 	subs.w	r2, r3, #32
 800032e:	da0c      	bge.n	800034a <__adddf3+0x16e>
 8000330:	320c      	adds	r2, #12
 8000332:	dd08      	ble.n	8000346 <__adddf3+0x16a>
 8000334:	f102 0c14 	add.w	ip, r2, #20
 8000338:	f1c2 020c 	rsb	r2, r2, #12
 800033c:	fa01 f00c 	lsl.w	r0, r1, ip
 8000340:	fa21 f102 	lsr.w	r1, r1, r2
 8000344:	e00c      	b.n	8000360 <__adddf3+0x184>
 8000346:	f102 0214 	add.w	r2, r2, #20
 800034a:	bfd8      	it	le
 800034c:	f1c2 0c20 	rsble	ip, r2, #32
 8000350:	fa01 f102 	lsl.w	r1, r1, r2
 8000354:	fa20 fc0c 	lsr.w	ip, r0, ip
 8000358:	bfdc      	itt	le
 800035a:	ea41 010c 	orrle.w	r1, r1, ip
 800035e:	4090      	lslle	r0, r2
 8000360:	1ae4      	subs	r4, r4, r3
 8000362:	bfa2      	ittt	ge
 8000364:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 8000368:	4329      	orrge	r1, r5
 800036a:	bd30      	popge	{r4, r5, pc}
 800036c:	ea6f 0404 	mvn.w	r4, r4
 8000370:	3c1f      	subs	r4, #31
 8000372:	da1c      	bge.n	80003ae <__adddf3+0x1d2>
 8000374:	340c      	adds	r4, #12
 8000376:	dc0e      	bgt.n	8000396 <__adddf3+0x1ba>
 8000378:	f104 0414 	add.w	r4, r4, #20
 800037c:	f1c4 0220 	rsb	r2, r4, #32
 8000380:	fa20 f004 	lsr.w	r0, r0, r4
 8000384:	fa01 f302 	lsl.w	r3, r1, r2
 8000388:	ea40 0003 	orr.w	r0, r0, r3
 800038c:	fa21 f304 	lsr.w	r3, r1, r4
 8000390:	ea45 0103 	orr.w	r1, r5, r3
 8000394:	bd30      	pop	{r4, r5, pc}
 8000396:	f1c4 040c 	rsb	r4, r4, #12
 800039a:	f1c4 0220 	rsb	r2, r4, #32
 800039e:	fa20 f002 	lsr.w	r0, r0, r2
 80003a2:	fa01 f304 	lsl.w	r3, r1, r4
 80003a6:	ea40 0003 	orr.w	r0, r0, r3
 80003aa:	4629      	mov	r1, r5
 80003ac:	bd30      	pop	{r4, r5, pc}
 80003ae:	fa21 f004 	lsr.w	r0, r1, r4
 80003b2:	4629      	mov	r1, r5
 80003b4:	bd30      	pop	{r4, r5, pc}
 80003b6:	f094 0f00 	teq	r4, #0
 80003ba:	f483 1380 	eor.w	r3, r3, #1048576	; 0x100000
 80003be:	bf06      	itte	eq
 80003c0:	f481 1180 	eoreq.w	r1, r1, #1048576	; 0x100000
 80003c4:	3401      	addeq	r4, #1
 80003c6:	3d01      	subne	r5, #1
 80003c8:	e74e      	b.n	8000268 <__adddf3+0x8c>
 80003ca:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80003ce:	bf18      	it	ne
 80003d0:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80003d4:	d029      	beq.n	800042a <__adddf3+0x24e>
 80003d6:	ea94 0f05 	teq	r4, r5
 80003da:	bf08      	it	eq
 80003dc:	ea90 0f02 	teqeq	r0, r2
 80003e0:	d005      	beq.n	80003ee <__adddf3+0x212>
 80003e2:	ea54 0c00 	orrs.w	ip, r4, r0
 80003e6:	bf04      	itt	eq
 80003e8:	4619      	moveq	r1, r3
 80003ea:	4610      	moveq	r0, r2
 80003ec:	bd30      	pop	{r4, r5, pc}
 80003ee:	ea91 0f03 	teq	r1, r3
 80003f2:	bf1e      	ittt	ne
 80003f4:	2100      	movne	r1, #0
 80003f6:	2000      	movne	r0, #0
 80003f8:	bd30      	popne	{r4, r5, pc}
 80003fa:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 80003fe:	d105      	bne.n	800040c <__adddf3+0x230>
 8000400:	0040      	lsls	r0, r0, #1
 8000402:	4149      	adcs	r1, r1
 8000404:	bf28      	it	cs
 8000406:	f041 4100 	orrcs.w	r1, r1, #2147483648	; 0x80000000
 800040a:	bd30      	pop	{r4, r5, pc}
 800040c:	f514 0480 	adds.w	r4, r4, #4194304	; 0x400000
 8000410:	bf3c      	itt	cc
 8000412:	f501 1180 	addcc.w	r1, r1, #1048576	; 0x100000
 8000416:	bd30      	popcc	{r4, r5, pc}
 8000418:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 800041c:	f045 41fe 	orr.w	r1, r5, #2130706432	; 0x7f000000
 8000420:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 8000424:	f04f 0000 	mov.w	r0, #0
 8000428:	bd30      	pop	{r4, r5, pc}
 800042a:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 800042e:	bf1a      	itte	ne
 8000430:	4619      	movne	r1, r3
 8000432:	4610      	movne	r0, r2
 8000434:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 8000438:	bf1c      	itt	ne
 800043a:	460b      	movne	r3, r1
 800043c:	4602      	movne	r2, r0
 800043e:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 8000442:	bf06      	itte	eq
 8000444:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 8000448:	ea91 0f03 	teqeq	r1, r3
 800044c:	f441 2100 	orrne.w	r1, r1, #524288	; 0x80000
 8000450:	bd30      	pop	{r4, r5, pc}
 8000452:	bf00      	nop

08000454 <__aeabi_ui2d>:
 8000454:	f090 0f00 	teq	r0, #0
 8000458:	bf04      	itt	eq
 800045a:	2100      	moveq	r1, #0
 800045c:	4770      	bxeq	lr
 800045e:	b530      	push	{r4, r5, lr}
 8000460:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000464:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000468:	f04f 0500 	mov.w	r5, #0
 800046c:	f04f 0100 	mov.w	r1, #0
 8000470:	e750      	b.n	8000314 <__adddf3+0x138>
 8000472:	bf00      	nop

08000474 <__aeabi_i2d>:
 8000474:	f090 0f00 	teq	r0, #0
 8000478:	bf04      	itt	eq
 800047a:	2100      	moveq	r1, #0
 800047c:	4770      	bxeq	lr
 800047e:	b530      	push	{r4, r5, lr}
 8000480:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000484:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000488:	f010 4500 	ands.w	r5, r0, #2147483648	; 0x80000000
 800048c:	bf48      	it	mi
 800048e:	4240      	negmi	r0, r0
 8000490:	f04f 0100 	mov.w	r1, #0
 8000494:	e73e      	b.n	8000314 <__adddf3+0x138>
 8000496:	bf00      	nop

08000498 <__aeabi_f2d>:
 8000498:	0042      	lsls	r2, r0, #1
 800049a:	ea4f 01e2 	mov.w	r1, r2, asr #3
 800049e:	ea4f 0131 	mov.w	r1, r1, rrx
 80004a2:	ea4f 7002 	mov.w	r0, r2, lsl #28
 80004a6:	bf1f      	itttt	ne
 80004a8:	f012 437f 	andsne.w	r3, r2, #4278190080	; 0xff000000
 80004ac:	f093 4f7f 	teqne	r3, #4278190080	; 0xff000000
 80004b0:	f081 5160 	eorne.w	r1, r1, #939524096	; 0x38000000
 80004b4:	4770      	bxne	lr
 80004b6:	f032 427f 	bics.w	r2, r2, #4278190080	; 0xff000000
 80004ba:	bf08      	it	eq
 80004bc:	4770      	bxeq	lr
 80004be:	f093 4f7f 	teq	r3, #4278190080	; 0xff000000
 80004c2:	bf04      	itt	eq
 80004c4:	f441 2100 	orreq.w	r1, r1, #524288	; 0x80000
 80004c8:	4770      	bxeq	lr
 80004ca:	b530      	push	{r4, r5, lr}
 80004cc:	f44f 7460 	mov.w	r4, #896	; 0x380
 80004d0:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 80004d4:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 80004d8:	e71c      	b.n	8000314 <__adddf3+0x138>
 80004da:	bf00      	nop

080004dc <__aeabi_ul2d>:
 80004dc:	ea50 0201 	orrs.w	r2, r0, r1
 80004e0:	bf08      	it	eq
 80004e2:	4770      	bxeq	lr
 80004e4:	b530      	push	{r4, r5, lr}
 80004e6:	f04f 0500 	mov.w	r5, #0
 80004ea:	e00a      	b.n	8000502 <__aeabi_l2d+0x16>

080004ec <__aeabi_l2d>:
 80004ec:	ea50 0201 	orrs.w	r2, r0, r1
 80004f0:	bf08      	it	eq
 80004f2:	4770      	bxeq	lr
 80004f4:	b530      	push	{r4, r5, lr}
 80004f6:	f011 4500 	ands.w	r5, r1, #2147483648	; 0x80000000
 80004fa:	d502      	bpl.n	8000502 <__aeabi_l2d+0x16>
 80004fc:	4240      	negs	r0, r0
 80004fe:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000502:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000506:	f104 0432 	add.w	r4, r4, #50	; 0x32
 800050a:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 800050e:	f43f aed8 	beq.w	80002c2 <__adddf3+0xe6>
 8000512:	f04f 0203 	mov.w	r2, #3
 8000516:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 800051a:	bf18      	it	ne
 800051c:	3203      	addne	r2, #3
 800051e:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 8000522:	bf18      	it	ne
 8000524:	3203      	addne	r2, #3
 8000526:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 800052a:	f1c2 0320 	rsb	r3, r2, #32
 800052e:	fa00 fc03 	lsl.w	ip, r0, r3
 8000532:	fa20 f002 	lsr.w	r0, r0, r2
 8000536:	fa01 fe03 	lsl.w	lr, r1, r3
 800053a:	ea40 000e 	orr.w	r0, r0, lr
 800053e:	fa21 f102 	lsr.w	r1, r1, r2
 8000542:	4414      	add	r4, r2
 8000544:	e6bd      	b.n	80002c2 <__adddf3+0xe6>
 8000546:	bf00      	nop

08000548 <__aeabi_dmul>:
 8000548:	b570      	push	{r4, r5, r6, lr}
 800054a:	f04f 0cff 	mov.w	ip, #255	; 0xff
 800054e:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 8000552:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 8000556:	bf1d      	ittte	ne
 8000558:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 800055c:	ea94 0f0c 	teqne	r4, ip
 8000560:	ea95 0f0c 	teqne	r5, ip
 8000564:	f000 f8de 	bleq	8000724 <__aeabi_dmul+0x1dc>
 8000568:	442c      	add	r4, r5
 800056a:	ea81 0603 	eor.w	r6, r1, r3
 800056e:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 8000572:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 8000576:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 800057a:	bf18      	it	ne
 800057c:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 8000580:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000584:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8000588:	d038      	beq.n	80005fc <__aeabi_dmul+0xb4>
 800058a:	fba0 ce02 	umull	ip, lr, r0, r2
 800058e:	f04f 0500 	mov.w	r5, #0
 8000592:	fbe1 e502 	umlal	lr, r5, r1, r2
 8000596:	f006 4200 	and.w	r2, r6, #2147483648	; 0x80000000
 800059a:	fbe0 e503 	umlal	lr, r5, r0, r3
 800059e:	f04f 0600 	mov.w	r6, #0
 80005a2:	fbe1 5603 	umlal	r5, r6, r1, r3
 80005a6:	f09c 0f00 	teq	ip, #0
 80005aa:	bf18      	it	ne
 80005ac:	f04e 0e01 	orrne.w	lr, lr, #1
 80005b0:	f1a4 04ff 	sub.w	r4, r4, #255	; 0xff
 80005b4:	f5b6 7f00 	cmp.w	r6, #512	; 0x200
 80005b8:	f564 7440 	sbc.w	r4, r4, #768	; 0x300
 80005bc:	d204      	bcs.n	80005c8 <__aeabi_dmul+0x80>
 80005be:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 80005c2:	416d      	adcs	r5, r5
 80005c4:	eb46 0606 	adc.w	r6, r6, r6
 80005c8:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 80005cc:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 80005d0:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 80005d4:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 80005d8:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 80005dc:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 80005e0:	bf88      	it	hi
 80005e2:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 80005e6:	d81e      	bhi.n	8000626 <__aeabi_dmul+0xde>
 80005e8:	f1be 4f00 	cmp.w	lr, #2147483648	; 0x80000000
 80005ec:	bf08      	it	eq
 80005ee:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 80005f2:	f150 0000 	adcs.w	r0, r0, #0
 80005f6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80005fa:	bd70      	pop	{r4, r5, r6, pc}
 80005fc:	f006 4600 	and.w	r6, r6, #2147483648	; 0x80000000
 8000600:	ea46 0101 	orr.w	r1, r6, r1
 8000604:	ea40 0002 	orr.w	r0, r0, r2
 8000608:	ea81 0103 	eor.w	r1, r1, r3
 800060c:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 8000610:	bfc2      	ittt	gt
 8000612:	ebd4 050c 	rsbsgt	r5, r4, ip
 8000616:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 800061a:	bd70      	popgt	{r4, r5, r6, pc}
 800061c:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000620:	f04f 0e00 	mov.w	lr, #0
 8000624:	3c01      	subs	r4, #1
 8000626:	f300 80ab 	bgt.w	8000780 <__aeabi_dmul+0x238>
 800062a:	f114 0f36 	cmn.w	r4, #54	; 0x36
 800062e:	bfde      	ittt	le
 8000630:	2000      	movle	r0, #0
 8000632:	f001 4100 	andle.w	r1, r1, #2147483648	; 0x80000000
 8000636:	bd70      	pople	{r4, r5, r6, pc}
 8000638:	f1c4 0400 	rsb	r4, r4, #0
 800063c:	3c20      	subs	r4, #32
 800063e:	da35      	bge.n	80006ac <__aeabi_dmul+0x164>
 8000640:	340c      	adds	r4, #12
 8000642:	dc1b      	bgt.n	800067c <__aeabi_dmul+0x134>
 8000644:	f104 0414 	add.w	r4, r4, #20
 8000648:	f1c4 0520 	rsb	r5, r4, #32
 800064c:	fa00 f305 	lsl.w	r3, r0, r5
 8000650:	fa20 f004 	lsr.w	r0, r0, r4
 8000654:	fa01 f205 	lsl.w	r2, r1, r5
 8000658:	ea40 0002 	orr.w	r0, r0, r2
 800065c:	f001 4200 	and.w	r2, r1, #2147483648	; 0x80000000
 8000660:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 8000664:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 8000668:	fa21 f604 	lsr.w	r6, r1, r4
 800066c:	eb42 0106 	adc.w	r1, r2, r6
 8000670:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000674:	bf08      	it	eq
 8000676:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800067a:	bd70      	pop	{r4, r5, r6, pc}
 800067c:	f1c4 040c 	rsb	r4, r4, #12
 8000680:	f1c4 0520 	rsb	r5, r4, #32
 8000684:	fa00 f304 	lsl.w	r3, r0, r4
 8000688:	fa20 f005 	lsr.w	r0, r0, r5
 800068c:	fa01 f204 	lsl.w	r2, r1, r4
 8000690:	ea40 0002 	orr.w	r0, r0, r2
 8000694:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000698:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 800069c:	f141 0100 	adc.w	r1, r1, #0
 80006a0:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 80006a4:	bf08      	it	eq
 80006a6:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 80006aa:	bd70      	pop	{r4, r5, r6, pc}
 80006ac:	f1c4 0520 	rsb	r5, r4, #32
 80006b0:	fa00 f205 	lsl.w	r2, r0, r5
 80006b4:	ea4e 0e02 	orr.w	lr, lr, r2
 80006b8:	fa20 f304 	lsr.w	r3, r0, r4
 80006bc:	fa01 f205 	lsl.w	r2, r1, r5
 80006c0:	ea43 0302 	orr.w	r3, r3, r2
 80006c4:	fa21 f004 	lsr.w	r0, r1, r4
 80006c8:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 80006cc:	fa21 f204 	lsr.w	r2, r1, r4
 80006d0:	ea20 0002 	bic.w	r0, r0, r2
 80006d4:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 80006d8:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 80006dc:	bf08      	it	eq
 80006de:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 80006e2:	bd70      	pop	{r4, r5, r6, pc}
 80006e4:	f094 0f00 	teq	r4, #0
 80006e8:	d10f      	bne.n	800070a <__aeabi_dmul+0x1c2>
 80006ea:	f001 4600 	and.w	r6, r1, #2147483648	; 0x80000000
 80006ee:	0040      	lsls	r0, r0, #1
 80006f0:	eb41 0101 	adc.w	r1, r1, r1
 80006f4:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 80006f8:	bf08      	it	eq
 80006fa:	3c01      	subeq	r4, #1
 80006fc:	d0f7      	beq.n	80006ee <__aeabi_dmul+0x1a6>
 80006fe:	ea41 0106 	orr.w	r1, r1, r6
 8000702:	f095 0f00 	teq	r5, #0
 8000706:	bf18      	it	ne
 8000708:	4770      	bxne	lr
 800070a:	f003 4600 	and.w	r6, r3, #2147483648	; 0x80000000
 800070e:	0052      	lsls	r2, r2, #1
 8000710:	eb43 0303 	adc.w	r3, r3, r3
 8000714:	f413 1f80 	tst.w	r3, #1048576	; 0x100000
 8000718:	bf08      	it	eq
 800071a:	3d01      	subeq	r5, #1
 800071c:	d0f7      	beq.n	800070e <__aeabi_dmul+0x1c6>
 800071e:	ea43 0306 	orr.w	r3, r3, r6
 8000722:	4770      	bx	lr
 8000724:	ea94 0f0c 	teq	r4, ip
 8000728:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 800072c:	bf18      	it	ne
 800072e:	ea95 0f0c 	teqne	r5, ip
 8000732:	d00c      	beq.n	800074e <__aeabi_dmul+0x206>
 8000734:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000738:	bf18      	it	ne
 800073a:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800073e:	d1d1      	bne.n	80006e4 <__aeabi_dmul+0x19c>
 8000740:	ea81 0103 	eor.w	r1, r1, r3
 8000744:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000748:	f04f 0000 	mov.w	r0, #0
 800074c:	bd70      	pop	{r4, r5, r6, pc}
 800074e:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000752:	bf06      	itte	eq
 8000754:	4610      	moveq	r0, r2
 8000756:	4619      	moveq	r1, r3
 8000758:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800075c:	d019      	beq.n	8000792 <__aeabi_dmul+0x24a>
 800075e:	ea94 0f0c 	teq	r4, ip
 8000762:	d102      	bne.n	800076a <__aeabi_dmul+0x222>
 8000764:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 8000768:	d113      	bne.n	8000792 <__aeabi_dmul+0x24a>
 800076a:	ea95 0f0c 	teq	r5, ip
 800076e:	d105      	bne.n	800077c <__aeabi_dmul+0x234>
 8000770:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 8000774:	bf1c      	itt	ne
 8000776:	4610      	movne	r0, r2
 8000778:	4619      	movne	r1, r3
 800077a:	d10a      	bne.n	8000792 <__aeabi_dmul+0x24a>
 800077c:	ea81 0103 	eor.w	r1, r1, r3
 8000780:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000784:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 8000788:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 800078c:	f04f 0000 	mov.w	r0, #0
 8000790:	bd70      	pop	{r4, r5, r6, pc}
 8000792:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 8000796:	f441 0178 	orr.w	r1, r1, #16252928	; 0xf80000
 800079a:	bd70      	pop	{r4, r5, r6, pc}

0800079c <__aeabi_ddiv>:
 800079c:	b570      	push	{r4, r5, r6, lr}
 800079e:	f04f 0cff 	mov.w	ip, #255	; 0xff
 80007a2:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 80007a6:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 80007aa:	bf1d      	ittte	ne
 80007ac:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 80007b0:	ea94 0f0c 	teqne	r4, ip
 80007b4:	ea95 0f0c 	teqne	r5, ip
 80007b8:	f000 f8a7 	bleq	800090a <__aeabi_ddiv+0x16e>
 80007bc:	eba4 0405 	sub.w	r4, r4, r5
 80007c0:	ea81 0e03 	eor.w	lr, r1, r3
 80007c4:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 80007c8:	ea4f 3101 	mov.w	r1, r1, lsl #12
 80007cc:	f000 8088 	beq.w	80008e0 <__aeabi_ddiv+0x144>
 80007d0:	ea4f 3303 	mov.w	r3, r3, lsl #12
 80007d4:	f04f 5580 	mov.w	r5, #268435456	; 0x10000000
 80007d8:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 80007dc:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 80007e0:	ea4f 2202 	mov.w	r2, r2, lsl #8
 80007e4:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 80007e8:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 80007ec:	ea4f 2600 	mov.w	r6, r0, lsl #8
 80007f0:	f00e 4100 	and.w	r1, lr, #2147483648	; 0x80000000
 80007f4:	429d      	cmp	r5, r3
 80007f6:	bf08      	it	eq
 80007f8:	4296      	cmpeq	r6, r2
 80007fa:	f144 04fd 	adc.w	r4, r4, #253	; 0xfd
 80007fe:	f504 7440 	add.w	r4, r4, #768	; 0x300
 8000802:	d202      	bcs.n	800080a <__aeabi_ddiv+0x6e>
 8000804:	085b      	lsrs	r3, r3, #1
 8000806:	ea4f 0232 	mov.w	r2, r2, rrx
 800080a:	1ab6      	subs	r6, r6, r2
 800080c:	eb65 0503 	sbc.w	r5, r5, r3
 8000810:	085b      	lsrs	r3, r3, #1
 8000812:	ea4f 0232 	mov.w	r2, r2, rrx
 8000816:	f44f 1080 	mov.w	r0, #1048576	; 0x100000
 800081a:	f44f 2c00 	mov.w	ip, #524288	; 0x80000
 800081e:	ebb6 0e02 	subs.w	lr, r6, r2
 8000822:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000826:	bf22      	ittt	cs
 8000828:	1ab6      	subcs	r6, r6, r2
 800082a:	4675      	movcs	r5, lr
 800082c:	ea40 000c 	orrcs.w	r0, r0, ip
 8000830:	085b      	lsrs	r3, r3, #1
 8000832:	ea4f 0232 	mov.w	r2, r2, rrx
 8000836:	ebb6 0e02 	subs.w	lr, r6, r2
 800083a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800083e:	bf22      	ittt	cs
 8000840:	1ab6      	subcs	r6, r6, r2
 8000842:	4675      	movcs	r5, lr
 8000844:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 8000848:	085b      	lsrs	r3, r3, #1
 800084a:	ea4f 0232 	mov.w	r2, r2, rrx
 800084e:	ebb6 0e02 	subs.w	lr, r6, r2
 8000852:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000856:	bf22      	ittt	cs
 8000858:	1ab6      	subcs	r6, r6, r2
 800085a:	4675      	movcs	r5, lr
 800085c:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 8000860:	085b      	lsrs	r3, r3, #1
 8000862:	ea4f 0232 	mov.w	r2, r2, rrx
 8000866:	ebb6 0e02 	subs.w	lr, r6, r2
 800086a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800086e:	bf22      	ittt	cs
 8000870:	1ab6      	subcs	r6, r6, r2
 8000872:	4675      	movcs	r5, lr
 8000874:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 8000878:	ea55 0e06 	orrs.w	lr, r5, r6
 800087c:	d018      	beq.n	80008b0 <__aeabi_ddiv+0x114>
 800087e:	ea4f 1505 	mov.w	r5, r5, lsl #4
 8000882:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 8000886:	ea4f 1606 	mov.w	r6, r6, lsl #4
 800088a:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 800088e:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 8000892:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 8000896:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 800089a:	d1c0      	bne.n	800081e <__aeabi_ddiv+0x82>
 800089c:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 80008a0:	d10b      	bne.n	80008ba <__aeabi_ddiv+0x11e>
 80008a2:	ea41 0100 	orr.w	r1, r1, r0
 80008a6:	f04f 0000 	mov.w	r0, #0
 80008aa:	f04f 4c00 	mov.w	ip, #2147483648	; 0x80000000
 80008ae:	e7b6      	b.n	800081e <__aeabi_ddiv+0x82>
 80008b0:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 80008b4:	bf04      	itt	eq
 80008b6:	4301      	orreq	r1, r0
 80008b8:	2000      	moveq	r0, #0
 80008ba:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 80008be:	bf88      	it	hi
 80008c0:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 80008c4:	f63f aeaf 	bhi.w	8000626 <__aeabi_dmul+0xde>
 80008c8:	ebb5 0c03 	subs.w	ip, r5, r3
 80008cc:	bf04      	itt	eq
 80008ce:	ebb6 0c02 	subseq.w	ip, r6, r2
 80008d2:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80008d6:	f150 0000 	adcs.w	r0, r0, #0
 80008da:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80008de:	bd70      	pop	{r4, r5, r6, pc}
 80008e0:	f00e 4e00 	and.w	lr, lr, #2147483648	; 0x80000000
 80008e4:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 80008e8:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 80008ec:	bfc2      	ittt	gt
 80008ee:	ebd4 050c 	rsbsgt	r5, r4, ip
 80008f2:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80008f6:	bd70      	popgt	{r4, r5, r6, pc}
 80008f8:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 80008fc:	f04f 0e00 	mov.w	lr, #0
 8000900:	3c01      	subs	r4, #1
 8000902:	e690      	b.n	8000626 <__aeabi_dmul+0xde>
 8000904:	ea45 0e06 	orr.w	lr, r5, r6
 8000908:	e68d      	b.n	8000626 <__aeabi_dmul+0xde>
 800090a:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 800090e:	ea94 0f0c 	teq	r4, ip
 8000912:	bf08      	it	eq
 8000914:	ea95 0f0c 	teqeq	r5, ip
 8000918:	f43f af3b 	beq.w	8000792 <__aeabi_dmul+0x24a>
 800091c:	ea94 0f0c 	teq	r4, ip
 8000920:	d10a      	bne.n	8000938 <__aeabi_ddiv+0x19c>
 8000922:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 8000926:	f47f af34 	bne.w	8000792 <__aeabi_dmul+0x24a>
 800092a:	ea95 0f0c 	teq	r5, ip
 800092e:	f47f af25 	bne.w	800077c <__aeabi_dmul+0x234>
 8000932:	4610      	mov	r0, r2
 8000934:	4619      	mov	r1, r3
 8000936:	e72c      	b.n	8000792 <__aeabi_dmul+0x24a>
 8000938:	ea95 0f0c 	teq	r5, ip
 800093c:	d106      	bne.n	800094c <__aeabi_ddiv+0x1b0>
 800093e:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000942:	f43f aefd 	beq.w	8000740 <__aeabi_dmul+0x1f8>
 8000946:	4610      	mov	r0, r2
 8000948:	4619      	mov	r1, r3
 800094a:	e722      	b.n	8000792 <__aeabi_dmul+0x24a>
 800094c:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000950:	bf18      	it	ne
 8000952:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8000956:	f47f aec5 	bne.w	80006e4 <__aeabi_dmul+0x19c>
 800095a:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 800095e:	f47f af0d 	bne.w	800077c <__aeabi_dmul+0x234>
 8000962:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 8000966:	f47f aeeb 	bne.w	8000740 <__aeabi_dmul+0x1f8>
 800096a:	e712      	b.n	8000792 <__aeabi_dmul+0x24a>

0800096c <__gedf2>:
 800096c:	f04f 3cff 	mov.w	ip, #4294967295	; 0xffffffff
 8000970:	e006      	b.n	8000980 <__cmpdf2+0x4>
 8000972:	bf00      	nop

08000974 <__ledf2>:
 8000974:	f04f 0c01 	mov.w	ip, #1
 8000978:	e002      	b.n	8000980 <__cmpdf2+0x4>
 800097a:	bf00      	nop

0800097c <__cmpdf2>:
 800097c:	f04f 0c01 	mov.w	ip, #1
 8000980:	f84d cd04 	str.w	ip, [sp, #-4]!
 8000984:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000988:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 800098c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000990:	bf18      	it	ne
 8000992:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
 8000996:	d01b      	beq.n	80009d0 <__cmpdf2+0x54>
 8000998:	b001      	add	sp, #4
 800099a:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
 800099e:	bf0c      	ite	eq
 80009a0:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
 80009a4:	ea91 0f03 	teqne	r1, r3
 80009a8:	bf02      	ittt	eq
 80009aa:	ea90 0f02 	teqeq	r0, r2
 80009ae:	2000      	moveq	r0, #0
 80009b0:	4770      	bxeq	lr
 80009b2:	f110 0f00 	cmn.w	r0, #0
 80009b6:	ea91 0f03 	teq	r1, r3
 80009ba:	bf58      	it	pl
 80009bc:	4299      	cmppl	r1, r3
 80009be:	bf08      	it	eq
 80009c0:	4290      	cmpeq	r0, r2
 80009c2:	bf2c      	ite	cs
 80009c4:	17d8      	asrcs	r0, r3, #31
 80009c6:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
 80009ca:	f040 0001 	orr.w	r0, r0, #1
 80009ce:	4770      	bx	lr
 80009d0:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 80009d4:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 80009d8:	d102      	bne.n	80009e0 <__cmpdf2+0x64>
 80009da:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 80009de:	d107      	bne.n	80009f0 <__cmpdf2+0x74>
 80009e0:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 80009e4:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 80009e8:	d1d6      	bne.n	8000998 <__cmpdf2+0x1c>
 80009ea:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 80009ee:	d0d3      	beq.n	8000998 <__cmpdf2+0x1c>
 80009f0:	f85d 0b04 	ldr.w	r0, [sp], #4
 80009f4:	4770      	bx	lr
 80009f6:	bf00      	nop

080009f8 <__aeabi_cdrcmple>:
 80009f8:	4684      	mov	ip, r0
 80009fa:	4610      	mov	r0, r2
 80009fc:	4662      	mov	r2, ip
 80009fe:	468c      	mov	ip, r1
 8000a00:	4619      	mov	r1, r3
 8000a02:	4663      	mov	r3, ip
 8000a04:	e000      	b.n	8000a08 <__aeabi_cdcmpeq>
 8000a06:	bf00      	nop

08000a08 <__aeabi_cdcmpeq>:
 8000a08:	b501      	push	{r0, lr}
 8000a0a:	f7ff ffb7 	bl	800097c <__cmpdf2>
 8000a0e:	2800      	cmp	r0, #0
 8000a10:	bf48      	it	mi
 8000a12:	f110 0f00 	cmnmi.w	r0, #0
 8000a16:	bd01      	pop	{r0, pc}

08000a18 <__aeabi_dcmpeq>:
 8000a18:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000a1c:	f7ff fff4 	bl	8000a08 <__aeabi_cdcmpeq>
 8000a20:	bf0c      	ite	eq
 8000a22:	2001      	moveq	r0, #1
 8000a24:	2000      	movne	r0, #0
 8000a26:	f85d fb08 	ldr.w	pc, [sp], #8
 8000a2a:	bf00      	nop

08000a2c <__aeabi_dcmplt>:
 8000a2c:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000a30:	f7ff ffea 	bl	8000a08 <__aeabi_cdcmpeq>
 8000a34:	bf34      	ite	cc
 8000a36:	2001      	movcc	r0, #1
 8000a38:	2000      	movcs	r0, #0
 8000a3a:	f85d fb08 	ldr.w	pc, [sp], #8
 8000a3e:	bf00      	nop

08000a40 <__aeabi_dcmple>:
 8000a40:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000a44:	f7ff ffe0 	bl	8000a08 <__aeabi_cdcmpeq>
 8000a48:	bf94      	ite	ls
 8000a4a:	2001      	movls	r0, #1
 8000a4c:	2000      	movhi	r0, #0
 8000a4e:	f85d fb08 	ldr.w	pc, [sp], #8
 8000a52:	bf00      	nop

08000a54 <__aeabi_dcmpge>:
 8000a54:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000a58:	f7ff ffce 	bl	80009f8 <__aeabi_cdrcmple>
 8000a5c:	bf94      	ite	ls
 8000a5e:	2001      	movls	r0, #1
 8000a60:	2000      	movhi	r0, #0
 8000a62:	f85d fb08 	ldr.w	pc, [sp], #8
 8000a66:	bf00      	nop

08000a68 <__aeabi_dcmpgt>:
 8000a68:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000a6c:	f7ff ffc4 	bl	80009f8 <__aeabi_cdrcmple>
 8000a70:	bf34      	ite	cc
 8000a72:	2001      	movcc	r0, #1
 8000a74:	2000      	movcs	r0, #0
 8000a76:	f85d fb08 	ldr.w	pc, [sp], #8
 8000a7a:	bf00      	nop

08000a7c <__aeabi_d2iz>:
 8000a7c:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000a80:	f512 1200 	adds.w	r2, r2, #2097152	; 0x200000
 8000a84:	d215      	bcs.n	8000ab2 <__aeabi_d2iz+0x36>
 8000a86:	d511      	bpl.n	8000aac <__aeabi_d2iz+0x30>
 8000a88:	f46f 7378 	mvn.w	r3, #992	; 0x3e0
 8000a8c:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000a90:	d912      	bls.n	8000ab8 <__aeabi_d2iz+0x3c>
 8000a92:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000a96:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8000a9a:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000a9e:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 8000aa2:	fa23 f002 	lsr.w	r0, r3, r2
 8000aa6:	bf18      	it	ne
 8000aa8:	4240      	negne	r0, r0
 8000aaa:	4770      	bx	lr
 8000aac:	f04f 0000 	mov.w	r0, #0
 8000ab0:	4770      	bx	lr
 8000ab2:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000ab6:	d105      	bne.n	8000ac4 <__aeabi_d2iz+0x48>
 8000ab8:	f011 4000 	ands.w	r0, r1, #2147483648	; 0x80000000
 8000abc:	bf08      	it	eq
 8000abe:	f06f 4000 	mvneq.w	r0, #2147483648	; 0x80000000
 8000ac2:	4770      	bx	lr
 8000ac4:	f04f 0000 	mov.w	r0, #0
 8000ac8:	4770      	bx	lr
 8000aca:	bf00      	nop

08000acc <__aeabi_d2f>:
 8000acc:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000ad0:	f1b2 43e0 	subs.w	r3, r2, #1879048192	; 0x70000000
 8000ad4:	bf24      	itt	cs
 8000ad6:	f5b3 1c00 	subscs.w	ip, r3, #2097152	; 0x200000
 8000ada:	f1dc 5cfe 	rsbscs	ip, ip, #532676608	; 0x1fc00000
 8000ade:	d90d      	bls.n	8000afc <__aeabi_d2f+0x30>
 8000ae0:	f001 4c00 	and.w	ip, r1, #2147483648	; 0x80000000
 8000ae4:	ea4f 02c0 	mov.w	r2, r0, lsl #3
 8000ae8:	ea4c 7050 	orr.w	r0, ip, r0, lsr #29
 8000aec:	f1b2 4f00 	cmp.w	r2, #2147483648	; 0x80000000
 8000af0:	eb40 0083 	adc.w	r0, r0, r3, lsl #2
 8000af4:	bf08      	it	eq
 8000af6:	f020 0001 	biceq.w	r0, r0, #1
 8000afa:	4770      	bx	lr
 8000afc:	f011 4f80 	tst.w	r1, #1073741824	; 0x40000000
 8000b00:	d121      	bne.n	8000b46 <__aeabi_d2f+0x7a>
 8000b02:	f113 7238 	adds.w	r2, r3, #48234496	; 0x2e00000
 8000b06:	bfbc      	itt	lt
 8000b08:	f001 4000 	andlt.w	r0, r1, #2147483648	; 0x80000000
 8000b0c:	4770      	bxlt	lr
 8000b0e:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000b12:	ea4f 5252 	mov.w	r2, r2, lsr #21
 8000b16:	f1c2 0218 	rsb	r2, r2, #24
 8000b1a:	f1c2 0c20 	rsb	ip, r2, #32
 8000b1e:	fa10 f30c 	lsls.w	r3, r0, ip
 8000b22:	fa20 f002 	lsr.w	r0, r0, r2
 8000b26:	bf18      	it	ne
 8000b28:	f040 0001 	orrne.w	r0, r0, #1
 8000b2c:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000b30:	ea4f 23d3 	mov.w	r3, r3, lsr #11
 8000b34:	fa03 fc0c 	lsl.w	ip, r3, ip
 8000b38:	ea40 000c 	orr.w	r0, r0, ip
 8000b3c:	fa23 f302 	lsr.w	r3, r3, r2
 8000b40:	ea4f 0343 	mov.w	r3, r3, lsl #1
 8000b44:	e7cc      	b.n	8000ae0 <__aeabi_d2f+0x14>
 8000b46:	ea7f 5362 	mvns.w	r3, r2, asr #21
 8000b4a:	d107      	bne.n	8000b5c <__aeabi_d2f+0x90>
 8000b4c:	ea50 3301 	orrs.w	r3, r0, r1, lsl #12
 8000b50:	bf1e      	ittt	ne
 8000b52:	f04f 40fe 	movne.w	r0, #2130706432	; 0x7f000000
 8000b56:	f440 0040 	orrne.w	r0, r0, #12582912	; 0xc00000
 8000b5a:	4770      	bxne	lr
 8000b5c:	f001 4000 	and.w	r0, r1, #2147483648	; 0x80000000
 8000b60:	f040 40fe 	orr.w	r0, r0, #2130706432	; 0x7f000000
 8000b64:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
 8000b68:	4770      	bx	lr
 8000b6a:	bf00      	nop

08000b6c <__aeabi_uldivmod>:
 8000b6c:	b953      	cbnz	r3, 8000b84 <__aeabi_uldivmod+0x18>
 8000b6e:	b94a      	cbnz	r2, 8000b84 <__aeabi_uldivmod+0x18>
 8000b70:	2900      	cmp	r1, #0
 8000b72:	bf08      	it	eq
 8000b74:	2800      	cmpeq	r0, #0
 8000b76:	bf1c      	itt	ne
 8000b78:	f04f 31ff 	movne.w	r1, #4294967295	; 0xffffffff
 8000b7c:	f04f 30ff 	movne.w	r0, #4294967295	; 0xffffffff
 8000b80:	f000 b96e 	b.w	8000e60 <__aeabi_idiv0>
 8000b84:	f1ad 0c08 	sub.w	ip, sp, #8
 8000b88:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000b8c:	f000 f806 	bl	8000b9c <__udivmoddi4>
 8000b90:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000b94:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000b98:	b004      	add	sp, #16
 8000b9a:	4770      	bx	lr

08000b9c <__udivmoddi4>:
 8000b9c:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8000ba0:	9d08      	ldr	r5, [sp, #32]
 8000ba2:	4604      	mov	r4, r0
 8000ba4:	468c      	mov	ip, r1
 8000ba6:	2b00      	cmp	r3, #0
 8000ba8:	f040 8083 	bne.w	8000cb2 <__udivmoddi4+0x116>
 8000bac:	428a      	cmp	r2, r1
 8000bae:	4617      	mov	r7, r2
 8000bb0:	d947      	bls.n	8000c42 <__udivmoddi4+0xa6>
 8000bb2:	fab2 f282 	clz	r2, r2
 8000bb6:	b142      	cbz	r2, 8000bca <__udivmoddi4+0x2e>
 8000bb8:	f1c2 0020 	rsb	r0, r2, #32
 8000bbc:	fa24 f000 	lsr.w	r0, r4, r0
 8000bc0:	4091      	lsls	r1, r2
 8000bc2:	4097      	lsls	r7, r2
 8000bc4:	ea40 0c01 	orr.w	ip, r0, r1
 8000bc8:	4094      	lsls	r4, r2
 8000bca:	ea4f 4817 	mov.w	r8, r7, lsr #16
 8000bce:	0c23      	lsrs	r3, r4, #16
 8000bd0:	fbbc f6f8 	udiv	r6, ip, r8
 8000bd4:	fa1f fe87 	uxth.w	lr, r7
 8000bd8:	fb08 c116 	mls	r1, r8, r6, ip
 8000bdc:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 8000be0:	fb06 f10e 	mul.w	r1, r6, lr
 8000be4:	4299      	cmp	r1, r3
 8000be6:	d909      	bls.n	8000bfc <__udivmoddi4+0x60>
 8000be8:	18fb      	adds	r3, r7, r3
 8000bea:	f106 30ff 	add.w	r0, r6, #4294967295	; 0xffffffff
 8000bee:	f080 8119 	bcs.w	8000e24 <__udivmoddi4+0x288>
 8000bf2:	4299      	cmp	r1, r3
 8000bf4:	f240 8116 	bls.w	8000e24 <__udivmoddi4+0x288>
 8000bf8:	3e02      	subs	r6, #2
 8000bfa:	443b      	add	r3, r7
 8000bfc:	1a5b      	subs	r3, r3, r1
 8000bfe:	b2a4      	uxth	r4, r4
 8000c00:	fbb3 f0f8 	udiv	r0, r3, r8
 8000c04:	fb08 3310 	mls	r3, r8, r0, r3
 8000c08:	ea44 4403 	orr.w	r4, r4, r3, lsl #16
 8000c0c:	fb00 fe0e 	mul.w	lr, r0, lr
 8000c10:	45a6      	cmp	lr, r4
 8000c12:	d909      	bls.n	8000c28 <__udivmoddi4+0x8c>
 8000c14:	193c      	adds	r4, r7, r4
 8000c16:	f100 33ff 	add.w	r3, r0, #4294967295	; 0xffffffff
 8000c1a:	f080 8105 	bcs.w	8000e28 <__udivmoddi4+0x28c>
 8000c1e:	45a6      	cmp	lr, r4
 8000c20:	f240 8102 	bls.w	8000e28 <__udivmoddi4+0x28c>
 8000c24:	3802      	subs	r0, #2
 8000c26:	443c      	add	r4, r7
 8000c28:	ea40 4006 	orr.w	r0, r0, r6, lsl #16
 8000c2c:	eba4 040e 	sub.w	r4, r4, lr
 8000c30:	2600      	movs	r6, #0
 8000c32:	b11d      	cbz	r5, 8000c3c <__udivmoddi4+0xa0>
 8000c34:	40d4      	lsrs	r4, r2
 8000c36:	2300      	movs	r3, #0
 8000c38:	e9c5 4300 	strd	r4, r3, [r5]
 8000c3c:	4631      	mov	r1, r6
 8000c3e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000c42:	b902      	cbnz	r2, 8000c46 <__udivmoddi4+0xaa>
 8000c44:	deff      	udf	#255	; 0xff
 8000c46:	fab2 f282 	clz	r2, r2
 8000c4a:	2a00      	cmp	r2, #0
 8000c4c:	d150      	bne.n	8000cf0 <__udivmoddi4+0x154>
 8000c4e:	1bcb      	subs	r3, r1, r7
 8000c50:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000c54:	fa1f f887 	uxth.w	r8, r7
 8000c58:	2601      	movs	r6, #1
 8000c5a:	fbb3 fcfe 	udiv	ip, r3, lr
 8000c5e:	0c21      	lsrs	r1, r4, #16
 8000c60:	fb0e 331c 	mls	r3, lr, ip, r3
 8000c64:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 8000c68:	fb08 f30c 	mul.w	r3, r8, ip
 8000c6c:	428b      	cmp	r3, r1
 8000c6e:	d907      	bls.n	8000c80 <__udivmoddi4+0xe4>
 8000c70:	1879      	adds	r1, r7, r1
 8000c72:	f10c 30ff 	add.w	r0, ip, #4294967295	; 0xffffffff
 8000c76:	d202      	bcs.n	8000c7e <__udivmoddi4+0xe2>
 8000c78:	428b      	cmp	r3, r1
 8000c7a:	f200 80e9 	bhi.w	8000e50 <__udivmoddi4+0x2b4>
 8000c7e:	4684      	mov	ip, r0
 8000c80:	1ac9      	subs	r1, r1, r3
 8000c82:	b2a3      	uxth	r3, r4
 8000c84:	fbb1 f0fe 	udiv	r0, r1, lr
 8000c88:	fb0e 1110 	mls	r1, lr, r0, r1
 8000c8c:	ea43 4401 	orr.w	r4, r3, r1, lsl #16
 8000c90:	fb08 f800 	mul.w	r8, r8, r0
 8000c94:	45a0      	cmp	r8, r4
 8000c96:	d907      	bls.n	8000ca8 <__udivmoddi4+0x10c>
 8000c98:	193c      	adds	r4, r7, r4
 8000c9a:	f100 33ff 	add.w	r3, r0, #4294967295	; 0xffffffff
 8000c9e:	d202      	bcs.n	8000ca6 <__udivmoddi4+0x10a>
 8000ca0:	45a0      	cmp	r8, r4
 8000ca2:	f200 80d9 	bhi.w	8000e58 <__udivmoddi4+0x2bc>
 8000ca6:	4618      	mov	r0, r3
 8000ca8:	eba4 0408 	sub.w	r4, r4, r8
 8000cac:	ea40 400c 	orr.w	r0, r0, ip, lsl #16
 8000cb0:	e7bf      	b.n	8000c32 <__udivmoddi4+0x96>
 8000cb2:	428b      	cmp	r3, r1
 8000cb4:	d909      	bls.n	8000cca <__udivmoddi4+0x12e>
 8000cb6:	2d00      	cmp	r5, #0
 8000cb8:	f000 80b1 	beq.w	8000e1e <__udivmoddi4+0x282>
 8000cbc:	2600      	movs	r6, #0
 8000cbe:	e9c5 0100 	strd	r0, r1, [r5]
 8000cc2:	4630      	mov	r0, r6
 8000cc4:	4631      	mov	r1, r6
 8000cc6:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000cca:	fab3 f683 	clz	r6, r3
 8000cce:	2e00      	cmp	r6, #0
 8000cd0:	d14a      	bne.n	8000d68 <__udivmoddi4+0x1cc>
 8000cd2:	428b      	cmp	r3, r1
 8000cd4:	d302      	bcc.n	8000cdc <__udivmoddi4+0x140>
 8000cd6:	4282      	cmp	r2, r0
 8000cd8:	f200 80b8 	bhi.w	8000e4c <__udivmoddi4+0x2b0>
 8000cdc:	1a84      	subs	r4, r0, r2
 8000cde:	eb61 0103 	sbc.w	r1, r1, r3
 8000ce2:	2001      	movs	r0, #1
 8000ce4:	468c      	mov	ip, r1
 8000ce6:	2d00      	cmp	r5, #0
 8000ce8:	d0a8      	beq.n	8000c3c <__udivmoddi4+0xa0>
 8000cea:	e9c5 4c00 	strd	r4, ip, [r5]
 8000cee:	e7a5      	b.n	8000c3c <__udivmoddi4+0xa0>
 8000cf0:	f1c2 0320 	rsb	r3, r2, #32
 8000cf4:	fa20 f603 	lsr.w	r6, r0, r3
 8000cf8:	4097      	lsls	r7, r2
 8000cfa:	fa01 f002 	lsl.w	r0, r1, r2
 8000cfe:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000d02:	40d9      	lsrs	r1, r3
 8000d04:	4330      	orrs	r0, r6
 8000d06:	0c03      	lsrs	r3, r0, #16
 8000d08:	fbb1 f6fe 	udiv	r6, r1, lr
 8000d0c:	fa1f f887 	uxth.w	r8, r7
 8000d10:	fb0e 1116 	mls	r1, lr, r6, r1
 8000d14:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 8000d18:	fb06 f108 	mul.w	r1, r6, r8
 8000d1c:	4299      	cmp	r1, r3
 8000d1e:	fa04 f402 	lsl.w	r4, r4, r2
 8000d22:	d909      	bls.n	8000d38 <__udivmoddi4+0x19c>
 8000d24:	18fb      	adds	r3, r7, r3
 8000d26:	f106 3cff 	add.w	ip, r6, #4294967295	; 0xffffffff
 8000d2a:	f080 808d 	bcs.w	8000e48 <__udivmoddi4+0x2ac>
 8000d2e:	4299      	cmp	r1, r3
 8000d30:	f240 808a 	bls.w	8000e48 <__udivmoddi4+0x2ac>
 8000d34:	3e02      	subs	r6, #2
 8000d36:	443b      	add	r3, r7
 8000d38:	1a5b      	subs	r3, r3, r1
 8000d3a:	b281      	uxth	r1, r0
 8000d3c:	fbb3 f0fe 	udiv	r0, r3, lr
 8000d40:	fb0e 3310 	mls	r3, lr, r0, r3
 8000d44:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 8000d48:	fb00 f308 	mul.w	r3, r0, r8
 8000d4c:	428b      	cmp	r3, r1
 8000d4e:	d907      	bls.n	8000d60 <__udivmoddi4+0x1c4>
 8000d50:	1879      	adds	r1, r7, r1
 8000d52:	f100 3cff 	add.w	ip, r0, #4294967295	; 0xffffffff
 8000d56:	d273      	bcs.n	8000e40 <__udivmoddi4+0x2a4>
 8000d58:	428b      	cmp	r3, r1
 8000d5a:	d971      	bls.n	8000e40 <__udivmoddi4+0x2a4>
 8000d5c:	3802      	subs	r0, #2
 8000d5e:	4439      	add	r1, r7
 8000d60:	1acb      	subs	r3, r1, r3
 8000d62:	ea40 4606 	orr.w	r6, r0, r6, lsl #16
 8000d66:	e778      	b.n	8000c5a <__udivmoddi4+0xbe>
 8000d68:	f1c6 0c20 	rsb	ip, r6, #32
 8000d6c:	fa03 f406 	lsl.w	r4, r3, r6
 8000d70:	fa22 f30c 	lsr.w	r3, r2, ip
 8000d74:	431c      	orrs	r4, r3
 8000d76:	fa20 f70c 	lsr.w	r7, r0, ip
 8000d7a:	fa01 f306 	lsl.w	r3, r1, r6
 8000d7e:	ea4f 4e14 	mov.w	lr, r4, lsr #16
 8000d82:	fa21 f10c 	lsr.w	r1, r1, ip
 8000d86:	431f      	orrs	r7, r3
 8000d88:	0c3b      	lsrs	r3, r7, #16
 8000d8a:	fbb1 f9fe 	udiv	r9, r1, lr
 8000d8e:	fa1f f884 	uxth.w	r8, r4
 8000d92:	fb0e 1119 	mls	r1, lr, r9, r1
 8000d96:	ea43 4101 	orr.w	r1, r3, r1, lsl #16
 8000d9a:	fb09 fa08 	mul.w	sl, r9, r8
 8000d9e:	458a      	cmp	sl, r1
 8000da0:	fa02 f206 	lsl.w	r2, r2, r6
 8000da4:	fa00 f306 	lsl.w	r3, r0, r6
 8000da8:	d908      	bls.n	8000dbc <__udivmoddi4+0x220>
 8000daa:	1861      	adds	r1, r4, r1
 8000dac:	f109 30ff 	add.w	r0, r9, #4294967295	; 0xffffffff
 8000db0:	d248      	bcs.n	8000e44 <__udivmoddi4+0x2a8>
 8000db2:	458a      	cmp	sl, r1
 8000db4:	d946      	bls.n	8000e44 <__udivmoddi4+0x2a8>
 8000db6:	f1a9 0902 	sub.w	r9, r9, #2
 8000dba:	4421      	add	r1, r4
 8000dbc:	eba1 010a 	sub.w	r1, r1, sl
 8000dc0:	b2bf      	uxth	r7, r7
 8000dc2:	fbb1 f0fe 	udiv	r0, r1, lr
 8000dc6:	fb0e 1110 	mls	r1, lr, r0, r1
 8000dca:	ea47 4701 	orr.w	r7, r7, r1, lsl #16
 8000dce:	fb00 f808 	mul.w	r8, r0, r8
 8000dd2:	45b8      	cmp	r8, r7
 8000dd4:	d907      	bls.n	8000de6 <__udivmoddi4+0x24a>
 8000dd6:	19e7      	adds	r7, r4, r7
 8000dd8:	f100 31ff 	add.w	r1, r0, #4294967295	; 0xffffffff
 8000ddc:	d22e      	bcs.n	8000e3c <__udivmoddi4+0x2a0>
 8000dde:	45b8      	cmp	r8, r7
 8000de0:	d92c      	bls.n	8000e3c <__udivmoddi4+0x2a0>
 8000de2:	3802      	subs	r0, #2
 8000de4:	4427      	add	r7, r4
 8000de6:	ea40 4009 	orr.w	r0, r0, r9, lsl #16
 8000dea:	eba7 0708 	sub.w	r7, r7, r8
 8000dee:	fba0 8902 	umull	r8, r9, r0, r2
 8000df2:	454f      	cmp	r7, r9
 8000df4:	46c6      	mov	lr, r8
 8000df6:	4649      	mov	r1, r9
 8000df8:	d31a      	bcc.n	8000e30 <__udivmoddi4+0x294>
 8000dfa:	d017      	beq.n	8000e2c <__udivmoddi4+0x290>
 8000dfc:	b15d      	cbz	r5, 8000e16 <__udivmoddi4+0x27a>
 8000dfe:	ebb3 020e 	subs.w	r2, r3, lr
 8000e02:	eb67 0701 	sbc.w	r7, r7, r1
 8000e06:	fa07 fc0c 	lsl.w	ip, r7, ip
 8000e0a:	40f2      	lsrs	r2, r6
 8000e0c:	ea4c 0202 	orr.w	r2, ip, r2
 8000e10:	40f7      	lsrs	r7, r6
 8000e12:	e9c5 2700 	strd	r2, r7, [r5]
 8000e16:	2600      	movs	r6, #0
 8000e18:	4631      	mov	r1, r6
 8000e1a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000e1e:	462e      	mov	r6, r5
 8000e20:	4628      	mov	r0, r5
 8000e22:	e70b      	b.n	8000c3c <__udivmoddi4+0xa0>
 8000e24:	4606      	mov	r6, r0
 8000e26:	e6e9      	b.n	8000bfc <__udivmoddi4+0x60>
 8000e28:	4618      	mov	r0, r3
 8000e2a:	e6fd      	b.n	8000c28 <__udivmoddi4+0x8c>
 8000e2c:	4543      	cmp	r3, r8
 8000e2e:	d2e5      	bcs.n	8000dfc <__udivmoddi4+0x260>
 8000e30:	ebb8 0e02 	subs.w	lr, r8, r2
 8000e34:	eb69 0104 	sbc.w	r1, r9, r4
 8000e38:	3801      	subs	r0, #1
 8000e3a:	e7df      	b.n	8000dfc <__udivmoddi4+0x260>
 8000e3c:	4608      	mov	r0, r1
 8000e3e:	e7d2      	b.n	8000de6 <__udivmoddi4+0x24a>
 8000e40:	4660      	mov	r0, ip
 8000e42:	e78d      	b.n	8000d60 <__udivmoddi4+0x1c4>
 8000e44:	4681      	mov	r9, r0
 8000e46:	e7b9      	b.n	8000dbc <__udivmoddi4+0x220>
 8000e48:	4666      	mov	r6, ip
 8000e4a:	e775      	b.n	8000d38 <__udivmoddi4+0x19c>
 8000e4c:	4630      	mov	r0, r6
 8000e4e:	e74a      	b.n	8000ce6 <__udivmoddi4+0x14a>
 8000e50:	f1ac 0c02 	sub.w	ip, ip, #2
 8000e54:	4439      	add	r1, r7
 8000e56:	e713      	b.n	8000c80 <__udivmoddi4+0xe4>
 8000e58:	3802      	subs	r0, #2
 8000e5a:	443c      	add	r4, r7
 8000e5c:	e724      	b.n	8000ca8 <__udivmoddi4+0x10c>
 8000e5e:	bf00      	nop

08000e60 <__aeabi_idiv0>:
 8000e60:	4770      	bx	lr
 8000e62:	bf00      	nop

08000e64 <MPU_Init>:
Axes3 resultGyro = { 0 };
Axes3 resultAccel = { 0 };

I2C_HandleTypeDef *hi2c;

HAL_StatusTypeDef MPU_Init(I2C_HandleTypeDef *I2C_handler) {
 8000e64:	b580      	push	{r7, lr}
 8000e66:	b086      	sub	sp, #24
 8000e68:	af02      	add	r7, sp, #8
 8000e6a:	6078      	str	r0, [r7, #4]
	hi2c = I2C_handler;
 8000e6c:	4a4e      	ldr	r2, [pc, #312]	; (8000fa8 <MPU_Init+0x144>)
 8000e6e:	687b      	ldr	r3, [r7, #4]
 8000e70:	6013      	str	r3, [r2, #0]
	HAL_StatusTypeDef returnValue = HAL_OK;
 8000e72:	2300      	movs	r3, #0
 8000e74:	73fb      	strb	r3, [r7, #15]
	uint8_t initializationBuffer[5] = { 0 };
 8000e76:	2300      	movs	r3, #0
 8000e78:	60bb      	str	r3, [r7, #8]
 8000e7a:	2300      	movs	r3, #0
 8000e7c:	733b      	strb	r3, [r7, #12]

	initializationBuffer[0] = MPU_PWR_MGT_1;
 8000e7e:	236b      	movs	r3, #107	; 0x6b
 8000e80:	723b      	strb	r3, [r7, #8]
	initializationBuffer[1] = 0x00; //Set clocksource to internal 8MHz oscillator
 8000e82:	2300      	movs	r3, #0
 8000e84:	727b      	strb	r3, [r7, #9]
	returnValue = HAL_I2C_Master_Transmit(hi2c, (MPU_Address << 1),
 8000e86:	4b48      	ldr	r3, [pc, #288]	; (8000fa8 <MPU_Init+0x144>)
 8000e88:	6818      	ldr	r0, [r3, #0]
 8000e8a:	2368      	movs	r3, #104	; 0x68
 8000e8c:	b29b      	uxth	r3, r3
 8000e8e:	005b      	lsls	r3, r3, #1
 8000e90:	b299      	uxth	r1, r3
 8000e92:	f107 0208 	add.w	r2, r7, #8
 8000e96:	230a      	movs	r3, #10
 8000e98:	9300      	str	r3, [sp, #0]
 8000e9a:	2302      	movs	r3, #2
 8000e9c:	f004 fa40 	bl	8005320 <HAL_I2C_Master_Transmit>
 8000ea0:	4603      	mov	r3, r0
 8000ea2:	73fb      	strb	r3, [r7, #15]
			initializationBuffer, 2, 10);
	if (returnValue != HAL_OK)
 8000ea4:	7bfb      	ldrb	r3, [r7, #15]
 8000ea6:	2b00      	cmp	r3, #0
 8000ea8:	d001      	beq.n	8000eae <MPU_Init+0x4a>
		return returnValue;
 8000eaa:	7bfb      	ldrb	r3, [r7, #15]
 8000eac:	e078      	b.n	8000fa0 <MPU_Init+0x13c>

	initializationBuffer[0] = SIGNAL_PATH_RESET;
 8000eae:	2368      	movs	r3, #104	; 0x68
 8000eb0:	723b      	strb	r3, [r7, #8]
	initializationBuffer[1] = 0x07; // Resets gyro, accel & temp signal path to disable any filtering
 8000eb2:	2307      	movs	r3, #7
 8000eb4:	727b      	strb	r3, [r7, #9]
	returnValue = HAL_I2C_Master_Transmit(hi2c, (MPU_Address << 1),
 8000eb6:	4b3c      	ldr	r3, [pc, #240]	; (8000fa8 <MPU_Init+0x144>)
 8000eb8:	6818      	ldr	r0, [r3, #0]
 8000eba:	2368      	movs	r3, #104	; 0x68
 8000ebc:	b29b      	uxth	r3, r3
 8000ebe:	005b      	lsls	r3, r3, #1
 8000ec0:	b299      	uxth	r1, r3
 8000ec2:	f107 0208 	add.w	r2, r7, #8
 8000ec6:	230a      	movs	r3, #10
 8000ec8:	9300      	str	r3, [sp, #0]
 8000eca:	2302      	movs	r3, #2
 8000ecc:	f004 fa28 	bl	8005320 <HAL_I2C_Master_Transmit>
 8000ed0:	4603      	mov	r3, r0
 8000ed2:	73fb      	strb	r3, [r7, #15]
			initializationBuffer, 2, 10);
	if (returnValue != HAL_OK)
 8000ed4:	7bfb      	ldrb	r3, [r7, #15]
 8000ed6:	2b00      	cmp	r3, #0
 8000ed8:	d001      	beq.n	8000ede <MPU_Init+0x7a>
		return returnValue;
 8000eda:	7bfb      	ldrb	r3, [r7, #15]
 8000edc:	e060      	b.n	8000fa0 <MPU_Init+0x13c>

	initializationBuffer[0] = DLPF_CFG;
 8000ede:	231a      	movs	r3, #26
 8000ee0:	723b      	strb	r3, [r7, #8]
	initializationBuffer[1] = 0x01; //Digital low pass filter disable & gyro sample rate at 1 kHz
 8000ee2:	2301      	movs	r3, #1
 8000ee4:	727b      	strb	r3, [r7, #9]
	returnValue = HAL_I2C_Master_Transmit(hi2c, (MPU_Address << 1),
 8000ee6:	4b30      	ldr	r3, [pc, #192]	; (8000fa8 <MPU_Init+0x144>)
 8000ee8:	6818      	ldr	r0, [r3, #0]
 8000eea:	2368      	movs	r3, #104	; 0x68
 8000eec:	b29b      	uxth	r3, r3
 8000eee:	005b      	lsls	r3, r3, #1
 8000ef0:	b299      	uxth	r1, r3
 8000ef2:	f107 0208 	add.w	r2, r7, #8
 8000ef6:	230a      	movs	r3, #10
 8000ef8:	9300      	str	r3, [sp, #0]
 8000efa:	2302      	movs	r3, #2
 8000efc:	f004 fa10 	bl	8005320 <HAL_I2C_Master_Transmit>
 8000f00:	4603      	mov	r3, r0
 8000f02:	73fb      	strb	r3, [r7, #15]
			initializationBuffer, 2, 10);
	if (returnValue != HAL_OK)
 8000f04:	7bfb      	ldrb	r3, [r7, #15]
 8000f06:	2b00      	cmp	r3, #0
 8000f08:	d001      	beq.n	8000f0e <MPU_Init+0xaa>
		return returnValue;
 8000f0a:	7bfb      	ldrb	r3, [r7, #15]
 8000f0c:	e048      	b.n	8000fa0 <MPU_Init+0x13c>

	initializationBuffer[0] = SMPLRT_DIV;
 8000f0e:	2319      	movs	r3, #25
 8000f10:	723b      	strb	r3, [r7, #8]
	initializationBuffer[1] = 0x00; //Sample Rate = Gyroscope Output Rate / (1 + SMPLRT_DIV)  @ 1kHz
 8000f12:	2300      	movs	r3, #0
 8000f14:	727b      	strb	r3, [r7, #9]
	returnValue = HAL_I2C_Master_Transmit(hi2c, (MPU_Address << 1),
 8000f16:	4b24      	ldr	r3, [pc, #144]	; (8000fa8 <MPU_Init+0x144>)
 8000f18:	6818      	ldr	r0, [r3, #0]
 8000f1a:	2368      	movs	r3, #104	; 0x68
 8000f1c:	b29b      	uxth	r3, r3
 8000f1e:	005b      	lsls	r3, r3, #1
 8000f20:	b299      	uxth	r1, r3
 8000f22:	f107 0208 	add.w	r2, r7, #8
 8000f26:	230a      	movs	r3, #10
 8000f28:	9300      	str	r3, [sp, #0]
 8000f2a:	2302      	movs	r3, #2
 8000f2c:	f004 f9f8 	bl	8005320 <HAL_I2C_Master_Transmit>
 8000f30:	4603      	mov	r3, r0
 8000f32:	73fb      	strb	r3, [r7, #15]
			initializationBuffer, 2, 10);
	if (returnValue != HAL_OK)
 8000f34:	7bfb      	ldrb	r3, [r7, #15]
 8000f36:	2b00      	cmp	r3, #0
 8000f38:	d001      	beq.n	8000f3e <MPU_Init+0xda>
		return returnValue;
 8000f3a:	7bfb      	ldrb	r3, [r7, #15]
 8000f3c:	e030      	b.n	8000fa0 <MPU_Init+0x13c>

	initializationBuffer[0] = GYRO_CONFIG;
 8000f3e:	231b      	movs	r3, #27
 8000f40:	723b      	strb	r3, [r7, #8]
	initializationBuffer[1] = GYRO_CONFIG_SCALE; // Sets the full scale to +-2000 degrees per second
 8000f42:	2318      	movs	r3, #24
 8000f44:	727b      	strb	r3, [r7, #9]
	returnValue = HAL_I2C_Master_Transmit(hi2c, (MPU_Address << 1),
 8000f46:	4b18      	ldr	r3, [pc, #96]	; (8000fa8 <MPU_Init+0x144>)
 8000f48:	6818      	ldr	r0, [r3, #0]
 8000f4a:	2368      	movs	r3, #104	; 0x68
 8000f4c:	b29b      	uxth	r3, r3
 8000f4e:	005b      	lsls	r3, r3, #1
 8000f50:	b299      	uxth	r1, r3
 8000f52:	f107 0208 	add.w	r2, r7, #8
 8000f56:	230a      	movs	r3, #10
 8000f58:	9300      	str	r3, [sp, #0]
 8000f5a:	2302      	movs	r3, #2
 8000f5c:	f004 f9e0 	bl	8005320 <HAL_I2C_Master_Transmit>
 8000f60:	4603      	mov	r3, r0
 8000f62:	73fb      	strb	r3, [r7, #15]
			initializationBuffer, 2, 10);
	if (returnValue != HAL_OK)
 8000f64:	7bfb      	ldrb	r3, [r7, #15]
 8000f66:	2b00      	cmp	r3, #0
 8000f68:	d001      	beq.n	8000f6e <MPU_Init+0x10a>
		return returnValue;
 8000f6a:	7bfb      	ldrb	r3, [r7, #15]
 8000f6c:	e018      	b.n	8000fa0 <MPU_Init+0x13c>

	initializationBuffer[0] = ACCEL_CONFIG;
 8000f6e:	231c      	movs	r3, #28
 8000f70:	723b      	strb	r3, [r7, #8]
	initializationBuffer[1] = ACCEL_CONFIG_SCALE; // Sets the accelerometer full scale to +-16g
 8000f72:	2318      	movs	r3, #24
 8000f74:	727b      	strb	r3, [r7, #9]
	returnValue = HAL_I2C_Master_Transmit(hi2c, (MPU_Address << 1),
 8000f76:	4b0c      	ldr	r3, [pc, #48]	; (8000fa8 <MPU_Init+0x144>)
 8000f78:	6818      	ldr	r0, [r3, #0]
 8000f7a:	2368      	movs	r3, #104	; 0x68
 8000f7c:	b29b      	uxth	r3, r3
 8000f7e:	005b      	lsls	r3, r3, #1
 8000f80:	b299      	uxth	r1, r3
 8000f82:	f107 0208 	add.w	r2, r7, #8
 8000f86:	230a      	movs	r3, #10
 8000f88:	9300      	str	r3, [sp, #0]
 8000f8a:	2302      	movs	r3, #2
 8000f8c:	f004 f9c8 	bl	8005320 <HAL_I2C_Master_Transmit>
 8000f90:	4603      	mov	r3, r0
 8000f92:	73fb      	strb	r3, [r7, #15]
			initializationBuffer, 2, 10);
	if (returnValue != HAL_OK)
 8000f94:	7bfb      	ldrb	r3, [r7, #15]
 8000f96:	2b00      	cmp	r3, #0
 8000f98:	d001      	beq.n	8000f9e <MPU_Init+0x13a>
		return returnValue;
 8000f9a:	7bfb      	ldrb	r3, [r7, #15]
 8000f9c:	e000      	b.n	8000fa0 <MPU_Init+0x13c>

	return returnValue;
 8000f9e:	7bfb      	ldrb	r3, [r7, #15]

}
 8000fa0:	4618      	mov	r0, r3
 8000fa2:	3710      	adds	r7, #16
 8000fa4:	46bd      	mov	sp, r7
 8000fa6:	bd80      	pop	{r7, pc}
 8000fa8:	20001a1c 	.word	0x20001a1c

08000fac <StructQueueFull>:
 *  Created on: Mar 16, 2021
 *      Author: Mikkel
 */
#include "circle_queue_struct.h"

int StructQueueFull(StructQueue *q){
 8000fac:	b480      	push	{r7}
 8000fae:	b083      	sub	sp, #12
 8000fb0:	af00      	add	r7, sp, #0
 8000fb2:	6078      	str	r0, [r7, #4]
	return (((q->pointWR +1) % q->queueLength) == q->pointRD);
 8000fb4:	687b      	ldr	r3, [r7, #4]
 8000fb6:	885b      	ldrh	r3, [r3, #2]
 8000fb8:	3301      	adds	r3, #1
 8000fba:	687a      	ldr	r2, [r7, #4]
 8000fbc:	8892      	ldrh	r2, [r2, #4]
 8000fbe:	fb93 f1f2 	sdiv	r1, r3, r2
 8000fc2:	fb02 f201 	mul.w	r2, r2, r1
 8000fc6:	1a9b      	subs	r3, r3, r2
 8000fc8:	687a      	ldr	r2, [r7, #4]
 8000fca:	8812      	ldrh	r2, [r2, #0]
 8000fcc:	4293      	cmp	r3, r2
 8000fce:	bf0c      	ite	eq
 8000fd0:	2301      	moveq	r3, #1
 8000fd2:	2300      	movne	r3, #0
 8000fd4:	b2db      	uxtb	r3, r3
}
 8000fd6:	4618      	mov	r0, r3
 8000fd8:	370c      	adds	r7, #12
 8000fda:	46bd      	mov	sp, r7
 8000fdc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000fe0:	4770      	bx	lr

08000fe2 <EnterStructQueue>:

int StructQueueEmpty(StructQueue *q){
	return (q->pointWR == q->pointRD);
}

int EnterStructQueue(StructQueue *q, Axes3 *data) {
 8000fe2:	b580      	push	{r7, lr}
 8000fe4:	b082      	sub	sp, #8
 8000fe6:	af00      	add	r7, sp, #0
 8000fe8:	6078      	str	r0, [r7, #4]
 8000fea:	6039      	str	r1, [r7, #0]

	if (StructQueueFull(q)) {
 8000fec:	6878      	ldr	r0, [r7, #4]
 8000fee:	f7ff ffdd 	bl	8000fac <StructQueueFull>
 8000ff2:	4603      	mov	r3, r0
 8000ff4:	2b00      	cmp	r3, #0
 8000ff6:	d001      	beq.n	8000ffc <EnterStructQueue+0x1a>
		return 0;
 8000ff8:	2300      	movs	r3, #0
 8000ffa:	e01f      	b.n	800103c <EnterStructQueue+0x5a>
	}
	else {
		q->queue[q->pointWR] = *data;
 8000ffc:	687b      	ldr	r3, [r7, #4]
 8000ffe:	689a      	ldr	r2, [r3, #8]
 8001000:	687b      	ldr	r3, [r7, #4]
 8001002:	885b      	ldrh	r3, [r3, #2]
 8001004:	4619      	mov	r1, r3
 8001006:	460b      	mov	r3, r1
 8001008:	005b      	lsls	r3, r3, #1
 800100a:	440b      	add	r3, r1
 800100c:	009b      	lsls	r3, r3, #2
 800100e:	4413      	add	r3, r2
 8001010:	683a      	ldr	r2, [r7, #0]
 8001012:	ca07      	ldmia	r2, {r0, r1, r2}
 8001014:	e883 0007 	stmia.w	r3, {r0, r1, r2}


		if ((q->pointWR + 1) == q->queueLength){
 8001018:	687b      	ldr	r3, [r7, #4]
 800101a:	885b      	ldrh	r3, [r3, #2]
 800101c:	3301      	adds	r3, #1
 800101e:	687a      	ldr	r2, [r7, #4]
 8001020:	8892      	ldrh	r2, [r2, #4]
 8001022:	4293      	cmp	r3, r2
 8001024:	d103      	bne.n	800102e <EnterStructQueue+0x4c>
			q->pointWR = 0;
 8001026:	687b      	ldr	r3, [r7, #4]
 8001028:	2200      	movs	r2, #0
 800102a:	805a      	strh	r2, [r3, #2]
 800102c:	e005      	b.n	800103a <EnterStructQueue+0x58>
		}
		else{
			q->pointWR += 1;
 800102e:	687b      	ldr	r3, [r7, #4]
 8001030:	885b      	ldrh	r3, [r3, #2]
 8001032:	3301      	adds	r3, #1
 8001034:	b29a      	uxth	r2, r3
 8001036:	687b      	ldr	r3, [r7, #4]
 8001038:	805a      	strh	r2, [r3, #2]
		}

	}
	return 1;
 800103a:	2301      	movs	r3, #1
}
 800103c:	4618      	mov	r0, r3
 800103e:	3708      	adds	r7, #8
 8001040:	46bd      	mov	sp, r7
 8001042:	bd80      	pop	{r7, pc}

08001044 <to_frame>:

#include "comm_relay.h"
#include "stdint.h"
#include "main.h"

int to_frame(char * frame, uint8_t *revolutionAddr, uint8_t *ID) {
 8001044:	b580      	push	{r7, lr}
 8001046:	b088      	sub	sp, #32
 8001048:	af00      	add	r7, sp, #0
 800104a:	60f8      	str	r0, [r7, #12]
 800104c:	60b9      	str	r1, [r7, #8]
 800104e:	607a      	str	r2, [r7, #4]

	int i = 2, j = 0, PACKAGE_SIZE = 0;
 8001050:	2302      	movs	r3, #2
 8001052:	61fb      	str	r3, [r7, #28]
 8001054:	2300      	movs	r3, #0
 8001056:	61bb      	str	r3, [r7, #24]
 8001058:	2300      	movs	r3, #0
 800105a:	617b      	str	r3, [r7, #20]

	frame[0] = COMM_DEL_START;
 800105c:	68fb      	ldr	r3, [r7, #12]
 800105e:	2224      	movs	r2, #36	; 0x24
 8001060:	701a      	strb	r2, [r3, #0]
	frame[1] = ID;
 8001062:	687a      	ldr	r2, [r7, #4]
 8001064:	68fb      	ldr	r3, [r7, #12]
 8001066:	3301      	adds	r3, #1
 8001068:	b2d2      	uxtb	r2, r2
 800106a:	701a      	strb	r2, [r3, #0]

	if (ID == 3) {
 800106c:	687b      	ldr	r3, [r7, #4]
 800106e:	2b03      	cmp	r3, #3
 8001070:	d102      	bne.n	8001078 <to_frame+0x34>
		PACKAGE_SIZE = 5;
 8001072:	2305      	movs	r3, #5
 8001074:	617b      	str	r3, [r7, #20]
 8001076:	e02d      	b.n	80010d4 <to_frame+0x90>
	} else if (ID == 2) {
 8001078:	687b      	ldr	r3, [r7, #4]
 800107a:	2b02      	cmp	r3, #2
 800107c:	d12a      	bne.n	80010d4 <to_frame+0x90>
		PACKAGE_SIZE = 24;
 800107e:	2318      	movs	r3, #24
 8001080:	617b      	str	r3, [r7, #20]
	}

	for (; i < FRAME_SIZE && j < PACKAGE_SIZE; i++, j++) {
 8001082:	e027      	b.n	80010d4 <to_frame+0x90>
		char c;
		c = *(revolutionAddr + j);
 8001084:	69bb      	ldr	r3, [r7, #24]
 8001086:	68ba      	ldr	r2, [r7, #8]
 8001088:	4413      	add	r3, r2
 800108a:	781b      	ldrb	r3, [r3, #0]
 800108c:	74fb      	strb	r3, [r7, #19]

		if (is_special_character(c)) {
 800108e:	7cfb      	ldrb	r3, [r7, #19]
 8001090:	4618      	mov	r0, r3
 8001092:	f000 f830 	bl	80010f6 <is_special_character>
 8001096:	4603      	mov	r3, r0
 8001098:	2b00      	cmp	r3, #0
 800109a:	d010      	beq.n	80010be <to_frame+0x7a>
			frame[i] = COMM_ESCAPE;
 800109c:	69fb      	ldr	r3, [r7, #28]
 800109e:	68fa      	ldr	r2, [r7, #12]
 80010a0:	4413      	add	r3, r2
 80010a2:	2223      	movs	r2, #35	; 0x23
 80010a4:	701a      	strb	r2, [r3, #0]
			frame[i+1] = c + 2;
 80010a6:	69fb      	ldr	r3, [r7, #28]
 80010a8:	3301      	adds	r3, #1
 80010aa:	68fa      	ldr	r2, [r7, #12]
 80010ac:	4413      	add	r3, r2
 80010ae:	7cfa      	ldrb	r2, [r7, #19]
 80010b0:	3202      	adds	r2, #2
 80010b2:	b2d2      	uxtb	r2, r2
 80010b4:	701a      	strb	r2, [r3, #0]
			i++;
 80010b6:	69fb      	ldr	r3, [r7, #28]
 80010b8:	3301      	adds	r3, #1
 80010ba:	61fb      	str	r3, [r7, #28]
 80010bc:	e004      	b.n	80010c8 <to_frame+0x84>
		} else {
			frame[i] = c;
 80010be:	69fb      	ldr	r3, [r7, #28]
 80010c0:	68fa      	ldr	r2, [r7, #12]
 80010c2:	4413      	add	r3, r2
 80010c4:	7cfa      	ldrb	r2, [r7, #19]
 80010c6:	701a      	strb	r2, [r3, #0]
	for (; i < FRAME_SIZE && j < PACKAGE_SIZE; i++, j++) {
 80010c8:	69fb      	ldr	r3, [r7, #28]
 80010ca:	3301      	adds	r3, #1
 80010cc:	61fb      	str	r3, [r7, #28]
 80010ce:	69bb      	ldr	r3, [r7, #24]
 80010d0:	3301      	adds	r3, #1
 80010d2:	61bb      	str	r3, [r7, #24]
 80010d4:	69fb      	ldr	r3, [r7, #28]
 80010d6:	2b32      	cmp	r3, #50	; 0x32
 80010d8:	dc03      	bgt.n	80010e2 <to_frame+0x9e>
 80010da:	69ba      	ldr	r2, [r7, #24]
 80010dc:	697b      	ldr	r3, [r7, #20]
 80010de:	429a      	cmp	r2, r3
 80010e0:	dbd0      	blt.n	8001084 <to_frame+0x40>
		}
	}

	frame[i] = COMM_DEL_STOP;
 80010e2:	69fb      	ldr	r3, [r7, #28]
 80010e4:	68fa      	ldr	r2, [r7, #12]
 80010e6:	4413      	add	r3, r2
 80010e8:	2240      	movs	r2, #64	; 0x40
 80010ea:	701a      	strb	r2, [r3, #0]

	return 1;
 80010ec:	2301      	movs	r3, #1
}
 80010ee:	4618      	mov	r0, r3
 80010f0:	3720      	adds	r7, #32
 80010f2:	46bd      	mov	sp, r7
 80010f4:	bd80      	pop	{r7, pc}

080010f6 <is_special_character>:


int is_special_character(char c) {
 80010f6:	b480      	push	{r7}
 80010f8:	b083      	sub	sp, #12
 80010fa:	af00      	add	r7, sp, #0
 80010fc:	4603      	mov	r3, r0
 80010fe:	71fb      	strb	r3, [r7, #7]
	if ((c == COMM_DEL_START) || (c == COMM_DEL_STOP) || (c == COMM_ESCAPE) || (c == 0)) return 1;
 8001100:	79fb      	ldrb	r3, [r7, #7]
 8001102:	2b24      	cmp	r3, #36	; 0x24
 8001104:	d008      	beq.n	8001118 <is_special_character+0x22>
 8001106:	79fb      	ldrb	r3, [r7, #7]
 8001108:	2b40      	cmp	r3, #64	; 0x40
 800110a:	d005      	beq.n	8001118 <is_special_character+0x22>
 800110c:	79fb      	ldrb	r3, [r7, #7]
 800110e:	2b23      	cmp	r3, #35	; 0x23
 8001110:	d002      	beq.n	8001118 <is_special_character+0x22>
 8001112:	79fb      	ldrb	r3, [r7, #7]
 8001114:	2b00      	cmp	r3, #0
 8001116:	d101      	bne.n	800111c <is_special_character+0x26>
 8001118:	2301      	movs	r3, #1
 800111a:	e000      	b.n	800111e <is_special_character+0x28>
	return 0;
 800111c:	2300      	movs	r3, #0
}
 800111e:	4618      	mov	r0, r3
 8001120:	370c      	adds	r7, #12
 8001122:	46bd      	mov	sp, r7
 8001124:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001128:	4770      	bx	lr

0800112a <from_frame>:

int from_frame(const char * frame, size_t len, char * destination, uint32_t *outputLen) {
 800112a:	b480      	push	{r7}
 800112c:	b089      	sub	sp, #36	; 0x24
 800112e:	af00      	add	r7, sp, #0
 8001130:	60f8      	str	r0, [r7, #12]
 8001132:	60b9      	str	r1, [r7, #8]
 8001134:	607a      	str	r2, [r7, #4]
 8001136:	603b      	str	r3, [r7, #0]
	uint32_t indexFrame = 0, indexDest = 0;
 8001138:	2300      	movs	r3, #0
 800113a:	61fb      	str	r3, [r7, #28]
 800113c:	2300      	movs	r3, #0
 800113e:	61bb      	str	r3, [r7, #24]

	if (frame[0] == COMM_DEL_START) indexFrame++;
 8001140:	68fb      	ldr	r3, [r7, #12]
 8001142:	781b      	ldrb	r3, [r3, #0]
 8001144:	2b24      	cmp	r3, #36	; 0x24
 8001146:	d137      	bne.n	80011b8 <from_frame+0x8e>
 8001148:	69fb      	ldr	r3, [r7, #28]
 800114a:	3301      	adds	r3, #1
 800114c:	61fb      	str	r3, [r7, #28]

	for (; indexFrame < len - 1; indexFrame++, indexDest++) {
 800114e:	e033      	b.n	80011b8 <from_frame+0x8e>
		char c = 0;
 8001150:	2300      	movs	r3, #0
 8001152:	75fb      	strb	r3, [r7, #23]

		if (frame[indexFrame] == COMM_DEL_START) return -1; // If we meet start delimiter inside frame data, something's wrong.
 8001154:	68fa      	ldr	r2, [r7, #12]
 8001156:	69fb      	ldr	r3, [r7, #28]
 8001158:	4413      	add	r3, r2
 800115a:	781b      	ldrb	r3, [r3, #0]
 800115c:	2b24      	cmp	r3, #36	; 0x24
 800115e:	d102      	bne.n	8001166 <from_frame+0x3c>
 8001160:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 8001164:	e044      	b.n	80011f0 <from_frame+0xc6>
		if (frame[indexFrame] == COMM_DEL_STOP) return 1; // If we meet stop delimiter inside frame data, it is just a shorter message.
 8001166:	68fa      	ldr	r2, [r7, #12]
 8001168:	69fb      	ldr	r3, [r7, #28]
 800116a:	4413      	add	r3, r2
 800116c:	781b      	ldrb	r3, [r3, #0]
 800116e:	2b40      	cmp	r3, #64	; 0x40
 8001170:	d101      	bne.n	8001176 <from_frame+0x4c>
 8001172:	2301      	movs	r3, #1
 8001174:	e03c      	b.n	80011f0 <from_frame+0xc6>

		if (frame[indexFrame] == COMM_ESCAPE) {
 8001176:	68fa      	ldr	r2, [r7, #12]
 8001178:	69fb      	ldr	r3, [r7, #28]
 800117a:	4413      	add	r3, r2
 800117c:	781b      	ldrb	r3, [r3, #0]
 800117e:	2b23      	cmp	r3, #35	; 0x23
 8001180:	d10a      	bne.n	8001198 <from_frame+0x6e>
			c = frame[indexFrame+1] - 2; // Return the character after the escape character minus 2
 8001182:	69fb      	ldr	r3, [r7, #28]
 8001184:	3301      	adds	r3, #1
 8001186:	68fa      	ldr	r2, [r7, #12]
 8001188:	4413      	add	r3, r2
 800118a:	781b      	ldrb	r3, [r3, #0]
 800118c:	3b02      	subs	r3, #2
 800118e:	75fb      	strb	r3, [r7, #23]
			indexFrame++;
 8001190:	69fb      	ldr	r3, [r7, #28]
 8001192:	3301      	adds	r3, #1
 8001194:	61fb      	str	r3, [r7, #28]
 8001196:	e004      	b.n	80011a2 <from_frame+0x78>
		}
		else c = frame[indexFrame]; // There was no escape character, so return it
 8001198:	68fa      	ldr	r2, [r7, #12]
 800119a:	69fb      	ldr	r3, [r7, #28]
 800119c:	4413      	add	r3, r2
 800119e:	781b      	ldrb	r3, [r3, #0]
 80011a0:	75fb      	strb	r3, [r7, #23]

		destination[indexDest] = c; 	// Insert the data
 80011a2:	687a      	ldr	r2, [r7, #4]
 80011a4:	69bb      	ldr	r3, [r7, #24]
 80011a6:	4413      	add	r3, r2
 80011a8:	7dfa      	ldrb	r2, [r7, #23]
 80011aa:	701a      	strb	r2, [r3, #0]
	for (; indexFrame < len - 1; indexFrame++, indexDest++) {
 80011ac:	69fb      	ldr	r3, [r7, #28]
 80011ae:	3301      	adds	r3, #1
 80011b0:	61fb      	str	r3, [r7, #28]
 80011b2:	69bb      	ldr	r3, [r7, #24]
 80011b4:	3301      	adds	r3, #1
 80011b6:	61bb      	str	r3, [r7, #24]
 80011b8:	68bb      	ldr	r3, [r7, #8]
 80011ba:	3b01      	subs	r3, #1
 80011bc:	69fa      	ldr	r2, [r7, #28]
 80011be:	429a      	cmp	r2, r3
 80011c0:	d3c6      	bcc.n	8001150 <from_frame+0x26>
	}

	// Check whether the last character is either the specified stop delimiter or '0'
	if (indexFrame < len) {
 80011c2:	69fa      	ldr	r2, [r7, #28]
 80011c4:	68bb      	ldr	r3, [r7, #8]
 80011c6:	429a      	cmp	r2, r3
 80011c8:	d20e      	bcs.n	80011e8 <from_frame+0xbe>
		if (!(frame[indexFrame] == COMM_DEL_STOP || frame[indexFrame] == 0)) return -1;
 80011ca:	68fa      	ldr	r2, [r7, #12]
 80011cc:	69fb      	ldr	r3, [r7, #28]
 80011ce:	4413      	add	r3, r2
 80011d0:	781b      	ldrb	r3, [r3, #0]
 80011d2:	2b40      	cmp	r3, #64	; 0x40
 80011d4:	d008      	beq.n	80011e8 <from_frame+0xbe>
 80011d6:	68fa      	ldr	r2, [r7, #12]
 80011d8:	69fb      	ldr	r3, [r7, #28]
 80011da:	4413      	add	r3, r2
 80011dc:	781b      	ldrb	r3, [r3, #0]
 80011de:	2b00      	cmp	r3, #0
 80011e0:	d002      	beq.n	80011e8 <from_frame+0xbe>
 80011e2:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 80011e6:	e003      	b.n	80011f0 <from_frame+0xc6>
	}

	*outputLen = indexDest;
 80011e8:	683b      	ldr	r3, [r7, #0]
 80011ea:	69ba      	ldr	r2, [r7, #24]
 80011ec:	601a      	str	r2, [r3, #0]

	return 1;
 80011ee:	2301      	movs	r3, #1
}
 80011f0:	4618      	mov	r0, r3
 80011f2:	3724      	adds	r7, #36	; 0x24
 80011f4:	46bd      	mov	sp, r7
 80011f6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80011fa:	4770      	bx	lr
 80011fc:	0000      	movs	r0, r0
	...

08001200 <main>:

/**
 * @brief  The application entry point.
 * @retval int
 */
int main(void) {
 8001200:	b5b0      	push	{r4, r5, r7, lr}
 8001202:	b082      	sub	sp, #8
 8001204:	af00      	add	r7, sp, #0
	/* USER CODE END 1 */

	/* MCU Configuration--------------------------------------------------------*/

	/* Reset of all peripherals, Initializes the Flash interface and the Systick. */
	HAL_Init();
 8001206:	f002 f90e 	bl	8003426 <HAL_Init>

	/* USER CODE BEGIN Init */

	// Motor Initialization
	motor_init(&motorR, 'R');
 800120a:	2152      	movs	r1, #82	; 0x52
 800120c:	4858      	ldr	r0, [pc, #352]	; (8001370 <main+0x170>)
 800120e:	f000 fc27 	bl	8001a60 <motor_init>
	motor_init(&motorL, 'L');
 8001212:	214c      	movs	r1, #76	; 0x4c
 8001214:	4857      	ldr	r0, [pc, #348]	; (8001374 <main+0x174>)
 8001216:	f000 fc23 	bl	8001a60 <motor_init>

	motorEncoder_init(&encoderR);
 800121a:	4857      	ldr	r0, [pc, #348]	; (8001378 <main+0x178>)
 800121c:	f000 fc36 	bl	8001a8c <motorEncoder_init>
	motorEncoder_init(&encoderL);
 8001220:	4856      	ldr	r0, [pc, #344]	; (800137c <main+0x17c>)
 8001222:	f000 fc33 	bl	8001a8c <motorEncoder_init>

	motorController_init(&controllerR, &motorR, &encoderR);
 8001226:	4a54      	ldr	r2, [pc, #336]	; (8001378 <main+0x178>)
 8001228:	4951      	ldr	r1, [pc, #324]	; (8001370 <main+0x170>)
 800122a:	4855      	ldr	r0, [pc, #340]	; (8001380 <main+0x180>)
 800122c:	f000 fc49 	bl	8001ac2 <motorController_init>
	motorController_init(&controllerL, &motorL, &encoderL);
 8001230:	4a52      	ldr	r2, [pc, #328]	; (800137c <main+0x17c>)
 8001232:	4950      	ldr	r1, [pc, #320]	; (8001374 <main+0x174>)
 8001234:	4853      	ldr	r0, [pc, #332]	; (8001384 <main+0x184>)
 8001236:	f000 fc44 	bl	8001ac2 <motorController_init>

	/* USER CODE END Init */

	/* Configure the system clock */
	SystemClock_Config();
 800123a:	f000 f8bb 	bl	80013b4 <SystemClock_Config>
	/* USER CODE BEGIN SysInit */

	/* USER CODE END SysInit */

	/* Initialize all configured peripherals */
	MX_GPIO_Init();
 800123e:	f000 fb6d 	bl	800191c <MX_GPIO_Init>
	MX_DMA_Init();
 8001242:	f000 fb4d 	bl	80018e0 <MX_DMA_Init>
	MX_TIM1_Init();
 8001246:	f000 f9bb 	bl	80015c0 <MX_TIM1_Init>
	MX_TIM6_Init();
 800124a:	f000 faab 	bl	80017a4 <MX_TIM6_Init>
	MX_USART2_UART_Init();
 800124e:	f000 fb17 	bl	8001880 <MX_USART2_UART_Init>
	MX_ADC1_Init();
 8001252:	f000 f901 	bl	8001458 <MX_ADC1_Init>
	MX_TIM7_Init();
 8001256:	f000 fadb 	bl	8001810 <MX_TIM7_Init>
	MX_TIM2_Init();
 800125a:	f000 fa4d 	bl	80016f8 <MX_TIM2_Init>
	MX_I2C3_Init();
 800125e:	f000 f96f 	bl	8001540 <MX_I2C3_Init>
	/* USER CODE BEGIN 2 */

	positionCalculationPeriod = ((htim6.Instance->ARR + 1) / (80000000.0 / (htim6.Instance->PSC + 1)));
 8001262:	4b49      	ldr	r3, [pc, #292]	; (8001388 <main+0x188>)
 8001264:	681b      	ldr	r3, [r3, #0]
 8001266:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8001268:	3301      	adds	r3, #1
 800126a:	4618      	mov	r0, r3
 800126c:	f7ff f8f2 	bl	8000454 <__aeabi_ui2d>
 8001270:	4604      	mov	r4, r0
 8001272:	460d      	mov	r5, r1
 8001274:	4b44      	ldr	r3, [pc, #272]	; (8001388 <main+0x188>)
 8001276:	681b      	ldr	r3, [r3, #0]
 8001278:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800127a:	3301      	adds	r3, #1
 800127c:	4618      	mov	r0, r3
 800127e:	f7ff f8e9 	bl	8000454 <__aeabi_ui2d>
 8001282:	4602      	mov	r2, r0
 8001284:	460b      	mov	r3, r1
 8001286:	a138      	add	r1, pc, #224	; (adr r1, 8001368 <main+0x168>)
 8001288:	e9d1 0100 	ldrd	r0, r1, [r1]
 800128c:	f7ff fa86 	bl	800079c <__aeabi_ddiv>
 8001290:	4602      	mov	r2, r0
 8001292:	460b      	mov	r3, r1
 8001294:	4620      	mov	r0, r4
 8001296:	4629      	mov	r1, r5
 8001298:	f7ff fa80 	bl	800079c <__aeabi_ddiv>
 800129c:	4602      	mov	r2, r0
 800129e:	460b      	mov	r3, r1
 80012a0:	4610      	mov	r0, r2
 80012a2:	4619      	mov	r1, r3
 80012a4:	f7ff fc12 	bl	8000acc <__aeabi_d2f>
 80012a8:	4603      	mov	r3, r0
 80012aa:	4a38      	ldr	r2, [pc, #224]	; (800138c <main+0x18c>)
 80012ac:	6013      	str	r3, [r2, #0]
	controllerPeriod = ((htim2.Instance->ARR + 1) / (80000000.0 / (htim2.Instance->PSC + 1)));
 80012ae:	4b38      	ldr	r3, [pc, #224]	; (8001390 <main+0x190>)
 80012b0:	681b      	ldr	r3, [r3, #0]
 80012b2:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80012b4:	3301      	adds	r3, #1
 80012b6:	4618      	mov	r0, r3
 80012b8:	f7ff f8cc 	bl	8000454 <__aeabi_ui2d>
 80012bc:	4604      	mov	r4, r0
 80012be:	460d      	mov	r5, r1
 80012c0:	4b33      	ldr	r3, [pc, #204]	; (8001390 <main+0x190>)
 80012c2:	681b      	ldr	r3, [r3, #0]
 80012c4:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80012c6:	3301      	adds	r3, #1
 80012c8:	4618      	mov	r0, r3
 80012ca:	f7ff f8c3 	bl	8000454 <__aeabi_ui2d>
 80012ce:	4602      	mov	r2, r0
 80012d0:	460b      	mov	r3, r1
 80012d2:	a125      	add	r1, pc, #148	; (adr r1, 8001368 <main+0x168>)
 80012d4:	e9d1 0100 	ldrd	r0, r1, [r1]
 80012d8:	f7ff fa60 	bl	800079c <__aeabi_ddiv>
 80012dc:	4602      	mov	r2, r0
 80012de:	460b      	mov	r3, r1
 80012e0:	4620      	mov	r0, r4
 80012e2:	4629      	mov	r1, r5
 80012e4:	f7ff fa5a 	bl	800079c <__aeabi_ddiv>
 80012e8:	4602      	mov	r2, r0
 80012ea:	460b      	mov	r3, r1
 80012ec:	4610      	mov	r0, r2
 80012ee:	4619      	mov	r1, r3
 80012f0:	f7ff fbec 	bl	8000acc <__aeabi_d2f>
 80012f4:	4603      	mov	r3, r0
 80012f6:	4a27      	ldr	r2, [pc, #156]	; (8001394 <main+0x194>)
 80012f8:	6013      	str	r3, [r2, #0]

	HAL_ADCEx_Calibration_Start(&hadc1, ADC_SINGLE_ENDED);
 80012fa:	217f      	movs	r1, #127	; 0x7f
 80012fc:	4826      	ldr	r0, [pc, #152]	; (8001398 <main+0x198>)
 80012fe:	f003 fa0b 	bl	8004718 <HAL_ADCEx_Calibration_Start>

	HAL_UART_Receive_DMA(&huart2, uart_in, UART_IN_BUF_SIZE);
 8001302:	f44f 7280 	mov.w	r2, #256	; 0x100
 8001306:	4925      	ldr	r1, [pc, #148]	; (800139c <main+0x19c>)
 8001308:	4825      	ldr	r0, [pc, #148]	; (80013a0 <main+0x1a0>)
 800130a:	f008 f93d 	bl	8009588 <HAL_UART_Receive_DMA>
	HAL_TIM_Base_Start_IT(&htim2);
 800130e:	4820      	ldr	r0, [pc, #128]	; (8001390 <main+0x190>)
 8001310:	f006 ff9c 	bl	800824c <HAL_TIM_Base_Start_IT>
	HAL_TIM_Base_Start_IT(&htim6);
 8001314:	481c      	ldr	r0, [pc, #112]	; (8001388 <main+0x188>)
 8001316:	f006 ff99 	bl	800824c <HAL_TIM_Base_Start_IT>
	HAL_TIM_Base_Start_IT(&htim7);
 800131a:	4822      	ldr	r0, [pc, #136]	; (80013a4 <main+0x1a4>)
 800131c:	f006 ff96 	bl	800824c <HAL_TIM_Base_Start_IT>
	HAL_TIM_PWM_Start(&htim1, TIM_CHANNEL_1);
 8001320:	2100      	movs	r1, #0
 8001322:	4821      	ldr	r0, [pc, #132]	; (80013a8 <main+0x1a8>)
 8001324:	f007 f894 	bl	8008450 <HAL_TIM_PWM_Start>
	HAL_TIM_PWM_Start(&htim1, TIM_CHANNEL_2);
 8001328:	2104      	movs	r1, #4
 800132a:	481f      	ldr	r0, [pc, #124]	; (80013a8 <main+0x1a8>)
 800132c:	f007 f890 	bl	8008450 <HAL_TIM_PWM_Start>

	if (MPU_Init(&hi2c3) != HAL_OK) {
 8001330:	481e      	ldr	r0, [pc, #120]	; (80013ac <main+0x1ac>)
 8001332:	f7ff fd97 	bl	8000e64 <MPU_Init>
 8001336:	4603      	mov	r3, r0
 8001338:	2b00      	cmp	r3, #0
 800133a:	d006      	beq.n	800134a <main+0x14a>
		while(MPU_Init(&hi2c3) != HAL_OK){
 800133c:	bf00      	nop
 800133e:	481b      	ldr	r0, [pc, #108]	; (80013ac <main+0x1ac>)
 8001340:	f7ff fd90 	bl	8000e64 <MPU_Init>
 8001344:	4603      	mov	r3, r0
 8001346:	2b00      	cmp	r3, #0
 8001348:	d1f9      	bne.n	800133e <main+0x13e>

		}
	}
	HAL_StatusTypeDef returnValue = HAL_I2C_Master_Transmit_IT(&hi2c3, MPU_Address << 1, &MPU_GyroOut, 1);
 800134a:	2368      	movs	r3, #104	; 0x68
 800134c:	b29b      	uxth	r3, r3
 800134e:	005b      	lsls	r3, r3, #1
 8001350:	b299      	uxth	r1, r3
 8001352:	2301      	movs	r3, #1
 8001354:	4a16      	ldr	r2, [pc, #88]	; (80013b0 <main+0x1b0>)
 8001356:	4815      	ldr	r0, [pc, #84]	; (80013ac <main+0x1ac>)
 8001358:	f004 f8d6 	bl	8005508 <HAL_I2C_Master_Transmit_IT>
 800135c:	4603      	mov	r3, r0
 800135e:	71fb      	strb	r3, [r7, #7]
	/* USER CODE END 2 */

	/* Infinite loop */
	/* USER CODE BEGIN WHILE */

	while (1) {
 8001360:	e7fe      	b.n	8001360 <main+0x160>
 8001362:	bf00      	nop
 8001364:	f3af 8000 	nop.w
 8001368:	00000000 	.word	0x00000000
 800136c:	419312d0 	.word	0x419312d0
 8001370:	20001ab4 	.word	0x20001ab4
 8001374:	20001abc 	.word	0x20001abc
 8001378:	20001d28 	.word	0x20001d28
 800137c:	20001cc8 	.word	0x20001cc8
 8001380:	20001b94 	.word	0x20001b94
 8001384:	20001ac8 	.word	0x20001ac8
 8001388:	20001b48 	.word	0x20001b48
 800138c:	20001ac4 	.word	0x20001ac4
 8001390:	20001bf8 	.word	0x20001bf8
 8001394:	20001b44 	.word	0x20001b44
 8001398:	20001ae0 	.word	0x20001ae0
 800139c:	20000058 	.word	0x20000058
 80013a0:	20001c44 	.word	0x20001c44
 80013a4:	20001cdc 	.word	0x20001cdc
 80013a8:	20001bac 	.word	0x20001bac
 80013ac:	20001a68 	.word	0x20001a68
 80013b0:	0800b198 	.word	0x0800b198

080013b4 <SystemClock_Config>:

/**
 * @brief System Clock Configuration
 * @retval None
 */
void SystemClock_Config(void) {
 80013b4:	b580      	push	{r7, lr}
 80013b6:	b096      	sub	sp, #88	; 0x58
 80013b8:	af00      	add	r7, sp, #0
	RCC_OscInitTypeDef RCC_OscInitStruct = { 0 };
 80013ba:	f107 0314 	add.w	r3, r7, #20
 80013be:	2244      	movs	r2, #68	; 0x44
 80013c0:	2100      	movs	r1, #0
 80013c2:	4618      	mov	r0, r3
 80013c4:	f008 fe4a 	bl	800a05c <memset>
	RCC_ClkInitTypeDef RCC_ClkInitStruct = { 0 };
 80013c8:	463b      	mov	r3, r7
 80013ca:	2200      	movs	r2, #0
 80013cc:	601a      	str	r2, [r3, #0]
 80013ce:	605a      	str	r2, [r3, #4]
 80013d0:	609a      	str	r2, [r3, #8]
 80013d2:	60da      	str	r2, [r3, #12]
 80013d4:	611a      	str	r2, [r3, #16]

	/** Configure the main internal regulator output voltage
	 */
	if (HAL_PWREx_ControlVoltageScaling(PWR_REGULATOR_VOLTAGE_SCALE1) != HAL_OK) {
 80013d6:	f44f 7000 	mov.w	r0, #512	; 0x200
 80013da:	f005 fd7d 	bl	8006ed8 <HAL_PWREx_ControlVoltageScaling>
 80013de:	4603      	mov	r3, r0
 80013e0:	2b00      	cmp	r3, #0
 80013e2:	d001      	beq.n	80013e8 <SystemClock_Config+0x34>
		Error_Handler();
 80013e4:	f001 fbd0 	bl	8002b88 <Error_Handler>
	}
	/** Initializes the RCC Oscillators according to the specified parameters
	 * in the RCC_OscInitTypeDef structure.
	 */
	RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_MSI;
 80013e8:	2310      	movs	r3, #16
 80013ea:	617b      	str	r3, [r7, #20]
	RCC_OscInitStruct.MSIState = RCC_MSI_ON;
 80013ec:	2301      	movs	r3, #1
 80013ee:	62fb      	str	r3, [r7, #44]	; 0x2c
	RCC_OscInitStruct.MSICalibrationValue = 0;
 80013f0:	2300      	movs	r3, #0
 80013f2:	633b      	str	r3, [r7, #48]	; 0x30
	RCC_OscInitStruct.MSIClockRange = RCC_MSIRANGE_6;
 80013f4:	2360      	movs	r3, #96	; 0x60
 80013f6:	637b      	str	r3, [r7, #52]	; 0x34
	RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 80013f8:	2302      	movs	r3, #2
 80013fa:	63fb      	str	r3, [r7, #60]	; 0x3c
	RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_MSI;
 80013fc:	2301      	movs	r3, #1
 80013fe:	643b      	str	r3, [r7, #64]	; 0x40
	RCC_OscInitStruct.PLL.PLLM = 1;
 8001400:	2301      	movs	r3, #1
 8001402:	647b      	str	r3, [r7, #68]	; 0x44
	RCC_OscInitStruct.PLL.PLLN = 40;
 8001404:	2328      	movs	r3, #40	; 0x28
 8001406:	64bb      	str	r3, [r7, #72]	; 0x48
	RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV7;
 8001408:	2307      	movs	r3, #7
 800140a:	64fb      	str	r3, [r7, #76]	; 0x4c
	RCC_OscInitStruct.PLL.PLLQ = RCC_PLLQ_DIV2;
 800140c:	2302      	movs	r3, #2
 800140e:	653b      	str	r3, [r7, #80]	; 0x50
	RCC_OscInitStruct.PLL.PLLR = RCC_PLLR_DIV2;
 8001410:	2302      	movs	r3, #2
 8001412:	657b      	str	r3, [r7, #84]	; 0x54
	if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK) {
 8001414:	f107 0314 	add.w	r3, r7, #20
 8001418:	4618      	mov	r0, r3
 800141a:	f005 fdb3 	bl	8006f84 <HAL_RCC_OscConfig>
 800141e:	4603      	mov	r3, r0
 8001420:	2b00      	cmp	r3, #0
 8001422:	d001      	beq.n	8001428 <SystemClock_Config+0x74>
		Error_Handler();
 8001424:	f001 fbb0 	bl	8002b88 <Error_Handler>
	}
	/** Initializes the CPU, AHB and APB buses clocks
	 */
	RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK | RCC_CLOCKTYPE_SYSCLK | RCC_CLOCKTYPE_PCLK1 | RCC_CLOCKTYPE_PCLK2;
 8001428:	230f      	movs	r3, #15
 800142a:	603b      	str	r3, [r7, #0]
	RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 800142c:	2303      	movs	r3, #3
 800142e:	607b      	str	r3, [r7, #4]
	RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8001430:	2300      	movs	r3, #0
 8001432:	60bb      	str	r3, [r7, #8]
	RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 8001434:	2300      	movs	r3, #0
 8001436:	60fb      	str	r3, [r7, #12]
	RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 8001438:	2300      	movs	r3, #0
 800143a:	613b      	str	r3, [r7, #16]

	if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_4) != HAL_OK) {
 800143c:	463b      	mov	r3, r7
 800143e:	2104      	movs	r1, #4
 8001440:	4618      	mov	r0, r3
 8001442:	f006 f9bf 	bl	80077c4 <HAL_RCC_ClockConfig>
 8001446:	4603      	mov	r3, r0
 8001448:	2b00      	cmp	r3, #0
 800144a:	d001      	beq.n	8001450 <SystemClock_Config+0x9c>
		Error_Handler();
 800144c:	f001 fb9c 	bl	8002b88 <Error_Handler>
	}
}
 8001450:	bf00      	nop
 8001452:	3758      	adds	r7, #88	; 0x58
 8001454:	46bd      	mov	sp, r7
 8001456:	bd80      	pop	{r7, pc}

08001458 <MX_ADC1_Init>:
/**
 * @brief ADC1 Initialization Function
 * @param None
 * @retval None
 */
static void MX_ADC1_Init(void) {
 8001458:	b580      	push	{r7, lr}
 800145a:	b088      	sub	sp, #32
 800145c:	af00      	add	r7, sp, #0

	/* USER CODE BEGIN ADC1_Init 0 */

	/* USER CODE END ADC1_Init 0 */

	ADC_ChannelConfTypeDef sConfig = { 0 };
 800145e:	f107 0308 	add.w	r3, r7, #8
 8001462:	2200      	movs	r2, #0
 8001464:	601a      	str	r2, [r3, #0]
 8001466:	605a      	str	r2, [r3, #4]
 8001468:	609a      	str	r2, [r3, #8]
 800146a:	60da      	str	r2, [r3, #12]
 800146c:	611a      	str	r2, [r3, #16]
 800146e:	615a      	str	r2, [r3, #20]
	/* USER CODE BEGIN ADC1_Init 1 */

	/* USER CODE END ADC1_Init 1 */
	/** Common config
	 */
	hadc1.Instance = ADC1;
 8001470:	4b2f      	ldr	r3, [pc, #188]	; (8001530 <MX_ADC1_Init+0xd8>)
 8001472:	4a30      	ldr	r2, [pc, #192]	; (8001534 <MX_ADC1_Init+0xdc>)
 8001474:	601a      	str	r2, [r3, #0]
	hadc1.Init.ClockPrescaler = ADC_CLOCK_ASYNC_DIV1;
 8001476:	4b2e      	ldr	r3, [pc, #184]	; (8001530 <MX_ADC1_Init+0xd8>)
 8001478:	2200      	movs	r2, #0
 800147a:	605a      	str	r2, [r3, #4]
	hadc1.Init.Resolution = ADC_RESOLUTION_12B;
 800147c:	4b2c      	ldr	r3, [pc, #176]	; (8001530 <MX_ADC1_Init+0xd8>)
 800147e:	2200      	movs	r2, #0
 8001480:	609a      	str	r2, [r3, #8]
	hadc1.Init.DataAlign = ADC_DATAALIGN_RIGHT;
 8001482:	4b2b      	ldr	r3, [pc, #172]	; (8001530 <MX_ADC1_Init+0xd8>)
 8001484:	2200      	movs	r2, #0
 8001486:	60da      	str	r2, [r3, #12]
	hadc1.Init.ScanConvMode = ADC_SCAN_DISABLE;
 8001488:	4b29      	ldr	r3, [pc, #164]	; (8001530 <MX_ADC1_Init+0xd8>)
 800148a:	2200      	movs	r2, #0
 800148c:	611a      	str	r2, [r3, #16]
	hadc1.Init.EOCSelection = ADC_EOC_SINGLE_CONV;
 800148e:	4b28      	ldr	r3, [pc, #160]	; (8001530 <MX_ADC1_Init+0xd8>)
 8001490:	2204      	movs	r2, #4
 8001492:	615a      	str	r2, [r3, #20]
	hadc1.Init.LowPowerAutoWait = DISABLE;
 8001494:	4b26      	ldr	r3, [pc, #152]	; (8001530 <MX_ADC1_Init+0xd8>)
 8001496:	2200      	movs	r2, #0
 8001498:	761a      	strb	r2, [r3, #24]
	hadc1.Init.ContinuousConvMode = DISABLE;
 800149a:	4b25      	ldr	r3, [pc, #148]	; (8001530 <MX_ADC1_Init+0xd8>)
 800149c:	2200      	movs	r2, #0
 800149e:	765a      	strb	r2, [r3, #25]
	hadc1.Init.NbrOfConversion = 1;
 80014a0:	4b23      	ldr	r3, [pc, #140]	; (8001530 <MX_ADC1_Init+0xd8>)
 80014a2:	2201      	movs	r2, #1
 80014a4:	61da      	str	r2, [r3, #28]
	hadc1.Init.DiscontinuousConvMode = DISABLE;
 80014a6:	4b22      	ldr	r3, [pc, #136]	; (8001530 <MX_ADC1_Init+0xd8>)
 80014a8:	2200      	movs	r2, #0
 80014aa:	f883 2020 	strb.w	r2, [r3, #32]
	hadc1.Init.ExternalTrigConv = ADC_SOFTWARE_START;
 80014ae:	4b20      	ldr	r3, [pc, #128]	; (8001530 <MX_ADC1_Init+0xd8>)
 80014b0:	2200      	movs	r2, #0
 80014b2:	629a      	str	r2, [r3, #40]	; 0x28
	hadc1.Init.ExternalTrigConvEdge = ADC_EXTERNALTRIGCONVEDGE_NONE;
 80014b4:	4b1e      	ldr	r3, [pc, #120]	; (8001530 <MX_ADC1_Init+0xd8>)
 80014b6:	2200      	movs	r2, #0
 80014b8:	62da      	str	r2, [r3, #44]	; 0x2c
	hadc1.Init.DMAContinuousRequests = DISABLE;
 80014ba:	4b1d      	ldr	r3, [pc, #116]	; (8001530 <MX_ADC1_Init+0xd8>)
 80014bc:	2200      	movs	r2, #0
 80014be:	f883 2030 	strb.w	r2, [r3, #48]	; 0x30
	hadc1.Init.Overrun = ADC_OVR_DATA_PRESERVED;
 80014c2:	4b1b      	ldr	r3, [pc, #108]	; (8001530 <MX_ADC1_Init+0xd8>)
 80014c4:	2200      	movs	r2, #0
 80014c6:	635a      	str	r2, [r3, #52]	; 0x34
	hadc1.Init.OversamplingMode = DISABLE;
 80014c8:	4b19      	ldr	r3, [pc, #100]	; (8001530 <MX_ADC1_Init+0xd8>)
 80014ca:	2200      	movs	r2, #0
 80014cc:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38
	if (HAL_ADC_Init(&hadc1) != HAL_OK) {
 80014d0:	4817      	ldr	r0, [pc, #92]	; (8001530 <MX_ADC1_Init+0xd8>)
 80014d2:	f002 fa0b 	bl	80038ec <HAL_ADC_Init>
 80014d6:	4603      	mov	r3, r0
 80014d8:	2b00      	cmp	r3, #0
 80014da:	d001      	beq.n	80014e0 <MX_ADC1_Init+0x88>
		Error_Handler();
 80014dc:	f001 fb54 	bl	8002b88 <Error_Handler>
	}
	/** Configure Regular Channel
	 */
	sConfig.Channel = ADC_CHANNEL_8;
 80014e0:	4b15      	ldr	r3, [pc, #84]	; (8001538 <MX_ADC1_Init+0xe0>)
 80014e2:	60bb      	str	r3, [r7, #8]
	sConfig.Rank = ADC_REGULAR_RANK_1;
 80014e4:	2306      	movs	r3, #6
 80014e6:	60fb      	str	r3, [r7, #12]
	sConfig.SamplingTime = ADC_SAMPLETIME_2CYCLES_5;
 80014e8:	2300      	movs	r3, #0
 80014ea:	613b      	str	r3, [r7, #16]
	sConfig.SingleDiff = ADC_SINGLE_ENDED;
 80014ec:	237f      	movs	r3, #127	; 0x7f
 80014ee:	617b      	str	r3, [r7, #20]
	sConfig.OffsetNumber = ADC_OFFSET_NONE;
 80014f0:	2304      	movs	r3, #4
 80014f2:	61bb      	str	r3, [r7, #24]
	sConfig.Offset = 0;
 80014f4:	2300      	movs	r3, #0
 80014f6:	61fb      	str	r3, [r7, #28]
	if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK) {
 80014f8:	f107 0308 	add.w	r3, r7, #8
 80014fc:	4619      	mov	r1, r3
 80014fe:	480c      	ldr	r0, [pc, #48]	; (8001530 <MX_ADC1_Init+0xd8>)
 8001500:	f002 fc3c 	bl	8003d7c <HAL_ADC_ConfigChannel>
 8001504:	4603      	mov	r3, r0
 8001506:	2b00      	cmp	r3, #0
 8001508:	d001      	beq.n	800150e <MX_ADC1_Init+0xb6>
		Error_Handler();
 800150a:	f001 fb3d 	bl	8002b88 <Error_Handler>
	}
	/* USER CODE BEGIN ADC1_Init 2 */
	__HAL_RCC_ADC_CLK_ENABLE();
 800150e:	4b0b      	ldr	r3, [pc, #44]	; (800153c <MX_ADC1_Init+0xe4>)
 8001510:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8001512:	4a0a      	ldr	r2, [pc, #40]	; (800153c <MX_ADC1_Init+0xe4>)
 8001514:	f443 5300 	orr.w	r3, r3, #8192	; 0x2000
 8001518:	64d3      	str	r3, [r2, #76]	; 0x4c
 800151a:	4b08      	ldr	r3, [pc, #32]	; (800153c <MX_ADC1_Init+0xe4>)
 800151c:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800151e:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 8001522:	607b      	str	r3, [r7, #4]
 8001524:	687b      	ldr	r3, [r7, #4]
	/* USER CODE END ADC1_Init 2 */

}
 8001526:	bf00      	nop
 8001528:	3720      	adds	r7, #32
 800152a:	46bd      	mov	sp, r7
 800152c:	bd80      	pop	{r7, pc}
 800152e:	bf00      	nop
 8001530:	20001ae0 	.word	0x20001ae0
 8001534:	50040000 	.word	0x50040000
 8001538:	21800100 	.word	0x21800100
 800153c:	40021000 	.word	0x40021000

08001540 <MX_I2C3_Init>:
/**
 * @brief I2C3 Initialization Function
 * @param None
 * @retval None
 */
static void MX_I2C3_Init(void) {
 8001540:	b580      	push	{r7, lr}
 8001542:	af00      	add	r7, sp, #0
	/* USER CODE END I2C3_Init 0 */

	/* USER CODE BEGIN I2C3_Init 1 */

	/* USER CODE END I2C3_Init 1 */
	hi2c3.Instance = I2C3;
 8001544:	4b1b      	ldr	r3, [pc, #108]	; (80015b4 <MX_I2C3_Init+0x74>)
 8001546:	4a1c      	ldr	r2, [pc, #112]	; (80015b8 <MX_I2C3_Init+0x78>)
 8001548:	601a      	str	r2, [r3, #0]
	hi2c3.Init.Timing = 0x00702991;
 800154a:	4b1a      	ldr	r3, [pc, #104]	; (80015b4 <MX_I2C3_Init+0x74>)
 800154c:	4a1b      	ldr	r2, [pc, #108]	; (80015bc <MX_I2C3_Init+0x7c>)
 800154e:	605a      	str	r2, [r3, #4]
	hi2c3.Init.OwnAddress1 = 0;
 8001550:	4b18      	ldr	r3, [pc, #96]	; (80015b4 <MX_I2C3_Init+0x74>)
 8001552:	2200      	movs	r2, #0
 8001554:	609a      	str	r2, [r3, #8]
	hi2c3.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 8001556:	4b17      	ldr	r3, [pc, #92]	; (80015b4 <MX_I2C3_Init+0x74>)
 8001558:	2201      	movs	r2, #1
 800155a:	60da      	str	r2, [r3, #12]
	hi2c3.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 800155c:	4b15      	ldr	r3, [pc, #84]	; (80015b4 <MX_I2C3_Init+0x74>)
 800155e:	2200      	movs	r2, #0
 8001560:	611a      	str	r2, [r3, #16]
	hi2c3.Init.OwnAddress2 = 0;
 8001562:	4b14      	ldr	r3, [pc, #80]	; (80015b4 <MX_I2C3_Init+0x74>)
 8001564:	2200      	movs	r2, #0
 8001566:	615a      	str	r2, [r3, #20]
	hi2c3.Init.OwnAddress2Masks = I2C_OA2_NOMASK;
 8001568:	4b12      	ldr	r3, [pc, #72]	; (80015b4 <MX_I2C3_Init+0x74>)
 800156a:	2200      	movs	r2, #0
 800156c:	619a      	str	r2, [r3, #24]
	hi2c3.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 800156e:	4b11      	ldr	r3, [pc, #68]	; (80015b4 <MX_I2C3_Init+0x74>)
 8001570:	2200      	movs	r2, #0
 8001572:	61da      	str	r2, [r3, #28]
	hi2c3.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 8001574:	4b0f      	ldr	r3, [pc, #60]	; (80015b4 <MX_I2C3_Init+0x74>)
 8001576:	2200      	movs	r2, #0
 8001578:	621a      	str	r2, [r3, #32]
	if (HAL_I2C_Init(&hi2c3) != HAL_OK) {
 800157a:	480e      	ldr	r0, [pc, #56]	; (80015b4 <MX_I2C3_Init+0x74>)
 800157c:	f003 fe41 	bl	8005202 <HAL_I2C_Init>
 8001580:	4603      	mov	r3, r0
 8001582:	2b00      	cmp	r3, #0
 8001584:	d001      	beq.n	800158a <MX_I2C3_Init+0x4a>
		Error_Handler();
 8001586:	f001 faff 	bl	8002b88 <Error_Handler>
	}
	/** Configure Analogue filter
	 */
	if (HAL_I2CEx_ConfigAnalogFilter(&hi2c3, I2C_ANALOGFILTER_ENABLE) != HAL_OK) {
 800158a:	2100      	movs	r1, #0
 800158c:	4809      	ldr	r0, [pc, #36]	; (80015b4 <MX_I2C3_Init+0x74>)
 800158e:	f005 fbfd 	bl	8006d8c <HAL_I2CEx_ConfigAnalogFilter>
 8001592:	4603      	mov	r3, r0
 8001594:	2b00      	cmp	r3, #0
 8001596:	d001      	beq.n	800159c <MX_I2C3_Init+0x5c>
		Error_Handler();
 8001598:	f001 faf6 	bl	8002b88 <Error_Handler>
	}
	/** Configure Digital filter
	 */
	if (HAL_I2CEx_ConfigDigitalFilter(&hi2c3, 0) != HAL_OK) {
 800159c:	2100      	movs	r1, #0
 800159e:	4805      	ldr	r0, [pc, #20]	; (80015b4 <MX_I2C3_Init+0x74>)
 80015a0:	f005 fc3f 	bl	8006e22 <HAL_I2CEx_ConfigDigitalFilter>
 80015a4:	4603      	mov	r3, r0
 80015a6:	2b00      	cmp	r3, #0
 80015a8:	d001      	beq.n	80015ae <MX_I2C3_Init+0x6e>
		Error_Handler();
 80015aa:	f001 faed 	bl	8002b88 <Error_Handler>
	}
	/* USER CODE BEGIN I2C3_Init 2 */

	/* USER CODE END I2C3_Init 2 */

}
 80015ae:	bf00      	nop
 80015b0:	bd80      	pop	{r7, pc}
 80015b2:	bf00      	nop
 80015b4:	20001a68 	.word	0x20001a68
 80015b8:	40005c00 	.word	0x40005c00
 80015bc:	00702991 	.word	0x00702991

080015c0 <MX_TIM1_Init>:
/**
 * @brief TIM1 Initialization Function
 * @param None
 * @retval None
 */
static void MX_TIM1_Init(void) {
 80015c0:	b580      	push	{r7, lr}
 80015c2:	b096      	sub	sp, #88	; 0x58
 80015c4:	af00      	add	r7, sp, #0

	/* USER CODE BEGIN TIM1_Init 0 */

	/* USER CODE END TIM1_Init 0 */

	TIM_MasterConfigTypeDef sMasterConfig = { 0 };
 80015c6:	f107 034c 	add.w	r3, r7, #76	; 0x4c
 80015ca:	2200      	movs	r2, #0
 80015cc:	601a      	str	r2, [r3, #0]
 80015ce:	605a      	str	r2, [r3, #4]
 80015d0:	609a      	str	r2, [r3, #8]
	TIM_OC_InitTypeDef sConfigOC = { 0 };
 80015d2:	f107 0330 	add.w	r3, r7, #48	; 0x30
 80015d6:	2200      	movs	r2, #0
 80015d8:	601a      	str	r2, [r3, #0]
 80015da:	605a      	str	r2, [r3, #4]
 80015dc:	609a      	str	r2, [r3, #8]
 80015de:	60da      	str	r2, [r3, #12]
 80015e0:	611a      	str	r2, [r3, #16]
 80015e2:	615a      	str	r2, [r3, #20]
 80015e4:	619a      	str	r2, [r3, #24]
	TIM_BreakDeadTimeConfigTypeDef sBreakDeadTimeConfig = { 0 };
 80015e6:	1d3b      	adds	r3, r7, #4
 80015e8:	222c      	movs	r2, #44	; 0x2c
 80015ea:	2100      	movs	r1, #0
 80015ec:	4618      	mov	r0, r3
 80015ee:	f008 fd35 	bl	800a05c <memset>

	/* USER CODE BEGIN TIM1_Init 1 */

	/* USER CODE END TIM1_Init 1 */
	htim1.Instance = TIM1;
 80015f2:	4b3f      	ldr	r3, [pc, #252]	; (80016f0 <MX_TIM1_Init+0x130>)
 80015f4:	4a3f      	ldr	r2, [pc, #252]	; (80016f4 <MX_TIM1_Init+0x134>)
 80015f6:	601a      	str	r2, [r3, #0]
	htim1.Init.Prescaler = 0;
 80015f8:	4b3d      	ldr	r3, [pc, #244]	; (80016f0 <MX_TIM1_Init+0x130>)
 80015fa:	2200      	movs	r2, #0
 80015fc:	605a      	str	r2, [r3, #4]
	htim1.Init.CounterMode = TIM_COUNTERMODE_UP;
 80015fe:	4b3c      	ldr	r3, [pc, #240]	; (80016f0 <MX_TIM1_Init+0x130>)
 8001600:	2200      	movs	r2, #0
 8001602:	609a      	str	r2, [r3, #8]
	htim1.Init.Period = 65535;
 8001604:	4b3a      	ldr	r3, [pc, #232]	; (80016f0 <MX_TIM1_Init+0x130>)
 8001606:	f64f 72ff 	movw	r2, #65535	; 0xffff
 800160a:	60da      	str	r2, [r3, #12]
	htim1.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 800160c:	4b38      	ldr	r3, [pc, #224]	; (80016f0 <MX_TIM1_Init+0x130>)
 800160e:	2200      	movs	r2, #0
 8001610:	611a      	str	r2, [r3, #16]
	htim1.Init.RepetitionCounter = 0;
 8001612:	4b37      	ldr	r3, [pc, #220]	; (80016f0 <MX_TIM1_Init+0x130>)
 8001614:	2200      	movs	r2, #0
 8001616:	615a      	str	r2, [r3, #20]
	htim1.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_ENABLE;
 8001618:	4b35      	ldr	r3, [pc, #212]	; (80016f0 <MX_TIM1_Init+0x130>)
 800161a:	2280      	movs	r2, #128	; 0x80
 800161c:	619a      	str	r2, [r3, #24]
	if (HAL_TIM_PWM_Init(&htim1) != HAL_OK) {
 800161e:	4834      	ldr	r0, [pc, #208]	; (80016f0 <MX_TIM1_Init+0x130>)
 8001620:	f006 febf 	bl	80083a2 <HAL_TIM_PWM_Init>
 8001624:	4603      	mov	r3, r0
 8001626:	2b00      	cmp	r3, #0
 8001628:	d001      	beq.n	800162e <MX_TIM1_Init+0x6e>
		Error_Handler();
 800162a:	f001 faad 	bl	8002b88 <Error_Handler>
	}
	sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 800162e:	2300      	movs	r3, #0
 8001630:	64fb      	str	r3, [r7, #76]	; 0x4c
	sMasterConfig.MasterOutputTrigger2 = TIM_TRGO2_RESET;
 8001632:	2300      	movs	r3, #0
 8001634:	653b      	str	r3, [r7, #80]	; 0x50
	sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8001636:	2300      	movs	r3, #0
 8001638:	657b      	str	r3, [r7, #84]	; 0x54
	if (HAL_TIMEx_MasterConfigSynchronization(&htim1, &sMasterConfig) != HAL_OK) {
 800163a:	f107 034c 	add.w	r3, r7, #76	; 0x4c
 800163e:	4619      	mov	r1, r3
 8001640:	482b      	ldr	r0, [pc, #172]	; (80016f0 <MX_TIM1_Init+0x130>)
 8001642:	f007 fdc3 	bl	80091cc <HAL_TIMEx_MasterConfigSynchronization>
 8001646:	4603      	mov	r3, r0
 8001648:	2b00      	cmp	r3, #0
 800164a:	d001      	beq.n	8001650 <MX_TIM1_Init+0x90>
		Error_Handler();
 800164c:	f001 fa9c 	bl	8002b88 <Error_Handler>
	}
	sConfigOC.OCMode = TIM_OCMODE_PWM1;
 8001650:	2360      	movs	r3, #96	; 0x60
 8001652:	633b      	str	r3, [r7, #48]	; 0x30
	sConfigOC.Pulse = 0;
 8001654:	2300      	movs	r3, #0
 8001656:	637b      	str	r3, [r7, #52]	; 0x34
	sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 8001658:	2300      	movs	r3, #0
 800165a:	63bb      	str	r3, [r7, #56]	; 0x38
	sConfigOC.OCNPolarity = TIM_OCNPOLARITY_HIGH;
 800165c:	2300      	movs	r3, #0
 800165e:	63fb      	str	r3, [r7, #60]	; 0x3c
	sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 8001660:	2300      	movs	r3, #0
 8001662:	643b      	str	r3, [r7, #64]	; 0x40
	sConfigOC.OCIdleState = TIM_OCIDLESTATE_RESET;
 8001664:	2300      	movs	r3, #0
 8001666:	647b      	str	r3, [r7, #68]	; 0x44
	sConfigOC.OCNIdleState = TIM_OCNIDLESTATE_RESET;
 8001668:	2300      	movs	r3, #0
 800166a:	64bb      	str	r3, [r7, #72]	; 0x48
	if (HAL_TIM_PWM_ConfigChannel(&htim1, &sConfigOC, TIM_CHANNEL_1) != HAL_OK) {
 800166c:	f107 0330 	add.w	r3, r7, #48	; 0x30
 8001670:	2200      	movs	r2, #0
 8001672:	4619      	mov	r1, r3
 8001674:	481e      	ldr	r0, [pc, #120]	; (80016f0 <MX_TIM1_Init+0x130>)
 8001676:	f007 f95f 	bl	8008938 <HAL_TIM_PWM_ConfigChannel>
 800167a:	4603      	mov	r3, r0
 800167c:	2b00      	cmp	r3, #0
 800167e:	d001      	beq.n	8001684 <MX_TIM1_Init+0xc4>
		Error_Handler();
 8001680:	f001 fa82 	bl	8002b88 <Error_Handler>
	}
	if (HAL_TIM_PWM_ConfigChannel(&htim1, &sConfigOC, TIM_CHANNEL_2) != HAL_OK) {
 8001684:	f107 0330 	add.w	r3, r7, #48	; 0x30
 8001688:	2204      	movs	r2, #4
 800168a:	4619      	mov	r1, r3
 800168c:	4818      	ldr	r0, [pc, #96]	; (80016f0 <MX_TIM1_Init+0x130>)
 800168e:	f007 f953 	bl	8008938 <HAL_TIM_PWM_ConfigChannel>
 8001692:	4603      	mov	r3, r0
 8001694:	2b00      	cmp	r3, #0
 8001696:	d001      	beq.n	800169c <MX_TIM1_Init+0xdc>
		Error_Handler();
 8001698:	f001 fa76 	bl	8002b88 <Error_Handler>
	}
	sBreakDeadTimeConfig.OffStateRunMode = TIM_OSSR_DISABLE;
 800169c:	2300      	movs	r3, #0
 800169e:	607b      	str	r3, [r7, #4]
	sBreakDeadTimeConfig.OffStateIDLEMode = TIM_OSSI_DISABLE;
 80016a0:	2300      	movs	r3, #0
 80016a2:	60bb      	str	r3, [r7, #8]
	sBreakDeadTimeConfig.LockLevel = TIM_LOCKLEVEL_OFF;
 80016a4:	2300      	movs	r3, #0
 80016a6:	60fb      	str	r3, [r7, #12]
	sBreakDeadTimeConfig.DeadTime = 0;
 80016a8:	2300      	movs	r3, #0
 80016aa:	613b      	str	r3, [r7, #16]
	sBreakDeadTimeConfig.BreakState = TIM_BREAK_DISABLE;
 80016ac:	2300      	movs	r3, #0
 80016ae:	617b      	str	r3, [r7, #20]
	sBreakDeadTimeConfig.BreakPolarity = TIM_BREAKPOLARITY_HIGH;
 80016b0:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 80016b4:	61bb      	str	r3, [r7, #24]
	sBreakDeadTimeConfig.BreakFilter = 0;
 80016b6:	2300      	movs	r3, #0
 80016b8:	61fb      	str	r3, [r7, #28]
	sBreakDeadTimeConfig.Break2State = TIM_BREAK2_DISABLE;
 80016ba:	2300      	movs	r3, #0
 80016bc:	623b      	str	r3, [r7, #32]
	sBreakDeadTimeConfig.Break2Polarity = TIM_BREAK2POLARITY_HIGH;
 80016be:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 80016c2:	627b      	str	r3, [r7, #36]	; 0x24
	sBreakDeadTimeConfig.Break2Filter = 0;
 80016c4:	2300      	movs	r3, #0
 80016c6:	62bb      	str	r3, [r7, #40]	; 0x28
	sBreakDeadTimeConfig.AutomaticOutput = TIM_AUTOMATICOUTPUT_DISABLE;
 80016c8:	2300      	movs	r3, #0
 80016ca:	62fb      	str	r3, [r7, #44]	; 0x2c
	if (HAL_TIMEx_ConfigBreakDeadTime(&htim1, &sBreakDeadTimeConfig) != HAL_OK) {
 80016cc:	1d3b      	adds	r3, r7, #4
 80016ce:	4619      	mov	r1, r3
 80016d0:	4807      	ldr	r0, [pc, #28]	; (80016f0 <MX_TIM1_Init+0x130>)
 80016d2:	f007 fde1 	bl	8009298 <HAL_TIMEx_ConfigBreakDeadTime>
 80016d6:	4603      	mov	r3, r0
 80016d8:	2b00      	cmp	r3, #0
 80016da:	d001      	beq.n	80016e0 <MX_TIM1_Init+0x120>
		Error_Handler();
 80016dc:	f001 fa54 	bl	8002b88 <Error_Handler>
	}
	/* USER CODE BEGIN TIM1_Init 2 */

	/* USER CODE END TIM1_Init 2 */
	HAL_TIM_MspPostInit(&htim1);
 80016e0:	4803      	ldr	r0, [pc, #12]	; (80016f0 <MX_TIM1_Init+0x130>)
 80016e2:	f001 fcd3 	bl	800308c <HAL_TIM_MspPostInit>

}
 80016e6:	bf00      	nop
 80016e8:	3758      	adds	r7, #88	; 0x58
 80016ea:	46bd      	mov	sp, r7
 80016ec:	bd80      	pop	{r7, pc}
 80016ee:	bf00      	nop
 80016f0:	20001bac 	.word	0x20001bac
 80016f4:	40012c00 	.word	0x40012c00

080016f8 <MX_TIM2_Init>:
/**
 * @brief TIM2 Initialization Function
 * @param None
 * @retval None
 */
static void MX_TIM2_Init(void) {
 80016f8:	b580      	push	{r7, lr}
 80016fa:	b08a      	sub	sp, #40	; 0x28
 80016fc:	af00      	add	r7, sp, #0

	/* USER CODE BEGIN TIM2_Init 0 */

	/* USER CODE END TIM2_Init 0 */

	TIM_MasterConfigTypeDef sMasterConfig = { 0 };
 80016fe:	f107 031c 	add.w	r3, r7, #28
 8001702:	2200      	movs	r2, #0
 8001704:	601a      	str	r2, [r3, #0]
 8001706:	605a      	str	r2, [r3, #4]
 8001708:	609a      	str	r2, [r3, #8]
	TIM_OC_InitTypeDef sConfigOC = { 0 };
 800170a:	463b      	mov	r3, r7
 800170c:	2200      	movs	r2, #0
 800170e:	601a      	str	r2, [r3, #0]
 8001710:	605a      	str	r2, [r3, #4]
 8001712:	609a      	str	r2, [r3, #8]
 8001714:	60da      	str	r2, [r3, #12]
 8001716:	611a      	str	r2, [r3, #16]
 8001718:	615a      	str	r2, [r3, #20]
 800171a:	619a      	str	r2, [r3, #24]

	/* USER CODE BEGIN TIM2_Init 1 */

	/* USER CODE END TIM2_Init 1 */
	htim2.Instance = TIM2;
 800171c:	4b20      	ldr	r3, [pc, #128]	; (80017a0 <MX_TIM2_Init+0xa8>)
 800171e:	f04f 4280 	mov.w	r2, #1073741824	; 0x40000000
 8001722:	601a      	str	r2, [r3, #0]
	htim2.Init.Prescaler = 80 - 1;
 8001724:	4b1e      	ldr	r3, [pc, #120]	; (80017a0 <MX_TIM2_Init+0xa8>)
 8001726:	224f      	movs	r2, #79	; 0x4f
 8001728:	605a      	str	r2, [r3, #4]
	htim2.Init.CounterMode = TIM_COUNTERMODE_UP;
 800172a:	4b1d      	ldr	r3, [pc, #116]	; (80017a0 <MX_TIM2_Init+0xa8>)
 800172c:	2200      	movs	r2, #0
 800172e:	609a      	str	r2, [r3, #8]
	htim2.Init.Period = 10000 - 1;
 8001730:	4b1b      	ldr	r3, [pc, #108]	; (80017a0 <MX_TIM2_Init+0xa8>)
 8001732:	f242 720f 	movw	r2, #9999	; 0x270f
 8001736:	60da      	str	r2, [r3, #12]
	htim2.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8001738:	4b19      	ldr	r3, [pc, #100]	; (80017a0 <MX_TIM2_Init+0xa8>)
 800173a:	2200      	movs	r2, #0
 800173c:	611a      	str	r2, [r3, #16]
	htim2.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_ENABLE;
 800173e:	4b18      	ldr	r3, [pc, #96]	; (80017a0 <MX_TIM2_Init+0xa8>)
 8001740:	2280      	movs	r2, #128	; 0x80
 8001742:	619a      	str	r2, [r3, #24]
	if (HAL_TIM_OC_Init(&htim2) != HAL_OK) {
 8001744:	4816      	ldr	r0, [pc, #88]	; (80017a0 <MX_TIM2_Init+0xa8>)
 8001746:	f006 fdd5 	bl	80082f4 <HAL_TIM_OC_Init>
 800174a:	4603      	mov	r3, r0
 800174c:	2b00      	cmp	r3, #0
 800174e:	d001      	beq.n	8001754 <MX_TIM2_Init+0x5c>
		Error_Handler();
 8001750:	f001 fa1a 	bl	8002b88 <Error_Handler>
	}
	sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8001754:	2300      	movs	r3, #0
 8001756:	61fb      	str	r3, [r7, #28]
	sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8001758:	2300      	movs	r3, #0
 800175a:	627b      	str	r3, [r7, #36]	; 0x24
	if (HAL_TIMEx_MasterConfigSynchronization(&htim2, &sMasterConfig) != HAL_OK) {
 800175c:	f107 031c 	add.w	r3, r7, #28
 8001760:	4619      	mov	r1, r3
 8001762:	480f      	ldr	r0, [pc, #60]	; (80017a0 <MX_TIM2_Init+0xa8>)
 8001764:	f007 fd32 	bl	80091cc <HAL_TIMEx_MasterConfigSynchronization>
 8001768:	4603      	mov	r3, r0
 800176a:	2b00      	cmp	r3, #0
 800176c:	d001      	beq.n	8001772 <MX_TIM2_Init+0x7a>
		Error_Handler();
 800176e:	f001 fa0b 	bl	8002b88 <Error_Handler>
	}
	sConfigOC.OCMode = TIM_OCMODE_TIMING;
 8001772:	2300      	movs	r3, #0
 8001774:	603b      	str	r3, [r7, #0]
	sConfigOC.Pulse = 0;
 8001776:	2300      	movs	r3, #0
 8001778:	607b      	str	r3, [r7, #4]
	sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 800177a:	2300      	movs	r3, #0
 800177c:	60bb      	str	r3, [r7, #8]
	sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 800177e:	2300      	movs	r3, #0
 8001780:	613b      	str	r3, [r7, #16]
	if (HAL_TIM_OC_ConfigChannel(&htim2, &sConfigOC, TIM_CHANNEL_2) != HAL_OK) {
 8001782:	463b      	mov	r3, r7
 8001784:	2204      	movs	r2, #4
 8001786:	4619      	mov	r1, r3
 8001788:	4805      	ldr	r0, [pc, #20]	; (80017a0 <MX_TIM2_Init+0xa8>)
 800178a:	f007 f85f 	bl	800884c <HAL_TIM_OC_ConfigChannel>
 800178e:	4603      	mov	r3, r0
 8001790:	2b00      	cmp	r3, #0
 8001792:	d001      	beq.n	8001798 <MX_TIM2_Init+0xa0>
		Error_Handler();
 8001794:	f001 f9f8 	bl	8002b88 <Error_Handler>
	}
	/* USER CODE BEGIN TIM2_Init 2 */

	/* USER CODE END TIM2_Init 2 */

}
 8001798:	bf00      	nop
 800179a:	3728      	adds	r7, #40	; 0x28
 800179c:	46bd      	mov	sp, r7
 800179e:	bd80      	pop	{r7, pc}
 80017a0:	20001bf8 	.word	0x20001bf8

080017a4 <MX_TIM6_Init>:
/**
 * @brief TIM6 Initialization Function
 * @param None
 * @retval None
 */
static void MX_TIM6_Init(void) {
 80017a4:	b580      	push	{r7, lr}
 80017a6:	b084      	sub	sp, #16
 80017a8:	af00      	add	r7, sp, #0

	/* USER CODE BEGIN TIM6_Init 0 */

	/* USER CODE END TIM6_Init 0 */

	TIM_MasterConfigTypeDef sMasterConfig = { 0 };
 80017aa:	1d3b      	adds	r3, r7, #4
 80017ac:	2200      	movs	r2, #0
 80017ae:	601a      	str	r2, [r3, #0]
 80017b0:	605a      	str	r2, [r3, #4]
 80017b2:	609a      	str	r2, [r3, #8]

	/* USER CODE BEGIN TIM6_Init 1 */

	/* USER CODE END TIM6_Init 1 */
	htim6.Instance = TIM6;
 80017b4:	4b14      	ldr	r3, [pc, #80]	; (8001808 <MX_TIM6_Init+0x64>)
 80017b6:	4a15      	ldr	r2, [pc, #84]	; (800180c <MX_TIM6_Init+0x68>)
 80017b8:	601a      	str	r2, [r3, #0]
	htim6.Init.Prescaler = 160 - 1;
 80017ba:	4b13      	ldr	r3, [pc, #76]	; (8001808 <MX_TIM6_Init+0x64>)
 80017bc:	229f      	movs	r2, #159	; 0x9f
 80017be:	605a      	str	r2, [r3, #4]
	htim6.Init.CounterMode = TIM_COUNTERMODE_UP;
 80017c0:	4b11      	ldr	r3, [pc, #68]	; (8001808 <MX_TIM6_Init+0x64>)
 80017c2:	2200      	movs	r2, #0
 80017c4:	609a      	str	r2, [r3, #8]
	htim6.Init.Period = 50000 - 1;
 80017c6:	4b10      	ldr	r3, [pc, #64]	; (8001808 <MX_TIM6_Init+0x64>)
 80017c8:	f24c 324f 	movw	r2, #49999	; 0xc34f
 80017cc:	60da      	str	r2, [r3, #12]
	htim6.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_ENABLE;
 80017ce:	4b0e      	ldr	r3, [pc, #56]	; (8001808 <MX_TIM6_Init+0x64>)
 80017d0:	2280      	movs	r2, #128	; 0x80
 80017d2:	619a      	str	r2, [r3, #24]
	if (HAL_TIM_Base_Init(&htim6) != HAL_OK) {
 80017d4:	480c      	ldr	r0, [pc, #48]	; (8001808 <MX_TIM6_Init+0x64>)
 80017d6:	f006 fce1 	bl	800819c <HAL_TIM_Base_Init>
 80017da:	4603      	mov	r3, r0
 80017dc:	2b00      	cmp	r3, #0
 80017de:	d001      	beq.n	80017e4 <MX_TIM6_Init+0x40>
		Error_Handler();
 80017e0:	f001 f9d2 	bl	8002b88 <Error_Handler>
	}
	sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 80017e4:	2300      	movs	r3, #0
 80017e6:	607b      	str	r3, [r7, #4]
	sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 80017e8:	2300      	movs	r3, #0
 80017ea:	60fb      	str	r3, [r7, #12]
	if (HAL_TIMEx_MasterConfigSynchronization(&htim6, &sMasterConfig) != HAL_OK) {
 80017ec:	1d3b      	adds	r3, r7, #4
 80017ee:	4619      	mov	r1, r3
 80017f0:	4805      	ldr	r0, [pc, #20]	; (8001808 <MX_TIM6_Init+0x64>)
 80017f2:	f007 fceb 	bl	80091cc <HAL_TIMEx_MasterConfigSynchronization>
 80017f6:	4603      	mov	r3, r0
 80017f8:	2b00      	cmp	r3, #0
 80017fa:	d001      	beq.n	8001800 <MX_TIM6_Init+0x5c>
		Error_Handler();
 80017fc:	f001 f9c4 	bl	8002b88 <Error_Handler>
	}
	/* USER CODE BEGIN TIM6_Init 2 */

	/* USER CODE END TIM6_Init 2 */

}
 8001800:	bf00      	nop
 8001802:	3710      	adds	r7, #16
 8001804:	46bd      	mov	sp, r7
 8001806:	bd80      	pop	{r7, pc}
 8001808:	20001b48 	.word	0x20001b48
 800180c:	40001000 	.word	0x40001000

08001810 <MX_TIM7_Init>:
/**
 * @brief TIM7 Initialization Function
 * @param None
 * @retval None
 */
static void MX_TIM7_Init(void) {
 8001810:	b580      	push	{r7, lr}
 8001812:	b084      	sub	sp, #16
 8001814:	af00      	add	r7, sp, #0

	/* USER CODE BEGIN TIM7_Init 0 */

	/* USER CODE END TIM7_Init 0 */

	TIM_MasterConfigTypeDef sMasterConfig = { 0 };
 8001816:	1d3b      	adds	r3, r7, #4
 8001818:	2200      	movs	r2, #0
 800181a:	601a      	str	r2, [r3, #0]
 800181c:	605a      	str	r2, [r3, #4]
 800181e:	609a      	str	r2, [r3, #8]

	/* USER CODE BEGIN TIM7_Init 1 */

	/* USER CODE END TIM7_Init 1 */
	htim7.Instance = TIM7;
 8001820:	4b15      	ldr	r3, [pc, #84]	; (8001878 <MX_TIM7_Init+0x68>)
 8001822:	4a16      	ldr	r2, [pc, #88]	; (800187c <MX_TIM7_Init+0x6c>)
 8001824:	601a      	str	r2, [r3, #0]
	htim7.Init.Prescaler = 65535;
 8001826:	4b14      	ldr	r3, [pc, #80]	; (8001878 <MX_TIM7_Init+0x68>)
 8001828:	f64f 72ff 	movw	r2, #65535	; 0xffff
 800182c:	605a      	str	r2, [r3, #4]
	htim7.Init.CounterMode = TIM_COUNTERMODE_UP;
 800182e:	4b12      	ldr	r3, [pc, #72]	; (8001878 <MX_TIM7_Init+0x68>)
 8001830:	2200      	movs	r2, #0
 8001832:	609a      	str	r2, [r3, #8]
	htim7.Init.Period = 12207 - 1;
 8001834:	4b10      	ldr	r3, [pc, #64]	; (8001878 <MX_TIM7_Init+0x68>)
 8001836:	f642 72ae 	movw	r2, #12206	; 0x2fae
 800183a:	60da      	str	r2, [r3, #12]
	htim7.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_ENABLE;
 800183c:	4b0e      	ldr	r3, [pc, #56]	; (8001878 <MX_TIM7_Init+0x68>)
 800183e:	2280      	movs	r2, #128	; 0x80
 8001840:	619a      	str	r2, [r3, #24]
	if (HAL_TIM_Base_Init(&htim7) != HAL_OK) {
 8001842:	480d      	ldr	r0, [pc, #52]	; (8001878 <MX_TIM7_Init+0x68>)
 8001844:	f006 fcaa 	bl	800819c <HAL_TIM_Base_Init>
 8001848:	4603      	mov	r3, r0
 800184a:	2b00      	cmp	r3, #0
 800184c:	d001      	beq.n	8001852 <MX_TIM7_Init+0x42>
		Error_Handler();
 800184e:	f001 f99b 	bl	8002b88 <Error_Handler>
	}
	sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8001852:	2300      	movs	r3, #0
 8001854:	607b      	str	r3, [r7, #4]
	sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8001856:	2300      	movs	r3, #0
 8001858:	60fb      	str	r3, [r7, #12]
	if (HAL_TIMEx_MasterConfigSynchronization(&htim7, &sMasterConfig) != HAL_OK) {
 800185a:	1d3b      	adds	r3, r7, #4
 800185c:	4619      	mov	r1, r3
 800185e:	4806      	ldr	r0, [pc, #24]	; (8001878 <MX_TIM7_Init+0x68>)
 8001860:	f007 fcb4 	bl	80091cc <HAL_TIMEx_MasterConfigSynchronization>
 8001864:	4603      	mov	r3, r0
 8001866:	2b00      	cmp	r3, #0
 8001868:	d001      	beq.n	800186e <MX_TIM7_Init+0x5e>
		Error_Handler();
 800186a:	f001 f98d 	bl	8002b88 <Error_Handler>
	}
	/* USER CODE BEGIN TIM7_Init 2 */

	/* USER CODE END TIM7_Init 2 */

}
 800186e:	bf00      	nop
 8001870:	3710      	adds	r7, #16
 8001872:	46bd      	mov	sp, r7
 8001874:	bd80      	pop	{r7, pc}
 8001876:	bf00      	nop
 8001878:	20001cdc 	.word	0x20001cdc
 800187c:	40001400 	.word	0x40001400

08001880 <MX_USART2_UART_Init>:
/**
 * @brief USART2 Initialization Function
 * @param None
 * @retval None
 */
static void MX_USART2_UART_Init(void) {
 8001880:	b580      	push	{r7, lr}
 8001882:	af00      	add	r7, sp, #0
	/* USER CODE END USART2_Init 0 */

	/* USER CODE BEGIN USART2_Init 1 */

	/* USER CODE END USART2_Init 1 */
	huart2.Instance = USART2;
 8001884:	4b14      	ldr	r3, [pc, #80]	; (80018d8 <MX_USART2_UART_Init+0x58>)
 8001886:	4a15      	ldr	r2, [pc, #84]	; (80018dc <MX_USART2_UART_Init+0x5c>)
 8001888:	601a      	str	r2, [r3, #0]
	huart2.Init.BaudRate = 115200;
 800188a:	4b13      	ldr	r3, [pc, #76]	; (80018d8 <MX_USART2_UART_Init+0x58>)
 800188c:	f44f 32e1 	mov.w	r2, #115200	; 0x1c200
 8001890:	605a      	str	r2, [r3, #4]
	huart2.Init.WordLength = UART_WORDLENGTH_8B;
 8001892:	4b11      	ldr	r3, [pc, #68]	; (80018d8 <MX_USART2_UART_Init+0x58>)
 8001894:	2200      	movs	r2, #0
 8001896:	609a      	str	r2, [r3, #8]
	huart2.Init.StopBits = UART_STOPBITS_1;
 8001898:	4b0f      	ldr	r3, [pc, #60]	; (80018d8 <MX_USART2_UART_Init+0x58>)
 800189a:	2200      	movs	r2, #0
 800189c:	60da      	str	r2, [r3, #12]
	huart2.Init.Parity = UART_PARITY_NONE;
 800189e:	4b0e      	ldr	r3, [pc, #56]	; (80018d8 <MX_USART2_UART_Init+0x58>)
 80018a0:	2200      	movs	r2, #0
 80018a2:	611a      	str	r2, [r3, #16]
	huart2.Init.Mode = UART_MODE_TX_RX;
 80018a4:	4b0c      	ldr	r3, [pc, #48]	; (80018d8 <MX_USART2_UART_Init+0x58>)
 80018a6:	220c      	movs	r2, #12
 80018a8:	615a      	str	r2, [r3, #20]
	huart2.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 80018aa:	4b0b      	ldr	r3, [pc, #44]	; (80018d8 <MX_USART2_UART_Init+0x58>)
 80018ac:	2200      	movs	r2, #0
 80018ae:	619a      	str	r2, [r3, #24]
	huart2.Init.OverSampling = UART_OVERSAMPLING_16;
 80018b0:	4b09      	ldr	r3, [pc, #36]	; (80018d8 <MX_USART2_UART_Init+0x58>)
 80018b2:	2200      	movs	r2, #0
 80018b4:	61da      	str	r2, [r3, #28]
	huart2.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 80018b6:	4b08      	ldr	r3, [pc, #32]	; (80018d8 <MX_USART2_UART_Init+0x58>)
 80018b8:	2200      	movs	r2, #0
 80018ba:	621a      	str	r2, [r3, #32]
	huart2.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 80018bc:	4b06      	ldr	r3, [pc, #24]	; (80018d8 <MX_USART2_UART_Init+0x58>)
 80018be:	2200      	movs	r2, #0
 80018c0:	625a      	str	r2, [r3, #36]	; 0x24
	if (HAL_UART_Init(&huart2) != HAL_OK) {
 80018c2:	4805      	ldr	r0, [pc, #20]	; (80018d8 <MX_USART2_UART_Init+0x58>)
 80018c4:	f007 fd7e 	bl	80093c4 <HAL_UART_Init>
 80018c8:	4603      	mov	r3, r0
 80018ca:	2b00      	cmp	r3, #0
 80018cc:	d001      	beq.n	80018d2 <MX_USART2_UART_Init+0x52>
		Error_Handler();
 80018ce:	f001 f95b 	bl	8002b88 <Error_Handler>
	}
	/* USER CODE BEGIN USART2_Init 2 */

	/* USER CODE END USART2_Init 2 */

}
 80018d2:	bf00      	nop
 80018d4:	bd80      	pop	{r7, pc}
 80018d6:	bf00      	nop
 80018d8:	20001c44 	.word	0x20001c44
 80018dc:	40004400 	.word	0x40004400

080018e0 <MX_DMA_Init>:

/**
 * Enable DMA controller clock
 */
static void MX_DMA_Init(void) {
 80018e0:	b580      	push	{r7, lr}
 80018e2:	b082      	sub	sp, #8
 80018e4:	af00      	add	r7, sp, #0

	/* DMA controller clock enable */
	__HAL_RCC_DMA1_CLK_ENABLE();
 80018e6:	4b0c      	ldr	r3, [pc, #48]	; (8001918 <MX_DMA_Init+0x38>)
 80018e8:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 80018ea:	4a0b      	ldr	r2, [pc, #44]	; (8001918 <MX_DMA_Init+0x38>)
 80018ec:	f043 0301 	orr.w	r3, r3, #1
 80018f0:	6493      	str	r3, [r2, #72]	; 0x48
 80018f2:	4b09      	ldr	r3, [pc, #36]	; (8001918 <MX_DMA_Init+0x38>)
 80018f4:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 80018f6:	f003 0301 	and.w	r3, r3, #1
 80018fa:	607b      	str	r3, [r7, #4]
 80018fc:	687b      	ldr	r3, [r7, #4]

	/* DMA interrupt init */
	/* DMA1_Channel6_IRQn interrupt configuration */
	HAL_NVIC_SetPriority(DMA1_Channel6_IRQn, 0, 0);
 80018fe:	2200      	movs	r2, #0
 8001900:	2100      	movs	r1, #0
 8001902:	2010      	movs	r0, #16
 8001904:	f003 f843 	bl	800498e <HAL_NVIC_SetPriority>
	HAL_NVIC_EnableIRQ(DMA1_Channel6_IRQn);
 8001908:	2010      	movs	r0, #16
 800190a:	f003 f85c 	bl	80049c6 <HAL_NVIC_EnableIRQ>

}
 800190e:	bf00      	nop
 8001910:	3708      	adds	r7, #8
 8001912:	46bd      	mov	sp, r7
 8001914:	bd80      	pop	{r7, pc}
 8001916:	bf00      	nop
 8001918:	40021000 	.word	0x40021000

0800191c <MX_GPIO_Init>:
/**
 * @brief GPIO Initialization Function
 * @param None
 * @retval None
 */
static void MX_GPIO_Init(void) {
 800191c:	b580      	push	{r7, lr}
 800191e:	b088      	sub	sp, #32
 8001920:	af00      	add	r7, sp, #0
	GPIO_InitTypeDef GPIO_InitStruct = { 0 };
 8001922:	f107 030c 	add.w	r3, r7, #12
 8001926:	2200      	movs	r2, #0
 8001928:	601a      	str	r2, [r3, #0]
 800192a:	605a      	str	r2, [r3, #4]
 800192c:	609a      	str	r2, [r3, #8]
 800192e:	60da      	str	r2, [r3, #12]
 8001930:	611a      	str	r2, [r3, #16]

	/* GPIO Ports Clock Enable */
	__HAL_RCC_GPIOA_CLK_ENABLE();
 8001932:	4b48      	ldr	r3, [pc, #288]	; (8001a54 <MX_GPIO_Init+0x138>)
 8001934:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8001936:	4a47      	ldr	r2, [pc, #284]	; (8001a54 <MX_GPIO_Init+0x138>)
 8001938:	f043 0301 	orr.w	r3, r3, #1
 800193c:	64d3      	str	r3, [r2, #76]	; 0x4c
 800193e:	4b45      	ldr	r3, [pc, #276]	; (8001a54 <MX_GPIO_Init+0x138>)
 8001940:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8001942:	f003 0301 	and.w	r3, r3, #1
 8001946:	60bb      	str	r3, [r7, #8]
 8001948:	68bb      	ldr	r3, [r7, #8]
	__HAL_RCC_GPIOB_CLK_ENABLE();
 800194a:	4b42      	ldr	r3, [pc, #264]	; (8001a54 <MX_GPIO_Init+0x138>)
 800194c:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800194e:	4a41      	ldr	r2, [pc, #260]	; (8001a54 <MX_GPIO_Init+0x138>)
 8001950:	f043 0302 	orr.w	r3, r3, #2
 8001954:	64d3      	str	r3, [r2, #76]	; 0x4c
 8001956:	4b3f      	ldr	r3, [pc, #252]	; (8001a54 <MX_GPIO_Init+0x138>)
 8001958:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800195a:	f003 0302 	and.w	r3, r3, #2
 800195e:	607b      	str	r3, [r7, #4]
 8001960:	687b      	ldr	r3, [r7, #4]

	/*Configure GPIO pin Output Level */
	HAL_GPIO_WritePin(GPIOA, DIR_L1_Pin | testLED_Pin | DIR_L2_Pin, GPIO_PIN_RESET);
 8001962:	2200      	movs	r2, #0
 8001964:	f44f 51a2 	mov.w	r1, #5184	; 0x1440
 8001968:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 800196c:	f003 fc0e 	bl	800518c <HAL_GPIO_WritePin>

	/*Configure GPIO pin Output Level */
	HAL_GPIO_WritePin(GPIOB, DIR_R1_Pin | DIR_R2_Pin, GPIO_PIN_RESET);
 8001970:	2200      	movs	r2, #0
 8001972:	21c0      	movs	r1, #192	; 0xc0
 8001974:	4838      	ldr	r0, [pc, #224]	; (8001a58 <MX_GPIO_Init+0x13c>)
 8001976:	f003 fc09 	bl	800518c <HAL_GPIO_WritePin>

	/*Configure GPIO pins : Motor_counterclock_right_Pin Motor_Left_clock_Pin orientation_counterclock_Pin */
	GPIO_InitStruct.Pin = Motor_counterclock_right_Pin | Motor_Left_clock_Pin | orientation_counterclock_Pin;
 800197a:	f44f 6303 	mov.w	r3, #2096	; 0x830
 800197e:	60fb      	str	r3, [r7, #12]
	GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING_FALLING;
 8001980:	4b36      	ldr	r3, [pc, #216]	; (8001a5c <MX_GPIO_Init+0x140>)
 8001982:	613b      	str	r3, [r7, #16]
	GPIO_InitStruct.Pull = GPIO_PULLDOWN;
 8001984:	2302      	movs	r3, #2
 8001986:	617b      	str	r3, [r7, #20]
	HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001988:	f107 030c 	add.w	r3, r7, #12
 800198c:	4619      	mov	r1, r3
 800198e:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8001992:	f003 fa79 	bl	8004e88 <HAL_GPIO_Init>

	/*Configure GPIO pins : DIR_L1_Pin testLED_Pin DIR_L2_Pin */
	GPIO_InitStruct.Pin = DIR_L1_Pin | testLED_Pin | DIR_L2_Pin;
 8001996:	f44f 53a2 	mov.w	r3, #5184	; 0x1440
 800199a:	60fb      	str	r3, [r7, #12]
	GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 800199c:	2301      	movs	r3, #1
 800199e:	613b      	str	r3, [r7, #16]
	GPIO_InitStruct.Pull = GPIO_NOPULL;
 80019a0:	2300      	movs	r3, #0
 80019a2:	617b      	str	r3, [r7, #20]
	GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80019a4:	2300      	movs	r3, #0
 80019a6:	61bb      	str	r3, [r7, #24]
	HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80019a8:	f107 030c 	add.w	r3, r7, #12
 80019ac:	4619      	mov	r1, r3
 80019ae:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 80019b2:	f003 fa69 	bl	8004e88 <HAL_GPIO_Init>

	/*Configure GPIO pins : motor_Right_clock_Pin Motor_left_counterclock_Pin orientation_clock_Pin */
	GPIO_InitStruct.Pin = motor_Right_clock_Pin | Motor_left_counterclock_Pin | orientation_clock_Pin;
 80019b6:	230b      	movs	r3, #11
 80019b8:	60fb      	str	r3, [r7, #12]
	GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING_FALLING;
 80019ba:	4b28      	ldr	r3, [pc, #160]	; (8001a5c <MX_GPIO_Init+0x140>)
 80019bc:	613b      	str	r3, [r7, #16]
	GPIO_InitStruct.Pull = GPIO_PULLDOWN;
 80019be:	2302      	movs	r3, #2
 80019c0:	617b      	str	r3, [r7, #20]
	HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80019c2:	f107 030c 	add.w	r3, r7, #12
 80019c6:	4619      	mov	r1, r3
 80019c8:	4823      	ldr	r0, [pc, #140]	; (8001a58 <MX_GPIO_Init+0x13c>)
 80019ca:	f003 fa5d 	bl	8004e88 <HAL_GPIO_Init>

	/*Configure GPIO pins : DIR_R1_Pin DIR_R2_Pin */
	GPIO_InitStruct.Pin = DIR_R1_Pin | DIR_R2_Pin;
 80019ce:	23c0      	movs	r3, #192	; 0xc0
 80019d0:	60fb      	str	r3, [r7, #12]
	GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80019d2:	2301      	movs	r3, #1
 80019d4:	613b      	str	r3, [r7, #16]
	GPIO_InitStruct.Pull = GPIO_NOPULL;
 80019d6:	2300      	movs	r3, #0
 80019d8:	617b      	str	r3, [r7, #20]
	GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80019da:	2300      	movs	r3, #0
 80019dc:	61bb      	str	r3, [r7, #24]
	HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80019de:	f107 030c 	add.w	r3, r7, #12
 80019e2:	4619      	mov	r1, r3
 80019e4:	481c      	ldr	r0, [pc, #112]	; (8001a58 <MX_GPIO_Init+0x13c>)
 80019e6:	f003 fa4f 	bl	8004e88 <HAL_GPIO_Init>

	/* EXTI interrupt init*/
	HAL_NVIC_SetPriority(EXTI0_IRQn, 0, 0);
 80019ea:	2200      	movs	r2, #0
 80019ec:	2100      	movs	r1, #0
 80019ee:	2006      	movs	r0, #6
 80019f0:	f002 ffcd 	bl	800498e <HAL_NVIC_SetPriority>
	HAL_NVIC_EnableIRQ(EXTI0_IRQn);
 80019f4:	2006      	movs	r0, #6
 80019f6:	f002 ffe6 	bl	80049c6 <HAL_NVIC_EnableIRQ>

	HAL_NVIC_SetPriority(EXTI1_IRQn, 0, 0);
 80019fa:	2200      	movs	r2, #0
 80019fc:	2100      	movs	r1, #0
 80019fe:	2007      	movs	r0, #7
 8001a00:	f002 ffc5 	bl	800498e <HAL_NVIC_SetPriority>
	HAL_NVIC_EnableIRQ(EXTI1_IRQn);
 8001a04:	2007      	movs	r0, #7
 8001a06:	f002 ffde 	bl	80049c6 <HAL_NVIC_EnableIRQ>

	HAL_NVIC_SetPriority(EXTI3_IRQn, 0, 0);
 8001a0a:	2200      	movs	r2, #0
 8001a0c:	2100      	movs	r1, #0
 8001a0e:	2009      	movs	r0, #9
 8001a10:	f002 ffbd 	bl	800498e <HAL_NVIC_SetPriority>
	HAL_NVIC_EnableIRQ(EXTI3_IRQn);
 8001a14:	2009      	movs	r0, #9
 8001a16:	f002 ffd6 	bl	80049c6 <HAL_NVIC_EnableIRQ>

	HAL_NVIC_SetPriority(EXTI4_IRQn, 0, 0);
 8001a1a:	2200      	movs	r2, #0
 8001a1c:	2100      	movs	r1, #0
 8001a1e:	200a      	movs	r0, #10
 8001a20:	f002 ffb5 	bl	800498e <HAL_NVIC_SetPriority>
	HAL_NVIC_EnableIRQ(EXTI4_IRQn);
 8001a24:	200a      	movs	r0, #10
 8001a26:	f002 ffce 	bl	80049c6 <HAL_NVIC_EnableIRQ>

	HAL_NVIC_SetPriority(EXTI9_5_IRQn, 0, 0);
 8001a2a:	2200      	movs	r2, #0
 8001a2c:	2100      	movs	r1, #0
 8001a2e:	2017      	movs	r0, #23
 8001a30:	f002 ffad 	bl	800498e <HAL_NVIC_SetPriority>
	HAL_NVIC_EnableIRQ(EXTI9_5_IRQn);
 8001a34:	2017      	movs	r0, #23
 8001a36:	f002 ffc6 	bl	80049c6 <HAL_NVIC_EnableIRQ>

	HAL_NVIC_SetPriority(EXTI15_10_IRQn, 0, 0);
 8001a3a:	2200      	movs	r2, #0
 8001a3c:	2100      	movs	r1, #0
 8001a3e:	2028      	movs	r0, #40	; 0x28
 8001a40:	f002 ffa5 	bl	800498e <HAL_NVIC_SetPriority>
	HAL_NVIC_EnableIRQ(EXTI15_10_IRQn);
 8001a44:	2028      	movs	r0, #40	; 0x28
 8001a46:	f002 ffbe 	bl	80049c6 <HAL_NVIC_EnableIRQ>

}
 8001a4a:	bf00      	nop
 8001a4c:	3720      	adds	r7, #32
 8001a4e:	46bd      	mov	sp, r7
 8001a50:	bd80      	pop	{r7, pc}
 8001a52:	bf00      	nop
 8001a54:	40021000 	.word	0x40021000
 8001a58:	48000400 	.word	0x48000400
 8001a5c:	10310000 	.word	0x10310000

08001a60 <motor_init>:

/* USER CODE BEGIN 4 */
void motor_init(Motor *m, char name) {
 8001a60:	b480      	push	{r7}
 8001a62:	b083      	sub	sp, #12
 8001a64:	af00      	add	r7, sp, #0
 8001a66:	6078      	str	r0, [r7, #4]
 8001a68:	460b      	mov	r3, r1
 8001a6a:	70fb      	strb	r3, [r7, #3]
	m->name = name;
 8001a6c:	687b      	ldr	r3, [r7, #4]
 8001a6e:	78fa      	ldrb	r2, [r7, #3]
 8001a70:	701a      	strb	r2, [r3, #0]
	m->direction = 0;
 8001a72:	687b      	ldr	r3, [r7, #4]
 8001a74:	2200      	movs	r2, #0
 8001a76:	705a      	strb	r2, [r3, #1]
	m->dutyCycle = 0.0;
 8001a78:	687b      	ldr	r3, [r7, #4]
 8001a7a:	f04f 0200 	mov.w	r2, #0
 8001a7e:	605a      	str	r2, [r3, #4]
}
 8001a80:	bf00      	nop
 8001a82:	370c      	adds	r7, #12
 8001a84:	46bd      	mov	sp, r7
 8001a86:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001a8a:	4770      	bx	lr

08001a8c <motorEncoder_init>:

void motorEncoder_init(MotorEncoder *e) {
 8001a8c:	b480      	push	{r7}
 8001a8e:	b083      	sub	sp, #12
 8001a90:	af00      	add	r7, sp, #0
 8001a92:	6078      	str	r0, [r7, #4]
	e->fineAdjustment = 0;
 8001a94:	687b      	ldr	r3, [r7, #4]
 8001a96:	2200      	movs	r2, #0
 8001a98:	811a      	strh	r2, [r3, #8]
	e->lastAngle = 0.0;
 8001a9a:	687b      	ldr	r3, [r7, #4]
 8001a9c:	f04f 0200 	mov.w	r2, #0
 8001aa0:	605a      	str	r2, [r3, #4]
	e->lastTicks = 0;
 8001aa2:	687b      	ldr	r3, [r7, #4]
 8001aa4:	2200      	movs	r2, #0
 8001aa6:	601a      	str	r2, [r3, #0]
	e->output = 0.0;
 8001aa8:	687b      	ldr	r3, [r7, #4]
 8001aaa:	f04f 0200 	mov.w	r2, #0
 8001aae:	611a      	str	r2, [r3, #16]
	e->revolutions = 0;
 8001ab0:	687b      	ldr	r3, [r7, #4]
 8001ab2:	2200      	movs	r2, #0
 8001ab4:	60da      	str	r2, [r3, #12]
}
 8001ab6:	bf00      	nop
 8001ab8:	370c      	adds	r7, #12
 8001aba:	46bd      	mov	sp, r7
 8001abc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001ac0:	4770      	bx	lr

08001ac2 <motorController_init>:

void motorController_init(MotorController *c, Motor *m, MotorEncoder *e) {
 8001ac2:	b480      	push	{r7}
 8001ac4:	b085      	sub	sp, #20
 8001ac6:	af00      	add	r7, sp, #0
 8001ac8:	60f8      	str	r0, [r7, #12]
 8001aca:	60b9      	str	r1, [r7, #8]
 8001acc:	607a      	str	r2, [r7, #4]
	c->Encoder = e;
 8001ace:	68fb      	ldr	r3, [r7, #12]
 8001ad0:	687a      	ldr	r2, [r7, #4]
 8001ad2:	615a      	str	r2, [r3, #20]
	c->lastError = 0.0;
 8001ad4:	68fb      	ldr	r3, [r7, #12]
 8001ad6:	f04f 0200 	mov.w	r2, #0
 8001ada:	609a      	str	r2, [r3, #8]
	c->motor = m;
 8001adc:	68fb      	ldr	r3, [r7, #12]
 8001ade:	68ba      	ldr	r2, [r7, #8]
 8001ae0:	611a      	str	r2, [r3, #16]
	c->reference = 0.0;
 8001ae2:	68fb      	ldr	r3, [r7, #12]
 8001ae4:	f04f 0200 	mov.w	r2, #0
 8001ae8:	601a      	str	r2, [r3, #0]
	c->voltage = 0.0;
 8001aea:	68fb      	ldr	r3, [r7, #12]
 8001aec:	f04f 0200 	mov.w	r2, #0
 8001af0:	60da      	str	r2, [r3, #12]
	c->measAngVel = 0.0;
 8001af2:	68fb      	ldr	r3, [r7, #12]
 8001af4:	f04f 0200 	mov.w	r2, #0
 8001af8:	605a      	str	r2, [r3, #4]
}
 8001afa:	bf00      	nop
 8001afc:	3714      	adds	r7, #20
 8001afe:	46bd      	mov	sp, r7
 8001b00:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001b04:	4770      	bx	lr
	...

08001b08 <uart_in_read>:

void uart_in_read(void (*formattingFunc)(char*, uint32_t)) {
 8001b08:	b580      	push	{r7, lr}
 8001b0a:	b092      	sub	sp, #72	; 0x48
 8001b0c:	af00      	add	r7, sp, #0
 8001b0e:	6078      	str	r0, [r7, #4]
	// The position at which the DMA writes (can be larger than queue size, if DMA is a lap ahead)
	int dma_ptr = (UART_IN_BUF_SIZE - huart2.hdmarx->Instance->CNDTR) + UART_IN_BUF_SIZE * uart_dma_laps_ahead;
 8001b10:	4b5d      	ldr	r3, [pc, #372]	; (8001c88 <uart_in_read+0x180>)
 8001b12:	681b      	ldr	r3, [r3, #0]
 8001b14:	021b      	lsls	r3, r3, #8
 8001b16:	461a      	mov	r2, r3
 8001b18:	4b5c      	ldr	r3, [pc, #368]	; (8001c8c <uart_in_read+0x184>)
 8001b1a:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8001b1c:	681b      	ldr	r3, [r3, #0]
 8001b1e:	685b      	ldr	r3, [r3, #4]
 8001b20:	1ad3      	subs	r3, r2, r3
 8001b22:	f503 7380 	add.w	r3, r3, #256	; 0x100
 8001b26:	647b      	str	r3, [r7, #68]	; 0x44

	// dma_ptr - uart_in_read_ptr is the number of unread/uninterpreted bytes in queue
	for (; dma_ptr - uart_in_read_ptr > 0; uart_in_read_ptr++) {
 8001b28:	e0a1      	b.n	8001c6e <uart_in_read+0x166>

		// If read pointer crosses "queue border"
		if (uart_in_read_ptr >= UART_IN_BUF_SIZE) {
 8001b2a:	4b59      	ldr	r3, [pc, #356]	; (8001c90 <uart_in_read+0x188>)
 8001b2c:	681b      	ldr	r3, [r3, #0]
 8001b2e:	2bff      	cmp	r3, #255	; 0xff
 8001b30:	dd19      	ble.n	8001b66 <uart_in_read+0x5e>
			uart_in_read_ptr = 0;
 8001b32:	4b57      	ldr	r3, [pc, #348]	; (8001c90 <uart_in_read+0x188>)
 8001b34:	2200      	movs	r2, #0
 8001b36:	601a      	str	r2, [r3, #0]
			uart_in_lastStart -= UART_IN_BUF_SIZE;
 8001b38:	4b56      	ldr	r3, [pc, #344]	; (8001c94 <uart_in_read+0x18c>)
 8001b3a:	681b      	ldr	r3, [r3, #0]
 8001b3c:	f5a3 7380 	sub.w	r3, r3, #256	; 0x100
 8001b40:	4a54      	ldr	r2, [pc, #336]	; (8001c94 <uart_in_read+0x18c>)
 8001b42:	6013      	str	r3, [r2, #0]
			uart_dma_laps_ahead--;
 8001b44:	4b50      	ldr	r3, [pc, #320]	; (8001c88 <uart_in_read+0x180>)
 8001b46:	681b      	ldr	r3, [r3, #0]
 8001b48:	3b01      	subs	r3, #1
 8001b4a:	4a4f      	ldr	r2, [pc, #316]	; (8001c88 <uart_in_read+0x180>)
 8001b4c:	6013      	str	r3, [r2, #0]
			dma_ptr = (UART_IN_BUF_SIZE - huart2.hdmarx->Instance->CNDTR) + UART_IN_BUF_SIZE * uart_dma_laps_ahead;
 8001b4e:	4b4e      	ldr	r3, [pc, #312]	; (8001c88 <uart_in_read+0x180>)
 8001b50:	681b      	ldr	r3, [r3, #0]
 8001b52:	021b      	lsls	r3, r3, #8
 8001b54:	461a      	mov	r2, r3
 8001b56:	4b4d      	ldr	r3, [pc, #308]	; (8001c8c <uart_in_read+0x184>)
 8001b58:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8001b5a:	681b      	ldr	r3, [r3, #0]
 8001b5c:	685b      	ldr	r3, [r3, #4]
 8001b5e:	1ad3      	subs	r3, r2, r3
 8001b60:	f503 7380 	add.w	r3, r3, #256	; 0x100
 8001b64:	647b      	str	r3, [r7, #68]	; 0x44
		}

		// If we find the beginning of a message
		if (uart_in[uart_in_read_ptr] == COMM_DEL_START) {
 8001b66:	4b4a      	ldr	r3, [pc, #296]	; (8001c90 <uart_in_read+0x188>)
 8001b68:	681b      	ldr	r3, [r3, #0]
 8001b6a:	4a4b      	ldr	r2, [pc, #300]	; (8001c98 <uart_in_read+0x190>)
 8001b6c:	5cd3      	ldrb	r3, [r2, r3]
 8001b6e:	2b24      	cmp	r3, #36	; 0x24
 8001b70:	d10a      	bne.n	8001b88 <uart_in_read+0x80>
			validStartDelimiter = true;
 8001b72:	4b4a      	ldr	r3, [pc, #296]	; (8001c9c <uart_in_read+0x194>)
 8001b74:	2201      	movs	r2, #1
 8001b76:	701a      	strb	r2, [r3, #0]
			uart_in_lastStart = uart_in_read_ptr;
 8001b78:	4b45      	ldr	r3, [pc, #276]	; (8001c90 <uart_in_read+0x188>)
 8001b7a:	681b      	ldr	r3, [r3, #0]
 8001b7c:	4a45      	ldr	r2, [pc, #276]	; (8001c94 <uart_in_read+0x18c>)
 8001b7e:	6013      	str	r3, [r2, #0]
			uart_in_escapes = 0;
 8001b80:	4b47      	ldr	r3, [pc, #284]	; (8001ca0 <uart_in_read+0x198>)
 8001b82:	2200      	movs	r2, #0
 8001b84:	601a      	str	r2, [r3, #0]
 8001b86:	e06d      	b.n	8001c64 <uart_in_read+0x15c>
		} else if (uart_in[uart_in_read_ptr] == COMM_ESCAPE)
 8001b88:	4b41      	ldr	r3, [pc, #260]	; (8001c90 <uart_in_read+0x188>)
 8001b8a:	681b      	ldr	r3, [r3, #0]
 8001b8c:	4a42      	ldr	r2, [pc, #264]	; (8001c98 <uart_in_read+0x190>)
 8001b8e:	5cd3      	ldrb	r3, [r2, r3]
 8001b90:	2b23      	cmp	r3, #35	; 0x23
 8001b92:	d105      	bne.n	8001ba0 <uart_in_read+0x98>
			uart_in_escapes++;
 8001b94:	4b42      	ldr	r3, [pc, #264]	; (8001ca0 <uart_in_read+0x198>)
 8001b96:	681b      	ldr	r3, [r3, #0]
 8001b98:	3301      	adds	r3, #1
 8001b9a:	4a41      	ldr	r2, [pc, #260]	; (8001ca0 <uart_in_read+0x198>)
 8001b9c:	6013      	str	r3, [r2, #0]
 8001b9e:	e061      	b.n	8001c64 <uart_in_read+0x15c>

		// If we find the end of a message
		else if (uart_in[uart_in_read_ptr] == COMM_DEL_STOP) {
 8001ba0:	4b3b      	ldr	r3, [pc, #236]	; (8001c90 <uart_in_read+0x188>)
 8001ba2:	681b      	ldr	r3, [r3, #0]
 8001ba4:	4a3c      	ldr	r2, [pc, #240]	; (8001c98 <uart_in_read+0x190>)
 8001ba6:	5cd3      	ldrb	r3, [r2, r3]
 8001ba8:	2b40      	cmp	r3, #64	; 0x40
 8001baa:	d15b      	bne.n	8001c64 <uart_in_read+0x15c>

			int frameLength = uart_in_read_ptr - uart_in_lastStart + 1;
 8001bac:	4b38      	ldr	r3, [pc, #224]	; (8001c90 <uart_in_read+0x188>)
 8001bae:	681a      	ldr	r2, [r3, #0]
 8001bb0:	4b38      	ldr	r3, [pc, #224]	; (8001c94 <uart_in_read+0x18c>)
 8001bb2:	681b      	ldr	r3, [r3, #0]
 8001bb4:	1ad3      	subs	r3, r2, r3
 8001bb6:	3301      	adds	r3, #1
 8001bb8:	643b      	str	r3, [r7, #64]	; 0x40

			char frame[COMM_MAX_FRAME_SIZE] = { 0 };
 8001bba:	2300      	movs	r3, #0
 8001bbc:	627b      	str	r3, [r7, #36]	; 0x24
 8001bbe:	f107 0328 	add.w	r3, r7, #40	; 0x28
 8001bc2:	2200      	movs	r2, #0
 8001bc4:	601a      	str	r2, [r3, #0]
 8001bc6:	605a      	str	r2, [r3, #4]
 8001bc8:	609a      	str	r2, [r3, #8]
 8001bca:	60da      	str	r2, [r3, #12]
 8001bcc:	821a      	strh	r2, [r3, #16]

			// If the start and stop delimiter are on opposite sides of the "queue border"
			if (uart_in_lastStart < 0) {
 8001bce:	4b31      	ldr	r3, [pc, #196]	; (8001c94 <uart_in_read+0x18c>)
 8001bd0:	681b      	ldr	r3, [r3, #0]
 8001bd2:	2b00      	cmp	r3, #0
 8001bd4:	da1c      	bge.n	8001c10 <uart_in_read+0x108>
				memcpy(frame, uart_in + UART_IN_BUF_SIZE + uart_in_lastStart, -uart_in_lastStart);
 8001bd6:	4b2f      	ldr	r3, [pc, #188]	; (8001c94 <uart_in_read+0x18c>)
 8001bd8:	681b      	ldr	r3, [r3, #0]
 8001bda:	f503 7380 	add.w	r3, r3, #256	; 0x100
 8001bde:	4a2e      	ldr	r2, [pc, #184]	; (8001c98 <uart_in_read+0x190>)
 8001be0:	1899      	adds	r1, r3, r2
 8001be2:	4b2c      	ldr	r3, [pc, #176]	; (8001c94 <uart_in_read+0x18c>)
 8001be4:	681b      	ldr	r3, [r3, #0]
 8001be6:	425b      	negs	r3, r3
 8001be8:	461a      	mov	r2, r3
 8001bea:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8001bee:	4618      	mov	r0, r3
 8001bf0:	f008 fa26 	bl	800a040 <memcpy>
				memcpy(frame - uart_in_lastStart, uart_in, uart_in_read_ptr + 1);
 8001bf4:	4b27      	ldr	r3, [pc, #156]	; (8001c94 <uart_in_read+0x18c>)
 8001bf6:	681b      	ldr	r3, [r3, #0]
 8001bf8:	425b      	negs	r3, r3
 8001bfa:	f107 0224 	add.w	r2, r7, #36	; 0x24
 8001bfe:	18d0      	adds	r0, r2, r3
 8001c00:	4b23      	ldr	r3, [pc, #140]	; (8001c90 <uart_in_read+0x188>)
 8001c02:	681b      	ldr	r3, [r3, #0]
 8001c04:	3301      	adds	r3, #1
 8001c06:	461a      	mov	r2, r3
 8001c08:	4923      	ldr	r1, [pc, #140]	; (8001c98 <uart_in_read+0x190>)
 8001c0a:	f008 fa19 	bl	800a040 <memcpy>
 8001c0e:	e00a      	b.n	8001c26 <uart_in_read+0x11e>
			} else
				memcpy(frame, uart_in + uart_in_lastStart, frameLength);
 8001c10:	4b20      	ldr	r3, [pc, #128]	; (8001c94 <uart_in_read+0x18c>)
 8001c12:	681b      	ldr	r3, [r3, #0]
 8001c14:	461a      	mov	r2, r3
 8001c16:	4b20      	ldr	r3, [pc, #128]	; (8001c98 <uart_in_read+0x190>)
 8001c18:	18d1      	adds	r1, r2, r3
 8001c1a:	6c3a      	ldr	r2, [r7, #64]	; 0x40
 8001c1c:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8001c20:	4618      	mov	r0, r3
 8001c22:	f008 fa0d 	bl	800a040 <memcpy>
			validStartDelimiter = false;
 8001c26:	4b1d      	ldr	r3, [pc, #116]	; (8001c9c <uart_in_read+0x194>)
 8001c28:	2200      	movs	r2, #0
 8001c2a:	701a      	strb	r2, [r3, #0]

			char data[COMM_MAX_FRAME_SIZE] = { 0 };
 8001c2c:	2300      	movs	r3, #0
 8001c2e:	60fb      	str	r3, [r7, #12]
 8001c30:	f107 0310 	add.w	r3, r7, #16
 8001c34:	2200      	movs	r2, #0
 8001c36:	601a      	str	r2, [r3, #0]
 8001c38:	605a      	str	r2, [r3, #4]
 8001c3a:	609a      	str	r2, [r3, #8]
 8001c3c:	60da      	str	r2, [r3, #12]
 8001c3e:	821a      	strh	r2, [r3, #16]
			uint32_t *dataLength;

			if (from_frame(frame, frameLength, data, dataLength) == 1) {
 8001c40:	6c39      	ldr	r1, [r7, #64]	; 0x40
 8001c42:	f107 020c 	add.w	r2, r7, #12
 8001c46:	f107 0024 	add.w	r0, r7, #36	; 0x24
 8001c4a:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8001c4c:	f7ff fa6d 	bl	800112a <from_frame>
 8001c50:	4603      	mov	r3, r0
 8001c52:	2b01      	cmp	r3, #1
 8001c54:	d106      	bne.n	8001c64 <uart_in_read+0x15c>
				(*formattingFunc)(data, *dataLength);
 8001c56:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8001c58:	6819      	ldr	r1, [r3, #0]
 8001c5a:	f107 020c 	add.w	r2, r7, #12
 8001c5e:	687b      	ldr	r3, [r7, #4]
 8001c60:	4610      	mov	r0, r2
 8001c62:	4798      	blx	r3
	for (; dma_ptr - uart_in_read_ptr > 0; uart_in_read_ptr++) {
 8001c64:	4b0a      	ldr	r3, [pc, #40]	; (8001c90 <uart_in_read+0x188>)
 8001c66:	681b      	ldr	r3, [r3, #0]
 8001c68:	3301      	adds	r3, #1
 8001c6a:	4a09      	ldr	r2, [pc, #36]	; (8001c90 <uart_in_read+0x188>)
 8001c6c:	6013      	str	r3, [r2, #0]
 8001c6e:	4b08      	ldr	r3, [pc, #32]	; (8001c90 <uart_in_read+0x188>)
 8001c70:	681b      	ldr	r3, [r3, #0]
 8001c72:	6c7a      	ldr	r2, [r7, #68]	; 0x44
 8001c74:	1ad3      	subs	r3, r2, r3
 8001c76:	2b00      	cmp	r3, #0
 8001c78:	f73f af57 	bgt.w	8001b2a <uart_in_read+0x22>
			}
		}
	}
}
 8001c7c:	bf00      	nop
 8001c7e:	bf00      	nop
 8001c80:	3748      	adds	r7, #72	; 0x48
 8001c82:	46bd      	mov	sp, r7
 8001c84:	bd80      	pop	{r7, pc}
 8001c86:	bf00      	nop
 8001c88:	20000054 	.word	0x20000054
 8001c8c:	20001c44 	.word	0x20001c44
 8001c90:	20000050 	.word	0x20000050
 8001c94:	20000000 	.word	0x20000000
 8001c98:	20000058 	.word	0x20000058
 8001c9c:	2000004c 	.word	0x2000004c
 8001ca0:	20000158 	.word	0x20000158

08001ca4 <referenceFormatting>:

void referenceFormatting(char *uart_msg, uint32_t len) {
 8001ca4:	b480      	push	{r7}
 8001ca6:	b083      	sub	sp, #12
 8001ca8:	af00      	add	r7, sp, #0
 8001caa:	6078      	str	r0, [r7, #4]
 8001cac:	6039      	str	r1, [r7, #0]

	// Check length of msg
	if (len != 10)
 8001cae:	683b      	ldr	r3, [r7, #0]
 8001cb0:	2b0a      	cmp	r3, #10
 8001cb2:	d115      	bne.n	8001ce0 <referenceFormatting+0x3c>
		return;

	// Retrieve reference for right wheel
	if (uart_msg[0] == 'R') {
 8001cb4:	687b      	ldr	r3, [r7, #4]
 8001cb6:	781b      	ldrb	r3, [r3, #0]
 8001cb8:	2b52      	cmp	r3, #82	; 0x52
 8001cba:	d113      	bne.n	8001ce4 <referenceFormatting+0x40>
		memcpy(&controllerR.reference, uart_msg + 1, 4);
 8001cbc:	687b      	ldr	r3, [r7, #4]
 8001cbe:	3301      	adds	r3, #1
 8001cc0:	681b      	ldr	r3, [r3, #0]
 8001cc2:	461a      	mov	r2, r3
 8001cc4:	4b0b      	ldr	r3, [pc, #44]	; (8001cf4 <referenceFormatting+0x50>)
 8001cc6:	601a      	str	r2, [r3, #0]
	} else {
		return;
	}

	// Retrieve reference for left wheel
	if (uart_msg[5] == 'L') {
 8001cc8:	687b      	ldr	r3, [r7, #4]
 8001cca:	3305      	adds	r3, #5
 8001ccc:	781b      	ldrb	r3, [r3, #0]
 8001cce:	2b4c      	cmp	r3, #76	; 0x4c
 8001cd0:	d10a      	bne.n	8001ce8 <referenceFormatting+0x44>
		memcpy(&controllerL.reference, uart_msg + 6, 4);
 8001cd2:	687b      	ldr	r3, [r7, #4]
 8001cd4:	3306      	adds	r3, #6
 8001cd6:	681b      	ldr	r3, [r3, #0]
 8001cd8:	461a      	mov	r2, r3
 8001cda:	4b07      	ldr	r3, [pc, #28]	; (8001cf8 <referenceFormatting+0x54>)
 8001cdc:	601a      	str	r2, [r3, #0]
 8001cde:	e004      	b.n	8001cea <referenceFormatting+0x46>
		return;
 8001ce0:	bf00      	nop
 8001ce2:	e002      	b.n	8001cea <referenceFormatting+0x46>
		return;
 8001ce4:	bf00      	nop
 8001ce6:	e000      	b.n	8001cea <referenceFormatting+0x46>
	} else {
		return;
 8001ce8:	bf00      	nop
	}
}
 8001cea:	370c      	adds	r7, #12
 8001cec:	46bd      	mov	sp, r7
 8001cee:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001cf2:	4770      	bx	lr
 8001cf4:	20001b94 	.word	0x20001b94
 8001cf8:	20001ac8 	.word	0x20001ac8
 8001cfc:	00000000 	.word	0x00000000

08001d00 <calcDistance>:

float calcDistance(MotorController *c) {
 8001d00:	b580      	push	{r7, lr}
 8001d02:	b084      	sub	sp, #16
 8001d04:	af00      	add	r7, sp, #0
 8001d06:	6078      	str	r0, [r7, #4]
	float deltaTicks = c->Encoder->output * TOTAL_WHEEL_TICKS - c->Encoder->lastTicks;
 8001d08:	687b      	ldr	r3, [r7, #4]
 8001d0a:	695b      	ldr	r3, [r3, #20]
 8001d0c:	edd3 7a04 	vldr	s15, [r3, #16]
 8001d10:	ed9f 7a17 	vldr	s14, [pc, #92]	; 8001d70 <calcDistance+0x70>
 8001d14:	ee27 7a87 	vmul.f32	s14, s15, s14
 8001d18:	687b      	ldr	r3, [r7, #4]
 8001d1a:	695b      	ldr	r3, [r3, #20]
 8001d1c:	681b      	ldr	r3, [r3, #0]
 8001d1e:	ee07 3a90 	vmov	s15, r3
 8001d22:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8001d26:	ee77 7a67 	vsub.f32	s15, s14, s15
 8001d2a:	edc7 7a03 	vstr	s15, [r7, #12]
	return M_PI * WHEELDIA * (deltaTicks / TOTAL_WHEEL_TICKS);
 8001d2e:	edd7 7a03 	vldr	s15, [r7, #12]
 8001d32:	ed9f 7a0f 	vldr	s14, [pc, #60]	; 8001d70 <calcDistance+0x70>
 8001d36:	eec7 6a87 	vdiv.f32	s13, s15, s14
 8001d3a:	ee16 0a90 	vmov	r0, s13
 8001d3e:	f7fe fbab 	bl	8000498 <__aeabi_f2d>
 8001d42:	a309      	add	r3, pc, #36	; (adr r3, 8001d68 <calcDistance+0x68>)
 8001d44:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001d48:	f7fe fbfe 	bl	8000548 <__aeabi_dmul>
 8001d4c:	4602      	mov	r2, r0
 8001d4e:	460b      	mov	r3, r1
 8001d50:	4610      	mov	r0, r2
 8001d52:	4619      	mov	r1, r3
 8001d54:	f7fe feba 	bl	8000acc <__aeabi_d2f>
 8001d58:	4603      	mov	r3, r0
 8001d5a:	ee07 3a90 	vmov	s15, r3
}
 8001d5e:	eeb0 0a67 	vmov.f32	s0, s15
 8001d62:	3710      	adds	r7, #16
 8001d64:	46bd      	mov	sp, r7
 8001d66:	bd80      	pop	{r7, pc}
 8001d68:	9217271a 	.word	0x9217271a
 8001d6c:	3fd015bf 	.word	0x3fd015bf
 8001d70:	44f00000 	.word	0x44f00000
 8001d74:	00000000 	.word	0x00000000

08001d78 <calcPositionAndVelocity>:

void calcPositionAndVelocity() {
 8001d78:	e92d 43b0 	stmdb	sp!, {r4, r5, r7, r8, r9, lr}
 8001d7c:	b084      	sub	sp, #16
 8001d7e:	af00      	add	r7, sp, #0
	float distR = calcDistance(&controllerR);
 8001d80:	487b      	ldr	r0, [pc, #492]	; (8001f70 <calcPositionAndVelocity+0x1f8>)
 8001d82:	f7ff ffbd 	bl	8001d00 <calcDistance>
 8001d86:	ed87 0a03 	vstr	s0, [r7, #12]
	float distL = calcDistance(&controllerL);
 8001d8a:	487a      	ldr	r0, [pc, #488]	; (8001f74 <calcPositionAndVelocity+0x1fc>)
 8001d8c:	f7ff ffb8 	bl	8001d00 <calcDistance>
 8001d90:	ed87 0a02 	vstr	s0, [r7, #8]
	controllerR.Encoder->lastTicks = controllerR.Encoder->output * TOTAL_WHEEL_TICKS;
 8001d94:	4b76      	ldr	r3, [pc, #472]	; (8001f70 <calcPositionAndVelocity+0x1f8>)
 8001d96:	695b      	ldr	r3, [r3, #20]
 8001d98:	edd3 7a04 	vldr	s15, [r3, #16]
 8001d9c:	ed9f 7a76 	vldr	s14, [pc, #472]	; 8001f78 <calcPositionAndVelocity+0x200>
 8001da0:	ee67 7a87 	vmul.f32	s15, s15, s14
 8001da4:	4b72      	ldr	r3, [pc, #456]	; (8001f70 <calcPositionAndVelocity+0x1f8>)
 8001da6:	695b      	ldr	r3, [r3, #20]
 8001da8:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 8001dac:	ee17 2a90 	vmov	r2, s15
 8001db0:	601a      	str	r2, [r3, #0]
	controllerL.Encoder->lastTicks = controllerL.Encoder->output * TOTAL_WHEEL_TICKS;
 8001db2:	4b70      	ldr	r3, [pc, #448]	; (8001f74 <calcPositionAndVelocity+0x1fc>)
 8001db4:	695b      	ldr	r3, [r3, #20]
 8001db6:	edd3 7a04 	vldr	s15, [r3, #16]
 8001dba:	ed9f 7a6f 	vldr	s14, [pc, #444]	; 8001f78 <calcPositionAndVelocity+0x200>
 8001dbe:	ee67 7a87 	vmul.f32	s15, s15, s14
 8001dc2:	4b6c      	ldr	r3, [pc, #432]	; (8001f74 <calcPositionAndVelocity+0x1fc>)
 8001dc4:	695b      	ldr	r3, [r3, #20]
 8001dc6:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 8001dca:	ee17 2a90 	vmov	r2, s15
 8001dce:	601a      	str	r2, [r3, #0]
	float dist = (distL + distR) / 2;
 8001dd0:	ed97 7a02 	vldr	s14, [r7, #8]
 8001dd4:	edd7 7a03 	vldr	s15, [r7, #12]
 8001dd8:	ee37 7a27 	vadd.f32	s14, s14, s15
 8001ddc:	eef0 6a00 	vmov.f32	s13, #0	; 0x40000000  2.0
 8001de0:	eec7 7a26 	vdiv.f32	s15, s14, s13
 8001de4:	edc7 7a01 	vstr	s15, [r7, #4]
	posX = posX + dist * cos(posPhi);
 8001de8:	4b64      	ldr	r3, [pc, #400]	; (8001f7c <calcPositionAndVelocity+0x204>)
 8001dea:	681b      	ldr	r3, [r3, #0]
 8001dec:	4618      	mov	r0, r3
 8001dee:	f7fe fb53 	bl	8000498 <__aeabi_f2d>
 8001df2:	4604      	mov	r4, r0
 8001df4:	460d      	mov	r5, r1
 8001df6:	6878      	ldr	r0, [r7, #4]
 8001df8:	f7fe fb4e 	bl	8000498 <__aeabi_f2d>
 8001dfc:	4680      	mov	r8, r0
 8001dfe:	4689      	mov	r9, r1
 8001e00:	4b5f      	ldr	r3, [pc, #380]	; (8001f80 <calcPositionAndVelocity+0x208>)
 8001e02:	681b      	ldr	r3, [r3, #0]
 8001e04:	4618      	mov	r0, r3
 8001e06:	f7fe fb47 	bl	8000498 <__aeabi_f2d>
 8001e0a:	4602      	mov	r2, r0
 8001e0c:	460b      	mov	r3, r1
 8001e0e:	ec43 2b10 	vmov	d0, r2, r3
 8001e12:	f008 f92d 	bl	800a070 <cos>
 8001e16:	ec53 2b10 	vmov	r2, r3, d0
 8001e1a:	4640      	mov	r0, r8
 8001e1c:	4649      	mov	r1, r9
 8001e1e:	f7fe fb93 	bl	8000548 <__aeabi_dmul>
 8001e22:	4602      	mov	r2, r0
 8001e24:	460b      	mov	r3, r1
 8001e26:	4620      	mov	r0, r4
 8001e28:	4629      	mov	r1, r5
 8001e2a:	f7fe f9d7 	bl	80001dc <__adddf3>
 8001e2e:	4602      	mov	r2, r0
 8001e30:	460b      	mov	r3, r1
 8001e32:	4610      	mov	r0, r2
 8001e34:	4619      	mov	r1, r3
 8001e36:	f7fe fe49 	bl	8000acc <__aeabi_d2f>
 8001e3a:	4603      	mov	r3, r0
 8001e3c:	4a4f      	ldr	r2, [pc, #316]	; (8001f7c <calcPositionAndVelocity+0x204>)
 8001e3e:	6013      	str	r3, [r2, #0]
	posY = posY + dist * sin(posPhi);
 8001e40:	4b50      	ldr	r3, [pc, #320]	; (8001f84 <calcPositionAndVelocity+0x20c>)
 8001e42:	681b      	ldr	r3, [r3, #0]
 8001e44:	4618      	mov	r0, r3
 8001e46:	f7fe fb27 	bl	8000498 <__aeabi_f2d>
 8001e4a:	4604      	mov	r4, r0
 8001e4c:	460d      	mov	r5, r1
 8001e4e:	6878      	ldr	r0, [r7, #4]
 8001e50:	f7fe fb22 	bl	8000498 <__aeabi_f2d>
 8001e54:	4680      	mov	r8, r0
 8001e56:	4689      	mov	r9, r1
 8001e58:	4b49      	ldr	r3, [pc, #292]	; (8001f80 <calcPositionAndVelocity+0x208>)
 8001e5a:	681b      	ldr	r3, [r3, #0]
 8001e5c:	4618      	mov	r0, r3
 8001e5e:	f7fe fb1b 	bl	8000498 <__aeabi_f2d>
 8001e62:	4602      	mov	r2, r0
 8001e64:	460b      	mov	r3, r1
 8001e66:	ec43 2b10 	vmov	d0, r2, r3
 8001e6a:	f008 f951 	bl	800a110 <sin>
 8001e6e:	ec53 2b10 	vmov	r2, r3, d0
 8001e72:	4640      	mov	r0, r8
 8001e74:	4649      	mov	r1, r9
 8001e76:	f7fe fb67 	bl	8000548 <__aeabi_dmul>
 8001e7a:	4602      	mov	r2, r0
 8001e7c:	460b      	mov	r3, r1
 8001e7e:	4620      	mov	r0, r4
 8001e80:	4629      	mov	r1, r5
 8001e82:	f7fe f9ab 	bl	80001dc <__adddf3>
 8001e86:	4602      	mov	r2, r0
 8001e88:	460b      	mov	r3, r1
 8001e8a:	4610      	mov	r0, r2
 8001e8c:	4619      	mov	r1, r3
 8001e8e:	f7fe fe1d 	bl	8000acc <__aeabi_d2f>
 8001e92:	4603      	mov	r3, r0
 8001e94:	4a3b      	ldr	r2, [pc, #236]	; (8001f84 <calcPositionAndVelocity+0x20c>)
 8001e96:	6013      	str	r3, [r2, #0]
	posPhi = posPhi + (distR - distL) / DISBETWHEEL;
 8001e98:	4b39      	ldr	r3, [pc, #228]	; (8001f80 <calcPositionAndVelocity+0x208>)
 8001e9a:	681b      	ldr	r3, [r3, #0]
 8001e9c:	4618      	mov	r0, r3
 8001e9e:	f7fe fafb 	bl	8000498 <__aeabi_f2d>
 8001ea2:	4604      	mov	r4, r0
 8001ea4:	460d      	mov	r5, r1
 8001ea6:	ed97 7a03 	vldr	s14, [r7, #12]
 8001eaa:	edd7 7a02 	vldr	s15, [r7, #8]
 8001eae:	ee77 7a67 	vsub.f32	s15, s14, s15
 8001eb2:	ee17 0a90 	vmov	r0, s15
 8001eb6:	f7fe faef 	bl	8000498 <__aeabi_f2d>
 8001eba:	a32b      	add	r3, pc, #172	; (adr r3, 8001f68 <calcPositionAndVelocity+0x1f0>)
 8001ebc:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001ec0:	f7fe fc6c 	bl	800079c <__aeabi_ddiv>
 8001ec4:	4602      	mov	r2, r0
 8001ec6:	460b      	mov	r3, r1
 8001ec8:	4620      	mov	r0, r4
 8001eca:	4629      	mov	r1, r5
 8001ecc:	f7fe f986 	bl	80001dc <__adddf3>
 8001ed0:	4602      	mov	r2, r0
 8001ed2:	460b      	mov	r3, r1
 8001ed4:	4610      	mov	r0, r2
 8001ed6:	4619      	mov	r1, r3
 8001ed8:	f7fe fdf8 	bl	8000acc <__aeabi_d2f>
 8001edc:	4603      	mov	r3, r0
 8001ede:	4a28      	ldr	r2, [pc, #160]	; (8001f80 <calcPositionAndVelocity+0x208>)
 8001ee0:	6013      	str	r3, [r2, #0]

	velPhi = ((posPhi - posPhiPrev)) / positionCalculationPeriod;
 8001ee2:	4b27      	ldr	r3, [pc, #156]	; (8001f80 <calcPositionAndVelocity+0x208>)
 8001ee4:	ed93 7a00 	vldr	s14, [r3]
 8001ee8:	4b27      	ldr	r3, [pc, #156]	; (8001f88 <calcPositionAndVelocity+0x210>)
 8001eea:	edd3 7a00 	vldr	s15, [r3]
 8001eee:	ee77 6a67 	vsub.f32	s13, s14, s15
 8001ef2:	4b26      	ldr	r3, [pc, #152]	; (8001f8c <calcPositionAndVelocity+0x214>)
 8001ef4:	ed93 7a00 	vldr	s14, [r3]
 8001ef8:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8001efc:	4b24      	ldr	r3, [pc, #144]	; (8001f90 <calcPositionAndVelocity+0x218>)
 8001efe:	edc3 7a00 	vstr	s15, [r3]
	velX = (posX - posXPrev) / positionCalculationPeriod;
 8001f02:	4b1e      	ldr	r3, [pc, #120]	; (8001f7c <calcPositionAndVelocity+0x204>)
 8001f04:	ed93 7a00 	vldr	s14, [r3]
 8001f08:	4b22      	ldr	r3, [pc, #136]	; (8001f94 <calcPositionAndVelocity+0x21c>)
 8001f0a:	edd3 7a00 	vldr	s15, [r3]
 8001f0e:	ee77 6a67 	vsub.f32	s13, s14, s15
 8001f12:	4b1e      	ldr	r3, [pc, #120]	; (8001f8c <calcPositionAndVelocity+0x214>)
 8001f14:	ed93 7a00 	vldr	s14, [r3]
 8001f18:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8001f1c:	4b1e      	ldr	r3, [pc, #120]	; (8001f98 <calcPositionAndVelocity+0x220>)
 8001f1e:	edc3 7a00 	vstr	s15, [r3]
	velY = (posY - posYPrev) / positionCalculationPeriod;
 8001f22:	4b18      	ldr	r3, [pc, #96]	; (8001f84 <calcPositionAndVelocity+0x20c>)
 8001f24:	ed93 7a00 	vldr	s14, [r3]
 8001f28:	4b1c      	ldr	r3, [pc, #112]	; (8001f9c <calcPositionAndVelocity+0x224>)
 8001f2a:	edd3 7a00 	vldr	s15, [r3]
 8001f2e:	ee77 6a67 	vsub.f32	s13, s14, s15
 8001f32:	4b16      	ldr	r3, [pc, #88]	; (8001f8c <calcPositionAndVelocity+0x214>)
 8001f34:	ed93 7a00 	vldr	s14, [r3]
 8001f38:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8001f3c:	4b18      	ldr	r3, [pc, #96]	; (8001fa0 <calcPositionAndVelocity+0x228>)
 8001f3e:	edc3 7a00 	vstr	s15, [r3]

	posPhiPrev = posPhi;
 8001f42:	4b0f      	ldr	r3, [pc, #60]	; (8001f80 <calcPositionAndVelocity+0x208>)
 8001f44:	681b      	ldr	r3, [r3, #0]
 8001f46:	4a10      	ldr	r2, [pc, #64]	; (8001f88 <calcPositionAndVelocity+0x210>)
 8001f48:	6013      	str	r3, [r2, #0]
	posXPrev = posX;
 8001f4a:	4b0c      	ldr	r3, [pc, #48]	; (8001f7c <calcPositionAndVelocity+0x204>)
 8001f4c:	681b      	ldr	r3, [r3, #0]
 8001f4e:	4a11      	ldr	r2, [pc, #68]	; (8001f94 <calcPositionAndVelocity+0x21c>)
 8001f50:	6013      	str	r3, [r2, #0]
	posYPrev = posY;
 8001f52:	4b0c      	ldr	r3, [pc, #48]	; (8001f84 <calcPositionAndVelocity+0x20c>)
 8001f54:	681b      	ldr	r3, [r3, #0]
 8001f56:	4a11      	ldr	r2, [pc, #68]	; (8001f9c <calcPositionAndVelocity+0x224>)
 8001f58:	6013      	str	r3, [r2, #0]
}
 8001f5a:	bf00      	nop
 8001f5c:	3710      	adds	r7, #16
 8001f5e:	46bd      	mov	sp, r7
 8001f60:	e8bd 83b0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, pc}
 8001f64:	f3af 8000 	nop.w
 8001f68:	851eb852 	.word	0x851eb852
 8001f6c:	3fd851eb 	.word	0x3fd851eb
 8001f70:	20001b94 	.word	0x20001b94
 8001f74:	20001ac8 	.word	0x20001ac8
 8001f78:	44f00000 	.word	0x44f00000
 8001f7c:	20001990 	.word	0x20001990
 8001f80:	200019a0 	.word	0x200019a0
 8001f84:	20001998 	.word	0x20001998
 8001f88:	200019a4 	.word	0x200019a4
 8001f8c:	20001ac4 	.word	0x20001ac4
 8001f90:	200019b0 	.word	0x200019b0
 8001f94:	20001994 	.word	0x20001994
 8001f98:	200019a8 	.word	0x200019a8
 8001f9c:	2000199c 	.word	0x2000199c
 8001fa0:	200019ac 	.word	0x200019ac

08001fa4 <updatePositionsAndVelocities>:

void updatePositionsAndVelocities() {
 8001fa4:	b580      	push	{r7, lr}
 8001fa6:	af00      	add	r7, sp, #0

	// Position and velocity data from wheel encoders
	calcPositionAndVelocity();
 8001fa8:	f7ff fee6 	bl	8001d78 <calcPositionAndVelocity>
	sendPositionAndVelocity();
 8001fac:	f000 f89c 	bl	80020e8 <sendPositionAndVelocity>

	// Encoder data from top plate
	calcOrientOutput();
 8001fb0:	f000 fdf0 	bl	8002b94 <calcOrientOutput>
	sendOrientData();
 8001fb4:	f000 fe98 	bl	8002ce8 <sendOrientData>
}
 8001fb8:	bf00      	nop
 8001fba:	bd80      	pop	{r7, pc}

08001fbc <packThe6Floats>:

void packThe6Floats() {
 8001fbc:	b480      	push	{r7}
 8001fbe:	b089      	sub	sp, #36	; 0x24
 8001fc0:	af00      	add	r7, sp, #0
	uint8_t *pointer = &posX;
 8001fc2:	4b42      	ldr	r3, [pc, #264]	; (80020cc <packThe6Floats+0x110>)
 8001fc4:	607b      	str	r3, [r7, #4]
	for (int i = 0; i < 4; i++) {
 8001fc6:	2300      	movs	r3, #0
 8001fc8:	61fb      	str	r3, [r7, #28]
 8001fca:	e00b      	b.n	8001fe4 <packThe6Floats+0x28>
		position[i] = *(pointer + i);
 8001fcc:	69fb      	ldr	r3, [r7, #28]
 8001fce:	687a      	ldr	r2, [r7, #4]
 8001fd0:	4413      	add	r3, r2
 8001fd2:	7819      	ldrb	r1, [r3, #0]
 8001fd4:	4a3e      	ldr	r2, [pc, #248]	; (80020d0 <packThe6Floats+0x114>)
 8001fd6:	69fb      	ldr	r3, [r7, #28]
 8001fd8:	4413      	add	r3, r2
 8001fda:	460a      	mov	r2, r1
 8001fdc:	701a      	strb	r2, [r3, #0]
	for (int i = 0; i < 4; i++) {
 8001fde:	69fb      	ldr	r3, [r7, #28]
 8001fe0:	3301      	adds	r3, #1
 8001fe2:	61fb      	str	r3, [r7, #28]
 8001fe4:	69fb      	ldr	r3, [r7, #28]
 8001fe6:	2b03      	cmp	r3, #3
 8001fe8:	ddf0      	ble.n	8001fcc <packThe6Floats+0x10>
	}

	pointer = &posY;
 8001fea:	4b3a      	ldr	r3, [pc, #232]	; (80020d4 <packThe6Floats+0x118>)
 8001fec:	607b      	str	r3, [r7, #4]
	for (int k = 4; k < 8; k++) {
 8001fee:	2304      	movs	r3, #4
 8001ff0:	61bb      	str	r3, [r7, #24]
 8001ff2:	e00c      	b.n	800200e <packThe6Floats+0x52>
		position[k] = *(pointer + k - 4);
 8001ff4:	69bb      	ldr	r3, [r7, #24]
 8001ff6:	3b04      	subs	r3, #4
 8001ff8:	687a      	ldr	r2, [r7, #4]
 8001ffa:	4413      	add	r3, r2
 8001ffc:	7819      	ldrb	r1, [r3, #0]
 8001ffe:	4a34      	ldr	r2, [pc, #208]	; (80020d0 <packThe6Floats+0x114>)
 8002000:	69bb      	ldr	r3, [r7, #24]
 8002002:	4413      	add	r3, r2
 8002004:	460a      	mov	r2, r1
 8002006:	701a      	strb	r2, [r3, #0]
	for (int k = 4; k < 8; k++) {
 8002008:	69bb      	ldr	r3, [r7, #24]
 800200a:	3301      	adds	r3, #1
 800200c:	61bb      	str	r3, [r7, #24]
 800200e:	69bb      	ldr	r3, [r7, #24]
 8002010:	2b07      	cmp	r3, #7
 8002012:	ddef      	ble.n	8001ff4 <packThe6Floats+0x38>
	}
	pointer = &posPhi;
 8002014:	4b30      	ldr	r3, [pc, #192]	; (80020d8 <packThe6Floats+0x11c>)
 8002016:	607b      	str	r3, [r7, #4]
	for (int j = 8; j < 12; j++) {
 8002018:	2308      	movs	r3, #8
 800201a:	617b      	str	r3, [r7, #20]
 800201c:	e00c      	b.n	8002038 <packThe6Floats+0x7c>
		position[j] = *(pointer + j - 8);
 800201e:	697b      	ldr	r3, [r7, #20]
 8002020:	3b08      	subs	r3, #8
 8002022:	687a      	ldr	r2, [r7, #4]
 8002024:	4413      	add	r3, r2
 8002026:	7819      	ldrb	r1, [r3, #0]
 8002028:	4a29      	ldr	r2, [pc, #164]	; (80020d0 <packThe6Floats+0x114>)
 800202a:	697b      	ldr	r3, [r7, #20]
 800202c:	4413      	add	r3, r2
 800202e:	460a      	mov	r2, r1
 8002030:	701a      	strb	r2, [r3, #0]
	for (int j = 8; j < 12; j++) {
 8002032:	697b      	ldr	r3, [r7, #20]
 8002034:	3301      	adds	r3, #1
 8002036:	617b      	str	r3, [r7, #20]
 8002038:	697b      	ldr	r3, [r7, #20]
 800203a:	2b0b      	cmp	r3, #11
 800203c:	ddef      	ble.n	800201e <packThe6Floats+0x62>
	}
	pointer = &velX;
 800203e:	4b27      	ldr	r3, [pc, #156]	; (80020dc <packThe6Floats+0x120>)
 8002040:	607b      	str	r3, [r7, #4]
	for (int m = 12; m < 16; m++) {
 8002042:	230c      	movs	r3, #12
 8002044:	613b      	str	r3, [r7, #16]
 8002046:	e00c      	b.n	8002062 <packThe6Floats+0xa6>
		position[m] = *(pointer + m - 12);
 8002048:	693b      	ldr	r3, [r7, #16]
 800204a:	3b0c      	subs	r3, #12
 800204c:	687a      	ldr	r2, [r7, #4]
 800204e:	4413      	add	r3, r2
 8002050:	7819      	ldrb	r1, [r3, #0]
 8002052:	4a1f      	ldr	r2, [pc, #124]	; (80020d0 <packThe6Floats+0x114>)
 8002054:	693b      	ldr	r3, [r7, #16]
 8002056:	4413      	add	r3, r2
 8002058:	460a      	mov	r2, r1
 800205a:	701a      	strb	r2, [r3, #0]
	for (int m = 12; m < 16; m++) {
 800205c:	693b      	ldr	r3, [r7, #16]
 800205e:	3301      	adds	r3, #1
 8002060:	613b      	str	r3, [r7, #16]
 8002062:	693b      	ldr	r3, [r7, #16]
 8002064:	2b0f      	cmp	r3, #15
 8002066:	ddef      	ble.n	8002048 <packThe6Floats+0x8c>
	}
	pointer = &velY;
 8002068:	4b1d      	ldr	r3, [pc, #116]	; (80020e0 <packThe6Floats+0x124>)
 800206a:	607b      	str	r3, [r7, #4]
	for (int n = 16; n < 20; n++) {
 800206c:	2310      	movs	r3, #16
 800206e:	60fb      	str	r3, [r7, #12]
 8002070:	e00c      	b.n	800208c <packThe6Floats+0xd0>
		position[n] = *(pointer + n - 16);
 8002072:	68fb      	ldr	r3, [r7, #12]
 8002074:	3b10      	subs	r3, #16
 8002076:	687a      	ldr	r2, [r7, #4]
 8002078:	4413      	add	r3, r2
 800207a:	7819      	ldrb	r1, [r3, #0]
 800207c:	4a14      	ldr	r2, [pc, #80]	; (80020d0 <packThe6Floats+0x114>)
 800207e:	68fb      	ldr	r3, [r7, #12]
 8002080:	4413      	add	r3, r2
 8002082:	460a      	mov	r2, r1
 8002084:	701a      	strb	r2, [r3, #0]
	for (int n = 16; n < 20; n++) {
 8002086:	68fb      	ldr	r3, [r7, #12]
 8002088:	3301      	adds	r3, #1
 800208a:	60fb      	str	r3, [r7, #12]
 800208c:	68fb      	ldr	r3, [r7, #12]
 800208e:	2b13      	cmp	r3, #19
 8002090:	ddef      	ble.n	8002072 <packThe6Floats+0xb6>
	}
	pointer = &velPhi;
 8002092:	4b14      	ldr	r3, [pc, #80]	; (80020e4 <packThe6Floats+0x128>)
 8002094:	607b      	str	r3, [r7, #4]
	for (int o = 20; o < 24; o++) {
 8002096:	2314      	movs	r3, #20
 8002098:	60bb      	str	r3, [r7, #8]
 800209a:	e00c      	b.n	80020b6 <packThe6Floats+0xfa>
		position[o] = *(pointer + o - 20);
 800209c:	68bb      	ldr	r3, [r7, #8]
 800209e:	3b14      	subs	r3, #20
 80020a0:	687a      	ldr	r2, [r7, #4]
 80020a2:	4413      	add	r3, r2
 80020a4:	7819      	ldrb	r1, [r3, #0]
 80020a6:	4a0a      	ldr	r2, [pc, #40]	; (80020d0 <packThe6Floats+0x114>)
 80020a8:	68bb      	ldr	r3, [r7, #8]
 80020aa:	4413      	add	r3, r2
 80020ac:	460a      	mov	r2, r1
 80020ae:	701a      	strb	r2, [r3, #0]
	for (int o = 20; o < 24; o++) {
 80020b0:	68bb      	ldr	r3, [r7, #8]
 80020b2:	3301      	adds	r3, #1
 80020b4:	60bb      	str	r3, [r7, #8]
 80020b6:	68bb      	ldr	r3, [r7, #8]
 80020b8:	2b17      	cmp	r3, #23
 80020ba:	ddef      	ble.n	800209c <packThe6Floats+0xe0>
	}
}
 80020bc:	bf00      	nop
 80020be:	bf00      	nop
 80020c0:	3724      	adds	r7, #36	; 0x24
 80020c2:	46bd      	mov	sp, r7
 80020c4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80020c8:	4770      	bx	lr
 80020ca:	bf00      	nop
 80020cc:	20001990 	.word	0x20001990
 80020d0:	200019b4 	.word	0x200019b4
 80020d4:	20001998 	.word	0x20001998
 80020d8:	200019a0 	.word	0x200019a0
 80020dc:	200019a8 	.word	0x200019a8
 80020e0:	200019ac 	.word	0x200019ac
 80020e4:	200019b0 	.word	0x200019b0

080020e8 <sendPositionAndVelocity>:

void sendPositionAndVelocity() {
 80020e8:	b580      	push	{r7, lr}
 80020ea:	af00      	add	r7, sp, #0
	if (spamCheckX != posX || spamCheckY != posY || spamCheckPhi != posPhi) {
 80020ec:	4b20      	ldr	r3, [pc, #128]	; (8002170 <sendPositionAndVelocity+0x88>)
 80020ee:	ed93 7a00 	vldr	s14, [r3]
 80020f2:	4b20      	ldr	r3, [pc, #128]	; (8002174 <sendPositionAndVelocity+0x8c>)
 80020f4:	edd3 7a00 	vldr	s15, [r3]
 80020f8:	eeb4 7a67 	vcmp.f32	s14, s15
 80020fc:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8002100:	d115      	bne.n	800212e <sendPositionAndVelocity+0x46>
 8002102:	4b1d      	ldr	r3, [pc, #116]	; (8002178 <sendPositionAndVelocity+0x90>)
 8002104:	ed93 7a00 	vldr	s14, [r3]
 8002108:	4b1c      	ldr	r3, [pc, #112]	; (800217c <sendPositionAndVelocity+0x94>)
 800210a:	edd3 7a00 	vldr	s15, [r3]
 800210e:	eeb4 7a67 	vcmp.f32	s14, s15
 8002112:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8002116:	d10a      	bne.n	800212e <sendPositionAndVelocity+0x46>
 8002118:	4b19      	ldr	r3, [pc, #100]	; (8002180 <sendPositionAndVelocity+0x98>)
 800211a:	ed93 7a00 	vldr	s14, [r3]
 800211e:	4b19      	ldr	r3, [pc, #100]	; (8002184 <sendPositionAndVelocity+0x9c>)
 8002120:	edd3 7a00 	vldr	s15, [r3]
 8002124:	eeb4 7a67 	vcmp.f32	s14, s15
 8002128:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800212c:	d01e      	beq.n	800216c <sendPositionAndVelocity+0x84>
		spamCheckX = posX;
 800212e:	4b11      	ldr	r3, [pc, #68]	; (8002174 <sendPositionAndVelocity+0x8c>)
 8002130:	681b      	ldr	r3, [r3, #0]
 8002132:	4a0f      	ldr	r2, [pc, #60]	; (8002170 <sendPositionAndVelocity+0x88>)
 8002134:	6013      	str	r3, [r2, #0]
		spamCheckY = posY;
 8002136:	4b11      	ldr	r3, [pc, #68]	; (800217c <sendPositionAndVelocity+0x94>)
 8002138:	681b      	ldr	r3, [r3, #0]
 800213a:	4a0f      	ldr	r2, [pc, #60]	; (8002178 <sendPositionAndVelocity+0x90>)
 800213c:	6013      	str	r3, [r2, #0]
		spamCheckPhi = posPhi;
 800213e:	4b11      	ldr	r3, [pc, #68]	; (8002184 <sendPositionAndVelocity+0x9c>)
 8002140:	681b      	ldr	r3, [r3, #0]
 8002142:	4a0f      	ldr	r2, [pc, #60]	; (8002180 <sendPositionAndVelocity+0x98>)
 8002144:	6013      	str	r3, [r2, #0]
		packThe6Floats();
 8002146:	f7ff ff39 	bl	8001fbc <packThe6Floats>
		memset(packedMotorData, 0, sizeof(packedMotorData));
 800214a:	2232      	movs	r2, #50	; 0x32
 800214c:	2100      	movs	r1, #0
 800214e:	480e      	ldr	r0, [pc, #56]	; (8002188 <sendPositionAndVelocity+0xa0>)
 8002150:	f007 ff84 	bl	800a05c <memset>

		to_frame(packedMotorData, position, 3);
 8002154:	2203      	movs	r2, #3
 8002156:	490d      	ldr	r1, [pc, #52]	; (800218c <sendPositionAndVelocity+0xa4>)
 8002158:	480b      	ldr	r0, [pc, #44]	; (8002188 <sendPositionAndVelocity+0xa0>)
 800215a:	f7fe ff73 	bl	8001044 <to_frame>
		HAL_UART_Transmit(&huart2, packedMotorData, sizeof(packedMotorData),
 800215e:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 8002162:	2232      	movs	r2, #50	; 0x32
 8002164:	4908      	ldr	r1, [pc, #32]	; (8002188 <sendPositionAndVelocity+0xa0>)
 8002166:	480a      	ldr	r0, [pc, #40]	; (8002190 <sendPositionAndVelocity+0xa8>)
 8002168:	f007 f97a 	bl	8009460 <HAL_UART_Transmit>
		HAL_MAX_DELAY);
	}
}
 800216c:	bf00      	nop
 800216e:	bd80      	pop	{r7, pc}
 8002170:	20001954 	.word	0x20001954
 8002174:	20001990 	.word	0x20001990
 8002178:	20001950 	.word	0x20001950
 800217c:	20001998 	.word	0x20001998
 8002180:	20001958 	.word	0x20001958
 8002184:	200019a0 	.word	0x200019a0
 8002188:	2000195c 	.word	0x2000195c
 800218c:	200019b4 	.word	0x200019b4
 8002190:	20001c44 	.word	0x20001c44

08002194 <clockcheckRight>:
	c->Encoder->output = 0.0;
	c->Encoder->fineAdjustment = 0;
	c->Encoder->revolutions = 0;
}

void clockcheckRight() {
 8002194:	b598      	push	{r3, r4, r7, lr}
 8002196:	af00      	add	r7, sp, #0
	if (HAL_GPIO_ReadPin(motor_Right_clock_GPIO_Port, motor_Right_clock_Pin) == HAL_GPIO_ReadPin(Motor_counterclock_right_GPIO_Port,
 8002198:	2101      	movs	r1, #1
 800219a:	482b      	ldr	r0, [pc, #172]	; (8002248 <clockcheckRight+0xb4>)
 800219c:	f002 ffde 	bl	800515c <HAL_GPIO_ReadPin>
 80021a0:	4603      	mov	r3, r0
 80021a2:	461c      	mov	r4, r3
 80021a4:	2110      	movs	r1, #16
 80021a6:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 80021aa:	f002 ffd7 	bl	800515c <HAL_GPIO_ReadPin>
 80021ae:	4603      	mov	r3, r0
 80021b0:	429c      	cmp	r4, r3
 80021b2:	d122      	bne.n	80021fa <clockcheckRight+0x66>
	Motor_counterclock_right_Pin)) {
		controllerR.motor->direction = -1;
 80021b4:	4b25      	ldr	r3, [pc, #148]	; (800224c <clockcheckRight+0xb8>)
 80021b6:	691b      	ldr	r3, [r3, #16]
 80021b8:	22ff      	movs	r2, #255	; 0xff
 80021ba:	705a      	strb	r2, [r3, #1]
		controllerR.Encoder->fineAdjustment = abs((controllerR.Encoder->fineAdjustment + controllerR.motor->direction) % TOTAL_WHEEL_TICKS);
 80021bc:	4b23      	ldr	r3, [pc, #140]	; (800224c <clockcheckRight+0xb8>)
 80021be:	695b      	ldr	r3, [r3, #20]
 80021c0:	f9b3 3008 	ldrsh.w	r3, [r3, #8]
 80021c4:	461a      	mov	r2, r3
 80021c6:	4b21      	ldr	r3, [pc, #132]	; (800224c <clockcheckRight+0xb8>)
 80021c8:	691b      	ldr	r3, [r3, #16]
 80021ca:	f993 3001 	ldrsb.w	r3, [r3, #1]
 80021ce:	441a      	add	r2, r3
 80021d0:	4b1f      	ldr	r3, [pc, #124]	; (8002250 <clockcheckRight+0xbc>)
 80021d2:	fb83 1302 	smull	r1, r3, r3, r2
 80021d6:	4413      	add	r3, r2
 80021d8:	1299      	asrs	r1, r3, #10
 80021da:	17d3      	asrs	r3, r2, #31
 80021dc:	1ac9      	subs	r1, r1, r3
 80021de:	460b      	mov	r3, r1
 80021e0:	011b      	lsls	r3, r3, #4
 80021e2:	1a5b      	subs	r3, r3, r1
 80021e4:	01db      	lsls	r3, r3, #7
 80021e6:	1ad1      	subs	r1, r2, r3
 80021e8:	ea81 72e1 	eor.w	r2, r1, r1, asr #31
 80021ec:	eba2 72e1 	sub.w	r2, r2, r1, asr #31
 80021f0:	4b16      	ldr	r3, [pc, #88]	; (800224c <clockcheckRight+0xb8>)
 80021f2:	695b      	ldr	r3, [r3, #20]
 80021f4:	b212      	sxth	r2, r2
 80021f6:	811a      	strh	r2, [r3, #8]
 80021f8:	e020      	b.n	800223c <clockcheckRight+0xa8>
	} else {
		controllerR.motor->direction = 1;
 80021fa:	4b14      	ldr	r3, [pc, #80]	; (800224c <clockcheckRight+0xb8>)
 80021fc:	691b      	ldr	r3, [r3, #16]
 80021fe:	2201      	movs	r2, #1
 8002200:	705a      	strb	r2, [r3, #1]
		controllerR.Encoder->fineAdjustment = abs((controllerR.Encoder->fineAdjustment + controllerR.motor->direction) % (TOTAL_WHEEL_TICKS + 1));
 8002202:	4b12      	ldr	r3, [pc, #72]	; (800224c <clockcheckRight+0xb8>)
 8002204:	695b      	ldr	r3, [r3, #20]
 8002206:	f9b3 3008 	ldrsh.w	r3, [r3, #8]
 800220a:	461a      	mov	r2, r3
 800220c:	4b0f      	ldr	r3, [pc, #60]	; (800224c <clockcheckRight+0xb8>)
 800220e:	691b      	ldr	r3, [r3, #16]
 8002210:	f993 3001 	ldrsb.w	r3, [r3, #1]
 8002214:	18d1      	adds	r1, r2, r3
 8002216:	4b0f      	ldr	r3, [pc, #60]	; (8002254 <clockcheckRight+0xc0>)
 8002218:	fb83 2301 	smull	r2, r3, r3, r1
 800221c:	115a      	asrs	r2, r3, #5
 800221e:	17cb      	asrs	r3, r1, #31
 8002220:	1ad2      	subs	r2, r2, r3
 8002222:	4613      	mov	r3, r2
 8002224:	011b      	lsls	r3, r3, #4
 8002226:	1a9b      	subs	r3, r3, r2
 8002228:	01db      	lsls	r3, r3, #7
 800222a:	4413      	add	r3, r2
 800222c:	1aca      	subs	r2, r1, r3
 800222e:	2a00      	cmp	r2, #0
 8002230:	bfb8      	it	lt
 8002232:	4252      	neglt	r2, r2
 8002234:	4b05      	ldr	r3, [pc, #20]	; (800224c <clockcheckRight+0xb8>)
 8002236:	695b      	ldr	r3, [r3, #20]
 8002238:	b212      	sxth	r2, r2
 800223a:	811a      	strh	r2, [r3, #8]
	}

	checkRevolutions(&controllerR);
 800223c:	4803      	ldr	r0, [pc, #12]	; (800224c <clockcheckRight+0xb8>)
 800223e:	f000 f931 	bl	80024a4 <checkRevolutions>
}
 8002242:	bf00      	nop
 8002244:	bd98      	pop	{r3, r4, r7, pc}
 8002246:	bf00      	nop
 8002248:	48000400 	.word	0x48000400
 800224c:	20001b94 	.word	0x20001b94
 8002250:	88888889 	.word	0x88888889
 8002254:	0443b2b5 	.word	0x0443b2b5

08002258 <counterclockcheckRight>:

void counterclockcheckRight() {
 8002258:	b598      	push	{r3, r4, r7, lr}
 800225a:	af00      	add	r7, sp, #0
	if (HAL_GPIO_ReadPin(motor_Right_clock_GPIO_Port, motor_Right_clock_Pin) == HAL_GPIO_ReadPin(Motor_counterclock_right_GPIO_Port,
 800225c:	2101      	movs	r1, #1
 800225e:	482b      	ldr	r0, [pc, #172]	; (800230c <counterclockcheckRight+0xb4>)
 8002260:	f002 ff7c 	bl	800515c <HAL_GPIO_ReadPin>
 8002264:	4603      	mov	r3, r0
 8002266:	461c      	mov	r4, r3
 8002268:	2110      	movs	r1, #16
 800226a:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 800226e:	f002 ff75 	bl	800515c <HAL_GPIO_ReadPin>
 8002272:	4603      	mov	r3, r0
 8002274:	429c      	cmp	r4, r3
 8002276:	d121      	bne.n	80022bc <counterclockcheckRight+0x64>
	Motor_counterclock_right_Pin)) {
		controllerR.motor->direction = 1;
 8002278:	4b25      	ldr	r3, [pc, #148]	; (8002310 <counterclockcheckRight+0xb8>)
 800227a:	691b      	ldr	r3, [r3, #16]
 800227c:	2201      	movs	r2, #1
 800227e:	705a      	strb	r2, [r3, #1]
		controllerR.Encoder->fineAdjustment = abs((controllerR.Encoder->fineAdjustment + controllerR.motor->direction) % (TOTAL_WHEEL_TICKS + 1));
 8002280:	4b23      	ldr	r3, [pc, #140]	; (8002310 <counterclockcheckRight+0xb8>)
 8002282:	695b      	ldr	r3, [r3, #20]
 8002284:	f9b3 3008 	ldrsh.w	r3, [r3, #8]
 8002288:	461a      	mov	r2, r3
 800228a:	4b21      	ldr	r3, [pc, #132]	; (8002310 <counterclockcheckRight+0xb8>)
 800228c:	691b      	ldr	r3, [r3, #16]
 800228e:	f993 3001 	ldrsb.w	r3, [r3, #1]
 8002292:	18d1      	adds	r1, r2, r3
 8002294:	4b1f      	ldr	r3, [pc, #124]	; (8002314 <counterclockcheckRight+0xbc>)
 8002296:	fb83 2301 	smull	r2, r3, r3, r1
 800229a:	115a      	asrs	r2, r3, #5
 800229c:	17cb      	asrs	r3, r1, #31
 800229e:	1ad2      	subs	r2, r2, r3
 80022a0:	4613      	mov	r3, r2
 80022a2:	011b      	lsls	r3, r3, #4
 80022a4:	1a9b      	subs	r3, r3, r2
 80022a6:	01db      	lsls	r3, r3, #7
 80022a8:	4413      	add	r3, r2
 80022aa:	1aca      	subs	r2, r1, r3
 80022ac:	2a00      	cmp	r2, #0
 80022ae:	bfb8      	it	lt
 80022b0:	4252      	neglt	r2, r2
 80022b2:	4b17      	ldr	r3, [pc, #92]	; (8002310 <counterclockcheckRight+0xb8>)
 80022b4:	695b      	ldr	r3, [r3, #20]
 80022b6:	b212      	sxth	r2, r2
 80022b8:	811a      	strh	r2, [r3, #8]
 80022ba:	e021      	b.n	8002300 <counterclockcheckRight+0xa8>
	} else {
		controllerR.motor->direction = -1;
 80022bc:	4b14      	ldr	r3, [pc, #80]	; (8002310 <counterclockcheckRight+0xb8>)
 80022be:	691b      	ldr	r3, [r3, #16]
 80022c0:	22ff      	movs	r2, #255	; 0xff
 80022c2:	705a      	strb	r2, [r3, #1]
		controllerR.Encoder->fineAdjustment = abs((controllerR.Encoder->fineAdjustment + controllerR.motor->direction) % TOTAL_WHEEL_TICKS);
 80022c4:	4b12      	ldr	r3, [pc, #72]	; (8002310 <counterclockcheckRight+0xb8>)
 80022c6:	695b      	ldr	r3, [r3, #20]
 80022c8:	f9b3 3008 	ldrsh.w	r3, [r3, #8]
 80022cc:	461a      	mov	r2, r3
 80022ce:	4b10      	ldr	r3, [pc, #64]	; (8002310 <counterclockcheckRight+0xb8>)
 80022d0:	691b      	ldr	r3, [r3, #16]
 80022d2:	f993 3001 	ldrsb.w	r3, [r3, #1]
 80022d6:	441a      	add	r2, r3
 80022d8:	4b0f      	ldr	r3, [pc, #60]	; (8002318 <counterclockcheckRight+0xc0>)
 80022da:	fb83 1302 	smull	r1, r3, r3, r2
 80022de:	4413      	add	r3, r2
 80022e0:	1299      	asrs	r1, r3, #10
 80022e2:	17d3      	asrs	r3, r2, #31
 80022e4:	1ac9      	subs	r1, r1, r3
 80022e6:	460b      	mov	r3, r1
 80022e8:	011b      	lsls	r3, r3, #4
 80022ea:	1a5b      	subs	r3, r3, r1
 80022ec:	01db      	lsls	r3, r3, #7
 80022ee:	1ad1      	subs	r1, r2, r3
 80022f0:	ea81 72e1 	eor.w	r2, r1, r1, asr #31
 80022f4:	eba2 72e1 	sub.w	r2, r2, r1, asr #31
 80022f8:	4b05      	ldr	r3, [pc, #20]	; (8002310 <counterclockcheckRight+0xb8>)
 80022fa:	695b      	ldr	r3, [r3, #20]
 80022fc:	b212      	sxth	r2, r2
 80022fe:	811a      	strh	r2, [r3, #8]
	}

	checkRevolutions(&controllerR);
 8002300:	4803      	ldr	r0, [pc, #12]	; (8002310 <counterclockcheckRight+0xb8>)
 8002302:	f000 f8cf 	bl	80024a4 <checkRevolutions>
}
 8002306:	bf00      	nop
 8002308:	bd98      	pop	{r3, r4, r7, pc}
 800230a:	bf00      	nop
 800230c:	48000400 	.word	0x48000400
 8002310:	20001b94 	.word	0x20001b94
 8002314:	0443b2b5 	.word	0x0443b2b5
 8002318:	88888889 	.word	0x88888889

0800231c <clockcheckLeft>:

void clockcheckLeft() {
 800231c:	b598      	push	{r3, r4, r7, lr}
 800231e:	af00      	add	r7, sp, #0
	if (HAL_GPIO_ReadPin(Motor_Left_clock_GPIO_Port, Motor_Left_clock_Pin) == HAL_GPIO_ReadPin(Motor_left_counterclock_GPIO_Port,
 8002320:	2120      	movs	r1, #32
 8002322:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8002326:	f002 ff19 	bl	800515c <HAL_GPIO_ReadPin>
 800232a:	4603      	mov	r3, r0
 800232c:	461c      	mov	r4, r3
 800232e:	2102      	movs	r1, #2
 8002330:	4827      	ldr	r0, [pc, #156]	; (80023d0 <clockcheckLeft+0xb4>)
 8002332:	f002 ff13 	bl	800515c <HAL_GPIO_ReadPin>
 8002336:	4603      	mov	r3, r0
 8002338:	429c      	cmp	r4, r3
 800233a:	d122      	bne.n	8002382 <clockcheckLeft+0x66>
	Motor_left_counterclock_Pin)) {
		controllerL.motor->direction = -1;
 800233c:	4b25      	ldr	r3, [pc, #148]	; (80023d4 <clockcheckLeft+0xb8>)
 800233e:	691b      	ldr	r3, [r3, #16]
 8002340:	22ff      	movs	r2, #255	; 0xff
 8002342:	705a      	strb	r2, [r3, #1]
		controllerL.Encoder->fineAdjustment = abs((controllerL.Encoder->fineAdjustment + controllerL.motor->direction) % TOTAL_WHEEL_TICKS);
 8002344:	4b23      	ldr	r3, [pc, #140]	; (80023d4 <clockcheckLeft+0xb8>)
 8002346:	695b      	ldr	r3, [r3, #20]
 8002348:	f9b3 3008 	ldrsh.w	r3, [r3, #8]
 800234c:	461a      	mov	r2, r3
 800234e:	4b21      	ldr	r3, [pc, #132]	; (80023d4 <clockcheckLeft+0xb8>)
 8002350:	691b      	ldr	r3, [r3, #16]
 8002352:	f993 3001 	ldrsb.w	r3, [r3, #1]
 8002356:	441a      	add	r2, r3
 8002358:	4b1f      	ldr	r3, [pc, #124]	; (80023d8 <clockcheckLeft+0xbc>)
 800235a:	fb83 1302 	smull	r1, r3, r3, r2
 800235e:	4413      	add	r3, r2
 8002360:	1299      	asrs	r1, r3, #10
 8002362:	17d3      	asrs	r3, r2, #31
 8002364:	1ac9      	subs	r1, r1, r3
 8002366:	460b      	mov	r3, r1
 8002368:	011b      	lsls	r3, r3, #4
 800236a:	1a5b      	subs	r3, r3, r1
 800236c:	01db      	lsls	r3, r3, #7
 800236e:	1ad1      	subs	r1, r2, r3
 8002370:	ea81 72e1 	eor.w	r2, r1, r1, asr #31
 8002374:	eba2 72e1 	sub.w	r2, r2, r1, asr #31
 8002378:	4b16      	ldr	r3, [pc, #88]	; (80023d4 <clockcheckLeft+0xb8>)
 800237a:	695b      	ldr	r3, [r3, #20]
 800237c:	b212      	sxth	r2, r2
 800237e:	811a      	strh	r2, [r3, #8]
 8002380:	e020      	b.n	80023c4 <clockcheckLeft+0xa8>
	} else {
		controllerL.motor->direction = 1;
 8002382:	4b14      	ldr	r3, [pc, #80]	; (80023d4 <clockcheckLeft+0xb8>)
 8002384:	691b      	ldr	r3, [r3, #16]
 8002386:	2201      	movs	r2, #1
 8002388:	705a      	strb	r2, [r3, #1]
		controllerL.Encoder->fineAdjustment = abs((controllerL.Encoder->fineAdjustment + controllerL.motor->direction) % (TOTAL_WHEEL_TICKS + 1));
 800238a:	4b12      	ldr	r3, [pc, #72]	; (80023d4 <clockcheckLeft+0xb8>)
 800238c:	695b      	ldr	r3, [r3, #20]
 800238e:	f9b3 3008 	ldrsh.w	r3, [r3, #8]
 8002392:	461a      	mov	r2, r3
 8002394:	4b0f      	ldr	r3, [pc, #60]	; (80023d4 <clockcheckLeft+0xb8>)
 8002396:	691b      	ldr	r3, [r3, #16]
 8002398:	f993 3001 	ldrsb.w	r3, [r3, #1]
 800239c:	18d1      	adds	r1, r2, r3
 800239e:	4b0f      	ldr	r3, [pc, #60]	; (80023dc <clockcheckLeft+0xc0>)
 80023a0:	fb83 2301 	smull	r2, r3, r3, r1
 80023a4:	115a      	asrs	r2, r3, #5
 80023a6:	17cb      	asrs	r3, r1, #31
 80023a8:	1ad2      	subs	r2, r2, r3
 80023aa:	4613      	mov	r3, r2
 80023ac:	011b      	lsls	r3, r3, #4
 80023ae:	1a9b      	subs	r3, r3, r2
 80023b0:	01db      	lsls	r3, r3, #7
 80023b2:	4413      	add	r3, r2
 80023b4:	1aca      	subs	r2, r1, r3
 80023b6:	2a00      	cmp	r2, #0
 80023b8:	bfb8      	it	lt
 80023ba:	4252      	neglt	r2, r2
 80023bc:	4b05      	ldr	r3, [pc, #20]	; (80023d4 <clockcheckLeft+0xb8>)
 80023be:	695b      	ldr	r3, [r3, #20]
 80023c0:	b212      	sxth	r2, r2
 80023c2:	811a      	strh	r2, [r3, #8]
	}

	checkRevolutions(&controllerL);
 80023c4:	4803      	ldr	r0, [pc, #12]	; (80023d4 <clockcheckLeft+0xb8>)
 80023c6:	f000 f86d 	bl	80024a4 <checkRevolutions>
}
 80023ca:	bf00      	nop
 80023cc:	bd98      	pop	{r3, r4, r7, pc}
 80023ce:	bf00      	nop
 80023d0:	48000400 	.word	0x48000400
 80023d4:	20001ac8 	.word	0x20001ac8
 80023d8:	88888889 	.word	0x88888889
 80023dc:	0443b2b5 	.word	0x0443b2b5

080023e0 <counterclockcheckLeft>:

void counterclockcheckLeft() {
 80023e0:	b598      	push	{r3, r4, r7, lr}
 80023e2:	af00      	add	r7, sp, #0
	if (HAL_GPIO_ReadPin(Motor_Left_clock_GPIO_Port, Motor_Left_clock_Pin) == HAL_GPIO_ReadPin(Motor_left_counterclock_GPIO_Port,
 80023e4:	2120      	movs	r1, #32
 80023e6:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 80023ea:	f002 feb7 	bl	800515c <HAL_GPIO_ReadPin>
 80023ee:	4603      	mov	r3, r0
 80023f0:	461c      	mov	r4, r3
 80023f2:	2102      	movs	r1, #2
 80023f4:	4827      	ldr	r0, [pc, #156]	; (8002494 <counterclockcheckLeft+0xb4>)
 80023f6:	f002 feb1 	bl	800515c <HAL_GPIO_ReadPin>
 80023fa:	4603      	mov	r3, r0
 80023fc:	429c      	cmp	r4, r3
 80023fe:	d121      	bne.n	8002444 <counterclockcheckLeft+0x64>
	Motor_left_counterclock_Pin)) {
		controllerL.motor->direction = 1;
 8002400:	4b25      	ldr	r3, [pc, #148]	; (8002498 <counterclockcheckLeft+0xb8>)
 8002402:	691b      	ldr	r3, [r3, #16]
 8002404:	2201      	movs	r2, #1
 8002406:	705a      	strb	r2, [r3, #1]
		controllerL.Encoder->fineAdjustment = abs((controllerL.Encoder->fineAdjustment + controllerL.motor->direction) % (TOTAL_WHEEL_TICKS + 1));
 8002408:	4b23      	ldr	r3, [pc, #140]	; (8002498 <counterclockcheckLeft+0xb8>)
 800240a:	695b      	ldr	r3, [r3, #20]
 800240c:	f9b3 3008 	ldrsh.w	r3, [r3, #8]
 8002410:	461a      	mov	r2, r3
 8002412:	4b21      	ldr	r3, [pc, #132]	; (8002498 <counterclockcheckLeft+0xb8>)
 8002414:	691b      	ldr	r3, [r3, #16]
 8002416:	f993 3001 	ldrsb.w	r3, [r3, #1]
 800241a:	18d1      	adds	r1, r2, r3
 800241c:	4b1f      	ldr	r3, [pc, #124]	; (800249c <counterclockcheckLeft+0xbc>)
 800241e:	fb83 2301 	smull	r2, r3, r3, r1
 8002422:	115a      	asrs	r2, r3, #5
 8002424:	17cb      	asrs	r3, r1, #31
 8002426:	1ad2      	subs	r2, r2, r3
 8002428:	4613      	mov	r3, r2
 800242a:	011b      	lsls	r3, r3, #4
 800242c:	1a9b      	subs	r3, r3, r2
 800242e:	01db      	lsls	r3, r3, #7
 8002430:	4413      	add	r3, r2
 8002432:	1aca      	subs	r2, r1, r3
 8002434:	2a00      	cmp	r2, #0
 8002436:	bfb8      	it	lt
 8002438:	4252      	neglt	r2, r2
 800243a:	4b17      	ldr	r3, [pc, #92]	; (8002498 <counterclockcheckLeft+0xb8>)
 800243c:	695b      	ldr	r3, [r3, #20]
 800243e:	b212      	sxth	r2, r2
 8002440:	811a      	strh	r2, [r3, #8]
 8002442:	e021      	b.n	8002488 <counterclockcheckLeft+0xa8>
	} else {
		controllerL.motor->direction = -1;
 8002444:	4b14      	ldr	r3, [pc, #80]	; (8002498 <counterclockcheckLeft+0xb8>)
 8002446:	691b      	ldr	r3, [r3, #16]
 8002448:	22ff      	movs	r2, #255	; 0xff
 800244a:	705a      	strb	r2, [r3, #1]
		controllerL.Encoder->fineAdjustment = abs((controllerL.Encoder->fineAdjustment + controllerL.motor->direction) % TOTAL_WHEEL_TICKS);
 800244c:	4b12      	ldr	r3, [pc, #72]	; (8002498 <counterclockcheckLeft+0xb8>)
 800244e:	695b      	ldr	r3, [r3, #20]
 8002450:	f9b3 3008 	ldrsh.w	r3, [r3, #8]
 8002454:	461a      	mov	r2, r3
 8002456:	4b10      	ldr	r3, [pc, #64]	; (8002498 <counterclockcheckLeft+0xb8>)
 8002458:	691b      	ldr	r3, [r3, #16]
 800245a:	f993 3001 	ldrsb.w	r3, [r3, #1]
 800245e:	441a      	add	r2, r3
 8002460:	4b0f      	ldr	r3, [pc, #60]	; (80024a0 <counterclockcheckLeft+0xc0>)
 8002462:	fb83 1302 	smull	r1, r3, r3, r2
 8002466:	4413      	add	r3, r2
 8002468:	1299      	asrs	r1, r3, #10
 800246a:	17d3      	asrs	r3, r2, #31
 800246c:	1ac9      	subs	r1, r1, r3
 800246e:	460b      	mov	r3, r1
 8002470:	011b      	lsls	r3, r3, #4
 8002472:	1a5b      	subs	r3, r3, r1
 8002474:	01db      	lsls	r3, r3, #7
 8002476:	1ad1      	subs	r1, r2, r3
 8002478:	ea81 72e1 	eor.w	r2, r1, r1, asr #31
 800247c:	eba2 72e1 	sub.w	r2, r2, r1, asr #31
 8002480:	4b05      	ldr	r3, [pc, #20]	; (8002498 <counterclockcheckLeft+0xb8>)
 8002482:	695b      	ldr	r3, [r3, #20]
 8002484:	b212      	sxth	r2, r2
 8002486:	811a      	strh	r2, [r3, #8]
	}

	checkRevolutions(&controllerL);
 8002488:	4803      	ldr	r0, [pc, #12]	; (8002498 <counterclockcheckLeft+0xb8>)
 800248a:	f000 f80b 	bl	80024a4 <checkRevolutions>
}
 800248e:	bf00      	nop
 8002490:	bd98      	pop	{r3, r4, r7, pc}
 8002492:	bf00      	nop
 8002494:	48000400 	.word	0x48000400
 8002498:	20001ac8 	.word	0x20001ac8
 800249c:	0443b2b5 	.word	0x0443b2b5
 80024a0:	88888889 	.word	0x88888889

080024a4 <checkRevolutions>:

void checkRevolutions(MotorController *c) {
 80024a4:	b480      	push	{r7}
 80024a6:	b083      	sub	sp, #12
 80024a8:	af00      	add	r7, sp, #0
 80024aa:	6078      	str	r0, [r7, #4]
	if (c->Encoder->fineAdjustment == 0 && c->motor->direction == 1) {
 80024ac:	687b      	ldr	r3, [r7, #4]
 80024ae:	695b      	ldr	r3, [r3, #20]
 80024b0:	f9b3 3008 	ldrsh.w	r3, [r3, #8]
 80024b4:	2b00      	cmp	r3, #0
 80024b6:	d116      	bne.n	80024e6 <checkRevolutions+0x42>
 80024b8:	687b      	ldr	r3, [r7, #4]
 80024ba:	691b      	ldr	r3, [r3, #16]
 80024bc:	f993 3001 	ldrsb.w	r3, [r3, #1]
 80024c0:	2b01      	cmp	r3, #1
 80024c2:	d110      	bne.n	80024e6 <checkRevolutions+0x42>
		c->Encoder->revolutions = c->Encoder->revolutions + c->motor->direction;
 80024c4:	687b      	ldr	r3, [r7, #4]
 80024c6:	695b      	ldr	r3, [r3, #20]
 80024c8:	68da      	ldr	r2, [r3, #12]
 80024ca:	687b      	ldr	r3, [r7, #4]
 80024cc:	691b      	ldr	r3, [r3, #16]
 80024ce:	f993 3001 	ldrsb.w	r3, [r3, #1]
 80024d2:	4619      	mov	r1, r3
 80024d4:	687b      	ldr	r3, [r7, #4]
 80024d6:	695b      	ldr	r3, [r3, #20]
 80024d8:	440a      	add	r2, r1
 80024da:	60da      	str	r2, [r3, #12]
		c->Encoder->fineAdjustment = 1;
 80024dc:	687b      	ldr	r3, [r7, #4]
 80024de:	695b      	ldr	r3, [r3, #20]
 80024e0:	2201      	movs	r2, #1
 80024e2:	811a      	strh	r2, [r3, #8]
	 fineadjustmentRight = 1;
	 } else if (fineadjustmentRight == 0 && directionRight == -1) {
	 revolutionRight = revolutionRight + directionRight;
	 fineadjustmentRight = TOTAL_WHEEL_TICKS;
	 }*/
}
 80024e4:	e01d      	b.n	8002522 <checkRevolutions+0x7e>
	} else if (c->Encoder->fineAdjustment == 0 && c->motor->direction == -1) {
 80024e6:	687b      	ldr	r3, [r7, #4]
 80024e8:	695b      	ldr	r3, [r3, #20]
 80024ea:	f9b3 3008 	ldrsh.w	r3, [r3, #8]
 80024ee:	2b00      	cmp	r3, #0
 80024f0:	d117      	bne.n	8002522 <checkRevolutions+0x7e>
 80024f2:	687b      	ldr	r3, [r7, #4]
 80024f4:	691b      	ldr	r3, [r3, #16]
 80024f6:	f993 3001 	ldrsb.w	r3, [r3, #1]
 80024fa:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 80024fe:	d110      	bne.n	8002522 <checkRevolutions+0x7e>
		c->Encoder->revolutions = c->Encoder->revolutions + c->motor->direction;
 8002500:	687b      	ldr	r3, [r7, #4]
 8002502:	695b      	ldr	r3, [r3, #20]
 8002504:	68da      	ldr	r2, [r3, #12]
 8002506:	687b      	ldr	r3, [r7, #4]
 8002508:	691b      	ldr	r3, [r3, #16]
 800250a:	f993 3001 	ldrsb.w	r3, [r3, #1]
 800250e:	4619      	mov	r1, r3
 8002510:	687b      	ldr	r3, [r7, #4]
 8002512:	695b      	ldr	r3, [r3, #20]
 8002514:	440a      	add	r2, r1
 8002516:	60da      	str	r2, [r3, #12]
		c->Encoder->fineAdjustment = TOTAL_WHEEL_TICKS;
 8002518:	687b      	ldr	r3, [r7, #4]
 800251a:	695b      	ldr	r3, [r3, #20]
 800251c:	f44f 62f0 	mov.w	r2, #1920	; 0x780
 8002520:	811a      	strh	r2, [r3, #8]
}
 8002522:	bf00      	nop
 8002524:	370c      	adds	r7, #12
 8002526:	46bd      	mov	sp, r7
 8002528:	f85d 7b04 	ldr.w	r7, [sp], #4
 800252c:	4770      	bx	lr
	...

08002530 <calcOutput>:

void calcOutput(MotorEncoder *e) {
 8002530:	b480      	push	{r7}
 8002532:	b083      	sub	sp, #12
 8002534:	af00      	add	r7, sp, #0
 8002536:	6078      	str	r0, [r7, #4]
	e->output = e->revolutions + ((float) e->fineAdjustment / TOTAL_WHEEL_TICKS);
 8002538:	687b      	ldr	r3, [r7, #4]
 800253a:	68db      	ldr	r3, [r3, #12]
 800253c:	ee07 3a90 	vmov	s15, r3
 8002540:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 8002544:	687b      	ldr	r3, [r7, #4]
 8002546:	f9b3 3008 	ldrsh.w	r3, [r3, #8]
 800254a:	ee07 3a90 	vmov	s15, r3
 800254e:	eef8 6ae7 	vcvt.f32.s32	s13, s15
 8002552:	ed9f 6a07 	vldr	s12, [pc, #28]	; 8002570 <calcOutput+0x40>
 8002556:	eec6 7a86 	vdiv.f32	s15, s13, s12
 800255a:	ee77 7a27 	vadd.f32	s15, s14, s15
 800255e:	687b      	ldr	r3, [r7, #4]
 8002560:	edc3 7a04 	vstr	s15, [r3, #16]
}
 8002564:	bf00      	nop
 8002566:	370c      	adds	r7, #12
 8002568:	46bd      	mov	sp, r7
 800256a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800256e:	4770      	bx	lr
 8002570:	44f00000 	.word	0x44f00000

08002574 <calculateError>:

void calculateError(MotorController *c) {
 8002574:	b480      	push	{r7}
 8002576:	b083      	sub	sp, #12
 8002578:	af00      	add	r7, sp, #0
 800257a:	6078      	str	r0, [r7, #4]
	c->lastError = c->reference - c->measAngVel;
 800257c:	687b      	ldr	r3, [r7, #4]
 800257e:	ed93 7a00 	vldr	s14, [r3]
 8002582:	687b      	ldr	r3, [r7, #4]
 8002584:	edd3 7a01 	vldr	s15, [r3, #4]
 8002588:	ee77 7a67 	vsub.f32	s15, s14, s15
 800258c:	687b      	ldr	r3, [r7, #4]
 800258e:	edc3 7a02 	vstr	s15, [r3, #8]
}
 8002592:	bf00      	nop
 8002594:	370c      	adds	r7, #12
 8002596:	46bd      	mov	sp, r7
 8002598:	f85d 7b04 	ldr.w	r7, [sp], #4
 800259c:	4770      	bx	lr
	...

080025a0 <nextVoltage>:

void nextVoltage(MotorController *c) {
 80025a0:	b5b0      	push	{r4, r5, r7, lr}
 80025a2:	b082      	sub	sp, #8
 80025a4:	af00      	add	r7, sp, #0
 80025a6:	6078      	str	r0, [r7, #4]
	c->voltage = c->lastError * 2.82 * controllerPeriod + c->voltage;
 80025a8:	687b      	ldr	r3, [r7, #4]
 80025aa:	689b      	ldr	r3, [r3, #8]
 80025ac:	4618      	mov	r0, r3
 80025ae:	f7fd ff73 	bl	8000498 <__aeabi_f2d>
 80025b2:	a31a      	add	r3, pc, #104	; (adr r3, 800261c <nextVoltage+0x7c>)
 80025b4:	e9d3 2300 	ldrd	r2, r3, [r3]
 80025b8:	f7fd ffc6 	bl	8000548 <__aeabi_dmul>
 80025bc:	4602      	mov	r2, r0
 80025be:	460b      	mov	r3, r1
 80025c0:	4614      	mov	r4, r2
 80025c2:	461d      	mov	r5, r3
 80025c4:	4b14      	ldr	r3, [pc, #80]	; (8002618 <nextVoltage+0x78>)
 80025c6:	681b      	ldr	r3, [r3, #0]
 80025c8:	4618      	mov	r0, r3
 80025ca:	f7fd ff65 	bl	8000498 <__aeabi_f2d>
 80025ce:	4602      	mov	r2, r0
 80025d0:	460b      	mov	r3, r1
 80025d2:	4620      	mov	r0, r4
 80025d4:	4629      	mov	r1, r5
 80025d6:	f7fd ffb7 	bl	8000548 <__aeabi_dmul>
 80025da:	4602      	mov	r2, r0
 80025dc:	460b      	mov	r3, r1
 80025de:	4614      	mov	r4, r2
 80025e0:	461d      	mov	r5, r3
 80025e2:	687b      	ldr	r3, [r7, #4]
 80025e4:	68db      	ldr	r3, [r3, #12]
 80025e6:	4618      	mov	r0, r3
 80025e8:	f7fd ff56 	bl	8000498 <__aeabi_f2d>
 80025ec:	4602      	mov	r2, r0
 80025ee:	460b      	mov	r3, r1
 80025f0:	4620      	mov	r0, r4
 80025f2:	4629      	mov	r1, r5
 80025f4:	f7fd fdf2 	bl	80001dc <__adddf3>
 80025f8:	4602      	mov	r2, r0
 80025fa:	460b      	mov	r3, r1
 80025fc:	4610      	mov	r0, r2
 80025fe:	4619      	mov	r1, r3
 8002600:	f7fe fa64 	bl	8000acc <__aeabi_d2f>
 8002604:	4602      	mov	r2, r0
 8002606:	687b      	ldr	r3, [r7, #4]
 8002608:	60da      	str	r2, [r3, #12]
}
 800260a:	bf00      	nop
 800260c:	3708      	adds	r7, #8
 800260e:	46bd      	mov	sp, r7
 8002610:	bdb0      	pop	{r4, r5, r7, pc}
 8002612:	bf00      	nop
 8002614:	f3af 8000 	nop.w
 8002618:	20001b44 	.word	0x20001b44
 800261c:	28f5c28f 	.word	0x28f5c28f
 8002620:	40068f5c 	.word	0x40068f5c
 8002624:	00000000 	.word	0x00000000

08002628 <updateAngularVelocity>:

void updateAngularVelocity(MotorController *c) {
 8002628:	b5b0      	push	{r4, r5, r7, lr}
 800262a:	b084      	sub	sp, #16
 800262c:	af00      	add	r7, sp, #0
 800262e:	6078      	str	r0, [r7, #4]
	float deltaAngle = c->Encoder->output * 2 * M_PI - c->Encoder->lastAngle;
 8002630:	687b      	ldr	r3, [r7, #4]
 8002632:	695b      	ldr	r3, [r3, #20]
 8002634:	edd3 7a04 	vldr	s15, [r3, #16]
 8002638:	ee77 7aa7 	vadd.f32	s15, s15, s15
 800263c:	ee17 0a90 	vmov	r0, s15
 8002640:	f7fd ff2a 	bl	8000498 <__aeabi_f2d>
 8002644:	a323      	add	r3, pc, #140	; (adr r3, 80026d4 <updateAngularVelocity+0xac>)
 8002646:	e9d3 2300 	ldrd	r2, r3, [r3]
 800264a:	f7fd ff7d 	bl	8000548 <__aeabi_dmul>
 800264e:	4602      	mov	r2, r0
 8002650:	460b      	mov	r3, r1
 8002652:	4614      	mov	r4, r2
 8002654:	461d      	mov	r5, r3
 8002656:	687b      	ldr	r3, [r7, #4]
 8002658:	695b      	ldr	r3, [r3, #20]
 800265a:	685b      	ldr	r3, [r3, #4]
 800265c:	4618      	mov	r0, r3
 800265e:	f7fd ff1b 	bl	8000498 <__aeabi_f2d>
 8002662:	4602      	mov	r2, r0
 8002664:	460b      	mov	r3, r1
 8002666:	4620      	mov	r0, r4
 8002668:	4629      	mov	r1, r5
 800266a:	f7fd fdb5 	bl	80001d8 <__aeabi_dsub>
 800266e:	4602      	mov	r2, r0
 8002670:	460b      	mov	r3, r1
 8002672:	4610      	mov	r0, r2
 8002674:	4619      	mov	r1, r3
 8002676:	f7fe fa29 	bl	8000acc <__aeabi_d2f>
 800267a:	4603      	mov	r3, r0
 800267c:	60fb      	str	r3, [r7, #12]
	c->Encoder->lastAngle = c->Encoder->output * 2 * M_PI;
 800267e:	687b      	ldr	r3, [r7, #4]
 8002680:	695b      	ldr	r3, [r3, #20]
 8002682:	edd3 7a04 	vldr	s15, [r3, #16]
 8002686:	ee77 7aa7 	vadd.f32	s15, s15, s15
 800268a:	ee17 0a90 	vmov	r0, s15
 800268e:	f7fd ff03 	bl	8000498 <__aeabi_f2d>
 8002692:	a310      	add	r3, pc, #64	; (adr r3, 80026d4 <updateAngularVelocity+0xac>)
 8002694:	e9d3 2300 	ldrd	r2, r3, [r3]
 8002698:	f7fd ff56 	bl	8000548 <__aeabi_dmul>
 800269c:	4602      	mov	r2, r0
 800269e:	460b      	mov	r3, r1
 80026a0:	4610      	mov	r0, r2
 80026a2:	4619      	mov	r1, r3
 80026a4:	687b      	ldr	r3, [r7, #4]
 80026a6:	695c      	ldr	r4, [r3, #20]
 80026a8:	f7fe fa10 	bl	8000acc <__aeabi_d2f>
 80026ac:	4603      	mov	r3, r0
 80026ae:	6063      	str	r3, [r4, #4]
	c->measAngVel = deltaAngle / controllerPeriod;
 80026b0:	4b07      	ldr	r3, [pc, #28]	; (80026d0 <updateAngularVelocity+0xa8>)
 80026b2:	ed93 7a00 	vldr	s14, [r3]
 80026b6:	edd7 6a03 	vldr	s13, [r7, #12]
 80026ba:	eec6 7a87 	vdiv.f32	s15, s13, s14
 80026be:	687b      	ldr	r3, [r7, #4]
 80026c0:	edc3 7a01 	vstr	s15, [r3, #4]
}
 80026c4:	bf00      	nop
 80026c6:	3710      	adds	r7, #16
 80026c8:	46bd      	mov	sp, r7
 80026ca:	bdb0      	pop	{r4, r5, r7, pc}
 80026cc:	f3af 8000 	nop.w
 80026d0:	20001b44 	.word	0x20001b44
 80026d4:	54442d18 	.word	0x54442d18
 80026d8:	400921fb 	.word	0x400921fb

080026dc <updateDutyCycle>:

void updateDutyCycle(MotorController *c) {
 80026dc:	b480      	push	{r7}
 80026de:	b085      	sub	sp, #20
 80026e0:	af00      	add	r7, sp, #0
 80026e2:	6078      	str	r0, [r7, #4]
	if (c->voltage > 0) {
 80026e4:	687b      	ldr	r3, [r7, #4]
 80026e6:	edd3 7a03 	vldr	s15, [r3, #12]
 80026ea:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 80026ee:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80026f2:	dd04      	ble.n	80026fe <updateDutyCycle+0x22>
		c->motor->direction = 1;
 80026f4:	687b      	ldr	r3, [r7, #4]
 80026f6:	691b      	ldr	r3, [r3, #16]
 80026f8:	2201      	movs	r2, #1
 80026fa:	705a      	strb	r2, [r3, #1]
 80026fc:	e012      	b.n	8002724 <updateDutyCycle+0x48>
	} else if (c->voltage < 0) {
 80026fe:	687b      	ldr	r3, [r7, #4]
 8002700:	edd3 7a03 	vldr	s15, [r3, #12]
 8002704:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 8002708:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800270c:	d504      	bpl.n	8002718 <updateDutyCycle+0x3c>
		c->motor->direction = -1;
 800270e:	687b      	ldr	r3, [r7, #4]
 8002710:	691b      	ldr	r3, [r3, #16]
 8002712:	22ff      	movs	r2, #255	; 0xff
 8002714:	705a      	strb	r2, [r3, #1]
 8002716:	e005      	b.n	8002724 <updateDutyCycle+0x48>
	} else {
		c->motor->dutyCycle = 0;
 8002718:	687b      	ldr	r3, [r7, #4]
 800271a:	691b      	ldr	r3, [r3, #16]
 800271c:	f04f 0200 	mov.w	r2, #0
 8002720:	605a      	str	r2, [r3, #4]
		return;
 8002722:	e026      	b.n	8002772 <updateDutyCycle+0x96>
	}

	float pwm = c->voltage / batteryVoltage;
 8002724:	687b      	ldr	r3, [r7, #4]
 8002726:	edd3 6a03 	vldr	s13, [r3, #12]
 800272a:	4b14      	ldr	r3, [pc, #80]	; (800277c <updateDutyCycle+0xa0>)
 800272c:	ed93 7a00 	vldr	s14, [r3]
 8002730:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8002734:	edc7 7a03 	vstr	s15, [r7, #12]

	if (pwm < 0)
 8002738:	edd7 7a03 	vldr	s15, [r7, #12]
 800273c:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 8002740:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8002744:	d505      	bpl.n	8002752 <updateDutyCycle+0x76>
		pwm = -pwm;
 8002746:	edd7 7a03 	vldr	s15, [r7, #12]
 800274a:	eef1 7a67 	vneg.f32	s15, s15
 800274e:	edc7 7a03 	vstr	s15, [r7, #12]
	if (pwm > 1.0)
 8002752:	edd7 7a03 	vldr	s15, [r7, #12]
 8002756:	eeb7 7a00 	vmov.f32	s14, #112	; 0x3f800000  1.0
 800275a:	eef4 7ac7 	vcmpe.f32	s15, s14
 800275e:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8002762:	dd02      	ble.n	800276a <updateDutyCycle+0x8e>
		pwm = 1.0;
 8002764:	f04f 537e 	mov.w	r3, #1065353216	; 0x3f800000
 8002768:	60fb      	str	r3, [r7, #12]
	c->motor->dutyCycle = pwm;
 800276a:	687b      	ldr	r3, [r7, #4]
 800276c:	691b      	ldr	r3, [r3, #16]
 800276e:	68fa      	ldr	r2, [r7, #12]
 8002770:	605a      	str	r2, [r3, #4]
}
 8002772:	3714      	adds	r7, #20
 8002774:	46bd      	mov	sp, r7
 8002776:	f85d 7b04 	ldr.w	r7, [sp], #4
 800277a:	4770      	bx	lr
 800277c:	2000194c 	.word	0x2000194c

08002780 <setDutyCycle>:

void setDutyCycle(MotorController *c) {
 8002780:	b580      	push	{r7, lr}
 8002782:	b082      	sub	sp, #8
 8002784:	af00      	add	r7, sp, #0
 8002786:	6078      	str	r0, [r7, #4]
	if (c->motor->name == 'R') {
 8002788:	687b      	ldr	r3, [r7, #4]
 800278a:	691b      	ldr	r3, [r3, #16]
 800278c:	781b      	ldrb	r3, [r3, #0]
 800278e:	2b52      	cmp	r3, #82	; 0x52
 8002790:	d136      	bne.n	8002800 <setDutyCycle+0x80>
		htim1.Instance->CCR1 = (uint32_t) ((htim1.Instance->ARR) * c->motor->dutyCycle);
 8002792:	4b3e      	ldr	r3, [pc, #248]	; (800288c <setDutyCycle+0x10c>)
 8002794:	681b      	ldr	r3, [r3, #0]
 8002796:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002798:	ee07 3a90 	vmov	s15, r3
 800279c:	eeb8 7a67 	vcvt.f32.u32	s14, s15
 80027a0:	687b      	ldr	r3, [r7, #4]
 80027a2:	691b      	ldr	r3, [r3, #16]
 80027a4:	edd3 7a01 	vldr	s15, [r3, #4]
 80027a8:	ee67 7a27 	vmul.f32	s15, s14, s15
 80027ac:	4b37      	ldr	r3, [pc, #220]	; (800288c <setDutyCycle+0x10c>)
 80027ae:	681b      	ldr	r3, [r3, #0]
 80027b0:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 80027b4:	ee17 2a90 	vmov	r2, s15
 80027b8:	635a      	str	r2, [r3, #52]	; 0x34

		if (c->motor->direction == 1) {
 80027ba:	687b      	ldr	r3, [r7, #4]
 80027bc:	691b      	ldr	r3, [r3, #16]
 80027be:	f993 3001 	ldrsb.w	r3, [r3, #1]
 80027c2:	2b01      	cmp	r3, #1
 80027c4:	d10a      	bne.n	80027dc <setDutyCycle+0x5c>
			HAL_GPIO_WritePin(DIR_R1_GPIO_Port, DIR_R1_Pin, 1);
 80027c6:	2201      	movs	r2, #1
 80027c8:	2140      	movs	r1, #64	; 0x40
 80027ca:	4831      	ldr	r0, [pc, #196]	; (8002890 <setDutyCycle+0x110>)
 80027cc:	f002 fcde 	bl	800518c <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(DIR_R2_GPIO_Port, DIR_R2_Pin, 0);
 80027d0:	2200      	movs	r2, #0
 80027d2:	2180      	movs	r1, #128	; 0x80
 80027d4:	482e      	ldr	r0, [pc, #184]	; (8002890 <setDutyCycle+0x110>)
 80027d6:	f002 fcd9 	bl	800518c <HAL_GPIO_WritePin>
 80027da:	e054      	b.n	8002886 <setDutyCycle+0x106>
		} else if (c->motor->direction == -1) {
 80027dc:	687b      	ldr	r3, [r7, #4]
 80027de:	691b      	ldr	r3, [r3, #16]
 80027e0:	f993 3001 	ldrsb.w	r3, [r3, #1]
 80027e4:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 80027e8:	d14d      	bne.n	8002886 <setDutyCycle+0x106>
			HAL_GPIO_WritePin(DIR_R1_GPIO_Port, DIR_R1_Pin, 0);
 80027ea:	2200      	movs	r2, #0
 80027ec:	2140      	movs	r1, #64	; 0x40
 80027ee:	4828      	ldr	r0, [pc, #160]	; (8002890 <setDutyCycle+0x110>)
 80027f0:	f002 fccc 	bl	800518c <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(DIR_R2_GPIO_Port, DIR_R2_Pin, 1);
 80027f4:	2201      	movs	r2, #1
 80027f6:	2180      	movs	r1, #128	; 0x80
 80027f8:	4825      	ldr	r0, [pc, #148]	; (8002890 <setDutyCycle+0x110>)
 80027fa:	f002 fcc7 	bl	800518c <HAL_GPIO_WritePin>
 80027fe:	e042      	b.n	8002886 <setDutyCycle+0x106>
		}
	} else if (c->motor->name == 'L') {
 8002800:	687b      	ldr	r3, [r7, #4]
 8002802:	691b      	ldr	r3, [r3, #16]
 8002804:	781b      	ldrb	r3, [r3, #0]
 8002806:	2b4c      	cmp	r3, #76	; 0x4c
 8002808:	d13c      	bne.n	8002884 <setDutyCycle+0x104>
		htim1.Instance->CCR2 = (uint32_t) ((htim1.Instance->ARR) * c->motor->dutyCycle);
 800280a:	4b20      	ldr	r3, [pc, #128]	; (800288c <setDutyCycle+0x10c>)
 800280c:	681b      	ldr	r3, [r3, #0]
 800280e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002810:	ee07 3a90 	vmov	s15, r3
 8002814:	eeb8 7a67 	vcvt.f32.u32	s14, s15
 8002818:	687b      	ldr	r3, [r7, #4]
 800281a:	691b      	ldr	r3, [r3, #16]
 800281c:	edd3 7a01 	vldr	s15, [r3, #4]
 8002820:	ee67 7a27 	vmul.f32	s15, s14, s15
 8002824:	4b19      	ldr	r3, [pc, #100]	; (800288c <setDutyCycle+0x10c>)
 8002826:	681b      	ldr	r3, [r3, #0]
 8002828:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 800282c:	ee17 2a90 	vmov	r2, s15
 8002830:	639a      	str	r2, [r3, #56]	; 0x38

		if (c->motor->direction == 1) {
 8002832:	687b      	ldr	r3, [r7, #4]
 8002834:	691b      	ldr	r3, [r3, #16]
 8002836:	f993 3001 	ldrsb.w	r3, [r3, #1]
 800283a:	2b01      	cmp	r3, #1
 800283c:	d10d      	bne.n	800285a <setDutyCycle+0xda>
			HAL_GPIO_WritePin(DIR_L1_GPIO_Port, DIR_L1_Pin, 1);
 800283e:	2201      	movs	r2, #1
 8002840:	2140      	movs	r1, #64	; 0x40
 8002842:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8002846:	f002 fca1 	bl	800518c <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(DIR_L2_GPIO_Port, DIR_L2_Pin, 0);
 800284a:	2200      	movs	r2, #0
 800284c:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 8002850:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8002854:	f002 fc9a 	bl	800518c <HAL_GPIO_WritePin>
 8002858:	e015      	b.n	8002886 <setDutyCycle+0x106>
		} else if (c->motor->direction == -1) {
 800285a:	687b      	ldr	r3, [r7, #4]
 800285c:	691b      	ldr	r3, [r3, #16]
 800285e:	f993 3001 	ldrsb.w	r3, [r3, #1]
 8002862:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 8002866:	d10e      	bne.n	8002886 <setDutyCycle+0x106>
			HAL_GPIO_WritePin(DIR_L1_GPIO_Port, DIR_L1_Pin, 0);
 8002868:	2200      	movs	r2, #0
 800286a:	2140      	movs	r1, #64	; 0x40
 800286c:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8002870:	f002 fc8c 	bl	800518c <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(DIR_L2_GPIO_Port, DIR_L2_Pin, 1);
 8002874:	2201      	movs	r2, #1
 8002876:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 800287a:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 800287e:	f002 fc85 	bl	800518c <HAL_GPIO_WritePin>
 8002882:	e000      	b.n	8002886 <setDutyCycle+0x106>
		}
	} else {
		return;
 8002884:	bf00      	nop
	}
}
 8002886:	3708      	adds	r7, #8
 8002888:	46bd      	mov	sp, r7
 800288a:	bd80      	pop	{r7, pc}
 800288c:	20001bac 	.word	0x20001bac
 8002890:	48000400 	.word	0x48000400

08002894 <controller>:

void controller(MotorController *c) {
 8002894:	b580      	push	{r7, lr}
 8002896:	b082      	sub	sp, #8
 8002898:	af00      	add	r7, sp, #0
 800289a:	6078      	str	r0, [r7, #4]
	calcOutput(c->Encoder);
 800289c:	687b      	ldr	r3, [r7, #4]
 800289e:	695b      	ldr	r3, [r3, #20]
 80028a0:	4618      	mov	r0, r3
 80028a2:	f7ff fe45 	bl	8002530 <calcOutput>

	// Measure the angular velocity (feedback)
	updateAngularVelocity(c);
 80028a6:	6878      	ldr	r0, [r7, #4]
 80028a8:	f7ff febe 	bl	8002628 <updateAngularVelocity>

	// Calculate next voltage according to the controller design
	nextVoltage(c);
 80028ac:	6878      	ldr	r0, [r7, #4]
 80028ae:	f7ff fe77 	bl	80025a0 <nextVoltage>

	// Calculate current error to use for next iteration
	calculateError(c);
 80028b2:	6878      	ldr	r0, [r7, #4]
 80028b4:	f7ff fe5e 	bl	8002574 <calculateError>

	// Update the duty cycle
	updateDutyCycle(c);
 80028b8:	6878      	ldr	r0, [r7, #4]
 80028ba:	f7ff ff0f 	bl	80026dc <updateDutyCycle>

	setDutyCycle(c);
 80028be:	6878      	ldr	r0, [r7, #4]
 80028c0:	f7ff ff5e 	bl	8002780 <setDutyCycle>
}
 80028c4:	bf00      	nop
 80028c6:	3708      	adds	r7, #8
 80028c8:	46bd      	mov	sp, r7
 80028ca:	bd80      	pop	{r7, pc}

080028cc <controlBothMotors>:

void controlBothMotors() {
 80028cc:	b580      	push	{r7, lr}
 80028ce:	af00      	add	r7, sp, #0
	uart_in_read(&referenceFormatting);
 80028d0:	4805      	ldr	r0, [pc, #20]	; (80028e8 <controlBothMotors+0x1c>)
 80028d2:	f7ff f919 	bl	8001b08 <uart_in_read>
	controller(&controllerR);
 80028d6:	4805      	ldr	r0, [pc, #20]	; (80028ec <controlBothMotors+0x20>)
 80028d8:	f7ff ffdc 	bl	8002894 <controller>
	controller(&controllerL);
 80028dc:	4804      	ldr	r0, [pc, #16]	; (80028f0 <controlBothMotors+0x24>)
 80028de:	f7ff ffd9 	bl	8002894 <controller>
}
 80028e2:	bf00      	nop
 80028e4:	bd80      	pop	{r7, pc}
 80028e6:	bf00      	nop
 80028e8:	08001ca5 	.word	0x08001ca5
 80028ec:	20001b94 	.word	0x20001b94
 80028f0:	20001ac8 	.word	0x20001ac8

080028f4 <UpdateBatteryVoltage>:

void UpdateBatteryVoltage() {
 80028f4:	b580      	push	{r7, lr}
 80028f6:	b082      	sub	sp, #8
 80028f8:	af00      	add	r7, sp, #0
	HAL_ADC_Start(&hadc1); // Start ADC conversion
 80028fa:	480e      	ldr	r0, [pc, #56]	; (8002934 <UpdateBatteryVoltage+0x40>)
 80028fc:	f001 f93e 	bl	8003b7c <HAL_ADC_Start>
	HAL_ADC_PollForConversion(&hadc1, HAL_MAX_DELAY); // Wait for conversion to complete
 8002900:	f04f 31ff 	mov.w	r1, #4294967295	; 0xffffffff
 8002904:	480b      	ldr	r0, [pc, #44]	; (8002934 <UpdateBatteryVoltage+0x40>)
 8002906:	f001 f99c 	bl	8003c42 <HAL_ADC_PollForConversion>
	uint32_t adc_val = HAL_ADC_GetValue(&hadc1); // Get the ADC value
 800290a:	480a      	ldr	r0, [pc, #40]	; (8002934 <UpdateBatteryVoltage+0x40>)
 800290c:	f001 fa28 	bl	8003d60 <HAL_ADC_GetValue>
 8002910:	6078      	str	r0, [r7, #4]
	batteryVoltage = adc_val * voltageMeasScaling;
 8002912:	687b      	ldr	r3, [r7, #4]
 8002914:	ee07 3a90 	vmov	s15, r3
 8002918:	eeb8 7a67 	vcvt.f32.u32	s14, s15
 800291c:	4b06      	ldr	r3, [pc, #24]	; (8002938 <UpdateBatteryVoltage+0x44>)
 800291e:	edd3 7a00 	vldr	s15, [r3]
 8002922:	ee67 7a27 	vmul.f32	s15, s14, s15
 8002926:	4b05      	ldr	r3, [pc, #20]	; (800293c <UpdateBatteryVoltage+0x48>)
 8002928:	edc3 7a00 	vstr	s15, [r3]
}
 800292c:	bf00      	nop
 800292e:	3708      	adds	r7, #8
 8002930:	46bd      	mov	sp, r7
 8002932:	bd80      	pop	{r7, pc}
 8002934:	20001ae0 	.word	0x20001ae0
 8002938:	2000001c 	.word	0x2000001c
 800293c:	2000194c 	.word	0x2000194c

08002940 <HAL_I2C_MasterTxCpltCallback>:

void HAL_I2C_MasterTxCpltCallback(I2C_HandleTypeDef *hi2c) {
 8002940:	b580      	push	{r7, lr}
 8002942:	b082      	sub	sp, #8
 8002944:	af00      	add	r7, sp, #0
 8002946:	6078      	str	r0, [r7, #4]
	if (globalDMAFlag == 0) {
 8002948:	4b10      	ldr	r3, [pc, #64]	; (800298c <HAL_I2C_MasterTxCpltCallback+0x4c>)
 800294a:	781b      	ldrb	r3, [r3, #0]
 800294c:	b2db      	uxtb	r3, r3
 800294e:	2b00      	cmp	r3, #0
 8002950:	d10c      	bne.n	800296c <HAL_I2C_MasterTxCpltCallback+0x2c>
		HAL_I2C_Master_Receive_IT(&hi2c3, MPU_Address << 1 , MPU_out, 6);
 8002952:	2368      	movs	r3, #104	; 0x68
 8002954:	b29b      	uxth	r3, r3
 8002956:	005b      	lsls	r3, r3, #1
 8002958:	b299      	uxth	r1, r3
 800295a:	2306      	movs	r3, #6
 800295c:	4a0c      	ldr	r2, [pc, #48]	; (8002990 <HAL_I2C_MasterTxCpltCallback+0x50>)
 800295e:	480d      	ldr	r0, [pc, #52]	; (8002994 <HAL_I2C_MasterTxCpltCallback+0x54>)
 8002960:	f002 fe42 	bl	80055e8 <HAL_I2C_Master_Receive_IT>
		globalDMAFlag = 1;
 8002964:	4b09      	ldr	r3, [pc, #36]	; (800298c <HAL_I2C_MasterTxCpltCallback+0x4c>)
 8002966:	2201      	movs	r2, #1
 8002968:	701a      	strb	r2, [r3, #0]
	} else {
		HAL_I2C_Master_Receive_IT(&hi2c3, MPU_Address << 1 , MPU_out, 6);
		globalDMAFlag = 0;
	}

}
 800296a:	e00b      	b.n	8002984 <HAL_I2C_MasterTxCpltCallback+0x44>
		HAL_I2C_Master_Receive_IT(&hi2c3, MPU_Address << 1 , MPU_out, 6);
 800296c:	2368      	movs	r3, #104	; 0x68
 800296e:	b29b      	uxth	r3, r3
 8002970:	005b      	lsls	r3, r3, #1
 8002972:	b299      	uxth	r1, r3
 8002974:	2306      	movs	r3, #6
 8002976:	4a06      	ldr	r2, [pc, #24]	; (8002990 <HAL_I2C_MasterTxCpltCallback+0x50>)
 8002978:	4806      	ldr	r0, [pc, #24]	; (8002994 <HAL_I2C_MasterTxCpltCallback+0x54>)
 800297a:	f002 fe35 	bl	80055e8 <HAL_I2C_Master_Receive_IT>
		globalDMAFlag = 0;
 800297e:	4b03      	ldr	r3, [pc, #12]	; (800298c <HAL_I2C_MasterTxCpltCallback+0x4c>)
 8002980:	2200      	movs	r2, #0
 8002982:	701a      	strb	r2, [r3, #0]
}
 8002984:	bf00      	nop
 8002986:	3708      	adds	r7, #8
 8002988:	46bd      	mov	sp, r7
 800298a:	bd80      	pop	{r7, pc}
 800298c:	20000162 	.word	0x20000162
 8002990:	2000015c 	.word	0x2000015c
 8002994:	20001a68 	.word	0x20001a68

08002998 <HAL_I2C_MasterRxCpltCallback>:

void HAL_I2C_MasterRxCpltCallback(I2C_HandleTypeDef *hi2c) {
 8002998:	b580      	push	{r7, lr}
 800299a:	b08e      	sub	sp, #56	; 0x38
 800299c:	af00      	add	r7, sp, #0
 800299e:	6078      	str	r0, [r7, #4]
	if (globalDMAFlag == 1) {
 80029a0:	4b6e      	ldr	r3, [pc, #440]	; (8002b5c <HAL_I2C_MasterRxCpltCallback+0x1c4>)
 80029a2:	781b      	ldrb	r3, [r3, #0]
 80029a4:	b2db      	uxtb	r3, r3
 80029a6:	2b01      	cmp	r3, #1
 80029a8:	d16b      	bne.n	8002a82 <HAL_I2C_MasterRxCpltCallback+0xea>
		int16_t rawGyroData_X = 0;
 80029aa:	2300      	movs	r3, #0
 80029ac:	853b      	strh	r3, [r7, #40]	; 0x28
		int16_t rawGyroData_Y = 0;
 80029ae:	2300      	movs	r3, #0
 80029b0:	84fb      	strh	r3, [r7, #38]	; 0x26
		int16_t rawGyroData_Z = 0;
 80029b2:	2300      	movs	r3, #0
 80029b4:	84bb      	strh	r3, [r7, #36]	; 0x24

		Axes3 newMPUData;

		float sensitivity = 0.0f;
 80029b6:	f04f 0300 	mov.w	r3, #0
 80029ba:	637b      	str	r3, [r7, #52]	; 0x34

		if (GYRO_CONFIG_SCALE == 0x00)
 80029bc:	2318      	movs	r3, #24
 80029be:	2b00      	cmp	r3, #0
 80029c0:	d101      	bne.n	80029c6 <HAL_I2C_MasterRxCpltCallback+0x2e>
			sensitivity = 131.0;
 80029c2:	4b67      	ldr	r3, [pc, #412]	; (8002b60 <HAL_I2C_MasterRxCpltCallback+0x1c8>)
 80029c4:	637b      	str	r3, [r7, #52]	; 0x34
		if (GYRO_CONFIG_SCALE == 0x08)
 80029c6:	2318      	movs	r3, #24
 80029c8:	2b08      	cmp	r3, #8
 80029ca:	d101      	bne.n	80029d0 <HAL_I2C_MasterRxCpltCallback+0x38>
			sensitivity = 65.5;
 80029cc:	4b65      	ldr	r3, [pc, #404]	; (8002b64 <HAL_I2C_MasterRxCpltCallback+0x1cc>)
 80029ce:	637b      	str	r3, [r7, #52]	; 0x34
		if (GYRO_CONFIG_SCALE == 0x10)
 80029d0:	2318      	movs	r3, #24
 80029d2:	2b10      	cmp	r3, #16
 80029d4:	d101      	bne.n	80029da <HAL_I2C_MasterRxCpltCallback+0x42>
			sensitivity = 32.8;
 80029d6:	4b64      	ldr	r3, [pc, #400]	; (8002b68 <HAL_I2C_MasterRxCpltCallback+0x1d0>)
 80029d8:	637b      	str	r3, [r7, #52]	; 0x34
		if (GYRO_CONFIG_SCALE == 0x18)
 80029da:	2318      	movs	r3, #24
 80029dc:	2b18      	cmp	r3, #24
 80029de:	d101      	bne.n	80029e4 <HAL_I2C_MasterRxCpltCallback+0x4c>
			sensitivity = 16.4;
 80029e0:	4b62      	ldr	r3, [pc, #392]	; (8002b6c <HAL_I2C_MasterRxCpltCallback+0x1d4>)
 80029e2:	637b      	str	r3, [r7, #52]	; 0x34

		// Data composition from raw data
		rawGyroData_X = ((int16_t) MPU_out[0] << 8 | MPU_out[1]);
 80029e4:	4b62      	ldr	r3, [pc, #392]	; (8002b70 <HAL_I2C_MasterRxCpltCallback+0x1d8>)
 80029e6:	781b      	ldrb	r3, [r3, #0]
 80029e8:	021b      	lsls	r3, r3, #8
 80029ea:	b21a      	sxth	r2, r3
 80029ec:	4b60      	ldr	r3, [pc, #384]	; (8002b70 <HAL_I2C_MasterRxCpltCallback+0x1d8>)
 80029ee:	785b      	ldrb	r3, [r3, #1]
 80029f0:	b21b      	sxth	r3, r3
 80029f2:	4313      	orrs	r3, r2
 80029f4:	853b      	strh	r3, [r7, #40]	; 0x28
		rawGyroData_Y = ((int16_t) MPU_out[2] << 8 | MPU_out[3]);
 80029f6:	4b5e      	ldr	r3, [pc, #376]	; (8002b70 <HAL_I2C_MasterRxCpltCallback+0x1d8>)
 80029f8:	789b      	ldrb	r3, [r3, #2]
 80029fa:	021b      	lsls	r3, r3, #8
 80029fc:	b21a      	sxth	r2, r3
 80029fe:	4b5c      	ldr	r3, [pc, #368]	; (8002b70 <HAL_I2C_MasterRxCpltCallback+0x1d8>)
 8002a00:	78db      	ldrb	r3, [r3, #3]
 8002a02:	b21b      	sxth	r3, r3
 8002a04:	4313      	orrs	r3, r2
 8002a06:	84fb      	strh	r3, [r7, #38]	; 0x26
		rawGyroData_Z = ((int16_t) MPU_out[4] << 8 | MPU_out[5]);
 8002a08:	4b59      	ldr	r3, [pc, #356]	; (8002b70 <HAL_I2C_MasterRxCpltCallback+0x1d8>)
 8002a0a:	791b      	ldrb	r3, [r3, #4]
 8002a0c:	021b      	lsls	r3, r3, #8
 8002a0e:	b21a      	sxth	r2, r3
 8002a10:	4b57      	ldr	r3, [pc, #348]	; (8002b70 <HAL_I2C_MasterRxCpltCallback+0x1d8>)
 8002a12:	795b      	ldrb	r3, [r3, #5]
 8002a14:	b21b      	sxth	r3, r3
 8002a16:	4313      	orrs	r3, r2
 8002a18:	84bb      	strh	r3, [r7, #36]	; 0x24

		newMPUData.x = (float) rawGyroData_X / sensitivity;
 8002a1a:	f9b7 3028 	ldrsh.w	r3, [r7, #40]	; 0x28
 8002a1e:	ee07 3a90 	vmov	s15, r3
 8002a22:	eef8 6ae7 	vcvt.f32.s32	s13, s15
 8002a26:	ed97 7a0d 	vldr	s14, [r7, #52]	; 0x34
 8002a2a:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8002a2e:	edc7 7a06 	vstr	s15, [r7, #24]
		newMPUData.y = (float) rawGyroData_Y / sensitivity;
 8002a32:	f9b7 3026 	ldrsh.w	r3, [r7, #38]	; 0x26
 8002a36:	ee07 3a90 	vmov	s15, r3
 8002a3a:	eef8 6ae7 	vcvt.f32.s32	s13, s15
 8002a3e:	ed97 7a0d 	vldr	s14, [r7, #52]	; 0x34
 8002a42:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8002a46:	edc7 7a07 	vstr	s15, [r7, #28]
		newMPUData.z = (float) rawGyroData_Z / sensitivity;
 8002a4a:	f9b7 3024 	ldrsh.w	r3, [r7, #36]	; 0x24
 8002a4e:	ee07 3a90 	vmov	s15, r3
 8002a52:	eef8 6ae7 	vcvt.f32.s32	s13, s15
 8002a56:	ed97 7a0d 	vldr	s14, [r7, #52]	; 0x34
 8002a5a:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8002a5e:	edc7 7a08 	vstr	s15, [r7, #32]
		EnterStructQueue(&gyro, &newMPUData);
 8002a62:	f107 0318 	add.w	r3, r7, #24
 8002a66:	4619      	mov	r1, r3
 8002a68:	4842      	ldr	r0, [pc, #264]	; (8002b74 <HAL_I2C_MasterRxCpltCallback+0x1dc>)
 8002a6a:	f7fe faba 	bl	8000fe2 <EnterStructQueue>

		HAL_I2C_Master_Transmit_IT(&hi2c3, MPU_Address << 1, &MPU_AccelOut, 1);
 8002a6e:	2368      	movs	r3, #104	; 0x68
 8002a70:	b29b      	uxth	r3, r3
 8002a72:	005b      	lsls	r3, r3, #1
 8002a74:	b299      	uxth	r1, r3
 8002a76:	2301      	movs	r3, #1
 8002a78:	4a3f      	ldr	r2, [pc, #252]	; (8002b78 <HAL_I2C_MasterRxCpltCallback+0x1e0>)
 8002a7a:	4840      	ldr	r0, [pc, #256]	; (8002b7c <HAL_I2C_MasterRxCpltCallback+0x1e4>)
 8002a7c:	f002 fd44 	bl	8005508 <HAL_I2C_Master_Transmit_IT>
		EnterStructQueue(&accel, &newMPUData);

		HAL_I2C_Master_Transmit_IT(&hi2c3, MPU_Address << 1, &MPU_GyroOut, 1);
		globalDMAFlag = 0;
	}
}
 8002a80:	e068      	b.n	8002b54 <HAL_I2C_MasterRxCpltCallback+0x1bc>
		if (ACCEL_CONFIG_SCALE == 0x00)
 8002a82:	2318      	movs	r3, #24
 8002a84:	2b00      	cmp	r3, #0
 8002a86:	d102      	bne.n	8002a8e <HAL_I2C_MasterRxCpltCallback+0xf6>
			sensitivity = 16384.0;
 8002a88:	f04f 438d 	mov.w	r3, #1182793728	; 0x46800000
 8002a8c:	633b      	str	r3, [r7, #48]	; 0x30
		if (ACCEL_CONFIG_SCALE == 0x08)
 8002a8e:	2318      	movs	r3, #24
 8002a90:	2b08      	cmp	r3, #8
 8002a92:	d102      	bne.n	8002a9a <HAL_I2C_MasterRxCpltCallback+0x102>
			sensitivity = 8192.0;
 8002a94:	f04f 438c 	mov.w	r3, #1174405120	; 0x46000000
 8002a98:	633b      	str	r3, [r7, #48]	; 0x30
		if (ACCEL_CONFIG_SCALE == 0x10)
 8002a9a:	2318      	movs	r3, #24
 8002a9c:	2b10      	cmp	r3, #16
 8002a9e:	d102      	bne.n	8002aa6 <HAL_I2C_MasterRxCpltCallback+0x10e>
			sensitivity = 4096.0;
 8002aa0:	f04f 438b 	mov.w	r3, #1166016512	; 0x45800000
 8002aa4:	633b      	str	r3, [r7, #48]	; 0x30
		if (ACCEL_CONFIG_SCALE == 0x18)
 8002aa6:	2318      	movs	r3, #24
 8002aa8:	2b18      	cmp	r3, #24
 8002aaa:	d102      	bne.n	8002ab2 <HAL_I2C_MasterRxCpltCallback+0x11a>
			sensitivity = 2048.0;
 8002aac:	f04f 438a 	mov.w	r3, #1157627904	; 0x45000000
 8002ab0:	633b      	str	r3, [r7, #48]	; 0x30
		rawAccelData_X = ((int16_t) MPU_out[0] << 8 | MPU_out[1]);
 8002ab2:	4b2f      	ldr	r3, [pc, #188]	; (8002b70 <HAL_I2C_MasterRxCpltCallback+0x1d8>)
 8002ab4:	781b      	ldrb	r3, [r3, #0]
 8002ab6:	021b      	lsls	r3, r3, #8
 8002ab8:	b21a      	sxth	r2, r3
 8002aba:	4b2d      	ldr	r3, [pc, #180]	; (8002b70 <HAL_I2C_MasterRxCpltCallback+0x1d8>)
 8002abc:	785b      	ldrb	r3, [r3, #1]
 8002abe:	b21b      	sxth	r3, r3
 8002ac0:	4313      	orrs	r3, r2
 8002ac2:	85fb      	strh	r3, [r7, #46]	; 0x2e
		rawAccelData_Y = ((int16_t) MPU_out[2] << 8 | MPU_out[3]);
 8002ac4:	4b2a      	ldr	r3, [pc, #168]	; (8002b70 <HAL_I2C_MasterRxCpltCallback+0x1d8>)
 8002ac6:	789b      	ldrb	r3, [r3, #2]
 8002ac8:	021b      	lsls	r3, r3, #8
 8002aca:	b21a      	sxth	r2, r3
 8002acc:	4b28      	ldr	r3, [pc, #160]	; (8002b70 <HAL_I2C_MasterRxCpltCallback+0x1d8>)
 8002ace:	78db      	ldrb	r3, [r3, #3]
 8002ad0:	b21b      	sxth	r3, r3
 8002ad2:	4313      	orrs	r3, r2
 8002ad4:	85bb      	strh	r3, [r7, #44]	; 0x2c
		rawAccelData_Z = ((int16_t) MPU_out[4] << 8 | MPU_out[5]);
 8002ad6:	4b26      	ldr	r3, [pc, #152]	; (8002b70 <HAL_I2C_MasterRxCpltCallback+0x1d8>)
 8002ad8:	791b      	ldrb	r3, [r3, #4]
 8002ada:	021b      	lsls	r3, r3, #8
 8002adc:	b21a      	sxth	r2, r3
 8002ade:	4b24      	ldr	r3, [pc, #144]	; (8002b70 <HAL_I2C_MasterRxCpltCallback+0x1d8>)
 8002ae0:	795b      	ldrb	r3, [r3, #5]
 8002ae2:	b21b      	sxth	r3, r3
 8002ae4:	4313      	orrs	r3, r2
 8002ae6:	857b      	strh	r3, [r7, #42]	; 0x2a
		newMPUData.x = (float) rawAccelData_X / sensitivity;
 8002ae8:	f9b7 302e 	ldrsh.w	r3, [r7, #46]	; 0x2e
 8002aec:	ee07 3a90 	vmov	s15, r3
 8002af0:	eef8 6ae7 	vcvt.f32.s32	s13, s15
 8002af4:	ed97 7a0c 	vldr	s14, [r7, #48]	; 0x30
 8002af8:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8002afc:	edc7 7a03 	vstr	s15, [r7, #12]
		newMPUData.y = (float) rawAccelData_Y / sensitivity;
 8002b00:	f9b7 302c 	ldrsh.w	r3, [r7, #44]	; 0x2c
 8002b04:	ee07 3a90 	vmov	s15, r3
 8002b08:	eef8 6ae7 	vcvt.f32.s32	s13, s15
 8002b0c:	ed97 7a0c 	vldr	s14, [r7, #48]	; 0x30
 8002b10:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8002b14:	edc7 7a04 	vstr	s15, [r7, #16]
		newMPUData.z = (float) rawAccelData_Z / sensitivity;
 8002b18:	f9b7 302a 	ldrsh.w	r3, [r7, #42]	; 0x2a
 8002b1c:	ee07 3a90 	vmov	s15, r3
 8002b20:	eef8 6ae7 	vcvt.f32.s32	s13, s15
 8002b24:	ed97 7a0c 	vldr	s14, [r7, #48]	; 0x30
 8002b28:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8002b2c:	edc7 7a05 	vstr	s15, [r7, #20]
		EnterStructQueue(&accel, &newMPUData);
 8002b30:	f107 030c 	add.w	r3, r7, #12
 8002b34:	4619      	mov	r1, r3
 8002b36:	4812      	ldr	r0, [pc, #72]	; (8002b80 <HAL_I2C_MasterRxCpltCallback+0x1e8>)
 8002b38:	f7fe fa53 	bl	8000fe2 <EnterStructQueue>
		HAL_I2C_Master_Transmit_IT(&hi2c3, MPU_Address << 1, &MPU_GyroOut, 1);
 8002b3c:	2368      	movs	r3, #104	; 0x68
 8002b3e:	b29b      	uxth	r3, r3
 8002b40:	005b      	lsls	r3, r3, #1
 8002b42:	b299      	uxth	r1, r3
 8002b44:	2301      	movs	r3, #1
 8002b46:	4a0f      	ldr	r2, [pc, #60]	; (8002b84 <HAL_I2C_MasterRxCpltCallback+0x1ec>)
 8002b48:	480c      	ldr	r0, [pc, #48]	; (8002b7c <HAL_I2C_MasterRxCpltCallback+0x1e4>)
 8002b4a:	f002 fcdd 	bl	8005508 <HAL_I2C_Master_Transmit_IT>
		globalDMAFlag = 0;
 8002b4e:	4b03      	ldr	r3, [pc, #12]	; (8002b5c <HAL_I2C_MasterRxCpltCallback+0x1c4>)
 8002b50:	2200      	movs	r2, #0
 8002b52:	701a      	strb	r2, [r3, #0]
}
 8002b54:	bf00      	nop
 8002b56:	3738      	adds	r7, #56	; 0x38
 8002b58:	46bd      	mov	sp, r7
 8002b5a:	bd80      	pop	{r7, pc}
 8002b5c:	20000162 	.word	0x20000162
 8002b60:	43030000 	.word	0x43030000
 8002b64:	42830000 	.word	0x42830000
 8002b68:	42033333 	.word	0x42033333
 8002b6c:	41833333 	.word	0x41833333
 8002b70:	2000015c 	.word	0x2000015c
 8002b74:	20000010 	.word	0x20000010
 8002b78:	0800b199 	.word	0x0800b199
 8002b7c:	20001a68 	.word	0x20001a68
 8002b80:	20000004 	.word	0x20000004
 8002b84:	0800b198 	.word	0x0800b198

08002b88 <Error_Handler>:

/**
 * @brief  This function is executed in case of error occurrence.
 * @retval None
 */
void Error_Handler(void) {
 8002b88:	b480      	push	{r7}
 8002b8a:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8002b8c:	b672      	cpsid	i
}
 8002b8e:	bf00      	nop
	/* USER CODE BEGIN Error_Handler_Debug */
	/* User can add his own implementation to report the HAL error return state */
	__disable_irq();
	while (1) {
 8002b90:	e7fe      	b.n	8002b90 <Error_Handler+0x8>
	...

08002b94 <calcOrientOutput>:
char packedOrientData[50] = { 0 };
uint8_t angularPosition[5] = { 0 };
float angularResolution = 360.0/TOPENCODERRESOLUTION;


void calcOrientOutput() {
 8002b94:	b480      	push	{r7}
 8002b96:	af00      	add	r7, sp, #0
	 orientAngle = (orientIncrement % TOPENCODERRESOLUTION) * angularResolution; // Antallet af mlte inkrementer ganges med hvor stor en grad hver inkrement er
 8002b98:	4b0f      	ldr	r3, [pc, #60]	; (8002bd8 <calcOrientOutput+0x44>)
 8002b9a:	681b      	ldr	r3, [r3, #0]
 8002b9c:	4a0f      	ldr	r2, [pc, #60]	; (8002bdc <calcOrientOutput+0x48>)
 8002b9e:	fb82 1203 	smull	r1, r2, r2, r3
 8002ba2:	441a      	add	r2, r3
 8002ba4:	1251      	asrs	r1, r2, #9
 8002ba6:	17da      	asrs	r2, r3, #31
 8002ba8:	1a8a      	subs	r2, r1, r2
 8002baa:	f44f 7138 	mov.w	r1, #736	; 0x2e0
 8002bae:	fb01 f202 	mul.w	r2, r1, r2
 8002bb2:	1a9a      	subs	r2, r3, r2
 8002bb4:	ee07 2a90 	vmov	s15, r2
 8002bb8:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 8002bbc:	4b08      	ldr	r3, [pc, #32]	; (8002be0 <calcOrientOutput+0x4c>)
 8002bbe:	edd3 7a00 	vldr	s15, [r3]
 8002bc2:	ee67 7a27 	vmul.f32	s15, s14, s15
 8002bc6:	4b07      	ldr	r3, [pc, #28]	; (8002be4 <calcOrientOutput+0x50>)
 8002bc8:	edc3 7a00 	vstr	s15, [r3]
 }
 8002bcc:	bf00      	nop
 8002bce:	46bd      	mov	sp, r7
 8002bd0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002bd4:	4770      	bx	lr
 8002bd6:	bf00      	nop
 8002bd8:	200019d0 	.word	0x200019d0
 8002bdc:	b21642c9 	.word	0xb21642c9
 8002be0:	20000020 	.word	0x20000020
 8002be4:	200019d4 	.word	0x200019d4

08002be8 <packOrient>:

void packOrient() {
 8002be8:	b480      	push	{r7}
 8002bea:	b083      	sub	sp, #12
 8002bec:	af00      	add	r7, sp, #0
	uint8_t *angularPointer = &directionOrient;
 8002bee:	4b11      	ldr	r3, [pc, #68]	; (8002c34 <packOrient+0x4c>)
 8002bf0:	603b      	str	r3, [r7, #0]
	angularPosition[0] = *(angularPointer);
 8002bf2:	683b      	ldr	r3, [r7, #0]
 8002bf4:	781a      	ldrb	r2, [r3, #0]
 8002bf6:	4b10      	ldr	r3, [pc, #64]	; (8002c38 <packOrient+0x50>)
 8002bf8:	701a      	strb	r2, [r3, #0]

	angularPointer = &orientAngle;
 8002bfa:	4b10      	ldr	r3, [pc, #64]	; (8002c3c <packOrient+0x54>)
 8002bfc:	603b      	str	r3, [r7, #0]
		for (int x = 1; x < 5 ; x++) {
 8002bfe:	2301      	movs	r3, #1
 8002c00:	607b      	str	r3, [r7, #4]
 8002c02:	e00c      	b.n	8002c1e <packOrient+0x36>
		angularPosition[x] = *(angularPointer + (x-1));
 8002c04:	687b      	ldr	r3, [r7, #4]
 8002c06:	3b01      	subs	r3, #1
 8002c08:	683a      	ldr	r2, [r7, #0]
 8002c0a:	4413      	add	r3, r2
 8002c0c:	7819      	ldrb	r1, [r3, #0]
 8002c0e:	4a0a      	ldr	r2, [pc, #40]	; (8002c38 <packOrient+0x50>)
 8002c10:	687b      	ldr	r3, [r7, #4]
 8002c12:	4413      	add	r3, r2
 8002c14:	460a      	mov	r2, r1
 8002c16:	701a      	strb	r2, [r3, #0]
		for (int x = 1; x < 5 ; x++) {
 8002c18:	687b      	ldr	r3, [r7, #4]
 8002c1a:	3301      	adds	r3, #1
 8002c1c:	607b      	str	r3, [r7, #4]
 8002c1e:	687b      	ldr	r3, [r7, #4]
 8002c20:	2b04      	cmp	r3, #4
 8002c22:	ddef      	ble.n	8002c04 <packOrient+0x1c>
	}
}
 8002c24:	bf00      	nop
 8002c26:	bf00      	nop
 8002c28:	370c      	adds	r7, #12
 8002c2a:	46bd      	mov	sp, r7
 8002c2c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002c30:	4770      	bx	lr
 8002c32:	bf00      	nop
 8002c34:	200019cd 	.word	0x200019cd
 8002c38:	20001a14 	.word	0x20001a14
 8002c3c:	200019d4 	.word	0x200019d4

08002c40 <checkOrientClock>:

void checkOrientClock() { //A
 8002c40:	b598      	push	{r3, r4, r7, lr}
 8002c42:	af00      	add	r7, sp, #0
	if (HAL_GPIO_ReadPin(orientation_clock_GPIO_Port, orientation_clock_Pin)
 8002c44:	2108      	movs	r1, #8
 8002c46:	4810      	ldr	r0, [pc, #64]	; (8002c88 <checkOrientClock+0x48>)
 8002c48:	f002 fa88 	bl	800515c <HAL_GPIO_ReadPin>
 8002c4c:	4603      	mov	r3, r0
 8002c4e:	461c      	mov	r4, r3
				== HAL_GPIO_ReadPin(orientation_counterclock_GPIO_Port, orientation_counterclock_Pin)) {
 8002c50:	f44f 6100 	mov.w	r1, #2048	; 0x800
 8002c54:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8002c58:	f002 fa80 	bl	800515c <HAL_GPIO_ReadPin>
 8002c5c:	4603      	mov	r3, r0
	if (HAL_GPIO_ReadPin(orientation_clock_GPIO_Port, orientation_clock_Pin)
 8002c5e:	429c      	cmp	r4, r3
 8002c60:	d108      	bne.n	8002c74 <checkOrientClock+0x34>
			directionOrient = -1;
 8002c62:	4b0a      	ldr	r3, [pc, #40]	; (8002c8c <checkOrientClock+0x4c>)
 8002c64:	22ff      	movs	r2, #255	; 0xff
 8002c66:	701a      	strb	r2, [r3, #0]
			orientIncrement--;//abs((orientIncrement + directionOrient) % TOOTHRESOLUTION);
 8002c68:	4b09      	ldr	r3, [pc, #36]	; (8002c90 <checkOrientClock+0x50>)
 8002c6a:	681b      	ldr	r3, [r3, #0]
 8002c6c:	3b01      	subs	r3, #1
 8002c6e:	4a08      	ldr	r2, [pc, #32]	; (8002c90 <checkOrientClock+0x50>)
 8002c70:	6013      	str	r3, [r2, #0]
			directionOrient = 1;
			orientIncrement++; //= abs((orientIncrement + directionOrient) % (TOOTHRESOLUTION + 1));
		}

		//checkRevolutionsOrient();
}
 8002c72:	e007      	b.n	8002c84 <checkOrientClock+0x44>
			directionOrient = 1;
 8002c74:	4b05      	ldr	r3, [pc, #20]	; (8002c8c <checkOrientClock+0x4c>)
 8002c76:	2201      	movs	r2, #1
 8002c78:	701a      	strb	r2, [r3, #0]
			orientIncrement++; //= abs((orientIncrement + directionOrient) % (TOOTHRESOLUTION + 1));
 8002c7a:	4b05      	ldr	r3, [pc, #20]	; (8002c90 <checkOrientClock+0x50>)
 8002c7c:	681b      	ldr	r3, [r3, #0]
 8002c7e:	3301      	adds	r3, #1
 8002c80:	4a03      	ldr	r2, [pc, #12]	; (8002c90 <checkOrientClock+0x50>)
 8002c82:	6013      	str	r3, [r2, #0]
}
 8002c84:	bf00      	nop
 8002c86:	bd98      	pop	{r3, r4, r7, pc}
 8002c88:	48000400 	.word	0x48000400
 8002c8c:	200019cd 	.word	0x200019cd
 8002c90:	200019d0 	.word	0x200019d0

08002c94 <checkOrientCounterClock>:

void checkOrientCounterClock() { //B
 8002c94:	b598      	push	{r3, r4, r7, lr}
 8002c96:	af00      	add	r7, sp, #0
	if (HAL_GPIO_ReadPin(orientation_counterclock_GPIO_Port, orientation_counterclock_Pin)
 8002c98:	f44f 6100 	mov.w	r1, #2048	; 0x800
 8002c9c:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8002ca0:	f002 fa5c 	bl	800515c <HAL_GPIO_ReadPin>
 8002ca4:	4603      	mov	r3, r0
 8002ca6:	461c      	mov	r4, r3
				== HAL_GPIO_ReadPin(orientation_clock_GPIO_Port, orientation_clock_Pin)) {
 8002ca8:	2108      	movs	r1, #8
 8002caa:	480c      	ldr	r0, [pc, #48]	; (8002cdc <checkOrientCounterClock+0x48>)
 8002cac:	f002 fa56 	bl	800515c <HAL_GPIO_ReadPin>
 8002cb0:	4603      	mov	r3, r0
	if (HAL_GPIO_ReadPin(orientation_counterclock_GPIO_Port, orientation_counterclock_Pin)
 8002cb2:	429c      	cmp	r4, r3
 8002cb4:	d108      	bne.n	8002cc8 <checkOrientCounterClock+0x34>
			directionOrient = 1;
 8002cb6:	4b0a      	ldr	r3, [pc, #40]	; (8002ce0 <checkOrientCounterClock+0x4c>)
 8002cb8:	2201      	movs	r2, #1
 8002cba:	701a      	strb	r2, [r3, #0]
			orientIncrement++; //= abs((orientIncrement + directionOrient) % TOOTHRESOLUTION);
 8002cbc:	4b09      	ldr	r3, [pc, #36]	; (8002ce4 <checkOrientCounterClock+0x50>)
 8002cbe:	681b      	ldr	r3, [r3, #0]
 8002cc0:	3301      	adds	r3, #1
 8002cc2:	4a08      	ldr	r2, [pc, #32]	; (8002ce4 <checkOrientCounterClock+0x50>)
 8002cc4:	6013      	str	r3, [r2, #0]
			directionOrient = -1;
			orientIncrement--; //= abs((orientIncrement + directionOrient) % (TOOTHRESOLUTION + 1));
		}

		//checkRevolutionsOrient();
}
 8002cc6:	e007      	b.n	8002cd8 <checkOrientCounterClock+0x44>
			directionOrient = -1;
 8002cc8:	4b05      	ldr	r3, [pc, #20]	; (8002ce0 <checkOrientCounterClock+0x4c>)
 8002cca:	22ff      	movs	r2, #255	; 0xff
 8002ccc:	701a      	strb	r2, [r3, #0]
			orientIncrement--; //= abs((orientIncrement + directionOrient) % (TOOTHRESOLUTION + 1));
 8002cce:	4b05      	ldr	r3, [pc, #20]	; (8002ce4 <checkOrientCounterClock+0x50>)
 8002cd0:	681b      	ldr	r3, [r3, #0]
 8002cd2:	3b01      	subs	r3, #1
 8002cd4:	4a03      	ldr	r2, [pc, #12]	; (8002ce4 <checkOrientCounterClock+0x50>)
 8002cd6:	6013      	str	r3, [r2, #0]
}
 8002cd8:	bf00      	nop
 8002cda:	bd98      	pop	{r3, r4, r7, pc}
 8002cdc:	48000400 	.word	0x48000400
 8002ce0:	200019cd 	.word	0x200019cd
 8002ce4:	200019d0 	.word	0x200019d0

08002ce8 <sendOrientData>:
//	else if (orientIncrement == 0 && directionOrient == -1){
//		orientIncrement = TOOTHRESOLUTION;
//	}
//}

void sendOrientData() {
 8002ce8:	b580      	push	{r7, lr}
 8002cea:	af00      	add	r7, sp, #0
	if (spamCheckDirOrient != directionOrient || spamCheckOrientAngle != orientAngle) {
 8002cec:	4b16      	ldr	r3, [pc, #88]	; (8002d48 <sendOrientData+0x60>)
 8002cee:	781a      	ldrb	r2, [r3, #0]
 8002cf0:	4b16      	ldr	r3, [pc, #88]	; (8002d4c <sendOrientData+0x64>)
 8002cf2:	781b      	ldrb	r3, [r3, #0]
 8002cf4:	429a      	cmp	r2, r3
 8002cf6:	d10a      	bne.n	8002d0e <sendOrientData+0x26>
 8002cf8:	4b15      	ldr	r3, [pc, #84]	; (8002d50 <sendOrientData+0x68>)
 8002cfa:	ed93 7a00 	vldr	s14, [r3]
 8002cfe:	4b15      	ldr	r3, [pc, #84]	; (8002d54 <sendOrientData+0x6c>)
 8002d00:	edd3 7a00 	vldr	s15, [r3]
 8002d04:	eeb4 7a67 	vcmp.f32	s14, s15
 8002d08:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8002d0c:	d01a      	beq.n	8002d44 <sendOrientData+0x5c>
		spamCheckDirOrient = directionOrient;
 8002d0e:	4b0f      	ldr	r3, [pc, #60]	; (8002d4c <sendOrientData+0x64>)
 8002d10:	781a      	ldrb	r2, [r3, #0]
 8002d12:	4b0d      	ldr	r3, [pc, #52]	; (8002d48 <sendOrientData+0x60>)
 8002d14:	701a      	strb	r2, [r3, #0]
		spamCheckOrientAngle = orientAngle;
 8002d16:	4b0f      	ldr	r3, [pc, #60]	; (8002d54 <sendOrientData+0x6c>)
 8002d18:	681b      	ldr	r3, [r3, #0]
 8002d1a:	4a0d      	ldr	r2, [pc, #52]	; (8002d50 <sendOrientData+0x68>)
 8002d1c:	6013      	str	r3, [r2, #0]
		packOrient();
 8002d1e:	f7ff ff63 	bl	8002be8 <packOrient>
		memset(packedOrientData, 0, sizeof(packedOrientData));
 8002d22:	2232      	movs	r2, #50	; 0x32
 8002d24:	2100      	movs	r1, #0
 8002d26:	480c      	ldr	r0, [pc, #48]	; (8002d58 <sendOrientData+0x70>)
 8002d28:	f007 f998 	bl	800a05c <memset>

		to_frame(packedOrientData, angularPosition, ORIENTID);
 8002d2c:	2203      	movs	r2, #3
 8002d2e:	490b      	ldr	r1, [pc, #44]	; (8002d5c <sendOrientData+0x74>)
 8002d30:	4809      	ldr	r0, [pc, #36]	; (8002d58 <sendOrientData+0x70>)
 8002d32:	f7fe f987 	bl	8001044 <to_frame>
		HAL_UART_Transmit(&huart2, packedOrientData, sizeof(packedOrientData), HAL_MAX_DELAY);
 8002d36:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 8002d3a:	2232      	movs	r2, #50	; 0x32
 8002d3c:	4906      	ldr	r1, [pc, #24]	; (8002d58 <sendOrientData+0x70>)
 8002d3e:	4808      	ldr	r0, [pc, #32]	; (8002d60 <sendOrientData+0x78>)
 8002d40:	f006 fb8e 	bl	8009460 <HAL_UART_Transmit>
	}
}
 8002d44:	bf00      	nop
 8002d46:	bd80      	pop	{r7, pc}
 8002d48:	200019d8 	.word	0x200019d8
 8002d4c:	200019cd 	.word	0x200019cd
 8002d50:	200019dc 	.word	0x200019dc
 8002d54:	200019d4 	.word	0x200019d4
 8002d58:	200019e0 	.word	0x200019e0
 8002d5c:	20001a14 	.word	0x20001a14
 8002d60:	20001c44 	.word	0x20001c44

08002d64 <HAL_MspInit>:
void HAL_TIM_MspPostInit(TIM_HandleTypeDef *htim);
                    /**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8002d64:	b480      	push	{r7}
 8002d66:	b083      	sub	sp, #12
 8002d68:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8002d6a:	4b0f      	ldr	r3, [pc, #60]	; (8002da8 <HAL_MspInit+0x44>)
 8002d6c:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8002d6e:	4a0e      	ldr	r2, [pc, #56]	; (8002da8 <HAL_MspInit+0x44>)
 8002d70:	f043 0301 	orr.w	r3, r3, #1
 8002d74:	6613      	str	r3, [r2, #96]	; 0x60
 8002d76:	4b0c      	ldr	r3, [pc, #48]	; (8002da8 <HAL_MspInit+0x44>)
 8002d78:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8002d7a:	f003 0301 	and.w	r3, r3, #1
 8002d7e:	607b      	str	r3, [r7, #4]
 8002d80:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 8002d82:	4b09      	ldr	r3, [pc, #36]	; (8002da8 <HAL_MspInit+0x44>)
 8002d84:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8002d86:	4a08      	ldr	r2, [pc, #32]	; (8002da8 <HAL_MspInit+0x44>)
 8002d88:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8002d8c:	6593      	str	r3, [r2, #88]	; 0x58
 8002d8e:	4b06      	ldr	r3, [pc, #24]	; (8002da8 <HAL_MspInit+0x44>)
 8002d90:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8002d92:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8002d96:	603b      	str	r3, [r7, #0]
 8002d98:	683b      	ldr	r3, [r7, #0]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8002d9a:	bf00      	nop
 8002d9c:	370c      	adds	r7, #12
 8002d9e:	46bd      	mov	sp, r7
 8002da0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002da4:	4770      	bx	lr
 8002da6:	bf00      	nop
 8002da8:	40021000 	.word	0x40021000

08002dac <HAL_ADC_MspInit>:
* This function configures the hardware resources used in this example
* @param hadc: ADC handle pointer
* @retval None
*/
void HAL_ADC_MspInit(ADC_HandleTypeDef* hadc)
{
 8002dac:	b580      	push	{r7, lr}
 8002dae:	b09e      	sub	sp, #120	; 0x78
 8002db0:	af00      	add	r7, sp, #0
 8002db2:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002db4:	f107 0364 	add.w	r3, r7, #100	; 0x64
 8002db8:	2200      	movs	r2, #0
 8002dba:	601a      	str	r2, [r3, #0]
 8002dbc:	605a      	str	r2, [r3, #4]
 8002dbe:	609a      	str	r2, [r3, #8]
 8002dc0:	60da      	str	r2, [r3, #12]
 8002dc2:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 8002dc4:	f107 0310 	add.w	r3, r7, #16
 8002dc8:	2254      	movs	r2, #84	; 0x54
 8002dca:	2100      	movs	r1, #0
 8002dcc:	4618      	mov	r0, r3
 8002dce:	f007 f945 	bl	800a05c <memset>
  if(hadc->Instance==ADC1)
 8002dd2:	687b      	ldr	r3, [r7, #4]
 8002dd4:	681b      	ldr	r3, [r3, #0]
 8002dd6:	4a25      	ldr	r2, [pc, #148]	; (8002e6c <HAL_ADC_MspInit+0xc0>)
 8002dd8:	4293      	cmp	r3, r2
 8002dda:	d143      	bne.n	8002e64 <HAL_ADC_MspInit+0xb8>
  /* USER CODE BEGIN ADC1_MspInit 0 */

  /* USER CODE END ADC1_MspInit 0 */
  /** Initializes the peripherals clock
  */
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_ADC;
 8002ddc:	f44f 4380 	mov.w	r3, #16384	; 0x4000
 8002de0:	613b      	str	r3, [r7, #16]
    PeriphClkInit.AdcClockSelection = RCC_ADCCLKSOURCE_PLLSAI1;
 8002de2:	f04f 5380 	mov.w	r3, #268435456	; 0x10000000
 8002de6:	65bb      	str	r3, [r7, #88]	; 0x58
    PeriphClkInit.PLLSAI1.PLLSAI1Source = RCC_PLLSOURCE_MSI;
 8002de8:	2301      	movs	r3, #1
 8002dea:	617b      	str	r3, [r7, #20]
    PeriphClkInit.PLLSAI1.PLLSAI1M = 1;
 8002dec:	2301      	movs	r3, #1
 8002dee:	61bb      	str	r3, [r7, #24]
    PeriphClkInit.PLLSAI1.PLLSAI1N = 16;
 8002df0:	2310      	movs	r3, #16
 8002df2:	61fb      	str	r3, [r7, #28]
    PeriphClkInit.PLLSAI1.PLLSAI1P = RCC_PLLP_DIV7;
 8002df4:	2307      	movs	r3, #7
 8002df6:	623b      	str	r3, [r7, #32]
    PeriphClkInit.PLLSAI1.PLLSAI1Q = RCC_PLLQ_DIV2;
 8002df8:	2302      	movs	r3, #2
 8002dfa:	627b      	str	r3, [r7, #36]	; 0x24
    PeriphClkInit.PLLSAI1.PLLSAI1R = RCC_PLLR_DIV8;
 8002dfc:	2308      	movs	r3, #8
 8002dfe:	62bb      	str	r3, [r7, #40]	; 0x28
    PeriphClkInit.PLLSAI1.PLLSAI1ClockOut = RCC_PLLSAI1_ADC1CLK;
 8002e00:	f04f 7380 	mov.w	r3, #16777216	; 0x1000000
 8002e04:	62fb      	str	r3, [r7, #44]	; 0x2c
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 8002e06:	f107 0310 	add.w	r3, r7, #16
 8002e0a:	4618      	mov	r0, r3
 8002e0c:	f004 fee0 	bl	8007bd0 <HAL_RCCEx_PeriphCLKConfig>
 8002e10:	4603      	mov	r3, r0
 8002e12:	2b00      	cmp	r3, #0
 8002e14:	d001      	beq.n	8002e1a <HAL_ADC_MspInit+0x6e>
    {
      Error_Handler();
 8002e16:	f7ff feb7 	bl	8002b88 <Error_Handler>
    }

    /* Peripheral clock enable */
    __HAL_RCC_ADC_CLK_ENABLE();
 8002e1a:	4b15      	ldr	r3, [pc, #84]	; (8002e70 <HAL_ADC_MspInit+0xc4>)
 8002e1c:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8002e1e:	4a14      	ldr	r2, [pc, #80]	; (8002e70 <HAL_ADC_MspInit+0xc4>)
 8002e20:	f443 5300 	orr.w	r3, r3, #8192	; 0x2000
 8002e24:	64d3      	str	r3, [r2, #76]	; 0x4c
 8002e26:	4b12      	ldr	r3, [pc, #72]	; (8002e70 <HAL_ADC_MspInit+0xc4>)
 8002e28:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8002e2a:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 8002e2e:	60fb      	str	r3, [r7, #12]
 8002e30:	68fb      	ldr	r3, [r7, #12]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8002e32:	4b0f      	ldr	r3, [pc, #60]	; (8002e70 <HAL_ADC_MspInit+0xc4>)
 8002e34:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8002e36:	4a0e      	ldr	r2, [pc, #56]	; (8002e70 <HAL_ADC_MspInit+0xc4>)
 8002e38:	f043 0301 	orr.w	r3, r3, #1
 8002e3c:	64d3      	str	r3, [r2, #76]	; 0x4c
 8002e3e:	4b0c      	ldr	r3, [pc, #48]	; (8002e70 <HAL_ADC_MspInit+0xc4>)
 8002e40:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8002e42:	f003 0301 	and.w	r3, r3, #1
 8002e46:	60bb      	str	r3, [r7, #8]
 8002e48:	68bb      	ldr	r3, [r7, #8]
    /**ADC1 GPIO Configuration
    PA3     ------> ADC1_IN8
    */
    GPIO_InitStruct.Pin = BatteryVoltage_Pin;
 8002e4a:	2308      	movs	r3, #8
 8002e4c:	667b      	str	r3, [r7, #100]	; 0x64
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG_ADC_CONTROL;
 8002e4e:	230b      	movs	r3, #11
 8002e50:	66bb      	str	r3, [r7, #104]	; 0x68
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002e52:	2300      	movs	r3, #0
 8002e54:	66fb      	str	r3, [r7, #108]	; 0x6c
    HAL_GPIO_Init(BatteryVoltage_GPIO_Port, &GPIO_InitStruct);
 8002e56:	f107 0364 	add.w	r3, r7, #100	; 0x64
 8002e5a:	4619      	mov	r1, r3
 8002e5c:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8002e60:	f002 f812 	bl	8004e88 <HAL_GPIO_Init>
  /* USER CODE BEGIN ADC1_MspInit 1 */

  /* USER CODE END ADC1_MspInit 1 */
  }

}
 8002e64:	bf00      	nop
 8002e66:	3778      	adds	r7, #120	; 0x78
 8002e68:	46bd      	mov	sp, r7
 8002e6a:	bd80      	pop	{r7, pc}
 8002e6c:	50040000 	.word	0x50040000
 8002e70:	40021000 	.word	0x40021000

08002e74 <HAL_I2C_MspInit>:
* This function configures the hardware resources used in this example
* @param hi2c: I2C handle pointer
* @retval None
*/
void HAL_I2C_MspInit(I2C_HandleTypeDef* hi2c)
{
 8002e74:	b580      	push	{r7, lr}
 8002e76:	b0a0      	sub	sp, #128	; 0x80
 8002e78:	af00      	add	r7, sp, #0
 8002e7a:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002e7c:	f107 036c 	add.w	r3, r7, #108	; 0x6c
 8002e80:	2200      	movs	r2, #0
 8002e82:	601a      	str	r2, [r3, #0]
 8002e84:	605a      	str	r2, [r3, #4]
 8002e86:	609a      	str	r2, [r3, #8]
 8002e88:	60da      	str	r2, [r3, #12]
 8002e8a:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 8002e8c:	f107 0318 	add.w	r3, r7, #24
 8002e90:	2254      	movs	r2, #84	; 0x54
 8002e92:	2100      	movs	r1, #0
 8002e94:	4618      	mov	r0, r3
 8002e96:	f007 f8e1 	bl	800a05c <memset>
  if(hi2c->Instance==I2C3)
 8002e9a:	687b      	ldr	r3, [r7, #4]
 8002e9c:	681b      	ldr	r3, [r3, #0]
 8002e9e:	4a35      	ldr	r2, [pc, #212]	; (8002f74 <HAL_I2C_MspInit+0x100>)
 8002ea0:	4293      	cmp	r3, r2
 8002ea2:	d163      	bne.n	8002f6c <HAL_I2C_MspInit+0xf8>
  /* USER CODE BEGIN I2C3_MspInit 0 */

  /* USER CODE END I2C3_MspInit 0 */
  /** Initializes the peripherals clock
  */
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_I2C3;
 8002ea4:	f44f 7380 	mov.w	r3, #256	; 0x100
 8002ea8:	61bb      	str	r3, [r7, #24]
    PeriphClkInit.I2c3ClockSelection = RCC_I2C3CLKSOURCE_PCLK1;
 8002eaa:	2300      	movs	r3, #0
 8002eac:	64bb      	str	r3, [r7, #72]	; 0x48
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 8002eae:	f107 0318 	add.w	r3, r7, #24
 8002eb2:	4618      	mov	r0, r3
 8002eb4:	f004 fe8c 	bl	8007bd0 <HAL_RCCEx_PeriphCLKConfig>
 8002eb8:	4603      	mov	r3, r0
 8002eba:	2b00      	cmp	r3, #0
 8002ebc:	d001      	beq.n	8002ec2 <HAL_I2C_MspInit+0x4e>
    {
      Error_Handler();
 8002ebe:	f7ff fe63 	bl	8002b88 <Error_Handler>
    }

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8002ec2:	4b2d      	ldr	r3, [pc, #180]	; (8002f78 <HAL_I2C_MspInit+0x104>)
 8002ec4:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8002ec6:	4a2c      	ldr	r2, [pc, #176]	; (8002f78 <HAL_I2C_MspInit+0x104>)
 8002ec8:	f043 0301 	orr.w	r3, r3, #1
 8002ecc:	64d3      	str	r3, [r2, #76]	; 0x4c
 8002ece:	4b2a      	ldr	r3, [pc, #168]	; (8002f78 <HAL_I2C_MspInit+0x104>)
 8002ed0:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8002ed2:	f003 0301 	and.w	r3, r3, #1
 8002ed6:	617b      	str	r3, [r7, #20]
 8002ed8:	697b      	ldr	r3, [r7, #20]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8002eda:	4b27      	ldr	r3, [pc, #156]	; (8002f78 <HAL_I2C_MspInit+0x104>)
 8002edc:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8002ede:	4a26      	ldr	r2, [pc, #152]	; (8002f78 <HAL_I2C_MspInit+0x104>)
 8002ee0:	f043 0302 	orr.w	r3, r3, #2
 8002ee4:	64d3      	str	r3, [r2, #76]	; 0x4c
 8002ee6:	4b24      	ldr	r3, [pc, #144]	; (8002f78 <HAL_I2C_MspInit+0x104>)
 8002ee8:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8002eea:	f003 0302 	and.w	r3, r3, #2
 8002eee:	613b      	str	r3, [r7, #16]
 8002ef0:	693b      	ldr	r3, [r7, #16]
    /**I2C3 GPIO Configuration
    PA7     ------> I2C3_SCL
    PB4 (NJTRST)     ------> I2C3_SDA
    */
    GPIO_InitStruct.Pin = GPIO_PIN_7;
 8002ef2:	2380      	movs	r3, #128	; 0x80
 8002ef4:	66fb      	str	r3, [r7, #108]	; 0x6c
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 8002ef6:	2312      	movs	r3, #18
 8002ef8:	673b      	str	r3, [r7, #112]	; 0x70
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002efa:	2300      	movs	r3, #0
 8002efc:	677b      	str	r3, [r7, #116]	; 0x74
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8002efe:	2303      	movs	r3, #3
 8002f00:	67bb      	str	r3, [r7, #120]	; 0x78
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C3;
 8002f02:	2304      	movs	r3, #4
 8002f04:	67fb      	str	r3, [r7, #124]	; 0x7c
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8002f06:	f107 036c 	add.w	r3, r7, #108	; 0x6c
 8002f0a:	4619      	mov	r1, r3
 8002f0c:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8002f10:	f001 ffba 	bl	8004e88 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_4;
 8002f14:	2310      	movs	r3, #16
 8002f16:	66fb      	str	r3, [r7, #108]	; 0x6c
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 8002f18:	2312      	movs	r3, #18
 8002f1a:	673b      	str	r3, [r7, #112]	; 0x70
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002f1c:	2300      	movs	r3, #0
 8002f1e:	677b      	str	r3, [r7, #116]	; 0x74
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8002f20:	2303      	movs	r3, #3
 8002f22:	67bb      	str	r3, [r7, #120]	; 0x78
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C3;
 8002f24:	2304      	movs	r3, #4
 8002f26:	67fb      	str	r3, [r7, #124]	; 0x7c
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8002f28:	f107 036c 	add.w	r3, r7, #108	; 0x6c
 8002f2c:	4619      	mov	r1, r3
 8002f2e:	4813      	ldr	r0, [pc, #76]	; (8002f7c <HAL_I2C_MspInit+0x108>)
 8002f30:	f001 ffaa 	bl	8004e88 <HAL_GPIO_Init>

    /* Peripheral clock enable */
    __HAL_RCC_I2C3_CLK_ENABLE();
 8002f34:	4b10      	ldr	r3, [pc, #64]	; (8002f78 <HAL_I2C_MspInit+0x104>)
 8002f36:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8002f38:	4a0f      	ldr	r2, [pc, #60]	; (8002f78 <HAL_I2C_MspInit+0x104>)
 8002f3a:	f443 0300 	orr.w	r3, r3, #8388608	; 0x800000
 8002f3e:	6593      	str	r3, [r2, #88]	; 0x58
 8002f40:	4b0d      	ldr	r3, [pc, #52]	; (8002f78 <HAL_I2C_MspInit+0x104>)
 8002f42:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8002f44:	f403 0300 	and.w	r3, r3, #8388608	; 0x800000
 8002f48:	60fb      	str	r3, [r7, #12]
 8002f4a:	68fb      	ldr	r3, [r7, #12]
    /* I2C3 interrupt Init */
    HAL_NVIC_SetPriority(I2C3_EV_IRQn, 0, 0);
 8002f4c:	2200      	movs	r2, #0
 8002f4e:	2100      	movs	r1, #0
 8002f50:	2048      	movs	r0, #72	; 0x48
 8002f52:	f001 fd1c 	bl	800498e <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(I2C3_EV_IRQn);
 8002f56:	2048      	movs	r0, #72	; 0x48
 8002f58:	f001 fd35 	bl	80049c6 <HAL_NVIC_EnableIRQ>
    HAL_NVIC_SetPriority(I2C3_ER_IRQn, 0, 0);
 8002f5c:	2200      	movs	r2, #0
 8002f5e:	2100      	movs	r1, #0
 8002f60:	2049      	movs	r0, #73	; 0x49
 8002f62:	f001 fd14 	bl	800498e <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(I2C3_ER_IRQn);
 8002f66:	2049      	movs	r0, #73	; 0x49
 8002f68:	f001 fd2d 	bl	80049c6 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN I2C3_MspInit 1 */

  /* USER CODE END I2C3_MspInit 1 */
  }

}
 8002f6c:	bf00      	nop
 8002f6e:	3780      	adds	r7, #128	; 0x80
 8002f70:	46bd      	mov	sp, r7
 8002f72:	bd80      	pop	{r7, pc}
 8002f74:	40005c00 	.word	0x40005c00
 8002f78:	40021000 	.word	0x40021000
 8002f7c:	48000400 	.word	0x48000400

08002f80 <HAL_TIM_PWM_MspInit>:
* This function configures the hardware resources used in this example
* @param htim_pwm: TIM_PWM handle pointer
* @retval None
*/
void HAL_TIM_PWM_MspInit(TIM_HandleTypeDef* htim_pwm)
{
 8002f80:	b480      	push	{r7}
 8002f82:	b085      	sub	sp, #20
 8002f84:	af00      	add	r7, sp, #0
 8002f86:	6078      	str	r0, [r7, #4]
  if(htim_pwm->Instance==TIM1)
 8002f88:	687b      	ldr	r3, [r7, #4]
 8002f8a:	681b      	ldr	r3, [r3, #0]
 8002f8c:	4a0a      	ldr	r2, [pc, #40]	; (8002fb8 <HAL_TIM_PWM_MspInit+0x38>)
 8002f8e:	4293      	cmp	r3, r2
 8002f90:	d10b      	bne.n	8002faa <HAL_TIM_PWM_MspInit+0x2a>
  {
  /* USER CODE BEGIN TIM1_MspInit 0 */

  /* USER CODE END TIM1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM1_CLK_ENABLE();
 8002f92:	4b0a      	ldr	r3, [pc, #40]	; (8002fbc <HAL_TIM_PWM_MspInit+0x3c>)
 8002f94:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8002f96:	4a09      	ldr	r2, [pc, #36]	; (8002fbc <HAL_TIM_PWM_MspInit+0x3c>)
 8002f98:	f443 6300 	orr.w	r3, r3, #2048	; 0x800
 8002f9c:	6613      	str	r3, [r2, #96]	; 0x60
 8002f9e:	4b07      	ldr	r3, [pc, #28]	; (8002fbc <HAL_TIM_PWM_MspInit+0x3c>)
 8002fa0:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8002fa2:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8002fa6:	60fb      	str	r3, [r7, #12]
 8002fa8:	68fb      	ldr	r3, [r7, #12]
  /* USER CODE BEGIN TIM1_MspInit 1 */

  /* USER CODE END TIM1_MspInit 1 */
  }

}
 8002faa:	bf00      	nop
 8002fac:	3714      	adds	r7, #20
 8002fae:	46bd      	mov	sp, r7
 8002fb0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002fb4:	4770      	bx	lr
 8002fb6:	bf00      	nop
 8002fb8:	40012c00 	.word	0x40012c00
 8002fbc:	40021000 	.word	0x40021000

08002fc0 <HAL_TIM_OC_MspInit>:
* This function configures the hardware resources used in this example
* @param htim_oc: TIM_OC handle pointer
* @retval None
*/
void HAL_TIM_OC_MspInit(TIM_HandleTypeDef* htim_oc)
{
 8002fc0:	b580      	push	{r7, lr}
 8002fc2:	b084      	sub	sp, #16
 8002fc4:	af00      	add	r7, sp, #0
 8002fc6:	6078      	str	r0, [r7, #4]
  if(htim_oc->Instance==TIM2)
 8002fc8:	687b      	ldr	r3, [r7, #4]
 8002fca:	681b      	ldr	r3, [r3, #0]
 8002fcc:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8002fd0:	d113      	bne.n	8002ffa <HAL_TIM_OC_MspInit+0x3a>
  {
  /* USER CODE BEGIN TIM2_MspInit 0 */

  /* USER CODE END TIM2_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM2_CLK_ENABLE();
 8002fd2:	4b0c      	ldr	r3, [pc, #48]	; (8003004 <HAL_TIM_OC_MspInit+0x44>)
 8002fd4:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8002fd6:	4a0b      	ldr	r2, [pc, #44]	; (8003004 <HAL_TIM_OC_MspInit+0x44>)
 8002fd8:	f043 0301 	orr.w	r3, r3, #1
 8002fdc:	6593      	str	r3, [r2, #88]	; 0x58
 8002fde:	4b09      	ldr	r3, [pc, #36]	; (8003004 <HAL_TIM_OC_MspInit+0x44>)
 8002fe0:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8002fe2:	f003 0301 	and.w	r3, r3, #1
 8002fe6:	60fb      	str	r3, [r7, #12]
 8002fe8:	68fb      	ldr	r3, [r7, #12]
    /* TIM2 interrupt Init */
    HAL_NVIC_SetPriority(TIM2_IRQn, 0, 0);
 8002fea:	2200      	movs	r2, #0
 8002fec:	2100      	movs	r1, #0
 8002fee:	201c      	movs	r0, #28
 8002ff0:	f001 fccd 	bl	800498e <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM2_IRQn);
 8002ff4:	201c      	movs	r0, #28
 8002ff6:	f001 fce6 	bl	80049c6 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN TIM2_MspInit 1 */

  /* USER CODE END TIM2_MspInit 1 */
  }

}
 8002ffa:	bf00      	nop
 8002ffc:	3710      	adds	r7, #16
 8002ffe:	46bd      	mov	sp, r7
 8003000:	bd80      	pop	{r7, pc}
 8003002:	bf00      	nop
 8003004:	40021000 	.word	0x40021000

08003008 <HAL_TIM_Base_MspInit>:
* This function configures the hardware resources used in this example
* @param htim_base: TIM_Base handle pointer
* @retval None
*/
void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* htim_base)
{
 8003008:	b580      	push	{r7, lr}
 800300a:	b084      	sub	sp, #16
 800300c:	af00      	add	r7, sp, #0
 800300e:	6078      	str	r0, [r7, #4]
  if(htim_base->Instance==TIM6)
 8003010:	687b      	ldr	r3, [r7, #4]
 8003012:	681b      	ldr	r3, [r3, #0]
 8003014:	4a1a      	ldr	r2, [pc, #104]	; (8003080 <HAL_TIM_Base_MspInit+0x78>)
 8003016:	4293      	cmp	r3, r2
 8003018:	d114      	bne.n	8003044 <HAL_TIM_Base_MspInit+0x3c>
  {
  /* USER CODE BEGIN TIM6_MspInit 0 */

  /* USER CODE END TIM6_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM6_CLK_ENABLE();
 800301a:	4b1a      	ldr	r3, [pc, #104]	; (8003084 <HAL_TIM_Base_MspInit+0x7c>)
 800301c:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800301e:	4a19      	ldr	r2, [pc, #100]	; (8003084 <HAL_TIM_Base_MspInit+0x7c>)
 8003020:	f043 0310 	orr.w	r3, r3, #16
 8003024:	6593      	str	r3, [r2, #88]	; 0x58
 8003026:	4b17      	ldr	r3, [pc, #92]	; (8003084 <HAL_TIM_Base_MspInit+0x7c>)
 8003028:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800302a:	f003 0310 	and.w	r3, r3, #16
 800302e:	60fb      	str	r3, [r7, #12]
 8003030:	68fb      	ldr	r3, [r7, #12]
    /* TIM6 interrupt Init */
    HAL_NVIC_SetPriority(TIM6_DAC_IRQn, 0, 0);
 8003032:	2200      	movs	r2, #0
 8003034:	2100      	movs	r1, #0
 8003036:	2036      	movs	r0, #54	; 0x36
 8003038:	f001 fca9 	bl	800498e <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM6_DAC_IRQn);
 800303c:	2036      	movs	r0, #54	; 0x36
 800303e:	f001 fcc2 	bl	80049c6 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN TIM7_MspInit 1 */

  /* USER CODE END TIM7_MspInit 1 */
  }

}
 8003042:	e018      	b.n	8003076 <HAL_TIM_Base_MspInit+0x6e>
  else if(htim_base->Instance==TIM7)
 8003044:	687b      	ldr	r3, [r7, #4]
 8003046:	681b      	ldr	r3, [r3, #0]
 8003048:	4a0f      	ldr	r2, [pc, #60]	; (8003088 <HAL_TIM_Base_MspInit+0x80>)
 800304a:	4293      	cmp	r3, r2
 800304c:	d113      	bne.n	8003076 <HAL_TIM_Base_MspInit+0x6e>
    __HAL_RCC_TIM7_CLK_ENABLE();
 800304e:	4b0d      	ldr	r3, [pc, #52]	; (8003084 <HAL_TIM_Base_MspInit+0x7c>)
 8003050:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8003052:	4a0c      	ldr	r2, [pc, #48]	; (8003084 <HAL_TIM_Base_MspInit+0x7c>)
 8003054:	f043 0320 	orr.w	r3, r3, #32
 8003058:	6593      	str	r3, [r2, #88]	; 0x58
 800305a:	4b0a      	ldr	r3, [pc, #40]	; (8003084 <HAL_TIM_Base_MspInit+0x7c>)
 800305c:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800305e:	f003 0320 	and.w	r3, r3, #32
 8003062:	60bb      	str	r3, [r7, #8]
 8003064:	68bb      	ldr	r3, [r7, #8]
    HAL_NVIC_SetPriority(TIM7_IRQn, 0, 0);
 8003066:	2200      	movs	r2, #0
 8003068:	2100      	movs	r1, #0
 800306a:	2037      	movs	r0, #55	; 0x37
 800306c:	f001 fc8f 	bl	800498e <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM7_IRQn);
 8003070:	2037      	movs	r0, #55	; 0x37
 8003072:	f001 fca8 	bl	80049c6 <HAL_NVIC_EnableIRQ>
}
 8003076:	bf00      	nop
 8003078:	3710      	adds	r7, #16
 800307a:	46bd      	mov	sp, r7
 800307c:	bd80      	pop	{r7, pc}
 800307e:	bf00      	nop
 8003080:	40001000 	.word	0x40001000
 8003084:	40021000 	.word	0x40021000
 8003088:	40001400 	.word	0x40001400

0800308c <HAL_TIM_MspPostInit>:

void HAL_TIM_MspPostInit(TIM_HandleTypeDef* htim)
{
 800308c:	b580      	push	{r7, lr}
 800308e:	b088      	sub	sp, #32
 8003090:	af00      	add	r7, sp, #0
 8003092:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8003094:	f107 030c 	add.w	r3, r7, #12
 8003098:	2200      	movs	r2, #0
 800309a:	601a      	str	r2, [r3, #0]
 800309c:	605a      	str	r2, [r3, #4]
 800309e:	609a      	str	r2, [r3, #8]
 80030a0:	60da      	str	r2, [r3, #12]
 80030a2:	611a      	str	r2, [r3, #16]
  if(htim->Instance==TIM1)
 80030a4:	687b      	ldr	r3, [r7, #4]
 80030a6:	681b      	ldr	r3, [r3, #0]
 80030a8:	4a12      	ldr	r2, [pc, #72]	; (80030f4 <HAL_TIM_MspPostInit+0x68>)
 80030aa:	4293      	cmp	r3, r2
 80030ac:	d11d      	bne.n	80030ea <HAL_TIM_MspPostInit+0x5e>
  {
  /* USER CODE BEGIN TIM1_MspPostInit 0 */

  /* USER CODE END TIM1_MspPostInit 0 */

    __HAL_RCC_GPIOA_CLK_ENABLE();
 80030ae:	4b12      	ldr	r3, [pc, #72]	; (80030f8 <HAL_TIM_MspPostInit+0x6c>)
 80030b0:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80030b2:	4a11      	ldr	r2, [pc, #68]	; (80030f8 <HAL_TIM_MspPostInit+0x6c>)
 80030b4:	f043 0301 	orr.w	r3, r3, #1
 80030b8:	64d3      	str	r3, [r2, #76]	; 0x4c
 80030ba:	4b0f      	ldr	r3, [pc, #60]	; (80030f8 <HAL_TIM_MspPostInit+0x6c>)
 80030bc:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80030be:	f003 0301 	and.w	r3, r3, #1
 80030c2:	60bb      	str	r3, [r7, #8]
 80030c4:	68bb      	ldr	r3, [r7, #8]
    /**TIM1 GPIO Configuration
    PA8     ------> TIM1_CH1
    PA9     ------> TIM1_CH2
    */
    GPIO_InitStruct.Pin = PWM_R_Pin|PWM_L_Pin;
 80030c6:	f44f 7340 	mov.w	r3, #768	; 0x300
 80030ca:	60fb      	str	r3, [r7, #12]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80030cc:	2302      	movs	r3, #2
 80030ce:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80030d0:	2300      	movs	r3, #0
 80030d2:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80030d4:	2300      	movs	r3, #0
 80030d6:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Alternate = GPIO_AF1_TIM1;
 80030d8:	2301      	movs	r3, #1
 80030da:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80030dc:	f107 030c 	add.w	r3, r7, #12
 80030e0:	4619      	mov	r1, r3
 80030e2:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 80030e6:	f001 fecf 	bl	8004e88 <HAL_GPIO_Init>
  /* USER CODE BEGIN TIM1_MspPostInit 1 */

  /* USER CODE END TIM1_MspPostInit 1 */
  }

}
 80030ea:	bf00      	nop
 80030ec:	3720      	adds	r7, #32
 80030ee:	46bd      	mov	sp, r7
 80030f0:	bd80      	pop	{r7, pc}
 80030f2:	bf00      	nop
 80030f4:	40012c00 	.word	0x40012c00
 80030f8:	40021000 	.word	0x40021000

080030fc <HAL_UART_MspInit>:
* This function configures the hardware resources used in this example
* @param huart: UART handle pointer
* @retval None
*/
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 80030fc:	b580      	push	{r7, lr}
 80030fe:	b09e      	sub	sp, #120	; 0x78
 8003100:	af00      	add	r7, sp, #0
 8003102:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8003104:	f107 0364 	add.w	r3, r7, #100	; 0x64
 8003108:	2200      	movs	r2, #0
 800310a:	601a      	str	r2, [r3, #0]
 800310c:	605a      	str	r2, [r3, #4]
 800310e:	609a      	str	r2, [r3, #8]
 8003110:	60da      	str	r2, [r3, #12]
 8003112:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 8003114:	f107 0310 	add.w	r3, r7, #16
 8003118:	2254      	movs	r2, #84	; 0x54
 800311a:	2100      	movs	r1, #0
 800311c:	4618      	mov	r0, r3
 800311e:	f006 ff9d 	bl	800a05c <memset>
  if(huart->Instance==USART2)
 8003122:	687b      	ldr	r3, [r7, #4]
 8003124:	681b      	ldr	r3, [r3, #0]
 8003126:	4a3c      	ldr	r2, [pc, #240]	; (8003218 <HAL_UART_MspInit+0x11c>)
 8003128:	4293      	cmp	r3, r2
 800312a:	d171      	bne.n	8003210 <HAL_UART_MspInit+0x114>
  /* USER CODE BEGIN USART2_MspInit 0 */

  /* USER CODE END USART2_MspInit 0 */
  /** Initializes the peripherals clock
  */
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_USART2;
 800312c:	2302      	movs	r3, #2
 800312e:	613b      	str	r3, [r7, #16]
    PeriphClkInit.Usart2ClockSelection = RCC_USART2CLKSOURCE_PCLK1;
 8003130:	2300      	movs	r3, #0
 8003132:	637b      	str	r3, [r7, #52]	; 0x34
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 8003134:	f107 0310 	add.w	r3, r7, #16
 8003138:	4618      	mov	r0, r3
 800313a:	f004 fd49 	bl	8007bd0 <HAL_RCCEx_PeriphCLKConfig>
 800313e:	4603      	mov	r3, r0
 8003140:	2b00      	cmp	r3, #0
 8003142:	d001      	beq.n	8003148 <HAL_UART_MspInit+0x4c>
    {
      Error_Handler();
 8003144:	f7ff fd20 	bl	8002b88 <Error_Handler>
    }

    /* Peripheral clock enable */
    __HAL_RCC_USART2_CLK_ENABLE();
 8003148:	4b34      	ldr	r3, [pc, #208]	; (800321c <HAL_UART_MspInit+0x120>)
 800314a:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800314c:	4a33      	ldr	r2, [pc, #204]	; (800321c <HAL_UART_MspInit+0x120>)
 800314e:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8003152:	6593      	str	r3, [r2, #88]	; 0x58
 8003154:	4b31      	ldr	r3, [pc, #196]	; (800321c <HAL_UART_MspInit+0x120>)
 8003156:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8003158:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800315c:	60fb      	str	r3, [r7, #12]
 800315e:	68fb      	ldr	r3, [r7, #12]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8003160:	4b2e      	ldr	r3, [pc, #184]	; (800321c <HAL_UART_MspInit+0x120>)
 8003162:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8003164:	4a2d      	ldr	r2, [pc, #180]	; (800321c <HAL_UART_MspInit+0x120>)
 8003166:	f043 0301 	orr.w	r3, r3, #1
 800316a:	64d3      	str	r3, [r2, #76]	; 0x4c
 800316c:	4b2b      	ldr	r3, [pc, #172]	; (800321c <HAL_UART_MspInit+0x120>)
 800316e:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8003170:	f003 0301 	and.w	r3, r3, #1
 8003174:	60bb      	str	r3, [r7, #8]
 8003176:	68bb      	ldr	r3, [r7, #8]
    /**USART2 GPIO Configuration
    PA2     ------> USART2_TX
    PA15 (JTDI)     ------> USART2_RX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_2;
 8003178:	2304      	movs	r3, #4
 800317a:	667b      	str	r3, [r7, #100]	; 0x64
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800317c:	2302      	movs	r3, #2
 800317e:	66bb      	str	r3, [r7, #104]	; 0x68
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8003180:	2300      	movs	r3, #0
 8003182:	66fb      	str	r3, [r7, #108]	; 0x6c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8003184:	2303      	movs	r3, #3
 8003186:	673b      	str	r3, [r7, #112]	; 0x70
    GPIO_InitStruct.Alternate = GPIO_AF7_USART2;
 8003188:	2307      	movs	r3, #7
 800318a:	677b      	str	r3, [r7, #116]	; 0x74
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800318c:	f107 0364 	add.w	r3, r7, #100	; 0x64
 8003190:	4619      	mov	r1, r3
 8003192:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8003196:	f001 fe77 	bl	8004e88 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_15;
 800319a:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 800319e:	667b      	str	r3, [r7, #100]	; 0x64
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80031a0:	2302      	movs	r3, #2
 80031a2:	66bb      	str	r3, [r7, #104]	; 0x68
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80031a4:	2300      	movs	r3, #0
 80031a6:	66fb      	str	r3, [r7, #108]	; 0x6c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80031a8:	2303      	movs	r3, #3
 80031aa:	673b      	str	r3, [r7, #112]	; 0x70
    GPIO_InitStruct.Alternate = GPIO_AF3_USART2;
 80031ac:	2303      	movs	r3, #3
 80031ae:	677b      	str	r3, [r7, #116]	; 0x74
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80031b0:	f107 0364 	add.w	r3, r7, #100	; 0x64
 80031b4:	4619      	mov	r1, r3
 80031b6:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 80031ba:	f001 fe65 	bl	8004e88 <HAL_GPIO_Init>

    /* USART2 DMA Init */
    /* USART2_RX Init */
    hdma_usart2_rx.Instance = DMA1_Channel6;
 80031be:	4b18      	ldr	r3, [pc, #96]	; (8003220 <HAL_UART_MspInit+0x124>)
 80031c0:	4a18      	ldr	r2, [pc, #96]	; (8003224 <HAL_UART_MspInit+0x128>)
 80031c2:	601a      	str	r2, [r3, #0]
    hdma_usart2_rx.Init.Request = DMA_REQUEST_2;
 80031c4:	4b16      	ldr	r3, [pc, #88]	; (8003220 <HAL_UART_MspInit+0x124>)
 80031c6:	2202      	movs	r2, #2
 80031c8:	605a      	str	r2, [r3, #4]
    hdma_usart2_rx.Init.Direction = DMA_PERIPH_TO_MEMORY;
 80031ca:	4b15      	ldr	r3, [pc, #84]	; (8003220 <HAL_UART_MspInit+0x124>)
 80031cc:	2200      	movs	r2, #0
 80031ce:	609a      	str	r2, [r3, #8]
    hdma_usart2_rx.Init.PeriphInc = DMA_PINC_DISABLE;
 80031d0:	4b13      	ldr	r3, [pc, #76]	; (8003220 <HAL_UART_MspInit+0x124>)
 80031d2:	2200      	movs	r2, #0
 80031d4:	60da      	str	r2, [r3, #12]
    hdma_usart2_rx.Init.MemInc = DMA_MINC_ENABLE;
 80031d6:	4b12      	ldr	r3, [pc, #72]	; (8003220 <HAL_UART_MspInit+0x124>)
 80031d8:	2280      	movs	r2, #128	; 0x80
 80031da:	611a      	str	r2, [r3, #16]
    hdma_usart2_rx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 80031dc:	4b10      	ldr	r3, [pc, #64]	; (8003220 <HAL_UART_MspInit+0x124>)
 80031de:	2200      	movs	r2, #0
 80031e0:	615a      	str	r2, [r3, #20]
    hdma_usart2_rx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 80031e2:	4b0f      	ldr	r3, [pc, #60]	; (8003220 <HAL_UART_MspInit+0x124>)
 80031e4:	2200      	movs	r2, #0
 80031e6:	619a      	str	r2, [r3, #24]
    hdma_usart2_rx.Init.Mode = DMA_CIRCULAR;
 80031e8:	4b0d      	ldr	r3, [pc, #52]	; (8003220 <HAL_UART_MspInit+0x124>)
 80031ea:	2220      	movs	r2, #32
 80031ec:	61da      	str	r2, [r3, #28]
    hdma_usart2_rx.Init.Priority = DMA_PRIORITY_LOW;
 80031ee:	4b0c      	ldr	r3, [pc, #48]	; (8003220 <HAL_UART_MspInit+0x124>)
 80031f0:	2200      	movs	r2, #0
 80031f2:	621a      	str	r2, [r3, #32]
    if (HAL_DMA_Init(&hdma_usart2_rx) != HAL_OK)
 80031f4:	480a      	ldr	r0, [pc, #40]	; (8003220 <HAL_UART_MspInit+0x124>)
 80031f6:	f001 fc01 	bl	80049fc <HAL_DMA_Init>
 80031fa:	4603      	mov	r3, r0
 80031fc:	2b00      	cmp	r3, #0
 80031fe:	d001      	beq.n	8003204 <HAL_UART_MspInit+0x108>
    {
      Error_Handler();
 8003200:	f7ff fcc2 	bl	8002b88 <Error_Handler>
    }

    __HAL_LINKDMA(huart,hdmarx,hdma_usart2_rx);
 8003204:	687b      	ldr	r3, [r7, #4]
 8003206:	4a06      	ldr	r2, [pc, #24]	; (8003220 <HAL_UART_MspInit+0x124>)
 8003208:	671a      	str	r2, [r3, #112]	; 0x70
 800320a:	4a05      	ldr	r2, [pc, #20]	; (8003220 <HAL_UART_MspInit+0x124>)
 800320c:	687b      	ldr	r3, [r7, #4]
 800320e:	6293      	str	r3, [r2, #40]	; 0x28
  /* USER CODE BEGIN USART2_MspInit 1 */

  /* USER CODE END USART2_MspInit 1 */
  }

}
 8003210:	bf00      	nop
 8003212:	3778      	adds	r7, #120	; 0x78
 8003214:	46bd      	mov	sp, r7
 8003216:	bd80      	pop	{r7, pc}
 8003218:	40004400 	.word	0x40004400
 800321c:	40021000 	.word	0x40021000
 8003220:	20001a20 	.word	0x20001a20
 8003224:	4002006c 	.word	0x4002006c

08003228 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8003228:	b480      	push	{r7}
 800322a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
	while (1) {
 800322c:	e7fe      	b.n	800322c <NMI_Handler+0x4>

0800322e <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 800322e:	b480      	push	{r7}
 8003230:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8003232:	e7fe      	b.n	8003232 <HardFault_Handler+0x4>

08003234 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8003234:	b480      	push	{r7}
 8003236:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8003238:	e7fe      	b.n	8003238 <MemManage_Handler+0x4>

0800323a <BusFault_Handler>:

/**
  * @brief This function handles Prefetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 800323a:	b480      	push	{r7}
 800323c:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 800323e:	e7fe      	b.n	800323e <BusFault_Handler+0x4>

08003240 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8003240:	b480      	push	{r7}
 8003242:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8003244:	e7fe      	b.n	8003244 <UsageFault_Handler+0x4>

08003246 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8003246:	b480      	push	{r7}
 8003248:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 800324a:	bf00      	nop
 800324c:	46bd      	mov	sp, r7
 800324e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003252:	4770      	bx	lr

08003254 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8003254:	b480      	push	{r7}
 8003256:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8003258:	bf00      	nop
 800325a:	46bd      	mov	sp, r7
 800325c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003260:	4770      	bx	lr

08003262 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8003262:	b480      	push	{r7}
 8003264:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8003266:	bf00      	nop
 8003268:	46bd      	mov	sp, r7
 800326a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800326e:	4770      	bx	lr

08003270 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8003270:	b580      	push	{r7, lr}
 8003272:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8003274:	f000 f92c 	bl	80034d0 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8003278:	bf00      	nop
 800327a:	bd80      	pop	{r7, pc}

0800327c <EXTI0_IRQHandler>:

/**
  * @brief This function handles EXTI line0 interrupt.
  */
void EXTI0_IRQHandler(void)
{
 800327c:	b580      	push	{r7, lr}
 800327e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EXTI0_IRQn 0 */

  /* USER CODE END EXTI0_IRQn 0 */
  HAL_GPIO_EXTI_IRQHandler(GPIO_PIN_0);
 8003280:	2001      	movs	r0, #1
 8003282:	f001 ff9b 	bl	80051bc <HAL_GPIO_EXTI_IRQHandler>
  /* USER CODE BEGIN EXTI0_IRQn 1 */
	clockcheckRight();
 8003286:	f7fe ff85 	bl	8002194 <clockcheckRight>
  /* USER CODE END EXTI0_IRQn 1 */
}
 800328a:	bf00      	nop
 800328c:	bd80      	pop	{r7, pc}

0800328e <EXTI1_IRQHandler>:

/**
  * @brief This function handles EXTI line1 interrupt.
  */
void EXTI1_IRQHandler(void)
{
 800328e:	b580      	push	{r7, lr}
 8003290:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EXTI1_IRQn 0 */

  /* USER CODE END EXTI1_IRQn 0 */
  HAL_GPIO_EXTI_IRQHandler(GPIO_PIN_1);
 8003292:	2002      	movs	r0, #2
 8003294:	f001 ff92 	bl	80051bc <HAL_GPIO_EXTI_IRQHandler>
  /* USER CODE BEGIN EXTI1_IRQn 1 */
	counterclockcheckLeft();
 8003298:	f7ff f8a2 	bl	80023e0 <counterclockcheckLeft>
  /* USER CODE END EXTI1_IRQn 1 */
}
 800329c:	bf00      	nop
 800329e:	bd80      	pop	{r7, pc}

080032a0 <EXTI3_IRQHandler>:

/**
  * @brief This function handles EXTI line3 interrupt.
  */
void EXTI3_IRQHandler(void)
{
 80032a0:	b580      	push	{r7, lr}
 80032a2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EXTI3_IRQn 0 */

  /* USER CODE END EXTI3_IRQn 0 */
  HAL_GPIO_EXTI_IRQHandler(GPIO_PIN_3);
 80032a4:	2008      	movs	r0, #8
 80032a6:	f001 ff89 	bl	80051bc <HAL_GPIO_EXTI_IRQHandler>
  /* USER CODE BEGIN EXTI3_IRQn 1 */
	checkOrientClock();
 80032aa:	f7ff fcc9 	bl	8002c40 <checkOrientClock>
  /* USER CODE END EXTI3_IRQn 1 */
}
 80032ae:	bf00      	nop
 80032b0:	bd80      	pop	{r7, pc}

080032b2 <EXTI4_IRQHandler>:

/**
  * @brief This function handles EXTI line4 interrupt.
  */
void EXTI4_IRQHandler(void)
{
 80032b2:	b580      	push	{r7, lr}
 80032b4:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EXTI4_IRQn 0 */

  /* USER CODE END EXTI4_IRQn 0 */
  HAL_GPIO_EXTI_IRQHandler(GPIO_PIN_4);
 80032b6:	2010      	movs	r0, #16
 80032b8:	f001 ff80 	bl	80051bc <HAL_GPIO_EXTI_IRQHandler>
  /* USER CODE BEGIN EXTI4_IRQn 1 */
	counterclockcheckRight();
 80032bc:	f7fe ffcc 	bl	8002258 <counterclockcheckRight>
  /* USER CODE END EXTI4_IRQn 1 */
}
 80032c0:	bf00      	nop
 80032c2:	bd80      	pop	{r7, pc}

080032c4 <DMA1_Channel6_IRQHandler>:

/**
  * @brief This function handles DMA1 channel6 global interrupt.
  */
void DMA1_Channel6_IRQHandler(void)
{
 80032c4:	b580      	push	{r7, lr}
 80032c6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Channel6_IRQn 0 */

  /* USER CODE END DMA1_Channel6_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_usart2_rx);
 80032c8:	4802      	ldr	r0, [pc, #8]	; (80032d4 <DMA1_Channel6_IRQHandler+0x10>)
 80032ca:	f001 fcf0 	bl	8004cae <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Channel6_IRQn 1 */

  /* USER CODE END DMA1_Channel6_IRQn 1 */
}
 80032ce:	bf00      	nop
 80032d0:	bd80      	pop	{r7, pc}
 80032d2:	bf00      	nop
 80032d4:	20001a20 	.word	0x20001a20

080032d8 <EXTI9_5_IRQHandler>:

/**
  * @brief This function handles EXTI line[9:5] interrupts.
  */
void EXTI9_5_IRQHandler(void)
{
 80032d8:	b580      	push	{r7, lr}
 80032da:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EXTI9_5_IRQn 0 */

  /* USER CODE END EXTI9_5_IRQn 0 */
  HAL_GPIO_EXTI_IRQHandler(GPIO_PIN_5);
 80032dc:	2020      	movs	r0, #32
 80032de:	f001 ff6d 	bl	80051bc <HAL_GPIO_EXTI_IRQHandler>
  /* USER CODE BEGIN EXTI9_5_IRQn 1 */
	clockcheckLeft();
 80032e2:	f7ff f81b 	bl	800231c <clockcheckLeft>

  /* USER CODE END EXTI9_5_IRQn 1 */
}
 80032e6:	bf00      	nop
 80032e8:	bd80      	pop	{r7, pc}
	...

080032ec <TIM2_IRQHandler>:

/**
  * @brief This function handles TIM2 global interrupt.
  */
void TIM2_IRQHandler(void)
{
 80032ec:	b580      	push	{r7, lr}
 80032ee:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM2_IRQn 0 */

  /* USER CODE END TIM2_IRQn 0 */
  HAL_TIM_IRQHandler(&htim2);
 80032f0:	4803      	ldr	r0, [pc, #12]	; (8003300 <TIM2_IRQHandler+0x14>)
 80032f2:	f005 f98b 	bl	800860c <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM2_IRQn 1 */
	controlBothMotors();
 80032f6:	f7ff fae9 	bl	80028cc <controlBothMotors>
  /* USER CODE END TIM2_IRQn 1 */
}
 80032fa:	bf00      	nop
 80032fc:	bd80      	pop	{r7, pc}
 80032fe:	bf00      	nop
 8003300:	20001bf8 	.word	0x20001bf8

08003304 <EXTI15_10_IRQHandler>:

/**
  * @brief This function handles EXTI line[15:10] interrupts.
  */
void EXTI15_10_IRQHandler(void)
{
 8003304:	b580      	push	{r7, lr}
 8003306:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EXTI15_10_IRQn 0 */

  /* USER CODE END EXTI15_10_IRQn 0 */
  HAL_GPIO_EXTI_IRQHandler(GPIO_PIN_11);
 8003308:	f44f 6000 	mov.w	r0, #2048	; 0x800
 800330c:	f001 ff56 	bl	80051bc <HAL_GPIO_EXTI_IRQHandler>
  /* USER CODE BEGIN EXTI15_10_IRQn 1 */
	checkOrientCounterClock();
 8003310:	f7ff fcc0 	bl	8002c94 <checkOrientCounterClock>
  /* USER CODE END EXTI15_10_IRQn 1 */
}
 8003314:	bf00      	nop
 8003316:	bd80      	pop	{r7, pc}

08003318 <TIM6_DAC_IRQHandler>:

/**
  * @brief This function handles TIM6 global interrupt, DAC channel1 and channel2 underrun error interrupts.
  */
void TIM6_DAC_IRQHandler(void)
{
 8003318:	b580      	push	{r7, lr}
 800331a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM6_DAC_IRQn 0 */

  /* USER CODE END TIM6_DAC_IRQn 0 */
  HAL_TIM_IRQHandler(&htim6);
 800331c:	4803      	ldr	r0, [pc, #12]	; (800332c <TIM6_DAC_IRQHandler+0x14>)
 800331e:	f005 f975 	bl	800860c <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM6_DAC_IRQn 1 */
	updatePositionsAndVelocities();
 8003322:	f7fe fe3f 	bl	8001fa4 <updatePositionsAndVelocities>
  /* USER CODE END TIM6_DAC_IRQn 1 */
}
 8003326:	bf00      	nop
 8003328:	bd80      	pop	{r7, pc}
 800332a:	bf00      	nop
 800332c:	20001b48 	.word	0x20001b48

08003330 <TIM7_IRQHandler>:

/**
  * @brief This function handles TIM7 global interrupt.
  */
void TIM7_IRQHandler(void)
{
 8003330:	b580      	push	{r7, lr}
 8003332:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM7_IRQn 0 */

  /* USER CODE END TIM7_IRQn 0 */
  HAL_TIM_IRQHandler(&htim7);
 8003334:	4803      	ldr	r0, [pc, #12]	; (8003344 <TIM7_IRQHandler+0x14>)
 8003336:	f005 f969 	bl	800860c <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM7_IRQn 1 */
	UpdateBatteryVoltage();
 800333a:	f7ff fadb 	bl	80028f4 <UpdateBatteryVoltage>

  /* USER CODE END TIM7_IRQn 1 */
}
 800333e:	bf00      	nop
 8003340:	bd80      	pop	{r7, pc}
 8003342:	bf00      	nop
 8003344:	20001cdc 	.word	0x20001cdc

08003348 <I2C3_EV_IRQHandler>:

/**
  * @brief This function handles I2C3 event interrupt.
  */
void I2C3_EV_IRQHandler(void)
{
 8003348:	b580      	push	{r7, lr}
 800334a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN I2C3_EV_IRQn 0 */

  /* USER CODE END I2C3_EV_IRQn 0 */
  HAL_I2C_EV_IRQHandler(&hi2c3);
 800334c:	4802      	ldr	r0, [pc, #8]	; (8003358 <I2C3_EV_IRQHandler+0x10>)
 800334e:	f002 f9bb 	bl	80056c8 <HAL_I2C_EV_IRQHandler>
  /* USER CODE BEGIN I2C3_EV_IRQn 1 */

  /* USER CODE END I2C3_EV_IRQn 1 */
}
 8003352:	bf00      	nop
 8003354:	bd80      	pop	{r7, pc}
 8003356:	bf00      	nop
 8003358:	20001a68 	.word	0x20001a68

0800335c <I2C3_ER_IRQHandler>:

/**
  * @brief This function handles I2C3 error interrupt.
  */
void I2C3_ER_IRQHandler(void)
{
 800335c:	b580      	push	{r7, lr}
 800335e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN I2C3_ER_IRQn 0 */

  /* USER CODE END I2C3_ER_IRQn 0 */
  HAL_I2C_ER_IRQHandler(&hi2c3);
 8003360:	4802      	ldr	r0, [pc, #8]	; (800336c <I2C3_ER_IRQHandler+0x10>)
 8003362:	f002 f9cb 	bl	80056fc <HAL_I2C_ER_IRQHandler>
  /* USER CODE BEGIN I2C3_ER_IRQn 1 */

  /* USER CODE END I2C3_ER_IRQn 1 */
}
 8003366:	bf00      	nop
 8003368:	bd80      	pop	{r7, pc}
 800336a:	bf00      	nop
 800336c:	20001a68 	.word	0x20001a68

08003370 <SystemInit>:
  * @brief  Setup the microcontroller system.
  * @retval None
  */

void SystemInit(void)
{
 8003370:	b480      	push	{r7}
 8003372:	af00      	add	r7, sp, #0
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET;
#endif

  /* FPU settings ------------------------------------------------------------*/
#if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
  SCB->CPACR |= ((3UL << 20U)|(3UL << 22U));  /* set CP10 and CP11 Full Access */
 8003374:	4b15      	ldr	r3, [pc, #84]	; (80033cc <SystemInit+0x5c>)
 8003376:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800337a:	4a14      	ldr	r2, [pc, #80]	; (80033cc <SystemInit+0x5c>)
 800337c:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 8003380:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88
#endif

  /* Reset the RCC clock configuration to the default reset state ------------*/
  /* Set MSION bit */
  RCC->CR |= RCC_CR_MSION;
 8003384:	4b12      	ldr	r3, [pc, #72]	; (80033d0 <SystemInit+0x60>)
 8003386:	681b      	ldr	r3, [r3, #0]
 8003388:	4a11      	ldr	r2, [pc, #68]	; (80033d0 <SystemInit+0x60>)
 800338a:	f043 0301 	orr.w	r3, r3, #1
 800338e:	6013      	str	r3, [r2, #0]

  /* Reset CFGR register */
  RCC->CFGR = 0x00000000U;
 8003390:	4b0f      	ldr	r3, [pc, #60]	; (80033d0 <SystemInit+0x60>)
 8003392:	2200      	movs	r2, #0
 8003394:	609a      	str	r2, [r3, #8]

  /* Reset HSEON, CSSON , HSION, and PLLON bits */
  RCC->CR &= 0xEAF6FFFFU;
 8003396:	4b0e      	ldr	r3, [pc, #56]	; (80033d0 <SystemInit+0x60>)
 8003398:	681b      	ldr	r3, [r3, #0]
 800339a:	4a0d      	ldr	r2, [pc, #52]	; (80033d0 <SystemInit+0x60>)
 800339c:	f023 53a8 	bic.w	r3, r3, #352321536	; 0x15000000
 80033a0:	f423 2310 	bic.w	r3, r3, #589824	; 0x90000
 80033a4:	6013      	str	r3, [r2, #0]

  /* Reset PLLCFGR register */
  RCC->PLLCFGR = 0x00001000U;
 80033a6:	4b0a      	ldr	r3, [pc, #40]	; (80033d0 <SystemInit+0x60>)
 80033a8:	f44f 5280 	mov.w	r2, #4096	; 0x1000
 80033ac:	60da      	str	r2, [r3, #12]

  /* Reset HSEBYP bit */
  RCC->CR &= 0xFFFBFFFFU;
 80033ae:	4b08      	ldr	r3, [pc, #32]	; (80033d0 <SystemInit+0x60>)
 80033b0:	681b      	ldr	r3, [r3, #0]
 80033b2:	4a07      	ldr	r2, [pc, #28]	; (80033d0 <SystemInit+0x60>)
 80033b4:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 80033b8:	6013      	str	r3, [r2, #0]

  /* Disable all interrupts */
  RCC->CIER = 0x00000000U;
 80033ba:	4b05      	ldr	r3, [pc, #20]	; (80033d0 <SystemInit+0x60>)
 80033bc:	2200      	movs	r2, #0
 80033be:	619a      	str	r2, [r3, #24]
}
 80033c0:	bf00      	nop
 80033c2:	46bd      	mov	sp, r7
 80033c4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80033c8:	4770      	bx	lr
 80033ca:	bf00      	nop
 80033cc:	e000ed00 	.word	0xe000ed00
 80033d0:	40021000 	.word	0x40021000

080033d4 <Reset_Handler>:

    .section	.text.Reset_Handler
	.weak	Reset_Handler
	.type	Reset_Handler, %function
Reset_Handler:
  ldr   sp, =_estack    /* Set stack pointer */
 80033d4:	f8df d034 	ldr.w	sp, [pc, #52]	; 800340c <LoopForever+0x2>

/* Call the clock system initialization function.*/
    bl  SystemInit
 80033d8:	f7ff ffca 	bl	8003370 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  movs	r1, #0
 80033dc:	2100      	movs	r1, #0
  b	LoopCopyDataInit
 80033de:	e003      	b.n	80033e8 <LoopCopyDataInit>

080033e0 <CopyDataInit>:

CopyDataInit:
	ldr	r3, =_sidata
 80033e0:	4b0b      	ldr	r3, [pc, #44]	; (8003410 <LoopForever+0x6>)
	ldr	r3, [r3, r1]
 80033e2:	585b      	ldr	r3, [r3, r1]
	str	r3, [r0, r1]
 80033e4:	5043      	str	r3, [r0, r1]
	adds	r1, r1, #4
 80033e6:	3104      	adds	r1, #4

080033e8 <LoopCopyDataInit>:

LoopCopyDataInit:
	ldr	r0, =_sdata
 80033e8:	480a      	ldr	r0, [pc, #40]	; (8003414 <LoopForever+0xa>)
	ldr	r3, =_edata
 80033ea:	4b0b      	ldr	r3, [pc, #44]	; (8003418 <LoopForever+0xe>)
	adds	r2, r0, r1
 80033ec:	1842      	adds	r2, r0, r1
	cmp	r2, r3
 80033ee:	429a      	cmp	r2, r3
	bcc	CopyDataInit
 80033f0:	d3f6      	bcc.n	80033e0 <CopyDataInit>
	ldr	r2, =_sbss
 80033f2:	4a0a      	ldr	r2, [pc, #40]	; (800341c <LoopForever+0x12>)
	b	LoopFillZerobss
 80033f4:	e002      	b.n	80033fc <LoopFillZerobss>

080033f6 <FillZerobss>:
/* Zero fill the bss segment. */
FillZerobss:
	movs	r3, #0
 80033f6:	2300      	movs	r3, #0
	str	r3, [r2], #4
 80033f8:	f842 3b04 	str.w	r3, [r2], #4

080033fc <LoopFillZerobss>:

LoopFillZerobss:
	ldr	r3, = _ebss
 80033fc:	4b08      	ldr	r3, [pc, #32]	; (8003420 <LoopForever+0x16>)
	cmp	r2, r3
 80033fe:	429a      	cmp	r2, r3
	bcc	FillZerobss
 8003400:	d3f9      	bcc.n	80033f6 <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 8003402:	f006 fdf9 	bl	8009ff8 <__libc_init_array>
/* Call the application's entry point.*/
	bl	main
 8003406:	f7fd fefb 	bl	8001200 <main>

0800340a <LoopForever>:

LoopForever:
    b LoopForever
 800340a:	e7fe      	b.n	800340a <LoopForever>
  ldr   sp, =_estack    /* Set stack pointer */
 800340c:	20010000 	.word	0x20010000
	ldr	r3, =_sidata
 8003410:	0800b3d0 	.word	0x0800b3d0
	ldr	r0, =_sdata
 8003414:	20000000 	.word	0x20000000
	ldr	r3, =_edata
 8003418:	20000030 	.word	0x20000030
	ldr	r2, =_sbss
 800341c:	20000030 	.word	0x20000030
	ldr	r3, = _ebss
 8003420:	20001d40 	.word	0x20001d40

08003424 <ADC1_IRQHandler>:
 * @retval : None
*/
    .section	.text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
	b	Infinite_Loop
 8003424:	e7fe      	b.n	8003424 <ADC1_IRQHandler>

08003426 <HAL_Init>:
  *         each 1ms in the SysTick_Handler() interrupt handler.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8003426:	b580      	push	{r7, lr}
 8003428:	b082      	sub	sp, #8
 800342a:	af00      	add	r7, sp, #0
  HAL_StatusTypeDef  status = HAL_OK;
 800342c:	2300      	movs	r3, #0
 800342e:	71fb      	strb	r3, [r7, #7]
#if (PREFETCH_ENABLE != 0)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8003430:	2003      	movs	r0, #3
 8003432:	f001 faa1 	bl	8004978 <HAL_NVIC_SetPriorityGrouping>

  /* Use SysTick as time base source and configure 1ms tick (default clock after Reset is MSI) */
  if (HAL_InitTick(TICK_INT_PRIORITY) != HAL_OK)
 8003436:	2000      	movs	r0, #0
 8003438:	f000 f80e 	bl	8003458 <HAL_InitTick>
 800343c:	4603      	mov	r3, r0
 800343e:	2b00      	cmp	r3, #0
 8003440:	d002      	beq.n	8003448 <HAL_Init+0x22>
  {
    status = HAL_ERROR;
 8003442:	2301      	movs	r3, #1
 8003444:	71fb      	strb	r3, [r7, #7]
 8003446:	e001      	b.n	800344c <HAL_Init+0x26>
  }
  else
  {
    /* Init the low level hardware */
    HAL_MspInit();
 8003448:	f7ff fc8c 	bl	8002d64 <HAL_MspInit>
  }

  /* Return function status */
  return status;
 800344c:	79fb      	ldrb	r3, [r7, #7]
}
 800344e:	4618      	mov	r0, r3
 8003450:	3708      	adds	r7, #8
 8003452:	46bd      	mov	sp, r7
 8003454:	bd80      	pop	{r7, pc}
	...

08003458 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority  Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8003458:	b580      	push	{r7, lr}
 800345a:	b084      	sub	sp, #16
 800345c:	af00      	add	r7, sp, #0
 800345e:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef  status = HAL_OK;
 8003460:	2300      	movs	r3, #0
 8003462:	73fb      	strb	r3, [r7, #15]

  /* Check uwTickFreq for MisraC 2012 (even if uwTickFreq is a enum type that doesn't take the value zero)*/
  if ((uint32_t)uwTickFreq != 0U)
 8003464:	4b17      	ldr	r3, [pc, #92]	; (80034c4 <HAL_InitTick+0x6c>)
 8003466:	781b      	ldrb	r3, [r3, #0]
 8003468:	2b00      	cmp	r3, #0
 800346a:	d023      	beq.n	80034b4 <HAL_InitTick+0x5c>
  {
    /*Configure the SysTick to have interrupt in 1ms time basis*/
    if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / (uint32_t)uwTickFreq)) == 0U)
 800346c:	4b16      	ldr	r3, [pc, #88]	; (80034c8 <HAL_InitTick+0x70>)
 800346e:	681a      	ldr	r2, [r3, #0]
 8003470:	4b14      	ldr	r3, [pc, #80]	; (80034c4 <HAL_InitTick+0x6c>)
 8003472:	781b      	ldrb	r3, [r3, #0]
 8003474:	4619      	mov	r1, r3
 8003476:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 800347a:	fbb3 f3f1 	udiv	r3, r3, r1
 800347e:	fbb2 f3f3 	udiv	r3, r2, r3
 8003482:	4618      	mov	r0, r3
 8003484:	f001 faad 	bl	80049e2 <HAL_SYSTICK_Config>
 8003488:	4603      	mov	r3, r0
 800348a:	2b00      	cmp	r3, #0
 800348c:	d10f      	bne.n	80034ae <HAL_InitTick+0x56>
    {
      /* Configure the SysTick IRQ priority */
      if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 800348e:	687b      	ldr	r3, [r7, #4]
 8003490:	2b0f      	cmp	r3, #15
 8003492:	d809      	bhi.n	80034a8 <HAL_InitTick+0x50>
      {
        HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8003494:	2200      	movs	r2, #0
 8003496:	6879      	ldr	r1, [r7, #4]
 8003498:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 800349c:	f001 fa77 	bl	800498e <HAL_NVIC_SetPriority>
        uwTickPrio = TickPriority;
 80034a0:	4a0a      	ldr	r2, [pc, #40]	; (80034cc <HAL_InitTick+0x74>)
 80034a2:	687b      	ldr	r3, [r7, #4]
 80034a4:	6013      	str	r3, [r2, #0]
 80034a6:	e007      	b.n	80034b8 <HAL_InitTick+0x60>
      }
      else
      {
        status = HAL_ERROR;
 80034a8:	2301      	movs	r3, #1
 80034aa:	73fb      	strb	r3, [r7, #15]
 80034ac:	e004      	b.n	80034b8 <HAL_InitTick+0x60>
      }
    }
    else
    {
      status = HAL_ERROR;
 80034ae:	2301      	movs	r3, #1
 80034b0:	73fb      	strb	r3, [r7, #15]
 80034b2:	e001      	b.n	80034b8 <HAL_InitTick+0x60>
    }
  }
  else
  {
    status = HAL_ERROR;
 80034b4:	2301      	movs	r3, #1
 80034b6:	73fb      	strb	r3, [r7, #15]
  }

  /* Return function status */
  return status;
 80034b8:	7bfb      	ldrb	r3, [r7, #15]
}
 80034ba:	4618      	mov	r0, r3
 80034bc:	3710      	adds	r7, #16
 80034be:	46bd      	mov	sp, r7
 80034c0:	bd80      	pop	{r7, pc}
 80034c2:	bf00      	nop
 80034c4:	2000002c 	.word	0x2000002c
 80034c8:	20000024 	.word	0x20000024
 80034cc:	20000028 	.word	0x20000028

080034d0 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 80034d0:	b480      	push	{r7}
 80034d2:	af00      	add	r7, sp, #0
  uwTick += (uint32_t)uwTickFreq;
 80034d4:	4b06      	ldr	r3, [pc, #24]	; (80034f0 <HAL_IncTick+0x20>)
 80034d6:	781b      	ldrb	r3, [r3, #0]
 80034d8:	461a      	mov	r2, r3
 80034da:	4b06      	ldr	r3, [pc, #24]	; (80034f4 <HAL_IncTick+0x24>)
 80034dc:	681b      	ldr	r3, [r3, #0]
 80034de:	4413      	add	r3, r2
 80034e0:	4a04      	ldr	r2, [pc, #16]	; (80034f4 <HAL_IncTick+0x24>)
 80034e2:	6013      	str	r3, [r2, #0]
}
 80034e4:	bf00      	nop
 80034e6:	46bd      	mov	sp, r7
 80034e8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80034ec:	4770      	bx	lr
 80034ee:	bf00      	nop
 80034f0:	2000002c 	.word	0x2000002c
 80034f4:	20001d3c 	.word	0x20001d3c

080034f8 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 80034f8:	b480      	push	{r7}
 80034fa:	af00      	add	r7, sp, #0
  return uwTick;
 80034fc:	4b03      	ldr	r3, [pc, #12]	; (800350c <HAL_GetTick+0x14>)
 80034fe:	681b      	ldr	r3, [r3, #0]
}
 8003500:	4618      	mov	r0, r3
 8003502:	46bd      	mov	sp, r7
 8003504:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003508:	4770      	bx	lr
 800350a:	bf00      	nop
 800350c:	20001d3c 	.word	0x20001d3c

08003510 <LL_ADC_SetCommonClock>:
  *         @arg @ref LL_ADC_CLOCK_ASYNC_DIV128
  *         @arg @ref LL_ADC_CLOCK_ASYNC_DIV256
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetCommonClock(ADC_Common_TypeDef *ADCxy_COMMON, uint32_t CommonClock)
{
 8003510:	b480      	push	{r7}
 8003512:	b083      	sub	sp, #12
 8003514:	af00      	add	r7, sp, #0
 8003516:	6078      	str	r0, [r7, #4]
 8003518:	6039      	str	r1, [r7, #0]
  MODIFY_REG(ADCxy_COMMON->CCR, ADC_CCR_CKMODE | ADC_CCR_PRESC, CommonClock);
 800351a:	687b      	ldr	r3, [r7, #4]
 800351c:	689b      	ldr	r3, [r3, #8]
 800351e:	f423 127c 	bic.w	r2, r3, #4128768	; 0x3f0000
 8003522:	683b      	ldr	r3, [r7, #0]
 8003524:	431a      	orrs	r2, r3
 8003526:	687b      	ldr	r3, [r7, #4]
 8003528:	609a      	str	r2, [r3, #8]
}
 800352a:	bf00      	nop
 800352c:	370c      	adds	r7, #12
 800352e:	46bd      	mov	sp, r7
 8003530:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003534:	4770      	bx	lr

08003536 <LL_ADC_SetCommonPathInternalCh>:
  *         @arg @ref LL_ADC_PATH_INTERNAL_TEMPSENSOR
  *         @arg @ref LL_ADC_PATH_INTERNAL_VBAT
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetCommonPathInternalCh(ADC_Common_TypeDef *ADCxy_COMMON, uint32_t PathInternal)
{
 8003536:	b480      	push	{r7}
 8003538:	b083      	sub	sp, #12
 800353a:	af00      	add	r7, sp, #0
 800353c:	6078      	str	r0, [r7, #4]
 800353e:	6039      	str	r1, [r7, #0]
  MODIFY_REG(ADCxy_COMMON->CCR, ADC_CCR_VREFEN | ADC_CCR_TSEN | ADC_CCR_VBATEN, PathInternal);
 8003540:	687b      	ldr	r3, [r7, #4]
 8003542:	689b      	ldr	r3, [r3, #8]
 8003544:	f023 72e0 	bic.w	r2, r3, #29360128	; 0x1c00000
 8003548:	683b      	ldr	r3, [r7, #0]
 800354a:	431a      	orrs	r2, r3
 800354c:	687b      	ldr	r3, [r7, #4]
 800354e:	609a      	str	r2, [r3, #8]
}
 8003550:	bf00      	nop
 8003552:	370c      	adds	r7, #12
 8003554:	46bd      	mov	sp, r7
 8003556:	f85d 7b04 	ldr.w	r7, [sp], #4
 800355a:	4770      	bx	lr

0800355c <LL_ADC_GetCommonPathInternalCh>:
  *         @arg @ref LL_ADC_PATH_INTERNAL_VREFINT
  *         @arg @ref LL_ADC_PATH_INTERNAL_TEMPSENSOR
  *         @arg @ref LL_ADC_PATH_INTERNAL_VBAT
  */
__STATIC_INLINE uint32_t LL_ADC_GetCommonPathInternalCh(ADC_Common_TypeDef *ADCxy_COMMON)
{
 800355c:	b480      	push	{r7}
 800355e:	b083      	sub	sp, #12
 8003560:	af00      	add	r7, sp, #0
 8003562:	6078      	str	r0, [r7, #4]
  return (uint32_t)(READ_BIT(ADCxy_COMMON->CCR, ADC_CCR_VREFEN | ADC_CCR_TSEN | ADC_CCR_VBATEN));
 8003564:	687b      	ldr	r3, [r7, #4]
 8003566:	689b      	ldr	r3, [r3, #8]
 8003568:	f003 73e0 	and.w	r3, r3, #29360128	; 0x1c00000
}
 800356c:	4618      	mov	r0, r3
 800356e:	370c      	adds	r7, #12
 8003570:	46bd      	mov	sp, r7
 8003572:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003576:	4770      	bx	lr

08003578 <LL_ADC_SetOffset>:
  *             Other channels are slow channels (0.238 us for 12-bit resolution (ADC conversion rate up to 4.21 Ms/s)).
  * @param  OffsetLevel Value between Min_Data=0x000 and Max_Data=0xFFF
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetOffset(ADC_TypeDef *ADCx, uint32_t Offsety, uint32_t Channel, uint32_t OffsetLevel)
{
 8003578:	b480      	push	{r7}
 800357a:	b087      	sub	sp, #28
 800357c:	af00      	add	r7, sp, #0
 800357e:	60f8      	str	r0, [r7, #12]
 8003580:	60b9      	str	r1, [r7, #8]
 8003582:	607a      	str	r2, [r7, #4]
 8003584:	603b      	str	r3, [r7, #0]
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 8003586:	68fb      	ldr	r3, [r7, #12]
 8003588:	3360      	adds	r3, #96	; 0x60
 800358a:	461a      	mov	r2, r3
 800358c:	68bb      	ldr	r3, [r7, #8]
 800358e:	009b      	lsls	r3, r3, #2
 8003590:	4413      	add	r3, r2
 8003592:	617b      	str	r3, [r7, #20]

  MODIFY_REG(*preg,
 8003594:	697b      	ldr	r3, [r7, #20]
 8003596:	681a      	ldr	r2, [r3, #0]
 8003598:	4b08      	ldr	r3, [pc, #32]	; (80035bc <LL_ADC_SetOffset+0x44>)
 800359a:	4013      	ands	r3, r2
 800359c:	687a      	ldr	r2, [r7, #4]
 800359e:	f002 41f8 	and.w	r1, r2, #2080374784	; 0x7c000000
 80035a2:	683a      	ldr	r2, [r7, #0]
 80035a4:	430a      	orrs	r2, r1
 80035a6:	4313      	orrs	r3, r2
 80035a8:	f043 4200 	orr.w	r2, r3, #2147483648	; 0x80000000
 80035ac:	697b      	ldr	r3, [r7, #20]
 80035ae:	601a      	str	r2, [r3, #0]
             ADC_OFR1_OFFSET1_EN | ADC_OFR1_OFFSET1_CH | ADC_OFR1_OFFSET1,
             ADC_OFR1_OFFSET1_EN | (Channel & ADC_CHANNEL_ID_NUMBER_MASK) | OffsetLevel);
}
 80035b0:	bf00      	nop
 80035b2:	371c      	adds	r7, #28
 80035b4:	46bd      	mov	sp, r7
 80035b6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80035ba:	4770      	bx	lr
 80035bc:	03fff000 	.word	0x03fff000

080035c0 <LL_ADC_GetOffsetChannel>:
  *         (1, 2, 3, 4) For ADC channel read back from ADC register,
  *                      comparison with internal channel parameter to be done
  *                      using helper macro @ref __LL_ADC_CHANNEL_INTERNAL_TO_EXTERNAL().
  */
__STATIC_INLINE uint32_t LL_ADC_GetOffsetChannel(ADC_TypeDef *ADCx, uint32_t Offsety)
{
 80035c0:	b480      	push	{r7}
 80035c2:	b085      	sub	sp, #20
 80035c4:	af00      	add	r7, sp, #0
 80035c6:	6078      	str	r0, [r7, #4]
 80035c8:	6039      	str	r1, [r7, #0]
  const __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 80035ca:	687b      	ldr	r3, [r7, #4]
 80035cc:	3360      	adds	r3, #96	; 0x60
 80035ce:	461a      	mov	r2, r3
 80035d0:	683b      	ldr	r3, [r7, #0]
 80035d2:	009b      	lsls	r3, r3, #2
 80035d4:	4413      	add	r3, r2
 80035d6:	60fb      	str	r3, [r7, #12]

  return (uint32_t) READ_BIT(*preg, ADC_OFR1_OFFSET1_CH);
 80035d8:	68fb      	ldr	r3, [r7, #12]
 80035da:	681b      	ldr	r3, [r3, #0]
 80035dc:	f003 43f8 	and.w	r3, r3, #2080374784	; 0x7c000000
}
 80035e0:	4618      	mov	r0, r3
 80035e2:	3714      	adds	r7, #20
 80035e4:	46bd      	mov	sp, r7
 80035e6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80035ea:	4770      	bx	lr

080035ec <LL_ADC_SetOffsetState>:
  *         @arg @ref LL_ADC_OFFSET_DISABLE
  *         @arg @ref LL_ADC_OFFSET_ENABLE
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetOffsetState(ADC_TypeDef *ADCx, uint32_t Offsety, uint32_t OffsetState)
{
 80035ec:	b480      	push	{r7}
 80035ee:	b087      	sub	sp, #28
 80035f0:	af00      	add	r7, sp, #0
 80035f2:	60f8      	str	r0, [r7, #12]
 80035f4:	60b9      	str	r1, [r7, #8]
 80035f6:	607a      	str	r2, [r7, #4]
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 80035f8:	68fb      	ldr	r3, [r7, #12]
 80035fa:	3360      	adds	r3, #96	; 0x60
 80035fc:	461a      	mov	r2, r3
 80035fe:	68bb      	ldr	r3, [r7, #8]
 8003600:	009b      	lsls	r3, r3, #2
 8003602:	4413      	add	r3, r2
 8003604:	617b      	str	r3, [r7, #20]

  MODIFY_REG(*preg,
 8003606:	697b      	ldr	r3, [r7, #20]
 8003608:	681b      	ldr	r3, [r3, #0]
 800360a:	f023 4200 	bic.w	r2, r3, #2147483648	; 0x80000000
 800360e:	687b      	ldr	r3, [r7, #4]
 8003610:	431a      	orrs	r2, r3
 8003612:	697b      	ldr	r3, [r7, #20]
 8003614:	601a      	str	r2, [r3, #0]
             ADC_OFR1_OFFSET1_EN,
             OffsetState);
}
 8003616:	bf00      	nop
 8003618:	371c      	adds	r7, #28
 800361a:	46bd      	mov	sp, r7
 800361c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003620:	4770      	bx	lr

08003622 <LL_ADC_REG_IsTriggerSourceSWStart>:
  * @param  ADCx ADC instance
  * @retval Value "0" if trigger source external trigger
  *         Value "1" if trigger source SW start.
  */
__STATIC_INLINE uint32_t LL_ADC_REG_IsTriggerSourceSWStart(ADC_TypeDef *ADCx)
{
 8003622:	b480      	push	{r7}
 8003624:	b083      	sub	sp, #12
 8003626:	af00      	add	r7, sp, #0
 8003628:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CFGR, ADC_CFGR_EXTEN) == (LL_ADC_REG_TRIG_SOFTWARE & ADC_CFGR_EXTEN)) ? 1UL : 0UL);
 800362a:	687b      	ldr	r3, [r7, #4]
 800362c:	68db      	ldr	r3, [r3, #12]
 800362e:	f403 6340 	and.w	r3, r3, #3072	; 0xc00
 8003632:	2b00      	cmp	r3, #0
 8003634:	d101      	bne.n	800363a <LL_ADC_REG_IsTriggerSourceSWStart+0x18>
 8003636:	2301      	movs	r3, #1
 8003638:	e000      	b.n	800363c <LL_ADC_REG_IsTriggerSourceSWStart+0x1a>
 800363a:	2300      	movs	r3, #0
}
 800363c:	4618      	mov	r0, r3
 800363e:	370c      	adds	r7, #12
 8003640:	46bd      	mov	sp, r7
 8003642:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003646:	4770      	bx	lr

08003648 <LL_ADC_REG_SetSequencerRanks>:
  *         (7) On STM32L4, fast channel (0.188 us for 12-bit resolution (ADC conversion rate up to 5.33 Ms/s)).
  *             Other channels are slow channels (0.238 us for 12-bit resolution (ADC conversion rate up to 4.21 Ms/s)).
  * @retval None
  */
__STATIC_INLINE void LL_ADC_REG_SetSequencerRanks(ADC_TypeDef *ADCx, uint32_t Rank, uint32_t Channel)
{
 8003648:	b480      	push	{r7}
 800364a:	b087      	sub	sp, #28
 800364c:	af00      	add	r7, sp, #0
 800364e:	60f8      	str	r0, [r7, #12]
 8003650:	60b9      	str	r1, [r7, #8]
 8003652:	607a      	str	r2, [r7, #4]
  /* Set bits with content of parameter "Channel" with bits position          */
  /* in register and register position depending on parameter "Rank".         */
  /* Parameters "Rank" and "Channel" are used with masks because containing   */
  /* other bits reserved for other purpose.                                   */
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->SQR1, ((Rank & ADC_REG_SQRX_REGOFFSET_MASK) >> ADC_SQRX_REGOFFSET_POS));
 8003654:	68fb      	ldr	r3, [r7, #12]
 8003656:	3330      	adds	r3, #48	; 0x30
 8003658:	461a      	mov	r2, r3
 800365a:	68bb      	ldr	r3, [r7, #8]
 800365c:	0a1b      	lsrs	r3, r3, #8
 800365e:	009b      	lsls	r3, r3, #2
 8003660:	f003 030c 	and.w	r3, r3, #12
 8003664:	4413      	add	r3, r2
 8003666:	617b      	str	r3, [r7, #20]

  MODIFY_REG(*preg,
 8003668:	697b      	ldr	r3, [r7, #20]
 800366a:	681a      	ldr	r2, [r3, #0]
 800366c:	68bb      	ldr	r3, [r7, #8]
 800366e:	f003 031f 	and.w	r3, r3, #31
 8003672:	211f      	movs	r1, #31
 8003674:	fa01 f303 	lsl.w	r3, r1, r3
 8003678:	43db      	mvns	r3, r3
 800367a:	401a      	ands	r2, r3
 800367c:	687b      	ldr	r3, [r7, #4]
 800367e:	0e9b      	lsrs	r3, r3, #26
 8003680:	f003 011f 	and.w	r1, r3, #31
 8003684:	68bb      	ldr	r3, [r7, #8]
 8003686:	f003 031f 	and.w	r3, r3, #31
 800368a:	fa01 f303 	lsl.w	r3, r1, r3
 800368e:	431a      	orrs	r2, r3
 8003690:	697b      	ldr	r3, [r7, #20]
 8003692:	601a      	str	r2, [r3, #0]
             ADC_CHANNEL_ID_NUMBER_MASK_POSBIT0 << (Rank & ADC_REG_RANK_ID_SQRX_MASK),
             ((Channel & ADC_CHANNEL_ID_NUMBER_MASK) >> ADC_CHANNEL_ID_NUMBER_BITOFFSET_POS) << (Rank & ADC_REG_RANK_ID_SQRX_MASK));
}
 8003694:	bf00      	nop
 8003696:	371c      	adds	r7, #28
 8003698:	46bd      	mov	sp, r7
 800369a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800369e:	4770      	bx	lr

080036a0 <LL_ADC_SetChannelSamplingTime>:
  *             can be replaced by 3.5 ADC clock cycles.
  *             Refer to function @ref LL_ADC_SetSamplingTimeCommonConfig().
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetChannelSamplingTime(ADC_TypeDef *ADCx, uint32_t Channel, uint32_t SamplingTime)
{
 80036a0:	b480      	push	{r7}
 80036a2:	b087      	sub	sp, #28
 80036a4:	af00      	add	r7, sp, #0
 80036a6:	60f8      	str	r0, [r7, #12]
 80036a8:	60b9      	str	r1, [r7, #8]
 80036aa:	607a      	str	r2, [r7, #4]
  /* Set bits with content of parameter "SamplingTime" with bits position     */
  /* in register and register position depending on parameter "Channel".      */
  /* Parameter "Channel" is used with masks because containing                */
  /* other bits reserved for other purpose.                                   */
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->SMPR1, ((Channel & ADC_CHANNEL_SMPRX_REGOFFSET_MASK) >> ADC_SMPRX_REGOFFSET_POS));
 80036ac:	68fb      	ldr	r3, [r7, #12]
 80036ae:	3314      	adds	r3, #20
 80036b0:	461a      	mov	r2, r3
 80036b2:	68bb      	ldr	r3, [r7, #8]
 80036b4:	0e5b      	lsrs	r3, r3, #25
 80036b6:	009b      	lsls	r3, r3, #2
 80036b8:	f003 0304 	and.w	r3, r3, #4
 80036bc:	4413      	add	r3, r2
 80036be:	617b      	str	r3, [r7, #20]

  MODIFY_REG(*preg,
 80036c0:	697b      	ldr	r3, [r7, #20]
 80036c2:	681a      	ldr	r2, [r3, #0]
 80036c4:	68bb      	ldr	r3, [r7, #8]
 80036c6:	0d1b      	lsrs	r3, r3, #20
 80036c8:	f003 031f 	and.w	r3, r3, #31
 80036cc:	2107      	movs	r1, #7
 80036ce:	fa01 f303 	lsl.w	r3, r1, r3
 80036d2:	43db      	mvns	r3, r3
 80036d4:	401a      	ands	r2, r3
 80036d6:	68bb      	ldr	r3, [r7, #8]
 80036d8:	0d1b      	lsrs	r3, r3, #20
 80036da:	f003 031f 	and.w	r3, r3, #31
 80036de:	6879      	ldr	r1, [r7, #4]
 80036e0:	fa01 f303 	lsl.w	r3, r1, r3
 80036e4:	431a      	orrs	r2, r3
 80036e6:	697b      	ldr	r3, [r7, #20]
 80036e8:	601a      	str	r2, [r3, #0]
             ADC_SMPR1_SMP0 << ((Channel & ADC_CHANNEL_SMPx_BITOFFSET_MASK) >> ADC_CHANNEL_SMPx_BITOFFSET_POS),
             SamplingTime   << ((Channel & ADC_CHANNEL_SMPx_BITOFFSET_MASK) >> ADC_CHANNEL_SMPx_BITOFFSET_POS));
}
 80036ea:	bf00      	nop
 80036ec:	371c      	adds	r7, #28
 80036ee:	46bd      	mov	sp, r7
 80036f0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80036f4:	4770      	bx	lr
	...

080036f8 <LL_ADC_SetChannelSingleDiff>:
  *         @arg @ref LL_ADC_SINGLE_ENDED
  *         @arg @ref LL_ADC_DIFFERENTIAL_ENDED
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetChannelSingleDiff(ADC_TypeDef *ADCx, uint32_t Channel, uint32_t SingleDiff)
{
 80036f8:	b480      	push	{r7}
 80036fa:	b085      	sub	sp, #20
 80036fc:	af00      	add	r7, sp, #0
 80036fe:	60f8      	str	r0, [r7, #12]
 8003700:	60b9      	str	r1, [r7, #8]
 8003702:	607a      	str	r2, [r7, #4]
  /* Bits of channels in single or differential mode are set only for         */
  /* differential mode (for single mode, mask of bits allowed to be set is    */
  /* shifted out of range of bits of channels in single or differential mode. */
  MODIFY_REG(ADCx->DIFSEL,
 8003704:	68fb      	ldr	r3, [r7, #12]
 8003706:	f8d3 20b0 	ldr.w	r2, [r3, #176]	; 0xb0
 800370a:	68bb      	ldr	r3, [r7, #8]
 800370c:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8003710:	43db      	mvns	r3, r3
 8003712:	401a      	ands	r2, r3
 8003714:	687b      	ldr	r3, [r7, #4]
 8003716:	f003 0318 	and.w	r3, r3, #24
 800371a:	4908      	ldr	r1, [pc, #32]	; (800373c <LL_ADC_SetChannelSingleDiff+0x44>)
 800371c:	40d9      	lsrs	r1, r3
 800371e:	68bb      	ldr	r3, [r7, #8]
 8003720:	400b      	ands	r3, r1
 8003722:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8003726:	431a      	orrs	r2, r3
 8003728:	68fb      	ldr	r3, [r7, #12]
 800372a:	f8c3 20b0 	str.w	r2, [r3, #176]	; 0xb0
             Channel & ADC_SINGLEDIFF_CHANNEL_MASK,
             (Channel & ADC_SINGLEDIFF_CHANNEL_MASK) & (ADC_DIFSEL_DIFSEL >> (SingleDiff & ADC_SINGLEDIFF_CHANNEL_SHIFT_MASK)));
}
 800372e:	bf00      	nop
 8003730:	3714      	adds	r7, #20
 8003732:	46bd      	mov	sp, r7
 8003734:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003738:	4770      	bx	lr
 800373a:	bf00      	nop
 800373c:	0007ffff 	.word	0x0007ffff

08003740 <LL_ADC_DisableDeepPowerDown>:
  * @rmtoll CR       DEEPPWD        LL_ADC_DisableDeepPowerDown
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_DisableDeepPowerDown(ADC_TypeDef *ADCx)
{
 8003740:	b480      	push	{r7}
 8003742:	b083      	sub	sp, #12
 8003744:	af00      	add	r7, sp, #0
 8003746:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  CLEAR_BIT(ADCx->CR, (ADC_CR_DEEPPWD | ADC_CR_BITS_PROPERTY_RS));
 8003748:	687b      	ldr	r3, [r7, #4]
 800374a:	689b      	ldr	r3, [r3, #8]
 800374c:	f023 4320 	bic.w	r3, r3, #2684354560	; 0xa0000000
 8003750:	f023 033f 	bic.w	r3, r3, #63	; 0x3f
 8003754:	687a      	ldr	r2, [r7, #4]
 8003756:	6093      	str	r3, [r2, #8]
}
 8003758:	bf00      	nop
 800375a:	370c      	adds	r7, #12
 800375c:	46bd      	mov	sp, r7
 800375e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003762:	4770      	bx	lr

08003764 <LL_ADC_IsDeepPowerDownEnabled>:
  * @rmtoll CR       DEEPPWD        LL_ADC_IsDeepPowerDownEnabled
  * @param  ADCx ADC instance
  * @retval 0: deep power down is disabled, 1: deep power down is enabled.
  */
__STATIC_INLINE uint32_t LL_ADC_IsDeepPowerDownEnabled(ADC_TypeDef *ADCx)
{
 8003764:	b480      	push	{r7}
 8003766:	b083      	sub	sp, #12
 8003768:	af00      	add	r7, sp, #0
 800376a:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_DEEPPWD) == (ADC_CR_DEEPPWD)) ? 1UL : 0UL);
 800376c:	687b      	ldr	r3, [r7, #4]
 800376e:	689b      	ldr	r3, [r3, #8]
 8003770:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 8003774:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 8003778:	d101      	bne.n	800377e <LL_ADC_IsDeepPowerDownEnabled+0x1a>
 800377a:	2301      	movs	r3, #1
 800377c:	e000      	b.n	8003780 <LL_ADC_IsDeepPowerDownEnabled+0x1c>
 800377e:	2300      	movs	r3, #0
}
 8003780:	4618      	mov	r0, r3
 8003782:	370c      	adds	r7, #12
 8003784:	46bd      	mov	sp, r7
 8003786:	f85d 7b04 	ldr.w	r7, [sp], #4
 800378a:	4770      	bx	lr

0800378c <LL_ADC_EnableInternalRegulator>:
  * @rmtoll CR       ADVREGEN       LL_ADC_EnableInternalRegulator
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_EnableInternalRegulator(ADC_TypeDef *ADCx)
{
 800378c:	b480      	push	{r7}
 800378e:	b083      	sub	sp, #12
 8003790:	af00      	add	r7, sp, #0
 8003792:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  MODIFY_REG(ADCx->CR,
 8003794:	687b      	ldr	r3, [r7, #4]
 8003796:	689b      	ldr	r3, [r3, #8]
 8003798:	f023 4310 	bic.w	r3, r3, #2415919104	; 0x90000000
 800379c:	f023 033f 	bic.w	r3, r3, #63	; 0x3f
 80037a0:	f043 5280 	orr.w	r2, r3, #268435456	; 0x10000000
 80037a4:	687b      	ldr	r3, [r7, #4]
 80037a6:	609a      	str	r2, [r3, #8]
             ADC_CR_BITS_PROPERTY_RS,
             ADC_CR_ADVREGEN);
}
 80037a8:	bf00      	nop
 80037aa:	370c      	adds	r7, #12
 80037ac:	46bd      	mov	sp, r7
 80037ae:	f85d 7b04 	ldr.w	r7, [sp], #4
 80037b2:	4770      	bx	lr

080037b4 <LL_ADC_IsInternalRegulatorEnabled>:
  * @rmtoll CR       ADVREGEN       LL_ADC_IsInternalRegulatorEnabled
  * @param  ADCx ADC instance
  * @retval 0: internal regulator is disabled, 1: internal regulator is enabled.
  */
__STATIC_INLINE uint32_t LL_ADC_IsInternalRegulatorEnabled(ADC_TypeDef *ADCx)
{
 80037b4:	b480      	push	{r7}
 80037b6:	b083      	sub	sp, #12
 80037b8:	af00      	add	r7, sp, #0
 80037ba:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADVREGEN) == (ADC_CR_ADVREGEN)) ? 1UL : 0UL);
 80037bc:	687b      	ldr	r3, [r7, #4]
 80037be:	689b      	ldr	r3, [r3, #8]
 80037c0:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80037c4:	f1b3 5f80 	cmp.w	r3, #268435456	; 0x10000000
 80037c8:	d101      	bne.n	80037ce <LL_ADC_IsInternalRegulatorEnabled+0x1a>
 80037ca:	2301      	movs	r3, #1
 80037cc:	e000      	b.n	80037d0 <LL_ADC_IsInternalRegulatorEnabled+0x1c>
 80037ce:	2300      	movs	r3, #0
}
 80037d0:	4618      	mov	r0, r3
 80037d2:	370c      	adds	r7, #12
 80037d4:	46bd      	mov	sp, r7
 80037d6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80037da:	4770      	bx	lr

080037dc <LL_ADC_Enable>:
  * @rmtoll CR       ADEN           LL_ADC_Enable
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_Enable(ADC_TypeDef *ADCx)
{
 80037dc:	b480      	push	{r7}
 80037de:	b083      	sub	sp, #12
 80037e0:	af00      	add	r7, sp, #0
 80037e2:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  MODIFY_REG(ADCx->CR,
 80037e4:	687b      	ldr	r3, [r7, #4]
 80037e6:	689b      	ldr	r3, [r3, #8]
 80037e8:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
 80037ec:	f023 033f 	bic.w	r3, r3, #63	; 0x3f
 80037f0:	f043 0201 	orr.w	r2, r3, #1
 80037f4:	687b      	ldr	r3, [r7, #4]
 80037f6:	609a      	str	r2, [r3, #8]
             ADC_CR_BITS_PROPERTY_RS,
             ADC_CR_ADEN);
}
 80037f8:	bf00      	nop
 80037fa:	370c      	adds	r7, #12
 80037fc:	46bd      	mov	sp, r7
 80037fe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003802:	4770      	bx	lr

08003804 <LL_ADC_Disable>:
  * @rmtoll CR       ADDIS          LL_ADC_Disable
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_Disable(ADC_TypeDef *ADCx)
{
 8003804:	b480      	push	{r7}
 8003806:	b083      	sub	sp, #12
 8003808:	af00      	add	r7, sp, #0
 800380a:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  MODIFY_REG(ADCx->CR,
 800380c:	687b      	ldr	r3, [r7, #4]
 800380e:	689b      	ldr	r3, [r3, #8]
 8003810:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
 8003814:	f023 033f 	bic.w	r3, r3, #63	; 0x3f
 8003818:	f043 0202 	orr.w	r2, r3, #2
 800381c:	687b      	ldr	r3, [r7, #4]
 800381e:	609a      	str	r2, [r3, #8]
             ADC_CR_BITS_PROPERTY_RS,
             ADC_CR_ADDIS);
}
 8003820:	bf00      	nop
 8003822:	370c      	adds	r7, #12
 8003824:	46bd      	mov	sp, r7
 8003826:	f85d 7b04 	ldr.w	r7, [sp], #4
 800382a:	4770      	bx	lr

0800382c <LL_ADC_IsEnabled>:
  * @rmtoll CR       ADEN           LL_ADC_IsEnabled
  * @param  ADCx ADC instance
  * @retval 0: ADC is disabled, 1: ADC is enabled.
  */
__STATIC_INLINE uint32_t LL_ADC_IsEnabled(ADC_TypeDef *ADCx)
{
 800382c:	b480      	push	{r7}
 800382e:	b083      	sub	sp, #12
 8003830:	af00      	add	r7, sp, #0
 8003832:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADEN) == (ADC_CR_ADEN)) ? 1UL : 0UL);
 8003834:	687b      	ldr	r3, [r7, #4]
 8003836:	689b      	ldr	r3, [r3, #8]
 8003838:	f003 0301 	and.w	r3, r3, #1
 800383c:	2b01      	cmp	r3, #1
 800383e:	d101      	bne.n	8003844 <LL_ADC_IsEnabled+0x18>
 8003840:	2301      	movs	r3, #1
 8003842:	e000      	b.n	8003846 <LL_ADC_IsEnabled+0x1a>
 8003844:	2300      	movs	r3, #0
}
 8003846:	4618      	mov	r0, r3
 8003848:	370c      	adds	r7, #12
 800384a:	46bd      	mov	sp, r7
 800384c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003850:	4770      	bx	lr

08003852 <LL_ADC_IsDisableOngoing>:
  * @rmtoll CR       ADDIS          LL_ADC_IsDisableOngoing
  * @param  ADCx ADC instance
  * @retval 0: no ADC disable command on going.
  */
__STATIC_INLINE uint32_t LL_ADC_IsDisableOngoing(ADC_TypeDef *ADCx)
{
 8003852:	b480      	push	{r7}
 8003854:	b083      	sub	sp, #12
 8003856:	af00      	add	r7, sp, #0
 8003858:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADDIS) == (ADC_CR_ADDIS)) ? 1UL : 0UL);
 800385a:	687b      	ldr	r3, [r7, #4]
 800385c:	689b      	ldr	r3, [r3, #8]
 800385e:	f003 0302 	and.w	r3, r3, #2
 8003862:	2b02      	cmp	r3, #2
 8003864:	d101      	bne.n	800386a <LL_ADC_IsDisableOngoing+0x18>
 8003866:	2301      	movs	r3, #1
 8003868:	e000      	b.n	800386c <LL_ADC_IsDisableOngoing+0x1a>
 800386a:	2300      	movs	r3, #0
}
 800386c:	4618      	mov	r0, r3
 800386e:	370c      	adds	r7, #12
 8003870:	46bd      	mov	sp, r7
 8003872:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003876:	4770      	bx	lr

08003878 <LL_ADC_REG_StartConversion>:
  * @rmtoll CR       ADSTART        LL_ADC_REG_StartConversion
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_REG_StartConversion(ADC_TypeDef *ADCx)
{
 8003878:	b480      	push	{r7}
 800387a:	b083      	sub	sp, #12
 800387c:	af00      	add	r7, sp, #0
 800387e:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  MODIFY_REG(ADCx->CR,
 8003880:	687b      	ldr	r3, [r7, #4]
 8003882:	689b      	ldr	r3, [r3, #8]
 8003884:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
 8003888:	f023 033f 	bic.w	r3, r3, #63	; 0x3f
 800388c:	f043 0204 	orr.w	r2, r3, #4
 8003890:	687b      	ldr	r3, [r7, #4]
 8003892:	609a      	str	r2, [r3, #8]
             ADC_CR_BITS_PROPERTY_RS,
             ADC_CR_ADSTART);
}
 8003894:	bf00      	nop
 8003896:	370c      	adds	r7, #12
 8003898:	46bd      	mov	sp, r7
 800389a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800389e:	4770      	bx	lr

080038a0 <LL_ADC_REG_IsConversionOngoing>:
  * @rmtoll CR       ADSTART        LL_ADC_REG_IsConversionOngoing
  * @param  ADCx ADC instance
  * @retval 0: no conversion is on going on ADC group regular.
  */
__STATIC_INLINE uint32_t LL_ADC_REG_IsConversionOngoing(ADC_TypeDef *ADCx)
{
 80038a0:	b480      	push	{r7}
 80038a2:	b083      	sub	sp, #12
 80038a4:	af00      	add	r7, sp, #0
 80038a6:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADSTART) == (ADC_CR_ADSTART)) ? 1UL : 0UL);
 80038a8:	687b      	ldr	r3, [r7, #4]
 80038aa:	689b      	ldr	r3, [r3, #8]
 80038ac:	f003 0304 	and.w	r3, r3, #4
 80038b0:	2b04      	cmp	r3, #4
 80038b2:	d101      	bne.n	80038b8 <LL_ADC_REG_IsConversionOngoing+0x18>
 80038b4:	2301      	movs	r3, #1
 80038b6:	e000      	b.n	80038ba <LL_ADC_REG_IsConversionOngoing+0x1a>
 80038b8:	2300      	movs	r3, #0
}
 80038ba:	4618      	mov	r0, r3
 80038bc:	370c      	adds	r7, #12
 80038be:	46bd      	mov	sp, r7
 80038c0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80038c4:	4770      	bx	lr

080038c6 <LL_ADC_INJ_IsConversionOngoing>:
  * @rmtoll CR       JADSTART       LL_ADC_INJ_IsConversionOngoing
  * @param  ADCx ADC instance
  * @retval 0: no conversion is on going on ADC group injected.
  */
__STATIC_INLINE uint32_t LL_ADC_INJ_IsConversionOngoing(ADC_TypeDef *ADCx)
{
 80038c6:	b480      	push	{r7}
 80038c8:	b083      	sub	sp, #12
 80038ca:	af00      	add	r7, sp, #0
 80038cc:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_JADSTART) == (ADC_CR_JADSTART)) ? 1UL : 0UL);
 80038ce:	687b      	ldr	r3, [r7, #4]
 80038d0:	689b      	ldr	r3, [r3, #8]
 80038d2:	f003 0308 	and.w	r3, r3, #8
 80038d6:	2b08      	cmp	r3, #8
 80038d8:	d101      	bne.n	80038de <LL_ADC_INJ_IsConversionOngoing+0x18>
 80038da:	2301      	movs	r3, #1
 80038dc:	e000      	b.n	80038e0 <LL_ADC_INJ_IsConversionOngoing+0x1a>
 80038de:	2300      	movs	r3, #0
}
 80038e0:	4618      	mov	r0, r3
 80038e2:	370c      	adds	r7, #12
 80038e4:	46bd      	mov	sp, r7
 80038e6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80038ea:	4770      	bx	lr

080038ec <HAL_ADC_Init>:
  *         without  disabling the other ADCs.
  * @param hadc ADC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Init(ADC_HandleTypeDef *hadc)
{
 80038ec:	b580      	push	{r7, lr}
 80038ee:	b088      	sub	sp, #32
 80038f0:	af00      	add	r7, sp, #0
 80038f2:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 80038f4:	2300      	movs	r3, #0
 80038f6:	77fb      	strb	r3, [r7, #31]
  uint32_t tmpCFGR;
  uint32_t tmp_adc_reg_is_conversion_on_going;
  __IO uint32_t wait_loop_index = 0UL;
 80038f8:	2300      	movs	r3, #0
 80038fa:	60bb      	str	r3, [r7, #8]
  uint32_t tmp_adc_is_conversion_on_going_regular;
  uint32_t tmp_adc_is_conversion_on_going_injected;

  /* Check ADC handle */
  if (hadc == NULL)
 80038fc:	687b      	ldr	r3, [r7, #4]
 80038fe:	2b00      	cmp	r3, #0
 8003900:	d101      	bne.n	8003906 <HAL_ADC_Init+0x1a>
  {
    return HAL_ERROR;
 8003902:	2301      	movs	r3, #1
 8003904:	e12c      	b.n	8003b60 <HAL_ADC_Init+0x274>
  assert_param(IS_ADC_EOC_SELECTION(hadc->Init.EOCSelection));
  assert_param(IS_ADC_OVERRUN(hadc->Init.Overrun));
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.LowPowerAutoWait));
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.OversamplingMode));

  if (hadc->Init.ScanConvMode != ADC_SCAN_DISABLE)
 8003906:	687b      	ldr	r3, [r7, #4]
 8003908:	691b      	ldr	r3, [r3, #16]
 800390a:	2b00      	cmp	r3, #0
  /* DISCEN and CONT bits cannot be set at the same time */
  assert_param(!((hadc->Init.DiscontinuousConvMode == ENABLE) && (hadc->Init.ContinuousConvMode == ENABLE)));

  /* Actions performed only if ADC is coming from state reset:                */
  /* - Initialization of ADC MSP                                              */
  if (hadc->State == HAL_ADC_STATE_RESET)
 800390c:	687b      	ldr	r3, [r7, #4]
 800390e:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8003910:	2b00      	cmp	r3, #0
 8003912:	d109      	bne.n	8003928 <HAL_ADC_Init+0x3c>

    /* Init the low level hardware */
    hadc->MspInitCallback(hadc);
#else
    /* Init the low level hardware */
    HAL_ADC_MspInit(hadc);
 8003914:	6878      	ldr	r0, [r7, #4]
 8003916:	f7ff fa49 	bl	8002dac <HAL_ADC_MspInit>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */

    /* Set ADC error code to none */
    ADC_CLEAR_ERRORCODE(hadc);
 800391a:	687b      	ldr	r3, [r7, #4]
 800391c:	2200      	movs	r2, #0
 800391e:	659a      	str	r2, [r3, #88]	; 0x58

    /* Initialize Lock */
    hadc->Lock = HAL_UNLOCKED;
 8003920:	687b      	ldr	r3, [r7, #4]
 8003922:	2200      	movs	r2, #0
 8003924:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50
  }

  /* - Exit from deep-power-down mode and ADC voltage regulator enable        */
  if (LL_ADC_IsDeepPowerDownEnabled(hadc->Instance) != 0UL)
 8003928:	687b      	ldr	r3, [r7, #4]
 800392a:	681b      	ldr	r3, [r3, #0]
 800392c:	4618      	mov	r0, r3
 800392e:	f7ff ff19 	bl	8003764 <LL_ADC_IsDeepPowerDownEnabled>
 8003932:	4603      	mov	r3, r0
 8003934:	2b00      	cmp	r3, #0
 8003936:	d004      	beq.n	8003942 <HAL_ADC_Init+0x56>
  {
    /* Disable ADC deep power down mode */
    LL_ADC_DisableDeepPowerDown(hadc->Instance);
 8003938:	687b      	ldr	r3, [r7, #4]
 800393a:	681b      	ldr	r3, [r3, #0]
 800393c:	4618      	mov	r0, r3
 800393e:	f7ff feff 	bl	8003740 <LL_ADC_DisableDeepPowerDown>
    /* System was in deep power down mode, calibration must
     be relaunched or a previously saved calibration factor
     re-applied once the ADC voltage regulator is enabled */
  }

  if (LL_ADC_IsInternalRegulatorEnabled(hadc->Instance) == 0UL)
 8003942:	687b      	ldr	r3, [r7, #4]
 8003944:	681b      	ldr	r3, [r3, #0]
 8003946:	4618      	mov	r0, r3
 8003948:	f7ff ff34 	bl	80037b4 <LL_ADC_IsInternalRegulatorEnabled>
 800394c:	4603      	mov	r3, r0
 800394e:	2b00      	cmp	r3, #0
 8003950:	d115      	bne.n	800397e <HAL_ADC_Init+0x92>
  {
    /* Enable ADC internal voltage regulator */
    LL_ADC_EnableInternalRegulator(hadc->Instance);
 8003952:	687b      	ldr	r3, [r7, #4]
 8003954:	681b      	ldr	r3, [r3, #0]
 8003956:	4618      	mov	r0, r3
 8003958:	f7ff ff18 	bl	800378c <LL_ADC_EnableInternalRegulator>

    /* Note: Variable divided by 2 to compensate partially              */
    /*       CPU processing cycles, scaling in us split to not          */
    /*       exceed 32 bits register capacity and handle low frequency. */
    wait_loop_index = ((LL_ADC_DELAY_INTERNAL_REGUL_STAB_US / 10UL) * ((SystemCoreClock / (100000UL * 2UL)) + 1UL));
 800395c:	4b82      	ldr	r3, [pc, #520]	; (8003b68 <HAL_ADC_Init+0x27c>)
 800395e:	681b      	ldr	r3, [r3, #0]
 8003960:	099b      	lsrs	r3, r3, #6
 8003962:	4a82      	ldr	r2, [pc, #520]	; (8003b6c <HAL_ADC_Init+0x280>)
 8003964:	fba2 2303 	umull	r2, r3, r2, r3
 8003968:	099b      	lsrs	r3, r3, #6
 800396a:	3301      	adds	r3, #1
 800396c:	005b      	lsls	r3, r3, #1
 800396e:	60bb      	str	r3, [r7, #8]
    while (wait_loop_index != 0UL)
 8003970:	e002      	b.n	8003978 <HAL_ADC_Init+0x8c>
    {
      wait_loop_index--;
 8003972:	68bb      	ldr	r3, [r7, #8]
 8003974:	3b01      	subs	r3, #1
 8003976:	60bb      	str	r3, [r7, #8]
    while (wait_loop_index != 0UL)
 8003978:	68bb      	ldr	r3, [r7, #8]
 800397a:	2b00      	cmp	r3, #0
 800397c:	d1f9      	bne.n	8003972 <HAL_ADC_Init+0x86>
  }

  /* Verification that ADC voltage regulator is correctly enabled, whether    */
  /* or not ADC is coming from state reset (if any potential problem of       */
  /* clocking, voltage regulator would not be enabled).                       */
  if (LL_ADC_IsInternalRegulatorEnabled(hadc->Instance) == 0UL)
 800397e:	687b      	ldr	r3, [r7, #4]
 8003980:	681b      	ldr	r3, [r3, #0]
 8003982:	4618      	mov	r0, r3
 8003984:	f7ff ff16 	bl	80037b4 <LL_ADC_IsInternalRegulatorEnabled>
 8003988:	4603      	mov	r3, r0
 800398a:	2b00      	cmp	r3, #0
 800398c:	d10d      	bne.n	80039aa <HAL_ADC_Init+0xbe>
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 800398e:	687b      	ldr	r3, [r7, #4]
 8003990:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8003992:	f043 0210 	orr.w	r2, r3, #16
 8003996:	687b      	ldr	r3, [r7, #4]
 8003998:	655a      	str	r2, [r3, #84]	; 0x54

    /* Set ADC error code to ADC peripheral internal error */
    SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 800399a:	687b      	ldr	r3, [r7, #4]
 800399c:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800399e:	f043 0201 	orr.w	r2, r3, #1
 80039a2:	687b      	ldr	r3, [r7, #4]
 80039a4:	659a      	str	r2, [r3, #88]	; 0x58

    tmp_hal_status = HAL_ERROR;
 80039a6:	2301      	movs	r3, #1
 80039a8:	77fb      	strb	r3, [r7, #31]

  /* Configuration of ADC parameters if previous preliminary actions are      */
  /* correctly completed and if there is no conversion on going on regular    */
  /* group (ADC may already be enabled at this point if HAL_ADC_Init() is     */
  /* called to update a parameter on the fly).                                */
  tmp_adc_reg_is_conversion_on_going = LL_ADC_REG_IsConversionOngoing(hadc->Instance);
 80039aa:	687b      	ldr	r3, [r7, #4]
 80039ac:	681b      	ldr	r3, [r3, #0]
 80039ae:	4618      	mov	r0, r3
 80039b0:	f7ff ff76 	bl	80038a0 <LL_ADC_REG_IsConversionOngoing>
 80039b4:	6178      	str	r0, [r7, #20]

  if (((hadc->State & HAL_ADC_STATE_ERROR_INTERNAL) == 0UL)
 80039b6:	687b      	ldr	r3, [r7, #4]
 80039b8:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80039ba:	f003 0310 	and.w	r3, r3, #16
 80039be:	2b00      	cmp	r3, #0
 80039c0:	f040 80c5 	bne.w	8003b4e <HAL_ADC_Init+0x262>
      && (tmp_adc_reg_is_conversion_on_going == 0UL)
 80039c4:	697b      	ldr	r3, [r7, #20]
 80039c6:	2b00      	cmp	r3, #0
 80039c8:	f040 80c1 	bne.w	8003b4e <HAL_ADC_Init+0x262>
     )
  {
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 80039cc:	687b      	ldr	r3, [r7, #4]
 80039ce:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80039d0:	f423 7381 	bic.w	r3, r3, #258	; 0x102
 80039d4:	f043 0202 	orr.w	r2, r3, #2
 80039d8:	687b      	ldr	r3, [r7, #4]
 80039da:	655a      	str	r2, [r3, #84]	; 0x54
    /* Configuration of common ADC parameters                                 */

    /* Parameters update conditioned to ADC state:                            */
    /* Parameters that can be updated only when ADC is disabled:              */
    /*  - clock configuration                                                 */
    if (LL_ADC_IsEnabled(hadc->Instance) == 0UL)
 80039dc:	687b      	ldr	r3, [r7, #4]
 80039de:	681b      	ldr	r3, [r3, #0]
 80039e0:	4618      	mov	r0, r3
 80039e2:	f7ff ff23 	bl	800382c <LL_ADC_IsEnabled>
 80039e6:	4603      	mov	r3, r0
 80039e8:	2b00      	cmp	r3, #0
 80039ea:	d10b      	bne.n	8003a04 <HAL_ADC_Init+0x118>
    {
      if (__LL_ADC_IS_ENABLED_ALL_COMMON_INSTANCE(__LL_ADC_COMMON_INSTANCE(hadc->Instance)) == 0UL)
 80039ec:	4860      	ldr	r0, [pc, #384]	; (8003b70 <HAL_ADC_Init+0x284>)
 80039ee:	f7ff ff1d 	bl	800382c <LL_ADC_IsEnabled>
 80039f2:	4603      	mov	r3, r0
 80039f4:	2b00      	cmp	r3, #0
 80039f6:	d105      	bne.n	8003a04 <HAL_ADC_Init+0x118>
        /*     parameters: MDMA, DMACFG, DELAY, DUAL (set by API                */
        /*     HAL_ADCEx_MultiModeConfigChannel() )                             */
        /*   - internal measurement paths: Vbat, temperature sensor, Vref       */
        /*     (set into HAL_ADC_ConfigChannel() or                             */
        /*     HAL_ADCEx_InjectedConfigChannel() )                              */
        LL_ADC_SetCommonClock(__LL_ADC_COMMON_INSTANCE(hadc->Instance), hadc->Init.ClockPrescaler);
 80039f8:	687b      	ldr	r3, [r7, #4]
 80039fa:	685b      	ldr	r3, [r3, #4]
 80039fc:	4619      	mov	r1, r3
 80039fe:	485d      	ldr	r0, [pc, #372]	; (8003b74 <HAL_ADC_Init+0x288>)
 8003a00:	f7ff fd86 	bl	8003510 <LL_ADC_SetCommonClock>
    /*  - external trigger polarity                Init.ExternalTrigConvEdge  */
    /*  - continuous conversion mode               Init.ContinuousConvMode    */
    /*  - overrun                                  Init.Overrun               */
    /*  - discontinuous mode                       Init.DiscontinuousConvMode */
    /*  - discontinuous mode channel count         Init.NbrOfDiscConversion   */
    tmpCFGR  = (ADC_CFGR_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)           |
 8003a04:	687b      	ldr	r3, [r7, #4]
 8003a06:	7e5b      	ldrb	r3, [r3, #25]
 8003a08:	035a      	lsls	r2, r3, #13
                hadc->Init.Overrun                                                     |
 8003a0a:	687b      	ldr	r3, [r7, #4]
 8003a0c:	6b5b      	ldr	r3, [r3, #52]	; 0x34
    tmpCFGR  = (ADC_CFGR_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)           |
 8003a0e:	431a      	orrs	r2, r3
                hadc->Init.DataAlign                                                   |
 8003a10:	687b      	ldr	r3, [r7, #4]
 8003a12:	68db      	ldr	r3, [r3, #12]
                hadc->Init.Overrun                                                     |
 8003a14:	431a      	orrs	r2, r3
                hadc->Init.Resolution                                                  |
 8003a16:	687b      	ldr	r3, [r7, #4]
 8003a18:	689b      	ldr	r3, [r3, #8]
                hadc->Init.DataAlign                                                   |
 8003a1a:	431a      	orrs	r2, r3
                ADC_CFGR_REG_DISCONTINUOUS((uint32_t)hadc->Init.DiscontinuousConvMode));
 8003a1c:	687b      	ldr	r3, [r7, #4]
 8003a1e:	f893 3020 	ldrb.w	r3, [r3, #32]
 8003a22:	041b      	lsls	r3, r3, #16
    tmpCFGR  = (ADC_CFGR_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)           |
 8003a24:	4313      	orrs	r3, r2
 8003a26:	61bb      	str	r3, [r7, #24]

    if (hadc->Init.DiscontinuousConvMode == ENABLE)
 8003a28:	687b      	ldr	r3, [r7, #4]
 8003a2a:	f893 3020 	ldrb.w	r3, [r3, #32]
 8003a2e:	2b01      	cmp	r3, #1
 8003a30:	d106      	bne.n	8003a40 <HAL_ADC_Init+0x154>
    {
      tmpCFGR |= ADC_CFGR_DISCONTINUOUS_NUM(hadc->Init.NbrOfDiscConversion);
 8003a32:	687b      	ldr	r3, [r7, #4]
 8003a34:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003a36:	3b01      	subs	r3, #1
 8003a38:	045b      	lsls	r3, r3, #17
 8003a3a:	69ba      	ldr	r2, [r7, #24]
 8003a3c:	4313      	orrs	r3, r2
 8003a3e:	61bb      	str	r3, [r7, #24]
    /* Enable external trigger if trigger selection is different of software  */
    /* start.                                                                 */
    /* Note: This configuration keeps the hardware feature of parameter       */
    /*       ExternalTrigConvEdge "trigger edge none" equivalent to           */
    /*       software start.                                                  */
    if (hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
 8003a40:	687b      	ldr	r3, [r7, #4]
 8003a42:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8003a44:	2b00      	cmp	r3, #0
 8003a46:	d009      	beq.n	8003a5c <HAL_ADC_Init+0x170>
    {
      tmpCFGR |= ((hadc->Init.ExternalTrigConv & ADC_CFGR_EXTSEL)
 8003a48:	687b      	ldr	r3, [r7, #4]
 8003a4a:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8003a4c:	f403 7270 	and.w	r2, r3, #960	; 0x3c0
                  | hadc->Init.ExternalTrigConvEdge
 8003a50:	687b      	ldr	r3, [r7, #4]
 8003a52:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003a54:	4313      	orrs	r3, r2
      tmpCFGR |= ((hadc->Init.ExternalTrigConv & ADC_CFGR_EXTSEL)
 8003a56:	69ba      	ldr	r2, [r7, #24]
 8003a58:	4313      	orrs	r3, r2
 8003a5a:	61bb      	str	r3, [r7, #24]
                 );
    }

    /* Update Configuration Register CFGR */
    MODIFY_REG(hadc->Instance->CFGR, ADC_CFGR_FIELDS_1, tmpCFGR);
 8003a5c:	687b      	ldr	r3, [r7, #4]
 8003a5e:	681b      	ldr	r3, [r3, #0]
 8003a60:	68da      	ldr	r2, [r3, #12]
 8003a62:	4b45      	ldr	r3, [pc, #276]	; (8003b78 <HAL_ADC_Init+0x28c>)
 8003a64:	4013      	ands	r3, r2
 8003a66:	687a      	ldr	r2, [r7, #4]
 8003a68:	6812      	ldr	r2, [r2, #0]
 8003a6a:	69b9      	ldr	r1, [r7, #24]
 8003a6c:	430b      	orrs	r3, r1
 8003a6e:	60d3      	str	r3, [r2, #12]
    /* Parameters that can be updated when ADC is disabled or enabled without */
    /* conversion on going on regular and injected groups:                    */
    /*  - DMA continuous request          Init.DMAContinuousRequests          */
    /*  - LowPowerAutoWait feature        Init.LowPowerAutoWait               */
    /*  - Oversampling parameters         Init.Oversampling                   */
    tmp_adc_is_conversion_on_going_regular = LL_ADC_REG_IsConversionOngoing(hadc->Instance);
 8003a70:	687b      	ldr	r3, [r7, #4]
 8003a72:	681b      	ldr	r3, [r3, #0]
 8003a74:	4618      	mov	r0, r3
 8003a76:	f7ff ff13 	bl	80038a0 <LL_ADC_REG_IsConversionOngoing>
 8003a7a:	6138      	str	r0, [r7, #16]
    tmp_adc_is_conversion_on_going_injected = LL_ADC_INJ_IsConversionOngoing(hadc->Instance);
 8003a7c:	687b      	ldr	r3, [r7, #4]
 8003a7e:	681b      	ldr	r3, [r3, #0]
 8003a80:	4618      	mov	r0, r3
 8003a82:	f7ff ff20 	bl	80038c6 <LL_ADC_INJ_IsConversionOngoing>
 8003a86:	60f8      	str	r0, [r7, #12]
    if ((tmp_adc_is_conversion_on_going_regular == 0UL)
 8003a88:	693b      	ldr	r3, [r7, #16]
 8003a8a:	2b00      	cmp	r3, #0
 8003a8c:	d13d      	bne.n	8003b0a <HAL_ADC_Init+0x21e>
        && (tmp_adc_is_conversion_on_going_injected == 0UL)
 8003a8e:	68fb      	ldr	r3, [r7, #12]
 8003a90:	2b00      	cmp	r3, #0
 8003a92:	d13a      	bne.n	8003b0a <HAL_ADC_Init+0x21e>
       )
    {
      tmpCFGR = (ADC_CFGR_DFSDM(hadc)                                            |
                 ADC_CFGR_AUTOWAIT((uint32_t)hadc->Init.LowPowerAutoWait)        |
 8003a94:	687b      	ldr	r3, [r7, #4]
 8003a96:	7e1b      	ldrb	r3, [r3, #24]
      tmpCFGR = (ADC_CFGR_DFSDM(hadc)                                            |
 8003a98:	039a      	lsls	r2, r3, #14
                 ADC_CFGR_DMACONTREQ((uint32_t)hadc->Init.DMAContinuousRequests));
 8003a9a:	687b      	ldr	r3, [r7, #4]
 8003a9c:	f893 3030 	ldrb.w	r3, [r3, #48]	; 0x30
 8003aa0:	005b      	lsls	r3, r3, #1
      tmpCFGR = (ADC_CFGR_DFSDM(hadc)                                            |
 8003aa2:	4313      	orrs	r3, r2
 8003aa4:	61bb      	str	r3, [r7, #24]

      MODIFY_REG(hadc->Instance->CFGR, ADC_CFGR_FIELDS_2, tmpCFGR);
 8003aa6:	687b      	ldr	r3, [r7, #4]
 8003aa8:	681b      	ldr	r3, [r3, #0]
 8003aaa:	68db      	ldr	r3, [r3, #12]
 8003aac:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 8003ab0:	f023 0302 	bic.w	r3, r3, #2
 8003ab4:	687a      	ldr	r2, [r7, #4]
 8003ab6:	6812      	ldr	r2, [r2, #0]
 8003ab8:	69b9      	ldr	r1, [r7, #24]
 8003aba:	430b      	orrs	r3, r1
 8003abc:	60d3      	str	r3, [r2, #12]

      if (hadc->Init.OversamplingMode == ENABLE)
 8003abe:	687b      	ldr	r3, [r7, #4]
 8003ac0:	f893 3038 	ldrb.w	r3, [r3, #56]	; 0x38
 8003ac4:	2b01      	cmp	r3, #1
 8003ac6:	d118      	bne.n	8003afa <HAL_ADC_Init+0x20e>
        /* Configuration of Oversampler:                                      */
        /*  - Oversampling Ratio                                              */
        /*  - Right bit shift                                                 */
        /*  - Triggered mode                                                  */
        /*  - Oversampling mode (continued/resumed)                           */
        MODIFY_REG(hadc->Instance->CFGR2,
 8003ac8:	687b      	ldr	r3, [r7, #4]
 8003aca:	681b      	ldr	r3, [r3, #0]
 8003acc:	691b      	ldr	r3, [r3, #16]
 8003ace:	f423 63ff 	bic.w	r3, r3, #2040	; 0x7f8
 8003ad2:	f023 0304 	bic.w	r3, r3, #4
 8003ad6:	687a      	ldr	r2, [r7, #4]
 8003ad8:	6bd1      	ldr	r1, [r2, #60]	; 0x3c
 8003ada:	687a      	ldr	r2, [r7, #4]
 8003adc:	6c12      	ldr	r2, [r2, #64]	; 0x40
 8003ade:	4311      	orrs	r1, r2
 8003ae0:	687a      	ldr	r2, [r7, #4]
 8003ae2:	6c52      	ldr	r2, [r2, #68]	; 0x44
 8003ae4:	4311      	orrs	r1, r2
 8003ae6:	687a      	ldr	r2, [r7, #4]
 8003ae8:	6c92      	ldr	r2, [r2, #72]	; 0x48
 8003aea:	430a      	orrs	r2, r1
 8003aec:	431a      	orrs	r2, r3
 8003aee:	687b      	ldr	r3, [r7, #4]
 8003af0:	681b      	ldr	r3, [r3, #0]
 8003af2:	f042 0201 	orr.w	r2, r2, #1
 8003af6:	611a      	str	r2, [r3, #16]
 8003af8:	e007      	b.n	8003b0a <HAL_ADC_Init+0x21e>
                  );
      }
      else
      {
        /* Disable ADC oversampling scope on ADC group regular */
        CLEAR_BIT(hadc->Instance->CFGR2, ADC_CFGR2_ROVSE);
 8003afa:	687b      	ldr	r3, [r7, #4]
 8003afc:	681b      	ldr	r3, [r3, #0]
 8003afe:	691a      	ldr	r2, [r3, #16]
 8003b00:	687b      	ldr	r3, [r7, #4]
 8003b02:	681b      	ldr	r3, [r3, #0]
 8003b04:	f022 0201 	bic.w	r2, r2, #1
 8003b08:	611a      	str	r2, [r3, #16]
    /*   Note: Scan mode is not present by hardware on this device, but       */
    /*   emulated by software for alignment over all STM32 devices.           */
    /* - if scan mode is enabled, regular channels sequence length is set to  */
    /*   parameter "NbrOfConversion".                                         */

    if (hadc->Init.ScanConvMode == ADC_SCAN_ENABLE)
 8003b0a:	687b      	ldr	r3, [r7, #4]
 8003b0c:	691b      	ldr	r3, [r3, #16]
 8003b0e:	2b01      	cmp	r3, #1
 8003b10:	d10c      	bne.n	8003b2c <HAL_ADC_Init+0x240>
    {
      /* Set number of ranks in regular group sequencer */
      MODIFY_REG(hadc->Instance->SQR1, ADC_SQR1_L, (hadc->Init.NbrOfConversion - (uint8_t)1));
 8003b12:	687b      	ldr	r3, [r7, #4]
 8003b14:	681b      	ldr	r3, [r3, #0]
 8003b16:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003b18:	f023 010f 	bic.w	r1, r3, #15
 8003b1c:	687b      	ldr	r3, [r7, #4]
 8003b1e:	69db      	ldr	r3, [r3, #28]
 8003b20:	1e5a      	subs	r2, r3, #1
 8003b22:	687b      	ldr	r3, [r7, #4]
 8003b24:	681b      	ldr	r3, [r3, #0]
 8003b26:	430a      	orrs	r2, r1
 8003b28:	631a      	str	r2, [r3, #48]	; 0x30
 8003b2a:	e007      	b.n	8003b3c <HAL_ADC_Init+0x250>
    }
    else
    {
      CLEAR_BIT(hadc->Instance->SQR1, ADC_SQR1_L);
 8003b2c:	687b      	ldr	r3, [r7, #4]
 8003b2e:	681b      	ldr	r3, [r3, #0]
 8003b30:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8003b32:	687b      	ldr	r3, [r7, #4]
 8003b34:	681b      	ldr	r3, [r3, #0]
 8003b36:	f022 020f 	bic.w	r2, r2, #15
 8003b3a:	631a      	str	r2, [r3, #48]	; 0x30
    }

    /* Initialize the ADC state */
    /* Clear HAL_ADC_STATE_BUSY_INTERNAL bit, set HAL_ADC_STATE_READY bit */
    ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_BUSY_INTERNAL, HAL_ADC_STATE_READY);
 8003b3c:	687b      	ldr	r3, [r7, #4]
 8003b3e:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8003b40:	f023 0303 	bic.w	r3, r3, #3
 8003b44:	f043 0201 	orr.w	r2, r3, #1
 8003b48:	687b      	ldr	r3, [r7, #4]
 8003b4a:	655a      	str	r2, [r3, #84]	; 0x54
 8003b4c:	e007      	b.n	8003b5e <HAL_ADC_Init+0x272>
  }
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8003b4e:	687b      	ldr	r3, [r7, #4]
 8003b50:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8003b52:	f043 0210 	orr.w	r2, r3, #16
 8003b56:	687b      	ldr	r3, [r7, #4]
 8003b58:	655a      	str	r2, [r3, #84]	; 0x54

    tmp_hal_status = HAL_ERROR;
 8003b5a:	2301      	movs	r3, #1
 8003b5c:	77fb      	strb	r3, [r7, #31]
  }

  /* Return function status */
  return tmp_hal_status;
 8003b5e:	7ffb      	ldrb	r3, [r7, #31]
}
 8003b60:	4618      	mov	r0, r3
 8003b62:	3720      	adds	r7, #32
 8003b64:	46bd      	mov	sp, r7
 8003b66:	bd80      	pop	{r7, pc}
 8003b68:	20000024 	.word	0x20000024
 8003b6c:	053e2d63 	.word	0x053e2d63
 8003b70:	50040000 	.word	0x50040000
 8003b74:	50040300 	.word	0x50040300
 8003b78:	fff0c007 	.word	0xfff0c007

08003b7c <HAL_ADC_Start>:
  *           if ADC is master, ADC is enabled and multimode conversion is started.
  * @param hadc ADC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Start(ADC_HandleTypeDef *hadc)
{
 8003b7c:	b580      	push	{r7, lr}
 8003b7e:	b084      	sub	sp, #16
 8003b80:	af00      	add	r7, sp, #0
 8003b82:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));

  /* Perform ADC enable and conversion start if no conversion is on going */
  if (LL_ADC_REG_IsConversionOngoing(hadc->Instance) == 0UL)
 8003b84:	687b      	ldr	r3, [r7, #4]
 8003b86:	681b      	ldr	r3, [r3, #0]
 8003b88:	4618      	mov	r0, r3
 8003b8a:	f7ff fe89 	bl	80038a0 <LL_ADC_REG_IsConversionOngoing>
 8003b8e:	4603      	mov	r3, r0
 8003b90:	2b00      	cmp	r3, #0
 8003b92:	d14f      	bne.n	8003c34 <HAL_ADC_Start+0xb8>
  {
    /* Process locked */
    __HAL_LOCK(hadc);
 8003b94:	687b      	ldr	r3, [r7, #4]
 8003b96:	f893 3050 	ldrb.w	r3, [r3, #80]	; 0x50
 8003b9a:	2b01      	cmp	r3, #1
 8003b9c:	d101      	bne.n	8003ba2 <HAL_ADC_Start+0x26>
 8003b9e:	2302      	movs	r3, #2
 8003ba0:	e04b      	b.n	8003c3a <HAL_ADC_Start+0xbe>
 8003ba2:	687b      	ldr	r3, [r7, #4]
 8003ba4:	2201      	movs	r2, #1
 8003ba6:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

    /* Enable the ADC peripheral */
    tmp_hal_status = ADC_Enable(hadc);
 8003baa:	6878      	ldr	r0, [r7, #4]
 8003bac:	f000 fcc6 	bl	800453c <ADC_Enable>
 8003bb0:	4603      	mov	r3, r0
 8003bb2:	73fb      	strb	r3, [r7, #15]

    /* Start conversion if ADC is effectively enabled */
    if (tmp_hal_status == HAL_OK)
 8003bb4:	7bfb      	ldrb	r3, [r7, #15]
 8003bb6:	2b00      	cmp	r3, #0
 8003bb8:	d137      	bne.n	8003c2a <HAL_ADC_Start+0xae>
    {
      /* Set ADC state                                                        */
      /* - Clear state bitfield related to regular group conversion results   */
      /* - Set state bitfield related to regular operation                    */
      ADC_STATE_CLR_SET(hadc->State,
 8003bba:	687b      	ldr	r3, [r7, #4]
 8003bbc:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8003bbe:	f423 6370 	bic.w	r3, r3, #3840	; 0xf00
 8003bc2:	f023 0301 	bic.w	r3, r3, #1
 8003bc6:	f443 7280 	orr.w	r2, r3, #256	; 0x100
 8003bca:	687b      	ldr	r3, [r7, #4]
 8003bcc:	655a      	str	r2, [r3, #84]	; 0x54
      }
#endif

      /* Set ADC error code */
      /* Check if a conversion is on going on ADC group injected */
      if (HAL_IS_BIT_SET(hadc->State, HAL_ADC_STATE_INJ_BUSY))
 8003bce:	687b      	ldr	r3, [r7, #4]
 8003bd0:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8003bd2:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 8003bd6:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8003bda:	d106      	bne.n	8003bea <HAL_ADC_Start+0x6e>
      {
        /* Reset ADC error code fields related to regular conversions only */
        CLEAR_BIT(hadc->ErrorCode, (HAL_ADC_ERROR_OVR | HAL_ADC_ERROR_DMA));
 8003bdc:	687b      	ldr	r3, [r7, #4]
 8003bde:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8003be0:	f023 0206 	bic.w	r2, r3, #6
 8003be4:	687b      	ldr	r3, [r7, #4]
 8003be6:	659a      	str	r2, [r3, #88]	; 0x58
 8003be8:	e002      	b.n	8003bf0 <HAL_ADC_Start+0x74>
      }
      else
      {
        /* Reset all ADC error code fields */
        ADC_CLEAR_ERRORCODE(hadc);
 8003bea:	687b      	ldr	r3, [r7, #4]
 8003bec:	2200      	movs	r2, #0
 8003bee:	659a      	str	r2, [r3, #88]	; 0x58
      }

      /* Clear ADC group regular conversion flag and overrun flag               */
      /* (To ensure of no unknown state from potential previous ADC operations) */
      __HAL_ADC_CLEAR_FLAG(hadc, (ADC_FLAG_EOC | ADC_FLAG_EOS | ADC_FLAG_OVR));
 8003bf0:	687b      	ldr	r3, [r7, #4]
 8003bf2:	681b      	ldr	r3, [r3, #0]
 8003bf4:	221c      	movs	r2, #28
 8003bf6:	601a      	str	r2, [r3, #0]

      /* Process unlocked */
      /* Unlock before starting ADC conversions: in case of potential         */
      /* interruption, to let the process to ADC IRQ Handler.                 */
      __HAL_UNLOCK(hadc);
 8003bf8:	687b      	ldr	r3, [r7, #4]
 8003bfa:	2200      	movs	r2, #0
 8003bfc:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50
          ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_INJ_EOC, HAL_ADC_STATE_INJ_BUSY);
        }

      }
#else
      if (READ_BIT(hadc->Instance->CFGR, ADC_CFGR_JAUTO) != 0UL)
 8003c00:	687b      	ldr	r3, [r7, #4]
 8003c02:	681b      	ldr	r3, [r3, #0]
 8003c04:	68db      	ldr	r3, [r3, #12]
 8003c06:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8003c0a:	2b00      	cmp	r3, #0
 8003c0c:	d007      	beq.n	8003c1e <HAL_ADC_Start+0xa2>
      {
        ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_INJ_EOC, HAL_ADC_STATE_INJ_BUSY);
 8003c0e:	687b      	ldr	r3, [r7, #4]
 8003c10:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8003c12:	f423 5340 	bic.w	r3, r3, #12288	; 0x3000
 8003c16:	f443 5280 	orr.w	r2, r3, #4096	; 0x1000
 8003c1a:	687b      	ldr	r3, [r7, #4]
 8003c1c:	655a      	str	r2, [r3, #84]	; 0x54
      }

      /* Start ADC group regular conversion */
      LL_ADC_REG_StartConversion(hadc->Instance);
 8003c1e:	687b      	ldr	r3, [r7, #4]
 8003c20:	681b      	ldr	r3, [r3, #0]
 8003c22:	4618      	mov	r0, r3
 8003c24:	f7ff fe28 	bl	8003878 <LL_ADC_REG_StartConversion>
 8003c28:	e006      	b.n	8003c38 <HAL_ADC_Start+0xbc>
#endif
    }
    else
    {
      /* Process unlocked */
      __HAL_UNLOCK(hadc);
 8003c2a:	687b      	ldr	r3, [r7, #4]
 8003c2c:	2200      	movs	r2, #0
 8003c2e:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50
 8003c32:	e001      	b.n	8003c38 <HAL_ADC_Start+0xbc>
    }
  }
  else
  {
    tmp_hal_status = HAL_BUSY;
 8003c34:	2302      	movs	r3, #2
 8003c36:	73fb      	strb	r3, [r7, #15]
  }

  /* Return function status */
  return tmp_hal_status;
 8003c38:	7bfb      	ldrb	r3, [r7, #15]
}
 8003c3a:	4618      	mov	r0, r3
 8003c3c:	3710      	adds	r7, #16
 8003c3e:	46bd      	mov	sp, r7
 8003c40:	bd80      	pop	{r7, pc}

08003c42 <HAL_ADC_PollForConversion>:
  * @param hadc ADC handle
  * @param Timeout Timeout value in millisecond.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_PollForConversion(ADC_HandleTypeDef *hadc, uint32_t Timeout)
{
 8003c42:	b580      	push	{r7, lr}
 8003c44:	b086      	sub	sp, #24
 8003c46:	af00      	add	r7, sp, #0
 8003c48:	6078      	str	r0, [r7, #4]
 8003c4a:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));

  /* If end of conversion selected to end of sequence conversions */
  if (hadc->Init.EOCSelection == ADC_EOC_SEQ_CONV)
 8003c4c:	687b      	ldr	r3, [r7, #4]
 8003c4e:	695b      	ldr	r3, [r3, #20]
 8003c50:	2b08      	cmp	r3, #8
 8003c52:	d102      	bne.n	8003c5a <HAL_ADC_PollForConversion+0x18>
  {
    tmp_Flag_End = ADC_FLAG_EOS;
 8003c54:	2308      	movs	r3, #8
 8003c56:	617b      	str	r3, [r7, #20]
 8003c58:	e010      	b.n	8003c7c <HAL_ADC_PollForConversion+0x3a>
        tmp_Flag_End = (ADC_FLAG_EOC);
      }
    }
#else
    /* Check ADC DMA mode */
    if (READ_BIT(hadc->Instance->CFGR, ADC_CFGR_DMAEN) != 0UL)
 8003c5a:	687b      	ldr	r3, [r7, #4]
 8003c5c:	681b      	ldr	r3, [r3, #0]
 8003c5e:	68db      	ldr	r3, [r3, #12]
 8003c60:	f003 0301 	and.w	r3, r3, #1
 8003c64:	2b00      	cmp	r3, #0
 8003c66:	d007      	beq.n	8003c78 <HAL_ADC_PollForConversion+0x36>
    {
      SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8003c68:	687b      	ldr	r3, [r7, #4]
 8003c6a:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8003c6c:	f043 0220 	orr.w	r2, r3, #32
 8003c70:	687b      	ldr	r3, [r7, #4]
 8003c72:	655a      	str	r2, [r3, #84]	; 0x54
      return HAL_ERROR;
 8003c74:	2301      	movs	r3, #1
 8003c76:	e06f      	b.n	8003d58 <HAL_ADC_PollForConversion+0x116>
    }
    else
    {
      tmp_Flag_End = (ADC_FLAG_EOC);
 8003c78:	2304      	movs	r3, #4
 8003c7a:	617b      	str	r3, [r7, #20]
    }
#endif
  }

  /* Get tick count */
  tickstart = HAL_GetTick();
 8003c7c:	f7ff fc3c 	bl	80034f8 <HAL_GetTick>
 8003c80:	6138      	str	r0, [r7, #16]

  /* Wait until End of unitary conversion or sequence conversions flag is raised */
  while ((hadc->Instance->ISR & tmp_Flag_End) == 0UL)
 8003c82:	e021      	b.n	8003cc8 <HAL_ADC_PollForConversion+0x86>
  {
    /* Check if timeout is disabled (set to infinite wait) */
    if (Timeout != HAL_MAX_DELAY)
 8003c84:	683b      	ldr	r3, [r7, #0]
 8003c86:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 8003c8a:	d01d      	beq.n	8003cc8 <HAL_ADC_PollForConversion+0x86>
    {
      if (((HAL_GetTick() - tickstart) > Timeout) || (Timeout == 0UL))
 8003c8c:	f7ff fc34 	bl	80034f8 <HAL_GetTick>
 8003c90:	4602      	mov	r2, r0
 8003c92:	693b      	ldr	r3, [r7, #16]
 8003c94:	1ad3      	subs	r3, r2, r3
 8003c96:	683a      	ldr	r2, [r7, #0]
 8003c98:	429a      	cmp	r2, r3
 8003c9a:	d302      	bcc.n	8003ca2 <HAL_ADC_PollForConversion+0x60>
 8003c9c:	683b      	ldr	r3, [r7, #0]
 8003c9e:	2b00      	cmp	r3, #0
 8003ca0:	d112      	bne.n	8003cc8 <HAL_ADC_PollForConversion+0x86>
      {
        /* New check to avoid false timeout detection in case of preemption */
        if ((hadc->Instance->ISR & tmp_Flag_End) == 0UL)
 8003ca2:	687b      	ldr	r3, [r7, #4]
 8003ca4:	681b      	ldr	r3, [r3, #0]
 8003ca6:	681a      	ldr	r2, [r3, #0]
 8003ca8:	697b      	ldr	r3, [r7, #20]
 8003caa:	4013      	ands	r3, r2
 8003cac:	2b00      	cmp	r3, #0
 8003cae:	d10b      	bne.n	8003cc8 <HAL_ADC_PollForConversion+0x86>
        {
          /* Update ADC state machine to timeout */
          SET_BIT(hadc->State, HAL_ADC_STATE_TIMEOUT);
 8003cb0:	687b      	ldr	r3, [r7, #4]
 8003cb2:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8003cb4:	f043 0204 	orr.w	r2, r3, #4
 8003cb8:	687b      	ldr	r3, [r7, #4]
 8003cba:	655a      	str	r2, [r3, #84]	; 0x54

          /* Process unlocked */
          __HAL_UNLOCK(hadc);
 8003cbc:	687b      	ldr	r3, [r7, #4]
 8003cbe:	2200      	movs	r2, #0
 8003cc0:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

          return HAL_TIMEOUT;
 8003cc4:	2303      	movs	r3, #3
 8003cc6:	e047      	b.n	8003d58 <HAL_ADC_PollForConversion+0x116>
  while ((hadc->Instance->ISR & tmp_Flag_End) == 0UL)
 8003cc8:	687b      	ldr	r3, [r7, #4]
 8003cca:	681b      	ldr	r3, [r3, #0]
 8003ccc:	681a      	ldr	r2, [r3, #0]
 8003cce:	697b      	ldr	r3, [r7, #20]
 8003cd0:	4013      	ands	r3, r2
 8003cd2:	2b00      	cmp	r3, #0
 8003cd4:	d0d6      	beq.n	8003c84 <HAL_ADC_PollForConversion+0x42>
      }
    }
  }

  /* Update ADC state machine */
  SET_BIT(hadc->State, HAL_ADC_STATE_REG_EOC);
 8003cd6:	687b      	ldr	r3, [r7, #4]
 8003cd8:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8003cda:	f443 7200 	orr.w	r2, r3, #512	; 0x200
 8003cde:	687b      	ldr	r3, [r7, #4]
 8003ce0:	655a      	str	r2, [r3, #84]	; 0x54

  /* Determine whether any further conversion upcoming on group regular       */
  /* by external trigger, continuous mode or scan sequence on going.          */
  if ((LL_ADC_REG_IsTriggerSourceSWStart(hadc->Instance) != 0UL)
 8003ce2:	687b      	ldr	r3, [r7, #4]
 8003ce4:	681b      	ldr	r3, [r3, #0]
 8003ce6:	4618      	mov	r0, r3
 8003ce8:	f7ff fc9b 	bl	8003622 <LL_ADC_REG_IsTriggerSourceSWStart>
 8003cec:	4603      	mov	r3, r0
 8003cee:	2b00      	cmp	r3, #0
 8003cf0:	d01c      	beq.n	8003d2c <HAL_ADC_PollForConversion+0xea>
      && (hadc->Init.ContinuousConvMode == DISABLE)
 8003cf2:	687b      	ldr	r3, [r7, #4]
 8003cf4:	7e5b      	ldrb	r3, [r3, #25]
 8003cf6:	2b00      	cmp	r3, #0
 8003cf8:	d118      	bne.n	8003d2c <HAL_ADC_PollForConversion+0xea>
     )
  {
    /* Check whether end of sequence is reached */
    if (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_EOS))
 8003cfa:	687b      	ldr	r3, [r7, #4]
 8003cfc:	681b      	ldr	r3, [r3, #0]
 8003cfe:	681b      	ldr	r3, [r3, #0]
 8003d00:	f003 0308 	and.w	r3, r3, #8
 8003d04:	2b08      	cmp	r3, #8
 8003d06:	d111      	bne.n	8003d2c <HAL_ADC_PollForConversion+0xea>
    {
      /* Set ADC state */
      CLEAR_BIT(hadc->State, HAL_ADC_STATE_REG_BUSY);
 8003d08:	687b      	ldr	r3, [r7, #4]
 8003d0a:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8003d0c:	f423 7280 	bic.w	r2, r3, #256	; 0x100
 8003d10:	687b      	ldr	r3, [r7, #4]
 8003d12:	655a      	str	r2, [r3, #84]	; 0x54

      if ((hadc->State & HAL_ADC_STATE_INJ_BUSY) == 0UL)
 8003d14:	687b      	ldr	r3, [r7, #4]
 8003d16:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8003d18:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 8003d1c:	2b00      	cmp	r3, #0
 8003d1e:	d105      	bne.n	8003d2c <HAL_ADC_PollForConversion+0xea>
      {
        SET_BIT(hadc->State, HAL_ADC_STATE_READY);
 8003d20:	687b      	ldr	r3, [r7, #4]
 8003d22:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8003d24:	f043 0201 	orr.w	r2, r3, #1
 8003d28:	687b      	ldr	r3, [r7, #4]
 8003d2a:	655a      	str	r2, [r3, #84]	; 0x54
    tmpADC_Master = __LL_ADC_MULTI_INSTANCE_MASTER(hadc->Instance);
    tmp_cfgr = READ_REG(tmpADC_Master->CFGR);
  }
#else
  /* Retrieve handle ADC CFGR register */
  tmp_cfgr = READ_REG(hadc->Instance->CFGR);
 8003d2c:	687b      	ldr	r3, [r7, #4]
 8003d2e:	681b      	ldr	r3, [r3, #0]
 8003d30:	68db      	ldr	r3, [r3, #12]
 8003d32:	60fb      	str	r3, [r7, #12]
#endif

  /* Clear polled flag */
  if (tmp_Flag_End == ADC_FLAG_EOS)
 8003d34:	697b      	ldr	r3, [r7, #20]
 8003d36:	2b08      	cmp	r3, #8
 8003d38:	d104      	bne.n	8003d44 <HAL_ADC_PollForConversion+0x102>
  {
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_EOS);
 8003d3a:	687b      	ldr	r3, [r7, #4]
 8003d3c:	681b      	ldr	r3, [r3, #0]
 8003d3e:	2208      	movs	r2, #8
 8003d40:	601a      	str	r2, [r3, #0]
 8003d42:	e008      	b.n	8003d56 <HAL_ADC_PollForConversion+0x114>
  else
  {
    /* Clear end of conversion EOC flag of regular group if low power feature */
    /* "LowPowerAutoWait " is disabled, to not interfere with this feature    */
    /* until data register is read using function HAL_ADC_GetValue().         */
    if (READ_BIT(tmp_cfgr, ADC_CFGR_AUTDLY) == 0UL)
 8003d44:	68fb      	ldr	r3, [r7, #12]
 8003d46:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8003d4a:	2b00      	cmp	r3, #0
 8003d4c:	d103      	bne.n	8003d56 <HAL_ADC_PollForConversion+0x114>
    {
      __HAL_ADC_CLEAR_FLAG(hadc, (ADC_FLAG_EOC | ADC_FLAG_EOS));
 8003d4e:	687b      	ldr	r3, [r7, #4]
 8003d50:	681b      	ldr	r3, [r3, #0]
 8003d52:	220c      	movs	r2, #12
 8003d54:	601a      	str	r2, [r3, #0]
    }
  }

  /* Return function status */
  return HAL_OK;
 8003d56:	2300      	movs	r3, #0
}
 8003d58:	4618      	mov	r0, r3
 8003d5a:	3718      	adds	r7, #24
 8003d5c:	46bd      	mov	sp, r7
 8003d5e:	bd80      	pop	{r7, pc}

08003d60 <HAL_ADC_GetValue>:
  *         or @ref __HAL_ADC_CLEAR_FLAG(&hadc, ADC_FLAG_EOS).
  * @param hadc ADC handle
  * @retval ADC group regular conversion data
  */
uint32_t HAL_ADC_GetValue(ADC_HandleTypeDef *hadc)
{
 8003d60:	b480      	push	{r7}
 8003d62:	b083      	sub	sp, #12
 8003d64:	af00      	add	r7, sp, #0
 8003d66:	6078      	str	r0, [r7, #4]

  /* Note: EOC flag is not cleared here by software because automatically     */
  /*       cleared by hardware when reading register DR.                      */

  /* Return ADC converted value */
  return hadc->Instance->DR;
 8003d68:	687b      	ldr	r3, [r7, #4]
 8003d6a:	681b      	ldr	r3, [r3, #0]
 8003d6c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
}
 8003d6e:	4618      	mov	r0, r3
 8003d70:	370c      	adds	r7, #12
 8003d72:	46bd      	mov	sp, r7
 8003d74:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003d78:	4770      	bx	lr
	...

08003d7c <HAL_ADC_ConfigChannel>:
  * @param hadc ADC handle
  * @param sConfig Structure of ADC channel assigned to ADC group regular.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_ConfigChannel(ADC_HandleTypeDef *hadc, ADC_ChannelConfTypeDef *sConfig)
{
 8003d7c:	b580      	push	{r7, lr}
 8003d7e:	b0b6      	sub	sp, #216	; 0xd8
 8003d80:	af00      	add	r7, sp, #0
 8003d82:	6078      	str	r0, [r7, #4]
 8003d84:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8003d86:	2300      	movs	r3, #0
 8003d88:	f887 30d7 	strb.w	r3, [r7, #215]	; 0xd7
  uint32_t tmpOffsetShifted;
  uint32_t tmp_config_internal_channel;
  __IO uint32_t wait_loop_index = 0UL;
 8003d8c:	2300      	movs	r3, #0
 8003d8e:	60fb      	str	r3, [r7, #12]
  {
    assert_param(IS_ADC_DIFF_CHANNEL(hadc, sConfig->Channel));
  }

  /* Process locked */
  __HAL_LOCK(hadc);
 8003d90:	687b      	ldr	r3, [r7, #4]
 8003d92:	f893 3050 	ldrb.w	r3, [r3, #80]	; 0x50
 8003d96:	2b01      	cmp	r3, #1
 8003d98:	d101      	bne.n	8003d9e <HAL_ADC_ConfigChannel+0x22>
 8003d9a:	2302      	movs	r3, #2
 8003d9c:	e3b9      	b.n	8004512 <HAL_ADC_ConfigChannel+0x796>
 8003d9e:	687b      	ldr	r3, [r7, #4]
 8003da0:	2201      	movs	r2, #1
 8003da2:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50
  /* Parameters update conditioned to ADC state:                              */
  /* Parameters that can be updated when ADC is disabled or enabled without   */
  /* conversion on going on regular group:                                    */
  /*  - Channel number                                                        */
  /*  - Channel rank                                                          */
  if (LL_ADC_REG_IsConversionOngoing(hadc->Instance) == 0UL)
 8003da6:	687b      	ldr	r3, [r7, #4]
 8003da8:	681b      	ldr	r3, [r3, #0]
 8003daa:	4618      	mov	r0, r3
 8003dac:	f7ff fd78 	bl	80038a0 <LL_ADC_REG_IsConversionOngoing>
 8003db0:	4603      	mov	r3, r0
 8003db2:	2b00      	cmp	r3, #0
 8003db4:	f040 839e 	bne.w	80044f4 <HAL_ADC_ConfigChannel+0x778>
    /* Correspondence for compatibility with legacy definition of             */
    /* sequencer ranks in direct number format. This correspondence can       */
    /* be done only on ranks 1 to 5 due to literal values.                    */
    /* Note: Sequencer ranks in direct number format are no more used         */
    /*       and are detected by activating USE_FULL_ASSERT feature.          */
    if (sConfig->Rank <= 5U)
 8003db8:	683b      	ldr	r3, [r7, #0]
 8003dba:	685b      	ldr	r3, [r3, #4]
 8003dbc:	2b05      	cmp	r3, #5
 8003dbe:	d824      	bhi.n	8003e0a <HAL_ADC_ConfigChannel+0x8e>
    {
      switch (sConfig->Rank)
 8003dc0:	683b      	ldr	r3, [r7, #0]
 8003dc2:	685b      	ldr	r3, [r3, #4]
 8003dc4:	3b02      	subs	r3, #2
 8003dc6:	2b03      	cmp	r3, #3
 8003dc8:	d81b      	bhi.n	8003e02 <HAL_ADC_ConfigChannel+0x86>
 8003dca:	a201      	add	r2, pc, #4	; (adr r2, 8003dd0 <HAL_ADC_ConfigChannel+0x54>)
 8003dcc:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8003dd0:	08003de1 	.word	0x08003de1
 8003dd4:	08003de9 	.word	0x08003de9
 8003dd8:	08003df1 	.word	0x08003df1
 8003ddc:	08003df9 	.word	0x08003df9
      {
        case 2U:
          sConfig->Rank = ADC_REGULAR_RANK_2;
 8003de0:	683b      	ldr	r3, [r7, #0]
 8003de2:	220c      	movs	r2, #12
 8003de4:	605a      	str	r2, [r3, #4]
          break;
 8003de6:	e011      	b.n	8003e0c <HAL_ADC_ConfigChannel+0x90>
        case 3U:
          sConfig->Rank = ADC_REGULAR_RANK_3;
 8003de8:	683b      	ldr	r3, [r7, #0]
 8003dea:	2212      	movs	r2, #18
 8003dec:	605a      	str	r2, [r3, #4]
          break;
 8003dee:	e00d      	b.n	8003e0c <HAL_ADC_ConfigChannel+0x90>
        case 4U:
          sConfig->Rank = ADC_REGULAR_RANK_4;
 8003df0:	683b      	ldr	r3, [r7, #0]
 8003df2:	2218      	movs	r2, #24
 8003df4:	605a      	str	r2, [r3, #4]
          break;
 8003df6:	e009      	b.n	8003e0c <HAL_ADC_ConfigChannel+0x90>
        case 5U:
          sConfig->Rank = ADC_REGULAR_RANK_5;
 8003df8:	683b      	ldr	r3, [r7, #0]
 8003dfa:	f44f 7280 	mov.w	r2, #256	; 0x100
 8003dfe:	605a      	str	r2, [r3, #4]
          break;
 8003e00:	e004      	b.n	8003e0c <HAL_ADC_ConfigChannel+0x90>
        /* case 1U */
        default:
          sConfig->Rank = ADC_REGULAR_RANK_1;
 8003e02:	683b      	ldr	r3, [r7, #0]
 8003e04:	2206      	movs	r2, #6
 8003e06:	605a      	str	r2, [r3, #4]
          break;
 8003e08:	e000      	b.n	8003e0c <HAL_ADC_ConfigChannel+0x90>
      }
    }
 8003e0a:	bf00      	nop
#endif

    /* Set ADC group regular sequence: channel on the selected scan sequence rank */
    LL_ADC_REG_SetSequencerRanks(hadc->Instance, sConfig->Rank, sConfig->Channel);
 8003e0c:	687b      	ldr	r3, [r7, #4]
 8003e0e:	6818      	ldr	r0, [r3, #0]
 8003e10:	683b      	ldr	r3, [r7, #0]
 8003e12:	6859      	ldr	r1, [r3, #4]
 8003e14:	683b      	ldr	r3, [r7, #0]
 8003e16:	681b      	ldr	r3, [r3, #0]
 8003e18:	461a      	mov	r2, r3
 8003e1a:	f7ff fc15 	bl	8003648 <LL_ADC_REG_SetSequencerRanks>
    /* Parameters update conditioned to ADC state:                              */
    /* Parameters that can be updated when ADC is disabled or enabled without   */
    /* conversion on going on regular group:                                    */
    /*  - Channel sampling time                                                 */
    /*  - Channel offset                                                        */
    tmp_adc_is_conversion_on_going_regular = LL_ADC_REG_IsConversionOngoing(hadc->Instance);
 8003e1e:	687b      	ldr	r3, [r7, #4]
 8003e20:	681b      	ldr	r3, [r3, #0]
 8003e22:	4618      	mov	r0, r3
 8003e24:	f7ff fd3c 	bl	80038a0 <LL_ADC_REG_IsConversionOngoing>
 8003e28:	f8c7 00d0 	str.w	r0, [r7, #208]	; 0xd0
    tmp_adc_is_conversion_on_going_injected = LL_ADC_INJ_IsConversionOngoing(hadc->Instance);
 8003e2c:	687b      	ldr	r3, [r7, #4]
 8003e2e:	681b      	ldr	r3, [r3, #0]
 8003e30:	4618      	mov	r0, r3
 8003e32:	f7ff fd48 	bl	80038c6 <LL_ADC_INJ_IsConversionOngoing>
 8003e36:	f8c7 00cc 	str.w	r0, [r7, #204]	; 0xcc
    if ((tmp_adc_is_conversion_on_going_regular == 0UL)
 8003e3a:	f8d7 30d0 	ldr.w	r3, [r7, #208]	; 0xd0
 8003e3e:	2b00      	cmp	r3, #0
 8003e40:	f040 81a6 	bne.w	8004190 <HAL_ADC_ConfigChannel+0x414>
        && (tmp_adc_is_conversion_on_going_injected == 0UL)
 8003e44:	f8d7 30cc 	ldr.w	r3, [r7, #204]	; 0xcc
 8003e48:	2b00      	cmp	r3, #0
 8003e4a:	f040 81a1 	bne.w	8004190 <HAL_ADC_ConfigChannel+0x414>
        /* Set ADC sampling time common configuration */
        LL_ADC_SetSamplingTimeCommonConfig(hadc->Instance, LL_ADC_SAMPLINGTIME_COMMON_DEFAULT);
      }
#else
      /* Set sampling time of the selected ADC channel */
      LL_ADC_SetChannelSamplingTime(hadc->Instance, sConfig->Channel, sConfig->SamplingTime);
 8003e4e:	687b      	ldr	r3, [r7, #4]
 8003e50:	6818      	ldr	r0, [r3, #0]
 8003e52:	683b      	ldr	r3, [r7, #0]
 8003e54:	6819      	ldr	r1, [r3, #0]
 8003e56:	683b      	ldr	r3, [r7, #0]
 8003e58:	689b      	ldr	r3, [r3, #8]
 8003e5a:	461a      	mov	r2, r3
 8003e5c:	f7ff fc20 	bl	80036a0 <LL_ADC_SetChannelSamplingTime>

      /* Configure the offset: offset enable/disable, channel, offset value */

      /* Shift the offset with respect to the selected ADC resolution. */
      /* Offset has to be left-aligned on bit 11, the LSB (right bits) are set to 0 */
      tmpOffsetShifted = ADC_OFFSET_SHIFT_RESOLUTION(hadc, (uint32_t)sConfig->Offset);
 8003e60:	683b      	ldr	r3, [r7, #0]
 8003e62:	695a      	ldr	r2, [r3, #20]
 8003e64:	687b      	ldr	r3, [r7, #4]
 8003e66:	681b      	ldr	r3, [r3, #0]
 8003e68:	68db      	ldr	r3, [r3, #12]
 8003e6a:	08db      	lsrs	r3, r3, #3
 8003e6c:	f003 0303 	and.w	r3, r3, #3
 8003e70:	005b      	lsls	r3, r3, #1
 8003e72:	fa02 f303 	lsl.w	r3, r2, r3
 8003e76:	f8c7 30c8 	str.w	r3, [r7, #200]	; 0xc8

      if (sConfig->OffsetNumber != ADC_OFFSET_NONE)
 8003e7a:	683b      	ldr	r3, [r7, #0]
 8003e7c:	691b      	ldr	r3, [r3, #16]
 8003e7e:	2b04      	cmp	r3, #4
 8003e80:	d00a      	beq.n	8003e98 <HAL_ADC_ConfigChannel+0x11c>
      {
        /* Set ADC selected offset number */
        LL_ADC_SetOffset(hadc->Instance, sConfig->OffsetNumber, sConfig->Channel, tmpOffsetShifted);
 8003e82:	687b      	ldr	r3, [r7, #4]
 8003e84:	6818      	ldr	r0, [r3, #0]
 8003e86:	683b      	ldr	r3, [r7, #0]
 8003e88:	6919      	ldr	r1, [r3, #16]
 8003e8a:	683b      	ldr	r3, [r7, #0]
 8003e8c:	681a      	ldr	r2, [r3, #0]
 8003e8e:	f8d7 30c8 	ldr.w	r3, [r7, #200]	; 0xc8
 8003e92:	f7ff fb71 	bl	8003578 <LL_ADC_SetOffset>
 8003e96:	e17b      	b.n	8004190 <HAL_ADC_ConfigChannel+0x414>
      }
      else
      {
        /* Scan each offset register to check if the selected channel is targeted. */
        /* If this is the case, the corresponding offset number is disabled.       */
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_1))
 8003e98:	687b      	ldr	r3, [r7, #4]
 8003e9a:	681b      	ldr	r3, [r3, #0]
 8003e9c:	2100      	movs	r1, #0
 8003e9e:	4618      	mov	r0, r3
 8003ea0:	f7ff fb8e 	bl	80035c0 <LL_ADC_GetOffsetChannel>
 8003ea4:	4603      	mov	r3, r0
 8003ea6:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8003eaa:	2b00      	cmp	r3, #0
 8003eac:	d10a      	bne.n	8003ec4 <HAL_ADC_ConfigChannel+0x148>
 8003eae:	687b      	ldr	r3, [r7, #4]
 8003eb0:	681b      	ldr	r3, [r3, #0]
 8003eb2:	2100      	movs	r1, #0
 8003eb4:	4618      	mov	r0, r3
 8003eb6:	f7ff fb83 	bl	80035c0 <LL_ADC_GetOffsetChannel>
 8003eba:	4603      	mov	r3, r0
 8003ebc:	0e9b      	lsrs	r3, r3, #26
 8003ebe:	f003 021f 	and.w	r2, r3, #31
 8003ec2:	e01e      	b.n	8003f02 <HAL_ADC_ConfigChannel+0x186>
 8003ec4:	687b      	ldr	r3, [r7, #4]
 8003ec6:	681b      	ldr	r3, [r3, #0]
 8003ec8:	2100      	movs	r1, #0
 8003eca:	4618      	mov	r0, r3
 8003ecc:	f7ff fb78 	bl	80035c0 <LL_ADC_GetOffsetChannel>
 8003ed0:	4603      	mov	r3, r0
 8003ed2:	f8c7 30bc 	str.w	r3, [r7, #188]	; 0xbc
  uint32_t result;

#if ((defined (__ARM_ARCH_7M__      ) && (__ARM_ARCH_7M__      == 1)) || \
     (defined (__ARM_ARCH_7EM__     ) && (__ARM_ARCH_7EM__     == 1)) || \
     (defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1))    )
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003ed6:	f8d7 30bc 	ldr.w	r3, [r7, #188]	; 0xbc
 8003eda:	fa93 f3a3 	rbit	r3, r3
 8003ede:	f8c7 30b8 	str.w	r3, [r7, #184]	; 0xb8
    result |= value & 1U;
    s--;
  }
  result <<= s;                        /* shift when v's highest bits are zero */
#endif
  return result;
 8003ee2:	f8d7 30b8 	ldr.w	r3, [r7, #184]	; 0xb8
 8003ee6:	f8c7 30c0 	str.w	r3, [r7, #192]	; 0xc0
     optimisations using the logic "value was passed to __builtin_clz, so it
     is non-zero".
     ARM GCC 7.3 and possibly earlier will optimise this test away, leaving a
     single CLZ instruction.
   */
  if (value == 0U)
 8003eea:	f8d7 30c0 	ldr.w	r3, [r7, #192]	; 0xc0
 8003eee:	2b00      	cmp	r3, #0
 8003ef0:	d101      	bne.n	8003ef6 <HAL_ADC_ConfigChannel+0x17a>
  {
    return 32U;
 8003ef2:	2320      	movs	r3, #32
 8003ef4:	e004      	b.n	8003f00 <HAL_ADC_ConfigChannel+0x184>
  }
  return __builtin_clz(value);
 8003ef6:	f8d7 30c0 	ldr.w	r3, [r7, #192]	; 0xc0
 8003efa:	fab3 f383 	clz	r3, r3
 8003efe:	b2db      	uxtb	r3, r3
 8003f00:	461a      	mov	r2, r3
            == __LL_ADC_CHANNEL_TO_DECIMAL_NB(sConfig->Channel))
 8003f02:	683b      	ldr	r3, [r7, #0]
 8003f04:	681b      	ldr	r3, [r3, #0]
 8003f06:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8003f0a:	2b00      	cmp	r3, #0
 8003f0c:	d105      	bne.n	8003f1a <HAL_ADC_ConfigChannel+0x19e>
 8003f0e:	683b      	ldr	r3, [r7, #0]
 8003f10:	681b      	ldr	r3, [r3, #0]
 8003f12:	0e9b      	lsrs	r3, r3, #26
 8003f14:	f003 031f 	and.w	r3, r3, #31
 8003f18:	e018      	b.n	8003f4c <HAL_ADC_ConfigChannel+0x1d0>
 8003f1a:	683b      	ldr	r3, [r7, #0]
 8003f1c:	681b      	ldr	r3, [r3, #0]
 8003f1e:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003f22:	f8d7 30b0 	ldr.w	r3, [r7, #176]	; 0xb0
 8003f26:	fa93 f3a3 	rbit	r3, r3
 8003f2a:	f8c7 30ac 	str.w	r3, [r7, #172]	; 0xac
  return result;
 8003f2e:	f8d7 30ac 	ldr.w	r3, [r7, #172]	; 0xac
 8003f32:	f8c7 30b4 	str.w	r3, [r7, #180]	; 0xb4
  if (value == 0U)
 8003f36:	f8d7 30b4 	ldr.w	r3, [r7, #180]	; 0xb4
 8003f3a:	2b00      	cmp	r3, #0
 8003f3c:	d101      	bne.n	8003f42 <HAL_ADC_ConfigChannel+0x1c6>
    return 32U;
 8003f3e:	2320      	movs	r3, #32
 8003f40:	e004      	b.n	8003f4c <HAL_ADC_ConfigChannel+0x1d0>
  return __builtin_clz(value);
 8003f42:	f8d7 30b4 	ldr.w	r3, [r7, #180]	; 0xb4
 8003f46:	fab3 f383 	clz	r3, r3
 8003f4a:	b2db      	uxtb	r3, r3
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_1))
 8003f4c:	429a      	cmp	r2, r3
 8003f4e:	d106      	bne.n	8003f5e <HAL_ADC_ConfigChannel+0x1e2>
        {
          LL_ADC_SetOffsetState(hadc->Instance, LL_ADC_OFFSET_1, LL_ADC_OFFSET_DISABLE);
 8003f50:	687b      	ldr	r3, [r7, #4]
 8003f52:	681b      	ldr	r3, [r3, #0]
 8003f54:	2200      	movs	r2, #0
 8003f56:	2100      	movs	r1, #0
 8003f58:	4618      	mov	r0, r3
 8003f5a:	f7ff fb47 	bl	80035ec <LL_ADC_SetOffsetState>
        }
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_2))
 8003f5e:	687b      	ldr	r3, [r7, #4]
 8003f60:	681b      	ldr	r3, [r3, #0]
 8003f62:	2101      	movs	r1, #1
 8003f64:	4618      	mov	r0, r3
 8003f66:	f7ff fb2b 	bl	80035c0 <LL_ADC_GetOffsetChannel>
 8003f6a:	4603      	mov	r3, r0
 8003f6c:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8003f70:	2b00      	cmp	r3, #0
 8003f72:	d10a      	bne.n	8003f8a <HAL_ADC_ConfigChannel+0x20e>
 8003f74:	687b      	ldr	r3, [r7, #4]
 8003f76:	681b      	ldr	r3, [r3, #0]
 8003f78:	2101      	movs	r1, #1
 8003f7a:	4618      	mov	r0, r3
 8003f7c:	f7ff fb20 	bl	80035c0 <LL_ADC_GetOffsetChannel>
 8003f80:	4603      	mov	r3, r0
 8003f82:	0e9b      	lsrs	r3, r3, #26
 8003f84:	f003 021f 	and.w	r2, r3, #31
 8003f88:	e01e      	b.n	8003fc8 <HAL_ADC_ConfigChannel+0x24c>
 8003f8a:	687b      	ldr	r3, [r7, #4]
 8003f8c:	681b      	ldr	r3, [r3, #0]
 8003f8e:	2101      	movs	r1, #1
 8003f90:	4618      	mov	r0, r3
 8003f92:	f7ff fb15 	bl	80035c0 <LL_ADC_GetOffsetChannel>
 8003f96:	4603      	mov	r3, r0
 8003f98:	f8c7 30a4 	str.w	r3, [r7, #164]	; 0xa4
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003f9c:	f8d7 30a4 	ldr.w	r3, [r7, #164]	; 0xa4
 8003fa0:	fa93 f3a3 	rbit	r3, r3
 8003fa4:	f8c7 30a0 	str.w	r3, [r7, #160]	; 0xa0
  return result;
 8003fa8:	f8d7 30a0 	ldr.w	r3, [r7, #160]	; 0xa0
 8003fac:	f8c7 30a8 	str.w	r3, [r7, #168]	; 0xa8
  if (value == 0U)
 8003fb0:	f8d7 30a8 	ldr.w	r3, [r7, #168]	; 0xa8
 8003fb4:	2b00      	cmp	r3, #0
 8003fb6:	d101      	bne.n	8003fbc <HAL_ADC_ConfigChannel+0x240>
    return 32U;
 8003fb8:	2320      	movs	r3, #32
 8003fba:	e004      	b.n	8003fc6 <HAL_ADC_ConfigChannel+0x24a>
  return __builtin_clz(value);
 8003fbc:	f8d7 30a8 	ldr.w	r3, [r7, #168]	; 0xa8
 8003fc0:	fab3 f383 	clz	r3, r3
 8003fc4:	b2db      	uxtb	r3, r3
 8003fc6:	461a      	mov	r2, r3
            == __LL_ADC_CHANNEL_TO_DECIMAL_NB(sConfig->Channel))
 8003fc8:	683b      	ldr	r3, [r7, #0]
 8003fca:	681b      	ldr	r3, [r3, #0]
 8003fcc:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8003fd0:	2b00      	cmp	r3, #0
 8003fd2:	d105      	bne.n	8003fe0 <HAL_ADC_ConfigChannel+0x264>
 8003fd4:	683b      	ldr	r3, [r7, #0]
 8003fd6:	681b      	ldr	r3, [r3, #0]
 8003fd8:	0e9b      	lsrs	r3, r3, #26
 8003fda:	f003 031f 	and.w	r3, r3, #31
 8003fde:	e018      	b.n	8004012 <HAL_ADC_ConfigChannel+0x296>
 8003fe0:	683b      	ldr	r3, [r7, #0]
 8003fe2:	681b      	ldr	r3, [r3, #0]
 8003fe4:	f8c7 3098 	str.w	r3, [r7, #152]	; 0x98
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003fe8:	f8d7 3098 	ldr.w	r3, [r7, #152]	; 0x98
 8003fec:	fa93 f3a3 	rbit	r3, r3
 8003ff0:	f8c7 3094 	str.w	r3, [r7, #148]	; 0x94
  return result;
 8003ff4:	f8d7 3094 	ldr.w	r3, [r7, #148]	; 0x94
 8003ff8:	f8c7 309c 	str.w	r3, [r7, #156]	; 0x9c
  if (value == 0U)
 8003ffc:	f8d7 309c 	ldr.w	r3, [r7, #156]	; 0x9c
 8004000:	2b00      	cmp	r3, #0
 8004002:	d101      	bne.n	8004008 <HAL_ADC_ConfigChannel+0x28c>
    return 32U;
 8004004:	2320      	movs	r3, #32
 8004006:	e004      	b.n	8004012 <HAL_ADC_ConfigChannel+0x296>
  return __builtin_clz(value);
 8004008:	f8d7 309c 	ldr.w	r3, [r7, #156]	; 0x9c
 800400c:	fab3 f383 	clz	r3, r3
 8004010:	b2db      	uxtb	r3, r3
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_2))
 8004012:	429a      	cmp	r2, r3
 8004014:	d106      	bne.n	8004024 <HAL_ADC_ConfigChannel+0x2a8>
        {
          LL_ADC_SetOffsetState(hadc->Instance, LL_ADC_OFFSET_2, LL_ADC_OFFSET_DISABLE);
 8004016:	687b      	ldr	r3, [r7, #4]
 8004018:	681b      	ldr	r3, [r3, #0]
 800401a:	2200      	movs	r2, #0
 800401c:	2101      	movs	r1, #1
 800401e:	4618      	mov	r0, r3
 8004020:	f7ff fae4 	bl	80035ec <LL_ADC_SetOffsetState>
        }
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_3))
 8004024:	687b      	ldr	r3, [r7, #4]
 8004026:	681b      	ldr	r3, [r3, #0]
 8004028:	2102      	movs	r1, #2
 800402a:	4618      	mov	r0, r3
 800402c:	f7ff fac8 	bl	80035c0 <LL_ADC_GetOffsetChannel>
 8004030:	4603      	mov	r3, r0
 8004032:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8004036:	2b00      	cmp	r3, #0
 8004038:	d10a      	bne.n	8004050 <HAL_ADC_ConfigChannel+0x2d4>
 800403a:	687b      	ldr	r3, [r7, #4]
 800403c:	681b      	ldr	r3, [r3, #0]
 800403e:	2102      	movs	r1, #2
 8004040:	4618      	mov	r0, r3
 8004042:	f7ff fabd 	bl	80035c0 <LL_ADC_GetOffsetChannel>
 8004046:	4603      	mov	r3, r0
 8004048:	0e9b      	lsrs	r3, r3, #26
 800404a:	f003 021f 	and.w	r2, r3, #31
 800404e:	e01e      	b.n	800408e <HAL_ADC_ConfigChannel+0x312>
 8004050:	687b      	ldr	r3, [r7, #4]
 8004052:	681b      	ldr	r3, [r3, #0]
 8004054:	2102      	movs	r1, #2
 8004056:	4618      	mov	r0, r3
 8004058:	f7ff fab2 	bl	80035c0 <LL_ADC_GetOffsetChannel>
 800405c:	4603      	mov	r3, r0
 800405e:	f8c7 308c 	str.w	r3, [r7, #140]	; 0x8c
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8004062:	f8d7 308c 	ldr.w	r3, [r7, #140]	; 0x8c
 8004066:	fa93 f3a3 	rbit	r3, r3
 800406a:	f8c7 3088 	str.w	r3, [r7, #136]	; 0x88
  return result;
 800406e:	f8d7 3088 	ldr.w	r3, [r7, #136]	; 0x88
 8004072:	f8c7 3090 	str.w	r3, [r7, #144]	; 0x90
  if (value == 0U)
 8004076:	f8d7 3090 	ldr.w	r3, [r7, #144]	; 0x90
 800407a:	2b00      	cmp	r3, #0
 800407c:	d101      	bne.n	8004082 <HAL_ADC_ConfigChannel+0x306>
    return 32U;
 800407e:	2320      	movs	r3, #32
 8004080:	e004      	b.n	800408c <HAL_ADC_ConfigChannel+0x310>
  return __builtin_clz(value);
 8004082:	f8d7 3090 	ldr.w	r3, [r7, #144]	; 0x90
 8004086:	fab3 f383 	clz	r3, r3
 800408a:	b2db      	uxtb	r3, r3
 800408c:	461a      	mov	r2, r3
            == __LL_ADC_CHANNEL_TO_DECIMAL_NB(sConfig->Channel))
 800408e:	683b      	ldr	r3, [r7, #0]
 8004090:	681b      	ldr	r3, [r3, #0]
 8004092:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8004096:	2b00      	cmp	r3, #0
 8004098:	d105      	bne.n	80040a6 <HAL_ADC_ConfigChannel+0x32a>
 800409a:	683b      	ldr	r3, [r7, #0]
 800409c:	681b      	ldr	r3, [r3, #0]
 800409e:	0e9b      	lsrs	r3, r3, #26
 80040a0:	f003 031f 	and.w	r3, r3, #31
 80040a4:	e016      	b.n	80040d4 <HAL_ADC_ConfigChannel+0x358>
 80040a6:	683b      	ldr	r3, [r7, #0]
 80040a8:	681b      	ldr	r3, [r3, #0]
 80040aa:	f8c7 3080 	str.w	r3, [r7, #128]	; 0x80
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80040ae:	f8d7 3080 	ldr.w	r3, [r7, #128]	; 0x80
 80040b2:	fa93 f3a3 	rbit	r3, r3
 80040b6:	67fb      	str	r3, [r7, #124]	; 0x7c
  return result;
 80040b8:	6ffb      	ldr	r3, [r7, #124]	; 0x7c
 80040ba:	f8c7 3084 	str.w	r3, [r7, #132]	; 0x84
  if (value == 0U)
 80040be:	f8d7 3084 	ldr.w	r3, [r7, #132]	; 0x84
 80040c2:	2b00      	cmp	r3, #0
 80040c4:	d101      	bne.n	80040ca <HAL_ADC_ConfigChannel+0x34e>
    return 32U;
 80040c6:	2320      	movs	r3, #32
 80040c8:	e004      	b.n	80040d4 <HAL_ADC_ConfigChannel+0x358>
  return __builtin_clz(value);
 80040ca:	f8d7 3084 	ldr.w	r3, [r7, #132]	; 0x84
 80040ce:	fab3 f383 	clz	r3, r3
 80040d2:	b2db      	uxtb	r3, r3
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_3))
 80040d4:	429a      	cmp	r2, r3
 80040d6:	d106      	bne.n	80040e6 <HAL_ADC_ConfigChannel+0x36a>
        {
          LL_ADC_SetOffsetState(hadc->Instance, LL_ADC_OFFSET_3, LL_ADC_OFFSET_DISABLE);
 80040d8:	687b      	ldr	r3, [r7, #4]
 80040da:	681b      	ldr	r3, [r3, #0]
 80040dc:	2200      	movs	r2, #0
 80040de:	2102      	movs	r1, #2
 80040e0:	4618      	mov	r0, r3
 80040e2:	f7ff fa83 	bl	80035ec <LL_ADC_SetOffsetState>
        }
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_4))
 80040e6:	687b      	ldr	r3, [r7, #4]
 80040e8:	681b      	ldr	r3, [r3, #0]
 80040ea:	2103      	movs	r1, #3
 80040ec:	4618      	mov	r0, r3
 80040ee:	f7ff fa67 	bl	80035c0 <LL_ADC_GetOffsetChannel>
 80040f2:	4603      	mov	r3, r0
 80040f4:	f3c3 0312 	ubfx	r3, r3, #0, #19
 80040f8:	2b00      	cmp	r3, #0
 80040fa:	d10a      	bne.n	8004112 <HAL_ADC_ConfigChannel+0x396>
 80040fc:	687b      	ldr	r3, [r7, #4]
 80040fe:	681b      	ldr	r3, [r3, #0]
 8004100:	2103      	movs	r1, #3
 8004102:	4618      	mov	r0, r3
 8004104:	f7ff fa5c 	bl	80035c0 <LL_ADC_GetOffsetChannel>
 8004108:	4603      	mov	r3, r0
 800410a:	0e9b      	lsrs	r3, r3, #26
 800410c:	f003 021f 	and.w	r2, r3, #31
 8004110:	e017      	b.n	8004142 <HAL_ADC_ConfigChannel+0x3c6>
 8004112:	687b      	ldr	r3, [r7, #4]
 8004114:	681b      	ldr	r3, [r3, #0]
 8004116:	2103      	movs	r1, #3
 8004118:	4618      	mov	r0, r3
 800411a:	f7ff fa51 	bl	80035c0 <LL_ADC_GetOffsetChannel>
 800411e:	4603      	mov	r3, r0
 8004120:	677b      	str	r3, [r7, #116]	; 0x74
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8004122:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 8004124:	fa93 f3a3 	rbit	r3, r3
 8004128:	673b      	str	r3, [r7, #112]	; 0x70
  return result;
 800412a:	6f3b      	ldr	r3, [r7, #112]	; 0x70
 800412c:	67bb      	str	r3, [r7, #120]	; 0x78
  if (value == 0U)
 800412e:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 8004130:	2b00      	cmp	r3, #0
 8004132:	d101      	bne.n	8004138 <HAL_ADC_ConfigChannel+0x3bc>
    return 32U;
 8004134:	2320      	movs	r3, #32
 8004136:	e003      	b.n	8004140 <HAL_ADC_ConfigChannel+0x3c4>
  return __builtin_clz(value);
 8004138:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 800413a:	fab3 f383 	clz	r3, r3
 800413e:	b2db      	uxtb	r3, r3
 8004140:	461a      	mov	r2, r3
            == __LL_ADC_CHANNEL_TO_DECIMAL_NB(sConfig->Channel))
 8004142:	683b      	ldr	r3, [r7, #0]
 8004144:	681b      	ldr	r3, [r3, #0]
 8004146:	f3c3 0312 	ubfx	r3, r3, #0, #19
 800414a:	2b00      	cmp	r3, #0
 800414c:	d105      	bne.n	800415a <HAL_ADC_ConfigChannel+0x3de>
 800414e:	683b      	ldr	r3, [r7, #0]
 8004150:	681b      	ldr	r3, [r3, #0]
 8004152:	0e9b      	lsrs	r3, r3, #26
 8004154:	f003 031f 	and.w	r3, r3, #31
 8004158:	e011      	b.n	800417e <HAL_ADC_ConfigChannel+0x402>
 800415a:	683b      	ldr	r3, [r7, #0]
 800415c:	681b      	ldr	r3, [r3, #0]
 800415e:	66bb      	str	r3, [r7, #104]	; 0x68
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8004160:	6ebb      	ldr	r3, [r7, #104]	; 0x68
 8004162:	fa93 f3a3 	rbit	r3, r3
 8004166:	667b      	str	r3, [r7, #100]	; 0x64
  return result;
 8004168:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 800416a:	66fb      	str	r3, [r7, #108]	; 0x6c
  if (value == 0U)
 800416c:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 800416e:	2b00      	cmp	r3, #0
 8004170:	d101      	bne.n	8004176 <HAL_ADC_ConfigChannel+0x3fa>
    return 32U;
 8004172:	2320      	movs	r3, #32
 8004174:	e003      	b.n	800417e <HAL_ADC_ConfigChannel+0x402>
  return __builtin_clz(value);
 8004176:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8004178:	fab3 f383 	clz	r3, r3
 800417c:	b2db      	uxtb	r3, r3
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_4))
 800417e:	429a      	cmp	r2, r3
 8004180:	d106      	bne.n	8004190 <HAL_ADC_ConfigChannel+0x414>
        {
          LL_ADC_SetOffsetState(hadc->Instance, LL_ADC_OFFSET_4, LL_ADC_OFFSET_DISABLE);
 8004182:	687b      	ldr	r3, [r7, #4]
 8004184:	681b      	ldr	r3, [r3, #0]
 8004186:	2200      	movs	r2, #0
 8004188:	2103      	movs	r1, #3
 800418a:	4618      	mov	r0, r3
 800418c:	f7ff fa2e 	bl	80035ec <LL_ADC_SetOffsetState>
    }

    /* Parameters update conditioned to ADC state:                              */
    /* Parameters that can be updated only when ADC is disabled:                */
    /*  - Single or differential mode                                           */
    if (LL_ADC_IsEnabled(hadc->Instance) == 0UL)
 8004190:	687b      	ldr	r3, [r7, #4]
 8004192:	681b      	ldr	r3, [r3, #0]
 8004194:	4618      	mov	r0, r3
 8004196:	f7ff fb49 	bl	800382c <LL_ADC_IsEnabled>
 800419a:	4603      	mov	r3, r0
 800419c:	2b00      	cmp	r3, #0
 800419e:	f040 813f 	bne.w	8004420 <HAL_ADC_ConfigChannel+0x6a4>
    {
      /* Set mode single-ended or differential input of the selected ADC channel */
      LL_ADC_SetChannelSingleDiff(hadc->Instance, sConfig->Channel, sConfig->SingleDiff);
 80041a2:	687b      	ldr	r3, [r7, #4]
 80041a4:	6818      	ldr	r0, [r3, #0]
 80041a6:	683b      	ldr	r3, [r7, #0]
 80041a8:	6819      	ldr	r1, [r3, #0]
 80041aa:	683b      	ldr	r3, [r7, #0]
 80041ac:	68db      	ldr	r3, [r3, #12]
 80041ae:	461a      	mov	r2, r3
 80041b0:	f7ff faa2 	bl	80036f8 <LL_ADC_SetChannelSingleDiff>

      /* Configuration of differential mode */
      if (sConfig->SingleDiff == ADC_DIFFERENTIAL_ENDED)
 80041b4:	683b      	ldr	r3, [r7, #0]
 80041b6:	68db      	ldr	r3, [r3, #12]
 80041b8:	4a8e      	ldr	r2, [pc, #568]	; (80043f4 <HAL_ADC_ConfigChannel+0x678>)
 80041ba:	4293      	cmp	r3, r2
 80041bc:	f040 8130 	bne.w	8004420 <HAL_ADC_ConfigChannel+0x6a4>
      {
        /* Set sampling time of the selected ADC channel */
        /* Note: ADC channel number masked with value "0x1F" to ensure shift value within 32 bits range */
        LL_ADC_SetChannelSamplingTime(hadc->Instance,
 80041c0:	687b      	ldr	r3, [r7, #4]
 80041c2:	6818      	ldr	r0, [r3, #0]
                                      (uint32_t)(__LL_ADC_DECIMAL_NB_TO_CHANNEL((__LL_ADC_CHANNEL_TO_DECIMAL_NB((uint32_t)sConfig->Channel) + 1UL) & 0x1FUL)),
 80041c4:	683b      	ldr	r3, [r7, #0]
 80041c6:	681b      	ldr	r3, [r3, #0]
 80041c8:	f3c3 0312 	ubfx	r3, r3, #0, #19
 80041cc:	2b00      	cmp	r3, #0
 80041ce:	d10b      	bne.n	80041e8 <HAL_ADC_ConfigChannel+0x46c>
 80041d0:	683b      	ldr	r3, [r7, #0]
 80041d2:	681b      	ldr	r3, [r3, #0]
 80041d4:	0e9b      	lsrs	r3, r3, #26
 80041d6:	3301      	adds	r3, #1
 80041d8:	f003 031f 	and.w	r3, r3, #31
 80041dc:	2b09      	cmp	r3, #9
 80041de:	bf94      	ite	ls
 80041e0:	2301      	movls	r3, #1
 80041e2:	2300      	movhi	r3, #0
 80041e4:	b2db      	uxtb	r3, r3
 80041e6:	e019      	b.n	800421c <HAL_ADC_ConfigChannel+0x4a0>
 80041e8:	683b      	ldr	r3, [r7, #0]
 80041ea:	681b      	ldr	r3, [r3, #0]
 80041ec:	65fb      	str	r3, [r7, #92]	; 0x5c
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80041ee:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 80041f0:	fa93 f3a3 	rbit	r3, r3
 80041f4:	65bb      	str	r3, [r7, #88]	; 0x58
  return result;
 80041f6:	6dbb      	ldr	r3, [r7, #88]	; 0x58
 80041f8:	663b      	str	r3, [r7, #96]	; 0x60
  if (value == 0U)
 80041fa:	6e3b      	ldr	r3, [r7, #96]	; 0x60
 80041fc:	2b00      	cmp	r3, #0
 80041fe:	d101      	bne.n	8004204 <HAL_ADC_ConfigChannel+0x488>
    return 32U;
 8004200:	2320      	movs	r3, #32
 8004202:	e003      	b.n	800420c <HAL_ADC_ConfigChannel+0x490>
  return __builtin_clz(value);
 8004204:	6e3b      	ldr	r3, [r7, #96]	; 0x60
 8004206:	fab3 f383 	clz	r3, r3
 800420a:	b2db      	uxtb	r3, r3
 800420c:	3301      	adds	r3, #1
 800420e:	f003 031f 	and.w	r3, r3, #31
 8004212:	2b09      	cmp	r3, #9
 8004214:	bf94      	ite	ls
 8004216:	2301      	movls	r3, #1
 8004218:	2300      	movhi	r3, #0
 800421a:	b2db      	uxtb	r3, r3
        LL_ADC_SetChannelSamplingTime(hadc->Instance,
 800421c:	2b00      	cmp	r3, #0
 800421e:	d079      	beq.n	8004314 <HAL_ADC_ConfigChannel+0x598>
                                      (uint32_t)(__LL_ADC_DECIMAL_NB_TO_CHANNEL((__LL_ADC_CHANNEL_TO_DECIMAL_NB((uint32_t)sConfig->Channel) + 1UL) & 0x1FUL)),
 8004220:	683b      	ldr	r3, [r7, #0]
 8004222:	681b      	ldr	r3, [r3, #0]
 8004224:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8004228:	2b00      	cmp	r3, #0
 800422a:	d107      	bne.n	800423c <HAL_ADC_ConfigChannel+0x4c0>
 800422c:	683b      	ldr	r3, [r7, #0]
 800422e:	681b      	ldr	r3, [r3, #0]
 8004230:	0e9b      	lsrs	r3, r3, #26
 8004232:	3301      	adds	r3, #1
 8004234:	069b      	lsls	r3, r3, #26
 8004236:	f003 42f8 	and.w	r2, r3, #2080374784	; 0x7c000000
 800423a:	e015      	b.n	8004268 <HAL_ADC_ConfigChannel+0x4ec>
 800423c:	683b      	ldr	r3, [r7, #0]
 800423e:	681b      	ldr	r3, [r3, #0]
 8004240:	653b      	str	r3, [r7, #80]	; 0x50
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8004242:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8004244:	fa93 f3a3 	rbit	r3, r3
 8004248:	64fb      	str	r3, [r7, #76]	; 0x4c
  return result;
 800424a:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 800424c:	657b      	str	r3, [r7, #84]	; 0x54
  if (value == 0U)
 800424e:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 8004250:	2b00      	cmp	r3, #0
 8004252:	d101      	bne.n	8004258 <HAL_ADC_ConfigChannel+0x4dc>
    return 32U;
 8004254:	2320      	movs	r3, #32
 8004256:	e003      	b.n	8004260 <HAL_ADC_ConfigChannel+0x4e4>
  return __builtin_clz(value);
 8004258:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 800425a:	fab3 f383 	clz	r3, r3
 800425e:	b2db      	uxtb	r3, r3
 8004260:	3301      	adds	r3, #1
 8004262:	069b      	lsls	r3, r3, #26
 8004264:	f003 42f8 	and.w	r2, r3, #2080374784	; 0x7c000000
 8004268:	683b      	ldr	r3, [r7, #0]
 800426a:	681b      	ldr	r3, [r3, #0]
 800426c:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8004270:	2b00      	cmp	r3, #0
 8004272:	d109      	bne.n	8004288 <HAL_ADC_ConfigChannel+0x50c>
 8004274:	683b      	ldr	r3, [r7, #0]
 8004276:	681b      	ldr	r3, [r3, #0]
 8004278:	0e9b      	lsrs	r3, r3, #26
 800427a:	3301      	adds	r3, #1
 800427c:	f003 031f 	and.w	r3, r3, #31
 8004280:	2101      	movs	r1, #1
 8004282:	fa01 f303 	lsl.w	r3, r1, r3
 8004286:	e017      	b.n	80042b8 <HAL_ADC_ConfigChannel+0x53c>
 8004288:	683b      	ldr	r3, [r7, #0]
 800428a:	681b      	ldr	r3, [r3, #0]
 800428c:	647b      	str	r3, [r7, #68]	; 0x44
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800428e:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8004290:	fa93 f3a3 	rbit	r3, r3
 8004294:	643b      	str	r3, [r7, #64]	; 0x40
  return result;
 8004296:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8004298:	64bb      	str	r3, [r7, #72]	; 0x48
  if (value == 0U)
 800429a:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 800429c:	2b00      	cmp	r3, #0
 800429e:	d101      	bne.n	80042a4 <HAL_ADC_ConfigChannel+0x528>
    return 32U;
 80042a0:	2320      	movs	r3, #32
 80042a2:	e003      	b.n	80042ac <HAL_ADC_ConfigChannel+0x530>
  return __builtin_clz(value);
 80042a4:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 80042a6:	fab3 f383 	clz	r3, r3
 80042aa:	b2db      	uxtb	r3, r3
 80042ac:	3301      	adds	r3, #1
 80042ae:	f003 031f 	and.w	r3, r3, #31
 80042b2:	2101      	movs	r1, #1
 80042b4:	fa01 f303 	lsl.w	r3, r1, r3
 80042b8:	ea42 0103 	orr.w	r1, r2, r3
 80042bc:	683b      	ldr	r3, [r7, #0]
 80042be:	681b      	ldr	r3, [r3, #0]
 80042c0:	f3c3 0312 	ubfx	r3, r3, #0, #19
 80042c4:	2b00      	cmp	r3, #0
 80042c6:	d10a      	bne.n	80042de <HAL_ADC_ConfigChannel+0x562>
 80042c8:	683b      	ldr	r3, [r7, #0]
 80042ca:	681b      	ldr	r3, [r3, #0]
 80042cc:	0e9b      	lsrs	r3, r3, #26
 80042ce:	3301      	adds	r3, #1
 80042d0:	f003 021f 	and.w	r2, r3, #31
 80042d4:	4613      	mov	r3, r2
 80042d6:	005b      	lsls	r3, r3, #1
 80042d8:	4413      	add	r3, r2
 80042da:	051b      	lsls	r3, r3, #20
 80042dc:	e018      	b.n	8004310 <HAL_ADC_ConfigChannel+0x594>
 80042de:	683b      	ldr	r3, [r7, #0]
 80042e0:	681b      	ldr	r3, [r3, #0]
 80042e2:	63bb      	str	r3, [r7, #56]	; 0x38
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80042e4:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80042e6:	fa93 f3a3 	rbit	r3, r3
 80042ea:	637b      	str	r3, [r7, #52]	; 0x34
  return result;
 80042ec:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80042ee:	63fb      	str	r3, [r7, #60]	; 0x3c
  if (value == 0U)
 80042f0:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 80042f2:	2b00      	cmp	r3, #0
 80042f4:	d101      	bne.n	80042fa <HAL_ADC_ConfigChannel+0x57e>
    return 32U;
 80042f6:	2320      	movs	r3, #32
 80042f8:	e003      	b.n	8004302 <HAL_ADC_ConfigChannel+0x586>
  return __builtin_clz(value);
 80042fa:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 80042fc:	fab3 f383 	clz	r3, r3
 8004300:	b2db      	uxtb	r3, r3
 8004302:	3301      	adds	r3, #1
 8004304:	f003 021f 	and.w	r2, r3, #31
 8004308:	4613      	mov	r3, r2
 800430a:	005b      	lsls	r3, r3, #1
 800430c:	4413      	add	r3, r2
 800430e:	051b      	lsls	r3, r3, #20
        LL_ADC_SetChannelSamplingTime(hadc->Instance,
 8004310:	430b      	orrs	r3, r1
 8004312:	e080      	b.n	8004416 <HAL_ADC_ConfigChannel+0x69a>
                                      (uint32_t)(__LL_ADC_DECIMAL_NB_TO_CHANNEL((__LL_ADC_CHANNEL_TO_DECIMAL_NB((uint32_t)sConfig->Channel) + 1UL) & 0x1FUL)),
 8004314:	683b      	ldr	r3, [r7, #0]
 8004316:	681b      	ldr	r3, [r3, #0]
 8004318:	f3c3 0312 	ubfx	r3, r3, #0, #19
 800431c:	2b00      	cmp	r3, #0
 800431e:	d107      	bne.n	8004330 <HAL_ADC_ConfigChannel+0x5b4>
 8004320:	683b      	ldr	r3, [r7, #0]
 8004322:	681b      	ldr	r3, [r3, #0]
 8004324:	0e9b      	lsrs	r3, r3, #26
 8004326:	3301      	adds	r3, #1
 8004328:	069b      	lsls	r3, r3, #26
 800432a:	f003 42f8 	and.w	r2, r3, #2080374784	; 0x7c000000
 800432e:	e015      	b.n	800435c <HAL_ADC_ConfigChannel+0x5e0>
 8004330:	683b      	ldr	r3, [r7, #0]
 8004332:	681b      	ldr	r3, [r3, #0]
 8004334:	62fb      	str	r3, [r7, #44]	; 0x2c
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8004336:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8004338:	fa93 f3a3 	rbit	r3, r3
 800433c:	62bb      	str	r3, [r7, #40]	; 0x28
  return result;
 800433e:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8004340:	633b      	str	r3, [r7, #48]	; 0x30
  if (value == 0U)
 8004342:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8004344:	2b00      	cmp	r3, #0
 8004346:	d101      	bne.n	800434c <HAL_ADC_ConfigChannel+0x5d0>
    return 32U;
 8004348:	2320      	movs	r3, #32
 800434a:	e003      	b.n	8004354 <HAL_ADC_ConfigChannel+0x5d8>
  return __builtin_clz(value);
 800434c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800434e:	fab3 f383 	clz	r3, r3
 8004352:	b2db      	uxtb	r3, r3
 8004354:	3301      	adds	r3, #1
 8004356:	069b      	lsls	r3, r3, #26
 8004358:	f003 42f8 	and.w	r2, r3, #2080374784	; 0x7c000000
 800435c:	683b      	ldr	r3, [r7, #0]
 800435e:	681b      	ldr	r3, [r3, #0]
 8004360:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8004364:	2b00      	cmp	r3, #0
 8004366:	d109      	bne.n	800437c <HAL_ADC_ConfigChannel+0x600>
 8004368:	683b      	ldr	r3, [r7, #0]
 800436a:	681b      	ldr	r3, [r3, #0]
 800436c:	0e9b      	lsrs	r3, r3, #26
 800436e:	3301      	adds	r3, #1
 8004370:	f003 031f 	and.w	r3, r3, #31
 8004374:	2101      	movs	r1, #1
 8004376:	fa01 f303 	lsl.w	r3, r1, r3
 800437a:	e017      	b.n	80043ac <HAL_ADC_ConfigChannel+0x630>
 800437c:	683b      	ldr	r3, [r7, #0]
 800437e:	681b      	ldr	r3, [r3, #0]
 8004380:	623b      	str	r3, [r7, #32]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8004382:	6a3b      	ldr	r3, [r7, #32]
 8004384:	fa93 f3a3 	rbit	r3, r3
 8004388:	61fb      	str	r3, [r7, #28]
  return result;
 800438a:	69fb      	ldr	r3, [r7, #28]
 800438c:	627b      	str	r3, [r7, #36]	; 0x24
  if (value == 0U)
 800438e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004390:	2b00      	cmp	r3, #0
 8004392:	d101      	bne.n	8004398 <HAL_ADC_ConfigChannel+0x61c>
    return 32U;
 8004394:	2320      	movs	r3, #32
 8004396:	e003      	b.n	80043a0 <HAL_ADC_ConfigChannel+0x624>
  return __builtin_clz(value);
 8004398:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800439a:	fab3 f383 	clz	r3, r3
 800439e:	b2db      	uxtb	r3, r3
 80043a0:	3301      	adds	r3, #1
 80043a2:	f003 031f 	and.w	r3, r3, #31
 80043a6:	2101      	movs	r1, #1
 80043a8:	fa01 f303 	lsl.w	r3, r1, r3
 80043ac:	ea42 0103 	orr.w	r1, r2, r3
 80043b0:	683b      	ldr	r3, [r7, #0]
 80043b2:	681b      	ldr	r3, [r3, #0]
 80043b4:	f3c3 0312 	ubfx	r3, r3, #0, #19
 80043b8:	2b00      	cmp	r3, #0
 80043ba:	d10d      	bne.n	80043d8 <HAL_ADC_ConfigChannel+0x65c>
 80043bc:	683b      	ldr	r3, [r7, #0]
 80043be:	681b      	ldr	r3, [r3, #0]
 80043c0:	0e9b      	lsrs	r3, r3, #26
 80043c2:	3301      	adds	r3, #1
 80043c4:	f003 021f 	and.w	r2, r3, #31
 80043c8:	4613      	mov	r3, r2
 80043ca:	005b      	lsls	r3, r3, #1
 80043cc:	4413      	add	r3, r2
 80043ce:	3b1e      	subs	r3, #30
 80043d0:	051b      	lsls	r3, r3, #20
 80043d2:	f043 7300 	orr.w	r3, r3, #33554432	; 0x2000000
 80043d6:	e01d      	b.n	8004414 <HAL_ADC_ConfigChannel+0x698>
 80043d8:	683b      	ldr	r3, [r7, #0]
 80043da:	681b      	ldr	r3, [r3, #0]
 80043dc:	617b      	str	r3, [r7, #20]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80043de:	697b      	ldr	r3, [r7, #20]
 80043e0:	fa93 f3a3 	rbit	r3, r3
 80043e4:	613b      	str	r3, [r7, #16]
  return result;
 80043e6:	693b      	ldr	r3, [r7, #16]
 80043e8:	61bb      	str	r3, [r7, #24]
  if (value == 0U)
 80043ea:	69bb      	ldr	r3, [r7, #24]
 80043ec:	2b00      	cmp	r3, #0
 80043ee:	d103      	bne.n	80043f8 <HAL_ADC_ConfigChannel+0x67c>
    return 32U;
 80043f0:	2320      	movs	r3, #32
 80043f2:	e005      	b.n	8004400 <HAL_ADC_ConfigChannel+0x684>
 80043f4:	407f0000 	.word	0x407f0000
  return __builtin_clz(value);
 80043f8:	69bb      	ldr	r3, [r7, #24]
 80043fa:	fab3 f383 	clz	r3, r3
 80043fe:	b2db      	uxtb	r3, r3
 8004400:	3301      	adds	r3, #1
 8004402:	f003 021f 	and.w	r2, r3, #31
 8004406:	4613      	mov	r3, r2
 8004408:	005b      	lsls	r3, r3, #1
 800440a:	4413      	add	r3, r2
 800440c:	3b1e      	subs	r3, #30
 800440e:	051b      	lsls	r3, r3, #20
 8004410:	f043 7300 	orr.w	r3, r3, #33554432	; 0x2000000
        LL_ADC_SetChannelSamplingTime(hadc->Instance,
 8004414:	430b      	orrs	r3, r1
 8004416:	683a      	ldr	r2, [r7, #0]
 8004418:	6892      	ldr	r2, [r2, #8]
 800441a:	4619      	mov	r1, r3
 800441c:	f7ff f940 	bl	80036a0 <LL_ADC_SetChannelSamplingTime>
    /* If internal channel selected, enable dedicated internal buffers and    */
    /* paths.                                                                 */
    /* Note: these internal measurement paths can be disabled using           */
    /* HAL_ADC_DeInit().                                                      */

    if (__LL_ADC_IS_CHANNEL_INTERNAL(sConfig->Channel))
 8004420:	683b      	ldr	r3, [r7, #0]
 8004422:	681a      	ldr	r2, [r3, #0]
 8004424:	4b3d      	ldr	r3, [pc, #244]	; (800451c <HAL_ADC_ConfigChannel+0x7a0>)
 8004426:	4013      	ands	r3, r2
 8004428:	2b00      	cmp	r3, #0
 800442a:	d06c      	beq.n	8004506 <HAL_ADC_ConfigChannel+0x78a>
    {
      tmp_config_internal_channel = LL_ADC_GetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance));
 800442c:	483c      	ldr	r0, [pc, #240]	; (8004520 <HAL_ADC_ConfigChannel+0x7a4>)
 800442e:	f7ff f895 	bl	800355c <LL_ADC_GetCommonPathInternalCh>
 8004432:	f8c7 00c4 	str.w	r0, [r7, #196]	; 0xc4

      /* If the requested internal measurement path has already been enabled, */
      /* bypass the configuration processing.                                 */
      if ((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR)
 8004436:	683b      	ldr	r3, [r7, #0]
 8004438:	681b      	ldr	r3, [r3, #0]
 800443a:	4a3a      	ldr	r2, [pc, #232]	; (8004524 <HAL_ADC_ConfigChannel+0x7a8>)
 800443c:	4293      	cmp	r3, r2
 800443e:	d127      	bne.n	8004490 <HAL_ADC_ConfigChannel+0x714>
          && ((tmp_config_internal_channel & LL_ADC_PATH_INTERNAL_TEMPSENSOR) == 0UL))
 8004440:	f8d7 30c4 	ldr.w	r3, [r7, #196]	; 0xc4
 8004444:	f403 0300 	and.w	r3, r3, #8388608	; 0x800000
 8004448:	2b00      	cmp	r3, #0
 800444a:	d121      	bne.n	8004490 <HAL_ADC_ConfigChannel+0x714>
      {
        if (ADC_TEMPERATURE_SENSOR_INSTANCE(hadc))
 800444c:	687b      	ldr	r3, [r7, #4]
 800444e:	681b      	ldr	r3, [r3, #0]
 8004450:	4a35      	ldr	r2, [pc, #212]	; (8004528 <HAL_ADC_ConfigChannel+0x7ac>)
 8004452:	4293      	cmp	r3, r2
 8004454:	d157      	bne.n	8004506 <HAL_ADC_ConfigChannel+0x78a>
        {
          LL_ADC_SetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance),
 8004456:	f8d7 30c4 	ldr.w	r3, [r7, #196]	; 0xc4
 800445a:	f443 0300 	orr.w	r3, r3, #8388608	; 0x800000
 800445e:	4619      	mov	r1, r3
 8004460:	482f      	ldr	r0, [pc, #188]	; (8004520 <HAL_ADC_ConfigChannel+0x7a4>)
 8004462:	f7ff f868 	bl	8003536 <LL_ADC_SetCommonPathInternalCh>
          /* Delay for temperature sensor stabilization time */
          /* Wait loop initialization and execution */
          /* Note: Variable divided by 2 to compensate partially              */
          /*       CPU processing cycles, scaling in us split to not          */
          /*       exceed 32 bits register capacity and handle low frequency. */
          wait_loop_index = ((LL_ADC_DELAY_TEMPSENSOR_STAB_US / 10UL) * ((SystemCoreClock / (100000UL * 2UL)) + 1UL));
 8004466:	4b31      	ldr	r3, [pc, #196]	; (800452c <HAL_ADC_ConfigChannel+0x7b0>)
 8004468:	681b      	ldr	r3, [r3, #0]
 800446a:	099b      	lsrs	r3, r3, #6
 800446c:	4a30      	ldr	r2, [pc, #192]	; (8004530 <HAL_ADC_ConfigChannel+0x7b4>)
 800446e:	fba2 2303 	umull	r2, r3, r2, r3
 8004472:	099b      	lsrs	r3, r3, #6
 8004474:	1c5a      	adds	r2, r3, #1
 8004476:	4613      	mov	r3, r2
 8004478:	005b      	lsls	r3, r3, #1
 800447a:	4413      	add	r3, r2
 800447c:	009b      	lsls	r3, r3, #2
 800447e:	60fb      	str	r3, [r7, #12]
          while (wait_loop_index != 0UL)
 8004480:	e002      	b.n	8004488 <HAL_ADC_ConfigChannel+0x70c>
          {
            wait_loop_index--;
 8004482:	68fb      	ldr	r3, [r7, #12]
 8004484:	3b01      	subs	r3, #1
 8004486:	60fb      	str	r3, [r7, #12]
          while (wait_loop_index != 0UL)
 8004488:	68fb      	ldr	r3, [r7, #12]
 800448a:	2b00      	cmp	r3, #0
 800448c:	d1f9      	bne.n	8004482 <HAL_ADC_ConfigChannel+0x706>
        if (ADC_TEMPERATURE_SENSOR_INSTANCE(hadc))
 800448e:	e03a      	b.n	8004506 <HAL_ADC_ConfigChannel+0x78a>
          }
        }
      }
      else if ((sConfig->Channel == ADC_CHANNEL_VBAT) && ((tmp_config_internal_channel & LL_ADC_PATH_INTERNAL_VBAT) == 0UL))
 8004490:	683b      	ldr	r3, [r7, #0]
 8004492:	681b      	ldr	r3, [r3, #0]
 8004494:	4a27      	ldr	r2, [pc, #156]	; (8004534 <HAL_ADC_ConfigChannel+0x7b8>)
 8004496:	4293      	cmp	r3, r2
 8004498:	d113      	bne.n	80044c2 <HAL_ADC_ConfigChannel+0x746>
 800449a:	f8d7 30c4 	ldr.w	r3, [r7, #196]	; 0xc4
 800449e:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 80044a2:	2b00      	cmp	r3, #0
 80044a4:	d10d      	bne.n	80044c2 <HAL_ADC_ConfigChannel+0x746>
      {
        if (ADC_BATTERY_VOLTAGE_INSTANCE(hadc))
 80044a6:	687b      	ldr	r3, [r7, #4]
 80044a8:	681b      	ldr	r3, [r3, #0]
 80044aa:	4a1f      	ldr	r2, [pc, #124]	; (8004528 <HAL_ADC_ConfigChannel+0x7ac>)
 80044ac:	4293      	cmp	r3, r2
 80044ae:	d12a      	bne.n	8004506 <HAL_ADC_ConfigChannel+0x78a>
        {
          LL_ADC_SetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance),
 80044b0:	f8d7 30c4 	ldr.w	r3, [r7, #196]	; 0xc4
 80044b4:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 80044b8:	4619      	mov	r1, r3
 80044ba:	4819      	ldr	r0, [pc, #100]	; (8004520 <HAL_ADC_ConfigChannel+0x7a4>)
 80044bc:	f7ff f83b 	bl	8003536 <LL_ADC_SetCommonPathInternalCh>
        if (ADC_BATTERY_VOLTAGE_INSTANCE(hadc))
 80044c0:	e021      	b.n	8004506 <HAL_ADC_ConfigChannel+0x78a>
                                         LL_ADC_PATH_INTERNAL_VBAT | tmp_config_internal_channel);
        }
      }
      else if ((sConfig->Channel == ADC_CHANNEL_VREFINT)
 80044c2:	683b      	ldr	r3, [r7, #0]
 80044c4:	681b      	ldr	r3, [r3, #0]
 80044c6:	4a1c      	ldr	r2, [pc, #112]	; (8004538 <HAL_ADC_ConfigChannel+0x7bc>)
 80044c8:	4293      	cmp	r3, r2
 80044ca:	d11c      	bne.n	8004506 <HAL_ADC_ConfigChannel+0x78a>
               && ((tmp_config_internal_channel & LL_ADC_PATH_INTERNAL_VREFINT) == 0UL))
 80044cc:	f8d7 30c4 	ldr.w	r3, [r7, #196]	; 0xc4
 80044d0:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 80044d4:	2b00      	cmp	r3, #0
 80044d6:	d116      	bne.n	8004506 <HAL_ADC_ConfigChannel+0x78a>
      {
        if (ADC_VREFINT_INSTANCE(hadc))
 80044d8:	687b      	ldr	r3, [r7, #4]
 80044da:	681b      	ldr	r3, [r3, #0]
 80044dc:	4a12      	ldr	r2, [pc, #72]	; (8004528 <HAL_ADC_ConfigChannel+0x7ac>)
 80044de:	4293      	cmp	r3, r2
 80044e0:	d111      	bne.n	8004506 <HAL_ADC_ConfigChannel+0x78a>
        {
          LL_ADC_SetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance),
 80044e2:	f8d7 30c4 	ldr.w	r3, [r7, #196]	; 0xc4
 80044e6:	f443 0380 	orr.w	r3, r3, #4194304	; 0x400000
 80044ea:	4619      	mov	r1, r3
 80044ec:	480c      	ldr	r0, [pc, #48]	; (8004520 <HAL_ADC_ConfigChannel+0x7a4>)
 80044ee:	f7ff f822 	bl	8003536 <LL_ADC_SetCommonPathInternalCh>
 80044f2:	e008      	b.n	8004506 <HAL_ADC_ConfigChannel+0x78a>
  /* channel could be done on neither of the channel configuration structure  */
  /* parameters.                                                              */
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 80044f4:	687b      	ldr	r3, [r7, #4]
 80044f6:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80044f8:	f043 0220 	orr.w	r2, r3, #32
 80044fc:	687b      	ldr	r3, [r7, #4]
 80044fe:	655a      	str	r2, [r3, #84]	; 0x54

    tmp_hal_status = HAL_ERROR;
 8004500:	2301      	movs	r3, #1
 8004502:	f887 30d7 	strb.w	r3, [r7, #215]	; 0xd7
  }

  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 8004506:	687b      	ldr	r3, [r7, #4]
 8004508:	2200      	movs	r2, #0
 800450a:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

  /* Return function status */
  return tmp_hal_status;
 800450e:	f897 30d7 	ldrb.w	r3, [r7, #215]	; 0xd7
}
 8004512:	4618      	mov	r0, r3
 8004514:	37d8      	adds	r7, #216	; 0xd8
 8004516:	46bd      	mov	sp, r7
 8004518:	bd80      	pop	{r7, pc}
 800451a:	bf00      	nop
 800451c:	80080000 	.word	0x80080000
 8004520:	50040300 	.word	0x50040300
 8004524:	c7520000 	.word	0xc7520000
 8004528:	50040000 	.word	0x50040000
 800452c:	20000024 	.word	0x20000024
 8004530:	053e2d63 	.word	0x053e2d63
 8004534:	cb840000 	.word	0xcb840000
 8004538:	80000001 	.word	0x80000001

0800453c <ADC_Enable>:
  *         and voltage regulator must be enabled (done into HAL_ADC_Init()).
  * @param hadc ADC handle
  * @retval HAL status.
  */
HAL_StatusTypeDef ADC_Enable(ADC_HandleTypeDef *hadc)
{
 800453c:	b580      	push	{r7, lr}
 800453e:	b084      	sub	sp, #16
 8004540:	af00      	add	r7, sp, #0
 8004542:	6078      	str	r0, [r7, #4]

  /* ADC enable and wait for ADC ready (in case of ADC is disabled or         */
  /* enabling phase not yet completed: flag ADC ready not yet set).           */
  /* Timeout implemented to not be stuck if ADC cannot be enabled (possible   */
  /* causes: ADC clock not running, ...).                                     */
  if (LL_ADC_IsEnabled(hadc->Instance) == 0UL)
 8004544:	687b      	ldr	r3, [r7, #4]
 8004546:	681b      	ldr	r3, [r3, #0]
 8004548:	4618      	mov	r0, r3
 800454a:	f7ff f96f 	bl	800382c <LL_ADC_IsEnabled>
 800454e:	4603      	mov	r3, r0
 8004550:	2b00      	cmp	r3, #0
 8004552:	d14d      	bne.n	80045f0 <ADC_Enable+0xb4>
  {
    /* Check if conditions to enable the ADC are fulfilled */
    if ((hadc->Instance->CR & (ADC_CR_ADCAL | ADC_CR_JADSTP | ADC_CR_ADSTP | ADC_CR_JADSTART | ADC_CR_ADSTART
 8004554:	687b      	ldr	r3, [r7, #4]
 8004556:	681b      	ldr	r3, [r3, #0]
 8004558:	689a      	ldr	r2, [r3, #8]
 800455a:	4b28      	ldr	r3, [pc, #160]	; (80045fc <ADC_Enable+0xc0>)
 800455c:	4013      	ands	r3, r2
 800455e:	2b00      	cmp	r3, #0
 8004560:	d00d      	beq.n	800457e <ADC_Enable+0x42>
                               | ADC_CR_ADDIS | ADC_CR_ADEN)) != 0UL)
    {
      /* Update ADC state machine to error */
      SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8004562:	687b      	ldr	r3, [r7, #4]
 8004564:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8004566:	f043 0210 	orr.w	r2, r3, #16
 800456a:	687b      	ldr	r3, [r7, #4]
 800456c:	655a      	str	r2, [r3, #84]	; 0x54

      /* Set ADC error code to ADC peripheral internal error */
      SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 800456e:	687b      	ldr	r3, [r7, #4]
 8004570:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8004572:	f043 0201 	orr.w	r2, r3, #1
 8004576:	687b      	ldr	r3, [r7, #4]
 8004578:	659a      	str	r2, [r3, #88]	; 0x58

      return HAL_ERROR;
 800457a:	2301      	movs	r3, #1
 800457c:	e039      	b.n	80045f2 <ADC_Enable+0xb6>
    }

    /* Enable the ADC peripheral */
    LL_ADC_Enable(hadc->Instance);
 800457e:	687b      	ldr	r3, [r7, #4]
 8004580:	681b      	ldr	r3, [r3, #0]
 8004582:	4618      	mov	r0, r3
 8004584:	f7ff f92a 	bl	80037dc <LL_ADC_Enable>

    /* Wait for ADC effectively enabled */
    tickstart = HAL_GetTick();
 8004588:	f7fe ffb6 	bl	80034f8 <HAL_GetTick>
 800458c:	60f8      	str	r0, [r7, #12]

    while (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_RDY) == 0UL)
 800458e:	e028      	b.n	80045e2 <ADC_Enable+0xa6>
          The workaround is to continue setting ADEN until ADRDY is becomes 1.
          Additionally, ADC_ENABLE_TIMEOUT is defined to encompass this
          4 ADC clock cycle duration */
      /* Note: Test of ADC enabled required due to hardware constraint to     */
      /*       not enable ADC if already enabled.                             */
      if (LL_ADC_IsEnabled(hadc->Instance) == 0UL)
 8004590:	687b      	ldr	r3, [r7, #4]
 8004592:	681b      	ldr	r3, [r3, #0]
 8004594:	4618      	mov	r0, r3
 8004596:	f7ff f949 	bl	800382c <LL_ADC_IsEnabled>
 800459a:	4603      	mov	r3, r0
 800459c:	2b00      	cmp	r3, #0
 800459e:	d104      	bne.n	80045aa <ADC_Enable+0x6e>
      {
        LL_ADC_Enable(hadc->Instance);
 80045a0:	687b      	ldr	r3, [r7, #4]
 80045a2:	681b      	ldr	r3, [r3, #0]
 80045a4:	4618      	mov	r0, r3
 80045a6:	f7ff f919 	bl	80037dc <LL_ADC_Enable>
      }

      if ((HAL_GetTick() - tickstart) > ADC_ENABLE_TIMEOUT)
 80045aa:	f7fe ffa5 	bl	80034f8 <HAL_GetTick>
 80045ae:	4602      	mov	r2, r0
 80045b0:	68fb      	ldr	r3, [r7, #12]
 80045b2:	1ad3      	subs	r3, r2, r3
 80045b4:	2b02      	cmp	r3, #2
 80045b6:	d914      	bls.n	80045e2 <ADC_Enable+0xa6>
      {
        /* New check to avoid false timeout detection in case of preemption */
        if (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_RDY) == 0UL)
 80045b8:	687b      	ldr	r3, [r7, #4]
 80045ba:	681b      	ldr	r3, [r3, #0]
 80045bc:	681b      	ldr	r3, [r3, #0]
 80045be:	f003 0301 	and.w	r3, r3, #1
 80045c2:	2b01      	cmp	r3, #1
 80045c4:	d00d      	beq.n	80045e2 <ADC_Enable+0xa6>
        {
          /* Update ADC state machine to error */
          SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 80045c6:	687b      	ldr	r3, [r7, #4]
 80045c8:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80045ca:	f043 0210 	orr.w	r2, r3, #16
 80045ce:	687b      	ldr	r3, [r7, #4]
 80045d0:	655a      	str	r2, [r3, #84]	; 0x54

          /* Set ADC error code to ADC peripheral internal error */
          SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 80045d2:	687b      	ldr	r3, [r7, #4]
 80045d4:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80045d6:	f043 0201 	orr.w	r2, r3, #1
 80045da:	687b      	ldr	r3, [r7, #4]
 80045dc:	659a      	str	r2, [r3, #88]	; 0x58

          return HAL_ERROR;
 80045de:	2301      	movs	r3, #1
 80045e0:	e007      	b.n	80045f2 <ADC_Enable+0xb6>
    while (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_RDY) == 0UL)
 80045e2:	687b      	ldr	r3, [r7, #4]
 80045e4:	681b      	ldr	r3, [r3, #0]
 80045e6:	681b      	ldr	r3, [r3, #0]
 80045e8:	f003 0301 	and.w	r3, r3, #1
 80045ec:	2b01      	cmp	r3, #1
 80045ee:	d1cf      	bne.n	8004590 <ADC_Enable+0x54>
      }
    }
  }

  /* Return HAL status */
  return HAL_OK;
 80045f0:	2300      	movs	r3, #0
}
 80045f2:	4618      	mov	r0, r3
 80045f4:	3710      	adds	r7, #16
 80045f6:	46bd      	mov	sp, r7
 80045f8:	bd80      	pop	{r7, pc}
 80045fa:	bf00      	nop
 80045fc:	8000003f 	.word	0x8000003f

08004600 <ADC_Disable>:
  *         stopped.
  * @param hadc ADC handle
  * @retval HAL status.
  */
HAL_StatusTypeDef ADC_Disable(ADC_HandleTypeDef *hadc)
{
 8004600:	b580      	push	{r7, lr}
 8004602:	b084      	sub	sp, #16
 8004604:	af00      	add	r7, sp, #0
 8004606:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  const uint32_t tmp_adc_is_disable_on_going = LL_ADC_IsDisableOngoing(hadc->Instance);
 8004608:	687b      	ldr	r3, [r7, #4]
 800460a:	681b      	ldr	r3, [r3, #0]
 800460c:	4618      	mov	r0, r3
 800460e:	f7ff f920 	bl	8003852 <LL_ADC_IsDisableOngoing>
 8004612:	60f8      	str	r0, [r7, #12]

  /* Verification if ADC is not already disabled:                             */
  /* Note: forbidden to disable ADC (set bit ADC_CR_ADDIS) if ADC is already  */
  /*       disabled.                                                          */
  if ((LL_ADC_IsEnabled(hadc->Instance) != 0UL)
 8004614:	687b      	ldr	r3, [r7, #4]
 8004616:	681b      	ldr	r3, [r3, #0]
 8004618:	4618      	mov	r0, r3
 800461a:	f7ff f907 	bl	800382c <LL_ADC_IsEnabled>
 800461e:	4603      	mov	r3, r0
 8004620:	2b00      	cmp	r3, #0
 8004622:	d047      	beq.n	80046b4 <ADC_Disable+0xb4>
      && (tmp_adc_is_disable_on_going == 0UL)
 8004624:	68fb      	ldr	r3, [r7, #12]
 8004626:	2b00      	cmp	r3, #0
 8004628:	d144      	bne.n	80046b4 <ADC_Disable+0xb4>
     )
  {
    /* Check if conditions to disable the ADC are fulfilled */
    if ((hadc->Instance->CR & (ADC_CR_JADSTART | ADC_CR_ADSTART | ADC_CR_ADEN)) == ADC_CR_ADEN)
 800462a:	687b      	ldr	r3, [r7, #4]
 800462c:	681b      	ldr	r3, [r3, #0]
 800462e:	689b      	ldr	r3, [r3, #8]
 8004630:	f003 030d 	and.w	r3, r3, #13
 8004634:	2b01      	cmp	r3, #1
 8004636:	d10c      	bne.n	8004652 <ADC_Disable+0x52>
    {
      /* Disable the ADC peripheral */
      LL_ADC_Disable(hadc->Instance);
 8004638:	687b      	ldr	r3, [r7, #4]
 800463a:	681b      	ldr	r3, [r3, #0]
 800463c:	4618      	mov	r0, r3
 800463e:	f7ff f8e1 	bl	8003804 <LL_ADC_Disable>
      __HAL_ADC_CLEAR_FLAG(hadc, (ADC_FLAG_EOSMP | ADC_FLAG_RDY));
 8004642:	687b      	ldr	r3, [r7, #4]
 8004644:	681b      	ldr	r3, [r3, #0]
 8004646:	2203      	movs	r2, #3
 8004648:	601a      	str	r2, [r3, #0]
      return HAL_ERROR;
    }

    /* Wait for ADC effectively disabled */
    /* Get tick count */
    tickstart = HAL_GetTick();
 800464a:	f7fe ff55 	bl	80034f8 <HAL_GetTick>
 800464e:	60b8      	str	r0, [r7, #8]

    while ((hadc->Instance->CR & ADC_CR_ADEN) != 0UL)
 8004650:	e029      	b.n	80046a6 <ADC_Disable+0xa6>
      SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8004652:	687b      	ldr	r3, [r7, #4]
 8004654:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8004656:	f043 0210 	orr.w	r2, r3, #16
 800465a:	687b      	ldr	r3, [r7, #4]
 800465c:	655a      	str	r2, [r3, #84]	; 0x54
      SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 800465e:	687b      	ldr	r3, [r7, #4]
 8004660:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8004662:	f043 0201 	orr.w	r2, r3, #1
 8004666:	687b      	ldr	r3, [r7, #4]
 8004668:	659a      	str	r2, [r3, #88]	; 0x58
      return HAL_ERROR;
 800466a:	2301      	movs	r3, #1
 800466c:	e023      	b.n	80046b6 <ADC_Disable+0xb6>
    {
      if ((HAL_GetTick() - tickstart) > ADC_DISABLE_TIMEOUT)
 800466e:	f7fe ff43 	bl	80034f8 <HAL_GetTick>
 8004672:	4602      	mov	r2, r0
 8004674:	68bb      	ldr	r3, [r7, #8]
 8004676:	1ad3      	subs	r3, r2, r3
 8004678:	2b02      	cmp	r3, #2
 800467a:	d914      	bls.n	80046a6 <ADC_Disable+0xa6>
      {
        /* New check to avoid false timeout detection in case of preemption */
        if ((hadc->Instance->CR & ADC_CR_ADEN) != 0UL)
 800467c:	687b      	ldr	r3, [r7, #4]
 800467e:	681b      	ldr	r3, [r3, #0]
 8004680:	689b      	ldr	r3, [r3, #8]
 8004682:	f003 0301 	and.w	r3, r3, #1
 8004686:	2b00      	cmp	r3, #0
 8004688:	d00d      	beq.n	80046a6 <ADC_Disable+0xa6>
        {
          /* Update ADC state machine to error */
          SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 800468a:	687b      	ldr	r3, [r7, #4]
 800468c:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800468e:	f043 0210 	orr.w	r2, r3, #16
 8004692:	687b      	ldr	r3, [r7, #4]
 8004694:	655a      	str	r2, [r3, #84]	; 0x54

          /* Set ADC error code to ADC peripheral internal error */
          SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8004696:	687b      	ldr	r3, [r7, #4]
 8004698:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800469a:	f043 0201 	orr.w	r2, r3, #1
 800469e:	687b      	ldr	r3, [r7, #4]
 80046a0:	659a      	str	r2, [r3, #88]	; 0x58

          return HAL_ERROR;
 80046a2:	2301      	movs	r3, #1
 80046a4:	e007      	b.n	80046b6 <ADC_Disable+0xb6>
    while ((hadc->Instance->CR & ADC_CR_ADEN) != 0UL)
 80046a6:	687b      	ldr	r3, [r7, #4]
 80046a8:	681b      	ldr	r3, [r3, #0]
 80046aa:	689b      	ldr	r3, [r3, #8]
 80046ac:	f003 0301 	and.w	r3, r3, #1
 80046b0:	2b00      	cmp	r3, #0
 80046b2:	d1dc      	bne.n	800466e <ADC_Disable+0x6e>
      }
    }
  }

  /* Return HAL status */
  return HAL_OK;
 80046b4:	2300      	movs	r3, #0
}
 80046b6:	4618      	mov	r0, r3
 80046b8:	3710      	adds	r7, #16
 80046ba:	46bd      	mov	sp, r7
 80046bc:	bd80      	pop	{r7, pc}

080046be <LL_ADC_StartCalibration>:
{
 80046be:	b480      	push	{r7}
 80046c0:	b083      	sub	sp, #12
 80046c2:	af00      	add	r7, sp, #0
 80046c4:	6078      	str	r0, [r7, #4]
 80046c6:	6039      	str	r1, [r7, #0]
  MODIFY_REG(ADCx->CR,
 80046c8:	687b      	ldr	r3, [r7, #4]
 80046ca:	689b      	ldr	r3, [r3, #8]
 80046cc:	f023 4340 	bic.w	r3, r3, #3221225472	; 0xc0000000
 80046d0:	f023 033f 	bic.w	r3, r3, #63	; 0x3f
 80046d4:	683a      	ldr	r2, [r7, #0]
 80046d6:	f002 4280 	and.w	r2, r2, #1073741824	; 0x40000000
 80046da:	4313      	orrs	r3, r2
 80046dc:	f043 4200 	orr.w	r2, r3, #2147483648	; 0x80000000
 80046e0:	687b      	ldr	r3, [r7, #4]
 80046e2:	609a      	str	r2, [r3, #8]
}
 80046e4:	bf00      	nop
 80046e6:	370c      	adds	r7, #12
 80046e8:	46bd      	mov	sp, r7
 80046ea:	f85d 7b04 	ldr.w	r7, [sp], #4
 80046ee:	4770      	bx	lr

080046f0 <LL_ADC_IsCalibrationOnGoing>:
{
 80046f0:	b480      	push	{r7}
 80046f2:	b083      	sub	sp, #12
 80046f4:	af00      	add	r7, sp, #0
 80046f6:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADCAL) == (ADC_CR_ADCAL)) ? 1UL : 0UL);
 80046f8:	687b      	ldr	r3, [r7, #4]
 80046fa:	689b      	ldr	r3, [r3, #8]
 80046fc:	f003 4300 	and.w	r3, r3, #2147483648	; 0x80000000
 8004700:	f1b3 4f00 	cmp.w	r3, #2147483648	; 0x80000000
 8004704:	d101      	bne.n	800470a <LL_ADC_IsCalibrationOnGoing+0x1a>
 8004706:	2301      	movs	r3, #1
 8004708:	e000      	b.n	800470c <LL_ADC_IsCalibrationOnGoing+0x1c>
 800470a:	2300      	movs	r3, #0
}
 800470c:	4618      	mov	r0, r3
 800470e:	370c      	adds	r7, #12
 8004710:	46bd      	mov	sp, r7
 8004712:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004716:	4770      	bx	lr

08004718 <HAL_ADCEx_Calibration_Start>:
  *           @arg @ref ADC_SINGLE_ENDED       Channel in mode input single ended
  *           @arg @ref ADC_DIFFERENTIAL_ENDED Channel in mode input differential ended
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADCEx_Calibration_Start(ADC_HandleTypeDef *hadc, uint32_t SingleDiff)
{
 8004718:	b580      	push	{r7, lr}
 800471a:	b084      	sub	sp, #16
 800471c:	af00      	add	r7, sp, #0
 800471e:	6078      	str	r0, [r7, #4]
 8004720:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef tmp_hal_status;
  __IO uint32_t wait_loop_index = 0UL;
 8004722:	2300      	movs	r3, #0
 8004724:	60bb      	str	r3, [r7, #8]
  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));
  assert_param(IS_ADC_SINGLE_DIFFERENTIAL(SingleDiff));

  /* Process locked */
  __HAL_LOCK(hadc);
 8004726:	687b      	ldr	r3, [r7, #4]
 8004728:	f893 3050 	ldrb.w	r3, [r3, #80]	; 0x50
 800472c:	2b01      	cmp	r3, #1
 800472e:	d101      	bne.n	8004734 <HAL_ADCEx_Calibration_Start+0x1c>
 8004730:	2302      	movs	r3, #2
 8004732:	e04d      	b.n	80047d0 <HAL_ADCEx_Calibration_Start+0xb8>
 8004734:	687b      	ldr	r3, [r7, #4]
 8004736:	2201      	movs	r2, #1
 8004738:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

  /* Calibration prerequisite: ADC must be disabled. */

  /* Disable the ADC (if not already disabled) */
  tmp_hal_status = ADC_Disable(hadc);
 800473c:	6878      	ldr	r0, [r7, #4]
 800473e:	f7ff ff5f 	bl	8004600 <ADC_Disable>
 8004742:	4603      	mov	r3, r0
 8004744:	73fb      	strb	r3, [r7, #15]

  /* Check if ADC is effectively disabled */
  if (tmp_hal_status == HAL_OK)
 8004746:	7bfb      	ldrb	r3, [r7, #15]
 8004748:	2b00      	cmp	r3, #0
 800474a:	d136      	bne.n	80047ba <HAL_ADCEx_Calibration_Start+0xa2>
  {
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 800474c:	687b      	ldr	r3, [r7, #4]
 800474e:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8004750:	f423 5388 	bic.w	r3, r3, #4352	; 0x1100
 8004754:	f023 0302 	bic.w	r3, r3, #2
 8004758:	f043 0202 	orr.w	r2, r3, #2
 800475c:	687b      	ldr	r3, [r7, #4]
 800475e:	655a      	str	r2, [r3, #84]	; 0x54
                      HAL_ADC_STATE_REG_BUSY | HAL_ADC_STATE_INJ_BUSY,
                      HAL_ADC_STATE_BUSY_INTERNAL);

    /* Start ADC calibration in mode single-ended or differential */
    LL_ADC_StartCalibration(hadc->Instance, SingleDiff);
 8004760:	687b      	ldr	r3, [r7, #4]
 8004762:	681b      	ldr	r3, [r3, #0]
 8004764:	6839      	ldr	r1, [r7, #0]
 8004766:	4618      	mov	r0, r3
 8004768:	f7ff ffa9 	bl	80046be <LL_ADC_StartCalibration>

    /* Wait for calibration completion */
    while (LL_ADC_IsCalibrationOnGoing(hadc->Instance) != 0UL)
 800476c:	e014      	b.n	8004798 <HAL_ADCEx_Calibration_Start+0x80>
    {
      wait_loop_index++;
 800476e:	68bb      	ldr	r3, [r7, #8]
 8004770:	3301      	adds	r3, #1
 8004772:	60bb      	str	r3, [r7, #8]
      if (wait_loop_index >= ADC_CALIBRATION_TIMEOUT)
 8004774:	68bb      	ldr	r3, [r7, #8]
 8004776:	f5b3 2f91 	cmp.w	r3, #296960	; 0x48800
 800477a:	d30d      	bcc.n	8004798 <HAL_ADCEx_Calibration_Start+0x80>
      {
        /* Update ADC state machine to error */
        ADC_STATE_CLR_SET(hadc->State,
 800477c:	687b      	ldr	r3, [r7, #4]
 800477e:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8004780:	f023 0312 	bic.w	r3, r3, #18
 8004784:	f043 0210 	orr.w	r2, r3, #16
 8004788:	687b      	ldr	r3, [r7, #4]
 800478a:	655a      	str	r2, [r3, #84]	; 0x54
                          HAL_ADC_STATE_BUSY_INTERNAL,
                          HAL_ADC_STATE_ERROR_INTERNAL);

        /* Process unlocked */
        __HAL_UNLOCK(hadc);
 800478c:	687b      	ldr	r3, [r7, #4]
 800478e:	2200      	movs	r2, #0
 8004790:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

        return HAL_ERROR;
 8004794:	2301      	movs	r3, #1
 8004796:	e01b      	b.n	80047d0 <HAL_ADCEx_Calibration_Start+0xb8>
    while (LL_ADC_IsCalibrationOnGoing(hadc->Instance) != 0UL)
 8004798:	687b      	ldr	r3, [r7, #4]
 800479a:	681b      	ldr	r3, [r3, #0]
 800479c:	4618      	mov	r0, r3
 800479e:	f7ff ffa7 	bl	80046f0 <LL_ADC_IsCalibrationOnGoing>
 80047a2:	4603      	mov	r3, r0
 80047a4:	2b00      	cmp	r3, #0
 80047a6:	d1e2      	bne.n	800476e <HAL_ADCEx_Calibration_Start+0x56>
      }
    }

    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 80047a8:	687b      	ldr	r3, [r7, #4]
 80047aa:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80047ac:	f023 0303 	bic.w	r3, r3, #3
 80047b0:	f043 0201 	orr.w	r2, r3, #1
 80047b4:	687b      	ldr	r3, [r7, #4]
 80047b6:	655a      	str	r2, [r3, #84]	; 0x54
 80047b8:	e005      	b.n	80047c6 <HAL_ADCEx_Calibration_Start+0xae>
                      HAL_ADC_STATE_BUSY_INTERNAL,
                      HAL_ADC_STATE_READY);
  }
  else
  {
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 80047ba:	687b      	ldr	r3, [r7, #4]
 80047bc:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80047be:	f043 0210 	orr.w	r2, r3, #16
 80047c2:	687b      	ldr	r3, [r7, #4]
 80047c4:	655a      	str	r2, [r3, #84]	; 0x54
    /* Note: No need to update variable "tmp_hal_status" here: already set    */
    /*       to state "HAL_ERROR" by function disabling the ADC.              */
  }

  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 80047c6:	687b      	ldr	r3, [r7, #4]
 80047c8:	2200      	movs	r2, #0
 80047ca:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

  /* Return function status */
  return tmp_hal_status;
 80047ce:	7bfb      	ldrb	r3, [r7, #15]
}
 80047d0:	4618      	mov	r0, r3
 80047d2:	3710      	adds	r7, #16
 80047d4:	46bd      	mov	sp, r7
 80047d6:	bd80      	pop	{r7, pc}

080047d8 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 80047d8:	b480      	push	{r7}
 80047da:	b085      	sub	sp, #20
 80047dc:	af00      	add	r7, sp, #0
 80047de:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 80047e0:	687b      	ldr	r3, [r7, #4]
 80047e2:	f003 0307 	and.w	r3, r3, #7
 80047e6:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 80047e8:	4b0c      	ldr	r3, [pc, #48]	; (800481c <__NVIC_SetPriorityGrouping+0x44>)
 80047ea:	68db      	ldr	r3, [r3, #12]
 80047ec:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 80047ee:	68ba      	ldr	r2, [r7, #8]
 80047f0:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 80047f4:	4013      	ands	r3, r2
 80047f6:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 80047f8:	68fb      	ldr	r3, [r7, #12]
 80047fa:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 80047fc:	68bb      	ldr	r3, [r7, #8]
 80047fe:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8004800:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 8004804:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8004808:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 800480a:	4a04      	ldr	r2, [pc, #16]	; (800481c <__NVIC_SetPriorityGrouping+0x44>)
 800480c:	68bb      	ldr	r3, [r7, #8]
 800480e:	60d3      	str	r3, [r2, #12]
}
 8004810:	bf00      	nop
 8004812:	3714      	adds	r7, #20
 8004814:	46bd      	mov	sp, r7
 8004816:	f85d 7b04 	ldr.w	r7, [sp], #4
 800481a:	4770      	bx	lr
 800481c:	e000ed00 	.word	0xe000ed00

08004820 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8004820:	b480      	push	{r7}
 8004822:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8004824:	4b04      	ldr	r3, [pc, #16]	; (8004838 <__NVIC_GetPriorityGrouping+0x18>)
 8004826:	68db      	ldr	r3, [r3, #12]
 8004828:	0a1b      	lsrs	r3, r3, #8
 800482a:	f003 0307 	and.w	r3, r3, #7
}
 800482e:	4618      	mov	r0, r3
 8004830:	46bd      	mov	sp, r7
 8004832:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004836:	4770      	bx	lr
 8004838:	e000ed00 	.word	0xe000ed00

0800483c <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 800483c:	b480      	push	{r7}
 800483e:	b083      	sub	sp, #12
 8004840:	af00      	add	r7, sp, #0
 8004842:	4603      	mov	r3, r0
 8004844:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8004846:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800484a:	2b00      	cmp	r3, #0
 800484c:	db0b      	blt.n	8004866 <__NVIC_EnableIRQ+0x2a>
  {
    __COMPILER_BARRIER();
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 800484e:	79fb      	ldrb	r3, [r7, #7]
 8004850:	f003 021f 	and.w	r2, r3, #31
 8004854:	4907      	ldr	r1, [pc, #28]	; (8004874 <__NVIC_EnableIRQ+0x38>)
 8004856:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800485a:	095b      	lsrs	r3, r3, #5
 800485c:	2001      	movs	r0, #1
 800485e:	fa00 f202 	lsl.w	r2, r0, r2
 8004862:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
    __COMPILER_BARRIER();
  }
}
 8004866:	bf00      	nop
 8004868:	370c      	adds	r7, #12
 800486a:	46bd      	mov	sp, r7
 800486c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004870:	4770      	bx	lr
 8004872:	bf00      	nop
 8004874:	e000e100 	.word	0xe000e100

08004878 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8004878:	b480      	push	{r7}
 800487a:	b083      	sub	sp, #12
 800487c:	af00      	add	r7, sp, #0
 800487e:	4603      	mov	r3, r0
 8004880:	6039      	str	r1, [r7, #0]
 8004882:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8004884:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8004888:	2b00      	cmp	r3, #0
 800488a:	db0a      	blt.n	80048a2 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 800488c:	683b      	ldr	r3, [r7, #0]
 800488e:	b2da      	uxtb	r2, r3
 8004890:	490c      	ldr	r1, [pc, #48]	; (80048c4 <__NVIC_SetPriority+0x4c>)
 8004892:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8004896:	0112      	lsls	r2, r2, #4
 8004898:	b2d2      	uxtb	r2, r2
 800489a:	440b      	add	r3, r1
 800489c:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 80048a0:	e00a      	b.n	80048b8 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80048a2:	683b      	ldr	r3, [r7, #0]
 80048a4:	b2da      	uxtb	r2, r3
 80048a6:	4908      	ldr	r1, [pc, #32]	; (80048c8 <__NVIC_SetPriority+0x50>)
 80048a8:	79fb      	ldrb	r3, [r7, #7]
 80048aa:	f003 030f 	and.w	r3, r3, #15
 80048ae:	3b04      	subs	r3, #4
 80048b0:	0112      	lsls	r2, r2, #4
 80048b2:	b2d2      	uxtb	r2, r2
 80048b4:	440b      	add	r3, r1
 80048b6:	761a      	strb	r2, [r3, #24]
}
 80048b8:	bf00      	nop
 80048ba:	370c      	adds	r7, #12
 80048bc:	46bd      	mov	sp, r7
 80048be:	f85d 7b04 	ldr.w	r7, [sp], #4
 80048c2:	4770      	bx	lr
 80048c4:	e000e100 	.word	0xe000e100
 80048c8:	e000ed00 	.word	0xe000ed00

080048cc <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 80048cc:	b480      	push	{r7}
 80048ce:	b089      	sub	sp, #36	; 0x24
 80048d0:	af00      	add	r7, sp, #0
 80048d2:	60f8      	str	r0, [r7, #12]
 80048d4:	60b9      	str	r1, [r7, #8]
 80048d6:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 80048d8:	68fb      	ldr	r3, [r7, #12]
 80048da:	f003 0307 	and.w	r3, r3, #7
 80048de:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 80048e0:	69fb      	ldr	r3, [r7, #28]
 80048e2:	f1c3 0307 	rsb	r3, r3, #7
 80048e6:	2b04      	cmp	r3, #4
 80048e8:	bf28      	it	cs
 80048ea:	2304      	movcs	r3, #4
 80048ec:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 80048ee:	69fb      	ldr	r3, [r7, #28]
 80048f0:	3304      	adds	r3, #4
 80048f2:	2b06      	cmp	r3, #6
 80048f4:	d902      	bls.n	80048fc <NVIC_EncodePriority+0x30>
 80048f6:	69fb      	ldr	r3, [r7, #28]
 80048f8:	3b03      	subs	r3, #3
 80048fa:	e000      	b.n	80048fe <NVIC_EncodePriority+0x32>
 80048fc:	2300      	movs	r3, #0
 80048fe:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8004900:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 8004904:	69bb      	ldr	r3, [r7, #24]
 8004906:	fa02 f303 	lsl.w	r3, r2, r3
 800490a:	43da      	mvns	r2, r3
 800490c:	68bb      	ldr	r3, [r7, #8]
 800490e:	401a      	ands	r2, r3
 8004910:	697b      	ldr	r3, [r7, #20]
 8004912:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8004914:	f04f 31ff 	mov.w	r1, #4294967295	; 0xffffffff
 8004918:	697b      	ldr	r3, [r7, #20]
 800491a:	fa01 f303 	lsl.w	r3, r1, r3
 800491e:	43d9      	mvns	r1, r3
 8004920:	687b      	ldr	r3, [r7, #4]
 8004922:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8004924:	4313      	orrs	r3, r2
         );
}
 8004926:	4618      	mov	r0, r3
 8004928:	3724      	adds	r7, #36	; 0x24
 800492a:	46bd      	mov	sp, r7
 800492c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004930:	4770      	bx	lr
	...

08004934 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8004934:	b580      	push	{r7, lr}
 8004936:	b082      	sub	sp, #8
 8004938:	af00      	add	r7, sp, #0
 800493a:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 800493c:	687b      	ldr	r3, [r7, #4]
 800493e:	3b01      	subs	r3, #1
 8004940:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 8004944:	d301      	bcc.n	800494a <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 8004946:	2301      	movs	r3, #1
 8004948:	e00f      	b.n	800496a <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 800494a:	4a0a      	ldr	r2, [pc, #40]	; (8004974 <SysTick_Config+0x40>)
 800494c:	687b      	ldr	r3, [r7, #4]
 800494e:	3b01      	subs	r3, #1
 8004950:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8004952:	210f      	movs	r1, #15
 8004954:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 8004958:	f7ff ff8e 	bl	8004878 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 800495c:	4b05      	ldr	r3, [pc, #20]	; (8004974 <SysTick_Config+0x40>)
 800495e:	2200      	movs	r2, #0
 8004960:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8004962:	4b04      	ldr	r3, [pc, #16]	; (8004974 <SysTick_Config+0x40>)
 8004964:	2207      	movs	r2, #7
 8004966:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8004968:	2300      	movs	r3, #0
}
 800496a:	4618      	mov	r0, r3
 800496c:	3708      	adds	r7, #8
 800496e:	46bd      	mov	sp, r7
 8004970:	bd80      	pop	{r7, pc}
 8004972:	bf00      	nop
 8004974:	e000e010 	.word	0xe000e010

08004978 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ pre-emption is no more possible.
  *         The pending IRQ priority will be managed only by the subpriority.
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8004978:	b580      	push	{r7, lr}
 800497a:	b082      	sub	sp, #8
 800497c:	af00      	add	r7, sp, #0
 800497e:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));

  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8004980:	6878      	ldr	r0, [r7, #4]
 8004982:	f7ff ff29 	bl	80047d8 <__NVIC_SetPriorityGrouping>
}
 8004986:	bf00      	nop
 8004988:	3708      	adds	r7, #8
 800498a:	46bd      	mov	sp, r7
 800498c:	bd80      	pop	{r7, pc}

0800498e <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{
 800498e:	b580      	push	{r7, lr}
 8004990:	b086      	sub	sp, #24
 8004992:	af00      	add	r7, sp, #0
 8004994:	4603      	mov	r3, r0
 8004996:	60b9      	str	r1, [r7, #8]
 8004998:	607a      	str	r2, [r7, #4]
 800499a:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00;
 800499c:	2300      	movs	r3, #0
 800499e:	617b      	str	r3, [r7, #20]

  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));

  prioritygroup = NVIC_GetPriorityGrouping();
 80049a0:	f7ff ff3e 	bl	8004820 <__NVIC_GetPriorityGrouping>
 80049a4:	6178      	str	r0, [r7, #20]

  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 80049a6:	687a      	ldr	r2, [r7, #4]
 80049a8:	68b9      	ldr	r1, [r7, #8]
 80049aa:	6978      	ldr	r0, [r7, #20]
 80049ac:	f7ff ff8e 	bl	80048cc <NVIC_EncodePriority>
 80049b0:	4602      	mov	r2, r0
 80049b2:	f997 300f 	ldrsb.w	r3, [r7, #15]
 80049b6:	4611      	mov	r1, r2
 80049b8:	4618      	mov	r0, r3
 80049ba:	f7ff ff5d 	bl	8004878 <__NVIC_SetPriority>
}
 80049be:	bf00      	nop
 80049c0:	3718      	adds	r7, #24
 80049c2:	46bd      	mov	sp, r7
 80049c4:	bd80      	pop	{r7, pc}

080049c6 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32l4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 80049c6:	b580      	push	{r7, lr}
 80049c8:	b082      	sub	sp, #8
 80049ca:	af00      	add	r7, sp, #0
 80049cc:	4603      	mov	r3, r0
 80049ce:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 80049d0:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80049d4:	4618      	mov	r0, r3
 80049d6:	f7ff ff31 	bl	800483c <__NVIC_EnableIRQ>
}
 80049da:	bf00      	nop
 80049dc:	3708      	adds	r7, #8
 80049de:	46bd      	mov	sp, r7
 80049e0:	bd80      	pop	{r7, pc}

080049e2 <HAL_SYSTICK_Config>:
  * @param  TicksNumb: Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 80049e2:	b580      	push	{r7, lr}
 80049e4:	b082      	sub	sp, #8
 80049e6:	af00      	add	r7, sp, #0
 80049e8:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 80049ea:	6878      	ldr	r0, [r7, #4]
 80049ec:	f7ff ffa2 	bl	8004934 <SysTick_Config>
 80049f0:	4603      	mov	r3, r0
}
 80049f2:	4618      	mov	r0, r3
 80049f4:	3708      	adds	r7, #8
 80049f6:	46bd      	mov	sp, r7
 80049f8:	bd80      	pop	{r7, pc}
	...

080049fc <HAL_DMA_Init>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *              the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Init(DMA_HandleTypeDef *hdma)
{
 80049fc:	b480      	push	{r7}
 80049fe:	b085      	sub	sp, #20
 8004a00:	af00      	add	r7, sp, #0
 8004a02:	6078      	str	r0, [r7, #4]
  uint32_t tmp;

  /* Check the DMA handle allocation */
  if(hdma == NULL)
 8004a04:	687b      	ldr	r3, [r7, #4]
 8004a06:	2b00      	cmp	r3, #0
 8004a08:	d101      	bne.n	8004a0e <HAL_DMA_Init+0x12>
  {
    return HAL_ERROR;
 8004a0a:	2301      	movs	r3, #1
 8004a0c:	e098      	b.n	8004b40 <HAL_DMA_Init+0x144>
  assert_param(IS_DMA_PRIORITY(hdma->Init.Priority));

  assert_param(IS_DMA_ALL_REQUEST(hdma->Init.Request));

  /* Compute the channel index */
  if ((uint32_t)(hdma->Instance) < (uint32_t)(DMA2_Channel1))
 8004a0e:	687b      	ldr	r3, [r7, #4]
 8004a10:	681b      	ldr	r3, [r3, #0]
 8004a12:	461a      	mov	r2, r3
 8004a14:	4b4d      	ldr	r3, [pc, #308]	; (8004b4c <HAL_DMA_Init+0x150>)
 8004a16:	429a      	cmp	r2, r3
 8004a18:	d80f      	bhi.n	8004a3a <HAL_DMA_Init+0x3e>
  {
    /* DMA1 */
    hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA1_Channel1) / ((uint32_t)DMA1_Channel2 - (uint32_t)DMA1_Channel1)) << 2U;
 8004a1a:	687b      	ldr	r3, [r7, #4]
 8004a1c:	681b      	ldr	r3, [r3, #0]
 8004a1e:	461a      	mov	r2, r3
 8004a20:	4b4b      	ldr	r3, [pc, #300]	; (8004b50 <HAL_DMA_Init+0x154>)
 8004a22:	4413      	add	r3, r2
 8004a24:	4a4b      	ldr	r2, [pc, #300]	; (8004b54 <HAL_DMA_Init+0x158>)
 8004a26:	fba2 2303 	umull	r2, r3, r2, r3
 8004a2a:	091b      	lsrs	r3, r3, #4
 8004a2c:	009a      	lsls	r2, r3, #2
 8004a2e:	687b      	ldr	r3, [r7, #4]
 8004a30:	645a      	str	r2, [r3, #68]	; 0x44
    hdma->DmaBaseAddress = DMA1;
 8004a32:	687b      	ldr	r3, [r7, #4]
 8004a34:	4a48      	ldr	r2, [pc, #288]	; (8004b58 <HAL_DMA_Init+0x15c>)
 8004a36:	641a      	str	r2, [r3, #64]	; 0x40
 8004a38:	e00e      	b.n	8004a58 <HAL_DMA_Init+0x5c>
  }
  else
  {
    /* DMA2 */
    hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA2_Channel1) / ((uint32_t)DMA2_Channel2 - (uint32_t)DMA2_Channel1)) << 2U;
 8004a3a:	687b      	ldr	r3, [r7, #4]
 8004a3c:	681b      	ldr	r3, [r3, #0]
 8004a3e:	461a      	mov	r2, r3
 8004a40:	4b46      	ldr	r3, [pc, #280]	; (8004b5c <HAL_DMA_Init+0x160>)
 8004a42:	4413      	add	r3, r2
 8004a44:	4a43      	ldr	r2, [pc, #268]	; (8004b54 <HAL_DMA_Init+0x158>)
 8004a46:	fba2 2303 	umull	r2, r3, r2, r3
 8004a4a:	091b      	lsrs	r3, r3, #4
 8004a4c:	009a      	lsls	r2, r3, #2
 8004a4e:	687b      	ldr	r3, [r7, #4]
 8004a50:	645a      	str	r2, [r3, #68]	; 0x44
    hdma->DmaBaseAddress = DMA2;
 8004a52:	687b      	ldr	r3, [r7, #4]
 8004a54:	4a42      	ldr	r2, [pc, #264]	; (8004b60 <HAL_DMA_Init+0x164>)
 8004a56:	641a      	str	r2, [r3, #64]	; 0x40
  }

  /* Change DMA peripheral state */
  hdma->State = HAL_DMA_STATE_BUSY;
 8004a58:	687b      	ldr	r3, [r7, #4]
 8004a5a:	2202      	movs	r2, #2
 8004a5c:	f883 2025 	strb.w	r2, [r3, #37]	; 0x25

  /* Get the CR register value */
  tmp = hdma->Instance->CCR;
 8004a60:	687b      	ldr	r3, [r7, #4]
 8004a62:	681b      	ldr	r3, [r3, #0]
 8004a64:	681b      	ldr	r3, [r3, #0]
 8004a66:	60fb      	str	r3, [r7, #12]

  /* Clear PL, MSIZE, PSIZE, MINC, PINC, CIRC, DIR and MEM2MEM bits */
  tmp &= ((uint32_t)~(DMA_CCR_PL    | DMA_CCR_MSIZE  | DMA_CCR_PSIZE  |
 8004a68:	68fb      	ldr	r3, [r7, #12]
 8004a6a:	f423 43ff 	bic.w	r3, r3, #32640	; 0x7f80
 8004a6e:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8004a72:	60fb      	str	r3, [r7, #12]
                      DMA_CCR_MINC  | DMA_CCR_PINC   | DMA_CCR_CIRC   |
                      DMA_CCR_DIR   | DMA_CCR_MEM2MEM));

  /* Prepare the DMA Channel configuration */
  tmp |=  hdma->Init.Direction        |
 8004a74:	687b      	ldr	r3, [r7, #4]
 8004a76:	689a      	ldr	r2, [r3, #8]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8004a78:	687b      	ldr	r3, [r7, #4]
 8004a7a:	68db      	ldr	r3, [r3, #12]
  tmp |=  hdma->Init.Direction        |
 8004a7c:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8004a7e:	687b      	ldr	r3, [r7, #4]
 8004a80:	691b      	ldr	r3, [r3, #16]
 8004a82:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8004a84:	687b      	ldr	r3, [r7, #4]
 8004a86:	695b      	ldr	r3, [r3, #20]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8004a88:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8004a8a:	687b      	ldr	r3, [r7, #4]
 8004a8c:	699b      	ldr	r3, [r3, #24]
 8004a8e:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 8004a90:	687b      	ldr	r3, [r7, #4]
 8004a92:	69db      	ldr	r3, [r3, #28]
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8004a94:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 8004a96:	687b      	ldr	r3, [r7, #4]
 8004a98:	6a1b      	ldr	r3, [r3, #32]
 8004a9a:	4313      	orrs	r3, r2
  tmp |=  hdma->Init.Direction        |
 8004a9c:	68fa      	ldr	r2, [r7, #12]
 8004a9e:	4313      	orrs	r3, r2
 8004aa0:	60fb      	str	r3, [r7, #12]

  /* Write to DMA Channel CR register */
  hdma->Instance->CCR = tmp;
 8004aa2:	687b      	ldr	r3, [r7, #4]
 8004aa4:	681b      	ldr	r3, [r3, #0]
 8004aa6:	68fa      	ldr	r2, [r7, #12]
 8004aa8:	601a      	str	r2, [r3, #0]
#endif /* DMAMUX1 */

#if !defined (DMAMUX1)

  /* Set request selection */
  if(hdma->Init.Direction != DMA_MEMORY_TO_MEMORY)
 8004aaa:	687b      	ldr	r3, [r7, #4]
 8004aac:	689b      	ldr	r3, [r3, #8]
 8004aae:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 8004ab2:	d039      	beq.n	8004b28 <HAL_DMA_Init+0x12c>
  {
    /* Write to DMA channel selection register */
    if (DMA1 == hdma->DmaBaseAddress)
 8004ab4:	687b      	ldr	r3, [r7, #4]
 8004ab6:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004ab8:	4a27      	ldr	r2, [pc, #156]	; (8004b58 <HAL_DMA_Init+0x15c>)
 8004aba:	4293      	cmp	r3, r2
 8004abc:	d11a      	bne.n	8004af4 <HAL_DMA_Init+0xf8>
    {
      /* Reset request selection for DMA1 Channelx */
      DMA1_CSELR->CSELR &= ~(DMA_CSELR_C1S << (hdma->ChannelIndex & 0x1cU));
 8004abe:	4b29      	ldr	r3, [pc, #164]	; (8004b64 <HAL_DMA_Init+0x168>)
 8004ac0:	681a      	ldr	r2, [r3, #0]
 8004ac2:	687b      	ldr	r3, [r7, #4]
 8004ac4:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8004ac6:	f003 031c 	and.w	r3, r3, #28
 8004aca:	210f      	movs	r1, #15
 8004acc:	fa01 f303 	lsl.w	r3, r1, r3
 8004ad0:	43db      	mvns	r3, r3
 8004ad2:	4924      	ldr	r1, [pc, #144]	; (8004b64 <HAL_DMA_Init+0x168>)
 8004ad4:	4013      	ands	r3, r2
 8004ad6:	600b      	str	r3, [r1, #0]

      /* Configure request selection for DMA1 Channelx */
      DMA1_CSELR->CSELR |= (uint32_t) (hdma->Init.Request << (hdma->ChannelIndex & 0x1cU));
 8004ad8:	4b22      	ldr	r3, [pc, #136]	; (8004b64 <HAL_DMA_Init+0x168>)
 8004ada:	681a      	ldr	r2, [r3, #0]
 8004adc:	687b      	ldr	r3, [r7, #4]
 8004ade:	6859      	ldr	r1, [r3, #4]
 8004ae0:	687b      	ldr	r3, [r7, #4]
 8004ae2:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8004ae4:	f003 031c 	and.w	r3, r3, #28
 8004ae8:	fa01 f303 	lsl.w	r3, r1, r3
 8004aec:	491d      	ldr	r1, [pc, #116]	; (8004b64 <HAL_DMA_Init+0x168>)
 8004aee:	4313      	orrs	r3, r2
 8004af0:	600b      	str	r3, [r1, #0]
 8004af2:	e019      	b.n	8004b28 <HAL_DMA_Init+0x12c>
    }
    else /* DMA2 */
    {
      /* Reset request selection for DMA2 Channelx */
      DMA2_CSELR->CSELR &= ~(DMA_CSELR_C1S << (hdma->ChannelIndex & 0x1cU));
 8004af4:	4b1c      	ldr	r3, [pc, #112]	; (8004b68 <HAL_DMA_Init+0x16c>)
 8004af6:	681a      	ldr	r2, [r3, #0]
 8004af8:	687b      	ldr	r3, [r7, #4]
 8004afa:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8004afc:	f003 031c 	and.w	r3, r3, #28
 8004b00:	210f      	movs	r1, #15
 8004b02:	fa01 f303 	lsl.w	r3, r1, r3
 8004b06:	43db      	mvns	r3, r3
 8004b08:	4917      	ldr	r1, [pc, #92]	; (8004b68 <HAL_DMA_Init+0x16c>)
 8004b0a:	4013      	ands	r3, r2
 8004b0c:	600b      	str	r3, [r1, #0]

      /* Configure request selection for DMA2 Channelx */
      DMA2_CSELR->CSELR |= (uint32_t) (hdma->Init.Request << (hdma->ChannelIndex & 0x1cU));
 8004b0e:	4b16      	ldr	r3, [pc, #88]	; (8004b68 <HAL_DMA_Init+0x16c>)
 8004b10:	681a      	ldr	r2, [r3, #0]
 8004b12:	687b      	ldr	r3, [r7, #4]
 8004b14:	6859      	ldr	r1, [r3, #4]
 8004b16:	687b      	ldr	r3, [r7, #4]
 8004b18:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8004b1a:	f003 031c 	and.w	r3, r3, #28
 8004b1e:	fa01 f303 	lsl.w	r3, r1, r3
 8004b22:	4911      	ldr	r1, [pc, #68]	; (8004b68 <HAL_DMA_Init+0x16c>)
 8004b24:	4313      	orrs	r3, r2
 8004b26:	600b      	str	r3, [r1, #0]
#endif /* STM32L431xx || STM32L432xx || STM32L433xx || STM32L442xx || STM32L443xx */
       /* STM32L471xx || STM32L475xx || STM32L476xx || STM32L442xx || STM32L486xx */
       /* STM32L496xx || STM32L4A6xx                                              */

  /* Initialise the error code */
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8004b28:	687b      	ldr	r3, [r7, #4]
 8004b2a:	2200      	movs	r2, #0
 8004b2c:	63da      	str	r2, [r3, #60]	; 0x3c

  /* Initialize the DMA state*/
  hdma->State = HAL_DMA_STATE_READY;
 8004b2e:	687b      	ldr	r3, [r7, #4]
 8004b30:	2201      	movs	r2, #1
 8004b32:	f883 2025 	strb.w	r2, [r3, #37]	; 0x25

  /* Allocate lock resource and initialize it */
  hdma->Lock = HAL_UNLOCKED;
 8004b36:	687b      	ldr	r3, [r7, #4]
 8004b38:	2200      	movs	r2, #0
 8004b3a:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24

  return HAL_OK;
 8004b3e:	2300      	movs	r3, #0
}
 8004b40:	4618      	mov	r0, r3
 8004b42:	3714      	adds	r7, #20
 8004b44:	46bd      	mov	sp, r7
 8004b46:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004b4a:	4770      	bx	lr
 8004b4c:	40020407 	.word	0x40020407
 8004b50:	bffdfff8 	.word	0xbffdfff8
 8004b54:	cccccccd 	.word	0xcccccccd
 8004b58:	40020000 	.word	0x40020000
 8004b5c:	bffdfbf8 	.word	0xbffdfbf8
 8004b60:	40020400 	.word	0x40020400
 8004b64:	400200a8 	.word	0x400200a8
 8004b68:	400204a8 	.word	0x400204a8

08004b6c <HAL_DMA_Start_IT>:
  * @param  DstAddress The destination memory Buffer address
  * @param  DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Start_IT(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 8004b6c:	b580      	push	{r7, lr}
 8004b6e:	b086      	sub	sp, #24
 8004b70:	af00      	add	r7, sp, #0
 8004b72:	60f8      	str	r0, [r7, #12]
 8004b74:	60b9      	str	r1, [r7, #8]
 8004b76:	607a      	str	r2, [r7, #4]
 8004b78:	603b      	str	r3, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 8004b7a:	2300      	movs	r3, #0
 8004b7c:	75fb      	strb	r3, [r7, #23]

  /* Check the parameters */
  assert_param(IS_DMA_BUFFER_SIZE(DataLength));

  /* Process locked */
  __HAL_LOCK(hdma);
 8004b7e:	68fb      	ldr	r3, [r7, #12]
 8004b80:	f893 3024 	ldrb.w	r3, [r3, #36]	; 0x24
 8004b84:	2b01      	cmp	r3, #1
 8004b86:	d101      	bne.n	8004b8c <HAL_DMA_Start_IT+0x20>
 8004b88:	2302      	movs	r3, #2
 8004b8a:	e04b      	b.n	8004c24 <HAL_DMA_Start_IT+0xb8>
 8004b8c:	68fb      	ldr	r3, [r7, #12]
 8004b8e:	2201      	movs	r2, #1
 8004b90:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24

  if(HAL_DMA_STATE_READY == hdma->State)
 8004b94:	68fb      	ldr	r3, [r7, #12]
 8004b96:	f893 3025 	ldrb.w	r3, [r3, #37]	; 0x25
 8004b9a:	b2db      	uxtb	r3, r3
 8004b9c:	2b01      	cmp	r3, #1
 8004b9e:	d13a      	bne.n	8004c16 <HAL_DMA_Start_IT+0xaa>
  {
    /* Change DMA peripheral state */
    hdma->State = HAL_DMA_STATE_BUSY;
 8004ba0:	68fb      	ldr	r3, [r7, #12]
 8004ba2:	2202      	movs	r2, #2
 8004ba4:	f883 2025 	strb.w	r2, [r3, #37]	; 0x25
    hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8004ba8:	68fb      	ldr	r3, [r7, #12]
 8004baa:	2200      	movs	r2, #0
 8004bac:	63da      	str	r2, [r3, #60]	; 0x3c

    /* Disable the peripheral */
    __HAL_DMA_DISABLE(hdma);
 8004bae:	68fb      	ldr	r3, [r7, #12]
 8004bb0:	681b      	ldr	r3, [r3, #0]
 8004bb2:	681a      	ldr	r2, [r3, #0]
 8004bb4:	68fb      	ldr	r3, [r7, #12]
 8004bb6:	681b      	ldr	r3, [r3, #0]
 8004bb8:	f022 0201 	bic.w	r2, r2, #1
 8004bbc:	601a      	str	r2, [r3, #0]

    /* Configure the source, destination address and the data length & clear flags*/
    DMA_SetConfig(hdma, SrcAddress, DstAddress, DataLength);
 8004bbe:	683b      	ldr	r3, [r7, #0]
 8004bc0:	687a      	ldr	r2, [r7, #4]
 8004bc2:	68b9      	ldr	r1, [r7, #8]
 8004bc4:	68f8      	ldr	r0, [r7, #12]
 8004bc6:	f000 f92f 	bl	8004e28 <DMA_SetConfig>

    /* Enable the transfer complete interrupt */
    /* Enable the transfer Error interrupt */
    if(NULL != hdma->XferHalfCpltCallback )
 8004bca:	68fb      	ldr	r3, [r7, #12]
 8004bcc:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004bce:	2b00      	cmp	r3, #0
 8004bd0:	d008      	beq.n	8004be4 <HAL_DMA_Start_IT+0x78>
    {
      /* Enable the Half transfer complete interrupt as well */
      __HAL_DMA_ENABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 8004bd2:	68fb      	ldr	r3, [r7, #12]
 8004bd4:	681b      	ldr	r3, [r3, #0]
 8004bd6:	681a      	ldr	r2, [r3, #0]
 8004bd8:	68fb      	ldr	r3, [r7, #12]
 8004bda:	681b      	ldr	r3, [r3, #0]
 8004bdc:	f042 020e 	orr.w	r2, r2, #14
 8004be0:	601a      	str	r2, [r3, #0]
 8004be2:	e00f      	b.n	8004c04 <HAL_DMA_Start_IT+0x98>
    }
    else
    {
      __HAL_DMA_DISABLE_IT(hdma, DMA_IT_HT);
 8004be4:	68fb      	ldr	r3, [r7, #12]
 8004be6:	681b      	ldr	r3, [r3, #0]
 8004be8:	681a      	ldr	r2, [r3, #0]
 8004bea:	68fb      	ldr	r3, [r7, #12]
 8004bec:	681b      	ldr	r3, [r3, #0]
 8004bee:	f022 0204 	bic.w	r2, r2, #4
 8004bf2:	601a      	str	r2, [r3, #0]
      __HAL_DMA_ENABLE_IT(hdma, (DMA_IT_TC | DMA_IT_TE));
 8004bf4:	68fb      	ldr	r3, [r7, #12]
 8004bf6:	681b      	ldr	r3, [r3, #0]
 8004bf8:	681a      	ldr	r2, [r3, #0]
 8004bfa:	68fb      	ldr	r3, [r7, #12]
 8004bfc:	681b      	ldr	r3, [r3, #0]
 8004bfe:	f042 020a 	orr.w	r2, r2, #10
 8004c02:	601a      	str	r2, [r3, #0]
    }

#endif /* DMAMUX1 */

    /* Enable the Peripheral */
    __HAL_DMA_ENABLE(hdma);
 8004c04:	68fb      	ldr	r3, [r7, #12]
 8004c06:	681b      	ldr	r3, [r3, #0]
 8004c08:	681a      	ldr	r2, [r3, #0]
 8004c0a:	68fb      	ldr	r3, [r7, #12]
 8004c0c:	681b      	ldr	r3, [r3, #0]
 8004c0e:	f042 0201 	orr.w	r2, r2, #1
 8004c12:	601a      	str	r2, [r3, #0]
 8004c14:	e005      	b.n	8004c22 <HAL_DMA_Start_IT+0xb6>
  }
  else
  {
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8004c16:	68fb      	ldr	r3, [r7, #12]
 8004c18:	2200      	movs	r2, #0
 8004c1a:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24

    /* Remain BUSY */
    status = HAL_BUSY;
 8004c1e:	2302      	movs	r3, #2
 8004c20:	75fb      	strb	r3, [r7, #23]
  }
  return status;
 8004c22:	7dfb      	ldrb	r3, [r7, #23]
}
 8004c24:	4618      	mov	r0, r3
 8004c26:	3718      	adds	r7, #24
 8004c28:	46bd      	mov	sp, r7
 8004c2a:	bd80      	pop	{r7, pc}

08004c2c <HAL_DMA_Abort_IT>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *                 the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *hdma)
{
 8004c2c:	b580      	push	{r7, lr}
 8004c2e:	b084      	sub	sp, #16
 8004c30:	af00      	add	r7, sp, #0
 8004c32:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8004c34:	2300      	movs	r3, #0
 8004c36:	73fb      	strb	r3, [r7, #15]

  if(HAL_DMA_STATE_BUSY != hdma->State)
 8004c38:	687b      	ldr	r3, [r7, #4]
 8004c3a:	f893 3025 	ldrb.w	r3, [r3, #37]	; 0x25
 8004c3e:	b2db      	uxtb	r3, r3
 8004c40:	2b02      	cmp	r3, #2
 8004c42:	d005      	beq.n	8004c50 <HAL_DMA_Abort_IT+0x24>
  {
    /* no transfer ongoing */
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8004c44:	687b      	ldr	r3, [r7, #4]
 8004c46:	2204      	movs	r2, #4
 8004c48:	63da      	str	r2, [r3, #60]	; 0x3c

    status = HAL_ERROR;
 8004c4a:	2301      	movs	r3, #1
 8004c4c:	73fb      	strb	r3, [r7, #15]
 8004c4e:	e029      	b.n	8004ca4 <HAL_DMA_Abort_IT+0x78>
  }
  else
  {
    /* Disable DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 8004c50:	687b      	ldr	r3, [r7, #4]
 8004c52:	681b      	ldr	r3, [r3, #0]
 8004c54:	681a      	ldr	r2, [r3, #0]
 8004c56:	687b      	ldr	r3, [r7, #4]
 8004c58:	681b      	ldr	r3, [r3, #0]
 8004c5a:	f022 020e 	bic.w	r2, r2, #14
 8004c5e:	601a      	str	r2, [r3, #0]

    /* Disable the channel */
    __HAL_DMA_DISABLE(hdma);
 8004c60:	687b      	ldr	r3, [r7, #4]
 8004c62:	681b      	ldr	r3, [r3, #0]
 8004c64:	681a      	ldr	r2, [r3, #0]
 8004c66:	687b      	ldr	r3, [r7, #4]
 8004c68:	681b      	ldr	r3, [r3, #0]
 8004c6a:	f022 0201 	bic.w	r2, r2, #1
 8004c6e:	601a      	str	r2, [r3, #0]
      hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
    }

#else
    /* Clear all flags */
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1CU));
 8004c70:	687b      	ldr	r3, [r7, #4]
 8004c72:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8004c74:	f003 021c 	and.w	r2, r3, #28
 8004c78:	687b      	ldr	r3, [r7, #4]
 8004c7a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004c7c:	2101      	movs	r1, #1
 8004c7e:	fa01 f202 	lsl.w	r2, r1, r2
 8004c82:	605a      	str	r2, [r3, #4]
#endif /* DMAMUX1 */

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 8004c84:	687b      	ldr	r3, [r7, #4]
 8004c86:	2201      	movs	r2, #1
 8004c88:	f883 2025 	strb.w	r2, [r3, #37]	; 0x25

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8004c8c:	687b      	ldr	r3, [r7, #4]
 8004c8e:	2200      	movs	r2, #0
 8004c90:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24

    /* Call User Abort callback */
    if(hdma->XferAbortCallback != NULL)
 8004c94:	687b      	ldr	r3, [r7, #4]
 8004c96:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8004c98:	2b00      	cmp	r3, #0
 8004c9a:	d003      	beq.n	8004ca4 <HAL_DMA_Abort_IT+0x78>
    {
      hdma->XferAbortCallback(hdma);
 8004c9c:	687b      	ldr	r3, [r7, #4]
 8004c9e:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8004ca0:	6878      	ldr	r0, [r7, #4]
 8004ca2:	4798      	blx	r3
    }
  }
  return status;
 8004ca4:	7bfb      	ldrb	r3, [r7, #15]
}
 8004ca6:	4618      	mov	r0, r3
 8004ca8:	3710      	adds	r7, #16
 8004caa:	46bd      	mov	sp, r7
 8004cac:	bd80      	pop	{r7, pc}

08004cae <HAL_DMA_IRQHandler>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.
  * @retval None
  */
void HAL_DMA_IRQHandler(DMA_HandleTypeDef *hdma)
{
 8004cae:	b580      	push	{r7, lr}
 8004cb0:	b084      	sub	sp, #16
 8004cb2:	af00      	add	r7, sp, #0
 8004cb4:	6078      	str	r0, [r7, #4]
  uint32_t flag_it = hdma->DmaBaseAddress->ISR;
 8004cb6:	687b      	ldr	r3, [r7, #4]
 8004cb8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004cba:	681b      	ldr	r3, [r3, #0]
 8004cbc:	60fb      	str	r3, [r7, #12]
  uint32_t source_it = hdma->Instance->CCR;
 8004cbe:	687b      	ldr	r3, [r7, #4]
 8004cc0:	681b      	ldr	r3, [r3, #0]
 8004cc2:	681b      	ldr	r3, [r3, #0]
 8004cc4:	60bb      	str	r3, [r7, #8]

  /* Half Transfer Complete Interrupt management ******************************/
  if (((flag_it & (DMA_FLAG_HT1 << (hdma->ChannelIndex & 0x1CU))) != 0U) && ((source_it & DMA_IT_HT) != 0U))
 8004cc6:	687b      	ldr	r3, [r7, #4]
 8004cc8:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8004cca:	f003 031c 	and.w	r3, r3, #28
 8004cce:	2204      	movs	r2, #4
 8004cd0:	409a      	lsls	r2, r3
 8004cd2:	68fb      	ldr	r3, [r7, #12]
 8004cd4:	4013      	ands	r3, r2
 8004cd6:	2b00      	cmp	r3, #0
 8004cd8:	d026      	beq.n	8004d28 <HAL_DMA_IRQHandler+0x7a>
 8004cda:	68bb      	ldr	r3, [r7, #8]
 8004cdc:	f003 0304 	and.w	r3, r3, #4
 8004ce0:	2b00      	cmp	r3, #0
 8004ce2:	d021      	beq.n	8004d28 <HAL_DMA_IRQHandler+0x7a>
  {
      /* Disable the half transfer interrupt if the DMA mode is not CIRCULAR */
      if((hdma->Instance->CCR & DMA_CCR_CIRC) == 0U)
 8004ce4:	687b      	ldr	r3, [r7, #4]
 8004ce6:	681b      	ldr	r3, [r3, #0]
 8004ce8:	681b      	ldr	r3, [r3, #0]
 8004cea:	f003 0320 	and.w	r3, r3, #32
 8004cee:	2b00      	cmp	r3, #0
 8004cf0:	d107      	bne.n	8004d02 <HAL_DMA_IRQHandler+0x54>
      {
        /* Disable the half transfer interrupt */
        __HAL_DMA_DISABLE_IT(hdma, DMA_IT_HT);
 8004cf2:	687b      	ldr	r3, [r7, #4]
 8004cf4:	681b      	ldr	r3, [r3, #0]
 8004cf6:	681a      	ldr	r2, [r3, #0]
 8004cf8:	687b      	ldr	r3, [r7, #4]
 8004cfa:	681b      	ldr	r3, [r3, #0]
 8004cfc:	f022 0204 	bic.w	r2, r2, #4
 8004d00:	601a      	str	r2, [r3, #0]
      }
      /* Clear the half transfer complete flag */
      hdma->DmaBaseAddress->IFCR = DMA_ISR_HTIF1 << (hdma->ChannelIndex & 0x1CU);
 8004d02:	687b      	ldr	r3, [r7, #4]
 8004d04:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8004d06:	f003 021c 	and.w	r2, r3, #28
 8004d0a:	687b      	ldr	r3, [r7, #4]
 8004d0c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004d0e:	2104      	movs	r1, #4
 8004d10:	fa01 f202 	lsl.w	r2, r1, r2
 8004d14:	605a      	str	r2, [r3, #4]

      /* DMA peripheral state is not updated in Half Transfer */
      /* but in Transfer Complete case */

      if(hdma->XferHalfCpltCallback != NULL)
 8004d16:	687b      	ldr	r3, [r7, #4]
 8004d18:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004d1a:	2b00      	cmp	r3, #0
 8004d1c:	d071      	beq.n	8004e02 <HAL_DMA_IRQHandler+0x154>
      {
        /* Half transfer callback */
        hdma->XferHalfCpltCallback(hdma);
 8004d1e:	687b      	ldr	r3, [r7, #4]
 8004d20:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004d22:	6878      	ldr	r0, [r7, #4]
 8004d24:	4798      	blx	r3
      if(hdma->XferHalfCpltCallback != NULL)
 8004d26:	e06c      	b.n	8004e02 <HAL_DMA_IRQHandler+0x154>
      }
  }

  /* Transfer Complete Interrupt management ***********************************/
  else if (((flag_it & (DMA_FLAG_TC1 << (hdma->ChannelIndex & 0x1CU))) != 0U) && ((source_it & DMA_IT_TC) != 0U))
 8004d28:	687b      	ldr	r3, [r7, #4]
 8004d2a:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8004d2c:	f003 031c 	and.w	r3, r3, #28
 8004d30:	2202      	movs	r2, #2
 8004d32:	409a      	lsls	r2, r3
 8004d34:	68fb      	ldr	r3, [r7, #12]
 8004d36:	4013      	ands	r3, r2
 8004d38:	2b00      	cmp	r3, #0
 8004d3a:	d02e      	beq.n	8004d9a <HAL_DMA_IRQHandler+0xec>
 8004d3c:	68bb      	ldr	r3, [r7, #8]
 8004d3e:	f003 0302 	and.w	r3, r3, #2
 8004d42:	2b00      	cmp	r3, #0
 8004d44:	d029      	beq.n	8004d9a <HAL_DMA_IRQHandler+0xec>
  {
    if((hdma->Instance->CCR & DMA_CCR_CIRC) == 0U)
 8004d46:	687b      	ldr	r3, [r7, #4]
 8004d48:	681b      	ldr	r3, [r3, #0]
 8004d4a:	681b      	ldr	r3, [r3, #0]
 8004d4c:	f003 0320 	and.w	r3, r3, #32
 8004d50:	2b00      	cmp	r3, #0
 8004d52:	d10b      	bne.n	8004d6c <HAL_DMA_IRQHandler+0xbe>
    {
      /* Disable the transfer complete interrupt if the DMA mode is not CIRCULAR */
      /* Disable the transfer complete and error interrupt */
      /* if the DMA mode is not CIRCULAR  */
      __HAL_DMA_DISABLE_IT(hdma, DMA_IT_TE | DMA_IT_TC);
 8004d54:	687b      	ldr	r3, [r7, #4]
 8004d56:	681b      	ldr	r3, [r3, #0]
 8004d58:	681a      	ldr	r2, [r3, #0]
 8004d5a:	687b      	ldr	r3, [r7, #4]
 8004d5c:	681b      	ldr	r3, [r3, #0]
 8004d5e:	f022 020a 	bic.w	r2, r2, #10
 8004d62:	601a      	str	r2, [r3, #0]

      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_READY;
 8004d64:	687b      	ldr	r3, [r7, #4]
 8004d66:	2201      	movs	r2, #1
 8004d68:	f883 2025 	strb.w	r2, [r3, #37]	; 0x25
    }
    /* Clear the transfer complete flag */
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_TCIF1 << (hdma->ChannelIndex & 0x1CU));
 8004d6c:	687b      	ldr	r3, [r7, #4]
 8004d6e:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8004d70:	f003 021c 	and.w	r2, r3, #28
 8004d74:	687b      	ldr	r3, [r7, #4]
 8004d76:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004d78:	2102      	movs	r1, #2
 8004d7a:	fa01 f202 	lsl.w	r2, r1, r2
 8004d7e:	605a      	str	r2, [r3, #4]

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8004d80:	687b      	ldr	r3, [r7, #4]
 8004d82:	2200      	movs	r2, #0
 8004d84:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24

    if(hdma->XferCpltCallback != NULL)
 8004d88:	687b      	ldr	r3, [r7, #4]
 8004d8a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8004d8c:	2b00      	cmp	r3, #0
 8004d8e:	d038      	beq.n	8004e02 <HAL_DMA_IRQHandler+0x154>
    {
      /* Transfer complete callback */
      hdma->XferCpltCallback(hdma);
 8004d90:	687b      	ldr	r3, [r7, #4]
 8004d92:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8004d94:	6878      	ldr	r0, [r7, #4]
 8004d96:	4798      	blx	r3
    if(hdma->XferCpltCallback != NULL)
 8004d98:	e033      	b.n	8004e02 <HAL_DMA_IRQHandler+0x154>
    }
  }

  /* Transfer Error Interrupt management **************************************/
  else if (((flag_it & (DMA_FLAG_TE1 << (hdma->ChannelIndex & 0x1CU))) != 0U) && ((source_it & DMA_IT_TE) !=  0U))
 8004d9a:	687b      	ldr	r3, [r7, #4]
 8004d9c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8004d9e:	f003 031c 	and.w	r3, r3, #28
 8004da2:	2208      	movs	r2, #8
 8004da4:	409a      	lsls	r2, r3
 8004da6:	68fb      	ldr	r3, [r7, #12]
 8004da8:	4013      	ands	r3, r2
 8004daa:	2b00      	cmp	r3, #0
 8004dac:	d02a      	beq.n	8004e04 <HAL_DMA_IRQHandler+0x156>
 8004dae:	68bb      	ldr	r3, [r7, #8]
 8004db0:	f003 0308 	and.w	r3, r3, #8
 8004db4:	2b00      	cmp	r3, #0
 8004db6:	d025      	beq.n	8004e04 <HAL_DMA_IRQHandler+0x156>
  {
    /* When a DMA transfer error occurs */
    /* A hardware clear of its EN bits is performed */
    /* Disable ALL DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 8004db8:	687b      	ldr	r3, [r7, #4]
 8004dba:	681b      	ldr	r3, [r3, #0]
 8004dbc:	681a      	ldr	r2, [r3, #0]
 8004dbe:	687b      	ldr	r3, [r7, #4]
 8004dc0:	681b      	ldr	r3, [r3, #0]
 8004dc2:	f022 020e 	bic.w	r2, r2, #14
 8004dc6:	601a      	str	r2, [r3, #0]

    /* Clear all flags */
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1CU));
 8004dc8:	687b      	ldr	r3, [r7, #4]
 8004dca:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8004dcc:	f003 021c 	and.w	r2, r3, #28
 8004dd0:	687b      	ldr	r3, [r7, #4]
 8004dd2:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004dd4:	2101      	movs	r1, #1
 8004dd6:	fa01 f202 	lsl.w	r2, r1, r2
 8004dda:	605a      	str	r2, [r3, #4]

    /* Update error code */
    hdma->ErrorCode = HAL_DMA_ERROR_TE;
 8004ddc:	687b      	ldr	r3, [r7, #4]
 8004dde:	2201      	movs	r2, #1
 8004de0:	63da      	str	r2, [r3, #60]	; 0x3c

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 8004de2:	687b      	ldr	r3, [r7, #4]
 8004de4:	2201      	movs	r2, #1
 8004de6:	f883 2025 	strb.w	r2, [r3, #37]	; 0x25

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8004dea:	687b      	ldr	r3, [r7, #4]
 8004dec:	2200      	movs	r2, #0
 8004dee:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24

    if (hdma->XferErrorCallback != NULL)
 8004df2:	687b      	ldr	r3, [r7, #4]
 8004df4:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8004df6:	2b00      	cmp	r3, #0
 8004df8:	d004      	beq.n	8004e04 <HAL_DMA_IRQHandler+0x156>
    {
      /* Transfer error callback */
      hdma->XferErrorCallback(hdma);
 8004dfa:	687b      	ldr	r3, [r7, #4]
 8004dfc:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8004dfe:	6878      	ldr	r0, [r7, #4]
 8004e00:	4798      	blx	r3
  }
  else
  {
    /* Nothing To Do */
  }
  return;
 8004e02:	bf00      	nop
 8004e04:	bf00      	nop
}
 8004e06:	3710      	adds	r7, #16
 8004e08:	46bd      	mov	sp, r7
 8004e0a:	bd80      	pop	{r7, pc}

08004e0c <HAL_DMA_GetState>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.
  * @retval HAL state
  */
HAL_DMA_StateTypeDef HAL_DMA_GetState(DMA_HandleTypeDef *hdma)
{
 8004e0c:	b480      	push	{r7}
 8004e0e:	b083      	sub	sp, #12
 8004e10:	af00      	add	r7, sp, #0
 8004e12:	6078      	str	r0, [r7, #4]
  /* Return DMA handle state */
  return hdma->State;
 8004e14:	687b      	ldr	r3, [r7, #4]
 8004e16:	f893 3025 	ldrb.w	r3, [r3, #37]	; 0x25
 8004e1a:	b2db      	uxtb	r3, r3
}
 8004e1c:	4618      	mov	r0, r3
 8004e1e:	370c      	adds	r7, #12
 8004e20:	46bd      	mov	sp, r7
 8004e22:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004e26:	4770      	bx	lr

08004e28 <DMA_SetConfig>:
  * @param  DstAddress The destination memory Buffer address
  * @param  DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
static void DMA_SetConfig(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 8004e28:	b480      	push	{r7}
 8004e2a:	b085      	sub	sp, #20
 8004e2c:	af00      	add	r7, sp, #0
 8004e2e:	60f8      	str	r0, [r7, #12]
 8004e30:	60b9      	str	r1, [r7, #8]
 8004e32:	607a      	str	r2, [r7, #4]
 8004e34:	603b      	str	r3, [r7, #0]
    hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
  }
#endif

  /* Clear all flags */
  hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1CU));
 8004e36:	68fb      	ldr	r3, [r7, #12]
 8004e38:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8004e3a:	f003 021c 	and.w	r2, r3, #28
 8004e3e:	68fb      	ldr	r3, [r7, #12]
 8004e40:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004e42:	2101      	movs	r1, #1
 8004e44:	fa01 f202 	lsl.w	r2, r1, r2
 8004e48:	605a      	str	r2, [r3, #4]

  /* Configure DMA Channel data length */
  hdma->Instance->CNDTR = DataLength;
 8004e4a:	68fb      	ldr	r3, [r7, #12]
 8004e4c:	681b      	ldr	r3, [r3, #0]
 8004e4e:	683a      	ldr	r2, [r7, #0]
 8004e50:	605a      	str	r2, [r3, #4]

  /* Memory to Peripheral */
  if((hdma->Init.Direction) == DMA_MEMORY_TO_PERIPH)
 8004e52:	68fb      	ldr	r3, [r7, #12]
 8004e54:	689b      	ldr	r3, [r3, #8]
 8004e56:	2b10      	cmp	r3, #16
 8004e58:	d108      	bne.n	8004e6c <DMA_SetConfig+0x44>
  {
    /* Configure DMA Channel destination address */
    hdma->Instance->CPAR = DstAddress;
 8004e5a:	68fb      	ldr	r3, [r7, #12]
 8004e5c:	681b      	ldr	r3, [r3, #0]
 8004e5e:	687a      	ldr	r2, [r7, #4]
 8004e60:	609a      	str	r2, [r3, #8]

    /* Configure DMA Channel source address */
    hdma->Instance->CMAR = SrcAddress;
 8004e62:	68fb      	ldr	r3, [r7, #12]
 8004e64:	681b      	ldr	r3, [r3, #0]
 8004e66:	68ba      	ldr	r2, [r7, #8]
 8004e68:	60da      	str	r2, [r3, #12]
    hdma->Instance->CPAR = SrcAddress;

    /* Configure DMA Channel destination address */
    hdma->Instance->CMAR = DstAddress;
  }
}
 8004e6a:	e007      	b.n	8004e7c <DMA_SetConfig+0x54>
    hdma->Instance->CPAR = SrcAddress;
 8004e6c:	68fb      	ldr	r3, [r7, #12]
 8004e6e:	681b      	ldr	r3, [r3, #0]
 8004e70:	68ba      	ldr	r2, [r7, #8]
 8004e72:	609a      	str	r2, [r3, #8]
    hdma->Instance->CMAR = DstAddress;
 8004e74:	68fb      	ldr	r3, [r7, #12]
 8004e76:	681b      	ldr	r3, [r3, #0]
 8004e78:	687a      	ldr	r2, [r7, #4]
 8004e7a:	60da      	str	r2, [r3, #12]
}
 8004e7c:	bf00      	nop
 8004e7e:	3714      	adds	r7, #20
 8004e80:	46bd      	mov	sp, r7
 8004e82:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004e86:	4770      	bx	lr

08004e88 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8004e88:	b480      	push	{r7}
 8004e8a:	b087      	sub	sp, #28
 8004e8c:	af00      	add	r7, sp, #0
 8004e8e:	6078      	str	r0, [r7, #4]
 8004e90:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 8004e92:	2300      	movs	r3, #0
 8004e94:	617b      	str	r3, [r7, #20]
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));
  assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8004e96:	e148      	b.n	800512a <HAL_GPIO_Init+0x2a2>
  {
    /* Get current io position */
    iocurrent = (GPIO_Init->Pin) & (1uL << position);
 8004e98:	683b      	ldr	r3, [r7, #0]
 8004e9a:	681a      	ldr	r2, [r3, #0]
 8004e9c:	2101      	movs	r1, #1
 8004e9e:	697b      	ldr	r3, [r7, #20]
 8004ea0:	fa01 f303 	lsl.w	r3, r1, r3
 8004ea4:	4013      	ands	r3, r2
 8004ea6:	60fb      	str	r3, [r7, #12]

    if (iocurrent != 0x00u)
 8004ea8:	68fb      	ldr	r3, [r7, #12]
 8004eaa:	2b00      	cmp	r3, #0
 8004eac:	f000 813a 	beq.w	8005124 <HAL_GPIO_Init+0x29c>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if((GPIO_Init->Mode == GPIO_MODE_OUTPUT_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_PP) ||
 8004eb0:	683b      	ldr	r3, [r7, #0]
 8004eb2:	685b      	ldr	r3, [r3, #4]
 8004eb4:	2b01      	cmp	r3, #1
 8004eb6:	d00b      	beq.n	8004ed0 <HAL_GPIO_Init+0x48>
 8004eb8:	683b      	ldr	r3, [r7, #0]
 8004eba:	685b      	ldr	r3, [r3, #4]
 8004ebc:	2b02      	cmp	r3, #2
 8004ebe:	d007      	beq.n	8004ed0 <HAL_GPIO_Init+0x48>
         (GPIO_Init->Mode == GPIO_MODE_OUTPUT_OD) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 8004ec0:	683b      	ldr	r3, [r7, #0]
 8004ec2:	685b      	ldr	r3, [r3, #4]
      if((GPIO_Init->Mode == GPIO_MODE_OUTPUT_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_PP) ||
 8004ec4:	2b11      	cmp	r3, #17
 8004ec6:	d003      	beq.n	8004ed0 <HAL_GPIO_Init+0x48>
         (GPIO_Init->Mode == GPIO_MODE_OUTPUT_OD) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 8004ec8:	683b      	ldr	r3, [r7, #0]
 8004eca:	685b      	ldr	r3, [r3, #4]
 8004ecc:	2b12      	cmp	r3, #18
 8004ece:	d130      	bne.n	8004f32 <HAL_GPIO_Init+0xaa>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 8004ed0:	687b      	ldr	r3, [r7, #4]
 8004ed2:	689b      	ldr	r3, [r3, #8]
 8004ed4:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OSPEEDR_OSPEED0 << (position * 2u));
 8004ed6:	697b      	ldr	r3, [r7, #20]
 8004ed8:	005b      	lsls	r3, r3, #1
 8004eda:	2203      	movs	r2, #3
 8004edc:	fa02 f303 	lsl.w	r3, r2, r3
 8004ee0:	43db      	mvns	r3, r3
 8004ee2:	693a      	ldr	r2, [r7, #16]
 8004ee4:	4013      	ands	r3, r2
 8004ee6:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_Init->Speed << (position * 2u));
 8004ee8:	683b      	ldr	r3, [r7, #0]
 8004eea:	68da      	ldr	r2, [r3, #12]
 8004eec:	697b      	ldr	r3, [r7, #20]
 8004eee:	005b      	lsls	r3, r3, #1
 8004ef0:	fa02 f303 	lsl.w	r3, r2, r3
 8004ef4:	693a      	ldr	r2, [r7, #16]
 8004ef6:	4313      	orrs	r3, r2
 8004ef8:	613b      	str	r3, [r7, #16]
        GPIOx->OSPEEDR = temp;
 8004efa:	687b      	ldr	r3, [r7, #4]
 8004efc:	693a      	ldr	r2, [r7, #16]
 8004efe:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8004f00:	687b      	ldr	r3, [r7, #4]
 8004f02:	685b      	ldr	r3, [r3, #4]
 8004f04:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OTYPER_OT0 << position) ;
 8004f06:	2201      	movs	r2, #1
 8004f08:	697b      	ldr	r3, [r7, #20]
 8004f0a:	fa02 f303 	lsl.w	r3, r2, r3
 8004f0e:	43db      	mvns	r3, r3
 8004f10:	693a      	ldr	r2, [r7, #16]
 8004f12:	4013      	ands	r3, r2
 8004f14:	613b      	str	r3, [r7, #16]
        temp |= (((GPIO_Init->Mode & GPIO_OUTPUT_TYPE) >> 4u) << position);
 8004f16:	683b      	ldr	r3, [r7, #0]
 8004f18:	685b      	ldr	r3, [r3, #4]
 8004f1a:	091b      	lsrs	r3, r3, #4
 8004f1c:	f003 0201 	and.w	r2, r3, #1
 8004f20:	697b      	ldr	r3, [r7, #20]
 8004f22:	fa02 f303 	lsl.w	r3, r2, r3
 8004f26:	693a      	ldr	r2, [r7, #16]
 8004f28:	4313      	orrs	r3, r2
 8004f2a:	613b      	str	r3, [r7, #16]
        GPIOx->OTYPER = temp;
 8004f2c:	687b      	ldr	r3, [r7, #4]
 8004f2e:	693a      	ldr	r2, [r7, #16]
 8004f30:	605a      	str	r2, [r3, #4]
      }

#endif /* STM32L471xx || STM32L475xx || STM32L476xx || STM32L485xx || STM32L486xx */

      /* Activate the Pull-up or Pull down resistor for the current IO */
      temp = GPIOx->PUPDR;
 8004f32:	687b      	ldr	r3, [r7, #4]
 8004f34:	68db      	ldr	r3, [r3, #12]
 8004f36:	613b      	str	r3, [r7, #16]
      temp &= ~(GPIO_PUPDR_PUPD0 << (position * 2u));
 8004f38:	697b      	ldr	r3, [r7, #20]
 8004f3a:	005b      	lsls	r3, r3, #1
 8004f3c:	2203      	movs	r2, #3
 8004f3e:	fa02 f303 	lsl.w	r3, r2, r3
 8004f42:	43db      	mvns	r3, r3
 8004f44:	693a      	ldr	r2, [r7, #16]
 8004f46:	4013      	ands	r3, r2
 8004f48:	613b      	str	r3, [r7, #16]
      temp |= ((GPIO_Init->Pull) << (position * 2u));
 8004f4a:	683b      	ldr	r3, [r7, #0]
 8004f4c:	689a      	ldr	r2, [r3, #8]
 8004f4e:	697b      	ldr	r3, [r7, #20]
 8004f50:	005b      	lsls	r3, r3, #1
 8004f52:	fa02 f303 	lsl.w	r3, r2, r3
 8004f56:	693a      	ldr	r2, [r7, #16]
 8004f58:	4313      	orrs	r3, r2
 8004f5a:	613b      	str	r3, [r7, #16]
      GPIOx->PUPDR = temp;
 8004f5c:	687b      	ldr	r3, [r7, #4]
 8004f5e:	693a      	ldr	r2, [r7, #16]
 8004f60:	60da      	str	r2, [r3, #12]

      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode == GPIO_MODE_AF_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 8004f62:	683b      	ldr	r3, [r7, #0]
 8004f64:	685b      	ldr	r3, [r3, #4]
 8004f66:	2b02      	cmp	r3, #2
 8004f68:	d003      	beq.n	8004f72 <HAL_GPIO_Init+0xea>
 8004f6a:	683b      	ldr	r3, [r7, #0]
 8004f6c:	685b      	ldr	r3, [r3, #4]
 8004f6e:	2b12      	cmp	r3, #18
 8004f70:	d123      	bne.n	8004fba <HAL_GPIO_Init+0x132>
        /* Check the Alternate function parameters */
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3u];
 8004f72:	697b      	ldr	r3, [r7, #20]
 8004f74:	08da      	lsrs	r2, r3, #3
 8004f76:	687b      	ldr	r3, [r7, #4]
 8004f78:	3208      	adds	r2, #8
 8004f7a:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8004f7e:	613b      	str	r3, [r7, #16]
        temp &= ~(0xFu << ((position & 0x07u) * 4u));
 8004f80:	697b      	ldr	r3, [r7, #20]
 8004f82:	f003 0307 	and.w	r3, r3, #7
 8004f86:	009b      	lsls	r3, r3, #2
 8004f88:	220f      	movs	r2, #15
 8004f8a:	fa02 f303 	lsl.w	r3, r2, r3
 8004f8e:	43db      	mvns	r3, r3
 8004f90:	693a      	ldr	r2, [r7, #16]
 8004f92:	4013      	ands	r3, r2
 8004f94:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07u) * 4u));
 8004f96:	683b      	ldr	r3, [r7, #0]
 8004f98:	691a      	ldr	r2, [r3, #16]
 8004f9a:	697b      	ldr	r3, [r7, #20]
 8004f9c:	f003 0307 	and.w	r3, r3, #7
 8004fa0:	009b      	lsls	r3, r3, #2
 8004fa2:	fa02 f303 	lsl.w	r3, r2, r3
 8004fa6:	693a      	ldr	r2, [r7, #16]
 8004fa8:	4313      	orrs	r3, r2
 8004faa:	613b      	str	r3, [r7, #16]
        GPIOx->AFR[position >> 3u] = temp;
 8004fac:	697b      	ldr	r3, [r7, #20]
 8004fae:	08da      	lsrs	r2, r3, #3
 8004fb0:	687b      	ldr	r3, [r7, #4]
 8004fb2:	3208      	adds	r2, #8
 8004fb4:	6939      	ldr	r1, [r7, #16]
 8004fb6:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8004fba:	687b      	ldr	r3, [r7, #4]
 8004fbc:	681b      	ldr	r3, [r3, #0]
 8004fbe:	613b      	str	r3, [r7, #16]
      temp &= ~(GPIO_MODER_MODE0 << (position * 2u));
 8004fc0:	697b      	ldr	r3, [r7, #20]
 8004fc2:	005b      	lsls	r3, r3, #1
 8004fc4:	2203      	movs	r2, #3
 8004fc6:	fa02 f303 	lsl.w	r3, r2, r3
 8004fca:	43db      	mvns	r3, r3
 8004fcc:	693a      	ldr	r2, [r7, #16]
 8004fce:	4013      	ands	r3, r2
 8004fd0:	613b      	str	r3, [r7, #16]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2u));
 8004fd2:	683b      	ldr	r3, [r7, #0]
 8004fd4:	685b      	ldr	r3, [r3, #4]
 8004fd6:	f003 0203 	and.w	r2, r3, #3
 8004fda:	697b      	ldr	r3, [r7, #20]
 8004fdc:	005b      	lsls	r3, r3, #1
 8004fde:	fa02 f303 	lsl.w	r3, r2, r3
 8004fe2:	693a      	ldr	r2, [r7, #16]
 8004fe4:	4313      	orrs	r3, r2
 8004fe6:	613b      	str	r3, [r7, #16]
      GPIOx->MODER = temp;
 8004fe8:	687b      	ldr	r3, [r7, #4]
 8004fea:	693a      	ldr	r2, [r7, #16]
 8004fec:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) == EXTI_MODE)
 8004fee:	683b      	ldr	r3, [r7, #0]
 8004ff0:	685b      	ldr	r3, [r3, #4]
 8004ff2:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8004ff6:	2b00      	cmp	r3, #0
 8004ff8:	f000 8094 	beq.w	8005124 <HAL_GPIO_Init+0x29c>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8004ffc:	4b52      	ldr	r3, [pc, #328]	; (8005148 <HAL_GPIO_Init+0x2c0>)
 8004ffe:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8005000:	4a51      	ldr	r2, [pc, #324]	; (8005148 <HAL_GPIO_Init+0x2c0>)
 8005002:	f043 0301 	orr.w	r3, r3, #1
 8005006:	6613      	str	r3, [r2, #96]	; 0x60
 8005008:	4b4f      	ldr	r3, [pc, #316]	; (8005148 <HAL_GPIO_Init+0x2c0>)
 800500a:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 800500c:	f003 0301 	and.w	r3, r3, #1
 8005010:	60bb      	str	r3, [r7, #8]
 8005012:	68bb      	ldr	r3, [r7, #8]

        temp = SYSCFG->EXTICR[position >> 2u];
 8005014:	4a4d      	ldr	r2, [pc, #308]	; (800514c <HAL_GPIO_Init+0x2c4>)
 8005016:	697b      	ldr	r3, [r7, #20]
 8005018:	089b      	lsrs	r3, r3, #2
 800501a:	3302      	adds	r3, #2
 800501c:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8005020:	613b      	str	r3, [r7, #16]
        temp &= ~(0x0FuL << (4u * (position & 0x03u)));
 8005022:	697b      	ldr	r3, [r7, #20]
 8005024:	f003 0303 	and.w	r3, r3, #3
 8005028:	009b      	lsls	r3, r3, #2
 800502a:	220f      	movs	r2, #15
 800502c:	fa02 f303 	lsl.w	r3, r2, r3
 8005030:	43db      	mvns	r3, r3
 8005032:	693a      	ldr	r2, [r7, #16]
 8005034:	4013      	ands	r3, r2
 8005036:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_GET_INDEX(GPIOx) << (4u * (position & 0x03u)));
 8005038:	687b      	ldr	r3, [r7, #4]
 800503a:	f1b3 4f90 	cmp.w	r3, #1207959552	; 0x48000000
 800503e:	d00d      	beq.n	800505c <HAL_GPIO_Init+0x1d4>
 8005040:	687b      	ldr	r3, [r7, #4]
 8005042:	4a43      	ldr	r2, [pc, #268]	; (8005150 <HAL_GPIO_Init+0x2c8>)
 8005044:	4293      	cmp	r3, r2
 8005046:	d007      	beq.n	8005058 <HAL_GPIO_Init+0x1d0>
 8005048:	687b      	ldr	r3, [r7, #4]
 800504a:	4a42      	ldr	r2, [pc, #264]	; (8005154 <HAL_GPIO_Init+0x2cc>)
 800504c:	4293      	cmp	r3, r2
 800504e:	d101      	bne.n	8005054 <HAL_GPIO_Init+0x1cc>
 8005050:	2302      	movs	r3, #2
 8005052:	e004      	b.n	800505e <HAL_GPIO_Init+0x1d6>
 8005054:	2307      	movs	r3, #7
 8005056:	e002      	b.n	800505e <HAL_GPIO_Init+0x1d6>
 8005058:	2301      	movs	r3, #1
 800505a:	e000      	b.n	800505e <HAL_GPIO_Init+0x1d6>
 800505c:	2300      	movs	r3, #0
 800505e:	697a      	ldr	r2, [r7, #20]
 8005060:	f002 0203 	and.w	r2, r2, #3
 8005064:	0092      	lsls	r2, r2, #2
 8005066:	4093      	lsls	r3, r2
 8005068:	693a      	ldr	r2, [r7, #16]
 800506a:	4313      	orrs	r3, r2
 800506c:	613b      	str	r3, [r7, #16]
        SYSCFG->EXTICR[position >> 2u] = temp;
 800506e:	4937      	ldr	r1, [pc, #220]	; (800514c <HAL_GPIO_Init+0x2c4>)
 8005070:	697b      	ldr	r3, [r7, #20]
 8005072:	089b      	lsrs	r3, r3, #2
 8005074:	3302      	adds	r3, #2
 8005076:	693a      	ldr	r2, [r7, #16]
 8005078:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR1;
 800507c:	4b36      	ldr	r3, [pc, #216]	; (8005158 <HAL_GPIO_Init+0x2d0>)
 800507e:	681b      	ldr	r3, [r3, #0]
 8005080:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8005082:	68fb      	ldr	r3, [r7, #12]
 8005084:	43db      	mvns	r3, r3
 8005086:	693a      	ldr	r2, [r7, #16]
 8005088:	4013      	ands	r3, r2
 800508a:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & GPIO_MODE_IT) == GPIO_MODE_IT)
 800508c:	683b      	ldr	r3, [r7, #0]
 800508e:	685b      	ldr	r3, [r3, #4]
 8005090:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8005094:	2b00      	cmp	r3, #0
 8005096:	d003      	beq.n	80050a0 <HAL_GPIO_Init+0x218>
        {
          temp |= iocurrent;
 8005098:	693a      	ldr	r2, [r7, #16]
 800509a:	68fb      	ldr	r3, [r7, #12]
 800509c:	4313      	orrs	r3, r2
 800509e:	613b      	str	r3, [r7, #16]
        }
        EXTI->IMR1 = temp;
 80050a0:	4a2d      	ldr	r2, [pc, #180]	; (8005158 <HAL_GPIO_Init+0x2d0>)
 80050a2:	693b      	ldr	r3, [r7, #16]
 80050a4:	6013      	str	r3, [r2, #0]

        temp = EXTI->EMR1;
 80050a6:	4b2c      	ldr	r3, [pc, #176]	; (8005158 <HAL_GPIO_Init+0x2d0>)
 80050a8:	685b      	ldr	r3, [r3, #4]
 80050aa:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 80050ac:	68fb      	ldr	r3, [r7, #12]
 80050ae:	43db      	mvns	r3, r3
 80050b0:	693a      	ldr	r2, [r7, #16]
 80050b2:	4013      	ands	r3, r2
 80050b4:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & GPIO_MODE_EVT) == GPIO_MODE_EVT)
 80050b6:	683b      	ldr	r3, [r7, #0]
 80050b8:	685b      	ldr	r3, [r3, #4]
 80050ba:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80050be:	2b00      	cmp	r3, #0
 80050c0:	d003      	beq.n	80050ca <HAL_GPIO_Init+0x242>
        {
          temp |= iocurrent;
 80050c2:	693a      	ldr	r2, [r7, #16]
 80050c4:	68fb      	ldr	r3, [r7, #12]
 80050c6:	4313      	orrs	r3, r2
 80050c8:	613b      	str	r3, [r7, #16]
        }
        EXTI->EMR1 = temp;
 80050ca:	4a23      	ldr	r2, [pc, #140]	; (8005158 <HAL_GPIO_Init+0x2d0>)
 80050cc:	693b      	ldr	r3, [r7, #16]
 80050ce:	6053      	str	r3, [r2, #4]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR1;
 80050d0:	4b21      	ldr	r3, [pc, #132]	; (8005158 <HAL_GPIO_Init+0x2d0>)
 80050d2:	689b      	ldr	r3, [r3, #8]
 80050d4:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 80050d6:	68fb      	ldr	r3, [r7, #12]
 80050d8:	43db      	mvns	r3, r3
 80050da:	693a      	ldr	r2, [r7, #16]
 80050dc:	4013      	ands	r3, r2
 80050de:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & RISING_EDGE) == RISING_EDGE)
 80050e0:	683b      	ldr	r3, [r7, #0]
 80050e2:	685b      	ldr	r3, [r3, #4]
 80050e4:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 80050e8:	2b00      	cmp	r3, #0
 80050ea:	d003      	beq.n	80050f4 <HAL_GPIO_Init+0x26c>
        {
          temp |= iocurrent;
 80050ec:	693a      	ldr	r2, [r7, #16]
 80050ee:	68fb      	ldr	r3, [r7, #12]
 80050f0:	4313      	orrs	r3, r2
 80050f2:	613b      	str	r3, [r7, #16]
        }
        EXTI->RTSR1 = temp;
 80050f4:	4a18      	ldr	r2, [pc, #96]	; (8005158 <HAL_GPIO_Init+0x2d0>)
 80050f6:	693b      	ldr	r3, [r7, #16]
 80050f8:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR1;
 80050fa:	4b17      	ldr	r3, [pc, #92]	; (8005158 <HAL_GPIO_Init+0x2d0>)
 80050fc:	68db      	ldr	r3, [r3, #12]
 80050fe:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8005100:	68fb      	ldr	r3, [r7, #12]
 8005102:	43db      	mvns	r3, r3
 8005104:	693a      	ldr	r2, [r7, #16]
 8005106:	4013      	ands	r3, r2
 8005108:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & FALLING_EDGE) == FALLING_EDGE)
 800510a:	683b      	ldr	r3, [r7, #0]
 800510c:	685b      	ldr	r3, [r3, #4]
 800510e:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8005112:	2b00      	cmp	r3, #0
 8005114:	d003      	beq.n	800511e <HAL_GPIO_Init+0x296>
        {
          temp |= iocurrent;
 8005116:	693a      	ldr	r2, [r7, #16]
 8005118:	68fb      	ldr	r3, [r7, #12]
 800511a:	4313      	orrs	r3, r2
 800511c:	613b      	str	r3, [r7, #16]
        }
        EXTI->FTSR1 = temp;
 800511e:	4a0e      	ldr	r2, [pc, #56]	; (8005158 <HAL_GPIO_Init+0x2d0>)
 8005120:	693b      	ldr	r3, [r7, #16]
 8005122:	60d3      	str	r3, [r2, #12]
      }
    }

    position++;
 8005124:	697b      	ldr	r3, [r7, #20]
 8005126:	3301      	adds	r3, #1
 8005128:	617b      	str	r3, [r7, #20]
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 800512a:	683b      	ldr	r3, [r7, #0]
 800512c:	681a      	ldr	r2, [r3, #0]
 800512e:	697b      	ldr	r3, [r7, #20]
 8005130:	fa22 f303 	lsr.w	r3, r2, r3
 8005134:	2b00      	cmp	r3, #0
 8005136:	f47f aeaf 	bne.w	8004e98 <HAL_GPIO_Init+0x10>
  }
}
 800513a:	bf00      	nop
 800513c:	bf00      	nop
 800513e:	371c      	adds	r7, #28
 8005140:	46bd      	mov	sp, r7
 8005142:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005146:	4770      	bx	lr
 8005148:	40021000 	.word	0x40021000
 800514c:	40010000 	.word	0x40010000
 8005150:	48000400 	.word	0x48000400
 8005154:	48000800 	.word	0x48000800
 8005158:	40010400 	.word	0x40010400

0800515c <HAL_GPIO_ReadPin>:
  * @param  GPIO_Pin specifies the port bit to read.
  *         This parameter can be any combination of GPIO_Pin_x where x can be (0..15).
  * @retval The input port pin value.
  */
GPIO_PinState HAL_GPIO_ReadPin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin)
{
 800515c:	b480      	push	{r7}
 800515e:	b085      	sub	sp, #20
 8005160:	af00      	add	r7, sp, #0
 8005162:	6078      	str	r0, [r7, #4]
 8005164:	460b      	mov	r3, r1
 8005166:	807b      	strh	r3, [r7, #2]
  GPIO_PinState bitstatus;

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  if ((GPIOx->IDR & GPIO_Pin) != 0x00u)
 8005168:	687b      	ldr	r3, [r7, #4]
 800516a:	691a      	ldr	r2, [r3, #16]
 800516c:	887b      	ldrh	r3, [r7, #2]
 800516e:	4013      	ands	r3, r2
 8005170:	2b00      	cmp	r3, #0
 8005172:	d002      	beq.n	800517a <HAL_GPIO_ReadPin+0x1e>
  {
    bitstatus = GPIO_PIN_SET;
 8005174:	2301      	movs	r3, #1
 8005176:	73fb      	strb	r3, [r7, #15]
 8005178:	e001      	b.n	800517e <HAL_GPIO_ReadPin+0x22>
  }
  else
  {
    bitstatus = GPIO_PIN_RESET;
 800517a:	2300      	movs	r3, #0
 800517c:	73fb      	strb	r3, [r7, #15]
  }
  return bitstatus;
 800517e:	7bfb      	ldrb	r3, [r7, #15]
}
 8005180:	4618      	mov	r0, r3
 8005182:	3714      	adds	r7, #20
 8005184:	46bd      	mov	sp, r7
 8005186:	f85d 7b04 	ldr.w	r7, [sp], #4
 800518a:	4770      	bx	lr

0800518c <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 800518c:	b480      	push	{r7}
 800518e:	b083      	sub	sp, #12
 8005190:	af00      	add	r7, sp, #0
 8005192:	6078      	str	r0, [r7, #4]
 8005194:	460b      	mov	r3, r1
 8005196:	807b      	strh	r3, [r7, #2]
 8005198:	4613      	mov	r3, r2
 800519a:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 800519c:	787b      	ldrb	r3, [r7, #1]
 800519e:	2b00      	cmp	r3, #0
 80051a0:	d003      	beq.n	80051aa <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin;
 80051a2:	887a      	ldrh	r2, [r7, #2]
 80051a4:	687b      	ldr	r3, [r7, #4]
 80051a6:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BRR = (uint32_t)GPIO_Pin;
  }
}
 80051a8:	e002      	b.n	80051b0 <HAL_GPIO_WritePin+0x24>
    GPIOx->BRR = (uint32_t)GPIO_Pin;
 80051aa:	887a      	ldrh	r2, [r7, #2]
 80051ac:	687b      	ldr	r3, [r7, #4]
 80051ae:	629a      	str	r2, [r3, #40]	; 0x28
}
 80051b0:	bf00      	nop
 80051b2:	370c      	adds	r7, #12
 80051b4:	46bd      	mov	sp, r7
 80051b6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80051ba:	4770      	bx	lr

080051bc <HAL_GPIO_EXTI_IRQHandler>:
  * @brief  Handle EXTI interrupt request.
  * @param  GPIO_Pin Specifies the port pin connected to corresponding EXTI line.
  * @retval None
  */
void HAL_GPIO_EXTI_IRQHandler(uint16_t GPIO_Pin)
{
 80051bc:	b580      	push	{r7, lr}
 80051be:	b082      	sub	sp, #8
 80051c0:	af00      	add	r7, sp, #0
 80051c2:	4603      	mov	r3, r0
 80051c4:	80fb      	strh	r3, [r7, #6]
  /* EXTI line interrupt detected */
  if(__HAL_GPIO_EXTI_GET_IT(GPIO_Pin) != 0x00u)
 80051c6:	4b08      	ldr	r3, [pc, #32]	; (80051e8 <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 80051c8:	695a      	ldr	r2, [r3, #20]
 80051ca:	88fb      	ldrh	r3, [r7, #6]
 80051cc:	4013      	ands	r3, r2
 80051ce:	2b00      	cmp	r3, #0
 80051d0:	d006      	beq.n	80051e0 <HAL_GPIO_EXTI_IRQHandler+0x24>
  {
    __HAL_GPIO_EXTI_CLEAR_IT(GPIO_Pin);
 80051d2:	4a05      	ldr	r2, [pc, #20]	; (80051e8 <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 80051d4:	88fb      	ldrh	r3, [r7, #6]
 80051d6:	6153      	str	r3, [r2, #20]
    HAL_GPIO_EXTI_Callback(GPIO_Pin);
 80051d8:	88fb      	ldrh	r3, [r7, #6]
 80051da:	4618      	mov	r0, r3
 80051dc:	f000 f806 	bl	80051ec <HAL_GPIO_EXTI_Callback>
  }
}
 80051e0:	bf00      	nop
 80051e2:	3708      	adds	r7, #8
 80051e4:	46bd      	mov	sp, r7
 80051e6:	bd80      	pop	{r7, pc}
 80051e8:	40010400 	.word	0x40010400

080051ec <HAL_GPIO_EXTI_Callback>:
  * @brief  EXTI line detection callback.
  * @param  GPIO_Pin Specifies the port pin connected to corresponding EXTI line.
  * @retval None
  */
__weak void HAL_GPIO_EXTI_Callback(uint16_t GPIO_Pin)
{
 80051ec:	b480      	push	{r7}
 80051ee:	b083      	sub	sp, #12
 80051f0:	af00      	add	r7, sp, #0
 80051f2:	4603      	mov	r3, r0
 80051f4:	80fb      	strh	r3, [r7, #6]
  UNUSED(GPIO_Pin);

  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_GPIO_EXTI_Callback could be implemented in the user file
   */
}
 80051f6:	bf00      	nop
 80051f8:	370c      	adds	r7, #12
 80051fa:	46bd      	mov	sp, r7
 80051fc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005200:	4770      	bx	lr

08005202 <HAL_I2C_Init>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Init(I2C_HandleTypeDef *hi2c)
{
 8005202:	b580      	push	{r7, lr}
 8005204:	b082      	sub	sp, #8
 8005206:	af00      	add	r7, sp, #0
 8005208:	6078      	str	r0, [r7, #4]
  /* Check the I2C handle allocation */
  if (hi2c == NULL)
 800520a:	687b      	ldr	r3, [r7, #4]
 800520c:	2b00      	cmp	r3, #0
 800520e:	d101      	bne.n	8005214 <HAL_I2C_Init+0x12>
  {
    return HAL_ERROR;
 8005210:	2301      	movs	r3, #1
 8005212:	e081      	b.n	8005318 <HAL_I2C_Init+0x116>
  assert_param(IS_I2C_OWN_ADDRESS2(hi2c->Init.OwnAddress2));
  assert_param(IS_I2C_OWN_ADDRESS2_MASK(hi2c->Init.OwnAddress2Masks));
  assert_param(IS_I2C_GENERAL_CALL(hi2c->Init.GeneralCallMode));
  assert_param(IS_I2C_NO_STRETCH(hi2c->Init.NoStretchMode));

  if (hi2c->State == HAL_I2C_STATE_RESET)
 8005214:	687b      	ldr	r3, [r7, #4]
 8005216:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 800521a:	b2db      	uxtb	r3, r3
 800521c:	2b00      	cmp	r3, #0
 800521e:	d106      	bne.n	800522e <HAL_I2C_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hi2c->Lock = HAL_UNLOCKED;
 8005220:	687b      	ldr	r3, [r7, #4]
 8005222:	2200      	movs	r2, #0
 8005224:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    /* Init the low level hardware : GPIO, CLOCK, CORTEX...etc */
    hi2c->MspInitCallback(hi2c);
#else
    /* Init the low level hardware : GPIO, CLOCK, CORTEX...etc */
    HAL_I2C_MspInit(hi2c);
 8005228:	6878      	ldr	r0, [r7, #4]
 800522a:	f7fd fe23 	bl	8002e74 <HAL_I2C_MspInit>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }

  hi2c->State = HAL_I2C_STATE_BUSY;
 800522e:	687b      	ldr	r3, [r7, #4]
 8005230:	2224      	movs	r2, #36	; 0x24
 8005232:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

  /* Disable the selected I2C peripheral */
  __HAL_I2C_DISABLE(hi2c);
 8005236:	687b      	ldr	r3, [r7, #4]
 8005238:	681b      	ldr	r3, [r3, #0]
 800523a:	681a      	ldr	r2, [r3, #0]
 800523c:	687b      	ldr	r3, [r7, #4]
 800523e:	681b      	ldr	r3, [r3, #0]
 8005240:	f022 0201 	bic.w	r2, r2, #1
 8005244:	601a      	str	r2, [r3, #0]

  /*---------------------------- I2Cx TIMINGR Configuration ------------------*/
  /* Configure I2Cx: Frequency range */
  hi2c->Instance->TIMINGR = hi2c->Init.Timing & TIMING_CLEAR_MASK;
 8005246:	687b      	ldr	r3, [r7, #4]
 8005248:	685a      	ldr	r2, [r3, #4]
 800524a:	687b      	ldr	r3, [r7, #4]
 800524c:	681b      	ldr	r3, [r3, #0]
 800524e:	f022 6270 	bic.w	r2, r2, #251658240	; 0xf000000
 8005252:	611a      	str	r2, [r3, #16]

  /*---------------------------- I2Cx OAR1 Configuration ---------------------*/
  /* Disable Own Address1 before set the Own Address1 configuration */
  hi2c->Instance->OAR1 &= ~I2C_OAR1_OA1EN;
 8005254:	687b      	ldr	r3, [r7, #4]
 8005256:	681b      	ldr	r3, [r3, #0]
 8005258:	689a      	ldr	r2, [r3, #8]
 800525a:	687b      	ldr	r3, [r7, #4]
 800525c:	681b      	ldr	r3, [r3, #0]
 800525e:	f422 4200 	bic.w	r2, r2, #32768	; 0x8000
 8005262:	609a      	str	r2, [r3, #8]

  /* Configure I2Cx: Own Address1 and ack own address1 mode */
  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_7BIT)
 8005264:	687b      	ldr	r3, [r7, #4]
 8005266:	68db      	ldr	r3, [r3, #12]
 8005268:	2b01      	cmp	r3, #1
 800526a:	d107      	bne.n	800527c <HAL_I2C_Init+0x7a>
  {
    hi2c->Instance->OAR1 = (I2C_OAR1_OA1EN | hi2c->Init.OwnAddress1);
 800526c:	687b      	ldr	r3, [r7, #4]
 800526e:	689a      	ldr	r2, [r3, #8]
 8005270:	687b      	ldr	r3, [r7, #4]
 8005272:	681b      	ldr	r3, [r3, #0]
 8005274:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 8005278:	609a      	str	r2, [r3, #8]
 800527a:	e006      	b.n	800528a <HAL_I2C_Init+0x88>
  }
  else /* I2C_ADDRESSINGMODE_10BIT */
  {
    hi2c->Instance->OAR1 = (I2C_OAR1_OA1EN | I2C_OAR1_OA1MODE | hi2c->Init.OwnAddress1);
 800527c:	687b      	ldr	r3, [r7, #4]
 800527e:	689a      	ldr	r2, [r3, #8]
 8005280:	687b      	ldr	r3, [r7, #4]
 8005282:	681b      	ldr	r3, [r3, #0]
 8005284:	f442 4204 	orr.w	r2, r2, #33792	; 0x8400
 8005288:	609a      	str	r2, [r3, #8]
  }

  /*---------------------------- I2Cx CR2 Configuration ----------------------*/
  /* Configure I2Cx: Addressing Master mode */
  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_10BIT)
 800528a:	687b      	ldr	r3, [r7, #4]
 800528c:	68db      	ldr	r3, [r3, #12]
 800528e:	2b02      	cmp	r3, #2
 8005290:	d104      	bne.n	800529c <HAL_I2C_Init+0x9a>
  {
    hi2c->Instance->CR2 = (I2C_CR2_ADD10);
 8005292:	687b      	ldr	r3, [r7, #4]
 8005294:	681b      	ldr	r3, [r3, #0]
 8005296:	f44f 6200 	mov.w	r2, #2048	; 0x800
 800529a:	605a      	str	r2, [r3, #4]
  }
  /* Enable the AUTOEND by default, and enable NACK (should be disable only during Slave process */
  hi2c->Instance->CR2 |= (I2C_CR2_AUTOEND | I2C_CR2_NACK);
 800529c:	687b      	ldr	r3, [r7, #4]
 800529e:	681b      	ldr	r3, [r3, #0]
 80052a0:	685b      	ldr	r3, [r3, #4]
 80052a2:	687a      	ldr	r2, [r7, #4]
 80052a4:	6812      	ldr	r2, [r2, #0]
 80052a6:	f043 7300 	orr.w	r3, r3, #33554432	; 0x2000000
 80052aa:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 80052ae:	6053      	str	r3, [r2, #4]

  /*---------------------------- I2Cx OAR2 Configuration ---------------------*/
  /* Disable Own Address2 before set the Own Address2 configuration */
  hi2c->Instance->OAR2 &= ~I2C_DUALADDRESS_ENABLE;
 80052b0:	687b      	ldr	r3, [r7, #4]
 80052b2:	681b      	ldr	r3, [r3, #0]
 80052b4:	68da      	ldr	r2, [r3, #12]
 80052b6:	687b      	ldr	r3, [r7, #4]
 80052b8:	681b      	ldr	r3, [r3, #0]
 80052ba:	f422 4200 	bic.w	r2, r2, #32768	; 0x8000
 80052be:	60da      	str	r2, [r3, #12]

  /* Configure I2Cx: Dual mode and Own Address2 */
  hi2c->Instance->OAR2 = (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2 | (hi2c->Init.OwnAddress2Masks << 8));
 80052c0:	687b      	ldr	r3, [r7, #4]
 80052c2:	691a      	ldr	r2, [r3, #16]
 80052c4:	687b      	ldr	r3, [r7, #4]
 80052c6:	695b      	ldr	r3, [r3, #20]
 80052c8:	ea42 0103 	orr.w	r1, r2, r3
 80052cc:	687b      	ldr	r3, [r7, #4]
 80052ce:	699b      	ldr	r3, [r3, #24]
 80052d0:	021a      	lsls	r2, r3, #8
 80052d2:	687b      	ldr	r3, [r7, #4]
 80052d4:	681b      	ldr	r3, [r3, #0]
 80052d6:	430a      	orrs	r2, r1
 80052d8:	60da      	str	r2, [r3, #12]

  /*---------------------------- I2Cx CR1 Configuration ----------------------*/
  /* Configure I2Cx: Generalcall and NoStretch mode */
  hi2c->Instance->CR1 = (hi2c->Init.GeneralCallMode | hi2c->Init.NoStretchMode);
 80052da:	687b      	ldr	r3, [r7, #4]
 80052dc:	69d9      	ldr	r1, [r3, #28]
 80052de:	687b      	ldr	r3, [r7, #4]
 80052e0:	6a1a      	ldr	r2, [r3, #32]
 80052e2:	687b      	ldr	r3, [r7, #4]
 80052e4:	681b      	ldr	r3, [r3, #0]
 80052e6:	430a      	orrs	r2, r1
 80052e8:	601a      	str	r2, [r3, #0]

  /* Enable the selected I2C peripheral */
  __HAL_I2C_ENABLE(hi2c);
 80052ea:	687b      	ldr	r3, [r7, #4]
 80052ec:	681b      	ldr	r3, [r3, #0]
 80052ee:	681a      	ldr	r2, [r3, #0]
 80052f0:	687b      	ldr	r3, [r7, #4]
 80052f2:	681b      	ldr	r3, [r3, #0]
 80052f4:	f042 0201 	orr.w	r2, r2, #1
 80052f8:	601a      	str	r2, [r3, #0]

  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 80052fa:	687b      	ldr	r3, [r7, #4]
 80052fc:	2200      	movs	r2, #0
 80052fe:	645a      	str	r2, [r3, #68]	; 0x44
  hi2c->State = HAL_I2C_STATE_READY;
 8005300:	687b      	ldr	r3, [r7, #4]
 8005302:	2220      	movs	r2, #32
 8005304:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
  hi2c->PreviousState = I2C_STATE_NONE;
 8005308:	687b      	ldr	r3, [r7, #4]
 800530a:	2200      	movs	r2, #0
 800530c:	631a      	str	r2, [r3, #48]	; 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
 800530e:	687b      	ldr	r3, [r7, #4]
 8005310:	2200      	movs	r2, #0
 8005312:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

  return HAL_OK;
 8005316:	2300      	movs	r3, #0
}
 8005318:	4618      	mov	r0, r3
 800531a:	3708      	adds	r7, #8
 800531c:	46bd      	mov	sp, r7
 800531e:	bd80      	pop	{r7, pc}

08005320 <HAL_I2C_Master_Transmit>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Master_Transmit(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint8_t *pData, uint16_t Size,
                                          uint32_t Timeout)
{
 8005320:	b580      	push	{r7, lr}
 8005322:	b088      	sub	sp, #32
 8005324:	af02      	add	r7, sp, #8
 8005326:	60f8      	str	r0, [r7, #12]
 8005328:	607a      	str	r2, [r7, #4]
 800532a:	461a      	mov	r2, r3
 800532c:	460b      	mov	r3, r1
 800532e:	817b      	strh	r3, [r7, #10]
 8005330:	4613      	mov	r3, r2
 8005332:	813b      	strh	r3, [r7, #8]
  uint32_t tickstart;

  if (hi2c->State == HAL_I2C_STATE_READY)
 8005334:	68fb      	ldr	r3, [r7, #12]
 8005336:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 800533a:	b2db      	uxtb	r3, r3
 800533c:	2b20      	cmp	r3, #32
 800533e:	f040 80da 	bne.w	80054f6 <HAL_I2C_Master_Transmit+0x1d6>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 8005342:	68fb      	ldr	r3, [r7, #12]
 8005344:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 8005348:	2b01      	cmp	r3, #1
 800534a:	d101      	bne.n	8005350 <HAL_I2C_Master_Transmit+0x30>
 800534c:	2302      	movs	r3, #2
 800534e:	e0d3      	b.n	80054f8 <HAL_I2C_Master_Transmit+0x1d8>
 8005350:	68fb      	ldr	r3, [r7, #12]
 8005352:	2201      	movs	r2, #1
 8005354:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    /* Init tickstart for timeout management*/
    tickstart = HAL_GetTick();
 8005358:	f7fe f8ce 	bl	80034f8 <HAL_GetTick>
 800535c:	6178      	str	r0, [r7, #20]

    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY, tickstart) != HAL_OK)
 800535e:	697b      	ldr	r3, [r7, #20]
 8005360:	9300      	str	r3, [sp, #0]
 8005362:	2319      	movs	r3, #25
 8005364:	2201      	movs	r2, #1
 8005366:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 800536a:	68f8      	ldr	r0, [r7, #12]
 800536c:	f001 fafb 	bl	8006966 <I2C_WaitOnFlagUntilTimeout>
 8005370:	4603      	mov	r3, r0
 8005372:	2b00      	cmp	r3, #0
 8005374:	d001      	beq.n	800537a <HAL_I2C_Master_Transmit+0x5a>
    {
      return HAL_ERROR;
 8005376:	2301      	movs	r3, #1
 8005378:	e0be      	b.n	80054f8 <HAL_I2C_Master_Transmit+0x1d8>
    }

    hi2c->State     = HAL_I2C_STATE_BUSY_TX;
 800537a:	68fb      	ldr	r3, [r7, #12]
 800537c:	2221      	movs	r2, #33	; 0x21
 800537e:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
    hi2c->Mode      = HAL_I2C_MODE_MASTER;
 8005382:	68fb      	ldr	r3, [r7, #12]
 8005384:	2210      	movs	r2, #16
 8005386:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 800538a:	68fb      	ldr	r3, [r7, #12]
 800538c:	2200      	movs	r2, #0
 800538e:	645a      	str	r2, [r3, #68]	; 0x44

    /* Prepare transfer parameters */
    hi2c->pBuffPtr  = pData;
 8005390:	68fb      	ldr	r3, [r7, #12]
 8005392:	687a      	ldr	r2, [r7, #4]
 8005394:	625a      	str	r2, [r3, #36]	; 0x24
    hi2c->XferCount = Size;
 8005396:	68fb      	ldr	r3, [r7, #12]
 8005398:	893a      	ldrh	r2, [r7, #8]
 800539a:	855a      	strh	r2, [r3, #42]	; 0x2a
    hi2c->XferISR   = NULL;
 800539c:	68fb      	ldr	r3, [r7, #12]
 800539e:	2200      	movs	r2, #0
 80053a0:	635a      	str	r2, [r3, #52]	; 0x34

    /* Send Slave Address */
    /* Set NBYTES to write and reload if hi2c->XferCount > MAX_NBYTE_SIZE and generate RESTART */
    if (hi2c->XferCount > MAX_NBYTE_SIZE)
 80053a2:	68fb      	ldr	r3, [r7, #12]
 80053a4:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80053a6:	b29b      	uxth	r3, r3
 80053a8:	2bff      	cmp	r3, #255	; 0xff
 80053aa:	d90e      	bls.n	80053ca <HAL_I2C_Master_Transmit+0xaa>
    {
      hi2c->XferSize = MAX_NBYTE_SIZE;
 80053ac:	68fb      	ldr	r3, [r7, #12]
 80053ae:	22ff      	movs	r2, #255	; 0xff
 80053b0:	851a      	strh	r2, [r3, #40]	; 0x28
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_RELOAD_MODE, I2C_GENERATE_START_WRITE);
 80053b2:	68fb      	ldr	r3, [r7, #12]
 80053b4:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80053b6:	b2da      	uxtb	r2, r3
 80053b8:	8979      	ldrh	r1, [r7, #10]
 80053ba:	4b51      	ldr	r3, [pc, #324]	; (8005500 <HAL_I2C_Master_Transmit+0x1e0>)
 80053bc:	9300      	str	r3, [sp, #0]
 80053be:	f04f 7380 	mov.w	r3, #16777216	; 0x1000000
 80053c2:	68f8      	ldr	r0, [r7, #12]
 80053c4:	f001 fbf2 	bl	8006bac <I2C_TransferConfig>
 80053c8:	e06c      	b.n	80054a4 <HAL_I2C_Master_Transmit+0x184>
    }
    else
    {
      hi2c->XferSize = hi2c->XferCount;
 80053ca:	68fb      	ldr	r3, [r7, #12]
 80053cc:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80053ce:	b29a      	uxth	r2, r3
 80053d0:	68fb      	ldr	r3, [r7, #12]
 80053d2:	851a      	strh	r2, [r3, #40]	; 0x28
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE, I2C_GENERATE_START_WRITE);
 80053d4:	68fb      	ldr	r3, [r7, #12]
 80053d6:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80053d8:	b2da      	uxtb	r2, r3
 80053da:	8979      	ldrh	r1, [r7, #10]
 80053dc:	4b48      	ldr	r3, [pc, #288]	; (8005500 <HAL_I2C_Master_Transmit+0x1e0>)
 80053de:	9300      	str	r3, [sp, #0]
 80053e0:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 80053e4:	68f8      	ldr	r0, [r7, #12]
 80053e6:	f001 fbe1 	bl	8006bac <I2C_TransferConfig>
    }

    while (hi2c->XferCount > 0U)
 80053ea:	e05b      	b.n	80054a4 <HAL_I2C_Master_Transmit+0x184>
    {
      /* Wait until TXIS flag is set */
      if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 80053ec:	697a      	ldr	r2, [r7, #20]
 80053ee:	6a39      	ldr	r1, [r7, #32]
 80053f0:	68f8      	ldr	r0, [r7, #12]
 80053f2:	f001 faf8 	bl	80069e6 <I2C_WaitOnTXISFlagUntilTimeout>
 80053f6:	4603      	mov	r3, r0
 80053f8:	2b00      	cmp	r3, #0
 80053fa:	d001      	beq.n	8005400 <HAL_I2C_Master_Transmit+0xe0>
      {
        return HAL_ERROR;
 80053fc:	2301      	movs	r3, #1
 80053fe:	e07b      	b.n	80054f8 <HAL_I2C_Master_Transmit+0x1d8>
      }
      /* Write data to TXDR */
      hi2c->Instance->TXDR = *hi2c->pBuffPtr;
 8005400:	68fb      	ldr	r3, [r7, #12]
 8005402:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005404:	781a      	ldrb	r2, [r3, #0]
 8005406:	68fb      	ldr	r3, [r7, #12]
 8005408:	681b      	ldr	r3, [r3, #0]
 800540a:	629a      	str	r2, [r3, #40]	; 0x28

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 800540c:	68fb      	ldr	r3, [r7, #12]
 800540e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005410:	1c5a      	adds	r2, r3, #1
 8005412:	68fb      	ldr	r3, [r7, #12]
 8005414:	625a      	str	r2, [r3, #36]	; 0x24

      hi2c->XferCount--;
 8005416:	68fb      	ldr	r3, [r7, #12]
 8005418:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800541a:	b29b      	uxth	r3, r3
 800541c:	3b01      	subs	r3, #1
 800541e:	b29a      	uxth	r2, r3
 8005420:	68fb      	ldr	r3, [r7, #12]
 8005422:	855a      	strh	r2, [r3, #42]	; 0x2a
      hi2c->XferSize--;
 8005424:	68fb      	ldr	r3, [r7, #12]
 8005426:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8005428:	3b01      	subs	r3, #1
 800542a:	b29a      	uxth	r2, r3
 800542c:	68fb      	ldr	r3, [r7, #12]
 800542e:	851a      	strh	r2, [r3, #40]	; 0x28

      if ((hi2c->XferCount != 0U) && (hi2c->XferSize == 0U))
 8005430:	68fb      	ldr	r3, [r7, #12]
 8005432:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8005434:	b29b      	uxth	r3, r3
 8005436:	2b00      	cmp	r3, #0
 8005438:	d034      	beq.n	80054a4 <HAL_I2C_Master_Transmit+0x184>
 800543a:	68fb      	ldr	r3, [r7, #12]
 800543c:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 800543e:	2b00      	cmp	r3, #0
 8005440:	d130      	bne.n	80054a4 <HAL_I2C_Master_Transmit+0x184>
      {
        /* Wait until TCR flag is set */
        if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_TCR, RESET, Timeout, tickstart) != HAL_OK)
 8005442:	697b      	ldr	r3, [r7, #20]
 8005444:	9300      	str	r3, [sp, #0]
 8005446:	6a3b      	ldr	r3, [r7, #32]
 8005448:	2200      	movs	r2, #0
 800544a:	2180      	movs	r1, #128	; 0x80
 800544c:	68f8      	ldr	r0, [r7, #12]
 800544e:	f001 fa8a 	bl	8006966 <I2C_WaitOnFlagUntilTimeout>
 8005452:	4603      	mov	r3, r0
 8005454:	2b00      	cmp	r3, #0
 8005456:	d001      	beq.n	800545c <HAL_I2C_Master_Transmit+0x13c>
        {
          return HAL_ERROR;
 8005458:	2301      	movs	r3, #1
 800545a:	e04d      	b.n	80054f8 <HAL_I2C_Master_Transmit+0x1d8>
        }

        if (hi2c->XferCount > MAX_NBYTE_SIZE)
 800545c:	68fb      	ldr	r3, [r7, #12]
 800545e:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8005460:	b29b      	uxth	r3, r3
 8005462:	2bff      	cmp	r3, #255	; 0xff
 8005464:	d90e      	bls.n	8005484 <HAL_I2C_Master_Transmit+0x164>
        {
          hi2c->XferSize = MAX_NBYTE_SIZE;
 8005466:	68fb      	ldr	r3, [r7, #12]
 8005468:	22ff      	movs	r2, #255	; 0xff
 800546a:	851a      	strh	r2, [r3, #40]	; 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_RELOAD_MODE, I2C_NO_STARTSTOP);
 800546c:	68fb      	ldr	r3, [r7, #12]
 800546e:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8005470:	b2da      	uxtb	r2, r3
 8005472:	8979      	ldrh	r1, [r7, #10]
 8005474:	2300      	movs	r3, #0
 8005476:	9300      	str	r3, [sp, #0]
 8005478:	f04f 7380 	mov.w	r3, #16777216	; 0x1000000
 800547c:	68f8      	ldr	r0, [r7, #12]
 800547e:	f001 fb95 	bl	8006bac <I2C_TransferConfig>
 8005482:	e00f      	b.n	80054a4 <HAL_I2C_Master_Transmit+0x184>
        }
        else
        {
          hi2c->XferSize = hi2c->XferCount;
 8005484:	68fb      	ldr	r3, [r7, #12]
 8005486:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8005488:	b29a      	uxth	r2, r3
 800548a:	68fb      	ldr	r3, [r7, #12]
 800548c:	851a      	strh	r2, [r3, #40]	; 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE, I2C_NO_STARTSTOP);
 800548e:	68fb      	ldr	r3, [r7, #12]
 8005490:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8005492:	b2da      	uxtb	r2, r3
 8005494:	8979      	ldrh	r1, [r7, #10]
 8005496:	2300      	movs	r3, #0
 8005498:	9300      	str	r3, [sp, #0]
 800549a:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 800549e:	68f8      	ldr	r0, [r7, #12]
 80054a0:	f001 fb84 	bl	8006bac <I2C_TransferConfig>
    while (hi2c->XferCount > 0U)
 80054a4:	68fb      	ldr	r3, [r7, #12]
 80054a6:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80054a8:	b29b      	uxth	r3, r3
 80054aa:	2b00      	cmp	r3, #0
 80054ac:	d19e      	bne.n	80053ec <HAL_I2C_Master_Transmit+0xcc>
      }
    }

    /* No need to Check TC flag, with AUTOEND mode the stop is automatically generated */
    /* Wait until STOPF flag is set */
    if (I2C_WaitOnSTOPFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 80054ae:	697a      	ldr	r2, [r7, #20]
 80054b0:	6a39      	ldr	r1, [r7, #32]
 80054b2:	68f8      	ldr	r0, [r7, #12]
 80054b4:	f001 fad7 	bl	8006a66 <I2C_WaitOnSTOPFlagUntilTimeout>
 80054b8:	4603      	mov	r3, r0
 80054ba:	2b00      	cmp	r3, #0
 80054bc:	d001      	beq.n	80054c2 <HAL_I2C_Master_Transmit+0x1a2>
    {
      return HAL_ERROR;
 80054be:	2301      	movs	r3, #1
 80054c0:	e01a      	b.n	80054f8 <HAL_I2C_Master_Transmit+0x1d8>
    }

    /* Clear STOP Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 80054c2:	68fb      	ldr	r3, [r7, #12]
 80054c4:	681b      	ldr	r3, [r3, #0]
 80054c6:	2220      	movs	r2, #32
 80054c8:	61da      	str	r2, [r3, #28]

    /* Clear Configuration Register 2 */
    I2C_RESET_CR2(hi2c);
 80054ca:	68fb      	ldr	r3, [r7, #12]
 80054cc:	681b      	ldr	r3, [r3, #0]
 80054ce:	6859      	ldr	r1, [r3, #4]
 80054d0:	68fb      	ldr	r3, [r7, #12]
 80054d2:	681a      	ldr	r2, [r3, #0]
 80054d4:	4b0b      	ldr	r3, [pc, #44]	; (8005504 <HAL_I2C_Master_Transmit+0x1e4>)
 80054d6:	400b      	ands	r3, r1
 80054d8:	6053      	str	r3, [r2, #4]

    hi2c->State = HAL_I2C_STATE_READY;
 80054da:	68fb      	ldr	r3, [r7, #12]
 80054dc:	2220      	movs	r2, #32
 80054de:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
    hi2c->Mode  = HAL_I2C_MODE_NONE;
 80054e2:	68fb      	ldr	r3, [r7, #12]
 80054e4:	2200      	movs	r2, #0
 80054e6:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 80054ea:	68fb      	ldr	r3, [r7, #12]
 80054ec:	2200      	movs	r2, #0
 80054ee:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    return HAL_OK;
 80054f2:	2300      	movs	r3, #0
 80054f4:	e000      	b.n	80054f8 <HAL_I2C_Master_Transmit+0x1d8>
  }
  else
  {
    return HAL_BUSY;
 80054f6:	2302      	movs	r3, #2
  }
}
 80054f8:	4618      	mov	r0, r3
 80054fa:	3718      	adds	r7, #24
 80054fc:	46bd      	mov	sp, r7
 80054fe:	bd80      	pop	{r7, pc}
 8005500:	80002000 	.word	0x80002000
 8005504:	fe00e800 	.word	0xfe00e800

08005508 <HAL_I2C_Master_Transmit_IT>:
  * @param  Size Amount of data to be sent
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Master_Transmit_IT(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint8_t *pData,
                                             uint16_t Size)
{
 8005508:	b580      	push	{r7, lr}
 800550a:	b088      	sub	sp, #32
 800550c:	af02      	add	r7, sp, #8
 800550e:	60f8      	str	r0, [r7, #12]
 8005510:	607a      	str	r2, [r7, #4]
 8005512:	461a      	mov	r2, r3
 8005514:	460b      	mov	r3, r1
 8005516:	817b      	strh	r3, [r7, #10]
 8005518:	4613      	mov	r3, r2
 800551a:	813b      	strh	r3, [r7, #8]
  uint32_t xfermode;

  if (hi2c->State == HAL_I2C_STATE_READY)
 800551c:	68fb      	ldr	r3, [r7, #12]
 800551e:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8005522:	b2db      	uxtb	r3, r3
 8005524:	2b20      	cmp	r3, #32
 8005526:	d153      	bne.n	80055d0 <HAL_I2C_Master_Transmit_IT+0xc8>
  {
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BUSY) == SET)
 8005528:	68fb      	ldr	r3, [r7, #12]
 800552a:	681b      	ldr	r3, [r3, #0]
 800552c:	699b      	ldr	r3, [r3, #24]
 800552e:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 8005532:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8005536:	d101      	bne.n	800553c <HAL_I2C_Master_Transmit_IT+0x34>
    {
      return HAL_BUSY;
 8005538:	2302      	movs	r3, #2
 800553a:	e04a      	b.n	80055d2 <HAL_I2C_Master_Transmit_IT+0xca>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 800553c:	68fb      	ldr	r3, [r7, #12]
 800553e:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 8005542:	2b01      	cmp	r3, #1
 8005544:	d101      	bne.n	800554a <HAL_I2C_Master_Transmit_IT+0x42>
 8005546:	2302      	movs	r3, #2
 8005548:	e043      	b.n	80055d2 <HAL_I2C_Master_Transmit_IT+0xca>
 800554a:	68fb      	ldr	r3, [r7, #12]
 800554c:	2201      	movs	r2, #1
 800554e:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    hi2c->State       = HAL_I2C_STATE_BUSY_TX;
 8005552:	68fb      	ldr	r3, [r7, #12]
 8005554:	2221      	movs	r2, #33	; 0x21
 8005556:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
    hi2c->Mode        = HAL_I2C_MODE_MASTER;
 800555a:	68fb      	ldr	r3, [r7, #12]
 800555c:	2210      	movs	r2, #16
 800555e:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
    hi2c->ErrorCode   = HAL_I2C_ERROR_NONE;
 8005562:	68fb      	ldr	r3, [r7, #12]
 8005564:	2200      	movs	r2, #0
 8005566:	645a      	str	r2, [r3, #68]	; 0x44

    /* Prepare transfer parameters */
    hi2c->pBuffPtr    = pData;
 8005568:	68fb      	ldr	r3, [r7, #12]
 800556a:	687a      	ldr	r2, [r7, #4]
 800556c:	625a      	str	r2, [r3, #36]	; 0x24
    hi2c->XferCount   = Size;
 800556e:	68fb      	ldr	r3, [r7, #12]
 8005570:	893a      	ldrh	r2, [r7, #8]
 8005572:	855a      	strh	r2, [r3, #42]	; 0x2a
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 8005574:	68fb      	ldr	r3, [r7, #12]
 8005576:	4a19      	ldr	r2, [pc, #100]	; (80055dc <HAL_I2C_Master_Transmit_IT+0xd4>)
 8005578:	62da      	str	r2, [r3, #44]	; 0x2c
    hi2c->XferISR     = I2C_Master_ISR_IT;
 800557a:	68fb      	ldr	r3, [r7, #12]
 800557c:	4a18      	ldr	r2, [pc, #96]	; (80055e0 <HAL_I2C_Master_Transmit_IT+0xd8>)
 800557e:	635a      	str	r2, [r3, #52]	; 0x34

    if (hi2c->XferCount > MAX_NBYTE_SIZE)
 8005580:	68fb      	ldr	r3, [r7, #12]
 8005582:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8005584:	b29b      	uxth	r3, r3
 8005586:	2bff      	cmp	r3, #255	; 0xff
 8005588:	d906      	bls.n	8005598 <HAL_I2C_Master_Transmit_IT+0x90>
    {
      hi2c->XferSize = MAX_NBYTE_SIZE;
 800558a:	68fb      	ldr	r3, [r7, #12]
 800558c:	22ff      	movs	r2, #255	; 0xff
 800558e:	851a      	strh	r2, [r3, #40]	; 0x28
      xfermode = I2C_RELOAD_MODE;
 8005590:	f04f 7380 	mov.w	r3, #16777216	; 0x1000000
 8005594:	617b      	str	r3, [r7, #20]
 8005596:	e007      	b.n	80055a8 <HAL_I2C_Master_Transmit_IT+0xa0>
    }
    else
    {
      hi2c->XferSize = hi2c->XferCount;
 8005598:	68fb      	ldr	r3, [r7, #12]
 800559a:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800559c:	b29a      	uxth	r2, r3
 800559e:	68fb      	ldr	r3, [r7, #12]
 80055a0:	851a      	strh	r2, [r3, #40]	; 0x28
      xfermode = I2C_AUTOEND_MODE;
 80055a2:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 80055a6:	617b      	str	r3, [r7, #20]
    }

    /* Send Slave Address */
    /* Set NBYTES to write and reload if hi2c->XferCount > MAX_NBYTE_SIZE */
    I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, xfermode, I2C_GENERATE_START_WRITE);
 80055a8:	68fb      	ldr	r3, [r7, #12]
 80055aa:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80055ac:	b2da      	uxtb	r2, r3
 80055ae:	8979      	ldrh	r1, [r7, #10]
 80055b0:	4b0c      	ldr	r3, [pc, #48]	; (80055e4 <HAL_I2C_Master_Transmit_IT+0xdc>)
 80055b2:	9300      	str	r3, [sp, #0]
 80055b4:	697b      	ldr	r3, [r7, #20]
 80055b6:	68f8      	ldr	r0, [r7, #12]
 80055b8:	f001 faf8 	bl	8006bac <I2C_TransferConfig>

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 80055bc:	68fb      	ldr	r3, [r7, #12]
 80055be:	2200      	movs	r2, #0
 80055c0:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
              process unlock */

    /* Enable ERR, TC, STOP, NACK, TXI interrupt */
    /* possible to enable all of these */
    /* I2C_IT_ERRI | I2C_IT_TCI| I2C_IT_STOPI| I2C_IT_NACKI | I2C_IT_ADDRI | I2C_IT_RXI | I2C_IT_TXI */
    I2C_Enable_IRQ(hi2c, I2C_XFER_TX_IT);
 80055c4:	2101      	movs	r1, #1
 80055c6:	68f8      	ldr	r0, [r7, #12]
 80055c8:	f001 fb1e 	bl	8006c08 <I2C_Enable_IRQ>

    return HAL_OK;
 80055cc:	2300      	movs	r3, #0
 80055ce:	e000      	b.n	80055d2 <HAL_I2C_Master_Transmit_IT+0xca>
  }
  else
  {
    return HAL_BUSY;
 80055d0:	2302      	movs	r3, #2
  }
}
 80055d2:	4618      	mov	r0, r3
 80055d4:	3718      	adds	r7, #24
 80055d6:	46bd      	mov	sp, r7
 80055d8:	bd80      	pop	{r7, pc}
 80055da:	bf00      	nop
 80055dc:	ffff0000 	.word	0xffff0000
 80055e0:	08005867 	.word	0x08005867
 80055e4:	80002000 	.word	0x80002000

080055e8 <HAL_I2C_Master_Receive_IT>:
  * @param  pData Pointer to data buffer
  * @param  Size Amount of data to be sent
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Master_Receive_IT(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint8_t *pData, uint16_t Size)
{
 80055e8:	b580      	push	{r7, lr}
 80055ea:	b088      	sub	sp, #32
 80055ec:	af02      	add	r7, sp, #8
 80055ee:	60f8      	str	r0, [r7, #12]
 80055f0:	607a      	str	r2, [r7, #4]
 80055f2:	461a      	mov	r2, r3
 80055f4:	460b      	mov	r3, r1
 80055f6:	817b      	strh	r3, [r7, #10]
 80055f8:	4613      	mov	r3, r2
 80055fa:	813b      	strh	r3, [r7, #8]
  uint32_t xfermode;

  if (hi2c->State == HAL_I2C_STATE_READY)
 80055fc:	68fb      	ldr	r3, [r7, #12]
 80055fe:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8005602:	b2db      	uxtb	r3, r3
 8005604:	2b20      	cmp	r3, #32
 8005606:	d153      	bne.n	80056b0 <HAL_I2C_Master_Receive_IT+0xc8>
  {
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BUSY) == SET)
 8005608:	68fb      	ldr	r3, [r7, #12]
 800560a:	681b      	ldr	r3, [r3, #0]
 800560c:	699b      	ldr	r3, [r3, #24]
 800560e:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 8005612:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8005616:	d101      	bne.n	800561c <HAL_I2C_Master_Receive_IT+0x34>
    {
      return HAL_BUSY;
 8005618:	2302      	movs	r3, #2
 800561a:	e04a      	b.n	80056b2 <HAL_I2C_Master_Receive_IT+0xca>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 800561c:	68fb      	ldr	r3, [r7, #12]
 800561e:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 8005622:	2b01      	cmp	r3, #1
 8005624:	d101      	bne.n	800562a <HAL_I2C_Master_Receive_IT+0x42>
 8005626:	2302      	movs	r3, #2
 8005628:	e043      	b.n	80056b2 <HAL_I2C_Master_Receive_IT+0xca>
 800562a:	68fb      	ldr	r3, [r7, #12]
 800562c:	2201      	movs	r2, #1
 800562e:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    hi2c->State       = HAL_I2C_STATE_BUSY_RX;
 8005632:	68fb      	ldr	r3, [r7, #12]
 8005634:	2222      	movs	r2, #34	; 0x22
 8005636:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
    hi2c->Mode        = HAL_I2C_MODE_MASTER;
 800563a:	68fb      	ldr	r3, [r7, #12]
 800563c:	2210      	movs	r2, #16
 800563e:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
    hi2c->ErrorCode   = HAL_I2C_ERROR_NONE;
 8005642:	68fb      	ldr	r3, [r7, #12]
 8005644:	2200      	movs	r2, #0
 8005646:	645a      	str	r2, [r3, #68]	; 0x44

    /* Prepare transfer parameters */
    hi2c->pBuffPtr    = pData;
 8005648:	68fb      	ldr	r3, [r7, #12]
 800564a:	687a      	ldr	r2, [r7, #4]
 800564c:	625a      	str	r2, [r3, #36]	; 0x24
    hi2c->XferCount   = Size;
 800564e:	68fb      	ldr	r3, [r7, #12]
 8005650:	893a      	ldrh	r2, [r7, #8]
 8005652:	855a      	strh	r2, [r3, #42]	; 0x2a
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 8005654:	68fb      	ldr	r3, [r7, #12]
 8005656:	4a19      	ldr	r2, [pc, #100]	; (80056bc <HAL_I2C_Master_Receive_IT+0xd4>)
 8005658:	62da      	str	r2, [r3, #44]	; 0x2c
    hi2c->XferISR     = I2C_Master_ISR_IT;
 800565a:	68fb      	ldr	r3, [r7, #12]
 800565c:	4a18      	ldr	r2, [pc, #96]	; (80056c0 <HAL_I2C_Master_Receive_IT+0xd8>)
 800565e:	635a      	str	r2, [r3, #52]	; 0x34

    if (hi2c->XferCount > MAX_NBYTE_SIZE)
 8005660:	68fb      	ldr	r3, [r7, #12]
 8005662:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8005664:	b29b      	uxth	r3, r3
 8005666:	2bff      	cmp	r3, #255	; 0xff
 8005668:	d906      	bls.n	8005678 <HAL_I2C_Master_Receive_IT+0x90>
    {
      hi2c->XferSize = MAX_NBYTE_SIZE;
 800566a:	68fb      	ldr	r3, [r7, #12]
 800566c:	22ff      	movs	r2, #255	; 0xff
 800566e:	851a      	strh	r2, [r3, #40]	; 0x28
      xfermode = I2C_RELOAD_MODE;
 8005670:	f04f 7380 	mov.w	r3, #16777216	; 0x1000000
 8005674:	617b      	str	r3, [r7, #20]
 8005676:	e007      	b.n	8005688 <HAL_I2C_Master_Receive_IT+0xa0>
    }
    else
    {
      hi2c->XferSize = hi2c->XferCount;
 8005678:	68fb      	ldr	r3, [r7, #12]
 800567a:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800567c:	b29a      	uxth	r2, r3
 800567e:	68fb      	ldr	r3, [r7, #12]
 8005680:	851a      	strh	r2, [r3, #40]	; 0x28
      xfermode = I2C_AUTOEND_MODE;
 8005682:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 8005686:	617b      	str	r3, [r7, #20]
    }

    /* Send Slave Address */
    /* Set NBYTES to write and reload if hi2c->XferCount > MAX_NBYTE_SIZE */
    I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, xfermode, I2C_GENERATE_START_READ);
 8005688:	68fb      	ldr	r3, [r7, #12]
 800568a:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 800568c:	b2da      	uxtb	r2, r3
 800568e:	8979      	ldrh	r1, [r7, #10]
 8005690:	4b0c      	ldr	r3, [pc, #48]	; (80056c4 <HAL_I2C_Master_Receive_IT+0xdc>)
 8005692:	9300      	str	r3, [sp, #0]
 8005694:	697b      	ldr	r3, [r7, #20]
 8005696:	68f8      	ldr	r0, [r7, #12]
 8005698:	f001 fa88 	bl	8006bac <I2C_TransferConfig>

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 800569c:	68fb      	ldr	r3, [r7, #12]
 800569e:	2200      	movs	r2, #0
 80056a0:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
              process unlock */

    /* Enable ERR, TC, STOP, NACK, RXI interrupt */
    /* possible to enable all of these */
    /* I2C_IT_ERRI | I2C_IT_TCI| I2C_IT_STOPI| I2C_IT_NACKI | I2C_IT_ADDRI | I2C_IT_RXI | I2C_IT_TXI */
    I2C_Enable_IRQ(hi2c, I2C_XFER_RX_IT);
 80056a4:	2102      	movs	r1, #2
 80056a6:	68f8      	ldr	r0, [r7, #12]
 80056a8:	f001 faae 	bl	8006c08 <I2C_Enable_IRQ>

    return HAL_OK;
 80056ac:	2300      	movs	r3, #0
 80056ae:	e000      	b.n	80056b2 <HAL_I2C_Master_Receive_IT+0xca>
  }
  else
  {
    return HAL_BUSY;
 80056b0:	2302      	movs	r3, #2
  }
}
 80056b2:	4618      	mov	r0, r3
 80056b4:	3718      	adds	r7, #24
 80056b6:	46bd      	mov	sp, r7
 80056b8:	bd80      	pop	{r7, pc}
 80056ba:	bf00      	nop
 80056bc:	ffff0000 	.word	0xffff0000
 80056c0:	08005867 	.word	0x08005867
 80056c4:	80002400 	.word	0x80002400

080056c8 <HAL_I2C_EV_IRQHandler>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
void HAL_I2C_EV_IRQHandler(I2C_HandleTypeDef *hi2c)
{
 80056c8:	b580      	push	{r7, lr}
 80056ca:	b084      	sub	sp, #16
 80056cc:	af00      	add	r7, sp, #0
 80056ce:	6078      	str	r0, [r7, #4]
  /* Get current IT Flags and IT sources value */
  uint32_t itflags   = READ_REG(hi2c->Instance->ISR);
 80056d0:	687b      	ldr	r3, [r7, #4]
 80056d2:	681b      	ldr	r3, [r3, #0]
 80056d4:	699b      	ldr	r3, [r3, #24]
 80056d6:	60fb      	str	r3, [r7, #12]
  uint32_t itsources = READ_REG(hi2c->Instance->CR1);
 80056d8:	687b      	ldr	r3, [r7, #4]
 80056da:	681b      	ldr	r3, [r3, #0]
 80056dc:	681b      	ldr	r3, [r3, #0]
 80056de:	60bb      	str	r3, [r7, #8]

  /* I2C events treatment -------------------------------------*/
  if (hi2c->XferISR != NULL)
 80056e0:	687b      	ldr	r3, [r7, #4]
 80056e2:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80056e4:	2b00      	cmp	r3, #0
 80056e6:	d005      	beq.n	80056f4 <HAL_I2C_EV_IRQHandler+0x2c>
  {
    hi2c->XferISR(hi2c, itflags, itsources);
 80056e8:	687b      	ldr	r3, [r7, #4]
 80056ea:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80056ec:	68ba      	ldr	r2, [r7, #8]
 80056ee:	68f9      	ldr	r1, [r7, #12]
 80056f0:	6878      	ldr	r0, [r7, #4]
 80056f2:	4798      	blx	r3
  }
}
 80056f4:	bf00      	nop
 80056f6:	3710      	adds	r7, #16
 80056f8:	46bd      	mov	sp, r7
 80056fa:	bd80      	pop	{r7, pc}

080056fc <HAL_I2C_ER_IRQHandler>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
void HAL_I2C_ER_IRQHandler(I2C_HandleTypeDef *hi2c)
{
 80056fc:	b580      	push	{r7, lr}
 80056fe:	b086      	sub	sp, #24
 8005700:	af00      	add	r7, sp, #0
 8005702:	6078      	str	r0, [r7, #4]
  uint32_t itflags   = READ_REG(hi2c->Instance->ISR);
 8005704:	687b      	ldr	r3, [r7, #4]
 8005706:	681b      	ldr	r3, [r3, #0]
 8005708:	699b      	ldr	r3, [r3, #24]
 800570a:	617b      	str	r3, [r7, #20]
  uint32_t itsources = READ_REG(hi2c->Instance->CR1);
 800570c:	687b      	ldr	r3, [r7, #4]
 800570e:	681b      	ldr	r3, [r3, #0]
 8005710:	681b      	ldr	r3, [r3, #0]
 8005712:	613b      	str	r3, [r7, #16]
  uint32_t tmperror;

  /* I2C Bus error interrupt occurred ------------------------------------*/
  if ((I2C_CHECK_FLAG(itflags, I2C_FLAG_BERR) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_ERRI) != RESET))
 8005714:	697b      	ldr	r3, [r7, #20]
 8005716:	0a1b      	lsrs	r3, r3, #8
 8005718:	f003 0301 	and.w	r3, r3, #1
 800571c:	2b00      	cmp	r3, #0
 800571e:	d010      	beq.n	8005742 <HAL_I2C_ER_IRQHandler+0x46>
 8005720:	693b      	ldr	r3, [r7, #16]
 8005722:	09db      	lsrs	r3, r3, #7
 8005724:	f003 0301 	and.w	r3, r3, #1
 8005728:	2b00      	cmp	r3, #0
 800572a:	d00a      	beq.n	8005742 <HAL_I2C_ER_IRQHandler+0x46>
  {
    hi2c->ErrorCode |= HAL_I2C_ERROR_BERR;
 800572c:	687b      	ldr	r3, [r7, #4]
 800572e:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8005730:	f043 0201 	orr.w	r2, r3, #1
 8005734:	687b      	ldr	r3, [r7, #4]
 8005736:	645a      	str	r2, [r3, #68]	; 0x44

    /* Clear BERR flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_BERR);
 8005738:	687b      	ldr	r3, [r7, #4]
 800573a:	681b      	ldr	r3, [r3, #0]
 800573c:	f44f 7280 	mov.w	r2, #256	; 0x100
 8005740:	61da      	str	r2, [r3, #28]
  }

  /* I2C Over-Run/Under-Run interrupt occurred ----------------------------------------*/
  if ((I2C_CHECK_FLAG(itflags, I2C_FLAG_OVR) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_ERRI) != RESET))
 8005742:	697b      	ldr	r3, [r7, #20]
 8005744:	0a9b      	lsrs	r3, r3, #10
 8005746:	f003 0301 	and.w	r3, r3, #1
 800574a:	2b00      	cmp	r3, #0
 800574c:	d010      	beq.n	8005770 <HAL_I2C_ER_IRQHandler+0x74>
 800574e:	693b      	ldr	r3, [r7, #16]
 8005750:	09db      	lsrs	r3, r3, #7
 8005752:	f003 0301 	and.w	r3, r3, #1
 8005756:	2b00      	cmp	r3, #0
 8005758:	d00a      	beq.n	8005770 <HAL_I2C_ER_IRQHandler+0x74>
  {
    hi2c->ErrorCode |= HAL_I2C_ERROR_OVR;
 800575a:	687b      	ldr	r3, [r7, #4]
 800575c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800575e:	f043 0208 	orr.w	r2, r3, #8
 8005762:	687b      	ldr	r3, [r7, #4]
 8005764:	645a      	str	r2, [r3, #68]	; 0x44

    /* Clear OVR flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_OVR);
 8005766:	687b      	ldr	r3, [r7, #4]
 8005768:	681b      	ldr	r3, [r3, #0]
 800576a:	f44f 6280 	mov.w	r2, #1024	; 0x400
 800576e:	61da      	str	r2, [r3, #28]
  }

  /* I2C Arbitration Loss error interrupt occurred -------------------------------------*/
  if ((I2C_CHECK_FLAG(itflags, I2C_FLAG_ARLO) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_ERRI) != RESET))
 8005770:	697b      	ldr	r3, [r7, #20]
 8005772:	0a5b      	lsrs	r3, r3, #9
 8005774:	f003 0301 	and.w	r3, r3, #1
 8005778:	2b00      	cmp	r3, #0
 800577a:	d010      	beq.n	800579e <HAL_I2C_ER_IRQHandler+0xa2>
 800577c:	693b      	ldr	r3, [r7, #16]
 800577e:	09db      	lsrs	r3, r3, #7
 8005780:	f003 0301 	and.w	r3, r3, #1
 8005784:	2b00      	cmp	r3, #0
 8005786:	d00a      	beq.n	800579e <HAL_I2C_ER_IRQHandler+0xa2>
  {
    hi2c->ErrorCode |= HAL_I2C_ERROR_ARLO;
 8005788:	687b      	ldr	r3, [r7, #4]
 800578a:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800578c:	f043 0202 	orr.w	r2, r3, #2
 8005790:	687b      	ldr	r3, [r7, #4]
 8005792:	645a      	str	r2, [r3, #68]	; 0x44

    /* Clear ARLO flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_ARLO);
 8005794:	687b      	ldr	r3, [r7, #4]
 8005796:	681b      	ldr	r3, [r3, #0]
 8005798:	f44f 7200 	mov.w	r2, #512	; 0x200
 800579c:	61da      	str	r2, [r3, #28]
  }

  /* Store current volatile hi2c->ErrorCode, misra rule */
  tmperror = hi2c->ErrorCode;
 800579e:	687b      	ldr	r3, [r7, #4]
 80057a0:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80057a2:	60fb      	str	r3, [r7, #12]

  /* Call the Error Callback in case of Error detected */
  if ((tmperror & (HAL_I2C_ERROR_BERR | HAL_I2C_ERROR_OVR | HAL_I2C_ERROR_ARLO)) !=  HAL_I2C_ERROR_NONE)
 80057a4:	68fb      	ldr	r3, [r7, #12]
 80057a6:	f003 030b 	and.w	r3, r3, #11
 80057aa:	2b00      	cmp	r3, #0
 80057ac:	d003      	beq.n	80057b6 <HAL_I2C_ER_IRQHandler+0xba>
  {
    I2C_ITError(hi2c, tmperror);
 80057ae:	68f9      	ldr	r1, [r7, #12]
 80057b0:	6878      	ldr	r0, [r7, #4]
 80057b2:	f000 ff9f 	bl	80066f4 <I2C_ITError>
  }
}
 80057b6:	bf00      	nop
 80057b8:	3718      	adds	r7, #24
 80057ba:	46bd      	mov	sp, r7
 80057bc:	bd80      	pop	{r7, pc}

080057be <HAL_I2C_SlaveTxCpltCallback>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
__weak void HAL_I2C_SlaveTxCpltCallback(I2C_HandleTypeDef *hi2c)
{
 80057be:	b480      	push	{r7}
 80057c0:	b083      	sub	sp, #12
 80057c2:	af00      	add	r7, sp, #0
 80057c4:	6078      	str	r0, [r7, #4]
  UNUSED(hi2c);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_SlaveTxCpltCallback could be implemented in the user file
   */
}
 80057c6:	bf00      	nop
 80057c8:	370c      	adds	r7, #12
 80057ca:	46bd      	mov	sp, r7
 80057cc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80057d0:	4770      	bx	lr

080057d2 <HAL_I2C_SlaveRxCpltCallback>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
__weak void HAL_I2C_SlaveRxCpltCallback(I2C_HandleTypeDef *hi2c)
{
 80057d2:	b480      	push	{r7}
 80057d4:	b083      	sub	sp, #12
 80057d6:	af00      	add	r7, sp, #0
 80057d8:	6078      	str	r0, [r7, #4]
  UNUSED(hi2c);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_SlaveRxCpltCallback could be implemented in the user file
   */
}
 80057da:	bf00      	nop
 80057dc:	370c      	adds	r7, #12
 80057de:	46bd      	mov	sp, r7
 80057e0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80057e4:	4770      	bx	lr

080057e6 <HAL_I2C_AddrCallback>:
  * @param  TransferDirection Master request Transfer Direction (Write/Read), value of @ref I2C_XFERDIRECTION
  * @param  AddrMatchCode Address Match Code
  * @retval None
  */
__weak void HAL_I2C_AddrCallback(I2C_HandleTypeDef *hi2c, uint8_t TransferDirection, uint16_t AddrMatchCode)
{
 80057e6:	b480      	push	{r7}
 80057e8:	b083      	sub	sp, #12
 80057ea:	af00      	add	r7, sp, #0
 80057ec:	6078      	str	r0, [r7, #4]
 80057ee:	460b      	mov	r3, r1
 80057f0:	70fb      	strb	r3, [r7, #3]
 80057f2:	4613      	mov	r3, r2
 80057f4:	803b      	strh	r3, [r7, #0]
  UNUSED(AddrMatchCode);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_AddrCallback() could be implemented in the user file
   */
}
 80057f6:	bf00      	nop
 80057f8:	370c      	adds	r7, #12
 80057fa:	46bd      	mov	sp, r7
 80057fc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005800:	4770      	bx	lr

08005802 <HAL_I2C_ListenCpltCallback>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
__weak void HAL_I2C_ListenCpltCallback(I2C_HandleTypeDef *hi2c)
{
 8005802:	b480      	push	{r7}
 8005804:	b083      	sub	sp, #12
 8005806:	af00      	add	r7, sp, #0
 8005808:	6078      	str	r0, [r7, #4]
  UNUSED(hi2c);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_ListenCpltCallback() could be implemented in the user file
   */
}
 800580a:	bf00      	nop
 800580c:	370c      	adds	r7, #12
 800580e:	46bd      	mov	sp, r7
 8005810:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005814:	4770      	bx	lr

08005816 <HAL_I2C_MemTxCpltCallback>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
__weak void HAL_I2C_MemTxCpltCallback(I2C_HandleTypeDef *hi2c)
{
 8005816:	b480      	push	{r7}
 8005818:	b083      	sub	sp, #12
 800581a:	af00      	add	r7, sp, #0
 800581c:	6078      	str	r0, [r7, #4]
  UNUSED(hi2c);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_MemTxCpltCallback could be implemented in the user file
   */
}
 800581e:	bf00      	nop
 8005820:	370c      	adds	r7, #12
 8005822:	46bd      	mov	sp, r7
 8005824:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005828:	4770      	bx	lr

0800582a <HAL_I2C_MemRxCpltCallback>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
__weak void HAL_I2C_MemRxCpltCallback(I2C_HandleTypeDef *hi2c)
{
 800582a:	b480      	push	{r7}
 800582c:	b083      	sub	sp, #12
 800582e:	af00      	add	r7, sp, #0
 8005830:	6078      	str	r0, [r7, #4]
  UNUSED(hi2c);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_MemRxCpltCallback could be implemented in the user file
   */
}
 8005832:	bf00      	nop
 8005834:	370c      	adds	r7, #12
 8005836:	46bd      	mov	sp, r7
 8005838:	f85d 7b04 	ldr.w	r7, [sp], #4
 800583c:	4770      	bx	lr

0800583e <HAL_I2C_ErrorCallback>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
__weak void HAL_I2C_ErrorCallback(I2C_HandleTypeDef *hi2c)
{
 800583e:	b480      	push	{r7}
 8005840:	b083      	sub	sp, #12
 8005842:	af00      	add	r7, sp, #0
 8005844:	6078      	str	r0, [r7, #4]
  UNUSED(hi2c);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_ErrorCallback could be implemented in the user file
   */
}
 8005846:	bf00      	nop
 8005848:	370c      	adds	r7, #12
 800584a:	46bd      	mov	sp, r7
 800584c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005850:	4770      	bx	lr

08005852 <HAL_I2C_AbortCpltCallback>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
__weak void HAL_I2C_AbortCpltCallback(I2C_HandleTypeDef *hi2c)
{
 8005852:	b480      	push	{r7}
 8005854:	b083      	sub	sp, #12
 8005856:	af00      	add	r7, sp, #0
 8005858:	6078      	str	r0, [r7, #4]
  UNUSED(hi2c);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_AbortCpltCallback could be implemented in the user file
   */
}
 800585a:	bf00      	nop
 800585c:	370c      	adds	r7, #12
 800585e:	46bd      	mov	sp, r7
 8005860:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005864:	4770      	bx	lr

08005866 <I2C_Master_ISR_IT>:
  * @param  ITFlags Interrupt flags to handle.
  * @param  ITSources Interrupt sources enabled.
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_Master_ISR_IT(struct __I2C_HandleTypeDef *hi2c, uint32_t ITFlags, uint32_t ITSources)
{
 8005866:	b580      	push	{r7, lr}
 8005868:	b088      	sub	sp, #32
 800586a:	af02      	add	r7, sp, #8
 800586c:	60f8      	str	r0, [r7, #12]
 800586e:	60b9      	str	r1, [r7, #8]
 8005870:	607a      	str	r2, [r7, #4]
  uint16_t devaddress;
  uint32_t tmpITFlags = ITFlags;
 8005872:	68bb      	ldr	r3, [r7, #8]
 8005874:	617b      	str	r3, [r7, #20]

  /* Process Locked */
  __HAL_LOCK(hi2c);
 8005876:	68fb      	ldr	r3, [r7, #12]
 8005878:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 800587c:	2b01      	cmp	r3, #1
 800587e:	d101      	bne.n	8005884 <I2C_Master_ISR_IT+0x1e>
 8005880:	2302      	movs	r3, #2
 8005882:	e114      	b.n	8005aae <I2C_Master_ISR_IT+0x248>
 8005884:	68fb      	ldr	r3, [r7, #12]
 8005886:	2201      	movs	r2, #1
 8005888:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

  if ((I2C_CHECK_FLAG(tmpITFlags, I2C_FLAG_AF) != RESET) && (I2C_CHECK_IT_SOURCE(ITSources, I2C_IT_NACKI) != RESET))
 800588c:	697b      	ldr	r3, [r7, #20]
 800588e:	091b      	lsrs	r3, r3, #4
 8005890:	f003 0301 	and.w	r3, r3, #1
 8005894:	2b00      	cmp	r3, #0
 8005896:	d013      	beq.n	80058c0 <I2C_Master_ISR_IT+0x5a>
 8005898:	687b      	ldr	r3, [r7, #4]
 800589a:	091b      	lsrs	r3, r3, #4
 800589c:	f003 0301 	and.w	r3, r3, #1
 80058a0:	2b00      	cmp	r3, #0
 80058a2:	d00d      	beq.n	80058c0 <I2C_Master_ISR_IT+0x5a>
  {
    /* Clear NACK Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 80058a4:	68fb      	ldr	r3, [r7, #12]
 80058a6:	681b      	ldr	r3, [r3, #0]
 80058a8:	2210      	movs	r2, #16
 80058aa:	61da      	str	r2, [r3, #28]

    /* Set corresponding Error Code */
    /* No need to generate STOP, it is automatically done */
    /* Error callback will be send during stop flag treatment */
    hi2c->ErrorCode |= HAL_I2C_ERROR_AF;
 80058ac:	68fb      	ldr	r3, [r7, #12]
 80058ae:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80058b0:	f043 0204 	orr.w	r2, r3, #4
 80058b4:	68fb      	ldr	r3, [r7, #12]
 80058b6:	645a      	str	r2, [r3, #68]	; 0x44

    /* Flush TX register */
    I2C_Flush_TXDR(hi2c);
 80058b8:	68f8      	ldr	r0, [r7, #12]
 80058ba:	f001 f812 	bl	80068e2 <I2C_Flush_TXDR>
 80058be:	e0e1      	b.n	8005a84 <I2C_Master_ISR_IT+0x21e>
  }
  else if ((I2C_CHECK_FLAG(tmpITFlags, I2C_FLAG_RXNE) != RESET) && (I2C_CHECK_IT_SOURCE(ITSources, I2C_IT_RXI) != RESET))
 80058c0:	697b      	ldr	r3, [r7, #20]
 80058c2:	089b      	lsrs	r3, r3, #2
 80058c4:	f003 0301 	and.w	r3, r3, #1
 80058c8:	2b00      	cmp	r3, #0
 80058ca:	d023      	beq.n	8005914 <I2C_Master_ISR_IT+0xae>
 80058cc:	687b      	ldr	r3, [r7, #4]
 80058ce:	089b      	lsrs	r3, r3, #2
 80058d0:	f003 0301 	and.w	r3, r3, #1
 80058d4:	2b00      	cmp	r3, #0
 80058d6:	d01d      	beq.n	8005914 <I2C_Master_ISR_IT+0xae>
  {
    /* Remove RXNE flag on temporary variable as read done */
    tmpITFlags &= ~I2C_FLAG_RXNE;
 80058d8:	697b      	ldr	r3, [r7, #20]
 80058da:	f023 0304 	bic.w	r3, r3, #4
 80058de:	617b      	str	r3, [r7, #20]

    /* Read data from RXDR */
    *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->RXDR;
 80058e0:	68fb      	ldr	r3, [r7, #12]
 80058e2:	681b      	ldr	r3, [r3, #0]
 80058e4:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 80058e6:	68fb      	ldr	r3, [r7, #12]
 80058e8:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80058ea:	b2d2      	uxtb	r2, r2
 80058ec:	701a      	strb	r2, [r3, #0]

    /* Increment Buffer pointer */
    hi2c->pBuffPtr++;
 80058ee:	68fb      	ldr	r3, [r7, #12]
 80058f0:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80058f2:	1c5a      	adds	r2, r3, #1
 80058f4:	68fb      	ldr	r3, [r7, #12]
 80058f6:	625a      	str	r2, [r3, #36]	; 0x24

    hi2c->XferSize--;
 80058f8:	68fb      	ldr	r3, [r7, #12]
 80058fa:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80058fc:	3b01      	subs	r3, #1
 80058fe:	b29a      	uxth	r2, r3
 8005900:	68fb      	ldr	r3, [r7, #12]
 8005902:	851a      	strh	r2, [r3, #40]	; 0x28
    hi2c->XferCount--;
 8005904:	68fb      	ldr	r3, [r7, #12]
 8005906:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8005908:	b29b      	uxth	r3, r3
 800590a:	3b01      	subs	r3, #1
 800590c:	b29a      	uxth	r2, r3
 800590e:	68fb      	ldr	r3, [r7, #12]
 8005910:	855a      	strh	r2, [r3, #42]	; 0x2a
 8005912:	e0b7      	b.n	8005a84 <I2C_Master_ISR_IT+0x21e>
  }
  else if ((I2C_CHECK_FLAG(tmpITFlags, I2C_FLAG_TXIS) != RESET) && (I2C_CHECK_IT_SOURCE(ITSources, I2C_IT_TXI) != RESET))
 8005914:	697b      	ldr	r3, [r7, #20]
 8005916:	085b      	lsrs	r3, r3, #1
 8005918:	f003 0301 	and.w	r3, r3, #1
 800591c:	2b00      	cmp	r3, #0
 800591e:	d01e      	beq.n	800595e <I2C_Master_ISR_IT+0xf8>
 8005920:	687b      	ldr	r3, [r7, #4]
 8005922:	085b      	lsrs	r3, r3, #1
 8005924:	f003 0301 	and.w	r3, r3, #1
 8005928:	2b00      	cmp	r3, #0
 800592a:	d018      	beq.n	800595e <I2C_Master_ISR_IT+0xf8>
  {
    /* Write data to TXDR */
    hi2c->Instance->TXDR = *hi2c->pBuffPtr;
 800592c:	68fb      	ldr	r3, [r7, #12]
 800592e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005930:	781a      	ldrb	r2, [r3, #0]
 8005932:	68fb      	ldr	r3, [r7, #12]
 8005934:	681b      	ldr	r3, [r3, #0]
 8005936:	629a      	str	r2, [r3, #40]	; 0x28

    /* Increment Buffer pointer */
    hi2c->pBuffPtr++;
 8005938:	68fb      	ldr	r3, [r7, #12]
 800593a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800593c:	1c5a      	adds	r2, r3, #1
 800593e:	68fb      	ldr	r3, [r7, #12]
 8005940:	625a      	str	r2, [r3, #36]	; 0x24

    hi2c->XferSize--;
 8005942:	68fb      	ldr	r3, [r7, #12]
 8005944:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8005946:	3b01      	subs	r3, #1
 8005948:	b29a      	uxth	r2, r3
 800594a:	68fb      	ldr	r3, [r7, #12]
 800594c:	851a      	strh	r2, [r3, #40]	; 0x28
    hi2c->XferCount--;
 800594e:	68fb      	ldr	r3, [r7, #12]
 8005950:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8005952:	b29b      	uxth	r3, r3
 8005954:	3b01      	subs	r3, #1
 8005956:	b29a      	uxth	r2, r3
 8005958:	68fb      	ldr	r3, [r7, #12]
 800595a:	855a      	strh	r2, [r3, #42]	; 0x2a
 800595c:	e092      	b.n	8005a84 <I2C_Master_ISR_IT+0x21e>
  }
  else if ((I2C_CHECK_FLAG(tmpITFlags, I2C_FLAG_TCR) != RESET) && (I2C_CHECK_IT_SOURCE(ITSources, I2C_IT_TCI) != RESET))
 800595e:	697b      	ldr	r3, [r7, #20]
 8005960:	09db      	lsrs	r3, r3, #7
 8005962:	f003 0301 	and.w	r3, r3, #1
 8005966:	2b00      	cmp	r3, #0
 8005968:	d05d      	beq.n	8005a26 <I2C_Master_ISR_IT+0x1c0>
 800596a:	687b      	ldr	r3, [r7, #4]
 800596c:	099b      	lsrs	r3, r3, #6
 800596e:	f003 0301 	and.w	r3, r3, #1
 8005972:	2b00      	cmp	r3, #0
 8005974:	d057      	beq.n	8005a26 <I2C_Master_ISR_IT+0x1c0>
  {
    if ((hi2c->XferCount != 0U) && (hi2c->XferSize == 0U))
 8005976:	68fb      	ldr	r3, [r7, #12]
 8005978:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800597a:	b29b      	uxth	r3, r3
 800597c:	2b00      	cmp	r3, #0
 800597e:	d040      	beq.n	8005a02 <I2C_Master_ISR_IT+0x19c>
 8005980:	68fb      	ldr	r3, [r7, #12]
 8005982:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8005984:	2b00      	cmp	r3, #0
 8005986:	d13c      	bne.n	8005a02 <I2C_Master_ISR_IT+0x19c>
    {
      devaddress = (uint16_t)(hi2c->Instance->CR2 & I2C_CR2_SADD);
 8005988:	68fb      	ldr	r3, [r7, #12]
 800598a:	681b      	ldr	r3, [r3, #0]
 800598c:	685b      	ldr	r3, [r3, #4]
 800598e:	b29b      	uxth	r3, r3
 8005990:	f3c3 0309 	ubfx	r3, r3, #0, #10
 8005994:	827b      	strh	r3, [r7, #18]

      if (hi2c->XferCount > MAX_NBYTE_SIZE)
 8005996:	68fb      	ldr	r3, [r7, #12]
 8005998:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800599a:	b29b      	uxth	r3, r3
 800599c:	2bff      	cmp	r3, #255	; 0xff
 800599e:	d90e      	bls.n	80059be <I2C_Master_ISR_IT+0x158>
      {
        hi2c->XferSize = MAX_NBYTE_SIZE;
 80059a0:	68fb      	ldr	r3, [r7, #12]
 80059a2:	22ff      	movs	r2, #255	; 0xff
 80059a4:	851a      	strh	r2, [r3, #40]	; 0x28
        I2C_TransferConfig(hi2c, devaddress, (uint8_t)hi2c->XferSize, I2C_RELOAD_MODE, I2C_NO_STARTSTOP);
 80059a6:	68fb      	ldr	r3, [r7, #12]
 80059a8:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80059aa:	b2da      	uxtb	r2, r3
 80059ac:	8a79      	ldrh	r1, [r7, #18]
 80059ae:	2300      	movs	r3, #0
 80059b0:	9300      	str	r3, [sp, #0]
 80059b2:	f04f 7380 	mov.w	r3, #16777216	; 0x1000000
 80059b6:	68f8      	ldr	r0, [r7, #12]
 80059b8:	f001 f8f8 	bl	8006bac <I2C_TransferConfig>
      if (hi2c->XferCount > MAX_NBYTE_SIZE)
 80059bc:	e032      	b.n	8005a24 <I2C_Master_ISR_IT+0x1be>
      }
      else
      {
        hi2c->XferSize = hi2c->XferCount;
 80059be:	68fb      	ldr	r3, [r7, #12]
 80059c0:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80059c2:	b29a      	uxth	r2, r3
 80059c4:	68fb      	ldr	r3, [r7, #12]
 80059c6:	851a      	strh	r2, [r3, #40]	; 0x28
        if (hi2c->XferOptions != I2C_NO_OPTION_FRAME)
 80059c8:	68fb      	ldr	r3, [r7, #12]
 80059ca:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80059cc:	f513 3f80 	cmn.w	r3, #65536	; 0x10000
 80059d0:	d00b      	beq.n	80059ea <I2C_Master_ISR_IT+0x184>
        {
          I2C_TransferConfig(hi2c, devaddress, (uint8_t)hi2c->XferSize, hi2c->XferOptions, I2C_NO_STARTSTOP);
 80059d2:	68fb      	ldr	r3, [r7, #12]
 80059d4:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80059d6:	b2da      	uxtb	r2, r3
 80059d8:	68fb      	ldr	r3, [r7, #12]
 80059da:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80059dc:	8a79      	ldrh	r1, [r7, #18]
 80059de:	2000      	movs	r0, #0
 80059e0:	9000      	str	r0, [sp, #0]
 80059e2:	68f8      	ldr	r0, [r7, #12]
 80059e4:	f001 f8e2 	bl	8006bac <I2C_TransferConfig>
      if (hi2c->XferCount > MAX_NBYTE_SIZE)
 80059e8:	e01c      	b.n	8005a24 <I2C_Master_ISR_IT+0x1be>
        }
        else
        {
          I2C_TransferConfig(hi2c, devaddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE, I2C_NO_STARTSTOP);
 80059ea:	68fb      	ldr	r3, [r7, #12]
 80059ec:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80059ee:	b2da      	uxtb	r2, r3
 80059f0:	8a79      	ldrh	r1, [r7, #18]
 80059f2:	2300      	movs	r3, #0
 80059f4:	9300      	str	r3, [sp, #0]
 80059f6:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 80059fa:	68f8      	ldr	r0, [r7, #12]
 80059fc:	f001 f8d6 	bl	8006bac <I2C_TransferConfig>
      if (hi2c->XferCount > MAX_NBYTE_SIZE)
 8005a00:	e010      	b.n	8005a24 <I2C_Master_ISR_IT+0x1be>
      }
    }
    else
    {
      /* Call TxCpltCallback() if no stop mode is set */
      if (I2C_GET_STOP_MODE(hi2c) != I2C_AUTOEND_MODE)
 8005a02:	68fb      	ldr	r3, [r7, #12]
 8005a04:	681b      	ldr	r3, [r3, #0]
 8005a06:	685b      	ldr	r3, [r3, #4]
 8005a08:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8005a0c:	f1b3 7f00 	cmp.w	r3, #33554432	; 0x2000000
 8005a10:	d003      	beq.n	8005a1a <I2C_Master_ISR_IT+0x1b4>
      {
        /* Call I2C Master Sequential complete process */
        I2C_ITMasterSeqCplt(hi2c);
 8005a12:	68f8      	ldr	r0, [r7, #12]
 8005a14:	f000 fba9 	bl	800616a <I2C_ITMasterSeqCplt>
    if ((hi2c->XferCount != 0U) && (hi2c->XferSize == 0U))
 8005a18:	e034      	b.n	8005a84 <I2C_Master_ISR_IT+0x21e>
      }
      else
      {
        /* Wrong size Status regarding TCR flag event */
        /* Call the corresponding callback to inform upper layer of End of Transfer */
        I2C_ITError(hi2c, HAL_I2C_ERROR_SIZE);
 8005a1a:	2140      	movs	r1, #64	; 0x40
 8005a1c:	68f8      	ldr	r0, [r7, #12]
 8005a1e:	f000 fe69 	bl	80066f4 <I2C_ITError>
    if ((hi2c->XferCount != 0U) && (hi2c->XferSize == 0U))
 8005a22:	e02f      	b.n	8005a84 <I2C_Master_ISR_IT+0x21e>
 8005a24:	e02e      	b.n	8005a84 <I2C_Master_ISR_IT+0x21e>
      }
    }
  }
  else if ((I2C_CHECK_FLAG(tmpITFlags, I2C_FLAG_TC) != RESET) && (I2C_CHECK_IT_SOURCE(ITSources, I2C_IT_TCI) != RESET))
 8005a26:	697b      	ldr	r3, [r7, #20]
 8005a28:	099b      	lsrs	r3, r3, #6
 8005a2a:	f003 0301 	and.w	r3, r3, #1
 8005a2e:	2b00      	cmp	r3, #0
 8005a30:	d028      	beq.n	8005a84 <I2C_Master_ISR_IT+0x21e>
 8005a32:	687b      	ldr	r3, [r7, #4]
 8005a34:	099b      	lsrs	r3, r3, #6
 8005a36:	f003 0301 	and.w	r3, r3, #1
 8005a3a:	2b00      	cmp	r3, #0
 8005a3c:	d022      	beq.n	8005a84 <I2C_Master_ISR_IT+0x21e>
  {
    if (hi2c->XferCount == 0U)
 8005a3e:	68fb      	ldr	r3, [r7, #12]
 8005a40:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8005a42:	b29b      	uxth	r3, r3
 8005a44:	2b00      	cmp	r3, #0
 8005a46:	d119      	bne.n	8005a7c <I2C_Master_ISR_IT+0x216>
    {
      if (I2C_GET_STOP_MODE(hi2c) != I2C_AUTOEND_MODE)
 8005a48:	68fb      	ldr	r3, [r7, #12]
 8005a4a:	681b      	ldr	r3, [r3, #0]
 8005a4c:	685b      	ldr	r3, [r3, #4]
 8005a4e:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8005a52:	f1b3 7f00 	cmp.w	r3, #33554432	; 0x2000000
 8005a56:	d015      	beq.n	8005a84 <I2C_Master_ISR_IT+0x21e>
      {
        /* Generate a stop condition in case of no transfer option */
        if (hi2c->XferOptions == I2C_NO_OPTION_FRAME)
 8005a58:	68fb      	ldr	r3, [r7, #12]
 8005a5a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8005a5c:	f513 3f80 	cmn.w	r3, #65536	; 0x10000
 8005a60:	d108      	bne.n	8005a74 <I2C_Master_ISR_IT+0x20e>
        {
          /* Generate Stop */
          hi2c->Instance->CR2 |= I2C_CR2_STOP;
 8005a62:	68fb      	ldr	r3, [r7, #12]
 8005a64:	681b      	ldr	r3, [r3, #0]
 8005a66:	685a      	ldr	r2, [r3, #4]
 8005a68:	68fb      	ldr	r3, [r7, #12]
 8005a6a:	681b      	ldr	r3, [r3, #0]
 8005a6c:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 8005a70:	605a      	str	r2, [r3, #4]
 8005a72:	e007      	b.n	8005a84 <I2C_Master_ISR_IT+0x21e>
        }
        else
        {
          /* Call I2C Master Sequential complete process */
          I2C_ITMasterSeqCplt(hi2c);
 8005a74:	68f8      	ldr	r0, [r7, #12]
 8005a76:	f000 fb78 	bl	800616a <I2C_ITMasterSeqCplt>
 8005a7a:	e003      	b.n	8005a84 <I2C_Master_ISR_IT+0x21e>
    }
    else
    {
      /* Wrong size Status regarding TC flag event */
      /* Call the corresponding callback to inform upper layer of End of Transfer */
      I2C_ITError(hi2c, HAL_I2C_ERROR_SIZE);
 8005a7c:	2140      	movs	r1, #64	; 0x40
 8005a7e:	68f8      	ldr	r0, [r7, #12]
 8005a80:	f000 fe38 	bl	80066f4 <I2C_ITError>
  else
  {
    /* Nothing to do */
  }

  if ((I2C_CHECK_FLAG(tmpITFlags, I2C_FLAG_STOPF) != RESET) && (I2C_CHECK_IT_SOURCE(ITSources, I2C_IT_STOPI) != RESET))
 8005a84:	697b      	ldr	r3, [r7, #20]
 8005a86:	095b      	lsrs	r3, r3, #5
 8005a88:	f003 0301 	and.w	r3, r3, #1
 8005a8c:	2b00      	cmp	r3, #0
 8005a8e:	d009      	beq.n	8005aa4 <I2C_Master_ISR_IT+0x23e>
 8005a90:	687b      	ldr	r3, [r7, #4]
 8005a92:	095b      	lsrs	r3, r3, #5
 8005a94:	f003 0301 	and.w	r3, r3, #1
 8005a98:	2b00      	cmp	r3, #0
 8005a9a:	d003      	beq.n	8005aa4 <I2C_Master_ISR_IT+0x23e>
  {
    /* Call I2C Master complete process */
    I2C_ITMasterCplt(hi2c, tmpITFlags);
 8005a9c:	6979      	ldr	r1, [r7, #20]
 8005a9e:	68f8      	ldr	r0, [r7, #12]
 8005aa0:	f000 fbfe 	bl	80062a0 <I2C_ITMasterCplt>
  }

  /* Process Unlocked */
  __HAL_UNLOCK(hi2c);
 8005aa4:	68fb      	ldr	r3, [r7, #12]
 8005aa6:	2200      	movs	r2, #0
 8005aa8:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

  return HAL_OK;
 8005aac:	2300      	movs	r3, #0
}
 8005aae:	4618      	mov	r0, r3
 8005ab0:	3718      	adds	r7, #24
 8005ab2:	46bd      	mov	sp, r7
 8005ab4:	bd80      	pop	{r7, pc}

08005ab6 <I2C_Slave_ISR_IT>:
  * @param  ITFlags Interrupt flags to handle.
  * @param  ITSources Interrupt sources enabled.
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_Slave_ISR_IT(struct __I2C_HandleTypeDef *hi2c, uint32_t ITFlags, uint32_t ITSources)
{
 8005ab6:	b580      	push	{r7, lr}
 8005ab8:	b086      	sub	sp, #24
 8005aba:	af00      	add	r7, sp, #0
 8005abc:	60f8      	str	r0, [r7, #12]
 8005abe:	60b9      	str	r1, [r7, #8]
 8005ac0:	607a      	str	r2, [r7, #4]
  uint32_t tmpoptions = hi2c->XferOptions;
 8005ac2:	68fb      	ldr	r3, [r7, #12]
 8005ac4:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8005ac6:	617b      	str	r3, [r7, #20]
  uint32_t tmpITFlags = ITFlags;
 8005ac8:	68bb      	ldr	r3, [r7, #8]
 8005aca:	613b      	str	r3, [r7, #16]

  /* Process locked */
  __HAL_LOCK(hi2c);
 8005acc:	68fb      	ldr	r3, [r7, #12]
 8005ace:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 8005ad2:	2b01      	cmp	r3, #1
 8005ad4:	d101      	bne.n	8005ada <I2C_Slave_ISR_IT+0x24>
 8005ad6:	2302      	movs	r3, #2
 8005ad8:	e0ec      	b.n	8005cb4 <I2C_Slave_ISR_IT+0x1fe>
 8005ada:	68fb      	ldr	r3, [r7, #12]
 8005adc:	2201      	movs	r2, #1
 8005ade:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

  /* Check if STOPF is set */
  if ((I2C_CHECK_FLAG(tmpITFlags, I2C_FLAG_STOPF) != RESET) && (I2C_CHECK_IT_SOURCE(ITSources, I2C_IT_STOPI) != RESET))
 8005ae2:	693b      	ldr	r3, [r7, #16]
 8005ae4:	095b      	lsrs	r3, r3, #5
 8005ae6:	f003 0301 	and.w	r3, r3, #1
 8005aea:	2b00      	cmp	r3, #0
 8005aec:	d009      	beq.n	8005b02 <I2C_Slave_ISR_IT+0x4c>
 8005aee:	687b      	ldr	r3, [r7, #4]
 8005af0:	095b      	lsrs	r3, r3, #5
 8005af2:	f003 0301 	and.w	r3, r3, #1
 8005af6:	2b00      	cmp	r3, #0
 8005af8:	d003      	beq.n	8005b02 <I2C_Slave_ISR_IT+0x4c>
  {
    /* Call I2C Slave complete process */
    I2C_ITSlaveCplt(hi2c, tmpITFlags);
 8005afa:	6939      	ldr	r1, [r7, #16]
 8005afc:	68f8      	ldr	r0, [r7, #12]
 8005afe:	f000 fc99 	bl	8006434 <I2C_ITSlaveCplt>
  }

  if ((I2C_CHECK_FLAG(tmpITFlags, I2C_FLAG_AF) != RESET) && (I2C_CHECK_IT_SOURCE(ITSources, I2C_IT_NACKI) != RESET))
 8005b02:	693b      	ldr	r3, [r7, #16]
 8005b04:	091b      	lsrs	r3, r3, #4
 8005b06:	f003 0301 	and.w	r3, r3, #1
 8005b0a:	2b00      	cmp	r3, #0
 8005b0c:	d04d      	beq.n	8005baa <I2C_Slave_ISR_IT+0xf4>
 8005b0e:	687b      	ldr	r3, [r7, #4]
 8005b10:	091b      	lsrs	r3, r3, #4
 8005b12:	f003 0301 	and.w	r3, r3, #1
 8005b16:	2b00      	cmp	r3, #0
 8005b18:	d047      	beq.n	8005baa <I2C_Slave_ISR_IT+0xf4>
  {
    /* Check that I2C transfer finished */
    /* if yes, normal use case, a NACK is sent by the MASTER when Transfer is finished */
    /* Mean XferCount == 0*/
    /* So clear Flag NACKF only */
    if (hi2c->XferCount == 0U)
 8005b1a:	68fb      	ldr	r3, [r7, #12]
 8005b1c:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8005b1e:	b29b      	uxth	r3, r3
 8005b20:	2b00      	cmp	r3, #0
 8005b22:	d128      	bne.n	8005b76 <I2C_Slave_ISR_IT+0xc0>
    {
      /* Same action must be done for (tmpoptions == I2C_LAST_FRAME) which removed for Warning[Pa134]: left and right operands are identical */
      if ((hi2c->State == HAL_I2C_STATE_LISTEN) && (tmpoptions == I2C_FIRST_AND_LAST_FRAME))
 8005b24:	68fb      	ldr	r3, [r7, #12]
 8005b26:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8005b2a:	b2db      	uxtb	r3, r3
 8005b2c:	2b28      	cmp	r3, #40	; 0x28
 8005b2e:	d108      	bne.n	8005b42 <I2C_Slave_ISR_IT+0x8c>
 8005b30:	697b      	ldr	r3, [r7, #20]
 8005b32:	f1b3 7f00 	cmp.w	r3, #33554432	; 0x2000000
 8005b36:	d104      	bne.n	8005b42 <I2C_Slave_ISR_IT+0x8c>
      {
        /* Call I2C Listen complete process */
        I2C_ITListenCplt(hi2c, tmpITFlags);
 8005b38:	6939      	ldr	r1, [r7, #16]
 8005b3a:	68f8      	ldr	r0, [r7, #12]
 8005b3c:	f000 fd84 	bl	8006648 <I2C_ITListenCplt>
 8005b40:	e032      	b.n	8005ba8 <I2C_Slave_ISR_IT+0xf2>
      }
      else if ((hi2c->State == HAL_I2C_STATE_BUSY_TX_LISTEN) && (tmpoptions != I2C_NO_OPTION_FRAME))
 8005b42:	68fb      	ldr	r3, [r7, #12]
 8005b44:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8005b48:	b2db      	uxtb	r3, r3
 8005b4a:	2b29      	cmp	r3, #41	; 0x29
 8005b4c:	d10e      	bne.n	8005b6c <I2C_Slave_ISR_IT+0xb6>
 8005b4e:	697b      	ldr	r3, [r7, #20]
 8005b50:	f513 3f80 	cmn.w	r3, #65536	; 0x10000
 8005b54:	d00a      	beq.n	8005b6c <I2C_Slave_ISR_IT+0xb6>
      {
        /* Clear NACK Flag */
        __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8005b56:	68fb      	ldr	r3, [r7, #12]
 8005b58:	681b      	ldr	r3, [r3, #0]
 8005b5a:	2210      	movs	r2, #16
 8005b5c:	61da      	str	r2, [r3, #28]

        /* Flush TX register */
        I2C_Flush_TXDR(hi2c);
 8005b5e:	68f8      	ldr	r0, [r7, #12]
 8005b60:	f000 febf 	bl	80068e2 <I2C_Flush_TXDR>

        /* Last Byte is Transmitted */
        /* Call I2C Slave Sequential complete process */
        I2C_ITSlaveSeqCplt(hi2c);
 8005b64:	68f8      	ldr	r0, [r7, #12]
 8005b66:	f000 fb3d 	bl	80061e4 <I2C_ITSlaveSeqCplt>
 8005b6a:	e01d      	b.n	8005ba8 <I2C_Slave_ISR_IT+0xf2>
      }
      else
      {
        /* Clear NACK Flag */
        __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8005b6c:	68fb      	ldr	r3, [r7, #12]
 8005b6e:	681b      	ldr	r3, [r3, #0]
 8005b70:	2210      	movs	r2, #16
 8005b72:	61da      	str	r2, [r3, #28]
    if (hi2c->XferCount == 0U)
 8005b74:	e096      	b.n	8005ca4 <I2C_Slave_ISR_IT+0x1ee>
    }
    else
    {
      /* if no, error use case, a Non-Acknowledge of last Data is generated by the MASTER*/
      /* Clear NACK Flag */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8005b76:	68fb      	ldr	r3, [r7, #12]
 8005b78:	681b      	ldr	r3, [r3, #0]
 8005b7a:	2210      	movs	r2, #16
 8005b7c:	61da      	str	r2, [r3, #28]

      /* Set ErrorCode corresponding to a Non-Acknowledge */
      hi2c->ErrorCode |= HAL_I2C_ERROR_AF;
 8005b7e:	68fb      	ldr	r3, [r7, #12]
 8005b80:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8005b82:	f043 0204 	orr.w	r2, r3, #4
 8005b86:	68fb      	ldr	r3, [r7, #12]
 8005b88:	645a      	str	r2, [r3, #68]	; 0x44

      if ((tmpoptions == I2C_FIRST_FRAME) || (tmpoptions == I2C_NEXT_FRAME))
 8005b8a:	697b      	ldr	r3, [r7, #20]
 8005b8c:	2b00      	cmp	r3, #0
 8005b8e:	d004      	beq.n	8005b9a <I2C_Slave_ISR_IT+0xe4>
 8005b90:	697b      	ldr	r3, [r7, #20]
 8005b92:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 8005b96:	f040 8085 	bne.w	8005ca4 <I2C_Slave_ISR_IT+0x1ee>
      {
        /* Call the corresponding callback to inform upper layer of End of Transfer */
        I2C_ITError(hi2c, hi2c->ErrorCode);
 8005b9a:	68fb      	ldr	r3, [r7, #12]
 8005b9c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8005b9e:	4619      	mov	r1, r3
 8005ba0:	68f8      	ldr	r0, [r7, #12]
 8005ba2:	f000 fda7 	bl	80066f4 <I2C_ITError>
    if (hi2c->XferCount == 0U)
 8005ba6:	e07d      	b.n	8005ca4 <I2C_Slave_ISR_IT+0x1ee>
 8005ba8:	e07c      	b.n	8005ca4 <I2C_Slave_ISR_IT+0x1ee>
      }
    }
  }
  else if ((I2C_CHECK_FLAG(tmpITFlags, I2C_FLAG_RXNE) != RESET) && (I2C_CHECK_IT_SOURCE(ITSources, I2C_IT_RXI) != RESET))
 8005baa:	693b      	ldr	r3, [r7, #16]
 8005bac:	089b      	lsrs	r3, r3, #2
 8005bae:	f003 0301 	and.w	r3, r3, #1
 8005bb2:	2b00      	cmp	r3, #0
 8005bb4:	d030      	beq.n	8005c18 <I2C_Slave_ISR_IT+0x162>
 8005bb6:	687b      	ldr	r3, [r7, #4]
 8005bb8:	089b      	lsrs	r3, r3, #2
 8005bba:	f003 0301 	and.w	r3, r3, #1
 8005bbe:	2b00      	cmp	r3, #0
 8005bc0:	d02a      	beq.n	8005c18 <I2C_Slave_ISR_IT+0x162>
  {
    if (hi2c->XferCount > 0U)
 8005bc2:	68fb      	ldr	r3, [r7, #12]
 8005bc4:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8005bc6:	b29b      	uxth	r3, r3
 8005bc8:	2b00      	cmp	r3, #0
 8005bca:	d018      	beq.n	8005bfe <I2C_Slave_ISR_IT+0x148>
    {
      /* Read data from RXDR */
      *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->RXDR;
 8005bcc:	68fb      	ldr	r3, [r7, #12]
 8005bce:	681b      	ldr	r3, [r3, #0]
 8005bd0:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 8005bd2:	68fb      	ldr	r3, [r7, #12]
 8005bd4:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005bd6:	b2d2      	uxtb	r2, r2
 8005bd8:	701a      	strb	r2, [r3, #0]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 8005bda:	68fb      	ldr	r3, [r7, #12]
 8005bdc:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005bde:	1c5a      	adds	r2, r3, #1
 8005be0:	68fb      	ldr	r3, [r7, #12]
 8005be2:	625a      	str	r2, [r3, #36]	; 0x24

      hi2c->XferSize--;
 8005be4:	68fb      	ldr	r3, [r7, #12]
 8005be6:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8005be8:	3b01      	subs	r3, #1
 8005bea:	b29a      	uxth	r2, r3
 8005bec:	68fb      	ldr	r3, [r7, #12]
 8005bee:	851a      	strh	r2, [r3, #40]	; 0x28
      hi2c->XferCount--;
 8005bf0:	68fb      	ldr	r3, [r7, #12]
 8005bf2:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8005bf4:	b29b      	uxth	r3, r3
 8005bf6:	3b01      	subs	r3, #1
 8005bf8:	b29a      	uxth	r2, r3
 8005bfa:	68fb      	ldr	r3, [r7, #12]
 8005bfc:	855a      	strh	r2, [r3, #42]	; 0x2a
    }

    if ((hi2c->XferCount == 0U) && \
 8005bfe:	68fb      	ldr	r3, [r7, #12]
 8005c00:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8005c02:	b29b      	uxth	r3, r3
 8005c04:	2b00      	cmp	r3, #0
 8005c06:	d14f      	bne.n	8005ca8 <I2C_Slave_ISR_IT+0x1f2>
 8005c08:	697b      	ldr	r3, [r7, #20]
 8005c0a:	f513 3f80 	cmn.w	r3, #65536	; 0x10000
 8005c0e:	d04b      	beq.n	8005ca8 <I2C_Slave_ISR_IT+0x1f2>
        (tmpoptions != I2C_NO_OPTION_FRAME))
    {
      /* Call I2C Slave Sequential complete process */
      I2C_ITSlaveSeqCplt(hi2c);
 8005c10:	68f8      	ldr	r0, [r7, #12]
 8005c12:	f000 fae7 	bl	80061e4 <I2C_ITSlaveSeqCplt>
    if ((hi2c->XferCount == 0U) && \
 8005c16:	e047      	b.n	8005ca8 <I2C_Slave_ISR_IT+0x1f2>
    }
  }
  else if ((I2C_CHECK_FLAG(tmpITFlags, I2C_FLAG_ADDR) != RESET) && \
 8005c18:	693b      	ldr	r3, [r7, #16]
 8005c1a:	08db      	lsrs	r3, r3, #3
 8005c1c:	f003 0301 	and.w	r3, r3, #1
 8005c20:	2b00      	cmp	r3, #0
 8005c22:	d00a      	beq.n	8005c3a <I2C_Slave_ISR_IT+0x184>
           (I2C_CHECK_IT_SOURCE(ITSources, I2C_IT_ADDRI) != RESET))
 8005c24:	687b      	ldr	r3, [r7, #4]
 8005c26:	08db      	lsrs	r3, r3, #3
 8005c28:	f003 0301 	and.w	r3, r3, #1
  else if ((I2C_CHECK_FLAG(tmpITFlags, I2C_FLAG_ADDR) != RESET) && \
 8005c2c:	2b00      	cmp	r3, #0
 8005c2e:	d004      	beq.n	8005c3a <I2C_Slave_ISR_IT+0x184>
  {
    I2C_ITAddrCplt(hi2c, tmpITFlags);
 8005c30:	6939      	ldr	r1, [r7, #16]
 8005c32:	68f8      	ldr	r0, [r7, #12]
 8005c34:	f000 fa15 	bl	8006062 <I2C_ITAddrCplt>
 8005c38:	e037      	b.n	8005caa <I2C_Slave_ISR_IT+0x1f4>
  }
  else if ((I2C_CHECK_FLAG(tmpITFlags, I2C_FLAG_TXIS) != RESET) && (I2C_CHECK_IT_SOURCE(ITSources, I2C_IT_TXI) != RESET))
 8005c3a:	693b      	ldr	r3, [r7, #16]
 8005c3c:	085b      	lsrs	r3, r3, #1
 8005c3e:	f003 0301 	and.w	r3, r3, #1
 8005c42:	2b00      	cmp	r3, #0
 8005c44:	d031      	beq.n	8005caa <I2C_Slave_ISR_IT+0x1f4>
 8005c46:	687b      	ldr	r3, [r7, #4]
 8005c48:	085b      	lsrs	r3, r3, #1
 8005c4a:	f003 0301 	and.w	r3, r3, #1
 8005c4e:	2b00      	cmp	r3, #0
 8005c50:	d02b      	beq.n	8005caa <I2C_Slave_ISR_IT+0x1f4>
  {
    /* Write data to TXDR only if XferCount not reach "0" */
    /* A TXIS flag can be set, during STOP treatment      */
    /* Check if all data have already been sent */
    /* If it is the case, this last write in TXDR is not sent, correspond to a dummy TXIS event */
    if (hi2c->XferCount > 0U)
 8005c52:	68fb      	ldr	r3, [r7, #12]
 8005c54:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8005c56:	b29b      	uxth	r3, r3
 8005c58:	2b00      	cmp	r3, #0
 8005c5a:	d018      	beq.n	8005c8e <I2C_Slave_ISR_IT+0x1d8>
    {
      /* Write data to TXDR */
      hi2c->Instance->TXDR = *hi2c->pBuffPtr;
 8005c5c:	68fb      	ldr	r3, [r7, #12]
 8005c5e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005c60:	781a      	ldrb	r2, [r3, #0]
 8005c62:	68fb      	ldr	r3, [r7, #12]
 8005c64:	681b      	ldr	r3, [r3, #0]
 8005c66:	629a      	str	r2, [r3, #40]	; 0x28

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 8005c68:	68fb      	ldr	r3, [r7, #12]
 8005c6a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005c6c:	1c5a      	adds	r2, r3, #1
 8005c6e:	68fb      	ldr	r3, [r7, #12]
 8005c70:	625a      	str	r2, [r3, #36]	; 0x24

      hi2c->XferCount--;
 8005c72:	68fb      	ldr	r3, [r7, #12]
 8005c74:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8005c76:	b29b      	uxth	r3, r3
 8005c78:	3b01      	subs	r3, #1
 8005c7a:	b29a      	uxth	r2, r3
 8005c7c:	68fb      	ldr	r3, [r7, #12]
 8005c7e:	855a      	strh	r2, [r3, #42]	; 0x2a
      hi2c->XferSize--;
 8005c80:	68fb      	ldr	r3, [r7, #12]
 8005c82:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8005c84:	3b01      	subs	r3, #1
 8005c86:	b29a      	uxth	r2, r3
 8005c88:	68fb      	ldr	r3, [r7, #12]
 8005c8a:	851a      	strh	r2, [r3, #40]	; 0x28
 8005c8c:	e00d      	b.n	8005caa <I2C_Slave_ISR_IT+0x1f4>
    }
    else
    {
      if ((tmpoptions == I2C_NEXT_FRAME) || (tmpoptions == I2C_FIRST_FRAME))
 8005c8e:	697b      	ldr	r3, [r7, #20]
 8005c90:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 8005c94:	d002      	beq.n	8005c9c <I2C_Slave_ISR_IT+0x1e6>
 8005c96:	697b      	ldr	r3, [r7, #20]
 8005c98:	2b00      	cmp	r3, #0
 8005c9a:	d106      	bne.n	8005caa <I2C_Slave_ISR_IT+0x1f4>
      {
        /* Last Byte is Transmitted */
        /* Call I2C Slave Sequential complete process */
        I2C_ITSlaveSeqCplt(hi2c);
 8005c9c:	68f8      	ldr	r0, [r7, #12]
 8005c9e:	f000 faa1 	bl	80061e4 <I2C_ITSlaveSeqCplt>
 8005ca2:	e002      	b.n	8005caa <I2C_Slave_ISR_IT+0x1f4>
    if (hi2c->XferCount == 0U)
 8005ca4:	bf00      	nop
 8005ca6:	e000      	b.n	8005caa <I2C_Slave_ISR_IT+0x1f4>
    if ((hi2c->XferCount == 0U) && \
 8005ca8:	bf00      	nop
  {
    /* Nothing to do */
  }

  /* Process Unlocked */
  __HAL_UNLOCK(hi2c);
 8005caa:	68fb      	ldr	r3, [r7, #12]
 8005cac:	2200      	movs	r2, #0
 8005cae:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

  return HAL_OK;
 8005cb2:	2300      	movs	r3, #0
}
 8005cb4:	4618      	mov	r0, r3
 8005cb6:	3718      	adds	r7, #24
 8005cb8:	46bd      	mov	sp, r7
 8005cba:	bd80      	pop	{r7, pc}

08005cbc <I2C_Master_ISR_DMA>:
  * @param  ITFlags Interrupt flags to handle.
  * @param  ITSources Interrupt sources enabled.
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_Master_ISR_DMA(struct __I2C_HandleTypeDef *hi2c, uint32_t ITFlags, uint32_t ITSources)
{
 8005cbc:	b580      	push	{r7, lr}
 8005cbe:	b088      	sub	sp, #32
 8005cc0:	af02      	add	r7, sp, #8
 8005cc2:	60f8      	str	r0, [r7, #12]
 8005cc4:	60b9      	str	r1, [r7, #8]
 8005cc6:	607a      	str	r2, [r7, #4]
  uint16_t devaddress;
  uint32_t xfermode;

  /* Process Locked */
  __HAL_LOCK(hi2c);
 8005cc8:	68fb      	ldr	r3, [r7, #12]
 8005cca:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 8005cce:	2b01      	cmp	r3, #1
 8005cd0:	d101      	bne.n	8005cd6 <I2C_Master_ISR_DMA+0x1a>
 8005cd2:	2302      	movs	r3, #2
 8005cd4:	e0e1      	b.n	8005e9a <I2C_Master_ISR_DMA+0x1de>
 8005cd6:	68fb      	ldr	r3, [r7, #12]
 8005cd8:	2201      	movs	r2, #1
 8005cda:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

  if ((I2C_CHECK_FLAG(ITFlags, I2C_FLAG_AF) != RESET) && (I2C_CHECK_IT_SOURCE(ITSources, I2C_IT_NACKI) != RESET))
 8005cde:	68bb      	ldr	r3, [r7, #8]
 8005ce0:	091b      	lsrs	r3, r3, #4
 8005ce2:	f003 0301 	and.w	r3, r3, #1
 8005ce6:	2b00      	cmp	r3, #0
 8005ce8:	d017      	beq.n	8005d1a <I2C_Master_ISR_DMA+0x5e>
 8005cea:	687b      	ldr	r3, [r7, #4]
 8005cec:	091b      	lsrs	r3, r3, #4
 8005cee:	f003 0301 	and.w	r3, r3, #1
 8005cf2:	2b00      	cmp	r3, #0
 8005cf4:	d011      	beq.n	8005d1a <I2C_Master_ISR_DMA+0x5e>
  {
    /* Clear NACK Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8005cf6:	68fb      	ldr	r3, [r7, #12]
 8005cf8:	681b      	ldr	r3, [r3, #0]
 8005cfa:	2210      	movs	r2, #16
 8005cfc:	61da      	str	r2, [r3, #28]

    /* Set corresponding Error Code */
    hi2c->ErrorCode |= HAL_I2C_ERROR_AF;
 8005cfe:	68fb      	ldr	r3, [r7, #12]
 8005d00:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8005d02:	f043 0204 	orr.w	r2, r3, #4
 8005d06:	68fb      	ldr	r3, [r7, #12]
 8005d08:	645a      	str	r2, [r3, #68]	; 0x44

    /* No need to generate STOP, it is automatically done */
    /* But enable STOP interrupt, to treat it */
    /* Error callback will be send during stop flag treatment */
    I2C_Enable_IRQ(hi2c, I2C_XFER_CPLT_IT);
 8005d0a:	2120      	movs	r1, #32
 8005d0c:	68f8      	ldr	r0, [r7, #12]
 8005d0e:	f000 ff7b 	bl	8006c08 <I2C_Enable_IRQ>

    /* Flush TX register */
    I2C_Flush_TXDR(hi2c);
 8005d12:	68f8      	ldr	r0, [r7, #12]
 8005d14:	f000 fde5 	bl	80068e2 <I2C_Flush_TXDR>
 8005d18:	e0ba      	b.n	8005e90 <I2C_Master_ISR_DMA+0x1d4>
  }
  else if ((I2C_CHECK_FLAG(ITFlags, I2C_FLAG_TCR) != RESET) && (I2C_CHECK_IT_SOURCE(ITSources, I2C_IT_TCI) != RESET))
 8005d1a:	68bb      	ldr	r3, [r7, #8]
 8005d1c:	09db      	lsrs	r3, r3, #7
 8005d1e:	f003 0301 	and.w	r3, r3, #1
 8005d22:	2b00      	cmp	r3, #0
 8005d24:	d072      	beq.n	8005e0c <I2C_Master_ISR_DMA+0x150>
 8005d26:	687b      	ldr	r3, [r7, #4]
 8005d28:	099b      	lsrs	r3, r3, #6
 8005d2a:	f003 0301 	and.w	r3, r3, #1
 8005d2e:	2b00      	cmp	r3, #0
 8005d30:	d06c      	beq.n	8005e0c <I2C_Master_ISR_DMA+0x150>
  {
    /* Disable TC interrupt */
    __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_TCI);
 8005d32:	68fb      	ldr	r3, [r7, #12]
 8005d34:	681b      	ldr	r3, [r3, #0]
 8005d36:	681a      	ldr	r2, [r3, #0]
 8005d38:	68fb      	ldr	r3, [r7, #12]
 8005d3a:	681b      	ldr	r3, [r3, #0]
 8005d3c:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8005d40:	601a      	str	r2, [r3, #0]

    if (hi2c->XferCount != 0U)
 8005d42:	68fb      	ldr	r3, [r7, #12]
 8005d44:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8005d46:	b29b      	uxth	r3, r3
 8005d48:	2b00      	cmp	r3, #0
 8005d4a:	d04e      	beq.n	8005dea <I2C_Master_ISR_DMA+0x12e>
    {
      /* Recover Slave address */
      devaddress = (uint16_t)(hi2c->Instance->CR2 & I2C_CR2_SADD);
 8005d4c:	68fb      	ldr	r3, [r7, #12]
 8005d4e:	681b      	ldr	r3, [r3, #0]
 8005d50:	685b      	ldr	r3, [r3, #4]
 8005d52:	b29b      	uxth	r3, r3
 8005d54:	f3c3 0309 	ubfx	r3, r3, #0, #10
 8005d58:	827b      	strh	r3, [r7, #18]

      /* Prepare the new XferSize to transfer */
      if (hi2c->XferCount > MAX_NBYTE_SIZE)
 8005d5a:	68fb      	ldr	r3, [r7, #12]
 8005d5c:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8005d5e:	b29b      	uxth	r3, r3
 8005d60:	2bff      	cmp	r3, #255	; 0xff
 8005d62:	d906      	bls.n	8005d72 <I2C_Master_ISR_DMA+0xb6>
      {
        hi2c->XferSize = MAX_NBYTE_SIZE;
 8005d64:	68fb      	ldr	r3, [r7, #12]
 8005d66:	22ff      	movs	r2, #255	; 0xff
 8005d68:	851a      	strh	r2, [r3, #40]	; 0x28
        xfermode = I2C_RELOAD_MODE;
 8005d6a:	f04f 7380 	mov.w	r3, #16777216	; 0x1000000
 8005d6e:	617b      	str	r3, [r7, #20]
 8005d70:	e010      	b.n	8005d94 <I2C_Master_ISR_DMA+0xd8>
      }
      else
      {
        hi2c->XferSize = hi2c->XferCount;
 8005d72:	68fb      	ldr	r3, [r7, #12]
 8005d74:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8005d76:	b29a      	uxth	r2, r3
 8005d78:	68fb      	ldr	r3, [r7, #12]
 8005d7a:	851a      	strh	r2, [r3, #40]	; 0x28
        if (hi2c->XferOptions != I2C_NO_OPTION_FRAME)
 8005d7c:	68fb      	ldr	r3, [r7, #12]
 8005d7e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8005d80:	f513 3f80 	cmn.w	r3, #65536	; 0x10000
 8005d84:	d003      	beq.n	8005d8e <I2C_Master_ISR_DMA+0xd2>
        {
          xfermode = hi2c->XferOptions;
 8005d86:	68fb      	ldr	r3, [r7, #12]
 8005d88:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8005d8a:	617b      	str	r3, [r7, #20]
 8005d8c:	e002      	b.n	8005d94 <I2C_Master_ISR_DMA+0xd8>
        }
        else
        {
          xfermode = I2C_AUTOEND_MODE;
 8005d8e:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 8005d92:	617b      	str	r3, [r7, #20]
        }
      }

      /* Set the new XferSize in Nbytes register */
      I2C_TransferConfig(hi2c, devaddress, (uint8_t)hi2c->XferSize, xfermode, I2C_NO_STARTSTOP);
 8005d94:	68fb      	ldr	r3, [r7, #12]
 8005d96:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8005d98:	b2da      	uxtb	r2, r3
 8005d9a:	8a79      	ldrh	r1, [r7, #18]
 8005d9c:	2300      	movs	r3, #0
 8005d9e:	9300      	str	r3, [sp, #0]
 8005da0:	697b      	ldr	r3, [r7, #20]
 8005da2:	68f8      	ldr	r0, [r7, #12]
 8005da4:	f000 ff02 	bl	8006bac <I2C_TransferConfig>

      /* Update XferCount value */
      hi2c->XferCount -= hi2c->XferSize;
 8005da8:	68fb      	ldr	r3, [r7, #12]
 8005daa:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8005dac:	b29a      	uxth	r2, r3
 8005dae:	68fb      	ldr	r3, [r7, #12]
 8005db0:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8005db2:	1ad3      	subs	r3, r2, r3
 8005db4:	b29a      	uxth	r2, r3
 8005db6:	68fb      	ldr	r3, [r7, #12]
 8005db8:	855a      	strh	r2, [r3, #42]	; 0x2a

      /* Enable DMA Request */
      if (hi2c->State == HAL_I2C_STATE_BUSY_RX)
 8005dba:	68fb      	ldr	r3, [r7, #12]
 8005dbc:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8005dc0:	b2db      	uxtb	r3, r3
 8005dc2:	2b22      	cmp	r3, #34	; 0x22
 8005dc4:	d108      	bne.n	8005dd8 <I2C_Master_ISR_DMA+0x11c>
      {
        hi2c->Instance->CR1 |= I2C_CR1_RXDMAEN;
 8005dc6:	68fb      	ldr	r3, [r7, #12]
 8005dc8:	681b      	ldr	r3, [r3, #0]
 8005dca:	681a      	ldr	r2, [r3, #0]
 8005dcc:	68fb      	ldr	r3, [r7, #12]
 8005dce:	681b      	ldr	r3, [r3, #0]
 8005dd0:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 8005dd4:	601a      	str	r2, [r3, #0]
    if (hi2c->XferCount != 0U)
 8005dd6:	e05b      	b.n	8005e90 <I2C_Master_ISR_DMA+0x1d4>
      }
      else
      {
        hi2c->Instance->CR1 |= I2C_CR1_TXDMAEN;
 8005dd8:	68fb      	ldr	r3, [r7, #12]
 8005dda:	681b      	ldr	r3, [r3, #0]
 8005ddc:	681a      	ldr	r2, [r3, #0]
 8005dde:	68fb      	ldr	r3, [r7, #12]
 8005de0:	681b      	ldr	r3, [r3, #0]
 8005de2:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 8005de6:	601a      	str	r2, [r3, #0]
    if (hi2c->XferCount != 0U)
 8005de8:	e052      	b.n	8005e90 <I2C_Master_ISR_DMA+0x1d4>
      }
    }
    else
    {
      /* Call TxCpltCallback() if no stop mode is set */
      if (I2C_GET_STOP_MODE(hi2c) != I2C_AUTOEND_MODE)
 8005dea:	68fb      	ldr	r3, [r7, #12]
 8005dec:	681b      	ldr	r3, [r3, #0]
 8005dee:	685b      	ldr	r3, [r3, #4]
 8005df0:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8005df4:	f1b3 7f00 	cmp.w	r3, #33554432	; 0x2000000
 8005df8:	d003      	beq.n	8005e02 <I2C_Master_ISR_DMA+0x146>
      {
        /* Call I2C Master Sequential complete process */
        I2C_ITMasterSeqCplt(hi2c);
 8005dfa:	68f8      	ldr	r0, [r7, #12]
 8005dfc:	f000 f9b5 	bl	800616a <I2C_ITMasterSeqCplt>
    if (hi2c->XferCount != 0U)
 8005e00:	e046      	b.n	8005e90 <I2C_Master_ISR_DMA+0x1d4>
      }
      else
      {
        /* Wrong size Status regarding TCR flag event */
        /* Call the corresponding callback to inform upper layer of End of Transfer */
        I2C_ITError(hi2c, HAL_I2C_ERROR_SIZE);
 8005e02:	2140      	movs	r1, #64	; 0x40
 8005e04:	68f8      	ldr	r0, [r7, #12]
 8005e06:	f000 fc75 	bl	80066f4 <I2C_ITError>
    if (hi2c->XferCount != 0U)
 8005e0a:	e041      	b.n	8005e90 <I2C_Master_ISR_DMA+0x1d4>
      }
    }
  }
  else if ((I2C_CHECK_FLAG(ITFlags, I2C_FLAG_TC) != RESET) && (I2C_CHECK_IT_SOURCE(ITSources, I2C_IT_TCI) != RESET))
 8005e0c:	68bb      	ldr	r3, [r7, #8]
 8005e0e:	099b      	lsrs	r3, r3, #6
 8005e10:	f003 0301 	and.w	r3, r3, #1
 8005e14:	2b00      	cmp	r3, #0
 8005e16:	d029      	beq.n	8005e6c <I2C_Master_ISR_DMA+0x1b0>
 8005e18:	687b      	ldr	r3, [r7, #4]
 8005e1a:	099b      	lsrs	r3, r3, #6
 8005e1c:	f003 0301 	and.w	r3, r3, #1
 8005e20:	2b00      	cmp	r3, #0
 8005e22:	d023      	beq.n	8005e6c <I2C_Master_ISR_DMA+0x1b0>
  {
    if (hi2c->XferCount == 0U)
 8005e24:	68fb      	ldr	r3, [r7, #12]
 8005e26:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8005e28:	b29b      	uxth	r3, r3
 8005e2a:	2b00      	cmp	r3, #0
 8005e2c:	d119      	bne.n	8005e62 <I2C_Master_ISR_DMA+0x1a6>
    {
      if (I2C_GET_STOP_MODE(hi2c) != I2C_AUTOEND_MODE)
 8005e2e:	68fb      	ldr	r3, [r7, #12]
 8005e30:	681b      	ldr	r3, [r3, #0]
 8005e32:	685b      	ldr	r3, [r3, #4]
 8005e34:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8005e38:	f1b3 7f00 	cmp.w	r3, #33554432	; 0x2000000
 8005e3c:	d027      	beq.n	8005e8e <I2C_Master_ISR_DMA+0x1d2>
      {
        /* Generate a stop condition in case of no transfer option */
        if (hi2c->XferOptions == I2C_NO_OPTION_FRAME)
 8005e3e:	68fb      	ldr	r3, [r7, #12]
 8005e40:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8005e42:	f513 3f80 	cmn.w	r3, #65536	; 0x10000
 8005e46:	d108      	bne.n	8005e5a <I2C_Master_ISR_DMA+0x19e>
        {
          /* Generate Stop */
          hi2c->Instance->CR2 |= I2C_CR2_STOP;
 8005e48:	68fb      	ldr	r3, [r7, #12]
 8005e4a:	681b      	ldr	r3, [r3, #0]
 8005e4c:	685a      	ldr	r2, [r3, #4]
 8005e4e:	68fb      	ldr	r3, [r7, #12]
 8005e50:	681b      	ldr	r3, [r3, #0]
 8005e52:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 8005e56:	605a      	str	r2, [r3, #4]
    if (hi2c->XferCount == 0U)
 8005e58:	e019      	b.n	8005e8e <I2C_Master_ISR_DMA+0x1d2>
        }
        else
        {
          /* Call I2C Master Sequential complete process */
          I2C_ITMasterSeqCplt(hi2c);
 8005e5a:	68f8      	ldr	r0, [r7, #12]
 8005e5c:	f000 f985 	bl	800616a <I2C_ITMasterSeqCplt>
    if (hi2c->XferCount == 0U)
 8005e60:	e015      	b.n	8005e8e <I2C_Master_ISR_DMA+0x1d2>
    }
    else
    {
      /* Wrong size Status regarding TC flag event */
      /* Call the corresponding callback to inform upper layer of End of Transfer */
      I2C_ITError(hi2c, HAL_I2C_ERROR_SIZE);
 8005e62:	2140      	movs	r1, #64	; 0x40
 8005e64:	68f8      	ldr	r0, [r7, #12]
 8005e66:	f000 fc45 	bl	80066f4 <I2C_ITError>
    if (hi2c->XferCount == 0U)
 8005e6a:	e010      	b.n	8005e8e <I2C_Master_ISR_DMA+0x1d2>
    }
  }
  else if ((I2C_CHECK_FLAG(ITFlags, I2C_FLAG_STOPF) != RESET) && (I2C_CHECK_IT_SOURCE(ITSources, I2C_IT_STOPI) != RESET))
 8005e6c:	68bb      	ldr	r3, [r7, #8]
 8005e6e:	095b      	lsrs	r3, r3, #5
 8005e70:	f003 0301 	and.w	r3, r3, #1
 8005e74:	2b00      	cmp	r3, #0
 8005e76:	d00b      	beq.n	8005e90 <I2C_Master_ISR_DMA+0x1d4>
 8005e78:	687b      	ldr	r3, [r7, #4]
 8005e7a:	095b      	lsrs	r3, r3, #5
 8005e7c:	f003 0301 	and.w	r3, r3, #1
 8005e80:	2b00      	cmp	r3, #0
 8005e82:	d005      	beq.n	8005e90 <I2C_Master_ISR_DMA+0x1d4>
  {
    /* Call I2C Master complete process */
    I2C_ITMasterCplt(hi2c, ITFlags);
 8005e84:	68b9      	ldr	r1, [r7, #8]
 8005e86:	68f8      	ldr	r0, [r7, #12]
 8005e88:	f000 fa0a 	bl	80062a0 <I2C_ITMasterCplt>
 8005e8c:	e000      	b.n	8005e90 <I2C_Master_ISR_DMA+0x1d4>
    if (hi2c->XferCount == 0U)
 8005e8e:	bf00      	nop
  {
    /* Nothing to do */
  }

  /* Process Unlocked */
  __HAL_UNLOCK(hi2c);
 8005e90:	68fb      	ldr	r3, [r7, #12]
 8005e92:	2200      	movs	r2, #0
 8005e94:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

  return HAL_OK;
 8005e98:	2300      	movs	r3, #0
}
 8005e9a:	4618      	mov	r0, r3
 8005e9c:	3718      	adds	r7, #24
 8005e9e:	46bd      	mov	sp, r7
 8005ea0:	bd80      	pop	{r7, pc}

08005ea2 <I2C_Slave_ISR_DMA>:
  * @param  ITFlags Interrupt flags to handle.
  * @param  ITSources Interrupt sources enabled.
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_Slave_ISR_DMA(struct __I2C_HandleTypeDef *hi2c, uint32_t ITFlags, uint32_t ITSources)
{
 8005ea2:	b580      	push	{r7, lr}
 8005ea4:	b088      	sub	sp, #32
 8005ea6:	af00      	add	r7, sp, #0
 8005ea8:	60f8      	str	r0, [r7, #12]
 8005eaa:	60b9      	str	r1, [r7, #8]
 8005eac:	607a      	str	r2, [r7, #4]
  uint32_t tmpoptions = hi2c->XferOptions;
 8005eae:	68fb      	ldr	r3, [r7, #12]
 8005eb0:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8005eb2:	61bb      	str	r3, [r7, #24]
  uint32_t treatdmanack = 0U;
 8005eb4:	2300      	movs	r3, #0
 8005eb6:	61fb      	str	r3, [r7, #28]
  HAL_I2C_StateTypeDef tmpstate;

  /* Process locked */
  __HAL_LOCK(hi2c);
 8005eb8:	68fb      	ldr	r3, [r7, #12]
 8005eba:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 8005ebe:	2b01      	cmp	r3, #1
 8005ec0:	d101      	bne.n	8005ec6 <I2C_Slave_ISR_DMA+0x24>
 8005ec2:	2302      	movs	r3, #2
 8005ec4:	e0c9      	b.n	800605a <I2C_Slave_ISR_DMA+0x1b8>
 8005ec6:	68fb      	ldr	r3, [r7, #12]
 8005ec8:	2201      	movs	r2, #1
 8005eca:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

  /* Check if STOPF is set */
  if ((I2C_CHECK_FLAG(ITFlags, I2C_FLAG_STOPF) != RESET) && (I2C_CHECK_IT_SOURCE(ITSources, I2C_IT_STOPI) != RESET))
 8005ece:	68bb      	ldr	r3, [r7, #8]
 8005ed0:	095b      	lsrs	r3, r3, #5
 8005ed2:	f003 0301 	and.w	r3, r3, #1
 8005ed6:	2b00      	cmp	r3, #0
 8005ed8:	d009      	beq.n	8005eee <I2C_Slave_ISR_DMA+0x4c>
 8005eda:	687b      	ldr	r3, [r7, #4]
 8005edc:	095b      	lsrs	r3, r3, #5
 8005ede:	f003 0301 	and.w	r3, r3, #1
 8005ee2:	2b00      	cmp	r3, #0
 8005ee4:	d003      	beq.n	8005eee <I2C_Slave_ISR_DMA+0x4c>
  {
    /* Call I2C Slave complete process */
    I2C_ITSlaveCplt(hi2c, ITFlags);
 8005ee6:	68b9      	ldr	r1, [r7, #8]
 8005ee8:	68f8      	ldr	r0, [r7, #12]
 8005eea:	f000 faa3 	bl	8006434 <I2C_ITSlaveCplt>
  }

  if ((I2C_CHECK_FLAG(ITFlags, I2C_FLAG_AF) != RESET) && (I2C_CHECK_IT_SOURCE(ITSources, I2C_IT_NACKI) != RESET))
 8005eee:	68bb      	ldr	r3, [r7, #8]
 8005ef0:	091b      	lsrs	r3, r3, #4
 8005ef2:	f003 0301 	and.w	r3, r3, #1
 8005ef6:	2b00      	cmp	r3, #0
 8005ef8:	f000 809a 	beq.w	8006030 <I2C_Slave_ISR_DMA+0x18e>
 8005efc:	687b      	ldr	r3, [r7, #4]
 8005efe:	091b      	lsrs	r3, r3, #4
 8005f00:	f003 0301 	and.w	r3, r3, #1
 8005f04:	2b00      	cmp	r3, #0
 8005f06:	f000 8093 	beq.w	8006030 <I2C_Slave_ISR_DMA+0x18e>
  {
    /* Check that I2C transfer finished */
    /* if yes, normal use case, a NACK is sent by the MASTER when Transfer is finished */
    /* Mean XferCount == 0 */
    /* So clear Flag NACKF only */
    if ((I2C_CHECK_IT_SOURCE(ITSources, I2C_CR1_TXDMAEN) != RESET) ||
 8005f0a:	687b      	ldr	r3, [r7, #4]
 8005f0c:	0b9b      	lsrs	r3, r3, #14
 8005f0e:	f003 0301 	and.w	r3, r3, #1
 8005f12:	2b00      	cmp	r3, #0
 8005f14:	d105      	bne.n	8005f22 <I2C_Slave_ISR_DMA+0x80>
        (I2C_CHECK_IT_SOURCE(ITSources, I2C_CR1_RXDMAEN) != RESET))
 8005f16:	687b      	ldr	r3, [r7, #4]
 8005f18:	0bdb      	lsrs	r3, r3, #15
 8005f1a:	f003 0301 	and.w	r3, r3, #1
    if ((I2C_CHECK_IT_SOURCE(ITSources, I2C_CR1_TXDMAEN) != RESET) ||
 8005f1e:	2b00      	cmp	r3, #0
 8005f20:	d07f      	beq.n	8006022 <I2C_Slave_ISR_DMA+0x180>
    {
      /* Split check of hdmarx, for MISRA compliance */
      if (hi2c->hdmarx != NULL)
 8005f22:	68fb      	ldr	r3, [r7, #12]
 8005f24:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8005f26:	2b00      	cmp	r3, #0
 8005f28:	d00d      	beq.n	8005f46 <I2C_Slave_ISR_DMA+0xa4>
      {
        if (I2C_CHECK_IT_SOURCE(ITSources, I2C_CR1_RXDMAEN) != RESET)
 8005f2a:	687b      	ldr	r3, [r7, #4]
 8005f2c:	0bdb      	lsrs	r3, r3, #15
 8005f2e:	f003 0301 	and.w	r3, r3, #1
 8005f32:	2b00      	cmp	r3, #0
 8005f34:	d007      	beq.n	8005f46 <I2C_Slave_ISR_DMA+0xa4>
        {
          if (__HAL_DMA_GET_COUNTER(hi2c->hdmarx) == 0U)
 8005f36:	68fb      	ldr	r3, [r7, #12]
 8005f38:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8005f3a:	681b      	ldr	r3, [r3, #0]
 8005f3c:	685b      	ldr	r3, [r3, #4]
 8005f3e:	2b00      	cmp	r3, #0
 8005f40:	d101      	bne.n	8005f46 <I2C_Slave_ISR_DMA+0xa4>
          {
            treatdmanack = 1U;
 8005f42:	2301      	movs	r3, #1
 8005f44:	61fb      	str	r3, [r7, #28]
          }
        }
      }

      /* Split check of hdmatx, for MISRA compliance  */
      if (hi2c->hdmatx != NULL)
 8005f46:	68fb      	ldr	r3, [r7, #12]
 8005f48:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8005f4a:	2b00      	cmp	r3, #0
 8005f4c:	d00d      	beq.n	8005f6a <I2C_Slave_ISR_DMA+0xc8>
      {
        if (I2C_CHECK_IT_SOURCE(ITSources, I2C_CR1_TXDMAEN) != RESET)
 8005f4e:	687b      	ldr	r3, [r7, #4]
 8005f50:	0b9b      	lsrs	r3, r3, #14
 8005f52:	f003 0301 	and.w	r3, r3, #1
 8005f56:	2b00      	cmp	r3, #0
 8005f58:	d007      	beq.n	8005f6a <I2C_Slave_ISR_DMA+0xc8>
        {
          if (__HAL_DMA_GET_COUNTER(hi2c->hdmatx) == 0U)
 8005f5a:	68fb      	ldr	r3, [r7, #12]
 8005f5c:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8005f5e:	681b      	ldr	r3, [r3, #0]
 8005f60:	685b      	ldr	r3, [r3, #4]
 8005f62:	2b00      	cmp	r3, #0
 8005f64:	d101      	bne.n	8005f6a <I2C_Slave_ISR_DMA+0xc8>
          {
            treatdmanack = 1U;
 8005f66:	2301      	movs	r3, #1
 8005f68:	61fb      	str	r3, [r7, #28]
          }
        }
      }

      if (treatdmanack == 1U)
 8005f6a:	69fb      	ldr	r3, [r7, #28]
 8005f6c:	2b01      	cmp	r3, #1
 8005f6e:	d128      	bne.n	8005fc2 <I2C_Slave_ISR_DMA+0x120>
      {
        /* Same action must be done for (tmpoptions == I2C_LAST_FRAME) which removed for Warning[Pa134]: left and right operands are identical */
        if ((hi2c->State == HAL_I2C_STATE_LISTEN) && (tmpoptions == I2C_FIRST_AND_LAST_FRAME))
 8005f70:	68fb      	ldr	r3, [r7, #12]
 8005f72:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8005f76:	b2db      	uxtb	r3, r3
 8005f78:	2b28      	cmp	r3, #40	; 0x28
 8005f7a:	d108      	bne.n	8005f8e <I2C_Slave_ISR_DMA+0xec>
 8005f7c:	69bb      	ldr	r3, [r7, #24]
 8005f7e:	f1b3 7f00 	cmp.w	r3, #33554432	; 0x2000000
 8005f82:	d104      	bne.n	8005f8e <I2C_Slave_ISR_DMA+0xec>
        {
          /* Call I2C Listen complete process */
          I2C_ITListenCplt(hi2c, ITFlags);
 8005f84:	68b9      	ldr	r1, [r7, #8]
 8005f86:	68f8      	ldr	r0, [r7, #12]
 8005f88:	f000 fb5e 	bl	8006648 <I2C_ITListenCplt>
 8005f8c:	e048      	b.n	8006020 <I2C_Slave_ISR_DMA+0x17e>
        }
        else if ((hi2c->State == HAL_I2C_STATE_BUSY_TX_LISTEN) && (tmpoptions != I2C_NO_OPTION_FRAME))
 8005f8e:	68fb      	ldr	r3, [r7, #12]
 8005f90:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8005f94:	b2db      	uxtb	r3, r3
 8005f96:	2b29      	cmp	r3, #41	; 0x29
 8005f98:	d10e      	bne.n	8005fb8 <I2C_Slave_ISR_DMA+0x116>
 8005f9a:	69bb      	ldr	r3, [r7, #24]
 8005f9c:	f513 3f80 	cmn.w	r3, #65536	; 0x10000
 8005fa0:	d00a      	beq.n	8005fb8 <I2C_Slave_ISR_DMA+0x116>
        {
          /* Clear NACK Flag */
          __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8005fa2:	68fb      	ldr	r3, [r7, #12]
 8005fa4:	681b      	ldr	r3, [r3, #0]
 8005fa6:	2210      	movs	r2, #16
 8005fa8:	61da      	str	r2, [r3, #28]

          /* Flush TX register */
          I2C_Flush_TXDR(hi2c);
 8005faa:	68f8      	ldr	r0, [r7, #12]
 8005fac:	f000 fc99 	bl	80068e2 <I2C_Flush_TXDR>

          /* Last Byte is Transmitted */
          /* Call I2C Slave Sequential complete process */
          I2C_ITSlaveSeqCplt(hi2c);
 8005fb0:	68f8      	ldr	r0, [r7, #12]
 8005fb2:	f000 f917 	bl	80061e4 <I2C_ITSlaveSeqCplt>
 8005fb6:	e033      	b.n	8006020 <I2C_Slave_ISR_DMA+0x17e>
        }
        else
        {
          /* Clear NACK Flag */
          __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8005fb8:	68fb      	ldr	r3, [r7, #12]
 8005fba:	681b      	ldr	r3, [r3, #0]
 8005fbc:	2210      	movs	r2, #16
 8005fbe:	61da      	str	r2, [r3, #28]
      if (treatdmanack == 1U)
 8005fc0:	e034      	b.n	800602c <I2C_Slave_ISR_DMA+0x18a>
      }
      else
      {
        /* if no, error use case, a Non-Acknowledge of last Data is generated by the MASTER*/
        /* Clear NACK Flag */
        __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8005fc2:	68fb      	ldr	r3, [r7, #12]
 8005fc4:	681b      	ldr	r3, [r3, #0]
 8005fc6:	2210      	movs	r2, #16
 8005fc8:	61da      	str	r2, [r3, #28]

        /* Set ErrorCode corresponding to a Non-Acknowledge */
        hi2c->ErrorCode |= HAL_I2C_ERROR_AF;
 8005fca:	68fb      	ldr	r3, [r7, #12]
 8005fcc:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8005fce:	f043 0204 	orr.w	r2, r3, #4
 8005fd2:	68fb      	ldr	r3, [r7, #12]
 8005fd4:	645a      	str	r2, [r3, #68]	; 0x44

        /* Store current hi2c->State, solve MISRA2012-Rule-13.5 */
        tmpstate = hi2c->State;
 8005fd6:	68fb      	ldr	r3, [r7, #12]
 8005fd8:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8005fdc:	75fb      	strb	r3, [r7, #23]

        if ((tmpoptions == I2C_FIRST_FRAME) || (tmpoptions == I2C_NEXT_FRAME))
 8005fde:	69bb      	ldr	r3, [r7, #24]
 8005fe0:	2b00      	cmp	r3, #0
 8005fe2:	d003      	beq.n	8005fec <I2C_Slave_ISR_DMA+0x14a>
 8005fe4:	69bb      	ldr	r3, [r7, #24]
 8005fe6:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 8005fea:	d11f      	bne.n	800602c <I2C_Slave_ISR_DMA+0x18a>
        {
          if ((tmpstate == HAL_I2C_STATE_BUSY_TX) || (tmpstate == HAL_I2C_STATE_BUSY_TX_LISTEN))
 8005fec:	7dfb      	ldrb	r3, [r7, #23]
 8005fee:	2b21      	cmp	r3, #33	; 0x21
 8005ff0:	d002      	beq.n	8005ff8 <I2C_Slave_ISR_DMA+0x156>
 8005ff2:	7dfb      	ldrb	r3, [r7, #23]
 8005ff4:	2b29      	cmp	r3, #41	; 0x29
 8005ff6:	d103      	bne.n	8006000 <I2C_Slave_ISR_DMA+0x15e>
          {
            hi2c->PreviousState = I2C_STATE_SLAVE_BUSY_TX;
 8005ff8:	68fb      	ldr	r3, [r7, #12]
 8005ffa:	2221      	movs	r2, #33	; 0x21
 8005ffc:	631a      	str	r2, [r3, #48]	; 0x30
 8005ffe:	e008      	b.n	8006012 <I2C_Slave_ISR_DMA+0x170>
          }
          else if ((tmpstate == HAL_I2C_STATE_BUSY_RX) || (tmpstate == HAL_I2C_STATE_BUSY_RX_LISTEN))
 8006000:	7dfb      	ldrb	r3, [r7, #23]
 8006002:	2b22      	cmp	r3, #34	; 0x22
 8006004:	d002      	beq.n	800600c <I2C_Slave_ISR_DMA+0x16a>
 8006006:	7dfb      	ldrb	r3, [r7, #23]
 8006008:	2b2a      	cmp	r3, #42	; 0x2a
 800600a:	d102      	bne.n	8006012 <I2C_Slave_ISR_DMA+0x170>
          {
            hi2c->PreviousState = I2C_STATE_SLAVE_BUSY_RX;
 800600c:	68fb      	ldr	r3, [r7, #12]
 800600e:	2222      	movs	r2, #34	; 0x22
 8006010:	631a      	str	r2, [r3, #48]	; 0x30
          {
            /* Do nothing */
          }

          /* Call the corresponding callback to inform upper layer of End of Transfer */
          I2C_ITError(hi2c, hi2c->ErrorCode);
 8006012:	68fb      	ldr	r3, [r7, #12]
 8006014:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8006016:	4619      	mov	r1, r3
 8006018:	68f8      	ldr	r0, [r7, #12]
 800601a:	f000 fb6b 	bl	80066f4 <I2C_ITError>
      if (treatdmanack == 1U)
 800601e:	e005      	b.n	800602c <I2C_Slave_ISR_DMA+0x18a>
 8006020:	e004      	b.n	800602c <I2C_Slave_ISR_DMA+0x18a>
      }
    }
    else
    {
      /* Only Clear NACK Flag, no DMA treatment is pending */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8006022:	68fb      	ldr	r3, [r7, #12]
 8006024:	681b      	ldr	r3, [r3, #0]
 8006026:	2210      	movs	r2, #16
 8006028:	61da      	str	r2, [r3, #28]
    if ((I2C_CHECK_IT_SOURCE(ITSources, I2C_CR1_TXDMAEN) != RESET) ||
 800602a:	e011      	b.n	8006050 <I2C_Slave_ISR_DMA+0x1ae>
      if (treatdmanack == 1U)
 800602c:	bf00      	nop
    if ((I2C_CHECK_IT_SOURCE(ITSources, I2C_CR1_TXDMAEN) != RESET) ||
 800602e:	e00f      	b.n	8006050 <I2C_Slave_ISR_DMA+0x1ae>
    }
  }
  else if ((I2C_CHECK_FLAG(ITFlags, I2C_FLAG_ADDR) != RESET) && (I2C_CHECK_IT_SOURCE(ITSources, I2C_IT_ADDRI) != RESET))
 8006030:	68bb      	ldr	r3, [r7, #8]
 8006032:	08db      	lsrs	r3, r3, #3
 8006034:	f003 0301 	and.w	r3, r3, #1
 8006038:	2b00      	cmp	r3, #0
 800603a:	d009      	beq.n	8006050 <I2C_Slave_ISR_DMA+0x1ae>
 800603c:	687b      	ldr	r3, [r7, #4]
 800603e:	08db      	lsrs	r3, r3, #3
 8006040:	f003 0301 	and.w	r3, r3, #1
 8006044:	2b00      	cmp	r3, #0
 8006046:	d003      	beq.n	8006050 <I2C_Slave_ISR_DMA+0x1ae>
  {
    I2C_ITAddrCplt(hi2c, ITFlags);
 8006048:	68b9      	ldr	r1, [r7, #8]
 800604a:	68f8      	ldr	r0, [r7, #12]
 800604c:	f000 f809 	bl	8006062 <I2C_ITAddrCplt>
  {
    /* Nothing to do */
  }

  /* Process Unlocked */
  __HAL_UNLOCK(hi2c);
 8006050:	68fb      	ldr	r3, [r7, #12]
 8006052:	2200      	movs	r2, #0
 8006054:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

  return HAL_OK;
 8006058:	2300      	movs	r3, #0
}
 800605a:	4618      	mov	r0, r3
 800605c:	3720      	adds	r7, #32
 800605e:	46bd      	mov	sp, r7
 8006060:	bd80      	pop	{r7, pc}

08006062 <I2C_ITAddrCplt>:
  * @param  hi2c I2C handle.
  * @param  ITFlags Interrupt flags to handle.
  * @retval None
  */
static void I2C_ITAddrCplt(I2C_HandleTypeDef *hi2c, uint32_t ITFlags)
{
 8006062:	b580      	push	{r7, lr}
 8006064:	b084      	sub	sp, #16
 8006066:	af00      	add	r7, sp, #0
 8006068:	6078      	str	r0, [r7, #4]
 800606a:	6039      	str	r1, [r7, #0]

  /* Prevent unused argument(s) compilation warning */
  UNUSED(ITFlags);

  /* In case of Listen state, need to inform upper layer of address match code event */
  if (((uint32_t)hi2c->State & (uint32_t)HAL_I2C_STATE_LISTEN) == (uint32_t)HAL_I2C_STATE_LISTEN)
 800606c:	687b      	ldr	r3, [r7, #4]
 800606e:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8006072:	b2db      	uxtb	r3, r3
 8006074:	f003 0328 	and.w	r3, r3, #40	; 0x28
 8006078:	2b28      	cmp	r3, #40	; 0x28
 800607a:	d16a      	bne.n	8006152 <I2C_ITAddrCplt+0xf0>
  {
    transferdirection = I2C_GET_DIR(hi2c);
 800607c:	687b      	ldr	r3, [r7, #4]
 800607e:	681b      	ldr	r3, [r3, #0]
 8006080:	699b      	ldr	r3, [r3, #24]
 8006082:	0c1b      	lsrs	r3, r3, #16
 8006084:	b2db      	uxtb	r3, r3
 8006086:	f003 0301 	and.w	r3, r3, #1
 800608a:	73fb      	strb	r3, [r7, #15]
    slaveaddrcode     = I2C_GET_ADDR_MATCH(hi2c);
 800608c:	687b      	ldr	r3, [r7, #4]
 800608e:	681b      	ldr	r3, [r3, #0]
 8006090:	699b      	ldr	r3, [r3, #24]
 8006092:	0c1b      	lsrs	r3, r3, #16
 8006094:	b29b      	uxth	r3, r3
 8006096:	f003 03fe 	and.w	r3, r3, #254	; 0xfe
 800609a:	81bb      	strh	r3, [r7, #12]
    ownadd1code       = I2C_GET_OWN_ADDRESS1(hi2c);
 800609c:	687b      	ldr	r3, [r7, #4]
 800609e:	681b      	ldr	r3, [r3, #0]
 80060a0:	689b      	ldr	r3, [r3, #8]
 80060a2:	b29b      	uxth	r3, r3
 80060a4:	f3c3 0309 	ubfx	r3, r3, #0, #10
 80060a8:	817b      	strh	r3, [r7, #10]
    ownadd2code       = I2C_GET_OWN_ADDRESS2(hi2c);
 80060aa:	687b      	ldr	r3, [r7, #4]
 80060ac:	681b      	ldr	r3, [r3, #0]
 80060ae:	68db      	ldr	r3, [r3, #12]
 80060b0:	b29b      	uxth	r3, r3
 80060b2:	f003 03fe 	and.w	r3, r3, #254	; 0xfe
 80060b6:	813b      	strh	r3, [r7, #8]

    /* If 10bits addressing mode is selected */
    if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_10BIT)
 80060b8:	687b      	ldr	r3, [r7, #4]
 80060ba:	68db      	ldr	r3, [r3, #12]
 80060bc:	2b02      	cmp	r3, #2
 80060be:	d138      	bne.n	8006132 <I2C_ITAddrCplt+0xd0>
    {
      if ((slaveaddrcode & SlaveAddr_MSK) == ((ownadd1code >> SlaveAddr_SHIFT) & SlaveAddr_MSK))
 80060c0:	897b      	ldrh	r3, [r7, #10]
 80060c2:	09db      	lsrs	r3, r3, #7
 80060c4:	b29a      	uxth	r2, r3
 80060c6:	89bb      	ldrh	r3, [r7, #12]
 80060c8:	4053      	eors	r3, r2
 80060ca:	b29b      	uxth	r3, r3
 80060cc:	f003 0306 	and.w	r3, r3, #6
 80060d0:	2b00      	cmp	r3, #0
 80060d2:	d11c      	bne.n	800610e <I2C_ITAddrCplt+0xac>
      {
        slaveaddrcode = ownadd1code;
 80060d4:	897b      	ldrh	r3, [r7, #10]
 80060d6:	81bb      	strh	r3, [r7, #12]
        hi2c->AddrEventCount++;
 80060d8:	687b      	ldr	r3, [r7, #4]
 80060da:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 80060dc:	1c5a      	adds	r2, r3, #1
 80060de:	687b      	ldr	r3, [r7, #4]
 80060e0:	649a      	str	r2, [r3, #72]	; 0x48
        if (hi2c->AddrEventCount == 2U)
 80060e2:	687b      	ldr	r3, [r7, #4]
 80060e4:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 80060e6:	2b02      	cmp	r3, #2
 80060e8:	d13b      	bne.n	8006162 <I2C_ITAddrCplt+0x100>
        {
          /* Reset Address Event counter */
          hi2c->AddrEventCount = 0U;
 80060ea:	687b      	ldr	r3, [r7, #4]
 80060ec:	2200      	movs	r2, #0
 80060ee:	649a      	str	r2, [r3, #72]	; 0x48

          /* Clear ADDR flag */
          __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_ADDR);
 80060f0:	687b      	ldr	r3, [r7, #4]
 80060f2:	681b      	ldr	r3, [r3, #0]
 80060f4:	2208      	movs	r2, #8
 80060f6:	61da      	str	r2, [r3, #28]

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 80060f8:	687b      	ldr	r3, [r7, #4]
 80060fa:	2200      	movs	r2, #0
 80060fc:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

          /* Call Slave Addr callback */
#if (USE_HAL_I2C_REGISTER_CALLBACKS == 1)
          hi2c->AddrCallback(hi2c, transferdirection, slaveaddrcode);
#else
          HAL_I2C_AddrCallback(hi2c, transferdirection, slaveaddrcode);
 8006100:	89ba      	ldrh	r2, [r7, #12]
 8006102:	7bfb      	ldrb	r3, [r7, #15]
 8006104:	4619      	mov	r1, r3
 8006106:	6878      	ldr	r0, [r7, #4]
 8006108:	f7ff fb6d 	bl	80057e6 <HAL_I2C_AddrCallback>
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_ADDR);

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
  }
}
 800610c:	e029      	b.n	8006162 <I2C_ITAddrCplt+0x100>
        slaveaddrcode = ownadd2code;
 800610e:	893b      	ldrh	r3, [r7, #8]
 8006110:	81bb      	strh	r3, [r7, #12]
        I2C_Disable_IRQ(hi2c, I2C_XFER_LISTEN_IT);
 8006112:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 8006116:	6878      	ldr	r0, [r7, #4]
 8006118:	f000 fdda 	bl	8006cd0 <I2C_Disable_IRQ>
        __HAL_UNLOCK(hi2c);
 800611c:	687b      	ldr	r3, [r7, #4]
 800611e:	2200      	movs	r2, #0
 8006120:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
        HAL_I2C_AddrCallback(hi2c, transferdirection, slaveaddrcode);
 8006124:	89ba      	ldrh	r2, [r7, #12]
 8006126:	7bfb      	ldrb	r3, [r7, #15]
 8006128:	4619      	mov	r1, r3
 800612a:	6878      	ldr	r0, [r7, #4]
 800612c:	f7ff fb5b 	bl	80057e6 <HAL_I2C_AddrCallback>
}
 8006130:	e017      	b.n	8006162 <I2C_ITAddrCplt+0x100>
      I2C_Disable_IRQ(hi2c, I2C_XFER_LISTEN_IT);
 8006132:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 8006136:	6878      	ldr	r0, [r7, #4]
 8006138:	f000 fdca 	bl	8006cd0 <I2C_Disable_IRQ>
      __HAL_UNLOCK(hi2c);
 800613c:	687b      	ldr	r3, [r7, #4]
 800613e:	2200      	movs	r2, #0
 8006140:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
      HAL_I2C_AddrCallback(hi2c, transferdirection, slaveaddrcode);
 8006144:	89ba      	ldrh	r2, [r7, #12]
 8006146:	7bfb      	ldrb	r3, [r7, #15]
 8006148:	4619      	mov	r1, r3
 800614a:	6878      	ldr	r0, [r7, #4]
 800614c:	f7ff fb4b 	bl	80057e6 <HAL_I2C_AddrCallback>
}
 8006150:	e007      	b.n	8006162 <I2C_ITAddrCplt+0x100>
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_ADDR);
 8006152:	687b      	ldr	r3, [r7, #4]
 8006154:	681b      	ldr	r3, [r3, #0]
 8006156:	2208      	movs	r2, #8
 8006158:	61da      	str	r2, [r3, #28]
    __HAL_UNLOCK(hi2c);
 800615a:	687b      	ldr	r3, [r7, #4]
 800615c:	2200      	movs	r2, #0
 800615e:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
}
 8006162:	bf00      	nop
 8006164:	3710      	adds	r7, #16
 8006166:	46bd      	mov	sp, r7
 8006168:	bd80      	pop	{r7, pc}

0800616a <I2C_ITMasterSeqCplt>:
  * @brief  I2C Master sequential complete process.
  * @param  hi2c I2C handle.
  * @retval None
  */
static void I2C_ITMasterSeqCplt(I2C_HandleTypeDef *hi2c)
{
 800616a:	b580      	push	{r7, lr}
 800616c:	b082      	sub	sp, #8
 800616e:	af00      	add	r7, sp, #0
 8006170:	6078      	str	r0, [r7, #4]
  /* Reset I2C handle mode */
  hi2c->Mode = HAL_I2C_MODE_NONE;
 8006172:	687b      	ldr	r3, [r7, #4]
 8006174:	2200      	movs	r2, #0
 8006176:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

  /* No Generate Stop, to permit restart mode */
  /* The stop will be done at the end of transfer, when I2C_AUTOEND_MODE enable */
  if (hi2c->State == HAL_I2C_STATE_BUSY_TX)
 800617a:	687b      	ldr	r3, [r7, #4]
 800617c:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8006180:	b2db      	uxtb	r3, r3
 8006182:	2b21      	cmp	r3, #33	; 0x21
 8006184:	d115      	bne.n	80061b2 <I2C_ITMasterSeqCplt+0x48>
  {
    hi2c->State         = HAL_I2C_STATE_READY;
 8006186:	687b      	ldr	r3, [r7, #4]
 8006188:	2220      	movs	r2, #32
 800618a:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
    hi2c->PreviousState = I2C_STATE_MASTER_BUSY_TX;
 800618e:	687b      	ldr	r3, [r7, #4]
 8006190:	2211      	movs	r2, #17
 8006192:	631a      	str	r2, [r3, #48]	; 0x30
    hi2c->XferISR       = NULL;
 8006194:	687b      	ldr	r3, [r7, #4]
 8006196:	2200      	movs	r2, #0
 8006198:	635a      	str	r2, [r3, #52]	; 0x34

    /* Disable Interrupts */
    I2C_Disable_IRQ(hi2c, I2C_XFER_TX_IT);
 800619a:	2101      	movs	r1, #1
 800619c:	6878      	ldr	r0, [r7, #4]
 800619e:	f000 fd97 	bl	8006cd0 <I2C_Disable_IRQ>

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 80061a2:	687b      	ldr	r3, [r7, #4]
 80061a4:	2200      	movs	r2, #0
 80061a6:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    /* Call the corresponding callback to inform upper layer of End of Transfer */
#if (USE_HAL_I2C_REGISTER_CALLBACKS == 1)
    hi2c->MasterTxCpltCallback(hi2c);
#else
    HAL_I2C_MasterTxCpltCallback(hi2c);
 80061aa:	6878      	ldr	r0, [r7, #4]
 80061ac:	f7fc fbc8 	bl	8002940 <HAL_I2C_MasterTxCpltCallback>
    hi2c->MasterRxCpltCallback(hi2c);
#else
    HAL_I2C_MasterRxCpltCallback(hi2c);
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }
}
 80061b0:	e014      	b.n	80061dc <I2C_ITMasterSeqCplt+0x72>
    hi2c->State         = HAL_I2C_STATE_READY;
 80061b2:	687b      	ldr	r3, [r7, #4]
 80061b4:	2220      	movs	r2, #32
 80061b6:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
    hi2c->PreviousState = I2C_STATE_MASTER_BUSY_RX;
 80061ba:	687b      	ldr	r3, [r7, #4]
 80061bc:	2212      	movs	r2, #18
 80061be:	631a      	str	r2, [r3, #48]	; 0x30
    hi2c->XferISR       = NULL;
 80061c0:	687b      	ldr	r3, [r7, #4]
 80061c2:	2200      	movs	r2, #0
 80061c4:	635a      	str	r2, [r3, #52]	; 0x34
    I2C_Disable_IRQ(hi2c, I2C_XFER_RX_IT);
 80061c6:	2102      	movs	r1, #2
 80061c8:	6878      	ldr	r0, [r7, #4]
 80061ca:	f000 fd81 	bl	8006cd0 <I2C_Disable_IRQ>
    __HAL_UNLOCK(hi2c);
 80061ce:	687b      	ldr	r3, [r7, #4]
 80061d0:	2200      	movs	r2, #0
 80061d2:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
    HAL_I2C_MasterRxCpltCallback(hi2c);
 80061d6:	6878      	ldr	r0, [r7, #4]
 80061d8:	f7fc fbde 	bl	8002998 <HAL_I2C_MasterRxCpltCallback>
}
 80061dc:	bf00      	nop
 80061de:	3708      	adds	r7, #8
 80061e0:	46bd      	mov	sp, r7
 80061e2:	bd80      	pop	{r7, pc}

080061e4 <I2C_ITSlaveSeqCplt>:
  * @brief  I2C Slave sequential complete process.
  * @param  hi2c I2C handle.
  * @retval None
  */
static void I2C_ITSlaveSeqCplt(I2C_HandleTypeDef *hi2c)
{
 80061e4:	b580      	push	{r7, lr}
 80061e6:	b084      	sub	sp, #16
 80061e8:	af00      	add	r7, sp, #0
 80061ea:	6078      	str	r0, [r7, #4]
  uint32_t tmpcr1value = READ_REG(hi2c->Instance->CR1);
 80061ec:	687b      	ldr	r3, [r7, #4]
 80061ee:	681b      	ldr	r3, [r3, #0]
 80061f0:	681b      	ldr	r3, [r3, #0]
 80061f2:	60fb      	str	r3, [r7, #12]

  /* Reset I2C handle mode */
  hi2c->Mode = HAL_I2C_MODE_NONE;
 80061f4:	687b      	ldr	r3, [r7, #4]
 80061f6:	2200      	movs	r2, #0
 80061f8:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

  /* If a DMA is ongoing, Update handle size context */
  if (I2C_CHECK_IT_SOURCE(tmpcr1value, I2C_CR1_TXDMAEN) != RESET)
 80061fc:	68fb      	ldr	r3, [r7, #12]
 80061fe:	0b9b      	lsrs	r3, r3, #14
 8006200:	f003 0301 	and.w	r3, r3, #1
 8006204:	2b00      	cmp	r3, #0
 8006206:	d008      	beq.n	800621a <I2C_ITSlaveSeqCplt+0x36>
  {
    /* Disable DMA Request */
    hi2c->Instance->CR1 &= ~I2C_CR1_TXDMAEN;
 8006208:	687b      	ldr	r3, [r7, #4]
 800620a:	681b      	ldr	r3, [r3, #0]
 800620c:	681a      	ldr	r2, [r3, #0]
 800620e:	687b      	ldr	r3, [r7, #4]
 8006210:	681b      	ldr	r3, [r3, #0]
 8006212:	f422 4280 	bic.w	r2, r2, #16384	; 0x4000
 8006216:	601a      	str	r2, [r3, #0]
 8006218:	e00d      	b.n	8006236 <I2C_ITSlaveSeqCplt+0x52>
  }
  else if (I2C_CHECK_IT_SOURCE(tmpcr1value, I2C_CR1_RXDMAEN) != RESET)
 800621a:	68fb      	ldr	r3, [r7, #12]
 800621c:	0bdb      	lsrs	r3, r3, #15
 800621e:	f003 0301 	and.w	r3, r3, #1
 8006222:	2b00      	cmp	r3, #0
 8006224:	d007      	beq.n	8006236 <I2C_ITSlaveSeqCplt+0x52>
  {
    /* Disable DMA Request */
    hi2c->Instance->CR1 &= ~I2C_CR1_RXDMAEN;
 8006226:	687b      	ldr	r3, [r7, #4]
 8006228:	681b      	ldr	r3, [r3, #0]
 800622a:	681a      	ldr	r2, [r3, #0]
 800622c:	687b      	ldr	r3, [r7, #4]
 800622e:	681b      	ldr	r3, [r3, #0]
 8006230:	f422 4200 	bic.w	r2, r2, #32768	; 0x8000
 8006234:	601a      	str	r2, [r3, #0]
  else
  {
    /* Do nothing */
  }

  if (hi2c->State == HAL_I2C_STATE_BUSY_TX_LISTEN)
 8006236:	687b      	ldr	r3, [r7, #4]
 8006238:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 800623c:	b2db      	uxtb	r3, r3
 800623e:	2b29      	cmp	r3, #41	; 0x29
 8006240:	d112      	bne.n	8006268 <I2C_ITSlaveSeqCplt+0x84>
  {
    /* Remove HAL_I2C_STATE_SLAVE_BUSY_TX, keep only HAL_I2C_STATE_LISTEN */
    hi2c->State         = HAL_I2C_STATE_LISTEN;
 8006242:	687b      	ldr	r3, [r7, #4]
 8006244:	2228      	movs	r2, #40	; 0x28
 8006246:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
    hi2c->PreviousState = I2C_STATE_SLAVE_BUSY_TX;
 800624a:	687b      	ldr	r3, [r7, #4]
 800624c:	2221      	movs	r2, #33	; 0x21
 800624e:	631a      	str	r2, [r3, #48]	; 0x30

    /* Disable Interrupts */
    I2C_Disable_IRQ(hi2c, I2C_XFER_TX_IT);
 8006250:	2101      	movs	r1, #1
 8006252:	6878      	ldr	r0, [r7, #4]
 8006254:	f000 fd3c 	bl	8006cd0 <I2C_Disable_IRQ>

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8006258:	687b      	ldr	r3, [r7, #4]
 800625a:	2200      	movs	r2, #0
 800625c:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    /* Call the corresponding callback to inform upper layer of End of Transfer */
#if (USE_HAL_I2C_REGISTER_CALLBACKS == 1)
    hi2c->SlaveTxCpltCallback(hi2c);
#else
    HAL_I2C_SlaveTxCpltCallback(hi2c);
 8006260:	6878      	ldr	r0, [r7, #4]
 8006262:	f7ff faac 	bl	80057be <HAL_I2C_SlaveTxCpltCallback>
  }
  else
  {
    /* Nothing to do */
  }
}
 8006266:	e017      	b.n	8006298 <I2C_ITSlaveSeqCplt+0xb4>
  else if (hi2c->State == HAL_I2C_STATE_BUSY_RX_LISTEN)
 8006268:	687b      	ldr	r3, [r7, #4]
 800626a:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 800626e:	b2db      	uxtb	r3, r3
 8006270:	2b2a      	cmp	r3, #42	; 0x2a
 8006272:	d111      	bne.n	8006298 <I2C_ITSlaveSeqCplt+0xb4>
    hi2c->State         = HAL_I2C_STATE_LISTEN;
 8006274:	687b      	ldr	r3, [r7, #4]
 8006276:	2228      	movs	r2, #40	; 0x28
 8006278:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
    hi2c->PreviousState = I2C_STATE_SLAVE_BUSY_RX;
 800627c:	687b      	ldr	r3, [r7, #4]
 800627e:	2222      	movs	r2, #34	; 0x22
 8006280:	631a      	str	r2, [r3, #48]	; 0x30
    I2C_Disable_IRQ(hi2c, I2C_XFER_RX_IT);
 8006282:	2102      	movs	r1, #2
 8006284:	6878      	ldr	r0, [r7, #4]
 8006286:	f000 fd23 	bl	8006cd0 <I2C_Disable_IRQ>
    __HAL_UNLOCK(hi2c);
 800628a:	687b      	ldr	r3, [r7, #4]
 800628c:	2200      	movs	r2, #0
 800628e:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
    HAL_I2C_SlaveRxCpltCallback(hi2c);
 8006292:	6878      	ldr	r0, [r7, #4]
 8006294:	f7ff fa9d 	bl	80057d2 <HAL_I2C_SlaveRxCpltCallback>
}
 8006298:	bf00      	nop
 800629a:	3710      	adds	r7, #16
 800629c:	46bd      	mov	sp, r7
 800629e:	bd80      	pop	{r7, pc}

080062a0 <I2C_ITMasterCplt>:
  * @param  hi2c I2C handle.
  * @param  ITFlags Interrupt flags to handle.
  * @retval None
  */
static void I2C_ITMasterCplt(I2C_HandleTypeDef *hi2c, uint32_t ITFlags)
{
 80062a0:	b580      	push	{r7, lr}
 80062a2:	b086      	sub	sp, #24
 80062a4:	af00      	add	r7, sp, #0
 80062a6:	6078      	str	r0, [r7, #4]
 80062a8:	6039      	str	r1, [r7, #0]
  uint32_t tmperror;
  uint32_t tmpITFlags = ITFlags;
 80062aa:	683b      	ldr	r3, [r7, #0]
 80062ac:	617b      	str	r3, [r7, #20]
  __IO uint32_t tmpreg;

  /* Clear STOP Flag */
  __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 80062ae:	687b      	ldr	r3, [r7, #4]
 80062b0:	681b      	ldr	r3, [r3, #0]
 80062b2:	2220      	movs	r2, #32
 80062b4:	61da      	str	r2, [r3, #28]

  /* Disable Interrupts and Store Previous state */
  if (hi2c->State == HAL_I2C_STATE_BUSY_TX)
 80062b6:	687b      	ldr	r3, [r7, #4]
 80062b8:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 80062bc:	b2db      	uxtb	r3, r3
 80062be:	2b21      	cmp	r3, #33	; 0x21
 80062c0:	d107      	bne.n	80062d2 <I2C_ITMasterCplt+0x32>
  {
    I2C_Disable_IRQ(hi2c, I2C_XFER_TX_IT);
 80062c2:	2101      	movs	r1, #1
 80062c4:	6878      	ldr	r0, [r7, #4]
 80062c6:	f000 fd03 	bl	8006cd0 <I2C_Disable_IRQ>
    hi2c->PreviousState = I2C_STATE_MASTER_BUSY_TX;
 80062ca:	687b      	ldr	r3, [r7, #4]
 80062cc:	2211      	movs	r2, #17
 80062ce:	631a      	str	r2, [r3, #48]	; 0x30
 80062d0:	e00c      	b.n	80062ec <I2C_ITMasterCplt+0x4c>
  }
  else if (hi2c->State == HAL_I2C_STATE_BUSY_RX)
 80062d2:	687b      	ldr	r3, [r7, #4]
 80062d4:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 80062d8:	b2db      	uxtb	r3, r3
 80062da:	2b22      	cmp	r3, #34	; 0x22
 80062dc:	d106      	bne.n	80062ec <I2C_ITMasterCplt+0x4c>
  {
    I2C_Disable_IRQ(hi2c, I2C_XFER_RX_IT);
 80062de:	2102      	movs	r1, #2
 80062e0:	6878      	ldr	r0, [r7, #4]
 80062e2:	f000 fcf5 	bl	8006cd0 <I2C_Disable_IRQ>
    hi2c->PreviousState = I2C_STATE_MASTER_BUSY_RX;
 80062e6:	687b      	ldr	r3, [r7, #4]
 80062e8:	2212      	movs	r2, #18
 80062ea:	631a      	str	r2, [r3, #48]	; 0x30
  {
    /* Do nothing */
  }

  /* Clear Configuration Register 2 */
  I2C_RESET_CR2(hi2c);
 80062ec:	687b      	ldr	r3, [r7, #4]
 80062ee:	681b      	ldr	r3, [r3, #0]
 80062f0:	6859      	ldr	r1, [r3, #4]
 80062f2:	687b      	ldr	r3, [r7, #4]
 80062f4:	681a      	ldr	r2, [r3, #0]
 80062f6:	4b4d      	ldr	r3, [pc, #308]	; (800642c <I2C_ITMasterCplt+0x18c>)
 80062f8:	400b      	ands	r3, r1
 80062fa:	6053      	str	r3, [r2, #4]

  /* Reset handle parameters */
  hi2c->XferISR       = NULL;
 80062fc:	687b      	ldr	r3, [r7, #4]
 80062fe:	2200      	movs	r2, #0
 8006300:	635a      	str	r2, [r3, #52]	; 0x34
  hi2c->XferOptions   = I2C_NO_OPTION_FRAME;
 8006302:	687b      	ldr	r3, [r7, #4]
 8006304:	4a4a      	ldr	r2, [pc, #296]	; (8006430 <I2C_ITMasterCplt+0x190>)
 8006306:	62da      	str	r2, [r3, #44]	; 0x2c

  if (I2C_CHECK_FLAG(tmpITFlags, I2C_FLAG_AF) != RESET)
 8006308:	697b      	ldr	r3, [r7, #20]
 800630a:	091b      	lsrs	r3, r3, #4
 800630c:	f003 0301 	and.w	r3, r3, #1
 8006310:	2b00      	cmp	r3, #0
 8006312:	d009      	beq.n	8006328 <I2C_ITMasterCplt+0x88>
  {
    /* Clear NACK Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8006314:	687b      	ldr	r3, [r7, #4]
 8006316:	681b      	ldr	r3, [r3, #0]
 8006318:	2210      	movs	r2, #16
 800631a:	61da      	str	r2, [r3, #28]

    /* Set acknowledge error code */
    hi2c->ErrorCode |= HAL_I2C_ERROR_AF;
 800631c:	687b      	ldr	r3, [r7, #4]
 800631e:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8006320:	f043 0204 	orr.w	r2, r3, #4
 8006324:	687b      	ldr	r3, [r7, #4]
 8006326:	645a      	str	r2, [r3, #68]	; 0x44
  }

  /* Fetch Last receive data if any */
  if ((hi2c->State == HAL_I2C_STATE_ABORT) && (I2C_CHECK_FLAG(tmpITFlags, I2C_FLAG_RXNE) != RESET))
 8006328:	687b      	ldr	r3, [r7, #4]
 800632a:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 800632e:	b2db      	uxtb	r3, r3
 8006330:	2b60      	cmp	r3, #96	; 0x60
 8006332:	d10b      	bne.n	800634c <I2C_ITMasterCplt+0xac>
 8006334:	697b      	ldr	r3, [r7, #20]
 8006336:	089b      	lsrs	r3, r3, #2
 8006338:	f003 0301 	and.w	r3, r3, #1
 800633c:	2b00      	cmp	r3, #0
 800633e:	d005      	beq.n	800634c <I2C_ITMasterCplt+0xac>
  {
    /* Read data from RXDR */
    tmpreg = (uint8_t)hi2c->Instance->RXDR;
 8006340:	687b      	ldr	r3, [r7, #4]
 8006342:	681b      	ldr	r3, [r3, #0]
 8006344:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006346:	b2db      	uxtb	r3, r3
 8006348:	60fb      	str	r3, [r7, #12]
    UNUSED(tmpreg);
 800634a:	68fb      	ldr	r3, [r7, #12]
  }

  /* Flush TX register */
  I2C_Flush_TXDR(hi2c);
 800634c:	6878      	ldr	r0, [r7, #4]
 800634e:	f000 fac8 	bl	80068e2 <I2C_Flush_TXDR>

  /* Store current volatile hi2c->ErrorCode, misra rule */
  tmperror = hi2c->ErrorCode;
 8006352:	687b      	ldr	r3, [r7, #4]
 8006354:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8006356:	613b      	str	r3, [r7, #16]

  /* Call the corresponding callback to inform upper layer of End of Transfer */
  if ((hi2c->State == HAL_I2C_STATE_ABORT) || (tmperror != HAL_I2C_ERROR_NONE))
 8006358:	687b      	ldr	r3, [r7, #4]
 800635a:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 800635e:	b2db      	uxtb	r3, r3
 8006360:	2b60      	cmp	r3, #96	; 0x60
 8006362:	d002      	beq.n	800636a <I2C_ITMasterCplt+0xca>
 8006364:	693b      	ldr	r3, [r7, #16]
 8006366:	2b00      	cmp	r3, #0
 8006368:	d006      	beq.n	8006378 <I2C_ITMasterCplt+0xd8>
  {
    /* Call the corresponding callback to inform upper layer of End of Transfer */
    I2C_ITError(hi2c, hi2c->ErrorCode);
 800636a:	687b      	ldr	r3, [r7, #4]
 800636c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800636e:	4619      	mov	r1, r3
 8006370:	6878      	ldr	r0, [r7, #4]
 8006372:	f000 f9bf 	bl	80066f4 <I2C_ITError>
  }
  else
  {
    /* Nothing to do */
  }
}
 8006376:	e054      	b.n	8006422 <I2C_ITMasterCplt+0x182>
  else if (hi2c->State == HAL_I2C_STATE_BUSY_TX)
 8006378:	687b      	ldr	r3, [r7, #4]
 800637a:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 800637e:	b2db      	uxtb	r3, r3
 8006380:	2b21      	cmp	r3, #33	; 0x21
 8006382:	d124      	bne.n	80063ce <I2C_ITMasterCplt+0x12e>
    hi2c->State = HAL_I2C_STATE_READY;
 8006384:	687b      	ldr	r3, [r7, #4]
 8006386:	2220      	movs	r2, #32
 8006388:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
    hi2c->PreviousState = I2C_STATE_NONE;
 800638c:	687b      	ldr	r3, [r7, #4]
 800638e:	2200      	movs	r2, #0
 8006390:	631a      	str	r2, [r3, #48]	; 0x30
    if (hi2c->Mode == HAL_I2C_MODE_MEM)
 8006392:	687b      	ldr	r3, [r7, #4]
 8006394:	f893 3042 	ldrb.w	r3, [r3, #66]	; 0x42
 8006398:	b2db      	uxtb	r3, r3
 800639a:	2b40      	cmp	r3, #64	; 0x40
 800639c:	d10b      	bne.n	80063b6 <I2C_ITMasterCplt+0x116>
      hi2c->Mode = HAL_I2C_MODE_NONE;
 800639e:	687b      	ldr	r3, [r7, #4]
 80063a0:	2200      	movs	r2, #0
 80063a2:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
      __HAL_UNLOCK(hi2c);
 80063a6:	687b      	ldr	r3, [r7, #4]
 80063a8:	2200      	movs	r2, #0
 80063aa:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
      HAL_I2C_MemTxCpltCallback(hi2c);
 80063ae:	6878      	ldr	r0, [r7, #4]
 80063b0:	f7ff fa31 	bl	8005816 <HAL_I2C_MemTxCpltCallback>
}
 80063b4:	e035      	b.n	8006422 <I2C_ITMasterCplt+0x182>
      hi2c->Mode = HAL_I2C_MODE_NONE;
 80063b6:	687b      	ldr	r3, [r7, #4]
 80063b8:	2200      	movs	r2, #0
 80063ba:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
      __HAL_UNLOCK(hi2c);
 80063be:	687b      	ldr	r3, [r7, #4]
 80063c0:	2200      	movs	r2, #0
 80063c2:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
      HAL_I2C_MasterTxCpltCallback(hi2c);
 80063c6:	6878      	ldr	r0, [r7, #4]
 80063c8:	f7fc faba 	bl	8002940 <HAL_I2C_MasterTxCpltCallback>
}
 80063cc:	e029      	b.n	8006422 <I2C_ITMasterCplt+0x182>
  else if (hi2c->State == HAL_I2C_STATE_BUSY_RX)
 80063ce:	687b      	ldr	r3, [r7, #4]
 80063d0:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 80063d4:	b2db      	uxtb	r3, r3
 80063d6:	2b22      	cmp	r3, #34	; 0x22
 80063d8:	d123      	bne.n	8006422 <I2C_ITMasterCplt+0x182>
    hi2c->State = HAL_I2C_STATE_READY;
 80063da:	687b      	ldr	r3, [r7, #4]
 80063dc:	2220      	movs	r2, #32
 80063de:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
    hi2c->PreviousState = I2C_STATE_NONE;
 80063e2:	687b      	ldr	r3, [r7, #4]
 80063e4:	2200      	movs	r2, #0
 80063e6:	631a      	str	r2, [r3, #48]	; 0x30
    if (hi2c->Mode == HAL_I2C_MODE_MEM)
 80063e8:	687b      	ldr	r3, [r7, #4]
 80063ea:	f893 3042 	ldrb.w	r3, [r3, #66]	; 0x42
 80063ee:	b2db      	uxtb	r3, r3
 80063f0:	2b40      	cmp	r3, #64	; 0x40
 80063f2:	d10b      	bne.n	800640c <I2C_ITMasterCplt+0x16c>
      hi2c->Mode = HAL_I2C_MODE_NONE;
 80063f4:	687b      	ldr	r3, [r7, #4]
 80063f6:	2200      	movs	r2, #0
 80063f8:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
      __HAL_UNLOCK(hi2c);
 80063fc:	687b      	ldr	r3, [r7, #4]
 80063fe:	2200      	movs	r2, #0
 8006400:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
      HAL_I2C_MemRxCpltCallback(hi2c);
 8006404:	6878      	ldr	r0, [r7, #4]
 8006406:	f7ff fa10 	bl	800582a <HAL_I2C_MemRxCpltCallback>
}
 800640a:	e00a      	b.n	8006422 <I2C_ITMasterCplt+0x182>
      hi2c->Mode = HAL_I2C_MODE_NONE;
 800640c:	687b      	ldr	r3, [r7, #4]
 800640e:	2200      	movs	r2, #0
 8006410:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
      __HAL_UNLOCK(hi2c);
 8006414:	687b      	ldr	r3, [r7, #4]
 8006416:	2200      	movs	r2, #0
 8006418:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
      HAL_I2C_MasterRxCpltCallback(hi2c);
 800641c:	6878      	ldr	r0, [r7, #4]
 800641e:	f7fc fabb 	bl	8002998 <HAL_I2C_MasterRxCpltCallback>
}
 8006422:	bf00      	nop
 8006424:	3718      	adds	r7, #24
 8006426:	46bd      	mov	sp, r7
 8006428:	bd80      	pop	{r7, pc}
 800642a:	bf00      	nop
 800642c:	fe00e800 	.word	0xfe00e800
 8006430:	ffff0000 	.word	0xffff0000

08006434 <I2C_ITSlaveCplt>:
  * @param  hi2c I2C handle.
  * @param  ITFlags Interrupt flags to handle.
  * @retval None
  */
static void I2C_ITSlaveCplt(I2C_HandleTypeDef *hi2c, uint32_t ITFlags)
{
 8006434:	b580      	push	{r7, lr}
 8006436:	b086      	sub	sp, #24
 8006438:	af00      	add	r7, sp, #0
 800643a:	6078      	str	r0, [r7, #4]
 800643c:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1value = READ_REG(hi2c->Instance->CR1);
 800643e:	687b      	ldr	r3, [r7, #4]
 8006440:	681b      	ldr	r3, [r3, #0]
 8006442:	681b      	ldr	r3, [r3, #0]
 8006444:	613b      	str	r3, [r7, #16]
  uint32_t tmpITFlags = ITFlags;
 8006446:	683b      	ldr	r3, [r7, #0]
 8006448:	617b      	str	r3, [r7, #20]
  HAL_I2C_StateTypeDef tmpstate = hi2c->State;
 800644a:	687b      	ldr	r3, [r7, #4]
 800644c:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8006450:	73fb      	strb	r3, [r7, #15]

  /* Clear STOP Flag */
  __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 8006452:	687b      	ldr	r3, [r7, #4]
 8006454:	681b      	ldr	r3, [r3, #0]
 8006456:	2220      	movs	r2, #32
 8006458:	61da      	str	r2, [r3, #28]

  /* Disable Interrupts and Store Previous state */
  if ((tmpstate == HAL_I2C_STATE_BUSY_TX) || (tmpstate == HAL_I2C_STATE_BUSY_TX_LISTEN))
 800645a:	7bfb      	ldrb	r3, [r7, #15]
 800645c:	2b21      	cmp	r3, #33	; 0x21
 800645e:	d002      	beq.n	8006466 <I2C_ITSlaveCplt+0x32>
 8006460:	7bfb      	ldrb	r3, [r7, #15]
 8006462:	2b29      	cmp	r3, #41	; 0x29
 8006464:	d108      	bne.n	8006478 <I2C_ITSlaveCplt+0x44>
  {
    I2C_Disable_IRQ(hi2c, I2C_XFER_LISTEN_IT | I2C_XFER_TX_IT);
 8006466:	f248 0101 	movw	r1, #32769	; 0x8001
 800646a:	6878      	ldr	r0, [r7, #4]
 800646c:	f000 fc30 	bl	8006cd0 <I2C_Disable_IRQ>
    hi2c->PreviousState = I2C_STATE_SLAVE_BUSY_TX;
 8006470:	687b      	ldr	r3, [r7, #4]
 8006472:	2221      	movs	r2, #33	; 0x21
 8006474:	631a      	str	r2, [r3, #48]	; 0x30
 8006476:	e00d      	b.n	8006494 <I2C_ITSlaveCplt+0x60>
  }
  else if ((tmpstate == HAL_I2C_STATE_BUSY_RX) || (tmpstate == HAL_I2C_STATE_BUSY_RX_LISTEN))
 8006478:	7bfb      	ldrb	r3, [r7, #15]
 800647a:	2b22      	cmp	r3, #34	; 0x22
 800647c:	d002      	beq.n	8006484 <I2C_ITSlaveCplt+0x50>
 800647e:	7bfb      	ldrb	r3, [r7, #15]
 8006480:	2b2a      	cmp	r3, #42	; 0x2a
 8006482:	d107      	bne.n	8006494 <I2C_ITSlaveCplt+0x60>
  {
    I2C_Disable_IRQ(hi2c, I2C_XFER_LISTEN_IT | I2C_XFER_RX_IT);
 8006484:	f248 0102 	movw	r1, #32770	; 0x8002
 8006488:	6878      	ldr	r0, [r7, #4]
 800648a:	f000 fc21 	bl	8006cd0 <I2C_Disable_IRQ>
    hi2c->PreviousState = I2C_STATE_SLAVE_BUSY_RX;
 800648e:	687b      	ldr	r3, [r7, #4]
 8006490:	2222      	movs	r2, #34	; 0x22
 8006492:	631a      	str	r2, [r3, #48]	; 0x30
  {
    /* Do nothing */
  }

  /* Disable Address Acknowledge */
  hi2c->Instance->CR2 |= I2C_CR2_NACK;
 8006494:	687b      	ldr	r3, [r7, #4]
 8006496:	681b      	ldr	r3, [r3, #0]
 8006498:	685a      	ldr	r2, [r3, #4]
 800649a:	687b      	ldr	r3, [r7, #4]
 800649c:	681b      	ldr	r3, [r3, #0]
 800649e:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 80064a2:	605a      	str	r2, [r3, #4]

  /* Clear Configuration Register 2 */
  I2C_RESET_CR2(hi2c);
 80064a4:	687b      	ldr	r3, [r7, #4]
 80064a6:	681b      	ldr	r3, [r3, #0]
 80064a8:	6859      	ldr	r1, [r3, #4]
 80064aa:	687b      	ldr	r3, [r7, #4]
 80064ac:	681a      	ldr	r2, [r3, #0]
 80064ae:	4b64      	ldr	r3, [pc, #400]	; (8006640 <I2C_ITSlaveCplt+0x20c>)
 80064b0:	400b      	ands	r3, r1
 80064b2:	6053      	str	r3, [r2, #4]

  /* Flush TX register */
  I2C_Flush_TXDR(hi2c);
 80064b4:	6878      	ldr	r0, [r7, #4]
 80064b6:	f000 fa14 	bl	80068e2 <I2C_Flush_TXDR>

  /* If a DMA is ongoing, Update handle size context */
  if (I2C_CHECK_IT_SOURCE(tmpcr1value, I2C_CR1_TXDMAEN) != RESET)
 80064ba:	693b      	ldr	r3, [r7, #16]
 80064bc:	0b9b      	lsrs	r3, r3, #14
 80064be:	f003 0301 	and.w	r3, r3, #1
 80064c2:	2b00      	cmp	r3, #0
 80064c4:	d013      	beq.n	80064ee <I2C_ITSlaveCplt+0xba>
  {
    /* Disable DMA Request */
    hi2c->Instance->CR1 &= ~I2C_CR1_TXDMAEN;
 80064c6:	687b      	ldr	r3, [r7, #4]
 80064c8:	681b      	ldr	r3, [r3, #0]
 80064ca:	681a      	ldr	r2, [r3, #0]
 80064cc:	687b      	ldr	r3, [r7, #4]
 80064ce:	681b      	ldr	r3, [r3, #0]
 80064d0:	f422 4280 	bic.w	r2, r2, #16384	; 0x4000
 80064d4:	601a      	str	r2, [r3, #0]

    if (hi2c->hdmatx != NULL)
 80064d6:	687b      	ldr	r3, [r7, #4]
 80064d8:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80064da:	2b00      	cmp	r3, #0
 80064dc:	d020      	beq.n	8006520 <I2C_ITSlaveCplt+0xec>
    {
      hi2c->XferCount = (uint16_t)__HAL_DMA_GET_COUNTER(hi2c->hdmatx);
 80064de:	687b      	ldr	r3, [r7, #4]
 80064e0:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80064e2:	681b      	ldr	r3, [r3, #0]
 80064e4:	685b      	ldr	r3, [r3, #4]
 80064e6:	b29a      	uxth	r2, r3
 80064e8:	687b      	ldr	r3, [r7, #4]
 80064ea:	855a      	strh	r2, [r3, #42]	; 0x2a
 80064ec:	e018      	b.n	8006520 <I2C_ITSlaveCplt+0xec>
    }
  }
  else if (I2C_CHECK_IT_SOURCE(tmpcr1value, I2C_CR1_RXDMAEN) != RESET)
 80064ee:	693b      	ldr	r3, [r7, #16]
 80064f0:	0bdb      	lsrs	r3, r3, #15
 80064f2:	f003 0301 	and.w	r3, r3, #1
 80064f6:	2b00      	cmp	r3, #0
 80064f8:	d012      	beq.n	8006520 <I2C_ITSlaveCplt+0xec>
  {
    /* Disable DMA Request */
    hi2c->Instance->CR1 &= ~I2C_CR1_RXDMAEN;
 80064fa:	687b      	ldr	r3, [r7, #4]
 80064fc:	681b      	ldr	r3, [r3, #0]
 80064fe:	681a      	ldr	r2, [r3, #0]
 8006500:	687b      	ldr	r3, [r7, #4]
 8006502:	681b      	ldr	r3, [r3, #0]
 8006504:	f422 4200 	bic.w	r2, r2, #32768	; 0x8000
 8006508:	601a      	str	r2, [r3, #0]

    if (hi2c->hdmarx != NULL)
 800650a:	687b      	ldr	r3, [r7, #4]
 800650c:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800650e:	2b00      	cmp	r3, #0
 8006510:	d006      	beq.n	8006520 <I2C_ITSlaveCplt+0xec>
    {
      hi2c->XferCount = (uint16_t)__HAL_DMA_GET_COUNTER(hi2c->hdmarx);
 8006512:	687b      	ldr	r3, [r7, #4]
 8006514:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8006516:	681b      	ldr	r3, [r3, #0]
 8006518:	685b      	ldr	r3, [r3, #4]
 800651a:	b29a      	uxth	r2, r3
 800651c:	687b      	ldr	r3, [r7, #4]
 800651e:	855a      	strh	r2, [r3, #42]	; 0x2a
  {
    /* Do nothing */
  }

  /* Store Last receive data if any */
  if (I2C_CHECK_FLAG(tmpITFlags, I2C_FLAG_RXNE) != RESET)
 8006520:	697b      	ldr	r3, [r7, #20]
 8006522:	089b      	lsrs	r3, r3, #2
 8006524:	f003 0301 	and.w	r3, r3, #1
 8006528:	2b00      	cmp	r3, #0
 800652a:	d020      	beq.n	800656e <I2C_ITSlaveCplt+0x13a>
  {
    /* Remove RXNE flag on temporary variable as read done */
    tmpITFlags &= ~I2C_FLAG_RXNE;
 800652c:	697b      	ldr	r3, [r7, #20]
 800652e:	f023 0304 	bic.w	r3, r3, #4
 8006532:	617b      	str	r3, [r7, #20]

    /* Read data from RXDR */
    *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->RXDR;
 8006534:	687b      	ldr	r3, [r7, #4]
 8006536:	681b      	ldr	r3, [r3, #0]
 8006538:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 800653a:	687b      	ldr	r3, [r7, #4]
 800653c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800653e:	b2d2      	uxtb	r2, r2
 8006540:	701a      	strb	r2, [r3, #0]

    /* Increment Buffer pointer */
    hi2c->pBuffPtr++;
 8006542:	687b      	ldr	r3, [r7, #4]
 8006544:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006546:	1c5a      	adds	r2, r3, #1
 8006548:	687b      	ldr	r3, [r7, #4]
 800654a:	625a      	str	r2, [r3, #36]	; 0x24

    if ((hi2c->XferSize > 0U))
 800654c:	687b      	ldr	r3, [r7, #4]
 800654e:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8006550:	2b00      	cmp	r3, #0
 8006552:	d00c      	beq.n	800656e <I2C_ITSlaveCplt+0x13a>
    {
      hi2c->XferSize--;
 8006554:	687b      	ldr	r3, [r7, #4]
 8006556:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8006558:	3b01      	subs	r3, #1
 800655a:	b29a      	uxth	r2, r3
 800655c:	687b      	ldr	r3, [r7, #4]
 800655e:	851a      	strh	r2, [r3, #40]	; 0x28
      hi2c->XferCount--;
 8006560:	687b      	ldr	r3, [r7, #4]
 8006562:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8006564:	b29b      	uxth	r3, r3
 8006566:	3b01      	subs	r3, #1
 8006568:	b29a      	uxth	r2, r3
 800656a:	687b      	ldr	r3, [r7, #4]
 800656c:	855a      	strh	r2, [r3, #42]	; 0x2a
    }
  }

  /* All data are not transferred, so set error code accordingly */
  if (hi2c->XferCount != 0U)
 800656e:	687b      	ldr	r3, [r7, #4]
 8006570:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8006572:	b29b      	uxth	r3, r3
 8006574:	2b00      	cmp	r3, #0
 8006576:	d005      	beq.n	8006584 <I2C_ITSlaveCplt+0x150>
  {
    /* Set ErrorCode corresponding to a Non-Acknowledge */
    hi2c->ErrorCode |= HAL_I2C_ERROR_AF;
 8006578:	687b      	ldr	r3, [r7, #4]
 800657a:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800657c:	f043 0204 	orr.w	r2, r3, #4
 8006580:	687b      	ldr	r3, [r7, #4]
 8006582:	645a      	str	r2, [r3, #68]	; 0x44
  }

  hi2c->Mode = HAL_I2C_MODE_NONE;
 8006584:	687b      	ldr	r3, [r7, #4]
 8006586:	2200      	movs	r2, #0
 8006588:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
  hi2c->XferISR = NULL;
 800658c:	687b      	ldr	r3, [r7, #4]
 800658e:	2200      	movs	r2, #0
 8006590:	635a      	str	r2, [r3, #52]	; 0x34

  if (hi2c->ErrorCode != HAL_I2C_ERROR_NONE)
 8006592:	687b      	ldr	r3, [r7, #4]
 8006594:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8006596:	2b00      	cmp	r3, #0
 8006598:	d010      	beq.n	80065bc <I2C_ITSlaveCplt+0x188>
  {
    /* Call the corresponding callback to inform upper layer of End of Transfer */
    I2C_ITError(hi2c, hi2c->ErrorCode);
 800659a:	687b      	ldr	r3, [r7, #4]
 800659c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800659e:	4619      	mov	r1, r3
 80065a0:	6878      	ldr	r0, [r7, #4]
 80065a2:	f000 f8a7 	bl	80066f4 <I2C_ITError>

    /* Call the Listen Complete callback, to inform upper layer of the end of Listen usecase */
    if (hi2c->State == HAL_I2C_STATE_LISTEN)
 80065a6:	687b      	ldr	r3, [r7, #4]
 80065a8:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 80065ac:	b2db      	uxtb	r3, r3
 80065ae:	2b28      	cmp	r3, #40	; 0x28
 80065b0:	d141      	bne.n	8006636 <I2C_ITSlaveCplt+0x202>
    {
      /* Call I2C Listen complete process */
      I2C_ITListenCplt(hi2c, tmpITFlags);
 80065b2:	6979      	ldr	r1, [r7, #20]
 80065b4:	6878      	ldr	r0, [r7, #4]
 80065b6:	f000 f847 	bl	8006648 <I2C_ITListenCplt>
    hi2c->SlaveTxCpltCallback(hi2c);
#else
    HAL_I2C_SlaveTxCpltCallback(hi2c);
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }
}
 80065ba:	e03c      	b.n	8006636 <I2C_ITSlaveCplt+0x202>
  else if (hi2c->XferOptions != I2C_NO_OPTION_FRAME)
 80065bc:	687b      	ldr	r3, [r7, #4]
 80065be:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80065c0:	f513 3f80 	cmn.w	r3, #65536	; 0x10000
 80065c4:	d014      	beq.n	80065f0 <I2C_ITSlaveCplt+0x1bc>
    I2C_ITSlaveSeqCplt(hi2c);
 80065c6:	6878      	ldr	r0, [r7, #4]
 80065c8:	f7ff fe0c 	bl	80061e4 <I2C_ITSlaveSeqCplt>
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 80065cc:	687b      	ldr	r3, [r7, #4]
 80065ce:	4a1d      	ldr	r2, [pc, #116]	; (8006644 <I2C_ITSlaveCplt+0x210>)
 80065d0:	62da      	str	r2, [r3, #44]	; 0x2c
    hi2c->State = HAL_I2C_STATE_READY;
 80065d2:	687b      	ldr	r3, [r7, #4]
 80065d4:	2220      	movs	r2, #32
 80065d6:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
    hi2c->PreviousState = I2C_STATE_NONE;
 80065da:	687b      	ldr	r3, [r7, #4]
 80065dc:	2200      	movs	r2, #0
 80065de:	631a      	str	r2, [r3, #48]	; 0x30
    __HAL_UNLOCK(hi2c);
 80065e0:	687b      	ldr	r3, [r7, #4]
 80065e2:	2200      	movs	r2, #0
 80065e4:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
    HAL_I2C_ListenCpltCallback(hi2c);
 80065e8:	6878      	ldr	r0, [r7, #4]
 80065ea:	f7ff f90a 	bl	8005802 <HAL_I2C_ListenCpltCallback>
}
 80065ee:	e022      	b.n	8006636 <I2C_ITSlaveCplt+0x202>
  else if (hi2c->State == HAL_I2C_STATE_BUSY_RX)
 80065f0:	687b      	ldr	r3, [r7, #4]
 80065f2:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 80065f6:	b2db      	uxtb	r3, r3
 80065f8:	2b22      	cmp	r3, #34	; 0x22
 80065fa:	d10e      	bne.n	800661a <I2C_ITSlaveCplt+0x1e6>
    hi2c->State = HAL_I2C_STATE_READY;
 80065fc:	687b      	ldr	r3, [r7, #4]
 80065fe:	2220      	movs	r2, #32
 8006600:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
    hi2c->PreviousState = I2C_STATE_NONE;
 8006604:	687b      	ldr	r3, [r7, #4]
 8006606:	2200      	movs	r2, #0
 8006608:	631a      	str	r2, [r3, #48]	; 0x30
    __HAL_UNLOCK(hi2c);
 800660a:	687b      	ldr	r3, [r7, #4]
 800660c:	2200      	movs	r2, #0
 800660e:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
    HAL_I2C_SlaveRxCpltCallback(hi2c);
 8006612:	6878      	ldr	r0, [r7, #4]
 8006614:	f7ff f8dd 	bl	80057d2 <HAL_I2C_SlaveRxCpltCallback>
}
 8006618:	e00d      	b.n	8006636 <I2C_ITSlaveCplt+0x202>
    hi2c->State = HAL_I2C_STATE_READY;
 800661a:	687b      	ldr	r3, [r7, #4]
 800661c:	2220      	movs	r2, #32
 800661e:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
    hi2c->PreviousState = I2C_STATE_NONE;
 8006622:	687b      	ldr	r3, [r7, #4]
 8006624:	2200      	movs	r2, #0
 8006626:	631a      	str	r2, [r3, #48]	; 0x30
    __HAL_UNLOCK(hi2c);
 8006628:	687b      	ldr	r3, [r7, #4]
 800662a:	2200      	movs	r2, #0
 800662c:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
    HAL_I2C_SlaveTxCpltCallback(hi2c);
 8006630:	6878      	ldr	r0, [r7, #4]
 8006632:	f7ff f8c4 	bl	80057be <HAL_I2C_SlaveTxCpltCallback>
}
 8006636:	bf00      	nop
 8006638:	3718      	adds	r7, #24
 800663a:	46bd      	mov	sp, r7
 800663c:	bd80      	pop	{r7, pc}
 800663e:	bf00      	nop
 8006640:	fe00e800 	.word	0xfe00e800
 8006644:	ffff0000 	.word	0xffff0000

08006648 <I2C_ITListenCplt>:
  * @param  hi2c I2C handle.
  * @param  ITFlags Interrupt flags to handle.
  * @retval None
  */
static void I2C_ITListenCplt(I2C_HandleTypeDef *hi2c, uint32_t ITFlags)
{
 8006648:	b580      	push	{r7, lr}
 800664a:	b082      	sub	sp, #8
 800664c:	af00      	add	r7, sp, #0
 800664e:	6078      	str	r0, [r7, #4]
 8006650:	6039      	str	r1, [r7, #0]
  /* Reset handle parameters */
  hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 8006652:	687b      	ldr	r3, [r7, #4]
 8006654:	4a26      	ldr	r2, [pc, #152]	; (80066f0 <I2C_ITListenCplt+0xa8>)
 8006656:	62da      	str	r2, [r3, #44]	; 0x2c
  hi2c->PreviousState = I2C_STATE_NONE;
 8006658:	687b      	ldr	r3, [r7, #4]
 800665a:	2200      	movs	r2, #0
 800665c:	631a      	str	r2, [r3, #48]	; 0x30
  hi2c->State = HAL_I2C_STATE_READY;
 800665e:	687b      	ldr	r3, [r7, #4]
 8006660:	2220      	movs	r2, #32
 8006662:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
  hi2c->Mode = HAL_I2C_MODE_NONE;
 8006666:	687b      	ldr	r3, [r7, #4]
 8006668:	2200      	movs	r2, #0
 800666a:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
  hi2c->XferISR = NULL;
 800666e:	687b      	ldr	r3, [r7, #4]
 8006670:	2200      	movs	r2, #0
 8006672:	635a      	str	r2, [r3, #52]	; 0x34

  /* Store Last receive data if any */
  if (I2C_CHECK_FLAG(ITFlags, I2C_FLAG_RXNE) != RESET)
 8006674:	683b      	ldr	r3, [r7, #0]
 8006676:	089b      	lsrs	r3, r3, #2
 8006678:	f003 0301 	and.w	r3, r3, #1
 800667c:	2b00      	cmp	r3, #0
 800667e:	d022      	beq.n	80066c6 <I2C_ITListenCplt+0x7e>
  {
    /* Read data from RXDR */
    *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->RXDR;
 8006680:	687b      	ldr	r3, [r7, #4]
 8006682:	681b      	ldr	r3, [r3, #0]
 8006684:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 8006686:	687b      	ldr	r3, [r7, #4]
 8006688:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800668a:	b2d2      	uxtb	r2, r2
 800668c:	701a      	strb	r2, [r3, #0]

    /* Increment Buffer pointer */
    hi2c->pBuffPtr++;
 800668e:	687b      	ldr	r3, [r7, #4]
 8006690:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006692:	1c5a      	adds	r2, r3, #1
 8006694:	687b      	ldr	r3, [r7, #4]
 8006696:	625a      	str	r2, [r3, #36]	; 0x24

    if ((hi2c->XferSize > 0U))
 8006698:	687b      	ldr	r3, [r7, #4]
 800669a:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 800669c:	2b00      	cmp	r3, #0
 800669e:	d012      	beq.n	80066c6 <I2C_ITListenCplt+0x7e>
    {
      hi2c->XferSize--;
 80066a0:	687b      	ldr	r3, [r7, #4]
 80066a2:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80066a4:	3b01      	subs	r3, #1
 80066a6:	b29a      	uxth	r2, r3
 80066a8:	687b      	ldr	r3, [r7, #4]
 80066aa:	851a      	strh	r2, [r3, #40]	; 0x28
      hi2c->XferCount--;
 80066ac:	687b      	ldr	r3, [r7, #4]
 80066ae:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80066b0:	b29b      	uxth	r3, r3
 80066b2:	3b01      	subs	r3, #1
 80066b4:	b29a      	uxth	r2, r3
 80066b6:	687b      	ldr	r3, [r7, #4]
 80066b8:	855a      	strh	r2, [r3, #42]	; 0x2a

      /* Set ErrorCode corresponding to a Non-Acknowledge */
      hi2c->ErrorCode |= HAL_I2C_ERROR_AF;
 80066ba:	687b      	ldr	r3, [r7, #4]
 80066bc:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80066be:	f043 0204 	orr.w	r2, r3, #4
 80066c2:	687b      	ldr	r3, [r7, #4]
 80066c4:	645a      	str	r2, [r3, #68]	; 0x44
    }
  }

  /* Disable all Interrupts*/
  I2C_Disable_IRQ(hi2c, I2C_XFER_LISTEN_IT | I2C_XFER_RX_IT | I2C_XFER_TX_IT);
 80066c6:	f248 0103 	movw	r1, #32771	; 0x8003
 80066ca:	6878      	ldr	r0, [r7, #4]
 80066cc:	f000 fb00 	bl	8006cd0 <I2C_Disable_IRQ>

  /* Clear NACK Flag */
  __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 80066d0:	687b      	ldr	r3, [r7, #4]
 80066d2:	681b      	ldr	r3, [r3, #0]
 80066d4:	2210      	movs	r2, #16
 80066d6:	61da      	str	r2, [r3, #28]

  /* Process Unlocked */
  __HAL_UNLOCK(hi2c);
 80066d8:	687b      	ldr	r3, [r7, #4]
 80066da:	2200      	movs	r2, #0
 80066dc:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

  /* Call the Listen Complete callback, to inform upper layer of the end of Listen usecase */
#if (USE_HAL_I2C_REGISTER_CALLBACKS == 1)
  hi2c->ListenCpltCallback(hi2c);
#else
  HAL_I2C_ListenCpltCallback(hi2c);
 80066e0:	6878      	ldr	r0, [r7, #4]
 80066e2:	f7ff f88e 	bl	8005802 <HAL_I2C_ListenCpltCallback>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
}
 80066e6:	bf00      	nop
 80066e8:	3708      	adds	r7, #8
 80066ea:	46bd      	mov	sp, r7
 80066ec:	bd80      	pop	{r7, pc}
 80066ee:	bf00      	nop
 80066f0:	ffff0000 	.word	0xffff0000

080066f4 <I2C_ITError>:
  * @param  hi2c I2C handle.
  * @param  ErrorCode Error code to handle.
  * @retval None
  */
static void I2C_ITError(I2C_HandleTypeDef *hi2c, uint32_t ErrorCode)
{
 80066f4:	b580      	push	{r7, lr}
 80066f6:	b084      	sub	sp, #16
 80066f8:	af00      	add	r7, sp, #0
 80066fa:	6078      	str	r0, [r7, #4]
 80066fc:	6039      	str	r1, [r7, #0]
  HAL_I2C_StateTypeDef tmpstate = hi2c->State;
 80066fe:	687b      	ldr	r3, [r7, #4]
 8006700:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8006704:	73fb      	strb	r3, [r7, #15]
  uint32_t tmppreviousstate;

  /* Reset handle parameters */
  hi2c->Mode          = HAL_I2C_MODE_NONE;
 8006706:	687b      	ldr	r3, [r7, #4]
 8006708:	2200      	movs	r2, #0
 800670a:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
  hi2c->XferOptions   = I2C_NO_OPTION_FRAME;
 800670e:	687b      	ldr	r3, [r7, #4]
 8006710:	4a5d      	ldr	r2, [pc, #372]	; (8006888 <I2C_ITError+0x194>)
 8006712:	62da      	str	r2, [r3, #44]	; 0x2c
  hi2c->XferCount     = 0U;
 8006714:	687b      	ldr	r3, [r7, #4]
 8006716:	2200      	movs	r2, #0
 8006718:	855a      	strh	r2, [r3, #42]	; 0x2a

  /* Set new error code */
  hi2c->ErrorCode |= ErrorCode;
 800671a:	687b      	ldr	r3, [r7, #4]
 800671c:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 800671e:	683b      	ldr	r3, [r7, #0]
 8006720:	431a      	orrs	r2, r3
 8006722:	687b      	ldr	r3, [r7, #4]
 8006724:	645a      	str	r2, [r3, #68]	; 0x44

  /* Disable Interrupts */
  if ((tmpstate == HAL_I2C_STATE_LISTEN)         ||
 8006726:	7bfb      	ldrb	r3, [r7, #15]
 8006728:	2b28      	cmp	r3, #40	; 0x28
 800672a:	d005      	beq.n	8006738 <I2C_ITError+0x44>
 800672c:	7bfb      	ldrb	r3, [r7, #15]
 800672e:	2b29      	cmp	r3, #41	; 0x29
 8006730:	d002      	beq.n	8006738 <I2C_ITError+0x44>
      (tmpstate == HAL_I2C_STATE_BUSY_TX_LISTEN) ||
 8006732:	7bfb      	ldrb	r3, [r7, #15]
 8006734:	2b2a      	cmp	r3, #42	; 0x2a
 8006736:	d10b      	bne.n	8006750 <I2C_ITError+0x5c>
      (tmpstate == HAL_I2C_STATE_BUSY_RX_LISTEN))
  {
    /* Disable all interrupts, except interrupts related to LISTEN state */
    I2C_Disable_IRQ(hi2c, I2C_XFER_RX_IT | I2C_XFER_TX_IT);
 8006738:	2103      	movs	r1, #3
 800673a:	6878      	ldr	r0, [r7, #4]
 800673c:	f000 fac8 	bl	8006cd0 <I2C_Disable_IRQ>

    /* keep HAL_I2C_STATE_LISTEN if set */
    hi2c->State         = HAL_I2C_STATE_LISTEN;
 8006740:	687b      	ldr	r3, [r7, #4]
 8006742:	2228      	movs	r2, #40	; 0x28
 8006744:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
    hi2c->XferISR       = I2C_Slave_ISR_IT;
 8006748:	687b      	ldr	r3, [r7, #4]
 800674a:	4a50      	ldr	r2, [pc, #320]	; (800688c <I2C_ITError+0x198>)
 800674c:	635a      	str	r2, [r3, #52]	; 0x34
 800674e:	e011      	b.n	8006774 <I2C_ITError+0x80>
  }
  else
  {
    /* Disable all interrupts */
    I2C_Disable_IRQ(hi2c, I2C_XFER_LISTEN_IT | I2C_XFER_RX_IT | I2C_XFER_TX_IT);
 8006750:	f248 0103 	movw	r1, #32771	; 0x8003
 8006754:	6878      	ldr	r0, [r7, #4]
 8006756:	f000 fabb 	bl	8006cd0 <I2C_Disable_IRQ>

    /* If state is an abort treatment on going, don't change state */
    /* This change will be do later */
    if (hi2c->State != HAL_I2C_STATE_ABORT)
 800675a:	687b      	ldr	r3, [r7, #4]
 800675c:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8006760:	b2db      	uxtb	r3, r3
 8006762:	2b60      	cmp	r3, #96	; 0x60
 8006764:	d003      	beq.n	800676e <I2C_ITError+0x7a>
    {
      /* Set HAL_I2C_STATE_READY */
      hi2c->State         = HAL_I2C_STATE_READY;
 8006766:	687b      	ldr	r3, [r7, #4]
 8006768:	2220      	movs	r2, #32
 800676a:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
    }
    hi2c->XferISR       = NULL;
 800676e:	687b      	ldr	r3, [r7, #4]
 8006770:	2200      	movs	r2, #0
 8006772:	635a      	str	r2, [r3, #52]	; 0x34
  }

  /* Abort DMA TX transfer if any */
  tmppreviousstate = hi2c->PreviousState;
 8006774:	687b      	ldr	r3, [r7, #4]
 8006776:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8006778:	60bb      	str	r3, [r7, #8]
  if ((hi2c->hdmatx != NULL) && ((tmppreviousstate == I2C_STATE_MASTER_BUSY_TX) || \
 800677a:	687b      	ldr	r3, [r7, #4]
 800677c:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800677e:	2b00      	cmp	r3, #0
 8006780:	d039      	beq.n	80067f6 <I2C_ITError+0x102>
 8006782:	68bb      	ldr	r3, [r7, #8]
 8006784:	2b11      	cmp	r3, #17
 8006786:	d002      	beq.n	800678e <I2C_ITError+0x9a>
 8006788:	68bb      	ldr	r3, [r7, #8]
 800678a:	2b21      	cmp	r3, #33	; 0x21
 800678c:	d133      	bne.n	80067f6 <I2C_ITError+0x102>
                                 (tmppreviousstate == I2C_STATE_SLAVE_BUSY_TX)))
  {
    if ((hi2c->Instance->CR1 & I2C_CR1_TXDMAEN) == I2C_CR1_TXDMAEN)
 800678e:	687b      	ldr	r3, [r7, #4]
 8006790:	681b      	ldr	r3, [r3, #0]
 8006792:	681b      	ldr	r3, [r3, #0]
 8006794:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8006798:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 800679c:	d107      	bne.n	80067ae <I2C_ITError+0xba>
    {
      hi2c->Instance->CR1 &= ~I2C_CR1_TXDMAEN;
 800679e:	687b      	ldr	r3, [r7, #4]
 80067a0:	681b      	ldr	r3, [r3, #0]
 80067a2:	681a      	ldr	r2, [r3, #0]
 80067a4:	687b      	ldr	r3, [r7, #4]
 80067a6:	681b      	ldr	r3, [r3, #0]
 80067a8:	f422 4280 	bic.w	r2, r2, #16384	; 0x4000
 80067ac:	601a      	str	r2, [r3, #0]
    }

    if (HAL_DMA_GetState(hi2c->hdmatx) != HAL_DMA_STATE_READY)
 80067ae:	687b      	ldr	r3, [r7, #4]
 80067b0:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80067b2:	4618      	mov	r0, r3
 80067b4:	f7fe fb2a 	bl	8004e0c <HAL_DMA_GetState>
 80067b8:	4603      	mov	r3, r0
 80067ba:	2b01      	cmp	r3, #1
 80067bc:	d017      	beq.n	80067ee <I2C_ITError+0xfa>
    {
      /* Set the I2C DMA Abort callback :
       will lead to call HAL_I2C_ErrorCallback() at end of DMA abort procedure */
      hi2c->hdmatx->XferAbortCallback = I2C_DMAAbort;
 80067be:	687b      	ldr	r3, [r7, #4]
 80067c0:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80067c2:	4a33      	ldr	r2, [pc, #204]	; (8006890 <I2C_ITError+0x19c>)
 80067c4:	639a      	str	r2, [r3, #56]	; 0x38

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 80067c6:	687b      	ldr	r3, [r7, #4]
 80067c8:	2200      	movs	r2, #0
 80067ca:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

      /* Abort DMA TX */
      if (HAL_DMA_Abort_IT(hi2c->hdmatx) != HAL_OK)
 80067ce:	687b      	ldr	r3, [r7, #4]
 80067d0:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80067d2:	4618      	mov	r0, r3
 80067d4:	f7fe fa2a 	bl	8004c2c <HAL_DMA_Abort_IT>
 80067d8:	4603      	mov	r3, r0
 80067da:	2b00      	cmp	r3, #0
 80067dc:	d04d      	beq.n	800687a <I2C_ITError+0x186>
      {
        /* Call Directly XferAbortCallback function in case of error */
        hi2c->hdmatx->XferAbortCallback(hi2c->hdmatx);
 80067de:	687b      	ldr	r3, [r7, #4]
 80067e0:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80067e2:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80067e4:	687a      	ldr	r2, [r7, #4]
 80067e6:	6b92      	ldr	r2, [r2, #56]	; 0x38
 80067e8:	4610      	mov	r0, r2
 80067ea:	4798      	blx	r3
    if (HAL_DMA_GetState(hi2c->hdmatx) != HAL_DMA_STATE_READY)
 80067ec:	e045      	b.n	800687a <I2C_ITError+0x186>
      }
    }
    else
    {
      I2C_TreatErrorCallback(hi2c);
 80067ee:	6878      	ldr	r0, [r7, #4]
 80067f0:	f000 f850 	bl	8006894 <I2C_TreatErrorCallback>
    if (HAL_DMA_GetState(hi2c->hdmatx) != HAL_DMA_STATE_READY)
 80067f4:	e041      	b.n	800687a <I2C_ITError+0x186>
    }
  }
  /* Abort DMA RX transfer if any */
  else if ((hi2c->hdmarx != NULL) && ((tmppreviousstate == I2C_STATE_MASTER_BUSY_RX) || \
 80067f6:	687b      	ldr	r3, [r7, #4]
 80067f8:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80067fa:	2b00      	cmp	r3, #0
 80067fc:	d039      	beq.n	8006872 <I2C_ITError+0x17e>
 80067fe:	68bb      	ldr	r3, [r7, #8]
 8006800:	2b12      	cmp	r3, #18
 8006802:	d002      	beq.n	800680a <I2C_ITError+0x116>
 8006804:	68bb      	ldr	r3, [r7, #8]
 8006806:	2b22      	cmp	r3, #34	; 0x22
 8006808:	d133      	bne.n	8006872 <I2C_ITError+0x17e>
                                      (tmppreviousstate == I2C_STATE_SLAVE_BUSY_RX)))
  {
    if ((hi2c->Instance->CR1 & I2C_CR1_RXDMAEN) == I2C_CR1_RXDMAEN)
 800680a:	687b      	ldr	r3, [r7, #4]
 800680c:	681b      	ldr	r3, [r3, #0]
 800680e:	681b      	ldr	r3, [r3, #0]
 8006810:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 8006814:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8006818:	d107      	bne.n	800682a <I2C_ITError+0x136>
    {
      hi2c->Instance->CR1 &= ~I2C_CR1_RXDMAEN;
 800681a:	687b      	ldr	r3, [r7, #4]
 800681c:	681b      	ldr	r3, [r3, #0]
 800681e:	681a      	ldr	r2, [r3, #0]
 8006820:	687b      	ldr	r3, [r7, #4]
 8006822:	681b      	ldr	r3, [r3, #0]
 8006824:	f422 4200 	bic.w	r2, r2, #32768	; 0x8000
 8006828:	601a      	str	r2, [r3, #0]
    }

    if (HAL_DMA_GetState(hi2c->hdmarx) != HAL_DMA_STATE_READY)
 800682a:	687b      	ldr	r3, [r7, #4]
 800682c:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800682e:	4618      	mov	r0, r3
 8006830:	f7fe faec 	bl	8004e0c <HAL_DMA_GetState>
 8006834:	4603      	mov	r3, r0
 8006836:	2b01      	cmp	r3, #1
 8006838:	d017      	beq.n	800686a <I2C_ITError+0x176>
    {
      /* Set the I2C DMA Abort callback :
        will lead to call HAL_I2C_ErrorCallback() at end of DMA abort procedure */
      hi2c->hdmarx->XferAbortCallback = I2C_DMAAbort;
 800683a:	687b      	ldr	r3, [r7, #4]
 800683c:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800683e:	4a14      	ldr	r2, [pc, #80]	; (8006890 <I2C_ITError+0x19c>)
 8006840:	639a      	str	r2, [r3, #56]	; 0x38

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 8006842:	687b      	ldr	r3, [r7, #4]
 8006844:	2200      	movs	r2, #0
 8006846:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

      /* Abort DMA RX */
      if (HAL_DMA_Abort_IT(hi2c->hdmarx) != HAL_OK)
 800684a:	687b      	ldr	r3, [r7, #4]
 800684c:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800684e:	4618      	mov	r0, r3
 8006850:	f7fe f9ec 	bl	8004c2c <HAL_DMA_Abort_IT>
 8006854:	4603      	mov	r3, r0
 8006856:	2b00      	cmp	r3, #0
 8006858:	d011      	beq.n	800687e <I2C_ITError+0x18a>
      {
        /* Call Directly hi2c->hdmarx->XferAbortCallback function in case of error */
        hi2c->hdmarx->XferAbortCallback(hi2c->hdmarx);
 800685a:	687b      	ldr	r3, [r7, #4]
 800685c:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800685e:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8006860:	687a      	ldr	r2, [r7, #4]
 8006862:	6bd2      	ldr	r2, [r2, #60]	; 0x3c
 8006864:	4610      	mov	r0, r2
 8006866:	4798      	blx	r3
    if (HAL_DMA_GetState(hi2c->hdmarx) != HAL_DMA_STATE_READY)
 8006868:	e009      	b.n	800687e <I2C_ITError+0x18a>
      }
    }
    else
    {
      I2C_TreatErrorCallback(hi2c);
 800686a:	6878      	ldr	r0, [r7, #4]
 800686c:	f000 f812 	bl	8006894 <I2C_TreatErrorCallback>
    if (HAL_DMA_GetState(hi2c->hdmarx) != HAL_DMA_STATE_READY)
 8006870:	e005      	b.n	800687e <I2C_ITError+0x18a>
    }
  }
  else
  {
    I2C_TreatErrorCallback(hi2c);
 8006872:	6878      	ldr	r0, [r7, #4]
 8006874:	f000 f80e 	bl	8006894 <I2C_TreatErrorCallback>
  }
}
 8006878:	e002      	b.n	8006880 <I2C_ITError+0x18c>
    if (HAL_DMA_GetState(hi2c->hdmatx) != HAL_DMA_STATE_READY)
 800687a:	bf00      	nop
 800687c:	e000      	b.n	8006880 <I2C_ITError+0x18c>
    if (HAL_DMA_GetState(hi2c->hdmarx) != HAL_DMA_STATE_READY)
 800687e:	bf00      	nop
}
 8006880:	bf00      	nop
 8006882:	3710      	adds	r7, #16
 8006884:	46bd      	mov	sp, r7
 8006886:	bd80      	pop	{r7, pc}
 8006888:	ffff0000 	.word	0xffff0000
 800688c:	08005ab7 	.word	0x08005ab7
 8006890:	0800692b 	.word	0x0800692b

08006894 <I2C_TreatErrorCallback>:
  * @brief  I2C Error callback treatment.
  * @param  hi2c I2C handle.
  * @retval None
  */
static void I2C_TreatErrorCallback(I2C_HandleTypeDef *hi2c)
{
 8006894:	b580      	push	{r7, lr}
 8006896:	b082      	sub	sp, #8
 8006898:	af00      	add	r7, sp, #0
 800689a:	6078      	str	r0, [r7, #4]
  if (hi2c->State == HAL_I2C_STATE_ABORT)
 800689c:	687b      	ldr	r3, [r7, #4]
 800689e:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 80068a2:	b2db      	uxtb	r3, r3
 80068a4:	2b60      	cmp	r3, #96	; 0x60
 80068a6:	d10e      	bne.n	80068c6 <I2C_TreatErrorCallback+0x32>
  {
    hi2c->State = HAL_I2C_STATE_READY;
 80068a8:	687b      	ldr	r3, [r7, #4]
 80068aa:	2220      	movs	r2, #32
 80068ac:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
    hi2c->PreviousState = I2C_STATE_NONE;
 80068b0:	687b      	ldr	r3, [r7, #4]
 80068b2:	2200      	movs	r2, #0
 80068b4:	631a      	str	r2, [r3, #48]	; 0x30

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 80068b6:	687b      	ldr	r3, [r7, #4]
 80068b8:	2200      	movs	r2, #0
 80068ba:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    /* Call the corresponding callback to inform upper layer of End of Transfer */
#if (USE_HAL_I2C_REGISTER_CALLBACKS == 1)
    hi2c->AbortCpltCallback(hi2c);
#else
    HAL_I2C_AbortCpltCallback(hi2c);
 80068be:	6878      	ldr	r0, [r7, #4]
 80068c0:	f7fe ffc7 	bl	8005852 <HAL_I2C_AbortCpltCallback>
    hi2c->ErrorCallback(hi2c);
#else
    HAL_I2C_ErrorCallback(hi2c);
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }
}
 80068c4:	e009      	b.n	80068da <I2C_TreatErrorCallback+0x46>
    hi2c->PreviousState = I2C_STATE_NONE;
 80068c6:	687b      	ldr	r3, [r7, #4]
 80068c8:	2200      	movs	r2, #0
 80068ca:	631a      	str	r2, [r3, #48]	; 0x30
    __HAL_UNLOCK(hi2c);
 80068cc:	687b      	ldr	r3, [r7, #4]
 80068ce:	2200      	movs	r2, #0
 80068d0:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
    HAL_I2C_ErrorCallback(hi2c);
 80068d4:	6878      	ldr	r0, [r7, #4]
 80068d6:	f7fe ffb2 	bl	800583e <HAL_I2C_ErrorCallback>
}
 80068da:	bf00      	nop
 80068dc:	3708      	adds	r7, #8
 80068de:	46bd      	mov	sp, r7
 80068e0:	bd80      	pop	{r7, pc}

080068e2 <I2C_Flush_TXDR>:
  * @brief  I2C Tx data register flush process.
  * @param  hi2c I2C handle.
  * @retval None
  */
static void I2C_Flush_TXDR(I2C_HandleTypeDef *hi2c)
{
 80068e2:	b480      	push	{r7}
 80068e4:	b083      	sub	sp, #12
 80068e6:	af00      	add	r7, sp, #0
 80068e8:	6078      	str	r0, [r7, #4]
  /* If a pending TXIS flag is set */
  /* Write a dummy data in TXDR to clear it */
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) != RESET)
 80068ea:	687b      	ldr	r3, [r7, #4]
 80068ec:	681b      	ldr	r3, [r3, #0]
 80068ee:	699b      	ldr	r3, [r3, #24]
 80068f0:	f003 0302 	and.w	r3, r3, #2
 80068f4:	2b02      	cmp	r3, #2
 80068f6:	d103      	bne.n	8006900 <I2C_Flush_TXDR+0x1e>
  {
    hi2c->Instance->TXDR = 0x00U;
 80068f8:	687b      	ldr	r3, [r7, #4]
 80068fa:	681b      	ldr	r3, [r3, #0]
 80068fc:	2200      	movs	r2, #0
 80068fe:	629a      	str	r2, [r3, #40]	; 0x28
  }

  /* Flush TX register if not empty */
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 8006900:	687b      	ldr	r3, [r7, #4]
 8006902:	681b      	ldr	r3, [r3, #0]
 8006904:	699b      	ldr	r3, [r3, #24]
 8006906:	f003 0301 	and.w	r3, r3, #1
 800690a:	2b01      	cmp	r3, #1
 800690c:	d007      	beq.n	800691e <I2C_Flush_TXDR+0x3c>
  {
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_TXE);
 800690e:	687b      	ldr	r3, [r7, #4]
 8006910:	681b      	ldr	r3, [r3, #0]
 8006912:	699a      	ldr	r2, [r3, #24]
 8006914:	687b      	ldr	r3, [r7, #4]
 8006916:	681b      	ldr	r3, [r3, #0]
 8006918:	f042 0201 	orr.w	r2, r2, #1
 800691c:	619a      	str	r2, [r3, #24]
  }
}
 800691e:	bf00      	nop
 8006920:	370c      	adds	r7, #12
 8006922:	46bd      	mov	sp, r7
 8006924:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006928:	4770      	bx	lr

0800692a <I2C_DMAAbort>:
  *        (To be called at end of DMA Abort procedure).
  * @param hdma DMA handle.
  * @retval None
  */
static void I2C_DMAAbort(DMA_HandleTypeDef *hdma)
{
 800692a:	b580      	push	{r7, lr}
 800692c:	b084      	sub	sp, #16
 800692e:	af00      	add	r7, sp, #0
 8006930:	6078      	str	r0, [r7, #4]
  I2C_HandleTypeDef *hi2c = (I2C_HandleTypeDef *)(((DMA_HandleTypeDef *)hdma)->Parent); /* Derogation MISRAC2012-Rule-11.5 */
 8006932:	687b      	ldr	r3, [r7, #4]
 8006934:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8006936:	60fb      	str	r3, [r7, #12]

  /* Reset AbortCpltCallback */
  if (hi2c->hdmatx != NULL)
 8006938:	68fb      	ldr	r3, [r7, #12]
 800693a:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800693c:	2b00      	cmp	r3, #0
 800693e:	d003      	beq.n	8006948 <I2C_DMAAbort+0x1e>
  {
    hi2c->hdmatx->XferAbortCallback = NULL;
 8006940:	68fb      	ldr	r3, [r7, #12]
 8006942:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8006944:	2200      	movs	r2, #0
 8006946:	639a      	str	r2, [r3, #56]	; 0x38
  }
  if (hi2c->hdmarx != NULL)
 8006948:	68fb      	ldr	r3, [r7, #12]
 800694a:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800694c:	2b00      	cmp	r3, #0
 800694e:	d003      	beq.n	8006958 <I2C_DMAAbort+0x2e>
  {
    hi2c->hdmarx->XferAbortCallback = NULL;
 8006950:	68fb      	ldr	r3, [r7, #12]
 8006952:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8006954:	2200      	movs	r2, #0
 8006956:	639a      	str	r2, [r3, #56]	; 0x38
  }

  I2C_TreatErrorCallback(hi2c);
 8006958:	68f8      	ldr	r0, [r7, #12]
 800695a:	f7ff ff9b 	bl	8006894 <I2C_TreatErrorCallback>
}
 800695e:	bf00      	nop
 8006960:	3710      	adds	r7, #16
 8006962:	46bd      	mov	sp, r7
 8006964:	bd80      	pop	{r7, pc}

08006966 <I2C_WaitOnFlagUntilTimeout>:
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, FlagStatus Status,
                                                    uint32_t Timeout, uint32_t Tickstart)
{
 8006966:	b580      	push	{r7, lr}
 8006968:	b084      	sub	sp, #16
 800696a:	af00      	add	r7, sp, #0
 800696c:	60f8      	str	r0, [r7, #12]
 800696e:	60b9      	str	r1, [r7, #8]
 8006970:	603b      	str	r3, [r7, #0]
 8006972:	4613      	mov	r3, r2
 8006974:	71fb      	strb	r3, [r7, #7]
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 8006976:	e022      	b.n	80069be <I2C_WaitOnFlagUntilTimeout+0x58>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8006978:	683b      	ldr	r3, [r7, #0]
 800697a:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 800697e:	d01e      	beq.n	80069be <I2C_WaitOnFlagUntilTimeout+0x58>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8006980:	f7fc fdba 	bl	80034f8 <HAL_GetTick>
 8006984:	4602      	mov	r2, r0
 8006986:	69bb      	ldr	r3, [r7, #24]
 8006988:	1ad3      	subs	r3, r2, r3
 800698a:	683a      	ldr	r2, [r7, #0]
 800698c:	429a      	cmp	r2, r3
 800698e:	d302      	bcc.n	8006996 <I2C_WaitOnFlagUntilTimeout+0x30>
 8006990:	683b      	ldr	r3, [r7, #0]
 8006992:	2b00      	cmp	r3, #0
 8006994:	d113      	bne.n	80069be <I2C_WaitOnFlagUntilTimeout+0x58>
      {
        hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 8006996:	68fb      	ldr	r3, [r7, #12]
 8006998:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800699a:	f043 0220 	orr.w	r2, r3, #32
 800699e:	68fb      	ldr	r3, [r7, #12]
 80069a0:	645a      	str	r2, [r3, #68]	; 0x44
        hi2c->State = HAL_I2C_STATE_READY;
 80069a2:	68fb      	ldr	r3, [r7, #12]
 80069a4:	2220      	movs	r2, #32
 80069a6:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
        hi2c->Mode = HAL_I2C_MODE_NONE;
 80069aa:	68fb      	ldr	r3, [r7, #12]
 80069ac:	2200      	movs	r2, #0
 80069ae:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 80069b2:	68fb      	ldr	r3, [r7, #12]
 80069b4:	2200      	movs	r2, #0
 80069b6:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
        return HAL_ERROR;
 80069ba:	2301      	movs	r3, #1
 80069bc:	e00f      	b.n	80069de <I2C_WaitOnFlagUntilTimeout+0x78>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 80069be:	68fb      	ldr	r3, [r7, #12]
 80069c0:	681b      	ldr	r3, [r3, #0]
 80069c2:	699a      	ldr	r2, [r3, #24]
 80069c4:	68bb      	ldr	r3, [r7, #8]
 80069c6:	4013      	ands	r3, r2
 80069c8:	68ba      	ldr	r2, [r7, #8]
 80069ca:	429a      	cmp	r2, r3
 80069cc:	bf0c      	ite	eq
 80069ce:	2301      	moveq	r3, #1
 80069d0:	2300      	movne	r3, #0
 80069d2:	b2db      	uxtb	r3, r3
 80069d4:	461a      	mov	r2, r3
 80069d6:	79fb      	ldrb	r3, [r7, #7]
 80069d8:	429a      	cmp	r2, r3
 80069da:	d0cd      	beq.n	8006978 <I2C_WaitOnFlagUntilTimeout+0x12>
      }
    }
  }
  return HAL_OK;
 80069dc:	2300      	movs	r3, #0
}
 80069de:	4618      	mov	r0, r3
 80069e0:	3710      	adds	r7, #16
 80069e2:	46bd      	mov	sp, r7
 80069e4:	bd80      	pop	{r7, pc}

080069e6 <I2C_WaitOnTXISFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnTXISFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 80069e6:	b580      	push	{r7, lr}
 80069e8:	b084      	sub	sp, #16
 80069ea:	af00      	add	r7, sp, #0
 80069ec:	60f8      	str	r0, [r7, #12]
 80069ee:	60b9      	str	r1, [r7, #8]
 80069f0:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) == RESET)
 80069f2:	e02c      	b.n	8006a4e <I2C_WaitOnTXISFlagUntilTimeout+0x68>
  {
    /* Check if a NACK is detected */
    if (I2C_IsAcknowledgeFailed(hi2c, Timeout, Tickstart) != HAL_OK)
 80069f4:	687a      	ldr	r2, [r7, #4]
 80069f6:	68b9      	ldr	r1, [r7, #8]
 80069f8:	68f8      	ldr	r0, [r7, #12]
 80069fa:	f000 f871 	bl	8006ae0 <I2C_IsAcknowledgeFailed>
 80069fe:	4603      	mov	r3, r0
 8006a00:	2b00      	cmp	r3, #0
 8006a02:	d001      	beq.n	8006a08 <I2C_WaitOnTXISFlagUntilTimeout+0x22>
    {
      return HAL_ERROR;
 8006a04:	2301      	movs	r3, #1
 8006a06:	e02a      	b.n	8006a5e <I2C_WaitOnTXISFlagUntilTimeout+0x78>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8006a08:	68bb      	ldr	r3, [r7, #8]
 8006a0a:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 8006a0e:	d01e      	beq.n	8006a4e <I2C_WaitOnTXISFlagUntilTimeout+0x68>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8006a10:	f7fc fd72 	bl	80034f8 <HAL_GetTick>
 8006a14:	4602      	mov	r2, r0
 8006a16:	687b      	ldr	r3, [r7, #4]
 8006a18:	1ad3      	subs	r3, r2, r3
 8006a1a:	68ba      	ldr	r2, [r7, #8]
 8006a1c:	429a      	cmp	r2, r3
 8006a1e:	d302      	bcc.n	8006a26 <I2C_WaitOnTXISFlagUntilTimeout+0x40>
 8006a20:	68bb      	ldr	r3, [r7, #8]
 8006a22:	2b00      	cmp	r3, #0
 8006a24:	d113      	bne.n	8006a4e <I2C_WaitOnTXISFlagUntilTimeout+0x68>
      {
        hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 8006a26:	68fb      	ldr	r3, [r7, #12]
 8006a28:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8006a2a:	f043 0220 	orr.w	r2, r3, #32
 8006a2e:	68fb      	ldr	r3, [r7, #12]
 8006a30:	645a      	str	r2, [r3, #68]	; 0x44
        hi2c->State = HAL_I2C_STATE_READY;
 8006a32:	68fb      	ldr	r3, [r7, #12]
 8006a34:	2220      	movs	r2, #32
 8006a36:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
        hi2c->Mode = HAL_I2C_MODE_NONE;
 8006a3a:	68fb      	ldr	r3, [r7, #12]
 8006a3c:	2200      	movs	r2, #0
 8006a3e:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 8006a42:	68fb      	ldr	r3, [r7, #12]
 8006a44:	2200      	movs	r2, #0
 8006a46:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

        return HAL_ERROR;
 8006a4a:	2301      	movs	r3, #1
 8006a4c:	e007      	b.n	8006a5e <I2C_WaitOnTXISFlagUntilTimeout+0x78>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) == RESET)
 8006a4e:	68fb      	ldr	r3, [r7, #12]
 8006a50:	681b      	ldr	r3, [r3, #0]
 8006a52:	699b      	ldr	r3, [r3, #24]
 8006a54:	f003 0302 	and.w	r3, r3, #2
 8006a58:	2b02      	cmp	r3, #2
 8006a5a:	d1cb      	bne.n	80069f4 <I2C_WaitOnTXISFlagUntilTimeout+0xe>
      }
    }
  }
  return HAL_OK;
 8006a5c:	2300      	movs	r3, #0
}
 8006a5e:	4618      	mov	r0, r3
 8006a60:	3710      	adds	r7, #16
 8006a62:	46bd      	mov	sp, r7
 8006a64:	bd80      	pop	{r7, pc}

08006a66 <I2C_WaitOnSTOPFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnSTOPFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 8006a66:	b580      	push	{r7, lr}
 8006a68:	b084      	sub	sp, #16
 8006a6a:	af00      	add	r7, sp, #0
 8006a6c:	60f8      	str	r0, [r7, #12]
 8006a6e:	60b9      	str	r1, [r7, #8]
 8006a70:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 8006a72:	e028      	b.n	8006ac6 <I2C_WaitOnSTOPFlagUntilTimeout+0x60>
  {
    /* Check if a NACK is detected */
    if (I2C_IsAcknowledgeFailed(hi2c, Timeout, Tickstart) != HAL_OK)
 8006a74:	687a      	ldr	r2, [r7, #4]
 8006a76:	68b9      	ldr	r1, [r7, #8]
 8006a78:	68f8      	ldr	r0, [r7, #12]
 8006a7a:	f000 f831 	bl	8006ae0 <I2C_IsAcknowledgeFailed>
 8006a7e:	4603      	mov	r3, r0
 8006a80:	2b00      	cmp	r3, #0
 8006a82:	d001      	beq.n	8006a88 <I2C_WaitOnSTOPFlagUntilTimeout+0x22>
    {
      return HAL_ERROR;
 8006a84:	2301      	movs	r3, #1
 8006a86:	e026      	b.n	8006ad6 <I2C_WaitOnSTOPFlagUntilTimeout+0x70>
    }

    /* Check for the Timeout */
    if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8006a88:	f7fc fd36 	bl	80034f8 <HAL_GetTick>
 8006a8c:	4602      	mov	r2, r0
 8006a8e:	687b      	ldr	r3, [r7, #4]
 8006a90:	1ad3      	subs	r3, r2, r3
 8006a92:	68ba      	ldr	r2, [r7, #8]
 8006a94:	429a      	cmp	r2, r3
 8006a96:	d302      	bcc.n	8006a9e <I2C_WaitOnSTOPFlagUntilTimeout+0x38>
 8006a98:	68bb      	ldr	r3, [r7, #8]
 8006a9a:	2b00      	cmp	r3, #0
 8006a9c:	d113      	bne.n	8006ac6 <I2C_WaitOnSTOPFlagUntilTimeout+0x60>
    {
      hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 8006a9e:	68fb      	ldr	r3, [r7, #12]
 8006aa0:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8006aa2:	f043 0220 	orr.w	r2, r3, #32
 8006aa6:	68fb      	ldr	r3, [r7, #12]
 8006aa8:	645a      	str	r2, [r3, #68]	; 0x44
      hi2c->State = HAL_I2C_STATE_READY;
 8006aaa:	68fb      	ldr	r3, [r7, #12]
 8006aac:	2220      	movs	r2, #32
 8006aae:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
      hi2c->Mode = HAL_I2C_MODE_NONE;
 8006ab2:	68fb      	ldr	r3, [r7, #12]
 8006ab4:	2200      	movs	r2, #0
 8006ab6:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 8006aba:	68fb      	ldr	r3, [r7, #12]
 8006abc:	2200      	movs	r2, #0
 8006abe:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

      return HAL_ERROR;
 8006ac2:	2301      	movs	r3, #1
 8006ac4:	e007      	b.n	8006ad6 <I2C_WaitOnSTOPFlagUntilTimeout+0x70>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 8006ac6:	68fb      	ldr	r3, [r7, #12]
 8006ac8:	681b      	ldr	r3, [r3, #0]
 8006aca:	699b      	ldr	r3, [r3, #24]
 8006acc:	f003 0320 	and.w	r3, r3, #32
 8006ad0:	2b20      	cmp	r3, #32
 8006ad2:	d1cf      	bne.n	8006a74 <I2C_WaitOnSTOPFlagUntilTimeout+0xe>
    }
  }
  return HAL_OK;
 8006ad4:	2300      	movs	r3, #0
}
 8006ad6:	4618      	mov	r0, r3
 8006ad8:	3710      	adds	r7, #16
 8006ada:	46bd      	mov	sp, r7
 8006adc:	bd80      	pop	{r7, pc}
	...

08006ae0 <I2C_IsAcknowledgeFailed>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_IsAcknowledgeFailed(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 8006ae0:	b580      	push	{r7, lr}
 8006ae2:	b084      	sub	sp, #16
 8006ae4:	af00      	add	r7, sp, #0
 8006ae6:	60f8      	str	r0, [r7, #12]
 8006ae8:	60b9      	str	r1, [r7, #8]
 8006aea:	607a      	str	r2, [r7, #4]
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 8006aec:	68fb      	ldr	r3, [r7, #12]
 8006aee:	681b      	ldr	r3, [r3, #0]
 8006af0:	699b      	ldr	r3, [r3, #24]
 8006af2:	f003 0310 	and.w	r3, r3, #16
 8006af6:	2b10      	cmp	r3, #16
 8006af8:	d151      	bne.n	8006b9e <I2C_IsAcknowledgeFailed+0xbe>
  {
    /* Wait until STOP Flag is reset */
    /* AutoEnd should be initiate after AF */
    while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 8006afa:	e022      	b.n	8006b42 <I2C_IsAcknowledgeFailed+0x62>
    {
      /* Check for the Timeout */
      if (Timeout != HAL_MAX_DELAY)
 8006afc:	68bb      	ldr	r3, [r7, #8]
 8006afe:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 8006b02:	d01e      	beq.n	8006b42 <I2C_IsAcknowledgeFailed+0x62>
      {
        if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8006b04:	f7fc fcf8 	bl	80034f8 <HAL_GetTick>
 8006b08:	4602      	mov	r2, r0
 8006b0a:	687b      	ldr	r3, [r7, #4]
 8006b0c:	1ad3      	subs	r3, r2, r3
 8006b0e:	68ba      	ldr	r2, [r7, #8]
 8006b10:	429a      	cmp	r2, r3
 8006b12:	d302      	bcc.n	8006b1a <I2C_IsAcknowledgeFailed+0x3a>
 8006b14:	68bb      	ldr	r3, [r7, #8]
 8006b16:	2b00      	cmp	r3, #0
 8006b18:	d113      	bne.n	8006b42 <I2C_IsAcknowledgeFailed+0x62>
        {
          hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 8006b1a:	68fb      	ldr	r3, [r7, #12]
 8006b1c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8006b1e:	f043 0220 	orr.w	r2, r3, #32
 8006b22:	68fb      	ldr	r3, [r7, #12]
 8006b24:	645a      	str	r2, [r3, #68]	; 0x44
          hi2c->State = HAL_I2C_STATE_READY;
 8006b26:	68fb      	ldr	r3, [r7, #12]
 8006b28:	2220      	movs	r2, #32
 8006b2a:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
          hi2c->Mode = HAL_I2C_MODE_NONE;
 8006b2e:	68fb      	ldr	r3, [r7, #12]
 8006b30:	2200      	movs	r2, #0
 8006b32:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 8006b36:	68fb      	ldr	r3, [r7, #12]
 8006b38:	2200      	movs	r2, #0
 8006b3a:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

          return HAL_ERROR;
 8006b3e:	2301      	movs	r3, #1
 8006b40:	e02e      	b.n	8006ba0 <I2C_IsAcknowledgeFailed+0xc0>
    while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 8006b42:	68fb      	ldr	r3, [r7, #12]
 8006b44:	681b      	ldr	r3, [r3, #0]
 8006b46:	699b      	ldr	r3, [r3, #24]
 8006b48:	f003 0320 	and.w	r3, r3, #32
 8006b4c:	2b20      	cmp	r3, #32
 8006b4e:	d1d5      	bne.n	8006afc <I2C_IsAcknowledgeFailed+0x1c>
        }
      }
    }

    /* Clear NACKF Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8006b50:	68fb      	ldr	r3, [r7, #12]
 8006b52:	681b      	ldr	r3, [r3, #0]
 8006b54:	2210      	movs	r2, #16
 8006b56:	61da      	str	r2, [r3, #28]

    /* Clear STOP Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 8006b58:	68fb      	ldr	r3, [r7, #12]
 8006b5a:	681b      	ldr	r3, [r3, #0]
 8006b5c:	2220      	movs	r2, #32
 8006b5e:	61da      	str	r2, [r3, #28]

    /* Flush TX register */
    I2C_Flush_TXDR(hi2c);
 8006b60:	68f8      	ldr	r0, [r7, #12]
 8006b62:	f7ff febe 	bl	80068e2 <I2C_Flush_TXDR>

    /* Clear Configuration Register 2 */
    I2C_RESET_CR2(hi2c);
 8006b66:	68fb      	ldr	r3, [r7, #12]
 8006b68:	681b      	ldr	r3, [r3, #0]
 8006b6a:	6859      	ldr	r1, [r3, #4]
 8006b6c:	68fb      	ldr	r3, [r7, #12]
 8006b6e:	681a      	ldr	r2, [r3, #0]
 8006b70:	4b0d      	ldr	r3, [pc, #52]	; (8006ba8 <I2C_IsAcknowledgeFailed+0xc8>)
 8006b72:	400b      	ands	r3, r1
 8006b74:	6053      	str	r3, [r2, #4]

    hi2c->ErrorCode |= HAL_I2C_ERROR_AF;
 8006b76:	68fb      	ldr	r3, [r7, #12]
 8006b78:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8006b7a:	f043 0204 	orr.w	r2, r3, #4
 8006b7e:	68fb      	ldr	r3, [r7, #12]
 8006b80:	645a      	str	r2, [r3, #68]	; 0x44
    hi2c->State = HAL_I2C_STATE_READY;
 8006b82:	68fb      	ldr	r3, [r7, #12]
 8006b84:	2220      	movs	r2, #32
 8006b86:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
    hi2c->Mode = HAL_I2C_MODE_NONE;
 8006b8a:	68fb      	ldr	r3, [r7, #12]
 8006b8c:	2200      	movs	r2, #0
 8006b8e:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8006b92:	68fb      	ldr	r3, [r7, #12]
 8006b94:	2200      	movs	r2, #0
 8006b96:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    return HAL_ERROR;
 8006b9a:	2301      	movs	r3, #1
 8006b9c:	e000      	b.n	8006ba0 <I2C_IsAcknowledgeFailed+0xc0>
  }
  return HAL_OK;
 8006b9e:	2300      	movs	r3, #0
}
 8006ba0:	4618      	mov	r0, r3
 8006ba2:	3710      	adds	r7, #16
 8006ba4:	46bd      	mov	sp, r7
 8006ba6:	bd80      	pop	{r7, pc}
 8006ba8:	fe00e800 	.word	0xfe00e800

08006bac <I2C_TransferConfig>:
  *     @arg @ref I2C_GENERATE_START_WRITE Generate Restart for write request.
  * @retval None
  */
static void I2C_TransferConfig(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint8_t Size, uint32_t Mode,
                               uint32_t Request)
{
 8006bac:	b480      	push	{r7}
 8006bae:	b085      	sub	sp, #20
 8006bb0:	af00      	add	r7, sp, #0
 8006bb2:	60f8      	str	r0, [r7, #12]
 8006bb4:	607b      	str	r3, [r7, #4]
 8006bb6:	460b      	mov	r3, r1
 8006bb8:	817b      	strh	r3, [r7, #10]
 8006bba:	4613      	mov	r3, r2
 8006bbc:	727b      	strb	r3, [r7, #9]
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_TRANSFER_MODE(Mode));
  assert_param(IS_TRANSFER_REQUEST(Request));

  /* update CR2 register */
  MODIFY_REG(hi2c->Instance->CR2,
 8006bbe:	68fb      	ldr	r3, [r7, #12]
 8006bc0:	681b      	ldr	r3, [r3, #0]
 8006bc2:	685a      	ldr	r2, [r3, #4]
 8006bc4:	69bb      	ldr	r3, [r7, #24]
 8006bc6:	0d5b      	lsrs	r3, r3, #21
 8006bc8:	f403 6180 	and.w	r1, r3, #1024	; 0x400
 8006bcc:	4b0d      	ldr	r3, [pc, #52]	; (8006c04 <I2C_TransferConfig+0x58>)
 8006bce:	430b      	orrs	r3, r1
 8006bd0:	43db      	mvns	r3, r3
 8006bd2:	ea02 0103 	and.w	r1, r2, r3
 8006bd6:	897b      	ldrh	r3, [r7, #10]
 8006bd8:	f3c3 0209 	ubfx	r2, r3, #0, #10
 8006bdc:	7a7b      	ldrb	r3, [r7, #9]
 8006bde:	041b      	lsls	r3, r3, #16
 8006be0:	f403 037f 	and.w	r3, r3, #16711680	; 0xff0000
 8006be4:	431a      	orrs	r2, r3
 8006be6:	687b      	ldr	r3, [r7, #4]
 8006be8:	431a      	orrs	r2, r3
 8006bea:	69bb      	ldr	r3, [r7, #24]
 8006bec:	431a      	orrs	r2, r3
 8006bee:	68fb      	ldr	r3, [r7, #12]
 8006bf0:	681b      	ldr	r3, [r3, #0]
 8006bf2:	430a      	orrs	r2, r1
 8006bf4:	605a      	str	r2, [r3, #4]
             ((I2C_CR2_SADD | I2C_CR2_NBYTES | I2C_CR2_RELOAD | I2C_CR2_AUTOEND | \
               (I2C_CR2_RD_WRN & (uint32_t)(Request >> (31U - I2C_CR2_RD_WRN_Pos))) | I2C_CR2_START | I2C_CR2_STOP)), \
             (uint32_t)(((uint32_t)DevAddress & I2C_CR2_SADD) |
                        (((uint32_t)Size << I2C_CR2_NBYTES_Pos) & I2C_CR2_NBYTES) | (uint32_t)Mode | (uint32_t)Request));
}
 8006bf6:	bf00      	nop
 8006bf8:	3714      	adds	r7, #20
 8006bfa:	46bd      	mov	sp, r7
 8006bfc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006c00:	4770      	bx	lr
 8006c02:	bf00      	nop
 8006c04:	03ff63ff 	.word	0x03ff63ff

08006c08 <I2C_Enable_IRQ>:
  *                the configuration information for the specified I2C.
  * @param  InterruptRequest Value of @ref I2C_Interrupt_configuration_definition.
  * @retval None
  */
static void I2C_Enable_IRQ(I2C_HandleTypeDef *hi2c, uint16_t InterruptRequest)
{
 8006c08:	b480      	push	{r7}
 8006c0a:	b085      	sub	sp, #20
 8006c0c:	af00      	add	r7, sp, #0
 8006c0e:	6078      	str	r0, [r7, #4]
 8006c10:	460b      	mov	r3, r1
 8006c12:	807b      	strh	r3, [r7, #2]
  uint32_t tmpisr = 0U;
 8006c14:	2300      	movs	r3, #0
 8006c16:	60fb      	str	r3, [r7, #12]

  if ((hi2c->XferISR == I2C_Master_ISR_DMA) || \
 8006c18:	687b      	ldr	r3, [r7, #4]
 8006c1a:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8006c1c:	4a2a      	ldr	r2, [pc, #168]	; (8006cc8 <I2C_Enable_IRQ+0xc0>)
 8006c1e:	4293      	cmp	r3, r2
 8006c20:	d004      	beq.n	8006c2c <I2C_Enable_IRQ+0x24>
      (hi2c->XferISR == I2C_Slave_ISR_DMA))
 8006c22:	687b      	ldr	r3, [r7, #4]
 8006c24:	6b5b      	ldr	r3, [r3, #52]	; 0x34
  if ((hi2c->XferISR == I2C_Master_ISR_DMA) || \
 8006c26:	4a29      	ldr	r2, [pc, #164]	; (8006ccc <I2C_Enable_IRQ+0xc4>)
 8006c28:	4293      	cmp	r3, r2
 8006c2a:	d11d      	bne.n	8006c68 <I2C_Enable_IRQ+0x60>
  {
    if ((InterruptRequest & I2C_XFER_LISTEN_IT) == I2C_XFER_LISTEN_IT)
 8006c2c:	f9b7 3002 	ldrsh.w	r3, [r7, #2]
 8006c30:	2b00      	cmp	r3, #0
 8006c32:	da03      	bge.n	8006c3c <I2C_Enable_IRQ+0x34>
    {
      /* Enable ERR, STOP, NACK and ADDR interrupts */
      tmpisr |= I2C_IT_ADDRI | I2C_IT_STOPI | I2C_IT_NACKI | I2C_IT_ERRI;
 8006c34:	68fb      	ldr	r3, [r7, #12]
 8006c36:	f043 03b8 	orr.w	r3, r3, #184	; 0xb8
 8006c3a:	60fb      	str	r3, [r7, #12]
    }

    if (InterruptRequest == I2C_XFER_ERROR_IT)
 8006c3c:	887b      	ldrh	r3, [r7, #2]
 8006c3e:	2b10      	cmp	r3, #16
 8006c40:	d103      	bne.n	8006c4a <I2C_Enable_IRQ+0x42>
    {
      /* Enable ERR and NACK interrupts */
      tmpisr |= I2C_IT_ERRI | I2C_IT_NACKI;
 8006c42:	68fb      	ldr	r3, [r7, #12]
 8006c44:	f043 0390 	orr.w	r3, r3, #144	; 0x90
 8006c48:	60fb      	str	r3, [r7, #12]
    }

    if (InterruptRequest == I2C_XFER_CPLT_IT)
 8006c4a:	887b      	ldrh	r3, [r7, #2]
 8006c4c:	2b20      	cmp	r3, #32
 8006c4e:	d103      	bne.n	8006c58 <I2C_Enable_IRQ+0x50>
    {
      /* Enable STOP interrupts */
      tmpisr |= (I2C_IT_STOPI | I2C_IT_TCI);
 8006c50:	68fb      	ldr	r3, [r7, #12]
 8006c52:	f043 0360 	orr.w	r3, r3, #96	; 0x60
 8006c56:	60fb      	str	r3, [r7, #12]
    }

    if (InterruptRequest == I2C_XFER_RELOAD_IT)
 8006c58:	887b      	ldrh	r3, [r7, #2]
 8006c5a:	2b40      	cmp	r3, #64	; 0x40
 8006c5c:	d125      	bne.n	8006caa <I2C_Enable_IRQ+0xa2>
    {
      /* Enable TC interrupts */
      tmpisr |= I2C_IT_TCI;
 8006c5e:	68fb      	ldr	r3, [r7, #12]
 8006c60:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8006c64:	60fb      	str	r3, [r7, #12]
    if (InterruptRequest == I2C_XFER_RELOAD_IT)
 8006c66:	e020      	b.n	8006caa <I2C_Enable_IRQ+0xa2>
    }
  }
  else
  {
    if ((InterruptRequest & I2C_XFER_LISTEN_IT) == I2C_XFER_LISTEN_IT)
 8006c68:	f9b7 3002 	ldrsh.w	r3, [r7, #2]
 8006c6c:	2b00      	cmp	r3, #0
 8006c6e:	da03      	bge.n	8006c78 <I2C_Enable_IRQ+0x70>
    {
      /* Enable ERR, STOP, NACK, and ADDR interrupts */
      tmpisr |= I2C_IT_ADDRI | I2C_IT_STOPI | I2C_IT_NACKI | I2C_IT_ERRI;
 8006c70:	68fb      	ldr	r3, [r7, #12]
 8006c72:	f043 03b8 	orr.w	r3, r3, #184	; 0xb8
 8006c76:	60fb      	str	r3, [r7, #12]
    }

    if ((InterruptRequest & I2C_XFER_TX_IT) == I2C_XFER_TX_IT)
 8006c78:	887b      	ldrh	r3, [r7, #2]
 8006c7a:	f003 0301 	and.w	r3, r3, #1
 8006c7e:	2b00      	cmp	r3, #0
 8006c80:	d003      	beq.n	8006c8a <I2C_Enable_IRQ+0x82>
    {
      /* Enable ERR, TC, STOP, NACK and RXI interrupts */
      tmpisr |= I2C_IT_ERRI | I2C_IT_TCI | I2C_IT_STOPI | I2C_IT_NACKI | I2C_IT_TXI;
 8006c82:	68fb      	ldr	r3, [r7, #12]
 8006c84:	f043 03f2 	orr.w	r3, r3, #242	; 0xf2
 8006c88:	60fb      	str	r3, [r7, #12]
    }

    if ((InterruptRequest & I2C_XFER_RX_IT) == I2C_XFER_RX_IT)
 8006c8a:	887b      	ldrh	r3, [r7, #2]
 8006c8c:	f003 0302 	and.w	r3, r3, #2
 8006c90:	2b00      	cmp	r3, #0
 8006c92:	d003      	beq.n	8006c9c <I2C_Enable_IRQ+0x94>
    {
      /* Enable ERR, TC, STOP, NACK and TXI interrupts */
      tmpisr |= I2C_IT_ERRI | I2C_IT_TCI | I2C_IT_STOPI | I2C_IT_NACKI | I2C_IT_RXI;
 8006c94:	68fb      	ldr	r3, [r7, #12]
 8006c96:	f043 03f4 	orr.w	r3, r3, #244	; 0xf4
 8006c9a:	60fb      	str	r3, [r7, #12]
    }

    if (InterruptRequest == I2C_XFER_CPLT_IT)
 8006c9c:	887b      	ldrh	r3, [r7, #2]
 8006c9e:	2b20      	cmp	r3, #32
 8006ca0:	d103      	bne.n	8006caa <I2C_Enable_IRQ+0xa2>
    {
      /* Enable STOP interrupts */
      tmpisr |= I2C_IT_STOPI;
 8006ca2:	68fb      	ldr	r3, [r7, #12]
 8006ca4:	f043 0320 	orr.w	r3, r3, #32
 8006ca8:	60fb      	str	r3, [r7, #12]
  }

  /* Enable interrupts only at the end */
  /* to avoid the risk of I2C interrupt handle execution before */
  /* all interrupts requested done */
  __HAL_I2C_ENABLE_IT(hi2c, tmpisr);
 8006caa:	687b      	ldr	r3, [r7, #4]
 8006cac:	681b      	ldr	r3, [r3, #0]
 8006cae:	6819      	ldr	r1, [r3, #0]
 8006cb0:	687b      	ldr	r3, [r7, #4]
 8006cb2:	681b      	ldr	r3, [r3, #0]
 8006cb4:	68fa      	ldr	r2, [r7, #12]
 8006cb6:	430a      	orrs	r2, r1
 8006cb8:	601a      	str	r2, [r3, #0]
}
 8006cba:	bf00      	nop
 8006cbc:	3714      	adds	r7, #20
 8006cbe:	46bd      	mov	sp, r7
 8006cc0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006cc4:	4770      	bx	lr
 8006cc6:	bf00      	nop
 8006cc8:	08005cbd 	.word	0x08005cbd
 8006ccc:	08005ea3 	.word	0x08005ea3

08006cd0 <I2C_Disable_IRQ>:
  *                the configuration information for the specified I2C.
  * @param  InterruptRequest Value of @ref I2C_Interrupt_configuration_definition.
  * @retval None
  */
static void I2C_Disable_IRQ(I2C_HandleTypeDef *hi2c, uint16_t InterruptRequest)
{
 8006cd0:	b480      	push	{r7}
 8006cd2:	b085      	sub	sp, #20
 8006cd4:	af00      	add	r7, sp, #0
 8006cd6:	6078      	str	r0, [r7, #4]
 8006cd8:	460b      	mov	r3, r1
 8006cda:	807b      	strh	r3, [r7, #2]
  uint32_t tmpisr = 0U;
 8006cdc:	2300      	movs	r3, #0
 8006cde:	60fb      	str	r3, [r7, #12]

  if ((InterruptRequest & I2C_XFER_TX_IT) == I2C_XFER_TX_IT)
 8006ce0:	887b      	ldrh	r3, [r7, #2]
 8006ce2:	f003 0301 	and.w	r3, r3, #1
 8006ce6:	2b00      	cmp	r3, #0
 8006ce8:	d00f      	beq.n	8006d0a <I2C_Disable_IRQ+0x3a>
  {
    /* Disable TC and TXI interrupts */
    tmpisr |= I2C_IT_TCI | I2C_IT_TXI;
 8006cea:	68fb      	ldr	r3, [r7, #12]
 8006cec:	f043 0342 	orr.w	r3, r3, #66	; 0x42
 8006cf0:	60fb      	str	r3, [r7, #12]

    if (((uint32_t)hi2c->State & (uint32_t)HAL_I2C_STATE_LISTEN) != (uint32_t)HAL_I2C_STATE_LISTEN)
 8006cf2:	687b      	ldr	r3, [r7, #4]
 8006cf4:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8006cf8:	b2db      	uxtb	r3, r3
 8006cfa:	f003 0328 	and.w	r3, r3, #40	; 0x28
 8006cfe:	2b28      	cmp	r3, #40	; 0x28
 8006d00:	d003      	beq.n	8006d0a <I2C_Disable_IRQ+0x3a>
    {
      /* Disable NACK and STOP interrupts */
      tmpisr |= I2C_IT_STOPI | I2C_IT_NACKI | I2C_IT_ERRI;
 8006d02:	68fb      	ldr	r3, [r7, #12]
 8006d04:	f043 03b0 	orr.w	r3, r3, #176	; 0xb0
 8006d08:	60fb      	str	r3, [r7, #12]
    }
  }

  if ((InterruptRequest & I2C_XFER_RX_IT) == I2C_XFER_RX_IT)
 8006d0a:	887b      	ldrh	r3, [r7, #2]
 8006d0c:	f003 0302 	and.w	r3, r3, #2
 8006d10:	2b00      	cmp	r3, #0
 8006d12:	d00f      	beq.n	8006d34 <I2C_Disable_IRQ+0x64>
  {
    /* Disable TC and RXI interrupts */
    tmpisr |= I2C_IT_TCI | I2C_IT_RXI;
 8006d14:	68fb      	ldr	r3, [r7, #12]
 8006d16:	f043 0344 	orr.w	r3, r3, #68	; 0x44
 8006d1a:	60fb      	str	r3, [r7, #12]

    if (((uint32_t)hi2c->State & (uint32_t)HAL_I2C_STATE_LISTEN) != (uint32_t)HAL_I2C_STATE_LISTEN)
 8006d1c:	687b      	ldr	r3, [r7, #4]
 8006d1e:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8006d22:	b2db      	uxtb	r3, r3
 8006d24:	f003 0328 	and.w	r3, r3, #40	; 0x28
 8006d28:	2b28      	cmp	r3, #40	; 0x28
 8006d2a:	d003      	beq.n	8006d34 <I2C_Disable_IRQ+0x64>
    {
      /* Disable NACK and STOP interrupts */
      tmpisr |= I2C_IT_STOPI | I2C_IT_NACKI | I2C_IT_ERRI;
 8006d2c:	68fb      	ldr	r3, [r7, #12]
 8006d2e:	f043 03b0 	orr.w	r3, r3, #176	; 0xb0
 8006d32:	60fb      	str	r3, [r7, #12]
    }
  }

  if ((InterruptRequest & I2C_XFER_LISTEN_IT) == I2C_XFER_LISTEN_IT)
 8006d34:	f9b7 3002 	ldrsh.w	r3, [r7, #2]
 8006d38:	2b00      	cmp	r3, #0
 8006d3a:	da03      	bge.n	8006d44 <I2C_Disable_IRQ+0x74>
  {
    /* Disable ADDR, NACK and STOP interrupts */
    tmpisr |= I2C_IT_ADDRI | I2C_IT_STOPI | I2C_IT_NACKI | I2C_IT_ERRI;
 8006d3c:	68fb      	ldr	r3, [r7, #12]
 8006d3e:	f043 03b8 	orr.w	r3, r3, #184	; 0xb8
 8006d42:	60fb      	str	r3, [r7, #12]
  }

  if (InterruptRequest == I2C_XFER_ERROR_IT)
 8006d44:	887b      	ldrh	r3, [r7, #2]
 8006d46:	2b10      	cmp	r3, #16
 8006d48:	d103      	bne.n	8006d52 <I2C_Disable_IRQ+0x82>
  {
    /* Enable ERR and NACK interrupts */
    tmpisr |= I2C_IT_ERRI | I2C_IT_NACKI;
 8006d4a:	68fb      	ldr	r3, [r7, #12]
 8006d4c:	f043 0390 	orr.w	r3, r3, #144	; 0x90
 8006d50:	60fb      	str	r3, [r7, #12]
  }

  if (InterruptRequest == I2C_XFER_CPLT_IT)
 8006d52:	887b      	ldrh	r3, [r7, #2]
 8006d54:	2b20      	cmp	r3, #32
 8006d56:	d103      	bne.n	8006d60 <I2C_Disable_IRQ+0x90>
  {
    /* Enable STOP interrupts */
    tmpisr |= I2C_IT_STOPI;
 8006d58:	68fb      	ldr	r3, [r7, #12]
 8006d5a:	f043 0320 	orr.w	r3, r3, #32
 8006d5e:	60fb      	str	r3, [r7, #12]
  }

  if (InterruptRequest == I2C_XFER_RELOAD_IT)
 8006d60:	887b      	ldrh	r3, [r7, #2]
 8006d62:	2b40      	cmp	r3, #64	; 0x40
 8006d64:	d103      	bne.n	8006d6e <I2C_Disable_IRQ+0x9e>
  {
    /* Enable TC interrupts */
    tmpisr |= I2C_IT_TCI;
 8006d66:	68fb      	ldr	r3, [r7, #12]
 8006d68:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8006d6c:	60fb      	str	r3, [r7, #12]
  }

  /* Disable interrupts only at the end */
  /* to avoid a breaking situation like at "t" time */
  /* all disable interrupts request are not done */
  __HAL_I2C_DISABLE_IT(hi2c, tmpisr);
 8006d6e:	687b      	ldr	r3, [r7, #4]
 8006d70:	681b      	ldr	r3, [r3, #0]
 8006d72:	6819      	ldr	r1, [r3, #0]
 8006d74:	68fb      	ldr	r3, [r7, #12]
 8006d76:	43da      	mvns	r2, r3
 8006d78:	687b      	ldr	r3, [r7, #4]
 8006d7a:	681b      	ldr	r3, [r3, #0]
 8006d7c:	400a      	ands	r2, r1
 8006d7e:	601a      	str	r2, [r3, #0]
}
 8006d80:	bf00      	nop
 8006d82:	3714      	adds	r7, #20
 8006d84:	46bd      	mov	sp, r7
 8006d86:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006d8a:	4770      	bx	lr

08006d8c <HAL_I2CEx_ConfigAnalogFilter>:
  *                the configuration information for the specified I2Cx peripheral.
  * @param  AnalogFilter New state of the Analog filter.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2CEx_ConfigAnalogFilter(I2C_HandleTypeDef *hi2c, uint32_t AnalogFilter)
{
 8006d8c:	b480      	push	{r7}
 8006d8e:	b083      	sub	sp, #12
 8006d90:	af00      	add	r7, sp, #0
 8006d92:	6078      	str	r0, [r7, #4]
 8006d94:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_I2C_ANALOG_FILTER(AnalogFilter));

  if (hi2c->State == HAL_I2C_STATE_READY)
 8006d96:	687b      	ldr	r3, [r7, #4]
 8006d98:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8006d9c:	b2db      	uxtb	r3, r3
 8006d9e:	2b20      	cmp	r3, #32
 8006da0:	d138      	bne.n	8006e14 <HAL_I2CEx_ConfigAnalogFilter+0x88>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 8006da2:	687b      	ldr	r3, [r7, #4]
 8006da4:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 8006da8:	2b01      	cmp	r3, #1
 8006daa:	d101      	bne.n	8006db0 <HAL_I2CEx_ConfigAnalogFilter+0x24>
 8006dac:	2302      	movs	r3, #2
 8006dae:	e032      	b.n	8006e16 <HAL_I2CEx_ConfigAnalogFilter+0x8a>
 8006db0:	687b      	ldr	r3, [r7, #4]
 8006db2:	2201      	movs	r2, #1
 8006db4:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    hi2c->State = HAL_I2C_STATE_BUSY;
 8006db8:	687b      	ldr	r3, [r7, #4]
 8006dba:	2224      	movs	r2, #36	; 0x24
 8006dbc:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

    /* Disable the selected I2C peripheral */
    __HAL_I2C_DISABLE(hi2c);
 8006dc0:	687b      	ldr	r3, [r7, #4]
 8006dc2:	681b      	ldr	r3, [r3, #0]
 8006dc4:	681a      	ldr	r2, [r3, #0]
 8006dc6:	687b      	ldr	r3, [r7, #4]
 8006dc8:	681b      	ldr	r3, [r3, #0]
 8006dca:	f022 0201 	bic.w	r2, r2, #1
 8006dce:	601a      	str	r2, [r3, #0]

    /* Reset I2Cx ANOFF bit */
    hi2c->Instance->CR1 &= ~(I2C_CR1_ANFOFF);
 8006dd0:	687b      	ldr	r3, [r7, #4]
 8006dd2:	681b      	ldr	r3, [r3, #0]
 8006dd4:	681a      	ldr	r2, [r3, #0]
 8006dd6:	687b      	ldr	r3, [r7, #4]
 8006dd8:	681b      	ldr	r3, [r3, #0]
 8006dda:	f422 5280 	bic.w	r2, r2, #4096	; 0x1000
 8006dde:	601a      	str	r2, [r3, #0]

    /* Set analog filter bit*/
    hi2c->Instance->CR1 |= AnalogFilter;
 8006de0:	687b      	ldr	r3, [r7, #4]
 8006de2:	681b      	ldr	r3, [r3, #0]
 8006de4:	6819      	ldr	r1, [r3, #0]
 8006de6:	687b      	ldr	r3, [r7, #4]
 8006de8:	681b      	ldr	r3, [r3, #0]
 8006dea:	683a      	ldr	r2, [r7, #0]
 8006dec:	430a      	orrs	r2, r1
 8006dee:	601a      	str	r2, [r3, #0]

    __HAL_I2C_ENABLE(hi2c);
 8006df0:	687b      	ldr	r3, [r7, #4]
 8006df2:	681b      	ldr	r3, [r3, #0]
 8006df4:	681a      	ldr	r2, [r3, #0]
 8006df6:	687b      	ldr	r3, [r7, #4]
 8006df8:	681b      	ldr	r3, [r3, #0]
 8006dfa:	f042 0201 	orr.w	r2, r2, #1
 8006dfe:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 8006e00:	687b      	ldr	r3, [r7, #4]
 8006e02:	2220      	movs	r2, #32
 8006e04:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8006e08:	687b      	ldr	r3, [r7, #4]
 8006e0a:	2200      	movs	r2, #0
 8006e0c:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    return HAL_OK;
 8006e10:	2300      	movs	r3, #0
 8006e12:	e000      	b.n	8006e16 <HAL_I2CEx_ConfigAnalogFilter+0x8a>
  }
  else
  {
    return HAL_BUSY;
 8006e14:	2302      	movs	r3, #2
  }
}
 8006e16:	4618      	mov	r0, r3
 8006e18:	370c      	adds	r7, #12
 8006e1a:	46bd      	mov	sp, r7
 8006e1c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006e20:	4770      	bx	lr

08006e22 <HAL_I2CEx_ConfigDigitalFilter>:
  *                the configuration information for the specified I2Cx peripheral.
  * @param  DigitalFilter Coefficient of digital noise filter between Min_Data=0x00 and Max_Data=0x0F.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2CEx_ConfigDigitalFilter(I2C_HandleTypeDef *hi2c, uint32_t DigitalFilter)
{
 8006e22:	b480      	push	{r7}
 8006e24:	b085      	sub	sp, #20
 8006e26:	af00      	add	r7, sp, #0
 8006e28:	6078      	str	r0, [r7, #4]
 8006e2a:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_I2C_DIGITAL_FILTER(DigitalFilter));

  if (hi2c->State == HAL_I2C_STATE_READY)
 8006e2c:	687b      	ldr	r3, [r7, #4]
 8006e2e:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8006e32:	b2db      	uxtb	r3, r3
 8006e34:	2b20      	cmp	r3, #32
 8006e36:	d139      	bne.n	8006eac <HAL_I2CEx_ConfigDigitalFilter+0x8a>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 8006e38:	687b      	ldr	r3, [r7, #4]
 8006e3a:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 8006e3e:	2b01      	cmp	r3, #1
 8006e40:	d101      	bne.n	8006e46 <HAL_I2CEx_ConfigDigitalFilter+0x24>
 8006e42:	2302      	movs	r3, #2
 8006e44:	e033      	b.n	8006eae <HAL_I2CEx_ConfigDigitalFilter+0x8c>
 8006e46:	687b      	ldr	r3, [r7, #4]
 8006e48:	2201      	movs	r2, #1
 8006e4a:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    hi2c->State = HAL_I2C_STATE_BUSY;
 8006e4e:	687b      	ldr	r3, [r7, #4]
 8006e50:	2224      	movs	r2, #36	; 0x24
 8006e52:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

    /* Disable the selected I2C peripheral */
    __HAL_I2C_DISABLE(hi2c);
 8006e56:	687b      	ldr	r3, [r7, #4]
 8006e58:	681b      	ldr	r3, [r3, #0]
 8006e5a:	681a      	ldr	r2, [r3, #0]
 8006e5c:	687b      	ldr	r3, [r7, #4]
 8006e5e:	681b      	ldr	r3, [r3, #0]
 8006e60:	f022 0201 	bic.w	r2, r2, #1
 8006e64:	601a      	str	r2, [r3, #0]

    /* Get the old register value */
    tmpreg = hi2c->Instance->CR1;
 8006e66:	687b      	ldr	r3, [r7, #4]
 8006e68:	681b      	ldr	r3, [r3, #0]
 8006e6a:	681b      	ldr	r3, [r3, #0]
 8006e6c:	60fb      	str	r3, [r7, #12]

    /* Reset I2Cx DNF bits [11:8] */
    tmpreg &= ~(I2C_CR1_DNF);
 8006e6e:	68fb      	ldr	r3, [r7, #12]
 8006e70:	f423 6370 	bic.w	r3, r3, #3840	; 0xf00
 8006e74:	60fb      	str	r3, [r7, #12]

    /* Set I2Cx DNF coefficient */
    tmpreg |= DigitalFilter << 8U;
 8006e76:	683b      	ldr	r3, [r7, #0]
 8006e78:	021b      	lsls	r3, r3, #8
 8006e7a:	68fa      	ldr	r2, [r7, #12]
 8006e7c:	4313      	orrs	r3, r2
 8006e7e:	60fb      	str	r3, [r7, #12]

    /* Store the new register value */
    hi2c->Instance->CR1 = tmpreg;
 8006e80:	687b      	ldr	r3, [r7, #4]
 8006e82:	681b      	ldr	r3, [r3, #0]
 8006e84:	68fa      	ldr	r2, [r7, #12]
 8006e86:	601a      	str	r2, [r3, #0]

    __HAL_I2C_ENABLE(hi2c);
 8006e88:	687b      	ldr	r3, [r7, #4]
 8006e8a:	681b      	ldr	r3, [r3, #0]
 8006e8c:	681a      	ldr	r2, [r3, #0]
 8006e8e:	687b      	ldr	r3, [r7, #4]
 8006e90:	681b      	ldr	r3, [r3, #0]
 8006e92:	f042 0201 	orr.w	r2, r2, #1
 8006e96:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 8006e98:	687b      	ldr	r3, [r7, #4]
 8006e9a:	2220      	movs	r2, #32
 8006e9c:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8006ea0:	687b      	ldr	r3, [r7, #4]
 8006ea2:	2200      	movs	r2, #0
 8006ea4:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    return HAL_OK;
 8006ea8:	2300      	movs	r3, #0
 8006eaa:	e000      	b.n	8006eae <HAL_I2CEx_ConfigDigitalFilter+0x8c>
  }
  else
  {
    return HAL_BUSY;
 8006eac:	2302      	movs	r3, #2
  }
}
 8006eae:	4618      	mov	r0, r3
 8006eb0:	3714      	adds	r7, #20
 8006eb2:	46bd      	mov	sp, r7
 8006eb4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006eb8:	4770      	bx	lr
	...

08006ebc <HAL_PWREx_GetVoltageRange>:
  * @brief Return Voltage Scaling Range.
  * @retval VOS bit field (PWR_REGULATOR_VOLTAGE_SCALE1 or PWR_REGULATOR_VOLTAGE_SCALE2
  *         or PWR_REGULATOR_VOLTAGE_SCALE1_BOOST when applicable)
  */
uint32_t HAL_PWREx_GetVoltageRange(void)
{
 8006ebc:	b480      	push	{r7}
 8006ebe:	af00      	add	r7, sp, #0
    else
    {
      return PWR_REGULATOR_VOLTAGE_SCALE1_BOOST;
    }
#else
  return  (PWR->CR1 & PWR_CR1_VOS);
 8006ec0:	4b04      	ldr	r3, [pc, #16]	; (8006ed4 <HAL_PWREx_GetVoltageRange+0x18>)
 8006ec2:	681b      	ldr	r3, [r3, #0]
 8006ec4:	f403 63c0 	and.w	r3, r3, #1536	; 0x600
#endif
}
 8006ec8:	4618      	mov	r0, r3
 8006eca:	46bd      	mov	sp, r7
 8006ecc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006ed0:	4770      	bx	lr
 8006ed2:	bf00      	nop
 8006ed4:	40007000 	.word	0x40007000

08006ed8 <HAL_PWREx_ControlVoltageScaling>:
  *        cleared before returning the status. If the flag is not cleared within
  *        50 microseconds, HAL_TIMEOUT status is reported.
  * @retval HAL Status
  */
HAL_StatusTypeDef HAL_PWREx_ControlVoltageScaling(uint32_t VoltageScaling)
{
 8006ed8:	b480      	push	{r7}
 8006eda:	b085      	sub	sp, #20
 8006edc:	af00      	add	r7, sp, #0
 8006ede:	6078      	str	r0, [r7, #4]
  }

#else

  /* If Set Range 1 */
  if (VoltageScaling == PWR_REGULATOR_VOLTAGE_SCALE1)
 8006ee0:	687b      	ldr	r3, [r7, #4]
 8006ee2:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8006ee6:	d130      	bne.n	8006f4a <HAL_PWREx_ControlVoltageScaling+0x72>
  {
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) != PWR_REGULATOR_VOLTAGE_SCALE1)
 8006ee8:	4b23      	ldr	r3, [pc, #140]	; (8006f78 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 8006eea:	681b      	ldr	r3, [r3, #0]
 8006eec:	f403 63c0 	and.w	r3, r3, #1536	; 0x600
 8006ef0:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8006ef4:	d038      	beq.n	8006f68 <HAL_PWREx_ControlVoltageScaling+0x90>
    {
      /* Set Range 1 */
      MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE1);
 8006ef6:	4b20      	ldr	r3, [pc, #128]	; (8006f78 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 8006ef8:	681b      	ldr	r3, [r3, #0]
 8006efa:	f423 63c0 	bic.w	r3, r3, #1536	; 0x600
 8006efe:	4a1e      	ldr	r2, [pc, #120]	; (8006f78 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 8006f00:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 8006f04:	6013      	str	r3, [r2, #0]

      /* Wait until VOSF is cleared */
      wait_loop_index = ((PWR_FLAG_SETTING_DELAY_US * SystemCoreClock) / 1000000U) + 1U;
 8006f06:	4b1d      	ldr	r3, [pc, #116]	; (8006f7c <HAL_PWREx_ControlVoltageScaling+0xa4>)
 8006f08:	681b      	ldr	r3, [r3, #0]
 8006f0a:	2232      	movs	r2, #50	; 0x32
 8006f0c:	fb02 f303 	mul.w	r3, r2, r3
 8006f10:	4a1b      	ldr	r2, [pc, #108]	; (8006f80 <HAL_PWREx_ControlVoltageScaling+0xa8>)
 8006f12:	fba2 2303 	umull	r2, r3, r2, r3
 8006f16:	0c9b      	lsrs	r3, r3, #18
 8006f18:	3301      	adds	r3, #1
 8006f1a:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 8006f1c:	e002      	b.n	8006f24 <HAL_PWREx_ControlVoltageScaling+0x4c>
      {
        wait_loop_index--;
 8006f1e:	68fb      	ldr	r3, [r7, #12]
 8006f20:	3b01      	subs	r3, #1
 8006f22:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 8006f24:	4b14      	ldr	r3, [pc, #80]	; (8006f78 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 8006f26:	695b      	ldr	r3, [r3, #20]
 8006f28:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8006f2c:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8006f30:	d102      	bne.n	8006f38 <HAL_PWREx_ControlVoltageScaling+0x60>
 8006f32:	68fb      	ldr	r3, [r7, #12]
 8006f34:	2b00      	cmp	r3, #0
 8006f36:	d1f2      	bne.n	8006f1e <HAL_PWREx_ControlVoltageScaling+0x46>
      }
      if (HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF))
 8006f38:	4b0f      	ldr	r3, [pc, #60]	; (8006f78 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 8006f3a:	695b      	ldr	r3, [r3, #20]
 8006f3c:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8006f40:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8006f44:	d110      	bne.n	8006f68 <HAL_PWREx_ControlVoltageScaling+0x90>
      {
        return HAL_TIMEOUT;
 8006f46:	2303      	movs	r3, #3
 8006f48:	e00f      	b.n	8006f6a <HAL_PWREx_ControlVoltageScaling+0x92>
      }
    }
  }
  else
  {
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) != PWR_REGULATOR_VOLTAGE_SCALE2)
 8006f4a:	4b0b      	ldr	r3, [pc, #44]	; (8006f78 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 8006f4c:	681b      	ldr	r3, [r3, #0]
 8006f4e:	f403 63c0 	and.w	r3, r3, #1536	; 0x600
 8006f52:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8006f56:	d007      	beq.n	8006f68 <HAL_PWREx_ControlVoltageScaling+0x90>
    {
      /* Set Range 2 */
      MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE2);
 8006f58:	4b07      	ldr	r3, [pc, #28]	; (8006f78 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 8006f5a:	681b      	ldr	r3, [r3, #0]
 8006f5c:	f423 63c0 	bic.w	r3, r3, #1536	; 0x600
 8006f60:	4a05      	ldr	r2, [pc, #20]	; (8006f78 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 8006f62:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 8006f66:	6013      	str	r3, [r2, #0]
      /* No need to wait for VOSF to be cleared for this transition */
    }
  }
#endif

  return HAL_OK;
 8006f68:	2300      	movs	r3, #0
}
 8006f6a:	4618      	mov	r0, r3
 8006f6c:	3714      	adds	r7, #20
 8006f6e:	46bd      	mov	sp, r7
 8006f70:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006f74:	4770      	bx	lr
 8006f76:	bf00      	nop
 8006f78:	40007000 	.word	0x40007000
 8006f7c:	20000024 	.word	0x20000024
 8006f80:	431bde83 	.word	0x431bde83

08006f84 <HAL_RCC_OscConfig>:
  *         supported by this macro. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8006f84:	b580      	push	{r7, lr}
 8006f86:	b088      	sub	sp, #32
 8006f88:	af00      	add	r7, sp, #0
 8006f8a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  HAL_StatusTypeDef status;
  uint32_t sysclk_source, pll_config;

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 8006f8c:	687b      	ldr	r3, [r7, #4]
 8006f8e:	2b00      	cmp	r3, #0
 8006f90:	d102      	bne.n	8006f98 <HAL_RCC_OscConfig+0x14>
  {
    return HAL_ERROR;
 8006f92:	2301      	movs	r3, #1
 8006f94:	f000 bc11 	b.w	80077ba <HAL_RCC_OscConfig+0x836>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  sysclk_source = __HAL_RCC_GET_SYSCLK_SOURCE();
 8006f98:	4ba0      	ldr	r3, [pc, #640]	; (800721c <HAL_RCC_OscConfig+0x298>)
 8006f9a:	689b      	ldr	r3, [r3, #8]
 8006f9c:	f003 030c 	and.w	r3, r3, #12
 8006fa0:	61bb      	str	r3, [r7, #24]
  pll_config = __HAL_RCC_GET_PLL_OSCSOURCE();
 8006fa2:	4b9e      	ldr	r3, [pc, #632]	; (800721c <HAL_RCC_OscConfig+0x298>)
 8006fa4:	68db      	ldr	r3, [r3, #12]
 8006fa6:	f003 0303 	and.w	r3, r3, #3
 8006faa:	617b      	str	r3, [r7, #20]

  /*----------------------------- MSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_MSI) == RCC_OSCILLATORTYPE_MSI)
 8006fac:	687b      	ldr	r3, [r7, #4]
 8006fae:	681b      	ldr	r3, [r3, #0]
 8006fb0:	f003 0310 	and.w	r3, r3, #16
 8006fb4:	2b00      	cmp	r3, #0
 8006fb6:	f000 80e4 	beq.w	8007182 <HAL_RCC_OscConfig+0x1fe>
    assert_param(IS_RCC_MSI(RCC_OscInitStruct->MSIState));
    assert_param(IS_RCC_MSICALIBRATION_VALUE(RCC_OscInitStruct->MSICalibrationValue));
    assert_param(IS_RCC_MSI_CLOCK_RANGE(RCC_OscInitStruct->MSIClockRange));

    /* Check if MSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((sysclk_source == RCC_CFGR_SWS_MSI) ||
 8006fba:	69bb      	ldr	r3, [r7, #24]
 8006fbc:	2b00      	cmp	r3, #0
 8006fbe:	d007      	beq.n	8006fd0 <HAL_RCC_OscConfig+0x4c>
 8006fc0:	69bb      	ldr	r3, [r7, #24]
 8006fc2:	2b0c      	cmp	r3, #12
 8006fc4:	f040 808b 	bne.w	80070de <HAL_RCC_OscConfig+0x15a>
       ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_config == RCC_PLLSOURCE_MSI)))
 8006fc8:	697b      	ldr	r3, [r7, #20]
 8006fca:	2b01      	cmp	r3, #1
 8006fcc:	f040 8087 	bne.w	80070de <HAL_RCC_OscConfig+0x15a>
    {
      if((READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U) && (RCC_OscInitStruct->MSIState == RCC_MSI_OFF))
 8006fd0:	4b92      	ldr	r3, [pc, #584]	; (800721c <HAL_RCC_OscConfig+0x298>)
 8006fd2:	681b      	ldr	r3, [r3, #0]
 8006fd4:	f003 0302 	and.w	r3, r3, #2
 8006fd8:	2b00      	cmp	r3, #0
 8006fda:	d005      	beq.n	8006fe8 <HAL_RCC_OscConfig+0x64>
 8006fdc:	687b      	ldr	r3, [r7, #4]
 8006fde:	699b      	ldr	r3, [r3, #24]
 8006fe0:	2b00      	cmp	r3, #0
 8006fe2:	d101      	bne.n	8006fe8 <HAL_RCC_OscConfig+0x64>
      {
        return HAL_ERROR;
 8006fe4:	2301      	movs	r3, #1
 8006fe6:	e3e8      	b.n	80077ba <HAL_RCC_OscConfig+0x836>
      else
      {
        /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
           must be correctly programmed according to the frequency of the CPU clock
           (HCLK) and the supply voltage of the device. */
        if(RCC_OscInitStruct->MSIClockRange > __HAL_RCC_GET_MSI_RANGE())
 8006fe8:	687b      	ldr	r3, [r7, #4]
 8006fea:	6a1a      	ldr	r2, [r3, #32]
 8006fec:	4b8b      	ldr	r3, [pc, #556]	; (800721c <HAL_RCC_OscConfig+0x298>)
 8006fee:	681b      	ldr	r3, [r3, #0]
 8006ff0:	f003 0308 	and.w	r3, r3, #8
 8006ff4:	2b00      	cmp	r3, #0
 8006ff6:	d004      	beq.n	8007002 <HAL_RCC_OscConfig+0x7e>
 8006ff8:	4b88      	ldr	r3, [pc, #544]	; (800721c <HAL_RCC_OscConfig+0x298>)
 8006ffa:	681b      	ldr	r3, [r3, #0]
 8006ffc:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 8007000:	e005      	b.n	800700e <HAL_RCC_OscConfig+0x8a>
 8007002:	4b86      	ldr	r3, [pc, #536]	; (800721c <HAL_RCC_OscConfig+0x298>)
 8007004:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8007008:	091b      	lsrs	r3, r3, #4
 800700a:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 800700e:	4293      	cmp	r3, r2
 8007010:	d223      	bcs.n	800705a <HAL_RCC_OscConfig+0xd6>
        {
          /* First increase number of wait states update if necessary */
          if(RCC_SetFlashLatencyFromMSIRange(RCC_OscInitStruct->MSIClockRange) != HAL_OK)
 8007012:	687b      	ldr	r3, [r7, #4]
 8007014:	6a1b      	ldr	r3, [r3, #32]
 8007016:	4618      	mov	r0, r3
 8007018:	f000 fd7a 	bl	8007b10 <RCC_SetFlashLatencyFromMSIRange>
 800701c:	4603      	mov	r3, r0
 800701e:	2b00      	cmp	r3, #0
 8007020:	d001      	beq.n	8007026 <HAL_RCC_OscConfig+0xa2>
          {
            return HAL_ERROR;
 8007022:	2301      	movs	r3, #1
 8007024:	e3c9      	b.n	80077ba <HAL_RCC_OscConfig+0x836>
          }

          /* Selects the Multiple Speed oscillator (MSI) clock range .*/
          __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 8007026:	4b7d      	ldr	r3, [pc, #500]	; (800721c <HAL_RCC_OscConfig+0x298>)
 8007028:	681b      	ldr	r3, [r3, #0]
 800702a:	4a7c      	ldr	r2, [pc, #496]	; (800721c <HAL_RCC_OscConfig+0x298>)
 800702c:	f043 0308 	orr.w	r3, r3, #8
 8007030:	6013      	str	r3, [r2, #0]
 8007032:	4b7a      	ldr	r3, [pc, #488]	; (800721c <HAL_RCC_OscConfig+0x298>)
 8007034:	681b      	ldr	r3, [r3, #0]
 8007036:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 800703a:	687b      	ldr	r3, [r7, #4]
 800703c:	6a1b      	ldr	r3, [r3, #32]
 800703e:	4977      	ldr	r1, [pc, #476]	; (800721c <HAL_RCC_OscConfig+0x298>)
 8007040:	4313      	orrs	r3, r2
 8007042:	600b      	str	r3, [r1, #0]
          /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
          __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 8007044:	4b75      	ldr	r3, [pc, #468]	; (800721c <HAL_RCC_OscConfig+0x298>)
 8007046:	685b      	ldr	r3, [r3, #4]
 8007048:	f423 427f 	bic.w	r2, r3, #65280	; 0xff00
 800704c:	687b      	ldr	r3, [r7, #4]
 800704e:	69db      	ldr	r3, [r3, #28]
 8007050:	021b      	lsls	r3, r3, #8
 8007052:	4972      	ldr	r1, [pc, #456]	; (800721c <HAL_RCC_OscConfig+0x298>)
 8007054:	4313      	orrs	r3, r2
 8007056:	604b      	str	r3, [r1, #4]
 8007058:	e025      	b.n	80070a6 <HAL_RCC_OscConfig+0x122>
        }
        else
        {
          /* Else, keep current flash latency while decreasing applies */
          /* Selects the Multiple Speed oscillator (MSI) clock range .*/
          __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 800705a:	4b70      	ldr	r3, [pc, #448]	; (800721c <HAL_RCC_OscConfig+0x298>)
 800705c:	681b      	ldr	r3, [r3, #0]
 800705e:	4a6f      	ldr	r2, [pc, #444]	; (800721c <HAL_RCC_OscConfig+0x298>)
 8007060:	f043 0308 	orr.w	r3, r3, #8
 8007064:	6013      	str	r3, [r2, #0]
 8007066:	4b6d      	ldr	r3, [pc, #436]	; (800721c <HAL_RCC_OscConfig+0x298>)
 8007068:	681b      	ldr	r3, [r3, #0]
 800706a:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 800706e:	687b      	ldr	r3, [r7, #4]
 8007070:	6a1b      	ldr	r3, [r3, #32]
 8007072:	496a      	ldr	r1, [pc, #424]	; (800721c <HAL_RCC_OscConfig+0x298>)
 8007074:	4313      	orrs	r3, r2
 8007076:	600b      	str	r3, [r1, #0]
          /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
          __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 8007078:	4b68      	ldr	r3, [pc, #416]	; (800721c <HAL_RCC_OscConfig+0x298>)
 800707a:	685b      	ldr	r3, [r3, #4]
 800707c:	f423 427f 	bic.w	r2, r3, #65280	; 0xff00
 8007080:	687b      	ldr	r3, [r7, #4]
 8007082:	69db      	ldr	r3, [r3, #28]
 8007084:	021b      	lsls	r3, r3, #8
 8007086:	4965      	ldr	r1, [pc, #404]	; (800721c <HAL_RCC_OscConfig+0x298>)
 8007088:	4313      	orrs	r3, r2
 800708a:	604b      	str	r3, [r1, #4]

          /* Decrease number of wait states update if necessary */
          /* Only possible when MSI is the System clock source  */
          if(sysclk_source == RCC_CFGR_SWS_MSI)
 800708c:	69bb      	ldr	r3, [r7, #24]
 800708e:	2b00      	cmp	r3, #0
 8007090:	d109      	bne.n	80070a6 <HAL_RCC_OscConfig+0x122>
          {
            if(RCC_SetFlashLatencyFromMSIRange(RCC_OscInitStruct->MSIClockRange) != HAL_OK)
 8007092:	687b      	ldr	r3, [r7, #4]
 8007094:	6a1b      	ldr	r3, [r3, #32]
 8007096:	4618      	mov	r0, r3
 8007098:	f000 fd3a 	bl	8007b10 <RCC_SetFlashLatencyFromMSIRange>
 800709c:	4603      	mov	r3, r0
 800709e:	2b00      	cmp	r3, #0
 80070a0:	d001      	beq.n	80070a6 <HAL_RCC_OscConfig+0x122>
            {
              return HAL_ERROR;
 80070a2:	2301      	movs	r3, #1
 80070a4:	e389      	b.n	80077ba <HAL_RCC_OscConfig+0x836>
            }
          }
        }

        /* Update the SystemCoreClock global variable */
        SystemCoreClock = HAL_RCC_GetSysClockFreq() >> (AHBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos] & 0x1FU);
 80070a6:	f000 fc6f 	bl	8007988 <HAL_RCC_GetSysClockFreq>
 80070aa:	4602      	mov	r2, r0
 80070ac:	4b5b      	ldr	r3, [pc, #364]	; (800721c <HAL_RCC_OscConfig+0x298>)
 80070ae:	689b      	ldr	r3, [r3, #8]
 80070b0:	091b      	lsrs	r3, r3, #4
 80070b2:	f003 030f 	and.w	r3, r3, #15
 80070b6:	495a      	ldr	r1, [pc, #360]	; (8007220 <HAL_RCC_OscConfig+0x29c>)
 80070b8:	5ccb      	ldrb	r3, [r1, r3]
 80070ba:	f003 031f 	and.w	r3, r3, #31
 80070be:	fa22 f303 	lsr.w	r3, r2, r3
 80070c2:	4a58      	ldr	r2, [pc, #352]	; (8007224 <HAL_RCC_OscConfig+0x2a0>)
 80070c4:	6013      	str	r3, [r2, #0]

        /* Configure the source of time base considering new system clocks settings*/
        status = HAL_InitTick(uwTickPrio);
 80070c6:	4b58      	ldr	r3, [pc, #352]	; (8007228 <HAL_RCC_OscConfig+0x2a4>)
 80070c8:	681b      	ldr	r3, [r3, #0]
 80070ca:	4618      	mov	r0, r3
 80070cc:	f7fc f9c4 	bl	8003458 <HAL_InitTick>
 80070d0:	4603      	mov	r3, r0
 80070d2:	73fb      	strb	r3, [r7, #15]
        if(status != HAL_OK)
 80070d4:	7bfb      	ldrb	r3, [r7, #15]
 80070d6:	2b00      	cmp	r3, #0
 80070d8:	d052      	beq.n	8007180 <HAL_RCC_OscConfig+0x1fc>
        {
          return status;
 80070da:	7bfb      	ldrb	r3, [r7, #15]
 80070dc:	e36d      	b.n	80077ba <HAL_RCC_OscConfig+0x836>
      }
    }
    else
    {
      /* Check the MSI State */
      if(RCC_OscInitStruct->MSIState != RCC_MSI_OFF)
 80070de:	687b      	ldr	r3, [r7, #4]
 80070e0:	699b      	ldr	r3, [r3, #24]
 80070e2:	2b00      	cmp	r3, #0
 80070e4:	d032      	beq.n	800714c <HAL_RCC_OscConfig+0x1c8>
      {
        /* Enable the Internal High Speed oscillator (MSI). */
        __HAL_RCC_MSI_ENABLE();
 80070e6:	4b4d      	ldr	r3, [pc, #308]	; (800721c <HAL_RCC_OscConfig+0x298>)
 80070e8:	681b      	ldr	r3, [r3, #0]
 80070ea:	4a4c      	ldr	r2, [pc, #304]	; (800721c <HAL_RCC_OscConfig+0x298>)
 80070ec:	f043 0301 	orr.w	r3, r3, #1
 80070f0:	6013      	str	r3, [r2, #0]

        /* Get timeout */
        tickstart = HAL_GetTick();
 80070f2:	f7fc fa01 	bl	80034f8 <HAL_GetTick>
 80070f6:	6138      	str	r0, [r7, #16]

        /* Wait till MSI is ready */
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) == 0U)
 80070f8:	e008      	b.n	800710c <HAL_RCC_OscConfig+0x188>
        {
          if((HAL_GetTick() - tickstart) > MSI_TIMEOUT_VALUE)
 80070fa:	f7fc f9fd 	bl	80034f8 <HAL_GetTick>
 80070fe:	4602      	mov	r2, r0
 8007100:	693b      	ldr	r3, [r7, #16]
 8007102:	1ad3      	subs	r3, r2, r3
 8007104:	2b02      	cmp	r3, #2
 8007106:	d901      	bls.n	800710c <HAL_RCC_OscConfig+0x188>
          {
            return HAL_TIMEOUT;
 8007108:	2303      	movs	r3, #3
 800710a:	e356      	b.n	80077ba <HAL_RCC_OscConfig+0x836>
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) == 0U)
 800710c:	4b43      	ldr	r3, [pc, #268]	; (800721c <HAL_RCC_OscConfig+0x298>)
 800710e:	681b      	ldr	r3, [r3, #0]
 8007110:	f003 0302 	and.w	r3, r3, #2
 8007114:	2b00      	cmp	r3, #0
 8007116:	d0f0      	beq.n	80070fa <HAL_RCC_OscConfig+0x176>
          }
        }
         /* Selects the Multiple Speed oscillator (MSI) clock range .*/
        __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 8007118:	4b40      	ldr	r3, [pc, #256]	; (800721c <HAL_RCC_OscConfig+0x298>)
 800711a:	681b      	ldr	r3, [r3, #0]
 800711c:	4a3f      	ldr	r2, [pc, #252]	; (800721c <HAL_RCC_OscConfig+0x298>)
 800711e:	f043 0308 	orr.w	r3, r3, #8
 8007122:	6013      	str	r3, [r2, #0]
 8007124:	4b3d      	ldr	r3, [pc, #244]	; (800721c <HAL_RCC_OscConfig+0x298>)
 8007126:	681b      	ldr	r3, [r3, #0]
 8007128:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 800712c:	687b      	ldr	r3, [r7, #4]
 800712e:	6a1b      	ldr	r3, [r3, #32]
 8007130:	493a      	ldr	r1, [pc, #232]	; (800721c <HAL_RCC_OscConfig+0x298>)
 8007132:	4313      	orrs	r3, r2
 8007134:	600b      	str	r3, [r1, #0]
         /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
        __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 8007136:	4b39      	ldr	r3, [pc, #228]	; (800721c <HAL_RCC_OscConfig+0x298>)
 8007138:	685b      	ldr	r3, [r3, #4]
 800713a:	f423 427f 	bic.w	r2, r3, #65280	; 0xff00
 800713e:	687b      	ldr	r3, [r7, #4]
 8007140:	69db      	ldr	r3, [r3, #28]
 8007142:	021b      	lsls	r3, r3, #8
 8007144:	4935      	ldr	r1, [pc, #212]	; (800721c <HAL_RCC_OscConfig+0x298>)
 8007146:	4313      	orrs	r3, r2
 8007148:	604b      	str	r3, [r1, #4]
 800714a:	e01a      	b.n	8007182 <HAL_RCC_OscConfig+0x1fe>

      }
      else
      {
        /* Disable the Internal High Speed oscillator (MSI). */
        __HAL_RCC_MSI_DISABLE();
 800714c:	4b33      	ldr	r3, [pc, #204]	; (800721c <HAL_RCC_OscConfig+0x298>)
 800714e:	681b      	ldr	r3, [r3, #0]
 8007150:	4a32      	ldr	r2, [pc, #200]	; (800721c <HAL_RCC_OscConfig+0x298>)
 8007152:	f023 0301 	bic.w	r3, r3, #1
 8007156:	6013      	str	r3, [r2, #0]

        /* Get timeout */
        tickstart = HAL_GetTick();
 8007158:	f7fc f9ce 	bl	80034f8 <HAL_GetTick>
 800715c:	6138      	str	r0, [r7, #16]

        /* Wait till MSI is ready */
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U)
 800715e:	e008      	b.n	8007172 <HAL_RCC_OscConfig+0x1ee>
        {
          if((HAL_GetTick() - tickstart) > MSI_TIMEOUT_VALUE)
 8007160:	f7fc f9ca 	bl	80034f8 <HAL_GetTick>
 8007164:	4602      	mov	r2, r0
 8007166:	693b      	ldr	r3, [r7, #16]
 8007168:	1ad3      	subs	r3, r2, r3
 800716a:	2b02      	cmp	r3, #2
 800716c:	d901      	bls.n	8007172 <HAL_RCC_OscConfig+0x1ee>
          {
            return HAL_TIMEOUT;
 800716e:	2303      	movs	r3, #3
 8007170:	e323      	b.n	80077ba <HAL_RCC_OscConfig+0x836>
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U)
 8007172:	4b2a      	ldr	r3, [pc, #168]	; (800721c <HAL_RCC_OscConfig+0x298>)
 8007174:	681b      	ldr	r3, [r3, #0]
 8007176:	f003 0302 	and.w	r3, r3, #2
 800717a:	2b00      	cmp	r3, #0
 800717c:	d1f0      	bne.n	8007160 <HAL_RCC_OscConfig+0x1dc>
 800717e:	e000      	b.n	8007182 <HAL_RCC_OscConfig+0x1fe>
      if((READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U) && (RCC_OscInitStruct->MSIState == RCC_MSI_OFF))
 8007180:	bf00      	nop
        }
      }
    }
  }
  /*------------------------------- HSE Configuration ------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8007182:	687b      	ldr	r3, [r7, #4]
 8007184:	681b      	ldr	r3, [r3, #0]
 8007186:	f003 0301 	and.w	r3, r3, #1
 800718a:	2b00      	cmp	r3, #0
 800718c:	d073      	beq.n	8007276 <HAL_RCC_OscConfig+0x2f2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if((sysclk_source == RCC_CFGR_SWS_HSE) ||
 800718e:	69bb      	ldr	r3, [r7, #24]
 8007190:	2b08      	cmp	r3, #8
 8007192:	d005      	beq.n	80071a0 <HAL_RCC_OscConfig+0x21c>
 8007194:	69bb      	ldr	r3, [r7, #24]
 8007196:	2b0c      	cmp	r3, #12
 8007198:	d10e      	bne.n	80071b8 <HAL_RCC_OscConfig+0x234>
       ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_config == RCC_PLLSOURCE_HSE)))
 800719a:	697b      	ldr	r3, [r7, #20]
 800719c:	2b03      	cmp	r3, #3
 800719e:	d10b      	bne.n	80071b8 <HAL_RCC_OscConfig+0x234>
    {
      if((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80071a0:	4b1e      	ldr	r3, [pc, #120]	; (800721c <HAL_RCC_OscConfig+0x298>)
 80071a2:	681b      	ldr	r3, [r3, #0]
 80071a4:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80071a8:	2b00      	cmp	r3, #0
 80071aa:	d063      	beq.n	8007274 <HAL_RCC_OscConfig+0x2f0>
 80071ac:	687b      	ldr	r3, [r7, #4]
 80071ae:	685b      	ldr	r3, [r3, #4]
 80071b0:	2b00      	cmp	r3, #0
 80071b2:	d15f      	bne.n	8007274 <HAL_RCC_OscConfig+0x2f0>
      {
        return HAL_ERROR;
 80071b4:	2301      	movs	r3, #1
 80071b6:	e300      	b.n	80077ba <HAL_RCC_OscConfig+0x836>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 80071b8:	687b      	ldr	r3, [r7, #4]
 80071ba:	685b      	ldr	r3, [r3, #4]
 80071bc:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 80071c0:	d106      	bne.n	80071d0 <HAL_RCC_OscConfig+0x24c>
 80071c2:	4b16      	ldr	r3, [pc, #88]	; (800721c <HAL_RCC_OscConfig+0x298>)
 80071c4:	681b      	ldr	r3, [r3, #0]
 80071c6:	4a15      	ldr	r2, [pc, #84]	; (800721c <HAL_RCC_OscConfig+0x298>)
 80071c8:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 80071cc:	6013      	str	r3, [r2, #0]
 80071ce:	e01d      	b.n	800720c <HAL_RCC_OscConfig+0x288>
 80071d0:	687b      	ldr	r3, [r7, #4]
 80071d2:	685b      	ldr	r3, [r3, #4]
 80071d4:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 80071d8:	d10c      	bne.n	80071f4 <HAL_RCC_OscConfig+0x270>
 80071da:	4b10      	ldr	r3, [pc, #64]	; (800721c <HAL_RCC_OscConfig+0x298>)
 80071dc:	681b      	ldr	r3, [r3, #0]
 80071de:	4a0f      	ldr	r2, [pc, #60]	; (800721c <HAL_RCC_OscConfig+0x298>)
 80071e0:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 80071e4:	6013      	str	r3, [r2, #0]
 80071e6:	4b0d      	ldr	r3, [pc, #52]	; (800721c <HAL_RCC_OscConfig+0x298>)
 80071e8:	681b      	ldr	r3, [r3, #0]
 80071ea:	4a0c      	ldr	r2, [pc, #48]	; (800721c <HAL_RCC_OscConfig+0x298>)
 80071ec:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 80071f0:	6013      	str	r3, [r2, #0]
 80071f2:	e00b      	b.n	800720c <HAL_RCC_OscConfig+0x288>
 80071f4:	4b09      	ldr	r3, [pc, #36]	; (800721c <HAL_RCC_OscConfig+0x298>)
 80071f6:	681b      	ldr	r3, [r3, #0]
 80071f8:	4a08      	ldr	r2, [pc, #32]	; (800721c <HAL_RCC_OscConfig+0x298>)
 80071fa:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 80071fe:	6013      	str	r3, [r2, #0]
 8007200:	4b06      	ldr	r3, [pc, #24]	; (800721c <HAL_RCC_OscConfig+0x298>)
 8007202:	681b      	ldr	r3, [r3, #0]
 8007204:	4a05      	ldr	r2, [pc, #20]	; (800721c <HAL_RCC_OscConfig+0x298>)
 8007206:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 800720a:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if(RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 800720c:	687b      	ldr	r3, [r7, #4]
 800720e:	685b      	ldr	r3, [r3, #4]
 8007210:	2b00      	cmp	r3, #0
 8007212:	d01b      	beq.n	800724c <HAL_RCC_OscConfig+0x2c8>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8007214:	f7fc f970 	bl	80034f8 <HAL_GetTick>
 8007218:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 800721a:	e010      	b.n	800723e <HAL_RCC_OscConfig+0x2ba>
 800721c:	40021000 	.word	0x40021000
 8007220:	0800b19c 	.word	0x0800b19c
 8007224:	20000024 	.word	0x20000024
 8007228:	20000028 	.word	0x20000028
        {
          if((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 800722c:	f7fc f964 	bl	80034f8 <HAL_GetTick>
 8007230:	4602      	mov	r2, r0
 8007232:	693b      	ldr	r3, [r7, #16]
 8007234:	1ad3      	subs	r3, r2, r3
 8007236:	2b64      	cmp	r3, #100	; 0x64
 8007238:	d901      	bls.n	800723e <HAL_RCC_OscConfig+0x2ba>
          {
            return HAL_TIMEOUT;
 800723a:	2303      	movs	r3, #3
 800723c:	e2bd      	b.n	80077ba <HAL_RCC_OscConfig+0x836>
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 800723e:	4baf      	ldr	r3, [pc, #700]	; (80074fc <HAL_RCC_OscConfig+0x578>)
 8007240:	681b      	ldr	r3, [r3, #0]
 8007242:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8007246:	2b00      	cmp	r3, #0
 8007248:	d0f0      	beq.n	800722c <HAL_RCC_OscConfig+0x2a8>
 800724a:	e014      	b.n	8007276 <HAL_RCC_OscConfig+0x2f2>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800724c:	f7fc f954 	bl	80034f8 <HAL_GetTick>
 8007250:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is disabled */
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 8007252:	e008      	b.n	8007266 <HAL_RCC_OscConfig+0x2e2>
        {
          if((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8007254:	f7fc f950 	bl	80034f8 <HAL_GetTick>
 8007258:	4602      	mov	r2, r0
 800725a:	693b      	ldr	r3, [r7, #16]
 800725c:	1ad3      	subs	r3, r2, r3
 800725e:	2b64      	cmp	r3, #100	; 0x64
 8007260:	d901      	bls.n	8007266 <HAL_RCC_OscConfig+0x2e2>
          {
            return HAL_TIMEOUT;
 8007262:	2303      	movs	r3, #3
 8007264:	e2a9      	b.n	80077ba <HAL_RCC_OscConfig+0x836>
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 8007266:	4ba5      	ldr	r3, [pc, #660]	; (80074fc <HAL_RCC_OscConfig+0x578>)
 8007268:	681b      	ldr	r3, [r3, #0]
 800726a:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800726e:	2b00      	cmp	r3, #0
 8007270:	d1f0      	bne.n	8007254 <HAL_RCC_OscConfig+0x2d0>
 8007272:	e000      	b.n	8007276 <HAL_RCC_OscConfig+0x2f2>
      if((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8007274:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8007276:	687b      	ldr	r3, [r7, #4]
 8007278:	681b      	ldr	r3, [r3, #0]
 800727a:	f003 0302 	and.w	r3, r3, #2
 800727e:	2b00      	cmp	r3, #0
 8007280:	d060      	beq.n	8007344 <HAL_RCC_OscConfig+0x3c0>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_HSI_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((sysclk_source == RCC_CFGR_SWS_HSI) ||
 8007282:	69bb      	ldr	r3, [r7, #24]
 8007284:	2b04      	cmp	r3, #4
 8007286:	d005      	beq.n	8007294 <HAL_RCC_OscConfig+0x310>
 8007288:	69bb      	ldr	r3, [r7, #24]
 800728a:	2b0c      	cmp	r3, #12
 800728c:	d119      	bne.n	80072c2 <HAL_RCC_OscConfig+0x33e>
       ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_config == RCC_PLLSOURCE_HSI)))
 800728e:	697b      	ldr	r3, [r7, #20]
 8007290:	2b02      	cmp	r3, #2
 8007292:	d116      	bne.n	80072c2 <HAL_RCC_OscConfig+0x33e>
    {
      /* When HSI is used as system clock it will not be disabled */
      if((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 8007294:	4b99      	ldr	r3, [pc, #612]	; (80074fc <HAL_RCC_OscConfig+0x578>)
 8007296:	681b      	ldr	r3, [r3, #0]
 8007298:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 800729c:	2b00      	cmp	r3, #0
 800729e:	d005      	beq.n	80072ac <HAL_RCC_OscConfig+0x328>
 80072a0:	687b      	ldr	r3, [r7, #4]
 80072a2:	68db      	ldr	r3, [r3, #12]
 80072a4:	2b00      	cmp	r3, #0
 80072a6:	d101      	bne.n	80072ac <HAL_RCC_OscConfig+0x328>
      {
        return HAL_ERROR;
 80072a8:	2301      	movs	r3, #1
 80072aa:	e286      	b.n	80077ba <HAL_RCC_OscConfig+0x836>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80072ac:	4b93      	ldr	r3, [pc, #588]	; (80074fc <HAL_RCC_OscConfig+0x578>)
 80072ae:	685b      	ldr	r3, [r3, #4]
 80072b0:	f023 52f8 	bic.w	r2, r3, #520093696	; 0x1f000000
 80072b4:	687b      	ldr	r3, [r7, #4]
 80072b6:	691b      	ldr	r3, [r3, #16]
 80072b8:	061b      	lsls	r3, r3, #24
 80072ba:	4990      	ldr	r1, [pc, #576]	; (80074fc <HAL_RCC_OscConfig+0x578>)
 80072bc:	4313      	orrs	r3, r2
 80072be:	604b      	str	r3, [r1, #4]
      if((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 80072c0:	e040      	b.n	8007344 <HAL_RCC_OscConfig+0x3c0>
      }
    }
    else
    {
      /* Check the HSI State */
      if(RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 80072c2:	687b      	ldr	r3, [r7, #4]
 80072c4:	68db      	ldr	r3, [r3, #12]
 80072c6:	2b00      	cmp	r3, #0
 80072c8:	d023      	beq.n	8007312 <HAL_RCC_OscConfig+0x38e>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 80072ca:	4b8c      	ldr	r3, [pc, #560]	; (80074fc <HAL_RCC_OscConfig+0x578>)
 80072cc:	681b      	ldr	r3, [r3, #0]
 80072ce:	4a8b      	ldr	r2, [pc, #556]	; (80074fc <HAL_RCC_OscConfig+0x578>)
 80072d0:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 80072d4:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80072d6:	f7fc f90f 	bl	80034f8 <HAL_GetTick>
 80072da:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 80072dc:	e008      	b.n	80072f0 <HAL_RCC_OscConfig+0x36c>
        {
          if((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 80072de:	f7fc f90b 	bl	80034f8 <HAL_GetTick>
 80072e2:	4602      	mov	r2, r0
 80072e4:	693b      	ldr	r3, [r7, #16]
 80072e6:	1ad3      	subs	r3, r2, r3
 80072e8:	2b02      	cmp	r3, #2
 80072ea:	d901      	bls.n	80072f0 <HAL_RCC_OscConfig+0x36c>
          {
            return HAL_TIMEOUT;
 80072ec:	2303      	movs	r3, #3
 80072ee:	e264      	b.n	80077ba <HAL_RCC_OscConfig+0x836>
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 80072f0:	4b82      	ldr	r3, [pc, #520]	; (80074fc <HAL_RCC_OscConfig+0x578>)
 80072f2:	681b      	ldr	r3, [r3, #0]
 80072f4:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 80072f8:	2b00      	cmp	r3, #0
 80072fa:	d0f0      	beq.n	80072de <HAL_RCC_OscConfig+0x35a>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80072fc:	4b7f      	ldr	r3, [pc, #508]	; (80074fc <HAL_RCC_OscConfig+0x578>)
 80072fe:	685b      	ldr	r3, [r3, #4]
 8007300:	f023 52f8 	bic.w	r2, r3, #520093696	; 0x1f000000
 8007304:	687b      	ldr	r3, [r7, #4]
 8007306:	691b      	ldr	r3, [r3, #16]
 8007308:	061b      	lsls	r3, r3, #24
 800730a:	497c      	ldr	r1, [pc, #496]	; (80074fc <HAL_RCC_OscConfig+0x578>)
 800730c:	4313      	orrs	r3, r2
 800730e:	604b      	str	r3, [r1, #4]
 8007310:	e018      	b.n	8007344 <HAL_RCC_OscConfig+0x3c0>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8007312:	4b7a      	ldr	r3, [pc, #488]	; (80074fc <HAL_RCC_OscConfig+0x578>)
 8007314:	681b      	ldr	r3, [r3, #0]
 8007316:	4a79      	ldr	r2, [pc, #484]	; (80074fc <HAL_RCC_OscConfig+0x578>)
 8007318:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 800731c:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800731e:	f7fc f8eb 	bl	80034f8 <HAL_GetTick>
 8007322:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is disabled */
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 8007324:	e008      	b.n	8007338 <HAL_RCC_OscConfig+0x3b4>
        {
          if((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8007326:	f7fc f8e7 	bl	80034f8 <HAL_GetTick>
 800732a:	4602      	mov	r2, r0
 800732c:	693b      	ldr	r3, [r7, #16]
 800732e:	1ad3      	subs	r3, r2, r3
 8007330:	2b02      	cmp	r3, #2
 8007332:	d901      	bls.n	8007338 <HAL_RCC_OscConfig+0x3b4>
          {
            return HAL_TIMEOUT;
 8007334:	2303      	movs	r3, #3
 8007336:	e240      	b.n	80077ba <HAL_RCC_OscConfig+0x836>
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 8007338:	4b70      	ldr	r3, [pc, #448]	; (80074fc <HAL_RCC_OscConfig+0x578>)
 800733a:	681b      	ldr	r3, [r3, #0]
 800733c:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8007340:	2b00      	cmp	r3, #0
 8007342:	d1f0      	bne.n	8007326 <HAL_RCC_OscConfig+0x3a2>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8007344:	687b      	ldr	r3, [r7, #4]
 8007346:	681b      	ldr	r3, [r3, #0]
 8007348:	f003 0308 	and.w	r3, r3, #8
 800734c:	2b00      	cmp	r3, #0
 800734e:	d03c      	beq.n	80073ca <HAL_RCC_OscConfig+0x446>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if(RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 8007350:	687b      	ldr	r3, [r7, #4]
 8007352:	695b      	ldr	r3, [r3, #20]
 8007354:	2b00      	cmp	r3, #0
 8007356:	d01c      	beq.n	8007392 <HAL_RCC_OscConfig+0x40e>
        MODIFY_REG(RCC->CSR, RCC_CSR_LSIPREDIV, RCC_OscInitStruct->LSIDiv);
      }
#endif /* RCC_CSR_LSIPREDIV */

      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8007358:	4b68      	ldr	r3, [pc, #416]	; (80074fc <HAL_RCC_OscConfig+0x578>)
 800735a:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 800735e:	4a67      	ldr	r2, [pc, #412]	; (80074fc <HAL_RCC_OscConfig+0x578>)
 8007360:	f043 0301 	orr.w	r3, r3, #1
 8007364:	f8c2 3094 	str.w	r3, [r2, #148]	; 0x94

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8007368:	f7fc f8c6 	bl	80034f8 <HAL_GetTick>
 800736c:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 800736e:	e008      	b.n	8007382 <HAL_RCC_OscConfig+0x3fe>
      {
        if((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8007370:	f7fc f8c2 	bl	80034f8 <HAL_GetTick>
 8007374:	4602      	mov	r2, r0
 8007376:	693b      	ldr	r3, [r7, #16]
 8007378:	1ad3      	subs	r3, r2, r3
 800737a:	2b02      	cmp	r3, #2
 800737c:	d901      	bls.n	8007382 <HAL_RCC_OscConfig+0x3fe>
        {
          return HAL_TIMEOUT;
 800737e:	2303      	movs	r3, #3
 8007380:	e21b      	b.n	80077ba <HAL_RCC_OscConfig+0x836>
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 8007382:	4b5e      	ldr	r3, [pc, #376]	; (80074fc <HAL_RCC_OscConfig+0x578>)
 8007384:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8007388:	f003 0302 	and.w	r3, r3, #2
 800738c:	2b00      	cmp	r3, #0
 800738e:	d0ef      	beq.n	8007370 <HAL_RCC_OscConfig+0x3ec>
 8007390:	e01b      	b.n	80073ca <HAL_RCC_OscConfig+0x446>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8007392:	4b5a      	ldr	r3, [pc, #360]	; (80074fc <HAL_RCC_OscConfig+0x578>)
 8007394:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8007398:	4a58      	ldr	r2, [pc, #352]	; (80074fc <HAL_RCC_OscConfig+0x578>)
 800739a:	f023 0301 	bic.w	r3, r3, #1
 800739e:	f8c2 3094 	str.w	r3, [r2, #148]	; 0x94

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80073a2:	f7fc f8a9 	bl	80034f8 <HAL_GetTick>
 80073a6:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is disabled */
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 80073a8:	e008      	b.n	80073bc <HAL_RCC_OscConfig+0x438>
      {
        if((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 80073aa:	f7fc f8a5 	bl	80034f8 <HAL_GetTick>
 80073ae:	4602      	mov	r2, r0
 80073b0:	693b      	ldr	r3, [r7, #16]
 80073b2:	1ad3      	subs	r3, r2, r3
 80073b4:	2b02      	cmp	r3, #2
 80073b6:	d901      	bls.n	80073bc <HAL_RCC_OscConfig+0x438>
        {
          return HAL_TIMEOUT;
 80073b8:	2303      	movs	r3, #3
 80073ba:	e1fe      	b.n	80077ba <HAL_RCC_OscConfig+0x836>
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 80073bc:	4b4f      	ldr	r3, [pc, #316]	; (80074fc <HAL_RCC_OscConfig+0x578>)
 80073be:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 80073c2:	f003 0302 	and.w	r3, r3, #2
 80073c6:	2b00      	cmp	r3, #0
 80073c8:	d1ef      	bne.n	80073aa <HAL_RCC_OscConfig+0x426>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 80073ca:	687b      	ldr	r3, [r7, #4]
 80073cc:	681b      	ldr	r3, [r3, #0]
 80073ce:	f003 0304 	and.w	r3, r3, #4
 80073d2:	2b00      	cmp	r3, #0
 80073d4:	f000 80a6 	beq.w	8007524 <HAL_RCC_OscConfig+0x5a0>
  {
    FlagStatus       pwrclkchanged = RESET;
 80073d8:	2300      	movs	r3, #0
 80073da:	77fb      	strb	r3, [r7, #31]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(HAL_IS_BIT_CLR(RCC->APB1ENR1, RCC_APB1ENR1_PWREN))
 80073dc:	4b47      	ldr	r3, [pc, #284]	; (80074fc <HAL_RCC_OscConfig+0x578>)
 80073de:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80073e0:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80073e4:	2b00      	cmp	r3, #0
 80073e6:	d10d      	bne.n	8007404 <HAL_RCC_OscConfig+0x480>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 80073e8:	4b44      	ldr	r3, [pc, #272]	; (80074fc <HAL_RCC_OscConfig+0x578>)
 80073ea:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80073ec:	4a43      	ldr	r2, [pc, #268]	; (80074fc <HAL_RCC_OscConfig+0x578>)
 80073ee:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 80073f2:	6593      	str	r3, [r2, #88]	; 0x58
 80073f4:	4b41      	ldr	r3, [pc, #260]	; (80074fc <HAL_RCC_OscConfig+0x578>)
 80073f6:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80073f8:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80073fc:	60bb      	str	r3, [r7, #8]
 80073fe:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8007400:	2301      	movs	r3, #1
 8007402:	77fb      	strb	r3, [r7, #31]
    }

    if(HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8007404:	4b3e      	ldr	r3, [pc, #248]	; (8007500 <HAL_RCC_OscConfig+0x57c>)
 8007406:	681b      	ldr	r3, [r3, #0]
 8007408:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800740c:	2b00      	cmp	r3, #0
 800740e:	d118      	bne.n	8007442 <HAL_RCC_OscConfig+0x4be>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR1, PWR_CR1_DBP);
 8007410:	4b3b      	ldr	r3, [pc, #236]	; (8007500 <HAL_RCC_OscConfig+0x57c>)
 8007412:	681b      	ldr	r3, [r3, #0]
 8007414:	4a3a      	ldr	r2, [pc, #232]	; (8007500 <HAL_RCC_OscConfig+0x57c>)
 8007416:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 800741a:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 800741c:	f7fc f86c 	bl	80034f8 <HAL_GetTick>
 8007420:	6138      	str	r0, [r7, #16]

      while(HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8007422:	e008      	b.n	8007436 <HAL_RCC_OscConfig+0x4b2>
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8007424:	f7fc f868 	bl	80034f8 <HAL_GetTick>
 8007428:	4602      	mov	r2, r0
 800742a:	693b      	ldr	r3, [r7, #16]
 800742c:	1ad3      	subs	r3, r2, r3
 800742e:	2b02      	cmp	r3, #2
 8007430:	d901      	bls.n	8007436 <HAL_RCC_OscConfig+0x4b2>
        {
          return HAL_TIMEOUT;
 8007432:	2303      	movs	r3, #3
 8007434:	e1c1      	b.n	80077ba <HAL_RCC_OscConfig+0x836>
      while(HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8007436:	4b32      	ldr	r3, [pc, #200]	; (8007500 <HAL_RCC_OscConfig+0x57c>)
 8007438:	681b      	ldr	r3, [r3, #0]
 800743a:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800743e:	2b00      	cmp	r3, #0
 8007440:	d0f0      	beq.n	8007424 <HAL_RCC_OscConfig+0x4a0>
    {
      CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSEON);
      CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSEBYP);
    }
#else
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8007442:	687b      	ldr	r3, [r7, #4]
 8007444:	689b      	ldr	r3, [r3, #8]
 8007446:	2b01      	cmp	r3, #1
 8007448:	d108      	bne.n	800745c <HAL_RCC_OscConfig+0x4d8>
 800744a:	4b2c      	ldr	r3, [pc, #176]	; (80074fc <HAL_RCC_OscConfig+0x578>)
 800744c:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8007450:	4a2a      	ldr	r2, [pc, #168]	; (80074fc <HAL_RCC_OscConfig+0x578>)
 8007452:	f043 0301 	orr.w	r3, r3, #1
 8007456:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
 800745a:	e024      	b.n	80074a6 <HAL_RCC_OscConfig+0x522>
 800745c:	687b      	ldr	r3, [r7, #4]
 800745e:	689b      	ldr	r3, [r3, #8]
 8007460:	2b05      	cmp	r3, #5
 8007462:	d110      	bne.n	8007486 <HAL_RCC_OscConfig+0x502>
 8007464:	4b25      	ldr	r3, [pc, #148]	; (80074fc <HAL_RCC_OscConfig+0x578>)
 8007466:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800746a:	4a24      	ldr	r2, [pc, #144]	; (80074fc <HAL_RCC_OscConfig+0x578>)
 800746c:	f043 0304 	orr.w	r3, r3, #4
 8007470:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
 8007474:	4b21      	ldr	r3, [pc, #132]	; (80074fc <HAL_RCC_OscConfig+0x578>)
 8007476:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800747a:	4a20      	ldr	r2, [pc, #128]	; (80074fc <HAL_RCC_OscConfig+0x578>)
 800747c:	f043 0301 	orr.w	r3, r3, #1
 8007480:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
 8007484:	e00f      	b.n	80074a6 <HAL_RCC_OscConfig+0x522>
 8007486:	4b1d      	ldr	r3, [pc, #116]	; (80074fc <HAL_RCC_OscConfig+0x578>)
 8007488:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800748c:	4a1b      	ldr	r2, [pc, #108]	; (80074fc <HAL_RCC_OscConfig+0x578>)
 800748e:	f023 0301 	bic.w	r3, r3, #1
 8007492:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
 8007496:	4b19      	ldr	r3, [pc, #100]	; (80074fc <HAL_RCC_OscConfig+0x578>)
 8007498:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800749c:	4a17      	ldr	r2, [pc, #92]	; (80074fc <HAL_RCC_OscConfig+0x578>)
 800749e:	f023 0304 	bic.w	r3, r3, #4
 80074a2:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
#endif /* RCC_BDCR_LSESYSDIS */

    /* Check the LSE State */
    if(RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 80074a6:	687b      	ldr	r3, [r7, #4]
 80074a8:	689b      	ldr	r3, [r3, #8]
 80074aa:	2b00      	cmp	r3, #0
 80074ac:	d016      	beq.n	80074dc <HAL_RCC_OscConfig+0x558>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80074ae:	f7fc f823 	bl	80034f8 <HAL_GetTick>
 80074b2:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 80074b4:	e00a      	b.n	80074cc <HAL_RCC_OscConfig+0x548>
      {
        if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80074b6:	f7fc f81f 	bl	80034f8 <HAL_GetTick>
 80074ba:	4602      	mov	r2, r0
 80074bc:	693b      	ldr	r3, [r7, #16]
 80074be:	1ad3      	subs	r3, r2, r3
 80074c0:	f241 3288 	movw	r2, #5000	; 0x1388
 80074c4:	4293      	cmp	r3, r2
 80074c6:	d901      	bls.n	80074cc <HAL_RCC_OscConfig+0x548>
        {
          return HAL_TIMEOUT;
 80074c8:	2303      	movs	r3, #3
 80074ca:	e176      	b.n	80077ba <HAL_RCC_OscConfig+0x836>
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 80074cc:	4b0b      	ldr	r3, [pc, #44]	; (80074fc <HAL_RCC_OscConfig+0x578>)
 80074ce:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80074d2:	f003 0302 	and.w	r3, r3, #2
 80074d6:	2b00      	cmp	r3, #0
 80074d8:	d0ed      	beq.n	80074b6 <HAL_RCC_OscConfig+0x532>
 80074da:	e01a      	b.n	8007512 <HAL_RCC_OscConfig+0x58e>
      }
    }
    else
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80074dc:	f7fc f80c 	bl	80034f8 <HAL_GetTick>
 80074e0:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is disabled */
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 80074e2:	e00f      	b.n	8007504 <HAL_RCC_OscConfig+0x580>
      {
        if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80074e4:	f7fc f808 	bl	80034f8 <HAL_GetTick>
 80074e8:	4602      	mov	r2, r0
 80074ea:	693b      	ldr	r3, [r7, #16]
 80074ec:	1ad3      	subs	r3, r2, r3
 80074ee:	f241 3288 	movw	r2, #5000	; 0x1388
 80074f2:	4293      	cmp	r3, r2
 80074f4:	d906      	bls.n	8007504 <HAL_RCC_OscConfig+0x580>
        {
          return HAL_TIMEOUT;
 80074f6:	2303      	movs	r3, #3
 80074f8:	e15f      	b.n	80077ba <HAL_RCC_OscConfig+0x836>
 80074fa:	bf00      	nop
 80074fc:	40021000 	.word	0x40021000
 8007500:	40007000 	.word	0x40007000
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 8007504:	4baa      	ldr	r3, [pc, #680]	; (80077b0 <HAL_RCC_OscConfig+0x82c>)
 8007506:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800750a:	f003 0302 	and.w	r3, r3, #2
 800750e:	2b00      	cmp	r3, #0
 8007510:	d1e8      	bne.n	80074e4 <HAL_RCC_OscConfig+0x560>
      CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSESYSDIS);
#endif /* RCC_BDCR_LSESYSDIS */
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 8007512:	7ffb      	ldrb	r3, [r7, #31]
 8007514:	2b01      	cmp	r3, #1
 8007516:	d105      	bne.n	8007524 <HAL_RCC_OscConfig+0x5a0>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8007518:	4ba5      	ldr	r3, [pc, #660]	; (80077b0 <HAL_RCC_OscConfig+0x82c>)
 800751a:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800751c:	4aa4      	ldr	r2, [pc, #656]	; (80077b0 <HAL_RCC_OscConfig+0x82c>)
 800751e:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8007522:	6593      	str	r3, [r2, #88]	; 0x58
    }
  }
#if defined(RCC_HSI48_SUPPORT)
  /*------------------------------ HSI48 Configuration -----------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI48) == RCC_OSCILLATORTYPE_HSI48)
 8007524:	687b      	ldr	r3, [r7, #4]
 8007526:	681b      	ldr	r3, [r3, #0]
 8007528:	f003 0320 	and.w	r3, r3, #32
 800752c:	2b00      	cmp	r3, #0
 800752e:	d03c      	beq.n	80075aa <HAL_RCC_OscConfig+0x626>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSI48(RCC_OscInitStruct->HSI48State));

    /* Check the LSI State */
    if(RCC_OscInitStruct->HSI48State != RCC_HSI48_OFF)
 8007530:	687b      	ldr	r3, [r7, #4]
 8007532:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8007534:	2b00      	cmp	r3, #0
 8007536:	d01c      	beq.n	8007572 <HAL_RCC_OscConfig+0x5ee>
    {
      /* Enable the Internal Low Speed oscillator (HSI48). */
      __HAL_RCC_HSI48_ENABLE();
 8007538:	4b9d      	ldr	r3, [pc, #628]	; (80077b0 <HAL_RCC_OscConfig+0x82c>)
 800753a:	f8d3 3098 	ldr.w	r3, [r3, #152]	; 0x98
 800753e:	4a9c      	ldr	r2, [pc, #624]	; (80077b0 <HAL_RCC_OscConfig+0x82c>)
 8007540:	f043 0301 	orr.w	r3, r3, #1
 8007544:	f8c2 3098 	str.w	r3, [r2, #152]	; 0x98

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8007548:	f7fb ffd6 	bl	80034f8 <HAL_GetTick>
 800754c:	6138      	str	r0, [r7, #16]

      /* Wait till HSI48 is ready */
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) == 0U)
 800754e:	e008      	b.n	8007562 <HAL_RCC_OscConfig+0x5de>
      {
        if((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 8007550:	f7fb ffd2 	bl	80034f8 <HAL_GetTick>
 8007554:	4602      	mov	r2, r0
 8007556:	693b      	ldr	r3, [r7, #16]
 8007558:	1ad3      	subs	r3, r2, r3
 800755a:	2b02      	cmp	r3, #2
 800755c:	d901      	bls.n	8007562 <HAL_RCC_OscConfig+0x5de>
        {
          return HAL_TIMEOUT;
 800755e:	2303      	movs	r3, #3
 8007560:	e12b      	b.n	80077ba <HAL_RCC_OscConfig+0x836>
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) == 0U)
 8007562:	4b93      	ldr	r3, [pc, #588]	; (80077b0 <HAL_RCC_OscConfig+0x82c>)
 8007564:	f8d3 3098 	ldr.w	r3, [r3, #152]	; 0x98
 8007568:	f003 0302 	and.w	r3, r3, #2
 800756c:	2b00      	cmp	r3, #0
 800756e:	d0ef      	beq.n	8007550 <HAL_RCC_OscConfig+0x5cc>
 8007570:	e01b      	b.n	80075aa <HAL_RCC_OscConfig+0x626>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (HSI48). */
      __HAL_RCC_HSI48_DISABLE();
 8007572:	4b8f      	ldr	r3, [pc, #572]	; (80077b0 <HAL_RCC_OscConfig+0x82c>)
 8007574:	f8d3 3098 	ldr.w	r3, [r3, #152]	; 0x98
 8007578:	4a8d      	ldr	r2, [pc, #564]	; (80077b0 <HAL_RCC_OscConfig+0x82c>)
 800757a:	f023 0301 	bic.w	r3, r3, #1
 800757e:	f8c2 3098 	str.w	r3, [r2, #152]	; 0x98

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8007582:	f7fb ffb9 	bl	80034f8 <HAL_GetTick>
 8007586:	6138      	str	r0, [r7, #16]

      /* Wait till HSI48 is disabled */
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) != 0U)
 8007588:	e008      	b.n	800759c <HAL_RCC_OscConfig+0x618>
      {
        if((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 800758a:	f7fb ffb5 	bl	80034f8 <HAL_GetTick>
 800758e:	4602      	mov	r2, r0
 8007590:	693b      	ldr	r3, [r7, #16]
 8007592:	1ad3      	subs	r3, r2, r3
 8007594:	2b02      	cmp	r3, #2
 8007596:	d901      	bls.n	800759c <HAL_RCC_OscConfig+0x618>
        {
          return HAL_TIMEOUT;
 8007598:	2303      	movs	r3, #3
 800759a:	e10e      	b.n	80077ba <HAL_RCC_OscConfig+0x836>
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) != 0U)
 800759c:	4b84      	ldr	r3, [pc, #528]	; (80077b0 <HAL_RCC_OscConfig+0x82c>)
 800759e:	f8d3 3098 	ldr.w	r3, [r3, #152]	; 0x98
 80075a2:	f003 0302 	and.w	r3, r3, #2
 80075a6:	2b00      	cmp	r3, #0
 80075a8:	d1ef      	bne.n	800758a <HAL_RCC_OscConfig+0x606>
#endif /* RCC_HSI48_SUPPORT */
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));

  if(RCC_OscInitStruct->PLL.PLLState != RCC_PLL_NONE)
 80075aa:	687b      	ldr	r3, [r7, #4]
 80075ac:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80075ae:	2b00      	cmp	r3, #0
 80075b0:	f000 8102 	beq.w	80077b8 <HAL_RCC_OscConfig+0x834>
  {
    /* PLL On ? */
    if(RCC_OscInitStruct->PLL.PLLState == RCC_PLL_ON)
 80075b4:	687b      	ldr	r3, [r7, #4]
 80075b6:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80075b8:	2b02      	cmp	r3, #2
 80075ba:	f040 80c5 	bne.w	8007748 <HAL_RCC_OscConfig+0x7c4>
#endif /* RCC_PLLP_SUPPORT */
      assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));
      assert_param(IS_RCC_PLLR_VALUE(RCC_OscInitStruct->PLL.PLLR));

      /* Do nothing if PLL configuration is the unchanged */
      pll_config = RCC->PLLCFGR;
 80075be:	4b7c      	ldr	r3, [pc, #496]	; (80077b0 <HAL_RCC_OscConfig+0x82c>)
 80075c0:	68db      	ldr	r3, [r3, #12]
 80075c2:	617b      	str	r3, [r7, #20]
      if((READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC)  != RCC_OscInitStruct->PLL.PLLSource) ||
 80075c4:	697b      	ldr	r3, [r7, #20]
 80075c6:	f003 0203 	and.w	r2, r3, #3
 80075ca:	687b      	ldr	r3, [r7, #4]
 80075cc:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80075ce:	429a      	cmp	r2, r3
 80075d0:	d12c      	bne.n	800762c <HAL_RCC_OscConfig+0x6a8>
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLM)    != ((RCC_OscInitStruct->PLL.PLLM - 1U) << RCC_PLLCFGR_PLLM_Pos)) ||
 80075d2:	697b      	ldr	r3, [r7, #20]
 80075d4:	f003 0270 	and.w	r2, r3, #112	; 0x70
 80075d8:	687b      	ldr	r3, [r7, #4]
 80075da:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80075dc:	3b01      	subs	r3, #1
 80075de:	011b      	lsls	r3, r3, #4
      if((READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC)  != RCC_OscInitStruct->PLL.PLLSource) ||
 80075e0:	429a      	cmp	r2, r3
 80075e2:	d123      	bne.n	800762c <HAL_RCC_OscConfig+0x6a8>
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLN)    != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
 80075e4:	697b      	ldr	r3, [r7, #20]
 80075e6:	f403 42fe 	and.w	r2, r3, #32512	; 0x7f00
 80075ea:	687b      	ldr	r3, [r7, #4]
 80075ec:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80075ee:	021b      	lsls	r3, r3, #8
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLM)    != ((RCC_OscInitStruct->PLL.PLLM - 1U) << RCC_PLLCFGR_PLLM_Pos)) ||
 80075f0:	429a      	cmp	r2, r3
 80075f2:	d11b      	bne.n	800762c <HAL_RCC_OscConfig+0x6a8>
#if defined(RCC_PLLP_SUPPORT)
#if defined(RCC_PLLP_DIV_2_31_SUPPORT)
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLPDIV) != (RCC_OscInitStruct->PLL.PLLP << RCC_PLLCFGR_PLLPDIV_Pos)) ||
 80075f4:	697b      	ldr	r3, [r7, #20]
 80075f6:	f003 4278 	and.w	r2, r3, #4160749568	; 0xf8000000
 80075fa:	687b      	ldr	r3, [r7, #4]
 80075fc:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80075fe:	06db      	lsls	r3, r3, #27
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLN)    != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
 8007600:	429a      	cmp	r2, r3
 8007602:	d113      	bne.n	800762c <HAL_RCC_OscConfig+0x6a8>
#else
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLP)    != ((RCC_OscInitStruct->PLL.PLLP == RCC_PLLP_DIV7) ? 0U : 1U)) ||
#endif
#endif
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ)    != ((((RCC_OscInitStruct->PLL.PLLQ) >> 1U) - 1U) << RCC_PLLCFGR_PLLQ_Pos)) ||
 8007604:	697b      	ldr	r3, [r7, #20]
 8007606:	f403 02c0 	and.w	r2, r3, #6291456	; 0x600000
 800760a:	687b      	ldr	r3, [r7, #4]
 800760c:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800760e:	085b      	lsrs	r3, r3, #1
 8007610:	3b01      	subs	r3, #1
 8007612:	055b      	lsls	r3, r3, #21
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLPDIV) != (RCC_OscInitStruct->PLL.PLLP << RCC_PLLCFGR_PLLPDIV_Pos)) ||
 8007614:	429a      	cmp	r2, r3
 8007616:	d109      	bne.n	800762c <HAL_RCC_OscConfig+0x6a8>
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLR)    != ((((RCC_OscInitStruct->PLL.PLLR) >> 1U) - 1U) << RCC_PLLCFGR_PLLR_Pos)))
 8007618:	697b      	ldr	r3, [r7, #20]
 800761a:	f003 62c0 	and.w	r2, r3, #100663296	; 0x6000000
 800761e:	687b      	ldr	r3, [r7, #4]
 8007620:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8007622:	085b      	lsrs	r3, r3, #1
 8007624:	3b01      	subs	r3, #1
 8007626:	065b      	lsls	r3, r3, #25
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ)    != ((((RCC_OscInitStruct->PLL.PLLQ) >> 1U) - 1U) << RCC_PLLCFGR_PLLQ_Pos)) ||
 8007628:	429a      	cmp	r2, r3
 800762a:	d067      	beq.n	80076fc <HAL_RCC_OscConfig+0x778>
      {
        /* Check if the PLL is used as system clock or not */
        if(sysclk_source != RCC_CFGR_SWS_PLL)
 800762c:	69bb      	ldr	r3, [r7, #24]
 800762e:	2b0c      	cmp	r3, #12
 8007630:	d062      	beq.n	80076f8 <HAL_RCC_OscConfig+0x774>
        {
#if defined(RCC_PLLSAI1_SUPPORT) || defined(RCC_PLLSAI2_SUPPORT)
          /* Check if main PLL can be updated */
          /* Not possible if the source is shared by other enabled PLLSAIx */
          if((READ_BIT(RCC->CR, RCC_CR_PLLSAI1ON) != 0U)
 8007632:	4b5f      	ldr	r3, [pc, #380]	; (80077b0 <HAL_RCC_OscConfig+0x82c>)
 8007634:	681b      	ldr	r3, [r3, #0]
 8007636:	f003 6380 	and.w	r3, r3, #67108864	; 0x4000000
 800763a:	2b00      	cmp	r3, #0
 800763c:	d001      	beq.n	8007642 <HAL_RCC_OscConfig+0x6be>
#if defined(RCC_PLLSAI2_SUPPORT)
             || (READ_BIT(RCC->CR, RCC_CR_PLLSAI2ON) != 0U)
#endif
            )
          {
            return HAL_ERROR;
 800763e:	2301      	movs	r3, #1
 8007640:	e0bb      	b.n	80077ba <HAL_RCC_OscConfig+0x836>
          }
          else
#endif /* RCC_PLLSAI1_SUPPORT || RCC_PLLSAI2_SUPPORT */
          {
            /* Disable the main PLL. */
            __HAL_RCC_PLL_DISABLE();
 8007642:	4b5b      	ldr	r3, [pc, #364]	; (80077b0 <HAL_RCC_OscConfig+0x82c>)
 8007644:	681b      	ldr	r3, [r3, #0]
 8007646:	4a5a      	ldr	r2, [pc, #360]	; (80077b0 <HAL_RCC_OscConfig+0x82c>)
 8007648:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 800764c:	6013      	str	r3, [r2, #0]

            /* Get Start Tick*/
            tickstart = HAL_GetTick();
 800764e:	f7fb ff53 	bl	80034f8 <HAL_GetTick>
 8007652:	6138      	str	r0, [r7, #16]

            /* Wait till PLL is ready */
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8007654:	e008      	b.n	8007668 <HAL_RCC_OscConfig+0x6e4>
            {
              if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8007656:	f7fb ff4f 	bl	80034f8 <HAL_GetTick>
 800765a:	4602      	mov	r2, r0
 800765c:	693b      	ldr	r3, [r7, #16]
 800765e:	1ad3      	subs	r3, r2, r3
 8007660:	2b02      	cmp	r3, #2
 8007662:	d901      	bls.n	8007668 <HAL_RCC_OscConfig+0x6e4>
              {
                return HAL_TIMEOUT;
 8007664:	2303      	movs	r3, #3
 8007666:	e0a8      	b.n	80077ba <HAL_RCC_OscConfig+0x836>
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8007668:	4b51      	ldr	r3, [pc, #324]	; (80077b0 <HAL_RCC_OscConfig+0x82c>)
 800766a:	681b      	ldr	r3, [r3, #0]
 800766c:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8007670:	2b00      	cmp	r3, #0
 8007672:	d1f0      	bne.n	8007656 <HAL_RCC_OscConfig+0x6d2>
              }
            }

            /* Configure the main PLL clock source, multiplication and division factors. */
            __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8007674:	4b4e      	ldr	r3, [pc, #312]	; (80077b0 <HAL_RCC_OscConfig+0x82c>)
 8007676:	68da      	ldr	r2, [r3, #12]
 8007678:	4b4e      	ldr	r3, [pc, #312]	; (80077b4 <HAL_RCC_OscConfig+0x830>)
 800767a:	4013      	ands	r3, r2
 800767c:	687a      	ldr	r2, [r7, #4]
 800767e:	6ad1      	ldr	r1, [r2, #44]	; 0x2c
 8007680:	687a      	ldr	r2, [r7, #4]
 8007682:	6b12      	ldr	r2, [r2, #48]	; 0x30
 8007684:	3a01      	subs	r2, #1
 8007686:	0112      	lsls	r2, r2, #4
 8007688:	4311      	orrs	r1, r2
 800768a:	687a      	ldr	r2, [r7, #4]
 800768c:	6b52      	ldr	r2, [r2, #52]	; 0x34
 800768e:	0212      	lsls	r2, r2, #8
 8007690:	4311      	orrs	r1, r2
 8007692:	687a      	ldr	r2, [r7, #4]
 8007694:	6bd2      	ldr	r2, [r2, #60]	; 0x3c
 8007696:	0852      	lsrs	r2, r2, #1
 8007698:	3a01      	subs	r2, #1
 800769a:	0552      	lsls	r2, r2, #21
 800769c:	4311      	orrs	r1, r2
 800769e:	687a      	ldr	r2, [r7, #4]
 80076a0:	6c12      	ldr	r2, [r2, #64]	; 0x40
 80076a2:	0852      	lsrs	r2, r2, #1
 80076a4:	3a01      	subs	r2, #1
 80076a6:	0652      	lsls	r2, r2, #25
 80076a8:	4311      	orrs	r1, r2
 80076aa:	687a      	ldr	r2, [r7, #4]
 80076ac:	6b92      	ldr	r2, [r2, #56]	; 0x38
 80076ae:	06d2      	lsls	r2, r2, #27
 80076b0:	430a      	orrs	r2, r1
 80076b2:	493f      	ldr	r1, [pc, #252]	; (80077b0 <HAL_RCC_OscConfig+0x82c>)
 80076b4:	4313      	orrs	r3, r2
 80076b6:	60cb      	str	r3, [r1, #12]
#endif
                                 RCC_OscInitStruct->PLL.PLLQ,
                                 RCC_OscInitStruct->PLL.PLLR);

            /* Enable the main PLL. */
            __HAL_RCC_PLL_ENABLE();
 80076b8:	4b3d      	ldr	r3, [pc, #244]	; (80077b0 <HAL_RCC_OscConfig+0x82c>)
 80076ba:	681b      	ldr	r3, [r3, #0]
 80076bc:	4a3c      	ldr	r2, [pc, #240]	; (80077b0 <HAL_RCC_OscConfig+0x82c>)
 80076be:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 80076c2:	6013      	str	r3, [r2, #0]

            /* Enable PLL System Clock output. */
            __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SYSCLK);
 80076c4:	4b3a      	ldr	r3, [pc, #232]	; (80077b0 <HAL_RCC_OscConfig+0x82c>)
 80076c6:	68db      	ldr	r3, [r3, #12]
 80076c8:	4a39      	ldr	r2, [pc, #228]	; (80077b0 <HAL_RCC_OscConfig+0x82c>)
 80076ca:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 80076ce:	60d3      	str	r3, [r2, #12]

            /* Get Start Tick*/
            tickstart = HAL_GetTick();
 80076d0:	f7fb ff12 	bl	80034f8 <HAL_GetTick>
 80076d4:	6138      	str	r0, [r7, #16]

            /* Wait till PLL is ready */
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 80076d6:	e008      	b.n	80076ea <HAL_RCC_OscConfig+0x766>
            {
              if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80076d8:	f7fb ff0e 	bl	80034f8 <HAL_GetTick>
 80076dc:	4602      	mov	r2, r0
 80076de:	693b      	ldr	r3, [r7, #16]
 80076e0:	1ad3      	subs	r3, r2, r3
 80076e2:	2b02      	cmp	r3, #2
 80076e4:	d901      	bls.n	80076ea <HAL_RCC_OscConfig+0x766>
              {
                return HAL_TIMEOUT;
 80076e6:	2303      	movs	r3, #3
 80076e8:	e067      	b.n	80077ba <HAL_RCC_OscConfig+0x836>
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 80076ea:	4b31      	ldr	r3, [pc, #196]	; (80077b0 <HAL_RCC_OscConfig+0x82c>)
 80076ec:	681b      	ldr	r3, [r3, #0]
 80076ee:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80076f2:	2b00      	cmp	r3, #0
 80076f4:	d0f0      	beq.n	80076d8 <HAL_RCC_OscConfig+0x754>
        if(sysclk_source != RCC_CFGR_SWS_PLL)
 80076f6:	e05f      	b.n	80077b8 <HAL_RCC_OscConfig+0x834>
          }
        }
        else
        {
          /* PLL is already used as System core clock */
          return HAL_ERROR;
 80076f8:	2301      	movs	r3, #1
 80076fa:	e05e      	b.n	80077ba <HAL_RCC_OscConfig+0x836>
      }
      else
      {
        /* PLL configuration is unchanged */
        /* Re-enable PLL if it was disabled (ie. low power mode) */
        if(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 80076fc:	4b2c      	ldr	r3, [pc, #176]	; (80077b0 <HAL_RCC_OscConfig+0x82c>)
 80076fe:	681b      	ldr	r3, [r3, #0]
 8007700:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8007704:	2b00      	cmp	r3, #0
 8007706:	d157      	bne.n	80077b8 <HAL_RCC_OscConfig+0x834>
        {
          /* Enable the main PLL. */
          __HAL_RCC_PLL_ENABLE();
 8007708:	4b29      	ldr	r3, [pc, #164]	; (80077b0 <HAL_RCC_OscConfig+0x82c>)
 800770a:	681b      	ldr	r3, [r3, #0]
 800770c:	4a28      	ldr	r2, [pc, #160]	; (80077b0 <HAL_RCC_OscConfig+0x82c>)
 800770e:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 8007712:	6013      	str	r3, [r2, #0]

          /* Enable PLL System Clock output. */
          __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SYSCLK);
 8007714:	4b26      	ldr	r3, [pc, #152]	; (80077b0 <HAL_RCC_OscConfig+0x82c>)
 8007716:	68db      	ldr	r3, [r3, #12]
 8007718:	4a25      	ldr	r2, [pc, #148]	; (80077b0 <HAL_RCC_OscConfig+0x82c>)
 800771a:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 800771e:	60d3      	str	r3, [r2, #12]

          /* Get Start Tick*/
          tickstart = HAL_GetTick();
 8007720:	f7fb feea 	bl	80034f8 <HAL_GetTick>
 8007724:	6138      	str	r0, [r7, #16]

          /* Wait till PLL is ready */
          while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8007726:	e008      	b.n	800773a <HAL_RCC_OscConfig+0x7b6>
          {
            if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8007728:	f7fb fee6 	bl	80034f8 <HAL_GetTick>
 800772c:	4602      	mov	r2, r0
 800772e:	693b      	ldr	r3, [r7, #16]
 8007730:	1ad3      	subs	r3, r2, r3
 8007732:	2b02      	cmp	r3, #2
 8007734:	d901      	bls.n	800773a <HAL_RCC_OscConfig+0x7b6>
            {
              return HAL_TIMEOUT;
 8007736:	2303      	movs	r3, #3
 8007738:	e03f      	b.n	80077ba <HAL_RCC_OscConfig+0x836>
          while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 800773a:	4b1d      	ldr	r3, [pc, #116]	; (80077b0 <HAL_RCC_OscConfig+0x82c>)
 800773c:	681b      	ldr	r3, [r3, #0]
 800773e:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8007742:	2b00      	cmp	r3, #0
 8007744:	d0f0      	beq.n	8007728 <HAL_RCC_OscConfig+0x7a4>
 8007746:	e037      	b.n	80077b8 <HAL_RCC_OscConfig+0x834>
      }
    }
    else
    {
      /* Check that PLL is not used as system clock or not */
      if(sysclk_source != RCC_CFGR_SWS_PLL)
 8007748:	69bb      	ldr	r3, [r7, #24]
 800774a:	2b0c      	cmp	r3, #12
 800774c:	d02d      	beq.n	80077aa <HAL_RCC_OscConfig+0x826>
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 800774e:	4b18      	ldr	r3, [pc, #96]	; (80077b0 <HAL_RCC_OscConfig+0x82c>)
 8007750:	681b      	ldr	r3, [r3, #0]
 8007752:	4a17      	ldr	r2, [pc, #92]	; (80077b0 <HAL_RCC_OscConfig+0x82c>)
 8007754:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 8007758:	6013      	str	r3, [r2, #0]
        if(READ_BIT(RCC->CR, (RCC_CR_PLLSAI1RDY | RCC_CR_PLLSAI2RDY)) == 0U)
        {
          MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC, RCC_PLLSOURCE_NONE);
        }
#elif defined(RCC_PLLSAI1_SUPPORT)
        if(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) == 0U)
 800775a:	4b15      	ldr	r3, [pc, #84]	; (80077b0 <HAL_RCC_OscConfig+0x82c>)
 800775c:	681b      	ldr	r3, [r3, #0]
 800775e:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 8007762:	2b00      	cmp	r3, #0
 8007764:	d105      	bne.n	8007772 <HAL_RCC_OscConfig+0x7ee>
        {
          MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC, RCC_PLLSOURCE_NONE);
 8007766:	4b12      	ldr	r3, [pc, #72]	; (80077b0 <HAL_RCC_OscConfig+0x82c>)
 8007768:	68db      	ldr	r3, [r3, #12]
 800776a:	4a11      	ldr	r2, [pc, #68]	; (80077b0 <HAL_RCC_OscConfig+0x82c>)
 800776c:	f023 0303 	bic.w	r3, r3, #3
 8007770:	60d3      	str	r3, [r2, #12]
#endif /* RCC_PLLSAI1_SUPPORT && RCC_CR_PLLSAI2RDY */

#if defined(RCC_PLLSAI2_SUPPORT)
        __HAL_RCC_PLLCLKOUT_DISABLE(RCC_PLL_SYSCLK | RCC_PLL_48M1CLK | RCC_PLL_SAI3CLK);
#elif defined(RCC_PLLSAI1_SUPPORT)
        __HAL_RCC_PLLCLKOUT_DISABLE(RCC_PLL_SYSCLK | RCC_PLL_48M1CLK | RCC_PLL_SAI2CLK);
 8007772:	4b0f      	ldr	r3, [pc, #60]	; (80077b0 <HAL_RCC_OscConfig+0x82c>)
 8007774:	68db      	ldr	r3, [r3, #12]
 8007776:	4a0e      	ldr	r2, [pc, #56]	; (80077b0 <HAL_RCC_OscConfig+0x82c>)
 8007778:	f023 7388 	bic.w	r3, r3, #17825792	; 0x1100000
 800777c:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8007780:	60d3      	str	r3, [r2, #12]
#else
        __HAL_RCC_PLLCLKOUT_DISABLE(RCC_PLL_SYSCLK | RCC_PLL_48M1CLK);
#endif /* RCC_PLLSAI2_SUPPORT */

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8007782:	f7fb feb9 	bl	80034f8 <HAL_GetTick>
 8007786:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8007788:	e008      	b.n	800779c <HAL_RCC_OscConfig+0x818>
        {
          if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 800778a:	f7fb feb5 	bl	80034f8 <HAL_GetTick>
 800778e:	4602      	mov	r2, r0
 8007790:	693b      	ldr	r3, [r7, #16]
 8007792:	1ad3      	subs	r3, r2, r3
 8007794:	2b02      	cmp	r3, #2
 8007796:	d901      	bls.n	800779c <HAL_RCC_OscConfig+0x818>
          {
            return HAL_TIMEOUT;
 8007798:	2303      	movs	r3, #3
 800779a:	e00e      	b.n	80077ba <HAL_RCC_OscConfig+0x836>
        while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 800779c:	4b04      	ldr	r3, [pc, #16]	; (80077b0 <HAL_RCC_OscConfig+0x82c>)
 800779e:	681b      	ldr	r3, [r3, #0]
 80077a0:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80077a4:	2b00      	cmp	r3, #0
 80077a6:	d1f0      	bne.n	800778a <HAL_RCC_OscConfig+0x806>
 80077a8:	e006      	b.n	80077b8 <HAL_RCC_OscConfig+0x834>
        }
      }
      else
      {
        /* PLL is already used as System core clock */
        return HAL_ERROR;
 80077aa:	2301      	movs	r3, #1
 80077ac:	e005      	b.n	80077ba <HAL_RCC_OscConfig+0x836>
 80077ae:	bf00      	nop
 80077b0:	40021000 	.word	0x40021000
 80077b4:	019d808c 	.word	0x019d808c
      }
    }
  }
  return HAL_OK;
 80077b8:	2300      	movs	r3, #0
}
 80077ba:	4618      	mov	r0, r3
 80077bc:	3720      	adds	r7, #32
 80077be:	46bd      	mov	sp, r7
 80077c0:	bd80      	pop	{r7, pc}
 80077c2:	bf00      	nop

080077c4 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 80077c4:	b580      	push	{r7, lr}
 80077c6:	b084      	sub	sp, #16
 80077c8:	af00      	add	r7, sp, #0
 80077ca:	6078      	str	r0, [r7, #4]
 80077cc:	6039      	str	r1, [r7, #0]
  uint32_t hpre = RCC_SYSCLK_DIV1;
#endif
  HAL_StatusTypeDef status;

  /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 80077ce:	687b      	ldr	r3, [r7, #4]
 80077d0:	2b00      	cmp	r3, #0
 80077d2:	d101      	bne.n	80077d8 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 80077d4:	2301      	movs	r3, #1
 80077d6:	e0c8      	b.n	800796a <HAL_RCC_ClockConfig+0x1a6>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 80077d8:	4b66      	ldr	r3, [pc, #408]	; (8007974 <HAL_RCC_ClockConfig+0x1b0>)
 80077da:	681b      	ldr	r3, [r3, #0]
 80077dc:	f003 0307 	and.w	r3, r3, #7
 80077e0:	683a      	ldr	r2, [r7, #0]
 80077e2:	429a      	cmp	r2, r3
 80077e4:	d910      	bls.n	8007808 <HAL_RCC_ClockConfig+0x44>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80077e6:	4b63      	ldr	r3, [pc, #396]	; (8007974 <HAL_RCC_ClockConfig+0x1b0>)
 80077e8:	681b      	ldr	r3, [r3, #0]
 80077ea:	f023 0207 	bic.w	r2, r3, #7
 80077ee:	4961      	ldr	r1, [pc, #388]	; (8007974 <HAL_RCC_ClockConfig+0x1b0>)
 80077f0:	683b      	ldr	r3, [r7, #0]
 80077f2:	4313      	orrs	r3, r2
 80077f4:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 80077f6:	4b5f      	ldr	r3, [pc, #380]	; (8007974 <HAL_RCC_ClockConfig+0x1b0>)
 80077f8:	681b      	ldr	r3, [r3, #0]
 80077fa:	f003 0307 	and.w	r3, r3, #7
 80077fe:	683a      	ldr	r2, [r7, #0]
 8007800:	429a      	cmp	r2, r3
 8007802:	d001      	beq.n	8007808 <HAL_RCC_ClockConfig+0x44>
    {
      return HAL_ERROR;
 8007804:	2301      	movs	r3, #1
 8007806:	e0b0      	b.n	800796a <HAL_RCC_ClockConfig+0x1a6>
    }
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8007808:	687b      	ldr	r3, [r7, #4]
 800780a:	681b      	ldr	r3, [r3, #0]
 800780c:	f003 0301 	and.w	r3, r3, #1
 8007810:	2b00      	cmp	r3, #0
 8007812:	d04c      	beq.n	80078ae <HAL_RCC_ClockConfig+0xea>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* PLL is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8007814:	687b      	ldr	r3, [r7, #4]
 8007816:	685b      	ldr	r3, [r3, #4]
 8007818:	2b03      	cmp	r3, #3
 800781a:	d107      	bne.n	800782c <HAL_RCC_ClockConfig+0x68>
    {
      /* Check the PLL ready flag */
      if(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 800781c:	4b56      	ldr	r3, [pc, #344]	; (8007978 <HAL_RCC_ClockConfig+0x1b4>)
 800781e:	681b      	ldr	r3, [r3, #0]
 8007820:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8007824:	2b00      	cmp	r3, #0
 8007826:	d121      	bne.n	800786c <HAL_RCC_ClockConfig+0xa8>
      {
        return HAL_ERROR;
 8007828:	2301      	movs	r3, #1
 800782a:	e09e      	b.n	800796a <HAL_RCC_ClockConfig+0x1a6>
#endif
    }
    else
    {
      /* HSE is selected as System Clock Source */
      if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 800782c:	687b      	ldr	r3, [r7, #4]
 800782e:	685b      	ldr	r3, [r3, #4]
 8007830:	2b02      	cmp	r3, #2
 8007832:	d107      	bne.n	8007844 <HAL_RCC_ClockConfig+0x80>
      {
        /* Check the HSE ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8007834:	4b50      	ldr	r3, [pc, #320]	; (8007978 <HAL_RCC_ClockConfig+0x1b4>)
 8007836:	681b      	ldr	r3, [r3, #0]
 8007838:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800783c:	2b00      	cmp	r3, #0
 800783e:	d115      	bne.n	800786c <HAL_RCC_ClockConfig+0xa8>
        {
          return HAL_ERROR;
 8007840:	2301      	movs	r3, #1
 8007842:	e092      	b.n	800796a <HAL_RCC_ClockConfig+0x1a6>
        }
      }
      /* MSI is selected as System Clock Source */
      else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_MSI)
 8007844:	687b      	ldr	r3, [r7, #4]
 8007846:	685b      	ldr	r3, [r3, #4]
 8007848:	2b00      	cmp	r3, #0
 800784a:	d107      	bne.n	800785c <HAL_RCC_ClockConfig+0x98>
      {
        /* Check the MSI ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_MSIRDY) == 0U)
 800784c:	4b4a      	ldr	r3, [pc, #296]	; (8007978 <HAL_RCC_ClockConfig+0x1b4>)
 800784e:	681b      	ldr	r3, [r3, #0]
 8007850:	f003 0302 	and.w	r3, r3, #2
 8007854:	2b00      	cmp	r3, #0
 8007856:	d109      	bne.n	800786c <HAL_RCC_ClockConfig+0xa8>
        {
          return HAL_ERROR;
 8007858:	2301      	movs	r3, #1
 800785a:	e086      	b.n	800796a <HAL_RCC_ClockConfig+0x1a6>
      }
      /* HSI is selected as System Clock Source */
      else
      {
        /* Check the HSI ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 800785c:	4b46      	ldr	r3, [pc, #280]	; (8007978 <HAL_RCC_ClockConfig+0x1b4>)
 800785e:	681b      	ldr	r3, [r3, #0]
 8007860:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8007864:	2b00      	cmp	r3, #0
 8007866:	d101      	bne.n	800786c <HAL_RCC_ClockConfig+0xa8>
        {
          return HAL_ERROR;
 8007868:	2301      	movs	r3, #1
 800786a:	e07e      	b.n	800796a <HAL_RCC_ClockConfig+0x1a6>
      }
#endif

    }

    MODIFY_REG(RCC->CFGR, RCC_CFGR_SW, RCC_ClkInitStruct->SYSCLKSource);
 800786c:	4b42      	ldr	r3, [pc, #264]	; (8007978 <HAL_RCC_ClockConfig+0x1b4>)
 800786e:	689b      	ldr	r3, [r3, #8]
 8007870:	f023 0203 	bic.w	r2, r3, #3
 8007874:	687b      	ldr	r3, [r7, #4]
 8007876:	685b      	ldr	r3, [r3, #4]
 8007878:	493f      	ldr	r1, [pc, #252]	; (8007978 <HAL_RCC_ClockConfig+0x1b4>)
 800787a:	4313      	orrs	r3, r2
 800787c:	608b      	str	r3, [r1, #8]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 800787e:	f7fb fe3b 	bl	80034f8 <HAL_GetTick>
 8007882:	60f8      	str	r0, [r7, #12]

    while(__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8007884:	e00a      	b.n	800789c <HAL_RCC_ClockConfig+0xd8>
    {
      if((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8007886:	f7fb fe37 	bl	80034f8 <HAL_GetTick>
 800788a:	4602      	mov	r2, r0
 800788c:	68fb      	ldr	r3, [r7, #12]
 800788e:	1ad3      	subs	r3, r2, r3
 8007890:	f241 3288 	movw	r2, #5000	; 0x1388
 8007894:	4293      	cmp	r3, r2
 8007896:	d901      	bls.n	800789c <HAL_RCC_ClockConfig+0xd8>
      {
        return HAL_TIMEOUT;
 8007898:	2303      	movs	r3, #3
 800789a:	e066      	b.n	800796a <HAL_RCC_ClockConfig+0x1a6>
    while(__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 800789c:	4b36      	ldr	r3, [pc, #216]	; (8007978 <HAL_RCC_ClockConfig+0x1b4>)
 800789e:	689b      	ldr	r3, [r3, #8]
 80078a0:	f003 020c 	and.w	r2, r3, #12
 80078a4:	687b      	ldr	r3, [r7, #4]
 80078a6:	685b      	ldr	r3, [r3, #4]
 80078a8:	009b      	lsls	r3, r3, #2
 80078aa:	429a      	cmp	r2, r3
 80078ac:	d1eb      	bne.n	8007886 <HAL_RCC_ClockConfig+0xc2>
      }
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 80078ae:	687b      	ldr	r3, [r7, #4]
 80078b0:	681b      	ldr	r3, [r3, #0]
 80078b2:	f003 0302 	and.w	r3, r3, #2
 80078b6:	2b00      	cmp	r3, #0
 80078b8:	d008      	beq.n	80078cc <HAL_RCC_ClockConfig+0x108>
  {
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 80078ba:	4b2f      	ldr	r3, [pc, #188]	; (8007978 <HAL_RCC_ClockConfig+0x1b4>)
 80078bc:	689b      	ldr	r3, [r3, #8]
 80078be:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 80078c2:	687b      	ldr	r3, [r7, #4]
 80078c4:	689b      	ldr	r3, [r3, #8]
 80078c6:	492c      	ldr	r1, [pc, #176]	; (8007978 <HAL_RCC_ClockConfig+0x1b4>)
 80078c8:	4313      	orrs	r3, r2
 80078ca:	608b      	str	r3, [r1, #8]
    }
  }
#endif

  /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 80078cc:	4b29      	ldr	r3, [pc, #164]	; (8007974 <HAL_RCC_ClockConfig+0x1b0>)
 80078ce:	681b      	ldr	r3, [r3, #0]
 80078d0:	f003 0307 	and.w	r3, r3, #7
 80078d4:	683a      	ldr	r2, [r7, #0]
 80078d6:	429a      	cmp	r2, r3
 80078d8:	d210      	bcs.n	80078fc <HAL_RCC_ClockConfig+0x138>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80078da:	4b26      	ldr	r3, [pc, #152]	; (8007974 <HAL_RCC_ClockConfig+0x1b0>)
 80078dc:	681b      	ldr	r3, [r3, #0]
 80078de:	f023 0207 	bic.w	r2, r3, #7
 80078e2:	4924      	ldr	r1, [pc, #144]	; (8007974 <HAL_RCC_ClockConfig+0x1b0>)
 80078e4:	683b      	ldr	r3, [r7, #0]
 80078e6:	4313      	orrs	r3, r2
 80078e8:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 80078ea:	4b22      	ldr	r3, [pc, #136]	; (8007974 <HAL_RCC_ClockConfig+0x1b0>)
 80078ec:	681b      	ldr	r3, [r3, #0]
 80078ee:	f003 0307 	and.w	r3, r3, #7
 80078f2:	683a      	ldr	r2, [r7, #0]
 80078f4:	429a      	cmp	r2, r3
 80078f6:	d001      	beq.n	80078fc <HAL_RCC_ClockConfig+0x138>
    {
      return HAL_ERROR;
 80078f8:	2301      	movs	r3, #1
 80078fa:	e036      	b.n	800796a <HAL_RCC_ClockConfig+0x1a6>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 80078fc:	687b      	ldr	r3, [r7, #4]
 80078fe:	681b      	ldr	r3, [r3, #0]
 8007900:	f003 0304 	and.w	r3, r3, #4
 8007904:	2b00      	cmp	r3, #0
 8007906:	d008      	beq.n	800791a <HAL_RCC_ClockConfig+0x156>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8007908:	4b1b      	ldr	r3, [pc, #108]	; (8007978 <HAL_RCC_ClockConfig+0x1b4>)
 800790a:	689b      	ldr	r3, [r3, #8]
 800790c:	f423 62e0 	bic.w	r2, r3, #1792	; 0x700
 8007910:	687b      	ldr	r3, [r7, #4]
 8007912:	68db      	ldr	r3, [r3, #12]
 8007914:	4918      	ldr	r1, [pc, #96]	; (8007978 <HAL_RCC_ClockConfig+0x1b4>)
 8007916:	4313      	orrs	r3, r2
 8007918:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 800791a:	687b      	ldr	r3, [r7, #4]
 800791c:	681b      	ldr	r3, [r3, #0]
 800791e:	f003 0308 	and.w	r3, r3, #8
 8007922:	2b00      	cmp	r3, #0
 8007924:	d009      	beq.n	800793a <HAL_RCC_ClockConfig+0x176>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 8007926:	4b14      	ldr	r3, [pc, #80]	; (8007978 <HAL_RCC_ClockConfig+0x1b4>)
 8007928:	689b      	ldr	r3, [r3, #8]
 800792a:	f423 5260 	bic.w	r2, r3, #14336	; 0x3800
 800792e:	687b      	ldr	r3, [r7, #4]
 8007930:	691b      	ldr	r3, [r3, #16]
 8007932:	00db      	lsls	r3, r3, #3
 8007934:	4910      	ldr	r1, [pc, #64]	; (8007978 <HAL_RCC_ClockConfig+0x1b4>)
 8007936:	4313      	orrs	r3, r2
 8007938:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> (AHBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos] & 0x1FU);
 800793a:	f000 f825 	bl	8007988 <HAL_RCC_GetSysClockFreq>
 800793e:	4602      	mov	r2, r0
 8007940:	4b0d      	ldr	r3, [pc, #52]	; (8007978 <HAL_RCC_ClockConfig+0x1b4>)
 8007942:	689b      	ldr	r3, [r3, #8]
 8007944:	091b      	lsrs	r3, r3, #4
 8007946:	f003 030f 	and.w	r3, r3, #15
 800794a:	490c      	ldr	r1, [pc, #48]	; (800797c <HAL_RCC_ClockConfig+0x1b8>)
 800794c:	5ccb      	ldrb	r3, [r1, r3]
 800794e:	f003 031f 	and.w	r3, r3, #31
 8007952:	fa22 f303 	lsr.w	r3, r2, r3
 8007956:	4a0a      	ldr	r2, [pc, #40]	; (8007980 <HAL_RCC_ClockConfig+0x1bc>)
 8007958:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  status = HAL_InitTick(uwTickPrio);
 800795a:	4b0a      	ldr	r3, [pc, #40]	; (8007984 <HAL_RCC_ClockConfig+0x1c0>)
 800795c:	681b      	ldr	r3, [r3, #0]
 800795e:	4618      	mov	r0, r3
 8007960:	f7fb fd7a 	bl	8003458 <HAL_InitTick>
 8007964:	4603      	mov	r3, r0
 8007966:	72fb      	strb	r3, [r7, #11]

  return status;
 8007968:	7afb      	ldrb	r3, [r7, #11]
}
 800796a:	4618      	mov	r0, r3
 800796c:	3710      	adds	r7, #16
 800796e:	46bd      	mov	sp, r7
 8007970:	bd80      	pop	{r7, pc}
 8007972:	bf00      	nop
 8007974:	40022000 	.word	0x40022000
 8007978:	40021000 	.word	0x40021000
 800797c:	0800b19c 	.word	0x0800b19c
 8007980:	20000024 	.word	0x20000024
 8007984:	20000028 	.word	0x20000028

08007988 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8007988:	b480      	push	{r7}
 800798a:	b089      	sub	sp, #36	; 0x24
 800798c:	af00      	add	r7, sp, #0
  uint32_t msirange = 0U, sysclockfreq = 0U;
 800798e:	2300      	movs	r3, #0
 8007990:	61fb      	str	r3, [r7, #28]
 8007992:	2300      	movs	r3, #0
 8007994:	61bb      	str	r3, [r7, #24]
  uint32_t pllvco, pllsource, pllr, pllm;    /* no init needed */
  uint32_t sysclk_source, pll_oscsource;

  sysclk_source = __HAL_RCC_GET_SYSCLK_SOURCE();
 8007996:	4b3e      	ldr	r3, [pc, #248]	; (8007a90 <HAL_RCC_GetSysClockFreq+0x108>)
 8007998:	689b      	ldr	r3, [r3, #8]
 800799a:	f003 030c 	and.w	r3, r3, #12
 800799e:	613b      	str	r3, [r7, #16]
  pll_oscsource = __HAL_RCC_GET_PLL_OSCSOURCE();
 80079a0:	4b3b      	ldr	r3, [pc, #236]	; (8007a90 <HAL_RCC_GetSysClockFreq+0x108>)
 80079a2:	68db      	ldr	r3, [r3, #12]
 80079a4:	f003 0303 	and.w	r3, r3, #3
 80079a8:	60fb      	str	r3, [r7, #12]

  if((sysclk_source == RCC_CFGR_SWS_MSI) ||
 80079aa:	693b      	ldr	r3, [r7, #16]
 80079ac:	2b00      	cmp	r3, #0
 80079ae:	d005      	beq.n	80079bc <HAL_RCC_GetSysClockFreq+0x34>
 80079b0:	693b      	ldr	r3, [r7, #16]
 80079b2:	2b0c      	cmp	r3, #12
 80079b4:	d121      	bne.n	80079fa <HAL_RCC_GetSysClockFreq+0x72>
     ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_oscsource == RCC_PLLSOURCE_MSI)))
 80079b6:	68fb      	ldr	r3, [r7, #12]
 80079b8:	2b01      	cmp	r3, #1
 80079ba:	d11e      	bne.n	80079fa <HAL_RCC_GetSysClockFreq+0x72>
  {
    /* MSI or PLL with MSI source used as system clock source */

    /* Get SYSCLK source */
    if(READ_BIT(RCC->CR, RCC_CR_MSIRGSEL) == 0U)
 80079bc:	4b34      	ldr	r3, [pc, #208]	; (8007a90 <HAL_RCC_GetSysClockFreq+0x108>)
 80079be:	681b      	ldr	r3, [r3, #0]
 80079c0:	f003 0308 	and.w	r3, r3, #8
 80079c4:	2b00      	cmp	r3, #0
 80079c6:	d107      	bne.n	80079d8 <HAL_RCC_GetSysClockFreq+0x50>
    { /* MSISRANGE from RCC_CSR applies */
      msirange = READ_BIT(RCC->CSR, RCC_CSR_MSISRANGE) >> RCC_CSR_MSISRANGE_Pos;
 80079c8:	4b31      	ldr	r3, [pc, #196]	; (8007a90 <HAL_RCC_GetSysClockFreq+0x108>)
 80079ca:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 80079ce:	0a1b      	lsrs	r3, r3, #8
 80079d0:	f003 030f 	and.w	r3, r3, #15
 80079d4:	61fb      	str	r3, [r7, #28]
 80079d6:	e005      	b.n	80079e4 <HAL_RCC_GetSysClockFreq+0x5c>
    }
    else
    { /* MSIRANGE from RCC_CR applies */
      msirange = READ_BIT(RCC->CR, RCC_CR_MSIRANGE) >> RCC_CR_MSIRANGE_Pos;
 80079d8:	4b2d      	ldr	r3, [pc, #180]	; (8007a90 <HAL_RCC_GetSysClockFreq+0x108>)
 80079da:	681b      	ldr	r3, [r3, #0]
 80079dc:	091b      	lsrs	r3, r3, #4
 80079de:	f003 030f 	and.w	r3, r3, #15
 80079e2:	61fb      	str	r3, [r7, #28]
    }
    /*MSI frequency range in HZ*/
    msirange = MSIRangeTable[msirange];
 80079e4:	4a2b      	ldr	r2, [pc, #172]	; (8007a94 <HAL_RCC_GetSysClockFreq+0x10c>)
 80079e6:	69fb      	ldr	r3, [r7, #28]
 80079e8:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80079ec:	61fb      	str	r3, [r7, #28]

    if(sysclk_source == RCC_CFGR_SWS_MSI)
 80079ee:	693b      	ldr	r3, [r7, #16]
 80079f0:	2b00      	cmp	r3, #0
 80079f2:	d10d      	bne.n	8007a10 <HAL_RCC_GetSysClockFreq+0x88>
    {
      /* MSI used as system clock source */
      sysclockfreq = msirange;
 80079f4:	69fb      	ldr	r3, [r7, #28]
 80079f6:	61bb      	str	r3, [r7, #24]
    if(sysclk_source == RCC_CFGR_SWS_MSI)
 80079f8:	e00a      	b.n	8007a10 <HAL_RCC_GetSysClockFreq+0x88>
    }
  }
  else if(sysclk_source == RCC_CFGR_SWS_HSI)
 80079fa:	693b      	ldr	r3, [r7, #16]
 80079fc:	2b04      	cmp	r3, #4
 80079fe:	d102      	bne.n	8007a06 <HAL_RCC_GetSysClockFreq+0x7e>
  {
    /* HSI used as system clock source */
    sysclockfreq = HSI_VALUE;
 8007a00:	4b25      	ldr	r3, [pc, #148]	; (8007a98 <HAL_RCC_GetSysClockFreq+0x110>)
 8007a02:	61bb      	str	r3, [r7, #24]
 8007a04:	e004      	b.n	8007a10 <HAL_RCC_GetSysClockFreq+0x88>
  }
  else if(sysclk_source == RCC_CFGR_SWS_HSE)
 8007a06:	693b      	ldr	r3, [r7, #16]
 8007a08:	2b08      	cmp	r3, #8
 8007a0a:	d101      	bne.n	8007a10 <HAL_RCC_GetSysClockFreq+0x88>
  {
    /* HSE used as system clock source */
    sysclockfreq = HSE_VALUE;
 8007a0c:	4b23      	ldr	r3, [pc, #140]	; (8007a9c <HAL_RCC_GetSysClockFreq+0x114>)
 8007a0e:	61bb      	str	r3, [r7, #24]
  else
  {
    /* unexpected case: sysclockfreq at 0 */
  }

  if(sysclk_source == RCC_CFGR_SWS_PLL)
 8007a10:	693b      	ldr	r3, [r7, #16]
 8007a12:	2b0c      	cmp	r3, #12
 8007a14:	d134      	bne.n	8007a80 <HAL_RCC_GetSysClockFreq+0xf8>
    /* PLL used as system clock  source */

    /* PLL_VCO = (HSE_VALUE or HSI_VALUE or MSI_VALUE) * PLLN / PLLM
    SYSCLK = PLL_VCO / PLLR
    */
    pllsource = READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC);
 8007a16:	4b1e      	ldr	r3, [pc, #120]	; (8007a90 <HAL_RCC_GetSysClockFreq+0x108>)
 8007a18:	68db      	ldr	r3, [r3, #12]
 8007a1a:	f003 0303 	and.w	r3, r3, #3
 8007a1e:	60bb      	str	r3, [r7, #8]

    switch (pllsource)
 8007a20:	68bb      	ldr	r3, [r7, #8]
 8007a22:	2b02      	cmp	r3, #2
 8007a24:	d003      	beq.n	8007a2e <HAL_RCC_GetSysClockFreq+0xa6>
 8007a26:	68bb      	ldr	r3, [r7, #8]
 8007a28:	2b03      	cmp	r3, #3
 8007a2a:	d003      	beq.n	8007a34 <HAL_RCC_GetSysClockFreq+0xac>
 8007a2c:	e005      	b.n	8007a3a <HAL_RCC_GetSysClockFreq+0xb2>
    {
    case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */
      pllvco = HSI_VALUE;
 8007a2e:	4b1a      	ldr	r3, [pc, #104]	; (8007a98 <HAL_RCC_GetSysClockFreq+0x110>)
 8007a30:	617b      	str	r3, [r7, #20]
      break;
 8007a32:	e005      	b.n	8007a40 <HAL_RCC_GetSysClockFreq+0xb8>

    case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
      pllvco = HSE_VALUE;
 8007a34:	4b19      	ldr	r3, [pc, #100]	; (8007a9c <HAL_RCC_GetSysClockFreq+0x114>)
 8007a36:	617b      	str	r3, [r7, #20]
      break;
 8007a38:	e002      	b.n	8007a40 <HAL_RCC_GetSysClockFreq+0xb8>

    case RCC_PLLSOURCE_MSI:  /* MSI used as PLL clock source */
    default:
      pllvco = msirange;
 8007a3a:	69fb      	ldr	r3, [r7, #28]
 8007a3c:	617b      	str	r3, [r7, #20]
      break;
 8007a3e:	bf00      	nop
    }
    pllm = (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U ;
 8007a40:	4b13      	ldr	r3, [pc, #76]	; (8007a90 <HAL_RCC_GetSysClockFreq+0x108>)
 8007a42:	68db      	ldr	r3, [r3, #12]
 8007a44:	091b      	lsrs	r3, r3, #4
 8007a46:	f003 0307 	and.w	r3, r3, #7
 8007a4a:	3301      	adds	r3, #1
 8007a4c:	607b      	str	r3, [r7, #4]
    pllvco = (pllvco * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)) / pllm;
 8007a4e:	4b10      	ldr	r3, [pc, #64]	; (8007a90 <HAL_RCC_GetSysClockFreq+0x108>)
 8007a50:	68db      	ldr	r3, [r3, #12]
 8007a52:	0a1b      	lsrs	r3, r3, #8
 8007a54:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8007a58:	697a      	ldr	r2, [r7, #20]
 8007a5a:	fb02 f203 	mul.w	r2, r2, r3
 8007a5e:	687b      	ldr	r3, [r7, #4]
 8007a60:	fbb2 f3f3 	udiv	r3, r2, r3
 8007a64:	617b      	str	r3, [r7, #20]
    pllr = ((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLR) >> RCC_PLLCFGR_PLLR_Pos) + 1U ) * 2U;
 8007a66:	4b0a      	ldr	r3, [pc, #40]	; (8007a90 <HAL_RCC_GetSysClockFreq+0x108>)
 8007a68:	68db      	ldr	r3, [r3, #12]
 8007a6a:	0e5b      	lsrs	r3, r3, #25
 8007a6c:	f003 0303 	and.w	r3, r3, #3
 8007a70:	3301      	adds	r3, #1
 8007a72:	005b      	lsls	r3, r3, #1
 8007a74:	603b      	str	r3, [r7, #0]
    sysclockfreq = pllvco / pllr;
 8007a76:	697a      	ldr	r2, [r7, #20]
 8007a78:	683b      	ldr	r3, [r7, #0]
 8007a7a:	fbb2 f3f3 	udiv	r3, r2, r3
 8007a7e:	61bb      	str	r3, [r7, #24]
  }

  return sysclockfreq;
 8007a80:	69bb      	ldr	r3, [r7, #24]
}
 8007a82:	4618      	mov	r0, r3
 8007a84:	3724      	adds	r7, #36	; 0x24
 8007a86:	46bd      	mov	sp, r7
 8007a88:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007a8c:	4770      	bx	lr
 8007a8e:	bf00      	nop
 8007a90:	40021000 	.word	0x40021000
 8007a94:	0800b1b4 	.word	0x0800b1b4
 8007a98:	00f42400 	.word	0x00f42400
 8007a9c:	007a1200 	.word	0x007a1200

08007aa0 <HAL_RCC_GetHCLKFreq>:
  *
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency.
  * @retval HCLK frequency in Hz
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8007aa0:	b480      	push	{r7}
 8007aa2:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8007aa4:	4b03      	ldr	r3, [pc, #12]	; (8007ab4 <HAL_RCC_GetHCLKFreq+0x14>)
 8007aa6:	681b      	ldr	r3, [r3, #0]
}
 8007aa8:	4618      	mov	r0, r3
 8007aaa:	46bd      	mov	sp, r7
 8007aac:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007ab0:	4770      	bx	lr
 8007ab2:	bf00      	nop
 8007ab4:	20000024 	.word	0x20000024

08007ab8 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency in Hz
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8007ab8:	b580      	push	{r7, lr}
 8007aba:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> (APBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos] & 0x1FU));
 8007abc:	f7ff fff0 	bl	8007aa0 <HAL_RCC_GetHCLKFreq>
 8007ac0:	4602      	mov	r2, r0
 8007ac2:	4b06      	ldr	r3, [pc, #24]	; (8007adc <HAL_RCC_GetPCLK1Freq+0x24>)
 8007ac4:	689b      	ldr	r3, [r3, #8]
 8007ac6:	0a1b      	lsrs	r3, r3, #8
 8007ac8:	f003 0307 	and.w	r3, r3, #7
 8007acc:	4904      	ldr	r1, [pc, #16]	; (8007ae0 <HAL_RCC_GetPCLK1Freq+0x28>)
 8007ace:	5ccb      	ldrb	r3, [r1, r3]
 8007ad0:	f003 031f 	and.w	r3, r3, #31
 8007ad4:	fa22 f303 	lsr.w	r3, r2, r3
}
 8007ad8:	4618      	mov	r0, r3
 8007ada:	bd80      	pop	{r7, pc}
 8007adc:	40021000 	.word	0x40021000
 8007ae0:	0800b1ac 	.word	0x0800b1ac

08007ae4 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency in Hz
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8007ae4:	b580      	push	{r7, lr}
 8007ae6:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq()>> (APBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos] & 0x1FU));
 8007ae8:	f7ff ffda 	bl	8007aa0 <HAL_RCC_GetHCLKFreq>
 8007aec:	4602      	mov	r2, r0
 8007aee:	4b06      	ldr	r3, [pc, #24]	; (8007b08 <HAL_RCC_GetPCLK2Freq+0x24>)
 8007af0:	689b      	ldr	r3, [r3, #8]
 8007af2:	0adb      	lsrs	r3, r3, #11
 8007af4:	f003 0307 	and.w	r3, r3, #7
 8007af8:	4904      	ldr	r1, [pc, #16]	; (8007b0c <HAL_RCC_GetPCLK2Freq+0x28>)
 8007afa:	5ccb      	ldrb	r3, [r1, r3]
 8007afc:	f003 031f 	and.w	r3, r3, #31
 8007b00:	fa22 f303 	lsr.w	r3, r2, r3
}
 8007b04:	4618      	mov	r0, r3
 8007b06:	bd80      	pop	{r7, pc}
 8007b08:	40021000 	.word	0x40021000
 8007b0c:	0800b1ac 	.word	0x0800b1ac

08007b10 <RCC_SetFlashLatencyFromMSIRange>:
            voltage range.
  * @param  msirange  MSI range value from RCC_MSIRANGE_0 to RCC_MSIRANGE_11
  * @retval HAL status
  */
static HAL_StatusTypeDef RCC_SetFlashLatencyFromMSIRange(uint32_t msirange)
{
 8007b10:	b580      	push	{r7, lr}
 8007b12:	b086      	sub	sp, #24
 8007b14:	af00      	add	r7, sp, #0
 8007b16:	6078      	str	r0, [r7, #4]
  uint32_t vos;
  uint32_t latency = FLASH_LATENCY_0;  /* default value 0WS */
 8007b18:	2300      	movs	r3, #0
 8007b1a:	613b      	str	r3, [r7, #16]

  if(__HAL_RCC_PWR_IS_CLK_ENABLED())
 8007b1c:	4b2a      	ldr	r3, [pc, #168]	; (8007bc8 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 8007b1e:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8007b20:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8007b24:	2b00      	cmp	r3, #0
 8007b26:	d003      	beq.n	8007b30 <RCC_SetFlashLatencyFromMSIRange+0x20>
  {
    vos = HAL_PWREx_GetVoltageRange();
 8007b28:	f7ff f9c8 	bl	8006ebc <HAL_PWREx_GetVoltageRange>
 8007b2c:	6178      	str	r0, [r7, #20]
 8007b2e:	e014      	b.n	8007b5a <RCC_SetFlashLatencyFromMSIRange+0x4a>
  }
  else
  {
    __HAL_RCC_PWR_CLK_ENABLE();
 8007b30:	4b25      	ldr	r3, [pc, #148]	; (8007bc8 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 8007b32:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8007b34:	4a24      	ldr	r2, [pc, #144]	; (8007bc8 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 8007b36:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8007b3a:	6593      	str	r3, [r2, #88]	; 0x58
 8007b3c:	4b22      	ldr	r3, [pc, #136]	; (8007bc8 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 8007b3e:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8007b40:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8007b44:	60fb      	str	r3, [r7, #12]
 8007b46:	68fb      	ldr	r3, [r7, #12]
    vos = HAL_PWREx_GetVoltageRange();
 8007b48:	f7ff f9b8 	bl	8006ebc <HAL_PWREx_GetVoltageRange>
 8007b4c:	6178      	str	r0, [r7, #20]
    __HAL_RCC_PWR_CLK_DISABLE();
 8007b4e:	4b1e      	ldr	r3, [pc, #120]	; (8007bc8 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 8007b50:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8007b52:	4a1d      	ldr	r2, [pc, #116]	; (8007bc8 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 8007b54:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8007b58:	6593      	str	r3, [r2, #88]	; 0x58
  }

  if(vos == PWR_REGULATOR_VOLTAGE_SCALE1)
 8007b5a:	697b      	ldr	r3, [r7, #20]
 8007b5c:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8007b60:	d10b      	bne.n	8007b7a <RCC_SetFlashLatencyFromMSIRange+0x6a>
  {
    if(msirange > RCC_MSIRANGE_8)
 8007b62:	687b      	ldr	r3, [r7, #4]
 8007b64:	2b80      	cmp	r3, #128	; 0x80
 8007b66:	d919      	bls.n	8007b9c <RCC_SetFlashLatencyFromMSIRange+0x8c>
    {
      /* MSI > 16Mhz */
      if(msirange > RCC_MSIRANGE_10)
 8007b68:	687b      	ldr	r3, [r7, #4]
 8007b6a:	2ba0      	cmp	r3, #160	; 0xa0
 8007b6c:	d902      	bls.n	8007b74 <RCC_SetFlashLatencyFromMSIRange+0x64>
      {
        /* MSI 48Mhz */
        latency = FLASH_LATENCY_2; /* 2WS */
 8007b6e:	2302      	movs	r3, #2
 8007b70:	613b      	str	r3, [r7, #16]
 8007b72:	e013      	b.n	8007b9c <RCC_SetFlashLatencyFromMSIRange+0x8c>
      }
      else
      {
        /* MSI 24Mhz or 32Mhz */
        latency = FLASH_LATENCY_1; /* 1WS */
 8007b74:	2301      	movs	r3, #1
 8007b76:	613b      	str	r3, [r7, #16]
 8007b78:	e010      	b.n	8007b9c <RCC_SetFlashLatencyFromMSIRange+0x8c>
        latency = FLASH_LATENCY_1; /* 1WS */
      }
      /* else MSI < 8Mhz default FLASH_LATENCY_0 0WS */
    }
#else
    if(msirange > RCC_MSIRANGE_8)
 8007b7a:	687b      	ldr	r3, [r7, #4]
 8007b7c:	2b80      	cmp	r3, #128	; 0x80
 8007b7e:	d902      	bls.n	8007b86 <RCC_SetFlashLatencyFromMSIRange+0x76>
    {
      /* MSI > 16Mhz */
      latency = FLASH_LATENCY_3; /* 3WS */
 8007b80:	2303      	movs	r3, #3
 8007b82:	613b      	str	r3, [r7, #16]
 8007b84:	e00a      	b.n	8007b9c <RCC_SetFlashLatencyFromMSIRange+0x8c>
    }
    else
    {
      if(msirange == RCC_MSIRANGE_8)
 8007b86:	687b      	ldr	r3, [r7, #4]
 8007b88:	2b80      	cmp	r3, #128	; 0x80
 8007b8a:	d102      	bne.n	8007b92 <RCC_SetFlashLatencyFromMSIRange+0x82>
      {
        /* MSI 16Mhz */
        latency = FLASH_LATENCY_2; /* 2WS */
 8007b8c:	2302      	movs	r3, #2
 8007b8e:	613b      	str	r3, [r7, #16]
 8007b90:	e004      	b.n	8007b9c <RCC_SetFlashLatencyFromMSIRange+0x8c>
      }
      else if(msirange == RCC_MSIRANGE_7)
 8007b92:	687b      	ldr	r3, [r7, #4]
 8007b94:	2b70      	cmp	r3, #112	; 0x70
 8007b96:	d101      	bne.n	8007b9c <RCC_SetFlashLatencyFromMSIRange+0x8c>
      {
        /* MSI 8Mhz */
        latency = FLASH_LATENCY_1; /* 1WS */
 8007b98:	2301      	movs	r3, #1
 8007b9a:	613b      	str	r3, [r7, #16]
      /* else MSI < 8Mhz default FLASH_LATENCY_0 0WS */
    }
#endif
  }

  __HAL_FLASH_SET_LATENCY(latency);
 8007b9c:	4b0b      	ldr	r3, [pc, #44]	; (8007bcc <RCC_SetFlashLatencyFromMSIRange+0xbc>)
 8007b9e:	681b      	ldr	r3, [r3, #0]
 8007ba0:	f023 0207 	bic.w	r2, r3, #7
 8007ba4:	4909      	ldr	r1, [pc, #36]	; (8007bcc <RCC_SetFlashLatencyFromMSIRange+0xbc>)
 8007ba6:	693b      	ldr	r3, [r7, #16]
 8007ba8:	4313      	orrs	r3, r2
 8007baa:	600b      	str	r3, [r1, #0]

  /* Check that the new number of wait states is taken into account to access the Flash
     memory by reading the FLASH_ACR register */
  if(__HAL_FLASH_GET_LATENCY() != latency)
 8007bac:	4b07      	ldr	r3, [pc, #28]	; (8007bcc <RCC_SetFlashLatencyFromMSIRange+0xbc>)
 8007bae:	681b      	ldr	r3, [r3, #0]
 8007bb0:	f003 0307 	and.w	r3, r3, #7
 8007bb4:	693a      	ldr	r2, [r7, #16]
 8007bb6:	429a      	cmp	r2, r3
 8007bb8:	d001      	beq.n	8007bbe <RCC_SetFlashLatencyFromMSIRange+0xae>
  {
    return HAL_ERROR;
 8007bba:	2301      	movs	r3, #1
 8007bbc:	e000      	b.n	8007bc0 <RCC_SetFlashLatencyFromMSIRange+0xb0>
  }

  return HAL_OK;
 8007bbe:	2300      	movs	r3, #0
}
 8007bc0:	4618      	mov	r0, r3
 8007bc2:	3718      	adds	r7, #24
 8007bc4:	46bd      	mov	sp, r7
 8007bc6:	bd80      	pop	{r7, pc}
 8007bc8:	40021000 	.word	0x40021000
 8007bcc:	40022000 	.word	0x40022000

08007bd0 <HAL_RCCEx_PeriphCLKConfig>:
  *         the RTC clock source: in this case the access to Backup domain is enabled.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 8007bd0:	b580      	push	{r7, lr}
 8007bd2:	b086      	sub	sp, #24
 8007bd4:	af00      	add	r7, sp, #0
 8007bd6:	6078      	str	r0, [r7, #4]
  uint32_t tmpregister, tickstart;     /* no init needed */
  HAL_StatusTypeDef ret = HAL_OK;      /* Intermediate status */
 8007bd8:	2300      	movs	r3, #0
 8007bda:	74fb      	strb	r3, [r7, #19]
  HAL_StatusTypeDef status = HAL_OK;   /* Final status */
 8007bdc:	2300      	movs	r3, #0
 8007bde:	74bb      	strb	r3, [r7, #18]
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));

#if defined(SAI1)

  /*-------------------------- SAI1 clock source configuration ---------------------*/
  if((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1))
 8007be0:	687b      	ldr	r3, [r7, #4]
 8007be2:	681b      	ldr	r3, [r3, #0]
 8007be4:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8007be8:	2b00      	cmp	r3, #0
 8007bea:	d031      	beq.n	8007c50 <HAL_RCCEx_PeriphCLKConfig+0x80>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SAI1CLK(PeriphClkInit->Sai1ClockSelection));

    switch(PeriphClkInit->Sai1ClockSelection)
 8007bec:	687b      	ldr	r3, [r7, #4]
 8007bee:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8007bf0:	f5b3 0f40 	cmp.w	r3, #12582912	; 0xc00000
 8007bf4:	d01a      	beq.n	8007c2c <HAL_RCCEx_PeriphCLKConfig+0x5c>
 8007bf6:	f5b3 0f40 	cmp.w	r3, #12582912	; 0xc00000
 8007bfa:	d814      	bhi.n	8007c26 <HAL_RCCEx_PeriphCLKConfig+0x56>
 8007bfc:	2b00      	cmp	r3, #0
 8007bfe:	d009      	beq.n	8007c14 <HAL_RCCEx_PeriphCLKConfig+0x44>
 8007c00:	f5b3 0f00 	cmp.w	r3, #8388608	; 0x800000
 8007c04:	d10f      	bne.n	8007c26 <HAL_RCCEx_PeriphCLKConfig+0x56>
    case RCC_SAI1CLKSOURCE_PLL:      /* PLL is used as clock source for SAI1*/
      /* Enable SAI Clock output generated from System PLL . */
#if defined(RCC_PLLSAI2_SUPPORT)
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SAI3CLK);
#else
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SAI2CLK);
 8007c06:	4bac      	ldr	r3, [pc, #688]	; (8007eb8 <HAL_RCCEx_PeriphCLKConfig+0x2e8>)
 8007c08:	68db      	ldr	r3, [r3, #12]
 8007c0a:	4aab      	ldr	r2, [pc, #684]	; (8007eb8 <HAL_RCCEx_PeriphCLKConfig+0x2e8>)
 8007c0c:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8007c10:	60d3      	str	r3, [r2, #12]
#endif /* RCC_PLLSAI2_SUPPORT */
      /* SAI1 clock source config set later after clock selection check */
      break;
 8007c12:	e00c      	b.n	8007c2e <HAL_RCCEx_PeriphCLKConfig+0x5e>

    case RCC_SAI1CLKSOURCE_PLLSAI1:  /* PLLSAI1 is used as clock source for SAI1*/
      /* PLLSAI1 input clock, parameters M, N & P configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_P_UPDATE);
 8007c14:	687b      	ldr	r3, [r7, #4]
 8007c16:	3304      	adds	r3, #4
 8007c18:	2100      	movs	r1, #0
 8007c1a:	4618      	mov	r0, r3
 8007c1c:	f000 f9cc 	bl	8007fb8 <RCCEx_PLLSAI1_Config>
 8007c20:	4603      	mov	r3, r0
 8007c22:	74fb      	strb	r3, [r7, #19]
      /* SAI1 clock source config set later after clock selection check */
      break;
 8007c24:	e003      	b.n	8007c2e <HAL_RCCEx_PeriphCLKConfig+0x5e>
#endif /* STM32L4P5xx || STM32L4Q5xx || STM32L4R5xx || STM32L4R7xx || STM32L4R9xx || STM32L4S5xx || STM32L4S7xx || STM32L4S9xx */
      /* SAI1 clock source config set later after clock selection check */
      break;

    default:
      ret = HAL_ERROR;
 8007c26:	2301      	movs	r3, #1
 8007c28:	74fb      	strb	r3, [r7, #19]
      break;
 8007c2a:	e000      	b.n	8007c2e <HAL_RCCEx_PeriphCLKConfig+0x5e>
      break;
 8007c2c:	bf00      	nop
    }

    if(ret == HAL_OK)
 8007c2e:	7cfb      	ldrb	r3, [r7, #19]
 8007c30:	2b00      	cmp	r3, #0
 8007c32:	d10b      	bne.n	8007c4c <HAL_RCCEx_PeriphCLKConfig+0x7c>
    {
      /* Set the source of SAI1 clock*/
      __HAL_RCC_SAI1_CONFIG(PeriphClkInit->Sai1ClockSelection);
 8007c34:	4ba0      	ldr	r3, [pc, #640]	; (8007eb8 <HAL_RCCEx_PeriphCLKConfig+0x2e8>)
 8007c36:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8007c3a:	f423 0240 	bic.w	r2, r3, #12582912	; 0xc00000
 8007c3e:	687b      	ldr	r3, [r7, #4]
 8007c40:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8007c42:	499d      	ldr	r1, [pc, #628]	; (8007eb8 <HAL_RCCEx_PeriphCLKConfig+0x2e8>)
 8007c44:	4313      	orrs	r3, r2
 8007c46:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
 8007c4a:	e001      	b.n	8007c50 <HAL_RCCEx_PeriphCLKConfig+0x80>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8007c4c:	7cfb      	ldrb	r3, [r7, #19]
 8007c4e:	74bb      	strb	r3, [r7, #18]
    }
  }
#endif /* SAI2 */

  /*-------------------------- RTC clock source configuration ----------------------*/
  if((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC)
 8007c50:	687b      	ldr	r3, [r7, #4]
 8007c52:	681b      	ldr	r3, [r3, #0]
 8007c54:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8007c58:	2b00      	cmp	r3, #0
 8007c5a:	f000 8099 	beq.w	8007d90 <HAL_RCCEx_PeriphCLKConfig+0x1c0>
  {
    FlagStatus       pwrclkchanged = RESET;
 8007c5e:	2300      	movs	r3, #0
 8007c60:	747b      	strb	r3, [r7, #17]

    /* Check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* Enable Power Clock */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED() != 0U)
 8007c62:	4b95      	ldr	r3, [pc, #596]	; (8007eb8 <HAL_RCCEx_PeriphCLKConfig+0x2e8>)
 8007c64:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8007c66:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8007c6a:	2b00      	cmp	r3, #0
 8007c6c:	d101      	bne.n	8007c72 <HAL_RCCEx_PeriphCLKConfig+0xa2>
 8007c6e:	2301      	movs	r3, #1
 8007c70:	e000      	b.n	8007c74 <HAL_RCCEx_PeriphCLKConfig+0xa4>
 8007c72:	2300      	movs	r3, #0
 8007c74:	2b00      	cmp	r3, #0
 8007c76:	d00d      	beq.n	8007c94 <HAL_RCCEx_PeriphCLKConfig+0xc4>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8007c78:	4b8f      	ldr	r3, [pc, #572]	; (8007eb8 <HAL_RCCEx_PeriphCLKConfig+0x2e8>)
 8007c7a:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8007c7c:	4a8e      	ldr	r2, [pc, #568]	; (8007eb8 <HAL_RCCEx_PeriphCLKConfig+0x2e8>)
 8007c7e:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8007c82:	6593      	str	r3, [r2, #88]	; 0x58
 8007c84:	4b8c      	ldr	r3, [pc, #560]	; (8007eb8 <HAL_RCCEx_PeriphCLKConfig+0x2e8>)
 8007c86:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8007c88:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8007c8c:	60bb      	str	r3, [r7, #8]
 8007c8e:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8007c90:	2301      	movs	r3, #1
 8007c92:	747b      	strb	r3, [r7, #17]
    }

    /* Enable write access to Backup domain */
    SET_BIT(PWR->CR1, PWR_CR1_DBP);
 8007c94:	4b89      	ldr	r3, [pc, #548]	; (8007ebc <HAL_RCCEx_PeriphCLKConfig+0x2ec>)
 8007c96:	681b      	ldr	r3, [r3, #0]
 8007c98:	4a88      	ldr	r2, [pc, #544]	; (8007ebc <HAL_RCCEx_PeriphCLKConfig+0x2ec>)
 8007c9a:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8007c9e:	6013      	str	r3, [r2, #0]

    /* Wait for Backup domain Write protection disable */
    tickstart = HAL_GetTick();
 8007ca0:	f7fb fc2a 	bl	80034f8 <HAL_GetTick>
 8007ca4:	60f8      	str	r0, [r7, #12]

    while(READ_BIT(PWR->CR1, PWR_CR1_DBP) == 0U)
 8007ca6:	e009      	b.n	8007cbc <HAL_RCCEx_PeriphCLKConfig+0xec>
    {
      if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8007ca8:	f7fb fc26 	bl	80034f8 <HAL_GetTick>
 8007cac:	4602      	mov	r2, r0
 8007cae:	68fb      	ldr	r3, [r7, #12]
 8007cb0:	1ad3      	subs	r3, r2, r3
 8007cb2:	2b02      	cmp	r3, #2
 8007cb4:	d902      	bls.n	8007cbc <HAL_RCCEx_PeriphCLKConfig+0xec>
      {
        ret = HAL_TIMEOUT;
 8007cb6:	2303      	movs	r3, #3
 8007cb8:	74fb      	strb	r3, [r7, #19]
        break;
 8007cba:	e005      	b.n	8007cc8 <HAL_RCCEx_PeriphCLKConfig+0xf8>
    while(READ_BIT(PWR->CR1, PWR_CR1_DBP) == 0U)
 8007cbc:	4b7f      	ldr	r3, [pc, #508]	; (8007ebc <HAL_RCCEx_PeriphCLKConfig+0x2ec>)
 8007cbe:	681b      	ldr	r3, [r3, #0]
 8007cc0:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8007cc4:	2b00      	cmp	r3, #0
 8007cc6:	d0ef      	beq.n	8007ca8 <HAL_RCCEx_PeriphCLKConfig+0xd8>
      }
    }

    if(ret == HAL_OK)
 8007cc8:	7cfb      	ldrb	r3, [r7, #19]
 8007cca:	2b00      	cmp	r3, #0
 8007ccc:	d155      	bne.n	8007d7a <HAL_RCCEx_PeriphCLKConfig+0x1aa>
    {
      /* Reset the Backup domain only if the RTC Clock source selection is modified from default */
      tmpregister = READ_BIT(RCC->BDCR, RCC_BDCR_RTCSEL);
 8007cce:	4b7a      	ldr	r3, [pc, #488]	; (8007eb8 <HAL_RCCEx_PeriphCLKConfig+0x2e8>)
 8007cd0:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8007cd4:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8007cd8:	617b      	str	r3, [r7, #20]

      if((tmpregister != RCC_RTCCLKSOURCE_NONE) && (tmpregister != PeriphClkInit->RTCClockSelection))
 8007cda:	697b      	ldr	r3, [r7, #20]
 8007cdc:	2b00      	cmp	r3, #0
 8007cde:	d01e      	beq.n	8007d1e <HAL_RCCEx_PeriphCLKConfig+0x14e>
 8007ce0:	687b      	ldr	r3, [r7, #4]
 8007ce2:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8007ce4:	697a      	ldr	r2, [r7, #20]
 8007ce6:	429a      	cmp	r2, r3
 8007ce8:	d019      	beq.n	8007d1e <HAL_RCCEx_PeriphCLKConfig+0x14e>
      {
        /* Store the content of BDCR register before the reset of Backup Domain */
        tmpregister = READ_BIT(RCC->BDCR, ~(RCC_BDCR_RTCSEL));
 8007cea:	4b73      	ldr	r3, [pc, #460]	; (8007eb8 <HAL_RCCEx_PeriphCLKConfig+0x2e8>)
 8007cec:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8007cf0:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8007cf4:	617b      	str	r3, [r7, #20]
        /* RTC Clock selection can be changed only if the Backup Domain is reset */
        __HAL_RCC_BACKUPRESET_FORCE();
 8007cf6:	4b70      	ldr	r3, [pc, #448]	; (8007eb8 <HAL_RCCEx_PeriphCLKConfig+0x2e8>)
 8007cf8:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8007cfc:	4a6e      	ldr	r2, [pc, #440]	; (8007eb8 <HAL_RCCEx_PeriphCLKConfig+0x2e8>)
 8007cfe:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8007d02:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
        __HAL_RCC_BACKUPRESET_RELEASE();
 8007d06:	4b6c      	ldr	r3, [pc, #432]	; (8007eb8 <HAL_RCCEx_PeriphCLKConfig+0x2e8>)
 8007d08:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8007d0c:	4a6a      	ldr	r2, [pc, #424]	; (8007eb8 <HAL_RCCEx_PeriphCLKConfig+0x2e8>)
 8007d0e:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8007d12:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
        /* Restore the Content of BDCR register */
        RCC->BDCR = tmpregister;
 8007d16:	4a68      	ldr	r2, [pc, #416]	; (8007eb8 <HAL_RCCEx_PeriphCLKConfig+0x2e8>)
 8007d18:	697b      	ldr	r3, [r7, #20]
 8007d1a:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
      }

      /* Wait for LSE reactivation if LSE was enable prior to Backup Domain reset */
      if (HAL_IS_BIT_SET(tmpregister, RCC_BDCR_LSEON))
 8007d1e:	697b      	ldr	r3, [r7, #20]
 8007d20:	f003 0301 	and.w	r3, r3, #1
 8007d24:	2b00      	cmp	r3, #0
 8007d26:	d016      	beq.n	8007d56 <HAL_RCCEx_PeriphCLKConfig+0x186>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8007d28:	f7fb fbe6 	bl	80034f8 <HAL_GetTick>
 8007d2c:	60f8      	str	r0, [r7, #12]

        /* Wait till LSE is ready */
        while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8007d2e:	e00b      	b.n	8007d48 <HAL_RCCEx_PeriphCLKConfig+0x178>
        {
          if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8007d30:	f7fb fbe2 	bl	80034f8 <HAL_GetTick>
 8007d34:	4602      	mov	r2, r0
 8007d36:	68fb      	ldr	r3, [r7, #12]
 8007d38:	1ad3      	subs	r3, r2, r3
 8007d3a:	f241 3288 	movw	r2, #5000	; 0x1388
 8007d3e:	4293      	cmp	r3, r2
 8007d40:	d902      	bls.n	8007d48 <HAL_RCCEx_PeriphCLKConfig+0x178>
          {
            ret = HAL_TIMEOUT;
 8007d42:	2303      	movs	r3, #3
 8007d44:	74fb      	strb	r3, [r7, #19]
            break;
 8007d46:	e006      	b.n	8007d56 <HAL_RCCEx_PeriphCLKConfig+0x186>
        while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8007d48:	4b5b      	ldr	r3, [pc, #364]	; (8007eb8 <HAL_RCCEx_PeriphCLKConfig+0x2e8>)
 8007d4a:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8007d4e:	f003 0302 	and.w	r3, r3, #2
 8007d52:	2b00      	cmp	r3, #0
 8007d54:	d0ec      	beq.n	8007d30 <HAL_RCCEx_PeriphCLKConfig+0x160>
          }
        }
      }

      if(ret == HAL_OK)
 8007d56:	7cfb      	ldrb	r3, [r7, #19]
 8007d58:	2b00      	cmp	r3, #0
 8007d5a:	d10b      	bne.n	8007d74 <HAL_RCCEx_PeriphCLKConfig+0x1a4>
      {
        /* Apply new RTC clock source selection */
        __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 8007d5c:	4b56      	ldr	r3, [pc, #344]	; (8007eb8 <HAL_RCCEx_PeriphCLKConfig+0x2e8>)
 8007d5e:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8007d62:	f423 7240 	bic.w	r2, r3, #768	; 0x300
 8007d66:	687b      	ldr	r3, [r7, #4]
 8007d68:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8007d6a:	4953      	ldr	r1, [pc, #332]	; (8007eb8 <HAL_RCCEx_PeriphCLKConfig+0x2e8>)
 8007d6c:	4313      	orrs	r3, r2
 8007d6e:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
 8007d72:	e004      	b.n	8007d7e <HAL_RCCEx_PeriphCLKConfig+0x1ae>
      }
      else
      {
        /* set overall return value */
        status = ret;
 8007d74:	7cfb      	ldrb	r3, [r7, #19]
 8007d76:	74bb      	strb	r3, [r7, #18]
 8007d78:	e001      	b.n	8007d7e <HAL_RCCEx_PeriphCLKConfig+0x1ae>
      }
    }
    else
    {
      /* set overall return value */
      status = ret;
 8007d7a:	7cfb      	ldrb	r3, [r7, #19]
 8007d7c:	74bb      	strb	r3, [r7, #18]
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 8007d7e:	7c7b      	ldrb	r3, [r7, #17]
 8007d80:	2b01      	cmp	r3, #1
 8007d82:	d105      	bne.n	8007d90 <HAL_RCCEx_PeriphCLKConfig+0x1c0>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8007d84:	4b4c      	ldr	r3, [pc, #304]	; (8007eb8 <HAL_RCCEx_PeriphCLKConfig+0x2e8>)
 8007d86:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8007d88:	4a4b      	ldr	r2, [pc, #300]	; (8007eb8 <HAL_RCCEx_PeriphCLKConfig+0x2e8>)
 8007d8a:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8007d8e:	6593      	str	r3, [r2, #88]	; 0x58
    }
  }

  /*-------------------------- USART1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART1) == RCC_PERIPHCLK_USART1)
 8007d90:	687b      	ldr	r3, [r7, #4]
 8007d92:	681b      	ldr	r3, [r3, #0]
 8007d94:	f003 0301 	and.w	r3, r3, #1
 8007d98:	2b00      	cmp	r3, #0
 8007d9a:	d00a      	beq.n	8007db2 <HAL_RCCEx_PeriphCLKConfig+0x1e2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART1CLKSOURCE(PeriphClkInit->Usart1ClockSelection));

    /* Configure the USART1 clock source */
    __HAL_RCC_USART1_CONFIG(PeriphClkInit->Usart1ClockSelection);
 8007d9c:	4b46      	ldr	r3, [pc, #280]	; (8007eb8 <HAL_RCCEx_PeriphCLKConfig+0x2e8>)
 8007d9e:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8007da2:	f023 0203 	bic.w	r2, r3, #3
 8007da6:	687b      	ldr	r3, [r7, #4]
 8007da8:	6a1b      	ldr	r3, [r3, #32]
 8007daa:	4943      	ldr	r1, [pc, #268]	; (8007eb8 <HAL_RCCEx_PeriphCLKConfig+0x2e8>)
 8007dac:	4313      	orrs	r3, r2
 8007dae:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

  /*-------------------------- USART2 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART2) == RCC_PERIPHCLK_USART2)
 8007db2:	687b      	ldr	r3, [r7, #4]
 8007db4:	681b      	ldr	r3, [r3, #0]
 8007db6:	f003 0302 	and.w	r3, r3, #2
 8007dba:	2b00      	cmp	r3, #0
 8007dbc:	d00a      	beq.n	8007dd4 <HAL_RCCEx_PeriphCLKConfig+0x204>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART2CLKSOURCE(PeriphClkInit->Usart2ClockSelection));

    /* Configure the USART2 clock source */
    __HAL_RCC_USART2_CONFIG(PeriphClkInit->Usart2ClockSelection);
 8007dbe:	4b3e      	ldr	r3, [pc, #248]	; (8007eb8 <HAL_RCCEx_PeriphCLKConfig+0x2e8>)
 8007dc0:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8007dc4:	f023 020c 	bic.w	r2, r3, #12
 8007dc8:	687b      	ldr	r3, [r7, #4]
 8007dca:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8007dcc:	493a      	ldr	r1, [pc, #232]	; (8007eb8 <HAL_RCCEx_PeriphCLKConfig+0x2e8>)
 8007dce:	4313      	orrs	r3, r2
 8007dd0:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

#endif /* UART5 */

  /*-------------------------- LPUART1 clock source configuration ------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPUART1) == RCC_PERIPHCLK_LPUART1)
 8007dd4:	687b      	ldr	r3, [r7, #4]
 8007dd6:	681b      	ldr	r3, [r3, #0]
 8007dd8:	f003 0320 	and.w	r3, r3, #32
 8007ddc:	2b00      	cmp	r3, #0
 8007dde:	d00a      	beq.n	8007df6 <HAL_RCCEx_PeriphCLKConfig+0x226>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPUART1CLKSOURCE(PeriphClkInit->Lpuart1ClockSelection));

    /* Configure the LPUART1 clock source */
    __HAL_RCC_LPUART1_CONFIG(PeriphClkInit->Lpuart1ClockSelection);
 8007de0:	4b35      	ldr	r3, [pc, #212]	; (8007eb8 <HAL_RCCEx_PeriphCLKConfig+0x2e8>)
 8007de2:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8007de6:	f423 6240 	bic.w	r2, r3, #3072	; 0xc00
 8007dea:	687b      	ldr	r3, [r7, #4]
 8007dec:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8007dee:	4932      	ldr	r1, [pc, #200]	; (8007eb8 <HAL_RCCEx_PeriphCLKConfig+0x2e8>)
 8007df0:	4313      	orrs	r3, r2
 8007df2:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

  /*-------------------------- LPTIM1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM1) == (RCC_PERIPHCLK_LPTIM1))
 8007df6:	687b      	ldr	r3, [r7, #4]
 8007df8:	681b      	ldr	r3, [r3, #0]
 8007dfa:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8007dfe:	2b00      	cmp	r3, #0
 8007e00:	d00a      	beq.n	8007e18 <HAL_RCCEx_PeriphCLKConfig+0x248>
  {
    assert_param(IS_RCC_LPTIM1CLK(PeriphClkInit->Lptim1ClockSelection));
    __HAL_RCC_LPTIM1_CONFIG(PeriphClkInit->Lptim1ClockSelection);
 8007e02:	4b2d      	ldr	r3, [pc, #180]	; (8007eb8 <HAL_RCCEx_PeriphCLKConfig+0x2e8>)
 8007e04:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8007e08:	f423 2240 	bic.w	r2, r3, #786432	; 0xc0000
 8007e0c:	687b      	ldr	r3, [r7, #4]
 8007e0e:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8007e10:	4929      	ldr	r1, [pc, #164]	; (8007eb8 <HAL_RCCEx_PeriphCLKConfig+0x2e8>)
 8007e12:	4313      	orrs	r3, r2
 8007e14:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

  /*-------------------------- LPTIM2 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM2) == (RCC_PERIPHCLK_LPTIM2))
 8007e18:	687b      	ldr	r3, [r7, #4]
 8007e1a:	681b      	ldr	r3, [r3, #0]
 8007e1c:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8007e20:	2b00      	cmp	r3, #0
 8007e22:	d00a      	beq.n	8007e3a <HAL_RCCEx_PeriphCLKConfig+0x26a>
  {
    assert_param(IS_RCC_LPTIM2CLK(PeriphClkInit->Lptim2ClockSelection));
    __HAL_RCC_LPTIM2_CONFIG(PeriphClkInit->Lptim2ClockSelection);
 8007e24:	4b24      	ldr	r3, [pc, #144]	; (8007eb8 <HAL_RCCEx_PeriphCLKConfig+0x2e8>)
 8007e26:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8007e2a:	f423 1240 	bic.w	r2, r3, #3145728	; 0x300000
 8007e2e:	687b      	ldr	r3, [r7, #4]
 8007e30:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8007e32:	4921      	ldr	r1, [pc, #132]	; (8007eb8 <HAL_RCCEx_PeriphCLKConfig+0x2e8>)
 8007e34:	4313      	orrs	r3, r2
 8007e36:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

  /*-------------------------- I2C1 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C1) == RCC_PERIPHCLK_I2C1)
 8007e3a:	687b      	ldr	r3, [r7, #4]
 8007e3c:	681b      	ldr	r3, [r3, #0]
 8007e3e:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8007e42:	2b00      	cmp	r3, #0
 8007e44:	d00a      	beq.n	8007e5c <HAL_RCCEx_PeriphCLKConfig+0x28c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C1CLKSOURCE(PeriphClkInit->I2c1ClockSelection));

    /* Configure the I2C1 clock source */
    __HAL_RCC_I2C1_CONFIG(PeriphClkInit->I2c1ClockSelection);
 8007e46:	4b1c      	ldr	r3, [pc, #112]	; (8007eb8 <HAL_RCCEx_PeriphCLKConfig+0x2e8>)
 8007e48:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8007e4c:	f423 5240 	bic.w	r2, r3, #12288	; 0x3000
 8007e50:	687b      	ldr	r3, [r7, #4]
 8007e52:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8007e54:	4918      	ldr	r1, [pc, #96]	; (8007eb8 <HAL_RCCEx_PeriphCLKConfig+0x2e8>)
 8007e56:	4313      	orrs	r3, r2
 8007e58:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

#endif /* I2C2 */

  /*-------------------------- I2C3 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C3) == RCC_PERIPHCLK_I2C3)
 8007e5c:	687b      	ldr	r3, [r7, #4]
 8007e5e:	681b      	ldr	r3, [r3, #0]
 8007e60:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8007e64:	2b00      	cmp	r3, #0
 8007e66:	d00a      	beq.n	8007e7e <HAL_RCCEx_PeriphCLKConfig+0x2ae>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C3CLKSOURCE(PeriphClkInit->I2c3ClockSelection));

    /* Configure the I2C3 clock source */
    __HAL_RCC_I2C3_CONFIG(PeriphClkInit->I2c3ClockSelection);
 8007e68:	4b13      	ldr	r3, [pc, #76]	; (8007eb8 <HAL_RCCEx_PeriphCLKConfig+0x2e8>)
 8007e6a:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8007e6e:	f423 3240 	bic.w	r2, r3, #196608	; 0x30000
 8007e72:	687b      	ldr	r3, [r7, #4]
 8007e74:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8007e76:	4910      	ldr	r1, [pc, #64]	; (8007eb8 <HAL_RCCEx_PeriphCLKConfig+0x2e8>)
 8007e78:	4313      	orrs	r3, r2
 8007e7a:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
#endif /* I2C4 */

#if defined(USB_OTG_FS) || defined(USB)

  /*-------------------------- USB clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USB) == (RCC_PERIPHCLK_USB))
 8007e7e:	687b      	ldr	r3, [r7, #4]
 8007e80:	681b      	ldr	r3, [r3, #0]
 8007e82:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 8007e86:	2b00      	cmp	r3, #0
 8007e88:	d02c      	beq.n	8007ee4 <HAL_RCCEx_PeriphCLKConfig+0x314>
  {
    assert_param(IS_RCC_USBCLKSOURCE(PeriphClkInit->UsbClockSelection));
    __HAL_RCC_USB_CONFIG(PeriphClkInit->UsbClockSelection);
 8007e8a:	4b0b      	ldr	r3, [pc, #44]	; (8007eb8 <HAL_RCCEx_PeriphCLKConfig+0x2e8>)
 8007e8c:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8007e90:	f023 6240 	bic.w	r2, r3, #201326592	; 0xc000000
 8007e94:	687b      	ldr	r3, [r7, #4]
 8007e96:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8007e98:	4907      	ldr	r1, [pc, #28]	; (8007eb8 <HAL_RCCEx_PeriphCLKConfig+0x2e8>)
 8007e9a:	4313      	orrs	r3, r2
 8007e9c:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88

    if(PeriphClkInit->UsbClockSelection == RCC_USBCLKSOURCE_PLL)
 8007ea0:	687b      	ldr	r3, [r7, #4]
 8007ea2:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8007ea4:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
 8007ea8:	d10a      	bne.n	8007ec0 <HAL_RCCEx_PeriphCLKConfig+0x2f0>
    {
      /* Enable PLL48M1CLK output clock */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 8007eaa:	4b03      	ldr	r3, [pc, #12]	; (8007eb8 <HAL_RCCEx_PeriphCLKConfig+0x2e8>)
 8007eac:	68db      	ldr	r3, [r3, #12]
 8007eae:	4a02      	ldr	r2, [pc, #8]	; (8007eb8 <HAL_RCCEx_PeriphCLKConfig+0x2e8>)
 8007eb0:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8007eb4:	60d3      	str	r3, [r2, #12]
 8007eb6:	e015      	b.n	8007ee4 <HAL_RCCEx_PeriphCLKConfig+0x314>
 8007eb8:	40021000 	.word	0x40021000
 8007ebc:	40007000 	.word	0x40007000
    }
    else
    {
#if defined(RCC_PLLSAI1_SUPPORT)
      if(PeriphClkInit->UsbClockSelection == RCC_USBCLKSOURCE_PLLSAI1)
 8007ec0:	687b      	ldr	r3, [r7, #4]
 8007ec2:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8007ec4:	f1b3 6f80 	cmp.w	r3, #67108864	; 0x4000000
 8007ec8:	d10c      	bne.n	8007ee4 <HAL_RCCEx_PeriphCLKConfig+0x314>
      {
        /* PLLSAI1 input clock, parameters M, N & Q configuration and clock output (PLLSAI1ClockOut) */
        ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_Q_UPDATE);
 8007eca:	687b      	ldr	r3, [r7, #4]
 8007ecc:	3304      	adds	r3, #4
 8007ece:	2101      	movs	r1, #1
 8007ed0:	4618      	mov	r0, r3
 8007ed2:	f000 f871 	bl	8007fb8 <RCCEx_PLLSAI1_Config>
 8007ed6:	4603      	mov	r3, r0
 8007ed8:	74fb      	strb	r3, [r7, #19]

        if(ret != HAL_OK)
 8007eda:	7cfb      	ldrb	r3, [r7, #19]
 8007edc:	2b00      	cmp	r3, #0
 8007ede:	d001      	beq.n	8007ee4 <HAL_RCCEx_PeriphCLKConfig+0x314>
        {
          /* set overall return value */
          status = ret;
 8007ee0:	7cfb      	ldrb	r3, [r7, #19]
 8007ee2:	74bb      	strb	r3, [r7, #18]
  }

#endif /* SDMMC1 */

  /*-------------------------- RNG clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RNG) == (RCC_PERIPHCLK_RNG))
 8007ee4:	687b      	ldr	r3, [r7, #4]
 8007ee6:	681b      	ldr	r3, [r3, #0]
 8007ee8:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 8007eec:	2b00      	cmp	r3, #0
 8007eee:	d028      	beq.n	8007f42 <HAL_RCCEx_PeriphCLKConfig+0x372>
  {
    assert_param(IS_RCC_RNGCLKSOURCE(PeriphClkInit->RngClockSelection));
    __HAL_RCC_RNG_CONFIG(PeriphClkInit->RngClockSelection);
 8007ef0:	4b30      	ldr	r3, [pc, #192]	; (8007fb4 <HAL_RCCEx_PeriphCLKConfig+0x3e4>)
 8007ef2:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8007ef6:	f023 6240 	bic.w	r2, r3, #201326592	; 0xc000000
 8007efa:	687b      	ldr	r3, [r7, #4]
 8007efc:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8007efe:	492d      	ldr	r1, [pc, #180]	; (8007fb4 <HAL_RCCEx_PeriphCLKConfig+0x3e4>)
 8007f00:	4313      	orrs	r3, r2
 8007f02:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88

    if(PeriphClkInit->RngClockSelection == RCC_RNGCLKSOURCE_PLL)
 8007f06:	687b      	ldr	r3, [r7, #4]
 8007f08:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8007f0a:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
 8007f0e:	d106      	bne.n	8007f1e <HAL_RCCEx_PeriphCLKConfig+0x34e>
    {
      /* Enable PLL48M1CLK output clock */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 8007f10:	4b28      	ldr	r3, [pc, #160]	; (8007fb4 <HAL_RCCEx_PeriphCLKConfig+0x3e4>)
 8007f12:	68db      	ldr	r3, [r3, #12]
 8007f14:	4a27      	ldr	r2, [pc, #156]	; (8007fb4 <HAL_RCCEx_PeriphCLKConfig+0x3e4>)
 8007f16:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8007f1a:	60d3      	str	r3, [r2, #12]
 8007f1c:	e011      	b.n	8007f42 <HAL_RCCEx_PeriphCLKConfig+0x372>
    }
#if defined(RCC_PLLSAI1_SUPPORT)
    else if(PeriphClkInit->RngClockSelection == RCC_RNGCLKSOURCE_PLLSAI1)
 8007f1e:	687b      	ldr	r3, [r7, #4]
 8007f20:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8007f22:	f1b3 6f80 	cmp.w	r3, #67108864	; 0x4000000
 8007f26:	d10c      	bne.n	8007f42 <HAL_RCCEx_PeriphCLKConfig+0x372>
    {
      /* PLLSAI1 input clock, parameters M, N & Q configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_Q_UPDATE);
 8007f28:	687b      	ldr	r3, [r7, #4]
 8007f2a:	3304      	adds	r3, #4
 8007f2c:	2101      	movs	r1, #1
 8007f2e:	4618      	mov	r0, r3
 8007f30:	f000 f842 	bl	8007fb8 <RCCEx_PLLSAI1_Config>
 8007f34:	4603      	mov	r3, r0
 8007f36:	74fb      	strb	r3, [r7, #19]

      if(ret != HAL_OK)
 8007f38:	7cfb      	ldrb	r3, [r7, #19]
 8007f3a:	2b00      	cmp	r3, #0
 8007f3c:	d001      	beq.n	8007f42 <HAL_RCCEx_PeriphCLKConfig+0x372>
      {
        /* set overall return value */
        status = ret;
 8007f3e:	7cfb      	ldrb	r3, [r7, #19]
 8007f40:	74bb      	strb	r3, [r7, #18]
    }
  }

  /*-------------------------- ADC clock source configuration ----------------------*/
#if !defined(STM32L412xx) && !defined(STM32L422xx)
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC) == RCC_PERIPHCLK_ADC)
 8007f42:	687b      	ldr	r3, [r7, #4]
 8007f44:	681b      	ldr	r3, [r3, #0]
 8007f46:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8007f4a:	2b00      	cmp	r3, #0
 8007f4c:	d01c      	beq.n	8007f88 <HAL_RCCEx_PeriphCLKConfig+0x3b8>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ADCCLKSOURCE(PeriphClkInit->AdcClockSelection));

    /* Configure the ADC interface clock source */
    __HAL_RCC_ADC_CONFIG(PeriphClkInit->AdcClockSelection);
 8007f4e:	4b19      	ldr	r3, [pc, #100]	; (8007fb4 <HAL_RCCEx_PeriphCLKConfig+0x3e4>)
 8007f50:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8007f54:	f023 5240 	bic.w	r2, r3, #805306368	; 0x30000000
 8007f58:	687b      	ldr	r3, [r7, #4]
 8007f5a:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8007f5c:	4915      	ldr	r1, [pc, #84]	; (8007fb4 <HAL_RCCEx_PeriphCLKConfig+0x3e4>)
 8007f5e:	4313      	orrs	r3, r2
 8007f60:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88

#if defined(RCC_PLLSAI1_SUPPORT)
    if(PeriphClkInit->AdcClockSelection == RCC_ADCCLKSOURCE_PLLSAI1)
 8007f64:	687b      	ldr	r3, [r7, #4]
 8007f66:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8007f68:	f1b3 5f80 	cmp.w	r3, #268435456	; 0x10000000
 8007f6c:	d10c      	bne.n	8007f88 <HAL_RCCEx_PeriphCLKConfig+0x3b8>
    {
      /* PLLSAI1 input clock, parameters M, N & R configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_R_UPDATE);
 8007f6e:	687b      	ldr	r3, [r7, #4]
 8007f70:	3304      	adds	r3, #4
 8007f72:	2102      	movs	r1, #2
 8007f74:	4618      	mov	r0, r3
 8007f76:	f000 f81f 	bl	8007fb8 <RCCEx_PLLSAI1_Config>
 8007f7a:	4603      	mov	r3, r0
 8007f7c:	74fb      	strb	r3, [r7, #19]

      if(ret != HAL_OK)
 8007f7e:	7cfb      	ldrb	r3, [r7, #19]
 8007f80:	2b00      	cmp	r3, #0
 8007f82:	d001      	beq.n	8007f88 <HAL_RCCEx_PeriphCLKConfig+0x3b8>
      {
        /* set overall return value */
        status = ret;
 8007f84:	7cfb      	ldrb	r3, [r7, #19]
 8007f86:	74bb      	strb	r3, [r7, #18]
#endif /* !STM32L412xx && !STM32L422xx */

#if defined(SWPMI1)

  /*-------------------------- SWPMI1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SWPMI1) == RCC_PERIPHCLK_SWPMI1)
 8007f88:	687b      	ldr	r3, [r7, #4]
 8007f8a:	681b      	ldr	r3, [r3, #0]
 8007f8c:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 8007f90:	2b00      	cmp	r3, #0
 8007f92:	d00a      	beq.n	8007faa <HAL_RCCEx_PeriphCLKConfig+0x3da>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SWPMI1CLKSOURCE(PeriphClkInit->Swpmi1ClockSelection));

    /* Configure the SWPMI1 clock source */
    __HAL_RCC_SWPMI1_CONFIG(PeriphClkInit->Swpmi1ClockSelection);
 8007f94:	4b07      	ldr	r3, [pc, #28]	; (8007fb4 <HAL_RCCEx_PeriphCLKConfig+0x3e4>)
 8007f96:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8007f9a:	f023 4280 	bic.w	r2, r3, #1073741824	; 0x40000000
 8007f9e:	687b      	ldr	r3, [r7, #4]
 8007fa0:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8007fa2:	4904      	ldr	r1, [pc, #16]	; (8007fb4 <HAL_RCCEx_PeriphCLKConfig+0x3e4>)
 8007fa4:	4313      	orrs	r3, r2
 8007fa6:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
    }
  }

#endif /* OCTOSPI1 || OCTOSPI2 */

  return status;
 8007faa:	7cbb      	ldrb	r3, [r7, #18]
}
 8007fac:	4618      	mov	r0, r3
 8007fae:	3718      	adds	r7, #24
 8007fb0:	46bd      	mov	sp, r7
 8007fb2:	bd80      	pop	{r7, pc}
 8007fb4:	40021000 	.word	0x40021000

08007fb8 <RCCEx_PLLSAI1_Config>:
  * @note   PLLSAI1 is temporary disable to apply new parameters
  *
  * @retval HAL status
  */
static HAL_StatusTypeDef RCCEx_PLLSAI1_Config(RCC_PLLSAI1InitTypeDef *PllSai1, uint32_t Divider)
{
 8007fb8:	b580      	push	{r7, lr}
 8007fba:	b084      	sub	sp, #16
 8007fbc:	af00      	add	r7, sp, #0
 8007fbe:	6078      	str	r0, [r7, #4]
 8007fc0:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;
  HAL_StatusTypeDef status = HAL_OK;
 8007fc2:	2300      	movs	r3, #0
 8007fc4:	73fb      	strb	r3, [r7, #15]
  assert_param(IS_RCC_PLLSAI1M_VALUE(PllSai1->PLLSAI1M));
  assert_param(IS_RCC_PLLSAI1N_VALUE(PllSai1->PLLSAI1N));
  assert_param(IS_RCC_PLLSAI1CLOCKOUT_VALUE(PllSai1->PLLSAI1ClockOut));

  /* Check that PLLSAI1 clock source and divider M can be applied */
  if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_NONE)
 8007fc6:	4b74      	ldr	r3, [pc, #464]	; (8008198 <RCCEx_PLLSAI1_Config+0x1e0>)
 8007fc8:	68db      	ldr	r3, [r3, #12]
 8007fca:	f003 0303 	and.w	r3, r3, #3
 8007fce:	2b00      	cmp	r3, #0
 8007fd0:	d018      	beq.n	8008004 <RCCEx_PLLSAI1_Config+0x4c>
  {
    /* PLL clock source and divider M already set, check that no request for change  */
    if((__HAL_RCC_GET_PLL_OSCSOURCE() != PllSai1->PLLSAI1Source)
 8007fd2:	4b71      	ldr	r3, [pc, #452]	; (8008198 <RCCEx_PLLSAI1_Config+0x1e0>)
 8007fd4:	68db      	ldr	r3, [r3, #12]
 8007fd6:	f003 0203 	and.w	r2, r3, #3
 8007fda:	687b      	ldr	r3, [r7, #4]
 8007fdc:	681b      	ldr	r3, [r3, #0]
 8007fde:	429a      	cmp	r2, r3
 8007fe0:	d10d      	bne.n	8007ffe <RCCEx_PLLSAI1_Config+0x46>
       ||
       (PllSai1->PLLSAI1Source == RCC_PLLSOURCE_NONE)
 8007fe2:	687b      	ldr	r3, [r7, #4]
 8007fe4:	681b      	ldr	r3, [r3, #0]
       ||
 8007fe6:	2b00      	cmp	r3, #0
 8007fe8:	d009      	beq.n	8007ffe <RCCEx_PLLSAI1_Config+0x46>
#if !defined(RCC_PLLSAI1M_DIV_1_16_SUPPORT)
       ||
       (((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U) != PllSai1->PLLSAI1M)
 8007fea:	4b6b      	ldr	r3, [pc, #428]	; (8008198 <RCCEx_PLLSAI1_Config+0x1e0>)
 8007fec:	68db      	ldr	r3, [r3, #12]
 8007fee:	091b      	lsrs	r3, r3, #4
 8007ff0:	f003 0307 	and.w	r3, r3, #7
 8007ff4:	1c5a      	adds	r2, r3, #1
 8007ff6:	687b      	ldr	r3, [r7, #4]
 8007ff8:	685b      	ldr	r3, [r3, #4]
       ||
 8007ffa:	429a      	cmp	r2, r3
 8007ffc:	d047      	beq.n	800808e <RCCEx_PLLSAI1_Config+0xd6>
#endif
      )
    {
      status = HAL_ERROR;
 8007ffe:	2301      	movs	r3, #1
 8008000:	73fb      	strb	r3, [r7, #15]
 8008002:	e044      	b.n	800808e <RCCEx_PLLSAI1_Config+0xd6>
    }
  }
  else
  {
    /* Check PLLSAI1 clock source availability */
    switch(PllSai1->PLLSAI1Source)
 8008004:	687b      	ldr	r3, [r7, #4]
 8008006:	681b      	ldr	r3, [r3, #0]
 8008008:	2b03      	cmp	r3, #3
 800800a:	d018      	beq.n	800803e <RCCEx_PLLSAI1_Config+0x86>
 800800c:	2b03      	cmp	r3, #3
 800800e:	d825      	bhi.n	800805c <RCCEx_PLLSAI1_Config+0xa4>
 8008010:	2b01      	cmp	r3, #1
 8008012:	d002      	beq.n	800801a <RCCEx_PLLSAI1_Config+0x62>
 8008014:	2b02      	cmp	r3, #2
 8008016:	d009      	beq.n	800802c <RCCEx_PLLSAI1_Config+0x74>
 8008018:	e020      	b.n	800805c <RCCEx_PLLSAI1_Config+0xa4>
    {
    case RCC_PLLSOURCE_MSI:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_MSIRDY))
 800801a:	4b5f      	ldr	r3, [pc, #380]	; (8008198 <RCCEx_PLLSAI1_Config+0x1e0>)
 800801c:	681b      	ldr	r3, [r3, #0]
 800801e:	f003 0302 	and.w	r3, r3, #2
 8008022:	2b00      	cmp	r3, #0
 8008024:	d11d      	bne.n	8008062 <RCCEx_PLLSAI1_Config+0xaa>
      {
        status = HAL_ERROR;
 8008026:	2301      	movs	r3, #1
 8008028:	73fb      	strb	r3, [r7, #15]
      }
      break;
 800802a:	e01a      	b.n	8008062 <RCCEx_PLLSAI1_Config+0xaa>
    case RCC_PLLSOURCE_HSI:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSIRDY))
 800802c:	4b5a      	ldr	r3, [pc, #360]	; (8008198 <RCCEx_PLLSAI1_Config+0x1e0>)
 800802e:	681b      	ldr	r3, [r3, #0]
 8008030:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8008034:	2b00      	cmp	r3, #0
 8008036:	d116      	bne.n	8008066 <RCCEx_PLLSAI1_Config+0xae>
      {
        status = HAL_ERROR;
 8008038:	2301      	movs	r3, #1
 800803a:	73fb      	strb	r3, [r7, #15]
      }
      break;
 800803c:	e013      	b.n	8008066 <RCCEx_PLLSAI1_Config+0xae>
    case RCC_PLLSOURCE_HSE:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSERDY))
 800803e:	4b56      	ldr	r3, [pc, #344]	; (8008198 <RCCEx_PLLSAI1_Config+0x1e0>)
 8008040:	681b      	ldr	r3, [r3, #0]
 8008042:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8008046:	2b00      	cmp	r3, #0
 8008048:	d10f      	bne.n	800806a <RCCEx_PLLSAI1_Config+0xb2>
      {
        if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSEBYP))
 800804a:	4b53      	ldr	r3, [pc, #332]	; (8008198 <RCCEx_PLLSAI1_Config+0x1e0>)
 800804c:	681b      	ldr	r3, [r3, #0]
 800804e:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 8008052:	2b00      	cmp	r3, #0
 8008054:	d109      	bne.n	800806a <RCCEx_PLLSAI1_Config+0xb2>
        {
          status = HAL_ERROR;
 8008056:	2301      	movs	r3, #1
 8008058:	73fb      	strb	r3, [r7, #15]
        }
      }
      break;
 800805a:	e006      	b.n	800806a <RCCEx_PLLSAI1_Config+0xb2>
    default:
      status = HAL_ERROR;
 800805c:	2301      	movs	r3, #1
 800805e:	73fb      	strb	r3, [r7, #15]
      break;
 8008060:	e004      	b.n	800806c <RCCEx_PLLSAI1_Config+0xb4>
      break;
 8008062:	bf00      	nop
 8008064:	e002      	b.n	800806c <RCCEx_PLLSAI1_Config+0xb4>
      break;
 8008066:	bf00      	nop
 8008068:	e000      	b.n	800806c <RCCEx_PLLSAI1_Config+0xb4>
      break;
 800806a:	bf00      	nop
    }

    if(status == HAL_OK)
 800806c:	7bfb      	ldrb	r3, [r7, #15]
 800806e:	2b00      	cmp	r3, #0
 8008070:	d10d      	bne.n	800808e <RCCEx_PLLSAI1_Config+0xd6>
#if defined(RCC_PLLSAI1M_DIV_1_16_SUPPORT)
      /* Set PLLSAI1 clock source */
      MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC, PllSai1->PLLSAI1Source);
#else
      /* Set PLLSAI1 clock source and divider M */
      MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC | RCC_PLLCFGR_PLLM, PllSai1->PLLSAI1Source | (PllSai1->PLLSAI1M - 1U) << RCC_PLLCFGR_PLLM_Pos);
 8008072:	4b49      	ldr	r3, [pc, #292]	; (8008198 <RCCEx_PLLSAI1_Config+0x1e0>)
 8008074:	68db      	ldr	r3, [r3, #12]
 8008076:	f023 0273 	bic.w	r2, r3, #115	; 0x73
 800807a:	687b      	ldr	r3, [r7, #4]
 800807c:	6819      	ldr	r1, [r3, #0]
 800807e:	687b      	ldr	r3, [r7, #4]
 8008080:	685b      	ldr	r3, [r3, #4]
 8008082:	3b01      	subs	r3, #1
 8008084:	011b      	lsls	r3, r3, #4
 8008086:	430b      	orrs	r3, r1
 8008088:	4943      	ldr	r1, [pc, #268]	; (8008198 <RCCEx_PLLSAI1_Config+0x1e0>)
 800808a:	4313      	orrs	r3, r2
 800808c:	60cb      	str	r3, [r1, #12]
#endif
    }
  }

  if(status == HAL_OK)
 800808e:	7bfb      	ldrb	r3, [r7, #15]
 8008090:	2b00      	cmp	r3, #0
 8008092:	d17c      	bne.n	800818e <RCCEx_PLLSAI1_Config+0x1d6>
  {
    /* Disable the PLLSAI1 */
    __HAL_RCC_PLLSAI1_DISABLE();
 8008094:	4b40      	ldr	r3, [pc, #256]	; (8008198 <RCCEx_PLLSAI1_Config+0x1e0>)
 8008096:	681b      	ldr	r3, [r3, #0]
 8008098:	4a3f      	ldr	r2, [pc, #252]	; (8008198 <RCCEx_PLLSAI1_Config+0x1e0>)
 800809a:	f023 6380 	bic.w	r3, r3, #67108864	; 0x4000000
 800809e:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 80080a0:	f7fb fa2a 	bl	80034f8 <HAL_GetTick>
 80080a4:	60b8      	str	r0, [r7, #8]

    /* Wait till PLLSAI1 is ready to be updated */
    while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) != 0U)
 80080a6:	e009      	b.n	80080bc <RCCEx_PLLSAI1_Config+0x104>
    {
      if((HAL_GetTick() - tickstart) > PLLSAI1_TIMEOUT_VALUE)
 80080a8:	f7fb fa26 	bl	80034f8 <HAL_GetTick>
 80080ac:	4602      	mov	r2, r0
 80080ae:	68bb      	ldr	r3, [r7, #8]
 80080b0:	1ad3      	subs	r3, r2, r3
 80080b2:	2b02      	cmp	r3, #2
 80080b4:	d902      	bls.n	80080bc <RCCEx_PLLSAI1_Config+0x104>
      {
        status = HAL_TIMEOUT;
 80080b6:	2303      	movs	r3, #3
 80080b8:	73fb      	strb	r3, [r7, #15]
        break;
 80080ba:	e005      	b.n	80080c8 <RCCEx_PLLSAI1_Config+0x110>
    while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) != 0U)
 80080bc:	4b36      	ldr	r3, [pc, #216]	; (8008198 <RCCEx_PLLSAI1_Config+0x1e0>)
 80080be:	681b      	ldr	r3, [r3, #0]
 80080c0:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 80080c4:	2b00      	cmp	r3, #0
 80080c6:	d1ef      	bne.n	80080a8 <RCCEx_PLLSAI1_Config+0xf0>
      }
    }

    if(status == HAL_OK)
 80080c8:	7bfb      	ldrb	r3, [r7, #15]
 80080ca:	2b00      	cmp	r3, #0
 80080cc:	d15f      	bne.n	800818e <RCCEx_PLLSAI1_Config+0x1d6>
    {
      if(Divider == DIVIDER_P_UPDATE)
 80080ce:	683b      	ldr	r3, [r7, #0]
 80080d0:	2b00      	cmp	r3, #0
 80080d2:	d110      	bne.n	80080f6 <RCCEx_PLLSAI1_Config+0x13e>
#endif /* RCC_PLLSAI1P_DIV_2_31_SUPPORT */

#else
        /* Configure the PLLSAI1 Division factor P and Multiplication factor N*/
#if defined(RCC_PLLSAI1P_DIV_2_31_SUPPORT)
        MODIFY_REG(RCC->PLLSAI1CFGR,
 80080d4:	4b30      	ldr	r3, [pc, #192]	; (8008198 <RCCEx_PLLSAI1_Config+0x1e0>)
 80080d6:	691b      	ldr	r3, [r3, #16]
 80080d8:	f023 4378 	bic.w	r3, r3, #4160749568	; 0xf8000000
 80080dc:	f423 43fe 	bic.w	r3, r3, #32512	; 0x7f00
 80080e0:	687a      	ldr	r2, [r7, #4]
 80080e2:	6892      	ldr	r2, [r2, #8]
 80080e4:	0211      	lsls	r1, r2, #8
 80080e6:	687a      	ldr	r2, [r7, #4]
 80080e8:	68d2      	ldr	r2, [r2, #12]
 80080ea:	06d2      	lsls	r2, r2, #27
 80080ec:	430a      	orrs	r2, r1
 80080ee:	492a      	ldr	r1, [pc, #168]	; (8008198 <RCCEx_PLLSAI1_Config+0x1e0>)
 80080f0:	4313      	orrs	r3, r2
 80080f2:	610b      	str	r3, [r1, #16]
 80080f4:	e027      	b.n	8008146 <RCCEx_PLLSAI1_Config+0x18e>
                   ((PllSai1->PLLSAI1P >> 4U) << RCC_PLLSAI1CFGR_PLLSAI1P_Pos));
#endif /* RCC_PLLSAI1P_DIV_2_31_SUPPORT */

#endif /* RCC_PLLSAI1M_DIV_1_16_SUPPORT */
      }
      else if(Divider == DIVIDER_Q_UPDATE)
 80080f6:	683b      	ldr	r3, [r7, #0]
 80080f8:	2b01      	cmp	r3, #1
 80080fa:	d112      	bne.n	8008122 <RCCEx_PLLSAI1_Config+0x16a>
                   (PllSai1->PLLSAI1N << RCC_PLLSAI1CFGR_PLLSAI1N_Pos) |
                   (((PllSai1->PLLSAI1Q >> 1U) - 1U) << RCC_PLLSAI1CFGR_PLLSAI1Q_Pos) |
                   ((PllSai1->PLLSAI1M - 1U) << RCC_PLLSAI1CFGR_PLLSAI1M_Pos));
#else
        /* Configure the PLLSAI1 Division factor Q and Multiplication factor N*/
        MODIFY_REG(RCC->PLLSAI1CFGR,
 80080fc:	4b26      	ldr	r3, [pc, #152]	; (8008198 <RCCEx_PLLSAI1_Config+0x1e0>)
 80080fe:	691b      	ldr	r3, [r3, #16]
 8008100:	f423 03c0 	bic.w	r3, r3, #6291456	; 0x600000
 8008104:	f423 43fe 	bic.w	r3, r3, #32512	; 0x7f00
 8008108:	687a      	ldr	r2, [r7, #4]
 800810a:	6892      	ldr	r2, [r2, #8]
 800810c:	0211      	lsls	r1, r2, #8
 800810e:	687a      	ldr	r2, [r7, #4]
 8008110:	6912      	ldr	r2, [r2, #16]
 8008112:	0852      	lsrs	r2, r2, #1
 8008114:	3a01      	subs	r2, #1
 8008116:	0552      	lsls	r2, r2, #21
 8008118:	430a      	orrs	r2, r1
 800811a:	491f      	ldr	r1, [pc, #124]	; (8008198 <RCCEx_PLLSAI1_Config+0x1e0>)
 800811c:	4313      	orrs	r3, r2
 800811e:	610b      	str	r3, [r1, #16]
 8008120:	e011      	b.n	8008146 <RCCEx_PLLSAI1_Config+0x18e>
                   (PllSai1->PLLSAI1N << RCC_PLLSAI1CFGR_PLLSAI1N_Pos) |
                   (((PllSai1->PLLSAI1R >> 1U) - 1U) << RCC_PLLSAI1CFGR_PLLSAI1R_Pos) |
                   ((PllSai1->PLLSAI1M - 1U) << RCC_PLLSAI1CFGR_PLLSAI1M_Pos));
#else
        /* Configure the PLLSAI1 Division factor R and Multiplication factor N*/
        MODIFY_REG(RCC->PLLSAI1CFGR,
 8008122:	4b1d      	ldr	r3, [pc, #116]	; (8008198 <RCCEx_PLLSAI1_Config+0x1e0>)
 8008124:	691b      	ldr	r3, [r3, #16]
 8008126:	f023 63c0 	bic.w	r3, r3, #100663296	; 0x6000000
 800812a:	f423 43fe 	bic.w	r3, r3, #32512	; 0x7f00
 800812e:	687a      	ldr	r2, [r7, #4]
 8008130:	6892      	ldr	r2, [r2, #8]
 8008132:	0211      	lsls	r1, r2, #8
 8008134:	687a      	ldr	r2, [r7, #4]
 8008136:	6952      	ldr	r2, [r2, #20]
 8008138:	0852      	lsrs	r2, r2, #1
 800813a:	3a01      	subs	r2, #1
 800813c:	0652      	lsls	r2, r2, #25
 800813e:	430a      	orrs	r2, r1
 8008140:	4915      	ldr	r1, [pc, #84]	; (8008198 <RCCEx_PLLSAI1_Config+0x1e0>)
 8008142:	4313      	orrs	r3, r2
 8008144:	610b      	str	r3, [r1, #16]
                   (((PllSai1->PLLSAI1R >> 1U) - 1U) << RCC_PLLSAI1CFGR_PLLSAI1R_Pos));
#endif /* RCC_PLLSAI1M_DIV_1_16_SUPPORT */
      }

      /* Enable the PLLSAI1 again by setting PLLSAI1ON to 1*/
      __HAL_RCC_PLLSAI1_ENABLE();
 8008146:	4b14      	ldr	r3, [pc, #80]	; (8008198 <RCCEx_PLLSAI1_Config+0x1e0>)
 8008148:	681b      	ldr	r3, [r3, #0]
 800814a:	4a13      	ldr	r2, [pc, #76]	; (8008198 <RCCEx_PLLSAI1_Config+0x1e0>)
 800814c:	f043 6380 	orr.w	r3, r3, #67108864	; 0x4000000
 8008150:	6013      	str	r3, [r2, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8008152:	f7fb f9d1 	bl	80034f8 <HAL_GetTick>
 8008156:	60b8      	str	r0, [r7, #8]

      /* Wait till PLLSAI1 is ready */
      while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) == 0U)
 8008158:	e009      	b.n	800816e <RCCEx_PLLSAI1_Config+0x1b6>
      {
        if((HAL_GetTick() - tickstart) > PLLSAI1_TIMEOUT_VALUE)
 800815a:	f7fb f9cd 	bl	80034f8 <HAL_GetTick>
 800815e:	4602      	mov	r2, r0
 8008160:	68bb      	ldr	r3, [r7, #8]
 8008162:	1ad3      	subs	r3, r2, r3
 8008164:	2b02      	cmp	r3, #2
 8008166:	d902      	bls.n	800816e <RCCEx_PLLSAI1_Config+0x1b6>
        {
          status = HAL_TIMEOUT;
 8008168:	2303      	movs	r3, #3
 800816a:	73fb      	strb	r3, [r7, #15]
          break;
 800816c:	e005      	b.n	800817a <RCCEx_PLLSAI1_Config+0x1c2>
      while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) == 0U)
 800816e:	4b0a      	ldr	r3, [pc, #40]	; (8008198 <RCCEx_PLLSAI1_Config+0x1e0>)
 8008170:	681b      	ldr	r3, [r3, #0]
 8008172:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 8008176:	2b00      	cmp	r3, #0
 8008178:	d0ef      	beq.n	800815a <RCCEx_PLLSAI1_Config+0x1a2>
        }
      }

      if(status == HAL_OK)
 800817a:	7bfb      	ldrb	r3, [r7, #15]
 800817c:	2b00      	cmp	r3, #0
 800817e:	d106      	bne.n	800818e <RCCEx_PLLSAI1_Config+0x1d6>
      {
        /* Configure the PLLSAI1 Clock output(s) */
        __HAL_RCC_PLLSAI1CLKOUT_ENABLE(PllSai1->PLLSAI1ClockOut);
 8008180:	4b05      	ldr	r3, [pc, #20]	; (8008198 <RCCEx_PLLSAI1_Config+0x1e0>)
 8008182:	691a      	ldr	r2, [r3, #16]
 8008184:	687b      	ldr	r3, [r7, #4]
 8008186:	699b      	ldr	r3, [r3, #24]
 8008188:	4903      	ldr	r1, [pc, #12]	; (8008198 <RCCEx_PLLSAI1_Config+0x1e0>)
 800818a:	4313      	orrs	r3, r2
 800818c:	610b      	str	r3, [r1, #16]
      }
    }
  }

  return status;
 800818e:	7bfb      	ldrb	r3, [r7, #15]
}
 8008190:	4618      	mov	r0, r3
 8008192:	3710      	adds	r7, #16
 8008194:	46bd      	mov	sp, r7
 8008196:	bd80      	pop	{r7, pc}
 8008198:	40021000 	.word	0x40021000

0800819c <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 800819c:	b580      	push	{r7, lr}
 800819e:	b082      	sub	sp, #8
 80081a0:	af00      	add	r7, sp, #0
 80081a2:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 80081a4:	687b      	ldr	r3, [r7, #4]
 80081a6:	2b00      	cmp	r3, #0
 80081a8:	d101      	bne.n	80081ae <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 80081aa:	2301      	movs	r3, #1
 80081ac:	e049      	b.n	8008242 <HAL_TIM_Base_Init+0xa6>
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 80081ae:	687b      	ldr	r3, [r7, #4]
 80081b0:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 80081b4:	b2db      	uxtb	r3, r3
 80081b6:	2b00      	cmp	r3, #0
 80081b8:	d106      	bne.n	80081c8 <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 80081ba:	687b      	ldr	r3, [r7, #4]
 80081bc:	2200      	movs	r2, #0
 80081be:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 80081c2:	6878      	ldr	r0, [r7, #4]
 80081c4:	f7fa ff20 	bl	8003008 <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 80081c8:	687b      	ldr	r3, [r7, #4]
 80081ca:	2202      	movs	r2, #2
 80081cc:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 80081d0:	687b      	ldr	r3, [r7, #4]
 80081d2:	681a      	ldr	r2, [r3, #0]
 80081d4:	687b      	ldr	r3, [r7, #4]
 80081d6:	3304      	adds	r3, #4
 80081d8:	4619      	mov	r1, r3
 80081da:	4610      	mov	r0, r2
 80081dc:	f000 fcee 	bl	8008bbc <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 80081e0:	687b      	ldr	r3, [r7, #4]
 80081e2:	2201      	movs	r2, #1
 80081e4:	f883 2048 	strb.w	r2, [r3, #72]	; 0x48

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 80081e8:	687b      	ldr	r3, [r7, #4]
 80081ea:	2201      	movs	r2, #1
 80081ec:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 80081f0:	687b      	ldr	r3, [r7, #4]
 80081f2:	2201      	movs	r2, #1
 80081f4:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 80081f8:	687b      	ldr	r3, [r7, #4]
 80081fa:	2201      	movs	r2, #1
 80081fc:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 8008200:	687b      	ldr	r3, [r7, #4]
 8008202:	2201      	movs	r2, #1
 8008204:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
 8008208:	687b      	ldr	r3, [r7, #4]
 800820a:	2201      	movs	r2, #1
 800820c:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 8008210:	687b      	ldr	r3, [r7, #4]
 8008212:	2201      	movs	r2, #1
 8008214:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8008218:	687b      	ldr	r3, [r7, #4]
 800821a:	2201      	movs	r2, #1
 800821c:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 8008220:	687b      	ldr	r3, [r7, #4]
 8008222:	2201      	movs	r2, #1
 8008224:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
 8008228:	687b      	ldr	r3, [r7, #4]
 800822a:	2201      	movs	r2, #1
 800822c:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46
 8008230:	687b      	ldr	r3, [r7, #4]
 8008232:	2201      	movs	r2, #1
 8008234:	f883 2047 	strb.w	r2, [r3, #71]	; 0x47

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8008238:	687b      	ldr	r3, [r7, #4]
 800823a:	2201      	movs	r2, #1
 800823c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 8008240:	2300      	movs	r3, #0
}
 8008242:	4618      	mov	r0, r3
 8008244:	3708      	adds	r7, #8
 8008246:	46bd      	mov	sp, r7
 8008248:	bd80      	pop	{r7, pc}
	...

0800824c <HAL_TIM_Base_Start_IT>:
  * @brief  Starts the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
 800824c:	b480      	push	{r7}
 800824e:	b085      	sub	sp, #20
 8008250:	af00      	add	r7, sp, #0
 8008252:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 8008254:	687b      	ldr	r3, [r7, #4]
 8008256:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 800825a:	b2db      	uxtb	r3, r3
 800825c:	2b01      	cmp	r3, #1
 800825e:	d001      	beq.n	8008264 <HAL_TIM_Base_Start_IT+0x18>
  {
    return HAL_ERROR;
 8008260:	2301      	movs	r3, #1
 8008262:	e03b      	b.n	80082dc <HAL_TIM_Base_Start_IT+0x90>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8008264:	687b      	ldr	r3, [r7, #4]
 8008266:	2202      	movs	r2, #2
 8008268:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 800826c:	687b      	ldr	r3, [r7, #4]
 800826e:	681b      	ldr	r3, [r3, #0]
 8008270:	68da      	ldr	r2, [r3, #12]
 8008272:	687b      	ldr	r3, [r7, #4]
 8008274:	681b      	ldr	r3, [r3, #0]
 8008276:	f042 0201 	orr.w	r2, r2, #1
 800827a:	60da      	str	r2, [r3, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 800827c:	687b      	ldr	r3, [r7, #4]
 800827e:	681b      	ldr	r3, [r3, #0]
 8008280:	4a19      	ldr	r2, [pc, #100]	; (80082e8 <HAL_TIM_Base_Start_IT+0x9c>)
 8008282:	4293      	cmp	r3, r2
 8008284:	d009      	beq.n	800829a <HAL_TIM_Base_Start_IT+0x4e>
 8008286:	687b      	ldr	r3, [r7, #4]
 8008288:	681b      	ldr	r3, [r3, #0]
 800828a:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 800828e:	d004      	beq.n	800829a <HAL_TIM_Base_Start_IT+0x4e>
 8008290:	687b      	ldr	r3, [r7, #4]
 8008292:	681b      	ldr	r3, [r3, #0]
 8008294:	4a15      	ldr	r2, [pc, #84]	; (80082ec <HAL_TIM_Base_Start_IT+0xa0>)
 8008296:	4293      	cmp	r3, r2
 8008298:	d115      	bne.n	80082c6 <HAL_TIM_Base_Start_IT+0x7a>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 800829a:	687b      	ldr	r3, [r7, #4]
 800829c:	681b      	ldr	r3, [r3, #0]
 800829e:	689a      	ldr	r2, [r3, #8]
 80082a0:	4b13      	ldr	r3, [pc, #76]	; (80082f0 <HAL_TIM_Base_Start_IT+0xa4>)
 80082a2:	4013      	ands	r3, r2
 80082a4:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80082a6:	68fb      	ldr	r3, [r7, #12]
 80082a8:	2b06      	cmp	r3, #6
 80082aa:	d015      	beq.n	80082d8 <HAL_TIM_Base_Start_IT+0x8c>
 80082ac:	68fb      	ldr	r3, [r7, #12]
 80082ae:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 80082b2:	d011      	beq.n	80082d8 <HAL_TIM_Base_Start_IT+0x8c>
    {
      __HAL_TIM_ENABLE(htim);
 80082b4:	687b      	ldr	r3, [r7, #4]
 80082b6:	681b      	ldr	r3, [r3, #0]
 80082b8:	681a      	ldr	r2, [r3, #0]
 80082ba:	687b      	ldr	r3, [r7, #4]
 80082bc:	681b      	ldr	r3, [r3, #0]
 80082be:	f042 0201 	orr.w	r2, r2, #1
 80082c2:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80082c4:	e008      	b.n	80082d8 <HAL_TIM_Base_Start_IT+0x8c>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 80082c6:	687b      	ldr	r3, [r7, #4]
 80082c8:	681b      	ldr	r3, [r3, #0]
 80082ca:	681a      	ldr	r2, [r3, #0]
 80082cc:	687b      	ldr	r3, [r7, #4]
 80082ce:	681b      	ldr	r3, [r3, #0]
 80082d0:	f042 0201 	orr.w	r2, r2, #1
 80082d4:	601a      	str	r2, [r3, #0]
 80082d6:	e000      	b.n	80082da <HAL_TIM_Base_Start_IT+0x8e>
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80082d8:	bf00      	nop
  }

  /* Return function status */
  return HAL_OK;
 80082da:	2300      	movs	r3, #0
}
 80082dc:	4618      	mov	r0, r3
 80082de:	3714      	adds	r7, #20
 80082e0:	46bd      	mov	sp, r7
 80082e2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80082e6:	4770      	bx	lr
 80082e8:	40012c00 	.word	0x40012c00
 80082ec:	40014000 	.word	0x40014000
 80082f0:	00010007 	.word	0x00010007

080082f4 <HAL_TIM_OC_Init>:
  *         Ex: call @ref HAL_TIM_OC_DeInit() before HAL_TIM_OC_Init()
  * @param  htim TIM Output Compare handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_OC_Init(TIM_HandleTypeDef *htim)
{
 80082f4:	b580      	push	{r7, lr}
 80082f6:	b082      	sub	sp, #8
 80082f8:	af00      	add	r7, sp, #0
 80082fa:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 80082fc:	687b      	ldr	r3, [r7, #4]
 80082fe:	2b00      	cmp	r3, #0
 8008300:	d101      	bne.n	8008306 <HAL_TIM_OC_Init+0x12>
  {
    return HAL_ERROR;
 8008302:	2301      	movs	r3, #1
 8008304:	e049      	b.n	800839a <HAL_TIM_OC_Init+0xa6>
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8008306:	687b      	ldr	r3, [r7, #4]
 8008308:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 800830c:	b2db      	uxtb	r3, r3
 800830e:	2b00      	cmp	r3, #0
 8008310:	d106      	bne.n	8008320 <HAL_TIM_OC_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8008312:	687b      	ldr	r3, [r7, #4]
 8008314:	2200      	movs	r2, #0
 8008316:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->OC_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_OC_MspInit(htim);
 800831a:	6878      	ldr	r0, [r7, #4]
 800831c:	f7fa fe50 	bl	8002fc0 <HAL_TIM_OC_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8008320:	687b      	ldr	r3, [r7, #4]
 8008322:	2202      	movs	r2, #2
 8008324:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Init the base time for the Output Compare */
  TIM_Base_SetConfig(htim->Instance,  &htim->Init);
 8008328:	687b      	ldr	r3, [r7, #4]
 800832a:	681a      	ldr	r2, [r3, #0]
 800832c:	687b      	ldr	r3, [r7, #4]
 800832e:	3304      	adds	r3, #4
 8008330:	4619      	mov	r1, r3
 8008332:	4610      	mov	r0, r2
 8008334:	f000 fc42 	bl	8008bbc <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8008338:	687b      	ldr	r3, [r7, #4]
 800833a:	2201      	movs	r2, #1
 800833c:	f883 2048 	strb.w	r2, [r3, #72]	; 0x48

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8008340:	687b      	ldr	r3, [r7, #4]
 8008342:	2201      	movs	r2, #1
 8008344:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 8008348:	687b      	ldr	r3, [r7, #4]
 800834a:	2201      	movs	r2, #1
 800834c:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 8008350:	687b      	ldr	r3, [r7, #4]
 8008352:	2201      	movs	r2, #1
 8008354:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 8008358:	687b      	ldr	r3, [r7, #4]
 800835a:	2201      	movs	r2, #1
 800835c:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
 8008360:	687b      	ldr	r3, [r7, #4]
 8008362:	2201      	movs	r2, #1
 8008364:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 8008368:	687b      	ldr	r3, [r7, #4]
 800836a:	2201      	movs	r2, #1
 800836c:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8008370:	687b      	ldr	r3, [r7, #4]
 8008372:	2201      	movs	r2, #1
 8008374:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 8008378:	687b      	ldr	r3, [r7, #4]
 800837a:	2201      	movs	r2, #1
 800837c:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
 8008380:	687b      	ldr	r3, [r7, #4]
 8008382:	2201      	movs	r2, #1
 8008384:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46
 8008388:	687b      	ldr	r3, [r7, #4]
 800838a:	2201      	movs	r2, #1
 800838c:	f883 2047 	strb.w	r2, [r3, #71]	; 0x47

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8008390:	687b      	ldr	r3, [r7, #4]
 8008392:	2201      	movs	r2, #1
 8008394:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 8008398:	2300      	movs	r3, #0
}
 800839a:	4618      	mov	r0, r3
 800839c:	3708      	adds	r7, #8
 800839e:	46bd      	mov	sp, r7
 80083a0:	bd80      	pop	{r7, pc}

080083a2 <HAL_TIM_PWM_Init>:
  *         Ex: call @ref HAL_TIM_PWM_DeInit() before HAL_TIM_PWM_Init()
  * @param  htim TIM PWM handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Init(TIM_HandleTypeDef *htim)
{
 80083a2:	b580      	push	{r7, lr}
 80083a4:	b082      	sub	sp, #8
 80083a6:	af00      	add	r7, sp, #0
 80083a8:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 80083aa:	687b      	ldr	r3, [r7, #4]
 80083ac:	2b00      	cmp	r3, #0
 80083ae:	d101      	bne.n	80083b4 <HAL_TIM_PWM_Init+0x12>
  {
    return HAL_ERROR;
 80083b0:	2301      	movs	r3, #1
 80083b2:	e049      	b.n	8008448 <HAL_TIM_PWM_Init+0xa6>
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 80083b4:	687b      	ldr	r3, [r7, #4]
 80083b6:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 80083ba:	b2db      	uxtb	r3, r3
 80083bc:	2b00      	cmp	r3, #0
 80083be:	d106      	bne.n	80083ce <HAL_TIM_PWM_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 80083c0:	687b      	ldr	r3, [r7, #4]
 80083c2:	2200      	movs	r2, #0
 80083c4:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->PWM_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_PWM_MspInit(htim);
 80083c8:	6878      	ldr	r0, [r7, #4]
 80083ca:	f7fa fdd9 	bl	8002f80 <HAL_TIM_PWM_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 80083ce:	687b      	ldr	r3, [r7, #4]
 80083d0:	2202      	movs	r2, #2
 80083d2:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Init the base time for the PWM */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 80083d6:	687b      	ldr	r3, [r7, #4]
 80083d8:	681a      	ldr	r2, [r3, #0]
 80083da:	687b      	ldr	r3, [r7, #4]
 80083dc:	3304      	adds	r3, #4
 80083de:	4619      	mov	r1, r3
 80083e0:	4610      	mov	r0, r2
 80083e2:	f000 fbeb 	bl	8008bbc <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 80083e6:	687b      	ldr	r3, [r7, #4]
 80083e8:	2201      	movs	r2, #1
 80083ea:	f883 2048 	strb.w	r2, [r3, #72]	; 0x48

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 80083ee:	687b      	ldr	r3, [r7, #4]
 80083f0:	2201      	movs	r2, #1
 80083f2:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 80083f6:	687b      	ldr	r3, [r7, #4]
 80083f8:	2201      	movs	r2, #1
 80083fa:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 80083fe:	687b      	ldr	r3, [r7, #4]
 8008400:	2201      	movs	r2, #1
 8008402:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 8008406:	687b      	ldr	r3, [r7, #4]
 8008408:	2201      	movs	r2, #1
 800840a:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
 800840e:	687b      	ldr	r3, [r7, #4]
 8008410:	2201      	movs	r2, #1
 8008412:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 8008416:	687b      	ldr	r3, [r7, #4]
 8008418:	2201      	movs	r2, #1
 800841a:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 800841e:	687b      	ldr	r3, [r7, #4]
 8008420:	2201      	movs	r2, #1
 8008422:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 8008426:	687b      	ldr	r3, [r7, #4]
 8008428:	2201      	movs	r2, #1
 800842a:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
 800842e:	687b      	ldr	r3, [r7, #4]
 8008430:	2201      	movs	r2, #1
 8008432:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46
 8008436:	687b      	ldr	r3, [r7, #4]
 8008438:	2201      	movs	r2, #1
 800843a:	f883 2047 	strb.w	r2, [r3, #71]	; 0x47

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 800843e:	687b      	ldr	r3, [r7, #4]
 8008440:	2201      	movs	r2, #1
 8008442:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 8008446:	2300      	movs	r3, #0
}
 8008448:	4618      	mov	r0, r3
 800844a:	3708      	adds	r7, #8
 800844c:	46bd      	mov	sp, r7
 800844e:	bd80      	pop	{r7, pc}

08008450 <HAL_TIM_PWM_Start>:
  *            @arg TIM_CHANNEL_5: TIM Channel 5 selected
  *            @arg TIM_CHANNEL_6: TIM Channel 6 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Start(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 8008450:	b580      	push	{r7, lr}
 8008452:	b084      	sub	sp, #16
 8008454:	af00      	add	r7, sp, #0
 8008456:	6078      	str	r0, [r7, #4]
 8008458:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_TIM_CCX_INSTANCE(htim->Instance, Channel));

  /* Check the TIM channel state */
  if (TIM_CHANNEL_STATE_GET(htim, Channel) != HAL_TIM_CHANNEL_STATE_READY)
 800845a:	683b      	ldr	r3, [r7, #0]
 800845c:	2b00      	cmp	r3, #0
 800845e:	d109      	bne.n	8008474 <HAL_TIM_PWM_Start+0x24>
 8008460:	687b      	ldr	r3, [r7, #4]
 8008462:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 8008466:	b2db      	uxtb	r3, r3
 8008468:	2b01      	cmp	r3, #1
 800846a:	bf14      	ite	ne
 800846c:	2301      	movne	r3, #1
 800846e:	2300      	moveq	r3, #0
 8008470:	b2db      	uxtb	r3, r3
 8008472:	e03c      	b.n	80084ee <HAL_TIM_PWM_Start+0x9e>
 8008474:	683b      	ldr	r3, [r7, #0]
 8008476:	2b04      	cmp	r3, #4
 8008478:	d109      	bne.n	800848e <HAL_TIM_PWM_Start+0x3e>
 800847a:	687b      	ldr	r3, [r7, #4]
 800847c:	f893 303f 	ldrb.w	r3, [r3, #63]	; 0x3f
 8008480:	b2db      	uxtb	r3, r3
 8008482:	2b01      	cmp	r3, #1
 8008484:	bf14      	ite	ne
 8008486:	2301      	movne	r3, #1
 8008488:	2300      	moveq	r3, #0
 800848a:	b2db      	uxtb	r3, r3
 800848c:	e02f      	b.n	80084ee <HAL_TIM_PWM_Start+0x9e>
 800848e:	683b      	ldr	r3, [r7, #0]
 8008490:	2b08      	cmp	r3, #8
 8008492:	d109      	bne.n	80084a8 <HAL_TIM_PWM_Start+0x58>
 8008494:	687b      	ldr	r3, [r7, #4]
 8008496:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 800849a:	b2db      	uxtb	r3, r3
 800849c:	2b01      	cmp	r3, #1
 800849e:	bf14      	ite	ne
 80084a0:	2301      	movne	r3, #1
 80084a2:	2300      	moveq	r3, #0
 80084a4:	b2db      	uxtb	r3, r3
 80084a6:	e022      	b.n	80084ee <HAL_TIM_PWM_Start+0x9e>
 80084a8:	683b      	ldr	r3, [r7, #0]
 80084aa:	2b0c      	cmp	r3, #12
 80084ac:	d109      	bne.n	80084c2 <HAL_TIM_PWM_Start+0x72>
 80084ae:	687b      	ldr	r3, [r7, #4]
 80084b0:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 80084b4:	b2db      	uxtb	r3, r3
 80084b6:	2b01      	cmp	r3, #1
 80084b8:	bf14      	ite	ne
 80084ba:	2301      	movne	r3, #1
 80084bc:	2300      	moveq	r3, #0
 80084be:	b2db      	uxtb	r3, r3
 80084c0:	e015      	b.n	80084ee <HAL_TIM_PWM_Start+0x9e>
 80084c2:	683b      	ldr	r3, [r7, #0]
 80084c4:	2b10      	cmp	r3, #16
 80084c6:	d109      	bne.n	80084dc <HAL_TIM_PWM_Start+0x8c>
 80084c8:	687b      	ldr	r3, [r7, #4]
 80084ca:	f893 3042 	ldrb.w	r3, [r3, #66]	; 0x42
 80084ce:	b2db      	uxtb	r3, r3
 80084d0:	2b01      	cmp	r3, #1
 80084d2:	bf14      	ite	ne
 80084d4:	2301      	movne	r3, #1
 80084d6:	2300      	moveq	r3, #0
 80084d8:	b2db      	uxtb	r3, r3
 80084da:	e008      	b.n	80084ee <HAL_TIM_PWM_Start+0x9e>
 80084dc:	687b      	ldr	r3, [r7, #4]
 80084de:	f893 3043 	ldrb.w	r3, [r3, #67]	; 0x43
 80084e2:	b2db      	uxtb	r3, r3
 80084e4:	2b01      	cmp	r3, #1
 80084e6:	bf14      	ite	ne
 80084e8:	2301      	movne	r3, #1
 80084ea:	2300      	moveq	r3, #0
 80084ec:	b2db      	uxtb	r3, r3
 80084ee:	2b00      	cmp	r3, #0
 80084f0:	d001      	beq.n	80084f6 <HAL_TIM_PWM_Start+0xa6>
  {
    return HAL_ERROR;
 80084f2:	2301      	movs	r3, #1
 80084f4:	e07e      	b.n	80085f4 <HAL_TIM_PWM_Start+0x1a4>
  }

  /* Set the TIM channel state */
  TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 80084f6:	683b      	ldr	r3, [r7, #0]
 80084f8:	2b00      	cmp	r3, #0
 80084fa:	d104      	bne.n	8008506 <HAL_TIM_PWM_Start+0xb6>
 80084fc:	687b      	ldr	r3, [r7, #4]
 80084fe:	2202      	movs	r2, #2
 8008500:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 8008504:	e023      	b.n	800854e <HAL_TIM_PWM_Start+0xfe>
 8008506:	683b      	ldr	r3, [r7, #0]
 8008508:	2b04      	cmp	r3, #4
 800850a:	d104      	bne.n	8008516 <HAL_TIM_PWM_Start+0xc6>
 800850c:	687b      	ldr	r3, [r7, #4]
 800850e:	2202      	movs	r2, #2
 8008510:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 8008514:	e01b      	b.n	800854e <HAL_TIM_PWM_Start+0xfe>
 8008516:	683b      	ldr	r3, [r7, #0]
 8008518:	2b08      	cmp	r3, #8
 800851a:	d104      	bne.n	8008526 <HAL_TIM_PWM_Start+0xd6>
 800851c:	687b      	ldr	r3, [r7, #4]
 800851e:	2202      	movs	r2, #2
 8008520:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 8008524:	e013      	b.n	800854e <HAL_TIM_PWM_Start+0xfe>
 8008526:	683b      	ldr	r3, [r7, #0]
 8008528:	2b0c      	cmp	r3, #12
 800852a:	d104      	bne.n	8008536 <HAL_TIM_PWM_Start+0xe6>
 800852c:	687b      	ldr	r3, [r7, #4]
 800852e:	2202      	movs	r2, #2
 8008530:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
 8008534:	e00b      	b.n	800854e <HAL_TIM_PWM_Start+0xfe>
 8008536:	683b      	ldr	r3, [r7, #0]
 8008538:	2b10      	cmp	r3, #16
 800853a:	d104      	bne.n	8008546 <HAL_TIM_PWM_Start+0xf6>
 800853c:	687b      	ldr	r3, [r7, #4]
 800853e:	2202      	movs	r2, #2
 8008540:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 8008544:	e003      	b.n	800854e <HAL_TIM_PWM_Start+0xfe>
 8008546:	687b      	ldr	r3, [r7, #4]
 8008548:	2202      	movs	r2, #2
 800854a:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43

  /* Enable the Capture compare channel */
  TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_ENABLE);
 800854e:	687b      	ldr	r3, [r7, #4]
 8008550:	681b      	ldr	r3, [r3, #0]
 8008552:	2201      	movs	r2, #1
 8008554:	6839      	ldr	r1, [r7, #0]
 8008556:	4618      	mov	r0, r3
 8008558:	f000 fe12 	bl	8009180 <TIM_CCxChannelCmd>

  if (IS_TIM_BREAK_INSTANCE(htim->Instance) != RESET)
 800855c:	687b      	ldr	r3, [r7, #4]
 800855e:	681b      	ldr	r3, [r3, #0]
 8008560:	4a26      	ldr	r2, [pc, #152]	; (80085fc <HAL_TIM_PWM_Start+0x1ac>)
 8008562:	4293      	cmp	r3, r2
 8008564:	d009      	beq.n	800857a <HAL_TIM_PWM_Start+0x12a>
 8008566:	687b      	ldr	r3, [r7, #4]
 8008568:	681b      	ldr	r3, [r3, #0]
 800856a:	4a25      	ldr	r2, [pc, #148]	; (8008600 <HAL_TIM_PWM_Start+0x1b0>)
 800856c:	4293      	cmp	r3, r2
 800856e:	d004      	beq.n	800857a <HAL_TIM_PWM_Start+0x12a>
 8008570:	687b      	ldr	r3, [r7, #4]
 8008572:	681b      	ldr	r3, [r3, #0]
 8008574:	4a23      	ldr	r2, [pc, #140]	; (8008604 <HAL_TIM_PWM_Start+0x1b4>)
 8008576:	4293      	cmp	r3, r2
 8008578:	d101      	bne.n	800857e <HAL_TIM_PWM_Start+0x12e>
 800857a:	2301      	movs	r3, #1
 800857c:	e000      	b.n	8008580 <HAL_TIM_PWM_Start+0x130>
 800857e:	2300      	movs	r3, #0
 8008580:	2b00      	cmp	r3, #0
 8008582:	d007      	beq.n	8008594 <HAL_TIM_PWM_Start+0x144>
  {
    /* Enable the main output */
    __HAL_TIM_MOE_ENABLE(htim);
 8008584:	687b      	ldr	r3, [r7, #4]
 8008586:	681b      	ldr	r3, [r3, #0]
 8008588:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 800858a:	687b      	ldr	r3, [r7, #4]
 800858c:	681b      	ldr	r3, [r3, #0]
 800858e:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 8008592:	645a      	str	r2, [r3, #68]	; 0x44
  }

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8008594:	687b      	ldr	r3, [r7, #4]
 8008596:	681b      	ldr	r3, [r3, #0]
 8008598:	4a18      	ldr	r2, [pc, #96]	; (80085fc <HAL_TIM_PWM_Start+0x1ac>)
 800859a:	4293      	cmp	r3, r2
 800859c:	d009      	beq.n	80085b2 <HAL_TIM_PWM_Start+0x162>
 800859e:	687b      	ldr	r3, [r7, #4]
 80085a0:	681b      	ldr	r3, [r3, #0]
 80085a2:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 80085a6:	d004      	beq.n	80085b2 <HAL_TIM_PWM_Start+0x162>
 80085a8:	687b      	ldr	r3, [r7, #4]
 80085aa:	681b      	ldr	r3, [r3, #0]
 80085ac:	4a14      	ldr	r2, [pc, #80]	; (8008600 <HAL_TIM_PWM_Start+0x1b0>)
 80085ae:	4293      	cmp	r3, r2
 80085b0:	d115      	bne.n	80085de <HAL_TIM_PWM_Start+0x18e>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 80085b2:	687b      	ldr	r3, [r7, #4]
 80085b4:	681b      	ldr	r3, [r3, #0]
 80085b6:	689a      	ldr	r2, [r3, #8]
 80085b8:	4b13      	ldr	r3, [pc, #76]	; (8008608 <HAL_TIM_PWM_Start+0x1b8>)
 80085ba:	4013      	ands	r3, r2
 80085bc:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80085be:	68fb      	ldr	r3, [r7, #12]
 80085c0:	2b06      	cmp	r3, #6
 80085c2:	d015      	beq.n	80085f0 <HAL_TIM_PWM_Start+0x1a0>
 80085c4:	68fb      	ldr	r3, [r7, #12]
 80085c6:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 80085ca:	d011      	beq.n	80085f0 <HAL_TIM_PWM_Start+0x1a0>
    {
      __HAL_TIM_ENABLE(htim);
 80085cc:	687b      	ldr	r3, [r7, #4]
 80085ce:	681b      	ldr	r3, [r3, #0]
 80085d0:	681a      	ldr	r2, [r3, #0]
 80085d2:	687b      	ldr	r3, [r7, #4]
 80085d4:	681b      	ldr	r3, [r3, #0]
 80085d6:	f042 0201 	orr.w	r2, r2, #1
 80085da:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80085dc:	e008      	b.n	80085f0 <HAL_TIM_PWM_Start+0x1a0>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 80085de:	687b      	ldr	r3, [r7, #4]
 80085e0:	681b      	ldr	r3, [r3, #0]
 80085e2:	681a      	ldr	r2, [r3, #0]
 80085e4:	687b      	ldr	r3, [r7, #4]
 80085e6:	681b      	ldr	r3, [r3, #0]
 80085e8:	f042 0201 	orr.w	r2, r2, #1
 80085ec:	601a      	str	r2, [r3, #0]
 80085ee:	e000      	b.n	80085f2 <HAL_TIM_PWM_Start+0x1a2>
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80085f0:	bf00      	nop
  }

  /* Return function status */
  return HAL_OK;
 80085f2:	2300      	movs	r3, #0
}
 80085f4:	4618      	mov	r0, r3
 80085f6:	3710      	adds	r7, #16
 80085f8:	46bd      	mov	sp, r7
 80085fa:	bd80      	pop	{r7, pc}
 80085fc:	40012c00 	.word	0x40012c00
 8008600:	40014000 	.word	0x40014000
 8008604:	40014400 	.word	0x40014400
 8008608:	00010007 	.word	0x00010007

0800860c <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 800860c:	b580      	push	{r7, lr}
 800860e:	b082      	sub	sp, #8
 8008610:	af00      	add	r7, sp, #0
 8008612:	6078      	str	r0, [r7, #4]
  /* Capture compare 1 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC1) != RESET)
 8008614:	687b      	ldr	r3, [r7, #4]
 8008616:	681b      	ldr	r3, [r3, #0]
 8008618:	691b      	ldr	r3, [r3, #16]
 800861a:	f003 0302 	and.w	r3, r3, #2
 800861e:	2b02      	cmp	r3, #2
 8008620:	d122      	bne.n	8008668 <HAL_TIM_IRQHandler+0x5c>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC1) != RESET)
 8008622:	687b      	ldr	r3, [r7, #4]
 8008624:	681b      	ldr	r3, [r3, #0]
 8008626:	68db      	ldr	r3, [r3, #12]
 8008628:	f003 0302 	and.w	r3, r3, #2
 800862c:	2b02      	cmp	r3, #2
 800862e:	d11b      	bne.n	8008668 <HAL_TIM_IRQHandler+0x5c>
    {
      {
        __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC1);
 8008630:	687b      	ldr	r3, [r7, #4]
 8008632:	681b      	ldr	r3, [r3, #0]
 8008634:	f06f 0202 	mvn.w	r2, #2
 8008638:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 800863a:	687b      	ldr	r3, [r7, #4]
 800863c:	2201      	movs	r2, #1
 800863e:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 8008640:	687b      	ldr	r3, [r7, #4]
 8008642:	681b      	ldr	r3, [r3, #0]
 8008644:	699b      	ldr	r3, [r3, #24]
 8008646:	f003 0303 	and.w	r3, r3, #3
 800864a:	2b00      	cmp	r3, #0
 800864c:	d003      	beq.n	8008656 <HAL_TIM_IRQHandler+0x4a>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 800864e:	6878      	ldr	r0, [r7, #4]
 8008650:	f000 fa96 	bl	8008b80 <HAL_TIM_IC_CaptureCallback>
 8008654:	e005      	b.n	8008662 <HAL_TIM_IRQHandler+0x56>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 8008656:	6878      	ldr	r0, [r7, #4]
 8008658:	f000 fa88 	bl	8008b6c <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 800865c:	6878      	ldr	r0, [r7, #4]
 800865e:	f000 fa99 	bl	8008b94 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8008662:	687b      	ldr	r3, [r7, #4]
 8008664:	2200      	movs	r2, #0
 8008666:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC2) != RESET)
 8008668:	687b      	ldr	r3, [r7, #4]
 800866a:	681b      	ldr	r3, [r3, #0]
 800866c:	691b      	ldr	r3, [r3, #16]
 800866e:	f003 0304 	and.w	r3, r3, #4
 8008672:	2b04      	cmp	r3, #4
 8008674:	d122      	bne.n	80086bc <HAL_TIM_IRQHandler+0xb0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC2) != RESET)
 8008676:	687b      	ldr	r3, [r7, #4]
 8008678:	681b      	ldr	r3, [r3, #0]
 800867a:	68db      	ldr	r3, [r3, #12]
 800867c:	f003 0304 	and.w	r3, r3, #4
 8008680:	2b04      	cmp	r3, #4
 8008682:	d11b      	bne.n	80086bc <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC2);
 8008684:	687b      	ldr	r3, [r7, #4]
 8008686:	681b      	ldr	r3, [r3, #0]
 8008688:	f06f 0204 	mvn.w	r2, #4
 800868c:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 800868e:	687b      	ldr	r3, [r7, #4]
 8008690:	2202      	movs	r2, #2
 8008692:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 8008694:	687b      	ldr	r3, [r7, #4]
 8008696:	681b      	ldr	r3, [r3, #0]
 8008698:	699b      	ldr	r3, [r3, #24]
 800869a:	f403 7340 	and.w	r3, r3, #768	; 0x300
 800869e:	2b00      	cmp	r3, #0
 80086a0:	d003      	beq.n	80086aa <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 80086a2:	6878      	ldr	r0, [r7, #4]
 80086a4:	f000 fa6c 	bl	8008b80 <HAL_TIM_IC_CaptureCallback>
 80086a8:	e005      	b.n	80086b6 <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 80086aa:	6878      	ldr	r0, [r7, #4]
 80086ac:	f000 fa5e 	bl	8008b6c <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 80086b0:	6878      	ldr	r0, [r7, #4]
 80086b2:	f000 fa6f 	bl	8008b94 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80086b6:	687b      	ldr	r3, [r7, #4]
 80086b8:	2200      	movs	r2, #0
 80086ba:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC3) != RESET)
 80086bc:	687b      	ldr	r3, [r7, #4]
 80086be:	681b      	ldr	r3, [r3, #0]
 80086c0:	691b      	ldr	r3, [r3, #16]
 80086c2:	f003 0308 	and.w	r3, r3, #8
 80086c6:	2b08      	cmp	r3, #8
 80086c8:	d122      	bne.n	8008710 <HAL_TIM_IRQHandler+0x104>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC3) != RESET)
 80086ca:	687b      	ldr	r3, [r7, #4]
 80086cc:	681b      	ldr	r3, [r3, #0]
 80086ce:	68db      	ldr	r3, [r3, #12]
 80086d0:	f003 0308 	and.w	r3, r3, #8
 80086d4:	2b08      	cmp	r3, #8
 80086d6:	d11b      	bne.n	8008710 <HAL_TIM_IRQHandler+0x104>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC3);
 80086d8:	687b      	ldr	r3, [r7, #4]
 80086da:	681b      	ldr	r3, [r3, #0]
 80086dc:	f06f 0208 	mvn.w	r2, #8
 80086e0:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 80086e2:	687b      	ldr	r3, [r7, #4]
 80086e4:	2204      	movs	r2, #4
 80086e6:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 80086e8:	687b      	ldr	r3, [r7, #4]
 80086ea:	681b      	ldr	r3, [r3, #0]
 80086ec:	69db      	ldr	r3, [r3, #28]
 80086ee:	f003 0303 	and.w	r3, r3, #3
 80086f2:	2b00      	cmp	r3, #0
 80086f4:	d003      	beq.n	80086fe <HAL_TIM_IRQHandler+0xf2>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 80086f6:	6878      	ldr	r0, [r7, #4]
 80086f8:	f000 fa42 	bl	8008b80 <HAL_TIM_IC_CaptureCallback>
 80086fc:	e005      	b.n	800870a <HAL_TIM_IRQHandler+0xfe>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 80086fe:	6878      	ldr	r0, [r7, #4]
 8008700:	f000 fa34 	bl	8008b6c <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8008704:	6878      	ldr	r0, [r7, #4]
 8008706:	f000 fa45 	bl	8008b94 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800870a:	687b      	ldr	r3, [r7, #4]
 800870c:	2200      	movs	r2, #0
 800870e:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC4) != RESET)
 8008710:	687b      	ldr	r3, [r7, #4]
 8008712:	681b      	ldr	r3, [r3, #0]
 8008714:	691b      	ldr	r3, [r3, #16]
 8008716:	f003 0310 	and.w	r3, r3, #16
 800871a:	2b10      	cmp	r3, #16
 800871c:	d122      	bne.n	8008764 <HAL_TIM_IRQHandler+0x158>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC4) != RESET)
 800871e:	687b      	ldr	r3, [r7, #4]
 8008720:	681b      	ldr	r3, [r3, #0]
 8008722:	68db      	ldr	r3, [r3, #12]
 8008724:	f003 0310 	and.w	r3, r3, #16
 8008728:	2b10      	cmp	r3, #16
 800872a:	d11b      	bne.n	8008764 <HAL_TIM_IRQHandler+0x158>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC4);
 800872c:	687b      	ldr	r3, [r7, #4]
 800872e:	681b      	ldr	r3, [r3, #0]
 8008730:	f06f 0210 	mvn.w	r2, #16
 8008734:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 8008736:	687b      	ldr	r3, [r7, #4]
 8008738:	2208      	movs	r2, #8
 800873a:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 800873c:	687b      	ldr	r3, [r7, #4]
 800873e:	681b      	ldr	r3, [r3, #0]
 8008740:	69db      	ldr	r3, [r3, #28]
 8008742:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8008746:	2b00      	cmp	r3, #0
 8008748:	d003      	beq.n	8008752 <HAL_TIM_IRQHandler+0x146>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 800874a:	6878      	ldr	r0, [r7, #4]
 800874c:	f000 fa18 	bl	8008b80 <HAL_TIM_IC_CaptureCallback>
 8008750:	e005      	b.n	800875e <HAL_TIM_IRQHandler+0x152>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8008752:	6878      	ldr	r0, [r7, #4]
 8008754:	f000 fa0a 	bl	8008b6c <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8008758:	6878      	ldr	r0, [r7, #4]
 800875a:	f000 fa1b 	bl	8008b94 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800875e:	687b      	ldr	r3, [r7, #4]
 8008760:	2200      	movs	r2, #0
 8008762:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_UPDATE) != RESET)
 8008764:	687b      	ldr	r3, [r7, #4]
 8008766:	681b      	ldr	r3, [r3, #0]
 8008768:	691b      	ldr	r3, [r3, #16]
 800876a:	f003 0301 	and.w	r3, r3, #1
 800876e:	2b01      	cmp	r3, #1
 8008770:	d10e      	bne.n	8008790 <HAL_TIM_IRQHandler+0x184>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_UPDATE) != RESET)
 8008772:	687b      	ldr	r3, [r7, #4]
 8008774:	681b      	ldr	r3, [r3, #0]
 8008776:	68db      	ldr	r3, [r3, #12]
 8008778:	f003 0301 	and.w	r3, r3, #1
 800877c:	2b01      	cmp	r3, #1
 800877e:	d107      	bne.n	8008790 <HAL_TIM_IRQHandler+0x184>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_UPDATE);
 8008780:	687b      	ldr	r3, [r7, #4]
 8008782:	681b      	ldr	r3, [r3, #0]
 8008784:	f06f 0201 	mvn.w	r2, #1
 8008788:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 800878a:	6878      	ldr	r0, [r7, #4]
 800878c:	f000 f9e4 	bl	8008b58 <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_BREAK) != RESET)
 8008790:	687b      	ldr	r3, [r7, #4]
 8008792:	681b      	ldr	r3, [r3, #0]
 8008794:	691b      	ldr	r3, [r3, #16]
 8008796:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800879a:	2b80      	cmp	r3, #128	; 0x80
 800879c:	d10e      	bne.n	80087bc <HAL_TIM_IRQHandler+0x1b0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_BREAK) != RESET)
 800879e:	687b      	ldr	r3, [r7, #4]
 80087a0:	681b      	ldr	r3, [r3, #0]
 80087a2:	68db      	ldr	r3, [r3, #12]
 80087a4:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80087a8:	2b80      	cmp	r3, #128	; 0x80
 80087aa:	d107      	bne.n	80087bc <HAL_TIM_IRQHandler+0x1b0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_BREAK);
 80087ac:	687b      	ldr	r3, [r7, #4]
 80087ae:	681b      	ldr	r3, [r3, #0]
 80087b0:	f06f 0280 	mvn.w	r2, #128	; 0x80
 80087b4:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 80087b6:	6878      	ldr	r0, [r7, #4]
 80087b8:	f000 fdf0 	bl	800939c <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break2 input event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_BREAK2) != RESET)
 80087bc:	687b      	ldr	r3, [r7, #4]
 80087be:	681b      	ldr	r3, [r3, #0]
 80087c0:	691b      	ldr	r3, [r3, #16]
 80087c2:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80087c6:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 80087ca:	d10e      	bne.n	80087ea <HAL_TIM_IRQHandler+0x1de>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_BREAK) != RESET)
 80087cc:	687b      	ldr	r3, [r7, #4]
 80087ce:	681b      	ldr	r3, [r3, #0]
 80087d0:	68db      	ldr	r3, [r3, #12]
 80087d2:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80087d6:	2b80      	cmp	r3, #128	; 0x80
 80087d8:	d107      	bne.n	80087ea <HAL_TIM_IRQHandler+0x1de>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK2);
 80087da:	687b      	ldr	r3, [r7, #4]
 80087dc:	681b      	ldr	r3, [r3, #0]
 80087de:	f46f 7280 	mvn.w	r2, #256	; 0x100
 80087e2:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->Break2Callback(htim);
#else
      HAL_TIMEx_Break2Callback(htim);
 80087e4:	6878      	ldr	r0, [r7, #4]
 80087e6:	f000 fde3 	bl	80093b0 <HAL_TIMEx_Break2Callback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_TRIGGER) != RESET)
 80087ea:	687b      	ldr	r3, [r7, #4]
 80087ec:	681b      	ldr	r3, [r3, #0]
 80087ee:	691b      	ldr	r3, [r3, #16]
 80087f0:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80087f4:	2b40      	cmp	r3, #64	; 0x40
 80087f6:	d10e      	bne.n	8008816 <HAL_TIM_IRQHandler+0x20a>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_TRIGGER) != RESET)
 80087f8:	687b      	ldr	r3, [r7, #4]
 80087fa:	681b      	ldr	r3, [r3, #0]
 80087fc:	68db      	ldr	r3, [r3, #12]
 80087fe:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8008802:	2b40      	cmp	r3, #64	; 0x40
 8008804:	d107      	bne.n	8008816 <HAL_TIM_IRQHandler+0x20a>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_TRIGGER);
 8008806:	687b      	ldr	r3, [r7, #4]
 8008808:	681b      	ldr	r3, [r3, #0]
 800880a:	f06f 0240 	mvn.w	r2, #64	; 0x40
 800880e:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 8008810:	6878      	ldr	r0, [r7, #4]
 8008812:	f000 f9c9 	bl	8008ba8 <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_COM) != RESET)
 8008816:	687b      	ldr	r3, [r7, #4]
 8008818:	681b      	ldr	r3, [r3, #0]
 800881a:	691b      	ldr	r3, [r3, #16]
 800881c:	f003 0320 	and.w	r3, r3, #32
 8008820:	2b20      	cmp	r3, #32
 8008822:	d10e      	bne.n	8008842 <HAL_TIM_IRQHandler+0x236>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_COM) != RESET)
 8008824:	687b      	ldr	r3, [r7, #4]
 8008826:	681b      	ldr	r3, [r3, #0]
 8008828:	68db      	ldr	r3, [r3, #12]
 800882a:	f003 0320 	and.w	r3, r3, #32
 800882e:	2b20      	cmp	r3, #32
 8008830:	d107      	bne.n	8008842 <HAL_TIM_IRQHandler+0x236>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_FLAG_COM);
 8008832:	687b      	ldr	r3, [r7, #4]
 8008834:	681b      	ldr	r3, [r3, #0]
 8008836:	f06f 0220 	mvn.w	r2, #32
 800883a:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 800883c:	6878      	ldr	r0, [r7, #4]
 800883e:	f000 fda3 	bl	8009388 <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 8008842:	bf00      	nop
 8008844:	3708      	adds	r7, #8
 8008846:	46bd      	mov	sp, r7
 8008848:	bd80      	pop	{r7, pc}
	...

0800884c <HAL_TIM_OC_ConfigChannel>:
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_OC_ConfigChannel(TIM_HandleTypeDef *htim,
                                           TIM_OC_InitTypeDef *sConfig,
                                           uint32_t Channel)
{
 800884c:	b580      	push	{r7, lr}
 800884e:	b084      	sub	sp, #16
 8008850:	af00      	add	r7, sp, #0
 8008852:	60f8      	str	r0, [r7, #12]
 8008854:	60b9      	str	r1, [r7, #8]
 8008856:	607a      	str	r2, [r7, #4]
  assert_param(IS_TIM_CHANNELS(Channel));
  assert_param(IS_TIM_OC_MODE(sConfig->OCMode));
  assert_param(IS_TIM_OC_POLARITY(sConfig->OCPolarity));

  /* Process Locked */
  __HAL_LOCK(htim);
 8008858:	68fb      	ldr	r3, [r7, #12]
 800885a:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 800885e:	2b01      	cmp	r3, #1
 8008860:	d101      	bne.n	8008866 <HAL_TIM_OC_ConfigChannel+0x1a>
 8008862:	2302      	movs	r3, #2
 8008864:	e064      	b.n	8008930 <HAL_TIM_OC_ConfigChannel+0xe4>
 8008866:	68fb      	ldr	r3, [r7, #12]
 8008868:	2201      	movs	r2, #1
 800886a:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
 800886e:	687b      	ldr	r3, [r7, #4]
 8008870:	2b14      	cmp	r3, #20
 8008872:	d857      	bhi.n	8008924 <HAL_TIM_OC_ConfigChannel+0xd8>
 8008874:	a201      	add	r2, pc, #4	; (adr r2, 800887c <HAL_TIM_OC_ConfigChannel+0x30>)
 8008876:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800887a:	bf00      	nop
 800887c:	080088d1 	.word	0x080088d1
 8008880:	08008925 	.word	0x08008925
 8008884:	08008925 	.word	0x08008925
 8008888:	08008925 	.word	0x08008925
 800888c:	080088df 	.word	0x080088df
 8008890:	08008925 	.word	0x08008925
 8008894:	08008925 	.word	0x08008925
 8008898:	08008925 	.word	0x08008925
 800889c:	080088ed 	.word	0x080088ed
 80088a0:	08008925 	.word	0x08008925
 80088a4:	08008925 	.word	0x08008925
 80088a8:	08008925 	.word	0x08008925
 80088ac:	080088fb 	.word	0x080088fb
 80088b0:	08008925 	.word	0x08008925
 80088b4:	08008925 	.word	0x08008925
 80088b8:	08008925 	.word	0x08008925
 80088bc:	08008909 	.word	0x08008909
 80088c0:	08008925 	.word	0x08008925
 80088c4:	08008925 	.word	0x08008925
 80088c8:	08008925 	.word	0x08008925
 80088cc:	08008917 	.word	0x08008917
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));

      /* Configure the TIM Channel 1 in Output Compare */
      TIM_OC1_SetConfig(htim->Instance, sConfig);
 80088d0:	68fb      	ldr	r3, [r7, #12]
 80088d2:	681b      	ldr	r3, [r3, #0]
 80088d4:	68b9      	ldr	r1, [r7, #8]
 80088d6:	4618      	mov	r0, r3
 80088d8:	f000 f9d4 	bl	8008c84 <TIM_OC1_SetConfig>
      break;
 80088dc:	e023      	b.n	8008926 <HAL_TIM_OC_ConfigChannel+0xda>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

      /* Configure the TIM Channel 2 in Output Compare */
      TIM_OC2_SetConfig(htim->Instance, sConfig);
 80088de:	68fb      	ldr	r3, [r7, #12]
 80088e0:	681b      	ldr	r3, [r3, #0]
 80088e2:	68b9      	ldr	r1, [r7, #8]
 80088e4:	4618      	mov	r0, r3
 80088e6:	f000 fa49 	bl	8008d7c <TIM_OC2_SetConfig>
      break;
 80088ea:	e01c      	b.n	8008926 <HAL_TIM_OC_ConfigChannel+0xda>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));

      /* Configure the TIM Channel 3 in Output Compare */
      TIM_OC3_SetConfig(htim->Instance, sConfig);
 80088ec:	68fb      	ldr	r3, [r7, #12]
 80088ee:	681b      	ldr	r3, [r3, #0]
 80088f0:	68b9      	ldr	r1, [r7, #8]
 80088f2:	4618      	mov	r0, r3
 80088f4:	f000 fabc 	bl	8008e70 <TIM_OC3_SetConfig>
      break;
 80088f8:	e015      	b.n	8008926 <HAL_TIM_OC_ConfigChannel+0xda>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));

      /* Configure the TIM Channel 4 in Output Compare */
      TIM_OC4_SetConfig(htim->Instance, sConfig);
 80088fa:	68fb      	ldr	r3, [r7, #12]
 80088fc:	681b      	ldr	r3, [r3, #0]
 80088fe:	68b9      	ldr	r1, [r7, #8]
 8008900:	4618      	mov	r0, r3
 8008902:	f000 fb2d 	bl	8008f60 <TIM_OC4_SetConfig>
      break;
 8008906:	e00e      	b.n	8008926 <HAL_TIM_OC_ConfigChannel+0xda>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC5_INSTANCE(htim->Instance));

      /* Configure the TIM Channel 5 in Output Compare */
      TIM_OC5_SetConfig(htim->Instance, sConfig);
 8008908:	68fb      	ldr	r3, [r7, #12]
 800890a:	681b      	ldr	r3, [r3, #0]
 800890c:	68b9      	ldr	r1, [r7, #8]
 800890e:	4618      	mov	r0, r3
 8008910:	f000 fb84 	bl	800901c <TIM_OC5_SetConfig>
      break;
 8008914:	e007      	b.n	8008926 <HAL_TIM_OC_ConfigChannel+0xda>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC6_INSTANCE(htim->Instance));

      /* Configure the TIM Channel 6 in Output Compare */
      TIM_OC6_SetConfig(htim->Instance, sConfig);
 8008916:	68fb      	ldr	r3, [r7, #12]
 8008918:	681b      	ldr	r3, [r3, #0]
 800891a:	68b9      	ldr	r1, [r7, #8]
 800891c:	4618      	mov	r0, r3
 800891e:	f000 fbd5 	bl	80090cc <TIM_OC6_SetConfig>
      break;
 8008922:	e000      	b.n	8008926 <HAL_TIM_OC_ConfigChannel+0xda>
    }

    default:
      break;
 8008924:	bf00      	nop
  }

  __HAL_UNLOCK(htim);
 8008926:	68fb      	ldr	r3, [r7, #12]
 8008928:	2200      	movs	r2, #0
 800892a:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 800892e:	2300      	movs	r3, #0
}
 8008930:	4618      	mov	r0, r3
 8008932:	3710      	adds	r7, #16
 8008934:	46bd      	mov	sp, r7
 8008936:	bd80      	pop	{r7, pc}

08008938 <HAL_TIM_PWM_ConfigChannel>:
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_ConfigChannel(TIM_HandleTypeDef *htim,
                                            TIM_OC_InitTypeDef *sConfig,
                                            uint32_t Channel)
{
 8008938:	b580      	push	{r7, lr}
 800893a:	b084      	sub	sp, #16
 800893c:	af00      	add	r7, sp, #0
 800893e:	60f8      	str	r0, [r7, #12]
 8008940:	60b9      	str	r1, [r7, #8]
 8008942:	607a      	str	r2, [r7, #4]
  assert_param(IS_TIM_PWM_MODE(sConfig->OCMode));
  assert_param(IS_TIM_OC_POLARITY(sConfig->OCPolarity));
  assert_param(IS_TIM_FAST_STATE(sConfig->OCFastMode));

  /* Process Locked */
  __HAL_LOCK(htim);
 8008944:	68fb      	ldr	r3, [r7, #12]
 8008946:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 800894a:	2b01      	cmp	r3, #1
 800894c:	d101      	bne.n	8008952 <HAL_TIM_PWM_ConfigChannel+0x1a>
 800894e:	2302      	movs	r3, #2
 8008950:	e0fd      	b.n	8008b4e <HAL_TIM_PWM_ConfigChannel+0x216>
 8008952:	68fb      	ldr	r3, [r7, #12]
 8008954:	2201      	movs	r2, #1
 8008956:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
 800895a:	687b      	ldr	r3, [r7, #4]
 800895c:	2b14      	cmp	r3, #20
 800895e:	f200 80f0 	bhi.w	8008b42 <HAL_TIM_PWM_ConfigChannel+0x20a>
 8008962:	a201      	add	r2, pc, #4	; (adr r2, 8008968 <HAL_TIM_PWM_ConfigChannel+0x30>)
 8008964:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8008968:	080089bd 	.word	0x080089bd
 800896c:	08008b43 	.word	0x08008b43
 8008970:	08008b43 	.word	0x08008b43
 8008974:	08008b43 	.word	0x08008b43
 8008978:	080089fd 	.word	0x080089fd
 800897c:	08008b43 	.word	0x08008b43
 8008980:	08008b43 	.word	0x08008b43
 8008984:	08008b43 	.word	0x08008b43
 8008988:	08008a3f 	.word	0x08008a3f
 800898c:	08008b43 	.word	0x08008b43
 8008990:	08008b43 	.word	0x08008b43
 8008994:	08008b43 	.word	0x08008b43
 8008998:	08008a7f 	.word	0x08008a7f
 800899c:	08008b43 	.word	0x08008b43
 80089a0:	08008b43 	.word	0x08008b43
 80089a4:	08008b43 	.word	0x08008b43
 80089a8:	08008ac1 	.word	0x08008ac1
 80089ac:	08008b43 	.word	0x08008b43
 80089b0:	08008b43 	.word	0x08008b43
 80089b4:	08008b43 	.word	0x08008b43
 80089b8:	08008b01 	.word	0x08008b01
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));

      /* Configure the Channel 1 in PWM mode */
      TIM_OC1_SetConfig(htim->Instance, sConfig);
 80089bc:	68fb      	ldr	r3, [r7, #12]
 80089be:	681b      	ldr	r3, [r3, #0]
 80089c0:	68b9      	ldr	r1, [r7, #8]
 80089c2:	4618      	mov	r0, r3
 80089c4:	f000 f95e 	bl	8008c84 <TIM_OC1_SetConfig>

      /* Set the Preload enable bit for channel1 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC1PE;
 80089c8:	68fb      	ldr	r3, [r7, #12]
 80089ca:	681b      	ldr	r3, [r3, #0]
 80089cc:	699a      	ldr	r2, [r3, #24]
 80089ce:	68fb      	ldr	r3, [r7, #12]
 80089d0:	681b      	ldr	r3, [r3, #0]
 80089d2:	f042 0208 	orr.w	r2, r2, #8
 80089d6:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC1FE;
 80089d8:	68fb      	ldr	r3, [r7, #12]
 80089da:	681b      	ldr	r3, [r3, #0]
 80089dc:	699a      	ldr	r2, [r3, #24]
 80089de:	68fb      	ldr	r3, [r7, #12]
 80089e0:	681b      	ldr	r3, [r3, #0]
 80089e2:	f022 0204 	bic.w	r2, r2, #4
 80089e6:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode;
 80089e8:	68fb      	ldr	r3, [r7, #12]
 80089ea:	681b      	ldr	r3, [r3, #0]
 80089ec:	6999      	ldr	r1, [r3, #24]
 80089ee:	68bb      	ldr	r3, [r7, #8]
 80089f0:	691a      	ldr	r2, [r3, #16]
 80089f2:	68fb      	ldr	r3, [r7, #12]
 80089f4:	681b      	ldr	r3, [r3, #0]
 80089f6:	430a      	orrs	r2, r1
 80089f8:	619a      	str	r2, [r3, #24]
      break;
 80089fa:	e0a3      	b.n	8008b44 <HAL_TIM_PWM_ConfigChannel+0x20c>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

      /* Configure the Channel 2 in PWM mode */
      TIM_OC2_SetConfig(htim->Instance, sConfig);
 80089fc:	68fb      	ldr	r3, [r7, #12]
 80089fe:	681b      	ldr	r3, [r3, #0]
 8008a00:	68b9      	ldr	r1, [r7, #8]
 8008a02:	4618      	mov	r0, r3
 8008a04:	f000 f9ba 	bl	8008d7c <TIM_OC2_SetConfig>

      /* Set the Preload enable bit for channel2 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC2PE;
 8008a08:	68fb      	ldr	r3, [r7, #12]
 8008a0a:	681b      	ldr	r3, [r3, #0]
 8008a0c:	699a      	ldr	r2, [r3, #24]
 8008a0e:	68fb      	ldr	r3, [r7, #12]
 8008a10:	681b      	ldr	r3, [r3, #0]
 8008a12:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 8008a16:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC2FE;
 8008a18:	68fb      	ldr	r3, [r7, #12]
 8008a1a:	681b      	ldr	r3, [r3, #0]
 8008a1c:	699a      	ldr	r2, [r3, #24]
 8008a1e:	68fb      	ldr	r3, [r7, #12]
 8008a20:	681b      	ldr	r3, [r3, #0]
 8008a22:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8008a26:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode << 8U;
 8008a28:	68fb      	ldr	r3, [r7, #12]
 8008a2a:	681b      	ldr	r3, [r3, #0]
 8008a2c:	6999      	ldr	r1, [r3, #24]
 8008a2e:	68bb      	ldr	r3, [r7, #8]
 8008a30:	691b      	ldr	r3, [r3, #16]
 8008a32:	021a      	lsls	r2, r3, #8
 8008a34:	68fb      	ldr	r3, [r7, #12]
 8008a36:	681b      	ldr	r3, [r3, #0]
 8008a38:	430a      	orrs	r2, r1
 8008a3a:	619a      	str	r2, [r3, #24]
      break;
 8008a3c:	e082      	b.n	8008b44 <HAL_TIM_PWM_ConfigChannel+0x20c>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));

      /* Configure the Channel 3 in PWM mode */
      TIM_OC3_SetConfig(htim->Instance, sConfig);
 8008a3e:	68fb      	ldr	r3, [r7, #12]
 8008a40:	681b      	ldr	r3, [r3, #0]
 8008a42:	68b9      	ldr	r1, [r7, #8]
 8008a44:	4618      	mov	r0, r3
 8008a46:	f000 fa13 	bl	8008e70 <TIM_OC3_SetConfig>

      /* Set the Preload enable bit for channel3 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC3PE;
 8008a4a:	68fb      	ldr	r3, [r7, #12]
 8008a4c:	681b      	ldr	r3, [r3, #0]
 8008a4e:	69da      	ldr	r2, [r3, #28]
 8008a50:	68fb      	ldr	r3, [r7, #12]
 8008a52:	681b      	ldr	r3, [r3, #0]
 8008a54:	f042 0208 	orr.w	r2, r2, #8
 8008a58:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC3FE;
 8008a5a:	68fb      	ldr	r3, [r7, #12]
 8008a5c:	681b      	ldr	r3, [r3, #0]
 8008a5e:	69da      	ldr	r2, [r3, #28]
 8008a60:	68fb      	ldr	r3, [r7, #12]
 8008a62:	681b      	ldr	r3, [r3, #0]
 8008a64:	f022 0204 	bic.w	r2, r2, #4
 8008a68:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode;
 8008a6a:	68fb      	ldr	r3, [r7, #12]
 8008a6c:	681b      	ldr	r3, [r3, #0]
 8008a6e:	69d9      	ldr	r1, [r3, #28]
 8008a70:	68bb      	ldr	r3, [r7, #8]
 8008a72:	691a      	ldr	r2, [r3, #16]
 8008a74:	68fb      	ldr	r3, [r7, #12]
 8008a76:	681b      	ldr	r3, [r3, #0]
 8008a78:	430a      	orrs	r2, r1
 8008a7a:	61da      	str	r2, [r3, #28]
      break;
 8008a7c:	e062      	b.n	8008b44 <HAL_TIM_PWM_ConfigChannel+0x20c>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));

      /* Configure the Channel 4 in PWM mode */
      TIM_OC4_SetConfig(htim->Instance, sConfig);
 8008a7e:	68fb      	ldr	r3, [r7, #12]
 8008a80:	681b      	ldr	r3, [r3, #0]
 8008a82:	68b9      	ldr	r1, [r7, #8]
 8008a84:	4618      	mov	r0, r3
 8008a86:	f000 fa6b 	bl	8008f60 <TIM_OC4_SetConfig>

      /* Set the Preload enable bit for channel4 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC4PE;
 8008a8a:	68fb      	ldr	r3, [r7, #12]
 8008a8c:	681b      	ldr	r3, [r3, #0]
 8008a8e:	69da      	ldr	r2, [r3, #28]
 8008a90:	68fb      	ldr	r3, [r7, #12]
 8008a92:	681b      	ldr	r3, [r3, #0]
 8008a94:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 8008a98:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC4FE;
 8008a9a:	68fb      	ldr	r3, [r7, #12]
 8008a9c:	681b      	ldr	r3, [r3, #0]
 8008a9e:	69da      	ldr	r2, [r3, #28]
 8008aa0:	68fb      	ldr	r3, [r7, #12]
 8008aa2:	681b      	ldr	r3, [r3, #0]
 8008aa4:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8008aa8:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode << 8U;
 8008aaa:	68fb      	ldr	r3, [r7, #12]
 8008aac:	681b      	ldr	r3, [r3, #0]
 8008aae:	69d9      	ldr	r1, [r3, #28]
 8008ab0:	68bb      	ldr	r3, [r7, #8]
 8008ab2:	691b      	ldr	r3, [r3, #16]
 8008ab4:	021a      	lsls	r2, r3, #8
 8008ab6:	68fb      	ldr	r3, [r7, #12]
 8008ab8:	681b      	ldr	r3, [r3, #0]
 8008aba:	430a      	orrs	r2, r1
 8008abc:	61da      	str	r2, [r3, #28]
      break;
 8008abe:	e041      	b.n	8008b44 <HAL_TIM_PWM_ConfigChannel+0x20c>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC5_INSTANCE(htim->Instance));

      /* Configure the Channel 5 in PWM mode */
      TIM_OC5_SetConfig(htim->Instance, sConfig);
 8008ac0:	68fb      	ldr	r3, [r7, #12]
 8008ac2:	681b      	ldr	r3, [r3, #0]
 8008ac4:	68b9      	ldr	r1, [r7, #8]
 8008ac6:	4618      	mov	r0, r3
 8008ac8:	f000 faa8 	bl	800901c <TIM_OC5_SetConfig>

      /* Set the Preload enable bit for channel5*/
      htim->Instance->CCMR3 |= TIM_CCMR3_OC5PE;
 8008acc:	68fb      	ldr	r3, [r7, #12]
 8008ace:	681b      	ldr	r3, [r3, #0]
 8008ad0:	6d5a      	ldr	r2, [r3, #84]	; 0x54
 8008ad2:	68fb      	ldr	r3, [r7, #12]
 8008ad4:	681b      	ldr	r3, [r3, #0]
 8008ad6:	f042 0208 	orr.w	r2, r2, #8
 8008ada:	655a      	str	r2, [r3, #84]	; 0x54

      /* Configure the Output Fast mode */
      htim->Instance->CCMR3 &= ~TIM_CCMR3_OC5FE;
 8008adc:	68fb      	ldr	r3, [r7, #12]
 8008ade:	681b      	ldr	r3, [r3, #0]
 8008ae0:	6d5a      	ldr	r2, [r3, #84]	; 0x54
 8008ae2:	68fb      	ldr	r3, [r7, #12]
 8008ae4:	681b      	ldr	r3, [r3, #0]
 8008ae6:	f022 0204 	bic.w	r2, r2, #4
 8008aea:	655a      	str	r2, [r3, #84]	; 0x54
      htim->Instance->CCMR3 |= sConfig->OCFastMode;
 8008aec:	68fb      	ldr	r3, [r7, #12]
 8008aee:	681b      	ldr	r3, [r3, #0]
 8008af0:	6d59      	ldr	r1, [r3, #84]	; 0x54
 8008af2:	68bb      	ldr	r3, [r7, #8]
 8008af4:	691a      	ldr	r2, [r3, #16]
 8008af6:	68fb      	ldr	r3, [r7, #12]
 8008af8:	681b      	ldr	r3, [r3, #0]
 8008afa:	430a      	orrs	r2, r1
 8008afc:	655a      	str	r2, [r3, #84]	; 0x54
      break;
 8008afe:	e021      	b.n	8008b44 <HAL_TIM_PWM_ConfigChannel+0x20c>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC6_INSTANCE(htim->Instance));

      /* Configure the Channel 6 in PWM mode */
      TIM_OC6_SetConfig(htim->Instance, sConfig);
 8008b00:	68fb      	ldr	r3, [r7, #12]
 8008b02:	681b      	ldr	r3, [r3, #0]
 8008b04:	68b9      	ldr	r1, [r7, #8]
 8008b06:	4618      	mov	r0, r3
 8008b08:	f000 fae0 	bl	80090cc <TIM_OC6_SetConfig>

      /* Set the Preload enable bit for channel6 */
      htim->Instance->CCMR3 |= TIM_CCMR3_OC6PE;
 8008b0c:	68fb      	ldr	r3, [r7, #12]
 8008b0e:	681b      	ldr	r3, [r3, #0]
 8008b10:	6d5a      	ldr	r2, [r3, #84]	; 0x54
 8008b12:	68fb      	ldr	r3, [r7, #12]
 8008b14:	681b      	ldr	r3, [r3, #0]
 8008b16:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 8008b1a:	655a      	str	r2, [r3, #84]	; 0x54

      /* Configure the Output Fast mode */
      htim->Instance->CCMR3 &= ~TIM_CCMR3_OC6FE;
 8008b1c:	68fb      	ldr	r3, [r7, #12]
 8008b1e:	681b      	ldr	r3, [r3, #0]
 8008b20:	6d5a      	ldr	r2, [r3, #84]	; 0x54
 8008b22:	68fb      	ldr	r3, [r7, #12]
 8008b24:	681b      	ldr	r3, [r3, #0]
 8008b26:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8008b2a:	655a      	str	r2, [r3, #84]	; 0x54
      htim->Instance->CCMR3 |= sConfig->OCFastMode << 8U;
 8008b2c:	68fb      	ldr	r3, [r7, #12]
 8008b2e:	681b      	ldr	r3, [r3, #0]
 8008b30:	6d59      	ldr	r1, [r3, #84]	; 0x54
 8008b32:	68bb      	ldr	r3, [r7, #8]
 8008b34:	691b      	ldr	r3, [r3, #16]
 8008b36:	021a      	lsls	r2, r3, #8
 8008b38:	68fb      	ldr	r3, [r7, #12]
 8008b3a:	681b      	ldr	r3, [r3, #0]
 8008b3c:	430a      	orrs	r2, r1
 8008b3e:	655a      	str	r2, [r3, #84]	; 0x54
      break;
 8008b40:	e000      	b.n	8008b44 <HAL_TIM_PWM_ConfigChannel+0x20c>
    }

    default:
      break;
 8008b42:	bf00      	nop
  }

  __HAL_UNLOCK(htim);
 8008b44:	68fb      	ldr	r3, [r7, #12]
 8008b46:	2200      	movs	r2, #0
 8008b48:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 8008b4c:	2300      	movs	r3, #0
}
 8008b4e:	4618      	mov	r0, r3
 8008b50:	3710      	adds	r7, #16
 8008b52:	46bd      	mov	sp, r7
 8008b54:	bd80      	pop	{r7, pc}
 8008b56:	bf00      	nop

08008b58 <HAL_TIM_PeriodElapsedCallback>:
  * @brief  Period elapsed callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim)
{
 8008b58:	b480      	push	{r7}
 8008b5a:	b083      	sub	sp, #12
 8008b5c:	af00      	add	r7, sp, #0
 8008b5e:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PeriodElapsedCallback could be implemented in the user file
   */
}
 8008b60:	bf00      	nop
 8008b62:	370c      	adds	r7, #12
 8008b64:	46bd      	mov	sp, r7
 8008b66:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008b6a:	4770      	bx	lr

08008b6c <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 8008b6c:	b480      	push	{r7}
 8008b6e:	b083      	sub	sp, #12
 8008b70:	af00      	add	r7, sp, #0
 8008b72:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 8008b74:	bf00      	nop
 8008b76:	370c      	adds	r7, #12
 8008b78:	46bd      	mov	sp, r7
 8008b7a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008b7e:	4770      	bx	lr

08008b80 <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 8008b80:	b480      	push	{r7}
 8008b82:	b083      	sub	sp, #12
 8008b84:	af00      	add	r7, sp, #0
 8008b86:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 8008b88:	bf00      	nop
 8008b8a:	370c      	adds	r7, #12
 8008b8c:	46bd      	mov	sp, r7
 8008b8e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008b92:	4770      	bx	lr

08008b94 <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 8008b94:	b480      	push	{r7}
 8008b96:	b083      	sub	sp, #12
 8008b98:	af00      	add	r7, sp, #0
 8008b9a:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 8008b9c:	bf00      	nop
 8008b9e:	370c      	adds	r7, #12
 8008ba0:	46bd      	mov	sp, r7
 8008ba2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008ba6:	4770      	bx	lr

08008ba8 <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 8008ba8:	b480      	push	{r7}
 8008baa:	b083      	sub	sp, #12
 8008bac:	af00      	add	r7, sp, #0
 8008bae:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 8008bb0:	bf00      	nop
 8008bb2:	370c      	adds	r7, #12
 8008bb4:	46bd      	mov	sp, r7
 8008bb6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008bba:	4770      	bx	lr

08008bbc <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, TIM_Base_InitTypeDef *Structure)
{
 8008bbc:	b480      	push	{r7}
 8008bbe:	b085      	sub	sp, #20
 8008bc0:	af00      	add	r7, sp, #0
 8008bc2:	6078      	str	r0, [r7, #4]
 8008bc4:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 8008bc6:	687b      	ldr	r3, [r7, #4]
 8008bc8:	681b      	ldr	r3, [r3, #0]
 8008bca:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8008bcc:	687b      	ldr	r3, [r7, #4]
 8008bce:	4a2a      	ldr	r2, [pc, #168]	; (8008c78 <TIM_Base_SetConfig+0xbc>)
 8008bd0:	4293      	cmp	r3, r2
 8008bd2:	d003      	beq.n	8008bdc <TIM_Base_SetConfig+0x20>
 8008bd4:	687b      	ldr	r3, [r7, #4]
 8008bd6:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8008bda:	d108      	bne.n	8008bee <TIM_Base_SetConfig+0x32>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8008bdc:	68fb      	ldr	r3, [r7, #12]
 8008bde:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8008be2:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 8008be4:	683b      	ldr	r3, [r7, #0]
 8008be6:	685b      	ldr	r3, [r3, #4]
 8008be8:	68fa      	ldr	r2, [r7, #12]
 8008bea:	4313      	orrs	r3, r2
 8008bec:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 8008bee:	687b      	ldr	r3, [r7, #4]
 8008bf0:	4a21      	ldr	r2, [pc, #132]	; (8008c78 <TIM_Base_SetConfig+0xbc>)
 8008bf2:	4293      	cmp	r3, r2
 8008bf4:	d00b      	beq.n	8008c0e <TIM_Base_SetConfig+0x52>
 8008bf6:	687b      	ldr	r3, [r7, #4]
 8008bf8:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8008bfc:	d007      	beq.n	8008c0e <TIM_Base_SetConfig+0x52>
 8008bfe:	687b      	ldr	r3, [r7, #4]
 8008c00:	4a1e      	ldr	r2, [pc, #120]	; (8008c7c <TIM_Base_SetConfig+0xc0>)
 8008c02:	4293      	cmp	r3, r2
 8008c04:	d003      	beq.n	8008c0e <TIM_Base_SetConfig+0x52>
 8008c06:	687b      	ldr	r3, [r7, #4]
 8008c08:	4a1d      	ldr	r2, [pc, #116]	; (8008c80 <TIM_Base_SetConfig+0xc4>)
 8008c0a:	4293      	cmp	r3, r2
 8008c0c:	d108      	bne.n	8008c20 <TIM_Base_SetConfig+0x64>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 8008c0e:	68fb      	ldr	r3, [r7, #12]
 8008c10:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8008c14:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8008c16:	683b      	ldr	r3, [r7, #0]
 8008c18:	68db      	ldr	r3, [r3, #12]
 8008c1a:	68fa      	ldr	r2, [r7, #12]
 8008c1c:	4313      	orrs	r3, r2
 8008c1e:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8008c20:	68fb      	ldr	r3, [r7, #12]
 8008c22:	f023 0280 	bic.w	r2, r3, #128	; 0x80
 8008c26:	683b      	ldr	r3, [r7, #0]
 8008c28:	695b      	ldr	r3, [r3, #20]
 8008c2a:	4313      	orrs	r3, r2
 8008c2c:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 8008c2e:	687b      	ldr	r3, [r7, #4]
 8008c30:	68fa      	ldr	r2, [r7, #12]
 8008c32:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 8008c34:	683b      	ldr	r3, [r7, #0]
 8008c36:	689a      	ldr	r2, [r3, #8]
 8008c38:	687b      	ldr	r3, [r7, #4]
 8008c3a:	62da      	str	r2, [r3, #44]	; 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 8008c3c:	683b      	ldr	r3, [r7, #0]
 8008c3e:	681a      	ldr	r2, [r3, #0]
 8008c40:	687b      	ldr	r3, [r7, #4]
 8008c42:	629a      	str	r2, [r3, #40]	; 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 8008c44:	687b      	ldr	r3, [r7, #4]
 8008c46:	4a0c      	ldr	r2, [pc, #48]	; (8008c78 <TIM_Base_SetConfig+0xbc>)
 8008c48:	4293      	cmp	r3, r2
 8008c4a:	d007      	beq.n	8008c5c <TIM_Base_SetConfig+0xa0>
 8008c4c:	687b      	ldr	r3, [r7, #4]
 8008c4e:	4a0b      	ldr	r2, [pc, #44]	; (8008c7c <TIM_Base_SetConfig+0xc0>)
 8008c50:	4293      	cmp	r3, r2
 8008c52:	d003      	beq.n	8008c5c <TIM_Base_SetConfig+0xa0>
 8008c54:	687b      	ldr	r3, [r7, #4]
 8008c56:	4a0a      	ldr	r2, [pc, #40]	; (8008c80 <TIM_Base_SetConfig+0xc4>)
 8008c58:	4293      	cmp	r3, r2
 8008c5a:	d103      	bne.n	8008c64 <TIM_Base_SetConfig+0xa8>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 8008c5c:	683b      	ldr	r3, [r7, #0]
 8008c5e:	691a      	ldr	r2, [r3, #16]
 8008c60:	687b      	ldr	r3, [r7, #4]
 8008c62:	631a      	str	r2, [r3, #48]	; 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 8008c64:	687b      	ldr	r3, [r7, #4]
 8008c66:	2201      	movs	r2, #1
 8008c68:	615a      	str	r2, [r3, #20]
}
 8008c6a:	bf00      	nop
 8008c6c:	3714      	adds	r7, #20
 8008c6e:	46bd      	mov	sp, r7
 8008c70:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008c74:	4770      	bx	lr
 8008c76:	bf00      	nop
 8008c78:	40012c00 	.word	0x40012c00
 8008c7c:	40014000 	.word	0x40014000
 8008c80:	40014400 	.word	0x40014400

08008c84 <TIM_OC1_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC1_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 8008c84:	b480      	push	{r7}
 8008c86:	b087      	sub	sp, #28
 8008c88:	af00      	add	r7, sp, #0
 8008c8a:	6078      	str	r0, [r7, #4]
 8008c8c:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 1: Reset the CC1E Bit */
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8008c8e:	687b      	ldr	r3, [r7, #4]
 8008c90:	6a1b      	ldr	r3, [r3, #32]
 8008c92:	f023 0201 	bic.w	r2, r3, #1
 8008c96:	687b      	ldr	r3, [r7, #4]
 8008c98:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8008c9a:	687b      	ldr	r3, [r7, #4]
 8008c9c:	6a1b      	ldr	r3, [r3, #32]
 8008c9e:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8008ca0:	687b      	ldr	r3, [r7, #4]
 8008ca2:	685b      	ldr	r3, [r3, #4]
 8008ca4:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 8008ca6:	687b      	ldr	r3, [r7, #4]
 8008ca8:	699b      	ldr	r3, [r3, #24]
 8008caa:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~TIM_CCMR1_OC1M;
 8008cac:	68fb      	ldr	r3, [r7, #12]
 8008cae:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8008cb2:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8008cb6:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC1S;
 8008cb8:	68fb      	ldr	r3, [r7, #12]
 8008cba:	f023 0303 	bic.w	r3, r3, #3
 8008cbe:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8008cc0:	683b      	ldr	r3, [r7, #0]
 8008cc2:	681b      	ldr	r3, [r3, #0]
 8008cc4:	68fa      	ldr	r2, [r7, #12]
 8008cc6:	4313      	orrs	r3, r2
 8008cc8:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC1P;
 8008cca:	697b      	ldr	r3, [r7, #20]
 8008ccc:	f023 0302 	bic.w	r3, r3, #2
 8008cd0:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= OC_Config->OCPolarity;
 8008cd2:	683b      	ldr	r3, [r7, #0]
 8008cd4:	689b      	ldr	r3, [r3, #8]
 8008cd6:	697a      	ldr	r2, [r7, #20]
 8008cd8:	4313      	orrs	r3, r2
 8008cda:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_1))
 8008cdc:	687b      	ldr	r3, [r7, #4]
 8008cde:	4a24      	ldr	r2, [pc, #144]	; (8008d70 <TIM_OC1_SetConfig+0xec>)
 8008ce0:	4293      	cmp	r3, r2
 8008ce2:	d007      	beq.n	8008cf4 <TIM_OC1_SetConfig+0x70>
 8008ce4:	687b      	ldr	r3, [r7, #4]
 8008ce6:	4a23      	ldr	r2, [pc, #140]	; (8008d74 <TIM_OC1_SetConfig+0xf0>)
 8008ce8:	4293      	cmp	r3, r2
 8008cea:	d003      	beq.n	8008cf4 <TIM_OC1_SetConfig+0x70>
 8008cec:	687b      	ldr	r3, [r7, #4]
 8008cee:	4a22      	ldr	r2, [pc, #136]	; (8008d78 <TIM_OC1_SetConfig+0xf4>)
 8008cf0:	4293      	cmp	r3, r2
 8008cf2:	d10c      	bne.n	8008d0e <TIM_OC1_SetConfig+0x8a>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC1NP;
 8008cf4:	697b      	ldr	r3, [r7, #20]
 8008cf6:	f023 0308 	bic.w	r3, r3, #8
 8008cfa:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= OC_Config->OCNPolarity;
 8008cfc:	683b      	ldr	r3, [r7, #0]
 8008cfe:	68db      	ldr	r3, [r3, #12]
 8008d00:	697a      	ldr	r2, [r7, #20]
 8008d02:	4313      	orrs	r3, r2
 8008d04:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC1NE;
 8008d06:	697b      	ldr	r3, [r7, #20]
 8008d08:	f023 0304 	bic.w	r3, r3, #4
 8008d0c:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8008d0e:	687b      	ldr	r3, [r7, #4]
 8008d10:	4a17      	ldr	r2, [pc, #92]	; (8008d70 <TIM_OC1_SetConfig+0xec>)
 8008d12:	4293      	cmp	r3, r2
 8008d14:	d007      	beq.n	8008d26 <TIM_OC1_SetConfig+0xa2>
 8008d16:	687b      	ldr	r3, [r7, #4]
 8008d18:	4a16      	ldr	r2, [pc, #88]	; (8008d74 <TIM_OC1_SetConfig+0xf0>)
 8008d1a:	4293      	cmp	r3, r2
 8008d1c:	d003      	beq.n	8008d26 <TIM_OC1_SetConfig+0xa2>
 8008d1e:	687b      	ldr	r3, [r7, #4]
 8008d20:	4a15      	ldr	r2, [pc, #84]	; (8008d78 <TIM_OC1_SetConfig+0xf4>)
 8008d22:	4293      	cmp	r3, r2
 8008d24:	d111      	bne.n	8008d4a <TIM_OC1_SetConfig+0xc6>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS1;
 8008d26:	693b      	ldr	r3, [r7, #16]
 8008d28:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 8008d2c:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS1N;
 8008d2e:	693b      	ldr	r3, [r7, #16]
 8008d30:	f423 7300 	bic.w	r3, r3, #512	; 0x200
 8008d34:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= OC_Config->OCIdleState;
 8008d36:	683b      	ldr	r3, [r7, #0]
 8008d38:	695b      	ldr	r3, [r3, #20]
 8008d3a:	693a      	ldr	r2, [r7, #16]
 8008d3c:	4313      	orrs	r3, r2
 8008d3e:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= OC_Config->OCNIdleState;
 8008d40:	683b      	ldr	r3, [r7, #0]
 8008d42:	699b      	ldr	r3, [r3, #24]
 8008d44:	693a      	ldr	r2, [r7, #16]
 8008d46:	4313      	orrs	r3, r2
 8008d48:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8008d4a:	687b      	ldr	r3, [r7, #4]
 8008d4c:	693a      	ldr	r2, [r7, #16]
 8008d4e:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 8008d50:	687b      	ldr	r3, [r7, #4]
 8008d52:	68fa      	ldr	r2, [r7, #12]
 8008d54:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR1 = OC_Config->Pulse;
 8008d56:	683b      	ldr	r3, [r7, #0]
 8008d58:	685a      	ldr	r2, [r3, #4]
 8008d5a:	687b      	ldr	r3, [r7, #4]
 8008d5c:	635a      	str	r2, [r3, #52]	; 0x34

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8008d5e:	687b      	ldr	r3, [r7, #4]
 8008d60:	697a      	ldr	r2, [r7, #20]
 8008d62:	621a      	str	r2, [r3, #32]
}
 8008d64:	bf00      	nop
 8008d66:	371c      	adds	r7, #28
 8008d68:	46bd      	mov	sp, r7
 8008d6a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008d6e:	4770      	bx	lr
 8008d70:	40012c00 	.word	0x40012c00
 8008d74:	40014000 	.word	0x40014000
 8008d78:	40014400 	.word	0x40014400

08008d7c <TIM_OC2_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
void TIM_OC2_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 8008d7c:	b480      	push	{r7}
 8008d7e:	b087      	sub	sp, #28
 8008d80:	af00      	add	r7, sp, #0
 8008d82:	6078      	str	r0, [r7, #4]
 8008d84:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8008d86:	687b      	ldr	r3, [r7, #4]
 8008d88:	6a1b      	ldr	r3, [r3, #32]
 8008d8a:	f023 0210 	bic.w	r2, r3, #16
 8008d8e:	687b      	ldr	r3, [r7, #4]
 8008d90:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8008d92:	687b      	ldr	r3, [r7, #4]
 8008d94:	6a1b      	ldr	r3, [r3, #32]
 8008d96:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8008d98:	687b      	ldr	r3, [r7, #4]
 8008d9a:	685b      	ldr	r3, [r3, #4]
 8008d9c:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 8008d9e:	687b      	ldr	r3, [r7, #4]
 8008da0:	699b      	ldr	r3, [r3, #24]
 8008da2:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR1_OC2M;
 8008da4:	68fb      	ldr	r3, [r7, #12]
 8008da6:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 8008daa:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 8008dae:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC2S;
 8008db0:	68fb      	ldr	r3, [r7, #12]
 8008db2:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8008db6:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8008db8:	683b      	ldr	r3, [r7, #0]
 8008dba:	681b      	ldr	r3, [r3, #0]
 8008dbc:	021b      	lsls	r3, r3, #8
 8008dbe:	68fa      	ldr	r2, [r7, #12]
 8008dc0:	4313      	orrs	r3, r2
 8008dc2:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC2P;
 8008dc4:	697b      	ldr	r3, [r7, #20]
 8008dc6:	f023 0320 	bic.w	r3, r3, #32
 8008dca:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 4U);
 8008dcc:	683b      	ldr	r3, [r7, #0]
 8008dce:	689b      	ldr	r3, [r3, #8]
 8008dd0:	011b      	lsls	r3, r3, #4
 8008dd2:	697a      	ldr	r2, [r7, #20]
 8008dd4:	4313      	orrs	r3, r2
 8008dd6:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_2))
 8008dd8:	687b      	ldr	r3, [r7, #4]
 8008dda:	4a22      	ldr	r2, [pc, #136]	; (8008e64 <TIM_OC2_SetConfig+0xe8>)
 8008ddc:	4293      	cmp	r3, r2
 8008dde:	d10d      	bne.n	8008dfc <TIM_OC2_SetConfig+0x80>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC2NP;
 8008de0:	697b      	ldr	r3, [r7, #20]
 8008de2:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 8008de6:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 4U);
 8008de8:	683b      	ldr	r3, [r7, #0]
 8008dea:	68db      	ldr	r3, [r3, #12]
 8008dec:	011b      	lsls	r3, r3, #4
 8008dee:	697a      	ldr	r2, [r7, #20]
 8008df0:	4313      	orrs	r3, r2
 8008df2:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC2NE;
 8008df4:	697b      	ldr	r3, [r7, #20]
 8008df6:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 8008dfa:	617b      	str	r3, [r7, #20]

  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8008dfc:	687b      	ldr	r3, [r7, #4]
 8008dfe:	4a19      	ldr	r2, [pc, #100]	; (8008e64 <TIM_OC2_SetConfig+0xe8>)
 8008e00:	4293      	cmp	r3, r2
 8008e02:	d007      	beq.n	8008e14 <TIM_OC2_SetConfig+0x98>
 8008e04:	687b      	ldr	r3, [r7, #4]
 8008e06:	4a18      	ldr	r2, [pc, #96]	; (8008e68 <TIM_OC2_SetConfig+0xec>)
 8008e08:	4293      	cmp	r3, r2
 8008e0a:	d003      	beq.n	8008e14 <TIM_OC2_SetConfig+0x98>
 8008e0c:	687b      	ldr	r3, [r7, #4]
 8008e0e:	4a17      	ldr	r2, [pc, #92]	; (8008e6c <TIM_OC2_SetConfig+0xf0>)
 8008e10:	4293      	cmp	r3, r2
 8008e12:	d113      	bne.n	8008e3c <TIM_OC2_SetConfig+0xc0>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS2;
 8008e14:	693b      	ldr	r3, [r7, #16]
 8008e16:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 8008e1a:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS2N;
 8008e1c:	693b      	ldr	r3, [r7, #16]
 8008e1e:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 8008e22:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 2U);
 8008e24:	683b      	ldr	r3, [r7, #0]
 8008e26:	695b      	ldr	r3, [r3, #20]
 8008e28:	009b      	lsls	r3, r3, #2
 8008e2a:	693a      	ldr	r2, [r7, #16]
 8008e2c:	4313      	orrs	r3, r2
 8008e2e:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 2U);
 8008e30:	683b      	ldr	r3, [r7, #0]
 8008e32:	699b      	ldr	r3, [r3, #24]
 8008e34:	009b      	lsls	r3, r3, #2
 8008e36:	693a      	ldr	r2, [r7, #16]
 8008e38:	4313      	orrs	r3, r2
 8008e3a:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8008e3c:	687b      	ldr	r3, [r7, #4]
 8008e3e:	693a      	ldr	r2, [r7, #16]
 8008e40:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 8008e42:	687b      	ldr	r3, [r7, #4]
 8008e44:	68fa      	ldr	r2, [r7, #12]
 8008e46:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR2 = OC_Config->Pulse;
 8008e48:	683b      	ldr	r3, [r7, #0]
 8008e4a:	685a      	ldr	r2, [r3, #4]
 8008e4c:	687b      	ldr	r3, [r7, #4]
 8008e4e:	639a      	str	r2, [r3, #56]	; 0x38

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8008e50:	687b      	ldr	r3, [r7, #4]
 8008e52:	697a      	ldr	r2, [r7, #20]
 8008e54:	621a      	str	r2, [r3, #32]
}
 8008e56:	bf00      	nop
 8008e58:	371c      	adds	r7, #28
 8008e5a:	46bd      	mov	sp, r7
 8008e5c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008e60:	4770      	bx	lr
 8008e62:	bf00      	nop
 8008e64:	40012c00 	.word	0x40012c00
 8008e68:	40014000 	.word	0x40014000
 8008e6c:	40014400 	.word	0x40014400

08008e70 <TIM_OC3_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC3_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 8008e70:	b480      	push	{r7}
 8008e72:	b087      	sub	sp, #28
 8008e74:	af00      	add	r7, sp, #0
 8008e76:	6078      	str	r0, [r7, #4]
 8008e78:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 3: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC3E;
 8008e7a:	687b      	ldr	r3, [r7, #4]
 8008e7c:	6a1b      	ldr	r3, [r3, #32]
 8008e7e:	f423 7280 	bic.w	r2, r3, #256	; 0x100
 8008e82:	687b      	ldr	r3, [r7, #4]
 8008e84:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8008e86:	687b      	ldr	r3, [r7, #4]
 8008e88:	6a1b      	ldr	r3, [r3, #32]
 8008e8a:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8008e8c:	687b      	ldr	r3, [r7, #4]
 8008e8e:	685b      	ldr	r3, [r3, #4]
 8008e90:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 8008e92:	687b      	ldr	r3, [r7, #4]
 8008e94:	69db      	ldr	r3, [r3, #28]
 8008e96:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC3M;
 8008e98:	68fb      	ldr	r3, [r7, #12]
 8008e9a:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8008e9e:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8008ea2:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC3S;
 8008ea4:	68fb      	ldr	r3, [r7, #12]
 8008ea6:	f023 0303 	bic.w	r3, r3, #3
 8008eaa:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8008eac:	683b      	ldr	r3, [r7, #0]
 8008eae:	681b      	ldr	r3, [r3, #0]
 8008eb0:	68fa      	ldr	r2, [r7, #12]
 8008eb2:	4313      	orrs	r3, r2
 8008eb4:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC3P;
 8008eb6:	697b      	ldr	r3, [r7, #20]
 8008eb8:	f423 7300 	bic.w	r3, r3, #512	; 0x200
 8008ebc:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 8U);
 8008ebe:	683b      	ldr	r3, [r7, #0]
 8008ec0:	689b      	ldr	r3, [r3, #8]
 8008ec2:	021b      	lsls	r3, r3, #8
 8008ec4:	697a      	ldr	r2, [r7, #20]
 8008ec6:	4313      	orrs	r3, r2
 8008ec8:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_3))
 8008eca:	687b      	ldr	r3, [r7, #4]
 8008ecc:	4a21      	ldr	r2, [pc, #132]	; (8008f54 <TIM_OC3_SetConfig+0xe4>)
 8008ece:	4293      	cmp	r3, r2
 8008ed0:	d10d      	bne.n	8008eee <TIM_OC3_SetConfig+0x7e>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC3NP;
 8008ed2:	697b      	ldr	r3, [r7, #20]
 8008ed4:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 8008ed8:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 8U);
 8008eda:	683b      	ldr	r3, [r7, #0]
 8008edc:	68db      	ldr	r3, [r3, #12]
 8008ede:	021b      	lsls	r3, r3, #8
 8008ee0:	697a      	ldr	r2, [r7, #20]
 8008ee2:	4313      	orrs	r3, r2
 8008ee4:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC3NE;
 8008ee6:	697b      	ldr	r3, [r7, #20]
 8008ee8:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 8008eec:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8008eee:	687b      	ldr	r3, [r7, #4]
 8008ef0:	4a18      	ldr	r2, [pc, #96]	; (8008f54 <TIM_OC3_SetConfig+0xe4>)
 8008ef2:	4293      	cmp	r3, r2
 8008ef4:	d007      	beq.n	8008f06 <TIM_OC3_SetConfig+0x96>
 8008ef6:	687b      	ldr	r3, [r7, #4]
 8008ef8:	4a17      	ldr	r2, [pc, #92]	; (8008f58 <TIM_OC3_SetConfig+0xe8>)
 8008efa:	4293      	cmp	r3, r2
 8008efc:	d003      	beq.n	8008f06 <TIM_OC3_SetConfig+0x96>
 8008efe:	687b      	ldr	r3, [r7, #4]
 8008f00:	4a16      	ldr	r2, [pc, #88]	; (8008f5c <TIM_OC3_SetConfig+0xec>)
 8008f02:	4293      	cmp	r3, r2
 8008f04:	d113      	bne.n	8008f2e <TIM_OC3_SetConfig+0xbe>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS3;
 8008f06:	693b      	ldr	r3, [r7, #16]
 8008f08:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 8008f0c:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS3N;
 8008f0e:	693b      	ldr	r3, [r7, #16]
 8008f10:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 8008f14:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 4U);
 8008f16:	683b      	ldr	r3, [r7, #0]
 8008f18:	695b      	ldr	r3, [r3, #20]
 8008f1a:	011b      	lsls	r3, r3, #4
 8008f1c:	693a      	ldr	r2, [r7, #16]
 8008f1e:	4313      	orrs	r3, r2
 8008f20:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 4U);
 8008f22:	683b      	ldr	r3, [r7, #0]
 8008f24:	699b      	ldr	r3, [r3, #24]
 8008f26:	011b      	lsls	r3, r3, #4
 8008f28:	693a      	ldr	r2, [r7, #16]
 8008f2a:	4313      	orrs	r3, r2
 8008f2c:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8008f2e:	687b      	ldr	r3, [r7, #4]
 8008f30:	693a      	ldr	r2, [r7, #16]
 8008f32:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 8008f34:	687b      	ldr	r3, [r7, #4]
 8008f36:	68fa      	ldr	r2, [r7, #12]
 8008f38:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR3 = OC_Config->Pulse;
 8008f3a:	683b      	ldr	r3, [r7, #0]
 8008f3c:	685a      	ldr	r2, [r3, #4]
 8008f3e:	687b      	ldr	r3, [r7, #4]
 8008f40:	63da      	str	r2, [r3, #60]	; 0x3c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8008f42:	687b      	ldr	r3, [r7, #4]
 8008f44:	697a      	ldr	r2, [r7, #20]
 8008f46:	621a      	str	r2, [r3, #32]
}
 8008f48:	bf00      	nop
 8008f4a:	371c      	adds	r7, #28
 8008f4c:	46bd      	mov	sp, r7
 8008f4e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008f52:	4770      	bx	lr
 8008f54:	40012c00 	.word	0x40012c00
 8008f58:	40014000 	.word	0x40014000
 8008f5c:	40014400 	.word	0x40014400

08008f60 <TIM_OC4_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC4_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 8008f60:	b480      	push	{r7}
 8008f62:	b087      	sub	sp, #28
 8008f64:	af00      	add	r7, sp, #0
 8008f66:	6078      	str	r0, [r7, #4]
 8008f68:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 4: Reset the CC4E Bit */
  TIMx->CCER &= ~TIM_CCER_CC4E;
 8008f6a:	687b      	ldr	r3, [r7, #4]
 8008f6c:	6a1b      	ldr	r3, [r3, #32]
 8008f6e:	f423 5280 	bic.w	r2, r3, #4096	; 0x1000
 8008f72:	687b      	ldr	r3, [r7, #4]
 8008f74:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8008f76:	687b      	ldr	r3, [r7, #4]
 8008f78:	6a1b      	ldr	r3, [r3, #32]
 8008f7a:	613b      	str	r3, [r7, #16]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8008f7c:	687b      	ldr	r3, [r7, #4]
 8008f7e:	685b      	ldr	r3, [r3, #4]
 8008f80:	617b      	str	r3, [r7, #20]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 8008f82:	687b      	ldr	r3, [r7, #4]
 8008f84:	69db      	ldr	r3, [r3, #28]
 8008f86:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC4M;
 8008f88:	68fb      	ldr	r3, [r7, #12]
 8008f8a:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 8008f8e:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 8008f92:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC4S;
 8008f94:	68fb      	ldr	r3, [r7, #12]
 8008f96:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8008f9a:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8008f9c:	683b      	ldr	r3, [r7, #0]
 8008f9e:	681b      	ldr	r3, [r3, #0]
 8008fa0:	021b      	lsls	r3, r3, #8
 8008fa2:	68fa      	ldr	r2, [r7, #12]
 8008fa4:	4313      	orrs	r3, r2
 8008fa6:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC4P;
 8008fa8:	693b      	ldr	r3, [r7, #16]
 8008faa:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 8008fae:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 12U);
 8008fb0:	683b      	ldr	r3, [r7, #0]
 8008fb2:	689b      	ldr	r3, [r3, #8]
 8008fb4:	031b      	lsls	r3, r3, #12
 8008fb6:	693a      	ldr	r2, [r7, #16]
 8008fb8:	4313      	orrs	r3, r2
 8008fba:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8008fbc:	687b      	ldr	r3, [r7, #4]
 8008fbe:	4a14      	ldr	r2, [pc, #80]	; (8009010 <TIM_OC4_SetConfig+0xb0>)
 8008fc0:	4293      	cmp	r3, r2
 8008fc2:	d007      	beq.n	8008fd4 <TIM_OC4_SetConfig+0x74>
 8008fc4:	687b      	ldr	r3, [r7, #4]
 8008fc6:	4a13      	ldr	r2, [pc, #76]	; (8009014 <TIM_OC4_SetConfig+0xb4>)
 8008fc8:	4293      	cmp	r3, r2
 8008fca:	d003      	beq.n	8008fd4 <TIM_OC4_SetConfig+0x74>
 8008fcc:	687b      	ldr	r3, [r7, #4]
 8008fce:	4a12      	ldr	r2, [pc, #72]	; (8009018 <TIM_OC4_SetConfig+0xb8>)
 8008fd0:	4293      	cmp	r3, r2
 8008fd2:	d109      	bne.n	8008fe8 <TIM_OC4_SetConfig+0x88>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS4;
 8008fd4:	697b      	ldr	r3, [r7, #20]
 8008fd6:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 8008fda:	617b      	str	r3, [r7, #20]

    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 6U);
 8008fdc:	683b      	ldr	r3, [r7, #0]
 8008fde:	695b      	ldr	r3, [r3, #20]
 8008fe0:	019b      	lsls	r3, r3, #6
 8008fe2:	697a      	ldr	r2, [r7, #20]
 8008fe4:	4313      	orrs	r3, r2
 8008fe6:	617b      	str	r3, [r7, #20]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8008fe8:	687b      	ldr	r3, [r7, #4]
 8008fea:	697a      	ldr	r2, [r7, #20]
 8008fec:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 8008fee:	687b      	ldr	r3, [r7, #4]
 8008ff0:	68fa      	ldr	r2, [r7, #12]
 8008ff2:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR4 = OC_Config->Pulse;
 8008ff4:	683b      	ldr	r3, [r7, #0]
 8008ff6:	685a      	ldr	r2, [r3, #4]
 8008ff8:	687b      	ldr	r3, [r7, #4]
 8008ffa:	641a      	str	r2, [r3, #64]	; 0x40

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8008ffc:	687b      	ldr	r3, [r7, #4]
 8008ffe:	693a      	ldr	r2, [r7, #16]
 8009000:	621a      	str	r2, [r3, #32]
}
 8009002:	bf00      	nop
 8009004:	371c      	adds	r7, #28
 8009006:	46bd      	mov	sp, r7
 8009008:	f85d 7b04 	ldr.w	r7, [sp], #4
 800900c:	4770      	bx	lr
 800900e:	bf00      	nop
 8009010:	40012c00 	.word	0x40012c00
 8009014:	40014000 	.word	0x40014000
 8009018:	40014400 	.word	0x40014400

0800901c <TIM_OC5_SetConfig>:
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC5_SetConfig(TIM_TypeDef *TIMx,
                              TIM_OC_InitTypeDef *OC_Config)
{
 800901c:	b480      	push	{r7}
 800901e:	b087      	sub	sp, #28
 8009020:	af00      	add	r7, sp, #0
 8009022:	6078      	str	r0, [r7, #4]
 8009024:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the output: Reset the CCxE Bit */
  TIMx->CCER &= ~TIM_CCER_CC5E;
 8009026:	687b      	ldr	r3, [r7, #4]
 8009028:	6a1b      	ldr	r3, [r3, #32]
 800902a:	f423 3280 	bic.w	r2, r3, #65536	; 0x10000
 800902e:	687b      	ldr	r3, [r7, #4]
 8009030:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8009032:	687b      	ldr	r3, [r7, #4]
 8009034:	6a1b      	ldr	r3, [r3, #32]
 8009036:	613b      	str	r3, [r7, #16]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8009038:	687b      	ldr	r3, [r7, #4]
 800903a:	685b      	ldr	r3, [r3, #4]
 800903c:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR3;
 800903e:	687b      	ldr	r3, [r7, #4]
 8009040:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8009042:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~(TIM_CCMR3_OC5M);
 8009044:	68fb      	ldr	r3, [r7, #12]
 8009046:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 800904a:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800904e:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8009050:	683b      	ldr	r3, [r7, #0]
 8009052:	681b      	ldr	r3, [r3, #0]
 8009054:	68fa      	ldr	r2, [r7, #12]
 8009056:	4313      	orrs	r3, r2
 8009058:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC5P;
 800905a:	693b      	ldr	r3, [r7, #16]
 800905c:	f423 3300 	bic.w	r3, r3, #131072	; 0x20000
 8009060:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 16U);
 8009062:	683b      	ldr	r3, [r7, #0]
 8009064:	689b      	ldr	r3, [r3, #8]
 8009066:	041b      	lsls	r3, r3, #16
 8009068:	693a      	ldr	r2, [r7, #16]
 800906a:	4313      	orrs	r3, r2
 800906c:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800906e:	687b      	ldr	r3, [r7, #4]
 8009070:	4a13      	ldr	r2, [pc, #76]	; (80090c0 <TIM_OC5_SetConfig+0xa4>)
 8009072:	4293      	cmp	r3, r2
 8009074:	d007      	beq.n	8009086 <TIM_OC5_SetConfig+0x6a>
 8009076:	687b      	ldr	r3, [r7, #4]
 8009078:	4a12      	ldr	r2, [pc, #72]	; (80090c4 <TIM_OC5_SetConfig+0xa8>)
 800907a:	4293      	cmp	r3, r2
 800907c:	d003      	beq.n	8009086 <TIM_OC5_SetConfig+0x6a>
 800907e:	687b      	ldr	r3, [r7, #4]
 8009080:	4a11      	ldr	r2, [pc, #68]	; (80090c8 <TIM_OC5_SetConfig+0xac>)
 8009082:	4293      	cmp	r3, r2
 8009084:	d109      	bne.n	800909a <TIM_OC5_SetConfig+0x7e>
  {
    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS5;
 8009086:	697b      	ldr	r3, [r7, #20]
 8009088:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 800908c:	617b      	str	r3, [r7, #20]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 8U);
 800908e:	683b      	ldr	r3, [r7, #0]
 8009090:	695b      	ldr	r3, [r3, #20]
 8009092:	021b      	lsls	r3, r3, #8
 8009094:	697a      	ldr	r2, [r7, #20]
 8009096:	4313      	orrs	r3, r2
 8009098:	617b      	str	r3, [r7, #20]
  }
  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800909a:	687b      	ldr	r3, [r7, #4]
 800909c:	697a      	ldr	r2, [r7, #20]
 800909e:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR3 */
  TIMx->CCMR3 = tmpccmrx;
 80090a0:	687b      	ldr	r3, [r7, #4]
 80090a2:	68fa      	ldr	r2, [r7, #12]
 80090a4:	655a      	str	r2, [r3, #84]	; 0x54

  /* Set the Capture Compare Register value */
  TIMx->CCR5 = OC_Config->Pulse;
 80090a6:	683b      	ldr	r3, [r7, #0]
 80090a8:	685a      	ldr	r2, [r3, #4]
 80090aa:	687b      	ldr	r3, [r7, #4]
 80090ac:	659a      	str	r2, [r3, #88]	; 0x58

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 80090ae:	687b      	ldr	r3, [r7, #4]
 80090b0:	693a      	ldr	r2, [r7, #16]
 80090b2:	621a      	str	r2, [r3, #32]
}
 80090b4:	bf00      	nop
 80090b6:	371c      	adds	r7, #28
 80090b8:	46bd      	mov	sp, r7
 80090ba:	f85d 7b04 	ldr.w	r7, [sp], #4
 80090be:	4770      	bx	lr
 80090c0:	40012c00 	.word	0x40012c00
 80090c4:	40014000 	.word	0x40014000
 80090c8:	40014400 	.word	0x40014400

080090cc <TIM_OC6_SetConfig>:
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC6_SetConfig(TIM_TypeDef *TIMx,
                              TIM_OC_InitTypeDef *OC_Config)
{
 80090cc:	b480      	push	{r7}
 80090ce:	b087      	sub	sp, #28
 80090d0:	af00      	add	r7, sp, #0
 80090d2:	6078      	str	r0, [r7, #4]
 80090d4:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the output: Reset the CCxE Bit */
  TIMx->CCER &= ~TIM_CCER_CC6E;
 80090d6:	687b      	ldr	r3, [r7, #4]
 80090d8:	6a1b      	ldr	r3, [r3, #32]
 80090da:	f423 1280 	bic.w	r2, r3, #1048576	; 0x100000
 80090de:	687b      	ldr	r3, [r7, #4]
 80090e0:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 80090e2:	687b      	ldr	r3, [r7, #4]
 80090e4:	6a1b      	ldr	r3, [r3, #32]
 80090e6:	613b      	str	r3, [r7, #16]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 80090e8:	687b      	ldr	r3, [r7, #4]
 80090ea:	685b      	ldr	r3, [r3, #4]
 80090ec:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR3;
 80090ee:	687b      	ldr	r3, [r7, #4]
 80090f0:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80090f2:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~(TIM_CCMR3_OC6M);
 80090f4:	68fb      	ldr	r3, [r7, #12]
 80090f6:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 80090fa:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 80090fe:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8009100:	683b      	ldr	r3, [r7, #0]
 8009102:	681b      	ldr	r3, [r3, #0]
 8009104:	021b      	lsls	r3, r3, #8
 8009106:	68fa      	ldr	r2, [r7, #12]
 8009108:	4313      	orrs	r3, r2
 800910a:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= (uint32_t)~TIM_CCER_CC6P;
 800910c:	693b      	ldr	r3, [r7, #16]
 800910e:	f423 1300 	bic.w	r3, r3, #2097152	; 0x200000
 8009112:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 20U);
 8009114:	683b      	ldr	r3, [r7, #0]
 8009116:	689b      	ldr	r3, [r3, #8]
 8009118:	051b      	lsls	r3, r3, #20
 800911a:	693a      	ldr	r2, [r7, #16]
 800911c:	4313      	orrs	r3, r2
 800911e:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8009120:	687b      	ldr	r3, [r7, #4]
 8009122:	4a14      	ldr	r2, [pc, #80]	; (8009174 <TIM_OC6_SetConfig+0xa8>)
 8009124:	4293      	cmp	r3, r2
 8009126:	d007      	beq.n	8009138 <TIM_OC6_SetConfig+0x6c>
 8009128:	687b      	ldr	r3, [r7, #4]
 800912a:	4a13      	ldr	r2, [pc, #76]	; (8009178 <TIM_OC6_SetConfig+0xac>)
 800912c:	4293      	cmp	r3, r2
 800912e:	d003      	beq.n	8009138 <TIM_OC6_SetConfig+0x6c>
 8009130:	687b      	ldr	r3, [r7, #4]
 8009132:	4a12      	ldr	r2, [pc, #72]	; (800917c <TIM_OC6_SetConfig+0xb0>)
 8009134:	4293      	cmp	r3, r2
 8009136:	d109      	bne.n	800914c <TIM_OC6_SetConfig+0x80>
  {
    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS6;
 8009138:	697b      	ldr	r3, [r7, #20]
 800913a:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 800913e:	617b      	str	r3, [r7, #20]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 10U);
 8009140:	683b      	ldr	r3, [r7, #0]
 8009142:	695b      	ldr	r3, [r3, #20]
 8009144:	029b      	lsls	r3, r3, #10
 8009146:	697a      	ldr	r2, [r7, #20]
 8009148:	4313      	orrs	r3, r2
 800914a:	617b      	str	r3, [r7, #20]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800914c:	687b      	ldr	r3, [r7, #4]
 800914e:	697a      	ldr	r2, [r7, #20]
 8009150:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR3 */
  TIMx->CCMR3 = tmpccmrx;
 8009152:	687b      	ldr	r3, [r7, #4]
 8009154:	68fa      	ldr	r2, [r7, #12]
 8009156:	655a      	str	r2, [r3, #84]	; 0x54

  /* Set the Capture Compare Register value */
  TIMx->CCR6 = OC_Config->Pulse;
 8009158:	683b      	ldr	r3, [r7, #0]
 800915a:	685a      	ldr	r2, [r3, #4]
 800915c:	687b      	ldr	r3, [r7, #4]
 800915e:	65da      	str	r2, [r3, #92]	; 0x5c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8009160:	687b      	ldr	r3, [r7, #4]
 8009162:	693a      	ldr	r2, [r7, #16]
 8009164:	621a      	str	r2, [r3, #32]
}
 8009166:	bf00      	nop
 8009168:	371c      	adds	r7, #28
 800916a:	46bd      	mov	sp, r7
 800916c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009170:	4770      	bx	lr
 8009172:	bf00      	nop
 8009174:	40012c00 	.word	0x40012c00
 8009178:	40014000 	.word	0x40014000
 800917c:	40014400 	.word	0x40014400

08009180 <TIM_CCxChannelCmd>:
  * @param  ChannelState specifies the TIM Channel CCxE bit new state.
  *          This parameter can be: TIM_CCx_ENABLE or TIM_CCx_DISABLE.
  * @retval None
  */
void TIM_CCxChannelCmd(TIM_TypeDef *TIMx, uint32_t Channel, uint32_t ChannelState)
{
 8009180:	b480      	push	{r7}
 8009182:	b087      	sub	sp, #28
 8009184:	af00      	add	r7, sp, #0
 8009186:	60f8      	str	r0, [r7, #12]
 8009188:	60b9      	str	r1, [r7, #8]
 800918a:	607a      	str	r2, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_CC1_INSTANCE(TIMx));
  assert_param(IS_TIM_CHANNELS(Channel));

  tmp = TIM_CCER_CC1E << (Channel & 0x1FU); /* 0x1FU = 31 bits max shift */
 800918c:	68bb      	ldr	r3, [r7, #8]
 800918e:	f003 031f 	and.w	r3, r3, #31
 8009192:	2201      	movs	r2, #1
 8009194:	fa02 f303 	lsl.w	r3, r2, r3
 8009198:	617b      	str	r3, [r7, #20]

  /* Reset the CCxE Bit */
  TIMx->CCER &= ~tmp;
 800919a:	68fb      	ldr	r3, [r7, #12]
 800919c:	6a1a      	ldr	r2, [r3, #32]
 800919e:	697b      	ldr	r3, [r7, #20]
 80091a0:	43db      	mvns	r3, r3
 80091a2:	401a      	ands	r2, r3
 80091a4:	68fb      	ldr	r3, [r7, #12]
 80091a6:	621a      	str	r2, [r3, #32]

  /* Set or reset the CCxE Bit */
  TIMx->CCER |= (uint32_t)(ChannelState << (Channel & 0x1FU)); /* 0x1FU = 31 bits max shift */
 80091a8:	68fb      	ldr	r3, [r7, #12]
 80091aa:	6a1a      	ldr	r2, [r3, #32]
 80091ac:	68bb      	ldr	r3, [r7, #8]
 80091ae:	f003 031f 	and.w	r3, r3, #31
 80091b2:	6879      	ldr	r1, [r7, #4]
 80091b4:	fa01 f303 	lsl.w	r3, r1, r3
 80091b8:	431a      	orrs	r2, r3
 80091ba:	68fb      	ldr	r3, [r7, #12]
 80091bc:	621a      	str	r2, [r3, #32]
}
 80091be:	bf00      	nop
 80091c0:	371c      	adds	r7, #28
 80091c2:	46bd      	mov	sp, r7
 80091c4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80091c8:	4770      	bx	lr
	...

080091cc <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        TIM_MasterConfigTypeDef *sMasterConfig)
{
 80091cc:	b480      	push	{r7}
 80091ce:	b085      	sub	sp, #20
 80091d0:	af00      	add	r7, sp, #0
 80091d2:	6078      	str	r0, [r7, #4]
 80091d4:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 80091d6:	687b      	ldr	r3, [r7, #4]
 80091d8:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 80091dc:	2b01      	cmp	r3, #1
 80091de:	d101      	bne.n	80091e4 <HAL_TIMEx_MasterConfigSynchronization+0x18>
 80091e0:	2302      	movs	r3, #2
 80091e2:	e04f      	b.n	8009284 <HAL_TIMEx_MasterConfigSynchronization+0xb8>
 80091e4:	687b      	ldr	r3, [r7, #4]
 80091e6:	2201      	movs	r2, #1
 80091e8:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 80091ec:	687b      	ldr	r3, [r7, #4]
 80091ee:	2202      	movs	r2, #2
 80091f0:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 80091f4:	687b      	ldr	r3, [r7, #4]
 80091f6:	681b      	ldr	r3, [r3, #0]
 80091f8:	685b      	ldr	r3, [r3, #4]
 80091fa:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 80091fc:	687b      	ldr	r3, [r7, #4]
 80091fe:	681b      	ldr	r3, [r3, #0]
 8009200:	689b      	ldr	r3, [r3, #8]
 8009202:	60bb      	str	r3, [r7, #8]

  /* If the timer supports ADC synchronization through TRGO2, set the master mode selection 2 */
  if (IS_TIM_TRGO2_INSTANCE(htim->Instance))
 8009204:	687b      	ldr	r3, [r7, #4]
 8009206:	681b      	ldr	r3, [r3, #0]
 8009208:	4a21      	ldr	r2, [pc, #132]	; (8009290 <HAL_TIMEx_MasterConfigSynchronization+0xc4>)
 800920a:	4293      	cmp	r3, r2
 800920c:	d108      	bne.n	8009220 <HAL_TIMEx_MasterConfigSynchronization+0x54>
  {
    /* Check the parameters */
    assert_param(IS_TIM_TRGO2_SOURCE(sMasterConfig->MasterOutputTrigger2));

    /* Clear the MMS2 bits */
    tmpcr2 &= ~TIM_CR2_MMS2;
 800920e:	68fb      	ldr	r3, [r7, #12]
 8009210:	f423 0370 	bic.w	r3, r3, #15728640	; 0xf00000
 8009214:	60fb      	str	r3, [r7, #12]
    /* Select the TRGO2 source*/
    tmpcr2 |= sMasterConfig->MasterOutputTrigger2;
 8009216:	683b      	ldr	r3, [r7, #0]
 8009218:	685b      	ldr	r3, [r3, #4]
 800921a:	68fa      	ldr	r2, [r7, #12]
 800921c:	4313      	orrs	r3, r2
 800921e:	60fb      	str	r3, [r7, #12]
  }

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 8009220:	68fb      	ldr	r3, [r7, #12]
 8009222:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8009226:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 8009228:	683b      	ldr	r3, [r7, #0]
 800922a:	681b      	ldr	r3, [r3, #0]
 800922c:	68fa      	ldr	r2, [r7, #12]
 800922e:	4313      	orrs	r3, r2
 8009230:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 8009232:	687b      	ldr	r3, [r7, #4]
 8009234:	681b      	ldr	r3, [r3, #0]
 8009236:	68fa      	ldr	r2, [r7, #12]
 8009238:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 800923a:	687b      	ldr	r3, [r7, #4]
 800923c:	681b      	ldr	r3, [r3, #0]
 800923e:	4a14      	ldr	r2, [pc, #80]	; (8009290 <HAL_TIMEx_MasterConfigSynchronization+0xc4>)
 8009240:	4293      	cmp	r3, r2
 8009242:	d009      	beq.n	8009258 <HAL_TIMEx_MasterConfigSynchronization+0x8c>
 8009244:	687b      	ldr	r3, [r7, #4]
 8009246:	681b      	ldr	r3, [r3, #0]
 8009248:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 800924c:	d004      	beq.n	8009258 <HAL_TIMEx_MasterConfigSynchronization+0x8c>
 800924e:	687b      	ldr	r3, [r7, #4]
 8009250:	681b      	ldr	r3, [r3, #0]
 8009252:	4a10      	ldr	r2, [pc, #64]	; (8009294 <HAL_TIMEx_MasterConfigSynchronization+0xc8>)
 8009254:	4293      	cmp	r3, r2
 8009256:	d10c      	bne.n	8009272 <HAL_TIMEx_MasterConfigSynchronization+0xa6>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 8009258:	68bb      	ldr	r3, [r7, #8]
 800925a:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 800925e:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 8009260:	683b      	ldr	r3, [r7, #0]
 8009262:	689b      	ldr	r3, [r3, #8]
 8009264:	68ba      	ldr	r2, [r7, #8]
 8009266:	4313      	orrs	r3, r2
 8009268:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 800926a:	687b      	ldr	r3, [r7, #4]
 800926c:	681b      	ldr	r3, [r3, #0]
 800926e:	68ba      	ldr	r2, [r7, #8]
 8009270:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 8009272:	687b      	ldr	r3, [r7, #4]
 8009274:	2201      	movs	r2, #1
 8009276:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 800927a:	687b      	ldr	r3, [r7, #4]
 800927c:	2200      	movs	r2, #0
 800927e:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 8009282:	2300      	movs	r3, #0
}
 8009284:	4618      	mov	r0, r3
 8009286:	3714      	adds	r7, #20
 8009288:	46bd      	mov	sp, r7
 800928a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800928e:	4770      	bx	lr
 8009290:	40012c00 	.word	0x40012c00
 8009294:	40014000 	.word	0x40014000

08009298 <HAL_TIMEx_ConfigBreakDeadTime>:
  *         interrupt can be enabled by calling the @ref __HAL_TIM_ENABLE_IT macro.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_ConfigBreakDeadTime(TIM_HandleTypeDef *htim,
                                                TIM_BreakDeadTimeConfigTypeDef *sBreakDeadTimeConfig)
{
 8009298:	b480      	push	{r7}
 800929a:	b085      	sub	sp, #20
 800929c:	af00      	add	r7, sp, #0
 800929e:	6078      	str	r0, [r7, #4]
 80092a0:	6039      	str	r1, [r7, #0]
  /* Keep this variable initialized to 0 as it is used to configure BDTR register */
  uint32_t tmpbdtr = 0U;
 80092a2:	2300      	movs	r3, #0
 80092a4:	60fb      	str	r3, [r7, #12]
  assert_param(IS_TIM_BREAK_POLARITY(sBreakDeadTimeConfig->BreakPolarity));
  assert_param(IS_TIM_BREAK_FILTER(sBreakDeadTimeConfig->BreakFilter));
  assert_param(IS_TIM_AUTOMATIC_OUTPUT_STATE(sBreakDeadTimeConfig->AutomaticOutput));

  /* Check input state */
  __HAL_LOCK(htim);
 80092a6:	687b      	ldr	r3, [r7, #4]
 80092a8:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 80092ac:	2b01      	cmp	r3, #1
 80092ae:	d101      	bne.n	80092b4 <HAL_TIMEx_ConfigBreakDeadTime+0x1c>
 80092b0:	2302      	movs	r3, #2
 80092b2:	e060      	b.n	8009376 <HAL_TIMEx_ConfigBreakDeadTime+0xde>
 80092b4:	687b      	ldr	r3, [r7, #4]
 80092b6:	2201      	movs	r2, #1
 80092b8:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Set the Lock level, the Break enable Bit and the Polarity, the OSSR State,
     the OSSI State, the dead time value and the Automatic Output Enable Bit */

  /* Set the BDTR bits */
  MODIFY_REG(tmpbdtr, TIM_BDTR_DTG, sBreakDeadTimeConfig->DeadTime);
 80092bc:	68fb      	ldr	r3, [r7, #12]
 80092be:	f023 02ff 	bic.w	r2, r3, #255	; 0xff
 80092c2:	683b      	ldr	r3, [r7, #0]
 80092c4:	68db      	ldr	r3, [r3, #12]
 80092c6:	4313      	orrs	r3, r2
 80092c8:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_LOCK, sBreakDeadTimeConfig->LockLevel);
 80092ca:	68fb      	ldr	r3, [r7, #12]
 80092cc:	f423 7240 	bic.w	r2, r3, #768	; 0x300
 80092d0:	683b      	ldr	r3, [r7, #0]
 80092d2:	689b      	ldr	r3, [r3, #8]
 80092d4:	4313      	orrs	r3, r2
 80092d6:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_OSSI, sBreakDeadTimeConfig->OffStateIDLEMode);
 80092d8:	68fb      	ldr	r3, [r7, #12]
 80092da:	f423 6280 	bic.w	r2, r3, #1024	; 0x400
 80092de:	683b      	ldr	r3, [r7, #0]
 80092e0:	685b      	ldr	r3, [r3, #4]
 80092e2:	4313      	orrs	r3, r2
 80092e4:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_OSSR, sBreakDeadTimeConfig->OffStateRunMode);
 80092e6:	68fb      	ldr	r3, [r7, #12]
 80092e8:	f423 6200 	bic.w	r2, r3, #2048	; 0x800
 80092ec:	683b      	ldr	r3, [r7, #0]
 80092ee:	681b      	ldr	r3, [r3, #0]
 80092f0:	4313      	orrs	r3, r2
 80092f2:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKE, sBreakDeadTimeConfig->BreakState);
 80092f4:	68fb      	ldr	r3, [r7, #12]
 80092f6:	f423 5280 	bic.w	r2, r3, #4096	; 0x1000
 80092fa:	683b      	ldr	r3, [r7, #0]
 80092fc:	691b      	ldr	r3, [r3, #16]
 80092fe:	4313      	orrs	r3, r2
 8009300:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKP, sBreakDeadTimeConfig->BreakPolarity);
 8009302:	68fb      	ldr	r3, [r7, #12]
 8009304:	f423 5200 	bic.w	r2, r3, #8192	; 0x2000
 8009308:	683b      	ldr	r3, [r7, #0]
 800930a:	695b      	ldr	r3, [r3, #20]
 800930c:	4313      	orrs	r3, r2
 800930e:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_AOE, sBreakDeadTimeConfig->AutomaticOutput);
 8009310:	68fb      	ldr	r3, [r7, #12]
 8009312:	f423 4280 	bic.w	r2, r3, #16384	; 0x4000
 8009316:	683b      	ldr	r3, [r7, #0]
 8009318:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800931a:	4313      	orrs	r3, r2
 800931c:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKF, (sBreakDeadTimeConfig->BreakFilter << TIM_BDTR_BKF_Pos));
 800931e:	68fb      	ldr	r3, [r7, #12]
 8009320:	f423 2270 	bic.w	r2, r3, #983040	; 0xf0000
 8009324:	683b      	ldr	r3, [r7, #0]
 8009326:	699b      	ldr	r3, [r3, #24]
 8009328:	041b      	lsls	r3, r3, #16
 800932a:	4313      	orrs	r3, r2
 800932c:	60fb      	str	r3, [r7, #12]

  if (IS_TIM_BKIN2_INSTANCE(htim->Instance))
 800932e:	687b      	ldr	r3, [r7, #4]
 8009330:	681b      	ldr	r3, [r3, #0]
 8009332:	4a14      	ldr	r2, [pc, #80]	; (8009384 <HAL_TIMEx_ConfigBreakDeadTime+0xec>)
 8009334:	4293      	cmp	r3, r2
 8009336:	d115      	bne.n	8009364 <HAL_TIMEx_ConfigBreakDeadTime+0xcc>
    assert_param(IS_TIM_BREAK2_STATE(sBreakDeadTimeConfig->Break2State));
    assert_param(IS_TIM_BREAK2_POLARITY(sBreakDeadTimeConfig->Break2Polarity));
    assert_param(IS_TIM_BREAK_FILTER(sBreakDeadTimeConfig->Break2Filter));

    /* Set the BREAK2 input related BDTR bits */
    MODIFY_REG(tmpbdtr, TIM_BDTR_BK2F, (sBreakDeadTimeConfig->Break2Filter << TIM_BDTR_BK2F_Pos));
 8009338:	68fb      	ldr	r3, [r7, #12]
 800933a:	f423 0270 	bic.w	r2, r3, #15728640	; 0xf00000
 800933e:	683b      	ldr	r3, [r7, #0]
 8009340:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8009342:	051b      	lsls	r3, r3, #20
 8009344:	4313      	orrs	r3, r2
 8009346:	60fb      	str	r3, [r7, #12]
    MODIFY_REG(tmpbdtr, TIM_BDTR_BK2E, sBreakDeadTimeConfig->Break2State);
 8009348:	68fb      	ldr	r3, [r7, #12]
 800934a:	f023 7280 	bic.w	r2, r3, #16777216	; 0x1000000
 800934e:	683b      	ldr	r3, [r7, #0]
 8009350:	69db      	ldr	r3, [r3, #28]
 8009352:	4313      	orrs	r3, r2
 8009354:	60fb      	str	r3, [r7, #12]
    MODIFY_REG(tmpbdtr, TIM_BDTR_BK2P, sBreakDeadTimeConfig->Break2Polarity);
 8009356:	68fb      	ldr	r3, [r7, #12]
 8009358:	f023 7200 	bic.w	r2, r3, #33554432	; 0x2000000
 800935c:	683b      	ldr	r3, [r7, #0]
 800935e:	6a1b      	ldr	r3, [r3, #32]
 8009360:	4313      	orrs	r3, r2
 8009362:	60fb      	str	r3, [r7, #12]
  }

  /* Set TIMx_BDTR */
  htim->Instance->BDTR = tmpbdtr;
 8009364:	687b      	ldr	r3, [r7, #4]
 8009366:	681b      	ldr	r3, [r3, #0]
 8009368:	68fa      	ldr	r2, [r7, #12]
 800936a:	645a      	str	r2, [r3, #68]	; 0x44

  __HAL_UNLOCK(htim);
 800936c:	687b      	ldr	r3, [r7, #4]
 800936e:	2200      	movs	r2, #0
 8009370:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 8009374:	2300      	movs	r3, #0
}
 8009376:	4618      	mov	r0, r3
 8009378:	3714      	adds	r7, #20
 800937a:	46bd      	mov	sp, r7
 800937c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009380:	4770      	bx	lr
 8009382:	bf00      	nop
 8009384:	40012c00 	.word	0x40012c00

08009388 <HAL_TIMEx_CommutCallback>:
  * @brief  Hall commutation changed callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 8009388:	b480      	push	{r7}
 800938a:	b083      	sub	sp, #12
 800938c:	af00      	add	r7, sp, #0
 800938e:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 8009390:	bf00      	nop
 8009392:	370c      	adds	r7, #12
 8009394:	46bd      	mov	sp, r7
 8009396:	f85d 7b04 	ldr.w	r7, [sp], #4
 800939a:	4770      	bx	lr

0800939c <HAL_TIMEx_BreakCallback>:
  * @brief  Hall Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 800939c:	b480      	push	{r7}
 800939e:	b083      	sub	sp, #12
 80093a0:	af00      	add	r7, sp, #0
 80093a2:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 80093a4:	bf00      	nop
 80093a6:	370c      	adds	r7, #12
 80093a8:	46bd      	mov	sp, r7
 80093aa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80093ae:	4770      	bx	lr

080093b0 <HAL_TIMEx_Break2Callback>:
  * @brief  Hall Break2 detection callback in non blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_Break2Callback(TIM_HandleTypeDef *htim)
{
 80093b0:	b480      	push	{r7}
 80093b2:	b083      	sub	sp, #12
 80093b4:	af00      	add	r7, sp, #0
 80093b6:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_TIMEx_Break2Callback could be implemented in the user file
   */
}
 80093b8:	bf00      	nop
 80093ba:	370c      	adds	r7, #12
 80093bc:	46bd      	mov	sp, r7
 80093be:	f85d 7b04 	ldr.w	r7, [sp], #4
 80093c2:	4770      	bx	lr

080093c4 <HAL_UART_Init>:
  *        parameters in the UART_InitTypeDef and initialize the associated handle.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 80093c4:	b580      	push	{r7, lr}
 80093c6:	b082      	sub	sp, #8
 80093c8:	af00      	add	r7, sp, #0
 80093ca:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 80093cc:	687b      	ldr	r3, [r7, #4]
 80093ce:	2b00      	cmp	r3, #0
 80093d0:	d101      	bne.n	80093d6 <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 80093d2:	2301      	movs	r3, #1
 80093d4:	e040      	b.n	8009458 <HAL_UART_Init+0x94>
  {
    /* Check the parameters */
    assert_param((IS_UART_INSTANCE(huart->Instance)) || (IS_LPUART_INSTANCE(huart->Instance)));
  }

  if (huart->gState == HAL_UART_STATE_RESET)
 80093d6:	687b      	ldr	r3, [r7, #4]
 80093d8:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 80093da:	2b00      	cmp	r3, #0
 80093dc:	d106      	bne.n	80093ec <HAL_UART_Init+0x28>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 80093de:	687b      	ldr	r3, [r7, #4]
 80093e0:	2200      	movs	r2, #0
 80093e2:	f883 2074 	strb.w	r2, [r3, #116]	; 0x74

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 80093e6:	6878      	ldr	r0, [r7, #4]
 80093e8:	f7f9 fe88 	bl	80030fc <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 80093ec:	687b      	ldr	r3, [r7, #4]
 80093ee:	2224      	movs	r2, #36	; 0x24
 80093f0:	679a      	str	r2, [r3, #120]	; 0x78

  __HAL_UART_DISABLE(huart);
 80093f2:	687b      	ldr	r3, [r7, #4]
 80093f4:	681b      	ldr	r3, [r3, #0]
 80093f6:	681a      	ldr	r2, [r3, #0]
 80093f8:	687b      	ldr	r3, [r7, #4]
 80093fa:	681b      	ldr	r3, [r3, #0]
 80093fc:	f022 0201 	bic.w	r2, r2, #1
 8009400:	601a      	str	r2, [r3, #0]

  /* Set the UART Communication parameters */
  if (UART_SetConfig(huart) == HAL_ERROR)
 8009402:	6878      	ldr	r0, [r7, #4]
 8009404:	f000 f92e 	bl	8009664 <UART_SetConfig>
 8009408:	4603      	mov	r3, r0
 800940a:	2b01      	cmp	r3, #1
 800940c:	d101      	bne.n	8009412 <HAL_UART_Init+0x4e>
  {
    return HAL_ERROR;
 800940e:	2301      	movs	r3, #1
 8009410:	e022      	b.n	8009458 <HAL_UART_Init+0x94>
  }

  if (huart->AdvancedInit.AdvFeatureInit != UART_ADVFEATURE_NO_INIT)
 8009412:	687b      	ldr	r3, [r7, #4]
 8009414:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8009416:	2b00      	cmp	r3, #0
 8009418:	d002      	beq.n	8009420 <HAL_UART_Init+0x5c>
  {
    UART_AdvFeatureConfig(huart);
 800941a:	6878      	ldr	r0, [r7, #4]
 800941c:	f000 fb2e 	bl	8009a7c <UART_AdvFeatureConfig>
  }

  /* In asynchronous mode, the following bits must be kept cleared:
  - LINEN and CLKEN bits in the USART_CR2 register,
  - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8009420:	687b      	ldr	r3, [r7, #4]
 8009422:	681b      	ldr	r3, [r3, #0]
 8009424:	685a      	ldr	r2, [r3, #4]
 8009426:	687b      	ldr	r3, [r7, #4]
 8009428:	681b      	ldr	r3, [r3, #0]
 800942a:	f422 4290 	bic.w	r2, r2, #18432	; 0x4800
 800942e:	605a      	str	r2, [r3, #4]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8009430:	687b      	ldr	r3, [r7, #4]
 8009432:	681b      	ldr	r3, [r3, #0]
 8009434:	689a      	ldr	r2, [r3, #8]
 8009436:	687b      	ldr	r3, [r7, #4]
 8009438:	681b      	ldr	r3, [r3, #0]
 800943a:	f022 022a 	bic.w	r2, r2, #42	; 0x2a
 800943e:	609a      	str	r2, [r3, #8]

  __HAL_UART_ENABLE(huart);
 8009440:	687b      	ldr	r3, [r7, #4]
 8009442:	681b      	ldr	r3, [r3, #0]
 8009444:	681a      	ldr	r2, [r3, #0]
 8009446:	687b      	ldr	r3, [r7, #4]
 8009448:	681b      	ldr	r3, [r3, #0]
 800944a:	f042 0201 	orr.w	r2, r2, #1
 800944e:	601a      	str	r2, [r3, #0]

  /* TEACK and/or REACK to check before moving huart->gState and huart->RxState to Ready */
  return (UART_CheckIdleState(huart));
 8009450:	6878      	ldr	r0, [r7, #4]
 8009452:	f000 fbb5 	bl	8009bc0 <UART_CheckIdleState>
 8009456:	4603      	mov	r3, r0
}
 8009458:	4618      	mov	r0, r3
 800945a:	3708      	adds	r7, #8
 800945c:	46bd      	mov	sp, r7
 800945e:	bd80      	pop	{r7, pc}

08009460 <HAL_UART_Transmit>:
  * @param Size    Amount of data elements (u8 or u16) to be sent.
  * @param Timeout Timeout duration.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8009460:	b580      	push	{r7, lr}
 8009462:	b08a      	sub	sp, #40	; 0x28
 8009464:	af02      	add	r7, sp, #8
 8009466:	60f8      	str	r0, [r7, #12]
 8009468:	60b9      	str	r1, [r7, #8]
 800946a:	603b      	str	r3, [r7, #0]
 800946c:	4613      	mov	r3, r2
 800946e:	80fb      	strh	r3, [r7, #6]
  uint8_t  *pdata8bits;
  uint16_t *pdata16bits;
  uint32_t tickstart;

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 8009470:	68fb      	ldr	r3, [r7, #12]
 8009472:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 8009474:	2b20      	cmp	r3, #32
 8009476:	f040 8082 	bne.w	800957e <HAL_UART_Transmit+0x11e>
  {
    if ((pData == NULL) || (Size == 0U))
 800947a:	68bb      	ldr	r3, [r7, #8]
 800947c:	2b00      	cmp	r3, #0
 800947e:	d002      	beq.n	8009486 <HAL_UART_Transmit+0x26>
 8009480:	88fb      	ldrh	r3, [r7, #6]
 8009482:	2b00      	cmp	r3, #0
 8009484:	d101      	bne.n	800948a <HAL_UART_Transmit+0x2a>
    {
      return  HAL_ERROR;
 8009486:	2301      	movs	r3, #1
 8009488:	e07a      	b.n	8009580 <HAL_UART_Transmit+0x120>
    }

    __HAL_LOCK(huart);
 800948a:	68fb      	ldr	r3, [r7, #12]
 800948c:	f893 3074 	ldrb.w	r3, [r3, #116]	; 0x74
 8009490:	2b01      	cmp	r3, #1
 8009492:	d101      	bne.n	8009498 <HAL_UART_Transmit+0x38>
 8009494:	2302      	movs	r3, #2
 8009496:	e073      	b.n	8009580 <HAL_UART_Transmit+0x120>
 8009498:	68fb      	ldr	r3, [r7, #12]
 800949a:	2201      	movs	r2, #1
 800949c:	f883 2074 	strb.w	r2, [r3, #116]	; 0x74

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 80094a0:	68fb      	ldr	r3, [r7, #12]
 80094a2:	2200      	movs	r2, #0
 80094a4:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80
    huart->gState = HAL_UART_STATE_BUSY_TX;
 80094a8:	68fb      	ldr	r3, [r7, #12]
 80094aa:	2221      	movs	r2, #33	; 0x21
 80094ac:	679a      	str	r2, [r3, #120]	; 0x78

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 80094ae:	f7fa f823 	bl	80034f8 <HAL_GetTick>
 80094b2:	6178      	str	r0, [r7, #20]

    huart->TxXferSize  = Size;
 80094b4:	68fb      	ldr	r3, [r7, #12]
 80094b6:	88fa      	ldrh	r2, [r7, #6]
 80094b8:	f8a3 2050 	strh.w	r2, [r3, #80]	; 0x50
    huart->TxXferCount = Size;
 80094bc:	68fb      	ldr	r3, [r7, #12]
 80094be:	88fa      	ldrh	r2, [r7, #6]
 80094c0:	f8a3 2052 	strh.w	r2, [r3, #82]	; 0x52

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 80094c4:	68fb      	ldr	r3, [r7, #12]
 80094c6:	689b      	ldr	r3, [r3, #8]
 80094c8:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 80094cc:	d108      	bne.n	80094e0 <HAL_UART_Transmit+0x80>
 80094ce:	68fb      	ldr	r3, [r7, #12]
 80094d0:	691b      	ldr	r3, [r3, #16]
 80094d2:	2b00      	cmp	r3, #0
 80094d4:	d104      	bne.n	80094e0 <HAL_UART_Transmit+0x80>
    {
      pdata8bits  = NULL;
 80094d6:	2300      	movs	r3, #0
 80094d8:	61fb      	str	r3, [r7, #28]
      pdata16bits = (uint16_t *) pData;
 80094da:	68bb      	ldr	r3, [r7, #8]
 80094dc:	61bb      	str	r3, [r7, #24]
 80094de:	e003      	b.n	80094e8 <HAL_UART_Transmit+0x88>
    }
    else
    {
      pdata8bits  = pData;
 80094e0:	68bb      	ldr	r3, [r7, #8]
 80094e2:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 80094e4:	2300      	movs	r3, #0
 80094e6:	61bb      	str	r3, [r7, #24]
    }

    __HAL_UNLOCK(huart);
 80094e8:	68fb      	ldr	r3, [r7, #12]
 80094ea:	2200      	movs	r2, #0
 80094ec:	f883 2074 	strb.w	r2, [r3, #116]	; 0x74

    while (huart->TxXferCount > 0U)
 80094f0:	e02d      	b.n	800954e <HAL_UART_Transmit+0xee>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 80094f2:	683b      	ldr	r3, [r7, #0]
 80094f4:	9300      	str	r3, [sp, #0]
 80094f6:	697b      	ldr	r3, [r7, #20]
 80094f8:	2200      	movs	r2, #0
 80094fa:	2180      	movs	r1, #128	; 0x80
 80094fc:	68f8      	ldr	r0, [r7, #12]
 80094fe:	f000 fba8 	bl	8009c52 <UART_WaitOnFlagUntilTimeout>
 8009502:	4603      	mov	r3, r0
 8009504:	2b00      	cmp	r3, #0
 8009506:	d001      	beq.n	800950c <HAL_UART_Transmit+0xac>
      {
        return HAL_TIMEOUT;
 8009508:	2303      	movs	r3, #3
 800950a:	e039      	b.n	8009580 <HAL_UART_Transmit+0x120>
      }
      if (pdata8bits == NULL)
 800950c:	69fb      	ldr	r3, [r7, #28]
 800950e:	2b00      	cmp	r3, #0
 8009510:	d10b      	bne.n	800952a <HAL_UART_Transmit+0xca>
      {
        huart->Instance->TDR = (uint16_t)(*pdata16bits & 0x01FFU);
 8009512:	69bb      	ldr	r3, [r7, #24]
 8009514:	881a      	ldrh	r2, [r3, #0]
 8009516:	68fb      	ldr	r3, [r7, #12]
 8009518:	681b      	ldr	r3, [r3, #0]
 800951a:	f3c2 0208 	ubfx	r2, r2, #0, #9
 800951e:	b292      	uxth	r2, r2
 8009520:	851a      	strh	r2, [r3, #40]	; 0x28
        pdata16bits++;
 8009522:	69bb      	ldr	r3, [r7, #24]
 8009524:	3302      	adds	r3, #2
 8009526:	61bb      	str	r3, [r7, #24]
 8009528:	e008      	b.n	800953c <HAL_UART_Transmit+0xdc>
      }
      else
      {
        huart->Instance->TDR = (uint8_t)(*pdata8bits & 0xFFU);
 800952a:	69fb      	ldr	r3, [r7, #28]
 800952c:	781a      	ldrb	r2, [r3, #0]
 800952e:	68fb      	ldr	r3, [r7, #12]
 8009530:	681b      	ldr	r3, [r3, #0]
 8009532:	b292      	uxth	r2, r2
 8009534:	851a      	strh	r2, [r3, #40]	; 0x28
        pdata8bits++;
 8009536:	69fb      	ldr	r3, [r7, #28]
 8009538:	3301      	adds	r3, #1
 800953a:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 800953c:	68fb      	ldr	r3, [r7, #12]
 800953e:	f8b3 3052 	ldrh.w	r3, [r3, #82]	; 0x52
 8009542:	b29b      	uxth	r3, r3
 8009544:	3b01      	subs	r3, #1
 8009546:	b29a      	uxth	r2, r3
 8009548:	68fb      	ldr	r3, [r7, #12]
 800954a:	f8a3 2052 	strh.w	r2, [r3, #82]	; 0x52
    while (huart->TxXferCount > 0U)
 800954e:	68fb      	ldr	r3, [r7, #12]
 8009550:	f8b3 3052 	ldrh.w	r3, [r3, #82]	; 0x52
 8009554:	b29b      	uxth	r3, r3
 8009556:	2b00      	cmp	r3, #0
 8009558:	d1cb      	bne.n	80094f2 <HAL_UART_Transmit+0x92>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 800955a:	683b      	ldr	r3, [r7, #0]
 800955c:	9300      	str	r3, [sp, #0]
 800955e:	697b      	ldr	r3, [r7, #20]
 8009560:	2200      	movs	r2, #0
 8009562:	2140      	movs	r1, #64	; 0x40
 8009564:	68f8      	ldr	r0, [r7, #12]
 8009566:	f000 fb74 	bl	8009c52 <UART_WaitOnFlagUntilTimeout>
 800956a:	4603      	mov	r3, r0
 800956c:	2b00      	cmp	r3, #0
 800956e:	d001      	beq.n	8009574 <HAL_UART_Transmit+0x114>
    {
      return HAL_TIMEOUT;
 8009570:	2303      	movs	r3, #3
 8009572:	e005      	b.n	8009580 <HAL_UART_Transmit+0x120>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 8009574:	68fb      	ldr	r3, [r7, #12]
 8009576:	2220      	movs	r2, #32
 8009578:	679a      	str	r2, [r3, #120]	; 0x78

    return HAL_OK;
 800957a:	2300      	movs	r3, #0
 800957c:	e000      	b.n	8009580 <HAL_UART_Transmit+0x120>
  }
  else
  {
    return HAL_BUSY;
 800957e:	2302      	movs	r3, #2
  }
}
 8009580:	4618      	mov	r0, r3
 8009582:	3720      	adds	r7, #32
 8009584:	46bd      	mov	sp, r7
 8009586:	bd80      	pop	{r7, pc}

08009588 <HAL_UART_Receive_DMA>:
  * @param pData Pointer to data buffer (u8 or u16 data elements).
  * @param Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Receive_DMA(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 8009588:	b580      	push	{r7, lr}
 800958a:	b084      	sub	sp, #16
 800958c:	af00      	add	r7, sp, #0
 800958e:	60f8      	str	r0, [r7, #12]
 8009590:	60b9      	str	r1, [r7, #8]
 8009592:	4613      	mov	r3, r2
 8009594:	80fb      	strh	r3, [r7, #6]
  /* Check that a Rx process is not already ongoing */
  if (huart->RxState == HAL_UART_STATE_READY)
 8009596:	68fb      	ldr	r3, [r7, #12]
 8009598:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 800959a:	2b20      	cmp	r3, #32
 800959c:	d131      	bne.n	8009602 <HAL_UART_Receive_DMA+0x7a>
  {
    if ((pData == NULL) || (Size == 0U))
 800959e:	68bb      	ldr	r3, [r7, #8]
 80095a0:	2b00      	cmp	r3, #0
 80095a2:	d002      	beq.n	80095aa <HAL_UART_Receive_DMA+0x22>
 80095a4:	88fb      	ldrh	r3, [r7, #6]
 80095a6:	2b00      	cmp	r3, #0
 80095a8:	d101      	bne.n	80095ae <HAL_UART_Receive_DMA+0x26>
    {
      return HAL_ERROR;
 80095aa:	2301      	movs	r3, #1
 80095ac:	e02a      	b.n	8009604 <HAL_UART_Receive_DMA+0x7c>
    }

    __HAL_LOCK(huart);
 80095ae:	68fb      	ldr	r3, [r7, #12]
 80095b0:	f893 3074 	ldrb.w	r3, [r3, #116]	; 0x74
 80095b4:	2b01      	cmp	r3, #1
 80095b6:	d101      	bne.n	80095bc <HAL_UART_Receive_DMA+0x34>
 80095b8:	2302      	movs	r3, #2
 80095ba:	e023      	b.n	8009604 <HAL_UART_Receive_DMA+0x7c>
 80095bc:	68fb      	ldr	r3, [r7, #12]
 80095be:	2201      	movs	r2, #1
 80095c0:	f883 2074 	strb.w	r2, [r3, #116]	; 0x74

    /* Set Reception type to Standard reception */
    huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80095c4:	68fb      	ldr	r3, [r7, #12]
 80095c6:	2200      	movs	r2, #0
 80095c8:	661a      	str	r2, [r3, #96]	; 0x60

    if (!(IS_LPUART_INSTANCE(huart->Instance)))
 80095ca:	68fb      	ldr	r3, [r7, #12]
 80095cc:	681b      	ldr	r3, [r3, #0]
 80095ce:	4a0f      	ldr	r2, [pc, #60]	; (800960c <HAL_UART_Receive_DMA+0x84>)
 80095d0:	4293      	cmp	r3, r2
 80095d2:	d00e      	beq.n	80095f2 <HAL_UART_Receive_DMA+0x6a>
    {
      /* Check that USART RTOEN bit is set */
      if(READ_BIT(huart->Instance->CR2, USART_CR2_RTOEN) != 0U)
 80095d4:	68fb      	ldr	r3, [r7, #12]
 80095d6:	681b      	ldr	r3, [r3, #0]
 80095d8:	685b      	ldr	r3, [r3, #4]
 80095da:	f403 0300 	and.w	r3, r3, #8388608	; 0x800000
 80095de:	2b00      	cmp	r3, #0
 80095e0:	d007      	beq.n	80095f2 <HAL_UART_Receive_DMA+0x6a>
      {
        /* Enable the UART Receiver Timeout Interrupt */
        SET_BIT(huart->Instance->CR1, USART_CR1_RTOIE);
 80095e2:	68fb      	ldr	r3, [r7, #12]
 80095e4:	681b      	ldr	r3, [r3, #0]
 80095e6:	681a      	ldr	r2, [r3, #0]
 80095e8:	68fb      	ldr	r3, [r7, #12]
 80095ea:	681b      	ldr	r3, [r3, #0]
 80095ec:	f042 6280 	orr.w	r2, r2, #67108864	; 0x4000000
 80095f0:	601a      	str	r2, [r3, #0]
      }
    }

    return(UART_Start_Receive_DMA(huart, pData, Size));
 80095f2:	88fb      	ldrh	r3, [r7, #6]
 80095f4:	461a      	mov	r2, r3
 80095f6:	68b9      	ldr	r1, [r7, #8]
 80095f8:	68f8      	ldr	r0, [r7, #12]
 80095fa:	f000 fba7 	bl	8009d4c <UART_Start_Receive_DMA>
 80095fe:	4603      	mov	r3, r0
 8009600:	e000      	b.n	8009604 <HAL_UART_Receive_DMA+0x7c>
  }
  else
  {
    return HAL_BUSY;
 8009602:	2302      	movs	r3, #2
  }
}
 8009604:	4618      	mov	r0, r3
 8009606:	3710      	adds	r7, #16
 8009608:	46bd      	mov	sp, r7
 800960a:	bd80      	pop	{r7, pc}
 800960c:	40008000 	.word	0x40008000

08009610 <HAL_UART_RxCpltCallback>:
  * @brief  Rx Transfer completed callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UART_RxCpltCallback(UART_HandleTypeDef *huart)
{
 8009610:	b480      	push	{r7}
 8009612:	b083      	sub	sp, #12
 8009614:	af00      	add	r7, sp, #0
 8009616:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UART_RxCpltCallback can be implemented in the user file.
   */
}
 8009618:	bf00      	nop
 800961a:	370c      	adds	r7, #12
 800961c:	46bd      	mov	sp, r7
 800961e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009622:	4770      	bx	lr

08009624 <HAL_UART_RxHalfCpltCallback>:
  * @brief  Rx Half Transfer completed callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UART_RxHalfCpltCallback(UART_HandleTypeDef *huart)
{
 8009624:	b480      	push	{r7}
 8009626:	b083      	sub	sp, #12
 8009628:	af00      	add	r7, sp, #0
 800962a:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_RxHalfCpltCallback can be implemented in the user file.
   */
}
 800962c:	bf00      	nop
 800962e:	370c      	adds	r7, #12
 8009630:	46bd      	mov	sp, r7
 8009632:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009636:	4770      	bx	lr

08009638 <HAL_UART_ErrorCallback>:
  * @brief  UART error callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UART_ErrorCallback(UART_HandleTypeDef *huart)
{
 8009638:	b480      	push	{r7}
 800963a:	b083      	sub	sp, #12
 800963c:	af00      	add	r7, sp, #0
 800963e:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UART_ErrorCallback can be implemented in the user file.
   */
}
 8009640:	bf00      	nop
 8009642:	370c      	adds	r7, #12
 8009644:	46bd      	mov	sp, r7
 8009646:	f85d 7b04 	ldr.w	r7, [sp], #4
 800964a:	4770      	bx	lr

0800964c <HAL_UARTEx_RxEventCallback>:
  * @param  Size  Number of data available in application reception buffer (indicates a position in
  *               reception buffer until which, data are available)
  * @retval None
  */
__weak void HAL_UARTEx_RxEventCallback(UART_HandleTypeDef *huart, uint16_t Size)
{
 800964c:	b480      	push	{r7}
 800964e:	b083      	sub	sp, #12
 8009650:	af00      	add	r7, sp, #0
 8009652:	6078      	str	r0, [r7, #4]
 8009654:	460b      	mov	r3, r1
 8009656:	807b      	strh	r3, [r7, #2]
  UNUSED(Size);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_RxEventCallback can be implemented in the user file.
   */
}
 8009658:	bf00      	nop
 800965a:	370c      	adds	r7, #12
 800965c:	46bd      	mov	sp, r7
 800965e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009662:	4770      	bx	lr

08009664 <UART_SetConfig>:
  * @brief Configure the UART peripheral.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_SetConfig(UART_HandleTypeDef *huart)
{
 8009664:	b5b0      	push	{r4, r5, r7, lr}
 8009666:	b088      	sub	sp, #32
 8009668:	af00      	add	r7, sp, #0
 800966a:	6078      	str	r0, [r7, #4]
  uint32_t tmpreg;
  uint16_t brrtemp;
  UART_ClockSourceTypeDef clocksource;
  uint32_t usartdiv;
  HAL_StatusTypeDef ret               = HAL_OK;
 800966c:	2300      	movs	r3, #0
 800966e:	76bb      	strb	r3, [r7, #26]
  *  the UART Word Length, Parity, Mode and oversampling:
  *  set the M bits according to huart->Init.WordLength value
  *  set PCE and PS bits according to huart->Init.Parity value
  *  set TE and RE bits according to huart->Init.Mode value
  *  set OVER8 bit according to huart->Init.OverSampling value */
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 8009670:	687b      	ldr	r3, [r7, #4]
 8009672:	689a      	ldr	r2, [r3, #8]
 8009674:	687b      	ldr	r3, [r7, #4]
 8009676:	691b      	ldr	r3, [r3, #16]
 8009678:	431a      	orrs	r2, r3
 800967a:	687b      	ldr	r3, [r7, #4]
 800967c:	695b      	ldr	r3, [r3, #20]
 800967e:	431a      	orrs	r2, r3
 8009680:	687b      	ldr	r3, [r7, #4]
 8009682:	69db      	ldr	r3, [r3, #28]
 8009684:	4313      	orrs	r3, r2
 8009686:	61fb      	str	r3, [r7, #28]
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 8009688:	687b      	ldr	r3, [r7, #4]
 800968a:	681b      	ldr	r3, [r3, #0]
 800968c:	681a      	ldr	r2, [r3, #0]
 800968e:	4baf      	ldr	r3, [pc, #700]	; (800994c <UART_SetConfig+0x2e8>)
 8009690:	4013      	ands	r3, r2
 8009692:	687a      	ldr	r2, [r7, #4]
 8009694:	6812      	ldr	r2, [r2, #0]
 8009696:	69f9      	ldr	r1, [r7, #28]
 8009698:	430b      	orrs	r3, r1
 800969a:	6013      	str	r3, [r2, #0]

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits according
  * to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 800969c:	687b      	ldr	r3, [r7, #4]
 800969e:	681b      	ldr	r3, [r3, #0]
 80096a0:	685b      	ldr	r3, [r3, #4]
 80096a2:	f423 5140 	bic.w	r1, r3, #12288	; 0x3000
 80096a6:	687b      	ldr	r3, [r7, #4]
 80096a8:	68da      	ldr	r2, [r3, #12]
 80096aa:	687b      	ldr	r3, [r7, #4]
 80096ac:	681b      	ldr	r3, [r3, #0]
 80096ae:	430a      	orrs	r2, r1
 80096b0:	605a      	str	r2, [r3, #4]
  /* Configure
  * - UART HardWare Flow Control: set CTSE and RTSE bits according
  *   to huart->Init.HwFlowCtl value
  * - one-bit sampling method versus three samples' majority rule according
  *   to huart->Init.OneBitSampling (not applicable to LPUART) */
  tmpreg = (uint32_t)huart->Init.HwFlowCtl;
 80096b2:	687b      	ldr	r3, [r7, #4]
 80096b4:	699b      	ldr	r3, [r3, #24]
 80096b6:	61fb      	str	r3, [r7, #28]

  if (!(UART_INSTANCE_LOWPOWER(huart)))
 80096b8:	687b      	ldr	r3, [r7, #4]
 80096ba:	681b      	ldr	r3, [r3, #0]
 80096bc:	4aa4      	ldr	r2, [pc, #656]	; (8009950 <UART_SetConfig+0x2ec>)
 80096be:	4293      	cmp	r3, r2
 80096c0:	d004      	beq.n	80096cc <UART_SetConfig+0x68>
  {
    tmpreg |= huart->Init.OneBitSampling;
 80096c2:	687b      	ldr	r3, [r7, #4]
 80096c4:	6a1b      	ldr	r3, [r3, #32]
 80096c6:	69fa      	ldr	r2, [r7, #28]
 80096c8:	4313      	orrs	r3, r2
 80096ca:	61fb      	str	r3, [r7, #28]
  }
  MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);
 80096cc:	687b      	ldr	r3, [r7, #4]
 80096ce:	681b      	ldr	r3, [r3, #0]
 80096d0:	689b      	ldr	r3, [r3, #8]
 80096d2:	f423 6130 	bic.w	r1, r3, #2816	; 0xb00
 80096d6:	687b      	ldr	r3, [r7, #4]
 80096d8:	681b      	ldr	r3, [r3, #0]
 80096da:	69fa      	ldr	r2, [r7, #28]
 80096dc:	430a      	orrs	r2, r1
 80096de:	609a      	str	r2, [r3, #8]
  * - UART Clock Prescaler : set PRESCALER according to huart->Init.ClockPrescaler value */
  MODIFY_REG(huart->Instance->PRESC, USART_PRESC_PRESCALER, huart->Init.ClockPrescaler);
#endif /* USART_PRESC_PRESCALER */

  /*-------------------------- USART BRR Configuration -----------------------*/
  UART_GETCLOCKSOURCE(huart, clocksource);
 80096e0:	687b      	ldr	r3, [r7, #4]
 80096e2:	681b      	ldr	r3, [r3, #0]
 80096e4:	4a9b      	ldr	r2, [pc, #620]	; (8009954 <UART_SetConfig+0x2f0>)
 80096e6:	4293      	cmp	r3, r2
 80096e8:	d121      	bne.n	800972e <UART_SetConfig+0xca>
 80096ea:	4b9b      	ldr	r3, [pc, #620]	; (8009958 <UART_SetConfig+0x2f4>)
 80096ec:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80096f0:	f003 0303 	and.w	r3, r3, #3
 80096f4:	2b03      	cmp	r3, #3
 80096f6:	d817      	bhi.n	8009728 <UART_SetConfig+0xc4>
 80096f8:	a201      	add	r2, pc, #4	; (adr r2, 8009700 <UART_SetConfig+0x9c>)
 80096fa:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80096fe:	bf00      	nop
 8009700:	08009711 	.word	0x08009711
 8009704:	0800971d 	.word	0x0800971d
 8009708:	08009717 	.word	0x08009717
 800970c:	08009723 	.word	0x08009723
 8009710:	2301      	movs	r3, #1
 8009712:	76fb      	strb	r3, [r7, #27]
 8009714:	e070      	b.n	80097f8 <UART_SetConfig+0x194>
 8009716:	2302      	movs	r3, #2
 8009718:	76fb      	strb	r3, [r7, #27]
 800971a:	e06d      	b.n	80097f8 <UART_SetConfig+0x194>
 800971c:	2304      	movs	r3, #4
 800971e:	76fb      	strb	r3, [r7, #27]
 8009720:	e06a      	b.n	80097f8 <UART_SetConfig+0x194>
 8009722:	2308      	movs	r3, #8
 8009724:	76fb      	strb	r3, [r7, #27]
 8009726:	e067      	b.n	80097f8 <UART_SetConfig+0x194>
 8009728:	2310      	movs	r3, #16
 800972a:	76fb      	strb	r3, [r7, #27]
 800972c:	e064      	b.n	80097f8 <UART_SetConfig+0x194>
 800972e:	687b      	ldr	r3, [r7, #4]
 8009730:	681b      	ldr	r3, [r3, #0]
 8009732:	4a8a      	ldr	r2, [pc, #552]	; (800995c <UART_SetConfig+0x2f8>)
 8009734:	4293      	cmp	r3, r2
 8009736:	d132      	bne.n	800979e <UART_SetConfig+0x13a>
 8009738:	4b87      	ldr	r3, [pc, #540]	; (8009958 <UART_SetConfig+0x2f4>)
 800973a:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800973e:	f003 030c 	and.w	r3, r3, #12
 8009742:	2b0c      	cmp	r3, #12
 8009744:	d828      	bhi.n	8009798 <UART_SetConfig+0x134>
 8009746:	a201      	add	r2, pc, #4	; (adr r2, 800974c <UART_SetConfig+0xe8>)
 8009748:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800974c:	08009781 	.word	0x08009781
 8009750:	08009799 	.word	0x08009799
 8009754:	08009799 	.word	0x08009799
 8009758:	08009799 	.word	0x08009799
 800975c:	0800978d 	.word	0x0800978d
 8009760:	08009799 	.word	0x08009799
 8009764:	08009799 	.word	0x08009799
 8009768:	08009799 	.word	0x08009799
 800976c:	08009787 	.word	0x08009787
 8009770:	08009799 	.word	0x08009799
 8009774:	08009799 	.word	0x08009799
 8009778:	08009799 	.word	0x08009799
 800977c:	08009793 	.word	0x08009793
 8009780:	2300      	movs	r3, #0
 8009782:	76fb      	strb	r3, [r7, #27]
 8009784:	e038      	b.n	80097f8 <UART_SetConfig+0x194>
 8009786:	2302      	movs	r3, #2
 8009788:	76fb      	strb	r3, [r7, #27]
 800978a:	e035      	b.n	80097f8 <UART_SetConfig+0x194>
 800978c:	2304      	movs	r3, #4
 800978e:	76fb      	strb	r3, [r7, #27]
 8009790:	e032      	b.n	80097f8 <UART_SetConfig+0x194>
 8009792:	2308      	movs	r3, #8
 8009794:	76fb      	strb	r3, [r7, #27]
 8009796:	e02f      	b.n	80097f8 <UART_SetConfig+0x194>
 8009798:	2310      	movs	r3, #16
 800979a:	76fb      	strb	r3, [r7, #27]
 800979c:	e02c      	b.n	80097f8 <UART_SetConfig+0x194>
 800979e:	687b      	ldr	r3, [r7, #4]
 80097a0:	681b      	ldr	r3, [r3, #0]
 80097a2:	4a6b      	ldr	r2, [pc, #428]	; (8009950 <UART_SetConfig+0x2ec>)
 80097a4:	4293      	cmp	r3, r2
 80097a6:	d125      	bne.n	80097f4 <UART_SetConfig+0x190>
 80097a8:	4b6b      	ldr	r3, [pc, #428]	; (8009958 <UART_SetConfig+0x2f4>)
 80097aa:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80097ae:	f403 6340 	and.w	r3, r3, #3072	; 0xc00
 80097b2:	f5b3 6f40 	cmp.w	r3, #3072	; 0xc00
 80097b6:	d017      	beq.n	80097e8 <UART_SetConfig+0x184>
 80097b8:	f5b3 6f40 	cmp.w	r3, #3072	; 0xc00
 80097bc:	d817      	bhi.n	80097ee <UART_SetConfig+0x18a>
 80097be:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 80097c2:	d00b      	beq.n	80097dc <UART_SetConfig+0x178>
 80097c4:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 80097c8:	d811      	bhi.n	80097ee <UART_SetConfig+0x18a>
 80097ca:	2b00      	cmp	r3, #0
 80097cc:	d003      	beq.n	80097d6 <UART_SetConfig+0x172>
 80097ce:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 80097d2:	d006      	beq.n	80097e2 <UART_SetConfig+0x17e>
 80097d4:	e00b      	b.n	80097ee <UART_SetConfig+0x18a>
 80097d6:	2300      	movs	r3, #0
 80097d8:	76fb      	strb	r3, [r7, #27]
 80097da:	e00d      	b.n	80097f8 <UART_SetConfig+0x194>
 80097dc:	2302      	movs	r3, #2
 80097de:	76fb      	strb	r3, [r7, #27]
 80097e0:	e00a      	b.n	80097f8 <UART_SetConfig+0x194>
 80097e2:	2304      	movs	r3, #4
 80097e4:	76fb      	strb	r3, [r7, #27]
 80097e6:	e007      	b.n	80097f8 <UART_SetConfig+0x194>
 80097e8:	2308      	movs	r3, #8
 80097ea:	76fb      	strb	r3, [r7, #27]
 80097ec:	e004      	b.n	80097f8 <UART_SetConfig+0x194>
 80097ee:	2310      	movs	r3, #16
 80097f0:	76fb      	strb	r3, [r7, #27]
 80097f2:	e001      	b.n	80097f8 <UART_SetConfig+0x194>
 80097f4:	2310      	movs	r3, #16
 80097f6:	76fb      	strb	r3, [r7, #27]

  /* Check LPUART instance */
  if (UART_INSTANCE_LOWPOWER(huart))
 80097f8:	687b      	ldr	r3, [r7, #4]
 80097fa:	681b      	ldr	r3, [r3, #0]
 80097fc:	4a54      	ldr	r2, [pc, #336]	; (8009950 <UART_SetConfig+0x2ec>)
 80097fe:	4293      	cmp	r3, r2
 8009800:	d173      	bne.n	80098ea <UART_SetConfig+0x286>
  {
    /* Retrieve frequency clock */
    switch (clocksource)
 8009802:	7efb      	ldrb	r3, [r7, #27]
 8009804:	2b08      	cmp	r3, #8
 8009806:	d824      	bhi.n	8009852 <UART_SetConfig+0x1ee>
 8009808:	a201      	add	r2, pc, #4	; (adr r2, 8009810 <UART_SetConfig+0x1ac>)
 800980a:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800980e:	bf00      	nop
 8009810:	08009835 	.word	0x08009835
 8009814:	08009853 	.word	0x08009853
 8009818:	0800983d 	.word	0x0800983d
 800981c:	08009853 	.word	0x08009853
 8009820:	08009843 	.word	0x08009843
 8009824:	08009853 	.word	0x08009853
 8009828:	08009853 	.word	0x08009853
 800982c:	08009853 	.word	0x08009853
 8009830:	0800984b 	.word	0x0800984b
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8009834:	f7fe f940 	bl	8007ab8 <HAL_RCC_GetPCLK1Freq>
 8009838:	6178      	str	r0, [r7, #20]
        break;
 800983a:	e00f      	b.n	800985c <UART_SetConfig+0x1f8>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 800983c:	4b48      	ldr	r3, [pc, #288]	; (8009960 <UART_SetConfig+0x2fc>)
 800983e:	617b      	str	r3, [r7, #20]
        break;
 8009840:	e00c      	b.n	800985c <UART_SetConfig+0x1f8>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 8009842:	f7fe f8a1 	bl	8007988 <HAL_RCC_GetSysClockFreq>
 8009846:	6178      	str	r0, [r7, #20]
        break;
 8009848:	e008      	b.n	800985c <UART_SetConfig+0x1f8>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 800984a:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 800984e:	617b      	str	r3, [r7, #20]
        break;
 8009850:	e004      	b.n	800985c <UART_SetConfig+0x1f8>
      default:
        pclk = 0U;
 8009852:	2300      	movs	r3, #0
 8009854:	617b      	str	r3, [r7, #20]
        ret = HAL_ERROR;
 8009856:	2301      	movs	r3, #1
 8009858:	76bb      	strb	r3, [r7, #26]
        break;
 800985a:	bf00      	nop
    }

    /* If proper clock source reported */
    if (pclk != 0U)
 800985c:	697b      	ldr	r3, [r7, #20]
 800985e:	2b00      	cmp	r3, #0
 8009860:	f000 80fe 	beq.w	8009a60 <UART_SetConfig+0x3fc>
      } /* if ( (lpuart_ker_ck_pres < (3 * huart->Init.BaudRate) ) ||
                (lpuart_ker_ck_pres > (4096 * huart->Init.BaudRate) )) */
#else
      /* No Prescaler applicable */
      /* Ensure that Frequency clock is in the range [3 * baudrate, 4096 * baudrate] */
      if ((pclk < (3U * huart->Init.BaudRate)) ||
 8009864:	687b      	ldr	r3, [r7, #4]
 8009866:	685a      	ldr	r2, [r3, #4]
 8009868:	4613      	mov	r3, r2
 800986a:	005b      	lsls	r3, r3, #1
 800986c:	4413      	add	r3, r2
 800986e:	697a      	ldr	r2, [r7, #20]
 8009870:	429a      	cmp	r2, r3
 8009872:	d305      	bcc.n	8009880 <UART_SetConfig+0x21c>
          (pclk > (4096U * huart->Init.BaudRate)))
 8009874:	687b      	ldr	r3, [r7, #4]
 8009876:	685b      	ldr	r3, [r3, #4]
 8009878:	031b      	lsls	r3, r3, #12
      if ((pclk < (3U * huart->Init.BaudRate)) ||
 800987a:	697a      	ldr	r2, [r7, #20]
 800987c:	429a      	cmp	r2, r3
 800987e:	d902      	bls.n	8009886 <UART_SetConfig+0x222>
      {
        ret = HAL_ERROR;
 8009880:	2301      	movs	r3, #1
 8009882:	76bb      	strb	r3, [r7, #26]
 8009884:	e0ec      	b.n	8009a60 <UART_SetConfig+0x3fc>
      }
      else
      {
        usartdiv = (uint32_t)(UART_DIV_LPUART(pclk, huart->Init.BaudRate));
 8009886:	697b      	ldr	r3, [r7, #20]
 8009888:	4618      	mov	r0, r3
 800988a:	f04f 0100 	mov.w	r1, #0
 800988e:	f04f 0200 	mov.w	r2, #0
 8009892:	f04f 0300 	mov.w	r3, #0
 8009896:	020b      	lsls	r3, r1, #8
 8009898:	ea43 6310 	orr.w	r3, r3, r0, lsr #24
 800989c:	0202      	lsls	r2, r0, #8
 800989e:	6879      	ldr	r1, [r7, #4]
 80098a0:	6849      	ldr	r1, [r1, #4]
 80098a2:	0849      	lsrs	r1, r1, #1
 80098a4:	4608      	mov	r0, r1
 80098a6:	f04f 0100 	mov.w	r1, #0
 80098aa:	1814      	adds	r4, r2, r0
 80098ac:	eb43 0501 	adc.w	r5, r3, r1
 80098b0:	687b      	ldr	r3, [r7, #4]
 80098b2:	685b      	ldr	r3, [r3, #4]
 80098b4:	461a      	mov	r2, r3
 80098b6:	f04f 0300 	mov.w	r3, #0
 80098ba:	4620      	mov	r0, r4
 80098bc:	4629      	mov	r1, r5
 80098be:	f7f7 f955 	bl	8000b6c <__aeabi_uldivmod>
 80098c2:	4602      	mov	r2, r0
 80098c4:	460b      	mov	r3, r1
 80098c6:	4613      	mov	r3, r2
 80098c8:	613b      	str	r3, [r7, #16]
        if ((usartdiv >= LPUART_BRR_MIN) && (usartdiv <= LPUART_BRR_MAX))
 80098ca:	693b      	ldr	r3, [r7, #16]
 80098cc:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 80098d0:	d308      	bcc.n	80098e4 <UART_SetConfig+0x280>
 80098d2:	693b      	ldr	r3, [r7, #16]
 80098d4:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 80098d8:	d204      	bcs.n	80098e4 <UART_SetConfig+0x280>
        {
          huart->Instance->BRR = usartdiv;
 80098da:	687b      	ldr	r3, [r7, #4]
 80098dc:	681b      	ldr	r3, [r3, #0]
 80098de:	693a      	ldr	r2, [r7, #16]
 80098e0:	60da      	str	r2, [r3, #12]
 80098e2:	e0bd      	b.n	8009a60 <UART_SetConfig+0x3fc>
        }
        else
        {
          ret = HAL_ERROR;
 80098e4:	2301      	movs	r3, #1
 80098e6:	76bb      	strb	r3, [r7, #26]
 80098e8:	e0ba      	b.n	8009a60 <UART_SetConfig+0x3fc>
      } /* if ( (pclk < (3 * huart->Init.BaudRate) ) || (pclk > (4096 * huart->Init.BaudRate) )) */
#endif /* USART_PRESC_PRESCALER */
    } /* if (pclk != 0) */
  }
  /* Check UART Over Sampling to set Baud Rate Register */
  else if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 80098ea:	687b      	ldr	r3, [r7, #4]
 80098ec:	69db      	ldr	r3, [r3, #28]
 80098ee:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 80098f2:	d168      	bne.n	80099c6 <UART_SetConfig+0x362>
  {
    switch (clocksource)
 80098f4:	7efb      	ldrb	r3, [r7, #27]
 80098f6:	2b08      	cmp	r3, #8
 80098f8:	d834      	bhi.n	8009964 <UART_SetConfig+0x300>
 80098fa:	a201      	add	r2, pc, #4	; (adr r2, 8009900 <UART_SetConfig+0x29c>)
 80098fc:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8009900:	08009925 	.word	0x08009925
 8009904:	0800992d 	.word	0x0800992d
 8009908:	08009935 	.word	0x08009935
 800990c:	08009965 	.word	0x08009965
 8009910:	0800993b 	.word	0x0800993b
 8009914:	08009965 	.word	0x08009965
 8009918:	08009965 	.word	0x08009965
 800991c:	08009965 	.word	0x08009965
 8009920:	08009943 	.word	0x08009943
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8009924:	f7fe f8c8 	bl	8007ab8 <HAL_RCC_GetPCLK1Freq>
 8009928:	6178      	str	r0, [r7, #20]
        break;
 800992a:	e020      	b.n	800996e <UART_SetConfig+0x30a>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 800992c:	f7fe f8da 	bl	8007ae4 <HAL_RCC_GetPCLK2Freq>
 8009930:	6178      	str	r0, [r7, #20]
        break;
 8009932:	e01c      	b.n	800996e <UART_SetConfig+0x30a>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 8009934:	4b0a      	ldr	r3, [pc, #40]	; (8009960 <UART_SetConfig+0x2fc>)
 8009936:	617b      	str	r3, [r7, #20]
        break;
 8009938:	e019      	b.n	800996e <UART_SetConfig+0x30a>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 800993a:	f7fe f825 	bl	8007988 <HAL_RCC_GetSysClockFreq>
 800993e:	6178      	str	r0, [r7, #20]
        break;
 8009940:	e015      	b.n	800996e <UART_SetConfig+0x30a>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8009942:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 8009946:	617b      	str	r3, [r7, #20]
        break;
 8009948:	e011      	b.n	800996e <UART_SetConfig+0x30a>
 800994a:	bf00      	nop
 800994c:	efff69f3 	.word	0xefff69f3
 8009950:	40008000 	.word	0x40008000
 8009954:	40013800 	.word	0x40013800
 8009958:	40021000 	.word	0x40021000
 800995c:	40004400 	.word	0x40004400
 8009960:	00f42400 	.word	0x00f42400
      default:
        pclk = 0U;
 8009964:	2300      	movs	r3, #0
 8009966:	617b      	str	r3, [r7, #20]
        ret = HAL_ERROR;
 8009968:	2301      	movs	r3, #1
 800996a:	76bb      	strb	r3, [r7, #26]
        break;
 800996c:	bf00      	nop
    }

    /* USARTDIV must be greater than or equal to 0d16 */
    if (pclk != 0U)
 800996e:	697b      	ldr	r3, [r7, #20]
 8009970:	2b00      	cmp	r3, #0
 8009972:	d075      	beq.n	8009a60 <UART_SetConfig+0x3fc>
    {
#if defined(USART_PRESC_PRESCALER)
      usartdiv = (uint16_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
#else
      usartdiv = (uint16_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate));
 8009974:	697b      	ldr	r3, [r7, #20]
 8009976:	005a      	lsls	r2, r3, #1
 8009978:	687b      	ldr	r3, [r7, #4]
 800997a:	685b      	ldr	r3, [r3, #4]
 800997c:	085b      	lsrs	r3, r3, #1
 800997e:	441a      	add	r2, r3
 8009980:	687b      	ldr	r3, [r7, #4]
 8009982:	685b      	ldr	r3, [r3, #4]
 8009984:	fbb2 f3f3 	udiv	r3, r2, r3
 8009988:	b29b      	uxth	r3, r3
 800998a:	613b      	str	r3, [r7, #16]
#endif /* USART_PRESC_PRESCALER */
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 800998c:	693b      	ldr	r3, [r7, #16]
 800998e:	2b0f      	cmp	r3, #15
 8009990:	d916      	bls.n	80099c0 <UART_SetConfig+0x35c>
 8009992:	693b      	ldr	r3, [r7, #16]
 8009994:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8009998:	d212      	bcs.n	80099c0 <UART_SetConfig+0x35c>
      {
        brrtemp = (uint16_t)(usartdiv & 0xFFF0U);
 800999a:	693b      	ldr	r3, [r7, #16]
 800999c:	b29b      	uxth	r3, r3
 800999e:	f023 030f 	bic.w	r3, r3, #15
 80099a2:	81fb      	strh	r3, [r7, #14]
        brrtemp |= (uint16_t)((usartdiv & (uint16_t)0x000FU) >> 1U);
 80099a4:	693b      	ldr	r3, [r7, #16]
 80099a6:	085b      	lsrs	r3, r3, #1
 80099a8:	b29b      	uxth	r3, r3
 80099aa:	f003 0307 	and.w	r3, r3, #7
 80099ae:	b29a      	uxth	r2, r3
 80099b0:	89fb      	ldrh	r3, [r7, #14]
 80099b2:	4313      	orrs	r3, r2
 80099b4:	81fb      	strh	r3, [r7, #14]
        huart->Instance->BRR = brrtemp;
 80099b6:	687b      	ldr	r3, [r7, #4]
 80099b8:	681b      	ldr	r3, [r3, #0]
 80099ba:	89fa      	ldrh	r2, [r7, #14]
 80099bc:	60da      	str	r2, [r3, #12]
 80099be:	e04f      	b.n	8009a60 <UART_SetConfig+0x3fc>
      }
      else
      {
        ret = HAL_ERROR;
 80099c0:	2301      	movs	r3, #1
 80099c2:	76bb      	strb	r3, [r7, #26]
 80099c4:	e04c      	b.n	8009a60 <UART_SetConfig+0x3fc>
      }
    }
  }
  else
  {
    switch (clocksource)
 80099c6:	7efb      	ldrb	r3, [r7, #27]
 80099c8:	2b08      	cmp	r3, #8
 80099ca:	d828      	bhi.n	8009a1e <UART_SetConfig+0x3ba>
 80099cc:	a201      	add	r2, pc, #4	; (adr r2, 80099d4 <UART_SetConfig+0x370>)
 80099ce:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80099d2:	bf00      	nop
 80099d4:	080099f9 	.word	0x080099f9
 80099d8:	08009a01 	.word	0x08009a01
 80099dc:	08009a09 	.word	0x08009a09
 80099e0:	08009a1f 	.word	0x08009a1f
 80099e4:	08009a0f 	.word	0x08009a0f
 80099e8:	08009a1f 	.word	0x08009a1f
 80099ec:	08009a1f 	.word	0x08009a1f
 80099f0:	08009a1f 	.word	0x08009a1f
 80099f4:	08009a17 	.word	0x08009a17
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 80099f8:	f7fe f85e 	bl	8007ab8 <HAL_RCC_GetPCLK1Freq>
 80099fc:	6178      	str	r0, [r7, #20]
        break;
 80099fe:	e013      	b.n	8009a28 <UART_SetConfig+0x3c4>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 8009a00:	f7fe f870 	bl	8007ae4 <HAL_RCC_GetPCLK2Freq>
 8009a04:	6178      	str	r0, [r7, #20]
        break;
 8009a06:	e00f      	b.n	8009a28 <UART_SetConfig+0x3c4>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 8009a08:	4b1b      	ldr	r3, [pc, #108]	; (8009a78 <UART_SetConfig+0x414>)
 8009a0a:	617b      	str	r3, [r7, #20]
        break;
 8009a0c:	e00c      	b.n	8009a28 <UART_SetConfig+0x3c4>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 8009a0e:	f7fd ffbb 	bl	8007988 <HAL_RCC_GetSysClockFreq>
 8009a12:	6178      	str	r0, [r7, #20]
        break;
 8009a14:	e008      	b.n	8009a28 <UART_SetConfig+0x3c4>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8009a16:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 8009a1a:	617b      	str	r3, [r7, #20]
        break;
 8009a1c:	e004      	b.n	8009a28 <UART_SetConfig+0x3c4>
      default:
        pclk = 0U;
 8009a1e:	2300      	movs	r3, #0
 8009a20:	617b      	str	r3, [r7, #20]
        ret = HAL_ERROR;
 8009a22:	2301      	movs	r3, #1
 8009a24:	76bb      	strb	r3, [r7, #26]
        break;
 8009a26:	bf00      	nop
    }

    if (pclk != 0U)
 8009a28:	697b      	ldr	r3, [r7, #20]
 8009a2a:	2b00      	cmp	r3, #0
 8009a2c:	d018      	beq.n	8009a60 <UART_SetConfig+0x3fc>
    {
      /* USARTDIV must be greater than or equal to 0d16 */
#if defined(USART_PRESC_PRESCALER)
      usartdiv = (uint16_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
#else
      usartdiv = (uint16_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate));
 8009a2e:	687b      	ldr	r3, [r7, #4]
 8009a30:	685b      	ldr	r3, [r3, #4]
 8009a32:	085a      	lsrs	r2, r3, #1
 8009a34:	697b      	ldr	r3, [r7, #20]
 8009a36:	441a      	add	r2, r3
 8009a38:	687b      	ldr	r3, [r7, #4]
 8009a3a:	685b      	ldr	r3, [r3, #4]
 8009a3c:	fbb2 f3f3 	udiv	r3, r2, r3
 8009a40:	b29b      	uxth	r3, r3
 8009a42:	613b      	str	r3, [r7, #16]
#endif /* USART_PRESC_PRESCALER */
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 8009a44:	693b      	ldr	r3, [r7, #16]
 8009a46:	2b0f      	cmp	r3, #15
 8009a48:	d908      	bls.n	8009a5c <UART_SetConfig+0x3f8>
 8009a4a:	693b      	ldr	r3, [r7, #16]
 8009a4c:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8009a50:	d204      	bcs.n	8009a5c <UART_SetConfig+0x3f8>
      {
        huart->Instance->BRR = usartdiv;
 8009a52:	687b      	ldr	r3, [r7, #4]
 8009a54:	681b      	ldr	r3, [r3, #0]
 8009a56:	693a      	ldr	r2, [r7, #16]
 8009a58:	60da      	str	r2, [r3, #12]
 8009a5a:	e001      	b.n	8009a60 <UART_SetConfig+0x3fc>
      }
      else
      {
        ret = HAL_ERROR;
 8009a5c:	2301      	movs	r3, #1
 8009a5e:	76bb      	strb	r3, [r7, #26]
  huart->NbTxDataToProcess = 1;
  huart->NbRxDataToProcess = 1;
#endif /* USART_CR1_FIFOEN */

  /* Clear ISR function pointers */
  huart->RxISR = NULL;
 8009a60:	687b      	ldr	r3, [r7, #4]
 8009a62:	2200      	movs	r2, #0
 8009a64:	665a      	str	r2, [r3, #100]	; 0x64
  huart->TxISR = NULL;
 8009a66:	687b      	ldr	r3, [r7, #4]
 8009a68:	2200      	movs	r2, #0
 8009a6a:	669a      	str	r2, [r3, #104]	; 0x68

  return ret;
 8009a6c:	7ebb      	ldrb	r3, [r7, #26]
}
 8009a6e:	4618      	mov	r0, r3
 8009a70:	3720      	adds	r7, #32
 8009a72:	46bd      	mov	sp, r7
 8009a74:	bdb0      	pop	{r4, r5, r7, pc}
 8009a76:	bf00      	nop
 8009a78:	00f42400 	.word	0x00f42400

08009a7c <UART_AdvFeatureConfig>:
  * @brief Configure the UART peripheral advanced features.
  * @param huart UART handle.
  * @retval None
  */
void UART_AdvFeatureConfig(UART_HandleTypeDef *huart)
{
 8009a7c:	b480      	push	{r7}
 8009a7e:	b083      	sub	sp, #12
 8009a80:	af00      	add	r7, sp, #0
 8009a82:	6078      	str	r0, [r7, #4]
  /* Check whether the set of advanced features to configure is properly set */
  assert_param(IS_UART_ADVFEATURE_INIT(huart->AdvancedInit.AdvFeatureInit));

  /* if required, configure TX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_TXINVERT_INIT))
 8009a84:	687b      	ldr	r3, [r7, #4]
 8009a86:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8009a88:	f003 0301 	and.w	r3, r3, #1
 8009a8c:	2b00      	cmp	r3, #0
 8009a8e:	d00a      	beq.n	8009aa6 <UART_AdvFeatureConfig+0x2a>
  {
    assert_param(IS_UART_ADVFEATURE_TXINV(huart->AdvancedInit.TxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_TXINV, huart->AdvancedInit.TxPinLevelInvert);
 8009a90:	687b      	ldr	r3, [r7, #4]
 8009a92:	681b      	ldr	r3, [r3, #0]
 8009a94:	685b      	ldr	r3, [r3, #4]
 8009a96:	f423 3100 	bic.w	r1, r3, #131072	; 0x20000
 8009a9a:	687b      	ldr	r3, [r7, #4]
 8009a9c:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 8009a9e:	687b      	ldr	r3, [r7, #4]
 8009aa0:	681b      	ldr	r3, [r3, #0]
 8009aa2:	430a      	orrs	r2, r1
 8009aa4:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXINVERT_INIT))
 8009aa6:	687b      	ldr	r3, [r7, #4]
 8009aa8:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8009aaa:	f003 0302 	and.w	r3, r3, #2
 8009aae:	2b00      	cmp	r3, #0
 8009ab0:	d00a      	beq.n	8009ac8 <UART_AdvFeatureConfig+0x4c>
  {
    assert_param(IS_UART_ADVFEATURE_RXINV(huart->AdvancedInit.RxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_RXINV, huart->AdvancedInit.RxPinLevelInvert);
 8009ab2:	687b      	ldr	r3, [r7, #4]
 8009ab4:	681b      	ldr	r3, [r3, #0]
 8009ab6:	685b      	ldr	r3, [r3, #4]
 8009ab8:	f423 3180 	bic.w	r1, r3, #65536	; 0x10000
 8009abc:	687b      	ldr	r3, [r7, #4]
 8009abe:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8009ac0:	687b      	ldr	r3, [r7, #4]
 8009ac2:	681b      	ldr	r3, [r3, #0]
 8009ac4:	430a      	orrs	r2, r1
 8009ac6:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure data inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DATAINVERT_INIT))
 8009ac8:	687b      	ldr	r3, [r7, #4]
 8009aca:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8009acc:	f003 0304 	and.w	r3, r3, #4
 8009ad0:	2b00      	cmp	r3, #0
 8009ad2:	d00a      	beq.n	8009aea <UART_AdvFeatureConfig+0x6e>
  {
    assert_param(IS_UART_ADVFEATURE_DATAINV(huart->AdvancedInit.DataInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_DATAINV, huart->AdvancedInit.DataInvert);
 8009ad4:	687b      	ldr	r3, [r7, #4]
 8009ad6:	681b      	ldr	r3, [r3, #0]
 8009ad8:	685b      	ldr	r3, [r3, #4]
 8009ada:	f423 2180 	bic.w	r1, r3, #262144	; 0x40000
 8009ade:	687b      	ldr	r3, [r7, #4]
 8009ae0:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8009ae2:	687b      	ldr	r3, [r7, #4]
 8009ae4:	681b      	ldr	r3, [r3, #0]
 8009ae6:	430a      	orrs	r2, r1
 8009ae8:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX/TX pins swap */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_SWAP_INIT))
 8009aea:	687b      	ldr	r3, [r7, #4]
 8009aec:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8009aee:	f003 0308 	and.w	r3, r3, #8
 8009af2:	2b00      	cmp	r3, #0
 8009af4:	d00a      	beq.n	8009b0c <UART_AdvFeatureConfig+0x90>
  {
    assert_param(IS_UART_ADVFEATURE_SWAP(huart->AdvancedInit.Swap));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_SWAP, huart->AdvancedInit.Swap);
 8009af6:	687b      	ldr	r3, [r7, #4]
 8009af8:	681b      	ldr	r3, [r3, #0]
 8009afa:	685b      	ldr	r3, [r3, #4]
 8009afc:	f423 4100 	bic.w	r1, r3, #32768	; 0x8000
 8009b00:	687b      	ldr	r3, [r7, #4]
 8009b02:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8009b04:	687b      	ldr	r3, [r7, #4]
 8009b06:	681b      	ldr	r3, [r3, #0]
 8009b08:	430a      	orrs	r2, r1
 8009b0a:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX overrun detection disabling */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXOVERRUNDISABLE_INIT))
 8009b0c:	687b      	ldr	r3, [r7, #4]
 8009b0e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8009b10:	f003 0310 	and.w	r3, r3, #16
 8009b14:	2b00      	cmp	r3, #0
 8009b16:	d00a      	beq.n	8009b2e <UART_AdvFeatureConfig+0xb2>
  {
    assert_param(IS_UART_OVERRUN(huart->AdvancedInit.OverrunDisable));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_OVRDIS, huart->AdvancedInit.OverrunDisable);
 8009b18:	687b      	ldr	r3, [r7, #4]
 8009b1a:	681b      	ldr	r3, [r3, #0]
 8009b1c:	689b      	ldr	r3, [r3, #8]
 8009b1e:	f423 5180 	bic.w	r1, r3, #4096	; 0x1000
 8009b22:	687b      	ldr	r3, [r7, #4]
 8009b24:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8009b26:	687b      	ldr	r3, [r7, #4]
 8009b28:	681b      	ldr	r3, [r3, #0]
 8009b2a:	430a      	orrs	r2, r1
 8009b2c:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure DMA disabling on reception error */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DMADISABLEONERROR_INIT))
 8009b2e:	687b      	ldr	r3, [r7, #4]
 8009b30:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8009b32:	f003 0320 	and.w	r3, r3, #32
 8009b36:	2b00      	cmp	r3, #0
 8009b38:	d00a      	beq.n	8009b50 <UART_AdvFeatureConfig+0xd4>
  {
    assert_param(IS_UART_ADVFEATURE_DMAONRXERROR(huart->AdvancedInit.DMADisableonRxError));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_DDRE, huart->AdvancedInit.DMADisableonRxError);
 8009b3a:	687b      	ldr	r3, [r7, #4]
 8009b3c:	681b      	ldr	r3, [r3, #0]
 8009b3e:	689b      	ldr	r3, [r3, #8]
 8009b40:	f423 5100 	bic.w	r1, r3, #8192	; 0x2000
 8009b44:	687b      	ldr	r3, [r7, #4]
 8009b46:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 8009b48:	687b      	ldr	r3, [r7, #4]
 8009b4a:	681b      	ldr	r3, [r3, #0]
 8009b4c:	430a      	orrs	r2, r1
 8009b4e:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure auto Baud rate detection scheme */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_AUTOBAUDRATE_INIT))
 8009b50:	687b      	ldr	r3, [r7, #4]
 8009b52:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8009b54:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8009b58:	2b00      	cmp	r3, #0
 8009b5a:	d01a      	beq.n	8009b92 <UART_AdvFeatureConfig+0x116>
  {
    assert_param(IS_USART_AUTOBAUDRATE_DETECTION_INSTANCE(huart->Instance));
    assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATE(huart->AdvancedInit.AutoBaudRateEnable));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_ABREN, huart->AdvancedInit.AutoBaudRateEnable);
 8009b5c:	687b      	ldr	r3, [r7, #4]
 8009b5e:	681b      	ldr	r3, [r3, #0]
 8009b60:	685b      	ldr	r3, [r3, #4]
 8009b62:	f423 1180 	bic.w	r1, r3, #1048576	; 0x100000
 8009b66:	687b      	ldr	r3, [r7, #4]
 8009b68:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8009b6a:	687b      	ldr	r3, [r7, #4]
 8009b6c:	681b      	ldr	r3, [r3, #0]
 8009b6e:	430a      	orrs	r2, r1
 8009b70:	605a      	str	r2, [r3, #4]
    /* set auto Baudrate detection parameters if detection is enabled */
    if (huart->AdvancedInit.AutoBaudRateEnable == UART_ADVFEATURE_AUTOBAUDRATE_ENABLE)
 8009b72:	687b      	ldr	r3, [r7, #4]
 8009b74:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8009b76:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 8009b7a:	d10a      	bne.n	8009b92 <UART_AdvFeatureConfig+0x116>
    {
      assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATEMODE(huart->AdvancedInit.AutoBaudRateMode));
      MODIFY_REG(huart->Instance->CR2, USART_CR2_ABRMODE, huart->AdvancedInit.AutoBaudRateMode);
 8009b7c:	687b      	ldr	r3, [r7, #4]
 8009b7e:	681b      	ldr	r3, [r3, #0]
 8009b80:	685b      	ldr	r3, [r3, #4]
 8009b82:	f423 01c0 	bic.w	r1, r3, #6291456	; 0x600000
 8009b86:	687b      	ldr	r3, [r7, #4]
 8009b88:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 8009b8a:	687b      	ldr	r3, [r7, #4]
 8009b8c:	681b      	ldr	r3, [r3, #0]
 8009b8e:	430a      	orrs	r2, r1
 8009b90:	605a      	str	r2, [r3, #4]
    }
  }

  /* if required, configure MSB first on communication line */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_MSBFIRST_INIT))
 8009b92:	687b      	ldr	r3, [r7, #4]
 8009b94:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8009b96:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8009b9a:	2b00      	cmp	r3, #0
 8009b9c:	d00a      	beq.n	8009bb4 <UART_AdvFeatureConfig+0x138>
  {
    assert_param(IS_UART_ADVFEATURE_MSBFIRST(huart->AdvancedInit.MSBFirst));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_MSBFIRST, huart->AdvancedInit.MSBFirst);
 8009b9e:	687b      	ldr	r3, [r7, #4]
 8009ba0:	681b      	ldr	r3, [r3, #0]
 8009ba2:	685b      	ldr	r3, [r3, #4]
 8009ba4:	f423 2100 	bic.w	r1, r3, #524288	; 0x80000
 8009ba8:	687b      	ldr	r3, [r7, #4]
 8009baa:	6c9a      	ldr	r2, [r3, #72]	; 0x48
 8009bac:	687b      	ldr	r3, [r7, #4]
 8009bae:	681b      	ldr	r3, [r3, #0]
 8009bb0:	430a      	orrs	r2, r1
 8009bb2:	605a      	str	r2, [r3, #4]
  }
}
 8009bb4:	bf00      	nop
 8009bb6:	370c      	adds	r7, #12
 8009bb8:	46bd      	mov	sp, r7
 8009bba:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009bbe:	4770      	bx	lr

08009bc0 <UART_CheckIdleState>:
  * @brief Check the UART Idle State.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_CheckIdleState(UART_HandleTypeDef *huart)
{
 8009bc0:	b580      	push	{r7, lr}
 8009bc2:	b086      	sub	sp, #24
 8009bc4:	af02      	add	r7, sp, #8
 8009bc6:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Initialize the UART ErrorCode */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8009bc8:	687b      	ldr	r3, [r7, #4]
 8009bca:	2200      	movs	r2, #0
 8009bcc:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80

  /* Init tickstart for timeout management */
  tickstart = HAL_GetTick();
 8009bd0:	f7f9 fc92 	bl	80034f8 <HAL_GetTick>
 8009bd4:	60f8      	str	r0, [r7, #12]

  /* Check if the Transmitter is enabled */
  if ((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
 8009bd6:	687b      	ldr	r3, [r7, #4]
 8009bd8:	681b      	ldr	r3, [r3, #0]
 8009bda:	681b      	ldr	r3, [r3, #0]
 8009bdc:	f003 0308 	and.w	r3, r3, #8
 8009be0:	2b08      	cmp	r3, #8
 8009be2:	d10e      	bne.n	8009c02 <UART_CheckIdleState+0x42>
  {
    /* Wait until TEACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_TEACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 8009be4:	f06f 437e 	mvn.w	r3, #4261412864	; 0xfe000000
 8009be8:	9300      	str	r3, [sp, #0]
 8009bea:	68fb      	ldr	r3, [r7, #12]
 8009bec:	2200      	movs	r2, #0
 8009bee:	f44f 1100 	mov.w	r1, #2097152	; 0x200000
 8009bf2:	6878      	ldr	r0, [r7, #4]
 8009bf4:	f000 f82d 	bl	8009c52 <UART_WaitOnFlagUntilTimeout>
 8009bf8:	4603      	mov	r3, r0
 8009bfa:	2b00      	cmp	r3, #0
 8009bfc:	d001      	beq.n	8009c02 <UART_CheckIdleState+0x42>
    {
      /* Timeout occurred */
      return HAL_TIMEOUT;
 8009bfe:	2303      	movs	r3, #3
 8009c00:	e023      	b.n	8009c4a <UART_CheckIdleState+0x8a>
    }
  }

  /* Check if the Receiver is enabled */
  if ((huart->Instance->CR1 & USART_CR1_RE) == USART_CR1_RE)
 8009c02:	687b      	ldr	r3, [r7, #4]
 8009c04:	681b      	ldr	r3, [r3, #0]
 8009c06:	681b      	ldr	r3, [r3, #0]
 8009c08:	f003 0304 	and.w	r3, r3, #4
 8009c0c:	2b04      	cmp	r3, #4
 8009c0e:	d10e      	bne.n	8009c2e <UART_CheckIdleState+0x6e>
  {
    /* Wait until REACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_REACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 8009c10:	f06f 437e 	mvn.w	r3, #4261412864	; 0xfe000000
 8009c14:	9300      	str	r3, [sp, #0]
 8009c16:	68fb      	ldr	r3, [r7, #12]
 8009c18:	2200      	movs	r2, #0
 8009c1a:	f44f 0180 	mov.w	r1, #4194304	; 0x400000
 8009c1e:	6878      	ldr	r0, [r7, #4]
 8009c20:	f000 f817 	bl	8009c52 <UART_WaitOnFlagUntilTimeout>
 8009c24:	4603      	mov	r3, r0
 8009c26:	2b00      	cmp	r3, #0
 8009c28:	d001      	beq.n	8009c2e <UART_CheckIdleState+0x6e>
    {
      /* Timeout occurred */
      return HAL_TIMEOUT;
 8009c2a:	2303      	movs	r3, #3
 8009c2c:	e00d      	b.n	8009c4a <UART_CheckIdleState+0x8a>
    }
  }

  /* Initialize the UART State */
  huart->gState = HAL_UART_STATE_READY;
 8009c2e:	687b      	ldr	r3, [r7, #4]
 8009c30:	2220      	movs	r2, #32
 8009c32:	679a      	str	r2, [r3, #120]	; 0x78
  huart->RxState = HAL_UART_STATE_READY;
 8009c34:	687b      	ldr	r3, [r7, #4]
 8009c36:	2220      	movs	r2, #32
 8009c38:	67da      	str	r2, [r3, #124]	; 0x7c
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8009c3a:	687b      	ldr	r3, [r7, #4]
 8009c3c:	2200      	movs	r2, #0
 8009c3e:	661a      	str	r2, [r3, #96]	; 0x60

  __HAL_UNLOCK(huart);
 8009c40:	687b      	ldr	r3, [r7, #4]
 8009c42:	2200      	movs	r2, #0
 8009c44:	f883 2074 	strb.w	r2, [r3, #116]	; 0x74

  return HAL_OK;
 8009c48:	2300      	movs	r3, #0
}
 8009c4a:	4618      	mov	r0, r3
 8009c4c:	3710      	adds	r7, #16
 8009c4e:	46bd      	mov	sp, r7
 8009c50:	bd80      	pop	{r7, pc}

08009c52 <UART_WaitOnFlagUntilTimeout>:
  * @param Timeout   Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                              uint32_t Tickstart, uint32_t Timeout)
{
 8009c52:	b580      	push	{r7, lr}
 8009c54:	b084      	sub	sp, #16
 8009c56:	af00      	add	r7, sp, #0
 8009c58:	60f8      	str	r0, [r7, #12]
 8009c5a:	60b9      	str	r1, [r7, #8]
 8009c5c:	603b      	str	r3, [r7, #0]
 8009c5e:	4613      	mov	r3, r2
 8009c60:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8009c62:	e05e      	b.n	8009d22 <UART_WaitOnFlagUntilTimeout+0xd0>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8009c64:	69bb      	ldr	r3, [r7, #24]
 8009c66:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 8009c6a:	d05a      	beq.n	8009d22 <UART_WaitOnFlagUntilTimeout+0xd0>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8009c6c:	f7f9 fc44 	bl	80034f8 <HAL_GetTick>
 8009c70:	4602      	mov	r2, r0
 8009c72:	683b      	ldr	r3, [r7, #0]
 8009c74:	1ad3      	subs	r3, r2, r3
 8009c76:	69ba      	ldr	r2, [r7, #24]
 8009c78:	429a      	cmp	r2, r3
 8009c7a:	d302      	bcc.n	8009c82 <UART_WaitOnFlagUntilTimeout+0x30>
 8009c7c:	69bb      	ldr	r3, [r7, #24]
 8009c7e:	2b00      	cmp	r3, #0
 8009c80:	d11b      	bne.n	8009cba <UART_WaitOnFlagUntilTimeout+0x68>
        /* Disable TXE, RXNE, PE and ERR (Frame error, noise error, overrun error)
           interrupts for the interrupt process */
#if defined(USART_CR1_FIFOEN)
        CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE | USART_CR1_TXEIE_TXFNFIE));
#else
        CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_TXEIE));
 8009c82:	68fb      	ldr	r3, [r7, #12]
 8009c84:	681b      	ldr	r3, [r3, #0]
 8009c86:	681a      	ldr	r2, [r3, #0]
 8009c88:	68fb      	ldr	r3, [r7, #12]
 8009c8a:	681b      	ldr	r3, [r3, #0]
 8009c8c:	f422 72d0 	bic.w	r2, r2, #416	; 0x1a0
 8009c90:	601a      	str	r2, [r3, #0]
#endif /* USART_CR1_FIFOEN */
        CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8009c92:	68fb      	ldr	r3, [r7, #12]
 8009c94:	681b      	ldr	r3, [r3, #0]
 8009c96:	689a      	ldr	r2, [r3, #8]
 8009c98:	68fb      	ldr	r3, [r7, #12]
 8009c9a:	681b      	ldr	r3, [r3, #0]
 8009c9c:	f022 0201 	bic.w	r2, r2, #1
 8009ca0:	609a      	str	r2, [r3, #8]

        huart->gState = HAL_UART_STATE_READY;
 8009ca2:	68fb      	ldr	r3, [r7, #12]
 8009ca4:	2220      	movs	r2, #32
 8009ca6:	679a      	str	r2, [r3, #120]	; 0x78
        huart->RxState = HAL_UART_STATE_READY;
 8009ca8:	68fb      	ldr	r3, [r7, #12]
 8009caa:	2220      	movs	r2, #32
 8009cac:	67da      	str	r2, [r3, #124]	; 0x7c

        __HAL_UNLOCK(huart);
 8009cae:	68fb      	ldr	r3, [r7, #12]
 8009cb0:	2200      	movs	r2, #0
 8009cb2:	f883 2074 	strb.w	r2, [r3, #116]	; 0x74

        return HAL_TIMEOUT;
 8009cb6:	2303      	movs	r3, #3
 8009cb8:	e043      	b.n	8009d42 <UART_WaitOnFlagUntilTimeout+0xf0>
      }

      if (READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U)
 8009cba:	68fb      	ldr	r3, [r7, #12]
 8009cbc:	681b      	ldr	r3, [r3, #0]
 8009cbe:	681b      	ldr	r3, [r3, #0]
 8009cc0:	f003 0304 	and.w	r3, r3, #4
 8009cc4:	2b00      	cmp	r3, #0
 8009cc6:	d02c      	beq.n	8009d22 <UART_WaitOnFlagUntilTimeout+0xd0>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_RTOF) == SET)
 8009cc8:	68fb      	ldr	r3, [r7, #12]
 8009cca:	681b      	ldr	r3, [r3, #0]
 8009ccc:	69db      	ldr	r3, [r3, #28]
 8009cce:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8009cd2:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 8009cd6:	d124      	bne.n	8009d22 <UART_WaitOnFlagUntilTimeout+0xd0>
        {
          /* Clear Receiver Timeout flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 8009cd8:	68fb      	ldr	r3, [r7, #12]
 8009cda:	681b      	ldr	r3, [r3, #0]
 8009cdc:	f44f 6200 	mov.w	r2, #2048	; 0x800
 8009ce0:	621a      	str	r2, [r3, #32]
          /* Disable TXE, RXNE, PE and ERR (Frame error, noise error, overrun error)
             interrupts for the interrupt process */
#if defined(USART_CR1_FIFOEN)
          CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE | USART_CR1_TXEIE_TXFNFIE));
#else
          CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_TXEIE));
 8009ce2:	68fb      	ldr	r3, [r7, #12]
 8009ce4:	681b      	ldr	r3, [r3, #0]
 8009ce6:	681a      	ldr	r2, [r3, #0]
 8009ce8:	68fb      	ldr	r3, [r7, #12]
 8009cea:	681b      	ldr	r3, [r3, #0]
 8009cec:	f422 72d0 	bic.w	r2, r2, #416	; 0x1a0
 8009cf0:	601a      	str	r2, [r3, #0]
#endif
          CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8009cf2:	68fb      	ldr	r3, [r7, #12]
 8009cf4:	681b      	ldr	r3, [r3, #0]
 8009cf6:	689a      	ldr	r2, [r3, #8]
 8009cf8:	68fb      	ldr	r3, [r7, #12]
 8009cfa:	681b      	ldr	r3, [r3, #0]
 8009cfc:	f022 0201 	bic.w	r2, r2, #1
 8009d00:	609a      	str	r2, [r3, #8]

          huart->gState = HAL_UART_STATE_READY;
 8009d02:	68fb      	ldr	r3, [r7, #12]
 8009d04:	2220      	movs	r2, #32
 8009d06:	679a      	str	r2, [r3, #120]	; 0x78
          huart->RxState = HAL_UART_STATE_READY;
 8009d08:	68fb      	ldr	r3, [r7, #12]
 8009d0a:	2220      	movs	r2, #32
 8009d0c:	67da      	str	r2, [r3, #124]	; 0x7c
          huart->ErrorCode = HAL_UART_ERROR_RTO;
 8009d0e:	68fb      	ldr	r3, [r7, #12]
 8009d10:	2220      	movs	r2, #32
 8009d12:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 8009d16:	68fb      	ldr	r3, [r7, #12]
 8009d18:	2200      	movs	r2, #0
 8009d1a:	f883 2074 	strb.w	r2, [r3, #116]	; 0x74

          return HAL_TIMEOUT;
 8009d1e:	2303      	movs	r3, #3
 8009d20:	e00f      	b.n	8009d42 <UART_WaitOnFlagUntilTimeout+0xf0>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8009d22:	68fb      	ldr	r3, [r7, #12]
 8009d24:	681b      	ldr	r3, [r3, #0]
 8009d26:	69da      	ldr	r2, [r3, #28]
 8009d28:	68bb      	ldr	r3, [r7, #8]
 8009d2a:	4013      	ands	r3, r2
 8009d2c:	68ba      	ldr	r2, [r7, #8]
 8009d2e:	429a      	cmp	r2, r3
 8009d30:	bf0c      	ite	eq
 8009d32:	2301      	moveq	r3, #1
 8009d34:	2300      	movne	r3, #0
 8009d36:	b2db      	uxtb	r3, r3
 8009d38:	461a      	mov	r2, r3
 8009d3a:	79fb      	ldrb	r3, [r7, #7]
 8009d3c:	429a      	cmp	r2, r3
 8009d3e:	d091      	beq.n	8009c64 <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 8009d40:	2300      	movs	r3, #0
}
 8009d42:	4618      	mov	r0, r3
 8009d44:	3710      	adds	r7, #16
 8009d46:	46bd      	mov	sp, r7
 8009d48:	bd80      	pop	{r7, pc}
	...

08009d4c <UART_Start_Receive_DMA>:
  * @param  pData Pointer to data buffer (u8 or u16 data elements).
  * @param  Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_Start_Receive_DMA(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 8009d4c:	b580      	push	{r7, lr}
 8009d4e:	b084      	sub	sp, #16
 8009d50:	af00      	add	r7, sp, #0
 8009d52:	60f8      	str	r0, [r7, #12]
 8009d54:	60b9      	str	r1, [r7, #8]
 8009d56:	4613      	mov	r3, r2
 8009d58:	80fb      	strh	r3, [r7, #6]
  huart->pRxBuffPtr = pData;
 8009d5a:	68fb      	ldr	r3, [r7, #12]
 8009d5c:	68ba      	ldr	r2, [r7, #8]
 8009d5e:	655a      	str	r2, [r3, #84]	; 0x54
  huart->RxXferSize = Size;
 8009d60:	68fb      	ldr	r3, [r7, #12]
 8009d62:	88fa      	ldrh	r2, [r7, #6]
 8009d64:	f8a3 2058 	strh.w	r2, [r3, #88]	; 0x58

  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8009d68:	68fb      	ldr	r3, [r7, #12]
 8009d6a:	2200      	movs	r2, #0
 8009d6c:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80
  huart->RxState = HAL_UART_STATE_BUSY_RX;
 8009d70:	68fb      	ldr	r3, [r7, #12]
 8009d72:	2222      	movs	r2, #34	; 0x22
 8009d74:	67da      	str	r2, [r3, #124]	; 0x7c

  if (huart->hdmarx != NULL)
 8009d76:	68fb      	ldr	r3, [r7, #12]
 8009d78:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8009d7a:	2b00      	cmp	r3, #0
 8009d7c:	d02b      	beq.n	8009dd6 <UART_Start_Receive_DMA+0x8a>
  {
    /* Set the UART DMA transfer complete callback */
    huart->hdmarx->XferCpltCallback = UART_DMAReceiveCplt;
 8009d7e:	68fb      	ldr	r3, [r7, #12]
 8009d80:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8009d82:	4a25      	ldr	r2, [pc, #148]	; (8009e18 <UART_Start_Receive_DMA+0xcc>)
 8009d84:	62da      	str	r2, [r3, #44]	; 0x2c

    /* Set the UART DMA Half transfer complete callback */
    huart->hdmarx->XferHalfCpltCallback = UART_DMARxHalfCplt;
 8009d86:	68fb      	ldr	r3, [r7, #12]
 8009d88:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8009d8a:	4a24      	ldr	r2, [pc, #144]	; (8009e1c <UART_Start_Receive_DMA+0xd0>)
 8009d8c:	631a      	str	r2, [r3, #48]	; 0x30

    /* Set the DMA error callback */
    huart->hdmarx->XferErrorCallback = UART_DMAError;
 8009d8e:	68fb      	ldr	r3, [r7, #12]
 8009d90:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8009d92:	4a23      	ldr	r2, [pc, #140]	; (8009e20 <UART_Start_Receive_DMA+0xd4>)
 8009d94:	635a      	str	r2, [r3, #52]	; 0x34

    /* Set the DMA abort callback */
    huart->hdmarx->XferAbortCallback = NULL;
 8009d96:	68fb      	ldr	r3, [r7, #12]
 8009d98:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8009d9a:	2200      	movs	r2, #0
 8009d9c:	639a      	str	r2, [r3, #56]	; 0x38

    /* Enable the DMA channel */
    if (HAL_DMA_Start_IT(huart->hdmarx, (uint32_t)&huart->Instance->RDR, (uint32_t)huart->pRxBuffPtr, Size) != HAL_OK)
 8009d9e:	68fb      	ldr	r3, [r7, #12]
 8009da0:	6f18      	ldr	r0, [r3, #112]	; 0x70
 8009da2:	68fb      	ldr	r3, [r7, #12]
 8009da4:	681b      	ldr	r3, [r3, #0]
 8009da6:	3324      	adds	r3, #36	; 0x24
 8009da8:	4619      	mov	r1, r3
 8009daa:	68fb      	ldr	r3, [r7, #12]
 8009dac:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8009dae:	461a      	mov	r2, r3
 8009db0:	88fb      	ldrh	r3, [r7, #6]
 8009db2:	f7fa fedb 	bl	8004b6c <HAL_DMA_Start_IT>
 8009db6:	4603      	mov	r3, r0
 8009db8:	2b00      	cmp	r3, #0
 8009dba:	d00c      	beq.n	8009dd6 <UART_Start_Receive_DMA+0x8a>
    {
      /* Set error code to DMA */
      huart->ErrorCode = HAL_UART_ERROR_DMA;
 8009dbc:	68fb      	ldr	r3, [r7, #12]
 8009dbe:	2210      	movs	r2, #16
 8009dc0:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80

      __HAL_UNLOCK(huart);
 8009dc4:	68fb      	ldr	r3, [r7, #12]
 8009dc6:	2200      	movs	r2, #0
 8009dc8:	f883 2074 	strb.w	r2, [r3, #116]	; 0x74

      /* Restore huart->gState to ready */
      huart->gState = HAL_UART_STATE_READY;
 8009dcc:	68fb      	ldr	r3, [r7, #12]
 8009dce:	2220      	movs	r2, #32
 8009dd0:	679a      	str	r2, [r3, #120]	; 0x78

      return HAL_ERROR;
 8009dd2:	2301      	movs	r3, #1
 8009dd4:	e01c      	b.n	8009e10 <UART_Start_Receive_DMA+0xc4>
    }
  }
  __HAL_UNLOCK(huart);
 8009dd6:	68fb      	ldr	r3, [r7, #12]
 8009dd8:	2200      	movs	r2, #0
 8009dda:	f883 2074 	strb.w	r2, [r3, #116]	; 0x74

  /* Enable the UART Parity Error Interrupt */
  SET_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 8009dde:	68fb      	ldr	r3, [r7, #12]
 8009de0:	681b      	ldr	r3, [r3, #0]
 8009de2:	681a      	ldr	r2, [r3, #0]
 8009de4:	68fb      	ldr	r3, [r7, #12]
 8009de6:	681b      	ldr	r3, [r3, #0]
 8009de8:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 8009dec:	601a      	str	r2, [r3, #0]

  /* Enable the UART Error Interrupt: (Frame error, noise error, overrun error) */
  SET_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8009dee:	68fb      	ldr	r3, [r7, #12]
 8009df0:	681b      	ldr	r3, [r3, #0]
 8009df2:	689a      	ldr	r2, [r3, #8]
 8009df4:	68fb      	ldr	r3, [r7, #12]
 8009df6:	681b      	ldr	r3, [r3, #0]
 8009df8:	f042 0201 	orr.w	r2, r2, #1
 8009dfc:	609a      	str	r2, [r3, #8]

  /* Enable the DMA transfer for the receiver request by setting the DMAR bit
  in the UART CR3 register */
  SET_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8009dfe:	68fb      	ldr	r3, [r7, #12]
 8009e00:	681b      	ldr	r3, [r3, #0]
 8009e02:	689a      	ldr	r2, [r3, #8]
 8009e04:	68fb      	ldr	r3, [r7, #12]
 8009e06:	681b      	ldr	r3, [r3, #0]
 8009e08:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 8009e0c:	609a      	str	r2, [r3, #8]

  return HAL_OK;
 8009e0e:	2300      	movs	r3, #0
}
 8009e10:	4618      	mov	r0, r3
 8009e12:	3710      	adds	r7, #16
 8009e14:	46bd      	mov	sp, r7
 8009e16:	bd80      	pop	{r7, pc}
 8009e18:	08009ead 	.word	0x08009ead
 8009e1c:	08009f45 	.word	0x08009f45
 8009e20:	08009f7d 	.word	0x08009f7d

08009e24 <UART_EndTxTransfer>:
  * @brief  End ongoing Tx transfer on UART peripheral (following error detection or Transmit completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndTxTransfer(UART_HandleTypeDef *huart)
{
 8009e24:	b480      	push	{r7}
 8009e26:	b083      	sub	sp, #12
 8009e28:	af00      	add	r7, sp, #0
 8009e2a:	6078      	str	r0, [r7, #4]
  /* Disable TXEIE, TCIE, TXFT interrupts */
  CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE_TXFNFIE | USART_CR1_TCIE));
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_TXFTIE));
#else
  /* Disable TXEIE and TCIE interrupts */
  CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE | USART_CR1_TCIE));
 8009e2c:	687b      	ldr	r3, [r7, #4]
 8009e2e:	681b      	ldr	r3, [r3, #0]
 8009e30:	681a      	ldr	r2, [r3, #0]
 8009e32:	687b      	ldr	r3, [r7, #4]
 8009e34:	681b      	ldr	r3, [r3, #0]
 8009e36:	f022 02c0 	bic.w	r2, r2, #192	; 0xc0
 8009e3a:	601a      	str	r2, [r3, #0]
#endif /* USART_CR1_FIFOEN */

  /* At end of Tx process, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 8009e3c:	687b      	ldr	r3, [r7, #4]
 8009e3e:	2220      	movs	r2, #32
 8009e40:	679a      	str	r2, [r3, #120]	; 0x78
}
 8009e42:	bf00      	nop
 8009e44:	370c      	adds	r7, #12
 8009e46:	46bd      	mov	sp, r7
 8009e48:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009e4c:	4770      	bx	lr

08009e4e <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 8009e4e:	b480      	push	{r7}
 8009e50:	b083      	sub	sp, #12
 8009e52:	af00      	add	r7, sp, #0
 8009e54:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
#if defined(USART_CR1_FIFOEN)
  CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_EIE | USART_CR3_RXFTIE));
#else
  CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8009e56:	687b      	ldr	r3, [r7, #4]
 8009e58:	681b      	ldr	r3, [r3, #0]
 8009e5a:	681a      	ldr	r2, [r3, #0]
 8009e5c:	687b      	ldr	r3, [r7, #4]
 8009e5e:	681b      	ldr	r3, [r3, #0]
 8009e60:	f422 7290 	bic.w	r2, r2, #288	; 0x120
 8009e64:	601a      	str	r2, [r3, #0]
  CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8009e66:	687b      	ldr	r3, [r7, #4]
 8009e68:	681b      	ldr	r3, [r3, #0]
 8009e6a:	689a      	ldr	r2, [r3, #8]
 8009e6c:	687b      	ldr	r3, [r7, #4]
 8009e6e:	681b      	ldr	r3, [r3, #0]
 8009e70:	f022 0201 	bic.w	r2, r2, #1
 8009e74:	609a      	str	r2, [r3, #8]
#endif /* USART_CR1_FIFOEN */

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8009e76:	687b      	ldr	r3, [r7, #4]
 8009e78:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8009e7a:	2b01      	cmp	r3, #1
 8009e7c:	d107      	bne.n	8009e8e <UART_EndRxTransfer+0x40>
  {
    CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8009e7e:	687b      	ldr	r3, [r7, #4]
 8009e80:	681b      	ldr	r3, [r3, #0]
 8009e82:	681a      	ldr	r2, [r3, #0]
 8009e84:	687b      	ldr	r3, [r7, #4]
 8009e86:	681b      	ldr	r3, [r3, #0]
 8009e88:	f022 0210 	bic.w	r2, r2, #16
 8009e8c:	601a      	str	r2, [r3, #0]
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 8009e8e:	687b      	ldr	r3, [r7, #4]
 8009e90:	2220      	movs	r2, #32
 8009e92:	67da      	str	r2, [r3, #124]	; 0x7c
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8009e94:	687b      	ldr	r3, [r7, #4]
 8009e96:	2200      	movs	r2, #0
 8009e98:	661a      	str	r2, [r3, #96]	; 0x60

  /* Reset RxIsr function pointer */
  huart->RxISR = NULL;
 8009e9a:	687b      	ldr	r3, [r7, #4]
 8009e9c:	2200      	movs	r2, #0
 8009e9e:	665a      	str	r2, [r3, #100]	; 0x64
}
 8009ea0:	bf00      	nop
 8009ea2:	370c      	adds	r7, #12
 8009ea4:	46bd      	mov	sp, r7
 8009ea6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009eaa:	4770      	bx	lr

08009eac <UART_DMAReceiveCplt>:
  * @brief DMA UART receive process complete callback.
  * @param hdma DMA handle.
  * @retval None
  */
static void UART_DMAReceiveCplt(DMA_HandleTypeDef *hdma)
{
 8009eac:	b580      	push	{r7, lr}
 8009eae:	b084      	sub	sp, #16
 8009eb0:	af00      	add	r7, sp, #0
 8009eb2:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)(hdma->Parent);
 8009eb4:	687b      	ldr	r3, [r7, #4]
 8009eb6:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8009eb8:	60fb      	str	r3, [r7, #12]

  /* DMA Normal mode */
  if (HAL_IS_BIT_CLR(hdma->Instance->CCR, DMA_CCR_CIRC))
 8009eba:	687b      	ldr	r3, [r7, #4]
 8009ebc:	681b      	ldr	r3, [r3, #0]
 8009ebe:	681b      	ldr	r3, [r3, #0]
 8009ec0:	f003 0320 	and.w	r3, r3, #32
 8009ec4:	2b00      	cmp	r3, #0
 8009ec6:	d12a      	bne.n	8009f1e <UART_DMAReceiveCplt+0x72>
  {
    huart->RxXferCount = 0U;
 8009ec8:	68fb      	ldr	r3, [r7, #12]
 8009eca:	2200      	movs	r2, #0
 8009ecc:	f8a3 205a 	strh.w	r2, [r3, #90]	; 0x5a

    /* Disable PE and ERR (Frame error, noise error, overrun error) interrupts */
    CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 8009ed0:	68fb      	ldr	r3, [r7, #12]
 8009ed2:	681b      	ldr	r3, [r3, #0]
 8009ed4:	681a      	ldr	r2, [r3, #0]
 8009ed6:	68fb      	ldr	r3, [r7, #12]
 8009ed8:	681b      	ldr	r3, [r3, #0]
 8009eda:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 8009ede:	601a      	str	r2, [r3, #0]
    CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8009ee0:	68fb      	ldr	r3, [r7, #12]
 8009ee2:	681b      	ldr	r3, [r3, #0]
 8009ee4:	689a      	ldr	r2, [r3, #8]
 8009ee6:	68fb      	ldr	r3, [r7, #12]
 8009ee8:	681b      	ldr	r3, [r3, #0]
 8009eea:	f022 0201 	bic.w	r2, r2, #1
 8009eee:	609a      	str	r2, [r3, #8]

    /* Disable the DMA transfer for the receiver request by resetting the DMAR bit
       in the UART CR3 register */
    CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8009ef0:	68fb      	ldr	r3, [r7, #12]
 8009ef2:	681b      	ldr	r3, [r3, #0]
 8009ef4:	689a      	ldr	r2, [r3, #8]
 8009ef6:	68fb      	ldr	r3, [r7, #12]
 8009ef8:	681b      	ldr	r3, [r3, #0]
 8009efa:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8009efe:	609a      	str	r2, [r3, #8]

    /* At end of Rx process, restore huart->RxState to Ready */
    huart->RxState = HAL_UART_STATE_READY;
 8009f00:	68fb      	ldr	r3, [r7, #12]
 8009f02:	2220      	movs	r2, #32
 8009f04:	67da      	str	r2, [r3, #124]	; 0x7c

    /* If Reception till IDLE event has been selected, Disable IDLE Interrupt */
    if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8009f06:	68fb      	ldr	r3, [r7, #12]
 8009f08:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8009f0a:	2b01      	cmp	r3, #1
 8009f0c:	d107      	bne.n	8009f1e <UART_DMAReceiveCplt+0x72>
    {
      CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8009f0e:	68fb      	ldr	r3, [r7, #12]
 8009f10:	681b      	ldr	r3, [r3, #0]
 8009f12:	681a      	ldr	r2, [r3, #0]
 8009f14:	68fb      	ldr	r3, [r7, #12]
 8009f16:	681b      	ldr	r3, [r3, #0]
 8009f18:	f022 0210 	bic.w	r2, r2, #16
 8009f1c:	601a      	str	r2, [r3, #0]
    }
  }

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : use Rx Event callback */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8009f1e:	68fb      	ldr	r3, [r7, #12]
 8009f20:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8009f22:	2b01      	cmp	r3, #1
 8009f24:	d107      	bne.n	8009f36 <UART_DMAReceiveCplt+0x8a>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /*Call registered Rx Event callback*/
    huart->RxEventCallback(huart, huart->RxXferSize);
#else
    /*Call legacy weak Rx Event callback*/
    HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 8009f26:	68fb      	ldr	r3, [r7, #12]
 8009f28:	f8b3 3058 	ldrh.w	r3, [r3, #88]	; 0x58
 8009f2c:	4619      	mov	r1, r3
 8009f2e:	68f8      	ldr	r0, [r7, #12]
 8009f30:	f7ff fb8c 	bl	800964c <HAL_UARTEx_RxEventCallback>
#else
    /*Call legacy weak Rx complete callback*/
    HAL_UART_RxCpltCallback(huart);
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
  }
}
 8009f34:	e002      	b.n	8009f3c <UART_DMAReceiveCplt+0x90>
    HAL_UART_RxCpltCallback(huart);
 8009f36:	68f8      	ldr	r0, [r7, #12]
 8009f38:	f7ff fb6a 	bl	8009610 <HAL_UART_RxCpltCallback>
}
 8009f3c:	bf00      	nop
 8009f3e:	3710      	adds	r7, #16
 8009f40:	46bd      	mov	sp, r7
 8009f42:	bd80      	pop	{r7, pc}

08009f44 <UART_DMARxHalfCplt>:
  * @brief DMA UART receive process half complete callback.
  * @param hdma DMA handle.
  * @retval None
  */
static void UART_DMARxHalfCplt(DMA_HandleTypeDef *hdma)
{
 8009f44:	b580      	push	{r7, lr}
 8009f46:	b084      	sub	sp, #16
 8009f48:	af00      	add	r7, sp, #0
 8009f4a:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)(hdma->Parent);
 8009f4c:	687b      	ldr	r3, [r7, #4]
 8009f4e:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8009f50:	60fb      	str	r3, [r7, #12]

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : use Rx Event callback */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8009f52:	68fb      	ldr	r3, [r7, #12]
 8009f54:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8009f56:	2b01      	cmp	r3, #1
 8009f58:	d109      	bne.n	8009f6e <UART_DMARxHalfCplt+0x2a>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /*Call registered Rx Event callback*/
    huart->RxEventCallback(huart, huart->RxXferSize/2U);
#else
    /*Call legacy weak Rx Event callback*/
    HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize/2U);
 8009f5a:	68fb      	ldr	r3, [r7, #12]
 8009f5c:	f8b3 3058 	ldrh.w	r3, [r3, #88]	; 0x58
 8009f60:	085b      	lsrs	r3, r3, #1
 8009f62:	b29b      	uxth	r3, r3
 8009f64:	4619      	mov	r1, r3
 8009f66:	68f8      	ldr	r0, [r7, #12]
 8009f68:	f7ff fb70 	bl	800964c <HAL_UARTEx_RxEventCallback>
#else
    /*Call legacy weak Rx Half complete callback*/
    HAL_UART_RxHalfCpltCallback(huart);
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
  }
}
 8009f6c:	e002      	b.n	8009f74 <UART_DMARxHalfCplt+0x30>
    HAL_UART_RxHalfCpltCallback(huart);
 8009f6e:	68f8      	ldr	r0, [r7, #12]
 8009f70:	f7ff fb58 	bl	8009624 <HAL_UART_RxHalfCpltCallback>
}
 8009f74:	bf00      	nop
 8009f76:	3710      	adds	r7, #16
 8009f78:	46bd      	mov	sp, r7
 8009f7a:	bd80      	pop	{r7, pc}

08009f7c <UART_DMAError>:
  * @brief DMA UART communication error callback.
  * @param hdma DMA handle.
  * @retval None
  */
static void UART_DMAError(DMA_HandleTypeDef *hdma)
{
 8009f7c:	b580      	push	{r7, lr}
 8009f7e:	b086      	sub	sp, #24
 8009f80:	af00      	add	r7, sp, #0
 8009f82:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)(hdma->Parent);
 8009f84:	687b      	ldr	r3, [r7, #4]
 8009f86:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8009f88:	617b      	str	r3, [r7, #20]

  const HAL_UART_StateTypeDef gstate = huart->gState;
 8009f8a:	697b      	ldr	r3, [r7, #20]
 8009f8c:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 8009f8e:	613b      	str	r3, [r7, #16]
  const HAL_UART_StateTypeDef rxstate = huart->RxState;
 8009f90:	697b      	ldr	r3, [r7, #20]
 8009f92:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 8009f94:	60fb      	str	r3, [r7, #12]

  /* Stop UART DMA Tx request if ongoing */
  if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAT)) &&
 8009f96:	697b      	ldr	r3, [r7, #20]
 8009f98:	681b      	ldr	r3, [r3, #0]
 8009f9a:	689b      	ldr	r3, [r3, #8]
 8009f9c:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8009fa0:	2b80      	cmp	r3, #128	; 0x80
 8009fa2:	d109      	bne.n	8009fb8 <UART_DMAError+0x3c>
 8009fa4:	693b      	ldr	r3, [r7, #16]
 8009fa6:	2b21      	cmp	r3, #33	; 0x21
 8009fa8:	d106      	bne.n	8009fb8 <UART_DMAError+0x3c>
      (gstate == HAL_UART_STATE_BUSY_TX))
  {
    huart->TxXferCount = 0U;
 8009faa:	697b      	ldr	r3, [r7, #20]
 8009fac:	2200      	movs	r2, #0
 8009fae:	f8a3 2052 	strh.w	r2, [r3, #82]	; 0x52
    UART_EndTxTransfer(huart);
 8009fb2:	6978      	ldr	r0, [r7, #20]
 8009fb4:	f7ff ff36 	bl	8009e24 <UART_EndTxTransfer>
  }

  /* Stop UART DMA Rx request if ongoing */
  if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR)) &&
 8009fb8:	697b      	ldr	r3, [r7, #20]
 8009fba:	681b      	ldr	r3, [r3, #0]
 8009fbc:	689b      	ldr	r3, [r3, #8]
 8009fbe:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8009fc2:	2b40      	cmp	r3, #64	; 0x40
 8009fc4:	d109      	bne.n	8009fda <UART_DMAError+0x5e>
 8009fc6:	68fb      	ldr	r3, [r7, #12]
 8009fc8:	2b22      	cmp	r3, #34	; 0x22
 8009fca:	d106      	bne.n	8009fda <UART_DMAError+0x5e>
      (rxstate == HAL_UART_STATE_BUSY_RX))
  {
    huart->RxXferCount = 0U;
 8009fcc:	697b      	ldr	r3, [r7, #20]
 8009fce:	2200      	movs	r2, #0
 8009fd0:	f8a3 205a 	strh.w	r2, [r3, #90]	; 0x5a
    UART_EndRxTransfer(huart);
 8009fd4:	6978      	ldr	r0, [r7, #20]
 8009fd6:	f7ff ff3a 	bl	8009e4e <UART_EndRxTransfer>
  }

  huart->ErrorCode |= HAL_UART_ERROR_DMA;
 8009fda:	697b      	ldr	r3, [r7, #20]
 8009fdc:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 8009fe0:	f043 0210 	orr.w	r2, r3, #16
 8009fe4:	697b      	ldr	r3, [r7, #20]
 8009fe6:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 8009fea:	6978      	ldr	r0, [r7, #20]
 8009fec:	f7ff fb24 	bl	8009638 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 8009ff0:	bf00      	nop
 8009ff2:	3718      	adds	r7, #24
 8009ff4:	46bd      	mov	sp, r7
 8009ff6:	bd80      	pop	{r7, pc}

08009ff8 <__libc_init_array>:
 8009ff8:	b570      	push	{r4, r5, r6, lr}
 8009ffa:	4d0d      	ldr	r5, [pc, #52]	; (800a030 <__libc_init_array+0x38>)
 8009ffc:	4c0d      	ldr	r4, [pc, #52]	; (800a034 <__libc_init_array+0x3c>)
 8009ffe:	1b64      	subs	r4, r4, r5
 800a000:	10a4      	asrs	r4, r4, #2
 800a002:	2600      	movs	r6, #0
 800a004:	42a6      	cmp	r6, r4
 800a006:	d109      	bne.n	800a01c <__libc_init_array+0x24>
 800a008:	4d0b      	ldr	r5, [pc, #44]	; (800a038 <__libc_init_array+0x40>)
 800a00a:	4c0c      	ldr	r4, [pc, #48]	; (800a03c <__libc_init_array+0x44>)
 800a00c:	f001 f8b6 	bl	800b17c <_init>
 800a010:	1b64      	subs	r4, r4, r5
 800a012:	10a4      	asrs	r4, r4, #2
 800a014:	2600      	movs	r6, #0
 800a016:	42a6      	cmp	r6, r4
 800a018:	d105      	bne.n	800a026 <__libc_init_array+0x2e>
 800a01a:	bd70      	pop	{r4, r5, r6, pc}
 800a01c:	f855 3b04 	ldr.w	r3, [r5], #4
 800a020:	4798      	blx	r3
 800a022:	3601      	adds	r6, #1
 800a024:	e7ee      	b.n	800a004 <__libc_init_array+0xc>
 800a026:	f855 3b04 	ldr.w	r3, [r5], #4
 800a02a:	4798      	blx	r3
 800a02c:	3601      	adds	r6, #1
 800a02e:	e7f2      	b.n	800a016 <__libc_init_array+0x1e>
 800a030:	0800b3c8 	.word	0x0800b3c8
 800a034:	0800b3c8 	.word	0x0800b3c8
 800a038:	0800b3c8 	.word	0x0800b3c8
 800a03c:	0800b3cc 	.word	0x0800b3cc

0800a040 <memcpy>:
 800a040:	440a      	add	r2, r1
 800a042:	4291      	cmp	r1, r2
 800a044:	f100 33ff 	add.w	r3, r0, #4294967295	; 0xffffffff
 800a048:	d100      	bne.n	800a04c <memcpy+0xc>
 800a04a:	4770      	bx	lr
 800a04c:	b510      	push	{r4, lr}
 800a04e:	f811 4b01 	ldrb.w	r4, [r1], #1
 800a052:	f803 4f01 	strb.w	r4, [r3, #1]!
 800a056:	4291      	cmp	r1, r2
 800a058:	d1f9      	bne.n	800a04e <memcpy+0xe>
 800a05a:	bd10      	pop	{r4, pc}

0800a05c <memset>:
 800a05c:	4402      	add	r2, r0
 800a05e:	4603      	mov	r3, r0
 800a060:	4293      	cmp	r3, r2
 800a062:	d100      	bne.n	800a066 <memset+0xa>
 800a064:	4770      	bx	lr
 800a066:	f803 1b01 	strb.w	r1, [r3], #1
 800a06a:	e7f9      	b.n	800a060 <memset+0x4>
 800a06c:	0000      	movs	r0, r0
	...

0800a070 <cos>:
 800a070:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 800a072:	ec53 2b10 	vmov	r2, r3, d0
 800a076:	4824      	ldr	r0, [pc, #144]	; (800a108 <cos+0x98>)
 800a078:	f023 4100 	bic.w	r1, r3, #2147483648	; 0x80000000
 800a07c:	4281      	cmp	r1, r0
 800a07e:	dc06      	bgt.n	800a08e <cos+0x1e>
 800a080:	ed9f 1b1f 	vldr	d1, [pc, #124]	; 800a100 <cos+0x90>
 800a084:	f000 faa4 	bl	800a5d0 <__kernel_cos>
 800a088:	ec51 0b10 	vmov	r0, r1, d0
 800a08c:	e007      	b.n	800a09e <cos+0x2e>
 800a08e:	481f      	ldr	r0, [pc, #124]	; (800a10c <cos+0x9c>)
 800a090:	4281      	cmp	r1, r0
 800a092:	dd09      	ble.n	800a0a8 <cos+0x38>
 800a094:	ee10 0a10 	vmov	r0, s0
 800a098:	4619      	mov	r1, r3
 800a09a:	f7f6 f89d 	bl	80001d8 <__aeabi_dsub>
 800a09e:	ec41 0b10 	vmov	d0, r0, r1
 800a0a2:	b005      	add	sp, #20
 800a0a4:	f85d fb04 	ldr.w	pc, [sp], #4
 800a0a8:	4668      	mov	r0, sp
 800a0aa:	f000 f885 	bl	800a1b8 <__ieee754_rem_pio2>
 800a0ae:	f000 0003 	and.w	r0, r0, #3
 800a0b2:	2801      	cmp	r0, #1
 800a0b4:	d007      	beq.n	800a0c6 <cos+0x56>
 800a0b6:	2802      	cmp	r0, #2
 800a0b8:	d012      	beq.n	800a0e0 <cos+0x70>
 800a0ba:	b9c0      	cbnz	r0, 800a0ee <cos+0x7e>
 800a0bc:	ed9d 1b02 	vldr	d1, [sp, #8]
 800a0c0:	ed9d 0b00 	vldr	d0, [sp]
 800a0c4:	e7de      	b.n	800a084 <cos+0x14>
 800a0c6:	ed9d 1b02 	vldr	d1, [sp, #8]
 800a0ca:	ed9d 0b00 	vldr	d0, [sp]
 800a0ce:	f000 fe87 	bl	800ade0 <__kernel_sin>
 800a0d2:	ec53 2b10 	vmov	r2, r3, d0
 800a0d6:	ee10 0a10 	vmov	r0, s0
 800a0da:	f103 4100 	add.w	r1, r3, #2147483648	; 0x80000000
 800a0de:	e7de      	b.n	800a09e <cos+0x2e>
 800a0e0:	ed9d 1b02 	vldr	d1, [sp, #8]
 800a0e4:	ed9d 0b00 	vldr	d0, [sp]
 800a0e8:	f000 fa72 	bl	800a5d0 <__kernel_cos>
 800a0ec:	e7f1      	b.n	800a0d2 <cos+0x62>
 800a0ee:	ed9d 1b02 	vldr	d1, [sp, #8]
 800a0f2:	ed9d 0b00 	vldr	d0, [sp]
 800a0f6:	2001      	movs	r0, #1
 800a0f8:	f000 fe72 	bl	800ade0 <__kernel_sin>
 800a0fc:	e7c4      	b.n	800a088 <cos+0x18>
 800a0fe:	bf00      	nop
	...
 800a108:	3fe921fb 	.word	0x3fe921fb
 800a10c:	7fefffff 	.word	0x7fefffff

0800a110 <sin>:
 800a110:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 800a112:	ec53 2b10 	vmov	r2, r3, d0
 800a116:	4826      	ldr	r0, [pc, #152]	; (800a1b0 <sin+0xa0>)
 800a118:	f023 4100 	bic.w	r1, r3, #2147483648	; 0x80000000
 800a11c:	4281      	cmp	r1, r0
 800a11e:	dc07      	bgt.n	800a130 <sin+0x20>
 800a120:	ed9f 1b21 	vldr	d1, [pc, #132]	; 800a1a8 <sin+0x98>
 800a124:	2000      	movs	r0, #0
 800a126:	f000 fe5b 	bl	800ade0 <__kernel_sin>
 800a12a:	ec51 0b10 	vmov	r0, r1, d0
 800a12e:	e007      	b.n	800a140 <sin+0x30>
 800a130:	4820      	ldr	r0, [pc, #128]	; (800a1b4 <sin+0xa4>)
 800a132:	4281      	cmp	r1, r0
 800a134:	dd09      	ble.n	800a14a <sin+0x3a>
 800a136:	ee10 0a10 	vmov	r0, s0
 800a13a:	4619      	mov	r1, r3
 800a13c:	f7f6 f84c 	bl	80001d8 <__aeabi_dsub>
 800a140:	ec41 0b10 	vmov	d0, r0, r1
 800a144:	b005      	add	sp, #20
 800a146:	f85d fb04 	ldr.w	pc, [sp], #4
 800a14a:	4668      	mov	r0, sp
 800a14c:	f000 f834 	bl	800a1b8 <__ieee754_rem_pio2>
 800a150:	f000 0003 	and.w	r0, r0, #3
 800a154:	2801      	cmp	r0, #1
 800a156:	d008      	beq.n	800a16a <sin+0x5a>
 800a158:	2802      	cmp	r0, #2
 800a15a:	d00d      	beq.n	800a178 <sin+0x68>
 800a15c:	b9d0      	cbnz	r0, 800a194 <sin+0x84>
 800a15e:	ed9d 1b02 	vldr	d1, [sp, #8]
 800a162:	ed9d 0b00 	vldr	d0, [sp]
 800a166:	2001      	movs	r0, #1
 800a168:	e7dd      	b.n	800a126 <sin+0x16>
 800a16a:	ed9d 1b02 	vldr	d1, [sp, #8]
 800a16e:	ed9d 0b00 	vldr	d0, [sp]
 800a172:	f000 fa2d 	bl	800a5d0 <__kernel_cos>
 800a176:	e7d8      	b.n	800a12a <sin+0x1a>
 800a178:	ed9d 1b02 	vldr	d1, [sp, #8]
 800a17c:	ed9d 0b00 	vldr	d0, [sp]
 800a180:	2001      	movs	r0, #1
 800a182:	f000 fe2d 	bl	800ade0 <__kernel_sin>
 800a186:	ec53 2b10 	vmov	r2, r3, d0
 800a18a:	ee10 0a10 	vmov	r0, s0
 800a18e:	f103 4100 	add.w	r1, r3, #2147483648	; 0x80000000
 800a192:	e7d5      	b.n	800a140 <sin+0x30>
 800a194:	ed9d 1b02 	vldr	d1, [sp, #8]
 800a198:	ed9d 0b00 	vldr	d0, [sp]
 800a19c:	f000 fa18 	bl	800a5d0 <__kernel_cos>
 800a1a0:	e7f1      	b.n	800a186 <sin+0x76>
 800a1a2:	bf00      	nop
 800a1a4:	f3af 8000 	nop.w
	...
 800a1b0:	3fe921fb 	.word	0x3fe921fb
 800a1b4:	7fefffff 	.word	0x7fefffff

0800a1b8 <__ieee754_rem_pio2>:
 800a1b8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800a1bc:	ed2d 8b02 	vpush	{d8}
 800a1c0:	ec55 4b10 	vmov	r4, r5, d0
 800a1c4:	4bca      	ldr	r3, [pc, #808]	; (800a4f0 <__ieee754_rem_pio2+0x338>)
 800a1c6:	b08b      	sub	sp, #44	; 0x2c
 800a1c8:	f025 4800 	bic.w	r8, r5, #2147483648	; 0x80000000
 800a1cc:	4598      	cmp	r8, r3
 800a1ce:	4682      	mov	sl, r0
 800a1d0:	9502      	str	r5, [sp, #8]
 800a1d2:	dc08      	bgt.n	800a1e6 <__ieee754_rem_pio2+0x2e>
 800a1d4:	2200      	movs	r2, #0
 800a1d6:	2300      	movs	r3, #0
 800a1d8:	ed80 0b00 	vstr	d0, [r0]
 800a1dc:	e9c0 2302 	strd	r2, r3, [r0, #8]
 800a1e0:	f04f 0b00 	mov.w	fp, #0
 800a1e4:	e028      	b.n	800a238 <__ieee754_rem_pio2+0x80>
 800a1e6:	4bc3      	ldr	r3, [pc, #780]	; (800a4f4 <__ieee754_rem_pio2+0x33c>)
 800a1e8:	4598      	cmp	r8, r3
 800a1ea:	dc78      	bgt.n	800a2de <__ieee754_rem_pio2+0x126>
 800a1ec:	9b02      	ldr	r3, [sp, #8]
 800a1ee:	4ec2      	ldr	r6, [pc, #776]	; (800a4f8 <__ieee754_rem_pio2+0x340>)
 800a1f0:	2b00      	cmp	r3, #0
 800a1f2:	ee10 0a10 	vmov	r0, s0
 800a1f6:	a3b0      	add	r3, pc, #704	; (adr r3, 800a4b8 <__ieee754_rem_pio2+0x300>)
 800a1f8:	e9d3 2300 	ldrd	r2, r3, [r3]
 800a1fc:	4629      	mov	r1, r5
 800a1fe:	dd39      	ble.n	800a274 <__ieee754_rem_pio2+0xbc>
 800a200:	f7f5 ffea 	bl	80001d8 <__aeabi_dsub>
 800a204:	45b0      	cmp	r8, r6
 800a206:	4604      	mov	r4, r0
 800a208:	460d      	mov	r5, r1
 800a20a:	d01b      	beq.n	800a244 <__ieee754_rem_pio2+0x8c>
 800a20c:	a3ac      	add	r3, pc, #688	; (adr r3, 800a4c0 <__ieee754_rem_pio2+0x308>)
 800a20e:	e9d3 2300 	ldrd	r2, r3, [r3]
 800a212:	f7f5 ffe1 	bl	80001d8 <__aeabi_dsub>
 800a216:	4602      	mov	r2, r0
 800a218:	460b      	mov	r3, r1
 800a21a:	e9ca 2300 	strd	r2, r3, [sl]
 800a21e:	4620      	mov	r0, r4
 800a220:	4629      	mov	r1, r5
 800a222:	f7f5 ffd9 	bl	80001d8 <__aeabi_dsub>
 800a226:	a3a6      	add	r3, pc, #664	; (adr r3, 800a4c0 <__ieee754_rem_pio2+0x308>)
 800a228:	e9d3 2300 	ldrd	r2, r3, [r3]
 800a22c:	f7f5 ffd4 	bl	80001d8 <__aeabi_dsub>
 800a230:	e9ca 0102 	strd	r0, r1, [sl, #8]
 800a234:	f04f 0b01 	mov.w	fp, #1
 800a238:	4658      	mov	r0, fp
 800a23a:	b00b      	add	sp, #44	; 0x2c
 800a23c:	ecbd 8b02 	vpop	{d8}
 800a240:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800a244:	a3a0      	add	r3, pc, #640	; (adr r3, 800a4c8 <__ieee754_rem_pio2+0x310>)
 800a246:	e9d3 2300 	ldrd	r2, r3, [r3]
 800a24a:	f7f5 ffc5 	bl	80001d8 <__aeabi_dsub>
 800a24e:	a3a0      	add	r3, pc, #640	; (adr r3, 800a4d0 <__ieee754_rem_pio2+0x318>)
 800a250:	e9d3 2300 	ldrd	r2, r3, [r3]
 800a254:	4604      	mov	r4, r0
 800a256:	460d      	mov	r5, r1
 800a258:	f7f5 ffbe 	bl	80001d8 <__aeabi_dsub>
 800a25c:	4602      	mov	r2, r0
 800a25e:	460b      	mov	r3, r1
 800a260:	e9ca 2300 	strd	r2, r3, [sl]
 800a264:	4620      	mov	r0, r4
 800a266:	4629      	mov	r1, r5
 800a268:	f7f5 ffb6 	bl	80001d8 <__aeabi_dsub>
 800a26c:	a398      	add	r3, pc, #608	; (adr r3, 800a4d0 <__ieee754_rem_pio2+0x318>)
 800a26e:	e9d3 2300 	ldrd	r2, r3, [r3]
 800a272:	e7db      	b.n	800a22c <__ieee754_rem_pio2+0x74>
 800a274:	f7f5 ffb2 	bl	80001dc <__adddf3>
 800a278:	45b0      	cmp	r8, r6
 800a27a:	4604      	mov	r4, r0
 800a27c:	460d      	mov	r5, r1
 800a27e:	d016      	beq.n	800a2ae <__ieee754_rem_pio2+0xf6>
 800a280:	a38f      	add	r3, pc, #572	; (adr r3, 800a4c0 <__ieee754_rem_pio2+0x308>)
 800a282:	e9d3 2300 	ldrd	r2, r3, [r3]
 800a286:	f7f5 ffa9 	bl	80001dc <__adddf3>
 800a28a:	4602      	mov	r2, r0
 800a28c:	460b      	mov	r3, r1
 800a28e:	e9ca 2300 	strd	r2, r3, [sl]
 800a292:	4620      	mov	r0, r4
 800a294:	4629      	mov	r1, r5
 800a296:	f7f5 ff9f 	bl	80001d8 <__aeabi_dsub>
 800a29a:	a389      	add	r3, pc, #548	; (adr r3, 800a4c0 <__ieee754_rem_pio2+0x308>)
 800a29c:	e9d3 2300 	ldrd	r2, r3, [r3]
 800a2a0:	f7f5 ff9c 	bl	80001dc <__adddf3>
 800a2a4:	f04f 3bff 	mov.w	fp, #4294967295	; 0xffffffff
 800a2a8:	e9ca 0102 	strd	r0, r1, [sl, #8]
 800a2ac:	e7c4      	b.n	800a238 <__ieee754_rem_pio2+0x80>
 800a2ae:	a386      	add	r3, pc, #536	; (adr r3, 800a4c8 <__ieee754_rem_pio2+0x310>)
 800a2b0:	e9d3 2300 	ldrd	r2, r3, [r3]
 800a2b4:	f7f5 ff92 	bl	80001dc <__adddf3>
 800a2b8:	a385      	add	r3, pc, #532	; (adr r3, 800a4d0 <__ieee754_rem_pio2+0x318>)
 800a2ba:	e9d3 2300 	ldrd	r2, r3, [r3]
 800a2be:	4604      	mov	r4, r0
 800a2c0:	460d      	mov	r5, r1
 800a2c2:	f7f5 ff8b 	bl	80001dc <__adddf3>
 800a2c6:	4602      	mov	r2, r0
 800a2c8:	460b      	mov	r3, r1
 800a2ca:	e9ca 2300 	strd	r2, r3, [sl]
 800a2ce:	4620      	mov	r0, r4
 800a2d0:	4629      	mov	r1, r5
 800a2d2:	f7f5 ff81 	bl	80001d8 <__aeabi_dsub>
 800a2d6:	a37e      	add	r3, pc, #504	; (adr r3, 800a4d0 <__ieee754_rem_pio2+0x318>)
 800a2d8:	e9d3 2300 	ldrd	r2, r3, [r3]
 800a2dc:	e7e0      	b.n	800a2a0 <__ieee754_rem_pio2+0xe8>
 800a2de:	4b87      	ldr	r3, [pc, #540]	; (800a4fc <__ieee754_rem_pio2+0x344>)
 800a2e0:	4598      	cmp	r8, r3
 800a2e2:	f300 80d9 	bgt.w	800a498 <__ieee754_rem_pio2+0x2e0>
 800a2e6:	f000 fe39 	bl	800af5c <fabs>
 800a2ea:	ec55 4b10 	vmov	r4, r5, d0
 800a2ee:	ee10 0a10 	vmov	r0, s0
 800a2f2:	a379      	add	r3, pc, #484	; (adr r3, 800a4d8 <__ieee754_rem_pio2+0x320>)
 800a2f4:	e9d3 2300 	ldrd	r2, r3, [r3]
 800a2f8:	4629      	mov	r1, r5
 800a2fa:	f7f6 f925 	bl	8000548 <__aeabi_dmul>
 800a2fe:	4b80      	ldr	r3, [pc, #512]	; (800a500 <__ieee754_rem_pio2+0x348>)
 800a300:	2200      	movs	r2, #0
 800a302:	f7f5 ff6b 	bl	80001dc <__adddf3>
 800a306:	f7f6 fbb9 	bl	8000a7c <__aeabi_d2iz>
 800a30a:	4683      	mov	fp, r0
 800a30c:	f7f6 f8b2 	bl	8000474 <__aeabi_i2d>
 800a310:	4602      	mov	r2, r0
 800a312:	460b      	mov	r3, r1
 800a314:	ec43 2b18 	vmov	d8, r2, r3
 800a318:	a367      	add	r3, pc, #412	; (adr r3, 800a4b8 <__ieee754_rem_pio2+0x300>)
 800a31a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800a31e:	f7f6 f913 	bl	8000548 <__aeabi_dmul>
 800a322:	4602      	mov	r2, r0
 800a324:	460b      	mov	r3, r1
 800a326:	4620      	mov	r0, r4
 800a328:	4629      	mov	r1, r5
 800a32a:	f7f5 ff55 	bl	80001d8 <__aeabi_dsub>
 800a32e:	a364      	add	r3, pc, #400	; (adr r3, 800a4c0 <__ieee754_rem_pio2+0x308>)
 800a330:	e9d3 2300 	ldrd	r2, r3, [r3]
 800a334:	4606      	mov	r6, r0
 800a336:	460f      	mov	r7, r1
 800a338:	ec51 0b18 	vmov	r0, r1, d8
 800a33c:	f7f6 f904 	bl	8000548 <__aeabi_dmul>
 800a340:	f1bb 0f1f 	cmp.w	fp, #31
 800a344:	4604      	mov	r4, r0
 800a346:	460d      	mov	r5, r1
 800a348:	dc0d      	bgt.n	800a366 <__ieee754_rem_pio2+0x1ae>
 800a34a:	4b6e      	ldr	r3, [pc, #440]	; (800a504 <__ieee754_rem_pio2+0x34c>)
 800a34c:	f10b 32ff 	add.w	r2, fp, #4294967295	; 0xffffffff
 800a350:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800a354:	4543      	cmp	r3, r8
 800a356:	d006      	beq.n	800a366 <__ieee754_rem_pio2+0x1ae>
 800a358:	4622      	mov	r2, r4
 800a35a:	462b      	mov	r3, r5
 800a35c:	4630      	mov	r0, r6
 800a35e:	4639      	mov	r1, r7
 800a360:	f7f5 ff3a 	bl	80001d8 <__aeabi_dsub>
 800a364:	e00f      	b.n	800a386 <__ieee754_rem_pio2+0x1ce>
 800a366:	462b      	mov	r3, r5
 800a368:	4622      	mov	r2, r4
 800a36a:	4630      	mov	r0, r6
 800a36c:	4639      	mov	r1, r7
 800a36e:	f7f5 ff33 	bl	80001d8 <__aeabi_dsub>
 800a372:	ea4f 5328 	mov.w	r3, r8, asr #20
 800a376:	9303      	str	r3, [sp, #12]
 800a378:	f3c1 530a 	ubfx	r3, r1, #20, #11
 800a37c:	ebc3 5818 	rsb	r8, r3, r8, lsr #20
 800a380:	f1b8 0f10 	cmp.w	r8, #16
 800a384:	dc02      	bgt.n	800a38c <__ieee754_rem_pio2+0x1d4>
 800a386:	e9ca 0100 	strd	r0, r1, [sl]
 800a38a:	e039      	b.n	800a400 <__ieee754_rem_pio2+0x248>
 800a38c:	a34e      	add	r3, pc, #312	; (adr r3, 800a4c8 <__ieee754_rem_pio2+0x310>)
 800a38e:	e9d3 2300 	ldrd	r2, r3, [r3]
 800a392:	ec51 0b18 	vmov	r0, r1, d8
 800a396:	f7f6 f8d7 	bl	8000548 <__aeabi_dmul>
 800a39a:	4604      	mov	r4, r0
 800a39c:	460d      	mov	r5, r1
 800a39e:	4602      	mov	r2, r0
 800a3a0:	460b      	mov	r3, r1
 800a3a2:	4630      	mov	r0, r6
 800a3a4:	4639      	mov	r1, r7
 800a3a6:	f7f5 ff17 	bl	80001d8 <__aeabi_dsub>
 800a3aa:	4602      	mov	r2, r0
 800a3ac:	460b      	mov	r3, r1
 800a3ae:	4680      	mov	r8, r0
 800a3b0:	4689      	mov	r9, r1
 800a3b2:	4630      	mov	r0, r6
 800a3b4:	4639      	mov	r1, r7
 800a3b6:	f7f5 ff0f 	bl	80001d8 <__aeabi_dsub>
 800a3ba:	4622      	mov	r2, r4
 800a3bc:	462b      	mov	r3, r5
 800a3be:	f7f5 ff0b 	bl	80001d8 <__aeabi_dsub>
 800a3c2:	a343      	add	r3, pc, #268	; (adr r3, 800a4d0 <__ieee754_rem_pio2+0x318>)
 800a3c4:	e9d3 2300 	ldrd	r2, r3, [r3]
 800a3c8:	4604      	mov	r4, r0
 800a3ca:	460d      	mov	r5, r1
 800a3cc:	ec51 0b18 	vmov	r0, r1, d8
 800a3d0:	f7f6 f8ba 	bl	8000548 <__aeabi_dmul>
 800a3d4:	4622      	mov	r2, r4
 800a3d6:	462b      	mov	r3, r5
 800a3d8:	f7f5 fefe 	bl	80001d8 <__aeabi_dsub>
 800a3dc:	4602      	mov	r2, r0
 800a3de:	460b      	mov	r3, r1
 800a3e0:	4604      	mov	r4, r0
 800a3e2:	460d      	mov	r5, r1
 800a3e4:	4640      	mov	r0, r8
 800a3e6:	4649      	mov	r1, r9
 800a3e8:	f7f5 fef6 	bl	80001d8 <__aeabi_dsub>
 800a3ec:	9a03      	ldr	r2, [sp, #12]
 800a3ee:	f3c1 530a 	ubfx	r3, r1, #20, #11
 800a3f2:	1ad3      	subs	r3, r2, r3
 800a3f4:	2b31      	cmp	r3, #49	; 0x31
 800a3f6:	dc24      	bgt.n	800a442 <__ieee754_rem_pio2+0x28a>
 800a3f8:	e9ca 0100 	strd	r0, r1, [sl]
 800a3fc:	4646      	mov	r6, r8
 800a3fe:	464f      	mov	r7, r9
 800a400:	e9da 8900 	ldrd	r8, r9, [sl]
 800a404:	4630      	mov	r0, r6
 800a406:	4642      	mov	r2, r8
 800a408:	464b      	mov	r3, r9
 800a40a:	4639      	mov	r1, r7
 800a40c:	f7f5 fee4 	bl	80001d8 <__aeabi_dsub>
 800a410:	462b      	mov	r3, r5
 800a412:	4622      	mov	r2, r4
 800a414:	f7f5 fee0 	bl	80001d8 <__aeabi_dsub>
 800a418:	9b02      	ldr	r3, [sp, #8]
 800a41a:	2b00      	cmp	r3, #0
 800a41c:	e9ca 0102 	strd	r0, r1, [sl, #8]
 800a420:	f6bf af0a 	bge.w	800a238 <__ieee754_rem_pio2+0x80>
 800a424:	f109 4300 	add.w	r3, r9, #2147483648	; 0x80000000
 800a428:	f8ca 3004 	str.w	r3, [sl, #4]
 800a42c:	f8ca 8000 	str.w	r8, [sl]
 800a430:	f8ca 0008 	str.w	r0, [sl, #8]
 800a434:	f101 4300 	add.w	r3, r1, #2147483648	; 0x80000000
 800a438:	f8ca 300c 	str.w	r3, [sl, #12]
 800a43c:	f1cb 0b00 	rsb	fp, fp, #0
 800a440:	e6fa      	b.n	800a238 <__ieee754_rem_pio2+0x80>
 800a442:	a327      	add	r3, pc, #156	; (adr r3, 800a4e0 <__ieee754_rem_pio2+0x328>)
 800a444:	e9d3 2300 	ldrd	r2, r3, [r3]
 800a448:	ec51 0b18 	vmov	r0, r1, d8
 800a44c:	f7f6 f87c 	bl	8000548 <__aeabi_dmul>
 800a450:	4604      	mov	r4, r0
 800a452:	460d      	mov	r5, r1
 800a454:	4602      	mov	r2, r0
 800a456:	460b      	mov	r3, r1
 800a458:	4640      	mov	r0, r8
 800a45a:	4649      	mov	r1, r9
 800a45c:	f7f5 febc 	bl	80001d8 <__aeabi_dsub>
 800a460:	4602      	mov	r2, r0
 800a462:	460b      	mov	r3, r1
 800a464:	4606      	mov	r6, r0
 800a466:	460f      	mov	r7, r1
 800a468:	4640      	mov	r0, r8
 800a46a:	4649      	mov	r1, r9
 800a46c:	f7f5 feb4 	bl	80001d8 <__aeabi_dsub>
 800a470:	4622      	mov	r2, r4
 800a472:	462b      	mov	r3, r5
 800a474:	f7f5 feb0 	bl	80001d8 <__aeabi_dsub>
 800a478:	a31b      	add	r3, pc, #108	; (adr r3, 800a4e8 <__ieee754_rem_pio2+0x330>)
 800a47a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800a47e:	4604      	mov	r4, r0
 800a480:	460d      	mov	r5, r1
 800a482:	ec51 0b18 	vmov	r0, r1, d8
 800a486:	f7f6 f85f 	bl	8000548 <__aeabi_dmul>
 800a48a:	4622      	mov	r2, r4
 800a48c:	462b      	mov	r3, r5
 800a48e:	f7f5 fea3 	bl	80001d8 <__aeabi_dsub>
 800a492:	4604      	mov	r4, r0
 800a494:	460d      	mov	r5, r1
 800a496:	e75f      	b.n	800a358 <__ieee754_rem_pio2+0x1a0>
 800a498:	4b1b      	ldr	r3, [pc, #108]	; (800a508 <__ieee754_rem_pio2+0x350>)
 800a49a:	4598      	cmp	r8, r3
 800a49c:	dd36      	ble.n	800a50c <__ieee754_rem_pio2+0x354>
 800a49e:	ee10 2a10 	vmov	r2, s0
 800a4a2:	462b      	mov	r3, r5
 800a4a4:	4620      	mov	r0, r4
 800a4a6:	4629      	mov	r1, r5
 800a4a8:	f7f5 fe96 	bl	80001d8 <__aeabi_dsub>
 800a4ac:	e9ca 0102 	strd	r0, r1, [sl, #8]
 800a4b0:	e9ca 0100 	strd	r0, r1, [sl]
 800a4b4:	e694      	b.n	800a1e0 <__ieee754_rem_pio2+0x28>
 800a4b6:	bf00      	nop
 800a4b8:	54400000 	.word	0x54400000
 800a4bc:	3ff921fb 	.word	0x3ff921fb
 800a4c0:	1a626331 	.word	0x1a626331
 800a4c4:	3dd0b461 	.word	0x3dd0b461
 800a4c8:	1a600000 	.word	0x1a600000
 800a4cc:	3dd0b461 	.word	0x3dd0b461
 800a4d0:	2e037073 	.word	0x2e037073
 800a4d4:	3ba3198a 	.word	0x3ba3198a
 800a4d8:	6dc9c883 	.word	0x6dc9c883
 800a4dc:	3fe45f30 	.word	0x3fe45f30
 800a4e0:	2e000000 	.word	0x2e000000
 800a4e4:	3ba3198a 	.word	0x3ba3198a
 800a4e8:	252049c1 	.word	0x252049c1
 800a4ec:	397b839a 	.word	0x397b839a
 800a4f0:	3fe921fb 	.word	0x3fe921fb
 800a4f4:	4002d97b 	.word	0x4002d97b
 800a4f8:	3ff921fb 	.word	0x3ff921fb
 800a4fc:	413921fb 	.word	0x413921fb
 800a500:	3fe00000 	.word	0x3fe00000
 800a504:	0800b1e4 	.word	0x0800b1e4
 800a508:	7fefffff 	.word	0x7fefffff
 800a50c:	ea4f 5428 	mov.w	r4, r8, asr #20
 800a510:	f2a4 4416 	subw	r4, r4, #1046	; 0x416
 800a514:	ee10 0a10 	vmov	r0, s0
 800a518:	eba8 5104 	sub.w	r1, r8, r4, lsl #20
 800a51c:	ee10 6a10 	vmov	r6, s0
 800a520:	460f      	mov	r7, r1
 800a522:	f7f6 faab 	bl	8000a7c <__aeabi_d2iz>
 800a526:	f7f5 ffa5 	bl	8000474 <__aeabi_i2d>
 800a52a:	4602      	mov	r2, r0
 800a52c:	460b      	mov	r3, r1
 800a52e:	4630      	mov	r0, r6
 800a530:	4639      	mov	r1, r7
 800a532:	e9cd 2304 	strd	r2, r3, [sp, #16]
 800a536:	f7f5 fe4f 	bl	80001d8 <__aeabi_dsub>
 800a53a:	4b22      	ldr	r3, [pc, #136]	; (800a5c4 <__ieee754_rem_pio2+0x40c>)
 800a53c:	2200      	movs	r2, #0
 800a53e:	f7f6 f803 	bl	8000548 <__aeabi_dmul>
 800a542:	460f      	mov	r7, r1
 800a544:	4606      	mov	r6, r0
 800a546:	f7f6 fa99 	bl	8000a7c <__aeabi_d2iz>
 800a54a:	f7f5 ff93 	bl	8000474 <__aeabi_i2d>
 800a54e:	4602      	mov	r2, r0
 800a550:	460b      	mov	r3, r1
 800a552:	4630      	mov	r0, r6
 800a554:	4639      	mov	r1, r7
 800a556:	e9cd 2306 	strd	r2, r3, [sp, #24]
 800a55a:	f7f5 fe3d 	bl	80001d8 <__aeabi_dsub>
 800a55e:	4b19      	ldr	r3, [pc, #100]	; (800a5c4 <__ieee754_rem_pio2+0x40c>)
 800a560:	2200      	movs	r2, #0
 800a562:	f7f5 fff1 	bl	8000548 <__aeabi_dmul>
 800a566:	e9cd 0108 	strd	r0, r1, [sp, #32]
 800a56a:	ad04      	add	r5, sp, #16
 800a56c:	f04f 0803 	mov.w	r8, #3
 800a570:	46a9      	mov	r9, r5
 800a572:	2600      	movs	r6, #0
 800a574:	2700      	movs	r7, #0
 800a576:	4632      	mov	r2, r6
 800a578:	463b      	mov	r3, r7
 800a57a:	e9d5 0104 	ldrd	r0, r1, [r5, #16]
 800a57e:	46c3      	mov	fp, r8
 800a580:	3d08      	subs	r5, #8
 800a582:	f108 38ff 	add.w	r8, r8, #4294967295	; 0xffffffff
 800a586:	f7f6 fa47 	bl	8000a18 <__aeabi_dcmpeq>
 800a58a:	2800      	cmp	r0, #0
 800a58c:	d1f3      	bne.n	800a576 <__ieee754_rem_pio2+0x3be>
 800a58e:	4b0e      	ldr	r3, [pc, #56]	; (800a5c8 <__ieee754_rem_pio2+0x410>)
 800a590:	9301      	str	r3, [sp, #4]
 800a592:	2302      	movs	r3, #2
 800a594:	9300      	str	r3, [sp, #0]
 800a596:	4622      	mov	r2, r4
 800a598:	465b      	mov	r3, fp
 800a59a:	4651      	mov	r1, sl
 800a59c:	4648      	mov	r0, r9
 800a59e:	f000 f8df 	bl	800a760 <__kernel_rem_pio2>
 800a5a2:	9b02      	ldr	r3, [sp, #8]
 800a5a4:	2b00      	cmp	r3, #0
 800a5a6:	4683      	mov	fp, r0
 800a5a8:	f6bf ae46 	bge.w	800a238 <__ieee754_rem_pio2+0x80>
 800a5ac:	f8da 3004 	ldr.w	r3, [sl, #4]
 800a5b0:	f103 4300 	add.w	r3, r3, #2147483648	; 0x80000000
 800a5b4:	f8ca 3004 	str.w	r3, [sl, #4]
 800a5b8:	f8da 300c 	ldr.w	r3, [sl, #12]
 800a5bc:	f103 4300 	add.w	r3, r3, #2147483648	; 0x80000000
 800a5c0:	e73a      	b.n	800a438 <__ieee754_rem_pio2+0x280>
 800a5c2:	bf00      	nop
 800a5c4:	41700000 	.word	0x41700000
 800a5c8:	0800b264 	.word	0x0800b264
 800a5cc:	00000000 	.word	0x00000000

0800a5d0 <__kernel_cos>:
 800a5d0:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800a5d4:	ec57 6b10 	vmov	r6, r7, d0
 800a5d8:	f027 4800 	bic.w	r8, r7, #2147483648	; 0x80000000
 800a5dc:	f1b8 5f79 	cmp.w	r8, #1044381696	; 0x3e400000
 800a5e0:	ed8d 1b00 	vstr	d1, [sp]
 800a5e4:	da07      	bge.n	800a5f6 <__kernel_cos+0x26>
 800a5e6:	ee10 0a10 	vmov	r0, s0
 800a5ea:	4639      	mov	r1, r7
 800a5ec:	f7f6 fa46 	bl	8000a7c <__aeabi_d2iz>
 800a5f0:	2800      	cmp	r0, #0
 800a5f2:	f000 8088 	beq.w	800a706 <__kernel_cos+0x136>
 800a5f6:	4632      	mov	r2, r6
 800a5f8:	463b      	mov	r3, r7
 800a5fa:	4630      	mov	r0, r6
 800a5fc:	4639      	mov	r1, r7
 800a5fe:	f7f5 ffa3 	bl	8000548 <__aeabi_dmul>
 800a602:	4b51      	ldr	r3, [pc, #324]	; (800a748 <__kernel_cos+0x178>)
 800a604:	2200      	movs	r2, #0
 800a606:	4604      	mov	r4, r0
 800a608:	460d      	mov	r5, r1
 800a60a:	f7f5 ff9d 	bl	8000548 <__aeabi_dmul>
 800a60e:	a340      	add	r3, pc, #256	; (adr r3, 800a710 <__kernel_cos+0x140>)
 800a610:	e9d3 2300 	ldrd	r2, r3, [r3]
 800a614:	4682      	mov	sl, r0
 800a616:	468b      	mov	fp, r1
 800a618:	4620      	mov	r0, r4
 800a61a:	4629      	mov	r1, r5
 800a61c:	f7f5 ff94 	bl	8000548 <__aeabi_dmul>
 800a620:	a33d      	add	r3, pc, #244	; (adr r3, 800a718 <__kernel_cos+0x148>)
 800a622:	e9d3 2300 	ldrd	r2, r3, [r3]
 800a626:	f7f5 fdd9 	bl	80001dc <__adddf3>
 800a62a:	4622      	mov	r2, r4
 800a62c:	462b      	mov	r3, r5
 800a62e:	f7f5 ff8b 	bl	8000548 <__aeabi_dmul>
 800a632:	a33b      	add	r3, pc, #236	; (adr r3, 800a720 <__kernel_cos+0x150>)
 800a634:	e9d3 2300 	ldrd	r2, r3, [r3]
 800a638:	f7f5 fdce 	bl	80001d8 <__aeabi_dsub>
 800a63c:	4622      	mov	r2, r4
 800a63e:	462b      	mov	r3, r5
 800a640:	f7f5 ff82 	bl	8000548 <__aeabi_dmul>
 800a644:	a338      	add	r3, pc, #224	; (adr r3, 800a728 <__kernel_cos+0x158>)
 800a646:	e9d3 2300 	ldrd	r2, r3, [r3]
 800a64a:	f7f5 fdc7 	bl	80001dc <__adddf3>
 800a64e:	4622      	mov	r2, r4
 800a650:	462b      	mov	r3, r5
 800a652:	f7f5 ff79 	bl	8000548 <__aeabi_dmul>
 800a656:	a336      	add	r3, pc, #216	; (adr r3, 800a730 <__kernel_cos+0x160>)
 800a658:	e9d3 2300 	ldrd	r2, r3, [r3]
 800a65c:	f7f5 fdbc 	bl	80001d8 <__aeabi_dsub>
 800a660:	4622      	mov	r2, r4
 800a662:	462b      	mov	r3, r5
 800a664:	f7f5 ff70 	bl	8000548 <__aeabi_dmul>
 800a668:	a333      	add	r3, pc, #204	; (adr r3, 800a738 <__kernel_cos+0x168>)
 800a66a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800a66e:	f7f5 fdb5 	bl	80001dc <__adddf3>
 800a672:	4622      	mov	r2, r4
 800a674:	462b      	mov	r3, r5
 800a676:	f7f5 ff67 	bl	8000548 <__aeabi_dmul>
 800a67a:	4622      	mov	r2, r4
 800a67c:	462b      	mov	r3, r5
 800a67e:	f7f5 ff63 	bl	8000548 <__aeabi_dmul>
 800a682:	e9dd 2300 	ldrd	r2, r3, [sp]
 800a686:	4604      	mov	r4, r0
 800a688:	460d      	mov	r5, r1
 800a68a:	4630      	mov	r0, r6
 800a68c:	4639      	mov	r1, r7
 800a68e:	f7f5 ff5b 	bl	8000548 <__aeabi_dmul>
 800a692:	460b      	mov	r3, r1
 800a694:	4602      	mov	r2, r0
 800a696:	4629      	mov	r1, r5
 800a698:	4620      	mov	r0, r4
 800a69a:	f7f5 fd9d 	bl	80001d8 <__aeabi_dsub>
 800a69e:	4b2b      	ldr	r3, [pc, #172]	; (800a74c <__kernel_cos+0x17c>)
 800a6a0:	4598      	cmp	r8, r3
 800a6a2:	4606      	mov	r6, r0
 800a6a4:	460f      	mov	r7, r1
 800a6a6:	dc10      	bgt.n	800a6ca <__kernel_cos+0xfa>
 800a6a8:	4602      	mov	r2, r0
 800a6aa:	460b      	mov	r3, r1
 800a6ac:	4650      	mov	r0, sl
 800a6ae:	4659      	mov	r1, fp
 800a6b0:	f7f5 fd92 	bl	80001d8 <__aeabi_dsub>
 800a6b4:	460b      	mov	r3, r1
 800a6b6:	4926      	ldr	r1, [pc, #152]	; (800a750 <__kernel_cos+0x180>)
 800a6b8:	4602      	mov	r2, r0
 800a6ba:	2000      	movs	r0, #0
 800a6bc:	f7f5 fd8c 	bl	80001d8 <__aeabi_dsub>
 800a6c0:	ec41 0b10 	vmov	d0, r0, r1
 800a6c4:	b003      	add	sp, #12
 800a6c6:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800a6ca:	4b22      	ldr	r3, [pc, #136]	; (800a754 <__kernel_cos+0x184>)
 800a6cc:	4920      	ldr	r1, [pc, #128]	; (800a750 <__kernel_cos+0x180>)
 800a6ce:	4598      	cmp	r8, r3
 800a6d0:	bfcc      	ite	gt
 800a6d2:	4d21      	ldrgt	r5, [pc, #132]	; (800a758 <__kernel_cos+0x188>)
 800a6d4:	f5a8 1500 	suble.w	r5, r8, #2097152	; 0x200000
 800a6d8:	2400      	movs	r4, #0
 800a6da:	4622      	mov	r2, r4
 800a6dc:	462b      	mov	r3, r5
 800a6de:	2000      	movs	r0, #0
 800a6e0:	f7f5 fd7a 	bl	80001d8 <__aeabi_dsub>
 800a6e4:	4622      	mov	r2, r4
 800a6e6:	4680      	mov	r8, r0
 800a6e8:	4689      	mov	r9, r1
 800a6ea:	462b      	mov	r3, r5
 800a6ec:	4650      	mov	r0, sl
 800a6ee:	4659      	mov	r1, fp
 800a6f0:	f7f5 fd72 	bl	80001d8 <__aeabi_dsub>
 800a6f4:	4632      	mov	r2, r6
 800a6f6:	463b      	mov	r3, r7
 800a6f8:	f7f5 fd6e 	bl	80001d8 <__aeabi_dsub>
 800a6fc:	4602      	mov	r2, r0
 800a6fe:	460b      	mov	r3, r1
 800a700:	4640      	mov	r0, r8
 800a702:	4649      	mov	r1, r9
 800a704:	e7da      	b.n	800a6bc <__kernel_cos+0xec>
 800a706:	ed9f 0b0e 	vldr	d0, [pc, #56]	; 800a740 <__kernel_cos+0x170>
 800a70a:	e7db      	b.n	800a6c4 <__kernel_cos+0xf4>
 800a70c:	f3af 8000 	nop.w
 800a710:	be8838d4 	.word	0xbe8838d4
 800a714:	bda8fae9 	.word	0xbda8fae9
 800a718:	bdb4b1c4 	.word	0xbdb4b1c4
 800a71c:	3e21ee9e 	.word	0x3e21ee9e
 800a720:	809c52ad 	.word	0x809c52ad
 800a724:	3e927e4f 	.word	0x3e927e4f
 800a728:	19cb1590 	.word	0x19cb1590
 800a72c:	3efa01a0 	.word	0x3efa01a0
 800a730:	16c15177 	.word	0x16c15177
 800a734:	3f56c16c 	.word	0x3f56c16c
 800a738:	5555554c 	.word	0x5555554c
 800a73c:	3fa55555 	.word	0x3fa55555
 800a740:	00000000 	.word	0x00000000
 800a744:	3ff00000 	.word	0x3ff00000
 800a748:	3fe00000 	.word	0x3fe00000
 800a74c:	3fd33332 	.word	0x3fd33332
 800a750:	3ff00000 	.word	0x3ff00000
 800a754:	3fe90000 	.word	0x3fe90000
 800a758:	3fd20000 	.word	0x3fd20000
 800a75c:	00000000 	.word	0x00000000

0800a760 <__kernel_rem_pio2>:
 800a760:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800a764:	ed2d 8b02 	vpush	{d8}
 800a768:	f5ad 7d19 	sub.w	sp, sp, #612	; 0x264
 800a76c:	f112 0f14 	cmn.w	r2, #20
 800a770:	9308      	str	r3, [sp, #32]
 800a772:	9101      	str	r1, [sp, #4]
 800a774:	4bc6      	ldr	r3, [pc, #792]	; (800aa90 <__kernel_rem_pio2+0x330>)
 800a776:	99a4      	ldr	r1, [sp, #656]	; 0x290
 800a778:	9009      	str	r0, [sp, #36]	; 0x24
 800a77a:	f853 3021 	ldr.w	r3, [r3, r1, lsl #2]
 800a77e:	9304      	str	r3, [sp, #16]
 800a780:	9b08      	ldr	r3, [sp, #32]
 800a782:	f103 33ff 	add.w	r3, r3, #4294967295	; 0xffffffff
 800a786:	bfa8      	it	ge
 800a788:	1ed4      	subge	r4, r2, #3
 800a78a:	9306      	str	r3, [sp, #24]
 800a78c:	bfb2      	itee	lt
 800a78e:	2400      	movlt	r4, #0
 800a790:	2318      	movge	r3, #24
 800a792:	fb94 f4f3 	sdivge	r4, r4, r3
 800a796:	f06f 0317 	mvn.w	r3, #23
 800a79a:	fb04 3303 	mla	r3, r4, r3, r3
 800a79e:	eb03 0a02 	add.w	sl, r3, r2
 800a7a2:	9b04      	ldr	r3, [sp, #16]
 800a7a4:	9a06      	ldr	r2, [sp, #24]
 800a7a6:	ed9f 8bb6 	vldr	d8, [pc, #728]	; 800aa80 <__kernel_rem_pio2+0x320>
 800a7aa:	eb03 0802 	add.w	r8, r3, r2
 800a7ae:	9ba5      	ldr	r3, [sp, #660]	; 0x294
 800a7b0:	1aa7      	subs	r7, r4, r2
 800a7b2:	ae20      	add	r6, sp, #128	; 0x80
 800a7b4:	eb03 0987 	add.w	r9, r3, r7, lsl #2
 800a7b8:	2500      	movs	r5, #0
 800a7ba:	4545      	cmp	r5, r8
 800a7bc:	dd18      	ble.n	800a7f0 <__kernel_rem_pio2+0x90>
 800a7be:	9b08      	ldr	r3, [sp, #32]
 800a7c0:	f8dd 8018 	ldr.w	r8, [sp, #24]
 800a7c4:	aa20      	add	r2, sp, #128	; 0x80
 800a7c6:	ed9f 8bae 	vldr	d8, [pc, #696]	; 800aa80 <__kernel_rem_pio2+0x320>
 800a7ca:	eb02 05c3 	add.w	r5, r2, r3, lsl #3
 800a7ce:	f1c3 0301 	rsb	r3, r3, #1
 800a7d2:	f50d 7be0 	add.w	fp, sp, #448	; 0x1c0
 800a7d6:	9307      	str	r3, [sp, #28]
 800a7d8:	9b07      	ldr	r3, [sp, #28]
 800a7da:	9a04      	ldr	r2, [sp, #16]
 800a7dc:	4443      	add	r3, r8
 800a7de:	429a      	cmp	r2, r3
 800a7e0:	db2f      	blt.n	800a842 <__kernel_rem_pio2+0xe2>
 800a7e2:	ed8d 8b02 	vstr	d8, [sp, #8]
 800a7e6:	f8dd 9024 	ldr.w	r9, [sp, #36]	; 0x24
 800a7ea:	462f      	mov	r7, r5
 800a7ec:	2600      	movs	r6, #0
 800a7ee:	e01b      	b.n	800a828 <__kernel_rem_pio2+0xc8>
 800a7f0:	42ef      	cmn	r7, r5
 800a7f2:	d407      	bmi.n	800a804 <__kernel_rem_pio2+0xa4>
 800a7f4:	f859 0025 	ldr.w	r0, [r9, r5, lsl #2]
 800a7f8:	f7f5 fe3c 	bl	8000474 <__aeabi_i2d>
 800a7fc:	e8e6 0102 	strd	r0, r1, [r6], #8
 800a800:	3501      	adds	r5, #1
 800a802:	e7da      	b.n	800a7ba <__kernel_rem_pio2+0x5a>
 800a804:	ec51 0b18 	vmov	r0, r1, d8
 800a808:	e7f8      	b.n	800a7fc <__kernel_rem_pio2+0x9c>
 800a80a:	e9d7 2300 	ldrd	r2, r3, [r7]
 800a80e:	e8f9 0102 	ldrd	r0, r1, [r9], #8
 800a812:	f7f5 fe99 	bl	8000548 <__aeabi_dmul>
 800a816:	4602      	mov	r2, r0
 800a818:	460b      	mov	r3, r1
 800a81a:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 800a81e:	f7f5 fcdd 	bl	80001dc <__adddf3>
 800a822:	e9cd 0102 	strd	r0, r1, [sp, #8]
 800a826:	3601      	adds	r6, #1
 800a828:	9b06      	ldr	r3, [sp, #24]
 800a82a:	429e      	cmp	r6, r3
 800a82c:	f1a7 0708 	sub.w	r7, r7, #8
 800a830:	ddeb      	ble.n	800a80a <__kernel_rem_pio2+0xaa>
 800a832:	ed9d 7b02 	vldr	d7, [sp, #8]
 800a836:	3508      	adds	r5, #8
 800a838:	ecab 7b02 	vstmia	fp!, {d7}
 800a83c:	f108 0801 	add.w	r8, r8, #1
 800a840:	e7ca      	b.n	800a7d8 <__kernel_rem_pio2+0x78>
 800a842:	9b04      	ldr	r3, [sp, #16]
 800a844:	aa0c      	add	r2, sp, #48	; 0x30
 800a846:	eb02 0383 	add.w	r3, r2, r3, lsl #2
 800a84a:	930b      	str	r3, [sp, #44]	; 0x2c
 800a84c:	9ba5      	ldr	r3, [sp, #660]	; 0x294
 800a84e:	eb03 0384 	add.w	r3, r3, r4, lsl #2
 800a852:	9c04      	ldr	r4, [sp, #16]
 800a854:	930a      	str	r3, [sp, #40]	; 0x28
 800a856:	ab98      	add	r3, sp, #608	; 0x260
 800a858:	eb03 03c4 	add.w	r3, r3, r4, lsl #3
 800a85c:	e953 6728 	ldrd	r6, r7, [r3, #-160]	; 0xa0
 800a860:	f10d 0b30 	add.w	fp, sp, #48	; 0x30
 800a864:	f8cd b008 	str.w	fp, [sp, #8]
 800a868:	4625      	mov	r5, r4
 800a86a:	2d00      	cmp	r5, #0
 800a86c:	dc78      	bgt.n	800a960 <__kernel_rem_pio2+0x200>
 800a86e:	ec47 6b10 	vmov	d0, r6, r7
 800a872:	4650      	mov	r0, sl
 800a874:	f000 fbfc 	bl	800b070 <scalbn>
 800a878:	ec57 6b10 	vmov	r6, r7, d0
 800a87c:	2200      	movs	r2, #0
 800a87e:	f04f 537f 	mov.w	r3, #1069547520	; 0x3fc00000
 800a882:	ee10 0a10 	vmov	r0, s0
 800a886:	4639      	mov	r1, r7
 800a888:	f7f5 fe5e 	bl	8000548 <__aeabi_dmul>
 800a88c:	ec41 0b10 	vmov	d0, r0, r1
 800a890:	f000 fb6e 	bl	800af70 <floor>
 800a894:	4b7f      	ldr	r3, [pc, #508]	; (800aa94 <__kernel_rem_pio2+0x334>)
 800a896:	ec51 0b10 	vmov	r0, r1, d0
 800a89a:	2200      	movs	r2, #0
 800a89c:	f7f5 fe54 	bl	8000548 <__aeabi_dmul>
 800a8a0:	4602      	mov	r2, r0
 800a8a2:	460b      	mov	r3, r1
 800a8a4:	4630      	mov	r0, r6
 800a8a6:	4639      	mov	r1, r7
 800a8a8:	f7f5 fc96 	bl	80001d8 <__aeabi_dsub>
 800a8ac:	460f      	mov	r7, r1
 800a8ae:	4606      	mov	r6, r0
 800a8b0:	f7f6 f8e4 	bl	8000a7c <__aeabi_d2iz>
 800a8b4:	9007      	str	r0, [sp, #28]
 800a8b6:	f7f5 fddd 	bl	8000474 <__aeabi_i2d>
 800a8ba:	4602      	mov	r2, r0
 800a8bc:	460b      	mov	r3, r1
 800a8be:	4630      	mov	r0, r6
 800a8c0:	4639      	mov	r1, r7
 800a8c2:	f7f5 fc89 	bl	80001d8 <__aeabi_dsub>
 800a8c6:	f1ba 0f00 	cmp.w	sl, #0
 800a8ca:	4606      	mov	r6, r0
 800a8cc:	460f      	mov	r7, r1
 800a8ce:	dd70      	ble.n	800a9b2 <__kernel_rem_pio2+0x252>
 800a8d0:	1e62      	subs	r2, r4, #1
 800a8d2:	ab0c      	add	r3, sp, #48	; 0x30
 800a8d4:	9d07      	ldr	r5, [sp, #28]
 800a8d6:	f853 0022 	ldr.w	r0, [r3, r2, lsl #2]
 800a8da:	f1ca 0118 	rsb	r1, sl, #24
 800a8de:	fa40 f301 	asr.w	r3, r0, r1
 800a8e2:	441d      	add	r5, r3
 800a8e4:	408b      	lsls	r3, r1
 800a8e6:	1ac0      	subs	r0, r0, r3
 800a8e8:	ab0c      	add	r3, sp, #48	; 0x30
 800a8ea:	9507      	str	r5, [sp, #28]
 800a8ec:	f843 0022 	str.w	r0, [r3, r2, lsl #2]
 800a8f0:	f1ca 0317 	rsb	r3, sl, #23
 800a8f4:	fa40 f303 	asr.w	r3, r0, r3
 800a8f8:	9302      	str	r3, [sp, #8]
 800a8fa:	9b02      	ldr	r3, [sp, #8]
 800a8fc:	2b00      	cmp	r3, #0
 800a8fe:	dd66      	ble.n	800a9ce <__kernel_rem_pio2+0x26e>
 800a900:	9b07      	ldr	r3, [sp, #28]
 800a902:	2200      	movs	r2, #0
 800a904:	3301      	adds	r3, #1
 800a906:	9307      	str	r3, [sp, #28]
 800a908:	4615      	mov	r5, r2
 800a90a:	f06f 417f 	mvn.w	r1, #4278190080	; 0xff000000
 800a90e:	4294      	cmp	r4, r2
 800a910:	f300 8099 	bgt.w	800aa46 <__kernel_rem_pio2+0x2e6>
 800a914:	f1ba 0f00 	cmp.w	sl, #0
 800a918:	dd07      	ble.n	800a92a <__kernel_rem_pio2+0x1ca>
 800a91a:	f1ba 0f01 	cmp.w	sl, #1
 800a91e:	f000 80a5 	beq.w	800aa6c <__kernel_rem_pio2+0x30c>
 800a922:	f1ba 0f02 	cmp.w	sl, #2
 800a926:	f000 80c1 	beq.w	800aaac <__kernel_rem_pio2+0x34c>
 800a92a:	9b02      	ldr	r3, [sp, #8]
 800a92c:	2b02      	cmp	r3, #2
 800a92e:	d14e      	bne.n	800a9ce <__kernel_rem_pio2+0x26e>
 800a930:	4632      	mov	r2, r6
 800a932:	463b      	mov	r3, r7
 800a934:	4958      	ldr	r1, [pc, #352]	; (800aa98 <__kernel_rem_pio2+0x338>)
 800a936:	2000      	movs	r0, #0
 800a938:	f7f5 fc4e 	bl	80001d8 <__aeabi_dsub>
 800a93c:	4606      	mov	r6, r0
 800a93e:	460f      	mov	r7, r1
 800a940:	2d00      	cmp	r5, #0
 800a942:	d044      	beq.n	800a9ce <__kernel_rem_pio2+0x26e>
 800a944:	4650      	mov	r0, sl
 800a946:	ed9f 0b50 	vldr	d0, [pc, #320]	; 800aa88 <__kernel_rem_pio2+0x328>
 800a94a:	f000 fb91 	bl	800b070 <scalbn>
 800a94e:	4630      	mov	r0, r6
 800a950:	4639      	mov	r1, r7
 800a952:	ec53 2b10 	vmov	r2, r3, d0
 800a956:	f7f5 fc3f 	bl	80001d8 <__aeabi_dsub>
 800a95a:	4606      	mov	r6, r0
 800a95c:	460f      	mov	r7, r1
 800a95e:	e036      	b.n	800a9ce <__kernel_rem_pio2+0x26e>
 800a960:	4b4e      	ldr	r3, [pc, #312]	; (800aa9c <__kernel_rem_pio2+0x33c>)
 800a962:	2200      	movs	r2, #0
 800a964:	4630      	mov	r0, r6
 800a966:	4639      	mov	r1, r7
 800a968:	f7f5 fdee 	bl	8000548 <__aeabi_dmul>
 800a96c:	f7f6 f886 	bl	8000a7c <__aeabi_d2iz>
 800a970:	f7f5 fd80 	bl	8000474 <__aeabi_i2d>
 800a974:	4b4a      	ldr	r3, [pc, #296]	; (800aaa0 <__kernel_rem_pio2+0x340>)
 800a976:	2200      	movs	r2, #0
 800a978:	4680      	mov	r8, r0
 800a97a:	4689      	mov	r9, r1
 800a97c:	f7f5 fde4 	bl	8000548 <__aeabi_dmul>
 800a980:	4602      	mov	r2, r0
 800a982:	460b      	mov	r3, r1
 800a984:	4630      	mov	r0, r6
 800a986:	4639      	mov	r1, r7
 800a988:	f7f5 fc26 	bl	80001d8 <__aeabi_dsub>
 800a98c:	f7f6 f876 	bl	8000a7c <__aeabi_d2iz>
 800a990:	9b02      	ldr	r3, [sp, #8]
 800a992:	f843 0b04 	str.w	r0, [r3], #4
 800a996:	3d01      	subs	r5, #1
 800a998:	9302      	str	r3, [sp, #8]
 800a99a:	ab70      	add	r3, sp, #448	; 0x1c0
 800a99c:	eb03 03c5 	add.w	r3, r3, r5, lsl #3
 800a9a0:	e9d3 2300 	ldrd	r2, r3, [r3]
 800a9a4:	4640      	mov	r0, r8
 800a9a6:	4649      	mov	r1, r9
 800a9a8:	f7f5 fc18 	bl	80001dc <__adddf3>
 800a9ac:	4606      	mov	r6, r0
 800a9ae:	460f      	mov	r7, r1
 800a9b0:	e75b      	b.n	800a86a <__kernel_rem_pio2+0x10a>
 800a9b2:	d105      	bne.n	800a9c0 <__kernel_rem_pio2+0x260>
 800a9b4:	1e63      	subs	r3, r4, #1
 800a9b6:	aa0c      	add	r2, sp, #48	; 0x30
 800a9b8:	f852 0023 	ldr.w	r0, [r2, r3, lsl #2]
 800a9bc:	15c3      	asrs	r3, r0, #23
 800a9be:	e79b      	b.n	800a8f8 <__kernel_rem_pio2+0x198>
 800a9c0:	4b38      	ldr	r3, [pc, #224]	; (800aaa4 <__kernel_rem_pio2+0x344>)
 800a9c2:	2200      	movs	r2, #0
 800a9c4:	f7f6 f846 	bl	8000a54 <__aeabi_dcmpge>
 800a9c8:	2800      	cmp	r0, #0
 800a9ca:	d139      	bne.n	800aa40 <__kernel_rem_pio2+0x2e0>
 800a9cc:	9002      	str	r0, [sp, #8]
 800a9ce:	2200      	movs	r2, #0
 800a9d0:	2300      	movs	r3, #0
 800a9d2:	4630      	mov	r0, r6
 800a9d4:	4639      	mov	r1, r7
 800a9d6:	f7f6 f81f 	bl	8000a18 <__aeabi_dcmpeq>
 800a9da:	2800      	cmp	r0, #0
 800a9dc:	f000 80b4 	beq.w	800ab48 <__kernel_rem_pio2+0x3e8>
 800a9e0:	f104 3bff 	add.w	fp, r4, #4294967295	; 0xffffffff
 800a9e4:	465b      	mov	r3, fp
 800a9e6:	2200      	movs	r2, #0
 800a9e8:	9904      	ldr	r1, [sp, #16]
 800a9ea:	428b      	cmp	r3, r1
 800a9ec:	da65      	bge.n	800aaba <__kernel_rem_pio2+0x35a>
 800a9ee:	2a00      	cmp	r2, #0
 800a9f0:	d07b      	beq.n	800aaea <__kernel_rem_pio2+0x38a>
 800a9f2:	ab0c      	add	r3, sp, #48	; 0x30
 800a9f4:	f1aa 0a18 	sub.w	sl, sl, #24
 800a9f8:	f853 302b 	ldr.w	r3, [r3, fp, lsl #2]
 800a9fc:	2b00      	cmp	r3, #0
 800a9fe:	f000 80a0 	beq.w	800ab42 <__kernel_rem_pio2+0x3e2>
 800aa02:	ed9f 0b21 	vldr	d0, [pc, #132]	; 800aa88 <__kernel_rem_pio2+0x328>
 800aa06:	4650      	mov	r0, sl
 800aa08:	f000 fb32 	bl	800b070 <scalbn>
 800aa0c:	4f23      	ldr	r7, [pc, #140]	; (800aa9c <__kernel_rem_pio2+0x33c>)
 800aa0e:	ec55 4b10 	vmov	r4, r5, d0
 800aa12:	46d8      	mov	r8, fp
 800aa14:	2600      	movs	r6, #0
 800aa16:	f1b8 0f00 	cmp.w	r8, #0
 800aa1a:	f280 80cf 	bge.w	800abbc <__kernel_rem_pio2+0x45c>
 800aa1e:	ed9f 8b18 	vldr	d8, [pc, #96]	; 800aa80 <__kernel_rem_pio2+0x320>
 800aa22:	465f      	mov	r7, fp
 800aa24:	f04f 0800 	mov.w	r8, #0
 800aa28:	2f00      	cmp	r7, #0
 800aa2a:	f2c0 80fd 	blt.w	800ac28 <__kernel_rem_pio2+0x4c8>
 800aa2e:	ab70      	add	r3, sp, #448	; 0x1c0
 800aa30:	f8df a074 	ldr.w	sl, [pc, #116]	; 800aaa8 <__kernel_rem_pio2+0x348>
 800aa34:	ec55 4b18 	vmov	r4, r5, d8
 800aa38:	eb03 09c7 	add.w	r9, r3, r7, lsl #3
 800aa3c:	2600      	movs	r6, #0
 800aa3e:	e0e5      	b.n	800ac0c <__kernel_rem_pio2+0x4ac>
 800aa40:	2302      	movs	r3, #2
 800aa42:	9302      	str	r3, [sp, #8]
 800aa44:	e75c      	b.n	800a900 <__kernel_rem_pio2+0x1a0>
 800aa46:	f8db 3000 	ldr.w	r3, [fp]
 800aa4a:	b955      	cbnz	r5, 800aa62 <__kernel_rem_pio2+0x302>
 800aa4c:	b123      	cbz	r3, 800aa58 <__kernel_rem_pio2+0x2f8>
 800aa4e:	f1c3 7380 	rsb	r3, r3, #16777216	; 0x1000000
 800aa52:	f8cb 3000 	str.w	r3, [fp]
 800aa56:	2301      	movs	r3, #1
 800aa58:	3201      	adds	r2, #1
 800aa5a:	f10b 0b04 	add.w	fp, fp, #4
 800aa5e:	461d      	mov	r5, r3
 800aa60:	e755      	b.n	800a90e <__kernel_rem_pio2+0x1ae>
 800aa62:	1acb      	subs	r3, r1, r3
 800aa64:	f8cb 3000 	str.w	r3, [fp]
 800aa68:	462b      	mov	r3, r5
 800aa6a:	e7f5      	b.n	800aa58 <__kernel_rem_pio2+0x2f8>
 800aa6c:	1e62      	subs	r2, r4, #1
 800aa6e:	ab0c      	add	r3, sp, #48	; 0x30
 800aa70:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800aa74:	f3c3 0316 	ubfx	r3, r3, #0, #23
 800aa78:	a90c      	add	r1, sp, #48	; 0x30
 800aa7a:	f841 3022 	str.w	r3, [r1, r2, lsl #2]
 800aa7e:	e754      	b.n	800a92a <__kernel_rem_pio2+0x1ca>
	...
 800aa8c:	3ff00000 	.word	0x3ff00000
 800aa90:	0800b3b0 	.word	0x0800b3b0
 800aa94:	40200000 	.word	0x40200000
 800aa98:	3ff00000 	.word	0x3ff00000
 800aa9c:	3e700000 	.word	0x3e700000
 800aaa0:	41700000 	.word	0x41700000
 800aaa4:	3fe00000 	.word	0x3fe00000
 800aaa8:	0800b370 	.word	0x0800b370
 800aaac:	1e62      	subs	r2, r4, #1
 800aaae:	ab0c      	add	r3, sp, #48	; 0x30
 800aab0:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800aab4:	f3c3 0315 	ubfx	r3, r3, #0, #22
 800aab8:	e7de      	b.n	800aa78 <__kernel_rem_pio2+0x318>
 800aaba:	a90c      	add	r1, sp, #48	; 0x30
 800aabc:	f851 1023 	ldr.w	r1, [r1, r3, lsl #2]
 800aac0:	3b01      	subs	r3, #1
 800aac2:	430a      	orrs	r2, r1
 800aac4:	e790      	b.n	800a9e8 <__kernel_rem_pio2+0x288>
 800aac6:	3301      	adds	r3, #1
 800aac8:	f852 1d04 	ldr.w	r1, [r2, #-4]!
 800aacc:	2900      	cmp	r1, #0
 800aace:	d0fa      	beq.n	800aac6 <__kernel_rem_pio2+0x366>
 800aad0:	9a08      	ldr	r2, [sp, #32]
 800aad2:	18e3      	adds	r3, r4, r3
 800aad4:	18a6      	adds	r6, r4, r2
 800aad6:	aa20      	add	r2, sp, #128	; 0x80
 800aad8:	1c65      	adds	r5, r4, #1
 800aada:	eb02 06c6 	add.w	r6, r2, r6, lsl #3
 800aade:	9302      	str	r3, [sp, #8]
 800aae0:	9b02      	ldr	r3, [sp, #8]
 800aae2:	42ab      	cmp	r3, r5
 800aae4:	da04      	bge.n	800aaf0 <__kernel_rem_pio2+0x390>
 800aae6:	461c      	mov	r4, r3
 800aae8:	e6b5      	b.n	800a856 <__kernel_rem_pio2+0xf6>
 800aaea:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
 800aaec:	2301      	movs	r3, #1
 800aaee:	e7eb      	b.n	800aac8 <__kernel_rem_pio2+0x368>
 800aaf0:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800aaf2:	f853 0025 	ldr.w	r0, [r3, r5, lsl #2]
 800aaf6:	f7f5 fcbd 	bl	8000474 <__aeabi_i2d>
 800aafa:	e8e6 0102 	strd	r0, r1, [r6], #8
 800aafe:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800ab00:	46b3      	mov	fp, r6
 800ab02:	461c      	mov	r4, r3
 800ab04:	2700      	movs	r7, #0
 800ab06:	f04f 0800 	mov.w	r8, #0
 800ab0a:	f04f 0900 	mov.w	r9, #0
 800ab0e:	9b06      	ldr	r3, [sp, #24]
 800ab10:	429f      	cmp	r7, r3
 800ab12:	dd06      	ble.n	800ab22 <__kernel_rem_pio2+0x3c2>
 800ab14:	ab70      	add	r3, sp, #448	; 0x1c0
 800ab16:	eb03 03c5 	add.w	r3, r3, r5, lsl #3
 800ab1a:	e9c3 8900 	strd	r8, r9, [r3]
 800ab1e:	3501      	adds	r5, #1
 800ab20:	e7de      	b.n	800aae0 <__kernel_rem_pio2+0x380>
 800ab22:	e97b 2302 	ldrd	r2, r3, [fp, #-8]!
 800ab26:	e8f4 0102 	ldrd	r0, r1, [r4], #8
 800ab2a:	f7f5 fd0d 	bl	8000548 <__aeabi_dmul>
 800ab2e:	4602      	mov	r2, r0
 800ab30:	460b      	mov	r3, r1
 800ab32:	4640      	mov	r0, r8
 800ab34:	4649      	mov	r1, r9
 800ab36:	f7f5 fb51 	bl	80001dc <__adddf3>
 800ab3a:	3701      	adds	r7, #1
 800ab3c:	4680      	mov	r8, r0
 800ab3e:	4689      	mov	r9, r1
 800ab40:	e7e5      	b.n	800ab0e <__kernel_rem_pio2+0x3ae>
 800ab42:	f10b 3bff 	add.w	fp, fp, #4294967295	; 0xffffffff
 800ab46:	e754      	b.n	800a9f2 <__kernel_rem_pio2+0x292>
 800ab48:	ec47 6b10 	vmov	d0, r6, r7
 800ab4c:	f1ca 0000 	rsb	r0, sl, #0
 800ab50:	f000 fa8e 	bl	800b070 <scalbn>
 800ab54:	ec57 6b10 	vmov	r6, r7, d0
 800ab58:	4b9f      	ldr	r3, [pc, #636]	; (800add8 <__kernel_rem_pio2+0x678>)
 800ab5a:	ee10 0a10 	vmov	r0, s0
 800ab5e:	2200      	movs	r2, #0
 800ab60:	4639      	mov	r1, r7
 800ab62:	f7f5 ff77 	bl	8000a54 <__aeabi_dcmpge>
 800ab66:	b300      	cbz	r0, 800abaa <__kernel_rem_pio2+0x44a>
 800ab68:	4b9c      	ldr	r3, [pc, #624]	; (800addc <__kernel_rem_pio2+0x67c>)
 800ab6a:	2200      	movs	r2, #0
 800ab6c:	4630      	mov	r0, r6
 800ab6e:	4639      	mov	r1, r7
 800ab70:	f7f5 fcea 	bl	8000548 <__aeabi_dmul>
 800ab74:	f7f5 ff82 	bl	8000a7c <__aeabi_d2iz>
 800ab78:	4605      	mov	r5, r0
 800ab7a:	f7f5 fc7b 	bl	8000474 <__aeabi_i2d>
 800ab7e:	4b96      	ldr	r3, [pc, #600]	; (800add8 <__kernel_rem_pio2+0x678>)
 800ab80:	2200      	movs	r2, #0
 800ab82:	f7f5 fce1 	bl	8000548 <__aeabi_dmul>
 800ab86:	460b      	mov	r3, r1
 800ab88:	4602      	mov	r2, r0
 800ab8a:	4639      	mov	r1, r7
 800ab8c:	4630      	mov	r0, r6
 800ab8e:	f7f5 fb23 	bl	80001d8 <__aeabi_dsub>
 800ab92:	f7f5 ff73 	bl	8000a7c <__aeabi_d2iz>
 800ab96:	f104 0b01 	add.w	fp, r4, #1
 800ab9a:	ab0c      	add	r3, sp, #48	; 0x30
 800ab9c:	f10a 0a18 	add.w	sl, sl, #24
 800aba0:	f843 0024 	str.w	r0, [r3, r4, lsl #2]
 800aba4:	f843 502b 	str.w	r5, [r3, fp, lsl #2]
 800aba8:	e72b      	b.n	800aa02 <__kernel_rem_pio2+0x2a2>
 800abaa:	4630      	mov	r0, r6
 800abac:	4639      	mov	r1, r7
 800abae:	f7f5 ff65 	bl	8000a7c <__aeabi_d2iz>
 800abb2:	ab0c      	add	r3, sp, #48	; 0x30
 800abb4:	46a3      	mov	fp, r4
 800abb6:	f843 0024 	str.w	r0, [r3, r4, lsl #2]
 800abba:	e722      	b.n	800aa02 <__kernel_rem_pio2+0x2a2>
 800abbc:	ab70      	add	r3, sp, #448	; 0x1c0
 800abbe:	eb03 09c8 	add.w	r9, r3, r8, lsl #3
 800abc2:	ab0c      	add	r3, sp, #48	; 0x30
 800abc4:	f853 0028 	ldr.w	r0, [r3, r8, lsl #2]
 800abc8:	f7f5 fc54 	bl	8000474 <__aeabi_i2d>
 800abcc:	4622      	mov	r2, r4
 800abce:	462b      	mov	r3, r5
 800abd0:	f7f5 fcba 	bl	8000548 <__aeabi_dmul>
 800abd4:	4632      	mov	r2, r6
 800abd6:	e9c9 0100 	strd	r0, r1, [r9]
 800abda:	463b      	mov	r3, r7
 800abdc:	4620      	mov	r0, r4
 800abde:	4629      	mov	r1, r5
 800abe0:	f7f5 fcb2 	bl	8000548 <__aeabi_dmul>
 800abe4:	f108 38ff 	add.w	r8, r8, #4294967295	; 0xffffffff
 800abe8:	4604      	mov	r4, r0
 800abea:	460d      	mov	r5, r1
 800abec:	e713      	b.n	800aa16 <__kernel_rem_pio2+0x2b6>
 800abee:	e8f9 2302 	ldrd	r2, r3, [r9], #8
 800abf2:	e8fa 0102 	ldrd	r0, r1, [sl], #8
 800abf6:	f7f5 fca7 	bl	8000548 <__aeabi_dmul>
 800abfa:	4602      	mov	r2, r0
 800abfc:	460b      	mov	r3, r1
 800abfe:	4620      	mov	r0, r4
 800ac00:	4629      	mov	r1, r5
 800ac02:	f7f5 faeb 	bl	80001dc <__adddf3>
 800ac06:	3601      	adds	r6, #1
 800ac08:	4604      	mov	r4, r0
 800ac0a:	460d      	mov	r5, r1
 800ac0c:	9b04      	ldr	r3, [sp, #16]
 800ac0e:	429e      	cmp	r6, r3
 800ac10:	dc01      	bgt.n	800ac16 <__kernel_rem_pio2+0x4b6>
 800ac12:	45b0      	cmp	r8, r6
 800ac14:	daeb      	bge.n	800abee <__kernel_rem_pio2+0x48e>
 800ac16:	ab48      	add	r3, sp, #288	; 0x120
 800ac18:	eb03 03c8 	add.w	r3, r3, r8, lsl #3
 800ac1c:	e9c3 4500 	strd	r4, r5, [r3]
 800ac20:	3f01      	subs	r7, #1
 800ac22:	f108 0801 	add.w	r8, r8, #1
 800ac26:	e6ff      	b.n	800aa28 <__kernel_rem_pio2+0x2c8>
 800ac28:	9ba4      	ldr	r3, [sp, #656]	; 0x290
 800ac2a:	2b02      	cmp	r3, #2
 800ac2c:	dc0b      	bgt.n	800ac46 <__kernel_rem_pio2+0x4e6>
 800ac2e:	2b00      	cmp	r3, #0
 800ac30:	dc6e      	bgt.n	800ad10 <__kernel_rem_pio2+0x5b0>
 800ac32:	d045      	beq.n	800acc0 <__kernel_rem_pio2+0x560>
 800ac34:	9b07      	ldr	r3, [sp, #28]
 800ac36:	f003 0007 	and.w	r0, r3, #7
 800ac3a:	f50d 7d19 	add.w	sp, sp, #612	; 0x264
 800ac3e:	ecbd 8b02 	vpop	{d8}
 800ac42:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800ac46:	9ba4      	ldr	r3, [sp, #656]	; 0x290
 800ac48:	2b03      	cmp	r3, #3
 800ac4a:	d1f3      	bne.n	800ac34 <__kernel_rem_pio2+0x4d4>
 800ac4c:	ab48      	add	r3, sp, #288	; 0x120
 800ac4e:	eb03 0acb 	add.w	sl, r3, fp, lsl #3
 800ac52:	46d0      	mov	r8, sl
 800ac54:	46d9      	mov	r9, fp
 800ac56:	f1b9 0f00 	cmp.w	r9, #0
 800ac5a:	f1a8 0808 	sub.w	r8, r8, #8
 800ac5e:	dc64      	bgt.n	800ad2a <__kernel_rem_pio2+0x5ca>
 800ac60:	465c      	mov	r4, fp
 800ac62:	2c01      	cmp	r4, #1
 800ac64:	f1aa 0a08 	sub.w	sl, sl, #8
 800ac68:	dc7e      	bgt.n	800ad68 <__kernel_rem_pio2+0x608>
 800ac6a:	2000      	movs	r0, #0
 800ac6c:	2100      	movs	r1, #0
 800ac6e:	f1bb 0f01 	cmp.w	fp, #1
 800ac72:	f300 8097 	bgt.w	800ada4 <__kernel_rem_pio2+0x644>
 800ac76:	9b02      	ldr	r3, [sp, #8]
 800ac78:	e9dd 5648 	ldrd	r5, r6, [sp, #288]	; 0x120
 800ac7c:	e9dd 784a 	ldrd	r7, r8, [sp, #296]	; 0x128
 800ac80:	2b00      	cmp	r3, #0
 800ac82:	f040 8099 	bne.w	800adb8 <__kernel_rem_pio2+0x658>
 800ac86:	9b01      	ldr	r3, [sp, #4]
 800ac88:	e9c3 5600 	strd	r5, r6, [r3]
 800ac8c:	e9c3 7802 	strd	r7, r8, [r3, #8]
 800ac90:	e9c3 0104 	strd	r0, r1, [r3, #16]
 800ac94:	e7ce      	b.n	800ac34 <__kernel_rem_pio2+0x4d4>
 800ac96:	ab48      	add	r3, sp, #288	; 0x120
 800ac98:	eb03 03cb 	add.w	r3, r3, fp, lsl #3
 800ac9c:	e9d3 2300 	ldrd	r2, r3, [r3]
 800aca0:	f7f5 fa9c 	bl	80001dc <__adddf3>
 800aca4:	f10b 3bff 	add.w	fp, fp, #4294967295	; 0xffffffff
 800aca8:	f1bb 0f00 	cmp.w	fp, #0
 800acac:	daf3      	bge.n	800ac96 <__kernel_rem_pio2+0x536>
 800acae:	9b02      	ldr	r3, [sp, #8]
 800acb0:	b113      	cbz	r3, 800acb8 <__kernel_rem_pio2+0x558>
 800acb2:	f101 4300 	add.w	r3, r1, #2147483648	; 0x80000000
 800acb6:	4619      	mov	r1, r3
 800acb8:	9b01      	ldr	r3, [sp, #4]
 800acba:	e9c3 0100 	strd	r0, r1, [r3]
 800acbe:	e7b9      	b.n	800ac34 <__kernel_rem_pio2+0x4d4>
 800acc0:	2000      	movs	r0, #0
 800acc2:	2100      	movs	r1, #0
 800acc4:	e7f0      	b.n	800aca8 <__kernel_rem_pio2+0x548>
 800acc6:	ab48      	add	r3, sp, #288	; 0x120
 800acc8:	eb03 03c4 	add.w	r3, r3, r4, lsl #3
 800accc:	e9d3 2300 	ldrd	r2, r3, [r3]
 800acd0:	f7f5 fa84 	bl	80001dc <__adddf3>
 800acd4:	3c01      	subs	r4, #1
 800acd6:	2c00      	cmp	r4, #0
 800acd8:	daf5      	bge.n	800acc6 <__kernel_rem_pio2+0x566>
 800acda:	9b02      	ldr	r3, [sp, #8]
 800acdc:	b1e3      	cbz	r3, 800ad18 <__kernel_rem_pio2+0x5b8>
 800acde:	4602      	mov	r2, r0
 800ace0:	f101 4300 	add.w	r3, r1, #2147483648	; 0x80000000
 800ace4:	9c01      	ldr	r4, [sp, #4]
 800ace6:	e9c4 2300 	strd	r2, r3, [r4]
 800acea:	4602      	mov	r2, r0
 800acec:	460b      	mov	r3, r1
 800acee:	e9dd 0148 	ldrd	r0, r1, [sp, #288]	; 0x120
 800acf2:	f7f5 fa71 	bl	80001d8 <__aeabi_dsub>
 800acf6:	ad4a      	add	r5, sp, #296	; 0x128
 800acf8:	2401      	movs	r4, #1
 800acfa:	45a3      	cmp	fp, r4
 800acfc:	da0f      	bge.n	800ad1e <__kernel_rem_pio2+0x5be>
 800acfe:	9b02      	ldr	r3, [sp, #8]
 800ad00:	b113      	cbz	r3, 800ad08 <__kernel_rem_pio2+0x5a8>
 800ad02:	f101 4300 	add.w	r3, r1, #2147483648	; 0x80000000
 800ad06:	4619      	mov	r1, r3
 800ad08:	9b01      	ldr	r3, [sp, #4]
 800ad0a:	e9c3 0102 	strd	r0, r1, [r3, #8]
 800ad0e:	e791      	b.n	800ac34 <__kernel_rem_pio2+0x4d4>
 800ad10:	465c      	mov	r4, fp
 800ad12:	2000      	movs	r0, #0
 800ad14:	2100      	movs	r1, #0
 800ad16:	e7de      	b.n	800acd6 <__kernel_rem_pio2+0x576>
 800ad18:	4602      	mov	r2, r0
 800ad1a:	460b      	mov	r3, r1
 800ad1c:	e7e2      	b.n	800ace4 <__kernel_rem_pio2+0x584>
 800ad1e:	e8f5 2302 	ldrd	r2, r3, [r5], #8
 800ad22:	f7f5 fa5b 	bl	80001dc <__adddf3>
 800ad26:	3401      	adds	r4, #1
 800ad28:	e7e7      	b.n	800acfa <__kernel_rem_pio2+0x59a>
 800ad2a:	e9d8 4500 	ldrd	r4, r5, [r8]
 800ad2e:	e9d8 6702 	ldrd	r6, r7, [r8, #8]
 800ad32:	4620      	mov	r0, r4
 800ad34:	4632      	mov	r2, r6
 800ad36:	463b      	mov	r3, r7
 800ad38:	4629      	mov	r1, r5
 800ad3a:	f7f5 fa4f 	bl	80001dc <__adddf3>
 800ad3e:	e9cd 0104 	strd	r0, r1, [sp, #16]
 800ad42:	4602      	mov	r2, r0
 800ad44:	460b      	mov	r3, r1
 800ad46:	4620      	mov	r0, r4
 800ad48:	4629      	mov	r1, r5
 800ad4a:	f7f5 fa45 	bl	80001d8 <__aeabi_dsub>
 800ad4e:	4632      	mov	r2, r6
 800ad50:	463b      	mov	r3, r7
 800ad52:	f7f5 fa43 	bl	80001dc <__adddf3>
 800ad56:	ed9d 7b04 	vldr	d7, [sp, #16]
 800ad5a:	e9c8 0102 	strd	r0, r1, [r8, #8]
 800ad5e:	ed88 7b00 	vstr	d7, [r8]
 800ad62:	f109 39ff 	add.w	r9, r9, #4294967295	; 0xffffffff
 800ad66:	e776      	b.n	800ac56 <__kernel_rem_pio2+0x4f6>
 800ad68:	e9da 8900 	ldrd	r8, r9, [sl]
 800ad6c:	e9da 6702 	ldrd	r6, r7, [sl, #8]
 800ad70:	4640      	mov	r0, r8
 800ad72:	4632      	mov	r2, r6
 800ad74:	463b      	mov	r3, r7
 800ad76:	4649      	mov	r1, r9
 800ad78:	f7f5 fa30 	bl	80001dc <__adddf3>
 800ad7c:	e9cd 0104 	strd	r0, r1, [sp, #16]
 800ad80:	4602      	mov	r2, r0
 800ad82:	460b      	mov	r3, r1
 800ad84:	4640      	mov	r0, r8
 800ad86:	4649      	mov	r1, r9
 800ad88:	f7f5 fa26 	bl	80001d8 <__aeabi_dsub>
 800ad8c:	4632      	mov	r2, r6
 800ad8e:	463b      	mov	r3, r7
 800ad90:	f7f5 fa24 	bl	80001dc <__adddf3>
 800ad94:	ed9d 7b04 	vldr	d7, [sp, #16]
 800ad98:	e9ca 0102 	strd	r0, r1, [sl, #8]
 800ad9c:	ed8a 7b00 	vstr	d7, [sl]
 800ada0:	3c01      	subs	r4, #1
 800ada2:	e75e      	b.n	800ac62 <__kernel_rem_pio2+0x502>
 800ada4:	ab48      	add	r3, sp, #288	; 0x120
 800ada6:	eb03 03cb 	add.w	r3, r3, fp, lsl #3
 800adaa:	e9d3 2300 	ldrd	r2, r3, [r3]
 800adae:	f7f5 fa15 	bl	80001dc <__adddf3>
 800adb2:	f10b 3bff 	add.w	fp, fp, #4294967295	; 0xffffffff
 800adb6:	e75a      	b.n	800ac6e <__kernel_rem_pio2+0x50e>
 800adb8:	9b01      	ldr	r3, [sp, #4]
 800adba:	9a01      	ldr	r2, [sp, #4]
 800adbc:	601d      	str	r5, [r3, #0]
 800adbe:	f106 4400 	add.w	r4, r6, #2147483648	; 0x80000000
 800adc2:	605c      	str	r4, [r3, #4]
 800adc4:	609f      	str	r7, [r3, #8]
 800adc6:	f108 4300 	add.w	r3, r8, #2147483648	; 0x80000000
 800adca:	60d3      	str	r3, [r2, #12]
 800adcc:	f101 4300 	add.w	r3, r1, #2147483648	; 0x80000000
 800add0:	6110      	str	r0, [r2, #16]
 800add2:	6153      	str	r3, [r2, #20]
 800add4:	e72e      	b.n	800ac34 <__kernel_rem_pio2+0x4d4>
 800add6:	bf00      	nop
 800add8:	41700000 	.word	0x41700000
 800addc:	3e700000 	.word	0x3e700000

0800ade0 <__kernel_sin>:
 800ade0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800ade4:	ed2d 8b04 	vpush	{d8-d9}
 800ade8:	eeb0 8a41 	vmov.f32	s16, s2
 800adec:	eef0 8a61 	vmov.f32	s17, s3
 800adf0:	ec55 4b10 	vmov	r4, r5, d0
 800adf4:	b083      	sub	sp, #12
 800adf6:	f025 4300 	bic.w	r3, r5, #2147483648	; 0x80000000
 800adfa:	f1b3 5f79 	cmp.w	r3, #1044381696	; 0x3e400000
 800adfe:	9001      	str	r0, [sp, #4]
 800ae00:	da06      	bge.n	800ae10 <__kernel_sin+0x30>
 800ae02:	ee10 0a10 	vmov	r0, s0
 800ae06:	4629      	mov	r1, r5
 800ae08:	f7f5 fe38 	bl	8000a7c <__aeabi_d2iz>
 800ae0c:	2800      	cmp	r0, #0
 800ae0e:	d051      	beq.n	800aeb4 <__kernel_sin+0xd4>
 800ae10:	4622      	mov	r2, r4
 800ae12:	462b      	mov	r3, r5
 800ae14:	4620      	mov	r0, r4
 800ae16:	4629      	mov	r1, r5
 800ae18:	f7f5 fb96 	bl	8000548 <__aeabi_dmul>
 800ae1c:	4682      	mov	sl, r0
 800ae1e:	468b      	mov	fp, r1
 800ae20:	4602      	mov	r2, r0
 800ae22:	460b      	mov	r3, r1
 800ae24:	4620      	mov	r0, r4
 800ae26:	4629      	mov	r1, r5
 800ae28:	f7f5 fb8e 	bl	8000548 <__aeabi_dmul>
 800ae2c:	a341      	add	r3, pc, #260	; (adr r3, 800af34 <__kernel_sin+0x154>)
 800ae2e:	e9d3 2300 	ldrd	r2, r3, [r3]
 800ae32:	4680      	mov	r8, r0
 800ae34:	4689      	mov	r9, r1
 800ae36:	4650      	mov	r0, sl
 800ae38:	4659      	mov	r1, fp
 800ae3a:	f7f5 fb85 	bl	8000548 <__aeabi_dmul>
 800ae3e:	a33f      	add	r3, pc, #252	; (adr r3, 800af3c <__kernel_sin+0x15c>)
 800ae40:	e9d3 2300 	ldrd	r2, r3, [r3]
 800ae44:	f7f5 f9c8 	bl	80001d8 <__aeabi_dsub>
 800ae48:	4652      	mov	r2, sl
 800ae4a:	465b      	mov	r3, fp
 800ae4c:	f7f5 fb7c 	bl	8000548 <__aeabi_dmul>
 800ae50:	a33c      	add	r3, pc, #240	; (adr r3, 800af44 <__kernel_sin+0x164>)
 800ae52:	e9d3 2300 	ldrd	r2, r3, [r3]
 800ae56:	f7f5 f9c1 	bl	80001dc <__adddf3>
 800ae5a:	4652      	mov	r2, sl
 800ae5c:	465b      	mov	r3, fp
 800ae5e:	f7f5 fb73 	bl	8000548 <__aeabi_dmul>
 800ae62:	a33a      	add	r3, pc, #232	; (adr r3, 800af4c <__kernel_sin+0x16c>)
 800ae64:	e9d3 2300 	ldrd	r2, r3, [r3]
 800ae68:	f7f5 f9b6 	bl	80001d8 <__aeabi_dsub>
 800ae6c:	4652      	mov	r2, sl
 800ae6e:	465b      	mov	r3, fp
 800ae70:	f7f5 fb6a 	bl	8000548 <__aeabi_dmul>
 800ae74:	a337      	add	r3, pc, #220	; (adr r3, 800af54 <__kernel_sin+0x174>)
 800ae76:	e9d3 2300 	ldrd	r2, r3, [r3]
 800ae7a:	f7f5 f9af 	bl	80001dc <__adddf3>
 800ae7e:	9b01      	ldr	r3, [sp, #4]
 800ae80:	4606      	mov	r6, r0
 800ae82:	460f      	mov	r7, r1
 800ae84:	b9eb      	cbnz	r3, 800aec2 <__kernel_sin+0xe2>
 800ae86:	4602      	mov	r2, r0
 800ae88:	460b      	mov	r3, r1
 800ae8a:	4650      	mov	r0, sl
 800ae8c:	4659      	mov	r1, fp
 800ae8e:	f7f5 fb5b 	bl	8000548 <__aeabi_dmul>
 800ae92:	a325      	add	r3, pc, #148	; (adr r3, 800af28 <__kernel_sin+0x148>)
 800ae94:	e9d3 2300 	ldrd	r2, r3, [r3]
 800ae98:	f7f5 f99e 	bl	80001d8 <__aeabi_dsub>
 800ae9c:	4642      	mov	r2, r8
 800ae9e:	464b      	mov	r3, r9
 800aea0:	f7f5 fb52 	bl	8000548 <__aeabi_dmul>
 800aea4:	4602      	mov	r2, r0
 800aea6:	460b      	mov	r3, r1
 800aea8:	4620      	mov	r0, r4
 800aeaa:	4629      	mov	r1, r5
 800aeac:	f7f5 f996 	bl	80001dc <__adddf3>
 800aeb0:	4604      	mov	r4, r0
 800aeb2:	460d      	mov	r5, r1
 800aeb4:	ec45 4b10 	vmov	d0, r4, r5
 800aeb8:	b003      	add	sp, #12
 800aeba:	ecbd 8b04 	vpop	{d8-d9}
 800aebe:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800aec2:	4b1b      	ldr	r3, [pc, #108]	; (800af30 <__kernel_sin+0x150>)
 800aec4:	ec51 0b18 	vmov	r0, r1, d8
 800aec8:	2200      	movs	r2, #0
 800aeca:	f7f5 fb3d 	bl	8000548 <__aeabi_dmul>
 800aece:	4632      	mov	r2, r6
 800aed0:	ec41 0b19 	vmov	d9, r0, r1
 800aed4:	463b      	mov	r3, r7
 800aed6:	4640      	mov	r0, r8
 800aed8:	4649      	mov	r1, r9
 800aeda:	f7f5 fb35 	bl	8000548 <__aeabi_dmul>
 800aede:	4602      	mov	r2, r0
 800aee0:	460b      	mov	r3, r1
 800aee2:	ec51 0b19 	vmov	r0, r1, d9
 800aee6:	f7f5 f977 	bl	80001d8 <__aeabi_dsub>
 800aeea:	4652      	mov	r2, sl
 800aeec:	465b      	mov	r3, fp
 800aeee:	f7f5 fb2b 	bl	8000548 <__aeabi_dmul>
 800aef2:	ec53 2b18 	vmov	r2, r3, d8
 800aef6:	f7f5 f96f 	bl	80001d8 <__aeabi_dsub>
 800aefa:	a30b      	add	r3, pc, #44	; (adr r3, 800af28 <__kernel_sin+0x148>)
 800aefc:	e9d3 2300 	ldrd	r2, r3, [r3]
 800af00:	4606      	mov	r6, r0
 800af02:	460f      	mov	r7, r1
 800af04:	4640      	mov	r0, r8
 800af06:	4649      	mov	r1, r9
 800af08:	f7f5 fb1e 	bl	8000548 <__aeabi_dmul>
 800af0c:	4602      	mov	r2, r0
 800af0e:	460b      	mov	r3, r1
 800af10:	4630      	mov	r0, r6
 800af12:	4639      	mov	r1, r7
 800af14:	f7f5 f962 	bl	80001dc <__adddf3>
 800af18:	4602      	mov	r2, r0
 800af1a:	460b      	mov	r3, r1
 800af1c:	4620      	mov	r0, r4
 800af1e:	4629      	mov	r1, r5
 800af20:	f7f5 f95a 	bl	80001d8 <__aeabi_dsub>
 800af24:	e7c4      	b.n	800aeb0 <__kernel_sin+0xd0>
 800af26:	bf00      	nop
 800af28:	55555549 	.word	0x55555549
 800af2c:	3fc55555 	.word	0x3fc55555
 800af30:	3fe00000 	.word	0x3fe00000
 800af34:	5acfd57c 	.word	0x5acfd57c
 800af38:	3de5d93a 	.word	0x3de5d93a
 800af3c:	8a2b9ceb 	.word	0x8a2b9ceb
 800af40:	3e5ae5e6 	.word	0x3e5ae5e6
 800af44:	57b1fe7d 	.word	0x57b1fe7d
 800af48:	3ec71de3 	.word	0x3ec71de3
 800af4c:	19c161d5 	.word	0x19c161d5
 800af50:	3f2a01a0 	.word	0x3f2a01a0
 800af54:	1110f8a6 	.word	0x1110f8a6
 800af58:	3f811111 	.word	0x3f811111

0800af5c <fabs>:
 800af5c:	ec51 0b10 	vmov	r0, r1, d0
 800af60:	ee10 2a10 	vmov	r2, s0
 800af64:	f021 4300 	bic.w	r3, r1, #2147483648	; 0x80000000
 800af68:	ec43 2b10 	vmov	d0, r2, r3
 800af6c:	4770      	bx	lr
	...

0800af70 <floor>:
 800af70:	ec51 0b10 	vmov	r0, r1, d0
 800af74:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800af78:	f3c1 570a 	ubfx	r7, r1, #20, #11
 800af7c:	f2a7 36ff 	subw	r6, r7, #1023	; 0x3ff
 800af80:	2e13      	cmp	r6, #19
 800af82:	ee10 5a10 	vmov	r5, s0
 800af86:	ee10 8a10 	vmov	r8, s0
 800af8a:	460c      	mov	r4, r1
 800af8c:	dc32      	bgt.n	800aff4 <floor+0x84>
 800af8e:	2e00      	cmp	r6, #0
 800af90:	da14      	bge.n	800afbc <floor+0x4c>
 800af92:	a333      	add	r3, pc, #204	; (adr r3, 800b060 <floor+0xf0>)
 800af94:	e9d3 2300 	ldrd	r2, r3, [r3]
 800af98:	f7f5 f920 	bl	80001dc <__adddf3>
 800af9c:	2200      	movs	r2, #0
 800af9e:	2300      	movs	r3, #0
 800afa0:	f7f5 fd62 	bl	8000a68 <__aeabi_dcmpgt>
 800afa4:	b138      	cbz	r0, 800afb6 <floor+0x46>
 800afa6:	2c00      	cmp	r4, #0
 800afa8:	da57      	bge.n	800b05a <floor+0xea>
 800afaa:	f024 4300 	bic.w	r3, r4, #2147483648	; 0x80000000
 800afae:	431d      	orrs	r5, r3
 800afb0:	d001      	beq.n	800afb6 <floor+0x46>
 800afb2:	4c2d      	ldr	r4, [pc, #180]	; (800b068 <floor+0xf8>)
 800afb4:	2500      	movs	r5, #0
 800afb6:	4621      	mov	r1, r4
 800afb8:	4628      	mov	r0, r5
 800afba:	e025      	b.n	800b008 <floor+0x98>
 800afbc:	4f2b      	ldr	r7, [pc, #172]	; (800b06c <floor+0xfc>)
 800afbe:	4137      	asrs	r7, r6
 800afc0:	ea01 0307 	and.w	r3, r1, r7
 800afc4:	4303      	orrs	r3, r0
 800afc6:	d01f      	beq.n	800b008 <floor+0x98>
 800afc8:	a325      	add	r3, pc, #148	; (adr r3, 800b060 <floor+0xf0>)
 800afca:	e9d3 2300 	ldrd	r2, r3, [r3]
 800afce:	f7f5 f905 	bl	80001dc <__adddf3>
 800afd2:	2200      	movs	r2, #0
 800afd4:	2300      	movs	r3, #0
 800afd6:	f7f5 fd47 	bl	8000a68 <__aeabi_dcmpgt>
 800afda:	2800      	cmp	r0, #0
 800afdc:	d0eb      	beq.n	800afb6 <floor+0x46>
 800afde:	2c00      	cmp	r4, #0
 800afe0:	bfbe      	ittt	lt
 800afe2:	f44f 1380 	movlt.w	r3, #1048576	; 0x100000
 800afe6:	fa43 f606 	asrlt.w	r6, r3, r6
 800afea:	19a4      	addlt	r4, r4, r6
 800afec:	ea24 0407 	bic.w	r4, r4, r7
 800aff0:	2500      	movs	r5, #0
 800aff2:	e7e0      	b.n	800afb6 <floor+0x46>
 800aff4:	2e33      	cmp	r6, #51	; 0x33
 800aff6:	dd0b      	ble.n	800b010 <floor+0xa0>
 800aff8:	f5b6 6f80 	cmp.w	r6, #1024	; 0x400
 800affc:	d104      	bne.n	800b008 <floor+0x98>
 800affe:	ee10 2a10 	vmov	r2, s0
 800b002:	460b      	mov	r3, r1
 800b004:	f7f5 f8ea 	bl	80001dc <__adddf3>
 800b008:	ec41 0b10 	vmov	d0, r0, r1
 800b00c:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800b010:	f2a7 4713 	subw	r7, r7, #1043	; 0x413
 800b014:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 800b018:	fa23 f707 	lsr.w	r7, r3, r7
 800b01c:	4207      	tst	r7, r0
 800b01e:	d0f3      	beq.n	800b008 <floor+0x98>
 800b020:	a30f      	add	r3, pc, #60	; (adr r3, 800b060 <floor+0xf0>)
 800b022:	e9d3 2300 	ldrd	r2, r3, [r3]
 800b026:	f7f5 f8d9 	bl	80001dc <__adddf3>
 800b02a:	2200      	movs	r2, #0
 800b02c:	2300      	movs	r3, #0
 800b02e:	f7f5 fd1b 	bl	8000a68 <__aeabi_dcmpgt>
 800b032:	2800      	cmp	r0, #0
 800b034:	d0bf      	beq.n	800afb6 <floor+0x46>
 800b036:	2c00      	cmp	r4, #0
 800b038:	da02      	bge.n	800b040 <floor+0xd0>
 800b03a:	2e14      	cmp	r6, #20
 800b03c:	d103      	bne.n	800b046 <floor+0xd6>
 800b03e:	3401      	adds	r4, #1
 800b040:	ea25 0507 	bic.w	r5, r5, r7
 800b044:	e7b7      	b.n	800afb6 <floor+0x46>
 800b046:	2301      	movs	r3, #1
 800b048:	f1c6 0634 	rsb	r6, r6, #52	; 0x34
 800b04c:	fa03 f606 	lsl.w	r6, r3, r6
 800b050:	4435      	add	r5, r6
 800b052:	4545      	cmp	r5, r8
 800b054:	bf38      	it	cc
 800b056:	18e4      	addcc	r4, r4, r3
 800b058:	e7f2      	b.n	800b040 <floor+0xd0>
 800b05a:	2500      	movs	r5, #0
 800b05c:	462c      	mov	r4, r5
 800b05e:	e7aa      	b.n	800afb6 <floor+0x46>
 800b060:	8800759c 	.word	0x8800759c
 800b064:	7e37e43c 	.word	0x7e37e43c
 800b068:	bff00000 	.word	0xbff00000
 800b06c:	000fffff 	.word	0x000fffff

0800b070 <scalbn>:
 800b070:	b570      	push	{r4, r5, r6, lr}
 800b072:	ec55 4b10 	vmov	r4, r5, d0
 800b076:	f3c5 520a 	ubfx	r2, r5, #20, #11
 800b07a:	4606      	mov	r6, r0
 800b07c:	462b      	mov	r3, r5
 800b07e:	b99a      	cbnz	r2, 800b0a8 <scalbn+0x38>
 800b080:	f025 4300 	bic.w	r3, r5, #2147483648	; 0x80000000
 800b084:	4323      	orrs	r3, r4
 800b086:	d036      	beq.n	800b0f6 <scalbn+0x86>
 800b088:	4b39      	ldr	r3, [pc, #228]	; (800b170 <scalbn+0x100>)
 800b08a:	4629      	mov	r1, r5
 800b08c:	ee10 0a10 	vmov	r0, s0
 800b090:	2200      	movs	r2, #0
 800b092:	f7f5 fa59 	bl	8000548 <__aeabi_dmul>
 800b096:	4b37      	ldr	r3, [pc, #220]	; (800b174 <scalbn+0x104>)
 800b098:	429e      	cmp	r6, r3
 800b09a:	4604      	mov	r4, r0
 800b09c:	460d      	mov	r5, r1
 800b09e:	da10      	bge.n	800b0c2 <scalbn+0x52>
 800b0a0:	a32b      	add	r3, pc, #172	; (adr r3, 800b150 <scalbn+0xe0>)
 800b0a2:	e9d3 2300 	ldrd	r2, r3, [r3]
 800b0a6:	e03a      	b.n	800b11e <scalbn+0xae>
 800b0a8:	f240 71ff 	movw	r1, #2047	; 0x7ff
 800b0ac:	428a      	cmp	r2, r1
 800b0ae:	d10c      	bne.n	800b0ca <scalbn+0x5a>
 800b0b0:	ee10 2a10 	vmov	r2, s0
 800b0b4:	4620      	mov	r0, r4
 800b0b6:	4629      	mov	r1, r5
 800b0b8:	f7f5 f890 	bl	80001dc <__adddf3>
 800b0bc:	4604      	mov	r4, r0
 800b0be:	460d      	mov	r5, r1
 800b0c0:	e019      	b.n	800b0f6 <scalbn+0x86>
 800b0c2:	f3c1 520a 	ubfx	r2, r1, #20, #11
 800b0c6:	460b      	mov	r3, r1
 800b0c8:	3a36      	subs	r2, #54	; 0x36
 800b0ca:	4432      	add	r2, r6
 800b0cc:	f240 71fe 	movw	r1, #2046	; 0x7fe
 800b0d0:	428a      	cmp	r2, r1
 800b0d2:	dd08      	ble.n	800b0e6 <scalbn+0x76>
 800b0d4:	2d00      	cmp	r5, #0
 800b0d6:	a120      	add	r1, pc, #128	; (adr r1, 800b158 <scalbn+0xe8>)
 800b0d8:	e9d1 0100 	ldrd	r0, r1, [r1]
 800b0dc:	da1c      	bge.n	800b118 <scalbn+0xa8>
 800b0de:	a120      	add	r1, pc, #128	; (adr r1, 800b160 <scalbn+0xf0>)
 800b0e0:	e9d1 0100 	ldrd	r0, r1, [r1]
 800b0e4:	e018      	b.n	800b118 <scalbn+0xa8>
 800b0e6:	2a00      	cmp	r2, #0
 800b0e8:	dd08      	ble.n	800b0fc <scalbn+0x8c>
 800b0ea:	f023 43ff 	bic.w	r3, r3, #2139095040	; 0x7f800000
 800b0ee:	f423 03e0 	bic.w	r3, r3, #7340032	; 0x700000
 800b0f2:	ea43 5502 	orr.w	r5, r3, r2, lsl #20
 800b0f6:	ec45 4b10 	vmov	d0, r4, r5
 800b0fa:	bd70      	pop	{r4, r5, r6, pc}
 800b0fc:	f112 0f35 	cmn.w	r2, #53	; 0x35
 800b100:	da19      	bge.n	800b136 <scalbn+0xc6>
 800b102:	f24c 3350 	movw	r3, #50000	; 0xc350
 800b106:	429e      	cmp	r6, r3
 800b108:	f005 4300 	and.w	r3, r5, #2147483648	; 0x80000000
 800b10c:	dd0a      	ble.n	800b124 <scalbn+0xb4>
 800b10e:	a112      	add	r1, pc, #72	; (adr r1, 800b158 <scalbn+0xe8>)
 800b110:	e9d1 0100 	ldrd	r0, r1, [r1]
 800b114:	2b00      	cmp	r3, #0
 800b116:	d1e2      	bne.n	800b0de <scalbn+0x6e>
 800b118:	a30f      	add	r3, pc, #60	; (adr r3, 800b158 <scalbn+0xe8>)
 800b11a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800b11e:	f7f5 fa13 	bl	8000548 <__aeabi_dmul>
 800b122:	e7cb      	b.n	800b0bc <scalbn+0x4c>
 800b124:	a10a      	add	r1, pc, #40	; (adr r1, 800b150 <scalbn+0xe0>)
 800b126:	e9d1 0100 	ldrd	r0, r1, [r1]
 800b12a:	2b00      	cmp	r3, #0
 800b12c:	d0b8      	beq.n	800b0a0 <scalbn+0x30>
 800b12e:	a10e      	add	r1, pc, #56	; (adr r1, 800b168 <scalbn+0xf8>)
 800b130:	e9d1 0100 	ldrd	r0, r1, [r1]
 800b134:	e7b4      	b.n	800b0a0 <scalbn+0x30>
 800b136:	f023 43ff 	bic.w	r3, r3, #2139095040	; 0x7f800000
 800b13a:	3236      	adds	r2, #54	; 0x36
 800b13c:	f423 03e0 	bic.w	r3, r3, #7340032	; 0x700000
 800b140:	ea43 5102 	orr.w	r1, r3, r2, lsl #20
 800b144:	4620      	mov	r0, r4
 800b146:	4b0c      	ldr	r3, [pc, #48]	; (800b178 <scalbn+0x108>)
 800b148:	2200      	movs	r2, #0
 800b14a:	e7e8      	b.n	800b11e <scalbn+0xae>
 800b14c:	f3af 8000 	nop.w
 800b150:	c2f8f359 	.word	0xc2f8f359
 800b154:	01a56e1f 	.word	0x01a56e1f
 800b158:	8800759c 	.word	0x8800759c
 800b15c:	7e37e43c 	.word	0x7e37e43c
 800b160:	8800759c 	.word	0x8800759c
 800b164:	fe37e43c 	.word	0xfe37e43c
 800b168:	c2f8f359 	.word	0xc2f8f359
 800b16c:	81a56e1f 	.word	0x81a56e1f
 800b170:	43500000 	.word	0x43500000
 800b174:	ffff3cb0 	.word	0xffff3cb0
 800b178:	3c900000 	.word	0x3c900000

0800b17c <_init>:
 800b17c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800b17e:	bf00      	nop
 800b180:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800b182:	bc08      	pop	{r3}
 800b184:	469e      	mov	lr, r3
 800b186:	4770      	bx	lr

0800b188 <_fini>:
 800b188:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800b18a:	bf00      	nop
 800b18c:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800b18e:	bc08      	pop	{r3}
 800b190:	469e      	mov	lr, r3
 800b192:	4770      	bx	lr
