head	1.3;
access;
symbols
	binutils_latest_snapshot:1.2;
locks; strict;
comment	@# @;


1.3
date	2005.12.12.11.16.40;	author nathan;	state dead;
branches;
next	1.2;

1.2
date	2005.11.08.11.15.12;	author nathan;	state Exp;
branches;
next	1.1;

1.1
date	2005.07.05.13.08.08;	author aldyh;	state Exp;
branches;
next	;


desc
@@


1.3
log
@Rename ms1 files to mt files (part 1 -- renames only)
@
text
@#as: -nosched
#objdump: -dr
#name: allinsn

.*: +file format .*

Disassembly of section .text:

00000000 <add>:
   0:	00 00 00 00 	add R0,R0,R0

00000004 <addu>:
   4:	02 00 00 00 	addu R0,R0,R0

00000008 <addi>:
   8:	01 00 00 00 	addi R0,R0,#\$0

0000000c <addui>:
   c:	03 00 00 00 	addui R0,R0,#\$0

00000010 <sub>:
  10:	04 00 00 00 	sub R0,R0,R0

00000014 <subu>:
  14:	06 00 00 00 	subu R0,R0,R0

00000018 <subi>:
  18:	05 00 00 00 	subi R0,R0,#\$0

0000001c <subui>:
  1c:	07 00 00 00 	subui R0,R0,#\$0

00000020 <and>:
  20:	10 00 00 00 	and R0,R0,R0

00000024 <andi>:
  24:	11 00 00 00 	andi R0,R0,#\$0

00000028 <or>:
  28:	12 01 00 00 	or R0,R0,R1

0000002c <ori>:
  2c:	13 00 00 00 	ori R0,R0,#\$0

00000030 <xor>:
  30:	14 00 00 00 	xor R0,R0,R0

00000034 <xori>:
  34:	15 00 00 00 	xori R0,R0,#\$0

00000038 <nand>:
  38:	16 00 00 00 	nand R0,R0,R0

0000003c <nandi>:
  3c:	17 00 00 00 	nandi R0,R0,#\$0

00000040 <nor>:
  40:	18 00 00 00 	nor R0,R0,R0

00000044 <nori>:
  44:	19 00 00 00 	nori R0,R0,#\$0

00000048 <xnor>:
  48:	1a 00 00 00 	xnor R0,R0,R0

0000004c <xnori>:
  4c:	1b 00 00 00 	xnori R0,R0,#\$0

00000050 <ldui>:
  50:	1d 00 00 00 	ldui R0,#\$0

00000054 <lsl>:
  54:	20 00 00 00 	lsl R0,R0,R0

00000058 <lsli>:
  58:	21 00 00 00 	lsli R0,R0,#\$0

0000005c <lsr>:
  5c:	22 00 00 00 	lsr R0,R0,R0

00000060 <lsri>:
  60:	23 00 00 00 	lsri R0,R0,#\$0

00000064 <asr>:
  64:	24 00 00 00 	asr R0,R0,R0

00000068 <asri>:
  68:	25 00 00 00 	asri R0,R0,#\$0

0000006c <brlt>:
  6c:	31 00 00 00 	brlt R0,R0,6c <brlt>

00000070 <brle>:
  70:	33 00 00 00 	brle R0,R0,70 <brle>

00000074 <breq>:
  74:	35 00 00 00 	breq R0,R0,74 <breq>

00000078 <jmp>:
  78:	37 00 00 00 	jmp 78 <jmp>

0000007c <jal>:
  7c:	38 00 00 00 	jal R0,R0

00000080 <ei>:
  80:	60 00 00 00 	ei

00000084 <di>:
  84:	62 00 00 00 	di

00000088 <reti>:
  88:	66 00 00 00 	reti R0

0000008c <ldw>:
  8c:	41 00 00 00 	ldw R0,R0,#\$0

00000090 <stw>:
  90:	43 00 00 00 	stw R0,R0,#\$0

00000094 <si>:
  94:	64 00 00 00 	si R0

00000098 <brne>:
  98:	3b 00 00 00 	brne R0,R0,98 <brne>

0000009c <break>:
  9c:	68 00 00 00 	break

000000a0 <nop>:
  a0:	12 00 00 00 	nop
@


1.2
log
@bfd:
	Add ms2.
	* archures.c (bfd_mach_ms2): Define.
	* cpu-ms1.c (arch_info_struct): Add ms2 stanza.
	* elf32-ms1.c (elf32_ms1_machine): Add ms2 case.
	(ms1_elf_merge_private_bfd_data): Remove unused variables.  Add
	correct merging logic, with workaround.
	(ms1_elf_print_private_bfd_data): Add ms2 case.
	* reloc.c (BFD_RELOC_MS1_PCINSN8): Add ms2 specific reloc.
	* libbfd.h: Regenerated.
	* bfd-in2.h: Regenerated.

cpu:
	Add ms2
	* ms1.cpu (ms2, ms2bf): New architecture variant, cpu, machine and
	model.
	(f-uu8, f-uu1, f-imm16l, f-loopo, f-cb1sel, f-cb2sel, f-cb1incr,
	f-cb2incr, f-rc3): New fields.
	(LOOP): New instruction.
	(JAL-HAZARD): New hazard.
	(imm16o, loopsize, imm16l, rc3, cb1sel, cb2sel, cb1incr, cb2incr):
	New operands.
	(mul, muli, dbnz, iflush): Enable for ms2
	(jal, reti): Has JAL-HAZARD.
	(ldctxt, ldfb, stfb): Only ms1.
	(fbcb): Only ms1,ms1-003.
	(wfbinc, mefbinc, wfbincr, mwfbincr, fbcbincs, mfbcbincs,
	fbcbincrs, mfbcbincrs): Enable for ms2.
	(loop, loopu, dfbc, dwfb, fbwfb, dfbr): New ms2 insns.
	* ms1.opc (parse_loopsize): New.
	(parse_imm16): hi16/lo16 relocs are applicable to IMM16L.
	(print_pcrel): New.

gas:
	Add ms2.
	* config/tc-ms1.c (ms1_mach_bitmask): Initialize to MS1.
	(ms1_architectures): Add ms2.
	(md_parse_option): Add ms2.
	(md_show_usage): Add ms2.
	(md_assemble): Add JAL_HAZARD detection logic.
	(md_cgen_lookup_reloc): Add MS1_OPERAND_LOOPSIZE case.
	* doc/c-ms1.texi: New.
	* doc/all.texi: Add MS1.
	* doc/Makefile.am (CPU_DOCS): Add c-ms1.texi.
	* doc/Makefile.in: Rebuilt.
	* doc/Makefile: Rebuilt.

gas/testsuite:
	Add ms2.
	* gas/ms1/allinsn.d: Adjust pcrel disassembly.
	* gas/ms1/errors.exp: Fix target triplet.
	* gas/ms1/ms1-16-003.d: Adjust pcrel disassembly.
	* gas/ms1/ms1-16-003.s: Tweak label.
	* gas/ms1/ms1.exp: Adjust target triplet.  Add ms2 test.
	* gas/ms1/ms2.d, gas/ms1/ms2.s: New.
	* gas/ms1/relocs.d: Adjust expected machine name and pcrel
	disassembly.
	* gas/ms1/relocs.exp: Adjust target triplet.

include:
	Add ms2.
	* elf/ms1.h (EF_MS1_CPU_MS2): New.


opcodes:
	Add ms2.
	* ms1-asm.c, ms1-desc.c, ms1-desc.h, ms1-dis.c, ms1-ibld.c,
	ms1-opc.c, ms1-opc.h: Regenerated.
@
text
@@


1.1
log
@	* config/tc-ms1.c: New.
	* config/tc-ms1.h: New.
	* testsuite/gas/ms1/allinsn.d: New.
	* testsuite/gas/ms1/allinsn.s: New.
	* testsuite/gas/ms1/badinsn.s: New.
	* testsuite/gas/ms1/badinsn1.s: New.
	* testsuite/gas/ms1/badoffsethigh.s: New.
	* testsuite/gas/ms1/badoffsetlow.s: New.
	* testsuite/gas/ms1/badorder.s: New.
	* testsuite/gas/ms1/badreg.s: New.
	* testsuite/gas/ms1/badsignedimmhigh.s: New.
	* testsuite/gas/ms1/badsignedimmlow.s: New.
	* testsuite/gas/ms1/badsyntax.s: New.
	* testsuite/gas/ms1/badsyntax1.s: New.
	* testsuite/gas/ms1/badunsignedimmhigh.s: New.
	* testsuite/gas/ms1/badunsignedimmlow.s: New.
	* testsuite/gas/ms1/errors.exp: New.
	* testsuite/gas/ms1/ldst.s: New.
	* testsuite/gas/ms1/misc.d: New.
	* testsuite/gas/ms1/misc.s: New.
	* testsuite/gas/ms1/ms1-16-003.d: New.
	* testsuite/gas/ms1/ms1-16-003.s: New.
	* testsuite/gas/ms1/ms1.exp: New.
	* testsuite/gas/ms1/msys.d: New.
	* testsuite/gas/ms1/msys.s: New.
	* testsuite/gas/ms1/relocs.d: New.
	* testsuite/gas/ms1/relocs.exp: New.
	* testsuite/gas/ms1/relocs1.s: New.
	* testsuite/gas/ms1/relocs2.s: New.
@
text
@d91 1
a91 1
  6c:	31 00 00 00 	brlt R0,R0,\$0
d94 1
a94 1
  70:	33 00 00 00 	brle R0,R0,\$0
d97 1
a97 1
  74:	35 00 00 00 	breq R0,R0,\$0
d100 1
a100 1
  78:	37 00 00 00 	jmp \$0
d124 1
a124 1
  98:	3b 00 00 00 	brne R0,R0,\$0
@

