read_verilog ../top.v
hierarchy -keep_portwidths -top top
synth -top top
 
