Get dataset from Giorggio --DONE

Create process chain model -- DONE

Implement component blocks in Verilog
- UART -- DONE
- FFT (frequency resolutons)
- FIR filter (moving average)
- Control Unit
- Memory controller/caching unit

Test
- Sample rate, FFT length
- Model order 
- Sensitivity / Detection Threshold
- Electrical Characterisics
- Power Usage



