{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1608365803374 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Standard Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Standard Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1608365803381 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sat Dec 19 16:16:43 2020 " "Processing started: Sat Dec 19 16:16:43 2020" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1608365803381 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1608365803381 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off KNN -c KNN " "Command: quartus_map --read_settings_files=on --write_settings_files=off KNN -c KNN" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1608365803382 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1608365803801 ""}
{ "Info" "IQCU_PARALLEL_SHOW_MANUAL_NUM_PROCS" "8 " "Parallel compilation is enabled and will use up to 8 processors" {  } {  } 0 20032 "Parallel compilation is enabled and will use up to %1!i! processors" 0 0 "Analysis & Synthesis" 0 -1 1608365803801 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "app_8/mult_8x8_cc.v 1 1 " "Found 1 design units, including 1 entities, in source file app_8/mult_8x8_cc.v" { { "Info" "ISGN_ENTITY_NAME" "1 mult_8x8_Cc " "Found entity 1: mult_8x8_Cc" {  } { { "app_8/mult_8x8_Cc.v" "" { Text "D:/prj/knn/FPGA/FPGA/app_8/mult_8x8_Cc.v" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1608365816800 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1608365816800 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "app_8/lut_6.v 1 1 " "Found 1 design units, including 1 entities, in source file app_8/lut_6.v" { { "Info" "ISGN_ENTITY_NAME" "1 lut_6 " "Found entity 1: lut_6" {  } { { "app_8/lut_6.v" "" { Text "D:/prj/knn/FPGA/FPGA/app_8/lut_6.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1608365816802 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1608365816802 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "app_8/lut_5.v 1 1 " "Found 1 design units, including 1 entities, in source file app_8/lut_5.v" { { "Info" "ISGN_ENTITY_NAME" "1 lut_5 " "Found entity 1: lut_5" {  } { { "app_8/lut_5.v" "" { Text "D:/prj/knn/FPGA/FPGA/app_8/lut_5.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1608365816804 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1608365816804 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "app_8/lut_4.v 1 1 " "Found 1 design units, including 1 entities, in source file app_8/lut_4.v" { { "Info" "ISGN_ENTITY_NAME" "1 lut_4 " "Found entity 1: lut_4" {  } { { "app_8/lut_4.v" "" { Text "D:/prj/knn/FPGA/FPGA/app_8/lut_4.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1608365816807 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1608365816807 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "app_8/carry_4.v 1 1 " "Found 1 design units, including 1 entities, in source file app_8/carry_4.v" { { "Info" "ISGN_ENTITY_NAME" "1 carry_4 " "Found entity 1: carry_4" {  } { { "app_8/carry_4.v" "" { Text "D:/prj/knn/FPGA/FPGA/app_8/carry_4.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1608365816809 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1608365816809 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "app_8/carry_1.v 1 1 " "Found 1 design units, including 1 entities, in source file app_8/carry_1.v" { { "Info" "ISGN_ENTITY_NAME" "1 carry_1 " "Found entity 1: carry_1" {  } { { "app_8/carry_1.v" "" { Text "D:/prj/knn/FPGA/FPGA/app_8/carry_1.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1608365816811 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1608365816811 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "app_8/approx_4.v 1 1 " "Found 1 design units, including 1 entities, in source file app_8/approx_4.v" { { "Info" "ISGN_ENTITY_NAME" "1 approx_4 " "Found entity 1: approx_4" {  } { { "app_8/approx_4.v" "" { Text "D:/prj/knn/FPGA/FPGA/app_8/approx_4.v" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1608365816814 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1608365816814 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fsm.v 1 1 " "Found 1 design units, including 1 entities, in source file fsm.v" { { "Info" "ISGN_ENTITY_NAME" "1 FSM " "Found entity 1: FSM" {  } { { "FSM.v" "" { Text "D:/prj/knn/FPGA/FPGA/FSM.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1608365816817 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1608365816817 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "result.v 1 1 " "Found 1 design units, including 1 entities, in source file result.v" { { "Info" "ISGN_ENTITY_NAME" "1 result_con " "Found entity 1: result_con" {  } { { "result.v" "" { Text "D:/prj/knn/FPGA/FPGA/result.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1608365816820 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1608365816820 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sort.v 1 1 " "Found 1 design units, including 1 entities, in source file sort.v" { { "Info" "ISGN_ENTITY_NAME" "1 sort " "Found entity 1: sort" {  } { { "sort.v" "" { Text "D:/prj/knn/FPGA/FPGA/sort.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1608365816823 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1608365816823 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sigma.v 1 1 " "Found 1 design units, including 1 entities, in source file sigma.v" { { "Info" "ISGN_ENTITY_NAME" "1 sigma " "Found entity 1: sigma" {  } { { "sigma.v" "" { Text "D:/prj/knn/FPGA/FPGA/sigma.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1608365816826 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1608365816826 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "knn.v 1 1 " "Found 1 design units, including 1 entities, in source file knn.v" { { "Info" "ISGN_ENTITY_NAME" "1 KNN " "Found entity 1: KNN" {  } { { "KNN.v" "" { Text "D:/prj/knn/FPGA/FPGA/KNN.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1608365816829 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1608365816829 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ds.v 1 1 " "Found 1 design units, including 1 entities, in source file ds.v" { { "Info" "ISGN_ENTITY_NAME" "1 ds " "Found entity 1: ds" {  } { { "ds.v" "" { Text "D:/prj/knn/FPGA/FPGA/ds.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1608365816832 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1608365816832 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rom.v 1 1 " "Found 1 design units, including 1 entities, in source file rom.v" { { "Info" "ISGN_ENTITY_NAME" "1 rom " "Found entity 1: rom" {  } { { "rom.v" "" { Text "D:/prj/knn/FPGA/FPGA/rom.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1608365816835 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1608365816835 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "O6_r lut_6.v(21) " "Verilog HDL Implicit Net warning at lut_6.v(21): created implicit net for \"O6_r\"" {  } { { "app_8/lut_6.v" "" { Text "D:/prj/knn/FPGA/FPGA/app_8/lut_6.v" 21 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1608365816835 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "KNN " "Elaborating entity \"KNN\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1608365816886 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "FSM FSM:u_FSM " "Elaborating entity \"FSM\" for hierarchy \"FSM:u_FSM\"" {  } { { "KNN.v" "u_FSM" { Text "D:/prj/knn/FPGA/FPGA/KNN.v" 41 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1608365816908 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "rom rom:u_rom " "Elaborating entity \"rom\" for hierarchy \"rom:u_rom\"" {  } { { "KNN.v" "u_rom" { Text "D:/prj/knn/FPGA/FPGA/KNN.v" 47 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1608365816931 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram rom:u_rom\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"rom:u_rom\|altsyncram:altsyncram_component\"" {  } { { "rom.v" "altsyncram_component" { Text "D:/prj/knn/FPGA/FPGA/rom.v" 81 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1608365817000 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "rom:u_rom\|altsyncram:altsyncram_component " "Elaborated megafunction instantiation \"rom:u_rom\|altsyncram:altsyncram_component\"" {  } { { "rom.v" "" { Text "D:/prj/knn/FPGA/FPGA/rom.v" 81 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1608365817024 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "rom:u_rom\|altsyncram:altsyncram_component " "Instantiated megafunction \"rom:u_rom\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_aclr_a NONE " "Parameter \"address_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1608365817025 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1608365817025 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_a BYPASS " "Parameter \"clock_enable_output_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1608365817025 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file firmware.hex " "Parameter \"init_file\" = \"firmware.hex\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1608365817025 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family MAX 10 " "Parameter \"intended_device_family\" = \"MAX 10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1608365817025 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint ENABLE_RUNTIME_MOD=YES,INSTANCE_NAME=NONE " "Parameter \"lpm_hint\" = \"ENABLE_RUNTIME_MOD=YES,INSTANCE_NAME=NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1608365817025 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1608365817025 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 600 " "Parameter \"numwords_a\" = \"600\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1608365817025 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode ROM " "Parameter \"operation_mode\" = \"ROM\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1608365817025 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a NONE " "Parameter \"outdata_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1608365817025 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a CLOCK0 " "Parameter \"outdata_reg_a\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1608365817025 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type M9K " "Parameter \"ram_block_type\" = \"M9K\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1608365817025 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 10 " "Parameter \"widthad_a\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1608365817025 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Parameter \"width_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1608365817025 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1608365817025 ""}  } { { "rom.v" "" { Text "D:/prj/knn/FPGA/FPGA/rom.v" 81 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1608365817025 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_5ed1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_5ed1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_5ed1 " "Found entity 1: altsyncram_5ed1" {  } { { "db/altsyncram_5ed1.tdf" "" { Text "D:/prj/knn/FPGA/FPGA/db/altsyncram_5ed1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1608365817100 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1608365817100 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_5ed1 rom:u_rom\|altsyncram:altsyncram_component\|altsyncram_5ed1:auto_generated " "Elaborating entity \"altsyncram_5ed1\" for hierarchy \"rom:u_rom\|altsyncram:altsyncram_component\|altsyncram_5ed1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "d:/quartus/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1608365817101 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_gte2.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_gte2.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_gte2 " "Found entity 1: altsyncram_gte2" {  } { { "db/altsyncram_gte2.tdf" "" { Text "D:/prj/knn/FPGA/FPGA/db/altsyncram_gte2.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1608365817179 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1608365817179 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_gte2 rom:u_rom\|altsyncram:altsyncram_component\|altsyncram_5ed1:auto_generated\|altsyncram_gte2:altsyncram1 " "Elaborating entity \"altsyncram_gte2\" for hierarchy \"rom:u_rom\|altsyncram:altsyncram_component\|altsyncram_5ed1:auto_generated\|altsyncram_gte2:altsyncram1\"" {  } { { "db/altsyncram_5ed1.tdf" "altsyncram1" { Text "D:/prj/knn/FPGA/FPGA/db/altsyncram_5ed1.tdf" 34 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1608365817180 ""}
{ "Critical Warning" "WCDB_CDB_CANT_READ_CONTENT_FILE" "firmware.hex " "Can't read Memory Initialization File or Hexadecimal (Intel-Format) File firmware.hex -- setting all initial values to 0" {  } { { "rom.v" "" { Text "D:/prj/knn/FPGA/FPGA/rom.v" 81 0 0 } }  } 1 127002 "Can't read Memory Initialization File or Hexadecimal (Intel-Format) File %1!s! -- setting all initial values to 0" 0 0 "Analysis & Synthesis" 0 -1 1608365817186 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_mod_ram_rom rom:u_rom\|altsyncram:altsyncram_component\|altsyncram_5ed1:auto_generated\|sld_mod_ram_rom:mgl_prim2 " "Elaborating entity \"sld_mod_ram_rom\" for hierarchy \"rom:u_rom\|altsyncram:altsyncram_component\|altsyncram_5ed1:auto_generated\|sld_mod_ram_rom:mgl_prim2\"" {  } { { "db/altsyncram_5ed1.tdf" "mgl_prim2" { Text "D:/prj/knn/FPGA/FPGA/db/altsyncram_5ed1.tdf" 35 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1608365817952 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "rom:u_rom\|altsyncram:altsyncram_component\|altsyncram_5ed1:auto_generated\|sld_mod_ram_rom:mgl_prim2 " "Elaborated megafunction instantiation \"rom:u_rom\|altsyncram:altsyncram_component\|altsyncram_5ed1:auto_generated\|sld_mod_ram_rom:mgl_prim2\"" {  } { { "db/altsyncram_5ed1.tdf" "" { Text "D:/prj/knn/FPGA/FPGA/db/altsyncram_5ed1.tdf" 35 2 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1608365817994 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "rom:u_rom\|altsyncram:altsyncram_component\|altsyncram_5ed1:auto_generated\|sld_mod_ram_rom:mgl_prim2 " "Instantiated megafunction \"rom:u_rom\|altsyncram:altsyncram_component\|altsyncram_5ed1:auto_generated\|sld_mod_ram_rom:mgl_prim2\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "CVALUE 00000000000000000000000000000000 " "Parameter \"CVALUE\" = \"00000000000000000000000000000000\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1608365817995 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "IS_DATA_IN_RAM 1 " "Parameter \"IS_DATA_IN_RAM\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1608365817995 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "IS_READABLE 1 " "Parameter \"IS_READABLE\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1608365817995 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NODE_NAME 0 " "Parameter \"NODE_NAME\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1608365817995 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS 600 " "Parameter \"NUMWORDS\" = \"600\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1608365817995 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "SHIFT_COUNT_BITS 6 " "Parameter \"SHIFT_COUNT_BITS\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1608365817995 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_WORD 32 " "Parameter \"WIDTH_WORD\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1608365817995 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD 10 " "Parameter \"WIDTHAD\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1608365817995 ""}  } { { "db/altsyncram_5ed1.tdf" "" { Text "D:/prj/knn/FPGA/FPGA/db/altsyncram_5ed1.tdf" 35 2 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1608365817995 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_jtag_endpoint_adapter rom:u_rom\|altsyncram:altsyncram_component\|altsyncram_5ed1:auto_generated\|sld_mod_ram_rom:mgl_prim2\|sld_jtag_endpoint_adapter:jtag_signal_adapter " "Elaborating entity \"sld_jtag_endpoint_adapter\" for hierarchy \"rom:u_rom\|altsyncram:altsyncram_component\|altsyncram_5ed1:auto_generated\|sld_mod_ram_rom:mgl_prim2\|sld_jtag_endpoint_adapter:jtag_signal_adapter\"" {  } { { "sld_mod_ram_rom.vhd" "jtag_signal_adapter" { Text "d:/quartus/quartus/libraries/megafunctions/sld_mod_ram_rom.vhd" 302 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1608365818147 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_jtag_endpoint_adapter_impl rom:u_rom\|altsyncram:altsyncram_component\|altsyncram_5ed1:auto_generated\|sld_mod_ram_rom:mgl_prim2\|sld_jtag_endpoint_adapter:jtag_signal_adapter\|sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst " "Elaborating entity \"sld_jtag_endpoint_adapter_impl\" for hierarchy \"rom:u_rom\|altsyncram:altsyncram_component\|altsyncram_5ed1:auto_generated\|sld_mod_ram_rom:mgl_prim2\|sld_jtag_endpoint_adapter:jtag_signal_adapter\|sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst\"" {  } { { "sld_jtag_endpoint_adapter.vhd" "sld_jtag_endpoint_adapter_impl_inst" { Text "d:/quartus/quartus/libraries/megafunctions/sld_jtag_endpoint_adapter.vhd" 232 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1608365818320 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_rom_sr rom:u_rom\|altsyncram:altsyncram_component\|altsyncram_5ed1:auto_generated\|sld_mod_ram_rom:mgl_prim2\|sld_rom_sr:\\ram_rom_logic_gen:no_name_gen:info_rom_sr " "Elaborating entity \"sld_rom_sr\" for hierarchy \"rom:u_rom\|altsyncram:altsyncram_component\|altsyncram_5ed1:auto_generated\|sld_mod_ram_rom:mgl_prim2\|sld_rom_sr:\\ram_rom_logic_gen:no_name_gen:info_rom_sr\"" {  } { { "sld_mod_ram_rom.vhd" "\\ram_rom_logic_gen:no_name_gen:info_rom_sr" { Text "d:/quartus/quartus/libraries/megafunctions/sld_mod_ram_rom.vhd" 799 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1608365818478 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ds ds:u_ds0 " "Elaborating entity \"ds\" for hierarchy \"ds:u_ds0\"" {  } { { "KNN.v" "u_ds0" { Text "D:/prj/knn/FPGA/FPGA/KNN.v" 56 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1608365818543 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mult_8x8_Cc ds:u_ds0\|mult_8x8_Cc:mult_8x8_Cc0 " "Elaborating entity \"mult_8x8_Cc\" for hierarchy \"ds:u_ds0\|mult_8x8_Cc:mult_8x8_Cc0\"" {  } { { "ds.v" "mult_8x8_Cc0" { Text "D:/prj/knn/FPGA/FPGA/ds.v" 32 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1608365818560 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "approx_4 ds:u_ds0\|mult_8x8_Cc:mult_8x8_Cc0\|approx_4:approx_40 " "Elaborating entity \"approx_4\" for hierarchy \"ds:u_ds0\|mult_8x8_Cc:mult_8x8_Cc0\|approx_4:approx_40\"" {  } { { "app_8/mult_8x8_Cc.v" "approx_40" { Text "D:/prj/knn/FPGA/FPGA/app_8/mult_8x8_Cc.v" 23 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1608365818578 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lut_4 ds:u_ds0\|mult_8x8_Cc:mult_8x8_Cc0\|approx_4:approx_40\|lut_4:inst_lut_4_0 " "Elaborating entity \"lut_4\" for hierarchy \"ds:u_ds0\|mult_8x8_Cc:mult_8x8_Cc0\|approx_4:approx_40\|lut_4:inst_lut_4_0\"" {  } { { "app_8/approx_4.v" "inst_lut_4_0" { Text "D:/prj/knn/FPGA/FPGA/app_8/approx_4.v" 30 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1608365818604 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lut_5 ds:u_ds0\|mult_8x8_Cc:mult_8x8_Cc0\|approx_4:approx_40\|lut_5:inst_lut_5_0 " "Elaborating entity \"lut_5\" for hierarchy \"ds:u_ds0\|mult_8x8_Cc:mult_8x8_Cc0\|approx_4:approx_40\|lut_5:inst_lut_5_0\"" {  } { { "app_8/approx_4.v" "inst_lut_5_0" { Text "D:/prj/knn/FPGA/FPGA/app_8/approx_4.v" 44 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1608365818618 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lut_4 ds:u_ds0\|mult_8x8_Cc:mult_8x8_Cc0\|approx_4:approx_40\|lut_5:inst_lut_5_0\|lut_4:inst_lut_4_0 " "Elaborating entity \"lut_4\" for hierarchy \"ds:u_ds0\|mult_8x8_Cc:mult_8x8_Cc0\|approx_4:approx_40\|lut_5:inst_lut_5_0\|lut_4:inst_lut_4_0\"" {  } { { "app_8/lut_5.v" "inst_lut_4_0" { Text "D:/prj/knn/FPGA/FPGA/app_8/lut_5.v" 31 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1608365818636 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lut_4 ds:u_ds0\|mult_8x8_Cc:mult_8x8_Cc0\|approx_4:approx_40\|lut_5:inst_lut_5_0\|lut_4:inst_lut_4_1 " "Elaborating entity \"lut_4\" for hierarchy \"ds:u_ds0\|mult_8x8_Cc:mult_8x8_Cc0\|approx_4:approx_40\|lut_5:inst_lut_5_0\|lut_4:inst_lut_4_1\"" {  } { { "app_8/lut_5.v" "inst_lut_4_1" { Text "D:/prj/knn/FPGA/FPGA/app_8/lut_5.v" 43 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1608365818646 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lut_4 ds:u_ds0\|mult_8x8_Cc:mult_8x8_Cc0\|approx_4:approx_40\|lut_5:inst_lut_5_0\|lut_4:inst_lut_4_2 " "Elaborating entity \"lut_4\" for hierarchy \"ds:u_ds0\|mult_8x8_Cc:mult_8x8_Cc0\|approx_4:approx_40\|lut_5:inst_lut_5_0\|lut_4:inst_lut_4_2\"" {  } { { "app_8/lut_5.v" "inst_lut_4_2" { Text "D:/prj/knn/FPGA/FPGA/app_8/lut_5.v" 55 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1608365818655 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lut_6 ds:u_ds0\|mult_8x8_Cc:mult_8x8_Cc0\|approx_4:approx_40\|lut_6:inst_lut_6_0 " "Elaborating entity \"lut_6\" for hierarchy \"ds:u_ds0\|mult_8x8_Cc:mult_8x8_Cc0\|approx_4:approx_40\|lut_6:inst_lut_6_0\"" {  } { { "app_8/approx_4.v" "inst_lut_6_0" { Text "D:/prj/knn/FPGA/FPGA/app_8/approx_4.v" 61 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1608365818664 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lut_4 ds:u_ds0\|mult_8x8_Cc:mult_8x8_Cc0\|approx_4:approx_40\|lut_6:inst_lut_6_0\|lut_4:inst_lut_4_0 " "Elaborating entity \"lut_4\" for hierarchy \"ds:u_ds0\|mult_8x8_Cc:mult_8x8_Cc0\|approx_4:approx_40\|lut_6:inst_lut_6_0\|lut_4:inst_lut_4_0\"" {  } { { "app_8/lut_6.v" "inst_lut_4_0" { Text "D:/prj/knn/FPGA/FPGA/app_8/lut_6.v" 37 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1608365818680 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lut_4 ds:u_ds0\|mult_8x8_Cc:mult_8x8_Cc0\|approx_4:approx_40\|lut_6:inst_lut_6_0\|lut_4:inst_lut_4_1 " "Elaborating entity \"lut_4\" for hierarchy \"ds:u_ds0\|mult_8x8_Cc:mult_8x8_Cc0\|approx_4:approx_40\|lut_6:inst_lut_6_0\|lut_4:inst_lut_4_1\"" {  } { { "app_8/lut_6.v" "inst_lut_4_1" { Text "D:/prj/knn/FPGA/FPGA/app_8/lut_6.v" 49 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1608365818702 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lut_4 ds:u_ds0\|mult_8x8_Cc:mult_8x8_Cc0\|approx_4:approx_40\|lut_6:inst_lut_6_0\|lut_4:inst_lut_4_2 " "Elaborating entity \"lut_4\" for hierarchy \"ds:u_ds0\|mult_8x8_Cc:mult_8x8_Cc0\|approx_4:approx_40\|lut_6:inst_lut_6_0\|lut_4:inst_lut_4_2\"" {  } { { "app_8/lut_6.v" "inst_lut_4_2" { Text "D:/prj/knn/FPGA/FPGA/app_8/lut_6.v" 61 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1608365818718 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lut_4 ds:u_ds0\|mult_8x8_Cc:mult_8x8_Cc0\|approx_4:approx_40\|lut_6:inst_lut_6_0\|lut_4:inst_lut_4_3 " "Elaborating entity \"lut_4\" for hierarchy \"ds:u_ds0\|mult_8x8_Cc:mult_8x8_Cc0\|approx_4:approx_40\|lut_6:inst_lut_6_0\|lut_4:inst_lut_4_3\"" {  } { { "app_8/lut_6.v" "inst_lut_4_3" { Text "D:/prj/knn/FPGA/FPGA/app_8/lut_6.v" 73 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1608365818728 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lut_6 ds:u_ds0\|mult_8x8_Cc:mult_8x8_Cc0\|approx_4:approx_40\|lut_6:inst_lut_6_1 " "Elaborating entity \"lut_6\" for hierarchy \"ds:u_ds0\|mult_8x8_Cc:mult_8x8_Cc0\|approx_4:approx_40\|lut_6:inst_lut_6_1\"" {  } { { "app_8/approx_4.v" "inst_lut_6_1" { Text "D:/prj/knn/FPGA/FPGA/app_8/approx_4.v" 78 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1608365818744 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lut_4 ds:u_ds0\|mult_8x8_Cc:mult_8x8_Cc0\|approx_4:approx_40\|lut_6:inst_lut_6_1\|lut_4:inst_lut_4_3 " "Elaborating entity \"lut_4\" for hierarchy \"ds:u_ds0\|mult_8x8_Cc:mult_8x8_Cc0\|approx_4:approx_40\|lut_6:inst_lut_6_1\|lut_4:inst_lut_4_3\"" {  } { { "app_8/lut_6.v" "inst_lut_4_3" { Text "D:/prj/knn/FPGA/FPGA/app_8/lut_6.v" 73 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1608365818762 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lut_6 ds:u_ds0\|mult_8x8_Cc:mult_8x8_Cc0\|approx_4:approx_40\|lut_6:inst_lut_6_2 " "Elaborating entity \"lut_6\" for hierarchy \"ds:u_ds0\|mult_8x8_Cc:mult_8x8_Cc0\|approx_4:approx_40\|lut_6:inst_lut_6_2\"" {  } { { "app_8/approx_4.v" "inst_lut_6_2" { Text "D:/prj/knn/FPGA/FPGA/app_8/approx_4.v" 94 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1608365818771 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lut_4 ds:u_ds0\|mult_8x8_Cc:mult_8x8_Cc0\|approx_4:approx_40\|lut_6:inst_lut_6_2\|lut_4:inst_lut_4_3 " "Elaborating entity \"lut_4\" for hierarchy \"ds:u_ds0\|mult_8x8_Cc:mult_8x8_Cc0\|approx_4:approx_40\|lut_6:inst_lut_6_2\|lut_4:inst_lut_4_3\"" {  } { { "app_8/lut_6.v" "inst_lut_4_3" { Text "D:/prj/knn/FPGA/FPGA/app_8/lut_6.v" 73 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1608365818783 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lut_4 ds:u_ds0\|mult_8x8_Cc:mult_8x8_Cc0\|approx_4:approx_40\|lut_4:inst_lut_4_2 " "Elaborating entity \"lut_4\" for hierarchy \"ds:u_ds0\|mult_8x8_Cc:mult_8x8_Cc0\|approx_4:approx_40\|lut_4:inst_lut_4_2\"" {  } { { "app_8/approx_4.v" "inst_lut_4_2" { Text "D:/prj/knn/FPGA/FPGA/app_8/approx_4.v" 181 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1608365818816 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lut_4 ds:u_ds0\|mult_8x8_Cc:mult_8x8_Cc0\|approx_4:approx_40\|lut_4:inst_lut_4_3 " "Elaborating entity \"lut_4\" for hierarchy \"ds:u_ds0\|mult_8x8_Cc:mult_8x8_Cc0\|approx_4:approx_40\|lut_4:inst_lut_4_3\"" {  } { { "app_8/approx_4.v" "inst_lut_4_3" { Text "D:/prj/knn/FPGA/FPGA/app_8/approx_4.v" 192 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1608365818824 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lut_4 ds:u_ds0\|mult_8x8_Cc:mult_8x8_Cc0\|approx_4:approx_40\|lut_4:inst_lut_4_7 " "Elaborating entity \"lut_4\" for hierarchy \"ds:u_ds0\|mult_8x8_Cc:mult_8x8_Cc0\|approx_4:approx_40\|lut_4:inst_lut_4_7\"" {  } { { "app_8/approx_4.v" "inst_lut_4_7" { Text "D:/prj/knn/FPGA/FPGA/app_8/approx_4.v" 238 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1608365818836 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lut_5 ds:u_ds0\|mult_8x8_Cc:mult_8x8_Cc0\|approx_4:approx_40\|lut_5:inst_lut_5_2 " "Elaborating entity \"lut_5\" for hierarchy \"ds:u_ds0\|mult_8x8_Cc:mult_8x8_Cc0\|approx_4:approx_40\|lut_5:inst_lut_5_2\"" {  } { { "app_8/approx_4.v" "inst_lut_5_2" { Text "D:/prj/knn/FPGA/FPGA/app_8/approx_4.v" 251 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1608365818846 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lut_4 ds:u_ds0\|mult_8x8_Cc:mult_8x8_Cc0\|approx_4:approx_40\|lut_5:inst_lut_5_2\|lut_4:inst_lut_4_0 " "Elaborating entity \"lut_4\" for hierarchy \"ds:u_ds0\|mult_8x8_Cc:mult_8x8_Cc0\|approx_4:approx_40\|lut_5:inst_lut_5_2\|lut_4:inst_lut_4_0\"" {  } { { "app_8/lut_5.v" "inst_lut_4_0" { Text "D:/prj/knn/FPGA/FPGA/app_8/lut_5.v" 31 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1608365818862 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lut_4 ds:u_ds0\|mult_8x8_Cc:mult_8x8_Cc0\|approx_4:approx_40\|lut_5:inst_lut_5_2\|lut_4:inst_lut_4_1 " "Elaborating entity \"lut_4\" for hierarchy \"ds:u_ds0\|mult_8x8_Cc:mult_8x8_Cc0\|approx_4:approx_40\|lut_5:inst_lut_5_2\|lut_4:inst_lut_4_1\"" {  } { { "app_8/lut_5.v" "inst_lut_4_1" { Text "D:/prj/knn/FPGA/FPGA/app_8/lut_5.v" 43 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1608365818878 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lut_5 ds:u_ds0\|mult_8x8_Cc:mult_8x8_Cc0\|approx_4:approx_40\|lut_5:inst_lut_5_3 " "Elaborating entity \"lut_5\" for hierarchy \"ds:u_ds0\|mult_8x8_Cc:mult_8x8_Cc0\|approx_4:approx_40\|lut_5:inst_lut_5_3\"" {  } { { "app_8/approx_4.v" "inst_lut_5_3" { Text "D:/prj/knn/FPGA/FPGA/app_8/approx_4.v" 264 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1608365818888 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lut_4 ds:u_ds0\|mult_8x8_Cc:mult_8x8_Cc0\|approx_4:approx_40\|lut_5:inst_lut_5_3\|lut_4:inst_lut_4_0 " "Elaborating entity \"lut_4\" for hierarchy \"ds:u_ds0\|mult_8x8_Cc:mult_8x8_Cc0\|approx_4:approx_40\|lut_5:inst_lut_5_3\|lut_4:inst_lut_4_0\"" {  } { { "app_8/lut_5.v" "inst_lut_4_0" { Text "D:/prj/knn/FPGA/FPGA/app_8/lut_5.v" 31 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1608365818898 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lut_4 ds:u_ds0\|mult_8x8_Cc:mult_8x8_Cc0\|approx_4:approx_40\|lut_5:inst_lut_5_3\|lut_4:inst_lut_4_1 " "Elaborating entity \"lut_4\" for hierarchy \"ds:u_ds0\|mult_8x8_Cc:mult_8x8_Cc0\|approx_4:approx_40\|lut_5:inst_lut_5_3\|lut_4:inst_lut_4_1\"" {  } { { "app_8/lut_5.v" "inst_lut_4_1" { Text "D:/prj/knn/FPGA/FPGA/app_8/lut_5.v" 43 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1608365818915 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "carry_4 ds:u_ds0\|mult_8x8_Cc:mult_8x8_Cc0\|approx_4:approx_40\|carry_4:carry_inst " "Elaborating entity \"carry_4\" for hierarchy \"ds:u_ds0\|mult_8x8_Cc:mult_8x8_Cc0\|approx_4:approx_40\|carry_4:carry_inst\"" {  } { { "app_8/approx_4.v" "carry_inst" { Text "D:/prj/knn/FPGA/FPGA/app_8/approx_4.v" 314 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1608365818932 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "carry_1 ds:u_ds0\|mult_8x8_Cc:mult_8x8_Cc0\|approx_4:approx_40\|carry_4:carry_inst\|carry_1:carry_inst0 " "Elaborating entity \"carry_1\" for hierarchy \"ds:u_ds0\|mult_8x8_Cc:mult_8x8_Cc0\|approx_4:approx_40\|carry_4:carry_inst\|carry_1:carry_inst0\"" {  } { { "app_8/carry_4.v" "carry_inst0" { Text "D:/prj/knn/FPGA/FPGA/app_8/carry_4.v" 24 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1608365818942 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lut_4 ds:u_ds0\|mult_8x8_Cc:mult_8x8_Cc0\|lut_4:inst_lut_4_0 " "Elaborating entity \"lut_4\" for hierarchy \"ds:u_ds0\|mult_8x8_Cc:mult_8x8_Cc0\|lut_4:inst_lut_4_0\"" {  } { { "app_8/mult_8x8_Cc.v" "inst_lut_4_0" { Text "D:/prj/knn/FPGA/FPGA/app_8/mult_8x8_Cc.v" 71 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1608365819072 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sigma sigma:u_sigma " "Elaborating entity \"sigma\" for hierarchy \"sigma:u_sigma\"" {  } { { "KNN.v" "u_sigma" { Text "D:/prj/knn/FPGA/FPGA/KNN.v" 94 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1608365819555 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sort sort:e_u_sort " "Elaborating entity \"sort\" for hierarchy \"sort:e_u_sort\"" {  } { { "KNN.v" "e_u_sort" { Text "D:/prj/knn/FPGA/FPGA/KNN.v" 108 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1608365819566 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "result_con result_con:u_result " "Elaborating entity \"result_con\" for hierarchy \"result_con:u_result\"" {  } { { "KNN.v" "u_result" { Text "D:/prj/knn/FPGA/FPGA/KNN.v" 143 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1608365819601 ""}
{ "Info" "ISCI_START_SUPER_FABRIC_GEN" "alt_sld_fab " "Starting IP generation for the debug fabric: alt_sld_fab." {  } {  } 0 11170 "Starting IP generation for the debug fabric: %1!s!." 0 0 "Analysis & Synthesis" 0 -1 1608365820084 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "2020.12.19.16:17:05 Progress: Loading sld83da7dff/alt_sld_fab_wrapper_hw.tcl " "2020.12.19.16:17:05 Progress: Loading sld83da7dff/alt_sld_fab_wrapper_hw.tcl" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1608365825780 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab.alt_sld_fab: SLD fabric agents which did not specify prefer_host were connected to JTAG " "Alt_sld_fab.alt_sld_fab: SLD fabric agents which did not specify prefer_host were connected to JTAG" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1608365829791 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab: Generating alt_sld_fab \"alt_sld_fab\" for QUARTUS_SYNTH " "Alt_sld_fab: Generating alt_sld_fab \"alt_sld_fab\" for QUARTUS_SYNTH" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1608365830017 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab: \"alt_sld_fab\" instantiated alt_sld_fab \"alt_sld_fab\" " "Alt_sld_fab: \"alt_sld_fab\" instantiated alt_sld_fab \"alt_sld_fab\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1608365834285 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Presplit: \"alt_sld_fab\" instantiated altera_super_splitter \"presplit\" " "Presplit: \"alt_sld_fab\" instantiated altera_super_splitter \"presplit\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1608365834466 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Splitter: \"alt_sld_fab\" instantiated altera_sld_splitter \"splitter\" " "Splitter: \"alt_sld_fab\" instantiated altera_sld_splitter \"splitter\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1608365834638 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Sldfabric: \"alt_sld_fab\" instantiated altera_sld_jtag_hub \"sldfabric\" " "Sldfabric: \"alt_sld_fab\" instantiated altera_sld_jtag_hub \"sldfabric\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1608365834835 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Ident: \"alt_sld_fab\" instantiated altera_connection_identification_hub \"ident\" " "Ident: \"alt_sld_fab\" instantiated altera_connection_identification_hub \"ident\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1608365834842 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab: Done \"alt_sld_fab\" with 6 modules, 6 files " "Alt_sld_fab: Done \"alt_sld_fab\" with 6 modules, 6 files" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1608365834843 ""}
{ "Info" "ISCI_END_SUPER_FABRIC_GEN" "alt_sld_fab " "Finished IP generation for the debug fabric: alt_sld_fab." {  } {  } 0 11171 "Finished IP generation for the debug fabric: %1!s!." 0 0 "Analysis & Synthesis" 0 -1 1608365835558 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld83da7dff/alt_sld_fab.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sld83da7dff/alt_sld_fab.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab " "Found entity 1: alt_sld_fab" {  } { { "db/ip/sld83da7dff/alt_sld_fab.v" "" { Text "D:/prj/knn/FPGA/FPGA/db/ip/sld83da7dff/alt_sld_fab.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1608365835837 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1608365835837 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld83da7dff/submodules/alt_sld_fab_alt_sld_fab.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sld83da7dff/submodules/alt_sld_fab_alt_sld_fab.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab " "Found entity 1: alt_sld_fab_alt_sld_fab" {  } { { "db/ip/sld83da7dff/submodules/alt_sld_fab_alt_sld_fab.v" "" { Text "D:/prj/knn/FPGA/FPGA/db/ip/sld83da7dff/submodules/alt_sld_fab_alt_sld_fab.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1608365835965 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1608365835965 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld83da7dff/submodules/alt_sld_fab_alt_sld_fab_ident.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sld83da7dff/submodules/alt_sld_fab_alt_sld_fab_ident.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_ident " "Found entity 1: alt_sld_fab_alt_sld_fab_ident" {  } { { "db/ip/sld83da7dff/submodules/alt_sld_fab_alt_sld_fab_ident.sv" "" { Text "D:/prj/knn/FPGA/FPGA/db/ip/sld83da7dff/submodules/alt_sld_fab_alt_sld_fab_ident.sv" 33 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1608365835970 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1608365835970 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld83da7dff/submodules/alt_sld_fab_alt_sld_fab_presplit.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sld83da7dff/submodules/alt_sld_fab_alt_sld_fab_presplit.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_presplit " "Found entity 1: alt_sld_fab_alt_sld_fab_presplit" {  } { { "db/ip/sld83da7dff/submodules/alt_sld_fab_alt_sld_fab_presplit.sv" "" { Text "D:/prj/knn/FPGA/FPGA/db/ip/sld83da7dff/submodules/alt_sld_fab_alt_sld_fab_presplit.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1608365836052 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1608365836052 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld83da7dff/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd 2 1 " "Found 2 design units, including 1 entities, in source file db/ip/sld83da7dff/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alt_sld_fab_alt_sld_fab_sldfabric-rtl " "Found design unit 1: alt_sld_fab_alt_sld_fab_sldfabric-rtl" {  } { { "db/ip/sld83da7dff/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" "" { Text "D:/prj/knn/FPGA/FPGA/db/ip/sld83da7dff/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" 102 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1608365836163 ""} { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_sldfabric " "Found entity 1: alt_sld_fab_alt_sld_fab_sldfabric" {  } { { "db/ip/sld83da7dff/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" "" { Text "D:/prj/knn/FPGA/FPGA/db/ip/sld83da7dff/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1608365836163 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1608365836163 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld83da7dff/submodules/alt_sld_fab_alt_sld_fab_splitter.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sld83da7dff/submodules/alt_sld_fab_alt_sld_fab_splitter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_splitter " "Found entity 1: alt_sld_fab_alt_sld_fab_splitter" {  } { { "db/ip/sld83da7dff/submodules/alt_sld_fab_alt_sld_fab_splitter.sv" "" { Text "D:/prj/knn/FPGA/FPGA/db/ip/sld83da7dff/submodules/alt_sld_fab_alt_sld_fab_splitter.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1608365836260 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1608365836260 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "6 " "6 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Analysis & Synthesis" 0 -1 1608365839163 ""}
{ "Info" "IMLS_MLS_PRESET_POWER_UP" "" "Registers with preset signals will power-up high" {  } { { "sort.v" "" { Text "D:/prj/knn/FPGA/FPGA/sort.v" 59 -1 0 } }  } 0 13000 "Registers with preset signals will power-up high" 0 0 "Analysis & Synthesis" 0 -1 1608365839284 ""}
{ "Info" "IMLS_MLS_DEV_CLRN_SETS_REGISTERS" "" "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" {  } {  } 0 13003 "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" 0 0 "Analysis & Synthesis" 0 -1 1608365839284 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING_ON_PARTITION" "Top " "Timing-Driven Synthesis is running on partition \"Top\"" {  } {  } 0 286031 "Timing-Driven Synthesis is running on partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1608365839938 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "1 " "1 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1608365840840 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1608365842345 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1608365842345 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "934 " "Implemented 934 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "37 " "Implemented 37 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1608365842598 ""} { "Info" "ICUT_CUT_TM_OPINS" "4 " "Implemented 4 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1608365842598 ""} { "Info" "ICUT_CUT_TM_LCELLS" "860 " "Implemented 860 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1608365842598 ""} { "Info" "ICUT_CUT_TM_RAMS" "32 " "Implemented 32 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Design Software" 0 -1 1608365842598 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1608365842598 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 4 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 4 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4884 " "Peak virtual memory: 4884 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1608365842705 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sat Dec 19 16:17:22 2020 " "Processing ended: Sat Dec 19 16:17:22 2020" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1608365842705 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:39 " "Elapsed time: 00:00:39" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1608365842705 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:01:13 " "Total CPU time (on all processors): 00:01:13" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1608365842705 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1608365842705 ""}
