DECL|ALTERA_AVALON_SGDMA_DESCRIPTOR_CONTROL_ATLANTIC_CHANNEL_MSK|macro|ALTERA_AVALON_SGDMA_DESCRIPTOR_CONTROL_ATLANTIC_CHANNEL_MSK
DECL|ALTERA_AVALON_SGDMA_DESCRIPTOR_CONTROL_ATLANTIC_CHANNEL_OFST|macro|ALTERA_AVALON_SGDMA_DESCRIPTOR_CONTROL_ATLANTIC_CHANNEL_OFST
DECL|ALTERA_AVALON_SGDMA_DESCRIPTOR_CONTROL_GENERATE_EOP_MSK|macro|ALTERA_AVALON_SGDMA_DESCRIPTOR_CONTROL_GENERATE_EOP_MSK
DECL|ALTERA_AVALON_SGDMA_DESCRIPTOR_CONTROL_GENERATE_EOP_OFST|macro|ALTERA_AVALON_SGDMA_DESCRIPTOR_CONTROL_GENERATE_EOP_OFST
DECL|ALTERA_AVALON_SGDMA_DESCRIPTOR_CONTROL_OWNED_BY_HW_MSK|macro|ALTERA_AVALON_SGDMA_DESCRIPTOR_CONTROL_OWNED_BY_HW_MSK
DECL|ALTERA_AVALON_SGDMA_DESCRIPTOR_CONTROL_OWNED_BY_HW_OFST|macro|ALTERA_AVALON_SGDMA_DESCRIPTOR_CONTROL_OWNED_BY_HW_OFST
DECL|ALTERA_AVALON_SGDMA_DESCRIPTOR_CONTROL_READ_FIXED_ADDRESS_MSK|macro|ALTERA_AVALON_SGDMA_DESCRIPTOR_CONTROL_READ_FIXED_ADDRESS_MSK
DECL|ALTERA_AVALON_SGDMA_DESCRIPTOR_CONTROL_READ_FIXED_ADDRESS_OFST|macro|ALTERA_AVALON_SGDMA_DESCRIPTOR_CONTROL_READ_FIXED_ADDRESS_OFST
DECL|ALTERA_AVALON_SGDMA_DESCRIPTOR_CONTROL_WRITE_FIXED_ADDRESS_MSK|macro|ALTERA_AVALON_SGDMA_DESCRIPTOR_CONTROL_WRITE_FIXED_ADDRESS_MSK
DECL|ALTERA_AVALON_SGDMA_DESCRIPTOR_CONTROL_WRITE_FIXED_ADDRESS_OFST|macro|ALTERA_AVALON_SGDMA_DESCRIPTOR_CONTROL_WRITE_FIXED_ADDRESS_OFST
DECL|ALTERA_AVALON_SGDMA_DESCRIPTOR_SIZE|macro|ALTERA_AVALON_SGDMA_DESCRIPTOR_SIZE
DECL|ALTERA_AVALON_SGDMA_DESCRIPTOR_STATUS_E_CRC_MSK|macro|ALTERA_AVALON_SGDMA_DESCRIPTOR_STATUS_E_CRC_MSK
DECL|ALTERA_AVALON_SGDMA_DESCRIPTOR_STATUS_E_CRC_OFST|macro|ALTERA_AVALON_SGDMA_DESCRIPTOR_STATUS_E_CRC_OFST
DECL|ALTERA_AVALON_SGDMA_DESCRIPTOR_STATUS_E_MEOP_MSK|macro|ALTERA_AVALON_SGDMA_DESCRIPTOR_STATUS_E_MEOP_MSK
DECL|ALTERA_AVALON_SGDMA_DESCRIPTOR_STATUS_E_MEOP_OFST|macro|ALTERA_AVALON_SGDMA_DESCRIPTOR_STATUS_E_MEOP_OFST
DECL|ALTERA_AVALON_SGDMA_DESCRIPTOR_STATUS_E_MSOP_MSK|macro|ALTERA_AVALON_SGDMA_DESCRIPTOR_STATUS_E_MSOP_MSK
DECL|ALTERA_AVALON_SGDMA_DESCRIPTOR_STATUS_E_MSOP_OFST|macro|ALTERA_AVALON_SGDMA_DESCRIPTOR_STATUS_E_MSOP_OFST
DECL|ALTERA_AVALON_SGDMA_DESCRIPTOR_STATUS_E_OVERFLOW_MSK|macro|ALTERA_AVALON_SGDMA_DESCRIPTOR_STATUS_E_OVERFLOW_MSK
DECL|ALTERA_AVALON_SGDMA_DESCRIPTOR_STATUS_E_OVERFLOW_OFST|macro|ALTERA_AVALON_SGDMA_DESCRIPTOR_STATUS_E_OVERFLOW_OFST
DECL|ALTERA_AVALON_SGDMA_DESCRIPTOR_STATUS_E_PARITY_MSK|macro|ALTERA_AVALON_SGDMA_DESCRIPTOR_STATUS_E_PARITY_MSK
DECL|ALTERA_AVALON_SGDMA_DESCRIPTOR_STATUS_E_PARITY_OFST|macro|ALTERA_AVALON_SGDMA_DESCRIPTOR_STATUS_E_PARITY_OFST
DECL|ALTERA_AVALON_SGDMA_DESCRIPTOR_STATUS_E_SYNC_MSK|macro|ALTERA_AVALON_SGDMA_DESCRIPTOR_STATUS_E_SYNC_MSK
DECL|ALTERA_AVALON_SGDMA_DESCRIPTOR_STATUS_E_SYNC_OFST|macro|ALTERA_AVALON_SGDMA_DESCRIPTOR_STATUS_E_SYNC_OFST
DECL|ALTERA_AVALON_SGDMA_DESCRIPTOR_STATUS_E_UEOP_MSK|macro|ALTERA_AVALON_SGDMA_DESCRIPTOR_STATUS_E_UEOP_MSK
DECL|ALTERA_AVALON_SGDMA_DESCRIPTOR_STATUS_E_UEOP_OFST|macro|ALTERA_AVALON_SGDMA_DESCRIPTOR_STATUS_E_UEOP_OFST
DECL|ALTERA_AVALON_SGDMA_DESCRIPTOR_STATUS_TERMINATED_BY_EOP_MSK|macro|ALTERA_AVALON_SGDMA_DESCRIPTOR_STATUS_TERMINATED_BY_EOP_MSK
DECL|ALTERA_AVALON_SGDMA_DESCRIPTOR_STATUS_TERMINATED_BY_EOP_OFST|macro|ALTERA_AVALON_SGDMA_DESCRIPTOR_STATUS_TERMINATED_BY_EOP_OFST
DECL|__ALTERA_AVALON_SGDMA_DESCRIPTOR_H__|macro|__ALTERA_AVALON_SGDMA_DESCRIPTOR_H__
DECL|actual_bytes_transferred|member|alt_u16 actual_bytes_transferred;
DECL|alt_avalon_sgdma_packed|macro|alt_avalon_sgdma_packed
DECL|alt_sgdma_descriptor|typedef|} alt_avalon_sgdma_packed alt_sgdma_descriptor;
DECL|bytes_to_transfer|member|alt_u16 bytes_to_transfer;
DECL|control|member|alt_u8 control;
DECL|next_pad|member|alt_u32 next_pad;
DECL|next|member|alt_u32 *next;
DECL|read_addr_pad|member|alt_u32 read_addr_pad;
DECL|read_addr|member|alt_u32 *read_addr;
DECL|read_burst|member|alt_u8 read_burst;
DECL|status|member|alt_u8 status;
DECL|write_addr_pad|member|alt_u32 write_addr_pad;
DECL|write_addr|member|alt_u32 *write_addr;
DECL|write_burst|member|alt_u8 write_burst;
