#-----------------------------------------------------------
# Vivado v2022.2 (64-bit)
# SW Build 3671981 on Fri Oct 14 04:59:54 MDT 2022
# IP Build 3669848 on Fri Oct 14 08:30:02 MDT 2022
# Start of session at: Fri May  3 16:05:30 2024
# Process ID: 75939
# Current directory: /home/leo_mrmd/Documents/SAPx_verilog/SAP-1/SAP1_VIVADO_PROJECT/SAP1_VIVADO_PROJECT.runs/synth_1
# Command line: vivado -log sap1_top.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source sap1_top.tcl
# Log file: /home/leo_mrmd/Documents/SAPx_verilog/SAP-1/SAP1_VIVADO_PROJECT/SAP1_VIVADO_PROJECT.runs/synth_1/sap1_top.vds
# Journal file: /home/leo_mrmd/Documents/SAPx_verilog/SAP-1/SAP1_VIVADO_PROJECT/SAP1_VIVADO_PROJECT.runs/synth_1/vivado.jou
# Running On: leo-mrmd-ThinkPad-L13, OS: Linux, CPU Frequency: 400.000 MHz, CPU Physical cores: 2, Host memory: 7918 MB
#-----------------------------------------------------------
source sap1_top.tcl -notrace
create_project: Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 1306.648 ; gain = 0.023 ; free physical = 217 ; free virtual = 2881
Command: synth_design -top sap1_top -part xc7z010clg400-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7z010'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z010'
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 4 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 75994
INFO: [Synth 8-11241] undeclared symbol 'REGCCE', assumed default net type 'wire' [/home/leo_mrmd/Vivado/2022.2/data/verilog/src/unimacro/BRAM_SINGLE_MACRO.v:2170]
---------------------------------------------------------------------------------
Starting Synthesize : Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 1664.480 ; gain = 357.832 ; free physical = 182 ; free virtual = 2341
Synthesis current peak Physical Memory [PSS] (MB): peak = 1209.655; parent = 962.697; children = 246.958
Synthesis current peak Virtual Memory [VSS] (MB): peak = 2678.008; parent = 1667.453; children = 1010.555
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'sap1_top' [/home/leo_mrmd/Documents/SAPx_verilog/SAP-1/top/sap1.v:1]
INFO: [Synth 8-6157] synthesizing module 'clock' [/home/leo_mrmd/Documents/SAPx_verilog/SAP-1/modules/clock.v:2]
INFO: [Synth 8-6155] done synthesizing module 'clock' (0#1) [/home/leo_mrmd/Documents/SAPx_verilog/SAP-1/modules/clock.v:2]
INFO: [Synth 8-6157] synthesizing module 'pc' [/home/leo_mrmd/Documents/SAPx_verilog/SAP-1/modules/pc.v:1]
INFO: [Synth 8-6155] done synthesizing module 'pc' (0#1) [/home/leo_mrmd/Documents/SAPx_verilog/SAP-1/modules/pc.v:1]
INFO: [Synth 8-6157] synthesizing module 'mar' [/home/leo_mrmd/Documents/SAPx_verilog/SAP-1/modules/mar.v:1]
INFO: [Synth 8-6155] done synthesizing module 'mar' (0#1) [/home/leo_mrmd/Documents/SAPx_verilog/SAP-1/modules/mar.v:1]
INFO: [Synth 8-6157] synthesizing module 'ram' [/home/leo_mrmd/Documents/SAPx_verilog/SAP-1/modules/ram.v:1]
INFO: [Synth 8-6155] done synthesizing module 'ram' (0#1) [/home/leo_mrmd/Documents/SAPx_verilog/SAP-1/modules/ram.v:1]
WARNING: [Synth 8-7071] port 'cen_i' of module 'ram' is unconnected for instance 'ram_inst_0' [/home/leo_mrmd/Documents/SAPx_verilog/SAP-1/top/sap1.v:97]
WARNING: [Synth 8-7023] instance 'ram_inst_0' of module 'ram' has 4 connections declared, but only 3 given [/home/leo_mrmd/Documents/SAPx_verilog/SAP-1/top/sap1.v:97]
INFO: [Synth 8-6157] synthesizing module 'register' [/home/leo_mrmd/Documents/SAPx_verilog/SAP-1/modules/register.v:2]
INFO: [Synth 8-6155] done synthesizing module 'register' (0#1) [/home/leo_mrmd/Documents/SAPx_verilog/SAP-1/modules/register.v:2]
INFO: [Synth 8-6157] synthesizing module 'controller' [/home/leo_mrmd/Documents/SAPx_verilog/SAP-1/modules/controller.v:1]
INFO: [Synth 8-155] case statement is not full and has no default [/home/leo_mrmd/Documents/SAPx_verilog/SAP-1/modules/controller.v:87]
INFO: [Synth 8-155] case statement is not full and has no default [/home/leo_mrmd/Documents/SAPx_verilog/SAP-1/modules/controller.v:130]
INFO: [Synth 8-155] case statement is not full and has no default [/home/leo_mrmd/Documents/SAPx_verilog/SAP-1/modules/controller.v:167]
INFO: [Synth 8-6155] done synthesizing module 'controller' (0#1) [/home/leo_mrmd/Documents/SAPx_verilog/SAP-1/modules/controller.v:1]
INFO: [Synth 8-6157] synthesizing module 'add_sub' [/home/leo_mrmd/Documents/SAPx_verilog/SAP-1/modules/add_sub.v:1]
INFO: [Synth 8-6155] done synthesizing module 'add_sub' (0#1) [/home/leo_mrmd/Documents/SAPx_verilog/SAP-1/modules/add_sub.v:1]
WARNING: [Synth 8-689] width (1) of port connection 'bus_o' does not match port width (8) of module 'add_sub' [/home/leo_mrmd/Documents/SAPx_verilog/SAP-1/top/sap1.v:126]
WARNING: [Synth 8-7071] port 'bus_o' of module 'register' is unconnected for instance 'out_reg_inst_0' [/home/leo_mrmd/Documents/SAPx_verilog/SAP-1/top/sap1.v:135]
WARNING: [Synth 8-7023] instance 'out_reg_inst_0' of module 'register' has 6 connections declared, but only 5 given [/home/leo_mrmd/Documents/SAPx_verilog/SAP-1/top/sap1.v:135]
INFO: [Synth 8-6157] synthesizing module 'bus_controller' [/home/leo_mrmd/Documents/SAPx_verilog/SAP-1/modules/bus_controller.v:1]
INFO: [Synth 8-6155] done synthesizing module 'bus_controller' (0#1) [/home/leo_mrmd/Documents/SAPx_verilog/SAP-1/modules/bus_controller.v:1]
WARNING: [Synth 8-689] width (8) of port connection 'instr_i' does not match port width (4) of module 'bus_controller' [/home/leo_mrmd/Documents/SAPx_verilog/SAP-1/top/sap1.v:145]
INFO: [Synth 8-6155] done synthesizing module 'sap1_top' (0#1) [/home/leo_mrmd/Documents/SAPx_verilog/SAP-1/top/sap1.v:1]
WARNING: [Synth 8-7129] Port clk_i in module ram is either unconnected or has no load
WARNING: [Synth 8-7129] Port cen_i in module ram is either unconnected or has no load
---------------------------------------------------------------------------------
Finished Synthesize : Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 1733.418 ; gain = 426.770 ; free physical = 378 ; free virtual = 2401
Synthesis current peak Physical Memory [PSS] (MB): peak = 1209.655; parent = 962.697; children = 246.958
Synthesis current peak Virtual Memory [VSS] (MB): peak = 2743.977; parent = 1733.422; children = 1010.555
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:06 ; elapsed = 00:00:07 . Memory (MB): peak = 1748.262 ; gain = 441.613 ; free physical = 373 ; free virtual = 2396
Synthesis current peak Physical Memory [PSS] (MB): peak = 1209.655; parent = 962.697; children = 246.958
Synthesis current peak Virtual Memory [VSS] (MB): peak = 2758.820; parent = 1748.266; children = 1010.555
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7z010clg400-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:06 ; elapsed = 00:00:07 . Memory (MB): peak = 1756.266 ; gain = 449.617 ; free physical = 373 ; free virtual = 2396
INFO: [Device 21-403] Loading part xc7z010clg400-1
Synthesis current peak Physical Memory [PSS] (MB): peak = 1209.655; parent = 962.697; children = 246.958
Synthesis current peak Virtual Memory [VSS] (MB): peak = 2766.824; parent = 1756.270; children = 1010.555
---------------------------------------------------------------------------------
WARNING: [Synth 8-327] inferring latch for variable 'hltn_reg' [/home/leo_mrmd/Documents/SAPx_verilog/SAP-1/modules/controller.v:66]
WARNING: [Synth 8-327] inferring latch for variable 'ctrl_word_reg' [/home/leo_mrmd/Documents/SAPx_verilog/SAP-1/modules/controller.v:53]
WARNING: [Synth 8-327] inferring latch for variable 'bus_reg' [/home/leo_mrmd/Documents/SAPx_verilog/SAP-1/modules/bus_controller.v:28]
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 1765.172 ; gain = 458.523 ; free physical = 357 ; free virtual = 2383
Synthesis current peak Physical Memory [PSS] (MB): peak = 1209.655; parent = 962.697; children = 246.958
Synthesis current peak Virtual Memory [VSS] (MB): peak = 2775.730; parent = 1765.176; children = 1010.555
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   3 Input    8 Bit       Adders := 1     
	   2 Input    4 Bit       Adders := 1     
+---Registers : 
	                8 Bit    Registers := 6     
	                6 Bit    Registers := 1     
	                4 Bit    Registers := 2     
+---Muxes : 
	   7 Input   12 Bit        Muxes := 1     
	   6 Input   12 Bit        Muxes := 5     
	   6 Input   11 Bit        Muxes := 1     
	  14 Input    8 Bit        Muxes := 1     
	   2 Input    8 Bit        Muxes := 6     
	   4 Input    8 Bit        Muxes := 1     
	   2 Input    6 Bit        Muxes := 1     
	   6 Input    1 Bit        Muxes := 1     
	   7 Input    1 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 80 (col length:40)
BRAMs: 120 (col length: RAMB18 40 RAMB36 20)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-7080] Parallel synthesis criteria is not met
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:11 ; elapsed = 00:00:13 . Memory (MB): peak = 1902.500 ; gain = 595.852 ; free physical = 236 ; free virtual = 2109
Synthesis current peak Physical Memory [PSS] (MB): peak = 1431.134; parent = 1184.545; children = 246.958
Synthesis current peak Virtual Memory [VSS] (MB): peak = 2913.059; parent = 1902.504; children = 1010.555
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:12 ; elapsed = 00:00:13 . Memory (MB): peak = 1902.500 ; gain = 595.852 ; free physical = 234 ; free virtual = 2108
Synthesis current peak Physical Memory [PSS] (MB): peak = 1434.472; parent = 1187.883; children = 246.958
Synthesis current peak Virtual Memory [VSS] (MB): peak = 2913.059; parent = 1902.504; children = 1010.555
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
WARNING: [Synth 8-3332] Sequential element (controller_inst_0/ctrl_word_reg[8]) is unused and will be removed from module sap1_top.
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:12 ; elapsed = 00:00:13 . Memory (MB): peak = 1902.500 ; gain = 595.852 ; free physical = 216 ; free virtual = 2090
Synthesis current peak Physical Memory [PSS] (MB): peak = 1435.040; parent = 1188.451; children = 246.958
Synthesis current peak Virtual Memory [VSS] (MB): peak = 2913.059; parent = 1902.504; children = 1010.555
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:16 ; elapsed = 00:00:18 . Memory (MB): peak = 1902.500 ; gain = 595.852 ; free physical = 203 ; free virtual = 2084
Synthesis current peak Physical Memory [PSS] (MB): peak = 1435.212; parent = 1188.623; children = 246.958
Synthesis current peak Virtual Memory [VSS] (MB): peak = 2913.059; parent = 1902.504; children = 1010.555
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:16 ; elapsed = 00:00:18 . Memory (MB): peak = 1902.500 ; gain = 595.852 ; free physical = 203 ; free virtual = 2084
Synthesis current peak Physical Memory [PSS] (MB): peak = 1435.212; parent = 1188.623; children = 246.958
Synthesis current peak Virtual Memory [VSS] (MB): peak = 2913.059; parent = 1902.504; children = 1010.555
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:16 ; elapsed = 00:00:18 . Memory (MB): peak = 1902.500 ; gain = 595.852 ; free physical = 203 ; free virtual = 2084
Synthesis current peak Physical Memory [PSS] (MB): peak = 1435.302; parent = 1188.713; children = 246.958
Synthesis current peak Virtual Memory [VSS] (MB): peak = 2913.059; parent = 1902.504; children = 1010.555
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:16 ; elapsed = 00:00:18 . Memory (MB): peak = 1902.500 ; gain = 595.852 ; free physical = 203 ; free virtual = 2084
Synthesis current peak Physical Memory [PSS] (MB): peak = 1435.364; parent = 1188.775; children = 246.958
Synthesis current peak Virtual Memory [VSS] (MB): peak = 2913.059; parent = 1902.504; children = 1010.555
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:16 ; elapsed = 00:00:18 . Memory (MB): peak = 1902.500 ; gain = 595.852 ; free physical = 203 ; free virtual = 2084
Synthesis current peak Physical Memory [PSS] (MB): peak = 1435.380; parent = 1188.791; children = 246.958
Synthesis current peak Virtual Memory [VSS] (MB): peak = 2913.059; parent = 1902.504; children = 1010.555
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:16 ; elapsed = 00:00:18 . Memory (MB): peak = 1902.500 ; gain = 595.852 ; free physical = 203 ; free virtual = 2084
Synthesis current peak Physical Memory [PSS] (MB): peak = 1435.396; parent = 1188.807; children = 246.958
Synthesis current peak Virtual Memory [VSS] (MB): peak = 2913.059; parent = 1902.504; children = 1010.555
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-----+------+
|      |Cell |Count |
+------+-----+------+
|1     |BUFG |     1|
|2     |LUT1 |     6|
|3     |LUT2 |    16|
|4     |LUT3 |    11|
|5     |LUT4 |     7|
|6     |LUT5 |     7|
|7     |LUT6 |    18|
|8     |FDCE |    33|
|9     |FDPE |     1|
|10    |LD   |     4|
|11    |LDC  |     4|
|12    |LDP  |     8|
|13    |IBUF |     2|
|14    |OBUF |     1|
+------+-----+------+

Report Instance Areas: 
+------+--------------------+---------------+------+
|      |Instance            |Module         |Cells |
+------+--------------------+---------------+------+
|1     |top                 |               |   119|
|2     |  acc_inst_0        |register       |     8|
|3     |  add_sub_inst_0    |add_sub        |     3|
|4     |  b_reg_inst_0      |register_0     |     1|
|5     |  bus_ctrl_inst_0   |bus_controller |     4|
|6     |  controller_inst_0 |controller     |    61|
|7     |  instr_reg_inst_0  |register_1     |    15|
|8     |  mar_inst_0        |mar            |    14|
|9     |  out_reg_inst_0    |register_2     |     1|
|10    |  pc_inst_0         |pc             |     8|
+------+--------------------+---------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:16 ; elapsed = 00:00:18 . Memory (MB): peak = 1902.500 ; gain = 595.852 ; free physical = 203 ; free virtual = 2084
Synthesis current peak Physical Memory [PSS] (MB): peak = 1435.442; parent = 1188.854; children = 246.958
Synthesis current peak Virtual Memory [VSS] (MB): peak = 2913.059; parent = 1902.504; children = 1010.555
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 13 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:16 ; elapsed = 00:00:18 . Memory (MB): peak = 1902.500 ; gain = 595.852 ; free physical = 218 ; free virtual = 2099
Synthesis Optimization Complete : Time (s): cpu = 00:00:16 ; elapsed = 00:00:18 . Memory (MB): peak = 1902.508 ; gain = 595.852 ; free physical = 218 ; free virtual = 2099
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1902.508 ; gain = 0.000 ; free physical = 312 ; free virtual = 2198
INFO: [Netlist 29-17] Analyzing 16 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1997.195 ; gain = 0.000 ; free physical = 195 ; free virtual = 2102
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 16 instances were transformed.
  LD => LDCE: 4 instances
  LDC => LDCE: 4 instances
  LDP => LDPE: 8 instances

Synth Design complete, checksum: 7f6fe99a
INFO: [Common 17-83] Releasing license: Synthesis
34 Infos, 13 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:22 ; elapsed = 00:00:20 . Memory (MB): peak = 1997.195 ; gain = 690.547 ; free physical = 372 ; free virtual = 2299
INFO: [Common 17-1381] The checkpoint '/home/leo_mrmd/Documents/SAPx_verilog/SAP-1/SAP1_VIVADO_PROJECT/SAP1_VIVADO_PROJECT.runs/synth_1/sap1_top.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file sap1_top_utilization_synth.rpt -pb sap1_top_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Fri May  3 16:06:02 2024...
