

================================================================
== Vitis HLS Report for 'object_detect_nnbw'
================================================================
* Date:           Thu May  1 18:22:48 2025

* Version:        2024.2 (Build 5238294 on Nov  8 2024)
* Project:        object_detect_nnbw
* Solution:       hls (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  7.300 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-------+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |   Interval  | Pipeline|
    |   min   |   max   |    min   |    max   |  min  | max |   Type  |
    +---------+---------+----------+----------+-------+-----+---------+
    |    32833|        ?|  0.328 ms|         ?|  32834|    ?|       no|
    +---------+---------+----------+----------+-------+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        N/A

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 1
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 22
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 11 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 10 
10 --> 11 
11 --> 12 
12 --> 13 
13 --> 14 
14 --> 15 
15 --> 16 
16 --> 17 
17 --> 18 
18 --> 19 
19 --> 20 
20 --> 21 
21 --> 22 
22 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 3.55>
ST_1 : Operation 23 [1/1] (1.00ns)   --->   "%length_r_read = read i32 @_ssdm_op_Read.s_axilite.i32, i32 %length_r"   --->   Operation 23 'read' 'length_r_read' <Predicate = true> <Delay = 1.00> <CoreInst = "s_axilite">   --->   Core 112 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_1 : Operation 24 [1/1] (1.00ns)   --->   "%output_r_read = read i64 @_ssdm_op_Read.s_axilite.i64, i64 %output_r"   --->   Operation 24 'read' 'output_r_read' <Predicate = true> <Delay = 1.00> <CoreInst = "s_axilite">   --->   Core 112 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_1 : Operation 25 [1/1] (1.00ns)   --->   "%input_r_read = read i64 @_ssdm_op_Read.s_axilite.i64, i64 %input_r"   --->   Operation 25 'read' 'input_r_read' <Predicate = true> <Delay = 1.00> <CoreInst = "s_axilite">   --->   Core 112 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_1 : Operation 26 [1/1] (0.00ns)   --->   "%local_output_loc = alloca i64 1"   --->   Operation 26 'alloca' 'local_output_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 27 [1/1] (0.00ns)   --->   "%local_output_1_loc = alloca i64 1"   --->   Operation 27 'alloca' 'local_output_1_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 28 [1/1] (0.00ns)   --->   "%local_output_2_loc = alloca i64 1"   --->   Operation 28 'alloca' 'local_output_2_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 29 [1/1] (0.00ns)   --->   "%local_output_3_loc = alloca i64 1"   --->   Operation 29 'alloca' 'local_output_3_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 30 [1/1] (0.00ns)   --->   "%hidden_333_loc = alloca i64 1"   --->   Operation 30 'alloca' 'hidden_333_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 31 [1/1] (0.00ns)   --->   "%hidden_345_loc = alloca i64 1"   --->   Operation 31 'alloca' 'hidden_345_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 32 [1/1] (0.00ns)   --->   "%hidden_357_loc = alloca i64 1"   --->   Operation 32 'alloca' 'hidden_357_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 33 [1/1] (0.00ns)   --->   "%hidden_369_loc = alloca i64 1"   --->   Operation 33 'alloca' 'hidden_369_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 34 [1/1] (0.00ns)   --->   "%hidden_3711_loc = alloca i64 1"   --->   Operation 34 'alloca' 'hidden_3711_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 35 [1/1] (0.00ns)   --->   "%hidden_3813_loc = alloca i64 1"   --->   Operation 35 'alloca' 'hidden_3813_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 36 [1/1] (0.00ns)   --->   "%hidden_3915_loc = alloca i64 1"   --->   Operation 36 'alloca' 'hidden_3915_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 37 [1/1] (0.00ns)   --->   "%hidden_4017_loc = alloca i64 1"   --->   Operation 37 'alloca' 'hidden_4017_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 38 [1/1] (0.00ns)   --->   "%hidden_4119_loc = alloca i64 1"   --->   Operation 38 'alloca' 'hidden_4119_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 39 [1/1] (0.00ns)   --->   "%hidden_4221_loc = alloca i64 1"   --->   Operation 39 'alloca' 'hidden_4221_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 40 [1/1] (0.00ns)   --->   "%hidden_4323_loc = alloca i64 1"   --->   Operation 40 'alloca' 'hidden_4323_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 41 [1/1] (0.00ns)   --->   "%hidden_4425_loc = alloca i64 1"   --->   Operation 41 'alloca' 'hidden_4425_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 42 [1/1] (0.00ns)   --->   "%hidden_4527_loc = alloca i64 1"   --->   Operation 42 'alloca' 'hidden_4527_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 43 [1/1] (0.00ns)   --->   "%hidden_4629_loc = alloca i64 1"   --->   Operation 43 'alloca' 'hidden_4629_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 44 [1/1] (0.00ns)   --->   "%hidden_4731_loc = alloca i64 1"   --->   Operation 44 'alloca' 'hidden_4731_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 45 [1/1] (0.00ns)   --->   "%hidden_4833_loc = alloca i64 1"   --->   Operation 45 'alloca' 'hidden_4833_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 46 [1/1] (0.00ns)   --->   "%hidden_4935_loc = alloca i64 1"   --->   Operation 46 'alloca' 'hidden_4935_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 47 [1/1] (0.00ns)   --->   "%hidden_5037_loc = alloca i64 1"   --->   Operation 47 'alloca' 'hidden_5037_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 48 [1/1] (0.00ns)   --->   "%hidden_5139_loc = alloca i64 1"   --->   Operation 48 'alloca' 'hidden_5139_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 49 [1/1] (0.00ns)   --->   "%hidden_5241_loc = alloca i64 1"   --->   Operation 49 'alloca' 'hidden_5241_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 50 [1/1] (0.00ns)   --->   "%hidden_5343_loc = alloca i64 1"   --->   Operation 50 'alloca' 'hidden_5343_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 51 [1/1] (0.00ns)   --->   "%hidden_5445_loc = alloca i64 1"   --->   Operation 51 'alloca' 'hidden_5445_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 52 [1/1] (0.00ns)   --->   "%hidden_5547_loc = alloca i64 1"   --->   Operation 52 'alloca' 'hidden_5547_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 53 [1/1] (0.00ns)   --->   "%hidden_5649_loc = alloca i64 1"   --->   Operation 53 'alloca' 'hidden_5649_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 54 [1/1] (0.00ns)   --->   "%hidden_5751_loc = alloca i64 1"   --->   Operation 54 'alloca' 'hidden_5751_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 55 [1/1] (0.00ns)   --->   "%hidden_5853_loc = alloca i64 1"   --->   Operation 55 'alloca' 'hidden_5853_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 56 [1/1] (0.00ns)   --->   "%hidden_5955_loc = alloca i64 1"   --->   Operation 56 'alloca' 'hidden_5955_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 57 [1/1] (0.00ns)   --->   "%hidden_6057_loc = alloca i64 1"   --->   Operation 57 'alloca' 'hidden_6057_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 58 [1/1] (0.00ns)   --->   "%hidden_6159_loc = alloca i64 1"   --->   Operation 58 'alloca' 'hidden_6159_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 59 [1/1] (0.00ns)   --->   "%hidden_6261_loc = alloca i64 1"   --->   Operation 59 'alloca' 'hidden_6261_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 60 [1/1] (0.00ns)   --->   "%hidden_6363_loc = alloca i64 1"   --->   Operation 60 'alloca' 'hidden_6363_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 61 [1/1] (0.00ns)   --->   "%hidden_6465_loc = alloca i64 1"   --->   Operation 61 'alloca' 'hidden_6465_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 62 [1/1] (0.00ns)   --->   "%local_input = alloca i64 1" [../nn.cpp:24]   --->   Operation 62 'alloca' 'local_input' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 63 [1/1] (2.55ns)   --->   "%icmp_ln34 = icmp_eq  i32 %length_r_read, i32 0" [../nn.cpp:34]   --->   Operation 63 'icmp' 'icmp_ln34' <Predicate = true> <Delay = 2.55> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>

State 2 <SV = 1> <Delay = 7.30>
ST_2 : Operation 64 [1/1] (0.00ns)   --->   "%spectopmodule_ln13 = spectopmodule void @_ssdm_op_SpecTopModule, void @empty_6" [../nn.cpp:13]   --->   Operation 64 'spectopmodule' 'spectopmodule_ln13' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 65 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %gmem, void @empty_9, i32 0, i32 0, void @empty_8, i32 0, i32 1024, void @empty_11, void @empty_12, void @empty_8, i32 16, i32 16, i32 16, i32 16, void @empty_8, void @empty_8, i32 4294967295, i32 0, i32 0"   --->   Operation 65 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 66 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i16 %gmem"   --->   Operation 66 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 67 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %input_r, void @empty, i32 0, i32 0, void @empty_8, i32 0, i32 0, void @empty_0, void @empty_1, void @empty_8, i32 0, i32 0, i32 0, i32 0, void @empty_8, void @empty_2, i32 4294967295, i32 0, i32 0"   --->   Operation 67 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 68 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %input_r, void @empty_3, i32 0, i32 0, void @empty_8, i32 0, i32 0, void @empty_8, void @empty_8, void @empty_8, i32 0, i32 0, i32 0, i32 0, void @empty_8, void @empty_2, i32 4294967295, i32 0, i32 0"   --->   Operation 68 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 69 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %output_r, void @empty, i32 0, i32 0, void @empty_8, i32 0, i32 0, void @empty_0, void @empty_4, void @empty_8, i32 0, i32 0, i32 0, i32 0, void @empty_8, void @empty_2, i32 4294967295, i32 0, i32 0"   --->   Operation 69 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 70 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %output_r, void @empty_3, i32 0, i32 0, void @empty_8, i32 0, i32 0, void @empty_8, void @empty_8, void @empty_8, i32 0, i32 0, i32 0, i32 0, void @empty_8, void @empty_2, i32 4294967295, i32 0, i32 0"   --->   Operation 70 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 71 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %length_r"   --->   Operation 71 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 72 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %length_r, void @empty, i32 4294967295, i32 4294967295, void @empty_10, i32 0, i32 0, void @empty_0, void @empty_5, void @empty_8, i32 0, i32 0, i32 0, i32 0, void @empty_8, void @empty_8, i32 4294967295, i32 0, i32 0"   --->   Operation 72 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 73 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %length_r, void @empty_3, i32 4294967295, i32 4294967295, void @empty_8, i32 0, i32 0, void @empty_8, void @empty_8, void @empty_8, i32 0, i32 0, i32 0, i32 0, void @empty_8, void @empty_8, i32 4294967295, i32 0, i32 0"   --->   Operation 73 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 74 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 0, void @empty, i32 0, i32 0, void @empty_8, i32 0, i32 0, void @empty_0, void @empty_8, void @empty_8, i32 0, i32 0, i32 0, i32 0, void @empty_8, void @empty_8, i32 4294967295, i32 0, i32 0"   --->   Operation 74 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 75 [1/1] (0.00ns)   --->   "%sext_ln34 = sext i32 %length_r_read" [../nn.cpp:34]   --->   Operation 75 'sext' 'sext_ln34' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 76 [1/1] (0.00ns)   --->   "%zext_ln34 = zext i63 %sext_ln34" [../nn.cpp:34]   --->   Operation 76 'zext' 'zext_ln34' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 77 [1/1] (0.00ns)   --->   "%br_ln34 = br i1 %icmp_ln34, void %loop-memcpy-expansion.preheader, void %VITIS_LOOP_38_1" [../nn.cpp:34]   --->   Operation 77 'br' 'br_ln34' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 78 [1/1] (0.00ns)   --->   "%p_cast = partselect i63 @_ssdm_op_PartSelect.i63.i64.i32.i32, i64 %input_r_read, i32 1, i32 63"   --->   Operation 78 'partselect' 'p_cast' <Predicate = (!icmp_ln34)> <Delay = 0.00>
ST_2 : Operation 79 [1/1] (0.00ns)   --->   "%p_cast_cast = sext i63 %p_cast"   --->   Operation 79 'sext' 'p_cast_cast' <Predicate = (!icmp_ln34)> <Delay = 0.00>
ST_2 : Operation 80 [1/1] (0.00ns)   --->   "%gmem_addr = getelementptr i16 %gmem, i64 %p_cast_cast"   --->   Operation 80 'getelementptr' 'gmem_addr' <Predicate = (!icmp_ln34)> <Delay = 0.00>
ST_2 : Operation 81 [8/8] (7.30ns)   --->   "%empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i16, i16 %gmem_addr, i64 %zext_ln34" [../nn.cpp:34]   --->   Operation 81 'readreq' 'empty' <Predicate = (!icmp_ln34)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 3 <SV = 2> <Delay = 7.30>
ST_3 : Operation 82 [7/8] (7.30ns)   --->   "%empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i16, i16 %gmem_addr, i64 %zext_ln34" [../nn.cpp:34]   --->   Operation 82 'readreq' 'empty' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 4 <SV = 3> <Delay = 7.30>
ST_4 : Operation 83 [6/8] (7.30ns)   --->   "%empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i16, i16 %gmem_addr, i64 %zext_ln34" [../nn.cpp:34]   --->   Operation 83 'readreq' 'empty' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 5 <SV = 4> <Delay = 7.30>
ST_5 : Operation 84 [5/8] (7.30ns)   --->   "%empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i16, i16 %gmem_addr, i64 %zext_ln34" [../nn.cpp:34]   --->   Operation 84 'readreq' 'empty' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 6 <SV = 5> <Delay = 7.30>
ST_6 : Operation 85 [4/8] (7.30ns)   --->   "%empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i16, i16 %gmem_addr, i64 %zext_ln34" [../nn.cpp:34]   --->   Operation 85 'readreq' 'empty' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 7 <SV = 6> <Delay = 7.30>
ST_7 : Operation 86 [3/8] (7.30ns)   --->   "%empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i16, i16 %gmem_addr, i64 %zext_ln34" [../nn.cpp:34]   --->   Operation 86 'readreq' 'empty' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 8 <SV = 7> <Delay = 7.30>
ST_8 : Operation 87 [2/8] (7.30ns)   --->   "%empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i16, i16 %gmem_addr, i64 %zext_ln34" [../nn.cpp:34]   --->   Operation 87 'readreq' 'empty' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 9 <SV = 8> <Delay = 7.30>
ST_9 : Operation 88 [1/8] (7.30ns)   --->   "%empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i16, i16 %gmem_addr, i64 %zext_ln34" [../nn.cpp:34]   --->   Operation 88 'readreq' 'empty' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 10 <SV = 9> <Delay = 7.30>
ST_10 : Operation 89 [2/2] (7.30ns)   --->   "%call_ln0 = call void @object_detect_nnbw_Pipeline_1, i16 %gmem, i63 %p_cast, i16 %local_input, i32 %length_r_read"   --->   Operation 89 'call' 'call_ln0' <Predicate = true> <Delay = 7.30> <CoreType = "Generic">   --->   Generic Core

State 11 <SV = 10> <Delay = 0.00>
ST_11 : Operation 90 [1/2] (0.00ns)   --->   "%call_ln0 = call void @object_detect_nnbw_Pipeline_1, i16 %gmem, i63 %p_cast, i16 %local_input, i32 %length_r_read"   --->   Operation 90 'call' 'call_ln0' <Predicate = (!icmp_ln34)> <Delay = 0.00> <CoreType = "Generic">   --->   Generic Core
ST_11 : Operation 91 [1/1] (0.00ns)   --->   "%br_ln0 = br void %VITIS_LOOP_38_1"   --->   Operation 91 'br' 'br_ln0' <Predicate = (!icmp_ln34)> <Delay = 0.00>
ST_11 : Operation 92 [1/1] (0.00ns)   --->   "%trunc_ln1 = partselect i63 @_ssdm_op_PartSelect.i63.i64.i32.i32, i64 %output_r_read, i32 1, i32 63" [../nn.cpp:70]   --->   Operation 92 'partselect' 'trunc_ln1' <Predicate = true> <Delay = 0.00>

State 12 <SV = 11> <Delay = 0.00>
ST_12 : Operation 93 [2/2] (0.00ns)   --->   "%call_ln0 = call void @object_detect_nnbw_Pipeline_VITIS_LOOP_38_1_VITIS_LOOP_42_2, i16 %local_input, i16 %hidden_6465_loc, i16 %hidden_6363_loc, i16 %hidden_6261_loc, i16 %hidden_6159_loc, i16 %hidden_6057_loc, i16 %hidden_5955_loc, i16 %hidden_5853_loc, i16 %hidden_5751_loc, i16 %hidden_5649_loc, i16 %hidden_5547_loc, i16 %hidden_5445_loc, i16 %hidden_5343_loc, i16 %hidden_5241_loc, i16 %hidden_5139_loc, i16 %hidden_5037_loc, i16 %hidden_4935_loc, i16 %hidden_4833_loc, i16 %hidden_4731_loc, i16 %hidden_4629_loc, i16 %hidden_4527_loc, i16 %hidden_4425_loc, i16 %hidden_4323_loc, i16 %hidden_4221_loc, i16 %hidden_4119_loc, i16 %hidden_4017_loc, i16 %hidden_3915_loc, i16 %hidden_3813_loc, i16 %hidden_3711_loc, i16 %hidden_369_loc, i16 %hidden_357_loc, i16 %hidden_345_loc, i16 %hidden_333_loc, i16 %w1, i16 %b1"   --->   Operation 93 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Generic Core

State 13 <SV = 12> <Delay = 0.00>
ST_13 : Operation 94 [1/2] (0.00ns)   --->   "%call_ln0 = call void @object_detect_nnbw_Pipeline_VITIS_LOOP_38_1_VITIS_LOOP_42_2, i16 %local_input, i16 %hidden_6465_loc, i16 %hidden_6363_loc, i16 %hidden_6261_loc, i16 %hidden_6159_loc, i16 %hidden_6057_loc, i16 %hidden_5955_loc, i16 %hidden_5853_loc, i16 %hidden_5751_loc, i16 %hidden_5649_loc, i16 %hidden_5547_loc, i16 %hidden_5445_loc, i16 %hidden_5343_loc, i16 %hidden_5241_loc, i16 %hidden_5139_loc, i16 %hidden_5037_loc, i16 %hidden_4935_loc, i16 %hidden_4833_loc, i16 %hidden_4731_loc, i16 %hidden_4629_loc, i16 %hidden_4527_loc, i16 %hidden_4425_loc, i16 %hidden_4323_loc, i16 %hidden_4221_loc, i16 %hidden_4119_loc, i16 %hidden_4017_loc, i16 %hidden_3915_loc, i16 %hidden_3813_loc, i16 %hidden_3711_loc, i16 %hidden_369_loc, i16 %hidden_357_loc, i16 %hidden_345_loc, i16 %hidden_333_loc, i16 %w1, i16 %b1"   --->   Operation 94 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Generic Core

State 14 <SV = 13> <Delay = 0.00>
ST_14 : Operation 95 [1/1] (0.00ns)   --->   "%hidden_6465_loc_load = load i16 %hidden_6465_loc"   --->   Operation 95 'load' 'hidden_6465_loc_load' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 96 [1/1] (0.00ns)   --->   "%hidden_6363_loc_load = load i16 %hidden_6363_loc"   --->   Operation 96 'load' 'hidden_6363_loc_load' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 97 [1/1] (0.00ns)   --->   "%hidden_6261_loc_load = load i16 %hidden_6261_loc"   --->   Operation 97 'load' 'hidden_6261_loc_load' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 98 [1/1] (0.00ns)   --->   "%hidden_6159_loc_load = load i16 %hidden_6159_loc"   --->   Operation 98 'load' 'hidden_6159_loc_load' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 99 [1/1] (0.00ns)   --->   "%hidden_6057_loc_load = load i16 %hidden_6057_loc"   --->   Operation 99 'load' 'hidden_6057_loc_load' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 100 [1/1] (0.00ns)   --->   "%hidden_5955_loc_load = load i16 %hidden_5955_loc"   --->   Operation 100 'load' 'hidden_5955_loc_load' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 101 [1/1] (0.00ns)   --->   "%hidden_5853_loc_load = load i16 %hidden_5853_loc"   --->   Operation 101 'load' 'hidden_5853_loc_load' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 102 [1/1] (0.00ns)   --->   "%hidden_5751_loc_load = load i16 %hidden_5751_loc"   --->   Operation 102 'load' 'hidden_5751_loc_load' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 103 [1/1] (0.00ns)   --->   "%hidden_5649_loc_load = load i16 %hidden_5649_loc"   --->   Operation 103 'load' 'hidden_5649_loc_load' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 104 [1/1] (0.00ns)   --->   "%hidden_5547_loc_load = load i16 %hidden_5547_loc"   --->   Operation 104 'load' 'hidden_5547_loc_load' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 105 [1/1] (0.00ns)   --->   "%hidden_5445_loc_load = load i16 %hidden_5445_loc"   --->   Operation 105 'load' 'hidden_5445_loc_load' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 106 [1/1] (0.00ns)   --->   "%hidden_5343_loc_load = load i16 %hidden_5343_loc"   --->   Operation 106 'load' 'hidden_5343_loc_load' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 107 [1/1] (0.00ns)   --->   "%hidden_5241_loc_load = load i16 %hidden_5241_loc"   --->   Operation 107 'load' 'hidden_5241_loc_load' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 108 [1/1] (0.00ns)   --->   "%hidden_5139_loc_load = load i16 %hidden_5139_loc"   --->   Operation 108 'load' 'hidden_5139_loc_load' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 109 [1/1] (0.00ns)   --->   "%hidden_5037_loc_load = load i16 %hidden_5037_loc"   --->   Operation 109 'load' 'hidden_5037_loc_load' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 110 [1/1] (0.00ns)   --->   "%hidden_4935_loc_load = load i16 %hidden_4935_loc"   --->   Operation 110 'load' 'hidden_4935_loc_load' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 111 [1/1] (0.00ns)   --->   "%hidden_4833_loc_load = load i16 %hidden_4833_loc"   --->   Operation 111 'load' 'hidden_4833_loc_load' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 112 [1/1] (0.00ns)   --->   "%hidden_4731_loc_load = load i16 %hidden_4731_loc"   --->   Operation 112 'load' 'hidden_4731_loc_load' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 113 [1/1] (0.00ns)   --->   "%hidden_4629_loc_load = load i16 %hidden_4629_loc"   --->   Operation 113 'load' 'hidden_4629_loc_load' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 114 [1/1] (0.00ns)   --->   "%hidden_4527_loc_load = load i16 %hidden_4527_loc"   --->   Operation 114 'load' 'hidden_4527_loc_load' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 115 [1/1] (0.00ns)   --->   "%hidden_4425_loc_load = load i16 %hidden_4425_loc"   --->   Operation 115 'load' 'hidden_4425_loc_load' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 116 [1/1] (0.00ns)   --->   "%hidden_4323_loc_load = load i16 %hidden_4323_loc"   --->   Operation 116 'load' 'hidden_4323_loc_load' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 117 [1/1] (0.00ns)   --->   "%hidden_4221_loc_load = load i16 %hidden_4221_loc"   --->   Operation 117 'load' 'hidden_4221_loc_load' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 118 [1/1] (0.00ns)   --->   "%hidden_4119_loc_load = load i16 %hidden_4119_loc"   --->   Operation 118 'load' 'hidden_4119_loc_load' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 119 [1/1] (0.00ns)   --->   "%hidden_4017_loc_load = load i16 %hidden_4017_loc"   --->   Operation 119 'load' 'hidden_4017_loc_load' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 120 [1/1] (0.00ns)   --->   "%hidden_3915_loc_load = load i16 %hidden_3915_loc"   --->   Operation 120 'load' 'hidden_3915_loc_load' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 121 [1/1] (0.00ns)   --->   "%hidden_3813_loc_load = load i16 %hidden_3813_loc"   --->   Operation 121 'load' 'hidden_3813_loc_load' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 122 [1/1] (0.00ns)   --->   "%hidden_3711_loc_load = load i16 %hidden_3711_loc"   --->   Operation 122 'load' 'hidden_3711_loc_load' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 123 [1/1] (0.00ns)   --->   "%hidden_369_loc_load = load i16 %hidden_369_loc"   --->   Operation 123 'load' 'hidden_369_loc_load' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 124 [1/1] (0.00ns)   --->   "%hidden_357_loc_load = load i16 %hidden_357_loc"   --->   Operation 124 'load' 'hidden_357_loc_load' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 125 [1/1] (0.00ns)   --->   "%hidden_345_loc_load = load i16 %hidden_345_loc"   --->   Operation 125 'load' 'hidden_345_loc_load' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 126 [1/1] (0.00ns)   --->   "%hidden_333_loc_load = load i16 %hidden_333_loc"   --->   Operation 126 'load' 'hidden_333_loc_load' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 127 [2/2] (0.00ns)   --->   "%call_ln0 = call void @object_detect_nnbw_Pipeline_VITIS_LOOP_54_3, i16 %hidden_333_loc_load, i16 %hidden_345_loc_load, i16 %hidden_357_loc_load, i16 %hidden_369_loc_load, i16 %hidden_3711_loc_load, i16 %hidden_3813_loc_load, i16 %hidden_3915_loc_load, i16 %hidden_4017_loc_load, i16 %hidden_4119_loc_load, i16 %hidden_4221_loc_load, i16 %hidden_4323_loc_load, i16 %hidden_4425_loc_load, i16 %hidden_4527_loc_load, i16 %hidden_4629_loc_load, i16 %hidden_4731_loc_load, i16 %hidden_4833_loc_load, i16 %hidden_4935_loc_load, i16 %hidden_5037_loc_load, i16 %hidden_5139_loc_load, i16 %hidden_5241_loc_load, i16 %hidden_5343_loc_load, i16 %hidden_5445_loc_load, i16 %hidden_5547_loc_load, i16 %hidden_5649_loc_load, i16 %hidden_5751_loc_load, i16 %hidden_5853_loc_load, i16 %hidden_5955_loc_load, i16 %hidden_6057_loc_load, i16 %hidden_6159_loc_load, i16 %hidden_6261_loc_load, i16 %hidden_6363_loc_load, i16 %hidden_6465_loc_load, i16 %local_output_3_loc, i16 %local_output_2_loc, i16 %local_output_1_loc, i16 %local_output_loc, i16 %w2_0, i16 %w2_1, i16 %w2_2, i16 %w2_3, i16 %w2_4, i16 %w2_5, i15 %w2_6, i16 %w2_7, i16 %w2_8, i16 %w2_9, i15 %w2_10, i15 %w2_11, i16 %w2_12, i16 %w2_13, i16 %w2_14, i16 %w2_15, i16 %w2_16, i16 %w2_17, i16 %w2_18, i16 %w2_19, i16 %w2_20, i16 %w2_21, i16 %w2_22, i15 %w2_23, i16 %w2_24, i16 %w2_25, i16 %w2_26, i16 %w2_27, i15 %w2_28, i16 %w2_29, i16 %w2_30, i16 %w2_31"   --->   Operation 127 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Generic Core

State 15 <SV = 14> <Delay = 7.30>
ST_15 : Operation 128 [1/2] (0.00ns)   --->   "%call_ln0 = call void @object_detect_nnbw_Pipeline_VITIS_LOOP_54_3, i16 %hidden_333_loc_load, i16 %hidden_345_loc_load, i16 %hidden_357_loc_load, i16 %hidden_369_loc_load, i16 %hidden_3711_loc_load, i16 %hidden_3813_loc_load, i16 %hidden_3915_loc_load, i16 %hidden_4017_loc_load, i16 %hidden_4119_loc_load, i16 %hidden_4221_loc_load, i16 %hidden_4323_loc_load, i16 %hidden_4425_loc_load, i16 %hidden_4527_loc_load, i16 %hidden_4629_loc_load, i16 %hidden_4731_loc_load, i16 %hidden_4833_loc_load, i16 %hidden_4935_loc_load, i16 %hidden_5037_loc_load, i16 %hidden_5139_loc_load, i16 %hidden_5241_loc_load, i16 %hidden_5343_loc_load, i16 %hidden_5445_loc_load, i16 %hidden_5547_loc_load, i16 %hidden_5649_loc_load, i16 %hidden_5751_loc_load, i16 %hidden_5853_loc_load, i16 %hidden_5955_loc_load, i16 %hidden_6057_loc_load, i16 %hidden_6159_loc_load, i16 %hidden_6261_loc_load, i16 %hidden_6363_loc_load, i16 %hidden_6465_loc_load, i16 %local_output_3_loc, i16 %local_output_2_loc, i16 %local_output_1_loc, i16 %local_output_loc, i16 %w2_0, i16 %w2_1, i16 %w2_2, i16 %w2_3, i16 %w2_4, i16 %w2_5, i15 %w2_6, i16 %w2_7, i16 %w2_8, i16 %w2_9, i15 %w2_10, i15 %w2_11, i16 %w2_12, i16 %w2_13, i16 %w2_14, i16 %w2_15, i16 %w2_16, i16 %w2_17, i16 %w2_18, i16 %w2_19, i16 %w2_20, i16 %w2_21, i16 %w2_22, i15 %w2_23, i16 %w2_24, i16 %w2_25, i16 %w2_26, i16 %w2_27, i15 %w2_28, i16 %w2_29, i16 %w2_30, i16 %w2_31"   --->   Operation 128 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Generic Core
ST_15 : Operation 129 [1/1] (0.00ns)   --->   "%sext_ln70 = sext i63 %trunc_ln1" [../nn.cpp:70]   --->   Operation 129 'sext' 'sext_ln70' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 130 [1/1] (0.00ns)   --->   "%gmem_addr_1 = getelementptr i16 %gmem, i64 %sext_ln70" [../nn.cpp:70]   --->   Operation 130 'getelementptr' 'gmem_addr_1' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 131 [1/1] (7.30ns)   --->   "%empty_22 = writereq i1 @_ssdm_op_WriteReq.m_axi.p1i16, i16 %gmem_addr_1, i64 4" [../nn.cpp:70]   --->   Operation 131 'writereq' 'empty_22' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 9> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 16 <SV = 15> <Delay = 1.82>
ST_16 : Operation 132 [1/1] (0.00ns)   --->   "%local_output_3_loc_load = load i16 %local_output_3_loc"   --->   Operation 132 'load' 'local_output_3_loc_load' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 133 [1/1] (0.00ns)   --->   "%local_output_2_loc_load = load i16 %local_output_2_loc"   --->   Operation 133 'load' 'local_output_2_loc_load' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 134 [1/1] (0.00ns)   --->   "%local_output_1_loc_load = load i16 %local_output_1_loc"   --->   Operation 134 'load' 'local_output_1_loc_load' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 135 [1/1] (0.00ns)   --->   "%local_output_loc_load = load i16 %local_output_loc"   --->   Operation 135 'load' 'local_output_loc_load' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 136 [2/2] (1.82ns)   --->   "%call_ln70 = call void @object_detect_nnbw_Pipeline_4, i16 %gmem, i63 %trunc_ln1, i16 %local_output_loc_load, i16 %local_output_1_loc_load, i16 %local_output_2_loc_load, i16 %local_output_3_loc_load" [../nn.cpp:70]   --->   Operation 136 'call' 'call_ln70' <Predicate = true> <Delay = 1.82> <CoreType = "Generic">   --->   Generic Core

State 17 <SV = 16> <Delay = 4.82>
ST_17 : Operation 137 [1/2] (4.82ns)   --->   "%call_ln70 = call void @object_detect_nnbw_Pipeline_4, i16 %gmem, i63 %trunc_ln1, i16 %local_output_loc_load, i16 %local_output_1_loc_load, i16 %local_output_2_loc_load, i16 %local_output_3_loc_load" [../nn.cpp:70]   --->   Operation 137 'call' 'call_ln70' <Predicate = true> <Delay = 4.82> <CoreType = "Generic">   --->   Generic Core

State 18 <SV = 17> <Delay = 7.30>
ST_18 : Operation 138 [5/5] (7.30ns)   --->   "%empty_23 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i16, i16 %gmem_addr_1" [../nn.cpp:72]   --->   Operation 138 'writeresp' 'empty_23' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 3> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 19 <SV = 18> <Delay = 7.30>
ST_19 : Operation 139 [4/5] (7.30ns)   --->   "%empty_23 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i16, i16 %gmem_addr_1" [../nn.cpp:72]   --->   Operation 139 'writeresp' 'empty_23' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 3> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 20 <SV = 19> <Delay = 7.30>
ST_20 : Operation 140 [3/5] (7.30ns)   --->   "%empty_23 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i16, i16 %gmem_addr_1" [../nn.cpp:72]   --->   Operation 140 'writeresp' 'empty_23' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 3> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 21 <SV = 20> <Delay = 7.30>
ST_21 : Operation 141 [2/5] (7.30ns)   --->   "%empty_23 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i16, i16 %gmem_addr_1" [../nn.cpp:72]   --->   Operation 141 'writeresp' 'empty_23' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 3> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 22 <SV = 21> <Delay = 7.30>
ST_22 : Operation 142 [1/5] (7.30ns)   --->   "%empty_23 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i16, i16 %gmem_addr_1" [../nn.cpp:72]   --->   Operation 142 'writeresp' 'empty_23' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 3> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_22 : Operation 143 [1/1] (0.00ns)   --->   "%ret_ln72 = ret" [../nn.cpp:72]   --->   Operation 143 'ret' 'ret_ln72' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 10.000ns, clock uncertainty: 2.700ns.

 <State 1>: 3.552ns
The critical path consists of the following:
	s_axi read operation ('length_r_read') on port 'length_r' [39]  (1.000 ns)
	'icmp' operation 1 bit ('icmp_ln34', ../nn.cpp:34) [92]  (2.552 ns)

 <State 2>: 7.300ns
The critical path consists of the following:
	bus request operation ('empty', ../nn.cpp:34) on port 'gmem' (../nn.cpp:34) [98]  (7.300 ns)

 <State 3>: 7.300ns
The critical path consists of the following:
	bus request operation ('empty', ../nn.cpp:34) on port 'gmem' (../nn.cpp:34) [98]  (7.300 ns)

 <State 4>: 7.300ns
The critical path consists of the following:
	bus request operation ('empty', ../nn.cpp:34) on port 'gmem' (../nn.cpp:34) [98]  (7.300 ns)

 <State 5>: 7.300ns
The critical path consists of the following:
	bus request operation ('empty', ../nn.cpp:34) on port 'gmem' (../nn.cpp:34) [98]  (7.300 ns)

 <State 6>: 7.300ns
The critical path consists of the following:
	bus request operation ('empty', ../nn.cpp:34) on port 'gmem' (../nn.cpp:34) [98]  (7.300 ns)

 <State 7>: 7.300ns
The critical path consists of the following:
	bus request operation ('empty', ../nn.cpp:34) on port 'gmem' (../nn.cpp:34) [98]  (7.300 ns)

 <State 8>: 7.300ns
The critical path consists of the following:
	bus request operation ('empty', ../nn.cpp:34) on port 'gmem' (../nn.cpp:34) [98]  (7.300 ns)

 <State 9>: 7.300ns
The critical path consists of the following:
	bus request operation ('empty', ../nn.cpp:34) on port 'gmem' (../nn.cpp:34) [98]  (7.300 ns)

 <State 10>: 7.300ns
The critical path consists of the following:
	'call' operation 0 bit ('call_ln0') to 'object_detect_nnbw_Pipeline_1' [99]  (7.300 ns)

 <State 11>: 0.000ns
The critical path consists of the following:

 <State 12>: 0.000ns
The critical path consists of the following:

 <State 13>: 0.000ns
The critical path consists of the following:

 <State 14>: 0.000ns
The critical path consists of the following:

 <State 15>: 7.300ns
The critical path consists of the following:
	'getelementptr' operation 16 bit ('gmem_addr_1', ../nn.cpp:70) [142]  (0.000 ns)
	bus request operation ('empty_22', ../nn.cpp:70) on port 'gmem' (../nn.cpp:70) [143]  (7.300 ns)

 <State 16>: 1.827ns
The critical path consists of the following:
	'load' operation 16 bit ('local_output_3_loc_load') on local variable 'local_output_3_loc' [136]  (0.000 ns)
	'call' operation 0 bit ('call_ln70', ../nn.cpp:70) to 'object_detect_nnbw_Pipeline_4' [144]  (1.827 ns)

 <State 17>: 4.826ns
The critical path consists of the following:
	'call' operation 0 bit ('call_ln70', ../nn.cpp:70) to 'object_detect_nnbw_Pipeline_4' [144]  (4.826 ns)

 <State 18>: 7.300ns
The critical path consists of the following:
	bus response operation ('empty_23', ../nn.cpp:72) on port 'gmem' (../nn.cpp:72) [145]  (7.300 ns)

 <State 19>: 7.300ns
The critical path consists of the following:
	bus response operation ('empty_23', ../nn.cpp:72) on port 'gmem' (../nn.cpp:72) [145]  (7.300 ns)

 <State 20>: 7.300ns
The critical path consists of the following:
	bus response operation ('empty_23', ../nn.cpp:72) on port 'gmem' (../nn.cpp:72) [145]  (7.300 ns)

 <State 21>: 7.300ns
The critical path consists of the following:
	bus response operation ('empty_23', ../nn.cpp:72) on port 'gmem' (../nn.cpp:72) [145]  (7.300 ns)

 <State 22>: 7.300ns
The critical path consists of the following:
	bus response operation ('empty_23', ../nn.cpp:72) on port 'gmem' (../nn.cpp:72) [145]  (7.300 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11
	State 12
	State 13
	State 14
	State 15
	State 16
	State 17
	State 18
	State 19
	State 20
	State 21
	State 22


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
