<!DOCTYPE html><html lang="en"><head><meta charset="utf-8"><meta name="viewport" content="width=device-width, initial-scale=1.0"><meta name="generator" content="rustdoc"><meta name="description" content="Structured Extended Feature Identifiers (LEAF=0x07)."><title>ExtendedFeatures in raw_cpuid - Rust</title><script>if(window.location.protocol!=="file:")document.head.insertAdjacentHTML("beforeend","SourceSerif4-Regular-46f98efaafac5295.ttf.woff2,FiraSans-Regular-018c141bf0843ffd.woff2,FiraSans-Medium-8f9a781e4970d388.woff2,SourceCodePro-Regular-562dcc5011b6de7d.ttf.woff2,SourceCodePro-Semibold-d899c5a5c4aeb14a.ttf.woff2".split(",").map(f=>`<link rel="preload" as="font" type="font/woff2" crossorigin href="../static.files/${f}">`).join(""))</script><link rel="stylesheet" href="../static.files/normalize-76eba96aa4d2e634.css"><link rel="stylesheet" href="../static.files/rustdoc-405f8b29f52305f8.css"><meta name="rustdoc-vars" data-root-path="../" data-static-root-path="../static.files/" data-current-crate="raw_cpuid" data-themes="" data-resource-suffix="" data-rustdoc-version="1.83.0-nightly (26b5599e4 2024-09-06)" data-channel="nightly" data-search-js="search-a99f1315e7cc5121.js" data-settings-js="settings-7e3bb6c46e92e77c.js" ><script src="../static.files/storage-29b1d5a9048d38fe.js"></script><script defer src="sidebar-items.js"></script><script defer src="../static.files/main-14659ec02b58af51.js"></script><noscript><link rel="stylesheet" href="../static.files/noscript-40f72c9259523cb3.css"></noscript><link rel="alternate icon" type="image/png" href="../static.files/favicon-32x32-422f7d1d52889060.png"><link rel="icon" type="image/svg+xml" href="../static.files/favicon-2c020d218678b618.svg"></head><body class="rustdoc struct"><!--[if lte IE 11]><div class="warning">This old browser is unsupported and will most likely display funky things.</div><![endif]--><nav class="mobile-topbar"><button class="sidebar-menu-toggle" title="show sidebar"></button></nav><nav class="sidebar"><div class="sidebar-crate"><h2><a href="../raw_cpuid/index.html">raw_<wbr>cpuid</a><span class="version">11.0.1</span></h2></div><div class="sidebar-elems"><section id="rustdoc-toc"><h2 class="location"><a href="#">Extended<wbr>Features</a></h2><h3><a href="#">Sections</a></h3><ul class="block top-toc"><li><a href="#platforms" title="Platforms">Platforms</a></li></ul><h3><a href="#implementations">Methods</a></h3><ul class="block method"><li><a href="#method.has_adx" title="has_adx">has_adx</a></li><li><a href="#method.has_av512vbmi2" title="has_av512vbmi2">has_av512vbmi2</a></li><li><a href="#method.has_avx2" title="has_avx2">has_avx2</a></li><li><a href="#method.has_avx512_ifma" title="has_avx512_ifma">has_avx512_ifma</a></li><li><a href="#method.has_avx512bitalg" title="has_avx512bitalg">has_avx512bitalg</a></li><li><a href="#method.has_avx512bw" title="has_avx512bw">has_avx512bw</a></li><li><a href="#method.has_avx512cd" title="has_avx512cd">has_avx512cd</a></li><li><a href="#method.has_avx512dq" title="has_avx512dq">has_avx512dq</a></li><li><a href="#method.has_avx512er" title="has_avx512er">has_avx512er</a></li><li><a href="#method.has_avx512f" title="has_avx512f">has_avx512f</a></li><li><a href="#method.has_avx512pf" title="has_avx512pf">has_avx512pf</a></li><li><a href="#method.has_avx512vl" title="has_avx512vl">has_avx512vl</a></li><li><a href="#method.has_avx512vnni" title="has_avx512vnni">has_avx512vnni</a></li><li><a href="#method.has_avx512vpopcntdq" title="has_avx512vpopcntdq">has_avx512vpopcntdq</a></li><li><a href="#method.has_bmi1" title="has_bmi1">has_bmi1</a></li><li><a href="#method.has_bmi2" title="has_bmi2">has_bmi2</a></li><li><a href="#method.has_cet_ss" title="has_cet_ss">has_cet_ss</a></li><li><a href="#method.has_clflushopt" title="has_clflushopt">has_clflushopt</a></li><li><a href="#method.has_clwb" title="has_clwb">has_clwb</a></li><li><a href="#method.has_fdp" title="has_fdp">has_fdp</a></li><li><a href="#method.has_fpu_cs_ds_deprecated" title="has_fpu_cs_ds_deprecated">has_fpu_cs_ds_deprecated</a></li><li><a href="#method.has_fsgsbase" title="has_fsgsbase">has_fsgsbase</a></li><li><a href="#method.has_gfni" title="has_gfni">has_gfni</a></li><li><a href="#method.has_hle" title="has_hle">has_hle</a></li><li><a href="#method.has_invpcid" title="has_invpcid">has_invpcid</a></li><li><a href="#method.has_la57" title="has_la57">has_la57</a></li><li><a href="#method.has_mpx" title="has_mpx">has_mpx</a></li><li><a href="#method.has_ospke" title="has_ospke">has_ospke</a></li><li><a href="#method.has_pku" title="has_pku">has_pku</a></li><li><a href="#method.has_prefetchwt1" title="has_prefetchwt1">has_prefetchwt1</a></li><li><a href="#method.has_processor_trace" title="has_processor_trace">has_processor_trace</a></li><li><a href="#method.has_rdpid" title="has_rdpid">has_rdpid</a></li><li><a href="#method.has_rdseed" title="has_rdseed">has_rdseed</a></li><li><a href="#method.has_rdta" title="has_rdta">has_rdta</a></li><li><a href="#method.has_rdtm" title="has_rdtm">has_rdtm</a></li><li><a href="#method.has_rep_movsb_stosb" title="has_rep_movsb_stosb">has_rep_movsb_stosb</a></li><li><a href="#method.has_rtm" title="has_rtm">has_rtm</a></li><li><a href="#method.has_sgx" title="has_sgx">has_sgx</a></li><li><a href="#method.has_sgx_lc" title="has_sgx_lc">has_sgx_lc</a></li><li><a href="#method.has_sha" title="has_sha">has_sha</a></li><li><a href="#method.has_smap" title="has_smap">has_smap</a></li><li><a href="#method.has_smep" title="has_smep">has_smep</a></li><li><a href="#method.has_tme_en" title="has_tme_en">has_tme_en</a></li><li><a href="#method.has_tsc_adjust_msr" title="has_tsc_adjust_msr">has_tsc_adjust_msr</a></li><li><a href="#method.has_umip" title="has_umip">has_umip</a></li><li><a href="#method.has_vaes" title="has_vaes">has_vaes</a></li><li><a href="#method.has_vpclmulqdq" title="has_vpclmulqdq">has_vpclmulqdq</a></li><li><a href="#method.has_waitpkg" title="has_waitpkg">has_waitpkg</a></li><li><a href="#method.mawau_value" title="mawau_value">mawau_value</a></li></ul><h3><a href="#trait-implementations">Trait Implementations</a></h3><ul class="block trait-implementation"><li><a href="#impl-Debug-for-ExtendedFeatures" title="Debug">Debug</a></li></ul><h3><a href="#synthetic-implementations">Auto Trait Implementations</a></h3><ul class="block synthetic-implementation"><li><a href="#impl-Freeze-for-ExtendedFeatures" title="Freeze">Freeze</a></li><li><a href="#impl-RefUnwindSafe-for-ExtendedFeatures" title="RefUnwindSafe">RefUnwindSafe</a></li><li><a href="#impl-Send-for-ExtendedFeatures" title="Send">Send</a></li><li><a href="#impl-Sync-for-ExtendedFeatures" title="Sync">Sync</a></li><li><a href="#impl-Unpin-for-ExtendedFeatures" title="Unpin">Unpin</a></li><li><a href="#impl-UnwindSafe-for-ExtendedFeatures" title="UnwindSafe">UnwindSafe</a></li></ul><h3><a href="#blanket-implementations">Blanket Implementations</a></h3><ul class="block blanket-implementation"><li><a href="#impl-Any-for-T" title="Any">Any</a></li><li><a href="#impl-Borrow%3CT%3E-for-T" title="Borrow&#60;T&#62;">Borrow&#60;T&#62;</a></li><li><a href="#impl-BorrowMut%3CT%3E-for-T" title="BorrowMut&#60;T&#62;">BorrowMut&#60;T&#62;</a></li><li><a href="#impl-From%3CT%3E-for-T" title="From&#60;T&#62;">From&#60;T&#62;</a></li><li><a href="#impl-Into%3CU%3E-for-T" title="Into&#60;U&#62;">Into&#60;U&#62;</a></li><li><a href="#impl-TryFrom%3CU%3E-for-T" title="TryFrom&#60;U&#62;">TryFrom&#60;U&#62;</a></li><li><a href="#impl-TryInto%3CU%3E-for-T" title="TryInto&#60;U&#62;">TryInto&#60;U&#62;</a></li></ul></section><div id="rustdoc-modnav"><h2 class="in-crate"><a href="index.html">In crate raw_<wbr>cpuid</a></h2></div></div></nav><div class="sidebar-resizer"></div><main><div class="width-limiter"><rustdoc-search></rustdoc-search><section id="main-content" class="content"><div class="main-heading"><h1>Struct <a href="index.html">raw_cpuid</a>::<wbr><a class="struct" href="#">ExtendedFeatures</a><button id="copy-path" title="Copy item path to clipboard">Copy item path</button></h1><span class="out-of-band"><a class="src" href="../src/raw_cpuid/lib.rs.html#3223-3228">source</a> · <button id="toggle-all-docs" title="collapse all docs">[<span>&#x2212;</span>]</button></span></div><pre class="rust item-decl"><code>pub struct ExtendedFeatures { <span class="comment">/* private fields */</span> }</code></pre><details class="toggle top-doc" open><summary class="hideme"><span>Expand description</span></summary><div class="docblock"><p>Structured Extended Feature Identifiers (LEAF=0x07).</p>
<h2 id="platforms"><a class="doc-anchor" href="#platforms">§</a>Platforms</h2>
<p>🟡 AMD ✅ Intel</p>
</div></details><h2 id="implementations" class="section-header">Implementations<a href="#implementations" class="anchor">§</a></h2><div id="implementations-list"><details class="toggle implementors-toggle" open><summary><section id="impl-ExtendedFeatures" class="impl"><a class="src rightside" href="../src/raw_cpuid/lib.rs.html#3230-3674">source</a><a href="#impl-ExtendedFeatures" class="anchor">§</a><h3 class="code-header">impl <a class="struct" href="struct.ExtendedFeatures.html" title="struct raw_cpuid::ExtendedFeatures">ExtendedFeatures</a></h3></section></summary><div class="impl-items"><details class="toggle method-toggle" open><summary><section id="method.has_fsgsbase" class="method"><a class="src rightside" href="../src/raw_cpuid/lib.rs.html#3236-3238">source</a><h4 class="code-header">pub const fn <a href="#method.has_fsgsbase" class="fn">has_fsgsbase</a>(&amp;self) -&gt; bool</h4></section></summary><div class="docblock"><p>FSGSBASE. Supports RDFSBASE/RDGSBASE/WRFSBASE/WRGSBASE if 1.</p>
<h5 id="platforms-1"><a class="doc-anchor" href="#platforms-1">§</a>Platforms</h5>
<p>✅ AMD ✅ Intel</p>
</div></details><details class="toggle method-toggle" open><summary><section id="method.has_tsc_adjust_msr" class="method"><a class="src rightside" href="../src/raw_cpuid/lib.rs.html#3245-3247">source</a><h4 class="code-header">pub const fn <a href="#method.has_tsc_adjust_msr" class="fn">has_tsc_adjust_msr</a>(&amp;self) -&gt; bool</h4></section></summary><div class="docblock"><p>IA32_TSC_ADJUST MSR is supported if 1.</p>
<h5 id="platforms-2"><a class="doc-anchor" href="#platforms-2">§</a>Platforms</h5>
<p>❌ AMD (reserved) ✅ Intel</p>
</div></details><details class="toggle method-toggle" open><summary><section id="method.has_bmi1" class="method"><a class="src rightside" href="../src/raw_cpuid/lib.rs.html#3254-3256">source</a><h4 class="code-header">pub const fn <a href="#method.has_bmi1" class="fn">has_bmi1</a>(&amp;self) -&gt; bool</h4></section></summary><div class="docblock"><p>BMI1</p>
<h5 id="platforms-3"><a class="doc-anchor" href="#platforms-3">§</a>Platforms</h5>
<p>✅ AMD ✅ Intel</p>
</div></details><details class="toggle method-toggle" open><summary><section id="method.has_hle" class="method"><a class="src rightside" href="../src/raw_cpuid/lib.rs.html#3263-3265">source</a><h4 class="code-header">pub const fn <a href="#method.has_hle" class="fn">has_hle</a>(&amp;self) -&gt; bool</h4></section></summary><div class="docblock"><p>HLE</p>
<h5 id="platforms-4"><a class="doc-anchor" href="#platforms-4">§</a>Platforms</h5>
<p>❌ AMD (reserved) ✅ Intel</p>
</div></details><details class="toggle method-toggle" open><summary><section id="method.has_avx2" class="method"><a class="src rightside" href="../src/raw_cpuid/lib.rs.html#3272-3274">source</a><h4 class="code-header">pub const fn <a href="#method.has_avx2" class="fn">has_avx2</a>(&amp;self) -&gt; bool</h4></section></summary><div class="docblock"><p>AVX2</p>
<h5 id="platforms-5"><a class="doc-anchor" href="#platforms-5">§</a>Platforms</h5>
<p>✅ AMD ✅ Intel</p>
</div></details><details class="toggle method-toggle" open><summary><section id="method.has_fdp" class="method"><a class="src rightside" href="../src/raw_cpuid/lib.rs.html#3282-3284">source</a><h4 class="code-header">pub const fn <a href="#method.has_fdp" class="fn">has_fdp</a>(&amp;self) -&gt; bool</h4></section></summary><div class="docblock"><p>FDP_EXCPTN_ONLY. x87 FPU Data Pointer updated only on x87 exceptions if
1.</p>
<h5 id="platforms-6"><a class="doc-anchor" href="#platforms-6">§</a>Platforms</h5>
<p>❌ AMD (reserved) ✅ Intel</p>
</div></details><details class="toggle method-toggle" open><summary><section id="method.has_smep" class="method"><a class="src rightside" href="../src/raw_cpuid/lib.rs.html#3291-3293">source</a><h4 class="code-header">pub const fn <a href="#method.has_smep" class="fn">has_smep</a>(&amp;self) -&gt; bool</h4></section></summary><div class="docblock"><p>SMEP. Supports Supervisor-Mode Execution Prevention if 1.</p>
<h5 id="platforms-7"><a class="doc-anchor" href="#platforms-7">§</a>Platforms</h5>
<p>✅ AMD ✅ Intel</p>
</div></details><details class="toggle method-toggle" open><summary><section id="method.has_bmi2" class="method"><a class="src rightside" href="../src/raw_cpuid/lib.rs.html#3300-3302">source</a><h4 class="code-header">pub const fn <a href="#method.has_bmi2" class="fn">has_bmi2</a>(&amp;self) -&gt; bool</h4></section></summary><div class="docblock"><p>BMI2</p>
<h5 id="platforms-8"><a class="doc-anchor" href="#platforms-8">§</a>Platforms</h5>
<p>✅ AMD ✅ Intel</p>
</div></details><details class="toggle method-toggle" open><summary><section id="method.has_rep_movsb_stosb" class="method"><a class="src rightside" href="../src/raw_cpuid/lib.rs.html#3309-3311">source</a><h4 class="code-header">pub const fn <a href="#method.has_rep_movsb_stosb" class="fn">has_rep_movsb_stosb</a>(&amp;self) -&gt; bool</h4></section></summary><div class="docblock"><p>Supports Enhanced REP MOVSB/STOSB if 1.</p>
<h5 id="platforms-9"><a class="doc-anchor" href="#platforms-9">§</a>Platforms</h5>
<p>❌ AMD (reserved) ✅ Intel</p>
</div></details><details class="toggle method-toggle" open><summary><section id="method.has_invpcid" class="method"><a class="src rightside" href="../src/raw_cpuid/lib.rs.html#3319-3321">source</a><h4 class="code-header">pub const fn <a href="#method.has_invpcid" class="fn">has_invpcid</a>(&amp;self) -&gt; bool</h4></section></summary><div class="docblock"><p>INVPCID. If 1, supports INVPCID instruction for system software that
manages process-context identifiers.</p>
<h5 id="platforms-10"><a class="doc-anchor" href="#platforms-10">§</a>Platforms</h5>
<p>❌ AMD (reserved) ✅ Intel</p>
</div></details><details class="toggle method-toggle" open><summary><section id="method.has_rtm" class="method"><a class="src rightside" href="../src/raw_cpuid/lib.rs.html#3328-3330">source</a><h4 class="code-header">pub const fn <a href="#method.has_rtm" class="fn">has_rtm</a>(&amp;self) -&gt; bool</h4></section></summary><div class="docblock"><p>RTM</p>
<h5 id="platforms-11"><a class="doc-anchor" href="#platforms-11">§</a>Platforms</h5>
<p>❌ AMD (reserved) ✅ Intel</p>
</div></details><details class="toggle method-toggle" open><summary><section id="method.has_rdtm" class="method"><a class="src rightside" href="../src/raw_cpuid/lib.rs.html#3337-3339">source</a><h4 class="code-header">pub const fn <a href="#method.has_rdtm" class="fn">has_rdtm</a>(&amp;self) -&gt; bool</h4></section></summary><div class="docblock"><p>Supports Intel Resource Director Technology (RDT) Monitoring capability.</p>
<h5 id="platforms-12"><a class="doc-anchor" href="#platforms-12">§</a>Platforms</h5>
<p>❌ AMD (reserved) ✅ Intel</p>
</div></details><details class="toggle method-toggle" open><summary><section id="method.has_fpu_cs_ds_deprecated" class="method"><a class="src rightside" href="../src/raw_cpuid/lib.rs.html#3346-3348">source</a><h4 class="code-header">pub const fn <a href="#method.has_fpu_cs_ds_deprecated" class="fn">has_fpu_cs_ds_deprecated</a>(&amp;self) -&gt; bool</h4></section></summary><div class="docblock"><p>Deprecates FPU CS and FPU DS values if 1.</p>
<h5 id="platforms-13"><a class="doc-anchor" href="#platforms-13">§</a>Platforms</h5>
<p>❌ AMD (reserved) ✅ Intel</p>
</div></details><details class="toggle method-toggle" open><summary><section id="method.has_mpx" class="method"><a class="src rightside" href="../src/raw_cpuid/lib.rs.html#3355-3357">source</a><h4 class="code-header">pub const fn <a href="#method.has_mpx" class="fn">has_mpx</a>(&amp;self) -&gt; bool</h4></section></summary><div class="docblock"><p>MPX. Supports Intel Memory Protection Extensions if 1.</p>
<h5 id="platforms-14"><a class="doc-anchor" href="#platforms-14">§</a>Platforms</h5>
<p>❌ AMD (reserved) ✅ Intel</p>
</div></details><details class="toggle method-toggle" open><summary><section id="method.has_rdta" class="method"><a class="src rightside" href="../src/raw_cpuid/lib.rs.html#3364-3366">source</a><h4 class="code-header">pub const fn <a href="#method.has_rdta" class="fn">has_rdta</a>(&amp;self) -&gt; bool</h4></section></summary><div class="docblock"><p>Supports Intel Resource Director Technology (RDT) Allocation capability.</p>
<h5 id="platforms-15"><a class="doc-anchor" href="#platforms-15">§</a>Platforms</h5>
<p>❌ AMD (reserved) ✅ Intel</p>
</div></details><details class="toggle method-toggle" open><summary><section id="method.has_rdseed" class="method"><a class="src rightside" href="../src/raw_cpuid/lib.rs.html#3373-3375">source</a><h4 class="code-header">pub const fn <a href="#method.has_rdseed" class="fn">has_rdseed</a>(&amp;self) -&gt; bool</h4></section></summary><div class="docblock"><p>Supports RDSEED.</p>
<h5 id="platforms-16"><a class="doc-anchor" href="#platforms-16">§</a>Platforms</h5>
<p>✅ AMD ✅ Intel</p>
</div></details><details class="toggle method-toggle" open><summary><section id="method.has_adx" class="method"><a class="src rightside" href="../src/raw_cpuid/lib.rs.html#3382-3384">source</a><h4 class="code-header">pub const fn <a href="#method.has_adx" class="fn">has_adx</a>(&amp;self) -&gt; bool</h4></section></summary><div class="docblock"><p>Supports ADX.</p>
<h5 id="platforms-17"><a class="doc-anchor" href="#platforms-17">§</a>Platforms</h5>
<p>✅ AMD ✅ Intel</p>
</div></details><details class="toggle method-toggle" open><summary><section id="method.has_smap" class="method"><a class="src rightside" href="../src/raw_cpuid/lib.rs.html#3392-3394">source</a><h4 class="code-header">pub const fn <a href="#method.has_smap" class="fn">has_smap</a>(&amp;self) -&gt; bool</h4></section></summary><div class="docblock"><p>SMAP. Supports Supervisor-Mode Access Prevention (and the CLAC/STAC
instructions) if 1.</p>
<h5 id="platforms-18"><a class="doc-anchor" href="#platforms-18">§</a>Platforms</h5>
<p>✅ AMD ✅ Intel</p>
</div></details><details class="toggle method-toggle" open><summary><section id="method.has_clflushopt" class="method"><a class="src rightside" href="../src/raw_cpuid/lib.rs.html#3401-3403">source</a><h4 class="code-header">pub const fn <a href="#method.has_clflushopt" class="fn">has_clflushopt</a>(&amp;self) -&gt; bool</h4></section></summary><div class="docblock"><p>Supports CLFLUSHOPT.</p>
<h5 id="platforms-19"><a class="doc-anchor" href="#platforms-19">§</a>Platforms</h5>
<p>✅ AMD ✅ Intel</p>
</div></details><details class="toggle method-toggle" open><summary><section id="method.has_processor_trace" class="method"><a class="src rightside" href="../src/raw_cpuid/lib.rs.html#3410-3412">source</a><h4 class="code-header">pub const fn <a href="#method.has_processor_trace" class="fn">has_processor_trace</a>(&amp;self) -&gt; bool</h4></section></summary><div class="docblock"><p>Supports Intel Processor Trace.</p>
<h5 id="platforms-20"><a class="doc-anchor" href="#platforms-20">§</a>Platforms</h5>
<p>❌ AMD (reserved) ✅ Intel</p>
</div></details><details class="toggle method-toggle" open><summary><section id="method.has_sha" class="method"><a class="src rightside" href="../src/raw_cpuid/lib.rs.html#3419-3421">source</a><h4 class="code-header">pub const fn <a href="#method.has_sha" class="fn">has_sha</a>(&amp;self) -&gt; bool</h4></section></summary><div class="docblock"><p>Supports SHA Instructions.</p>
<h5 id="platforms-21"><a class="doc-anchor" href="#platforms-21">§</a>Platforms</h5>
<p>❌ AMD (reserved) ✅ Intel</p>
</div></details><details class="toggle method-toggle" open><summary><section id="method.has_sgx" class="method"><a class="src rightside" href="../src/raw_cpuid/lib.rs.html#3428-3430">source</a><h4 class="code-header">pub const fn <a href="#method.has_sgx" class="fn">has_sgx</a>(&amp;self) -&gt; bool</h4></section></summary><div class="docblock"><p>Supports Intel® Software Guard Extensions (Intel® SGX Extensions).</p>
<h5 id="platforms-22"><a class="doc-anchor" href="#platforms-22">§</a>Platforms</h5>
<p>❌ AMD (reserved) ✅ Intel</p>
</div></details><details class="toggle method-toggle" open><summary><section id="method.has_avx512f" class="method"><a class="src rightside" href="../src/raw_cpuid/lib.rs.html#3437-3439">source</a><h4 class="code-header">pub const fn <a href="#method.has_avx512f" class="fn">has_avx512f</a>(&amp;self) -&gt; bool</h4></section></summary><div class="docblock"><p>Supports AVX512F.</p>
<h5 id="platforms-23"><a class="doc-anchor" href="#platforms-23">§</a>Platforms</h5>
<p>❌ AMD (reserved) ✅ Intel</p>
</div></details><details class="toggle method-toggle" open><summary><section id="method.has_avx512dq" class="method"><a class="src rightside" href="../src/raw_cpuid/lib.rs.html#3446-3448">source</a><h4 class="code-header">pub const fn <a href="#method.has_avx512dq" class="fn">has_avx512dq</a>(&amp;self) -&gt; bool</h4></section></summary><div class="docblock"><p>Supports AVX512DQ.</p>
<h5 id="platforms-24"><a class="doc-anchor" href="#platforms-24">§</a>Platforms</h5>
<p>❌ AMD (reserved) ✅ Intel</p>
</div></details><details class="toggle method-toggle" open><summary><section id="method.has_avx512_ifma" class="method"><a class="src rightside" href="../src/raw_cpuid/lib.rs.html#3455-3457">source</a><h4 class="code-header">pub const fn <a href="#method.has_avx512_ifma" class="fn">has_avx512_ifma</a>(&amp;self) -&gt; bool</h4></section></summary><div class="docblock"><p>AVX512_IFMA</p>
<h5 id="platforms-25"><a class="doc-anchor" href="#platforms-25">§</a>Platforms</h5>
<p>❌ AMD (reserved) ✅ Intel</p>
</div></details><details class="toggle method-toggle" open><summary><section id="method.has_avx512pf" class="method"><a class="src rightside" href="../src/raw_cpuid/lib.rs.html#3464-3466">source</a><h4 class="code-header">pub const fn <a href="#method.has_avx512pf" class="fn">has_avx512pf</a>(&amp;self) -&gt; bool</h4></section></summary><div class="docblock"><p>AVX512PF</p>
<h5 id="platforms-26"><a class="doc-anchor" href="#platforms-26">§</a>Platforms</h5>
<p>❌ AMD (reserved) ✅ Intel</p>
</div></details><details class="toggle method-toggle" open><summary><section id="method.has_avx512er" class="method"><a class="src rightside" href="../src/raw_cpuid/lib.rs.html#3473-3475">source</a><h4 class="code-header">pub const fn <a href="#method.has_avx512er" class="fn">has_avx512er</a>(&amp;self) -&gt; bool</h4></section></summary><div class="docblock"><p>AVX512ER</p>
<h5 id="platforms-27"><a class="doc-anchor" href="#platforms-27">§</a>Platforms</h5>
<p>❌ AMD (reserved) ✅ Intel</p>
</div></details><details class="toggle method-toggle" open><summary><section id="method.has_avx512cd" class="method"><a class="src rightside" href="../src/raw_cpuid/lib.rs.html#3482-3484">source</a><h4 class="code-header">pub const fn <a href="#method.has_avx512cd" class="fn">has_avx512cd</a>(&amp;self) -&gt; bool</h4></section></summary><div class="docblock"><p>AVX512CD</p>
<h5 id="platforms-28"><a class="doc-anchor" href="#platforms-28">§</a>Platforms</h5>
<p>❌ AMD (reserved) ✅ Intel</p>
</div></details><details class="toggle method-toggle" open><summary><section id="method.has_avx512bw" class="method"><a class="src rightside" href="../src/raw_cpuid/lib.rs.html#3491-3493">source</a><h4 class="code-header">pub const fn <a href="#method.has_avx512bw" class="fn">has_avx512bw</a>(&amp;self) -&gt; bool</h4></section></summary><div class="docblock"><p>AVX512BW</p>
<h5 id="platforms-29"><a class="doc-anchor" href="#platforms-29">§</a>Platforms</h5>
<p>❌ AMD (reserved) ✅ Intel</p>
</div></details><details class="toggle method-toggle" open><summary><section id="method.has_avx512vl" class="method"><a class="src rightside" href="../src/raw_cpuid/lib.rs.html#3500-3502">source</a><h4 class="code-header">pub const fn <a href="#method.has_avx512vl" class="fn">has_avx512vl</a>(&amp;self) -&gt; bool</h4></section></summary><div class="docblock"><p>AVX512VL</p>
<h5 id="platforms-30"><a class="doc-anchor" href="#platforms-30">§</a>Platforms</h5>
<p>❌ AMD (reserved) ✅ Intel</p>
</div></details><details class="toggle method-toggle" open><summary><section id="method.has_clwb" class="method"><a class="src rightside" href="../src/raw_cpuid/lib.rs.html#3509-3511">source</a><h4 class="code-header">pub const fn <a href="#method.has_clwb" class="fn">has_clwb</a>(&amp;self) -&gt; bool</h4></section></summary><div class="docblock"><p>CLWB</p>
<h5 id="platforms-31"><a class="doc-anchor" href="#platforms-31">§</a>Platforms</h5>
<p>✅ AMD ✅ Intel</p>
</div></details><details class="toggle method-toggle" open><summary><section id="method.has_prefetchwt1" class="method"><a class="src rightside" href="../src/raw_cpuid/lib.rs.html#3518-3520">source</a><h4 class="code-header">pub const fn <a href="#method.has_prefetchwt1" class="fn">has_prefetchwt1</a>(&amp;self) -&gt; bool</h4></section></summary><div class="docblock"><p>Has PREFETCHWT1 (Intel® Xeon Phi™ only).</p>
<h5 id="platforms-32"><a class="doc-anchor" href="#platforms-32">§</a>Platforms</h5>
<p>❌ AMD (reserved) ✅ Intel</p>
</div></details><details class="toggle method-toggle" open><summary><section id="method.has_umip" class="method"><a class="src rightside" href="../src/raw_cpuid/lib.rs.html#3527-3529">source</a><h4 class="code-header">pub const fn <a href="#method.has_umip" class="fn">has_umip</a>(&amp;self) -&gt; bool</h4></section></summary><div class="docblock"><p>Supports user-mode instruction prevention if 1.</p>
<h5 id="platforms-33"><a class="doc-anchor" href="#platforms-33">§</a>Platforms</h5>
<p>❌ AMD (reserved) ✅ Intel</p>
</div></details><details class="toggle method-toggle" open><summary><section id="method.has_pku" class="method"><a class="src rightside" href="../src/raw_cpuid/lib.rs.html#3536-3538">source</a><h4 class="code-header">pub const fn <a href="#method.has_pku" class="fn">has_pku</a>(&amp;self) -&gt; bool</h4></section></summary><div class="docblock"><p>Supports protection keys for user-mode pages.</p>
<h5 id="platforms-34"><a class="doc-anchor" href="#platforms-34">§</a>Platforms</h5>
<p>❌ AMD (reserved) ✅ Intel</p>
</div></details><details class="toggle method-toggle" open><summary><section id="method.has_ospke" class="method"><a class="src rightside" href="../src/raw_cpuid/lib.rs.html#3546-3548">source</a><h4 class="code-header">pub const fn <a href="#method.has_ospke" class="fn">has_ospke</a>(&amp;self) -&gt; bool</h4></section></summary><div class="docblock"><p>OS has set CR4.PKE to enable protection keys (and the RDPKRU/WRPKRU
instructions.</p>
<h5 id="platforms-35"><a class="doc-anchor" href="#platforms-35">§</a>Platforms</h5>
<p>❌ AMD (reserved) ✅ Intel</p>
</div></details><details class="toggle method-toggle" open><summary><section id="method.has_waitpkg" class="method"><a class="src rightside" href="../src/raw_cpuid/lib.rs.html#3554-3556">source</a><h4 class="code-header">pub const fn <a href="#method.has_waitpkg" class="fn">has_waitpkg</a>(&amp;self) -&gt; bool</h4></section></summary><div class="docblock"><p>WAITPKG</p>
<p>❓ AMD ✅ Intel</p>
</div></details><details class="toggle method-toggle" open><summary><section id="method.has_av512vbmi2" class="method"><a class="src rightside" href="../src/raw_cpuid/lib.rs.html#3562-3564">source</a><h4 class="code-header">pub const fn <a href="#method.has_av512vbmi2" class="fn">has_av512vbmi2</a>(&amp;self) -&gt; bool</h4></section></summary><div class="docblock"><p>AVX512VBMI2</p>
<p>❓ AMD ✅ Intel</p>
</div></details><details class="toggle method-toggle" open><summary><section id="method.has_cet_ss" class="method"><a class="src rightside" href="../src/raw_cpuid/lib.rs.html#3572-3574">source</a><h4 class="code-header">pub const fn <a href="#method.has_cet_ss" class="fn">has_cet_ss</a>(&amp;self) -&gt; bool</h4></section></summary><div class="docblock"><p>Supports CET shadow stack features. Processors that set this bit define bits 0..2 of the
IA32_U_CET and IA32_S_CET MSRs. Enumerates support for the following MSRs:
IA32_INTERRUPT_SPP_TABLE_ADDR, IA32_PL3_SSP, IA32_PL2_SSP, IA32_PL1_SSP, and IA32_PL0_SSP.</p>
<p>❓ AMD ✅ Intel</p>
</div></details><details class="toggle method-toggle" open><summary><section id="method.has_gfni" class="method"><a class="src rightside" href="../src/raw_cpuid/lib.rs.html#3580-3582">source</a><h4 class="code-header">pub const fn <a href="#method.has_gfni" class="fn">has_gfni</a>(&amp;self) -&gt; bool</h4></section></summary><div class="docblock"><p>GFNI</p>
<p>❓ AMD ✅ Intel</p>
</div></details><details class="toggle method-toggle" open><summary><section id="method.has_vaes" class="method"><a class="src rightside" href="../src/raw_cpuid/lib.rs.html#3588-3590">source</a><h4 class="code-header">pub const fn <a href="#method.has_vaes" class="fn">has_vaes</a>(&amp;self) -&gt; bool</h4></section></summary><div class="docblock"><p>VAES</p>
<p>❓ AMD ✅ Intel</p>
</div></details><details class="toggle method-toggle" open><summary><section id="method.has_vpclmulqdq" class="method"><a class="src rightside" href="../src/raw_cpuid/lib.rs.html#3596-3598">source</a><h4 class="code-header">pub const fn <a href="#method.has_vpclmulqdq" class="fn">has_vpclmulqdq</a>(&amp;self) -&gt; bool</h4></section></summary><div class="docblock"><p>VPCLMULQDQ</p>
<p>❓ AMD ✅ Intel</p>
</div></details><details class="toggle method-toggle" open><summary><section id="method.has_avx512vnni" class="method"><a class="src rightside" href="../src/raw_cpuid/lib.rs.html#3605-3607">source</a><h4 class="code-header">pub const fn <a href="#method.has_avx512vnni" class="fn">has_avx512vnni</a>(&amp;self) -&gt; bool</h4></section></summary><div class="docblock"><p>AVX512VNNI</p>
<h5 id="platforms-36"><a class="doc-anchor" href="#platforms-36">§</a>Platforms</h5>
<p>❌ AMD (reserved) ✅ Intel</p>
</div></details><details class="toggle method-toggle" open><summary><section id="method.has_avx512bitalg" class="method"><a class="src rightside" href="../src/raw_cpuid/lib.rs.html#3613-3615">source</a><h4 class="code-header">pub const fn <a href="#method.has_avx512bitalg" class="fn">has_avx512bitalg</a>(&amp;self) -&gt; bool</h4></section></summary><div class="docblock"><p>AVX512BITALG</p>
<p>❓ AMD ✅ Intel</p>
</div></details><details class="toggle method-toggle" open><summary><section id="method.has_tme_en" class="method"><a class="src rightside" href="../src/raw_cpuid/lib.rs.html#3622-3624">source</a><h4 class="code-header">pub const fn <a href="#method.has_tme_en" class="fn">has_tme_en</a>(&amp;self) -&gt; bool</h4></section></summary><div class="docblock"><p>Indicates the following MSRs are supported: IA32_TME_CAPABILITY, IA32_TME_ACTIVATE,
IA32_TME_EXCLUDE_MASK, and IA32_TME_EXCLUDE_BASE.</p>
<p>❓ AMD ✅ Intel</p>
</div></details><details class="toggle method-toggle" open><summary><section id="method.has_avx512vpopcntdq" class="method"><a class="src rightside" href="../src/raw_cpuid/lib.rs.html#3630-3632">source</a><h4 class="code-header">pub const fn <a href="#method.has_avx512vpopcntdq" class="fn">has_avx512vpopcntdq</a>(&amp;self) -&gt; bool</h4></section></summary><div class="docblock"><p>AVX512VPOPCNTDQ</p>
<p>❓ AMD ✅ Intel</p>
</div></details><details class="toggle method-toggle" open><summary><section id="method.has_la57" class="method"><a class="src rightside" href="../src/raw_cpuid/lib.rs.html#3639-3641">source</a><h4 class="code-header">pub const fn <a href="#method.has_la57" class="fn">has_la57</a>(&amp;self) -&gt; bool</h4></section></summary><div class="docblock"><p>Supports 57-bit linear addresses and five-level paging if 1.</p>
<h5 id="platforms-37"><a class="doc-anchor" href="#platforms-37">§</a>Platforms</h5>
<p>❓ AMD ✅ Intel</p>
</div></details><details class="toggle method-toggle" open><summary><section id="method.has_rdpid" class="method"><a class="src rightside" href="../src/raw_cpuid/lib.rs.html#3653-3655">source</a><h4 class="code-header">pub const fn <a href="#method.has_rdpid" class="fn">has_rdpid</a>(&amp;self) -&gt; bool</h4></section></summary><div class="docblock"><p>RDPID and IA32_TSC_AUX are available.</p>
<h5 id="bug"><a class="doc-anchor" href="#bug">§</a>Bug</h5>
<p>The Intel manual lists RDPID as bit 22 in the ECX register, but AMD
lists it as bit 22 in the ebx register. We assumed that the AMD manual
was wrong and query ecx, let’s see what happens.</p>
<h5 id="platforms-38"><a class="doc-anchor" href="#platforms-38">§</a>Platforms</h5>
<p>✅ AMD ✅ Intel</p>
</div></details><details class="toggle method-toggle" open><summary><section id="method.has_sgx_lc" class="method"><a class="src rightside" href="../src/raw_cpuid/lib.rs.html#3662-3664">source</a><h4 class="code-header">pub const fn <a href="#method.has_sgx_lc" class="fn">has_sgx_lc</a>(&amp;self) -&gt; bool</h4></section></summary><div class="docblock"><p>Supports SGX Launch Configuration.</p>
<h5 id="platforms-39"><a class="doc-anchor" href="#platforms-39">§</a>Platforms</h5>
<p>❌ AMD (reserved) ✅ Intel</p>
</div></details><details class="toggle method-toggle" open><summary><section id="method.mawau_value" class="method"><a class="src rightside" href="../src/raw_cpuid/lib.rs.html#3671-3673">source</a><h4 class="code-header">pub fn <a href="#method.mawau_value" class="fn">mawau_value</a>(&amp;self) -&gt; u8</h4></section></summary><div class="docblock"><p>The value of MAWAU used by the BNDLDX and BNDSTX instructions in 64-bit mode.</p>
<h5 id="platforms-40"><a class="doc-anchor" href="#platforms-40">§</a>Platforms</h5>
<p>❌ AMD (reserved) ✅ Intel</p>
</div></details></div></details></div><h2 id="trait-implementations" class="section-header">Trait Implementations<a href="#trait-implementations" class="anchor">§</a></h2><div id="trait-implementations-list"><details class="toggle implementors-toggle" open><summary><section id="impl-Debug-for-ExtendedFeatures" class="impl"><a class="src rightside" href="../src/raw_cpuid/lib.rs.html#3676-3684">source</a><a href="#impl-Debug-for-ExtendedFeatures" class="anchor">§</a><h3 class="code-header">impl Debug for <a class="struct" href="struct.ExtendedFeatures.html" title="struct raw_cpuid::ExtendedFeatures">ExtendedFeatures</a></h3></section></summary><div class="impl-items"><details class="toggle method-toggle" open><summary><section id="method.fmt" class="method trait-impl"><a class="src rightside" href="../src/raw_cpuid/lib.rs.html#3677-3683">source</a><a href="#method.fmt" class="anchor">§</a><h4 class="code-header">fn <a class="fn">fmt</a>(&amp;self, f: &amp;mut Formatter&lt;'_&gt;) -&gt; Result</h4></section></summary><div class='docblock'>Formats the value using the given formatter. <a>Read more</a></div></details></div></details></div><h2 id="synthetic-implementations" class="section-header">Auto Trait Implementations<a href="#synthetic-implementations" class="anchor">§</a></h2><div id="synthetic-implementations-list"><section id="impl-Freeze-for-ExtendedFeatures" class="impl"><a href="#impl-Freeze-for-ExtendedFeatures" class="anchor">§</a><h3 class="code-header">impl Freeze for <a class="struct" href="struct.ExtendedFeatures.html" title="struct raw_cpuid::ExtendedFeatures">ExtendedFeatures</a></h3></section><section id="impl-RefUnwindSafe-for-ExtendedFeatures" class="impl"><a href="#impl-RefUnwindSafe-for-ExtendedFeatures" class="anchor">§</a><h3 class="code-header">impl RefUnwindSafe for <a class="struct" href="struct.ExtendedFeatures.html" title="struct raw_cpuid::ExtendedFeatures">ExtendedFeatures</a></h3></section><section id="impl-Send-for-ExtendedFeatures" class="impl"><a href="#impl-Send-for-ExtendedFeatures" class="anchor">§</a><h3 class="code-header">impl Send for <a class="struct" href="struct.ExtendedFeatures.html" title="struct raw_cpuid::ExtendedFeatures">ExtendedFeatures</a></h3></section><section id="impl-Sync-for-ExtendedFeatures" class="impl"><a href="#impl-Sync-for-ExtendedFeatures" class="anchor">§</a><h3 class="code-header">impl Sync for <a class="struct" href="struct.ExtendedFeatures.html" title="struct raw_cpuid::ExtendedFeatures">ExtendedFeatures</a></h3></section><section id="impl-Unpin-for-ExtendedFeatures" class="impl"><a href="#impl-Unpin-for-ExtendedFeatures" class="anchor">§</a><h3 class="code-header">impl Unpin for <a class="struct" href="struct.ExtendedFeatures.html" title="struct raw_cpuid::ExtendedFeatures">ExtendedFeatures</a></h3></section><section id="impl-UnwindSafe-for-ExtendedFeatures" class="impl"><a href="#impl-UnwindSafe-for-ExtendedFeatures" class="anchor">§</a><h3 class="code-header">impl UnwindSafe for <a class="struct" href="struct.ExtendedFeatures.html" title="struct raw_cpuid::ExtendedFeatures">ExtendedFeatures</a></h3></section></div><h2 id="blanket-implementations" class="section-header">Blanket Implementations<a href="#blanket-implementations" class="anchor">§</a></h2><div id="blanket-implementations-list"><details class="toggle implementors-toggle"><summary><section id="impl-Any-for-T" class="impl"><a href="#impl-Any-for-T" class="anchor">§</a><h3 class="code-header">impl&lt;T&gt; Any for T<div class="where">where
    T: 'static + ?Sized,</div></h3></section></summary><div class="impl-items"><details class="toggle method-toggle" open><summary><section id="method.type_id" class="method trait-impl"><a href="#method.type_id" class="anchor">§</a><h4 class="code-header">fn <a class="fn">type_id</a>(&amp;self) -&gt; TypeId</h4></section></summary><div class='docblock'>Gets the <code>TypeId</code> of <code>self</code>. <a>Read more</a></div></details></div></details><details class="toggle implementors-toggle"><summary><section id="impl-Borrow%3CT%3E-for-T" class="impl"><a href="#impl-Borrow%3CT%3E-for-T" class="anchor">§</a><h3 class="code-header">impl&lt;T&gt; Borrow&lt;T&gt; for T<div class="where">where
    T: ?Sized,</div></h3></section></summary><div class="impl-items"><details class="toggle method-toggle" open><summary><section id="method.borrow" class="method trait-impl"><a href="#method.borrow" class="anchor">§</a><h4 class="code-header">fn <a class="fn">borrow</a>(&amp;self) -&gt; &amp;T</h4></section></summary><div class='docblock'>Immutably borrows from an owned value. <a>Read more</a></div></details></div></details><details class="toggle implementors-toggle"><summary><section id="impl-BorrowMut%3CT%3E-for-T" class="impl"><a href="#impl-BorrowMut%3CT%3E-for-T" class="anchor">§</a><h3 class="code-header">impl&lt;T&gt; BorrowMut&lt;T&gt; for T<div class="where">where
    T: ?Sized,</div></h3></section></summary><div class="impl-items"><details class="toggle method-toggle" open><summary><section id="method.borrow_mut" class="method trait-impl"><a href="#method.borrow_mut" class="anchor">§</a><h4 class="code-header">fn <a class="fn">borrow_mut</a>(&amp;mut self) -&gt; &amp;mut T</h4></section></summary><div class='docblock'>Mutably borrows from an owned value. <a>Read more</a></div></details></div></details><details class="toggle implementors-toggle"><summary><section id="impl-From%3CT%3E-for-T" class="impl"><a href="#impl-From%3CT%3E-for-T" class="anchor">§</a><h3 class="code-header">impl&lt;T&gt; From&lt;T&gt; for T</h3></section></summary><div class="impl-items"><details class="toggle method-toggle" open><summary><section id="method.from" class="method trait-impl"><a href="#method.from" class="anchor">§</a><h4 class="code-header">fn <a class="fn">from</a>(t: T) -&gt; T</h4></section></summary><div class="docblock"><p>Returns the argument unchanged.</p>
</div></details></div></details><details class="toggle implementors-toggle"><summary><section id="impl-Into%3CU%3E-for-T" class="impl"><a href="#impl-Into%3CU%3E-for-T" class="anchor">§</a><h3 class="code-header">impl&lt;T, U&gt; Into&lt;U&gt; for T<div class="where">where
    U: From&lt;T&gt;,</div></h3></section></summary><div class="impl-items"><details class="toggle method-toggle" open><summary><section id="method.into" class="method trait-impl"><a href="#method.into" class="anchor">§</a><h4 class="code-header">fn <a class="fn">into</a>(self) -&gt; U</h4></section></summary><div class="docblock"><p>Calls <code>U::from(self)</code>.</p>
<p>That is, this conversion is whatever the implementation of
<code>[From]&lt;T&gt; for U</code> chooses to do.</p>
</div></details></div></details><details class="toggle implementors-toggle"><summary><section id="impl-TryFrom%3CU%3E-for-T" class="impl"><a href="#impl-TryFrom%3CU%3E-for-T" class="anchor">§</a><h3 class="code-header">impl&lt;T, U&gt; TryFrom&lt;U&gt; for T<div class="where">where
    U: Into&lt;T&gt;,</div></h3></section></summary><div class="impl-items"><details class="toggle" open><summary><section id="associatedtype.Error-1" class="associatedtype trait-impl"><a href="#associatedtype.Error-1" class="anchor">§</a><h4 class="code-header">type <a class="associatedtype">Error</a> = Infallible</h4></section></summary><div class='docblock'>The type returned in the event of a conversion error.</div></details><details class="toggle method-toggle" open><summary><section id="method.try_from" class="method trait-impl"><a href="#method.try_from" class="anchor">§</a><h4 class="code-header">fn <a class="fn">try_from</a>(value: U) -&gt; Result&lt;T, &lt;T as TryFrom&lt;U&gt;&gt;::Error&gt;</h4></section></summary><div class='docblock'>Performs the conversion.</div></details></div></details><details class="toggle implementors-toggle"><summary><section id="impl-TryInto%3CU%3E-for-T" class="impl"><a href="#impl-TryInto%3CU%3E-for-T" class="anchor">§</a><h3 class="code-header">impl&lt;T, U&gt; TryInto&lt;U&gt; for T<div class="where">where
    U: TryFrom&lt;T&gt;,</div></h3></section></summary><div class="impl-items"><details class="toggle" open><summary><section id="associatedtype.Error" class="associatedtype trait-impl"><a href="#associatedtype.Error" class="anchor">§</a><h4 class="code-header">type <a class="associatedtype">Error</a> = &lt;U as TryFrom&lt;T&gt;&gt;::Error</h4></section></summary><div class='docblock'>The type returned in the event of a conversion error.</div></details><details class="toggle method-toggle" open><summary><section id="method.try_into" class="method trait-impl"><a href="#method.try_into" class="anchor">§</a><h4 class="code-header">fn <a class="fn">try_into</a>(self) -&gt; Result&lt;U, &lt;U as TryFrom&lt;T&gt;&gt;::Error&gt;</h4></section></summary><div class='docblock'>Performs the conversion.</div></details></div></details></div></section></div></main></body></html>