
****** Vivado v2018.3 (64-bit)
  **** SW Build 2405991 on Thu Dec  6 23:36:41 MST 2018
  **** IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.

source /misc/scratch/zwei1/reports_Jan12/raw_designs/vtr_designs/verilog/koios/lstm_submodules/lstm_top/run_tcl.tcl
# set outputDir /misc/scratch/zwei1/reports_Jan12/raw_designs/vtr_designs/verilog/koios/lstm_submodules/lstm_top
# file mkdir $outputDir
# read_verilog -quiet /misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/lstm_submodules/lstm_top.v
# synth_design -part xc7z020clg484-3 -top lstm_top -mode out_of_context
Command: synth_design -part xc7z020clg484-3 -top lstm_top -mode out_of_context
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z020'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 58155 
---------------------------------------------------------------------------------
Starting Synthesize : Time (s): cpu = 00:00:02 ; elapsed = 00:00:03 . Memory (MB): peak = 1501.996 ; gain = 69.895 ; free physical = 232825 ; free virtual = 301673
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'lstm_top' [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/lstm_submodules/lstm_top.v:10]
INFO: [Synth 8-6157] synthesizing module 'vecmat_mul_x' [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/lstm_submodules/lstm_top.v:720]
	Parameter varraysize bound to: 1600 - type: integer 
	Parameter vectwidth bound to: 100 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'signedmul' [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/lstm_submodules/lstm_top.v:185]
WARNING: [Synth 8-3936] Found unconnected internal register 'result_ff_reg' and it is trimmed from '32' to '27' bits. [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/lstm_submodules/lstm_top.v:201]
INFO: [Synth 8-6155] done synthesizing module 'signedmul' (1#1) [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/lstm_submodules/lstm_top.v:185]
INFO: [Synth 8-6155] done synthesizing module 'vecmat_mul_x' (2#1) [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/lstm_submodules/lstm_top.v:720]
INFO: [Synth 8-6157] synthesizing module 'vecmat_mul_h' [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/lstm_submodules/lstm_top.v:622]
	Parameter uarraysize bound to: 1024 - type: integer 
	Parameter vectwidth bound to: 64 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'vecmat_mul_h' (3#1) [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/lstm_submodules/lstm_top.v:622]
INFO: [Synth 8-6157] synthesizing module 'vecmat_add_x' [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/lstm_submodules/lstm_top.v:476]
	Parameter varraysize bound to: 1600 - type: integer 
	Parameter vectwidth bound to: 100 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'qadd2' [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/lstm_submodules/lstm_top.v:354]
INFO: [Synth 8-6155] done synthesizing module 'qadd2' (4#1) [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/lstm_submodules/lstm_top.v:354]
INFO: [Synth 8-6155] done synthesizing module 'vecmat_add_x' (5#1) [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/lstm_submodules/lstm_top.v:476]
INFO: [Synth 8-6157] synthesizing module 'vecmat_add_h' [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/lstm_submodules/lstm_top.v:364]
	Parameter uarraysize bound to: 1024 - type: integer 
	Parameter vectwidth bound to: 64 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'vecmat_add_h' (6#1) [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/lstm_submodules/lstm_top.v:364]
INFO: [Synth 8-6157] synthesizing module 'sigmoid' [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/lstm_submodules/lstm_top.v:861]
INFO: [Synth 8-6155] done synthesizing module 'sigmoid' (7#1) [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/lstm_submodules/lstm_top.v:861]
INFO: [Synth 8-6157] synthesizing module 'tanh' [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/lstm_submodules/lstm_top.v:220]
WARNING: [Synth 8-567] referenced signal 'x_comp' should be on the sensitivity list [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/lstm_submodules/lstm_top.v:234]
WARNING: [Synth 8-567] referenced signal 'x_comp' should be on the sensitivity list [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/lstm_submodules/lstm_top.v:265]
INFO: [Synth 8-6155] done synthesizing module 'tanh' (8#1) [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/lstm_submodules/lstm_top.v:220]
WARNING: [Synth 8-6014] Unused sequential element add_f_reg_reg was removed.  [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/lstm_submodules/lstm_top.v:96]
WARNING: [Synth 8-6014] Unused sequential element add_i_reg_reg was removed.  [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/lstm_submodules/lstm_top.v:105]
WARNING: [Synth 8-6014] Unused sequential element add_o_reg_reg was removed.  [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/lstm_submodules/lstm_top.v:113]
WARNING: [Synth 8-6014] Unused sequential element add_c_reg_reg was removed.  [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/lstm_submodules/lstm_top.v:128]
INFO: [Synth 8-6155] done synthesizing module 'lstm_top' (9#1) [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/lstm_submodules/lstm_top.v:10]
---------------------------------------------------------------------------------
Finished Synthesize : Time (s): cpu = 00:00:03 ; elapsed = 00:00:05 . Memory (MB): peak = 1556.762 ; gain = 124.660 ; free physical = 232817 ; free virtual = 301666
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:03 ; elapsed = 00:00:05 . Memory (MB): peak = 1556.762 ; gain = 124.660 ; free physical = 232817 ; free virtual = 301665
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7z020clg484-3
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:03 ; elapsed = 00:00:05 . Memory (MB): peak = 1564.762 ; gain = 132.660 ; free physical = 232824 ; free virtual = 301673
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7z020clg484-3
WARNING: [Synth 8-327] inferring latch for variable 'address_reg' [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/lstm_submodules/lstm_top.v:934]
WARNING: [Synth 8-327] inferring latch for variable 'address_reg' [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/lstm_submodules/lstm_top.v:288]
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 1617.844 ; gain = 185.742 ; free physical = 232719 ; free virtual = 301569
---------------------------------------------------------------------------------

Report RTL Partitions: 
+------+-------------------+------------+----------+
|      |RTL Partition      |Replication |Instances |
+------+-------------------+------------+----------+
|1     |vecmat_mul_x__GBM0 |           1|     20554|
|2     |vecmat_mul_x__GBM1 |           1|      6947|
|3     |vecmat_mul_h       |           4|     17601|
|4     |vecmat_add_x       |           4|      4878|
|5     |lstm_top__GCB0     |           1|     19174|
|6     |lstm_top__GCB1     |           1|      8277|
+------+-------------------+------------+----------+
No constraint files found.
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
INFO: [Synth 8-3538] Detected potentially large (wide) register mulout_fx_reg_reg [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/lstm_submodules/lstm_top.v:92]
INFO: [Synth 8-3538] Detected potentially large (wide) register mulout_ix_reg_reg [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/lstm_submodules/lstm_top.v:101]
INFO: [Synth 8-3538] Detected potentially large (wide) register mulout_cx_reg_reg [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/lstm_submodules/lstm_top.v:124]
INFO: [Synth 8-3538] Detected potentially large (wide) register mulout_ox_reg_reg [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/lstm_submodules/lstm_top.v:109]
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 2638  
+---Registers : 
	             1600 Bit    Registers := 4     
	             1024 Bit    Registers := 12    
	               16 Bit    Registers := 808   
	                1 Bit    Registers := 2636  
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1981  
	   5 Input      6 Bit        Muxes := 9     
	   5 Input      5 Bit        Muxes := 9     
	   7 Input      5 Bit        Muxes := 2     
	   4 Input      5 Bit        Muxes := 2     
	   2 Input      5 Bit        Muxes := 4     
	   5 Input      4 Bit        Muxes := 3     
	  10 Input      4 Bit        Muxes := 2     
	   5 Input      3 Bit        Muxes := 2     
	  16 Input      1 Bit        Muxes := 3     
	   5 Input      1 Bit        Muxes := 5     
	   7 Input      1 Bit        Muxes := 2     
	   6 Input      1 Bit        Muxes := 2     
	   4 Input      1 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 4     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
INFO: [Synth 8-3538] Detected potentially large (wide) register mulout_fx_reg_reg [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/lstm_submodules/lstm_top.v:92]
INFO: [Synth 8-3538] Detected potentially large (wide) register mulout_ix_reg_reg [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/lstm_submodules/lstm_top.v:101]
INFO: [Synth 8-3538] Detected potentially large (wide) register mulout_cx_reg_reg [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/lstm_submodules/lstm_top.v:124]
INFO: [Synth 8-3538] Detected potentially large (wide) register mulout_ox_reg_reg [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/lstm_submodules/lstm_top.v:109]
Hierarchical RTL Component report 
Module lstm_top 
Detailed RTL Component Info : 
+---Registers : 
	             1600 Bit    Registers := 4     
	             1024 Bit    Registers := 4     
	               16 Bit    Registers := 25    
Module signedmul__1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 3     
+---Registers : 
	               16 Bit    Registers := 1     
	                1 Bit    Registers := 4     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 3     
Module signedmul__2 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 3     
+---Registers : 
	               16 Bit    Registers := 1     
	                1 Bit    Registers := 4     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 3     
Module signedmul__3 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 3     
+---Registers : 
	               16 Bit    Registers := 1     
	                1 Bit    Registers := 4     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 3     
Module signedmul__4 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 3     
+---Registers : 
	               16 Bit    Registers := 1     
	                1 Bit    Registers := 4     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 3     
Module signedmul__5 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 3     
+---Registers : 
	               16 Bit    Registers := 1     
	                1 Bit    Registers := 4     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 3     
Module signedmul__6 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 3     
+---Registers : 
	               16 Bit    Registers := 1     
	                1 Bit    Registers := 4     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 3     
Module signedmul__7 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 3     
+---Registers : 
	               16 Bit    Registers := 1     
	                1 Bit    Registers := 4     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 3     
Module signedmul__8 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 3     
+---Registers : 
	               16 Bit    Registers := 1     
	                1 Bit    Registers := 4     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 3     
Module signedmul__9 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 3     
+---Registers : 
	               16 Bit    Registers := 1     
	                1 Bit    Registers := 4     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 3     
Module signedmul__10 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 3     
+---Registers : 
	               16 Bit    Registers := 1     
	                1 Bit    Registers := 4     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 3     
Module signedmul__11 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 3     
+---Registers : 
	               16 Bit    Registers := 1     
	                1 Bit    Registers := 4     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 3     
Module signedmul__12 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 3     
+---Registers : 
	               16 Bit    Registers := 1     
	                1 Bit    Registers := 4     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 3     
Module signedmul__13 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 3     
+---Registers : 
	               16 Bit    Registers := 1     
	                1 Bit    Registers := 4     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 3     
Module signedmul__14 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 3     
+---Registers : 
	               16 Bit    Registers := 1     
	                1 Bit    Registers := 4     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 3     
Module signedmul__15 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 3     
+---Registers : 
	               16 Bit    Registers := 1     
	                1 Bit    Registers := 4     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 3     
Module signedmul__16 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 3     
+---Registers : 
	               16 Bit    Registers := 1     
	                1 Bit    Registers := 4     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 3     
Module signedmul__17 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 3     
+---Registers : 
	               16 Bit    Registers := 1     
	                1 Bit    Registers := 4     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 3     
Module signedmul__18 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 3     
+---Registers : 
	               16 Bit    Registers := 1     
	                1 Bit    Registers := 4     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 3     
Module signedmul__19 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 3     
+---Registers : 
	               16 Bit    Registers := 1     
	                1 Bit    Registers := 4     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 3     
Module signedmul__20 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 3     
+---Registers : 
	               16 Bit    Registers := 1     
	                1 Bit    Registers := 4     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 3     
Module signedmul__21 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 3     
+---Registers : 
	               16 Bit    Registers := 1     
	                1 Bit    Registers := 4     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 3     
Module signedmul__22 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 3     
+---Registers : 
	               16 Bit    Registers := 1     
	                1 Bit    Registers := 4     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 3     
Module signedmul__23 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 3     
+---Registers : 
	               16 Bit    Registers := 1     
	                1 Bit    Registers := 4     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 3     
Module signedmul__24 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 3     
+---Registers : 
	               16 Bit    Registers := 1     
	                1 Bit    Registers := 4     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 3     
Module signedmul__25 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 3     
+---Registers : 
	               16 Bit    Registers := 1     
	                1 Bit    Registers := 4     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 3     
Module signedmul__26 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 3     
+---Registers : 
	               16 Bit    Registers := 1     
	                1 Bit    Registers := 4     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 3     
Module signedmul__27 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 3     
+---Registers : 
	               16 Bit    Registers := 1     
	                1 Bit    Registers := 4     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 3     
Module signedmul__28 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 3     
+---Registers : 
	               16 Bit    Registers := 1     
	                1 Bit    Registers := 4     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 3     
Module signedmul__29 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 3     
+---Registers : 
	               16 Bit    Registers := 1     
	                1 Bit    Registers := 4     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 3     
Module signedmul__30 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 3     
+---Registers : 
	               16 Bit    Registers := 1     
	                1 Bit    Registers := 4     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 3     
Module signedmul__31 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 3     
+---Registers : 
	               16 Bit    Registers := 1     
	                1 Bit    Registers := 4     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 3     
Module signedmul__32 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 3     
+---Registers : 
	               16 Bit    Registers := 1     
	                1 Bit    Registers := 4     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 3     
Module signedmul__33 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 3     
+---Registers : 
	               16 Bit    Registers := 1     
	                1 Bit    Registers := 4     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 3     
Module signedmul__34 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 3     
+---Registers : 
	               16 Bit    Registers := 1     
	                1 Bit    Registers := 4     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 3     
Module signedmul__35 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 3     
+---Registers : 
	               16 Bit    Registers := 1     
	                1 Bit    Registers := 4     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 3     
Module signedmul__36 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 3     
+---Registers : 
	               16 Bit    Registers := 1     
	                1 Bit    Registers := 4     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 3     
Module signedmul__37 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 3     
+---Registers : 
	               16 Bit    Registers := 1     
	                1 Bit    Registers := 4     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 3     
Module signedmul__38 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 3     
+---Registers : 
	               16 Bit    Registers := 1     
	                1 Bit    Registers := 4     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 3     
Module signedmul__39 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 3     
+---Registers : 
	               16 Bit    Registers := 1     
	                1 Bit    Registers := 4     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 3     
Module signedmul__40 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 3     
+---Registers : 
	               16 Bit    Registers := 1     
	                1 Bit    Registers := 4     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 3     
Module signedmul__41 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 3     
+---Registers : 
	               16 Bit    Registers := 1     
	                1 Bit    Registers := 4     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 3     
Module signedmul__42 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 3     
+---Registers : 
	               16 Bit    Registers := 1     
	                1 Bit    Registers := 4     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 3     
Module signedmul__43 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 3     
+---Registers : 
	               16 Bit    Registers := 1     
	                1 Bit    Registers := 4     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 3     
Module signedmul__44 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 3     
+---Registers : 
	               16 Bit    Registers := 1     
	                1 Bit    Registers := 4     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 3     
Module signedmul__45 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 3     
+---Registers : 
	               16 Bit    Registers := 1     
	                1 Bit    Registers := 4     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 3     
Module signedmul__46 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 3     
+---Registers : 
	               16 Bit    Registers := 1     
	                1 Bit    Registers := 4     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 3     
Module signedmul__47 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 3     
+---Registers : 
	               16 Bit    Registers := 1     
	                1 Bit    Registers := 4     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 3     
Module signedmul__48 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 3     
+---Registers : 
	               16 Bit    Registers := 1     
	                1 Bit    Registers := 4     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 3     
Module signedmul__49 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 3     
+---Registers : 
	               16 Bit    Registers := 1     
	                1 Bit    Registers := 4     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 3     
Module signedmul__50 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 3     
+---Registers : 
	               16 Bit    Registers := 1     
	                1 Bit    Registers := 4     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 3     
Module signedmul__51 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 3     
+---Registers : 
	               16 Bit    Registers := 1     
	                1 Bit    Registers := 4     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 3     
Module signedmul__52 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 3     
+---Registers : 
	               16 Bit    Registers := 1     
	                1 Bit    Registers := 4     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 3     
Module signedmul__53 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 3     
+---Registers : 
	               16 Bit    Registers := 1     
	                1 Bit    Registers := 4     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 3     
Module signedmul__54 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 3     
+---Registers : 
	               16 Bit    Registers := 1     
	                1 Bit    Registers := 4     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 3     
Module signedmul__55 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 3     
+---Registers : 
	               16 Bit    Registers := 1     
	                1 Bit    Registers := 4     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 3     
Module signedmul__56 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 3     
+---Registers : 
	               16 Bit    Registers := 1     
	                1 Bit    Registers := 4     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 3     
Module signedmul__57 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 3     
+---Registers : 
	               16 Bit    Registers := 1     
	                1 Bit    Registers := 4     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 3     
Module signedmul__58 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 3     
+---Registers : 
	               16 Bit    Registers := 1     
	                1 Bit    Registers := 4     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 3     
Module signedmul__59 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 3     
+---Registers : 
	               16 Bit    Registers := 1     
	                1 Bit    Registers := 4     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 3     
Module signedmul__60 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 3     
+---Registers : 
	               16 Bit    Registers := 1     
	                1 Bit    Registers := 4     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 3     
Module signedmul__61 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 3     
+---Registers : 
	               16 Bit    Registers := 1     
	                1 Bit    Registers := 4     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 3     
Module signedmul__62 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 3     
+---Registers : 
	               16 Bit    Registers := 1     
	                1 Bit    Registers := 4     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 3     
Module signedmul__63 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 3     
+---Registers : 
	               16 Bit    Registers := 1     
	                1 Bit    Registers := 4     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 3     
Module signedmul__64 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 3     
+---Registers : 
	               16 Bit    Registers := 1     
	                1 Bit    Registers := 4     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 3     
Module signedmul__65 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 3     
+---Registers : 
	               16 Bit    Registers := 1     
	                1 Bit    Registers := 4     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 3     
Module signedmul__66 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 3     
+---Registers : 
	               16 Bit    Registers := 1     
	                1 Bit    Registers := 4     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 3     
Module signedmul__67 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 3     
+---Registers : 
	               16 Bit    Registers := 1     
	                1 Bit    Registers := 4     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 3     
Module signedmul__68 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 3     
+---Registers : 
	               16 Bit    Registers := 1     
	                1 Bit    Registers := 4     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 3     
Module signedmul__69 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 3     
+---Registers : 
	               16 Bit    Registers := 1     
	                1 Bit    Registers := 4     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 3     
Module signedmul__70 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 3     
+---Registers : 
	               16 Bit    Registers := 1     
	                1 Bit    Registers := 4     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 3     
Module signedmul__71 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 3     
+---Registers : 
	               16 Bit    Registers := 1     
	                1 Bit    Registers := 4     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 3     
Module signedmul__72 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 3     
+---Registers : 
	               16 Bit    Registers := 1     
	                1 Bit    Registers := 4     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 3     
Module signedmul__73 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 3     
+---Registers : 
	               16 Bit    Registers := 1     
	                1 Bit    Registers := 4     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 3     
Module signedmul__74 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 3     
+---Registers : 
	               16 Bit    Registers := 1     
	                1 Bit    Registers := 4     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 3     
Module signedmul__75 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 3     
+---Registers : 
	               16 Bit    Registers := 1     
	                1 Bit    Registers := 4     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 3     
Module signedmul__76 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 3     
+---Registers : 
	               16 Bit    Registers := 1     
	                1 Bit    Registers := 4     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 3     
Module signedmul__77 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 3     
+---Registers : 
	               16 Bit    Registers := 1     
	                1 Bit    Registers := 4     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 3     
Module signedmul__78 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 3     
+---Registers : 
	               16 Bit    Registers := 1     
	                1 Bit    Registers := 4     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 3     
Module signedmul__79 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 3     
+---Registers : 
	               16 Bit    Registers := 1     
	                1 Bit    Registers := 4     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 3     
Module signedmul__80 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 3     
+---Registers : 
	               16 Bit    Registers := 1     
	                1 Bit    Registers := 4     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 3     
Module signedmul__81 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 3     
+---Registers : 
	               16 Bit    Registers := 1     
	                1 Bit    Registers := 4     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 3     
Module signedmul__82 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 3     
+---Registers : 
	               16 Bit    Registers := 1     
	                1 Bit    Registers := 4     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 3     
Module signedmul__83 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 3     
+---Registers : 
	               16 Bit    Registers := 1     
	                1 Bit    Registers := 4     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 3     
Module signedmul__84 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 3     
+---Registers : 
	               16 Bit    Registers := 1     
	                1 Bit    Registers := 4     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 3     
Module signedmul__85 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 3     
+---Registers : 
	               16 Bit    Registers := 1     
	                1 Bit    Registers := 4     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 3     
Module signedmul__86 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 3     
+---Registers : 
	               16 Bit    Registers := 1     
	                1 Bit    Registers := 4     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 3     
Module signedmul__87 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 3     
+---Registers : 
	               16 Bit    Registers := 1     
	                1 Bit    Registers := 4     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 3     
Module signedmul__88 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 3     
+---Registers : 
	               16 Bit    Registers := 1     
	                1 Bit    Registers := 4     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 3     
Module signedmul__89 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 3     
+---Registers : 
	               16 Bit    Registers := 1     
	                1 Bit    Registers := 4     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 3     
Module signedmul__90 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 3     
+---Registers : 
	               16 Bit    Registers := 1     
	                1 Bit    Registers := 4     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 3     
Module signedmul__91 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 3     
+---Registers : 
	               16 Bit    Registers := 1     
	                1 Bit    Registers := 4     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 3     
Module signedmul__92 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 3     
+---Registers : 
	               16 Bit    Registers := 1     
	                1 Bit    Registers := 4     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 3     
Module signedmul__93 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 3     
+---Registers : 
	               16 Bit    Registers := 1     
	                1 Bit    Registers := 4     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 3     
Module signedmul__94 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 3     
+---Registers : 
	               16 Bit    Registers := 1     
	                1 Bit    Registers := 4     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 3     
Module signedmul__95 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 3     
+---Registers : 
	               16 Bit    Registers := 1     
	                1 Bit    Registers := 4     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 3     
Module signedmul__96 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 3     
+---Registers : 
	               16 Bit    Registers := 1     
	                1 Bit    Registers := 4     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 3     
Module signedmul__97 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 3     
+---Registers : 
	               16 Bit    Registers := 1     
	                1 Bit    Registers := 4     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 3     
Module signedmul__98 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 3     
+---Registers : 
	               16 Bit    Registers := 1     
	                1 Bit    Registers := 4     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 3     
Module signedmul__99 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 3     
+---Registers : 
	               16 Bit    Registers := 1     
	                1 Bit    Registers := 4     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 3     
Module signedmul__100 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 3     
+---Registers : 
	               16 Bit    Registers := 1     
	                1 Bit    Registers := 4     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 3     
Module signedmul__101 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 3     
+---Registers : 
	               16 Bit    Registers := 1     
	                1 Bit    Registers := 4     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 3     
Module signedmul__102 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 3     
+---Registers : 
	               16 Bit    Registers := 1     
	                1 Bit    Registers := 4     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 3     
Module signedmul__103 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 3     
+---Registers : 
	               16 Bit    Registers := 1     
	                1 Bit    Registers := 4     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 3     
Module signedmul__104 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 3     
+---Registers : 
	               16 Bit    Registers := 1     
	                1 Bit    Registers := 4     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 3     
Module signedmul__105 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 3     
+---Registers : 
	               16 Bit    Registers := 1     
	                1 Bit    Registers := 4     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 3     
Module signedmul__106 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 3     
+---Registers : 
	               16 Bit    Registers := 1     
	                1 Bit    Registers := 4     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 3     
Module signedmul__107 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 3     
+---Registers : 
	               16 Bit    Registers := 1     
	                1 Bit    Registers := 4     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 3     
Module signedmul__108 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 3     
+---Registers : 
	               16 Bit    Registers := 1     
	                1 Bit    Registers := 4     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 3     
Module signedmul__109 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 3     
+---Registers : 
	               16 Bit    Registers := 1     
	                1 Bit    Registers := 4     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 3     
Module signedmul__110 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 3     
+---Registers : 
	               16 Bit    Registers := 1     
	                1 Bit    Registers := 4     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 3     
Module signedmul__111 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 3     
+---Registers : 
	               16 Bit    Registers := 1     
	                1 Bit    Registers := 4     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 3     
Module signedmul__112 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 3     
+---Registers : 
	               16 Bit    Registers := 1     
	                1 Bit    Registers := 4     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 3     
Module signedmul__113 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 3     
+---Registers : 
	               16 Bit    Registers := 1     
	                1 Bit    Registers := 4     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 3     
Module signedmul__114 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 3     
+---Registers : 
	               16 Bit    Registers := 1     
	                1 Bit    Registers := 4     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 3     
Module signedmul__115 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 3     
+---Registers : 
	               16 Bit    Registers := 1     
	                1 Bit    Registers := 4     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 3     
Module signedmul__116 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 3     
+---Registers : 
	               16 Bit    Registers := 1     
	                1 Bit    Registers := 4     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 3     
Module signedmul__117 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 3     
+---Registers : 
	               16 Bit    Registers := 1     
	                1 Bit    Registers := 4     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 3     
Module signedmul__118 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 3     
+---Registers : 
	               16 Bit    Registers := 1     
	                1 Bit    Registers := 4     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 3     
Module signedmul__119 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 3     
+---Registers : 
	               16 Bit    Registers := 1     
	                1 Bit    Registers := 4     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 3     
Module signedmul__120 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 3     
+---Registers : 
	               16 Bit    Registers := 1     
	                1 Bit    Registers := 4     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 3     
Module signedmul__121 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 3     
+---Registers : 
	               16 Bit    Registers := 1     
	                1 Bit    Registers := 4     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 3     
Module signedmul__122 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 3     
+---Registers : 
	               16 Bit    Registers := 1     
	                1 Bit    Registers := 4     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 3     
Module signedmul__123 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 3     
+---Registers : 
	               16 Bit    Registers := 1     
	                1 Bit    Registers := 4     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 3     
Module signedmul__124 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 3     
+---Registers : 
	               16 Bit    Registers := 1     
	                1 Bit    Registers := 4     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 3     
Module signedmul__125 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 3     
+---Registers : 
	               16 Bit    Registers := 1     
	                1 Bit    Registers := 4     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 3     
Module signedmul__126 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 3     
+---Registers : 
	               16 Bit    Registers := 1     
	                1 Bit    Registers := 4     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 3     
Module signedmul__127 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 3     
+---Registers : 
	               16 Bit    Registers := 1     
	                1 Bit    Registers := 4     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 3     
Module signedmul__128 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 3     
+---Registers : 
	               16 Bit    Registers := 1     
	                1 Bit    Registers := 4     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 3     
Module signedmul__129 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 3     
+---Registers : 
	               16 Bit    Registers := 1     
	                1 Bit    Registers := 4     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 3     
Module signedmul__130 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 3     
+---Registers : 
	               16 Bit    Registers := 1     
	                1 Bit    Registers := 4     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 3     
Module signedmul__131 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 3     
+---Registers : 
	               16 Bit    Registers := 1     
	                1 Bit    Registers := 4     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 3     
Module signedmul__132 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 3     
+---Registers : 
	               16 Bit    Registers := 1     
	                1 Bit    Registers := 4     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 3     
Module signedmul__133 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 3     
+---Registers : 
	               16 Bit    Registers := 1     
	                1 Bit    Registers := 4     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 3     
Module signedmul__134 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 3     
+---Registers : 
	               16 Bit    Registers := 1     
	                1 Bit    Registers := 4     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 3     
Module signedmul__135 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 3     
+---Registers : 
	               16 Bit    Registers := 1     
	                1 Bit    Registers := 4     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 3     
Module signedmul__136 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 3     
+---Registers : 
	               16 Bit    Registers := 1     
	                1 Bit    Registers := 4     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 3     
Module signedmul__137 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 3     
+---Registers : 
	               16 Bit    Registers := 1     
	                1 Bit    Registers := 4     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 3     
Module signedmul__138 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 3     
+---Registers : 
	               16 Bit    Registers := 1     
	                1 Bit    Registers := 4     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 3     
Module signedmul__139 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 3     
+---Registers : 
	               16 Bit    Registers := 1     
	                1 Bit    Registers := 4     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 3     
Module signedmul__140 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 3     
+---Registers : 
	               16 Bit    Registers := 1     
	                1 Bit    Registers := 4     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 3     
Module signedmul__141 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 3     
+---Registers : 
	               16 Bit    Registers := 1     
	                1 Bit    Registers := 4     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 3     
Module signedmul__142 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 3     
+---Registers : 
	               16 Bit    Registers := 1     
	                1 Bit    Registers := 4     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 3     
Module signedmul__143 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 3     
+---Registers : 
	               16 Bit    Registers := 1     
	                1 Bit    Registers := 4     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 3     
Module signedmul__144 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 3     
+---Registers : 
	               16 Bit    Registers := 1     
	                1 Bit    Registers := 4     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 3     
Module signedmul__145 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 3     
+---Registers : 
	               16 Bit    Registers := 1     
	                1 Bit    Registers := 4     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 3     
Module signedmul__146 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 3     
+---Registers : 
	               16 Bit    Registers := 1     
	                1 Bit    Registers := 4     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 3     
Module signedmul__147 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 3     
+---Registers : 
	               16 Bit    Registers := 1     
	                1 Bit    Registers := 4     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 3     
Module signedmul__148 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 3     
+---Registers : 
	               16 Bit    Registers := 1     
	                1 Bit    Registers := 4     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 3     
Module signedmul__149 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 3     
+---Registers : 
	               16 Bit    Registers := 1     
	                1 Bit    Registers := 4     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 3     
Module signedmul__150 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 3     
+---Registers : 
	               16 Bit    Registers := 1     
	                1 Bit    Registers := 4     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 3     
Module signedmul__151 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 3     
+---Registers : 
	               16 Bit    Registers := 1     
	                1 Bit    Registers := 4     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 3     
Module signedmul__152 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 3     
+---Registers : 
	               16 Bit    Registers := 1     
	                1 Bit    Registers := 4     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 3     
Module signedmul__153 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 3     
+---Registers : 
	               16 Bit    Registers := 1     
	                1 Bit    Registers := 4     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 3     
Module signedmul__154 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 3     
+---Registers : 
	               16 Bit    Registers := 1     
	                1 Bit    Registers := 4     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 3     
Module signedmul__155 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 3     
+---Registers : 
	               16 Bit    Registers := 1     
	                1 Bit    Registers := 4     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 3     
Module signedmul__156 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 3     
+---Registers : 
	               16 Bit    Registers := 1     
	                1 Bit    Registers := 4     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 3     
Module signedmul__157 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 3     
+---Registers : 
	               16 Bit    Registers := 1     
	                1 Bit    Registers := 4     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 3     
Module signedmul__158 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 3     
+---Registers : 
	               16 Bit    Registers := 1     
	                1 Bit    Registers := 4     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 3     
Module signedmul__159 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 3     
+---Registers : 
	               16 Bit    Registers := 1     
	                1 Bit    Registers := 4     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 3     
Module signedmul__160 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 3     
+---Registers : 
	               16 Bit    Registers := 1     
	                1 Bit    Registers := 4     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 3     
Module signedmul__161 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 3     
+---Registers : 
	               16 Bit    Registers := 1     
	                1 Bit    Registers := 4     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 3     
Module signedmul__162 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 3     
+---Registers : 
	               16 Bit    Registers := 1     
	                1 Bit    Registers := 4     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 3     
Module signedmul__163 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 3     
+---Registers : 
	               16 Bit    Registers := 1     
	                1 Bit    Registers := 4     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 3     
Module signedmul__164 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 3     
+---Registers : 
	               16 Bit    Registers := 1     
	                1 Bit    Registers := 4     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 3     
Module vecmat_mul_h 
Detailed RTL Component Info : 
+---Registers : 
	             1024 Bit    Registers := 2     
Module qadd2__1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 1     
Module qadd2__2 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 1     
Module qadd2__3 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 1     
Module qadd2__4 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 1     
Module qadd2__5 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 1     
Module qadd2__6 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 1     
Module qadd2__7 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 1     
Module qadd2__8 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 1     
Module qadd2__9 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 1     
Module qadd2__10 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 1     
Module qadd2__11 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 1     
Module qadd2__12 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 1     
Module qadd2__13 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 1     
Module qadd2__14 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 1     
Module qadd2__15 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 1     
Module qadd2__16 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 1     
Module qadd2__17 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 1     
Module qadd2__18 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 1     
Module qadd2__19 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 1     
Module qadd2__20 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 1     
Module qadd2__21 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 1     
Module qadd2__22 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 1     
Module qadd2__23 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 1     
Module qadd2__24 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 1     
Module qadd2__25 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 1     
Module qadd2__26 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 1     
Module qadd2__27 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 1     
Module qadd2__28 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 1     
Module qadd2__29 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 1     
Module qadd2__30 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 1     
Module qadd2__31 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 1     
Module qadd2__32 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 1     
Module qadd2__33 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 1     
Module qadd2__34 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 1     
Module qadd2__35 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 1     
Module qadd2__36 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 1     
Module qadd2__37 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 1     
Module qadd2__38 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 1     
Module qadd2__39 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 1     
Module qadd2__40 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 1     
Module qadd2__41 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 1     
Module qadd2__42 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 1     
Module qadd2__43 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 1     
Module qadd2__44 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 1     
Module qadd2__45 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 1     
Module qadd2__46 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 1     
Module qadd2__47 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 1     
Module qadd2__48 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 1     
Module qadd2__49 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 1     
Module qadd2__50 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 1     
Module qadd2__51 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 1     
Module qadd2__52 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 1     
Module qadd2__53 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 1     
Module qadd2__54 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 1     
Module qadd2__55 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 1     
Module qadd2__56 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 1     
Module qadd2__57 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 1     
Module qadd2__58 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 1     
Module qadd2__59 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 1     
Module qadd2__60 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 1     
Module qadd2__61 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 1     
Module qadd2__62 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 1     
Module qadd2__63 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 1     
Module qadd2__64 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 1     
Module qadd2__65 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 1     
Module qadd2__66 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 1     
Module qadd2__67 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 1     
Module qadd2__68 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 1     
Module qadd2__69 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 1     
Module qadd2__70 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 1     
Module qadd2__71 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 1     
Module qadd2__72 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 1     
Module qadd2__73 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 1     
Module qadd2__74 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 1     
Module qadd2__75 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 1     
Module qadd2__76 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 1     
Module qadd2__77 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 1     
Module qadd2__78 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 1     
Module qadd2__79 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 1     
Module qadd2__80 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 1     
Module qadd2__81 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 1     
Module qadd2__82 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 1     
Module qadd2__83 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 1     
Module qadd2__84 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 1     
Module qadd2__85 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 1     
Module qadd2__86 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 1     
Module qadd2__87 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 1     
Module qadd2__88 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 1     
Module qadd2__89 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 1     
Module qadd2__90 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 1     
Module qadd2__91 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 1     
Module qadd2__92 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 1     
Module qadd2__93 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 1     
Module qadd2__94 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 1     
Module qadd2__95 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 1     
Module qadd2__96 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 1     
Module qadd2__97 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 1     
Module qadd2__98 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 1     
Module qadd2__99 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 1     
Module vecmat_add_x 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 14    
Module qadd2__224 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 1     
Module qadd2__223 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 1     
Module qadd2__222 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 1     
Module qadd2__221 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 1     
Module qadd2__220 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 1     
Module qadd2__219 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 1     
Module qadd2__218 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 1     
Module qadd2__217 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 1     
Module qadd2__216 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 1     
Module qadd2__215 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 1     
Module qadd2__214 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 1     
Module qadd2__213 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 1     
Module qadd2__212 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 1     
Module qadd2__211 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 1     
Module qadd2__210 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 1     
Module qadd2__209 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 1     
Module qadd2__208 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 1     
Module qadd2__207 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 1     
Module qadd2__206 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 1     
Module qadd2__205 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 1     
Module qadd2__204 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 1     
Module qadd2__203 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 1     
Module qadd2__202 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 1     
Module qadd2__201 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 1     
Module qadd2__200 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 1     
Module qadd2__199 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 1     
Module qadd2__198 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 1     
Module qadd2__197 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 1     
Module qadd2__196 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 1     
Module qadd2__195 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 1     
Module qadd2__194 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 1     
Module qadd2__193 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 1     
Module qadd2__192 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 1     
Module qadd2__191 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 1     
Module qadd2__190 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 1     
Module qadd2__189 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 1     
Module qadd2__188 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 1     
Module qadd2__187 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 1     
Module qadd2__186 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 1     
Module qadd2__185 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 1     
Module qadd2__184 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 1     
Module qadd2__183 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 1     
Module qadd2__182 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 1     
Module qadd2__181 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 1     
Module qadd2__180 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 1     
Module qadd2__179 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 1     
Module qadd2__178 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 1     
Module qadd2__177 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 1     
Module qadd2__176 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 1     
Module qadd2__175 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 1     
Module qadd2__174 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 1     
Module qadd2__173 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 1     
Module qadd2__172 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 1     
Module qadd2__171 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 1     
Module qadd2__170 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 1     
Module qadd2__169 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 1     
Module qadd2__168 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 1     
Module qadd2__167 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 1     
Module qadd2__166 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 1     
Module qadd2__165 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 1     
Module qadd2__164 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 1     
Module qadd2__163 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 1     
Module qadd2__162 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 1     
Module vecmat_add_h__1 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 17    
Module qadd2__287 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 1     
Module qadd2__286 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 1     
Module qadd2__285 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 1     
Module qadd2__284 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 1     
Module qadd2__283 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 1     
Module qadd2__282 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 1     
Module qadd2__281 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 1     
Module qadd2__280 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 1     
Module qadd2__279 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 1     
Module qadd2__278 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 1     
Module qadd2__277 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 1     
Module qadd2__276 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 1     
Module qadd2__275 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 1     
Module qadd2__274 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 1     
Module qadd2__273 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 1     
Module qadd2__272 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 1     
Module qadd2__271 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 1     
Module qadd2__270 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 1     
Module qadd2__269 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 1     
Module qadd2__268 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 1     
Module qadd2__267 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 1     
Module qadd2__266 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 1     
Module qadd2__265 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 1     
Module qadd2__264 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 1     
Module qadd2__263 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 1     
Module qadd2__262 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 1     
Module qadd2__261 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 1     
Module qadd2__260 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 1     
Module qadd2__259 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 1     
Module qadd2__258 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 1     
Module qadd2__257 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 1     
Module qadd2__256 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 1     
Module qadd2__255 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 1     
Module qadd2__254 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 1     
Module qadd2__253 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 1     
Module qadd2__252 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 1     
Module qadd2__251 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 1     
Module qadd2__250 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 1     
Module qadd2__249 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 1     
Module qadd2__248 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 1     
Module qadd2__247 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 1     
Module qadd2__246 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 1     
Module qadd2__245 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 1     
Module qadd2__244 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 1     
Module qadd2__243 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 1     
Module qadd2__242 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 1     
Module qadd2__241 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 1     
Module qadd2__240 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 1     
Module qadd2__239 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 1     
Module qadd2__238 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 1     
Module qadd2__237 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 1     
Module qadd2__236 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 1     
Module qadd2__235 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 1     
Module qadd2__234 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 1     
Module qadd2__233 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 1     
Module qadd2__232 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 1     
Module qadd2__231 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 1     
Module qadd2__230 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 1     
Module qadd2__229 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 1     
Module qadd2__228 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 1     
Module qadd2__227 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 1     
Module qadd2__226 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 1     
Module qadd2__225 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 1     
Module vecmat_add_h__2 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 17    
Module qadd2__100 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 1     
Module qadd2__101 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 1     
Module qadd2__102 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 1     
Module qadd2__103 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 1     
Module qadd2__104 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 1     
Module qadd2__105 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 1     
Module qadd2__106 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 1     
Module qadd2__107 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 1     
Module qadd2__108 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 1     
Module qadd2__109 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 1     
Module qadd2__110 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 1     
Module qadd2__111 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 1     
Module qadd2__112 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 1     
Module qadd2__113 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 1     
Module qadd2__114 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 1     
Module qadd2__115 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 1     
Module qadd2__116 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 1     
Module qadd2__117 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 1     
Module qadd2__118 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 1     
Module qadd2__119 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 1     
Module qadd2__120 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 1     
Module qadd2__121 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 1     
Module qadd2__122 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 1     
Module qadd2__123 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 1     
Module qadd2__124 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 1     
Module qadd2__125 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 1     
Module qadd2__126 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 1     
Module qadd2__127 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 1     
Module qadd2__128 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 1     
Module qadd2__129 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 1     
Module qadd2__130 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 1     
Module qadd2__131 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 1     
Module qadd2__132 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 1     
Module qadd2__133 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 1     
Module qadd2__134 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 1     
Module qadd2__135 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 1     
Module qadd2__136 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 1     
Module qadd2__137 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 1     
Module qadd2__138 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 1     
Module qadd2__139 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 1     
Module qadd2__140 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 1     
Module qadd2__141 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 1     
Module qadd2__142 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 1     
Module qadd2__143 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 1     
Module qadd2__144 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 1     
Module qadd2__145 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 1     
Module qadd2__146 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 1     
Module qadd2__147 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 1     
Module qadd2__148 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 1     
Module qadd2__149 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 1     
Module qadd2__150 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 1     
Module qadd2__151 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 1     
Module qadd2__152 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 1     
Module qadd2__153 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 1     
Module qadd2__154 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 1     
Module qadd2__155 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 1     
Module qadd2__156 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 1     
Module qadd2__157 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 1     
Module qadd2__158 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 1     
Module qadd2__159 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 1     
Module qadd2__160 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 1     
Module qadd2__161 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 1     
Module qadd2__288 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 1     
Module vecmat_add_h__3 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 17    
Module qadd2__352 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 1     
Module qadd2__353 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 1     
Module sigmoid__1 
Detailed RTL Component Info : 
+---Muxes : 
	   5 Input      6 Bit        Muxes := 3     
	   5 Input      5 Bit        Muxes := 3     
	   5 Input      4 Bit        Muxes := 1     
	  16 Input      1 Bit        Muxes := 1     
	   5 Input      1 Bit        Muxes := 1     
Module sigmoid__2 
Detailed RTL Component Info : 
+---Muxes : 
	   5 Input      6 Bit        Muxes := 3     
	   5 Input      5 Bit        Muxes := 3     
	   5 Input      4 Bit        Muxes := 1     
	  16 Input      1 Bit        Muxes := 1     
	   5 Input      1 Bit        Muxes := 1     
Module qadd2__354 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 1     
Module qadd2__355 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 1     
Module tanh__1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 2     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 2     
	   7 Input      5 Bit        Muxes := 1     
	   4 Input      5 Bit        Muxes := 1     
	   2 Input      5 Bit        Muxes := 2     
	  10 Input      4 Bit        Muxes := 1     
	   5 Input      3 Bit        Muxes := 1     
	   7 Input      1 Bit        Muxes := 1     
	   5 Input      1 Bit        Muxes := 1     
	   6 Input      1 Bit        Muxes := 1     
	   4 Input      1 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 2     
Module signedmul__165 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 3     
+---Registers : 
	               16 Bit    Registers := 1     
	                1 Bit    Registers := 4     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 3     
Module qadd2__356 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 1     
Module tanh 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 2     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 2     
	   7 Input      5 Bit        Muxes := 1     
	   4 Input      5 Bit        Muxes := 1     
	   2 Input      5 Bit        Muxes := 2     
	  10 Input      4 Bit        Muxes := 1     
	   5 Input      3 Bit        Muxes := 1     
	   7 Input      1 Bit        Muxes := 1     
	   5 Input      1 Bit        Muxes := 1     
	   6 Input      1 Bit        Muxes := 1     
	   4 Input      1 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 2     
Module signedmul__166 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 3     
+---Registers : 
	               16 Bit    Registers := 1     
	                1 Bit    Registers := 4     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 3     
Module qadd2__357 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 1     
Module qadd2__358 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 1     
Module signedmul 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 3     
+---Registers : 
	               16 Bit    Registers := 1     
	                1 Bit    Registers := 4     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 3     
Module sigmoid 
Detailed RTL Component Info : 
+---Muxes : 
	   5 Input      6 Bit        Muxes := 3     
	   5 Input      5 Bit        Muxes := 3     
	   5 Input      4 Bit        Muxes := 1     
	  16 Input      1 Bit        Muxes := 1     
	   5 Input      1 Bit        Muxes := 1     
Module qadd2__359 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 1     
Module qadd2 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 1     
Module qadd2__289 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 1     
Module qadd2__290 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 1     
Module qadd2__291 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 1     
Module qadd2__292 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 1     
Module qadd2__293 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 1     
Module qadd2__294 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 1     
Module qadd2__295 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 1     
Module qadd2__296 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 1     
Module qadd2__297 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 1     
Module qadd2__298 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 1     
Module qadd2__299 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 1     
Module qadd2__300 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 1     
Module qadd2__301 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 1     
Module qadd2__302 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 1     
Module qadd2__303 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 1     
Module qadd2__304 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 1     
Module qadd2__305 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 1     
Module qadd2__306 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 1     
Module qadd2__307 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 1     
Module qadd2__308 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 1     
Module qadd2__309 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 1     
Module qadd2__310 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 1     
Module qadd2__311 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 1     
Module qadd2__312 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 1     
Module qadd2__313 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 1     
Module qadd2__314 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 1     
Module qadd2__315 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 1     
Module qadd2__316 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 1     
Module qadd2__317 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 1     
Module qadd2__318 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 1     
Module qadd2__319 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 1     
Module qadd2__320 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 1     
Module qadd2__321 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 1     
Module qadd2__322 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 1     
Module qadd2__323 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 1     
Module qadd2__324 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 1     
Module qadd2__325 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 1     
Module qadd2__326 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 1     
Module qadd2__327 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 1     
Module qadd2__328 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 1     
Module qadd2__329 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 1     
Module qadd2__330 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 1     
Module qadd2__331 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 1     
Module qadd2__332 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 1     
Module qadd2__333 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 1     
Module qadd2__334 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 1     
Module qadd2__335 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 1     
Module qadd2__336 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 1     
Module qadd2__337 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 1     
Module qadd2__338 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 1     
Module qadd2__339 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 1     
Module qadd2__340 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 1     
Module qadd2__341 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 1     
Module qadd2__342 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 1     
Module qadd2__343 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 1     
Module qadd2__344 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 1     
Module qadd2__345 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 1     
Module qadd2__346 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 1     
Module qadd2__347 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 1     
Module qadd2__348 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 1     
Module qadd2__349 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 1     
Module qadd2__350 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 1     
Module qadd2__351 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 1     
Module vecmat_add_h 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 17    
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 220 (col length:60)
BRAMs: 280 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
Warning: Parallel synthesis criteria is not met 
DSP Report: Generating DSP result_ff_reg, operation Mode is: (A2*B2)'.
DSP Report: register b_ff_reg is absorbed into DSP result_ff_reg.
DSP Report: register a_ff_reg is absorbed into DSP result_ff_reg.
DSP Report: register result_ff_reg is absorbed into DSP result_ff_reg.
DSP Report: operator result is absorbed into DSP result_ff_reg.
DSP Report: Generating DSP result_ff_reg, operation Mode is: (A2*B2)'.
DSP Report: register b_ff_reg is absorbed into DSP result_ff_reg.
DSP Report: register a_ff_reg is absorbed into DSP result_ff_reg.
DSP Report: register result_ff_reg is absorbed into DSP result_ff_reg.
DSP Report: operator result is absorbed into DSP result_ff_reg.
DSP Report: Generating DSP result_ff_reg, operation Mode is: (A2*B2)'.
DSP Report: register b_ff_reg is absorbed into DSP result_ff_reg.
DSP Report: register a_ff_reg is absorbed into DSP result_ff_reg.
DSP Report: register result_ff_reg is absorbed into DSP result_ff_reg.
DSP Report: operator result is absorbed into DSP result_ff_reg.
DSP Report: Generating DSP result_ff_reg, operation Mode is: (A2*B2)'.
DSP Report: register b_ff_reg is absorbed into DSP result_ff_reg.
DSP Report: register a_ff_reg is absorbed into DSP result_ff_reg.
DSP Report: register result_ff_reg is absorbed into DSP result_ff_reg.
DSP Report: operator result is absorbed into DSP result_ff_reg.
DSP Report: Generating DSP result_ff_reg, operation Mode is: (A2*B2)'.
DSP Report: register b_ff_reg is absorbed into DSP result_ff_reg.
DSP Report: register a_ff_reg is absorbed into DSP result_ff_reg.
DSP Report: register result_ff_reg is absorbed into DSP result_ff_reg.
DSP Report: operator result is absorbed into DSP result_ff_reg.
DSP Report: Generating DSP result_ff_reg, operation Mode is: (A2*B2)'.
DSP Report: register b_ff_reg is absorbed into DSP result_ff_reg.
DSP Report: register a_ff_reg is absorbed into DSP result_ff_reg.
DSP Report: register result_ff_reg is absorbed into DSP result_ff_reg.
DSP Report: operator result is absorbed into DSP result_ff_reg.
DSP Report: Generating DSP result_ff_reg, operation Mode is: (A2*B2)'.
DSP Report: register b_ff_reg is absorbed into DSP result_ff_reg.
DSP Report: register a_ff_reg is absorbed into DSP result_ff_reg.
DSP Report: register result_ff_reg is absorbed into DSP result_ff_reg.
DSP Report: operator result is absorbed into DSP result_ff_reg.
DSP Report: Generating DSP result_ff_reg, operation Mode is: (A2*B2)'.
DSP Report: register b_ff_reg is absorbed into DSP result_ff_reg.
DSP Report: register a_ff_reg is absorbed into DSP result_ff_reg.
DSP Report: register result_ff_reg is absorbed into DSP result_ff_reg.
DSP Report: operator result is absorbed into DSP result_ff_reg.
DSP Report: Generating DSP result_ff_reg, operation Mode is: (A2*B2)'.
DSP Report: register b_ff_reg is absorbed into DSP result_ff_reg.
DSP Report: register a_ff_reg is absorbed into DSP result_ff_reg.
DSP Report: register result_ff_reg is absorbed into DSP result_ff_reg.
DSP Report: operator result is absorbed into DSP result_ff_reg.
DSP Report: Generating DSP result_ff_reg, operation Mode is: (A2*B2)'.
DSP Report: register b_ff_reg is absorbed into DSP result_ff_reg.
DSP Report: register a_ff_reg is absorbed into DSP result_ff_reg.
DSP Report: register result_ff_reg is absorbed into DSP result_ff_reg.
DSP Report: operator result is absorbed into DSP result_ff_reg.
DSP Report: Generating DSP result_ff_reg, operation Mode is: (A2*B2)'.
DSP Report: register b_ff_reg is absorbed into DSP result_ff_reg.
DSP Report: register a_ff_reg is absorbed into DSP result_ff_reg.
DSP Report: register result_ff_reg is absorbed into DSP result_ff_reg.
DSP Report: operator result is absorbed into DSP result_ff_reg.
DSP Report: Generating DSP result_ff_reg, operation Mode is: (A2*B2)'.
DSP Report: register b_ff_reg is absorbed into DSP result_ff_reg.
DSP Report: register a_ff_reg is absorbed into DSP result_ff_reg.
DSP Report: register result_ff_reg is absorbed into DSP result_ff_reg.
DSP Report: operator result is absorbed into DSP result_ff_reg.
DSP Report: Generating DSP result_ff_reg, operation Mode is: (A2*B2)'.
DSP Report: register b_ff_reg is absorbed into DSP result_ff_reg.
DSP Report: register a_ff_reg is absorbed into DSP result_ff_reg.
DSP Report: register result_ff_reg is absorbed into DSP result_ff_reg.
DSP Report: operator result is absorbed into DSP result_ff_reg.
DSP Report: Generating DSP result_ff_reg, operation Mode is: (A2*B2)'.
DSP Report: register b_ff_reg is absorbed into DSP result_ff_reg.
DSP Report: register a_ff_reg is absorbed into DSP result_ff_reg.
DSP Report: register result_ff_reg is absorbed into DSP result_ff_reg.
DSP Report: operator result is absorbed into DSP result_ff_reg.
DSP Report: Generating DSP result_ff_reg, operation Mode is: (A2*B2)'.
DSP Report: register b_ff_reg is absorbed into DSP result_ff_reg.
DSP Report: register a_ff_reg is absorbed into DSP result_ff_reg.
DSP Report: register result_ff_reg is absorbed into DSP result_ff_reg.
DSP Report: operator result is absorbed into DSP result_ff_reg.
DSP Report: Generating DSP result_ff_reg, operation Mode is: (A2*B2)'.
DSP Report: register b_ff_reg is absorbed into DSP result_ff_reg.
DSP Report: register a_ff_reg is absorbed into DSP result_ff_reg.
DSP Report: register result_ff_reg is absorbed into DSP result_ff_reg.
DSP Report: operator result is absorbed into DSP result_ff_reg.
DSP Report: Generating DSP result_ff_reg, operation Mode is: (A2*B2)'.
DSP Report: register b_ff_reg is absorbed into DSP result_ff_reg.
DSP Report: register a_ff_reg is absorbed into DSP result_ff_reg.
DSP Report: register result_ff_reg is absorbed into DSP result_ff_reg.
DSP Report: operator result is absorbed into DSP result_ff_reg.
DSP Report: Generating DSP result_ff_reg, operation Mode is: (A2*B2)'.
DSP Report: register b_ff_reg is absorbed into DSP result_ff_reg.
DSP Report: register a_ff_reg is absorbed into DSP result_ff_reg.
DSP Report: register result_ff_reg is absorbed into DSP result_ff_reg.
DSP Report: operator result is absorbed into DSP result_ff_reg.
DSP Report: Generating DSP result_ff_reg, operation Mode is: (A2*B2)'.
DSP Report: register b_ff_reg is absorbed into DSP result_ff_reg.
DSP Report: register a_ff_reg is absorbed into DSP result_ff_reg.
DSP Report: register result_ff_reg is absorbed into DSP result_ff_reg.
DSP Report: operator result is absorbed into DSP result_ff_reg.
DSP Report: Generating DSP result_ff_reg, operation Mode is: (A2*B2)'.
DSP Report: register b_ff_reg is absorbed into DSP result_ff_reg.
DSP Report: register a_ff_reg is absorbed into DSP result_ff_reg.
DSP Report: register result_ff_reg is absorbed into DSP result_ff_reg.
DSP Report: operator result is absorbed into DSP result_ff_reg.
DSP Report: Generating DSP result_ff_reg, operation Mode is: (A2*B2)'.
DSP Report: register b_ff_reg is absorbed into DSP result_ff_reg.
DSP Report: register a_ff_reg is absorbed into DSP result_ff_reg.
DSP Report: register result_ff_reg is absorbed into DSP result_ff_reg.
DSP Report: operator result is absorbed into DSP result_ff_reg.
DSP Report: Generating DSP result_ff_reg, operation Mode is: (A2*B2)'.
DSP Report: register b_ff_reg is absorbed into DSP result_ff_reg.
DSP Report: register a_ff_reg is absorbed into DSP result_ff_reg.
DSP Report: register result_ff_reg is absorbed into DSP result_ff_reg.
DSP Report: operator result is absorbed into DSP result_ff_reg.
DSP Report: Generating DSP result_ff_reg, operation Mode is: (A2*B2)'.
DSP Report: register b_ff_reg is absorbed into DSP result_ff_reg.
DSP Report: register a_ff_reg is absorbed into DSP result_ff_reg.
DSP Report: register result_ff_reg is absorbed into DSP result_ff_reg.
DSP Report: operator result is absorbed into DSP result_ff_reg.
DSP Report: Generating DSP result_ff_reg, operation Mode is: (A2*B2)'.
DSP Report: register b_ff_reg is absorbed into DSP result_ff_reg.
DSP Report: register a_ff_reg is absorbed into DSP result_ff_reg.
DSP Report: register result_ff_reg is absorbed into DSP result_ff_reg.
DSP Report: operator result is absorbed into DSP result_ff_reg.
DSP Report: Generating DSP result_ff_reg, operation Mode is: (A2*B2)'.
DSP Report: register b_ff_reg is absorbed into DSP result_ff_reg.
DSP Report: register a_ff_reg is absorbed into DSP result_ff_reg.
DSP Report: register result_ff_reg is absorbed into DSP result_ff_reg.
DSP Report: operator result is absorbed into DSP result_ff_reg.
DSP Report: Generating DSP result_ff_reg, operation Mode is: (A2*B2)'.
DSP Report: register b_ff_reg is absorbed into DSP result_ff_reg.
DSP Report: register a_ff_reg is absorbed into DSP result_ff_reg.
DSP Report: register result_ff_reg is absorbed into DSP result_ff_reg.
DSP Report: operator result is absorbed into DSP result_ff_reg.
DSP Report: Generating DSP result_ff_reg, operation Mode is: (A2*B2)'.
DSP Report: register b_ff_reg is absorbed into DSP result_ff_reg.
DSP Report: register a_ff_reg is absorbed into DSP result_ff_reg.
DSP Report: register result_ff_reg is absorbed into DSP result_ff_reg.
DSP Report: operator result is absorbed into DSP result_ff_reg.
DSP Report: Generating DSP result_ff_reg, operation Mode is: (A2*B2)'.
DSP Report: register b_ff_reg is absorbed into DSP result_ff_reg.
DSP Report: register a_ff_reg is absorbed into DSP result_ff_reg.
DSP Report: register result_ff_reg is absorbed into DSP result_ff_reg.
DSP Report: operator result is absorbed into DSP result_ff_reg.
DSP Report: Generating DSP result_ff_reg, operation Mode is: (A2*B2)'.
DSP Report: register b_ff_reg is absorbed into DSP result_ff_reg.
DSP Report: register a_ff_reg is absorbed into DSP result_ff_reg.
DSP Report: register result_ff_reg is absorbed into DSP result_ff_reg.
DSP Report: operator result is absorbed into DSP result_ff_reg.
DSP Report: Generating DSP result_ff_reg, operation Mode is: (A2*B2)'.
DSP Report: register b_ff_reg is absorbed into DSP result_ff_reg.
DSP Report: register a_ff_reg is absorbed into DSP result_ff_reg.
DSP Report: register result_ff_reg is absorbed into DSP result_ff_reg.
DSP Report: operator result is absorbed into DSP result_ff_reg.
DSP Report: Generating DSP result_ff_reg, operation Mode is: (A2*B2)'.
DSP Report: register b_ff_reg is absorbed into DSP result_ff_reg.
DSP Report: register a_ff_reg is absorbed into DSP result_ff_reg.
DSP Report: register result_ff_reg is absorbed into DSP result_ff_reg.
DSP Report: operator result is absorbed into DSP result_ff_reg.
DSP Report: Generating DSP result_ff_reg, operation Mode is: (A2*B2)'.
DSP Report: register b_ff_reg is absorbed into DSP result_ff_reg.
DSP Report: register a_ff_reg is absorbed into DSP result_ff_reg.
DSP Report: register result_ff_reg is absorbed into DSP result_ff_reg.
DSP Report: operator result is absorbed into DSP result_ff_reg.
DSP Report: Generating DSP result_ff_reg, operation Mode is: (A2*B2)'.
DSP Report: register b_ff_reg is absorbed into DSP result_ff_reg.
DSP Report: register a_ff_reg is absorbed into DSP result_ff_reg.
DSP Report: register result_ff_reg is absorbed into DSP result_ff_reg.
DSP Report: operator result is absorbed into DSP result_ff_reg.
DSP Report: Generating DSP result_ff_reg, operation Mode is: (A2*B2)'.
DSP Report: register b_ff_reg is absorbed into DSP result_ff_reg.
DSP Report: register a_ff_reg is absorbed into DSP result_ff_reg.
DSP Report: register result_ff_reg is absorbed into DSP result_ff_reg.
DSP Report: operator result is absorbed into DSP result_ff_reg.
DSP Report: Generating DSP result_ff_reg, operation Mode is: (A2*B2)'.
DSP Report: register b_ff_reg is absorbed into DSP result_ff_reg.
DSP Report: register a_ff_reg is absorbed into DSP result_ff_reg.
DSP Report: register result_ff_reg is absorbed into DSP result_ff_reg.
DSP Report: operator result is absorbed into DSP result_ff_reg.
DSP Report: Generating DSP result_ff_reg, operation Mode is: (A2*B2)'.
DSP Report: register b_ff_reg is absorbed into DSP result_ff_reg.
DSP Report: register a_ff_reg is absorbed into DSP result_ff_reg.
DSP Report: register result_ff_reg is absorbed into DSP result_ff_reg.
DSP Report: operator result is absorbed into DSP result_ff_reg.
DSP Report: Generating DSP result_ff_reg, operation Mode is: (A2*B2)'.
DSP Report: register b_ff_reg is absorbed into DSP result_ff_reg.
DSP Report: register a_ff_reg is absorbed into DSP result_ff_reg.
DSP Report: register result_ff_reg is absorbed into DSP result_ff_reg.
DSP Report: operator result is absorbed into DSP result_ff_reg.
DSP Report: Generating DSP result_ff_reg, operation Mode is: (A2*B2)'.
DSP Report: register b_ff_reg is absorbed into DSP result_ff_reg.
DSP Report: register a_ff_reg is absorbed into DSP result_ff_reg.
DSP Report: register result_ff_reg is absorbed into DSP result_ff_reg.
DSP Report: operator result is absorbed into DSP result_ff_reg.
DSP Report: Generating DSP result_ff_reg, operation Mode is: (A2*B2)'.
DSP Report: register b_ff_reg is absorbed into DSP result_ff_reg.
DSP Report: register a_ff_reg is absorbed into DSP result_ff_reg.
DSP Report: register result_ff_reg is absorbed into DSP result_ff_reg.
DSP Report: operator result is absorbed into DSP result_ff_reg.
DSP Report: Generating DSP result_ff_reg, operation Mode is: (A2*B2)'.
DSP Report: register b_ff_reg is absorbed into DSP result_ff_reg.
DSP Report: register a_ff_reg is absorbed into DSP result_ff_reg.
DSP Report: register result_ff_reg is absorbed into DSP result_ff_reg.
DSP Report: operator result is absorbed into DSP result_ff_reg.
DSP Report: Generating DSP result_ff_reg, operation Mode is: (A2*B2)'.
DSP Report: register b_ff_reg is absorbed into DSP result_ff_reg.
DSP Report: register a_ff_reg is absorbed into DSP result_ff_reg.
DSP Report: register result_ff_reg is absorbed into DSP result_ff_reg.
DSP Report: operator result is absorbed into DSP result_ff_reg.
DSP Report: Generating DSP result_ff_reg, operation Mode is: (A2*B2)'.
DSP Report: register b_ff_reg is absorbed into DSP result_ff_reg.
DSP Report: register a_ff_reg is absorbed into DSP result_ff_reg.
DSP Report: register result_ff_reg is absorbed into DSP result_ff_reg.
DSP Report: operator result is absorbed into DSP result_ff_reg.
DSP Report: Generating DSP result_ff_reg, operation Mode is: (A2*B2)'.
DSP Report: register b_ff_reg is absorbed into DSP result_ff_reg.
DSP Report: register a_ff_reg is absorbed into DSP result_ff_reg.
DSP Report: register result_ff_reg is absorbed into DSP result_ff_reg.
DSP Report: operator result is absorbed into DSP result_ff_reg.
DSP Report: Generating DSP result_ff_reg, operation Mode is: (A2*B2)'.
DSP Report: register b_ff_reg is absorbed into DSP result_ff_reg.
DSP Report: register a_ff_reg is absorbed into DSP result_ff_reg.
DSP Report: register result_ff_reg is absorbed into DSP result_ff_reg.
DSP Report: operator result is absorbed into DSP result_ff_reg.
DSP Report: Generating DSP result_ff_reg, operation Mode is: (A2*B2)'.
DSP Report: register b_ff_reg is absorbed into DSP result_ff_reg.
DSP Report: register a_ff_reg is absorbed into DSP result_ff_reg.
DSP Report: register result_ff_reg is absorbed into DSP result_ff_reg.
DSP Report: operator result is absorbed into DSP result_ff_reg.
DSP Report: Generating DSP result_ff_reg, operation Mode is: (A2*B2)'.
DSP Report: register b_ff_reg is absorbed into DSP result_ff_reg.
DSP Report: register a_ff_reg is absorbed into DSP result_ff_reg.
DSP Report: register result_ff_reg is absorbed into DSP result_ff_reg.
DSP Report: operator result is absorbed into DSP result_ff_reg.
DSP Report: Generating DSP result_ff_reg, operation Mode is: (A2*B2)'.
DSP Report: register b_ff_reg is absorbed into DSP result_ff_reg.
DSP Report: register a_ff_reg is absorbed into DSP result_ff_reg.
DSP Report: register result_ff_reg is absorbed into DSP result_ff_reg.
DSP Report: operator result is absorbed into DSP result_ff_reg.
DSP Report: Generating DSP result_ff_reg, operation Mode is: (A2*B2)'.
DSP Report: register b_ff_reg is absorbed into DSP result_ff_reg.
DSP Report: register a_ff_reg is absorbed into DSP result_ff_reg.
DSP Report: register result_ff_reg is absorbed into DSP result_ff_reg.
DSP Report: operator result is absorbed into DSP result_ff_reg.
DSP Report: Generating DSP result_ff_reg, operation Mode is: (A2*B2)'.
DSP Report: register b_ff_reg is absorbed into DSP result_ff_reg.
DSP Report: register a_ff_reg is absorbed into DSP result_ff_reg.
DSP Report: register result_ff_reg is absorbed into DSP result_ff_reg.
DSP Report: operator result is absorbed into DSP result_ff_reg.
DSP Report: Generating DSP result_ff_reg, operation Mode is: (A2*B2)'.
DSP Report: register b_ff_reg is absorbed into DSP result_ff_reg.
DSP Report: register a_ff_reg is absorbed into DSP result_ff_reg.
DSP Report: register result_ff_reg is absorbed into DSP result_ff_reg.
DSP Report: operator result is absorbed into DSP result_ff_reg.
DSP Report: Generating DSP result_ff_reg, operation Mode is: (A2*B2)'.
DSP Report: register b_ff_reg is absorbed into DSP result_ff_reg.
DSP Report: register a_ff_reg is absorbed into DSP result_ff_reg.
DSP Report: register result_ff_reg is absorbed into DSP result_ff_reg.
DSP Report: operator result is absorbed into DSP result_ff_reg.
DSP Report: Generating DSP result_ff_reg, operation Mode is: (A2*B2)'.
DSP Report: register b_ff_reg is absorbed into DSP result_ff_reg.
DSP Report: register a_ff_reg is absorbed into DSP result_ff_reg.
DSP Report: register result_ff_reg is absorbed into DSP result_ff_reg.
DSP Report: operator result is absorbed into DSP result_ff_reg.
DSP Report: Generating DSP result_ff_reg, operation Mode is: (A2*B2)'.
DSP Report: register b_ff_reg is absorbed into DSP result_ff_reg.
DSP Report: register a_ff_reg is absorbed into DSP result_ff_reg.
DSP Report: register result_ff_reg is absorbed into DSP result_ff_reg.
DSP Report: operator result is absorbed into DSP result_ff_reg.
DSP Report: Generating DSP result_ff_reg, operation Mode is: (A2*B2)'.
DSP Report: register b_ff_reg is absorbed into DSP result_ff_reg.
DSP Report: register a_ff_reg is absorbed into DSP result_ff_reg.
DSP Report: register result_ff_reg is absorbed into DSP result_ff_reg.
DSP Report: operator result is absorbed into DSP result_ff_reg.
DSP Report: Generating DSP result_ff_reg, operation Mode is: (A2*B2)'.
DSP Report: register b_ff_reg is absorbed into DSP result_ff_reg.
DSP Report: register a_ff_reg is absorbed into DSP result_ff_reg.
DSP Report: register result_ff_reg is absorbed into DSP result_ff_reg.
DSP Report: operator result is absorbed into DSP result_ff_reg.
DSP Report: Generating DSP result_ff_reg, operation Mode is: (A2*B2)'.
DSP Report: register b_ff_reg is absorbed into DSP result_ff_reg.
DSP Report: register a_ff_reg is absorbed into DSP result_ff_reg.
DSP Report: register result_ff_reg is absorbed into DSP result_ff_reg.
DSP Report: operator result is absorbed into DSP result_ff_reg.
DSP Report: Generating DSP result_ff_reg, operation Mode is: (A2*B2)'.
DSP Report: register b_ff_reg is absorbed into DSP result_ff_reg.
DSP Report: register a_ff_reg is absorbed into DSP result_ff_reg.
DSP Report: register result_ff_reg is absorbed into DSP result_ff_reg.
DSP Report: operator result is absorbed into DSP result_ff_reg.
DSP Report: Generating DSP result_ff_reg, operation Mode is: (A2*B2)'.
DSP Report: register b_ff_reg is absorbed into DSP result_ff_reg.
DSP Report: register a_ff_reg is absorbed into DSP result_ff_reg.
DSP Report: register result_ff_reg is absorbed into DSP result_ff_reg.
DSP Report: operator result is absorbed into DSP result_ff_reg.
DSP Report: Generating DSP result_ff_reg, operation Mode is: (A2*B2)'.
DSP Report: register b_ff_reg is absorbed into DSP result_ff_reg.
DSP Report: register a_ff_reg is absorbed into DSP result_ff_reg.
DSP Report: register result_ff_reg is absorbed into DSP result_ff_reg.
DSP Report: operator result is absorbed into DSP result_ff_reg.
DSP Report: Generating DSP result_ff_reg, operation Mode is: (A2*B2)'.
DSP Report: register b_ff_reg is absorbed into DSP result_ff_reg.
DSP Report: register a_ff_reg is absorbed into DSP result_ff_reg.
DSP Report: register result_ff_reg is absorbed into DSP result_ff_reg.
DSP Report: operator result is absorbed into DSP result_ff_reg.
DSP Report: Generating DSP result_ff_reg, operation Mode is: (A2*B2)'.
DSP Report: register b_ff_reg is absorbed into DSP result_ff_reg.
DSP Report: register a_ff_reg is absorbed into DSP result_ff_reg.
DSP Report: register result_ff_reg is absorbed into DSP result_ff_reg.
DSP Report: operator result is absorbed into DSP result_ff_reg.
DSP Report: Generating DSP result_ff_reg, operation Mode is: (A2*B2)'.
DSP Report: register b_ff_reg is absorbed into DSP result_ff_reg.
DSP Report: register a_ff_reg is absorbed into DSP result_ff_reg.
DSP Report: register result_ff_reg is absorbed into DSP result_ff_reg.
DSP Report: operator result is absorbed into DSP result_ff_reg.
DSP Report: Generating DSP result_ff_reg, operation Mode is: (A2*B2)'.
DSP Report: register b_ff_reg is absorbed into DSP result_ff_reg.
DSP Report: register a_ff_reg is absorbed into DSP result_ff_reg.
DSP Report: register result_ff_reg is absorbed into DSP result_ff_reg.
DSP Report: operator result is absorbed into DSP result_ff_reg.
DSP Report: Generating DSP result_ff_reg, operation Mode is: (A2*B2)'.
DSP Report: register b_ff_reg is absorbed into DSP result_ff_reg.
DSP Report: register a_ff_reg is absorbed into DSP result_ff_reg.
DSP Report: register result_ff_reg is absorbed into DSP result_ff_reg.
DSP Report: operator result is absorbed into DSP result_ff_reg.
DSP Report: Generating DSP result_ff_reg, operation Mode is: (A2*B2)'.
DSP Report: register b_ff_reg is absorbed into DSP result_ff_reg.
DSP Report: register a_ff_reg is absorbed into DSP result_ff_reg.
DSP Report: register result_ff_reg is absorbed into DSP result_ff_reg.
DSP Report: operator result is absorbed into DSP result_ff_reg.
DSP Report: Generating DSP result_ff_reg, operation Mode is: (A2*B2)'.
DSP Report: register b_ff_reg is absorbed into DSP result_ff_reg.
DSP Report: register a_ff_reg is absorbed into DSP result_ff_reg.
DSP Report: register result_ff_reg is absorbed into DSP result_ff_reg.
DSP Report: operator result is absorbed into DSP result_ff_reg.
DSP Report: Generating DSP result_ff_reg, operation Mode is: (A2*B2)'.
DSP Report: register b_ff_reg is absorbed into DSP result_ff_reg.
DSP Report: register a_ff_reg is absorbed into DSP result_ff_reg.
DSP Report: register result_ff_reg is absorbed into DSP result_ff_reg.
DSP Report: operator result is absorbed into DSP result_ff_reg.
DSP Report: Generating DSP result_ff_reg, operation Mode is: (A2*B2)'.
DSP Report: register b_ff_reg is absorbed into DSP result_ff_reg.
DSP Report: register a_ff_reg is absorbed into DSP result_ff_reg.
DSP Report: register result_ff_reg is absorbed into DSP result_ff_reg.
DSP Report: operator result is absorbed into DSP result_ff_reg.
DSP Report: Generating DSP result_ff_reg, operation Mode is: (A2*B2)'.
DSP Report: register b_ff_reg is absorbed into DSP result_ff_reg.
DSP Report: register a_ff_reg is absorbed into DSP result_ff_reg.
DSP Report: register result_ff_reg is absorbed into DSP result_ff_reg.
DSP Report: operator result is absorbed into DSP result_ff_reg.
DSP Report: Generating DSP result_ff_reg, operation Mode is: (A2*B2)'.
DSP Report: register b_ff_reg is absorbed into DSP result_ff_reg.
DSP Report: register a_ff_reg is absorbed into DSP result_ff_reg.
DSP Report: register result_ff_reg is absorbed into DSP result_ff_reg.
DSP Report: operator result is absorbed into DSP result_ff_reg.
DSP Report: Generating DSP result_ff_reg, operation Mode is: (A2*B2)'.
DSP Report: register b_ff_reg is absorbed into DSP result_ff_reg.
DSP Report: register a_ff_reg is absorbed into DSP result_ff_reg.
DSP Report: register result_ff_reg is absorbed into DSP result_ff_reg.
DSP Report: operator result is absorbed into DSP result_ff_reg.
DSP Report: Generating DSP result_ff_reg, operation Mode is: (A2*B2)'.
DSP Report: register b_ff_reg is absorbed into DSP result_ff_reg.
DSP Report: register a_ff_reg is absorbed into DSP result_ff_reg.
DSP Report: register result_ff_reg is absorbed into DSP result_ff_reg.
DSP Report: operator result is absorbed into DSP result_ff_reg.
DSP Report: Generating DSP result_ff_reg, operation Mode is: (A2*B2)'.
DSP Report: register b_ff_reg is absorbed into DSP result_ff_reg.
DSP Report: register a_ff_reg is absorbed into DSP result_ff_reg.
DSP Report: register result_ff_reg is absorbed into DSP result_ff_reg.
DSP Report: operator result is absorbed into DSP result_ff_reg.
DSP Report: Generating DSP result_ff_reg, operation Mode is: (A2*B2)'.
DSP Report: register b_ff_reg is absorbed into DSP result_ff_reg.
DSP Report: register a_ff_reg is absorbed into DSP result_ff_reg.
DSP Report: register result_ff_reg is absorbed into DSP result_ff_reg.
DSP Report: operator result is absorbed into DSP result_ff_reg.
DSP Report: Generating DSP result_ff_reg, operation Mode is: (A2*B2)'.
DSP Report: register b_ff_reg is absorbed into DSP result_ff_reg.
DSP Report: register a_ff_reg is absorbed into DSP result_ff_reg.
DSP Report: register result_ff_reg is absorbed into DSP result_ff_reg.
DSP Report: operator result is absorbed into DSP result_ff_reg.
DSP Report: Generating DSP result_ff_reg, operation Mode is: (A2*B2)'.
DSP Report: register b_ff_reg is absorbed into DSP result_ff_reg.
DSP Report: register a_ff_reg is absorbed into DSP result_ff_reg.
DSP Report: register result_ff_reg is absorbed into DSP result_ff_reg.
DSP Report: operator result is absorbed into DSP result_ff_reg.
DSP Report: Generating DSP result_ff_reg, operation Mode is: (A2*B2)'.
DSP Report: register b_ff_reg is absorbed into DSP result_ff_reg.
DSP Report: register a_ff_reg is absorbed into DSP result_ff_reg.
DSP Report: register result_ff_reg is absorbed into DSP result_ff_reg.
DSP Report: operator result is absorbed into DSP result_ff_reg.
DSP Report: Generating DSP result_ff_reg, operation Mode is: (A2*B2)'.
DSP Report: register b_ff_reg is absorbed into DSP result_ff_reg.
DSP Report: register a_ff_reg is absorbed into DSP result_ff_reg.
DSP Report: register result_ff_reg is absorbed into DSP result_ff_reg.
DSP Report: operator result is absorbed into DSP result_ff_reg.
DSP Report: Generating DSP result_ff_reg, operation Mode is: (A2*B2)'.
DSP Report: register b_ff_reg is absorbed into DSP result_ff_reg.
DSP Report: register a_ff_reg is absorbed into DSP result_ff_reg.
DSP Report: register result_ff_reg is absorbed into DSP result_ff_reg.
DSP Report: operator result is absorbed into DSP result_ff_reg.
DSP Report: Generating DSP result_ff_reg, operation Mode is: (A2*B2)'.
DSP Report: register b_ff_reg is absorbed into DSP result_ff_reg.
DSP Report: register a_ff_reg is absorbed into DSP result_ff_reg.
DSP Report: register result_ff_reg is absorbed into DSP result_ff_reg.
DSP Report: operator result is absorbed into DSP result_ff_reg.
DSP Report: Generating DSP result_ff_reg, operation Mode is: (A2*B2)'.
DSP Report: register b_ff_reg is absorbed into DSP result_ff_reg.
DSP Report: register a_ff_reg is absorbed into DSP result_ff_reg.
DSP Report: register result_ff_reg is absorbed into DSP result_ff_reg.
DSP Report: operator result is absorbed into DSP result_ff_reg.
DSP Report: Generating DSP result_ff_reg, operation Mode is: (A2*B2)'.
DSP Report: register b_ff_reg is absorbed into DSP result_ff_reg.
DSP Report: register a_ff_reg is absorbed into DSP result_ff_reg.
DSP Report: register result_ff_reg is absorbed into DSP result_ff_reg.
DSP Report: operator result is absorbed into DSP result_ff_reg.
DSP Report: Generating DSP result_ff_reg, operation Mode is: (A2*B2)'.
DSP Report: register b_ff_reg is absorbed into DSP result_ff_reg.
DSP Report: register a_ff_reg is absorbed into DSP result_ff_reg.
DSP Report: register result_ff_reg is absorbed into DSP result_ff_reg.
DSP Report: operator result is absorbed into DSP result_ff_reg.
DSP Report: Generating DSP result_ff_reg, operation Mode is: (A2*B2)'.
DSP Report: register b_ff_reg is absorbed into DSP result_ff_reg.
DSP Report: register a_ff_reg is absorbed into DSP result_ff_reg.
DSP Report: register result_ff_reg is absorbed into DSP result_ff_reg.
DSP Report: operator result is absorbed into DSP result_ff_reg.
DSP Report: Generating DSP result_ff_reg, operation Mode is: (A2*B2)'.
DSP Report: register b_ff_reg is absorbed into DSP result_ff_reg.
DSP Report: register a_ff_reg is absorbed into DSP result_ff_reg.
DSP Report: register result_ff_reg is absorbed into DSP result_ff_reg.
DSP Report: operator result is absorbed into DSP result_ff_reg.
DSP Report: Generating DSP result_ff_reg, operation Mode is: (A2*B2)'.
DSP Report: register b_ff_reg is absorbed into DSP result_ff_reg.
DSP Report: register a_ff_reg is absorbed into DSP result_ff_reg.
DSP Report: register result_ff_reg is absorbed into DSP result_ff_reg.
DSP Report: operator result is absorbed into DSP result_ff_reg.
DSP Report: Generating DSP result_ff_reg, operation Mode is: (A2*B2)'.
DSP Report: register b_ff_reg is absorbed into DSP result_ff_reg.
DSP Report: register a_ff_reg is absorbed into DSP result_ff_reg.
DSP Report: register result_ff_reg is absorbed into DSP result_ff_reg.
DSP Report: operator result is absorbed into DSP result_ff_reg.
DSP Report: Generating DSP result_ff_reg, operation Mode is: (A2*B2)'.
DSP Report: register b_ff_reg is absorbed into DSP result_ff_reg.
DSP Report: register a_ff_reg is absorbed into DSP result_ff_reg.
DSP Report: register result_ff_reg is absorbed into DSP result_ff_reg.
DSP Report: operator result is absorbed into DSP result_ff_reg.
DSP Report: Generating DSP result_ff_reg, operation Mode is: (A2*B2)'.
DSP Report: register b_ff_reg is absorbed into DSP result_ff_reg.
DSP Report: register a_ff_reg is absorbed into DSP result_ff_reg.
DSP Report: register result_ff_reg is absorbed into DSP result_ff_reg.
DSP Report: operator result is absorbed into DSP result_ff_reg.
DSP Report: Generating DSP result_ff_reg, operation Mode is: (A2*B2)'.
DSP Report: register b_ff_reg is absorbed into DSP result_ff_reg.
DSP Report: register a_ff_reg is absorbed into DSP result_ff_reg.
DSP Report: register result_ff_reg is absorbed into DSP result_ff_reg.
DSP Report: operator result is absorbed into DSP result_ff_reg.
DSP Report: Generating DSP result_ff_reg, operation Mode is: (A2*B2)'.
DSP Report: register b_ff_reg is absorbed into DSP result_ff_reg.
DSP Report: register a_ff_reg is absorbed into DSP result_ff_reg.
DSP Report: register result_ff_reg is absorbed into DSP result_ff_reg.
DSP Report: operator result is absorbed into DSP result_ff_reg.
DSP Report: Generating DSP result_ff_reg, operation Mode is: (A2*B2)'.
DSP Report: register b_ff_reg is absorbed into DSP result_ff_reg.
DSP Report: register a_ff_reg is absorbed into DSP result_ff_reg.
DSP Report: register result_ff_reg is absorbed into DSP result_ff_reg.
DSP Report: operator result is absorbed into DSP result_ff_reg.
DSP Report: Generating DSP result_ff_reg, operation Mode is: (A2*B2)'.
DSP Report: register b_ff_reg is absorbed into DSP result_ff_reg.
DSP Report: register a_ff_reg is absorbed into DSP result_ff_reg.
DSP Report: register result_ff_reg is absorbed into DSP result_ff_reg.
DSP Report: operator result is absorbed into DSP result_ff_reg.
DSP Report: Generating DSP result_ff_reg, operation Mode is: (A2*B2)'.
DSP Report: register b_ff_reg is absorbed into DSP result_ff_reg.
DSP Report: register a_ff_reg is absorbed into DSP result_ff_reg.
DSP Report: register result_ff_reg is absorbed into DSP result_ff_reg.
DSP Report: operator result is absorbed into DSP result_ff_reg.
DSP Report: Generating DSP result_ff_reg, operation Mode is: (A2*B2)'.
DSP Report: register b_ff_reg is absorbed into DSP result_ff_reg.
DSP Report: register a_ff_reg is absorbed into DSP result_ff_reg.
DSP Report: register result_ff_reg is absorbed into DSP result_ff_reg.
DSP Report: operator result is absorbed into DSP result_ff_reg.
DSP Report: Generating DSP result_ff_reg, operation Mode is: (A2*B2)'.
DSP Report: register b_ff_reg is absorbed into DSP result_ff_reg.
DSP Report: register a_ff_reg is absorbed into DSP result_ff_reg.
DSP Report: register result_ff_reg is absorbed into DSP result_ff_reg.
DSP Report: operator result is absorbed into DSP result_ff_reg.
DSP Report: Generating DSP result_ff_reg, operation Mode is: (A2*B2)'.
DSP Report: register b_ff_reg is absorbed into DSP result_ff_reg.
DSP Report: register a_ff_reg is absorbed into DSP result_ff_reg.
DSP Report: register result_ff_reg is absorbed into DSP result_ff_reg.
DSP Report: operator result is absorbed into DSP result_ff_reg.
DSP Report: Generating DSP result_ff_reg, operation Mode is: (A2*B2)'.
DSP Report: register b_ff_reg is absorbed into DSP result_ff_reg.
DSP Report: register a_ff_reg is absorbed into DSP result_ff_reg.
DSP Report: register result_ff_reg is absorbed into DSP result_ff_reg.
DSP Report: operator result is absorbed into DSP result_ff_reg.
DSP Report: Generating DSP result_ff_reg, operation Mode is: (A2*B2)'.
DSP Report: register b_ff_reg is absorbed into DSP result_ff_reg.
DSP Report: register a_ff_reg is absorbed into DSP result_ff_reg.
DSP Report: register result_ff_reg is absorbed into DSP result_ff_reg.
DSP Report: operator result is absorbed into DSP result_ff_reg.
DSP Report: Generating DSP result_ff_reg, operation Mode is: (A2*B2)'.
DSP Report: register b_ff_reg is absorbed into DSP result_ff_reg.
DSP Report: register a_ff_reg is absorbed into DSP result_ff_reg.
DSP Report: register result_ff_reg is absorbed into DSP result_ff_reg.
DSP Report: operator result is absorbed into DSP result_ff_reg.
DSP Report: Generating DSP result_ff_reg, operation Mode is: (A2*B2)'.
DSP Report: register b_ff_reg is absorbed into DSP result_ff_reg.
DSP Report: register a_ff_reg is absorbed into DSP result_ff_reg.
DSP Report: register result_ff_reg is absorbed into DSP result_ff_reg.
DSP Report: operator result is absorbed into DSP result_ff_reg.
DSP Report: Generating DSP result_ff_reg, operation Mode is: (A2*B2)'.
DSP Report: register b_ff_reg is absorbed into DSP result_ff_reg.
DSP Report: register a_ff_reg is absorbed into DSP result_ff_reg.
DSP Report: register result_ff_reg is absorbed into DSP result_ff_reg.
DSP Report: operator result is absorbed into DSP result_ff_reg.
DSP Report: Generating DSP result_ff_reg, operation Mode is: (A2*B2)'.
DSP Report: register b_ff_reg is absorbed into DSP result_ff_reg.
DSP Report: register a_ff_reg is absorbed into DSP result_ff_reg.
DSP Report: register result_ff_reg is absorbed into DSP result_ff_reg.
DSP Report: operator result is absorbed into DSP result_ff_reg.
DSP Report: Generating DSP result_ff_reg, operation Mode is: (A2*B2)'.
DSP Report: register b_ff_reg is absorbed into DSP result_ff_reg.
DSP Report: register a_ff_reg is absorbed into DSP result_ff_reg.
DSP Report: register result_ff_reg is absorbed into DSP result_ff_reg.
DSP Report: operator result is absorbed into DSP result_ff_reg.
DSP Report: Generating DSP result_ff_reg, operation Mode is: (A2*B2)'.
DSP Report: register b_ff_reg is absorbed into DSP result_ff_reg.
DSP Report: register a_ff_reg is absorbed into DSP result_ff_reg.
DSP Report: register result_ff_reg is absorbed into DSP result_ff_reg.
DSP Report: operator result is absorbed into DSP result_ff_reg.
DSP Report: Generating DSP result_ff_reg, operation Mode is: (A2*B2)'.
DSP Report: register b_ff_reg is absorbed into DSP result_ff_reg.
DSP Report: register a_ff_reg is absorbed into DSP result_ff_reg.
DSP Report: register result_ff_reg is absorbed into DSP result_ff_reg.
DSP Report: operator result is absorbed into DSP result_ff_reg.
DSP Report: Generating DSP result_ff_reg, operation Mode is: (A2*B2)'.
DSP Report: register b_ff_reg is absorbed into DSP result_ff_reg.
DSP Report: register a_ff_reg is absorbed into DSP result_ff_reg.
DSP Report: register result_ff_reg is absorbed into DSP result_ff_reg.
DSP Report: operator result is absorbed into DSP result_ff_reg.
DSP Report: Generating DSP result_ff_reg, operation Mode is: (A2*B2)'.
DSP Report: register b_ff_reg is absorbed into DSP result_ff_reg.
DSP Report: register a_ff_reg is absorbed into DSP result_ff_reg.
DSP Report: register result_ff_reg is absorbed into DSP result_ff_reg.
DSP Report: operator result is absorbed into DSP result_ff_reg.
DSP Report: Generating DSP result_ff_reg, operation Mode is: (A2*B2)'.
DSP Report: register b_ff_reg is absorbed into DSP result_ff_reg.
DSP Report: register a_ff_reg is absorbed into DSP result_ff_reg.
DSP Report: register result_ff_reg is absorbed into DSP result_ff_reg.
DSP Report: operator result is absorbed into DSP result_ff_reg.
DSP Report: Generating DSP result_ff_reg, operation Mode is: (A2*B2)'.
DSP Report: register b_ff_reg is absorbed into DSP result_ff_reg.
DSP Report: register a_ff_reg is absorbed into DSP result_ff_reg.
DSP Report: register result_ff_reg is absorbed into DSP result_ff_reg.
DSP Report: operator result is absorbed into DSP result_ff_reg.
DSP Report: Generating DSP result_ff_reg, operation Mode is: (A2*B2)'.
DSP Report: register b_ff_reg is absorbed into DSP result_ff_reg.
DSP Report: register a_ff_reg is absorbed into DSP result_ff_reg.
DSP Report: register result_ff_reg is absorbed into DSP result_ff_reg.
DSP Report: operator result is absorbed into DSP result_ff_reg.
DSP Report: Generating DSP result_ff_reg, operation Mode is: (A2*B2)'.
DSP Report: register b_ff_reg is absorbed into DSP result_ff_reg.
DSP Report: register a_ff_reg is absorbed into DSP result_ff_reg.
DSP Report: register result_ff_reg is absorbed into DSP result_ff_reg.
DSP Report: operator result is absorbed into DSP result_ff_reg.
DSP Report: Generating DSP result_ff_reg, operation Mode is: (A2*B2)'.
DSP Report: register b_ff_reg is absorbed into DSP result_ff_reg.
DSP Report: register a_ff_reg is absorbed into DSP result_ff_reg.
DSP Report: register result_ff_reg is absorbed into DSP result_ff_reg.
DSP Report: operator result is absorbed into DSP result_ff_reg.
DSP Report: Generating DSP result_ff_reg, operation Mode is: (A2*B2)'.
DSP Report: register b_ff_reg is absorbed into DSP result_ff_reg.
DSP Report: register a_ff_reg is absorbed into DSP result_ff_reg.
DSP Report: register result_ff_reg is absorbed into DSP result_ff_reg.
DSP Report: operator result is absorbed into DSP result_ff_reg.
DSP Report: Generating DSP result_ff_reg, operation Mode is: (A2*B2)'.
DSP Report: register b_ff_reg is absorbed into DSP result_ff_reg.
DSP Report: register a_ff_reg is absorbed into DSP result_ff_reg.
DSP Report: register result_ff_reg is absorbed into DSP result_ff_reg.
DSP Report: operator result is absorbed into DSP result_ff_reg.
DSP Report: Generating DSP result_ff_reg, operation Mode is: (A2*B2)'.
DSP Report: register b_ff_reg is absorbed into DSP result_ff_reg.
DSP Report: register a_ff_reg is absorbed into DSP result_ff_reg.
DSP Report: register result_ff_reg is absorbed into DSP result_ff_reg.
DSP Report: operator result is absorbed into DSP result_ff_reg.
DSP Report: Generating DSP result_ff_reg, operation Mode is: (A2*B2)'.
DSP Report: register b_ff_reg is absorbed into DSP result_ff_reg.
DSP Report: register a_ff_reg is absorbed into DSP result_ff_reg.
DSP Report: register result_ff_reg is absorbed into DSP result_ff_reg.
DSP Report: operator result is absorbed into DSP result_ff_reg.
DSP Report: Generating DSP result_ff_reg, operation Mode is: (A2*B2)'.
DSP Report: register b_ff_reg is absorbed into DSP result_ff_reg.
DSP Report: register a_ff_reg is absorbed into DSP result_ff_reg.
DSP Report: register result_ff_reg is absorbed into DSP result_ff_reg.
DSP Report: operator result is absorbed into DSP result_ff_reg.
DSP Report: Generating DSP result_ff_reg, operation Mode is: (A2*B2)'.
DSP Report: register b_ff_reg is absorbed into DSP result_ff_reg.
DSP Report: register a_ff_reg is absorbed into DSP result_ff_reg.
DSP Report: register result_ff_reg is absorbed into DSP result_ff_reg.
DSP Report: operator result is absorbed into DSP result_ff_reg.
DSP Report: Generating DSP result_ff_reg, operation Mode is: (A2*B2)'.
DSP Report: register b_ff_reg is absorbed into DSP result_ff_reg.
DSP Report: register a_ff_reg is absorbed into DSP result_ff_reg.
DSP Report: register result_ff_reg is absorbed into DSP result_ff_reg.
DSP Report: operator result is absorbed into DSP result_ff_reg.
DSP Report: Generating DSP result_ff_reg, operation Mode is: (A2*B2)'.
DSP Report: register b_ff_reg is absorbed into DSP result_ff_reg.
DSP Report: register a_ff_reg is absorbed into DSP result_ff_reg.
DSP Report: register result_ff_reg is absorbed into DSP result_ff_reg.
DSP Report: operator result is absorbed into DSP result_ff_reg.
DSP Report: Generating DSP result_ff_reg, operation Mode is: (A2*B2)'.
DSP Report: register b_ff_reg is absorbed into DSP result_ff_reg.
DSP Report: register a_ff_reg is absorbed into DSP result_ff_reg.
DSP Report: register result_ff_reg is absorbed into DSP result_ff_reg.
DSP Report: operator result is absorbed into DSP result_ff_reg.
DSP Report: Generating DSP result_ff_reg, operation Mode is: (A2*B2)'.
DSP Report: register b_ff_reg is absorbed into DSP result_ff_reg.
DSP Report: register a_ff_reg is absorbed into DSP result_ff_reg.
DSP Report: register result_ff_reg is absorbed into DSP result_ff_reg.
DSP Report: operator result is absorbed into DSP result_ff_reg.
DSP Report: Generating DSP result_ff_reg, operation Mode is: (A2*B2)'.
DSP Report: register b_ff_reg is absorbed into DSP result_ff_reg.
DSP Report: register a_ff_reg is absorbed into DSP result_ff_reg.
DSP Report: register result_ff_reg is absorbed into DSP result_ff_reg.
DSP Report: operator result is absorbed into DSP result_ff_reg.
DSP Report: Generating DSP result_ff_reg, operation Mode is: (A2*B2)'.
DSP Report: register b_ff_reg is absorbed into DSP result_ff_reg.
DSP Report: register a_ff_reg is absorbed into DSP result_ff_reg.
DSP Report: register result_ff_reg is absorbed into DSP result_ff_reg.
DSP Report: operator result is absorbed into DSP result_ff_reg.
DSP Report: Generating DSP result_ff_reg, operation Mode is: (A2*B2)'.
DSP Report: register b_ff_reg is absorbed into DSP result_ff_reg.
DSP Report: register a_ff_reg is absorbed into DSP result_ff_reg.
DSP Report: register result_ff_reg is absorbed into DSP result_ff_reg.
DSP Report: operator result is absorbed into DSP result_ff_reg.
DSP Report: Generating DSP result_ff_reg, operation Mode is: (A2*B2)'.
DSP Report: register b_ff_reg is absorbed into DSP result_ff_reg.
DSP Report: register a_ff_reg is absorbed into DSP result_ff_reg.
DSP Report: register result_ff_reg is absorbed into DSP result_ff_reg.
DSP Report: operator result is absorbed into DSP result_ff_reg.
DSP Report: Generating DSP result_ff_reg, operation Mode is: (A2*B2)'.
DSP Report: register b_ff_reg is absorbed into DSP result_ff_reg.
DSP Report: register a_ff_reg is absorbed into DSP result_ff_reg.
DSP Report: register result_ff_reg is absorbed into DSP result_ff_reg.
DSP Report: operator result is absorbed into DSP result_ff_reg.
DSP Report: Generating DSP result_ff_reg, operation Mode is: (A2*B2)'.
DSP Report: register b_ff_reg is absorbed into DSP result_ff_reg.
DSP Report: register a_ff_reg is absorbed into DSP result_ff_reg.
DSP Report: register result_ff_reg is absorbed into DSP result_ff_reg.
DSP Report: operator result is absorbed into DSP result_ff_reg.
DSP Report: Generating DSP result_ff_reg, operation Mode is: (A2*B2)'.
DSP Report: register b_ff_reg is absorbed into DSP result_ff_reg.
DSP Report: register a_ff_reg is absorbed into DSP result_ff_reg.
DSP Report: register result_ff_reg is absorbed into DSP result_ff_reg.
DSP Report: operator result is absorbed into DSP result_ff_reg.
DSP Report: Generating DSP result_ff_reg, operation Mode is: (A2*B2)'.
DSP Report: register b_ff_reg is absorbed into DSP result_ff_reg.
DSP Report: register a_ff_reg is absorbed into DSP result_ff_reg.
DSP Report: register result_ff_reg is absorbed into DSP result_ff_reg.
DSP Report: operator result is absorbed into DSP result_ff_reg.
DSP Report: Generating DSP result_ff_reg, operation Mode is: (A2*B2)'.
DSP Report: register b_ff_reg is absorbed into DSP result_ff_reg.
DSP Report: register a_ff_reg is absorbed into DSP result_ff_reg.
DSP Report: register result_ff_reg is absorbed into DSP result_ff_reg.
DSP Report: operator result is absorbed into DSP result_ff_reg.
DSP Report: Generating DSP result_ff_reg, operation Mode is: (A2*B2)'.
DSP Report: register b_ff_reg is absorbed into DSP result_ff_reg.
DSP Report: register a_ff_reg is absorbed into DSP result_ff_reg.
DSP Report: register result_ff_reg is absorbed into DSP result_ff_reg.
DSP Report: operator result is absorbed into DSP result_ff_reg.
DSP Report: Generating DSP result_ff_reg, operation Mode is: (A2*B2)'.
DSP Report: register b_ff_reg is absorbed into DSP result_ff_reg.
DSP Report: register a_ff_reg is absorbed into DSP result_ff_reg.
DSP Report: register result_ff_reg is absorbed into DSP result_ff_reg.
DSP Report: operator result is absorbed into DSP result_ff_reg.
DSP Report: Generating DSP result_ff_reg, operation Mode is: (A2*B2)'.
DSP Report: register b_ff_reg is absorbed into DSP result_ff_reg.
DSP Report: register a_ff_reg is absorbed into DSP result_ff_reg.
DSP Report: register result_ff_reg is absorbed into DSP result_ff_reg.
DSP Report: operator result is absorbed into DSP result_ff_reg.
DSP Report: Generating DSP result_ff_reg, operation Mode is: (A2*B2)'.
DSP Report: register b_ff_reg is absorbed into DSP result_ff_reg.
DSP Report: register a_ff_reg is absorbed into DSP result_ff_reg.
DSP Report: register result_ff_reg is absorbed into DSP result_ff_reg.
DSP Report: operator result is absorbed into DSP result_ff_reg.
DSP Report: Generating DSP result_ff_reg, operation Mode is: (A2*B2)'.
DSP Report: register b_ff_reg is absorbed into DSP result_ff_reg.
DSP Report: register a_ff_reg is absorbed into DSP result_ff_reg.
DSP Report: register result_ff_reg is absorbed into DSP result_ff_reg.
DSP Report: operator result is absorbed into DSP result_ff_reg.
DSP Report: Generating DSP result_ff_reg, operation Mode is: (A2*B2)'.
DSP Report: register b_ff_reg is absorbed into DSP result_ff_reg.
DSP Report: register a_ff_reg is absorbed into DSP result_ff_reg.
DSP Report: register result_ff_reg is absorbed into DSP result_ff_reg.
DSP Report: operator result is absorbed into DSP result_ff_reg.
DSP Report: Generating DSP result_ff_reg, operation Mode is: (A2*B2)'.
DSP Report: register b_ff_reg is absorbed into DSP result_ff_reg.
DSP Report: register a_ff_reg is absorbed into DSP result_ff_reg.
DSP Report: register result_ff_reg is absorbed into DSP result_ff_reg.
DSP Report: operator result is absorbed into DSP result_ff_reg.
DSP Report: Generating DSP result_ff_reg, operation Mode is: (A2*B2)'.
DSP Report: register b_ff_reg is absorbed into DSP result_ff_reg.
DSP Report: register a_ff_reg is absorbed into DSP result_ff_reg.
DSP Report: register result_ff_reg is absorbed into DSP result_ff_reg.
DSP Report: operator result is absorbed into DSP result_ff_reg.
DSP Report: Generating DSP result_ff_reg, operation Mode is: (A2*B2)'.
DSP Report: register b_ff_reg is absorbed into DSP result_ff_reg.
DSP Report: register a_ff_reg is absorbed into DSP result_ff_reg.
DSP Report: register result_ff_reg is absorbed into DSP result_ff_reg.
DSP Report: operator result is absorbed into DSP result_ff_reg.
DSP Report: Generating DSP result_ff_reg, operation Mode is: (A2*B2)'.
DSP Report: register b_ff_reg is absorbed into DSP result_ff_reg.
DSP Report: register a_ff_reg is absorbed into DSP result_ff_reg.
DSP Report: register result_ff_reg is absorbed into DSP result_ff_reg.
DSP Report: operator result is absorbed into DSP result_ff_reg.
DSP Report: Generating DSP result_ff_reg, operation Mode is: (A2*B2)'.
DSP Report: register b_ff_reg is absorbed into DSP result_ff_reg.
DSP Report: register a_ff_reg is absorbed into DSP result_ff_reg.
DSP Report: register result_ff_reg is absorbed into DSP result_ff_reg.
DSP Report: operator result is absorbed into DSP result_ff_reg.
DSP Report: Generating DSP result_ff_reg, operation Mode is: (A2*B2)'.
DSP Report: register b_ff_reg is absorbed into DSP result_ff_reg.
DSP Report: register a_ff_reg is absorbed into DSP result_ff_reg.
DSP Report: register result_ff_reg is absorbed into DSP result_ff_reg.
DSP Report: operator result is absorbed into DSP result_ff_reg.
DSP Report: Generating DSP result_ff_reg, operation Mode is: (A2*B2)'.
DSP Report: register b_ff_reg is absorbed into DSP result_ff_reg.
DSP Report: register a_ff_reg is absorbed into DSP result_ff_reg.
DSP Report: register result_ff_reg is absorbed into DSP result_ff_reg.
DSP Report: operator result is absorbed into DSP result_ff_reg.
DSP Report: Generating DSP result_ff_reg, operation Mode is: (A2*B2)'.
DSP Report: register b_ff_reg is absorbed into DSP result_ff_reg.
DSP Report: register a_ff_reg is absorbed into DSP result_ff_reg.
DSP Report: register result_ff_reg is absorbed into DSP result_ff_reg.
DSP Report: operator result is absorbed into DSP result_ff_reg.
DSP Report: Generating DSP result_ff_reg, operation Mode is: (A2*B2)'.
DSP Report: register b_ff_reg is absorbed into DSP result_ff_reg.
DSP Report: register a_ff_reg is absorbed into DSP result_ff_reg.
DSP Report: register result_ff_reg is absorbed into DSP result_ff_reg.
DSP Report: operator result is absorbed into DSP result_ff_reg.
DSP Report: Generating DSP result_ff_reg, operation Mode is: (A2*B2)'.
DSP Report: register b_ff_reg is absorbed into DSP result_ff_reg.
DSP Report: register a_ff_reg is absorbed into DSP result_ff_reg.
DSP Report: register result_ff_reg is absorbed into DSP result_ff_reg.
DSP Report: operator result is absorbed into DSP result_ff_reg.
DSP Report: Generating DSP result_ff_reg, operation Mode is: (A2*B2)'.
DSP Report: register b_ff_reg is absorbed into DSP result_ff_reg.
DSP Report: register a_ff_reg is absorbed into DSP result_ff_reg.
DSP Report: register result_ff_reg is absorbed into DSP result_ff_reg.
DSP Report: operator result is absorbed into DSP result_ff_reg.
DSP Report: Generating DSP result_ff_reg, operation Mode is: (A2*B2)'.
DSP Report: register b_ff_reg is absorbed into DSP result_ff_reg.
DSP Report: register a_ff_reg is absorbed into DSP result_ff_reg.
DSP Report: register result_ff_reg is absorbed into DSP result_ff_reg.
DSP Report: operator result is absorbed into DSP result_ff_reg.
DSP Report: Generating DSP result_ff_reg, operation Mode is: (A2*B2)'.
DSP Report: register b_ff_reg is absorbed into DSP result_ff_reg.
DSP Report: register a_ff_reg is absorbed into DSP result_ff_reg.
DSP Report: register result_ff_reg is absorbed into DSP result_ff_reg.
DSP Report: operator result is absorbed into DSP result_ff_reg.
DSP Report: Generating DSP result_ff_reg, operation Mode is: (A2*B2)'.
DSP Report: register b_ff_reg is absorbed into DSP result_ff_reg.
DSP Report: register a_ff_reg is absorbed into DSP result_ff_reg.
DSP Report: register result_ff_reg is absorbed into DSP result_ff_reg.
DSP Report: operator result is absorbed into DSP result_ff_reg.
DSP Report: Generating DSP result_ff_reg, operation Mode is: (A2*B2)'.
DSP Report: register b_ff_reg is absorbed into DSP result_ff_reg.
DSP Report: register a_ff_reg is absorbed into DSP result_ff_reg.
DSP Report: register result_ff_reg is absorbed into DSP result_ff_reg.
DSP Report: operator result is absorbed into DSP result_ff_reg.
DSP Report: Generating DSP result_ff_reg, operation Mode is: (A2*B2)'.
DSP Report: register b_ff_reg is absorbed into DSP result_ff_reg.
DSP Report: register a_ff_reg is absorbed into DSP result_ff_reg.
DSP Report: register result_ff_reg is absorbed into DSP result_ff_reg.
DSP Report: operator result is absorbed into DSP result_ff_reg.
DSP Report: Generating DSP result_ff_reg, operation Mode is: (A2*B2)'.
DSP Report: register b_ff_reg is absorbed into DSP result_ff_reg.
DSP Report: register a_ff_reg is absorbed into DSP result_ff_reg.
DSP Report: register result_ff_reg is absorbed into DSP result_ff_reg.
DSP Report: operator result is absorbed into DSP result_ff_reg.
DSP Report: Generating DSP result_ff_reg, operation Mode is: (A2*B2)'.
DSP Report: register b_ff_reg is absorbed into DSP result_ff_reg.
DSP Report: register a_ff_reg is absorbed into DSP result_ff_reg.
DSP Report: register result_ff_reg is absorbed into DSP result_ff_reg.
DSP Report: operator result is absorbed into DSP result_ff_reg.
DSP Report: Generating DSP result_ff_reg, operation Mode is: (A2*B2)'.
DSP Report: register b_ff_reg is absorbed into DSP result_ff_reg.
DSP Report: register a_ff_reg is absorbed into DSP result_ff_reg.
DSP Report: register result_ff_reg is absorbed into DSP result_ff_reg.
DSP Report: operator result is absorbed into DSP result_ff_reg.
DSP Report: Generating DSP result_ff_reg, operation Mode is: (A2*B2)'.
DSP Report: register b_ff_reg is absorbed into DSP result_ff_reg.
DSP Report: register a_ff_reg is absorbed into DSP result_ff_reg.
DSP Report: register result_ff_reg is absorbed into DSP result_ff_reg.
DSP Report: operator result is absorbed into DSP result_ff_reg.
DSP Report: Generating DSP result_ff_reg, operation Mode is: (A2*B2)'.
DSP Report: register b_ff_reg is absorbed into DSP result_ff_reg.
DSP Report: register a_ff_reg is absorbed into DSP result_ff_reg.
DSP Report: register result_ff_reg is absorbed into DSP result_ff_reg.
DSP Report: operator result is absorbed into DSP result_ff_reg.
DSP Report: Generating DSP result_ff_reg, operation Mode is: (A2*B2)'.
DSP Report: register b_ff_reg is absorbed into DSP result_ff_reg.
DSP Report: register a_ff_reg is absorbed into DSP result_ff_reg.
DSP Report: register result_ff_reg is absorbed into DSP result_ff_reg.
DSP Report: operator result is absorbed into DSP result_ff_reg.
DSP Report: Generating DSP result_ff_reg, operation Mode is: (A2*B2)'.
DSP Report: register b_ff_reg is absorbed into DSP result_ff_reg.
DSP Report: register a_ff_reg is absorbed into DSP result_ff_reg.
DSP Report: register result_ff_reg is absorbed into DSP result_ff_reg.
DSP Report: operator result is absorbed into DSP result_ff_reg.
DSP Report: Generating DSP result_ff_reg, operation Mode is: (A2*B2)'.
DSP Report: register b_ff_reg is absorbed into DSP result_ff_reg.
DSP Report: register a_ff_reg is absorbed into DSP result_ff_reg.
DSP Report: register result_ff_reg is absorbed into DSP result_ff_reg.
DSP Report: operator result is absorbed into DSP result_ff_reg.
DSP Report: Generating DSP result_ff_reg, operation Mode is: (A2*B2)'.
DSP Report: register b_ff_reg is absorbed into DSP result_ff_reg.
DSP Report: register a_ff_reg is absorbed into DSP result_ff_reg.
DSP Report: register result_ff_reg is absorbed into DSP result_ff_reg.
DSP Report: operator result is absorbed into DSP result_ff_reg.
DSP Report: Generating DSP result_ff_reg, operation Mode is: (A2*B2)'.
DSP Report: register b_ff_reg is absorbed into DSP result_ff_reg.
DSP Report: register a_ff_reg is absorbed into DSP result_ff_reg.
DSP Report: register result_ff_reg is absorbed into DSP result_ff_reg.
DSP Report: operator result is absorbed into DSP result_ff_reg.
DSP Report: Generating DSP result_ff_reg, operation Mode is: (A2*B2)'.
DSP Report: register b_ff_reg is absorbed into DSP result_ff_reg.
DSP Report: register a_ff_reg is absorbed into DSP result_ff_reg.
DSP Report: register result_ff_reg is absorbed into DSP result_ff_reg.
DSP Report: operator result is absorbed into DSP result_ff_reg.
DSP Report: Generating DSP result_ff_reg, operation Mode is: (A2*B2)'.
DSP Report: register b_ff_reg is absorbed into DSP result_ff_reg.
DSP Report: register a_ff_reg is absorbed into DSP result_ff_reg.
DSP Report: register result_ff_reg is absorbed into DSP result_ff_reg.
DSP Report: operator result is absorbed into DSP result_ff_reg.
DSP Report: Generating DSP result_ff_reg, operation Mode is: (A2*B2)'.
DSP Report: register b_ff_reg is absorbed into DSP result_ff_reg.
DSP Report: register a_ff_reg is absorbed into DSP result_ff_reg.
DSP Report: register result_ff_reg is absorbed into DSP result_ff_reg.
DSP Report: operator result is absorbed into DSP result_ff_reg.
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\sig_oo_reg_reg[13] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\sig_oo_reg_reg[14] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\sig_oo_reg_reg[15] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\sig_io_reg_reg[13] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\sig_io_reg_reg[14] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\sig_io_reg_reg[15] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\sig_fo_reg_reg[13] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\sig_fo_reg_reg[14] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\sig_fo_reg_reg[15] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\sig_oo_d1_reg[13] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\sig_oo_d1_reg[15] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\sig_oo_d1_reg[14] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\c_elmul/b_sign_reg )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\f_elmul/a_sign_reg )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\sig_oo_d2_reg[13] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\sig_oo_d2_reg[15] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\sig_oo_d2_reg[14] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\c_elmul/b_sign_ff_reg )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\f_elmul/a_sign_ff_reg )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\sig_oo_d3_reg[13] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\sig_oo_d3_reg[15] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\sig_oo_d3_reg[14] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\sig_oo_d4_reg[13] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\sig_oo_d4_reg[15] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\sig_oo_d4_reg[14] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\sig_oo_d5_reg[13] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\sig_oo_d5_reg[15] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\sig_oo_d5_reg[14] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\h_elmul/b_sign_reg )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\h_elmul/b_sign_ff_reg )
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:22 ; elapsed = 00:00:25 . Memory (MB): peak = 1797.469 ; gain = 365.367 ; free physical = 232534 ; free virtual = 301411
---------------------------------------------------------------------------------
WARNING: [Synth 8-3323] Resources of type DSP have been overutilized. Used = 659, Available = 220. Use report_utilization command for details.
DSP Report: Generating DSP result_ff_reg, operation Mode is (post resource management): (A2*B2)'.
DSP Report: register b_ff_reg is absorbed into DSP result_ff_reg.
DSP Report: register a_ff_reg is absorbed into DSP result_ff_reg.
DSP Report: register result_ff_reg is absorbed into DSP result_ff_reg.
DSP Report: operator result is absorbed into DSP result_ff_reg.
DSP Report: Generating DSP result_ff_reg, operation Mode is (post resource management): (A2*B2)'.
DSP Report: register b_ff_reg is absorbed into DSP result_ff_reg.
DSP Report: register a_ff_reg is absorbed into DSP result_ff_reg.
DSP Report: register result_ff_reg is absorbed into DSP result_ff_reg.
DSP Report: operator result is absorbed into DSP result_ff_reg.
DSP Report: Generating DSP result_ff_reg, operation Mode is (post resource management): (A2*B2)'.
DSP Report: register b_ff_reg is absorbed into DSP result_ff_reg.
DSP Report: register a_ff_reg is absorbed into DSP result_ff_reg.
DSP Report: register result_ff_reg is absorbed into DSP result_ff_reg.
DSP Report: operator result is absorbed into DSP result_ff_reg.
DSP Report: Generating DSP result_ff_reg, operation Mode is (post resource management): (A2*B2)'.
DSP Report: register b_ff_reg is absorbed into DSP result_ff_reg.
DSP Report: register a_ff_reg is absorbed into DSP result_ff_reg.
DSP Report: register result_ff_reg is absorbed into DSP result_ff_reg.
DSP Report: operator result is absorbed into DSP result_ff_reg.
DSP Report: Generating DSP result_ff_reg, operation Mode is (post resource management): (A2*B2)'.
DSP Report: register b_ff_reg is absorbed into DSP result_ff_reg.
DSP Report: register a_ff_reg is absorbed into DSP result_ff_reg.
DSP Report: register result_ff_reg is absorbed into DSP result_ff_reg.
DSP Report: operator result is absorbed into DSP result_ff_reg.
DSP Report: Generating DSP result_ff_reg, operation Mode is (post resource management): (A2*B2)'.
DSP Report: register b_ff_reg is absorbed into DSP result_ff_reg.
DSP Report: register a_ff_reg is absorbed into DSP result_ff_reg.
DSP Report: register result_ff_reg is absorbed into DSP result_ff_reg.
DSP Report: operator result is absorbed into DSP result_ff_reg.
DSP Report: Generating DSP result_ff_reg, operation Mode is (post resource management): (A2*B2)'.
DSP Report: register b_ff_reg is absorbed into DSP result_ff_reg.
DSP Report: register a_ff_reg is absorbed into DSP result_ff_reg.
DSP Report: register result_ff_reg is absorbed into DSP result_ff_reg.
DSP Report: operator result is absorbed into DSP result_ff_reg.
DSP Report: Generating DSP result_ff_reg, operation Mode is (post resource management): (A2*B2)'.
DSP Report: register b_ff_reg is absorbed into DSP result_ff_reg.
DSP Report: register a_ff_reg is absorbed into DSP result_ff_reg.
DSP Report: register result_ff_reg is absorbed into DSP result_ff_reg.
DSP Report: operator result is absorbed into DSP result_ff_reg.
DSP Report: Generating DSP result_ff_reg, operation Mode is (post resource management): (A2*B2)'.
DSP Report: register b_ff_reg is absorbed into DSP result_ff_reg.
DSP Report: register a_ff_reg is absorbed into DSP result_ff_reg.
DSP Report: register result_ff_reg is absorbed into DSP result_ff_reg.
DSP Report: operator result is absorbed into DSP result_ff_reg.
DSP Report: Generating DSP result_ff_reg, operation Mode is (post resource management): (A2*B2)'.
DSP Report: register b_ff_reg is absorbed into DSP result_ff_reg.
DSP Report: register a_ff_reg is absorbed into DSP result_ff_reg.
DSP Report: register result_ff_reg is absorbed into DSP result_ff_reg.
DSP Report: operator result is absorbed into DSP result_ff_reg.
DSP Report: Generating DSP result_ff_reg, operation Mode is (post resource management): (A2*B2)'.
DSP Report: register b_ff_reg is absorbed into DSP result_ff_reg.
DSP Report: register a_ff_reg is absorbed into DSP result_ff_reg.
DSP Report: register result_ff_reg is absorbed into DSP result_ff_reg.
DSP Report: operator result is absorbed into DSP result_ff_reg.
DSP Report: Generating DSP result_ff_reg, operation Mode is (post resource management): (A2*B2)'.
DSP Report: register b_ff_reg is absorbed into DSP result_ff_reg.
DSP Report: register a_ff_reg is absorbed into DSP result_ff_reg.
DSP Report: register result_ff_reg is absorbed into DSP result_ff_reg.
DSP Report: operator result is absorbed into DSP result_ff_reg.
DSP Report: Generating DSP result_ff_reg, operation Mode is (post resource management): (A2*B2)'.
DSP Report: register b_ff_reg is absorbed into DSP result_ff_reg.
DSP Report: register a_ff_reg is absorbed into DSP result_ff_reg.
DSP Report: register result_ff_reg is absorbed into DSP result_ff_reg.
DSP Report: operator result is absorbed into DSP result_ff_reg.
DSP Report: Generating DSP result_ff_reg, operation Mode is (post resource management): (A2*B2)'.
DSP Report: register b_ff_reg is absorbed into DSP result_ff_reg.
DSP Report: register a_ff_reg is absorbed into DSP result_ff_reg.
DSP Report: register result_ff_reg is absorbed into DSP result_ff_reg.
DSP Report: operator result is absorbed into DSP result_ff_reg.
DSP Report: Generating DSP result_ff_reg, operation Mode is (post resource management): (A2*B2)'.
DSP Report: register b_ff_reg is absorbed into DSP result_ff_reg.
DSP Report: register a_ff_reg is absorbed into DSP result_ff_reg.
DSP Report: register result_ff_reg is absorbed into DSP result_ff_reg.
DSP Report: operator result is absorbed into DSP result_ff_reg.
DSP Report: Generating DSP result_ff_reg, operation Mode is (post resource management): (A2*B2)'.
DSP Report: register b_ff_reg is absorbed into DSP result_ff_reg.
DSP Report: register a_ff_reg is absorbed into DSP result_ff_reg.
DSP Report: register result_ff_reg is absorbed into DSP result_ff_reg.
DSP Report: operator result is absorbed into DSP result_ff_reg.
DSP Report: Generating DSP result_ff_reg, operation Mode is (post resource management): (A2*B2)'.
DSP Report: register b_ff_reg is absorbed into DSP result_ff_reg.
DSP Report: register a_ff_reg is absorbed into DSP result_ff_reg.
DSP Report: register result_ff_reg is absorbed into DSP result_ff_reg.
DSP Report: operator result is absorbed into DSP result_ff_reg.
DSP Report: Generating DSP result_ff_reg, operation Mode is (post resource management): (A2*B2)'.
DSP Report: register b_ff_reg is absorbed into DSP result_ff_reg.
DSP Report: register a_ff_reg is absorbed into DSP result_ff_reg.
DSP Report: register result_ff_reg is absorbed into DSP result_ff_reg.
DSP Report: operator result is absorbed into DSP result_ff_reg.
DSP Report: Generating DSP result_ff_reg, operation Mode is (post resource management): (A2*B2)'.
DSP Report: register b_ff_reg is absorbed into DSP result_ff_reg.
DSP Report: register a_ff_reg is absorbed into DSP result_ff_reg.
DSP Report: register result_ff_reg is absorbed into DSP result_ff_reg.
DSP Report: operator result is absorbed into DSP result_ff_reg.
DSP Report: Generating DSP result_ff_reg, operation Mode is (post resource management): (A2*B2)'.
DSP Report: register b_ff_reg is absorbed into DSP result_ff_reg.
DSP Report: register a_ff_reg is absorbed into DSP result_ff_reg.
DSP Report: register result_ff_reg is absorbed into DSP result_ff_reg.
DSP Report: operator result is absorbed into DSP result_ff_reg.
DSP Report: Generating DSP result_ff_reg, operation Mode is (post resource management): (A2*B2)'.
DSP Report: register b_ff_reg is absorbed into DSP result_ff_reg.
DSP Report: register a_ff_reg is absorbed into DSP result_ff_reg.
DSP Report: register result_ff_reg is absorbed into DSP result_ff_reg.
DSP Report: operator result is absorbed into DSP result_ff_reg.
DSP Report: Generating DSP result_ff_reg, operation Mode is (post resource management): (A2*B2)'.
DSP Report: register b_ff_reg is absorbed into DSP result_ff_reg.
DSP Report: register a_ff_reg is absorbed into DSP result_ff_reg.
DSP Report: register result_ff_reg is absorbed into DSP result_ff_reg.
DSP Report: operator result is absorbed into DSP result_ff_reg.
DSP Report: Generating DSP result_ff_reg, operation Mode is (post resource management): (A2*B2)'.
DSP Report: register b_ff_reg is absorbed into DSP result_ff_reg.
DSP Report: register a_ff_reg is absorbed into DSP result_ff_reg.
DSP Report: register result_ff_reg is absorbed into DSP result_ff_reg.
DSP Report: operator result is absorbed into DSP result_ff_reg.
DSP Report: Generating DSP result_ff_reg, operation Mode is (post resource management): (A2*B2)'.
DSP Report: register b_ff_reg is absorbed into DSP result_ff_reg.
DSP Report: register a_ff_reg is absorbed into DSP result_ff_reg.
DSP Report: register result_ff_reg is absorbed into DSP result_ff_reg.
DSP Report: operator result is absorbed into DSP result_ff_reg.
DSP Report: Generating DSP result_ff_reg, operation Mode is (post resource management): (A2*B2)'.
DSP Report: register b_ff_reg is absorbed into DSP result_ff_reg.
DSP Report: register a_ff_reg is absorbed into DSP result_ff_reg.
DSP Report: register result_ff_reg is absorbed into DSP result_ff_reg.
DSP Report: operator result is absorbed into DSP result_ff_reg.
DSP Report: Generating DSP result_ff_reg, operation Mode is (post resource management): (A2*B2)'.
DSP Report: register b_ff_reg is absorbed into DSP result_ff_reg.
DSP Report: register a_ff_reg is absorbed into DSP result_ff_reg.
DSP Report: register result_ff_reg is absorbed into DSP result_ff_reg.
DSP Report: operator result is absorbed into DSP result_ff_reg.
DSP Report: Generating DSP result_ff_reg, operation Mode is (post resource management): (A2*B2)'.
DSP Report: register b_ff_reg is absorbed into DSP result_ff_reg.
DSP Report: register a_ff_reg is absorbed into DSP result_ff_reg.
DSP Report: register result_ff_reg is absorbed into DSP result_ff_reg.
DSP Report: operator result is absorbed into DSP result_ff_reg.
DSP Report: Generating DSP result_ff_reg, operation Mode is (post resource management): (A2*B2)'.
DSP Report: register b_ff_reg is absorbed into DSP result_ff_reg.
DSP Report: register a_ff_reg is absorbed into DSP result_ff_reg.
DSP Report: register result_ff_reg is absorbed into DSP result_ff_reg.
DSP Report: operator result is absorbed into DSP result_ff_reg.
DSP Report: Generating DSP result_ff_reg, operation Mode is (post resource management): (A2*B2)'.
DSP Report: register b_ff_reg is absorbed into DSP result_ff_reg.
DSP Report: register a_ff_reg is absorbed into DSP result_ff_reg.
DSP Report: register result_ff_reg is absorbed into DSP result_ff_reg.
DSP Report: operator result is absorbed into DSP result_ff_reg.
DSP Report: Generating DSP result_ff_reg, operation Mode is (post resource management): (A2*B2)'.
DSP Report: register b_ff_reg is absorbed into DSP result_ff_reg.
DSP Report: register a_ff_reg is absorbed into DSP result_ff_reg.
DSP Report: register result_ff_reg is absorbed into DSP result_ff_reg.
DSP Report: operator result is absorbed into DSP result_ff_reg.
DSP Report: Generating DSP result_ff_reg, operation Mode is (post resource management): (A2*B2)'.
DSP Report: register b_ff_reg is absorbed into DSP result_ff_reg.
DSP Report: register a_ff_reg is absorbed into DSP result_ff_reg.
DSP Report: register result_ff_reg is absorbed into DSP result_ff_reg.
DSP Report: operator result is absorbed into DSP result_ff_reg.
DSP Report: Generating DSP result_ff_reg, operation Mode is (post resource management): (A2*B2)'.
DSP Report: register b_ff_reg is absorbed into DSP result_ff_reg.
DSP Report: register a_ff_reg is absorbed into DSP result_ff_reg.
DSP Report: register result_ff_reg is absorbed into DSP result_ff_reg.
DSP Report: operator result is absorbed into DSP result_ff_reg.
DSP Report: Generating DSP result_ff_reg, operation Mode is (post resource management): (A2*B2)'.
DSP Report: register b_ff_reg is absorbed into DSP result_ff_reg.
DSP Report: register a_ff_reg is absorbed into DSP result_ff_reg.
DSP Report: register result_ff_reg is absorbed into DSP result_ff_reg.
DSP Report: operator result is absorbed into DSP result_ff_reg.
DSP Report: Generating DSP result_ff_reg, operation Mode is (post resource management): (A2*B2)'.
DSP Report: register b_ff_reg is absorbed into DSP result_ff_reg.
DSP Report: register a_ff_reg is absorbed into DSP result_ff_reg.
DSP Report: register result_ff_reg is absorbed into DSP result_ff_reg.
DSP Report: operator result is absorbed into DSP result_ff_reg.
DSP Report: Generating DSP result_ff_reg, operation Mode is (post resource management): (A2*B2)'.
DSP Report: register b_ff_reg is absorbed into DSP result_ff_reg.
DSP Report: register a_ff_reg is absorbed into DSP result_ff_reg.
DSP Report: register result_ff_reg is absorbed into DSP result_ff_reg.
DSP Report: operator result is absorbed into DSP result_ff_reg.
DSP Report: Generating DSP result_ff_reg, operation Mode is (post resource management): (A2*B2)'.
DSP Report: register b_ff_reg is absorbed into DSP result_ff_reg.
DSP Report: register a_ff_reg is absorbed into DSP result_ff_reg.
DSP Report: register result_ff_reg is absorbed into DSP result_ff_reg.
DSP Report: operator result is absorbed into DSP result_ff_reg.
DSP Report: Generating DSP result_ff_reg, operation Mode is (post resource management): (A2*B2)'.
DSP Report: register b_ff_reg is absorbed into DSP result_ff_reg.
DSP Report: register a_ff_reg is absorbed into DSP result_ff_reg.
DSP Report: register result_ff_reg is absorbed into DSP result_ff_reg.
DSP Report: operator result is absorbed into DSP result_ff_reg.
DSP Report: Generating DSP result_ff_reg, operation Mode is (post resource management): (A2*B2)'.
DSP Report: register b_ff_reg is absorbed into DSP result_ff_reg.
DSP Report: register a_ff_reg is absorbed into DSP result_ff_reg.
DSP Report: register result_ff_reg is absorbed into DSP result_ff_reg.
DSP Report: operator result is absorbed into DSP result_ff_reg.
DSP Report: Generating DSP result_ff_reg, operation Mode is (post resource management): (A2*B2)'.
DSP Report: register b_ff_reg is absorbed into DSP result_ff_reg.
DSP Report: register a_ff_reg is absorbed into DSP result_ff_reg.
DSP Report: register result_ff_reg is absorbed into DSP result_ff_reg.
DSP Report: operator result is absorbed into DSP result_ff_reg.
DSP Report: Generating DSP result_ff_reg, operation Mode is (post resource management): (A2*B2)'.
DSP Report: register b_ff_reg is absorbed into DSP result_ff_reg.
DSP Report: register a_ff_reg is absorbed into DSP result_ff_reg.
DSP Report: register result_ff_reg is absorbed into DSP result_ff_reg.
DSP Report: operator result is absorbed into DSP result_ff_reg.
DSP Report: Generating DSP result_ff_reg, operation Mode is (post resource management): (A2*B2)'.
DSP Report: register b_ff_reg is absorbed into DSP result_ff_reg.
DSP Report: register a_ff_reg is absorbed into DSP result_ff_reg.
DSP Report: register result_ff_reg is absorbed into DSP result_ff_reg.
DSP Report: operator result is absorbed into DSP result_ff_reg.
DSP Report: Generating DSP result_ff_reg, operation Mode is (post resource management): (A2*B2)'.
DSP Report: register b_ff_reg is absorbed into DSP result_ff_reg.
DSP Report: register a_ff_reg is absorbed into DSP result_ff_reg.
DSP Report: register result_ff_reg is absorbed into DSP result_ff_reg.
DSP Report: operator result is absorbed into DSP result_ff_reg.
DSP Report: Generating DSP result_ff_reg, operation Mode is (post resource management): (A2*B2)'.
DSP Report: register b_ff_reg is absorbed into DSP result_ff_reg.
DSP Report: register a_ff_reg is absorbed into DSP result_ff_reg.
DSP Report: register result_ff_reg is absorbed into DSP result_ff_reg.
DSP Report: operator result is absorbed into DSP result_ff_reg.
DSP Report: Generating DSP result_ff_reg, operation Mode is (post resource management): (A2*B2)'.
DSP Report: register b_ff_reg is absorbed into DSP result_ff_reg.
DSP Report: register a_ff_reg is absorbed into DSP result_ff_reg.
DSP Report: register result_ff_reg is absorbed into DSP result_ff_reg.
DSP Report: operator result is absorbed into DSP result_ff_reg.
DSP Report: Generating DSP result_ff_reg, operation Mode is (post resource management): (A2*B2)'.
DSP Report: register b_ff_reg is absorbed into DSP result_ff_reg.
DSP Report: register a_ff_reg is absorbed into DSP result_ff_reg.
DSP Report: register result_ff_reg is absorbed into DSP result_ff_reg.
DSP Report: operator result is absorbed into DSP result_ff_reg.
DSP Report: Generating DSP result_ff_reg, operation Mode is (post resource management): (A2*B2)'.
DSP Report: register b_ff_reg is absorbed into DSP result_ff_reg.
DSP Report: register a_ff_reg is absorbed into DSP result_ff_reg.
DSP Report: register result_ff_reg is absorbed into DSP result_ff_reg.
DSP Report: operator result is absorbed into DSP result_ff_reg.
DSP Report: Generating DSP result_ff_reg, operation Mode is (post resource management): (A2*B2)'.
DSP Report: register b_ff_reg is absorbed into DSP result_ff_reg.
DSP Report: register a_ff_reg is absorbed into DSP result_ff_reg.
DSP Report: register result_ff_reg is absorbed into DSP result_ff_reg.
DSP Report: operator result is absorbed into DSP result_ff_reg.
DSP Report: Generating DSP result_ff_reg, operation Mode is (post resource management): (A2*B2)'.
DSP Report: register b_ff_reg is absorbed into DSP result_ff_reg.
DSP Report: register a_ff_reg is absorbed into DSP result_ff_reg.
DSP Report: register result_ff_reg is absorbed into DSP result_ff_reg.
DSP Report: operator result is absorbed into DSP result_ff_reg.
DSP Report: Generating DSP result_ff_reg, operation Mode is (post resource management): (A2*B2)'.
DSP Report: register b_ff_reg is absorbed into DSP result_ff_reg.
DSP Report: register a_ff_reg is absorbed into DSP result_ff_reg.
DSP Report: register result_ff_reg is absorbed into DSP result_ff_reg.
DSP Report: operator result is absorbed into DSP result_ff_reg.
DSP Report: Generating DSP result_ff_reg, operation Mode is (post resource management): (A2*B2)'.
DSP Report: register b_ff_reg is absorbed into DSP result_ff_reg.
DSP Report: register a_ff_reg is absorbed into DSP result_ff_reg.
DSP Report: register result_ff_reg is absorbed into DSP result_ff_reg.
DSP Report: operator result is absorbed into DSP result_ff_reg.
DSP Report: Generating DSP result_ff_reg, operation Mode is (post resource management): (A2*B2)'.
DSP Report: register b_ff_reg is absorbed into DSP result_ff_reg.
DSP Report: register a_ff_reg is absorbed into DSP result_ff_reg.
DSP Report: register result_ff_reg is absorbed into DSP result_ff_reg.
DSP Report: operator result is absorbed into DSP result_ff_reg.
DSP Report: Generating DSP result_ff_reg, operation Mode is (post resource management): (A2*B2)'.
DSP Report: register b_ff_reg is absorbed into DSP result_ff_reg.
DSP Report: register a_ff_reg is absorbed into DSP result_ff_reg.
DSP Report: register result_ff_reg is absorbed into DSP result_ff_reg.
DSP Report: operator result is absorbed into DSP result_ff_reg.
DSP Report: Generating DSP result_ff_reg, operation Mode is (post resource management): (A2*B2)'.
DSP Report: register b_ff_reg is absorbed into DSP result_ff_reg.
DSP Report: register a_ff_reg is absorbed into DSP result_ff_reg.
DSP Report: register result_ff_reg is absorbed into DSP result_ff_reg.
DSP Report: operator result is absorbed into DSP result_ff_reg.
DSP Report: Generating DSP result_ff_reg, operation Mode is (post resource management): (A2*B2)'.
DSP Report: register b_ff_reg is absorbed into DSP result_ff_reg.
DSP Report: register a_ff_reg is absorbed into DSP result_ff_reg.
DSP Report: register result_ff_reg is absorbed into DSP result_ff_reg.
DSP Report: operator result is absorbed into DSP result_ff_reg.
DSP Report: Generating DSP result_ff_reg, operation Mode is (post resource management): (A2*B2)'.
DSP Report: register b_ff_reg is absorbed into DSP result_ff_reg.
DSP Report: register a_ff_reg is absorbed into DSP result_ff_reg.
DSP Report: register result_ff_reg is absorbed into DSP result_ff_reg.
DSP Report: operator result is absorbed into DSP result_ff_reg.
DSP Report: Generating DSP mult_u20/result_ff_reg, operation Mode is (post resource management): (A2*B2)'.
DSP Report: register mult_u20/b_ff_reg is absorbed into DSP mult_u20/result_ff_reg.
DSP Report: register mult_u20/a_ff_reg is absorbed into DSP mult_u20/result_ff_reg.
DSP Report: register mult_u20/result_ff_reg is absorbed into DSP mult_u20/result_ff_reg.
DSP Report: operator mult_u20/result is absorbed into DSP mult_u20/result_ff_reg.
DSP Report: Generating DSP mult_u19/result_ff_reg, operation Mode is (post resource management): (A2*B2)'.
DSP Report: register mult_u19/b_ff_reg is absorbed into DSP mult_u19/result_ff_reg.
DSP Report: register mult_u19/a_ff_reg is absorbed into DSP mult_u19/result_ff_reg.
DSP Report: register mult_u19/result_ff_reg is absorbed into DSP mult_u19/result_ff_reg.
DSP Report: operator mult_u19/result is absorbed into DSP mult_u19/result_ff_reg.
DSP Report: Generating DSP mult_u18/result_ff_reg, operation Mode is (post resource management): (A2*B2)'.
DSP Report: register mult_u18/b_ff_reg is absorbed into DSP mult_u18/result_ff_reg.
DSP Report: register mult_u18/a_ff_reg is absorbed into DSP mult_u18/result_ff_reg.
DSP Report: register mult_u18/result_ff_reg is absorbed into DSP mult_u18/result_ff_reg.
DSP Report: operator mult_u18/result is absorbed into DSP mult_u18/result_ff_reg.
DSP Report: Generating DSP mult_u17/result_ff_reg, operation Mode is (post resource management): (A2*B2)'.
DSP Report: register mult_u17/b_ff_reg is absorbed into DSP mult_u17/result_ff_reg.
DSP Report: register mult_u17/a_ff_reg is absorbed into DSP mult_u17/result_ff_reg.
DSP Report: register mult_u17/result_ff_reg is absorbed into DSP mult_u17/result_ff_reg.
DSP Report: operator mult_u17/result is absorbed into DSP mult_u17/result_ff_reg.
DSP Report: Generating DSP mult_u16/result_ff_reg, operation Mode is (post resource management): (A2*B2)'.
DSP Report: register mult_u16/b_ff_reg is absorbed into DSP mult_u16/result_ff_reg.
DSP Report: register mult_u16/a_ff_reg is absorbed into DSP mult_u16/result_ff_reg.
DSP Report: register mult_u16/result_ff_reg is absorbed into DSP mult_u16/result_ff_reg.
DSP Report: operator mult_u16/result is absorbed into DSP mult_u16/result_ff_reg.
DSP Report: Generating DSP mult_u15/result_ff_reg, operation Mode is (post resource management): (A2*B2)'.
DSP Report: register mult_u15/b_ff_reg is absorbed into DSP mult_u15/result_ff_reg.
DSP Report: register mult_u15/a_ff_reg is absorbed into DSP mult_u15/result_ff_reg.
DSP Report: register mult_u15/result_ff_reg is absorbed into DSP mult_u15/result_ff_reg.
DSP Report: operator mult_u15/result is absorbed into DSP mult_u15/result_ff_reg.
DSP Report: Generating DSP mult_u14/result_ff_reg, operation Mode is (post resource management): (A2*B2)'.
DSP Report: register mult_u14/b_ff_reg is absorbed into DSP mult_u14/result_ff_reg.
DSP Report: register mult_u14/a_ff_reg is absorbed into DSP mult_u14/result_ff_reg.
DSP Report: register mult_u14/result_ff_reg is absorbed into DSP mult_u14/result_ff_reg.
DSP Report: operator mult_u14/result is absorbed into DSP mult_u14/result_ff_reg.
DSP Report: Generating DSP mult_u13/result_ff_reg, operation Mode is (post resource management): (A2*B2)'.
DSP Report: register mult_u13/b_ff_reg is absorbed into DSP mult_u13/result_ff_reg.
DSP Report: register mult_u13/a_ff_reg is absorbed into DSP mult_u13/result_ff_reg.
DSP Report: register mult_u13/result_ff_reg is absorbed into DSP mult_u13/result_ff_reg.
DSP Report: operator mult_u13/result is absorbed into DSP mult_u13/result_ff_reg.
DSP Report: Generating DSP mult_u12/result_ff_reg, operation Mode is (post resource management): (A2*B2)'.
DSP Report: register mult_u12/b_ff_reg is absorbed into DSP mult_u12/result_ff_reg.
DSP Report: register mult_u12/a_ff_reg is absorbed into DSP mult_u12/result_ff_reg.
DSP Report: register mult_u12/result_ff_reg is absorbed into DSP mult_u12/result_ff_reg.
DSP Report: operator mult_u12/result is absorbed into DSP mult_u12/result_ff_reg.
DSP Report: Generating DSP mult_u11/result_ff_reg, operation Mode is (post resource management): (A2*B2)'.
DSP Report: register mult_u11/b_ff_reg is absorbed into DSP mult_u11/result_ff_reg.
DSP Report: register mult_u11/a_ff_reg is absorbed into DSP mult_u11/result_ff_reg.
DSP Report: register mult_u11/result_ff_reg is absorbed into DSP mult_u11/result_ff_reg.
DSP Report: operator mult_u11/result is absorbed into DSP mult_u11/result_ff_reg.
DSP Report: Generating DSP mult_u10/result_ff_reg, operation Mode is (post resource management): (A2*B2)'.
DSP Report: register mult_u10/b_ff_reg is absorbed into DSP mult_u10/result_ff_reg.
DSP Report: register mult_u10/a_ff_reg is absorbed into DSP mult_u10/result_ff_reg.
DSP Report: register mult_u10/result_ff_reg is absorbed into DSP mult_u10/result_ff_reg.
DSP Report: operator mult_u10/result is absorbed into DSP mult_u10/result_ff_reg.
DSP Report: Generating DSP mult_u9/result_ff_reg, operation Mode is (post resource management): (A2*B2)'.
DSP Report: register mult_u9/b_ff_reg is absorbed into DSP mult_u9/result_ff_reg.
DSP Report: register mult_u9/a_ff_reg is absorbed into DSP mult_u9/result_ff_reg.
DSP Report: register mult_u9/result_ff_reg is absorbed into DSP mult_u9/result_ff_reg.
DSP Report: operator mult_u9/result is absorbed into DSP mult_u9/result_ff_reg.
DSP Report: Generating DSP mult_u8/result_ff_reg, operation Mode is (post resource management): (A2*B2)'.
DSP Report: register mult_u8/b_ff_reg is absorbed into DSP mult_u8/result_ff_reg.
DSP Report: register mult_u8/a_ff_reg is absorbed into DSP mult_u8/result_ff_reg.
DSP Report: register mult_u8/result_ff_reg is absorbed into DSP mult_u8/result_ff_reg.
DSP Report: operator mult_u8/result is absorbed into DSP mult_u8/result_ff_reg.
DSP Report: Generating DSP mult_u7/result_ff_reg, operation Mode is (post resource management): (A2*B2)'.
DSP Report: register mult_u7/b_ff_reg is absorbed into DSP mult_u7/result_ff_reg.
DSP Report: register mult_u7/a_ff_reg is absorbed into DSP mult_u7/result_ff_reg.
DSP Report: register mult_u7/result_ff_reg is absorbed into DSP mult_u7/result_ff_reg.
DSP Report: operator mult_u7/result is absorbed into DSP mult_u7/result_ff_reg.
DSP Report: Generating DSP mult_u6/result_ff_reg, operation Mode is (post resource management): (A2*B2)'.
DSP Report: register mult_u6/b_ff_reg is absorbed into DSP mult_u6/result_ff_reg.
DSP Report: register mult_u6/a_ff_reg is absorbed into DSP mult_u6/result_ff_reg.
DSP Report: register mult_u6/result_ff_reg is absorbed into DSP mult_u6/result_ff_reg.
DSP Report: operator mult_u6/result is absorbed into DSP mult_u6/result_ff_reg.
DSP Report: Generating DSP mult_u5/result_ff_reg, operation Mode is (post resource management): (A2*B2)'.
DSP Report: register mult_u5/b_ff_reg is absorbed into DSP mult_u5/result_ff_reg.
DSP Report: register mult_u5/a_ff_reg is absorbed into DSP mult_u5/result_ff_reg.
DSP Report: register mult_u5/result_ff_reg is absorbed into DSP mult_u5/result_ff_reg.
DSP Report: operator mult_u5/result is absorbed into DSP mult_u5/result_ff_reg.
DSP Report: Generating DSP mult_u4/result_ff_reg, operation Mode is (post resource management): (A2*B2)'.
DSP Report: register mult_u4/b_ff_reg is absorbed into DSP mult_u4/result_ff_reg.
DSP Report: register mult_u4/a_ff_reg is absorbed into DSP mult_u4/result_ff_reg.
DSP Report: register mult_u4/result_ff_reg is absorbed into DSP mult_u4/result_ff_reg.
DSP Report: operator mult_u4/result is absorbed into DSP mult_u4/result_ff_reg.
DSP Report: Generating DSP mult_u3/result_ff_reg, operation Mode is (post resource management): (A2*B2)'.
DSP Report: register mult_u3/b_ff_reg is absorbed into DSP mult_u3/result_ff_reg.
DSP Report: register mult_u3/a_ff_reg is absorbed into DSP mult_u3/result_ff_reg.
DSP Report: register mult_u3/result_ff_reg is absorbed into DSP mult_u3/result_ff_reg.
DSP Report: operator mult_u3/result is absorbed into DSP mult_u3/result_ff_reg.
DSP Report: Generating DSP mult_u2/result_ff_reg, operation Mode is (post resource management): (A2*B2)'.
DSP Report: register mult_u2/b_ff_reg is absorbed into DSP mult_u2/result_ff_reg.
DSP Report: register mult_u2/a_ff_reg is absorbed into DSP mult_u2/result_ff_reg.
DSP Report: register mult_u2/result_ff_reg is absorbed into DSP mult_u2/result_ff_reg.
DSP Report: operator mult_u2/result is absorbed into DSP mult_u2/result_ff_reg.
DSP Report: Generating DSP mult_u1/result_ff_reg, operation Mode is (post resource management): (A2*B2)'.
DSP Report: register mult_u1/b_ff_reg is absorbed into DSP mult_u1/result_ff_reg.
DSP Report: register mult_u1/a_ff_reg is absorbed into DSP mult_u1/result_ff_reg.
DSP Report: register mult_u1/result_ff_reg is absorbed into DSP mult_u1/result_ff_reg.
DSP Report: operator mult_u1/result is absorbed into DSP mult_u1/result_ff_reg.
DSP Report: Generating DSP mult_u99/result_ff_reg, operation Mode is (post resource management): (A2*B2)'.
DSP Report: register mult_u99/b_ff_reg is absorbed into DSP mult_u99/result_ff_reg.
DSP Report: register mult_u99/a_ff_reg is absorbed into DSP mult_u99/result_ff_reg.
DSP Report: register mult_u99/result_ff_reg is absorbed into DSP mult_u99/result_ff_reg.
DSP Report: operator mult_u99/result is absorbed into DSP mult_u99/result_ff_reg.
DSP Report: Generating DSP mult_u0/result_ff_reg, operation Mode is (post resource management): (A2*B2)'.
DSP Report: register mult_u0/b_ff_reg is absorbed into DSP mult_u0/result_ff_reg.
DSP Report: register mult_u0/a_ff_reg is absorbed into DSP mult_u0/result_ff_reg.
DSP Report: register mult_u0/result_ff_reg is absorbed into DSP mult_u0/result_ff_reg.
DSP Report: operator mult_u0/result is absorbed into DSP mult_u0/result_ff_reg.
---------------------------------------------------------------------------------
Start ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

ROM:
+------------+------------+---------------+----------------+
|Module Name | RTL Object | Depth x Width | Implemented As | 
+------------+------------+---------------+----------------+
|sigmoid     | lut        | 64x13         | LUT            | 
|sigmoid     | lut        | 64x13         | LUT            | 
|sigmoid     | lut        | 64x13         | LUT            | 
|sigmoid     | lut        | 64x13         | LUT            | 
+------------+------------+---------------+----------------+


DSP: Preliminary Mapping  Report (see note below)
+------------+-------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|Module Name | DSP Mapping | A Size | B Size | C Size | D Size | P Size | AREG | BREG | CREG | DREG | ADREG | MREG | PREG | 
+------------+-------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|signedmul   | (A2*B2)'    | 16     | 16     | -      | -      | 27     | 1    | 1    | -    | -    | -     | 1    | 0    | 
|signedmul   | (A2*B2)'    | 16     | 16     | -      | -      | 27     | 1    | 1    | -    | -    | -     | 1    | 0    | 
|signedmul   | (A2*B2)'    | 16     | 16     | -      | -      | 27     | 1    | 1    | -    | -    | -     | 1    | 0    | 
|signedmul   | (A2*B2)'    | 16     | 16     | -      | -      | 27     | 1    | 1    | -    | -    | -     | 1    | 0    | 
|signedmul   | (A2*B2)'    | 16     | 16     | -      | -      | 27     | 1    | 1    | -    | -    | -     | 1    | 0    | 
|signedmul   | (A2*B2)'    | 16     | 16     | -      | -      | 27     | 1    | 1    | -    | -    | -     | 1    | 0    | 
|signedmul   | (A2*B2)'    | 16     | 16     | -      | -      | 27     | 1    | 1    | -    | -    | -     | 1    | 0    | 
|signedmul   | (A2*B2)'    | 16     | 16     | -      | -      | 27     | 1    | 1    | -    | -    | -     | 1    | 0    | 
|signedmul   | (A2*B2)'    | 16     | 16     | -      | -      | 27     | 1    | 1    | -    | -    | -     | 1    | 0    | 
|signedmul   | (A2*B2)'    | 16     | 16     | -      | -      | 27     | 1    | 1    | -    | -    | -     | 1    | 0    | 
|signedmul   | (A2*B2)'    | 16     | 16     | -      | -      | 27     | 1    | 1    | -    | -    | -     | 1    | 0    | 
|signedmul   | (A2*B2)'    | 16     | 16     | -      | -      | 27     | 1    | 1    | -    | -    | -     | 1    | 0    | 
|signedmul   | (A2*B2)'    | 16     | 16     | -      | -      | 27     | 1    | 1    | -    | -    | -     | 1    | 0    | 
|signedmul   | (A2*B2)'    | 16     | 16     | -      | -      | 27     | 1    | 1    | -    | -    | -     | 1    | 0    | 
|signedmul   | (A2*B2)'    | 16     | 16     | -      | -      | 27     | 1    | 1    | -    | -    | -     | 1    | 0    | 
|signedmul   | (A2*B2)'    | 16     | 16     | -      | -      | 27     | 1    | 1    | -    | -    | -     | 1    | 0    | 
|signedmul   | (A2*B2)'    | 16     | 16     | -      | -      | 27     | 1    | 1    | -    | -    | -     | 1    | 0    | 
|signedmul   | (A2*B2)'    | 16     | 16     | -      | -      | 27     | 1    | 1    | -    | -    | -     | 1    | 0    | 
|signedmul   | (A2*B2)'    | 16     | 16     | -      | -      | 27     | 1    | 1    | -    | -    | -     | 1    | 0    | 
|signedmul   | (A2*B2)'    | 16     | 16     | -      | -      | 27     | 1    | 1    | -    | -    | -     | 1    | 0    | 
|signedmul   | (A2*B2)'    | 16     | 16     | -      | -      | 27     | 1    | 1    | -    | -    | -     | 1    | 0    | 
|signedmul   | (A2*B2)'    | 16     | 16     | -      | -      | 27     | 1    | 1    | -    | -    | -     | 1    | 0    | 
|signedmul   | (A2*B2)'    | 16     | 16     | -      | -      | 27     | 1    | 1    | -    | -    | -     | 1    | 0    | 
|signedmul   | (A2*B2)'    | 16     | 16     | -      | -      | 27     | 1    | 1    | -    | -    | -     | 1    | 0    | 
|signedmul   | (A2*B2)'    | 16     | 16     | -      | -      | 27     | 1    | 1    | -    | -    | -     | 1    | 0    | 
|signedmul   | (A2*B2)'    | 16     | 16     | -      | -      | 27     | 1    | 1    | -    | -    | -     | 1    | 0    | 
|signedmul   | (A2*B2)'    | 16     | 16     | -      | -      | 27     | 1    | 1    | -    | -    | -     | 1    | 0    | 
|signedmul   | (A2*B2)'    | 16     | 16     | -      | -      | 27     | 1    | 1    | -    | -    | -     | 1    | 0    | 
|signedmul   | (A2*B2)'    | 16     | 16     | -      | -      | 27     | 1    | 1    | -    | -    | -     | 1    | 0    | 
|signedmul   | (A2*B2)'    | 16     | 16     | -      | -      | 27     | 1    | 1    | -    | -    | -     | 1    | 0    | 
|signedmul   | (A2*B2)'    | 16     | 16     | -      | -      | 27     | 1    | 1    | -    | -    | -     | 1    | 0    | 
|signedmul   | (A2*B2)'    | 16     | 16     | -      | -      | 27     | 1    | 1    | -    | -    | -     | 1    | 0    | 
|signedmul   | (A2*B2)'    | 16     | 16     | -      | -      | 27     | 1    | 1    | -    | -    | -     | 1    | 0    | 
|signedmul   | (A2*B2)'    | 16     | 16     | -      | -      | 27     | 1    | 1    | -    | -    | -     | 1    | 0    | 
|signedmul   | (A2*B2)'    | 16     | 16     | -      | -      | 27     | 1    | 1    | -    | -    | -     | 1    | 0    | 
|signedmul   | (A2*B2)'    | 16     | 16     | -      | -      | 27     | 1    | 1    | -    | -    | -     | 1    | 0    | 
|signedmul   | (A2*B2)'    | 16     | 16     | -      | -      | 27     | 1    | 1    | -    | -    | -     | 1    | 0    | 
|signedmul   | (A2*B2)'    | 16     | 16     | -      | -      | 27     | 1    | 1    | -    | -    | -     | 1    | 0    | 
|signedmul   | (A2*B2)'    | 16     | 16     | -      | -      | 27     | 1    | 1    | -    | -    | -     | 1    | 0    | 
|signedmul   | (A2*B2)'    | 16     | 16     | -      | -      | 27     | 1    | 1    | -    | -    | -     | 1    | 0    | 
|signedmul   | (A2*B2)'    | 16     | 16     | -      | -      | 27     | 1    | 1    | -    | -    | -     | 1    | 0    | 
|signedmul   | (A2*B2)'    | 16     | 16     | -      | -      | 27     | 1    | 1    | -    | -    | -     | 1    | 0    | 
|signedmul   | (A2*B2)'    | 16     | 16     | -      | -      | 27     | 1    | 1    | -    | -    | -     | 1    | 0    | 
|signedmul   | (A2*B2)'    | 16     | 16     | -      | -      | 27     | 1    | 1    | -    | -    | -     | 1    | 0    | 
|signedmul   | (A2*B2)'    | 16     | 16     | -      | -      | 27     | 1    | 1    | -    | -    | -     | 1    | 0    | 
|signedmul   | (A2*B2)'    | 16     | 16     | -      | -      | 27     | 1    | 1    | -    | -    | -     | 1    | 0    | 
|signedmul   | (A2*B2)'    | 16     | 16     | -      | -      | 27     | 1    | 1    | -    | -    | -     | 1    | 0    | 
|signedmul   | (A2*B2)'    | 16     | 16     | -      | -      | 27     | 1    | 1    | -    | -    | -     | 1    | 0    | 
|signedmul   | (A2*B2)'    | 16     | 16     | -      | -      | 27     | 1    | 1    | -    | -    | -     | 1    | 0    | 
|signedmul   | (A2*B2)'    | 16     | 16     | -      | -      | 27     | 1    | 1    | -    | -    | -     | 1    | 0    | 
|signedmul   | (A2*B2)'    | 16     | 16     | -      | -      | 27     | 1    | 1    | -    | -    | -     | 1    | 0    | 
|signedmul   | (A2*B2)'    | 16     | 16     | -      | -      | 27     | 1    | 1    | -    | -    | -     | 1    | 0    | 
|signedmul   | (A2*B2)'    | 16     | 16     | -      | -      | 27     | 1    | 1    | -    | -    | -     | 1    | 0    | 
|signedmul   | (A2*B2)'    | 16     | 16     | -      | -      | 27     | 1    | 1    | -    | -    | -     | 1    | 0    | 
|signedmul   | (A2*B2)'    | 16     | 16     | -      | -      | 27     | 1    | 1    | -    | -    | -     | 1    | 0    | 
|signedmul   | (A2*B2)'    | 16     | 16     | -      | -      | 27     | 1    | 1    | -    | -    | -     | 1    | 0    | 
|signedmul   | (A2*B2)'    | 16     | 16     | -      | -      | 27     | 1    | 1    | -    | -    | -     | 1    | 0    | 
|signedmul   | (A2*B2)'    | 16     | 16     | -      | -      | 27     | 1    | 1    | -    | -    | -     | 1    | 0    | 
|signedmul   | (A2*B2)'    | 16     | 16     | -      | -      | 27     | 1    | 1    | -    | -    | -     | 1    | 0    | 
|signedmul   | (A2*B2)'    | 16     | 16     | -      | -      | 27     | 1    | 1    | -    | -    | -     | 1    | 0    | 
|signedmul   | (A2*B2)'    | 16     | 16     | -      | -      | 27     | 1    | 1    | -    | -    | -     | 1    | 0    | 
|signedmul   | (A2*B2)'    | 16     | 16     | -      | -      | 27     | 1    | 1    | -    | -    | -     | 1    | 0    | 
|signedmul   | (A2*B2)'    | 16     | 16     | -      | -      | 27     | 1    | 1    | -    | -    | -     | 1    | 0    | 
|signedmul   | (A2*B2)'    | 16     | 16     | -      | -      | 27     | 1    | 1    | -    | -    | -     | 1    | 0    | 
|signedmul   | (A2*B2)'    | 16     | 16     | -      | -      | 27     | 1    | 1    | -    | -    | -     | 1    | 0    | 
|signedmul   | (A2*B2)'    | 16     | 16     | -      | -      | 27     | 1    | 1    | -    | -    | -     | 1    | 0    | 
|signedmul   | (A2*B2)'    | 16     | 16     | -      | -      | 27     | 1    | 1    | -    | -    | -     | 1    | 0    | 
|signedmul   | (A2*B2)'    | 16     | 16     | -      | -      | 27     | 1    | 1    | -    | -    | -     | 1    | 0    | 
|signedmul   | (A2*B2)'    | 16     | 16     | -      | -      | 27     | 1    | 1    | -    | -    | -     | 1    | 0    | 
|signedmul   | (A2*B2)'    | 16     | 16     | -      | -      | 27     | 1    | 1    | -    | -    | -     | 1    | 0    | 
|signedmul   | (A2*B2)'    | 16     | 16     | -      | -      | 27     | 1    | 1    | -    | -    | -     | 1    | 0    | 
|signedmul   | (A2*B2)'    | 16     | 16     | -      | -      | 27     | 1    | 1    | -    | -    | -     | 1    | 0    | 
|signedmul   | (A2*B2)'    | 16     | 16     | -      | -      | 27     | 1    | 1    | -    | -    | -     | 1    | 0    | 
|signedmul   | (A2*B2)'    | 16     | 16     | -      | -      | 27     | 1    | 1    | -    | -    | -     | 1    | 0    | 
|signedmul   | (A2*B2)'    | 16     | 16     | -      | -      | 27     | 1    | 1    | -    | -    | -     | 1    | 0    | 
|signedmul   | (A2*B2)'    | 16     | 16     | -      | -      | 27     | 1    | 1    | -    | -    | -     | 1    | 0    | 
|signedmul   | (A2*B2)'    | 16     | 16     | -      | -      | 27     | 1    | 1    | -    | -    | -     | 1    | 0    | 
|signedmul   | (A2*B2)'    | 16     | 16     | -      | -      | 27     | 1    | 1    | -    | -    | -     | 1    | 0    | 
|signedmul   | (A2*B2)'    | 16     | 16     | -      | -      | 27     | 1    | 1    | -    | -    | -     | 1    | 0    | 
|signedmul   | (A2*B2)'    | 16     | 16     | -      | -      | 27     | 1    | 1    | -    | -    | -     | 1    | 0    | 
|signedmul   | (A2*B2)'    | 16     | 16     | -      | -      | 27     | 1    | 1    | -    | -    | -     | 1    | 0    | 
|signedmul   | (A2*B2)'    | 16     | 16     | -      | -      | 27     | 1    | 1    | -    | -    | -     | 1    | 0    | 
|signedmul   | (A2*B2)'    | 16     | 16     | -      | -      | 27     | 1    | 1    | -    | -    | -     | 1    | 0    | 
|signedmul   | (A2*B2)'    | 16     | 16     | -      | -      | 27     | 1    | 1    | -    | -    | -     | 1    | 0    | 
|signedmul   | (A2*B2)'    | 16     | 16     | -      | -      | 27     | 1    | 1    | -    | -    | -     | 1    | 0    | 
|signedmul   | (A2*B2)'    | 16     | 16     | -      | -      | 27     | 1    | 1    | -    | -    | -     | 1    | 0    | 
|signedmul   | (A2*B2)'    | 16     | 16     | -      | -      | 27     | 1    | 1    | -    | -    | -     | 1    | 0    | 
|signedmul   | (A2*B2)'    | 16     | 16     | -      | -      | 27     | 1    | 1    | -    | -    | -     | 1    | 0    | 
|signedmul   | (A2*B2)'    | 16     | 16     | -      | -      | 27     | 1    | 1    | -    | -    | -     | 1    | 0    | 
|signedmul   | (A2*B2)'    | 16     | 16     | -      | -      | 27     | 1    | 1    | -    | -    | -     | 1    | 0    | 
|signedmul   | (A2*B2)'    | 16     | 16     | -      | -      | 27     | 1    | 1    | -    | -    | -     | 1    | 0    | 
|signedmul   | (A2*B2)'    | 16     | 16     | -      | -      | 27     | 1    | 1    | -    | -    | -     | 1    | 0    | 
|signedmul   | (A2*B2)'    | 16     | 16     | -      | -      | 27     | 1    | 1    | -    | -    | -     | 1    | 0    | 
|signedmul   | (A2*B2)'    | 16     | 16     | -      | -      | 27     | 1    | 1    | -    | -    | -     | 1    | 0    | 
|signedmul   | (A2*B2)'    | 16     | 16     | -      | -      | 27     | 1    | 1    | -    | -    | -     | 1    | 0    | 
|signedmul   | (A2*B2)'    | 16     | 16     | -      | -      | 27     | 1    | 1    | -    | -    | -     | 1    | 0    | 
|signedmul   | (A2*B2)'    | 16     | 16     | -      | -      | 27     | 1    | 1    | -    | -    | -     | 1    | 0    | 
|signedmul   | (A2*B2)'    | 16     | 16     | -      | -      | 27     | 1    | 1    | -    | -    | -     | 1    | 0    | 
|signedmul   | (A2*B2)'    | 16     | 16     | -      | -      | 27     | 1    | 1    | -    | -    | -     | 1    | 0    | 
|signedmul   | (A2*B2)'    | 16     | 16     | -      | -      | 27     | 1    | 1    | -    | -    | -     | 1    | 0    | 
|signedmul   | (A2*B2)'    | 16     | 16     | -      | -      | 27     | 1    | 1    | -    | -    | -     | 1    | 0    | 
|signedmul   | (A2*B2)'    | 16     | 16     | -      | -      | 27     | 1    | 1    | -    | -    | -     | 1    | 0    | 
|signedmul   | (A2*B2)'    | 16     | 16     | -      | -      | 27     | 1    | 1    | -    | -    | -     | 1    | 0    | 
|signedmul   | (A2*B2)'    | 16     | 16     | -      | -      | 27     | 1    | 1    | -    | -    | -     | 1    | 0    | 
|signedmul   | (A2*B2)'    | 16     | 16     | -      | -      | 27     | 1    | 1    | -    | -    | -     | 1    | 0    | 
|signedmul   | (A2*B2)'    | 16     | 16     | -      | -      | 27     | 1    | 1    | -    | -    | -     | 1    | 0    | 
|signedmul   | (A2*B2)'    | 16     | 16     | -      | -      | 27     | 1    | 1    | -    | -    | -     | 1    | 0    | 
|signedmul   | (A2*B2)'    | 16     | 16     | -      | -      | 27     | 1    | 1    | -    | -    | -     | 1    | 0    | 
|signedmul   | (A2*B2)'    | 16     | 16     | -      | -      | 27     | 1    | 1    | -    | -    | -     | 1    | 0    | 
|signedmul   | (A2*B2)'    | 16     | 16     | -      | -      | 27     | 1    | 1    | -    | -    | -     | 1    | 0    | 
|signedmul   | (A2*B2)'    | 16     | 16     | -      | -      | 27     | 1    | 1    | -    | -    | -     | 1    | 0    | 
|signedmul   | (A2*B2)'    | 16     | 16     | -      | -      | 27     | 1    | 1    | -    | -    | -     | 1    | 0    | 
|signedmul   | (A2*B2)'    | 16     | 16     | -      | -      | 27     | 1    | 1    | -    | -    | -     | 1    | 0    | 
|signedmul   | (A2*B2)'    | 16     | 16     | -      | -      | 27     | 1    | 1    | -    | -    | -     | 1    | 0    | 
|signedmul   | (A2*B2)'    | 16     | 16     | -      | -      | 27     | 1    | 1    | -    | -    | -     | 1    | 0    | 
|signedmul   | (A2*B2)'    | 16     | 16     | -      | -      | 27     | 1    | 1    | -    | -    | -     | 1    | 0    | 
|signedmul   | (A2*B2)'    | 16     | 16     | -      | -      | 27     | 1    | 1    | -    | -    | -     | 1    | 0    | 
|signedmul   | (A2*B2)'    | 16     | 16     | -      | -      | 27     | 1    | 1    | -    | -    | -     | 1    | 0    | 
|signedmul   | (A2*B2)'    | 16     | 16     | -      | -      | 27     | 1    | 1    | -    | -    | -     | 1    | 0    | 
|signedmul   | (A2*B2)'    | 16     | 16     | -      | -      | 27     | 1    | 1    | -    | -    | -     | 1    | 0    | 
|signedmul   | (A2*B2)'    | 16     | 16     | -      | -      | 27     | 1    | 1    | -    | -    | -     | 1    | 0    | 
|signedmul   | (A2*B2)'    | 16     | 16     | -      | -      | 27     | 1    | 1    | -    | -    | -     | 1    | 0    | 
|signedmul   | (A2*B2)'    | 16     | 16     | -      | -      | 27     | 1    | 1    | -    | -    | -     | 1    | 0    | 
|signedmul   | (A2*B2)'    | 16     | 16     | -      | -      | 27     | 1    | 1    | -    | -    | -     | 1    | 0    | 
|signedmul   | (A2*B2)'    | 16     | 16     | -      | -      | 27     | 1    | 1    | -    | -    | -     | 1    | 0    | 
|signedmul   | (A2*B2)'    | 16     | 16     | -      | -      | 27     | 1    | 1    | -    | -    | -     | 1    | 0    | 
|signedmul   | (A2*B2)'    | 16     | 16     | -      | -      | 27     | 1    | 1    | -    | -    | -     | 1    | 0    | 
|signedmul   | (A2*B2)'    | 16     | 16     | -      | -      | 27     | 1    | 1    | -    | -    | -     | 1    | 0    | 
|signedmul   | (A2*B2)'    | 16     | 16     | -      | -      | 27     | 1    | 1    | -    | -    | -     | 1    | 0    | 
|signedmul   | (A2*B2)'    | 16     | 16     | -      | -      | 27     | 1    | 1    | -    | -    | -     | 1    | 0    | 
|signedmul   | (A2*B2)'    | 16     | 16     | -      | -      | 27     | 1    | 1    | -    | -    | -     | 1    | 0    | 
|signedmul   | (A2*B2)'    | 16     | 16     | -      | -      | 27     | 1    | 1    | -    | -    | -     | 1    | 0    | 
|signedmul   | (A2*B2)'    | 16     | 16     | -      | -      | 27     | 1    | 1    | -    | -    | -     | 1    | 0    | 
|signedmul   | (A2*B2)'    | 16     | 16     | -      | -      | 27     | 1    | 1    | -    | -    | -     | 1    | 0    | 
|signedmul   | (A2*B2)'    | 16     | 16     | -      | -      | 27     | 1    | 1    | -    | -    | -     | 1    | 0    | 
|signedmul   | (A2*B2)'    | 16     | 16     | -      | -      | 27     | 1    | 1    | -    | -    | -     | 1    | 0    | 
|signedmul   | (A2*B2)'    | 16     | 16     | -      | -      | 27     | 1    | 1    | -    | -    | -     | 1    | 0    | 
|signedmul   | (A2*B2)'    | 16     | 16     | -      | -      | 27     | 1    | 1    | -    | -    | -     | 1    | 0    | 
|signedmul   | (A2*B2)'    | 16     | 16     | -      | -      | 27     | 1    | 1    | -    | -    | -     | 1    | 0    | 
|signedmul   | (A2*B2)'    | 16     | 16     | -      | -      | 27     | 1    | 1    | -    | -    | -     | 1    | 0    | 
|signedmul   | (A2*B2)'    | 16     | 16     | -      | -      | 27     | 1    | 1    | -    | -    | -     | 1    | 0    | 
|signedmul   | (A2*B2)'    | 16     | 16     | -      | -      | 27     | 1    | 1    | -    | -    | -     | 1    | 0    | 
|signedmul   | (A2*B2)'    | 16     | 16     | -      | -      | 27     | 1    | 1    | -    | -    | -     | 1    | 0    | 
|signedmul   | (A2*B2)'    | 16     | 16     | -      | -      | 27     | 1    | 1    | -    | -    | -     | 1    | 0    | 
|signedmul   | (A2*B2)'    | 16     | 16     | -      | -      | 27     | 1    | 1    | -    | -    | -     | 1    | 0    | 
|signedmul   | (A2*B2)'    | 16     | 16     | -      | -      | 27     | 1    | 1    | -    | -    | -     | 1    | 0    | 
|signedmul   | (A2*B2)'    | 16     | 16     | -      | -      | 27     | 1    | 1    | -    | -    | -     | 1    | 0    | 
|signedmul   | (A2*B2)'    | 16     | 16     | -      | -      | 27     | 1    | 1    | -    | -    | -     | 1    | 0    | 
|signedmul   | (A2*B2)'    | 16     | 16     | -      | -      | 27     | 1    | 1    | -    | -    | -     | 1    | 0    | 
|signedmul   | (A2*B2)'    | 16     | 16     | -      | -      | 27     | 1    | 1    | -    | -    | -     | 1    | 0    | 
|signedmul   | (A2*B2)'    | 16     | 16     | -      | -      | 27     | 1    | 1    | -    | -    | -     | 1    | 0    | 
|signedmul   | (A2*B2)'    | 16     | 16     | -      | -      | 27     | 1    | 1    | -    | -    | -     | 1    | 0    | 
|signedmul   | (A2*B2)'    | 16     | 16     | -      | -      | 27     | 1    | 1    | -    | -    | -     | 1    | 0    | 
|signedmul   | (A2*B2)'    | 16     | 16     | -      | -      | 27     | 1    | 1    | -    | -    | -     | 1    | 0    | 
|signedmul   | (A2*B2)'    | 16     | 16     | -      | -      | 27     | 1    | 1    | -    | -    | -     | 1    | 0    | 
|signedmul   | (A2*B2)'    | 16     | 16     | -      | -      | 27     | 1    | 1    | -    | -    | -     | 1    | 0    | 
|signedmul   | (A2*B2)'    | 16     | 16     | -      | -      | 27     | 1    | 1    | -    | -    | -     | 1    | 0    | 
|signedmul   | (A2*B2)'    | 16     | 16     | -      | -      | 27     | 1    | 1    | -    | -    | -     | 1    | 0    | 
|signedmul   | (A2*B2)'    | 16     | 16     | -      | -      | 27     | 1    | 1    | -    | -    | -     | 1    | 0    | 
|signedmul   | (A2*B2)'    | 16     | 16     | -      | -      | 27     | 1    | 1    | -    | -    | -     | 1    | 0    | 
|signedmul   | (A2*B2)'    | 16     | 16     | -      | -      | 27     | 1    | 1    | -    | -    | -     | 1    | 0    | 
|signedmul   | (A2*B2)'    | 16     | 16     | -      | -      | 27     | 1    | 1    | -    | -    | -     | 1    | 0    | 
|signedmul   | (A2*B2)'    | 16     | 16     | -      | -      | 27     | 1    | 1    | -    | -    | -     | 1    | 0    | 
|signedmul   | (A2*B2)'    | 16     | 16     | -      | -      | 27     | 1    | 1    | -    | -    | -     | 1    | 0    | 
|signedmul   | (A2*B2)'    | 16     | 16     | -      | -      | 27     | 1    | 1    | -    | -    | -     | 1    | 0    | 
|signedmul   | (A2*B2)'    | 16     | 16     | -      | -      | 27     | 1    | 1    | -    | -    | -     | 1    | 0    | 
|signedmul   | (A2*B2)'    | 16     | 16     | -      | -      | 27     | 1    | 1    | -    | -    | -     | 1    | 0    | 
+------------+-------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+

Note: The table above is a preliminary report that shows the DSPs inferred at the current stage of the synthesis flow. Some DSP may be reimplemented as non DSP primitives later in the synthesis flow. Multiple instantiated DSPs are reported only once.
---------------------------------------------------------------------------------
Finished ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Report RTL Partitions: 
+------+----------------------+------------+----------+
|      |RTL Partition         |Replication |Instances |
+------+----------------------+------------+----------+
|1     |vecmat_mul_x__GBM0    |           4|     51000|
|2     |vecmat_mul_x__GBM1    |           3|     42961|
|3     |vecmat_mul_h          |           4|    122369|
|4     |vecmat_add_x          |           4|      2205|
|5     |lstm_top__GCB0        |           1|     14069|
|6     |lstm_top__GCB1        |           1|      8287|
|7     |vecmat_mul_x__GBM1__1 |           1|      4065|
+------+----------------------+------------+----------+
No constraint files found.
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:35 ; elapsed = 00:00:39 . Memory (MB): peak = 1827.453 ; gain = 395.352 ; free physical = 232469 ; free virtual = 301346
---------------------------------------------------------------------------------

Report RTL Partitions: 
+------+----------------------+------------+----------+
|      |RTL Partition         |Replication |Instances |
+------+----------------------+------------+----------+
|1     |vecmat_mul_x__GBM0    |           4|     51000|
|2     |vecmat_mul_x__GBM1    |           3|     42961|
|3     |vecmat_mul_h          |           4|    122369|
|4     |vecmat_add_x          |           4|      2205|
|5     |lstm_top__GCB0        |           1|     14069|
|6     |lstm_top__GCB1        |           1|      8287|
|7     |vecmat_mul_x__GBM1__1 |           1|      4065|
+------+----------------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
INFO: [Synth 8-3886] merging instance 'o_gatex/vector_reg[1136]' (FDE) to 'f_gatex/vector_reg[1136]'
INFO: [Synth 8-3886] merging instance 'o_gatex/vector_reg[1137]' (FDE) to 'f_gatex/vector_reg[1137]'
INFO: [Synth 8-3886] merging instance 'o_gatex/vector_reg[1138]' (FDE) to 'f_gatex/vector_reg[1138]'
INFO: [Synth 8-3886] merging instance 'o_gatex/vector_reg[1139]' (FDE) to 'f_gatex/vector_reg[1139]'
INFO: [Synth 8-3886] merging instance 'o_gatex/vector_reg[1140]' (FDE) to 'f_gatex/vector_reg[1140]'
INFO: [Synth 8-3886] merging instance 'o_gatex/vector_reg[1141]' (FDE) to 'f_gatex/vector_reg[1141]'
INFO: [Synth 8-3886] merging instance 'o_gatex/vector_reg[1142]' (FDE) to 'f_gatex/vector_reg[1142]'
INFO: [Synth 8-3886] merging instance 'o_gatex/vector_reg[1143]' (FDE) to 'f_gatex/vector_reg[1143]'
INFO: [Synth 8-3886] merging instance 'o_gatex/vector_reg[1148]' (FDE) to 'f_gatex/vector_reg[1148]'
INFO: [Synth 8-3886] merging instance 'o_gatex/vector_reg[1149]' (FDE) to 'f_gatex/vector_reg[1149]'
INFO: [Synth 8-3886] merging instance 'o_gatex/vector_reg[1150]' (FDE) to 'f_gatex/vector_reg[1150]'
INFO: [Synth 8-3886] merging instance 'o_gatex/vector_reg[1144]' (FDE) to 'f_gatex/vector_reg[1144]'
INFO: [Synth 8-3886] merging instance 'o_gatex/vector_reg[1145]' (FDE) to 'f_gatex/vector_reg[1145]'
INFO: [Synth 8-3886] merging instance 'o_gatex/vector_reg[1146]' (FDE) to 'f_gatex/vector_reg[1146]'
INFO: [Synth 8-3886] merging instance 'o_gatex/vector_reg[1147]' (FDE) to 'f_gatex/vector_reg[1147]'
INFO: [Synth 8-3886] merging instance 'o_gateh/vector_reg[1008]' (FDE) to 'f_gateh/vector_reg[1008]'
INFO: [Synth 8-3886] merging instance 'o_gateh/vector_reg[1009]' (FDE) to 'f_gateh/vector_reg[1009]'
INFO: [Synth 8-3886] merging instance 'o_gateh/vector_reg[1010]' (FDE) to 'f_gateh/vector_reg[1010]'
INFO: [Synth 8-3886] merging instance 'o_gateh/vector_reg[1011]' (FDE) to 'f_gateh/vector_reg[1011]'
INFO: [Synth 8-3886] merging instance 'o_gatex/vector_reg[1120]' (FDE) to 'f_gatex/vector_reg[1120]'
INFO: [Synth 8-3886] merging instance 'o_gatex/vector_reg[1121]' (FDE) to 'f_gatex/vector_reg[1121]'
INFO: [Synth 8-3886] merging instance 'o_gatex/vector_reg[1122]' (FDE) to 'f_gatex/vector_reg[1122]'
INFO: [Synth 8-3886] merging instance 'o_gatex/vector_reg[1123]' (FDE) to 'f_gatex/vector_reg[1123]'
INFO: [Synth 8-3886] merging instance 'o_gatex/vector_reg[1104]' (FDE) to 'f_gatex/vector_reg[1104]'
INFO: [Synth 8-3886] merging instance 'o_gatex/vector_reg[1105]' (FDE) to 'f_gatex/vector_reg[1105]'
INFO: [Synth 8-3886] merging instance 'o_gatex/vector_reg[1106]' (FDE) to 'f_gatex/vector_reg[1106]'
INFO: [Synth 8-3886] merging instance 'o_gatex/vector_reg[1107]' (FDE) to 'f_gatex/vector_reg[1107]'
INFO: [Synth 8-3886] merging instance 'o_gatex/vector_reg[1072]' (FDE) to 'f_gatex/vector_reg[1072]'
INFO: [Synth 8-3886] merging instance 'o_gatex/vector_reg[1073]' (FDE) to 'f_gatex/vector_reg[1073]'
INFO: [Synth 8-3886] merging instance 'o_gatex/vector_reg[1074]' (FDE) to 'f_gatex/vector_reg[1074]'
INFO: [Synth 8-3886] merging instance 'o_gatex/vector_reg[1075]' (FDE) to 'f_gatex/vector_reg[1075]'
INFO: [Synth 8-3886] merging instance 'o_gatex/vector_reg[112]' (FDE) to 'f_gatex/vector_reg[112]'
INFO: [Synth 8-3886] merging instance 'o_gatex/vector_reg[113]' (FDE) to 'f_gatex/vector_reg[113]'
INFO: [Synth 8-3886] merging instance 'o_gatex/vector_reg[114]' (FDE) to 'f_gatex/vector_reg[114]'
INFO: [Synth 8-3886] merging instance 'o_gatex/vector_reg[115]' (FDE) to 'f_gatex/vector_reg[115]'
INFO: [Synth 8-3886] merging instance 'f_gatex/vector_reg[1136]' (FDE) to 'i_gatex/vector_reg[1136]'
INFO: [Synth 8-3886] merging instance 'f_gatex/vector_reg[1137]' (FDE) to 'i_gatex/vector_reg[1137]'
INFO: [Synth 8-3886] merging instance 'f_gatex/vector_reg[1138]' (FDE) to 'i_gatex/vector_reg[1138]'
INFO: [Synth 8-3886] merging instance 'f_gatex/vector_reg[1139]' (FDE) to 'i_gatex/vector_reg[1139]'
INFO: [Synth 8-3886] merging instance 'o_gateh/vector_reg[1012]' (FDE) to 'f_gateh/vector_reg[1012]'
INFO: [Synth 8-3886] merging instance 'o_gateh/vector_reg[1013]' (FDE) to 'f_gateh/vector_reg[1013]'
INFO: [Synth 8-3886] merging instance 'o_gateh/vector_reg[1014]' (FDE) to 'f_gateh/vector_reg[1014]'
INFO: [Synth 8-3886] merging instance 'o_gateh/vector_reg[1015]' (FDE) to 'f_gateh/vector_reg[1015]'
INFO: [Synth 8-3886] merging instance 'o_gateh/vector_reg[1020]' (FDE) to 'f_gateh/vector_reg[1020]'
INFO: [Synth 8-3886] merging instance 'o_gateh/vector_reg[1021]' (FDE) to 'f_gateh/vector_reg[1021]'
INFO: [Synth 8-3886] merging instance 'o_gateh/vector_reg[1022]' (FDE) to 'f_gateh/vector_reg[1022]'
INFO: [Synth 8-3886] merging instance 'o_gateh/vector_reg[1016]' (FDE) to 'f_gateh/vector_reg[1016]'
INFO: [Synth 8-3886] merging instance 'o_gateh/vector_reg[1017]' (FDE) to 'f_gateh/vector_reg[1017]'
INFO: [Synth 8-3886] merging instance 'o_gateh/vector_reg[1018]' (FDE) to 'f_gateh/vector_reg[1018]'
INFO: [Synth 8-3886] merging instance 'o_gateh/vector_reg[1019]' (FDE) to 'f_gateh/vector_reg[1019]'
INFO: [Synth 8-3886] merging instance 'o_gatex/vector_reg[1124]' (FDE) to 'f_gatex/vector_reg[1124]'
INFO: [Synth 8-3886] merging instance 'o_gatex/vector_reg[1125]' (FDE) to 'f_gatex/vector_reg[1125]'
INFO: [Synth 8-3886] merging instance 'o_gatex/vector_reg[1126]' (FDE) to 'f_gatex/vector_reg[1126]'
INFO: [Synth 8-3886] merging instance 'o_gatex/vector_reg[1127]' (FDE) to 'f_gatex/vector_reg[1127]'
INFO: [Synth 8-3886] merging instance 'o_gatex/vector_reg[1132]' (FDE) to 'f_gatex/vector_reg[1132]'
INFO: [Synth 8-3886] merging instance 'o_gatex/vector_reg[1133]' (FDE) to 'f_gatex/vector_reg[1133]'
INFO: [Synth 8-3886] merging instance 'o_gatex/vector_reg[1134]' (FDE) to 'f_gatex/vector_reg[1134]'
INFO: [Synth 8-3886] merging instance 'o_gatex/vector_reg[1128]' (FDE) to 'f_gatex/vector_reg[1128]'
INFO: [Synth 8-3886] merging instance 'o_gatex/vector_reg[1129]' (FDE) to 'f_gatex/vector_reg[1129]'
INFO: [Synth 8-3886] merging instance 'o_gatex/vector_reg[1130]' (FDE) to 'f_gatex/vector_reg[1130]'
INFO: [Synth 8-3886] merging instance 'o_gatex/vector_reg[1131]' (FDE) to 'f_gatex/vector_reg[1131]'
INFO: [Synth 8-3886] merging instance 'o_gatex/vector_reg[1108]' (FDE) to 'f_gatex/vector_reg[1108]'
INFO: [Synth 8-3886] merging instance 'o_gatex/vector_reg[1109]' (FDE) to 'f_gatex/vector_reg[1109]'
INFO: [Synth 8-3886] merging instance 'o_gatex/vector_reg[1110]' (FDE) to 'f_gatex/vector_reg[1110]'
INFO: [Synth 8-3886] merging instance 'o_gatex/vector_reg[1111]' (FDE) to 'f_gatex/vector_reg[1111]'
INFO: [Synth 8-3886] merging instance 'o_gatex/vector_reg[1116]' (FDE) to 'f_gatex/vector_reg[1116]'
INFO: [Synth 8-3886] merging instance 'o_gatex/vector_reg[1117]' (FDE) to 'f_gatex/vector_reg[1117]'
INFO: [Synth 8-3886] merging instance 'o_gatex/vector_reg[1118]' (FDE) to 'f_gatex/vector_reg[1118]'
INFO: [Synth 8-3886] merging instance 'o_gatex/vector_reg[1112]' (FDE) to 'f_gatex/vector_reg[1112]'
INFO: [Synth 8-3886] merging instance 'o_gatex/vector_reg[1113]' (FDE) to 'f_gatex/vector_reg[1113]'
INFO: [Synth 8-3886] merging instance 'o_gatex/vector_reg[1114]' (FDE) to 'f_gatex/vector_reg[1114]'
INFO: [Synth 8-3886] merging instance 'o_gatex/vector_reg[1115]' (FDE) to 'f_gatex/vector_reg[1115]'
INFO: [Synth 8-3886] merging instance 'o_gatex/vector_reg[1076]' (FDE) to 'f_gatex/vector_reg[1076]'
INFO: [Synth 8-3886] merging instance 'o_gatex/vector_reg[1077]' (FDE) to 'f_gatex/vector_reg[1077]'
INFO: [Synth 8-3886] merging instance 'o_gatex/vector_reg[1078]' (FDE) to 'f_gatex/vector_reg[1078]'
INFO: [Synth 8-3886] merging instance 'o_gatex/vector_reg[1079]' (FDE) to 'f_gatex/vector_reg[1079]'
INFO: [Synth 8-3886] merging instance 'o_gatex/vector_reg[1084]' (FDE) to 'f_gatex/vector_reg[1084]'
INFO: [Synth 8-3886] merging instance 'o_gatex/vector_reg[1085]' (FDE) to 'f_gatex/vector_reg[1085]'
INFO: [Synth 8-3886] merging instance 'o_gatex/vector_reg[1086]' (FDE) to 'f_gatex/vector_reg[1086]'
INFO: [Synth 8-3886] merging instance 'o_gatex/vector_reg[1080]' (FDE) to 'f_gatex/vector_reg[1080]'
INFO: [Synth 8-3886] merging instance 'o_gatex/vector_reg[1081]' (FDE) to 'f_gatex/vector_reg[1081]'
INFO: [Synth 8-3886] merging instance 'o_gatex/vector_reg[1082]' (FDE) to 'f_gatex/vector_reg[1082]'
INFO: [Synth 8-3886] merging instance 'o_gatex/vector_reg[1083]' (FDE) to 'f_gatex/vector_reg[1083]'
INFO: [Synth 8-3886] merging instance 'o_gatex/vector_reg[116]' (FDE) to 'f_gatex/vector_reg[116]'
INFO: [Synth 8-3886] merging instance 'o_gatex/vector_reg[117]' (FDE) to 'f_gatex/vector_reg[117]'
INFO: [Synth 8-3886] merging instance 'o_gatex/vector_reg[118]' (FDE) to 'f_gatex/vector_reg[118]'
INFO: [Synth 8-3886] merging instance 'o_gatex/vector_reg[119]' (FDE) to 'f_gatex/vector_reg[119]'
INFO: [Synth 8-3886] merging instance 'o_gatex/vector_reg[124]' (FDE) to 'f_gatex/vector_reg[124]'
INFO: [Synth 8-3886] merging instance 'o_gatex/vector_reg[125]' (FDE) to 'f_gatex/vector_reg[125]'
INFO: [Synth 8-3886] merging instance 'o_gatex/vector_reg[126]' (FDE) to 'f_gatex/vector_reg[126]'
INFO: [Synth 8-3886] merging instance 'o_gatex/vector_reg[120]' (FDE) to 'f_gatex/vector_reg[120]'
INFO: [Synth 8-3886] merging instance 'o_gatex/vector_reg[121]' (FDE) to 'f_gatex/vector_reg[121]'
INFO: [Synth 8-3886] merging instance 'o_gatex/vector_reg[122]' (FDE) to 'f_gatex/vector_reg[122]'
INFO: [Synth 8-3886] merging instance 'o_gatex/vector_reg[123]' (FDE) to 'f_gatex/vector_reg[123]'
INFO: [Synth 8-3886] merging instance 'o_gateh/vector_reg[992]' (FDE) to 'f_gateh/vector_reg[992]'
INFO: [Synth 8-3886] merging instance 'o_gateh/vector_reg[993]' (FDE) to 'f_gateh/vector_reg[993]'
INFO: [Synth 8-3886] merging instance 'o_gateh/vector_reg[994]' (FDE) to 'f_gateh/vector_reg[994]'
INFO: [Synth 8-3886] merging instance 'o_gateh/vector_reg[995]' (FDE) to 'f_gateh/vector_reg[995]'
INFO: [Synth 8-3886] merging instance 'o_gateh/vector_reg[976]' (FDE) to 'f_gateh/vector_reg[976]'
INFO: [Synth 8-3886] merging instance 'o_gateh/vector_reg[977]' (FDE) to 'f_gateh/vector_reg[977]'
INFO: [Common 17-14] Message 'Synth 8-3886' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:01:11 ; elapsed = 00:01:17 . Memory (MB): peak = 2283.078 ; gain = 850.977 ; free physical = 232333 ; free virtual = 301210
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:01:21 ; elapsed = 00:01:27 . Memory (MB): peak = 2283.082 ; gain = 850.980 ; free physical = 232306 ; free virtual = 301183
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:01:23 ; elapsed = 00:01:29 . Memory (MB): peak = 2283.082 ; gain = 850.980 ; free physical = 232328 ; free virtual = 301204
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:01:33 ; elapsed = 00:01:39 . Memory (MB): peak = 2283.082 ; gain = 850.980 ; free physical = 232279 ; free virtual = 301156
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:01:34 ; elapsed = 00:01:40 . Memory (MB): peak = 2283.082 ; gain = 850.980 ; free physical = 232284 ; free virtual = 301161
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:01:35 ; elapsed = 00:01:41 . Memory (MB): peak = 2283.082 ; gain = 850.980 ; free physical = 232285 ; free virtual = 301162
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:01:36 ; elapsed = 00:01:42 . Memory (MB): peak = 2283.082 ; gain = 850.980 ; free physical = 232284 ; free virtual = 301161
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Static Shift Register Report:
+------------+----------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+
|Module Name | RTL Name             | Length | Width | Reset Signal | Pull out first Reg | Pull out last Reg | SRL16E | SRLC32E | 
+------------+----------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+
|lstm_top    | h_elmul/b_ff_reg[12] | 7      | 13    | NO           | NO                 | YES               | 13     | 0       | 
+------------+----------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+

---------------------------------------------------------------------------------
Finished ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+--------+------+
|      |Cell    |Count |
+------+--------+------+
|1     |CARRY4  | 26791|
|2     |DSP48E1 |   242|
|3     |LUT1    | 12890|
|4     |LUT2    | 70590|
|5     |LUT3    | 10769|
|6     |LUT4    | 21761|
|7     |LUT5    | 10862|
|8     |LUT6    | 66747|
|9     |SRL16E  |    13|
|10    |FDRE    | 47134|
|11    |LDC     |     2|
|12    |LDP     |     8|
+------+--------+------+

Report Instance Areas: 
+------+-----------------+----------------+-------+
|      |Instance         |Module          |Cells  |
+------+-----------------+----------------+-------+
|1     |top              |                | 267809|
|2     |  f_gateaddx     |vecmat_add_x_4  |    644|
|3     |    Add_u49      |qadd2_573       |     20|
|4     |    Add_u51      |qadd2_574       |     20|
|5     |    Add_u53      |qadd2_575       |     20|
|6     |    Add_u55      |qadd2_576       |     20|
|7     |    Add_u57      |qadd2_577       |     20|
|8     |    Add_u59      |qadd2_578       |     20|
|9     |    Add_u61      |qadd2_579       |     20|
|10    |    Add_u63      |qadd2_580       |     20|
|11    |    Add_u65      |qadd2_581       |     20|
|12    |    Add_u67      |qadd2_582       |     20|
|13    |    Add_u69      |qadd2_583       |     20|
|14    |    Add_u71      |qadd2_584       |     20|
|15    |    Add_u73      |qadd2_585       |     20|
|16    |    Add_u97      |qadd2_586       |    160|
|17    |  i_gateaddx     |vecmat_add_x_10 |    644|
|18    |    Add_u49      |qadd2_378       |     20|
|19    |    Add_u51      |qadd2_379       |     20|
|20    |    Add_u53      |qadd2_380       |     20|
|21    |    Add_u55      |qadd2_381       |     20|
|22    |    Add_u57      |qadd2_382       |     20|
|23    |    Add_u59      |qadd2_383       |     20|
|24    |    Add_u61      |qadd2_384       |     20|
|25    |    Add_u63      |qadd2_385       |     20|
|26    |    Add_u65      |qadd2_386       |     20|
|27    |    Add_u67      |qadd2_387       |     20|
|28    |    Add_u69      |qadd2_388       |     20|
|29    |    Add_u71      |qadd2_389       |     20|
|30    |    Add_u73      |qadd2_390       |     20|
|31    |    Add_u97      |qadd2_391       |    160|
|32    |  o_gateaddx     |vecmat_add_x_15 |    644|
|33    |    Add_u49      |qadd2_183       |     20|
|34    |    Add_u51      |qadd2_184       |     20|
|35    |    Add_u53      |qadd2_185       |     20|
|36    |    Add_u55      |qadd2_186       |     20|
|37    |    Add_u57      |qadd2_187       |     20|
|38    |    Add_u59      |qadd2_188       |     20|
|39    |    Add_u61      |qadd2_189       |     20|
|40    |    Add_u63      |qadd2_190       |     20|
|41    |    Add_u65      |qadd2_191       |     20|
|42    |    Add_u67      |qadd2_192       |     20|
|43    |    Add_u69      |qadd2_193       |     20|
|44    |    Add_u71      |qadd2_194       |     20|
|45    |    Add_u73      |qadd2_195       |     20|
|46    |    Add_u97      |qadd2_196       |    160|
|47    |  c_gateaddx     |vecmat_add_x    |    644|
|48    |    Add_u49      |qadd2_768       |     20|
|49    |    Add_u51      |qadd2_769       |     20|
|50    |    Add_u53      |qadd2_770       |     20|
|51    |    Add_u55      |qadd2_771       |     20|
|52    |    Add_u57      |qadd2_772       |     20|
|53    |    Add_u59      |qadd2_773       |     20|
|54    |    Add_u61      |qadd2_774       |     20|
|55    |    Add_u63      |qadd2_775       |     20|
|56    |    Add_u65      |qadd2_776       |     20|
|57    |    Add_u67      |qadd2_777       |     20|
|58    |    Add_u69      |qadd2_778       |     20|
|59    |    Add_u71      |qadd2_779       |     20|
|60    |    Add_u73      |qadd2_780       |     20|
|61    |    Add_u97      |qadd2_781       |    160|
|62    |  c_gate_biasadd |qadd2           |     40|
|63    |  cf_gate_add    |qadd2_0         |     20|
|64    |  f_gate_biasadd |qadd2_2         |     40|
|65    |  i_gate_biasadd |qadd2_8         |     40|
|66    |  o_gate_biasadd |qadd2_13        |     40|
|67    |  c_elmul        |signedmul       |    419|
|68    |  c_gateaddh     |vecmat_add_h    |   1532|
|69    |    Add_u1       |qadd2_782       |     60|
|70    |    Add_u11      |qadd2_783       |     60|
|71    |    Add_u13      |qadd2_784       |     60|
|72    |    Add_u15      |qadd2_785       |     60|
|73    |    Add_u17      |qadd2_786       |     60|
|74    |    Add_u19      |qadd2_787       |     60|
|75    |    Add_u21      |qadd2_788       |     60|
|76    |    Add_u23      |qadd2_789       |     60|
|77    |    Add_u25      |qadd2_790       |     60|
|78    |    Add_u27      |qadd2_791       |     60|
|79    |    Add_u29      |qadd2_792       |     60|
|80    |    Add_u3       |qadd2_793       |     60|
|81    |    Add_u31      |qadd2_794       |     60|
|82    |    Add_u5       |qadd2_795       |     60|
|83    |    Add_u61      |qadd2_796       |    300|
|84    |    Add_u7       |qadd2_797       |     60|
|85    |    Add_u9       |qadd2_798       |     60|
|86    |  c_gateh        |vecmat_mul_h    |  36864|
|87    |    mult_u0      |signedmul_704   |    451|
|88    |    mult_u1      |signedmul_705   |    451|
|89    |    mult_u10     |signedmul_706   |    451|
|90    |    mult_u11     |signedmul_707   |    451|
|91    |    mult_u12     |signedmul_708   |    451|
|92    |    mult_u13     |signedmul_709   |    451|
|93    |    mult_u14     |signedmul_710   |    451|
|94    |    mult_u15     |signedmul_711   |    451|
|95    |    mult_u16     |signedmul_712   |    451|
|96    |    mult_u17     |signedmul_713   |    451|
|97    |    mult_u18     |signedmul_714   |    451|
|98    |    mult_u19     |signedmul_715   |    451|
|99    |    mult_u2      |signedmul_716   |    451|
|100   |    mult_u20     |signedmul_717   |    451|
|101   |    mult_u21     |signedmul_718   |    451|
|102   |    mult_u22     |signedmul_719   |    451|
|103   |    mult_u23     |signedmul_720   |    451|
|104   |    mult_u24     |signedmul_721   |    451|
|105   |    mult_u25     |signedmul_722   |    451|
|106   |    mult_u26     |signedmul_723   |    451|
|107   |    mult_u27     |signedmul_724   |    451|
|108   |    mult_u28     |signedmul_725   |    451|
|109   |    mult_u29     |signedmul_726   |    451|
|110   |    mult_u3      |signedmul_727   |    451|
|111   |    mult_u30     |signedmul_728   |    451|
|112   |    mult_u31     |signedmul_729   |    451|
|113   |    mult_u32     |signedmul_730   |    451|
|114   |    mult_u33     |signedmul_731   |    451|
|115   |    mult_u34     |signedmul_732   |    451|
|116   |    mult_u35     |signedmul_733   |    451|
|117   |    mult_u36     |signedmul_734   |    451|
|118   |    mult_u37     |signedmul_735   |    451|
|119   |    mult_u38     |signedmul_736   |    451|
|120   |    mult_u39     |signedmul_737   |    451|
|121   |    mult_u4      |signedmul_738   |    451|
|122   |    mult_u40     |signedmul_739   |    451|
|123   |    mult_u41     |signedmul_740   |    451|
|124   |    mult_u42     |signedmul_741   |    451|
|125   |    mult_u43     |signedmul_742   |    451|
|126   |    mult_u44     |signedmul_743   |    451|
|127   |    mult_u45     |signedmul_744   |    451|
|128   |    mult_u46     |signedmul_745   |    451|
|129   |    mult_u47     |signedmul_746   |    451|
|130   |    mult_u48     |signedmul_747   |    451|
|131   |    mult_u49     |signedmul_748   |    451|
|132   |    mult_u5      |signedmul_749   |    451|
|133   |    mult_u50     |signedmul_750   |    451|
|134   |    mult_u51     |signedmul_751   |    451|
|135   |    mult_u52     |signedmul_752   |    451|
|136   |    mult_u53     |signedmul_753   |    451|
|137   |    mult_u54     |signedmul_754   |    451|
|138   |    mult_u55     |signedmul_755   |    451|
|139   |    mult_u56     |signedmul_756   |    451|
|140   |    mult_u57     |signedmul_757   |    451|
|141   |    mult_u58     |signedmul_758   |    451|
|142   |    mult_u59     |signedmul_759   |    451|
|143   |    mult_u6      |signedmul_760   |    451|
|144   |    mult_u60     |signedmul_761   |    451|
|145   |    mult_u61     |signedmul_762   |    451|
|146   |    mult_u62     |signedmul_763   |    451|
|147   |    mult_u63     |signedmul_764   |    451|
|148   |    mult_u7      |signedmul_765   |    451|
|149   |    mult_u8      |signedmul_766   |    451|
|150   |    mult_u9      |signedmul_767   |    451|
|151   |  c_gatex        |vecmat_mul_x    |  34511|
|152   |    mult_u0      |signedmul_604   |    532|
|153   |    mult_u1      |signedmul_605   |    532|
|154   |    mult_u10     |signedmul_606   |    532|
|155   |    mult_u11     |signedmul_607   |    532|
|156   |    mult_u12     |signedmul_608   |    532|
|157   |    mult_u13     |signedmul_609   |    532|
|158   |    mult_u14     |signedmul_610   |    532|
|159   |    mult_u15     |signedmul_611   |    532|
|160   |    mult_u16     |signedmul_612   |    532|
|161   |    mult_u17     |signedmul_613   |    532|
|162   |    mult_u18     |signedmul_614   |    532|
|163   |    mult_u19     |signedmul_615   |    532|
|164   |    mult_u2      |signedmul_616   |    532|
|165   |    mult_u20     |signedmul_617   |    532|
|166   |    mult_u21     |signedmul_618   |    134|
|167   |    mult_u22     |signedmul_619   |    134|
|168   |    mult_u23     |signedmul_620   |    134|
|169   |    mult_u24     |signedmul_621   |    134|
|170   |    mult_u25     |signedmul_622   |    134|
|171   |    mult_u26     |signedmul_623   |    134|
|172   |    mult_u27     |signedmul_624   |    134|
|173   |    mult_u28     |signedmul_625   |    134|
|174   |    mult_u29     |signedmul_626   |    134|
|175   |    mult_u3      |signedmul_627   |    532|
|176   |    mult_u30     |signedmul_628   |    134|
|177   |    mult_u31     |signedmul_629   |    134|
|178   |    mult_u32     |signedmul_630   |    134|
|179   |    mult_u33     |signedmul_631   |    134|
|180   |    mult_u34     |signedmul_632   |    134|
|181   |    mult_u35     |signedmul_633   |    134|
|182   |    mult_u36     |signedmul_634   |    134|
|183   |    mult_u37     |signedmul_635   |    134|
|184   |    mult_u38     |signedmul_636   |    134|
|185   |    mult_u39     |signedmul_637   |    134|
|186   |    mult_u4      |signedmul_638   |    532|
|187   |    mult_u40     |signedmul_639   |    134|
|188   |    mult_u41     |signedmul_640   |    134|
|189   |    mult_u42     |signedmul_641   |    134|
|190   |    mult_u43     |signedmul_642   |    134|
|191   |    mult_u44     |signedmul_643   |    134|
|192   |    mult_u45     |signedmul_644   |    134|
|193   |    mult_u46     |signedmul_645   |    134|
|194   |    mult_u47     |signedmul_646   |    134|
|195   |    mult_u48     |signedmul_647   |    134|
|196   |    mult_u49     |signedmul_648   |    134|
|197   |    mult_u5      |signedmul_649   |    532|
|198   |    mult_u50     |signedmul_650   |    134|
|199   |    mult_u51     |signedmul_651   |    134|
|200   |    mult_u52     |signedmul_652   |    134|
|201   |    mult_u53     |signedmul_653   |    134|
|202   |    mult_u54     |signedmul_654   |    134|
|203   |    mult_u55     |signedmul_655   |    134|
|204   |    mult_u56     |signedmul_656   |    134|
|205   |    mult_u57     |signedmul_657   |    134|
|206   |    mult_u58     |signedmul_658   |    134|
|207   |    mult_u59     |signedmul_659   |    134|
|208   |    mult_u6      |signedmul_660   |    532|
|209   |    mult_u60     |signedmul_661   |    134|
|210   |    mult_u61     |signedmul_662   |    134|
|211   |    mult_u62     |signedmul_663   |    134|
|212   |    mult_u63     |signedmul_664   |    134|
|213   |    mult_u64     |signedmul_665   |    134|
|214   |    mult_u65     |signedmul_666   |    134|
|215   |    mult_u66     |signedmul_667   |    134|
|216   |    mult_u67     |signedmul_668   |    532|
|217   |    mult_u68     |signedmul_669   |    532|
|218   |    mult_u69     |signedmul_670   |    532|
|219   |    mult_u7      |signedmul_671   |    532|
|220   |    mult_u70     |signedmul_672   |    532|
|221   |    mult_u71     |signedmul_673   |    532|
|222   |    mult_u72     |signedmul_674   |    532|
|223   |    mult_u73     |signedmul_675   |    532|
|224   |    mult_u74     |signedmul_676   |    532|
|225   |    mult_u75     |signedmul_677   |    532|
|226   |    mult_u76     |signedmul_678   |    532|
|227   |    mult_u77     |signedmul_679   |    532|
|228   |    mult_u78     |signedmul_680   |    532|
|229   |    mult_u79     |signedmul_681   |    134|
|230   |    mult_u8      |signedmul_682   |    532|
|231   |    mult_u80     |signedmul_683   |    134|
|232   |    mult_u81     |signedmul_684   |    134|
|233   |    mult_u82     |signedmul_685   |    134|
|234   |    mult_u83     |signedmul_686   |    134|
|235   |    mult_u84     |signedmul_687   |    532|
|236   |    mult_u85     |signedmul_688   |    532|
|237   |    mult_u86     |signedmul_689   |    532|
|238   |    mult_u87     |signedmul_690   |    532|
|239   |    mult_u88     |signedmul_691   |    532|
|240   |    mult_u89     |signedmul_692   |    532|
|241   |    mult_u9      |signedmul_693   |    532|
|242   |    mult_u90     |signedmul_694   |    532|
|243   |    mult_u91     |signedmul_695   |    532|
|244   |    mult_u92     |signedmul_696   |    532|
|245   |    mult_u93     |signedmul_697   |    532|
|246   |    mult_u94     |signedmul_698   |    532|
|247   |    mult_u95     |signedmul_699   |    134|
|248   |    mult_u96     |signedmul_700   |    134|
|249   |    mult_u97     |signedmul_701   |    134|
|250   |    mult_u98     |signedmul_702   |    134|
|251   |    mult_u99     |signedmul_703   |    532|
|252   |  f_elmul        |signedmul_1     |    419|
|253   |  f_gateaddh     |vecmat_add_h_3  |   1532|
|254   |    Add_u1       |qadd2_587       |     60|
|255   |    Add_u11      |qadd2_588       |     60|
|256   |    Add_u13      |qadd2_589       |     60|
|257   |    Add_u15      |qadd2_590       |     60|
|258   |    Add_u17      |qadd2_591       |     60|
|259   |    Add_u19      |qadd2_592       |     60|
|260   |    Add_u21      |qadd2_593       |     60|
|261   |    Add_u23      |qadd2_594       |     60|
|262   |    Add_u25      |qadd2_595       |     60|
|263   |    Add_u27      |qadd2_596       |     60|
|264   |    Add_u29      |qadd2_597       |     60|
|265   |    Add_u3       |qadd2_598       |     60|
|266   |    Add_u31      |qadd2_599       |     60|
|267   |    Add_u5       |qadd2_600       |     60|
|268   |    Add_u61      |qadd2_601       |    300|
|269   |    Add_u7       |qadd2_602       |     60|
|270   |    Add_u9       |qadd2_603       |     60|
|271   |  f_gateh        |vecmat_mul_h_5  |  30848|
|272   |    mult_u0      |signedmul_509   |    373|
|273   |    mult_u1      |signedmul_510   |    373|
|274   |    mult_u10     |signedmul_511   |    373|
|275   |    mult_u11     |signedmul_512   |    373|
|276   |    mult_u12     |signedmul_513   |    373|
|277   |    mult_u13     |signedmul_514   |    373|
|278   |    mult_u14     |signedmul_515   |    373|
|279   |    mult_u15     |signedmul_516   |    373|
|280   |    mult_u16     |signedmul_517   |    373|
|281   |    mult_u17     |signedmul_518   |    373|
|282   |    mult_u18     |signedmul_519   |    373|
|283   |    mult_u19     |signedmul_520   |    373|
|284   |    mult_u2      |signedmul_521   |    373|
|285   |    mult_u20     |signedmul_522   |    373|
|286   |    mult_u21     |signedmul_523   |    373|
|287   |    mult_u22     |signedmul_524   |    373|
|288   |    mult_u23     |signedmul_525   |    373|
|289   |    mult_u24     |signedmul_526   |    373|
|290   |    mult_u25     |signedmul_527   |    373|
|291   |    mult_u26     |signedmul_528   |    373|
|292   |    mult_u27     |signedmul_529   |    373|
|293   |    mult_u28     |signedmul_530   |    373|
|294   |    mult_u29     |signedmul_531   |    373|
|295   |    mult_u3      |signedmul_532   |    373|
|296   |    mult_u30     |signedmul_533   |    373|
|297   |    mult_u31     |signedmul_534   |    373|
|298   |    mult_u32     |signedmul_535   |    373|
|299   |    mult_u33     |signedmul_536   |    373|
|300   |    mult_u34     |signedmul_537   |    373|
|301   |    mult_u35     |signedmul_538   |    373|
|302   |    mult_u36     |signedmul_539   |    373|
|303   |    mult_u37     |signedmul_540   |    373|
|304   |    mult_u38     |signedmul_541   |    373|
|305   |    mult_u39     |signedmul_542   |    373|
|306   |    mult_u4      |signedmul_543   |    373|
|307   |    mult_u40     |signedmul_544   |    373|
|308   |    mult_u41     |signedmul_545   |    373|
|309   |    mult_u42     |signedmul_546   |    373|
|310   |    mult_u43     |signedmul_547   |    373|
|311   |    mult_u44     |signedmul_548   |    373|
|312   |    mult_u45     |signedmul_549   |    373|
|313   |    mult_u46     |signedmul_550   |    373|
|314   |    mult_u47     |signedmul_551   |    373|
|315   |    mult_u48     |signedmul_552   |    373|
|316   |    mult_u49     |signedmul_553   |    373|
|317   |    mult_u5      |signedmul_554   |    373|
|318   |    mult_u50     |signedmul_555   |    373|
|319   |    mult_u51     |signedmul_556   |    373|
|320   |    mult_u52     |signedmul_557   |    373|
|321   |    mult_u53     |signedmul_558   |    373|
|322   |    mult_u54     |signedmul_559   |    373|
|323   |    mult_u55     |signedmul_560   |    373|
|324   |    mult_u56     |signedmul_561   |    373|
|325   |    mult_u57     |signedmul_562   |    373|
|326   |    mult_u58     |signedmul_563   |    373|
|327   |    mult_u59     |signedmul_564   |    373|
|328   |    mult_u6      |signedmul_565   |    373|
|329   |    mult_u60     |signedmul_566   |    373|
|330   |    mult_u61     |signedmul_567   |    373|
|331   |    mult_u62     |signedmul_568   |    373|
|332   |    mult_u63     |signedmul_569   |    373|
|333   |    mult_u7      |signedmul_570   |    373|
|334   |    mult_u8      |signedmul_571   |    373|
|335   |    mult_u9      |signedmul_572   |    373|
|336   |  f_gatex        |vecmat_mul_x_6  |  16354|
|337   |    mult_u0      |signedmul_409   |     56|
|338   |    mult_u1      |signedmul_410   |     56|
|339   |    mult_u10     |signedmul_411   |     56|
|340   |    mult_u11     |signedmul_412   |     56|
|341   |    mult_u12     |signedmul_413   |     56|
|342   |    mult_u13     |signedmul_414   |     56|
|343   |    mult_u14     |signedmul_415   |     56|
|344   |    mult_u15     |signedmul_416   |     56|
|345   |    mult_u16     |signedmul_417   |     56|
|346   |    mult_u17     |signedmul_418   |     56|
|347   |    mult_u18     |signedmul_419   |     56|
|348   |    mult_u19     |signedmul_420   |     56|
|349   |    mult_u2      |signedmul_421   |     56|
|350   |    mult_u20     |signedmul_422   |     56|
|351   |    mult_u21     |signedmul_423   |     56|
|352   |    mult_u22     |signedmul_424   |     56|
|353   |    mult_u23     |signedmul_425   |     56|
|354   |    mult_u24     |signedmul_426   |     56|
|355   |    mult_u25     |signedmul_427   |     56|
|356   |    mult_u26     |signedmul_428   |     56|
|357   |    mult_u27     |signedmul_429   |     56|
|358   |    mult_u28     |signedmul_430   |     56|
|359   |    mult_u29     |signedmul_431   |     56|
|360   |    mult_u3      |signedmul_432   |     56|
|361   |    mult_u30     |signedmul_433   |     56|
|362   |    mult_u31     |signedmul_434   |     56|
|363   |    mult_u32     |signedmul_435   |     56|
|364   |    mult_u33     |signedmul_436   |     56|
|365   |    mult_u34     |signedmul_437   |     56|
|366   |    mult_u35     |signedmul_438   |     56|
|367   |    mult_u36     |signedmul_439   |     56|
|368   |    mult_u37     |signedmul_440   |     56|
|369   |    mult_u38     |signedmul_441   |     56|
|370   |    mult_u39     |signedmul_442   |     56|
|371   |    mult_u4      |signedmul_443   |     56|
|372   |    mult_u40     |signedmul_444   |     56|
|373   |    mult_u41     |signedmul_445   |     56|
|374   |    mult_u42     |signedmul_446   |     56|
|375   |    mult_u43     |signedmul_447   |     56|
|376   |    mult_u44     |signedmul_448   |     56|
|377   |    mult_u45     |signedmul_449   |     56|
|378   |    mult_u46     |signedmul_450   |     56|
|379   |    mult_u47     |signedmul_451   |     56|
|380   |    mult_u48     |signedmul_452   |     56|
|381   |    mult_u49     |signedmul_453   |     56|
|382   |    mult_u5      |signedmul_454   |     56|
|383   |    mult_u50     |signedmul_455   |     56|
|384   |    mult_u51     |signedmul_456   |     56|
|385   |    mult_u52     |signedmul_457   |     56|
|386   |    mult_u53     |signedmul_458   |     56|
|387   |    mult_u54     |signedmul_459   |     56|
|388   |    mult_u55     |signedmul_460   |     56|
|389   |    mult_u56     |signedmul_461   |     56|
|390   |    mult_u57     |signedmul_462   |     56|
|391   |    mult_u58     |signedmul_463   |     56|
|392   |    mult_u59     |signedmul_464   |     56|
|393   |    mult_u6      |signedmul_465   |     56|
|394   |    mult_u60     |signedmul_466   |     56|
|395   |    mult_u61     |signedmul_467   |     56|
|396   |    mult_u62     |signedmul_468   |     56|
|397   |    mult_u63     |signedmul_469   |     56|
|398   |    mult_u64     |signedmul_470   |     56|
|399   |    mult_u65     |signedmul_471   |     56|
|400   |    mult_u66     |signedmul_472   |     56|
|401   |    mult_u67     |signedmul_473   |    454|
|402   |    mult_u68     |signedmul_474   |    454|
|403   |    mult_u69     |signedmul_475   |    454|
|404   |    mult_u7      |signedmul_476   |     56|
|405   |    mult_u70     |signedmul_477   |    454|
|406   |    mult_u71     |signedmul_478   |    454|
|407   |    mult_u72     |signedmul_479   |    454|
|408   |    mult_u73     |signedmul_480   |    454|
|409   |    mult_u74     |signedmul_481   |    454|
|410   |    mult_u75     |signedmul_482   |    454|
|411   |    mult_u76     |signedmul_483   |    454|
|412   |    mult_u77     |signedmul_484   |    454|
|413   |    mult_u78     |signedmul_485   |    454|
|414   |    mult_u79     |signedmul_486   |     56|
|415   |    mult_u8      |signedmul_487   |     56|
|416   |    mult_u80     |signedmul_488   |     56|
|417   |    mult_u81     |signedmul_489   |     56|
|418   |    mult_u82     |signedmul_490   |     56|
|419   |    mult_u83     |signedmul_491   |     56|
|420   |    mult_u84     |signedmul_492   |    454|
|421   |    mult_u85     |signedmul_493   |    454|
|422   |    mult_u86     |signedmul_494   |    454|
|423   |    mult_u87     |signedmul_495   |    454|
|424   |    mult_u88     |signedmul_496   |    454|
|425   |    mult_u89     |signedmul_497   |    454|
|426   |    mult_u9      |signedmul_498   |     56|
|427   |    mult_u90     |signedmul_499   |    454|
|428   |    mult_u91     |signedmul_500   |    454|
|429   |    mult_u92     |signedmul_501   |    454|
|430   |    mult_u93     |signedmul_502   |    454|
|431   |    mult_u94     |signedmul_503   |    454|
|432   |    mult_u95     |signedmul_504   |     56|
|433   |    mult_u96     |signedmul_505   |     56|
|434   |    mult_u97     |signedmul_506   |     56|
|435   |    mult_u98     |signedmul_507   |     56|
|436   |    mult_u99     |signedmul_508   |     56|
|437   |  h_elmul        |signedmul_7     |    419|
|438   |  i_gateaddh     |vecmat_add_h_9  |   1532|
|439   |    Add_u1       |qadd2_392       |     60|
|440   |    Add_u11      |qadd2_393       |     60|
|441   |    Add_u13      |qadd2_394       |     60|
|442   |    Add_u15      |qadd2_395       |     60|
|443   |    Add_u17      |qadd2_396       |     60|
|444   |    Add_u19      |qadd2_397       |     60|
|445   |    Add_u21      |qadd2_398       |     60|
|446   |    Add_u23      |qadd2_399       |     60|
|447   |    Add_u25      |qadd2_400       |     60|
|448   |    Add_u27      |qadd2_401       |     60|
|449   |    Add_u29      |qadd2_402       |     60|
|450   |    Add_u3       |qadd2_403       |     60|
|451   |    Add_u31      |qadd2_404       |     60|
|452   |    Add_u5       |qadd2_405       |     60|
|453   |    Add_u61      |qadd2_406       |    300|
|454   |    Add_u7       |qadd2_407       |     60|
|455   |    Add_u9       |qadd2_408       |     60|
|456   |  i_gateh        |vecmat_mul_h_11 |  30848|
|457   |    mult_u0      |signedmul_314   |    373|
|458   |    mult_u1      |signedmul_315   |    373|
|459   |    mult_u10     |signedmul_316   |    373|
|460   |    mult_u11     |signedmul_317   |    373|
|461   |    mult_u12     |signedmul_318   |    373|
|462   |    mult_u13     |signedmul_319   |    373|
|463   |    mult_u14     |signedmul_320   |    373|
|464   |    mult_u15     |signedmul_321   |    373|
|465   |    mult_u16     |signedmul_322   |    373|
|466   |    mult_u17     |signedmul_323   |    373|
|467   |    mult_u18     |signedmul_324   |    373|
|468   |    mult_u19     |signedmul_325   |    373|
|469   |    mult_u2      |signedmul_326   |    373|
|470   |    mult_u20     |signedmul_327   |    373|
|471   |    mult_u21     |signedmul_328   |    373|
|472   |    mult_u22     |signedmul_329   |    373|
|473   |    mult_u23     |signedmul_330   |    373|
|474   |    mult_u24     |signedmul_331   |    373|
|475   |    mult_u25     |signedmul_332   |    373|
|476   |    mult_u26     |signedmul_333   |    373|
|477   |    mult_u27     |signedmul_334   |    373|
|478   |    mult_u28     |signedmul_335   |    373|
|479   |    mult_u29     |signedmul_336   |    373|
|480   |    mult_u3      |signedmul_337   |    373|
|481   |    mult_u30     |signedmul_338   |    373|
|482   |    mult_u31     |signedmul_339   |    373|
|483   |    mult_u32     |signedmul_340   |    373|
|484   |    mult_u33     |signedmul_341   |    373|
|485   |    mult_u34     |signedmul_342   |    373|
|486   |    mult_u35     |signedmul_343   |    373|
|487   |    mult_u36     |signedmul_344   |    373|
|488   |    mult_u37     |signedmul_345   |    373|
|489   |    mult_u38     |signedmul_346   |    373|
|490   |    mult_u39     |signedmul_347   |    373|
|491   |    mult_u4      |signedmul_348   |    373|
|492   |    mult_u40     |signedmul_349   |    373|
|493   |    mult_u41     |signedmul_350   |    373|
|494   |    mult_u42     |signedmul_351   |    373|
|495   |    mult_u43     |signedmul_352   |    373|
|496   |    mult_u44     |signedmul_353   |    373|
|497   |    mult_u45     |signedmul_354   |    373|
|498   |    mult_u46     |signedmul_355   |    373|
|499   |    mult_u47     |signedmul_356   |    373|
|500   |    mult_u48     |signedmul_357   |    373|
|501   |    mult_u49     |signedmul_358   |    373|
|502   |    mult_u5      |signedmul_359   |    373|
|503   |    mult_u50     |signedmul_360   |    373|
|504   |    mult_u51     |signedmul_361   |    373|
|505   |    mult_u52     |signedmul_362   |    373|
|506   |    mult_u53     |signedmul_363   |    373|
|507   |    mult_u54     |signedmul_364   |    373|
|508   |    mult_u55     |signedmul_365   |    373|
|509   |    mult_u56     |signedmul_366   |    373|
|510   |    mult_u57     |signedmul_367   |    373|
|511   |    mult_u58     |signedmul_368   |    373|
|512   |    mult_u59     |signedmul_369   |    373|
|513   |    mult_u6      |signedmul_370   |    373|
|514   |    mult_u60     |signedmul_371   |    373|
|515   |    mult_u61     |signedmul_372   |    373|
|516   |    mult_u62     |signedmul_373   |    373|
|517   |    mult_u63     |signedmul_374   |    373|
|518   |    mult_u7      |signedmul_375   |    373|
|519   |    mult_u8      |signedmul_376   |    373|
|520   |    mult_u9      |signedmul_377   |    373|
|521   |  i_gatex        |vecmat_mul_x_12 |  25110|
|522   |    mult_u0      |signedmul_214   |    454|
|523   |    mult_u1      |signedmul_215   |    454|
|524   |    mult_u10     |signedmul_216   |    454|
|525   |    mult_u11     |signedmul_217   |    454|
|526   |    mult_u12     |signedmul_218   |    454|
|527   |    mult_u13     |signedmul_219   |    454|
|528   |    mult_u14     |signedmul_220   |    454|
|529   |    mult_u15     |signedmul_221   |    454|
|530   |    mult_u16     |signedmul_222   |    454|
|531   |    mult_u17     |signedmul_223   |    454|
|532   |    mult_u18     |signedmul_224   |    454|
|533   |    mult_u19     |signedmul_225   |    454|
|534   |    mult_u2      |signedmul_226   |    454|
|535   |    mult_u20     |signedmul_227   |    454|
|536   |    mult_u21     |signedmul_228   |     56|
|537   |    mult_u22     |signedmul_229   |     56|
|538   |    mult_u23     |signedmul_230   |     56|
|539   |    mult_u24     |signedmul_231   |     56|
|540   |    mult_u25     |signedmul_232   |     56|
|541   |    mult_u26     |signedmul_233   |     56|
|542   |    mult_u27     |signedmul_234   |     56|
|543   |    mult_u28     |signedmul_235   |     56|
|544   |    mult_u29     |signedmul_236   |     56|
|545   |    mult_u3      |signedmul_237   |    454|
|546   |    mult_u30     |signedmul_238   |     56|
|547   |    mult_u31     |signedmul_239   |     56|
|548   |    mult_u32     |signedmul_240   |     56|
|549   |    mult_u33     |signedmul_241   |     56|
|550   |    mult_u34     |signedmul_242   |     56|
|551   |    mult_u35     |signedmul_243   |     56|
|552   |    mult_u36     |signedmul_244   |     56|
|553   |    mult_u37     |signedmul_245   |     56|
|554   |    mult_u38     |signedmul_246   |     56|
|555   |    mult_u39     |signedmul_247   |     56|
|556   |    mult_u4      |signedmul_248   |    454|
|557   |    mult_u40     |signedmul_249   |     56|
|558   |    mult_u41     |signedmul_250   |     56|
|559   |    mult_u42     |signedmul_251   |     56|
|560   |    mult_u43     |signedmul_252   |     56|
|561   |    mult_u44     |signedmul_253   |     56|
|562   |    mult_u45     |signedmul_254   |     56|
|563   |    mult_u46     |signedmul_255   |     56|
|564   |    mult_u47     |signedmul_256   |     56|
|565   |    mult_u48     |signedmul_257   |     56|
|566   |    mult_u49     |signedmul_258   |     56|
|567   |    mult_u5      |signedmul_259   |    454|
|568   |    mult_u50     |signedmul_260   |     56|
|569   |    mult_u51     |signedmul_261   |     56|
|570   |    mult_u52     |signedmul_262   |     56|
|571   |    mult_u53     |signedmul_263   |     56|
|572   |    mult_u54     |signedmul_264   |     56|
|573   |    mult_u55     |signedmul_265   |     56|
|574   |    mult_u56     |signedmul_266   |     56|
|575   |    mult_u57     |signedmul_267   |     56|
|576   |    mult_u58     |signedmul_268   |     56|
|577   |    mult_u59     |signedmul_269   |     56|
|578   |    mult_u6      |signedmul_270   |    454|
|579   |    mult_u60     |signedmul_271   |     56|
|580   |    mult_u61     |signedmul_272   |     56|
|581   |    mult_u62     |signedmul_273   |     56|
|582   |    mult_u63     |signedmul_274   |     56|
|583   |    mult_u64     |signedmul_275   |     56|
|584   |    mult_u65     |signedmul_276   |     56|
|585   |    mult_u66     |signedmul_277   |     56|
|586   |    mult_u67     |signedmul_278   |    454|
|587   |    mult_u68     |signedmul_279   |    454|
|588   |    mult_u69     |signedmul_280   |    454|
|589   |    mult_u7      |signedmul_281   |    454|
|590   |    mult_u70     |signedmul_282   |    454|
|591   |    mult_u71     |signedmul_283   |    454|
|592   |    mult_u72     |signedmul_284   |    454|
|593   |    mult_u73     |signedmul_285   |    454|
|594   |    mult_u74     |signedmul_286   |    454|
|595   |    mult_u75     |signedmul_287   |    454|
|596   |    mult_u76     |signedmul_288   |    454|
|597   |    mult_u77     |signedmul_289   |    454|
|598   |    mult_u78     |signedmul_290   |    454|
|599   |    mult_u79     |signedmul_291   |     56|
|600   |    mult_u8      |signedmul_292   |    454|
|601   |    mult_u80     |signedmul_293   |     56|
|602   |    mult_u81     |signedmul_294   |     56|
|603   |    mult_u82     |signedmul_295   |     56|
|604   |    mult_u83     |signedmul_296   |     56|
|605   |    mult_u84     |signedmul_297   |    454|
|606   |    mult_u85     |signedmul_298   |    454|
|607   |    mult_u86     |signedmul_299   |    454|
|608   |    mult_u87     |signedmul_300   |    454|
|609   |    mult_u88     |signedmul_301   |    454|
|610   |    mult_u89     |signedmul_302   |    454|
|611   |    mult_u9      |signedmul_303   |    454|
|612   |    mult_u90     |signedmul_304   |    454|
|613   |    mult_u91     |signedmul_305   |    454|
|614   |    mult_u92     |signedmul_306   |    454|
|615   |    mult_u93     |signedmul_307   |    454|
|616   |    mult_u94     |signedmul_308   |    454|
|617   |    mult_u95     |signedmul_309   |     56|
|618   |    mult_u96     |signedmul_310   |     56|
|619   |    mult_u97     |signedmul_311   |     56|
|620   |    mult_u98     |signedmul_312   |     56|
|621   |    mult_u99     |signedmul_313   |    454|
|622   |  o_gateaddh     |vecmat_add_h_14 |   1532|
|623   |    Add_u1       |qadd2_197       |     60|
|624   |    Add_u11      |qadd2_198       |     60|
|625   |    Add_u13      |qadd2_199       |     60|
|626   |    Add_u15      |qadd2_200       |     60|
|627   |    Add_u17      |qadd2_201       |     60|
|628   |    Add_u19      |qadd2_202       |     60|
|629   |    Add_u21      |qadd2_203       |     60|
|630   |    Add_u23      |qadd2_204       |     60|
|631   |    Add_u25      |qadd2_205       |     60|
|632   |    Add_u27      |qadd2_206       |     60|
|633   |    Add_u29      |qadd2_207       |     60|
|634   |    Add_u3       |qadd2_208       |     60|
|635   |    Add_u31      |qadd2_209       |     60|
|636   |    Add_u5       |qadd2_210       |     60|
|637   |    Add_u61      |qadd2_211       |    300|
|638   |    Add_u7       |qadd2_212       |     60|
|639   |    Add_u9       |qadd2_213       |     60|
|640   |  o_gateh        |vecmat_mul_h_16 |  30848|
|641   |    mult_u0      |signedmul_119   |    373|
|642   |    mult_u1      |signedmul_120   |    373|
|643   |    mult_u10     |signedmul_121   |    373|
|644   |    mult_u11     |signedmul_122   |    373|
|645   |    mult_u12     |signedmul_123   |    373|
|646   |    mult_u13     |signedmul_124   |    373|
|647   |    mult_u14     |signedmul_125   |    373|
|648   |    mult_u15     |signedmul_126   |    373|
|649   |    mult_u16     |signedmul_127   |    373|
|650   |    mult_u17     |signedmul_128   |    373|
|651   |    mult_u18     |signedmul_129   |    373|
|652   |    mult_u19     |signedmul_130   |    373|
|653   |    mult_u2      |signedmul_131   |    373|
|654   |    mult_u20     |signedmul_132   |    373|
|655   |    mult_u21     |signedmul_133   |    373|
|656   |    mult_u22     |signedmul_134   |    373|
|657   |    mult_u23     |signedmul_135   |    373|
|658   |    mult_u24     |signedmul_136   |    373|
|659   |    mult_u25     |signedmul_137   |    373|
|660   |    mult_u26     |signedmul_138   |    373|
|661   |    mult_u27     |signedmul_139   |    373|
|662   |    mult_u28     |signedmul_140   |    373|
|663   |    mult_u29     |signedmul_141   |    373|
|664   |    mult_u3      |signedmul_142   |    373|
|665   |    mult_u30     |signedmul_143   |    373|
|666   |    mult_u31     |signedmul_144   |    373|
|667   |    mult_u32     |signedmul_145   |    373|
|668   |    mult_u33     |signedmul_146   |    373|
|669   |    mult_u34     |signedmul_147   |    373|
|670   |    mult_u35     |signedmul_148   |    373|
|671   |    mult_u36     |signedmul_149   |    373|
|672   |    mult_u37     |signedmul_150   |    373|
|673   |    mult_u38     |signedmul_151   |    373|
|674   |    mult_u39     |signedmul_152   |    373|
|675   |    mult_u4      |signedmul_153   |    373|
|676   |    mult_u40     |signedmul_154   |    373|
|677   |    mult_u41     |signedmul_155   |    373|
|678   |    mult_u42     |signedmul_156   |    373|
|679   |    mult_u43     |signedmul_157   |    373|
|680   |    mult_u44     |signedmul_158   |    373|
|681   |    mult_u45     |signedmul_159   |    373|
|682   |    mult_u46     |signedmul_160   |    373|
|683   |    mult_u47     |signedmul_161   |    373|
|684   |    mult_u48     |signedmul_162   |    373|
|685   |    mult_u49     |signedmul_163   |    373|
|686   |    mult_u5      |signedmul_164   |    373|
|687   |    mult_u50     |signedmul_165   |    373|
|688   |    mult_u51     |signedmul_166   |    373|
|689   |    mult_u52     |signedmul_167   |    373|
|690   |    mult_u53     |signedmul_168   |    373|
|691   |    mult_u54     |signedmul_169   |    373|
|692   |    mult_u55     |signedmul_170   |    373|
|693   |    mult_u56     |signedmul_171   |    373|
|694   |    mult_u57     |signedmul_172   |    373|
|695   |    mult_u58     |signedmul_173   |    373|
|696   |    mult_u59     |signedmul_174   |    373|
|697   |    mult_u6      |signedmul_175   |    373|
|698   |    mult_u60     |signedmul_176   |    373|
|699   |    mult_u61     |signedmul_177   |    373|
|700   |    mult_u62     |signedmul_178   |    373|
|701   |    mult_u63     |signedmul_179   |    373|
|702   |    mult_u7      |signedmul_180   |    373|
|703   |    mult_u8      |signedmul_181   |    373|
|704   |    mult_u9      |signedmul_182   |    373|
|705   |  o_gatex        |vecmat_mul_x_17 |  25110|
|706   |    mult_u0      |signedmul_19    |    454|
|707   |    mult_u1      |signedmul_20    |    454|
|708   |    mult_u10     |signedmul_21    |    454|
|709   |    mult_u11     |signedmul_22    |    454|
|710   |    mult_u12     |signedmul_23    |    454|
|711   |    mult_u13     |signedmul_24    |    454|
|712   |    mult_u14     |signedmul_25    |    454|
|713   |    mult_u15     |signedmul_26    |    454|
|714   |    mult_u16     |signedmul_27    |    454|
|715   |    mult_u17     |signedmul_28    |    454|
|716   |    mult_u18     |signedmul_29    |    454|
|717   |    mult_u19     |signedmul_30    |    454|
|718   |    mult_u2      |signedmul_31    |    454|
|719   |    mult_u20     |signedmul_32    |    454|
|720   |    mult_u21     |signedmul_33    |     56|
|721   |    mult_u22     |signedmul_34    |     56|
|722   |    mult_u23     |signedmul_35    |     56|
|723   |    mult_u24     |signedmul_36    |     56|
|724   |    mult_u25     |signedmul_37    |     56|
|725   |    mult_u26     |signedmul_38    |     56|
|726   |    mult_u27     |signedmul_39    |     56|
|727   |    mult_u28     |signedmul_40    |     56|
|728   |    mult_u29     |signedmul_41    |     56|
|729   |    mult_u3      |signedmul_42    |    454|
|730   |    mult_u30     |signedmul_43    |     56|
|731   |    mult_u31     |signedmul_44    |     56|
|732   |    mult_u32     |signedmul_45    |     56|
|733   |    mult_u33     |signedmul_46    |     56|
|734   |    mult_u34     |signedmul_47    |     56|
|735   |    mult_u35     |signedmul_48    |     56|
|736   |    mult_u36     |signedmul_49    |     56|
|737   |    mult_u37     |signedmul_50    |     56|
|738   |    mult_u38     |signedmul_51    |     56|
|739   |    mult_u39     |signedmul_52    |     56|
|740   |    mult_u4      |signedmul_53    |    454|
|741   |    mult_u40     |signedmul_54    |     56|
|742   |    mult_u41     |signedmul_55    |     56|
|743   |    mult_u42     |signedmul_56    |     56|
|744   |    mult_u43     |signedmul_57    |     56|
|745   |    mult_u44     |signedmul_58    |     56|
|746   |    mult_u45     |signedmul_59    |     56|
|747   |    mult_u46     |signedmul_60    |     56|
|748   |    mult_u47     |signedmul_61    |     56|
|749   |    mult_u48     |signedmul_62    |     56|
|750   |    mult_u49     |signedmul_63    |     56|
|751   |    mult_u5      |signedmul_64    |    454|
|752   |    mult_u50     |signedmul_65    |     56|
|753   |    mult_u51     |signedmul_66    |     56|
|754   |    mult_u52     |signedmul_67    |     56|
|755   |    mult_u53     |signedmul_68    |     56|
|756   |    mult_u54     |signedmul_69    |     56|
|757   |    mult_u55     |signedmul_70    |     56|
|758   |    mult_u56     |signedmul_71    |     56|
|759   |    mult_u57     |signedmul_72    |     56|
|760   |    mult_u58     |signedmul_73    |     56|
|761   |    mult_u59     |signedmul_74    |     56|
|762   |    mult_u6      |signedmul_75    |    454|
|763   |    mult_u60     |signedmul_76    |     56|
|764   |    mult_u61     |signedmul_77    |     56|
|765   |    mult_u62     |signedmul_78    |     56|
|766   |    mult_u63     |signedmul_79    |     56|
|767   |    mult_u64     |signedmul_80    |     56|
|768   |    mult_u65     |signedmul_81    |     56|
|769   |    mult_u66     |signedmul_82    |     56|
|770   |    mult_u67     |signedmul_83    |    454|
|771   |    mult_u68     |signedmul_84    |    454|
|772   |    mult_u69     |signedmul_85    |    454|
|773   |    mult_u7      |signedmul_86    |    454|
|774   |    mult_u70     |signedmul_87    |    454|
|775   |    mult_u71     |signedmul_88    |    454|
|776   |    mult_u72     |signedmul_89    |    454|
|777   |    mult_u73     |signedmul_90    |    454|
|778   |    mult_u74     |signedmul_91    |    454|
|779   |    mult_u75     |signedmul_92    |    454|
|780   |    mult_u76     |signedmul_93    |    454|
|781   |    mult_u77     |signedmul_94    |    454|
|782   |    mult_u78     |signedmul_95    |    454|
|783   |    mult_u79     |signedmul_96    |     56|
|784   |    mult_u8      |signedmul_97    |    454|
|785   |    mult_u80     |signedmul_98    |     56|
|786   |    mult_u81     |signedmul_99    |     56|
|787   |    mult_u82     |signedmul_100   |     56|
|788   |    mult_u83     |signedmul_101   |     56|
|789   |    mult_u84     |signedmul_102   |    454|
|790   |    mult_u85     |signedmul_103   |    454|
|791   |    mult_u86     |signedmul_104   |    454|
|792   |    mult_u87     |signedmul_105   |    454|
|793   |    mult_u88     |signedmul_106   |    454|
|794   |    mult_u89     |signedmul_107   |    454|
|795   |    mult_u9      |signedmul_108   |    454|
|796   |    mult_u90     |signedmul_109   |    454|
|797   |    mult_u91     |signedmul_110   |    454|
|798   |    mult_u92     |signedmul_111   |    454|
|799   |    mult_u93     |signedmul_112   |    454|
|800   |    mult_u94     |signedmul_113   |    454|
|801   |    mult_u95     |signedmul_114   |     56|
|802   |    mult_u96     |signedmul_115   |     56|
|803   |    mult_u97     |signedmul_116   |     56|
|804   |    mult_u98     |signedmul_117   |     56|
|805   |    mult_u99     |signedmul_118   |    454|
|806   |  tan_c1         |tanh            |    122|
|807   |  tan_c2         |tanh_18         |    122|
+------+-----------------+----------------+-------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:01:36 ; elapsed = 00:01:42 . Memory (MB): peak = 2283.082 ; gain = 850.980 ; free physical = 232284 ; free virtual = 301161
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 10 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:01:36 ; elapsed = 00:01:42 . Memory (MB): peak = 2283.082 ; gain = 850.980 ; free physical = 232284 ; free virtual = 301161
Synthesis Optimization Complete : Time (s): cpu = 00:01:36 ; elapsed = 00:01:42 . Memory (MB): peak = 2283.086 ; gain = 850.980 ; free physical = 232295 ; free virtual = 301172
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 27043 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00.04 ; elapsed = 00:00:00.04 . Memory (MB): peak = 2486.867 ; gain = 0.000 ; free physical = 231885 ; free virtual = 300762
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 10 instances were transformed.
  LDC => LDCE: 2 instances
  LDP => LDPE: 8 instances

INFO: [Common 17-83] Releasing license: Synthesis
166 Infos, 10 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:02:10 ; elapsed = 00:02:14 . Memory (MB): peak = 2486.867 ; gain = 1054.863 ; free physical = 232061 ; free virtual = 300939
# set_units -power mW
INFO: [Timing 38-35] Done setting XDC timing constraints.
WARNING: [Power 33-232] No user defined clocks were found in the design!
Resolution: Please specify clocks using create_clock/create_generated_clock for sequential elements. For pure combinatorial circuits, please specify a virtual clock, otherwise the vectorless estimation might be inaccurate
set_units: Time (s): cpu = 00:00:55 ; elapsed = 00:00:20 . Memory (MB): peak = 3294.539 ; gain = 807.672 ; free physical = 231244 ; free virtual = 300122
# create_clock -period 10.000 -name clk -waveform {0.000 5.000} [get_ports clk]
# write_checkpoint -force $outputDir/post_synth
Netlist sorting complete. Time (s): cpu = 00:00:00.04 ; elapsed = 00:00:00.05 . Memory (MB): peak = 3294.539 ; gain = 0.000 ; free physical = 231246 ; free virtual = 300123
INFO: [Timing 38-480] Writing timing data to binary archive.
Netlist sorting complete. Time (s): cpu = 00:00:00.12 ; elapsed = 00:00:00.05 . Memory (MB): peak = 3349.449 ; gain = 0.000 ; free physical = 231096 ; free virtual = 300037
INFO: [Common 17-1381] The checkpoint '/misc/scratch/zwei1/reports_Jan12/raw_designs/vtr_designs/verilog/koios/lstm_submodules/lstm_top/post_synth.dcp' has been generated.
write_checkpoint: Time (s): cpu = 00:01:01 ; elapsed = 00:01:10 . Memory (MB): peak = 3356.457 ; gain = 61.918 ; free physical = 231189 ; free virtual = 300066
# report_timing_summary -file $outputDir/post_synth_timing_summary.rpt
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -3, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
WARNING: [Timing 38-242] The property HD.CLK_SRC of clock port "clk" is not set. In out-of-context mode, this prevents timing estimation for clock delay/skew
Resolution: Set the HD.CLK_SRC property of the out-of-context port to the location of the clock buffer instance in the top-level design
report_timing_summary: Time (s): cpu = 00:00:57 ; elapsed = 00:00:16 . Memory (MB): peak = 3524.094 ; gain = 167.637 ; free physical = 231007 ; free virtual = 299885
# report_power -file $outputDir/post_synth_power.rpt
Command: report_power -file /misc/scratch/zwei1/reports_Jan12/raw_designs/vtr_designs/verilog/koios/lstm_submodules/lstm_top/post_synth_power.rpt
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
0 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
report_power completed successfully
report_power: Time (s): cpu = 00:00:54 ; elapsed = 00:00:18 . Memory (MB): peak = 3707.012 ; gain = 182.918 ; free physical = 230982 ; free virtual = 299859
# opt_design
Command: opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
Running DRC as a precondition to command opt_design

Starting DRC Task
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Project 1-461] DRC finished with 0 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 3707.016 ; gain = 0.004 ; free physical = 230951 ; free virtual = 299828

Starting Cache Timing Information Task
Ending Cache Timing Information Task | Checksum: 80f42828

Time (s): cpu = 00:00:00.13 ; elapsed = 00:00:00.13 . Memory (MB): peak = 3707.016 ; gain = 0.000 ; free physical = 230959 ; free virtual = 299836

Starting Logic Optimization Task

Phase 1 Retarget
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 1 Retarget | Checksum: 12c7a8319

Time (s): cpu = 00:00:25 ; elapsed = 00:00:16 . Memory (MB): peak = 3707.016 ; gain = 0.000 ; free physical = 231242 ; free virtual = 300120
INFO: [Opt 31-389] Phase Retarget created 807 cells and removed 4618 cells

Phase 2 Constant propagation
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Phase 2 Constant propagation | Checksum: fbba1df3

Time (s): cpu = 00:00:32 ; elapsed = 00:00:23 . Memory (MB): peak = 3707.016 ; gain = 0.000 ; free physical = 231224 ; free virtual = 300102
INFO: [Opt 31-389] Phase Constant propagation created 5832 cells and removed 10002 cells

Phase 3 Sweep
Phase 3 Sweep | Checksum: 147712c65

Time (s): cpu = 00:00:38 ; elapsed = 00:00:30 . Memory (MB): peak = 3707.016 ; gain = 0.000 ; free physical = 231190 ; free virtual = 300067
INFO: [Opt 31-389] Phase Sweep created 0 cells and removed 0 cells

Phase 4 BUFG optimization
Phase 4 BUFG optimization | Checksum: 147712c65

Time (s): cpu = 00:00:40 ; elapsed = 00:00:31 . Memory (MB): peak = 3707.016 ; gain = 0.000 ; free physical = 231184 ; free virtual = 300062
INFO: [Opt 31-662] Phase BUFG optimization created 0 cells of which 0 are BUFGs and removed 0 cells.

Phase 5 Shift Register Optimization
Phase 5 Shift Register Optimization | Checksum: 79e95795

Time (s): cpu = 00:00:56 ; elapsed = 00:00:47 . Memory (MB): peak = 3707.016 ; gain = 0.000 ; free physical = 231114 ; free virtual = 299992
INFO: [Opt 31-389] Phase Shift Register Optimization created 0 cells and removed 0 cells

Phase 6 Post Processing Netlist
Phase 6 Post Processing Netlist | Checksum: 79e95795

Time (s): cpu = 00:00:57 ; elapsed = 00:00:49 . Memory (MB): peak = 3707.016 ; gain = 0.000 ; free physical = 231111 ; free virtual = 299989
INFO: [Opt 31-389] Phase Post Processing Netlist created 0 cells and removed 0 cells
Opt_design Change Summary
=========================


-------------------------------------------------------------------------------------------------------------------------
|  Phase                        |  #Cells created  |  #Cells Removed  |  #Constrained objects preventing optimizations  |
-------------------------------------------------------------------------------------------------------------------------
|  Retarget                     |             807  |            4618  |                                              0  |
|  Constant propagation         |            5832  |           10002  |                                              0  |
|  Sweep                        |               0  |               0  |                                              0  |
|  BUFG optimization            |               0  |               0  |                                              0  |
|  Shift Register Optimization  |               0  |               0  |                                              0  |
|  Post Processing Netlist      |               0  |               0  |                                              0  |
-------------------------------------------------------------------------------------------------------------------------



Starting Connectivity Check Task

Time (s): cpu = 00:00:00.77 ; elapsed = 00:00:00.81 . Memory (MB): peak = 3707.016 ; gain = 0.000 ; free physical = 231093 ; free virtual = 299970
Ending Logic Optimization Task | Checksum: 79e95795

Time (s): cpu = 00:00:59 ; elapsed = 00:00:50 . Memory (MB): peak = 3707.016 ; gain = 0.000 ; free physical = 231102 ; free virtual = 299980

Starting Power Optimization Task
INFO: [Pwropt 34-132] Skipping clock gating for clocks with a period < 2.00 ns.
Ending Power Optimization Task | Checksum: 79e95795

Time (s): cpu = 00:00:00.20 ; elapsed = 00:00:00.23 . Memory (MB): peak = 3707.016 ; gain = 0.000 ; free physical = 231095 ; free virtual = 299972

Starting Final Cleanup Task
Ending Final Cleanup Task | Checksum: 79e95795

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3707.016 ; gain = 0.000 ; free physical = 231094 ; free virtual = 299972

Starting Netlist Obfuscation Task
Netlist sorting complete. Time (s): cpu = 00:00:00.06 ; elapsed = 00:00:00.07 . Memory (MB): peak = 3707.016 ; gain = 0.000 ; free physical = 231094 ; free virtual = 299972
Ending Netlist Obfuscation Task | Checksum: 79e95795

Time (s): cpu = 00:00:00.06 ; elapsed = 00:00:00.07 . Memory (MB): peak = 3707.016 ; gain = 0.000 ; free physical = 231093 ; free virtual = 299970
INFO: [Common 17-83] Releasing license: Implementation
15 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
opt_design completed successfully
opt_design: Time (s): cpu = 00:01:08 ; elapsed = 00:01:00 . Memory (MB): peak = 3707.016 ; gain = 0.004 ; free physical = 231077 ; free virtual = 299955
# power_opt_design
Command: power_opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Timing 38-35] Done setting XDC timing constraints.
Begin power optimizations | Checksum: 79e95795
WARNING: [Pwropt 34-141] Param pwropt.runOnPwroptedDesign is set. Skipped checking if power_opt_design has been performed earlier.
INFO: [Pwropt 34-50] Optimizing power for module lstm_top ...
INFO: [Pwropt 34-207] Design is in pre-place state. Running in pre-place mode.
Pre-processing: Time (s): cpu = 00:00:18 ; elapsed = 00:00:04 . Memory (MB): peak = 3886.000 ; gain = 19.000 ; free physical = 230299 ; free virtual = 299176
INFO: [Pwropt 34-9] Applying IDT optimizations ...
WARNING: [Timing 38-242] The property HD.CLK_SRC of clock port "clk" is not set. In out-of-context mode, this prevents timing estimation for clock delay/skew
Resolution: Set the HD.CLK_SRC property of the out-of-context port to the location of the clock buffer instance in the top-level design
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=2.760 | TNS=0.000 |
PSMgr Creation: Time (s): cpu = 00:00:53 ; elapsed = 00:00:11 . Memory (MB): peak = 4056.594 ; gain = 189.594 ; free physical = 230130 ; free virtual = 299008
Running Vector-less Activity Propagation...
IDT: Time (s): cpu = 00:01:26 ; elapsed = 00:00:19 . Memory (MB): peak = 4333.285 ; gain = 447.285 ; free physical = 229845 ; free virtual = 298723
INFO: [Pwropt 34-10] Applying ODC optimizations ...

Finished Running Vector-less Activity Propagation
INFO: [Pwropt 34-215] Skipped ODC enables for 0 nets in BRAM flops in bus-based analysis.
INFO: [Pwropt 34-214] Skipped ODC enables for 0 nets in BRAM address flops in bus-based analysis.
ODC: Time (s): cpu = 00:01:02 ; elapsed = 00:00:53 . Memory (MB): peak = 4550.273 ; gain = 216.988 ; free physical = 229426 ; free virtual = 298304
Power optimization passes: Time (s): cpu = 00:02:50 ; elapsed = 00:01:19 . Memory (MB): peak = 4561.309 ; gain = 694.309 ; free physical = 229405 ; free virtual = 298283

INFO: [Pwropt 34-77] Creating clock enable groups ...
INFO: [Pwropt 34-96] Including small groups for filtering based on enable probabilities.
 Done
Grouping enables: Time (s): cpu = 00:00:03 ; elapsed = 00:00:06 . Memory (MB): peak = 4578.312 ; gain = 0.000 ; free physical = 230329 ; free virtual = 299207


Starting PowerOpt Patch Enables Task
INFO: [Pwropt 34-26] Patching clock gating enable signals for design lstm_top ...
INFO: [Pwropt 34-162] WRITE_MODE attribute of 0 BRAM(s) out of a total of 0 has been updated to save power. Run report_power_opt to get a complete listing of the BRAMs updated.
INFO: [Pwropt 34-201] Structural ODC has moved 0 WE to EN ports

Number of Slice Registers augmented: 0 newly gated: 0 Total: 47134
Number of SRLs augmented: 0  newly gated: 0 Total: 13
Number of BRAM Ports augmented: 0 newly gated: 0 Total Ports: 0
Number of Flops added for Enable Generation: 0

Flops dropped: 0/0 RAMS dropped: 0/0 Clusters dropped: 0/0 Enables dropped: 0
Patching clock gating enables finished successfully.
Ending PowerOpt Patch Enables Task | Checksum: 79e95795

Time (s): cpu = 00:00:00.09 ; elapsed = 00:00:00.10 . Memory (MB): peak = 4578.312 ; gain = 0.000 ; free physical = 230329 ; free virtual = 299207
INFO: [Pwropt 34-30] Power optimization finished successfully.
End power optimizations | Checksum: 79e95795
Power optimization: Time (s): cpu = 00:02:59 ; elapsed = 00:01:31 . Memory (MB): peak = 4578.312 ; gain = 871.297 ; free physical = 230518 ; free virtual = 299397
INFO: [Pwropt 34-198] Malloced memory gain at end of power optimization: -50002680 bytes

Starting Logic Optimization Task

Phase 1 Retarget
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 1 Retarget | Checksum: 79e95795

Time (s): cpu = 00:00:17 ; elapsed = 00:00:09 . Memory (MB): peak = 4578.312 ; gain = 0.000 ; free physical = 230871 ; free virtual = 299750
INFO: [Opt 31-389] Phase Retarget created 0 cells and removed 0 cells

Phase 2 BUFG optimization
Phase 2 BUFG optimization | Checksum: 79e95795

Time (s): cpu = 00:00:18 ; elapsed = 00:00:11 . Memory (MB): peak = 4578.312 ; gain = 0.000 ; free physical = 230865 ; free virtual = 299744
INFO: [Opt 31-662] Phase BUFG optimization created 0 cells of which 0 are BUFGs and removed 0 cells.

Phase 3 Remap
Phase 3 Remap | Checksum: 79e95795

Time (s): cpu = 00:00:27 ; elapsed = 00:00:20 . Memory (MB): peak = 4578.312 ; gain = 0.000 ; free physical = 230804 ; free virtual = 299682
INFO: [Opt 31-389] Phase Remap created 0 cells and removed 0 cells

Phase 4 Post Processing Netlist
Phase 4 Post Processing Netlist | Checksum: 79e95795

Time (s): cpu = 00:00:29 ; elapsed = 00:00:22 . Memory (MB): peak = 4578.312 ; gain = 0.000 ; free physical = 230814 ; free virtual = 299692
INFO: [Opt 31-389] Phase Post Processing Netlist created 0 cells and removed 0 cells
Opt_design Change Summary
=========================


---------------------------------------------------------------------------------------------------------------------
|  Phase                    |  #Cells created  |  #Cells Removed  |  #Constrained objects preventing optimizations  |
---------------------------------------------------------------------------------------------------------------------
|  Retarget                 |               0  |               0  |                                              0  |
|  BUFG optimization        |               0  |               0  |                                              0  |
|  Remap                    |               0  |               0  |                                              0  |
|  Post Processing Netlist  |               0  |               0  |                                              0  |
---------------------------------------------------------------------------------------------------------------------


Ending Logic Optimization Task | Checksum: 79e95795

Time (s): cpu = 00:00:29 ; elapsed = 00:00:22 . Memory (MB): peak = 4578.312 ; gain = 0.000 ; free physical = 230810 ; free virtual = 299689

Starting Netlist Obfuscation Task
Netlist sorting complete. Time (s): cpu = 00:00:00.04 ; elapsed = 00:00:00.04 . Memory (MB): peak = 4578.312 ; gain = 0.000 ; free physical = 230837 ; free virtual = 299715
Ending Netlist Obfuscation Task | Checksum: 79e95795

Time (s): cpu = 00:00:00.04 ; elapsed = 00:00:00.04 . Memory (MB): peak = 4578.312 ; gain = 0.000 ; free physical = 230830 ; free virtual = 299708
INFO: [Common 17-83] Releasing license: Implementation
23 Infos, 2 Warnings, 0 Critical Warnings and 0 Errors encountered.
power_opt_design completed successfully
power_opt_design: Time (s): cpu = 00:03:46 ; elapsed = 00:02:00 . Memory (MB): peak = 4578.312 ; gain = 871.297 ; free physical = 230830 ; free virtual = 299708
# place_design
Command: place_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command place_design
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.

Starting Placer Task
INFO: [Place 30-611] Multithreading enabled for place_design using a maximum of 8 CPUs

Phase 1 Placer Initialization

Phase 1.1 Placer Initialization Netlist Sorting
Netlist sorting complete. Time (s): cpu = 00:00:00.06 ; elapsed = 00:00:00.06 . Memory (MB): peak = 4610.332 ; gain = 0.000 ; free physical = 230823 ; free virtual = 299702
Phase 1.1 Placer Initialization Netlist Sorting | Checksum: 0b838b05

Time (s): cpu = 00:00:00.11 ; elapsed = 00:00:00.15 . Memory (MB): peak = 4610.332 ; gain = 0.000 ; free physical = 230823 ; free virtual = 299702
Netlist sorting complete. Time (s): cpu = 00:00:00.04 ; elapsed = 00:00:00.04 . Memory (MB): peak = 4610.332 ; gain = 0.000 ; free physical = 230823 ; free virtual = 299701

Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device
INFO: [Timing 38-35] Done setting XDC timing constraints.
Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device | Checksum: fcb7d709

Time (s): cpu = 00:00:28 ; elapsed = 00:00:13 . Memory (MB): peak = 4610.332 ; gain = 0.000 ; free physical = 230591 ; free virtual = 299469
Phase 1 Placer Initialization | Checksum: fcb7d709

Time (s): cpu = 00:00:28 ; elapsed = 00:00:13 . Memory (MB): peak = 4610.332 ; gain = 0.000 ; free physical = 230591 ; free virtual = 299469
Ending Placer Task | Checksum: fcb7d709

Time (s): cpu = 00:00:28 ; elapsed = 00:00:13 . Memory (MB): peak = 4610.332 ; gain = 0.000 ; free physical = 230593 ; free virtual = 299471
INFO: [Common 17-83] Releasing license: Implementation
10 Infos, 0 Warnings, 0 Critical Warnings and 8 Errors encountered.
place_design failed
INFO: [Common 17-206] Exiting Vivado at Thu Jan 13 02:26:17 2022...
