# compile vhdl design source files
vhdl xil_defaultlib  \
"../../../../lab4.srcs/sources_1/imports/new/binary_counter.vhd" \
"../../../../lab4.srcs/sources_1/imports/new/clock_generator.vhd" \
"../../../../lab4.srcs/sources_1/imports/new/clock_module_TE0277.vhd" \
"../../../../lab4.srcs/sources_1/imports/new/top.vhd" \
"../../../../lab4.srcs/sources_1/imports/new/uart_module.vhd" \
"../../../../lab4.srcs/sources_1/imports/new/uart_rx.vhd" \
"../../../../lab4.srcs/sources_1/imports/new/uart_tx.vhd" \
"../../../../lab4.srcs/sim_1/imports/new/top_tb.vhd" \

# Do not sort compile order
nosort
