Vivado Simulator v2023.1
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
Running: D:/xilinx/Vivado/2023.1/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L blk_mem_gen_v8_4_6 -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot CPU_RIUS_Test_behav xil_defaultlib.CPU_RIUS_Test xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-5021] port 'clk_25M' is not connected on this instance [D:/FPGA/CPU_RIUS/CPU_RIUS.srcs/sim_1/new/CPU_RIUS_Test.v:9]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.delay_5ms
Compiling module xil_defaultlib.SMG
Compiling module xil_defaultlib.shumaguan
Compiling module blk_mem_gen_v8_4_6.blk_mem_gen_v8_4_6_output_stage(...
Compiling module blk_mem_gen_v8_4_6.blk_mem_gen_v8_4_6_softecc_outpu...
Compiling module blk_mem_gen_v8_4_6.blk_mem_gen_v8_4_6_mem_module(C_...
Compiling module blk_mem_gen_v8_4_6.blk_mem_gen_v8_4_6(C_FAMILY="art...
Compiling module xil_defaultlib.IM
Compiling module xil_defaultlib.IF
Compiling module xil_defaultlib.ID1
Compiling module xil_defaultlib.Fetch_Code
Compiling module xil_defaultlib.registerfile
Compiling module xil_defaultlib.ALU_RegisterFile
Compiling module xil_defaultlib.DM
Compiling module xil_defaultlib.MDR
Compiling module xil_defaultlib.ID2
Compiling module xil_defaultlib.CU
Compiling module xil_defaultlib.CPU_RIUS
Compiling module xil_defaultlib.CPU_RIUS_Test
Compiling module xil_defaultlib.glbl
Built simulation snapshot CPU_RIUS_Test_behav
