{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1717738212534 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition " "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1717738212534 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Jun 07 11:00:12 2024 " "Processing started: Fri Jun 07 11:00:12 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1717738212534 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1717738212534 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off BCD -c BCD " "Command: quartus_map --read_settings_files=on --write_settings_files=off BCD -c BCD" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1717738212534 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1717738212741 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "12 12 " "Parallel compilation is enabled and will use 12 of the 12 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1717738212741 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "xor_ps.vhd 3 1 " "Found 3 design units, including 1 entities, in source file xor_ps.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 XOR_PS1 " "Found design unit 1: XOR_PS1" {  } { { "XOR_PS.vhd" "" { Text "C:/Users/rudra/VHDL Codes/PS_HW_4/BCD/XOR_PS.vhd" 6 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1717738219019 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "2 XOR_PS-body1 " "Found design unit 2: XOR_PS-body1" {  } { { "XOR_PS.vhd" "" { Text "C:/Users/rudra/VHDL Codes/PS_HW_4/BCD/XOR_PS.vhd" 20 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1717738219019 ""} { "Info" "ISGN_ENTITY_NAME" "1 XOR_PS " "Found entity 1: XOR_PS" {  } { { "XOR_PS.vhd" "" { Text "C:/Users/rudra/VHDL Codes/PS_HW_4/BCD/XOR_PS.vhd" 16 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1717738219019 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1717738219019 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "testbench.vhdl 2 1 " "Found 2 design units, including 1 entities, in source file testbench.vhdl" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Testbench-Behave " "Found design unit 1: Testbench-Behave" {  } { { "Testbench.vhdl" "" { Text "C:/Users/rudra/VHDL Codes/PS_HW_4/BCD/Testbench.vhdl" 9 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1717738219022 ""} { "Info" "ISGN_ENTITY_NAME" "1 Testbench " "Found entity 1: Testbench" {  } { { "Testbench.vhdl" "" { Text "C:/Users/rudra/VHDL Codes/PS_HW_4/BCD/Testbench.vhdl" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1717738219022 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1717738219022 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "or_ps.vhd 3 1 " "Found 3 design units, including 1 entities, in source file or_ps.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 OR_PS1 " "Found design unit 1: OR_PS1" {  } { { "OR_PS.vhd" "" { Text "C:/Users/rudra/VHDL Codes/PS_HW_4/BCD/OR_PS.vhd" 6 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1717738219023 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "2 OR_PS-body1 " "Found design unit 2: OR_PS-body1" {  } { { "OR_PS.vhd" "" { Text "C:/Users/rudra/VHDL Codes/PS_HW_4/BCD/OR_PS.vhd" 23 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1717738219023 ""} { "Info" "ISGN_ENTITY_NAME" "1 OR_PS " "Found entity 1: OR_PS" {  } { { "OR_PS.vhd" "" { Text "C:/Users/rudra/VHDL Codes/PS_HW_4/BCD/OR_PS.vhd" 18 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1717738219023 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1717738219023 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ha.vhd 3 1 " "Found 3 design units, including 1 entities, in source file ha.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 HA1 " "Found design unit 1: HA1" {  } { { "HA.vhd" "" { Text "C:/Users/rudra/VHDL Codes/PS_HW_4/BCD/HA.vhd" 8 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1717738219024 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "2 HA-body1 " "Found design unit 2: HA-body1" {  } { { "HA.vhd" "" { Text "C:/Users/rudra/VHDL Codes/PS_HW_4/BCD/HA.vhd" 27 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1717738219024 ""} { "Info" "ISGN_ENTITY_NAME" "1 HA " "Found entity 1: HA" {  } { { "HA.vhd" "" { Text "C:/Users/rudra/VHDL Codes/PS_HW_4/BCD/HA.vhd" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1717738219024 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1717738219024 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "gates.vhdl 17 8 " "Found 17 design units, including 8 entities, in source file gates.vhdl" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Gates " "Found design unit 1: Gates" {  } { { "Gates.vhdl" "" { Text "C:/Users/rudra/VHDL Codes/PS_HW_4/BCD/Gates.vhdl" 3 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1717738219026 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "2 INVERTER-Equations " "Found design unit 2: INVERTER-Equations" {  } { { "Gates.vhdl" "" { Text "C:/Users/rudra/VHDL Codes/PS_HW_4/BCD/Gates.vhdl" 45 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1717738219026 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "3 AND_2-Equations " "Found design unit 3: AND_2-Equations" {  } { { "Gates.vhdl" "" { Text "C:/Users/rudra/VHDL Codes/PS_HW_4/BCD/Gates.vhdl" 57 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1717738219026 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "4 NAND_2-Equations " "Found design unit 4: NAND_2-Equations" {  } { { "Gates.vhdl" "" { Text "C:/Users/rudra/VHDL Codes/PS_HW_4/BCD/Gates.vhdl" 68 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1717738219026 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "5 OR_2-Equations " "Found design unit 5: OR_2-Equations" {  } { { "Gates.vhdl" "" { Text "C:/Users/rudra/VHDL Codes/PS_HW_4/BCD/Gates.vhdl" 79 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1717738219026 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "6 NOR_2-Equations " "Found design unit 6: NOR_2-Equations" {  } { { "Gates.vhdl" "" { Text "C:/Users/rudra/VHDL Codes/PS_HW_4/BCD/Gates.vhdl" 90 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1717738219026 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "7 XOR_2-Equations " "Found design unit 7: XOR_2-Equations" {  } { { "Gates.vhdl" "" { Text "C:/Users/rudra/VHDL Codes/PS_HW_4/BCD/Gates.vhdl" 102 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1717738219026 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "8 XNOR_2-Equations " "Found design unit 8: XNOR_2-Equations" {  } { { "Gates.vhdl" "" { Text "C:/Users/rudra/VHDL Codes/PS_HW_4/BCD/Gates.vhdl" 113 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1717738219026 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "9 HALF_ADDER-Equations " "Found design unit 9: HALF_ADDER-Equations" {  } { { "Gates.vhdl" "" { Text "C:/Users/rudra/VHDL Codes/PS_HW_4/BCD/Gates.vhdl" 124 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1717738219026 ""} { "Info" "ISGN_ENTITY_NAME" "1 INVERTER " "Found entity 1: INVERTER" {  } { { "Gates.vhdl" "" { Text "C:/Users/rudra/VHDL Codes/PS_HW_4/BCD/Gates.vhdl" 41 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1717738219026 ""} { "Info" "ISGN_ENTITY_NAME" "2 AND_2 " "Found entity 2: AND_2" {  } { { "Gates.vhdl" "" { Text "C:/Users/rudra/VHDL Codes/PS_HW_4/BCD/Gates.vhdl" 53 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1717738219026 ""} { "Info" "ISGN_ENTITY_NAME" "3 NAND_2 " "Found entity 3: NAND_2" {  } { { "Gates.vhdl" "" { Text "C:/Users/rudra/VHDL Codes/PS_HW_4/BCD/Gates.vhdl" 64 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1717738219026 ""} { "Info" "ISGN_ENTITY_NAME" "4 OR_2 " "Found entity 4: OR_2" {  } { { "Gates.vhdl" "" { Text "C:/Users/rudra/VHDL Codes/PS_HW_4/BCD/Gates.vhdl" 75 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1717738219026 ""} { "Info" "ISGN_ENTITY_NAME" "5 NOR_2 " "Found entity 5: NOR_2" {  } { { "Gates.vhdl" "" { Text "C:/Users/rudra/VHDL Codes/PS_HW_4/BCD/Gates.vhdl" 86 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1717738219026 ""} { "Info" "ISGN_ENTITY_NAME" "6 XOR_2 " "Found entity 6: XOR_2" {  } { { "Gates.vhdl" "" { Text "C:/Users/rudra/VHDL Codes/PS_HW_4/BCD/Gates.vhdl" 98 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1717738219026 ""} { "Info" "ISGN_ENTITY_NAME" "7 XNOR_2 " "Found entity 7: XNOR_2" {  } { { "Gates.vhdl" "" { Text "C:/Users/rudra/VHDL Codes/PS_HW_4/BCD/Gates.vhdl" 109 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1717738219026 ""} { "Info" "ISGN_ENTITY_NAME" "8 HALF_ADDER " "Found entity 8: HALF_ADDER" {  } { { "Gates.vhdl" "" { Text "C:/Users/rudra/VHDL Codes/PS_HW_4/BCD/Gates.vhdl" 120 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1717738219026 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1717738219026 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fourbit_as.vhd 2 1 " "Found 2 design units, including 1 entities, in source file fourbit_as.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 FOURBIT_AS-body1 " "Found design unit 1: FOURBIT_AS-body1" {  } { { "FOURBIT_AS.vhd" "" { Text "C:/Users/rudra/VHDL Codes/PS_HW_4/BCD/FOURBIT_AS.vhd" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1717738219028 ""} { "Info" "ISGN_ENTITY_NAME" "1 FOURBIT_AS " "Found entity 1: FOURBIT_AS" {  } { { "FOURBIT_AS.vhd" "" { Text "C:/Users/rudra/VHDL Codes/PS_HW_4/BCD/FOURBIT_AS.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1717738219028 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1717738219028 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fa.vhd 2 1 " "Found 2 design units, including 1 entities, in source file fa.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 FA-body1 " "Found design unit 1: FA-body1" {  } { { "FA.vhd" "" { Text "C:/Users/rudra/VHDL Codes/PS_HW_4/BCD/FA.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1717738219028 ""} { "Info" "ISGN_ENTITY_NAME" "1 FA " "Found entity 1: FA" {  } { { "FA.vhd" "" { Text "C:/Users/rudra/VHDL Codes/PS_HW_4/BCD/FA.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1717738219028 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1717738219028 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "dut.vhdl 2 1 " "Found 2 design units, including 1 entities, in source file dut.vhdl" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 DUT-DutWrap " "Found design unit 1: DUT-DutWrap" {  } { { "DUT.vhdl" "" { Text "C:/Users/rudra/VHDL Codes/PS_HW_4/BCD/DUT.vhdl" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1717738219029 ""} { "Info" "ISGN_ENTITY_NAME" "1 DUT " "Found entity 1: DUT" {  } { { "DUT.vhdl" "" { Text "C:/Users/rudra/VHDL Codes/PS_HW_4/BCD/DUT.vhdl" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1717738219029 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1717738219029 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "and_ps.vhd 3 1 " "Found 3 design units, including 1 entities, in source file and_ps.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 AND_PS1 " "Found design unit 1: AND_PS1" {  } { { "AND_PS.vhd" "" { Text "C:/Users/rudra/VHDL Codes/PS_HW_4/BCD/AND_PS.vhd" 6 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1717738219030 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "2 AND_PS-body1 " "Found design unit 2: AND_PS-body1" {  } { { "AND_PS.vhd" "" { Text "C:/Users/rudra/VHDL Codes/PS_HW_4/BCD/AND_PS.vhd" 22 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1717738219030 ""} { "Info" "ISGN_ENTITY_NAME" "1 AND_PS " "Found entity 1: AND_PS" {  } { { "AND_PS.vhd" "" { Text "C:/Users/rudra/VHDL Codes/PS_HW_4/BCD/AND_PS.vhd" 17 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1717738219030 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1717738219030 ""}
{ "Error" "EVRFX_VHDL_SYNTAX_ERROR" "\"FA1\";  expecting \"end\", or \"begin\", or a declaration statement BCD.vhd(11) " "VHDL syntax error at BCD.vhd(11) near text \"FA1\";  expecting \"end\", or \"begin\", or a declaration statement" {  } { { "BCD.vhd" "" { Text "C:/Users/rudra/VHDL Codes/PS_HW_4/BCD/BCD.vhd" 11 0 0 } }  } 0 10500 "VHDL syntax error at %2!s! near text %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1717738219033 ""}
{ "Error" "EVRFX_VHDL_UNIT_INGONRED_ERR" "BCD BCD.vhd(6) " "Ignored construct BCD at BCD.vhd(6) due to previous errors" {  } { { "BCD.vhd" "" { Text "C:/Users/rudra/VHDL Codes/PS_HW_4/BCD/BCD.vhd" 6 0 0 } }  } 0 10523 "Ignored construct %1!s! at %2!s! due to previous errors" 0 0 "Analysis & Synthesis" 0 -1 1717738219033 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "bcd.vhd 0 0 " "Found 0 design units, including 0 entities, in source file bcd.vhd" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1717738219034 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 2 s 1  Quartus Prime " "Quartus Prime Analysis & Synthesis was unsuccessful. 2 errors, 1 warning" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "4760 " "Peak virtual memory: 4760 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1717738219113 ""} { "Error" "EQEXE_END_BANNER_TIME" "Fri Jun 07 11:00:19 2024 " "Processing ended: Fri Jun 07 11:00:19 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1717738219113 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:07 " "Elapsed time: 00:00:07" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1717738219113 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:04 " "Total CPU time (on all processors): 00:00:04" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1717738219113 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1717738219113 ""}
