// Seed: 968313113
module module_0 ();
  wire id_1;
endmodule
module module_5 (
    input  wand  id_0,
    input  wor   id_1,
    output tri0  id_2,
    output tri1  id_3,
    input  wand  id_4,
    output uwire id_5,
    output tri0  id_6,
    input  tri0  id_7
);
  tri0 id_9;
  assign id_5 = 1;
  wor id_10;
  always
    if (1) id_3 = 1 - 1;
    else begin : LABEL_0
      `define pp_11 0
    end
  id_12(
      .id_0(module_1), .id_1(id_1), .id_2(), .id_3(1), .id_4(1), .id_5()
  );
  module_0 modCall_1 ();
  always #(id_7);
  assign id_12 = id_12;
  id_13 :
  assert property (@(posedge 1 or posedge id_4) id_7 || id_10 || ~id_9 - 1 || id_0)
  else;
  wire id_14;
endmodule
