{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1610801144474 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1610801144474 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sat Jan 16 13:45:44 2021 " "Processing started: Sat Jan 16 13:45:44 2021" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1610801144474 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1610801144474 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off processor -c processor " "Command: quartus_map --read_settings_files=on --write_settings_files=off processor -c processor" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1610801144475 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1610801144890 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/t.o/documents/github/epo3/epo-3/processor/8_bit_register.vhdl 2 1 " "Found 2 design units, including 1 entities, in source file /users/t.o/documents/github/epo3/epo-3/processor/8_bit_register.vhdl" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 register_8bit-behaviour " "Found design unit 1: register_8bit-behaviour" {  } { { "../Processor/8_bit_register.vhdl" "" { Text "C:/Users/T.O/Documents/GitHub/EPO3/EPO-3/Processor/8_bit_register.vhdl" 18 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1610801145311 ""} { "Info" "ISGN_ENTITY_NAME" "1 register_8bit " "Found entity 1: register_8bit" {  } { { "../Processor/8_bit_register.vhdl" "" { Text "C:/Users/T.O/Documents/GitHub/EPO3/EPO-3/Processor/8_bit_register.vhdl" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1610801145311 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1610801145311 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/t.o/documents/github/epo3/epo-3/processor/mosfets/pass_mosfets/pass_mosfet.vhdl 2 1 " "Found 2 design units, including 1 entities, in source file /users/t.o/documents/github/epo3/epo-3/processor/mosfets/pass_mosfets/pass_mosfet.vhdl" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 pass-behaviour " "Found design unit 1: pass-behaviour" {  } { { "../Processor/Mosfets/Pass_Mosfets/pass_mosfet.vhdl" "" { Text "C:/Users/T.O/Documents/GitHub/EPO3/EPO-3/Processor/Mosfets/Pass_Mosfets/pass_mosfet.vhdl" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1610801145314 ""} { "Info" "ISGN_ENTITY_NAME" "1 pass " "Found entity 1: pass" {  } { { "../Processor/Mosfets/Pass_Mosfets/pass_mosfet.vhdl" "" { Text "C:/Users/T.O/Documents/GitHub/EPO3/EPO-3/Processor/Mosfets/Pass_Mosfets/pass_mosfet.vhdl" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1610801145314 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1610801145314 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/t.o/documents/github/epo3/epo-3/processor/mosfets/drain_mosfets/open_drain_adl.vhdl 2 1 " "Found 2 design units, including 1 entities, in source file /users/t.o/documents/github/epo3/epo-3/processor/mosfets/drain_mosfets/open_drain_adl.vhdl" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 open_drain_ADL-behaviour " "Found design unit 1: open_drain_ADL-behaviour" {  } { { "../Processor/Mosfets/Drain_Mosfets/open_drain_ADL.vhdl" "" { Text "C:/Users/T.O/Documents/GitHub/EPO3/EPO-3/Processor/Mosfets/Drain_Mosfets/open_drain_ADL.vhdl" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1610801145317 ""} { "Info" "ISGN_ENTITY_NAME" "1 open_drain_ADL " "Found entity 1: open_drain_ADL" {  } { { "../Processor/Mosfets/Drain_Mosfets/open_drain_ADL.vhdl" "" { Text "C:/Users/T.O/Documents/GitHub/EPO3/EPO-3/Processor/Mosfets/Drain_Mosfets/open_drain_ADL.vhdl" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1610801145317 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1610801145317 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/t.o/documents/github/epo3/epo-3/processor/mosfets/drain_mosfets/open_drain_adh.vhdl 2 1 " "Found 2 design units, including 1 entities, in source file /users/t.o/documents/github/epo3/epo-3/processor/mosfets/drain_mosfets/open_drain_adh.vhdl" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 open_drain_ADH-behaviour " "Found design unit 1: open_drain_ADH-behaviour" {  } { { "../Processor/Mosfets/Drain_Mosfets/open_drain_ADH.vhdl" "" { Text "C:/Users/T.O/Documents/GitHub/EPO3/EPO-3/Processor/Mosfets/Drain_Mosfets/open_drain_ADH.vhdl" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1610801145320 ""} { "Info" "ISGN_ENTITY_NAME" "1 open_drain_ADH " "Found entity 1: open_drain_ADH" {  } { { "../Processor/Mosfets/Drain_Mosfets/open_drain_ADH.vhdl" "" { Text "C:/Users/T.O/Documents/GitHub/EPO3/EPO-3/Processor/Mosfets/Drain_Mosfets/open_drain_ADH.vhdl" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1610801145320 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1610801145320 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/t.o/documents/github/epo3/epo-3/processor/memory_interface/mem_data_reg.vhdl 2 1 " "Found 2 design units, including 1 entities, in source file /users/t.o/documents/github/epo3/epo-3/processor/memory_interface/mem_data_reg.vhdl" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 mem_data_reg-arch " "Found design unit 1: mem_data_reg-arch" {  } { { "../Processor/Memory_Interface/mem_data_reg.vhdl" "" { Text "C:/Users/T.O/Documents/GitHub/EPO3/EPO-3/Processor/Memory_Interface/mem_data_reg.vhdl" 27 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1610801145323 ""} { "Info" "ISGN_ENTITY_NAME" "1 mem_data_reg " "Found entity 1: mem_data_reg" {  } { { "../Processor/Memory_Interface/mem_data_reg.vhdl" "" { Text "C:/Users/T.O/Documents/GitHub/EPO3/EPO-3/Processor/Memory_Interface/mem_data_reg.vhdl" 10 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1610801145323 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1610801145323 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/t.o/documents/github/epo3/epo-3/processor/memory_interface/mem_add_reg.vhdl 2 1 " "Found 2 design units, including 1 entities, in source file /users/t.o/documents/github/epo3/epo-3/processor/memory_interface/mem_add_reg.vhdl" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 mem_add_reg-arch " "Found design unit 1: mem_add_reg-arch" {  } { { "../Processor/Memory_Interface/mem_add_reg.vhdl" "" { Text "C:/Users/T.O/Documents/GitHub/EPO3/EPO-3/Processor/Memory_Interface/mem_add_reg.vhdl" 24 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1610801145326 ""} { "Info" "ISGN_ENTITY_NAME" "1 mem_add_reg " "Found entity 1: mem_add_reg" {  } { { "../Processor/Memory_Interface/mem_add_reg.vhdl" "" { Text "C:/Users/T.O/Documents/GitHub/EPO3/EPO-3/Processor/Memory_Interface/mem_add_reg.vhdl" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1610801145326 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1610801145326 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/t.o/documents/github/epo3/epo-3/processor/control/instructionregister/instruction_reg.vhdl 2 1 " "Found 2 design units, including 1 entities, in source file /users/t.o/documents/github/epo3/epo-3/processor/control/instructionregister/instruction_reg.vhdl" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 intruction_reg-behaviour " "Found design unit 1: intruction_reg-behaviour" {  } { { "../Processor/Control/InstructionRegister/instruction_reg.vhdl" "" { Text "C:/Users/T.O/Documents/GitHub/EPO3/EPO-3/Processor/Control/InstructionRegister/instruction_reg.vhdl" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1610801145329 ""} { "Info" "ISGN_ENTITY_NAME" "1 intruction_reg " "Found entity 1: intruction_reg" {  } { { "../Processor/Control/InstructionRegister/instruction_reg.vhdl" "" { Text "C:/Users/T.O/Documents/GitHub/EPO3/EPO-3/Processor/Control/InstructionRegister/instruction_reg.vhdl" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1610801145329 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1610801145329 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/t.o/documents/github/epo3/epo-3/processor/control/interruptcontrol/ready_control.vhdl 2 1 " "Found 2 design units, including 1 entities, in source file /users/t.o/documents/github/epo3/epo-3/processor/control/interruptcontrol/ready_control.vhdl" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ready-behaviour " "Found design unit 1: ready-behaviour" {  } { { "../Processor/Control/InterruptControl/ready_control.vhdl" "" { Text "C:/Users/T.O/Documents/GitHub/EPO3/EPO-3/Processor/Control/InterruptControl/ready_control.vhdl" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1610801145332 ""} { "Info" "ISGN_ENTITY_NAME" "1 ready " "Found entity 1: ready" {  } { { "../Processor/Control/InterruptControl/ready_control.vhdl" "" { Text "C:/Users/T.O/Documents/GitHub/EPO3/EPO-3/Processor/Control/InterruptControl/ready_control.vhdl" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1610801145332 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1610801145332 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/t.o/documents/github/epo3/epo-3/processor/control/interruptcontrol/fixed/interrupt_reset_control.vhdl 2 1 " "Found 2 design units, including 1 entities, in source file /users/t.o/documents/github/epo3/epo-3/processor/control/interruptcontrol/fixed/interrupt_reset_control.vhdl" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 interr_res-behaviour " "Found design unit 1: interr_res-behaviour" {  } { { "../Processor/Control/InterruptControl/Fixed/interrupt_reset_control.vhdl" "" { Text "C:/Users/T.O/Documents/GitHub/EPO3/EPO-3/Processor/Control/InterruptControl/Fixed/interrupt_reset_control.vhdl" 33 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1610801145336 ""} { "Info" "ISGN_ENTITY_NAME" "1 interr_res " "Found entity 1: interr_res" {  } { { "../Processor/Control/InterruptControl/Fixed/interrupt_reset_control.vhdl" "" { Text "C:/Users/T.O/Documents/GitHub/EPO3/EPO-3/Processor/Control/InterruptControl/Fixed/interrupt_reset_control.vhdl" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1610801145336 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1610801145336 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/t.o/documents/github/epo3/epo-3/processor/control/predecode/timing_fsm.vhdl 2 1 " "Found 2 design units, including 1 entities, in source file /users/t.o/documents/github/epo3/epo-3/processor/control/predecode/timing_fsm.vhdl" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 timing_generation-timing_logic " "Found design unit 1: timing_generation-timing_logic" {  } { { "../Processor/Control/Predecode/timing_fsm.vhdl" "" { Text "C:/Users/T.O/Documents/GitHub/EPO3/EPO-3/Processor/Control/Predecode/timing_fsm.vhdl" 29 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1610801145340 ""} { "Info" "ISGN_ENTITY_NAME" "1 timing_generation " "Found entity 1: timing_generation" {  } { { "../Processor/Control/Predecode/timing_fsm.vhdl" "" { Text "C:/Users/T.O/Documents/GitHub/EPO3/EPO-3/Processor/Control/Predecode/timing_fsm.vhdl" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1610801145340 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1610801145340 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/t.o/documents/github/epo3/epo-3/processor/control/predecode/predecode_register.vhdl 2 1 " "Found 2 design units, including 1 entities, in source file /users/t.o/documents/github/epo3/epo-3/processor/control/predecode/predecode_register.vhdl" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 predecode_register-behaviour " "Found design unit 1: predecode_register-behaviour" {  } { { "../Processor/Control/Predecode/predecode_register.vhdl" "" { Text "C:/Users/T.O/Documents/GitHub/EPO3/EPO-3/Processor/Control/Predecode/predecode_register.vhdl" 16 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1610801145343 ""} { "Info" "ISGN_ENTITY_NAME" "1 predecode_register " "Found entity 1: predecode_register" {  } { { "../Processor/Control/Predecode/predecode_register.vhdl" "" { Text "C:/Users/T.O/Documents/GitHub/EPO3/EPO-3/Processor/Control/Predecode/predecode_register.vhdl" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1610801145343 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1610801145343 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/t.o/documents/github/epo3/epo-3/processor/control/predecode/predecode_logic.vhdl 2 1 " "Found 2 design units, including 1 entities, in source file /users/t.o/documents/github/epo3/epo-3/processor/control/predecode/predecode_logic.vhdl" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 predecode_logic-behaviour " "Found design unit 1: predecode_logic-behaviour" {  } { { "../Processor/Control/Predecode/predecode_logic.vhdl" "" { Text "C:/Users/T.O/Documents/GitHub/EPO3/EPO-3/Processor/Control/Predecode/predecode_logic.vhdl" 16 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1610801145349 ""} { "Info" "ISGN_ENTITY_NAME" "1 predecode_logic " "Found entity 1: predecode_logic" {  } { { "../Processor/Control/Predecode/predecode_logic.vhdl" "" { Text "C:/Users/T.O/Documents/GitHub/EPO3/EPO-3/Processor/Control/Predecode/predecode_logic.vhdl" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1610801145349 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1610801145349 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/t.o/documents/github/epo3/epo-3/processor/control/instruction_decoder.vhdl 2 1 " "Found 2 design units, including 1 entities, in source file /users/t.o/documents/github/epo3/epo-3/processor/control/instruction_decoder.vhdl" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 instruction_decoder-arch " "Found design unit 1: instruction_decoder-arch" {  } { { "../Processor/Control/instruction_decoder.vhdl" "" { Text "C:/Users/T.O/Documents/GitHub/EPO3/EPO-3/Processor/Control/instruction_decoder.vhdl" 23 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1610801145354 ""} { "Info" "ISGN_ENTITY_NAME" "1 instruction_decoder " "Found entity 1: instruction_decoder" {  } { { "../Processor/Control/instruction_decoder.vhdl" "" { Text "C:/Users/T.O/Documents/GitHub/EPO3/EPO-3/Processor/Control/instruction_decoder.vhdl" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1610801145354 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1610801145354 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/t.o/documents/github/epo3/epo-3/processor/clock_generator/clock.vhdl 2 1 " "Found 2 design units, including 1 entities, in source file /users/t.o/documents/github/epo3/epo-3/processor/clock_generator/clock.vhdl" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 clock-arch " "Found design unit 1: clock-arch" {  } { { "../Processor/Clock_Generator/clock.vhdl" "" { Text "C:/Users/T.O/Documents/GitHub/EPO3/EPO-3/Processor/Clock_Generator/clock.vhdl" 16 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1610801145357 ""} { "Info" "ISGN_ENTITY_NAME" "1 clock " "Found entity 1: clock" {  } { { "../Processor/Clock_Generator/clock.vhdl" "" { Text "C:/Users/T.O/Documents/GitHub/EPO3/EPO-3/Processor/Clock_Generator/clock.vhdl" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1610801145357 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1610801145357 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/t.o/documents/github/epo3/epo-3/processor/alu/register_8bit_a.vhdl 2 1 " "Found 2 design units, including 1 entities, in source file /users/t.o/documents/github/epo3/epo-3/processor/alu/register_8bit_a.vhdl" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 register_8bit_A-behaviour " "Found design unit 1: register_8bit_A-behaviour" {  } { { "../Processor/ALU/register_8bit_A.vhdl" "" { Text "C:/Users/T.O/Documents/GitHub/EPO3/EPO-3/Processor/ALU/register_8bit_A.vhdl" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1610801145360 ""} { "Info" "ISGN_ENTITY_NAME" "1 register_8bit_A " "Found entity 1: register_8bit_A" {  } { { "../Processor/ALU/register_8bit_A.vhdl" "" { Text "C:/Users/T.O/Documents/GitHub/EPO3/EPO-3/Processor/ALU/register_8bit_A.vhdl" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1610801145360 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1610801145360 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/t.o/documents/github/epo3/epo-3/processor/alu/b_input_register.vhdl 2 1 " "Found 2 design units, including 1 entities, in source file /users/t.o/documents/github/epo3/epo-3/processor/alu/b_input_register.vhdl" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 B_input_register-structural " "Found design unit 1: B_input_register-structural" {  } { { "../Processor/ALU/B_input_register.vhdl" "" { Text "C:/Users/T.O/Documents/GitHub/EPO3/EPO-3/Processor/ALU/B_input_register.vhdl" 18 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1610801145363 ""} { "Info" "ISGN_ENTITY_NAME" "1 B_input_register " "Found entity 1: B_input_register" {  } { { "../Processor/ALU/B_input_register.vhdl" "" { Text "C:/Users/T.O/Documents/GitHub/EPO3/EPO-3/Processor/ALU/B_input_register.vhdl" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1610801145363 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1610801145363 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/t.o/documents/github/epo3/epo-3/processor/alu/alu_logic.vhdl 2 1 " "Found 2 design units, including 1 entities, in source file /users/t.o/documents/github/epo3/epo-3/processor/alu/alu_logic.vhdl" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alu_logic-structural " "Found design unit 1: alu_logic-structural" {  } { { "../Processor/ALU/alu_logic.vhdl" "" { Text "C:/Users/T.O/Documents/GitHub/EPO3/EPO-3/Processor/ALU/alu_logic.vhdl" 29 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1610801145367 ""} { "Info" "ISGN_ENTITY_NAME" "1 alu_logic " "Found entity 1: alu_logic" {  } { { "../Processor/ALU/alu_logic.vhdl" "" { Text "C:/Users/T.O/Documents/GitHub/EPO3/EPO-3/Processor/ALU/alu_logic.vhdl" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1610801145367 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1610801145367 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/t.o/documents/github/epo3/epo-3/processor/alu/alu.vhdl 2 1 " "Found 2 design units, including 1 entities, in source file /users/t.o/documents/github/epo3/epo-3/processor/alu/alu.vhdl" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alu-structural " "Found design unit 1: alu-structural" {  } { { "../Processor/ALU/alu.vhdl" "" { Text "C:/Users/T.O/Documents/GitHub/EPO3/EPO-3/Processor/ALU/alu.vhdl" 51 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1610801145370 ""} { "Info" "ISGN_ENTITY_NAME" "1 alu " "Found entity 1: alu" {  } { { "../Processor/ALU/alu.vhdl" "" { Text "C:/Users/T.O/Documents/GitHub/EPO3/EPO-3/Processor/ALU/alu.vhdl" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1610801145370 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1610801145370 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/t.o/documents/github/epo3/epo-3/processor/alu/adder_hold_register.vhdl 2 1 " "Found 2 design units, including 1 entities, in source file /users/t.o/documents/github/epo3/epo-3/processor/alu/adder_hold_register.vhdl" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 adder_hold_register-arch " "Found design unit 1: adder_hold_register-arch" {  } { { "../Processor/ALU/adder_hold_register.vhdl" "" { Text "C:/Users/T.O/Documents/GitHub/EPO3/EPO-3/Processor/ALU/adder_hold_register.vhdl" 22 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1610801145374 ""} { "Info" "ISGN_ENTITY_NAME" "1 adder_hold_register " "Found entity 1: adder_hold_register" {  } { { "../Processor/ALU/adder_hold_register.vhdl" "" { Text "C:/Users/T.O/Documents/GitHub/EPO3/EPO-3/Processor/ALU/adder_hold_register.vhdl" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1610801145374 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1610801145374 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/t.o/documents/github/epo3/epo-3/processor/alu/a_input_register.vhdl 2 1 " "Found 2 design units, including 1 entities, in source file /users/t.o/documents/github/epo3/epo-3/processor/alu/a_input_register.vhdl" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 A_input_register-structural " "Found design unit 1: A_input_register-structural" {  } { { "../Processor/ALU/A_input_register.vhdl" "" { Text "C:/Users/T.O/Documents/GitHub/EPO3/EPO-3/Processor/ALU/A_input_register.vhdl" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1610801145377 ""} { "Info" "ISGN_ENTITY_NAME" "1 A_input_register " "Found entity 1: A_input_register" {  } { { "../Processor/ALU/A_input_register.vhdl" "" { Text "C:/Users/T.O/Documents/GitHub/EPO3/EPO-3/Processor/ALU/A_input_register.vhdl" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1610801145377 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1610801145377 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/t.o/documents/github/epo3/epo-3/processor/alu/8_bit_xor.vhdl 2 1 " "Found 2 design units, including 1 entities, in source file /users/t.o/documents/github/epo3/epo-3/processor/alu/8_bit_xor.vhdl" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 eight_bit_xor-behavioural " "Found design unit 1: eight_bit_xor-behavioural" {  } { { "../Processor/ALU/8_bit_xor.vhdl" "" { Text "C:/Users/T.O/Documents/GitHub/EPO3/EPO-3/Processor/ALU/8_bit_xor.vhdl" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1610801145380 ""} { "Info" "ISGN_ENTITY_NAME" "1 eight_bit_xor " "Found entity 1: eight_bit_xor" {  } { { "../Processor/ALU/8_bit_xor.vhdl" "" { Text "C:/Users/T.O/Documents/GitHub/EPO3/EPO-3/Processor/ALU/8_bit_xor.vhdl" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1610801145380 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1610801145380 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/t.o/documents/github/epo3/epo-3/processor/alu/8_bit_shift.vhdl 2 1 " "Found 2 design units, including 1 entities, in source file /users/t.o/documents/github/epo3/epo-3/processor/alu/8_bit_shift.vhdl" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 eight_bit_shift-behavioural " "Found design unit 1: eight_bit_shift-behavioural" {  } { { "../Processor/ALU/8_bit_shift.vhdl" "" { Text "C:/Users/T.O/Documents/GitHub/EPO3/EPO-3/Processor/ALU/8_bit_shift.vhdl" 16 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1610801145383 ""} { "Info" "ISGN_ENTITY_NAME" "1 eight_bit_shift " "Found entity 1: eight_bit_shift" {  } { { "../Processor/ALU/8_bit_shift.vhdl" "" { Text "C:/Users/T.O/Documents/GitHub/EPO3/EPO-3/Processor/ALU/8_bit_shift.vhdl" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1610801145383 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1610801145383 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/t.o/documents/github/epo3/epo-3/processor/alu/8_bit_pass.vhdl 2 1 " "Found 2 design units, including 1 entities, in source file /users/t.o/documents/github/epo3/epo-3/processor/alu/8_bit_pass.vhdl" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 eight_bit_pass-behavioural " "Found design unit 1: eight_bit_pass-behavioural" {  } { { "../Processor/ALU/8_bit_pass.vhdl" "" { Text "C:/Users/T.O/Documents/GitHub/EPO3/EPO-3/Processor/ALU/8_bit_pass.vhdl" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1610801145386 ""} { "Info" "ISGN_ENTITY_NAME" "1 eight_bit_pass " "Found entity 1: eight_bit_pass" {  } { { "../Processor/ALU/8_bit_pass.vhdl" "" { Text "C:/Users/T.O/Documents/GitHub/EPO3/EPO-3/Processor/ALU/8_bit_pass.vhdl" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1610801145386 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1610801145386 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/t.o/documents/github/epo3/epo-3/processor/alu/8_bit_or.vhdl 2 1 " "Found 2 design units, including 1 entities, in source file /users/t.o/documents/github/epo3/epo-3/processor/alu/8_bit_or.vhdl" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 eight_bit_or-behavioural " "Found design unit 1: eight_bit_or-behavioural" {  } { { "../Processor/ALU/8_bit_or.vhdl" "" { Text "C:/Users/T.O/Documents/GitHub/EPO3/EPO-3/Processor/ALU/8_bit_or.vhdl" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1610801145389 ""} { "Info" "ISGN_ENTITY_NAME" "1 eight_bit_or " "Found entity 1: eight_bit_or" {  } { { "../Processor/ALU/8_bit_or.vhdl" "" { Text "C:/Users/T.O/Documents/GitHub/EPO3/EPO-3/Processor/ALU/8_bit_or.vhdl" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1610801145389 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1610801145389 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/t.o/documents/github/epo3/epo-3/processor/alu/8_bit_and.vhdl 2 1 " "Found 2 design units, including 1 entities, in source file /users/t.o/documents/github/epo3/epo-3/processor/alu/8_bit_and.vhdl" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 eight_bit_and-behavioural " "Found design unit 1: eight_bit_and-behavioural" {  } { { "../Processor/ALU/8_bit_and.vhdl" "" { Text "C:/Users/T.O/Documents/GitHub/EPO3/EPO-3/Processor/ALU/8_bit_and.vhdl" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1610801145392 ""} { "Info" "ISGN_ENTITY_NAME" "1 eight_bit_and " "Found entity 1: eight_bit_and" {  } { { "../Processor/ALU/8_bit_and.vhdl" "" { Text "C:/Users/T.O/Documents/GitHub/EPO3/EPO-3/Processor/ALU/8_bit_and.vhdl" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1610801145392 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1610801145392 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/t.o/documents/github/epo3/epo-3/processor/alu/8_bit_adder.vhdl 2 1 " "Found 2 design units, including 1 entities, in source file /users/t.o/documents/github/epo3/epo-3/processor/alu/8_bit_adder.vhdl" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 eight_bit_adder-behaviour " "Found design unit 1: eight_bit_adder-behaviour" {  } { { "../Processor/ALU/8_bit_adder.vhdl" "" { Text "C:/Users/T.O/Documents/GitHub/EPO3/EPO-3/Processor/ALU/8_bit_adder.vhdl" 17 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1610801145395 ""} { "Info" "ISGN_ENTITY_NAME" "1 eight_bit_adder " "Found entity 1: eight_bit_adder" {  } { { "../Processor/ALU/8_bit_adder.vhdl" "" { Text "C:/Users/T.O/Documents/GitHub/EPO3/EPO-3/Processor/ALU/8_bit_adder.vhdl" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1610801145395 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1610801145395 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/t.o/documents/github/epo3/epo-3/processor/accumulator/register_8bit_c.vhdl 2 1 " "Found 2 design units, including 1 entities, in source file /users/t.o/documents/github/epo3/epo-3/processor/accumulator/register_8bit_c.vhdl" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 register_8bit_C-behaviour " "Found design unit 1: register_8bit_C-behaviour" {  } { { "../Processor/Accumulator/register_8bit_C.vhdl" "" { Text "C:/Users/T.O/Documents/GitHub/EPO3/EPO-3/Processor/Accumulator/register_8bit_C.vhdl" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1610801145398 ""} { "Info" "ISGN_ENTITY_NAME" "1 register_8bit_C " "Found entity 1: register_8bit_C" {  } { { "../Processor/Accumulator/register_8bit_C.vhdl" "" { Text "C:/Users/T.O/Documents/GitHub/EPO3/EPO-3/Processor/Accumulator/register_8bit_C.vhdl" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1610801145398 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1610801145398 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/t.o/documents/github/epo3/epo-3/processor/accumulator/accumulator.vhdl 2 1 " "Found 2 design units, including 1 entities, in source file /users/t.o/documents/github/epo3/epo-3/processor/accumulator/accumulator.vhdl" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 accumulator-structural " "Found design unit 1: accumulator-structural" {  } { { "../Processor/Accumulator/accumulator.vhdl" "" { Text "C:/Users/T.O/Documents/GitHub/EPO3/EPO-3/Processor/Accumulator/accumulator.vhdl" 20 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1610801145401 ""} { "Info" "ISGN_ENTITY_NAME" "1 accumulator " "Found entity 1: accumulator" {  } { { "../Processor/Accumulator/accumulator.vhdl" "" { Text "C:/Users/T.O/Documents/GitHub/EPO3/EPO-3/Processor/Accumulator/accumulator.vhdl" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1610801145401 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1610801145401 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/t.o/documents/github/epo3/epo-3/processor/program_counter/pc_low.vhdl 2 1 " "Found 2 design units, including 1 entities, in source file /users/t.o/documents/github/epo3/epo-3/processor/program_counter/pc_low.vhdl" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 pc_low-arch " "Found design unit 1: pc_low-arch" {  } { { "../Processor/Program_Counter/pc_low.vhdl" "" { Text "C:/Users/T.O/Documents/GitHub/EPO3/EPO-3/Processor/Program_Counter/pc_low.vhdl" 27 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1610801145404 ""} { "Info" "ISGN_ENTITY_NAME" "1 pc_low " "Found entity 1: pc_low" {  } { { "../Processor/Program_Counter/pc_low.vhdl" "" { Text "C:/Users/T.O/Documents/GitHub/EPO3/EPO-3/Processor/Program_Counter/pc_low.vhdl" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1610801145404 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1610801145404 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/t.o/documents/github/epo3/epo-3/processor/program_counter/pc_high.vhdl 2 1 " "Found 2 design units, including 1 entities, in source file /users/t.o/documents/github/epo3/epo-3/processor/program_counter/pc_high.vhdl" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 pc_high-arch " "Found design unit 1: pc_high-arch" {  } { { "../Processor/Program_Counter/pc_high.vhdl" "" { Text "C:/Users/T.O/Documents/GitHub/EPO3/EPO-3/Processor/Program_Counter/pc_high.vhdl" 22 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1610801145407 ""} { "Info" "ISGN_ENTITY_NAME" "1 pc_high " "Found entity 1: pc_high" {  } { { "../Processor/Program_Counter/pc_high.vhdl" "" { Text "C:/Users/T.O/Documents/GitHub/EPO3/EPO-3/Processor/Program_Counter/pc_high.vhdl" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1610801145407 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1610801145407 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/t.o/documents/github/epo3/epo-3/processor/register/stack_pointer/stack_pointer.vhdl 2 1 " "Found 2 design units, including 1 entities, in source file /users/t.o/documents/github/epo3/epo-3/processor/register/stack_pointer/stack_pointer.vhdl" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 stack_pointer-behavioural " "Found design unit 1: stack_pointer-behavioural" {  } { { "../Processor/Register/stack_pointer/stack_pointer.vhdl" "" { Text "C:/Users/T.O/Documents/GitHub/EPO3/EPO-3/Processor/Register/stack_pointer/stack_pointer.vhdl" 17 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1610801145410 ""} { "Info" "ISGN_ENTITY_NAME" "1 stack_pointer " "Found entity 1: stack_pointer" {  } { { "../Processor/Register/stack_pointer/stack_pointer.vhdl" "" { Text "C:/Users/T.O/Documents/GitHub/EPO3/EPO-3/Processor/Register/stack_pointer/stack_pointer.vhdl" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1610801145410 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1610801145410 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/t.o/documents/github/epo3/epo-3/processor/register/status_register/status_register.vhdl 2 1 " "Found 2 design units, including 1 entities, in source file /users/t.o/documents/github/epo3/epo-3/processor/register/status_register/status_register.vhdl" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 status_register-behaviour " "Found design unit 1: status_register-behaviour" {  } { { "../Processor/Register/status_register/status_register.vhdl" "" { Text "C:/Users/T.O/Documents/GitHub/EPO3/EPO-3/Processor/Register/status_register/status_register.vhdl" 43 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1610801145413 ""} { "Info" "ISGN_ENTITY_NAME" "1 status_register " "Found entity 1: status_register" {  } { { "../Processor/Register/status_register/status_register.vhdl" "" { Text "C:/Users/T.O/Documents/GitHub/EPO3/EPO-3/Processor/Register/status_register/status_register.vhdl" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1610801145413 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1610801145413 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/t.o/documents/github/epo3/epo-3/processor/register/y-index-register.vhdl 2 1 " "Found 2 design units, including 1 entities, in source file /users/t.o/documents/github/epo3/epo-3/processor/register/y-index-register.vhdl" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 y_index-behaviour " "Found design unit 1: y_index-behaviour" {  } { { "../Processor/Register/y-index-register.vhdl" "" { Text "C:/Users/T.O/Documents/GitHub/EPO3/EPO-3/Processor/Register/y-index-register.vhdl" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1610801145416 ""} { "Info" "ISGN_ENTITY_NAME" "1 y_index " "Found entity 1: y_index" {  } { { "../Processor/Register/y-index-register.vhdl" "" { Text "C:/Users/T.O/Documents/GitHub/EPO3/EPO-3/Processor/Register/y-index-register.vhdl" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1610801145416 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1610801145416 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/t.o/documents/github/epo3/epo-3/processor/register/x-index-register.vhdl 2 1 " "Found 2 design units, including 1 entities, in source file /users/t.o/documents/github/epo3/epo-3/processor/register/x-index-register.vhdl" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 x_index-behaviour " "Found design unit 1: x_index-behaviour" {  } { { "../Processor/Register/x-index-register.vhdl" "" { Text "C:/Users/T.O/Documents/GitHub/EPO3/EPO-3/Processor/Register/x-index-register.vhdl" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1610801145421 ""} { "Info" "ISGN_ENTITY_NAME" "1 x_index " "Found entity 1: x_index" {  } { { "../Processor/Register/x-index-register.vhdl" "" { Text "C:/Users/T.O/Documents/GitHub/EPO3/EPO-3/Processor/Register/x-index-register.vhdl" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1610801145421 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1610801145421 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/t.o/documents/github/epo3/epo-3/processor/processor.vhdl 2 1 " "Found 2 design units, including 1 entities, in source file /users/t.o/documents/github/epo3/epo-3/processor/processor.vhdl" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 processor-structural " "Found design unit 1: processor-structural" {  } { { "../Processor/processor.vhdl" "" { Text "C:/Users/T.O/Documents/GitHub/EPO3/EPO-3/Processor/processor.vhdl" 22 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1610801145425 ""} { "Info" "ISGN_ENTITY_NAME" "1 processor " "Found entity 1: processor" {  } { { "../Processor/processor.vhdl" "" { Text "C:/Users/T.O/Documents/GitHub/EPO3/EPO-3/Processor/processor.vhdl" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1610801145425 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1610801145425 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "processor " "Elaborating entity \"processor\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1610801145488 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "hc processor.vhdl(421) " "Verilog HDL or VHDL warning at processor.vhdl(421): object \"hc\" assigned a value but never read" {  } { { "../Processor/processor.vhdl" "" { Text "C:/Users/T.O/Documents/GitHub/EPO3/EPO-3/Processor/processor.vhdl" 421 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1610801145490 "|processor"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "pch_pch processor.vhdl(424) " "Verilog HDL or VHDL warning at processor.vhdl(424): object \"pch_pch\" assigned a value but never read" {  } { { "../Processor/processor.vhdl" "" { Text "C:/Users/T.O/Documents/GitHub/EPO3/EPO-3/Processor/processor.vhdl" 424 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1610801145490 "|processor"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "pcl_pcl processor.vhdl(426) " "Verilog HDL or VHDL warning at processor.vhdl(426): object \"pcl_pcl\" assigned a value but never read" {  } { { "../Processor/processor.vhdl" "" { Text "C:/Users/T.O/Documents/GitHub/EPO3/EPO-3/Processor/processor.vhdl" 426 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1610801145490 "|processor"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "r_wded processor.vhdl(446) " "Verilog HDL or VHDL warning at processor.vhdl(446): object \"r_wded\" assigned a value but never read" {  } { { "../Processor/processor.vhdl" "" { Text "C:/Users/T.O/Documents/GitHub/EPO3/EPO-3/Processor/processor.vhdl" 446 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1610801145490 "|processor"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "interrupt processor.vhdl(462) " "Verilog HDL or VHDL warning at processor.vhdl(462): object \"interrupt\" assigned a value but never read" {  } { { "../Processor/processor.vhdl" "" { Text "C:/Users/T.O/Documents/GitHub/EPO3/EPO-3/Processor/processor.vhdl" 462 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1610801145490 "|processor"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "zero_flag processor.vhdl(465) " "Verilog HDL or VHDL warning at processor.vhdl(465): object \"zero_flag\" assigned a value but never read" {  } { { "../Processor/processor.vhdl" "" { Text "C:/Users/T.O/Documents/GitHub/EPO3/EPO-3/Processor/processor.vhdl" 465 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1610801145490 "|processor"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "negative_flag processor.vhdl(465) " "Verilog HDL or VHDL warning at processor.vhdl(465): object \"negative_flag\" assigned a value but never read" {  } { { "../Processor/processor.vhdl" "" { Text "C:/Users/T.O/Documents/GitHub/EPO3/EPO-3/Processor/processor.vhdl" 465 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1610801145490 "|processor"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "resg processor.vhdl(486) " "Verilog HDL or VHDL warning at processor.vhdl(486): object \"resg\" assigned a value but never read" {  } { { "../Processor/processor.vhdl" "" { Text "C:/Users/T.O/Documents/GitHub/EPO3/EPO-3/Processor/processor.vhdl" 486 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1610801145490 "|processor"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "reset_off processor.vhdl(497) " "Verilog HDL or VHDL warning at processor.vhdl(497): object \"reset_off\" assigned a value but never read" {  } { { "../Processor/processor.vhdl" "" { Text "C:/Users/T.O/Documents/GitHub/EPO3/EPO-3/Processor/processor.vhdl" 497 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1610801145490 "|processor"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "clock clock:clo " "Elaborating entity \"clock\" for hierarchy \"clock:clo\"" {  } { { "../Processor/processor.vhdl" "clo" { Text "C:/Users/T.O/Documents/GitHub/EPO3/EPO-3/Processor/processor.vhdl" 672 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1610801145493 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "x_index x_index:x_in " "Elaborating entity \"x_index\" for hierarchy \"x_index:x_in\"" {  } { { "../Processor/processor.vhdl" "x_in" { Text "C:/Users/T.O/Documents/GitHub/EPO3/EPO-3/Processor/processor.vhdl" 681 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1610801145495 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "y_index y_index:y_in " "Elaborating entity \"y_index\" for hierarchy \"y_index:y_in\"" {  } { { "../Processor/processor.vhdl" "y_in" { Text "C:/Users/T.O/Documents/GitHub/EPO3/EPO-3/Processor/processor.vhdl" 691 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1610801145498 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alu alu:Algorithmic_Unit " "Elaborating entity \"alu\" for hierarchy \"alu:Algorithmic_Unit\"" {  } { { "../Processor/processor.vhdl" "Algorithmic_Unit" { Text "C:/Users/T.O/Documents/GitHub/EPO3/EPO-3/Processor/processor.vhdl" 703 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1610801145500 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alu_logic alu:Algorithmic_Unit\|alu_logic:alu_logicmap " "Elaborating entity \"alu_logic\" for hierarchy \"alu:Algorithmic_Unit\|alu_logic:alu_logicmap\"" {  } { { "../Processor/ALU/alu.vhdl" "alu_logicmap" { Text "C:/Users/T.O/Documents/GitHub/EPO3/EPO-3/Processor/ALU/alu.vhdl" 136 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1610801145504 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "eight_bit_adder alu:Algorithmic_Unit\|alu_logic:alu_logicmap\|eight_bit_adder:ADDER " "Elaborating entity \"eight_bit_adder\" for hierarchy \"alu:Algorithmic_Unit\|alu_logic:alu_logicmap\|eight_bit_adder:ADDER\"" {  } { { "../Processor/ALU/alu_logic.vhdl" "ADDER" { Text "C:/Users/T.O/Documents/GitHub/EPO3/EPO-3/Processor/ALU/alu_logic.vhdl" 90 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1610801145507 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "eight_bit_or alu:Algorithmic_Unit\|alu_logic:alu_logicmap\|eight_bit_or:ORR " "Elaborating entity \"eight_bit_or\" for hierarchy \"alu:Algorithmic_Unit\|alu_logic:alu_logicmap\|eight_bit_or:ORR\"" {  } { { "../Processor/ALU/alu_logic.vhdl" "ORR" { Text "C:/Users/T.O/Documents/GitHub/EPO3/EPO-3/Processor/ALU/alu_logic.vhdl" 91 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1610801145510 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "eight_bit_xor alu:Algorithmic_Unit\|alu_logic:alu_logicmap\|eight_bit_xor:XORR " "Elaborating entity \"eight_bit_xor\" for hierarchy \"alu:Algorithmic_Unit\|alu_logic:alu_logicmap\|eight_bit_xor:XORR\"" {  } { { "../Processor/ALU/alu_logic.vhdl" "XORR" { Text "C:/Users/T.O/Documents/GitHub/EPO3/EPO-3/Processor/ALU/alu_logic.vhdl" 92 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1610801145512 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "eight_bit_and alu:Algorithmic_Unit\|alu_logic:alu_logicmap\|eight_bit_and:ANDD " "Elaborating entity \"eight_bit_and\" for hierarchy \"alu:Algorithmic_Unit\|alu_logic:alu_logicmap\|eight_bit_and:ANDD\"" {  } { { "../Processor/ALU/alu_logic.vhdl" "ANDD" { Text "C:/Users/T.O/Documents/GitHub/EPO3/EPO-3/Processor/ALU/alu_logic.vhdl" 93 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1610801145515 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "eight_bit_shift alu:Algorithmic_Unit\|alu_logic:alu_logicmap\|eight_bit_shift:SHIFT " "Elaborating entity \"eight_bit_shift\" for hierarchy \"alu:Algorithmic_Unit\|alu_logic:alu_logicmap\|eight_bit_shift:SHIFT\"" {  } { { "../Processor/ALU/alu_logic.vhdl" "SHIFT" { Text "C:/Users/T.O/Documents/GitHub/EPO3/EPO-3/Processor/ALU/alu_logic.vhdl" 94 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1610801145518 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "eight_bit_pass alu:Algorithmic_Unit\|alu_logic:alu_logicmap\|eight_bit_pass:PASS " "Elaborating entity \"eight_bit_pass\" for hierarchy \"alu:Algorithmic_Unit\|alu_logic:alu_logicmap\|eight_bit_pass:PASS\"" {  } { { "../Processor/ALU/alu_logic.vhdl" "PASS" { Text "C:/Users/T.O/Documents/GitHub/EPO3/EPO-3/Processor/ALU/alu_logic.vhdl" 95 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1610801145521 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "B_input_register alu:Algorithmic_Unit\|B_input_register:B_REGISTER " "Elaborating entity \"B_input_register\" for hierarchy \"alu:Algorithmic_Unit\|B_input_register:B_REGISTER\"" {  } { { "../Processor/ALU/alu.vhdl" "B_REGISTER" { Text "C:/Users/T.O/Documents/GitHub/EPO3/EPO-3/Processor/ALU/alu.vhdl" 147 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1610801145524 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "register_8bit alu:Algorithmic_Unit\|B_input_register:B_REGISTER\|register_8bit:l1 " "Elaborating entity \"register_8bit\" for hierarchy \"alu:Algorithmic_Unit\|B_input_register:B_REGISTER\|register_8bit:l1\"" {  } { { "../Processor/ALU/B_input_register.vhdl" "l1" { Text "C:/Users/T.O/Documents/GitHub/EPO3/EPO-3/Processor/ALU/B_input_register.vhdl" 35 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1610801145527 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "A_input_register alu:Algorithmic_Unit\|A_input_register:A_REGSISTER " "Elaborating entity \"A_input_register\" for hierarchy \"alu:Algorithmic_Unit\|A_input_register:A_REGSISTER\"" {  } { { "../Processor/ALU/alu.vhdl" "A_REGSISTER" { Text "C:/Users/T.O/Documents/GitHub/EPO3/EPO-3/Processor/ALU/alu.vhdl" 158 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1610801145532 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "register_8bit_A alu:Algorithmic_Unit\|A_input_register:A_REGSISTER\|register_8bit_A:L1 " "Elaborating entity \"register_8bit_A\" for hierarchy \"alu:Algorithmic_Unit\|A_input_register:A_REGSISTER\|register_8bit_A:L1\"" {  } { { "../Processor/ALU/A_input_register.vhdl" "L1" { Text "C:/Users/T.O/Documents/GitHub/EPO3/EPO-3/Processor/ALU/A_input_register.vhdl" 30 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1610801145535 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "adder_hold_register alu:Algorithmic_Unit\|adder_hold_register:HOLD_REGISTER " "Elaborating entity \"adder_hold_register\" for hierarchy \"alu:Algorithmic_Unit\|adder_hold_register:HOLD_REGISTER\"" {  } { { "../Processor/ALU/alu.vhdl" "HOLD_REGISTER" { Text "C:/Users/T.O/Documents/GitHub/EPO3/EPO-3/Processor/ALU/alu.vhdl" 167 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1610801145539 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pc_low pc_low:program_counter_low " "Elaborating entity \"pc_low\" for hierarchy \"pc_low:program_counter_low\"" {  } { { "../Processor/processor.vhdl" "program_counter_low" { Text "C:/Users/T.O/Documents/GitHub/EPO3/EPO-3/Processor/processor.vhdl" 727 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1610801145544 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pc_high pc_high:program_counter_high " "Elaborating entity \"pc_high\" for hierarchy \"pc_high:program_counter_high\"" {  } { { "../Processor/processor.vhdl" "program_counter_high" { Text "C:/Users/T.O/Documents/GitHub/EPO3/EPO-3/Processor/processor.vhdl" 741 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1610801145550 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "accumulator accumulator:accumu " "Elaborating entity \"accumulator\" for hierarchy \"accumulator:accumu\"" {  } { { "../Processor/processor.vhdl" "accumu" { Text "C:/Users/T.O/Documents/GitHub/EPO3/EPO-3/Processor/processor.vhdl" 756 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1610801145557 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "register_8bit_C accumulator:accumu\|register_8bit_C:l1 " "Elaborating entity \"register_8bit_C\" for hierarchy \"accumulator:accumu\|register_8bit_C:l1\"" {  } { { "../Processor/Accumulator/accumulator.vhdl" "l1" { Text "C:/Users/T.O/Documents/GitHub/EPO3/EPO-3/Processor/Accumulator/accumulator.vhdl" 36 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1610801145562 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mem_add_reg mem_add_reg:add_Reg " "Elaborating entity \"mem_add_reg\" for hierarchy \"mem_add_reg:add_Reg\"" {  } { { "../Processor/processor.vhdl" "add_Reg" { Text "C:/Users/T.O/Documents/GitHub/EPO3/EPO-3/Processor/processor.vhdl" 771 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1610801145565 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "c mem_add_reg.vhdl(27) " "Verilog HDL or VHDL warning at mem_add_reg.vhdl(27): object \"c\" assigned a value but never read" {  } { { "../Processor/Memory_Interface/mem_add_reg.vhdl" "" { Text "C:/Users/T.O/Documents/GitHub/EPO3/EPO-3/Processor/Memory_Interface/mem_add_reg.vhdl" 27 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1610801145566 "|processor|mem_add_reg:add_Reg"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mem_data_reg mem_data_reg:data_reg " "Elaborating entity \"mem_data_reg\" for hierarchy \"mem_data_reg:data_reg\"" {  } { { "../Processor/processor.vhdl" "data_reg" { Text "C:/Users/T.O/Documents/GitHub/EPO3/EPO-3/Processor/processor.vhdl" 785 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1610801145568 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "status_register status_register:flag_reg " "Elaborating entity \"status_register\" for hierarchy \"status_register:flag_reg\"" {  } { { "../Processor/processor.vhdl" "flag_reg" { Text "C:/Users/T.O/Documents/GitHub/EPO3/EPO-3/Processor/processor.vhdl" 799 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1610801145573 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pass pass:pass_sb_db " "Elaborating entity \"pass\" for hierarchy \"pass:pass_sb_db\"" {  } { { "../Processor/processor.vhdl" "pass_sb_db" { Text "C:/Users/T.O/Documents/GitHub/EPO3/EPO-3/Processor/processor.vhdl" 856 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1610801145578 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "open_drain_ADH open_drain_ADH:od_adh " "Elaborating entity \"open_drain_ADH\" for hierarchy \"open_drain_ADH:od_adh\"" {  } { { "../Processor/processor.vhdl" "od_adh" { Text "C:/Users/T.O/Documents/GitHub/EPO3/EPO-3/Processor/processor.vhdl" 908 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1610801145582 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "open_drain_ADL open_drain_ADL:od_adl " "Elaborating entity \"open_drain_ADL\" for hierarchy \"open_drain_ADL:od_adl\"" {  } { { "../Processor/processor.vhdl" "od_adl" { Text "C:/Users/T.O/Documents/GitHub/EPO3/EPO-3/Processor/processor.vhdl" 914 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1610801145585 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "stack_pointer stack_pointer:stk_point " "Elaborating entity \"stack_pointer\" for hierarchy \"stack_pointer:stk_point\"" {  } { { "../Processor/processor.vhdl" "stk_point" { Text "C:/Users/T.O/Documents/GitHub/EPO3/EPO-3/Processor/processor.vhdl" 920 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1610801145588 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "interr_res interr_res:int_ctl " "Elaborating entity \"interr_res\" for hierarchy \"interr_res:int_ctl\"" {  } { { "../Processor/processor.vhdl" "int_ctl" { Text "C:/Users/T.O/Documents/GitHub/EPO3/EPO-3/Processor/processor.vhdl" 932 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1610801145590 ""}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "irq2 interrupt_reset_control.vhdl(168) " "VHDL Process Statement warning at interrupt_reset_control.vhdl(168): inferring latch(es) for signal or variable \"irq2\", which holds its previous value in one or more paths through the process" {  } { { "../Processor/Control/InterruptControl/Fixed/interrupt_reset_control.vhdl" "" { Text "C:/Users/T.O/Documents/GitHub/EPO3/EPO-3/Processor/Control/InterruptControl/Fixed/interrupt_reset_control.vhdl" 168 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Quartus II" 0 -1 1610801145592 "|processor|interr_res:int_ctl"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "nmi2 interrupt_reset_control.vhdl(168) " "VHDL Process Statement warning at interrupt_reset_control.vhdl(168): inferring latch(es) for signal or variable \"nmi2\", which holds its previous value in one or more paths through the process" {  } { { "../Processor/Control/InterruptControl/Fixed/interrupt_reset_control.vhdl" "" { Text "C:/Users/T.O/Documents/GitHub/EPO3/EPO-3/Processor/Control/InterruptControl/Fixed/interrupt_reset_control.vhdl" 168 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Quartus II" 0 -1 1610801145592 "|processor|interr_res:int_ctl"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "nmi2 interrupt_reset_control.vhdl(168) " "Inferred latch for \"nmi2\" at interrupt_reset_control.vhdl(168)" {  } { { "../Processor/Control/InterruptControl/Fixed/interrupt_reset_control.vhdl" "" { Text "C:/Users/T.O/Documents/GitHub/EPO3/EPO-3/Processor/Control/InterruptControl/Fixed/interrupt_reset_control.vhdl" 168 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1610801145593 "|processor|interr_res:int_ctl"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "irq2 interrupt_reset_control.vhdl(168) " "Inferred latch for \"irq2\" at interrupt_reset_control.vhdl(168)" {  } { { "../Processor/Control/InterruptControl/Fixed/interrupt_reset_control.vhdl" "" { Text "C:/Users/T.O/Documents/GitHub/EPO3/EPO-3/Processor/Control/InterruptControl/Fixed/interrupt_reset_control.vhdl" 168 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1610801145593 "|processor|interr_res:int_ctl"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "predecode_register predecode_register:pre_reg " "Elaborating entity \"predecode_register\" for hierarchy \"predecode_register:pre_reg\"" {  } { { "../Processor/processor.vhdl" "pre_reg" { Text "C:/Users/T.O/Documents/GitHub/EPO3/EPO-3/Processor/processor.vhdl" 955 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1610801145612 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "predecode_logic predecode_logic:pr_logic " "Elaborating entity \"predecode_logic\" for hierarchy \"predecode_logic:pr_logic\"" {  } { { "../Processor/processor.vhdl" "pr_logic" { Text "C:/Users/T.O/Documents/GitHub/EPO3/EPO-3/Processor/processor.vhdl" 963 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1610801145615 ""}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "cycles predecode_logic.vhdl(23) " "VHDL Process Statement warning at predecode_logic.vhdl(23): inferring latch(es) for signal or variable \"cycles\", which holds its previous value in one or more paths through the process" {  } { { "../Processor/Control/Predecode/predecode_logic.vhdl" "" { Text "C:/Users/T.O/Documents/GitHub/EPO3/EPO-3/Processor/Control/Predecode/predecode_logic.vhdl" 23 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Quartus II" 0 -1 1610801145616 "|processor|predecode_logic:pr_logic"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cycles\[0\] predecode_logic.vhdl(23) " "Inferred latch for \"cycles\[0\]\" at predecode_logic.vhdl(23)" {  } { { "../Processor/Control/Predecode/predecode_logic.vhdl" "" { Text "C:/Users/T.O/Documents/GitHub/EPO3/EPO-3/Processor/Control/Predecode/predecode_logic.vhdl" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1610801145617 "|processor|predecode_logic:pr_logic"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cycles\[1\] predecode_logic.vhdl(23) " "Inferred latch for \"cycles\[1\]\" at predecode_logic.vhdl(23)" {  } { { "../Processor/Control/Predecode/predecode_logic.vhdl" "" { Text "C:/Users/T.O/Documents/GitHub/EPO3/EPO-3/Processor/Control/Predecode/predecode_logic.vhdl" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1610801145617 "|processor|predecode_logic:pr_logic"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cycles\[2\] predecode_logic.vhdl(23) " "Inferred latch for \"cycles\[2\]\" at predecode_logic.vhdl(23)" {  } { { "../Processor/Control/Predecode/predecode_logic.vhdl" "" { Text "C:/Users/T.O/Documents/GitHub/EPO3/EPO-3/Processor/Control/Predecode/predecode_logic.vhdl" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1610801145617 "|processor|predecode_logic:pr_logic"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "intruction_reg intruction_reg:ins_reg " "Elaborating entity \"intruction_reg\" for hierarchy \"intruction_reg:ins_reg\"" {  } { { "../Processor/processor.vhdl" "ins_reg" { Text "C:/Users/T.O/Documents/GitHub/EPO3/EPO-3/Processor/processor.vhdl" 974 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1610801145626 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "instruction_decoder instruction_decoder:instruction_dec " "Elaborating entity \"instruction_decoder\" for hierarchy \"instruction_decoder:instruction_dec\"" {  } { { "../Processor/processor.vhdl" "instruction_dec" { Text "C:/Users/T.O/Documents/GitHub/EPO3/EPO-3/Processor/processor.vhdl" 985 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1610801145629 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "ir_in instruction_decoder.vhdl(41) " "VHDL Process Statement warning at instruction_decoder.vhdl(41): signal \"ir_in\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../Processor/Control/instruction_decoder.vhdl" "" { Text "C:/Users/T.O/Documents/GitHub/EPO3/EPO-3/Processor/Control/instruction_decoder.vhdl" 41 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1610801145631 "|processor|instruction_decoder:instruction_dec"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "ir_in instruction_decoder.vhdl(45) " "VHDL Process Statement warning at instruction_decoder.vhdl(45): signal \"ir_in\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../Processor/Control/instruction_decoder.vhdl" "" { Text "C:/Users/T.O/Documents/GitHub/EPO3/EPO-3/Processor/Control/instruction_decoder.vhdl" 45 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1610801145631 "|processor|instruction_decoder:instruction_dec"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "ir_in instruction_decoder.vhdl(49) " "VHDL Process Statement warning at instruction_decoder.vhdl(49): signal \"ir_in\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../Processor/Control/instruction_decoder.vhdl" "" { Text "C:/Users/T.O/Documents/GitHub/EPO3/EPO-3/Processor/Control/instruction_decoder.vhdl" 49 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1610801145631 "|processor|instruction_decoder:instruction_dec"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "ir_in instruction_decoder.vhdl(127) " "VHDL Process Statement warning at instruction_decoder.vhdl(127): signal \"ir_in\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../Processor/Control/instruction_decoder.vhdl" "" { Text "C:/Users/T.O/Documents/GitHub/EPO3/EPO-3/Processor/Control/instruction_decoder.vhdl" 127 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1610801145631 "|processor|instruction_decoder:instruction_dec"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "ir_in instruction_decoder.vhdl(224) " "VHDL Process Statement warning at instruction_decoder.vhdl(224): signal \"ir_in\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../Processor/Control/instruction_decoder.vhdl" "" { Text "C:/Users/T.O/Documents/GitHub/EPO3/EPO-3/Processor/Control/instruction_decoder.vhdl" 224 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1610801145631 "|processor|instruction_decoder:instruction_dec"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "ir_in instruction_decoder.vhdl(306) " "VHDL Process Statement warning at instruction_decoder.vhdl(306): signal \"ir_in\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../Processor/Control/instruction_decoder.vhdl" "" { Text "C:/Users/T.O/Documents/GitHub/EPO3/EPO-3/Processor/Control/instruction_decoder.vhdl" 306 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1610801145632 "|processor|instruction_decoder:instruction_dec"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "ir_in instruction_decoder.vhdl(350) " "VHDL Process Statement warning at instruction_decoder.vhdl(350): signal \"ir_in\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../Processor/Control/instruction_decoder.vhdl" "" { Text "C:/Users/T.O/Documents/GitHub/EPO3/EPO-3/Processor/Control/instruction_decoder.vhdl" 350 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1610801145632 "|processor|instruction_decoder:instruction_dec"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "ir_in instruction_decoder.vhdl(438) " "VHDL Process Statement warning at instruction_decoder.vhdl(438): signal \"ir_in\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../Processor/Control/instruction_decoder.vhdl" "" { Text "C:/Users/T.O/Documents/GitHub/EPO3/EPO-3/Processor/Control/instruction_decoder.vhdl" 438 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1610801145632 "|processor|instruction_decoder:instruction_dec"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "ir_in instruction_decoder.vhdl(547) " "VHDL Process Statement warning at instruction_decoder.vhdl(547): signal \"ir_in\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../Processor/Control/instruction_decoder.vhdl" "" { Text "C:/Users/T.O/Documents/GitHub/EPO3/EPO-3/Processor/Control/instruction_decoder.vhdl" 547 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1610801145632 "|processor|instruction_decoder:instruction_dec"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "ir_in instruction_decoder.vhdl(631) " "VHDL Process Statement warning at instruction_decoder.vhdl(631): signal \"ir_in\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../Processor/Control/instruction_decoder.vhdl" "" { Text "C:/Users/T.O/Documents/GitHub/EPO3/EPO-3/Processor/Control/instruction_decoder.vhdl" 631 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1610801145632 "|processor|instruction_decoder:instruction_dec"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "ir_in instruction_decoder.vhdl(720) " "VHDL Process Statement warning at instruction_decoder.vhdl(720): signal \"ir_in\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../Processor/Control/instruction_decoder.vhdl" "" { Text "C:/Users/T.O/Documents/GitHub/EPO3/EPO-3/Processor/Control/instruction_decoder.vhdl" 720 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1610801145632 "|processor|instruction_decoder:instruction_dec"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "ir_in instruction_decoder.vhdl(723) " "VHDL Process Statement warning at instruction_decoder.vhdl(723): signal \"ir_in\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../Processor/Control/instruction_decoder.vhdl" "" { Text "C:/Users/T.O/Documents/GitHub/EPO3/EPO-3/Processor/Control/instruction_decoder.vhdl" 723 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1610801145632 "|processor|instruction_decoder:instruction_dec"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "ir_in instruction_decoder.vhdl(865) " "VHDL Process Statement warning at instruction_decoder.vhdl(865): signal \"ir_in\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../Processor/Control/instruction_decoder.vhdl" "" { Text "C:/Users/T.O/Documents/GitHub/EPO3/EPO-3/Processor/Control/instruction_decoder.vhdl" 865 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1610801145632 "|processor|instruction_decoder:instruction_dec"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "ir_in instruction_decoder.vhdl(1007) " "VHDL Process Statement warning at instruction_decoder.vhdl(1007): signal \"ir_in\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../Processor/Control/instruction_decoder.vhdl" "" { Text "C:/Users/T.O/Documents/GitHub/EPO3/EPO-3/Processor/Control/instruction_decoder.vhdl" 1007 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1610801145632 "|processor|instruction_decoder:instruction_dec"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "ir_in instruction_decoder.vhdl(1148) " "VHDL Process Statement warning at instruction_decoder.vhdl(1148): signal \"ir_in\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../Processor/Control/instruction_decoder.vhdl" "" { Text "C:/Users/T.O/Documents/GitHub/EPO3/EPO-3/Processor/Control/instruction_decoder.vhdl" 1148 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1610801145632 "|processor|instruction_decoder:instruction_dec"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "cin instruction_decoder.vhdl(1182) " "VHDL Process Statement warning at instruction_decoder.vhdl(1182): signal \"cin\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../Processor/Control/instruction_decoder.vhdl" "" { Text "C:/Users/T.O/Documents/GitHub/EPO3/EPO-3/Processor/Control/instruction_decoder.vhdl" 1182 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1610801145632 "|processor|instruction_decoder:instruction_dec"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "cin instruction_decoder.vhdl(1198) " "VHDL Process Statement warning at instruction_decoder.vhdl(1198): signal \"cin\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../Processor/Control/instruction_decoder.vhdl" "" { Text "C:/Users/T.O/Documents/GitHub/EPO3/EPO-3/Processor/Control/instruction_decoder.vhdl" 1198 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1610801145632 "|processor|instruction_decoder:instruction_dec"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "ir_in instruction_decoder.vhdl(1298) " "VHDL Process Statement warning at instruction_decoder.vhdl(1298): signal \"ir_in\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../Processor/Control/instruction_decoder.vhdl" "" { Text "C:/Users/T.O/Documents/GitHub/EPO3/EPO-3/Processor/Control/instruction_decoder.vhdl" 1298 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1610801145632 "|processor|instruction_decoder:instruction_dec"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "ir_in instruction_decoder.vhdl(1432) " "VHDL Process Statement warning at instruction_decoder.vhdl(1432): signal \"ir_in\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../Processor/Control/instruction_decoder.vhdl" "" { Text "C:/Users/T.O/Documents/GitHub/EPO3/EPO-3/Processor/Control/instruction_decoder.vhdl" 1432 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1610801145632 "|processor|instruction_decoder:instruction_dec"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "ir_in instruction_decoder.vhdl(1575) " "VHDL Process Statement warning at instruction_decoder.vhdl(1575): signal \"ir_in\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../Processor/Control/instruction_decoder.vhdl" "" { Text "C:/Users/T.O/Documents/GitHub/EPO3/EPO-3/Processor/Control/instruction_decoder.vhdl" 1575 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1610801145632 "|processor|instruction_decoder:instruction_dec"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "ir_in instruction_decoder.vhdl(1714) " "VHDL Process Statement warning at instruction_decoder.vhdl(1714): signal \"ir_in\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../Processor/Control/instruction_decoder.vhdl" "" { Text "C:/Users/T.O/Documents/GitHub/EPO3/EPO-3/Processor/Control/instruction_decoder.vhdl" 1714 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1610801145632 "|processor|instruction_decoder:instruction_dec"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "ir_in instruction_decoder.vhdl(1861) " "VHDL Process Statement warning at instruction_decoder.vhdl(1861): signal \"ir_in\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../Processor/Control/instruction_decoder.vhdl" "" { Text "C:/Users/T.O/Documents/GitHub/EPO3/EPO-3/Processor/Control/instruction_decoder.vhdl" 1861 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1610801145632 "|processor|instruction_decoder:instruction_dec"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "ir_in instruction_decoder.vhdl(1864) " "VHDL Process Statement warning at instruction_decoder.vhdl(1864): signal \"ir_in\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../Processor/Control/instruction_decoder.vhdl" "" { Text "C:/Users/T.O/Documents/GitHub/EPO3/EPO-3/Processor/Control/instruction_decoder.vhdl" 1864 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1610801145632 "|processor|instruction_decoder:instruction_dec"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "ir_in instruction_decoder.vhdl(1970) " "VHDL Process Statement warning at instruction_decoder.vhdl(1970): signal \"ir_in\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../Processor/Control/instruction_decoder.vhdl" "" { Text "C:/Users/T.O/Documents/GitHub/EPO3/EPO-3/Processor/Control/instruction_decoder.vhdl" 1970 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1610801145633 "|processor|instruction_decoder:instruction_dec"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "ir_in instruction_decoder.vhdl(2076) " "VHDL Process Statement warning at instruction_decoder.vhdl(2076): signal \"ir_in\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../Processor/Control/instruction_decoder.vhdl" "" { Text "C:/Users/T.O/Documents/GitHub/EPO3/EPO-3/Processor/Control/instruction_decoder.vhdl" 2076 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1610801145633 "|processor|instruction_decoder:instruction_dec"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "ir_in instruction_decoder.vhdl(2182) " "VHDL Process Statement warning at instruction_decoder.vhdl(2182): signal \"ir_in\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../Processor/Control/instruction_decoder.vhdl" "" { Text "C:/Users/T.O/Documents/GitHub/EPO3/EPO-3/Processor/Control/instruction_decoder.vhdl" 2182 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1610801145633 "|processor|instruction_decoder:instruction_dec"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "ir_in instruction_decoder.vhdl(2288) " "VHDL Process Statement warning at instruction_decoder.vhdl(2288): signal \"ir_in\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../Processor/Control/instruction_decoder.vhdl" "" { Text "C:/Users/T.O/Documents/GitHub/EPO3/EPO-3/Processor/Control/instruction_decoder.vhdl" 2288 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1610801145633 "|processor|instruction_decoder:instruction_dec"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "ir_in instruction_decoder.vhdl(2361) " "VHDL Process Statement warning at instruction_decoder.vhdl(2361): signal \"ir_in\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../Processor/Control/instruction_decoder.vhdl" "" { Text "C:/Users/T.O/Documents/GitHub/EPO3/EPO-3/Processor/Control/instruction_decoder.vhdl" 2361 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1610801145633 "|processor|instruction_decoder:instruction_dec"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "ir_in instruction_decoder.vhdl(2469) " "VHDL Process Statement warning at instruction_decoder.vhdl(2469): signal \"ir_in\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../Processor/Control/instruction_decoder.vhdl" "" { Text "C:/Users/T.O/Documents/GitHub/EPO3/EPO-3/Processor/Control/instruction_decoder.vhdl" 2469 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1610801145633 "|processor|instruction_decoder:instruction_dec"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "ir_in instruction_decoder.vhdl(2572) " "VHDL Process Statement warning at instruction_decoder.vhdl(2572): signal \"ir_in\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../Processor/Control/instruction_decoder.vhdl" "" { Text "C:/Users/T.O/Documents/GitHub/EPO3/EPO-3/Processor/Control/instruction_decoder.vhdl" 2572 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1610801145633 "|processor|instruction_decoder:instruction_dec"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "r_w instruction_decoder.vhdl(38) " "VHDL Process Statement warning at instruction_decoder.vhdl(38): inferring latch(es) for signal or variable \"r_w\", which holds its previous value in one or more paths through the process" {  } { { "../Processor/Control/instruction_decoder.vhdl" "" { Text "C:/Users/T.O/Documents/GitHub/EPO3/EPO-3/Processor/Control/instruction_decoder.vhdl" 38 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Quartus II" 0 -1 1610801145633 "|processor|instruction_decoder:instruction_dec"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "control_out instruction_decoder.vhdl(38) " "VHDL Process Statement warning at instruction_decoder.vhdl(38): inferring latch(es) for signal or variable \"control_out\", which holds its previous value in one or more paths through the process" {  } { { "../Processor/Control/instruction_decoder.vhdl" "" { Text "C:/Users/T.O/Documents/GitHub/EPO3/EPO-3/Processor/Control/instruction_decoder.vhdl" 38 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Quartus II" 0 -1 1610801145633 "|processor|instruction_decoder:instruction_dec"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "control_out\[0\] instruction_decoder.vhdl(38) " "Inferred latch for \"control_out\[0\]\" at instruction_decoder.vhdl(38)" {  } { { "../Processor/Control/instruction_decoder.vhdl" "" { Text "C:/Users/T.O/Documents/GitHub/EPO3/EPO-3/Processor/Control/instruction_decoder.vhdl" 38 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1610801145633 "|processor|instruction_decoder:instruction_dec"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "control_out\[1\] instruction_decoder.vhdl(38) " "Inferred latch for \"control_out\[1\]\" at instruction_decoder.vhdl(38)" {  } { { "../Processor/Control/instruction_decoder.vhdl" "" { Text "C:/Users/T.O/Documents/GitHub/EPO3/EPO-3/Processor/Control/instruction_decoder.vhdl" 38 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1610801145633 "|processor|instruction_decoder:instruction_dec"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "control_out\[2\] instruction_decoder.vhdl(38) " "Inferred latch for \"control_out\[2\]\" at instruction_decoder.vhdl(38)" {  } { { "../Processor/Control/instruction_decoder.vhdl" "" { Text "C:/Users/T.O/Documents/GitHub/EPO3/EPO-3/Processor/Control/instruction_decoder.vhdl" 38 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1610801145633 "|processor|instruction_decoder:instruction_dec"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "control_out\[3\] instruction_decoder.vhdl(38) " "Inferred latch for \"control_out\[3\]\" at instruction_decoder.vhdl(38)" {  } { { "../Processor/Control/instruction_decoder.vhdl" "" { Text "C:/Users/T.O/Documents/GitHub/EPO3/EPO-3/Processor/Control/instruction_decoder.vhdl" 38 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1610801145634 "|processor|instruction_decoder:instruction_dec"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "control_out\[4\] instruction_decoder.vhdl(38) " "Inferred latch for \"control_out\[4\]\" at instruction_decoder.vhdl(38)" {  } { { "../Processor/Control/instruction_decoder.vhdl" "" { Text "C:/Users/T.O/Documents/GitHub/EPO3/EPO-3/Processor/Control/instruction_decoder.vhdl" 38 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1610801145634 "|processor|instruction_decoder:instruction_dec"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "control_out\[5\] instruction_decoder.vhdl(38) " "Inferred latch for \"control_out\[5\]\" at instruction_decoder.vhdl(38)" {  } { { "../Processor/Control/instruction_decoder.vhdl" "" { Text "C:/Users/T.O/Documents/GitHub/EPO3/EPO-3/Processor/Control/instruction_decoder.vhdl" 38 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1610801145634 "|processor|instruction_decoder:instruction_dec"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "control_out\[6\] instruction_decoder.vhdl(38) " "Inferred latch for \"control_out\[6\]\" at instruction_decoder.vhdl(38)" {  } { { "../Processor/Control/instruction_decoder.vhdl" "" { Text "C:/Users/T.O/Documents/GitHub/EPO3/EPO-3/Processor/Control/instruction_decoder.vhdl" 38 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1610801145634 "|processor|instruction_decoder:instruction_dec"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "control_out\[7\] instruction_decoder.vhdl(38) " "Inferred latch for \"control_out\[7\]\" at instruction_decoder.vhdl(38)" {  } { { "../Processor/Control/instruction_decoder.vhdl" "" { Text "C:/Users/T.O/Documents/GitHub/EPO3/EPO-3/Processor/Control/instruction_decoder.vhdl" 38 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1610801145634 "|processor|instruction_decoder:instruction_dec"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "control_out\[8\] instruction_decoder.vhdl(38) " "Inferred latch for \"control_out\[8\]\" at instruction_decoder.vhdl(38)" {  } { { "../Processor/Control/instruction_decoder.vhdl" "" { Text "C:/Users/T.O/Documents/GitHub/EPO3/EPO-3/Processor/Control/instruction_decoder.vhdl" 38 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1610801145634 "|processor|instruction_decoder:instruction_dec"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "control_out\[9\] instruction_decoder.vhdl(38) " "Inferred latch for \"control_out\[9\]\" at instruction_decoder.vhdl(38)" {  } { { "../Processor/Control/instruction_decoder.vhdl" "" { Text "C:/Users/T.O/Documents/GitHub/EPO3/EPO-3/Processor/Control/instruction_decoder.vhdl" 38 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1610801145634 "|processor|instruction_decoder:instruction_dec"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "control_out\[10\] instruction_decoder.vhdl(38) " "Inferred latch for \"control_out\[10\]\" at instruction_decoder.vhdl(38)" {  } { { "../Processor/Control/instruction_decoder.vhdl" "" { Text "C:/Users/T.O/Documents/GitHub/EPO3/EPO-3/Processor/Control/instruction_decoder.vhdl" 38 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1610801145634 "|processor|instruction_decoder:instruction_dec"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "control_out\[11\] instruction_decoder.vhdl(38) " "Inferred latch for \"control_out\[11\]\" at instruction_decoder.vhdl(38)" {  } { { "../Processor/Control/instruction_decoder.vhdl" "" { Text "C:/Users/T.O/Documents/GitHub/EPO3/EPO-3/Processor/Control/instruction_decoder.vhdl" 38 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1610801145634 "|processor|instruction_decoder:instruction_dec"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "control_out\[12\] instruction_decoder.vhdl(38) " "Inferred latch for \"control_out\[12\]\" at instruction_decoder.vhdl(38)" {  } { { "../Processor/Control/instruction_decoder.vhdl" "" { Text "C:/Users/T.O/Documents/GitHub/EPO3/EPO-3/Processor/Control/instruction_decoder.vhdl" 38 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1610801145634 "|processor|instruction_decoder:instruction_dec"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "control_out\[13\] instruction_decoder.vhdl(38) " "Inferred latch for \"control_out\[13\]\" at instruction_decoder.vhdl(38)" {  } { { "../Processor/Control/instruction_decoder.vhdl" "" { Text "C:/Users/T.O/Documents/GitHub/EPO3/EPO-3/Processor/Control/instruction_decoder.vhdl" 38 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1610801145634 "|processor|instruction_decoder:instruction_dec"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "control_out\[14\] instruction_decoder.vhdl(38) " "Inferred latch for \"control_out\[14\]\" at instruction_decoder.vhdl(38)" {  } { { "../Processor/Control/instruction_decoder.vhdl" "" { Text "C:/Users/T.O/Documents/GitHub/EPO3/EPO-3/Processor/Control/instruction_decoder.vhdl" 38 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1610801145634 "|processor|instruction_decoder:instruction_dec"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "control_out\[15\] instruction_decoder.vhdl(38) " "Inferred latch for \"control_out\[15\]\" at instruction_decoder.vhdl(38)" {  } { { "../Processor/Control/instruction_decoder.vhdl" "" { Text "C:/Users/T.O/Documents/GitHub/EPO3/EPO-3/Processor/Control/instruction_decoder.vhdl" 38 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1610801145634 "|processor|instruction_decoder:instruction_dec"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "control_out\[16\] instruction_decoder.vhdl(38) " "Inferred latch for \"control_out\[16\]\" at instruction_decoder.vhdl(38)" {  } { { "../Processor/Control/instruction_decoder.vhdl" "" { Text "C:/Users/T.O/Documents/GitHub/EPO3/EPO-3/Processor/Control/instruction_decoder.vhdl" 38 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1610801145634 "|processor|instruction_decoder:instruction_dec"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "control_out\[17\] instruction_decoder.vhdl(38) " "Inferred latch for \"control_out\[17\]\" at instruction_decoder.vhdl(38)" {  } { { "../Processor/Control/instruction_decoder.vhdl" "" { Text "C:/Users/T.O/Documents/GitHub/EPO3/EPO-3/Processor/Control/instruction_decoder.vhdl" 38 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1610801145634 "|processor|instruction_decoder:instruction_dec"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "control_out\[18\] instruction_decoder.vhdl(38) " "Inferred latch for \"control_out\[18\]\" at instruction_decoder.vhdl(38)" {  } { { "../Processor/Control/instruction_decoder.vhdl" "" { Text "C:/Users/T.O/Documents/GitHub/EPO3/EPO-3/Processor/Control/instruction_decoder.vhdl" 38 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1610801145634 "|processor|instruction_decoder:instruction_dec"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "control_out\[19\] instruction_decoder.vhdl(38) " "Inferred latch for \"control_out\[19\]\" at instruction_decoder.vhdl(38)" {  } { { "../Processor/Control/instruction_decoder.vhdl" "" { Text "C:/Users/T.O/Documents/GitHub/EPO3/EPO-3/Processor/Control/instruction_decoder.vhdl" 38 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1610801145634 "|processor|instruction_decoder:instruction_dec"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "control_out\[20\] instruction_decoder.vhdl(38) " "Inferred latch for \"control_out\[20\]\" at instruction_decoder.vhdl(38)" {  } { { "../Processor/Control/instruction_decoder.vhdl" "" { Text "C:/Users/T.O/Documents/GitHub/EPO3/EPO-3/Processor/Control/instruction_decoder.vhdl" 38 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1610801145635 "|processor|instruction_decoder:instruction_dec"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "control_out\[21\] instruction_decoder.vhdl(38) " "Inferred latch for \"control_out\[21\]\" at instruction_decoder.vhdl(38)" {  } { { "../Processor/Control/instruction_decoder.vhdl" "" { Text "C:/Users/T.O/Documents/GitHub/EPO3/EPO-3/Processor/Control/instruction_decoder.vhdl" 38 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1610801145635 "|processor|instruction_decoder:instruction_dec"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "control_out\[22\] instruction_decoder.vhdl(38) " "Inferred latch for \"control_out\[22\]\" at instruction_decoder.vhdl(38)" {  } { { "../Processor/Control/instruction_decoder.vhdl" "" { Text "C:/Users/T.O/Documents/GitHub/EPO3/EPO-3/Processor/Control/instruction_decoder.vhdl" 38 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1610801145635 "|processor|instruction_decoder:instruction_dec"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "control_out\[23\] instruction_decoder.vhdl(38) " "Inferred latch for \"control_out\[23\]\" at instruction_decoder.vhdl(38)" {  } { { "../Processor/Control/instruction_decoder.vhdl" "" { Text "C:/Users/T.O/Documents/GitHub/EPO3/EPO-3/Processor/Control/instruction_decoder.vhdl" 38 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1610801145635 "|processor|instruction_decoder:instruction_dec"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "control_out\[24\] instruction_decoder.vhdl(38) " "Inferred latch for \"control_out\[24\]\" at instruction_decoder.vhdl(38)" {  } { { "../Processor/Control/instruction_decoder.vhdl" "" { Text "C:/Users/T.O/Documents/GitHub/EPO3/EPO-3/Processor/Control/instruction_decoder.vhdl" 38 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1610801145635 "|processor|instruction_decoder:instruction_dec"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "control_out\[25\] instruction_decoder.vhdl(38) " "Inferred latch for \"control_out\[25\]\" at instruction_decoder.vhdl(38)" {  } { { "../Processor/Control/instruction_decoder.vhdl" "" { Text "C:/Users/T.O/Documents/GitHub/EPO3/EPO-3/Processor/Control/instruction_decoder.vhdl" 38 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1610801145635 "|processor|instruction_decoder:instruction_dec"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "control_out\[26\] instruction_decoder.vhdl(38) " "Inferred latch for \"control_out\[26\]\" at instruction_decoder.vhdl(38)" {  } { { "../Processor/Control/instruction_decoder.vhdl" "" { Text "C:/Users/T.O/Documents/GitHub/EPO3/EPO-3/Processor/Control/instruction_decoder.vhdl" 38 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1610801145635 "|processor|instruction_decoder:instruction_dec"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "control_out\[27\] instruction_decoder.vhdl(38) " "Inferred latch for \"control_out\[27\]\" at instruction_decoder.vhdl(38)" {  } { { "../Processor/Control/instruction_decoder.vhdl" "" { Text "C:/Users/T.O/Documents/GitHub/EPO3/EPO-3/Processor/Control/instruction_decoder.vhdl" 38 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1610801145635 "|processor|instruction_decoder:instruction_dec"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "control_out\[28\] instruction_decoder.vhdl(38) " "Inferred latch for \"control_out\[28\]\" at instruction_decoder.vhdl(38)" {  } { { "../Processor/Control/instruction_decoder.vhdl" "" { Text "C:/Users/T.O/Documents/GitHub/EPO3/EPO-3/Processor/Control/instruction_decoder.vhdl" 38 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1610801145635 "|processor|instruction_decoder:instruction_dec"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "control_out\[29\] instruction_decoder.vhdl(38) " "Inferred latch for \"control_out\[29\]\" at instruction_decoder.vhdl(38)" {  } { { "../Processor/Control/instruction_decoder.vhdl" "" { Text "C:/Users/T.O/Documents/GitHub/EPO3/EPO-3/Processor/Control/instruction_decoder.vhdl" 38 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1610801145635 "|processor|instruction_decoder:instruction_dec"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "control_out\[30\] instruction_decoder.vhdl(38) " "Inferred latch for \"control_out\[30\]\" at instruction_decoder.vhdl(38)" {  } { { "../Processor/Control/instruction_decoder.vhdl" "" { Text "C:/Users/T.O/Documents/GitHub/EPO3/EPO-3/Processor/Control/instruction_decoder.vhdl" 38 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1610801145635 "|processor|instruction_decoder:instruction_dec"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "control_out\[31\] instruction_decoder.vhdl(38) " "Inferred latch for \"control_out\[31\]\" at instruction_decoder.vhdl(38)" {  } { { "../Processor/Control/instruction_decoder.vhdl" "" { Text "C:/Users/T.O/Documents/GitHub/EPO3/EPO-3/Processor/Control/instruction_decoder.vhdl" 38 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1610801145635 "|processor|instruction_decoder:instruction_dec"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "control_out\[32\] instruction_decoder.vhdl(38) " "Inferred latch for \"control_out\[32\]\" at instruction_decoder.vhdl(38)" {  } { { "../Processor/Control/instruction_decoder.vhdl" "" { Text "C:/Users/T.O/Documents/GitHub/EPO3/EPO-3/Processor/Control/instruction_decoder.vhdl" 38 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1610801145635 "|processor|instruction_decoder:instruction_dec"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "control_out\[33\] instruction_decoder.vhdl(38) " "Inferred latch for \"control_out\[33\]\" at instruction_decoder.vhdl(38)" {  } { { "../Processor/Control/instruction_decoder.vhdl" "" { Text "C:/Users/T.O/Documents/GitHub/EPO3/EPO-3/Processor/Control/instruction_decoder.vhdl" 38 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1610801145635 "|processor|instruction_decoder:instruction_dec"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "control_out\[34\] instruction_decoder.vhdl(38) " "Inferred latch for \"control_out\[34\]\" at instruction_decoder.vhdl(38)" {  } { { "../Processor/Control/instruction_decoder.vhdl" "" { Text "C:/Users/T.O/Documents/GitHub/EPO3/EPO-3/Processor/Control/instruction_decoder.vhdl" 38 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1610801145635 "|processor|instruction_decoder:instruction_dec"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "control_out\[35\] instruction_decoder.vhdl(38) " "Inferred latch for \"control_out\[35\]\" at instruction_decoder.vhdl(38)" {  } { { "../Processor/Control/instruction_decoder.vhdl" "" { Text "C:/Users/T.O/Documents/GitHub/EPO3/EPO-3/Processor/Control/instruction_decoder.vhdl" 38 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1610801145635 "|processor|instruction_decoder:instruction_dec"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "control_out\[36\] instruction_decoder.vhdl(38) " "Inferred latch for \"control_out\[36\]\" at instruction_decoder.vhdl(38)" {  } { { "../Processor/Control/instruction_decoder.vhdl" "" { Text "C:/Users/T.O/Documents/GitHub/EPO3/EPO-3/Processor/Control/instruction_decoder.vhdl" 38 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1610801145635 "|processor|instruction_decoder:instruction_dec"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "control_out\[37\] instruction_decoder.vhdl(38) " "Inferred latch for \"control_out\[37\]\" at instruction_decoder.vhdl(38)" {  } { { "../Processor/Control/instruction_decoder.vhdl" "" { Text "C:/Users/T.O/Documents/GitHub/EPO3/EPO-3/Processor/Control/instruction_decoder.vhdl" 38 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1610801145635 "|processor|instruction_decoder:instruction_dec"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "control_out\[38\] instruction_decoder.vhdl(38) " "Inferred latch for \"control_out\[38\]\" at instruction_decoder.vhdl(38)" {  } { { "../Processor/Control/instruction_decoder.vhdl" "" { Text "C:/Users/T.O/Documents/GitHub/EPO3/EPO-3/Processor/Control/instruction_decoder.vhdl" 38 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1610801145635 "|processor|instruction_decoder:instruction_dec"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "control_out\[39\] instruction_decoder.vhdl(38) " "Inferred latch for \"control_out\[39\]\" at instruction_decoder.vhdl(38)" {  } { { "../Processor/Control/instruction_decoder.vhdl" "" { Text "C:/Users/T.O/Documents/GitHub/EPO3/EPO-3/Processor/Control/instruction_decoder.vhdl" 38 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1610801145636 "|processor|instruction_decoder:instruction_dec"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "control_out\[40\] instruction_decoder.vhdl(38) " "Inferred latch for \"control_out\[40\]\" at instruction_decoder.vhdl(38)" {  } { { "../Processor/Control/instruction_decoder.vhdl" "" { Text "C:/Users/T.O/Documents/GitHub/EPO3/EPO-3/Processor/Control/instruction_decoder.vhdl" 38 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1610801145636 "|processor|instruction_decoder:instruction_dec"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "control_out\[41\] instruction_decoder.vhdl(38) " "Inferred latch for \"control_out\[41\]\" at instruction_decoder.vhdl(38)" {  } { { "../Processor/Control/instruction_decoder.vhdl" "" { Text "C:/Users/T.O/Documents/GitHub/EPO3/EPO-3/Processor/Control/instruction_decoder.vhdl" 38 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1610801145636 "|processor|instruction_decoder:instruction_dec"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "control_out\[42\] instruction_decoder.vhdl(38) " "Inferred latch for \"control_out\[42\]\" at instruction_decoder.vhdl(38)" {  } { { "../Processor/Control/instruction_decoder.vhdl" "" { Text "C:/Users/T.O/Documents/GitHub/EPO3/EPO-3/Processor/Control/instruction_decoder.vhdl" 38 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1610801145636 "|processor|instruction_decoder:instruction_dec"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "control_out\[43\] instruction_decoder.vhdl(38) " "Inferred latch for \"control_out\[43\]\" at instruction_decoder.vhdl(38)" {  } { { "../Processor/Control/instruction_decoder.vhdl" "" { Text "C:/Users/T.O/Documents/GitHub/EPO3/EPO-3/Processor/Control/instruction_decoder.vhdl" 38 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1610801145636 "|processor|instruction_decoder:instruction_dec"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "control_out\[44\] instruction_decoder.vhdl(38) " "Inferred latch for \"control_out\[44\]\" at instruction_decoder.vhdl(38)" {  } { { "../Processor/Control/instruction_decoder.vhdl" "" { Text "C:/Users/T.O/Documents/GitHub/EPO3/EPO-3/Processor/Control/instruction_decoder.vhdl" 38 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1610801145636 "|processor|instruction_decoder:instruction_dec"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "control_out\[45\] instruction_decoder.vhdl(38) " "Inferred latch for \"control_out\[45\]\" at instruction_decoder.vhdl(38)" {  } { { "../Processor/Control/instruction_decoder.vhdl" "" { Text "C:/Users/T.O/Documents/GitHub/EPO3/EPO-3/Processor/Control/instruction_decoder.vhdl" 38 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1610801145636 "|processor|instruction_decoder:instruction_dec"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "control_out\[46\] instruction_decoder.vhdl(38) " "Inferred latch for \"control_out\[46\]\" at instruction_decoder.vhdl(38)" {  } { { "../Processor/Control/instruction_decoder.vhdl" "" { Text "C:/Users/T.O/Documents/GitHub/EPO3/EPO-3/Processor/Control/instruction_decoder.vhdl" 38 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1610801145636 "|processor|instruction_decoder:instruction_dec"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "control_out\[47\] instruction_decoder.vhdl(38) " "Inferred latch for \"control_out\[47\]\" at instruction_decoder.vhdl(38)" {  } { { "../Processor/Control/instruction_decoder.vhdl" "" { Text "C:/Users/T.O/Documents/GitHub/EPO3/EPO-3/Processor/Control/instruction_decoder.vhdl" 38 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1610801145636 "|processor|instruction_decoder:instruction_dec"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "control_out\[48\] instruction_decoder.vhdl(38) " "Inferred latch for \"control_out\[48\]\" at instruction_decoder.vhdl(38)" {  } { { "../Processor/Control/instruction_decoder.vhdl" "" { Text "C:/Users/T.O/Documents/GitHub/EPO3/EPO-3/Processor/Control/instruction_decoder.vhdl" 38 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1610801145636 "|processor|instruction_decoder:instruction_dec"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "control_out\[49\] instruction_decoder.vhdl(38) " "Inferred latch for \"control_out\[49\]\" at instruction_decoder.vhdl(38)" {  } { { "../Processor/Control/instruction_decoder.vhdl" "" { Text "C:/Users/T.O/Documents/GitHub/EPO3/EPO-3/Processor/Control/instruction_decoder.vhdl" 38 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1610801145636 "|processor|instruction_decoder:instruction_dec"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "control_out\[50\] instruction_decoder.vhdl(38) " "Inferred latch for \"control_out\[50\]\" at instruction_decoder.vhdl(38)" {  } { { "../Processor/Control/instruction_decoder.vhdl" "" { Text "C:/Users/T.O/Documents/GitHub/EPO3/EPO-3/Processor/Control/instruction_decoder.vhdl" 38 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1610801145637 "|processor|instruction_decoder:instruction_dec"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "control_out\[51\] instruction_decoder.vhdl(38) " "Inferred latch for \"control_out\[51\]\" at instruction_decoder.vhdl(38)" {  } { { "../Processor/Control/instruction_decoder.vhdl" "" { Text "C:/Users/T.O/Documents/GitHub/EPO3/EPO-3/Processor/Control/instruction_decoder.vhdl" 38 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1610801145637 "|processor|instruction_decoder:instruction_dec"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "control_out\[52\] instruction_decoder.vhdl(38) " "Inferred latch for \"control_out\[52\]\" at instruction_decoder.vhdl(38)" {  } { { "../Processor/Control/instruction_decoder.vhdl" "" { Text "C:/Users/T.O/Documents/GitHub/EPO3/EPO-3/Processor/Control/instruction_decoder.vhdl" 38 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1610801145637 "|processor|instruction_decoder:instruction_dec"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "control_out\[53\] instruction_decoder.vhdl(38) " "Inferred latch for \"control_out\[53\]\" at instruction_decoder.vhdl(38)" {  } { { "../Processor/Control/instruction_decoder.vhdl" "" { Text "C:/Users/T.O/Documents/GitHub/EPO3/EPO-3/Processor/Control/instruction_decoder.vhdl" 38 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1610801145637 "|processor|instruction_decoder:instruction_dec"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "control_out\[54\] instruction_decoder.vhdl(38) " "Inferred latch for \"control_out\[54\]\" at instruction_decoder.vhdl(38)" {  } { { "../Processor/Control/instruction_decoder.vhdl" "" { Text "C:/Users/T.O/Documents/GitHub/EPO3/EPO-3/Processor/Control/instruction_decoder.vhdl" 38 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1610801145637 "|processor|instruction_decoder:instruction_dec"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "control_out\[55\] instruction_decoder.vhdl(38) " "Inferred latch for \"control_out\[55\]\" at instruction_decoder.vhdl(38)" {  } { { "../Processor/Control/instruction_decoder.vhdl" "" { Text "C:/Users/T.O/Documents/GitHub/EPO3/EPO-3/Processor/Control/instruction_decoder.vhdl" 38 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1610801145637 "|processor|instruction_decoder:instruction_dec"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "control_out\[56\] instruction_decoder.vhdl(38) " "Inferred latch for \"control_out\[56\]\" at instruction_decoder.vhdl(38)" {  } { { "../Processor/Control/instruction_decoder.vhdl" "" { Text "C:/Users/T.O/Documents/GitHub/EPO3/EPO-3/Processor/Control/instruction_decoder.vhdl" 38 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1610801145637 "|processor|instruction_decoder:instruction_dec"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "control_out\[57\] instruction_decoder.vhdl(38) " "Inferred latch for \"control_out\[57\]\" at instruction_decoder.vhdl(38)" {  } { { "../Processor/Control/instruction_decoder.vhdl" "" { Text "C:/Users/T.O/Documents/GitHub/EPO3/EPO-3/Processor/Control/instruction_decoder.vhdl" 38 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1610801145637 "|processor|instruction_decoder:instruction_dec"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "control_out\[58\] instruction_decoder.vhdl(38) " "Inferred latch for \"control_out\[58\]\" at instruction_decoder.vhdl(38)" {  } { { "../Processor/Control/instruction_decoder.vhdl" "" { Text "C:/Users/T.O/Documents/GitHub/EPO3/EPO-3/Processor/Control/instruction_decoder.vhdl" 38 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1610801145637 "|processor|instruction_decoder:instruction_dec"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "control_out\[59\] instruction_decoder.vhdl(38) " "Inferred latch for \"control_out\[59\]\" at instruction_decoder.vhdl(38)" {  } { { "../Processor/Control/instruction_decoder.vhdl" "" { Text "C:/Users/T.O/Documents/GitHub/EPO3/EPO-3/Processor/Control/instruction_decoder.vhdl" 38 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1610801145637 "|processor|instruction_decoder:instruction_dec"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "control_out\[60\] instruction_decoder.vhdl(38) " "Inferred latch for \"control_out\[60\]\" at instruction_decoder.vhdl(38)" {  } { { "../Processor/Control/instruction_decoder.vhdl" "" { Text "C:/Users/T.O/Documents/GitHub/EPO3/EPO-3/Processor/Control/instruction_decoder.vhdl" 38 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1610801145637 "|processor|instruction_decoder:instruction_dec"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "control_out\[61\] instruction_decoder.vhdl(38) " "Inferred latch for \"control_out\[61\]\" at instruction_decoder.vhdl(38)" {  } { { "../Processor/Control/instruction_decoder.vhdl" "" { Text "C:/Users/T.O/Documents/GitHub/EPO3/EPO-3/Processor/Control/instruction_decoder.vhdl" 38 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1610801145637 "|processor|instruction_decoder:instruction_dec"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "control_out\[62\] instruction_decoder.vhdl(38) " "Inferred latch for \"control_out\[62\]\" at instruction_decoder.vhdl(38)" {  } { { "../Processor/Control/instruction_decoder.vhdl" "" { Text "C:/Users/T.O/Documents/GitHub/EPO3/EPO-3/Processor/Control/instruction_decoder.vhdl" 38 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1610801145637 "|processor|instruction_decoder:instruction_dec"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "control_out\[63\] instruction_decoder.vhdl(38) " "Inferred latch for \"control_out\[63\]\" at instruction_decoder.vhdl(38)" {  } { { "../Processor/Control/instruction_decoder.vhdl" "" { Text "C:/Users/T.O/Documents/GitHub/EPO3/EPO-3/Processor/Control/instruction_decoder.vhdl" 38 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1610801145637 "|processor|instruction_decoder:instruction_dec"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "control_out\[64\] instruction_decoder.vhdl(38) " "Inferred latch for \"control_out\[64\]\" at instruction_decoder.vhdl(38)" {  } { { "../Processor/Control/instruction_decoder.vhdl" "" { Text "C:/Users/T.O/Documents/GitHub/EPO3/EPO-3/Processor/Control/instruction_decoder.vhdl" 38 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1610801145637 "|processor|instruction_decoder:instruction_dec"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "control_out\[65\] instruction_decoder.vhdl(38) " "Inferred latch for \"control_out\[65\]\" at instruction_decoder.vhdl(38)" {  } { { "../Processor/Control/instruction_decoder.vhdl" "" { Text "C:/Users/T.O/Documents/GitHub/EPO3/EPO-3/Processor/Control/instruction_decoder.vhdl" 38 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1610801145637 "|processor|instruction_decoder:instruction_dec"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "control_out\[66\] instruction_decoder.vhdl(38) " "Inferred latch for \"control_out\[66\]\" at instruction_decoder.vhdl(38)" {  } { { "../Processor/Control/instruction_decoder.vhdl" "" { Text "C:/Users/T.O/Documents/GitHub/EPO3/EPO-3/Processor/Control/instruction_decoder.vhdl" 38 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1610801145637 "|processor|instruction_decoder:instruction_dec"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "control_out\[67\] instruction_decoder.vhdl(38) " "Inferred latch for \"control_out\[67\]\" at instruction_decoder.vhdl(38)" {  } { { "../Processor/Control/instruction_decoder.vhdl" "" { Text "C:/Users/T.O/Documents/GitHub/EPO3/EPO-3/Processor/Control/instruction_decoder.vhdl" 38 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1610801145637 "|processor|instruction_decoder:instruction_dec"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "control_out\[68\] instruction_decoder.vhdl(38) " "Inferred latch for \"control_out\[68\]\" at instruction_decoder.vhdl(38)" {  } { { "../Processor/Control/instruction_decoder.vhdl" "" { Text "C:/Users/T.O/Documents/GitHub/EPO3/EPO-3/Processor/Control/instruction_decoder.vhdl" 38 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1610801145638 "|processor|instruction_decoder:instruction_dec"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "control_out\[69\] instruction_decoder.vhdl(38) " "Inferred latch for \"control_out\[69\]\" at instruction_decoder.vhdl(38)" {  } { { "../Processor/Control/instruction_decoder.vhdl" "" { Text "C:/Users/T.O/Documents/GitHub/EPO3/EPO-3/Processor/Control/instruction_decoder.vhdl" 38 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1610801145638 "|processor|instruction_decoder:instruction_dec"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "r_w instruction_decoder.vhdl(38) " "Inferred latch for \"r_w\" at instruction_decoder.vhdl(38)" {  } { { "../Processor/Control/instruction_decoder.vhdl" "" { Text "C:/Users/T.O/Documents/GitHub/EPO3/EPO-3/Processor/Control/instruction_decoder.vhdl" 38 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1610801145638 "|processor|instruction_decoder:instruction_dec"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "timing_generation timing_generation:tim_gen " "Elaborating entity \"timing_generation\" for hierarchy \"timing_generation:tim_gen\"" {  } { { "../Processor/processor.vhdl" "tim_gen" { Text "C:/Users/T.O/Documents/GitHub/EPO3/EPO-3/Processor/processor.vhdl" 1002 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1610801145640 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ready ready:ready_map " "Elaborating entity \"ready\" for hierarchy \"ready:ready_map\"" {  } { { "../Processor/processor.vhdl" "ready_map" { Text "C:/Users/T.O/Documents/GitHub/EPO3/EPO-3/Processor/processor.vhdl" 1016 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1610801145644 ""}
{ "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR_HDR" "" "Tri-state node(s) do not directly drive top-level pin(s)" { { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"sb\[7\]\" " "Converted tri-state node \"sb\[7\]\" into a selector" {  } { { "../Processor/Register/x-index-register.vhdl" "" { Text "C:/Users/T.O/Documents/GitHub/EPO3/EPO-3/Processor/Register/x-index-register.vhdl" 14 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Quartus II" 0 -1 1610801145916 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"sb\[6\]\" " "Converted tri-state node \"sb\[6\]\" into a selector" {  } { { "../Processor/Register/x-index-register.vhdl" "" { Text "C:/Users/T.O/Documents/GitHub/EPO3/EPO-3/Processor/Register/x-index-register.vhdl" 14 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Quartus II" 0 -1 1610801145916 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"sb\[5\]\" " "Converted tri-state node \"sb\[5\]\" into a selector" {  } { { "../Processor/Register/x-index-register.vhdl" "" { Text "C:/Users/T.O/Documents/GitHub/EPO3/EPO-3/Processor/Register/x-index-register.vhdl" 14 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Quartus II" 0 -1 1610801145916 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"sb\[4\]\" " "Converted tri-state node \"sb\[4\]\" into a selector" {  } { { "../Processor/Register/x-index-register.vhdl" "" { Text "C:/Users/T.O/Documents/GitHub/EPO3/EPO-3/Processor/Register/x-index-register.vhdl" 14 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Quartus II" 0 -1 1610801145916 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"sb\[3\]\" " "Converted tri-state node \"sb\[3\]\" into a selector" {  } { { "../Processor/Register/x-index-register.vhdl" "" { Text "C:/Users/T.O/Documents/GitHub/EPO3/EPO-3/Processor/Register/x-index-register.vhdl" 14 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Quartus II" 0 -1 1610801145916 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"sb\[2\]\" " "Converted tri-state node \"sb\[2\]\" into a selector" {  } { { "../Processor/Register/x-index-register.vhdl" "" { Text "C:/Users/T.O/Documents/GitHub/EPO3/EPO-3/Processor/Register/x-index-register.vhdl" 14 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Quartus II" 0 -1 1610801145916 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"sb\[1\]\" " "Converted tri-state node \"sb\[1\]\" into a selector" {  } { { "../Processor/Register/x-index-register.vhdl" "" { Text "C:/Users/T.O/Documents/GitHub/EPO3/EPO-3/Processor/Register/x-index-register.vhdl" 14 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Quartus II" 0 -1 1610801145916 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"sb\[0\]\" " "Converted tri-state node \"sb\[0\]\" into a selector" {  } { { "../Processor/Register/x-index-register.vhdl" "" { Text "C:/Users/T.O/Documents/GitHub/EPO3/EPO-3/Processor/Register/x-index-register.vhdl" 14 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Quartus II" 0 -1 1610801145916 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"db\[7\]\" " "Converted tri-state node \"db\[7\]\" into a selector" {  } { { "../Processor/ALU/B_input_register.vhdl" "" { Text "C:/Users/T.O/Documents/GitHub/EPO3/EPO-3/Processor/ALU/B_input_register.vhdl" 46 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Quartus II" 0 -1 1610801145916 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"db\[6\]\" " "Converted tri-state node \"db\[6\]\" into a selector" {  } { { "../Processor/ALU/B_input_register.vhdl" "" { Text "C:/Users/T.O/Documents/GitHub/EPO3/EPO-3/Processor/ALU/B_input_register.vhdl" 46 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Quartus II" 0 -1 1610801145916 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"db\[5\]\" " "Converted tri-state node \"db\[5\]\" into a selector" {  } { { "../Processor/ALU/B_input_register.vhdl" "" { Text "C:/Users/T.O/Documents/GitHub/EPO3/EPO-3/Processor/ALU/B_input_register.vhdl" 46 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Quartus II" 0 -1 1610801145916 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"db\[4\]\" " "Converted tri-state node \"db\[4\]\" into a selector" {  } { { "../Processor/ALU/B_input_register.vhdl" "" { Text "C:/Users/T.O/Documents/GitHub/EPO3/EPO-3/Processor/ALU/B_input_register.vhdl" 46 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Quartus II" 0 -1 1610801145916 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"db\[3\]\" " "Converted tri-state node \"db\[3\]\" into a selector" {  } { { "../Processor/ALU/B_input_register.vhdl" "" { Text "C:/Users/T.O/Documents/GitHub/EPO3/EPO-3/Processor/ALU/B_input_register.vhdl" 46 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Quartus II" 0 -1 1610801145916 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"db\[2\]\" " "Converted tri-state node \"db\[2\]\" into a selector" {  } { { "../Processor/ALU/B_input_register.vhdl" "" { Text "C:/Users/T.O/Documents/GitHub/EPO3/EPO-3/Processor/ALU/B_input_register.vhdl" 46 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Quartus II" 0 -1 1610801145916 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"db\[1\]\" " "Converted tri-state node \"db\[1\]\" into a selector" {  } { { "../Processor/ALU/B_input_register.vhdl" "" { Text "C:/Users/T.O/Documents/GitHub/EPO3/EPO-3/Processor/ALU/B_input_register.vhdl" 46 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Quartus II" 0 -1 1610801145916 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"db\[0\]\" " "Converted tri-state node \"db\[0\]\" into a selector" {  } { { "../Processor/ALU/B_input_register.vhdl" "" { Text "C:/Users/T.O/Documents/GitHub/EPO3/EPO-3/Processor/ALU/B_input_register.vhdl" 46 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Quartus II" 0 -1 1610801145916 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"adh\[7\]\" " "Converted tri-state node \"adh\[7\]\" into a selector" {  } { { "../Processor/Program_Counter/pc_high.vhdl" "" { Text "C:/Users/T.O/Documents/GitHub/EPO3/EPO-3/Processor/Program_Counter/pc_high.vhdl" 39 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Quartus II" 0 -1 1610801145916 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"adh\[6\]\" " "Converted tri-state node \"adh\[6\]\" into a selector" {  } { { "../Processor/Program_Counter/pc_high.vhdl" "" { Text "C:/Users/T.O/Documents/GitHub/EPO3/EPO-3/Processor/Program_Counter/pc_high.vhdl" 39 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Quartus II" 0 -1 1610801145916 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"adh\[5\]\" " "Converted tri-state node \"adh\[5\]\" into a selector" {  } { { "../Processor/Program_Counter/pc_high.vhdl" "" { Text "C:/Users/T.O/Documents/GitHub/EPO3/EPO-3/Processor/Program_Counter/pc_high.vhdl" 39 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Quartus II" 0 -1 1610801145916 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"adh\[4\]\" " "Converted tri-state node \"adh\[4\]\" into a selector" {  } { { "../Processor/Program_Counter/pc_high.vhdl" "" { Text "C:/Users/T.O/Documents/GitHub/EPO3/EPO-3/Processor/Program_Counter/pc_high.vhdl" 39 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Quartus II" 0 -1 1610801145916 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"adh\[3\]\" " "Converted tri-state node \"adh\[3\]\" into a selector" {  } { { "../Processor/Program_Counter/pc_high.vhdl" "" { Text "C:/Users/T.O/Documents/GitHub/EPO3/EPO-3/Processor/Program_Counter/pc_high.vhdl" 39 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Quartus II" 0 -1 1610801145916 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"adh\[2\]\" " "Converted tri-state node \"adh\[2\]\" into a selector" {  } { { "../Processor/Program_Counter/pc_high.vhdl" "" { Text "C:/Users/T.O/Documents/GitHub/EPO3/EPO-3/Processor/Program_Counter/pc_high.vhdl" 39 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Quartus II" 0 -1 1610801145916 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"adh\[1\]\" " "Converted tri-state node \"adh\[1\]\" into a selector" {  } { { "../Processor/Program_Counter/pc_high.vhdl" "" { Text "C:/Users/T.O/Documents/GitHub/EPO3/EPO-3/Processor/Program_Counter/pc_high.vhdl" 39 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Quartus II" 0 -1 1610801145916 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"adh\[0\]\" " "Converted tri-state node \"adh\[0\]\" into a selector" {  } { { "../Processor/Program_Counter/pc_high.vhdl" "" { Text "C:/Users/T.O/Documents/GitHub/EPO3/EPO-3/Processor/Program_Counter/pc_high.vhdl" 39 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Quartus II" 0 -1 1610801145916 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"adl\[7\]\" " "Converted tri-state node \"adl\[7\]\" into a selector" {  } { { "../Processor/ALU/B_input_register.vhdl" "" { Text "C:/Users/T.O/Documents/GitHub/EPO3/EPO-3/Processor/ALU/B_input_register.vhdl" 46 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Quartus II" 0 -1 1610801145916 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"adl\[6\]\" " "Converted tri-state node \"adl\[6\]\" into a selector" {  } { { "../Processor/ALU/B_input_register.vhdl" "" { Text "C:/Users/T.O/Documents/GitHub/EPO3/EPO-3/Processor/ALU/B_input_register.vhdl" 46 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Quartus II" 0 -1 1610801145916 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"adl\[5\]\" " "Converted tri-state node \"adl\[5\]\" into a selector" {  } { { "../Processor/ALU/B_input_register.vhdl" "" { Text "C:/Users/T.O/Documents/GitHub/EPO3/EPO-3/Processor/ALU/B_input_register.vhdl" 46 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Quartus II" 0 -1 1610801145916 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"adl\[4\]\" " "Converted tri-state node \"adl\[4\]\" into a selector" {  } { { "../Processor/ALU/B_input_register.vhdl" "" { Text "C:/Users/T.O/Documents/GitHub/EPO3/EPO-3/Processor/ALU/B_input_register.vhdl" 46 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Quartus II" 0 -1 1610801145916 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"adl\[3\]\" " "Converted tri-state node \"adl\[3\]\" into a selector" {  } { { "../Processor/ALU/B_input_register.vhdl" "" { Text "C:/Users/T.O/Documents/GitHub/EPO3/EPO-3/Processor/ALU/B_input_register.vhdl" 46 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Quartus II" 0 -1 1610801145916 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"adl\[2\]\" " "Converted tri-state node \"adl\[2\]\" into a selector" {  } { { "../Processor/ALU/B_input_register.vhdl" "" { Text "C:/Users/T.O/Documents/GitHub/EPO3/EPO-3/Processor/ALU/B_input_register.vhdl" 46 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Quartus II" 0 -1 1610801145916 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"adl\[1\]\" " "Converted tri-state node \"adl\[1\]\" into a selector" {  } { { "../Processor/ALU/B_input_register.vhdl" "" { Text "C:/Users/T.O/Documents/GitHub/EPO3/EPO-3/Processor/ALU/B_input_register.vhdl" 46 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Quartus II" 0 -1 1610801145916 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"adl\[0\]\" " "Converted tri-state node \"adl\[0\]\" into a selector" {  } { { "../Processor/ALU/B_input_register.vhdl" "" { Text "C:/Users/T.O/Documents/GitHub/EPO3/EPO-3/Processor/ALU/B_input_register.vhdl" 46 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Quartus II" 0 -1 1610801145916 ""}  } {  } 0 13046 "Tri-state node(s) do not directly drive top-level pin(s)" 0 0 "Quartus II" 0 -1 1610801145916 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "1 " "1 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Quartus II" 0 -1 1610801146536 ""}
{ "Info" "IMLS_MLS_DUP_LATCH_INFO_HDR" "" "Duplicate LATCH primitives merged into single LATCH primitive" { { "Info" "IMLS_MLS_DUP_LATCH_INFO" "instruction_decoder:instruction_dec\|control_out\[15\] instruction_decoder:instruction_dec\|control_out\[11\] " "Duplicate LATCH primitive \"instruction_decoder:instruction_dec\|control_out\[15\]\" merged with LATCH primitive \"instruction_decoder:instruction_dec\|control_out\[11\]\"" {  } { { "../Processor/Control/instruction_decoder.vhdl" "" { Text "C:/Users/T.O/Documents/GitHub/EPO3/EPO-3/Processor/Control/instruction_decoder.vhdl" 38 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Quartus II" 0 -1 1610801146592 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "instruction_decoder:instruction_dec\|control_out\[4\] instruction_decoder:instruction_dec\|control_out\[1\] " "Duplicate LATCH primitive \"instruction_decoder:instruction_dec\|control_out\[4\]\" merged with LATCH primitive \"instruction_decoder:instruction_dec\|control_out\[1\]\"" {  } { { "../Processor/Control/instruction_decoder.vhdl" "" { Text "C:/Users/T.O/Documents/GitHub/EPO3/EPO-3/Processor/Control/instruction_decoder.vhdl" 38 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Quartus II" 0 -1 1610801146592 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "instruction_decoder:instruction_dec\|control_out\[5\] instruction_decoder:instruction_dec\|control_out\[6\] " "Duplicate LATCH primitive \"instruction_decoder:instruction_dec\|control_out\[5\]\" merged with LATCH primitive \"instruction_decoder:instruction_dec\|control_out\[6\]\"" {  } { { "../Processor/Control/instruction_decoder.vhdl" "" { Text "C:/Users/T.O/Documents/GitHub/EPO3/EPO-3/Processor/Control/instruction_decoder.vhdl" 38 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Quartus II" 0 -1 1610801146592 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "instruction_decoder:instruction_dec\|control_out\[45\] instruction_decoder:instruction_dec\|control_out\[44\] " "Duplicate LATCH primitive \"instruction_decoder:instruction_dec\|control_out\[45\]\" merged with LATCH primitive \"instruction_decoder:instruction_dec\|control_out\[44\]\"" {  } { { "../Processor/Control/instruction_decoder.vhdl" "" { Text "C:/Users/T.O/Documents/GitHub/EPO3/EPO-3/Processor/Control/instruction_decoder.vhdl" 38 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Quartus II" 0 -1 1610801146592 ""}  } {  } 0 13025 "Duplicate LATCH primitives merged into single LATCH primitive" 0 0 "Quartus II" 0 -1 1610801146592 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "instruction_decoder:instruction_dec\|control_out\[11\] " "Latch instruction_decoder:instruction_dec\|control_out\[11\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA intruction_reg:ins_reg\|q\[5\] " "Ports D and ENA on the latch are fed by the same signal intruction_reg:ins_reg\|q\[5\]" {  } { { "../Processor/Control/InstructionRegister/instruction_reg.vhdl" "" { Text "C:/Users/T.O/Documents/GitHub/EPO3/EPO-3/Processor/Control/InstructionRegister/instruction_reg.vhdl" 24 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1610801146593 ""}  } { { "../Processor/Control/instruction_decoder.vhdl" "" { Text "C:/Users/T.O/Documents/GitHub/EPO3/EPO-3/Processor/Control/instruction_decoder.vhdl" 38 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1610801146593 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "instruction_decoder:instruction_dec\|control_out\[0\] " "Latch instruction_decoder:instruction_dec\|control_out\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA intruction_reg:ins_reg\|q\[0\] " "Ports D and ENA on the latch are fed by the same signal intruction_reg:ins_reg\|q\[0\]" {  } { { "../Processor/Control/InstructionRegister/instruction_reg.vhdl" "" { Text "C:/Users/T.O/Documents/GitHub/EPO3/EPO-3/Processor/Control/InstructionRegister/instruction_reg.vhdl" 24 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1610801146593 ""}  } { { "../Processor/Control/instruction_decoder.vhdl" "" { Text "C:/Users/T.O/Documents/GitHub/EPO3/EPO-3/Processor/Control/instruction_decoder.vhdl" 38 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1610801146593 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "instruction_decoder:instruction_dec\|control_out\[49\] " "Latch instruction_decoder:instruction_dec\|control_out\[49\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA intruction_reg:ins_reg\|q\[0\] " "Ports D and ENA on the latch are fed by the same signal intruction_reg:ins_reg\|q\[0\]" {  } { { "../Processor/Control/InstructionRegister/instruction_reg.vhdl" "" { Text "C:/Users/T.O/Documents/GitHub/EPO3/EPO-3/Processor/Control/InstructionRegister/instruction_reg.vhdl" 24 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1610801146593 ""}  } { { "../Processor/Control/instruction_decoder.vhdl" "" { Text "C:/Users/T.O/Documents/GitHub/EPO3/EPO-3/Processor/Control/instruction_decoder.vhdl" 38 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1610801146593 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "instruction_decoder:instruction_dec\|control_out\[50\] " "Latch instruction_decoder:instruction_dec\|control_out\[50\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA intruction_reg:ins_reg\|q\[0\] " "Ports D and ENA on the latch are fed by the same signal intruction_reg:ins_reg\|q\[0\]" {  } { { "../Processor/Control/InstructionRegister/instruction_reg.vhdl" "" { Text "C:/Users/T.O/Documents/GitHub/EPO3/EPO-3/Processor/Control/InstructionRegister/instruction_reg.vhdl" 24 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1610801146594 ""}  } { { "../Processor/Control/instruction_decoder.vhdl" "" { Text "C:/Users/T.O/Documents/GitHub/EPO3/EPO-3/Processor/Control/instruction_decoder.vhdl" 38 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1610801146594 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "instruction_decoder:instruction_dec\|control_out\[1\] " "Latch instruction_decoder:instruction_dec\|control_out\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA timing_generation:tim_gen\|WideOr29 " "Ports D and ENA on the latch are fed by the same signal timing_generation:tim_gen\|WideOr29" {  } { { "../Processor/Control/Predecode/timing_fsm.vhdl" "" { Text "C:/Users/T.O/Documents/GitHub/EPO3/EPO-3/Processor/Control/Predecode/timing_fsm.vhdl" 178 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1610801146594 ""}  } { { "../Processor/Control/instruction_decoder.vhdl" "" { Text "C:/Users/T.O/Documents/GitHub/EPO3/EPO-3/Processor/Control/instruction_decoder.vhdl" 38 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1610801146594 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "instruction_decoder:instruction_dec\|control_out\[9\] " "Latch instruction_decoder:instruction_dec\|control_out\[9\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA intruction_reg:ins_reg\|q\[0\] " "Ports D and ENA on the latch are fed by the same signal intruction_reg:ins_reg\|q\[0\]" {  } { { "../Processor/Control/InstructionRegister/instruction_reg.vhdl" "" { Text "C:/Users/T.O/Documents/GitHub/EPO3/EPO-3/Processor/Control/InstructionRegister/instruction_reg.vhdl" 24 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1610801146594 ""}  } { { "../Processor/Control/instruction_decoder.vhdl" "" { Text "C:/Users/T.O/Documents/GitHub/EPO3/EPO-3/Processor/Control/instruction_decoder.vhdl" 38 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1610801146594 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "instruction_decoder:instruction_dec\|control_out\[6\] " "Latch instruction_decoder:instruction_dec\|control_out\[6\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA intruction_reg:ins_reg\|q\[0\] " "Ports D and ENA on the latch are fed by the same signal intruction_reg:ins_reg\|q\[0\]" {  } { { "../Processor/Control/InstructionRegister/instruction_reg.vhdl" "" { Text "C:/Users/T.O/Documents/GitHub/EPO3/EPO-3/Processor/Control/InstructionRegister/instruction_reg.vhdl" 24 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1610801146594 ""}  } { { "../Processor/Control/instruction_decoder.vhdl" "" { Text "C:/Users/T.O/Documents/GitHub/EPO3/EPO-3/Processor/Control/instruction_decoder.vhdl" 38 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1610801146594 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "instruction_decoder:instruction_dec\|control_out\[48\] " "Latch instruction_decoder:instruction_dec\|control_out\[48\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA intruction_reg:ins_reg\|q\[0\] " "Ports D and ENA on the latch are fed by the same signal intruction_reg:ins_reg\|q\[0\]" {  } { { "../Processor/Control/InstructionRegister/instruction_reg.vhdl" "" { Text "C:/Users/T.O/Documents/GitHub/EPO3/EPO-3/Processor/Control/InstructionRegister/instruction_reg.vhdl" 24 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1610801146594 ""}  } { { "../Processor/Control/instruction_decoder.vhdl" "" { Text "C:/Users/T.O/Documents/GitHub/EPO3/EPO-3/Processor/Control/instruction_decoder.vhdl" 38 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1610801146594 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "instruction_decoder:instruction_dec\|control_out\[52\] " "Latch instruction_decoder:instruction_dec\|control_out\[52\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA intruction_reg:ins_reg\|q\[5\] " "Ports D and ENA on the latch are fed by the same signal intruction_reg:ins_reg\|q\[5\]" {  } { { "../Processor/Control/InstructionRegister/instruction_reg.vhdl" "" { Text "C:/Users/T.O/Documents/GitHub/EPO3/EPO-3/Processor/Control/InstructionRegister/instruction_reg.vhdl" 24 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1610801146594 ""}  } { { "../Processor/Control/instruction_decoder.vhdl" "" { Text "C:/Users/T.O/Documents/GitHub/EPO3/EPO-3/Processor/Control/instruction_decoder.vhdl" 38 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1610801146594 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "instruction_decoder:instruction_dec\|control_out\[54\] " "Latch instruction_decoder:instruction_dec\|control_out\[54\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA intruction_reg:ins_reg\|q\[5\] " "Ports D and ENA on the latch are fed by the same signal intruction_reg:ins_reg\|q\[5\]" {  } { { "../Processor/Control/InstructionRegister/instruction_reg.vhdl" "" { Text "C:/Users/T.O/Documents/GitHub/EPO3/EPO-3/Processor/Control/InstructionRegister/instruction_reg.vhdl" 24 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1610801146594 ""}  } { { "../Processor/Control/instruction_decoder.vhdl" "" { Text "C:/Users/T.O/Documents/GitHub/EPO3/EPO-3/Processor/Control/instruction_decoder.vhdl" 38 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1610801146594 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "instruction_decoder:instruction_dec\|control_out\[44\] " "Latch instruction_decoder:instruction_dec\|control_out\[44\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA intruction_reg:ins_reg\|q\[1\] " "Ports D and ENA on the latch are fed by the same signal intruction_reg:ins_reg\|q\[1\]" {  } { { "../Processor/Control/InstructionRegister/instruction_reg.vhdl" "" { Text "C:/Users/T.O/Documents/GitHub/EPO3/EPO-3/Processor/Control/InstructionRegister/instruction_reg.vhdl" 24 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1610801146594 ""}  } { { "../Processor/Control/instruction_decoder.vhdl" "" { Text "C:/Users/T.O/Documents/GitHub/EPO3/EPO-3/Processor/Control/instruction_decoder.vhdl" 38 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1610801146594 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "instruction_decoder:instruction_dec\|control_out\[18\] " "Latch instruction_decoder:instruction_dec\|control_out\[18\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA intruction_reg:ins_reg\|q\[0\] " "Ports D and ENA on the latch are fed by the same signal intruction_reg:ins_reg\|q\[0\]" {  } { { "../Processor/Control/InstructionRegister/instruction_reg.vhdl" "" { Text "C:/Users/T.O/Documents/GitHub/EPO3/EPO-3/Processor/Control/InstructionRegister/instruction_reg.vhdl" 24 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1610801146595 ""}  } { { "../Processor/Control/instruction_decoder.vhdl" "" { Text "C:/Users/T.O/Documents/GitHub/EPO3/EPO-3/Processor/Control/instruction_decoder.vhdl" 38 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1610801146595 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "instruction_decoder:instruction_dec\|control_out\[19\] " "Latch instruction_decoder:instruction_dec\|control_out\[19\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA intruction_reg:ins_reg\|q\[0\] " "Ports D and ENA on the latch are fed by the same signal intruction_reg:ins_reg\|q\[0\]" {  } { { "../Processor/Control/InstructionRegister/instruction_reg.vhdl" "" { Text "C:/Users/T.O/Documents/GitHub/EPO3/EPO-3/Processor/Control/InstructionRegister/instruction_reg.vhdl" 24 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1610801146595 ""}  } { { "../Processor/Control/instruction_decoder.vhdl" "" { Text "C:/Users/T.O/Documents/GitHub/EPO3/EPO-3/Processor/Control/instruction_decoder.vhdl" 38 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1610801146595 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "instruction_decoder:instruction_dec\|control_out\[69\] " "Latch instruction_decoder:instruction_dec\|control_out\[69\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA intruction_reg:ins_reg\|q\[0\] " "Ports D and ENA on the latch are fed by the same signal intruction_reg:ins_reg\|q\[0\]" {  } { { "../Processor/Control/InstructionRegister/instruction_reg.vhdl" "" { Text "C:/Users/T.O/Documents/GitHub/EPO3/EPO-3/Processor/Control/InstructionRegister/instruction_reg.vhdl" 24 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1610801146595 ""}  } { { "../Processor/Control/instruction_decoder.vhdl" "" { Text "C:/Users/T.O/Documents/GitHub/EPO3/EPO-3/Processor/Control/instruction_decoder.vhdl" 38 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1610801146595 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "instruction_decoder:instruction_dec\|control_out\[32\] " "Latch instruction_decoder:instruction_dec\|control_out\[32\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA intruction_reg:ins_reg\|q\[1\] " "Ports D and ENA on the latch are fed by the same signal intruction_reg:ins_reg\|q\[1\]" {  } { { "../Processor/Control/InstructionRegister/instruction_reg.vhdl" "" { Text "C:/Users/T.O/Documents/GitHub/EPO3/EPO-3/Processor/Control/InstructionRegister/instruction_reg.vhdl" 24 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1610801146595 ""}  } { { "../Processor/Control/instruction_decoder.vhdl" "" { Text "C:/Users/T.O/Documents/GitHub/EPO3/EPO-3/Processor/Control/instruction_decoder.vhdl" 38 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1610801146595 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "instruction_decoder:instruction_dec\|control_out\[39\] " "Latch instruction_decoder:instruction_dec\|control_out\[39\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA intruction_reg:ins_reg\|q\[5\] " "Ports D and ENA on the latch are fed by the same signal intruction_reg:ins_reg\|q\[5\]" {  } { { "../Processor/Control/InstructionRegister/instruction_reg.vhdl" "" { Text "C:/Users/T.O/Documents/GitHub/EPO3/EPO-3/Processor/Control/InstructionRegister/instruction_reg.vhdl" 24 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1610801146595 ""}  } { { "../Processor/Control/instruction_decoder.vhdl" "" { Text "C:/Users/T.O/Documents/GitHub/EPO3/EPO-3/Processor/Control/instruction_decoder.vhdl" 38 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1610801146595 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "instruction_decoder:instruction_dec\|control_out\[38\] " "Latch instruction_decoder:instruction_dec\|control_out\[38\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA intruction_reg:ins_reg\|q\[5\] " "Ports D and ENA on the latch are fed by the same signal intruction_reg:ins_reg\|q\[5\]" {  } { { "../Processor/Control/InstructionRegister/instruction_reg.vhdl" "" { Text "C:/Users/T.O/Documents/GitHub/EPO3/EPO-3/Processor/Control/InstructionRegister/instruction_reg.vhdl" 24 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1610801146595 ""}  } { { "../Processor/Control/instruction_decoder.vhdl" "" { Text "C:/Users/T.O/Documents/GitHub/EPO3/EPO-3/Processor/Control/instruction_decoder.vhdl" 38 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1610801146595 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "instruction_decoder:instruction_dec\|control_out\[40\] " "Latch instruction_decoder:instruction_dec\|control_out\[40\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA intruction_reg:ins_reg\|q\[5\] " "Ports D and ENA on the latch are fed by the same signal intruction_reg:ins_reg\|q\[5\]" {  } { { "../Processor/Control/InstructionRegister/instruction_reg.vhdl" "" { Text "C:/Users/T.O/Documents/GitHub/EPO3/EPO-3/Processor/Control/InstructionRegister/instruction_reg.vhdl" 24 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1610801146595 ""}  } { { "../Processor/Control/instruction_decoder.vhdl" "" { Text "C:/Users/T.O/Documents/GitHub/EPO3/EPO-3/Processor/Control/instruction_decoder.vhdl" 38 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1610801146595 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "instruction_decoder:instruction_dec\|control_out\[37\] " "Latch instruction_decoder:instruction_dec\|control_out\[37\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA intruction_reg:ins_reg\|q\[5\] " "Ports D and ENA on the latch are fed by the same signal intruction_reg:ins_reg\|q\[5\]" {  } { { "../Processor/Control/InstructionRegister/instruction_reg.vhdl" "" { Text "C:/Users/T.O/Documents/GitHub/EPO3/EPO-3/Processor/Control/InstructionRegister/instruction_reg.vhdl" 24 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1610801146595 ""}  } { { "../Processor/Control/instruction_decoder.vhdl" "" { Text "C:/Users/T.O/Documents/GitHub/EPO3/EPO-3/Processor/Control/instruction_decoder.vhdl" 38 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1610801146595 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "instruction_decoder:instruction_dec\|control_out\[33\] " "Latch instruction_decoder:instruction_dec\|control_out\[33\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA intruction_reg:ins_reg\|q\[0\] " "Ports D and ENA on the latch are fed by the same signal intruction_reg:ins_reg\|q\[0\]" {  } { { "../Processor/Control/InstructionRegister/instruction_reg.vhdl" "" { Text "C:/Users/T.O/Documents/GitHub/EPO3/EPO-3/Processor/Control/InstructionRegister/instruction_reg.vhdl" 24 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1610801146596 ""}  } { { "../Processor/Control/instruction_decoder.vhdl" "" { Text "C:/Users/T.O/Documents/GitHub/EPO3/EPO-3/Processor/Control/instruction_decoder.vhdl" 38 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1610801146596 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "instruction_decoder:instruction_dec\|control_out\[34\] " "Latch instruction_decoder:instruction_dec\|control_out\[34\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA intruction_reg:ins_reg\|q\[5\] " "Ports D and ENA on the latch are fed by the same signal intruction_reg:ins_reg\|q\[5\]" {  } { { "../Processor/Control/InstructionRegister/instruction_reg.vhdl" "" { Text "C:/Users/T.O/Documents/GitHub/EPO3/EPO-3/Processor/Control/InstructionRegister/instruction_reg.vhdl" 24 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1610801146596 ""}  } { { "../Processor/Control/instruction_decoder.vhdl" "" { Text "C:/Users/T.O/Documents/GitHub/EPO3/EPO-3/Processor/Control/instruction_decoder.vhdl" 38 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1610801146596 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "instruction_decoder:instruction_dec\|control_out\[35\] " "Latch instruction_decoder:instruction_dec\|control_out\[35\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA intruction_reg:ins_reg\|q\[0\] " "Ports D and ENA on the latch are fed by the same signal intruction_reg:ins_reg\|q\[0\]" {  } { { "../Processor/Control/InstructionRegister/instruction_reg.vhdl" "" { Text "C:/Users/T.O/Documents/GitHub/EPO3/EPO-3/Processor/Control/InstructionRegister/instruction_reg.vhdl" 24 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1610801146596 ""}  } { { "../Processor/Control/instruction_decoder.vhdl" "" { Text "C:/Users/T.O/Documents/GitHub/EPO3/EPO-3/Processor/Control/instruction_decoder.vhdl" 38 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1610801146596 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "instruction_decoder:instruction_dec\|control_out\[36\] " "Latch instruction_decoder:instruction_dec\|control_out\[36\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA intruction_reg:ins_reg\|q\[5\] " "Ports D and ENA on the latch are fed by the same signal intruction_reg:ins_reg\|q\[5\]" {  } { { "../Processor/Control/InstructionRegister/instruction_reg.vhdl" "" { Text "C:/Users/T.O/Documents/GitHub/EPO3/EPO-3/Processor/Control/InstructionRegister/instruction_reg.vhdl" 24 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1610801146596 ""}  } { { "../Processor/Control/instruction_decoder.vhdl" "" { Text "C:/Users/T.O/Documents/GitHub/EPO3/EPO-3/Processor/Control/instruction_decoder.vhdl" 38 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1610801146596 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "predecode_logic:pr_logic\|cycles\[2\] " "Latch predecode_logic:pr_logic\|cycles\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA mem_data_reg:data_reg\|register_8bit:l1\|q\[0\] " "Ports D and ENA on the latch are fed by the same signal mem_data_reg:data_reg\|register_8bit:l1\|q\[0\]" {  } { { "../Processor/8_bit_register.vhdl" "" { Text "C:/Users/T.O/Documents/GitHub/EPO3/EPO-3/Processor/8_bit_register.vhdl" 25 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1610801146596 ""}  } { { "../Processor/Control/Predecode/predecode_logic.vhdl" "" { Text "C:/Users/T.O/Documents/GitHub/EPO3/EPO-3/Processor/Control/Predecode/predecode_logic.vhdl" 23 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1610801146596 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "predecode_logic:pr_logic\|cycles\[1\] " "Latch predecode_logic:pr_logic\|cycles\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA mem_data_reg:data_reg\|register_8bit:l1\|q\[0\] " "Ports D and ENA on the latch are fed by the same signal mem_data_reg:data_reg\|register_8bit:l1\|q\[0\]" {  } { { "../Processor/8_bit_register.vhdl" "" { Text "C:/Users/T.O/Documents/GitHub/EPO3/EPO-3/Processor/8_bit_register.vhdl" 25 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1610801146596 ""}  } { { "../Processor/Control/Predecode/predecode_logic.vhdl" "" { Text "C:/Users/T.O/Documents/GitHub/EPO3/EPO-3/Processor/Control/Predecode/predecode_logic.vhdl" 23 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1610801146596 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "predecode_logic:pr_logic\|cycles\[0\] " "Latch predecode_logic:pr_logic\|cycles\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA mem_data_reg:data_reg\|register_8bit:l1\|q\[0\] " "Ports D and ENA on the latch are fed by the same signal mem_data_reg:data_reg\|register_8bit:l1\|q\[0\]" {  } { { "../Processor/8_bit_register.vhdl" "" { Text "C:/Users/T.O/Documents/GitHub/EPO3/EPO-3/Processor/8_bit_register.vhdl" 25 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1610801146596 ""}  } { { "../Processor/Control/Predecode/predecode_logic.vhdl" "" { Text "C:/Users/T.O/Documents/GitHub/EPO3/EPO-3/Processor/Control/Predecode/predecode_logic.vhdl" 23 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1610801146596 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "instruction_decoder:instruction_dec\|control_out\[51\] " "Latch instruction_decoder:instruction_dec\|control_out\[51\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA intruction_reg:ins_reg\|q\[0\] " "Ports D and ENA on the latch are fed by the same signal intruction_reg:ins_reg\|q\[0\]" {  } { { "../Processor/Control/InstructionRegister/instruction_reg.vhdl" "" { Text "C:/Users/T.O/Documents/GitHub/EPO3/EPO-3/Processor/Control/InstructionRegister/instruction_reg.vhdl" 24 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1610801146596 ""}  } { { "../Processor/Control/instruction_decoder.vhdl" "" { Text "C:/Users/T.O/Documents/GitHub/EPO3/EPO-3/Processor/Control/instruction_decoder.vhdl" 38 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1610801146596 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "instruction_decoder:instruction_dec\|control_out\[53\] " "Latch instruction_decoder:instruction_dec\|control_out\[53\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA intruction_reg:ins_reg\|q\[0\] " "Ports D and ENA on the latch are fed by the same signal intruction_reg:ins_reg\|q\[0\]" {  } { { "../Processor/Control/InstructionRegister/instruction_reg.vhdl" "" { Text "C:/Users/T.O/Documents/GitHub/EPO3/EPO-3/Processor/Control/InstructionRegister/instruction_reg.vhdl" 24 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1610801146596 ""}  } { { "../Processor/Control/instruction_decoder.vhdl" "" { Text "C:/Users/T.O/Documents/GitHub/EPO3/EPO-3/Processor/Control/instruction_decoder.vhdl" 38 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1610801146596 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "instruction_decoder:instruction_dec\|r_w " "Latch instruction_decoder:instruction_dec\|r_w has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA intruction_reg:ins_reg\|q\[0\] " "Ports D and ENA on the latch are fed by the same signal intruction_reg:ins_reg\|q\[0\]" {  } { { "../Processor/Control/InstructionRegister/instruction_reg.vhdl" "" { Text "C:/Users/T.O/Documents/GitHub/EPO3/EPO-3/Processor/Control/InstructionRegister/instruction_reg.vhdl" 24 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1610801146597 ""}  } { { "../Processor/Control/instruction_decoder.vhdl" "" { Text "C:/Users/T.O/Documents/GitHub/EPO3/EPO-3/Processor/Control/instruction_decoder.vhdl" 11 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1610801146597 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "instruction_decoder:instruction_dec\|control_out\[28\] " "Latch instruction_decoder:instruction_dec\|control_out\[28\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA intruction_reg:ins_reg\|q\[0\] " "Ports D and ENA on the latch are fed by the same signal intruction_reg:ins_reg\|q\[0\]" {  } { { "../Processor/Control/InstructionRegister/instruction_reg.vhdl" "" { Text "C:/Users/T.O/Documents/GitHub/EPO3/EPO-3/Processor/Control/InstructionRegister/instruction_reg.vhdl" 24 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1610801146597 ""}  } { { "../Processor/Control/instruction_decoder.vhdl" "" { Text "C:/Users/T.O/Documents/GitHub/EPO3/EPO-3/Processor/Control/instruction_decoder.vhdl" 38 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1610801146597 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "instruction_decoder:instruction_dec\|control_out\[27\] " "Latch instruction_decoder:instruction_dec\|control_out\[27\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA intruction_reg:ins_reg\|q\[4\] " "Ports D and ENA on the latch are fed by the same signal intruction_reg:ins_reg\|q\[4\]" {  } { { "../Processor/Control/InstructionRegister/instruction_reg.vhdl" "" { Text "C:/Users/T.O/Documents/GitHub/EPO3/EPO-3/Processor/Control/InstructionRegister/instruction_reg.vhdl" 24 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1610801146597 ""}  } { { "../Processor/Control/instruction_decoder.vhdl" "" { Text "C:/Users/T.O/Documents/GitHub/EPO3/EPO-3/Processor/Control/instruction_decoder.vhdl" 38 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1610801146597 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "instruction_decoder:instruction_dec\|control_out\[46\] " "Latch instruction_decoder:instruction_dec\|control_out\[46\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA intruction_reg:ins_reg\|q\[0\] " "Ports D and ENA on the latch are fed by the same signal intruction_reg:ins_reg\|q\[0\]" {  } { { "../Processor/Control/InstructionRegister/instruction_reg.vhdl" "" { Text "C:/Users/T.O/Documents/GitHub/EPO3/EPO-3/Processor/Control/InstructionRegister/instruction_reg.vhdl" 24 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1610801146597 ""}  } { { "../Processor/Control/instruction_decoder.vhdl" "" { Text "C:/Users/T.O/Documents/GitHub/EPO3/EPO-3/Processor/Control/instruction_decoder.vhdl" 38 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1610801146597 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "instruction_decoder:instruction_dec\|control_out\[47\] " "Latch instruction_decoder:instruction_dec\|control_out\[47\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA intruction_reg:ins_reg\|q\[1\] " "Ports D and ENA on the latch are fed by the same signal intruction_reg:ins_reg\|q\[1\]" {  } { { "../Processor/Control/InstructionRegister/instruction_reg.vhdl" "" { Text "C:/Users/T.O/Documents/GitHub/EPO3/EPO-3/Processor/Control/InstructionRegister/instruction_reg.vhdl" 24 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1610801146597 ""}  } { { "../Processor/Control/instruction_decoder.vhdl" "" { Text "C:/Users/T.O/Documents/GitHub/EPO3/EPO-3/Processor/Control/instruction_decoder.vhdl" 38 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1610801146597 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "instruction_decoder:instruction_dec\|control_out\[58\] " "Latch instruction_decoder:instruction_dec\|control_out\[58\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA intruction_reg:ins_reg\|q\[0\] " "Ports D and ENA on the latch are fed by the same signal intruction_reg:ins_reg\|q\[0\]" {  } { { "../Processor/Control/InstructionRegister/instruction_reg.vhdl" "" { Text "C:/Users/T.O/Documents/GitHub/EPO3/EPO-3/Processor/Control/InstructionRegister/instruction_reg.vhdl" 24 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1610801146597 ""}  } { { "../Processor/Control/instruction_decoder.vhdl" "" { Text "C:/Users/T.O/Documents/GitHub/EPO3/EPO-3/Processor/Control/instruction_decoder.vhdl" 38 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1610801146597 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Quartus II" 0 -1 1610801146950 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "13 " "13 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Quartus II" 0 -1 1610801147635 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1610801147853 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1610801147853 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "3 " "Design contains 3 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "sv " "No output dependent on input pin \"sv\"" {  } { { "../Processor/processor.vhdl" "" { Text "C:/Users/T.O/Documents/GitHub/EPO3/EPO-3/Processor/processor.vhdl" 13 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1610801147954 "|processor|sv"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "nmi " "No output dependent on input pin \"nmi\"" {  } { { "../Processor/processor.vhdl" "" { Text "C:/Users/T.O/Documents/GitHub/EPO3/EPO-3/Processor/processor.vhdl" 10 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1610801147954 "|processor|nmi"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "irq " "No output dependent on input pin \"irq\"" {  } { { "../Processor/processor.vhdl" "" { Text "C:/Users/T.O/Documents/GitHub/EPO3/EPO-3/Processor/processor.vhdl" 12 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1610801147954 "|processor|irq"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Quartus II" 0 -1 1610801147954 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "522 " "Implemented 522 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "14 " "Implemented 14 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1610801147957 ""} { "Info" "ICUT_CUT_TM_OPINS" "10 " "Implemented 10 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1610801147957 ""} { "Info" "ICUT_CUT_TM_LCELLS" "498 " "Implemented 498 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1610801147957 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1610801147957 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 152 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 152 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4697 " "Peak virtual memory: 4697 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1610801148019 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sat Jan 16 13:45:48 2021 " "Processing ended: Sat Jan 16 13:45:48 2021" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1610801148019 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:04 " "Elapsed time: 00:00:04" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1610801148019 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:04 " "Total CPU time (on all processors): 00:00:04" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1610801148019 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1610801148019 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1610801149271 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus II 64-Bit " "Running Quartus II 64-Bit Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1610801149273 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sat Jan 16 13:45:48 2021 " "Processing started: Sat Jan 16 13:45:48 2021" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1610801149273 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Fitter" 0 -1 1610801149273 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off processor -c processor " "Command: quartus_fit --read_settings_files=off --write_settings_files=off processor -c processor" {  } {  } 0 0 "Command: %1!s!" 0 0 "Fitter" 0 -1 1610801149273 ""}
{ "Info" "0" "" "qfit2_default_script.tcl version: #1" {  } {  } 0 0 "qfit2_default_script.tcl version: #1" 0 0 "Fitter" 0 0 1610801149424 ""}
{ "Info" "0" "" "Project  = processor" {  } {  } 0 0 "Project  = processor" 0 0 "Fitter" 0 0 1610801149424 ""}
{ "Info" "0" "" "Revision = processor" {  } {  } 0 0 "Revision = processor" 0 0 "Fitter" 0 0 1610801149424 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Fitter" 0 -1 1610801149558 ""}
{ "Info" "IMPP_MPP_AUTO_ASSIGNED_DEVICE" "processor EP4CGX15BF14C6 " "Automatically selected device EP4CGX15BF14C6 for design processor" {  } {  } 0 119004 "Automatically selected device %2!s! for design %1!s!" 0 0 "Fitter" 0 -1 1610801149694 ""}
{ "Info" "ICUT_CUT_DEFAULT_OPERATING_CONDITION" "High junction temperature 85 " "High junction temperature operating condition is not set. Assuming a default value of '85'." {  } {  } 0 21076 "%1!s! operating condition is not set. Assuming a default value of '%2!s!'." 0 0 "Fitter" 0 -1 1610801149750 ""}
{ "Info" "ICUT_CUT_DEFAULT_OPERATING_CONDITION" "Low junction temperature 0 " "Low junction temperature operating condition is not set. Assuming a default value of '0'." {  } {  } 0 21076 "%1!s! operating condition is not set. Assuming a default value of '%2!s!'." 0 0 "Fitter" 0 -1 1610801149750 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1610801149878 ""}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." {  } {  } 0 292013 "Feature %1!s! is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." 0 0 "Fitter" 0 -1 1610801149893 ""}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CGX30BF14C6 " "Device EP4CGX30BF14C6 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1610801150108 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CGX22BF14C6 " "Device EP4CGX22BF14C6 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1610801150108 ""}  } {  } 2 176444 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "Fitter" 0 -1 1610801150108 ""}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "5 " "Fitter converted 5 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_NCEO~ N5 " "Pin ~ALTERA_NCEO~ is reserved at location N5" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { ~ALTERA_NCEO~ } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~ALTERA_NCEO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/T.O/Documents/GitHub/EPO3/EPO-3/FPGA/" { { 0 { 0 ""} 0 883 9224 9983 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1610801150110 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DATA0~ A5 " "Pin ~ALTERA_DATA0~ is reserved at location A5" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { ~ALTERA_DATA0~ } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~ALTERA_DATA0~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/T.O/Documents/GitHub/EPO3/EPO-3/FPGA/" { { 0 { 0 ""} 0 885 9224 9983 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1610801150110 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_ASDO~ B5 " "Pin ~ALTERA_ASDO~ is reserved at location B5" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { ~ALTERA_ASDO~ } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~ALTERA_ASDO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/T.O/Documents/GitHub/EPO3/EPO-3/FPGA/" { { 0 { 0 ""} 0 887 9224 9983 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1610801150110 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_NCSO~ C5 " "Pin ~ALTERA_NCSO~ is reserved at location C5" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { ~ALTERA_NCSO~ } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~ALTERA_NCSO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/T.O/Documents/GitHub/EPO3/EPO-3/FPGA/" { { 0 { 0 ""} 0 889 9224 9983 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1610801150110 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DCLK~ A4 " "Pin ~ALTERA_DCLK~ is reserved at location A4" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { ~ALTERA_DCLK~ } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~ALTERA_DCLK~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/T.O/Documents/GitHub/EPO3/EPO-3/FPGA/" { { 0 { 0 ""} 0 891 9224 9983 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1610801150110 ""}  } {  } 0 169124 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "Fitter" 0 -1 1610801150110 ""}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 15714 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "Fitter" 0 -1 1610801150112 ""}
{ "Critical Warning" "WFIOMGR_PINS_MISSING_LOCATION_INFO" "24 24 " "No exact pin location assignment(s) for 24 pins of 24 total pins" { { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "sv " "Pin sv not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { sv } } } { "../Processor/processor.vhdl" "" { Text "C:/Users/T.O/Documents/GitHub/EPO3/EPO-3/Processor/processor.vhdl" 13 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { sv } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/T.O/Documents/GitHub/EPO3/EPO-3/FPGA/" { { 0 { 0 ""} 0 68 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1610801150354 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "adb_external\[0\] " "Pin adb_external\[0\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { adb_external[0] } } } { "../Processor/processor.vhdl" "" { Text "C:/Users/T.O/Documents/GitHub/EPO3/EPO-3/Processor/processor.vhdl" 16 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { adb_external[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/T.O/Documents/GitHub/EPO3/EPO-3/FPGA/" { { 0 { 0 ""} 0 46 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1610801150354 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "adb_external\[1\] " "Pin adb_external\[1\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { adb_external[1] } } } { "../Processor/processor.vhdl" "" { Text "C:/Users/T.O/Documents/GitHub/EPO3/EPO-3/Processor/processor.vhdl" 16 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { adb_external[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/T.O/Documents/GitHub/EPO3/EPO-3/FPGA/" { { 0 { 0 ""} 0 47 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1610801150354 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "adb_external\[2\] " "Pin adb_external\[2\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { adb_external[2] } } } { "../Processor/processor.vhdl" "" { Text "C:/Users/T.O/Documents/GitHub/EPO3/EPO-3/Processor/processor.vhdl" 16 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { adb_external[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/T.O/Documents/GitHub/EPO3/EPO-3/FPGA/" { { 0 { 0 ""} 0 48 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1610801150354 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "adb_external\[3\] " "Pin adb_external\[3\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { adb_external[3] } } } { "../Processor/processor.vhdl" "" { Text "C:/Users/T.O/Documents/GitHub/EPO3/EPO-3/Processor/processor.vhdl" 16 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { adb_external[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/T.O/Documents/GitHub/EPO3/EPO-3/FPGA/" { { 0 { 0 ""} 0 49 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1610801150354 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "adb_external\[4\] " "Pin adb_external\[4\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { adb_external[4] } } } { "../Processor/processor.vhdl" "" { Text "C:/Users/T.O/Documents/GitHub/EPO3/EPO-3/Processor/processor.vhdl" 16 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { adb_external[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/T.O/Documents/GitHub/EPO3/EPO-3/FPGA/" { { 0 { 0 ""} 0 50 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1610801150354 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "adb_external\[5\] " "Pin adb_external\[5\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { adb_external[5] } } } { "../Processor/processor.vhdl" "" { Text "C:/Users/T.O/Documents/GitHub/EPO3/EPO-3/Processor/processor.vhdl" 16 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { adb_external[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/T.O/Documents/GitHub/EPO3/EPO-3/FPGA/" { { 0 { 0 ""} 0 51 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1610801150354 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "adb_external\[6\] " "Pin adb_external\[6\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { adb_external[6] } } } { "../Processor/processor.vhdl" "" { Text "C:/Users/T.O/Documents/GitHub/EPO3/EPO-3/Processor/processor.vhdl" 16 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { adb_external[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/T.O/Documents/GitHub/EPO3/EPO-3/FPGA/" { { 0 { 0 ""} 0 52 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1610801150354 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "adb_external\[7\] " "Pin adb_external\[7\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { adb_external[7] } } } { "../Processor/processor.vhdl" "" { Text "C:/Users/T.O/Documents/GitHub/EPO3/EPO-3/Processor/processor.vhdl" 16 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { adb_external[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/T.O/Documents/GitHub/EPO3/EPO-3/FPGA/" { { 0 { 0 ""} 0 53 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1610801150354 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "adb_control\[0\] " "Pin adb_control\[0\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { adb_control[0] } } } { "../Processor/processor.vhdl" "" { Text "C:/Users/T.O/Documents/GitHub/EPO3/EPO-3/Processor/processor.vhdl" 17 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { adb_control[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/T.O/Documents/GitHub/EPO3/EPO-3/FPGA/" { { 0 { 0 ""} 0 54 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1610801150354 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "adb_control\[1\] " "Pin adb_control\[1\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { adb_control[1] } } } { "../Processor/processor.vhdl" "" { Text "C:/Users/T.O/Documents/GitHub/EPO3/EPO-3/Processor/processor.vhdl" 17 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { adb_control[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/T.O/Documents/GitHub/EPO3/EPO-3/FPGA/" { { 0 { 0 ""} 0 55 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1610801150354 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "nmi " "Pin nmi not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { nmi } } } { "../Processor/processor.vhdl" "" { Text "C:/Users/T.O/Documents/GitHub/EPO3/EPO-3/Processor/processor.vhdl" 10 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { nmi } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/T.O/Documents/GitHub/EPO3/EPO-3/FPGA/" { { 0 { 0 ""} 0 65 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1610801150354 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "irq " "Pin irq not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { irq } } } { "../Processor/processor.vhdl" "" { Text "C:/Users/T.O/Documents/GitHub/EPO3/EPO-3/Processor/processor.vhdl" 12 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { irq } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/T.O/Documents/GitHub/EPO3/EPO-3/FPGA/" { { 0 { 0 ""} 0 67 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1610801150354 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "db_external\[0\] " "Pin db_external\[0\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { db_external[0] } } } { "../Processor/processor.vhdl" "" { Text "C:/Users/T.O/Documents/GitHub/EPO3/EPO-3/Processor/processor.vhdl" 18 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { db_external[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/T.O/Documents/GitHub/EPO3/EPO-3/FPGA/" { { 0 { 0 ""} 0 56 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1610801150354 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "clk_25mhz " "Pin clk_25mhz not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { clk_25mhz } } } { "../Processor/processor.vhdl" "" { Text "C:/Users/T.O/Documents/GitHub/EPO3/EPO-3/Processor/processor.vhdl" 9 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { clk_25mhz } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/T.O/Documents/GitHub/EPO3/EPO-3/FPGA/" { { 0 { 0 ""} 0 64 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1610801150354 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "db_external\[1\] " "Pin db_external\[1\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { db_external[1] } } } { "../Processor/processor.vhdl" "" { Text "C:/Users/T.O/Documents/GitHub/EPO3/EPO-3/Processor/processor.vhdl" 18 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { db_external[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/T.O/Documents/GitHub/EPO3/EPO-3/FPGA/" { { 0 { 0 ""} 0 57 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1610801150354 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "db_external\[2\] " "Pin db_external\[2\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { db_external[2] } } } { "../Processor/processor.vhdl" "" { Text "C:/Users/T.O/Documents/GitHub/EPO3/EPO-3/Processor/processor.vhdl" 18 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { db_external[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/T.O/Documents/GitHub/EPO3/EPO-3/FPGA/" { { 0 { 0 ""} 0 58 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1610801150354 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "db_external\[3\] " "Pin db_external\[3\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { db_external[3] } } } { "../Processor/processor.vhdl" "" { Text "C:/Users/T.O/Documents/GitHub/EPO3/EPO-3/Processor/processor.vhdl" 18 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { db_external[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/T.O/Documents/GitHub/EPO3/EPO-3/FPGA/" { { 0 { 0 ""} 0 59 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1610801150354 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "db_external\[4\] " "Pin db_external\[4\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { db_external[4] } } } { "../Processor/processor.vhdl" "" { Text "C:/Users/T.O/Documents/GitHub/EPO3/EPO-3/Processor/processor.vhdl" 18 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { db_external[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/T.O/Documents/GitHub/EPO3/EPO-3/FPGA/" { { 0 { 0 ""} 0 60 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1610801150354 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "db_external\[5\] " "Pin db_external\[5\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { db_external[5] } } } { "../Processor/processor.vhdl" "" { Text "C:/Users/T.O/Documents/GitHub/EPO3/EPO-3/Processor/processor.vhdl" 18 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { db_external[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/T.O/Documents/GitHub/EPO3/EPO-3/FPGA/" { { 0 { 0 ""} 0 61 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1610801150354 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "db_external\[6\] " "Pin db_external\[6\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { db_external[6] } } } { "../Processor/processor.vhdl" "" { Text "C:/Users/T.O/Documents/GitHub/EPO3/EPO-3/Processor/processor.vhdl" 18 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { db_external[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/T.O/Documents/GitHub/EPO3/EPO-3/FPGA/" { { 0 { 0 ""} 0 62 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1610801150354 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "db_external\[7\] " "Pin db_external\[7\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { db_external[7] } } } { "../Processor/processor.vhdl" "" { Text "C:/Users/T.O/Documents/GitHub/EPO3/EPO-3/Processor/processor.vhdl" 18 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { db_external[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/T.O/Documents/GitHub/EPO3/EPO-3/FPGA/" { { 0 { 0 ""} 0 63 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1610801150354 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "res " "Pin res not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { res } } } { "../Processor/processor.vhdl" "" { Text "C:/Users/T.O/Documents/GitHub/EPO3/EPO-3/Processor/processor.vhdl" 11 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { res } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/T.O/Documents/GitHub/EPO3/EPO-3/FPGA/" { { 0 { 0 ""} 0 66 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1610801150354 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "r " "Pin r not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { r } } } { "../Processor/processor.vhdl" "" { Text "C:/Users/T.O/Documents/GitHub/EPO3/EPO-3/Processor/processor.vhdl" 14 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { r } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/T.O/Documents/GitHub/EPO3/EPO-3/FPGA/" { { 0 { 0 ""} 0 69 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1610801150354 ""}  } {  } 1 169085 "No exact pin location assignment(s) for %1!d! pins of %2!d! total pins" 0 0 "Fitter" 0 -1 1610801150354 ""}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "34 " "TimeQuest Timing Analyzer is analyzing 34 combinational loops as latches." {  } {  } 0 335093 "TimeQuest Timing Analyzer is analyzing %1!d! combinational loops as latches." 0 0 "Fitter" 0 -1 1610801150628 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "processor.sdc " "Synopsys Design Constraints File file not found: 'processor.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Fitter" 0 -1 1610801150629 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_NO_DERIVING_MSG" "base clocks " "No user constrained base clocks found in the design" {  } {  } 0 332144 "No user constrained %1!s! found in the design" 0 0 "Fitter" 0 -1 1610801150629 ""}
{ "Warning" "WSTA_SCC_LOOP" "6 " "Found combinational loop of 6 nodes" { { "Warning" "WSTA_SCC_NODE" "sb\[7\]~23\|combout " "Node \"sb\[7\]~23\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1610801150632 ""} { "Warning" "WSTA_SCC_NODE" "db\[7\]~17\|datab " "Node \"db\[7\]~17\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1610801150632 ""} { "Warning" "WSTA_SCC_NODE" "db\[7\]~17\|combout " "Node \"db\[7\]~17\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1610801150632 ""} { "Warning" "WSTA_SCC_NODE" "db\[7\]~22\|datad " "Node \"db\[7\]~22\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1610801150632 ""} { "Warning" "WSTA_SCC_NODE" "db\[7\]~22\|combout " "Node \"db\[7\]~22\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1610801150632 ""} { "Warning" "WSTA_SCC_NODE" "sb\[7\]~23\|datac " "Node \"sb\[7\]~23\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1610801150632 ""}  } { { "../Processor/processor.vhdl" "" { Text "C:/Users/T.O/Documents/GitHub/EPO3/EPO-3/Processor/processor.vhdl" 468 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1610801150632 ""}
{ "Warning" "WSTA_SCC_LOOP" "6 " "Found combinational loop of 6 nodes" { { "Warning" "WSTA_SCC_NODE" "sb\[6\]~20\|combout " "Node \"sb\[6\]~20\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1610801150632 ""} { "Warning" "WSTA_SCC_NODE" "db\[6\]~16\|datab " "Node \"db\[6\]~16\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1610801150632 ""} { "Warning" "WSTA_SCC_NODE" "db\[6\]~16\|combout " "Node \"db\[6\]~16\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1610801150632 ""} { "Warning" "WSTA_SCC_NODE" "db\[6\]~21\|datad " "Node \"db\[6\]~21\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1610801150632 ""} { "Warning" "WSTA_SCC_NODE" "db\[6\]~21\|combout " "Node \"db\[6\]~21\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1610801150632 ""} { "Warning" "WSTA_SCC_NODE" "sb\[6\]~20\|datac " "Node \"sb\[6\]~20\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1610801150632 ""}  } { { "../Processor/processor.vhdl" "" { Text "C:/Users/T.O/Documents/GitHub/EPO3/EPO-3/Processor/processor.vhdl" 468 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1610801150632 ""}
{ "Warning" "WSTA_SCC_LOOP" "8 " "Found combinational loop of 8 nodes" { { "Warning" "WSTA_SCC_NODE" "sb\[5\]~17\|combout " "Node \"sb\[5\]~17\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1610801150633 ""} { "Warning" "WSTA_SCC_NODE" "db\[5\]~15\|dataa " "Node \"db\[5\]~15\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1610801150633 ""} { "Warning" "WSTA_SCC_NODE" "db\[5\]~15\|combout " "Node \"db\[5\]~15\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1610801150633 ""} { "Warning" "WSTA_SCC_NODE" "db\[5\]\|datad " "Node \"db\[5\]\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1610801150633 ""} { "Warning" "WSTA_SCC_NODE" "db\[5\]\|combout " "Node \"db\[5\]\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1610801150633 ""} { "Warning" "WSTA_SCC_NODE" "sb\[5\]~16\|dataa " "Node \"sb\[5\]~16\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1610801150633 ""} { "Warning" "WSTA_SCC_NODE" "sb\[5\]~16\|combout " "Node \"sb\[5\]~16\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1610801150633 ""} { "Warning" "WSTA_SCC_NODE" "sb\[5\]~17\|datab " "Node \"sb\[5\]~17\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1610801150633 ""}  } { { "../Processor/processor.vhdl" "" { Text "C:/Users/T.O/Documents/GitHub/EPO3/EPO-3/Processor/processor.vhdl" 468 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1610801150633 ""}
{ "Warning" "WSTA_SCC_LOOP" "6 " "Found combinational loop of 6 nodes" { { "Warning" "WSTA_SCC_NODE" "sb\[4\]~14\|combout " "Node \"sb\[4\]~14\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1610801150633 ""} { "Warning" "WSTA_SCC_NODE" "db\[4\]\|dataa " "Node \"db\[4\]\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1610801150633 ""} { "Warning" "WSTA_SCC_NODE" "db\[4\]\|combout " "Node \"db\[4\]\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1610801150633 ""} { "Warning" "WSTA_SCC_NODE" "sb\[4\]~13\|dataa " "Node \"sb\[4\]~13\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1610801150633 ""} { "Warning" "WSTA_SCC_NODE" "sb\[4\]~13\|combout " "Node \"sb\[4\]~13\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1610801150633 ""} { "Warning" "WSTA_SCC_NODE" "sb\[4\]~14\|datab " "Node \"sb\[4\]~14\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1610801150633 ""}  } { { "../Processor/processor.vhdl" "" { Text "C:/Users/T.O/Documents/GitHub/EPO3/EPO-3/Processor/processor.vhdl" 468 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1610801150633 ""}
{ "Warning" "WSTA_SCC_LOOP" "6 " "Found combinational loop of 6 nodes" { { "Warning" "WSTA_SCC_NODE" "sb\[3\]~11\|combout " "Node \"sb\[3\]~11\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1610801150633 ""} { "Warning" "WSTA_SCC_NODE" "db\[3\]\|dataa " "Node \"db\[3\]\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1610801150633 ""} { "Warning" "WSTA_SCC_NODE" "db\[3\]\|combout " "Node \"db\[3\]\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1610801150633 ""} { "Warning" "WSTA_SCC_NODE" "sb\[3\]~10\|dataa " "Node \"sb\[3\]~10\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1610801150633 ""} { "Warning" "WSTA_SCC_NODE" "sb\[3\]~10\|combout " "Node \"sb\[3\]~10\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1610801150633 ""} { "Warning" "WSTA_SCC_NODE" "sb\[3\]~11\|datab " "Node \"sb\[3\]~11\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1610801150633 ""}  } { { "../Processor/processor.vhdl" "" { Text "C:/Users/T.O/Documents/GitHub/EPO3/EPO-3/Processor/processor.vhdl" 468 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1610801150633 ""}
{ "Warning" "WSTA_SCC_LOOP" "6 " "Found combinational loop of 6 nodes" { { "Warning" "WSTA_SCC_NODE" "sb\[2\]~8\|combout " "Node \"sb\[2\]~8\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1610801150633 ""} { "Warning" "WSTA_SCC_NODE" "db\[2\]~12\|datab " "Node \"db\[2\]~12\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1610801150633 ""} { "Warning" "WSTA_SCC_NODE" "db\[2\]~12\|combout " "Node \"db\[2\]~12\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1610801150633 ""} { "Warning" "WSTA_SCC_NODE" "db\[2\]~20\|datad " "Node \"db\[2\]~20\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1610801150633 ""} { "Warning" "WSTA_SCC_NODE" "db\[2\]~20\|combout " "Node \"db\[2\]~20\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1610801150633 ""} { "Warning" "WSTA_SCC_NODE" "sb\[2\]~8\|datac " "Node \"sb\[2\]~8\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1610801150633 ""}  } { { "../Processor/processor.vhdl" "" { Text "C:/Users/T.O/Documents/GitHub/EPO3/EPO-3/Processor/processor.vhdl" 468 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1610801150633 ""}
{ "Warning" "WSTA_SCC_LOOP" "6 " "Found combinational loop of 6 nodes" { { "Warning" "WSTA_SCC_NODE" "sb\[1\]~5\|combout " "Node \"sb\[1\]~5\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1610801150634 ""} { "Warning" "WSTA_SCC_NODE" "db\[1\]~11\|datab " "Node \"db\[1\]~11\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1610801150634 ""} { "Warning" "WSTA_SCC_NODE" "db\[1\]~11\|combout " "Node \"db\[1\]~11\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1610801150634 ""} { "Warning" "WSTA_SCC_NODE" "db\[1\]~19\|datad " "Node \"db\[1\]~19\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1610801150634 ""} { "Warning" "WSTA_SCC_NODE" "db\[1\]~19\|combout " "Node \"db\[1\]~19\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1610801150634 ""} { "Warning" "WSTA_SCC_NODE" "sb\[1\]~5\|datac " "Node \"sb\[1\]~5\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1610801150634 ""}  } { { "../Processor/processor.vhdl" "" { Text "C:/Users/T.O/Documents/GitHub/EPO3/EPO-3/Processor/processor.vhdl" 468 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1610801150634 ""}
{ "Warning" "WSTA_SCC_LOOP" "6 " "Found combinational loop of 6 nodes" { { "Warning" "WSTA_SCC_NODE" "sb\[0\]~2\|combout " "Node \"sb\[0\]~2\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1610801150634 ""} { "Warning" "WSTA_SCC_NODE" "db\[0\]~10\|datab " "Node \"db\[0\]~10\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1610801150634 ""} { "Warning" "WSTA_SCC_NODE" "db\[0\]~10\|combout " "Node \"db\[0\]~10\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1610801150634 ""} { "Warning" "WSTA_SCC_NODE" "db\[0\]~18\|datad " "Node \"db\[0\]~18\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1610801150634 ""} { "Warning" "WSTA_SCC_NODE" "db\[0\]~18\|combout " "Node \"db\[0\]~18\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1610801150634 ""} { "Warning" "WSTA_SCC_NODE" "sb\[0\]~2\|datac " "Node \"sb\[0\]~2\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1610801150634 ""}  } { { "../Processor/processor.vhdl" "" { Text "C:/Users/T.O/Documents/GitHub/EPO3/EPO-3/Processor/processor.vhdl" 468 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1610801150634 ""}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: accumulator_clk  from: datac  to: combout " "Cell: accumulator_clk  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1610801150636 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: accumulator_clk  from: datad  to: combout " "Cell: accumulator_clk  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1610801150636 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: instruction_dec\|Mux139~6  from: datac  to: combout " "Cell: instruction_dec\|Mux139~6  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1610801150636 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: instruction_dec\|Mux6~7  from: datac  to: combout " "Cell: instruction_dec\|Mux6~7  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1610801150636 ""}  } {  } 0 332097 "The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network." 0 0 "Fitter" 0 -1 1610801150636 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Fitter" 0 -1 1610801150639 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Fitter" 0 -1 1610801150640 ""}
{ "Info" "ISTA_TDC_NO_DEFAULT_OPTIMIZATION_GOALS" "" "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." {  } {  } 0 332130 "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." 0 0 "Fitter" 0 -1 1610801150641 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "clk_25mhz~input (placed in PIN J7 (CLK13, DIFFCLK_7n, REFCLK0n)) " "Automatically promoted node clk_25mhz~input (placed in PIN J7 (CLK13, DIFFCLK_7n, REFCLK0n))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G17 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G17" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1610801150671 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "clock:clo\|state.state_6 " "Destination node clock:clo\|state.state_6" {  } { { "../Processor/Clock_Generator/clock.vhdl" "" { Text "C:/Users/T.O/Documents/GitHub/EPO3/EPO-3/Processor/Clock_Generator/clock.vhdl" 20 -1 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { clock:clo|state.state_6 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/T.O/Documents/GitHub/EPO3/EPO-3/FPGA/" { { 0 { 0 ""} 0 300 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1610801150671 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "clock:clo\|state.state_8 " "Destination node clock:clo\|state.state_8" {  } { { "../Processor/Clock_Generator/clock.vhdl" "" { Text "C:/Users/T.O/Documents/GitHub/EPO3/EPO-3/Processor/Clock_Generator/clock.vhdl" 20 -1 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { clock:clo|state.state_8 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/T.O/Documents/GitHub/EPO3/EPO-3/FPGA/" { { 0 { 0 ""} 0 302 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1610801150671 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Quartus II" 0 -1 1610801150671 ""}  } { { "../Processor/processor.vhdl" "" { Text "C:/Users/T.O/Documents/GitHub/EPO3/EPO-3/Processor/processor.vhdl" 9 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { clk_25mhz~input } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/T.O/Documents/GitHub/EPO3/EPO-3/FPGA/" { { 0 { 0 ""} 0 869 9224 9983 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1610801150671 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "clock:clo\|clk  " "Automatically promoted node clock:clo\|clk " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1610801150672 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "accumulator_clk " "Destination node accumulator_clk" {  } { { "../Processor/processor.vhdl" "" { Text "C:/Users/T.O/Documents/GitHub/EPO3/EPO-3/Processor/processor.vhdl" 491 -1 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { accumulator_clk } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/T.O/Documents/GitHub/EPO3/EPO-3/FPGA/" { { 0 { 0 ""} 0 322 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1610801150672 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "ins_reg_clk~0 " "Destination node ins_reg_clk~0" {  } { { "../Processor/processor.vhdl" "" { Text "C:/Users/T.O/Documents/GitHub/EPO3/EPO-3/Processor/processor.vhdl" 457 -1 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ins_reg_clk~0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/T.O/Documents/GitHub/EPO3/EPO-3/FPGA/" { { 0 { 0 ""} 0 767 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1610801150672 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Quartus II" 0 -1 1610801150672 ""}  } { { "../Processor/Clock_Generator/clock.vhdl" "" { Text "C:/Users/T.O/Documents/GitHub/EPO3/EPO-3/Processor/Clock_Generator/clock.vhdl" 11 -1 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { clock:clo|clk } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/T.O/Documents/GitHub/EPO3/EPO-3/FPGA/" { { 0 { 0 ""} 0 292 9224 9983 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1610801150672 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "instruction_decoder:instruction_dec\|Mux139~6  " "Automatically promoted node instruction_decoder:instruction_dec\|Mux139~6 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1610801150672 ""}  } { { "../Processor/Control/instruction_decoder.vhdl" "" { Text "C:/Users/T.O/Documents/GitHub/EPO3/EPO-3/Processor/Control/instruction_decoder.vhdl" 41 -1 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { instruction_decoder:instruction_dec|Mux139~6 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/T.O/Documents/GitHub/EPO3/EPO-3/FPGA/" { { 0 { 0 ""} 0 488 9224 9983 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1610801150672 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "ins_reg_clk  " "Automatically promoted node ins_reg_clk " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1610801150673 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "intruction_reg:ins_reg\|q\[1\] " "Destination node intruction_reg:ins_reg\|q\[1\]" {  } { { "../Processor/Control/InstructionRegister/instruction_reg.vhdl" "" { Text "C:/Users/T.O/Documents/GitHub/EPO3/EPO-3/Processor/Control/InstructionRegister/instruction_reg.vhdl" 24 -1 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { intruction_reg:ins_reg|q[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/T.O/Documents/GitHub/EPO3/EPO-3/FPGA/" { { 0 { 0 ""} 0 200 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1610801150673 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "intruction_reg:ins_reg\|q\[2\] " "Destination node intruction_reg:ins_reg\|q\[2\]" {  } { { "../Processor/Control/InstructionRegister/instruction_reg.vhdl" "" { Text "C:/Users/T.O/Documents/GitHub/EPO3/EPO-3/Processor/Control/InstructionRegister/instruction_reg.vhdl" 24 -1 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { intruction_reg:ins_reg|q[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/T.O/Documents/GitHub/EPO3/EPO-3/FPGA/" { { 0 { 0 ""} 0 201 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1610801150673 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "intruction_reg:ins_reg\|q\[3\] " "Destination node intruction_reg:ins_reg\|q\[3\]" {  } { { "../Processor/Control/InstructionRegister/instruction_reg.vhdl" "" { Text "C:/Users/T.O/Documents/GitHub/EPO3/EPO-3/Processor/Control/InstructionRegister/instruction_reg.vhdl" 24 -1 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { intruction_reg:ins_reg|q[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/T.O/Documents/GitHub/EPO3/EPO-3/FPGA/" { { 0 { 0 ""} 0 202 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1610801150673 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "intruction_reg:ins_reg\|q\[4\] " "Destination node intruction_reg:ins_reg\|q\[4\]" {  } { { "../Processor/Control/InstructionRegister/instruction_reg.vhdl" "" { Text "C:/Users/T.O/Documents/GitHub/EPO3/EPO-3/Processor/Control/InstructionRegister/instruction_reg.vhdl" 24 -1 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { intruction_reg:ins_reg|q[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/T.O/Documents/GitHub/EPO3/EPO-3/FPGA/" { { 0 { 0 ""} 0 203 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1610801150673 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "intruction_reg:ins_reg\|q\[5\] " "Destination node intruction_reg:ins_reg\|q\[5\]" {  } { { "../Processor/Control/InstructionRegister/instruction_reg.vhdl" "" { Text "C:/Users/T.O/Documents/GitHub/EPO3/EPO-3/Processor/Control/InstructionRegister/instruction_reg.vhdl" 24 -1 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { intruction_reg:ins_reg|q[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/T.O/Documents/GitHub/EPO3/EPO-3/FPGA/" { { 0 { 0 ""} 0 204 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1610801150673 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "intruction_reg:ins_reg\|q\[6\] " "Destination node intruction_reg:ins_reg\|q\[6\]" {  } { { "../Processor/Control/InstructionRegister/instruction_reg.vhdl" "" { Text "C:/Users/T.O/Documents/GitHub/EPO3/EPO-3/Processor/Control/InstructionRegister/instruction_reg.vhdl" 24 -1 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { intruction_reg:ins_reg|q[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/T.O/Documents/GitHub/EPO3/EPO-3/FPGA/" { { 0 { 0 ""} 0 205 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1610801150673 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "intruction_reg:ins_reg\|q\[7\] " "Destination node intruction_reg:ins_reg\|q\[7\]" {  } { { "../Processor/Control/InstructionRegister/instruction_reg.vhdl" "" { Text "C:/Users/T.O/Documents/GitHub/EPO3/EPO-3/Processor/Control/InstructionRegister/instruction_reg.vhdl" 24 -1 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { intruction_reg:ins_reg|q[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/T.O/Documents/GitHub/EPO3/EPO-3/FPGA/" { { 0 { 0 ""} 0 206 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1610801150673 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "timing_generation:tim_gen\|state.T0 " "Destination node timing_generation:tim_gen\|state.T0" {  } { { "../Processor/Control/Predecode/timing_fsm.vhdl" "" { Text "C:/Users/T.O/Documents/GitHub/EPO3/EPO-3/Processor/Control/Predecode/timing_fsm.vhdl" 43 -1 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { timing_generation:tim_gen|state.T0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/T.O/Documents/GitHub/EPO3/EPO-3/FPGA/" { { 0 { 0 ""} 0 87 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1610801150673 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "timing_generation:tim_gen\|state.T1P_T1 " "Destination node timing_generation:tim_gen\|state.T1P_T1" {  } { { "../Processor/Control/Predecode/timing_fsm.vhdl" "" { Text "C:/Users/T.O/Documents/GitHub/EPO3/EPO-3/Processor/Control/Predecode/timing_fsm.vhdl" 43 -1 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { timing_generation:tim_gen|state.T1P_T1 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/T.O/Documents/GitHub/EPO3/EPO-3/FPGA/" { { 0 { 0 ""} 0 88 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1610801150673 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "timing_generation:tim_gen\|state.T2_T0 " "Destination node timing_generation:tim_gen\|state.T2_T0" {  } { { "../Processor/Control/Predecode/timing_fsm.vhdl" "" { Text "C:/Users/T.O/Documents/GitHub/EPO3/EPO-3/Processor/Control/Predecode/timing_fsm.vhdl" 43 -1 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { timing_generation:tim_gen|state.T2_T0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/T.O/Documents/GitHub/EPO3/EPO-3/FPGA/" { { 0 { 0 ""} 0 89 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1610801150673 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_LIMITED_TO_SUB" "10 " "Non-global destination nodes limited to 10 nodes" {  } {  } 0 176358 "Non-global destination nodes limited to %1!d! nodes" 0 0 "Quartus II" 0 -1 1610801150673 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Quartus II" 0 -1 1610801150673 ""}  } { { "../Processor/processor.vhdl" "" { Text "C:/Users/T.O/Documents/GitHub/EPO3/EPO-3/Processor/processor.vhdl" 457 -1 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ins_reg_clk } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/T.O/Documents/GitHub/EPO3/EPO-3/FPGA/" { { 0 { 0 ""} 0 323 9224 9983 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1610801150673 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "accumulator_clk  " "Automatically promoted node accumulator_clk " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1610801150675 ""}  } { { "../Processor/processor.vhdl" "" { Text "C:/Users/T.O/Documents/GitHub/EPO3/EPO-3/Processor/processor.vhdl" 491 -1 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { accumulator_clk } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/T.O/Documents/GitHub/EPO3/EPO-3/FPGA/" { { 0 { 0 ""} 0 322 9224 9983 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1610801150675 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "clock:clo\|clk_2  " "Automatically promoted node clock:clo\|clk_2 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1610801150675 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "mem_data_reg:data_reg\|register_8bit:l1\|q\[1\] " "Destination node mem_data_reg:data_reg\|register_8bit:l1\|q\[1\]" {  } { { "../Processor/8_bit_register.vhdl" "" { Text "C:/Users/T.O/Documents/GitHub/EPO3/EPO-3/Processor/8_bit_register.vhdl" 25 -1 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { mem_data_reg:data_reg|register_8bit:l1|q[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/T.O/Documents/GitHub/EPO3/EPO-3/FPGA/" { { 0 { 0 ""} 0 328 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1610801150675 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "mem_data_reg:data_reg\|register_8bit:l1\|q\[2\] " "Destination node mem_data_reg:data_reg\|register_8bit:l1\|q\[2\]" {  } { { "../Processor/8_bit_register.vhdl" "" { Text "C:/Users/T.O/Documents/GitHub/EPO3/EPO-3/Processor/8_bit_register.vhdl" 25 -1 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { mem_data_reg:data_reg|register_8bit:l1|q[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/T.O/Documents/GitHub/EPO3/EPO-3/FPGA/" { { 0 { 0 ""} 0 329 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1610801150675 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "mem_data_reg:data_reg\|register_8bit:l1\|q\[3\] " "Destination node mem_data_reg:data_reg\|register_8bit:l1\|q\[3\]" {  } { { "../Processor/8_bit_register.vhdl" "" { Text "C:/Users/T.O/Documents/GitHub/EPO3/EPO-3/Processor/8_bit_register.vhdl" 25 -1 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { mem_data_reg:data_reg|register_8bit:l1|q[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/T.O/Documents/GitHub/EPO3/EPO-3/FPGA/" { { 0 { 0 ""} 0 330 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1610801150675 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "mem_data_reg:data_reg\|register_8bit:l1\|q\[4\] " "Destination node mem_data_reg:data_reg\|register_8bit:l1\|q\[4\]" {  } { { "../Processor/8_bit_register.vhdl" "" { Text "C:/Users/T.O/Documents/GitHub/EPO3/EPO-3/Processor/8_bit_register.vhdl" 25 -1 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { mem_data_reg:data_reg|register_8bit:l1|q[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/T.O/Documents/GitHub/EPO3/EPO-3/FPGA/" { { 0 { 0 ""} 0 331 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1610801150675 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "mem_data_reg:data_reg\|register_8bit:l1\|q\[6\] " "Destination node mem_data_reg:data_reg\|register_8bit:l1\|q\[6\]" {  } { { "../Processor/8_bit_register.vhdl" "" { Text "C:/Users/T.O/Documents/GitHub/EPO3/EPO-3/Processor/8_bit_register.vhdl" 25 -1 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { mem_data_reg:data_reg|register_8bit:l1|q[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/T.O/Documents/GitHub/EPO3/EPO-3/FPGA/" { { 0 { 0 ""} 0 333 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1610801150675 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "mem_data_reg:data_reg\|register_8bit:l1\|q\[7\] " "Destination node mem_data_reg:data_reg\|register_8bit:l1\|q\[7\]" {  } { { "../Processor/8_bit_register.vhdl" "" { Text "C:/Users/T.O/Documents/GitHub/EPO3/EPO-3/Processor/8_bit_register.vhdl" 25 -1 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { mem_data_reg:data_reg|register_8bit:l1|q[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/T.O/Documents/GitHub/EPO3/EPO-3/FPGA/" { { 0 { 0 ""} 0 334 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1610801150675 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "accumulator_clk " "Destination node accumulator_clk" {  } { { "../Processor/processor.vhdl" "" { Text "C:/Users/T.O/Documents/GitHub/EPO3/EPO-3/Processor/processor.vhdl" 491 -1 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { accumulator_clk } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/T.O/Documents/GitHub/EPO3/EPO-3/FPGA/" { { 0 { 0 ""} 0 322 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1610801150675 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "ins_reg_clk~0 " "Destination node ins_reg_clk~0" {  } { { "../Processor/processor.vhdl" "" { Text "C:/Users/T.O/Documents/GitHub/EPO3/EPO-3/Processor/processor.vhdl" 457 -1 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ins_reg_clk~0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/T.O/Documents/GitHub/EPO3/EPO-3/FPGA/" { { 0 { 0 ""} 0 767 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1610801150675 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Quartus II" 0 -1 1610801150675 ""}  } { { "../Processor/Clock_Generator/clock.vhdl" "" { Text "C:/Users/T.O/Documents/GitHub/EPO3/EPO-3/Processor/Clock_Generator/clock.vhdl" 12 -1 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { clock:clo|clk_2 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/T.O/Documents/GitHub/EPO3/EPO-3/FPGA/" { { 0 { 0 ""} 0 294 9224 9983 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1610801150675 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "predecode_logic:pr_logic\|cycles\[2\]~22  " "Automatically promoted node predecode_logic:pr_logic\|cycles\[2\]~22 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1610801150676 ""}  } { { "../Processor/Control/Predecode/predecode_logic.vhdl" "" { Text "C:/Users/T.O/Documents/GitHub/EPO3/EPO-3/Processor/Control/Predecode/predecode_logic.vhdl" 23 -1 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { predecode_logic:pr_logic|cycles[2]~22 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/T.O/Documents/GitHub/EPO3/EPO-3/FPGA/" { { 0 { 0 ""} 0 847 9224 9983 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1610801150676 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1610801151099 ""}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 176273 "Performing register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1610801151100 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 176274 "Completed register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1610801151100 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1610801151101 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1610801151102 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MULT_RAM_PACKING" "" "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" {  } {  } 1 176248 "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1610801151103 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MULT_RAM_PACKING" "" "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" {  } {  } 1 176249 "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1610801151128 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "No registers were packed into other blocks" {  } {  } 1 176219 "No registers were packed into other blocks" 0 0 "Quartus II" 0 -1 1610801151129 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1610801151129 ""}
{ "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement " "Statistics of I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement" { { "Info" "IFSAC_FSAC_SINGLE_IOC_GROUP_STATISTICS" "23 unused 2.5V 13 10 0 " "Number of I/O pins in group: 23 (unused VREF, 2.5V VCCIO, 13 input, 10 output, 0 bidirectional)" { { "Info" "IFSAC_FSAC_IO_STDS_IN_IOC_GROUP" "2.5 V. " "I/O standards used: 2.5 V." {  } {  } 0 176212 "I/O standards used: %1!s!" 0 0 "Quartus II" 0 -1 1610801151130 ""}  } {  } 0 176211 "Number of I/O pins in group: %1!d! (%2!s! VREF, %3!s! VCCIO, %4!d! input, %5!d! output, %6!d! bidirectional)" 0 0 "Quartus II" 0 -1 1610801151130 ""}  } {  } 0 176214 "Statistics of %1!s!" 0 0 "Fitter" 0 -1 1610801151130 ""}
{ "Info" "IFSAC_FSAC_IO_STATS_BEFORE_AFTER_PLACEMENT" "before " "I/O bank details before I/O pin placement" { { "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O banks " "Statistics of I/O banks" { { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "QL0 does not use undetermined 0 0 " "I/O bank number QL0 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  0 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1610801151131 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "3 does not use undetermined 1 7 " "I/O bank number 3 does not use VREF pins and has undetermined VCCIO pins. 1 total pin(s) used --  7 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1610801151131 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "3A does not use undetermined 1 1 " "I/O bank number 3A does not use VREF pins and has undetermined VCCIO pins. 1 total pin(s) used --  1 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1610801151131 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "4 does not use undetermined 0 14 " "I/O bank number 4 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  14 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1610801151131 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "5 does not use undetermined 0 12 " "I/O bank number 5 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  12 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1610801151131 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "6 does not use undetermined 0 12 " "I/O bank number 6 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  12 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1610801151131 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "7 does not use undetermined 0 14 " "I/O bank number 7 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  14 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1610801151131 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "8A does not use undetermined 0 2 " "I/O bank number 8A does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  2 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1610801151131 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "8 does not use undetermined 0 5 " "I/O bank number 8 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  5 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1610801151131 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "9 does not use undetermined 4 0 " "I/O bank number 9 does not use VREF pins and has undetermined VCCIO pins. 4 total pin(s) used --  0 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1610801151131 ""}  } {  } 0 176214 "Statistics of %1!s!" 0 0 "Quartus II" 0 -1 1610801151131 ""}  } {  } 0 176215 "I/O bank details %1!s! I/O pin placement" 0 0 "Fitter" 0 -1 1610801151131 ""}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:01 " "Fitter preparation operations ending: elapsed time is 00:00:01" {  } {  } 0 171121 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1610801151147 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1610801152163 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:00 " "Fitter placement preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1610801152393 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1610801152400 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1610801153164 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:01 " "Fitter placement operations ending: elapsed time is 00:00:01" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1610801153164 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1610801153600 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "0 " "Router estimated average interconnect usage is 0% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "5 X11_Y21 X21_Y31 " "Router estimated peak interconnect usage is 5% of the available device resources in the region that extends from location X11_Y21 to location X21_Y31" {  } { { "loc" "" { Generic "C:/Users/T.O/Documents/GitHub/EPO3/EPO-3/FPGA/" { { 1 { 0 "Router estimated peak interconnect usage is 5% of the available device resources in the region that extends from location X11_Y21 to location X21_Y31"} { { 11 { 0 "Router estimated peak interconnect usage is 5% of the available device resources in the region that extends from location X11_Y21 to location X21_Y31"} 11 21 11 11 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Quartus II" 0 -1 1610801154546 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1610801154546 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:02 " "Fitter routing operations ending: elapsed time is 00:00:02" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1610801156311 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "Quartus II" 0 -1 1610801156313 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "Fitter" 0 -1 1610801156313 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "0.69 " "Total time spent on timing analysis during the Fitter is 0.69 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during the Fitter is %1!s! seconds." 0 0 "Fitter" 0 -1 1610801156326 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1610801156402 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1610801156593 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1610801156668 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1610801156837 ""}
{ "Info" "IFITCC_FITTER_POST_OPERATION_END" "00:00:01 " "Fitter post-fit operations ending: elapsed time is 00:00:01" {  } {  } 0 11218 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1610801157195 ""}
{ "Warning" "WFIOMGR_FIOMGR_REFER_APPNOTE_447_TOP_LEVEL" "1 Cyclone IV GX " "1 pins must meet Altera requirements for 3.3-, 3.0-, and 2.5-V interfaces. For more information, refer to AN 447: Interfacing Cyclone IV GX Devices with 3.3/3.0/2.5-V LVTTL/LVCMOS I/O Systems." { { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "clk_25mhz 2.5 V J7 " "Pin clk_25mhz uses I/O standard 2.5 V at J7" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { clk_25mhz } } } { "../Processor/processor.vhdl" "" { Text "C:/Users/T.O/Documents/GitHub/EPO3/EPO-3/Processor/processor.vhdl" 9 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { clk_25mhz } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/T.O/Documents/GitHub/EPO3/EPO-3/FPGA/" { { 0 { 0 ""} 0 64 9224 9983 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1610801157404 ""}  } {  } 0 169177 "%1!d! pins must meet Altera requirements for 3.3-, 3.0-, and 2.5-V interfaces. For more information, refer to AN 447: Interfacing %2!s! Devices with 3.3/3.0/2.5-V LVTTL/LVCMOS I/O Systems." 0 0 "Fitter" 0 -1 1610801157404 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/T.O/Documents/GitHub/EPO3/EPO-3/FPGA/output_files/processor.fit.smsg " "Generated suppressed messages file C:/Users/T.O/Documents/GitHub/EPO3/EPO-3/FPGA/output_files/processor.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1610801157496 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 65 s Quartus II 64-Bit " "Quartus II 64-Bit Fitter was successful. 0 errors, 65 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4995 " "Peak virtual memory: 4995 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1610801157903 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sat Jan 16 13:45:57 2021 " "Processing ended: Sat Jan 16 13:45:57 2021" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1610801157903 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:09 " "Elapsed time: 00:00:09" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1610801157903 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:09 " "Total CPU time (on all processors): 00:00:09" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1610801157903 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1610801157903 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Fitter" 0 -1 1610801158777 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus II 64-Bit " "Running Quartus II 64-Bit Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1610801158778 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sat Jan 16 13:45:58 2021 " "Processing started: Sat Jan 16 13:45:58 2021" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1610801158778 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Assembler" 0 -1 1610801158778 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off processor -c processor " "Command: quartus_asm --read_settings_files=off --write_settings_files=off processor -c processor" {  } {  } 0 0 "Command: %1!s!" 0 0 "Assembler" 0 -1 1610801158778 ""}
{ "Info" "IASM_ASM_GENERATING_POWER_DATA" "" "Writing out detailed assembly data for power analysis" {  } {  } 0 115031 "Writing out detailed assembly data for power analysis" 0 0 "Assembler" 0 -1 1610801159506 ""}
{ "Info" "IASM_ASM_GENERATING_PROGRAMMING_FILES" "" "Assembler is generating device programming files" {  } {  } 0 115030 "Assembler is generating device programming files" 0 0 "Assembler" 0 -1 1610801159527 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 0 s Quartus II 64-Bit " "Quartus II 64-Bit Assembler was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4609 " "Peak virtual memory: 4609 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1610801159835 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sat Jan 16 13:45:59 2021 " "Processing ended: Sat Jan 16 13:45:59 2021" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1610801159835 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1610801159835 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1610801159835 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Assembler" 0 -1 1610801159835 ""}
{ "Info" "IFLOW_DISABLED_MODULE" "PowerPlay Power Analyzer FLOW_ENABLE_POWER_ANALYZER " "Skipped module PowerPlay Power Analyzer due to the assignment FLOW_ENABLE_POWER_ANALYZER" {  } {  } 0 293026 "Skipped module %1!s! due to the assignment %2!s!" 0 0 "Assembler" 0 -1 1610801160458 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Assembler" 0 -1 1610801160920 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "TimeQuest Timing Analyzer Quartus II 64-Bit " "Running Quartus II 64-Bit TimeQuest Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1610801160921 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sat Jan 16 13:46:00 2021 " "Processing started: Sat Jan 16 13:46:00 2021" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1610801160921 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1610801160921 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta processor -c processor " "Command: quartus_sta processor -c processor" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1610801160921 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #1" {  } {  } 0 0 "qsta_default_script.tcl version: #1" 0 0 "Quartus II" 0 0 1610801161033 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1610801161209 ""}
{ "Info" "ICUT_CUT_DEFAULT_OPERATING_CONDITION" "High junction temperature 85 " "High junction temperature operating condition is not set. Assuming a default value of '85'." {  } {  } 0 21076 "%1!s! operating condition is not set. Assuming a default value of '%2!s!'." 0 0 "Quartus II" 0 -1 1610801161250 ""}
{ "Info" "ICUT_CUT_DEFAULT_OPERATING_CONDITION" "Low junction temperature 0 " "Low junction temperature operating condition is not set. Assuming a default value of '0'." {  } {  } 0 21076 "%1!s! operating condition is not set. Assuming a default value of '%2!s!'." 0 0 "Quartus II" 0 -1 1610801161250 ""}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "34 " "TimeQuest Timing Analyzer is analyzing 34 combinational loops as latches." {  } {  } 0 335093 "TimeQuest Timing Analyzer is analyzing %1!d! combinational loops as latches." 0 0 "Quartus II" 0 -1 1610801161454 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "processor.sdc " "Synopsys Design Constraints File file not found: 'processor.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Quartus II" 0 -1 1610801161556 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_DERIVING" "base clocks \"derive_clocks -period 1.0\" " "No user constrained base clocks found in the design. Calling \"derive_clocks -period 1.0\"" {  } {  } 0 332142 "No user constrained %1!s! found in the design. Calling %2!s!" 0 0 "Quartus II" 0 -1 1610801161557 ""}
{ "Info" "ISTA_DERIVE_CLOCKS_INFO" "Deriving Clocks " "Deriving Clocks" { { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name clk_25mhz clk_25mhz " "create_clock -period 1.000 -name clk_25mhz clk_25mhz" {  } {  } 0 332105 "%1!s!" 0 0 "Quartus II" 0 -1 1610801161559 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name intruction_reg:ins_reg\|q\[0\] intruction_reg:ins_reg\|q\[0\] " "create_clock -period 1.000 -name intruction_reg:ins_reg\|q\[0\] intruction_reg:ins_reg\|q\[0\]" {  } {  } 0 332105 "%1!s!" 0 0 "Quartus II" 0 -1 1610801161559 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name ins_reg_clk ins_reg_clk " "create_clock -period 1.000 -name ins_reg_clk ins_reg_clk" {  } {  } 0 332105 "%1!s!" 0 0 "Quartus II" 0 -1 1610801161559 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name clock:clo\|state.state_1 clock:clo\|state.state_1 " "create_clock -period 1.000 -name clock:clo\|state.state_1 clock:clo\|state.state_1" {  } {  } 0 332105 "%1!s!" 0 0 "Quartus II" 0 -1 1610801161559 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name mem_data_reg:data_reg\|register_8bit:l1\|q\[0\] mem_data_reg:data_reg\|register_8bit:l1\|q\[0\] " "create_clock -period 1.000 -name mem_data_reg:data_reg\|register_8bit:l1\|q\[0\] mem_data_reg:data_reg\|register_8bit:l1\|q\[0\]" {  } {  } 0 332105 "%1!s!" 0 0 "Quartus II" 0 -1 1610801161559 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name clock:clo\|state.state_3 clock:clo\|state.state_3 " "create_clock -period 1.000 -name clock:clo\|state.state_3 clock:clo\|state.state_3" {  } {  } 0 332105 "%1!s!" 0 0 "Quartus II" 0 -1 1610801161559 ""}  } {  } 0 332105 "%1!s!" 0 0 "Quartus II" 0 -1 1610801161559 ""}
{ "Warning" "WSTA_SCC_LOOP" "6 " "Found combinational loop of 6 nodes" { { "Warning" "WSTA_SCC_NODE" "sb\[7\]~23\|combout " "Node \"sb\[7\]~23\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1610801161560 ""} { "Warning" "WSTA_SCC_NODE" "db\[7\]~17\|datad " "Node \"db\[7\]~17\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1610801161560 ""} { "Warning" "WSTA_SCC_NODE" "db\[7\]~17\|combout " "Node \"db\[7\]~17\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1610801161560 ""} { "Warning" "WSTA_SCC_NODE" "db\[7\]~22\|dataa " "Node \"db\[7\]~22\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1610801161560 ""} { "Warning" "WSTA_SCC_NODE" "db\[7\]~22\|combout " "Node \"db\[7\]~22\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1610801161560 ""} { "Warning" "WSTA_SCC_NODE" "sb\[7\]~23\|dataa " "Node \"sb\[7\]~23\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1610801161560 ""}  } { { "../Processor/processor.vhdl" "" { Text "C:/Users/T.O/Documents/GitHub/EPO3/EPO-3/Processor/processor.vhdl" 468 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Quartus II" 0 -1 1610801161560 ""}
{ "Warning" "WSTA_SCC_LOOP" "6 " "Found combinational loop of 6 nodes" { { "Warning" "WSTA_SCC_NODE" "sb\[6\]~20\|combout " "Node \"sb\[6\]~20\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1610801161560 ""} { "Warning" "WSTA_SCC_NODE" "db\[6\]~16\|datab " "Node \"db\[6\]~16\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1610801161560 ""} { "Warning" "WSTA_SCC_NODE" "db\[6\]~16\|combout " "Node \"db\[6\]~16\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1610801161560 ""} { "Warning" "WSTA_SCC_NODE" "db\[6\]~21\|dataa " "Node \"db\[6\]~21\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1610801161560 ""} { "Warning" "WSTA_SCC_NODE" "db\[6\]~21\|combout " "Node \"db\[6\]~21\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1610801161560 ""} { "Warning" "WSTA_SCC_NODE" "sb\[6\]~20\|dataa " "Node \"sb\[6\]~20\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1610801161560 ""}  } { { "../Processor/processor.vhdl" "" { Text "C:/Users/T.O/Documents/GitHub/EPO3/EPO-3/Processor/processor.vhdl" 468 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Quartus II" 0 -1 1610801161560 ""}
{ "Warning" "WSTA_SCC_LOOP" "8 " "Found combinational loop of 8 nodes" { { "Warning" "WSTA_SCC_NODE" "sb\[5\]~17\|combout " "Node \"sb\[5\]~17\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1610801161560 ""} { "Warning" "WSTA_SCC_NODE" "db\[5\]~15\|dataa " "Node \"db\[5\]~15\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1610801161560 ""} { "Warning" "WSTA_SCC_NODE" "db\[5\]~15\|combout " "Node \"db\[5\]~15\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1610801161560 ""} { "Warning" "WSTA_SCC_NODE" "db\[5\]\|dataa " "Node \"db\[5\]\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1610801161560 ""} { "Warning" "WSTA_SCC_NODE" "db\[5\]\|combout " "Node \"db\[5\]\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1610801161560 ""} { "Warning" "WSTA_SCC_NODE" "sb\[5\]~16\|datab " "Node \"sb\[5\]~16\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1610801161560 ""} { "Warning" "WSTA_SCC_NODE" "sb\[5\]~16\|combout " "Node \"sb\[5\]~16\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1610801161560 ""} { "Warning" "WSTA_SCC_NODE" "sb\[5\]~17\|dataa " "Node \"sb\[5\]~17\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1610801161560 ""}  } { { "../Processor/processor.vhdl" "" { Text "C:/Users/T.O/Documents/GitHub/EPO3/EPO-3/Processor/processor.vhdl" 468 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Quartus II" 0 -1 1610801161560 ""}
{ "Warning" "WSTA_SCC_LOOP" "6 " "Found combinational loop of 6 nodes" { { "Warning" "WSTA_SCC_NODE" "sb\[4\]~14\|combout " "Node \"sb\[4\]~14\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1610801161561 ""} { "Warning" "WSTA_SCC_NODE" "db\[4\]\|datab " "Node \"db\[4\]\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1610801161561 ""} { "Warning" "WSTA_SCC_NODE" "db\[4\]\|combout " "Node \"db\[4\]\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1610801161561 ""} { "Warning" "WSTA_SCC_NODE" "sb\[4\]~13\|datab " "Node \"sb\[4\]~13\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1610801161561 ""} { "Warning" "WSTA_SCC_NODE" "sb\[4\]~13\|combout " "Node \"sb\[4\]~13\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1610801161561 ""} { "Warning" "WSTA_SCC_NODE" "sb\[4\]~14\|datab " "Node \"sb\[4\]~14\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1610801161561 ""}  } { { "../Processor/processor.vhdl" "" { Text "C:/Users/T.O/Documents/GitHub/EPO3/EPO-3/Processor/processor.vhdl" 468 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Quartus II" 0 -1 1610801161561 ""}
{ "Warning" "WSTA_SCC_LOOP" "6 " "Found combinational loop of 6 nodes" { { "Warning" "WSTA_SCC_NODE" "sb\[3\]~11\|combout " "Node \"sb\[3\]~11\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1610801161561 ""} { "Warning" "WSTA_SCC_NODE" "db\[3\]\|dataa " "Node \"db\[3\]\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1610801161561 ""} { "Warning" "WSTA_SCC_NODE" "db\[3\]\|combout " "Node \"db\[3\]\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1610801161561 ""} { "Warning" "WSTA_SCC_NODE" "sb\[3\]~10\|datab " "Node \"sb\[3\]~10\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1610801161561 ""} { "Warning" "WSTA_SCC_NODE" "sb\[3\]~10\|combout " "Node \"sb\[3\]~10\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1610801161561 ""} { "Warning" "WSTA_SCC_NODE" "sb\[3\]~11\|dataa " "Node \"sb\[3\]~11\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1610801161561 ""}  } { { "../Processor/processor.vhdl" "" { Text "C:/Users/T.O/Documents/GitHub/EPO3/EPO-3/Processor/processor.vhdl" 468 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Quartus II" 0 -1 1610801161561 ""}
{ "Warning" "WSTA_SCC_LOOP" "6 " "Found combinational loop of 6 nodes" { { "Warning" "WSTA_SCC_NODE" "sb\[2\]~8\|combout " "Node \"sb\[2\]~8\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1610801161561 ""} { "Warning" "WSTA_SCC_NODE" "db\[2\]~12\|datab " "Node \"db\[2\]~12\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1610801161561 ""} { "Warning" "WSTA_SCC_NODE" "db\[2\]~12\|combout " "Node \"db\[2\]~12\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1610801161561 ""} { "Warning" "WSTA_SCC_NODE" "db\[2\]~20\|datab " "Node \"db\[2\]~20\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1610801161561 ""} { "Warning" "WSTA_SCC_NODE" "db\[2\]~20\|combout " "Node \"db\[2\]~20\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1610801161561 ""} { "Warning" "WSTA_SCC_NODE" "sb\[2\]~8\|datab " "Node \"sb\[2\]~8\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1610801161561 ""}  } { { "../Processor/processor.vhdl" "" { Text "C:/Users/T.O/Documents/GitHub/EPO3/EPO-3/Processor/processor.vhdl" 468 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Quartus II" 0 -1 1610801161561 ""}
{ "Warning" "WSTA_SCC_LOOP" "6 " "Found combinational loop of 6 nodes" { { "Warning" "WSTA_SCC_NODE" "sb\[1\]~5\|combout " "Node \"sb\[1\]~5\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1610801161562 ""} { "Warning" "WSTA_SCC_NODE" "db\[1\]~11\|datab " "Node \"db\[1\]~11\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1610801161562 ""} { "Warning" "WSTA_SCC_NODE" "db\[1\]~11\|combout " "Node \"db\[1\]~11\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1610801161562 ""} { "Warning" "WSTA_SCC_NODE" "db\[1\]~19\|datab " "Node \"db\[1\]~19\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1610801161562 ""} { "Warning" "WSTA_SCC_NODE" "db\[1\]~19\|combout " "Node \"db\[1\]~19\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1610801161562 ""} { "Warning" "WSTA_SCC_NODE" "sb\[1\]~5\|datab " "Node \"sb\[1\]~5\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1610801161562 ""}  } { { "../Processor/processor.vhdl" "" { Text "C:/Users/T.O/Documents/GitHub/EPO3/EPO-3/Processor/processor.vhdl" 468 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Quartus II" 0 -1 1610801161562 ""}
{ "Warning" "WSTA_SCC_LOOP" "6 " "Found combinational loop of 6 nodes" { { "Warning" "WSTA_SCC_NODE" "sb\[0\]~2\|combout " "Node \"sb\[0\]~2\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1610801161562 ""} { "Warning" "WSTA_SCC_NODE" "db\[0\]~10\|datab " "Node \"db\[0\]~10\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1610801161562 ""} { "Warning" "WSTA_SCC_NODE" "db\[0\]~10\|combout " "Node \"db\[0\]~10\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1610801161562 ""} { "Warning" "WSTA_SCC_NODE" "db\[0\]~18\|datab " "Node \"db\[0\]~18\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1610801161562 ""} { "Warning" "WSTA_SCC_NODE" "db\[0\]~18\|combout " "Node \"db\[0\]~18\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1610801161562 ""} { "Warning" "WSTA_SCC_NODE" "sb\[0\]~2\|datab " "Node \"sb\[0\]~2\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1610801161562 ""}  } { { "../Processor/processor.vhdl" "" { Text "C:/Users/T.O/Documents/GitHub/EPO3/EPO-3/Processor/processor.vhdl" 468 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Quartus II" 0 -1 1610801161562 ""}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: accumulator_clk  from: datab  to: combout " "Cell: accumulator_clk  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1610801161637 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: accumulator_clk  from: datad  to: combout " "Cell: accumulator_clk  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1610801161637 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: instruction_dec\|Mux139~6  from: datad  to: combout " "Cell: instruction_dec\|Mux139~6  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1610801161637 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: instruction_dec\|Mux6~7  from: datad  to: combout " "Cell: instruction_dec\|Mux6~7  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1610801161637 ""}  } {  } 0 332097 "The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network." 0 0 "Quartus II" 0 -1 1610801161637 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Quartus II" 0 -1 1610801161638 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Quartus II" 0 -1 1610801161641 ""}
{ "Info" "0" "" "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "Quartus II" 0 0 1610801161642 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 85C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 85C Model" 0 0 "Quartus II" 0 0 1610801161651 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." 0 0 "Quartus II" 0 -1 1610801161714 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Quartus II" 0 -1 1610801161714 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -5.173 " "Worst-case setup slack is -5.173" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1610801161718 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1610801161718 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -5.173      -189.461 clock:clo\|state.state_1  " "   -5.173      -189.461 clock:clo\|state.state_1 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1610801161718 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -4.512       -11.471 mem_data_reg:data_reg\|register_8bit:l1\|q\[0\]  " "   -4.512       -11.471 mem_data_reg:data_reg\|register_8bit:l1\|q\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1610801161718 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -4.337       -70.624 ins_reg_clk  " "   -4.337       -70.624 ins_reg_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1610801161718 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.778       -36.848 clock:clo\|state.state_3  " "   -3.778       -36.848 clock:clo\|state.state_3 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1610801161718 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.464       -63.221 intruction_reg:ins_reg\|q\[0\]  " "   -3.464       -63.221 intruction_reg:ins_reg\|q\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1610801161718 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.406        -7.829 clk_25mhz  " "   -1.406        -7.829 clk_25mhz " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1610801161718 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1610801161718 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold -1.296 " "Worst-case hold slack is -1.296" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1610801161730 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1610801161730 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.296        -3.753 mem_data_reg:data_reg\|register_8bit:l1\|q\[0\]  " "   -1.296        -3.753 mem_data_reg:data_reg\|register_8bit:l1\|q\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1610801161730 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.976        -1.332 clock:clo\|state.state_3  " "   -0.976        -1.332 clock:clo\|state.state_3 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1610801161730 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.791        -1.083 clock:clo\|state.state_1  " "   -0.791        -1.083 clock:clo\|state.state_1 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1610801161730 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.751       -14.431 intruction_reg:ins_reg\|q\[0\]  " "   -0.751       -14.431 intruction_reg:ins_reg\|q\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1610801161730 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.149        -0.211 clk_25mhz  " "   -0.149        -0.211 clk_25mhz " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1610801161730 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.010        -0.010 ins_reg_clk  " "   -0.010        -0.010 ins_reg_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1610801161730 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1610801161730 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery -2.917 " "Worst-case recovery slack is -2.917" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1610801161734 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1610801161734 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.917       -47.677 ins_reg_clk  " "   -2.917       -47.677 ins_reg_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1610801161734 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.612        -5.965 mem_data_reg:data_reg\|register_8bit:l1\|q\[0\]  " "   -2.612        -5.965 mem_data_reg:data_reg\|register_8bit:l1\|q\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1610801161734 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1610801161734 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 0.884 " "Worst-case removal slack is 0.884" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1610801161737 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1610801161737 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.884         0.000 ins_reg_clk  " "    0.884         0.000 ins_reg_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1610801161737 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.022         0.000 mem_data_reg:data_reg\|register_8bit:l1\|q\[0\]  " "    1.022         0.000 mem_data_reg:data_reg\|register_8bit:l1\|q\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1610801161737 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1610801161737 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -3.000 " "Worst-case minimum pulse width slack is -3.000" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1610801161740 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1610801161740 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000       -17.000 clk_25mhz  " "   -3.000       -17.000 clk_25mhz " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1610801161740 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.000       -66.000 clock:clo\|state.state_1  " "   -1.000       -66.000 clock:clo\|state.state_1 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1610801161740 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.000       -40.000 ins_reg_clk  " "   -1.000       -40.000 ins_reg_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1610801161740 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.000       -17.000 clock:clo\|state.state_3  " "   -1.000       -17.000 clock:clo\|state.state_3 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1610801161740 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.402         0.000 mem_data_reg:data_reg\|register_8bit:l1\|q\[0\]  " "    0.402         0.000 mem_data_reg:data_reg\|register_8bit:l1\|q\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1610801161740 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.420         0.000 intruction_reg:ins_reg\|q\[0\]  " "    0.420         0.000 intruction_reg:ins_reg\|q\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1610801161740 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1610801161740 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 0C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 0C Model" 0 0 "Quartus II" 0 0 1610801161940 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Quartus II" 0 -1 1610801161967 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Quartus II" 0 -1 1610801162199 ""}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: accumulator_clk  from: datab  to: combout " "Cell: accumulator_clk  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1610801162261 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: accumulator_clk  from: datad  to: combout " "Cell: accumulator_clk  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1610801162261 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: instruction_dec\|Mux139~6  from: datad  to: combout " "Cell: instruction_dec\|Mux139~6  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1610801162261 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: instruction_dec\|Mux6~7  from: datad  to: combout " "Cell: instruction_dec\|Mux6~7  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1610801162261 ""}  } {  } 0 332097 "The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network." 0 0 "Quartus II" 0 -1 1610801162261 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Quartus II" 0 -1 1610801162263 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." 0 0 "Quartus II" 0 -1 1610801162279 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Quartus II" 0 -1 1610801162279 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -4.534 " "Worst-case setup slack is -4.534" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1610801162286 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1610801162286 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -4.534      -163.770 clock:clo\|state.state_1  " "   -4.534      -163.770 clock:clo\|state.state_1 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1610801162286 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -4.099       -10.391 mem_data_reg:data_reg\|register_8bit:l1\|q\[0\]  " "   -4.099       -10.391 mem_data_reg:data_reg\|register_8bit:l1\|q\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1610801162286 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.771       -61.300 ins_reg_clk  " "   -3.771       -61.300 ins_reg_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1610801162286 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.260       -31.357 clock:clo\|state.state_3  " "   -3.260       -31.357 clock:clo\|state.state_3 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1610801162286 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.084       -56.537 intruction_reg:ins_reg\|q\[0\]  " "   -3.084       -56.537 intruction_reg:ins_reg\|q\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1610801162286 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.174        -6.409 clk_25mhz  " "   -1.174        -6.409 clk_25mhz " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1610801162286 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1610801162286 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold -1.122 " "Worst-case hold slack is -1.122" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1610801162301 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1610801162301 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.122        -3.264 mem_data_reg:data_reg\|register_8bit:l1\|q\[0\]  " "   -1.122        -3.264 mem_data_reg:data_reg\|register_8bit:l1\|q\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1610801162301 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.882        -1.256 clock:clo\|state.state_3  " "   -0.882        -1.256 clock:clo\|state.state_3 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1610801162301 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.686        -0.897 clock:clo\|state.state_1  " "   -0.686        -0.897 clock:clo\|state.state_1 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1610801162301 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.653       -12.052 intruction_reg:ins_reg\|q\[0\]  " "   -0.653       -12.052 intruction_reg:ins_reg\|q\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1610801162301 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.105        -0.115 clk_25mhz  " "   -0.105        -0.115 clk_25mhz " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1610801162301 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.035         0.000 ins_reg_clk  " "    0.035         0.000 ins_reg_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1610801162301 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1610801162301 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery -2.545 " "Worst-case recovery slack is -2.545" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1610801162310 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1610801162310 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.545       -40.498 ins_reg_clk  " "   -2.545       -40.498 ins_reg_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1610801162310 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.383        -5.449 mem_data_reg:data_reg\|register_8bit:l1\|q\[0\]  " "   -2.383        -5.449 mem_data_reg:data_reg\|register_8bit:l1\|q\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1610801162310 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1610801162310 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 0.794 " "Worst-case removal slack is 0.794" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1610801162318 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1610801162318 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.794         0.000 ins_reg_clk  " "    0.794         0.000 ins_reg_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1610801162318 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.015         0.000 mem_data_reg:data_reg\|register_8bit:l1\|q\[0\]  " "    1.015         0.000 mem_data_reg:data_reg\|register_8bit:l1\|q\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1610801162318 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1610801162318 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -3.000 " "Worst-case minimum pulse width slack is -3.000" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1610801162326 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1610801162326 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000       -17.000 clk_25mhz  " "   -3.000       -17.000 clk_25mhz " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1610801162326 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.000       -66.000 clock:clo\|state.state_1  " "   -1.000       -66.000 clock:clo\|state.state_1 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1610801162326 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.000       -40.000 ins_reg_clk  " "   -1.000       -40.000 ins_reg_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1610801162326 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.000       -17.000 clock:clo\|state.state_3  " "   -1.000       -17.000 clock:clo\|state.state_3 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1610801162326 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.439         0.000 mem_data_reg:data_reg\|register_8bit:l1\|q\[0\]  " "    0.439         0.000 mem_data_reg:data_reg\|register_8bit:l1\|q\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1610801162326 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.445         0.000 intruction_reg:ins_reg\|q\[0\]  " "    0.445         0.000 intruction_reg:ins_reg\|q\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1610801162326 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1610801162326 ""}
{ "Info" "0" "" "Analyzing Fast 1200mV 0C Model" {  } {  } 0 0 "Analyzing Fast 1200mV 0C Model" 0 0 "Quartus II" 0 0 1610801162632 ""}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: accumulator_clk  from: datab  to: combout " "Cell: accumulator_clk  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1610801162813 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: accumulator_clk  from: datad  to: combout " "Cell: accumulator_clk  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1610801162813 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: instruction_dec\|Mux139~6  from: datad  to: combout " "Cell: instruction_dec\|Mux139~6  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1610801162813 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: instruction_dec\|Mux6~7  from: datad  to: combout " "Cell: instruction_dec\|Mux6~7  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1610801162813 ""}  } {  } 0 332097 "The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network." 0 0 "Quartus II" 0 -1 1610801162813 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Quartus II" 0 -1 1610801162815 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." 0 0 "Quartus II" 0 -1 1610801162820 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Quartus II" 0 -1 1610801162820 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -2.803 " "Worst-case setup slack is -2.803" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1610801162831 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1610801162831 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.803       -96.026 clock:clo\|state.state_1  " "   -2.803       -96.026 clock:clo\|state.state_1 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1610801162831 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.351       -34.129 ins_reg_clk  " "   -2.351       -34.129 ins_reg_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1610801162831 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.253        -5.575 mem_data_reg:data_reg\|register_8bit:l1\|q\[0\]  " "   -2.253        -5.575 mem_data_reg:data_reg\|register_8bit:l1\|q\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1610801162831 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.118       -16.858 clock:clo\|state.state_3  " "   -2.118       -16.858 clock:clo\|state.state_3 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1610801162831 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.679       -26.562 intruction_reg:ins_reg\|q\[0\]  " "   -1.679       -26.562 intruction_reg:ins_reg\|q\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1610801162831 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.669        -2.809 clk_25mhz  " "   -0.669        -2.809 clk_25mhz " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1610801162831 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1610801162831 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold -0.836 " "Worst-case hold slack is -0.836" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1610801162846 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1610801162846 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.836        -2.456 mem_data_reg:data_reg\|register_8bit:l1\|q\[0\]  " "   -0.836        -2.456 mem_data_reg:data_reg\|register_8bit:l1\|q\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1610801162846 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.579        -0.773 clock:clo\|state.state_3  " "   -0.579        -0.773 clock:clo\|state.state_3 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1610801162846 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.537       -10.254 intruction_reg:ins_reg\|q\[0\]  " "   -0.537       -10.254 intruction_reg:ins_reg\|q\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1610801162846 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.537        -0.873 clock:clo\|state.state_1  " "   -0.537        -0.873 clock:clo\|state.state_1 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1610801162846 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.172        -0.301 clk_25mhz  " "   -0.172        -0.301 clk_25mhz " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1610801162846 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.100        -0.332 ins_reg_clk  " "   -0.100        -0.332 ins_reg_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1610801162846 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1610801162846 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery -1.280 " "Worst-case recovery slack is -1.280" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1610801162857 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1610801162857 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.280       -14.831 ins_reg_clk  " "   -1.280       -14.831 ins_reg_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1610801162857 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.253        -2.616 mem_data_reg:data_reg\|register_8bit:l1\|q\[0\]  " "   -1.253        -2.616 mem_data_reg:data_reg\|register_8bit:l1\|q\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1610801162857 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1610801162857 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 0.462 " "Worst-case removal slack is 0.462" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1610801162872 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1610801162872 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.462         0.000 ins_reg_clk  " "    0.462         0.000 ins_reg_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1610801162872 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.716         0.000 mem_data_reg:data_reg\|register_8bit:l1\|q\[0\]  " "    0.716         0.000 mem_data_reg:data_reg\|register_8bit:l1\|q\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1610801162872 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1610801162872 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -3.000 " "Worst-case minimum pulse width slack is -3.000" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1610801162887 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1610801162887 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000       -17.414 clk_25mhz  " "   -3.000       -17.414 clk_25mhz " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1610801162887 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.000       -66.000 clock:clo\|state.state_1  " "   -1.000       -66.000 clock:clo\|state.state_1 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1610801162887 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.000       -40.000 ins_reg_clk  " "   -1.000       -40.000 ins_reg_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1610801162887 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.000       -17.000 clock:clo\|state.state_3  " "   -1.000       -17.000 clock:clo\|state.state_3 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1610801162887 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.381         0.000 intruction_reg:ins_reg\|q\[0\]  " "    0.381         0.000 intruction_reg:ins_reg\|q\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1610801162887 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.385         0.000 mem_data_reg:data_reg\|register_8bit:l1\|q\[0\]  " "    0.385         0.000 mem_data_reg:data_reg\|register_8bit:l1\|q\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1610801162887 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1610801162887 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Design is not fully constrained for setup requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Quartus II" 0 -1 1610801163766 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Design is not fully constrained for hold requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Quartus II" 0 -1 1610801163766 ""}
{ "Info" "IQEXE_ERROR_COUNT" "TimeQuest Timing Analyzer 0 s 64 s Quartus II 64-Bit " "Quartus II 64-Bit TimeQuest Timing Analyzer was successful. 0 errors, 64 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4634 " "Peak virtual memory: 4634 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1610801163924 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sat Jan 16 13:46:03 2021 " "Processing ended: Sat Jan 16 13:46:03 2021" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1610801163924 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:03 " "Elapsed time: 00:00:03" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1610801163924 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:03 " "Total CPU time (on all processors): 00:00:03" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1610801163924 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1610801163924 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1610801164923 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "EDA Netlist Writer Quartus II 64-Bit " "Running Quartus II 64-Bit EDA Netlist Writer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1610801164923 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sat Jan 16 13:46:04 2021 " "Processing started: Sat Jan 16 13:46:04 2021" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1610801164923 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1610801164923 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_eda --read_settings_files=off --write_settings_files=off processor -c processor " "Command: quartus_eda --read_settings_files=off --write_settings_files=off processor -c processor" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1610801164923 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "processor_6_1200mv_85c_slow.vho C:/Users/T.O/Documents/GitHub/EPO3/EPO-3/FPGA/simulation/modelsim/ simulation " "Generated file processor_6_1200mv_85c_slow.vho in folder \"C:/Users/T.O/Documents/GitHub/EPO3/EPO-3/FPGA/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "Quartus II" 0 -1 1610801165453 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "processor_6_1200mv_0c_slow.vho C:/Users/T.O/Documents/GitHub/EPO3/EPO-3/FPGA/simulation/modelsim/ simulation " "Generated file processor_6_1200mv_0c_slow.vho in folder \"C:/Users/T.O/Documents/GitHub/EPO3/EPO-3/FPGA/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "Quartus II" 0 -1 1610801165536 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "processor_min_1200mv_0c_fast.vho C:/Users/T.O/Documents/GitHub/EPO3/EPO-3/FPGA/simulation/modelsim/ simulation " "Generated file processor_min_1200mv_0c_fast.vho in folder \"C:/Users/T.O/Documents/GitHub/EPO3/EPO-3/FPGA/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "Quartus II" 0 -1 1610801165618 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "processor.vho C:/Users/T.O/Documents/GitHub/EPO3/EPO-3/FPGA/simulation/modelsim/ simulation " "Generated file processor.vho in folder \"C:/Users/T.O/Documents/GitHub/EPO3/EPO-3/FPGA/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "Quartus II" 0 -1 1610801165698 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "processor_6_1200mv_85c_vhd_slow.sdo C:/Users/T.O/Documents/GitHub/EPO3/EPO-3/FPGA/simulation/modelsim/ simulation " "Generated file processor_6_1200mv_85c_vhd_slow.sdo in folder \"C:/Users/T.O/Documents/GitHub/EPO3/EPO-3/FPGA/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "Quartus II" 0 -1 1610801165759 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "processor_6_1200mv_0c_vhd_slow.sdo C:/Users/T.O/Documents/GitHub/EPO3/EPO-3/FPGA/simulation/modelsim/ simulation " "Generated file processor_6_1200mv_0c_vhd_slow.sdo in folder \"C:/Users/T.O/Documents/GitHub/EPO3/EPO-3/FPGA/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "Quartus II" 0 -1 1610801165822 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "processor_min_1200mv_0c_vhd_fast.sdo C:/Users/T.O/Documents/GitHub/EPO3/EPO-3/FPGA/simulation/modelsim/ simulation " "Generated file processor_min_1200mv_0c_vhd_fast.sdo in folder \"C:/Users/T.O/Documents/GitHub/EPO3/EPO-3/FPGA/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "Quartus II" 0 -1 1610801165882 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "processor_vhd.sdo C:/Users/T.O/Documents/GitHub/EPO3/EPO-3/FPGA/simulation/modelsim/ simulation " "Generated file processor_vhd.sdo in folder \"C:/Users/T.O/Documents/GitHub/EPO3/EPO-3/FPGA/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "Quartus II" 0 -1 1610801165943 ""}
{ "Info" "IQEXE_ERROR_COUNT" "EDA Netlist Writer 0 s 0 s Quartus II 64-Bit " "Quartus II 64-Bit EDA Netlist Writer was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4590 " "Peak virtual memory: 4590 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1610801165995 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sat Jan 16 13:46:05 2021 " "Processing ended: Sat Jan 16 13:46:05 2021" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1610801165995 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1610801165995 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1610801165995 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1610801165995 ""}
{ "Info" "IFLOW_ERROR_COUNT" "Full Compilation 0 s 281 s " "Quartus II Full Compilation was successful. 0 errors, 281 warnings" {  } {  } 0 293000 "Quartus II %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1610801166618 ""}
