

================================================================
== Synthesis Summary Report of 'example'
================================================================
+ General Information: 
    * Date:           Tue Oct 31 16:42:40 2023
    * Version:        2020.2 (Build 3064766 on Wed Nov 18 09:12:47 MST 2020)
    * Project:        assignment2HLS_project
    * Solution:       assignment2HLS_solution (Vivado IP Flow Target)
    * Product family: zynquplus
    * Target device:  xczu3eg-sbva484-1-i
    

+ Performance & Resource Estimates: 
    
    PS: '+' for module; 'o' for loop; '*' for dataflow
    +------------------------------------+------+-------+---------+-----------+----------+---------+--------+----------+-------------+---------+-----------+-----------+-----+
    |               Modules              | Issue|       | Latency |  Latency  | Iteration|         |  Trip  |          |             |         |           |           |     |
    |               & Loops              | Type | Slack | (cycles)|    (ns)   |  Latency | Interval|  Count | Pipelined|    BRAM     |   DSP   |     FF    |    LUT    | URAM|
    +------------------------------------+------+-------+---------+-----------+----------+---------+--------+----------+-------------+---------+-----------+-----------+-----+
    |+ example                           |     -|  -3.39|   307205|  3.072e+06|         -|   307206|       -|        no|  4096 (948%)|  1 (~0%)|  355 (~0%)|  430 (~0%)|    -|
    | o VITIS_LOOP_38_1_VITIS_LOOP_40_2  |     -|  -7.30|   307203|  3.072e+06|         5|        1|  307200|       yes|            -|        -|          -|          -|    -|
    +------------------------------------+------+-------+---------+-----------+----------+---------+--------+----------+-------------+---------+-----------+-----------+-----+

