[
  {
    "author": [
      {
        "family": "Nishi",
        "given": "Y."
      },
      {
        "family": "Doering",
        "given": "R."
      }
    ],
    "citation-number": [
      "1."
    ],
    "date": [
      "2000"
    ],
    "location": [
      "New York"
    ],
    "publisher": [
      "Marcel Dekker"
    ],
    "title": [
      "Handbook of Semiconductor Manufacturing Technology"
    ],
    "type": "book"
  },
  {
    "author": [
      {
        "family": "Geiger",
        "given": "R.L."
      },
      {
        "family": "Allen",
        "given": "P.E."
      },
      {
        "family": "Strader",
        "given": "N.R."
      }
    ],
    "citation-number": [
      "2."
    ],
    "date": [
      "1990"
    ],
    "location": [
      "New York"
    ],
    "publisher": [
      "McGraw-Hill"
    ],
    "title": [
      "VLSI Design Techniques for Analog and Digital Circuits"
    ],
    "type": "book"
  },
  {
    "author": [
      {
        "family": "Baker",
        "given": "R.J."
      },
      {
        "family": "Li",
        "given": "H.W."
      },
      {
        "family": "Boyce",
        "given": "D.E."
      }
    ],
    "citation-number": [
      "3."
    ],
    "date": [
      "1998"
    ],
    "location": [
      "New York"
    ],
    "publisher": [
      "IEEE Press"
    ],
    "title": [
      "CMOS Circuit Design, Layout, and Simulation"
    ],
    "type": "book"
  },
  {
    "author": [
      {
        "family": "Smith",
        "given": "M.J.S."
      }
    ],
    "citation-number": [
      "4."
    ],
    "date": [
      "1997"
    ],
    "location": [
      "Reading, MA"
    ],
    "publisher": [
      "Addison-Wesley"
    ],
    "title": [
      "Application-Specific Integrated Circuit"
    ],
    "type": "book"
  },
  {
    "author": [
      {
        "family": "Wakerly",
        "given": "J.F."
      }
    ],
    "citation-number": [
      "5."
    ],
    "date": [
      "1994"
    ],
    "location": [
      "Englewood Cliffs, NJ"
    ],
    "publisher": [
      "Prentice-Hall"
    ],
    "title": [
      "Digital Design, Principle and Practices"
    ],
    "type": "book"
  },
  {
    "author": [
      {
        "family": "Sedra",
        "given": "A.S."
      },
      {
        "family": "Smith",
        "given": "K.C."
      }
    ],
    "citation-number": [
      "6."
    ],
    "date": [
      "1987"
    ],
    "edition": [
      "2nd"
    ],
    "location": [
      "New York"
    ],
    "publisher": [
      "Holt, Rinehart and Winston"
    ],
    "title": [
      "Microelectronic Circuits"
    ],
    "type": "book"
  },
  {
    "author": [
      {
        "family": "Weste",
        "given": "N.H.E."
      },
      {
        "family": "Eshraghian",
        "given": "K."
      }
    ],
    "citation-number": [
      "7."
    ],
    "date": [
      "1992"
    ],
    "location": [
      "Reading, MA"
    ],
    "publisher": [
      "Addison-Wesley"
    ],
    "title": [
      "Principles of CMOS VLSI Design—A System Perspective"
    ],
    "type": "book"
  },
  {
    "author": [
      {
        "family": "Glasser",
        "given": "L.A."
      },
      {
        "family": "Dobberpuhl",
        "given": "D."
      }
    ],
    "citation-number": [
      "8."
    ],
    "date": [
      "1985"
    ],
    "location": [
      "Reading, MA"
    ],
    "publisher": [
      "Addison-Wesley"
    ],
    "title": [
      "The Design and Analysis of VLSI Circuits"
    ],
    "type": "book"
  },
  {
    "author": [
      {
        "family": "A",
        "given": "D."
      }
    ],
    "citation-number": [
      "9."
    ],
    "date": [
      "2003"
    ],
    "location": [
      "New York"
    ],
    "publisher": [
      "McGraw-Hill"
    ],
    "title": [
      "Hodges, Analysis and Design of Digital Integrated Circuits"
    ],
    "type": "book"
  },
  {
    "author": [
      {
        "family": "Schroeter",
        "given": "J."
      }
    ],
    "citation-number": [
      "10."
    ],
    "date": [
      "1992"
    ],
    "location": [
      "Englewood Cliffs, NJ"
    ],
    "publisher": [
      "Prentice-Hall"
    ],
    "title": [
      "Surviving the ASIC Experience"
    ],
    "type": "book"
  },
  {
    "author": [
      {
        "family": "Sherwani",
        "given": "N."
      }
    ],
    "citation-number": [
      "11."
    ],
    "date": [
      "1995"
    ],
    "edition": [
      "2nd"
    ],
    "location": [
      "Norwell, MA"
    ],
    "publisher": [
      "Kluwer Academic Publishers"
    ],
    "title": [
      "Algorithms for VLSI Physical Design Automation"
    ],
    "type": "book"
  },
  {
    "author": [
      {
        "family": "Sapatnekar",
        "given": "S.S."
      },
      {
        "family": "Kang",
        "given": "S.M."
      }
    ],
    "citation-number": [
      "12."
    ],
    "date": [
      "1993"
    ],
    "location": [
      "Norwell, MA"
    ],
    "publisher": [
      "Kluwer Academic Publishers"
    ],
    "title": [
      "Design Automation for Timing-Driven Layout Synthesis"
    ],
    "type": "book"
  },
  {
    "author": [
      {
        "family": "Wolf",
        "given": "W."
      }
    ],
    "citation-number": [
      "13."
    ],
    "date": [
      "1994"
    ],
    "location": [
      "Englewood Cliffs, NJ"
    ],
    "publisher": [
      "Prentice-Hall"
    ],
    "title": [
      "Modern VLSI Design: A Systems Approach"
    ],
    "type": "book"
  },
  {
    "author": [
      {
        "family": "Bening",
        "given": "L."
      },
      {
        "family": "Foster",
        "given": "H."
      }
    ],
    "citation-number": [
      "14."
    ],
    "date": [
      "2000"
    ],
    "location": [
      "Norwell, MA"
    ],
    "publisher": [
      "Kluwer Academic Publishers"
    ],
    "title": [
      "Principle of Verifiable RTL Design: A Functional Coding Style Supporting Verification Processes in Verilog"
    ],
    "type": "book"
  },
  {
    "author": [
      {
        "family": "Rashinkar",
        "given": "P."
      },
      {
        "family": "Paterson",
        "given": "P."
      },
      {
        "family": "Singh",
        "given": "L."
      }
    ],
    "citation-number": [
      "15."
    ],
    "date": [
      "2001"
    ],
    "location": [
      "Norwell, MA"
    ],
    "publisher": [
      "System-on-a-Chip Verification",
      "Kluwer Academic Publishers"
    ],
    "type": "book"
  },
  {
    "author": [
      {
        "family": "Johnson",
        "given": "H."
      },
      {
        "family": "Graham",
        "given": "M."
      }
    ],
    "citation-number": [
      "16."
    ],
    "date": [
      "1993"
    ],
    "location": [
      "Englewood Cliffs, NJ"
    ],
    "publisher": [
      "Prentice-Hall PTR"
    ],
    "title": [
      "High-Speed Digital Design: A Handbook of Black Magic"
    ],
    "type": "book"
  },
  {
    "author": [
      {
        "family": "Sutherland",
        "given": "I."
      },
      {
        "family": "Sproull",
        "given": "B."
      },
      {
        "family": "Harris",
        "given": "D."
      }
    ],
    "citation-number": [
      "17."
    ],
    "date": [
      "1999"
    ],
    "location": [
      "San Francisco"
    ],
    "publisher": [
      "Morgan Kaufmann Publishers"
    ],
    "title": [
      "Logical Effort, Designing Fast CMOS Circuits"
    ],
    "type": "book"
  },
  {
    "author": [
      {
        "family": "Gray",
        "given": "P.R."
      },
      {
        "family": "Hurst",
        "given": "P.J."
      },
      {
        "family": "Lewis",
        "given": "S.H."
      },
      {
        "family": "Meyer",
        "given": "R.G."
      }
    ],
    "citation-number": [
      "18."
    ],
    "date": [
      "2001"
    ],
    "edition": [
      "4th"
    ],
    "location": [
      "New York"
    ],
    "publisher": [
      "Wiley"
    ],
    "title": [
      "Analysis and Design of Analog Integrated Circuits"
    ],
    "type": "book"
  },
  {
    "author": [
      {
        "family": "Laker",
        "given": "K.R."
      },
      {
        "family": "Sansen",
        "given": "W.M.C."
      }
    ],
    "citation-number": [
      "19."
    ],
    "date": [
      "1994"
    ],
    "location": [
      "New York"
    ],
    "publisher": [
      "McGraw-Hill"
    ],
    "title": [
      "Design of Analog Integrated Circuits and Systems"
    ],
    "type": "book"
  },
  {
    "author": [
      {
        "family": "Ashended",
        "given": "P.J."
      }
    ],
    "citation-number": [
      "20."
    ],
    "date": [
      "1996"
    ],
    "location": [
      "San Francisco"
    ],
    "publisher": [
      "Morgan Kaufmann Publishers"
    ],
    "title": [
      "The Designer’s Guide to VHDL"
    ],
    "type": "book"
  },
  {
    "citation-number": [
      "21."
    ],
    "date": [
      "2005"
    ],
    "title": [
      "International Technology Roadmap for Semiconductors"
    ],
    "type": null,
    "url": [
      "http://public.itrs.net."
    ]
  },
  {
    "author": [
      {
        "family": "Groeneveld",
        "given": "P.R."
      }
    ],
    "citation-number": [
      "22."
    ],
    "container-title": [
      "Proceedings of IEEE International Conference on Computer Design"
    ],
    "date": [
      "2002"
    ],
    "pages": [
      "78–83,"
    ],
    "title": [
      "Physical design challenges for billion transistor chips"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Xiu",
        "given": "L."
      }
    ],
    "citation-number": [
      "23."
    ],
    "container-title": [
      "Proceedings of IEEE Dallas/CAS Workshop"
    ],
    "date": [
      "2005"
    ],
    "pages": [
      "229–135,"
    ],
    "title": [
      "Several new concepts to bridge the ‘logic effort’ research and SoC timing closure practice"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Knoth",
        "given": "R."
      }
    ],
    "citation-number": [
      "24."
    ],
    "container-title": [
      "2005 Magma Users Summit on Integrated Circuit"
    ],
    "date": [
      "2005"
    ],
    "location": [
      "Santa Clara, CA"
    ],
    "title": [
      "Time is on my side—Understanding and winning with clocks"
    ],
    "type": "chapter"
  },
  {
    "author": [
      {
        "family": "Zahiri",
        "given": "B."
      }
    ],
    "citation-number": [
      "25."
    ],
    "container-title": [
      "Chip Design"
    ],
    "date": [
      "2006"
    ],
    "pages": [
      "31–34,"
    ],
    "title": [
      "True DFM/DFY solutions require more than OPC and DRC"
    ],
    "type": "article-journal",
    "volume": [
      "June/July"
    ]
  },
  {
    "author": [
      {
        "family": "Pompl",
        "given": "T."
      }
    ],
    "citation-number": [
      "26."
    ],
    "container-title": [
      "Design Automatic Conference 2006"
    ],
    "location": [
      "San Francisco, CA"
    ],
    "pages": [
      "193–198,"
    ],
    "title": [
      "Practical aspects of reliability analysis for IC designs"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Hawkins",
        "given": "C.F."
      },
      {
        "family": "Segura",
        "given": "J."
      }
    ],
    "citation-number": [
      "27."
    ],
    "container-title": [
      "IEEE Design & Test of Computer"
    ],
    "date": [
      "1999"
    ],
    "issue": [
      "ue 3"
    ],
    "pages": [
      "64–71,"
    ],
    "title": [
      "Test and reliability: Partners in IC manufacturing, Part 1"
    ],
    "type": "article-journal",
    "volume": [
      "16"
    ]
  },
  {
    "author": [
      {
        "family": "Hawkins",
        "given": "C.F."
      },
      {
        "family": "Segura",
        "given": "J."
      }
    ],
    "citation-number": [
      "28."
    ],
    "container-title": [
      "IEEE Design & Test of Computer"
    ],
    "date": [
      "1999"
    ],
    "issue": [
      "ue 4"
    ],
    "pages": [
      "66–73,"
    ],
    "title": [
      "Test and reliability: Partners in IC manufacturing, Part 2"
    ],
    "type": "article-journal",
    "volume": [
      "16"
    ]
  },
  {
    "author": [
      {
        "family": "Furber",
        "given": "S."
      }
    ],
    "citation-number": [
      "29."
    ],
    "date": [
      "2000"
    ],
    "edition": [
      "2nd"
    ],
    "location": [
      "Reading, MA"
    ],
    "publisher": [
      "Addison-Wesley"
    ],
    "title": [
      "ARM System-on-Chip Architecture"
    ],
    "type": "book"
  },
  {
    "author": [
      {
        "family": "Liveris",
        "given": "N.D."
      },
      {
        "family": "Zho",
        "given": "H."
      },
      {
        "family": "Banerjee",
        "given": "P."
      }
    ],
    "citation-number": [
      "30."
    ],
    "container-title": [
      "Proceedings of 14th Asian Test Symposium"
    ],
    "date": [
      "2005"
    ],
    "pages": [
      "28–33,"
    ],
    "title": [
      "An efficient system-level to RTL verification framework for computation-intensive applications"
    ],
    "type": "paper-conference"
  },
  {
    "citation-number": [
      "31."
    ],
    "date": [
      "1991"
    ],
    "genre": [
      "Version 8.5_1,"
    ],
    "publisher": [
      "Mentor Graphics"
    ],
    "title": [
      "ASIC/IC Design-for-Test Process Guide"
    ],
    "type": null
  },
  {
    "author": [
      {
        "family": "Moore",
        "given": "G.E."
      }
    ],
    "citation-number": [
      "32."
    ],
    "container-title": [
      "Electronics"
    ],
    "date": [
      "1965"
    ],
    "genre": [
      "Magma white paper,"
    ],
    "note": [
      "Available:"
    ],
    "pages": [
      "33",
      "82–85,"
    ],
    "title": [
      "Gain-based synthesis: Speeding RTL to silicon",
      "Cramming more components onto integrated circuits"
    ],
    "type": "article-journal",
    "url": [
      "http://www.magma-da.com."
    ],
    "volume": [
      "38"
    ]
  },
  {
    "author": [
      {
        "family": "Roy",
        "given": "K."
      },
      {
        "family": "Mukhopadhyay",
        "given": "S."
      },
      {
        "family": "Mahmoodi",
        "given": "H."
      }
    ],
    "citation-number": [
      "34."
    ],
    "container-title": [
      "Proceedings of IEEE"
    ],
    "date": [
      "2003"
    ],
    "pages": [
      "305–327,"
    ],
    "title": [
      "Leakage current mechanisms and leakage reduction techniques in deep-submicrometer CMOS circuit"
    ],
    "type": "paper-conference",
    "volume": [
      "91"
    ]
  },
  {
    "author": [
      {
        "family": "Lee",
        "given": "D."
      },
      {
        "family": "Blaauw",
        "given": "D."
      },
      {
        "family": "Sylvester",
        "given": "D."
      }
    ],
    "citation-number": [
      "35."
    ],
    "container-title": [
      "IEEE Trans. on VLSI"
    ],
    "date": [
      "2004"
    ],
    "pages": [
      "155–166,"
    ],
    "title": [
      "Gate oxide leakage current analysis and reduction for VLSI circuits"
    ],
    "type": "article-journal",
    "volume": [
      "12"
    ]
  },
  {
    "author": [
      {
        "family": "Kim",
        "given": "N.S."
      },
      {
        "family": "Austin",
        "given": "T."
      },
      {
        "family": "Blaauw",
        "given": "D."
      },
      {
        "family": "Flautrer",
        "given": "K."
      },
      {
        "family": "Hu",
        "given": "J.S."
      },
      {
        "family": "Irwin",
        "given": "M.J."
      },
      {
        "family": "Kandemir",
        "given": "M."
      },
      {
        "family": "Narayanan",
        "given": "V."
      }
    ],
    "citation-number": [
      "36."
    ],
    "container-title": [
      "Computer"
    ],
    "date": [
      "2003"
    ],
    "pages": [
      "68–75,"
    ],
    "title": [
      "Leakage current: Moore’s law meets static current"
    ],
    "type": "article-journal",
    "volume": [
      "36"
    ]
  },
  {
    "author": [
      {
        "family": "Sridhar",
        "given": "R."
      }
    ],
    "citation-number": [
      "37."
    ],
    "container-title": [
      "Proceedings of IEEE Dallas/CAS Workshop"
    ],
    "date": [
      "2004-09"
    ],
    "pages": [
      "49–84,"
    ],
    "title": [
      "Clocking and synchronization in sub-90nm system-on-chip (SoC) designs"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Razavi",
        "given": "B."
      }
    ],
    "citation-number": [
      "38."
    ],
    "container-title": [
      "JSSC"
    ],
    "date": [
      "1999"
    ],
    "pages": [
      "268–276,"
    ],
    "title": [
      "CMOS technology characterization for analog and RF design"
    ],
    "type": "article-journal",
    "volume": [
      "34"
    ]
  },
  {
    "author": [
      {
        "family": "Larson",
        "given": "L.E."
      }
    ],
    "citation-number": [
      "39."
    ],
    "container-title": [
      "JSSC"
    ],
    "date": [
      "1998"
    ],
    "pages": [
      "387–399,"
    ],
    "title": [
      "Integrated circuit technology options for RFIC’s: present status and future directions"
    ],
    "type": "article-journal",
    "volume": [
      "33"
    ]
  },
  {
    "author": [
      {
        "family": "Razavi",
        "given": "B."
      }
    ],
    "citation-number": [
      "40."
    ],
    "container-title": [
      "Proceedings of 9th IEEE International ASIC Conference"
    ],
    "date": [
      "1996-09"
    ],
    "pages": [
      "81–86,"
    ],
    "title": [
      "Challenges and trends in RF design"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Kulkarni",
        "given": "M."
      },
      {
        "family": "Marshall",
        "given": "A."
      },
      {
        "family": "Cleavelin",
        "given": "C.R."
      },
      {
        "family": "Weize",
        "given": "X."
      },
      {
        "family": "Pacha",
        "given": "C."
      },
      {
        "family": "Armin",
        "given": "K.",
        "particle": "von"
      },
      {
        "family": "Schulz",
        "given": "T."
      },
      {
        "family": "Schruefer",
        "given": "K."
      },
      {
        "family": "Patruno",
        "given": "P."
      }
    ],
    "citation-number": [
      "41."
    ],
    "container-title": [
      "Proceedings of 2006 IEEE Dallas/CAS Workshop, DCAS-06"
    ],
    "date": [
      "2006"
    ],
    "pages": [
      "123–126,"
    ],
    "title": [
      "Ring oscillator performance and parasitic extraction simulation in finfet technology"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Mack",
        "given": "C.A."
      }
    ],
    "citation-number": [
      "42."
    ],
    "container-title": [
      "plenary address, presented at Optical Microlithography XVI"
    ],
    "date": [
      "2003"
    ],
    "pages": [
      "25–28,"
    ],
    "title": [
      "The end of the semiconductor industry as we know it"
    ],
    "type": "chapter"
  },
  {
    "author": [
      {
        "family": "Mack",
        "given": "C.A."
      }
    ],
    "citation-number": [
      "43."
    ],
    "container-title": [
      "Emerging Lithographic Technologies VIII, in Microlithography 2004"
    ],
    "date": [
      "2004"
    ],
    "pages": [
      "1–8,"
    ],
    "title": [
      "The new, new limits of optical lithography"
    ],
    "type": "chapter",
    "volume": [
      "Feb. 22–27"
    ]
  },
  {
    "author": [
      {
        "family": "Mack",
        "given": "C.A."
      }
    ],
    "citation-number": [
      "44."
    ],
    "date": [
      "2006"
    ],
    "location": [
      "Bellingham, WA"
    ],
    "publisher": [
      "The International Society for Optical Engineering (SPIE"
    ],
    "title": [
      "Field Guide to Optical Lithography, SPIE Field Guide Series, FG06"
    ],
    "type": "book"
  },
  {
    "author": [
      {
        "family": "Riley",
        "given": "G."
      }
    ],
    "citation-number": [
      "45."
    ],
    "container-title": [
      "Proceedings of Surface Mount International"
    ],
    "date": [
      "1997"
    ],
    "pages": [
      "535–541,"
    ],
    "title": [
      "Bump, dip, flip: Single chip"
    ],
    "type": "paper-conference"
  },
  {
    "citation-number": [
      "46."
    ],
    "container-title": [
      "Flip Chip Technologies, McGraw-Hill"
    ],
    "date": [
      "1995"
    ],
    "editor": [
      {
        "family": "Lau",
        "given": "J.H."
      }
    ],
    "location": [
      "New York"
    ],
    "type": "chapter"
  },
  {
    "author": [
      {
        "family": "Pixley",
        "given": "C."
      },
      {
        "family": "Chittor",
        "given": "A."
      },
      {
        "family": "Meyer",
        "given": "F."
      },
      {
        "family": "McMaster",
        "given": "S."
      },
      {
        "family": "Benua",
        "given": "D."
      }
    ],
    "citation-number": [
      "47."
    ],
    "container-title": [
      "Proceedings of 5th International Conference on ASIC"
    ],
    "date": [
      "October 21–24, 2003"
    ],
    "pages": [
      "1–5,"
    ],
    "title": [
      "Functional verification 2003: Technology, tool and methodology"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Wang",
        "given": "R."
      },
      {
        "family": "Zhan",
        "given": "W."
      },
      {
        "family": "Jiang",
        "given": "G."
      },
      {
        "family": "Gao",
        "given": "M."
      },
      {
        "family": "Zhang",
        "given": "S."
      }
    ],
    "citation-number": [
      "48."
    ],
    "container-title": [
      "Proceedings of 8th International Conference on Computer-Supported Cooperative Work in Design"
    ],
    "date": [
      "2003"
    ],
    "pages": [
      "685–688,"
    ],
    "title": [
      "Reuse issues in SoC verification platform"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "James",
        "given": "P."
      }
    ],
    "citation-number": [
      "49."
    ],
    "date": [
      "2004"
    ],
    "location": [
      "Norwell, MA"
    ],
    "publisher": [
      "Kluwer Academic Publishers"
    ],
    "title": [
      "Verification Plans: The Five-Day Verification Strategy for Modern Hardware Verification Languages"
    ],
    "type": "book"
  },
  {
    "author": [
      {
        "family": "Friedman",
        "given": "E.G."
      }
    ],
    "citation-number": [
      "50."
    ],
    "date": [
      "1995"
    ],
    "location": [
      "New York"
    ],
    "publisher": [
      "IEEE Press"
    ],
    "title": [
      "Clock Distribution Networks in VLSI Circuits and Systems"
    ],
    "type": "book"
  },
  {
    "author": [
      {
        "family": "Friedman",
        "given": "E.G."
      }
    ],
    "citation-number": [
      "51."
    ],
    "container-title": [
      "Proc. IEEE"
    ],
    "date": [
      "2001"
    ],
    "pages": [
      "665–692,"
    ],
    "title": [
      "Clock distribution networks in synchronous digital integrated circuits"
    ],
    "type": "article-journal",
    "volume": [
      "89"
    ]
  },
  {
    "author": [
      {
        "family": "Chan",
        "given": "S.C."
      },
      {
        "family": "Shepard",
        "given": "K.L."
      },
      {
        "family": "Restle",
        "given": "P.J."
      }
    ],
    "citation-number": [
      "52."
    ],
    "container-title": [
      "Proceedings of IEEE International Conference on Computer Design"
    ],
    "date": [
      "2003"
    ],
    "pages": [
      "248–253,"
    ],
    "title": [
      "Design of resonant global clock distributions"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Chueh",
        "given": "J.-Y."
      },
      {
        "family": "Papaefthymiou",
        "given": "M.C."
      },
      {
        "family": "Ziesler",
        "given": "C.H."
      }
    ],
    "citation-number": [
      "53."
    ],
    "container-title": [
      "Proceedings of IEEE Computer Society Annual Symposium on VLSI"
    ],
    "date": [
      "2005"
    ],
    "pages": [
      "65–70,"
    ],
    "title": [
      "Two-phase resonant clock distribution"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "El-Kareh",
        "given": "B."
      },
      {
        "family": "Ghatalia",
        "given": "A."
      },
      {
        "family": "Satya",
        "given": "A.V.S."
      }
    ],
    "citation-number": [
      "54."
    ],
    "container-title": [
      "Proceedings of Electronic Components and Technology Conference"
    ],
    "date": [
      "1995"
    ],
    "pages": [
      "58–63,"
    ],
    "title": [
      "Yield management in microelectronic manufacturing"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Cunningham",
        "given": "S.P."
      },
      {
        "family": "Spanos",
        "given": "C.J."
      },
      {
        "family": "Voros",
        "given": "K."
      }
    ],
    "citation-number": [
      "55."
    ],
    "container-title": [
      "IEEE Trans. Semicond. Manuf"
    ],
    "date": [
      "1995"
    ],
    "pages": [
      "103–109,"
    ],
    "title": [
      "Semiconductor yield improvement: results and best practices"
    ],
    "type": "article-journal",
    "volume": [
      "8"
    ]
  },
  {
    "author": [
      {
        "family": "Zhou",
        "given": "C."
      },
      {
        "family": "Ross",
        "given": "R."
      },
      {
        "family": "C.Vickery",
        "given": "B.Metteer"
      },
      {
        "family": "Gross",
        "given": "S."
      },
      {
        "family": "Verret",
        "given": "D."
      }
    ],
    "citation-number": [
      "56."
    ],
    "container-title": [
      "Proceedings of IEEE Advanced Semiconductor Manufacturing Conference and Workshop"
    ],
    "date": [
      "2002"
    ],
    "note": [
      "Index"
    ],
    "pages": [
      "82–86,"
    ],
    "title": [
      "Yield prediction using critical area analysis with inline defect data"
    ],
    "type": "paper-conference"
  }
]
