{"sha": "9cda17b5c6411df40b865838bc99d55709d7ae21", "node_id": "MDY6Q29tbWl0MTM2NTMxMDA6OWNkYTE3YjVjNjQxMWRmNDBiODY1ODM4YmM5OWQ1NTcwOWQ3YWUyMQ==", "commit": {"author": {"name": "Sebastian Huber", "email": "sebastian.huber@embedded-brains.de", "date": "2017-07-26T08:28:12Z"}, "committer": {"name": "Sebastian Huber", "email": "sh@gcc.gnu.org", "date": "2017-07-26T08:28:12Z"}, "message": "[SPARC] Drop superfluous MASK_FPU enable\n\nAll TARGET_DEFAULT defines set MASK_FPU.  There is no need to set it in\nsome CPU target flags enable.\n\ngcc/\n\t* config/sparc/sparc.c (sparc_option_override): Remove MASK_FPU\n\tfrom all CPU target flags enable members.\n\nFrom-SVN: r250557", "tree": {"sha": "55a31a728395321919ad36d9e366912580e0961d", "url": "https://api.github.com/repos/Rust-GCC/gccrs/git/trees/55a31a728395321919ad36d9e366912580e0961d"}, "url": "https://api.github.com/repos/Rust-GCC/gccrs/git/commits/9cda17b5c6411df40b865838bc99d55709d7ae21", "comment_count": 0, "verification": {"verified": false, "reason": "unsigned", "signature": null, "payload": null}}, "url": "https://api.github.com/repos/Rust-GCC/gccrs/commits/9cda17b5c6411df40b865838bc99d55709d7ae21", "html_url": "https://github.com/Rust-GCC/gccrs/commit/9cda17b5c6411df40b865838bc99d55709d7ae21", "comments_url": "https://api.github.com/repos/Rust-GCC/gccrs/commits/9cda17b5c6411df40b865838bc99d55709d7ae21/comments", "author": {"login": "sebhub", "id": 932056, "node_id": "MDQ6VXNlcjkzMjA1Ng==", "avatar_url": "https://avatars.githubusercontent.com/u/932056?v=4", "gravatar_id": "", "url": "https://api.github.com/users/sebhub", "html_url": "https://github.com/sebhub", "followers_url": "https://api.github.com/users/sebhub/followers", "following_url": "https://api.github.com/users/sebhub/following{/other_user}", "gists_url": "https://api.github.com/users/sebhub/gists{/gist_id}", "starred_url": "https://api.github.com/users/sebhub/starred{/owner}{/repo}", "subscriptions_url": "https://api.github.com/users/sebhub/subscriptions", "organizations_url": "https://api.github.com/users/sebhub/orgs", "repos_url": "https://api.github.com/users/sebhub/repos", "events_url": "https://api.github.com/users/sebhub/events{/privacy}", "received_events_url": "https://api.github.com/users/sebhub/received_events", "type": "User", "site_admin": false}, "committer": null, "parents": [{"sha": "9e7af05301e80e24f1da8b8926351b76d6b9e29f", "url": "https://api.github.com/repos/Rust-GCC/gccrs/commits/9e7af05301e80e24f1da8b8926351b76d6b9e29f", "html_url": "https://github.com/Rust-GCC/gccrs/commit/9e7af05301e80e24f1da8b8926351b76d6b9e29f"}], "stats": {"total": 15, "additions": 10, "deletions": 5}, "files": [{"sha": "f7482c12a38a1c14f1964ce732f375a8eaf12b11", "filename": "gcc/ChangeLog", "status": "modified", "additions": 5, "deletions": 0, "changes": 5, "blob_url": "https://github.com/Rust-GCC/gccrs/blob/9cda17b5c6411df40b865838bc99d55709d7ae21/gcc%2FChangeLog", "raw_url": "https://github.com/Rust-GCC/gccrs/raw/9cda17b5c6411df40b865838bc99d55709d7ae21/gcc%2FChangeLog", "contents_url": "https://api.github.com/repos/Rust-GCC/gccrs/contents/gcc%2FChangeLog?ref=9cda17b5c6411df40b865838bc99d55709d7ae21", "patch": "@@ -1,3 +1,8 @@\n+2017-07-26  Sebastian Huber  <sebastian.huber@embedded-brains.de>\n+\n+\t* config/sparc/sparc.c (sparc_option_override): Remove MASK_FPU\n+\tfrom all CPU target flags enable members.\n+\n 2017-07-26  Richard Biener  <rguenther@suse.de>\n \n \t* genmatch.c (dt_simplify::gen): Make iterator vars const."}, {"sha": "674a3823cb9798e2a50ee0e17b6ce7ebad1ca77e", "filename": "gcc/config/sparc/sparc.c", "status": "modified", "additions": 5, "deletions": 5, "changes": 10, "blob_url": "https://github.com/Rust-GCC/gccrs/blob/9cda17b5c6411df40b865838bc99d55709d7ae21/gcc%2Fconfig%2Fsparc%2Fsparc.c", "raw_url": "https://github.com/Rust-GCC/gccrs/raw/9cda17b5c6411df40b865838bc99d55709d7ae21/gcc%2Fconfig%2Fsparc%2Fsparc.c", "contents_url": "https://api.github.com/repos/Rust-GCC/gccrs/contents/gcc%2Fconfig%2Fsparc%2Fsparc.c?ref=9cda17b5c6411df40b865838bc99d55709d7ae21", "patch": "@@ -1408,15 +1408,15 @@ sparc_option_override (void)\n     { \"v8\",\t\tMASK_ISA, MASK_V8 },\n     /* TI TMS390Z55 supersparc */\n     { \"supersparc\",\tMASK_ISA, MASK_V8 },\n-    { \"hypersparc\",\tMASK_ISA, MASK_V8|MASK_FPU },\n-    { \"leon\",\t\tMASK_ISA, MASK_V8|MASK_LEON|MASK_FPU },\n-    { \"leon3\",\t\tMASK_ISA, MASK_V8|MASK_LEON3|MASK_FPU },\n-    { \"leon3v7\",\tMASK_ISA, MASK_LEON3|MASK_FPU },\n+    { \"hypersparc\",\tMASK_ISA, MASK_V8 },\n+    { \"leon\",\t\tMASK_ISA, MASK_V8|MASK_LEON },\n+    { \"leon3\",\t\tMASK_ISA, MASK_V8|MASK_LEON3 },\n+    { \"leon3v7\",\tMASK_ISA, MASK_LEON3 },\n     { \"sparclite\",\tMASK_ISA, MASK_SPARCLITE },\n     /* The Fujitsu MB86930 is the original sparclite chip, with no FPU.  */\n     { \"f930\",\t\tMASK_ISA|MASK_FPU, MASK_SPARCLITE },\n     /* The Fujitsu MB86934 is the recent sparclite chip, with an FPU.  */\n-    { \"f934\",\t\tMASK_ISA, MASK_SPARCLITE|MASK_FPU },\n+    { \"f934\",\t\tMASK_ISA, MASK_SPARCLITE },\n     { \"sparclite86x\",\tMASK_ISA|MASK_FPU, MASK_SPARCLITE },\n     { \"sparclet\",\tMASK_ISA, MASK_SPARCLET },\n     /* TEMIC sparclet */"}]}