{ "Info" "IIPMAN_IPRGEN_BACKUP_FILE" "DE1_SoC_QSYS.qsys DE1_SoC_QSYS.BAK.qsys " "Backing up file \"DE1_SoC_QSYS.qsys\" to \"DE1_SoC_QSYS.BAK.qsys\"" {  } {  } 0 11902 "Backing up file \"%1!s!\" to \"%2!s!\"" 0 0 "Shell" 0 -1 1571326814279 ""}
{ "Info" "IIPMAN_IPRGEN_BACKUP_FILE" "DE1_SoC_QSYS/synthesis/DE1_SoC_QSYS.v DE1_SoC_QSYS.BAK.v " "Backing up file \"DE1_SoC_QSYS/synthesis/DE1_SoC_QSYS.v\" to \"DE1_SoC_QSYS.BAK.v\"" {  } {  } 0 11902 "Backing up file \"%1!s!\" to \"%2!s!\"" 0 0 "Shell" 0 -1 1571326814355 ""}
{ "Info" "IIPMAN_IPRGEN_START" "Qsys DE1_SoC_QSYS.qsys " "Started upgrading IP component Qsys with file \"DE1_SoC_QSYS.qsys\"" {  } {  } 0 11837 "Started upgrading IP component %1!s! with file \"%2!s!\"" 0 0 "Shell" 0 -1 1571326814356 ""}
{ "Info" "" "" "2019.10.17.09:40:54 Info: Starting to upgrade the IP cores in the Platform Designer system" {  } {  } 0 0 "2019.10.17.09:40:54 Info: Starting to upgrade the IP cores in the Platform Designer system" 0 0 "Shell" 0 -1 1571326854266 ""}
{ "Info" "" "" "2019.10.17.09:40:54 Info: Finished upgrading the ip cores" {  } {  } 0 0 "2019.10.17.09:40:54 Info: Finished upgrading the ip cores" 0 0 "Shell" 0 -1 1571326854466 ""}
{ "Info" "DE1_SoC_QSYS_generation.rpt" "" "2019.10.17.09:41:18 Info: Saving generation log to C:/intelFPGA_lite/18.1/DE1_SoC_ADC/DE1_SoC_QSYS" {  } {  } 0 0 "2019.10.17.09:41:18 Info: Saving generation log to C:/intelFPGA_lite/18.1/DE1_SoC_ADC/DE1_SoC_QSYS" 0 0 "Shell" 0 -1 1571326878143 ""}
{ "Info" "" "" "2019.10.17.09:41:18 Info: Starting: Create simulation model" {  } {  } 0 0 "2019.10.17.09:41:18 Info: Starting: Create simulation model" 0 0 "Shell" 0 -1 1571326878144 ""}
{ "Info" "" "" "2019.10.17.09:41:18 Info: qsys-generate C:\\intelFPGA_lite\\18.1\\DE1_SoC_ADC\\DE1_SoC_QSYS.qsys --simulation=VERILOG --allow-mixed-language-simulation --output-directory=C:\\intelFPGA_lite\\18.1\\DE1_SoC_ADC\\DE1_SoC_QSYS\\simulation --family=\"Cyclone V\" --part=5CSEMA5F31C6" {  } {  } 0 0 "2019.10.17.09:41:18 Info: qsys-generate C:\\intelFPGA_lite\\18.1\\DE1_SoC_ADC\\DE1_SoC_QSYS.qsys --simulation=VERILOG --allow-mixed-language-simulation --output-directory=C:\\intelFPGA_lite\\18.1\\DE1_SoC_ADC\\DE1_SoC_QSYS\\simulation --family=\"Cyclone V\" --part=5CSEMA5F31C6" 0 0 "Shell" 0 -1 1571326878152 ""}
{ "Info" "DE1_SoC_QSYS.qsys" "" "2019.10.17.09:41:18 Info: Loading DE1_SoC_ADC" {  } {  } 0 0 "2019.10.17.09:41:18 Info: Loading DE1_SoC_ADC" 0 0 "Shell" 0 -1 1571326878325 ""}
{ "Info" "" "" "2019.10.17.09:41:18 Info: Reading input file" {  } {  } 0 0 "2019.10.17.09:41:18 Info: Reading input file" 0 0 "Shell" 0 -1 1571326878768 ""}
{ "Info" "" "" "2019.10.17.09:41:18 Info: Adding adc_ltc2308 \[adc_ltc2308 1.1\]" {  } {  } 0 0 "2019.10.17.09:41:18 Info: Adding adc_ltc2308 \[adc_ltc2308 1.1\]" 0 0 "Shell" 0 -1 1571326878776 ""}
{ "Info" "" "" "2019.10.17.09:41:18 Info: Parameterizing module adc_ltc2308" {  } {  } 0 0 "2019.10.17.09:41:18 Info: Parameterizing module adc_ltc2308" 0 0 "Shell" 0 -1 1571326878778 ""}
{ "Info" "" "" "2019.10.17.09:41:18 Info: Adding clk_50 \[clock_source 18.1\]" {  } {  } 0 0 "2019.10.17.09:41:18 Info: Adding clk_50 \[clock_source 18.1\]" 0 0 "Shell" 0 -1 1571326878779 ""}
{ "Info" "" "" "2019.10.17.09:41:18 Info: Parameterizing module clk_50" {  } {  } 0 0 "2019.10.17.09:41:18 Info: Parameterizing module clk_50" 0 0 "Shell" 0 -1 1571326878780 ""}
{ "Info" "" "" "2019.10.17.09:41:18 Info: Adding jtag_uart \[altera_avalon_jtag_uart 18.1\]" {  } {  } 0 0 "2019.10.17.09:41:18 Info: Adding jtag_uart \[altera_avalon_jtag_uart 18.1\]" 0 0 "Shell" 0 -1 1571326878781 ""}
{ "Info" "" "" "2019.10.17.09:41:18 Info: Parameterizing module jtag_uart" {  } {  } 0 0 "2019.10.17.09:41:18 Info: Parameterizing module jtag_uart" 0 0 "Shell" 0 -1 1571326878782 ""}
{ "Info" "" "" "2019.10.17.09:41:18 Info: Adding nios2_gen2_0 \[altera_nios2_gen2 18.1\]" {  } {  } 0 0 "2019.10.17.09:41:18 Info: Adding nios2_gen2_0 \[altera_nios2_gen2 18.1\]" 0 0 "Shell" 0 -1 1571326878783 ""}
{ "Info" "" "" "2019.10.17.09:41:18 Info: Parameterizing module nios2_gen2_0" {  } {  } 0 0 "2019.10.17.09:41:18 Info: Parameterizing module nios2_gen2_0" 0 0 "Shell" 0 -1 1571326878784 ""}
{ "Info" "" "" "2019.10.17.09:41:18 Info: Adding onchip_memory2 \[altera_avalon_onchip_memory2 18.1\]" {  } {  } 0 0 "2019.10.17.09:41:18 Info: Adding onchip_memory2 \[altera_avalon_onchip_memory2 18.1\]" 0 0 "Shell" 0 -1 1571326878787 ""}
{ "Info" "" "" "2019.10.17.09:41:18 Info: Parameterizing module onchip_memory2" {  } {  } 0 0 "2019.10.17.09:41:18 Info: Parameterizing module onchip_memory2" 0 0 "Shell" 0 -1 1571326878787 ""}
{ "Info" "" "" "2019.10.17.09:41:18 Info: Adding pll_sys \[altera_pll 18.1\]" {  } {  } 0 0 "2019.10.17.09:41:18 Info: Adding pll_sys \[altera_pll 18.1\]" 0 0 "Shell" 0 -1 1571326878788 ""}
{ "Info" "" "" "2019.10.17.09:41:18 Info: Parameterizing module pll_sys" {  } {  } 0 0 "2019.10.17.09:41:18 Info: Parameterizing module pll_sys" 0 0 "Shell" 0 -1 1571326878790 ""}
{ "Info" "" "" "2019.10.17.09:41:18 Info: Adding sw \[altera_avalon_pio 18.1\]" {  } {  } 0 0 "2019.10.17.09:41:18 Info: Adding sw \[altera_avalon_pio 18.1\]" 0 0 "Shell" 0 -1 1571326878796 ""}
{ "Info" "" "" "2019.10.17.09:41:18 Info: Parameterizing module sw" {  } {  } 0 0 "2019.10.17.09:41:18 Info: Parameterizing module sw" 0 0 "Shell" 0 -1 1571326878797 ""}
{ "Info" "" "" "2019.10.17.09:41:18 Info: Adding sysid_qsys \[altera_avalon_sysid_qsys 18.1\]" {  } {  } 0 0 "2019.10.17.09:41:18 Info: Adding sysid_qsys \[altera_avalon_sysid_qsys 18.1\]" 0 0 "Shell" 0 -1 1571326878798 ""}
{ "Info" "" "" "2019.10.17.09:41:18 Info: Parameterizing module sysid_qsys" {  } {  } 0 0 "2019.10.17.09:41:18 Info: Parameterizing module sysid_qsys" 0 0 "Shell" 0 -1 1571326878799 ""}
{ "Info" "" "" "2019.10.17.09:41:18 Info: Building connections" {  } {  } 0 0 "2019.10.17.09:41:18 Info: Building connections" 0 0 "Shell" 0 -1 1571326878800 ""}
{ "Info" "" "" "2019.10.17.09:41:18 Info: Parameterizing connections" {  } {  } 0 0 "2019.10.17.09:41:18 Info: Parameterizing connections" 0 0 "Shell" 0 -1 1571326878807 ""}
{ "Info" "" "" "2019.10.17.09:41:18 Info: Validating" {  } {  } 0 0 "2019.10.17.09:41:18 Info: Validating" 0 0 "Shell" 0 -1 1571326878809 ""}
{ "Info" "" "" "2019.10.17.09:41:19 Info: Done reading input file" {  } {  } 0 0 "2019.10.17.09:41:19 Info: Done reading input file" 0 0 "Shell" 0 -1 1571326879791 ""}
{ "Info" "" "" "2019.10.17.09:41:21 Info: DE1_SoC_QSYS.jtag_uart: JTAG UART IP input clock need to be at least double (2x) the operating frequency of JTAG TCK on board" {  } {  } 0 0 "2019.10.17.09:41:21 Info: DE1_SoC_QSYS.jtag_uart: JTAG UART IP input clock need to be at least double (2x) the operating frequency of JTAG TCK on board" 0 0 "Shell" 0 -1 1571326881409 ""}
{ "Info" "" "" "2019.10.17.09:41:21 Info: DE1_SoC_QSYS.pll_sys: The legal reference clock frequency is 5.0 MHz..800.0 MHz" {  } {  } 0 0 "2019.10.17.09:41:21 Info: DE1_SoC_QSYS.pll_sys: The legal reference clock frequency is 5.0 MHz..800.0 MHz" 0 0 "Shell" 0 -1 1571326881411 ""}
{ "Info" "" "" "2019.10.17.09:41:21 Info: DE1_SoC_QSYS.pll_sys: Able to implement PLL with user settings" {  } {  } 0 0 "2019.10.17.09:41:21 Info: DE1_SoC_QSYS.pll_sys: Able to implement PLL with user settings" 0 0 "Shell" 0 -1 1571326881411 ""}
{ "Info" "" "" "2019.10.17.09:41:21 Info: DE1_SoC_QSYS.sysid_qsys: System ID is not assigned automatically. Edit the System ID parameter to provide a unique ID" {  } {  } 0 0 "2019.10.17.09:41:21 Info: DE1_SoC_QSYS.sysid_qsys: System ID is not assigned automatically. Edit the System ID parameter to provide a unique ID" 0 0 "Shell" 0 -1 1571326881412 ""}
{ "Info" "" "" "2019.10.17.09:41:21 Info: DE1_SoC_QSYS.sysid_qsys: Time stamp will be automatically updated when this component is generated." {  } {  } 0 0 "2019.10.17.09:41:21 Info: DE1_SoC_QSYS.sysid_qsys: Time stamp will be automatically updated when this component is generated." 0 0 "Shell" 0 -1 1571326881412 ""}
{ "Info" "" "" "2019.10.17.09:41:22 Info: DE1_SoC_QSYS: Generating DE1_SoC_QSYS \"DE1_SoC_QSYS\" for SIM_VERILOG" {  } {  } 0 0 "2019.10.17.09:41:22 Info: DE1_SoC_QSYS: Generating DE1_SoC_QSYS \"DE1_SoC_QSYS\" for SIM_VERILOG" 0 0 "Shell" 0 -1 1571326882410 ""}
{ "Error" "" "" "2019.10.17.09:41:32 Error: adc_ltc2308: adc_ltc2308 does not support generation for Verilog Simulation. Generation is available for: Quartus Synthesis." {  } {  } 0 0 "2019.10.17.09:41:32 Error: adc_ltc2308: adc_ltc2308 does not support generation for Verilog Simulation. Generation is available for: Quartus Synthesis." 0 0 "Shell" 0 -1 1571326892358 ""}
{ "Error" "" "" "2019.10.17.09:41:32 Error: Generation stopped, 10 or more modules remaining" {  } {  } 0 0 "2019.10.17.09:41:32 Error: Generation stopped, 10 or more modules remaining" 0 0 "Shell" 0 -1 1571326892363 ""}
{ "Info" "" "" "2019.10.17.09:41:32 Info: DE1_SoC_QSYS: Done \"DE1_SoC_QSYS\" with 11 modules, 1 files" {  } {  } 0 0 "2019.10.17.09:41:32 Info: DE1_SoC_QSYS: Done \"DE1_SoC_QSYS\" with 11 modules, 1 files" 0 0 "Shell" 0 -1 1571326892363 ""}
{ "Error" "" "" "2019.10.17.09:41:32 Error: qsys-generate failed with exit code 1: 2 Errors, 0 Warnings" {  } {  } 0 0 "2019.10.17.09:41:32 Error: qsys-generate failed with exit code 1: 2 Errors, 0 Warnings" 0 0 "Shell" 0 -1 1571326892539 ""}
{ "Info" "" "" "2019.10.17.09:41:32 Info: Finished: Create simulation model" {  } {  } 0 0 "2019.10.17.09:41:32 Info: Finished: Create simulation model" 0 0 "Shell" 0 -1 1571326892539 ""}
{ "Info" "" "" "2019.10.17.09:41:32 Info: Starting: Create Modelsim Project." {  } {  } 0 0 "2019.10.17.09:41:32 Info: Starting: Create Modelsim Project." 0 0 "Shell" 0 -1 1571326892539 ""}
{ "Info" " --use-relative-paths=true" "" "2019.10.17.09:41:32 Info: sim-script-gen --spd=C:\\intelFPGA_lite\\18.1\\DE1_SoC_ADC\\DE1_SoC_QSYS\\DE1_SoC_QSYS.spd --output-directory=C:/intelFPGA_lite/18.1/DE1_SoC_ADC/DE1_SoC_QSYS/simulation" {  } {  } 0 0 "2019.10.17.09:41:32 Info: sim-script-gen --spd=C:\\intelFPGA_lite\\18.1\\DE1_SoC_ADC\\DE1_SoC_QSYS\\DE1_SoC_QSYS.spd --output-directory=C:/intelFPGA_lite/18.1/DE1_SoC_ADC/DE1_SoC_QSYS/simulation" 0 0 "Shell" 0 -1 1571326892540 ""}
{ "Info" " --use-relative-paths=true" "" "2019.10.17.09:41:32 Info: Doing: ip-make-simscript --spd=C:\\intelFPGA_lite\\18.1\\DE1_SoC_ADC\\DE1_SoC_QSYS\\DE1_SoC_QSYS.spd --output-directory=C:/intelFPGA_lite/18.1/DE1_SoC_ADC/DE1_SoC_QSYS/simulation" {  } {  } 0 0 "2019.10.17.09:41:32 Info: Doing: ip-make-simscript --spd=C:\\intelFPGA_lite\\18.1\\DE1_SoC_ADC\\DE1_SoC_QSYS\\DE1_SoC_QSYS.spd --output-directory=C:/intelFPGA_lite/18.1/DE1_SoC_ADC/DE1_SoC_QSYS/simulation" 0 0 "Shell" 0 -1 1571326892545 ""}
{ "Info" " directory:" "" "2019.10.17.09:41:35 Info: Generating the following file(s) for MODELSIM simulator in C:/intelFPGA_lite/18.1/DE1_SoC_ADC/DE1_SoC_QSYS/simulation" {  } {  } 0 0 "2019.10.17.09:41:35 Info: Generating the following file(s) for MODELSIM simulator in C:/intelFPGA_lite/18.1/DE1_SoC_ADC/DE1_SoC_QSYS/simulation" 0 0 "Shell" 0 -1 1571326895578 ""}
{ "Info" "msim_setup.tcl" "" "2019.10.17.09:41:35 Info:     mentor" {  } {  } 0 0 "2019.10.17.09:41:35 Info:     mentor" 0 0 "Shell" 0 -1 1571326895609 ""}
{ "Info" " directory:" "" "2019.10.17.09:41:35 Info: Generating the following file(s) for VCS simulator in C:/intelFPGA_lite/18.1/DE1_SoC_ADC/DE1_SoC_QSYS/simulation" {  } {  } 0 0 "2019.10.17.09:41:35 Info: Generating the following file(s) for VCS simulator in C:/intelFPGA_lite/18.1/DE1_SoC_ADC/DE1_SoC_QSYS/simulation" 0 0 "Shell" 0 -1 1571326895616 ""}
{ "Info" "vcs_setup.sh" "" "2019.10.17.09:41:35 Info:     synopsys/vcs" {  } {  } 0 0 "2019.10.17.09:41:35 Info:     synopsys/vcs" 0 0 "Shell" 0 -1 1571326895625 ""}
{ "Info" " directory:" "" "2019.10.17.09:41:35 Info: Generating the following file(s) for VCSMX simulator in C:/intelFPGA_lite/18.1/DE1_SoC_ADC/DE1_SoC_QSYS/simulation" {  } {  } 0 0 "2019.10.17.09:41:35 Info: Generating the following file(s) for VCSMX simulator in C:/intelFPGA_lite/18.1/DE1_SoC_ADC/DE1_SoC_QSYS/simulation" 0 0 "Shell" 0 -1 1571326895628 ""}
{ "Info" "synopsys_sim.setup" "" "2019.10.17.09:41:35 Info:     synopsys/vcsmx" {  } {  } 0 0 "2019.10.17.09:41:35 Info:     synopsys/vcsmx" 0 0 "Shell" 0 -1 1571326895633 ""}
{ "Info" "vcsmx_setup.sh" "" "2019.10.17.09:41:35 Info:     synopsys/vcsmx" {  } {  } 0 0 "2019.10.17.09:41:35 Info:     synopsys/vcsmx" 0 0 "Shell" 0 -1 1571326895640 ""}
{ "Info" " directory:" "" "2019.10.17.09:41:35 Info: Generating the following file(s) for NCSIM simulator in C:/intelFPGA_lite/18.1/DE1_SoC_ADC/DE1_SoC_QSYS/simulation" {  } {  } 0 0 "2019.10.17.09:41:35 Info: Generating the following file(s) for NCSIM simulator in C:/intelFPGA_lite/18.1/DE1_SoC_ADC/DE1_SoC_QSYS/simulation" 0 0 "Shell" 0 -1 1571326895717 ""}
{ "Info" "cds.lib" "" "2019.10.17.09:41:35 Info:     cadence" {  } {  } 0 0 "2019.10.17.09:41:35 Info:     cadence" 0 0 "Shell" 0 -1 1571326895726 ""}
{ "Info" "hdl.var" "" "2019.10.17.09:41:35 Info:     cadence" {  } {  } 0 0 "2019.10.17.09:41:35 Info:     cadence" 0 0 "Shell" 0 -1 1571326895731 ""}
{ "Info" "ncsim_setup.sh" "" "2019.10.17.09:41:35 Info:     cadence" {  } {  } 0 0 "2019.10.17.09:41:35 Info:     cadence" 0 0 "Shell" 0 -1 1571326895739 ""}
{ "Info" " directory:" "" "2019.10.17.09:41:35 Info: Generating the following file(s) for RIVIERA simulator in C:/intelFPGA_lite/18.1/DE1_SoC_ADC/DE1_SoC_QSYS/simulation" {  } {  } 0 0 "2019.10.17.09:41:35 Info: Generating the following file(s) for RIVIERA simulator in C:/intelFPGA_lite/18.1/DE1_SoC_ADC/DE1_SoC_QSYS/simulation" 0 0 "Shell" 0 -1 1571326895744 ""}
{ "Info" "rivierapro_setup.tcl" "" "2019.10.17.09:41:35 Info:     aldec" {  } {  } 0 0 "2019.10.17.09:41:35 Info:     aldec" 0 0 "Shell" 0 -1 1571326895821 ""}
{ "Info" "." "" "2019.10.17.09:41:35 Info: For information on how to simulate your IP, see the explanatory comments in the simulator-specific subdirectories under C:/intelFPGA_lite/18.1/DE1_SoC_ADC/DE1_SoC_QSYS/simulation" {  } {  } 0 0 "2019.10.17.09:41:35 Info: For information on how to simulate your IP, see the explanatory comments in the simulator-specific subdirectories under C:/intelFPGA_lite/18.1/DE1_SoC_ADC/DE1_SoC_QSYS/simulation" 0 0 "Shell" 0 -1 1571326895821 ""}
{ "Info" "" "" "2019.10.17.09:41:35 Info: Regenerate these scripts whenever you make any change to any Quartus-generated IP in your project." {  } {  } 0 0 "2019.10.17.09:41:35 Info: Regenerate these scripts whenever you make any change to any Quartus-generated IP in your project." 0 0 "Shell" 0 -1 1571326895821 ""}
{ "Info" "" "" "2019.10.17.09:41:35 Info: Finished: Create Modelsim Project." {  } {  } 0 0 "2019.10.17.09:41:35 Info: Finished: Create Modelsim Project." 0 0 "Shell" 0 -1 1571326895821 ""}
{ "Info" "" "" "2019.10.17.09:41:35 Info: Starting: Create block symbol file (.bsf)" {  } {  } 0 0 "2019.10.17.09:41:35 Info: Starting: Create block symbol file (.bsf)" 0 0 "Shell" 0 -1 1571326895822 ""}
{ "Info" "" "" "2019.10.17.09:41:35 Info: qsys-generate C:\\intelFPGA_lite\\18.1\\DE1_SoC_ADC\\DE1_SoC_QSYS.qsys --block-symbol-file --output-directory=C:\\intelFPGA_lite\\18.1\\DE1_SoC_ADC\\DE1_SoC_QSYS --family=\"Cyclone V\" --part=5CSEMA5F31C6" {  } {  } 0 0 "2019.10.17.09:41:35 Info: qsys-generate C:\\intelFPGA_lite\\18.1\\DE1_SoC_ADC\\DE1_SoC_QSYS.qsys --block-symbol-file --output-directory=C:\\intelFPGA_lite\\18.1\\DE1_SoC_ADC\\DE1_SoC_QSYS --family=\"Cyclone V\" --part=5CSEMA5F31C6" 0 0 "Shell" 0 -1 1571326895822 ""}
{ "Info" "DE1_SoC_QSYS.qsys" "" "2019.10.17.09:41:35 Info: Loading DE1_SoC_ADC" {  } {  } 0 0 "2019.10.17.09:41:35 Info: Loading DE1_SoC_ADC" 0 0 "Shell" 0 -1 1571326895828 ""}
{ "Info" "" "" "2019.10.17.09:41:36 Info: Reading input file" {  } {  } 0 0 "2019.10.17.09:41:36 Info: Reading input file" 0 0 "Shell" 0 -1 1571326896309 ""}
{ "Info" "" "" "2019.10.17.09:41:36 Info: Adding adc_ltc2308 \[adc_ltc2308 1.1\]" {  } {  } 0 0 "2019.10.17.09:41:36 Info: Adding adc_ltc2308 \[adc_ltc2308 1.1\]" 0 0 "Shell" 0 -1 1571326896311 ""}
{ "Info" "" "" "2019.10.17.09:41:36 Info: Parameterizing module adc_ltc2308" {  } {  } 0 0 "2019.10.17.09:41:36 Info: Parameterizing module adc_ltc2308" 0 0 "Shell" 0 -1 1571326896312 ""}
{ "Info" "" "" "2019.10.17.09:41:36 Info: Adding clk_50 \[clock_source 18.1\]" {  } {  } 0 0 "2019.10.17.09:41:36 Info: Adding clk_50 \[clock_source 18.1\]" 0 0 "Shell" 0 -1 1571326896313 ""}
{ "Info" "" "" "2019.10.17.09:41:36 Info: Parameterizing module clk_50" {  } {  } 0 0 "2019.10.17.09:41:36 Info: Parameterizing module clk_50" 0 0 "Shell" 0 -1 1571326896313 ""}
{ "Info" "" "" "2019.10.17.09:41:36 Info: Adding jtag_uart \[altera_avalon_jtag_uart 18.1\]" {  } {  } 0 0 "2019.10.17.09:41:36 Info: Adding jtag_uart \[altera_avalon_jtag_uart 18.1\]" 0 0 "Shell" 0 -1 1571326896314 ""}
{ "Info" "" "" "2019.10.17.09:41:36 Info: Parameterizing module jtag_uart" {  } {  } 0 0 "2019.10.17.09:41:36 Info: Parameterizing module jtag_uart" 0 0 "Shell" 0 -1 1571326896314 ""}
{ "Info" "" "" "2019.10.17.09:41:36 Info: Adding nios2_gen2_0 \[altera_nios2_gen2 18.1\]" {  } {  } 0 0 "2019.10.17.09:41:36 Info: Adding nios2_gen2_0 \[altera_nios2_gen2 18.1\]" 0 0 "Shell" 0 -1 1571326896315 ""}
{ "Info" "" "" "2019.10.17.09:41:36 Info: Parameterizing module nios2_gen2_0" {  } {  } 0 0 "2019.10.17.09:41:36 Info: Parameterizing module nios2_gen2_0" 0 0 "Shell" 0 -1 1571326896315 ""}
{ "Info" "" "" "2019.10.17.09:41:36 Info: Adding onchip_memory2 \[altera_avalon_onchip_memory2 18.1\]" {  } {  } 0 0 "2019.10.17.09:41:36 Info: Adding onchip_memory2 \[altera_avalon_onchip_memory2 18.1\]" 0 0 "Shell" 0 -1 1571326896317 ""}
{ "Info" "" "" "2019.10.17.09:41:36 Info: Parameterizing module onchip_memory2" {  } {  } 0 0 "2019.10.17.09:41:36 Info: Parameterizing module onchip_memory2" 0 0 "Shell" 0 -1 1571326896317 ""}
{ "Info" "" "" "2019.10.17.09:41:36 Info: Adding pll_sys \[altera_pll 18.1\]" {  } {  } 0 0 "2019.10.17.09:41:36 Info: Adding pll_sys \[altera_pll 18.1\]" 0 0 "Shell" 0 -1 1571326896318 ""}
{ "Info" "" "" "2019.10.17.09:41:36 Info: Parameterizing module pll_sys" {  } {  } 0 0 "2019.10.17.09:41:36 Info: Parameterizing module pll_sys" 0 0 "Shell" 0 -1 1571326896319 ""}
{ "Info" "" "" "2019.10.17.09:41:36 Info: Adding sw \[altera_avalon_pio 18.1\]" {  } {  } 0 0 "2019.10.17.09:41:36 Info: Adding sw \[altera_avalon_pio 18.1\]" 0 0 "Shell" 0 -1 1571326896321 ""}
{ "Info" "" "" "2019.10.17.09:41:36 Info: Parameterizing module sw" {  } {  } 0 0 "2019.10.17.09:41:36 Info: Parameterizing module sw" 0 0 "Shell" 0 -1 1571326896322 ""}
{ "Info" "" "" "2019.10.17.09:41:36 Info: Adding sysid_qsys \[altera_avalon_sysid_qsys 18.1\]" {  } {  } 0 0 "2019.10.17.09:41:36 Info: Adding sysid_qsys \[altera_avalon_sysid_qsys 18.1\]" 0 0 "Shell" 0 -1 1571326896323 ""}
{ "Info" "" "" "2019.10.17.09:41:36 Info: Parameterizing module sysid_qsys" {  } {  } 0 0 "2019.10.17.09:41:36 Info: Parameterizing module sysid_qsys" 0 0 "Shell" 0 -1 1571326896323 ""}
{ "Info" "" "" "2019.10.17.09:41:36 Info: Building connections" {  } {  } 0 0 "2019.10.17.09:41:36 Info: Building connections" 0 0 "Shell" 0 -1 1571326896325 ""}
{ "Info" "" "" "2019.10.17.09:41:36 Info: Parameterizing connections" {  } {  } 0 0 "2019.10.17.09:41:36 Info: Parameterizing connections" 0 0 "Shell" 0 -1 1571326896330 ""}
{ "Info" "" "" "2019.10.17.09:41:36 Info: Validating" {  } {  } 0 0 "2019.10.17.09:41:36 Info: Validating" 0 0 "Shell" 0 -1 1571326896330 ""}
{ "Info" "" "" "2019.10.17.09:41:37 Info: Done reading input file" {  } {  } 0 0 "2019.10.17.09:41:37 Info: Done reading input file" 0 0 "Shell" 0 -1 1571326897152 ""}
{ "Info" "" "" "2019.10.17.09:41:38 Info: DE1_SoC_QSYS.jtag_uart: JTAG UART IP input clock need to be at least double (2x) the operating frequency of JTAG TCK on board" {  } {  } 0 0 "2019.10.17.09:41:38 Info: DE1_SoC_QSYS.jtag_uart: JTAG UART IP input clock need to be at least double (2x) the operating frequency of JTAG TCK on board" 0 0 "Shell" 0 -1 1571326898608 ""}
{ "Info" "" "" "2019.10.17.09:41:38 Info: DE1_SoC_QSYS.pll_sys: The legal reference clock frequency is 5.0 MHz..800.0 MHz" {  } {  } 0 0 "2019.10.17.09:41:38 Info: DE1_SoC_QSYS.pll_sys: The legal reference clock frequency is 5.0 MHz..800.0 MHz" 0 0 "Shell" 0 -1 1571326898609 ""}
{ "Info" "" "" "2019.10.17.09:41:38 Info: DE1_SoC_QSYS.pll_sys: Able to implement PLL with user settings" {  } {  } 0 0 "2019.10.17.09:41:38 Info: DE1_SoC_QSYS.pll_sys: Able to implement PLL with user settings" 0 0 "Shell" 0 -1 1571326898610 ""}
{ "Info" "" "" "2019.10.17.09:41:38 Info: DE1_SoC_QSYS.sysid_qsys: System ID is not assigned automatically. Edit the System ID parameter to provide a unique ID" {  } {  } 0 0 "2019.10.17.09:41:38 Info: DE1_SoC_QSYS.sysid_qsys: System ID is not assigned automatically. Edit the System ID parameter to provide a unique ID" 0 0 "Shell" 0 -1 1571326898610 ""}
{ "Info" "" "" "2019.10.17.09:41:38 Info: DE1_SoC_QSYS.sysid_qsys: Time stamp will be automatically updated when this component is generated." {  } {  } 0 0 "2019.10.17.09:41:38 Info: DE1_SoC_QSYS.sysid_qsys: Time stamp will be automatically updated when this component is generated." 0 0 "Shell" 0 -1 1571326898611 ""}
{ "Info" "" "" "2019.10.17.09:41:40 Info: qsys-generate succeeded." {  } {  } 0 0 "2019.10.17.09:41:40 Info: qsys-generate succeeded." 0 0 "Shell" 0 -1 1571326900139 ""}
{ "Info" "" "" "2019.10.17.09:41:40 Info: Finished: Create block symbol file (.bsf)" {  } {  } 0 0 "2019.10.17.09:41:40 Info: Finished: Create block symbol file (.bsf)" 0 0 "Shell" 0 -1 1571326900139 ""}
{ "Info" "" "" "2019.10.17.09:41:40 Info:" {  } {  } 0 0 "2019.10.17.09:41:40 Info:" 0 0 "Shell" 0 -1 1571326900139 ""}
{ "Info" "" "" "2019.10.17.09:41:40 Info: Starting: Create HDL design files for synthesis" {  } {  } 0 0 "2019.10.17.09:41:40 Info: Starting: Create HDL design files for synthesis" 0 0 "Shell" 0 -1 1571326900139 ""}
{ "Info" "" "" "2019.10.17.09:41:40 Info: qsys-generate C:\\intelFPGA_lite\\18.1\\DE1_SoC_ADC\\DE1_SoC_QSYS.qsys --synthesis=VERILOG --output-directory=C:\\intelFPGA_lite\\18.1\\DE1_SoC_ADC\\DE1_SoC_QSYS\\synthesis --family=\"Cyclone V\" --part=5CSEMA5F31C6" {  } {  } 0 0 "2019.10.17.09:41:40 Info: qsys-generate C:\\intelFPGA_lite\\18.1\\DE1_SoC_ADC\\DE1_SoC_QSYS.qsys --synthesis=VERILOG --output-directory=C:\\intelFPGA_lite\\18.1\\DE1_SoC_ADC\\DE1_SoC_QSYS\\synthesis --family=\"Cyclone V\" --part=5CSEMA5F31C6" 0 0 "Shell" 0 -1 1571326900140 ""}
{ "Info" "DE1_SoC_QSYS.qsys" "" "2019.10.17.09:41:40 Info: Loading DE1_SoC_ADC" {  } {  } 0 0 "2019.10.17.09:41:40 Info: Loading DE1_SoC_ADC" 0 0 "Shell" 0 -1 1571326900144 ""}
{ "Info" "" "" "2019.10.17.09:41:40 Info: Reading input file" {  } {  } 0 0 "2019.10.17.09:41:40 Info: Reading input file" 0 0 "Shell" 0 -1 1571326900582 ""}
{ "Info" "" "" "2019.10.17.09:41:40 Info: Adding adc_ltc2308 \[adc_ltc2308 1.1\]" {  } {  } 0 0 "2019.10.17.09:41:40 Info: Adding adc_ltc2308 \[adc_ltc2308 1.1\]" 0 0 "Shell" 0 -1 1571326900583 ""}
{ "Info" "" "" "2019.10.17.09:41:40 Info: Parameterizing module adc_ltc2308" {  } {  } 0 0 "2019.10.17.09:41:40 Info: Parameterizing module adc_ltc2308" 0 0 "Shell" 0 -1 1571326900584 ""}
{ "Info" "" "" "2019.10.17.09:41:40 Info: Adding clk_50 \[clock_source 18.1\]" {  } {  } 0 0 "2019.10.17.09:41:40 Info: Adding clk_50 \[clock_source 18.1\]" 0 0 "Shell" 0 -1 1571326900584 ""}
{ "Info" "" "" "2019.10.17.09:41:40 Info: Parameterizing module clk_50" {  } {  } 0 0 "2019.10.17.09:41:40 Info: Parameterizing module clk_50" 0 0 "Shell" 0 -1 1571326900584 ""}
{ "Info" "" "" "2019.10.17.09:41:40 Info: Adding jtag_uart \[altera_avalon_jtag_uart 18.1\]" {  } {  } 0 0 "2019.10.17.09:41:40 Info: Adding jtag_uart \[altera_avalon_jtag_uart 18.1\]" 0 0 "Shell" 0 -1 1571326900585 ""}
{ "Info" "" "" "2019.10.17.09:41:40 Info: Parameterizing module jtag_uart" {  } {  } 0 0 "2019.10.17.09:41:40 Info: Parameterizing module jtag_uart" 0 0 "Shell" 0 -1 1571326900586 ""}
{ "Info" "" "" "2019.10.17.09:41:40 Info: Adding nios2_gen2_0 \[altera_nios2_gen2 18.1\]" {  } {  } 0 0 "2019.10.17.09:41:40 Info: Adding nios2_gen2_0 \[altera_nios2_gen2 18.1\]" 0 0 "Shell" 0 -1 1571326900587 ""}
{ "Info" "" "" "2019.10.17.09:41:40 Info: Parameterizing module nios2_gen2_0" {  } {  } 0 0 "2019.10.17.09:41:40 Info: Parameterizing module nios2_gen2_0" 0 0 "Shell" 0 -1 1571326900588 ""}
{ "Info" "" "" "2019.10.17.09:41:40 Info: Adding onchip_memory2 \[altera_avalon_onchip_memory2 18.1\]" {  } {  } 0 0 "2019.10.17.09:41:40 Info: Adding onchip_memory2 \[altera_avalon_onchip_memory2 18.1\]" 0 0 "Shell" 0 -1 1571326900592 ""}
{ "Info" "" "" "2019.10.17.09:41:40 Info: Parameterizing module onchip_memory2" {  } {  } 0 0 "2019.10.17.09:41:40 Info: Parameterizing module onchip_memory2" 0 0 "Shell" 0 -1 1571326900592 ""}
{ "Info" "" "" "2019.10.17.09:41:40 Info: Adding pll_sys \[altera_pll 18.1\]" {  } {  } 0 0 "2019.10.17.09:41:40 Info: Adding pll_sys \[altera_pll 18.1\]" 0 0 "Shell" 0 -1 1571326900593 ""}
{ "Info" "" "" "2019.10.17.09:41:40 Info: Parameterizing module pll_sys" {  } {  } 0 0 "2019.10.17.09:41:40 Info: Parameterizing module pll_sys" 0 0 "Shell" 0 -1 1571326900594 ""}
{ "Info" "" "" "2019.10.17.09:41:40 Info: Adding sw \[altera_avalon_pio 18.1\]" {  } {  } 0 0 "2019.10.17.09:41:40 Info: Adding sw \[altera_avalon_pio 18.1\]" 0 0 "Shell" 0 -1 1571326900596 ""}
{ "Info" "" "" "2019.10.17.09:41:40 Info: Parameterizing module sw" {  } {  } 0 0 "2019.10.17.09:41:40 Info: Parameterizing module sw" 0 0 "Shell" 0 -1 1571326900596 ""}
{ "Info" "" "" "2019.10.17.09:41:40 Info: Adding sysid_qsys \[altera_avalon_sysid_qsys 18.1\]" {  } {  } 0 0 "2019.10.17.09:41:40 Info: Adding sysid_qsys \[altera_avalon_sysid_qsys 18.1\]" 0 0 "Shell" 0 -1 1571326900597 ""}
{ "Info" "" "" "2019.10.17.09:41:40 Info: Parameterizing module sysid_qsys" {  } {  } 0 0 "2019.10.17.09:41:40 Info: Parameterizing module sysid_qsys" 0 0 "Shell" 0 -1 1571326900597 ""}
{ "Info" "" "" "2019.10.17.09:41:40 Info: Building connections" {  } {  } 0 0 "2019.10.17.09:41:40 Info: Building connections" 0 0 "Shell" 0 -1 1571326900598 ""}
{ "Info" "" "" "2019.10.17.09:41:40 Info: Parameterizing connections" {  } {  } 0 0 "2019.10.17.09:41:40 Info: Parameterizing connections" 0 0 "Shell" 0 -1 1571326900604 ""}
{ "Info" "" "" "2019.10.17.09:41:40 Info: Validating" {  } {  } 0 0 "2019.10.17.09:41:40 Info: Validating" 0 0 "Shell" 0 -1 1571326900605 ""}
{ "Info" "" "" "2019.10.17.09:41:41 Info: Done reading input file" {  } {  } 0 0 "2019.10.17.09:41:41 Info: Done reading input file" 0 0 "Shell" 0 -1 1571326901404 ""}
{ "Info" "" "" "2019.10.17.09:41:42 Info: DE1_SoC_QSYS.jtag_uart: JTAG UART IP input clock need to be at least double (2x) the operating frequency of JTAG TCK on board" {  } {  } 0 0 "2019.10.17.09:41:42 Info: DE1_SoC_QSYS.jtag_uart: JTAG UART IP input clock need to be at least double (2x) the operating frequency of JTAG TCK on board" 0 0 "Shell" 0 -1 1571326902852 ""}
{ "Info" "" "" "2019.10.17.09:41:42 Info: DE1_SoC_QSYS.pll_sys: The legal reference clock frequency is 5.0 MHz..800.0 MHz" {  } {  } 0 0 "2019.10.17.09:41:42 Info: DE1_SoC_QSYS.pll_sys: The legal reference clock frequency is 5.0 MHz..800.0 MHz" 0 0 "Shell" 0 -1 1571326902853 ""}
{ "Info" "" "" "2019.10.17.09:41:42 Info: DE1_SoC_QSYS.pll_sys: Able to implement PLL with user settings" {  } {  } 0 0 "2019.10.17.09:41:42 Info: DE1_SoC_QSYS.pll_sys: Able to implement PLL with user settings" 0 0 "Shell" 0 -1 1571326902853 ""}
{ "Info" "" "" "2019.10.17.09:41:42 Info: DE1_SoC_QSYS.sysid_qsys: System ID is not assigned automatically. Edit the System ID parameter to provide a unique ID" {  } {  } 0 0 "2019.10.17.09:41:42 Info: DE1_SoC_QSYS.sysid_qsys: System ID is not assigned automatically. Edit the System ID parameter to provide a unique ID" 0 0 "Shell" 0 -1 1571326902854 ""}
{ "Info" "" "" "2019.10.17.09:41:42 Info: DE1_SoC_QSYS.sysid_qsys: Time stamp will be automatically updated when this component is generated." {  } {  } 0 0 "2019.10.17.09:41:42 Info: DE1_SoC_QSYS.sysid_qsys: Time stamp will be automatically updated when this component is generated." 0 0 "Shell" 0 -1 1571326902854 ""}
{ "Info" "" "" "2019.10.17.09:41:43 Info: DE1_SoC_QSYS: Generating DE1_SoC_QSYS \"DE1_SoC_QSYS\" for QUARTUS_SYNTH" {  } {  } 0 0 "2019.10.17.09:41:43 Info: DE1_SoC_QSYS: Generating DE1_SoC_QSYS \"DE1_SoC_QSYS\" for QUARTUS_SYNTH" 0 0 "Shell" 0 -1 1571326903555 ""}
{ "Info" "" "" "2019.10.17.09:41:49 Info: adc_ltc2308: \"DE1_SoC_QSYS\" instantiated adc_ltc2308 \"adc_ltc2308\"" {  } {  } 0 0 "2019.10.17.09:41:49 Info: adc_ltc2308: \"DE1_SoC_QSYS\" instantiated adc_ltc2308 \"adc_ltc2308\"" 0 0 "Shell" 0 -1 1571326909174 ""}
{ "Info" "" "" "2019.10.17.09:41:49 Info: jtag_uart: Starting RTL generation for module 'DE1_SoC_QSYS_jtag_uart'" {  } {  } 0 0 "2019.10.17.09:41:49 Info: jtag_uart: Starting RTL generation for module 'DE1_SoC_QSYS_jtag_uart'" 0 0 "Shell" 0 -1 1571326909361 ""}
{ "Info" "DE1_SoC_QSYS_jtag_uart_component_configuration.pl  --do_build_sim=0  ]" "" "2019.10.17.09:41:49 Info: jtag_uart:   Generation command is \[exec C:/intelfpga_lite/18.1/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga_lite/18.1/quartus/bin64/perl/lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_jtag_uart -- C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_jtag_uart/generate_rtl.pl --name=DE1_SoC_QSYS_jtag_uart --dir=C:/Users/Alex/AppData/Local/Temp/alt8186_2130469925845522293.dir/0004_jtag_uart_gen/ --quartus_dir=C:/intelfpga_lite/18.1/quartus --verilog --config=C:/Users/Alex/AppData/Local/Temp/alt8186_2130469925845522293.dir/0004_jtag_uart_gen/" {  } {  } 0 0 "2019.10.17.09:41:49 Info: jtag_uart:   Generation command is \[exec C:/intelfpga_lite/18.1/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga_lite/18.1/quartus/bin64/perl/lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_jtag_uart -- C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_jtag_uart/generate_rtl.pl --name=DE1_SoC_QSYS_jtag_uart --dir=C:/Users/Alex/AppData/Local/Temp/alt8186_2130469925845522293.dir/0004_jtag_uart_gen/ --quartus_dir=C:/intelfpga_lite/18.1/quartus --verilog --config=C:/Users/Alex/AppData/Local/Temp/alt8186_2130469925845522293.dir/0004_jtag_uart_gen/" 0 0 "Shell" 0 -1 1571326909362 ""}
{ "Info" "" "" "2019.10.17.09:41:53 Info: jtag_uart: Done RTL generation for module 'DE1_SoC_QSYS_jtag_uart'" {  } {  } 0 0 "2019.10.17.09:41:53 Info: jtag_uart: Done RTL generation for module 'DE1_SoC_QSYS_jtag_uart'" 0 0 "Shell" 0 -1 1571326913985 ""}
{ "Info" "" "" "2019.10.17.09:41:54 Info: jtag_uart: \"DE1_SoC_QSYS\" instantiated altera_avalon_jtag_uart \"jtag_uart\"" {  } {  } 0 0 "2019.10.17.09:41:54 Info: jtag_uart: \"DE1_SoC_QSYS\" instantiated altera_avalon_jtag_uart \"jtag_uart\"" 0 0 "Shell" 0 -1 1571326914003 ""}
{ "Info" "" "" "2019.10.17.09:41:54 Info: nios2_gen2_0: \"DE1_SoC_QSYS\" instantiated altera_nios2_gen2 \"nios2_gen2_0\"" {  } {  } 0 0 "2019.10.17.09:41:54 Info: nios2_gen2_0: \"DE1_SoC_QSYS\" instantiated altera_nios2_gen2 \"nios2_gen2_0\"" 0 0 "Shell" 0 -1 1571326914871 ""}
{ "Info" "" "" "2019.10.17.09:41:54 Info: onchip_memory2: Starting RTL generation for module 'DE1_SoC_QSYS_onchip_memory2'" {  } {  } 0 0 "2019.10.17.09:41:54 Info: onchip_memory2: Starting RTL generation for module 'DE1_SoC_QSYS_onchip_memory2'" 0 0 "Shell" 0 -1 1571326914929 ""}
{ "Info" "DE1_SoC_QSYS_onchip_memory2_component_configuration.pl  --do_build_sim=0  ]" "" "2019.10.17.09:41:54 Info: onchip_memory2:   Generation command is \[exec C:/intelfpga_lite/18.1/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga_lite/18.1/quartus/bin64/perl/lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2 -- C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2/generate_rtl.pl --name=DE1_SoC_QSYS_onchip_memory2 --dir=C:/Users/Alex/AppData/Local/Temp/alt8186_2130469925845522293.dir/0005_onchip_memory2_gen/ --quartus_dir=C:/intelfpga_lite/18.1/quartus --verilog --config=C:/Users/Alex/AppData/Local/Temp/alt8186_2130469925845522293.dir/0005_onchip_memory2_gen/" {  } {  } 0 0 "2019.10.17.09:41:54 Info: onchip_memory2:   Generation command is \[exec C:/intelfpga_lite/18.1/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga_lite/18.1/quartus/bin64/perl/lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2 -- C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2/generate_rtl.pl --name=DE1_SoC_QSYS_onchip_memory2 --dir=C:/Users/Alex/AppData/Local/Temp/alt8186_2130469925845522293.dir/0005_onchip_memory2_gen/ --quartus_dir=C:/intelfpga_lite/18.1/quartus --verilog --config=C:/Users/Alex/AppData/Local/Temp/alt8186_2130469925845522293.dir/0005_onchip_memory2_gen/" 0 0 "Shell" 0 -1 1571326914929 ""}
{ "Info" "" "" "2019.10.17.09:41:56 Info: onchip_memory2: Done RTL generation for module 'DE1_SoC_QSYS_onchip_memory2'" {  } {  } 0 0 "2019.10.17.09:41:56 Info: onchip_memory2: Done RTL generation for module 'DE1_SoC_QSYS_onchip_memory2'" 0 0 "Shell" 0 -1 1571326916418 ""}
{ "Info" "" "" "2019.10.17.09:41:56 Info: onchip_memory2: \"DE1_SoC_QSYS\" instantiated altera_avalon_onchip_memory2 \"onchip_memory2\"" {  } {  } 0 0 "2019.10.17.09:41:56 Info: onchip_memory2: \"DE1_SoC_QSYS\" instantiated altera_avalon_onchip_memory2 \"onchip_memory2\"" 0 0 "Shell" 0 -1 1571326916459 ""}
{ "Info" "" "" "2019.10.17.09:41:56 Info: pll_sys: \"DE1_SoC_QSYS\" instantiated altera_pll \"pll_sys\"" {  } {  } 0 0 "2019.10.17.09:41:56 Info: pll_sys: \"DE1_SoC_QSYS\" instantiated altera_pll \"pll_sys\"" 0 0 "Shell" 0 -1 1571326916548 ""}
{ "Info" "" "" "2019.10.17.09:41:57 Info: sw: Starting RTL generation for module 'DE1_SoC_QSYS_sw'" {  } {  } 0 0 "2019.10.17.09:41:57 Info: sw: Starting RTL generation for module 'DE1_SoC_QSYS_sw'" 0 0 "Shell" 0 -1 1571326917226 ""}
{ "Info" "DE1_SoC_QSYS_sw_component_configuration.pl  --do_build_sim=0  ]" "" "2019.10.17.09:41:57 Info: sw:   Generation command is \[exec C:/intelfpga_lite/18.1/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga_lite/18.1/quartus/bin64/perl/lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=DE1_SoC_QSYS_sw --dir=C:/Users/Alex/AppData/Local/Temp/alt8186_2130469925845522293.dir/0007_sw_gen/ --quartus_dir=C:/intelfpga_lite/18.1/quartus --verilog --config=C:/Users/Alex/AppData/Local/Temp/alt8186_2130469925845522293.dir/0007_sw_gen/" {  } {  } 0 0 "2019.10.17.09:41:57 Info: sw:   Generation command is \[exec C:/intelfpga_lite/18.1/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga_lite/18.1/quartus/bin64/perl/lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=DE1_SoC_QSYS_sw --dir=C:/Users/Alex/AppData/Local/Temp/alt8186_2130469925845522293.dir/0007_sw_gen/ --quartus_dir=C:/intelfpga_lite/18.1/quartus --verilog --config=C:/Users/Alex/AppData/Local/Temp/alt8186_2130469925845522293.dir/0007_sw_gen/" 0 0 "Shell" 0 -1 1571326917227 ""}
{ "Info" "" "" "2019.10.17.09:41:57 Info: sw: Done RTL generation for module 'DE1_SoC_QSYS_sw'" {  } {  } 0 0 "2019.10.17.09:41:57 Info: sw: Done RTL generation for module 'DE1_SoC_QSYS_sw'" 0 0 "Shell" 0 -1 1571326917777 ""}
{ "Info" "" "" "2019.10.17.09:41:57 Info: sw: \"DE1_SoC_QSYS\" instantiated altera_avalon_pio \"sw\"" {  } {  } 0 0 "2019.10.17.09:41:57 Info: sw: \"DE1_SoC_QSYS\" instantiated altera_avalon_pio \"sw\"" 0 0 "Shell" 0 -1 1571326917789 ""}
{ "Info" "" "" "2019.10.17.09:41:57 Info: sysid_qsys: \"DE1_SoC_QSYS\" instantiated altera_avalon_sysid_qsys \"sysid_qsys\"" {  } {  } 0 0 "2019.10.17.09:41:57 Info: sysid_qsys: \"DE1_SoC_QSYS\" instantiated altera_avalon_sysid_qsys \"sysid_qsys\"" 0 0 "Shell" 0 -1 1571326917832 ""}
{ "Info" "" "" "2019.10.17.09:42:02 Info: avalon_st_adapter: Inserting error_adapter: error_adapter_0" {  } {  } 0 0 "2019.10.17.09:42:02 Info: avalon_st_adapter: Inserting error_adapter: error_adapter_0" 0 0 "Shell" 0 -1 1571326922934 ""}
{ "Info" "" "" "2019.10.17.09:42:03 Info: avalon_st_adapter_001: Inserting error_adapter: error_adapter_0" {  } {  } 0 0 "2019.10.17.09:42:03 Info: avalon_st_adapter_001: Inserting error_adapter: error_adapter_0" 0 0 "Shell" 0 -1 1571326923387 ""}
{ "Info" "" "" "2019.10.17.09:42:03 Info: avalon_st_adapter_002: Inserting error_adapter: error_adapter_0" {  } {  } 0 0 "2019.10.17.09:42:03 Info: avalon_st_adapter_002: Inserting error_adapter: error_adapter_0" 0 0 "Shell" 0 -1 1571326923831 ""}
{ "Info" "" "" "2019.10.17.09:42:04 Info: avalon_st_adapter_003: Inserting error_adapter: error_adapter_0" {  } {  } 0 0 "2019.10.17.09:42:04 Info: avalon_st_adapter_003: Inserting error_adapter: error_adapter_0" 0 0 "Shell" 0 -1 1571326924298 ""}
{ "Info" "" "" "2019.10.17.09:42:04 Info: avalon_st_adapter_004: Inserting error_adapter: error_adapter_0" {  } {  } 0 0 "2019.10.17.09:42:04 Info: avalon_st_adapter_004: Inserting error_adapter: error_adapter_0" 0 0 "Shell" 0 -1 1571326924815 ""}
{ "Info" "" "" "2019.10.17.09:42:05 Info: avalon_st_adapter_005: Inserting error_adapter: error_adapter_0" {  } {  } 0 0 "2019.10.17.09:42:05 Info: avalon_st_adapter_005: Inserting error_adapter: error_adapter_0" 0 0 "Shell" 0 -1 1571326925253 ""}
{ "Info" "" "" "2019.10.17.09:42:08 Info: mm_interconnect_0: \"DE1_SoC_QSYS\" instantiated altera_mm_interconnect \"mm_interconnect_0\"" {  } {  } 0 0 "2019.10.17.09:42:08 Info: mm_interconnect_0: \"DE1_SoC_QSYS\" instantiated altera_mm_interconnect \"mm_interconnect_0\"" 0 0 "Shell" 0 -1 1571326928621 ""}
{ "Info" "" "" "2019.10.17.09:42:08 Info: irq_mapper: \"DE1_SoC_QSYS\" instantiated altera_irq_mapper \"irq_mapper\"" {  } {  } 0 0 "2019.10.17.09:42:08 Info: irq_mapper: \"DE1_SoC_QSYS\" instantiated altera_irq_mapper \"irq_mapper\"" 0 0 "Shell" 0 -1 1571326928709 ""}
{ "Info" "" "" "2019.10.17.09:42:08 Info: rst_controller: \"DE1_SoC_QSYS\" instantiated altera_reset_controller \"rst_controller\"" {  } {  } 0 0 "2019.10.17.09:42:08 Info: rst_controller: \"DE1_SoC_QSYS\" instantiated altera_reset_controller \"rst_controller\"" 0 0 "Shell" 0 -1 1571326928947 ""}
{ "Info" "" "" "2019.10.17.09:42:09 Info: cpu: Starting RTL generation for module 'DE1_SoC_QSYS_nios2_gen2_0_cpu'" {  } {  } 0 0 "2019.10.17.09:42:09 Info: cpu: Starting RTL generation for module 'DE1_SoC_QSYS_nios2_gen2_0_cpu'" 0 0 "Shell" 0 -1 1571326929092 ""}
{ "Info" "DE1_SoC_QSYS_nios2_gen2_0_cpu_processor_configuration.pl  --do_build_sim=0  ]" "" "2019.10.17.09:42:09 Info: cpu:   Generation command is \[exec C:/intelFPGA_lite/18.1/quartus/bin64//eperlcmd.exe -I C:/intelFPGA_lite/18.1/quartus/bin64//perl/lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin -I C:/intelfpga_lite/18.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2/cpu_lib -I C:/intelfpga_lite/18.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2/nios_lib -I C:/intelfpga_lite/18.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2 -I C:/intelfpga_lite/18.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2 -- C:/intelfpga_lite/18.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2/generate_rtl.epl --name=DE1_SoC_QSYS_nios2_gen2_0_cpu --dir=C:/Users/Alex/AppData/Local/Temp/alt8186_2130469925845522293.dir/0011_cpu_gen/ --quartus_bindir=C:/intelFPGA_lite/18.1/quartus/bin64/ --verilog --config=C:/Users/Alex/AppData/Local/Temp/alt8186_2130469925845522293.dir/0011_cpu_gen/" {  } {  } 0 0 "2019.10.17.09:42:09 Info: cpu:   Generation command is \[exec C:/intelFPGA_lite/18.1/quartus/bin64//eperlcmd.exe -I C:/intelFPGA_lite/18.1/quartus/bin64//perl/lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin -I C:/intelfpga_lite/18.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2/cpu_lib -I C:/intelfpga_lite/18.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2/nios_lib -I C:/intelfpga_lite/18.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2 -I C:/intelfpga_lite/18.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2 -- C:/intelfpga_lite/18.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2/generate_rtl.epl --name=DE1_SoC_QSYS_nios2_gen2_0_cpu --dir=C:/Users/Alex/AppData/Local/Temp/alt8186_2130469925845522293.dir/0011_cpu_gen/ --quartus_bindir=C:/intelFPGA_lite/18.1/quartus/bin64/ --verilog --config=C:/Users/Alex/AppData/Local/Temp/alt8186_2130469925845522293.dir/0011_cpu_gen/" 0 0 "Shell" 0 -1 1571326929092 ""}
{ "Info" "" "" "2019.10.17.09:42:24 Info: cpu: # 2019.10.17 09:42:12 (*) Starting Nios II generation" {  } {  } 0 0 "2019.10.17.09:42:24 Info: cpu: # 2019.10.17 09:42:12 (*) Starting Nios II generation" 0 0 "Shell" 0 -1 1571326944019 ""}
{ "Info" "" "" "2019.10.17.09:42:24 Info: cpu: # 2019.10.17 09:42:12 (*)   Checking for plaintext license." {  } {  } 0 0 "2019.10.17.09:42:24 Info: cpu: # 2019.10.17 09:42:12 (*)   Checking for plaintext license." 0 0 "Shell" 0 -1 1571326944019 ""}
{ "Info" "" "" "2019.10.17.09:42:24 Info: cpu: # 2019.10.17 09:42:14 (*)   Couldn't query license setup in Quartus directory C:/intelFPGA_lite/18.1/quartus/bin64" {  } {  } 0 0 "2019.10.17.09:42:24 Info: cpu: # 2019.10.17 09:42:14 (*)   Couldn't query license setup in Quartus directory C:/intelFPGA_lite/18.1/quartus/bin64" 0 0 "Shell" 0 -1 1571326944019 ""}
{ "Info" "" "" "2019.10.17.09:42:24 Info: cpu: # 2019.10.17 09:42:14 (*)   Defaulting to contents of LM_LICENSE_FILE environment variable" {  } {  } 0 0 "2019.10.17.09:42:24 Info: cpu: # 2019.10.17 09:42:14 (*)   Defaulting to contents of LM_LICENSE_FILE environment variable" 0 0 "Shell" 0 -1 1571326944019 ""}
{ "Info" "" "" "2019.10.17.09:42:24 Info: cpu: # 2019.10.17 09:42:14 (*)   LM_LICENSE_FILE environment variable is empty" {  } {  } 0 0 "2019.10.17.09:42:24 Info: cpu: # 2019.10.17 09:42:14 (*)   LM_LICENSE_FILE environment variable is empty" 0 0 "Shell" 0 -1 1571326944020 ""}
{ "Info" "" "" "2019.10.17.09:42:24 Info: cpu: # 2019.10.17 09:42:14 (*)   Plaintext license not found." {  } {  } 0 0 "2019.10.17.09:42:24 Info: cpu: # 2019.10.17 09:42:14 (*)   Plaintext license not found." 0 0 "Shell" 0 -1 1571326944020 ""}
{ "Info" "" "" "2019.10.17.09:42:24 Info: cpu: # 2019.10.17 09:42:14 (*)   Checking for encrypted license (non-evaluation)." {  } {  } 0 0 "2019.10.17.09:42:24 Info: cpu: # 2019.10.17 09:42:14 (*)   Checking for encrypted license (non-evaluation)." 0 0 "Shell" 0 -1 1571326944020 ""}
{ "Info" "" "" "2019.10.17.09:42:24 Info: cpu: # 2019.10.17 09:42:15 (*)   Couldn't query license setup in Quartus directory C:/intelFPGA_lite/18.1/quartus/bin64" {  } {  } 0 0 "2019.10.17.09:42:24 Info: cpu: # 2019.10.17 09:42:15 (*)   Couldn't query license setup in Quartus directory C:/intelFPGA_lite/18.1/quartus/bin64" 0 0 "Shell" 0 -1 1571326944020 ""}
{ "Info" "" "" "2019.10.17.09:42:24 Info: cpu: # 2019.10.17 09:42:15 (*)   Defaulting to contents of LM_LICENSE_FILE environment variable" {  } {  } 0 0 "2019.10.17.09:42:24 Info: cpu: # 2019.10.17 09:42:15 (*)   Defaulting to contents of LM_LICENSE_FILE environment variable" 0 0 "Shell" 0 -1 1571326944021 ""}
{ "Info" "" "" "2019.10.17.09:42:24 Info: cpu: # 2019.10.17 09:42:15 (*)   LM_LICENSE_FILE environment variable is empty" {  } {  } 0 0 "2019.10.17.09:42:24 Info: cpu: # 2019.10.17 09:42:15 (*)   LM_LICENSE_FILE environment variable is empty" 0 0 "Shell" 0 -1 1571326944021 ""}
{ "Info" "" "" "2019.10.17.09:42:24 Info: cpu: # 2019.10.17 09:42:15 (*)   Encrypted license not found.  Defaulting to OCP evaluation license (produces a time-limited SOF)" {  } {  } 0 0 "2019.10.17.09:42:24 Info: cpu: # 2019.10.17 09:42:15 (*)   Encrypted license not found.  Defaulting to OCP evaluation license (produces a time-limited SOF)" 0 0 "Shell" 0 -1 1571326944022 ""}
{ "Info" "" "" "2019.10.17.09:42:24 Info: cpu: # 2019.10.17 09:42:15 (*)   Elaborating CPU configuration settings" {  } {  } 0 0 "2019.10.17.09:42:24 Info: cpu: # 2019.10.17 09:42:15 (*)   Elaborating CPU configuration settings" 0 0 "Shell" 0 -1 1571326944022 ""}
{ "Info" "" "" "2019.10.17.09:42:24 Info: cpu: # 2019.10.17 09:42:15 (*)   Creating all objects for CPU" {  } {  } 0 0 "2019.10.17.09:42:24 Info: cpu: # 2019.10.17 09:42:15 (*)   Creating all objects for CPU" 0 0 "Shell" 0 -1 1571326944023 ""}
{ "Info" "" "" "2019.10.17.09:42:24 Info: cpu: # 2019.10.17 09:42:15 (*)     Testbench" {  } {  } 0 0 "2019.10.17.09:42:24 Info: cpu: # 2019.10.17 09:42:15 (*)     Testbench" 0 0 "Shell" 0 -1 1571326944023 ""}
{ "Info" "" "" "2019.10.17.09:42:24 Info: cpu: # 2019.10.17 09:42:15 (*)     Instruction decoding" {  } {  } 0 0 "2019.10.17.09:42:24 Info: cpu: # 2019.10.17 09:42:15 (*)     Instruction decoding" 0 0 "Shell" 0 -1 1571326944023 ""}
{ "Info" "" "" "2019.10.17.09:42:24 Info: cpu: # 2019.10.17 09:42:15 (*)       Instruction fields" {  } {  } 0 0 "2019.10.17.09:42:24 Info: cpu: # 2019.10.17 09:42:15 (*)       Instruction fields" 0 0 "Shell" 0 -1 1571326944023 ""}
{ "Info" "" "" "2019.10.17.09:42:24 Info: cpu: # 2019.10.17 09:42:15 (*)       Instruction decodes" {  } {  } 0 0 "2019.10.17.09:42:24 Info: cpu: # 2019.10.17 09:42:15 (*)       Instruction decodes" 0 0 "Shell" 0 -1 1571326944024 ""}
{ "Info" "" "" "2019.10.17.09:42:24 Info: cpu: # 2019.10.17 09:42:16 (*)       Signals for RTL simulation waveforms" {  } {  } 0 0 "2019.10.17.09:42:24 Info: cpu: # 2019.10.17 09:42:16 (*)       Signals for RTL simulation waveforms" 0 0 "Shell" 0 -1 1571326944024 ""}
{ "Info" "" "" "2019.10.17.09:42:24 Info: cpu: # 2019.10.17 09:42:16 (*)       Instruction controls" {  } {  } 0 0 "2019.10.17.09:42:24 Info: cpu: # 2019.10.17 09:42:16 (*)       Instruction controls" 0 0 "Shell" 0 -1 1571326944024 ""}
{ "Info" "" "" "2019.10.17.09:42:24 Info: cpu: # 2019.10.17 09:42:16 (*)     Pipeline frontend" {  } {  } 0 0 "2019.10.17.09:42:24 Info: cpu: # 2019.10.17 09:42:16 (*)     Pipeline frontend" 0 0 "Shell" 0 -1 1571326944024 ""}
{ "Info" "" "" "2019.10.17.09:42:24 Info: cpu: # 2019.10.17 09:42:16 (*)     Pipeline backend" {  } {  } 0 0 "2019.10.17.09:42:24 Info: cpu: # 2019.10.17 09:42:16 (*)     Pipeline backend" 0 0 "Shell" 0 -1 1571326944024 ""}
{ "Info" "" "" "2019.10.17.09:42:24 Info: cpu: # 2019.10.17 09:42:20 (*)   Generating RTL from CPU objects" {  } {  } 0 0 "2019.10.17.09:42:24 Info: cpu: # 2019.10.17 09:42:20 (*)   Generating RTL from CPU objects" 0 0 "Shell" 0 -1 1571326944025 ""}
{ "Info" "" "" "2019.10.17.09:42:24 Info: cpu: # 2019.10.17 09:42:22 (*)   Creating encrypted RTL" {  } {  } 0 0 "2019.10.17.09:42:24 Info: cpu: # 2019.10.17 09:42:22 (*)   Creating encrypted RTL" 0 0 "Shell" 0 -1 1571326944025 ""}
{ "Info" "" "" "2019.10.17.09:42:24 Info: cpu: # 2019.10.17 09:42:23 (*) Done Nios II generation" {  } {  } 0 0 "2019.10.17.09:42:24 Info: cpu: # 2019.10.17 09:42:23 (*) Done Nios II generation" 0 0 "Shell" 0 -1 1571326944025 ""}
{ "Info" "" "" "2019.10.17.09:42:24 Info: cpu: Done RTL generation for module 'DE1_SoC_QSYS_nios2_gen2_0_cpu'" {  } {  } 0 0 "2019.10.17.09:42:24 Info: cpu: Done RTL generation for module 'DE1_SoC_QSYS_nios2_gen2_0_cpu'" 0 0 "Shell" 0 -1 1571326944025 ""}
{ "Info" "" "" "2019.10.17.09:42:24 Info: cpu: \"nios2_gen2_0\" instantiated altera_nios2_gen2_unit \"cpu\"" {  } {  } 0 0 "2019.10.17.09:42:24 Info: cpu: \"nios2_gen2_0\" instantiated altera_nios2_gen2_unit \"cpu\"" 0 0 "Shell" 0 -1 1571326944053 ""}
{ "Info" "" "" "2019.10.17.09:42:24 Info: nios2_gen2_0_data_master_translator: \"mm_interconnect_0\" instantiated altera_merlin_master_translator \"nios2_gen2_0_data_master_translator\"" {  } {  } 0 0 "2019.10.17.09:42:24 Info: nios2_gen2_0_data_master_translator: \"mm_interconnect_0\" instantiated altera_merlin_master_translator \"nios2_gen2_0_data_master_translator\"" 0 0 "Shell" 0 -1 1571326944159 ""}
{ "Info" "" "" "2019.10.17.09:42:24 Info: jtag_uart_avalon_jtag_slave_translator: \"mm_interconnect_0\" instantiated altera_merlin_slave_translator \"jtag_uart_avalon_jtag_slave_translator\"" {  } {  } 0 0 "2019.10.17.09:42:24 Info: jtag_uart_avalon_jtag_slave_translator: \"mm_interconnect_0\" instantiated altera_merlin_slave_translator \"jtag_uart_avalon_jtag_slave_translator\"" 0 0 "Shell" 0 -1 1571326944232 ""}
{ "Info" "" "" "2019.10.17.09:42:24 Info: nios2_gen2_0_data_master_agent: \"mm_interconnect_0\" instantiated altera_merlin_master_agent \"nios2_gen2_0_data_master_agent\"" {  } {  } 0 0 "2019.10.17.09:42:24 Info: nios2_gen2_0_data_master_agent: \"mm_interconnect_0\" instantiated altera_merlin_master_agent \"nios2_gen2_0_data_master_agent\"" 0 0 "Shell" 0 -1 1571326944300 ""}
{ "Info" "" "" "2019.10.17.09:42:24 Info: jtag_uart_avalon_jtag_slave_agent: \"mm_interconnect_0\" instantiated altera_merlin_slave_agent \"jtag_uart_avalon_jtag_slave_agent\"" {  } {  } 0 0 "2019.10.17.09:42:24 Info: jtag_uart_avalon_jtag_slave_agent: \"mm_interconnect_0\" instantiated altera_merlin_slave_agent \"jtag_uart_avalon_jtag_slave_agent\"" 0 0 "Shell" 0 -1 1571326944446 ""}
{ "Info" "" "" "2019.10.17.09:42:24 Info: jtag_uart_avalon_jtag_slave_agent_rsp_fifo: \"mm_interconnect_0\" instantiated altera_avalon_sc_fifo \"jtag_uart_avalon_jtag_slave_agent_rsp_fifo\"" {  } {  } 0 0 "2019.10.17.09:42:24 Info: jtag_uart_avalon_jtag_slave_agent_rsp_fifo: \"mm_interconnect_0\" instantiated altera_avalon_sc_fifo \"jtag_uart_avalon_jtag_slave_agent_rsp_fifo\"" 0 0 "Shell" 0 -1 1571326944572 ""}
{ "Info" "" "" "2019.10.17.09:42:24 Info: router: \"mm_interconnect_0\" instantiated altera_merlin_router \"router\"" {  } {  } 0 0 "2019.10.17.09:42:24 Info: router: \"mm_interconnect_0\" instantiated altera_merlin_router \"router\"" 0 0 "Shell" 0 -1 1571326944663 ""}
{ "Info" "" "" "2019.10.17.09:42:24 Info: router_001: \"mm_interconnect_0\" instantiated altera_merlin_router \"router_001\"" {  } {  } 0 0 "2019.10.17.09:42:24 Info: router_001: \"mm_interconnect_0\" instantiated altera_merlin_router \"router_001\"" 0 0 "Shell" 0 -1 1571326944702 ""}
{ "Info" "" "" "2019.10.17.09:42:24 Info: router_002: \"mm_interconnect_0\" instantiated altera_merlin_router \"router_002\"" {  } {  } 0 0 "2019.10.17.09:42:24 Info: router_002: \"mm_interconnect_0\" instantiated altera_merlin_router \"router_002\"" 0 0 "Shell" 0 -1 1571326944729 ""}
{ "Info" "" "" "2019.10.17.09:42:24 Info: router_004: \"mm_interconnect_0\" instantiated altera_merlin_router \"router_004\"" {  } {  } 0 0 "2019.10.17.09:42:24 Info: router_004: \"mm_interconnect_0\" instantiated altera_merlin_router \"router_004\"" 0 0 "Shell" 0 -1 1571326944797 ""}
{ "Info" "" "" "2019.10.17.09:42:24 Info: nios2_gen2_0_data_master_limiter: \"mm_interconnect_0\" instantiated altera_merlin_traffic_limiter \"nios2_gen2_0_data_master_limiter\"" {  } {  } 0 0 "2019.10.17.09:42:24 Info: nios2_gen2_0_data_master_limiter: \"mm_interconnect_0\" instantiated altera_merlin_traffic_limiter \"nios2_gen2_0_data_master_limiter\"" 0 0 "Shell" 0 -1 1571326944970 ""}
{ "Info" "altera_avalon_sc_fifo.v" "" "2019.10.17.09:42:25 Info: Reusing file C:/intelFPGA_lite/18.1/DE1_SoC_ADC/DE1_SoC_QSYS/synthesis/submodules" {  } {  } 0 0 "2019.10.17.09:42:25 Info: Reusing file C:/intelFPGA_lite/18.1/DE1_SoC_ADC/DE1_SoC_QSYS/synthesis/submodules" 0 0 "Shell" 0 -1 1571326945010 ""}
{ "Info" "" "" "2019.10.17.09:42:25 Info: cmd_demux: \"mm_interconnect_0\" instantiated altera_merlin_demultiplexer \"cmd_demux\"" {  } {  } 0 0 "2019.10.17.09:42:25 Info: cmd_demux: \"mm_interconnect_0\" instantiated altera_merlin_demultiplexer \"cmd_demux\"" 0 0 "Shell" 0 -1 1571326945058 ""}
{ "Info" "" "" "2019.10.17.09:42:25 Info: cmd_demux_001: \"mm_interconnect_0\" instantiated altera_merlin_demultiplexer \"cmd_demux_001\"" {  } {  } 0 0 "2019.10.17.09:42:25 Info: cmd_demux_001: \"mm_interconnect_0\" instantiated altera_merlin_demultiplexer \"cmd_demux_001\"" 0 0 "Shell" 0 -1 1571326945073 ""}
{ "Info" "" "" "2019.10.17.09:42:25 Info: cmd_mux: \"mm_interconnect_0\" instantiated altera_merlin_multiplexer \"cmd_mux\"" {  } {  } 0 0 "2019.10.17.09:42:25 Info: cmd_mux: \"mm_interconnect_0\" instantiated altera_merlin_multiplexer \"cmd_mux\"" 0 0 "Shell" 0 -1 1571326945151 ""}
{ "Info" "" "" "2019.10.17.09:42:25 Info: cmd_mux_002: \"mm_interconnect_0\" instantiated altera_merlin_multiplexer \"cmd_mux_002\"" {  } {  } 0 0 "2019.10.17.09:42:25 Info: cmd_mux_002: \"mm_interconnect_0\" instantiated altera_merlin_multiplexer \"cmd_mux_002\"" 0 0 "Shell" 0 -1 1571326945281 ""}
{ "Info" "altera_merlin_arbitrator.sv" "" "2019.10.17.09:42:25 Info: Reusing file C:/intelFPGA_lite/18.1/DE1_SoC_ADC/DE1_SoC_QSYS/synthesis/submodules" {  } {  } 0 0 "2019.10.17.09:42:25 Info: Reusing file C:/intelFPGA_lite/18.1/DE1_SoC_ADC/DE1_SoC_QSYS/synthesis/submodules" 0 0 "Shell" 0 -1 1571326945362 ""}
{ "Info" "" "" "2019.10.17.09:42:25 Info: rsp_demux: \"mm_interconnect_0\" instantiated altera_merlin_demultiplexer \"rsp_demux\"" {  } {  } 0 0 "2019.10.17.09:42:25 Info: rsp_demux: \"mm_interconnect_0\" instantiated altera_merlin_demultiplexer \"rsp_demux\"" 0 0 "Shell" 0 -1 1571326945374 ""}
{ "Info" "" "" "2019.10.17.09:42:25 Info: rsp_demux_002: \"mm_interconnect_0\" instantiated altera_merlin_demultiplexer \"rsp_demux_002\"" {  } {  } 0 0 "2019.10.17.09:42:25 Info: rsp_demux_002: \"mm_interconnect_0\" instantiated altera_merlin_demultiplexer \"rsp_demux_002\"" 0 0 "Shell" 0 -1 1571326945393 ""}
{ "Info" "" "" "2019.10.17.09:42:25 Info: rsp_mux: \"mm_interconnect_0\" instantiated altera_merlin_multiplexer \"rsp_mux\"" {  } {  } 0 0 "2019.10.17.09:42:25 Info: rsp_mux: \"mm_interconnect_0\" instantiated altera_merlin_multiplexer \"rsp_mux\"" 0 0 "Shell" 0 -1 1571326945470 ""}
{ "Info" "altera_merlin_arbitrator.sv" "" "2019.10.17.09:42:25 Info: Reusing file C:/intelFPGA_lite/18.1/DE1_SoC_ADC/DE1_SoC_QSYS/synthesis/submodules" {  } {  } 0 0 "2019.10.17.09:42:25 Info: Reusing file C:/intelFPGA_lite/18.1/DE1_SoC_ADC/DE1_SoC_QSYS/synthesis/submodules" 0 0 "Shell" 0 -1 1571326945493 ""}
{ "Info" "" "" "2019.10.17.09:42:25 Info: rsp_mux_001: \"mm_interconnect_0\" instantiated altera_merlin_multiplexer \"rsp_mux_001\"" {  } {  } 0 0 "2019.10.17.09:42:25 Info: rsp_mux_001: \"mm_interconnect_0\" instantiated altera_merlin_multiplexer \"rsp_mux_001\"" 0 0 "Shell" 0 -1 1571326945517 ""}
{ "Info" "altera_merlin_arbitrator.sv" "" "2019.10.17.09:42:25 Info: Reusing file C:/intelFPGA_lite/18.1/DE1_SoC_ADC/DE1_SoC_QSYS/synthesis/submodules" {  } {  } 0 0 "2019.10.17.09:42:25 Info: Reusing file C:/intelFPGA_lite/18.1/DE1_SoC_ADC/DE1_SoC_QSYS/synthesis/submodules" 0 0 "Shell" 0 -1 1571326945529 ""}
{ "Info" "" "" "2019.10.17.09:42:26 Info: avalon_st_adapter: \"mm_interconnect_0\" instantiated altera_avalon_st_adapter \"avalon_st_adapter\"" {  } {  } 0 0 "2019.10.17.09:42:26 Info: avalon_st_adapter: \"mm_interconnect_0\" instantiated altera_avalon_st_adapter \"avalon_st_adapter\"" 0 0 "Shell" 0 -1 1571326946408 ""}
{ "Info" "" "" "2019.10.17.09:42:26 Info: error_adapter_0: \"avalon_st_adapter\" instantiated error_adapter \"error_adapter_0\"" {  } {  } 0 0 "2019.10.17.09:42:26 Info: error_adapter_0: \"avalon_st_adapter\" instantiated error_adapter \"error_adapter_0\"" 0 0 "Shell" 0 -1 1571326946461 ""}
{ "Info" "" "" "2019.10.17.09:42:26 Info: DE1_SoC_QSYS: Done \"DE1_SoC_QSYS\" with 32 modules, 55 files" {  } {  } 0 0 "2019.10.17.09:42:26 Info: DE1_SoC_QSYS: Done \"DE1_SoC_QSYS\" with 32 modules, 55 files" 0 0 "Shell" 0 -1 1571326946469 ""}
{ "Info" "" "" "2019.10.17.09:42:27 Info: qsys-generate succeeded." {  } {  } 0 0 "2019.10.17.09:42:27 Info: qsys-generate succeeded." 0 0 "Shell" 0 -1 1571326947286 ""}
{ "Info" "" "" "2019.10.17.09:42:27 Info: Finished: Create HDL design files for synthesis" {  } {  } 0 0 "2019.10.17.09:42:27 Info: Finished: Create HDL design files for synthesis" 0 0 "Shell" 0 -1 1571326947286 ""}
{ "Info" "IIPMAN_IPRGEN_RESTORE_FILE" "DE1_SoC_QSYS.BAK.qsys DE1_SoC_QSYS.qsys " "Restoring file \"DE1_SoC_QSYS.BAK.qsys\" to \"DE1_SoC_QSYS.qsys\"" {  } {  } 0 11904 "Restoring file \"%1!s!\" to \"%2!s!\"" 0 0 "Shell" 0 -1 1571326948378 ""}
{ "Error" "EIPMAN_IPRGEN_QSYS_UPGRADE_IP_CORES_FAILED" "DE1_SoC_QSYS.qsys " "Error upgrading Platform Designer file \"DE1_SoC_QSYS.qsys\"" {  } {  } 0 14923 "Error upgrading Platform Designer file \"%1!s!\"" 0 0 "Shell" 0 -1 1571326948420 ""}
{ "Error" "EIPMAN_IPRGEN_MANUAL_REGEN_QSYS_SYSTEM" "DE1_SoC_QSYS.qsys " "Unable to automatically upgrade Platform Designer component. Please manually upgrade \"DE1_SoC_QSYS.qsys\" in Platform Designer" {  } {  } 0 11890 "Unable to automatically upgrade Platform Designer component. Please manually upgrade \"%1!s!\" in Platform Designer" 0 0 "Shell" 0 -1 1571326948431 ""}
{ "Error" "EQEXE_TCL_SCRIPT_STATUS" "c:/intelfpga_lite/18.1/quartus/common/tcl/internal/ip_regen/ip_regen.tcl " "Evaluation of Tcl script c:/intelfpga_lite/18.1/quartus/common/tcl/internal/ip_regen/ip_regen.tcl unsuccessful" {  } {  } 0 23031 "Evaluation of Tcl script %1!s! unsuccessful" 0 0 "Shell" 0 -1 1571326949177 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Shell 6 s 0 s Quartus Prime " "Quartus Prime Shell was unsuccessful. 6 errors, 0 warnings" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "4903 " "Peak virtual memory: 4903 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1571326949177 ""} { "Error" "EQEXE_END_BANNER_TIME" "Thu Oct 17 09:42:29 2019 " "Processing ended: Thu Oct 17 09:42:29 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1571326949177 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:02:53 " "Elapsed time: 00:02:53" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1571326949177 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:03:36 " "Total CPU time (on all processors): 00:03:36" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1571326949177 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Shell" 0 -1 1571326949177 ""}
