STIL 1.0 { Design 2005; }
Header {
   Title "  TetraMAX(R)  M-2016.12-SP2-i170223_175701 STIL output";
   Date "Wed Apr 12 16:06:26 2017";
   Source "Minimal STIL for design `GOYAC1'";
   History {
      Ann {*  Incoming_Date "Fri Sep  9 17:27:17 2016"  *}
      Ann {*  Incoming_Src "DFT Compiler K-2015.06-SP4"  *}
      Ann {*      Uncollapsed IDDQ Fault Summary Report *}
      Ann {* ----------------------------------------------- *}
      Ann {* fault class                     code   #faults *}
      Ann {* ------------------------------  ----  --------- *}
      Ann {* Detected                         DT    1869156 *}
      Ann {*   detected_by_simulation         DS   (1869156) *}
      Ann {* Possibly detected                PT       6290 *}
      Ann {*   not_analyzed-pos_detected      NP      (6290) *}
      Ann {* Undetectable                     UD     109831 *}
      Ann {*   undetectable-tied              UT      (1116) *}
      Ann {*   undetectable-redundant         UR    (108715) *}
      Ann {* ATPG untestable                  AU      64126 *}
      Ann {*   atpg_untestable-not_detected   AN     (64126) *}
      Ann {* Not detected                     ND     269183 *}
      Ann {*   not-controlled                 NC     (80867) *}
      Ann {*   not-observed                   NO    (188316) *}
      Ann {* ----------------------------------------------- *}
      Ann {* total faults                           2318586 *}
      Ann {* test coverage                            84.77% *}
      Ann {* ----------------------------------------------- *}
      Ann {*     Inactive Fault Summary Report *}
      Ann {* ----------------------------------------------- *}
      Ann {* fault model         total faults  test coverage *}
      Ann {* ----------------    ------------  ------------- *}
      Ann {* Stuck                    2279992         21.38% *}
      Ann {* Bridging                     336         63.75% *}
      Ann {* ----------------------------------------------- *}
      Ann {*  *}
      Ann {*            Pattern Summary Report *}
      Ann {* ----------------------------------------------- *}
      Ann {* #internal patterns                          23 *}
      Ann {*     #basic_scan patterns                    23 *}
      Ann {* ----------------------------------------------- *}
      Ann {*  *}
      Ann {* rule  severity  #fails  description *}
      Ann {* ----  --------  ------  --------------------------------- *}
      Ann {* N2    warning      128  unsupported construct *}
      Ann {* N5    warning        8  redefined module *}
      Ann {* N20   warning        1  underspecified UDP *}
      Ann {* N21   warning        1  unsupported UDP entry *}
      Ann {* B6    warning        5  undriven module inout pin *}
      Ann {* B7    warning      367  undriven module output pin *}
      Ann {* B8    warning      718  unconnected module input pin *}
      Ann {* B9    warning     6137  undriven module internal net *}
      Ann {* B10   warning     8348  unconnected module internal net *}
      Ann {* B13   warning       15  undriven instance inout pin *}
      Ann {* B22   warning        2  dropped design view *}
      Ann {* B23   warning        2  feedback path *}
      Ann {* S19   warning      733  nonscan cell disturb *}
      Ann {* S30   warning      445  unstable RAM during test procedure operation *}
      Ann {* C2    warning       55  unstable nonscan DFF when clocks off *}
      Ann {* C3    warning        5  no latch transparency when clocks off *}
      Ann {* C5    warning     1510  LS port captured data affected by new capture  (nomask) *}
      Ann {* C8    warning      950  LS port clock path affected by new capture  (nomask) *}
      Ann {* C16   warning        6  nonscan cell port unable to capture *}
      Ann {* C17   warning        2  clock connected to PO *}
      Ann {* C25   warning        8  unstable cell clock input connected from multiple sources  (nomask) *}
      Ann {* C26   warning        3  clock as data different from capture clock for stable cell *}
      Ann {* V14   warning        3  missing state *}
      Ann {* X1    warning        1  sensitizable feedback path *}
      Ann {*  *}
      Ann {* clock_name        off  usage *}
      Ann {* ----------------  ---  -------------------------- *}
      Ann {* GPIO[2]            0   PO master RAM shift nonscan_DLAT nonscan_DFF  *}
      Ann {* SYNCECLK           1   PO master set reset nonscan_DFF  *}
      Ann {* XTALI              0   shift nonscan_DLAT nonscan_DFF  *}
      Ann {*  *}
      Ann {* port_name         constraint_value *}
      Ann {* ----------------  --------------- *}
      Ann {* RESET_N             1 *}
      Ann {* TEST_MODE           1 *}
      Ann {* GCFG[6]             0 *}
      Ann {* GCFG[5]             Z *}
      Ann {* GCFG[4]             0 *}
      Ann {* GCFG[3]             Z *}
      Ann {* GPIO[18]            1 *}
      Ann {* GPIO[5]             1 *}
      Ann {* GPIO[4]             1 *}
      Ann {* GPIO[1]             0 *}
      Ann {* GPIO[0]             1 *}
      Ann {*  *}
      Ann {* There are no equivalent pins *}
      Ann {* Net Connection PI PGAIN -remove  *}
      Ann {* Net Connection PI PGAIP -remove  *}
      Ann {* Net Connection PI RXN -remove  *}
      Ann {* Net Connection PI RXP -remove  *}
      Ann {* Net Connection PI IMON -remove  *}
      Ann {* Net Connection PO CKN -remove  *}
      Ann {* Net Connection PO CKP -remove  *}
      Ann {* Net Connection PO DACON -remove  *}
      Ann {* Net Connection PO DACOP -remove  *}
      Ann {* Net Connection PO REFREXT -remove  *}
      Ann {* Net Connection PO TXN -remove  *}
      Ann {* Net Connection PO TXP -remove  *}
      Ann {* top_module_name = GOYAC1B *}
      Ann {* Unified STIL Flow *}
      Ann {* serial_flag = 0 *}
      Ann {* Automatic Shift Registers Identification enabled *}
   }
}
Signals {
   "XTALI" In; "RESET_N" In; "TEST_MODE" In; "GCFG[6]" InOut; "GCFG[5]" InOut; "GCFG[4]" InOut;
   "GCFG[3]" InOut; "GCFG[2]" InOut; "GCFG[1]" InOut; "GCFG[0]" InOut; "GPIO[19]" InOut
   { ScanIn; } "GPIO[18]" InOut; "GPIO[17]" InOut; "GPIO[16]" InOut { ScanOut; } "GPIO[15]" InOut
   { ScanOut; } "GPIO[14]" InOut { ScanOut; } "GPIO[13]" InOut { ScanOut; } "GPIO[12]" InOut
   { ScanOut; } "GPIO[11]" InOut { ScanOut; } "GPIO[10]" InOut { ScanOut; } "GPIO[9]" InOut
   { ScanIn; } "GPIO[8]" InOut { ScanIn; } "GPIO[7]" InOut { ScanIn; } "GPIO[6]" InOut
   { ScanIn; } "GPIO[5]" InOut; "GPIO[4]" InOut; "GPIO[3]" InOut; "GPIO[2]" InOut;
   "GPIO[1]" InOut; "GPIO[0]" InOut; "IRQ" InOut { ScanOut; } "SYNCECLK" InOut; "TXENABLE" InOut
   { ScanIn; } "RXENABLE" InOut { ScanIn; } "LNKSTAT" InOut { ScanIn; } "XTALO" Out;
}
SignalGroups {
   "_pi" = '"RESET_N" + "TEST_MODE" + "XTALI" + "GCFG[0]" + "GCFG[1]" +
   "GCFG[2]" + "GCFG[3]" + "GCFG[4]" + "GCFG[5]" + "GCFG[6]" + "GPIO[0]" +
   "GPIO[10]" + "GPIO[11]" + "GPIO[12]" + "GPIO[13]" + "GPIO[14]" + "GPIO[15]" +
   "GPIO[16]" + "GPIO[17]" + "GPIO[18]" + "GPIO[19]" + "GPIO[1]" + "GPIO[2]" +
   "GPIO[3]" + "GPIO[4]" + "GPIO[5]" + "GPIO[6]" + "GPIO[7]" + "GPIO[8]" +
   "GPIO[9]" + "IRQ" + "LNKSTAT" + "RXENABLE" + "SYNCECLK" + "TXENABLE"' { WFCMap
   { 0X->0; 1X->1; ZX->Z; NX->N; ZH->H; ZL->L; ZT->T; 1Z->1; 0Z->0; PX->P; P0->P;
   P1->P; } } // #signals=35
   "_in" = '"XTALI" + "RESET_N" + "TEST_MODE"'; // #signals=3
   "_io" = '"GCFG[6]" + "GCFG[5]" + "GCFG[4]" + "GCFG[3]" + "GCFG[2]" +
   "GCFG[1]" + "GCFG[0]" + "GPIO[19]" + "GPIO[18]" + "GPIO[17]" + "GPIO[16]" +
   "GPIO[15]" + "GPIO[14]" + "GPIO[13]" + "GPIO[12]" + "GPIO[11]" + "GPIO[10]" +
   "GPIO[9]" + "GPIO[8]" + "GPIO[7]" + "GPIO[6]" + "GPIO[5]" + "GPIO[4]" +
   "GPIO[3]" + "GPIO[2]" + "GPIO[1]" + "GPIO[0]" + "IRQ" + "SYNCECLK" +
   "TXENABLE" + "RXENABLE" + "LNKSTAT"' { WFCMap { 0X->0; 1X->1; ZX->Z; NX->N;
   ZH->H; ZL->L; ZT->T; 1Z->1; 0Z->0; PX->P; P0->P; P1->P; } } // #signals=32
   "all_inputs" = '"RESET_N" + "TEST_MODE" + "XTALI"'; // #signals=3
   "_po" = '"XTALO" + "GCFG[0]" + "GCFG[1]" + "GCFG[2]" + "GCFG[3]" + "GCFG[4]" +
   "GCFG[5]" + "GCFG[6]" + "GPIO[0]" + "GPIO[10]" + "GPIO[11]" + "GPIO[12]" +
   "GPIO[13]" + "GPIO[14]" + "GPIO[15]" + "GPIO[16]" + "GPIO[17]" + "GPIO[18]" +
   "GPIO[19]" + "GPIO[1]" + "GPIO[2]" + "GPIO[3]" + "GPIO[4]" + "GPIO[5]" +
   "GPIO[6]" + "GPIO[7]" + "GPIO[8]" + "GPIO[9]" + "IRQ" + "LNKSTAT" +
   "RXENABLE" + "SYNCECLK" + "TXENABLE"' { WFCMap { 0X->0; 1X->1; ZX->Z; NX->N;
   ZH->H; ZL->L; ZT->T; 1Z->1; 0Z->0; PX->P; P0->P; P1->P; } } // #signals=33
   "_si" = '"GPIO[19]" + "GPIO[6]" + "GPIO[7]" + "GPIO[8]" + "GPIO[9]" +
   "LNKSTAT" + "RXENABLE" + "TXENABLE"' { ScanIn; } // #signals=8
   "all_outputs" = '"XTALO"'; // #signals=1
   "all_bidirectionals" = '"GCFG[0]" + "GCFG[1]" + "GCFG[2]" + "GCFG[3]" +
   "GCFG[4]" + "GCFG[5]" + "GCFG[6]" + "GPIO[0]" + "GPIO[10]" + "GPIO[11]" +
   "GPIO[12]" + "GPIO[13]" + "GPIO[14]" + "GPIO[15]" + "GPIO[16]" + "GPIO[17]" +
   "GPIO[18]" + "GPIO[19]" + "GPIO[1]" + "GPIO[2]" + "GPIO[3]" + "GPIO[4]" +
   "GPIO[5]" + "GPIO[6]" + "GPIO[7]" + "GPIO[8]" + "GPIO[9]" + "IRQ" + "LNKSTAT" +
   "RXENABLE" + "SYNCECLK" + "TXENABLE"' { WFCMap { 0X->0; 1X->1; ZX->Z; NX->N;
   ZH->H; ZL->L; ZT->T; 1Z->1; 0Z->0; PX->P; P0->P; P1->P; } } // #signals=32
   "all_ports" = '"all_inputs" + "all_outputs" + "all_bidirectionals"'; // #signals=36
   "_clk" = '"XTALI" + "GPIO[2]" + "SYNCECLK"' { WFCMap { 0X->0; 1X->1; ZX->Z;
   NX->N; ZH->H; ZL->L; ZT->T; 1Z->1; 0Z->0; PX->P; P0->P; P1->P; } } // #signals=3
   "_so" = '"GPIO[10]" + "GPIO[11]" + "GPIO[12]" + "GPIO[13]" + "GPIO[14]" +
   "GPIO[15]" + "GPIO[16]" + "IRQ"' { ScanOut; } // #signals=8
   "_out" = '"XTALO"'; // #signals=1
}
Timing {
   WaveformTable "_allclock_launch_capture_WFT_" {
      Period '40ns';
      Waveforms {
         "all_inputs" { 0 { '0ns' D; } }
         "all_inputs" { 1 { '0ns' U; } }
         "all_inputs" { Z { '0ns' Z; } }
         "all_inputs" { N { '0ns' N; } }
         "all_bidirectionals" { 0 { '0ns' D; } }
         "all_bidirectionals" { 1 { '0ns' U; } }
         "all_bidirectionals" { T { '0ns' Z; '12ns' T; } }
         "all_bidirectionals" { X { '0ns' Z; '12ns' X; } }
         "all_bidirectionals" { H { '0ns' Z; '12ns' H; } }
         "all_bidirectionals" { Z { '0ns' Z; } }
         "all_bidirectionals" { L { '0ns' Z; '12ns' L; } }
         "all_bidirectionals" { N { '0ns' N; } }
         "all_outputs" { X { '0ns' X; '12ns' X; } }
         "all_outputs" { H { '0ns' X; '12ns' H; } }
         "all_outputs" { L { '0ns' X; '12ns' L; } }
         "all_outputs" { T { '0ns' X; '12ns' T; } }
         "XTALI" { P { '0ns' D; '15ns' U; '35ns' D; } }
         "GPIO[2]" { P { '0ns' D; '15ns' U; '35ns' D; } }
         "SYNCECLK" { P { '0ns' U; '15ns' D; '35ns' U; } }
      }
   }
   WaveformTable "_multiclock_capture_WFT_" {
      Period '40ns';
      Waveforms {
         "all_inputs" { 0 { '0ns' D; } }
         "all_inputs" { 1 { '0ns' U; } }
         "all_inputs" { Z { '0ns' Z; } }
         "all_inputs" { N { '0ns' N; } }
         "all_bidirectionals" { 0 { '0ns' D; } }
         "all_bidirectionals" { 1 { '0ns' U; } }
         "all_bidirectionals" { T { '0ns' Z; '12ns' T; } }
         "all_bidirectionals" { X { '0ns' Z; '12ns' X; } }
         "all_bidirectionals" { H { '0ns' Z; '12ns' H; } }
         "all_bidirectionals" { Z { '0ns' Z; } }
         "all_bidirectionals" { L { '0ns' Z; '12ns' L; } }
         "all_bidirectionals" { N { '0ns' N; } }
         "all_outputs" { X { '0ns' X; '12ns' X; } }
         "all_outputs" { H { '0ns' X; '12ns' H; } }
         "all_outputs" { L { '0ns' X; '12ns' L; } }
         "all_outputs" { T { '0ns' X; '12ns' T; } }
         "XTALI" { P { '0ns' D; '15ns' U; '35ns' D; } }
         "GPIO[2]" { P { '0ns' D; '15ns' U; '35ns' D; } }
         "SYNCECLK" { P { '0ns' U; '15ns' D; '35ns' U; } }
      }
   }
   WaveformTable "_allclock_launch_WFT_" {
      Period '40ns';
      Waveforms {
         "all_inputs" { 0 { '0ns' D; } }
         "all_inputs" { 1 { '0ns' U; } }
         "all_inputs" { Z { '0ns' Z; } }
         "all_inputs" { N { '0ns' N; } }
         "all_bidirectionals" { 0 { '0ns' D; } }
         "all_bidirectionals" { 1 { '0ns' U; } }
         "all_bidirectionals" { T { '0ns' Z; '12ns' T; } }
         "all_bidirectionals" { X { '0ns' Z; '12ns' X; } }
         "all_bidirectionals" { H { '0ns' Z; '12ns' H; } }
         "all_bidirectionals" { Z { '0ns' Z; } }
         "all_bidirectionals" { L { '0ns' Z; '12ns' L; } }
         "all_bidirectionals" { N { '0ns' N; } }
         "all_outputs" { X { '0ns' X; '12ns' X; } }
         "all_outputs" { H { '0ns' X; '12ns' H; } }
         "all_outputs" { L { '0ns' X; '12ns' L; } }
         "all_outputs" { T { '0ns' X; '12ns' T; } }
         "XTALI" { P { '0ns' D; '15ns' U; '35ns' D; } }
         "GPIO[2]" { P { '0ns' D; '15ns' U; '35ns' D; } }
         "SYNCECLK" { P { '0ns' U; '15ns' D; '35ns' U; } }
      }
   }
   WaveformTable "_allclock_capture_WFT_" {
      Period '40ns';
      Waveforms {
         "all_inputs" { 0 { '0ns' D; } }
         "all_inputs" { 1 { '0ns' U; } }
         "all_inputs" { Z { '0ns' Z; } }
         "all_inputs" { N { '0ns' N; } }
         "all_bidirectionals" { 0 { '0ns' D; } }
         "all_bidirectionals" { 1 { '0ns' U; } }
         "all_bidirectionals" { T { '0ns' Z; '12ns' T; } }
         "all_bidirectionals" { X { '0ns' Z; '12ns' X; } }
         "all_bidirectionals" { H { '0ns' Z; '12ns' H; } }
         "all_bidirectionals" { Z { '0ns' Z; } }
         "all_bidirectionals" { L { '0ns' Z; '12ns' L; } }
         "all_bidirectionals" { N { '0ns' N; } }
         "all_outputs" { X { '0ns' X; '12ns' X; } }
         "all_outputs" { H { '0ns' X; '12ns' H; } }
         "all_outputs" { L { '0ns' X; '12ns' L; } }
         "all_outputs" { T { '0ns' X; '12ns' T; } }
         "XTALI" { P { '0ns' D; '15ns' U; '35ns' D; } }
         "GPIO[2]" { P { '0ns' D; '15ns' U; '35ns' D; } }
         "SYNCECLK" { P { '0ns' U; '15ns' D; '35ns' U; } }
      }
   }
   WaveformTable "_default_WFT_" {
      Period '40ns';
      Waveforms {
         "all_inputs" { 0 { '0ns' D; } }
         "all_inputs" { 1 { '0ns' U; } }
         "all_inputs" { Z { '0ns' Z; } }
         "all_inputs" { N { '0ns' N; } }
         "all_outputs" { X { '0ns' X; '12ns' X; } }
         "all_outputs" { H { '0ns' X; '12ns' H; } }
         "all_outputs" { L { '0ns' X; '12ns' L; } }
         "all_outputs" { T { '0ns' X; '12ns' T; } }
         "GPIO[2]" { P { '0ns' D; '15ns' U; '35ns' D; } }
         "SYNCECLK" { P { '0ns' U; '15ns' D; '35ns' U; } }
         "XTALI" { P { '0ns' D; '15ns' U; '35ns' D; } }
         "all_bidirectionals" { 0 { '0ns' D; } }
         "all_bidirectionals" { 1 { '0ns' U; } }
         "all_bidirectionals" { T { '0ns' Z; '12ns' T; } }
         "all_bidirectionals" { X { '0ns' Z; '12ns' X; } }
         "all_bidirectionals" { H { '0ns' Z; '12ns' H; } }
         "all_bidirectionals" { Z { '0ns' Z; } }
         "all_bidirectionals" { L { '0ns' Z; '12ns' L; } }
         "all_bidirectionals" { N { '0ns' N; } }
      }
   }
}
PatternBurst "Internal_scan_occ_bypass" {
   MacroDefs "Internal_scan_occ_bypass";
   Procedures "Internal_scan_occ_bypass";
   PatList { "_pattern_" {}
   }
}
PatternExec "Internal_scan_occ_bypass" {
   PatternBurst "Internal_scan_occ_bypass";
}
