
heater_ctrl_logger.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000000b8  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         0000dfe0  080000b8  080000b8  000010b8  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       000006a4  0800e098  0800e098  0000f098  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  0800e73c  0800e73c  000101e4  2**0
                  CONTENTS, READONLY
  4 .ARM          00000000  0800e73c  0800e73c  000101e4  2**0
                  CONTENTS, READONLY
  5 .preinit_array 00000000  0800e73c  0800e73c  000101e4  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  0800e73c  0800e73c  0000f73c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000004  0800e740  0800e740  0000f740  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         000001e4  20000000  0800e744  00010000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00000518  200001e4  0800e928  000101e4  2**2
                  ALLOC
 10 ._user_heap_stack 00000604  200006fc  0800e928  000106fc  2**0
                  ALLOC
 11 .ARM.attributes 00000028  00000000  00000000  000101e4  2**0
                  CONTENTS, READONLY
 12 .debug_info   000190df  00000000  00000000  0001020c  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 000032d1  00000000  00000000  000292eb  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 000016d0  00000000  00000000  0002c5c0  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_rnglists 000011f2  00000000  00000000  0002dc90  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  00019eff  00000000  00000000  0002ee82  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   0001c3bf  00000000  00000000  00048d81  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    000a118f  00000000  00000000  00065140  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000043  00000000  00000000  001062cf  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00006724  00000000  00000000  00106314  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 000000b7  00000000  00000000  0010ca38  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080000b8 <__do_global_dtors_aux>:
 80000b8:	b510      	push	{r4, lr}
 80000ba:	4c06      	ldr	r4, [pc, #24]	@ (80000d4 <__do_global_dtors_aux+0x1c>)
 80000bc:	7823      	ldrb	r3, [r4, #0]
 80000be:	2b00      	cmp	r3, #0
 80000c0:	d107      	bne.n	80000d2 <__do_global_dtors_aux+0x1a>
 80000c2:	4b05      	ldr	r3, [pc, #20]	@ (80000d8 <__do_global_dtors_aux+0x20>)
 80000c4:	2b00      	cmp	r3, #0
 80000c6:	d002      	beq.n	80000ce <__do_global_dtors_aux+0x16>
 80000c8:	4804      	ldr	r0, [pc, #16]	@ (80000dc <__do_global_dtors_aux+0x24>)
 80000ca:	e000      	b.n	80000ce <__do_global_dtors_aux+0x16>
 80000cc:	bf00      	nop
 80000ce:	2301      	movs	r3, #1
 80000d0:	7023      	strb	r3, [r4, #0]
 80000d2:	bd10      	pop	{r4, pc}
 80000d4:	200001e4 	.word	0x200001e4
 80000d8:	00000000 	.word	0x00000000
 80000dc:	0800e080 	.word	0x0800e080

080000e0 <frame_dummy>:
 80000e0:	4b04      	ldr	r3, [pc, #16]	@ (80000f4 <frame_dummy+0x14>)
 80000e2:	b510      	push	{r4, lr}
 80000e4:	2b00      	cmp	r3, #0
 80000e6:	d003      	beq.n	80000f0 <frame_dummy+0x10>
 80000e8:	4903      	ldr	r1, [pc, #12]	@ (80000f8 <frame_dummy+0x18>)
 80000ea:	4804      	ldr	r0, [pc, #16]	@ (80000fc <frame_dummy+0x1c>)
 80000ec:	e000      	b.n	80000f0 <frame_dummy+0x10>
 80000ee:	bf00      	nop
 80000f0:	bd10      	pop	{r4, pc}
 80000f2:	46c0      	nop			@ (mov r8, r8)
 80000f4:	00000000 	.word	0x00000000
 80000f8:	200001e8 	.word	0x200001e8
 80000fc:	0800e080 	.word	0x0800e080

08000100 <strlen>:
 8000100:	2300      	movs	r3, #0
 8000102:	5cc2      	ldrb	r2, [r0, r3]
 8000104:	3301      	adds	r3, #1
 8000106:	2a00      	cmp	r2, #0
 8000108:	d1fb      	bne.n	8000102 <strlen+0x2>
 800010a:	1e58      	subs	r0, r3, #1
 800010c:	4770      	bx	lr
	...

08000110 <__gnu_thumb1_case_uqi>:
 8000110:	b402      	push	{r1}
 8000112:	4671      	mov	r1, lr
 8000114:	0849      	lsrs	r1, r1, #1
 8000116:	0049      	lsls	r1, r1, #1
 8000118:	5c09      	ldrb	r1, [r1, r0]
 800011a:	0049      	lsls	r1, r1, #1
 800011c:	448e      	add	lr, r1
 800011e:	bc02      	pop	{r1}
 8000120:	4770      	bx	lr
 8000122:	46c0      	nop			@ (mov r8, r8)

08000124 <__gnu_thumb1_case_shi>:
 8000124:	b403      	push	{r0, r1}
 8000126:	4671      	mov	r1, lr
 8000128:	0849      	lsrs	r1, r1, #1
 800012a:	0040      	lsls	r0, r0, #1
 800012c:	0049      	lsls	r1, r1, #1
 800012e:	5e09      	ldrsh	r1, [r1, r0]
 8000130:	0049      	lsls	r1, r1, #1
 8000132:	448e      	add	lr, r1
 8000134:	bc03      	pop	{r0, r1}
 8000136:	4770      	bx	lr

08000138 <__udivsi3>:
 8000138:	2200      	movs	r2, #0
 800013a:	0843      	lsrs	r3, r0, #1
 800013c:	428b      	cmp	r3, r1
 800013e:	d374      	bcc.n	800022a <__udivsi3+0xf2>
 8000140:	0903      	lsrs	r3, r0, #4
 8000142:	428b      	cmp	r3, r1
 8000144:	d35f      	bcc.n	8000206 <__udivsi3+0xce>
 8000146:	0a03      	lsrs	r3, r0, #8
 8000148:	428b      	cmp	r3, r1
 800014a:	d344      	bcc.n	80001d6 <__udivsi3+0x9e>
 800014c:	0b03      	lsrs	r3, r0, #12
 800014e:	428b      	cmp	r3, r1
 8000150:	d328      	bcc.n	80001a4 <__udivsi3+0x6c>
 8000152:	0c03      	lsrs	r3, r0, #16
 8000154:	428b      	cmp	r3, r1
 8000156:	d30d      	bcc.n	8000174 <__udivsi3+0x3c>
 8000158:	22ff      	movs	r2, #255	@ 0xff
 800015a:	0209      	lsls	r1, r1, #8
 800015c:	ba12      	rev	r2, r2
 800015e:	0c03      	lsrs	r3, r0, #16
 8000160:	428b      	cmp	r3, r1
 8000162:	d302      	bcc.n	800016a <__udivsi3+0x32>
 8000164:	1212      	asrs	r2, r2, #8
 8000166:	0209      	lsls	r1, r1, #8
 8000168:	d065      	beq.n	8000236 <__udivsi3+0xfe>
 800016a:	0b03      	lsrs	r3, r0, #12
 800016c:	428b      	cmp	r3, r1
 800016e:	d319      	bcc.n	80001a4 <__udivsi3+0x6c>
 8000170:	e000      	b.n	8000174 <__udivsi3+0x3c>
 8000172:	0a09      	lsrs	r1, r1, #8
 8000174:	0bc3      	lsrs	r3, r0, #15
 8000176:	428b      	cmp	r3, r1
 8000178:	d301      	bcc.n	800017e <__udivsi3+0x46>
 800017a:	03cb      	lsls	r3, r1, #15
 800017c:	1ac0      	subs	r0, r0, r3
 800017e:	4152      	adcs	r2, r2
 8000180:	0b83      	lsrs	r3, r0, #14
 8000182:	428b      	cmp	r3, r1
 8000184:	d301      	bcc.n	800018a <__udivsi3+0x52>
 8000186:	038b      	lsls	r3, r1, #14
 8000188:	1ac0      	subs	r0, r0, r3
 800018a:	4152      	adcs	r2, r2
 800018c:	0b43      	lsrs	r3, r0, #13
 800018e:	428b      	cmp	r3, r1
 8000190:	d301      	bcc.n	8000196 <__udivsi3+0x5e>
 8000192:	034b      	lsls	r3, r1, #13
 8000194:	1ac0      	subs	r0, r0, r3
 8000196:	4152      	adcs	r2, r2
 8000198:	0b03      	lsrs	r3, r0, #12
 800019a:	428b      	cmp	r3, r1
 800019c:	d301      	bcc.n	80001a2 <__udivsi3+0x6a>
 800019e:	030b      	lsls	r3, r1, #12
 80001a0:	1ac0      	subs	r0, r0, r3
 80001a2:	4152      	adcs	r2, r2
 80001a4:	0ac3      	lsrs	r3, r0, #11
 80001a6:	428b      	cmp	r3, r1
 80001a8:	d301      	bcc.n	80001ae <__udivsi3+0x76>
 80001aa:	02cb      	lsls	r3, r1, #11
 80001ac:	1ac0      	subs	r0, r0, r3
 80001ae:	4152      	adcs	r2, r2
 80001b0:	0a83      	lsrs	r3, r0, #10
 80001b2:	428b      	cmp	r3, r1
 80001b4:	d301      	bcc.n	80001ba <__udivsi3+0x82>
 80001b6:	028b      	lsls	r3, r1, #10
 80001b8:	1ac0      	subs	r0, r0, r3
 80001ba:	4152      	adcs	r2, r2
 80001bc:	0a43      	lsrs	r3, r0, #9
 80001be:	428b      	cmp	r3, r1
 80001c0:	d301      	bcc.n	80001c6 <__udivsi3+0x8e>
 80001c2:	024b      	lsls	r3, r1, #9
 80001c4:	1ac0      	subs	r0, r0, r3
 80001c6:	4152      	adcs	r2, r2
 80001c8:	0a03      	lsrs	r3, r0, #8
 80001ca:	428b      	cmp	r3, r1
 80001cc:	d301      	bcc.n	80001d2 <__udivsi3+0x9a>
 80001ce:	020b      	lsls	r3, r1, #8
 80001d0:	1ac0      	subs	r0, r0, r3
 80001d2:	4152      	adcs	r2, r2
 80001d4:	d2cd      	bcs.n	8000172 <__udivsi3+0x3a>
 80001d6:	09c3      	lsrs	r3, r0, #7
 80001d8:	428b      	cmp	r3, r1
 80001da:	d301      	bcc.n	80001e0 <__udivsi3+0xa8>
 80001dc:	01cb      	lsls	r3, r1, #7
 80001de:	1ac0      	subs	r0, r0, r3
 80001e0:	4152      	adcs	r2, r2
 80001e2:	0983      	lsrs	r3, r0, #6
 80001e4:	428b      	cmp	r3, r1
 80001e6:	d301      	bcc.n	80001ec <__udivsi3+0xb4>
 80001e8:	018b      	lsls	r3, r1, #6
 80001ea:	1ac0      	subs	r0, r0, r3
 80001ec:	4152      	adcs	r2, r2
 80001ee:	0943      	lsrs	r3, r0, #5
 80001f0:	428b      	cmp	r3, r1
 80001f2:	d301      	bcc.n	80001f8 <__udivsi3+0xc0>
 80001f4:	014b      	lsls	r3, r1, #5
 80001f6:	1ac0      	subs	r0, r0, r3
 80001f8:	4152      	adcs	r2, r2
 80001fa:	0903      	lsrs	r3, r0, #4
 80001fc:	428b      	cmp	r3, r1
 80001fe:	d301      	bcc.n	8000204 <__udivsi3+0xcc>
 8000200:	010b      	lsls	r3, r1, #4
 8000202:	1ac0      	subs	r0, r0, r3
 8000204:	4152      	adcs	r2, r2
 8000206:	08c3      	lsrs	r3, r0, #3
 8000208:	428b      	cmp	r3, r1
 800020a:	d301      	bcc.n	8000210 <__udivsi3+0xd8>
 800020c:	00cb      	lsls	r3, r1, #3
 800020e:	1ac0      	subs	r0, r0, r3
 8000210:	4152      	adcs	r2, r2
 8000212:	0883      	lsrs	r3, r0, #2
 8000214:	428b      	cmp	r3, r1
 8000216:	d301      	bcc.n	800021c <__udivsi3+0xe4>
 8000218:	008b      	lsls	r3, r1, #2
 800021a:	1ac0      	subs	r0, r0, r3
 800021c:	4152      	adcs	r2, r2
 800021e:	0843      	lsrs	r3, r0, #1
 8000220:	428b      	cmp	r3, r1
 8000222:	d301      	bcc.n	8000228 <__udivsi3+0xf0>
 8000224:	004b      	lsls	r3, r1, #1
 8000226:	1ac0      	subs	r0, r0, r3
 8000228:	4152      	adcs	r2, r2
 800022a:	1a41      	subs	r1, r0, r1
 800022c:	d200      	bcs.n	8000230 <__udivsi3+0xf8>
 800022e:	4601      	mov	r1, r0
 8000230:	4152      	adcs	r2, r2
 8000232:	4610      	mov	r0, r2
 8000234:	4770      	bx	lr
 8000236:	e7ff      	b.n	8000238 <__udivsi3+0x100>
 8000238:	b501      	push	{r0, lr}
 800023a:	2000      	movs	r0, #0
 800023c:	f000 f8f0 	bl	8000420 <__aeabi_idiv0>
 8000240:	bd02      	pop	{r1, pc}
 8000242:	46c0      	nop			@ (mov r8, r8)

08000244 <__aeabi_uidivmod>:
 8000244:	2900      	cmp	r1, #0
 8000246:	d0f7      	beq.n	8000238 <__udivsi3+0x100>
 8000248:	e776      	b.n	8000138 <__udivsi3>
 800024a:	4770      	bx	lr

0800024c <__divsi3>:
 800024c:	4603      	mov	r3, r0
 800024e:	430b      	orrs	r3, r1
 8000250:	d47f      	bmi.n	8000352 <__divsi3+0x106>
 8000252:	2200      	movs	r2, #0
 8000254:	0843      	lsrs	r3, r0, #1
 8000256:	428b      	cmp	r3, r1
 8000258:	d374      	bcc.n	8000344 <__divsi3+0xf8>
 800025a:	0903      	lsrs	r3, r0, #4
 800025c:	428b      	cmp	r3, r1
 800025e:	d35f      	bcc.n	8000320 <__divsi3+0xd4>
 8000260:	0a03      	lsrs	r3, r0, #8
 8000262:	428b      	cmp	r3, r1
 8000264:	d344      	bcc.n	80002f0 <__divsi3+0xa4>
 8000266:	0b03      	lsrs	r3, r0, #12
 8000268:	428b      	cmp	r3, r1
 800026a:	d328      	bcc.n	80002be <__divsi3+0x72>
 800026c:	0c03      	lsrs	r3, r0, #16
 800026e:	428b      	cmp	r3, r1
 8000270:	d30d      	bcc.n	800028e <__divsi3+0x42>
 8000272:	22ff      	movs	r2, #255	@ 0xff
 8000274:	0209      	lsls	r1, r1, #8
 8000276:	ba12      	rev	r2, r2
 8000278:	0c03      	lsrs	r3, r0, #16
 800027a:	428b      	cmp	r3, r1
 800027c:	d302      	bcc.n	8000284 <__divsi3+0x38>
 800027e:	1212      	asrs	r2, r2, #8
 8000280:	0209      	lsls	r1, r1, #8
 8000282:	d065      	beq.n	8000350 <__divsi3+0x104>
 8000284:	0b03      	lsrs	r3, r0, #12
 8000286:	428b      	cmp	r3, r1
 8000288:	d319      	bcc.n	80002be <__divsi3+0x72>
 800028a:	e000      	b.n	800028e <__divsi3+0x42>
 800028c:	0a09      	lsrs	r1, r1, #8
 800028e:	0bc3      	lsrs	r3, r0, #15
 8000290:	428b      	cmp	r3, r1
 8000292:	d301      	bcc.n	8000298 <__divsi3+0x4c>
 8000294:	03cb      	lsls	r3, r1, #15
 8000296:	1ac0      	subs	r0, r0, r3
 8000298:	4152      	adcs	r2, r2
 800029a:	0b83      	lsrs	r3, r0, #14
 800029c:	428b      	cmp	r3, r1
 800029e:	d301      	bcc.n	80002a4 <__divsi3+0x58>
 80002a0:	038b      	lsls	r3, r1, #14
 80002a2:	1ac0      	subs	r0, r0, r3
 80002a4:	4152      	adcs	r2, r2
 80002a6:	0b43      	lsrs	r3, r0, #13
 80002a8:	428b      	cmp	r3, r1
 80002aa:	d301      	bcc.n	80002b0 <__divsi3+0x64>
 80002ac:	034b      	lsls	r3, r1, #13
 80002ae:	1ac0      	subs	r0, r0, r3
 80002b0:	4152      	adcs	r2, r2
 80002b2:	0b03      	lsrs	r3, r0, #12
 80002b4:	428b      	cmp	r3, r1
 80002b6:	d301      	bcc.n	80002bc <__divsi3+0x70>
 80002b8:	030b      	lsls	r3, r1, #12
 80002ba:	1ac0      	subs	r0, r0, r3
 80002bc:	4152      	adcs	r2, r2
 80002be:	0ac3      	lsrs	r3, r0, #11
 80002c0:	428b      	cmp	r3, r1
 80002c2:	d301      	bcc.n	80002c8 <__divsi3+0x7c>
 80002c4:	02cb      	lsls	r3, r1, #11
 80002c6:	1ac0      	subs	r0, r0, r3
 80002c8:	4152      	adcs	r2, r2
 80002ca:	0a83      	lsrs	r3, r0, #10
 80002cc:	428b      	cmp	r3, r1
 80002ce:	d301      	bcc.n	80002d4 <__divsi3+0x88>
 80002d0:	028b      	lsls	r3, r1, #10
 80002d2:	1ac0      	subs	r0, r0, r3
 80002d4:	4152      	adcs	r2, r2
 80002d6:	0a43      	lsrs	r3, r0, #9
 80002d8:	428b      	cmp	r3, r1
 80002da:	d301      	bcc.n	80002e0 <__divsi3+0x94>
 80002dc:	024b      	lsls	r3, r1, #9
 80002de:	1ac0      	subs	r0, r0, r3
 80002e0:	4152      	adcs	r2, r2
 80002e2:	0a03      	lsrs	r3, r0, #8
 80002e4:	428b      	cmp	r3, r1
 80002e6:	d301      	bcc.n	80002ec <__divsi3+0xa0>
 80002e8:	020b      	lsls	r3, r1, #8
 80002ea:	1ac0      	subs	r0, r0, r3
 80002ec:	4152      	adcs	r2, r2
 80002ee:	d2cd      	bcs.n	800028c <__divsi3+0x40>
 80002f0:	09c3      	lsrs	r3, r0, #7
 80002f2:	428b      	cmp	r3, r1
 80002f4:	d301      	bcc.n	80002fa <__divsi3+0xae>
 80002f6:	01cb      	lsls	r3, r1, #7
 80002f8:	1ac0      	subs	r0, r0, r3
 80002fa:	4152      	adcs	r2, r2
 80002fc:	0983      	lsrs	r3, r0, #6
 80002fe:	428b      	cmp	r3, r1
 8000300:	d301      	bcc.n	8000306 <__divsi3+0xba>
 8000302:	018b      	lsls	r3, r1, #6
 8000304:	1ac0      	subs	r0, r0, r3
 8000306:	4152      	adcs	r2, r2
 8000308:	0943      	lsrs	r3, r0, #5
 800030a:	428b      	cmp	r3, r1
 800030c:	d301      	bcc.n	8000312 <__divsi3+0xc6>
 800030e:	014b      	lsls	r3, r1, #5
 8000310:	1ac0      	subs	r0, r0, r3
 8000312:	4152      	adcs	r2, r2
 8000314:	0903      	lsrs	r3, r0, #4
 8000316:	428b      	cmp	r3, r1
 8000318:	d301      	bcc.n	800031e <__divsi3+0xd2>
 800031a:	010b      	lsls	r3, r1, #4
 800031c:	1ac0      	subs	r0, r0, r3
 800031e:	4152      	adcs	r2, r2
 8000320:	08c3      	lsrs	r3, r0, #3
 8000322:	428b      	cmp	r3, r1
 8000324:	d301      	bcc.n	800032a <__divsi3+0xde>
 8000326:	00cb      	lsls	r3, r1, #3
 8000328:	1ac0      	subs	r0, r0, r3
 800032a:	4152      	adcs	r2, r2
 800032c:	0883      	lsrs	r3, r0, #2
 800032e:	428b      	cmp	r3, r1
 8000330:	d301      	bcc.n	8000336 <__divsi3+0xea>
 8000332:	008b      	lsls	r3, r1, #2
 8000334:	1ac0      	subs	r0, r0, r3
 8000336:	4152      	adcs	r2, r2
 8000338:	0843      	lsrs	r3, r0, #1
 800033a:	428b      	cmp	r3, r1
 800033c:	d301      	bcc.n	8000342 <__divsi3+0xf6>
 800033e:	004b      	lsls	r3, r1, #1
 8000340:	1ac0      	subs	r0, r0, r3
 8000342:	4152      	adcs	r2, r2
 8000344:	1a41      	subs	r1, r0, r1
 8000346:	d200      	bcs.n	800034a <__divsi3+0xfe>
 8000348:	4601      	mov	r1, r0
 800034a:	4152      	adcs	r2, r2
 800034c:	4610      	mov	r0, r2
 800034e:	4770      	bx	lr
 8000350:	e05d      	b.n	800040e <__divsi3+0x1c2>
 8000352:	0fca      	lsrs	r2, r1, #31
 8000354:	d000      	beq.n	8000358 <__divsi3+0x10c>
 8000356:	4249      	negs	r1, r1
 8000358:	1003      	asrs	r3, r0, #32
 800035a:	d300      	bcc.n	800035e <__divsi3+0x112>
 800035c:	4240      	negs	r0, r0
 800035e:	4053      	eors	r3, r2
 8000360:	2200      	movs	r2, #0
 8000362:	469c      	mov	ip, r3
 8000364:	0903      	lsrs	r3, r0, #4
 8000366:	428b      	cmp	r3, r1
 8000368:	d32d      	bcc.n	80003c6 <__divsi3+0x17a>
 800036a:	0a03      	lsrs	r3, r0, #8
 800036c:	428b      	cmp	r3, r1
 800036e:	d312      	bcc.n	8000396 <__divsi3+0x14a>
 8000370:	22fc      	movs	r2, #252	@ 0xfc
 8000372:	0189      	lsls	r1, r1, #6
 8000374:	ba12      	rev	r2, r2
 8000376:	0a03      	lsrs	r3, r0, #8
 8000378:	428b      	cmp	r3, r1
 800037a:	d30c      	bcc.n	8000396 <__divsi3+0x14a>
 800037c:	0189      	lsls	r1, r1, #6
 800037e:	1192      	asrs	r2, r2, #6
 8000380:	428b      	cmp	r3, r1
 8000382:	d308      	bcc.n	8000396 <__divsi3+0x14a>
 8000384:	0189      	lsls	r1, r1, #6
 8000386:	1192      	asrs	r2, r2, #6
 8000388:	428b      	cmp	r3, r1
 800038a:	d304      	bcc.n	8000396 <__divsi3+0x14a>
 800038c:	0189      	lsls	r1, r1, #6
 800038e:	d03a      	beq.n	8000406 <__divsi3+0x1ba>
 8000390:	1192      	asrs	r2, r2, #6
 8000392:	e000      	b.n	8000396 <__divsi3+0x14a>
 8000394:	0989      	lsrs	r1, r1, #6
 8000396:	09c3      	lsrs	r3, r0, #7
 8000398:	428b      	cmp	r3, r1
 800039a:	d301      	bcc.n	80003a0 <__divsi3+0x154>
 800039c:	01cb      	lsls	r3, r1, #7
 800039e:	1ac0      	subs	r0, r0, r3
 80003a0:	4152      	adcs	r2, r2
 80003a2:	0983      	lsrs	r3, r0, #6
 80003a4:	428b      	cmp	r3, r1
 80003a6:	d301      	bcc.n	80003ac <__divsi3+0x160>
 80003a8:	018b      	lsls	r3, r1, #6
 80003aa:	1ac0      	subs	r0, r0, r3
 80003ac:	4152      	adcs	r2, r2
 80003ae:	0943      	lsrs	r3, r0, #5
 80003b0:	428b      	cmp	r3, r1
 80003b2:	d301      	bcc.n	80003b8 <__divsi3+0x16c>
 80003b4:	014b      	lsls	r3, r1, #5
 80003b6:	1ac0      	subs	r0, r0, r3
 80003b8:	4152      	adcs	r2, r2
 80003ba:	0903      	lsrs	r3, r0, #4
 80003bc:	428b      	cmp	r3, r1
 80003be:	d301      	bcc.n	80003c4 <__divsi3+0x178>
 80003c0:	010b      	lsls	r3, r1, #4
 80003c2:	1ac0      	subs	r0, r0, r3
 80003c4:	4152      	adcs	r2, r2
 80003c6:	08c3      	lsrs	r3, r0, #3
 80003c8:	428b      	cmp	r3, r1
 80003ca:	d301      	bcc.n	80003d0 <__divsi3+0x184>
 80003cc:	00cb      	lsls	r3, r1, #3
 80003ce:	1ac0      	subs	r0, r0, r3
 80003d0:	4152      	adcs	r2, r2
 80003d2:	0883      	lsrs	r3, r0, #2
 80003d4:	428b      	cmp	r3, r1
 80003d6:	d301      	bcc.n	80003dc <__divsi3+0x190>
 80003d8:	008b      	lsls	r3, r1, #2
 80003da:	1ac0      	subs	r0, r0, r3
 80003dc:	4152      	adcs	r2, r2
 80003de:	d2d9      	bcs.n	8000394 <__divsi3+0x148>
 80003e0:	0843      	lsrs	r3, r0, #1
 80003e2:	428b      	cmp	r3, r1
 80003e4:	d301      	bcc.n	80003ea <__divsi3+0x19e>
 80003e6:	004b      	lsls	r3, r1, #1
 80003e8:	1ac0      	subs	r0, r0, r3
 80003ea:	4152      	adcs	r2, r2
 80003ec:	1a41      	subs	r1, r0, r1
 80003ee:	d200      	bcs.n	80003f2 <__divsi3+0x1a6>
 80003f0:	4601      	mov	r1, r0
 80003f2:	4663      	mov	r3, ip
 80003f4:	4152      	adcs	r2, r2
 80003f6:	105b      	asrs	r3, r3, #1
 80003f8:	4610      	mov	r0, r2
 80003fa:	d301      	bcc.n	8000400 <__divsi3+0x1b4>
 80003fc:	4240      	negs	r0, r0
 80003fe:	2b00      	cmp	r3, #0
 8000400:	d500      	bpl.n	8000404 <__divsi3+0x1b8>
 8000402:	4249      	negs	r1, r1
 8000404:	4770      	bx	lr
 8000406:	4663      	mov	r3, ip
 8000408:	105b      	asrs	r3, r3, #1
 800040a:	d300      	bcc.n	800040e <__divsi3+0x1c2>
 800040c:	4240      	negs	r0, r0
 800040e:	b501      	push	{r0, lr}
 8000410:	2000      	movs	r0, #0
 8000412:	f000 f805 	bl	8000420 <__aeabi_idiv0>
 8000416:	bd02      	pop	{r1, pc}

08000418 <__aeabi_idivmod>:
 8000418:	2900      	cmp	r1, #0
 800041a:	d0f8      	beq.n	800040e <__divsi3+0x1c2>
 800041c:	e716      	b.n	800024c <__divsi3>
 800041e:	4770      	bx	lr

08000420 <__aeabi_idiv0>:
 8000420:	4770      	bx	lr
 8000422:	46c0      	nop			@ (mov r8, r8)

08000424 <__aeabi_cdrcmple>:
 8000424:	4684      	mov	ip, r0
 8000426:	0010      	movs	r0, r2
 8000428:	4662      	mov	r2, ip
 800042a:	468c      	mov	ip, r1
 800042c:	0019      	movs	r1, r3
 800042e:	4663      	mov	r3, ip
 8000430:	e000      	b.n	8000434 <__aeabi_cdcmpeq>
 8000432:	46c0      	nop			@ (mov r8, r8)

08000434 <__aeabi_cdcmpeq>:
 8000434:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 8000436:	f001 fdcf 	bl	8001fd8 <__ledf2>
 800043a:	2800      	cmp	r0, #0
 800043c:	d401      	bmi.n	8000442 <__aeabi_cdcmpeq+0xe>
 800043e:	2100      	movs	r1, #0
 8000440:	42c8      	cmn	r0, r1
 8000442:	bd1f      	pop	{r0, r1, r2, r3, r4, pc}

08000444 <__aeabi_dcmpeq>:
 8000444:	b510      	push	{r4, lr}
 8000446:	f001 fd13 	bl	8001e70 <__eqdf2>
 800044a:	4240      	negs	r0, r0
 800044c:	3001      	adds	r0, #1
 800044e:	bd10      	pop	{r4, pc}

08000450 <__aeabi_dcmplt>:
 8000450:	b510      	push	{r4, lr}
 8000452:	f001 fdc1 	bl	8001fd8 <__ledf2>
 8000456:	2800      	cmp	r0, #0
 8000458:	db01      	blt.n	800045e <__aeabi_dcmplt+0xe>
 800045a:	2000      	movs	r0, #0
 800045c:	bd10      	pop	{r4, pc}
 800045e:	2001      	movs	r0, #1
 8000460:	bd10      	pop	{r4, pc}
 8000462:	46c0      	nop			@ (mov r8, r8)

08000464 <__aeabi_dcmple>:
 8000464:	b510      	push	{r4, lr}
 8000466:	f001 fdb7 	bl	8001fd8 <__ledf2>
 800046a:	2800      	cmp	r0, #0
 800046c:	dd01      	ble.n	8000472 <__aeabi_dcmple+0xe>
 800046e:	2000      	movs	r0, #0
 8000470:	bd10      	pop	{r4, pc}
 8000472:	2001      	movs	r0, #1
 8000474:	bd10      	pop	{r4, pc}
 8000476:	46c0      	nop			@ (mov r8, r8)

08000478 <__aeabi_dcmpgt>:
 8000478:	b510      	push	{r4, lr}
 800047a:	f001 fd3d 	bl	8001ef8 <__gedf2>
 800047e:	2800      	cmp	r0, #0
 8000480:	dc01      	bgt.n	8000486 <__aeabi_dcmpgt+0xe>
 8000482:	2000      	movs	r0, #0
 8000484:	bd10      	pop	{r4, pc}
 8000486:	2001      	movs	r0, #1
 8000488:	bd10      	pop	{r4, pc}
 800048a:	46c0      	nop			@ (mov r8, r8)

0800048c <__aeabi_dcmpge>:
 800048c:	b510      	push	{r4, lr}
 800048e:	f001 fd33 	bl	8001ef8 <__gedf2>
 8000492:	2800      	cmp	r0, #0
 8000494:	da01      	bge.n	800049a <__aeabi_dcmpge+0xe>
 8000496:	2000      	movs	r0, #0
 8000498:	bd10      	pop	{r4, pc}
 800049a:	2001      	movs	r0, #1
 800049c:	bd10      	pop	{r4, pc}
 800049e:	46c0      	nop			@ (mov r8, r8)

080004a0 <__aeabi_cfrcmple>:
 80004a0:	4684      	mov	ip, r0
 80004a2:	0008      	movs	r0, r1
 80004a4:	4661      	mov	r1, ip
 80004a6:	e7ff      	b.n	80004a8 <__aeabi_cfcmpeq>

080004a8 <__aeabi_cfcmpeq>:
 80004a8:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 80004aa:	f000 fbab 	bl	8000c04 <__lesf2>
 80004ae:	2800      	cmp	r0, #0
 80004b0:	d401      	bmi.n	80004b6 <__aeabi_cfcmpeq+0xe>
 80004b2:	2100      	movs	r1, #0
 80004b4:	42c8      	cmn	r0, r1
 80004b6:	bd1f      	pop	{r0, r1, r2, r3, r4, pc}

080004b8 <__aeabi_fcmpeq>:
 80004b8:	b510      	push	{r4, lr}
 80004ba:	f000 fb33 	bl	8000b24 <__eqsf2>
 80004be:	4240      	negs	r0, r0
 80004c0:	3001      	adds	r0, #1
 80004c2:	bd10      	pop	{r4, pc}

080004c4 <__aeabi_fcmplt>:
 80004c4:	b510      	push	{r4, lr}
 80004c6:	f000 fb9d 	bl	8000c04 <__lesf2>
 80004ca:	2800      	cmp	r0, #0
 80004cc:	db01      	blt.n	80004d2 <__aeabi_fcmplt+0xe>
 80004ce:	2000      	movs	r0, #0
 80004d0:	bd10      	pop	{r4, pc}
 80004d2:	2001      	movs	r0, #1
 80004d4:	bd10      	pop	{r4, pc}
 80004d6:	46c0      	nop			@ (mov r8, r8)

080004d8 <__aeabi_fcmple>:
 80004d8:	b510      	push	{r4, lr}
 80004da:	f000 fb93 	bl	8000c04 <__lesf2>
 80004de:	2800      	cmp	r0, #0
 80004e0:	dd01      	ble.n	80004e6 <__aeabi_fcmple+0xe>
 80004e2:	2000      	movs	r0, #0
 80004e4:	bd10      	pop	{r4, pc}
 80004e6:	2001      	movs	r0, #1
 80004e8:	bd10      	pop	{r4, pc}
 80004ea:	46c0      	nop			@ (mov r8, r8)

080004ec <__aeabi_fcmpgt>:
 80004ec:	b510      	push	{r4, lr}
 80004ee:	f000 fb41 	bl	8000b74 <__gesf2>
 80004f2:	2800      	cmp	r0, #0
 80004f4:	dc01      	bgt.n	80004fa <__aeabi_fcmpgt+0xe>
 80004f6:	2000      	movs	r0, #0
 80004f8:	bd10      	pop	{r4, pc}
 80004fa:	2001      	movs	r0, #1
 80004fc:	bd10      	pop	{r4, pc}
 80004fe:	46c0      	nop			@ (mov r8, r8)

08000500 <__aeabi_fcmpge>:
 8000500:	b510      	push	{r4, lr}
 8000502:	f000 fb37 	bl	8000b74 <__gesf2>
 8000506:	2800      	cmp	r0, #0
 8000508:	da01      	bge.n	800050e <__aeabi_fcmpge+0xe>
 800050a:	2000      	movs	r0, #0
 800050c:	bd10      	pop	{r4, pc}
 800050e:	2001      	movs	r0, #1
 8000510:	bd10      	pop	{r4, pc}
 8000512:	46c0      	nop			@ (mov r8, r8)

08000514 <__aeabi_fadd>:
 8000514:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8000516:	024b      	lsls	r3, r1, #9
 8000518:	0a5a      	lsrs	r2, r3, #9
 800051a:	4694      	mov	ip, r2
 800051c:	004a      	lsls	r2, r1, #1
 800051e:	0fc9      	lsrs	r1, r1, #31
 8000520:	46ce      	mov	lr, r9
 8000522:	4647      	mov	r7, r8
 8000524:	4689      	mov	r9, r1
 8000526:	0045      	lsls	r5, r0, #1
 8000528:	0246      	lsls	r6, r0, #9
 800052a:	0e2d      	lsrs	r5, r5, #24
 800052c:	0e12      	lsrs	r2, r2, #24
 800052e:	b580      	push	{r7, lr}
 8000530:	0999      	lsrs	r1, r3, #6
 8000532:	0a77      	lsrs	r7, r6, #9
 8000534:	0fc4      	lsrs	r4, r0, #31
 8000536:	09b6      	lsrs	r6, r6, #6
 8000538:	1aab      	subs	r3, r5, r2
 800053a:	454c      	cmp	r4, r9
 800053c:	d020      	beq.n	8000580 <__aeabi_fadd+0x6c>
 800053e:	2b00      	cmp	r3, #0
 8000540:	dd0c      	ble.n	800055c <__aeabi_fadd+0x48>
 8000542:	2a00      	cmp	r2, #0
 8000544:	d134      	bne.n	80005b0 <__aeabi_fadd+0x9c>
 8000546:	2900      	cmp	r1, #0
 8000548:	d02a      	beq.n	80005a0 <__aeabi_fadd+0x8c>
 800054a:	1e5a      	subs	r2, r3, #1
 800054c:	2b01      	cmp	r3, #1
 800054e:	d100      	bne.n	8000552 <__aeabi_fadd+0x3e>
 8000550:	e08f      	b.n	8000672 <__aeabi_fadd+0x15e>
 8000552:	2bff      	cmp	r3, #255	@ 0xff
 8000554:	d100      	bne.n	8000558 <__aeabi_fadd+0x44>
 8000556:	e0cd      	b.n	80006f4 <__aeabi_fadd+0x1e0>
 8000558:	0013      	movs	r3, r2
 800055a:	e02f      	b.n	80005bc <__aeabi_fadd+0xa8>
 800055c:	2b00      	cmp	r3, #0
 800055e:	d060      	beq.n	8000622 <__aeabi_fadd+0x10e>
 8000560:	1b53      	subs	r3, r2, r5
 8000562:	2d00      	cmp	r5, #0
 8000564:	d000      	beq.n	8000568 <__aeabi_fadd+0x54>
 8000566:	e0ee      	b.n	8000746 <__aeabi_fadd+0x232>
 8000568:	2e00      	cmp	r6, #0
 800056a:	d100      	bne.n	800056e <__aeabi_fadd+0x5a>
 800056c:	e13e      	b.n	80007ec <__aeabi_fadd+0x2d8>
 800056e:	1e5c      	subs	r4, r3, #1
 8000570:	2b01      	cmp	r3, #1
 8000572:	d100      	bne.n	8000576 <__aeabi_fadd+0x62>
 8000574:	e16b      	b.n	800084e <__aeabi_fadd+0x33a>
 8000576:	2bff      	cmp	r3, #255	@ 0xff
 8000578:	d100      	bne.n	800057c <__aeabi_fadd+0x68>
 800057a:	e0b9      	b.n	80006f0 <__aeabi_fadd+0x1dc>
 800057c:	0023      	movs	r3, r4
 800057e:	e0e7      	b.n	8000750 <__aeabi_fadd+0x23c>
 8000580:	2b00      	cmp	r3, #0
 8000582:	dc00      	bgt.n	8000586 <__aeabi_fadd+0x72>
 8000584:	e0a4      	b.n	80006d0 <__aeabi_fadd+0x1bc>
 8000586:	2a00      	cmp	r2, #0
 8000588:	d069      	beq.n	800065e <__aeabi_fadd+0x14a>
 800058a:	2dff      	cmp	r5, #255	@ 0xff
 800058c:	d100      	bne.n	8000590 <__aeabi_fadd+0x7c>
 800058e:	e0b1      	b.n	80006f4 <__aeabi_fadd+0x1e0>
 8000590:	2280      	movs	r2, #128	@ 0x80
 8000592:	04d2      	lsls	r2, r2, #19
 8000594:	4311      	orrs	r1, r2
 8000596:	2b1b      	cmp	r3, #27
 8000598:	dc00      	bgt.n	800059c <__aeabi_fadd+0x88>
 800059a:	e0e9      	b.n	8000770 <__aeabi_fadd+0x25c>
 800059c:	002b      	movs	r3, r5
 800059e:	3605      	adds	r6, #5
 80005a0:	08f7      	lsrs	r7, r6, #3
 80005a2:	2bff      	cmp	r3, #255	@ 0xff
 80005a4:	d100      	bne.n	80005a8 <__aeabi_fadd+0x94>
 80005a6:	e0a5      	b.n	80006f4 <__aeabi_fadd+0x1e0>
 80005a8:	027a      	lsls	r2, r7, #9
 80005aa:	0a52      	lsrs	r2, r2, #9
 80005ac:	b2d8      	uxtb	r0, r3
 80005ae:	e030      	b.n	8000612 <__aeabi_fadd+0xfe>
 80005b0:	2dff      	cmp	r5, #255	@ 0xff
 80005b2:	d100      	bne.n	80005b6 <__aeabi_fadd+0xa2>
 80005b4:	e09e      	b.n	80006f4 <__aeabi_fadd+0x1e0>
 80005b6:	2280      	movs	r2, #128	@ 0x80
 80005b8:	04d2      	lsls	r2, r2, #19
 80005ba:	4311      	orrs	r1, r2
 80005bc:	2001      	movs	r0, #1
 80005be:	2b1b      	cmp	r3, #27
 80005c0:	dc08      	bgt.n	80005d4 <__aeabi_fadd+0xc0>
 80005c2:	0008      	movs	r0, r1
 80005c4:	2220      	movs	r2, #32
 80005c6:	40d8      	lsrs	r0, r3
 80005c8:	1ad3      	subs	r3, r2, r3
 80005ca:	4099      	lsls	r1, r3
 80005cc:	000b      	movs	r3, r1
 80005ce:	1e5a      	subs	r2, r3, #1
 80005d0:	4193      	sbcs	r3, r2
 80005d2:	4318      	orrs	r0, r3
 80005d4:	1a36      	subs	r6, r6, r0
 80005d6:	0173      	lsls	r3, r6, #5
 80005d8:	d400      	bmi.n	80005dc <__aeabi_fadd+0xc8>
 80005da:	e071      	b.n	80006c0 <__aeabi_fadd+0x1ac>
 80005dc:	01b6      	lsls	r6, r6, #6
 80005de:	09b7      	lsrs	r7, r6, #6
 80005e0:	0038      	movs	r0, r7
 80005e2:	f002 fdd1 	bl	8003188 <__clzsi2>
 80005e6:	003b      	movs	r3, r7
 80005e8:	3805      	subs	r0, #5
 80005ea:	4083      	lsls	r3, r0
 80005ec:	4285      	cmp	r5, r0
 80005ee:	dd4d      	ble.n	800068c <__aeabi_fadd+0x178>
 80005f0:	4eb4      	ldr	r6, [pc, #720]	@ (80008c4 <__aeabi_fadd+0x3b0>)
 80005f2:	1a2d      	subs	r5, r5, r0
 80005f4:	401e      	ands	r6, r3
 80005f6:	075a      	lsls	r2, r3, #29
 80005f8:	d068      	beq.n	80006cc <__aeabi_fadd+0x1b8>
 80005fa:	220f      	movs	r2, #15
 80005fc:	4013      	ands	r3, r2
 80005fe:	2b04      	cmp	r3, #4
 8000600:	d064      	beq.n	80006cc <__aeabi_fadd+0x1b8>
 8000602:	3604      	adds	r6, #4
 8000604:	0173      	lsls	r3, r6, #5
 8000606:	d561      	bpl.n	80006cc <__aeabi_fadd+0x1b8>
 8000608:	1c68      	adds	r0, r5, #1
 800060a:	2dfe      	cmp	r5, #254	@ 0xfe
 800060c:	d154      	bne.n	80006b8 <__aeabi_fadd+0x1a4>
 800060e:	20ff      	movs	r0, #255	@ 0xff
 8000610:	2200      	movs	r2, #0
 8000612:	05c0      	lsls	r0, r0, #23
 8000614:	4310      	orrs	r0, r2
 8000616:	07e4      	lsls	r4, r4, #31
 8000618:	4320      	orrs	r0, r4
 800061a:	bcc0      	pop	{r6, r7}
 800061c:	46b9      	mov	r9, r7
 800061e:	46b0      	mov	r8, r6
 8000620:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8000622:	22fe      	movs	r2, #254	@ 0xfe
 8000624:	4690      	mov	r8, r2
 8000626:	1c68      	adds	r0, r5, #1
 8000628:	0002      	movs	r2, r0
 800062a:	4640      	mov	r0, r8
 800062c:	4210      	tst	r0, r2
 800062e:	d16b      	bne.n	8000708 <__aeabi_fadd+0x1f4>
 8000630:	2d00      	cmp	r5, #0
 8000632:	d000      	beq.n	8000636 <__aeabi_fadd+0x122>
 8000634:	e0dd      	b.n	80007f2 <__aeabi_fadd+0x2de>
 8000636:	2e00      	cmp	r6, #0
 8000638:	d100      	bne.n	800063c <__aeabi_fadd+0x128>
 800063a:	e102      	b.n	8000842 <__aeabi_fadd+0x32e>
 800063c:	2900      	cmp	r1, #0
 800063e:	d0b3      	beq.n	80005a8 <__aeabi_fadd+0x94>
 8000640:	2280      	movs	r2, #128	@ 0x80
 8000642:	1a77      	subs	r7, r6, r1
 8000644:	04d2      	lsls	r2, r2, #19
 8000646:	4217      	tst	r7, r2
 8000648:	d100      	bne.n	800064c <__aeabi_fadd+0x138>
 800064a:	e136      	b.n	80008ba <__aeabi_fadd+0x3a6>
 800064c:	464c      	mov	r4, r9
 800064e:	1b8e      	subs	r6, r1, r6
 8000650:	d061      	beq.n	8000716 <__aeabi_fadd+0x202>
 8000652:	2001      	movs	r0, #1
 8000654:	4216      	tst	r6, r2
 8000656:	d130      	bne.n	80006ba <__aeabi_fadd+0x1a6>
 8000658:	2300      	movs	r3, #0
 800065a:	08f7      	lsrs	r7, r6, #3
 800065c:	e7a4      	b.n	80005a8 <__aeabi_fadd+0x94>
 800065e:	2900      	cmp	r1, #0
 8000660:	d09e      	beq.n	80005a0 <__aeabi_fadd+0x8c>
 8000662:	1e5a      	subs	r2, r3, #1
 8000664:	2b01      	cmp	r3, #1
 8000666:	d100      	bne.n	800066a <__aeabi_fadd+0x156>
 8000668:	e0ca      	b.n	8000800 <__aeabi_fadd+0x2ec>
 800066a:	2bff      	cmp	r3, #255	@ 0xff
 800066c:	d042      	beq.n	80006f4 <__aeabi_fadd+0x1e0>
 800066e:	0013      	movs	r3, r2
 8000670:	e791      	b.n	8000596 <__aeabi_fadd+0x82>
 8000672:	1a71      	subs	r1, r6, r1
 8000674:	014b      	lsls	r3, r1, #5
 8000676:	d400      	bmi.n	800067a <__aeabi_fadd+0x166>
 8000678:	e0d1      	b.n	800081e <__aeabi_fadd+0x30a>
 800067a:	018f      	lsls	r7, r1, #6
 800067c:	09bf      	lsrs	r7, r7, #6
 800067e:	0038      	movs	r0, r7
 8000680:	f002 fd82 	bl	8003188 <__clzsi2>
 8000684:	003b      	movs	r3, r7
 8000686:	3805      	subs	r0, #5
 8000688:	4083      	lsls	r3, r0
 800068a:	2501      	movs	r5, #1
 800068c:	2220      	movs	r2, #32
 800068e:	1b40      	subs	r0, r0, r5
 8000690:	3001      	adds	r0, #1
 8000692:	1a12      	subs	r2, r2, r0
 8000694:	001e      	movs	r6, r3
 8000696:	4093      	lsls	r3, r2
 8000698:	40c6      	lsrs	r6, r0
 800069a:	1e5a      	subs	r2, r3, #1
 800069c:	4193      	sbcs	r3, r2
 800069e:	431e      	orrs	r6, r3
 80006a0:	d039      	beq.n	8000716 <__aeabi_fadd+0x202>
 80006a2:	0773      	lsls	r3, r6, #29
 80006a4:	d100      	bne.n	80006a8 <__aeabi_fadd+0x194>
 80006a6:	e11b      	b.n	80008e0 <__aeabi_fadd+0x3cc>
 80006a8:	230f      	movs	r3, #15
 80006aa:	2500      	movs	r5, #0
 80006ac:	4033      	ands	r3, r6
 80006ae:	2b04      	cmp	r3, #4
 80006b0:	d1a7      	bne.n	8000602 <__aeabi_fadd+0xee>
 80006b2:	2001      	movs	r0, #1
 80006b4:	0172      	lsls	r2, r6, #5
 80006b6:	d57c      	bpl.n	80007b2 <__aeabi_fadd+0x29e>
 80006b8:	b2c0      	uxtb	r0, r0
 80006ba:	01b2      	lsls	r2, r6, #6
 80006bc:	0a52      	lsrs	r2, r2, #9
 80006be:	e7a8      	b.n	8000612 <__aeabi_fadd+0xfe>
 80006c0:	0773      	lsls	r3, r6, #29
 80006c2:	d003      	beq.n	80006cc <__aeabi_fadd+0x1b8>
 80006c4:	230f      	movs	r3, #15
 80006c6:	4033      	ands	r3, r6
 80006c8:	2b04      	cmp	r3, #4
 80006ca:	d19a      	bne.n	8000602 <__aeabi_fadd+0xee>
 80006cc:	002b      	movs	r3, r5
 80006ce:	e767      	b.n	80005a0 <__aeabi_fadd+0x8c>
 80006d0:	2b00      	cmp	r3, #0
 80006d2:	d023      	beq.n	800071c <__aeabi_fadd+0x208>
 80006d4:	1b53      	subs	r3, r2, r5
 80006d6:	2d00      	cmp	r5, #0
 80006d8:	d17b      	bne.n	80007d2 <__aeabi_fadd+0x2be>
 80006da:	2e00      	cmp	r6, #0
 80006dc:	d100      	bne.n	80006e0 <__aeabi_fadd+0x1cc>
 80006de:	e086      	b.n	80007ee <__aeabi_fadd+0x2da>
 80006e0:	1e5d      	subs	r5, r3, #1
 80006e2:	2b01      	cmp	r3, #1
 80006e4:	d100      	bne.n	80006e8 <__aeabi_fadd+0x1d4>
 80006e6:	e08b      	b.n	8000800 <__aeabi_fadd+0x2ec>
 80006e8:	2bff      	cmp	r3, #255	@ 0xff
 80006ea:	d002      	beq.n	80006f2 <__aeabi_fadd+0x1de>
 80006ec:	002b      	movs	r3, r5
 80006ee:	e075      	b.n	80007dc <__aeabi_fadd+0x2c8>
 80006f0:	464c      	mov	r4, r9
 80006f2:	4667      	mov	r7, ip
 80006f4:	2f00      	cmp	r7, #0
 80006f6:	d100      	bne.n	80006fa <__aeabi_fadd+0x1e6>
 80006f8:	e789      	b.n	800060e <__aeabi_fadd+0xfa>
 80006fa:	2280      	movs	r2, #128	@ 0x80
 80006fc:	03d2      	lsls	r2, r2, #15
 80006fe:	433a      	orrs	r2, r7
 8000700:	0252      	lsls	r2, r2, #9
 8000702:	20ff      	movs	r0, #255	@ 0xff
 8000704:	0a52      	lsrs	r2, r2, #9
 8000706:	e784      	b.n	8000612 <__aeabi_fadd+0xfe>
 8000708:	1a77      	subs	r7, r6, r1
 800070a:	017b      	lsls	r3, r7, #5
 800070c:	d46b      	bmi.n	80007e6 <__aeabi_fadd+0x2d2>
 800070e:	2f00      	cmp	r7, #0
 8000710:	d000      	beq.n	8000714 <__aeabi_fadd+0x200>
 8000712:	e765      	b.n	80005e0 <__aeabi_fadd+0xcc>
 8000714:	2400      	movs	r4, #0
 8000716:	2000      	movs	r0, #0
 8000718:	2200      	movs	r2, #0
 800071a:	e77a      	b.n	8000612 <__aeabi_fadd+0xfe>
 800071c:	22fe      	movs	r2, #254	@ 0xfe
 800071e:	1c6b      	adds	r3, r5, #1
 8000720:	421a      	tst	r2, r3
 8000722:	d149      	bne.n	80007b8 <__aeabi_fadd+0x2a4>
 8000724:	2d00      	cmp	r5, #0
 8000726:	d000      	beq.n	800072a <__aeabi_fadd+0x216>
 8000728:	e09f      	b.n	800086a <__aeabi_fadd+0x356>
 800072a:	2e00      	cmp	r6, #0
 800072c:	d100      	bne.n	8000730 <__aeabi_fadd+0x21c>
 800072e:	e0ba      	b.n	80008a6 <__aeabi_fadd+0x392>
 8000730:	2900      	cmp	r1, #0
 8000732:	d100      	bne.n	8000736 <__aeabi_fadd+0x222>
 8000734:	e0cf      	b.n	80008d6 <__aeabi_fadd+0x3c2>
 8000736:	1872      	adds	r2, r6, r1
 8000738:	0153      	lsls	r3, r2, #5
 800073a:	d400      	bmi.n	800073e <__aeabi_fadd+0x22a>
 800073c:	e0cd      	b.n	80008da <__aeabi_fadd+0x3c6>
 800073e:	0192      	lsls	r2, r2, #6
 8000740:	2001      	movs	r0, #1
 8000742:	0a52      	lsrs	r2, r2, #9
 8000744:	e765      	b.n	8000612 <__aeabi_fadd+0xfe>
 8000746:	2aff      	cmp	r2, #255	@ 0xff
 8000748:	d0d2      	beq.n	80006f0 <__aeabi_fadd+0x1dc>
 800074a:	2080      	movs	r0, #128	@ 0x80
 800074c:	04c0      	lsls	r0, r0, #19
 800074e:	4306      	orrs	r6, r0
 8000750:	2001      	movs	r0, #1
 8000752:	2b1b      	cmp	r3, #27
 8000754:	dc08      	bgt.n	8000768 <__aeabi_fadd+0x254>
 8000756:	0030      	movs	r0, r6
 8000758:	2420      	movs	r4, #32
 800075a:	40d8      	lsrs	r0, r3
 800075c:	1ae3      	subs	r3, r4, r3
 800075e:	409e      	lsls	r6, r3
 8000760:	0033      	movs	r3, r6
 8000762:	1e5c      	subs	r4, r3, #1
 8000764:	41a3      	sbcs	r3, r4
 8000766:	4318      	orrs	r0, r3
 8000768:	464c      	mov	r4, r9
 800076a:	0015      	movs	r5, r2
 800076c:	1a0e      	subs	r6, r1, r0
 800076e:	e732      	b.n	80005d6 <__aeabi_fadd+0xc2>
 8000770:	0008      	movs	r0, r1
 8000772:	2220      	movs	r2, #32
 8000774:	40d8      	lsrs	r0, r3
 8000776:	1ad3      	subs	r3, r2, r3
 8000778:	4099      	lsls	r1, r3
 800077a:	000b      	movs	r3, r1
 800077c:	1e5a      	subs	r2, r3, #1
 800077e:	4193      	sbcs	r3, r2
 8000780:	4303      	orrs	r3, r0
 8000782:	18f6      	adds	r6, r6, r3
 8000784:	0173      	lsls	r3, r6, #5
 8000786:	d59b      	bpl.n	80006c0 <__aeabi_fadd+0x1ac>
 8000788:	3501      	adds	r5, #1
 800078a:	2dff      	cmp	r5, #255	@ 0xff
 800078c:	d100      	bne.n	8000790 <__aeabi_fadd+0x27c>
 800078e:	e73e      	b.n	800060e <__aeabi_fadd+0xfa>
 8000790:	2301      	movs	r3, #1
 8000792:	494d      	ldr	r1, [pc, #308]	@ (80008c8 <__aeabi_fadd+0x3b4>)
 8000794:	0872      	lsrs	r2, r6, #1
 8000796:	4033      	ands	r3, r6
 8000798:	400a      	ands	r2, r1
 800079a:	431a      	orrs	r2, r3
 800079c:	0016      	movs	r6, r2
 800079e:	0753      	lsls	r3, r2, #29
 80007a0:	d004      	beq.n	80007ac <__aeabi_fadd+0x298>
 80007a2:	230f      	movs	r3, #15
 80007a4:	4013      	ands	r3, r2
 80007a6:	2b04      	cmp	r3, #4
 80007a8:	d000      	beq.n	80007ac <__aeabi_fadd+0x298>
 80007aa:	e72a      	b.n	8000602 <__aeabi_fadd+0xee>
 80007ac:	0173      	lsls	r3, r6, #5
 80007ae:	d500      	bpl.n	80007b2 <__aeabi_fadd+0x29e>
 80007b0:	e72a      	b.n	8000608 <__aeabi_fadd+0xf4>
 80007b2:	002b      	movs	r3, r5
 80007b4:	08f7      	lsrs	r7, r6, #3
 80007b6:	e6f7      	b.n	80005a8 <__aeabi_fadd+0x94>
 80007b8:	2bff      	cmp	r3, #255	@ 0xff
 80007ba:	d100      	bne.n	80007be <__aeabi_fadd+0x2aa>
 80007bc:	e727      	b.n	800060e <__aeabi_fadd+0xfa>
 80007be:	1871      	adds	r1, r6, r1
 80007c0:	0849      	lsrs	r1, r1, #1
 80007c2:	074a      	lsls	r2, r1, #29
 80007c4:	d02f      	beq.n	8000826 <__aeabi_fadd+0x312>
 80007c6:	220f      	movs	r2, #15
 80007c8:	400a      	ands	r2, r1
 80007ca:	2a04      	cmp	r2, #4
 80007cc:	d02b      	beq.n	8000826 <__aeabi_fadd+0x312>
 80007ce:	1d0e      	adds	r6, r1, #4
 80007d0:	e6e6      	b.n	80005a0 <__aeabi_fadd+0x8c>
 80007d2:	2aff      	cmp	r2, #255	@ 0xff
 80007d4:	d08d      	beq.n	80006f2 <__aeabi_fadd+0x1de>
 80007d6:	2080      	movs	r0, #128	@ 0x80
 80007d8:	04c0      	lsls	r0, r0, #19
 80007da:	4306      	orrs	r6, r0
 80007dc:	2b1b      	cmp	r3, #27
 80007de:	dd24      	ble.n	800082a <__aeabi_fadd+0x316>
 80007e0:	0013      	movs	r3, r2
 80007e2:	1d4e      	adds	r6, r1, #5
 80007e4:	e6dc      	b.n	80005a0 <__aeabi_fadd+0x8c>
 80007e6:	464c      	mov	r4, r9
 80007e8:	1b8f      	subs	r7, r1, r6
 80007ea:	e6f9      	b.n	80005e0 <__aeabi_fadd+0xcc>
 80007ec:	464c      	mov	r4, r9
 80007ee:	000e      	movs	r6, r1
 80007f0:	e6d6      	b.n	80005a0 <__aeabi_fadd+0x8c>
 80007f2:	2e00      	cmp	r6, #0
 80007f4:	d149      	bne.n	800088a <__aeabi_fadd+0x376>
 80007f6:	2900      	cmp	r1, #0
 80007f8:	d068      	beq.n	80008cc <__aeabi_fadd+0x3b8>
 80007fa:	4667      	mov	r7, ip
 80007fc:	464c      	mov	r4, r9
 80007fe:	e77c      	b.n	80006fa <__aeabi_fadd+0x1e6>
 8000800:	1870      	adds	r0, r6, r1
 8000802:	0143      	lsls	r3, r0, #5
 8000804:	d574      	bpl.n	80008f0 <__aeabi_fadd+0x3dc>
 8000806:	4930      	ldr	r1, [pc, #192]	@ (80008c8 <__aeabi_fadd+0x3b4>)
 8000808:	0840      	lsrs	r0, r0, #1
 800080a:	4001      	ands	r1, r0
 800080c:	0743      	lsls	r3, r0, #29
 800080e:	d009      	beq.n	8000824 <__aeabi_fadd+0x310>
 8000810:	230f      	movs	r3, #15
 8000812:	4003      	ands	r3, r0
 8000814:	2b04      	cmp	r3, #4
 8000816:	d005      	beq.n	8000824 <__aeabi_fadd+0x310>
 8000818:	2302      	movs	r3, #2
 800081a:	1d0e      	adds	r6, r1, #4
 800081c:	e6c0      	b.n	80005a0 <__aeabi_fadd+0x8c>
 800081e:	2301      	movs	r3, #1
 8000820:	08cf      	lsrs	r7, r1, #3
 8000822:	e6c1      	b.n	80005a8 <__aeabi_fadd+0x94>
 8000824:	2302      	movs	r3, #2
 8000826:	08cf      	lsrs	r7, r1, #3
 8000828:	e6be      	b.n	80005a8 <__aeabi_fadd+0x94>
 800082a:	2520      	movs	r5, #32
 800082c:	0030      	movs	r0, r6
 800082e:	40d8      	lsrs	r0, r3
 8000830:	1aeb      	subs	r3, r5, r3
 8000832:	409e      	lsls	r6, r3
 8000834:	0033      	movs	r3, r6
 8000836:	1e5d      	subs	r5, r3, #1
 8000838:	41ab      	sbcs	r3, r5
 800083a:	4303      	orrs	r3, r0
 800083c:	0015      	movs	r5, r2
 800083e:	185e      	adds	r6, r3, r1
 8000840:	e7a0      	b.n	8000784 <__aeabi_fadd+0x270>
 8000842:	2900      	cmp	r1, #0
 8000844:	d100      	bne.n	8000848 <__aeabi_fadd+0x334>
 8000846:	e765      	b.n	8000714 <__aeabi_fadd+0x200>
 8000848:	464c      	mov	r4, r9
 800084a:	4667      	mov	r7, ip
 800084c:	e6ac      	b.n	80005a8 <__aeabi_fadd+0x94>
 800084e:	1b8f      	subs	r7, r1, r6
 8000850:	017b      	lsls	r3, r7, #5
 8000852:	d52e      	bpl.n	80008b2 <__aeabi_fadd+0x39e>
 8000854:	01bf      	lsls	r7, r7, #6
 8000856:	09bf      	lsrs	r7, r7, #6
 8000858:	0038      	movs	r0, r7
 800085a:	f002 fc95 	bl	8003188 <__clzsi2>
 800085e:	003b      	movs	r3, r7
 8000860:	3805      	subs	r0, #5
 8000862:	4083      	lsls	r3, r0
 8000864:	464c      	mov	r4, r9
 8000866:	3501      	adds	r5, #1
 8000868:	e710      	b.n	800068c <__aeabi_fadd+0x178>
 800086a:	2e00      	cmp	r6, #0
 800086c:	d100      	bne.n	8000870 <__aeabi_fadd+0x35c>
 800086e:	e740      	b.n	80006f2 <__aeabi_fadd+0x1de>
 8000870:	2900      	cmp	r1, #0
 8000872:	d100      	bne.n	8000876 <__aeabi_fadd+0x362>
 8000874:	e741      	b.n	80006fa <__aeabi_fadd+0x1e6>
 8000876:	2380      	movs	r3, #128	@ 0x80
 8000878:	03db      	lsls	r3, r3, #15
 800087a:	429f      	cmp	r7, r3
 800087c:	d200      	bcs.n	8000880 <__aeabi_fadd+0x36c>
 800087e:	e73c      	b.n	80006fa <__aeabi_fadd+0x1e6>
 8000880:	459c      	cmp	ip, r3
 8000882:	d300      	bcc.n	8000886 <__aeabi_fadd+0x372>
 8000884:	e739      	b.n	80006fa <__aeabi_fadd+0x1e6>
 8000886:	4667      	mov	r7, ip
 8000888:	e737      	b.n	80006fa <__aeabi_fadd+0x1e6>
 800088a:	2900      	cmp	r1, #0
 800088c:	d100      	bne.n	8000890 <__aeabi_fadd+0x37c>
 800088e:	e734      	b.n	80006fa <__aeabi_fadd+0x1e6>
 8000890:	2380      	movs	r3, #128	@ 0x80
 8000892:	03db      	lsls	r3, r3, #15
 8000894:	429f      	cmp	r7, r3
 8000896:	d200      	bcs.n	800089a <__aeabi_fadd+0x386>
 8000898:	e72f      	b.n	80006fa <__aeabi_fadd+0x1e6>
 800089a:	459c      	cmp	ip, r3
 800089c:	d300      	bcc.n	80008a0 <__aeabi_fadd+0x38c>
 800089e:	e72c      	b.n	80006fa <__aeabi_fadd+0x1e6>
 80008a0:	464c      	mov	r4, r9
 80008a2:	4667      	mov	r7, ip
 80008a4:	e729      	b.n	80006fa <__aeabi_fadd+0x1e6>
 80008a6:	2900      	cmp	r1, #0
 80008a8:	d100      	bne.n	80008ac <__aeabi_fadd+0x398>
 80008aa:	e734      	b.n	8000716 <__aeabi_fadd+0x202>
 80008ac:	2300      	movs	r3, #0
 80008ae:	08cf      	lsrs	r7, r1, #3
 80008b0:	e67a      	b.n	80005a8 <__aeabi_fadd+0x94>
 80008b2:	464c      	mov	r4, r9
 80008b4:	2301      	movs	r3, #1
 80008b6:	08ff      	lsrs	r7, r7, #3
 80008b8:	e676      	b.n	80005a8 <__aeabi_fadd+0x94>
 80008ba:	2f00      	cmp	r7, #0
 80008bc:	d100      	bne.n	80008c0 <__aeabi_fadd+0x3ac>
 80008be:	e729      	b.n	8000714 <__aeabi_fadd+0x200>
 80008c0:	08ff      	lsrs	r7, r7, #3
 80008c2:	e671      	b.n	80005a8 <__aeabi_fadd+0x94>
 80008c4:	fbffffff 	.word	0xfbffffff
 80008c8:	7dffffff 	.word	0x7dffffff
 80008cc:	2280      	movs	r2, #128	@ 0x80
 80008ce:	2400      	movs	r4, #0
 80008d0:	20ff      	movs	r0, #255	@ 0xff
 80008d2:	03d2      	lsls	r2, r2, #15
 80008d4:	e69d      	b.n	8000612 <__aeabi_fadd+0xfe>
 80008d6:	2300      	movs	r3, #0
 80008d8:	e666      	b.n	80005a8 <__aeabi_fadd+0x94>
 80008da:	2300      	movs	r3, #0
 80008dc:	08d7      	lsrs	r7, r2, #3
 80008de:	e663      	b.n	80005a8 <__aeabi_fadd+0x94>
 80008e0:	2001      	movs	r0, #1
 80008e2:	0172      	lsls	r2, r6, #5
 80008e4:	d500      	bpl.n	80008e8 <__aeabi_fadd+0x3d4>
 80008e6:	e6e7      	b.n	80006b8 <__aeabi_fadd+0x1a4>
 80008e8:	0031      	movs	r1, r6
 80008ea:	2300      	movs	r3, #0
 80008ec:	08cf      	lsrs	r7, r1, #3
 80008ee:	e65b      	b.n	80005a8 <__aeabi_fadd+0x94>
 80008f0:	2301      	movs	r3, #1
 80008f2:	08c7      	lsrs	r7, r0, #3
 80008f4:	e658      	b.n	80005a8 <__aeabi_fadd+0x94>
 80008f6:	46c0      	nop			@ (mov r8, r8)

080008f8 <__aeabi_fdiv>:
 80008f8:	b5f0      	push	{r4, r5, r6, r7, lr}
 80008fa:	4646      	mov	r6, r8
 80008fc:	464f      	mov	r7, r9
 80008fe:	46d6      	mov	lr, sl
 8000900:	0245      	lsls	r5, r0, #9
 8000902:	b5c0      	push	{r6, r7, lr}
 8000904:	0fc3      	lsrs	r3, r0, #31
 8000906:	0047      	lsls	r7, r0, #1
 8000908:	4698      	mov	r8, r3
 800090a:	1c0e      	adds	r6, r1, #0
 800090c:	0a6d      	lsrs	r5, r5, #9
 800090e:	0e3f      	lsrs	r7, r7, #24
 8000910:	d05b      	beq.n	80009ca <__aeabi_fdiv+0xd2>
 8000912:	2fff      	cmp	r7, #255	@ 0xff
 8000914:	d021      	beq.n	800095a <__aeabi_fdiv+0x62>
 8000916:	2380      	movs	r3, #128	@ 0x80
 8000918:	00ed      	lsls	r5, r5, #3
 800091a:	04db      	lsls	r3, r3, #19
 800091c:	431d      	orrs	r5, r3
 800091e:	2300      	movs	r3, #0
 8000920:	4699      	mov	r9, r3
 8000922:	469a      	mov	sl, r3
 8000924:	3f7f      	subs	r7, #127	@ 0x7f
 8000926:	0274      	lsls	r4, r6, #9
 8000928:	0073      	lsls	r3, r6, #1
 800092a:	0a64      	lsrs	r4, r4, #9
 800092c:	0e1b      	lsrs	r3, r3, #24
 800092e:	0ff6      	lsrs	r6, r6, #31
 8000930:	2b00      	cmp	r3, #0
 8000932:	d020      	beq.n	8000976 <__aeabi_fdiv+0x7e>
 8000934:	2bff      	cmp	r3, #255	@ 0xff
 8000936:	d043      	beq.n	80009c0 <__aeabi_fdiv+0xc8>
 8000938:	2280      	movs	r2, #128	@ 0x80
 800093a:	2000      	movs	r0, #0
 800093c:	00e4      	lsls	r4, r4, #3
 800093e:	04d2      	lsls	r2, r2, #19
 8000940:	4314      	orrs	r4, r2
 8000942:	3b7f      	subs	r3, #127	@ 0x7f
 8000944:	4642      	mov	r2, r8
 8000946:	1aff      	subs	r7, r7, r3
 8000948:	464b      	mov	r3, r9
 800094a:	4072      	eors	r2, r6
 800094c:	2b0f      	cmp	r3, #15
 800094e:	d900      	bls.n	8000952 <__aeabi_fdiv+0x5a>
 8000950:	e09d      	b.n	8000a8e <__aeabi_fdiv+0x196>
 8000952:	4971      	ldr	r1, [pc, #452]	@ (8000b18 <__aeabi_fdiv+0x220>)
 8000954:	009b      	lsls	r3, r3, #2
 8000956:	58cb      	ldr	r3, [r1, r3]
 8000958:	469f      	mov	pc, r3
 800095a:	2d00      	cmp	r5, #0
 800095c:	d15a      	bne.n	8000a14 <__aeabi_fdiv+0x11c>
 800095e:	2308      	movs	r3, #8
 8000960:	4699      	mov	r9, r3
 8000962:	3b06      	subs	r3, #6
 8000964:	0274      	lsls	r4, r6, #9
 8000966:	469a      	mov	sl, r3
 8000968:	0073      	lsls	r3, r6, #1
 800096a:	27ff      	movs	r7, #255	@ 0xff
 800096c:	0a64      	lsrs	r4, r4, #9
 800096e:	0e1b      	lsrs	r3, r3, #24
 8000970:	0ff6      	lsrs	r6, r6, #31
 8000972:	2b00      	cmp	r3, #0
 8000974:	d1de      	bne.n	8000934 <__aeabi_fdiv+0x3c>
 8000976:	2c00      	cmp	r4, #0
 8000978:	d13b      	bne.n	80009f2 <__aeabi_fdiv+0xfa>
 800097a:	2301      	movs	r3, #1
 800097c:	4642      	mov	r2, r8
 800097e:	4649      	mov	r1, r9
 8000980:	4072      	eors	r2, r6
 8000982:	4319      	orrs	r1, r3
 8000984:	290e      	cmp	r1, #14
 8000986:	d818      	bhi.n	80009ba <__aeabi_fdiv+0xc2>
 8000988:	4864      	ldr	r0, [pc, #400]	@ (8000b1c <__aeabi_fdiv+0x224>)
 800098a:	0089      	lsls	r1, r1, #2
 800098c:	5841      	ldr	r1, [r0, r1]
 800098e:	468f      	mov	pc, r1
 8000990:	4653      	mov	r3, sl
 8000992:	2b02      	cmp	r3, #2
 8000994:	d100      	bne.n	8000998 <__aeabi_fdiv+0xa0>
 8000996:	e0b8      	b.n	8000b0a <__aeabi_fdiv+0x212>
 8000998:	2b03      	cmp	r3, #3
 800099a:	d06e      	beq.n	8000a7a <__aeabi_fdiv+0x182>
 800099c:	4642      	mov	r2, r8
 800099e:	002c      	movs	r4, r5
 80009a0:	2b01      	cmp	r3, #1
 80009a2:	d140      	bne.n	8000a26 <__aeabi_fdiv+0x12e>
 80009a4:	2000      	movs	r0, #0
 80009a6:	2400      	movs	r4, #0
 80009a8:	05c0      	lsls	r0, r0, #23
 80009aa:	4320      	orrs	r0, r4
 80009ac:	07d2      	lsls	r2, r2, #31
 80009ae:	4310      	orrs	r0, r2
 80009b0:	bce0      	pop	{r5, r6, r7}
 80009b2:	46ba      	mov	sl, r7
 80009b4:	46b1      	mov	r9, r6
 80009b6:	46a8      	mov	r8, r5
 80009b8:	bdf0      	pop	{r4, r5, r6, r7, pc}
 80009ba:	20ff      	movs	r0, #255	@ 0xff
 80009bc:	2400      	movs	r4, #0
 80009be:	e7f3      	b.n	80009a8 <__aeabi_fdiv+0xb0>
 80009c0:	2c00      	cmp	r4, #0
 80009c2:	d120      	bne.n	8000a06 <__aeabi_fdiv+0x10e>
 80009c4:	2302      	movs	r3, #2
 80009c6:	3fff      	subs	r7, #255	@ 0xff
 80009c8:	e7d8      	b.n	800097c <__aeabi_fdiv+0x84>
 80009ca:	2d00      	cmp	r5, #0
 80009cc:	d105      	bne.n	80009da <__aeabi_fdiv+0xe2>
 80009ce:	2304      	movs	r3, #4
 80009d0:	4699      	mov	r9, r3
 80009d2:	3b03      	subs	r3, #3
 80009d4:	2700      	movs	r7, #0
 80009d6:	469a      	mov	sl, r3
 80009d8:	e7a5      	b.n	8000926 <__aeabi_fdiv+0x2e>
 80009da:	0028      	movs	r0, r5
 80009dc:	f002 fbd4 	bl	8003188 <__clzsi2>
 80009e0:	2776      	movs	r7, #118	@ 0x76
 80009e2:	1f43      	subs	r3, r0, #5
 80009e4:	409d      	lsls	r5, r3
 80009e6:	2300      	movs	r3, #0
 80009e8:	427f      	negs	r7, r7
 80009ea:	4699      	mov	r9, r3
 80009ec:	469a      	mov	sl, r3
 80009ee:	1a3f      	subs	r7, r7, r0
 80009f0:	e799      	b.n	8000926 <__aeabi_fdiv+0x2e>
 80009f2:	0020      	movs	r0, r4
 80009f4:	f002 fbc8 	bl	8003188 <__clzsi2>
 80009f8:	1f43      	subs	r3, r0, #5
 80009fa:	409c      	lsls	r4, r3
 80009fc:	2376      	movs	r3, #118	@ 0x76
 80009fe:	425b      	negs	r3, r3
 8000a00:	1a1b      	subs	r3, r3, r0
 8000a02:	2000      	movs	r0, #0
 8000a04:	e79e      	b.n	8000944 <__aeabi_fdiv+0x4c>
 8000a06:	2303      	movs	r3, #3
 8000a08:	464a      	mov	r2, r9
 8000a0a:	431a      	orrs	r2, r3
 8000a0c:	4691      	mov	r9, r2
 8000a0e:	2003      	movs	r0, #3
 8000a10:	33fc      	adds	r3, #252	@ 0xfc
 8000a12:	e797      	b.n	8000944 <__aeabi_fdiv+0x4c>
 8000a14:	230c      	movs	r3, #12
 8000a16:	4699      	mov	r9, r3
 8000a18:	3b09      	subs	r3, #9
 8000a1a:	27ff      	movs	r7, #255	@ 0xff
 8000a1c:	469a      	mov	sl, r3
 8000a1e:	e782      	b.n	8000926 <__aeabi_fdiv+0x2e>
 8000a20:	2803      	cmp	r0, #3
 8000a22:	d02c      	beq.n	8000a7e <__aeabi_fdiv+0x186>
 8000a24:	0032      	movs	r2, r6
 8000a26:	0038      	movs	r0, r7
 8000a28:	307f      	adds	r0, #127	@ 0x7f
 8000a2a:	2800      	cmp	r0, #0
 8000a2c:	dd47      	ble.n	8000abe <__aeabi_fdiv+0x1c6>
 8000a2e:	0763      	lsls	r3, r4, #29
 8000a30:	d004      	beq.n	8000a3c <__aeabi_fdiv+0x144>
 8000a32:	230f      	movs	r3, #15
 8000a34:	4023      	ands	r3, r4
 8000a36:	2b04      	cmp	r3, #4
 8000a38:	d000      	beq.n	8000a3c <__aeabi_fdiv+0x144>
 8000a3a:	3404      	adds	r4, #4
 8000a3c:	0123      	lsls	r3, r4, #4
 8000a3e:	d503      	bpl.n	8000a48 <__aeabi_fdiv+0x150>
 8000a40:	0038      	movs	r0, r7
 8000a42:	4b37      	ldr	r3, [pc, #220]	@ (8000b20 <__aeabi_fdiv+0x228>)
 8000a44:	3080      	adds	r0, #128	@ 0x80
 8000a46:	401c      	ands	r4, r3
 8000a48:	28fe      	cmp	r0, #254	@ 0xfe
 8000a4a:	dcb6      	bgt.n	80009ba <__aeabi_fdiv+0xc2>
 8000a4c:	01a4      	lsls	r4, r4, #6
 8000a4e:	0a64      	lsrs	r4, r4, #9
 8000a50:	b2c0      	uxtb	r0, r0
 8000a52:	e7a9      	b.n	80009a8 <__aeabi_fdiv+0xb0>
 8000a54:	2480      	movs	r4, #128	@ 0x80
 8000a56:	2200      	movs	r2, #0
 8000a58:	20ff      	movs	r0, #255	@ 0xff
 8000a5a:	03e4      	lsls	r4, r4, #15
 8000a5c:	e7a4      	b.n	80009a8 <__aeabi_fdiv+0xb0>
 8000a5e:	2380      	movs	r3, #128	@ 0x80
 8000a60:	03db      	lsls	r3, r3, #15
 8000a62:	421d      	tst	r5, r3
 8000a64:	d001      	beq.n	8000a6a <__aeabi_fdiv+0x172>
 8000a66:	421c      	tst	r4, r3
 8000a68:	d00b      	beq.n	8000a82 <__aeabi_fdiv+0x18a>
 8000a6a:	2480      	movs	r4, #128	@ 0x80
 8000a6c:	03e4      	lsls	r4, r4, #15
 8000a6e:	432c      	orrs	r4, r5
 8000a70:	0264      	lsls	r4, r4, #9
 8000a72:	4642      	mov	r2, r8
 8000a74:	20ff      	movs	r0, #255	@ 0xff
 8000a76:	0a64      	lsrs	r4, r4, #9
 8000a78:	e796      	b.n	80009a8 <__aeabi_fdiv+0xb0>
 8000a7a:	4646      	mov	r6, r8
 8000a7c:	002c      	movs	r4, r5
 8000a7e:	2380      	movs	r3, #128	@ 0x80
 8000a80:	03db      	lsls	r3, r3, #15
 8000a82:	431c      	orrs	r4, r3
 8000a84:	0264      	lsls	r4, r4, #9
 8000a86:	0032      	movs	r2, r6
 8000a88:	20ff      	movs	r0, #255	@ 0xff
 8000a8a:	0a64      	lsrs	r4, r4, #9
 8000a8c:	e78c      	b.n	80009a8 <__aeabi_fdiv+0xb0>
 8000a8e:	016d      	lsls	r5, r5, #5
 8000a90:	0160      	lsls	r0, r4, #5
 8000a92:	4285      	cmp	r5, r0
 8000a94:	d22d      	bcs.n	8000af2 <__aeabi_fdiv+0x1fa>
 8000a96:	231b      	movs	r3, #27
 8000a98:	2400      	movs	r4, #0
 8000a9a:	3f01      	subs	r7, #1
 8000a9c:	2601      	movs	r6, #1
 8000a9e:	0029      	movs	r1, r5
 8000aa0:	0064      	lsls	r4, r4, #1
 8000aa2:	006d      	lsls	r5, r5, #1
 8000aa4:	2900      	cmp	r1, #0
 8000aa6:	db01      	blt.n	8000aac <__aeabi_fdiv+0x1b4>
 8000aa8:	4285      	cmp	r5, r0
 8000aaa:	d301      	bcc.n	8000ab0 <__aeabi_fdiv+0x1b8>
 8000aac:	1a2d      	subs	r5, r5, r0
 8000aae:	4334      	orrs	r4, r6
 8000ab0:	3b01      	subs	r3, #1
 8000ab2:	2b00      	cmp	r3, #0
 8000ab4:	d1f3      	bne.n	8000a9e <__aeabi_fdiv+0x1a6>
 8000ab6:	1e6b      	subs	r3, r5, #1
 8000ab8:	419d      	sbcs	r5, r3
 8000aba:	432c      	orrs	r4, r5
 8000abc:	e7b3      	b.n	8000a26 <__aeabi_fdiv+0x12e>
 8000abe:	2301      	movs	r3, #1
 8000ac0:	1a1b      	subs	r3, r3, r0
 8000ac2:	2b1b      	cmp	r3, #27
 8000ac4:	dd00      	ble.n	8000ac8 <__aeabi_fdiv+0x1d0>
 8000ac6:	e76d      	b.n	80009a4 <__aeabi_fdiv+0xac>
 8000ac8:	0021      	movs	r1, r4
 8000aca:	379e      	adds	r7, #158	@ 0x9e
 8000acc:	40d9      	lsrs	r1, r3
 8000ace:	40bc      	lsls	r4, r7
 8000ad0:	000b      	movs	r3, r1
 8000ad2:	1e61      	subs	r1, r4, #1
 8000ad4:	418c      	sbcs	r4, r1
 8000ad6:	4323      	orrs	r3, r4
 8000ad8:	0759      	lsls	r1, r3, #29
 8000ada:	d004      	beq.n	8000ae6 <__aeabi_fdiv+0x1ee>
 8000adc:	210f      	movs	r1, #15
 8000ade:	4019      	ands	r1, r3
 8000ae0:	2904      	cmp	r1, #4
 8000ae2:	d000      	beq.n	8000ae6 <__aeabi_fdiv+0x1ee>
 8000ae4:	3304      	adds	r3, #4
 8000ae6:	0159      	lsls	r1, r3, #5
 8000ae8:	d413      	bmi.n	8000b12 <__aeabi_fdiv+0x21a>
 8000aea:	019b      	lsls	r3, r3, #6
 8000aec:	2000      	movs	r0, #0
 8000aee:	0a5c      	lsrs	r4, r3, #9
 8000af0:	e75a      	b.n	80009a8 <__aeabi_fdiv+0xb0>
 8000af2:	231a      	movs	r3, #26
 8000af4:	2401      	movs	r4, #1
 8000af6:	1a2d      	subs	r5, r5, r0
 8000af8:	e7d0      	b.n	8000a9c <__aeabi_fdiv+0x1a4>
 8000afa:	1e98      	subs	r0, r3, #2
 8000afc:	4243      	negs	r3, r0
 8000afe:	4158      	adcs	r0, r3
 8000b00:	4240      	negs	r0, r0
 8000b02:	0032      	movs	r2, r6
 8000b04:	2400      	movs	r4, #0
 8000b06:	b2c0      	uxtb	r0, r0
 8000b08:	e74e      	b.n	80009a8 <__aeabi_fdiv+0xb0>
 8000b0a:	4642      	mov	r2, r8
 8000b0c:	20ff      	movs	r0, #255	@ 0xff
 8000b0e:	2400      	movs	r4, #0
 8000b10:	e74a      	b.n	80009a8 <__aeabi_fdiv+0xb0>
 8000b12:	2001      	movs	r0, #1
 8000b14:	2400      	movs	r4, #0
 8000b16:	e747      	b.n	80009a8 <__aeabi_fdiv+0xb0>
 8000b18:	0800e224 	.word	0x0800e224
 8000b1c:	0800e264 	.word	0x0800e264
 8000b20:	f7ffffff 	.word	0xf7ffffff

08000b24 <__eqsf2>:
 8000b24:	b570      	push	{r4, r5, r6, lr}
 8000b26:	0042      	lsls	r2, r0, #1
 8000b28:	024e      	lsls	r6, r1, #9
 8000b2a:	004c      	lsls	r4, r1, #1
 8000b2c:	0245      	lsls	r5, r0, #9
 8000b2e:	0a6d      	lsrs	r5, r5, #9
 8000b30:	0e12      	lsrs	r2, r2, #24
 8000b32:	0fc3      	lsrs	r3, r0, #31
 8000b34:	0a76      	lsrs	r6, r6, #9
 8000b36:	0e24      	lsrs	r4, r4, #24
 8000b38:	0fc9      	lsrs	r1, r1, #31
 8000b3a:	2aff      	cmp	r2, #255	@ 0xff
 8000b3c:	d010      	beq.n	8000b60 <__eqsf2+0x3c>
 8000b3e:	2cff      	cmp	r4, #255	@ 0xff
 8000b40:	d00c      	beq.n	8000b5c <__eqsf2+0x38>
 8000b42:	2001      	movs	r0, #1
 8000b44:	42a2      	cmp	r2, r4
 8000b46:	d10a      	bne.n	8000b5e <__eqsf2+0x3a>
 8000b48:	42b5      	cmp	r5, r6
 8000b4a:	d108      	bne.n	8000b5e <__eqsf2+0x3a>
 8000b4c:	428b      	cmp	r3, r1
 8000b4e:	d00f      	beq.n	8000b70 <__eqsf2+0x4c>
 8000b50:	2a00      	cmp	r2, #0
 8000b52:	d104      	bne.n	8000b5e <__eqsf2+0x3a>
 8000b54:	0028      	movs	r0, r5
 8000b56:	1e43      	subs	r3, r0, #1
 8000b58:	4198      	sbcs	r0, r3
 8000b5a:	e000      	b.n	8000b5e <__eqsf2+0x3a>
 8000b5c:	2001      	movs	r0, #1
 8000b5e:	bd70      	pop	{r4, r5, r6, pc}
 8000b60:	2001      	movs	r0, #1
 8000b62:	2cff      	cmp	r4, #255	@ 0xff
 8000b64:	d1fb      	bne.n	8000b5e <__eqsf2+0x3a>
 8000b66:	4335      	orrs	r5, r6
 8000b68:	d1f9      	bne.n	8000b5e <__eqsf2+0x3a>
 8000b6a:	404b      	eors	r3, r1
 8000b6c:	0018      	movs	r0, r3
 8000b6e:	e7f6      	b.n	8000b5e <__eqsf2+0x3a>
 8000b70:	2000      	movs	r0, #0
 8000b72:	e7f4      	b.n	8000b5e <__eqsf2+0x3a>

08000b74 <__gesf2>:
 8000b74:	b530      	push	{r4, r5, lr}
 8000b76:	0042      	lsls	r2, r0, #1
 8000b78:	0244      	lsls	r4, r0, #9
 8000b7a:	024d      	lsls	r5, r1, #9
 8000b7c:	0fc3      	lsrs	r3, r0, #31
 8000b7e:	0048      	lsls	r0, r1, #1
 8000b80:	0a64      	lsrs	r4, r4, #9
 8000b82:	0e12      	lsrs	r2, r2, #24
 8000b84:	0a6d      	lsrs	r5, r5, #9
 8000b86:	0e00      	lsrs	r0, r0, #24
 8000b88:	0fc9      	lsrs	r1, r1, #31
 8000b8a:	2aff      	cmp	r2, #255	@ 0xff
 8000b8c:	d018      	beq.n	8000bc0 <__gesf2+0x4c>
 8000b8e:	28ff      	cmp	r0, #255	@ 0xff
 8000b90:	d00a      	beq.n	8000ba8 <__gesf2+0x34>
 8000b92:	2a00      	cmp	r2, #0
 8000b94:	d11e      	bne.n	8000bd4 <__gesf2+0x60>
 8000b96:	2800      	cmp	r0, #0
 8000b98:	d10a      	bne.n	8000bb0 <__gesf2+0x3c>
 8000b9a:	2d00      	cmp	r5, #0
 8000b9c:	d029      	beq.n	8000bf2 <__gesf2+0x7e>
 8000b9e:	2c00      	cmp	r4, #0
 8000ba0:	d12d      	bne.n	8000bfe <__gesf2+0x8a>
 8000ba2:	0048      	lsls	r0, r1, #1
 8000ba4:	3801      	subs	r0, #1
 8000ba6:	bd30      	pop	{r4, r5, pc}
 8000ba8:	2d00      	cmp	r5, #0
 8000baa:	d125      	bne.n	8000bf8 <__gesf2+0x84>
 8000bac:	2a00      	cmp	r2, #0
 8000bae:	d101      	bne.n	8000bb4 <__gesf2+0x40>
 8000bb0:	2c00      	cmp	r4, #0
 8000bb2:	d0f6      	beq.n	8000ba2 <__gesf2+0x2e>
 8000bb4:	428b      	cmp	r3, r1
 8000bb6:	d019      	beq.n	8000bec <__gesf2+0x78>
 8000bb8:	2001      	movs	r0, #1
 8000bba:	425b      	negs	r3, r3
 8000bbc:	4318      	orrs	r0, r3
 8000bbe:	e7f2      	b.n	8000ba6 <__gesf2+0x32>
 8000bc0:	2c00      	cmp	r4, #0
 8000bc2:	d119      	bne.n	8000bf8 <__gesf2+0x84>
 8000bc4:	28ff      	cmp	r0, #255	@ 0xff
 8000bc6:	d1f7      	bne.n	8000bb8 <__gesf2+0x44>
 8000bc8:	2d00      	cmp	r5, #0
 8000bca:	d115      	bne.n	8000bf8 <__gesf2+0x84>
 8000bcc:	2000      	movs	r0, #0
 8000bce:	428b      	cmp	r3, r1
 8000bd0:	d1f2      	bne.n	8000bb8 <__gesf2+0x44>
 8000bd2:	e7e8      	b.n	8000ba6 <__gesf2+0x32>
 8000bd4:	2800      	cmp	r0, #0
 8000bd6:	d0ef      	beq.n	8000bb8 <__gesf2+0x44>
 8000bd8:	428b      	cmp	r3, r1
 8000bda:	d1ed      	bne.n	8000bb8 <__gesf2+0x44>
 8000bdc:	4282      	cmp	r2, r0
 8000bde:	dceb      	bgt.n	8000bb8 <__gesf2+0x44>
 8000be0:	db04      	blt.n	8000bec <__gesf2+0x78>
 8000be2:	42ac      	cmp	r4, r5
 8000be4:	d8e8      	bhi.n	8000bb8 <__gesf2+0x44>
 8000be6:	2000      	movs	r0, #0
 8000be8:	42ac      	cmp	r4, r5
 8000bea:	d2dc      	bcs.n	8000ba6 <__gesf2+0x32>
 8000bec:	0058      	lsls	r0, r3, #1
 8000bee:	3801      	subs	r0, #1
 8000bf0:	e7d9      	b.n	8000ba6 <__gesf2+0x32>
 8000bf2:	2c00      	cmp	r4, #0
 8000bf4:	d0d7      	beq.n	8000ba6 <__gesf2+0x32>
 8000bf6:	e7df      	b.n	8000bb8 <__gesf2+0x44>
 8000bf8:	2002      	movs	r0, #2
 8000bfa:	4240      	negs	r0, r0
 8000bfc:	e7d3      	b.n	8000ba6 <__gesf2+0x32>
 8000bfe:	428b      	cmp	r3, r1
 8000c00:	d1da      	bne.n	8000bb8 <__gesf2+0x44>
 8000c02:	e7ee      	b.n	8000be2 <__gesf2+0x6e>

08000c04 <__lesf2>:
 8000c04:	b530      	push	{r4, r5, lr}
 8000c06:	0042      	lsls	r2, r0, #1
 8000c08:	0244      	lsls	r4, r0, #9
 8000c0a:	024d      	lsls	r5, r1, #9
 8000c0c:	0fc3      	lsrs	r3, r0, #31
 8000c0e:	0048      	lsls	r0, r1, #1
 8000c10:	0a64      	lsrs	r4, r4, #9
 8000c12:	0e12      	lsrs	r2, r2, #24
 8000c14:	0a6d      	lsrs	r5, r5, #9
 8000c16:	0e00      	lsrs	r0, r0, #24
 8000c18:	0fc9      	lsrs	r1, r1, #31
 8000c1a:	2aff      	cmp	r2, #255	@ 0xff
 8000c1c:	d017      	beq.n	8000c4e <__lesf2+0x4a>
 8000c1e:	28ff      	cmp	r0, #255	@ 0xff
 8000c20:	d00a      	beq.n	8000c38 <__lesf2+0x34>
 8000c22:	2a00      	cmp	r2, #0
 8000c24:	d11b      	bne.n	8000c5e <__lesf2+0x5a>
 8000c26:	2800      	cmp	r0, #0
 8000c28:	d10a      	bne.n	8000c40 <__lesf2+0x3c>
 8000c2a:	2d00      	cmp	r5, #0
 8000c2c:	d01d      	beq.n	8000c6a <__lesf2+0x66>
 8000c2e:	2c00      	cmp	r4, #0
 8000c30:	d12d      	bne.n	8000c8e <__lesf2+0x8a>
 8000c32:	0048      	lsls	r0, r1, #1
 8000c34:	3801      	subs	r0, #1
 8000c36:	e011      	b.n	8000c5c <__lesf2+0x58>
 8000c38:	2d00      	cmp	r5, #0
 8000c3a:	d10e      	bne.n	8000c5a <__lesf2+0x56>
 8000c3c:	2a00      	cmp	r2, #0
 8000c3e:	d101      	bne.n	8000c44 <__lesf2+0x40>
 8000c40:	2c00      	cmp	r4, #0
 8000c42:	d0f6      	beq.n	8000c32 <__lesf2+0x2e>
 8000c44:	428b      	cmp	r3, r1
 8000c46:	d10c      	bne.n	8000c62 <__lesf2+0x5e>
 8000c48:	0058      	lsls	r0, r3, #1
 8000c4a:	3801      	subs	r0, #1
 8000c4c:	e006      	b.n	8000c5c <__lesf2+0x58>
 8000c4e:	2c00      	cmp	r4, #0
 8000c50:	d103      	bne.n	8000c5a <__lesf2+0x56>
 8000c52:	28ff      	cmp	r0, #255	@ 0xff
 8000c54:	d105      	bne.n	8000c62 <__lesf2+0x5e>
 8000c56:	2d00      	cmp	r5, #0
 8000c58:	d015      	beq.n	8000c86 <__lesf2+0x82>
 8000c5a:	2002      	movs	r0, #2
 8000c5c:	bd30      	pop	{r4, r5, pc}
 8000c5e:	2800      	cmp	r0, #0
 8000c60:	d106      	bne.n	8000c70 <__lesf2+0x6c>
 8000c62:	2001      	movs	r0, #1
 8000c64:	425b      	negs	r3, r3
 8000c66:	4318      	orrs	r0, r3
 8000c68:	e7f8      	b.n	8000c5c <__lesf2+0x58>
 8000c6a:	2c00      	cmp	r4, #0
 8000c6c:	d0f6      	beq.n	8000c5c <__lesf2+0x58>
 8000c6e:	e7f8      	b.n	8000c62 <__lesf2+0x5e>
 8000c70:	428b      	cmp	r3, r1
 8000c72:	d1f6      	bne.n	8000c62 <__lesf2+0x5e>
 8000c74:	4282      	cmp	r2, r0
 8000c76:	dcf4      	bgt.n	8000c62 <__lesf2+0x5e>
 8000c78:	dbe6      	blt.n	8000c48 <__lesf2+0x44>
 8000c7a:	42ac      	cmp	r4, r5
 8000c7c:	d8f1      	bhi.n	8000c62 <__lesf2+0x5e>
 8000c7e:	2000      	movs	r0, #0
 8000c80:	42ac      	cmp	r4, r5
 8000c82:	d2eb      	bcs.n	8000c5c <__lesf2+0x58>
 8000c84:	e7e0      	b.n	8000c48 <__lesf2+0x44>
 8000c86:	2000      	movs	r0, #0
 8000c88:	428b      	cmp	r3, r1
 8000c8a:	d1ea      	bne.n	8000c62 <__lesf2+0x5e>
 8000c8c:	e7e6      	b.n	8000c5c <__lesf2+0x58>
 8000c8e:	428b      	cmp	r3, r1
 8000c90:	d1e7      	bne.n	8000c62 <__lesf2+0x5e>
 8000c92:	e7f2      	b.n	8000c7a <__lesf2+0x76>

08000c94 <__aeabi_fmul>:
 8000c94:	b5f0      	push	{r4, r5, r6, r7, lr}
 8000c96:	464f      	mov	r7, r9
 8000c98:	4646      	mov	r6, r8
 8000c9a:	46d6      	mov	lr, sl
 8000c9c:	0044      	lsls	r4, r0, #1
 8000c9e:	b5c0      	push	{r6, r7, lr}
 8000ca0:	0246      	lsls	r6, r0, #9
 8000ca2:	1c0f      	adds	r7, r1, #0
 8000ca4:	0a76      	lsrs	r6, r6, #9
 8000ca6:	0e24      	lsrs	r4, r4, #24
 8000ca8:	0fc5      	lsrs	r5, r0, #31
 8000caa:	2c00      	cmp	r4, #0
 8000cac:	d100      	bne.n	8000cb0 <__aeabi_fmul+0x1c>
 8000cae:	e0da      	b.n	8000e66 <__aeabi_fmul+0x1d2>
 8000cb0:	2cff      	cmp	r4, #255	@ 0xff
 8000cb2:	d074      	beq.n	8000d9e <__aeabi_fmul+0x10a>
 8000cb4:	2380      	movs	r3, #128	@ 0x80
 8000cb6:	00f6      	lsls	r6, r6, #3
 8000cb8:	04db      	lsls	r3, r3, #19
 8000cba:	431e      	orrs	r6, r3
 8000cbc:	2300      	movs	r3, #0
 8000cbe:	4699      	mov	r9, r3
 8000cc0:	469a      	mov	sl, r3
 8000cc2:	3c7f      	subs	r4, #127	@ 0x7f
 8000cc4:	027b      	lsls	r3, r7, #9
 8000cc6:	0a5b      	lsrs	r3, r3, #9
 8000cc8:	4698      	mov	r8, r3
 8000cca:	007b      	lsls	r3, r7, #1
 8000ccc:	0e1b      	lsrs	r3, r3, #24
 8000cce:	0fff      	lsrs	r7, r7, #31
 8000cd0:	2b00      	cmp	r3, #0
 8000cd2:	d074      	beq.n	8000dbe <__aeabi_fmul+0x12a>
 8000cd4:	2bff      	cmp	r3, #255	@ 0xff
 8000cd6:	d100      	bne.n	8000cda <__aeabi_fmul+0x46>
 8000cd8:	e08e      	b.n	8000df8 <__aeabi_fmul+0x164>
 8000cda:	4642      	mov	r2, r8
 8000cdc:	2180      	movs	r1, #128	@ 0x80
 8000cde:	00d2      	lsls	r2, r2, #3
 8000ce0:	04c9      	lsls	r1, r1, #19
 8000ce2:	4311      	orrs	r1, r2
 8000ce4:	3b7f      	subs	r3, #127	@ 0x7f
 8000ce6:	002a      	movs	r2, r5
 8000ce8:	18e4      	adds	r4, r4, r3
 8000cea:	464b      	mov	r3, r9
 8000cec:	407a      	eors	r2, r7
 8000cee:	4688      	mov	r8, r1
 8000cf0:	b2d2      	uxtb	r2, r2
 8000cf2:	2b0a      	cmp	r3, #10
 8000cf4:	dc75      	bgt.n	8000de2 <__aeabi_fmul+0x14e>
 8000cf6:	464b      	mov	r3, r9
 8000cf8:	2000      	movs	r0, #0
 8000cfa:	2b02      	cmp	r3, #2
 8000cfc:	dd0f      	ble.n	8000d1e <__aeabi_fmul+0x8a>
 8000cfe:	4649      	mov	r1, r9
 8000d00:	2301      	movs	r3, #1
 8000d02:	408b      	lsls	r3, r1
 8000d04:	21a6      	movs	r1, #166	@ 0xa6
 8000d06:	00c9      	lsls	r1, r1, #3
 8000d08:	420b      	tst	r3, r1
 8000d0a:	d169      	bne.n	8000de0 <__aeabi_fmul+0x14c>
 8000d0c:	2190      	movs	r1, #144	@ 0x90
 8000d0e:	0089      	lsls	r1, r1, #2
 8000d10:	420b      	tst	r3, r1
 8000d12:	d000      	beq.n	8000d16 <__aeabi_fmul+0x82>
 8000d14:	e100      	b.n	8000f18 <__aeabi_fmul+0x284>
 8000d16:	2188      	movs	r1, #136	@ 0x88
 8000d18:	4219      	tst	r1, r3
 8000d1a:	d000      	beq.n	8000d1e <__aeabi_fmul+0x8a>
 8000d1c:	e0f5      	b.n	8000f0a <__aeabi_fmul+0x276>
 8000d1e:	4641      	mov	r1, r8
 8000d20:	0409      	lsls	r1, r1, #16
 8000d22:	0c09      	lsrs	r1, r1, #16
 8000d24:	4643      	mov	r3, r8
 8000d26:	0008      	movs	r0, r1
 8000d28:	0c35      	lsrs	r5, r6, #16
 8000d2a:	0436      	lsls	r6, r6, #16
 8000d2c:	0c1b      	lsrs	r3, r3, #16
 8000d2e:	0c36      	lsrs	r6, r6, #16
 8000d30:	4370      	muls	r0, r6
 8000d32:	4369      	muls	r1, r5
 8000d34:	435e      	muls	r6, r3
 8000d36:	435d      	muls	r5, r3
 8000d38:	1876      	adds	r6, r6, r1
 8000d3a:	0c03      	lsrs	r3, r0, #16
 8000d3c:	199b      	adds	r3, r3, r6
 8000d3e:	4299      	cmp	r1, r3
 8000d40:	d903      	bls.n	8000d4a <__aeabi_fmul+0xb6>
 8000d42:	2180      	movs	r1, #128	@ 0x80
 8000d44:	0249      	lsls	r1, r1, #9
 8000d46:	468c      	mov	ip, r1
 8000d48:	4465      	add	r5, ip
 8000d4a:	0400      	lsls	r0, r0, #16
 8000d4c:	0419      	lsls	r1, r3, #16
 8000d4e:	0c00      	lsrs	r0, r0, #16
 8000d50:	1809      	adds	r1, r1, r0
 8000d52:	018e      	lsls	r6, r1, #6
 8000d54:	1e70      	subs	r0, r6, #1
 8000d56:	4186      	sbcs	r6, r0
 8000d58:	0c1b      	lsrs	r3, r3, #16
 8000d5a:	0e89      	lsrs	r1, r1, #26
 8000d5c:	195b      	adds	r3, r3, r5
 8000d5e:	430e      	orrs	r6, r1
 8000d60:	019b      	lsls	r3, r3, #6
 8000d62:	431e      	orrs	r6, r3
 8000d64:	011b      	lsls	r3, r3, #4
 8000d66:	d46c      	bmi.n	8000e42 <__aeabi_fmul+0x1ae>
 8000d68:	0023      	movs	r3, r4
 8000d6a:	337f      	adds	r3, #127	@ 0x7f
 8000d6c:	2b00      	cmp	r3, #0
 8000d6e:	dc00      	bgt.n	8000d72 <__aeabi_fmul+0xde>
 8000d70:	e0b1      	b.n	8000ed6 <__aeabi_fmul+0x242>
 8000d72:	0015      	movs	r5, r2
 8000d74:	0771      	lsls	r1, r6, #29
 8000d76:	d00b      	beq.n	8000d90 <__aeabi_fmul+0xfc>
 8000d78:	200f      	movs	r0, #15
 8000d7a:	0021      	movs	r1, r4
 8000d7c:	4030      	ands	r0, r6
 8000d7e:	2804      	cmp	r0, #4
 8000d80:	d006      	beq.n	8000d90 <__aeabi_fmul+0xfc>
 8000d82:	3604      	adds	r6, #4
 8000d84:	0132      	lsls	r2, r6, #4
 8000d86:	d503      	bpl.n	8000d90 <__aeabi_fmul+0xfc>
 8000d88:	4b6e      	ldr	r3, [pc, #440]	@ (8000f44 <__aeabi_fmul+0x2b0>)
 8000d8a:	401e      	ands	r6, r3
 8000d8c:	000b      	movs	r3, r1
 8000d8e:	3380      	adds	r3, #128	@ 0x80
 8000d90:	2bfe      	cmp	r3, #254	@ 0xfe
 8000d92:	dd00      	ble.n	8000d96 <__aeabi_fmul+0x102>
 8000d94:	e0bd      	b.n	8000f12 <__aeabi_fmul+0x27e>
 8000d96:	01b2      	lsls	r2, r6, #6
 8000d98:	0a52      	lsrs	r2, r2, #9
 8000d9a:	b2db      	uxtb	r3, r3
 8000d9c:	e048      	b.n	8000e30 <__aeabi_fmul+0x19c>
 8000d9e:	2e00      	cmp	r6, #0
 8000da0:	d000      	beq.n	8000da4 <__aeabi_fmul+0x110>
 8000da2:	e092      	b.n	8000eca <__aeabi_fmul+0x236>
 8000da4:	2308      	movs	r3, #8
 8000da6:	4699      	mov	r9, r3
 8000da8:	3b06      	subs	r3, #6
 8000daa:	469a      	mov	sl, r3
 8000dac:	027b      	lsls	r3, r7, #9
 8000dae:	0a5b      	lsrs	r3, r3, #9
 8000db0:	4698      	mov	r8, r3
 8000db2:	007b      	lsls	r3, r7, #1
 8000db4:	24ff      	movs	r4, #255	@ 0xff
 8000db6:	0e1b      	lsrs	r3, r3, #24
 8000db8:	0fff      	lsrs	r7, r7, #31
 8000dba:	2b00      	cmp	r3, #0
 8000dbc:	d18a      	bne.n	8000cd4 <__aeabi_fmul+0x40>
 8000dbe:	4642      	mov	r2, r8
 8000dc0:	2a00      	cmp	r2, #0
 8000dc2:	d164      	bne.n	8000e8e <__aeabi_fmul+0x1fa>
 8000dc4:	4649      	mov	r1, r9
 8000dc6:	3201      	adds	r2, #1
 8000dc8:	4311      	orrs	r1, r2
 8000dca:	4689      	mov	r9, r1
 8000dcc:	290a      	cmp	r1, #10
 8000dce:	dc08      	bgt.n	8000de2 <__aeabi_fmul+0x14e>
 8000dd0:	407d      	eors	r5, r7
 8000dd2:	2001      	movs	r0, #1
 8000dd4:	b2ea      	uxtb	r2, r5
 8000dd6:	2902      	cmp	r1, #2
 8000dd8:	dc91      	bgt.n	8000cfe <__aeabi_fmul+0x6a>
 8000dda:	0015      	movs	r5, r2
 8000ddc:	2200      	movs	r2, #0
 8000dde:	e027      	b.n	8000e30 <__aeabi_fmul+0x19c>
 8000de0:	0015      	movs	r5, r2
 8000de2:	4653      	mov	r3, sl
 8000de4:	2b02      	cmp	r3, #2
 8000de6:	d100      	bne.n	8000dea <__aeabi_fmul+0x156>
 8000de8:	e093      	b.n	8000f12 <__aeabi_fmul+0x27e>
 8000dea:	2b03      	cmp	r3, #3
 8000dec:	d01a      	beq.n	8000e24 <__aeabi_fmul+0x190>
 8000dee:	2b01      	cmp	r3, #1
 8000df0:	d12c      	bne.n	8000e4c <__aeabi_fmul+0x1b8>
 8000df2:	2300      	movs	r3, #0
 8000df4:	2200      	movs	r2, #0
 8000df6:	e01b      	b.n	8000e30 <__aeabi_fmul+0x19c>
 8000df8:	4643      	mov	r3, r8
 8000dfa:	34ff      	adds	r4, #255	@ 0xff
 8000dfc:	2b00      	cmp	r3, #0
 8000dfe:	d055      	beq.n	8000eac <__aeabi_fmul+0x218>
 8000e00:	2103      	movs	r1, #3
 8000e02:	464b      	mov	r3, r9
 8000e04:	430b      	orrs	r3, r1
 8000e06:	0019      	movs	r1, r3
 8000e08:	2b0a      	cmp	r3, #10
 8000e0a:	dc00      	bgt.n	8000e0e <__aeabi_fmul+0x17a>
 8000e0c:	e092      	b.n	8000f34 <__aeabi_fmul+0x2a0>
 8000e0e:	2b0f      	cmp	r3, #15
 8000e10:	d000      	beq.n	8000e14 <__aeabi_fmul+0x180>
 8000e12:	e08c      	b.n	8000f2e <__aeabi_fmul+0x29a>
 8000e14:	2280      	movs	r2, #128	@ 0x80
 8000e16:	03d2      	lsls	r2, r2, #15
 8000e18:	4216      	tst	r6, r2
 8000e1a:	d003      	beq.n	8000e24 <__aeabi_fmul+0x190>
 8000e1c:	4643      	mov	r3, r8
 8000e1e:	4213      	tst	r3, r2
 8000e20:	d100      	bne.n	8000e24 <__aeabi_fmul+0x190>
 8000e22:	e07d      	b.n	8000f20 <__aeabi_fmul+0x28c>
 8000e24:	2280      	movs	r2, #128	@ 0x80
 8000e26:	03d2      	lsls	r2, r2, #15
 8000e28:	4332      	orrs	r2, r6
 8000e2a:	0252      	lsls	r2, r2, #9
 8000e2c:	0a52      	lsrs	r2, r2, #9
 8000e2e:	23ff      	movs	r3, #255	@ 0xff
 8000e30:	05d8      	lsls	r0, r3, #23
 8000e32:	07ed      	lsls	r5, r5, #31
 8000e34:	4310      	orrs	r0, r2
 8000e36:	4328      	orrs	r0, r5
 8000e38:	bce0      	pop	{r5, r6, r7}
 8000e3a:	46ba      	mov	sl, r7
 8000e3c:	46b1      	mov	r9, r6
 8000e3e:	46a8      	mov	r8, r5
 8000e40:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8000e42:	2301      	movs	r3, #1
 8000e44:	0015      	movs	r5, r2
 8000e46:	0871      	lsrs	r1, r6, #1
 8000e48:	401e      	ands	r6, r3
 8000e4a:	430e      	orrs	r6, r1
 8000e4c:	0023      	movs	r3, r4
 8000e4e:	3380      	adds	r3, #128	@ 0x80
 8000e50:	1c61      	adds	r1, r4, #1
 8000e52:	2b00      	cmp	r3, #0
 8000e54:	dd41      	ble.n	8000eda <__aeabi_fmul+0x246>
 8000e56:	0772      	lsls	r2, r6, #29
 8000e58:	d094      	beq.n	8000d84 <__aeabi_fmul+0xf0>
 8000e5a:	220f      	movs	r2, #15
 8000e5c:	4032      	ands	r2, r6
 8000e5e:	2a04      	cmp	r2, #4
 8000e60:	d000      	beq.n	8000e64 <__aeabi_fmul+0x1d0>
 8000e62:	e78e      	b.n	8000d82 <__aeabi_fmul+0xee>
 8000e64:	e78e      	b.n	8000d84 <__aeabi_fmul+0xf0>
 8000e66:	2e00      	cmp	r6, #0
 8000e68:	d105      	bne.n	8000e76 <__aeabi_fmul+0x1e2>
 8000e6a:	2304      	movs	r3, #4
 8000e6c:	4699      	mov	r9, r3
 8000e6e:	3b03      	subs	r3, #3
 8000e70:	2400      	movs	r4, #0
 8000e72:	469a      	mov	sl, r3
 8000e74:	e726      	b.n	8000cc4 <__aeabi_fmul+0x30>
 8000e76:	0030      	movs	r0, r6
 8000e78:	f002 f986 	bl	8003188 <__clzsi2>
 8000e7c:	2476      	movs	r4, #118	@ 0x76
 8000e7e:	1f43      	subs	r3, r0, #5
 8000e80:	409e      	lsls	r6, r3
 8000e82:	2300      	movs	r3, #0
 8000e84:	4264      	negs	r4, r4
 8000e86:	4699      	mov	r9, r3
 8000e88:	469a      	mov	sl, r3
 8000e8a:	1a24      	subs	r4, r4, r0
 8000e8c:	e71a      	b.n	8000cc4 <__aeabi_fmul+0x30>
 8000e8e:	4640      	mov	r0, r8
 8000e90:	f002 f97a 	bl	8003188 <__clzsi2>
 8000e94:	464b      	mov	r3, r9
 8000e96:	1a24      	subs	r4, r4, r0
 8000e98:	3c76      	subs	r4, #118	@ 0x76
 8000e9a:	2b0a      	cmp	r3, #10
 8000e9c:	dca1      	bgt.n	8000de2 <__aeabi_fmul+0x14e>
 8000e9e:	4643      	mov	r3, r8
 8000ea0:	3805      	subs	r0, #5
 8000ea2:	4083      	lsls	r3, r0
 8000ea4:	407d      	eors	r5, r7
 8000ea6:	4698      	mov	r8, r3
 8000ea8:	b2ea      	uxtb	r2, r5
 8000eaa:	e724      	b.n	8000cf6 <__aeabi_fmul+0x62>
 8000eac:	464a      	mov	r2, r9
 8000eae:	3302      	adds	r3, #2
 8000eb0:	4313      	orrs	r3, r2
 8000eb2:	002a      	movs	r2, r5
 8000eb4:	407a      	eors	r2, r7
 8000eb6:	b2d2      	uxtb	r2, r2
 8000eb8:	2b0a      	cmp	r3, #10
 8000eba:	dc92      	bgt.n	8000de2 <__aeabi_fmul+0x14e>
 8000ebc:	4649      	mov	r1, r9
 8000ebe:	0015      	movs	r5, r2
 8000ec0:	2900      	cmp	r1, #0
 8000ec2:	d026      	beq.n	8000f12 <__aeabi_fmul+0x27e>
 8000ec4:	4699      	mov	r9, r3
 8000ec6:	2002      	movs	r0, #2
 8000ec8:	e719      	b.n	8000cfe <__aeabi_fmul+0x6a>
 8000eca:	230c      	movs	r3, #12
 8000ecc:	4699      	mov	r9, r3
 8000ece:	3b09      	subs	r3, #9
 8000ed0:	24ff      	movs	r4, #255	@ 0xff
 8000ed2:	469a      	mov	sl, r3
 8000ed4:	e6f6      	b.n	8000cc4 <__aeabi_fmul+0x30>
 8000ed6:	0015      	movs	r5, r2
 8000ed8:	0021      	movs	r1, r4
 8000eda:	2201      	movs	r2, #1
 8000edc:	1ad3      	subs	r3, r2, r3
 8000ede:	2b1b      	cmp	r3, #27
 8000ee0:	dd00      	ble.n	8000ee4 <__aeabi_fmul+0x250>
 8000ee2:	e786      	b.n	8000df2 <__aeabi_fmul+0x15e>
 8000ee4:	319e      	adds	r1, #158	@ 0x9e
 8000ee6:	0032      	movs	r2, r6
 8000ee8:	408e      	lsls	r6, r1
 8000eea:	40da      	lsrs	r2, r3
 8000eec:	1e73      	subs	r3, r6, #1
 8000eee:	419e      	sbcs	r6, r3
 8000ef0:	4332      	orrs	r2, r6
 8000ef2:	0753      	lsls	r3, r2, #29
 8000ef4:	d004      	beq.n	8000f00 <__aeabi_fmul+0x26c>
 8000ef6:	230f      	movs	r3, #15
 8000ef8:	4013      	ands	r3, r2
 8000efa:	2b04      	cmp	r3, #4
 8000efc:	d000      	beq.n	8000f00 <__aeabi_fmul+0x26c>
 8000efe:	3204      	adds	r2, #4
 8000f00:	0153      	lsls	r3, r2, #5
 8000f02:	d510      	bpl.n	8000f26 <__aeabi_fmul+0x292>
 8000f04:	2301      	movs	r3, #1
 8000f06:	2200      	movs	r2, #0
 8000f08:	e792      	b.n	8000e30 <__aeabi_fmul+0x19c>
 8000f0a:	003d      	movs	r5, r7
 8000f0c:	4646      	mov	r6, r8
 8000f0e:	4682      	mov	sl, r0
 8000f10:	e767      	b.n	8000de2 <__aeabi_fmul+0x14e>
 8000f12:	23ff      	movs	r3, #255	@ 0xff
 8000f14:	2200      	movs	r2, #0
 8000f16:	e78b      	b.n	8000e30 <__aeabi_fmul+0x19c>
 8000f18:	2280      	movs	r2, #128	@ 0x80
 8000f1a:	2500      	movs	r5, #0
 8000f1c:	03d2      	lsls	r2, r2, #15
 8000f1e:	e786      	b.n	8000e2e <__aeabi_fmul+0x19a>
 8000f20:	003d      	movs	r5, r7
 8000f22:	431a      	orrs	r2, r3
 8000f24:	e783      	b.n	8000e2e <__aeabi_fmul+0x19a>
 8000f26:	0192      	lsls	r2, r2, #6
 8000f28:	2300      	movs	r3, #0
 8000f2a:	0a52      	lsrs	r2, r2, #9
 8000f2c:	e780      	b.n	8000e30 <__aeabi_fmul+0x19c>
 8000f2e:	003d      	movs	r5, r7
 8000f30:	4646      	mov	r6, r8
 8000f32:	e777      	b.n	8000e24 <__aeabi_fmul+0x190>
 8000f34:	002a      	movs	r2, r5
 8000f36:	2301      	movs	r3, #1
 8000f38:	407a      	eors	r2, r7
 8000f3a:	408b      	lsls	r3, r1
 8000f3c:	2003      	movs	r0, #3
 8000f3e:	b2d2      	uxtb	r2, r2
 8000f40:	e6e9      	b.n	8000d16 <__aeabi_fmul+0x82>
 8000f42:	46c0      	nop			@ (mov r8, r8)
 8000f44:	f7ffffff 	.word	0xf7ffffff

08000f48 <__aeabi_f2iz>:
 8000f48:	0241      	lsls	r1, r0, #9
 8000f4a:	0042      	lsls	r2, r0, #1
 8000f4c:	0fc3      	lsrs	r3, r0, #31
 8000f4e:	0a49      	lsrs	r1, r1, #9
 8000f50:	2000      	movs	r0, #0
 8000f52:	0e12      	lsrs	r2, r2, #24
 8000f54:	2a7e      	cmp	r2, #126	@ 0x7e
 8000f56:	dd03      	ble.n	8000f60 <__aeabi_f2iz+0x18>
 8000f58:	2a9d      	cmp	r2, #157	@ 0x9d
 8000f5a:	dd02      	ble.n	8000f62 <__aeabi_f2iz+0x1a>
 8000f5c:	4a09      	ldr	r2, [pc, #36]	@ (8000f84 <__aeabi_f2iz+0x3c>)
 8000f5e:	1898      	adds	r0, r3, r2
 8000f60:	4770      	bx	lr
 8000f62:	2080      	movs	r0, #128	@ 0x80
 8000f64:	0400      	lsls	r0, r0, #16
 8000f66:	4301      	orrs	r1, r0
 8000f68:	2a95      	cmp	r2, #149	@ 0x95
 8000f6a:	dc07      	bgt.n	8000f7c <__aeabi_f2iz+0x34>
 8000f6c:	2096      	movs	r0, #150	@ 0x96
 8000f6e:	1a82      	subs	r2, r0, r2
 8000f70:	40d1      	lsrs	r1, r2
 8000f72:	4248      	negs	r0, r1
 8000f74:	2b00      	cmp	r3, #0
 8000f76:	d1f3      	bne.n	8000f60 <__aeabi_f2iz+0x18>
 8000f78:	0008      	movs	r0, r1
 8000f7a:	e7f1      	b.n	8000f60 <__aeabi_f2iz+0x18>
 8000f7c:	3a96      	subs	r2, #150	@ 0x96
 8000f7e:	4091      	lsls	r1, r2
 8000f80:	e7f7      	b.n	8000f72 <__aeabi_f2iz+0x2a>
 8000f82:	46c0      	nop			@ (mov r8, r8)
 8000f84:	7fffffff 	.word	0x7fffffff

08000f88 <__aeabi_i2f>:
 8000f88:	b570      	push	{r4, r5, r6, lr}
 8000f8a:	2800      	cmp	r0, #0
 8000f8c:	d012      	beq.n	8000fb4 <__aeabi_i2f+0x2c>
 8000f8e:	17c3      	asrs	r3, r0, #31
 8000f90:	18c5      	adds	r5, r0, r3
 8000f92:	405d      	eors	r5, r3
 8000f94:	0fc4      	lsrs	r4, r0, #31
 8000f96:	0028      	movs	r0, r5
 8000f98:	f002 f8f6 	bl	8003188 <__clzsi2>
 8000f9c:	239e      	movs	r3, #158	@ 0x9e
 8000f9e:	1a1b      	subs	r3, r3, r0
 8000fa0:	2b96      	cmp	r3, #150	@ 0x96
 8000fa2:	dc0f      	bgt.n	8000fc4 <__aeabi_i2f+0x3c>
 8000fa4:	2808      	cmp	r0, #8
 8000fa6:	d038      	beq.n	800101a <__aeabi_i2f+0x92>
 8000fa8:	3808      	subs	r0, #8
 8000faa:	4085      	lsls	r5, r0
 8000fac:	026d      	lsls	r5, r5, #9
 8000fae:	0a6d      	lsrs	r5, r5, #9
 8000fb0:	b2d8      	uxtb	r0, r3
 8000fb2:	e002      	b.n	8000fba <__aeabi_i2f+0x32>
 8000fb4:	2400      	movs	r4, #0
 8000fb6:	2000      	movs	r0, #0
 8000fb8:	2500      	movs	r5, #0
 8000fba:	05c0      	lsls	r0, r0, #23
 8000fbc:	4328      	orrs	r0, r5
 8000fbe:	07e4      	lsls	r4, r4, #31
 8000fc0:	4320      	orrs	r0, r4
 8000fc2:	bd70      	pop	{r4, r5, r6, pc}
 8000fc4:	2b99      	cmp	r3, #153	@ 0x99
 8000fc6:	dc14      	bgt.n	8000ff2 <__aeabi_i2f+0x6a>
 8000fc8:	1f42      	subs	r2, r0, #5
 8000fca:	4095      	lsls	r5, r2
 8000fcc:	002a      	movs	r2, r5
 8000fce:	4915      	ldr	r1, [pc, #84]	@ (8001024 <__aeabi_i2f+0x9c>)
 8000fd0:	4011      	ands	r1, r2
 8000fd2:	0755      	lsls	r5, r2, #29
 8000fd4:	d01c      	beq.n	8001010 <__aeabi_i2f+0x88>
 8000fd6:	250f      	movs	r5, #15
 8000fd8:	402a      	ands	r2, r5
 8000fda:	2a04      	cmp	r2, #4
 8000fdc:	d018      	beq.n	8001010 <__aeabi_i2f+0x88>
 8000fde:	3104      	adds	r1, #4
 8000fe0:	08ca      	lsrs	r2, r1, #3
 8000fe2:	0149      	lsls	r1, r1, #5
 8000fe4:	d515      	bpl.n	8001012 <__aeabi_i2f+0x8a>
 8000fe6:	239f      	movs	r3, #159	@ 0x9f
 8000fe8:	0252      	lsls	r2, r2, #9
 8000fea:	1a18      	subs	r0, r3, r0
 8000fec:	0a55      	lsrs	r5, r2, #9
 8000fee:	b2c0      	uxtb	r0, r0
 8000ff0:	e7e3      	b.n	8000fba <__aeabi_i2f+0x32>
 8000ff2:	2205      	movs	r2, #5
 8000ff4:	0029      	movs	r1, r5
 8000ff6:	1a12      	subs	r2, r2, r0
 8000ff8:	40d1      	lsrs	r1, r2
 8000ffa:	0002      	movs	r2, r0
 8000ffc:	321b      	adds	r2, #27
 8000ffe:	4095      	lsls	r5, r2
 8001000:	002a      	movs	r2, r5
 8001002:	1e55      	subs	r5, r2, #1
 8001004:	41aa      	sbcs	r2, r5
 8001006:	430a      	orrs	r2, r1
 8001008:	4906      	ldr	r1, [pc, #24]	@ (8001024 <__aeabi_i2f+0x9c>)
 800100a:	4011      	ands	r1, r2
 800100c:	0755      	lsls	r5, r2, #29
 800100e:	d1e2      	bne.n	8000fd6 <__aeabi_i2f+0x4e>
 8001010:	08ca      	lsrs	r2, r1, #3
 8001012:	0252      	lsls	r2, r2, #9
 8001014:	0a55      	lsrs	r5, r2, #9
 8001016:	b2d8      	uxtb	r0, r3
 8001018:	e7cf      	b.n	8000fba <__aeabi_i2f+0x32>
 800101a:	026d      	lsls	r5, r5, #9
 800101c:	0a6d      	lsrs	r5, r5, #9
 800101e:	308e      	adds	r0, #142	@ 0x8e
 8001020:	e7cb      	b.n	8000fba <__aeabi_i2f+0x32>
 8001022:	46c0      	nop			@ (mov r8, r8)
 8001024:	fbffffff 	.word	0xfbffffff

08001028 <__aeabi_ui2f>:
 8001028:	b510      	push	{r4, lr}
 800102a:	1e04      	subs	r4, r0, #0
 800102c:	d00d      	beq.n	800104a <__aeabi_ui2f+0x22>
 800102e:	f002 f8ab 	bl	8003188 <__clzsi2>
 8001032:	239e      	movs	r3, #158	@ 0x9e
 8001034:	1a1b      	subs	r3, r3, r0
 8001036:	2b96      	cmp	r3, #150	@ 0x96
 8001038:	dc0c      	bgt.n	8001054 <__aeabi_ui2f+0x2c>
 800103a:	2808      	cmp	r0, #8
 800103c:	d034      	beq.n	80010a8 <__aeabi_ui2f+0x80>
 800103e:	3808      	subs	r0, #8
 8001040:	4084      	lsls	r4, r0
 8001042:	0264      	lsls	r4, r4, #9
 8001044:	0a64      	lsrs	r4, r4, #9
 8001046:	b2d8      	uxtb	r0, r3
 8001048:	e001      	b.n	800104e <__aeabi_ui2f+0x26>
 800104a:	2000      	movs	r0, #0
 800104c:	2400      	movs	r4, #0
 800104e:	05c0      	lsls	r0, r0, #23
 8001050:	4320      	orrs	r0, r4
 8001052:	bd10      	pop	{r4, pc}
 8001054:	2b99      	cmp	r3, #153	@ 0x99
 8001056:	dc13      	bgt.n	8001080 <__aeabi_ui2f+0x58>
 8001058:	1f42      	subs	r2, r0, #5
 800105a:	4094      	lsls	r4, r2
 800105c:	4a14      	ldr	r2, [pc, #80]	@ (80010b0 <__aeabi_ui2f+0x88>)
 800105e:	4022      	ands	r2, r4
 8001060:	0761      	lsls	r1, r4, #29
 8001062:	d01c      	beq.n	800109e <__aeabi_ui2f+0x76>
 8001064:	210f      	movs	r1, #15
 8001066:	4021      	ands	r1, r4
 8001068:	2904      	cmp	r1, #4
 800106a:	d018      	beq.n	800109e <__aeabi_ui2f+0x76>
 800106c:	3204      	adds	r2, #4
 800106e:	08d4      	lsrs	r4, r2, #3
 8001070:	0152      	lsls	r2, r2, #5
 8001072:	d515      	bpl.n	80010a0 <__aeabi_ui2f+0x78>
 8001074:	239f      	movs	r3, #159	@ 0x9f
 8001076:	0264      	lsls	r4, r4, #9
 8001078:	1a18      	subs	r0, r3, r0
 800107a:	0a64      	lsrs	r4, r4, #9
 800107c:	b2c0      	uxtb	r0, r0
 800107e:	e7e6      	b.n	800104e <__aeabi_ui2f+0x26>
 8001080:	0002      	movs	r2, r0
 8001082:	0021      	movs	r1, r4
 8001084:	321b      	adds	r2, #27
 8001086:	4091      	lsls	r1, r2
 8001088:	000a      	movs	r2, r1
 800108a:	1e51      	subs	r1, r2, #1
 800108c:	418a      	sbcs	r2, r1
 800108e:	2105      	movs	r1, #5
 8001090:	1a09      	subs	r1, r1, r0
 8001092:	40cc      	lsrs	r4, r1
 8001094:	4314      	orrs	r4, r2
 8001096:	4a06      	ldr	r2, [pc, #24]	@ (80010b0 <__aeabi_ui2f+0x88>)
 8001098:	4022      	ands	r2, r4
 800109a:	0761      	lsls	r1, r4, #29
 800109c:	d1e2      	bne.n	8001064 <__aeabi_ui2f+0x3c>
 800109e:	08d4      	lsrs	r4, r2, #3
 80010a0:	0264      	lsls	r4, r4, #9
 80010a2:	0a64      	lsrs	r4, r4, #9
 80010a4:	b2d8      	uxtb	r0, r3
 80010a6:	e7d2      	b.n	800104e <__aeabi_ui2f+0x26>
 80010a8:	0264      	lsls	r4, r4, #9
 80010aa:	0a64      	lsrs	r4, r4, #9
 80010ac:	308e      	adds	r0, #142	@ 0x8e
 80010ae:	e7ce      	b.n	800104e <__aeabi_ui2f+0x26>
 80010b0:	fbffffff 	.word	0xfbffffff

080010b4 <__aeabi_dadd>:
 80010b4:	b5f0      	push	{r4, r5, r6, r7, lr}
 80010b6:	464f      	mov	r7, r9
 80010b8:	4646      	mov	r6, r8
 80010ba:	46d6      	mov	lr, sl
 80010bc:	b5c0      	push	{r6, r7, lr}
 80010be:	b082      	sub	sp, #8
 80010c0:	9000      	str	r0, [sp, #0]
 80010c2:	9101      	str	r1, [sp, #4]
 80010c4:	030e      	lsls	r6, r1, #12
 80010c6:	004c      	lsls	r4, r1, #1
 80010c8:	0fcd      	lsrs	r5, r1, #31
 80010ca:	0a71      	lsrs	r1, r6, #9
 80010cc:	9e00      	ldr	r6, [sp, #0]
 80010ce:	005f      	lsls	r7, r3, #1
 80010d0:	0f76      	lsrs	r6, r6, #29
 80010d2:	430e      	orrs	r6, r1
 80010d4:	9900      	ldr	r1, [sp, #0]
 80010d6:	9200      	str	r2, [sp, #0]
 80010d8:	9301      	str	r3, [sp, #4]
 80010da:	00c9      	lsls	r1, r1, #3
 80010dc:	4689      	mov	r9, r1
 80010de:	0319      	lsls	r1, r3, #12
 80010e0:	0d7b      	lsrs	r3, r7, #21
 80010e2:	4698      	mov	r8, r3
 80010e4:	9b01      	ldr	r3, [sp, #4]
 80010e6:	0a49      	lsrs	r1, r1, #9
 80010e8:	0fdb      	lsrs	r3, r3, #31
 80010ea:	469c      	mov	ip, r3
 80010ec:	9b00      	ldr	r3, [sp, #0]
 80010ee:	9a00      	ldr	r2, [sp, #0]
 80010f0:	0f5b      	lsrs	r3, r3, #29
 80010f2:	430b      	orrs	r3, r1
 80010f4:	4641      	mov	r1, r8
 80010f6:	0d64      	lsrs	r4, r4, #21
 80010f8:	00d2      	lsls	r2, r2, #3
 80010fa:	1a61      	subs	r1, r4, r1
 80010fc:	4565      	cmp	r5, ip
 80010fe:	d100      	bne.n	8001102 <__aeabi_dadd+0x4e>
 8001100:	e0a6      	b.n	8001250 <__aeabi_dadd+0x19c>
 8001102:	2900      	cmp	r1, #0
 8001104:	dd72      	ble.n	80011ec <__aeabi_dadd+0x138>
 8001106:	4647      	mov	r7, r8
 8001108:	2f00      	cmp	r7, #0
 800110a:	d100      	bne.n	800110e <__aeabi_dadd+0x5a>
 800110c:	e0dd      	b.n	80012ca <__aeabi_dadd+0x216>
 800110e:	4fcc      	ldr	r7, [pc, #816]	@ (8001440 <__aeabi_dadd+0x38c>)
 8001110:	42bc      	cmp	r4, r7
 8001112:	d100      	bne.n	8001116 <__aeabi_dadd+0x62>
 8001114:	e19a      	b.n	800144c <__aeabi_dadd+0x398>
 8001116:	2701      	movs	r7, #1
 8001118:	2938      	cmp	r1, #56	@ 0x38
 800111a:	dc17      	bgt.n	800114c <__aeabi_dadd+0x98>
 800111c:	2780      	movs	r7, #128	@ 0x80
 800111e:	043f      	lsls	r7, r7, #16
 8001120:	433b      	orrs	r3, r7
 8001122:	291f      	cmp	r1, #31
 8001124:	dd00      	ble.n	8001128 <__aeabi_dadd+0x74>
 8001126:	e1dd      	b.n	80014e4 <__aeabi_dadd+0x430>
 8001128:	2720      	movs	r7, #32
 800112a:	1a78      	subs	r0, r7, r1
 800112c:	001f      	movs	r7, r3
 800112e:	4087      	lsls	r7, r0
 8001130:	46ba      	mov	sl, r7
 8001132:	0017      	movs	r7, r2
 8001134:	40cf      	lsrs	r7, r1
 8001136:	4684      	mov	ip, r0
 8001138:	0038      	movs	r0, r7
 800113a:	4657      	mov	r7, sl
 800113c:	4307      	orrs	r7, r0
 800113e:	4660      	mov	r0, ip
 8001140:	4082      	lsls	r2, r0
 8001142:	40cb      	lsrs	r3, r1
 8001144:	1e50      	subs	r0, r2, #1
 8001146:	4182      	sbcs	r2, r0
 8001148:	1af6      	subs	r6, r6, r3
 800114a:	4317      	orrs	r7, r2
 800114c:	464b      	mov	r3, r9
 800114e:	1bdf      	subs	r7, r3, r7
 8001150:	45b9      	cmp	r9, r7
 8001152:	4180      	sbcs	r0, r0
 8001154:	4240      	negs	r0, r0
 8001156:	1a36      	subs	r6, r6, r0
 8001158:	0233      	lsls	r3, r6, #8
 800115a:	d400      	bmi.n	800115e <__aeabi_dadd+0xaa>
 800115c:	e0ff      	b.n	800135e <__aeabi_dadd+0x2aa>
 800115e:	0276      	lsls	r6, r6, #9
 8001160:	0a76      	lsrs	r6, r6, #9
 8001162:	2e00      	cmp	r6, #0
 8001164:	d100      	bne.n	8001168 <__aeabi_dadd+0xb4>
 8001166:	e13c      	b.n	80013e2 <__aeabi_dadd+0x32e>
 8001168:	0030      	movs	r0, r6
 800116a:	f002 f80d 	bl	8003188 <__clzsi2>
 800116e:	0003      	movs	r3, r0
 8001170:	3b08      	subs	r3, #8
 8001172:	2120      	movs	r1, #32
 8001174:	0038      	movs	r0, r7
 8001176:	1aca      	subs	r2, r1, r3
 8001178:	40d0      	lsrs	r0, r2
 800117a:	409e      	lsls	r6, r3
 800117c:	0002      	movs	r2, r0
 800117e:	409f      	lsls	r7, r3
 8001180:	4332      	orrs	r2, r6
 8001182:	429c      	cmp	r4, r3
 8001184:	dd00      	ble.n	8001188 <__aeabi_dadd+0xd4>
 8001186:	e1a6      	b.n	80014d6 <__aeabi_dadd+0x422>
 8001188:	1b18      	subs	r0, r3, r4
 800118a:	3001      	adds	r0, #1
 800118c:	1a09      	subs	r1, r1, r0
 800118e:	003e      	movs	r6, r7
 8001190:	408f      	lsls	r7, r1
 8001192:	40c6      	lsrs	r6, r0
 8001194:	1e7b      	subs	r3, r7, #1
 8001196:	419f      	sbcs	r7, r3
 8001198:	0013      	movs	r3, r2
 800119a:	408b      	lsls	r3, r1
 800119c:	4337      	orrs	r7, r6
 800119e:	431f      	orrs	r7, r3
 80011a0:	40c2      	lsrs	r2, r0
 80011a2:	003b      	movs	r3, r7
 80011a4:	0016      	movs	r6, r2
 80011a6:	2400      	movs	r4, #0
 80011a8:	4313      	orrs	r3, r2
 80011aa:	d100      	bne.n	80011ae <__aeabi_dadd+0xfa>
 80011ac:	e1df      	b.n	800156e <__aeabi_dadd+0x4ba>
 80011ae:	077b      	lsls	r3, r7, #29
 80011b0:	d100      	bne.n	80011b4 <__aeabi_dadd+0x100>
 80011b2:	e332      	b.n	800181a <__aeabi_dadd+0x766>
 80011b4:	230f      	movs	r3, #15
 80011b6:	003a      	movs	r2, r7
 80011b8:	403b      	ands	r3, r7
 80011ba:	2b04      	cmp	r3, #4
 80011bc:	d004      	beq.n	80011c8 <__aeabi_dadd+0x114>
 80011be:	1d3a      	adds	r2, r7, #4
 80011c0:	42ba      	cmp	r2, r7
 80011c2:	41bf      	sbcs	r7, r7
 80011c4:	427f      	negs	r7, r7
 80011c6:	19f6      	adds	r6, r6, r7
 80011c8:	0233      	lsls	r3, r6, #8
 80011ca:	d400      	bmi.n	80011ce <__aeabi_dadd+0x11a>
 80011cc:	e323      	b.n	8001816 <__aeabi_dadd+0x762>
 80011ce:	4b9c      	ldr	r3, [pc, #624]	@ (8001440 <__aeabi_dadd+0x38c>)
 80011d0:	3401      	adds	r4, #1
 80011d2:	429c      	cmp	r4, r3
 80011d4:	d100      	bne.n	80011d8 <__aeabi_dadd+0x124>
 80011d6:	e0b4      	b.n	8001342 <__aeabi_dadd+0x28e>
 80011d8:	4b9a      	ldr	r3, [pc, #616]	@ (8001444 <__aeabi_dadd+0x390>)
 80011da:	0564      	lsls	r4, r4, #21
 80011dc:	401e      	ands	r6, r3
 80011de:	0d64      	lsrs	r4, r4, #21
 80011e0:	0777      	lsls	r7, r6, #29
 80011e2:	08d2      	lsrs	r2, r2, #3
 80011e4:	0276      	lsls	r6, r6, #9
 80011e6:	4317      	orrs	r7, r2
 80011e8:	0b36      	lsrs	r6, r6, #12
 80011ea:	e0ac      	b.n	8001346 <__aeabi_dadd+0x292>
 80011ec:	2900      	cmp	r1, #0
 80011ee:	d100      	bne.n	80011f2 <__aeabi_dadd+0x13e>
 80011f0:	e07e      	b.n	80012f0 <__aeabi_dadd+0x23c>
 80011f2:	4641      	mov	r1, r8
 80011f4:	1b09      	subs	r1, r1, r4
 80011f6:	2c00      	cmp	r4, #0
 80011f8:	d000      	beq.n	80011fc <__aeabi_dadd+0x148>
 80011fa:	e160      	b.n	80014be <__aeabi_dadd+0x40a>
 80011fc:	0034      	movs	r4, r6
 80011fe:	4648      	mov	r0, r9
 8001200:	4304      	orrs	r4, r0
 8001202:	d100      	bne.n	8001206 <__aeabi_dadd+0x152>
 8001204:	e1c9      	b.n	800159a <__aeabi_dadd+0x4e6>
 8001206:	1e4c      	subs	r4, r1, #1
 8001208:	2901      	cmp	r1, #1
 800120a:	d100      	bne.n	800120e <__aeabi_dadd+0x15a>
 800120c:	e22e      	b.n	800166c <__aeabi_dadd+0x5b8>
 800120e:	4d8c      	ldr	r5, [pc, #560]	@ (8001440 <__aeabi_dadd+0x38c>)
 8001210:	42a9      	cmp	r1, r5
 8001212:	d100      	bne.n	8001216 <__aeabi_dadd+0x162>
 8001214:	e224      	b.n	8001660 <__aeabi_dadd+0x5ac>
 8001216:	2701      	movs	r7, #1
 8001218:	2c38      	cmp	r4, #56	@ 0x38
 800121a:	dc11      	bgt.n	8001240 <__aeabi_dadd+0x18c>
 800121c:	0021      	movs	r1, r4
 800121e:	291f      	cmp	r1, #31
 8001220:	dd00      	ble.n	8001224 <__aeabi_dadd+0x170>
 8001222:	e20b      	b.n	800163c <__aeabi_dadd+0x588>
 8001224:	2420      	movs	r4, #32
 8001226:	0037      	movs	r7, r6
 8001228:	4648      	mov	r0, r9
 800122a:	1a64      	subs	r4, r4, r1
 800122c:	40a7      	lsls	r7, r4
 800122e:	40c8      	lsrs	r0, r1
 8001230:	4307      	orrs	r7, r0
 8001232:	4648      	mov	r0, r9
 8001234:	40a0      	lsls	r0, r4
 8001236:	40ce      	lsrs	r6, r1
 8001238:	1e44      	subs	r4, r0, #1
 800123a:	41a0      	sbcs	r0, r4
 800123c:	1b9b      	subs	r3, r3, r6
 800123e:	4307      	orrs	r7, r0
 8001240:	1bd7      	subs	r7, r2, r7
 8001242:	42ba      	cmp	r2, r7
 8001244:	4192      	sbcs	r2, r2
 8001246:	4252      	negs	r2, r2
 8001248:	4665      	mov	r5, ip
 800124a:	4644      	mov	r4, r8
 800124c:	1a9e      	subs	r6, r3, r2
 800124e:	e783      	b.n	8001158 <__aeabi_dadd+0xa4>
 8001250:	2900      	cmp	r1, #0
 8001252:	dc00      	bgt.n	8001256 <__aeabi_dadd+0x1a2>
 8001254:	e09c      	b.n	8001390 <__aeabi_dadd+0x2dc>
 8001256:	4647      	mov	r7, r8
 8001258:	2f00      	cmp	r7, #0
 800125a:	d167      	bne.n	800132c <__aeabi_dadd+0x278>
 800125c:	001f      	movs	r7, r3
 800125e:	4317      	orrs	r7, r2
 8001260:	d100      	bne.n	8001264 <__aeabi_dadd+0x1b0>
 8001262:	e0e4      	b.n	800142e <__aeabi_dadd+0x37a>
 8001264:	1e48      	subs	r0, r1, #1
 8001266:	2901      	cmp	r1, #1
 8001268:	d100      	bne.n	800126c <__aeabi_dadd+0x1b8>
 800126a:	e19b      	b.n	80015a4 <__aeabi_dadd+0x4f0>
 800126c:	4f74      	ldr	r7, [pc, #464]	@ (8001440 <__aeabi_dadd+0x38c>)
 800126e:	42b9      	cmp	r1, r7
 8001270:	d100      	bne.n	8001274 <__aeabi_dadd+0x1c0>
 8001272:	e0eb      	b.n	800144c <__aeabi_dadd+0x398>
 8001274:	2701      	movs	r7, #1
 8001276:	0001      	movs	r1, r0
 8001278:	2838      	cmp	r0, #56	@ 0x38
 800127a:	dc11      	bgt.n	80012a0 <__aeabi_dadd+0x1ec>
 800127c:	291f      	cmp	r1, #31
 800127e:	dd00      	ble.n	8001282 <__aeabi_dadd+0x1ce>
 8001280:	e1c7      	b.n	8001612 <__aeabi_dadd+0x55e>
 8001282:	2720      	movs	r7, #32
 8001284:	1a78      	subs	r0, r7, r1
 8001286:	001f      	movs	r7, r3
 8001288:	4684      	mov	ip, r0
 800128a:	4087      	lsls	r7, r0
 800128c:	0010      	movs	r0, r2
 800128e:	40c8      	lsrs	r0, r1
 8001290:	4307      	orrs	r7, r0
 8001292:	4660      	mov	r0, ip
 8001294:	4082      	lsls	r2, r0
 8001296:	40cb      	lsrs	r3, r1
 8001298:	1e50      	subs	r0, r2, #1
 800129a:	4182      	sbcs	r2, r0
 800129c:	18f6      	adds	r6, r6, r3
 800129e:	4317      	orrs	r7, r2
 80012a0:	444f      	add	r7, r9
 80012a2:	454f      	cmp	r7, r9
 80012a4:	4180      	sbcs	r0, r0
 80012a6:	4240      	negs	r0, r0
 80012a8:	1836      	adds	r6, r6, r0
 80012aa:	0233      	lsls	r3, r6, #8
 80012ac:	d557      	bpl.n	800135e <__aeabi_dadd+0x2aa>
 80012ae:	4b64      	ldr	r3, [pc, #400]	@ (8001440 <__aeabi_dadd+0x38c>)
 80012b0:	3401      	adds	r4, #1
 80012b2:	429c      	cmp	r4, r3
 80012b4:	d045      	beq.n	8001342 <__aeabi_dadd+0x28e>
 80012b6:	2101      	movs	r1, #1
 80012b8:	4b62      	ldr	r3, [pc, #392]	@ (8001444 <__aeabi_dadd+0x390>)
 80012ba:	087a      	lsrs	r2, r7, #1
 80012bc:	401e      	ands	r6, r3
 80012be:	4039      	ands	r1, r7
 80012c0:	430a      	orrs	r2, r1
 80012c2:	07f7      	lsls	r7, r6, #31
 80012c4:	4317      	orrs	r7, r2
 80012c6:	0876      	lsrs	r6, r6, #1
 80012c8:	e771      	b.n	80011ae <__aeabi_dadd+0xfa>
 80012ca:	001f      	movs	r7, r3
 80012cc:	4317      	orrs	r7, r2
 80012ce:	d100      	bne.n	80012d2 <__aeabi_dadd+0x21e>
 80012d0:	e0ad      	b.n	800142e <__aeabi_dadd+0x37a>
 80012d2:	1e4f      	subs	r7, r1, #1
 80012d4:	46bc      	mov	ip, r7
 80012d6:	2901      	cmp	r1, #1
 80012d8:	d100      	bne.n	80012dc <__aeabi_dadd+0x228>
 80012da:	e182      	b.n	80015e2 <__aeabi_dadd+0x52e>
 80012dc:	4f58      	ldr	r7, [pc, #352]	@ (8001440 <__aeabi_dadd+0x38c>)
 80012de:	42b9      	cmp	r1, r7
 80012e0:	d100      	bne.n	80012e4 <__aeabi_dadd+0x230>
 80012e2:	e190      	b.n	8001606 <__aeabi_dadd+0x552>
 80012e4:	4661      	mov	r1, ip
 80012e6:	2701      	movs	r7, #1
 80012e8:	2938      	cmp	r1, #56	@ 0x38
 80012ea:	dd00      	ble.n	80012ee <__aeabi_dadd+0x23a>
 80012ec:	e72e      	b.n	800114c <__aeabi_dadd+0x98>
 80012ee:	e718      	b.n	8001122 <__aeabi_dadd+0x6e>
 80012f0:	4f55      	ldr	r7, [pc, #340]	@ (8001448 <__aeabi_dadd+0x394>)
 80012f2:	1c61      	adds	r1, r4, #1
 80012f4:	4239      	tst	r1, r7
 80012f6:	d000      	beq.n	80012fa <__aeabi_dadd+0x246>
 80012f8:	e0d0      	b.n	800149c <__aeabi_dadd+0x3e8>
 80012fa:	0031      	movs	r1, r6
 80012fc:	4648      	mov	r0, r9
 80012fe:	001f      	movs	r7, r3
 8001300:	4301      	orrs	r1, r0
 8001302:	4317      	orrs	r7, r2
 8001304:	2c00      	cmp	r4, #0
 8001306:	d000      	beq.n	800130a <__aeabi_dadd+0x256>
 8001308:	e13d      	b.n	8001586 <__aeabi_dadd+0x4d2>
 800130a:	2900      	cmp	r1, #0
 800130c:	d100      	bne.n	8001310 <__aeabi_dadd+0x25c>
 800130e:	e1bc      	b.n	800168a <__aeabi_dadd+0x5d6>
 8001310:	2f00      	cmp	r7, #0
 8001312:	d000      	beq.n	8001316 <__aeabi_dadd+0x262>
 8001314:	e1bf      	b.n	8001696 <__aeabi_dadd+0x5e2>
 8001316:	464b      	mov	r3, r9
 8001318:	2100      	movs	r1, #0
 800131a:	08d8      	lsrs	r0, r3, #3
 800131c:	0777      	lsls	r7, r6, #29
 800131e:	4307      	orrs	r7, r0
 8001320:	08f0      	lsrs	r0, r6, #3
 8001322:	0306      	lsls	r6, r0, #12
 8001324:	054c      	lsls	r4, r1, #21
 8001326:	0b36      	lsrs	r6, r6, #12
 8001328:	0d64      	lsrs	r4, r4, #21
 800132a:	e00c      	b.n	8001346 <__aeabi_dadd+0x292>
 800132c:	4f44      	ldr	r7, [pc, #272]	@ (8001440 <__aeabi_dadd+0x38c>)
 800132e:	42bc      	cmp	r4, r7
 8001330:	d100      	bne.n	8001334 <__aeabi_dadd+0x280>
 8001332:	e08b      	b.n	800144c <__aeabi_dadd+0x398>
 8001334:	2701      	movs	r7, #1
 8001336:	2938      	cmp	r1, #56	@ 0x38
 8001338:	dcb2      	bgt.n	80012a0 <__aeabi_dadd+0x1ec>
 800133a:	2780      	movs	r7, #128	@ 0x80
 800133c:	043f      	lsls	r7, r7, #16
 800133e:	433b      	orrs	r3, r7
 8001340:	e79c      	b.n	800127c <__aeabi_dadd+0x1c8>
 8001342:	2600      	movs	r6, #0
 8001344:	2700      	movs	r7, #0
 8001346:	0524      	lsls	r4, r4, #20
 8001348:	4334      	orrs	r4, r6
 800134a:	07ed      	lsls	r5, r5, #31
 800134c:	432c      	orrs	r4, r5
 800134e:	0038      	movs	r0, r7
 8001350:	0021      	movs	r1, r4
 8001352:	b002      	add	sp, #8
 8001354:	bce0      	pop	{r5, r6, r7}
 8001356:	46ba      	mov	sl, r7
 8001358:	46b1      	mov	r9, r6
 800135a:	46a8      	mov	r8, r5
 800135c:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800135e:	077b      	lsls	r3, r7, #29
 8001360:	d004      	beq.n	800136c <__aeabi_dadd+0x2b8>
 8001362:	230f      	movs	r3, #15
 8001364:	403b      	ands	r3, r7
 8001366:	2b04      	cmp	r3, #4
 8001368:	d000      	beq.n	800136c <__aeabi_dadd+0x2b8>
 800136a:	e728      	b.n	80011be <__aeabi_dadd+0x10a>
 800136c:	08f8      	lsrs	r0, r7, #3
 800136e:	4b34      	ldr	r3, [pc, #208]	@ (8001440 <__aeabi_dadd+0x38c>)
 8001370:	0777      	lsls	r7, r6, #29
 8001372:	4307      	orrs	r7, r0
 8001374:	08f0      	lsrs	r0, r6, #3
 8001376:	429c      	cmp	r4, r3
 8001378:	d000      	beq.n	800137c <__aeabi_dadd+0x2c8>
 800137a:	e24a      	b.n	8001812 <__aeabi_dadd+0x75e>
 800137c:	003b      	movs	r3, r7
 800137e:	4303      	orrs	r3, r0
 8001380:	d059      	beq.n	8001436 <__aeabi_dadd+0x382>
 8001382:	2680      	movs	r6, #128	@ 0x80
 8001384:	0336      	lsls	r6, r6, #12
 8001386:	4306      	orrs	r6, r0
 8001388:	0336      	lsls	r6, r6, #12
 800138a:	4c2d      	ldr	r4, [pc, #180]	@ (8001440 <__aeabi_dadd+0x38c>)
 800138c:	0b36      	lsrs	r6, r6, #12
 800138e:	e7da      	b.n	8001346 <__aeabi_dadd+0x292>
 8001390:	2900      	cmp	r1, #0
 8001392:	d061      	beq.n	8001458 <__aeabi_dadd+0x3a4>
 8001394:	4641      	mov	r1, r8
 8001396:	1b09      	subs	r1, r1, r4
 8001398:	2c00      	cmp	r4, #0
 800139a:	d100      	bne.n	800139e <__aeabi_dadd+0x2ea>
 800139c:	e0b9      	b.n	8001512 <__aeabi_dadd+0x45e>
 800139e:	4c28      	ldr	r4, [pc, #160]	@ (8001440 <__aeabi_dadd+0x38c>)
 80013a0:	45a0      	cmp	r8, r4
 80013a2:	d100      	bne.n	80013a6 <__aeabi_dadd+0x2f2>
 80013a4:	e1a5      	b.n	80016f2 <__aeabi_dadd+0x63e>
 80013a6:	2701      	movs	r7, #1
 80013a8:	2938      	cmp	r1, #56	@ 0x38
 80013aa:	dc13      	bgt.n	80013d4 <__aeabi_dadd+0x320>
 80013ac:	2480      	movs	r4, #128	@ 0x80
 80013ae:	0424      	lsls	r4, r4, #16
 80013b0:	4326      	orrs	r6, r4
 80013b2:	291f      	cmp	r1, #31
 80013b4:	dd00      	ble.n	80013b8 <__aeabi_dadd+0x304>
 80013b6:	e1c8      	b.n	800174a <__aeabi_dadd+0x696>
 80013b8:	2420      	movs	r4, #32
 80013ba:	0037      	movs	r7, r6
 80013bc:	4648      	mov	r0, r9
 80013be:	1a64      	subs	r4, r4, r1
 80013c0:	40a7      	lsls	r7, r4
 80013c2:	40c8      	lsrs	r0, r1
 80013c4:	4307      	orrs	r7, r0
 80013c6:	4648      	mov	r0, r9
 80013c8:	40a0      	lsls	r0, r4
 80013ca:	40ce      	lsrs	r6, r1
 80013cc:	1e44      	subs	r4, r0, #1
 80013ce:	41a0      	sbcs	r0, r4
 80013d0:	199b      	adds	r3, r3, r6
 80013d2:	4307      	orrs	r7, r0
 80013d4:	18bf      	adds	r7, r7, r2
 80013d6:	4297      	cmp	r7, r2
 80013d8:	4192      	sbcs	r2, r2
 80013da:	4252      	negs	r2, r2
 80013dc:	4644      	mov	r4, r8
 80013de:	18d6      	adds	r6, r2, r3
 80013e0:	e763      	b.n	80012aa <__aeabi_dadd+0x1f6>
 80013e2:	0038      	movs	r0, r7
 80013e4:	f001 fed0 	bl	8003188 <__clzsi2>
 80013e8:	0003      	movs	r3, r0
 80013ea:	3318      	adds	r3, #24
 80013ec:	2b1f      	cmp	r3, #31
 80013ee:	dc00      	bgt.n	80013f2 <__aeabi_dadd+0x33e>
 80013f0:	e6bf      	b.n	8001172 <__aeabi_dadd+0xbe>
 80013f2:	003a      	movs	r2, r7
 80013f4:	3808      	subs	r0, #8
 80013f6:	4082      	lsls	r2, r0
 80013f8:	429c      	cmp	r4, r3
 80013fa:	dd00      	ble.n	80013fe <__aeabi_dadd+0x34a>
 80013fc:	e083      	b.n	8001506 <__aeabi_dadd+0x452>
 80013fe:	1b1b      	subs	r3, r3, r4
 8001400:	1c58      	adds	r0, r3, #1
 8001402:	281f      	cmp	r0, #31
 8001404:	dc00      	bgt.n	8001408 <__aeabi_dadd+0x354>
 8001406:	e1b4      	b.n	8001772 <__aeabi_dadd+0x6be>
 8001408:	0017      	movs	r7, r2
 800140a:	3b1f      	subs	r3, #31
 800140c:	40df      	lsrs	r7, r3
 800140e:	2820      	cmp	r0, #32
 8001410:	d005      	beq.n	800141e <__aeabi_dadd+0x36a>
 8001412:	2340      	movs	r3, #64	@ 0x40
 8001414:	1a1b      	subs	r3, r3, r0
 8001416:	409a      	lsls	r2, r3
 8001418:	1e53      	subs	r3, r2, #1
 800141a:	419a      	sbcs	r2, r3
 800141c:	4317      	orrs	r7, r2
 800141e:	2400      	movs	r4, #0
 8001420:	2f00      	cmp	r7, #0
 8001422:	d00a      	beq.n	800143a <__aeabi_dadd+0x386>
 8001424:	077b      	lsls	r3, r7, #29
 8001426:	d000      	beq.n	800142a <__aeabi_dadd+0x376>
 8001428:	e6c4      	b.n	80011b4 <__aeabi_dadd+0x100>
 800142a:	0026      	movs	r6, r4
 800142c:	e79e      	b.n	800136c <__aeabi_dadd+0x2b8>
 800142e:	464b      	mov	r3, r9
 8001430:	000c      	movs	r4, r1
 8001432:	08d8      	lsrs	r0, r3, #3
 8001434:	e79b      	b.n	800136e <__aeabi_dadd+0x2ba>
 8001436:	2700      	movs	r7, #0
 8001438:	4c01      	ldr	r4, [pc, #4]	@ (8001440 <__aeabi_dadd+0x38c>)
 800143a:	2600      	movs	r6, #0
 800143c:	e783      	b.n	8001346 <__aeabi_dadd+0x292>
 800143e:	46c0      	nop			@ (mov r8, r8)
 8001440:	000007ff 	.word	0x000007ff
 8001444:	ff7fffff 	.word	0xff7fffff
 8001448:	000007fe 	.word	0x000007fe
 800144c:	464b      	mov	r3, r9
 800144e:	0777      	lsls	r7, r6, #29
 8001450:	08d8      	lsrs	r0, r3, #3
 8001452:	4307      	orrs	r7, r0
 8001454:	08f0      	lsrs	r0, r6, #3
 8001456:	e791      	b.n	800137c <__aeabi_dadd+0x2c8>
 8001458:	4fcd      	ldr	r7, [pc, #820]	@ (8001790 <__aeabi_dadd+0x6dc>)
 800145a:	1c61      	adds	r1, r4, #1
 800145c:	4239      	tst	r1, r7
 800145e:	d16b      	bne.n	8001538 <__aeabi_dadd+0x484>
 8001460:	0031      	movs	r1, r6
 8001462:	4648      	mov	r0, r9
 8001464:	4301      	orrs	r1, r0
 8001466:	2c00      	cmp	r4, #0
 8001468:	d000      	beq.n	800146c <__aeabi_dadd+0x3b8>
 800146a:	e14b      	b.n	8001704 <__aeabi_dadd+0x650>
 800146c:	001f      	movs	r7, r3
 800146e:	4317      	orrs	r7, r2
 8001470:	2900      	cmp	r1, #0
 8001472:	d100      	bne.n	8001476 <__aeabi_dadd+0x3c2>
 8001474:	e181      	b.n	800177a <__aeabi_dadd+0x6c6>
 8001476:	2f00      	cmp	r7, #0
 8001478:	d100      	bne.n	800147c <__aeabi_dadd+0x3c8>
 800147a:	e74c      	b.n	8001316 <__aeabi_dadd+0x262>
 800147c:	444a      	add	r2, r9
 800147e:	454a      	cmp	r2, r9
 8001480:	4180      	sbcs	r0, r0
 8001482:	18f6      	adds	r6, r6, r3
 8001484:	4240      	negs	r0, r0
 8001486:	1836      	adds	r6, r6, r0
 8001488:	0233      	lsls	r3, r6, #8
 800148a:	d500      	bpl.n	800148e <__aeabi_dadd+0x3da>
 800148c:	e1b0      	b.n	80017f0 <__aeabi_dadd+0x73c>
 800148e:	0017      	movs	r7, r2
 8001490:	4691      	mov	r9, r2
 8001492:	4337      	orrs	r7, r6
 8001494:	d000      	beq.n	8001498 <__aeabi_dadd+0x3e4>
 8001496:	e73e      	b.n	8001316 <__aeabi_dadd+0x262>
 8001498:	2600      	movs	r6, #0
 800149a:	e754      	b.n	8001346 <__aeabi_dadd+0x292>
 800149c:	4649      	mov	r1, r9
 800149e:	1a89      	subs	r1, r1, r2
 80014a0:	4688      	mov	r8, r1
 80014a2:	45c1      	cmp	r9, r8
 80014a4:	41bf      	sbcs	r7, r7
 80014a6:	1af1      	subs	r1, r6, r3
 80014a8:	427f      	negs	r7, r7
 80014aa:	1bc9      	subs	r1, r1, r7
 80014ac:	020f      	lsls	r7, r1, #8
 80014ae:	d461      	bmi.n	8001574 <__aeabi_dadd+0x4c0>
 80014b0:	4647      	mov	r7, r8
 80014b2:	430f      	orrs	r7, r1
 80014b4:	d100      	bne.n	80014b8 <__aeabi_dadd+0x404>
 80014b6:	e0bd      	b.n	8001634 <__aeabi_dadd+0x580>
 80014b8:	000e      	movs	r6, r1
 80014ba:	4647      	mov	r7, r8
 80014bc:	e651      	b.n	8001162 <__aeabi_dadd+0xae>
 80014be:	4cb5      	ldr	r4, [pc, #724]	@ (8001794 <__aeabi_dadd+0x6e0>)
 80014c0:	45a0      	cmp	r8, r4
 80014c2:	d100      	bne.n	80014c6 <__aeabi_dadd+0x412>
 80014c4:	e100      	b.n	80016c8 <__aeabi_dadd+0x614>
 80014c6:	2701      	movs	r7, #1
 80014c8:	2938      	cmp	r1, #56	@ 0x38
 80014ca:	dd00      	ble.n	80014ce <__aeabi_dadd+0x41a>
 80014cc:	e6b8      	b.n	8001240 <__aeabi_dadd+0x18c>
 80014ce:	2480      	movs	r4, #128	@ 0x80
 80014d0:	0424      	lsls	r4, r4, #16
 80014d2:	4326      	orrs	r6, r4
 80014d4:	e6a3      	b.n	800121e <__aeabi_dadd+0x16a>
 80014d6:	4eb0      	ldr	r6, [pc, #704]	@ (8001798 <__aeabi_dadd+0x6e4>)
 80014d8:	1ae4      	subs	r4, r4, r3
 80014da:	4016      	ands	r6, r2
 80014dc:	077b      	lsls	r3, r7, #29
 80014de:	d000      	beq.n	80014e2 <__aeabi_dadd+0x42e>
 80014e0:	e73f      	b.n	8001362 <__aeabi_dadd+0x2ae>
 80014e2:	e743      	b.n	800136c <__aeabi_dadd+0x2b8>
 80014e4:	000f      	movs	r7, r1
 80014e6:	0018      	movs	r0, r3
 80014e8:	3f20      	subs	r7, #32
 80014ea:	40f8      	lsrs	r0, r7
 80014ec:	4684      	mov	ip, r0
 80014ee:	2920      	cmp	r1, #32
 80014f0:	d003      	beq.n	80014fa <__aeabi_dadd+0x446>
 80014f2:	2740      	movs	r7, #64	@ 0x40
 80014f4:	1a79      	subs	r1, r7, r1
 80014f6:	408b      	lsls	r3, r1
 80014f8:	431a      	orrs	r2, r3
 80014fa:	1e53      	subs	r3, r2, #1
 80014fc:	419a      	sbcs	r2, r3
 80014fe:	4663      	mov	r3, ip
 8001500:	0017      	movs	r7, r2
 8001502:	431f      	orrs	r7, r3
 8001504:	e622      	b.n	800114c <__aeabi_dadd+0x98>
 8001506:	48a4      	ldr	r0, [pc, #656]	@ (8001798 <__aeabi_dadd+0x6e4>)
 8001508:	1ae1      	subs	r1, r4, r3
 800150a:	4010      	ands	r0, r2
 800150c:	0747      	lsls	r7, r0, #29
 800150e:	08c0      	lsrs	r0, r0, #3
 8001510:	e707      	b.n	8001322 <__aeabi_dadd+0x26e>
 8001512:	0034      	movs	r4, r6
 8001514:	4648      	mov	r0, r9
 8001516:	4304      	orrs	r4, r0
 8001518:	d100      	bne.n	800151c <__aeabi_dadd+0x468>
 800151a:	e0fa      	b.n	8001712 <__aeabi_dadd+0x65e>
 800151c:	1e4c      	subs	r4, r1, #1
 800151e:	2901      	cmp	r1, #1
 8001520:	d100      	bne.n	8001524 <__aeabi_dadd+0x470>
 8001522:	e0d7      	b.n	80016d4 <__aeabi_dadd+0x620>
 8001524:	4f9b      	ldr	r7, [pc, #620]	@ (8001794 <__aeabi_dadd+0x6e0>)
 8001526:	42b9      	cmp	r1, r7
 8001528:	d100      	bne.n	800152c <__aeabi_dadd+0x478>
 800152a:	e0e2      	b.n	80016f2 <__aeabi_dadd+0x63e>
 800152c:	2701      	movs	r7, #1
 800152e:	2c38      	cmp	r4, #56	@ 0x38
 8001530:	dd00      	ble.n	8001534 <__aeabi_dadd+0x480>
 8001532:	e74f      	b.n	80013d4 <__aeabi_dadd+0x320>
 8001534:	0021      	movs	r1, r4
 8001536:	e73c      	b.n	80013b2 <__aeabi_dadd+0x2fe>
 8001538:	4c96      	ldr	r4, [pc, #600]	@ (8001794 <__aeabi_dadd+0x6e0>)
 800153a:	42a1      	cmp	r1, r4
 800153c:	d100      	bne.n	8001540 <__aeabi_dadd+0x48c>
 800153e:	e0dd      	b.n	80016fc <__aeabi_dadd+0x648>
 8001540:	444a      	add	r2, r9
 8001542:	454a      	cmp	r2, r9
 8001544:	4180      	sbcs	r0, r0
 8001546:	18f3      	adds	r3, r6, r3
 8001548:	4240      	negs	r0, r0
 800154a:	1818      	adds	r0, r3, r0
 800154c:	07c7      	lsls	r7, r0, #31
 800154e:	0852      	lsrs	r2, r2, #1
 8001550:	4317      	orrs	r7, r2
 8001552:	0846      	lsrs	r6, r0, #1
 8001554:	0752      	lsls	r2, r2, #29
 8001556:	d005      	beq.n	8001564 <__aeabi_dadd+0x4b0>
 8001558:	220f      	movs	r2, #15
 800155a:	000c      	movs	r4, r1
 800155c:	403a      	ands	r2, r7
 800155e:	2a04      	cmp	r2, #4
 8001560:	d000      	beq.n	8001564 <__aeabi_dadd+0x4b0>
 8001562:	e62c      	b.n	80011be <__aeabi_dadd+0x10a>
 8001564:	0776      	lsls	r6, r6, #29
 8001566:	08ff      	lsrs	r7, r7, #3
 8001568:	4337      	orrs	r7, r6
 800156a:	0900      	lsrs	r0, r0, #4
 800156c:	e6d9      	b.n	8001322 <__aeabi_dadd+0x26e>
 800156e:	2700      	movs	r7, #0
 8001570:	2600      	movs	r6, #0
 8001572:	e6e8      	b.n	8001346 <__aeabi_dadd+0x292>
 8001574:	4649      	mov	r1, r9
 8001576:	1a57      	subs	r7, r2, r1
 8001578:	42ba      	cmp	r2, r7
 800157a:	4192      	sbcs	r2, r2
 800157c:	1b9e      	subs	r6, r3, r6
 800157e:	4252      	negs	r2, r2
 8001580:	4665      	mov	r5, ip
 8001582:	1ab6      	subs	r6, r6, r2
 8001584:	e5ed      	b.n	8001162 <__aeabi_dadd+0xae>
 8001586:	2900      	cmp	r1, #0
 8001588:	d000      	beq.n	800158c <__aeabi_dadd+0x4d8>
 800158a:	e0c6      	b.n	800171a <__aeabi_dadd+0x666>
 800158c:	2f00      	cmp	r7, #0
 800158e:	d167      	bne.n	8001660 <__aeabi_dadd+0x5ac>
 8001590:	2680      	movs	r6, #128	@ 0x80
 8001592:	2500      	movs	r5, #0
 8001594:	4c7f      	ldr	r4, [pc, #508]	@ (8001794 <__aeabi_dadd+0x6e0>)
 8001596:	0336      	lsls	r6, r6, #12
 8001598:	e6d5      	b.n	8001346 <__aeabi_dadd+0x292>
 800159a:	4665      	mov	r5, ip
 800159c:	000c      	movs	r4, r1
 800159e:	001e      	movs	r6, r3
 80015a0:	08d0      	lsrs	r0, r2, #3
 80015a2:	e6e4      	b.n	800136e <__aeabi_dadd+0x2ba>
 80015a4:	444a      	add	r2, r9
 80015a6:	454a      	cmp	r2, r9
 80015a8:	4180      	sbcs	r0, r0
 80015aa:	18f3      	adds	r3, r6, r3
 80015ac:	4240      	negs	r0, r0
 80015ae:	1818      	adds	r0, r3, r0
 80015b0:	0011      	movs	r1, r2
 80015b2:	0203      	lsls	r3, r0, #8
 80015b4:	d400      	bmi.n	80015b8 <__aeabi_dadd+0x504>
 80015b6:	e096      	b.n	80016e6 <__aeabi_dadd+0x632>
 80015b8:	4b77      	ldr	r3, [pc, #476]	@ (8001798 <__aeabi_dadd+0x6e4>)
 80015ba:	0849      	lsrs	r1, r1, #1
 80015bc:	4018      	ands	r0, r3
 80015be:	07c3      	lsls	r3, r0, #31
 80015c0:	430b      	orrs	r3, r1
 80015c2:	0844      	lsrs	r4, r0, #1
 80015c4:	0749      	lsls	r1, r1, #29
 80015c6:	d100      	bne.n	80015ca <__aeabi_dadd+0x516>
 80015c8:	e129      	b.n	800181e <__aeabi_dadd+0x76a>
 80015ca:	220f      	movs	r2, #15
 80015cc:	401a      	ands	r2, r3
 80015ce:	2a04      	cmp	r2, #4
 80015d0:	d100      	bne.n	80015d4 <__aeabi_dadd+0x520>
 80015d2:	e0ea      	b.n	80017aa <__aeabi_dadd+0x6f6>
 80015d4:	1d1f      	adds	r7, r3, #4
 80015d6:	429f      	cmp	r7, r3
 80015d8:	41b6      	sbcs	r6, r6
 80015da:	4276      	negs	r6, r6
 80015dc:	1936      	adds	r6, r6, r4
 80015de:	2402      	movs	r4, #2
 80015e0:	e6c4      	b.n	800136c <__aeabi_dadd+0x2b8>
 80015e2:	4649      	mov	r1, r9
 80015e4:	1a8f      	subs	r7, r1, r2
 80015e6:	45b9      	cmp	r9, r7
 80015e8:	4180      	sbcs	r0, r0
 80015ea:	1af6      	subs	r6, r6, r3
 80015ec:	4240      	negs	r0, r0
 80015ee:	1a36      	subs	r6, r6, r0
 80015f0:	0233      	lsls	r3, r6, #8
 80015f2:	d406      	bmi.n	8001602 <__aeabi_dadd+0x54e>
 80015f4:	0773      	lsls	r3, r6, #29
 80015f6:	08ff      	lsrs	r7, r7, #3
 80015f8:	2101      	movs	r1, #1
 80015fa:	431f      	orrs	r7, r3
 80015fc:	08f0      	lsrs	r0, r6, #3
 80015fe:	e690      	b.n	8001322 <__aeabi_dadd+0x26e>
 8001600:	4665      	mov	r5, ip
 8001602:	2401      	movs	r4, #1
 8001604:	e5ab      	b.n	800115e <__aeabi_dadd+0xaa>
 8001606:	464b      	mov	r3, r9
 8001608:	0777      	lsls	r7, r6, #29
 800160a:	08d8      	lsrs	r0, r3, #3
 800160c:	4307      	orrs	r7, r0
 800160e:	08f0      	lsrs	r0, r6, #3
 8001610:	e6b4      	b.n	800137c <__aeabi_dadd+0x2c8>
 8001612:	000f      	movs	r7, r1
 8001614:	0018      	movs	r0, r3
 8001616:	3f20      	subs	r7, #32
 8001618:	40f8      	lsrs	r0, r7
 800161a:	4684      	mov	ip, r0
 800161c:	2920      	cmp	r1, #32
 800161e:	d003      	beq.n	8001628 <__aeabi_dadd+0x574>
 8001620:	2740      	movs	r7, #64	@ 0x40
 8001622:	1a79      	subs	r1, r7, r1
 8001624:	408b      	lsls	r3, r1
 8001626:	431a      	orrs	r2, r3
 8001628:	1e53      	subs	r3, r2, #1
 800162a:	419a      	sbcs	r2, r3
 800162c:	4663      	mov	r3, ip
 800162e:	0017      	movs	r7, r2
 8001630:	431f      	orrs	r7, r3
 8001632:	e635      	b.n	80012a0 <__aeabi_dadd+0x1ec>
 8001634:	2500      	movs	r5, #0
 8001636:	2400      	movs	r4, #0
 8001638:	2600      	movs	r6, #0
 800163a:	e684      	b.n	8001346 <__aeabi_dadd+0x292>
 800163c:	000c      	movs	r4, r1
 800163e:	0035      	movs	r5, r6
 8001640:	3c20      	subs	r4, #32
 8001642:	40e5      	lsrs	r5, r4
 8001644:	2920      	cmp	r1, #32
 8001646:	d005      	beq.n	8001654 <__aeabi_dadd+0x5a0>
 8001648:	2440      	movs	r4, #64	@ 0x40
 800164a:	1a61      	subs	r1, r4, r1
 800164c:	408e      	lsls	r6, r1
 800164e:	4649      	mov	r1, r9
 8001650:	4331      	orrs	r1, r6
 8001652:	4689      	mov	r9, r1
 8001654:	4648      	mov	r0, r9
 8001656:	1e41      	subs	r1, r0, #1
 8001658:	4188      	sbcs	r0, r1
 800165a:	0007      	movs	r7, r0
 800165c:	432f      	orrs	r7, r5
 800165e:	e5ef      	b.n	8001240 <__aeabi_dadd+0x18c>
 8001660:	08d2      	lsrs	r2, r2, #3
 8001662:	075f      	lsls	r7, r3, #29
 8001664:	4665      	mov	r5, ip
 8001666:	4317      	orrs	r7, r2
 8001668:	08d8      	lsrs	r0, r3, #3
 800166a:	e687      	b.n	800137c <__aeabi_dadd+0x2c8>
 800166c:	1a17      	subs	r7, r2, r0
 800166e:	42ba      	cmp	r2, r7
 8001670:	4192      	sbcs	r2, r2
 8001672:	1b9e      	subs	r6, r3, r6
 8001674:	4252      	negs	r2, r2
 8001676:	1ab6      	subs	r6, r6, r2
 8001678:	0233      	lsls	r3, r6, #8
 800167a:	d4c1      	bmi.n	8001600 <__aeabi_dadd+0x54c>
 800167c:	0773      	lsls	r3, r6, #29
 800167e:	08ff      	lsrs	r7, r7, #3
 8001680:	4665      	mov	r5, ip
 8001682:	2101      	movs	r1, #1
 8001684:	431f      	orrs	r7, r3
 8001686:	08f0      	lsrs	r0, r6, #3
 8001688:	e64b      	b.n	8001322 <__aeabi_dadd+0x26e>
 800168a:	2f00      	cmp	r7, #0
 800168c:	d07b      	beq.n	8001786 <__aeabi_dadd+0x6d2>
 800168e:	4665      	mov	r5, ip
 8001690:	001e      	movs	r6, r3
 8001692:	4691      	mov	r9, r2
 8001694:	e63f      	b.n	8001316 <__aeabi_dadd+0x262>
 8001696:	1a81      	subs	r1, r0, r2
 8001698:	4688      	mov	r8, r1
 800169a:	45c1      	cmp	r9, r8
 800169c:	41a4      	sbcs	r4, r4
 800169e:	1af1      	subs	r1, r6, r3
 80016a0:	4264      	negs	r4, r4
 80016a2:	1b09      	subs	r1, r1, r4
 80016a4:	2480      	movs	r4, #128	@ 0x80
 80016a6:	0424      	lsls	r4, r4, #16
 80016a8:	4221      	tst	r1, r4
 80016aa:	d077      	beq.n	800179c <__aeabi_dadd+0x6e8>
 80016ac:	1a10      	subs	r0, r2, r0
 80016ae:	4282      	cmp	r2, r0
 80016b0:	4192      	sbcs	r2, r2
 80016b2:	0007      	movs	r7, r0
 80016b4:	1b9e      	subs	r6, r3, r6
 80016b6:	4252      	negs	r2, r2
 80016b8:	1ab6      	subs	r6, r6, r2
 80016ba:	4337      	orrs	r7, r6
 80016bc:	d000      	beq.n	80016c0 <__aeabi_dadd+0x60c>
 80016be:	e0a0      	b.n	8001802 <__aeabi_dadd+0x74e>
 80016c0:	4665      	mov	r5, ip
 80016c2:	2400      	movs	r4, #0
 80016c4:	2600      	movs	r6, #0
 80016c6:	e63e      	b.n	8001346 <__aeabi_dadd+0x292>
 80016c8:	075f      	lsls	r7, r3, #29
 80016ca:	08d2      	lsrs	r2, r2, #3
 80016cc:	4665      	mov	r5, ip
 80016ce:	4317      	orrs	r7, r2
 80016d0:	08d8      	lsrs	r0, r3, #3
 80016d2:	e653      	b.n	800137c <__aeabi_dadd+0x2c8>
 80016d4:	1881      	adds	r1, r0, r2
 80016d6:	4291      	cmp	r1, r2
 80016d8:	4192      	sbcs	r2, r2
 80016da:	18f0      	adds	r0, r6, r3
 80016dc:	4252      	negs	r2, r2
 80016de:	1880      	adds	r0, r0, r2
 80016e0:	0203      	lsls	r3, r0, #8
 80016e2:	d500      	bpl.n	80016e6 <__aeabi_dadd+0x632>
 80016e4:	e768      	b.n	80015b8 <__aeabi_dadd+0x504>
 80016e6:	0747      	lsls	r7, r0, #29
 80016e8:	08c9      	lsrs	r1, r1, #3
 80016ea:	430f      	orrs	r7, r1
 80016ec:	08c0      	lsrs	r0, r0, #3
 80016ee:	2101      	movs	r1, #1
 80016f0:	e617      	b.n	8001322 <__aeabi_dadd+0x26e>
 80016f2:	08d2      	lsrs	r2, r2, #3
 80016f4:	075f      	lsls	r7, r3, #29
 80016f6:	4317      	orrs	r7, r2
 80016f8:	08d8      	lsrs	r0, r3, #3
 80016fa:	e63f      	b.n	800137c <__aeabi_dadd+0x2c8>
 80016fc:	000c      	movs	r4, r1
 80016fe:	2600      	movs	r6, #0
 8001700:	2700      	movs	r7, #0
 8001702:	e620      	b.n	8001346 <__aeabi_dadd+0x292>
 8001704:	2900      	cmp	r1, #0
 8001706:	d156      	bne.n	80017b6 <__aeabi_dadd+0x702>
 8001708:	075f      	lsls	r7, r3, #29
 800170a:	08d2      	lsrs	r2, r2, #3
 800170c:	4317      	orrs	r7, r2
 800170e:	08d8      	lsrs	r0, r3, #3
 8001710:	e634      	b.n	800137c <__aeabi_dadd+0x2c8>
 8001712:	000c      	movs	r4, r1
 8001714:	001e      	movs	r6, r3
 8001716:	08d0      	lsrs	r0, r2, #3
 8001718:	e629      	b.n	800136e <__aeabi_dadd+0x2ba>
 800171a:	08c1      	lsrs	r1, r0, #3
 800171c:	0770      	lsls	r0, r6, #29
 800171e:	4301      	orrs	r1, r0
 8001720:	08f0      	lsrs	r0, r6, #3
 8001722:	2f00      	cmp	r7, #0
 8001724:	d062      	beq.n	80017ec <__aeabi_dadd+0x738>
 8001726:	2480      	movs	r4, #128	@ 0x80
 8001728:	0324      	lsls	r4, r4, #12
 800172a:	4220      	tst	r0, r4
 800172c:	d007      	beq.n	800173e <__aeabi_dadd+0x68a>
 800172e:	08de      	lsrs	r6, r3, #3
 8001730:	4226      	tst	r6, r4
 8001732:	d104      	bne.n	800173e <__aeabi_dadd+0x68a>
 8001734:	4665      	mov	r5, ip
 8001736:	0030      	movs	r0, r6
 8001738:	08d1      	lsrs	r1, r2, #3
 800173a:	075b      	lsls	r3, r3, #29
 800173c:	4319      	orrs	r1, r3
 800173e:	0f4f      	lsrs	r7, r1, #29
 8001740:	00c9      	lsls	r1, r1, #3
 8001742:	08c9      	lsrs	r1, r1, #3
 8001744:	077f      	lsls	r7, r7, #29
 8001746:	430f      	orrs	r7, r1
 8001748:	e618      	b.n	800137c <__aeabi_dadd+0x2c8>
 800174a:	000c      	movs	r4, r1
 800174c:	0030      	movs	r0, r6
 800174e:	3c20      	subs	r4, #32
 8001750:	40e0      	lsrs	r0, r4
 8001752:	4684      	mov	ip, r0
 8001754:	2920      	cmp	r1, #32
 8001756:	d005      	beq.n	8001764 <__aeabi_dadd+0x6b0>
 8001758:	2440      	movs	r4, #64	@ 0x40
 800175a:	1a61      	subs	r1, r4, r1
 800175c:	408e      	lsls	r6, r1
 800175e:	4649      	mov	r1, r9
 8001760:	4331      	orrs	r1, r6
 8001762:	4689      	mov	r9, r1
 8001764:	4648      	mov	r0, r9
 8001766:	1e41      	subs	r1, r0, #1
 8001768:	4188      	sbcs	r0, r1
 800176a:	4661      	mov	r1, ip
 800176c:	0007      	movs	r7, r0
 800176e:	430f      	orrs	r7, r1
 8001770:	e630      	b.n	80013d4 <__aeabi_dadd+0x320>
 8001772:	2120      	movs	r1, #32
 8001774:	2700      	movs	r7, #0
 8001776:	1a09      	subs	r1, r1, r0
 8001778:	e50e      	b.n	8001198 <__aeabi_dadd+0xe4>
 800177a:	001e      	movs	r6, r3
 800177c:	2f00      	cmp	r7, #0
 800177e:	d000      	beq.n	8001782 <__aeabi_dadd+0x6ce>
 8001780:	e522      	b.n	80011c8 <__aeabi_dadd+0x114>
 8001782:	2400      	movs	r4, #0
 8001784:	e758      	b.n	8001638 <__aeabi_dadd+0x584>
 8001786:	2500      	movs	r5, #0
 8001788:	2400      	movs	r4, #0
 800178a:	2600      	movs	r6, #0
 800178c:	e5db      	b.n	8001346 <__aeabi_dadd+0x292>
 800178e:	46c0      	nop			@ (mov r8, r8)
 8001790:	000007fe 	.word	0x000007fe
 8001794:	000007ff 	.word	0x000007ff
 8001798:	ff7fffff 	.word	0xff7fffff
 800179c:	4647      	mov	r7, r8
 800179e:	430f      	orrs	r7, r1
 80017a0:	d100      	bne.n	80017a4 <__aeabi_dadd+0x6f0>
 80017a2:	e747      	b.n	8001634 <__aeabi_dadd+0x580>
 80017a4:	000e      	movs	r6, r1
 80017a6:	46c1      	mov	r9, r8
 80017a8:	e5b5      	b.n	8001316 <__aeabi_dadd+0x262>
 80017aa:	08df      	lsrs	r7, r3, #3
 80017ac:	0764      	lsls	r4, r4, #29
 80017ae:	2102      	movs	r1, #2
 80017b0:	4327      	orrs	r7, r4
 80017b2:	0900      	lsrs	r0, r0, #4
 80017b4:	e5b5      	b.n	8001322 <__aeabi_dadd+0x26e>
 80017b6:	0019      	movs	r1, r3
 80017b8:	08c0      	lsrs	r0, r0, #3
 80017ba:	0777      	lsls	r7, r6, #29
 80017bc:	4307      	orrs	r7, r0
 80017be:	4311      	orrs	r1, r2
 80017c0:	08f0      	lsrs	r0, r6, #3
 80017c2:	2900      	cmp	r1, #0
 80017c4:	d100      	bne.n	80017c8 <__aeabi_dadd+0x714>
 80017c6:	e5d9      	b.n	800137c <__aeabi_dadd+0x2c8>
 80017c8:	2180      	movs	r1, #128	@ 0x80
 80017ca:	0309      	lsls	r1, r1, #12
 80017cc:	4208      	tst	r0, r1
 80017ce:	d007      	beq.n	80017e0 <__aeabi_dadd+0x72c>
 80017d0:	08dc      	lsrs	r4, r3, #3
 80017d2:	420c      	tst	r4, r1
 80017d4:	d104      	bne.n	80017e0 <__aeabi_dadd+0x72c>
 80017d6:	08d2      	lsrs	r2, r2, #3
 80017d8:	075b      	lsls	r3, r3, #29
 80017da:	431a      	orrs	r2, r3
 80017dc:	0017      	movs	r7, r2
 80017de:	0020      	movs	r0, r4
 80017e0:	0f7b      	lsrs	r3, r7, #29
 80017e2:	00ff      	lsls	r7, r7, #3
 80017e4:	08ff      	lsrs	r7, r7, #3
 80017e6:	075b      	lsls	r3, r3, #29
 80017e8:	431f      	orrs	r7, r3
 80017ea:	e5c7      	b.n	800137c <__aeabi_dadd+0x2c8>
 80017ec:	000f      	movs	r7, r1
 80017ee:	e5c5      	b.n	800137c <__aeabi_dadd+0x2c8>
 80017f0:	4b12      	ldr	r3, [pc, #72]	@ (800183c <__aeabi_dadd+0x788>)
 80017f2:	08d2      	lsrs	r2, r2, #3
 80017f4:	4033      	ands	r3, r6
 80017f6:	075f      	lsls	r7, r3, #29
 80017f8:	025b      	lsls	r3, r3, #9
 80017fa:	2401      	movs	r4, #1
 80017fc:	4317      	orrs	r7, r2
 80017fe:	0b1e      	lsrs	r6, r3, #12
 8001800:	e5a1      	b.n	8001346 <__aeabi_dadd+0x292>
 8001802:	4226      	tst	r6, r4
 8001804:	d012      	beq.n	800182c <__aeabi_dadd+0x778>
 8001806:	4b0d      	ldr	r3, [pc, #52]	@ (800183c <__aeabi_dadd+0x788>)
 8001808:	4665      	mov	r5, ip
 800180a:	0002      	movs	r2, r0
 800180c:	2401      	movs	r4, #1
 800180e:	401e      	ands	r6, r3
 8001810:	e4e6      	b.n	80011e0 <__aeabi_dadd+0x12c>
 8001812:	0021      	movs	r1, r4
 8001814:	e585      	b.n	8001322 <__aeabi_dadd+0x26e>
 8001816:	0017      	movs	r7, r2
 8001818:	e5a8      	b.n	800136c <__aeabi_dadd+0x2b8>
 800181a:	003a      	movs	r2, r7
 800181c:	e4d4      	b.n	80011c8 <__aeabi_dadd+0x114>
 800181e:	08db      	lsrs	r3, r3, #3
 8001820:	0764      	lsls	r4, r4, #29
 8001822:	431c      	orrs	r4, r3
 8001824:	0027      	movs	r7, r4
 8001826:	2102      	movs	r1, #2
 8001828:	0900      	lsrs	r0, r0, #4
 800182a:	e57a      	b.n	8001322 <__aeabi_dadd+0x26e>
 800182c:	08c0      	lsrs	r0, r0, #3
 800182e:	0777      	lsls	r7, r6, #29
 8001830:	4307      	orrs	r7, r0
 8001832:	4665      	mov	r5, ip
 8001834:	2100      	movs	r1, #0
 8001836:	08f0      	lsrs	r0, r6, #3
 8001838:	e573      	b.n	8001322 <__aeabi_dadd+0x26e>
 800183a:	46c0      	nop			@ (mov r8, r8)
 800183c:	ff7fffff 	.word	0xff7fffff

08001840 <__aeabi_ddiv>:
 8001840:	b5f0      	push	{r4, r5, r6, r7, lr}
 8001842:	46de      	mov	lr, fp
 8001844:	4645      	mov	r5, r8
 8001846:	4657      	mov	r7, sl
 8001848:	464e      	mov	r6, r9
 800184a:	b5e0      	push	{r5, r6, r7, lr}
 800184c:	b087      	sub	sp, #28
 800184e:	9200      	str	r2, [sp, #0]
 8001850:	9301      	str	r3, [sp, #4]
 8001852:	030b      	lsls	r3, r1, #12
 8001854:	0b1b      	lsrs	r3, r3, #12
 8001856:	469b      	mov	fp, r3
 8001858:	0fca      	lsrs	r2, r1, #31
 800185a:	004b      	lsls	r3, r1, #1
 800185c:	0004      	movs	r4, r0
 800185e:	4680      	mov	r8, r0
 8001860:	0d5b      	lsrs	r3, r3, #21
 8001862:	9202      	str	r2, [sp, #8]
 8001864:	d100      	bne.n	8001868 <__aeabi_ddiv+0x28>
 8001866:	e098      	b.n	800199a <__aeabi_ddiv+0x15a>
 8001868:	4a7c      	ldr	r2, [pc, #496]	@ (8001a5c <__aeabi_ddiv+0x21c>)
 800186a:	4293      	cmp	r3, r2
 800186c:	d037      	beq.n	80018de <__aeabi_ddiv+0x9e>
 800186e:	4659      	mov	r1, fp
 8001870:	0f42      	lsrs	r2, r0, #29
 8001872:	00c9      	lsls	r1, r1, #3
 8001874:	430a      	orrs	r2, r1
 8001876:	2180      	movs	r1, #128	@ 0x80
 8001878:	0409      	lsls	r1, r1, #16
 800187a:	4311      	orrs	r1, r2
 800187c:	00c2      	lsls	r2, r0, #3
 800187e:	4690      	mov	r8, r2
 8001880:	4a77      	ldr	r2, [pc, #476]	@ (8001a60 <__aeabi_ddiv+0x220>)
 8001882:	4689      	mov	r9, r1
 8001884:	4692      	mov	sl, r2
 8001886:	449a      	add	sl, r3
 8001888:	2300      	movs	r3, #0
 800188a:	2400      	movs	r4, #0
 800188c:	9303      	str	r3, [sp, #12]
 800188e:	9e00      	ldr	r6, [sp, #0]
 8001890:	9f01      	ldr	r7, [sp, #4]
 8001892:	033b      	lsls	r3, r7, #12
 8001894:	0b1b      	lsrs	r3, r3, #12
 8001896:	469b      	mov	fp, r3
 8001898:	007b      	lsls	r3, r7, #1
 800189a:	0030      	movs	r0, r6
 800189c:	0d5b      	lsrs	r3, r3, #21
 800189e:	0ffd      	lsrs	r5, r7, #31
 80018a0:	2b00      	cmp	r3, #0
 80018a2:	d059      	beq.n	8001958 <__aeabi_ddiv+0x118>
 80018a4:	4a6d      	ldr	r2, [pc, #436]	@ (8001a5c <__aeabi_ddiv+0x21c>)
 80018a6:	4293      	cmp	r3, r2
 80018a8:	d048      	beq.n	800193c <__aeabi_ddiv+0xfc>
 80018aa:	4659      	mov	r1, fp
 80018ac:	0f72      	lsrs	r2, r6, #29
 80018ae:	00c9      	lsls	r1, r1, #3
 80018b0:	430a      	orrs	r2, r1
 80018b2:	2180      	movs	r1, #128	@ 0x80
 80018b4:	0409      	lsls	r1, r1, #16
 80018b6:	4311      	orrs	r1, r2
 80018b8:	468b      	mov	fp, r1
 80018ba:	4969      	ldr	r1, [pc, #420]	@ (8001a60 <__aeabi_ddiv+0x220>)
 80018bc:	00f2      	lsls	r2, r6, #3
 80018be:	468c      	mov	ip, r1
 80018c0:	4651      	mov	r1, sl
 80018c2:	4463      	add	r3, ip
 80018c4:	1acb      	subs	r3, r1, r3
 80018c6:	469a      	mov	sl, r3
 80018c8:	2100      	movs	r1, #0
 80018ca:	9e02      	ldr	r6, [sp, #8]
 80018cc:	406e      	eors	r6, r5
 80018ce:	b2f6      	uxtb	r6, r6
 80018d0:	2c0f      	cmp	r4, #15
 80018d2:	d900      	bls.n	80018d6 <__aeabi_ddiv+0x96>
 80018d4:	e0ce      	b.n	8001a74 <__aeabi_ddiv+0x234>
 80018d6:	4b63      	ldr	r3, [pc, #396]	@ (8001a64 <__aeabi_ddiv+0x224>)
 80018d8:	00a4      	lsls	r4, r4, #2
 80018da:	591b      	ldr	r3, [r3, r4]
 80018dc:	469f      	mov	pc, r3
 80018de:	465a      	mov	r2, fp
 80018e0:	4302      	orrs	r2, r0
 80018e2:	4691      	mov	r9, r2
 80018e4:	d000      	beq.n	80018e8 <__aeabi_ddiv+0xa8>
 80018e6:	e090      	b.n	8001a0a <__aeabi_ddiv+0x1ca>
 80018e8:	469a      	mov	sl, r3
 80018ea:	2302      	movs	r3, #2
 80018ec:	4690      	mov	r8, r2
 80018ee:	2408      	movs	r4, #8
 80018f0:	9303      	str	r3, [sp, #12]
 80018f2:	e7cc      	b.n	800188e <__aeabi_ddiv+0x4e>
 80018f4:	46cb      	mov	fp, r9
 80018f6:	4642      	mov	r2, r8
 80018f8:	9d02      	ldr	r5, [sp, #8]
 80018fa:	9903      	ldr	r1, [sp, #12]
 80018fc:	2902      	cmp	r1, #2
 80018fe:	d100      	bne.n	8001902 <__aeabi_ddiv+0xc2>
 8001900:	e1de      	b.n	8001cc0 <__aeabi_ddiv+0x480>
 8001902:	2903      	cmp	r1, #3
 8001904:	d100      	bne.n	8001908 <__aeabi_ddiv+0xc8>
 8001906:	e08d      	b.n	8001a24 <__aeabi_ddiv+0x1e4>
 8001908:	2901      	cmp	r1, #1
 800190a:	d000      	beq.n	800190e <__aeabi_ddiv+0xce>
 800190c:	e179      	b.n	8001c02 <__aeabi_ddiv+0x3c2>
 800190e:	002e      	movs	r6, r5
 8001910:	2200      	movs	r2, #0
 8001912:	2300      	movs	r3, #0
 8001914:	2400      	movs	r4, #0
 8001916:	4690      	mov	r8, r2
 8001918:	051b      	lsls	r3, r3, #20
 800191a:	4323      	orrs	r3, r4
 800191c:	07f6      	lsls	r6, r6, #31
 800191e:	4333      	orrs	r3, r6
 8001920:	4640      	mov	r0, r8
 8001922:	0019      	movs	r1, r3
 8001924:	b007      	add	sp, #28
 8001926:	bcf0      	pop	{r4, r5, r6, r7}
 8001928:	46bb      	mov	fp, r7
 800192a:	46b2      	mov	sl, r6
 800192c:	46a9      	mov	r9, r5
 800192e:	46a0      	mov	r8, r4
 8001930:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8001932:	2200      	movs	r2, #0
 8001934:	2400      	movs	r4, #0
 8001936:	4690      	mov	r8, r2
 8001938:	4b48      	ldr	r3, [pc, #288]	@ (8001a5c <__aeabi_ddiv+0x21c>)
 800193a:	e7ed      	b.n	8001918 <__aeabi_ddiv+0xd8>
 800193c:	465a      	mov	r2, fp
 800193e:	9b00      	ldr	r3, [sp, #0]
 8001940:	431a      	orrs	r2, r3
 8001942:	4b49      	ldr	r3, [pc, #292]	@ (8001a68 <__aeabi_ddiv+0x228>)
 8001944:	469c      	mov	ip, r3
 8001946:	44e2      	add	sl, ip
 8001948:	2a00      	cmp	r2, #0
 800194a:	d159      	bne.n	8001a00 <__aeabi_ddiv+0x1c0>
 800194c:	2302      	movs	r3, #2
 800194e:	431c      	orrs	r4, r3
 8001950:	2300      	movs	r3, #0
 8001952:	2102      	movs	r1, #2
 8001954:	469b      	mov	fp, r3
 8001956:	e7b8      	b.n	80018ca <__aeabi_ddiv+0x8a>
 8001958:	465a      	mov	r2, fp
 800195a:	9b00      	ldr	r3, [sp, #0]
 800195c:	431a      	orrs	r2, r3
 800195e:	d049      	beq.n	80019f4 <__aeabi_ddiv+0x1b4>
 8001960:	465b      	mov	r3, fp
 8001962:	2b00      	cmp	r3, #0
 8001964:	d100      	bne.n	8001968 <__aeabi_ddiv+0x128>
 8001966:	e19c      	b.n	8001ca2 <__aeabi_ddiv+0x462>
 8001968:	4658      	mov	r0, fp
 800196a:	f001 fc0d 	bl	8003188 <__clzsi2>
 800196e:	0002      	movs	r2, r0
 8001970:	0003      	movs	r3, r0
 8001972:	3a0b      	subs	r2, #11
 8001974:	271d      	movs	r7, #29
 8001976:	9e00      	ldr	r6, [sp, #0]
 8001978:	1aba      	subs	r2, r7, r2
 800197a:	0019      	movs	r1, r3
 800197c:	4658      	mov	r0, fp
 800197e:	40d6      	lsrs	r6, r2
 8001980:	3908      	subs	r1, #8
 8001982:	4088      	lsls	r0, r1
 8001984:	0032      	movs	r2, r6
 8001986:	4302      	orrs	r2, r0
 8001988:	4693      	mov	fp, r2
 800198a:	9a00      	ldr	r2, [sp, #0]
 800198c:	408a      	lsls	r2, r1
 800198e:	4937      	ldr	r1, [pc, #220]	@ (8001a6c <__aeabi_ddiv+0x22c>)
 8001990:	4453      	add	r3, sl
 8001992:	468a      	mov	sl, r1
 8001994:	2100      	movs	r1, #0
 8001996:	449a      	add	sl, r3
 8001998:	e797      	b.n	80018ca <__aeabi_ddiv+0x8a>
 800199a:	465b      	mov	r3, fp
 800199c:	4303      	orrs	r3, r0
 800199e:	4699      	mov	r9, r3
 80019a0:	d021      	beq.n	80019e6 <__aeabi_ddiv+0x1a6>
 80019a2:	465b      	mov	r3, fp
 80019a4:	2b00      	cmp	r3, #0
 80019a6:	d100      	bne.n	80019aa <__aeabi_ddiv+0x16a>
 80019a8:	e169      	b.n	8001c7e <__aeabi_ddiv+0x43e>
 80019aa:	4658      	mov	r0, fp
 80019ac:	f001 fbec 	bl	8003188 <__clzsi2>
 80019b0:	230b      	movs	r3, #11
 80019b2:	425b      	negs	r3, r3
 80019b4:	469c      	mov	ip, r3
 80019b6:	0002      	movs	r2, r0
 80019b8:	4484      	add	ip, r0
 80019ba:	4666      	mov	r6, ip
 80019bc:	231d      	movs	r3, #29
 80019be:	1b9b      	subs	r3, r3, r6
 80019c0:	0026      	movs	r6, r4
 80019c2:	0011      	movs	r1, r2
 80019c4:	4658      	mov	r0, fp
 80019c6:	40de      	lsrs	r6, r3
 80019c8:	3908      	subs	r1, #8
 80019ca:	4088      	lsls	r0, r1
 80019cc:	0033      	movs	r3, r6
 80019ce:	4303      	orrs	r3, r0
 80019d0:	4699      	mov	r9, r3
 80019d2:	0023      	movs	r3, r4
 80019d4:	408b      	lsls	r3, r1
 80019d6:	4698      	mov	r8, r3
 80019d8:	4b25      	ldr	r3, [pc, #148]	@ (8001a70 <__aeabi_ddiv+0x230>)
 80019da:	2400      	movs	r4, #0
 80019dc:	1a9b      	subs	r3, r3, r2
 80019de:	469a      	mov	sl, r3
 80019e0:	2300      	movs	r3, #0
 80019e2:	9303      	str	r3, [sp, #12]
 80019e4:	e753      	b.n	800188e <__aeabi_ddiv+0x4e>
 80019e6:	2300      	movs	r3, #0
 80019e8:	4698      	mov	r8, r3
 80019ea:	469a      	mov	sl, r3
 80019ec:	3301      	adds	r3, #1
 80019ee:	2404      	movs	r4, #4
 80019f0:	9303      	str	r3, [sp, #12]
 80019f2:	e74c      	b.n	800188e <__aeabi_ddiv+0x4e>
 80019f4:	2301      	movs	r3, #1
 80019f6:	431c      	orrs	r4, r3
 80019f8:	2300      	movs	r3, #0
 80019fa:	2101      	movs	r1, #1
 80019fc:	469b      	mov	fp, r3
 80019fe:	e764      	b.n	80018ca <__aeabi_ddiv+0x8a>
 8001a00:	2303      	movs	r3, #3
 8001a02:	0032      	movs	r2, r6
 8001a04:	2103      	movs	r1, #3
 8001a06:	431c      	orrs	r4, r3
 8001a08:	e75f      	b.n	80018ca <__aeabi_ddiv+0x8a>
 8001a0a:	469a      	mov	sl, r3
 8001a0c:	2303      	movs	r3, #3
 8001a0e:	46d9      	mov	r9, fp
 8001a10:	240c      	movs	r4, #12
 8001a12:	9303      	str	r3, [sp, #12]
 8001a14:	e73b      	b.n	800188e <__aeabi_ddiv+0x4e>
 8001a16:	2300      	movs	r3, #0
 8001a18:	2480      	movs	r4, #128	@ 0x80
 8001a1a:	4698      	mov	r8, r3
 8001a1c:	2600      	movs	r6, #0
 8001a1e:	4b0f      	ldr	r3, [pc, #60]	@ (8001a5c <__aeabi_ddiv+0x21c>)
 8001a20:	0324      	lsls	r4, r4, #12
 8001a22:	e779      	b.n	8001918 <__aeabi_ddiv+0xd8>
 8001a24:	2480      	movs	r4, #128	@ 0x80
 8001a26:	465b      	mov	r3, fp
 8001a28:	0324      	lsls	r4, r4, #12
 8001a2a:	431c      	orrs	r4, r3
 8001a2c:	0324      	lsls	r4, r4, #12
 8001a2e:	002e      	movs	r6, r5
 8001a30:	4690      	mov	r8, r2
 8001a32:	4b0a      	ldr	r3, [pc, #40]	@ (8001a5c <__aeabi_ddiv+0x21c>)
 8001a34:	0b24      	lsrs	r4, r4, #12
 8001a36:	e76f      	b.n	8001918 <__aeabi_ddiv+0xd8>
 8001a38:	2480      	movs	r4, #128	@ 0x80
 8001a3a:	464b      	mov	r3, r9
 8001a3c:	0324      	lsls	r4, r4, #12
 8001a3e:	4223      	tst	r3, r4
 8001a40:	d002      	beq.n	8001a48 <__aeabi_ddiv+0x208>
 8001a42:	465b      	mov	r3, fp
 8001a44:	4223      	tst	r3, r4
 8001a46:	d0f0      	beq.n	8001a2a <__aeabi_ddiv+0x1ea>
 8001a48:	2480      	movs	r4, #128	@ 0x80
 8001a4a:	464b      	mov	r3, r9
 8001a4c:	0324      	lsls	r4, r4, #12
 8001a4e:	431c      	orrs	r4, r3
 8001a50:	0324      	lsls	r4, r4, #12
 8001a52:	9e02      	ldr	r6, [sp, #8]
 8001a54:	4b01      	ldr	r3, [pc, #4]	@ (8001a5c <__aeabi_ddiv+0x21c>)
 8001a56:	0b24      	lsrs	r4, r4, #12
 8001a58:	e75e      	b.n	8001918 <__aeabi_ddiv+0xd8>
 8001a5a:	46c0      	nop			@ (mov r8, r8)
 8001a5c:	000007ff 	.word	0x000007ff
 8001a60:	fffffc01 	.word	0xfffffc01
 8001a64:	0800e2a0 	.word	0x0800e2a0
 8001a68:	fffff801 	.word	0xfffff801
 8001a6c:	000003f3 	.word	0x000003f3
 8001a70:	fffffc0d 	.word	0xfffffc0d
 8001a74:	45cb      	cmp	fp, r9
 8001a76:	d200      	bcs.n	8001a7a <__aeabi_ddiv+0x23a>
 8001a78:	e0f8      	b.n	8001c6c <__aeabi_ddiv+0x42c>
 8001a7a:	d100      	bne.n	8001a7e <__aeabi_ddiv+0x23e>
 8001a7c:	e0f3      	b.n	8001c66 <__aeabi_ddiv+0x426>
 8001a7e:	2301      	movs	r3, #1
 8001a80:	425b      	negs	r3, r3
 8001a82:	469c      	mov	ip, r3
 8001a84:	4644      	mov	r4, r8
 8001a86:	4648      	mov	r0, r9
 8001a88:	2500      	movs	r5, #0
 8001a8a:	44e2      	add	sl, ip
 8001a8c:	465b      	mov	r3, fp
 8001a8e:	0e17      	lsrs	r7, r2, #24
 8001a90:	021b      	lsls	r3, r3, #8
 8001a92:	431f      	orrs	r7, r3
 8001a94:	0c19      	lsrs	r1, r3, #16
 8001a96:	043b      	lsls	r3, r7, #16
 8001a98:	0212      	lsls	r2, r2, #8
 8001a9a:	9700      	str	r7, [sp, #0]
 8001a9c:	0c1f      	lsrs	r7, r3, #16
 8001a9e:	4691      	mov	r9, r2
 8001aa0:	9102      	str	r1, [sp, #8]
 8001aa2:	9703      	str	r7, [sp, #12]
 8001aa4:	f7fe fbce 	bl	8000244 <__aeabi_uidivmod>
 8001aa8:	0002      	movs	r2, r0
 8001aaa:	437a      	muls	r2, r7
 8001aac:	040b      	lsls	r3, r1, #16
 8001aae:	0c21      	lsrs	r1, r4, #16
 8001ab0:	4680      	mov	r8, r0
 8001ab2:	4319      	orrs	r1, r3
 8001ab4:	428a      	cmp	r2, r1
 8001ab6:	d909      	bls.n	8001acc <__aeabi_ddiv+0x28c>
 8001ab8:	9f00      	ldr	r7, [sp, #0]
 8001aba:	2301      	movs	r3, #1
 8001abc:	46bc      	mov	ip, r7
 8001abe:	425b      	negs	r3, r3
 8001ac0:	4461      	add	r1, ip
 8001ac2:	469c      	mov	ip, r3
 8001ac4:	44e0      	add	r8, ip
 8001ac6:	428f      	cmp	r7, r1
 8001ac8:	d800      	bhi.n	8001acc <__aeabi_ddiv+0x28c>
 8001aca:	e15c      	b.n	8001d86 <__aeabi_ddiv+0x546>
 8001acc:	1a88      	subs	r0, r1, r2
 8001ace:	9902      	ldr	r1, [sp, #8]
 8001ad0:	f7fe fbb8 	bl	8000244 <__aeabi_uidivmod>
 8001ad4:	9a03      	ldr	r2, [sp, #12]
 8001ad6:	0424      	lsls	r4, r4, #16
 8001ad8:	4342      	muls	r2, r0
 8001ada:	0409      	lsls	r1, r1, #16
 8001adc:	0c24      	lsrs	r4, r4, #16
 8001ade:	0003      	movs	r3, r0
 8001ae0:	430c      	orrs	r4, r1
 8001ae2:	42a2      	cmp	r2, r4
 8001ae4:	d906      	bls.n	8001af4 <__aeabi_ddiv+0x2b4>
 8001ae6:	9900      	ldr	r1, [sp, #0]
 8001ae8:	3b01      	subs	r3, #1
 8001aea:	468c      	mov	ip, r1
 8001aec:	4464      	add	r4, ip
 8001aee:	42a1      	cmp	r1, r4
 8001af0:	d800      	bhi.n	8001af4 <__aeabi_ddiv+0x2b4>
 8001af2:	e142      	b.n	8001d7a <__aeabi_ddiv+0x53a>
 8001af4:	1aa0      	subs	r0, r4, r2
 8001af6:	4642      	mov	r2, r8
 8001af8:	0412      	lsls	r2, r2, #16
 8001afa:	431a      	orrs	r2, r3
 8001afc:	4693      	mov	fp, r2
 8001afe:	464b      	mov	r3, r9
 8001b00:	4659      	mov	r1, fp
 8001b02:	0c1b      	lsrs	r3, r3, #16
 8001b04:	001f      	movs	r7, r3
 8001b06:	9304      	str	r3, [sp, #16]
 8001b08:	040b      	lsls	r3, r1, #16
 8001b0a:	4649      	mov	r1, r9
 8001b0c:	0409      	lsls	r1, r1, #16
 8001b0e:	0c09      	lsrs	r1, r1, #16
 8001b10:	000c      	movs	r4, r1
 8001b12:	0c1b      	lsrs	r3, r3, #16
 8001b14:	435c      	muls	r4, r3
 8001b16:	0c12      	lsrs	r2, r2, #16
 8001b18:	437b      	muls	r3, r7
 8001b1a:	4688      	mov	r8, r1
 8001b1c:	4351      	muls	r1, r2
 8001b1e:	437a      	muls	r2, r7
 8001b20:	0c27      	lsrs	r7, r4, #16
 8001b22:	46bc      	mov	ip, r7
 8001b24:	185b      	adds	r3, r3, r1
 8001b26:	4463      	add	r3, ip
 8001b28:	4299      	cmp	r1, r3
 8001b2a:	d903      	bls.n	8001b34 <__aeabi_ddiv+0x2f4>
 8001b2c:	2180      	movs	r1, #128	@ 0x80
 8001b2e:	0249      	lsls	r1, r1, #9
 8001b30:	468c      	mov	ip, r1
 8001b32:	4462      	add	r2, ip
 8001b34:	0c19      	lsrs	r1, r3, #16
 8001b36:	0424      	lsls	r4, r4, #16
 8001b38:	041b      	lsls	r3, r3, #16
 8001b3a:	0c24      	lsrs	r4, r4, #16
 8001b3c:	188a      	adds	r2, r1, r2
 8001b3e:	191c      	adds	r4, r3, r4
 8001b40:	4290      	cmp	r0, r2
 8001b42:	d302      	bcc.n	8001b4a <__aeabi_ddiv+0x30a>
 8001b44:	d116      	bne.n	8001b74 <__aeabi_ddiv+0x334>
 8001b46:	42a5      	cmp	r5, r4
 8001b48:	d214      	bcs.n	8001b74 <__aeabi_ddiv+0x334>
 8001b4a:	465b      	mov	r3, fp
 8001b4c:	9f00      	ldr	r7, [sp, #0]
 8001b4e:	3b01      	subs	r3, #1
 8001b50:	444d      	add	r5, r9
 8001b52:	9305      	str	r3, [sp, #20]
 8001b54:	454d      	cmp	r5, r9
 8001b56:	419b      	sbcs	r3, r3
 8001b58:	46bc      	mov	ip, r7
 8001b5a:	425b      	negs	r3, r3
 8001b5c:	4463      	add	r3, ip
 8001b5e:	18c0      	adds	r0, r0, r3
 8001b60:	4287      	cmp	r7, r0
 8001b62:	d300      	bcc.n	8001b66 <__aeabi_ddiv+0x326>
 8001b64:	e102      	b.n	8001d6c <__aeabi_ddiv+0x52c>
 8001b66:	4282      	cmp	r2, r0
 8001b68:	d900      	bls.n	8001b6c <__aeabi_ddiv+0x32c>
 8001b6a:	e129      	b.n	8001dc0 <__aeabi_ddiv+0x580>
 8001b6c:	d100      	bne.n	8001b70 <__aeabi_ddiv+0x330>
 8001b6e:	e124      	b.n	8001dba <__aeabi_ddiv+0x57a>
 8001b70:	9b05      	ldr	r3, [sp, #20]
 8001b72:	469b      	mov	fp, r3
 8001b74:	1b2c      	subs	r4, r5, r4
 8001b76:	42a5      	cmp	r5, r4
 8001b78:	41ad      	sbcs	r5, r5
 8001b7a:	9b00      	ldr	r3, [sp, #0]
 8001b7c:	1a80      	subs	r0, r0, r2
 8001b7e:	426d      	negs	r5, r5
 8001b80:	1b40      	subs	r0, r0, r5
 8001b82:	4283      	cmp	r3, r0
 8001b84:	d100      	bne.n	8001b88 <__aeabi_ddiv+0x348>
 8001b86:	e10f      	b.n	8001da8 <__aeabi_ddiv+0x568>
 8001b88:	9902      	ldr	r1, [sp, #8]
 8001b8a:	f7fe fb5b 	bl	8000244 <__aeabi_uidivmod>
 8001b8e:	9a03      	ldr	r2, [sp, #12]
 8001b90:	040b      	lsls	r3, r1, #16
 8001b92:	4342      	muls	r2, r0
 8001b94:	0c21      	lsrs	r1, r4, #16
 8001b96:	0005      	movs	r5, r0
 8001b98:	4319      	orrs	r1, r3
 8001b9a:	428a      	cmp	r2, r1
 8001b9c:	d900      	bls.n	8001ba0 <__aeabi_ddiv+0x360>
 8001b9e:	e0cb      	b.n	8001d38 <__aeabi_ddiv+0x4f8>
 8001ba0:	1a88      	subs	r0, r1, r2
 8001ba2:	9902      	ldr	r1, [sp, #8]
 8001ba4:	f7fe fb4e 	bl	8000244 <__aeabi_uidivmod>
 8001ba8:	9a03      	ldr	r2, [sp, #12]
 8001baa:	0424      	lsls	r4, r4, #16
 8001bac:	4342      	muls	r2, r0
 8001bae:	0409      	lsls	r1, r1, #16
 8001bb0:	0c24      	lsrs	r4, r4, #16
 8001bb2:	0003      	movs	r3, r0
 8001bb4:	430c      	orrs	r4, r1
 8001bb6:	42a2      	cmp	r2, r4
 8001bb8:	d900      	bls.n	8001bbc <__aeabi_ddiv+0x37c>
 8001bba:	e0ca      	b.n	8001d52 <__aeabi_ddiv+0x512>
 8001bbc:	4641      	mov	r1, r8
 8001bbe:	1aa4      	subs	r4, r4, r2
 8001bc0:	042a      	lsls	r2, r5, #16
 8001bc2:	431a      	orrs	r2, r3
 8001bc4:	9f04      	ldr	r7, [sp, #16]
 8001bc6:	0413      	lsls	r3, r2, #16
 8001bc8:	0c1b      	lsrs	r3, r3, #16
 8001bca:	4359      	muls	r1, r3
 8001bcc:	4640      	mov	r0, r8
 8001bce:	437b      	muls	r3, r7
 8001bd0:	469c      	mov	ip, r3
 8001bd2:	0c15      	lsrs	r5, r2, #16
 8001bd4:	4368      	muls	r0, r5
 8001bd6:	0c0b      	lsrs	r3, r1, #16
 8001bd8:	4484      	add	ip, r0
 8001bda:	4463      	add	r3, ip
 8001bdc:	437d      	muls	r5, r7
 8001bde:	4298      	cmp	r0, r3
 8001be0:	d903      	bls.n	8001bea <__aeabi_ddiv+0x3aa>
 8001be2:	2080      	movs	r0, #128	@ 0x80
 8001be4:	0240      	lsls	r0, r0, #9
 8001be6:	4684      	mov	ip, r0
 8001be8:	4465      	add	r5, ip
 8001bea:	0c18      	lsrs	r0, r3, #16
 8001bec:	0409      	lsls	r1, r1, #16
 8001bee:	041b      	lsls	r3, r3, #16
 8001bf0:	0c09      	lsrs	r1, r1, #16
 8001bf2:	1940      	adds	r0, r0, r5
 8001bf4:	185b      	adds	r3, r3, r1
 8001bf6:	4284      	cmp	r4, r0
 8001bf8:	d327      	bcc.n	8001c4a <__aeabi_ddiv+0x40a>
 8001bfa:	d023      	beq.n	8001c44 <__aeabi_ddiv+0x404>
 8001bfc:	2301      	movs	r3, #1
 8001bfe:	0035      	movs	r5, r6
 8001c00:	431a      	orrs	r2, r3
 8001c02:	4b94      	ldr	r3, [pc, #592]	@ (8001e54 <__aeabi_ddiv+0x614>)
 8001c04:	4453      	add	r3, sl
 8001c06:	2b00      	cmp	r3, #0
 8001c08:	dd60      	ble.n	8001ccc <__aeabi_ddiv+0x48c>
 8001c0a:	0751      	lsls	r1, r2, #29
 8001c0c:	d000      	beq.n	8001c10 <__aeabi_ddiv+0x3d0>
 8001c0e:	e086      	b.n	8001d1e <__aeabi_ddiv+0x4de>
 8001c10:	002e      	movs	r6, r5
 8001c12:	08d1      	lsrs	r1, r2, #3
 8001c14:	465a      	mov	r2, fp
 8001c16:	01d2      	lsls	r2, r2, #7
 8001c18:	d506      	bpl.n	8001c28 <__aeabi_ddiv+0x3e8>
 8001c1a:	465a      	mov	r2, fp
 8001c1c:	4b8e      	ldr	r3, [pc, #568]	@ (8001e58 <__aeabi_ddiv+0x618>)
 8001c1e:	401a      	ands	r2, r3
 8001c20:	2380      	movs	r3, #128	@ 0x80
 8001c22:	4693      	mov	fp, r2
 8001c24:	00db      	lsls	r3, r3, #3
 8001c26:	4453      	add	r3, sl
 8001c28:	4a8c      	ldr	r2, [pc, #560]	@ (8001e5c <__aeabi_ddiv+0x61c>)
 8001c2a:	4293      	cmp	r3, r2
 8001c2c:	dd00      	ble.n	8001c30 <__aeabi_ddiv+0x3f0>
 8001c2e:	e680      	b.n	8001932 <__aeabi_ddiv+0xf2>
 8001c30:	465a      	mov	r2, fp
 8001c32:	0752      	lsls	r2, r2, #29
 8001c34:	430a      	orrs	r2, r1
 8001c36:	4690      	mov	r8, r2
 8001c38:	465a      	mov	r2, fp
 8001c3a:	055b      	lsls	r3, r3, #21
 8001c3c:	0254      	lsls	r4, r2, #9
 8001c3e:	0b24      	lsrs	r4, r4, #12
 8001c40:	0d5b      	lsrs	r3, r3, #21
 8001c42:	e669      	b.n	8001918 <__aeabi_ddiv+0xd8>
 8001c44:	0035      	movs	r5, r6
 8001c46:	2b00      	cmp	r3, #0
 8001c48:	d0db      	beq.n	8001c02 <__aeabi_ddiv+0x3c2>
 8001c4a:	9d00      	ldr	r5, [sp, #0]
 8001c4c:	1e51      	subs	r1, r2, #1
 8001c4e:	46ac      	mov	ip, r5
 8001c50:	4464      	add	r4, ip
 8001c52:	42ac      	cmp	r4, r5
 8001c54:	d200      	bcs.n	8001c58 <__aeabi_ddiv+0x418>
 8001c56:	e09e      	b.n	8001d96 <__aeabi_ddiv+0x556>
 8001c58:	4284      	cmp	r4, r0
 8001c5a:	d200      	bcs.n	8001c5e <__aeabi_ddiv+0x41e>
 8001c5c:	e0e1      	b.n	8001e22 <__aeabi_ddiv+0x5e2>
 8001c5e:	d100      	bne.n	8001c62 <__aeabi_ddiv+0x422>
 8001c60:	e0ee      	b.n	8001e40 <__aeabi_ddiv+0x600>
 8001c62:	000a      	movs	r2, r1
 8001c64:	e7ca      	b.n	8001bfc <__aeabi_ddiv+0x3bc>
 8001c66:	4542      	cmp	r2, r8
 8001c68:	d900      	bls.n	8001c6c <__aeabi_ddiv+0x42c>
 8001c6a:	e708      	b.n	8001a7e <__aeabi_ddiv+0x23e>
 8001c6c:	464b      	mov	r3, r9
 8001c6e:	07dc      	lsls	r4, r3, #31
 8001c70:	0858      	lsrs	r0, r3, #1
 8001c72:	4643      	mov	r3, r8
 8001c74:	085b      	lsrs	r3, r3, #1
 8001c76:	431c      	orrs	r4, r3
 8001c78:	4643      	mov	r3, r8
 8001c7a:	07dd      	lsls	r5, r3, #31
 8001c7c:	e706      	b.n	8001a8c <__aeabi_ddiv+0x24c>
 8001c7e:	f001 fa83 	bl	8003188 <__clzsi2>
 8001c82:	2315      	movs	r3, #21
 8001c84:	469c      	mov	ip, r3
 8001c86:	4484      	add	ip, r0
 8001c88:	0002      	movs	r2, r0
 8001c8a:	4663      	mov	r3, ip
 8001c8c:	3220      	adds	r2, #32
 8001c8e:	2b1c      	cmp	r3, #28
 8001c90:	dc00      	bgt.n	8001c94 <__aeabi_ddiv+0x454>
 8001c92:	e692      	b.n	80019ba <__aeabi_ddiv+0x17a>
 8001c94:	0023      	movs	r3, r4
 8001c96:	3808      	subs	r0, #8
 8001c98:	4083      	lsls	r3, r0
 8001c9a:	4699      	mov	r9, r3
 8001c9c:	2300      	movs	r3, #0
 8001c9e:	4698      	mov	r8, r3
 8001ca0:	e69a      	b.n	80019d8 <__aeabi_ddiv+0x198>
 8001ca2:	f001 fa71 	bl	8003188 <__clzsi2>
 8001ca6:	0002      	movs	r2, r0
 8001ca8:	0003      	movs	r3, r0
 8001caa:	3215      	adds	r2, #21
 8001cac:	3320      	adds	r3, #32
 8001cae:	2a1c      	cmp	r2, #28
 8001cb0:	dc00      	bgt.n	8001cb4 <__aeabi_ddiv+0x474>
 8001cb2:	e65f      	b.n	8001974 <__aeabi_ddiv+0x134>
 8001cb4:	9900      	ldr	r1, [sp, #0]
 8001cb6:	3808      	subs	r0, #8
 8001cb8:	4081      	lsls	r1, r0
 8001cba:	2200      	movs	r2, #0
 8001cbc:	468b      	mov	fp, r1
 8001cbe:	e666      	b.n	800198e <__aeabi_ddiv+0x14e>
 8001cc0:	2200      	movs	r2, #0
 8001cc2:	002e      	movs	r6, r5
 8001cc4:	2400      	movs	r4, #0
 8001cc6:	4690      	mov	r8, r2
 8001cc8:	4b65      	ldr	r3, [pc, #404]	@ (8001e60 <__aeabi_ddiv+0x620>)
 8001cca:	e625      	b.n	8001918 <__aeabi_ddiv+0xd8>
 8001ccc:	002e      	movs	r6, r5
 8001cce:	2101      	movs	r1, #1
 8001cd0:	1ac9      	subs	r1, r1, r3
 8001cd2:	2938      	cmp	r1, #56	@ 0x38
 8001cd4:	dd00      	ble.n	8001cd8 <__aeabi_ddiv+0x498>
 8001cd6:	e61b      	b.n	8001910 <__aeabi_ddiv+0xd0>
 8001cd8:	291f      	cmp	r1, #31
 8001cda:	dc7e      	bgt.n	8001dda <__aeabi_ddiv+0x59a>
 8001cdc:	4861      	ldr	r0, [pc, #388]	@ (8001e64 <__aeabi_ddiv+0x624>)
 8001cde:	0014      	movs	r4, r2
 8001ce0:	4450      	add	r0, sl
 8001ce2:	465b      	mov	r3, fp
 8001ce4:	4082      	lsls	r2, r0
 8001ce6:	4083      	lsls	r3, r0
 8001ce8:	40cc      	lsrs	r4, r1
 8001cea:	1e50      	subs	r0, r2, #1
 8001cec:	4182      	sbcs	r2, r0
 8001cee:	4323      	orrs	r3, r4
 8001cf0:	431a      	orrs	r2, r3
 8001cf2:	465b      	mov	r3, fp
 8001cf4:	40cb      	lsrs	r3, r1
 8001cf6:	0751      	lsls	r1, r2, #29
 8001cf8:	d009      	beq.n	8001d0e <__aeabi_ddiv+0x4ce>
 8001cfa:	210f      	movs	r1, #15
 8001cfc:	4011      	ands	r1, r2
 8001cfe:	2904      	cmp	r1, #4
 8001d00:	d005      	beq.n	8001d0e <__aeabi_ddiv+0x4ce>
 8001d02:	1d11      	adds	r1, r2, #4
 8001d04:	4291      	cmp	r1, r2
 8001d06:	4192      	sbcs	r2, r2
 8001d08:	4252      	negs	r2, r2
 8001d0a:	189b      	adds	r3, r3, r2
 8001d0c:	000a      	movs	r2, r1
 8001d0e:	0219      	lsls	r1, r3, #8
 8001d10:	d400      	bmi.n	8001d14 <__aeabi_ddiv+0x4d4>
 8001d12:	e09b      	b.n	8001e4c <__aeabi_ddiv+0x60c>
 8001d14:	2200      	movs	r2, #0
 8001d16:	2301      	movs	r3, #1
 8001d18:	2400      	movs	r4, #0
 8001d1a:	4690      	mov	r8, r2
 8001d1c:	e5fc      	b.n	8001918 <__aeabi_ddiv+0xd8>
 8001d1e:	210f      	movs	r1, #15
 8001d20:	4011      	ands	r1, r2
 8001d22:	2904      	cmp	r1, #4
 8001d24:	d100      	bne.n	8001d28 <__aeabi_ddiv+0x4e8>
 8001d26:	e773      	b.n	8001c10 <__aeabi_ddiv+0x3d0>
 8001d28:	1d11      	adds	r1, r2, #4
 8001d2a:	4291      	cmp	r1, r2
 8001d2c:	4192      	sbcs	r2, r2
 8001d2e:	4252      	negs	r2, r2
 8001d30:	002e      	movs	r6, r5
 8001d32:	08c9      	lsrs	r1, r1, #3
 8001d34:	4493      	add	fp, r2
 8001d36:	e76d      	b.n	8001c14 <__aeabi_ddiv+0x3d4>
 8001d38:	9b00      	ldr	r3, [sp, #0]
 8001d3a:	3d01      	subs	r5, #1
 8001d3c:	469c      	mov	ip, r3
 8001d3e:	4461      	add	r1, ip
 8001d40:	428b      	cmp	r3, r1
 8001d42:	d900      	bls.n	8001d46 <__aeabi_ddiv+0x506>
 8001d44:	e72c      	b.n	8001ba0 <__aeabi_ddiv+0x360>
 8001d46:	428a      	cmp	r2, r1
 8001d48:	d800      	bhi.n	8001d4c <__aeabi_ddiv+0x50c>
 8001d4a:	e729      	b.n	8001ba0 <__aeabi_ddiv+0x360>
 8001d4c:	1e85      	subs	r5, r0, #2
 8001d4e:	4461      	add	r1, ip
 8001d50:	e726      	b.n	8001ba0 <__aeabi_ddiv+0x360>
 8001d52:	9900      	ldr	r1, [sp, #0]
 8001d54:	3b01      	subs	r3, #1
 8001d56:	468c      	mov	ip, r1
 8001d58:	4464      	add	r4, ip
 8001d5a:	42a1      	cmp	r1, r4
 8001d5c:	d900      	bls.n	8001d60 <__aeabi_ddiv+0x520>
 8001d5e:	e72d      	b.n	8001bbc <__aeabi_ddiv+0x37c>
 8001d60:	42a2      	cmp	r2, r4
 8001d62:	d800      	bhi.n	8001d66 <__aeabi_ddiv+0x526>
 8001d64:	e72a      	b.n	8001bbc <__aeabi_ddiv+0x37c>
 8001d66:	1e83      	subs	r3, r0, #2
 8001d68:	4464      	add	r4, ip
 8001d6a:	e727      	b.n	8001bbc <__aeabi_ddiv+0x37c>
 8001d6c:	4287      	cmp	r7, r0
 8001d6e:	d000      	beq.n	8001d72 <__aeabi_ddiv+0x532>
 8001d70:	e6fe      	b.n	8001b70 <__aeabi_ddiv+0x330>
 8001d72:	45a9      	cmp	r9, r5
 8001d74:	d900      	bls.n	8001d78 <__aeabi_ddiv+0x538>
 8001d76:	e6fb      	b.n	8001b70 <__aeabi_ddiv+0x330>
 8001d78:	e6f5      	b.n	8001b66 <__aeabi_ddiv+0x326>
 8001d7a:	42a2      	cmp	r2, r4
 8001d7c:	d800      	bhi.n	8001d80 <__aeabi_ddiv+0x540>
 8001d7e:	e6b9      	b.n	8001af4 <__aeabi_ddiv+0x2b4>
 8001d80:	1e83      	subs	r3, r0, #2
 8001d82:	4464      	add	r4, ip
 8001d84:	e6b6      	b.n	8001af4 <__aeabi_ddiv+0x2b4>
 8001d86:	428a      	cmp	r2, r1
 8001d88:	d800      	bhi.n	8001d8c <__aeabi_ddiv+0x54c>
 8001d8a:	e69f      	b.n	8001acc <__aeabi_ddiv+0x28c>
 8001d8c:	46bc      	mov	ip, r7
 8001d8e:	1e83      	subs	r3, r0, #2
 8001d90:	4698      	mov	r8, r3
 8001d92:	4461      	add	r1, ip
 8001d94:	e69a      	b.n	8001acc <__aeabi_ddiv+0x28c>
 8001d96:	000a      	movs	r2, r1
 8001d98:	4284      	cmp	r4, r0
 8001d9a:	d000      	beq.n	8001d9e <__aeabi_ddiv+0x55e>
 8001d9c:	e72e      	b.n	8001bfc <__aeabi_ddiv+0x3bc>
 8001d9e:	454b      	cmp	r3, r9
 8001da0:	d000      	beq.n	8001da4 <__aeabi_ddiv+0x564>
 8001da2:	e72b      	b.n	8001bfc <__aeabi_ddiv+0x3bc>
 8001da4:	0035      	movs	r5, r6
 8001da6:	e72c      	b.n	8001c02 <__aeabi_ddiv+0x3c2>
 8001da8:	4b2a      	ldr	r3, [pc, #168]	@ (8001e54 <__aeabi_ddiv+0x614>)
 8001daa:	4a2f      	ldr	r2, [pc, #188]	@ (8001e68 <__aeabi_ddiv+0x628>)
 8001dac:	4453      	add	r3, sl
 8001dae:	4592      	cmp	sl, r2
 8001db0:	db43      	blt.n	8001e3a <__aeabi_ddiv+0x5fa>
 8001db2:	2201      	movs	r2, #1
 8001db4:	2100      	movs	r1, #0
 8001db6:	4493      	add	fp, r2
 8001db8:	e72c      	b.n	8001c14 <__aeabi_ddiv+0x3d4>
 8001dba:	42ac      	cmp	r4, r5
 8001dbc:	d800      	bhi.n	8001dc0 <__aeabi_ddiv+0x580>
 8001dbe:	e6d7      	b.n	8001b70 <__aeabi_ddiv+0x330>
 8001dc0:	2302      	movs	r3, #2
 8001dc2:	425b      	negs	r3, r3
 8001dc4:	469c      	mov	ip, r3
 8001dc6:	9900      	ldr	r1, [sp, #0]
 8001dc8:	444d      	add	r5, r9
 8001dca:	454d      	cmp	r5, r9
 8001dcc:	419b      	sbcs	r3, r3
 8001dce:	44e3      	add	fp, ip
 8001dd0:	468c      	mov	ip, r1
 8001dd2:	425b      	negs	r3, r3
 8001dd4:	4463      	add	r3, ip
 8001dd6:	18c0      	adds	r0, r0, r3
 8001dd8:	e6cc      	b.n	8001b74 <__aeabi_ddiv+0x334>
 8001dda:	201f      	movs	r0, #31
 8001ddc:	4240      	negs	r0, r0
 8001dde:	1ac3      	subs	r3, r0, r3
 8001de0:	4658      	mov	r0, fp
 8001de2:	40d8      	lsrs	r0, r3
 8001de4:	2920      	cmp	r1, #32
 8001de6:	d004      	beq.n	8001df2 <__aeabi_ddiv+0x5b2>
 8001de8:	4659      	mov	r1, fp
 8001dea:	4b20      	ldr	r3, [pc, #128]	@ (8001e6c <__aeabi_ddiv+0x62c>)
 8001dec:	4453      	add	r3, sl
 8001dee:	4099      	lsls	r1, r3
 8001df0:	430a      	orrs	r2, r1
 8001df2:	1e53      	subs	r3, r2, #1
 8001df4:	419a      	sbcs	r2, r3
 8001df6:	2307      	movs	r3, #7
 8001df8:	0019      	movs	r1, r3
 8001dfa:	4302      	orrs	r2, r0
 8001dfc:	2400      	movs	r4, #0
 8001dfe:	4011      	ands	r1, r2
 8001e00:	4213      	tst	r3, r2
 8001e02:	d009      	beq.n	8001e18 <__aeabi_ddiv+0x5d8>
 8001e04:	3308      	adds	r3, #8
 8001e06:	4013      	ands	r3, r2
 8001e08:	2b04      	cmp	r3, #4
 8001e0a:	d01d      	beq.n	8001e48 <__aeabi_ddiv+0x608>
 8001e0c:	1d13      	adds	r3, r2, #4
 8001e0e:	4293      	cmp	r3, r2
 8001e10:	4189      	sbcs	r1, r1
 8001e12:	001a      	movs	r2, r3
 8001e14:	4249      	negs	r1, r1
 8001e16:	0749      	lsls	r1, r1, #29
 8001e18:	08d2      	lsrs	r2, r2, #3
 8001e1a:	430a      	orrs	r2, r1
 8001e1c:	4690      	mov	r8, r2
 8001e1e:	2300      	movs	r3, #0
 8001e20:	e57a      	b.n	8001918 <__aeabi_ddiv+0xd8>
 8001e22:	4649      	mov	r1, r9
 8001e24:	9f00      	ldr	r7, [sp, #0]
 8001e26:	004d      	lsls	r5, r1, #1
 8001e28:	454d      	cmp	r5, r9
 8001e2a:	4189      	sbcs	r1, r1
 8001e2c:	46bc      	mov	ip, r7
 8001e2e:	4249      	negs	r1, r1
 8001e30:	4461      	add	r1, ip
 8001e32:	46a9      	mov	r9, r5
 8001e34:	3a02      	subs	r2, #2
 8001e36:	1864      	adds	r4, r4, r1
 8001e38:	e7ae      	b.n	8001d98 <__aeabi_ddiv+0x558>
 8001e3a:	2201      	movs	r2, #1
 8001e3c:	4252      	negs	r2, r2
 8001e3e:	e746      	b.n	8001cce <__aeabi_ddiv+0x48e>
 8001e40:	4599      	cmp	r9, r3
 8001e42:	d3ee      	bcc.n	8001e22 <__aeabi_ddiv+0x5e2>
 8001e44:	000a      	movs	r2, r1
 8001e46:	e7aa      	b.n	8001d9e <__aeabi_ddiv+0x55e>
 8001e48:	2100      	movs	r1, #0
 8001e4a:	e7e5      	b.n	8001e18 <__aeabi_ddiv+0x5d8>
 8001e4c:	0759      	lsls	r1, r3, #29
 8001e4e:	025b      	lsls	r3, r3, #9
 8001e50:	0b1c      	lsrs	r4, r3, #12
 8001e52:	e7e1      	b.n	8001e18 <__aeabi_ddiv+0x5d8>
 8001e54:	000003ff 	.word	0x000003ff
 8001e58:	feffffff 	.word	0xfeffffff
 8001e5c:	000007fe 	.word	0x000007fe
 8001e60:	000007ff 	.word	0x000007ff
 8001e64:	0000041e 	.word	0x0000041e
 8001e68:	fffffc02 	.word	0xfffffc02
 8001e6c:	0000043e 	.word	0x0000043e

08001e70 <__eqdf2>:
 8001e70:	b5f0      	push	{r4, r5, r6, r7, lr}
 8001e72:	4657      	mov	r7, sl
 8001e74:	46de      	mov	lr, fp
 8001e76:	464e      	mov	r6, r9
 8001e78:	4645      	mov	r5, r8
 8001e7a:	b5e0      	push	{r5, r6, r7, lr}
 8001e7c:	000d      	movs	r5, r1
 8001e7e:	0004      	movs	r4, r0
 8001e80:	0fe8      	lsrs	r0, r5, #31
 8001e82:	4683      	mov	fp, r0
 8001e84:	0309      	lsls	r1, r1, #12
 8001e86:	0fd8      	lsrs	r0, r3, #31
 8001e88:	0b09      	lsrs	r1, r1, #12
 8001e8a:	4682      	mov	sl, r0
 8001e8c:	4819      	ldr	r0, [pc, #100]	@ (8001ef4 <__eqdf2+0x84>)
 8001e8e:	468c      	mov	ip, r1
 8001e90:	031f      	lsls	r7, r3, #12
 8001e92:	0069      	lsls	r1, r5, #1
 8001e94:	005e      	lsls	r6, r3, #1
 8001e96:	0d49      	lsrs	r1, r1, #21
 8001e98:	0b3f      	lsrs	r7, r7, #12
 8001e9a:	0d76      	lsrs	r6, r6, #21
 8001e9c:	4281      	cmp	r1, r0
 8001e9e:	d018      	beq.n	8001ed2 <__eqdf2+0x62>
 8001ea0:	4286      	cmp	r6, r0
 8001ea2:	d00f      	beq.n	8001ec4 <__eqdf2+0x54>
 8001ea4:	2001      	movs	r0, #1
 8001ea6:	42b1      	cmp	r1, r6
 8001ea8:	d10d      	bne.n	8001ec6 <__eqdf2+0x56>
 8001eaa:	45bc      	cmp	ip, r7
 8001eac:	d10b      	bne.n	8001ec6 <__eqdf2+0x56>
 8001eae:	4294      	cmp	r4, r2
 8001eb0:	d109      	bne.n	8001ec6 <__eqdf2+0x56>
 8001eb2:	45d3      	cmp	fp, sl
 8001eb4:	d01c      	beq.n	8001ef0 <__eqdf2+0x80>
 8001eb6:	2900      	cmp	r1, #0
 8001eb8:	d105      	bne.n	8001ec6 <__eqdf2+0x56>
 8001eba:	4660      	mov	r0, ip
 8001ebc:	4320      	orrs	r0, r4
 8001ebe:	1e43      	subs	r3, r0, #1
 8001ec0:	4198      	sbcs	r0, r3
 8001ec2:	e000      	b.n	8001ec6 <__eqdf2+0x56>
 8001ec4:	2001      	movs	r0, #1
 8001ec6:	bcf0      	pop	{r4, r5, r6, r7}
 8001ec8:	46bb      	mov	fp, r7
 8001eca:	46b2      	mov	sl, r6
 8001ecc:	46a9      	mov	r9, r5
 8001ece:	46a0      	mov	r8, r4
 8001ed0:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8001ed2:	2001      	movs	r0, #1
 8001ed4:	428e      	cmp	r6, r1
 8001ed6:	d1f6      	bne.n	8001ec6 <__eqdf2+0x56>
 8001ed8:	4661      	mov	r1, ip
 8001eda:	4339      	orrs	r1, r7
 8001edc:	000f      	movs	r7, r1
 8001ede:	4317      	orrs	r7, r2
 8001ee0:	4327      	orrs	r7, r4
 8001ee2:	d1f0      	bne.n	8001ec6 <__eqdf2+0x56>
 8001ee4:	465b      	mov	r3, fp
 8001ee6:	4652      	mov	r2, sl
 8001ee8:	1a98      	subs	r0, r3, r2
 8001eea:	1e43      	subs	r3, r0, #1
 8001eec:	4198      	sbcs	r0, r3
 8001eee:	e7ea      	b.n	8001ec6 <__eqdf2+0x56>
 8001ef0:	2000      	movs	r0, #0
 8001ef2:	e7e8      	b.n	8001ec6 <__eqdf2+0x56>
 8001ef4:	000007ff 	.word	0x000007ff

08001ef8 <__gedf2>:
 8001ef8:	b5f0      	push	{r4, r5, r6, r7, lr}
 8001efa:	4657      	mov	r7, sl
 8001efc:	464e      	mov	r6, r9
 8001efe:	4645      	mov	r5, r8
 8001f00:	46de      	mov	lr, fp
 8001f02:	b5e0      	push	{r5, r6, r7, lr}
 8001f04:	000d      	movs	r5, r1
 8001f06:	030e      	lsls	r6, r1, #12
 8001f08:	0049      	lsls	r1, r1, #1
 8001f0a:	0d49      	lsrs	r1, r1, #21
 8001f0c:	468a      	mov	sl, r1
 8001f0e:	0fdf      	lsrs	r7, r3, #31
 8001f10:	0fe9      	lsrs	r1, r5, #31
 8001f12:	46bc      	mov	ip, r7
 8001f14:	b083      	sub	sp, #12
 8001f16:	4f2f      	ldr	r7, [pc, #188]	@ (8001fd4 <__gedf2+0xdc>)
 8001f18:	0004      	movs	r4, r0
 8001f1a:	4680      	mov	r8, r0
 8001f1c:	9101      	str	r1, [sp, #4]
 8001f1e:	0058      	lsls	r0, r3, #1
 8001f20:	0319      	lsls	r1, r3, #12
 8001f22:	4691      	mov	r9, r2
 8001f24:	0b36      	lsrs	r6, r6, #12
 8001f26:	0b09      	lsrs	r1, r1, #12
 8001f28:	0d40      	lsrs	r0, r0, #21
 8001f2a:	45ba      	cmp	sl, r7
 8001f2c:	d01d      	beq.n	8001f6a <__gedf2+0x72>
 8001f2e:	42b8      	cmp	r0, r7
 8001f30:	d00d      	beq.n	8001f4e <__gedf2+0x56>
 8001f32:	4657      	mov	r7, sl
 8001f34:	2f00      	cmp	r7, #0
 8001f36:	d12a      	bne.n	8001f8e <__gedf2+0x96>
 8001f38:	4334      	orrs	r4, r6
 8001f3a:	2800      	cmp	r0, #0
 8001f3c:	d124      	bne.n	8001f88 <__gedf2+0x90>
 8001f3e:	430a      	orrs	r2, r1
 8001f40:	d036      	beq.n	8001fb0 <__gedf2+0xb8>
 8001f42:	2c00      	cmp	r4, #0
 8001f44:	d141      	bne.n	8001fca <__gedf2+0xd2>
 8001f46:	4663      	mov	r3, ip
 8001f48:	0058      	lsls	r0, r3, #1
 8001f4a:	3801      	subs	r0, #1
 8001f4c:	e015      	b.n	8001f7a <__gedf2+0x82>
 8001f4e:	4311      	orrs	r1, r2
 8001f50:	d138      	bne.n	8001fc4 <__gedf2+0xcc>
 8001f52:	4653      	mov	r3, sl
 8001f54:	2b00      	cmp	r3, #0
 8001f56:	d101      	bne.n	8001f5c <__gedf2+0x64>
 8001f58:	4326      	orrs	r6, r4
 8001f5a:	d0f4      	beq.n	8001f46 <__gedf2+0x4e>
 8001f5c:	9b01      	ldr	r3, [sp, #4]
 8001f5e:	4563      	cmp	r3, ip
 8001f60:	d107      	bne.n	8001f72 <__gedf2+0x7a>
 8001f62:	9b01      	ldr	r3, [sp, #4]
 8001f64:	0058      	lsls	r0, r3, #1
 8001f66:	3801      	subs	r0, #1
 8001f68:	e007      	b.n	8001f7a <__gedf2+0x82>
 8001f6a:	4326      	orrs	r6, r4
 8001f6c:	d12a      	bne.n	8001fc4 <__gedf2+0xcc>
 8001f6e:	4550      	cmp	r0, sl
 8001f70:	d021      	beq.n	8001fb6 <__gedf2+0xbe>
 8001f72:	2001      	movs	r0, #1
 8001f74:	9b01      	ldr	r3, [sp, #4]
 8001f76:	425f      	negs	r7, r3
 8001f78:	4338      	orrs	r0, r7
 8001f7a:	b003      	add	sp, #12
 8001f7c:	bcf0      	pop	{r4, r5, r6, r7}
 8001f7e:	46bb      	mov	fp, r7
 8001f80:	46b2      	mov	sl, r6
 8001f82:	46a9      	mov	r9, r5
 8001f84:	46a0      	mov	r8, r4
 8001f86:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8001f88:	2c00      	cmp	r4, #0
 8001f8a:	d0dc      	beq.n	8001f46 <__gedf2+0x4e>
 8001f8c:	e7e6      	b.n	8001f5c <__gedf2+0x64>
 8001f8e:	2800      	cmp	r0, #0
 8001f90:	d0ef      	beq.n	8001f72 <__gedf2+0x7a>
 8001f92:	9b01      	ldr	r3, [sp, #4]
 8001f94:	4563      	cmp	r3, ip
 8001f96:	d1ec      	bne.n	8001f72 <__gedf2+0x7a>
 8001f98:	4582      	cmp	sl, r0
 8001f9a:	dcea      	bgt.n	8001f72 <__gedf2+0x7a>
 8001f9c:	dbe1      	blt.n	8001f62 <__gedf2+0x6a>
 8001f9e:	428e      	cmp	r6, r1
 8001fa0:	d8e7      	bhi.n	8001f72 <__gedf2+0x7a>
 8001fa2:	d1de      	bne.n	8001f62 <__gedf2+0x6a>
 8001fa4:	45c8      	cmp	r8, r9
 8001fa6:	d8e4      	bhi.n	8001f72 <__gedf2+0x7a>
 8001fa8:	2000      	movs	r0, #0
 8001faa:	45c8      	cmp	r8, r9
 8001fac:	d2e5      	bcs.n	8001f7a <__gedf2+0x82>
 8001fae:	e7d8      	b.n	8001f62 <__gedf2+0x6a>
 8001fb0:	2c00      	cmp	r4, #0
 8001fb2:	d0e2      	beq.n	8001f7a <__gedf2+0x82>
 8001fb4:	e7dd      	b.n	8001f72 <__gedf2+0x7a>
 8001fb6:	4311      	orrs	r1, r2
 8001fb8:	d104      	bne.n	8001fc4 <__gedf2+0xcc>
 8001fba:	9b01      	ldr	r3, [sp, #4]
 8001fbc:	4563      	cmp	r3, ip
 8001fbe:	d1d8      	bne.n	8001f72 <__gedf2+0x7a>
 8001fc0:	2000      	movs	r0, #0
 8001fc2:	e7da      	b.n	8001f7a <__gedf2+0x82>
 8001fc4:	2002      	movs	r0, #2
 8001fc6:	4240      	negs	r0, r0
 8001fc8:	e7d7      	b.n	8001f7a <__gedf2+0x82>
 8001fca:	9b01      	ldr	r3, [sp, #4]
 8001fcc:	4563      	cmp	r3, ip
 8001fce:	d0e6      	beq.n	8001f9e <__gedf2+0xa6>
 8001fd0:	e7cf      	b.n	8001f72 <__gedf2+0x7a>
 8001fd2:	46c0      	nop			@ (mov r8, r8)
 8001fd4:	000007ff 	.word	0x000007ff

08001fd8 <__ledf2>:
 8001fd8:	b5f0      	push	{r4, r5, r6, r7, lr}
 8001fda:	4657      	mov	r7, sl
 8001fdc:	464e      	mov	r6, r9
 8001fde:	4645      	mov	r5, r8
 8001fe0:	46de      	mov	lr, fp
 8001fe2:	b5e0      	push	{r5, r6, r7, lr}
 8001fe4:	000d      	movs	r5, r1
 8001fe6:	030e      	lsls	r6, r1, #12
 8001fe8:	0049      	lsls	r1, r1, #1
 8001fea:	0d49      	lsrs	r1, r1, #21
 8001fec:	468a      	mov	sl, r1
 8001fee:	0fdf      	lsrs	r7, r3, #31
 8001ff0:	0fe9      	lsrs	r1, r5, #31
 8001ff2:	46bc      	mov	ip, r7
 8001ff4:	b083      	sub	sp, #12
 8001ff6:	4f2e      	ldr	r7, [pc, #184]	@ (80020b0 <__ledf2+0xd8>)
 8001ff8:	0004      	movs	r4, r0
 8001ffa:	4680      	mov	r8, r0
 8001ffc:	9101      	str	r1, [sp, #4]
 8001ffe:	0058      	lsls	r0, r3, #1
 8002000:	0319      	lsls	r1, r3, #12
 8002002:	4691      	mov	r9, r2
 8002004:	0b36      	lsrs	r6, r6, #12
 8002006:	0b09      	lsrs	r1, r1, #12
 8002008:	0d40      	lsrs	r0, r0, #21
 800200a:	45ba      	cmp	sl, r7
 800200c:	d01e      	beq.n	800204c <__ledf2+0x74>
 800200e:	42b8      	cmp	r0, r7
 8002010:	d00d      	beq.n	800202e <__ledf2+0x56>
 8002012:	4657      	mov	r7, sl
 8002014:	2f00      	cmp	r7, #0
 8002016:	d127      	bne.n	8002068 <__ledf2+0x90>
 8002018:	4334      	orrs	r4, r6
 800201a:	2800      	cmp	r0, #0
 800201c:	d133      	bne.n	8002086 <__ledf2+0xae>
 800201e:	430a      	orrs	r2, r1
 8002020:	d034      	beq.n	800208c <__ledf2+0xb4>
 8002022:	2c00      	cmp	r4, #0
 8002024:	d140      	bne.n	80020a8 <__ledf2+0xd0>
 8002026:	4663      	mov	r3, ip
 8002028:	0058      	lsls	r0, r3, #1
 800202a:	3801      	subs	r0, #1
 800202c:	e015      	b.n	800205a <__ledf2+0x82>
 800202e:	4311      	orrs	r1, r2
 8002030:	d112      	bne.n	8002058 <__ledf2+0x80>
 8002032:	4653      	mov	r3, sl
 8002034:	2b00      	cmp	r3, #0
 8002036:	d101      	bne.n	800203c <__ledf2+0x64>
 8002038:	4326      	orrs	r6, r4
 800203a:	d0f4      	beq.n	8002026 <__ledf2+0x4e>
 800203c:	9b01      	ldr	r3, [sp, #4]
 800203e:	4563      	cmp	r3, ip
 8002040:	d01d      	beq.n	800207e <__ledf2+0xa6>
 8002042:	2001      	movs	r0, #1
 8002044:	9b01      	ldr	r3, [sp, #4]
 8002046:	425f      	negs	r7, r3
 8002048:	4338      	orrs	r0, r7
 800204a:	e006      	b.n	800205a <__ledf2+0x82>
 800204c:	4326      	orrs	r6, r4
 800204e:	d103      	bne.n	8002058 <__ledf2+0x80>
 8002050:	4550      	cmp	r0, sl
 8002052:	d1f6      	bne.n	8002042 <__ledf2+0x6a>
 8002054:	4311      	orrs	r1, r2
 8002056:	d01c      	beq.n	8002092 <__ledf2+0xba>
 8002058:	2002      	movs	r0, #2
 800205a:	b003      	add	sp, #12
 800205c:	bcf0      	pop	{r4, r5, r6, r7}
 800205e:	46bb      	mov	fp, r7
 8002060:	46b2      	mov	sl, r6
 8002062:	46a9      	mov	r9, r5
 8002064:	46a0      	mov	r8, r4
 8002066:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8002068:	2800      	cmp	r0, #0
 800206a:	d0ea      	beq.n	8002042 <__ledf2+0x6a>
 800206c:	9b01      	ldr	r3, [sp, #4]
 800206e:	4563      	cmp	r3, ip
 8002070:	d1e7      	bne.n	8002042 <__ledf2+0x6a>
 8002072:	4582      	cmp	sl, r0
 8002074:	dce5      	bgt.n	8002042 <__ledf2+0x6a>
 8002076:	db02      	blt.n	800207e <__ledf2+0xa6>
 8002078:	428e      	cmp	r6, r1
 800207a:	d8e2      	bhi.n	8002042 <__ledf2+0x6a>
 800207c:	d00e      	beq.n	800209c <__ledf2+0xc4>
 800207e:	9b01      	ldr	r3, [sp, #4]
 8002080:	0058      	lsls	r0, r3, #1
 8002082:	3801      	subs	r0, #1
 8002084:	e7e9      	b.n	800205a <__ledf2+0x82>
 8002086:	2c00      	cmp	r4, #0
 8002088:	d0cd      	beq.n	8002026 <__ledf2+0x4e>
 800208a:	e7d7      	b.n	800203c <__ledf2+0x64>
 800208c:	2c00      	cmp	r4, #0
 800208e:	d0e4      	beq.n	800205a <__ledf2+0x82>
 8002090:	e7d7      	b.n	8002042 <__ledf2+0x6a>
 8002092:	9b01      	ldr	r3, [sp, #4]
 8002094:	2000      	movs	r0, #0
 8002096:	4563      	cmp	r3, ip
 8002098:	d0df      	beq.n	800205a <__ledf2+0x82>
 800209a:	e7d2      	b.n	8002042 <__ledf2+0x6a>
 800209c:	45c8      	cmp	r8, r9
 800209e:	d8d0      	bhi.n	8002042 <__ledf2+0x6a>
 80020a0:	2000      	movs	r0, #0
 80020a2:	45c8      	cmp	r8, r9
 80020a4:	d2d9      	bcs.n	800205a <__ledf2+0x82>
 80020a6:	e7ea      	b.n	800207e <__ledf2+0xa6>
 80020a8:	9b01      	ldr	r3, [sp, #4]
 80020aa:	4563      	cmp	r3, ip
 80020ac:	d0e4      	beq.n	8002078 <__ledf2+0xa0>
 80020ae:	e7c8      	b.n	8002042 <__ledf2+0x6a>
 80020b0:	000007ff 	.word	0x000007ff

080020b4 <__aeabi_dmul>:
 80020b4:	b5f0      	push	{r4, r5, r6, r7, lr}
 80020b6:	4657      	mov	r7, sl
 80020b8:	464e      	mov	r6, r9
 80020ba:	46de      	mov	lr, fp
 80020bc:	4645      	mov	r5, r8
 80020be:	b5e0      	push	{r5, r6, r7, lr}
 80020c0:	001f      	movs	r7, r3
 80020c2:	030b      	lsls	r3, r1, #12
 80020c4:	0b1b      	lsrs	r3, r3, #12
 80020c6:	0016      	movs	r6, r2
 80020c8:	469a      	mov	sl, r3
 80020ca:	0fca      	lsrs	r2, r1, #31
 80020cc:	004b      	lsls	r3, r1, #1
 80020ce:	0004      	movs	r4, r0
 80020d0:	4691      	mov	r9, r2
 80020d2:	b085      	sub	sp, #20
 80020d4:	0d5b      	lsrs	r3, r3, #21
 80020d6:	d100      	bne.n	80020da <__aeabi_dmul+0x26>
 80020d8:	e1cf      	b.n	800247a <__aeabi_dmul+0x3c6>
 80020da:	4acd      	ldr	r2, [pc, #820]	@ (8002410 <__aeabi_dmul+0x35c>)
 80020dc:	4293      	cmp	r3, r2
 80020de:	d055      	beq.n	800218c <__aeabi_dmul+0xd8>
 80020e0:	4651      	mov	r1, sl
 80020e2:	0f42      	lsrs	r2, r0, #29
 80020e4:	00c9      	lsls	r1, r1, #3
 80020e6:	430a      	orrs	r2, r1
 80020e8:	2180      	movs	r1, #128	@ 0x80
 80020ea:	0409      	lsls	r1, r1, #16
 80020ec:	4311      	orrs	r1, r2
 80020ee:	00c2      	lsls	r2, r0, #3
 80020f0:	4690      	mov	r8, r2
 80020f2:	4ac8      	ldr	r2, [pc, #800]	@ (8002414 <__aeabi_dmul+0x360>)
 80020f4:	468a      	mov	sl, r1
 80020f6:	4693      	mov	fp, r2
 80020f8:	449b      	add	fp, r3
 80020fa:	2300      	movs	r3, #0
 80020fc:	2500      	movs	r5, #0
 80020fe:	9302      	str	r3, [sp, #8]
 8002100:	033c      	lsls	r4, r7, #12
 8002102:	007b      	lsls	r3, r7, #1
 8002104:	0ffa      	lsrs	r2, r7, #31
 8002106:	9601      	str	r6, [sp, #4]
 8002108:	0b24      	lsrs	r4, r4, #12
 800210a:	0d5b      	lsrs	r3, r3, #21
 800210c:	9200      	str	r2, [sp, #0]
 800210e:	d100      	bne.n	8002112 <__aeabi_dmul+0x5e>
 8002110:	e188      	b.n	8002424 <__aeabi_dmul+0x370>
 8002112:	4abf      	ldr	r2, [pc, #764]	@ (8002410 <__aeabi_dmul+0x35c>)
 8002114:	4293      	cmp	r3, r2
 8002116:	d100      	bne.n	800211a <__aeabi_dmul+0x66>
 8002118:	e092      	b.n	8002240 <__aeabi_dmul+0x18c>
 800211a:	4abe      	ldr	r2, [pc, #760]	@ (8002414 <__aeabi_dmul+0x360>)
 800211c:	4694      	mov	ip, r2
 800211e:	4463      	add	r3, ip
 8002120:	449b      	add	fp, r3
 8002122:	2d0a      	cmp	r5, #10
 8002124:	dc42      	bgt.n	80021ac <__aeabi_dmul+0xf8>
 8002126:	00e4      	lsls	r4, r4, #3
 8002128:	0f73      	lsrs	r3, r6, #29
 800212a:	4323      	orrs	r3, r4
 800212c:	2480      	movs	r4, #128	@ 0x80
 800212e:	4649      	mov	r1, r9
 8002130:	0424      	lsls	r4, r4, #16
 8002132:	431c      	orrs	r4, r3
 8002134:	00f3      	lsls	r3, r6, #3
 8002136:	9301      	str	r3, [sp, #4]
 8002138:	9b00      	ldr	r3, [sp, #0]
 800213a:	2000      	movs	r0, #0
 800213c:	4059      	eors	r1, r3
 800213e:	b2cb      	uxtb	r3, r1
 8002140:	9303      	str	r3, [sp, #12]
 8002142:	2d02      	cmp	r5, #2
 8002144:	dc00      	bgt.n	8002148 <__aeabi_dmul+0x94>
 8002146:	e094      	b.n	8002272 <__aeabi_dmul+0x1be>
 8002148:	2301      	movs	r3, #1
 800214a:	40ab      	lsls	r3, r5
 800214c:	001d      	movs	r5, r3
 800214e:	23a6      	movs	r3, #166	@ 0xa6
 8002150:	002a      	movs	r2, r5
 8002152:	00db      	lsls	r3, r3, #3
 8002154:	401a      	ands	r2, r3
 8002156:	421d      	tst	r5, r3
 8002158:	d000      	beq.n	800215c <__aeabi_dmul+0xa8>
 800215a:	e229      	b.n	80025b0 <__aeabi_dmul+0x4fc>
 800215c:	2390      	movs	r3, #144	@ 0x90
 800215e:	009b      	lsls	r3, r3, #2
 8002160:	421d      	tst	r5, r3
 8002162:	d100      	bne.n	8002166 <__aeabi_dmul+0xb2>
 8002164:	e24d      	b.n	8002602 <__aeabi_dmul+0x54e>
 8002166:	2300      	movs	r3, #0
 8002168:	2480      	movs	r4, #128	@ 0x80
 800216a:	4699      	mov	r9, r3
 800216c:	0324      	lsls	r4, r4, #12
 800216e:	4ba8      	ldr	r3, [pc, #672]	@ (8002410 <__aeabi_dmul+0x35c>)
 8002170:	0010      	movs	r0, r2
 8002172:	464a      	mov	r2, r9
 8002174:	051b      	lsls	r3, r3, #20
 8002176:	4323      	orrs	r3, r4
 8002178:	07d2      	lsls	r2, r2, #31
 800217a:	4313      	orrs	r3, r2
 800217c:	0019      	movs	r1, r3
 800217e:	b005      	add	sp, #20
 8002180:	bcf0      	pop	{r4, r5, r6, r7}
 8002182:	46bb      	mov	fp, r7
 8002184:	46b2      	mov	sl, r6
 8002186:	46a9      	mov	r9, r5
 8002188:	46a0      	mov	r8, r4
 800218a:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800218c:	4652      	mov	r2, sl
 800218e:	4302      	orrs	r2, r0
 8002190:	4690      	mov	r8, r2
 8002192:	d000      	beq.n	8002196 <__aeabi_dmul+0xe2>
 8002194:	e1ac      	b.n	80024f0 <__aeabi_dmul+0x43c>
 8002196:	469b      	mov	fp, r3
 8002198:	2302      	movs	r3, #2
 800219a:	4692      	mov	sl, r2
 800219c:	2508      	movs	r5, #8
 800219e:	9302      	str	r3, [sp, #8]
 80021a0:	e7ae      	b.n	8002100 <__aeabi_dmul+0x4c>
 80021a2:	9b00      	ldr	r3, [sp, #0]
 80021a4:	46a2      	mov	sl, r4
 80021a6:	4699      	mov	r9, r3
 80021a8:	9b01      	ldr	r3, [sp, #4]
 80021aa:	4698      	mov	r8, r3
 80021ac:	9b02      	ldr	r3, [sp, #8]
 80021ae:	2b02      	cmp	r3, #2
 80021b0:	d100      	bne.n	80021b4 <__aeabi_dmul+0x100>
 80021b2:	e1ca      	b.n	800254a <__aeabi_dmul+0x496>
 80021b4:	2b03      	cmp	r3, #3
 80021b6:	d100      	bne.n	80021ba <__aeabi_dmul+0x106>
 80021b8:	e192      	b.n	80024e0 <__aeabi_dmul+0x42c>
 80021ba:	2b01      	cmp	r3, #1
 80021bc:	d110      	bne.n	80021e0 <__aeabi_dmul+0x12c>
 80021be:	2300      	movs	r3, #0
 80021c0:	2400      	movs	r4, #0
 80021c2:	2200      	movs	r2, #0
 80021c4:	e7d4      	b.n	8002170 <__aeabi_dmul+0xbc>
 80021c6:	2201      	movs	r2, #1
 80021c8:	087b      	lsrs	r3, r7, #1
 80021ca:	403a      	ands	r2, r7
 80021cc:	4313      	orrs	r3, r2
 80021ce:	4652      	mov	r2, sl
 80021d0:	07d2      	lsls	r2, r2, #31
 80021d2:	4313      	orrs	r3, r2
 80021d4:	4698      	mov	r8, r3
 80021d6:	4653      	mov	r3, sl
 80021d8:	085b      	lsrs	r3, r3, #1
 80021da:	469a      	mov	sl, r3
 80021dc:	9b03      	ldr	r3, [sp, #12]
 80021de:	4699      	mov	r9, r3
 80021e0:	465b      	mov	r3, fp
 80021e2:	1c58      	adds	r0, r3, #1
 80021e4:	2380      	movs	r3, #128	@ 0x80
 80021e6:	00db      	lsls	r3, r3, #3
 80021e8:	445b      	add	r3, fp
 80021ea:	2b00      	cmp	r3, #0
 80021ec:	dc00      	bgt.n	80021f0 <__aeabi_dmul+0x13c>
 80021ee:	e1b1      	b.n	8002554 <__aeabi_dmul+0x4a0>
 80021f0:	4642      	mov	r2, r8
 80021f2:	0752      	lsls	r2, r2, #29
 80021f4:	d00b      	beq.n	800220e <__aeabi_dmul+0x15a>
 80021f6:	220f      	movs	r2, #15
 80021f8:	4641      	mov	r1, r8
 80021fa:	400a      	ands	r2, r1
 80021fc:	2a04      	cmp	r2, #4
 80021fe:	d006      	beq.n	800220e <__aeabi_dmul+0x15a>
 8002200:	4642      	mov	r2, r8
 8002202:	1d11      	adds	r1, r2, #4
 8002204:	4541      	cmp	r1, r8
 8002206:	4192      	sbcs	r2, r2
 8002208:	4688      	mov	r8, r1
 800220a:	4252      	negs	r2, r2
 800220c:	4492      	add	sl, r2
 800220e:	4652      	mov	r2, sl
 8002210:	01d2      	lsls	r2, r2, #7
 8002212:	d506      	bpl.n	8002222 <__aeabi_dmul+0x16e>
 8002214:	4652      	mov	r2, sl
 8002216:	4b80      	ldr	r3, [pc, #512]	@ (8002418 <__aeabi_dmul+0x364>)
 8002218:	401a      	ands	r2, r3
 800221a:	2380      	movs	r3, #128	@ 0x80
 800221c:	4692      	mov	sl, r2
 800221e:	00db      	lsls	r3, r3, #3
 8002220:	18c3      	adds	r3, r0, r3
 8002222:	4a7e      	ldr	r2, [pc, #504]	@ (800241c <__aeabi_dmul+0x368>)
 8002224:	4293      	cmp	r3, r2
 8002226:	dd00      	ble.n	800222a <__aeabi_dmul+0x176>
 8002228:	e18f      	b.n	800254a <__aeabi_dmul+0x496>
 800222a:	4642      	mov	r2, r8
 800222c:	08d1      	lsrs	r1, r2, #3
 800222e:	4652      	mov	r2, sl
 8002230:	0752      	lsls	r2, r2, #29
 8002232:	430a      	orrs	r2, r1
 8002234:	4651      	mov	r1, sl
 8002236:	055b      	lsls	r3, r3, #21
 8002238:	024c      	lsls	r4, r1, #9
 800223a:	0b24      	lsrs	r4, r4, #12
 800223c:	0d5b      	lsrs	r3, r3, #21
 800223e:	e797      	b.n	8002170 <__aeabi_dmul+0xbc>
 8002240:	4b73      	ldr	r3, [pc, #460]	@ (8002410 <__aeabi_dmul+0x35c>)
 8002242:	4326      	orrs	r6, r4
 8002244:	469c      	mov	ip, r3
 8002246:	44e3      	add	fp, ip
 8002248:	2e00      	cmp	r6, #0
 800224a:	d100      	bne.n	800224e <__aeabi_dmul+0x19a>
 800224c:	e16f      	b.n	800252e <__aeabi_dmul+0x47a>
 800224e:	2303      	movs	r3, #3
 8002250:	4649      	mov	r1, r9
 8002252:	431d      	orrs	r5, r3
 8002254:	9b00      	ldr	r3, [sp, #0]
 8002256:	4059      	eors	r1, r3
 8002258:	b2cb      	uxtb	r3, r1
 800225a:	9303      	str	r3, [sp, #12]
 800225c:	2d0a      	cmp	r5, #10
 800225e:	dd00      	ble.n	8002262 <__aeabi_dmul+0x1ae>
 8002260:	e133      	b.n	80024ca <__aeabi_dmul+0x416>
 8002262:	2301      	movs	r3, #1
 8002264:	40ab      	lsls	r3, r5
 8002266:	001d      	movs	r5, r3
 8002268:	2303      	movs	r3, #3
 800226a:	9302      	str	r3, [sp, #8]
 800226c:	2288      	movs	r2, #136	@ 0x88
 800226e:	422a      	tst	r2, r5
 8002270:	d197      	bne.n	80021a2 <__aeabi_dmul+0xee>
 8002272:	4642      	mov	r2, r8
 8002274:	4643      	mov	r3, r8
 8002276:	0412      	lsls	r2, r2, #16
 8002278:	0c12      	lsrs	r2, r2, #16
 800227a:	0016      	movs	r6, r2
 800227c:	9801      	ldr	r0, [sp, #4]
 800227e:	0c1d      	lsrs	r5, r3, #16
 8002280:	0c03      	lsrs	r3, r0, #16
 8002282:	0400      	lsls	r0, r0, #16
 8002284:	0c00      	lsrs	r0, r0, #16
 8002286:	4346      	muls	r6, r0
 8002288:	46b4      	mov	ip, r6
 800228a:	001e      	movs	r6, r3
 800228c:	436e      	muls	r6, r5
 800228e:	9600      	str	r6, [sp, #0]
 8002290:	0016      	movs	r6, r2
 8002292:	0007      	movs	r7, r0
 8002294:	435e      	muls	r6, r3
 8002296:	4661      	mov	r1, ip
 8002298:	46b0      	mov	r8, r6
 800229a:	436f      	muls	r7, r5
 800229c:	0c0e      	lsrs	r6, r1, #16
 800229e:	44b8      	add	r8, r7
 80022a0:	4446      	add	r6, r8
 80022a2:	42b7      	cmp	r7, r6
 80022a4:	d905      	bls.n	80022b2 <__aeabi_dmul+0x1fe>
 80022a6:	2180      	movs	r1, #128	@ 0x80
 80022a8:	0249      	lsls	r1, r1, #9
 80022aa:	4688      	mov	r8, r1
 80022ac:	9f00      	ldr	r7, [sp, #0]
 80022ae:	4447      	add	r7, r8
 80022b0:	9700      	str	r7, [sp, #0]
 80022b2:	4661      	mov	r1, ip
 80022b4:	0409      	lsls	r1, r1, #16
 80022b6:	0c09      	lsrs	r1, r1, #16
 80022b8:	0c37      	lsrs	r7, r6, #16
 80022ba:	0436      	lsls	r6, r6, #16
 80022bc:	468c      	mov	ip, r1
 80022be:	0031      	movs	r1, r6
 80022c0:	4461      	add	r1, ip
 80022c2:	9101      	str	r1, [sp, #4]
 80022c4:	0011      	movs	r1, r2
 80022c6:	0c26      	lsrs	r6, r4, #16
 80022c8:	0424      	lsls	r4, r4, #16
 80022ca:	0c24      	lsrs	r4, r4, #16
 80022cc:	4361      	muls	r1, r4
 80022ce:	468c      	mov	ip, r1
 80022d0:	0021      	movs	r1, r4
 80022d2:	4369      	muls	r1, r5
 80022d4:	4689      	mov	r9, r1
 80022d6:	4661      	mov	r1, ip
 80022d8:	0c09      	lsrs	r1, r1, #16
 80022da:	4688      	mov	r8, r1
 80022dc:	4372      	muls	r2, r6
 80022de:	444a      	add	r2, r9
 80022e0:	4442      	add	r2, r8
 80022e2:	4375      	muls	r5, r6
 80022e4:	4591      	cmp	r9, r2
 80022e6:	d903      	bls.n	80022f0 <__aeabi_dmul+0x23c>
 80022e8:	2180      	movs	r1, #128	@ 0x80
 80022ea:	0249      	lsls	r1, r1, #9
 80022ec:	4688      	mov	r8, r1
 80022ee:	4445      	add	r5, r8
 80022f0:	0c11      	lsrs	r1, r2, #16
 80022f2:	4688      	mov	r8, r1
 80022f4:	4661      	mov	r1, ip
 80022f6:	0409      	lsls	r1, r1, #16
 80022f8:	0c09      	lsrs	r1, r1, #16
 80022fa:	468c      	mov	ip, r1
 80022fc:	0412      	lsls	r2, r2, #16
 80022fe:	4462      	add	r2, ip
 8002300:	18b9      	adds	r1, r7, r2
 8002302:	9102      	str	r1, [sp, #8]
 8002304:	4651      	mov	r1, sl
 8002306:	0c09      	lsrs	r1, r1, #16
 8002308:	468c      	mov	ip, r1
 800230a:	4651      	mov	r1, sl
 800230c:	040f      	lsls	r7, r1, #16
 800230e:	0c3f      	lsrs	r7, r7, #16
 8002310:	0039      	movs	r1, r7
 8002312:	4341      	muls	r1, r0
 8002314:	4445      	add	r5, r8
 8002316:	4688      	mov	r8, r1
 8002318:	4661      	mov	r1, ip
 800231a:	4341      	muls	r1, r0
 800231c:	468a      	mov	sl, r1
 800231e:	4641      	mov	r1, r8
 8002320:	4660      	mov	r0, ip
 8002322:	0c09      	lsrs	r1, r1, #16
 8002324:	4689      	mov	r9, r1
 8002326:	4358      	muls	r0, r3
 8002328:	437b      	muls	r3, r7
 800232a:	4453      	add	r3, sl
 800232c:	444b      	add	r3, r9
 800232e:	459a      	cmp	sl, r3
 8002330:	d903      	bls.n	800233a <__aeabi_dmul+0x286>
 8002332:	2180      	movs	r1, #128	@ 0x80
 8002334:	0249      	lsls	r1, r1, #9
 8002336:	4689      	mov	r9, r1
 8002338:	4448      	add	r0, r9
 800233a:	0c19      	lsrs	r1, r3, #16
 800233c:	4689      	mov	r9, r1
 800233e:	4641      	mov	r1, r8
 8002340:	0409      	lsls	r1, r1, #16
 8002342:	0c09      	lsrs	r1, r1, #16
 8002344:	4688      	mov	r8, r1
 8002346:	0039      	movs	r1, r7
 8002348:	4361      	muls	r1, r4
 800234a:	041b      	lsls	r3, r3, #16
 800234c:	4443      	add	r3, r8
 800234e:	4688      	mov	r8, r1
 8002350:	4661      	mov	r1, ip
 8002352:	434c      	muls	r4, r1
 8002354:	4371      	muls	r1, r6
 8002356:	468c      	mov	ip, r1
 8002358:	4641      	mov	r1, r8
 800235a:	4377      	muls	r7, r6
 800235c:	0c0e      	lsrs	r6, r1, #16
 800235e:	193f      	adds	r7, r7, r4
 8002360:	19f6      	adds	r6, r6, r7
 8002362:	4448      	add	r0, r9
 8002364:	42b4      	cmp	r4, r6
 8002366:	d903      	bls.n	8002370 <__aeabi_dmul+0x2bc>
 8002368:	2180      	movs	r1, #128	@ 0x80
 800236a:	0249      	lsls	r1, r1, #9
 800236c:	4689      	mov	r9, r1
 800236e:	44cc      	add	ip, r9
 8002370:	9902      	ldr	r1, [sp, #8]
 8002372:	9f00      	ldr	r7, [sp, #0]
 8002374:	4689      	mov	r9, r1
 8002376:	0431      	lsls	r1, r6, #16
 8002378:	444f      	add	r7, r9
 800237a:	4689      	mov	r9, r1
 800237c:	4641      	mov	r1, r8
 800237e:	4297      	cmp	r7, r2
 8002380:	4192      	sbcs	r2, r2
 8002382:	040c      	lsls	r4, r1, #16
 8002384:	0c24      	lsrs	r4, r4, #16
 8002386:	444c      	add	r4, r9
 8002388:	18ff      	adds	r7, r7, r3
 800238a:	4252      	negs	r2, r2
 800238c:	1964      	adds	r4, r4, r5
 800238e:	18a1      	adds	r1, r4, r2
 8002390:	429f      	cmp	r7, r3
 8002392:	419b      	sbcs	r3, r3
 8002394:	4688      	mov	r8, r1
 8002396:	4682      	mov	sl, r0
 8002398:	425b      	negs	r3, r3
 800239a:	4699      	mov	r9, r3
 800239c:	4590      	cmp	r8, r2
 800239e:	4192      	sbcs	r2, r2
 80023a0:	42ac      	cmp	r4, r5
 80023a2:	41a4      	sbcs	r4, r4
 80023a4:	44c2      	add	sl, r8
 80023a6:	44d1      	add	r9, sl
 80023a8:	4252      	negs	r2, r2
 80023aa:	4264      	negs	r4, r4
 80023ac:	4314      	orrs	r4, r2
 80023ae:	4599      	cmp	r9, r3
 80023b0:	419b      	sbcs	r3, r3
 80023b2:	4582      	cmp	sl, r0
 80023b4:	4192      	sbcs	r2, r2
 80023b6:	425b      	negs	r3, r3
 80023b8:	4252      	negs	r2, r2
 80023ba:	4313      	orrs	r3, r2
 80023bc:	464a      	mov	r2, r9
 80023be:	0c36      	lsrs	r6, r6, #16
 80023c0:	19a4      	adds	r4, r4, r6
 80023c2:	18e3      	adds	r3, r4, r3
 80023c4:	4463      	add	r3, ip
 80023c6:	025b      	lsls	r3, r3, #9
 80023c8:	0dd2      	lsrs	r2, r2, #23
 80023ca:	431a      	orrs	r2, r3
 80023cc:	9901      	ldr	r1, [sp, #4]
 80023ce:	4692      	mov	sl, r2
 80023d0:	027a      	lsls	r2, r7, #9
 80023d2:	430a      	orrs	r2, r1
 80023d4:	1e50      	subs	r0, r2, #1
 80023d6:	4182      	sbcs	r2, r0
 80023d8:	0dff      	lsrs	r7, r7, #23
 80023da:	4317      	orrs	r7, r2
 80023dc:	464a      	mov	r2, r9
 80023de:	0252      	lsls	r2, r2, #9
 80023e0:	4317      	orrs	r7, r2
 80023e2:	46b8      	mov	r8, r7
 80023e4:	01db      	lsls	r3, r3, #7
 80023e6:	d500      	bpl.n	80023ea <__aeabi_dmul+0x336>
 80023e8:	e6ed      	b.n	80021c6 <__aeabi_dmul+0x112>
 80023ea:	4b0d      	ldr	r3, [pc, #52]	@ (8002420 <__aeabi_dmul+0x36c>)
 80023ec:	9a03      	ldr	r2, [sp, #12]
 80023ee:	445b      	add	r3, fp
 80023f0:	4691      	mov	r9, r2
 80023f2:	2b00      	cmp	r3, #0
 80023f4:	dc00      	bgt.n	80023f8 <__aeabi_dmul+0x344>
 80023f6:	e0ac      	b.n	8002552 <__aeabi_dmul+0x49e>
 80023f8:	003a      	movs	r2, r7
 80023fa:	0752      	lsls	r2, r2, #29
 80023fc:	d100      	bne.n	8002400 <__aeabi_dmul+0x34c>
 80023fe:	e710      	b.n	8002222 <__aeabi_dmul+0x16e>
 8002400:	220f      	movs	r2, #15
 8002402:	4658      	mov	r0, fp
 8002404:	403a      	ands	r2, r7
 8002406:	2a04      	cmp	r2, #4
 8002408:	d000      	beq.n	800240c <__aeabi_dmul+0x358>
 800240a:	e6f9      	b.n	8002200 <__aeabi_dmul+0x14c>
 800240c:	e709      	b.n	8002222 <__aeabi_dmul+0x16e>
 800240e:	46c0      	nop			@ (mov r8, r8)
 8002410:	000007ff 	.word	0x000007ff
 8002414:	fffffc01 	.word	0xfffffc01
 8002418:	feffffff 	.word	0xfeffffff
 800241c:	000007fe 	.word	0x000007fe
 8002420:	000003ff 	.word	0x000003ff
 8002424:	0022      	movs	r2, r4
 8002426:	4332      	orrs	r2, r6
 8002428:	d06f      	beq.n	800250a <__aeabi_dmul+0x456>
 800242a:	2c00      	cmp	r4, #0
 800242c:	d100      	bne.n	8002430 <__aeabi_dmul+0x37c>
 800242e:	e0c2      	b.n	80025b6 <__aeabi_dmul+0x502>
 8002430:	0020      	movs	r0, r4
 8002432:	f000 fea9 	bl	8003188 <__clzsi2>
 8002436:	0002      	movs	r2, r0
 8002438:	0003      	movs	r3, r0
 800243a:	3a0b      	subs	r2, #11
 800243c:	201d      	movs	r0, #29
 800243e:	1a82      	subs	r2, r0, r2
 8002440:	0030      	movs	r0, r6
 8002442:	0019      	movs	r1, r3
 8002444:	40d0      	lsrs	r0, r2
 8002446:	3908      	subs	r1, #8
 8002448:	408c      	lsls	r4, r1
 800244a:	0002      	movs	r2, r0
 800244c:	4322      	orrs	r2, r4
 800244e:	0034      	movs	r4, r6
 8002450:	408c      	lsls	r4, r1
 8002452:	4659      	mov	r1, fp
 8002454:	1acb      	subs	r3, r1, r3
 8002456:	4986      	ldr	r1, [pc, #536]	@ (8002670 <__aeabi_dmul+0x5bc>)
 8002458:	468b      	mov	fp, r1
 800245a:	449b      	add	fp, r3
 800245c:	2d0a      	cmp	r5, #10
 800245e:	dd00      	ble.n	8002462 <__aeabi_dmul+0x3ae>
 8002460:	e6a4      	b.n	80021ac <__aeabi_dmul+0xf8>
 8002462:	4649      	mov	r1, r9
 8002464:	9b00      	ldr	r3, [sp, #0]
 8002466:	9401      	str	r4, [sp, #4]
 8002468:	4059      	eors	r1, r3
 800246a:	b2cb      	uxtb	r3, r1
 800246c:	0014      	movs	r4, r2
 800246e:	2000      	movs	r0, #0
 8002470:	9303      	str	r3, [sp, #12]
 8002472:	2d02      	cmp	r5, #2
 8002474:	dd00      	ble.n	8002478 <__aeabi_dmul+0x3c4>
 8002476:	e667      	b.n	8002148 <__aeabi_dmul+0x94>
 8002478:	e6fb      	b.n	8002272 <__aeabi_dmul+0x1be>
 800247a:	4653      	mov	r3, sl
 800247c:	4303      	orrs	r3, r0
 800247e:	4698      	mov	r8, r3
 8002480:	d03c      	beq.n	80024fc <__aeabi_dmul+0x448>
 8002482:	4653      	mov	r3, sl
 8002484:	2b00      	cmp	r3, #0
 8002486:	d100      	bne.n	800248a <__aeabi_dmul+0x3d6>
 8002488:	e0a3      	b.n	80025d2 <__aeabi_dmul+0x51e>
 800248a:	4650      	mov	r0, sl
 800248c:	f000 fe7c 	bl	8003188 <__clzsi2>
 8002490:	230b      	movs	r3, #11
 8002492:	425b      	negs	r3, r3
 8002494:	469c      	mov	ip, r3
 8002496:	0002      	movs	r2, r0
 8002498:	4484      	add	ip, r0
 800249a:	0011      	movs	r1, r2
 800249c:	4650      	mov	r0, sl
 800249e:	3908      	subs	r1, #8
 80024a0:	4088      	lsls	r0, r1
 80024a2:	231d      	movs	r3, #29
 80024a4:	4680      	mov	r8, r0
 80024a6:	4660      	mov	r0, ip
 80024a8:	1a1b      	subs	r3, r3, r0
 80024aa:	0020      	movs	r0, r4
 80024ac:	40d8      	lsrs	r0, r3
 80024ae:	0003      	movs	r3, r0
 80024b0:	4640      	mov	r0, r8
 80024b2:	4303      	orrs	r3, r0
 80024b4:	469a      	mov	sl, r3
 80024b6:	0023      	movs	r3, r4
 80024b8:	408b      	lsls	r3, r1
 80024ba:	4698      	mov	r8, r3
 80024bc:	4b6c      	ldr	r3, [pc, #432]	@ (8002670 <__aeabi_dmul+0x5bc>)
 80024be:	2500      	movs	r5, #0
 80024c0:	1a9b      	subs	r3, r3, r2
 80024c2:	469b      	mov	fp, r3
 80024c4:	2300      	movs	r3, #0
 80024c6:	9302      	str	r3, [sp, #8]
 80024c8:	e61a      	b.n	8002100 <__aeabi_dmul+0x4c>
 80024ca:	2d0f      	cmp	r5, #15
 80024cc:	d000      	beq.n	80024d0 <__aeabi_dmul+0x41c>
 80024ce:	e0c9      	b.n	8002664 <__aeabi_dmul+0x5b0>
 80024d0:	2380      	movs	r3, #128	@ 0x80
 80024d2:	4652      	mov	r2, sl
 80024d4:	031b      	lsls	r3, r3, #12
 80024d6:	421a      	tst	r2, r3
 80024d8:	d002      	beq.n	80024e0 <__aeabi_dmul+0x42c>
 80024da:	421c      	tst	r4, r3
 80024dc:	d100      	bne.n	80024e0 <__aeabi_dmul+0x42c>
 80024de:	e092      	b.n	8002606 <__aeabi_dmul+0x552>
 80024e0:	2480      	movs	r4, #128	@ 0x80
 80024e2:	4653      	mov	r3, sl
 80024e4:	0324      	lsls	r4, r4, #12
 80024e6:	431c      	orrs	r4, r3
 80024e8:	0324      	lsls	r4, r4, #12
 80024ea:	4642      	mov	r2, r8
 80024ec:	0b24      	lsrs	r4, r4, #12
 80024ee:	e63e      	b.n	800216e <__aeabi_dmul+0xba>
 80024f0:	469b      	mov	fp, r3
 80024f2:	2303      	movs	r3, #3
 80024f4:	4680      	mov	r8, r0
 80024f6:	250c      	movs	r5, #12
 80024f8:	9302      	str	r3, [sp, #8]
 80024fa:	e601      	b.n	8002100 <__aeabi_dmul+0x4c>
 80024fc:	2300      	movs	r3, #0
 80024fe:	469a      	mov	sl, r3
 8002500:	469b      	mov	fp, r3
 8002502:	3301      	adds	r3, #1
 8002504:	2504      	movs	r5, #4
 8002506:	9302      	str	r3, [sp, #8]
 8002508:	e5fa      	b.n	8002100 <__aeabi_dmul+0x4c>
 800250a:	2101      	movs	r1, #1
 800250c:	430d      	orrs	r5, r1
 800250e:	2d0a      	cmp	r5, #10
 8002510:	dd00      	ble.n	8002514 <__aeabi_dmul+0x460>
 8002512:	e64b      	b.n	80021ac <__aeabi_dmul+0xf8>
 8002514:	4649      	mov	r1, r9
 8002516:	9800      	ldr	r0, [sp, #0]
 8002518:	4041      	eors	r1, r0
 800251a:	b2c9      	uxtb	r1, r1
 800251c:	9103      	str	r1, [sp, #12]
 800251e:	2d02      	cmp	r5, #2
 8002520:	dc00      	bgt.n	8002524 <__aeabi_dmul+0x470>
 8002522:	e096      	b.n	8002652 <__aeabi_dmul+0x59e>
 8002524:	2300      	movs	r3, #0
 8002526:	2400      	movs	r4, #0
 8002528:	2001      	movs	r0, #1
 800252a:	9301      	str	r3, [sp, #4]
 800252c:	e60c      	b.n	8002148 <__aeabi_dmul+0x94>
 800252e:	4649      	mov	r1, r9
 8002530:	2302      	movs	r3, #2
 8002532:	9a00      	ldr	r2, [sp, #0]
 8002534:	432b      	orrs	r3, r5
 8002536:	4051      	eors	r1, r2
 8002538:	b2ca      	uxtb	r2, r1
 800253a:	9203      	str	r2, [sp, #12]
 800253c:	2b0a      	cmp	r3, #10
 800253e:	dd00      	ble.n	8002542 <__aeabi_dmul+0x48e>
 8002540:	e634      	b.n	80021ac <__aeabi_dmul+0xf8>
 8002542:	2d00      	cmp	r5, #0
 8002544:	d157      	bne.n	80025f6 <__aeabi_dmul+0x542>
 8002546:	9b03      	ldr	r3, [sp, #12]
 8002548:	4699      	mov	r9, r3
 800254a:	2400      	movs	r4, #0
 800254c:	2200      	movs	r2, #0
 800254e:	4b49      	ldr	r3, [pc, #292]	@ (8002674 <__aeabi_dmul+0x5c0>)
 8002550:	e60e      	b.n	8002170 <__aeabi_dmul+0xbc>
 8002552:	4658      	mov	r0, fp
 8002554:	2101      	movs	r1, #1
 8002556:	1ac9      	subs	r1, r1, r3
 8002558:	2938      	cmp	r1, #56	@ 0x38
 800255a:	dd00      	ble.n	800255e <__aeabi_dmul+0x4aa>
 800255c:	e62f      	b.n	80021be <__aeabi_dmul+0x10a>
 800255e:	291f      	cmp	r1, #31
 8002560:	dd56      	ble.n	8002610 <__aeabi_dmul+0x55c>
 8002562:	221f      	movs	r2, #31
 8002564:	4654      	mov	r4, sl
 8002566:	4252      	negs	r2, r2
 8002568:	1ad3      	subs	r3, r2, r3
 800256a:	40dc      	lsrs	r4, r3
 800256c:	2920      	cmp	r1, #32
 800256e:	d007      	beq.n	8002580 <__aeabi_dmul+0x4cc>
 8002570:	4b41      	ldr	r3, [pc, #260]	@ (8002678 <__aeabi_dmul+0x5c4>)
 8002572:	4642      	mov	r2, r8
 8002574:	469c      	mov	ip, r3
 8002576:	4653      	mov	r3, sl
 8002578:	4460      	add	r0, ip
 800257a:	4083      	lsls	r3, r0
 800257c:	431a      	orrs	r2, r3
 800257e:	4690      	mov	r8, r2
 8002580:	4642      	mov	r2, r8
 8002582:	2107      	movs	r1, #7
 8002584:	1e53      	subs	r3, r2, #1
 8002586:	419a      	sbcs	r2, r3
 8002588:	000b      	movs	r3, r1
 800258a:	4322      	orrs	r2, r4
 800258c:	4013      	ands	r3, r2
 800258e:	2400      	movs	r4, #0
 8002590:	4211      	tst	r1, r2
 8002592:	d009      	beq.n	80025a8 <__aeabi_dmul+0x4f4>
 8002594:	230f      	movs	r3, #15
 8002596:	4013      	ands	r3, r2
 8002598:	2b04      	cmp	r3, #4
 800259a:	d05d      	beq.n	8002658 <__aeabi_dmul+0x5a4>
 800259c:	1d11      	adds	r1, r2, #4
 800259e:	4291      	cmp	r1, r2
 80025a0:	419b      	sbcs	r3, r3
 80025a2:	000a      	movs	r2, r1
 80025a4:	425b      	negs	r3, r3
 80025a6:	075b      	lsls	r3, r3, #29
 80025a8:	08d2      	lsrs	r2, r2, #3
 80025aa:	431a      	orrs	r2, r3
 80025ac:	2300      	movs	r3, #0
 80025ae:	e5df      	b.n	8002170 <__aeabi_dmul+0xbc>
 80025b0:	9b03      	ldr	r3, [sp, #12]
 80025b2:	4699      	mov	r9, r3
 80025b4:	e5fa      	b.n	80021ac <__aeabi_dmul+0xf8>
 80025b6:	9801      	ldr	r0, [sp, #4]
 80025b8:	f000 fde6 	bl	8003188 <__clzsi2>
 80025bc:	0002      	movs	r2, r0
 80025be:	0003      	movs	r3, r0
 80025c0:	3215      	adds	r2, #21
 80025c2:	3320      	adds	r3, #32
 80025c4:	2a1c      	cmp	r2, #28
 80025c6:	dc00      	bgt.n	80025ca <__aeabi_dmul+0x516>
 80025c8:	e738      	b.n	800243c <__aeabi_dmul+0x388>
 80025ca:	9a01      	ldr	r2, [sp, #4]
 80025cc:	3808      	subs	r0, #8
 80025ce:	4082      	lsls	r2, r0
 80025d0:	e73f      	b.n	8002452 <__aeabi_dmul+0x39e>
 80025d2:	f000 fdd9 	bl	8003188 <__clzsi2>
 80025d6:	2315      	movs	r3, #21
 80025d8:	469c      	mov	ip, r3
 80025da:	4484      	add	ip, r0
 80025dc:	0002      	movs	r2, r0
 80025de:	4663      	mov	r3, ip
 80025e0:	3220      	adds	r2, #32
 80025e2:	2b1c      	cmp	r3, #28
 80025e4:	dc00      	bgt.n	80025e8 <__aeabi_dmul+0x534>
 80025e6:	e758      	b.n	800249a <__aeabi_dmul+0x3e6>
 80025e8:	2300      	movs	r3, #0
 80025ea:	4698      	mov	r8, r3
 80025ec:	0023      	movs	r3, r4
 80025ee:	3808      	subs	r0, #8
 80025f0:	4083      	lsls	r3, r0
 80025f2:	469a      	mov	sl, r3
 80025f4:	e762      	b.n	80024bc <__aeabi_dmul+0x408>
 80025f6:	001d      	movs	r5, r3
 80025f8:	2300      	movs	r3, #0
 80025fa:	2400      	movs	r4, #0
 80025fc:	2002      	movs	r0, #2
 80025fe:	9301      	str	r3, [sp, #4]
 8002600:	e5a2      	b.n	8002148 <__aeabi_dmul+0x94>
 8002602:	9002      	str	r0, [sp, #8]
 8002604:	e632      	b.n	800226c <__aeabi_dmul+0x1b8>
 8002606:	431c      	orrs	r4, r3
 8002608:	9b00      	ldr	r3, [sp, #0]
 800260a:	9a01      	ldr	r2, [sp, #4]
 800260c:	4699      	mov	r9, r3
 800260e:	e5ae      	b.n	800216e <__aeabi_dmul+0xba>
 8002610:	4b1a      	ldr	r3, [pc, #104]	@ (800267c <__aeabi_dmul+0x5c8>)
 8002612:	4652      	mov	r2, sl
 8002614:	18c3      	adds	r3, r0, r3
 8002616:	4640      	mov	r0, r8
 8002618:	409a      	lsls	r2, r3
 800261a:	40c8      	lsrs	r0, r1
 800261c:	4302      	orrs	r2, r0
 800261e:	4640      	mov	r0, r8
 8002620:	4098      	lsls	r0, r3
 8002622:	0003      	movs	r3, r0
 8002624:	1e58      	subs	r0, r3, #1
 8002626:	4183      	sbcs	r3, r0
 8002628:	4654      	mov	r4, sl
 800262a:	431a      	orrs	r2, r3
 800262c:	40cc      	lsrs	r4, r1
 800262e:	0753      	lsls	r3, r2, #29
 8002630:	d009      	beq.n	8002646 <__aeabi_dmul+0x592>
 8002632:	230f      	movs	r3, #15
 8002634:	4013      	ands	r3, r2
 8002636:	2b04      	cmp	r3, #4
 8002638:	d005      	beq.n	8002646 <__aeabi_dmul+0x592>
 800263a:	1d13      	adds	r3, r2, #4
 800263c:	4293      	cmp	r3, r2
 800263e:	4192      	sbcs	r2, r2
 8002640:	4252      	negs	r2, r2
 8002642:	18a4      	adds	r4, r4, r2
 8002644:	001a      	movs	r2, r3
 8002646:	0223      	lsls	r3, r4, #8
 8002648:	d508      	bpl.n	800265c <__aeabi_dmul+0x5a8>
 800264a:	2301      	movs	r3, #1
 800264c:	2400      	movs	r4, #0
 800264e:	2200      	movs	r2, #0
 8002650:	e58e      	b.n	8002170 <__aeabi_dmul+0xbc>
 8002652:	4689      	mov	r9, r1
 8002654:	2400      	movs	r4, #0
 8002656:	e58b      	b.n	8002170 <__aeabi_dmul+0xbc>
 8002658:	2300      	movs	r3, #0
 800265a:	e7a5      	b.n	80025a8 <__aeabi_dmul+0x4f4>
 800265c:	0763      	lsls	r3, r4, #29
 800265e:	0264      	lsls	r4, r4, #9
 8002660:	0b24      	lsrs	r4, r4, #12
 8002662:	e7a1      	b.n	80025a8 <__aeabi_dmul+0x4f4>
 8002664:	9b00      	ldr	r3, [sp, #0]
 8002666:	46a2      	mov	sl, r4
 8002668:	4699      	mov	r9, r3
 800266a:	9b01      	ldr	r3, [sp, #4]
 800266c:	4698      	mov	r8, r3
 800266e:	e737      	b.n	80024e0 <__aeabi_dmul+0x42c>
 8002670:	fffffc0d 	.word	0xfffffc0d
 8002674:	000007ff 	.word	0x000007ff
 8002678:	0000043e 	.word	0x0000043e
 800267c:	0000041e 	.word	0x0000041e

08002680 <__aeabi_dsub>:
 8002680:	b5f0      	push	{r4, r5, r6, r7, lr}
 8002682:	4657      	mov	r7, sl
 8002684:	464e      	mov	r6, r9
 8002686:	4645      	mov	r5, r8
 8002688:	46de      	mov	lr, fp
 800268a:	b5e0      	push	{r5, r6, r7, lr}
 800268c:	b083      	sub	sp, #12
 800268e:	9000      	str	r0, [sp, #0]
 8002690:	9101      	str	r1, [sp, #4]
 8002692:	030c      	lsls	r4, r1, #12
 8002694:	004d      	lsls	r5, r1, #1
 8002696:	0fce      	lsrs	r6, r1, #31
 8002698:	0a61      	lsrs	r1, r4, #9
 800269a:	9c00      	ldr	r4, [sp, #0]
 800269c:	005f      	lsls	r7, r3, #1
 800269e:	0f64      	lsrs	r4, r4, #29
 80026a0:	430c      	orrs	r4, r1
 80026a2:	9900      	ldr	r1, [sp, #0]
 80026a4:	9200      	str	r2, [sp, #0]
 80026a6:	9301      	str	r3, [sp, #4]
 80026a8:	00c8      	lsls	r0, r1, #3
 80026aa:	0319      	lsls	r1, r3, #12
 80026ac:	0d7b      	lsrs	r3, r7, #21
 80026ae:	4699      	mov	r9, r3
 80026b0:	9b01      	ldr	r3, [sp, #4]
 80026b2:	4fcc      	ldr	r7, [pc, #816]	@ (80029e4 <__aeabi_dsub+0x364>)
 80026b4:	0fdb      	lsrs	r3, r3, #31
 80026b6:	469c      	mov	ip, r3
 80026b8:	0a4b      	lsrs	r3, r1, #9
 80026ba:	9900      	ldr	r1, [sp, #0]
 80026bc:	4680      	mov	r8, r0
 80026be:	0f49      	lsrs	r1, r1, #29
 80026c0:	4319      	orrs	r1, r3
 80026c2:	9b00      	ldr	r3, [sp, #0]
 80026c4:	468b      	mov	fp, r1
 80026c6:	00da      	lsls	r2, r3, #3
 80026c8:	4692      	mov	sl, r2
 80026ca:	0d6d      	lsrs	r5, r5, #21
 80026cc:	45b9      	cmp	r9, r7
 80026ce:	d100      	bne.n	80026d2 <__aeabi_dsub+0x52>
 80026d0:	e0bf      	b.n	8002852 <__aeabi_dsub+0x1d2>
 80026d2:	2301      	movs	r3, #1
 80026d4:	4661      	mov	r1, ip
 80026d6:	4059      	eors	r1, r3
 80026d8:	464b      	mov	r3, r9
 80026da:	468c      	mov	ip, r1
 80026dc:	1aeb      	subs	r3, r5, r3
 80026de:	428e      	cmp	r6, r1
 80026e0:	d075      	beq.n	80027ce <__aeabi_dsub+0x14e>
 80026e2:	2b00      	cmp	r3, #0
 80026e4:	dc00      	bgt.n	80026e8 <__aeabi_dsub+0x68>
 80026e6:	e2a3      	b.n	8002c30 <__aeabi_dsub+0x5b0>
 80026e8:	4649      	mov	r1, r9
 80026ea:	2900      	cmp	r1, #0
 80026ec:	d100      	bne.n	80026f0 <__aeabi_dsub+0x70>
 80026ee:	e0ce      	b.n	800288e <__aeabi_dsub+0x20e>
 80026f0:	42bd      	cmp	r5, r7
 80026f2:	d100      	bne.n	80026f6 <__aeabi_dsub+0x76>
 80026f4:	e200      	b.n	8002af8 <__aeabi_dsub+0x478>
 80026f6:	2701      	movs	r7, #1
 80026f8:	2b38      	cmp	r3, #56	@ 0x38
 80026fa:	dc19      	bgt.n	8002730 <__aeabi_dsub+0xb0>
 80026fc:	2780      	movs	r7, #128	@ 0x80
 80026fe:	4659      	mov	r1, fp
 8002700:	043f      	lsls	r7, r7, #16
 8002702:	4339      	orrs	r1, r7
 8002704:	468b      	mov	fp, r1
 8002706:	2b1f      	cmp	r3, #31
 8002708:	dd00      	ble.n	800270c <__aeabi_dsub+0x8c>
 800270a:	e1fa      	b.n	8002b02 <__aeabi_dsub+0x482>
 800270c:	2720      	movs	r7, #32
 800270e:	1af9      	subs	r1, r7, r3
 8002710:	468c      	mov	ip, r1
 8002712:	4659      	mov	r1, fp
 8002714:	4667      	mov	r7, ip
 8002716:	40b9      	lsls	r1, r7
 8002718:	000f      	movs	r7, r1
 800271a:	0011      	movs	r1, r2
 800271c:	40d9      	lsrs	r1, r3
 800271e:	430f      	orrs	r7, r1
 8002720:	4661      	mov	r1, ip
 8002722:	408a      	lsls	r2, r1
 8002724:	1e51      	subs	r1, r2, #1
 8002726:	418a      	sbcs	r2, r1
 8002728:	4659      	mov	r1, fp
 800272a:	40d9      	lsrs	r1, r3
 800272c:	4317      	orrs	r7, r2
 800272e:	1a64      	subs	r4, r4, r1
 8002730:	1bc7      	subs	r7, r0, r7
 8002732:	42b8      	cmp	r0, r7
 8002734:	4180      	sbcs	r0, r0
 8002736:	4240      	negs	r0, r0
 8002738:	1a24      	subs	r4, r4, r0
 800273a:	0223      	lsls	r3, r4, #8
 800273c:	d400      	bmi.n	8002740 <__aeabi_dsub+0xc0>
 800273e:	e140      	b.n	80029c2 <__aeabi_dsub+0x342>
 8002740:	0264      	lsls	r4, r4, #9
 8002742:	0a64      	lsrs	r4, r4, #9
 8002744:	2c00      	cmp	r4, #0
 8002746:	d100      	bne.n	800274a <__aeabi_dsub+0xca>
 8002748:	e154      	b.n	80029f4 <__aeabi_dsub+0x374>
 800274a:	0020      	movs	r0, r4
 800274c:	f000 fd1c 	bl	8003188 <__clzsi2>
 8002750:	0003      	movs	r3, r0
 8002752:	3b08      	subs	r3, #8
 8002754:	2120      	movs	r1, #32
 8002756:	0038      	movs	r0, r7
 8002758:	1aca      	subs	r2, r1, r3
 800275a:	40d0      	lsrs	r0, r2
 800275c:	409c      	lsls	r4, r3
 800275e:	0002      	movs	r2, r0
 8002760:	409f      	lsls	r7, r3
 8002762:	4322      	orrs	r2, r4
 8002764:	429d      	cmp	r5, r3
 8002766:	dd00      	ble.n	800276a <__aeabi_dsub+0xea>
 8002768:	e1a6      	b.n	8002ab8 <__aeabi_dsub+0x438>
 800276a:	1b58      	subs	r0, r3, r5
 800276c:	3001      	adds	r0, #1
 800276e:	1a09      	subs	r1, r1, r0
 8002770:	003c      	movs	r4, r7
 8002772:	408f      	lsls	r7, r1
 8002774:	40c4      	lsrs	r4, r0
 8002776:	1e7b      	subs	r3, r7, #1
 8002778:	419f      	sbcs	r7, r3
 800277a:	0013      	movs	r3, r2
 800277c:	408b      	lsls	r3, r1
 800277e:	4327      	orrs	r7, r4
 8002780:	431f      	orrs	r7, r3
 8002782:	40c2      	lsrs	r2, r0
 8002784:	003b      	movs	r3, r7
 8002786:	0014      	movs	r4, r2
 8002788:	2500      	movs	r5, #0
 800278a:	4313      	orrs	r3, r2
 800278c:	d100      	bne.n	8002790 <__aeabi_dsub+0x110>
 800278e:	e1f7      	b.n	8002b80 <__aeabi_dsub+0x500>
 8002790:	077b      	lsls	r3, r7, #29
 8002792:	d100      	bne.n	8002796 <__aeabi_dsub+0x116>
 8002794:	e377      	b.n	8002e86 <__aeabi_dsub+0x806>
 8002796:	230f      	movs	r3, #15
 8002798:	0038      	movs	r0, r7
 800279a:	403b      	ands	r3, r7
 800279c:	2b04      	cmp	r3, #4
 800279e:	d004      	beq.n	80027aa <__aeabi_dsub+0x12a>
 80027a0:	1d38      	adds	r0, r7, #4
 80027a2:	42b8      	cmp	r0, r7
 80027a4:	41bf      	sbcs	r7, r7
 80027a6:	427f      	negs	r7, r7
 80027a8:	19e4      	adds	r4, r4, r7
 80027aa:	0223      	lsls	r3, r4, #8
 80027ac:	d400      	bmi.n	80027b0 <__aeabi_dsub+0x130>
 80027ae:	e368      	b.n	8002e82 <__aeabi_dsub+0x802>
 80027b0:	4b8c      	ldr	r3, [pc, #560]	@ (80029e4 <__aeabi_dsub+0x364>)
 80027b2:	3501      	adds	r5, #1
 80027b4:	429d      	cmp	r5, r3
 80027b6:	d100      	bne.n	80027ba <__aeabi_dsub+0x13a>
 80027b8:	e0f4      	b.n	80029a4 <__aeabi_dsub+0x324>
 80027ba:	4b8b      	ldr	r3, [pc, #556]	@ (80029e8 <__aeabi_dsub+0x368>)
 80027bc:	056d      	lsls	r5, r5, #21
 80027be:	401c      	ands	r4, r3
 80027c0:	0d6d      	lsrs	r5, r5, #21
 80027c2:	0767      	lsls	r7, r4, #29
 80027c4:	08c0      	lsrs	r0, r0, #3
 80027c6:	0264      	lsls	r4, r4, #9
 80027c8:	4307      	orrs	r7, r0
 80027ca:	0b24      	lsrs	r4, r4, #12
 80027cc:	e0ec      	b.n	80029a8 <__aeabi_dsub+0x328>
 80027ce:	2b00      	cmp	r3, #0
 80027d0:	dc00      	bgt.n	80027d4 <__aeabi_dsub+0x154>
 80027d2:	e329      	b.n	8002e28 <__aeabi_dsub+0x7a8>
 80027d4:	4649      	mov	r1, r9
 80027d6:	2900      	cmp	r1, #0
 80027d8:	d000      	beq.n	80027dc <__aeabi_dsub+0x15c>
 80027da:	e0d6      	b.n	800298a <__aeabi_dsub+0x30a>
 80027dc:	4659      	mov	r1, fp
 80027de:	4311      	orrs	r1, r2
 80027e0:	d100      	bne.n	80027e4 <__aeabi_dsub+0x164>
 80027e2:	e12e      	b.n	8002a42 <__aeabi_dsub+0x3c2>
 80027e4:	1e59      	subs	r1, r3, #1
 80027e6:	2b01      	cmp	r3, #1
 80027e8:	d100      	bne.n	80027ec <__aeabi_dsub+0x16c>
 80027ea:	e1e6      	b.n	8002bba <__aeabi_dsub+0x53a>
 80027ec:	42bb      	cmp	r3, r7
 80027ee:	d100      	bne.n	80027f2 <__aeabi_dsub+0x172>
 80027f0:	e182      	b.n	8002af8 <__aeabi_dsub+0x478>
 80027f2:	2701      	movs	r7, #1
 80027f4:	000b      	movs	r3, r1
 80027f6:	2938      	cmp	r1, #56	@ 0x38
 80027f8:	dc14      	bgt.n	8002824 <__aeabi_dsub+0x1a4>
 80027fa:	2b1f      	cmp	r3, #31
 80027fc:	dd00      	ble.n	8002800 <__aeabi_dsub+0x180>
 80027fe:	e23c      	b.n	8002c7a <__aeabi_dsub+0x5fa>
 8002800:	2720      	movs	r7, #32
 8002802:	1af9      	subs	r1, r7, r3
 8002804:	468c      	mov	ip, r1
 8002806:	4659      	mov	r1, fp
 8002808:	4667      	mov	r7, ip
 800280a:	40b9      	lsls	r1, r7
 800280c:	000f      	movs	r7, r1
 800280e:	0011      	movs	r1, r2
 8002810:	40d9      	lsrs	r1, r3
 8002812:	430f      	orrs	r7, r1
 8002814:	4661      	mov	r1, ip
 8002816:	408a      	lsls	r2, r1
 8002818:	1e51      	subs	r1, r2, #1
 800281a:	418a      	sbcs	r2, r1
 800281c:	4659      	mov	r1, fp
 800281e:	40d9      	lsrs	r1, r3
 8002820:	4317      	orrs	r7, r2
 8002822:	1864      	adds	r4, r4, r1
 8002824:	183f      	adds	r7, r7, r0
 8002826:	4287      	cmp	r7, r0
 8002828:	4180      	sbcs	r0, r0
 800282a:	4240      	negs	r0, r0
 800282c:	1824      	adds	r4, r4, r0
 800282e:	0223      	lsls	r3, r4, #8
 8002830:	d400      	bmi.n	8002834 <__aeabi_dsub+0x1b4>
 8002832:	e0c6      	b.n	80029c2 <__aeabi_dsub+0x342>
 8002834:	4b6b      	ldr	r3, [pc, #428]	@ (80029e4 <__aeabi_dsub+0x364>)
 8002836:	3501      	adds	r5, #1
 8002838:	429d      	cmp	r5, r3
 800283a:	d100      	bne.n	800283e <__aeabi_dsub+0x1be>
 800283c:	e0b2      	b.n	80029a4 <__aeabi_dsub+0x324>
 800283e:	2101      	movs	r1, #1
 8002840:	4b69      	ldr	r3, [pc, #420]	@ (80029e8 <__aeabi_dsub+0x368>)
 8002842:	087a      	lsrs	r2, r7, #1
 8002844:	401c      	ands	r4, r3
 8002846:	4039      	ands	r1, r7
 8002848:	430a      	orrs	r2, r1
 800284a:	07e7      	lsls	r7, r4, #31
 800284c:	4317      	orrs	r7, r2
 800284e:	0864      	lsrs	r4, r4, #1
 8002850:	e79e      	b.n	8002790 <__aeabi_dsub+0x110>
 8002852:	4b66      	ldr	r3, [pc, #408]	@ (80029ec <__aeabi_dsub+0x36c>)
 8002854:	4311      	orrs	r1, r2
 8002856:	468a      	mov	sl, r1
 8002858:	18eb      	adds	r3, r5, r3
 800285a:	2900      	cmp	r1, #0
 800285c:	d028      	beq.n	80028b0 <__aeabi_dsub+0x230>
 800285e:	4566      	cmp	r6, ip
 8002860:	d02c      	beq.n	80028bc <__aeabi_dsub+0x23c>
 8002862:	2b00      	cmp	r3, #0
 8002864:	d05b      	beq.n	800291e <__aeabi_dsub+0x29e>
 8002866:	2d00      	cmp	r5, #0
 8002868:	d100      	bne.n	800286c <__aeabi_dsub+0x1ec>
 800286a:	e12c      	b.n	8002ac6 <__aeabi_dsub+0x446>
 800286c:	465b      	mov	r3, fp
 800286e:	4666      	mov	r6, ip
 8002870:	075f      	lsls	r7, r3, #29
 8002872:	08d2      	lsrs	r2, r2, #3
 8002874:	4317      	orrs	r7, r2
 8002876:	08dd      	lsrs	r5, r3, #3
 8002878:	003b      	movs	r3, r7
 800287a:	432b      	orrs	r3, r5
 800287c:	d100      	bne.n	8002880 <__aeabi_dsub+0x200>
 800287e:	e0e2      	b.n	8002a46 <__aeabi_dsub+0x3c6>
 8002880:	2480      	movs	r4, #128	@ 0x80
 8002882:	0324      	lsls	r4, r4, #12
 8002884:	432c      	orrs	r4, r5
 8002886:	0324      	lsls	r4, r4, #12
 8002888:	4d56      	ldr	r5, [pc, #344]	@ (80029e4 <__aeabi_dsub+0x364>)
 800288a:	0b24      	lsrs	r4, r4, #12
 800288c:	e08c      	b.n	80029a8 <__aeabi_dsub+0x328>
 800288e:	4659      	mov	r1, fp
 8002890:	4311      	orrs	r1, r2
 8002892:	d100      	bne.n	8002896 <__aeabi_dsub+0x216>
 8002894:	e0d5      	b.n	8002a42 <__aeabi_dsub+0x3c2>
 8002896:	1e59      	subs	r1, r3, #1
 8002898:	2b01      	cmp	r3, #1
 800289a:	d100      	bne.n	800289e <__aeabi_dsub+0x21e>
 800289c:	e1b9      	b.n	8002c12 <__aeabi_dsub+0x592>
 800289e:	42bb      	cmp	r3, r7
 80028a0:	d100      	bne.n	80028a4 <__aeabi_dsub+0x224>
 80028a2:	e1b1      	b.n	8002c08 <__aeabi_dsub+0x588>
 80028a4:	2701      	movs	r7, #1
 80028a6:	000b      	movs	r3, r1
 80028a8:	2938      	cmp	r1, #56	@ 0x38
 80028aa:	dd00      	ble.n	80028ae <__aeabi_dsub+0x22e>
 80028ac:	e740      	b.n	8002730 <__aeabi_dsub+0xb0>
 80028ae:	e72a      	b.n	8002706 <__aeabi_dsub+0x86>
 80028b0:	4661      	mov	r1, ip
 80028b2:	2701      	movs	r7, #1
 80028b4:	4079      	eors	r1, r7
 80028b6:	468c      	mov	ip, r1
 80028b8:	4566      	cmp	r6, ip
 80028ba:	d1d2      	bne.n	8002862 <__aeabi_dsub+0x1e2>
 80028bc:	2b00      	cmp	r3, #0
 80028be:	d100      	bne.n	80028c2 <__aeabi_dsub+0x242>
 80028c0:	e0c5      	b.n	8002a4e <__aeabi_dsub+0x3ce>
 80028c2:	2d00      	cmp	r5, #0
 80028c4:	d000      	beq.n	80028c8 <__aeabi_dsub+0x248>
 80028c6:	e155      	b.n	8002b74 <__aeabi_dsub+0x4f4>
 80028c8:	464b      	mov	r3, r9
 80028ca:	0025      	movs	r5, r4
 80028cc:	4305      	orrs	r5, r0
 80028ce:	d100      	bne.n	80028d2 <__aeabi_dsub+0x252>
 80028d0:	e212      	b.n	8002cf8 <__aeabi_dsub+0x678>
 80028d2:	1e59      	subs	r1, r3, #1
 80028d4:	468c      	mov	ip, r1
 80028d6:	2b01      	cmp	r3, #1
 80028d8:	d100      	bne.n	80028dc <__aeabi_dsub+0x25c>
 80028da:	e249      	b.n	8002d70 <__aeabi_dsub+0x6f0>
 80028dc:	4d41      	ldr	r5, [pc, #260]	@ (80029e4 <__aeabi_dsub+0x364>)
 80028de:	42ab      	cmp	r3, r5
 80028e0:	d100      	bne.n	80028e4 <__aeabi_dsub+0x264>
 80028e2:	e28f      	b.n	8002e04 <__aeabi_dsub+0x784>
 80028e4:	2701      	movs	r7, #1
 80028e6:	2938      	cmp	r1, #56	@ 0x38
 80028e8:	dc11      	bgt.n	800290e <__aeabi_dsub+0x28e>
 80028ea:	4663      	mov	r3, ip
 80028ec:	2b1f      	cmp	r3, #31
 80028ee:	dd00      	ble.n	80028f2 <__aeabi_dsub+0x272>
 80028f0:	e25b      	b.n	8002daa <__aeabi_dsub+0x72a>
 80028f2:	4661      	mov	r1, ip
 80028f4:	2320      	movs	r3, #32
 80028f6:	0027      	movs	r7, r4
 80028f8:	1a5b      	subs	r3, r3, r1
 80028fa:	0005      	movs	r5, r0
 80028fc:	4098      	lsls	r0, r3
 80028fe:	409f      	lsls	r7, r3
 8002900:	40cd      	lsrs	r5, r1
 8002902:	1e43      	subs	r3, r0, #1
 8002904:	4198      	sbcs	r0, r3
 8002906:	40cc      	lsrs	r4, r1
 8002908:	432f      	orrs	r7, r5
 800290a:	4307      	orrs	r7, r0
 800290c:	44a3      	add	fp, r4
 800290e:	18bf      	adds	r7, r7, r2
 8002910:	4297      	cmp	r7, r2
 8002912:	4192      	sbcs	r2, r2
 8002914:	4252      	negs	r2, r2
 8002916:	445a      	add	r2, fp
 8002918:	0014      	movs	r4, r2
 800291a:	464d      	mov	r5, r9
 800291c:	e787      	b.n	800282e <__aeabi_dsub+0x1ae>
 800291e:	4f34      	ldr	r7, [pc, #208]	@ (80029f0 <__aeabi_dsub+0x370>)
 8002920:	1c6b      	adds	r3, r5, #1
 8002922:	423b      	tst	r3, r7
 8002924:	d000      	beq.n	8002928 <__aeabi_dsub+0x2a8>
 8002926:	e0b6      	b.n	8002a96 <__aeabi_dsub+0x416>
 8002928:	4659      	mov	r1, fp
 800292a:	0023      	movs	r3, r4
 800292c:	4311      	orrs	r1, r2
 800292e:	000f      	movs	r7, r1
 8002930:	4303      	orrs	r3, r0
 8002932:	2d00      	cmp	r5, #0
 8002934:	d000      	beq.n	8002938 <__aeabi_dsub+0x2b8>
 8002936:	e126      	b.n	8002b86 <__aeabi_dsub+0x506>
 8002938:	2b00      	cmp	r3, #0
 800293a:	d100      	bne.n	800293e <__aeabi_dsub+0x2be>
 800293c:	e1c0      	b.n	8002cc0 <__aeabi_dsub+0x640>
 800293e:	2900      	cmp	r1, #0
 8002940:	d100      	bne.n	8002944 <__aeabi_dsub+0x2c4>
 8002942:	e0a1      	b.n	8002a88 <__aeabi_dsub+0x408>
 8002944:	1a83      	subs	r3, r0, r2
 8002946:	4698      	mov	r8, r3
 8002948:	465b      	mov	r3, fp
 800294a:	4540      	cmp	r0, r8
 800294c:	41ad      	sbcs	r5, r5
 800294e:	1ae3      	subs	r3, r4, r3
 8002950:	426d      	negs	r5, r5
 8002952:	1b5b      	subs	r3, r3, r5
 8002954:	2580      	movs	r5, #128	@ 0x80
 8002956:	042d      	lsls	r5, r5, #16
 8002958:	422b      	tst	r3, r5
 800295a:	d100      	bne.n	800295e <__aeabi_dsub+0x2de>
 800295c:	e14b      	b.n	8002bf6 <__aeabi_dsub+0x576>
 800295e:	465b      	mov	r3, fp
 8002960:	1a10      	subs	r0, r2, r0
 8002962:	4282      	cmp	r2, r0
 8002964:	4192      	sbcs	r2, r2
 8002966:	1b1c      	subs	r4, r3, r4
 8002968:	0007      	movs	r7, r0
 800296a:	2601      	movs	r6, #1
 800296c:	4663      	mov	r3, ip
 800296e:	4252      	negs	r2, r2
 8002970:	1aa4      	subs	r4, r4, r2
 8002972:	4327      	orrs	r7, r4
 8002974:	401e      	ands	r6, r3
 8002976:	2f00      	cmp	r7, #0
 8002978:	d100      	bne.n	800297c <__aeabi_dsub+0x2fc>
 800297a:	e142      	b.n	8002c02 <__aeabi_dsub+0x582>
 800297c:	422c      	tst	r4, r5
 800297e:	d100      	bne.n	8002982 <__aeabi_dsub+0x302>
 8002980:	e26d      	b.n	8002e5e <__aeabi_dsub+0x7de>
 8002982:	4b19      	ldr	r3, [pc, #100]	@ (80029e8 <__aeabi_dsub+0x368>)
 8002984:	2501      	movs	r5, #1
 8002986:	401c      	ands	r4, r3
 8002988:	e71b      	b.n	80027c2 <__aeabi_dsub+0x142>
 800298a:	42bd      	cmp	r5, r7
 800298c:	d100      	bne.n	8002990 <__aeabi_dsub+0x310>
 800298e:	e13b      	b.n	8002c08 <__aeabi_dsub+0x588>
 8002990:	2701      	movs	r7, #1
 8002992:	2b38      	cmp	r3, #56	@ 0x38
 8002994:	dd00      	ble.n	8002998 <__aeabi_dsub+0x318>
 8002996:	e745      	b.n	8002824 <__aeabi_dsub+0x1a4>
 8002998:	2780      	movs	r7, #128	@ 0x80
 800299a:	4659      	mov	r1, fp
 800299c:	043f      	lsls	r7, r7, #16
 800299e:	4339      	orrs	r1, r7
 80029a0:	468b      	mov	fp, r1
 80029a2:	e72a      	b.n	80027fa <__aeabi_dsub+0x17a>
 80029a4:	2400      	movs	r4, #0
 80029a6:	2700      	movs	r7, #0
 80029a8:	052d      	lsls	r5, r5, #20
 80029aa:	4325      	orrs	r5, r4
 80029ac:	07f6      	lsls	r6, r6, #31
 80029ae:	4335      	orrs	r5, r6
 80029b0:	0038      	movs	r0, r7
 80029b2:	0029      	movs	r1, r5
 80029b4:	b003      	add	sp, #12
 80029b6:	bcf0      	pop	{r4, r5, r6, r7}
 80029b8:	46bb      	mov	fp, r7
 80029ba:	46b2      	mov	sl, r6
 80029bc:	46a9      	mov	r9, r5
 80029be:	46a0      	mov	r8, r4
 80029c0:	bdf0      	pop	{r4, r5, r6, r7, pc}
 80029c2:	077b      	lsls	r3, r7, #29
 80029c4:	d004      	beq.n	80029d0 <__aeabi_dsub+0x350>
 80029c6:	230f      	movs	r3, #15
 80029c8:	403b      	ands	r3, r7
 80029ca:	2b04      	cmp	r3, #4
 80029cc:	d000      	beq.n	80029d0 <__aeabi_dsub+0x350>
 80029ce:	e6e7      	b.n	80027a0 <__aeabi_dsub+0x120>
 80029d0:	002b      	movs	r3, r5
 80029d2:	08f8      	lsrs	r0, r7, #3
 80029d4:	4a03      	ldr	r2, [pc, #12]	@ (80029e4 <__aeabi_dsub+0x364>)
 80029d6:	0767      	lsls	r7, r4, #29
 80029d8:	4307      	orrs	r7, r0
 80029da:	08e5      	lsrs	r5, r4, #3
 80029dc:	4293      	cmp	r3, r2
 80029de:	d100      	bne.n	80029e2 <__aeabi_dsub+0x362>
 80029e0:	e74a      	b.n	8002878 <__aeabi_dsub+0x1f8>
 80029e2:	e0a5      	b.n	8002b30 <__aeabi_dsub+0x4b0>
 80029e4:	000007ff 	.word	0x000007ff
 80029e8:	ff7fffff 	.word	0xff7fffff
 80029ec:	fffff801 	.word	0xfffff801
 80029f0:	000007fe 	.word	0x000007fe
 80029f4:	0038      	movs	r0, r7
 80029f6:	f000 fbc7 	bl	8003188 <__clzsi2>
 80029fa:	0003      	movs	r3, r0
 80029fc:	3318      	adds	r3, #24
 80029fe:	2b1f      	cmp	r3, #31
 8002a00:	dc00      	bgt.n	8002a04 <__aeabi_dsub+0x384>
 8002a02:	e6a7      	b.n	8002754 <__aeabi_dsub+0xd4>
 8002a04:	003a      	movs	r2, r7
 8002a06:	3808      	subs	r0, #8
 8002a08:	4082      	lsls	r2, r0
 8002a0a:	429d      	cmp	r5, r3
 8002a0c:	dd00      	ble.n	8002a10 <__aeabi_dsub+0x390>
 8002a0e:	e08a      	b.n	8002b26 <__aeabi_dsub+0x4a6>
 8002a10:	1b5b      	subs	r3, r3, r5
 8002a12:	1c58      	adds	r0, r3, #1
 8002a14:	281f      	cmp	r0, #31
 8002a16:	dc00      	bgt.n	8002a1a <__aeabi_dsub+0x39a>
 8002a18:	e1d8      	b.n	8002dcc <__aeabi_dsub+0x74c>
 8002a1a:	0017      	movs	r7, r2
 8002a1c:	3b1f      	subs	r3, #31
 8002a1e:	40df      	lsrs	r7, r3
 8002a20:	2820      	cmp	r0, #32
 8002a22:	d005      	beq.n	8002a30 <__aeabi_dsub+0x3b0>
 8002a24:	2340      	movs	r3, #64	@ 0x40
 8002a26:	1a1b      	subs	r3, r3, r0
 8002a28:	409a      	lsls	r2, r3
 8002a2a:	1e53      	subs	r3, r2, #1
 8002a2c:	419a      	sbcs	r2, r3
 8002a2e:	4317      	orrs	r7, r2
 8002a30:	2500      	movs	r5, #0
 8002a32:	2f00      	cmp	r7, #0
 8002a34:	d100      	bne.n	8002a38 <__aeabi_dsub+0x3b8>
 8002a36:	e0e5      	b.n	8002c04 <__aeabi_dsub+0x584>
 8002a38:	077b      	lsls	r3, r7, #29
 8002a3a:	d000      	beq.n	8002a3e <__aeabi_dsub+0x3be>
 8002a3c:	e6ab      	b.n	8002796 <__aeabi_dsub+0x116>
 8002a3e:	002c      	movs	r4, r5
 8002a40:	e7c6      	b.n	80029d0 <__aeabi_dsub+0x350>
 8002a42:	08c0      	lsrs	r0, r0, #3
 8002a44:	e7c6      	b.n	80029d4 <__aeabi_dsub+0x354>
 8002a46:	2700      	movs	r7, #0
 8002a48:	2400      	movs	r4, #0
 8002a4a:	4dd1      	ldr	r5, [pc, #836]	@ (8002d90 <__aeabi_dsub+0x710>)
 8002a4c:	e7ac      	b.n	80029a8 <__aeabi_dsub+0x328>
 8002a4e:	4fd1      	ldr	r7, [pc, #836]	@ (8002d94 <__aeabi_dsub+0x714>)
 8002a50:	1c6b      	adds	r3, r5, #1
 8002a52:	423b      	tst	r3, r7
 8002a54:	d171      	bne.n	8002b3a <__aeabi_dsub+0x4ba>
 8002a56:	0023      	movs	r3, r4
 8002a58:	4303      	orrs	r3, r0
 8002a5a:	2d00      	cmp	r5, #0
 8002a5c:	d000      	beq.n	8002a60 <__aeabi_dsub+0x3e0>
 8002a5e:	e14e      	b.n	8002cfe <__aeabi_dsub+0x67e>
 8002a60:	4657      	mov	r7, sl
 8002a62:	2b00      	cmp	r3, #0
 8002a64:	d100      	bne.n	8002a68 <__aeabi_dsub+0x3e8>
 8002a66:	e1b5      	b.n	8002dd4 <__aeabi_dsub+0x754>
 8002a68:	2f00      	cmp	r7, #0
 8002a6a:	d00d      	beq.n	8002a88 <__aeabi_dsub+0x408>
 8002a6c:	1883      	adds	r3, r0, r2
 8002a6e:	4283      	cmp	r3, r0
 8002a70:	4180      	sbcs	r0, r0
 8002a72:	445c      	add	r4, fp
 8002a74:	4240      	negs	r0, r0
 8002a76:	1824      	adds	r4, r4, r0
 8002a78:	0222      	lsls	r2, r4, #8
 8002a7a:	d500      	bpl.n	8002a7e <__aeabi_dsub+0x3fe>
 8002a7c:	e1c8      	b.n	8002e10 <__aeabi_dsub+0x790>
 8002a7e:	001f      	movs	r7, r3
 8002a80:	4698      	mov	r8, r3
 8002a82:	4327      	orrs	r7, r4
 8002a84:	d100      	bne.n	8002a88 <__aeabi_dsub+0x408>
 8002a86:	e0bc      	b.n	8002c02 <__aeabi_dsub+0x582>
 8002a88:	4643      	mov	r3, r8
 8002a8a:	0767      	lsls	r7, r4, #29
 8002a8c:	08db      	lsrs	r3, r3, #3
 8002a8e:	431f      	orrs	r7, r3
 8002a90:	08e5      	lsrs	r5, r4, #3
 8002a92:	2300      	movs	r3, #0
 8002a94:	e04c      	b.n	8002b30 <__aeabi_dsub+0x4b0>
 8002a96:	1a83      	subs	r3, r0, r2
 8002a98:	4698      	mov	r8, r3
 8002a9a:	465b      	mov	r3, fp
 8002a9c:	4540      	cmp	r0, r8
 8002a9e:	41bf      	sbcs	r7, r7
 8002aa0:	1ae3      	subs	r3, r4, r3
 8002aa2:	427f      	negs	r7, r7
 8002aa4:	1bdb      	subs	r3, r3, r7
 8002aa6:	021f      	lsls	r7, r3, #8
 8002aa8:	d47c      	bmi.n	8002ba4 <__aeabi_dsub+0x524>
 8002aaa:	4647      	mov	r7, r8
 8002aac:	431f      	orrs	r7, r3
 8002aae:	d100      	bne.n	8002ab2 <__aeabi_dsub+0x432>
 8002ab0:	e0a6      	b.n	8002c00 <__aeabi_dsub+0x580>
 8002ab2:	001c      	movs	r4, r3
 8002ab4:	4647      	mov	r7, r8
 8002ab6:	e645      	b.n	8002744 <__aeabi_dsub+0xc4>
 8002ab8:	4cb7      	ldr	r4, [pc, #732]	@ (8002d98 <__aeabi_dsub+0x718>)
 8002aba:	1aed      	subs	r5, r5, r3
 8002abc:	4014      	ands	r4, r2
 8002abe:	077b      	lsls	r3, r7, #29
 8002ac0:	d000      	beq.n	8002ac4 <__aeabi_dsub+0x444>
 8002ac2:	e780      	b.n	80029c6 <__aeabi_dsub+0x346>
 8002ac4:	e784      	b.n	80029d0 <__aeabi_dsub+0x350>
 8002ac6:	464b      	mov	r3, r9
 8002ac8:	0025      	movs	r5, r4
 8002aca:	4305      	orrs	r5, r0
 8002acc:	d066      	beq.n	8002b9c <__aeabi_dsub+0x51c>
 8002ace:	1e5f      	subs	r7, r3, #1
 8002ad0:	2b01      	cmp	r3, #1
 8002ad2:	d100      	bne.n	8002ad6 <__aeabi_dsub+0x456>
 8002ad4:	e0fc      	b.n	8002cd0 <__aeabi_dsub+0x650>
 8002ad6:	4dae      	ldr	r5, [pc, #696]	@ (8002d90 <__aeabi_dsub+0x710>)
 8002ad8:	42ab      	cmp	r3, r5
 8002ada:	d100      	bne.n	8002ade <__aeabi_dsub+0x45e>
 8002adc:	e15e      	b.n	8002d9c <__aeabi_dsub+0x71c>
 8002ade:	4666      	mov	r6, ip
 8002ae0:	2f38      	cmp	r7, #56	@ 0x38
 8002ae2:	dc00      	bgt.n	8002ae6 <__aeabi_dsub+0x466>
 8002ae4:	e0b4      	b.n	8002c50 <__aeabi_dsub+0x5d0>
 8002ae6:	2001      	movs	r0, #1
 8002ae8:	1a17      	subs	r7, r2, r0
 8002aea:	42ba      	cmp	r2, r7
 8002aec:	4192      	sbcs	r2, r2
 8002aee:	465b      	mov	r3, fp
 8002af0:	4252      	negs	r2, r2
 8002af2:	464d      	mov	r5, r9
 8002af4:	1a9c      	subs	r4, r3, r2
 8002af6:	e620      	b.n	800273a <__aeabi_dsub+0xba>
 8002af8:	0767      	lsls	r7, r4, #29
 8002afa:	08c0      	lsrs	r0, r0, #3
 8002afc:	4307      	orrs	r7, r0
 8002afe:	08e5      	lsrs	r5, r4, #3
 8002b00:	e6ba      	b.n	8002878 <__aeabi_dsub+0x1f8>
 8002b02:	001f      	movs	r7, r3
 8002b04:	4659      	mov	r1, fp
 8002b06:	3f20      	subs	r7, #32
 8002b08:	40f9      	lsrs	r1, r7
 8002b0a:	000f      	movs	r7, r1
 8002b0c:	2b20      	cmp	r3, #32
 8002b0e:	d005      	beq.n	8002b1c <__aeabi_dsub+0x49c>
 8002b10:	2140      	movs	r1, #64	@ 0x40
 8002b12:	1acb      	subs	r3, r1, r3
 8002b14:	4659      	mov	r1, fp
 8002b16:	4099      	lsls	r1, r3
 8002b18:	430a      	orrs	r2, r1
 8002b1a:	4692      	mov	sl, r2
 8002b1c:	4653      	mov	r3, sl
 8002b1e:	1e5a      	subs	r2, r3, #1
 8002b20:	4193      	sbcs	r3, r2
 8002b22:	431f      	orrs	r7, r3
 8002b24:	e604      	b.n	8002730 <__aeabi_dsub+0xb0>
 8002b26:	1aeb      	subs	r3, r5, r3
 8002b28:	4d9b      	ldr	r5, [pc, #620]	@ (8002d98 <__aeabi_dsub+0x718>)
 8002b2a:	4015      	ands	r5, r2
 8002b2c:	076f      	lsls	r7, r5, #29
 8002b2e:	08ed      	lsrs	r5, r5, #3
 8002b30:	032c      	lsls	r4, r5, #12
 8002b32:	055d      	lsls	r5, r3, #21
 8002b34:	0b24      	lsrs	r4, r4, #12
 8002b36:	0d6d      	lsrs	r5, r5, #21
 8002b38:	e736      	b.n	80029a8 <__aeabi_dsub+0x328>
 8002b3a:	4d95      	ldr	r5, [pc, #596]	@ (8002d90 <__aeabi_dsub+0x710>)
 8002b3c:	42ab      	cmp	r3, r5
 8002b3e:	d100      	bne.n	8002b42 <__aeabi_dsub+0x4c2>
 8002b40:	e0d6      	b.n	8002cf0 <__aeabi_dsub+0x670>
 8002b42:	1882      	adds	r2, r0, r2
 8002b44:	0021      	movs	r1, r4
 8002b46:	4282      	cmp	r2, r0
 8002b48:	4180      	sbcs	r0, r0
 8002b4a:	4459      	add	r1, fp
 8002b4c:	4240      	negs	r0, r0
 8002b4e:	1808      	adds	r0, r1, r0
 8002b50:	07c7      	lsls	r7, r0, #31
 8002b52:	0852      	lsrs	r2, r2, #1
 8002b54:	4317      	orrs	r7, r2
 8002b56:	0844      	lsrs	r4, r0, #1
 8002b58:	0752      	lsls	r2, r2, #29
 8002b5a:	d400      	bmi.n	8002b5e <__aeabi_dsub+0x4de>
 8002b5c:	e185      	b.n	8002e6a <__aeabi_dsub+0x7ea>
 8002b5e:	220f      	movs	r2, #15
 8002b60:	001d      	movs	r5, r3
 8002b62:	403a      	ands	r2, r7
 8002b64:	2a04      	cmp	r2, #4
 8002b66:	d000      	beq.n	8002b6a <__aeabi_dsub+0x4ea>
 8002b68:	e61a      	b.n	80027a0 <__aeabi_dsub+0x120>
 8002b6a:	08ff      	lsrs	r7, r7, #3
 8002b6c:	0764      	lsls	r4, r4, #29
 8002b6e:	4327      	orrs	r7, r4
 8002b70:	0905      	lsrs	r5, r0, #4
 8002b72:	e7dd      	b.n	8002b30 <__aeabi_dsub+0x4b0>
 8002b74:	465b      	mov	r3, fp
 8002b76:	08d2      	lsrs	r2, r2, #3
 8002b78:	075f      	lsls	r7, r3, #29
 8002b7a:	4317      	orrs	r7, r2
 8002b7c:	08dd      	lsrs	r5, r3, #3
 8002b7e:	e67b      	b.n	8002878 <__aeabi_dsub+0x1f8>
 8002b80:	2700      	movs	r7, #0
 8002b82:	2400      	movs	r4, #0
 8002b84:	e710      	b.n	80029a8 <__aeabi_dsub+0x328>
 8002b86:	2b00      	cmp	r3, #0
 8002b88:	d000      	beq.n	8002b8c <__aeabi_dsub+0x50c>
 8002b8a:	e0d6      	b.n	8002d3a <__aeabi_dsub+0x6ba>
 8002b8c:	2900      	cmp	r1, #0
 8002b8e:	d000      	beq.n	8002b92 <__aeabi_dsub+0x512>
 8002b90:	e12f      	b.n	8002df2 <__aeabi_dsub+0x772>
 8002b92:	2480      	movs	r4, #128	@ 0x80
 8002b94:	2600      	movs	r6, #0
 8002b96:	4d7e      	ldr	r5, [pc, #504]	@ (8002d90 <__aeabi_dsub+0x710>)
 8002b98:	0324      	lsls	r4, r4, #12
 8002b9a:	e705      	b.n	80029a8 <__aeabi_dsub+0x328>
 8002b9c:	4666      	mov	r6, ip
 8002b9e:	465c      	mov	r4, fp
 8002ba0:	08d0      	lsrs	r0, r2, #3
 8002ba2:	e717      	b.n	80029d4 <__aeabi_dsub+0x354>
 8002ba4:	465b      	mov	r3, fp
 8002ba6:	1a17      	subs	r7, r2, r0
 8002ba8:	42ba      	cmp	r2, r7
 8002baa:	4192      	sbcs	r2, r2
 8002bac:	1b1c      	subs	r4, r3, r4
 8002bae:	2601      	movs	r6, #1
 8002bb0:	4663      	mov	r3, ip
 8002bb2:	4252      	negs	r2, r2
 8002bb4:	1aa4      	subs	r4, r4, r2
 8002bb6:	401e      	ands	r6, r3
 8002bb8:	e5c4      	b.n	8002744 <__aeabi_dsub+0xc4>
 8002bba:	1883      	adds	r3, r0, r2
 8002bbc:	4283      	cmp	r3, r0
 8002bbe:	4180      	sbcs	r0, r0
 8002bc0:	445c      	add	r4, fp
 8002bc2:	4240      	negs	r0, r0
 8002bc4:	1825      	adds	r5, r4, r0
 8002bc6:	022a      	lsls	r2, r5, #8
 8002bc8:	d400      	bmi.n	8002bcc <__aeabi_dsub+0x54c>
 8002bca:	e0da      	b.n	8002d82 <__aeabi_dsub+0x702>
 8002bcc:	4a72      	ldr	r2, [pc, #456]	@ (8002d98 <__aeabi_dsub+0x718>)
 8002bce:	085b      	lsrs	r3, r3, #1
 8002bd0:	4015      	ands	r5, r2
 8002bd2:	07ea      	lsls	r2, r5, #31
 8002bd4:	431a      	orrs	r2, r3
 8002bd6:	0869      	lsrs	r1, r5, #1
 8002bd8:	075b      	lsls	r3, r3, #29
 8002bda:	d400      	bmi.n	8002bde <__aeabi_dsub+0x55e>
 8002bdc:	e14a      	b.n	8002e74 <__aeabi_dsub+0x7f4>
 8002bde:	230f      	movs	r3, #15
 8002be0:	4013      	ands	r3, r2
 8002be2:	2b04      	cmp	r3, #4
 8002be4:	d100      	bne.n	8002be8 <__aeabi_dsub+0x568>
 8002be6:	e0fc      	b.n	8002de2 <__aeabi_dsub+0x762>
 8002be8:	1d17      	adds	r7, r2, #4
 8002bea:	4297      	cmp	r7, r2
 8002bec:	41a4      	sbcs	r4, r4
 8002bee:	4264      	negs	r4, r4
 8002bf0:	2502      	movs	r5, #2
 8002bf2:	1864      	adds	r4, r4, r1
 8002bf4:	e6ec      	b.n	80029d0 <__aeabi_dsub+0x350>
 8002bf6:	4647      	mov	r7, r8
 8002bf8:	001c      	movs	r4, r3
 8002bfa:	431f      	orrs	r7, r3
 8002bfc:	d000      	beq.n	8002c00 <__aeabi_dsub+0x580>
 8002bfe:	e743      	b.n	8002a88 <__aeabi_dsub+0x408>
 8002c00:	2600      	movs	r6, #0
 8002c02:	2500      	movs	r5, #0
 8002c04:	2400      	movs	r4, #0
 8002c06:	e6cf      	b.n	80029a8 <__aeabi_dsub+0x328>
 8002c08:	08c0      	lsrs	r0, r0, #3
 8002c0a:	0767      	lsls	r7, r4, #29
 8002c0c:	4307      	orrs	r7, r0
 8002c0e:	08e5      	lsrs	r5, r4, #3
 8002c10:	e632      	b.n	8002878 <__aeabi_dsub+0x1f8>
 8002c12:	1a87      	subs	r7, r0, r2
 8002c14:	465b      	mov	r3, fp
 8002c16:	42b8      	cmp	r0, r7
 8002c18:	4180      	sbcs	r0, r0
 8002c1a:	1ae4      	subs	r4, r4, r3
 8002c1c:	4240      	negs	r0, r0
 8002c1e:	1a24      	subs	r4, r4, r0
 8002c20:	0223      	lsls	r3, r4, #8
 8002c22:	d428      	bmi.n	8002c76 <__aeabi_dsub+0x5f6>
 8002c24:	0763      	lsls	r3, r4, #29
 8002c26:	08ff      	lsrs	r7, r7, #3
 8002c28:	431f      	orrs	r7, r3
 8002c2a:	08e5      	lsrs	r5, r4, #3
 8002c2c:	2301      	movs	r3, #1
 8002c2e:	e77f      	b.n	8002b30 <__aeabi_dsub+0x4b0>
 8002c30:	2b00      	cmp	r3, #0
 8002c32:	d100      	bne.n	8002c36 <__aeabi_dsub+0x5b6>
 8002c34:	e673      	b.n	800291e <__aeabi_dsub+0x29e>
 8002c36:	464b      	mov	r3, r9
 8002c38:	1b5f      	subs	r7, r3, r5
 8002c3a:	003b      	movs	r3, r7
 8002c3c:	2d00      	cmp	r5, #0
 8002c3e:	d100      	bne.n	8002c42 <__aeabi_dsub+0x5c2>
 8002c40:	e742      	b.n	8002ac8 <__aeabi_dsub+0x448>
 8002c42:	2f38      	cmp	r7, #56	@ 0x38
 8002c44:	dd00      	ble.n	8002c48 <__aeabi_dsub+0x5c8>
 8002c46:	e0ec      	b.n	8002e22 <__aeabi_dsub+0x7a2>
 8002c48:	2380      	movs	r3, #128	@ 0x80
 8002c4a:	000e      	movs	r6, r1
 8002c4c:	041b      	lsls	r3, r3, #16
 8002c4e:	431c      	orrs	r4, r3
 8002c50:	2f1f      	cmp	r7, #31
 8002c52:	dc25      	bgt.n	8002ca0 <__aeabi_dsub+0x620>
 8002c54:	2520      	movs	r5, #32
 8002c56:	0023      	movs	r3, r4
 8002c58:	1bed      	subs	r5, r5, r7
 8002c5a:	0001      	movs	r1, r0
 8002c5c:	40a8      	lsls	r0, r5
 8002c5e:	40ab      	lsls	r3, r5
 8002c60:	40f9      	lsrs	r1, r7
 8002c62:	1e45      	subs	r5, r0, #1
 8002c64:	41a8      	sbcs	r0, r5
 8002c66:	430b      	orrs	r3, r1
 8002c68:	40fc      	lsrs	r4, r7
 8002c6a:	4318      	orrs	r0, r3
 8002c6c:	465b      	mov	r3, fp
 8002c6e:	1b1b      	subs	r3, r3, r4
 8002c70:	469b      	mov	fp, r3
 8002c72:	e739      	b.n	8002ae8 <__aeabi_dsub+0x468>
 8002c74:	4666      	mov	r6, ip
 8002c76:	2501      	movs	r5, #1
 8002c78:	e562      	b.n	8002740 <__aeabi_dsub+0xc0>
 8002c7a:	001f      	movs	r7, r3
 8002c7c:	4659      	mov	r1, fp
 8002c7e:	3f20      	subs	r7, #32
 8002c80:	40f9      	lsrs	r1, r7
 8002c82:	468c      	mov	ip, r1
 8002c84:	2b20      	cmp	r3, #32
 8002c86:	d005      	beq.n	8002c94 <__aeabi_dsub+0x614>
 8002c88:	2740      	movs	r7, #64	@ 0x40
 8002c8a:	4659      	mov	r1, fp
 8002c8c:	1afb      	subs	r3, r7, r3
 8002c8e:	4099      	lsls	r1, r3
 8002c90:	430a      	orrs	r2, r1
 8002c92:	4692      	mov	sl, r2
 8002c94:	4657      	mov	r7, sl
 8002c96:	1e7b      	subs	r3, r7, #1
 8002c98:	419f      	sbcs	r7, r3
 8002c9a:	4663      	mov	r3, ip
 8002c9c:	431f      	orrs	r7, r3
 8002c9e:	e5c1      	b.n	8002824 <__aeabi_dsub+0x1a4>
 8002ca0:	003b      	movs	r3, r7
 8002ca2:	0025      	movs	r5, r4
 8002ca4:	3b20      	subs	r3, #32
 8002ca6:	40dd      	lsrs	r5, r3
 8002ca8:	2f20      	cmp	r7, #32
 8002caa:	d004      	beq.n	8002cb6 <__aeabi_dsub+0x636>
 8002cac:	2340      	movs	r3, #64	@ 0x40
 8002cae:	1bdb      	subs	r3, r3, r7
 8002cb0:	409c      	lsls	r4, r3
 8002cb2:	4320      	orrs	r0, r4
 8002cb4:	4680      	mov	r8, r0
 8002cb6:	4640      	mov	r0, r8
 8002cb8:	1e43      	subs	r3, r0, #1
 8002cba:	4198      	sbcs	r0, r3
 8002cbc:	4328      	orrs	r0, r5
 8002cbe:	e713      	b.n	8002ae8 <__aeabi_dsub+0x468>
 8002cc0:	2900      	cmp	r1, #0
 8002cc2:	d09d      	beq.n	8002c00 <__aeabi_dsub+0x580>
 8002cc4:	2601      	movs	r6, #1
 8002cc6:	4663      	mov	r3, ip
 8002cc8:	465c      	mov	r4, fp
 8002cca:	4690      	mov	r8, r2
 8002ccc:	401e      	ands	r6, r3
 8002cce:	e6db      	b.n	8002a88 <__aeabi_dsub+0x408>
 8002cd0:	1a17      	subs	r7, r2, r0
 8002cd2:	465b      	mov	r3, fp
 8002cd4:	42ba      	cmp	r2, r7
 8002cd6:	4192      	sbcs	r2, r2
 8002cd8:	1b1c      	subs	r4, r3, r4
 8002cda:	4252      	negs	r2, r2
 8002cdc:	1aa4      	subs	r4, r4, r2
 8002cde:	0223      	lsls	r3, r4, #8
 8002ce0:	d4c8      	bmi.n	8002c74 <__aeabi_dsub+0x5f4>
 8002ce2:	0763      	lsls	r3, r4, #29
 8002ce4:	08ff      	lsrs	r7, r7, #3
 8002ce6:	431f      	orrs	r7, r3
 8002ce8:	4666      	mov	r6, ip
 8002cea:	2301      	movs	r3, #1
 8002cec:	08e5      	lsrs	r5, r4, #3
 8002cee:	e71f      	b.n	8002b30 <__aeabi_dsub+0x4b0>
 8002cf0:	001d      	movs	r5, r3
 8002cf2:	2400      	movs	r4, #0
 8002cf4:	2700      	movs	r7, #0
 8002cf6:	e657      	b.n	80029a8 <__aeabi_dsub+0x328>
 8002cf8:	465c      	mov	r4, fp
 8002cfa:	08d0      	lsrs	r0, r2, #3
 8002cfc:	e66a      	b.n	80029d4 <__aeabi_dsub+0x354>
 8002cfe:	2b00      	cmp	r3, #0
 8002d00:	d100      	bne.n	8002d04 <__aeabi_dsub+0x684>
 8002d02:	e737      	b.n	8002b74 <__aeabi_dsub+0x4f4>
 8002d04:	4653      	mov	r3, sl
 8002d06:	08c0      	lsrs	r0, r0, #3
 8002d08:	0767      	lsls	r7, r4, #29
 8002d0a:	4307      	orrs	r7, r0
 8002d0c:	08e5      	lsrs	r5, r4, #3
 8002d0e:	2b00      	cmp	r3, #0
 8002d10:	d100      	bne.n	8002d14 <__aeabi_dsub+0x694>
 8002d12:	e5b1      	b.n	8002878 <__aeabi_dsub+0x1f8>
 8002d14:	2380      	movs	r3, #128	@ 0x80
 8002d16:	031b      	lsls	r3, r3, #12
 8002d18:	421d      	tst	r5, r3
 8002d1a:	d008      	beq.n	8002d2e <__aeabi_dsub+0x6ae>
 8002d1c:	4659      	mov	r1, fp
 8002d1e:	08c8      	lsrs	r0, r1, #3
 8002d20:	4218      	tst	r0, r3
 8002d22:	d104      	bne.n	8002d2e <__aeabi_dsub+0x6ae>
 8002d24:	08d2      	lsrs	r2, r2, #3
 8002d26:	0749      	lsls	r1, r1, #29
 8002d28:	430a      	orrs	r2, r1
 8002d2a:	0017      	movs	r7, r2
 8002d2c:	0005      	movs	r5, r0
 8002d2e:	0f7b      	lsrs	r3, r7, #29
 8002d30:	00ff      	lsls	r7, r7, #3
 8002d32:	08ff      	lsrs	r7, r7, #3
 8002d34:	075b      	lsls	r3, r3, #29
 8002d36:	431f      	orrs	r7, r3
 8002d38:	e59e      	b.n	8002878 <__aeabi_dsub+0x1f8>
 8002d3a:	08c0      	lsrs	r0, r0, #3
 8002d3c:	0763      	lsls	r3, r4, #29
 8002d3e:	4318      	orrs	r0, r3
 8002d40:	08e5      	lsrs	r5, r4, #3
 8002d42:	2900      	cmp	r1, #0
 8002d44:	d053      	beq.n	8002dee <__aeabi_dsub+0x76e>
 8002d46:	2380      	movs	r3, #128	@ 0x80
 8002d48:	031b      	lsls	r3, r3, #12
 8002d4a:	421d      	tst	r5, r3
 8002d4c:	d00a      	beq.n	8002d64 <__aeabi_dsub+0x6e4>
 8002d4e:	4659      	mov	r1, fp
 8002d50:	08cc      	lsrs	r4, r1, #3
 8002d52:	421c      	tst	r4, r3
 8002d54:	d106      	bne.n	8002d64 <__aeabi_dsub+0x6e4>
 8002d56:	2601      	movs	r6, #1
 8002d58:	4663      	mov	r3, ip
 8002d5a:	0025      	movs	r5, r4
 8002d5c:	08d0      	lsrs	r0, r2, #3
 8002d5e:	0749      	lsls	r1, r1, #29
 8002d60:	4308      	orrs	r0, r1
 8002d62:	401e      	ands	r6, r3
 8002d64:	0f47      	lsrs	r7, r0, #29
 8002d66:	00c0      	lsls	r0, r0, #3
 8002d68:	08c0      	lsrs	r0, r0, #3
 8002d6a:	077f      	lsls	r7, r7, #29
 8002d6c:	4307      	orrs	r7, r0
 8002d6e:	e583      	b.n	8002878 <__aeabi_dsub+0x1f8>
 8002d70:	1883      	adds	r3, r0, r2
 8002d72:	4293      	cmp	r3, r2
 8002d74:	4192      	sbcs	r2, r2
 8002d76:	445c      	add	r4, fp
 8002d78:	4252      	negs	r2, r2
 8002d7a:	18a5      	adds	r5, r4, r2
 8002d7c:	022a      	lsls	r2, r5, #8
 8002d7e:	d500      	bpl.n	8002d82 <__aeabi_dsub+0x702>
 8002d80:	e724      	b.n	8002bcc <__aeabi_dsub+0x54c>
 8002d82:	076f      	lsls	r7, r5, #29
 8002d84:	08db      	lsrs	r3, r3, #3
 8002d86:	431f      	orrs	r7, r3
 8002d88:	08ed      	lsrs	r5, r5, #3
 8002d8a:	2301      	movs	r3, #1
 8002d8c:	e6d0      	b.n	8002b30 <__aeabi_dsub+0x4b0>
 8002d8e:	46c0      	nop			@ (mov r8, r8)
 8002d90:	000007ff 	.word	0x000007ff
 8002d94:	000007fe 	.word	0x000007fe
 8002d98:	ff7fffff 	.word	0xff7fffff
 8002d9c:	465b      	mov	r3, fp
 8002d9e:	08d2      	lsrs	r2, r2, #3
 8002da0:	075f      	lsls	r7, r3, #29
 8002da2:	4666      	mov	r6, ip
 8002da4:	4317      	orrs	r7, r2
 8002da6:	08dd      	lsrs	r5, r3, #3
 8002da8:	e566      	b.n	8002878 <__aeabi_dsub+0x1f8>
 8002daa:	0025      	movs	r5, r4
 8002dac:	3b20      	subs	r3, #32
 8002dae:	40dd      	lsrs	r5, r3
 8002db0:	4663      	mov	r3, ip
 8002db2:	2b20      	cmp	r3, #32
 8002db4:	d005      	beq.n	8002dc2 <__aeabi_dsub+0x742>
 8002db6:	2340      	movs	r3, #64	@ 0x40
 8002db8:	4661      	mov	r1, ip
 8002dba:	1a5b      	subs	r3, r3, r1
 8002dbc:	409c      	lsls	r4, r3
 8002dbe:	4320      	orrs	r0, r4
 8002dc0:	4680      	mov	r8, r0
 8002dc2:	4647      	mov	r7, r8
 8002dc4:	1e7b      	subs	r3, r7, #1
 8002dc6:	419f      	sbcs	r7, r3
 8002dc8:	432f      	orrs	r7, r5
 8002dca:	e5a0      	b.n	800290e <__aeabi_dsub+0x28e>
 8002dcc:	2120      	movs	r1, #32
 8002dce:	2700      	movs	r7, #0
 8002dd0:	1a09      	subs	r1, r1, r0
 8002dd2:	e4d2      	b.n	800277a <__aeabi_dsub+0xfa>
 8002dd4:	2f00      	cmp	r7, #0
 8002dd6:	d100      	bne.n	8002dda <__aeabi_dsub+0x75a>
 8002dd8:	e713      	b.n	8002c02 <__aeabi_dsub+0x582>
 8002dda:	465c      	mov	r4, fp
 8002ddc:	0017      	movs	r7, r2
 8002dde:	2500      	movs	r5, #0
 8002de0:	e5f6      	b.n	80029d0 <__aeabi_dsub+0x350>
 8002de2:	08d7      	lsrs	r7, r2, #3
 8002de4:	0749      	lsls	r1, r1, #29
 8002de6:	2302      	movs	r3, #2
 8002de8:	430f      	orrs	r7, r1
 8002dea:	092d      	lsrs	r5, r5, #4
 8002dec:	e6a0      	b.n	8002b30 <__aeabi_dsub+0x4b0>
 8002dee:	0007      	movs	r7, r0
 8002df0:	e542      	b.n	8002878 <__aeabi_dsub+0x1f8>
 8002df2:	465b      	mov	r3, fp
 8002df4:	2601      	movs	r6, #1
 8002df6:	075f      	lsls	r7, r3, #29
 8002df8:	08dd      	lsrs	r5, r3, #3
 8002dfa:	4663      	mov	r3, ip
 8002dfc:	08d2      	lsrs	r2, r2, #3
 8002dfe:	4317      	orrs	r7, r2
 8002e00:	401e      	ands	r6, r3
 8002e02:	e539      	b.n	8002878 <__aeabi_dsub+0x1f8>
 8002e04:	465b      	mov	r3, fp
 8002e06:	08d2      	lsrs	r2, r2, #3
 8002e08:	075f      	lsls	r7, r3, #29
 8002e0a:	4317      	orrs	r7, r2
 8002e0c:	08dd      	lsrs	r5, r3, #3
 8002e0e:	e533      	b.n	8002878 <__aeabi_dsub+0x1f8>
 8002e10:	4a1e      	ldr	r2, [pc, #120]	@ (8002e8c <__aeabi_dsub+0x80c>)
 8002e12:	08db      	lsrs	r3, r3, #3
 8002e14:	4022      	ands	r2, r4
 8002e16:	0757      	lsls	r7, r2, #29
 8002e18:	0252      	lsls	r2, r2, #9
 8002e1a:	2501      	movs	r5, #1
 8002e1c:	431f      	orrs	r7, r3
 8002e1e:	0b14      	lsrs	r4, r2, #12
 8002e20:	e5c2      	b.n	80029a8 <__aeabi_dsub+0x328>
 8002e22:	000e      	movs	r6, r1
 8002e24:	2001      	movs	r0, #1
 8002e26:	e65f      	b.n	8002ae8 <__aeabi_dsub+0x468>
 8002e28:	2b00      	cmp	r3, #0
 8002e2a:	d00d      	beq.n	8002e48 <__aeabi_dsub+0x7c8>
 8002e2c:	464b      	mov	r3, r9
 8002e2e:	1b5b      	subs	r3, r3, r5
 8002e30:	469c      	mov	ip, r3
 8002e32:	2d00      	cmp	r5, #0
 8002e34:	d100      	bne.n	8002e38 <__aeabi_dsub+0x7b8>
 8002e36:	e548      	b.n	80028ca <__aeabi_dsub+0x24a>
 8002e38:	2701      	movs	r7, #1
 8002e3a:	2b38      	cmp	r3, #56	@ 0x38
 8002e3c:	dd00      	ble.n	8002e40 <__aeabi_dsub+0x7c0>
 8002e3e:	e566      	b.n	800290e <__aeabi_dsub+0x28e>
 8002e40:	2380      	movs	r3, #128	@ 0x80
 8002e42:	041b      	lsls	r3, r3, #16
 8002e44:	431c      	orrs	r4, r3
 8002e46:	e550      	b.n	80028ea <__aeabi_dsub+0x26a>
 8002e48:	1c6b      	adds	r3, r5, #1
 8002e4a:	4d11      	ldr	r5, [pc, #68]	@ (8002e90 <__aeabi_dsub+0x810>)
 8002e4c:	422b      	tst	r3, r5
 8002e4e:	d000      	beq.n	8002e52 <__aeabi_dsub+0x7d2>
 8002e50:	e673      	b.n	8002b3a <__aeabi_dsub+0x4ba>
 8002e52:	4659      	mov	r1, fp
 8002e54:	0023      	movs	r3, r4
 8002e56:	4311      	orrs	r1, r2
 8002e58:	468a      	mov	sl, r1
 8002e5a:	4303      	orrs	r3, r0
 8002e5c:	e600      	b.n	8002a60 <__aeabi_dsub+0x3e0>
 8002e5e:	0767      	lsls	r7, r4, #29
 8002e60:	08c0      	lsrs	r0, r0, #3
 8002e62:	2300      	movs	r3, #0
 8002e64:	4307      	orrs	r7, r0
 8002e66:	08e5      	lsrs	r5, r4, #3
 8002e68:	e662      	b.n	8002b30 <__aeabi_dsub+0x4b0>
 8002e6a:	0764      	lsls	r4, r4, #29
 8002e6c:	08ff      	lsrs	r7, r7, #3
 8002e6e:	4327      	orrs	r7, r4
 8002e70:	0905      	lsrs	r5, r0, #4
 8002e72:	e65d      	b.n	8002b30 <__aeabi_dsub+0x4b0>
 8002e74:	08d2      	lsrs	r2, r2, #3
 8002e76:	0749      	lsls	r1, r1, #29
 8002e78:	4311      	orrs	r1, r2
 8002e7a:	000f      	movs	r7, r1
 8002e7c:	2302      	movs	r3, #2
 8002e7e:	092d      	lsrs	r5, r5, #4
 8002e80:	e656      	b.n	8002b30 <__aeabi_dsub+0x4b0>
 8002e82:	0007      	movs	r7, r0
 8002e84:	e5a4      	b.n	80029d0 <__aeabi_dsub+0x350>
 8002e86:	0038      	movs	r0, r7
 8002e88:	e48f      	b.n	80027aa <__aeabi_dsub+0x12a>
 8002e8a:	46c0      	nop			@ (mov r8, r8)
 8002e8c:	ff7fffff 	.word	0xff7fffff
 8002e90:	000007fe 	.word	0x000007fe

08002e94 <__aeabi_dcmpun>:
 8002e94:	b5f0      	push	{r4, r5, r6, r7, lr}
 8002e96:	46c6      	mov	lr, r8
 8002e98:	031e      	lsls	r6, r3, #12
 8002e9a:	0b36      	lsrs	r6, r6, #12
 8002e9c:	46b0      	mov	r8, r6
 8002e9e:	4e0d      	ldr	r6, [pc, #52]	@ (8002ed4 <__aeabi_dcmpun+0x40>)
 8002ea0:	030c      	lsls	r4, r1, #12
 8002ea2:	004d      	lsls	r5, r1, #1
 8002ea4:	005f      	lsls	r7, r3, #1
 8002ea6:	b500      	push	{lr}
 8002ea8:	0b24      	lsrs	r4, r4, #12
 8002eaa:	0d6d      	lsrs	r5, r5, #21
 8002eac:	0d7f      	lsrs	r7, r7, #21
 8002eae:	42b5      	cmp	r5, r6
 8002eb0:	d00b      	beq.n	8002eca <__aeabi_dcmpun+0x36>
 8002eb2:	4908      	ldr	r1, [pc, #32]	@ (8002ed4 <__aeabi_dcmpun+0x40>)
 8002eb4:	2000      	movs	r0, #0
 8002eb6:	428f      	cmp	r7, r1
 8002eb8:	d104      	bne.n	8002ec4 <__aeabi_dcmpun+0x30>
 8002eba:	4646      	mov	r6, r8
 8002ebc:	4316      	orrs	r6, r2
 8002ebe:	0030      	movs	r0, r6
 8002ec0:	1e43      	subs	r3, r0, #1
 8002ec2:	4198      	sbcs	r0, r3
 8002ec4:	bc80      	pop	{r7}
 8002ec6:	46b8      	mov	r8, r7
 8002ec8:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8002eca:	4304      	orrs	r4, r0
 8002ecc:	2001      	movs	r0, #1
 8002ece:	2c00      	cmp	r4, #0
 8002ed0:	d1f8      	bne.n	8002ec4 <__aeabi_dcmpun+0x30>
 8002ed2:	e7ee      	b.n	8002eb2 <__aeabi_dcmpun+0x1e>
 8002ed4:	000007ff 	.word	0x000007ff

08002ed8 <__aeabi_d2iz>:
 8002ed8:	000b      	movs	r3, r1
 8002eda:	0002      	movs	r2, r0
 8002edc:	b570      	push	{r4, r5, r6, lr}
 8002ede:	4d16      	ldr	r5, [pc, #88]	@ (8002f38 <__aeabi_d2iz+0x60>)
 8002ee0:	030c      	lsls	r4, r1, #12
 8002ee2:	b082      	sub	sp, #8
 8002ee4:	0049      	lsls	r1, r1, #1
 8002ee6:	2000      	movs	r0, #0
 8002ee8:	9200      	str	r2, [sp, #0]
 8002eea:	9301      	str	r3, [sp, #4]
 8002eec:	0b24      	lsrs	r4, r4, #12
 8002eee:	0d49      	lsrs	r1, r1, #21
 8002ef0:	0fde      	lsrs	r6, r3, #31
 8002ef2:	42a9      	cmp	r1, r5
 8002ef4:	dd04      	ble.n	8002f00 <__aeabi_d2iz+0x28>
 8002ef6:	4811      	ldr	r0, [pc, #68]	@ (8002f3c <__aeabi_d2iz+0x64>)
 8002ef8:	4281      	cmp	r1, r0
 8002efa:	dd03      	ble.n	8002f04 <__aeabi_d2iz+0x2c>
 8002efc:	4b10      	ldr	r3, [pc, #64]	@ (8002f40 <__aeabi_d2iz+0x68>)
 8002efe:	18f0      	adds	r0, r6, r3
 8002f00:	b002      	add	sp, #8
 8002f02:	bd70      	pop	{r4, r5, r6, pc}
 8002f04:	2080      	movs	r0, #128	@ 0x80
 8002f06:	0340      	lsls	r0, r0, #13
 8002f08:	4320      	orrs	r0, r4
 8002f0a:	4c0e      	ldr	r4, [pc, #56]	@ (8002f44 <__aeabi_d2iz+0x6c>)
 8002f0c:	1a64      	subs	r4, r4, r1
 8002f0e:	2c1f      	cmp	r4, #31
 8002f10:	dd08      	ble.n	8002f24 <__aeabi_d2iz+0x4c>
 8002f12:	4b0d      	ldr	r3, [pc, #52]	@ (8002f48 <__aeabi_d2iz+0x70>)
 8002f14:	1a5b      	subs	r3, r3, r1
 8002f16:	40d8      	lsrs	r0, r3
 8002f18:	0003      	movs	r3, r0
 8002f1a:	4258      	negs	r0, r3
 8002f1c:	2e00      	cmp	r6, #0
 8002f1e:	d1ef      	bne.n	8002f00 <__aeabi_d2iz+0x28>
 8002f20:	0018      	movs	r0, r3
 8002f22:	e7ed      	b.n	8002f00 <__aeabi_d2iz+0x28>
 8002f24:	4b09      	ldr	r3, [pc, #36]	@ (8002f4c <__aeabi_d2iz+0x74>)
 8002f26:	9a00      	ldr	r2, [sp, #0]
 8002f28:	469c      	mov	ip, r3
 8002f2a:	0003      	movs	r3, r0
 8002f2c:	4461      	add	r1, ip
 8002f2e:	408b      	lsls	r3, r1
 8002f30:	40e2      	lsrs	r2, r4
 8002f32:	4313      	orrs	r3, r2
 8002f34:	e7f1      	b.n	8002f1a <__aeabi_d2iz+0x42>
 8002f36:	46c0      	nop			@ (mov r8, r8)
 8002f38:	000003fe 	.word	0x000003fe
 8002f3c:	0000041d 	.word	0x0000041d
 8002f40:	7fffffff 	.word	0x7fffffff
 8002f44:	00000433 	.word	0x00000433
 8002f48:	00000413 	.word	0x00000413
 8002f4c:	fffffbed 	.word	0xfffffbed

08002f50 <__aeabi_i2d>:
 8002f50:	b570      	push	{r4, r5, r6, lr}
 8002f52:	2800      	cmp	r0, #0
 8002f54:	d016      	beq.n	8002f84 <__aeabi_i2d+0x34>
 8002f56:	17c3      	asrs	r3, r0, #31
 8002f58:	18c5      	adds	r5, r0, r3
 8002f5a:	405d      	eors	r5, r3
 8002f5c:	0fc4      	lsrs	r4, r0, #31
 8002f5e:	0028      	movs	r0, r5
 8002f60:	f000 f912 	bl	8003188 <__clzsi2>
 8002f64:	4b10      	ldr	r3, [pc, #64]	@ (8002fa8 <__aeabi_i2d+0x58>)
 8002f66:	1a1b      	subs	r3, r3, r0
 8002f68:	055b      	lsls	r3, r3, #21
 8002f6a:	0d5b      	lsrs	r3, r3, #21
 8002f6c:	280a      	cmp	r0, #10
 8002f6e:	dc14      	bgt.n	8002f9a <__aeabi_i2d+0x4a>
 8002f70:	0002      	movs	r2, r0
 8002f72:	002e      	movs	r6, r5
 8002f74:	3215      	adds	r2, #21
 8002f76:	4096      	lsls	r6, r2
 8002f78:	220b      	movs	r2, #11
 8002f7a:	1a12      	subs	r2, r2, r0
 8002f7c:	40d5      	lsrs	r5, r2
 8002f7e:	032d      	lsls	r5, r5, #12
 8002f80:	0b2d      	lsrs	r5, r5, #12
 8002f82:	e003      	b.n	8002f8c <__aeabi_i2d+0x3c>
 8002f84:	2400      	movs	r4, #0
 8002f86:	2300      	movs	r3, #0
 8002f88:	2500      	movs	r5, #0
 8002f8a:	2600      	movs	r6, #0
 8002f8c:	051b      	lsls	r3, r3, #20
 8002f8e:	432b      	orrs	r3, r5
 8002f90:	07e4      	lsls	r4, r4, #31
 8002f92:	4323      	orrs	r3, r4
 8002f94:	0030      	movs	r0, r6
 8002f96:	0019      	movs	r1, r3
 8002f98:	bd70      	pop	{r4, r5, r6, pc}
 8002f9a:	380b      	subs	r0, #11
 8002f9c:	4085      	lsls	r5, r0
 8002f9e:	032d      	lsls	r5, r5, #12
 8002fa0:	2600      	movs	r6, #0
 8002fa2:	0b2d      	lsrs	r5, r5, #12
 8002fa4:	e7f2      	b.n	8002f8c <__aeabi_i2d+0x3c>
 8002fa6:	46c0      	nop			@ (mov r8, r8)
 8002fa8:	0000041e 	.word	0x0000041e

08002fac <__aeabi_ui2d>:
 8002fac:	b510      	push	{r4, lr}
 8002fae:	1e04      	subs	r4, r0, #0
 8002fb0:	d010      	beq.n	8002fd4 <__aeabi_ui2d+0x28>
 8002fb2:	f000 f8e9 	bl	8003188 <__clzsi2>
 8002fb6:	4b0e      	ldr	r3, [pc, #56]	@ (8002ff0 <__aeabi_ui2d+0x44>)
 8002fb8:	1a1b      	subs	r3, r3, r0
 8002fba:	055b      	lsls	r3, r3, #21
 8002fbc:	0d5b      	lsrs	r3, r3, #21
 8002fbe:	280a      	cmp	r0, #10
 8002fc0:	dc0f      	bgt.n	8002fe2 <__aeabi_ui2d+0x36>
 8002fc2:	220b      	movs	r2, #11
 8002fc4:	0021      	movs	r1, r4
 8002fc6:	1a12      	subs	r2, r2, r0
 8002fc8:	40d1      	lsrs	r1, r2
 8002fca:	3015      	adds	r0, #21
 8002fcc:	030a      	lsls	r2, r1, #12
 8002fce:	4084      	lsls	r4, r0
 8002fd0:	0b12      	lsrs	r2, r2, #12
 8002fd2:	e001      	b.n	8002fd8 <__aeabi_ui2d+0x2c>
 8002fd4:	2300      	movs	r3, #0
 8002fd6:	2200      	movs	r2, #0
 8002fd8:	051b      	lsls	r3, r3, #20
 8002fda:	4313      	orrs	r3, r2
 8002fdc:	0020      	movs	r0, r4
 8002fde:	0019      	movs	r1, r3
 8002fe0:	bd10      	pop	{r4, pc}
 8002fe2:	0022      	movs	r2, r4
 8002fe4:	380b      	subs	r0, #11
 8002fe6:	4082      	lsls	r2, r0
 8002fe8:	0312      	lsls	r2, r2, #12
 8002fea:	2400      	movs	r4, #0
 8002fec:	0b12      	lsrs	r2, r2, #12
 8002fee:	e7f3      	b.n	8002fd8 <__aeabi_ui2d+0x2c>
 8002ff0:	0000041e 	.word	0x0000041e

08002ff4 <__aeabi_f2d>:
 8002ff4:	b570      	push	{r4, r5, r6, lr}
 8002ff6:	0242      	lsls	r2, r0, #9
 8002ff8:	0043      	lsls	r3, r0, #1
 8002ffa:	0fc4      	lsrs	r4, r0, #31
 8002ffc:	20fe      	movs	r0, #254	@ 0xfe
 8002ffe:	0e1b      	lsrs	r3, r3, #24
 8003000:	1c59      	adds	r1, r3, #1
 8003002:	0a55      	lsrs	r5, r2, #9
 8003004:	4208      	tst	r0, r1
 8003006:	d00c      	beq.n	8003022 <__aeabi_f2d+0x2e>
 8003008:	21e0      	movs	r1, #224	@ 0xe0
 800300a:	0089      	lsls	r1, r1, #2
 800300c:	468c      	mov	ip, r1
 800300e:	076d      	lsls	r5, r5, #29
 8003010:	0b12      	lsrs	r2, r2, #12
 8003012:	4463      	add	r3, ip
 8003014:	051b      	lsls	r3, r3, #20
 8003016:	4313      	orrs	r3, r2
 8003018:	07e4      	lsls	r4, r4, #31
 800301a:	4323      	orrs	r3, r4
 800301c:	0028      	movs	r0, r5
 800301e:	0019      	movs	r1, r3
 8003020:	bd70      	pop	{r4, r5, r6, pc}
 8003022:	2b00      	cmp	r3, #0
 8003024:	d114      	bne.n	8003050 <__aeabi_f2d+0x5c>
 8003026:	2d00      	cmp	r5, #0
 8003028:	d01b      	beq.n	8003062 <__aeabi_f2d+0x6e>
 800302a:	0028      	movs	r0, r5
 800302c:	f000 f8ac 	bl	8003188 <__clzsi2>
 8003030:	280a      	cmp	r0, #10
 8003032:	dc1c      	bgt.n	800306e <__aeabi_f2d+0x7a>
 8003034:	230b      	movs	r3, #11
 8003036:	002a      	movs	r2, r5
 8003038:	1a1b      	subs	r3, r3, r0
 800303a:	40da      	lsrs	r2, r3
 800303c:	0003      	movs	r3, r0
 800303e:	3315      	adds	r3, #21
 8003040:	409d      	lsls	r5, r3
 8003042:	4b0e      	ldr	r3, [pc, #56]	@ (800307c <__aeabi_f2d+0x88>)
 8003044:	0312      	lsls	r2, r2, #12
 8003046:	1a1b      	subs	r3, r3, r0
 8003048:	055b      	lsls	r3, r3, #21
 800304a:	0b12      	lsrs	r2, r2, #12
 800304c:	0d5b      	lsrs	r3, r3, #21
 800304e:	e7e1      	b.n	8003014 <__aeabi_f2d+0x20>
 8003050:	2d00      	cmp	r5, #0
 8003052:	d009      	beq.n	8003068 <__aeabi_f2d+0x74>
 8003054:	0b13      	lsrs	r3, r2, #12
 8003056:	2280      	movs	r2, #128	@ 0x80
 8003058:	0312      	lsls	r2, r2, #12
 800305a:	431a      	orrs	r2, r3
 800305c:	076d      	lsls	r5, r5, #29
 800305e:	4b08      	ldr	r3, [pc, #32]	@ (8003080 <__aeabi_f2d+0x8c>)
 8003060:	e7d8      	b.n	8003014 <__aeabi_f2d+0x20>
 8003062:	2300      	movs	r3, #0
 8003064:	2200      	movs	r2, #0
 8003066:	e7d5      	b.n	8003014 <__aeabi_f2d+0x20>
 8003068:	2200      	movs	r2, #0
 800306a:	4b05      	ldr	r3, [pc, #20]	@ (8003080 <__aeabi_f2d+0x8c>)
 800306c:	e7d2      	b.n	8003014 <__aeabi_f2d+0x20>
 800306e:	0003      	movs	r3, r0
 8003070:	002a      	movs	r2, r5
 8003072:	3b0b      	subs	r3, #11
 8003074:	409a      	lsls	r2, r3
 8003076:	2500      	movs	r5, #0
 8003078:	e7e3      	b.n	8003042 <__aeabi_f2d+0x4e>
 800307a:	46c0      	nop			@ (mov r8, r8)
 800307c:	00000389 	.word	0x00000389
 8003080:	000007ff 	.word	0x000007ff

08003084 <__aeabi_d2f>:
 8003084:	b5f0      	push	{r4, r5, r6, r7, lr}
 8003086:	004b      	lsls	r3, r1, #1
 8003088:	030f      	lsls	r7, r1, #12
 800308a:	0d5b      	lsrs	r3, r3, #21
 800308c:	4c3a      	ldr	r4, [pc, #232]	@ (8003178 <__aeabi_d2f+0xf4>)
 800308e:	0f45      	lsrs	r5, r0, #29
 8003090:	b083      	sub	sp, #12
 8003092:	0a7f      	lsrs	r7, r7, #9
 8003094:	1c5e      	adds	r6, r3, #1
 8003096:	432f      	orrs	r7, r5
 8003098:	9000      	str	r0, [sp, #0]
 800309a:	9101      	str	r1, [sp, #4]
 800309c:	0fca      	lsrs	r2, r1, #31
 800309e:	00c5      	lsls	r5, r0, #3
 80030a0:	4226      	tst	r6, r4
 80030a2:	d00b      	beq.n	80030bc <__aeabi_d2f+0x38>
 80030a4:	4935      	ldr	r1, [pc, #212]	@ (800317c <__aeabi_d2f+0xf8>)
 80030a6:	185c      	adds	r4, r3, r1
 80030a8:	2cfe      	cmp	r4, #254	@ 0xfe
 80030aa:	dd13      	ble.n	80030d4 <__aeabi_d2f+0x50>
 80030ac:	20ff      	movs	r0, #255	@ 0xff
 80030ae:	2300      	movs	r3, #0
 80030b0:	05c0      	lsls	r0, r0, #23
 80030b2:	4318      	orrs	r0, r3
 80030b4:	07d2      	lsls	r2, r2, #31
 80030b6:	4310      	orrs	r0, r2
 80030b8:	b003      	add	sp, #12
 80030ba:	bdf0      	pop	{r4, r5, r6, r7, pc}
 80030bc:	433d      	orrs	r5, r7
 80030be:	2b00      	cmp	r3, #0
 80030c0:	d101      	bne.n	80030c6 <__aeabi_d2f+0x42>
 80030c2:	2000      	movs	r0, #0
 80030c4:	e7f4      	b.n	80030b0 <__aeabi_d2f+0x2c>
 80030c6:	2d00      	cmp	r5, #0
 80030c8:	d0f0      	beq.n	80030ac <__aeabi_d2f+0x28>
 80030ca:	2380      	movs	r3, #128	@ 0x80
 80030cc:	03db      	lsls	r3, r3, #15
 80030ce:	20ff      	movs	r0, #255	@ 0xff
 80030d0:	433b      	orrs	r3, r7
 80030d2:	e7ed      	b.n	80030b0 <__aeabi_d2f+0x2c>
 80030d4:	2c00      	cmp	r4, #0
 80030d6:	dd0c      	ble.n	80030f2 <__aeabi_d2f+0x6e>
 80030d8:	9b00      	ldr	r3, [sp, #0]
 80030da:	00ff      	lsls	r7, r7, #3
 80030dc:	019b      	lsls	r3, r3, #6
 80030de:	1e58      	subs	r0, r3, #1
 80030e0:	4183      	sbcs	r3, r0
 80030e2:	0f69      	lsrs	r1, r5, #29
 80030e4:	433b      	orrs	r3, r7
 80030e6:	430b      	orrs	r3, r1
 80030e8:	0759      	lsls	r1, r3, #29
 80030ea:	d127      	bne.n	800313c <__aeabi_d2f+0xb8>
 80030ec:	08db      	lsrs	r3, r3, #3
 80030ee:	b2e0      	uxtb	r0, r4
 80030f0:	e7de      	b.n	80030b0 <__aeabi_d2f+0x2c>
 80030f2:	0021      	movs	r1, r4
 80030f4:	3117      	adds	r1, #23
 80030f6:	db31      	blt.n	800315c <__aeabi_d2f+0xd8>
 80030f8:	2180      	movs	r1, #128	@ 0x80
 80030fa:	201e      	movs	r0, #30
 80030fc:	0409      	lsls	r1, r1, #16
 80030fe:	4339      	orrs	r1, r7
 8003100:	1b00      	subs	r0, r0, r4
 8003102:	281f      	cmp	r0, #31
 8003104:	dd2d      	ble.n	8003162 <__aeabi_d2f+0xde>
 8003106:	2602      	movs	r6, #2
 8003108:	4276      	negs	r6, r6
 800310a:	1b34      	subs	r4, r6, r4
 800310c:	000e      	movs	r6, r1
 800310e:	40e6      	lsrs	r6, r4
 8003110:	0034      	movs	r4, r6
 8003112:	2820      	cmp	r0, #32
 8003114:	d004      	beq.n	8003120 <__aeabi_d2f+0x9c>
 8003116:	481a      	ldr	r0, [pc, #104]	@ (8003180 <__aeabi_d2f+0xfc>)
 8003118:	4684      	mov	ip, r0
 800311a:	4463      	add	r3, ip
 800311c:	4099      	lsls	r1, r3
 800311e:	430d      	orrs	r5, r1
 8003120:	002b      	movs	r3, r5
 8003122:	1e59      	subs	r1, r3, #1
 8003124:	418b      	sbcs	r3, r1
 8003126:	4323      	orrs	r3, r4
 8003128:	0759      	lsls	r1, r3, #29
 800312a:	d003      	beq.n	8003134 <__aeabi_d2f+0xb0>
 800312c:	210f      	movs	r1, #15
 800312e:	4019      	ands	r1, r3
 8003130:	2904      	cmp	r1, #4
 8003132:	d10b      	bne.n	800314c <__aeabi_d2f+0xc8>
 8003134:	019b      	lsls	r3, r3, #6
 8003136:	2000      	movs	r0, #0
 8003138:	0a5b      	lsrs	r3, r3, #9
 800313a:	e7b9      	b.n	80030b0 <__aeabi_d2f+0x2c>
 800313c:	210f      	movs	r1, #15
 800313e:	4019      	ands	r1, r3
 8003140:	2904      	cmp	r1, #4
 8003142:	d104      	bne.n	800314e <__aeabi_d2f+0xca>
 8003144:	019b      	lsls	r3, r3, #6
 8003146:	0a5b      	lsrs	r3, r3, #9
 8003148:	b2e0      	uxtb	r0, r4
 800314a:	e7b1      	b.n	80030b0 <__aeabi_d2f+0x2c>
 800314c:	2400      	movs	r4, #0
 800314e:	3304      	adds	r3, #4
 8003150:	0159      	lsls	r1, r3, #5
 8003152:	d5f7      	bpl.n	8003144 <__aeabi_d2f+0xc0>
 8003154:	3401      	adds	r4, #1
 8003156:	2300      	movs	r3, #0
 8003158:	b2e0      	uxtb	r0, r4
 800315a:	e7a9      	b.n	80030b0 <__aeabi_d2f+0x2c>
 800315c:	2000      	movs	r0, #0
 800315e:	2300      	movs	r3, #0
 8003160:	e7a6      	b.n	80030b0 <__aeabi_d2f+0x2c>
 8003162:	4c08      	ldr	r4, [pc, #32]	@ (8003184 <__aeabi_d2f+0x100>)
 8003164:	191c      	adds	r4, r3, r4
 8003166:	002b      	movs	r3, r5
 8003168:	40a5      	lsls	r5, r4
 800316a:	40c3      	lsrs	r3, r0
 800316c:	40a1      	lsls	r1, r4
 800316e:	1e68      	subs	r0, r5, #1
 8003170:	4185      	sbcs	r5, r0
 8003172:	4329      	orrs	r1, r5
 8003174:	430b      	orrs	r3, r1
 8003176:	e7d7      	b.n	8003128 <__aeabi_d2f+0xa4>
 8003178:	000007fe 	.word	0x000007fe
 800317c:	fffffc80 	.word	0xfffffc80
 8003180:	fffffca2 	.word	0xfffffca2
 8003184:	fffffc82 	.word	0xfffffc82

08003188 <__clzsi2>:
 8003188:	211c      	movs	r1, #28
 800318a:	2301      	movs	r3, #1
 800318c:	041b      	lsls	r3, r3, #16
 800318e:	4298      	cmp	r0, r3
 8003190:	d301      	bcc.n	8003196 <__clzsi2+0xe>
 8003192:	0c00      	lsrs	r0, r0, #16
 8003194:	3910      	subs	r1, #16
 8003196:	0a1b      	lsrs	r3, r3, #8
 8003198:	4298      	cmp	r0, r3
 800319a:	d301      	bcc.n	80031a0 <__clzsi2+0x18>
 800319c:	0a00      	lsrs	r0, r0, #8
 800319e:	3908      	subs	r1, #8
 80031a0:	091b      	lsrs	r3, r3, #4
 80031a2:	4298      	cmp	r0, r3
 80031a4:	d301      	bcc.n	80031aa <__clzsi2+0x22>
 80031a6:	0900      	lsrs	r0, r0, #4
 80031a8:	3904      	subs	r1, #4
 80031aa:	a202      	add	r2, pc, #8	@ (adr r2, 80031b4 <__clzsi2+0x2c>)
 80031ac:	5c10      	ldrb	r0, [r2, r0]
 80031ae:	1840      	adds	r0, r0, r1
 80031b0:	4770      	bx	lr
 80031b2:	46c0      	nop			@ (mov r8, r8)
 80031b4:	02020304 	.word	0x02020304
 80031b8:	01010101 	.word	0x01010101
	...

080031c4 <_ds3231_setreg>:
/**
 * @brief Set the byte in the designated DS3231 register to value.
 * @param addr Register address to write.
 * @param val Value to set, 0 to 255.
 */
void _ds3231_setreg(uint8_t addr, uint8_t val) {
 80031c4:	b580      	push	{r7, lr}
 80031c6:	b086      	sub	sp, #24
 80031c8:	af02      	add	r7, sp, #8
 80031ca:	0002      	movs	r2, r0
 80031cc:	1dfb      	adds	r3, r7, #7
 80031ce:	701a      	strb	r2, [r3, #0]
 80031d0:	1dbb      	adds	r3, r7, #6
 80031d2:	1c0a      	adds	r2, r1, #0
 80031d4:	701a      	strb	r2, [r3, #0]
	uint8_t bytes[2] = { addr, val };
 80031d6:	210c      	movs	r1, #12
 80031d8:	187b      	adds	r3, r7, r1
 80031da:	1dfa      	adds	r2, r7, #7
 80031dc:	7812      	ldrb	r2, [r2, #0]
 80031de:	701a      	strb	r2, [r3, #0]
 80031e0:	187b      	adds	r3, r7, r1
 80031e2:	1dba      	adds	r2, r7, #6
 80031e4:	7812      	ldrb	r2, [r2, #0]
 80031e6:	705a      	strb	r2, [r3, #1]
	HAL_I2C_Master_Transmit(_ds3231_hi2c, DS3231_ADDRESS << 1, bytes, 2, DS3231_TIMEOUT);
 80031e8:	4b06      	ldr	r3, [pc, #24]	@ (8003204 <_ds3231_setreg+0x40>)
 80031ea:	6818      	ldr	r0, [r3, #0]
 80031ec:	187a      	adds	r2, r7, r1
 80031ee:	23fa      	movs	r3, #250	@ 0xfa
 80031f0:	00db      	lsls	r3, r3, #3
 80031f2:	9300      	str	r3, [sp, #0]
 80031f4:	2302      	movs	r3, #2
 80031f6:	21d0      	movs	r1, #208	@ 0xd0
 80031f8:	f003 fcaa 	bl	8006b50 <HAL_I2C_Master_Transmit>
}
 80031fc:	46c0      	nop			@ (mov r8, r8)
 80031fe:	46bd      	mov	sp, r7
 8003200:	b004      	add	sp, #16
 8003202:	bd80      	pop	{r7, pc}
 8003204:	20000000 	.word	0x20000000

08003208 <_ds3231_getreg>:
/**
 * @brief Gets the byte in the designated DS3231 register.
 * @param addr Register address to read.
 * @return Value stored in the register, 0 to 255.
 */
uint8_t _ds3231_getreg(uint8_t addr) {
 8003208:	b590      	push	{r4, r7, lr}
 800320a:	b087      	sub	sp, #28
 800320c:	af02      	add	r7, sp, #8
 800320e:	0002      	movs	r2, r0
 8003210:	1dfb      	adds	r3, r7, #7
 8003212:	701a      	strb	r2, [r3, #0]
	uint8_t val;
	HAL_I2C_Master_Transmit(_ds3231_hi2c, DS3231_ADDRESS << 1, &addr, 1, DS3231_TIMEOUT);
 8003214:	4b0d      	ldr	r3, [pc, #52]	@ (800324c <_ds3231_getreg+0x44>)
 8003216:	6818      	ldr	r0, [r3, #0]
 8003218:	1dfa      	adds	r2, r7, #7
 800321a:	23fa      	movs	r3, #250	@ 0xfa
 800321c:	00db      	lsls	r3, r3, #3
 800321e:	9300      	str	r3, [sp, #0]
 8003220:	2301      	movs	r3, #1
 8003222:	21d0      	movs	r1, #208	@ 0xd0
 8003224:	f003 fc94 	bl	8006b50 <HAL_I2C_Master_Transmit>
	HAL_I2C_Master_Receive(_ds3231_hi2c, DS3231_ADDRESS << 1, &val, 1, DS3231_TIMEOUT);
 8003228:	4b08      	ldr	r3, [pc, #32]	@ (800324c <_ds3231_getreg+0x44>)
 800322a:	6818      	ldr	r0, [r3, #0]
 800322c:	240f      	movs	r4, #15
 800322e:	193a      	adds	r2, r7, r4
 8003230:	23fa      	movs	r3, #250	@ 0xfa
 8003232:	00db      	lsls	r3, r3, #3
 8003234:	9300      	str	r3, [sp, #0]
 8003236:	2301      	movs	r3, #1
 8003238:	21d0      	movs	r1, #208	@ 0xd0
 800323a:	f003 fdb3 	bl	8006da4 <HAL_I2C_Master_Receive>
	return val;
 800323e:	193b      	adds	r3, r7, r4
 8003240:	781b      	ldrb	r3, [r3, #0]
}
 8003242:	0018      	movs	r0, r3
 8003244:	46bd      	mov	sp, r7
 8003246:	b005      	add	sp, #20
 8003248:	bd90      	pop	{r4, r7, pc}
 800324a:	46c0      	nop			@ (mov r8, r8)
 800324c:	20000000 	.word	0x20000000

08003250 <ds3231_setalarm1>:

uint8_t ds3231_setalarm1(AlarmMode mode, uint8_t date, uint8_t hour, uint8_t min, uint8_t sec) {
 8003250:	b5b0      	push	{r4, r5, r7, lr}
 8003252:	b088      	sub	sp, #32
 8003254:	af02      	add	r7, sp, #8
 8003256:	0005      	movs	r5, r0
 8003258:	000c      	movs	r4, r1
 800325a:	0010      	movs	r0, r2
 800325c:	0019      	movs	r1, r3
 800325e:	1dfb      	adds	r3, r7, #7
 8003260:	1c2a      	adds	r2, r5, #0
 8003262:	701a      	strb	r2, [r3, #0]
 8003264:	1dbb      	adds	r3, r7, #6
 8003266:	1c22      	adds	r2, r4, #0
 8003268:	701a      	strb	r2, [r3, #0]
 800326a:	1d7b      	adds	r3, r7, #5
 800326c:	1c02      	adds	r2, r0, #0
 800326e:	701a      	strb	r2, [r3, #0]
 8003270:	1d3b      	adds	r3, r7, #4
 8003272:	1c0a      	adds	r2, r1, #0
 8003274:	701a      	strb	r2, [r3, #0]
  uint8_t alarmSecond = _dec_to_bcd(sec);
 8003276:	2328      	movs	r3, #40	@ 0x28
 8003278:	18fb      	adds	r3, r7, r3
 800327a:	781b      	ldrb	r3, [r3, #0]
 800327c:	2217      	movs	r2, #23
 800327e:	18bc      	adds	r4, r7, r2
 8003280:	0018      	movs	r0, r3
 8003282:	f000 f8ed 	bl	8003460 <_dec_to_bcd>
 8003286:	0003      	movs	r3, r0
 8003288:	7023      	strb	r3, [r4, #0]
  uint8_t alarmMinute = _dec_to_bcd(min);
 800328a:	1d3b      	adds	r3, r7, #4
 800328c:	781b      	ldrb	r3, [r3, #0]
 800328e:	2216      	movs	r2, #22
 8003290:	18bc      	adds	r4, r7, r2
 8003292:	0018      	movs	r0, r3
 8003294:	f000 f8e4 	bl	8003460 <_dec_to_bcd>
 8003298:	0003      	movs	r3, r0
 800329a:	7023      	strb	r3, [r4, #0]
  uint8_t alarmHour = _dec_to_bcd(hour);
 800329c:	1d7b      	adds	r3, r7, #5
 800329e:	781b      	ldrb	r3, [r3, #0]
 80032a0:	2215      	movs	r2, #21
 80032a2:	18bc      	adds	r4, r7, r2
 80032a4:	0018      	movs	r0, r3
 80032a6:	f000 f8db 	bl	8003460 <_dec_to_bcd>
 80032aa:	0003      	movs	r3, r0
 80032ac:	7023      	strb	r3, [r4, #0]
  uint8_t alarmDate = _dec_to_bcd(date);
 80032ae:	1dbb      	adds	r3, r7, #6
 80032b0:	781b      	ldrb	r3, [r3, #0]
 80032b2:	2214      	movs	r2, #20
 80032b4:	18bc      	adds	r4, r7, r2
 80032b6:	0018      	movs	r0, r3
 80032b8:	f000 f8d2 	bl	8003460 <_dec_to_bcd>
 80032bc:	0003      	movs	r3, r0
 80032be:	7023      	strb	r3, [r4, #0]

  switch(mode) {
 80032c0:	1dfb      	adds	r3, r7, #7
 80032c2:	781b      	ldrb	r3, [r3, #0]
 80032c4:	2b04      	cmp	r3, #4
 80032c6:	d858      	bhi.n	800337a <ds3231_setalarm1+0x12a>
 80032c8:	009a      	lsls	r2, r3, #2
 80032ca:	4b54      	ldr	r3, [pc, #336]	@ (800341c <ds3231_setalarm1+0x1cc>)
 80032cc:	18d3      	adds	r3, r2, r3
 80032ce:	681b      	ldr	r3, [r3, #0]
 80032d0:	469f      	mov	pc, r3
  case ALARM_MODE_ALL_MATCHED:
	  break;
  case ALARM_MODE_HOUR_MIN_SEC_MATCHED:
	  alarmDate |= 0x80;
 80032d2:	2214      	movs	r2, #20
 80032d4:	18bb      	adds	r3, r7, r2
 80032d6:	18ba      	adds	r2, r7, r2
 80032d8:	7812      	ldrb	r2, [r2, #0]
 80032da:	2180      	movs	r1, #128	@ 0x80
 80032dc:	4249      	negs	r1, r1
 80032de:	430a      	orrs	r2, r1
 80032e0:	701a      	strb	r2, [r3, #0]
	  break;
 80032e2:	e04d      	b.n	8003380 <ds3231_setalarm1+0x130>
  case ALARM_MODE_MIN_SEC_MATCHED:
	  alarmDate |= 0x80;
 80032e4:	2214      	movs	r2, #20
 80032e6:	18bb      	adds	r3, r7, r2
 80032e8:	18ba      	adds	r2, r7, r2
 80032ea:	7812      	ldrb	r2, [r2, #0]
 80032ec:	2180      	movs	r1, #128	@ 0x80
 80032ee:	4249      	negs	r1, r1
 80032f0:	430a      	orrs	r2, r1
 80032f2:	701a      	strb	r2, [r3, #0]
	  alarmHour |= 0x80;
 80032f4:	2215      	movs	r2, #21
 80032f6:	18bb      	adds	r3, r7, r2
 80032f8:	18ba      	adds	r2, r7, r2
 80032fa:	7812      	ldrb	r2, [r2, #0]
 80032fc:	2180      	movs	r1, #128	@ 0x80
 80032fe:	4249      	negs	r1, r1
 8003300:	430a      	orrs	r2, r1
 8003302:	701a      	strb	r2, [r3, #0]
	  break;
 8003304:	e03c      	b.n	8003380 <ds3231_setalarm1+0x130>
  case ALARM_MODE_SEC_MATCHED:
	  alarmDate |= 0x80;
 8003306:	2214      	movs	r2, #20
 8003308:	18bb      	adds	r3, r7, r2
 800330a:	18ba      	adds	r2, r7, r2
 800330c:	7812      	ldrb	r2, [r2, #0]
 800330e:	2180      	movs	r1, #128	@ 0x80
 8003310:	4249      	negs	r1, r1
 8003312:	430a      	orrs	r2, r1
 8003314:	701a      	strb	r2, [r3, #0]
	  alarmHour |= 0x80;
 8003316:	2215      	movs	r2, #21
 8003318:	18bb      	adds	r3, r7, r2
 800331a:	18ba      	adds	r2, r7, r2
 800331c:	7812      	ldrb	r2, [r2, #0]
 800331e:	2180      	movs	r1, #128	@ 0x80
 8003320:	4249      	negs	r1, r1
 8003322:	430a      	orrs	r2, r1
 8003324:	701a      	strb	r2, [r3, #0]
	  alarmMinute |= 0x80;
 8003326:	2216      	movs	r2, #22
 8003328:	18bb      	adds	r3, r7, r2
 800332a:	18ba      	adds	r2, r7, r2
 800332c:	7812      	ldrb	r2, [r2, #0]
 800332e:	2180      	movs	r1, #128	@ 0x80
 8003330:	4249      	negs	r1, r1
 8003332:	430a      	orrs	r2, r1
 8003334:	701a      	strb	r2, [r3, #0]
	  break;
 8003336:	e023      	b.n	8003380 <ds3231_setalarm1+0x130>
  case ALARM_MODE_ONCE_PER_SECOND:
	  alarmDate |= 0x80;
 8003338:	2214      	movs	r2, #20
 800333a:	18bb      	adds	r3, r7, r2
 800333c:	18ba      	adds	r2, r7, r2
 800333e:	7812      	ldrb	r2, [r2, #0]
 8003340:	2180      	movs	r1, #128	@ 0x80
 8003342:	4249      	negs	r1, r1
 8003344:	430a      	orrs	r2, r1
 8003346:	701a      	strb	r2, [r3, #0]
	  alarmHour |= 0x80;
 8003348:	2215      	movs	r2, #21
 800334a:	18bb      	adds	r3, r7, r2
 800334c:	18ba      	adds	r2, r7, r2
 800334e:	7812      	ldrb	r2, [r2, #0]
 8003350:	2180      	movs	r1, #128	@ 0x80
 8003352:	4249      	negs	r1, r1
 8003354:	430a      	orrs	r2, r1
 8003356:	701a      	strb	r2, [r3, #0]
	  alarmMinute |= 0x80;
 8003358:	2216      	movs	r2, #22
 800335a:	18bb      	adds	r3, r7, r2
 800335c:	18ba      	adds	r2, r7, r2
 800335e:	7812      	ldrb	r2, [r2, #0]
 8003360:	2180      	movs	r1, #128	@ 0x80
 8003362:	4249      	negs	r1, r1
 8003364:	430a      	orrs	r2, r1
 8003366:	701a      	strb	r2, [r3, #0]
	  alarmSecond |= 0x80;
 8003368:	2217      	movs	r2, #23
 800336a:	18bb      	adds	r3, r7, r2
 800336c:	18ba      	adds	r2, r7, r2
 800336e:	7812      	ldrb	r2, [r2, #0]
 8003370:	2180      	movs	r1, #128	@ 0x80
 8003372:	4249      	negs	r1, r1
 8003374:	430a      	orrs	r2, r1
 8003376:	701a      	strb	r2, [r3, #0]
	  break;
 8003378:	e002      	b.n	8003380 <ds3231_setalarm1+0x130>
  default:
	  break;
 800337a:	46c0      	nop			@ (mov r8, r8)
 800337c:	e000      	b.n	8003380 <ds3231_setalarm1+0x130>
	  break;
 800337e:	46c0      	nop			@ (mov r8, r8)
  }

  /* Write Alarm Registers */
  uint8_t startAddr = DS3231_REG_ALARM1;
 8003380:	2013      	movs	r0, #19
 8003382:	183b      	adds	r3, r7, r0
 8003384:	2207      	movs	r2, #7
 8003386:	701a      	strb	r2, [r3, #0]
  uint8_t buffer[5] = {startAddr, alarmSecond, alarmMinute, alarmHour, alarmDate};
 8003388:	210c      	movs	r1, #12
 800338a:	187b      	adds	r3, r7, r1
 800338c:	183a      	adds	r2, r7, r0
 800338e:	7812      	ldrb	r2, [r2, #0]
 8003390:	701a      	strb	r2, [r3, #0]
 8003392:	187b      	adds	r3, r7, r1
 8003394:	2217      	movs	r2, #23
 8003396:	18ba      	adds	r2, r7, r2
 8003398:	7812      	ldrb	r2, [r2, #0]
 800339a:	705a      	strb	r2, [r3, #1]
 800339c:	187b      	adds	r3, r7, r1
 800339e:	2216      	movs	r2, #22
 80033a0:	18ba      	adds	r2, r7, r2
 80033a2:	7812      	ldrb	r2, [r2, #0]
 80033a4:	709a      	strb	r2, [r3, #2]
 80033a6:	187b      	adds	r3, r7, r1
 80033a8:	2215      	movs	r2, #21
 80033aa:	18ba      	adds	r2, r7, r2
 80033ac:	7812      	ldrb	r2, [r2, #0]
 80033ae:	70da      	strb	r2, [r3, #3]
 80033b0:	187b      	adds	r3, r7, r1
 80033b2:	2214      	movs	r2, #20
 80033b4:	18ba      	adds	r2, r7, r2
 80033b6:	7812      	ldrb	r2, [r2, #0]
 80033b8:	711a      	strb	r2, [r3, #4]
  if(HAL_I2C_Master_Transmit(_ds3231_hi2c, DS3231_ADDRESS << 1, buffer, sizeof(buffer), DS3231_TIMEOUT) != HAL_OK) return 0;
 80033ba:	4b19      	ldr	r3, [pc, #100]	@ (8003420 <ds3231_setalarm1+0x1d0>)
 80033bc:	6818      	ldr	r0, [r3, #0]
 80033be:	187a      	adds	r2, r7, r1
 80033c0:	23fa      	movs	r3, #250	@ 0xfa
 80033c2:	00db      	lsls	r3, r3, #3
 80033c4:	9300      	str	r3, [sp, #0]
 80033c6:	2305      	movs	r3, #5
 80033c8:	21d0      	movs	r1, #208	@ 0xd0
 80033ca:	f003 fbc1 	bl	8006b50 <HAL_I2C_Master_Transmit>
 80033ce:	1e03      	subs	r3, r0, #0
 80033d0:	d001      	beq.n	80033d6 <ds3231_setalarm1+0x186>
 80033d2:	2300      	movs	r3, #0
 80033d4:	e01d      	b.n	8003412 <ds3231_setalarm1+0x1c2>

  /* Enable Alarm1 at Control Register */
  uint8_t ctrlReg = 0x00;
 80033d6:	2512      	movs	r5, #18
 80033d8:	197b      	adds	r3, r7, r5
 80033da:	2200      	movs	r2, #0
 80033dc:	701a      	strb	r2, [r3, #0]
  ctrlReg = _ds3231_getreg(DS3231_REG_CONTROL);
 80033de:	197c      	adds	r4, r7, r5
 80033e0:	200e      	movs	r0, #14
 80033e2:	f7ff ff11 	bl	8003208 <_ds3231_getreg>
 80033e6:	0003      	movs	r3, r0
 80033e8:	7023      	strb	r3, [r4, #0]
  ctrlReg |= DS3231_CON_A1IE;
 80033ea:	0028      	movs	r0, r5
 80033ec:	183b      	adds	r3, r7, r0
 80033ee:	183a      	adds	r2, r7, r0
 80033f0:	7812      	ldrb	r2, [r2, #0]
 80033f2:	2101      	movs	r1, #1
 80033f4:	430a      	orrs	r2, r1
 80033f6:	701a      	strb	r2, [r3, #0]
  ctrlReg |= DS3231_CON_INTCN;
 80033f8:	183b      	adds	r3, r7, r0
 80033fa:	183a      	adds	r2, r7, r0
 80033fc:	7812      	ldrb	r2, [r2, #0]
 80033fe:	2104      	movs	r1, #4
 8003400:	430a      	orrs	r2, r1
 8003402:	701a      	strb	r2, [r3, #0]
  _ds3231_setreg(DS3231_REG_CONTROL, ctrlReg);
 8003404:	183b      	adds	r3, r7, r0
 8003406:	781b      	ldrb	r3, [r3, #0]
 8003408:	0019      	movs	r1, r3
 800340a:	200e      	movs	r0, #14
 800340c:	f7ff feda 	bl	80031c4 <_ds3231_setreg>

  return 1;
 8003410:	2301      	movs	r3, #1
}
 8003412:	0018      	movs	r0, r3
 8003414:	46bd      	mov	sp, r7
 8003416:	b006      	add	sp, #24
 8003418:	bdb0      	pop	{r4, r5, r7, pc}
 800341a:	46c0      	nop			@ (mov r8, r8)
 800341c:	0800e2e0 	.word	0x0800e2e0
 8003420:	20000000 	.word	0x20000000

08003424 <ds3231_clearflagalarm1>:
  _ds3231_setreg(DS3231_REG_STATUS, statusReg);

  return 1;
}

void ds3231_clearflagalarm1() {
 8003424:	b590      	push	{r4, r7, lr}
 8003426:	b083      	sub	sp, #12
 8003428:	af00      	add	r7, sp, #0
  /* Clear Status Register */
  uint8_t statusReg = _ds3231_getreg(DS3231_REG_STATUS);
 800342a:	1dfc      	adds	r4, r7, #7
 800342c:	200f      	movs	r0, #15
 800342e:	f7ff feeb 	bl	8003208 <_ds3231_getreg>
 8003432:	0003      	movs	r3, r0
 8003434:	7023      	strb	r3, [r4, #0]
  if(statusReg & DS3231_STA_A1F) {
 8003436:	1dfb      	adds	r3, r7, #7
 8003438:	781b      	ldrb	r3, [r3, #0]
 800343a:	2201      	movs	r2, #1
 800343c:	4013      	ands	r3, r2
 800343e:	d00b      	beq.n	8003458 <ds3231_clearflagalarm1+0x34>
	  statusReg &= ~DS3231_STA_A1F;
 8003440:	1dfb      	adds	r3, r7, #7
 8003442:	1dfa      	adds	r2, r7, #7
 8003444:	7812      	ldrb	r2, [r2, #0]
 8003446:	2101      	movs	r1, #1
 8003448:	438a      	bics	r2, r1
 800344a:	701a      	strb	r2, [r3, #0]
	  _ds3231_setreg(DS3231_REG_STATUS, statusReg);
 800344c:	1dfb      	adds	r3, r7, #7
 800344e:	781b      	ldrb	r3, [r3, #0]
 8003450:	0019      	movs	r1, r3
 8003452:	200f      	movs	r0, #15
 8003454:	f7ff feb6 	bl	80031c4 <_ds3231_setreg>
  }
}
 8003458:	46c0      	nop			@ (mov r8, r8)
 800345a:	46bd      	mov	sp, r7
 800345c:	b003      	add	sp, #12
 800345e:	bd90      	pop	{r4, r7, pc}

08003460 <_dec_to_bcd>:
/**
 * @brief Encodes a decimal number to binaty-coded decimal for storage in registers.
 * @param dec Decimal number to encode.
 * @return Encoded binary-coded decimal value.
 */
uint8_t _dec_to_bcd(int val) {
 8003460:	b590      	push	{r4, r7, lr}
 8003462:	b083      	sub	sp, #12
 8003464:	af00      	add	r7, sp, #0
 8003466:	6078      	str	r0, [r7, #4]
	return (uint8_t)((val/10*16) + (val%10) );
 8003468:	687b      	ldr	r3, [r7, #4]
 800346a:	210a      	movs	r1, #10
 800346c:	0018      	movs	r0, r3
 800346e:	f7fc feed 	bl	800024c <__divsi3>
 8003472:	0003      	movs	r3, r0
 8003474:	b2db      	uxtb	r3, r3
 8003476:	011b      	lsls	r3, r3, #4
 8003478:	b2dc      	uxtb	r4, r3
 800347a:	687b      	ldr	r3, [r7, #4]
 800347c:	210a      	movs	r1, #10
 800347e:	0018      	movs	r0, r3
 8003480:	f7fc ffca 	bl	8000418 <__aeabi_idivmod>
 8003484:	000b      	movs	r3, r1
 8003486:	b2db      	uxtb	r3, r3
 8003488:	18e3      	adds	r3, r4, r3
 800348a:	b2db      	uxtb	r3, r3
}
 800348c:	0018      	movs	r0, r3
 800348e:	46bd      	mov	sp, r7
 8003490:	b003      	add	sp, #12
 8003492:	bd90      	pop	{r4, r7, pc}

08003494 <led_blink>:
uint8_t btn1_stat;
uint8_t btn2_stat;
uint8_t btn3_stat;
uint8_t led_blink_flag;

void led_blink() {
 8003494:	b580      	push	{r7, lr}
 8003496:	af00      	add	r7, sp, #0
	LED_ON();
 8003498:	4b05      	ldr	r3, [pc, #20]	@ (80034b0 <led_blink+0x1c>)
 800349a:	2201      	movs	r2, #1
 800349c:	2102      	movs	r1, #2
 800349e:	0018      	movs	r0, r3
 80034a0:	f003 fa5f 	bl	8006962 <HAL_GPIO_WritePin>
	led_blink_flag = 1;
 80034a4:	4b03      	ldr	r3, [pc, #12]	@ (80034b4 <led_blink+0x20>)
 80034a6:	2201      	movs	r2, #1
 80034a8:	701a      	strb	r2, [r3, #0]
}
 80034aa:	46c0      	nop			@ (mov r8, r8)
 80034ac:	46bd      	mov	sp, r7
 80034ae:	bd80      	pop	{r7, pc}
 80034b0:	50001400 	.word	0x50001400
 80034b4:	200004cc 	.word	0x200004cc

080034b8 <HAL_ADC_ConvCpltCallback>:
	CUR,
	TEMP,
} adc_param;

uint8_t period = 0;
void HAL_ADC_ConvCpltCallback(ADC_HandleTypeDef *hadc) {
 80034b8:	b5b0      	push	{r4, r5, r7, lr}
 80034ba:	b084      	sub	sp, #16
 80034bc:	af00      	add	r7, sp, #0
 80034be:	6078      	str	r0, [r7, #4]
	static uint32_t adc_avg[ADC_CHANNEL_COUNT] = {};
	static uint16_t sample_count = 0;
	if(sample_count >= ADC_SAMPLE_COUNT) {
 80034c0:	4b40      	ldr	r3, [pc, #256]	@ (80035c4 <HAL_ADC_ConvCpltCallback+0x10c>)
 80034c2:	881a      	ldrh	r2, [r3, #0]
 80034c4:	23fa      	movs	r3, #250	@ 0xfa
 80034c6:	005b      	lsls	r3, r3, #1
 80034c8:	429a      	cmp	r2, r3
 80034ca:	d34f      	bcc.n	800356c <HAL_ADC_ConvCpltCallback+0xb4>
		for(uint8_t i = 0; i < ADC_CHANNEL_COUNT; i++) {
 80034cc:	230f      	movs	r3, #15
 80034ce:	18fb      	adds	r3, r7, r3
 80034d0:	2200      	movs	r2, #0
 80034d2:	701a      	strb	r2, [r3, #0]
 80034d4:	e041      	b.n	800355a <HAL_ADC_ConvCpltCallback+0xa2>
			adc_avg[i] = adc_avg[i] / ADC_SAMPLE_COUNT;
 80034d6:	250f      	movs	r5, #15
 80034d8:	197b      	adds	r3, r7, r5
 80034da:	781a      	ldrb	r2, [r3, #0]
 80034dc:	4b3a      	ldr	r3, [pc, #232]	@ (80035c8 <HAL_ADC_ConvCpltCallback+0x110>)
 80034de:	0092      	lsls	r2, r2, #2
 80034e0:	58d2      	ldr	r2, [r2, r3]
 80034e2:	197b      	adds	r3, r7, r5
 80034e4:	781c      	ldrb	r4, [r3, #0]
 80034e6:	23fa      	movs	r3, #250	@ 0xfa
 80034e8:	0059      	lsls	r1, r3, #1
 80034ea:	0010      	movs	r0, r2
 80034ec:	f7fc fe24 	bl	8000138 <__udivsi3>
 80034f0:	0003      	movs	r3, r0
 80034f2:	0019      	movs	r1, r3
 80034f4:	4b34      	ldr	r3, [pc, #208]	@ (80035c8 <HAL_ADC_ConvCpltCallback+0x110>)
 80034f6:	00a2      	lsls	r2, r4, #2
 80034f8:	50d1      	str	r1, [r2, r3]
			if(adc_avg[i] < 200) adc_avg[i] = 0;
 80034fa:	197b      	adds	r3, r7, r5
 80034fc:	781a      	ldrb	r2, [r3, #0]
 80034fe:	4b32      	ldr	r3, [pc, #200]	@ (80035c8 <HAL_ADC_ConvCpltCallback+0x110>)
 8003500:	0092      	lsls	r2, r2, #2
 8003502:	58d3      	ldr	r3, [r2, r3]
 8003504:	2bc7      	cmp	r3, #199	@ 0xc7
 8003506:	d805      	bhi.n	8003514 <HAL_ADC_ConvCpltCallback+0x5c>
 8003508:	197b      	adds	r3, r7, r5
 800350a:	781a      	ldrb	r2, [r3, #0]
 800350c:	4b2e      	ldr	r3, [pc, #184]	@ (80035c8 <HAL_ADC_ConvCpltCallback+0x110>)
 800350e:	0092      	lsls	r2, r2, #2
 8003510:	2100      	movs	r1, #0
 8003512:	50d1      	str	r1, [r2, r3]
			adc_arr[i] = (float)adc_avg[i] * adc_conv_fact[i];
 8003514:	250f      	movs	r5, #15
 8003516:	197b      	adds	r3, r7, r5
 8003518:	781a      	ldrb	r2, [r3, #0]
 800351a:	4b2b      	ldr	r3, [pc, #172]	@ (80035c8 <HAL_ADC_ConvCpltCallback+0x110>)
 800351c:	0092      	lsls	r2, r2, #2
 800351e:	58d3      	ldr	r3, [r2, r3]
 8003520:	0018      	movs	r0, r3
 8003522:	f7fd fd81 	bl	8001028 <__aeabi_ui2f>
 8003526:	197b      	adds	r3, r7, r5
 8003528:	781a      	ldrb	r2, [r3, #0]
 800352a:	4b28      	ldr	r3, [pc, #160]	@ (80035cc <HAL_ADC_ConvCpltCallback+0x114>)
 800352c:	0092      	lsls	r2, r2, #2
 800352e:	58d2      	ldr	r2, [r2, r3]
 8003530:	197b      	adds	r3, r7, r5
 8003532:	781c      	ldrb	r4, [r3, #0]
 8003534:	1c11      	adds	r1, r2, #0
 8003536:	f7fd fbad 	bl	8000c94 <__aeabi_fmul>
 800353a:	1c03      	adds	r3, r0, #0
 800353c:	1c19      	adds	r1, r3, #0
 800353e:	4b24      	ldr	r3, [pc, #144]	@ (80035d0 <HAL_ADC_ConvCpltCallback+0x118>)
 8003540:	00a2      	lsls	r2, r4, #2
 8003542:	50d1      	str	r1, [r2, r3]
			adc_avg[i] = 0;
 8003544:	197b      	adds	r3, r7, r5
 8003546:	781a      	ldrb	r2, [r3, #0]
 8003548:	4b1f      	ldr	r3, [pc, #124]	@ (80035c8 <HAL_ADC_ConvCpltCallback+0x110>)
 800354a:	0092      	lsls	r2, r2, #2
 800354c:	2100      	movs	r1, #0
 800354e:	50d1      	str	r1, [r2, r3]
		for(uint8_t i = 0; i < ADC_CHANNEL_COUNT; i++) {
 8003550:	197b      	adds	r3, r7, r5
 8003552:	781a      	ldrb	r2, [r3, #0]
 8003554:	197b      	adds	r3, r7, r5
 8003556:	3201      	adds	r2, #1
 8003558:	701a      	strb	r2, [r3, #0]
 800355a:	230f      	movs	r3, #15
 800355c:	18fb      	adds	r3, r7, r3
 800355e:	781b      	ldrb	r3, [r3, #0]
 8003560:	2b02      	cmp	r3, #2
 8003562:	d9b8      	bls.n	80034d6 <HAL_ADC_ConvCpltCallback+0x1e>
		}
		sample_count = 0;
 8003564:	4b17      	ldr	r3, [pc, #92]	@ (80035c4 <HAL_ADC_ConvCpltCallback+0x10c>)
 8003566:	2200      	movs	r2, #0
 8003568:	801a      	strh	r2, [r3, #0]
		for(uint8_t i = 0; i < ADC_CHANNEL_COUNT; i++) {
			adc_avg[i] += adc_raw[i];
		}
		sample_count++;
	}
}
 800356a:	e026      	b.n	80035ba <HAL_ADC_ConvCpltCallback+0x102>
		for(uint8_t i = 0; i < ADC_CHANNEL_COUNT; i++) {
 800356c:	230e      	movs	r3, #14
 800356e:	18fb      	adds	r3, r7, r3
 8003570:	2200      	movs	r2, #0
 8003572:	701a      	strb	r2, [r3, #0]
 8003574:	e016      	b.n	80035a4 <HAL_ADC_ConvCpltCallback+0xec>
			adc_avg[i] += adc_raw[i];
 8003576:	200e      	movs	r0, #14
 8003578:	183b      	adds	r3, r7, r0
 800357a:	781a      	ldrb	r2, [r3, #0]
 800357c:	4b12      	ldr	r3, [pc, #72]	@ (80035c8 <HAL_ADC_ConvCpltCallback+0x110>)
 800357e:	0092      	lsls	r2, r2, #2
 8003580:	58d3      	ldr	r3, [r2, r3]
 8003582:	183a      	adds	r2, r7, r0
 8003584:	7811      	ldrb	r1, [r2, #0]
 8003586:	4a13      	ldr	r2, [pc, #76]	@ (80035d4 <HAL_ADC_ConvCpltCallback+0x11c>)
 8003588:	0049      	lsls	r1, r1, #1
 800358a:	5a8a      	ldrh	r2, [r1, r2]
 800358c:	0011      	movs	r1, r2
 800358e:	183a      	adds	r2, r7, r0
 8003590:	7812      	ldrb	r2, [r2, #0]
 8003592:	1859      	adds	r1, r3, r1
 8003594:	4b0c      	ldr	r3, [pc, #48]	@ (80035c8 <HAL_ADC_ConvCpltCallback+0x110>)
 8003596:	0092      	lsls	r2, r2, #2
 8003598:	50d1      	str	r1, [r2, r3]
		for(uint8_t i = 0; i < ADC_CHANNEL_COUNT; i++) {
 800359a:	183b      	adds	r3, r7, r0
 800359c:	781a      	ldrb	r2, [r3, #0]
 800359e:	183b      	adds	r3, r7, r0
 80035a0:	3201      	adds	r2, #1
 80035a2:	701a      	strb	r2, [r3, #0]
 80035a4:	230e      	movs	r3, #14
 80035a6:	18fb      	adds	r3, r7, r3
 80035a8:	781b      	ldrb	r3, [r3, #0]
 80035aa:	2b02      	cmp	r3, #2
 80035ac:	d9e3      	bls.n	8003576 <HAL_ADC_ConvCpltCallback+0xbe>
		sample_count++;
 80035ae:	4b05      	ldr	r3, [pc, #20]	@ (80035c4 <HAL_ADC_ConvCpltCallback+0x10c>)
 80035b0:	881b      	ldrh	r3, [r3, #0]
 80035b2:	3301      	adds	r3, #1
 80035b4:	b29a      	uxth	r2, r3
 80035b6:	4b03      	ldr	r3, [pc, #12]	@ (80035c4 <HAL_ADC_ConvCpltCallback+0x10c>)
 80035b8:	801a      	strh	r2, [r3, #0]
}
 80035ba:	46c0      	nop			@ (mov r8, r8)
 80035bc:	46bd      	mov	sp, r7
 80035be:	b004      	add	sp, #16
 80035c0:	bdb0      	pop	{r4, r5, r7, pc}
 80035c2:	46c0      	nop			@ (mov r8, r8)
 80035c4:	2000059a 	.word	0x2000059a
 80035c8:	2000059c 	.word	0x2000059c
 80035cc:	20000004 	.word	0x20000004
 80035d0:	200004e0 	.word	0x200004e0
 80035d4:	200004ec 	.word	0x200004ec

080035d8 <HAL_GPIO_EXTI_Falling_Callback>:
uint8_t vi_update_flag;
/*###*/
#define EEPROM_KWH_MEM_ADDR		0xA


void HAL_GPIO_EXTI_Falling_Callback(uint16_t pin) {
 80035d8:	b580      	push	{r7, lr}
 80035da:	b082      	sub	sp, #8
 80035dc:	af00      	add	r7, sp, #0
 80035de:	0002      	movs	r2, r0
 80035e0:	1dbb      	adds	r3, r7, #6
 80035e2:	801a      	strh	r2, [r3, #0]
	// TODO pin check
	if(pin == GPIO_PIN_4) {
 80035e4:	1dbb      	adds	r3, r7, #6
 80035e6:	881b      	ldrh	r3, [r3, #0]
 80035e8:	2b10      	cmp	r3, #16
 80035ea:	d112      	bne.n	8003612 <HAL_GPIO_EXTI_Falling_Callback+0x3a>
		/* zero crossing detection */
//		lastime = TIM16->CNT;
		triac_timer = 0;
 80035ec:	4b0e      	ldr	r3, [pc, #56]	@ (8003628 <HAL_GPIO_EXTI_Falling_Callback+0x50>)
 80035ee:	2200      	movs	r2, #0
 80035f0:	601a      	str	r2, [r3, #0]
		triac_timer_flag = 1; /* allow the timer to run */
 80035f2:	4b0e      	ldr	r3, [pc, #56]	@ (800362c <HAL_GPIO_EXTI_Falling_Callback+0x54>)
 80035f4:	2201      	movs	r2, #1
 80035f6:	701a      	strb	r2, [r3, #0]
		/* keep the TRIACs low before triggering */
		TRIAC1_SET(0); /* trigger delay */
 80035f8:	4b0d      	ldr	r3, [pc, #52]	@ (8003630 <HAL_GPIO_EXTI_Falling_Callback+0x58>)
 80035fa:	2200      	movs	r2, #0
 80035fc:	2101      	movs	r1, #1
 80035fe:	0018      	movs	r0, r3
 8003600:	f003 f9af 	bl	8006962 <HAL_GPIO_WritePin>
		TRIAC2_SET(0);
 8003604:	2380      	movs	r3, #128	@ 0x80
 8003606:	019b      	lsls	r3, r3, #6
 8003608:	480a      	ldr	r0, [pc, #40]	@ (8003634 <HAL_GPIO_EXTI_Falling_Callback+0x5c>)
 800360a:	2200      	movs	r2, #0
 800360c:	0019      	movs	r1, r3
 800360e:	f003 f9a8 	bl	8006962 <HAL_GPIO_WritePin>
	}
	if(pin == GPIO_PIN_6) {
 8003612:	1dbb      	adds	r3, r7, #6
 8003614:	881b      	ldrh	r3, [r3, #0]
 8003616:	2b40      	cmp	r3, #64	@ 0x40
 8003618:	d102      	bne.n	8003620 <HAL_GPIO_EXTI_Falling_Callback+0x48>
		/* RTC interrupt */
		/*###*/
		kwh_update_flag = 1;
 800361a:	4b07      	ldr	r3, [pc, #28]	@ (8003638 <HAL_GPIO_EXTI_Falling_Callback+0x60>)
 800361c:	2201      	movs	r2, #1
 800361e:	701a      	strb	r2, [r3, #0]
		/*###*/
	}
}
 8003620:	46c0      	nop			@ (mov r8, r8)
 8003622:	46bd      	mov	sp, r7
 8003624:	b002      	add	sp, #8
 8003626:	bd80      	pop	{r7, pc}
 8003628:	200004fc 	.word	0x200004fc
 800362c:	200004f9 	.word	0x200004f9
 8003630:	50001400 	.word	0x50001400
 8003634:	50000800 	.word	0x50000800
 8003638:	20000506 	.word	0x20000506

0800363c <gsm_cmd>:
/* Util funcs */
// Check if target string exists in buffer
uint8_t find_string_in_buffer(const char* buffer, const char* target) {
}

uint8_t gsm_cmd(char *cmd, char *op_check, uint16_t wtime) {
 800363c:	b5b0      	push	{r4, r5, r7, lr}
 800363e:	4c20      	ldr	r4, [pc, #128]	@ (80036c0 <gsm_cmd+0x84>)
 8003640:	44a5      	add	sp, r4
 8003642:	af00      	add	r7, sp, #0
 8003644:	60f8      	str	r0, [r7, #12]
 8003646:	60b9      	str	r1, [r7, #8]
 8003648:	4b1e      	ldr	r3, [pc, #120]	@ (80036c4 <gsm_cmd+0x88>)
 800364a:	2582      	movs	r5, #130	@ 0x82
 800364c:	00ad      	lsls	r5, r5, #2
 800364e:	195b      	adds	r3, r3, r5
 8003650:	19db      	adds	r3, r3, r7
 8003652:	801a      	strh	r2, [r3, #0]
	char cmd_string[500];
	memset(cmd_string, 0, 20);
 8003654:	2414      	movs	r4, #20
 8003656:	193b      	adds	r3, r7, r4
 8003658:	2214      	movs	r2, #20
 800365a:	2100      	movs	r1, #0
 800365c:	0018      	movs	r0, r3
 800365e:	f008 fb93 	bl	800bd88 <memset>
	sprintf(cmd_string, "%s%s", cmd, "\r\n" );
 8003662:	4b19      	ldr	r3, [pc, #100]	@ (80036c8 <gsm_cmd+0x8c>)
 8003664:	68fa      	ldr	r2, [r7, #12]
 8003666:	4919      	ldr	r1, [pc, #100]	@ (80036cc <gsm_cmd+0x90>)
 8003668:	1938      	adds	r0, r7, r4
 800366a:	f008 fb1f 	bl	800bcac <siprintf>
	gsm_tx_busy = 1;
 800366e:	4b18      	ldr	r3, [pc, #96]	@ (80036d0 <gsm_cmd+0x94>)
 8003670:	2201      	movs	r2, #1
 8003672:	701a      	strb	r2, [r3, #0]
	gsm_rx_timeout = wtime * 10;
 8003674:	4b13      	ldr	r3, [pc, #76]	@ (80036c4 <gsm_cmd+0x88>)
 8003676:	195b      	adds	r3, r3, r5
 8003678:	19db      	adds	r3, r3, r7
 800367a:	881b      	ldrh	r3, [r3, #0]
 800367c:	1c1a      	adds	r2, r3, #0
 800367e:	0092      	lsls	r2, r2, #2
 8003680:	18d3      	adds	r3, r2, r3
 8003682:	18db      	adds	r3, r3, r3
 8003684:	b29a      	uxth	r2, r3
 8003686:	4b13      	ldr	r3, [pc, #76]	@ (80036d4 <gsm_cmd+0x98>)
 8003688:	801a      	strh	r2, [r3, #0]
	strcpy(gsm_match_resp, op_check);
 800368a:	68ba      	ldr	r2, [r7, #8]
 800368c:	4b12      	ldr	r3, [pc, #72]	@ (80036d8 <gsm_cmd+0x9c>)
 800368e:	0011      	movs	r1, r2
 8003690:	0018      	movs	r0, r3
 8003692:	f008 fc16 	bl	800bec2 <strcpy>
	gsm_status = GSM_WAIT;
 8003696:	4b11      	ldr	r3, [pc, #68]	@ (80036dc <gsm_cmd+0xa0>)
 8003698:	2202      	movs	r2, #2
 800369a:	701a      	strb	r2, [r3, #0]
	return HAL_UART_Transmit_DMA(&huart3, (uint8_t *)cmd_string, strlen(cmd_string));
 800369c:	193b      	adds	r3, r7, r4
 800369e:	0018      	movs	r0, r3
 80036a0:	f7fc fd2e 	bl	8000100 <strlen>
 80036a4:	0003      	movs	r3, r0
 80036a6:	b29a      	uxth	r2, r3
 80036a8:	1939      	adds	r1, r7, r4
 80036aa:	4b0d      	ldr	r3, [pc, #52]	@ (80036e0 <gsm_cmd+0xa4>)
 80036ac:	0018      	movs	r0, r3
 80036ae:	f006 feaf 	bl	800a410 <HAL_UART_Transmit_DMA>
 80036b2:	0003      	movs	r3, r0
}
 80036b4:	0018      	movs	r0, r3
 80036b6:	46bd      	mov	sp, r7
 80036b8:	2382      	movs	r3, #130	@ 0x82
 80036ba:	009b      	lsls	r3, r3, #2
 80036bc:	449d      	add	sp, r3
 80036be:	bdb0      	pop	{r4, r5, r7, pc}
 80036c0:	fffffdf8 	.word	0xfffffdf8
 80036c4:	fffffdfe 	.word	0xfffffdfe
 80036c8:	0800e098 	.word	0x0800e098
 80036cc:	0800e09c 	.word	0x0800e09c
 80036d0:	20000514 	.word	0x20000514
 80036d4:	2000051a 	.word	0x2000051a
 80036d8:	20000584 	.word	0x20000584
 80036dc:	20000516 	.word	0x20000516
 80036e0:	2000042c 	.word	0x2000042c

080036e4 <gsm_is_valid_resp>:

uint8_t gsm_is_valid_resp() {
 80036e4:	b580      	push	{r7, lr}
 80036e6:	af00      	add	r7, sp, #0
    return strstr(gsm_rx_buffer, gsm_match_resp) != NULL;
 80036e8:	4a06      	ldr	r2, [pc, #24]	@ (8003704 <gsm_is_valid_resp+0x20>)
 80036ea:	4b07      	ldr	r3, [pc, #28]	@ (8003708 <gsm_is_valid_resp+0x24>)
 80036ec:	0011      	movs	r1, r2
 80036ee:	0018      	movs	r0, r3
 80036f0:	f008 fb52 	bl	800bd98 <strstr>
 80036f4:	0003      	movs	r3, r0
 80036f6:	1e5a      	subs	r2, r3, #1
 80036f8:	4193      	sbcs	r3, r2
 80036fa:	b2db      	uxtb	r3, r3
}
 80036fc:	0018      	movs	r0, r3
 80036fe:	46bd      	mov	sp, r7
 8003700:	bd80      	pop	{r7, pc}
 8003702:	46c0      	nop			@ (mov r8, r8)
 8003704:	20000584 	.word	0x20000584
 8003708:	20000520 	.word	0x20000520

0800370c <HAL_UART_TxCpltCallback>:

void HAL_UART_TxCpltCallback(UART_HandleTypeDef *huart) {
 800370c:	b580      	push	{r7, lr}
 800370e:	b082      	sub	sp, #8
 8003710:	af00      	add	r7, sp, #0
 8003712:	6078      	str	r0, [r7, #4]
	if(huart->Instance == USART3) {
 8003714:	687b      	ldr	r3, [r7, #4]
 8003716:	681b      	ldr	r3, [r3, #0]
 8003718:	4a0d      	ldr	r2, [pc, #52]	@ (8003750 <HAL_UART_TxCpltCallback+0x44>)
 800371a:	4293      	cmp	r3, r2
 800371c:	d114      	bne.n	8003748 <HAL_UART_TxCpltCallback+0x3c>
		gsm_tx_busy = 0;
 800371e:	4b0d      	ldr	r3, [pc, #52]	@ (8003754 <HAL_UART_TxCpltCallback+0x48>)
 8003720:	2200      	movs	r2, #0
 8003722:	701a      	strb	r2, [r3, #0]
		gsm_rx_busy = 1;
 8003724:	4b0c      	ldr	r3, [pc, #48]	@ (8003758 <HAL_UART_TxCpltCallback+0x4c>)
 8003726:	2201      	movs	r2, #1
 8003728:	701a      	strb	r2, [r3, #0]
		memset(gsm_rx_buffer, 0, GSM_RX_BUFFER_SIZE);
 800372a:	4b0c      	ldr	r3, [pc, #48]	@ (800375c <HAL_UART_TxCpltCallback+0x50>)
 800372c:	2264      	movs	r2, #100	@ 0x64
 800372e:	2100      	movs	r1, #0
 8003730:	0018      	movs	r0, r3
 8003732:	f008 fb29 	bl	800bd88 <memset>
		HAL_UART_Receive_DMA(huart, gsm_rx_buffer, GSM_RX_BUFFER_SIZE);
 8003736:	4909      	ldr	r1, [pc, #36]	@ (800375c <HAL_UART_TxCpltCallback+0x50>)
 8003738:	687b      	ldr	r3, [r7, #4]
 800373a:	2264      	movs	r2, #100	@ 0x64
 800373c:	0018      	movs	r0, r3
 800373e:	f006 fef9 	bl	800a534 <HAL_UART_Receive_DMA>
		gsm_rx_flag = 1;
 8003742:	4b07      	ldr	r3, [pc, #28]	@ (8003760 <HAL_UART_TxCpltCallback+0x54>)
 8003744:	2201      	movs	r2, #1
 8003746:	701a      	strb	r2, [r3, #0]
	}
}
 8003748:	46c0      	nop			@ (mov r8, r8)
 800374a:	46bd      	mov	sp, r7
 800374c:	b002      	add	sp, #8
 800374e:	bd80      	pop	{r7, pc}
 8003750:	40004800 	.word	0x40004800
 8003754:	20000514 	.word	0x20000514
 8003758:	20000515 	.word	0x20000515
 800375c:	20000520 	.word	0x20000520
 8003760:	2000051d 	.word	0x2000051d

08003764 <HAL_TIM_PeriodElapsedCallback>:


void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef* htim) {
 8003764:	b580      	push	{r7, lr}
 8003766:	b084      	sub	sp, #16
 8003768:	af00      	add	r7, sp, #0
 800376a:	6078      	str	r0, [r7, #4]
	if(htim->Instance == TIM16) {
 800376c:	687b      	ldr	r3, [r7, #4]
 800376e:	681b      	ldr	r3, [r3, #0]
 8003770:	4a8a      	ldr	r2, [pc, #552]	@ (800399c <HAL_TIM_PeriodElapsedCallback+0x238>)
 8003772:	4293      	cmp	r3, r2
 8003774:	d000      	beq.n	8003778 <HAL_TIM_PeriodElapsedCallback+0x14>
 8003776:	e10c      	b.n	8003992 <HAL_TIM_PeriodElapsedCallback+0x22e>
		if(ms > 10000) {
 8003778:	4b89      	ldr	r3, [pc, #548]	@ (80039a0 <HAL_TIM_PeriodElapsedCallback+0x23c>)
 800377a:	681b      	ldr	r3, [r3, #0]
 800377c:	4a89      	ldr	r2, [pc, #548]	@ (80039a4 <HAL_TIM_PeriodElapsedCallback+0x240>)
 800377e:	4293      	cmp	r3, r2
 8003780:	d927      	bls.n	80037d2 <HAL_TIM_PeriodElapsedCallback+0x6e>
			if(sec > 60) {
 8003782:	4b89      	ldr	r3, [pc, #548]	@ (80039a8 <HAL_TIM_PeriodElapsedCallback+0x244>)
 8003784:	781b      	ldrb	r3, [r3, #0]
 8003786:	2b3c      	cmp	r3, #60	@ 0x3c
 8003788:	d916      	bls.n	80037b8 <HAL_TIM_PeriodElapsedCallback+0x54>
				if(min > 60) {
 800378a:	4b88      	ldr	r3, [pc, #544]	@ (80039ac <HAL_TIM_PeriodElapsedCallback+0x248>)
 800378c:	681b      	ldr	r3, [r3, #0]
 800378e:	2b3c      	cmp	r3, #60	@ 0x3c
 8003790:	d909      	bls.n	80037a6 <HAL_TIM_PeriodElapsedCallback+0x42>
					min = 0;
 8003792:	4b86      	ldr	r3, [pc, #536]	@ (80039ac <HAL_TIM_PeriodElapsedCallback+0x248>)
 8003794:	2200      	movs	r2, #0
 8003796:	601a      	str	r2, [r3, #0]
					hr++;
 8003798:	4b85      	ldr	r3, [pc, #532]	@ (80039b0 <HAL_TIM_PeriodElapsedCallback+0x24c>)
 800379a:	881b      	ldrh	r3, [r3, #0]
 800379c:	3301      	adds	r3, #1
 800379e:	b29a      	uxth	r2, r3
 80037a0:	4b83      	ldr	r3, [pc, #524]	@ (80039b0 <HAL_TIM_PeriodElapsedCallback+0x24c>)
 80037a2:	801a      	strh	r2, [r3, #0]
 80037a4:	e004      	b.n	80037b0 <HAL_TIM_PeriodElapsedCallback+0x4c>
				}
				else min++;
 80037a6:	4b81      	ldr	r3, [pc, #516]	@ (80039ac <HAL_TIM_PeriodElapsedCallback+0x248>)
 80037a8:	681b      	ldr	r3, [r3, #0]
 80037aa:	1c5a      	adds	r2, r3, #1
 80037ac:	4b7f      	ldr	r3, [pc, #508]	@ (80039ac <HAL_TIM_PeriodElapsedCallback+0x248>)
 80037ae:	601a      	str	r2, [r3, #0]
				sec = 0;
 80037b0:	4b7d      	ldr	r3, [pc, #500]	@ (80039a8 <HAL_TIM_PeriodElapsedCallback+0x244>)
 80037b2:	2200      	movs	r2, #0
 80037b4:	701a      	strb	r2, [r3, #0]
 80037b6:	e005      	b.n	80037c4 <HAL_TIM_PeriodElapsedCallback+0x60>
			} else sec++;
 80037b8:	4b7b      	ldr	r3, [pc, #492]	@ (80039a8 <HAL_TIM_PeriodElapsedCallback+0x244>)
 80037ba:	781b      	ldrb	r3, [r3, #0]
 80037bc:	3301      	adds	r3, #1
 80037be:	b2da      	uxtb	r2, r3
 80037c0:	4b79      	ldr	r3, [pc, #484]	@ (80039a8 <HAL_TIM_PeriodElapsedCallback+0x244>)
 80037c2:	701a      	strb	r2, [r3, #0]
			ms = 0;
 80037c4:	4b76      	ldr	r3, [pc, #472]	@ (80039a0 <HAL_TIM_PeriodElapsedCallback+0x23c>)
 80037c6:	2200      	movs	r2, #0
 80037c8:	601a      	str	r2, [r3, #0]
			vi_update_flag = 1;
 80037ca:	4b7a      	ldr	r3, [pc, #488]	@ (80039b4 <HAL_TIM_PeriodElapsedCallback+0x250>)
 80037cc:	2201      	movs	r2, #1
 80037ce:	701a      	strb	r2, [r3, #0]
 80037d0:	e004      	b.n	80037dc <HAL_TIM_PeriodElapsedCallback+0x78>
			/*###*/
		} else ms++;
 80037d2:	4b73      	ldr	r3, [pc, #460]	@ (80039a0 <HAL_TIM_PeriodElapsedCallback+0x23c>)
 80037d4:	681b      	ldr	r3, [r3, #0]
 80037d6:	1c5a      	adds	r2, r3, #1
 80037d8:	4b71      	ldr	r3, [pc, #452]	@ (80039a0 <HAL_TIM_PeriodElapsedCallback+0x23c>)
 80037da:	601a      	str	r2, [r3, #0]

		if(ms % 5000 == 0)
 80037dc:	4b70      	ldr	r3, [pc, #448]	@ (80039a0 <HAL_TIM_PeriodElapsedCallback+0x23c>)
 80037de:	681b      	ldr	r3, [r3, #0]
 80037e0:	4975      	ldr	r1, [pc, #468]	@ (80039b8 <HAL_TIM_PeriodElapsedCallback+0x254>)
 80037e2:	0018      	movs	r0, r3
 80037e4:	f7fc fd2e 	bl	8000244 <__aeabi_uidivmod>
 80037e8:	1e0b      	subs	r3, r1, #0
 80037ea:	d102      	bne.n	80037f2 <HAL_TIM_PeriodElapsedCallback+0x8e>
			sensor_refresh_flag = 1;
 80037ec:	4b73      	ldr	r3, [pc, #460]	@ (80039bc <HAL_TIM_PeriodElapsedCallback+0x258>)
 80037ee:	2201      	movs	r2, #1
 80037f0:	701a      	strb	r2, [r3, #0]
		btn1_timer = btn1_flag ? btn1_timer + 1: 0;
 80037f2:	4b73      	ldr	r3, [pc, #460]	@ (80039c0 <HAL_TIM_PeriodElapsedCallback+0x25c>)
 80037f4:	781b      	ldrb	r3, [r3, #0]
 80037f6:	2b00      	cmp	r3, #0
 80037f8:	d004      	beq.n	8003804 <HAL_TIM_PeriodElapsedCallback+0xa0>
 80037fa:	4b72      	ldr	r3, [pc, #456]	@ (80039c4 <HAL_TIM_PeriodElapsedCallback+0x260>)
 80037fc:	881b      	ldrh	r3, [r3, #0]
 80037fe:	3301      	adds	r3, #1
 8003800:	b29a      	uxth	r2, r3
 8003802:	e000      	b.n	8003806 <HAL_TIM_PeriodElapsedCallback+0xa2>
 8003804:	2200      	movs	r2, #0
 8003806:	4b6f      	ldr	r3, [pc, #444]	@ (80039c4 <HAL_TIM_PeriodElapsedCallback+0x260>)
 8003808:	801a      	strh	r2, [r3, #0]
		btn2_timer = btn2_flag ? btn2_timer + 1: 0;
 800380a:	4b6f      	ldr	r3, [pc, #444]	@ (80039c8 <HAL_TIM_PeriodElapsedCallback+0x264>)
 800380c:	781b      	ldrb	r3, [r3, #0]
 800380e:	2b00      	cmp	r3, #0
 8003810:	d004      	beq.n	800381c <HAL_TIM_PeriodElapsedCallback+0xb8>
 8003812:	4b6e      	ldr	r3, [pc, #440]	@ (80039cc <HAL_TIM_PeriodElapsedCallback+0x268>)
 8003814:	881b      	ldrh	r3, [r3, #0]
 8003816:	3301      	adds	r3, #1
 8003818:	b29a      	uxth	r2, r3
 800381a:	e000      	b.n	800381e <HAL_TIM_PeriodElapsedCallback+0xba>
 800381c:	2200      	movs	r2, #0
 800381e:	4b6b      	ldr	r3, [pc, #428]	@ (80039cc <HAL_TIM_PeriodElapsedCallback+0x268>)
 8003820:	801a      	strh	r2, [r3, #0]
		btn3_timer = btn3_flag ? btn3_timer + 1: 0;
 8003822:	4b6b      	ldr	r3, [pc, #428]	@ (80039d0 <HAL_TIM_PeriodElapsedCallback+0x26c>)
 8003824:	781b      	ldrb	r3, [r3, #0]
 8003826:	2b00      	cmp	r3, #0
 8003828:	d004      	beq.n	8003834 <HAL_TIM_PeriodElapsedCallback+0xd0>
 800382a:	4b6a      	ldr	r3, [pc, #424]	@ (80039d4 <HAL_TIM_PeriodElapsedCallback+0x270>)
 800382c:	881b      	ldrh	r3, [r3, #0]
 800382e:	3301      	adds	r3, #1
 8003830:	b29a      	uxth	r2, r3
 8003832:	e000      	b.n	8003836 <HAL_TIM_PeriodElapsedCallback+0xd2>
 8003834:	2200      	movs	r2, #0
 8003836:	4b67      	ldr	r3, [pc, #412]	@ (80039d4 <HAL_TIM_PeriodElapsedCallback+0x270>)
 8003838:	801a      	strh	r2, [r3, #0]
		led_blink_timer = led_blink_flag ? led_blink_timer + 1: 0;
 800383a:	4b67      	ldr	r3, [pc, #412]	@ (80039d8 <HAL_TIM_PeriodElapsedCallback+0x274>)
 800383c:	781b      	ldrb	r3, [r3, #0]
 800383e:	2b00      	cmp	r3, #0
 8003840:	d004      	beq.n	800384c <HAL_TIM_PeriodElapsedCallback+0xe8>
 8003842:	4b66      	ldr	r3, [pc, #408]	@ (80039dc <HAL_TIM_PeriodElapsedCallback+0x278>)
 8003844:	881b      	ldrh	r3, [r3, #0]
 8003846:	3301      	adds	r3, #1
 8003848:	b29a      	uxth	r2, r3
 800384a:	e000      	b.n	800384e <HAL_TIM_PeriodElapsedCallback+0xea>
 800384c:	2200      	movs	r2, #0
 800384e:	4b63      	ldr	r3, [pc, #396]	@ (80039dc <HAL_TIM_PeriodElapsedCallback+0x278>)
 8003850:	801a      	strh	r2, [r3, #0]
		if(led_blink_timer > LED_BLINK_TIME) {
 8003852:	4b62      	ldr	r3, [pc, #392]	@ (80039dc <HAL_TIM_PeriodElapsedCallback+0x278>)
 8003854:	881a      	ldrh	r2, [r3, #0]
 8003856:	23fa      	movs	r3, #250	@ 0xfa
 8003858:	009b      	lsls	r3, r3, #2
 800385a:	429a      	cmp	r2, r3
 800385c:	d908      	bls.n	8003870 <HAL_TIM_PeriodElapsedCallback+0x10c>
			led_blink_flag =  0;
 800385e:	4b5e      	ldr	r3, [pc, #376]	@ (80039d8 <HAL_TIM_PeriodElapsedCallback+0x274>)
 8003860:	2200      	movs	r2, #0
 8003862:	701a      	strb	r2, [r3, #0]
			LED_OFF();
 8003864:	4b5e      	ldr	r3, [pc, #376]	@ (80039e0 <HAL_TIM_PeriodElapsedCallback+0x27c>)
 8003866:	2200      	movs	r2, #0
 8003868:	2102      	movs	r1, #2
 800386a:	0018      	movs	r0, r3
 800386c:	f003 f879 	bl	8006962 <HAL_GPIO_WritePin>
		}

		/*B*/
		/* If time up, trigger TRIAC */
		if(triac_mode == MODE_CTRL) {
 8003870:	4b5c      	ldr	r3, [pc, #368]	@ (80039e4 <HAL_TIM_PeriodElapsedCallback+0x280>)
 8003872:	781b      	ldrb	r3, [r3, #0]
 8003874:	2b02      	cmp	r3, #2
 8003876:	d14f      	bne.n	8003918 <HAL_TIM_PeriodElapsedCallback+0x1b4>
			triac_timer = triac_timer_flag ? triac_timer + 0.1 : 0;
 8003878:	4b5b      	ldr	r3, [pc, #364]	@ (80039e8 <HAL_TIM_PeriodElapsedCallback+0x284>)
 800387a:	781b      	ldrb	r3, [r3, #0]
 800387c:	2b00      	cmp	r3, #0
 800387e:	d010      	beq.n	80038a2 <HAL_TIM_PeriodElapsedCallback+0x13e>
 8003880:	4b5a      	ldr	r3, [pc, #360]	@ (80039ec <HAL_TIM_PeriodElapsedCallback+0x288>)
 8003882:	681b      	ldr	r3, [r3, #0]
 8003884:	1c18      	adds	r0, r3, #0
 8003886:	f7ff fbb5 	bl	8002ff4 <__aeabi_f2d>
 800388a:	4a59      	ldr	r2, [pc, #356]	@ (80039f0 <HAL_TIM_PeriodElapsedCallback+0x28c>)
 800388c:	4b59      	ldr	r3, [pc, #356]	@ (80039f4 <HAL_TIM_PeriodElapsedCallback+0x290>)
 800388e:	f7fd fc11 	bl	80010b4 <__aeabi_dadd>
 8003892:	0002      	movs	r2, r0
 8003894:	000b      	movs	r3, r1
 8003896:	0010      	movs	r0, r2
 8003898:	0019      	movs	r1, r3
 800389a:	f7ff fbf3 	bl	8003084 <__aeabi_d2f>
 800389e:	1c02      	adds	r2, r0, #0
 80038a0:	e000      	b.n	80038a4 <HAL_TIM_PeriodElapsedCallback+0x140>
 80038a2:	2200      	movs	r2, #0
 80038a4:	4b51      	ldr	r3, [pc, #324]	@ (80039ec <HAL_TIM_PeriodElapsedCallback+0x288>)
 80038a6:	601a      	str	r2, [r3, #0]

			if(triac_timer >= triac_time) {
 80038a8:	4b50      	ldr	r3, [pc, #320]	@ (80039ec <HAL_TIM_PeriodElapsedCallback+0x288>)
 80038aa:	681a      	ldr	r2, [r3, #0]
 80038ac:	4b52      	ldr	r3, [pc, #328]	@ (80039f8 <HAL_TIM_PeriodElapsedCallback+0x294>)
 80038ae:	681b      	ldr	r3, [r3, #0]
 80038b0:	1c19      	adds	r1, r3, #0
 80038b2:	1c10      	adds	r0, r2, #0
 80038b4:	f7fc fe24 	bl	8000500 <__aeabi_fcmpge>
 80038b8:	1e03      	subs	r3, r0, #0
 80038ba:	d03d      	beq.n	8003938 <HAL_TIM_PeriodElapsedCallback+0x1d4>
				/* trigger TRIAC */
				triac_timer_flag = 0;
 80038bc:	4b4a      	ldr	r3, [pc, #296]	@ (80039e8 <HAL_TIM_PeriodElapsedCallback+0x284>)
 80038be:	2200      	movs	r2, #0
 80038c0:	701a      	strb	r2, [r3, #0]
				TRIAC1_SET(1); /* trigger pulse */
 80038c2:	4b47      	ldr	r3, [pc, #284]	@ (80039e0 <HAL_TIM_PeriodElapsedCallback+0x27c>)
 80038c4:	2201      	movs	r2, #1
 80038c6:	2101      	movs	r1, #1
 80038c8:	0018      	movs	r0, r3
 80038ca:	f003 f84a 	bl	8006962 <HAL_GPIO_WritePin>
				TRIAC2_SET(1);
 80038ce:	2380      	movs	r3, #128	@ 0x80
 80038d0:	019b      	lsls	r3, r3, #6
 80038d2:	484a      	ldr	r0, [pc, #296]	@ (80039fc <HAL_TIM_PeriodElapsedCallback+0x298>)
 80038d4:	2201      	movs	r2, #1
 80038d6:	0019      	movs	r1, r3
 80038d8:	f003 f843 	bl	8006962 <HAL_GPIO_WritePin>
				for(uint8_t i = 0; i < 100; i++);
 80038dc:	230f      	movs	r3, #15
 80038de:	18fb      	adds	r3, r7, r3
 80038e0:	2200      	movs	r2, #0
 80038e2:	701a      	strb	r2, [r3, #0]
 80038e4:	e005      	b.n	80038f2 <HAL_TIM_PeriodElapsedCallback+0x18e>
 80038e6:	210f      	movs	r1, #15
 80038e8:	187b      	adds	r3, r7, r1
 80038ea:	781a      	ldrb	r2, [r3, #0]
 80038ec:	187b      	adds	r3, r7, r1
 80038ee:	3201      	adds	r2, #1
 80038f0:	701a      	strb	r2, [r3, #0]
 80038f2:	230f      	movs	r3, #15
 80038f4:	18fb      	adds	r3, r7, r3
 80038f6:	781b      	ldrb	r3, [r3, #0]
 80038f8:	2b63      	cmp	r3, #99	@ 0x63
 80038fa:	d9f4      	bls.n	80038e6 <HAL_TIM_PeriodElapsedCallback+0x182>
				TRIAC1_SET(0); /* turn it off */
 80038fc:	4b38      	ldr	r3, [pc, #224]	@ (80039e0 <HAL_TIM_PeriodElapsedCallback+0x27c>)
 80038fe:	2200      	movs	r2, #0
 8003900:	2101      	movs	r1, #1
 8003902:	0018      	movs	r0, r3
 8003904:	f003 f82d 	bl	8006962 <HAL_GPIO_WritePin>
				TRIAC2_SET(0);
 8003908:	2380      	movs	r3, #128	@ 0x80
 800390a:	019b      	lsls	r3, r3, #6
 800390c:	483b      	ldr	r0, [pc, #236]	@ (80039fc <HAL_TIM_PeriodElapsedCallback+0x298>)
 800390e:	2200      	movs	r2, #0
 8003910:	0019      	movs	r1, r3
 8003912:	f003 f826 	bl	8006962 <HAL_GPIO_WritePin>
 8003916:	e00f      	b.n	8003938 <HAL_TIM_PeriodElapsedCallback+0x1d4>
			}
		} else {
			TRIAC1_SET(0); /* trigger TRIAC */
 8003918:	4b31      	ldr	r3, [pc, #196]	@ (80039e0 <HAL_TIM_PeriodElapsedCallback+0x27c>)
 800391a:	2200      	movs	r2, #0
 800391c:	2101      	movs	r1, #1
 800391e:	0018      	movs	r0, r3
 8003920:	f003 f81f 	bl	8006962 <HAL_GPIO_WritePin>
			TRIAC2_SET(0);
 8003924:	2380      	movs	r3, #128	@ 0x80
 8003926:	019b      	lsls	r3, r3, #6
 8003928:	4834      	ldr	r0, [pc, #208]	@ (80039fc <HAL_TIM_PeriodElapsedCallback+0x298>)
 800392a:	2200      	movs	r2, #0
 800392c:	0019      	movs	r1, r3
 800392e:	f003 f818 	bl	8006962 <HAL_GPIO_WritePin>
			triac_time = 0;
 8003932:	4b31      	ldr	r3, [pc, #196]	@ (80039f8 <HAL_TIM_PeriodElapsedCallback+0x294>)
 8003934:	2200      	movs	r2, #0
 8003936:	601a      	str	r2, [r3, #0]
		}
		/*B*/
		gsm_rx_timer = gsm_rx_flag ? gsm_rx_timer + 1: 0;
 8003938:	4b31      	ldr	r3, [pc, #196]	@ (8003a00 <HAL_TIM_PeriodElapsedCallback+0x29c>)
 800393a:	781b      	ldrb	r3, [r3, #0]
 800393c:	b2db      	uxtb	r3, r3
 800393e:	2b00      	cmp	r3, #0
 8003940:	d005      	beq.n	800394e <HAL_TIM_PeriodElapsedCallback+0x1ea>
 8003942:	4b30      	ldr	r3, [pc, #192]	@ (8003a04 <HAL_TIM_PeriodElapsedCallback+0x2a0>)
 8003944:	881b      	ldrh	r3, [r3, #0]
 8003946:	b29b      	uxth	r3, r3
 8003948:	3301      	adds	r3, #1
 800394a:	b29a      	uxth	r2, r3
 800394c:	e000      	b.n	8003950 <HAL_TIM_PeriodElapsedCallback+0x1ec>
 800394e:	2200      	movs	r2, #0
 8003950:	4b2c      	ldr	r3, [pc, #176]	@ (8003a04 <HAL_TIM_PeriodElapsedCallback+0x2a0>)
 8003952:	801a      	strh	r2, [r3, #0]
		if(gsm_rx_timer > gsm_rx_timeout) {
 8003954:	4b2b      	ldr	r3, [pc, #172]	@ (8003a04 <HAL_TIM_PeriodElapsedCallback+0x2a0>)
 8003956:	881b      	ldrh	r3, [r3, #0]
 8003958:	b29a      	uxth	r2, r3
 800395a:	4b2b      	ldr	r3, [pc, #172]	@ (8003a08 <HAL_TIM_PeriodElapsedCallback+0x2a4>)
 800395c:	881b      	ldrh	r3, [r3, #0]
 800395e:	b29b      	uxth	r3, r3
 8003960:	429a      	cmp	r2, r3
 8003962:	d916      	bls.n	8003992 <HAL_TIM_PeriodElapsedCallback+0x22e>
			gsm_rx_timer = 0;
 8003964:	4b27      	ldr	r3, [pc, #156]	@ (8003a04 <HAL_TIM_PeriodElapsedCallback+0x2a0>)
 8003966:	2200      	movs	r2, #0
 8003968:	801a      	strh	r2, [r3, #0]
			/* TODO process gsm_rx_buffer */
			if(gsm_is_valid_resp())
 800396a:	f7ff febb 	bl	80036e4 <gsm_is_valid_resp>
 800396e:	1e03      	subs	r3, r0, #0
 8003970:	d003      	beq.n	800397a <HAL_TIM_PeriodElapsedCallback+0x216>
				gsm_status = GSM_OK;
 8003972:	4b26      	ldr	r3, [pc, #152]	@ (8003a0c <HAL_TIM_PeriodElapsedCallback+0x2a8>)
 8003974:	2200      	movs	r2, #0
 8003976:	701a      	strb	r2, [r3, #0]
 8003978:	e002      	b.n	8003980 <HAL_TIM_PeriodElapsedCallback+0x21c>
			else
				gsm_status = GSM_NOK;
 800397a:	4b24      	ldr	r3, [pc, #144]	@ (8003a0c <HAL_TIM_PeriodElapsedCallback+0x2a8>)
 800397c:	2263      	movs	r2, #99	@ 0x63
 800397e:	701a      	strb	r2, [r3, #0]

//			memset(gsm_rx_buffer, 0, GSM_RX_BUFFER_SIZE);
			gsm_rx_flag = 0; /* clear everything... */
 8003980:	4b1f      	ldr	r3, [pc, #124]	@ (8003a00 <HAL_TIM_PeriodElapsedCallback+0x29c>)
 8003982:	2200      	movs	r2, #0
 8003984:	701a      	strb	r2, [r3, #0]
			gsm_tx_busy = 0; /* ...to read data again */
 8003986:	4b22      	ldr	r3, [pc, #136]	@ (8003a10 <HAL_TIM_PeriodElapsedCallback+0x2ac>)
 8003988:	2200      	movs	r2, #0
 800398a:	701a      	strb	r2, [r3, #0]
			gsm_rx_busy = 0;
 800398c:	4b21      	ldr	r3, [pc, #132]	@ (8003a14 <HAL_TIM_PeriodElapsedCallback+0x2b0>)
 800398e:	2200      	movs	r2, #0
 8003990:	701a      	strb	r2, [r3, #0]
		}


	}
}
 8003992:	46c0      	nop			@ (mov r8, r8)
 8003994:	46bd      	mov	sp, r7
 8003996:	b004      	add	sp, #16
 8003998:	bd80      	pop	{r7, pc}
 800399a:	46c0      	nop			@ (mov r8, r8)
 800399c:	40014400 	.word	0x40014400
 80039a0:	200004d0 	.word	0x200004d0
 80039a4:	00002710 	.word	0x00002710
 80039a8:	200004d4 	.word	0x200004d4
 80039ac:	200004d8 	.word	0x200004d8
 80039b0:	200004dc 	.word	0x200004dc
 80039b4:	20000507 	.word	0x20000507
 80039b8:	00001388 	.word	0x00001388
 80039bc:	200004ce 	.word	0x200004ce
 80039c0:	200004c0 	.word	0x200004c0
 80039c4:	200004c4 	.word	0x200004c4
 80039c8:	200004c1 	.word	0x200004c1
 80039cc:	200004c6 	.word	0x200004c6
 80039d0:	200004c2 	.word	0x200004c2
 80039d4:	200004c8 	.word	0x200004c8
 80039d8:	200004cc 	.word	0x200004cc
 80039dc:	200004ca 	.word	0x200004ca
 80039e0:	50001400 	.word	0x50001400
 80039e4:	20000504 	.word	0x20000504
 80039e8:	200004f9 	.word	0x200004f9
 80039ec:	200004fc 	.word	0x200004fc
 80039f0:	9999999a 	.word	0x9999999a
 80039f4:	3fb99999 	.word	0x3fb99999
 80039f8:	20000500 	.word	0x20000500
 80039fc:	50000800 	.word	0x50000800
 8003a00:	2000051d 	.word	0x2000051d
 8003a04:	20000518 	.word	0x20000518
 8003a08:	2000051a 	.word	0x2000051a
 8003a0c:	20000516 	.word	0x20000516
 8003a10:	20000514 	.word	0x20000514
 8003a14:	20000515 	.word	0x20000515

08003a18 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8003a18:	b5f0      	push	{r4, r5, r6, r7, lr}
 8003a1a:	46de      	mov	lr, fp
 8003a1c:	4657      	mov	r7, sl
 8003a1e:	464e      	mov	r6, r9
 8003a20:	4645      	mov	r5, r8
 8003a22:	b5e0      	push	{r5, r6, r7, lr}
 8003a24:	b0cb      	sub	sp, #300	@ 0x12c
 8003a26:	af08      	add	r7, sp, #32
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8003a28:	f001 fbe6 	bl	80051f8 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8003a2c:	f000 fc94 	bl	8004358 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8003a30:	f000 feb6 	bl	80047a0 <MX_GPIO_Init>
  MX_DMA_Init();
 8003a34:	f000 fe96 	bl	8004764 <MX_DMA_Init>
  MX_I2C2_Init();
 8003a38:	f000 fdba 	bl	80045b0 <MX_I2C2_Init>
  MX_TIM16_Init();
 8003a3c:	f000 fe38 	bl	80046b0 <MX_TIM16_Init>
  MX_I2C1_Init();
 8003a40:	f000 fd76 	bl	8004530 <MX_I2C1_Init>
  MX_USART3_UART_Init();
 8003a44:	f000 fe5a 	bl	80046fc <MX_USART3_UART_Init>
  MX_ADC1_Init();
 8003a48:	f000 fce0 	bl	800440c <MX_ADC1_Init>
  MX_SPI2_Init();
 8003a4c:	f000 fdf0 	bl	8004630 <MX_SPI2_Init>
  /* USER CODE BEGIN 2 */
	TRIAC1_SET(0);
 8003a50:	4bf8      	ldr	r3, [pc, #992]	@ (8003e34 <main+0x41c>)
 8003a52:	2200      	movs	r2, #0
 8003a54:	2101      	movs	r1, #1
 8003a56:	0018      	movs	r0, r3
 8003a58:	f002 ff83 	bl	8006962 <HAL_GPIO_WritePin>
	TRIAC2_SET(0);
 8003a5c:	2380      	movs	r3, #128	@ 0x80
 8003a5e:	019b      	lsls	r3, r3, #6
 8003a60:	48f5      	ldr	r0, [pc, #980]	@ (8003e38 <main+0x420>)
 8003a62:	2200      	movs	r2, #0
 8003a64:	0019      	movs	r1, r3
 8003a66:	f002 ff7c 	bl	8006962 <HAL_GPIO_WritePin>

  /* USER CODE END 2 */

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
	uint8_t sdo[2] = { 0, 0 };
 8003a6a:	23f0      	movs	r3, #240	@ 0xf0
 8003a6c:	18fb      	adds	r3, r7, r3
 8003a6e:	2200      	movs	r2, #0
 8003a70:	801a      	strh	r2, [r3, #0]
	uint16_t temp_word;
	uint8_t temp_state = 0;
 8003a72:	2308      	movs	r3, #8
 8003a74:	33ff      	adds	r3, #255	@ 0xff
 8003a76:	18fb      	adds	r3, r7, r3
 8003a78:	2200      	movs	r2, #0
 8003a7a:	701a      	strb	r2, [r3, #0]
	uint16_t temp12b = 0;
 8003a7c:	1d7b      	adds	r3, r7, #5
 8003a7e:	33ff      	adds	r3, #255	@ 0xff
 8003a80:	2200      	movs	r2, #0
 8003a82:	801a      	strh	r2, [r3, #0]

	TEMP1_CS(1);
 8003a84:	4bed      	ldr	r3, [pc, #948]	@ (8003e3c <main+0x424>)
 8003a86:	2280      	movs	r2, #128	@ 0x80
 8003a88:	0112      	lsls	r2, r2, #4
 8003a8a:	619a      	str	r2, [r3, #24]
	TEMP2_CS(1);
 8003a8c:	4beb      	ldr	r3, [pc, #940]	@ (8003e3c <main+0x424>)
 8003a8e:	2280      	movs	r2, #128	@ 0x80
 8003a90:	0152      	lsls	r2, r2, #5
 8003a92:	619a      	str	r2, [r3, #24]
	TEMP3_CS(1);
 8003a94:	4be9      	ldr	r3, [pc, #932]	@ (8003e3c <main+0x424>)
 8003a96:	2280      	movs	r2, #128	@ 0x80
 8003a98:	0192      	lsls	r2, r2, #6
 8003a9a:	619a      	str	r2, [r3, #24]
	TEMP4_CS(1);
 8003a9c:	4be7      	ldr	r3, [pc, #924]	@ (8003e3c <main+0x424>)
 8003a9e:	2280      	movs	r2, #128	@ 0x80
 8003aa0:	01d2      	lsls	r2, r2, #7
 8003aa2:	619a      	str	r2, [r3, #24]
	TEMP5_CS(1);
 8003aa4:	4be5      	ldr	r3, [pc, #916]	@ (8003e3c <main+0x424>)
 8003aa6:	2280      	movs	r2, #128	@ 0x80
 8003aa8:	0212      	lsls	r2, r2, #8
 8003aaa:	619a      	str	r2, [r3, #24]
	TEMP6_CS(1);
 8003aac:	23a0      	movs	r3, #160	@ 0xa0
 8003aae:	05db      	lsls	r3, r3, #23
 8003ab0:	2280      	movs	r2, #128	@ 0x80
 8003ab2:	0052      	lsls	r2, r2, #1
 8003ab4:	619a      	str	r2, [r3, #24]
	TEMP1_CS(0);
 8003ab6:	4be1      	ldr	r3, [pc, #900]	@ (8003e3c <main+0x424>)
 8003ab8:	2280      	movs	r2, #128	@ 0x80
 8003aba:	0112      	lsls	r2, r2, #4
 8003abc:	629a      	str	r2, [r3, #40]	@ 0x28

	adc_raw[0] = 0;
 8003abe:	4be0      	ldr	r3, [pc, #896]	@ (8003e40 <main+0x428>)
 8003ac0:	2200      	movs	r2, #0
 8003ac2:	801a      	strh	r2, [r3, #0]
	adc_raw[1] = 0;
 8003ac4:	4bde      	ldr	r3, [pc, #888]	@ (8003e40 <main+0x428>)
 8003ac6:	2200      	movs	r2, #0
 8003ac8:	805a      	strh	r2, [r3, #2]
	adc_raw[2] = 0;
 8003aca:	4bdd      	ldr	r3, [pc, #884]	@ (8003e40 <main+0x428>)
 8003acc:	2200      	movs	r2, #0
 8003ace:	809a      	strh	r2, [r3, #4]
//	HAL_ADC_Start_DMA(&hadc1, adc_raw, 3); /*A*/
	/* GSM stuff */
	char content_string[200] = "";
 8003ad0:	2328      	movs	r3, #40	@ 0x28
 8003ad2:	18fb      	adds	r3, r7, r3
 8003ad4:	0018      	movs	r0, r3
 8003ad6:	23c8      	movs	r3, #200	@ 0xc8
 8003ad8:	001a      	movs	r2, r3
 8003ada:	2100      	movs	r1, #0
 8003adc:	f008 f954 	bl	800bd88 <memset>
	char api_key[20] = "07AFUS2QQTX0QLDF"; /* key for production */
 8003ae0:	2314      	movs	r3, #20
 8003ae2:	18f9      	adds	r1, r7, r3
 8003ae4:	4ad7      	ldr	r2, [pc, #860]	@ (8003e44 <main+0x42c>)
 8003ae6:	000b      	movs	r3, r1
 8003ae8:	ca31      	ldmia	r2!, {r0, r4, r5}
 8003aea:	c331      	stmia	r3!, {r0, r4, r5}
 8003aec:	6810      	ldr	r0, [r2, #0]
 8003aee:	6018      	str	r0, [r3, #0]
 8003af0:	7912      	ldrb	r2, [r2, #4]
 8003af2:	711a      	strb	r2, [r3, #4]
 8003af4:	2311      	movs	r3, #17
 8003af6:	18cb      	adds	r3, r1, r3
 8003af8:	2203      	movs	r2, #3
 8003afa:	2100      	movs	r1, #0
 8003afc:	0018      	movs	r0, r3
 8003afe:	f008 f943 	bl	800bd88 <memset>
	// "01VH0OM4JU4KG9KN"; // API key
	/* GSM powerkey dance */
	/* TODO implement this using timer interrupts */
	HAL_GPIO_WritePin(MCU_RESET_GPIO_Port,MCU_RESET_Pin,GPIO_PIN_RESET);
 8003b02:	23a0      	movs	r3, #160	@ 0xa0
 8003b04:	05db      	lsls	r3, r3, #23
 8003b06:	2200      	movs	r2, #0
 8003b08:	2140      	movs	r1, #64	@ 0x40
 8003b0a:	0018      	movs	r0, r3
 8003b0c:	f002 ff29 	bl	8006962 <HAL_GPIO_WritePin>
	HAL_Delay(2000);
 8003b10:	23fa      	movs	r3, #250	@ 0xfa
 8003b12:	00db      	lsls	r3, r3, #3
 8003b14:	0018      	movs	r0, r3
 8003b16:	f001 fbf5 	bl	8005304 <HAL_Delay>
	HAL_GPIO_WritePin(MCU_RESET_GPIO_Port,MCU_RESET_Pin,GPIO_PIN_SET);
 8003b1a:	23a0      	movs	r3, #160	@ 0xa0
 8003b1c:	05db      	lsls	r3, r3, #23
 8003b1e:	2201      	movs	r2, #1
 8003b20:	2140      	movs	r1, #64	@ 0x40
 8003b22:	0018      	movs	r0, r3
 8003b24:	f002 ff1d 	bl	8006962 <HAL_GPIO_WritePin>
	HAL_Delay(200);
 8003b28:	20c8      	movs	r0, #200	@ 0xc8
 8003b2a:	f001 fbeb 	bl	8005304 <HAL_Delay>
	HAL_GPIO_WritePin(MCU_PWRKEY_GPIO_Port,MCU_PWRKEY_Pin,GPIO_PIN_SET);
 8003b2e:	23a0      	movs	r3, #160	@ 0xa0
 8003b30:	05db      	lsls	r3, r3, #23
 8003b32:	2201      	movs	r2, #1
 8003b34:	2180      	movs	r1, #128	@ 0x80
 8003b36:	0018      	movs	r0, r3
 8003b38:	f002 ff13 	bl	8006962 <HAL_GPIO_WritePin>
	HAL_Delay(200);
 8003b3c:	20c8      	movs	r0, #200	@ 0xc8
 8003b3e:	f001 fbe1 	bl	8005304 <HAL_Delay>
	HAL_GPIO_WritePin(MCU_PWRKEY_GPIO_Port,MCU_PWRKEY_Pin,GPIO_PIN_RESET);
 8003b42:	23a0      	movs	r3, #160	@ 0xa0
 8003b44:	05db      	lsls	r3, r3, #23
 8003b46:	2200      	movs	r2, #0
 8003b48:	2180      	movs	r1, #128	@ 0x80
 8003b4a:	0018      	movs	r0, r3
 8003b4c:	f002 ff09 	bl	8006962 <HAL_GPIO_WritePin>
	HAL_Delay(700);
 8003b50:	23af      	movs	r3, #175	@ 0xaf
 8003b52:	009b      	lsls	r3, r3, #2
 8003b54:	0018      	movs	r0, r3
 8003b56:	f001 fbd5 	bl	8005304 <HAL_Delay>
	HAL_GPIO_WritePin(MCU_PWRKEY_GPIO_Port,MCU_PWRKEY_Pin,GPIO_PIN_SET);
 8003b5a:	23a0      	movs	r3, #160	@ 0xa0
 8003b5c:	05db      	lsls	r3, r3, #23
 8003b5e:	2201      	movs	r2, #1
 8003b60:	2180      	movs	r1, #128	@ 0x80
 8003b62:	0018      	movs	r0, r3
 8003b64:	f002 fefd 	bl	8006962 <HAL_GPIO_WritePin>
	HAL_Delay(8000);
 8003b68:	23fa      	movs	r3, #250	@ 0xfa
 8003b6a:	015b      	lsls	r3, r3, #5
 8003b6c:	0018      	movs	r0, r3
 8003b6e:	f001 fbc9 	bl	8005304 <HAL_Delay>
	uint8_t prev_idx = 1;
 8003b72:	1d3b      	adds	r3, r7, #4
 8003b74:	33ff      	adds	r3, #255	@ 0xff
 8003b76:	2201      	movs	r2, #1
 8003b78:	701a      	strb	r2, [r3, #0]

	/* key variables */
	uint8_t active_sensor_idx = 0;
 8003b7a:	1cfb      	adds	r3, r7, #3
 8003b7c:	33ff      	adds	r3, #255	@ 0xff
 8003b7e:	2200      	movs	r2, #0
 8003b80:	701a      	strb	r2, [r3, #0]
	uint16_t set_point = 400; /* Cut the TRIAC off above 400 */
 8003b82:	1c7b      	adds	r3, r7, #1
 8003b84:	33ff      	adds	r3, #255	@ 0xff
 8003b86:	22c8      	movs	r2, #200	@ 0xc8
 8003b88:	0052      	lsls	r2, r2, #1
 8003b8a:	801a      	strh	r2, [r3, #0]

	/* Initialization */
	HAL_TIM_Base_Start_IT(&htim16);
 8003b8c:	4bae      	ldr	r3, [pc, #696]	@ (8003e48 <main+0x430>)
 8003b8e:	0018      	movs	r0, r3
 8003b90:	f006 f9ce 	bl	8009f30 <HAL_TIM_Base_Start_IT>
	triac_timer_flag = 0;
 8003b94:	4bad      	ldr	r3, [pc, #692]	@ (8003e4c <main+0x434>)
 8003b96:	2200      	movs	r2, #0
 8003b98:	701a      	strb	r2, [r3, #0]
	gsm_cmd_step = -1;
 8003b9a:	4bad      	ldr	r3, [pc, #692]	@ (8003e50 <main+0x438>)
 8003b9c:	22ff      	movs	r2, #255	@ 0xff
 8003b9e:	701a      	strb	r2, [r3, #0]

	/* ds3231 init */
	DateTime ti;
	DateTime time = {0};
 8003ba0:	4bac      	ldr	r3, [pc, #688]	@ (8003e54 <main+0x43c>)
 8003ba2:	2284      	movs	r2, #132	@ 0x84
 8003ba4:	0052      	lsls	r2, r2, #1
 8003ba6:	189b      	adds	r3, r3, r2
 8003ba8:	19db      	adds	r3, r3, r7
 8003baa:	0018      	movs	r0, r3
 8003bac:	2307      	movs	r3, #7
 8003bae:	001a      	movs	r2, r3
 8003bb0:	2100      	movs	r1, #0
 8003bb2:	f008 f8e9 	bl	800bd88 <memset>
	ti.day = 14;
 8003bb6:	210c      	movs	r1, #12
 8003bb8:	187b      	adds	r3, r7, r1
 8003bba:	220e      	movs	r2, #14
 8003bbc:	701a      	strb	r2, [r3, #0]
	ti.month = 11;
 8003bbe:	187b      	adds	r3, r7, r1
 8003bc0:	220b      	movs	r2, #11
 8003bc2:	705a      	strb	r2, [r3, #1]
	ti.year = 24;
 8003bc4:	187b      	adds	r3, r7, r1
 8003bc6:	2218      	movs	r2, #24
 8003bc8:	70da      	strb	r2, [r3, #3]
	ti.dow = 2;
 8003bca:	187b      	adds	r3, r7, r1
 8003bcc:	2202      	movs	r2, #2
 8003bce:	709a      	strb	r2, [r3, #2]
	ti.hr = 21;
 8003bd0:	187b      	adds	r3, r7, r1
 8003bd2:	2215      	movs	r2, #21
 8003bd4:	711a      	strb	r2, [r3, #4]
	ti.min = 14;
 8003bd6:	187b      	adds	r3, r7, r1
 8003bd8:	220e      	movs	r2, #14
 8003bda:	715a      	strb	r2, [r3, #5]
	ti.sec = 0;
 8003bdc:	187b      	adds	r3, r7, r1
 8003bde:	2200      	movs	r2, #0
 8003be0:	719a      	strb	r2, [r3, #6]
//	ds3231_settime(&ti);
//	ds3231_gettime(&time);
//
//	ds3231_clearalarm1();
//	//DS3231_SetAlarm1(ALARM_MODE_ONCE_PER_SECOND, 0, 0, 0, 0);
	ds3231_setalarm1(ALARM_MODE_SEC_MATCHED, 0, 0, 0, 10);
 8003be2:	230a      	movs	r3, #10
 8003be4:	9300      	str	r3, [sp, #0]
 8003be6:	2300      	movs	r3, #0
 8003be8:	2200      	movs	r2, #0
 8003bea:	2100      	movs	r1, #0
 8003bec:	2003      	movs	r0, #3
 8003bee:	f7ff fb2f 	bl	8003250 <ds3231_setalarm1>
//				TRIAC2_SET(0);
//				triac_time = 0;
//			}
//		}

		if(kwh_update_flag == 1) {
 8003bf2:	4b99      	ldr	r3, [pc, #612]	@ (8003e58 <main+0x440>)
 8003bf4:	781b      	ldrb	r3, [r3, #0]
 8003bf6:	2b01      	cmp	r3, #1
 8003bf8:	d162      	bne.n	8003cc0 <main+0x2a8>
			/* reading ACS37800 */
			HAL_I2C_Mem_Read(&hi2c1, (ACS37800_I2C_ADDR << 1), ACS37800_REG_PACTAVGONEMIN, I2C_MEMADD_SIZE_8BIT, acs37800_p_buffer, 4, 100);
 8003bfa:	4898      	ldr	r0, [pc, #608]	@ (8003e5c <main+0x444>)
 8003bfc:	2364      	movs	r3, #100	@ 0x64
 8003bfe:	9302      	str	r3, [sp, #8]
 8003c00:	2304      	movs	r3, #4
 8003c02:	9301      	str	r3, [sp, #4]
 8003c04:	4b96      	ldr	r3, [pc, #600]	@ (8003e60 <main+0x448>)
 8003c06:	9300      	str	r3, [sp, #0]
 8003c08:	2301      	movs	r3, #1
 8003c0a:	2222      	movs	r2, #34	@ 0x22
 8003c0c:	21fe      	movs	r1, #254	@ 0xfe
 8003c0e:	f003 f9d1 	bl	8006fb4 <HAL_I2C_Mem_Read>
			uint16_t pavg_raw = (acs37800_p_buffer[1] << 8) | acs37800_p_buffer[0];
 8003c12:	4b93      	ldr	r3, [pc, #588]	@ (8003e60 <main+0x448>)
 8003c14:	785b      	ldrb	r3, [r3, #1]
 8003c16:	b21b      	sxth	r3, r3
 8003c18:	021b      	lsls	r3, r3, #8
 8003c1a:	b21a      	sxth	r2, r3
 8003c1c:	4b90      	ldr	r3, [pc, #576]	@ (8003e60 <main+0x448>)
 8003c1e:	781b      	ldrb	r3, [r3, #0]
 8003c20:	b21b      	sxth	r3, r3
 8003c22:	4313      	orrs	r3, r2
 8003c24:	b21a      	sxth	r2, r3
 8003c26:	21fe      	movs	r1, #254	@ 0xfe
 8003c28:	187b      	adds	r3, r7, r1
 8003c2a:	801a      	strh	r2, [r3, #0]
			pavg_final = pavg_raw;
 8003c2c:	187b      	adds	r3, r7, r1
 8003c2e:	881b      	ldrh	r3, [r3, #0]
 8003c30:	0018      	movs	r0, r3
 8003c32:	f7fd f9f9 	bl	8001028 <__aeabi_ui2f>
 8003c36:	1c02      	adds	r2, r0, #0
 8003c38:	4b8a      	ldr	r3, [pc, #552]	@ (8003e64 <main+0x44c>)
 8003c3a:	601a      	str	r2, [r3, #0]
			float LSBpermW = 3.08; // LSB per mW
 8003c3c:	4b8a      	ldr	r3, [pc, #552]	@ (8003e68 <main+0x450>)
 8003c3e:	22f8      	movs	r2, #248	@ 0xf8
 8003c40:	18b9      	adds	r1, r7, r2
 8003c42:	600b      	str	r3, [r1, #0]
			LSBpermW  *= 30.0 / ACS37800_CURR_SENS_RANGE; // Correct for sensor version
			pavg_final /= LSBpermW; // Convert from codes to mW
 8003c44:	4b87      	ldr	r3, [pc, #540]	@ (8003e64 <main+0x44c>)
 8003c46:	681b      	ldr	r3, [r3, #0]
 8003c48:	18ba      	adds	r2, r7, r2
 8003c4a:	6811      	ldr	r1, [r2, #0]
 8003c4c:	1c18      	adds	r0, r3, #0
 8003c4e:	f7fc fe53 	bl	80008f8 <__aeabi_fdiv>
 8003c52:	1c03      	adds	r3, r0, #0
 8003c54:	1c1a      	adds	r2, r3, #0
 8003c56:	4b83      	ldr	r3, [pc, #524]	@ (8003e64 <main+0x44c>)
 8003c58:	601a      	str	r2, [r3, #0]
			//Correct for the voltage divider: (RISO1 + RISO2 + RSENSE) / RSENSE
			//Or:  (RISO1 + RISO2 + RISO3 + RISO4 + RSENSE) / RSENSE
			pavg_final /= 0.0008243;
 8003c5a:	4b82      	ldr	r3, [pc, #520]	@ (8003e64 <main+0x44c>)
 8003c5c:	681b      	ldr	r3, [r3, #0]
 8003c5e:	1c18      	adds	r0, r3, #0
 8003c60:	f7ff f9c8 	bl	8002ff4 <__aeabi_f2d>
 8003c64:	4a81      	ldr	r2, [pc, #516]	@ (8003e6c <main+0x454>)
 8003c66:	4b82      	ldr	r3, [pc, #520]	@ (8003e70 <main+0x458>)
 8003c68:	f7fd fdea 	bl	8001840 <__aeabi_ddiv>
 8003c6c:	0002      	movs	r2, r0
 8003c6e:	000b      	movs	r3, r1
 8003c70:	0010      	movs	r0, r2
 8003c72:	0019      	movs	r1, r3
 8003c74:	f7ff fa06 	bl	8003084 <__aeabi_d2f>
 8003c78:	1c02      	adds	r2, r0, #0
 8003c7a:	4b7a      	ldr	r3, [pc, #488]	@ (8003e64 <main+0x44c>)
 8003c7c:	601a      	str	r2, [r3, #0]
			pavg_final /= 1000; // Convert from mW to W
 8003c7e:	4b79      	ldr	r3, [pc, #484]	@ (8003e64 <main+0x44c>)
 8003c80:	681b      	ldr	r3, [r3, #0]
 8003c82:	497c      	ldr	r1, [pc, #496]	@ (8003e74 <main+0x45c>)
 8003c84:	1c18      	adds	r0, r3, #0
 8003c86:	f7fc fe37 	bl	80008f8 <__aeabi_fdiv>
 8003c8a:	1c03      	adds	r3, r0, #0
 8003c8c:	1c1a      	adds	r2, r3, #0
 8003c8e:	4b75      	ldr	r3, [pc, #468]	@ (8003e64 <main+0x44c>)
 8003c90:	601a      	str	r2, [r3, #0]

			kwh = kwh + (pavg_final * (1/(float)60));
 8003c92:	4b74      	ldr	r3, [pc, #464]	@ (8003e64 <main+0x44c>)
 8003c94:	681b      	ldr	r3, [r3, #0]
 8003c96:	4978      	ldr	r1, [pc, #480]	@ (8003e78 <main+0x460>)
 8003c98:	1c18      	adds	r0, r3, #0
 8003c9a:	f7fc fffb 	bl	8000c94 <__aeabi_fmul>
 8003c9e:	1c03      	adds	r3, r0, #0
 8003ca0:	1c1a      	adds	r2, r3, #0
 8003ca2:	4b76      	ldr	r3, [pc, #472]	@ (8003e7c <main+0x464>)
 8003ca4:	681b      	ldr	r3, [r3, #0]
 8003ca6:	1c19      	adds	r1, r3, #0
 8003ca8:	1c10      	adds	r0, r2, #0
 8003caa:	f7fc fc33 	bl	8000514 <__aeabi_fadd>
 8003cae:	1c03      	adds	r3, r0, #0
 8003cb0:	1c1a      	adds	r2, r3, #0
 8003cb2:	4b72      	ldr	r3, [pc, #456]	@ (8003e7c <main+0x464>)
 8003cb4:	601a      	str	r2, [r3, #0]
			/* TODO update kwh in EEPROM */
			kwh_update_flag = 0; /* wait till next min */
 8003cb6:	4b68      	ldr	r3, [pc, #416]	@ (8003e58 <main+0x440>)
 8003cb8:	2200      	movs	r2, #0
 8003cba:	701a      	strb	r2, [r3, #0]
			ds3231_clearflagalarm1(); /* clear alarm flag */
 8003cbc:	f7ff fbb2 	bl	8003424 <ds3231_clearflagalarm1>
		}
		if(vi_update_flag == 1) {
 8003cc0:	4b6f      	ldr	r3, [pc, #444]	@ (8003e80 <main+0x468>)
 8003cc2:	781b      	ldrb	r3, [r3, #0]
 8003cc4:	2b01      	cmp	r3, #1
 8003cc6:	d000      	beq.n	8003cca <main+0x2b2>
 8003cc8:	e082      	b.n	8003dd0 <main+0x3b8>
			HAL_I2C_Mem_Read(&hi2c1, (ACS37800_I2C_ADDR << 1), ACS37800_REG_VIRMS, I2C_MEMADD_SIZE_8BIT, acs37800_vi_buffer, 4, 100);
 8003cca:	4864      	ldr	r0, [pc, #400]	@ (8003e5c <main+0x444>)
 8003ccc:	2364      	movs	r3, #100	@ 0x64
 8003cce:	9302      	str	r3, [sp, #8]
 8003cd0:	2304      	movs	r3, #4
 8003cd2:	9301      	str	r3, [sp, #4]
 8003cd4:	4b6b      	ldr	r3, [pc, #428]	@ (8003e84 <main+0x46c>)
 8003cd6:	9300      	str	r3, [sp, #0]
 8003cd8:	2301      	movs	r3, #1
 8003cda:	2220      	movs	r2, #32
 8003cdc:	21fe      	movs	r1, #254	@ 0xfe
 8003cde:	f003 f969 	bl	8006fb4 <HAL_I2C_Mem_Read>
			uint16_t vrms_raw = (acs37800_vi_buffer[1] << 8) | acs37800_vi_buffer[0];
 8003ce2:	4b68      	ldr	r3, [pc, #416]	@ (8003e84 <main+0x46c>)
 8003ce4:	785b      	ldrb	r3, [r3, #1]
 8003ce6:	b21b      	sxth	r3, r3
 8003ce8:	021b      	lsls	r3, r3, #8
 8003cea:	b21a      	sxth	r2, r3
 8003cec:	4b65      	ldr	r3, [pc, #404]	@ (8003e84 <main+0x46c>)
 8003cee:	781b      	ldrb	r3, [r3, #0]
 8003cf0:	b21b      	sxth	r3, r3
 8003cf2:	4313      	orrs	r3, r2
 8003cf4:	b21a      	sxth	r2, r3
 8003cf6:	21f6      	movs	r1, #246	@ 0xf6
 8003cf8:	187b      	adds	r3, r7, r1
 8003cfa:	801a      	strh	r2, [r3, #0]
			vrms_final = vrms_raw / (float)55000;
 8003cfc:	187b      	adds	r3, r7, r1
 8003cfe:	881b      	ldrh	r3, [r3, #0]
 8003d00:	0018      	movs	r0, r3
 8003d02:	f7fd f941 	bl	8000f88 <__aeabi_i2f>
 8003d06:	1c03      	adds	r3, r0, #0
 8003d08:	495f      	ldr	r1, [pc, #380]	@ (8003e88 <main+0x470>)
 8003d0a:	1c18      	adds	r0, r3, #0
 8003d0c:	f7fc fdf4 	bl	80008f8 <__aeabi_fdiv>
 8003d10:	1c03      	adds	r3, r0, #0
 8003d12:	1c1a      	adds	r2, r3, #0
 8003d14:	4b5d      	ldr	r3, [pc, #372]	@ (8003e8c <main+0x474>)
 8003d16:	601a      	str	r2, [r3, #0]
			vrms_final = vrms_final * 250;
 8003d18:	4b5c      	ldr	r3, [pc, #368]	@ (8003e8c <main+0x474>)
 8003d1a:	681b      	ldr	r3, [r3, #0]
 8003d1c:	495c      	ldr	r1, [pc, #368]	@ (8003e90 <main+0x478>)
 8003d1e:	1c18      	adds	r0, r3, #0
 8003d20:	f7fc ffb8 	bl	8000c94 <__aeabi_fmul>
 8003d24:	1c03      	adds	r3, r0, #0
 8003d26:	1c1a      	adds	r2, r3, #0
 8003d28:	4b58      	ldr	r3, [pc, #352]	@ (8003e8c <main+0x474>)
 8003d2a:	601a      	str	r2, [r3, #0]
			vrms_final = vrms_final / 1000;
 8003d2c:	4b57      	ldr	r3, [pc, #348]	@ (8003e8c <main+0x474>)
 8003d2e:	681b      	ldr	r3, [r3, #0]
 8003d30:	4950      	ldr	r1, [pc, #320]	@ (8003e74 <main+0x45c>)
 8003d32:	1c18      	adds	r0, r3, #0
 8003d34:	f7fc fde0 	bl	80008f8 <__aeabi_fdiv>
 8003d38:	1c03      	adds	r3, r0, #0
 8003d3a:	1c1a      	adds	r2, r3, #0
 8003d3c:	4b53      	ldr	r3, [pc, #332]	@ (8003e8c <main+0x474>)
 8003d3e:	601a      	str	r2, [r3, #0]
			vrms_final = vrms_final / 0.0008243;
 8003d40:	4b52      	ldr	r3, [pc, #328]	@ (8003e8c <main+0x474>)
 8003d42:	681b      	ldr	r3, [r3, #0]
 8003d44:	1c18      	adds	r0, r3, #0
 8003d46:	f7ff f955 	bl	8002ff4 <__aeabi_f2d>
 8003d4a:	4a48      	ldr	r2, [pc, #288]	@ (8003e6c <main+0x454>)
 8003d4c:	4b48      	ldr	r3, [pc, #288]	@ (8003e70 <main+0x458>)
 8003d4e:	f7fd fd77 	bl	8001840 <__aeabi_ddiv>
 8003d52:	0002      	movs	r2, r0
 8003d54:	000b      	movs	r3, r1
 8003d56:	0010      	movs	r0, r2
 8003d58:	0019      	movs	r1, r3
 8003d5a:	f7ff f993 	bl	8003084 <__aeabi_d2f>
 8003d5e:	1c02      	adds	r2, r0, #0
 8003d60:	4b4a      	ldr	r3, [pc, #296]	@ (8003e8c <main+0x474>)
 8003d62:	601a      	str	r2, [r3, #0]
			uint16_t irms_raw = (acs37800_vi_buffer[3] << 8) | acs37800_vi_buffer[2];
 8003d64:	4b47      	ldr	r3, [pc, #284]	@ (8003e84 <main+0x46c>)
 8003d66:	78db      	ldrb	r3, [r3, #3]
 8003d68:	b21b      	sxth	r3, r3
 8003d6a:	021b      	lsls	r3, r3, #8
 8003d6c:	b21a      	sxth	r2, r3
 8003d6e:	4b45      	ldr	r3, [pc, #276]	@ (8003e84 <main+0x46c>)
 8003d70:	789b      	ldrb	r3, [r3, #2]
 8003d72:	b21b      	sxth	r3, r3
 8003d74:	4313      	orrs	r3, r2
 8003d76:	b21a      	sxth	r2, r3
 8003d78:	21f4      	movs	r1, #244	@ 0xf4
 8003d7a:	187b      	adds	r3, r7, r1
 8003d7c:	801a      	strh	r2, [r3, #0]
			irms_final = irms_raw / (float)55000;
 8003d7e:	187b      	adds	r3, r7, r1
 8003d80:	881b      	ldrh	r3, [r3, #0]
 8003d82:	0018      	movs	r0, r3
 8003d84:	f7fd f900 	bl	8000f88 <__aeabi_i2f>
 8003d88:	1c03      	adds	r3, r0, #0
 8003d8a:	493f      	ldr	r1, [pc, #252]	@ (8003e88 <main+0x470>)
 8003d8c:	1c18      	adds	r0, r3, #0
 8003d8e:	f7fc fdb3 	bl	80008f8 <__aeabi_fdiv>
 8003d92:	1c03      	adds	r3, r0, #0
 8003d94:	1c1a      	adds	r2, r3, #0
 8003d96:	4b3f      	ldr	r3, [pc, #252]	@ (8003e94 <main+0x47c>)
 8003d98:	601a      	str	r2, [r3, #0]
			irms_final = irms_final * ACS37800_CURR_SENS_RANGE;
 8003d9a:	4b3e      	ldr	r3, [pc, #248]	@ (8003e94 <main+0x47c>)
 8003d9c:	681b      	ldr	r3, [r3, #0]
 8003d9e:	493e      	ldr	r1, [pc, #248]	@ (8003e98 <main+0x480>)
 8003da0:	1c18      	adds	r0, r3, #0
 8003da2:	f7fc ff77 	bl	8000c94 <__aeabi_fmul>
 8003da6:	1c03      	adds	r3, r0, #0
 8003da8:	1c1a      	adds	r2, r3, #0
 8003daa:	4b3a      	ldr	r3, [pc, #232]	@ (8003e94 <main+0x47c>)
 8003dac:	601a      	str	r2, [r3, #0]
			if(irms_final < 0.050)
 8003dae:	4b39      	ldr	r3, [pc, #228]	@ (8003e94 <main+0x47c>)
 8003db0:	681b      	ldr	r3, [r3, #0]
 8003db2:	1c18      	adds	r0, r3, #0
 8003db4:	f7ff f91e 	bl	8002ff4 <__aeabi_f2d>
 8003db8:	4a38      	ldr	r2, [pc, #224]	@ (8003e9c <main+0x484>)
 8003dba:	4b39      	ldr	r3, [pc, #228]	@ (8003ea0 <main+0x488>)
 8003dbc:	f7fc fb48 	bl	8000450 <__aeabi_dcmplt>
 8003dc0:	1e03      	subs	r3, r0, #0
 8003dc2:	d002      	beq.n	8003dca <main+0x3b2>
				irms_final = 0;
 8003dc4:	4b33      	ldr	r3, [pc, #204]	@ (8003e94 <main+0x47c>)
 8003dc6:	2200      	movs	r2, #0
 8003dc8:	601a      	str	r2, [r3, #0]
			vi_update_flag = 0; /* wait till next sec */
 8003dca:	4b2d      	ldr	r3, [pc, #180]	@ (8003e80 <main+0x468>)
 8003dcc:	2200      	movs	r2, #0
 8003dce:	701a      	strb	r2, [r3, #0]
		/*###*/
		/* routines */

		/*### Sensor read ###*/
	/*A*/
		if(sensor_refresh_flag == 1) {
 8003dd0:	4b34      	ldr	r3, [pc, #208]	@ (8003ea4 <main+0x48c>)
 8003dd2:	781b      	ldrb	r3, [r3, #0]
 8003dd4:	2b01      	cmp	r3, #1
 8003dd6:	d000      	beq.n	8003dda <main+0x3c2>
 8003dd8:	e0a4      	b.n	8003f24 <main+0x50c>
			sensor_rx_select(sensor_idx);
 8003dda:	4b33      	ldr	r3, [pc, #204]	@ (8003ea8 <main+0x490>)
 8003ddc:	781b      	ldrb	r3, [r3, #0]
 8003dde:	0018      	movs	r0, r3
 8003de0:	f001 f990 	bl	8005104 <sensor_rx_select>
			HAL_SPI_Receive(&hspi2, (uint8_t *)sdo, 2, 10);
 8003de4:	24f0      	movs	r4, #240	@ 0xf0
 8003de6:	1939      	adds	r1, r7, r4
 8003de8:	4830      	ldr	r0, [pc, #192]	@ (8003eac <main+0x494>)
 8003dea:	230a      	movs	r3, #10
 8003dec:	2202      	movs	r2, #2
 8003dee:	f005 fb3f 	bl	8009470 <HAL_SPI_Receive>
			sensor_rx_disable(); // Disables all IC comms
 8003df2:	f001 f967 	bl	80050c4 <sensor_rx_disable>
			temp_state = (((sdo[0] | (sdo[1] << 8)) >> 2) & 0x0001);
 8003df6:	0020      	movs	r0, r4
 8003df8:	183b      	adds	r3, r7, r0
 8003dfa:	781b      	ldrb	r3, [r3, #0]
 8003dfc:	001a      	movs	r2, r3
 8003dfe:	183b      	adds	r3, r7, r0
 8003e00:	785b      	ldrb	r3, [r3, #1]
 8003e02:	021b      	lsls	r3, r3, #8
 8003e04:	4313      	orrs	r3, r2
 8003e06:	109b      	asrs	r3, r3, #2
 8003e08:	b2da      	uxtb	r2, r3
 8003e0a:	2408      	movs	r4, #8
 8003e0c:	34ff      	adds	r4, #255	@ 0xff
 8003e0e:	193b      	adds	r3, r7, r4
 8003e10:	2101      	movs	r1, #1
 8003e12:	400a      	ands	r2, r1
 8003e14:	701a      	strb	r2, [r3, #0]
			temp_word = (sdo[0] | sdo[1] << 8);
 8003e16:	183b      	adds	r3, r7, r0
 8003e18:	781b      	ldrb	r3, [r3, #0]
 8003e1a:	b21a      	sxth	r2, r3
 8003e1c:	183b      	adds	r3, r7, r0
 8003e1e:	785b      	ldrb	r3, [r3, #1]
 8003e20:	b21b      	sxth	r3, r3
 8003e22:	021b      	lsls	r3, r3, #8
 8003e24:	b21b      	sxth	r3, r3
 8003e26:	4313      	orrs	r3, r2
 8003e28:	b21a      	sxth	r2, r3
 8003e2a:	21f2      	movs	r1, #242	@ 0xf2
 8003e2c:	187b      	adds	r3, r7, r1
 8003e2e:	801a      	strh	r2, [r3, #0]
			temp12b = (temp_word & 0b111111111111000) >> 3;
 8003e30:	187b      	adds	r3, r7, r1
 8003e32:	e03d      	b.n	8003eb0 <main+0x498>
 8003e34:	50001400 	.word	0x50001400
 8003e38:	50000800 	.word	0x50000800
 8003e3c:	50000400 	.word	0x50000400
 8003e40:	200004ec 	.word	0x200004ec
 8003e44:	0800e210 	.word	0x0800e210
 8003e48:	200003e0 	.word	0x200003e0
 8003e4c:	200004f9 	.word	0x200004f9
 8003e50:	2000051c 	.word	0x2000051c
 8003e54:	fffffefc 	.word	0xfffffefc
 8003e58:	20000506 	.word	0x20000506
 8003e5c:	200002d4 	.word	0x200002d4
 8003e60:	20000204 	.word	0x20000204
 8003e64:	20000210 	.word	0x20000210
 8003e68:	40451eb8 	.word	0x40451eb8
 8003e6c:	c5634c00 	.word	0xc5634c00
 8003e70:	3f4b02ba 	.word	0x3f4b02ba
 8003e74:	447a0000 	.word	0x447a0000
 8003e78:	3c888889 	.word	0x3c888889
 8003e7c:	200004f4 	.word	0x200004f4
 8003e80:	20000507 	.word	0x20000507
 8003e84:	20000200 	.word	0x20000200
 8003e88:	4756d800 	.word	0x4756d800
 8003e8c:	20000208 	.word	0x20000208
 8003e90:	437a0000 	.word	0x437a0000
 8003e94:	2000020c 	.word	0x2000020c
 8003e98:	41f00000 	.word	0x41f00000
 8003e9c:	9999999a 	.word	0x9999999a
 8003ea0:	3fa99999 	.word	0x3fa99999
 8003ea4:	200004ce 	.word	0x200004ce
 8003ea8:	200004cd 	.word	0x200004cd
 8003eac:	2000037c 	.word	0x2000037c
 8003eb0:	881b      	ldrh	r3, [r3, #0]
 8003eb2:	10db      	asrs	r3, r3, #3
 8003eb4:	b29a      	uxth	r2, r3
 8003eb6:	1d7b      	adds	r3, r7, #5
 8003eb8:	33ff      	adds	r3, #255	@ 0xff
 8003eba:	0512      	lsls	r2, r2, #20
 8003ebc:	0d12      	lsrs	r2, r2, #20
 8003ebe:	801a      	strh	r2, [r3, #0]
			/* store the temp */
			if(temp_state == 1) {
 8003ec0:	193b      	adds	r3, r7, r4
 8003ec2:	781b      	ldrb	r3, [r3, #0]
 8003ec4:	2b01      	cmp	r3, #1
 8003ec6:	d107      	bne.n	8003ed8 <main+0x4c0>
				temperatures[sensor_idx - 1] = -99;
 8003ec8:	4bdd      	ldr	r3, [pc, #884]	@ (8004240 <main+0x828>)
 8003eca:	781b      	ldrb	r3, [r3, #0]
 8003ecc:	1e5a      	subs	r2, r3, #1
 8003ece:	4bdd      	ldr	r3, [pc, #884]	@ (8004244 <main+0x82c>)
 8003ed0:	0092      	lsls	r2, r2, #2
 8003ed2:	49dd      	ldr	r1, [pc, #884]	@ (8004248 <main+0x830>)
 8003ed4:	50d1      	str	r1, [r2, r3]
 8003ed6:	e016      	b.n	8003f06 <main+0x4ee>
			}
			else {
				temperatures[sensor_idx - 1] = (float)(temp12b*0.25);
 8003ed8:	1d7b      	adds	r3, r7, #5
 8003eda:	33ff      	adds	r3, #255	@ 0xff
 8003edc:	881b      	ldrh	r3, [r3, #0]
 8003ede:	0018      	movs	r0, r3
 8003ee0:	f7ff f836 	bl	8002f50 <__aeabi_i2d>
 8003ee4:	2200      	movs	r2, #0
 8003ee6:	4bd9      	ldr	r3, [pc, #868]	@ (800424c <main+0x834>)
 8003ee8:	f7fe f8e4 	bl	80020b4 <__aeabi_dmul>
 8003eec:	0002      	movs	r2, r0
 8003eee:	000b      	movs	r3, r1
 8003ef0:	49d3      	ldr	r1, [pc, #844]	@ (8004240 <main+0x828>)
 8003ef2:	7809      	ldrb	r1, [r1, #0]
 8003ef4:	1e4c      	subs	r4, r1, #1
 8003ef6:	0010      	movs	r0, r2
 8003ef8:	0019      	movs	r1, r3
 8003efa:	f7ff f8c3 	bl	8003084 <__aeabi_d2f>
 8003efe:	1c01      	adds	r1, r0, #0
 8003f00:	4bd0      	ldr	r3, [pc, #832]	@ (8004244 <main+0x82c>)
 8003f02:	00a2      	lsls	r2, r4, #2
 8003f04:	50d1      	str	r1, [r2, r3]
			}
			sensor_idx = sensor_idx >= SENSOR_COUNT ? 1 : sensor_idx + 1;
 8003f06:	4bce      	ldr	r3, [pc, #824]	@ (8004240 <main+0x828>)
 8003f08:	781b      	ldrb	r3, [r3, #0]
 8003f0a:	2b01      	cmp	r3, #1
 8003f0c:	d804      	bhi.n	8003f18 <main+0x500>
 8003f0e:	4bcc      	ldr	r3, [pc, #816]	@ (8004240 <main+0x828>)
 8003f10:	781b      	ldrb	r3, [r3, #0]
 8003f12:	3301      	adds	r3, #1
 8003f14:	b2da      	uxtb	r2, r3
 8003f16:	e000      	b.n	8003f1a <main+0x502>
 8003f18:	2201      	movs	r2, #1
 8003f1a:	4bc9      	ldr	r3, [pc, #804]	@ (8004240 <main+0x828>)
 8003f1c:	701a      	strb	r2, [r3, #0]
			sensor_refresh_flag = 0;
 8003f1e:	4bcc      	ldr	r3, [pc, #816]	@ (8004250 <main+0x838>)
 8003f20:	2200      	movs	r2, #0
 8003f22:	701a      	strb	r2, [r3, #0]
		//	}
		//	else {
		//		temperatures[2] = -99;
		//		active_sensor_idx = 2;
		//	}
		sdo[0] = 0;
 8003f24:	21f0      	movs	r1, #240	@ 0xf0
 8003f26:	187b      	adds	r3, r7, r1
 8003f28:	2200      	movs	r2, #0
 8003f2a:	701a      	strb	r2, [r3, #0]
		sdo[1] = 0;
 8003f2c:	187b      	adds	r3, r7, r1
 8003f2e:	2200      	movs	r2, #0
 8003f30:	705a      	strb	r2, [r3, #1]
		temp_word = 0;
 8003f32:	23f2      	movs	r3, #242	@ 0xf2
 8003f34:	18fb      	adds	r3, r7, r3
 8003f36:	2200      	movs	r2, #0
 8003f38:	801a      	strh	r2, [r3, #0]
		temp12b = 0;
 8003f3a:	1d7b      	adds	r3, r7, #5
 8003f3c:	33ff      	adds	r3, #255	@ 0xff
 8003f3e:	2200      	movs	r2, #0
 8003f40:	801a      	strh	r2, [r3, #0]
		//
		/*### ON-OFF Control ###*/
		if(temperatures[0] >= set_point || temperatures[1] >= set_point) {
 8003f42:	4bc0      	ldr	r3, [pc, #768]	@ (8004244 <main+0x82c>)
 8003f44:	681c      	ldr	r4, [r3, #0]
 8003f46:	1c7b      	adds	r3, r7, #1
 8003f48:	33ff      	adds	r3, #255	@ 0xff
 8003f4a:	881b      	ldrh	r3, [r3, #0]
 8003f4c:	0018      	movs	r0, r3
 8003f4e:	f7fd f81b 	bl	8000f88 <__aeabi_i2f>
 8003f52:	1c03      	adds	r3, r0, #0
 8003f54:	1c19      	adds	r1, r3, #0
 8003f56:	1c20      	adds	r0, r4, #0
 8003f58:	f7fc fad2 	bl	8000500 <__aeabi_fcmpge>
 8003f5c:	1e03      	subs	r3, r0, #0
 8003f5e:	d10e      	bne.n	8003f7e <main+0x566>
 8003f60:	4bb8      	ldr	r3, [pc, #736]	@ (8004244 <main+0x82c>)
 8003f62:	685c      	ldr	r4, [r3, #4]
 8003f64:	1c7b      	adds	r3, r7, #1
 8003f66:	33ff      	adds	r3, #255	@ 0xff
 8003f68:	881b      	ldrh	r3, [r3, #0]
 8003f6a:	0018      	movs	r0, r3
 8003f6c:	f7fd f80c 	bl	8000f88 <__aeabi_i2f>
 8003f70:	1c03      	adds	r3, r0, #0
 8003f72:	1c19      	adds	r1, r3, #0
 8003f74:	1c20      	adds	r0, r4, #0
 8003f76:	f7fc fac3 	bl	8000500 <__aeabi_fcmpge>
 8003f7a:	1e03      	subs	r3, r0, #0
 8003f7c:	d010      	beq.n	8003fa0 <main+0x588>
			/* Turn TRIAC off */
			TRIAC1_SET(0);
 8003f7e:	4bb5      	ldr	r3, [pc, #724]	@ (8004254 <main+0x83c>)
 8003f80:	2200      	movs	r2, #0
 8003f82:	2101      	movs	r1, #1
 8003f84:	0018      	movs	r0, r3
 8003f86:	f002 fcec 	bl	8006962 <HAL_GPIO_WritePin>
			TRIAC2_SET(0);
 8003f8a:	2380      	movs	r3, #128	@ 0x80
 8003f8c:	019b      	lsls	r3, r3, #6
 8003f8e:	48b2      	ldr	r0, [pc, #712]	@ (8004258 <main+0x840>)
 8003f90:	2200      	movs	r2, #0
 8003f92:	0019      	movs	r1, r3
 8003f94:	f002 fce5 	bl	8006962 <HAL_GPIO_WritePin>
			triac_temp_ctrl = 0;
 8003f98:	4bb0      	ldr	r3, [pc, #704]	@ (800425c <main+0x844>)
 8003f9a:	2200      	movs	r2, #0
 8003f9c:	701a      	strb	r2, [r3, #0]
 8003f9e:	e002      	b.n	8003fa6 <main+0x58e>
		}
		else {
			triac_temp_ctrl = 1;
 8003fa0:	4bae      	ldr	r3, [pc, #696]	@ (800425c <main+0x844>)
 8003fa2:	2201      	movs	r2, #1
 8003fa4:	701a      	strb	r2, [r3, #0]
			/* Use TRIAC control logic to control output */
		}

		/*### Selector switch read ###*/
		if(triac_temp_ctrl == 1) {
 8003fa6:	4bad      	ldr	r3, [pc, #692]	@ (800425c <main+0x844>)
 8003fa8:	781b      	ldrb	r3, [r3, #0]
 8003faa:	2b01      	cmp	r3, #1
 8003fac:	d163      	bne.n	8004076 <main+0x65e>
			if(BTN1_READ() == 0) {
 8003fae:	2380      	movs	r3, #128	@ 0x80
 8003fb0:	009b      	lsls	r3, r3, #2
 8003fb2:	4aab      	ldr	r2, [pc, #684]	@ (8004260 <main+0x848>)
 8003fb4:	0019      	movs	r1, r3
 8003fb6:	0010      	movs	r0, r2
 8003fb8:	f002 fcb6 	bl	8006928 <HAL_GPIO_ReadPin>
 8003fbc:	1e03      	subs	r3, r0, #0
 8003fbe:	d112      	bne.n	8003fe6 <main+0x5ce>
				if(BTN1_READ() == 0) {
 8003fc0:	2380      	movs	r3, #128	@ 0x80
 8003fc2:	009b      	lsls	r3, r3, #2
 8003fc4:	4aa6      	ldr	r2, [pc, #664]	@ (8004260 <main+0x848>)
 8003fc6:	0019      	movs	r1, r3
 8003fc8:	0010      	movs	r0, r2
 8003fca:	f002 fcad 	bl	8006928 <HAL_GPIO_ReadPin>
 8003fce:	1e03      	subs	r3, r0, #0
 8003fd0:	d164      	bne.n	800409c <main+0x684>
					mode = 1;
 8003fd2:	4ba4      	ldr	r3, [pc, #656]	@ (8004264 <main+0x84c>)
 8003fd4:	2201      	movs	r2, #1
 8003fd6:	701a      	strb	r2, [r3, #0]
					triac_time = 4.5; /* 130V */
 8003fd8:	4ba3      	ldr	r3, [pc, #652]	@ (8004268 <main+0x850>)
 8003fda:	4aa4      	ldr	r2, [pc, #656]	@ (800426c <main+0x854>)
 8003fdc:	601a      	str	r2, [r3, #0]
					triac_mode = MODE_CTRL; /* Never trigger TRIACs */
 8003fde:	4ba4      	ldr	r3, [pc, #656]	@ (8004270 <main+0x858>)
 8003fe0:	2202      	movs	r2, #2
 8003fe2:	701a      	strb	r2, [r3, #0]
 8003fe4:	e05a      	b.n	800409c <main+0x684>
				}
			}
			else if(BTN2_READ() == 0) {
 8003fe6:	2380      	movs	r3, #128	@ 0x80
 8003fe8:	005b      	lsls	r3, r3, #1
 8003fea:	4a9d      	ldr	r2, [pc, #628]	@ (8004260 <main+0x848>)
 8003fec:	0019      	movs	r1, r3
 8003fee:	0010      	movs	r0, r2
 8003ff0:	f002 fc9a 	bl	8006928 <HAL_GPIO_ReadPin>
 8003ff4:	1e03      	subs	r3, r0, #0
 8003ff6:	d112      	bne.n	800401e <main+0x606>
				if(BTN2_READ() == 0) {
 8003ff8:	2380      	movs	r3, #128	@ 0x80
 8003ffa:	005b      	lsls	r3, r3, #1
 8003ffc:	4a98      	ldr	r2, [pc, #608]	@ (8004260 <main+0x848>)
 8003ffe:	0019      	movs	r1, r3
 8004000:	0010      	movs	r0, r2
 8004002:	f002 fc91 	bl	8006928 <HAL_GPIO_ReadPin>
 8004006:	1e03      	subs	r3, r0, #0
 8004008:	d148      	bne.n	800409c <main+0x684>
					mode = 2;
 800400a:	4b96      	ldr	r3, [pc, #600]	@ (8004264 <main+0x84c>)
 800400c:	2202      	movs	r2, #2
 800400e:	701a      	strb	r2, [r3, #0]
					triac_time = 3.37; /* 170V */
 8004010:	4b95      	ldr	r3, [pc, #596]	@ (8004268 <main+0x850>)
 8004012:	4a98      	ldr	r2, [pc, #608]	@ (8004274 <main+0x85c>)
 8004014:	601a      	str	r2, [r3, #0]
					triac_mode = MODE_CTRL; /* Never trigger TRIACs */
 8004016:	4b96      	ldr	r3, [pc, #600]	@ (8004270 <main+0x858>)
 8004018:	2202      	movs	r2, #2
 800401a:	701a      	strb	r2, [r3, #0]
 800401c:	e03e      	b.n	800409c <main+0x684>
				}
			}
			else if(BTN3_READ() == 0) {
 800401e:	4b90      	ldr	r3, [pc, #576]	@ (8004260 <main+0x848>)
 8004020:	2180      	movs	r1, #128	@ 0x80
 8004022:	0018      	movs	r0, r3
 8004024:	f002 fc80 	bl	8006928 <HAL_GPIO_ReadPin>
 8004028:	1e03      	subs	r3, r0, #0
 800402a:	d110      	bne.n	800404e <main+0x636>
				if(BTN3_READ() == 0) {
 800402c:	4b8c      	ldr	r3, [pc, #560]	@ (8004260 <main+0x848>)
 800402e:	2180      	movs	r1, #128	@ 0x80
 8004030:	0018      	movs	r0, r3
 8004032:	f002 fc79 	bl	8006928 <HAL_GPIO_ReadPin>
 8004036:	1e03      	subs	r3, r0, #0
 8004038:	d130      	bne.n	800409c <main+0x684>
					mode = 3;
 800403a:	4b8a      	ldr	r3, [pc, #552]	@ (8004264 <main+0x84c>)
 800403c:	2203      	movs	r2, #3
 800403e:	701a      	strb	r2, [r3, #0]
					triac_time = 2.4; /* 205V */
 8004040:	4b89      	ldr	r3, [pc, #548]	@ (8004268 <main+0x850>)
 8004042:	4a8d      	ldr	r2, [pc, #564]	@ (8004278 <main+0x860>)
 8004044:	601a      	str	r2, [r3, #0]
					triac_mode = MODE_CTRL; /* Never trigger TRIACs */
 8004046:	4b8a      	ldr	r3, [pc, #552]	@ (8004270 <main+0x858>)
 8004048:	2202      	movs	r2, #2
 800404a:	701a      	strb	r2, [r3, #0]
 800404c:	e026      	b.n	800409c <main+0x684>
				}
			}
			else {
				mode = 0;
 800404e:	4b85      	ldr	r3, [pc, #532]	@ (8004264 <main+0x84c>)
 8004050:	2200      	movs	r2, #0
 8004052:	701a      	strb	r2, [r3, #0]
				triac_mode = MODE_OFF; /* Never trigger TRIACs */
 8004054:	4b86      	ldr	r3, [pc, #536]	@ (8004270 <main+0x858>)
 8004056:	2200      	movs	r2, #0
 8004058:	701a      	strb	r2, [r3, #0]
				/* keep triacs off */
				TRIAC1_SET(0);
 800405a:	4b7e      	ldr	r3, [pc, #504]	@ (8004254 <main+0x83c>)
 800405c:	2200      	movs	r2, #0
 800405e:	2101      	movs	r1, #1
 8004060:	0018      	movs	r0, r3
 8004062:	f002 fc7e 	bl	8006962 <HAL_GPIO_WritePin>
				TRIAC2_SET(0);
 8004066:	2380      	movs	r3, #128	@ 0x80
 8004068:	019b      	lsls	r3, r3, #6
 800406a:	487b      	ldr	r0, [pc, #492]	@ (8004258 <main+0x840>)
 800406c:	2200      	movs	r2, #0
 800406e:	0019      	movs	r1, r3
 8004070:	f002 fc77 	bl	8006962 <HAL_GPIO_WritePin>
 8004074:	e012      	b.n	800409c <main+0x684>
			}
		}
		else {
			mode = 0;
 8004076:	4b7b      	ldr	r3, [pc, #492]	@ (8004264 <main+0x84c>)
 8004078:	2200      	movs	r2, #0
 800407a:	701a      	strb	r2, [r3, #0]
			triac_mode = MODE_OFF; /* Never trigger TRIACs */
 800407c:	4b7c      	ldr	r3, [pc, #496]	@ (8004270 <main+0x858>)
 800407e:	2200      	movs	r2, #0
 8004080:	701a      	strb	r2, [r3, #0]
			/* keep triacs off */
			TRIAC1_SET(0);
 8004082:	4b74      	ldr	r3, [pc, #464]	@ (8004254 <main+0x83c>)
 8004084:	2200      	movs	r2, #0
 8004086:	2101      	movs	r1, #1
 8004088:	0018      	movs	r0, r3
 800408a:	f002 fc6a 	bl	8006962 <HAL_GPIO_WritePin>
			TRIAC2_SET(0);
 800408e:	2380      	movs	r3, #128	@ 0x80
 8004090:	019b      	lsls	r3, r3, #6
 8004092:	4871      	ldr	r0, [pc, #452]	@ (8004258 <main+0x840>)
 8004094:	2200      	movs	r2, #0
 8004096:	0019      	movs	r1, r3
 8004098:	f002 fc63 	bl	8006962 <HAL_GPIO_WritePin>
		}

		/*A*/
		/* GSM stuff */
		/*########################################################################*/
		if(gsm_status != GSM_WAIT) {
 800409c:	4b77      	ldr	r3, [pc, #476]	@ (800427c <main+0x864>)
 800409e:	781b      	ldrb	r3, [r3, #0]
 80040a0:	b2db      	uxtb	r3, r3
 80040a2:	2b02      	cmp	r3, #2
 80040a4:	d100      	bne.n	80040a8 <main+0x690>
 80040a6:	e128      	b.n	80042fa <main+0x8e2>
			if(upload_running) {
 80040a8:	4b75      	ldr	r3, [pc, #468]	@ (8004280 <main+0x868>)
 80040aa:	781b      	ldrb	r3, [r3, #0]
 80040ac:	2b00      	cmp	r3, #0
 80040ae:	d100      	bne.n	80040b2 <main+0x69a>
 80040b0:	e11e      	b.n	80042f0 <main+0x8d8>
				if(gsm_status == GSM_OK || gsm_status == GSM_NOK) {
 80040b2:	4b72      	ldr	r3, [pc, #456]	@ (800427c <main+0x864>)
 80040b4:	781b      	ldrb	r3, [r3, #0]
 80040b6:	b2db      	uxtb	r3, r3
 80040b8:	2b00      	cmp	r3, #0
 80040ba:	d004      	beq.n	80040c6 <main+0x6ae>
 80040bc:	4b6f      	ldr	r3, [pc, #444]	@ (800427c <main+0x864>)
 80040be:	781b      	ldrb	r3, [r3, #0]
 80040c0:	b2db      	uxtb	r3, r3
 80040c2:	2b63      	cmp	r3, #99	@ 0x63
 80040c4:	d115      	bne.n	80040f2 <main+0x6da>
					if(gsm_cmd_step >= GSM_CMD_LAST_IDX) {
 80040c6:	4b6f      	ldr	r3, [pc, #444]	@ (8004284 <main+0x86c>)
 80040c8:	781b      	ldrb	r3, [r3, #0]
 80040ca:	2b0c      	cmp	r3, #12
 80040cc:	d90b      	bls.n	80040e6 <main+0x6ce>
						upload_flag = 1; /* successful upload */
 80040ce:	4b6e      	ldr	r3, [pc, #440]	@ (8004288 <main+0x870>)
 80040d0:	2201      	movs	r2, #1
 80040d2:	701a      	strb	r2, [r3, #0]
						led_blink();
 80040d4:	f7ff f9de 	bl	8003494 <led_blink>
						gsm_cmd_step = 0; /* prep for next upload */
 80040d8:	4b6a      	ldr	r3, [pc, #424]	@ (8004284 <main+0x86c>)
 80040da:	2200      	movs	r2, #0
 80040dc:	701a      	strb	r2, [r3, #0]
						upload_running = 0; /* wait for next time slot */
 80040de:	4b68      	ldr	r3, [pc, #416]	@ (8004280 <main+0x868>)
 80040e0:	2200      	movs	r2, #0
 80040e2:	701a      	strb	r2, [r3, #0]
 80040e4:	e005      	b.n	80040f2 <main+0x6da>
					}
					else
						gsm_cmd_step += 1;
 80040e6:	4b67      	ldr	r3, [pc, #412]	@ (8004284 <main+0x86c>)
 80040e8:	781b      	ldrb	r3, [r3, #0]
 80040ea:	3301      	adds	r3, #1
 80040ec:	b2da      	uxtb	r2, r3
 80040ee:	4b65      	ldr	r3, [pc, #404]	@ (8004284 <main+0x86c>)
 80040f0:	701a      	strb	r2, [r3, #0]
				}
//				else if(gsm_status == GSM_NOK) {
//					gsm_cmd_step = 0;
//					upload_running = 0; /* cancel upload seq */
//				}
				switch(gsm_cmd_step) {
 80040f2:	4b64      	ldr	r3, [pc, #400]	@ (8004284 <main+0x86c>)
 80040f4:	781b      	ldrb	r3, [r3, #0]
 80040f6:	2b0e      	cmp	r3, #14
 80040f8:	d900      	bls.n	80040fc <main+0x6e4>
 80040fa:	e0fe      	b.n	80042fa <main+0x8e2>
 80040fc:	009a      	lsls	r2, r3, #2
 80040fe:	4b63      	ldr	r3, [pc, #396]	@ (800428c <main+0x874>)
 8004100:	18d3      	adds	r3, r2, r3
 8004102:	681b      	ldr	r3, [r3, #0]
 8004104:	469f      	mov	pc, r3
				case 0:
					break;
				case 1:
					gsm_cmd("AT+NETCLOSE","OK", GSM_WAIT_TIME_LOW);
 8004106:	23fa      	movs	r3, #250	@ 0xfa
 8004108:	005a      	lsls	r2, r3, #1
 800410a:	4961      	ldr	r1, [pc, #388]	@ (8004290 <main+0x878>)
 800410c:	4b61      	ldr	r3, [pc, #388]	@ (8004294 <main+0x87c>)
 800410e:	0018      	movs	r0, r3
 8004110:	f7ff fa94 	bl	800363c <gsm_cmd>
					break;
 8004114:	e0f1      	b.n	80042fa <main+0x8e2>
				case 2:
					gsm_cmd("AT+CCHMODE=1","OK", GSM_WAIT_TIME_LOW);
 8004116:	23fa      	movs	r3, #250	@ 0xfa
 8004118:	005a      	lsls	r2, r3, #1
 800411a:	495d      	ldr	r1, [pc, #372]	@ (8004290 <main+0x878>)
 800411c:	4b5e      	ldr	r3, [pc, #376]	@ (8004298 <main+0x880>)
 800411e:	0018      	movs	r0, r3
 8004120:	f7ff fa8c 	bl	800363c <gsm_cmd>
					break;
 8004124:	e0e9      	b.n	80042fa <main+0x8e2>
				case 3:
					gsm_cmd("AT+CCHSET=1","OK", GSM_WAIT_TIME_LOW);
 8004126:	23fa      	movs	r3, #250	@ 0xfa
 8004128:	005a      	lsls	r2, r3, #1
 800412a:	4959      	ldr	r1, [pc, #356]	@ (8004290 <main+0x878>)
 800412c:	4b5b      	ldr	r3, [pc, #364]	@ (800429c <main+0x884>)
 800412e:	0018      	movs	r0, r3
 8004130:	f7ff fa84 	bl	800363c <gsm_cmd>
					break;
 8004134:	e0e1      	b.n	80042fa <main+0x8e2>
				case 4:
					gsm_cmd("AT+CCHSTART","OK", GSM_WAIT_TIME_LOW);
 8004136:	23fa      	movs	r3, #250	@ 0xfa
 8004138:	005a      	lsls	r2, r3, #1
 800413a:	4955      	ldr	r1, [pc, #340]	@ (8004290 <main+0x878>)
 800413c:	4b58      	ldr	r3, [pc, #352]	@ (80042a0 <main+0x888>)
 800413e:	0018      	movs	r0, r3
 8004140:	f7ff fa7c 	bl	800363c <gsm_cmd>
					break;
 8004144:	e0d9      	b.n	80042fa <main+0x8e2>
				case 5:
					gsm_cmd("AT+CCHSSLCFG=0,0","OK",GSM_WAIT_TIME_LOW);
 8004146:	23fa      	movs	r3, #250	@ 0xfa
 8004148:	005a      	lsls	r2, r3, #1
 800414a:	4951      	ldr	r1, [pc, #324]	@ (8004290 <main+0x878>)
 800414c:	4b55      	ldr	r3, [pc, #340]	@ (80042a4 <main+0x88c>)
 800414e:	0018      	movs	r0, r3
 8004150:	f7ff fa74 	bl	800363c <gsm_cmd>
					break;
 8004154:	e0d1      	b.n	80042fa <main+0x8e2>
				case 6:
					gsm_cmd("AT+CSOCKSETPN=1","OK", GSM_WAIT_TIME_LOW);
 8004156:	23fa      	movs	r3, #250	@ 0xfa
 8004158:	005a      	lsls	r2, r3, #1
 800415a:	494d      	ldr	r1, [pc, #308]	@ (8004290 <main+0x878>)
 800415c:	4b52      	ldr	r3, [pc, #328]	@ (80042a8 <main+0x890>)
 800415e:	0018      	movs	r0, r3
 8004160:	f7ff fa6c 	bl	800363c <gsm_cmd>
					break;
 8004164:	e0c9      	b.n	80042fa <main+0x8e2>
				case 7:
					gsm_cmd("AT+CIPMODE=0","OK", GSM_WAIT_TIME_LOW);
 8004166:	23fa      	movs	r3, #250	@ 0xfa
 8004168:	005a      	lsls	r2, r3, #1
 800416a:	4949      	ldr	r1, [pc, #292]	@ (8004290 <main+0x878>)
 800416c:	4b4f      	ldr	r3, [pc, #316]	@ (80042ac <main+0x894>)
 800416e:	0018      	movs	r0, r3
 8004170:	f7ff fa64 	bl	800363c <gsm_cmd>
					break;
 8004174:	e0c1      	b.n	80042fa <main+0x8e2>
				case 8:
					gsm_cmd("AT+NETOPEN","OK", GSM_WAIT_TIME_LOW);
 8004176:	23fa      	movs	r3, #250	@ 0xfa
 8004178:	005a      	lsls	r2, r3, #1
 800417a:	4945      	ldr	r1, [pc, #276]	@ (8004290 <main+0x878>)
 800417c:	4b4c      	ldr	r3, [pc, #304]	@ (80042b0 <main+0x898>)
 800417e:	0018      	movs	r0, r3
 8004180:	f7ff fa5c 	bl	800363c <gsm_cmd>
					break;
 8004184:	e0b9      	b.n	80042fa <main+0x8e2>
				case 9:
					gsm_cmd("AT+CGATT=1","OK", GSM_WAIT_TIME_LOW);
 8004186:	23fa      	movs	r3, #250	@ 0xfa
 8004188:	005a      	lsls	r2, r3, #1
 800418a:	4941      	ldr	r1, [pc, #260]	@ (8004290 <main+0x878>)
 800418c:	4b49      	ldr	r3, [pc, #292]	@ (80042b4 <main+0x89c>)
 800418e:	0018      	movs	r0, r3
 8004190:	f7ff fa54 	bl	800363c <gsm_cmd>
					break;
 8004194:	e0b1      	b.n	80042fa <main+0x8e2>
				case 10:
					gsm_cmd("AT+CGACT=1,1","OK", GSM_WAIT_TIME_LOW);
 8004196:	23fa      	movs	r3, #250	@ 0xfa
 8004198:	005a      	lsls	r2, r3, #1
 800419a:	493d      	ldr	r1, [pc, #244]	@ (8004290 <main+0x878>)
 800419c:	4b46      	ldr	r3, [pc, #280]	@ (80042b8 <main+0x8a0>)
 800419e:	0018      	movs	r0, r3
 80041a0:	f7ff fa4c 	bl	800363c <gsm_cmd>
					break;
 80041a4:	e0a9      	b.n	80042fa <main+0x8e2>
				case 11:
					gsm_cmd("AT+IPADDR","OK", GSM_WAIT_TIME_MED);
 80041a6:	4a45      	ldr	r2, [pc, #276]	@ (80042bc <main+0x8a4>)
 80041a8:	4939      	ldr	r1, [pc, #228]	@ (8004290 <main+0x878>)
 80041aa:	4b45      	ldr	r3, [pc, #276]	@ (80042c0 <main+0x8a8>)
 80041ac:	0018      	movs	r0, r3
 80041ae:	f7ff fa45 	bl	800363c <gsm_cmd>
					break;
 80041b2:	e0a2      	b.n	80042fa <main+0x8e2>
				case 12:
					gsm_cmd("AT+CCHOPEN=0,\"api.thingspeak.com\",443,2","CONNECT 115200", GSM_WAIT_TIME_MED);
 80041b4:	4a41      	ldr	r2, [pc, #260]	@ (80042bc <main+0x8a4>)
 80041b6:	4943      	ldr	r1, [pc, #268]	@ (80042c4 <main+0x8ac>)
 80041b8:	4b43      	ldr	r3, [pc, #268]	@ (80042c8 <main+0x8b0>)
 80041ba:	0018      	movs	r0, r3
 80041bc:	f7ff fa3e 	bl	800363c <gsm_cmd>
					break;
 80041c0:	e09b      	b.n	80042fa <main+0x8e2>
				case 13:
					sprintf(content_string, "GET /update?api_key=%s&field1=%d&field2=%d&field3=%d&field4=%.1f&field5=%d&field6=%d\r\n" \
							"HTTP/1.1\r\nHost: api.thingspeak.com\r\n", \
							api_key, (int)temperatures[0], (int)temperatures[1], (int)mode, \
 80041c2:	4b20      	ldr	r3, [pc, #128]	@ (8004244 <main+0x82c>)
 80041c4:	681b      	ldr	r3, [r3, #0]
					sprintf(content_string, "GET /update?api_key=%s&field1=%d&field2=%d&field3=%d&field4=%.1f&field5=%d&field6=%d\r\n" \
 80041c6:	1c18      	adds	r0, r3, #0
 80041c8:	f7fc febe 	bl	8000f48 <__aeabi_f2iz>
 80041cc:	4682      	mov	sl, r0
							api_key, (int)temperatures[0], (int)temperatures[1], (int)mode, \
 80041ce:	4b1d      	ldr	r3, [pc, #116]	@ (8004244 <main+0x82c>)
 80041d0:	685b      	ldr	r3, [r3, #4]
					sprintf(content_string, "GET /update?api_key=%s&field1=%d&field2=%d&field3=%d&field4=%.1f&field5=%d&field6=%d\r\n" \
 80041d2:	1c18      	adds	r0, r3, #0
 80041d4:	f7fc feb8 	bl	8000f48 <__aeabi_f2iz>
 80041d8:	4680      	mov	r8, r0
 80041da:	4b22      	ldr	r3, [pc, #136]	@ (8004264 <main+0x84c>)
 80041dc:	781b      	ldrb	r3, [r3, #0]
 80041de:	469b      	mov	fp, r3
 80041e0:	4b3a      	ldr	r3, [pc, #232]	@ (80042cc <main+0x8b4>)
 80041e2:	681b      	ldr	r3, [r3, #0]
 80041e4:	1c18      	adds	r0, r3, #0
 80041e6:	f7fe ff05 	bl	8002ff4 <__aeabi_f2d>
 80041ea:	0004      	movs	r4, r0
 80041ec:	000d      	movs	r5, r1
 80041ee:	4b38      	ldr	r3, [pc, #224]	@ (80042d0 <main+0x8b8>)
 80041f0:	681b      	ldr	r3, [r3, #0]
 80041f2:	1c18      	adds	r0, r3, #0
 80041f4:	f7fc fea8 	bl	8000f48 <__aeabi_f2iz>
 80041f8:	4681      	mov	r9, r0
 80041fa:	4b36      	ldr	r3, [pc, #216]	@ (80042d4 <main+0x8bc>)
 80041fc:	681b      	ldr	r3, [r3, #0]
 80041fe:	1c18      	adds	r0, r3, #0
 8004200:	f7fe fef8 	bl	8002ff4 <__aeabi_f2d>
 8004204:	0002      	movs	r2, r0
 8004206:	000b      	movs	r3, r1
 8004208:	2114      	movs	r1, #20
 800420a:	187e      	adds	r6, r7, r1
 800420c:	4932      	ldr	r1, [pc, #200]	@ (80042d8 <main+0x8c0>)
 800420e:	2028      	movs	r0, #40	@ 0x28
 8004210:	1838      	adds	r0, r7, r0
 8004212:	9206      	str	r2, [sp, #24]
 8004214:	9307      	str	r3, [sp, #28]
 8004216:	464b      	mov	r3, r9
 8004218:	9304      	str	r3, [sp, #16]
 800421a:	9402      	str	r4, [sp, #8]
 800421c:	9503      	str	r5, [sp, #12]
 800421e:	465b      	mov	r3, fp
 8004220:	9301      	str	r3, [sp, #4]
 8004222:	4643      	mov	r3, r8
 8004224:	9300      	str	r3, [sp, #0]
 8004226:	4653      	mov	r3, sl
 8004228:	0032      	movs	r2, r6
 800422a:	f007 fd3f 	bl	800bcac <siprintf>
					 * kwh
					 * temp 1
					 * temp 2
					 *
					 */
					gsm_cmd(content_string, "200 OK", GSM_WAIT_TIME_MED);
 800422e:	4a23      	ldr	r2, [pc, #140]	@ (80042bc <main+0x8a4>)
 8004230:	492a      	ldr	r1, [pc, #168]	@ (80042dc <main+0x8c4>)
 8004232:	2028      	movs	r0, #40	@ 0x28
 8004234:	183b      	adds	r3, r7, r0
 8004236:	0018      	movs	r0, r3
 8004238:	f7ff fa00 	bl	800363c <gsm_cmd>
					break;
 800423c:	e05d      	b.n	80042fa <main+0x8e2>
 800423e:	46c0      	nop			@ (mov r8, r8)
 8004240:	200004cd 	.word	0x200004cd
 8004244:	20000508 	.word	0x20000508
 8004248:	c2c60000 	.word	0xc2c60000
 800424c:	3fd00000 	.word	0x3fd00000
 8004250:	200004ce 	.word	0x200004ce
 8004254:	50001400 	.word	0x50001400
 8004258:	50000800 	.word	0x50000800
 800425c:	200004f8 	.word	0x200004f8
 8004260:	50000400 	.word	0x50000400
 8004264:	20000505 	.word	0x20000505
 8004268:	20000500 	.word	0x20000500
 800426c:	40900000 	.word	0x40900000
 8004270:	20000504 	.word	0x20000504
 8004274:	4057ae14 	.word	0x4057ae14
 8004278:	4019999a 	.word	0x4019999a
 800427c:	20000516 	.word	0x20000516
 8004280:	20000598 	.word	0x20000598
 8004284:	2000051c 	.word	0x2000051c
 8004288:	20000599 	.word	0x20000599
 800428c:	0800e2f4 	.word	0x0800e2f4
 8004290:	0800e0a4 	.word	0x0800e0a4
 8004294:	0800e0a8 	.word	0x0800e0a8
 8004298:	0800e0b4 	.word	0x0800e0b4
 800429c:	0800e0c4 	.word	0x0800e0c4
 80042a0:	0800e0d0 	.word	0x0800e0d0
 80042a4:	0800e0dc 	.word	0x0800e0dc
 80042a8:	0800e0f0 	.word	0x0800e0f0
 80042ac:	0800e100 	.word	0x0800e100
 80042b0:	0800e110 	.word	0x0800e110
 80042b4:	0800e11c 	.word	0x0800e11c
 80042b8:	0800e128 	.word	0x0800e128
 80042bc:	00002710 	.word	0x00002710
 80042c0:	0800e138 	.word	0x0800e138
 80042c4:	0800e144 	.word	0x0800e144
 80042c8:	0800e154 	.word	0x0800e154
 80042cc:	2000020c 	.word	0x2000020c
 80042d0:	20000208 	.word	0x20000208
 80042d4:	200004f4 	.word	0x200004f4
 80042d8:	0800e17c 	.word	0x0800e17c
 80042dc:	0800e1f8 	.word	0x0800e1f8
				case 14:
					gsm_cmd("AT+CIPCLOSE=0", "OK", GSM_WAIT_TIME_LOW);
 80042e0:	23fa      	movs	r3, #250	@ 0xfa
 80042e2:	005a      	lsls	r2, r3, #1
 80042e4:	4916      	ldr	r1, [pc, #88]	@ (8004340 <main+0x928>)
 80042e6:	4b17      	ldr	r3, [pc, #92]	@ (8004344 <main+0x92c>)
 80042e8:	0018      	movs	r0, r3
 80042ea:	f7ff f9a7 	bl	800363c <gsm_cmd>
					break;
 80042ee:	e004      	b.n	80042fa <main+0x8e2>
				default:
				}
			}
			else gsm_cmd_step = 0;
 80042f0:	4b15      	ldr	r3, [pc, #84]	@ (8004348 <main+0x930>)
 80042f2:	2200      	movs	r2, #0
 80042f4:	701a      	strb	r2, [r3, #0]
 80042f6:	e000      	b.n	80042fa <main+0x8e2>
					break;
 80042f8:	46c0      	nop			@ (mov r8, r8)
		}
		if(sec % 30 == 0 && sec != 0) {
 80042fa:	4b14      	ldr	r3, [pc, #80]	@ (800434c <main+0x934>)
 80042fc:	781b      	ldrb	r3, [r3, #0]
 80042fe:	211e      	movs	r1, #30
 8004300:	0018      	movs	r0, r3
 8004302:	f7fb ff9f 	bl	8000244 <__aeabi_uidivmod>
 8004306:	000b      	movs	r3, r1
 8004308:	b2db      	uxtb	r3, r3
 800430a:	2b00      	cmp	r3, #0
 800430c:	d112      	bne.n	8004334 <main+0x91c>
 800430e:	4b0f      	ldr	r3, [pc, #60]	@ (800434c <main+0x934>)
 8004310:	781b      	ldrb	r3, [r3, #0]
 8004312:	2b00      	cmp	r3, #0
 8004314:	d00e      	beq.n	8004334 <main+0x91c>
			if(upload_running == 0 && upload_flag == 0) { /* upload flag indicates if an */
 8004316:	4b0e      	ldr	r3, [pc, #56]	@ (8004350 <main+0x938>)
 8004318:	781b      	ldrb	r3, [r3, #0]
 800431a:	2b00      	cmp	r3, #0
 800431c:	d10e      	bne.n	800433c <main+0x924>
 800431e:	4b0d      	ldr	r3, [pc, #52]	@ (8004354 <main+0x93c>)
 8004320:	781b      	ldrb	r3, [r3, #0]
 8004322:	2b00      	cmp	r3, #0
 8004324:	d10a      	bne.n	800433c <main+0x924>
				upload_running = 1; /* start uploading */
 8004326:	4b0a      	ldr	r3, [pc, #40]	@ (8004350 <main+0x938>)
 8004328:	2201      	movs	r2, #1
 800432a:	701a      	strb	r2, [r3, #0]
				gsm_cmd_step = 0; /* with the first command */
 800432c:	4b06      	ldr	r3, [pc, #24]	@ (8004348 <main+0x930>)
 800432e:	2200      	movs	r2, #0
 8004330:	701a      	strb	r2, [r3, #0]
			if(upload_running == 0 && upload_flag == 0) { /* upload flag indicates if an */
 8004332:	e003      	b.n	800433c <main+0x924>
			}
		} else upload_flag = 0;
 8004334:	4b07      	ldr	r3, [pc, #28]	@ (8004354 <main+0x93c>)
 8004336:	2200      	movs	r2, #0
 8004338:	701a      	strb	r2, [r3, #0]
 800433a:	e45a      	b.n	8003bf2 <main+0x1da>
			if(upload_running == 0 && upload_flag == 0) { /* upload flag indicates if an */
 800433c:	46c0      	nop			@ (mov r8, r8)
		if(kwh_update_flag == 1) {
 800433e:	e458      	b.n	8003bf2 <main+0x1da>
 8004340:	0800e0a4 	.word	0x0800e0a4
 8004344:	0800e200 	.word	0x0800e200
 8004348:	2000051c 	.word	0x2000051c
 800434c:	200004d4 	.word	0x200004d4
 8004350:	20000598 	.word	0x20000598
 8004354:	20000599 	.word	0x20000599

08004358 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8004358:	b590      	push	{r4, r7, lr}
 800435a:	b093      	sub	sp, #76	@ 0x4c
 800435c:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 800435e:	2414      	movs	r4, #20
 8004360:	193b      	adds	r3, r7, r4
 8004362:	0018      	movs	r0, r3
 8004364:	2334      	movs	r3, #52	@ 0x34
 8004366:	001a      	movs	r2, r3
 8004368:	2100      	movs	r1, #0
 800436a:	f007 fd0d 	bl	800bd88 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 800436e:	1d3b      	adds	r3, r7, #4
 8004370:	0018      	movs	r0, r3
 8004372:	2310      	movs	r3, #16
 8004374:	001a      	movs	r2, r3
 8004376:	2100      	movs	r1, #0
 8004378:	f007 fd06 	bl	800bd88 <memset>

  /** Configure the main internal regulator output voltage
  */
  HAL_PWREx_ControlVoltageScaling(PWR_REGULATOR_VOLTAGE_SCALE1);
 800437c:	2380      	movs	r3, #128	@ 0x80
 800437e:	009b      	lsls	r3, r3, #2
 8004380:	0018      	movs	r0, r3
 8004382:	f004 f983 	bl	800868c <HAL_PWREx_ControlVoltageScaling>

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 8004386:	193b      	adds	r3, r7, r4
 8004388:	2202      	movs	r2, #2
 800438a:	601a      	str	r2, [r3, #0]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 800438c:	193b      	adds	r3, r7, r4
 800438e:	2280      	movs	r2, #128	@ 0x80
 8004390:	0052      	lsls	r2, r2, #1
 8004392:	60da      	str	r2, [r3, #12]
  RCC_OscInitStruct.HSIDiv = RCC_HSI_DIV1;
 8004394:	0021      	movs	r1, r4
 8004396:	187b      	adds	r3, r7, r1
 8004398:	2200      	movs	r2, #0
 800439a:	611a      	str	r2, [r3, #16]
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 800439c:	187b      	adds	r3, r7, r1
 800439e:	2240      	movs	r2, #64	@ 0x40
 80043a0:	615a      	str	r2, [r3, #20]
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 80043a2:	187b      	adds	r3, r7, r1
 80043a4:	2202      	movs	r2, #2
 80043a6:	61da      	str	r2, [r3, #28]
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSI;
 80043a8:	187b      	adds	r3, r7, r1
 80043aa:	2202      	movs	r2, #2
 80043ac:	621a      	str	r2, [r3, #32]
  RCC_OscInitStruct.PLL.PLLM = RCC_PLLM_DIV1;
 80043ae:	187b      	adds	r3, r7, r1
 80043b0:	2200      	movs	r2, #0
 80043b2:	625a      	str	r2, [r3, #36]	@ 0x24
  RCC_OscInitStruct.PLL.PLLN = 12;
 80043b4:	187b      	adds	r3, r7, r1
 80043b6:	220c      	movs	r2, #12
 80043b8:	629a      	str	r2, [r3, #40]	@ 0x28
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV12;
 80043ba:	187b      	adds	r3, r7, r1
 80043bc:	22b0      	movs	r2, #176	@ 0xb0
 80043be:	0352      	lsls	r2, r2, #13
 80043c0:	62da      	str	r2, [r3, #44]	@ 0x2c
  RCC_OscInitStruct.PLL.PLLR = RCC_PLLR_DIV6;
 80043c2:	187b      	adds	r3, r7, r1
 80043c4:	22a0      	movs	r2, #160	@ 0xa0
 80043c6:	0612      	lsls	r2, r2, #24
 80043c8:	631a      	str	r2, [r3, #48]	@ 0x30
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 80043ca:	187b      	adds	r3, r7, r1
 80043cc:	0018      	movs	r0, r3
 80043ce:	f004 f9a9 	bl	8008724 <HAL_RCC_OscConfig>
 80043d2:	1e03      	subs	r3, r0, #0
 80043d4:	d001      	beq.n	80043da <SystemClock_Config+0x82>
  {
    Error_Handler();
 80043d6:	f000 fb0d 	bl	80049f4 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 80043da:	1d3b      	adds	r3, r7, #4
 80043dc:	2207      	movs	r2, #7
 80043de:	601a      	str	r2, [r3, #0]
                              |RCC_CLOCKTYPE_PCLK1;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 80043e0:	1d3b      	adds	r3, r7, #4
 80043e2:	2202      	movs	r2, #2
 80043e4:	605a      	str	r2, [r3, #4]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 80043e6:	1d3b      	adds	r3, r7, #4
 80043e8:	2200      	movs	r2, #0
 80043ea:	609a      	str	r2, [r3, #8]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 80043ec:	1d3b      	adds	r3, r7, #4
 80043ee:	2200      	movs	r2, #0
 80043f0:	60da      	str	r2, [r3, #12]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_1) != HAL_OK)
 80043f2:	1d3b      	adds	r3, r7, #4
 80043f4:	2101      	movs	r1, #1
 80043f6:	0018      	movs	r0, r3
 80043f8:	f004 fca4 	bl	8008d44 <HAL_RCC_ClockConfig>
 80043fc:	1e03      	subs	r3, r0, #0
 80043fe:	d001      	beq.n	8004404 <SystemClock_Config+0xac>
  {
    Error_Handler();
 8004400:	f000 faf8 	bl	80049f4 <Error_Handler>
  }
}
 8004404:	46c0      	nop			@ (mov r8, r8)
 8004406:	46bd      	mov	sp, r7
 8004408:	b013      	add	sp, #76	@ 0x4c
 800440a:	bd90      	pop	{r4, r7, pc}

0800440c <MX_ADC1_Init>:
  * @brief ADC1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_ADC1_Init(void)
{
 800440c:	b580      	push	{r7, lr}
 800440e:	b084      	sub	sp, #16
 8004410:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN ADC1_Init 0 */

  /* USER CODE END ADC1_Init 0 */

  ADC_ChannelConfTypeDef sConfig = {0};
 8004412:	1d3b      	adds	r3, r7, #4
 8004414:	0018      	movs	r0, r3
 8004416:	230c      	movs	r3, #12
 8004418:	001a      	movs	r2, r3
 800441a:	2100      	movs	r1, #0
 800441c:	f007 fcb4 	bl	800bd88 <memset>

  /* USER CODE END ADC1_Init 1 */

  /** Configure the global features of the ADC (Clock, Resolution, Data Alignment and number of conversion)
  */
  hadc1.Instance = ADC1;
 8004420:	4b3e      	ldr	r3, [pc, #248]	@ (800451c <MX_ADC1_Init+0x110>)
 8004422:	4a3f      	ldr	r2, [pc, #252]	@ (8004520 <MX_ADC1_Init+0x114>)
 8004424:	601a      	str	r2, [r3, #0]
  hadc1.Init.ClockPrescaler = ADC_CLOCK_ASYNC_DIV8;
 8004426:	4b3d      	ldr	r3, [pc, #244]	@ (800451c <MX_ADC1_Init+0x110>)
 8004428:	2280      	movs	r2, #128	@ 0x80
 800442a:	0352      	lsls	r2, r2, #13
 800442c:	605a      	str	r2, [r3, #4]
  hadc1.Init.Resolution = ADC_RESOLUTION_12B;
 800442e:	4b3b      	ldr	r3, [pc, #236]	@ (800451c <MX_ADC1_Init+0x110>)
 8004430:	2200      	movs	r2, #0
 8004432:	609a      	str	r2, [r3, #8]
  hadc1.Init.DataAlign = ADC_DATAALIGN_RIGHT;
 8004434:	4b39      	ldr	r3, [pc, #228]	@ (800451c <MX_ADC1_Init+0x110>)
 8004436:	2200      	movs	r2, #0
 8004438:	60da      	str	r2, [r3, #12]
  hadc1.Init.ScanConvMode = ADC_SCAN_ENABLE;
 800443a:	4b38      	ldr	r3, [pc, #224]	@ (800451c <MX_ADC1_Init+0x110>)
 800443c:	2280      	movs	r2, #128	@ 0x80
 800443e:	0392      	lsls	r2, r2, #14
 8004440:	611a      	str	r2, [r3, #16]
  hadc1.Init.EOCSelection = ADC_EOC_SEQ_CONV;
 8004442:	4b36      	ldr	r3, [pc, #216]	@ (800451c <MX_ADC1_Init+0x110>)
 8004444:	2208      	movs	r2, #8
 8004446:	615a      	str	r2, [r3, #20]
  hadc1.Init.LowPowerAutoWait = DISABLE;
 8004448:	4b34      	ldr	r3, [pc, #208]	@ (800451c <MX_ADC1_Init+0x110>)
 800444a:	2200      	movs	r2, #0
 800444c:	761a      	strb	r2, [r3, #24]
  hadc1.Init.LowPowerAutoPowerOff = DISABLE;
 800444e:	4b33      	ldr	r3, [pc, #204]	@ (800451c <MX_ADC1_Init+0x110>)
 8004450:	2200      	movs	r2, #0
 8004452:	765a      	strb	r2, [r3, #25]
  hadc1.Init.ContinuousConvMode = ENABLE;
 8004454:	4b31      	ldr	r3, [pc, #196]	@ (800451c <MX_ADC1_Init+0x110>)
 8004456:	2201      	movs	r2, #1
 8004458:	769a      	strb	r2, [r3, #26]
  hadc1.Init.NbrOfConversion = 3;
 800445a:	4b30      	ldr	r3, [pc, #192]	@ (800451c <MX_ADC1_Init+0x110>)
 800445c:	2203      	movs	r2, #3
 800445e:	61da      	str	r2, [r3, #28]
  hadc1.Init.DiscontinuousConvMode = DISABLE;
 8004460:	4b2e      	ldr	r3, [pc, #184]	@ (800451c <MX_ADC1_Init+0x110>)
 8004462:	2220      	movs	r2, #32
 8004464:	2100      	movs	r1, #0
 8004466:	5499      	strb	r1, [r3, r2]
  hadc1.Init.ExternalTrigConv = ADC_SOFTWARE_START;
 8004468:	4b2c      	ldr	r3, [pc, #176]	@ (800451c <MX_ADC1_Init+0x110>)
 800446a:	2200      	movs	r2, #0
 800446c:	625a      	str	r2, [r3, #36]	@ 0x24
  hadc1.Init.ExternalTrigConvEdge = ADC_EXTERNALTRIGCONVEDGE_NONE;
 800446e:	4b2b      	ldr	r3, [pc, #172]	@ (800451c <MX_ADC1_Init+0x110>)
 8004470:	2200      	movs	r2, #0
 8004472:	629a      	str	r2, [r3, #40]	@ 0x28
  hadc1.Init.DMAContinuousRequests = ENABLE;
 8004474:	4b29      	ldr	r3, [pc, #164]	@ (800451c <MX_ADC1_Init+0x110>)
 8004476:	222c      	movs	r2, #44	@ 0x2c
 8004478:	2101      	movs	r1, #1
 800447a:	5499      	strb	r1, [r3, r2]
  hadc1.Init.Overrun = ADC_OVR_DATA_PRESERVED;
 800447c:	4b27      	ldr	r3, [pc, #156]	@ (800451c <MX_ADC1_Init+0x110>)
 800447e:	2200      	movs	r2, #0
 8004480:	631a      	str	r2, [r3, #48]	@ 0x30
  hadc1.Init.SamplingTimeCommon1 = ADC_SAMPLETIME_1CYCLE_5;
 8004482:	4b26      	ldr	r3, [pc, #152]	@ (800451c <MX_ADC1_Init+0x110>)
 8004484:	2200      	movs	r2, #0
 8004486:	635a      	str	r2, [r3, #52]	@ 0x34
  hadc1.Init.SamplingTimeCommon2 = ADC_SAMPLETIME_1CYCLE_5;
 8004488:	4b24      	ldr	r3, [pc, #144]	@ (800451c <MX_ADC1_Init+0x110>)
 800448a:	2200      	movs	r2, #0
 800448c:	639a      	str	r2, [r3, #56]	@ 0x38
  hadc1.Init.OversamplingMode = DISABLE;
 800448e:	4b23      	ldr	r3, [pc, #140]	@ (800451c <MX_ADC1_Init+0x110>)
 8004490:	223c      	movs	r2, #60	@ 0x3c
 8004492:	2100      	movs	r1, #0
 8004494:	5499      	strb	r1, [r3, r2]
  hadc1.Init.TriggerFrequencyMode = ADC_TRIGGER_FREQ_HIGH;
 8004496:	4b21      	ldr	r3, [pc, #132]	@ (800451c <MX_ADC1_Init+0x110>)
 8004498:	2200      	movs	r2, #0
 800449a:	64da      	str	r2, [r3, #76]	@ 0x4c
  if (HAL_ADC_Init(&hadc1) != HAL_OK)
 800449c:	4b1f      	ldr	r3, [pc, #124]	@ (800451c <MX_ADC1_Init+0x110>)
 800449e:	0018      	movs	r0, r3
 80044a0:	f001 f870 	bl	8005584 <HAL_ADC_Init>
 80044a4:	1e03      	subs	r3, r0, #0
 80044a6:	d001      	beq.n	80044ac <MX_ADC1_Init+0xa0>
  {
    Error_Handler();
 80044a8:	f000 faa4 	bl	80049f4 <Error_Handler>
  }

  /** Configure Regular Channel
  */
  sConfig.Channel = ADC_CHANNEL_2;
 80044ac:	1d3b      	adds	r3, r7, #4
 80044ae:	4a1d      	ldr	r2, [pc, #116]	@ (8004524 <MX_ADC1_Init+0x118>)
 80044b0:	601a      	str	r2, [r3, #0]
  sConfig.Rank = ADC_REGULAR_RANK_1;
 80044b2:	1d3b      	adds	r3, r7, #4
 80044b4:	2200      	movs	r2, #0
 80044b6:	605a      	str	r2, [r3, #4]
  sConfig.SamplingTime = ADC_SAMPLINGTIME_COMMON_1;
 80044b8:	1d3b      	adds	r3, r7, #4
 80044ba:	2200      	movs	r2, #0
 80044bc:	609a      	str	r2, [r3, #8]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 80044be:	1d3a      	adds	r2, r7, #4
 80044c0:	4b16      	ldr	r3, [pc, #88]	@ (800451c <MX_ADC1_Init+0x110>)
 80044c2:	0011      	movs	r1, r2
 80044c4:	0018      	movs	r0, r3
 80044c6:	f001 fb2d 	bl	8005b24 <HAL_ADC_ConfigChannel>
 80044ca:	1e03      	subs	r3, r0, #0
 80044cc:	d001      	beq.n	80044d2 <MX_ADC1_Init+0xc6>
  {
    Error_Handler();
 80044ce:	f000 fa91 	bl	80049f4 <Error_Handler>
  }

  /** Configure Regular Channel
  */
  sConfig.Channel = ADC_CHANNEL_3;
 80044d2:	1d3b      	adds	r3, r7, #4
 80044d4:	4a14      	ldr	r2, [pc, #80]	@ (8004528 <MX_ADC1_Init+0x11c>)
 80044d6:	601a      	str	r2, [r3, #0]
  sConfig.Rank = ADC_REGULAR_RANK_2;
 80044d8:	1d3b      	adds	r3, r7, #4
 80044da:	2204      	movs	r2, #4
 80044dc:	605a      	str	r2, [r3, #4]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 80044de:	1d3a      	adds	r2, r7, #4
 80044e0:	4b0e      	ldr	r3, [pc, #56]	@ (800451c <MX_ADC1_Init+0x110>)
 80044e2:	0011      	movs	r1, r2
 80044e4:	0018      	movs	r0, r3
 80044e6:	f001 fb1d 	bl	8005b24 <HAL_ADC_ConfigChannel>
 80044ea:	1e03      	subs	r3, r0, #0
 80044ec:	d001      	beq.n	80044f2 <MX_ADC1_Init+0xe6>
  {
    Error_Handler();
 80044ee:	f000 fa81 	bl	80049f4 <Error_Handler>
  }

  /** Configure Regular Channel
  */
  sConfig.Channel = ADC_CHANNEL_VREFINT;
 80044f2:	1d3b      	adds	r3, r7, #4
 80044f4:	4a0d      	ldr	r2, [pc, #52]	@ (800452c <MX_ADC1_Init+0x120>)
 80044f6:	601a      	str	r2, [r3, #0]
  sConfig.Rank = ADC_REGULAR_RANK_3;
 80044f8:	1d3b      	adds	r3, r7, #4
 80044fa:	2208      	movs	r2, #8
 80044fc:	605a      	str	r2, [r3, #4]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 80044fe:	1d3a      	adds	r2, r7, #4
 8004500:	4b06      	ldr	r3, [pc, #24]	@ (800451c <MX_ADC1_Init+0x110>)
 8004502:	0011      	movs	r1, r2
 8004504:	0018      	movs	r0, r3
 8004506:	f001 fb0d 	bl	8005b24 <HAL_ADC_ConfigChannel>
 800450a:	1e03      	subs	r3, r0, #0
 800450c:	d001      	beq.n	8004512 <MX_ADC1_Init+0x106>
  {
    Error_Handler();
 800450e:	f000 fa71 	bl	80049f4 <Error_Handler>
  }
  /* USER CODE BEGIN ADC1_Init 2 */

  /* USER CODE END ADC1_Init 2 */

}
 8004512:	46c0      	nop			@ (mov r8, r8)
 8004514:	46bd      	mov	sp, r7
 8004516:	b004      	add	sp, #16
 8004518:	bd80      	pop	{r7, pc}
 800451a:	46c0      	nop			@ (mov r8, r8)
 800451c:	20000214 	.word	0x20000214
 8004520:	40012400 	.word	0x40012400
 8004524:	08000004 	.word	0x08000004
 8004528:	0c000008 	.word	0x0c000008
 800452c:	b4002000 	.word	0xb4002000

08004530 <MX_I2C1_Init>:
  * @brief I2C1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_I2C1_Init(void)
{
 8004530:	b580      	push	{r7, lr}
 8004532:	af00      	add	r7, sp, #0
  /* USER CODE END I2C1_Init 0 */

  /* USER CODE BEGIN I2C1_Init 1 */

  /* USER CODE END I2C1_Init 1 */
  hi2c1.Instance = I2C1;
 8004534:	4b1b      	ldr	r3, [pc, #108]	@ (80045a4 <MX_I2C1_Init+0x74>)
 8004536:	4a1c      	ldr	r2, [pc, #112]	@ (80045a8 <MX_I2C1_Init+0x78>)
 8004538:	601a      	str	r2, [r3, #0]
  hi2c1.Init.Timing = 0x0060112F;
 800453a:	4b1a      	ldr	r3, [pc, #104]	@ (80045a4 <MX_I2C1_Init+0x74>)
 800453c:	4a1b      	ldr	r2, [pc, #108]	@ (80045ac <MX_I2C1_Init+0x7c>)
 800453e:	605a      	str	r2, [r3, #4]
  hi2c1.Init.OwnAddress1 = 0;
 8004540:	4b18      	ldr	r3, [pc, #96]	@ (80045a4 <MX_I2C1_Init+0x74>)
 8004542:	2200      	movs	r2, #0
 8004544:	609a      	str	r2, [r3, #8]
  hi2c1.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 8004546:	4b17      	ldr	r3, [pc, #92]	@ (80045a4 <MX_I2C1_Init+0x74>)
 8004548:	2201      	movs	r2, #1
 800454a:	60da      	str	r2, [r3, #12]
  hi2c1.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 800454c:	4b15      	ldr	r3, [pc, #84]	@ (80045a4 <MX_I2C1_Init+0x74>)
 800454e:	2200      	movs	r2, #0
 8004550:	611a      	str	r2, [r3, #16]
  hi2c1.Init.OwnAddress2 = 0;
 8004552:	4b14      	ldr	r3, [pc, #80]	@ (80045a4 <MX_I2C1_Init+0x74>)
 8004554:	2200      	movs	r2, #0
 8004556:	615a      	str	r2, [r3, #20]
  hi2c1.Init.OwnAddress2Masks = I2C_OA2_NOMASK;
 8004558:	4b12      	ldr	r3, [pc, #72]	@ (80045a4 <MX_I2C1_Init+0x74>)
 800455a:	2200      	movs	r2, #0
 800455c:	619a      	str	r2, [r3, #24]
  hi2c1.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 800455e:	4b11      	ldr	r3, [pc, #68]	@ (80045a4 <MX_I2C1_Init+0x74>)
 8004560:	2200      	movs	r2, #0
 8004562:	61da      	str	r2, [r3, #28]
  hi2c1.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 8004564:	4b0f      	ldr	r3, [pc, #60]	@ (80045a4 <MX_I2C1_Init+0x74>)
 8004566:	2200      	movs	r2, #0
 8004568:	621a      	str	r2, [r3, #32]
  if (HAL_I2C_Init(&hi2c1) != HAL_OK)
 800456a:	4b0e      	ldr	r3, [pc, #56]	@ (80045a4 <MX_I2C1_Init+0x74>)
 800456c:	0018      	movs	r0, r3
 800456e:	f002 fa49 	bl	8006a04 <HAL_I2C_Init>
 8004572:	1e03      	subs	r3, r0, #0
 8004574:	d001      	beq.n	800457a <MX_I2C1_Init+0x4a>
  {
    Error_Handler();
 8004576:	f000 fa3d 	bl	80049f4 <Error_Handler>
  }

  /** Configure Analogue filter
  */
  if (HAL_I2CEx_ConfigAnalogFilter(&hi2c1, I2C_ANALOGFILTER_ENABLE) != HAL_OK)
 800457a:	4b0a      	ldr	r3, [pc, #40]	@ (80045a4 <MX_I2C1_Init+0x74>)
 800457c:	2100      	movs	r1, #0
 800457e:	0018      	movs	r0, r3
 8004580:	f003 ffec 	bl	800855c <HAL_I2CEx_ConfigAnalogFilter>
 8004584:	1e03      	subs	r3, r0, #0
 8004586:	d001      	beq.n	800458c <MX_I2C1_Init+0x5c>
  {
    Error_Handler();
 8004588:	f000 fa34 	bl	80049f4 <Error_Handler>
  }

  /** Configure Digital filter
  */
  if (HAL_I2CEx_ConfigDigitalFilter(&hi2c1, 0) != HAL_OK)
 800458c:	4b05      	ldr	r3, [pc, #20]	@ (80045a4 <MX_I2C1_Init+0x74>)
 800458e:	2100      	movs	r1, #0
 8004590:	0018      	movs	r0, r3
 8004592:	f004 f82f 	bl	80085f4 <HAL_I2CEx_ConfigDigitalFilter>
 8004596:	1e03      	subs	r3, r0, #0
 8004598:	d001      	beq.n	800459e <MX_I2C1_Init+0x6e>
  {
    Error_Handler();
 800459a:	f000 fa2b 	bl	80049f4 <Error_Handler>
  }
  /* USER CODE BEGIN I2C1_Init 2 */

  /* USER CODE END I2C1_Init 2 */

}
 800459e:	46c0      	nop			@ (mov r8, r8)
 80045a0:	46bd      	mov	sp, r7
 80045a2:	bd80      	pop	{r7, pc}
 80045a4:	200002d4 	.word	0x200002d4
 80045a8:	40005400 	.word	0x40005400
 80045ac:	0060112f 	.word	0x0060112f

080045b0 <MX_I2C2_Init>:
  * @brief I2C2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_I2C2_Init(void)
{
 80045b0:	b580      	push	{r7, lr}
 80045b2:	af00      	add	r7, sp, #0
  /* USER CODE END I2C2_Init 0 */

  /* USER CODE BEGIN I2C2_Init 1 */

  /* USER CODE END I2C2_Init 1 */
  hi2c2.Instance = I2C2;
 80045b4:	4b1b      	ldr	r3, [pc, #108]	@ (8004624 <MX_I2C2_Init+0x74>)
 80045b6:	4a1c      	ldr	r2, [pc, #112]	@ (8004628 <MX_I2C2_Init+0x78>)
 80045b8:	601a      	str	r2, [r3, #0]
  hi2c2.Init.Timing = 0x0060112F;
 80045ba:	4b1a      	ldr	r3, [pc, #104]	@ (8004624 <MX_I2C2_Init+0x74>)
 80045bc:	4a1b      	ldr	r2, [pc, #108]	@ (800462c <MX_I2C2_Init+0x7c>)
 80045be:	605a      	str	r2, [r3, #4]
  hi2c2.Init.OwnAddress1 = 78;
 80045c0:	4b18      	ldr	r3, [pc, #96]	@ (8004624 <MX_I2C2_Init+0x74>)
 80045c2:	224e      	movs	r2, #78	@ 0x4e
 80045c4:	609a      	str	r2, [r3, #8]
  hi2c2.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 80045c6:	4b17      	ldr	r3, [pc, #92]	@ (8004624 <MX_I2C2_Init+0x74>)
 80045c8:	2201      	movs	r2, #1
 80045ca:	60da      	str	r2, [r3, #12]
  hi2c2.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 80045cc:	4b15      	ldr	r3, [pc, #84]	@ (8004624 <MX_I2C2_Init+0x74>)
 80045ce:	2200      	movs	r2, #0
 80045d0:	611a      	str	r2, [r3, #16]
  hi2c2.Init.OwnAddress2 = 0;
 80045d2:	4b14      	ldr	r3, [pc, #80]	@ (8004624 <MX_I2C2_Init+0x74>)
 80045d4:	2200      	movs	r2, #0
 80045d6:	615a      	str	r2, [r3, #20]
  hi2c2.Init.OwnAddress2Masks = I2C_OA2_NOMASK;
 80045d8:	4b12      	ldr	r3, [pc, #72]	@ (8004624 <MX_I2C2_Init+0x74>)
 80045da:	2200      	movs	r2, #0
 80045dc:	619a      	str	r2, [r3, #24]
  hi2c2.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 80045de:	4b11      	ldr	r3, [pc, #68]	@ (8004624 <MX_I2C2_Init+0x74>)
 80045e0:	2200      	movs	r2, #0
 80045e2:	61da      	str	r2, [r3, #28]
  hi2c2.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 80045e4:	4b0f      	ldr	r3, [pc, #60]	@ (8004624 <MX_I2C2_Init+0x74>)
 80045e6:	2200      	movs	r2, #0
 80045e8:	621a      	str	r2, [r3, #32]
  if (HAL_I2C_Init(&hi2c2) != HAL_OK)
 80045ea:	4b0e      	ldr	r3, [pc, #56]	@ (8004624 <MX_I2C2_Init+0x74>)
 80045ec:	0018      	movs	r0, r3
 80045ee:	f002 fa09 	bl	8006a04 <HAL_I2C_Init>
 80045f2:	1e03      	subs	r3, r0, #0
 80045f4:	d001      	beq.n	80045fa <MX_I2C2_Init+0x4a>
  {
    Error_Handler();
 80045f6:	f000 f9fd 	bl	80049f4 <Error_Handler>
  }

  /** Configure Analogue filter
  */
  if (HAL_I2CEx_ConfigAnalogFilter(&hi2c2, I2C_ANALOGFILTER_ENABLE) != HAL_OK)
 80045fa:	4b0a      	ldr	r3, [pc, #40]	@ (8004624 <MX_I2C2_Init+0x74>)
 80045fc:	2100      	movs	r1, #0
 80045fe:	0018      	movs	r0, r3
 8004600:	f003 ffac 	bl	800855c <HAL_I2CEx_ConfigAnalogFilter>
 8004604:	1e03      	subs	r3, r0, #0
 8004606:	d001      	beq.n	800460c <MX_I2C2_Init+0x5c>
  {
    Error_Handler();
 8004608:	f000 f9f4 	bl	80049f4 <Error_Handler>
  }

  /** Configure Digital filter
  */
  if (HAL_I2CEx_ConfigDigitalFilter(&hi2c2, 0) != HAL_OK)
 800460c:	4b05      	ldr	r3, [pc, #20]	@ (8004624 <MX_I2C2_Init+0x74>)
 800460e:	2100      	movs	r1, #0
 8004610:	0018      	movs	r0, r3
 8004612:	f003 ffef 	bl	80085f4 <HAL_I2CEx_ConfigDigitalFilter>
 8004616:	1e03      	subs	r3, r0, #0
 8004618:	d001      	beq.n	800461e <MX_I2C2_Init+0x6e>
  {
    Error_Handler();
 800461a:	f000 f9eb 	bl	80049f4 <Error_Handler>
  }
  /* USER CODE BEGIN I2C2_Init 2 */

  /* USER CODE END I2C2_Init 2 */

}
 800461e:	46c0      	nop			@ (mov r8, r8)
 8004620:	46bd      	mov	sp, r7
 8004622:	bd80      	pop	{r7, pc}
 8004624:	20000328 	.word	0x20000328
 8004628:	40005800 	.word	0x40005800
 800462c:	0060112f 	.word	0x0060112f

08004630 <MX_SPI2_Init>:
  * @brief SPI2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_SPI2_Init(void)
{
 8004630:	b580      	push	{r7, lr}
 8004632:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN SPI2_Init 1 */

  /* USER CODE END SPI2_Init 1 */
  /* SPI2 parameter configuration*/
  hspi2.Instance = SPI2;
 8004634:	4b1c      	ldr	r3, [pc, #112]	@ (80046a8 <MX_SPI2_Init+0x78>)
 8004636:	4a1d      	ldr	r2, [pc, #116]	@ (80046ac <MX_SPI2_Init+0x7c>)
 8004638:	601a      	str	r2, [r3, #0]
  hspi2.Init.Mode = SPI_MODE_MASTER;
 800463a:	4b1b      	ldr	r3, [pc, #108]	@ (80046a8 <MX_SPI2_Init+0x78>)
 800463c:	2282      	movs	r2, #130	@ 0x82
 800463e:	0052      	lsls	r2, r2, #1
 8004640:	605a      	str	r2, [r3, #4]
  hspi2.Init.Direction = SPI_DIRECTION_2LINES_RXONLY;
 8004642:	4b19      	ldr	r3, [pc, #100]	@ (80046a8 <MX_SPI2_Init+0x78>)
 8004644:	2280      	movs	r2, #128	@ 0x80
 8004646:	00d2      	lsls	r2, r2, #3
 8004648:	609a      	str	r2, [r3, #8]
  hspi2.Init.DataSize = SPI_DATASIZE_8BIT;
 800464a:	4b17      	ldr	r3, [pc, #92]	@ (80046a8 <MX_SPI2_Init+0x78>)
 800464c:	22e0      	movs	r2, #224	@ 0xe0
 800464e:	00d2      	lsls	r2, r2, #3
 8004650:	60da      	str	r2, [r3, #12]
  hspi2.Init.CLKPolarity = SPI_POLARITY_LOW;
 8004652:	4b15      	ldr	r3, [pc, #84]	@ (80046a8 <MX_SPI2_Init+0x78>)
 8004654:	2200      	movs	r2, #0
 8004656:	611a      	str	r2, [r3, #16]
  hspi2.Init.CLKPhase = SPI_PHASE_1EDGE;
 8004658:	4b13      	ldr	r3, [pc, #76]	@ (80046a8 <MX_SPI2_Init+0x78>)
 800465a:	2200      	movs	r2, #0
 800465c:	615a      	str	r2, [r3, #20]
  hspi2.Init.NSS = SPI_NSS_SOFT;
 800465e:	4b12      	ldr	r3, [pc, #72]	@ (80046a8 <MX_SPI2_Init+0x78>)
 8004660:	2280      	movs	r2, #128	@ 0x80
 8004662:	0092      	lsls	r2, r2, #2
 8004664:	619a      	str	r2, [r3, #24]
  hspi2.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 8004666:	4b10      	ldr	r3, [pc, #64]	@ (80046a8 <MX_SPI2_Init+0x78>)
 8004668:	2200      	movs	r2, #0
 800466a:	61da      	str	r2, [r3, #28]
  hspi2.Init.FirstBit = SPI_FIRSTBIT_MSB;
 800466c:	4b0e      	ldr	r3, [pc, #56]	@ (80046a8 <MX_SPI2_Init+0x78>)
 800466e:	2200      	movs	r2, #0
 8004670:	621a      	str	r2, [r3, #32]
  hspi2.Init.TIMode = SPI_TIMODE_DISABLE;
 8004672:	4b0d      	ldr	r3, [pc, #52]	@ (80046a8 <MX_SPI2_Init+0x78>)
 8004674:	2200      	movs	r2, #0
 8004676:	625a      	str	r2, [r3, #36]	@ 0x24
  hspi2.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8004678:	4b0b      	ldr	r3, [pc, #44]	@ (80046a8 <MX_SPI2_Init+0x78>)
 800467a:	2200      	movs	r2, #0
 800467c:	629a      	str	r2, [r3, #40]	@ 0x28
  hspi2.Init.CRCPolynomial = 7;
 800467e:	4b0a      	ldr	r3, [pc, #40]	@ (80046a8 <MX_SPI2_Init+0x78>)
 8004680:	2207      	movs	r2, #7
 8004682:	62da      	str	r2, [r3, #44]	@ 0x2c
  hspi2.Init.CRCLength = SPI_CRC_LENGTH_DATASIZE;
 8004684:	4b08      	ldr	r3, [pc, #32]	@ (80046a8 <MX_SPI2_Init+0x78>)
 8004686:	2200      	movs	r2, #0
 8004688:	631a      	str	r2, [r3, #48]	@ 0x30
  hspi2.Init.NSSPMode = SPI_NSS_PULSE_ENABLE;
 800468a:	4b07      	ldr	r3, [pc, #28]	@ (80046a8 <MX_SPI2_Init+0x78>)
 800468c:	2208      	movs	r2, #8
 800468e:	635a      	str	r2, [r3, #52]	@ 0x34
  if (HAL_SPI_Init(&hspi2) != HAL_OK)
 8004690:	4b05      	ldr	r3, [pc, #20]	@ (80046a8 <MX_SPI2_Init+0x78>)
 8004692:	0018      	movs	r0, r3
 8004694:	f004 fe34 	bl	8009300 <HAL_SPI_Init>
 8004698:	1e03      	subs	r3, r0, #0
 800469a:	d001      	beq.n	80046a0 <MX_SPI2_Init+0x70>
  {
    Error_Handler();
 800469c:	f000 f9aa 	bl	80049f4 <Error_Handler>
  }
  /* USER CODE BEGIN SPI2_Init 2 */

  /* USER CODE END SPI2_Init 2 */

}
 80046a0:	46c0      	nop			@ (mov r8, r8)
 80046a2:	46bd      	mov	sp, r7
 80046a4:	bd80      	pop	{r7, pc}
 80046a6:	46c0      	nop			@ (mov r8, r8)
 80046a8:	2000037c 	.word	0x2000037c
 80046ac:	40003800 	.word	0x40003800

080046b0 <MX_TIM16_Init>:
  * @brief TIM16 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM16_Init(void)
{
 80046b0:	b580      	push	{r7, lr}
 80046b2:	af00      	add	r7, sp, #0
  /* USER CODE END TIM16_Init 0 */

  /* USER CODE BEGIN TIM16_Init 1 */

  /* USER CODE END TIM16_Init 1 */
  htim16.Instance = TIM16;
 80046b4:	4b0f      	ldr	r3, [pc, #60]	@ (80046f4 <MX_TIM16_Init+0x44>)
 80046b6:	4a10      	ldr	r2, [pc, #64]	@ (80046f8 <MX_TIM16_Init+0x48>)
 80046b8:	601a      	str	r2, [r3, #0]
  htim16.Init.Prescaler = 32;
 80046ba:	4b0e      	ldr	r3, [pc, #56]	@ (80046f4 <MX_TIM16_Init+0x44>)
 80046bc:	2220      	movs	r2, #32
 80046be:	605a      	str	r2, [r3, #4]
  htim16.Init.CounterMode = TIM_COUNTERMODE_UP;
 80046c0:	4b0c      	ldr	r3, [pc, #48]	@ (80046f4 <MX_TIM16_Init+0x44>)
 80046c2:	2200      	movs	r2, #0
 80046c4:	609a      	str	r2, [r3, #8]
  htim16.Init.Period = 100;
 80046c6:	4b0b      	ldr	r3, [pc, #44]	@ (80046f4 <MX_TIM16_Init+0x44>)
 80046c8:	2264      	movs	r2, #100	@ 0x64
 80046ca:	60da      	str	r2, [r3, #12]
  htim16.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 80046cc:	4b09      	ldr	r3, [pc, #36]	@ (80046f4 <MX_TIM16_Init+0x44>)
 80046ce:	2200      	movs	r2, #0
 80046d0:	611a      	str	r2, [r3, #16]
  htim16.Init.RepetitionCounter = 0;
 80046d2:	4b08      	ldr	r3, [pc, #32]	@ (80046f4 <MX_TIM16_Init+0x44>)
 80046d4:	2200      	movs	r2, #0
 80046d6:	615a      	str	r2, [r3, #20]
  htim16.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 80046d8:	4b06      	ldr	r3, [pc, #24]	@ (80046f4 <MX_TIM16_Init+0x44>)
 80046da:	2200      	movs	r2, #0
 80046dc:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim16) != HAL_OK)
 80046de:	4b05      	ldr	r3, [pc, #20]	@ (80046f4 <MX_TIM16_Init+0x44>)
 80046e0:	0018      	movs	r0, r3
 80046e2:	f005 fbcd 	bl	8009e80 <HAL_TIM_Base_Init>
 80046e6:	1e03      	subs	r3, r0, #0
 80046e8:	d001      	beq.n	80046ee <MX_TIM16_Init+0x3e>
  {
    Error_Handler();
 80046ea:	f000 f983 	bl	80049f4 <Error_Handler>
  }
  /* USER CODE BEGIN TIM16_Init 2 */

  /* USER CODE END TIM16_Init 2 */

}
 80046ee:	46c0      	nop			@ (mov r8, r8)
 80046f0:	46bd      	mov	sp, r7
 80046f2:	bd80      	pop	{r7, pc}
 80046f4:	200003e0 	.word	0x200003e0
 80046f8:	40014400 	.word	0x40014400

080046fc <MX_USART3_UART_Init>:
  * @brief USART3 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART3_UART_Init(void)
{
 80046fc:	b580      	push	{r7, lr}
 80046fe:	af00      	add	r7, sp, #0
  /* USER CODE END USART3_Init 0 */

  /* USER CODE BEGIN USART3_Init 1 */

  /* USER CODE END USART3_Init 1 */
  huart3.Instance = USART3;
 8004700:	4b16      	ldr	r3, [pc, #88]	@ (800475c <MX_USART3_UART_Init+0x60>)
 8004702:	4a17      	ldr	r2, [pc, #92]	@ (8004760 <MX_USART3_UART_Init+0x64>)
 8004704:	601a      	str	r2, [r3, #0]
  huart3.Init.BaudRate = 115200;
 8004706:	4b15      	ldr	r3, [pc, #84]	@ (800475c <MX_USART3_UART_Init+0x60>)
 8004708:	22e1      	movs	r2, #225	@ 0xe1
 800470a:	0252      	lsls	r2, r2, #9
 800470c:	605a      	str	r2, [r3, #4]
  huart3.Init.WordLength = UART_WORDLENGTH_8B;
 800470e:	4b13      	ldr	r3, [pc, #76]	@ (800475c <MX_USART3_UART_Init+0x60>)
 8004710:	2200      	movs	r2, #0
 8004712:	609a      	str	r2, [r3, #8]
  huart3.Init.StopBits = UART_STOPBITS_1;
 8004714:	4b11      	ldr	r3, [pc, #68]	@ (800475c <MX_USART3_UART_Init+0x60>)
 8004716:	2200      	movs	r2, #0
 8004718:	60da      	str	r2, [r3, #12]
  huart3.Init.Parity = UART_PARITY_NONE;
 800471a:	4b10      	ldr	r3, [pc, #64]	@ (800475c <MX_USART3_UART_Init+0x60>)
 800471c:	2200      	movs	r2, #0
 800471e:	611a      	str	r2, [r3, #16]
  huart3.Init.Mode = UART_MODE_TX_RX;
 8004720:	4b0e      	ldr	r3, [pc, #56]	@ (800475c <MX_USART3_UART_Init+0x60>)
 8004722:	220c      	movs	r2, #12
 8004724:	615a      	str	r2, [r3, #20]
  huart3.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8004726:	4b0d      	ldr	r3, [pc, #52]	@ (800475c <MX_USART3_UART_Init+0x60>)
 8004728:	2200      	movs	r2, #0
 800472a:	619a      	str	r2, [r3, #24]
  huart3.Init.OverSampling = UART_OVERSAMPLING_16;
 800472c:	4b0b      	ldr	r3, [pc, #44]	@ (800475c <MX_USART3_UART_Init+0x60>)
 800472e:	2200      	movs	r2, #0
 8004730:	61da      	str	r2, [r3, #28]
  huart3.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 8004732:	4b0a      	ldr	r3, [pc, #40]	@ (800475c <MX_USART3_UART_Init+0x60>)
 8004734:	2200      	movs	r2, #0
 8004736:	621a      	str	r2, [r3, #32]
  huart3.Init.ClockPrescaler = UART_PRESCALER_DIV1;
 8004738:	4b08      	ldr	r3, [pc, #32]	@ (800475c <MX_USART3_UART_Init+0x60>)
 800473a:	2200      	movs	r2, #0
 800473c:	625a      	str	r2, [r3, #36]	@ 0x24
  huart3.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 800473e:	4b07      	ldr	r3, [pc, #28]	@ (800475c <MX_USART3_UART_Init+0x60>)
 8004740:	2200      	movs	r2, #0
 8004742:	629a      	str	r2, [r3, #40]	@ 0x28
  if (HAL_UART_Init(&huart3) != HAL_OK)
 8004744:	4b05      	ldr	r3, [pc, #20]	@ (800475c <MX_USART3_UART_Init+0x60>)
 8004746:	0018      	movs	r0, r3
 8004748:	f005 fe0c 	bl	800a364 <HAL_UART_Init>
 800474c:	1e03      	subs	r3, r0, #0
 800474e:	d001      	beq.n	8004754 <MX_USART3_UART_Init+0x58>
  {
    Error_Handler();
 8004750:	f000 f950 	bl	80049f4 <Error_Handler>
  }
  /* USER CODE BEGIN USART3_Init 2 */

  /* USER CODE END USART3_Init 2 */

}
 8004754:	46c0      	nop			@ (mov r8, r8)
 8004756:	46bd      	mov	sp, r7
 8004758:	bd80      	pop	{r7, pc}
 800475a:	46c0      	nop			@ (mov r8, r8)
 800475c:	2000042c 	.word	0x2000042c
 8004760:	40004800 	.word	0x40004800

08004764 <MX_DMA_Init>:

/**
  * Enable DMA controller clock
  */
static void MX_DMA_Init(void)
{
 8004764:	b580      	push	{r7, lr}
 8004766:	b082      	sub	sp, #8
 8004768:	af00      	add	r7, sp, #0

  /* DMA controller clock enable */
  __HAL_RCC_DMA1_CLK_ENABLE();
 800476a:	4b0c      	ldr	r3, [pc, #48]	@ (800479c <MX_DMA_Init+0x38>)
 800476c:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 800476e:	4b0b      	ldr	r3, [pc, #44]	@ (800479c <MX_DMA_Init+0x38>)
 8004770:	2101      	movs	r1, #1
 8004772:	430a      	orrs	r2, r1
 8004774:	639a      	str	r2, [r3, #56]	@ 0x38
 8004776:	4b09      	ldr	r3, [pc, #36]	@ (800479c <MX_DMA_Init+0x38>)
 8004778:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800477a:	2201      	movs	r2, #1
 800477c:	4013      	ands	r3, r2
 800477e:	607b      	str	r3, [r7, #4]
 8004780:	687b      	ldr	r3, [r7, #4]

  /* DMA interrupt init */
  /* DMA1_Channel1_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Channel1_IRQn, 0, 0);
 8004782:	2200      	movs	r2, #0
 8004784:	2100      	movs	r1, #0
 8004786:	2009      	movs	r0, #9
 8004788:	f001 fc70 	bl	800606c <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Channel1_IRQn);
 800478c:	2009      	movs	r0, #9
 800478e:	f001 fc82 	bl	8006096 <HAL_NVIC_EnableIRQ>

}
 8004792:	46c0      	nop			@ (mov r8, r8)
 8004794:	46bd      	mov	sp, r7
 8004796:	b002      	add	sp, #8
 8004798:	bd80      	pop	{r7, pc}
 800479a:	46c0      	nop			@ (mov r8, r8)
 800479c:	40021000 	.word	0x40021000

080047a0 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 80047a0:	b590      	push	{r4, r7, lr}
 80047a2:	b08b      	sub	sp, #44	@ 0x2c
 80047a4:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80047a6:	2414      	movs	r4, #20
 80047a8:	193b      	adds	r3, r7, r4
 80047aa:	0018      	movs	r0, r3
 80047ac:	2314      	movs	r3, #20
 80047ae:	001a      	movs	r2, r3
 80047b0:	2100      	movs	r1, #0
 80047b2:	f007 fae9 	bl	800bd88 <memset>
  /* USER CODE BEGIN MX_GPIO_Init_1 */

  /* USER CODE END MX_GPIO_Init_1 */

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 80047b6:	4b8a      	ldr	r3, [pc, #552]	@ (80049e0 <MX_GPIO_Init+0x240>)
 80047b8:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 80047ba:	4b89      	ldr	r3, [pc, #548]	@ (80049e0 <MX_GPIO_Init+0x240>)
 80047bc:	2104      	movs	r1, #4
 80047be:	430a      	orrs	r2, r1
 80047c0:	635a      	str	r2, [r3, #52]	@ 0x34
 80047c2:	4b87      	ldr	r3, [pc, #540]	@ (80049e0 <MX_GPIO_Init+0x240>)
 80047c4:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80047c6:	2204      	movs	r2, #4
 80047c8:	4013      	ands	r3, r2
 80047ca:	613b      	str	r3, [r7, #16]
 80047cc:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOF_CLK_ENABLE();
 80047ce:	4b84      	ldr	r3, [pc, #528]	@ (80049e0 <MX_GPIO_Init+0x240>)
 80047d0:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 80047d2:	4b83      	ldr	r3, [pc, #524]	@ (80049e0 <MX_GPIO_Init+0x240>)
 80047d4:	2120      	movs	r1, #32
 80047d6:	430a      	orrs	r2, r1
 80047d8:	635a      	str	r2, [r3, #52]	@ 0x34
 80047da:	4b81      	ldr	r3, [pc, #516]	@ (80049e0 <MX_GPIO_Init+0x240>)
 80047dc:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80047de:	2220      	movs	r2, #32
 80047e0:	4013      	ands	r3, r2
 80047e2:	60fb      	str	r3, [r7, #12]
 80047e4:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 80047e6:	4b7e      	ldr	r3, [pc, #504]	@ (80049e0 <MX_GPIO_Init+0x240>)
 80047e8:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 80047ea:	4b7d      	ldr	r3, [pc, #500]	@ (80049e0 <MX_GPIO_Init+0x240>)
 80047ec:	2101      	movs	r1, #1
 80047ee:	430a      	orrs	r2, r1
 80047f0:	635a      	str	r2, [r3, #52]	@ 0x34
 80047f2:	4b7b      	ldr	r3, [pc, #492]	@ (80049e0 <MX_GPIO_Init+0x240>)
 80047f4:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80047f6:	2201      	movs	r2, #1
 80047f8:	4013      	ands	r3, r2
 80047fa:	60bb      	str	r3, [r7, #8]
 80047fc:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 80047fe:	4b78      	ldr	r3, [pc, #480]	@ (80049e0 <MX_GPIO_Init+0x240>)
 8004800:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 8004802:	4b77      	ldr	r3, [pc, #476]	@ (80049e0 <MX_GPIO_Init+0x240>)
 8004804:	2102      	movs	r1, #2
 8004806:	430a      	orrs	r2, r1
 8004808:	635a      	str	r2, [r3, #52]	@ 0x34
 800480a:	4b75      	ldr	r3, [pc, #468]	@ (80049e0 <MX_GPIO_Init+0x240>)
 800480c:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800480e:	2202      	movs	r2, #2
 8004810:	4013      	ands	r3, r2
 8004812:	607b      	str	r3, [r7, #4]
 8004814:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_GPIOD_CLK_ENABLE();
 8004816:	4b72      	ldr	r3, [pc, #456]	@ (80049e0 <MX_GPIO_Init+0x240>)
 8004818:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 800481a:	4b71      	ldr	r3, [pc, #452]	@ (80049e0 <MX_GPIO_Init+0x240>)
 800481c:	2108      	movs	r1, #8
 800481e:	430a      	orrs	r2, r1
 8004820:	635a      	str	r2, [r3, #52]	@ 0x34
 8004822:	4b6f      	ldr	r3, [pc, #444]	@ (80049e0 <MX_GPIO_Init+0x240>)
 8004824:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8004826:	2208      	movs	r2, #8
 8004828:	4013      	ands	r3, r2
 800482a:	603b      	str	r3, [r7, #0]
 800482c:	683b      	ldr	r3, [r7, #0]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOC, TRIAC2_Pin|GPIO_PIN_14|GPIO_PIN_15, GPIO_PIN_RESET);
 800482e:	23e0      	movs	r3, #224	@ 0xe0
 8004830:	021b      	lsls	r3, r3, #8
 8004832:	486c      	ldr	r0, [pc, #432]	@ (80049e4 <MX_GPIO_Init+0x244>)
 8004834:	2200      	movs	r2, #0
 8004836:	0019      	movs	r1, r3
 8004838:	f002 f893 	bl	8006962 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOF, TRIAC1_Pin|UP_LED_Pin, GPIO_PIN_RESET);
 800483c:	4b6a      	ldr	r3, [pc, #424]	@ (80049e8 <MX_GPIO_Init+0x248>)
 800483e:	2200      	movs	r2, #0
 8004840:	2103      	movs	r1, #3
 8004842:	0018      	movs	r0, r3
 8004844:	f002 f88d 	bl	8006962 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOA, MCU_RESET_Pin|MCU_PWRKEY_Pin|CS_TC6_Pin, GPIO_PIN_RESET);
 8004848:	23e0      	movs	r3, #224	@ 0xe0
 800484a:	0059      	lsls	r1, r3, #1
 800484c:	23a0      	movs	r3, #160	@ 0xa0
 800484e:	05db      	lsls	r3, r3, #23
 8004850:	2200      	movs	r2, #0
 8004852:	0018      	movs	r0, r3
 8004854:	f002 f885 	bl	8006962 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOB, CS_TC2_Pin|CS_TC5_Pin, GPIO_PIN_RESET);
 8004858:	2390      	movs	r3, #144	@ 0x90
 800485a:	021b      	lsls	r3, r3, #8
 800485c:	4863      	ldr	r0, [pc, #396]	@ (80049ec <MX_GPIO_Init+0x24c>)
 800485e:	2200      	movs	r2, #0
 8004860:	0019      	movs	r1, r3
 8004862:	f002 f87e 	bl	8006962 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(SPI1_CS_GPIO_Port, SPI1_CS_Pin, GPIO_PIN_RESET);
 8004866:	4b62      	ldr	r3, [pc, #392]	@ (80049f0 <MX_GPIO_Init+0x250>)
 8004868:	2200      	movs	r2, #0
 800486a:	2108      	movs	r1, #8
 800486c:	0018      	movs	r0, r3
 800486e:	f002 f878 	bl	8006962 <HAL_GPIO_WritePin>

  /*Configure GPIO pins : TRIAC2_Pin PC14 PC15 */
  GPIO_InitStruct.Pin = TRIAC2_Pin|GPIO_PIN_14|GPIO_PIN_15;
 8004872:	193b      	adds	r3, r7, r4
 8004874:	22e0      	movs	r2, #224	@ 0xe0
 8004876:	0212      	lsls	r2, r2, #8
 8004878:	601a      	str	r2, [r3, #0]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 800487a:	193b      	adds	r3, r7, r4
 800487c:	2201      	movs	r2, #1
 800487e:	605a      	str	r2, [r3, #4]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8004880:	193b      	adds	r3, r7, r4
 8004882:	2200      	movs	r2, #0
 8004884:	609a      	str	r2, [r3, #8]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8004886:	193b      	adds	r3, r7, r4
 8004888:	2200      	movs	r2, #0
 800488a:	60da      	str	r2, [r3, #12]
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 800488c:	193b      	adds	r3, r7, r4
 800488e:	4a55      	ldr	r2, [pc, #340]	@ (80049e4 <MX_GPIO_Init+0x244>)
 8004890:	0019      	movs	r1, r3
 8004892:	0010      	movs	r0, r2
 8004894:	f001 fee4 	bl	8006660 <HAL_GPIO_Init>

  /*Configure GPIO pins : TRIAC1_Pin UP_LED_Pin */
  GPIO_InitStruct.Pin = TRIAC1_Pin|UP_LED_Pin;
 8004898:	193b      	adds	r3, r7, r4
 800489a:	2203      	movs	r2, #3
 800489c:	601a      	str	r2, [r3, #0]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 800489e:	193b      	adds	r3, r7, r4
 80048a0:	2201      	movs	r2, #1
 80048a2:	605a      	str	r2, [r3, #4]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80048a4:	193b      	adds	r3, r7, r4
 80048a6:	2200      	movs	r2, #0
 80048a8:	609a      	str	r2, [r3, #8]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80048aa:	193b      	adds	r3, r7, r4
 80048ac:	2200      	movs	r2, #0
 80048ae:	60da      	str	r2, [r3, #12]
  HAL_GPIO_Init(GPIOF, &GPIO_InitStruct);
 80048b0:	193b      	adds	r3, r7, r4
 80048b2:	4a4d      	ldr	r2, [pc, #308]	@ (80049e8 <MX_GPIO_Init+0x248>)
 80048b4:	0019      	movs	r1, r3
 80048b6:	0010      	movs	r0, r2
 80048b8:	f001 fed2 	bl	8006660 <HAL_GPIO_Init>

  /*Configure GPIO pin : ZCD_Pin */
  GPIO_InitStruct.Pin = ZCD_Pin;
 80048bc:	193b      	adds	r3, r7, r4
 80048be:	2210      	movs	r2, #16
 80048c0:	601a      	str	r2, [r3, #0]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_FALLING;
 80048c2:	193b      	adds	r3, r7, r4
 80048c4:	2284      	movs	r2, #132	@ 0x84
 80048c6:	0392      	lsls	r2, r2, #14
 80048c8:	605a      	str	r2, [r3, #4]
  GPIO_InitStruct.Pull = GPIO_PULLUP;
 80048ca:	193b      	adds	r3, r7, r4
 80048cc:	2201      	movs	r2, #1
 80048ce:	609a      	str	r2, [r3, #8]
  HAL_GPIO_Init(ZCD_GPIO_Port, &GPIO_InitStruct);
 80048d0:	193a      	adds	r2, r7, r4
 80048d2:	23a0      	movs	r3, #160	@ 0xa0
 80048d4:	05db      	lsls	r3, r3, #23
 80048d6:	0011      	movs	r1, r2
 80048d8:	0018      	movs	r0, r3
 80048da:	f001 fec1 	bl	8006660 <HAL_GPIO_Init>

  /*Configure GPIO pins : MCU_RESET_Pin MCU_PWRKEY_Pin CS_TC6_Pin */
  GPIO_InitStruct.Pin = MCU_RESET_Pin|MCU_PWRKEY_Pin|CS_TC6_Pin;
 80048de:	0021      	movs	r1, r4
 80048e0:	187b      	adds	r3, r7, r1
 80048e2:	22e0      	movs	r2, #224	@ 0xe0
 80048e4:	0052      	lsls	r2, r2, #1
 80048e6:	601a      	str	r2, [r3, #0]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80048e8:	000c      	movs	r4, r1
 80048ea:	193b      	adds	r3, r7, r4
 80048ec:	2201      	movs	r2, #1
 80048ee:	605a      	str	r2, [r3, #4]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80048f0:	193b      	adds	r3, r7, r4
 80048f2:	2200      	movs	r2, #0
 80048f4:	609a      	str	r2, [r3, #8]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80048f6:	193b      	adds	r3, r7, r4
 80048f8:	2200      	movs	r2, #0
 80048fa:	60da      	str	r2, [r3, #12]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80048fc:	193a      	adds	r2, r7, r4
 80048fe:	23a0      	movs	r3, #160	@ 0xa0
 8004900:	05db      	lsls	r3, r3, #23
 8004902:	0011      	movs	r1, r2
 8004904:	0018      	movs	r0, r3
 8004906:	f001 feab 	bl	8006660 <HAL_GPIO_Init>

  /*Configure GPIO pins : CS_TC2_Pin CS_TC5_Pin */
  GPIO_InitStruct.Pin = CS_TC2_Pin|CS_TC5_Pin;
 800490a:	0021      	movs	r1, r4
 800490c:	187b      	adds	r3, r7, r1
 800490e:	2290      	movs	r2, #144	@ 0x90
 8004910:	0212      	lsls	r2, r2, #8
 8004912:	601a      	str	r2, [r3, #0]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8004914:	000c      	movs	r4, r1
 8004916:	193b      	adds	r3, r7, r4
 8004918:	2201      	movs	r2, #1
 800491a:	605a      	str	r2, [r3, #4]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800491c:	193b      	adds	r3, r7, r4
 800491e:	2200      	movs	r2, #0
 8004920:	609a      	str	r2, [r3, #8]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8004922:	193b      	adds	r3, r7, r4
 8004924:	2200      	movs	r2, #0
 8004926:	60da      	str	r2, [r3, #12]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8004928:	193b      	adds	r3, r7, r4
 800492a:	4a30      	ldr	r2, [pc, #192]	@ (80049ec <MX_GPIO_Init+0x24c>)
 800492c:	0019      	movs	r1, r3
 800492e:	0010      	movs	r0, r2
 8004930:	f001 fe96 	bl	8006660 <HAL_GPIO_Init>

  /*Configure GPIO pin : RTC_INT_Pin */
  GPIO_InitStruct.Pin = RTC_INT_Pin;
 8004934:	0021      	movs	r1, r4
 8004936:	187b      	adds	r3, r7, r1
 8004938:	2240      	movs	r2, #64	@ 0x40
 800493a:	601a      	str	r2, [r3, #0]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_FALLING;
 800493c:	187b      	adds	r3, r7, r1
 800493e:	2284      	movs	r2, #132	@ 0x84
 8004940:	0392      	lsls	r2, r2, #14
 8004942:	605a      	str	r2, [r3, #4]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8004944:	000c      	movs	r4, r1
 8004946:	193b      	adds	r3, r7, r4
 8004948:	2200      	movs	r2, #0
 800494a:	609a      	str	r2, [r3, #8]
  HAL_GPIO_Init(RTC_INT_GPIO_Port, &GPIO_InitStruct);
 800494c:	193b      	adds	r3, r7, r4
 800494e:	4a25      	ldr	r2, [pc, #148]	@ (80049e4 <MX_GPIO_Init+0x244>)
 8004950:	0019      	movs	r1, r3
 8004952:	0010      	movs	r0, r2
 8004954:	f001 fe84 	bl	8006660 <HAL_GPIO_Init>

  /*Configure GPIO pin : SPI1_CS_Pin */
  GPIO_InitStruct.Pin = SPI1_CS_Pin;
 8004958:	193b      	adds	r3, r7, r4
 800495a:	2208      	movs	r2, #8
 800495c:	601a      	str	r2, [r3, #0]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 800495e:	193b      	adds	r3, r7, r4
 8004960:	2201      	movs	r2, #1
 8004962:	605a      	str	r2, [r3, #4]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8004964:	193b      	adds	r3, r7, r4
 8004966:	2200      	movs	r2, #0
 8004968:	609a      	str	r2, [r3, #8]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800496a:	193b      	adds	r3, r7, r4
 800496c:	2200      	movs	r2, #0
 800496e:	60da      	str	r2, [r3, #12]
  HAL_GPIO_Init(SPI1_CS_GPIO_Port, &GPIO_InitStruct);
 8004970:	193b      	adds	r3, r7, r4
 8004972:	4a1f      	ldr	r2, [pc, #124]	@ (80049f0 <MX_GPIO_Init+0x250>)
 8004974:	0019      	movs	r1, r3
 8004976:	0010      	movs	r0, r2
 8004978:	f001 fe72 	bl	8006660 <HAL_GPIO_Init>

  /*Configure GPIO pin : PB3 */
  GPIO_InitStruct.Pin = GPIO_PIN_3;
 800497c:	193b      	adds	r3, r7, r4
 800497e:	2208      	movs	r2, #8
 8004980:	601a      	str	r2, [r3, #0]
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8004982:	193b      	adds	r3, r7, r4
 8004984:	2202      	movs	r2, #2
 8004986:	605a      	str	r2, [r3, #4]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8004988:	193b      	adds	r3, r7, r4
 800498a:	2200      	movs	r2, #0
 800498c:	609a      	str	r2, [r3, #8]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800498e:	193b      	adds	r3, r7, r4
 8004990:	2200      	movs	r2, #0
 8004992:	60da      	str	r2, [r3, #12]
  GPIO_InitStruct.Alternate = GPIO_AF0_SPI1;
 8004994:	193b      	adds	r3, r7, r4
 8004996:	2200      	movs	r2, #0
 8004998:	611a      	str	r2, [r3, #16]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 800499a:	193b      	adds	r3, r7, r4
 800499c:	4a13      	ldr	r2, [pc, #76]	@ (80049ec <MX_GPIO_Init+0x24c>)
 800499e:	0019      	movs	r1, r3
 80049a0:	0010      	movs	r0, r2
 80049a2:	f001 fe5d 	bl	8006660 <HAL_GPIO_Init>

  /*Configure GPIO pins : BTN3_IN_Pin BTN2_IN_Pin BTN1_IN_Pin */
  GPIO_InitStruct.Pin = BTN3_IN_Pin|BTN2_IN_Pin|BTN1_IN_Pin;
 80049a6:	0021      	movs	r1, r4
 80049a8:	187b      	adds	r3, r7, r1
 80049aa:	22e0      	movs	r2, #224	@ 0xe0
 80049ac:	0092      	lsls	r2, r2, #2
 80049ae:	601a      	str	r2, [r3, #0]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 80049b0:	187b      	adds	r3, r7, r1
 80049b2:	2200      	movs	r2, #0
 80049b4:	605a      	str	r2, [r3, #4]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80049b6:	187b      	adds	r3, r7, r1
 80049b8:	2200      	movs	r2, #0
 80049ba:	609a      	str	r2, [r3, #8]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80049bc:	187b      	adds	r3, r7, r1
 80049be:	4a0b      	ldr	r2, [pc, #44]	@ (80049ec <MX_GPIO_Init+0x24c>)
 80049c0:	0019      	movs	r1, r3
 80049c2:	0010      	movs	r0, r2
 80049c4:	f001 fe4c 	bl	8006660 <HAL_GPIO_Init>

  /* EXTI interrupt init*/
  HAL_NVIC_SetPriority(EXTI4_15_IRQn, 0, 0);
 80049c8:	2200      	movs	r2, #0
 80049ca:	2100      	movs	r1, #0
 80049cc:	2007      	movs	r0, #7
 80049ce:	f001 fb4d 	bl	800606c <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(EXTI4_15_IRQn);
 80049d2:	2007      	movs	r0, #7
 80049d4:	f001 fb5f 	bl	8006096 <HAL_NVIC_EnableIRQ>

  /* USER CODE BEGIN MX_GPIO_Init_2 */

  /* USER CODE END MX_GPIO_Init_2 */
}
 80049d8:	46c0      	nop			@ (mov r8, r8)
 80049da:	46bd      	mov	sp, r7
 80049dc:	b00b      	add	sp, #44	@ 0x2c
 80049de:	bd90      	pop	{r4, r7, pc}
 80049e0:	40021000 	.word	0x40021000
 80049e4:	50000800 	.word	0x50000800
 80049e8:	50001400 	.word	0x50001400
 80049ec:	50000400 	.word	0x50000400
 80049f0:	50000c00 	.word	0x50000c00

080049f4 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 80049f4:	b580      	push	{r7, lr}
 80049f6:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 80049f8:	b672      	cpsid	i
}
 80049fa:	46c0      	nop			@ (mov r8, r8)
  /* USER CODE BEGIN Error_Handler_Debug */
	/* User can add his own implementation to report the HAL error return state */
	__disable_irq();
	while (1)
 80049fc:	46c0      	nop			@ (mov r8, r8)
 80049fe:	e7fd      	b.n	80049fc <Error_Handler+0x8>

08004a00 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8004a00:	b580      	push	{r7, lr}
 8004a02:	b082      	sub	sp, #8
 8004a04:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8004a06:	4b0f      	ldr	r3, [pc, #60]	@ (8004a44 <HAL_MspInit+0x44>)
 8004a08:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 8004a0a:	4b0e      	ldr	r3, [pc, #56]	@ (8004a44 <HAL_MspInit+0x44>)
 8004a0c:	2101      	movs	r1, #1
 8004a0e:	430a      	orrs	r2, r1
 8004a10:	641a      	str	r2, [r3, #64]	@ 0x40
 8004a12:	4b0c      	ldr	r3, [pc, #48]	@ (8004a44 <HAL_MspInit+0x44>)
 8004a14:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004a16:	2201      	movs	r2, #1
 8004a18:	4013      	ands	r3, r2
 8004a1a:	607b      	str	r3, [r7, #4]
 8004a1c:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 8004a1e:	4b09      	ldr	r3, [pc, #36]	@ (8004a44 <HAL_MspInit+0x44>)
 8004a20:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 8004a22:	4b08      	ldr	r3, [pc, #32]	@ (8004a44 <HAL_MspInit+0x44>)
 8004a24:	2180      	movs	r1, #128	@ 0x80
 8004a26:	0549      	lsls	r1, r1, #21
 8004a28:	430a      	orrs	r2, r1
 8004a2a:	63da      	str	r2, [r3, #60]	@ 0x3c
 8004a2c:	4b05      	ldr	r3, [pc, #20]	@ (8004a44 <HAL_MspInit+0x44>)
 8004a2e:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 8004a30:	2380      	movs	r3, #128	@ 0x80
 8004a32:	055b      	lsls	r3, r3, #21
 8004a34:	4013      	ands	r3, r2
 8004a36:	603b      	str	r3, [r7, #0]
 8004a38:	683b      	ldr	r3, [r7, #0]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8004a3a:	46c0      	nop			@ (mov r8, r8)
 8004a3c:	46bd      	mov	sp, r7
 8004a3e:	b002      	add	sp, #8
 8004a40:	bd80      	pop	{r7, pc}
 8004a42:	46c0      	nop			@ (mov r8, r8)
 8004a44:	40021000 	.word	0x40021000

08004a48 <HAL_ADC_MspInit>:
  * This function configures the hardware resources used in this example
  * @param hadc: ADC handle pointer
  * @retval None
  */
void HAL_ADC_MspInit(ADC_HandleTypeDef* hadc)
{
 8004a48:	b590      	push	{r4, r7, lr}
 8004a4a:	b091      	sub	sp, #68	@ 0x44
 8004a4c:	af00      	add	r7, sp, #0
 8004a4e:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8004a50:	232c      	movs	r3, #44	@ 0x2c
 8004a52:	18fb      	adds	r3, r7, r3
 8004a54:	0018      	movs	r0, r3
 8004a56:	2314      	movs	r3, #20
 8004a58:	001a      	movs	r2, r3
 8004a5a:	2100      	movs	r1, #0
 8004a5c:	f007 f994 	bl	800bd88 <memset>
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 8004a60:	2410      	movs	r4, #16
 8004a62:	193b      	adds	r3, r7, r4
 8004a64:	0018      	movs	r0, r3
 8004a66:	231c      	movs	r3, #28
 8004a68:	001a      	movs	r2, r3
 8004a6a:	2100      	movs	r1, #0
 8004a6c:	f007 f98c 	bl	800bd88 <memset>
  if(hadc->Instance==ADC1)
 8004a70:	687b      	ldr	r3, [r7, #4]
 8004a72:	681b      	ldr	r3, [r3, #0]
 8004a74:	4a3a      	ldr	r2, [pc, #232]	@ (8004b60 <HAL_ADC_MspInit+0x118>)
 8004a76:	4293      	cmp	r3, r2
 8004a78:	d16d      	bne.n	8004b56 <HAL_ADC_MspInit+0x10e>

    /* USER CODE END ADC1_MspInit 0 */

  /** Initializes the peripherals clocks
  */
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_ADC;
 8004a7a:	193b      	adds	r3, r7, r4
 8004a7c:	2280      	movs	r2, #128	@ 0x80
 8004a7e:	01d2      	lsls	r2, r2, #7
 8004a80:	601a      	str	r2, [r3, #0]
    PeriphClkInit.AdcClockSelection = RCC_ADCCLKSOURCE_PLLADC;
 8004a82:	193b      	adds	r3, r7, r4
 8004a84:	2280      	movs	r2, #128	@ 0x80
 8004a86:	05d2      	lsls	r2, r2, #23
 8004a88:	615a      	str	r2, [r3, #20]
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 8004a8a:	193b      	adds	r3, r7, r4
 8004a8c:	0018      	movs	r0, r3
 8004a8e:	f004 fb03 	bl	8009098 <HAL_RCCEx_PeriphCLKConfig>
 8004a92:	1e03      	subs	r3, r0, #0
 8004a94:	d001      	beq.n	8004a9a <HAL_ADC_MspInit+0x52>
    {
      Error_Handler();
 8004a96:	f7ff ffad 	bl	80049f4 <Error_Handler>
    }

    /* Peripheral clock enable */
    __HAL_RCC_ADC_CLK_ENABLE();
 8004a9a:	4b32      	ldr	r3, [pc, #200]	@ (8004b64 <HAL_ADC_MspInit+0x11c>)
 8004a9c:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 8004a9e:	4b31      	ldr	r3, [pc, #196]	@ (8004b64 <HAL_ADC_MspInit+0x11c>)
 8004aa0:	2180      	movs	r1, #128	@ 0x80
 8004aa2:	0349      	lsls	r1, r1, #13
 8004aa4:	430a      	orrs	r2, r1
 8004aa6:	641a      	str	r2, [r3, #64]	@ 0x40
 8004aa8:	4b2e      	ldr	r3, [pc, #184]	@ (8004b64 <HAL_ADC_MspInit+0x11c>)
 8004aaa:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 8004aac:	2380      	movs	r3, #128	@ 0x80
 8004aae:	035b      	lsls	r3, r3, #13
 8004ab0:	4013      	ands	r3, r2
 8004ab2:	60fb      	str	r3, [r7, #12]
 8004ab4:	68fb      	ldr	r3, [r7, #12]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8004ab6:	4b2b      	ldr	r3, [pc, #172]	@ (8004b64 <HAL_ADC_MspInit+0x11c>)
 8004ab8:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 8004aba:	4b2a      	ldr	r3, [pc, #168]	@ (8004b64 <HAL_ADC_MspInit+0x11c>)
 8004abc:	2101      	movs	r1, #1
 8004abe:	430a      	orrs	r2, r1
 8004ac0:	635a      	str	r2, [r3, #52]	@ 0x34
 8004ac2:	4b28      	ldr	r3, [pc, #160]	@ (8004b64 <HAL_ADC_MspInit+0x11c>)
 8004ac4:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8004ac6:	2201      	movs	r2, #1
 8004ac8:	4013      	ands	r3, r2
 8004aca:	60bb      	str	r3, [r7, #8]
 8004acc:	68bb      	ldr	r3, [r7, #8]
    /**ADC1 GPIO Configuration
    PA2     ------> ADC1_IN2
    PA3     ------> ADC1_IN3
    */
    GPIO_InitStruct.Pin = GPIO_PIN_2|GPIO_PIN_3;
 8004ace:	212c      	movs	r1, #44	@ 0x2c
 8004ad0:	187b      	adds	r3, r7, r1
 8004ad2:	220c      	movs	r2, #12
 8004ad4:	601a      	str	r2, [r3, #0]
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 8004ad6:	187b      	adds	r3, r7, r1
 8004ad8:	2203      	movs	r2, #3
 8004ada:	605a      	str	r2, [r3, #4]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8004adc:	187b      	adds	r3, r7, r1
 8004ade:	2200      	movs	r2, #0
 8004ae0:	609a      	str	r2, [r3, #8]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8004ae2:	187a      	adds	r2, r7, r1
 8004ae4:	23a0      	movs	r3, #160	@ 0xa0
 8004ae6:	05db      	lsls	r3, r3, #23
 8004ae8:	0011      	movs	r1, r2
 8004aea:	0018      	movs	r0, r3
 8004aec:	f001 fdb8 	bl	8006660 <HAL_GPIO_Init>

    /* ADC1 DMA Init */
    /* ADC1 Init */
    hdma_adc1.Instance = DMA1_Channel1;
 8004af0:	4b1d      	ldr	r3, [pc, #116]	@ (8004b68 <HAL_ADC_MspInit+0x120>)
 8004af2:	4a1e      	ldr	r2, [pc, #120]	@ (8004b6c <HAL_ADC_MspInit+0x124>)
 8004af4:	601a      	str	r2, [r3, #0]
    hdma_adc1.Init.Request = DMA_REQUEST_ADC1;
 8004af6:	4b1c      	ldr	r3, [pc, #112]	@ (8004b68 <HAL_ADC_MspInit+0x120>)
 8004af8:	2205      	movs	r2, #5
 8004afa:	605a      	str	r2, [r3, #4]
    hdma_adc1.Init.Direction = DMA_PERIPH_TO_MEMORY;
 8004afc:	4b1a      	ldr	r3, [pc, #104]	@ (8004b68 <HAL_ADC_MspInit+0x120>)
 8004afe:	2200      	movs	r2, #0
 8004b00:	609a      	str	r2, [r3, #8]
    hdma_adc1.Init.PeriphInc = DMA_PINC_DISABLE;
 8004b02:	4b19      	ldr	r3, [pc, #100]	@ (8004b68 <HAL_ADC_MspInit+0x120>)
 8004b04:	2200      	movs	r2, #0
 8004b06:	60da      	str	r2, [r3, #12]
    hdma_adc1.Init.MemInc = DMA_MINC_ENABLE;
 8004b08:	4b17      	ldr	r3, [pc, #92]	@ (8004b68 <HAL_ADC_MspInit+0x120>)
 8004b0a:	2280      	movs	r2, #128	@ 0x80
 8004b0c:	611a      	str	r2, [r3, #16]
    hdma_adc1.Init.PeriphDataAlignment = DMA_PDATAALIGN_HALFWORD;
 8004b0e:	4b16      	ldr	r3, [pc, #88]	@ (8004b68 <HAL_ADC_MspInit+0x120>)
 8004b10:	2280      	movs	r2, #128	@ 0x80
 8004b12:	0052      	lsls	r2, r2, #1
 8004b14:	615a      	str	r2, [r3, #20]
    hdma_adc1.Init.MemDataAlignment = DMA_MDATAALIGN_HALFWORD;
 8004b16:	4b14      	ldr	r3, [pc, #80]	@ (8004b68 <HAL_ADC_MspInit+0x120>)
 8004b18:	2280      	movs	r2, #128	@ 0x80
 8004b1a:	00d2      	lsls	r2, r2, #3
 8004b1c:	619a      	str	r2, [r3, #24]
    hdma_adc1.Init.Mode = DMA_CIRCULAR;
 8004b1e:	4b12      	ldr	r3, [pc, #72]	@ (8004b68 <HAL_ADC_MspInit+0x120>)
 8004b20:	2220      	movs	r2, #32
 8004b22:	61da      	str	r2, [r3, #28]
    hdma_adc1.Init.Priority = DMA_PRIORITY_LOW;
 8004b24:	4b10      	ldr	r3, [pc, #64]	@ (8004b68 <HAL_ADC_MspInit+0x120>)
 8004b26:	2200      	movs	r2, #0
 8004b28:	621a      	str	r2, [r3, #32]
    if (HAL_DMA_Init(&hdma_adc1) != HAL_OK)
 8004b2a:	4b0f      	ldr	r3, [pc, #60]	@ (8004b68 <HAL_ADC_MspInit+0x120>)
 8004b2c:	0018      	movs	r0, r3
 8004b2e:	f001 facf 	bl	80060d0 <HAL_DMA_Init>
 8004b32:	1e03      	subs	r3, r0, #0
 8004b34:	d001      	beq.n	8004b3a <HAL_ADC_MspInit+0xf2>
    {
      Error_Handler();
 8004b36:	f7ff ff5d 	bl	80049f4 <Error_Handler>
    }

    __HAL_LINKDMA(hadc,DMA_Handle,hdma_adc1);
 8004b3a:	687b      	ldr	r3, [r7, #4]
 8004b3c:	4a0a      	ldr	r2, [pc, #40]	@ (8004b68 <HAL_ADC_MspInit+0x120>)
 8004b3e:	651a      	str	r2, [r3, #80]	@ 0x50
 8004b40:	4b09      	ldr	r3, [pc, #36]	@ (8004b68 <HAL_ADC_MspInit+0x120>)
 8004b42:	687a      	ldr	r2, [r7, #4]
 8004b44:	629a      	str	r2, [r3, #40]	@ 0x28

    /* ADC1 interrupt Init */
    HAL_NVIC_SetPriority(ADC1_IRQn, 0, 0);
 8004b46:	2200      	movs	r2, #0
 8004b48:	2100      	movs	r1, #0
 8004b4a:	200c      	movs	r0, #12
 8004b4c:	f001 fa8e 	bl	800606c <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(ADC1_IRQn);
 8004b50:	200c      	movs	r0, #12
 8004b52:	f001 faa0 	bl	8006096 <HAL_NVIC_EnableIRQ>

    /* USER CODE END ADC1_MspInit 1 */

  }

}
 8004b56:	46c0      	nop			@ (mov r8, r8)
 8004b58:	46bd      	mov	sp, r7
 8004b5a:	b011      	add	sp, #68	@ 0x44
 8004b5c:	bd90      	pop	{r4, r7, pc}
 8004b5e:	46c0      	nop			@ (mov r8, r8)
 8004b60:	40012400 	.word	0x40012400
 8004b64:	40021000 	.word	0x40021000
 8004b68:	20000278 	.word	0x20000278
 8004b6c:	40020008 	.word	0x40020008

08004b70 <HAL_I2C_MspInit>:
  * This function configures the hardware resources used in this example
  * @param hi2c: I2C handle pointer
  * @retval None
  */
void HAL_I2C_MspInit(I2C_HandleTypeDef* hi2c)
{
 8004b70:	b590      	push	{r4, r7, lr}
 8004b72:	b093      	sub	sp, #76	@ 0x4c
 8004b74:	af00      	add	r7, sp, #0
 8004b76:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8004b78:	2334      	movs	r3, #52	@ 0x34
 8004b7a:	18fb      	adds	r3, r7, r3
 8004b7c:	0018      	movs	r0, r3
 8004b7e:	2314      	movs	r3, #20
 8004b80:	001a      	movs	r2, r3
 8004b82:	2100      	movs	r1, #0
 8004b84:	f007 f900 	bl	800bd88 <memset>
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 8004b88:	2418      	movs	r4, #24
 8004b8a:	193b      	adds	r3, r7, r4
 8004b8c:	0018      	movs	r0, r3
 8004b8e:	231c      	movs	r3, #28
 8004b90:	001a      	movs	r2, r3
 8004b92:	2100      	movs	r1, #0
 8004b94:	f007 f8f8 	bl	800bd88 <memset>
  if(hi2c->Instance==I2C1)
 8004b98:	687b      	ldr	r3, [r7, #4]
 8004b9a:	681b      	ldr	r3, [r3, #0]
 8004b9c:	4a42      	ldr	r2, [pc, #264]	@ (8004ca8 <HAL_I2C_MspInit+0x138>)
 8004b9e:	4293      	cmp	r3, r2
 8004ba0:	d140      	bne.n	8004c24 <HAL_I2C_MspInit+0xb4>

    /* USER CODE END I2C1_MspInit 0 */

  /** Initializes the peripherals clocks
  */
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_I2C1;
 8004ba2:	193b      	adds	r3, r7, r4
 8004ba4:	2220      	movs	r2, #32
 8004ba6:	601a      	str	r2, [r3, #0]
    PeriphClkInit.I2c1ClockSelection = RCC_I2C1CLKSOURCE_PCLK1;
 8004ba8:	193b      	adds	r3, r7, r4
 8004baa:	2200      	movs	r2, #0
 8004bac:	60da      	str	r2, [r3, #12]
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 8004bae:	193b      	adds	r3, r7, r4
 8004bb0:	0018      	movs	r0, r3
 8004bb2:	f004 fa71 	bl	8009098 <HAL_RCCEx_PeriphCLKConfig>
 8004bb6:	1e03      	subs	r3, r0, #0
 8004bb8:	d001      	beq.n	8004bbe <HAL_I2C_MspInit+0x4e>
    {
      Error_Handler();
 8004bba:	f7ff ff1b 	bl	80049f4 <Error_Handler>
    }

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8004bbe:	4b3b      	ldr	r3, [pc, #236]	@ (8004cac <HAL_I2C_MspInit+0x13c>)
 8004bc0:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 8004bc2:	4b3a      	ldr	r3, [pc, #232]	@ (8004cac <HAL_I2C_MspInit+0x13c>)
 8004bc4:	2101      	movs	r1, #1
 8004bc6:	430a      	orrs	r2, r1
 8004bc8:	635a      	str	r2, [r3, #52]	@ 0x34
 8004bca:	4b38      	ldr	r3, [pc, #224]	@ (8004cac <HAL_I2C_MspInit+0x13c>)
 8004bcc:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8004bce:	2201      	movs	r2, #1
 8004bd0:	4013      	ands	r3, r2
 8004bd2:	617b      	str	r3, [r7, #20]
 8004bd4:	697b      	ldr	r3, [r7, #20]
    /**I2C1 GPIO Configuration
    PA9     ------> I2C1_SCL
    PA10     ------> I2C1_SDA
    */
    GPIO_InitStruct.Pin = GPIO_PIN_9|GPIO_PIN_10;
 8004bd6:	2134      	movs	r1, #52	@ 0x34
 8004bd8:	187b      	adds	r3, r7, r1
 8004bda:	22c0      	movs	r2, #192	@ 0xc0
 8004bdc:	00d2      	lsls	r2, r2, #3
 8004bde:	601a      	str	r2, [r3, #0]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 8004be0:	187b      	adds	r3, r7, r1
 8004be2:	2212      	movs	r2, #18
 8004be4:	605a      	str	r2, [r3, #4]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8004be6:	187b      	adds	r3, r7, r1
 8004be8:	2200      	movs	r2, #0
 8004bea:	609a      	str	r2, [r3, #8]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8004bec:	187b      	adds	r3, r7, r1
 8004bee:	2200      	movs	r2, #0
 8004bf0:	60da      	str	r2, [r3, #12]
    GPIO_InitStruct.Alternate = GPIO_AF6_I2C1;
 8004bf2:	187b      	adds	r3, r7, r1
 8004bf4:	2206      	movs	r2, #6
 8004bf6:	611a      	str	r2, [r3, #16]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8004bf8:	187a      	adds	r2, r7, r1
 8004bfa:	23a0      	movs	r3, #160	@ 0xa0
 8004bfc:	05db      	lsls	r3, r3, #23
 8004bfe:	0011      	movs	r1, r2
 8004c00:	0018      	movs	r0, r3
 8004c02:	f001 fd2d 	bl	8006660 <HAL_GPIO_Init>

    /* Peripheral clock enable */
    __HAL_RCC_I2C1_CLK_ENABLE();
 8004c06:	4b29      	ldr	r3, [pc, #164]	@ (8004cac <HAL_I2C_MspInit+0x13c>)
 8004c08:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 8004c0a:	4b28      	ldr	r3, [pc, #160]	@ (8004cac <HAL_I2C_MspInit+0x13c>)
 8004c0c:	2180      	movs	r1, #128	@ 0x80
 8004c0e:	0389      	lsls	r1, r1, #14
 8004c10:	430a      	orrs	r2, r1
 8004c12:	63da      	str	r2, [r3, #60]	@ 0x3c
 8004c14:	4b25      	ldr	r3, [pc, #148]	@ (8004cac <HAL_I2C_MspInit+0x13c>)
 8004c16:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 8004c18:	2380      	movs	r3, #128	@ 0x80
 8004c1a:	039b      	lsls	r3, r3, #14
 8004c1c:	4013      	ands	r3, r2
 8004c1e:	613b      	str	r3, [r7, #16]
 8004c20:	693b      	ldr	r3, [r7, #16]
    /* USER CODE BEGIN I2C2_MspInit 1 */

    /* USER CODE END I2C2_MspInit 1 */
  }

}
 8004c22:	e03d      	b.n	8004ca0 <HAL_I2C_MspInit+0x130>
  else if(hi2c->Instance==I2C2)
 8004c24:	687b      	ldr	r3, [r7, #4]
 8004c26:	681b      	ldr	r3, [r3, #0]
 8004c28:	4a21      	ldr	r2, [pc, #132]	@ (8004cb0 <HAL_I2C_MspInit+0x140>)
 8004c2a:	4293      	cmp	r3, r2
 8004c2c:	d138      	bne.n	8004ca0 <HAL_I2C_MspInit+0x130>
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8004c2e:	4b1f      	ldr	r3, [pc, #124]	@ (8004cac <HAL_I2C_MspInit+0x13c>)
 8004c30:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 8004c32:	4b1e      	ldr	r3, [pc, #120]	@ (8004cac <HAL_I2C_MspInit+0x13c>)
 8004c34:	2102      	movs	r1, #2
 8004c36:	430a      	orrs	r2, r1
 8004c38:	635a      	str	r2, [r3, #52]	@ 0x34
 8004c3a:	4b1c      	ldr	r3, [pc, #112]	@ (8004cac <HAL_I2C_MspInit+0x13c>)
 8004c3c:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8004c3e:	2202      	movs	r2, #2
 8004c40:	4013      	ands	r3, r2
 8004c42:	60fb      	str	r3, [r7, #12]
 8004c44:	68fb      	ldr	r3, [r7, #12]
    GPIO_InitStruct.Pin = GPIO_PIN_10|GPIO_PIN_11;
 8004c46:	2134      	movs	r1, #52	@ 0x34
 8004c48:	187b      	adds	r3, r7, r1
 8004c4a:	22c0      	movs	r2, #192	@ 0xc0
 8004c4c:	0112      	lsls	r2, r2, #4
 8004c4e:	601a      	str	r2, [r3, #0]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 8004c50:	187b      	adds	r3, r7, r1
 8004c52:	2212      	movs	r2, #18
 8004c54:	605a      	str	r2, [r3, #4]
    GPIO_InitStruct.Pull = GPIO_PULLUP;
 8004c56:	187b      	adds	r3, r7, r1
 8004c58:	2201      	movs	r2, #1
 8004c5a:	609a      	str	r2, [r3, #8]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8004c5c:	187b      	adds	r3, r7, r1
 8004c5e:	2200      	movs	r2, #0
 8004c60:	60da      	str	r2, [r3, #12]
    GPIO_InitStruct.Alternate = GPIO_AF6_I2C2;
 8004c62:	187b      	adds	r3, r7, r1
 8004c64:	2206      	movs	r2, #6
 8004c66:	611a      	str	r2, [r3, #16]
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8004c68:	187b      	adds	r3, r7, r1
 8004c6a:	4a12      	ldr	r2, [pc, #72]	@ (8004cb4 <HAL_I2C_MspInit+0x144>)
 8004c6c:	0019      	movs	r1, r3
 8004c6e:	0010      	movs	r0, r2
 8004c70:	f001 fcf6 	bl	8006660 <HAL_GPIO_Init>
    __HAL_RCC_I2C2_CLK_ENABLE();
 8004c74:	4b0d      	ldr	r3, [pc, #52]	@ (8004cac <HAL_I2C_MspInit+0x13c>)
 8004c76:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 8004c78:	4b0c      	ldr	r3, [pc, #48]	@ (8004cac <HAL_I2C_MspInit+0x13c>)
 8004c7a:	2180      	movs	r1, #128	@ 0x80
 8004c7c:	03c9      	lsls	r1, r1, #15
 8004c7e:	430a      	orrs	r2, r1
 8004c80:	63da      	str	r2, [r3, #60]	@ 0x3c
 8004c82:	4b0a      	ldr	r3, [pc, #40]	@ (8004cac <HAL_I2C_MspInit+0x13c>)
 8004c84:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 8004c86:	2380      	movs	r3, #128	@ 0x80
 8004c88:	03db      	lsls	r3, r3, #15
 8004c8a:	4013      	ands	r3, r2
 8004c8c:	60bb      	str	r3, [r7, #8]
 8004c8e:	68bb      	ldr	r3, [r7, #8]
    HAL_NVIC_SetPriority(I2C2_IRQn, 0, 0);
 8004c90:	2200      	movs	r2, #0
 8004c92:	2100      	movs	r1, #0
 8004c94:	2018      	movs	r0, #24
 8004c96:	f001 f9e9 	bl	800606c <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(I2C2_IRQn);
 8004c9a:	2018      	movs	r0, #24
 8004c9c:	f001 f9fb 	bl	8006096 <HAL_NVIC_EnableIRQ>
}
 8004ca0:	46c0      	nop			@ (mov r8, r8)
 8004ca2:	46bd      	mov	sp, r7
 8004ca4:	b013      	add	sp, #76	@ 0x4c
 8004ca6:	bd90      	pop	{r4, r7, pc}
 8004ca8:	40005400 	.word	0x40005400
 8004cac:	40021000 	.word	0x40021000
 8004cb0:	40005800 	.word	0x40005800
 8004cb4:	50000400 	.word	0x50000400

08004cb8 <HAL_SPI_MspInit>:
  * This function configures the hardware resources used in this example
  * @param hspi: SPI handle pointer
  * @retval None
  */
void HAL_SPI_MspInit(SPI_HandleTypeDef* hspi)
{
 8004cb8:	b590      	push	{r4, r7, lr}
 8004cba:	b08b      	sub	sp, #44	@ 0x2c
 8004cbc:	af00      	add	r7, sp, #0
 8004cbe:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8004cc0:	2414      	movs	r4, #20
 8004cc2:	193b      	adds	r3, r7, r4
 8004cc4:	0018      	movs	r0, r3
 8004cc6:	2314      	movs	r3, #20
 8004cc8:	001a      	movs	r2, r3
 8004cca:	2100      	movs	r1, #0
 8004ccc:	f007 f85c 	bl	800bd88 <memset>
  if(hspi->Instance==SPI2)
 8004cd0:	687b      	ldr	r3, [r7, #4]
 8004cd2:	681b      	ldr	r3, [r3, #0]
 8004cd4:	4a1b      	ldr	r2, [pc, #108]	@ (8004d44 <HAL_SPI_MspInit+0x8c>)
 8004cd6:	4293      	cmp	r3, r2
 8004cd8:	d130      	bne.n	8004d3c <HAL_SPI_MspInit+0x84>
  {
    /* USER CODE BEGIN SPI2_MspInit 0 */

    /* USER CODE END SPI2_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_SPI2_CLK_ENABLE();
 8004cda:	4b1b      	ldr	r3, [pc, #108]	@ (8004d48 <HAL_SPI_MspInit+0x90>)
 8004cdc:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 8004cde:	4b1a      	ldr	r3, [pc, #104]	@ (8004d48 <HAL_SPI_MspInit+0x90>)
 8004ce0:	2180      	movs	r1, #128	@ 0x80
 8004ce2:	01c9      	lsls	r1, r1, #7
 8004ce4:	430a      	orrs	r2, r1
 8004ce6:	63da      	str	r2, [r3, #60]	@ 0x3c
 8004ce8:	4b17      	ldr	r3, [pc, #92]	@ (8004d48 <HAL_SPI_MspInit+0x90>)
 8004cea:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 8004cec:	2380      	movs	r3, #128	@ 0x80
 8004cee:	01db      	lsls	r3, r3, #7
 8004cf0:	4013      	ands	r3, r2
 8004cf2:	613b      	str	r3, [r7, #16]
 8004cf4:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOB_CLK_ENABLE();
 8004cf6:	4b14      	ldr	r3, [pc, #80]	@ (8004d48 <HAL_SPI_MspInit+0x90>)
 8004cf8:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 8004cfa:	4b13      	ldr	r3, [pc, #76]	@ (8004d48 <HAL_SPI_MspInit+0x90>)
 8004cfc:	2102      	movs	r1, #2
 8004cfe:	430a      	orrs	r2, r1
 8004d00:	635a      	str	r2, [r3, #52]	@ 0x34
 8004d02:	4b11      	ldr	r3, [pc, #68]	@ (8004d48 <HAL_SPI_MspInit+0x90>)
 8004d04:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8004d06:	2202      	movs	r2, #2
 8004d08:	4013      	ands	r3, r2
 8004d0a:	60fb      	str	r3, [r7, #12]
 8004d0c:	68fb      	ldr	r3, [r7, #12]
    /**SPI2 GPIO Configuration
    PB13     ------> SPI2_SCK
    PB14     ------> SPI2_MISO
    */
    GPIO_InitStruct.Pin = GPIO_PIN_13|GPIO_PIN_14;
 8004d0e:	193b      	adds	r3, r7, r4
 8004d10:	22c0      	movs	r2, #192	@ 0xc0
 8004d12:	01d2      	lsls	r2, r2, #7
 8004d14:	601a      	str	r2, [r3, #0]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8004d16:	0021      	movs	r1, r4
 8004d18:	187b      	adds	r3, r7, r1
 8004d1a:	2202      	movs	r2, #2
 8004d1c:	605a      	str	r2, [r3, #4]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8004d1e:	187b      	adds	r3, r7, r1
 8004d20:	2200      	movs	r2, #0
 8004d22:	609a      	str	r2, [r3, #8]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8004d24:	187b      	adds	r3, r7, r1
 8004d26:	2200      	movs	r2, #0
 8004d28:	60da      	str	r2, [r3, #12]
    GPIO_InitStruct.Alternate = GPIO_AF0_SPI2;
 8004d2a:	187b      	adds	r3, r7, r1
 8004d2c:	2200      	movs	r2, #0
 8004d2e:	611a      	str	r2, [r3, #16]
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8004d30:	187b      	adds	r3, r7, r1
 8004d32:	4a06      	ldr	r2, [pc, #24]	@ (8004d4c <HAL_SPI_MspInit+0x94>)
 8004d34:	0019      	movs	r1, r3
 8004d36:	0010      	movs	r0, r2
 8004d38:	f001 fc92 	bl	8006660 <HAL_GPIO_Init>

    /* USER CODE END SPI2_MspInit 1 */

  }

}
 8004d3c:	46c0      	nop			@ (mov r8, r8)
 8004d3e:	46bd      	mov	sp, r7
 8004d40:	b00b      	add	sp, #44	@ 0x2c
 8004d42:	bd90      	pop	{r4, r7, pc}
 8004d44:	40003800 	.word	0x40003800
 8004d48:	40021000 	.word	0x40021000
 8004d4c:	50000400 	.word	0x50000400

08004d50 <HAL_TIM_Base_MspInit>:
  * This function configures the hardware resources used in this example
  * @param htim_base: TIM_Base handle pointer
  * @retval None
  */
void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* htim_base)
{
 8004d50:	b580      	push	{r7, lr}
 8004d52:	b084      	sub	sp, #16
 8004d54:	af00      	add	r7, sp, #0
 8004d56:	6078      	str	r0, [r7, #4]
  if(htim_base->Instance==TIM16)
 8004d58:	687b      	ldr	r3, [r7, #4]
 8004d5a:	681b      	ldr	r3, [r3, #0]
 8004d5c:	4a0e      	ldr	r2, [pc, #56]	@ (8004d98 <HAL_TIM_Base_MspInit+0x48>)
 8004d5e:	4293      	cmp	r3, r2
 8004d60:	d115      	bne.n	8004d8e <HAL_TIM_Base_MspInit+0x3e>
  {
    /* USER CODE BEGIN TIM16_MspInit 0 */

    /* USER CODE END TIM16_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM16_CLK_ENABLE();
 8004d62:	4b0e      	ldr	r3, [pc, #56]	@ (8004d9c <HAL_TIM_Base_MspInit+0x4c>)
 8004d64:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 8004d66:	4b0d      	ldr	r3, [pc, #52]	@ (8004d9c <HAL_TIM_Base_MspInit+0x4c>)
 8004d68:	2180      	movs	r1, #128	@ 0x80
 8004d6a:	0289      	lsls	r1, r1, #10
 8004d6c:	430a      	orrs	r2, r1
 8004d6e:	641a      	str	r2, [r3, #64]	@ 0x40
 8004d70:	4b0a      	ldr	r3, [pc, #40]	@ (8004d9c <HAL_TIM_Base_MspInit+0x4c>)
 8004d72:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 8004d74:	2380      	movs	r3, #128	@ 0x80
 8004d76:	029b      	lsls	r3, r3, #10
 8004d78:	4013      	ands	r3, r2
 8004d7a:	60fb      	str	r3, [r7, #12]
 8004d7c:	68fb      	ldr	r3, [r7, #12]
    /* TIM16 interrupt Init */
    HAL_NVIC_SetPriority(TIM16_IRQn, 0, 0);
 8004d7e:	2200      	movs	r2, #0
 8004d80:	2100      	movs	r1, #0
 8004d82:	2015      	movs	r0, #21
 8004d84:	f001 f972 	bl	800606c <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM16_IRQn);
 8004d88:	2015      	movs	r0, #21
 8004d8a:	f001 f984 	bl	8006096 <HAL_NVIC_EnableIRQ>

    /* USER CODE END TIM16_MspInit 1 */

  }

}
 8004d8e:	46c0      	nop			@ (mov r8, r8)
 8004d90:	46bd      	mov	sp, r7
 8004d92:	b004      	add	sp, #16
 8004d94:	bd80      	pop	{r7, pc}
 8004d96:	46c0      	nop			@ (mov r8, r8)
 8004d98:	40014400 	.word	0x40014400
 8004d9c:	40021000 	.word	0x40021000

08004da0 <HAL_UART_MspInit>:
  * This function configures the hardware resources used in this example
  * @param huart: UART handle pointer
  * @retval None
  */
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 8004da0:	b590      	push	{r4, r7, lr}
 8004da2:	b08b      	sub	sp, #44	@ 0x2c
 8004da4:	af00      	add	r7, sp, #0
 8004da6:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8004da8:	2414      	movs	r4, #20
 8004daa:	193b      	adds	r3, r7, r4
 8004dac:	0018      	movs	r0, r3
 8004dae:	2314      	movs	r3, #20
 8004db0:	001a      	movs	r2, r3
 8004db2:	2100      	movs	r1, #0
 8004db4:	f006 ffe8 	bl	800bd88 <memset>
  if(huart->Instance==USART3)
 8004db8:	687b      	ldr	r3, [r7, #4]
 8004dba:	681b      	ldr	r3, [r3, #0]
 8004dbc:	4a2c      	ldr	r2, [pc, #176]	@ (8004e70 <HAL_UART_MspInit+0xd0>)
 8004dbe:	4293      	cmp	r3, r2
 8004dc0:	d151      	bne.n	8004e66 <HAL_UART_MspInit+0xc6>
  {
    /* USER CODE BEGIN USART3_MspInit 0 */

    /* USER CODE END USART3_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_USART3_CLK_ENABLE();
 8004dc2:	4b2c      	ldr	r3, [pc, #176]	@ (8004e74 <HAL_UART_MspInit+0xd4>)
 8004dc4:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 8004dc6:	4b2b      	ldr	r3, [pc, #172]	@ (8004e74 <HAL_UART_MspInit+0xd4>)
 8004dc8:	2180      	movs	r1, #128	@ 0x80
 8004dca:	02c9      	lsls	r1, r1, #11
 8004dcc:	430a      	orrs	r2, r1
 8004dce:	63da      	str	r2, [r3, #60]	@ 0x3c
 8004dd0:	4b28      	ldr	r3, [pc, #160]	@ (8004e74 <HAL_UART_MspInit+0xd4>)
 8004dd2:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 8004dd4:	2380      	movs	r3, #128	@ 0x80
 8004dd6:	02db      	lsls	r3, r3, #11
 8004dd8:	4013      	ands	r3, r2
 8004dda:	613b      	str	r3, [r7, #16]
 8004ddc:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8004dde:	4b25      	ldr	r3, [pc, #148]	@ (8004e74 <HAL_UART_MspInit+0xd4>)
 8004de0:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 8004de2:	4b24      	ldr	r3, [pc, #144]	@ (8004e74 <HAL_UART_MspInit+0xd4>)
 8004de4:	2101      	movs	r1, #1
 8004de6:	430a      	orrs	r2, r1
 8004de8:	635a      	str	r2, [r3, #52]	@ 0x34
 8004dea:	4b22      	ldr	r3, [pc, #136]	@ (8004e74 <HAL_UART_MspInit+0xd4>)
 8004dec:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8004dee:	2201      	movs	r2, #1
 8004df0:	4013      	ands	r3, r2
 8004df2:	60fb      	str	r3, [r7, #12]
 8004df4:	68fb      	ldr	r3, [r7, #12]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8004df6:	4b1f      	ldr	r3, [pc, #124]	@ (8004e74 <HAL_UART_MspInit+0xd4>)
 8004df8:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 8004dfa:	4b1e      	ldr	r3, [pc, #120]	@ (8004e74 <HAL_UART_MspInit+0xd4>)
 8004dfc:	2102      	movs	r1, #2
 8004dfe:	430a      	orrs	r2, r1
 8004e00:	635a      	str	r2, [r3, #52]	@ 0x34
 8004e02:	4b1c      	ldr	r3, [pc, #112]	@ (8004e74 <HAL_UART_MspInit+0xd4>)
 8004e04:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8004e06:	2202      	movs	r2, #2
 8004e08:	4013      	ands	r3, r2
 8004e0a:	60bb      	str	r3, [r7, #8]
 8004e0c:	68bb      	ldr	r3, [r7, #8]
    /**USART3 GPIO Configuration
    PA5     ------> USART3_TX
    PB0     ------> USART3_RX
    */
    GPIO_InitStruct.Pin = GSM_TX_Pin;
 8004e0e:	193b      	adds	r3, r7, r4
 8004e10:	2220      	movs	r2, #32
 8004e12:	601a      	str	r2, [r3, #0]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8004e14:	193b      	adds	r3, r7, r4
 8004e16:	2202      	movs	r2, #2
 8004e18:	605a      	str	r2, [r3, #4]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8004e1a:	193b      	adds	r3, r7, r4
 8004e1c:	2200      	movs	r2, #0
 8004e1e:	609a      	str	r2, [r3, #8]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8004e20:	193b      	adds	r3, r7, r4
 8004e22:	2200      	movs	r2, #0
 8004e24:	60da      	str	r2, [r3, #12]
    GPIO_InitStruct.Alternate = GPIO_AF4_USART3;
 8004e26:	193b      	adds	r3, r7, r4
 8004e28:	2204      	movs	r2, #4
 8004e2a:	611a      	str	r2, [r3, #16]
    HAL_GPIO_Init(GSM_TX_GPIO_Port, &GPIO_InitStruct);
 8004e2c:	193a      	adds	r2, r7, r4
 8004e2e:	23a0      	movs	r3, #160	@ 0xa0
 8004e30:	05db      	lsls	r3, r3, #23
 8004e32:	0011      	movs	r1, r2
 8004e34:	0018      	movs	r0, r3
 8004e36:	f001 fc13 	bl	8006660 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GSM_RX_Pin;
 8004e3a:	0021      	movs	r1, r4
 8004e3c:	187b      	adds	r3, r7, r1
 8004e3e:	2201      	movs	r2, #1
 8004e40:	601a      	str	r2, [r3, #0]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8004e42:	187b      	adds	r3, r7, r1
 8004e44:	2202      	movs	r2, #2
 8004e46:	605a      	str	r2, [r3, #4]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8004e48:	187b      	adds	r3, r7, r1
 8004e4a:	2200      	movs	r2, #0
 8004e4c:	609a      	str	r2, [r3, #8]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8004e4e:	187b      	adds	r3, r7, r1
 8004e50:	2200      	movs	r2, #0
 8004e52:	60da      	str	r2, [r3, #12]
    GPIO_InitStruct.Alternate = GPIO_AF4_USART3;
 8004e54:	187b      	adds	r3, r7, r1
 8004e56:	2204      	movs	r2, #4
 8004e58:	611a      	str	r2, [r3, #16]
    HAL_GPIO_Init(GSM_RX_GPIO_Port, &GPIO_InitStruct);
 8004e5a:	187b      	adds	r3, r7, r1
 8004e5c:	4a06      	ldr	r2, [pc, #24]	@ (8004e78 <HAL_UART_MspInit+0xd8>)
 8004e5e:	0019      	movs	r1, r3
 8004e60:	0010      	movs	r0, r2
 8004e62:	f001 fbfd 	bl	8006660 <HAL_GPIO_Init>

    /* USER CODE END USART3_MspInit 1 */

  }

}
 8004e66:	46c0      	nop			@ (mov r8, r8)
 8004e68:	46bd      	mov	sp, r7
 8004e6a:	b00b      	add	sp, #44	@ 0x2c
 8004e6c:	bd90      	pop	{r4, r7, pc}
 8004e6e:	46c0      	nop			@ (mov r8, r8)
 8004e70:	40004800 	.word	0x40004800
 8004e74:	40021000 	.word	0x40021000
 8004e78:	50000400 	.word	0x50000400

08004e7c <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8004e7c:	b580      	push	{r7, lr}
 8004e7e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 8004e80:	46c0      	nop			@ (mov r8, r8)
 8004e82:	e7fd      	b.n	8004e80 <NMI_Handler+0x4>

08004e84 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8004e84:	b580      	push	{r7, lr}
 8004e86:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8004e88:	46c0      	nop			@ (mov r8, r8)
 8004e8a:	e7fd      	b.n	8004e88 <HardFault_Handler+0x4>

08004e8c <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8004e8c:	b580      	push	{r7, lr}
 8004e8e:	af00      	add	r7, sp, #0

  /* USER CODE END SVC_IRQn 0 */
  /* USER CODE BEGIN SVC_IRQn 1 */

  /* USER CODE END SVC_IRQn 1 */
}
 8004e90:	46c0      	nop			@ (mov r8, r8)
 8004e92:	46bd      	mov	sp, r7
 8004e94:	bd80      	pop	{r7, pc}

08004e96 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8004e96:	b580      	push	{r7, lr}
 8004e98:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8004e9a:	46c0      	nop			@ (mov r8, r8)
 8004e9c:	46bd      	mov	sp, r7
 8004e9e:	bd80      	pop	{r7, pc}

08004ea0 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8004ea0:	b580      	push	{r7, lr}
 8004ea2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8004ea4:	f000 fa12 	bl	80052cc <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8004ea8:	46c0      	nop			@ (mov r8, r8)
 8004eaa:	46bd      	mov	sp, r7
 8004eac:	bd80      	pop	{r7, pc}

08004eae <EXTI4_15_IRQHandler>:

/**
  * @brief This function handles EXTI line 4 to 15 interrupts.
  */
void EXTI4_15_IRQHandler(void)
{
 8004eae:	b580      	push	{r7, lr}
 8004eb0:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EXTI4_15_IRQn 0 */

  /* USER CODE END EXTI4_15_IRQn 0 */
  HAL_GPIO_EXTI_IRQHandler(ZCD_Pin);
 8004eb2:	2010      	movs	r0, #16
 8004eb4:	f001 fd72 	bl	800699c <HAL_GPIO_EXTI_IRQHandler>
  HAL_GPIO_EXTI_IRQHandler(RTC_INT_Pin);
 8004eb8:	2040      	movs	r0, #64	@ 0x40
 8004eba:	f001 fd6f 	bl	800699c <HAL_GPIO_EXTI_IRQHandler>
  /* USER CODE BEGIN EXTI4_15_IRQn 1 */

  /* USER CODE END EXTI4_15_IRQn 1 */
}
 8004ebe:	46c0      	nop			@ (mov r8, r8)
 8004ec0:	46bd      	mov	sp, r7
 8004ec2:	bd80      	pop	{r7, pc}

08004ec4 <DMA1_Channel1_IRQHandler>:

/**
  * @brief This function handles DMA1 channel 1 interrupt.
  */
void DMA1_Channel1_IRQHandler(void)
{
 8004ec4:	b580      	push	{r7, lr}
 8004ec6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Channel1_IRQn 0 */

  /* USER CODE END DMA1_Channel1_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_adc1);
 8004ec8:	4b03      	ldr	r3, [pc, #12]	@ (8004ed8 <DMA1_Channel1_IRQHandler+0x14>)
 8004eca:	0018      	movs	r0, r3
 8004ecc:	f001 fa7a 	bl	80063c4 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Channel1_IRQn 1 */

  /* USER CODE END DMA1_Channel1_IRQn 1 */
}
 8004ed0:	46c0      	nop			@ (mov r8, r8)
 8004ed2:	46bd      	mov	sp, r7
 8004ed4:	bd80      	pop	{r7, pc}
 8004ed6:	46c0      	nop			@ (mov r8, r8)
 8004ed8:	20000278 	.word	0x20000278

08004edc <ADC1_IRQHandler>:

/**
  * @brief This function handles ADC1 interrupt.
  */
void ADC1_IRQHandler(void)
{
 8004edc:	b580      	push	{r7, lr}
 8004ede:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN ADC1_IRQn 0 */

  /* USER CODE END ADC1_IRQn 0 */
  HAL_ADC_IRQHandler(&hadc1);
 8004ee0:	4b03      	ldr	r3, [pc, #12]	@ (8004ef0 <ADC1_IRQHandler+0x14>)
 8004ee2:	0018      	movs	r0, r3
 8004ee4:	f000 fcf6 	bl	80058d4 <HAL_ADC_IRQHandler>
  /* USER CODE BEGIN ADC1_IRQn 1 */

  /* USER CODE END ADC1_IRQn 1 */
}
 8004ee8:	46c0      	nop			@ (mov r8, r8)
 8004eea:	46bd      	mov	sp, r7
 8004eec:	bd80      	pop	{r7, pc}
 8004eee:	46c0      	nop			@ (mov r8, r8)
 8004ef0:	20000214 	.word	0x20000214

08004ef4 <TIM16_IRQHandler>:

/**
  * @brief This function handles TIM16 global interrupt.
  */
void TIM16_IRQHandler(void)
{
 8004ef4:	b580      	push	{r7, lr}
 8004ef6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM16_IRQn 0 */

  /* USER CODE END TIM16_IRQn 0 */
  HAL_TIM_IRQHandler(&htim16);
 8004ef8:	4b03      	ldr	r3, [pc, #12]	@ (8004f08 <TIM16_IRQHandler+0x14>)
 8004efa:	0018      	movs	r0, r3
 8004efc:	f005 f86e 	bl	8009fdc <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM16_IRQn 1 */

  /* USER CODE END TIM16_IRQn 1 */
}
 8004f00:	46c0      	nop			@ (mov r8, r8)
 8004f02:	46bd      	mov	sp, r7
 8004f04:	bd80      	pop	{r7, pc}
 8004f06:	46c0      	nop			@ (mov r8, r8)
 8004f08:	200003e0 	.word	0x200003e0

08004f0c <I2C2_IRQHandler>:

/**
  * @brief This function handles I2C2 global interrupt.
  */
void I2C2_IRQHandler(void)
{
 8004f0c:	b580      	push	{r7, lr}
 8004f0e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN I2C2_IRQn 0 */

  /* USER CODE END I2C2_IRQn 0 */
  if (hi2c2.Instance->ISR & (I2C_FLAG_BERR | I2C_FLAG_ARLO | I2C_FLAG_OVR))
 8004f10:	4b09      	ldr	r3, [pc, #36]	@ (8004f38 <I2C2_IRQHandler+0x2c>)
 8004f12:	681b      	ldr	r3, [r3, #0]
 8004f14:	699a      	ldr	r2, [r3, #24]
 8004f16:	23e0      	movs	r3, #224	@ 0xe0
 8004f18:	00db      	lsls	r3, r3, #3
 8004f1a:	4013      	ands	r3, r2
 8004f1c:	d004      	beq.n	8004f28 <I2C2_IRQHandler+0x1c>
  {
    HAL_I2C_ER_IRQHandler(&hi2c2);
 8004f1e:	4b06      	ldr	r3, [pc, #24]	@ (8004f38 <I2C2_IRQHandler+0x2c>)
 8004f20:	0018      	movs	r0, r3
 8004f22:	f002 f995 	bl	8007250 <HAL_I2C_ER_IRQHandler>
    HAL_I2C_EV_IRQHandler(&hi2c2);
  }
  /* USER CODE BEGIN I2C2_IRQn 1 */

  /* USER CODE END I2C2_IRQn 1 */
}
 8004f26:	e003      	b.n	8004f30 <I2C2_IRQHandler+0x24>
    HAL_I2C_EV_IRQHandler(&hi2c2);
 8004f28:	4b03      	ldr	r3, [pc, #12]	@ (8004f38 <I2C2_IRQHandler+0x2c>)
 8004f2a:	0018      	movs	r0, r3
 8004f2c:	f002 f976 	bl	800721c <HAL_I2C_EV_IRQHandler>
}
 8004f30:	46c0      	nop			@ (mov r8, r8)
 8004f32:	46bd      	mov	sp, r7
 8004f34:	bd80      	pop	{r7, pc}
 8004f36:	46c0      	nop			@ (mov r8, r8)
 8004f38:	20000328 	.word	0x20000328

08004f3c <_getpid>:
void initialise_monitor_handles()
{
}

int _getpid(void)
{
 8004f3c:	b580      	push	{r7, lr}
 8004f3e:	af00      	add	r7, sp, #0
  return 1;
 8004f40:	2301      	movs	r3, #1
}
 8004f42:	0018      	movs	r0, r3
 8004f44:	46bd      	mov	sp, r7
 8004f46:	bd80      	pop	{r7, pc}

08004f48 <_kill>:

int _kill(int pid, int sig)
{
 8004f48:	b580      	push	{r7, lr}
 8004f4a:	b082      	sub	sp, #8
 8004f4c:	af00      	add	r7, sp, #0
 8004f4e:	6078      	str	r0, [r7, #4]
 8004f50:	6039      	str	r1, [r7, #0]
  (void)pid;
  (void)sig;
  errno = EINVAL;
 8004f52:	f006 ff89 	bl	800be68 <__errno>
 8004f56:	0003      	movs	r3, r0
 8004f58:	2216      	movs	r2, #22
 8004f5a:	601a      	str	r2, [r3, #0]
  return -1;
 8004f5c:	2301      	movs	r3, #1
 8004f5e:	425b      	negs	r3, r3
}
 8004f60:	0018      	movs	r0, r3
 8004f62:	46bd      	mov	sp, r7
 8004f64:	b002      	add	sp, #8
 8004f66:	bd80      	pop	{r7, pc}

08004f68 <_exit>:

void _exit (int status)
{
 8004f68:	b580      	push	{r7, lr}
 8004f6a:	b082      	sub	sp, #8
 8004f6c:	af00      	add	r7, sp, #0
 8004f6e:	6078      	str	r0, [r7, #4]
  _kill(status, -1);
 8004f70:	2301      	movs	r3, #1
 8004f72:	425a      	negs	r2, r3
 8004f74:	687b      	ldr	r3, [r7, #4]
 8004f76:	0011      	movs	r1, r2
 8004f78:	0018      	movs	r0, r3
 8004f7a:	f7ff ffe5 	bl	8004f48 <_kill>
  while (1) {}    /* Make sure we hang here */
 8004f7e:	46c0      	nop			@ (mov r8, r8)
 8004f80:	e7fd      	b.n	8004f7e <_exit+0x16>

08004f82 <_read>:
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 8004f82:	b580      	push	{r7, lr}
 8004f84:	b086      	sub	sp, #24
 8004f86:	af00      	add	r7, sp, #0
 8004f88:	60f8      	str	r0, [r7, #12]
 8004f8a:	60b9      	str	r1, [r7, #8]
 8004f8c:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8004f8e:	2300      	movs	r3, #0
 8004f90:	617b      	str	r3, [r7, #20]
 8004f92:	e00a      	b.n	8004faa <_read+0x28>
  {
    *ptr++ = __io_getchar();
 8004f94:	e000      	b.n	8004f98 <_read+0x16>
 8004f96:	bf00      	nop
 8004f98:	0001      	movs	r1, r0
 8004f9a:	68bb      	ldr	r3, [r7, #8]
 8004f9c:	1c5a      	adds	r2, r3, #1
 8004f9e:	60ba      	str	r2, [r7, #8]
 8004fa0:	b2ca      	uxtb	r2, r1
 8004fa2:	701a      	strb	r2, [r3, #0]
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8004fa4:	697b      	ldr	r3, [r7, #20]
 8004fa6:	3301      	adds	r3, #1
 8004fa8:	617b      	str	r3, [r7, #20]
 8004faa:	697a      	ldr	r2, [r7, #20]
 8004fac:	687b      	ldr	r3, [r7, #4]
 8004fae:	429a      	cmp	r2, r3
 8004fb0:	dbf0      	blt.n	8004f94 <_read+0x12>
  }

  return len;
 8004fb2:	687b      	ldr	r3, [r7, #4]
}
 8004fb4:	0018      	movs	r0, r3
 8004fb6:	46bd      	mov	sp, r7
 8004fb8:	b006      	add	sp, #24
 8004fba:	bd80      	pop	{r7, pc}

08004fbc <_write>:

__attribute__((weak)) int _write(int file, char *ptr, int len)
{
 8004fbc:	b580      	push	{r7, lr}
 8004fbe:	b086      	sub	sp, #24
 8004fc0:	af00      	add	r7, sp, #0
 8004fc2:	60f8      	str	r0, [r7, #12]
 8004fc4:	60b9      	str	r1, [r7, #8]
 8004fc6:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8004fc8:	2300      	movs	r3, #0
 8004fca:	617b      	str	r3, [r7, #20]
 8004fcc:	e009      	b.n	8004fe2 <_write+0x26>
  {
    __io_putchar(*ptr++);
 8004fce:	68bb      	ldr	r3, [r7, #8]
 8004fd0:	1c5a      	adds	r2, r3, #1
 8004fd2:	60ba      	str	r2, [r7, #8]
 8004fd4:	781b      	ldrb	r3, [r3, #0]
 8004fd6:	0018      	movs	r0, r3
 8004fd8:	e000      	b.n	8004fdc <_write+0x20>
 8004fda:	bf00      	nop
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8004fdc:	697b      	ldr	r3, [r7, #20]
 8004fde:	3301      	adds	r3, #1
 8004fe0:	617b      	str	r3, [r7, #20]
 8004fe2:	697a      	ldr	r2, [r7, #20]
 8004fe4:	687b      	ldr	r3, [r7, #4]
 8004fe6:	429a      	cmp	r2, r3
 8004fe8:	dbf1      	blt.n	8004fce <_write+0x12>
  }
  return len;
 8004fea:	687b      	ldr	r3, [r7, #4]
}
 8004fec:	0018      	movs	r0, r3
 8004fee:	46bd      	mov	sp, r7
 8004ff0:	b006      	add	sp, #24
 8004ff2:	bd80      	pop	{r7, pc}

08004ff4 <_close>:

int _close(int file)
{
 8004ff4:	b580      	push	{r7, lr}
 8004ff6:	b082      	sub	sp, #8
 8004ff8:	af00      	add	r7, sp, #0
 8004ffa:	6078      	str	r0, [r7, #4]
  (void)file;
  return -1;
 8004ffc:	2301      	movs	r3, #1
 8004ffe:	425b      	negs	r3, r3
}
 8005000:	0018      	movs	r0, r3
 8005002:	46bd      	mov	sp, r7
 8005004:	b002      	add	sp, #8
 8005006:	bd80      	pop	{r7, pc}

08005008 <_fstat>:


int _fstat(int file, struct stat *st)
{
 8005008:	b580      	push	{r7, lr}
 800500a:	b082      	sub	sp, #8
 800500c:	af00      	add	r7, sp, #0
 800500e:	6078      	str	r0, [r7, #4]
 8005010:	6039      	str	r1, [r7, #0]
  (void)file;
  st->st_mode = S_IFCHR;
 8005012:	683b      	ldr	r3, [r7, #0]
 8005014:	2280      	movs	r2, #128	@ 0x80
 8005016:	0192      	lsls	r2, r2, #6
 8005018:	605a      	str	r2, [r3, #4]
  return 0;
 800501a:	2300      	movs	r3, #0
}
 800501c:	0018      	movs	r0, r3
 800501e:	46bd      	mov	sp, r7
 8005020:	b002      	add	sp, #8
 8005022:	bd80      	pop	{r7, pc}

08005024 <_isatty>:

int _isatty(int file)
{
 8005024:	b580      	push	{r7, lr}
 8005026:	b082      	sub	sp, #8
 8005028:	af00      	add	r7, sp, #0
 800502a:	6078      	str	r0, [r7, #4]
  (void)file;
  return 1;
 800502c:	2301      	movs	r3, #1
}
 800502e:	0018      	movs	r0, r3
 8005030:	46bd      	mov	sp, r7
 8005032:	b002      	add	sp, #8
 8005034:	bd80      	pop	{r7, pc}

08005036 <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 8005036:	b580      	push	{r7, lr}
 8005038:	b084      	sub	sp, #16
 800503a:	af00      	add	r7, sp, #0
 800503c:	60f8      	str	r0, [r7, #12]
 800503e:	60b9      	str	r1, [r7, #8]
 8005040:	607a      	str	r2, [r7, #4]
  (void)file;
  (void)ptr;
  (void)dir;
  return 0;
 8005042:	2300      	movs	r3, #0
}
 8005044:	0018      	movs	r0, r3
 8005046:	46bd      	mov	sp, r7
 8005048:	b004      	add	sp, #16
 800504a:	bd80      	pop	{r7, pc}

0800504c <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 800504c:	b580      	push	{r7, lr}
 800504e:	b086      	sub	sp, #24
 8005050:	af00      	add	r7, sp, #0
 8005052:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8005054:	4a14      	ldr	r2, [pc, #80]	@ (80050a8 <_sbrk+0x5c>)
 8005056:	4b15      	ldr	r3, [pc, #84]	@ (80050ac <_sbrk+0x60>)
 8005058:	1ad3      	subs	r3, r2, r3
 800505a:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 800505c:	697b      	ldr	r3, [r7, #20]
 800505e:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8005060:	4b13      	ldr	r3, [pc, #76]	@ (80050b0 <_sbrk+0x64>)
 8005062:	681b      	ldr	r3, [r3, #0]
 8005064:	2b00      	cmp	r3, #0
 8005066:	d102      	bne.n	800506e <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8005068:	4b11      	ldr	r3, [pc, #68]	@ (80050b0 <_sbrk+0x64>)
 800506a:	4a12      	ldr	r2, [pc, #72]	@ (80050b4 <_sbrk+0x68>)
 800506c:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 800506e:	4b10      	ldr	r3, [pc, #64]	@ (80050b0 <_sbrk+0x64>)
 8005070:	681a      	ldr	r2, [r3, #0]
 8005072:	687b      	ldr	r3, [r7, #4]
 8005074:	18d3      	adds	r3, r2, r3
 8005076:	693a      	ldr	r2, [r7, #16]
 8005078:	429a      	cmp	r2, r3
 800507a:	d207      	bcs.n	800508c <_sbrk+0x40>
  {
    errno = ENOMEM;
 800507c:	f006 fef4 	bl	800be68 <__errno>
 8005080:	0003      	movs	r3, r0
 8005082:	220c      	movs	r2, #12
 8005084:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 8005086:	2301      	movs	r3, #1
 8005088:	425b      	negs	r3, r3
 800508a:	e009      	b.n	80050a0 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 800508c:	4b08      	ldr	r3, [pc, #32]	@ (80050b0 <_sbrk+0x64>)
 800508e:	681b      	ldr	r3, [r3, #0]
 8005090:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 8005092:	4b07      	ldr	r3, [pc, #28]	@ (80050b0 <_sbrk+0x64>)
 8005094:	681a      	ldr	r2, [r3, #0]
 8005096:	687b      	ldr	r3, [r7, #4]
 8005098:	18d2      	adds	r2, r2, r3
 800509a:	4b05      	ldr	r3, [pc, #20]	@ (80050b0 <_sbrk+0x64>)
 800509c:	601a      	str	r2, [r3, #0]

  return (void *)prev_heap_end;
 800509e:	68fb      	ldr	r3, [r7, #12]
}
 80050a0:	0018      	movs	r0, r3
 80050a2:	46bd      	mov	sp, r7
 80050a4:	b006      	add	sp, #24
 80050a6:	bd80      	pop	{r7, pc}
 80050a8:	20009000 	.word	0x20009000
 80050ac:	00000400 	.word	0x00000400
 80050b0:	200005a8 	.word	0x200005a8
 80050b4:	20000700 	.word	0x20000700

080050b8 <SystemInit>:
  * @brief  Setup the microcontroller system.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 80050b8:	b580      	push	{r7, lr}
 80050ba:	af00      	add	r7, sp, #0
  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation */
#endif /* USER_VECT_TAB_ADDRESS */
}
 80050bc:	46c0      	nop			@ (mov r8, r8)
 80050be:	46bd      	mov	sp, r7
 80050c0:	bd80      	pop	{r7, pc}
	...

080050c4 <sensor_rx_disable>:
 *      Author: Jewel James
 */

#include "temp.h"

void sensor_rx_disable() {
 80050c4:	b580      	push	{r7, lr}
 80050c6:	af00      	add	r7, sp, #0
	TEMP1_CS(1);
 80050c8:	4b0d      	ldr	r3, [pc, #52]	@ (8005100 <sensor_rx_disable+0x3c>)
 80050ca:	2280      	movs	r2, #128	@ 0x80
 80050cc:	0112      	lsls	r2, r2, #4
 80050ce:	619a      	str	r2, [r3, #24]
	TEMP2_CS(1);
 80050d0:	4b0b      	ldr	r3, [pc, #44]	@ (8005100 <sensor_rx_disable+0x3c>)
 80050d2:	2280      	movs	r2, #128	@ 0x80
 80050d4:	0152      	lsls	r2, r2, #5
 80050d6:	619a      	str	r2, [r3, #24]
	TEMP3_CS(1);
 80050d8:	4b09      	ldr	r3, [pc, #36]	@ (8005100 <sensor_rx_disable+0x3c>)
 80050da:	2280      	movs	r2, #128	@ 0x80
 80050dc:	0192      	lsls	r2, r2, #6
 80050de:	619a      	str	r2, [r3, #24]
	TEMP4_CS(1);
 80050e0:	4b07      	ldr	r3, [pc, #28]	@ (8005100 <sensor_rx_disable+0x3c>)
 80050e2:	2280      	movs	r2, #128	@ 0x80
 80050e4:	01d2      	lsls	r2, r2, #7
 80050e6:	619a      	str	r2, [r3, #24]
	TEMP5_CS(1);
 80050e8:	4b05      	ldr	r3, [pc, #20]	@ (8005100 <sensor_rx_disable+0x3c>)
 80050ea:	2280      	movs	r2, #128	@ 0x80
 80050ec:	0212      	lsls	r2, r2, #8
 80050ee:	619a      	str	r2, [r3, #24]
	TEMP6_CS(1);
 80050f0:	23a0      	movs	r3, #160	@ 0xa0
 80050f2:	05db      	lsls	r3, r3, #23
 80050f4:	2280      	movs	r2, #128	@ 0x80
 80050f6:	0052      	lsls	r2, r2, #1
 80050f8:	619a      	str	r2, [r3, #24]
}
 80050fa:	46c0      	nop			@ (mov r8, r8)
 80050fc:	46bd      	mov	sp, r7
 80050fe:	bd80      	pop	{r7, pc}
 8005100:	50000400 	.word	0x50000400

08005104 <sensor_rx_select>:

void sensor_rx_select(uint8_t index) {
 8005104:	b580      	push	{r7, lr}
 8005106:	b082      	sub	sp, #8
 8005108:	af00      	add	r7, sp, #0
 800510a:	0002      	movs	r2, r0
 800510c:	1dfb      	adds	r3, r7, #7
 800510e:	701a      	strb	r2, [r3, #0]
	TEMP1_CS(1);
 8005110:	4b22      	ldr	r3, [pc, #136]	@ (800519c <sensor_rx_select+0x98>)
 8005112:	2280      	movs	r2, #128	@ 0x80
 8005114:	0112      	lsls	r2, r2, #4
 8005116:	619a      	str	r2, [r3, #24]
	TEMP2_CS(1);
 8005118:	4b20      	ldr	r3, [pc, #128]	@ (800519c <sensor_rx_select+0x98>)
 800511a:	2280      	movs	r2, #128	@ 0x80
 800511c:	0152      	lsls	r2, r2, #5
 800511e:	619a      	str	r2, [r3, #24]
	TEMP3_CS(1);
 8005120:	4b1e      	ldr	r3, [pc, #120]	@ (800519c <sensor_rx_select+0x98>)
 8005122:	2280      	movs	r2, #128	@ 0x80
 8005124:	0192      	lsls	r2, r2, #6
 8005126:	619a      	str	r2, [r3, #24]
	TEMP4_CS(1);
 8005128:	4b1c      	ldr	r3, [pc, #112]	@ (800519c <sensor_rx_select+0x98>)
 800512a:	2280      	movs	r2, #128	@ 0x80
 800512c:	01d2      	lsls	r2, r2, #7
 800512e:	619a      	str	r2, [r3, #24]
	TEMP5_CS(1);
 8005130:	4b1a      	ldr	r3, [pc, #104]	@ (800519c <sensor_rx_select+0x98>)
 8005132:	2280      	movs	r2, #128	@ 0x80
 8005134:	0212      	lsls	r2, r2, #8
 8005136:	619a      	str	r2, [r3, #24]
	TEMP6_CS(1);
 8005138:	23a0      	movs	r3, #160	@ 0xa0
 800513a:	05db      	lsls	r3, r3, #23
 800513c:	2280      	movs	r2, #128	@ 0x80
 800513e:	0052      	lsls	r2, r2, #1
 8005140:	619a      	str	r2, [r3, #24]
	switch(index) {
 8005142:	1dfb      	adds	r3, r7, #7
 8005144:	781b      	ldrb	r3, [r3, #0]
 8005146:	2b06      	cmp	r3, #6
 8005148:	d824      	bhi.n	8005194 <sensor_rx_select+0x90>
 800514a:	009a      	lsls	r2, r3, #2
 800514c:	4b14      	ldr	r3, [pc, #80]	@ (80051a0 <sensor_rx_select+0x9c>)
 800514e:	18d3      	adds	r3, r2, r3
 8005150:	681b      	ldr	r3, [r3, #0]
 8005152:	469f      	mov	pc, r3
	case 0:
		return;
	case 1:
		TEMP1_CS(0);
 8005154:	4b11      	ldr	r3, [pc, #68]	@ (800519c <sensor_rx_select+0x98>)
 8005156:	2280      	movs	r2, #128	@ 0x80
 8005158:	0112      	lsls	r2, r2, #4
 800515a:	629a      	str	r2, [r3, #40]	@ 0x28
		break;
 800515c:	e01a      	b.n	8005194 <sensor_rx_select+0x90>
	case 2:
		TEMP2_CS(0);
 800515e:	4b0f      	ldr	r3, [pc, #60]	@ (800519c <sensor_rx_select+0x98>)
 8005160:	2280      	movs	r2, #128	@ 0x80
 8005162:	0152      	lsls	r2, r2, #5
 8005164:	629a      	str	r2, [r3, #40]	@ 0x28
		break;
 8005166:	e015      	b.n	8005194 <sensor_rx_select+0x90>
	case 3:
		TEMP3_CS(0);
 8005168:	4b0c      	ldr	r3, [pc, #48]	@ (800519c <sensor_rx_select+0x98>)
 800516a:	2280      	movs	r2, #128	@ 0x80
 800516c:	0192      	lsls	r2, r2, #6
 800516e:	629a      	str	r2, [r3, #40]	@ 0x28
		break;
 8005170:	e010      	b.n	8005194 <sensor_rx_select+0x90>
	case 4:
		TEMP4_CS(0);
 8005172:	4b0a      	ldr	r3, [pc, #40]	@ (800519c <sensor_rx_select+0x98>)
 8005174:	2280      	movs	r2, #128	@ 0x80
 8005176:	01d2      	lsls	r2, r2, #7
 8005178:	629a      	str	r2, [r3, #40]	@ 0x28
		break;
 800517a:	e00b      	b.n	8005194 <sensor_rx_select+0x90>
	case 5:
		TEMP5_CS(0);
 800517c:	4b07      	ldr	r3, [pc, #28]	@ (800519c <sensor_rx_select+0x98>)
 800517e:	2280      	movs	r2, #128	@ 0x80
 8005180:	0212      	lsls	r2, r2, #8
 8005182:	629a      	str	r2, [r3, #40]	@ 0x28
		break;
 8005184:	e006      	b.n	8005194 <sensor_rx_select+0x90>
	case 6:
		TEMP6_CS(0);
 8005186:	23a0      	movs	r3, #160	@ 0xa0
 8005188:	05db      	lsls	r3, r3, #23
 800518a:	2280      	movs	r2, #128	@ 0x80
 800518c:	0052      	lsls	r2, r2, #1
 800518e:	629a      	str	r2, [r3, #40]	@ 0x28
		break;
 8005190:	e000      	b.n	8005194 <sensor_rx_select+0x90>
		return;
 8005192:	46c0      	nop			@ (mov r8, r8)
	}
}
 8005194:	46bd      	mov	sp, r7
 8005196:	b002      	add	sp, #8
 8005198:	bd80      	pop	{r7, pc}
 800519a:	46c0      	nop			@ (mov r8, r8)
 800519c:	50000400 	.word	0x50000400
 80051a0:	0800e390 	.word	0x0800e390

080051a4 <Reset_Handler>:

  .section .text.Reset_Handler
  .weak Reset_Handler
  .type Reset_Handler, %function
Reset_Handler:
  ldr   r0, =_estack
 80051a4:	480d      	ldr	r0, [pc, #52]	@ (80051dc <LoopForever+0x2>)
  mov   sp, r0          /* set stack pointer */
 80051a6:	4685      	mov	sp, r0

/* Call the clock system initialization function.*/
  bl  SystemInit
 80051a8:	f7ff ff86 	bl	80050b8 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 80051ac:	480c      	ldr	r0, [pc, #48]	@ (80051e0 <LoopForever+0x6>)
  ldr r1, =_edata
 80051ae:	490d      	ldr	r1, [pc, #52]	@ (80051e4 <LoopForever+0xa>)
  ldr r2, =_sidata
 80051b0:	4a0d      	ldr	r2, [pc, #52]	@ (80051e8 <LoopForever+0xe>)
  movs r3, #0
 80051b2:	2300      	movs	r3, #0
  b LoopCopyDataInit
 80051b4:	e002      	b.n	80051bc <LoopCopyDataInit>

080051b6 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 80051b6:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 80051b8:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 80051ba:	3304      	adds	r3, #4

080051bc <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 80051bc:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 80051be:	428c      	cmp	r4, r1
  bcc CopyDataInit
 80051c0:	d3f9      	bcc.n	80051b6 <CopyDataInit>

/* Zero fill the bss segment. */
  ldr r2, =_sbss
 80051c2:	4a0a      	ldr	r2, [pc, #40]	@ (80051ec <LoopForever+0x12>)
  ldr r4, =_ebss
 80051c4:	4c0a      	ldr	r4, [pc, #40]	@ (80051f0 <LoopForever+0x16>)
  movs r3, #0
 80051c6:	2300      	movs	r3, #0
  b LoopFillZerobss
 80051c8:	e001      	b.n	80051ce <LoopFillZerobss>

080051ca <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 80051ca:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 80051cc:	3204      	adds	r2, #4

080051ce <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 80051ce:	42a2      	cmp	r2, r4
  bcc FillZerobss
 80051d0:	d3fb      	bcc.n	80051ca <FillZerobss>

/* Call static constructors */
  bl __libc_init_array
 80051d2:	f006 fe4f 	bl	800be74 <__libc_init_array>
/* Call the application s entry point.*/
  bl main
 80051d6:	f7fe fc1f 	bl	8003a18 <main>

080051da <LoopForever>:

LoopForever:
  b LoopForever
 80051da:	e7fe      	b.n	80051da <LoopForever>
  ldr   r0, =_estack
 80051dc:	20009000 	.word	0x20009000
  ldr r0, =_sdata
 80051e0:	20000000 	.word	0x20000000
  ldr r1, =_edata
 80051e4:	200001e4 	.word	0x200001e4
  ldr r2, =_sidata
 80051e8:	0800e744 	.word	0x0800e744
  ldr r2, =_sbss
 80051ec:	200001e4 	.word	0x200001e4
  ldr r4, =_ebss
 80051f0:	200006fc 	.word	0x200006fc

080051f4 <DMA1_Ch4_7_DMAMUX1_OVR_IRQHandler>:
 * @retval None
*/
  .section .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b Infinite_Loop
 80051f4:	e7fe      	b.n	80051f4 <DMA1_Ch4_7_DMAMUX1_OVR_IRQHandler>
	...

080051f8 <HAL_Init>:
  *         each 1ms in the SysTick_Handler() interrupt handler.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 80051f8:	b580      	push	{r7, lr}
 80051fa:	b082      	sub	sp, #8
 80051fc:	af00      	add	r7, sp, #0
  HAL_StatusTypeDef  status = HAL_OK;
 80051fe:	1dfb      	adds	r3, r7, #7
 8005200:	2200      	movs	r2, #0
 8005202:	701a      	strb	r2, [r3, #0]
#if (INSTRUCTION_CACHE_ENABLE == 0U)
  __HAL_FLASH_INSTRUCTION_CACHE_DISABLE();
#endif /* INSTRUCTION_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8005204:	4b0b      	ldr	r3, [pc, #44]	@ (8005234 <HAL_Init+0x3c>)
 8005206:	681a      	ldr	r2, [r3, #0]
 8005208:	4b0a      	ldr	r3, [pc, #40]	@ (8005234 <HAL_Init+0x3c>)
 800520a:	2180      	movs	r1, #128	@ 0x80
 800520c:	0049      	lsls	r1, r1, #1
 800520e:	430a      	orrs	r2, r1
 8005210:	601a      	str	r2, [r3, #0]
#endif /* PREFETCH_ENABLE */

  /* Use SysTick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  if (HAL_InitTick(TICK_INT_PRIORITY) != HAL_OK)
 8005212:	2003      	movs	r0, #3
 8005214:	f000 f810 	bl	8005238 <HAL_InitTick>
 8005218:	1e03      	subs	r3, r0, #0
 800521a:	d003      	beq.n	8005224 <HAL_Init+0x2c>
  {
    status = HAL_ERROR;
 800521c:	1dfb      	adds	r3, r7, #7
 800521e:	2201      	movs	r2, #1
 8005220:	701a      	strb	r2, [r3, #0]
 8005222:	e001      	b.n	8005228 <HAL_Init+0x30>
  }
  else
  {
  /* Init the low level hardware */
  HAL_MspInit();
 8005224:	f7ff fbec 	bl	8004a00 <HAL_MspInit>
  }

  /* Return function status */
  return status;
 8005228:	1dfb      	adds	r3, r7, #7
 800522a:	781b      	ldrb	r3, [r3, #0]
}
 800522c:	0018      	movs	r0, r3
 800522e:	46bd      	mov	sp, r7
 8005230:	b002      	add	sp, #8
 8005232:	bd80      	pop	{r7, pc}
 8005234:	40022000 	.word	0x40022000

08005238 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8005238:	b590      	push	{r4, r7, lr}
 800523a:	b085      	sub	sp, #20
 800523c:	af00      	add	r7, sp, #0
 800523e:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef  status = HAL_OK;
 8005240:	230f      	movs	r3, #15
 8005242:	18fb      	adds	r3, r7, r3
 8005244:	2200      	movs	r2, #0
 8005246:	701a      	strb	r2, [r3, #0]

  /* Check uwTickFreq for MisraC 2012 (even if uwTickFreq is a enum type that doesn't take the value zero)*/ 
  if ((uint32_t)uwTickFreq != 0U)
 8005248:	4b1d      	ldr	r3, [pc, #116]	@ (80052c0 <HAL_InitTick+0x88>)
 800524a:	781b      	ldrb	r3, [r3, #0]
 800524c:	2b00      	cmp	r3, #0
 800524e:	d02b      	beq.n	80052a8 <HAL_InitTick+0x70>
  {
    /*Configure the SysTick to have interrupt in 1ms time basis*/
    if (HAL_SYSTICK_Config(SystemCoreClock / (1000U /(uint32_t)uwTickFreq)) == 0U)
 8005250:	4b1c      	ldr	r3, [pc, #112]	@ (80052c4 <HAL_InitTick+0x8c>)
 8005252:	681c      	ldr	r4, [r3, #0]
 8005254:	4b1a      	ldr	r3, [pc, #104]	@ (80052c0 <HAL_InitTick+0x88>)
 8005256:	781b      	ldrb	r3, [r3, #0]
 8005258:	0019      	movs	r1, r3
 800525a:	23fa      	movs	r3, #250	@ 0xfa
 800525c:	0098      	lsls	r0, r3, #2
 800525e:	f7fa ff6b 	bl	8000138 <__udivsi3>
 8005262:	0003      	movs	r3, r0
 8005264:	0019      	movs	r1, r3
 8005266:	0020      	movs	r0, r4
 8005268:	f7fa ff66 	bl	8000138 <__udivsi3>
 800526c:	0003      	movs	r3, r0
 800526e:	0018      	movs	r0, r3
 8005270:	f000 ff21 	bl	80060b6 <HAL_SYSTICK_Config>
 8005274:	1e03      	subs	r3, r0, #0
 8005276:	d112      	bne.n	800529e <HAL_InitTick+0x66>
    {
      /* Configure the SysTick IRQ priority */
      if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8005278:	687b      	ldr	r3, [r7, #4]
 800527a:	2b03      	cmp	r3, #3
 800527c:	d80a      	bhi.n	8005294 <HAL_InitTick+0x5c>
      {
        HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 800527e:	6879      	ldr	r1, [r7, #4]
 8005280:	2301      	movs	r3, #1
 8005282:	425b      	negs	r3, r3
 8005284:	2200      	movs	r2, #0
 8005286:	0018      	movs	r0, r3
 8005288:	f000 fef0 	bl	800606c <HAL_NVIC_SetPriority>
        uwTickPrio = TickPriority;
 800528c:	4b0e      	ldr	r3, [pc, #56]	@ (80052c8 <HAL_InitTick+0x90>)
 800528e:	687a      	ldr	r2, [r7, #4]
 8005290:	601a      	str	r2, [r3, #0]
 8005292:	e00d      	b.n	80052b0 <HAL_InitTick+0x78>
      }
      else
      {
        status = HAL_ERROR;
 8005294:	230f      	movs	r3, #15
 8005296:	18fb      	adds	r3, r7, r3
 8005298:	2201      	movs	r2, #1
 800529a:	701a      	strb	r2, [r3, #0]
 800529c:	e008      	b.n	80052b0 <HAL_InitTick+0x78>
      }
    }
    else
    {
      status = HAL_ERROR;
 800529e:	230f      	movs	r3, #15
 80052a0:	18fb      	adds	r3, r7, r3
 80052a2:	2201      	movs	r2, #1
 80052a4:	701a      	strb	r2, [r3, #0]
 80052a6:	e003      	b.n	80052b0 <HAL_InitTick+0x78>
    }
  }
  else
  {
    status = HAL_ERROR;
 80052a8:	230f      	movs	r3, #15
 80052aa:	18fb      	adds	r3, r7, r3
 80052ac:	2201      	movs	r2, #1
 80052ae:	701a      	strb	r2, [r3, #0]
  }

  /* Return function status */
  return status;
 80052b0:	230f      	movs	r3, #15
 80052b2:	18fb      	adds	r3, r7, r3
 80052b4:	781b      	ldrb	r3, [r3, #0]
}
 80052b6:	0018      	movs	r0, r3
 80052b8:	46bd      	mov	sp, r7
 80052ba:	b005      	add	sp, #20
 80052bc:	bd90      	pop	{r4, r7, pc}
 80052be:	46c0      	nop			@ (mov r8, r8)
 80052c0:	20000018 	.word	0x20000018
 80052c4:	20000010 	.word	0x20000010
 80052c8:	20000014 	.word	0x20000014

080052cc <HAL_IncTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 80052cc:	b580      	push	{r7, lr}
 80052ce:	af00      	add	r7, sp, #0
  uwTick += (uint32_t)uwTickFreq;
 80052d0:	4b05      	ldr	r3, [pc, #20]	@ (80052e8 <HAL_IncTick+0x1c>)
 80052d2:	781b      	ldrb	r3, [r3, #0]
 80052d4:	001a      	movs	r2, r3
 80052d6:	4b05      	ldr	r3, [pc, #20]	@ (80052ec <HAL_IncTick+0x20>)
 80052d8:	681b      	ldr	r3, [r3, #0]
 80052da:	18d2      	adds	r2, r2, r3
 80052dc:	4b03      	ldr	r3, [pc, #12]	@ (80052ec <HAL_IncTick+0x20>)
 80052de:	601a      	str	r2, [r3, #0]
}
 80052e0:	46c0      	nop			@ (mov r8, r8)
 80052e2:	46bd      	mov	sp, r7
 80052e4:	bd80      	pop	{r7, pc}
 80052e6:	46c0      	nop			@ (mov r8, r8)
 80052e8:	20000018 	.word	0x20000018
 80052ec:	200005ac 	.word	0x200005ac

080052f0 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 80052f0:	b580      	push	{r7, lr}
 80052f2:	af00      	add	r7, sp, #0
  return uwTick;
 80052f4:	4b02      	ldr	r3, [pc, #8]	@ (8005300 <HAL_GetTick+0x10>)
 80052f6:	681b      	ldr	r3, [r3, #0]
}
 80052f8:	0018      	movs	r0, r3
 80052fa:	46bd      	mov	sp, r7
 80052fc:	bd80      	pop	{r7, pc}
 80052fe:	46c0      	nop			@ (mov r8, r8)
 8005300:	200005ac 	.word	0x200005ac

08005304 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay  specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8005304:	b580      	push	{r7, lr}
 8005306:	b084      	sub	sp, #16
 8005308:	af00      	add	r7, sp, #0
 800530a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 800530c:	f7ff fff0 	bl	80052f0 <HAL_GetTick>
 8005310:	0003      	movs	r3, r0
 8005312:	60bb      	str	r3, [r7, #8]
  uint32_t wait = Delay;
 8005314:	687b      	ldr	r3, [r7, #4]
 8005316:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 8005318:	68fb      	ldr	r3, [r7, #12]
 800531a:	3301      	adds	r3, #1
 800531c:	d005      	beq.n	800532a <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 800531e:	4b0a      	ldr	r3, [pc, #40]	@ (8005348 <HAL_Delay+0x44>)
 8005320:	781b      	ldrb	r3, [r3, #0]
 8005322:	001a      	movs	r2, r3
 8005324:	68fb      	ldr	r3, [r7, #12]
 8005326:	189b      	adds	r3, r3, r2
 8005328:	60fb      	str	r3, [r7, #12]
  }

  while ((HAL_GetTick() - tickstart) < wait)
 800532a:	46c0      	nop			@ (mov r8, r8)
 800532c:	f7ff ffe0 	bl	80052f0 <HAL_GetTick>
 8005330:	0002      	movs	r2, r0
 8005332:	68bb      	ldr	r3, [r7, #8]
 8005334:	1ad3      	subs	r3, r2, r3
 8005336:	68fa      	ldr	r2, [r7, #12]
 8005338:	429a      	cmp	r2, r3
 800533a:	d8f7      	bhi.n	800532c <HAL_Delay+0x28>
  {
  }
}
 800533c:	46c0      	nop			@ (mov r8, r8)
 800533e:	46c0      	nop			@ (mov r8, r8)
 8005340:	46bd      	mov	sp, r7
 8005342:	b004      	add	sp, #16
 8005344:	bd80      	pop	{r7, pc}
 8005346:	46c0      	nop			@ (mov r8, r8)
 8005348:	20000018 	.word	0x20000018

0800534c <LL_ADC_SetCommonPathInternalCh>:
  *         @arg @ref LL_ADC_PATH_INTERNAL_TEMPSENSOR
  *         @arg @ref LL_ADC_PATH_INTERNAL_VBAT
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetCommonPathInternalCh(ADC_Common_TypeDef *ADCxy_COMMON, uint32_t PathInternal)
{
 800534c:	b580      	push	{r7, lr}
 800534e:	b082      	sub	sp, #8
 8005350:	af00      	add	r7, sp, #0
 8005352:	6078      	str	r0, [r7, #4]
 8005354:	6039      	str	r1, [r7, #0]
  MODIFY_REG(ADCxy_COMMON->CCR, ADC_CCR_VREFEN | ADC_CCR_TSEN | ADC_CCR_VBATEN, PathInternal);
 8005356:	687b      	ldr	r3, [r7, #4]
 8005358:	681b      	ldr	r3, [r3, #0]
 800535a:	4a05      	ldr	r2, [pc, #20]	@ (8005370 <LL_ADC_SetCommonPathInternalCh+0x24>)
 800535c:	401a      	ands	r2, r3
 800535e:	683b      	ldr	r3, [r7, #0]
 8005360:	431a      	orrs	r2, r3
 8005362:	687b      	ldr	r3, [r7, #4]
 8005364:	601a      	str	r2, [r3, #0]
}
 8005366:	46c0      	nop			@ (mov r8, r8)
 8005368:	46bd      	mov	sp, r7
 800536a:	b002      	add	sp, #8
 800536c:	bd80      	pop	{r7, pc}
 800536e:	46c0      	nop			@ (mov r8, r8)
 8005370:	fe3fffff 	.word	0xfe3fffff

08005374 <LL_ADC_GetCommonPathInternalCh>:
  *         @arg @ref LL_ADC_PATH_INTERNAL_VREFINT
  *         @arg @ref LL_ADC_PATH_INTERNAL_TEMPSENSOR
  *         @arg @ref LL_ADC_PATH_INTERNAL_VBAT
  */
__STATIC_INLINE uint32_t LL_ADC_GetCommonPathInternalCh(const ADC_Common_TypeDef *ADCxy_COMMON)
{
 8005374:	b580      	push	{r7, lr}
 8005376:	b082      	sub	sp, #8
 8005378:	af00      	add	r7, sp, #0
 800537a:	6078      	str	r0, [r7, #4]
  return (uint32_t)(READ_BIT(ADCxy_COMMON->CCR, ADC_CCR_VREFEN | ADC_CCR_TSEN | ADC_CCR_VBATEN));
 800537c:	687b      	ldr	r3, [r7, #4]
 800537e:	681a      	ldr	r2, [r3, #0]
 8005380:	23e0      	movs	r3, #224	@ 0xe0
 8005382:	045b      	lsls	r3, r3, #17
 8005384:	4013      	ands	r3, r2
}
 8005386:	0018      	movs	r0, r3
 8005388:	46bd      	mov	sp, r7
 800538a:	b002      	add	sp, #8
 800538c:	bd80      	pop	{r7, pc}

0800538e <LL_ADC_SetSamplingTimeCommonChannels>:
  *         @arg @ref LL_ADC_SAMPLINGTIME_160CYCLES_5
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetSamplingTimeCommonChannels(ADC_TypeDef *ADCx, uint32_t SamplingTimeY,
                                                          uint32_t SamplingTime)
{
 800538e:	b580      	push	{r7, lr}
 8005390:	b084      	sub	sp, #16
 8005392:	af00      	add	r7, sp, #0
 8005394:	60f8      	str	r0, [r7, #12]
 8005396:	60b9      	str	r1, [r7, #8]
 8005398:	607a      	str	r2, [r7, #4]
  MODIFY_REG(ADCx->SMPR,
 800539a:	68fb      	ldr	r3, [r7, #12]
 800539c:	695b      	ldr	r3, [r3, #20]
 800539e:	68ba      	ldr	r2, [r7, #8]
 80053a0:	2104      	movs	r1, #4
 80053a2:	400a      	ands	r2, r1
 80053a4:	2107      	movs	r1, #7
 80053a6:	4091      	lsls	r1, r2
 80053a8:	000a      	movs	r2, r1
 80053aa:	43d2      	mvns	r2, r2
 80053ac:	401a      	ands	r2, r3
 80053ae:	68bb      	ldr	r3, [r7, #8]
 80053b0:	2104      	movs	r1, #4
 80053b2:	400b      	ands	r3, r1
 80053b4:	6879      	ldr	r1, [r7, #4]
 80053b6:	4099      	lsls	r1, r3
 80053b8:	000b      	movs	r3, r1
 80053ba:	431a      	orrs	r2, r3
 80053bc:	68fb      	ldr	r3, [r7, #12]
 80053be:	615a      	str	r2, [r3, #20]
             ADC_SMPR_SMP1 << (SamplingTimeY & ADC_SAMPLING_TIME_SMP_SHIFT_MASK),
             SamplingTime << (SamplingTimeY & ADC_SAMPLING_TIME_SMP_SHIFT_MASK));
}
 80053c0:	46c0      	nop			@ (mov r8, r8)
 80053c2:	46bd      	mov	sp, r7
 80053c4:	b004      	add	sp, #16
 80053c6:	bd80      	pop	{r7, pc}

080053c8 <LL_ADC_GetSamplingTimeCommonChannels>:
  *         @arg @ref LL_ADC_SAMPLINGTIME_39CYCLES_5
  *         @arg @ref LL_ADC_SAMPLINGTIME_79CYCLES_5
  *         @arg @ref LL_ADC_SAMPLINGTIME_160CYCLES_5
  */
__STATIC_INLINE uint32_t LL_ADC_GetSamplingTimeCommonChannels(const ADC_TypeDef *ADCx, uint32_t SamplingTimeY)
{
 80053c8:	b580      	push	{r7, lr}
 80053ca:	b082      	sub	sp, #8
 80053cc:	af00      	add	r7, sp, #0
 80053ce:	6078      	str	r0, [r7, #4]
 80053d0:	6039      	str	r1, [r7, #0]
  return (uint32_t)((READ_BIT(ADCx->SMPR, ADC_SMPR_SMP1 << (SamplingTimeY & ADC_SAMPLING_TIME_SMP_SHIFT_MASK)))
 80053d2:	687b      	ldr	r3, [r7, #4]
 80053d4:	695b      	ldr	r3, [r3, #20]
 80053d6:	683a      	ldr	r2, [r7, #0]
 80053d8:	2104      	movs	r1, #4
 80053da:	400a      	ands	r2, r1
 80053dc:	2107      	movs	r1, #7
 80053de:	4091      	lsls	r1, r2
 80053e0:	000a      	movs	r2, r1
 80053e2:	401a      	ands	r2, r3
                    >> (SamplingTimeY & ADC_SAMPLING_TIME_SMP_SHIFT_MASK));
 80053e4:	683b      	ldr	r3, [r7, #0]
 80053e6:	2104      	movs	r1, #4
 80053e8:	400b      	ands	r3, r1
  return (uint32_t)((READ_BIT(ADCx->SMPR, ADC_SMPR_SMP1 << (SamplingTimeY & ADC_SAMPLING_TIME_SMP_SHIFT_MASK)))
 80053ea:	40da      	lsrs	r2, r3
 80053ec:	0013      	movs	r3, r2
}
 80053ee:	0018      	movs	r0, r3
 80053f0:	46bd      	mov	sp, r7
 80053f2:	b002      	add	sp, #8
 80053f4:	bd80      	pop	{r7, pc}

080053f6 <LL_ADC_REG_IsTriggerSourceSWStart>:
  * @param  ADCx ADC instance
  * @retval Value "0" if trigger source external trigger
  *         Value "1" if trigger source SW start.
  */
__STATIC_INLINE uint32_t LL_ADC_REG_IsTriggerSourceSWStart(const ADC_TypeDef *ADCx)
{
 80053f6:	b580      	push	{r7, lr}
 80053f8:	b082      	sub	sp, #8
 80053fa:	af00      	add	r7, sp, #0
 80053fc:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CFGR1, ADC_CFGR1_EXTEN) == (LL_ADC_REG_TRIG_SOFTWARE & ADC_CFGR1_EXTEN)) ? 1UL : 0UL);
 80053fe:	687b      	ldr	r3, [r7, #4]
 8005400:	68da      	ldr	r2, [r3, #12]
 8005402:	23c0      	movs	r3, #192	@ 0xc0
 8005404:	011b      	lsls	r3, r3, #4
 8005406:	4013      	ands	r3, r2
 8005408:	d101      	bne.n	800540e <LL_ADC_REG_IsTriggerSourceSWStart+0x18>
 800540a:	2301      	movs	r3, #1
 800540c:	e000      	b.n	8005410 <LL_ADC_REG_IsTriggerSourceSWStart+0x1a>
 800540e:	2300      	movs	r3, #0
}
 8005410:	0018      	movs	r0, r3
 8005412:	46bd      	mov	sp, r7
 8005414:	b002      	add	sp, #8
 8005416:	bd80      	pop	{r7, pc}

08005418 <LL_ADC_REG_SetSequencerRanks>:
  *             only if sequencer is set in mode "not fully configurable",
  *             refer to function @ref LL_ADC_REG_SetSequencerConfigurable().
  * @retval None
  */
__STATIC_INLINE void LL_ADC_REG_SetSequencerRanks(ADC_TypeDef *ADCx, uint32_t Rank, uint32_t Channel)
{
 8005418:	b580      	push	{r7, lr}
 800541a:	b084      	sub	sp, #16
 800541c:	af00      	add	r7, sp, #0
 800541e:	60f8      	str	r0, [r7, #12]
 8005420:	60b9      	str	r1, [r7, #8]
 8005422:	607a      	str	r2, [r7, #4]
  /* Set bits with content of parameter "Channel" with bits position          */
  /* in register depending on parameter "Rank".                               */
  /* Parameters "Rank" and "Channel" are used with masks because containing   */
  /* other bits reserved for other purpose.                                   */
  MODIFY_REG(ADCx->CHSELR,
 8005424:	68fb      	ldr	r3, [r7, #12]
 8005426:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8005428:	68ba      	ldr	r2, [r7, #8]
 800542a:	211f      	movs	r1, #31
 800542c:	400a      	ands	r2, r1
 800542e:	210f      	movs	r1, #15
 8005430:	4091      	lsls	r1, r2
 8005432:	000a      	movs	r2, r1
 8005434:	43d2      	mvns	r2, r2
 8005436:	401a      	ands	r2, r3
 8005438:	687b      	ldr	r3, [r7, #4]
 800543a:	0e9b      	lsrs	r3, r3, #26
 800543c:	210f      	movs	r1, #15
 800543e:	4019      	ands	r1, r3
 8005440:	68bb      	ldr	r3, [r7, #8]
 8005442:	201f      	movs	r0, #31
 8005444:	4003      	ands	r3, r0
 8005446:	4099      	lsls	r1, r3
 8005448:	000b      	movs	r3, r1
 800544a:	431a      	orrs	r2, r3
 800544c:	68fb      	ldr	r3, [r7, #12]
 800544e:	629a      	str	r2, [r3, #40]	@ 0x28
             ADC_CHSELR_SQ1 << (Rank & ADC_REG_RANK_ID_SQRX_MASK),
             ((Channel & ADC_CHANNEL_ID_NUMBER_MASK_SEQ) >> ADC_CHANNEL_ID_NUMBER_BITOFFSET_POS)
             << (Rank & ADC_REG_RANK_ID_SQRX_MASK));
}
 8005450:	46c0      	nop			@ (mov r8, r8)
 8005452:	46bd      	mov	sp, r7
 8005454:	b004      	add	sp, #16
 8005456:	bd80      	pop	{r7, pc}

08005458 <LL_ADC_REG_SetSequencerChAdd>:
  *             only if sequencer is set in mode "not fully configurable",
  *             refer to function @ref LL_ADC_REG_SetSequencerConfigurable().
  * @retval None
  */
__STATIC_INLINE void LL_ADC_REG_SetSequencerChAdd(ADC_TypeDef *ADCx, uint32_t Channel)
{
 8005458:	b580      	push	{r7, lr}
 800545a:	b082      	sub	sp, #8
 800545c:	af00      	add	r7, sp, #0
 800545e:	6078      	str	r0, [r7, #4]
 8005460:	6039      	str	r1, [r7, #0]
  /* Parameter "Channel" is used with masks because containing                */
  /* other bits reserved for other purpose.                                   */
  SET_BIT(ADCx->CHSELR, (Channel & ADC_CHANNEL_ID_BITFIELD_MASK));
 8005462:	687b      	ldr	r3, [r7, #4]
 8005464:	6a9a      	ldr	r2, [r3, #40]	@ 0x28
 8005466:	683b      	ldr	r3, [r7, #0]
 8005468:	035b      	lsls	r3, r3, #13
 800546a:	0b5b      	lsrs	r3, r3, #13
 800546c:	431a      	orrs	r2, r3
 800546e:	687b      	ldr	r3, [r7, #4]
 8005470:	629a      	str	r2, [r3, #40]	@ 0x28
}
 8005472:	46c0      	nop			@ (mov r8, r8)
 8005474:	46bd      	mov	sp, r7
 8005476:	b002      	add	sp, #8
 8005478:	bd80      	pop	{r7, pc}

0800547a <LL_ADC_REG_SetSequencerChRem>:
  *             only if sequencer is set in mode "not fully configurable",
  *             refer to function @ref LL_ADC_REG_SetSequencerConfigurable().
  * @retval None
  */
__STATIC_INLINE void LL_ADC_REG_SetSequencerChRem(ADC_TypeDef *ADCx, uint32_t Channel)
{
 800547a:	b580      	push	{r7, lr}
 800547c:	b082      	sub	sp, #8
 800547e:	af00      	add	r7, sp, #0
 8005480:	6078      	str	r0, [r7, #4]
 8005482:	6039      	str	r1, [r7, #0]
  /* Parameter "Channel" is used with masks because containing                */
  /* other bits reserved for other purpose.                                   */
  CLEAR_BIT(ADCx->CHSELR, (Channel & ADC_CHANNEL_ID_BITFIELD_MASK));
 8005484:	687b      	ldr	r3, [r7, #4]
 8005486:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8005488:	683a      	ldr	r2, [r7, #0]
 800548a:	0352      	lsls	r2, r2, #13
 800548c:	0b52      	lsrs	r2, r2, #13
 800548e:	43d2      	mvns	r2, r2
 8005490:	401a      	ands	r2, r3
 8005492:	687b      	ldr	r3, [r7, #4]
 8005494:	629a      	str	r2, [r3, #40]	@ 0x28
}
 8005496:	46c0      	nop			@ (mov r8, r8)
 8005498:	46bd      	mov	sp, r7
 800549a:	b002      	add	sp, #8
 800549c:	bd80      	pop	{r7, pc}

0800549e <LL_ADC_REG_GetDMATransfer>:
  *         @arg @ref LL_ADC_REG_DMA_TRANSFER_NONE
  *         @arg @ref LL_ADC_REG_DMA_TRANSFER_LIMITED
  *         @arg @ref LL_ADC_REG_DMA_TRANSFER_UNLIMITED
  */
__STATIC_INLINE uint32_t LL_ADC_REG_GetDMATransfer(const ADC_TypeDef *ADCx)
{
 800549e:	b580      	push	{r7, lr}
 80054a0:	b082      	sub	sp, #8
 80054a2:	af00      	add	r7, sp, #0
 80054a4:	6078      	str	r0, [r7, #4]
  return (uint32_t)(READ_BIT(ADCx->CFGR1, ADC_CFGR1_DMAEN | ADC_CFGR1_DMACFG));
 80054a6:	687b      	ldr	r3, [r7, #4]
 80054a8:	68db      	ldr	r3, [r3, #12]
 80054aa:	2203      	movs	r2, #3
 80054ac:	4013      	ands	r3, r2
}
 80054ae:	0018      	movs	r0, r3
 80054b0:	46bd      	mov	sp, r7
 80054b2:	b002      	add	sp, #8
 80054b4:	bd80      	pop	{r7, pc}
	...

080054b8 <LL_ADC_SetChannelSamplingTime>:
  *         @arg @ref LL_ADC_SAMPLINGTIME_COMMON_1
  *         @arg @ref LL_ADC_SAMPLINGTIME_COMMON_2
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetChannelSamplingTime(ADC_TypeDef *ADCx, uint32_t Channel, uint32_t SamplingTimeY)
{
 80054b8:	b580      	push	{r7, lr}
 80054ba:	b084      	sub	sp, #16
 80054bc:	af00      	add	r7, sp, #0
 80054be:	60f8      	str	r0, [r7, #12]
 80054c0:	60b9      	str	r1, [r7, #8]
 80054c2:	607a      	str	r2, [r7, #4]
  /* Parameter "Channel" is used with masks because containing                */
  /* other bits reserved for other purpose.                                   */
  MODIFY_REG(ADCx->SMPR,
 80054c4:	68fb      	ldr	r3, [r7, #12]
 80054c6:	695b      	ldr	r3, [r3, #20]
 80054c8:	68ba      	ldr	r2, [r7, #8]
 80054ca:	0212      	lsls	r2, r2, #8
 80054cc:	43d2      	mvns	r2, r2
 80054ce:	401a      	ands	r2, r3
 80054d0:	68bb      	ldr	r3, [r7, #8]
 80054d2:	021b      	lsls	r3, r3, #8
 80054d4:	6879      	ldr	r1, [r7, #4]
 80054d6:	400b      	ands	r3, r1
 80054d8:	4904      	ldr	r1, [pc, #16]	@ (80054ec <LL_ADC_SetChannelSamplingTime+0x34>)
 80054da:	400b      	ands	r3, r1
 80054dc:	431a      	orrs	r2, r3
 80054de:	68fb      	ldr	r3, [r7, #12]
 80054e0:	615a      	str	r2, [r3, #20]
             (Channel << ADC_SMPR_SMPSEL0_BITOFFSET_POS),
             (Channel << ADC_SMPR_SMPSEL0_BITOFFSET_POS) & (SamplingTimeY & ADC_SAMPLING_TIME_CH_MASK)
            );
}
 80054e2:	46c0      	nop			@ (mov r8, r8)
 80054e4:	46bd      	mov	sp, r7
 80054e6:	b004      	add	sp, #16
 80054e8:	bd80      	pop	{r7, pc}
 80054ea:	46c0      	nop			@ (mov r8, r8)
 80054ec:	07ffff00 	.word	0x07ffff00

080054f0 <LL_ADC_EnableInternalRegulator>:
  * @rmtoll CR       ADVREGEN       LL_ADC_EnableInternalRegulator
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_EnableInternalRegulator(ADC_TypeDef *ADCx)
{
 80054f0:	b580      	push	{r7, lr}
 80054f2:	b082      	sub	sp, #8
 80054f4:	af00      	add	r7, sp, #0
 80054f6:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  MODIFY_REG(ADCx->CR,
 80054f8:	687b      	ldr	r3, [r7, #4]
 80054fa:	689b      	ldr	r3, [r3, #8]
 80054fc:	4a05      	ldr	r2, [pc, #20]	@ (8005514 <LL_ADC_EnableInternalRegulator+0x24>)
 80054fe:	4013      	ands	r3, r2
 8005500:	2280      	movs	r2, #128	@ 0x80
 8005502:	0552      	lsls	r2, r2, #21
 8005504:	431a      	orrs	r2, r3
 8005506:	687b      	ldr	r3, [r7, #4]
 8005508:	609a      	str	r2, [r3, #8]
             ADC_CR_BITS_PROPERTY_RS,
             ADC_CR_ADVREGEN);
}
 800550a:	46c0      	nop			@ (mov r8, r8)
 800550c:	46bd      	mov	sp, r7
 800550e:	b002      	add	sp, #8
 8005510:	bd80      	pop	{r7, pc}
 8005512:	46c0      	nop			@ (mov r8, r8)
 8005514:	6fffffe8 	.word	0x6fffffe8

08005518 <LL_ADC_IsInternalRegulatorEnabled>:
  * @rmtoll CR       ADVREGEN       LL_ADC_IsInternalRegulatorEnabled
  * @param  ADCx ADC instance
  * @retval 0: internal regulator is disabled, 1: internal regulator is enabled.
  */
__STATIC_INLINE uint32_t LL_ADC_IsInternalRegulatorEnabled(const ADC_TypeDef *ADCx)
{
 8005518:	b580      	push	{r7, lr}
 800551a:	b082      	sub	sp, #8
 800551c:	af00      	add	r7, sp, #0
 800551e:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADVREGEN) == (ADC_CR_ADVREGEN)) ? 1UL : 0UL);
 8005520:	687b      	ldr	r3, [r7, #4]
 8005522:	689a      	ldr	r2, [r3, #8]
 8005524:	2380      	movs	r3, #128	@ 0x80
 8005526:	055b      	lsls	r3, r3, #21
 8005528:	401a      	ands	r2, r3
 800552a:	2380      	movs	r3, #128	@ 0x80
 800552c:	055b      	lsls	r3, r3, #21
 800552e:	429a      	cmp	r2, r3
 8005530:	d101      	bne.n	8005536 <LL_ADC_IsInternalRegulatorEnabled+0x1e>
 8005532:	2301      	movs	r3, #1
 8005534:	e000      	b.n	8005538 <LL_ADC_IsInternalRegulatorEnabled+0x20>
 8005536:	2300      	movs	r3, #0
}
 8005538:	0018      	movs	r0, r3
 800553a:	46bd      	mov	sp, r7
 800553c:	b002      	add	sp, #8
 800553e:	bd80      	pop	{r7, pc}

08005540 <LL_ADC_IsEnabled>:
  * @rmtoll CR       ADEN           LL_ADC_IsEnabled
  * @param  ADCx ADC instance
  * @retval 0: ADC is disabled, 1: ADC is enabled.
  */
__STATIC_INLINE uint32_t LL_ADC_IsEnabled(const ADC_TypeDef *ADCx)
{
 8005540:	b580      	push	{r7, lr}
 8005542:	b082      	sub	sp, #8
 8005544:	af00      	add	r7, sp, #0
 8005546:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADEN) == (ADC_CR_ADEN)) ? 1UL : 0UL);
 8005548:	687b      	ldr	r3, [r7, #4]
 800554a:	689b      	ldr	r3, [r3, #8]
 800554c:	2201      	movs	r2, #1
 800554e:	4013      	ands	r3, r2
 8005550:	2b01      	cmp	r3, #1
 8005552:	d101      	bne.n	8005558 <LL_ADC_IsEnabled+0x18>
 8005554:	2301      	movs	r3, #1
 8005556:	e000      	b.n	800555a <LL_ADC_IsEnabled+0x1a>
 8005558:	2300      	movs	r3, #0
}
 800555a:	0018      	movs	r0, r3
 800555c:	46bd      	mov	sp, r7
 800555e:	b002      	add	sp, #8
 8005560:	bd80      	pop	{r7, pc}

08005562 <LL_ADC_REG_IsConversionOngoing>:
  * @rmtoll CR       ADSTART        LL_ADC_REG_IsConversionOngoing
  * @param  ADCx ADC instance
  * @retval 0: no conversion is on going on ADC group regular.
  */
__STATIC_INLINE uint32_t LL_ADC_REG_IsConversionOngoing(const ADC_TypeDef *ADCx)
{
 8005562:	b580      	push	{r7, lr}
 8005564:	b082      	sub	sp, #8
 8005566:	af00      	add	r7, sp, #0
 8005568:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADSTART) == (ADC_CR_ADSTART)) ? 1UL : 0UL);
 800556a:	687b      	ldr	r3, [r7, #4]
 800556c:	689b      	ldr	r3, [r3, #8]
 800556e:	2204      	movs	r2, #4
 8005570:	4013      	ands	r3, r2
 8005572:	2b04      	cmp	r3, #4
 8005574:	d101      	bne.n	800557a <LL_ADC_REG_IsConversionOngoing+0x18>
 8005576:	2301      	movs	r3, #1
 8005578:	e000      	b.n	800557c <LL_ADC_REG_IsConversionOngoing+0x1a>
 800557a:	2300      	movs	r3, #0
}
 800557c:	0018      	movs	r0, r3
 800557e:	46bd      	mov	sp, r7
 8005580:	b002      	add	sp, #8
 8005582:	bd80      	pop	{r7, pc}

08005584 <HAL_ADC_Init>:
  *         of structure "ADC_InitTypeDef".
  * @param hadc ADC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Init(ADC_HandleTypeDef *hadc)
{
 8005584:	b580      	push	{r7, lr}
 8005586:	b088      	sub	sp, #32
 8005588:	af00      	add	r7, sp, #0
 800558a:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 800558c:	231f      	movs	r3, #31
 800558e:	18fb      	adds	r3, r7, r3
 8005590:	2200      	movs	r2, #0
 8005592:	701a      	strb	r2, [r3, #0]
  uint32_t tmp_cfgr1 = 0UL;
 8005594:	2300      	movs	r3, #0
 8005596:	61bb      	str	r3, [r7, #24]
  uint32_t tmp_cfgr2 = 0UL;
 8005598:	2300      	movs	r3, #0
 800559a:	617b      	str	r3, [r7, #20]
  uint32_t tmp_adc_reg_is_conversion_on_going;
  __IO uint32_t wait_loop_index = 0UL;
 800559c:	2300      	movs	r3, #0
 800559e:	60fb      	str	r3, [r7, #12]

  /* Check ADC handle */
  if (hadc == NULL)
 80055a0:	687b      	ldr	r3, [r7, #4]
 80055a2:	2b00      	cmp	r3, #0
 80055a4:	d101      	bne.n	80055aa <HAL_ADC_Init+0x26>
  {
    return HAL_ERROR;
 80055a6:	2301      	movs	r3, #1
 80055a8:	e17f      	b.n	80058aa <HAL_ADC_Init+0x326>
  /* continuous mode is disabled.                                             */
  assert_param(!((hadc->Init.DiscontinuousConvMode == ENABLE) && (hadc->Init.ContinuousConvMode == ENABLE)));

  /* Actions performed only if ADC is coming from state reset:                */
  /* - Initialization of ADC MSP                                              */
  if (hadc->State == HAL_ADC_STATE_RESET)
 80055aa:	687b      	ldr	r3, [r7, #4]
 80055ac:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80055ae:	2b00      	cmp	r3, #0
 80055b0:	d10a      	bne.n	80055c8 <HAL_ADC_Init+0x44>

    /* Init the low level hardware */
    hadc->MspInitCallback(hadc);
#else
    /* Init the low level hardware */
    HAL_ADC_MspInit(hadc);
 80055b2:	687b      	ldr	r3, [r7, #4]
 80055b4:	0018      	movs	r0, r3
 80055b6:	f7ff fa47 	bl	8004a48 <HAL_ADC_MspInit>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */

    /* Set ADC error code to none */
    ADC_CLEAR_ERRORCODE(hadc);
 80055ba:	687b      	ldr	r3, [r7, #4]
 80055bc:	2200      	movs	r2, #0
 80055be:	65da      	str	r2, [r3, #92]	@ 0x5c

    /* Initialize Lock */
    hadc->Lock = HAL_UNLOCKED;
 80055c0:	687b      	ldr	r3, [r7, #4]
 80055c2:	2254      	movs	r2, #84	@ 0x54
 80055c4:	2100      	movs	r1, #0
 80055c6:	5499      	strb	r1, [r3, r2]
  }

  if (LL_ADC_IsInternalRegulatorEnabled(hadc->Instance) == 0UL)
 80055c8:	687b      	ldr	r3, [r7, #4]
 80055ca:	681b      	ldr	r3, [r3, #0]
 80055cc:	0018      	movs	r0, r3
 80055ce:	f7ff ffa3 	bl	8005518 <LL_ADC_IsInternalRegulatorEnabled>
 80055d2:	1e03      	subs	r3, r0, #0
 80055d4:	d115      	bne.n	8005602 <HAL_ADC_Init+0x7e>
  {
    /* Enable ADC internal voltage regulator */
    LL_ADC_EnableInternalRegulator(hadc->Instance);
 80055d6:	687b      	ldr	r3, [r7, #4]
 80055d8:	681b      	ldr	r3, [r3, #0]
 80055da:	0018      	movs	r0, r3
 80055dc:	f7ff ff88 	bl	80054f0 <LL_ADC_EnableInternalRegulator>
    /* Delay for ADC stabilization time */
    /* Wait loop initialization and execution */
    /* Note: Variable divided by 2 to compensate partially              */
    /*       CPU processing cycles, scaling in us split to not          */
    /*       exceed 32 bits register capacity and handle low frequency. */
    wait_loop_index = ((LL_ADC_DELAY_INTERNAL_REGUL_STAB_US / 10UL) * ((SystemCoreClock / (100000UL * 2UL)) + 1UL));
 80055e0:	4bb4      	ldr	r3, [pc, #720]	@ (80058b4 <HAL_ADC_Init+0x330>)
 80055e2:	681b      	ldr	r3, [r3, #0]
 80055e4:	49b4      	ldr	r1, [pc, #720]	@ (80058b8 <HAL_ADC_Init+0x334>)
 80055e6:	0018      	movs	r0, r3
 80055e8:	f7fa fda6 	bl	8000138 <__udivsi3>
 80055ec:	0003      	movs	r3, r0
 80055ee:	3301      	adds	r3, #1
 80055f0:	005b      	lsls	r3, r3, #1
 80055f2:	60fb      	str	r3, [r7, #12]
    while (wait_loop_index != 0UL)
 80055f4:	e002      	b.n	80055fc <HAL_ADC_Init+0x78>
    {
      wait_loop_index--;
 80055f6:	68fb      	ldr	r3, [r7, #12]
 80055f8:	3b01      	subs	r3, #1
 80055fa:	60fb      	str	r3, [r7, #12]
    while (wait_loop_index != 0UL)
 80055fc:	68fb      	ldr	r3, [r7, #12]
 80055fe:	2b00      	cmp	r3, #0
 8005600:	d1f9      	bne.n	80055f6 <HAL_ADC_Init+0x72>
  }

  /* Verification that ADC voltage regulator is correctly enabled, whether    */
  /* or not ADC is coming from state reset (if any potential problem of       */
  /* clocking, voltage regulator would not be enabled).                       */
  if (LL_ADC_IsInternalRegulatorEnabled(hadc->Instance) == 0UL)
 8005602:	687b      	ldr	r3, [r7, #4]
 8005604:	681b      	ldr	r3, [r3, #0]
 8005606:	0018      	movs	r0, r3
 8005608:	f7ff ff86 	bl	8005518 <LL_ADC_IsInternalRegulatorEnabled>
 800560c:	1e03      	subs	r3, r0, #0
 800560e:	d10f      	bne.n	8005630 <HAL_ADC_Init+0xac>
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8005610:	687b      	ldr	r3, [r7, #4]
 8005612:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8005614:	2210      	movs	r2, #16
 8005616:	431a      	orrs	r2, r3
 8005618:	687b      	ldr	r3, [r7, #4]
 800561a:	659a      	str	r2, [r3, #88]	@ 0x58

    /* Set ADC error code to ADC peripheral internal error */
    SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 800561c:	687b      	ldr	r3, [r7, #4]
 800561e:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8005620:	2201      	movs	r2, #1
 8005622:	431a      	orrs	r2, r3
 8005624:	687b      	ldr	r3, [r7, #4]
 8005626:	65da      	str	r2, [r3, #92]	@ 0x5c

    tmp_hal_status = HAL_ERROR;
 8005628:	231f      	movs	r3, #31
 800562a:	18fb      	adds	r3, r7, r3
 800562c:	2201      	movs	r2, #1
 800562e:	701a      	strb	r2, [r3, #0]

  /* Configuration of ADC parameters if previous preliminary actions are      */
  /* correctly completed and if there is no conversion on going on regular    */
  /* group (ADC may already be enabled at this point if HAL_ADC_Init() is     */
  /* called to update a parameter on the fly).                                */
  tmp_adc_reg_is_conversion_on_going = LL_ADC_REG_IsConversionOngoing(hadc->Instance);
 8005630:	687b      	ldr	r3, [r7, #4]
 8005632:	681b      	ldr	r3, [r3, #0]
 8005634:	0018      	movs	r0, r3
 8005636:	f7ff ff94 	bl	8005562 <LL_ADC_REG_IsConversionOngoing>
 800563a:	0003      	movs	r3, r0
 800563c:	613b      	str	r3, [r7, #16]

  if (((hadc->State & HAL_ADC_STATE_ERROR_INTERNAL) == 0UL)
 800563e:	687b      	ldr	r3, [r7, #4]
 8005640:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8005642:	2210      	movs	r2, #16
 8005644:	4013      	ands	r3, r2
 8005646:	d000      	beq.n	800564a <HAL_ADC_Init+0xc6>
 8005648:	e122      	b.n	8005890 <HAL_ADC_Init+0x30c>
      && (tmp_adc_reg_is_conversion_on_going == 0UL)
 800564a:	693b      	ldr	r3, [r7, #16]
 800564c:	2b00      	cmp	r3, #0
 800564e:	d000      	beq.n	8005652 <HAL_ADC_Init+0xce>
 8005650:	e11e      	b.n	8005890 <HAL_ADC_Init+0x30c>
     )
  {
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 8005652:	687b      	ldr	r3, [r7, #4]
 8005654:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8005656:	4a99      	ldr	r2, [pc, #612]	@ (80058bc <HAL_ADC_Init+0x338>)
 8005658:	4013      	ands	r3, r2
 800565a:	2202      	movs	r2, #2
 800565c:	431a      	orrs	r2, r3
 800565e:	687b      	ldr	r3, [r7, #4]
 8005660:	659a      	str	r2, [r3, #88]	@ 0x58
    /*  - DMA continuous request                                              */
    /*  - Trigger frequency mode                                              */
    /* Note: If low power mode AutoPowerOff is enabled, ADC enable            */
    /*       and disable phases are performed automatically by hardware       */
    /*       (in this case, flag ADC_FLAG_RDY is not set).                    */
    if (LL_ADC_IsEnabled(hadc->Instance) == 0UL)
 8005662:	687b      	ldr	r3, [r7, #4]
 8005664:	681b      	ldr	r3, [r3, #0]
 8005666:	0018      	movs	r0, r3
 8005668:	f7ff ff6a 	bl	8005540 <LL_ADC_IsEnabled>
 800566c:	1e03      	subs	r3, r0, #0
 800566e:	d000      	beq.n	8005672 <HAL_ADC_Init+0xee>
 8005670:	e0ad      	b.n	80057ce <HAL_ADC_Init+0x24a>
      /* without needing to reconfigure all other ADC groups/channels         */
      /* parameters):                                                         */
      /*   - internal measurement paths (VrefInt, ...)                        */
      /*     (set into HAL_ADC_ConfigChannel() )                              */

      tmp_cfgr1 |= (hadc->Init.Resolution                                          |
 8005672:	687b      	ldr	r3, [r7, #4]
 8005674:	689a      	ldr	r2, [r3, #8]
                    ADC_CFGR1_AUTOWAIT((uint32_t)hadc->Init.LowPowerAutoWait)      |
 8005676:	687b      	ldr	r3, [r7, #4]
 8005678:	7e1b      	ldrb	r3, [r3, #24]
 800567a:	039b      	lsls	r3, r3, #14
      tmp_cfgr1 |= (hadc->Init.Resolution                                          |
 800567c:	431a      	orrs	r2, r3
                    ADC_CFGR1_AUTOOFF((uint32_t)hadc->Init.LowPowerAutoPowerOff)   |
 800567e:	687b      	ldr	r3, [r7, #4]
 8005680:	7e5b      	ldrb	r3, [r3, #25]
 8005682:	03db      	lsls	r3, r3, #15
                    ADC_CFGR1_AUTOWAIT((uint32_t)hadc->Init.LowPowerAutoWait)      |
 8005684:	431a      	orrs	r2, r3
                    ADC_CFGR1_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)  |
 8005686:	687b      	ldr	r3, [r7, #4]
 8005688:	7e9b      	ldrb	r3, [r3, #26]
 800568a:	035b      	lsls	r3, r3, #13
                    ADC_CFGR1_AUTOOFF((uint32_t)hadc->Init.LowPowerAutoPowerOff)   |
 800568c:	431a      	orrs	r2, r3
                    ADC_CFGR1_OVERRUN(hadc->Init.Overrun)                          |
 800568e:	687b      	ldr	r3, [r7, #4]
 8005690:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8005692:	2b00      	cmp	r3, #0
 8005694:	d002      	beq.n	800569c <HAL_ADC_Init+0x118>
 8005696:	2380      	movs	r3, #128	@ 0x80
 8005698:	015b      	lsls	r3, r3, #5
 800569a:	e000      	b.n	800569e <HAL_ADC_Init+0x11a>
 800569c:	2300      	movs	r3, #0
                    ADC_CFGR1_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)  |
 800569e:	431a      	orrs	r2, r3
                    hadc->Init.DataAlign                                           |
 80056a0:	687b      	ldr	r3, [r7, #4]
 80056a2:	68db      	ldr	r3, [r3, #12]
                    ADC_CFGR1_OVERRUN(hadc->Init.Overrun)                          |
 80056a4:	431a      	orrs	r2, r3
                    ADC_SCAN_SEQ_MODE(hadc->Init.ScanConvMode)                     |
 80056a6:	687b      	ldr	r3, [r7, #4]
 80056a8:	691b      	ldr	r3, [r3, #16]
 80056aa:	2b00      	cmp	r3, #0
 80056ac:	da04      	bge.n	80056b8 <HAL_ADC_Init+0x134>
 80056ae:	687b      	ldr	r3, [r7, #4]
 80056b0:	691b      	ldr	r3, [r3, #16]
 80056b2:	005b      	lsls	r3, r3, #1
 80056b4:	085b      	lsrs	r3, r3, #1
 80056b6:	e001      	b.n	80056bc <HAL_ADC_Init+0x138>
 80056b8:	2380      	movs	r3, #128	@ 0x80
 80056ba:	039b      	lsls	r3, r3, #14
                    hadc->Init.DataAlign                                           |
 80056bc:	431a      	orrs	r2, r3
                    ADC_CFGR1_DMACONTREQ((uint32_t)hadc->Init.DMAContinuousRequests));
 80056be:	687b      	ldr	r3, [r7, #4]
 80056c0:	212c      	movs	r1, #44	@ 0x2c
 80056c2:	5c5b      	ldrb	r3, [r3, r1]
 80056c4:	005b      	lsls	r3, r3, #1
                    ADC_SCAN_SEQ_MODE(hadc->Init.ScanConvMode)                     |
 80056c6:	4313      	orrs	r3, r2
      tmp_cfgr1 |= (hadc->Init.Resolution                                          |
 80056c8:	69ba      	ldr	r2, [r7, #24]
 80056ca:	4313      	orrs	r3, r2
 80056cc:	61bb      	str	r3, [r7, #24]

      /* Update setting of discontinuous mode only if continuous mode is disabled */
      if (hadc->Init.DiscontinuousConvMode == ENABLE)
 80056ce:	687b      	ldr	r3, [r7, #4]
 80056d0:	2220      	movs	r2, #32
 80056d2:	5c9b      	ldrb	r3, [r3, r2]
 80056d4:	2b01      	cmp	r3, #1
 80056d6:	d115      	bne.n	8005704 <HAL_ADC_Init+0x180>
      {
        if (hadc->Init.ContinuousConvMode == DISABLE)
 80056d8:	687b      	ldr	r3, [r7, #4]
 80056da:	7e9b      	ldrb	r3, [r3, #26]
 80056dc:	2b00      	cmp	r3, #0
 80056de:	d105      	bne.n	80056ec <HAL_ADC_Init+0x168>
        {
          /* Enable the selected ADC group regular discontinuous mode */
          tmp_cfgr1 |= ADC_CFGR1_DISCEN;
 80056e0:	69bb      	ldr	r3, [r7, #24]
 80056e2:	2280      	movs	r2, #128	@ 0x80
 80056e4:	0252      	lsls	r2, r2, #9
 80056e6:	4313      	orrs	r3, r2
 80056e8:	61bb      	str	r3, [r7, #24]
 80056ea:	e00b      	b.n	8005704 <HAL_ADC_Init+0x180>
          /* ADC regular group discontinuous was intended to be enabled,        */
          /* but ADC regular group modes continuous and sequencer discontinuous */
          /* cannot be enabled simultaneously.                                  */

          /* Update ADC state machine to error */
          SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 80056ec:	687b      	ldr	r3, [r7, #4]
 80056ee:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80056f0:	2220      	movs	r2, #32
 80056f2:	431a      	orrs	r2, r3
 80056f4:	687b      	ldr	r3, [r7, #4]
 80056f6:	659a      	str	r2, [r3, #88]	@ 0x58

          /* Set ADC error code to ADC peripheral internal error */
          SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 80056f8:	687b      	ldr	r3, [r7, #4]
 80056fa:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80056fc:	2201      	movs	r2, #1
 80056fe:	431a      	orrs	r2, r3
 8005700:	687b      	ldr	r3, [r7, #4]
 8005702:	65da      	str	r2, [r3, #92]	@ 0x5c
      /* Enable external trigger if trigger selection is different of software  */
      /* start.                                                                 */
      /* Note: This configuration keeps the hardware feature of parameter       */
      /*       ExternalTrigConvEdge "trigger edge none" equivalent to           */
      /*       software start.                                                  */
      if (hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
 8005704:	687b      	ldr	r3, [r7, #4]
 8005706:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005708:	2b00      	cmp	r3, #0
 800570a:	d00a      	beq.n	8005722 <HAL_ADC_Init+0x19e>
      {
        tmp_cfgr1 |= ((hadc->Init.ExternalTrigConv & ADC_CFGR1_EXTSEL) |
 800570c:	687b      	ldr	r3, [r7, #4]
 800570e:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 8005710:	23e0      	movs	r3, #224	@ 0xe0
 8005712:	005b      	lsls	r3, r3, #1
 8005714:	401a      	ands	r2, r3
                      hadc->Init.ExternalTrigConvEdge);
 8005716:	687b      	ldr	r3, [r7, #4]
 8005718:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
        tmp_cfgr1 |= ((hadc->Init.ExternalTrigConv & ADC_CFGR1_EXTSEL) |
 800571a:	4313      	orrs	r3, r2
 800571c:	69ba      	ldr	r2, [r7, #24]
 800571e:	4313      	orrs	r3, r2
 8005720:	61bb      	str	r3, [r7, #24]
      }

      /* Update ADC configuration register with previous settings */
      MODIFY_REG(hadc->Instance->CFGR1,
 8005722:	687b      	ldr	r3, [r7, #4]
 8005724:	681b      	ldr	r3, [r3, #0]
 8005726:	68db      	ldr	r3, [r3, #12]
 8005728:	4a65      	ldr	r2, [pc, #404]	@ (80058c0 <HAL_ADC_Init+0x33c>)
 800572a:	4013      	ands	r3, r2
 800572c:	0019      	movs	r1, r3
 800572e:	687b      	ldr	r3, [r7, #4]
 8005730:	681b      	ldr	r3, [r3, #0]
 8005732:	69ba      	ldr	r2, [r7, #24]
 8005734:	430a      	orrs	r2, r1
 8005736:	60da      	str	r2, [r3, #12]
                 ADC_CFGR1_ALIGN     |
                 ADC_CFGR1_SCANDIR   |
                 ADC_CFGR1_DMACFG,
                 tmp_cfgr1);

      tmp_cfgr2 |= ((hadc->Init.ClockPrescaler & ADC_CFGR2_CKMODE) |
 8005738:	687b      	ldr	r3, [r7, #4]
 800573a:	685b      	ldr	r3, [r3, #4]
 800573c:	0f9b      	lsrs	r3, r3, #30
 800573e:	079a      	lsls	r2, r3, #30
                    hadc->Init.TriggerFrequencyMode
 8005740:	687b      	ldr	r3, [r7, #4]
 8005742:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
      tmp_cfgr2 |= ((hadc->Init.ClockPrescaler & ADC_CFGR2_CKMODE) |
 8005744:	4313      	orrs	r3, r2
 8005746:	697a      	ldr	r2, [r7, #20]
 8005748:	4313      	orrs	r3, r2
 800574a:	617b      	str	r3, [r7, #20]
                   );

      if (hadc->Init.OversamplingMode == ENABLE)
 800574c:	687b      	ldr	r3, [r7, #4]
 800574e:	223c      	movs	r2, #60	@ 0x3c
 8005750:	5c9b      	ldrb	r3, [r3, r2]
 8005752:	2b01      	cmp	r3, #1
 8005754:	d111      	bne.n	800577a <HAL_ADC_Init+0x1f6>
      {
        tmp_cfgr2 |= (ADC_CFGR2_OVSE |
                      (hadc->Init.ClockPrescaler & ADC_CFGR2_CKMODE) |
 8005756:	687b      	ldr	r3, [r7, #4]
 8005758:	685b      	ldr	r3, [r3, #4]
 800575a:	0f9b      	lsrs	r3, r3, #30
 800575c:	079a      	lsls	r2, r3, #30
                      hadc->Init.Oversampling.Ratio         |
 800575e:	687b      	ldr	r3, [r7, #4]
 8005760:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
                      (hadc->Init.ClockPrescaler & ADC_CFGR2_CKMODE) |
 8005762:	431a      	orrs	r2, r3
                      hadc->Init.Oversampling.RightBitShift |
 8005764:	687b      	ldr	r3, [r7, #4]
 8005766:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
                      hadc->Init.Oversampling.Ratio         |
 8005768:	431a      	orrs	r2, r3
                      hadc->Init.Oversampling.TriggeredMode
 800576a:	687b      	ldr	r3, [r7, #4]
 800576c:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
                      hadc->Init.Oversampling.RightBitShift |
 800576e:	431a      	orrs	r2, r3
        tmp_cfgr2 |= (ADC_CFGR2_OVSE |
 8005770:	697b      	ldr	r3, [r7, #20]
 8005772:	4313      	orrs	r3, r2
 8005774:	2201      	movs	r2, #1
 8005776:	4313      	orrs	r3, r2
 8005778:	617b      	str	r3, [r7, #20]
                     );
      }

      MODIFY_REG(hadc->Instance->CFGR2,
 800577a:	687b      	ldr	r3, [r7, #4]
 800577c:	681b      	ldr	r3, [r3, #0]
 800577e:	691b      	ldr	r3, [r3, #16]
 8005780:	4a50      	ldr	r2, [pc, #320]	@ (80058c4 <HAL_ADC_Init+0x340>)
 8005782:	4013      	ands	r3, r2
 8005784:	0019      	movs	r1, r3
 8005786:	687b      	ldr	r3, [r7, #4]
 8005788:	681b      	ldr	r3, [r3, #0]
 800578a:	697a      	ldr	r2, [r7, #20]
 800578c:	430a      	orrs	r2, r1
 800578e:	611a      	str	r2, [r3, #16]
                 ADC_CFGR2_TOVS,
                 tmp_cfgr2);

      /* Configuration of ADC clock mode: asynchronous clock source           */
      /* with selectable prescaler.                                           */
      if (((hadc->Init.ClockPrescaler) != ADC_CLOCK_SYNC_PCLK_DIV1) &&
 8005790:	687b      	ldr	r3, [r7, #4]
 8005792:	685a      	ldr	r2, [r3, #4]
 8005794:	23c0      	movs	r3, #192	@ 0xc0
 8005796:	061b      	lsls	r3, r3, #24
 8005798:	429a      	cmp	r2, r3
 800579a:	d018      	beq.n	80057ce <HAL_ADC_Init+0x24a>
          ((hadc->Init.ClockPrescaler) != ADC_CLOCK_SYNC_PCLK_DIV2) &&
 800579c:	687b      	ldr	r3, [r7, #4]
 800579e:	685a      	ldr	r2, [r3, #4]
      if (((hadc->Init.ClockPrescaler) != ADC_CLOCK_SYNC_PCLK_DIV1) &&
 80057a0:	2380      	movs	r3, #128	@ 0x80
 80057a2:	05db      	lsls	r3, r3, #23
 80057a4:	429a      	cmp	r2, r3
 80057a6:	d012      	beq.n	80057ce <HAL_ADC_Init+0x24a>
          ((hadc->Init.ClockPrescaler) != ADC_CLOCK_SYNC_PCLK_DIV4))
 80057a8:	687b      	ldr	r3, [r7, #4]
 80057aa:	685a      	ldr	r2, [r3, #4]
          ((hadc->Init.ClockPrescaler) != ADC_CLOCK_SYNC_PCLK_DIV2) &&
 80057ac:	2380      	movs	r3, #128	@ 0x80
 80057ae:	061b      	lsls	r3, r3, #24
 80057b0:	429a      	cmp	r2, r3
 80057b2:	d00c      	beq.n	80057ce <HAL_ADC_Init+0x24a>
      {
        MODIFY_REG(ADC1_COMMON->CCR,
 80057b4:	4b44      	ldr	r3, [pc, #272]	@ (80058c8 <HAL_ADC_Init+0x344>)
 80057b6:	681b      	ldr	r3, [r3, #0]
 80057b8:	4a44      	ldr	r2, [pc, #272]	@ (80058cc <HAL_ADC_Init+0x348>)
 80057ba:	4013      	ands	r3, r2
 80057bc:	0019      	movs	r1, r3
 80057be:	687b      	ldr	r3, [r7, #4]
 80057c0:	685a      	ldr	r2, [r3, #4]
 80057c2:	23f0      	movs	r3, #240	@ 0xf0
 80057c4:	039b      	lsls	r3, r3, #14
 80057c6:	401a      	ands	r2, r3
 80057c8:	4b3f      	ldr	r3, [pc, #252]	@ (80058c8 <HAL_ADC_Init+0x344>)
 80057ca:	430a      	orrs	r2, r1
 80057cc:	601a      	str	r2, [r3, #0]
                   hadc->Init.ClockPrescaler & ADC_CCR_PRESC);
      }
    }

    /* Channel sampling time configuration */
    LL_ADC_SetSamplingTimeCommonChannels(hadc->Instance, LL_ADC_SAMPLINGTIME_COMMON_1, hadc->Init.SamplingTimeCommon1);
 80057ce:	687b      	ldr	r3, [r7, #4]
 80057d0:	6818      	ldr	r0, [r3, #0]
 80057d2:	687b      	ldr	r3, [r7, #4]
 80057d4:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80057d6:	001a      	movs	r2, r3
 80057d8:	2100      	movs	r1, #0
 80057da:	f7ff fdd8 	bl	800538e <LL_ADC_SetSamplingTimeCommonChannels>
    LL_ADC_SetSamplingTimeCommonChannels(hadc->Instance, LL_ADC_SAMPLINGTIME_COMMON_2, hadc->Init.SamplingTimeCommon2);
 80057de:	687b      	ldr	r3, [r7, #4]
 80057e0:	6818      	ldr	r0, [r3, #0]
 80057e2:	687b      	ldr	r3, [r7, #4]
 80057e4:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80057e6:	493a      	ldr	r1, [pc, #232]	@ (80058d0 <HAL_ADC_Init+0x34c>)
 80057e8:	001a      	movs	r2, r3
 80057ea:	f7ff fdd0 	bl	800538e <LL_ADC_SetSamplingTimeCommonChannels>
    /*   emulated by software for alignment over all STM32 devices.           */
    /* - if scan mode is enabled, regular channels sequence length is set to  */
    /*   parameter "NbrOfConversion".                                         */
    /*   Channels must be configured into each rank using function            */
    /*   "HAL_ADC_ConfigChannel()".                                           */
    if (hadc->Init.ScanConvMode == ADC_SCAN_DISABLE)
 80057ee:	687b      	ldr	r3, [r7, #4]
 80057f0:	691b      	ldr	r3, [r3, #16]
 80057f2:	2b00      	cmp	r3, #0
 80057f4:	d109      	bne.n	800580a <HAL_ADC_Init+0x286>
    {
      /* Set sequencer scan length by clearing ranks above rank 1             */
      /* and do not modify rank 1 value.                                      */
      SET_BIT(hadc->Instance->CHSELR,
 80057f6:	687b      	ldr	r3, [r7, #4]
 80057f8:	681b      	ldr	r3, [r3, #0]
 80057fa:	6a9a      	ldr	r2, [r3, #40]	@ 0x28
 80057fc:	687b      	ldr	r3, [r7, #4]
 80057fe:	681b      	ldr	r3, [r3, #0]
 8005800:	2110      	movs	r1, #16
 8005802:	4249      	negs	r1, r1
 8005804:	430a      	orrs	r2, r1
 8005806:	629a      	str	r2, [r3, #40]	@ 0x28
 8005808:	e018      	b.n	800583c <HAL_ADC_Init+0x2b8>
              ADC_CHSELR_SQ2_TO_SQ8);
    }
    else if (hadc->Init.ScanConvMode == ADC_SCAN_ENABLE)
 800580a:	687b      	ldr	r3, [r7, #4]
 800580c:	691a      	ldr	r2, [r3, #16]
 800580e:	2380      	movs	r3, #128	@ 0x80
 8005810:	039b      	lsls	r3, r3, #14
 8005812:	429a      	cmp	r2, r3
 8005814:	d112      	bne.n	800583c <HAL_ADC_Init+0x2b8>
      /*          therefore after the first call of "HAL_ADC_Init()",       */
      /*          each rank corresponding to parameter "NbrOfConversion"    */
      /*          must be set using "HAL_ADC_ConfigChannel()".              */
      /*  - Set sequencer scan length by clearing ranks above maximum rank  */
      /*    and do not modify other ranks value.                            */
      MODIFY_REG(hadc->Instance->CHSELR,
 8005816:	687b      	ldr	r3, [r7, #4]
 8005818:	681b      	ldr	r3, [r3, #0]
 800581a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800581c:	687b      	ldr	r3, [r7, #4]
 800581e:	69db      	ldr	r3, [r3, #28]
 8005820:	3b01      	subs	r3, #1
 8005822:	009b      	lsls	r3, r3, #2
 8005824:	221c      	movs	r2, #28
 8005826:	4013      	ands	r3, r2
 8005828:	2210      	movs	r2, #16
 800582a:	4252      	negs	r2, r2
 800582c:	409a      	lsls	r2, r3
 800582e:	0011      	movs	r1, r2
 8005830:	687b      	ldr	r3, [r7, #4]
 8005832:	6e1a      	ldr	r2, [r3, #96]	@ 0x60
 8005834:	687b      	ldr	r3, [r7, #4]
 8005836:	681b      	ldr	r3, [r3, #0]
 8005838:	430a      	orrs	r2, r1
 800583a:	629a      	str	r2, [r3, #40]	@ 0x28
      /* Nothing to do */
    }

    /* Check back that ADC registers have effectively been configured to      */
    /* ensure of no potential problem of ADC core peripheral clocking.        */
    if (LL_ADC_GetSamplingTimeCommonChannels(hadc->Instance, LL_ADC_SAMPLINGTIME_COMMON_1)
 800583c:	687b      	ldr	r3, [r7, #4]
 800583e:	681b      	ldr	r3, [r3, #0]
 8005840:	2100      	movs	r1, #0
 8005842:	0018      	movs	r0, r3
 8005844:	f7ff fdc0 	bl	80053c8 <LL_ADC_GetSamplingTimeCommonChannels>
 8005848:	0002      	movs	r2, r0
        == hadc->Init.SamplingTimeCommon1)
 800584a:	687b      	ldr	r3, [r7, #4]
 800584c:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
    if (LL_ADC_GetSamplingTimeCommonChannels(hadc->Instance, LL_ADC_SAMPLINGTIME_COMMON_1)
 800584e:	429a      	cmp	r2, r3
 8005850:	d10b      	bne.n	800586a <HAL_ADC_Init+0x2e6>
    {
      /* Set ADC error code to none */
      ADC_CLEAR_ERRORCODE(hadc);
 8005852:	687b      	ldr	r3, [r7, #4]
 8005854:	2200      	movs	r2, #0
 8005856:	65da      	str	r2, [r3, #92]	@ 0x5c

      /* Set the ADC state */
      ADC_STATE_CLR_SET(hadc->State,
 8005858:	687b      	ldr	r3, [r7, #4]
 800585a:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800585c:	2203      	movs	r2, #3
 800585e:	4393      	bics	r3, r2
 8005860:	2201      	movs	r2, #1
 8005862:	431a      	orrs	r2, r3
 8005864:	687b      	ldr	r3, [r7, #4]
 8005866:	659a      	str	r2, [r3, #88]	@ 0x58
    if (LL_ADC_GetSamplingTimeCommonChannels(hadc->Instance, LL_ADC_SAMPLINGTIME_COMMON_1)
 8005868:	e01c      	b.n	80058a4 <HAL_ADC_Init+0x320>
                        HAL_ADC_STATE_READY);
    }
    else
    {
      /* Update ADC state machine to error */
      ADC_STATE_CLR_SET(hadc->State,
 800586a:	687b      	ldr	r3, [r7, #4]
 800586c:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800586e:	2212      	movs	r2, #18
 8005870:	4393      	bics	r3, r2
 8005872:	2210      	movs	r2, #16
 8005874:	431a      	orrs	r2, r3
 8005876:	687b      	ldr	r3, [r7, #4]
 8005878:	659a      	str	r2, [r3, #88]	@ 0x58
                        HAL_ADC_STATE_BUSY_INTERNAL,
                        HAL_ADC_STATE_ERROR_INTERNAL);

      /* Set ADC error code to ADC peripheral internal error */
      SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 800587a:	687b      	ldr	r3, [r7, #4]
 800587c:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800587e:	2201      	movs	r2, #1
 8005880:	431a      	orrs	r2, r3
 8005882:	687b      	ldr	r3, [r7, #4]
 8005884:	65da      	str	r2, [r3, #92]	@ 0x5c

      tmp_hal_status = HAL_ERROR;
 8005886:	231f      	movs	r3, #31
 8005888:	18fb      	adds	r3, r7, r3
 800588a:	2201      	movs	r2, #1
 800588c:	701a      	strb	r2, [r3, #0]
    if (LL_ADC_GetSamplingTimeCommonChannels(hadc->Instance, LL_ADC_SAMPLINGTIME_COMMON_1)
 800588e:	e009      	b.n	80058a4 <HAL_ADC_Init+0x320>

  }
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8005890:	687b      	ldr	r3, [r7, #4]
 8005892:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8005894:	2210      	movs	r2, #16
 8005896:	431a      	orrs	r2, r3
 8005898:	687b      	ldr	r3, [r7, #4]
 800589a:	659a      	str	r2, [r3, #88]	@ 0x58

    tmp_hal_status = HAL_ERROR;
 800589c:	231f      	movs	r3, #31
 800589e:	18fb      	adds	r3, r7, r3
 80058a0:	2201      	movs	r2, #1
 80058a2:	701a      	strb	r2, [r3, #0]
  }

  return tmp_hal_status;
 80058a4:	231f      	movs	r3, #31
 80058a6:	18fb      	adds	r3, r7, r3
 80058a8:	781b      	ldrb	r3, [r3, #0]
}
 80058aa:	0018      	movs	r0, r3
 80058ac:	46bd      	mov	sp, r7
 80058ae:	b008      	add	sp, #32
 80058b0:	bd80      	pop	{r7, pc}
 80058b2:	46c0      	nop			@ (mov r8, r8)
 80058b4:	20000010 	.word	0x20000010
 80058b8:	00030d40 	.word	0x00030d40
 80058bc:	fffffefd 	.word	0xfffffefd
 80058c0:	ffde0201 	.word	0xffde0201
 80058c4:	1ffffc02 	.word	0x1ffffc02
 80058c8:	40012708 	.word	0x40012708
 80058cc:	ffc3ffff 	.word	0xffc3ffff
 80058d0:	07ffff04 	.word	0x07ffff04

080058d4 <HAL_ADC_IRQHandler>:
  * @brief  Handle ADC interrupt request.
  * @param hadc ADC handle
  * @retval None
  */
void HAL_ADC_IRQHandler(ADC_HandleTypeDef *hadc)
{
 80058d4:	b580      	push	{r7, lr}
 80058d6:	b086      	sub	sp, #24
 80058d8:	af00      	add	r7, sp, #0
 80058da:	6078      	str	r0, [r7, #4]
  uint32_t overrun_error = 0UL; /* flag set if overrun occurrence has to be considered as an error */
 80058dc:	2300      	movs	r3, #0
 80058de:	617b      	str	r3, [r7, #20]
  uint32_t tmp_isr = hadc->Instance->ISR;
 80058e0:	687b      	ldr	r3, [r7, #4]
 80058e2:	681b      	ldr	r3, [r3, #0]
 80058e4:	681b      	ldr	r3, [r3, #0]
 80058e6:	613b      	str	r3, [r7, #16]
  uint32_t tmp_ier = hadc->Instance->IER;
 80058e8:	687b      	ldr	r3, [r7, #4]
 80058ea:	681b      	ldr	r3, [r3, #0]
 80058ec:	685b      	ldr	r3, [r3, #4]
 80058ee:	60fb      	str	r3, [r7, #12]
  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));
  assert_param(IS_ADC_EOC_SELECTION(hadc->Init.EOCSelection));

  /* ========== Check End of Sampling flag for ADC group regular ========== */
  if (((tmp_isr & ADC_FLAG_EOSMP) == ADC_FLAG_EOSMP) && ((tmp_ier & ADC_IT_EOSMP) == ADC_IT_EOSMP))
 80058f0:	693b      	ldr	r3, [r7, #16]
 80058f2:	2202      	movs	r2, #2
 80058f4:	4013      	ands	r3, r2
 80058f6:	d017      	beq.n	8005928 <HAL_ADC_IRQHandler+0x54>
 80058f8:	68fb      	ldr	r3, [r7, #12]
 80058fa:	2202      	movs	r2, #2
 80058fc:	4013      	ands	r3, r2
 80058fe:	d013      	beq.n	8005928 <HAL_ADC_IRQHandler+0x54>
  {
    /* Update state machine on end of sampling status if not in error state */
    if ((hadc->State & HAL_ADC_STATE_ERROR_INTERNAL) == 0UL)
 8005900:	687b      	ldr	r3, [r7, #4]
 8005902:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8005904:	2210      	movs	r2, #16
 8005906:	4013      	ands	r3, r2
 8005908:	d106      	bne.n	8005918 <HAL_ADC_IRQHandler+0x44>
    {
      /* Set ADC state */
      SET_BIT(hadc->State, HAL_ADC_STATE_REG_EOSMP);
 800590a:	687b      	ldr	r3, [r7, #4]
 800590c:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800590e:	2280      	movs	r2, #128	@ 0x80
 8005910:	0112      	lsls	r2, r2, #4
 8005912:	431a      	orrs	r2, r3
 8005914:	687b      	ldr	r3, [r7, #4]
 8005916:	659a      	str	r2, [r3, #88]	@ 0x58

    /* End Of Sampling callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
    hadc->EndOfSamplingCallback(hadc);
#else
    HAL_ADCEx_EndOfSamplingCallback(hadc);
 8005918:	687b      	ldr	r3, [r7, #4]
 800591a:	0018      	movs	r0, r3
 800591c:	f000 faea 	bl	8005ef4 <HAL_ADCEx_EndOfSamplingCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */

    /* Clear regular group conversion flag */
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_EOSMP);
 8005920:	687b      	ldr	r3, [r7, #4]
 8005922:	681b      	ldr	r3, [r3, #0]
 8005924:	2202      	movs	r2, #2
 8005926:	601a      	str	r2, [r3, #0]
  }

  /* ====== Check ADC group regular end of unitary conversion sequence conversions ===== */
  if ((((tmp_isr & ADC_FLAG_EOC) == ADC_FLAG_EOC) && ((tmp_ier & ADC_IT_EOC) == ADC_IT_EOC)) ||
 8005928:	693b      	ldr	r3, [r7, #16]
 800592a:	2204      	movs	r2, #4
 800592c:	4013      	ands	r3, r2
 800592e:	d003      	beq.n	8005938 <HAL_ADC_IRQHandler+0x64>
 8005930:	68fb      	ldr	r3, [r7, #12]
 8005932:	2204      	movs	r2, #4
 8005934:	4013      	ands	r3, r2
 8005936:	d107      	bne.n	8005948 <HAL_ADC_IRQHandler+0x74>
      (((tmp_isr & ADC_FLAG_EOS) == ADC_FLAG_EOS) && ((tmp_ier & ADC_IT_EOS) == ADC_IT_EOS)))
 8005938:	693b      	ldr	r3, [r7, #16]
 800593a:	2208      	movs	r2, #8
 800593c:	4013      	ands	r3, r2
  if ((((tmp_isr & ADC_FLAG_EOC) == ADC_FLAG_EOC) && ((tmp_ier & ADC_IT_EOC) == ADC_IT_EOC)) ||
 800593e:	d04d      	beq.n	80059dc <HAL_ADC_IRQHandler+0x108>
      (((tmp_isr & ADC_FLAG_EOS) == ADC_FLAG_EOS) && ((tmp_ier & ADC_IT_EOS) == ADC_IT_EOS)))
 8005940:	68fb      	ldr	r3, [r7, #12]
 8005942:	2208      	movs	r2, #8
 8005944:	4013      	ands	r3, r2
 8005946:	d049      	beq.n	80059dc <HAL_ADC_IRQHandler+0x108>
  {
    /* Update state machine on conversion status if not in error state */
    if ((hadc->State & HAL_ADC_STATE_ERROR_INTERNAL) == 0UL)
 8005948:	687b      	ldr	r3, [r7, #4]
 800594a:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800594c:	2210      	movs	r2, #16
 800594e:	4013      	ands	r3, r2
 8005950:	d106      	bne.n	8005960 <HAL_ADC_IRQHandler+0x8c>
    {
      /* Set ADC state */
      SET_BIT(hadc->State, HAL_ADC_STATE_REG_EOC);
 8005952:	687b      	ldr	r3, [r7, #4]
 8005954:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8005956:	2280      	movs	r2, #128	@ 0x80
 8005958:	0092      	lsls	r2, r2, #2
 800595a:	431a      	orrs	r2, r3
 800595c:	687b      	ldr	r3, [r7, #4]
 800595e:	659a      	str	r2, [r3, #88]	@ 0x58
    }

    /* Determine whether any further conversion upcoming on group regular     */
    /* by external trigger, continuous mode or scan sequence on going         */
    /* to disable interruption.                                               */
    if ((LL_ADC_REG_IsTriggerSourceSWStart(hadc->Instance) != 0UL)
 8005960:	687b      	ldr	r3, [r7, #4]
 8005962:	681b      	ldr	r3, [r3, #0]
 8005964:	0018      	movs	r0, r3
 8005966:	f7ff fd46 	bl	80053f6 <LL_ADC_REG_IsTriggerSourceSWStart>
 800596a:	1e03      	subs	r3, r0, #0
 800596c:	d02e      	beq.n	80059cc <HAL_ADC_IRQHandler+0xf8>
        && (hadc->Init.ContinuousConvMode == DISABLE)
 800596e:	687b      	ldr	r3, [r7, #4]
 8005970:	7e9b      	ldrb	r3, [r3, #26]
 8005972:	2b00      	cmp	r3, #0
 8005974:	d12a      	bne.n	80059cc <HAL_ADC_IRQHandler+0xf8>
       )
    {
      /* If End of Sequence is reached, disable interrupts */
      if (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_EOS))
 8005976:	687b      	ldr	r3, [r7, #4]
 8005978:	681b      	ldr	r3, [r3, #0]
 800597a:	681b      	ldr	r3, [r3, #0]
 800597c:	2208      	movs	r2, #8
 800597e:	4013      	ands	r3, r2
 8005980:	2b08      	cmp	r3, #8
 8005982:	d123      	bne.n	80059cc <HAL_ADC_IRQHandler+0xf8>
      {
        /* Allowed to modify bits ADC_IT_EOC/ADC_IT_EOS only if bit           */
        /* ADSTART==0 (no conversion on going)                                */
        if (LL_ADC_REG_IsConversionOngoing(hadc->Instance) == 0UL)
 8005984:	687b      	ldr	r3, [r7, #4]
 8005986:	681b      	ldr	r3, [r3, #0]
 8005988:	0018      	movs	r0, r3
 800598a:	f7ff fdea 	bl	8005562 <LL_ADC_REG_IsConversionOngoing>
 800598e:	1e03      	subs	r3, r0, #0
 8005990:	d110      	bne.n	80059b4 <HAL_ADC_IRQHandler+0xe0>
        {
          /* Disable ADC end of single conversion interrupt on group regular */
          /* Note: Overrun interrupt was enabled with EOC interrupt in        */
          /* HAL_Start_IT(), but is not disabled here because can be used     */
          /* by overrun IRQ process below.                                    */
          __HAL_ADC_DISABLE_IT(hadc, ADC_IT_EOC | ADC_IT_EOS);
 8005992:	687b      	ldr	r3, [r7, #4]
 8005994:	681b      	ldr	r3, [r3, #0]
 8005996:	685a      	ldr	r2, [r3, #4]
 8005998:	687b      	ldr	r3, [r7, #4]
 800599a:	681b      	ldr	r3, [r3, #0]
 800599c:	210c      	movs	r1, #12
 800599e:	438a      	bics	r2, r1
 80059a0:	605a      	str	r2, [r3, #4]

          /* Set ADC state */
          ADC_STATE_CLR_SET(hadc->State,
 80059a2:	687b      	ldr	r3, [r7, #4]
 80059a4:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80059a6:	4a56      	ldr	r2, [pc, #344]	@ (8005b00 <HAL_ADC_IRQHandler+0x22c>)
 80059a8:	4013      	ands	r3, r2
 80059aa:	2201      	movs	r2, #1
 80059ac:	431a      	orrs	r2, r3
 80059ae:	687b      	ldr	r3, [r7, #4]
 80059b0:	659a      	str	r2, [r3, #88]	@ 0x58
 80059b2:	e00b      	b.n	80059cc <HAL_ADC_IRQHandler+0xf8>
                            HAL_ADC_STATE_READY);
        }
        else
        {
          /* Change ADC state to error state */
          SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 80059b4:	687b      	ldr	r3, [r7, #4]
 80059b6:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80059b8:	2220      	movs	r2, #32
 80059ba:	431a      	orrs	r2, r3
 80059bc:	687b      	ldr	r3, [r7, #4]
 80059be:	659a      	str	r2, [r3, #88]	@ 0x58

          /* Set ADC error code to ADC peripheral internal error */
          SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 80059c0:	687b      	ldr	r3, [r7, #4]
 80059c2:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80059c4:	2201      	movs	r2, #1
 80059c6:	431a      	orrs	r2, r3
 80059c8:	687b      	ldr	r3, [r7, #4]
 80059ca:	65da      	str	r2, [r3, #92]	@ 0x5c
    /*       possibility to use:                                              */
    /*        " if ( __HAL_ADC_GET_FLAG(&hadc, ADC_FLAG_EOS)) "               */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
    hadc->ConvCpltCallback(hadc);
#else
    HAL_ADC_ConvCpltCallback(hadc);
 80059cc:	687b      	ldr	r3, [r7, #4]
 80059ce:	0018      	movs	r0, r3
 80059d0:	f7fd fd72 	bl	80034b8 <HAL_ADC_ConvCpltCallback>
    /* Clear regular group conversion flag */
    /* Note: in case of overrun set to ADC_OVR_DATA_PRESERVED, end of         */
    /*       conversion flags clear induces the release of the preserved data.*/
    /*       Therefore, if the preserved data value is needed, it must be     */
    /*       read preliminarily into HAL_ADC_ConvCpltCallback().              */
    __HAL_ADC_CLEAR_FLAG(hadc, (ADC_FLAG_EOC | ADC_FLAG_EOS));
 80059d4:	687b      	ldr	r3, [r7, #4]
 80059d6:	681b      	ldr	r3, [r3, #0]
 80059d8:	220c      	movs	r2, #12
 80059da:	601a      	str	r2, [r3, #0]
  }

  /* ========== Check Analog watchdog 1 flag ========== */
  if (((tmp_isr & ADC_FLAG_AWD1) == ADC_FLAG_AWD1) && ((tmp_ier & ADC_IT_AWD1) == ADC_IT_AWD1))
 80059dc:	693b      	ldr	r3, [r7, #16]
 80059de:	2280      	movs	r2, #128	@ 0x80
 80059e0:	4013      	ands	r3, r2
 80059e2:	d012      	beq.n	8005a0a <HAL_ADC_IRQHandler+0x136>
 80059e4:	68fb      	ldr	r3, [r7, #12]
 80059e6:	2280      	movs	r2, #128	@ 0x80
 80059e8:	4013      	ands	r3, r2
 80059ea:	d00e      	beq.n	8005a0a <HAL_ADC_IRQHandler+0x136>
  {
    /* Set ADC state */
    SET_BIT(hadc->State, HAL_ADC_STATE_AWD1);
 80059ec:	687b      	ldr	r3, [r7, #4]
 80059ee:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80059f0:	2280      	movs	r2, #128	@ 0x80
 80059f2:	0252      	lsls	r2, r2, #9
 80059f4:	431a      	orrs	r2, r3
 80059f6:	687b      	ldr	r3, [r7, #4]
 80059f8:	659a      	str	r2, [r3, #88]	@ 0x58

    /* Level out of window 1 callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
    hadc->LevelOutOfWindowCallback(hadc);
#else
    HAL_ADC_LevelOutOfWindowCallback(hadc);
 80059fa:	687b      	ldr	r3, [r7, #4]
 80059fc:	0018      	movs	r0, r3
 80059fe:	f000 f881 	bl	8005b04 <HAL_ADC_LevelOutOfWindowCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */

    /* Clear ADC analog watchdog flag */
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_AWD1);
 8005a02:	687b      	ldr	r3, [r7, #4]
 8005a04:	681b      	ldr	r3, [r3, #0]
 8005a06:	2280      	movs	r2, #128	@ 0x80
 8005a08:	601a      	str	r2, [r3, #0]
  }

  /* ========== Check analog watchdog 2 flag ========== */
  if (((tmp_isr & ADC_FLAG_AWD2) == ADC_FLAG_AWD2) && ((tmp_ier & ADC_IT_AWD2) == ADC_IT_AWD2))
 8005a0a:	693a      	ldr	r2, [r7, #16]
 8005a0c:	2380      	movs	r3, #128	@ 0x80
 8005a0e:	005b      	lsls	r3, r3, #1
 8005a10:	4013      	ands	r3, r2
 8005a12:	d014      	beq.n	8005a3e <HAL_ADC_IRQHandler+0x16a>
 8005a14:	68fa      	ldr	r2, [r7, #12]
 8005a16:	2380      	movs	r3, #128	@ 0x80
 8005a18:	005b      	lsls	r3, r3, #1
 8005a1a:	4013      	ands	r3, r2
 8005a1c:	d00f      	beq.n	8005a3e <HAL_ADC_IRQHandler+0x16a>
  {
    /* Set ADC state */
    SET_BIT(hadc->State, HAL_ADC_STATE_AWD2);
 8005a1e:	687b      	ldr	r3, [r7, #4]
 8005a20:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8005a22:	2280      	movs	r2, #128	@ 0x80
 8005a24:	0292      	lsls	r2, r2, #10
 8005a26:	431a      	orrs	r2, r3
 8005a28:	687b      	ldr	r3, [r7, #4]
 8005a2a:	659a      	str	r2, [r3, #88]	@ 0x58

    /* Level out of window 2 callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
    hadc->LevelOutOfWindow2Callback(hadc);
#else
    HAL_ADCEx_LevelOutOfWindow2Callback(hadc);
 8005a2c:	687b      	ldr	r3, [r7, #4]
 8005a2e:	0018      	movs	r0, r3
 8005a30:	f000 fa50 	bl	8005ed4 <HAL_ADCEx_LevelOutOfWindow2Callback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */

    /* Clear ADC analog watchdog flag */
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_AWD2);
 8005a34:	687b      	ldr	r3, [r7, #4]
 8005a36:	681b      	ldr	r3, [r3, #0]
 8005a38:	2280      	movs	r2, #128	@ 0x80
 8005a3a:	0052      	lsls	r2, r2, #1
 8005a3c:	601a      	str	r2, [r3, #0]
  }

  /* ========== Check analog watchdog 3 flag ========== */
  if (((tmp_isr & ADC_FLAG_AWD3) == ADC_FLAG_AWD3) && ((tmp_ier & ADC_IT_AWD3) == ADC_IT_AWD3))
 8005a3e:	693a      	ldr	r2, [r7, #16]
 8005a40:	2380      	movs	r3, #128	@ 0x80
 8005a42:	009b      	lsls	r3, r3, #2
 8005a44:	4013      	ands	r3, r2
 8005a46:	d014      	beq.n	8005a72 <HAL_ADC_IRQHandler+0x19e>
 8005a48:	68fa      	ldr	r2, [r7, #12]
 8005a4a:	2380      	movs	r3, #128	@ 0x80
 8005a4c:	009b      	lsls	r3, r3, #2
 8005a4e:	4013      	ands	r3, r2
 8005a50:	d00f      	beq.n	8005a72 <HAL_ADC_IRQHandler+0x19e>
  {
    /* Set ADC state */
    SET_BIT(hadc->State, HAL_ADC_STATE_AWD3);
 8005a52:	687b      	ldr	r3, [r7, #4]
 8005a54:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8005a56:	2280      	movs	r2, #128	@ 0x80
 8005a58:	02d2      	lsls	r2, r2, #11
 8005a5a:	431a      	orrs	r2, r3
 8005a5c:	687b      	ldr	r3, [r7, #4]
 8005a5e:	659a      	str	r2, [r3, #88]	@ 0x58

    /* Level out of window 3 callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
    hadc->LevelOutOfWindow3Callback(hadc);
#else
    HAL_ADCEx_LevelOutOfWindow3Callback(hadc);
 8005a60:	687b      	ldr	r3, [r7, #4]
 8005a62:	0018      	movs	r0, r3
 8005a64:	f000 fa3e 	bl	8005ee4 <HAL_ADCEx_LevelOutOfWindow3Callback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */

    /* Clear ADC analog watchdog flag */
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_AWD3);
 8005a68:	687b      	ldr	r3, [r7, #4]
 8005a6a:	681b      	ldr	r3, [r3, #0]
 8005a6c:	2280      	movs	r2, #128	@ 0x80
 8005a6e:	0092      	lsls	r2, r2, #2
 8005a70:	601a      	str	r2, [r3, #0]
  }

  /* ========== Check Overrun flag ========== */
  if (((tmp_isr & ADC_FLAG_OVR) == ADC_FLAG_OVR) && ((tmp_ier & ADC_IT_OVR) == ADC_IT_OVR))
 8005a72:	693b      	ldr	r3, [r7, #16]
 8005a74:	2210      	movs	r2, #16
 8005a76:	4013      	ands	r3, r2
 8005a78:	d02b      	beq.n	8005ad2 <HAL_ADC_IRQHandler+0x1fe>
 8005a7a:	68fb      	ldr	r3, [r7, #12]
 8005a7c:	2210      	movs	r2, #16
 8005a7e:	4013      	ands	r3, r2
 8005a80:	d027      	beq.n	8005ad2 <HAL_ADC_IRQHandler+0x1fe>
    /* overrun event is not considered as an error.                           */
    /* (cf ref manual "Managing conversions without using the DMA and without */
    /* overrun ")                                                             */
    /* Exception for usage with DMA overrun event always considered as an     */
    /* error.                                                                 */
    if (hadc->Init.Overrun == ADC_OVR_DATA_PRESERVED)
 8005a82:	687b      	ldr	r3, [r7, #4]
 8005a84:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8005a86:	2b00      	cmp	r3, #0
 8005a88:	d102      	bne.n	8005a90 <HAL_ADC_IRQHandler+0x1bc>
    {
      overrun_error = 1UL;
 8005a8a:	2301      	movs	r3, #1
 8005a8c:	617b      	str	r3, [r7, #20]
 8005a8e:	e008      	b.n	8005aa2 <HAL_ADC_IRQHandler+0x1ce>
    }
    else
    {
      /* Check DMA configuration */
      if (LL_ADC_REG_GetDMATransfer(hadc->Instance) != LL_ADC_REG_DMA_TRANSFER_NONE)
 8005a90:	687b      	ldr	r3, [r7, #4]
 8005a92:	681b      	ldr	r3, [r3, #0]
 8005a94:	0018      	movs	r0, r3
 8005a96:	f7ff fd02 	bl	800549e <LL_ADC_REG_GetDMATransfer>
 8005a9a:	1e03      	subs	r3, r0, #0
 8005a9c:	d001      	beq.n	8005aa2 <HAL_ADC_IRQHandler+0x1ce>
      {
        overrun_error = 1UL;
 8005a9e:	2301      	movs	r3, #1
 8005aa0:	617b      	str	r3, [r7, #20]
      }
    }

    if (overrun_error == 1UL)
 8005aa2:	697b      	ldr	r3, [r7, #20]
 8005aa4:	2b01      	cmp	r3, #1
 8005aa6:	d110      	bne.n	8005aca <HAL_ADC_IRQHandler+0x1f6>
    {
      /* Change ADC state to error state */
      SET_BIT(hadc->State, HAL_ADC_STATE_REG_OVR);
 8005aa8:	687b      	ldr	r3, [r7, #4]
 8005aaa:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8005aac:	2280      	movs	r2, #128	@ 0x80
 8005aae:	00d2      	lsls	r2, r2, #3
 8005ab0:	431a      	orrs	r2, r3
 8005ab2:	687b      	ldr	r3, [r7, #4]
 8005ab4:	659a      	str	r2, [r3, #88]	@ 0x58

      /* Set ADC error code to overrun */
      SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_OVR);
 8005ab6:	687b      	ldr	r3, [r7, #4]
 8005ab8:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8005aba:	2202      	movs	r2, #2
 8005abc:	431a      	orrs	r2, r3
 8005abe:	687b      	ldr	r3, [r7, #4]
 8005ac0:	65da      	str	r2, [r3, #92]	@ 0x5c
      /*       Therefore, old ADC conversion data can be retrieved in         */
      /*       function "HAL_ADC_ErrorCallback()".                            */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
      hadc->ErrorCallback(hadc);
#else
      HAL_ADC_ErrorCallback(hadc);
 8005ac2:	687b      	ldr	r3, [r7, #4]
 8005ac4:	0018      	movs	r0, r3
 8005ac6:	f000 f825 	bl	8005b14 <HAL_ADC_ErrorCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
    }

    /* Clear ADC overrun flag */
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_OVR);
 8005aca:	687b      	ldr	r3, [r7, #4]
 8005acc:	681b      	ldr	r3, [r3, #0]
 8005ace:	2210      	movs	r2, #16
 8005ad0:	601a      	str	r2, [r3, #0]
  }

  /* ========== Check channel configuration ready flag ========== */
  if (((tmp_isr & ADC_FLAG_CCRDY) == ADC_FLAG_CCRDY) && ((tmp_ier & ADC_IT_CCRDY) == ADC_IT_CCRDY))
 8005ad2:	693a      	ldr	r2, [r7, #16]
 8005ad4:	2380      	movs	r3, #128	@ 0x80
 8005ad6:	019b      	lsls	r3, r3, #6
 8005ad8:	4013      	ands	r3, r2
 8005ada:	d00d      	beq.n	8005af8 <HAL_ADC_IRQHandler+0x224>
 8005adc:	68fa      	ldr	r2, [r7, #12]
 8005ade:	2380      	movs	r3, #128	@ 0x80
 8005ae0:	019b      	lsls	r3, r3, #6
 8005ae2:	4013      	ands	r3, r2
 8005ae4:	d008      	beq.n	8005af8 <HAL_ADC_IRQHandler+0x224>
  {
    /* Channel configuration ready callback */
    HAL_ADCEx_ChannelConfigReadyCallback(hadc);
 8005ae6:	687b      	ldr	r3, [r7, #4]
 8005ae8:	0018      	movs	r0, r3
 8005aea:	f000 fa0b 	bl	8005f04 <HAL_ADCEx_ChannelConfigReadyCallback>

    /* Clear ADC analog watchdog flag */
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_CCRDY);
 8005aee:	687b      	ldr	r3, [r7, #4]
 8005af0:	681b      	ldr	r3, [r3, #0]
 8005af2:	2280      	movs	r2, #128	@ 0x80
 8005af4:	0192      	lsls	r2, r2, #6
 8005af6:	601a      	str	r2, [r3, #0]
  }
}
 8005af8:	46c0      	nop			@ (mov r8, r8)
 8005afa:	46bd      	mov	sp, r7
 8005afc:	b006      	add	sp, #24
 8005afe:	bd80      	pop	{r7, pc}
 8005b00:	fffffefe 	.word	0xfffffefe

08005b04 <HAL_ADC_LevelOutOfWindowCallback>:
  * @brief  Analog watchdog 1 callback in non-blocking mode.
  * @param hadc ADC handle
  * @retval None
  */
__weak void HAL_ADC_LevelOutOfWindowCallback(ADC_HandleTypeDef *hadc)
{
 8005b04:	b580      	push	{r7, lr}
 8005b06:	b082      	sub	sp, #8
 8005b08:	af00      	add	r7, sp, #0
 8005b0a:	6078      	str	r0, [r7, #4]
  UNUSED(hadc);

  /* NOTE : This function should not be modified. When the callback is needed,
            function HAL_ADC_LevelOutOfWindowCallback must be implemented in the user file.
  */
}
 8005b0c:	46c0      	nop			@ (mov r8, r8)
 8005b0e:	46bd      	mov	sp, r7
 8005b10:	b002      	add	sp, #8
 8005b12:	bd80      	pop	{r7, pc}

08005b14 <HAL_ADC_ErrorCallback>:
  *           (this function is also clearing overrun flag)
  * @param hadc ADC handle
  * @retval None
  */
__weak void HAL_ADC_ErrorCallback(ADC_HandleTypeDef *hadc)
{
 8005b14:	b580      	push	{r7, lr}
 8005b16:	b082      	sub	sp, #8
 8005b18:	af00      	add	r7, sp, #0
 8005b1a:	6078      	str	r0, [r7, #4]
  UNUSED(hadc);

  /* NOTE : This function should not be modified. When the callback is needed,
            function HAL_ADC_ErrorCallback must be implemented in the user file.
  */
}
 8005b1c:	46c0      	nop			@ (mov r8, r8)
 8005b1e:	46bd      	mov	sp, r7
 8005b20:	b002      	add	sp, #8
 8005b22:	bd80      	pop	{r7, pc}

08005b24 <HAL_ADC_ConfigChannel>:
  * @param hadc ADC handle
  * @param pConfig Structure of ADC channel assigned to ADC group regular.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_ConfigChannel(ADC_HandleTypeDef *hadc, const ADC_ChannelConfTypeDef *pConfig)
{
 8005b24:	b580      	push	{r7, lr}
 8005b26:	b086      	sub	sp, #24
 8005b28:	af00      	add	r7, sp, #0
 8005b2a:	6078      	str	r0, [r7, #4]
 8005b2c:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8005b2e:	2317      	movs	r3, #23
 8005b30:	18fb      	adds	r3, r7, r3
 8005b32:	2200      	movs	r2, #0
 8005b34:	701a      	strb	r2, [r3, #0]
  uint32_t tmp_config_internal_channel;
  __IO uint32_t wait_loop_index = 0UL;
 8005b36:	2300      	movs	r3, #0
 8005b38:	60fb      	str	r3, [r7, #12]
    assert_param(IS_ADC_REGULAR_NB_CONV(hadc->Init.NbrOfConversion));

    assert_param(IS_ADC_REGULAR_RANK(pConfig->Rank));
  }

  __HAL_LOCK(hadc);
 8005b3a:	687b      	ldr	r3, [r7, #4]
 8005b3c:	2254      	movs	r2, #84	@ 0x54
 8005b3e:	5c9b      	ldrb	r3, [r3, r2]
 8005b40:	2b01      	cmp	r3, #1
 8005b42:	d101      	bne.n	8005b48 <HAL_ADC_ConfigChannel+0x24>
 8005b44:	2302      	movs	r3, #2
 8005b46:	e1c0      	b.n	8005eca <HAL_ADC_ConfigChannel+0x3a6>
 8005b48:	687b      	ldr	r3, [r7, #4]
 8005b4a:	2254      	movs	r2, #84	@ 0x54
 8005b4c:	2101      	movs	r1, #1
 8005b4e:	5499      	strb	r1, [r3, r2]
  /* Parameters that can be updated when ADC is disabled or enabled without   */
  /* conversion on going on regular group:                                    */
  /*  - Channel number                                                        */
  /*  - Channel sampling time                                                 */
  /*  - Management of internal measurement channels: VrefInt/TempSensor/Vbat  */
  if (LL_ADC_REG_IsConversionOngoing(hadc->Instance) == 0UL)
 8005b50:	687b      	ldr	r3, [r7, #4]
 8005b52:	681b      	ldr	r3, [r3, #0]
 8005b54:	0018      	movs	r0, r3
 8005b56:	f7ff fd04 	bl	8005562 <LL_ADC_REG_IsConversionOngoing>
 8005b5a:	1e03      	subs	r3, r0, #0
 8005b5c:	d000      	beq.n	8005b60 <HAL_ADC_ConfigChannel+0x3c>
 8005b5e:	e1a3      	b.n	8005ea8 <HAL_ADC_ConfigChannel+0x384>
    /* If sequencer set to not fully configurable with channel rank set to    */
    /* none, remove the channel from the sequencer.                           */
    /* Otherwise (sequencer set to fully configurable or to to not fully      */
    /* configurable with channel rank to be set), configure the selected      */
    /* channel.                                                               */
    if (pConfig->Rank != ADC_RANK_NONE)
 8005b60:	683b      	ldr	r3, [r7, #0]
 8005b62:	685b      	ldr	r3, [r3, #4]
 8005b64:	2b02      	cmp	r3, #2
 8005b66:	d100      	bne.n	8005b6a <HAL_ADC_ConfigChannel+0x46>
 8005b68:	e143      	b.n	8005df2 <HAL_ADC_ConfigChannel+0x2ce>
      /* Note: ADC channel configuration requires few ADC clock cycles        */
      /*       to be ready. Processing of ADC settings in this function       */
      /*       induce that a specific wait time is not necessary.             */
      /*       For more details on ADC channel configuration ready,           */
      /*       refer to function "LL_ADC_IsActiveFlag_CCRDY()".               */
      if ((hadc->Init.ScanConvMode == ADC_SCAN_SEQ_FIXED)       ||
 8005b6a:	687b      	ldr	r3, [r7, #4]
 8005b6c:	691a      	ldr	r2, [r3, #16]
 8005b6e:	2380      	movs	r3, #128	@ 0x80
 8005b70:	061b      	lsls	r3, r3, #24
 8005b72:	429a      	cmp	r2, r3
 8005b74:	d004      	beq.n	8005b80 <HAL_ADC_ConfigChannel+0x5c>
          (hadc->Init.ScanConvMode == ADC_SCAN_SEQ_FIXED_BACKWARD))
 8005b76:	687b      	ldr	r3, [r7, #4]
 8005b78:	691b      	ldr	r3, [r3, #16]
      if ((hadc->Init.ScanConvMode == ADC_SCAN_SEQ_FIXED)       ||
 8005b7a:	4ac1      	ldr	r2, [pc, #772]	@ (8005e80 <HAL_ADC_ConfigChannel+0x35c>)
 8005b7c:	4293      	cmp	r3, r2
 8005b7e:	d108      	bne.n	8005b92 <HAL_ADC_ConfigChannel+0x6e>
      {
        /* Sequencer set to not fully configurable:                           */
        /* Set the channel by enabling the corresponding bitfield.            */
        LL_ADC_REG_SetSequencerChAdd(hadc->Instance, pConfig->Channel);
 8005b80:	687b      	ldr	r3, [r7, #4]
 8005b82:	681a      	ldr	r2, [r3, #0]
 8005b84:	683b      	ldr	r3, [r7, #0]
 8005b86:	681b      	ldr	r3, [r3, #0]
 8005b88:	0019      	movs	r1, r3
 8005b8a:	0010      	movs	r0, r2
 8005b8c:	f7ff fc64 	bl	8005458 <LL_ADC_REG_SetSequencerChAdd>
 8005b90:	e0c9      	b.n	8005d26 <HAL_ADC_ConfigChannel+0x202>
      {
        /* Sequencer set to fully configurable:                               */
        /* Set the channel by entering it into the selected rank.             */

        /* Memorize the channel set into variable in HAL ADC handle */
        MODIFY_REG(hadc->ADCGroupRegularSequencerRanks,
 8005b92:	687b      	ldr	r3, [r7, #4]
 8005b94:	6e1a      	ldr	r2, [r3, #96]	@ 0x60
 8005b96:	683b      	ldr	r3, [r7, #0]
 8005b98:	685b      	ldr	r3, [r3, #4]
 8005b9a:	211f      	movs	r1, #31
 8005b9c:	400b      	ands	r3, r1
 8005b9e:	210f      	movs	r1, #15
 8005ba0:	4099      	lsls	r1, r3
 8005ba2:	000b      	movs	r3, r1
 8005ba4:	43db      	mvns	r3, r3
 8005ba6:	4013      	ands	r3, r2
 8005ba8:	0019      	movs	r1, r3
 8005baa:	683b      	ldr	r3, [r7, #0]
 8005bac:	681b      	ldr	r3, [r3, #0]
 8005bae:	035b      	lsls	r3, r3, #13
 8005bb0:	0b5b      	lsrs	r3, r3, #13
 8005bb2:	d105      	bne.n	8005bc0 <HAL_ADC_ConfigChannel+0x9c>
 8005bb4:	683b      	ldr	r3, [r7, #0]
 8005bb6:	681b      	ldr	r3, [r3, #0]
 8005bb8:	0e9b      	lsrs	r3, r3, #26
 8005bba:	221f      	movs	r2, #31
 8005bbc:	4013      	ands	r3, r2
 8005bbe:	e098      	b.n	8005cf2 <HAL_ADC_ConfigChannel+0x1ce>
 8005bc0:	683b      	ldr	r3, [r7, #0]
 8005bc2:	681b      	ldr	r3, [r3, #0]
 8005bc4:	2201      	movs	r2, #1
 8005bc6:	4013      	ands	r3, r2
 8005bc8:	d000      	beq.n	8005bcc <HAL_ADC_ConfigChannel+0xa8>
 8005bca:	e091      	b.n	8005cf0 <HAL_ADC_ConfigChannel+0x1cc>
 8005bcc:	683b      	ldr	r3, [r7, #0]
 8005bce:	681b      	ldr	r3, [r3, #0]
 8005bd0:	2202      	movs	r2, #2
 8005bd2:	4013      	ands	r3, r2
 8005bd4:	d000      	beq.n	8005bd8 <HAL_ADC_ConfigChannel+0xb4>
 8005bd6:	e089      	b.n	8005cec <HAL_ADC_ConfigChannel+0x1c8>
 8005bd8:	683b      	ldr	r3, [r7, #0]
 8005bda:	681b      	ldr	r3, [r3, #0]
 8005bdc:	2204      	movs	r2, #4
 8005bde:	4013      	ands	r3, r2
 8005be0:	d000      	beq.n	8005be4 <HAL_ADC_ConfigChannel+0xc0>
 8005be2:	e081      	b.n	8005ce8 <HAL_ADC_ConfigChannel+0x1c4>
 8005be4:	683b      	ldr	r3, [r7, #0]
 8005be6:	681b      	ldr	r3, [r3, #0]
 8005be8:	2208      	movs	r2, #8
 8005bea:	4013      	ands	r3, r2
 8005bec:	d000      	beq.n	8005bf0 <HAL_ADC_ConfigChannel+0xcc>
 8005bee:	e079      	b.n	8005ce4 <HAL_ADC_ConfigChannel+0x1c0>
 8005bf0:	683b      	ldr	r3, [r7, #0]
 8005bf2:	681b      	ldr	r3, [r3, #0]
 8005bf4:	2210      	movs	r2, #16
 8005bf6:	4013      	ands	r3, r2
 8005bf8:	d000      	beq.n	8005bfc <HAL_ADC_ConfigChannel+0xd8>
 8005bfa:	e071      	b.n	8005ce0 <HAL_ADC_ConfigChannel+0x1bc>
 8005bfc:	683b      	ldr	r3, [r7, #0]
 8005bfe:	681b      	ldr	r3, [r3, #0]
 8005c00:	2220      	movs	r2, #32
 8005c02:	4013      	ands	r3, r2
 8005c04:	d000      	beq.n	8005c08 <HAL_ADC_ConfigChannel+0xe4>
 8005c06:	e069      	b.n	8005cdc <HAL_ADC_ConfigChannel+0x1b8>
 8005c08:	683b      	ldr	r3, [r7, #0]
 8005c0a:	681b      	ldr	r3, [r3, #0]
 8005c0c:	2240      	movs	r2, #64	@ 0x40
 8005c0e:	4013      	ands	r3, r2
 8005c10:	d000      	beq.n	8005c14 <HAL_ADC_ConfigChannel+0xf0>
 8005c12:	e061      	b.n	8005cd8 <HAL_ADC_ConfigChannel+0x1b4>
 8005c14:	683b      	ldr	r3, [r7, #0]
 8005c16:	681b      	ldr	r3, [r3, #0]
 8005c18:	2280      	movs	r2, #128	@ 0x80
 8005c1a:	4013      	ands	r3, r2
 8005c1c:	d000      	beq.n	8005c20 <HAL_ADC_ConfigChannel+0xfc>
 8005c1e:	e059      	b.n	8005cd4 <HAL_ADC_ConfigChannel+0x1b0>
 8005c20:	683b      	ldr	r3, [r7, #0]
 8005c22:	681a      	ldr	r2, [r3, #0]
 8005c24:	2380      	movs	r3, #128	@ 0x80
 8005c26:	005b      	lsls	r3, r3, #1
 8005c28:	4013      	ands	r3, r2
 8005c2a:	d151      	bne.n	8005cd0 <HAL_ADC_ConfigChannel+0x1ac>
 8005c2c:	683b      	ldr	r3, [r7, #0]
 8005c2e:	681a      	ldr	r2, [r3, #0]
 8005c30:	2380      	movs	r3, #128	@ 0x80
 8005c32:	009b      	lsls	r3, r3, #2
 8005c34:	4013      	ands	r3, r2
 8005c36:	d149      	bne.n	8005ccc <HAL_ADC_ConfigChannel+0x1a8>
 8005c38:	683b      	ldr	r3, [r7, #0]
 8005c3a:	681a      	ldr	r2, [r3, #0]
 8005c3c:	2380      	movs	r3, #128	@ 0x80
 8005c3e:	00db      	lsls	r3, r3, #3
 8005c40:	4013      	ands	r3, r2
 8005c42:	d141      	bne.n	8005cc8 <HAL_ADC_ConfigChannel+0x1a4>
 8005c44:	683b      	ldr	r3, [r7, #0]
 8005c46:	681a      	ldr	r2, [r3, #0]
 8005c48:	2380      	movs	r3, #128	@ 0x80
 8005c4a:	011b      	lsls	r3, r3, #4
 8005c4c:	4013      	ands	r3, r2
 8005c4e:	d139      	bne.n	8005cc4 <HAL_ADC_ConfigChannel+0x1a0>
 8005c50:	683b      	ldr	r3, [r7, #0]
 8005c52:	681a      	ldr	r2, [r3, #0]
 8005c54:	2380      	movs	r3, #128	@ 0x80
 8005c56:	015b      	lsls	r3, r3, #5
 8005c58:	4013      	ands	r3, r2
 8005c5a:	d131      	bne.n	8005cc0 <HAL_ADC_ConfigChannel+0x19c>
 8005c5c:	683b      	ldr	r3, [r7, #0]
 8005c5e:	681a      	ldr	r2, [r3, #0]
 8005c60:	2380      	movs	r3, #128	@ 0x80
 8005c62:	019b      	lsls	r3, r3, #6
 8005c64:	4013      	ands	r3, r2
 8005c66:	d129      	bne.n	8005cbc <HAL_ADC_ConfigChannel+0x198>
 8005c68:	683b      	ldr	r3, [r7, #0]
 8005c6a:	681a      	ldr	r2, [r3, #0]
 8005c6c:	2380      	movs	r3, #128	@ 0x80
 8005c6e:	01db      	lsls	r3, r3, #7
 8005c70:	4013      	ands	r3, r2
 8005c72:	d121      	bne.n	8005cb8 <HAL_ADC_ConfigChannel+0x194>
 8005c74:	683b      	ldr	r3, [r7, #0]
 8005c76:	681a      	ldr	r2, [r3, #0]
 8005c78:	2380      	movs	r3, #128	@ 0x80
 8005c7a:	021b      	lsls	r3, r3, #8
 8005c7c:	4013      	ands	r3, r2
 8005c7e:	d119      	bne.n	8005cb4 <HAL_ADC_ConfigChannel+0x190>
 8005c80:	683b      	ldr	r3, [r7, #0]
 8005c82:	681a      	ldr	r2, [r3, #0]
 8005c84:	2380      	movs	r3, #128	@ 0x80
 8005c86:	025b      	lsls	r3, r3, #9
 8005c88:	4013      	ands	r3, r2
 8005c8a:	d111      	bne.n	8005cb0 <HAL_ADC_ConfigChannel+0x18c>
 8005c8c:	683b      	ldr	r3, [r7, #0]
 8005c8e:	681a      	ldr	r2, [r3, #0]
 8005c90:	2380      	movs	r3, #128	@ 0x80
 8005c92:	029b      	lsls	r3, r3, #10
 8005c94:	4013      	ands	r3, r2
 8005c96:	d109      	bne.n	8005cac <HAL_ADC_ConfigChannel+0x188>
 8005c98:	683b      	ldr	r3, [r7, #0]
 8005c9a:	681a      	ldr	r2, [r3, #0]
 8005c9c:	2380      	movs	r3, #128	@ 0x80
 8005c9e:	02db      	lsls	r3, r3, #11
 8005ca0:	4013      	ands	r3, r2
 8005ca2:	d001      	beq.n	8005ca8 <HAL_ADC_ConfigChannel+0x184>
 8005ca4:	2312      	movs	r3, #18
 8005ca6:	e024      	b.n	8005cf2 <HAL_ADC_ConfigChannel+0x1ce>
 8005ca8:	2300      	movs	r3, #0
 8005caa:	e022      	b.n	8005cf2 <HAL_ADC_ConfigChannel+0x1ce>
 8005cac:	2311      	movs	r3, #17
 8005cae:	e020      	b.n	8005cf2 <HAL_ADC_ConfigChannel+0x1ce>
 8005cb0:	2310      	movs	r3, #16
 8005cb2:	e01e      	b.n	8005cf2 <HAL_ADC_ConfigChannel+0x1ce>
 8005cb4:	230f      	movs	r3, #15
 8005cb6:	e01c      	b.n	8005cf2 <HAL_ADC_ConfigChannel+0x1ce>
 8005cb8:	230e      	movs	r3, #14
 8005cba:	e01a      	b.n	8005cf2 <HAL_ADC_ConfigChannel+0x1ce>
 8005cbc:	230d      	movs	r3, #13
 8005cbe:	e018      	b.n	8005cf2 <HAL_ADC_ConfigChannel+0x1ce>
 8005cc0:	230c      	movs	r3, #12
 8005cc2:	e016      	b.n	8005cf2 <HAL_ADC_ConfigChannel+0x1ce>
 8005cc4:	230b      	movs	r3, #11
 8005cc6:	e014      	b.n	8005cf2 <HAL_ADC_ConfigChannel+0x1ce>
 8005cc8:	230a      	movs	r3, #10
 8005cca:	e012      	b.n	8005cf2 <HAL_ADC_ConfigChannel+0x1ce>
 8005ccc:	2309      	movs	r3, #9
 8005cce:	e010      	b.n	8005cf2 <HAL_ADC_ConfigChannel+0x1ce>
 8005cd0:	2308      	movs	r3, #8
 8005cd2:	e00e      	b.n	8005cf2 <HAL_ADC_ConfigChannel+0x1ce>
 8005cd4:	2307      	movs	r3, #7
 8005cd6:	e00c      	b.n	8005cf2 <HAL_ADC_ConfigChannel+0x1ce>
 8005cd8:	2306      	movs	r3, #6
 8005cda:	e00a      	b.n	8005cf2 <HAL_ADC_ConfigChannel+0x1ce>
 8005cdc:	2305      	movs	r3, #5
 8005cde:	e008      	b.n	8005cf2 <HAL_ADC_ConfigChannel+0x1ce>
 8005ce0:	2304      	movs	r3, #4
 8005ce2:	e006      	b.n	8005cf2 <HAL_ADC_ConfigChannel+0x1ce>
 8005ce4:	2303      	movs	r3, #3
 8005ce6:	e004      	b.n	8005cf2 <HAL_ADC_ConfigChannel+0x1ce>
 8005ce8:	2302      	movs	r3, #2
 8005cea:	e002      	b.n	8005cf2 <HAL_ADC_ConfigChannel+0x1ce>
 8005cec:	2301      	movs	r3, #1
 8005cee:	e000      	b.n	8005cf2 <HAL_ADC_ConfigChannel+0x1ce>
 8005cf0:	2300      	movs	r3, #0
 8005cf2:	683a      	ldr	r2, [r7, #0]
 8005cf4:	6852      	ldr	r2, [r2, #4]
 8005cf6:	201f      	movs	r0, #31
 8005cf8:	4002      	ands	r2, r0
 8005cfa:	4093      	lsls	r3, r2
 8005cfc:	000a      	movs	r2, r1
 8005cfe:	431a      	orrs	r2, r3
 8005d00:	687b      	ldr	r3, [r7, #4]
 8005d02:	661a      	str	r2, [r3, #96]	@ 0x60

        /* If the selected rank is below ADC group regular sequencer length,  */
        /* apply the configuration in ADC register.                           */
        /* Note: Otherwise, configuration is not applied.                     */
        /*       To apply it, parameter'NbrOfConversion' must be increased.   */
        if (((pConfig->Rank >> 2UL) + 1UL) <= hadc->Init.NbrOfConversion)
 8005d04:	683b      	ldr	r3, [r7, #0]
 8005d06:	685b      	ldr	r3, [r3, #4]
 8005d08:	089b      	lsrs	r3, r3, #2
 8005d0a:	1c5a      	adds	r2, r3, #1
 8005d0c:	687b      	ldr	r3, [r7, #4]
 8005d0e:	69db      	ldr	r3, [r3, #28]
 8005d10:	429a      	cmp	r2, r3
 8005d12:	d808      	bhi.n	8005d26 <HAL_ADC_ConfigChannel+0x202>
        {
          LL_ADC_REG_SetSequencerRanks(hadc->Instance, pConfig->Rank, pConfig->Channel);
 8005d14:	687b      	ldr	r3, [r7, #4]
 8005d16:	6818      	ldr	r0, [r3, #0]
 8005d18:	683b      	ldr	r3, [r7, #0]
 8005d1a:	6859      	ldr	r1, [r3, #4]
 8005d1c:	683b      	ldr	r3, [r7, #0]
 8005d1e:	681b      	ldr	r3, [r3, #0]
 8005d20:	001a      	movs	r2, r3
 8005d22:	f7ff fb79 	bl	8005418 <LL_ADC_REG_SetSequencerRanks>
        }
      }

      /* Set sampling time of the selected ADC channel */
      LL_ADC_SetChannelSamplingTime(hadc->Instance, pConfig->Channel, pConfig->SamplingTime);
 8005d26:	687b      	ldr	r3, [r7, #4]
 8005d28:	6818      	ldr	r0, [r3, #0]
 8005d2a:	683b      	ldr	r3, [r7, #0]
 8005d2c:	6819      	ldr	r1, [r3, #0]
 8005d2e:	683b      	ldr	r3, [r7, #0]
 8005d30:	689b      	ldr	r3, [r3, #8]
 8005d32:	001a      	movs	r2, r3
 8005d34:	f7ff fbc0 	bl	80054b8 <LL_ADC_SetChannelSamplingTime>
      /* internal measurement paths enable: If internal channel selected,     */
      /* enable dedicated internal buffers and path.                          */
      /* Note: these internal measurement paths can be disabled using         */
      /*       HAL_ADC_DeInit() or removing the channel from sequencer with   */
      /*       channel configuration parameter "Rank".                        */
      if (__LL_ADC_IS_CHANNEL_INTERNAL(pConfig->Channel))
 8005d38:	683b      	ldr	r3, [r7, #0]
 8005d3a:	681b      	ldr	r3, [r3, #0]
 8005d3c:	2b00      	cmp	r3, #0
 8005d3e:	db00      	blt.n	8005d42 <HAL_ADC_ConfigChannel+0x21e>
 8005d40:	e0bc      	b.n	8005ebc <HAL_ADC_ConfigChannel+0x398>
      {
        tmp_config_internal_channel = LL_ADC_GetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance));
 8005d42:	4b50      	ldr	r3, [pc, #320]	@ (8005e84 <HAL_ADC_ConfigChannel+0x360>)
 8005d44:	0018      	movs	r0, r3
 8005d46:	f7ff fb15 	bl	8005374 <LL_ADC_GetCommonPathInternalCh>
 8005d4a:	0003      	movs	r3, r0
 8005d4c:	613b      	str	r3, [r7, #16]

        /* If the requested internal measurement path has already been enabled,   */
        /* bypass the configuration processing.                                   */
        if ((pConfig->Channel == ADC_CHANNEL_TEMPSENSOR) &&
 8005d4e:	683b      	ldr	r3, [r7, #0]
 8005d50:	681b      	ldr	r3, [r3, #0]
 8005d52:	4a4d      	ldr	r2, [pc, #308]	@ (8005e88 <HAL_ADC_ConfigChannel+0x364>)
 8005d54:	4293      	cmp	r3, r2
 8005d56:	d122      	bne.n	8005d9e <HAL_ADC_ConfigChannel+0x27a>
            ((tmp_config_internal_channel & LL_ADC_PATH_INTERNAL_TEMPSENSOR) == 0UL))
 8005d58:	693a      	ldr	r2, [r7, #16]
 8005d5a:	2380      	movs	r3, #128	@ 0x80
 8005d5c:	041b      	lsls	r3, r3, #16
 8005d5e:	4013      	ands	r3, r2
        if ((pConfig->Channel == ADC_CHANNEL_TEMPSENSOR) &&
 8005d60:	d11d      	bne.n	8005d9e <HAL_ADC_ConfigChannel+0x27a>
        {
          LL_ADC_SetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance),
 8005d62:	693b      	ldr	r3, [r7, #16]
 8005d64:	2280      	movs	r2, #128	@ 0x80
 8005d66:	0412      	lsls	r2, r2, #16
 8005d68:	4313      	orrs	r3, r2
 8005d6a:	4a46      	ldr	r2, [pc, #280]	@ (8005e84 <HAL_ADC_ConfigChannel+0x360>)
 8005d6c:	0019      	movs	r1, r3
 8005d6e:	0010      	movs	r0, r2
 8005d70:	f7ff faec 	bl	800534c <LL_ADC_SetCommonPathInternalCh>
          /* Delay for temperature sensor stabilization time */
          /* Wait loop initialization and execution */
          /* Note: Variable divided by 2 to compensate partially              */
          /*       CPU processing cycles, scaling in us split to not          */
          /*       exceed 32 bits register capacity and handle low frequency. */
          wait_loop_index = ((LL_ADC_DELAY_TEMPSENSOR_STAB_US / 10UL) * ((SystemCoreClock / (100000UL * 2UL)) + 1UL));
 8005d74:	4b45      	ldr	r3, [pc, #276]	@ (8005e8c <HAL_ADC_ConfigChannel+0x368>)
 8005d76:	681b      	ldr	r3, [r3, #0]
 8005d78:	4945      	ldr	r1, [pc, #276]	@ (8005e90 <HAL_ADC_ConfigChannel+0x36c>)
 8005d7a:	0018      	movs	r0, r3
 8005d7c:	f7fa f9dc 	bl	8000138 <__udivsi3>
 8005d80:	0003      	movs	r3, r0
 8005d82:	1c5a      	adds	r2, r3, #1
 8005d84:	0013      	movs	r3, r2
 8005d86:	005b      	lsls	r3, r3, #1
 8005d88:	189b      	adds	r3, r3, r2
 8005d8a:	009b      	lsls	r3, r3, #2
 8005d8c:	60fb      	str	r3, [r7, #12]
          while (wait_loop_index != 0UL)
 8005d8e:	e002      	b.n	8005d96 <HAL_ADC_ConfigChannel+0x272>
          {
            wait_loop_index--;
 8005d90:	68fb      	ldr	r3, [r7, #12]
 8005d92:	3b01      	subs	r3, #1
 8005d94:	60fb      	str	r3, [r7, #12]
          while (wait_loop_index != 0UL)
 8005d96:	68fb      	ldr	r3, [r7, #12]
 8005d98:	2b00      	cmp	r3, #0
 8005d9a:	d1f9      	bne.n	8005d90 <HAL_ADC_ConfigChannel+0x26c>
        if ((pConfig->Channel == ADC_CHANNEL_TEMPSENSOR) &&
 8005d9c:	e08e      	b.n	8005ebc <HAL_ADC_ConfigChannel+0x398>
          }
        }
        else if ((pConfig->Channel == ADC_CHANNEL_VBAT)
 8005d9e:	683b      	ldr	r3, [r7, #0]
 8005da0:	681b      	ldr	r3, [r3, #0]
 8005da2:	4a3c      	ldr	r2, [pc, #240]	@ (8005e94 <HAL_ADC_ConfigChannel+0x370>)
 8005da4:	4293      	cmp	r3, r2
 8005da6:	d10e      	bne.n	8005dc6 <HAL_ADC_ConfigChannel+0x2a2>
                 && ((tmp_config_internal_channel & LL_ADC_PATH_INTERNAL_VBAT) == 0UL))
 8005da8:	693a      	ldr	r2, [r7, #16]
 8005daa:	2380      	movs	r3, #128	@ 0x80
 8005dac:	045b      	lsls	r3, r3, #17
 8005dae:	4013      	ands	r3, r2
 8005db0:	d109      	bne.n	8005dc6 <HAL_ADC_ConfigChannel+0x2a2>
        {
          LL_ADC_SetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance),
 8005db2:	693b      	ldr	r3, [r7, #16]
 8005db4:	2280      	movs	r2, #128	@ 0x80
 8005db6:	0452      	lsls	r2, r2, #17
 8005db8:	4313      	orrs	r3, r2
 8005dba:	4a32      	ldr	r2, [pc, #200]	@ (8005e84 <HAL_ADC_ConfigChannel+0x360>)
 8005dbc:	0019      	movs	r1, r3
 8005dbe:	0010      	movs	r0, r2
 8005dc0:	f7ff fac4 	bl	800534c <LL_ADC_SetCommonPathInternalCh>
 8005dc4:	e07a      	b.n	8005ebc <HAL_ADC_ConfigChannel+0x398>
                                         LL_ADC_PATH_INTERNAL_VBAT | tmp_config_internal_channel);
        }
        else if ((pConfig->Channel == ADC_CHANNEL_VREFINT) &&
 8005dc6:	683b      	ldr	r3, [r7, #0]
 8005dc8:	681b      	ldr	r3, [r3, #0]
 8005dca:	4a33      	ldr	r2, [pc, #204]	@ (8005e98 <HAL_ADC_ConfigChannel+0x374>)
 8005dcc:	4293      	cmp	r3, r2
 8005dce:	d000      	beq.n	8005dd2 <HAL_ADC_ConfigChannel+0x2ae>
 8005dd0:	e074      	b.n	8005ebc <HAL_ADC_ConfigChannel+0x398>
                 ((tmp_config_internal_channel & LL_ADC_PATH_INTERNAL_VREFINT) == 0UL))
 8005dd2:	693a      	ldr	r2, [r7, #16]
 8005dd4:	2380      	movs	r3, #128	@ 0x80
 8005dd6:	03db      	lsls	r3, r3, #15
 8005dd8:	4013      	ands	r3, r2
        else if ((pConfig->Channel == ADC_CHANNEL_VREFINT) &&
 8005dda:	d000      	beq.n	8005dde <HAL_ADC_ConfigChannel+0x2ba>
 8005ddc:	e06e      	b.n	8005ebc <HAL_ADC_ConfigChannel+0x398>
        {
          LL_ADC_SetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance),
 8005dde:	693b      	ldr	r3, [r7, #16]
 8005de0:	2280      	movs	r2, #128	@ 0x80
 8005de2:	03d2      	lsls	r2, r2, #15
 8005de4:	4313      	orrs	r3, r2
 8005de6:	4a27      	ldr	r2, [pc, #156]	@ (8005e84 <HAL_ADC_ConfigChannel+0x360>)
 8005de8:	0019      	movs	r1, r3
 8005dea:	0010      	movs	r0, r2
 8005dec:	f7ff faae 	bl	800534c <LL_ADC_SetCommonPathInternalCh>
 8005df0:	e064      	b.n	8005ebc <HAL_ADC_ConfigChannel+0x398>
      /* Regular sequencer configuration */
      /* Note: Case of sequencer set to fully configurable:                   */
      /*       Sequencer rank cannot be disabled, only affected to            */
      /*       another channel.                                               */
      /*       To remove a rank, use parameter 'NbrOfConversion".             */
      if ((hadc->Init.ScanConvMode == ADC_SCAN_SEQ_FIXED)       ||
 8005df2:	687b      	ldr	r3, [r7, #4]
 8005df4:	691a      	ldr	r2, [r3, #16]
 8005df6:	2380      	movs	r3, #128	@ 0x80
 8005df8:	061b      	lsls	r3, r3, #24
 8005dfa:	429a      	cmp	r2, r3
 8005dfc:	d004      	beq.n	8005e08 <HAL_ADC_ConfigChannel+0x2e4>
          (hadc->Init.ScanConvMode == ADC_SCAN_SEQ_FIXED_BACKWARD))
 8005dfe:	687b      	ldr	r3, [r7, #4]
 8005e00:	691b      	ldr	r3, [r3, #16]
      if ((hadc->Init.ScanConvMode == ADC_SCAN_SEQ_FIXED)       ||
 8005e02:	4a1f      	ldr	r2, [pc, #124]	@ (8005e80 <HAL_ADC_ConfigChannel+0x35c>)
 8005e04:	4293      	cmp	r3, r2
 8005e06:	d107      	bne.n	8005e18 <HAL_ADC_ConfigChannel+0x2f4>
      {
        /* Sequencer set to not fully configurable:                           */
        /* Reset the channel by disabling the corresponding bitfield.         */
        LL_ADC_REG_SetSequencerChRem(hadc->Instance, pConfig->Channel);
 8005e08:	687b      	ldr	r3, [r7, #4]
 8005e0a:	681a      	ldr	r2, [r3, #0]
 8005e0c:	683b      	ldr	r3, [r7, #0]
 8005e0e:	681b      	ldr	r3, [r3, #0]
 8005e10:	0019      	movs	r1, r3
 8005e12:	0010      	movs	r0, r2
 8005e14:	f7ff fb31 	bl	800547a <LL_ADC_REG_SetSequencerChRem>
      }

      /* Management of internal measurement channels: Vbat/VrefInt/TempSensor.  */
      /* If internal channel selected, enable dedicated internal buffers and    */
      /* paths.                                                                 */
      if (__LL_ADC_IS_CHANNEL_INTERNAL(pConfig->Channel))
 8005e18:	683b      	ldr	r3, [r7, #0]
 8005e1a:	681b      	ldr	r3, [r3, #0]
 8005e1c:	2b00      	cmp	r3, #0
 8005e1e:	da4d      	bge.n	8005ebc <HAL_ADC_ConfigChannel+0x398>
      {
        tmp_config_internal_channel = LL_ADC_GetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance));
 8005e20:	4b18      	ldr	r3, [pc, #96]	@ (8005e84 <HAL_ADC_ConfigChannel+0x360>)
 8005e22:	0018      	movs	r0, r3
 8005e24:	f7ff faa6 	bl	8005374 <LL_ADC_GetCommonPathInternalCh>
 8005e28:	0003      	movs	r3, r0
 8005e2a:	613b      	str	r3, [r7, #16]

        if (pConfig->Channel == ADC_CHANNEL_TEMPSENSOR)
 8005e2c:	683b      	ldr	r3, [r7, #0]
 8005e2e:	681b      	ldr	r3, [r3, #0]
 8005e30:	4a15      	ldr	r2, [pc, #84]	@ (8005e88 <HAL_ADC_ConfigChannel+0x364>)
 8005e32:	4293      	cmp	r3, r2
 8005e34:	d108      	bne.n	8005e48 <HAL_ADC_ConfigChannel+0x324>
        {
          LL_ADC_SetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance),
 8005e36:	693b      	ldr	r3, [r7, #16]
 8005e38:	4a18      	ldr	r2, [pc, #96]	@ (8005e9c <HAL_ADC_ConfigChannel+0x378>)
 8005e3a:	4013      	ands	r3, r2
 8005e3c:	4a11      	ldr	r2, [pc, #68]	@ (8005e84 <HAL_ADC_ConfigChannel+0x360>)
 8005e3e:	0019      	movs	r1, r3
 8005e40:	0010      	movs	r0, r2
 8005e42:	f7ff fa83 	bl	800534c <LL_ADC_SetCommonPathInternalCh>
 8005e46:	e039      	b.n	8005ebc <HAL_ADC_ConfigChannel+0x398>
                                         ~LL_ADC_PATH_INTERNAL_TEMPSENSOR & tmp_config_internal_channel);
        }
        else if (pConfig->Channel == ADC_CHANNEL_VBAT)
 8005e48:	683b      	ldr	r3, [r7, #0]
 8005e4a:	681b      	ldr	r3, [r3, #0]
 8005e4c:	4a11      	ldr	r2, [pc, #68]	@ (8005e94 <HAL_ADC_ConfigChannel+0x370>)
 8005e4e:	4293      	cmp	r3, r2
 8005e50:	d108      	bne.n	8005e64 <HAL_ADC_ConfigChannel+0x340>
        {
          LL_ADC_SetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance),
 8005e52:	693b      	ldr	r3, [r7, #16]
 8005e54:	4a12      	ldr	r2, [pc, #72]	@ (8005ea0 <HAL_ADC_ConfigChannel+0x37c>)
 8005e56:	4013      	ands	r3, r2
 8005e58:	4a0a      	ldr	r2, [pc, #40]	@ (8005e84 <HAL_ADC_ConfigChannel+0x360>)
 8005e5a:	0019      	movs	r1, r3
 8005e5c:	0010      	movs	r0, r2
 8005e5e:	f7ff fa75 	bl	800534c <LL_ADC_SetCommonPathInternalCh>
 8005e62:	e02b      	b.n	8005ebc <HAL_ADC_ConfigChannel+0x398>
                                         ~LL_ADC_PATH_INTERNAL_VBAT & tmp_config_internal_channel);
        }
        else if (pConfig->Channel == ADC_CHANNEL_VREFINT)
 8005e64:	683b      	ldr	r3, [r7, #0]
 8005e66:	681b      	ldr	r3, [r3, #0]
 8005e68:	4a0b      	ldr	r2, [pc, #44]	@ (8005e98 <HAL_ADC_ConfigChannel+0x374>)
 8005e6a:	4293      	cmp	r3, r2
 8005e6c:	d126      	bne.n	8005ebc <HAL_ADC_ConfigChannel+0x398>
        {
          LL_ADC_SetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance),
 8005e6e:	693b      	ldr	r3, [r7, #16]
 8005e70:	4a0c      	ldr	r2, [pc, #48]	@ (8005ea4 <HAL_ADC_ConfigChannel+0x380>)
 8005e72:	4013      	ands	r3, r2
 8005e74:	4a03      	ldr	r2, [pc, #12]	@ (8005e84 <HAL_ADC_ConfigChannel+0x360>)
 8005e76:	0019      	movs	r1, r3
 8005e78:	0010      	movs	r0, r2
 8005e7a:	f7ff fa67 	bl	800534c <LL_ADC_SetCommonPathInternalCh>
 8005e7e:	e01d      	b.n	8005ebc <HAL_ADC_ConfigChannel+0x398>
 8005e80:	80000004 	.word	0x80000004
 8005e84:	40012708 	.word	0x40012708
 8005e88:	b0001000 	.word	0xb0001000
 8005e8c:	20000010 	.word	0x20000010
 8005e90:	00030d40 	.word	0x00030d40
 8005e94:	b8004000 	.word	0xb8004000
 8005e98:	b4002000 	.word	0xb4002000
 8005e9c:	ff7fffff 	.word	0xff7fffff
 8005ea0:	feffffff 	.word	0xfeffffff
 8005ea4:	ffbfffff 	.word	0xffbfffff
  /* channel could be done on neither of the channel configuration structure  */
  /* parameters.                                                              */
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8005ea8:	687b      	ldr	r3, [r7, #4]
 8005eaa:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8005eac:	2220      	movs	r2, #32
 8005eae:	431a      	orrs	r2, r3
 8005eb0:	687b      	ldr	r3, [r7, #4]
 8005eb2:	659a      	str	r2, [r3, #88]	@ 0x58

    tmp_hal_status = HAL_ERROR;
 8005eb4:	2317      	movs	r3, #23
 8005eb6:	18fb      	adds	r3, r7, r3
 8005eb8:	2201      	movs	r2, #1
 8005eba:	701a      	strb	r2, [r3, #0]
  }

  __HAL_UNLOCK(hadc);
 8005ebc:	687b      	ldr	r3, [r7, #4]
 8005ebe:	2254      	movs	r2, #84	@ 0x54
 8005ec0:	2100      	movs	r1, #0
 8005ec2:	5499      	strb	r1, [r3, r2]

  return tmp_hal_status;
 8005ec4:	2317      	movs	r3, #23
 8005ec6:	18fb      	adds	r3, r7, r3
 8005ec8:	781b      	ldrb	r3, [r3, #0]
}
 8005eca:	0018      	movs	r0, r3
 8005ecc:	46bd      	mov	sp, r7
 8005ece:	b006      	add	sp, #24
 8005ed0:	bd80      	pop	{r7, pc}
 8005ed2:	46c0      	nop			@ (mov r8, r8)

08005ed4 <HAL_ADCEx_LevelOutOfWindow2Callback>:
  * @brief  Analog watchdog 2 callback in non-blocking mode.
  * @param hadc ADC handle
  * @retval None
  */
__weak void HAL_ADCEx_LevelOutOfWindow2Callback(ADC_HandleTypeDef *hadc)
{
 8005ed4:	b580      	push	{r7, lr}
 8005ed6:	b082      	sub	sp, #8
 8005ed8:	af00      	add	r7, sp, #0
 8005eda:	6078      	str	r0, [r7, #4]
  UNUSED(hadc);

  /* NOTE : This function should not be modified. When the callback is needed,
            function HAL_ADCEx_LevelOutOfWindow2Callback must be implemented in the user file.
  */
}
 8005edc:	46c0      	nop			@ (mov r8, r8)
 8005ede:	46bd      	mov	sp, r7
 8005ee0:	b002      	add	sp, #8
 8005ee2:	bd80      	pop	{r7, pc}

08005ee4 <HAL_ADCEx_LevelOutOfWindow3Callback>:
  * @brief  Analog watchdog 3 callback in non-blocking mode.
  * @param hadc ADC handle
  * @retval None
  */
__weak void HAL_ADCEx_LevelOutOfWindow3Callback(ADC_HandleTypeDef *hadc)
{
 8005ee4:	b580      	push	{r7, lr}
 8005ee6:	b082      	sub	sp, #8
 8005ee8:	af00      	add	r7, sp, #0
 8005eea:	6078      	str	r0, [r7, #4]
  UNUSED(hadc);

  /* NOTE : This function should not be modified. When the callback is needed,
            function HAL_ADCEx_LevelOutOfWindow3Callback must be implemented in the user file.
  */
}
 8005eec:	46c0      	nop			@ (mov r8, r8)
 8005eee:	46bd      	mov	sp, r7
 8005ef0:	b002      	add	sp, #8
 8005ef2:	bd80      	pop	{r7, pc}

08005ef4 <HAL_ADCEx_EndOfSamplingCallback>:
  * @brief  End Of Sampling callback in non-blocking mode.
  * @param hadc ADC handle
  * @retval None
  */
__weak void HAL_ADCEx_EndOfSamplingCallback(ADC_HandleTypeDef *hadc)
{
 8005ef4:	b580      	push	{r7, lr}
 8005ef6:	b082      	sub	sp, #8
 8005ef8:	af00      	add	r7, sp, #0
 8005efa:	6078      	str	r0, [r7, #4]
  UNUSED(hadc);

  /* NOTE : This function should not be modified. When the callback is needed,
            function HAL_ADCEx_EndOfSamplingCallback must be implemented in the user file.
  */
}
 8005efc:	46c0      	nop			@ (mov r8, r8)
 8005efe:	46bd      	mov	sp, r7
 8005f00:	b002      	add	sp, #8
 8005f02:	bd80      	pop	{r7, pc}

08005f04 <HAL_ADCEx_ChannelConfigReadyCallback>:
  * @brief  ADC channel configuration ready callback in non-blocking mode.
  * @param hadc ADC handle
  * @retval None
  */
__weak void HAL_ADCEx_ChannelConfigReadyCallback(ADC_HandleTypeDef *hadc)
{
 8005f04:	b580      	push	{r7, lr}
 8005f06:	b082      	sub	sp, #8
 8005f08:	af00      	add	r7, sp, #0
 8005f0a:	6078      	str	r0, [r7, #4]
  UNUSED(hadc);

  /* NOTE : This function should not be modified. When the callback is needed,
            function HAL_ADCEx_ChannelConfigReadyCallback must be implemented in the user file.
  */
}
 8005f0c:	46c0      	nop			@ (mov r8, r8)
 8005f0e:	46bd      	mov	sp, r7
 8005f10:	b002      	add	sp, #8
 8005f12:	bd80      	pop	{r7, pc}

08005f14 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8005f14:	b580      	push	{r7, lr}
 8005f16:	b082      	sub	sp, #8
 8005f18:	af00      	add	r7, sp, #0
 8005f1a:	0002      	movs	r2, r0
 8005f1c:	1dfb      	adds	r3, r7, #7
 8005f1e:	701a      	strb	r2, [r3, #0]
  if ((int32_t)(IRQn) >= 0)
 8005f20:	1dfb      	adds	r3, r7, #7
 8005f22:	781b      	ldrb	r3, [r3, #0]
 8005f24:	2b7f      	cmp	r3, #127	@ 0x7f
 8005f26:	d809      	bhi.n	8005f3c <__NVIC_EnableIRQ+0x28>
  {
    __COMPILER_BARRIER();
    NVIC->ISER[0U] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8005f28:	1dfb      	adds	r3, r7, #7
 8005f2a:	781b      	ldrb	r3, [r3, #0]
 8005f2c:	001a      	movs	r2, r3
 8005f2e:	231f      	movs	r3, #31
 8005f30:	401a      	ands	r2, r3
 8005f32:	4b04      	ldr	r3, [pc, #16]	@ (8005f44 <__NVIC_EnableIRQ+0x30>)
 8005f34:	2101      	movs	r1, #1
 8005f36:	4091      	lsls	r1, r2
 8005f38:	000a      	movs	r2, r1
 8005f3a:	601a      	str	r2, [r3, #0]
    __COMPILER_BARRIER();
  }
}
 8005f3c:	46c0      	nop			@ (mov r8, r8)
 8005f3e:	46bd      	mov	sp, r7
 8005f40:	b002      	add	sp, #8
 8005f42:	bd80      	pop	{r7, pc}
 8005f44:	e000e100 	.word	0xe000e100

08005f48 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8005f48:	b590      	push	{r4, r7, lr}
 8005f4a:	b083      	sub	sp, #12
 8005f4c:	af00      	add	r7, sp, #0
 8005f4e:	0002      	movs	r2, r0
 8005f50:	6039      	str	r1, [r7, #0]
 8005f52:	1dfb      	adds	r3, r7, #7
 8005f54:	701a      	strb	r2, [r3, #0]
  if ((int32_t)(IRQn) >= 0)
 8005f56:	1dfb      	adds	r3, r7, #7
 8005f58:	781b      	ldrb	r3, [r3, #0]
 8005f5a:	2b7f      	cmp	r3, #127	@ 0x7f
 8005f5c:	d828      	bhi.n	8005fb0 <__NVIC_SetPriority+0x68>
  {
    NVIC->IP[_IP_IDX(IRQn)]  = ((uint32_t)(NVIC->IP[_IP_IDX(IRQn)]  & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 8005f5e:	4a2f      	ldr	r2, [pc, #188]	@ (800601c <__NVIC_SetPriority+0xd4>)
 8005f60:	1dfb      	adds	r3, r7, #7
 8005f62:	781b      	ldrb	r3, [r3, #0]
 8005f64:	b25b      	sxtb	r3, r3
 8005f66:	089b      	lsrs	r3, r3, #2
 8005f68:	33c0      	adds	r3, #192	@ 0xc0
 8005f6a:	009b      	lsls	r3, r3, #2
 8005f6c:	589b      	ldr	r3, [r3, r2]
 8005f6e:	1dfa      	adds	r2, r7, #7
 8005f70:	7812      	ldrb	r2, [r2, #0]
 8005f72:	0011      	movs	r1, r2
 8005f74:	2203      	movs	r2, #3
 8005f76:	400a      	ands	r2, r1
 8005f78:	00d2      	lsls	r2, r2, #3
 8005f7a:	21ff      	movs	r1, #255	@ 0xff
 8005f7c:	4091      	lsls	r1, r2
 8005f7e:	000a      	movs	r2, r1
 8005f80:	43d2      	mvns	r2, r2
 8005f82:	401a      	ands	r2, r3
 8005f84:	0011      	movs	r1, r2
       (((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL) << _BIT_SHIFT(IRQn)));
 8005f86:	683b      	ldr	r3, [r7, #0]
 8005f88:	019b      	lsls	r3, r3, #6
 8005f8a:	22ff      	movs	r2, #255	@ 0xff
 8005f8c:	401a      	ands	r2, r3
 8005f8e:	1dfb      	adds	r3, r7, #7
 8005f90:	781b      	ldrb	r3, [r3, #0]
 8005f92:	0018      	movs	r0, r3
 8005f94:	2303      	movs	r3, #3
 8005f96:	4003      	ands	r3, r0
 8005f98:	00db      	lsls	r3, r3, #3
 8005f9a:	409a      	lsls	r2, r3
    NVIC->IP[_IP_IDX(IRQn)]  = ((uint32_t)(NVIC->IP[_IP_IDX(IRQn)]  & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 8005f9c:	481f      	ldr	r0, [pc, #124]	@ (800601c <__NVIC_SetPriority+0xd4>)
 8005f9e:	1dfb      	adds	r3, r7, #7
 8005fa0:	781b      	ldrb	r3, [r3, #0]
 8005fa2:	b25b      	sxtb	r3, r3
 8005fa4:	089b      	lsrs	r3, r3, #2
 8005fa6:	430a      	orrs	r2, r1
 8005fa8:	33c0      	adds	r3, #192	@ 0xc0
 8005faa:	009b      	lsls	r3, r3, #2
 8005fac:	501a      	str	r2, [r3, r0]
  else
  {
    SCB->SHP[_SHP_IDX(IRQn)] = ((uint32_t)(SCB->SHP[_SHP_IDX(IRQn)] & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
       (((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL) << _BIT_SHIFT(IRQn)));
  }
}
 8005fae:	e031      	b.n	8006014 <__NVIC_SetPriority+0xcc>
    SCB->SHP[_SHP_IDX(IRQn)] = ((uint32_t)(SCB->SHP[_SHP_IDX(IRQn)] & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 8005fb0:	4a1b      	ldr	r2, [pc, #108]	@ (8006020 <__NVIC_SetPriority+0xd8>)
 8005fb2:	1dfb      	adds	r3, r7, #7
 8005fb4:	781b      	ldrb	r3, [r3, #0]
 8005fb6:	0019      	movs	r1, r3
 8005fb8:	230f      	movs	r3, #15
 8005fba:	400b      	ands	r3, r1
 8005fbc:	3b08      	subs	r3, #8
 8005fbe:	089b      	lsrs	r3, r3, #2
 8005fc0:	3306      	adds	r3, #6
 8005fc2:	009b      	lsls	r3, r3, #2
 8005fc4:	18d3      	adds	r3, r2, r3
 8005fc6:	3304      	adds	r3, #4
 8005fc8:	681b      	ldr	r3, [r3, #0]
 8005fca:	1dfa      	adds	r2, r7, #7
 8005fcc:	7812      	ldrb	r2, [r2, #0]
 8005fce:	0011      	movs	r1, r2
 8005fd0:	2203      	movs	r2, #3
 8005fd2:	400a      	ands	r2, r1
 8005fd4:	00d2      	lsls	r2, r2, #3
 8005fd6:	21ff      	movs	r1, #255	@ 0xff
 8005fd8:	4091      	lsls	r1, r2
 8005fda:	000a      	movs	r2, r1
 8005fdc:	43d2      	mvns	r2, r2
 8005fde:	401a      	ands	r2, r3
 8005fe0:	0011      	movs	r1, r2
       (((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL) << _BIT_SHIFT(IRQn)));
 8005fe2:	683b      	ldr	r3, [r7, #0]
 8005fe4:	019b      	lsls	r3, r3, #6
 8005fe6:	22ff      	movs	r2, #255	@ 0xff
 8005fe8:	401a      	ands	r2, r3
 8005fea:	1dfb      	adds	r3, r7, #7
 8005fec:	781b      	ldrb	r3, [r3, #0]
 8005fee:	0018      	movs	r0, r3
 8005ff0:	2303      	movs	r3, #3
 8005ff2:	4003      	ands	r3, r0
 8005ff4:	00db      	lsls	r3, r3, #3
 8005ff6:	409a      	lsls	r2, r3
    SCB->SHP[_SHP_IDX(IRQn)] = ((uint32_t)(SCB->SHP[_SHP_IDX(IRQn)] & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 8005ff8:	4809      	ldr	r0, [pc, #36]	@ (8006020 <__NVIC_SetPriority+0xd8>)
 8005ffa:	1dfb      	adds	r3, r7, #7
 8005ffc:	781b      	ldrb	r3, [r3, #0]
 8005ffe:	001c      	movs	r4, r3
 8006000:	230f      	movs	r3, #15
 8006002:	4023      	ands	r3, r4
 8006004:	3b08      	subs	r3, #8
 8006006:	089b      	lsrs	r3, r3, #2
 8006008:	430a      	orrs	r2, r1
 800600a:	3306      	adds	r3, #6
 800600c:	009b      	lsls	r3, r3, #2
 800600e:	18c3      	adds	r3, r0, r3
 8006010:	3304      	adds	r3, #4
 8006012:	601a      	str	r2, [r3, #0]
}
 8006014:	46c0      	nop			@ (mov r8, r8)
 8006016:	46bd      	mov	sp, r7
 8006018:	b003      	add	sp, #12
 800601a:	bd90      	pop	{r4, r7, pc}
 800601c:	e000e100 	.word	0xe000e100
 8006020:	e000ed00 	.word	0xe000ed00

08006024 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8006024:	b580      	push	{r7, lr}
 8006026:	b082      	sub	sp, #8
 8006028:	af00      	add	r7, sp, #0
 800602a:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 800602c:	687b      	ldr	r3, [r7, #4]
 800602e:	1e5a      	subs	r2, r3, #1
 8006030:	2380      	movs	r3, #128	@ 0x80
 8006032:	045b      	lsls	r3, r3, #17
 8006034:	429a      	cmp	r2, r3
 8006036:	d301      	bcc.n	800603c <SysTick_Config+0x18>
  {
    return (1UL);                                                   /* Reload value impossible */
 8006038:	2301      	movs	r3, #1
 800603a:	e010      	b.n	800605e <SysTick_Config+0x3a>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 800603c:	4b0a      	ldr	r3, [pc, #40]	@ (8006068 <SysTick_Config+0x44>)
 800603e:	687a      	ldr	r2, [r7, #4]
 8006040:	3a01      	subs	r2, #1
 8006042:	605a      	str	r2, [r3, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8006044:	2301      	movs	r3, #1
 8006046:	425b      	negs	r3, r3
 8006048:	2103      	movs	r1, #3
 800604a:	0018      	movs	r0, r3
 800604c:	f7ff ff7c 	bl	8005f48 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8006050:	4b05      	ldr	r3, [pc, #20]	@ (8006068 <SysTick_Config+0x44>)
 8006052:	2200      	movs	r2, #0
 8006054:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8006056:	4b04      	ldr	r3, [pc, #16]	@ (8006068 <SysTick_Config+0x44>)
 8006058:	2207      	movs	r2, #7
 800605a:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 800605c:	2300      	movs	r3, #0
}
 800605e:	0018      	movs	r0, r3
 8006060:	46bd      	mov	sp, r7
 8006062:	b002      	add	sp, #8
 8006064:	bd80      	pop	{r7, pc}
 8006066:	46c0      	nop			@ (mov r8, r8)
 8006068:	e000e010 	.word	0xe000e010

0800606c <HAL_NVIC_SetPriority>:
  *         with stm32g0xx devices, this parameter is a dummy value and it is ignored, because
  *         no subpriority supported in Cortex M0+ based products.
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{
 800606c:	b580      	push	{r7, lr}
 800606e:	b084      	sub	sp, #16
 8006070:	af00      	add	r7, sp, #0
 8006072:	60b9      	str	r1, [r7, #8]
 8006074:	607a      	str	r2, [r7, #4]
 8006076:	210f      	movs	r1, #15
 8006078:	187b      	adds	r3, r7, r1
 800607a:	1c02      	adds	r2, r0, #0
 800607c:	701a      	strb	r2, [r3, #0]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(SubPriority);

  /* Check the parameters */
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  NVIC_SetPriority(IRQn, PreemptPriority);
 800607e:	68ba      	ldr	r2, [r7, #8]
 8006080:	187b      	adds	r3, r7, r1
 8006082:	781b      	ldrb	r3, [r3, #0]
 8006084:	b25b      	sxtb	r3, r3
 8006086:	0011      	movs	r1, r2
 8006088:	0018      	movs	r0, r3
 800608a:	f7ff ff5d 	bl	8005f48 <__NVIC_SetPriority>
}
 800608e:	46c0      	nop			@ (mov r8, r8)
 8006090:	46bd      	mov	sp, r7
 8006092:	b004      	add	sp, #16
 8006094:	bd80      	pop	{r7, pc}

08006096 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32g0xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8006096:	b580      	push	{r7, lr}
 8006098:	b082      	sub	sp, #8
 800609a:	af00      	add	r7, sp, #0
 800609c:	0002      	movs	r2, r0
 800609e:	1dfb      	adds	r3, r7, #7
 80060a0:	701a      	strb	r2, [r3, #0]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));

  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 80060a2:	1dfb      	adds	r3, r7, #7
 80060a4:	781b      	ldrb	r3, [r3, #0]
 80060a6:	b25b      	sxtb	r3, r3
 80060a8:	0018      	movs	r0, r3
 80060aa:	f7ff ff33 	bl	8005f14 <__NVIC_EnableIRQ>
}
 80060ae:	46c0      	nop			@ (mov r8, r8)
 80060b0:	46bd      	mov	sp, r7
 80060b2:	b002      	add	sp, #8
 80060b4:	bd80      	pop	{r7, pc}

080060b6 <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 80060b6:	b580      	push	{r7, lr}
 80060b8:	b082      	sub	sp, #8
 80060ba:	af00      	add	r7, sp, #0
 80060bc:	6078      	str	r0, [r7, #4]
  return SysTick_Config(TicksNumb);
 80060be:	687b      	ldr	r3, [r7, #4]
 80060c0:	0018      	movs	r0, r3
 80060c2:	f7ff ffaf 	bl	8006024 <SysTick_Config>
 80060c6:	0003      	movs	r3, r0
}
 80060c8:	0018      	movs	r0, r3
 80060ca:	46bd      	mov	sp, r7
 80060cc:	b002      	add	sp, #8
 80060ce:	bd80      	pop	{r7, pc}

080060d0 <HAL_DMA_Init>:
  * @param hdma Pointer to a DMA_HandleTypeDef structure that contains
  *             the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Init(DMA_HandleTypeDef *hdma)
{
 80060d0:	b580      	push	{r7, lr}
 80060d2:	b082      	sub	sp, #8
 80060d4:	af00      	add	r7, sp, #0
 80060d6:	6078      	str	r0, [r7, #4]
  /* Check the DMA handle allocation */
  if (hdma == NULL)
 80060d8:	687b      	ldr	r3, [r7, #4]
 80060da:	2b00      	cmp	r3, #0
 80060dc:	d101      	bne.n	80060e2 <HAL_DMA_Init+0x12>
  {
    return HAL_ERROR;
 80060de:	2301      	movs	r3, #1
 80060e0:	e077      	b.n	80061d2 <HAL_DMA_Init+0x102>
    /* DMA2 */
    hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA2_Channel1) / ((uint32_t)DMA2_Channel2 - (uint32_t)DMA2_Channel1)) << 2U;
    hdma->DmaBaseAddress = DMA2;
  }
#else
  hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA1_Channel1) / ((uint32_t)DMA1_Channel2 - (uint32_t)DMA1_Channel1)) << 2U;
 80060e2:	687b      	ldr	r3, [r7, #4]
 80060e4:	681b      	ldr	r3, [r3, #0]
 80060e6:	4a3d      	ldr	r2, [pc, #244]	@ (80061dc <HAL_DMA_Init+0x10c>)
 80060e8:	4694      	mov	ip, r2
 80060ea:	4463      	add	r3, ip
 80060ec:	2114      	movs	r1, #20
 80060ee:	0018      	movs	r0, r3
 80060f0:	f7fa f822 	bl	8000138 <__udivsi3>
 80060f4:	0003      	movs	r3, r0
 80060f6:	009a      	lsls	r2, r3, #2
 80060f8:	687b      	ldr	r3, [r7, #4]
 80060fa:	641a      	str	r2, [r3, #64]	@ 0x40
#endif /* DMA2 */

  /* Change DMA peripheral state */
  hdma->State = HAL_DMA_STATE_BUSY;
 80060fc:	687b      	ldr	r3, [r7, #4]
 80060fe:	2225      	movs	r2, #37	@ 0x25
 8006100:	2102      	movs	r1, #2
 8006102:	5499      	strb	r1, [r3, r2]

  /* Clear PL, MSIZE, PSIZE, MINC, PINC, CIRC, DIR and MEM2MEM bits */
  CLEAR_BIT(hdma->Instance->CCR, (DMA_CCR_PL    | DMA_CCR_MSIZE  | DMA_CCR_PSIZE  | \
 8006104:	687b      	ldr	r3, [r7, #4]
 8006106:	681b      	ldr	r3, [r3, #0]
 8006108:	681a      	ldr	r2, [r3, #0]
 800610a:	687b      	ldr	r3, [r7, #4]
 800610c:	681b      	ldr	r3, [r3, #0]
 800610e:	4934      	ldr	r1, [pc, #208]	@ (80061e0 <HAL_DMA_Init+0x110>)
 8006110:	400a      	ands	r2, r1
 8006112:	601a      	str	r2, [r3, #0]
                                  DMA_CCR_MINC  | DMA_CCR_PINC   | DMA_CCR_CIRC   | \
                                  DMA_CCR_DIR   | DMA_CCR_MEM2MEM));

  /* Set the DMA Channel configuration */
  SET_BIT(hdma->Instance->CCR, (hdma->Init.Direction           |                               \
 8006114:	687b      	ldr	r3, [r7, #4]
 8006116:	681b      	ldr	r3, [r3, #0]
 8006118:	6819      	ldr	r1, [r3, #0]
 800611a:	687b      	ldr	r3, [r7, #4]
 800611c:	689a      	ldr	r2, [r3, #8]
 800611e:	687b      	ldr	r3, [r7, #4]
 8006120:	68db      	ldr	r3, [r3, #12]
 8006122:	431a      	orrs	r2, r3
 8006124:	687b      	ldr	r3, [r7, #4]
 8006126:	691b      	ldr	r3, [r3, #16]
 8006128:	431a      	orrs	r2, r3
 800612a:	687b      	ldr	r3, [r7, #4]
 800612c:	695b      	ldr	r3, [r3, #20]
 800612e:	431a      	orrs	r2, r3
 8006130:	687b      	ldr	r3, [r7, #4]
 8006132:	699b      	ldr	r3, [r3, #24]
 8006134:	431a      	orrs	r2, r3
 8006136:	687b      	ldr	r3, [r7, #4]
 8006138:	69db      	ldr	r3, [r3, #28]
 800613a:	431a      	orrs	r2, r3
 800613c:	687b      	ldr	r3, [r7, #4]
 800613e:	6a1b      	ldr	r3, [r3, #32]
 8006140:	431a      	orrs	r2, r3
 8006142:	687b      	ldr	r3, [r7, #4]
 8006144:	681b      	ldr	r3, [r3, #0]
 8006146:	430a      	orrs	r2, r1
 8006148:	601a      	str	r2, [r3, #0]
                                hdma->Init.Mode                | hdma->Init.Priority));

  /* Initialize parameters for DMAMUX channel :
     DMAmuxChannel, DMAmuxChannelStatus and DMAmuxChannelStatusMask
  */
  DMA_CalcDMAMUXChannelBaseAndMask(hdma);
 800614a:	687b      	ldr	r3, [r7, #4]
 800614c:	0018      	movs	r0, r3
 800614e:	f000 fa37 	bl	80065c0 <DMA_CalcDMAMUXChannelBaseAndMask>

  if (hdma->Init.Direction == DMA_MEMORY_TO_MEMORY)
 8006152:	687b      	ldr	r3, [r7, #4]
 8006154:	689a      	ldr	r2, [r3, #8]
 8006156:	2380      	movs	r3, #128	@ 0x80
 8006158:	01db      	lsls	r3, r3, #7
 800615a:	429a      	cmp	r2, r3
 800615c:	d102      	bne.n	8006164 <HAL_DMA_Init+0x94>
  {
    /* if memory to memory force the request to 0*/
    hdma->Init.Request = DMA_REQUEST_MEM2MEM;
 800615e:	687b      	ldr	r3, [r7, #4]
 8006160:	2200      	movs	r2, #0
 8006162:	605a      	str	r2, [r3, #4]
  }

  /* Set peripheral request  to DMAMUX channel */
  hdma->DMAmuxChannel->CCR = (hdma->Init.Request & DMAMUX_CxCR_DMAREQ_ID);
 8006164:	687b      	ldr	r3, [r7, #4]
 8006166:	685a      	ldr	r2, [r3, #4]
 8006168:	687b      	ldr	r3, [r7, #4]
 800616a:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800616c:	213f      	movs	r1, #63	@ 0x3f
 800616e:	400a      	ands	r2, r1
 8006170:	601a      	str	r2, [r3, #0]

  /* Clear the DMAMUX synchro overrun flag */
  hdma->DMAmuxChannelStatus->CFR = hdma->DMAmuxChannelStatusMask;
 8006172:	687b      	ldr	r3, [r7, #4]
 8006174:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8006176:	687a      	ldr	r2, [r7, #4]
 8006178:	6cd2      	ldr	r2, [r2, #76]	@ 0x4c
 800617a:	605a      	str	r2, [r3, #4]

  if (((hdma->Init.Request >  0UL) && (hdma->Init.Request <= DMA_REQUEST_GENERATOR3)))
 800617c:	687b      	ldr	r3, [r7, #4]
 800617e:	685b      	ldr	r3, [r3, #4]
 8006180:	2b00      	cmp	r3, #0
 8006182:	d011      	beq.n	80061a8 <HAL_DMA_Init+0xd8>
 8006184:	687b      	ldr	r3, [r7, #4]
 8006186:	685b      	ldr	r3, [r3, #4]
 8006188:	2b04      	cmp	r3, #4
 800618a:	d80d      	bhi.n	80061a8 <HAL_DMA_Init+0xd8>
  {
    /* Initialize parameters for DMAMUX request generator :
       DMAmuxRequestGen, DMAmuxRequestGenStatus and DMAmuxRequestGenStatusMask
    */
    DMA_CalcDMAMUXRequestGenBaseAndMask(hdma);
 800618c:	687b      	ldr	r3, [r7, #4]
 800618e:	0018      	movs	r0, r3
 8006190:	f000 fa42 	bl	8006618 <DMA_CalcDMAMUXRequestGenBaseAndMask>

    /* Reset the DMAMUX request generator register*/
    hdma->DMAmuxRequestGen->RGCR = 0U;
 8006194:	687b      	ldr	r3, [r7, #4]
 8006196:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8006198:	2200      	movs	r2, #0
 800619a:	601a      	str	r2, [r3, #0]

    /* Clear the DMAMUX request generator overrun flag */
    hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
 800619c:	687b      	ldr	r3, [r7, #4]
 800619e:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80061a0:	687a      	ldr	r2, [r7, #4]
 80061a2:	6d92      	ldr	r2, [r2, #88]	@ 0x58
 80061a4:	605a      	str	r2, [r3, #4]
 80061a6:	e008      	b.n	80061ba <HAL_DMA_Init+0xea>
  }
  else
  {
    hdma->DMAmuxRequestGen = 0U;
 80061a8:	687b      	ldr	r3, [r7, #4]
 80061aa:	2200      	movs	r2, #0
 80061ac:	651a      	str	r2, [r3, #80]	@ 0x50
    hdma->DMAmuxRequestGenStatus = 0U;
 80061ae:	687b      	ldr	r3, [r7, #4]
 80061b0:	2200      	movs	r2, #0
 80061b2:	655a      	str	r2, [r3, #84]	@ 0x54
    hdma->DMAmuxRequestGenStatusMask = 0U;
 80061b4:	687b      	ldr	r3, [r7, #4]
 80061b6:	2200      	movs	r2, #0
 80061b8:	659a      	str	r2, [r3, #88]	@ 0x58
  }

  /* Initialize the error code */
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 80061ba:	687b      	ldr	r3, [r7, #4]
 80061bc:	2200      	movs	r2, #0
 80061be:	63da      	str	r2, [r3, #60]	@ 0x3c

  /* Initialize the DMA state*/
  hdma->State = HAL_DMA_STATE_READY;
 80061c0:	687b      	ldr	r3, [r7, #4]
 80061c2:	2225      	movs	r2, #37	@ 0x25
 80061c4:	2101      	movs	r1, #1
 80061c6:	5499      	strb	r1, [r3, r2]

  /* Release Lock */
  __HAL_UNLOCK(hdma);
 80061c8:	687b      	ldr	r3, [r7, #4]
 80061ca:	2224      	movs	r2, #36	@ 0x24
 80061cc:	2100      	movs	r1, #0
 80061ce:	5499      	strb	r1, [r3, r2]

  return HAL_OK;
 80061d0:	2300      	movs	r3, #0
}
 80061d2:	0018      	movs	r0, r3
 80061d4:	46bd      	mov	sp, r7
 80061d6:	b002      	add	sp, #8
 80061d8:	bd80      	pop	{r7, pc}
 80061da:	46c0      	nop			@ (mov r8, r8)
 80061dc:	bffdfff8 	.word	0xbffdfff8
 80061e0:	ffff800f 	.word	0xffff800f

080061e4 <HAL_DMA_Start_IT>:
  * @param DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Start_IT(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress,
                                   uint32_t DataLength)
{
 80061e4:	b580      	push	{r7, lr}
 80061e6:	b086      	sub	sp, #24
 80061e8:	af00      	add	r7, sp, #0
 80061ea:	60f8      	str	r0, [r7, #12]
 80061ec:	60b9      	str	r1, [r7, #8]
 80061ee:	607a      	str	r2, [r7, #4]
 80061f0:	603b      	str	r3, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 80061f2:	2317      	movs	r3, #23
 80061f4:	18fb      	adds	r3, r7, r3
 80061f6:	2200      	movs	r2, #0
 80061f8:	701a      	strb	r2, [r3, #0]

  /* Check the parameters */
  assert_param(IS_DMA_BUFFER_SIZE(DataLength));

  /* Process locked */
  __HAL_LOCK(hdma);
 80061fa:	68fb      	ldr	r3, [r7, #12]
 80061fc:	2224      	movs	r2, #36	@ 0x24
 80061fe:	5c9b      	ldrb	r3, [r3, r2]
 8006200:	2b01      	cmp	r3, #1
 8006202:	d101      	bne.n	8006208 <HAL_DMA_Start_IT+0x24>
 8006204:	2302      	movs	r3, #2
 8006206:	e06f      	b.n	80062e8 <HAL_DMA_Start_IT+0x104>
 8006208:	68fb      	ldr	r3, [r7, #12]
 800620a:	2224      	movs	r2, #36	@ 0x24
 800620c:	2101      	movs	r1, #1
 800620e:	5499      	strb	r1, [r3, r2]

  if (hdma->State == HAL_DMA_STATE_READY)
 8006210:	68fb      	ldr	r3, [r7, #12]
 8006212:	2225      	movs	r2, #37	@ 0x25
 8006214:	5c9b      	ldrb	r3, [r3, r2]
 8006216:	b2db      	uxtb	r3, r3
 8006218:	2b01      	cmp	r3, #1
 800621a:	d157      	bne.n	80062cc <HAL_DMA_Start_IT+0xe8>
  {
    /* Change DMA peripheral state */
    hdma->State = HAL_DMA_STATE_BUSY;
 800621c:	68fb      	ldr	r3, [r7, #12]
 800621e:	2225      	movs	r2, #37	@ 0x25
 8006220:	2102      	movs	r1, #2
 8006222:	5499      	strb	r1, [r3, r2]
    hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8006224:	68fb      	ldr	r3, [r7, #12]
 8006226:	2200      	movs	r2, #0
 8006228:	63da      	str	r2, [r3, #60]	@ 0x3c

    /* Disable the peripheral */
    __HAL_DMA_DISABLE(hdma);
 800622a:	68fb      	ldr	r3, [r7, #12]
 800622c:	681b      	ldr	r3, [r3, #0]
 800622e:	681a      	ldr	r2, [r3, #0]
 8006230:	68fb      	ldr	r3, [r7, #12]
 8006232:	681b      	ldr	r3, [r3, #0]
 8006234:	2101      	movs	r1, #1
 8006236:	438a      	bics	r2, r1
 8006238:	601a      	str	r2, [r3, #0]

    /* Configure the source, destination address and the data length & clear flags*/
    DMA_SetConfig(hdma, SrcAddress, DstAddress, DataLength);
 800623a:	683b      	ldr	r3, [r7, #0]
 800623c:	687a      	ldr	r2, [r7, #4]
 800623e:	68b9      	ldr	r1, [r7, #8]
 8006240:	68f8      	ldr	r0, [r7, #12]
 8006242:	f000 f97d 	bl	8006540 <DMA_SetConfig>

    /* Enable the transfer complete interrupt */
    /* Enable the transfer Error interrupt */
    if (NULL != hdma->XferHalfCpltCallback)
 8006246:	68fb      	ldr	r3, [r7, #12]
 8006248:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800624a:	2b00      	cmp	r3, #0
 800624c:	d008      	beq.n	8006260 <HAL_DMA_Start_IT+0x7c>
    {
      /* Enable the Half transfer complete interrupt as well */
      __HAL_DMA_ENABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 800624e:	68fb      	ldr	r3, [r7, #12]
 8006250:	681b      	ldr	r3, [r3, #0]
 8006252:	681a      	ldr	r2, [r3, #0]
 8006254:	68fb      	ldr	r3, [r7, #12]
 8006256:	681b      	ldr	r3, [r3, #0]
 8006258:	210e      	movs	r1, #14
 800625a:	430a      	orrs	r2, r1
 800625c:	601a      	str	r2, [r3, #0]
 800625e:	e00f      	b.n	8006280 <HAL_DMA_Start_IT+0x9c>
    }
    else
    {
      __HAL_DMA_DISABLE_IT(hdma, DMA_IT_HT);
 8006260:	68fb      	ldr	r3, [r7, #12]
 8006262:	681b      	ldr	r3, [r3, #0]
 8006264:	681a      	ldr	r2, [r3, #0]
 8006266:	68fb      	ldr	r3, [r7, #12]
 8006268:	681b      	ldr	r3, [r3, #0]
 800626a:	2104      	movs	r1, #4
 800626c:	438a      	bics	r2, r1
 800626e:	601a      	str	r2, [r3, #0]
      __HAL_DMA_ENABLE_IT(hdma, (DMA_IT_TC | DMA_IT_TE));
 8006270:	68fb      	ldr	r3, [r7, #12]
 8006272:	681b      	ldr	r3, [r3, #0]
 8006274:	681a      	ldr	r2, [r3, #0]
 8006276:	68fb      	ldr	r3, [r7, #12]
 8006278:	681b      	ldr	r3, [r3, #0]
 800627a:	210a      	movs	r1, #10
 800627c:	430a      	orrs	r2, r1
 800627e:	601a      	str	r2, [r3, #0]
    }

    /* Check if DMAMUX Synchronization is enabled*/
    if ((hdma->DMAmuxChannel->CCR & DMAMUX_CxCR_SE) != 0U)
 8006280:	68fb      	ldr	r3, [r7, #12]
 8006282:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8006284:	681a      	ldr	r2, [r3, #0]
 8006286:	2380      	movs	r3, #128	@ 0x80
 8006288:	025b      	lsls	r3, r3, #9
 800628a:	4013      	ands	r3, r2
 800628c:	d008      	beq.n	80062a0 <HAL_DMA_Start_IT+0xbc>
    {
      /* Enable DMAMUX sync overrun IT*/
      hdma->DMAmuxChannel->CCR |= DMAMUX_CxCR_SOIE;
 800628e:	68fb      	ldr	r3, [r7, #12]
 8006290:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8006292:	681a      	ldr	r2, [r3, #0]
 8006294:	68fb      	ldr	r3, [r7, #12]
 8006296:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8006298:	2180      	movs	r1, #128	@ 0x80
 800629a:	0049      	lsls	r1, r1, #1
 800629c:	430a      	orrs	r2, r1
 800629e:	601a      	str	r2, [r3, #0]
    }

    if (hdma->DMAmuxRequestGen != 0U)
 80062a0:	68fb      	ldr	r3, [r7, #12]
 80062a2:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 80062a4:	2b00      	cmp	r3, #0
 80062a6:	d008      	beq.n	80062ba <HAL_DMA_Start_IT+0xd6>
    {
      /* if using DMAMUX request generator, enable the DMAMUX request generator overrun IT*/
      /* enable the request gen overrun IT*/
      hdma->DMAmuxRequestGen->RGCR |= DMAMUX_RGxCR_OIE;
 80062a8:	68fb      	ldr	r3, [r7, #12]
 80062aa:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 80062ac:	681a      	ldr	r2, [r3, #0]
 80062ae:	68fb      	ldr	r3, [r7, #12]
 80062b0:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 80062b2:	2180      	movs	r1, #128	@ 0x80
 80062b4:	0049      	lsls	r1, r1, #1
 80062b6:	430a      	orrs	r2, r1
 80062b8:	601a      	str	r2, [r3, #0]
    }

    /* Enable the Peripheral */
    __HAL_DMA_ENABLE(hdma);
 80062ba:	68fb      	ldr	r3, [r7, #12]
 80062bc:	681b      	ldr	r3, [r3, #0]
 80062be:	681a      	ldr	r2, [r3, #0]
 80062c0:	68fb      	ldr	r3, [r7, #12]
 80062c2:	681b      	ldr	r3, [r3, #0]
 80062c4:	2101      	movs	r1, #1
 80062c6:	430a      	orrs	r2, r1
 80062c8:	601a      	str	r2, [r3, #0]
 80062ca:	e00a      	b.n	80062e2 <HAL_DMA_Start_IT+0xfe>
  }
  else
  {
    /* Change the error code */
    hdma->ErrorCode = HAL_DMA_ERROR_BUSY;
 80062cc:	68fb      	ldr	r3, [r7, #12]
 80062ce:	2280      	movs	r2, #128	@ 0x80
 80062d0:	63da      	str	r2, [r3, #60]	@ 0x3c

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 80062d2:	68fb      	ldr	r3, [r7, #12]
 80062d4:	2224      	movs	r2, #36	@ 0x24
 80062d6:	2100      	movs	r1, #0
 80062d8:	5499      	strb	r1, [r3, r2]

    /* Return error status */
    status = HAL_ERROR;
 80062da:	2317      	movs	r3, #23
 80062dc:	18fb      	adds	r3, r7, r3
 80062de:	2201      	movs	r2, #1
 80062e0:	701a      	strb	r2, [r3, #0]
  }

  return status;
 80062e2:	2317      	movs	r3, #23
 80062e4:	18fb      	adds	r3, r7, r3
 80062e6:	781b      	ldrb	r3, [r3, #0]
}
 80062e8:	0018      	movs	r0, r3
 80062ea:	46bd      	mov	sp, r7
 80062ec:	b006      	add	sp, #24
 80062ee:	bd80      	pop	{r7, pc}

080062f0 <HAL_DMA_Abort_IT>:
  * @param hdma Pointer to a DMA_HandleTypeDef structure that contains
  *             the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *hdma)
{
 80062f0:	b580      	push	{r7, lr}
 80062f2:	b084      	sub	sp, #16
 80062f4:	af00      	add	r7, sp, #0
 80062f6:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 80062f8:	210f      	movs	r1, #15
 80062fa:	187b      	adds	r3, r7, r1
 80062fc:	2200      	movs	r2, #0
 80062fe:	701a      	strb	r2, [r3, #0]

  if (hdma->State != HAL_DMA_STATE_BUSY)
 8006300:	687b      	ldr	r3, [r7, #4]
 8006302:	2225      	movs	r2, #37	@ 0x25
 8006304:	5c9b      	ldrb	r3, [r3, r2]
 8006306:	b2db      	uxtb	r3, r3
 8006308:	2b02      	cmp	r3, #2
 800630a:	d006      	beq.n	800631a <HAL_DMA_Abort_IT+0x2a>
  {
    /* no transfer ongoing */
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 800630c:	687b      	ldr	r3, [r7, #4]
 800630e:	2204      	movs	r2, #4
 8006310:	63da      	str	r2, [r3, #60]	@ 0x3c

    status = HAL_ERROR;
 8006312:	187b      	adds	r3, r7, r1
 8006314:	2201      	movs	r2, #1
 8006316:	701a      	strb	r2, [r3, #0]
 8006318:	e049      	b.n	80063ae <HAL_DMA_Abort_IT+0xbe>
  }
  else
  {
    /* Disable DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 800631a:	687b      	ldr	r3, [r7, #4]
 800631c:	681b      	ldr	r3, [r3, #0]
 800631e:	681a      	ldr	r2, [r3, #0]
 8006320:	687b      	ldr	r3, [r7, #4]
 8006322:	681b      	ldr	r3, [r3, #0]
 8006324:	210e      	movs	r1, #14
 8006326:	438a      	bics	r2, r1
 8006328:	601a      	str	r2, [r3, #0]

    /* Disable the channel */
    __HAL_DMA_DISABLE(hdma);
 800632a:	687b      	ldr	r3, [r7, #4]
 800632c:	681b      	ldr	r3, [r3, #0]
 800632e:	681a      	ldr	r2, [r3, #0]
 8006330:	687b      	ldr	r3, [r7, #4]
 8006332:	681b      	ldr	r3, [r3, #0]
 8006334:	2101      	movs	r1, #1
 8006336:	438a      	bics	r2, r1
 8006338:	601a      	str	r2, [r3, #0]

    /* disable the DMAMUX sync overrun IT*/
    hdma->DMAmuxChannel->CCR &= ~DMAMUX_CxCR_SOIE;
 800633a:	687b      	ldr	r3, [r7, #4]
 800633c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800633e:	681a      	ldr	r2, [r3, #0]
 8006340:	687b      	ldr	r3, [r7, #4]
 8006342:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8006344:	491d      	ldr	r1, [pc, #116]	@ (80063bc <HAL_DMA_Abort_IT+0xcc>)
 8006346:	400a      	ands	r2, r1
 8006348:	601a      	str	r2, [r3, #0]

    /* Clear all flags */
#if defined(DMA2)
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1CU));
#else
    __HAL_DMA_CLEAR_FLAG(hdma, ((DMA_FLAG_GI1) << (hdma->ChannelIndex & 0x1CU)));
 800634a:	4b1d      	ldr	r3, [pc, #116]	@ (80063c0 <HAL_DMA_Abort_IT+0xd0>)
 800634c:	6859      	ldr	r1, [r3, #4]
 800634e:	687b      	ldr	r3, [r7, #4]
 8006350:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8006352:	221c      	movs	r2, #28
 8006354:	4013      	ands	r3, r2
 8006356:	2201      	movs	r2, #1
 8006358:	409a      	lsls	r2, r3
 800635a:	4b19      	ldr	r3, [pc, #100]	@ (80063c0 <HAL_DMA_Abort_IT+0xd0>)
 800635c:	430a      	orrs	r2, r1
 800635e:	605a      	str	r2, [r3, #4]
#endif /* DMA2 */

    /* Clear the DMAMUX synchro overrun flag */
    hdma->DMAmuxChannelStatus->CFR = hdma->DMAmuxChannelStatusMask;
 8006360:	687b      	ldr	r3, [r7, #4]
 8006362:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8006364:	687a      	ldr	r2, [r7, #4]
 8006366:	6cd2      	ldr	r2, [r2, #76]	@ 0x4c
 8006368:	605a      	str	r2, [r3, #4]

    if (hdma->DMAmuxRequestGen != 0U)
 800636a:	687b      	ldr	r3, [r7, #4]
 800636c:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800636e:	2b00      	cmp	r3, #0
 8006370:	d00c      	beq.n	800638c <HAL_DMA_Abort_IT+0x9c>
    {
      /* if using DMAMUX request generator, disable the DMAMUX request generator overrun IT*/
      /* disable the request gen overrun IT*/
      hdma->DMAmuxRequestGen->RGCR &= ~DMAMUX_RGxCR_OIE;
 8006372:	687b      	ldr	r3, [r7, #4]
 8006374:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8006376:	681a      	ldr	r2, [r3, #0]
 8006378:	687b      	ldr	r3, [r7, #4]
 800637a:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800637c:	490f      	ldr	r1, [pc, #60]	@ (80063bc <HAL_DMA_Abort_IT+0xcc>)
 800637e:	400a      	ands	r2, r1
 8006380:	601a      	str	r2, [r3, #0]

      /* Clear the DMAMUX request generator overrun flag */
      hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
 8006382:	687b      	ldr	r3, [r7, #4]
 8006384:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8006386:	687a      	ldr	r2, [r7, #4]
 8006388:	6d92      	ldr	r2, [r2, #88]	@ 0x58
 800638a:	605a      	str	r2, [r3, #4]
    }

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 800638c:	687b      	ldr	r3, [r7, #4]
 800638e:	2225      	movs	r2, #37	@ 0x25
 8006390:	2101      	movs	r1, #1
 8006392:	5499      	strb	r1, [r3, r2]

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8006394:	687b      	ldr	r3, [r7, #4]
 8006396:	2224      	movs	r2, #36	@ 0x24
 8006398:	2100      	movs	r1, #0
 800639a:	5499      	strb	r1, [r3, r2]

    /* Call User Abort callback */
    if (hdma->XferAbortCallback != NULL)
 800639c:	687b      	ldr	r3, [r7, #4]
 800639e:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80063a0:	2b00      	cmp	r3, #0
 80063a2:	d004      	beq.n	80063ae <HAL_DMA_Abort_IT+0xbe>
    {
      hdma->XferAbortCallback(hdma);
 80063a4:	687b      	ldr	r3, [r7, #4]
 80063a6:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80063a8:	687a      	ldr	r2, [r7, #4]
 80063aa:	0010      	movs	r0, r2
 80063ac:	4798      	blx	r3
    }
  }
  return status;
 80063ae:	230f      	movs	r3, #15
 80063b0:	18fb      	adds	r3, r7, r3
 80063b2:	781b      	ldrb	r3, [r3, #0]
}
 80063b4:	0018      	movs	r0, r3
 80063b6:	46bd      	mov	sp, r7
 80063b8:	b004      	add	sp, #16
 80063ba:	bd80      	pop	{r7, pc}
 80063bc:	fffffeff 	.word	0xfffffeff
 80063c0:	40020000 	.word	0x40020000

080063c4 <HAL_DMA_IRQHandler>:
  * @param hdma Pointer to a DMA_HandleTypeDef structure that contains
  *             the configuration information for the specified DMA Channel.
  * @retval None
  */
void HAL_DMA_IRQHandler(DMA_HandleTypeDef *hdma)
{
 80063c4:	b580      	push	{r7, lr}
 80063c6:	b084      	sub	sp, #16
 80063c8:	af00      	add	r7, sp, #0
 80063ca:	6078      	str	r0, [r7, #4]
#if defined(DMA2)
  uint32_t flag_it = hdma->DmaBaseAddress->ISR;
#else
  uint32_t flag_it = DMA1->ISR;
 80063cc:	4b55      	ldr	r3, [pc, #340]	@ (8006524 <HAL_DMA_IRQHandler+0x160>)
 80063ce:	681b      	ldr	r3, [r3, #0]
 80063d0:	60fb      	str	r3, [r7, #12]
#endif /* DMA2 */
  uint32_t source_it = hdma->Instance->CCR;
 80063d2:	687b      	ldr	r3, [r7, #4]
 80063d4:	681b      	ldr	r3, [r3, #0]
 80063d6:	681b      	ldr	r3, [r3, #0]
 80063d8:	60bb      	str	r3, [r7, #8]

  /* Half Transfer Complete Interrupt management ******************************/
  if (((flag_it & (DMA_FLAG_HT1 << (hdma->ChannelIndex & 0x1CU))) != 0U) && ((source_it & DMA_IT_HT) != 0U))
 80063da:	687b      	ldr	r3, [r7, #4]
 80063dc:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80063de:	221c      	movs	r2, #28
 80063e0:	4013      	ands	r3, r2
 80063e2:	2204      	movs	r2, #4
 80063e4:	409a      	lsls	r2, r3
 80063e6:	0013      	movs	r3, r2
 80063e8:	68fa      	ldr	r2, [r7, #12]
 80063ea:	4013      	ands	r3, r2
 80063ec:	d027      	beq.n	800643e <HAL_DMA_IRQHandler+0x7a>
 80063ee:	68bb      	ldr	r3, [r7, #8]
 80063f0:	2204      	movs	r2, #4
 80063f2:	4013      	ands	r3, r2
 80063f4:	d023      	beq.n	800643e <HAL_DMA_IRQHandler+0x7a>
  {
      /* Disable the half transfer interrupt if the DMA mode is not CIRCULAR */
      if ((hdma->Instance->CCR & DMA_CCR_CIRC) == 0U)
 80063f6:	687b      	ldr	r3, [r7, #4]
 80063f8:	681b      	ldr	r3, [r3, #0]
 80063fa:	681b      	ldr	r3, [r3, #0]
 80063fc:	2220      	movs	r2, #32
 80063fe:	4013      	ands	r3, r2
 8006400:	d107      	bne.n	8006412 <HAL_DMA_IRQHandler+0x4e>
      {
        /* Disable the half transfer interrupt */
        __HAL_DMA_DISABLE_IT(hdma, DMA_IT_HT);
 8006402:	687b      	ldr	r3, [r7, #4]
 8006404:	681b      	ldr	r3, [r3, #0]
 8006406:	681a      	ldr	r2, [r3, #0]
 8006408:	687b      	ldr	r3, [r7, #4]
 800640a:	681b      	ldr	r3, [r3, #0]
 800640c:	2104      	movs	r1, #4
 800640e:	438a      	bics	r2, r1
 8006410:	601a      	str	r2, [r3, #0]
      }
      /* Clear the half transfer complete flag */
#if defined(DMA2)
      hdma->DmaBaseAddress->IFCR = DMA_ISR_HTIF1 << (hdma->ChannelIndex & 0x1CU);
#else
      __HAL_DMA_CLEAR_FLAG(hdma, (DMA_FLAG_HT1 << (hdma->ChannelIndex & 0x1CU)));
 8006412:	4b44      	ldr	r3, [pc, #272]	@ (8006524 <HAL_DMA_IRQHandler+0x160>)
 8006414:	6859      	ldr	r1, [r3, #4]
 8006416:	687b      	ldr	r3, [r7, #4]
 8006418:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800641a:	221c      	movs	r2, #28
 800641c:	4013      	ands	r3, r2
 800641e:	2204      	movs	r2, #4
 8006420:	409a      	lsls	r2, r3
 8006422:	4b40      	ldr	r3, [pc, #256]	@ (8006524 <HAL_DMA_IRQHandler+0x160>)
 8006424:	430a      	orrs	r2, r1
 8006426:	605a      	str	r2, [r3, #4]
#endif /* DMA2 */

      /* DMA peripheral state is not updated in Half Transfer */
      /* but in Transfer Complete case */

      if (hdma->XferHalfCpltCallback != NULL)
 8006428:	687b      	ldr	r3, [r7, #4]
 800642a:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800642c:	2b00      	cmp	r3, #0
 800642e:	d100      	bne.n	8006432 <HAL_DMA_IRQHandler+0x6e>
 8006430:	e073      	b.n	800651a <HAL_DMA_IRQHandler+0x156>
      {
        /* Half transfer callback */
        hdma->XferHalfCpltCallback(hdma);
 8006432:	687b      	ldr	r3, [r7, #4]
 8006434:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8006436:	687a      	ldr	r2, [r7, #4]
 8006438:	0010      	movs	r0, r2
 800643a:	4798      	blx	r3
      if (hdma->XferHalfCpltCallback != NULL)
 800643c:	e06d      	b.n	800651a <HAL_DMA_IRQHandler+0x156>
      }
  }

  /* Transfer Complete Interrupt management ***********************************/
  else if ((0U != (flag_it & (DMA_FLAG_TC1 << (hdma->ChannelIndex & 0x1CU)))) && (0U != (source_it & DMA_IT_TC)))
 800643e:	687b      	ldr	r3, [r7, #4]
 8006440:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8006442:	221c      	movs	r2, #28
 8006444:	4013      	ands	r3, r2
 8006446:	2202      	movs	r2, #2
 8006448:	409a      	lsls	r2, r3
 800644a:	0013      	movs	r3, r2
 800644c:	68fa      	ldr	r2, [r7, #12]
 800644e:	4013      	ands	r3, r2
 8006450:	d02e      	beq.n	80064b0 <HAL_DMA_IRQHandler+0xec>
 8006452:	68bb      	ldr	r3, [r7, #8]
 8006454:	2202      	movs	r2, #2
 8006456:	4013      	ands	r3, r2
 8006458:	d02a      	beq.n	80064b0 <HAL_DMA_IRQHandler+0xec>
  {
      if ((hdma->Instance->CCR & DMA_CCR_CIRC) == 0U)
 800645a:	687b      	ldr	r3, [r7, #4]
 800645c:	681b      	ldr	r3, [r3, #0]
 800645e:	681b      	ldr	r3, [r3, #0]
 8006460:	2220      	movs	r2, #32
 8006462:	4013      	ands	r3, r2
 8006464:	d10b      	bne.n	800647e <HAL_DMA_IRQHandler+0xba>
      {
        /* Disable the transfer complete and error interrupt */
        __HAL_DMA_DISABLE_IT(hdma, DMA_IT_TE | DMA_IT_TC);
 8006466:	687b      	ldr	r3, [r7, #4]
 8006468:	681b      	ldr	r3, [r3, #0]
 800646a:	681a      	ldr	r2, [r3, #0]
 800646c:	687b      	ldr	r3, [r7, #4]
 800646e:	681b      	ldr	r3, [r3, #0]
 8006470:	210a      	movs	r1, #10
 8006472:	438a      	bics	r2, r1
 8006474:	601a      	str	r2, [r3, #0]

        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_READY;
 8006476:	687b      	ldr	r3, [r7, #4]
 8006478:	2225      	movs	r2, #37	@ 0x25
 800647a:	2101      	movs	r1, #1
 800647c:	5499      	strb	r1, [r3, r2]
      }
      /* Clear the transfer complete flag */
      __HAL_DMA_CLEAR_FLAG(hdma, (DMA_FLAG_TC1 << (hdma->ChannelIndex & 0x1CU)));
 800647e:	4b29      	ldr	r3, [pc, #164]	@ (8006524 <HAL_DMA_IRQHandler+0x160>)
 8006480:	6859      	ldr	r1, [r3, #4]
 8006482:	687b      	ldr	r3, [r7, #4]
 8006484:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8006486:	221c      	movs	r2, #28
 8006488:	4013      	ands	r3, r2
 800648a:	2202      	movs	r2, #2
 800648c:	409a      	lsls	r2, r3
 800648e:	4b25      	ldr	r3, [pc, #148]	@ (8006524 <HAL_DMA_IRQHandler+0x160>)
 8006490:	430a      	orrs	r2, r1
 8006492:	605a      	str	r2, [r3, #4]

      /* Process Unlocked */
      __HAL_UNLOCK(hdma);
 8006494:	687b      	ldr	r3, [r7, #4]
 8006496:	2224      	movs	r2, #36	@ 0x24
 8006498:	2100      	movs	r1, #0
 800649a:	5499      	strb	r1, [r3, r2]

      if (hdma->XferCpltCallback != NULL)
 800649c:	687b      	ldr	r3, [r7, #4]
 800649e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80064a0:	2b00      	cmp	r3, #0
 80064a2:	d03a      	beq.n	800651a <HAL_DMA_IRQHandler+0x156>
      {
        /* Transfer complete callback */
        hdma->XferCpltCallback(hdma);
 80064a4:	687b      	ldr	r3, [r7, #4]
 80064a6:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80064a8:	687a      	ldr	r2, [r7, #4]
 80064aa:	0010      	movs	r0, r2
 80064ac:	4798      	blx	r3
      if (hdma->XferCpltCallback != NULL)
 80064ae:	e034      	b.n	800651a <HAL_DMA_IRQHandler+0x156>
      }
  }

  /* Transfer Error Interrupt management **************************************/
  else if (((flag_it & (DMA_FLAG_TE1 << (hdma->ChannelIndex & 0x1CU))) != 0U) && ((source_it & DMA_IT_TE) != 0U))
 80064b0:	687b      	ldr	r3, [r7, #4]
 80064b2:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80064b4:	221c      	movs	r2, #28
 80064b6:	4013      	ands	r3, r2
 80064b8:	2208      	movs	r2, #8
 80064ba:	409a      	lsls	r2, r3
 80064bc:	0013      	movs	r3, r2
 80064be:	68fa      	ldr	r2, [r7, #12]
 80064c0:	4013      	ands	r3, r2
 80064c2:	d02b      	beq.n	800651c <HAL_DMA_IRQHandler+0x158>
 80064c4:	68bb      	ldr	r3, [r7, #8]
 80064c6:	2208      	movs	r2, #8
 80064c8:	4013      	ands	r3, r2
 80064ca:	d027      	beq.n	800651c <HAL_DMA_IRQHandler+0x158>
  {
    /* When a DMA transfer error occurs */
    /* A hardware clear of its EN bits is performed */
    /* Disable ALL DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 80064cc:	687b      	ldr	r3, [r7, #4]
 80064ce:	681b      	ldr	r3, [r3, #0]
 80064d0:	681a      	ldr	r2, [r3, #0]
 80064d2:	687b      	ldr	r3, [r7, #4]
 80064d4:	681b      	ldr	r3, [r3, #0]
 80064d6:	210e      	movs	r1, #14
 80064d8:	438a      	bics	r2, r1
 80064da:	601a      	str	r2, [r3, #0]

    /* Clear all flags */
#if defined(DMA2)
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1CU));
#else
    __HAL_DMA_CLEAR_FLAG(hdma, (DMA_FLAG_GI1 << (hdma->ChannelIndex & 0x1CU)));
 80064dc:	4b11      	ldr	r3, [pc, #68]	@ (8006524 <HAL_DMA_IRQHandler+0x160>)
 80064de:	6859      	ldr	r1, [r3, #4]
 80064e0:	687b      	ldr	r3, [r7, #4]
 80064e2:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80064e4:	221c      	movs	r2, #28
 80064e6:	4013      	ands	r3, r2
 80064e8:	2201      	movs	r2, #1
 80064ea:	409a      	lsls	r2, r3
 80064ec:	4b0d      	ldr	r3, [pc, #52]	@ (8006524 <HAL_DMA_IRQHandler+0x160>)
 80064ee:	430a      	orrs	r2, r1
 80064f0:	605a      	str	r2, [r3, #4]
#endif /* DMA2 */

    /* Update error code */
    hdma->ErrorCode = HAL_DMA_ERROR_TE;
 80064f2:	687b      	ldr	r3, [r7, #4]
 80064f4:	2201      	movs	r2, #1
 80064f6:	63da      	str	r2, [r3, #60]	@ 0x3c

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 80064f8:	687b      	ldr	r3, [r7, #4]
 80064fa:	2225      	movs	r2, #37	@ 0x25
 80064fc:	2101      	movs	r1, #1
 80064fe:	5499      	strb	r1, [r3, r2]

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8006500:	687b      	ldr	r3, [r7, #4]
 8006502:	2224      	movs	r2, #36	@ 0x24
 8006504:	2100      	movs	r1, #0
 8006506:	5499      	strb	r1, [r3, r2]

    if (hdma->XferErrorCallback != NULL)
 8006508:	687b      	ldr	r3, [r7, #4]
 800650a:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800650c:	2b00      	cmp	r3, #0
 800650e:	d005      	beq.n	800651c <HAL_DMA_IRQHandler+0x158>
    {
      /* Transfer error callback */
      hdma->XferErrorCallback(hdma);
 8006510:	687b      	ldr	r3, [r7, #4]
 8006512:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8006514:	687a      	ldr	r2, [r7, #4]
 8006516:	0010      	movs	r0, r2
 8006518:	4798      	blx	r3
  }
  else
  {
    /* Nothing To Do */
  }
  return;
 800651a:	46c0      	nop			@ (mov r8, r8)
 800651c:	46c0      	nop			@ (mov r8, r8)
}
 800651e:	46bd      	mov	sp, r7
 8006520:	b004      	add	sp, #16
 8006522:	bd80      	pop	{r7, pc}
 8006524:	40020000 	.word	0x40020000

08006528 <HAL_DMA_GetState>:
  * @param hdma Pointer to a DMA_HandleTypeDef structure that contains
  *             the configuration information for the specified DMA Channel.
  * @retval HAL state
  */
HAL_DMA_StateTypeDef HAL_DMA_GetState(DMA_HandleTypeDef *hdma)
{
 8006528:	b580      	push	{r7, lr}
 800652a:	b082      	sub	sp, #8
 800652c:	af00      	add	r7, sp, #0
 800652e:	6078      	str	r0, [r7, #4]
  /* Return DMA handle state */
  return hdma->State;
 8006530:	687b      	ldr	r3, [r7, #4]
 8006532:	2225      	movs	r2, #37	@ 0x25
 8006534:	5c9b      	ldrb	r3, [r3, r2]
 8006536:	b2db      	uxtb	r3, r3
}
 8006538:	0018      	movs	r0, r3
 800653a:	46bd      	mov	sp, r7
 800653c:	b002      	add	sp, #8
 800653e:	bd80      	pop	{r7, pc}

08006540 <DMA_SetConfig>:
  * @param DstAddress The destination memory Buffer address
  * @param DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
static void DMA_SetConfig(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 8006540:	b580      	push	{r7, lr}
 8006542:	b084      	sub	sp, #16
 8006544:	af00      	add	r7, sp, #0
 8006546:	60f8      	str	r0, [r7, #12]
 8006548:	60b9      	str	r1, [r7, #8]
 800654a:	607a      	str	r2, [r7, #4]
 800654c:	603b      	str	r3, [r7, #0]
  /* Clear the DMAMUX synchro overrun flag */
  hdma->DMAmuxChannelStatus->CFR = hdma->DMAmuxChannelStatusMask;
 800654e:	68fb      	ldr	r3, [r7, #12]
 8006550:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8006552:	68fa      	ldr	r2, [r7, #12]
 8006554:	6cd2      	ldr	r2, [r2, #76]	@ 0x4c
 8006556:	605a      	str	r2, [r3, #4]

  if (hdma->DMAmuxRequestGen != 0U)
 8006558:	68fb      	ldr	r3, [r7, #12]
 800655a:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800655c:	2b00      	cmp	r3, #0
 800655e:	d004      	beq.n	800656a <DMA_SetConfig+0x2a>
  {
    /* Clear the DMAMUX request generator overrun flag */
    hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
 8006560:	68fb      	ldr	r3, [r7, #12]
 8006562:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8006564:	68fa      	ldr	r2, [r7, #12]
 8006566:	6d92      	ldr	r2, [r2, #88]	@ 0x58
 8006568:	605a      	str	r2, [r3, #4]

  /* Clear all flags */
#if defined(DMA2)
  hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1CU));
#else
  __HAL_DMA_CLEAR_FLAG(hdma, (DMA_FLAG_GI1 << (hdma->ChannelIndex & 0x1CU)));
 800656a:	4b14      	ldr	r3, [pc, #80]	@ (80065bc <DMA_SetConfig+0x7c>)
 800656c:	6859      	ldr	r1, [r3, #4]
 800656e:	68fb      	ldr	r3, [r7, #12]
 8006570:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8006572:	221c      	movs	r2, #28
 8006574:	4013      	ands	r3, r2
 8006576:	2201      	movs	r2, #1
 8006578:	409a      	lsls	r2, r3
 800657a:	4b10      	ldr	r3, [pc, #64]	@ (80065bc <DMA_SetConfig+0x7c>)
 800657c:	430a      	orrs	r2, r1
 800657e:	605a      	str	r2, [r3, #4]
#endif /* DMA2 */

  /* Configure DMA Channel data length */
  hdma->Instance->CNDTR = DataLength;
 8006580:	68fb      	ldr	r3, [r7, #12]
 8006582:	681b      	ldr	r3, [r3, #0]
 8006584:	683a      	ldr	r2, [r7, #0]
 8006586:	605a      	str	r2, [r3, #4]

  /* Memory to Peripheral */
  if ((hdma->Init.Direction) == DMA_MEMORY_TO_PERIPH)
 8006588:	68fb      	ldr	r3, [r7, #12]
 800658a:	689b      	ldr	r3, [r3, #8]
 800658c:	2b10      	cmp	r3, #16
 800658e:	d108      	bne.n	80065a2 <DMA_SetConfig+0x62>
  {
    /* Configure DMA Channel destination address */
    hdma->Instance->CPAR = DstAddress;
 8006590:	68fb      	ldr	r3, [r7, #12]
 8006592:	681b      	ldr	r3, [r3, #0]
 8006594:	687a      	ldr	r2, [r7, #4]
 8006596:	609a      	str	r2, [r3, #8]

    /* Configure DMA Channel source address */
    hdma->Instance->CMAR = SrcAddress;
 8006598:	68fb      	ldr	r3, [r7, #12]
 800659a:	681b      	ldr	r3, [r3, #0]
 800659c:	68ba      	ldr	r2, [r7, #8]
 800659e:	60da      	str	r2, [r3, #12]
    hdma->Instance->CPAR = SrcAddress;

    /* Configure DMA Channel destination address */
    hdma->Instance->CMAR = DstAddress;
  }
}
 80065a0:	e007      	b.n	80065b2 <DMA_SetConfig+0x72>
    hdma->Instance->CPAR = SrcAddress;
 80065a2:	68fb      	ldr	r3, [r7, #12]
 80065a4:	681b      	ldr	r3, [r3, #0]
 80065a6:	68ba      	ldr	r2, [r7, #8]
 80065a8:	609a      	str	r2, [r3, #8]
    hdma->Instance->CMAR = DstAddress;
 80065aa:	68fb      	ldr	r3, [r7, #12]
 80065ac:	681b      	ldr	r3, [r3, #0]
 80065ae:	687a      	ldr	r2, [r7, #4]
 80065b0:	60da      	str	r2, [r3, #12]
}
 80065b2:	46c0      	nop			@ (mov r8, r8)
 80065b4:	46bd      	mov	sp, r7
 80065b6:	b004      	add	sp, #16
 80065b8:	bd80      	pop	{r7, pc}
 80065ba:	46c0      	nop			@ (mov r8, r8)
 80065bc:	40020000 	.word	0x40020000

080065c0 <DMA_CalcDMAMUXChannelBaseAndMask>:
  * @param hdma Pointer to a DMA_HandleTypeDef structure that contains
  *             the configuration information for the specified DMA Channel.
  * @retval None
  */
static void DMA_CalcDMAMUXChannelBaseAndMask(DMA_HandleTypeDef *hdma)
{
 80065c0:	b580      	push	{r7, lr}
 80065c2:	b084      	sub	sp, #16
 80065c4:	af00      	add	r7, sp, #0
 80065c6:	6078      	str	r0, [r7, #4]
    /* Prepare channel_number used for DMAmuxChannelStatusMask computation */
    channel_number = (((((uint32_t)hdma->Instance & 0xFFU) - 8U) / 20U) + 7U);
  }
#else
  /* Associate a DMA Channel to a DMAMUX channel */
  hdma->DMAmuxChannel = (DMAMUX_Channel_TypeDef *)(uint32_t)((uint32_t)DMAMUX1_Channel0 + ((hdma->ChannelIndex >> 2U) * ((uint32_t)DMAMUX1_Channel1 - (uint32_t)DMAMUX1_Channel0)));
 80065c8:	687b      	ldr	r3, [r7, #4]
 80065ca:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80065cc:	089b      	lsrs	r3, r3, #2
 80065ce:	4a10      	ldr	r2, [pc, #64]	@ (8006610 <DMA_CalcDMAMUXChannelBaseAndMask+0x50>)
 80065d0:	4694      	mov	ip, r2
 80065d2:	4463      	add	r3, ip
 80065d4:	009b      	lsls	r3, r3, #2
 80065d6:	001a      	movs	r2, r3
 80065d8:	687b      	ldr	r3, [r7, #4]
 80065da:	645a      	str	r2, [r3, #68]	@ 0x44

  /* Prepare channel_number used for DMAmuxChannelStatusMask computation */
  channel_number = (((uint32_t)hdma->Instance & 0xFFU) - 8U) / 20U;
 80065dc:	687b      	ldr	r3, [r7, #4]
 80065de:	681b      	ldr	r3, [r3, #0]
 80065e0:	001a      	movs	r2, r3
 80065e2:	23ff      	movs	r3, #255	@ 0xff
 80065e4:	4013      	ands	r3, r2
 80065e6:	3b08      	subs	r3, #8
 80065e8:	2114      	movs	r1, #20
 80065ea:	0018      	movs	r0, r3
 80065ec:	f7f9 fda4 	bl	8000138 <__udivsi3>
 80065f0:	0003      	movs	r3, r0
 80065f2:	60fb      	str	r3, [r7, #12]
#endif /* DMA2 */

  /* Initialize the field DMAmuxChannelStatus to DMAMUX1_ChannelStatus base */
  hdma->DMAmuxChannelStatus = DMAMUX1_ChannelStatus;
 80065f4:	687b      	ldr	r3, [r7, #4]
 80065f6:	4a07      	ldr	r2, [pc, #28]	@ (8006614 <DMA_CalcDMAMUXChannelBaseAndMask+0x54>)
 80065f8:	649a      	str	r2, [r3, #72]	@ 0x48

  /* Initialize the field DMAmuxChannelStatusMask with the corresponding index of the DMAMUX channel selected for the current ChannelIndex */
  hdma->DMAmuxChannelStatusMask = 1UL << (channel_number & 0x1FU);
 80065fa:	68fb      	ldr	r3, [r7, #12]
 80065fc:	221f      	movs	r2, #31
 80065fe:	4013      	ands	r3, r2
 8006600:	2201      	movs	r2, #1
 8006602:	409a      	lsls	r2, r3
 8006604:	687b      	ldr	r3, [r7, #4]
 8006606:	64da      	str	r2, [r3, #76]	@ 0x4c
}
 8006608:	46c0      	nop			@ (mov r8, r8)
 800660a:	46bd      	mov	sp, r7
 800660c:	b004      	add	sp, #16
 800660e:	bd80      	pop	{r7, pc}
 8006610:	10008200 	.word	0x10008200
 8006614:	40020880 	.word	0x40020880

08006618 <DMA_CalcDMAMUXRequestGenBaseAndMask>:
  *             the configuration information for the specified DMA Channel.
  * @retval None
  */

static void DMA_CalcDMAMUXRequestGenBaseAndMask(DMA_HandleTypeDef *hdma)
{
 8006618:	b580      	push	{r7, lr}
 800661a:	b084      	sub	sp, #16
 800661c:	af00      	add	r7, sp, #0
 800661e:	6078      	str	r0, [r7, #4]
  uint32_t request =  hdma->Init.Request & DMAMUX_CxCR_DMAREQ_ID;
 8006620:	687b      	ldr	r3, [r7, #4]
 8006622:	685b      	ldr	r3, [r3, #4]
 8006624:	223f      	movs	r2, #63	@ 0x3f
 8006626:	4013      	ands	r3, r2
 8006628:	60fb      	str	r3, [r7, #12]

  /* DMA Channels are connected to DMAMUX1 request generator blocks*/
  hdma->DMAmuxRequestGen = (DMAMUX_RequestGen_TypeDef *)((uint32_t)(((uint32_t)DMAMUX1_RequestGenerator0) + ((request - 1U) * 4U)));
 800662a:	68fb      	ldr	r3, [r7, #12]
 800662c:	4a0a      	ldr	r2, [pc, #40]	@ (8006658 <DMA_CalcDMAMUXRequestGenBaseAndMask+0x40>)
 800662e:	4694      	mov	ip, r2
 8006630:	4463      	add	r3, ip
 8006632:	009b      	lsls	r3, r3, #2
 8006634:	001a      	movs	r2, r3
 8006636:	687b      	ldr	r3, [r7, #4]
 8006638:	651a      	str	r2, [r3, #80]	@ 0x50

  hdma->DMAmuxRequestGenStatus = DMAMUX1_RequestGenStatus;
 800663a:	687b      	ldr	r3, [r7, #4]
 800663c:	4a07      	ldr	r2, [pc, #28]	@ (800665c <DMA_CalcDMAMUXRequestGenBaseAndMask+0x44>)
 800663e:	655a      	str	r2, [r3, #84]	@ 0x54

  /* here "Request" is either DMA_REQUEST_GENERATOR0 to DMA_REQUEST_GENERATOR3, i.e. <= 4*/
  hdma->DMAmuxRequestGenStatusMask = 1UL << ((request - 1U) & 0x3U);
 8006640:	68fb      	ldr	r3, [r7, #12]
 8006642:	3b01      	subs	r3, #1
 8006644:	2203      	movs	r2, #3
 8006646:	4013      	ands	r3, r2
 8006648:	2201      	movs	r2, #1
 800664a:	409a      	lsls	r2, r3
 800664c:	687b      	ldr	r3, [r7, #4]
 800664e:	659a      	str	r2, [r3, #88]	@ 0x58
}
 8006650:	46c0      	nop			@ (mov r8, r8)
 8006652:	46bd      	mov	sp, r7
 8006654:	b004      	add	sp, #16
 8006656:	bd80      	pop	{r7, pc}
 8006658:	1000823f 	.word	0x1000823f
 800665c:	40020940 	.word	0x40020940

08006660 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8006660:	b580      	push	{r7, lr}
 8006662:	b086      	sub	sp, #24
 8006664:	af00      	add	r7, sp, #0
 8006666:	6078      	str	r0, [r7, #4]
 8006668:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 800666a:	2300      	movs	r3, #0
 800666c:	617b      	str	r3, [r7, #20]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 800666e:	e147      	b.n	8006900 <HAL_GPIO_Init+0x2a0>
  {
    /* Get current io position */
    iocurrent = (GPIO_Init->Pin) & (1uL << position);
 8006670:	683b      	ldr	r3, [r7, #0]
 8006672:	681b      	ldr	r3, [r3, #0]
 8006674:	2101      	movs	r1, #1
 8006676:	697a      	ldr	r2, [r7, #20]
 8006678:	4091      	lsls	r1, r2
 800667a:	000a      	movs	r2, r1
 800667c:	4013      	ands	r3, r2
 800667e:	60fb      	str	r3, [r7, #12]

    if (iocurrent != 0x00u)
 8006680:	68fb      	ldr	r3, [r7, #12]
 8006682:	2b00      	cmp	r3, #0
 8006684:	d100      	bne.n	8006688 <HAL_GPIO_Init+0x28>
 8006686:	e138      	b.n	80068fa <HAL_GPIO_Init+0x29a>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if (((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF))
 8006688:	683b      	ldr	r3, [r7, #0]
 800668a:	685b      	ldr	r3, [r3, #4]
 800668c:	2203      	movs	r2, #3
 800668e:	4013      	ands	r3, r2
 8006690:	2b01      	cmp	r3, #1
 8006692:	d005      	beq.n	80066a0 <HAL_GPIO_Init+0x40>
 8006694:	683b      	ldr	r3, [r7, #0]
 8006696:	685b      	ldr	r3, [r3, #4]
 8006698:	2203      	movs	r2, #3
 800669a:	4013      	ands	r3, r2
 800669c:	2b02      	cmp	r3, #2
 800669e:	d130      	bne.n	8006702 <HAL_GPIO_Init+0xa2>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));

        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 80066a0:	687b      	ldr	r3, [r7, #4]
 80066a2:	689b      	ldr	r3, [r3, #8]
 80066a4:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OSPEEDR_OSPEED0 << (position * 2u));
 80066a6:	697b      	ldr	r3, [r7, #20]
 80066a8:	005b      	lsls	r3, r3, #1
 80066aa:	2203      	movs	r2, #3
 80066ac:	409a      	lsls	r2, r3
 80066ae:	0013      	movs	r3, r2
 80066b0:	43da      	mvns	r2, r3
 80066b2:	693b      	ldr	r3, [r7, #16]
 80066b4:	4013      	ands	r3, r2
 80066b6:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_Init->Speed << (position * 2u));
 80066b8:	683b      	ldr	r3, [r7, #0]
 80066ba:	68da      	ldr	r2, [r3, #12]
 80066bc:	697b      	ldr	r3, [r7, #20]
 80066be:	005b      	lsls	r3, r3, #1
 80066c0:	409a      	lsls	r2, r3
 80066c2:	0013      	movs	r3, r2
 80066c4:	693a      	ldr	r2, [r7, #16]
 80066c6:	4313      	orrs	r3, r2
 80066c8:	613b      	str	r3, [r7, #16]
        GPIOx->OSPEEDR = temp;
 80066ca:	687b      	ldr	r3, [r7, #4]
 80066cc:	693a      	ldr	r2, [r7, #16]
 80066ce:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 80066d0:	687b      	ldr	r3, [r7, #4]
 80066d2:	685b      	ldr	r3, [r3, #4]
 80066d4:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OTYPER_OT0 << position) ;
 80066d6:	2201      	movs	r2, #1
 80066d8:	697b      	ldr	r3, [r7, #20]
 80066da:	409a      	lsls	r2, r3
 80066dc:	0013      	movs	r3, r2
 80066de:	43da      	mvns	r2, r3
 80066e0:	693b      	ldr	r3, [r7, #16]
 80066e2:	4013      	ands	r3, r2
 80066e4:	613b      	str	r3, [r7, #16]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 80066e6:	683b      	ldr	r3, [r7, #0]
 80066e8:	685b      	ldr	r3, [r3, #4]
 80066ea:	091b      	lsrs	r3, r3, #4
 80066ec:	2201      	movs	r2, #1
 80066ee:	401a      	ands	r2, r3
 80066f0:	697b      	ldr	r3, [r7, #20]
 80066f2:	409a      	lsls	r2, r3
 80066f4:	0013      	movs	r3, r2
 80066f6:	693a      	ldr	r2, [r7, #16]
 80066f8:	4313      	orrs	r3, r2
 80066fa:	613b      	str	r3, [r7, #16]
        GPIOx->OTYPER = temp;
 80066fc:	687b      	ldr	r3, [r7, #4]
 80066fe:	693a      	ldr	r2, [r7, #16]
 8006700:	605a      	str	r2, [r3, #4]
      }

      if ((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8006702:	683b      	ldr	r3, [r7, #0]
 8006704:	685b      	ldr	r3, [r3, #4]
 8006706:	2203      	movs	r2, #3
 8006708:	4013      	ands	r3, r2
 800670a:	2b03      	cmp	r3, #3
 800670c:	d017      	beq.n	800673e <HAL_GPIO_Init+0xde>
      {
        /* Check the Pull parameter */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 800670e:	687b      	ldr	r3, [r7, #4]
 8006710:	68db      	ldr	r3, [r3, #12]
 8006712:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_PUPDR_PUPD0 << (position * 2u));
 8006714:	697b      	ldr	r3, [r7, #20]
 8006716:	005b      	lsls	r3, r3, #1
 8006718:	2203      	movs	r2, #3
 800671a:	409a      	lsls	r2, r3
 800671c:	0013      	movs	r3, r2
 800671e:	43da      	mvns	r2, r3
 8006720:	693b      	ldr	r3, [r7, #16]
 8006722:	4013      	ands	r3, r2
 8006724:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Pull) << (position * 2u));
 8006726:	683b      	ldr	r3, [r7, #0]
 8006728:	689a      	ldr	r2, [r3, #8]
 800672a:	697b      	ldr	r3, [r7, #20]
 800672c:	005b      	lsls	r3, r3, #1
 800672e:	409a      	lsls	r2, r3
 8006730:	0013      	movs	r3, r2
 8006732:	693a      	ldr	r2, [r7, #16]
 8006734:	4313      	orrs	r3, r2
 8006736:	613b      	str	r3, [r7, #16]
        GPIOx->PUPDR = temp;
 8006738:	687b      	ldr	r3, [r7, #4]
 800673a:	693a      	ldr	r2, [r7, #16]
 800673c:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 800673e:	683b      	ldr	r3, [r7, #0]
 8006740:	685b      	ldr	r3, [r3, #4]
 8006742:	2203      	movs	r2, #3
 8006744:	4013      	ands	r3, r2
 8006746:	2b02      	cmp	r3, #2
 8006748:	d123      	bne.n	8006792 <HAL_GPIO_Init+0x132>
        /* Check the Alternate function parameters */
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3u];
 800674a:	697b      	ldr	r3, [r7, #20]
 800674c:	08da      	lsrs	r2, r3, #3
 800674e:	687b      	ldr	r3, [r7, #4]
 8006750:	3208      	adds	r2, #8
 8006752:	0092      	lsls	r2, r2, #2
 8006754:	58d3      	ldr	r3, [r2, r3]
 8006756:	613b      	str	r3, [r7, #16]
        temp &= ~(0xFu << ((position & 0x07u) * 4u));
 8006758:	697b      	ldr	r3, [r7, #20]
 800675a:	2207      	movs	r2, #7
 800675c:	4013      	ands	r3, r2
 800675e:	009b      	lsls	r3, r3, #2
 8006760:	220f      	movs	r2, #15
 8006762:	409a      	lsls	r2, r3
 8006764:	0013      	movs	r3, r2
 8006766:	43da      	mvns	r2, r3
 8006768:	693b      	ldr	r3, [r7, #16]
 800676a:	4013      	ands	r3, r2
 800676c:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07u) * 4u));
 800676e:	683b      	ldr	r3, [r7, #0]
 8006770:	691a      	ldr	r2, [r3, #16]
 8006772:	697b      	ldr	r3, [r7, #20]
 8006774:	2107      	movs	r1, #7
 8006776:	400b      	ands	r3, r1
 8006778:	009b      	lsls	r3, r3, #2
 800677a:	409a      	lsls	r2, r3
 800677c:	0013      	movs	r3, r2
 800677e:	693a      	ldr	r2, [r7, #16]
 8006780:	4313      	orrs	r3, r2
 8006782:	613b      	str	r3, [r7, #16]
        GPIOx->AFR[position >> 3u] = temp;
 8006784:	697b      	ldr	r3, [r7, #20]
 8006786:	08da      	lsrs	r2, r3, #3
 8006788:	687b      	ldr	r3, [r7, #4]
 800678a:	3208      	adds	r2, #8
 800678c:	0092      	lsls	r2, r2, #2
 800678e:	6939      	ldr	r1, [r7, #16]
 8006790:	50d1      	str	r1, [r2, r3]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8006792:	687b      	ldr	r3, [r7, #4]
 8006794:	681b      	ldr	r3, [r3, #0]
 8006796:	613b      	str	r3, [r7, #16]
      temp &= ~(GPIO_MODER_MODE0 << (position * 2u));
 8006798:	697b      	ldr	r3, [r7, #20]
 800679a:	005b      	lsls	r3, r3, #1
 800679c:	2203      	movs	r2, #3
 800679e:	409a      	lsls	r2, r3
 80067a0:	0013      	movs	r3, r2
 80067a2:	43da      	mvns	r2, r3
 80067a4:	693b      	ldr	r3, [r7, #16]
 80067a6:	4013      	ands	r3, r2
 80067a8:	613b      	str	r3, [r7, #16]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2u));
 80067aa:	683b      	ldr	r3, [r7, #0]
 80067ac:	685b      	ldr	r3, [r3, #4]
 80067ae:	2203      	movs	r2, #3
 80067b0:	401a      	ands	r2, r3
 80067b2:	697b      	ldr	r3, [r7, #20]
 80067b4:	005b      	lsls	r3, r3, #1
 80067b6:	409a      	lsls	r2, r3
 80067b8:	0013      	movs	r3, r2
 80067ba:	693a      	ldr	r2, [r7, #16]
 80067bc:	4313      	orrs	r3, r2
 80067be:	613b      	str	r3, [r7, #16]
      GPIOx->MODER = temp;
 80067c0:	687b      	ldr	r3, [r7, #4]
 80067c2:	693a      	ldr	r2, [r7, #16]
 80067c4:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) != 0x00u)
 80067c6:	683b      	ldr	r3, [r7, #0]
 80067c8:	685a      	ldr	r2, [r3, #4]
 80067ca:	23c0      	movs	r3, #192	@ 0xc0
 80067cc:	029b      	lsls	r3, r3, #10
 80067ce:	4013      	ands	r3, r2
 80067d0:	d100      	bne.n	80067d4 <HAL_GPIO_Init+0x174>
 80067d2:	e092      	b.n	80068fa <HAL_GPIO_Init+0x29a>
      {
        temp = EXTI->EXTICR[position >> 2u];
 80067d4:	4a50      	ldr	r2, [pc, #320]	@ (8006918 <HAL_GPIO_Init+0x2b8>)
 80067d6:	697b      	ldr	r3, [r7, #20]
 80067d8:	089b      	lsrs	r3, r3, #2
 80067da:	3318      	adds	r3, #24
 80067dc:	009b      	lsls	r3, r3, #2
 80067de:	589b      	ldr	r3, [r3, r2]
 80067e0:	613b      	str	r3, [r7, #16]
        temp &= ~(0x0FuL << (8u * (position & 0x03u)));
 80067e2:	697b      	ldr	r3, [r7, #20]
 80067e4:	2203      	movs	r2, #3
 80067e6:	4013      	ands	r3, r2
 80067e8:	00db      	lsls	r3, r3, #3
 80067ea:	220f      	movs	r2, #15
 80067ec:	409a      	lsls	r2, r3
 80067ee:	0013      	movs	r3, r2
 80067f0:	43da      	mvns	r2, r3
 80067f2:	693b      	ldr	r3, [r7, #16]
 80067f4:	4013      	ands	r3, r2
 80067f6:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_GET_INDEX(GPIOx) << (8u * (position & 0x03u)));
 80067f8:	687a      	ldr	r2, [r7, #4]
 80067fa:	23a0      	movs	r3, #160	@ 0xa0
 80067fc:	05db      	lsls	r3, r3, #23
 80067fe:	429a      	cmp	r2, r3
 8006800:	d013      	beq.n	800682a <HAL_GPIO_Init+0x1ca>
 8006802:	687b      	ldr	r3, [r7, #4]
 8006804:	4a45      	ldr	r2, [pc, #276]	@ (800691c <HAL_GPIO_Init+0x2bc>)
 8006806:	4293      	cmp	r3, r2
 8006808:	d00d      	beq.n	8006826 <HAL_GPIO_Init+0x1c6>
 800680a:	687b      	ldr	r3, [r7, #4]
 800680c:	4a44      	ldr	r2, [pc, #272]	@ (8006920 <HAL_GPIO_Init+0x2c0>)
 800680e:	4293      	cmp	r3, r2
 8006810:	d007      	beq.n	8006822 <HAL_GPIO_Init+0x1c2>
 8006812:	687b      	ldr	r3, [r7, #4]
 8006814:	4a43      	ldr	r2, [pc, #268]	@ (8006924 <HAL_GPIO_Init+0x2c4>)
 8006816:	4293      	cmp	r3, r2
 8006818:	d101      	bne.n	800681e <HAL_GPIO_Init+0x1be>
 800681a:	2303      	movs	r3, #3
 800681c:	e006      	b.n	800682c <HAL_GPIO_Init+0x1cc>
 800681e:	2305      	movs	r3, #5
 8006820:	e004      	b.n	800682c <HAL_GPIO_Init+0x1cc>
 8006822:	2302      	movs	r3, #2
 8006824:	e002      	b.n	800682c <HAL_GPIO_Init+0x1cc>
 8006826:	2301      	movs	r3, #1
 8006828:	e000      	b.n	800682c <HAL_GPIO_Init+0x1cc>
 800682a:	2300      	movs	r3, #0
 800682c:	697a      	ldr	r2, [r7, #20]
 800682e:	2103      	movs	r1, #3
 8006830:	400a      	ands	r2, r1
 8006832:	00d2      	lsls	r2, r2, #3
 8006834:	4093      	lsls	r3, r2
 8006836:	693a      	ldr	r2, [r7, #16]
 8006838:	4313      	orrs	r3, r2
 800683a:	613b      	str	r3, [r7, #16]
        EXTI->EXTICR[position >> 2u] = temp;
 800683c:	4936      	ldr	r1, [pc, #216]	@ (8006918 <HAL_GPIO_Init+0x2b8>)
 800683e:	697b      	ldr	r3, [r7, #20]
 8006840:	089b      	lsrs	r3, r3, #2
 8006842:	3318      	adds	r3, #24
 8006844:	009b      	lsls	r3, r3, #2
 8006846:	693a      	ldr	r2, [r7, #16]
 8006848:	505a      	str	r2, [r3, r1]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR1;
 800684a:	4b33      	ldr	r3, [pc, #204]	@ (8006918 <HAL_GPIO_Init+0x2b8>)
 800684c:	681b      	ldr	r3, [r3, #0]
 800684e:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8006850:	68fb      	ldr	r3, [r7, #12]
 8006852:	43da      	mvns	r2, r3
 8006854:	693b      	ldr	r3, [r7, #16]
 8006856:	4013      	ands	r3, r2
 8006858:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_RISING) != 0x00u)
 800685a:	683b      	ldr	r3, [r7, #0]
 800685c:	685a      	ldr	r2, [r3, #4]
 800685e:	2380      	movs	r3, #128	@ 0x80
 8006860:	035b      	lsls	r3, r3, #13
 8006862:	4013      	ands	r3, r2
 8006864:	d003      	beq.n	800686e <HAL_GPIO_Init+0x20e>
        {
          temp |= iocurrent;
 8006866:	693a      	ldr	r2, [r7, #16]
 8006868:	68fb      	ldr	r3, [r7, #12]
 800686a:	4313      	orrs	r3, r2
 800686c:	613b      	str	r3, [r7, #16]
        }
        EXTI->RTSR1 = temp;
 800686e:	4b2a      	ldr	r3, [pc, #168]	@ (8006918 <HAL_GPIO_Init+0x2b8>)
 8006870:	693a      	ldr	r2, [r7, #16]
 8006872:	601a      	str	r2, [r3, #0]

        temp = EXTI->FTSR1;
 8006874:	4b28      	ldr	r3, [pc, #160]	@ (8006918 <HAL_GPIO_Init+0x2b8>)
 8006876:	685b      	ldr	r3, [r3, #4]
 8006878:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 800687a:	68fb      	ldr	r3, [r7, #12]
 800687c:	43da      	mvns	r2, r3
 800687e:	693b      	ldr	r3, [r7, #16]
 8006880:	4013      	ands	r3, r2
 8006882:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00u)
 8006884:	683b      	ldr	r3, [r7, #0]
 8006886:	685a      	ldr	r2, [r3, #4]
 8006888:	2380      	movs	r3, #128	@ 0x80
 800688a:	039b      	lsls	r3, r3, #14
 800688c:	4013      	ands	r3, r2
 800688e:	d003      	beq.n	8006898 <HAL_GPIO_Init+0x238>
        {
          temp |= iocurrent;
 8006890:	693a      	ldr	r2, [r7, #16]
 8006892:	68fb      	ldr	r3, [r7, #12]
 8006894:	4313      	orrs	r3, r2
 8006896:	613b      	str	r3, [r7, #16]
        }
        EXTI->FTSR1 = temp;
 8006898:	4b1f      	ldr	r3, [pc, #124]	@ (8006918 <HAL_GPIO_Init+0x2b8>)
 800689a:	693a      	ldr	r2, [r7, #16]
 800689c:	605a      	str	r2, [r3, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->EMR1;
 800689e:	4a1e      	ldr	r2, [pc, #120]	@ (8006918 <HAL_GPIO_Init+0x2b8>)
 80068a0:	2384      	movs	r3, #132	@ 0x84
 80068a2:	58d3      	ldr	r3, [r2, r3]
 80068a4:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 80068a6:	68fb      	ldr	r3, [r7, #12]
 80068a8:	43da      	mvns	r2, r3
 80068aa:	693b      	ldr	r3, [r7, #16]
 80068ac:	4013      	ands	r3, r2
 80068ae:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_EVT) != 0x00u)
 80068b0:	683b      	ldr	r3, [r7, #0]
 80068b2:	685a      	ldr	r2, [r3, #4]
 80068b4:	2380      	movs	r3, #128	@ 0x80
 80068b6:	029b      	lsls	r3, r3, #10
 80068b8:	4013      	ands	r3, r2
 80068ba:	d003      	beq.n	80068c4 <HAL_GPIO_Init+0x264>
        {
          temp |= iocurrent;
 80068bc:	693a      	ldr	r2, [r7, #16]
 80068be:	68fb      	ldr	r3, [r7, #12]
 80068c0:	4313      	orrs	r3, r2
 80068c2:	613b      	str	r3, [r7, #16]
        }
        EXTI->EMR1 = temp;
 80068c4:	4914      	ldr	r1, [pc, #80]	@ (8006918 <HAL_GPIO_Init+0x2b8>)
 80068c6:	2284      	movs	r2, #132	@ 0x84
 80068c8:	693b      	ldr	r3, [r7, #16]
 80068ca:	508b      	str	r3, [r1, r2]

        temp = EXTI->IMR1;
 80068cc:	4a12      	ldr	r2, [pc, #72]	@ (8006918 <HAL_GPIO_Init+0x2b8>)
 80068ce:	2380      	movs	r3, #128	@ 0x80
 80068d0:	58d3      	ldr	r3, [r2, r3]
 80068d2:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 80068d4:	68fb      	ldr	r3, [r7, #12]
 80068d6:	43da      	mvns	r2, r3
 80068d8:	693b      	ldr	r3, [r7, #16]
 80068da:	4013      	ands	r3, r2
 80068dc:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_IT) != 0x00u)
 80068de:	683b      	ldr	r3, [r7, #0]
 80068e0:	685a      	ldr	r2, [r3, #4]
 80068e2:	2380      	movs	r3, #128	@ 0x80
 80068e4:	025b      	lsls	r3, r3, #9
 80068e6:	4013      	ands	r3, r2
 80068e8:	d003      	beq.n	80068f2 <HAL_GPIO_Init+0x292>
        {
          temp |= iocurrent;
 80068ea:	693a      	ldr	r2, [r7, #16]
 80068ec:	68fb      	ldr	r3, [r7, #12]
 80068ee:	4313      	orrs	r3, r2
 80068f0:	613b      	str	r3, [r7, #16]
        }
        EXTI->IMR1 = temp;
 80068f2:	4909      	ldr	r1, [pc, #36]	@ (8006918 <HAL_GPIO_Init+0x2b8>)
 80068f4:	2280      	movs	r2, #128	@ 0x80
 80068f6:	693b      	ldr	r3, [r7, #16]
 80068f8:	508b      	str	r3, [r1, r2]
      }
    }

    position++;
 80068fa:	697b      	ldr	r3, [r7, #20]
 80068fc:	3301      	adds	r3, #1
 80068fe:	617b      	str	r3, [r7, #20]
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8006900:	683b      	ldr	r3, [r7, #0]
 8006902:	681a      	ldr	r2, [r3, #0]
 8006904:	697b      	ldr	r3, [r7, #20]
 8006906:	40da      	lsrs	r2, r3
 8006908:	1e13      	subs	r3, r2, #0
 800690a:	d000      	beq.n	800690e <HAL_GPIO_Init+0x2ae>
 800690c:	e6b0      	b.n	8006670 <HAL_GPIO_Init+0x10>
  }
}
 800690e:	46c0      	nop			@ (mov r8, r8)
 8006910:	46c0      	nop			@ (mov r8, r8)
 8006912:	46bd      	mov	sp, r7
 8006914:	b006      	add	sp, #24
 8006916:	bd80      	pop	{r7, pc}
 8006918:	40021800 	.word	0x40021800
 800691c:	50000400 	.word	0x50000400
 8006920:	50000800 	.word	0x50000800
 8006924:	50000c00 	.word	0x50000c00

08006928 <HAL_GPIO_ReadPin>:
  * @param  GPIO_Pin specifies the port bit to read.
  *         This parameter can be any combination of GPIO_Pin_x where x can be (0..15).
  * @retval The input port pin value.
  */
GPIO_PinState HAL_GPIO_ReadPin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin)
{
 8006928:	b580      	push	{r7, lr}
 800692a:	b084      	sub	sp, #16
 800692c:	af00      	add	r7, sp, #0
 800692e:	6078      	str	r0, [r7, #4]
 8006930:	000a      	movs	r2, r1
 8006932:	1cbb      	adds	r3, r7, #2
 8006934:	801a      	strh	r2, [r3, #0]
  GPIO_PinState bitstatus;

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  if ((GPIOx->IDR & GPIO_Pin) != 0x00u)
 8006936:	687b      	ldr	r3, [r7, #4]
 8006938:	691b      	ldr	r3, [r3, #16]
 800693a:	1cba      	adds	r2, r7, #2
 800693c:	8812      	ldrh	r2, [r2, #0]
 800693e:	4013      	ands	r3, r2
 8006940:	d004      	beq.n	800694c <HAL_GPIO_ReadPin+0x24>
  {
    bitstatus = GPIO_PIN_SET;
 8006942:	230f      	movs	r3, #15
 8006944:	18fb      	adds	r3, r7, r3
 8006946:	2201      	movs	r2, #1
 8006948:	701a      	strb	r2, [r3, #0]
 800694a:	e003      	b.n	8006954 <HAL_GPIO_ReadPin+0x2c>
  }
  else
  {
    bitstatus = GPIO_PIN_RESET;
 800694c:	230f      	movs	r3, #15
 800694e:	18fb      	adds	r3, r7, r3
 8006950:	2200      	movs	r2, #0
 8006952:	701a      	strb	r2, [r3, #0]
  }
  return bitstatus;
 8006954:	230f      	movs	r3, #15
 8006956:	18fb      	adds	r3, r7, r3
 8006958:	781b      	ldrb	r3, [r3, #0]
}
 800695a:	0018      	movs	r0, r3
 800695c:	46bd      	mov	sp, r7
 800695e:	b004      	add	sp, #16
 8006960:	bd80      	pop	{r7, pc}

08006962 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8006962:	b580      	push	{r7, lr}
 8006964:	b082      	sub	sp, #8
 8006966:	af00      	add	r7, sp, #0
 8006968:	6078      	str	r0, [r7, #4]
 800696a:	0008      	movs	r0, r1
 800696c:	0011      	movs	r1, r2
 800696e:	1cbb      	adds	r3, r7, #2
 8006970:	1c02      	adds	r2, r0, #0
 8006972:	801a      	strh	r2, [r3, #0]
 8006974:	1c7b      	adds	r3, r7, #1
 8006976:	1c0a      	adds	r2, r1, #0
 8006978:	701a      	strb	r2, [r3, #0]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
 800697a:	1c7b      	adds	r3, r7, #1
 800697c:	781b      	ldrb	r3, [r3, #0]
 800697e:	2b00      	cmp	r3, #0
 8006980:	d004      	beq.n	800698c <HAL_GPIO_WritePin+0x2a>
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin;
 8006982:	1cbb      	adds	r3, r7, #2
 8006984:	881a      	ldrh	r2, [r3, #0]
 8006986:	687b      	ldr	r3, [r7, #4]
 8006988:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BRR = (uint32_t)GPIO_Pin;
  }
}
 800698a:	e003      	b.n	8006994 <HAL_GPIO_WritePin+0x32>
    GPIOx->BRR = (uint32_t)GPIO_Pin;
 800698c:	1cbb      	adds	r3, r7, #2
 800698e:	881a      	ldrh	r2, [r3, #0]
 8006990:	687b      	ldr	r3, [r7, #4]
 8006992:	629a      	str	r2, [r3, #40]	@ 0x28
}
 8006994:	46c0      	nop			@ (mov r8, r8)
 8006996:	46bd      	mov	sp, r7
 8006998:	b002      	add	sp, #8
 800699a:	bd80      	pop	{r7, pc}

0800699c <HAL_GPIO_EXTI_IRQHandler>:
  * @brief  Handle EXTI interrupt request.
  * @param  GPIO_Pin Specifies the port pin connected to corresponding EXTI line.
  * @retval None
  */
void HAL_GPIO_EXTI_IRQHandler(uint16_t GPIO_Pin)
{
 800699c:	b580      	push	{r7, lr}
 800699e:	b082      	sub	sp, #8
 80069a0:	af00      	add	r7, sp, #0
 80069a2:	0002      	movs	r2, r0
 80069a4:	1dbb      	adds	r3, r7, #6
 80069a6:	801a      	strh	r2, [r3, #0]
  /* EXTI line interrupt detected */
  if (__HAL_GPIO_EXTI_GET_RISING_IT(GPIO_Pin) != 0x00u)
 80069a8:	4b10      	ldr	r3, [pc, #64]	@ (80069ec <HAL_GPIO_EXTI_IRQHandler+0x50>)
 80069aa:	68db      	ldr	r3, [r3, #12]
 80069ac:	1dba      	adds	r2, r7, #6
 80069ae:	8812      	ldrh	r2, [r2, #0]
 80069b0:	4013      	ands	r3, r2
 80069b2:	d008      	beq.n	80069c6 <HAL_GPIO_EXTI_IRQHandler+0x2a>
  {
    __HAL_GPIO_EXTI_CLEAR_RISING_IT(GPIO_Pin);
 80069b4:	4b0d      	ldr	r3, [pc, #52]	@ (80069ec <HAL_GPIO_EXTI_IRQHandler+0x50>)
 80069b6:	1dba      	adds	r2, r7, #6
 80069b8:	8812      	ldrh	r2, [r2, #0]
 80069ba:	60da      	str	r2, [r3, #12]
    HAL_GPIO_EXTI_Rising_Callback(GPIO_Pin);
 80069bc:	1dbb      	adds	r3, r7, #6
 80069be:	881b      	ldrh	r3, [r3, #0]
 80069c0:	0018      	movs	r0, r3
 80069c2:	f000 f815 	bl	80069f0 <HAL_GPIO_EXTI_Rising_Callback>
  }

  if (__HAL_GPIO_EXTI_GET_FALLING_IT(GPIO_Pin) != 0x00u)
 80069c6:	4b09      	ldr	r3, [pc, #36]	@ (80069ec <HAL_GPIO_EXTI_IRQHandler+0x50>)
 80069c8:	691b      	ldr	r3, [r3, #16]
 80069ca:	1dba      	adds	r2, r7, #6
 80069cc:	8812      	ldrh	r2, [r2, #0]
 80069ce:	4013      	ands	r3, r2
 80069d0:	d008      	beq.n	80069e4 <HAL_GPIO_EXTI_IRQHandler+0x48>
  {
    __HAL_GPIO_EXTI_CLEAR_FALLING_IT(GPIO_Pin);
 80069d2:	4b06      	ldr	r3, [pc, #24]	@ (80069ec <HAL_GPIO_EXTI_IRQHandler+0x50>)
 80069d4:	1dba      	adds	r2, r7, #6
 80069d6:	8812      	ldrh	r2, [r2, #0]
 80069d8:	611a      	str	r2, [r3, #16]
    HAL_GPIO_EXTI_Falling_Callback(GPIO_Pin);
 80069da:	1dbb      	adds	r3, r7, #6
 80069dc:	881b      	ldrh	r3, [r3, #0]
 80069de:	0018      	movs	r0, r3
 80069e0:	f7fc fdfa 	bl	80035d8 <HAL_GPIO_EXTI_Falling_Callback>
  }
}
 80069e4:	46c0      	nop			@ (mov r8, r8)
 80069e6:	46bd      	mov	sp, r7
 80069e8:	b002      	add	sp, #8
 80069ea:	bd80      	pop	{r7, pc}
 80069ec:	40021800 	.word	0x40021800

080069f0 <HAL_GPIO_EXTI_Rising_Callback>:
  * @brief  EXTI line detection callback.
  * @param  GPIO_Pin Specifies the port pin connected to corresponding EXTI line.
  * @retval None
  */
__weak void HAL_GPIO_EXTI_Rising_Callback(uint16_t GPIO_Pin)
{
 80069f0:	b580      	push	{r7, lr}
 80069f2:	b082      	sub	sp, #8
 80069f4:	af00      	add	r7, sp, #0
 80069f6:	0002      	movs	r2, r0
 80069f8:	1dbb      	adds	r3, r7, #6
 80069fa:	801a      	strh	r2, [r3, #0]
  UNUSED(GPIO_Pin);

  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_GPIO_EXTI_Rising_Callback could be implemented in the user file
   */
}
 80069fc:	46c0      	nop			@ (mov r8, r8)
 80069fe:	46bd      	mov	sp, r7
 8006a00:	b002      	add	sp, #8
 8006a02:	bd80      	pop	{r7, pc}

08006a04 <HAL_I2C_Init>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Init(I2C_HandleTypeDef *hi2c)
{
 8006a04:	b580      	push	{r7, lr}
 8006a06:	b082      	sub	sp, #8
 8006a08:	af00      	add	r7, sp, #0
 8006a0a:	6078      	str	r0, [r7, #4]
  /* Check the I2C handle allocation */
  if (hi2c == NULL)
 8006a0c:	687b      	ldr	r3, [r7, #4]
 8006a0e:	2b00      	cmp	r3, #0
 8006a10:	d101      	bne.n	8006a16 <HAL_I2C_Init+0x12>
  {
    return HAL_ERROR;
 8006a12:	2301      	movs	r3, #1
 8006a14:	e08f      	b.n	8006b36 <HAL_I2C_Init+0x132>
  assert_param(IS_I2C_OWN_ADDRESS2(hi2c->Init.OwnAddress2));
  assert_param(IS_I2C_OWN_ADDRESS2_MASK(hi2c->Init.OwnAddress2Masks));
  assert_param(IS_I2C_GENERAL_CALL(hi2c->Init.GeneralCallMode));
  assert_param(IS_I2C_NO_STRETCH(hi2c->Init.NoStretchMode));

  if (hi2c->State == HAL_I2C_STATE_RESET)
 8006a16:	687b      	ldr	r3, [r7, #4]
 8006a18:	2241      	movs	r2, #65	@ 0x41
 8006a1a:	5c9b      	ldrb	r3, [r3, r2]
 8006a1c:	b2db      	uxtb	r3, r3
 8006a1e:	2b00      	cmp	r3, #0
 8006a20:	d107      	bne.n	8006a32 <HAL_I2C_Init+0x2e>
  {
    /* Allocate lock resource and initialize it */
    hi2c->Lock = HAL_UNLOCKED;
 8006a22:	687b      	ldr	r3, [r7, #4]
 8006a24:	2240      	movs	r2, #64	@ 0x40
 8006a26:	2100      	movs	r1, #0
 8006a28:	5499      	strb	r1, [r3, r2]

    /* Init the low level hardware : GPIO, CLOCK, CORTEX...etc */
    hi2c->MspInitCallback(hi2c);
#else
    /* Init the low level hardware : GPIO, CLOCK, CORTEX...etc */
    HAL_I2C_MspInit(hi2c);
 8006a2a:	687b      	ldr	r3, [r7, #4]
 8006a2c:	0018      	movs	r0, r3
 8006a2e:	f7fe f89f 	bl	8004b70 <HAL_I2C_MspInit>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }

  hi2c->State = HAL_I2C_STATE_BUSY;
 8006a32:	687b      	ldr	r3, [r7, #4]
 8006a34:	2241      	movs	r2, #65	@ 0x41
 8006a36:	2124      	movs	r1, #36	@ 0x24
 8006a38:	5499      	strb	r1, [r3, r2]

  /* Disable the selected I2C peripheral */
  __HAL_I2C_DISABLE(hi2c);
 8006a3a:	687b      	ldr	r3, [r7, #4]
 8006a3c:	681b      	ldr	r3, [r3, #0]
 8006a3e:	681a      	ldr	r2, [r3, #0]
 8006a40:	687b      	ldr	r3, [r7, #4]
 8006a42:	681b      	ldr	r3, [r3, #0]
 8006a44:	2101      	movs	r1, #1
 8006a46:	438a      	bics	r2, r1
 8006a48:	601a      	str	r2, [r3, #0]

  /*---------------------------- I2Cx TIMINGR Configuration ------------------*/
  /* Configure I2Cx: Frequency range */
  hi2c->Instance->TIMINGR = hi2c->Init.Timing & TIMING_CLEAR_MASK;
 8006a4a:	687b      	ldr	r3, [r7, #4]
 8006a4c:	685a      	ldr	r2, [r3, #4]
 8006a4e:	687b      	ldr	r3, [r7, #4]
 8006a50:	681b      	ldr	r3, [r3, #0]
 8006a52:	493b      	ldr	r1, [pc, #236]	@ (8006b40 <HAL_I2C_Init+0x13c>)
 8006a54:	400a      	ands	r2, r1
 8006a56:	611a      	str	r2, [r3, #16]

  /*---------------------------- I2Cx OAR1 Configuration ---------------------*/
  /* Disable Own Address1 before set the Own Address1 configuration */
  hi2c->Instance->OAR1 &= ~I2C_OAR1_OA1EN;
 8006a58:	687b      	ldr	r3, [r7, #4]
 8006a5a:	681b      	ldr	r3, [r3, #0]
 8006a5c:	689a      	ldr	r2, [r3, #8]
 8006a5e:	687b      	ldr	r3, [r7, #4]
 8006a60:	681b      	ldr	r3, [r3, #0]
 8006a62:	4938      	ldr	r1, [pc, #224]	@ (8006b44 <HAL_I2C_Init+0x140>)
 8006a64:	400a      	ands	r2, r1
 8006a66:	609a      	str	r2, [r3, #8]

  /* Configure I2Cx: Own Address1 and ack own address1 mode */
  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_7BIT)
 8006a68:	687b      	ldr	r3, [r7, #4]
 8006a6a:	68db      	ldr	r3, [r3, #12]
 8006a6c:	2b01      	cmp	r3, #1
 8006a6e:	d108      	bne.n	8006a82 <HAL_I2C_Init+0x7e>
  {
    hi2c->Instance->OAR1 = (I2C_OAR1_OA1EN | hi2c->Init.OwnAddress1);
 8006a70:	687b      	ldr	r3, [r7, #4]
 8006a72:	689a      	ldr	r2, [r3, #8]
 8006a74:	687b      	ldr	r3, [r7, #4]
 8006a76:	681b      	ldr	r3, [r3, #0]
 8006a78:	2180      	movs	r1, #128	@ 0x80
 8006a7a:	0209      	lsls	r1, r1, #8
 8006a7c:	430a      	orrs	r2, r1
 8006a7e:	609a      	str	r2, [r3, #8]
 8006a80:	e007      	b.n	8006a92 <HAL_I2C_Init+0x8e>
  }
  else /* I2C_ADDRESSINGMODE_10BIT */
  {
    hi2c->Instance->OAR1 = (I2C_OAR1_OA1EN | I2C_OAR1_OA1MODE | hi2c->Init.OwnAddress1);
 8006a82:	687b      	ldr	r3, [r7, #4]
 8006a84:	689a      	ldr	r2, [r3, #8]
 8006a86:	687b      	ldr	r3, [r7, #4]
 8006a88:	681b      	ldr	r3, [r3, #0]
 8006a8a:	2184      	movs	r1, #132	@ 0x84
 8006a8c:	0209      	lsls	r1, r1, #8
 8006a8e:	430a      	orrs	r2, r1
 8006a90:	609a      	str	r2, [r3, #8]
  }

  /*---------------------------- I2Cx CR2 Configuration ----------------------*/
  /* Configure I2Cx: Addressing Master mode */
  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_10BIT)
 8006a92:	687b      	ldr	r3, [r7, #4]
 8006a94:	68db      	ldr	r3, [r3, #12]
 8006a96:	2b02      	cmp	r3, #2
 8006a98:	d109      	bne.n	8006aae <HAL_I2C_Init+0xaa>
  {
    SET_BIT(hi2c->Instance->CR2, I2C_CR2_ADD10);
 8006a9a:	687b      	ldr	r3, [r7, #4]
 8006a9c:	681b      	ldr	r3, [r3, #0]
 8006a9e:	685a      	ldr	r2, [r3, #4]
 8006aa0:	687b      	ldr	r3, [r7, #4]
 8006aa2:	681b      	ldr	r3, [r3, #0]
 8006aa4:	2180      	movs	r1, #128	@ 0x80
 8006aa6:	0109      	lsls	r1, r1, #4
 8006aa8:	430a      	orrs	r2, r1
 8006aaa:	605a      	str	r2, [r3, #4]
 8006aac:	e007      	b.n	8006abe <HAL_I2C_Init+0xba>
  }
  else
  {
    /* Clear the I2C ADD10 bit */
    CLEAR_BIT(hi2c->Instance->CR2, I2C_CR2_ADD10);
 8006aae:	687b      	ldr	r3, [r7, #4]
 8006ab0:	681b      	ldr	r3, [r3, #0]
 8006ab2:	685a      	ldr	r2, [r3, #4]
 8006ab4:	687b      	ldr	r3, [r7, #4]
 8006ab6:	681b      	ldr	r3, [r3, #0]
 8006ab8:	4923      	ldr	r1, [pc, #140]	@ (8006b48 <HAL_I2C_Init+0x144>)
 8006aba:	400a      	ands	r2, r1
 8006abc:	605a      	str	r2, [r3, #4]
  }
  /* Enable the AUTOEND by default, and enable NACK (should be disable only during Slave process */
  hi2c->Instance->CR2 |= (I2C_CR2_AUTOEND | I2C_CR2_NACK);
 8006abe:	687b      	ldr	r3, [r7, #4]
 8006ac0:	681b      	ldr	r3, [r3, #0]
 8006ac2:	685a      	ldr	r2, [r3, #4]
 8006ac4:	687b      	ldr	r3, [r7, #4]
 8006ac6:	681b      	ldr	r3, [r3, #0]
 8006ac8:	4920      	ldr	r1, [pc, #128]	@ (8006b4c <HAL_I2C_Init+0x148>)
 8006aca:	430a      	orrs	r2, r1
 8006acc:	605a      	str	r2, [r3, #4]

  /*---------------------------- I2Cx OAR2 Configuration ---------------------*/
  /* Disable Own Address2 before set the Own Address2 configuration */
  hi2c->Instance->OAR2 &= ~I2C_DUALADDRESS_ENABLE;
 8006ace:	687b      	ldr	r3, [r7, #4]
 8006ad0:	681b      	ldr	r3, [r3, #0]
 8006ad2:	68da      	ldr	r2, [r3, #12]
 8006ad4:	687b      	ldr	r3, [r7, #4]
 8006ad6:	681b      	ldr	r3, [r3, #0]
 8006ad8:	491a      	ldr	r1, [pc, #104]	@ (8006b44 <HAL_I2C_Init+0x140>)
 8006ada:	400a      	ands	r2, r1
 8006adc:	60da      	str	r2, [r3, #12]

  /* Configure I2Cx: Dual mode and Own Address2 */
  hi2c->Instance->OAR2 = (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2 | \
 8006ade:	687b      	ldr	r3, [r7, #4]
 8006ae0:	691a      	ldr	r2, [r3, #16]
 8006ae2:	687b      	ldr	r3, [r7, #4]
 8006ae4:	695b      	ldr	r3, [r3, #20]
 8006ae6:	431a      	orrs	r2, r3
 8006ae8:	0011      	movs	r1, r2
                          (hi2c->Init.OwnAddress2Masks << 8));
 8006aea:	687b      	ldr	r3, [r7, #4]
 8006aec:	699b      	ldr	r3, [r3, #24]
 8006aee:	021a      	lsls	r2, r3, #8
  hi2c->Instance->OAR2 = (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2 | \
 8006af0:	687b      	ldr	r3, [r7, #4]
 8006af2:	681b      	ldr	r3, [r3, #0]
 8006af4:	430a      	orrs	r2, r1
 8006af6:	60da      	str	r2, [r3, #12]

  /*---------------------------- I2Cx CR1 Configuration ----------------------*/
  /* Configure I2Cx: Generalcall and NoStretch mode */
  hi2c->Instance->CR1 = (hi2c->Init.GeneralCallMode | hi2c->Init.NoStretchMode);
 8006af8:	687b      	ldr	r3, [r7, #4]
 8006afa:	69d9      	ldr	r1, [r3, #28]
 8006afc:	687b      	ldr	r3, [r7, #4]
 8006afe:	6a1a      	ldr	r2, [r3, #32]
 8006b00:	687b      	ldr	r3, [r7, #4]
 8006b02:	681b      	ldr	r3, [r3, #0]
 8006b04:	430a      	orrs	r2, r1
 8006b06:	601a      	str	r2, [r3, #0]

  /* Enable the selected I2C peripheral */
  __HAL_I2C_ENABLE(hi2c);
 8006b08:	687b      	ldr	r3, [r7, #4]
 8006b0a:	681b      	ldr	r3, [r3, #0]
 8006b0c:	681a      	ldr	r2, [r3, #0]
 8006b0e:	687b      	ldr	r3, [r7, #4]
 8006b10:	681b      	ldr	r3, [r3, #0]
 8006b12:	2101      	movs	r1, #1
 8006b14:	430a      	orrs	r2, r1
 8006b16:	601a      	str	r2, [r3, #0]

  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8006b18:	687b      	ldr	r3, [r7, #4]
 8006b1a:	2200      	movs	r2, #0
 8006b1c:	645a      	str	r2, [r3, #68]	@ 0x44
  hi2c->State = HAL_I2C_STATE_READY;
 8006b1e:	687b      	ldr	r3, [r7, #4]
 8006b20:	2241      	movs	r2, #65	@ 0x41
 8006b22:	2120      	movs	r1, #32
 8006b24:	5499      	strb	r1, [r3, r2]
  hi2c->PreviousState = I2C_STATE_NONE;
 8006b26:	687b      	ldr	r3, [r7, #4]
 8006b28:	2200      	movs	r2, #0
 8006b2a:	631a      	str	r2, [r3, #48]	@ 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
 8006b2c:	687b      	ldr	r3, [r7, #4]
 8006b2e:	2242      	movs	r2, #66	@ 0x42
 8006b30:	2100      	movs	r1, #0
 8006b32:	5499      	strb	r1, [r3, r2]

  return HAL_OK;
 8006b34:	2300      	movs	r3, #0
}
 8006b36:	0018      	movs	r0, r3
 8006b38:	46bd      	mov	sp, r7
 8006b3a:	b002      	add	sp, #8
 8006b3c:	bd80      	pop	{r7, pc}
 8006b3e:	46c0      	nop			@ (mov r8, r8)
 8006b40:	f0ffffff 	.word	0xf0ffffff
 8006b44:	ffff7fff 	.word	0xffff7fff
 8006b48:	fffff7ff 	.word	0xfffff7ff
 8006b4c:	02008000 	.word	0x02008000

08006b50 <HAL_I2C_Master_Transmit>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Master_Transmit(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint8_t *pData,
                                          uint16_t Size, uint32_t Timeout)
{
 8006b50:	b590      	push	{r4, r7, lr}
 8006b52:	b089      	sub	sp, #36	@ 0x24
 8006b54:	af02      	add	r7, sp, #8
 8006b56:	60f8      	str	r0, [r7, #12]
 8006b58:	0008      	movs	r0, r1
 8006b5a:	607a      	str	r2, [r7, #4]
 8006b5c:	0019      	movs	r1, r3
 8006b5e:	230a      	movs	r3, #10
 8006b60:	18fb      	adds	r3, r7, r3
 8006b62:	1c02      	adds	r2, r0, #0
 8006b64:	801a      	strh	r2, [r3, #0]
 8006b66:	2308      	movs	r3, #8
 8006b68:	18fb      	adds	r3, r7, r3
 8006b6a:	1c0a      	adds	r2, r1, #0
 8006b6c:	801a      	strh	r2, [r3, #0]
  uint32_t tickstart;
  uint32_t xfermode;

  if (hi2c->State == HAL_I2C_STATE_READY)
 8006b6e:	68fb      	ldr	r3, [r7, #12]
 8006b70:	2241      	movs	r2, #65	@ 0x41
 8006b72:	5c9b      	ldrb	r3, [r3, r2]
 8006b74:	b2db      	uxtb	r3, r3
 8006b76:	2b20      	cmp	r3, #32
 8006b78:	d000      	beq.n	8006b7c <HAL_I2C_Master_Transmit+0x2c>
 8006b7a:	e10a      	b.n	8006d92 <HAL_I2C_Master_Transmit+0x242>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 8006b7c:	68fb      	ldr	r3, [r7, #12]
 8006b7e:	2240      	movs	r2, #64	@ 0x40
 8006b80:	5c9b      	ldrb	r3, [r3, r2]
 8006b82:	2b01      	cmp	r3, #1
 8006b84:	d101      	bne.n	8006b8a <HAL_I2C_Master_Transmit+0x3a>
 8006b86:	2302      	movs	r3, #2
 8006b88:	e104      	b.n	8006d94 <HAL_I2C_Master_Transmit+0x244>
 8006b8a:	68fb      	ldr	r3, [r7, #12]
 8006b8c:	2240      	movs	r2, #64	@ 0x40
 8006b8e:	2101      	movs	r1, #1
 8006b90:	5499      	strb	r1, [r3, r2]

    /* Init tickstart for timeout management*/
    tickstart = HAL_GetTick();
 8006b92:	f7fe fbad 	bl	80052f0 <HAL_GetTick>
 8006b96:	0003      	movs	r3, r0
 8006b98:	613b      	str	r3, [r7, #16]

    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY, tickstart) != HAL_OK)
 8006b9a:	2380      	movs	r3, #128	@ 0x80
 8006b9c:	0219      	lsls	r1, r3, #8
 8006b9e:	68f8      	ldr	r0, [r7, #12]
 8006ba0:	693b      	ldr	r3, [r7, #16]
 8006ba2:	9300      	str	r3, [sp, #0]
 8006ba4:	2319      	movs	r3, #25
 8006ba6:	2201      	movs	r2, #1
 8006ba8:	f001 f9c2 	bl	8007f30 <I2C_WaitOnFlagUntilTimeout>
 8006bac:	1e03      	subs	r3, r0, #0
 8006bae:	d001      	beq.n	8006bb4 <HAL_I2C_Master_Transmit+0x64>
    {
      return HAL_ERROR;
 8006bb0:	2301      	movs	r3, #1
 8006bb2:	e0ef      	b.n	8006d94 <HAL_I2C_Master_Transmit+0x244>
    }

    hi2c->State     = HAL_I2C_STATE_BUSY_TX;
 8006bb4:	68fb      	ldr	r3, [r7, #12]
 8006bb6:	2241      	movs	r2, #65	@ 0x41
 8006bb8:	2121      	movs	r1, #33	@ 0x21
 8006bba:	5499      	strb	r1, [r3, r2]
    hi2c->Mode      = HAL_I2C_MODE_MASTER;
 8006bbc:	68fb      	ldr	r3, [r7, #12]
 8006bbe:	2242      	movs	r2, #66	@ 0x42
 8006bc0:	2110      	movs	r1, #16
 8006bc2:	5499      	strb	r1, [r3, r2]
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8006bc4:	68fb      	ldr	r3, [r7, #12]
 8006bc6:	2200      	movs	r2, #0
 8006bc8:	645a      	str	r2, [r3, #68]	@ 0x44

    /* Prepare transfer parameters */
    hi2c->pBuffPtr  = pData;
 8006bca:	68fb      	ldr	r3, [r7, #12]
 8006bcc:	687a      	ldr	r2, [r7, #4]
 8006bce:	625a      	str	r2, [r3, #36]	@ 0x24
    hi2c->XferCount = Size;
 8006bd0:	68fb      	ldr	r3, [r7, #12]
 8006bd2:	2208      	movs	r2, #8
 8006bd4:	18ba      	adds	r2, r7, r2
 8006bd6:	8812      	ldrh	r2, [r2, #0]
 8006bd8:	855a      	strh	r2, [r3, #42]	@ 0x2a
    hi2c->XferISR   = NULL;
 8006bda:	68fb      	ldr	r3, [r7, #12]
 8006bdc:	2200      	movs	r2, #0
 8006bde:	635a      	str	r2, [r3, #52]	@ 0x34

    if (hi2c->XferCount > MAX_NBYTE_SIZE)
 8006be0:	68fb      	ldr	r3, [r7, #12]
 8006be2:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8006be4:	b29b      	uxth	r3, r3
 8006be6:	2bff      	cmp	r3, #255	@ 0xff
 8006be8:	d906      	bls.n	8006bf8 <HAL_I2C_Master_Transmit+0xa8>
    {
      hi2c->XferSize = MAX_NBYTE_SIZE;
 8006bea:	68fb      	ldr	r3, [r7, #12]
 8006bec:	22ff      	movs	r2, #255	@ 0xff
 8006bee:	851a      	strh	r2, [r3, #40]	@ 0x28
      xfermode = I2C_RELOAD_MODE;
 8006bf0:	2380      	movs	r3, #128	@ 0x80
 8006bf2:	045b      	lsls	r3, r3, #17
 8006bf4:	617b      	str	r3, [r7, #20]
 8006bf6:	e007      	b.n	8006c08 <HAL_I2C_Master_Transmit+0xb8>
    }
    else
    {
      hi2c->XferSize = hi2c->XferCount;
 8006bf8:	68fb      	ldr	r3, [r7, #12]
 8006bfa:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8006bfc:	b29a      	uxth	r2, r3
 8006bfe:	68fb      	ldr	r3, [r7, #12]
 8006c00:	851a      	strh	r2, [r3, #40]	@ 0x28
      xfermode = I2C_AUTOEND_MODE;
 8006c02:	2380      	movs	r3, #128	@ 0x80
 8006c04:	049b      	lsls	r3, r3, #18
 8006c06:	617b      	str	r3, [r7, #20]
    }

    if (hi2c->XferSize > 0U)
 8006c08:	68fb      	ldr	r3, [r7, #12]
 8006c0a:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8006c0c:	2b00      	cmp	r3, #0
 8006c0e:	d027      	beq.n	8006c60 <HAL_I2C_Master_Transmit+0x110>
    {
      /* Preload TX register */
      /* Write data to TXDR */
      hi2c->Instance->TXDR = *hi2c->pBuffPtr;
 8006c10:	68fb      	ldr	r3, [r7, #12]
 8006c12:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8006c14:	781a      	ldrb	r2, [r3, #0]
 8006c16:	68fb      	ldr	r3, [r7, #12]
 8006c18:	681b      	ldr	r3, [r3, #0]
 8006c1a:	629a      	str	r2, [r3, #40]	@ 0x28

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 8006c1c:	68fb      	ldr	r3, [r7, #12]
 8006c1e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8006c20:	1c5a      	adds	r2, r3, #1
 8006c22:	68fb      	ldr	r3, [r7, #12]
 8006c24:	625a      	str	r2, [r3, #36]	@ 0x24

      hi2c->XferCount--;
 8006c26:	68fb      	ldr	r3, [r7, #12]
 8006c28:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8006c2a:	b29b      	uxth	r3, r3
 8006c2c:	3b01      	subs	r3, #1
 8006c2e:	b29a      	uxth	r2, r3
 8006c30:	68fb      	ldr	r3, [r7, #12]
 8006c32:	855a      	strh	r2, [r3, #42]	@ 0x2a
      hi2c->XferSize--;
 8006c34:	68fb      	ldr	r3, [r7, #12]
 8006c36:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8006c38:	3b01      	subs	r3, #1
 8006c3a:	b29a      	uxth	r2, r3
 8006c3c:	68fb      	ldr	r3, [r7, #12]
 8006c3e:	851a      	strh	r2, [r3, #40]	@ 0x28

      /* Send Slave Address */
      /* Set NBYTES to write and reload if hi2c->XferCount > MAX_NBYTE_SIZE and generate RESTART */
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)(hi2c->XferSize + 1U), xfermode,
 8006c40:	68fb      	ldr	r3, [r7, #12]
 8006c42:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8006c44:	b2db      	uxtb	r3, r3
 8006c46:	3301      	adds	r3, #1
 8006c48:	b2da      	uxtb	r2, r3
 8006c4a:	697c      	ldr	r4, [r7, #20]
 8006c4c:	230a      	movs	r3, #10
 8006c4e:	18fb      	adds	r3, r7, r3
 8006c50:	8819      	ldrh	r1, [r3, #0]
 8006c52:	68f8      	ldr	r0, [r7, #12]
 8006c54:	4b51      	ldr	r3, [pc, #324]	@ (8006d9c <HAL_I2C_Master_Transmit+0x24c>)
 8006c56:	9300      	str	r3, [sp, #0]
 8006c58:	0023      	movs	r3, r4
 8006c5a:	f001 fbe1 	bl	8008420 <I2C_TransferConfig>
 8006c5e:	e06f      	b.n	8006d40 <HAL_I2C_Master_Transmit+0x1f0>
    }
    else
    {
      /* Send Slave Address */
      /* Set NBYTES to write and reload if hi2c->XferCount > MAX_NBYTE_SIZE and generate RESTART */
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, xfermode,
 8006c60:	68fb      	ldr	r3, [r7, #12]
 8006c62:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8006c64:	b2da      	uxtb	r2, r3
 8006c66:	697c      	ldr	r4, [r7, #20]
 8006c68:	230a      	movs	r3, #10
 8006c6a:	18fb      	adds	r3, r7, r3
 8006c6c:	8819      	ldrh	r1, [r3, #0]
 8006c6e:	68f8      	ldr	r0, [r7, #12]
 8006c70:	4b4a      	ldr	r3, [pc, #296]	@ (8006d9c <HAL_I2C_Master_Transmit+0x24c>)
 8006c72:	9300      	str	r3, [sp, #0]
 8006c74:	0023      	movs	r3, r4
 8006c76:	f001 fbd3 	bl	8008420 <I2C_TransferConfig>
                         I2C_GENERATE_START_WRITE);
    }

    while (hi2c->XferCount > 0U)
 8006c7a:	e061      	b.n	8006d40 <HAL_I2C_Master_Transmit+0x1f0>
    {
      /* Wait until TXIS flag is set */
      if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8006c7c:	693a      	ldr	r2, [r7, #16]
 8006c7e:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 8006c80:	68fb      	ldr	r3, [r7, #12]
 8006c82:	0018      	movs	r0, r3
 8006c84:	f001 f9ac 	bl	8007fe0 <I2C_WaitOnTXISFlagUntilTimeout>
 8006c88:	1e03      	subs	r3, r0, #0
 8006c8a:	d001      	beq.n	8006c90 <HAL_I2C_Master_Transmit+0x140>
      {
        return HAL_ERROR;
 8006c8c:	2301      	movs	r3, #1
 8006c8e:	e081      	b.n	8006d94 <HAL_I2C_Master_Transmit+0x244>
      }
      /* Write data to TXDR */
      hi2c->Instance->TXDR = *hi2c->pBuffPtr;
 8006c90:	68fb      	ldr	r3, [r7, #12]
 8006c92:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8006c94:	781a      	ldrb	r2, [r3, #0]
 8006c96:	68fb      	ldr	r3, [r7, #12]
 8006c98:	681b      	ldr	r3, [r3, #0]
 8006c9a:	629a      	str	r2, [r3, #40]	@ 0x28

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 8006c9c:	68fb      	ldr	r3, [r7, #12]
 8006c9e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8006ca0:	1c5a      	adds	r2, r3, #1
 8006ca2:	68fb      	ldr	r3, [r7, #12]
 8006ca4:	625a      	str	r2, [r3, #36]	@ 0x24

      hi2c->XferCount--;
 8006ca6:	68fb      	ldr	r3, [r7, #12]
 8006ca8:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8006caa:	b29b      	uxth	r3, r3
 8006cac:	3b01      	subs	r3, #1
 8006cae:	b29a      	uxth	r2, r3
 8006cb0:	68fb      	ldr	r3, [r7, #12]
 8006cb2:	855a      	strh	r2, [r3, #42]	@ 0x2a
      hi2c->XferSize--;
 8006cb4:	68fb      	ldr	r3, [r7, #12]
 8006cb6:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8006cb8:	3b01      	subs	r3, #1
 8006cba:	b29a      	uxth	r2, r3
 8006cbc:	68fb      	ldr	r3, [r7, #12]
 8006cbe:	851a      	strh	r2, [r3, #40]	@ 0x28

      if ((hi2c->XferCount != 0U) && (hi2c->XferSize == 0U))
 8006cc0:	68fb      	ldr	r3, [r7, #12]
 8006cc2:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8006cc4:	b29b      	uxth	r3, r3
 8006cc6:	2b00      	cmp	r3, #0
 8006cc8:	d03a      	beq.n	8006d40 <HAL_I2C_Master_Transmit+0x1f0>
 8006cca:	68fb      	ldr	r3, [r7, #12]
 8006ccc:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8006cce:	2b00      	cmp	r3, #0
 8006cd0:	d136      	bne.n	8006d40 <HAL_I2C_Master_Transmit+0x1f0>
      {
        /* Wait until TCR flag is set */
        if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_TCR, RESET, Timeout, tickstart) != HAL_OK)
 8006cd2:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 8006cd4:	68f8      	ldr	r0, [r7, #12]
 8006cd6:	693b      	ldr	r3, [r7, #16]
 8006cd8:	9300      	str	r3, [sp, #0]
 8006cda:	0013      	movs	r3, r2
 8006cdc:	2200      	movs	r2, #0
 8006cde:	2180      	movs	r1, #128	@ 0x80
 8006ce0:	f001 f926 	bl	8007f30 <I2C_WaitOnFlagUntilTimeout>
 8006ce4:	1e03      	subs	r3, r0, #0
 8006ce6:	d001      	beq.n	8006cec <HAL_I2C_Master_Transmit+0x19c>
        {
          return HAL_ERROR;
 8006ce8:	2301      	movs	r3, #1
 8006cea:	e053      	b.n	8006d94 <HAL_I2C_Master_Transmit+0x244>
        }

        if (hi2c->XferCount > MAX_NBYTE_SIZE)
 8006cec:	68fb      	ldr	r3, [r7, #12]
 8006cee:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8006cf0:	b29b      	uxth	r3, r3
 8006cf2:	2bff      	cmp	r3, #255	@ 0xff
 8006cf4:	d911      	bls.n	8006d1a <HAL_I2C_Master_Transmit+0x1ca>
        {
          hi2c->XferSize = MAX_NBYTE_SIZE;
 8006cf6:	68fb      	ldr	r3, [r7, #12]
 8006cf8:	22ff      	movs	r2, #255	@ 0xff
 8006cfa:	851a      	strh	r2, [r3, #40]	@ 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_RELOAD_MODE,
 8006cfc:	68fb      	ldr	r3, [r7, #12]
 8006cfe:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8006d00:	b2da      	uxtb	r2, r3
 8006d02:	2380      	movs	r3, #128	@ 0x80
 8006d04:	045c      	lsls	r4, r3, #17
 8006d06:	230a      	movs	r3, #10
 8006d08:	18fb      	adds	r3, r7, r3
 8006d0a:	8819      	ldrh	r1, [r3, #0]
 8006d0c:	68f8      	ldr	r0, [r7, #12]
 8006d0e:	2300      	movs	r3, #0
 8006d10:	9300      	str	r3, [sp, #0]
 8006d12:	0023      	movs	r3, r4
 8006d14:	f001 fb84 	bl	8008420 <I2C_TransferConfig>
 8006d18:	e012      	b.n	8006d40 <HAL_I2C_Master_Transmit+0x1f0>
                             I2C_NO_STARTSTOP);
        }
        else
        {
          hi2c->XferSize = hi2c->XferCount;
 8006d1a:	68fb      	ldr	r3, [r7, #12]
 8006d1c:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8006d1e:	b29a      	uxth	r2, r3
 8006d20:	68fb      	ldr	r3, [r7, #12]
 8006d22:	851a      	strh	r2, [r3, #40]	@ 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE,
 8006d24:	68fb      	ldr	r3, [r7, #12]
 8006d26:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8006d28:	b2da      	uxtb	r2, r3
 8006d2a:	2380      	movs	r3, #128	@ 0x80
 8006d2c:	049c      	lsls	r4, r3, #18
 8006d2e:	230a      	movs	r3, #10
 8006d30:	18fb      	adds	r3, r7, r3
 8006d32:	8819      	ldrh	r1, [r3, #0]
 8006d34:	68f8      	ldr	r0, [r7, #12]
 8006d36:	2300      	movs	r3, #0
 8006d38:	9300      	str	r3, [sp, #0]
 8006d3a:	0023      	movs	r3, r4
 8006d3c:	f001 fb70 	bl	8008420 <I2C_TransferConfig>
    while (hi2c->XferCount > 0U)
 8006d40:	68fb      	ldr	r3, [r7, #12]
 8006d42:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8006d44:	b29b      	uxth	r3, r3
 8006d46:	2b00      	cmp	r3, #0
 8006d48:	d198      	bne.n	8006c7c <HAL_I2C_Master_Transmit+0x12c>
      }
    }

    /* No need to Check TC flag, with AUTOEND mode the stop is automatically generated */
    /* Wait until STOPF flag is set */
    if (I2C_WaitOnSTOPFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8006d4a:	693a      	ldr	r2, [r7, #16]
 8006d4c:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 8006d4e:	68fb      	ldr	r3, [r7, #12]
 8006d50:	0018      	movs	r0, r3
 8006d52:	f001 f98b 	bl	800806c <I2C_WaitOnSTOPFlagUntilTimeout>
 8006d56:	1e03      	subs	r3, r0, #0
 8006d58:	d001      	beq.n	8006d5e <HAL_I2C_Master_Transmit+0x20e>
    {
      return HAL_ERROR;
 8006d5a:	2301      	movs	r3, #1
 8006d5c:	e01a      	b.n	8006d94 <HAL_I2C_Master_Transmit+0x244>
    }

    /* Clear STOP Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 8006d5e:	68fb      	ldr	r3, [r7, #12]
 8006d60:	681b      	ldr	r3, [r3, #0]
 8006d62:	2220      	movs	r2, #32
 8006d64:	61da      	str	r2, [r3, #28]

    /* Clear Configuration Register 2 */
    I2C_RESET_CR2(hi2c);
 8006d66:	68fb      	ldr	r3, [r7, #12]
 8006d68:	681b      	ldr	r3, [r3, #0]
 8006d6a:	685a      	ldr	r2, [r3, #4]
 8006d6c:	68fb      	ldr	r3, [r7, #12]
 8006d6e:	681b      	ldr	r3, [r3, #0]
 8006d70:	490b      	ldr	r1, [pc, #44]	@ (8006da0 <HAL_I2C_Master_Transmit+0x250>)
 8006d72:	400a      	ands	r2, r1
 8006d74:	605a      	str	r2, [r3, #4]

    hi2c->State = HAL_I2C_STATE_READY;
 8006d76:	68fb      	ldr	r3, [r7, #12]
 8006d78:	2241      	movs	r2, #65	@ 0x41
 8006d7a:	2120      	movs	r1, #32
 8006d7c:	5499      	strb	r1, [r3, r2]
    hi2c->Mode  = HAL_I2C_MODE_NONE;
 8006d7e:	68fb      	ldr	r3, [r7, #12]
 8006d80:	2242      	movs	r2, #66	@ 0x42
 8006d82:	2100      	movs	r1, #0
 8006d84:	5499      	strb	r1, [r3, r2]

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8006d86:	68fb      	ldr	r3, [r7, #12]
 8006d88:	2240      	movs	r2, #64	@ 0x40
 8006d8a:	2100      	movs	r1, #0
 8006d8c:	5499      	strb	r1, [r3, r2]

    return HAL_OK;
 8006d8e:	2300      	movs	r3, #0
 8006d90:	e000      	b.n	8006d94 <HAL_I2C_Master_Transmit+0x244>
  }
  else
  {
    return HAL_BUSY;
 8006d92:	2302      	movs	r3, #2
  }
}
 8006d94:	0018      	movs	r0, r3
 8006d96:	46bd      	mov	sp, r7
 8006d98:	b007      	add	sp, #28
 8006d9a:	bd90      	pop	{r4, r7, pc}
 8006d9c:	80002000 	.word	0x80002000
 8006da0:	fe00e800 	.word	0xfe00e800

08006da4 <HAL_I2C_Master_Receive>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Master_Receive(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint8_t *pData,
                                         uint16_t Size, uint32_t Timeout)
{
 8006da4:	b590      	push	{r4, r7, lr}
 8006da6:	b089      	sub	sp, #36	@ 0x24
 8006da8:	af02      	add	r7, sp, #8
 8006daa:	60f8      	str	r0, [r7, #12]
 8006dac:	0008      	movs	r0, r1
 8006dae:	607a      	str	r2, [r7, #4]
 8006db0:	0019      	movs	r1, r3
 8006db2:	230a      	movs	r3, #10
 8006db4:	18fb      	adds	r3, r7, r3
 8006db6:	1c02      	adds	r2, r0, #0
 8006db8:	801a      	strh	r2, [r3, #0]
 8006dba:	2308      	movs	r3, #8
 8006dbc:	18fb      	adds	r3, r7, r3
 8006dbe:	1c0a      	adds	r2, r1, #0
 8006dc0:	801a      	strh	r2, [r3, #0]
  uint32_t tickstart;

  if (hi2c->State == HAL_I2C_STATE_READY)
 8006dc2:	68fb      	ldr	r3, [r7, #12]
 8006dc4:	2241      	movs	r2, #65	@ 0x41
 8006dc6:	5c9b      	ldrb	r3, [r3, r2]
 8006dc8:	b2db      	uxtb	r3, r3
 8006dca:	2b20      	cmp	r3, #32
 8006dcc:	d000      	beq.n	8006dd0 <HAL_I2C_Master_Receive+0x2c>
 8006dce:	e0e8      	b.n	8006fa2 <HAL_I2C_Master_Receive+0x1fe>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 8006dd0:	68fb      	ldr	r3, [r7, #12]
 8006dd2:	2240      	movs	r2, #64	@ 0x40
 8006dd4:	5c9b      	ldrb	r3, [r3, r2]
 8006dd6:	2b01      	cmp	r3, #1
 8006dd8:	d101      	bne.n	8006dde <HAL_I2C_Master_Receive+0x3a>
 8006dda:	2302      	movs	r3, #2
 8006ddc:	e0e2      	b.n	8006fa4 <HAL_I2C_Master_Receive+0x200>
 8006dde:	68fb      	ldr	r3, [r7, #12]
 8006de0:	2240      	movs	r2, #64	@ 0x40
 8006de2:	2101      	movs	r1, #1
 8006de4:	5499      	strb	r1, [r3, r2]

    /* Init tickstart for timeout management*/
    tickstart = HAL_GetTick();
 8006de6:	f7fe fa83 	bl	80052f0 <HAL_GetTick>
 8006dea:	0003      	movs	r3, r0
 8006dec:	617b      	str	r3, [r7, #20]

    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY, tickstart) != HAL_OK)
 8006dee:	2380      	movs	r3, #128	@ 0x80
 8006df0:	0219      	lsls	r1, r3, #8
 8006df2:	68f8      	ldr	r0, [r7, #12]
 8006df4:	697b      	ldr	r3, [r7, #20]
 8006df6:	9300      	str	r3, [sp, #0]
 8006df8:	2319      	movs	r3, #25
 8006dfa:	2201      	movs	r2, #1
 8006dfc:	f001 f898 	bl	8007f30 <I2C_WaitOnFlagUntilTimeout>
 8006e00:	1e03      	subs	r3, r0, #0
 8006e02:	d001      	beq.n	8006e08 <HAL_I2C_Master_Receive+0x64>
    {
      return HAL_ERROR;
 8006e04:	2301      	movs	r3, #1
 8006e06:	e0cd      	b.n	8006fa4 <HAL_I2C_Master_Receive+0x200>
    }

    hi2c->State     = HAL_I2C_STATE_BUSY_RX;
 8006e08:	68fb      	ldr	r3, [r7, #12]
 8006e0a:	2241      	movs	r2, #65	@ 0x41
 8006e0c:	2122      	movs	r1, #34	@ 0x22
 8006e0e:	5499      	strb	r1, [r3, r2]
    hi2c->Mode      = HAL_I2C_MODE_MASTER;
 8006e10:	68fb      	ldr	r3, [r7, #12]
 8006e12:	2242      	movs	r2, #66	@ 0x42
 8006e14:	2110      	movs	r1, #16
 8006e16:	5499      	strb	r1, [r3, r2]
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8006e18:	68fb      	ldr	r3, [r7, #12]
 8006e1a:	2200      	movs	r2, #0
 8006e1c:	645a      	str	r2, [r3, #68]	@ 0x44

    /* Prepare transfer parameters */
    hi2c->pBuffPtr  = pData;
 8006e1e:	68fb      	ldr	r3, [r7, #12]
 8006e20:	687a      	ldr	r2, [r7, #4]
 8006e22:	625a      	str	r2, [r3, #36]	@ 0x24
    hi2c->XferCount = Size;
 8006e24:	68fb      	ldr	r3, [r7, #12]
 8006e26:	2208      	movs	r2, #8
 8006e28:	18ba      	adds	r2, r7, r2
 8006e2a:	8812      	ldrh	r2, [r2, #0]
 8006e2c:	855a      	strh	r2, [r3, #42]	@ 0x2a
    hi2c->XferISR   = NULL;
 8006e2e:	68fb      	ldr	r3, [r7, #12]
 8006e30:	2200      	movs	r2, #0
 8006e32:	635a      	str	r2, [r3, #52]	@ 0x34

    /* Send Slave Address */
    /* Set NBYTES to write and reload if hi2c->XferCount > MAX_NBYTE_SIZE and generate RESTART */
    if (hi2c->XferCount > MAX_NBYTE_SIZE)
 8006e34:	68fb      	ldr	r3, [r7, #12]
 8006e36:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8006e38:	b29b      	uxth	r3, r3
 8006e3a:	2bff      	cmp	r3, #255	@ 0xff
 8006e3c:	d911      	bls.n	8006e62 <HAL_I2C_Master_Receive+0xbe>
    {
      hi2c->XferSize = MAX_NBYTE_SIZE;
 8006e3e:	68fb      	ldr	r3, [r7, #12]
 8006e40:	22ff      	movs	r2, #255	@ 0xff
 8006e42:	851a      	strh	r2, [r3, #40]	@ 0x28
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_RELOAD_MODE,
 8006e44:	68fb      	ldr	r3, [r7, #12]
 8006e46:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8006e48:	b2da      	uxtb	r2, r3
 8006e4a:	2380      	movs	r3, #128	@ 0x80
 8006e4c:	045c      	lsls	r4, r3, #17
 8006e4e:	230a      	movs	r3, #10
 8006e50:	18fb      	adds	r3, r7, r3
 8006e52:	8819      	ldrh	r1, [r3, #0]
 8006e54:	68f8      	ldr	r0, [r7, #12]
 8006e56:	4b55      	ldr	r3, [pc, #340]	@ (8006fac <HAL_I2C_Master_Receive+0x208>)
 8006e58:	9300      	str	r3, [sp, #0]
 8006e5a:	0023      	movs	r3, r4
 8006e5c:	f001 fae0 	bl	8008420 <I2C_TransferConfig>
 8006e60:	e076      	b.n	8006f50 <HAL_I2C_Master_Receive+0x1ac>
                         I2C_GENERATE_START_READ);
    }
    else
    {
      hi2c->XferSize = hi2c->XferCount;
 8006e62:	68fb      	ldr	r3, [r7, #12]
 8006e64:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8006e66:	b29a      	uxth	r2, r3
 8006e68:	68fb      	ldr	r3, [r7, #12]
 8006e6a:	851a      	strh	r2, [r3, #40]	@ 0x28
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE,
 8006e6c:	68fb      	ldr	r3, [r7, #12]
 8006e6e:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8006e70:	b2da      	uxtb	r2, r3
 8006e72:	2380      	movs	r3, #128	@ 0x80
 8006e74:	049c      	lsls	r4, r3, #18
 8006e76:	230a      	movs	r3, #10
 8006e78:	18fb      	adds	r3, r7, r3
 8006e7a:	8819      	ldrh	r1, [r3, #0]
 8006e7c:	68f8      	ldr	r0, [r7, #12]
 8006e7e:	4b4b      	ldr	r3, [pc, #300]	@ (8006fac <HAL_I2C_Master_Receive+0x208>)
 8006e80:	9300      	str	r3, [sp, #0]
 8006e82:	0023      	movs	r3, r4
 8006e84:	f001 facc 	bl	8008420 <I2C_TransferConfig>
                         I2C_GENERATE_START_READ);
    }

    while (hi2c->XferCount > 0U)
 8006e88:	e062      	b.n	8006f50 <HAL_I2C_Master_Receive+0x1ac>
    {
      /* Wait until RXNE flag is set */
      if (I2C_WaitOnRXNEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8006e8a:	697a      	ldr	r2, [r7, #20]
 8006e8c:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 8006e8e:	68fb      	ldr	r3, [r7, #12]
 8006e90:	0018      	movs	r0, r3
 8006e92:	f001 f92f 	bl	80080f4 <I2C_WaitOnRXNEFlagUntilTimeout>
 8006e96:	1e03      	subs	r3, r0, #0
 8006e98:	d001      	beq.n	8006e9e <HAL_I2C_Master_Receive+0xfa>
      {
        return HAL_ERROR;
 8006e9a:	2301      	movs	r3, #1
 8006e9c:	e082      	b.n	8006fa4 <HAL_I2C_Master_Receive+0x200>
      }

      /* Read data from RXDR */
      *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->RXDR;
 8006e9e:	68fb      	ldr	r3, [r7, #12]
 8006ea0:	681b      	ldr	r3, [r3, #0]
 8006ea2:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 8006ea4:	68fb      	ldr	r3, [r7, #12]
 8006ea6:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8006ea8:	b2d2      	uxtb	r2, r2
 8006eaa:	701a      	strb	r2, [r3, #0]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 8006eac:	68fb      	ldr	r3, [r7, #12]
 8006eae:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8006eb0:	1c5a      	adds	r2, r3, #1
 8006eb2:	68fb      	ldr	r3, [r7, #12]
 8006eb4:	625a      	str	r2, [r3, #36]	@ 0x24

      hi2c->XferSize--;
 8006eb6:	68fb      	ldr	r3, [r7, #12]
 8006eb8:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8006eba:	3b01      	subs	r3, #1
 8006ebc:	b29a      	uxth	r2, r3
 8006ebe:	68fb      	ldr	r3, [r7, #12]
 8006ec0:	851a      	strh	r2, [r3, #40]	@ 0x28
      hi2c->XferCount--;
 8006ec2:	68fb      	ldr	r3, [r7, #12]
 8006ec4:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8006ec6:	b29b      	uxth	r3, r3
 8006ec8:	3b01      	subs	r3, #1
 8006eca:	b29a      	uxth	r2, r3
 8006ecc:	68fb      	ldr	r3, [r7, #12]
 8006ece:	855a      	strh	r2, [r3, #42]	@ 0x2a

      if ((hi2c->XferCount != 0U) && (hi2c->XferSize == 0U))
 8006ed0:	68fb      	ldr	r3, [r7, #12]
 8006ed2:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8006ed4:	b29b      	uxth	r3, r3
 8006ed6:	2b00      	cmp	r3, #0
 8006ed8:	d03a      	beq.n	8006f50 <HAL_I2C_Master_Receive+0x1ac>
 8006eda:	68fb      	ldr	r3, [r7, #12]
 8006edc:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8006ede:	2b00      	cmp	r3, #0
 8006ee0:	d136      	bne.n	8006f50 <HAL_I2C_Master_Receive+0x1ac>
      {
        /* Wait until TCR flag is set */
        if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_TCR, RESET, Timeout, tickstart) != HAL_OK)
 8006ee2:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 8006ee4:	68f8      	ldr	r0, [r7, #12]
 8006ee6:	697b      	ldr	r3, [r7, #20]
 8006ee8:	9300      	str	r3, [sp, #0]
 8006eea:	0013      	movs	r3, r2
 8006eec:	2200      	movs	r2, #0
 8006eee:	2180      	movs	r1, #128	@ 0x80
 8006ef0:	f001 f81e 	bl	8007f30 <I2C_WaitOnFlagUntilTimeout>
 8006ef4:	1e03      	subs	r3, r0, #0
 8006ef6:	d001      	beq.n	8006efc <HAL_I2C_Master_Receive+0x158>
        {
          return HAL_ERROR;
 8006ef8:	2301      	movs	r3, #1
 8006efa:	e053      	b.n	8006fa4 <HAL_I2C_Master_Receive+0x200>
        }

        if (hi2c->XferCount > MAX_NBYTE_SIZE)
 8006efc:	68fb      	ldr	r3, [r7, #12]
 8006efe:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8006f00:	b29b      	uxth	r3, r3
 8006f02:	2bff      	cmp	r3, #255	@ 0xff
 8006f04:	d911      	bls.n	8006f2a <HAL_I2C_Master_Receive+0x186>
        {
          hi2c->XferSize = MAX_NBYTE_SIZE;
 8006f06:	68fb      	ldr	r3, [r7, #12]
 8006f08:	22ff      	movs	r2, #255	@ 0xff
 8006f0a:	851a      	strh	r2, [r3, #40]	@ 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_RELOAD_MODE,
 8006f0c:	68fb      	ldr	r3, [r7, #12]
 8006f0e:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8006f10:	b2da      	uxtb	r2, r3
 8006f12:	2380      	movs	r3, #128	@ 0x80
 8006f14:	045c      	lsls	r4, r3, #17
 8006f16:	230a      	movs	r3, #10
 8006f18:	18fb      	adds	r3, r7, r3
 8006f1a:	8819      	ldrh	r1, [r3, #0]
 8006f1c:	68f8      	ldr	r0, [r7, #12]
 8006f1e:	2300      	movs	r3, #0
 8006f20:	9300      	str	r3, [sp, #0]
 8006f22:	0023      	movs	r3, r4
 8006f24:	f001 fa7c 	bl	8008420 <I2C_TransferConfig>
 8006f28:	e012      	b.n	8006f50 <HAL_I2C_Master_Receive+0x1ac>
                             I2C_NO_STARTSTOP);
        }
        else
        {
          hi2c->XferSize = hi2c->XferCount;
 8006f2a:	68fb      	ldr	r3, [r7, #12]
 8006f2c:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8006f2e:	b29a      	uxth	r2, r3
 8006f30:	68fb      	ldr	r3, [r7, #12]
 8006f32:	851a      	strh	r2, [r3, #40]	@ 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE,
 8006f34:	68fb      	ldr	r3, [r7, #12]
 8006f36:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8006f38:	b2da      	uxtb	r2, r3
 8006f3a:	2380      	movs	r3, #128	@ 0x80
 8006f3c:	049c      	lsls	r4, r3, #18
 8006f3e:	230a      	movs	r3, #10
 8006f40:	18fb      	adds	r3, r7, r3
 8006f42:	8819      	ldrh	r1, [r3, #0]
 8006f44:	68f8      	ldr	r0, [r7, #12]
 8006f46:	2300      	movs	r3, #0
 8006f48:	9300      	str	r3, [sp, #0]
 8006f4a:	0023      	movs	r3, r4
 8006f4c:	f001 fa68 	bl	8008420 <I2C_TransferConfig>
    while (hi2c->XferCount > 0U)
 8006f50:	68fb      	ldr	r3, [r7, #12]
 8006f52:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8006f54:	b29b      	uxth	r3, r3
 8006f56:	2b00      	cmp	r3, #0
 8006f58:	d197      	bne.n	8006e8a <HAL_I2C_Master_Receive+0xe6>
      }
    }

    /* No need to Check TC flag, with AUTOEND mode the stop is automatically generated */
    /* Wait until STOPF flag is set */
    if (I2C_WaitOnSTOPFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8006f5a:	697a      	ldr	r2, [r7, #20]
 8006f5c:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 8006f5e:	68fb      	ldr	r3, [r7, #12]
 8006f60:	0018      	movs	r0, r3
 8006f62:	f001 f883 	bl	800806c <I2C_WaitOnSTOPFlagUntilTimeout>
 8006f66:	1e03      	subs	r3, r0, #0
 8006f68:	d001      	beq.n	8006f6e <HAL_I2C_Master_Receive+0x1ca>
    {
      return HAL_ERROR;
 8006f6a:	2301      	movs	r3, #1
 8006f6c:	e01a      	b.n	8006fa4 <HAL_I2C_Master_Receive+0x200>
    }

    /* Clear STOP Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 8006f6e:	68fb      	ldr	r3, [r7, #12]
 8006f70:	681b      	ldr	r3, [r3, #0]
 8006f72:	2220      	movs	r2, #32
 8006f74:	61da      	str	r2, [r3, #28]

    /* Clear Configuration Register 2 */
    I2C_RESET_CR2(hi2c);
 8006f76:	68fb      	ldr	r3, [r7, #12]
 8006f78:	681b      	ldr	r3, [r3, #0]
 8006f7a:	685a      	ldr	r2, [r3, #4]
 8006f7c:	68fb      	ldr	r3, [r7, #12]
 8006f7e:	681b      	ldr	r3, [r3, #0]
 8006f80:	490b      	ldr	r1, [pc, #44]	@ (8006fb0 <HAL_I2C_Master_Receive+0x20c>)
 8006f82:	400a      	ands	r2, r1
 8006f84:	605a      	str	r2, [r3, #4]

    hi2c->State = HAL_I2C_STATE_READY;
 8006f86:	68fb      	ldr	r3, [r7, #12]
 8006f88:	2241      	movs	r2, #65	@ 0x41
 8006f8a:	2120      	movs	r1, #32
 8006f8c:	5499      	strb	r1, [r3, r2]
    hi2c->Mode  = HAL_I2C_MODE_NONE;
 8006f8e:	68fb      	ldr	r3, [r7, #12]
 8006f90:	2242      	movs	r2, #66	@ 0x42
 8006f92:	2100      	movs	r1, #0
 8006f94:	5499      	strb	r1, [r3, r2]

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8006f96:	68fb      	ldr	r3, [r7, #12]
 8006f98:	2240      	movs	r2, #64	@ 0x40
 8006f9a:	2100      	movs	r1, #0
 8006f9c:	5499      	strb	r1, [r3, r2]

    return HAL_OK;
 8006f9e:	2300      	movs	r3, #0
 8006fa0:	e000      	b.n	8006fa4 <HAL_I2C_Master_Receive+0x200>
  }
  else
  {
    return HAL_BUSY;
 8006fa2:	2302      	movs	r3, #2
  }
}
 8006fa4:	0018      	movs	r0, r3
 8006fa6:	46bd      	mov	sp, r7
 8006fa8:	b007      	add	sp, #28
 8006faa:	bd90      	pop	{r4, r7, pc}
 8006fac:	80002400 	.word	0x80002400
 8006fb0:	fe00e800 	.word	0xfe00e800

08006fb4 <HAL_I2C_Mem_Read>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Mem_Read(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress,
                                   uint16_t MemAddSize, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8006fb4:	b590      	push	{r4, r7, lr}
 8006fb6:	b089      	sub	sp, #36	@ 0x24
 8006fb8:	af02      	add	r7, sp, #8
 8006fba:	60f8      	str	r0, [r7, #12]
 8006fbc:	000c      	movs	r4, r1
 8006fbe:	0010      	movs	r0, r2
 8006fc0:	0019      	movs	r1, r3
 8006fc2:	230a      	movs	r3, #10
 8006fc4:	18fb      	adds	r3, r7, r3
 8006fc6:	1c22      	adds	r2, r4, #0
 8006fc8:	801a      	strh	r2, [r3, #0]
 8006fca:	2308      	movs	r3, #8
 8006fcc:	18fb      	adds	r3, r7, r3
 8006fce:	1c02      	adds	r2, r0, #0
 8006fd0:	801a      	strh	r2, [r3, #0]
 8006fd2:	1dbb      	adds	r3, r7, #6
 8006fd4:	1c0a      	adds	r2, r1, #0
 8006fd6:	801a      	strh	r2, [r3, #0]
  uint32_t tickstart;

  /* Check the parameters */
  assert_param(IS_I2C_MEMADD_SIZE(MemAddSize));

  if (hi2c->State == HAL_I2C_STATE_READY)
 8006fd8:	68fb      	ldr	r3, [r7, #12]
 8006fda:	2241      	movs	r2, #65	@ 0x41
 8006fdc:	5c9b      	ldrb	r3, [r3, r2]
 8006fde:	b2db      	uxtb	r3, r3
 8006fe0:	2b20      	cmp	r3, #32
 8006fe2:	d000      	beq.n	8006fe6 <HAL_I2C_Mem_Read+0x32>
 8006fe4:	e110      	b.n	8007208 <HAL_I2C_Mem_Read+0x254>
  {
    if ((pData == NULL) || (Size == 0U))
 8006fe6:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8006fe8:	2b00      	cmp	r3, #0
 8006fea:	d004      	beq.n	8006ff6 <HAL_I2C_Mem_Read+0x42>
 8006fec:	232c      	movs	r3, #44	@ 0x2c
 8006fee:	18fb      	adds	r3, r7, r3
 8006ff0:	881b      	ldrh	r3, [r3, #0]
 8006ff2:	2b00      	cmp	r3, #0
 8006ff4:	d105      	bne.n	8007002 <HAL_I2C_Mem_Read+0x4e>
    {
      hi2c->ErrorCode = HAL_I2C_ERROR_INVALID_PARAM;
 8006ff6:	68fb      	ldr	r3, [r7, #12]
 8006ff8:	2280      	movs	r2, #128	@ 0x80
 8006ffa:	0092      	lsls	r2, r2, #2
 8006ffc:	645a      	str	r2, [r3, #68]	@ 0x44
      return  HAL_ERROR;
 8006ffe:	2301      	movs	r3, #1
 8007000:	e103      	b.n	800720a <HAL_I2C_Mem_Read+0x256>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 8007002:	68fb      	ldr	r3, [r7, #12]
 8007004:	2240      	movs	r2, #64	@ 0x40
 8007006:	5c9b      	ldrb	r3, [r3, r2]
 8007008:	2b01      	cmp	r3, #1
 800700a:	d101      	bne.n	8007010 <HAL_I2C_Mem_Read+0x5c>
 800700c:	2302      	movs	r3, #2
 800700e:	e0fc      	b.n	800720a <HAL_I2C_Mem_Read+0x256>
 8007010:	68fb      	ldr	r3, [r7, #12]
 8007012:	2240      	movs	r2, #64	@ 0x40
 8007014:	2101      	movs	r1, #1
 8007016:	5499      	strb	r1, [r3, r2]

    /* Init tickstart for timeout management*/
    tickstart = HAL_GetTick();
 8007018:	f7fe f96a 	bl	80052f0 <HAL_GetTick>
 800701c:	0003      	movs	r3, r0
 800701e:	617b      	str	r3, [r7, #20]

    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY, tickstart) != HAL_OK)
 8007020:	2380      	movs	r3, #128	@ 0x80
 8007022:	0219      	lsls	r1, r3, #8
 8007024:	68f8      	ldr	r0, [r7, #12]
 8007026:	697b      	ldr	r3, [r7, #20]
 8007028:	9300      	str	r3, [sp, #0]
 800702a:	2319      	movs	r3, #25
 800702c:	2201      	movs	r2, #1
 800702e:	f000 ff7f 	bl	8007f30 <I2C_WaitOnFlagUntilTimeout>
 8007032:	1e03      	subs	r3, r0, #0
 8007034:	d001      	beq.n	800703a <HAL_I2C_Mem_Read+0x86>
    {
      return HAL_ERROR;
 8007036:	2301      	movs	r3, #1
 8007038:	e0e7      	b.n	800720a <HAL_I2C_Mem_Read+0x256>
    }

    hi2c->State     = HAL_I2C_STATE_BUSY_RX;
 800703a:	68fb      	ldr	r3, [r7, #12]
 800703c:	2241      	movs	r2, #65	@ 0x41
 800703e:	2122      	movs	r1, #34	@ 0x22
 8007040:	5499      	strb	r1, [r3, r2]
    hi2c->Mode      = HAL_I2C_MODE_MEM;
 8007042:	68fb      	ldr	r3, [r7, #12]
 8007044:	2242      	movs	r2, #66	@ 0x42
 8007046:	2140      	movs	r1, #64	@ 0x40
 8007048:	5499      	strb	r1, [r3, r2]
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 800704a:	68fb      	ldr	r3, [r7, #12]
 800704c:	2200      	movs	r2, #0
 800704e:	645a      	str	r2, [r3, #68]	@ 0x44

    /* Prepare transfer parameters */
    hi2c->pBuffPtr  = pData;
 8007050:	68fb      	ldr	r3, [r7, #12]
 8007052:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 8007054:	625a      	str	r2, [r3, #36]	@ 0x24
    hi2c->XferCount = Size;
 8007056:	68fb      	ldr	r3, [r7, #12]
 8007058:	222c      	movs	r2, #44	@ 0x2c
 800705a:	18ba      	adds	r2, r7, r2
 800705c:	8812      	ldrh	r2, [r2, #0]
 800705e:	855a      	strh	r2, [r3, #42]	@ 0x2a
    hi2c->XferISR   = NULL;
 8007060:	68fb      	ldr	r3, [r7, #12]
 8007062:	2200      	movs	r2, #0
 8007064:	635a      	str	r2, [r3, #52]	@ 0x34

    /* Send Slave Address and Memory Address */
    if (I2C_RequestMemoryRead(hi2c, DevAddress, MemAddress, MemAddSize, Timeout, tickstart) != HAL_OK)
 8007066:	1dbb      	adds	r3, r7, #6
 8007068:	881c      	ldrh	r4, [r3, #0]
 800706a:	2308      	movs	r3, #8
 800706c:	18fb      	adds	r3, r7, r3
 800706e:	881a      	ldrh	r2, [r3, #0]
 8007070:	230a      	movs	r3, #10
 8007072:	18fb      	adds	r3, r7, r3
 8007074:	8819      	ldrh	r1, [r3, #0]
 8007076:	68f8      	ldr	r0, [r7, #12]
 8007078:	697b      	ldr	r3, [r7, #20]
 800707a:	9301      	str	r3, [sp, #4]
 800707c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800707e:	9300      	str	r3, [sp, #0]
 8007080:	0023      	movs	r3, r4
 8007082:	f000 fa93 	bl	80075ac <I2C_RequestMemoryRead>
 8007086:	1e03      	subs	r3, r0, #0
 8007088:	d005      	beq.n	8007096 <HAL_I2C_Mem_Read+0xe2>
    {
      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 800708a:	68fb      	ldr	r3, [r7, #12]
 800708c:	2240      	movs	r2, #64	@ 0x40
 800708e:	2100      	movs	r1, #0
 8007090:	5499      	strb	r1, [r3, r2]
      return HAL_ERROR;
 8007092:	2301      	movs	r3, #1
 8007094:	e0b9      	b.n	800720a <HAL_I2C_Mem_Read+0x256>
    }

    /* Send Slave Address */
    /* Set NBYTES to write and reload if hi2c->XferCount > MAX_NBYTE_SIZE and generate RESTART */
    if (hi2c->XferCount > MAX_NBYTE_SIZE)
 8007096:	68fb      	ldr	r3, [r7, #12]
 8007098:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800709a:	b29b      	uxth	r3, r3
 800709c:	2bff      	cmp	r3, #255	@ 0xff
 800709e:	d911      	bls.n	80070c4 <HAL_I2C_Mem_Read+0x110>
    {
      hi2c->XferSize = MAX_NBYTE_SIZE;
 80070a0:	68fb      	ldr	r3, [r7, #12]
 80070a2:	22ff      	movs	r2, #255	@ 0xff
 80070a4:	851a      	strh	r2, [r3, #40]	@ 0x28
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_RELOAD_MODE,
 80070a6:	68fb      	ldr	r3, [r7, #12]
 80070a8:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80070aa:	b2da      	uxtb	r2, r3
 80070ac:	2380      	movs	r3, #128	@ 0x80
 80070ae:	045c      	lsls	r4, r3, #17
 80070b0:	230a      	movs	r3, #10
 80070b2:	18fb      	adds	r3, r7, r3
 80070b4:	8819      	ldrh	r1, [r3, #0]
 80070b6:	68f8      	ldr	r0, [r7, #12]
 80070b8:	4b56      	ldr	r3, [pc, #344]	@ (8007214 <HAL_I2C_Mem_Read+0x260>)
 80070ba:	9300      	str	r3, [sp, #0]
 80070bc:	0023      	movs	r3, r4
 80070be:	f001 f9af 	bl	8008420 <I2C_TransferConfig>
 80070c2:	e012      	b.n	80070ea <HAL_I2C_Mem_Read+0x136>
                         I2C_GENERATE_START_READ);
    }
    else
    {
      hi2c->XferSize = hi2c->XferCount;
 80070c4:	68fb      	ldr	r3, [r7, #12]
 80070c6:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80070c8:	b29a      	uxth	r2, r3
 80070ca:	68fb      	ldr	r3, [r7, #12]
 80070cc:	851a      	strh	r2, [r3, #40]	@ 0x28
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE,
 80070ce:	68fb      	ldr	r3, [r7, #12]
 80070d0:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80070d2:	b2da      	uxtb	r2, r3
 80070d4:	2380      	movs	r3, #128	@ 0x80
 80070d6:	049c      	lsls	r4, r3, #18
 80070d8:	230a      	movs	r3, #10
 80070da:	18fb      	adds	r3, r7, r3
 80070dc:	8819      	ldrh	r1, [r3, #0]
 80070de:	68f8      	ldr	r0, [r7, #12]
 80070e0:	4b4c      	ldr	r3, [pc, #304]	@ (8007214 <HAL_I2C_Mem_Read+0x260>)
 80070e2:	9300      	str	r3, [sp, #0]
 80070e4:	0023      	movs	r3, r4
 80070e6:	f001 f99b 	bl	8008420 <I2C_TransferConfig>
    }

    do
    {
      /* Wait until RXNE flag is set */
      if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_RXNE, RESET, Timeout, tickstart) != HAL_OK)
 80070ea:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 80070ec:	68f8      	ldr	r0, [r7, #12]
 80070ee:	697b      	ldr	r3, [r7, #20]
 80070f0:	9300      	str	r3, [sp, #0]
 80070f2:	0013      	movs	r3, r2
 80070f4:	2200      	movs	r2, #0
 80070f6:	2104      	movs	r1, #4
 80070f8:	f000 ff1a 	bl	8007f30 <I2C_WaitOnFlagUntilTimeout>
 80070fc:	1e03      	subs	r3, r0, #0
 80070fe:	d001      	beq.n	8007104 <HAL_I2C_Mem_Read+0x150>
      {
        return HAL_ERROR;
 8007100:	2301      	movs	r3, #1
 8007102:	e082      	b.n	800720a <HAL_I2C_Mem_Read+0x256>
      }

      /* Read data from RXDR */
      *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->RXDR;
 8007104:	68fb      	ldr	r3, [r7, #12]
 8007106:	681b      	ldr	r3, [r3, #0]
 8007108:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 800710a:	68fb      	ldr	r3, [r7, #12]
 800710c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800710e:	b2d2      	uxtb	r2, r2
 8007110:	701a      	strb	r2, [r3, #0]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 8007112:	68fb      	ldr	r3, [r7, #12]
 8007114:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8007116:	1c5a      	adds	r2, r3, #1
 8007118:	68fb      	ldr	r3, [r7, #12]
 800711a:	625a      	str	r2, [r3, #36]	@ 0x24

      hi2c->XferSize--;
 800711c:	68fb      	ldr	r3, [r7, #12]
 800711e:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8007120:	3b01      	subs	r3, #1
 8007122:	b29a      	uxth	r2, r3
 8007124:	68fb      	ldr	r3, [r7, #12]
 8007126:	851a      	strh	r2, [r3, #40]	@ 0x28
      hi2c->XferCount--;
 8007128:	68fb      	ldr	r3, [r7, #12]
 800712a:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800712c:	b29b      	uxth	r3, r3
 800712e:	3b01      	subs	r3, #1
 8007130:	b29a      	uxth	r2, r3
 8007132:	68fb      	ldr	r3, [r7, #12]
 8007134:	855a      	strh	r2, [r3, #42]	@ 0x2a

      if ((hi2c->XferCount != 0U) && (hi2c->XferSize == 0U))
 8007136:	68fb      	ldr	r3, [r7, #12]
 8007138:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800713a:	b29b      	uxth	r3, r3
 800713c:	2b00      	cmp	r3, #0
 800713e:	d03a      	beq.n	80071b6 <HAL_I2C_Mem_Read+0x202>
 8007140:	68fb      	ldr	r3, [r7, #12]
 8007142:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8007144:	2b00      	cmp	r3, #0
 8007146:	d136      	bne.n	80071b6 <HAL_I2C_Mem_Read+0x202>
      {
        /* Wait until TCR flag is set */
        if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_TCR, RESET, Timeout, tickstart) != HAL_OK)
 8007148:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 800714a:	68f8      	ldr	r0, [r7, #12]
 800714c:	697b      	ldr	r3, [r7, #20]
 800714e:	9300      	str	r3, [sp, #0]
 8007150:	0013      	movs	r3, r2
 8007152:	2200      	movs	r2, #0
 8007154:	2180      	movs	r1, #128	@ 0x80
 8007156:	f000 feeb 	bl	8007f30 <I2C_WaitOnFlagUntilTimeout>
 800715a:	1e03      	subs	r3, r0, #0
 800715c:	d001      	beq.n	8007162 <HAL_I2C_Mem_Read+0x1ae>
        {
          return HAL_ERROR;
 800715e:	2301      	movs	r3, #1
 8007160:	e053      	b.n	800720a <HAL_I2C_Mem_Read+0x256>
        }

        if (hi2c->XferCount > MAX_NBYTE_SIZE)
 8007162:	68fb      	ldr	r3, [r7, #12]
 8007164:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8007166:	b29b      	uxth	r3, r3
 8007168:	2bff      	cmp	r3, #255	@ 0xff
 800716a:	d911      	bls.n	8007190 <HAL_I2C_Mem_Read+0x1dc>
        {
          hi2c->XferSize = MAX_NBYTE_SIZE;
 800716c:	68fb      	ldr	r3, [r7, #12]
 800716e:	22ff      	movs	r2, #255	@ 0xff
 8007170:	851a      	strh	r2, [r3, #40]	@ 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t) hi2c->XferSize, I2C_RELOAD_MODE,
 8007172:	68fb      	ldr	r3, [r7, #12]
 8007174:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8007176:	b2da      	uxtb	r2, r3
 8007178:	2380      	movs	r3, #128	@ 0x80
 800717a:	045c      	lsls	r4, r3, #17
 800717c:	230a      	movs	r3, #10
 800717e:	18fb      	adds	r3, r7, r3
 8007180:	8819      	ldrh	r1, [r3, #0]
 8007182:	68f8      	ldr	r0, [r7, #12]
 8007184:	2300      	movs	r3, #0
 8007186:	9300      	str	r3, [sp, #0]
 8007188:	0023      	movs	r3, r4
 800718a:	f001 f949 	bl	8008420 <I2C_TransferConfig>
 800718e:	e012      	b.n	80071b6 <HAL_I2C_Mem_Read+0x202>
                             I2C_NO_STARTSTOP);
        }
        else
        {
          hi2c->XferSize = hi2c->XferCount;
 8007190:	68fb      	ldr	r3, [r7, #12]
 8007192:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8007194:	b29a      	uxth	r2, r3
 8007196:	68fb      	ldr	r3, [r7, #12]
 8007198:	851a      	strh	r2, [r3, #40]	@ 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE,
 800719a:	68fb      	ldr	r3, [r7, #12]
 800719c:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 800719e:	b2da      	uxtb	r2, r3
 80071a0:	2380      	movs	r3, #128	@ 0x80
 80071a2:	049c      	lsls	r4, r3, #18
 80071a4:	230a      	movs	r3, #10
 80071a6:	18fb      	adds	r3, r7, r3
 80071a8:	8819      	ldrh	r1, [r3, #0]
 80071aa:	68f8      	ldr	r0, [r7, #12]
 80071ac:	2300      	movs	r3, #0
 80071ae:	9300      	str	r3, [sp, #0]
 80071b0:	0023      	movs	r3, r4
 80071b2:	f001 f935 	bl	8008420 <I2C_TransferConfig>
                             I2C_NO_STARTSTOP);
        }
      }
    } while (hi2c->XferCount > 0U);
 80071b6:	68fb      	ldr	r3, [r7, #12]
 80071b8:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80071ba:	b29b      	uxth	r3, r3
 80071bc:	2b00      	cmp	r3, #0
 80071be:	d194      	bne.n	80070ea <HAL_I2C_Mem_Read+0x136>

    /* No need to Check TC flag, with AUTOEND mode the stop is automatically generated */
    /* Wait until STOPF flag is reset */
    if (I2C_WaitOnSTOPFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 80071c0:	697a      	ldr	r2, [r7, #20]
 80071c2:	6b39      	ldr	r1, [r7, #48]	@ 0x30
 80071c4:	68fb      	ldr	r3, [r7, #12]
 80071c6:	0018      	movs	r0, r3
 80071c8:	f000 ff50 	bl	800806c <I2C_WaitOnSTOPFlagUntilTimeout>
 80071cc:	1e03      	subs	r3, r0, #0
 80071ce:	d001      	beq.n	80071d4 <HAL_I2C_Mem_Read+0x220>
    {
      return HAL_ERROR;
 80071d0:	2301      	movs	r3, #1
 80071d2:	e01a      	b.n	800720a <HAL_I2C_Mem_Read+0x256>
    }

    /* Clear STOP Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 80071d4:	68fb      	ldr	r3, [r7, #12]
 80071d6:	681b      	ldr	r3, [r3, #0]
 80071d8:	2220      	movs	r2, #32
 80071da:	61da      	str	r2, [r3, #28]

    /* Clear Configuration Register 2 */
    I2C_RESET_CR2(hi2c);
 80071dc:	68fb      	ldr	r3, [r7, #12]
 80071de:	681b      	ldr	r3, [r3, #0]
 80071e0:	685a      	ldr	r2, [r3, #4]
 80071e2:	68fb      	ldr	r3, [r7, #12]
 80071e4:	681b      	ldr	r3, [r3, #0]
 80071e6:	490c      	ldr	r1, [pc, #48]	@ (8007218 <HAL_I2C_Mem_Read+0x264>)
 80071e8:	400a      	ands	r2, r1
 80071ea:	605a      	str	r2, [r3, #4]

    hi2c->State = HAL_I2C_STATE_READY;
 80071ec:	68fb      	ldr	r3, [r7, #12]
 80071ee:	2241      	movs	r2, #65	@ 0x41
 80071f0:	2120      	movs	r1, #32
 80071f2:	5499      	strb	r1, [r3, r2]
    hi2c->Mode  = HAL_I2C_MODE_NONE;
 80071f4:	68fb      	ldr	r3, [r7, #12]
 80071f6:	2242      	movs	r2, #66	@ 0x42
 80071f8:	2100      	movs	r1, #0
 80071fa:	5499      	strb	r1, [r3, r2]

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 80071fc:	68fb      	ldr	r3, [r7, #12]
 80071fe:	2240      	movs	r2, #64	@ 0x40
 8007200:	2100      	movs	r1, #0
 8007202:	5499      	strb	r1, [r3, r2]

    return HAL_OK;
 8007204:	2300      	movs	r3, #0
 8007206:	e000      	b.n	800720a <HAL_I2C_Mem_Read+0x256>
  }
  else
  {
    return HAL_BUSY;
 8007208:	2302      	movs	r3, #2
  }
}
 800720a:	0018      	movs	r0, r3
 800720c:	46bd      	mov	sp, r7
 800720e:	b007      	add	sp, #28
 8007210:	bd90      	pop	{r4, r7, pc}
 8007212:	46c0      	nop			@ (mov r8, r8)
 8007214:	80002400 	.word	0x80002400
 8007218:	fe00e800 	.word	0xfe00e800

0800721c <HAL_I2C_EV_IRQHandler>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
void HAL_I2C_EV_IRQHandler(I2C_HandleTypeDef *hi2c) /* Derogation MISRAC2012-Rule-8.13 */
{
 800721c:	b580      	push	{r7, lr}
 800721e:	b084      	sub	sp, #16
 8007220:	af00      	add	r7, sp, #0
 8007222:	6078      	str	r0, [r7, #4]
  /* Get current IT Flags and IT sources value */
  uint32_t itflags   = READ_REG(hi2c->Instance->ISR);
 8007224:	687b      	ldr	r3, [r7, #4]
 8007226:	681b      	ldr	r3, [r3, #0]
 8007228:	699b      	ldr	r3, [r3, #24]
 800722a:	60fb      	str	r3, [r7, #12]
  uint32_t itsources = READ_REG(hi2c->Instance->CR1);
 800722c:	687b      	ldr	r3, [r7, #4]
 800722e:	681b      	ldr	r3, [r3, #0]
 8007230:	681b      	ldr	r3, [r3, #0]
 8007232:	60bb      	str	r3, [r7, #8]

  /* I2C events treatment -------------------------------------*/
  if (hi2c->XferISR != NULL)
 8007234:	687b      	ldr	r3, [r7, #4]
 8007236:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8007238:	2b00      	cmp	r3, #0
 800723a:	d005      	beq.n	8007248 <HAL_I2C_EV_IRQHandler+0x2c>
  {
    hi2c->XferISR(hi2c, itflags, itsources);
 800723c:	687b      	ldr	r3, [r7, #4]
 800723e:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8007240:	68ba      	ldr	r2, [r7, #8]
 8007242:	68f9      	ldr	r1, [r7, #12]
 8007244:	6878      	ldr	r0, [r7, #4]
 8007246:	4798      	blx	r3
  }
}
 8007248:	46c0      	nop			@ (mov r8, r8)
 800724a:	46bd      	mov	sp, r7
 800724c:	b004      	add	sp, #16
 800724e:	bd80      	pop	{r7, pc}

08007250 <HAL_I2C_ER_IRQHandler>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
void HAL_I2C_ER_IRQHandler(I2C_HandleTypeDef *hi2c)
{
 8007250:	b580      	push	{r7, lr}
 8007252:	b086      	sub	sp, #24
 8007254:	af00      	add	r7, sp, #0
 8007256:	6078      	str	r0, [r7, #4]
  uint32_t itflags   = READ_REG(hi2c->Instance->ISR);
 8007258:	687b      	ldr	r3, [r7, #4]
 800725a:	681b      	ldr	r3, [r3, #0]
 800725c:	699b      	ldr	r3, [r3, #24]
 800725e:	617b      	str	r3, [r7, #20]
  uint32_t itsources = READ_REG(hi2c->Instance->CR1);
 8007260:	687b      	ldr	r3, [r7, #4]
 8007262:	681b      	ldr	r3, [r3, #0]
 8007264:	681b      	ldr	r3, [r3, #0]
 8007266:	613b      	str	r3, [r7, #16]
  uint32_t tmperror;

  /* I2C Bus error interrupt occurred ------------------------------------*/
  if ((I2C_CHECK_FLAG(itflags, I2C_FLAG_BERR) != RESET) && \
 8007268:	697b      	ldr	r3, [r7, #20]
 800726a:	0a1b      	lsrs	r3, r3, #8
 800726c:	001a      	movs	r2, r3
 800726e:	2301      	movs	r3, #1
 8007270:	4013      	ands	r3, r2
 8007272:	d010      	beq.n	8007296 <HAL_I2C_ER_IRQHandler+0x46>
      (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_ERRI) != RESET))
 8007274:	693b      	ldr	r3, [r7, #16]
 8007276:	09db      	lsrs	r3, r3, #7
 8007278:	001a      	movs	r2, r3
 800727a:	2301      	movs	r3, #1
 800727c:	4013      	ands	r3, r2
  if ((I2C_CHECK_FLAG(itflags, I2C_FLAG_BERR) != RESET) && \
 800727e:	d00a      	beq.n	8007296 <HAL_I2C_ER_IRQHandler+0x46>
  {
    hi2c->ErrorCode |= HAL_I2C_ERROR_BERR;
 8007280:	687b      	ldr	r3, [r7, #4]
 8007282:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8007284:	2201      	movs	r2, #1
 8007286:	431a      	orrs	r2, r3
 8007288:	687b      	ldr	r3, [r7, #4]
 800728a:	645a      	str	r2, [r3, #68]	@ 0x44

    /* Clear BERR flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_BERR);
 800728c:	687b      	ldr	r3, [r7, #4]
 800728e:	681b      	ldr	r3, [r3, #0]
 8007290:	2280      	movs	r2, #128	@ 0x80
 8007292:	0052      	lsls	r2, r2, #1
 8007294:	61da      	str	r2, [r3, #28]
  }

  /* I2C Over-Run/Under-Run interrupt occurred ----------------------------------------*/
  if ((I2C_CHECK_FLAG(itflags, I2C_FLAG_OVR) != RESET) && \
 8007296:	697b      	ldr	r3, [r7, #20]
 8007298:	0a9b      	lsrs	r3, r3, #10
 800729a:	001a      	movs	r2, r3
 800729c:	2301      	movs	r3, #1
 800729e:	4013      	ands	r3, r2
 80072a0:	d010      	beq.n	80072c4 <HAL_I2C_ER_IRQHandler+0x74>
      (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_ERRI) != RESET))
 80072a2:	693b      	ldr	r3, [r7, #16]
 80072a4:	09db      	lsrs	r3, r3, #7
 80072a6:	001a      	movs	r2, r3
 80072a8:	2301      	movs	r3, #1
 80072aa:	4013      	ands	r3, r2
  if ((I2C_CHECK_FLAG(itflags, I2C_FLAG_OVR) != RESET) && \
 80072ac:	d00a      	beq.n	80072c4 <HAL_I2C_ER_IRQHandler+0x74>
  {
    hi2c->ErrorCode |= HAL_I2C_ERROR_OVR;
 80072ae:	687b      	ldr	r3, [r7, #4]
 80072b0:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80072b2:	2208      	movs	r2, #8
 80072b4:	431a      	orrs	r2, r3
 80072b6:	687b      	ldr	r3, [r7, #4]
 80072b8:	645a      	str	r2, [r3, #68]	@ 0x44

    /* Clear OVR flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_OVR);
 80072ba:	687b      	ldr	r3, [r7, #4]
 80072bc:	681b      	ldr	r3, [r3, #0]
 80072be:	2280      	movs	r2, #128	@ 0x80
 80072c0:	00d2      	lsls	r2, r2, #3
 80072c2:	61da      	str	r2, [r3, #28]
  }

  /* I2C Arbitration Loss error interrupt occurred -------------------------------------*/
  if ((I2C_CHECK_FLAG(itflags, I2C_FLAG_ARLO) != RESET) && \
 80072c4:	697b      	ldr	r3, [r7, #20]
 80072c6:	0a5b      	lsrs	r3, r3, #9
 80072c8:	001a      	movs	r2, r3
 80072ca:	2301      	movs	r3, #1
 80072cc:	4013      	ands	r3, r2
 80072ce:	d010      	beq.n	80072f2 <HAL_I2C_ER_IRQHandler+0xa2>
      (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_ERRI) != RESET))
 80072d0:	693b      	ldr	r3, [r7, #16]
 80072d2:	09db      	lsrs	r3, r3, #7
 80072d4:	001a      	movs	r2, r3
 80072d6:	2301      	movs	r3, #1
 80072d8:	4013      	ands	r3, r2
  if ((I2C_CHECK_FLAG(itflags, I2C_FLAG_ARLO) != RESET) && \
 80072da:	d00a      	beq.n	80072f2 <HAL_I2C_ER_IRQHandler+0xa2>
  {
    hi2c->ErrorCode |= HAL_I2C_ERROR_ARLO;
 80072dc:	687b      	ldr	r3, [r7, #4]
 80072de:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80072e0:	2202      	movs	r2, #2
 80072e2:	431a      	orrs	r2, r3
 80072e4:	687b      	ldr	r3, [r7, #4]
 80072e6:	645a      	str	r2, [r3, #68]	@ 0x44

    /* Clear ARLO flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_ARLO);
 80072e8:	687b      	ldr	r3, [r7, #4]
 80072ea:	681b      	ldr	r3, [r3, #0]
 80072ec:	2280      	movs	r2, #128	@ 0x80
 80072ee:	0092      	lsls	r2, r2, #2
 80072f0:	61da      	str	r2, [r3, #28]
  }

  /* Store current volatile hi2c->ErrorCode, misra rule */
  tmperror = hi2c->ErrorCode;
 80072f2:	687b      	ldr	r3, [r7, #4]
 80072f4:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80072f6:	60fb      	str	r3, [r7, #12]

  /* Call the Error Callback in case of Error detected */
  if ((tmperror & (HAL_I2C_ERROR_BERR | HAL_I2C_ERROR_OVR | HAL_I2C_ERROR_ARLO)) !=  HAL_I2C_ERROR_NONE)
 80072f8:	68fb      	ldr	r3, [r7, #12]
 80072fa:	220b      	movs	r2, #11
 80072fc:	4013      	ands	r3, r2
 80072fe:	d005      	beq.n	800730c <HAL_I2C_ER_IRQHandler+0xbc>
  {
    I2C_ITError(hi2c, tmperror);
 8007300:	68fa      	ldr	r2, [r7, #12]
 8007302:	687b      	ldr	r3, [r7, #4]
 8007304:	0011      	movs	r1, r2
 8007306:	0018      	movs	r0, r3
 8007308:	f000 fca6 	bl	8007c58 <I2C_ITError>
  }
}
 800730c:	46c0      	nop			@ (mov r8, r8)
 800730e:	46bd      	mov	sp, r7
 8007310:	b006      	add	sp, #24
 8007312:	bd80      	pop	{r7, pc}

08007314 <HAL_I2C_SlaveTxCpltCallback>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
__weak void HAL_I2C_SlaveTxCpltCallback(I2C_HandleTypeDef *hi2c)
{
 8007314:	b580      	push	{r7, lr}
 8007316:	b082      	sub	sp, #8
 8007318:	af00      	add	r7, sp, #0
 800731a:	6078      	str	r0, [r7, #4]
  UNUSED(hi2c);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_SlaveTxCpltCallback could be implemented in the user file
   */
}
 800731c:	46c0      	nop			@ (mov r8, r8)
 800731e:	46bd      	mov	sp, r7
 8007320:	b002      	add	sp, #8
 8007322:	bd80      	pop	{r7, pc}

08007324 <HAL_I2C_SlaveRxCpltCallback>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
__weak void HAL_I2C_SlaveRxCpltCallback(I2C_HandleTypeDef *hi2c)
{
 8007324:	b580      	push	{r7, lr}
 8007326:	b082      	sub	sp, #8
 8007328:	af00      	add	r7, sp, #0
 800732a:	6078      	str	r0, [r7, #4]
  UNUSED(hi2c);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_SlaveRxCpltCallback could be implemented in the user file
   */
}
 800732c:	46c0      	nop			@ (mov r8, r8)
 800732e:	46bd      	mov	sp, r7
 8007330:	b002      	add	sp, #8
 8007332:	bd80      	pop	{r7, pc}

08007334 <HAL_I2C_AddrCallback>:
  * @param  TransferDirection Master request Transfer Direction (Write/Read), value of @ref I2C_XFERDIRECTION
  * @param  AddrMatchCode Address Match Code
  * @retval None
  */
__weak void HAL_I2C_AddrCallback(I2C_HandleTypeDef *hi2c, uint8_t TransferDirection, uint16_t AddrMatchCode)
{
 8007334:	b580      	push	{r7, lr}
 8007336:	b082      	sub	sp, #8
 8007338:	af00      	add	r7, sp, #0
 800733a:	6078      	str	r0, [r7, #4]
 800733c:	0008      	movs	r0, r1
 800733e:	0011      	movs	r1, r2
 8007340:	1cfb      	adds	r3, r7, #3
 8007342:	1c02      	adds	r2, r0, #0
 8007344:	701a      	strb	r2, [r3, #0]
 8007346:	003b      	movs	r3, r7
 8007348:	1c0a      	adds	r2, r1, #0
 800734a:	801a      	strh	r2, [r3, #0]
  UNUSED(AddrMatchCode);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_AddrCallback() could be implemented in the user file
   */
}
 800734c:	46c0      	nop			@ (mov r8, r8)
 800734e:	46bd      	mov	sp, r7
 8007350:	b002      	add	sp, #8
 8007352:	bd80      	pop	{r7, pc}

08007354 <HAL_I2C_ListenCpltCallback>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
__weak void HAL_I2C_ListenCpltCallback(I2C_HandleTypeDef *hi2c)
{
 8007354:	b580      	push	{r7, lr}
 8007356:	b082      	sub	sp, #8
 8007358:	af00      	add	r7, sp, #0
 800735a:	6078      	str	r0, [r7, #4]
  UNUSED(hi2c);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_ListenCpltCallback() could be implemented in the user file
   */
}
 800735c:	46c0      	nop			@ (mov r8, r8)
 800735e:	46bd      	mov	sp, r7
 8007360:	b002      	add	sp, #8
 8007362:	bd80      	pop	{r7, pc}

08007364 <HAL_I2C_ErrorCallback>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
__weak void HAL_I2C_ErrorCallback(I2C_HandleTypeDef *hi2c)
{
 8007364:	b580      	push	{r7, lr}
 8007366:	b082      	sub	sp, #8
 8007368:	af00      	add	r7, sp, #0
 800736a:	6078      	str	r0, [r7, #4]
  UNUSED(hi2c);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_ErrorCallback could be implemented in the user file
   */
}
 800736c:	46c0      	nop			@ (mov r8, r8)
 800736e:	46bd      	mov	sp, r7
 8007370:	b002      	add	sp, #8
 8007372:	bd80      	pop	{r7, pc}

08007374 <HAL_I2C_AbortCpltCallback>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
__weak void HAL_I2C_AbortCpltCallback(I2C_HandleTypeDef *hi2c)
{
 8007374:	b580      	push	{r7, lr}
 8007376:	b082      	sub	sp, #8
 8007378:	af00      	add	r7, sp, #0
 800737a:	6078      	str	r0, [r7, #4]
  UNUSED(hi2c);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_AbortCpltCallback could be implemented in the user file
   */
}
 800737c:	46c0      	nop			@ (mov r8, r8)
 800737e:	46bd      	mov	sp, r7
 8007380:	b002      	add	sp, #8
 8007382:	bd80      	pop	{r7, pc}

08007384 <I2C_Slave_ISR_IT>:
  * @param  ITSources Interrupt sources enabled.
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_Slave_ISR_IT(struct __I2C_HandleTypeDef *hi2c, uint32_t ITFlags,
                                          uint32_t ITSources)
{
 8007384:	b580      	push	{r7, lr}
 8007386:	b086      	sub	sp, #24
 8007388:	af00      	add	r7, sp, #0
 800738a:	60f8      	str	r0, [r7, #12]
 800738c:	60b9      	str	r1, [r7, #8]
 800738e:	607a      	str	r2, [r7, #4]
  uint32_t tmpoptions = hi2c->XferOptions;
 8007390:	68fb      	ldr	r3, [r7, #12]
 8007392:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8007394:	617b      	str	r3, [r7, #20]
  uint32_t tmpITFlags = ITFlags;
 8007396:	68bb      	ldr	r3, [r7, #8]
 8007398:	613b      	str	r3, [r7, #16]

  /* Process locked */
  __HAL_LOCK(hi2c);
 800739a:	68fb      	ldr	r3, [r7, #12]
 800739c:	2240      	movs	r2, #64	@ 0x40
 800739e:	5c9b      	ldrb	r3, [r3, r2]
 80073a0:	2b01      	cmp	r3, #1
 80073a2:	d101      	bne.n	80073a8 <I2C_Slave_ISR_IT+0x24>
 80073a4:	2302      	movs	r3, #2
 80073a6:	e0fb      	b.n	80075a0 <I2C_Slave_ISR_IT+0x21c>
 80073a8:	68fb      	ldr	r3, [r7, #12]
 80073aa:	2240      	movs	r2, #64	@ 0x40
 80073ac:	2101      	movs	r1, #1
 80073ae:	5499      	strb	r1, [r3, r2]

  /* Check if STOPF is set */
  if ((I2C_CHECK_FLAG(tmpITFlags, I2C_FLAG_STOPF) != RESET) && \
 80073b0:	693b      	ldr	r3, [r7, #16]
 80073b2:	095b      	lsrs	r3, r3, #5
 80073b4:	001a      	movs	r2, r3
 80073b6:	2301      	movs	r3, #1
 80073b8:	4013      	ands	r3, r2
 80073ba:	d00c      	beq.n	80073d6 <I2C_Slave_ISR_IT+0x52>
      (I2C_CHECK_IT_SOURCE(ITSources, I2C_IT_STOPI) != RESET))
 80073bc:	687b      	ldr	r3, [r7, #4]
 80073be:	095b      	lsrs	r3, r3, #5
 80073c0:	001a      	movs	r2, r3
 80073c2:	2301      	movs	r3, #1
 80073c4:	4013      	ands	r3, r2
  if ((I2C_CHECK_FLAG(tmpITFlags, I2C_FLAG_STOPF) != RESET) && \
 80073c6:	d006      	beq.n	80073d6 <I2C_Slave_ISR_IT+0x52>
  {
    /* Call I2C Slave complete process */
    I2C_ITSlaveCplt(hi2c, tmpITFlags);
 80073c8:	693a      	ldr	r2, [r7, #16]
 80073ca:	68fb      	ldr	r3, [r7, #12]
 80073cc:	0011      	movs	r1, r2
 80073ce:	0018      	movs	r0, r3
 80073d0:	f000 fa58 	bl	8007884 <I2C_ITSlaveCplt>
 80073d4:	e0df      	b.n	8007596 <I2C_Slave_ISR_IT+0x212>
  }
  else if ((I2C_CHECK_FLAG(tmpITFlags, I2C_FLAG_AF) != RESET) && \
 80073d6:	693b      	ldr	r3, [r7, #16]
 80073d8:	091b      	lsrs	r3, r3, #4
 80073da:	001a      	movs	r2, r3
 80073dc:	2301      	movs	r3, #1
 80073de:	4013      	ands	r3, r2
 80073e0:	d054      	beq.n	800748c <I2C_Slave_ISR_IT+0x108>
           (I2C_CHECK_IT_SOURCE(ITSources, I2C_IT_NACKI) != RESET))
 80073e2:	687b      	ldr	r3, [r7, #4]
 80073e4:	091b      	lsrs	r3, r3, #4
 80073e6:	001a      	movs	r2, r3
 80073e8:	2301      	movs	r3, #1
 80073ea:	4013      	ands	r3, r2
  else if ((I2C_CHECK_FLAG(tmpITFlags, I2C_FLAG_AF) != RESET) && \
 80073ec:	d04e      	beq.n	800748c <I2C_Slave_ISR_IT+0x108>
  {
    /* Check that I2C transfer finished */
    /* if yes, normal use case, a NACK is sent by the MASTER when Transfer is finished */
    /* Mean XferCount == 0*/
    /* So clear Flag NACKF only */
    if (hi2c->XferCount == 0U)
 80073ee:	68fb      	ldr	r3, [r7, #12]
 80073f0:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80073f2:	b29b      	uxth	r3, r3
 80073f4:	2b00      	cmp	r3, #0
 80073f6:	d12d      	bne.n	8007454 <I2C_Slave_ISR_IT+0xd0>
    {
      if ((hi2c->State == HAL_I2C_STATE_LISTEN) && (tmpoptions == I2C_FIRST_AND_LAST_FRAME))
 80073f8:	68fb      	ldr	r3, [r7, #12]
 80073fa:	2241      	movs	r2, #65	@ 0x41
 80073fc:	5c9b      	ldrb	r3, [r3, r2]
 80073fe:	b2db      	uxtb	r3, r3
 8007400:	2b28      	cmp	r3, #40	@ 0x28
 8007402:	d10b      	bne.n	800741c <I2C_Slave_ISR_IT+0x98>
 8007404:	697a      	ldr	r2, [r7, #20]
 8007406:	2380      	movs	r3, #128	@ 0x80
 8007408:	049b      	lsls	r3, r3, #18
 800740a:	429a      	cmp	r2, r3
 800740c:	d106      	bne.n	800741c <I2C_Slave_ISR_IT+0x98>
        /* Same action must be done for (tmpoptions == I2C_LAST_FRAME) which removed for
           Warning[Pa134]: left and right operands are identical */
      {
        /* Call I2C Listen complete process */
        I2C_ITListenCplt(hi2c, tmpITFlags);
 800740e:	693a      	ldr	r2, [r7, #16]
 8007410:	68fb      	ldr	r3, [r7, #12]
 8007412:	0011      	movs	r1, r2
 8007414:	0018      	movs	r0, r3
 8007416:	f000 fbc5 	bl	8007ba4 <I2C_ITListenCplt>
 800741a:	e036      	b.n	800748a <I2C_Slave_ISR_IT+0x106>
      }
      else if ((hi2c->State == HAL_I2C_STATE_BUSY_TX_LISTEN) && (tmpoptions != I2C_NO_OPTION_FRAME))
 800741c:	68fb      	ldr	r3, [r7, #12]
 800741e:	2241      	movs	r2, #65	@ 0x41
 8007420:	5c9b      	ldrb	r3, [r3, r2]
 8007422:	b2db      	uxtb	r3, r3
 8007424:	2b29      	cmp	r3, #41	@ 0x29
 8007426:	d110      	bne.n	800744a <I2C_Slave_ISR_IT+0xc6>
 8007428:	697b      	ldr	r3, [r7, #20]
 800742a:	4a5f      	ldr	r2, [pc, #380]	@ (80075a8 <I2C_Slave_ISR_IT+0x224>)
 800742c:	4293      	cmp	r3, r2
 800742e:	d00c      	beq.n	800744a <I2C_Slave_ISR_IT+0xc6>
      {
        /* Clear NACK Flag */
        __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8007430:	68fb      	ldr	r3, [r7, #12]
 8007432:	681b      	ldr	r3, [r3, #0]
 8007434:	2210      	movs	r2, #16
 8007436:	61da      	str	r2, [r3, #28]

        /* Flush TX register */
        I2C_Flush_TXDR(hi2c);
 8007438:	68fb      	ldr	r3, [r7, #12]
 800743a:	0018      	movs	r0, r3
 800743c:	f000 fd37 	bl	8007eae <I2C_Flush_TXDR>

        /* Last Byte is Transmitted */
        /* Call I2C Slave Sequential complete process */
        I2C_ITSlaveSeqCplt(hi2c);
 8007440:	68fb      	ldr	r3, [r7, #12]
 8007442:	0018      	movs	r0, r3
 8007444:	f000 f9b8 	bl	80077b8 <I2C_ITSlaveSeqCplt>
 8007448:	e01f      	b.n	800748a <I2C_Slave_ISR_IT+0x106>
      }
      else
      {
        /* Clear NACK Flag */
        __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 800744a:	68fb      	ldr	r3, [r7, #12]
 800744c:	681b      	ldr	r3, [r3, #0]
 800744e:	2210      	movs	r2, #16
 8007450:	61da      	str	r2, [r3, #28]
    if (hi2c->XferCount == 0U)
 8007452:	e09d      	b.n	8007590 <I2C_Slave_ISR_IT+0x20c>
    }
    else
    {
      /* if no, error use case, a Non-Acknowledge of last Data is generated by the MASTER*/
      /* Clear NACK Flag */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8007454:	68fb      	ldr	r3, [r7, #12]
 8007456:	681b      	ldr	r3, [r3, #0]
 8007458:	2210      	movs	r2, #16
 800745a:	61da      	str	r2, [r3, #28]

      /* Set ErrorCode corresponding to a Non-Acknowledge */
      hi2c->ErrorCode |= HAL_I2C_ERROR_AF;
 800745c:	68fb      	ldr	r3, [r7, #12]
 800745e:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8007460:	2204      	movs	r2, #4
 8007462:	431a      	orrs	r2, r3
 8007464:	68fb      	ldr	r3, [r7, #12]
 8007466:	645a      	str	r2, [r3, #68]	@ 0x44

      if ((tmpoptions == I2C_FIRST_FRAME) || (tmpoptions == I2C_NEXT_FRAME))
 8007468:	697b      	ldr	r3, [r7, #20]
 800746a:	2b00      	cmp	r3, #0
 800746c:	d005      	beq.n	800747a <I2C_Slave_ISR_IT+0xf6>
 800746e:	697a      	ldr	r2, [r7, #20]
 8007470:	2380      	movs	r3, #128	@ 0x80
 8007472:	045b      	lsls	r3, r3, #17
 8007474:	429a      	cmp	r2, r3
 8007476:	d000      	beq.n	800747a <I2C_Slave_ISR_IT+0xf6>
 8007478:	e08a      	b.n	8007590 <I2C_Slave_ISR_IT+0x20c>
      {
        /* Call the corresponding callback to inform upper layer of End of Transfer */
        I2C_ITError(hi2c, hi2c->ErrorCode);
 800747a:	68fb      	ldr	r3, [r7, #12]
 800747c:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 800747e:	68fb      	ldr	r3, [r7, #12]
 8007480:	0011      	movs	r1, r2
 8007482:	0018      	movs	r0, r3
 8007484:	f000 fbe8 	bl	8007c58 <I2C_ITError>
    if (hi2c->XferCount == 0U)
 8007488:	e082      	b.n	8007590 <I2C_Slave_ISR_IT+0x20c>
 800748a:	e081      	b.n	8007590 <I2C_Slave_ISR_IT+0x20c>
      }
    }
  }
  else if ((I2C_CHECK_FLAG(tmpITFlags, I2C_FLAG_RXNE) != RESET) && \
 800748c:	693b      	ldr	r3, [r7, #16]
 800748e:	089b      	lsrs	r3, r3, #2
 8007490:	001a      	movs	r2, r3
 8007492:	2301      	movs	r3, #1
 8007494:	4013      	ands	r3, r2
 8007496:	d031      	beq.n	80074fc <I2C_Slave_ISR_IT+0x178>
           (I2C_CHECK_IT_SOURCE(ITSources, I2C_IT_RXI) != RESET))
 8007498:	687b      	ldr	r3, [r7, #4]
 800749a:	089b      	lsrs	r3, r3, #2
 800749c:	001a      	movs	r2, r3
 800749e:	2301      	movs	r3, #1
 80074a0:	4013      	ands	r3, r2
  else if ((I2C_CHECK_FLAG(tmpITFlags, I2C_FLAG_RXNE) != RESET) && \
 80074a2:	d02b      	beq.n	80074fc <I2C_Slave_ISR_IT+0x178>
  {
    if (hi2c->XferCount > 0U)
 80074a4:	68fb      	ldr	r3, [r7, #12]
 80074a6:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80074a8:	b29b      	uxth	r3, r3
 80074aa:	2b00      	cmp	r3, #0
 80074ac:	d018      	beq.n	80074e0 <I2C_Slave_ISR_IT+0x15c>
    {
      /* Read data from RXDR */
      *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->RXDR;
 80074ae:	68fb      	ldr	r3, [r7, #12]
 80074b0:	681b      	ldr	r3, [r3, #0]
 80074b2:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 80074b4:	68fb      	ldr	r3, [r7, #12]
 80074b6:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80074b8:	b2d2      	uxtb	r2, r2
 80074ba:	701a      	strb	r2, [r3, #0]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 80074bc:	68fb      	ldr	r3, [r7, #12]
 80074be:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80074c0:	1c5a      	adds	r2, r3, #1
 80074c2:	68fb      	ldr	r3, [r7, #12]
 80074c4:	625a      	str	r2, [r3, #36]	@ 0x24

      hi2c->XferSize--;
 80074c6:	68fb      	ldr	r3, [r7, #12]
 80074c8:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80074ca:	3b01      	subs	r3, #1
 80074cc:	b29a      	uxth	r2, r3
 80074ce:	68fb      	ldr	r3, [r7, #12]
 80074d0:	851a      	strh	r2, [r3, #40]	@ 0x28
      hi2c->XferCount--;
 80074d2:	68fb      	ldr	r3, [r7, #12]
 80074d4:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80074d6:	b29b      	uxth	r3, r3
 80074d8:	3b01      	subs	r3, #1
 80074da:	b29a      	uxth	r2, r3
 80074dc:	68fb      	ldr	r3, [r7, #12]
 80074de:	855a      	strh	r2, [r3, #42]	@ 0x2a
    }

    if ((hi2c->XferCount == 0U) && \
 80074e0:	68fb      	ldr	r3, [r7, #12]
 80074e2:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80074e4:	b29b      	uxth	r3, r3
 80074e6:	2b00      	cmp	r3, #0
 80074e8:	d154      	bne.n	8007594 <I2C_Slave_ISR_IT+0x210>
 80074ea:	697b      	ldr	r3, [r7, #20]
 80074ec:	4a2e      	ldr	r2, [pc, #184]	@ (80075a8 <I2C_Slave_ISR_IT+0x224>)
 80074ee:	4293      	cmp	r3, r2
 80074f0:	d050      	beq.n	8007594 <I2C_Slave_ISR_IT+0x210>
        (tmpoptions != I2C_NO_OPTION_FRAME))
    {
      /* Call I2C Slave Sequential complete process */
      I2C_ITSlaveSeqCplt(hi2c);
 80074f2:	68fb      	ldr	r3, [r7, #12]
 80074f4:	0018      	movs	r0, r3
 80074f6:	f000 f95f 	bl	80077b8 <I2C_ITSlaveSeqCplt>
    if ((hi2c->XferCount == 0U) && \
 80074fa:	e04b      	b.n	8007594 <I2C_Slave_ISR_IT+0x210>
    }
  }
  else if ((I2C_CHECK_FLAG(tmpITFlags, I2C_FLAG_ADDR) != RESET) && \
 80074fc:	693b      	ldr	r3, [r7, #16]
 80074fe:	08db      	lsrs	r3, r3, #3
 8007500:	001a      	movs	r2, r3
 8007502:	2301      	movs	r3, #1
 8007504:	4013      	ands	r3, r2
 8007506:	d00c      	beq.n	8007522 <I2C_Slave_ISR_IT+0x19e>
           (I2C_CHECK_IT_SOURCE(ITSources, I2C_IT_ADDRI) != RESET))
 8007508:	687b      	ldr	r3, [r7, #4]
 800750a:	08db      	lsrs	r3, r3, #3
 800750c:	001a      	movs	r2, r3
 800750e:	2301      	movs	r3, #1
 8007510:	4013      	ands	r3, r2
  else if ((I2C_CHECK_FLAG(tmpITFlags, I2C_FLAG_ADDR) != RESET) && \
 8007512:	d006      	beq.n	8007522 <I2C_Slave_ISR_IT+0x19e>
  {
    I2C_ITAddrCplt(hi2c, tmpITFlags);
 8007514:	693a      	ldr	r2, [r7, #16]
 8007516:	68fb      	ldr	r3, [r7, #12]
 8007518:	0011      	movs	r1, r2
 800751a:	0018      	movs	r0, r3
 800751c:	f000 f8a8 	bl	8007670 <I2C_ITAddrCplt>
 8007520:	e039      	b.n	8007596 <I2C_Slave_ISR_IT+0x212>
  }
  else if ((I2C_CHECK_FLAG(tmpITFlags, I2C_FLAG_TXIS) != RESET) && \
 8007522:	693b      	ldr	r3, [r7, #16]
 8007524:	085b      	lsrs	r3, r3, #1
 8007526:	001a      	movs	r2, r3
 8007528:	2301      	movs	r3, #1
 800752a:	4013      	ands	r3, r2
 800752c:	d033      	beq.n	8007596 <I2C_Slave_ISR_IT+0x212>
           (I2C_CHECK_IT_SOURCE(ITSources, I2C_IT_TXI) != RESET))
 800752e:	687b      	ldr	r3, [r7, #4]
 8007530:	085b      	lsrs	r3, r3, #1
 8007532:	001a      	movs	r2, r3
 8007534:	2301      	movs	r3, #1
 8007536:	4013      	ands	r3, r2
  else if ((I2C_CHECK_FLAG(tmpITFlags, I2C_FLAG_TXIS) != RESET) && \
 8007538:	d02d      	beq.n	8007596 <I2C_Slave_ISR_IT+0x212>
  {
    /* Write data to TXDR only if XferCount not reach "0" */
    /* A TXIS flag can be set, during STOP treatment      */
    /* Check if all Data have already been sent */
    /* If it is the case, this last write in TXDR is not sent, correspond to a dummy TXIS event */
    if (hi2c->XferCount > 0U)
 800753a:	68fb      	ldr	r3, [r7, #12]
 800753c:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800753e:	b29b      	uxth	r3, r3
 8007540:	2b00      	cmp	r3, #0
 8007542:	d018      	beq.n	8007576 <I2C_Slave_ISR_IT+0x1f2>
    {
      /* Write data to TXDR */
      hi2c->Instance->TXDR = *hi2c->pBuffPtr;
 8007544:	68fb      	ldr	r3, [r7, #12]
 8007546:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8007548:	781a      	ldrb	r2, [r3, #0]
 800754a:	68fb      	ldr	r3, [r7, #12]
 800754c:	681b      	ldr	r3, [r3, #0]
 800754e:	629a      	str	r2, [r3, #40]	@ 0x28

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 8007550:	68fb      	ldr	r3, [r7, #12]
 8007552:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8007554:	1c5a      	adds	r2, r3, #1
 8007556:	68fb      	ldr	r3, [r7, #12]
 8007558:	625a      	str	r2, [r3, #36]	@ 0x24

      hi2c->XferCount--;
 800755a:	68fb      	ldr	r3, [r7, #12]
 800755c:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800755e:	b29b      	uxth	r3, r3
 8007560:	3b01      	subs	r3, #1
 8007562:	b29a      	uxth	r2, r3
 8007564:	68fb      	ldr	r3, [r7, #12]
 8007566:	855a      	strh	r2, [r3, #42]	@ 0x2a
      hi2c->XferSize--;
 8007568:	68fb      	ldr	r3, [r7, #12]
 800756a:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 800756c:	3b01      	subs	r3, #1
 800756e:	b29a      	uxth	r2, r3
 8007570:	68fb      	ldr	r3, [r7, #12]
 8007572:	851a      	strh	r2, [r3, #40]	@ 0x28
 8007574:	e00f      	b.n	8007596 <I2C_Slave_ISR_IT+0x212>
    }
    else
    {
      if ((tmpoptions == I2C_NEXT_FRAME) || (tmpoptions == I2C_FIRST_FRAME))
 8007576:	697a      	ldr	r2, [r7, #20]
 8007578:	2380      	movs	r3, #128	@ 0x80
 800757a:	045b      	lsls	r3, r3, #17
 800757c:	429a      	cmp	r2, r3
 800757e:	d002      	beq.n	8007586 <I2C_Slave_ISR_IT+0x202>
 8007580:	697b      	ldr	r3, [r7, #20]
 8007582:	2b00      	cmp	r3, #0
 8007584:	d107      	bne.n	8007596 <I2C_Slave_ISR_IT+0x212>
      {
        /* Last Byte is Transmitted */
        /* Call I2C Slave Sequential complete process */
        I2C_ITSlaveSeqCplt(hi2c);
 8007586:	68fb      	ldr	r3, [r7, #12]
 8007588:	0018      	movs	r0, r3
 800758a:	f000 f915 	bl	80077b8 <I2C_ITSlaveSeqCplt>
 800758e:	e002      	b.n	8007596 <I2C_Slave_ISR_IT+0x212>
    if (hi2c->XferCount == 0U)
 8007590:	46c0      	nop			@ (mov r8, r8)
 8007592:	e000      	b.n	8007596 <I2C_Slave_ISR_IT+0x212>
    if ((hi2c->XferCount == 0U) && \
 8007594:	46c0      	nop			@ (mov r8, r8)
  {
    /* Nothing to do */
  }

  /* Process Unlocked */
  __HAL_UNLOCK(hi2c);
 8007596:	68fb      	ldr	r3, [r7, #12]
 8007598:	2240      	movs	r2, #64	@ 0x40
 800759a:	2100      	movs	r1, #0
 800759c:	5499      	strb	r1, [r3, r2]

  return HAL_OK;
 800759e:	2300      	movs	r3, #0
}
 80075a0:	0018      	movs	r0, r3
 80075a2:	46bd      	mov	sp, r7
 80075a4:	b006      	add	sp, #24
 80075a6:	bd80      	pop	{r7, pc}
 80075a8:	ffff0000 	.word	0xffff0000

080075ac <I2C_RequestMemoryRead>:
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_RequestMemoryRead(I2C_HandleTypeDef *hi2c, uint16_t DevAddress,
                                               uint16_t MemAddress, uint16_t MemAddSize, uint32_t Timeout,
                                               uint32_t Tickstart)
{
 80075ac:	b5b0      	push	{r4, r5, r7, lr}
 80075ae:	b086      	sub	sp, #24
 80075b0:	af02      	add	r7, sp, #8
 80075b2:	60f8      	str	r0, [r7, #12]
 80075b4:	000c      	movs	r4, r1
 80075b6:	0010      	movs	r0, r2
 80075b8:	0019      	movs	r1, r3
 80075ba:	250a      	movs	r5, #10
 80075bc:	197b      	adds	r3, r7, r5
 80075be:	1c22      	adds	r2, r4, #0
 80075c0:	801a      	strh	r2, [r3, #0]
 80075c2:	2308      	movs	r3, #8
 80075c4:	18fb      	adds	r3, r7, r3
 80075c6:	1c02      	adds	r2, r0, #0
 80075c8:	801a      	strh	r2, [r3, #0]
 80075ca:	1dbb      	adds	r3, r7, #6
 80075cc:	1c0a      	adds	r2, r1, #0
 80075ce:	801a      	strh	r2, [r3, #0]
  I2C_TransferConfig(hi2c, DevAddress, (uint8_t)MemAddSize, I2C_SOFTEND_MODE, I2C_GENERATE_START_WRITE);
 80075d0:	1dbb      	adds	r3, r7, #6
 80075d2:	881b      	ldrh	r3, [r3, #0]
 80075d4:	b2da      	uxtb	r2, r3
 80075d6:	197b      	adds	r3, r7, r5
 80075d8:	8819      	ldrh	r1, [r3, #0]
 80075da:	68f8      	ldr	r0, [r7, #12]
 80075dc:	4b23      	ldr	r3, [pc, #140]	@ (800766c <I2C_RequestMemoryRead+0xc0>)
 80075de:	9300      	str	r3, [sp, #0]
 80075e0:	2300      	movs	r3, #0
 80075e2:	f000 ff1d 	bl	8008420 <I2C_TransferConfig>

  /* Wait until TXIS flag is set */
  if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 80075e6:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 80075e8:	6a39      	ldr	r1, [r7, #32]
 80075ea:	68fb      	ldr	r3, [r7, #12]
 80075ec:	0018      	movs	r0, r3
 80075ee:	f000 fcf7 	bl	8007fe0 <I2C_WaitOnTXISFlagUntilTimeout>
 80075f2:	1e03      	subs	r3, r0, #0
 80075f4:	d001      	beq.n	80075fa <I2C_RequestMemoryRead+0x4e>
  {
    return HAL_ERROR;
 80075f6:	2301      	movs	r3, #1
 80075f8:	e033      	b.n	8007662 <I2C_RequestMemoryRead+0xb6>
  }

  /* If Memory address size is 8Bit */
  if (MemAddSize == I2C_MEMADD_SIZE_8BIT)
 80075fa:	1dbb      	adds	r3, r7, #6
 80075fc:	881b      	ldrh	r3, [r3, #0]
 80075fe:	2b01      	cmp	r3, #1
 8007600:	d107      	bne.n	8007612 <I2C_RequestMemoryRead+0x66>
  {
    /* Send Memory Address */
    hi2c->Instance->TXDR = I2C_MEM_ADD_LSB(MemAddress);
 8007602:	2308      	movs	r3, #8
 8007604:	18fb      	adds	r3, r7, r3
 8007606:	881b      	ldrh	r3, [r3, #0]
 8007608:	b2da      	uxtb	r2, r3
 800760a:	68fb      	ldr	r3, [r7, #12]
 800760c:	681b      	ldr	r3, [r3, #0]
 800760e:	629a      	str	r2, [r3, #40]	@ 0x28
 8007610:	e019      	b.n	8007646 <I2C_RequestMemoryRead+0x9a>
  }
  /* If Memory address size is 16Bit */
  else
  {
    /* Send MSB of Memory Address */
    hi2c->Instance->TXDR = I2C_MEM_ADD_MSB(MemAddress);
 8007612:	2308      	movs	r3, #8
 8007614:	18fb      	adds	r3, r7, r3
 8007616:	881b      	ldrh	r3, [r3, #0]
 8007618:	0a1b      	lsrs	r3, r3, #8
 800761a:	b29b      	uxth	r3, r3
 800761c:	b2da      	uxtb	r2, r3
 800761e:	68fb      	ldr	r3, [r7, #12]
 8007620:	681b      	ldr	r3, [r3, #0]
 8007622:	629a      	str	r2, [r3, #40]	@ 0x28

    /* Wait until TXIS flag is set */
    if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 8007624:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8007626:	6a39      	ldr	r1, [r7, #32]
 8007628:	68fb      	ldr	r3, [r7, #12]
 800762a:	0018      	movs	r0, r3
 800762c:	f000 fcd8 	bl	8007fe0 <I2C_WaitOnTXISFlagUntilTimeout>
 8007630:	1e03      	subs	r3, r0, #0
 8007632:	d001      	beq.n	8007638 <I2C_RequestMemoryRead+0x8c>
    {
      return HAL_ERROR;
 8007634:	2301      	movs	r3, #1
 8007636:	e014      	b.n	8007662 <I2C_RequestMemoryRead+0xb6>
    }

    /* Send LSB of Memory Address */
    hi2c->Instance->TXDR = I2C_MEM_ADD_LSB(MemAddress);
 8007638:	2308      	movs	r3, #8
 800763a:	18fb      	adds	r3, r7, r3
 800763c:	881b      	ldrh	r3, [r3, #0]
 800763e:	b2da      	uxtb	r2, r3
 8007640:	68fb      	ldr	r3, [r7, #12]
 8007642:	681b      	ldr	r3, [r3, #0]
 8007644:	629a      	str	r2, [r3, #40]	@ 0x28
  }

  /* Wait until TC flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_TC, RESET, Timeout, Tickstart) != HAL_OK)
 8007646:	6a3a      	ldr	r2, [r7, #32]
 8007648:	68f8      	ldr	r0, [r7, #12]
 800764a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800764c:	9300      	str	r3, [sp, #0]
 800764e:	0013      	movs	r3, r2
 8007650:	2200      	movs	r2, #0
 8007652:	2140      	movs	r1, #64	@ 0x40
 8007654:	f000 fc6c 	bl	8007f30 <I2C_WaitOnFlagUntilTimeout>
 8007658:	1e03      	subs	r3, r0, #0
 800765a:	d001      	beq.n	8007660 <I2C_RequestMemoryRead+0xb4>
  {
    return HAL_ERROR;
 800765c:	2301      	movs	r3, #1
 800765e:	e000      	b.n	8007662 <I2C_RequestMemoryRead+0xb6>
  }

  return HAL_OK;
 8007660:	2300      	movs	r3, #0
}
 8007662:	0018      	movs	r0, r3
 8007664:	46bd      	mov	sp, r7
 8007666:	b004      	add	sp, #16
 8007668:	bdb0      	pop	{r4, r5, r7, pc}
 800766a:	46c0      	nop			@ (mov r8, r8)
 800766c:	80002000 	.word	0x80002000

08007670 <I2C_ITAddrCplt>:
  * @param  hi2c I2C handle.
  * @param  ITFlags Interrupt flags to handle.
  * @retval None
  */
static void I2C_ITAddrCplt(I2C_HandleTypeDef *hi2c, uint32_t ITFlags)
{
 8007670:	b5b0      	push	{r4, r5, r7, lr}
 8007672:	b084      	sub	sp, #16
 8007674:	af00      	add	r7, sp, #0
 8007676:	6078      	str	r0, [r7, #4]
 8007678:	6039      	str	r1, [r7, #0]

  /* Prevent unused argument(s) compilation warning */
  UNUSED(ITFlags);

  /* In case of Listen state, need to inform upper layer of address match code event */
  if (((uint32_t)hi2c->State & (uint32_t)HAL_I2C_STATE_LISTEN) == (uint32_t)HAL_I2C_STATE_LISTEN)
 800767a:	687b      	ldr	r3, [r7, #4]
 800767c:	2241      	movs	r2, #65	@ 0x41
 800767e:	5c9b      	ldrb	r3, [r3, r2]
 8007680:	b2db      	uxtb	r3, r3
 8007682:	001a      	movs	r2, r3
 8007684:	2328      	movs	r3, #40	@ 0x28
 8007686:	4013      	ands	r3, r2
 8007688:	2b28      	cmp	r3, #40	@ 0x28
 800768a:	d000      	beq.n	800768e <I2C_ITAddrCplt+0x1e>
 800768c:	e088      	b.n	80077a0 <I2C_ITAddrCplt+0x130>
  {
    transferdirection = I2C_GET_DIR(hi2c);
 800768e:	687b      	ldr	r3, [r7, #4]
 8007690:	681b      	ldr	r3, [r3, #0]
 8007692:	699b      	ldr	r3, [r3, #24]
 8007694:	0c1b      	lsrs	r3, r3, #16
 8007696:	b2da      	uxtb	r2, r3
 8007698:	250f      	movs	r5, #15
 800769a:	197b      	adds	r3, r7, r5
 800769c:	2101      	movs	r1, #1
 800769e:	400a      	ands	r2, r1
 80076a0:	701a      	strb	r2, [r3, #0]
    slaveaddrcode     = I2C_GET_ADDR_MATCH(hi2c);
 80076a2:	687b      	ldr	r3, [r7, #4]
 80076a4:	681b      	ldr	r3, [r3, #0]
 80076a6:	699b      	ldr	r3, [r3, #24]
 80076a8:	0c1b      	lsrs	r3, r3, #16
 80076aa:	b29a      	uxth	r2, r3
 80076ac:	200c      	movs	r0, #12
 80076ae:	183b      	adds	r3, r7, r0
 80076b0:	21fe      	movs	r1, #254	@ 0xfe
 80076b2:	400a      	ands	r2, r1
 80076b4:	801a      	strh	r2, [r3, #0]
    ownadd1code       = I2C_GET_OWN_ADDRESS1(hi2c);
 80076b6:	687b      	ldr	r3, [r7, #4]
 80076b8:	681b      	ldr	r3, [r3, #0]
 80076ba:	689b      	ldr	r3, [r3, #8]
 80076bc:	b29a      	uxth	r2, r3
 80076be:	240a      	movs	r4, #10
 80076c0:	193b      	adds	r3, r7, r4
 80076c2:	0592      	lsls	r2, r2, #22
 80076c4:	0d92      	lsrs	r2, r2, #22
 80076c6:	801a      	strh	r2, [r3, #0]
    ownadd2code       = I2C_GET_OWN_ADDRESS2(hi2c);
 80076c8:	687b      	ldr	r3, [r7, #4]
 80076ca:	681b      	ldr	r3, [r3, #0]
 80076cc:	68db      	ldr	r3, [r3, #12]
 80076ce:	b29a      	uxth	r2, r3
 80076d0:	2308      	movs	r3, #8
 80076d2:	18fb      	adds	r3, r7, r3
 80076d4:	21fe      	movs	r1, #254	@ 0xfe
 80076d6:	400a      	ands	r2, r1
 80076d8:	801a      	strh	r2, [r3, #0]

    /* If 10bits addressing mode is selected */
    if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_10BIT)
 80076da:	687b      	ldr	r3, [r7, #4]
 80076dc:	68db      	ldr	r3, [r3, #12]
 80076de:	2b02      	cmp	r3, #2
 80076e0:	d148      	bne.n	8007774 <I2C_ITAddrCplt+0x104>
    {
      if ((slaveaddrcode & SLAVE_ADDR_MSK) == ((ownadd1code >> SLAVE_ADDR_SHIFT) & SLAVE_ADDR_MSK))
 80076e2:	0021      	movs	r1, r4
 80076e4:	187b      	adds	r3, r7, r1
 80076e6:	881b      	ldrh	r3, [r3, #0]
 80076e8:	09db      	lsrs	r3, r3, #7
 80076ea:	b29a      	uxth	r2, r3
 80076ec:	183b      	adds	r3, r7, r0
 80076ee:	881b      	ldrh	r3, [r3, #0]
 80076f0:	4053      	eors	r3, r2
 80076f2:	b29b      	uxth	r3, r3
 80076f4:	001a      	movs	r2, r3
 80076f6:	2306      	movs	r3, #6
 80076f8:	4013      	ands	r3, r2
 80076fa:	d120      	bne.n	800773e <I2C_ITAddrCplt+0xce>
      {
        slaveaddrcode = ownadd1code;
 80076fc:	183b      	adds	r3, r7, r0
 80076fe:	187a      	adds	r2, r7, r1
 8007700:	8812      	ldrh	r2, [r2, #0]
 8007702:	801a      	strh	r2, [r3, #0]
        hi2c->AddrEventCount++;
 8007704:	687b      	ldr	r3, [r7, #4]
 8007706:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8007708:	1c5a      	adds	r2, r3, #1
 800770a:	687b      	ldr	r3, [r7, #4]
 800770c:	649a      	str	r2, [r3, #72]	@ 0x48
        if (hi2c->AddrEventCount == 2U)
 800770e:	687b      	ldr	r3, [r7, #4]
 8007710:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8007712:	2b02      	cmp	r3, #2
 8007714:	d14c      	bne.n	80077b0 <I2C_ITAddrCplt+0x140>
        {
          /* Reset Address Event counter */
          hi2c->AddrEventCount = 0U;
 8007716:	687b      	ldr	r3, [r7, #4]
 8007718:	2200      	movs	r2, #0
 800771a:	649a      	str	r2, [r3, #72]	@ 0x48

          /* Clear ADDR flag */
          __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_ADDR);
 800771c:	687b      	ldr	r3, [r7, #4]
 800771e:	681b      	ldr	r3, [r3, #0]
 8007720:	2208      	movs	r2, #8
 8007722:	61da      	str	r2, [r3, #28]

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 8007724:	687b      	ldr	r3, [r7, #4]
 8007726:	2240      	movs	r2, #64	@ 0x40
 8007728:	2100      	movs	r1, #0
 800772a:	5499      	strb	r1, [r3, r2]

          /* Call Slave Addr callback */
#if (USE_HAL_I2C_REGISTER_CALLBACKS == 1)
          hi2c->AddrCallback(hi2c, transferdirection, slaveaddrcode);
#else
          HAL_I2C_AddrCallback(hi2c, transferdirection, slaveaddrcode);
 800772c:	183b      	adds	r3, r7, r0
 800772e:	881a      	ldrh	r2, [r3, #0]
 8007730:	197b      	adds	r3, r7, r5
 8007732:	7819      	ldrb	r1, [r3, #0]
 8007734:	687b      	ldr	r3, [r7, #4]
 8007736:	0018      	movs	r0, r3
 8007738:	f7ff fdfc 	bl	8007334 <HAL_I2C_AddrCallback>
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_ADDR);

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
  }
}
 800773c:	e038      	b.n	80077b0 <I2C_ITAddrCplt+0x140>
        slaveaddrcode = ownadd2code;
 800773e:	240c      	movs	r4, #12
 8007740:	193b      	adds	r3, r7, r4
 8007742:	2208      	movs	r2, #8
 8007744:	18ba      	adds	r2, r7, r2
 8007746:	8812      	ldrh	r2, [r2, #0]
 8007748:	801a      	strh	r2, [r3, #0]
        I2C_Disable_IRQ(hi2c, I2C_XFER_LISTEN_IT);
 800774a:	2380      	movs	r3, #128	@ 0x80
 800774c:	021a      	lsls	r2, r3, #8
 800774e:	687b      	ldr	r3, [r7, #4]
 8007750:	0011      	movs	r1, r2
 8007752:	0018      	movs	r0, r3
 8007754:	f000 fe9e 	bl	8008494 <I2C_Disable_IRQ>
        __HAL_UNLOCK(hi2c);
 8007758:	687b      	ldr	r3, [r7, #4]
 800775a:	2240      	movs	r2, #64	@ 0x40
 800775c:	2100      	movs	r1, #0
 800775e:	5499      	strb	r1, [r3, r2]
        HAL_I2C_AddrCallback(hi2c, transferdirection, slaveaddrcode);
 8007760:	193b      	adds	r3, r7, r4
 8007762:	881a      	ldrh	r2, [r3, #0]
 8007764:	230f      	movs	r3, #15
 8007766:	18fb      	adds	r3, r7, r3
 8007768:	7819      	ldrb	r1, [r3, #0]
 800776a:	687b      	ldr	r3, [r7, #4]
 800776c:	0018      	movs	r0, r3
 800776e:	f7ff fde1 	bl	8007334 <HAL_I2C_AddrCallback>
}
 8007772:	e01d      	b.n	80077b0 <I2C_ITAddrCplt+0x140>
      I2C_Disable_IRQ(hi2c, I2C_XFER_LISTEN_IT);
 8007774:	2380      	movs	r3, #128	@ 0x80
 8007776:	021a      	lsls	r2, r3, #8
 8007778:	687b      	ldr	r3, [r7, #4]
 800777a:	0011      	movs	r1, r2
 800777c:	0018      	movs	r0, r3
 800777e:	f000 fe89 	bl	8008494 <I2C_Disable_IRQ>
      __HAL_UNLOCK(hi2c);
 8007782:	687b      	ldr	r3, [r7, #4]
 8007784:	2240      	movs	r2, #64	@ 0x40
 8007786:	2100      	movs	r1, #0
 8007788:	5499      	strb	r1, [r3, r2]
      HAL_I2C_AddrCallback(hi2c, transferdirection, slaveaddrcode);
 800778a:	230c      	movs	r3, #12
 800778c:	18fb      	adds	r3, r7, r3
 800778e:	881a      	ldrh	r2, [r3, #0]
 8007790:	230f      	movs	r3, #15
 8007792:	18fb      	adds	r3, r7, r3
 8007794:	7819      	ldrb	r1, [r3, #0]
 8007796:	687b      	ldr	r3, [r7, #4]
 8007798:	0018      	movs	r0, r3
 800779a:	f7ff fdcb 	bl	8007334 <HAL_I2C_AddrCallback>
}
 800779e:	e007      	b.n	80077b0 <I2C_ITAddrCplt+0x140>
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_ADDR);
 80077a0:	687b      	ldr	r3, [r7, #4]
 80077a2:	681b      	ldr	r3, [r3, #0]
 80077a4:	2208      	movs	r2, #8
 80077a6:	61da      	str	r2, [r3, #28]
    __HAL_UNLOCK(hi2c);
 80077a8:	687b      	ldr	r3, [r7, #4]
 80077aa:	2240      	movs	r2, #64	@ 0x40
 80077ac:	2100      	movs	r1, #0
 80077ae:	5499      	strb	r1, [r3, r2]
}
 80077b0:	46c0      	nop			@ (mov r8, r8)
 80077b2:	46bd      	mov	sp, r7
 80077b4:	b004      	add	sp, #16
 80077b6:	bdb0      	pop	{r4, r5, r7, pc}

080077b8 <I2C_ITSlaveSeqCplt>:
  * @brief  I2C Slave sequential complete process.
  * @param  hi2c I2C handle.
  * @retval None
  */
static void I2C_ITSlaveSeqCplt(I2C_HandleTypeDef *hi2c)
{
 80077b8:	b580      	push	{r7, lr}
 80077ba:	b084      	sub	sp, #16
 80077bc:	af00      	add	r7, sp, #0
 80077be:	6078      	str	r0, [r7, #4]
  uint32_t tmpcr1value = READ_REG(hi2c->Instance->CR1);
 80077c0:	687b      	ldr	r3, [r7, #4]
 80077c2:	681b      	ldr	r3, [r3, #0]
 80077c4:	681b      	ldr	r3, [r3, #0]
 80077c6:	60fb      	str	r3, [r7, #12]

  /* Reset I2C handle mode */
  hi2c->Mode = HAL_I2C_MODE_NONE;
 80077c8:	687b      	ldr	r3, [r7, #4]
 80077ca:	2242      	movs	r2, #66	@ 0x42
 80077cc:	2100      	movs	r1, #0
 80077ce:	5499      	strb	r1, [r3, r2]

  /* If a DMA is ongoing, Update handle size context */
  if (I2C_CHECK_IT_SOURCE(tmpcr1value, I2C_CR1_TXDMAEN) != RESET)
 80077d0:	68fb      	ldr	r3, [r7, #12]
 80077d2:	0b9b      	lsrs	r3, r3, #14
 80077d4:	001a      	movs	r2, r3
 80077d6:	2301      	movs	r3, #1
 80077d8:	4013      	ands	r3, r2
 80077da:	d008      	beq.n	80077ee <I2C_ITSlaveSeqCplt+0x36>
  {
    /* Disable DMA Request */
    hi2c->Instance->CR1 &= ~I2C_CR1_TXDMAEN;
 80077dc:	687b      	ldr	r3, [r7, #4]
 80077de:	681b      	ldr	r3, [r3, #0]
 80077e0:	681a      	ldr	r2, [r3, #0]
 80077e2:	687b      	ldr	r3, [r7, #4]
 80077e4:	681b      	ldr	r3, [r3, #0]
 80077e6:	4925      	ldr	r1, [pc, #148]	@ (800787c <I2C_ITSlaveSeqCplt+0xc4>)
 80077e8:	400a      	ands	r2, r1
 80077ea:	601a      	str	r2, [r3, #0]
 80077ec:	e00d      	b.n	800780a <I2C_ITSlaveSeqCplt+0x52>
  }
  else if (I2C_CHECK_IT_SOURCE(tmpcr1value, I2C_CR1_RXDMAEN) != RESET)
 80077ee:	68fb      	ldr	r3, [r7, #12]
 80077f0:	0bdb      	lsrs	r3, r3, #15
 80077f2:	001a      	movs	r2, r3
 80077f4:	2301      	movs	r3, #1
 80077f6:	4013      	ands	r3, r2
 80077f8:	d007      	beq.n	800780a <I2C_ITSlaveSeqCplt+0x52>
  {
    /* Disable DMA Request */
    hi2c->Instance->CR1 &= ~I2C_CR1_RXDMAEN;
 80077fa:	687b      	ldr	r3, [r7, #4]
 80077fc:	681b      	ldr	r3, [r3, #0]
 80077fe:	681a      	ldr	r2, [r3, #0]
 8007800:	687b      	ldr	r3, [r7, #4]
 8007802:	681b      	ldr	r3, [r3, #0]
 8007804:	491e      	ldr	r1, [pc, #120]	@ (8007880 <I2C_ITSlaveSeqCplt+0xc8>)
 8007806:	400a      	ands	r2, r1
 8007808:	601a      	str	r2, [r3, #0]
  else
  {
    /* Do nothing */
  }

  if (hi2c->State == HAL_I2C_STATE_BUSY_TX_LISTEN)
 800780a:	687b      	ldr	r3, [r7, #4]
 800780c:	2241      	movs	r2, #65	@ 0x41
 800780e:	5c9b      	ldrb	r3, [r3, r2]
 8007810:	b2db      	uxtb	r3, r3
 8007812:	2b29      	cmp	r3, #41	@ 0x29
 8007814:	d114      	bne.n	8007840 <I2C_ITSlaveSeqCplt+0x88>
  {
    /* Remove HAL_I2C_STATE_SLAVE_BUSY_TX, keep only HAL_I2C_STATE_LISTEN */
    hi2c->State         = HAL_I2C_STATE_LISTEN;
 8007816:	687b      	ldr	r3, [r7, #4]
 8007818:	2241      	movs	r2, #65	@ 0x41
 800781a:	2128      	movs	r1, #40	@ 0x28
 800781c:	5499      	strb	r1, [r3, r2]
    hi2c->PreviousState = I2C_STATE_SLAVE_BUSY_TX;
 800781e:	687b      	ldr	r3, [r7, #4]
 8007820:	2221      	movs	r2, #33	@ 0x21
 8007822:	631a      	str	r2, [r3, #48]	@ 0x30

    /* Disable Interrupts */
    I2C_Disable_IRQ(hi2c, I2C_XFER_TX_IT);
 8007824:	687b      	ldr	r3, [r7, #4]
 8007826:	2101      	movs	r1, #1
 8007828:	0018      	movs	r0, r3
 800782a:	f000 fe33 	bl	8008494 <I2C_Disable_IRQ>

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 800782e:	687b      	ldr	r3, [r7, #4]
 8007830:	2240      	movs	r2, #64	@ 0x40
 8007832:	2100      	movs	r1, #0
 8007834:	5499      	strb	r1, [r3, r2]

    /* Call the corresponding callback to inform upper layer of End of Transfer */
#if (USE_HAL_I2C_REGISTER_CALLBACKS == 1)
    hi2c->SlaveTxCpltCallback(hi2c);
#else
    HAL_I2C_SlaveTxCpltCallback(hi2c);
 8007836:	687b      	ldr	r3, [r7, #4]
 8007838:	0018      	movs	r0, r3
 800783a:	f7ff fd6b 	bl	8007314 <HAL_I2C_SlaveTxCpltCallback>
  }
  else
  {
    /* Nothing to do */
  }
}
 800783e:	e019      	b.n	8007874 <I2C_ITSlaveSeqCplt+0xbc>
  else if (hi2c->State == HAL_I2C_STATE_BUSY_RX_LISTEN)
 8007840:	687b      	ldr	r3, [r7, #4]
 8007842:	2241      	movs	r2, #65	@ 0x41
 8007844:	5c9b      	ldrb	r3, [r3, r2]
 8007846:	b2db      	uxtb	r3, r3
 8007848:	2b2a      	cmp	r3, #42	@ 0x2a
 800784a:	d113      	bne.n	8007874 <I2C_ITSlaveSeqCplt+0xbc>
    hi2c->State         = HAL_I2C_STATE_LISTEN;
 800784c:	687b      	ldr	r3, [r7, #4]
 800784e:	2241      	movs	r2, #65	@ 0x41
 8007850:	2128      	movs	r1, #40	@ 0x28
 8007852:	5499      	strb	r1, [r3, r2]
    hi2c->PreviousState = I2C_STATE_SLAVE_BUSY_RX;
 8007854:	687b      	ldr	r3, [r7, #4]
 8007856:	2222      	movs	r2, #34	@ 0x22
 8007858:	631a      	str	r2, [r3, #48]	@ 0x30
    I2C_Disable_IRQ(hi2c, I2C_XFER_RX_IT);
 800785a:	687b      	ldr	r3, [r7, #4]
 800785c:	2102      	movs	r1, #2
 800785e:	0018      	movs	r0, r3
 8007860:	f000 fe18 	bl	8008494 <I2C_Disable_IRQ>
    __HAL_UNLOCK(hi2c);
 8007864:	687b      	ldr	r3, [r7, #4]
 8007866:	2240      	movs	r2, #64	@ 0x40
 8007868:	2100      	movs	r1, #0
 800786a:	5499      	strb	r1, [r3, r2]
    HAL_I2C_SlaveRxCpltCallback(hi2c);
 800786c:	687b      	ldr	r3, [r7, #4]
 800786e:	0018      	movs	r0, r3
 8007870:	f7ff fd58 	bl	8007324 <HAL_I2C_SlaveRxCpltCallback>
}
 8007874:	46c0      	nop			@ (mov r8, r8)
 8007876:	46bd      	mov	sp, r7
 8007878:	b004      	add	sp, #16
 800787a:	bd80      	pop	{r7, pc}
 800787c:	ffffbfff 	.word	0xffffbfff
 8007880:	ffff7fff 	.word	0xffff7fff

08007884 <I2C_ITSlaveCplt>:
  * @param  hi2c I2C handle.
  * @param  ITFlags Interrupt flags to handle.
  * @retval None
  */
static void I2C_ITSlaveCplt(I2C_HandleTypeDef *hi2c, uint32_t ITFlags)
{
 8007884:	b580      	push	{r7, lr}
 8007886:	b086      	sub	sp, #24
 8007888:	af00      	add	r7, sp, #0
 800788a:	6078      	str	r0, [r7, #4]
 800788c:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1value = READ_REG(hi2c->Instance->CR1);
 800788e:	687b      	ldr	r3, [r7, #4]
 8007890:	681b      	ldr	r3, [r3, #0]
 8007892:	681b      	ldr	r3, [r3, #0]
 8007894:	613b      	str	r3, [r7, #16]
  uint32_t tmpITFlags = ITFlags;
 8007896:	683b      	ldr	r3, [r7, #0]
 8007898:	617b      	str	r3, [r7, #20]
  uint32_t tmpoptions = hi2c->XferOptions;
 800789a:	687b      	ldr	r3, [r7, #4]
 800789c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800789e:	60fb      	str	r3, [r7, #12]
  HAL_I2C_StateTypeDef tmpstate = hi2c->State;
 80078a0:	200b      	movs	r0, #11
 80078a2:	183b      	adds	r3, r7, r0
 80078a4:	687a      	ldr	r2, [r7, #4]
 80078a6:	2141      	movs	r1, #65	@ 0x41
 80078a8:	5c52      	ldrb	r2, [r2, r1]
 80078aa:	701a      	strb	r2, [r3, #0]

  /* Clear STOP Flag */
  __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 80078ac:	687b      	ldr	r3, [r7, #4]
 80078ae:	681b      	ldr	r3, [r3, #0]
 80078b0:	2220      	movs	r2, #32
 80078b2:	61da      	str	r2, [r3, #28]

  /* Disable Interrupts and Store Previous state */
  if ((tmpstate == HAL_I2C_STATE_BUSY_TX) || (tmpstate == HAL_I2C_STATE_BUSY_TX_LISTEN))
 80078b4:	183b      	adds	r3, r7, r0
 80078b6:	781b      	ldrb	r3, [r3, #0]
 80078b8:	2b21      	cmp	r3, #33	@ 0x21
 80078ba:	d003      	beq.n	80078c4 <I2C_ITSlaveCplt+0x40>
 80078bc:	183b      	adds	r3, r7, r0
 80078be:	781b      	ldrb	r3, [r3, #0]
 80078c0:	2b29      	cmp	r3, #41	@ 0x29
 80078c2:	d109      	bne.n	80078d8 <I2C_ITSlaveCplt+0x54>
  {
    I2C_Disable_IRQ(hi2c, I2C_XFER_LISTEN_IT | I2C_XFER_TX_IT);
 80078c4:	4ab0      	ldr	r2, [pc, #704]	@ (8007b88 <I2C_ITSlaveCplt+0x304>)
 80078c6:	687b      	ldr	r3, [r7, #4]
 80078c8:	0011      	movs	r1, r2
 80078ca:	0018      	movs	r0, r3
 80078cc:	f000 fde2 	bl	8008494 <I2C_Disable_IRQ>
    hi2c->PreviousState = I2C_STATE_SLAVE_BUSY_TX;
 80078d0:	687b      	ldr	r3, [r7, #4]
 80078d2:	2221      	movs	r2, #33	@ 0x21
 80078d4:	631a      	str	r2, [r3, #48]	@ 0x30
 80078d6:	e020      	b.n	800791a <I2C_ITSlaveCplt+0x96>
  }
  else if ((tmpstate == HAL_I2C_STATE_BUSY_RX) || (tmpstate == HAL_I2C_STATE_BUSY_RX_LISTEN))
 80078d8:	220b      	movs	r2, #11
 80078da:	18bb      	adds	r3, r7, r2
 80078dc:	781b      	ldrb	r3, [r3, #0]
 80078de:	2b22      	cmp	r3, #34	@ 0x22
 80078e0:	d003      	beq.n	80078ea <I2C_ITSlaveCplt+0x66>
 80078e2:	18bb      	adds	r3, r7, r2
 80078e4:	781b      	ldrb	r3, [r3, #0]
 80078e6:	2b2a      	cmp	r3, #42	@ 0x2a
 80078e8:	d109      	bne.n	80078fe <I2C_ITSlaveCplt+0x7a>
  {
    I2C_Disable_IRQ(hi2c, I2C_XFER_LISTEN_IT | I2C_XFER_RX_IT);
 80078ea:	4aa8      	ldr	r2, [pc, #672]	@ (8007b8c <I2C_ITSlaveCplt+0x308>)
 80078ec:	687b      	ldr	r3, [r7, #4]
 80078ee:	0011      	movs	r1, r2
 80078f0:	0018      	movs	r0, r3
 80078f2:	f000 fdcf 	bl	8008494 <I2C_Disable_IRQ>
    hi2c->PreviousState = I2C_STATE_SLAVE_BUSY_RX;
 80078f6:	687b      	ldr	r3, [r7, #4]
 80078f8:	2222      	movs	r2, #34	@ 0x22
 80078fa:	631a      	str	r2, [r3, #48]	@ 0x30
 80078fc:	e00d      	b.n	800791a <I2C_ITSlaveCplt+0x96>
  }
  else if (tmpstate == HAL_I2C_STATE_LISTEN)
 80078fe:	230b      	movs	r3, #11
 8007900:	18fb      	adds	r3, r7, r3
 8007902:	781b      	ldrb	r3, [r3, #0]
 8007904:	2b28      	cmp	r3, #40	@ 0x28
 8007906:	d108      	bne.n	800791a <I2C_ITSlaveCplt+0x96>
  {
    I2C_Disable_IRQ(hi2c, I2C_XFER_LISTEN_IT | I2C_XFER_TX_IT | I2C_XFER_RX_IT);
 8007908:	4aa1      	ldr	r2, [pc, #644]	@ (8007b90 <I2C_ITSlaveCplt+0x30c>)
 800790a:	687b      	ldr	r3, [r7, #4]
 800790c:	0011      	movs	r1, r2
 800790e:	0018      	movs	r0, r3
 8007910:	f000 fdc0 	bl	8008494 <I2C_Disable_IRQ>
    hi2c->PreviousState = I2C_STATE_NONE;
 8007914:	687b      	ldr	r3, [r7, #4]
 8007916:	2200      	movs	r2, #0
 8007918:	631a      	str	r2, [r3, #48]	@ 0x30
  {
    /* Do nothing */
  }

  /* Disable Address Acknowledge */
  hi2c->Instance->CR2 |= I2C_CR2_NACK;
 800791a:	687b      	ldr	r3, [r7, #4]
 800791c:	681b      	ldr	r3, [r3, #0]
 800791e:	685a      	ldr	r2, [r3, #4]
 8007920:	687b      	ldr	r3, [r7, #4]
 8007922:	681b      	ldr	r3, [r3, #0]
 8007924:	2180      	movs	r1, #128	@ 0x80
 8007926:	0209      	lsls	r1, r1, #8
 8007928:	430a      	orrs	r2, r1
 800792a:	605a      	str	r2, [r3, #4]

  /* Clear Configuration Register 2 */
  I2C_RESET_CR2(hi2c);
 800792c:	687b      	ldr	r3, [r7, #4]
 800792e:	681b      	ldr	r3, [r3, #0]
 8007930:	685a      	ldr	r2, [r3, #4]
 8007932:	687b      	ldr	r3, [r7, #4]
 8007934:	681b      	ldr	r3, [r3, #0]
 8007936:	4997      	ldr	r1, [pc, #604]	@ (8007b94 <I2C_ITSlaveCplt+0x310>)
 8007938:	400a      	ands	r2, r1
 800793a:	605a      	str	r2, [r3, #4]

  /* Flush TX register */
  I2C_Flush_TXDR(hi2c);
 800793c:	687b      	ldr	r3, [r7, #4]
 800793e:	0018      	movs	r0, r3
 8007940:	f000 fab5 	bl	8007eae <I2C_Flush_TXDR>

  /* If a DMA is ongoing, Update handle size context */
  if (I2C_CHECK_IT_SOURCE(tmpcr1value, I2C_CR1_TXDMAEN) != RESET)
 8007944:	693b      	ldr	r3, [r7, #16]
 8007946:	0b9b      	lsrs	r3, r3, #14
 8007948:	001a      	movs	r2, r3
 800794a:	2301      	movs	r3, #1
 800794c:	4013      	ands	r3, r2
 800794e:	d013      	beq.n	8007978 <I2C_ITSlaveCplt+0xf4>
  {
    /* Disable DMA Request */
    hi2c->Instance->CR1 &= ~I2C_CR1_TXDMAEN;
 8007950:	687b      	ldr	r3, [r7, #4]
 8007952:	681b      	ldr	r3, [r3, #0]
 8007954:	681a      	ldr	r2, [r3, #0]
 8007956:	687b      	ldr	r3, [r7, #4]
 8007958:	681b      	ldr	r3, [r3, #0]
 800795a:	498f      	ldr	r1, [pc, #572]	@ (8007b98 <I2C_ITSlaveCplt+0x314>)
 800795c:	400a      	ands	r2, r1
 800795e:	601a      	str	r2, [r3, #0]

    if (hi2c->hdmatx != NULL)
 8007960:	687b      	ldr	r3, [r7, #4]
 8007962:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8007964:	2b00      	cmp	r3, #0
 8007966:	d020      	beq.n	80079aa <I2C_ITSlaveCplt+0x126>
    {
      hi2c->XferCount = (uint16_t)I2C_GET_DMA_REMAIN_DATA(hi2c->hdmatx);
 8007968:	687b      	ldr	r3, [r7, #4]
 800796a:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800796c:	681b      	ldr	r3, [r3, #0]
 800796e:	685b      	ldr	r3, [r3, #4]
 8007970:	b29a      	uxth	r2, r3
 8007972:	687b      	ldr	r3, [r7, #4]
 8007974:	855a      	strh	r2, [r3, #42]	@ 0x2a
 8007976:	e018      	b.n	80079aa <I2C_ITSlaveCplt+0x126>
    }
  }
  else if (I2C_CHECK_IT_SOURCE(tmpcr1value, I2C_CR1_RXDMAEN) != RESET)
 8007978:	693b      	ldr	r3, [r7, #16]
 800797a:	0bdb      	lsrs	r3, r3, #15
 800797c:	001a      	movs	r2, r3
 800797e:	2301      	movs	r3, #1
 8007980:	4013      	ands	r3, r2
 8007982:	d012      	beq.n	80079aa <I2C_ITSlaveCplt+0x126>
  {
    /* Disable DMA Request */
    hi2c->Instance->CR1 &= ~I2C_CR1_RXDMAEN;
 8007984:	687b      	ldr	r3, [r7, #4]
 8007986:	681b      	ldr	r3, [r3, #0]
 8007988:	681a      	ldr	r2, [r3, #0]
 800798a:	687b      	ldr	r3, [r7, #4]
 800798c:	681b      	ldr	r3, [r3, #0]
 800798e:	4983      	ldr	r1, [pc, #524]	@ (8007b9c <I2C_ITSlaveCplt+0x318>)
 8007990:	400a      	ands	r2, r1
 8007992:	601a      	str	r2, [r3, #0]

    if (hi2c->hdmarx != NULL)
 8007994:	687b      	ldr	r3, [r7, #4]
 8007996:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8007998:	2b00      	cmp	r3, #0
 800799a:	d006      	beq.n	80079aa <I2C_ITSlaveCplt+0x126>
    {
      hi2c->XferCount = (uint16_t)I2C_GET_DMA_REMAIN_DATA(hi2c->hdmarx);
 800799c:	687b      	ldr	r3, [r7, #4]
 800799e:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80079a0:	681b      	ldr	r3, [r3, #0]
 80079a2:	685b      	ldr	r3, [r3, #4]
 80079a4:	b29a      	uxth	r2, r3
 80079a6:	687b      	ldr	r3, [r7, #4]
 80079a8:	855a      	strh	r2, [r3, #42]	@ 0x2a
  {
    /* Do nothing */
  }

  /* Store Last receive data if any */
  if (I2C_CHECK_FLAG(tmpITFlags, I2C_FLAG_RXNE) != RESET)
 80079aa:	697b      	ldr	r3, [r7, #20]
 80079ac:	089b      	lsrs	r3, r3, #2
 80079ae:	001a      	movs	r2, r3
 80079b0:	2301      	movs	r3, #1
 80079b2:	4013      	ands	r3, r2
 80079b4:	d020      	beq.n	80079f8 <I2C_ITSlaveCplt+0x174>
  {
    /* Remove RXNE flag on temporary variable as read done */
    tmpITFlags &= ~I2C_FLAG_RXNE;
 80079b6:	697b      	ldr	r3, [r7, #20]
 80079b8:	2204      	movs	r2, #4
 80079ba:	4393      	bics	r3, r2
 80079bc:	617b      	str	r3, [r7, #20]

    /* Read data from RXDR */
    *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->RXDR;
 80079be:	687b      	ldr	r3, [r7, #4]
 80079c0:	681b      	ldr	r3, [r3, #0]
 80079c2:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 80079c4:	687b      	ldr	r3, [r7, #4]
 80079c6:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80079c8:	b2d2      	uxtb	r2, r2
 80079ca:	701a      	strb	r2, [r3, #0]

    /* Increment Buffer pointer */
    hi2c->pBuffPtr++;
 80079cc:	687b      	ldr	r3, [r7, #4]
 80079ce:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80079d0:	1c5a      	adds	r2, r3, #1
 80079d2:	687b      	ldr	r3, [r7, #4]
 80079d4:	625a      	str	r2, [r3, #36]	@ 0x24

    if ((hi2c->XferSize > 0U))
 80079d6:	687b      	ldr	r3, [r7, #4]
 80079d8:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80079da:	2b00      	cmp	r3, #0
 80079dc:	d00c      	beq.n	80079f8 <I2C_ITSlaveCplt+0x174>
    {
      hi2c->XferSize--;
 80079de:	687b      	ldr	r3, [r7, #4]
 80079e0:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80079e2:	3b01      	subs	r3, #1
 80079e4:	b29a      	uxth	r2, r3
 80079e6:	687b      	ldr	r3, [r7, #4]
 80079e8:	851a      	strh	r2, [r3, #40]	@ 0x28
      hi2c->XferCount--;
 80079ea:	687b      	ldr	r3, [r7, #4]
 80079ec:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80079ee:	b29b      	uxth	r3, r3
 80079f0:	3b01      	subs	r3, #1
 80079f2:	b29a      	uxth	r2, r3
 80079f4:	687b      	ldr	r3, [r7, #4]
 80079f6:	855a      	strh	r2, [r3, #42]	@ 0x2a
    }
  }

  /* All data are not transferred, so set error code accordingly */
  if (hi2c->XferCount != 0U)
 80079f8:	687b      	ldr	r3, [r7, #4]
 80079fa:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80079fc:	b29b      	uxth	r3, r3
 80079fe:	2b00      	cmp	r3, #0
 8007a00:	d005      	beq.n	8007a0e <I2C_ITSlaveCplt+0x18a>
  {
    /* Set ErrorCode corresponding to a Non-Acknowledge */
    hi2c->ErrorCode |= HAL_I2C_ERROR_AF;
 8007a02:	687b      	ldr	r3, [r7, #4]
 8007a04:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8007a06:	2204      	movs	r2, #4
 8007a08:	431a      	orrs	r2, r3
 8007a0a:	687b      	ldr	r3, [r7, #4]
 8007a0c:	645a      	str	r2, [r3, #68]	@ 0x44
  }

  if ((I2C_CHECK_FLAG(tmpITFlags, I2C_FLAG_AF) != RESET) && \
 8007a0e:	697b      	ldr	r3, [r7, #20]
 8007a10:	091b      	lsrs	r3, r3, #4
 8007a12:	001a      	movs	r2, r3
 8007a14:	2301      	movs	r3, #1
 8007a16:	4013      	ands	r3, r2
 8007a18:	d051      	beq.n	8007abe <I2C_ITSlaveCplt+0x23a>
      (I2C_CHECK_IT_SOURCE(tmpcr1value, I2C_IT_NACKI) != RESET))
 8007a1a:	693b      	ldr	r3, [r7, #16]
 8007a1c:	091b      	lsrs	r3, r3, #4
 8007a1e:	001a      	movs	r2, r3
 8007a20:	2301      	movs	r3, #1
 8007a22:	4013      	ands	r3, r2
  if ((I2C_CHECK_FLAG(tmpITFlags, I2C_FLAG_AF) != RESET) && \
 8007a24:	d04b      	beq.n	8007abe <I2C_ITSlaveCplt+0x23a>
  {
    /* Check that I2C transfer finished */
    /* if yes, normal use case, a NACK is sent by the MASTER when Transfer is finished */
    /* Mean XferCount == 0*/
    /* So clear Flag NACKF only */
    if (hi2c->XferCount == 0U)
 8007a26:	687b      	ldr	r3, [r7, #4]
 8007a28:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8007a2a:	b29b      	uxth	r3, r3
 8007a2c:	2b00      	cmp	r3, #0
 8007a2e:	d12d      	bne.n	8007a8c <I2C_ITSlaveCplt+0x208>
    {
      if ((hi2c->State == HAL_I2C_STATE_LISTEN) && (tmpoptions == I2C_FIRST_AND_LAST_FRAME))
 8007a30:	687b      	ldr	r3, [r7, #4]
 8007a32:	2241      	movs	r2, #65	@ 0x41
 8007a34:	5c9b      	ldrb	r3, [r3, r2]
 8007a36:	b2db      	uxtb	r3, r3
 8007a38:	2b28      	cmp	r3, #40	@ 0x28
 8007a3a:	d10b      	bne.n	8007a54 <I2C_ITSlaveCplt+0x1d0>
 8007a3c:	68fa      	ldr	r2, [r7, #12]
 8007a3e:	2380      	movs	r3, #128	@ 0x80
 8007a40:	049b      	lsls	r3, r3, #18
 8007a42:	429a      	cmp	r2, r3
 8007a44:	d106      	bne.n	8007a54 <I2C_ITSlaveCplt+0x1d0>
        /* Same action must be done for (tmpoptions == I2C_LAST_FRAME) which removed for
           Warning[Pa134]: left and right operands are identical */
      {
        /* Call I2C Listen complete process */
        I2C_ITListenCplt(hi2c, tmpITFlags);
 8007a46:	697a      	ldr	r2, [r7, #20]
 8007a48:	687b      	ldr	r3, [r7, #4]
 8007a4a:	0011      	movs	r1, r2
 8007a4c:	0018      	movs	r0, r3
 8007a4e:	f000 f8a9 	bl	8007ba4 <I2C_ITListenCplt>
 8007a52:	e034      	b.n	8007abe <I2C_ITSlaveCplt+0x23a>
      }
      else if ((hi2c->State == HAL_I2C_STATE_BUSY_TX_LISTEN) && (tmpoptions != I2C_NO_OPTION_FRAME))
 8007a54:	687b      	ldr	r3, [r7, #4]
 8007a56:	2241      	movs	r2, #65	@ 0x41
 8007a58:	5c9b      	ldrb	r3, [r3, r2]
 8007a5a:	b2db      	uxtb	r3, r3
 8007a5c:	2b29      	cmp	r3, #41	@ 0x29
 8007a5e:	d110      	bne.n	8007a82 <I2C_ITSlaveCplt+0x1fe>
 8007a60:	68fb      	ldr	r3, [r7, #12]
 8007a62:	4a4f      	ldr	r2, [pc, #316]	@ (8007ba0 <I2C_ITSlaveCplt+0x31c>)
 8007a64:	4293      	cmp	r3, r2
 8007a66:	d00c      	beq.n	8007a82 <I2C_ITSlaveCplt+0x1fe>
      {
        /* Clear NACK Flag */
        __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8007a68:	687b      	ldr	r3, [r7, #4]
 8007a6a:	681b      	ldr	r3, [r3, #0]
 8007a6c:	2210      	movs	r2, #16
 8007a6e:	61da      	str	r2, [r3, #28]

        /* Flush TX register */
        I2C_Flush_TXDR(hi2c);
 8007a70:	687b      	ldr	r3, [r7, #4]
 8007a72:	0018      	movs	r0, r3
 8007a74:	f000 fa1b 	bl	8007eae <I2C_Flush_TXDR>

        /* Last Byte is Transmitted */
        /* Call I2C Slave Sequential complete process */
        I2C_ITSlaveSeqCplt(hi2c);
 8007a78:	687b      	ldr	r3, [r7, #4]
 8007a7a:	0018      	movs	r0, r3
 8007a7c:	f7ff fe9c 	bl	80077b8 <I2C_ITSlaveSeqCplt>
 8007a80:	e01d      	b.n	8007abe <I2C_ITSlaveCplt+0x23a>
      }
      else
      {
        /* Clear NACK Flag */
        __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8007a82:	687b      	ldr	r3, [r7, #4]
 8007a84:	681b      	ldr	r3, [r3, #0]
 8007a86:	2210      	movs	r2, #16
 8007a88:	61da      	str	r2, [r3, #28]
 8007a8a:	e018      	b.n	8007abe <I2C_ITSlaveCplt+0x23a>
    }
    else
    {
      /* if no, error use case, a Non-Acknowledge of last Data is generated by the MASTER*/
      /* Clear NACK Flag */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8007a8c:	687b      	ldr	r3, [r7, #4]
 8007a8e:	681b      	ldr	r3, [r3, #0]
 8007a90:	2210      	movs	r2, #16
 8007a92:	61da      	str	r2, [r3, #28]

      /* Set ErrorCode corresponding to a Non-Acknowledge */
      hi2c->ErrorCode |= HAL_I2C_ERROR_AF;
 8007a94:	687b      	ldr	r3, [r7, #4]
 8007a96:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8007a98:	2204      	movs	r2, #4
 8007a9a:	431a      	orrs	r2, r3
 8007a9c:	687b      	ldr	r3, [r7, #4]
 8007a9e:	645a      	str	r2, [r3, #68]	@ 0x44

      if ((tmpoptions == I2C_FIRST_FRAME) || (tmpoptions == I2C_NEXT_FRAME))
 8007aa0:	68fb      	ldr	r3, [r7, #12]
 8007aa2:	2b00      	cmp	r3, #0
 8007aa4:	d004      	beq.n	8007ab0 <I2C_ITSlaveCplt+0x22c>
 8007aa6:	68fa      	ldr	r2, [r7, #12]
 8007aa8:	2380      	movs	r3, #128	@ 0x80
 8007aaa:	045b      	lsls	r3, r3, #17
 8007aac:	429a      	cmp	r2, r3
 8007aae:	d106      	bne.n	8007abe <I2C_ITSlaveCplt+0x23a>
      {
        /* Call the corresponding callback to inform upper layer of End of Transfer */
        I2C_ITError(hi2c, hi2c->ErrorCode);
 8007ab0:	687b      	ldr	r3, [r7, #4]
 8007ab2:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 8007ab4:	687b      	ldr	r3, [r7, #4]
 8007ab6:	0011      	movs	r1, r2
 8007ab8:	0018      	movs	r0, r3
 8007aba:	f000 f8cd 	bl	8007c58 <I2C_ITError>
      }
    }
  }

  hi2c->Mode = HAL_I2C_MODE_NONE;
 8007abe:	687b      	ldr	r3, [r7, #4]
 8007ac0:	2242      	movs	r2, #66	@ 0x42
 8007ac2:	2100      	movs	r1, #0
 8007ac4:	5499      	strb	r1, [r3, r2]
  hi2c->XferISR = NULL;
 8007ac6:	687b      	ldr	r3, [r7, #4]
 8007ac8:	2200      	movs	r2, #0
 8007aca:	635a      	str	r2, [r3, #52]	@ 0x34

  if (hi2c->ErrorCode != HAL_I2C_ERROR_NONE)
 8007acc:	687b      	ldr	r3, [r7, #4]
 8007ace:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8007ad0:	2b00      	cmp	r3, #0
 8007ad2:	d013      	beq.n	8007afc <I2C_ITSlaveCplt+0x278>
  {
    /* Call the corresponding callback to inform upper layer of End of Transfer */
    I2C_ITError(hi2c, hi2c->ErrorCode);
 8007ad4:	687b      	ldr	r3, [r7, #4]
 8007ad6:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 8007ad8:	687b      	ldr	r3, [r7, #4]
 8007ada:	0011      	movs	r1, r2
 8007adc:	0018      	movs	r0, r3
 8007ade:	f000 f8bb 	bl	8007c58 <I2C_ITError>

    /* Call the Listen Complete callback, to inform upper layer of the end of Listen usecase */
    if (hi2c->State == HAL_I2C_STATE_LISTEN)
 8007ae2:	687b      	ldr	r3, [r7, #4]
 8007ae4:	2241      	movs	r2, #65	@ 0x41
 8007ae6:	5c9b      	ldrb	r3, [r3, r2]
 8007ae8:	b2db      	uxtb	r3, r3
 8007aea:	2b28      	cmp	r3, #40	@ 0x28
 8007aec:	d147      	bne.n	8007b7e <I2C_ITSlaveCplt+0x2fa>
    {
      /* Call I2C Listen complete process */
      I2C_ITListenCplt(hi2c, tmpITFlags);
 8007aee:	697a      	ldr	r2, [r7, #20]
 8007af0:	687b      	ldr	r3, [r7, #4]
 8007af2:	0011      	movs	r1, r2
 8007af4:	0018      	movs	r0, r3
 8007af6:	f000 f855 	bl	8007ba4 <I2C_ITListenCplt>
    hi2c->SlaveTxCpltCallback(hi2c);
#else
    HAL_I2C_SlaveTxCpltCallback(hi2c);
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }
}
 8007afa:	e040      	b.n	8007b7e <I2C_ITSlaveCplt+0x2fa>
  else if (hi2c->XferOptions != I2C_NO_OPTION_FRAME)
 8007afc:	687b      	ldr	r3, [r7, #4]
 8007afe:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8007b00:	4a27      	ldr	r2, [pc, #156]	@ (8007ba0 <I2C_ITSlaveCplt+0x31c>)
 8007b02:	4293      	cmp	r3, r2
 8007b04:	d016      	beq.n	8007b34 <I2C_ITSlaveCplt+0x2b0>
    I2C_ITSlaveSeqCplt(hi2c);
 8007b06:	687b      	ldr	r3, [r7, #4]
 8007b08:	0018      	movs	r0, r3
 8007b0a:	f7ff fe55 	bl	80077b8 <I2C_ITSlaveSeqCplt>
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 8007b0e:	687b      	ldr	r3, [r7, #4]
 8007b10:	4a23      	ldr	r2, [pc, #140]	@ (8007ba0 <I2C_ITSlaveCplt+0x31c>)
 8007b12:	62da      	str	r2, [r3, #44]	@ 0x2c
    hi2c->State = HAL_I2C_STATE_READY;
 8007b14:	687b      	ldr	r3, [r7, #4]
 8007b16:	2241      	movs	r2, #65	@ 0x41
 8007b18:	2120      	movs	r1, #32
 8007b1a:	5499      	strb	r1, [r3, r2]
    hi2c->PreviousState = I2C_STATE_NONE;
 8007b1c:	687b      	ldr	r3, [r7, #4]
 8007b1e:	2200      	movs	r2, #0
 8007b20:	631a      	str	r2, [r3, #48]	@ 0x30
    __HAL_UNLOCK(hi2c);
 8007b22:	687b      	ldr	r3, [r7, #4]
 8007b24:	2240      	movs	r2, #64	@ 0x40
 8007b26:	2100      	movs	r1, #0
 8007b28:	5499      	strb	r1, [r3, r2]
    HAL_I2C_ListenCpltCallback(hi2c);
 8007b2a:	687b      	ldr	r3, [r7, #4]
 8007b2c:	0018      	movs	r0, r3
 8007b2e:	f7ff fc11 	bl	8007354 <HAL_I2C_ListenCpltCallback>
}
 8007b32:	e024      	b.n	8007b7e <I2C_ITSlaveCplt+0x2fa>
  else if (hi2c->State == HAL_I2C_STATE_BUSY_RX)
 8007b34:	687b      	ldr	r3, [r7, #4]
 8007b36:	2241      	movs	r2, #65	@ 0x41
 8007b38:	5c9b      	ldrb	r3, [r3, r2]
 8007b3a:	b2db      	uxtb	r3, r3
 8007b3c:	2b22      	cmp	r3, #34	@ 0x22
 8007b3e:	d10f      	bne.n	8007b60 <I2C_ITSlaveCplt+0x2dc>
    hi2c->State = HAL_I2C_STATE_READY;
 8007b40:	687b      	ldr	r3, [r7, #4]
 8007b42:	2241      	movs	r2, #65	@ 0x41
 8007b44:	2120      	movs	r1, #32
 8007b46:	5499      	strb	r1, [r3, r2]
    hi2c->PreviousState = I2C_STATE_NONE;
 8007b48:	687b      	ldr	r3, [r7, #4]
 8007b4a:	2200      	movs	r2, #0
 8007b4c:	631a      	str	r2, [r3, #48]	@ 0x30
    __HAL_UNLOCK(hi2c);
 8007b4e:	687b      	ldr	r3, [r7, #4]
 8007b50:	2240      	movs	r2, #64	@ 0x40
 8007b52:	2100      	movs	r1, #0
 8007b54:	5499      	strb	r1, [r3, r2]
    HAL_I2C_SlaveRxCpltCallback(hi2c);
 8007b56:	687b      	ldr	r3, [r7, #4]
 8007b58:	0018      	movs	r0, r3
 8007b5a:	f7ff fbe3 	bl	8007324 <HAL_I2C_SlaveRxCpltCallback>
}
 8007b5e:	e00e      	b.n	8007b7e <I2C_ITSlaveCplt+0x2fa>
    hi2c->State = HAL_I2C_STATE_READY;
 8007b60:	687b      	ldr	r3, [r7, #4]
 8007b62:	2241      	movs	r2, #65	@ 0x41
 8007b64:	2120      	movs	r1, #32
 8007b66:	5499      	strb	r1, [r3, r2]
    hi2c->PreviousState = I2C_STATE_NONE;
 8007b68:	687b      	ldr	r3, [r7, #4]
 8007b6a:	2200      	movs	r2, #0
 8007b6c:	631a      	str	r2, [r3, #48]	@ 0x30
    __HAL_UNLOCK(hi2c);
 8007b6e:	687b      	ldr	r3, [r7, #4]
 8007b70:	2240      	movs	r2, #64	@ 0x40
 8007b72:	2100      	movs	r1, #0
 8007b74:	5499      	strb	r1, [r3, r2]
    HAL_I2C_SlaveTxCpltCallback(hi2c);
 8007b76:	687b      	ldr	r3, [r7, #4]
 8007b78:	0018      	movs	r0, r3
 8007b7a:	f7ff fbcb 	bl	8007314 <HAL_I2C_SlaveTxCpltCallback>
}
 8007b7e:	46c0      	nop			@ (mov r8, r8)
 8007b80:	46bd      	mov	sp, r7
 8007b82:	b006      	add	sp, #24
 8007b84:	bd80      	pop	{r7, pc}
 8007b86:	46c0      	nop			@ (mov r8, r8)
 8007b88:	00008001 	.word	0x00008001
 8007b8c:	00008002 	.word	0x00008002
 8007b90:	00008003 	.word	0x00008003
 8007b94:	fe00e800 	.word	0xfe00e800
 8007b98:	ffffbfff 	.word	0xffffbfff
 8007b9c:	ffff7fff 	.word	0xffff7fff
 8007ba0:	ffff0000 	.word	0xffff0000

08007ba4 <I2C_ITListenCplt>:
  * @param  hi2c I2C handle.
  * @param  ITFlags Interrupt flags to handle.
  * @retval None
  */
static void I2C_ITListenCplt(I2C_HandleTypeDef *hi2c, uint32_t ITFlags)
{
 8007ba4:	b580      	push	{r7, lr}
 8007ba6:	b082      	sub	sp, #8
 8007ba8:	af00      	add	r7, sp, #0
 8007baa:	6078      	str	r0, [r7, #4]
 8007bac:	6039      	str	r1, [r7, #0]
  /* Reset handle parameters */
  hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 8007bae:	687b      	ldr	r3, [r7, #4]
 8007bb0:	4a27      	ldr	r2, [pc, #156]	@ (8007c50 <I2C_ITListenCplt+0xac>)
 8007bb2:	62da      	str	r2, [r3, #44]	@ 0x2c
  hi2c->PreviousState = I2C_STATE_NONE;
 8007bb4:	687b      	ldr	r3, [r7, #4]
 8007bb6:	2200      	movs	r2, #0
 8007bb8:	631a      	str	r2, [r3, #48]	@ 0x30
  hi2c->State = HAL_I2C_STATE_READY;
 8007bba:	687b      	ldr	r3, [r7, #4]
 8007bbc:	2241      	movs	r2, #65	@ 0x41
 8007bbe:	2120      	movs	r1, #32
 8007bc0:	5499      	strb	r1, [r3, r2]
  hi2c->Mode = HAL_I2C_MODE_NONE;
 8007bc2:	687b      	ldr	r3, [r7, #4]
 8007bc4:	2242      	movs	r2, #66	@ 0x42
 8007bc6:	2100      	movs	r1, #0
 8007bc8:	5499      	strb	r1, [r3, r2]
  hi2c->XferISR = NULL;
 8007bca:	687b      	ldr	r3, [r7, #4]
 8007bcc:	2200      	movs	r2, #0
 8007bce:	635a      	str	r2, [r3, #52]	@ 0x34

  /* Store Last receive data if any */
  if (I2C_CHECK_FLAG(ITFlags, I2C_FLAG_RXNE) != RESET)
 8007bd0:	683b      	ldr	r3, [r7, #0]
 8007bd2:	089b      	lsrs	r3, r3, #2
 8007bd4:	001a      	movs	r2, r3
 8007bd6:	2301      	movs	r3, #1
 8007bd8:	4013      	ands	r3, r2
 8007bda:	d022      	beq.n	8007c22 <I2C_ITListenCplt+0x7e>
  {
    /* Read data from RXDR */
    *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->RXDR;
 8007bdc:	687b      	ldr	r3, [r7, #4]
 8007bde:	681b      	ldr	r3, [r3, #0]
 8007be0:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 8007be2:	687b      	ldr	r3, [r7, #4]
 8007be4:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8007be6:	b2d2      	uxtb	r2, r2
 8007be8:	701a      	strb	r2, [r3, #0]

    /* Increment Buffer pointer */
    hi2c->pBuffPtr++;
 8007bea:	687b      	ldr	r3, [r7, #4]
 8007bec:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8007bee:	1c5a      	adds	r2, r3, #1
 8007bf0:	687b      	ldr	r3, [r7, #4]
 8007bf2:	625a      	str	r2, [r3, #36]	@ 0x24

    if ((hi2c->XferSize > 0U))
 8007bf4:	687b      	ldr	r3, [r7, #4]
 8007bf6:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8007bf8:	2b00      	cmp	r3, #0
 8007bfa:	d012      	beq.n	8007c22 <I2C_ITListenCplt+0x7e>
    {
      hi2c->XferSize--;
 8007bfc:	687b      	ldr	r3, [r7, #4]
 8007bfe:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8007c00:	3b01      	subs	r3, #1
 8007c02:	b29a      	uxth	r2, r3
 8007c04:	687b      	ldr	r3, [r7, #4]
 8007c06:	851a      	strh	r2, [r3, #40]	@ 0x28
      hi2c->XferCount--;
 8007c08:	687b      	ldr	r3, [r7, #4]
 8007c0a:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8007c0c:	b29b      	uxth	r3, r3
 8007c0e:	3b01      	subs	r3, #1
 8007c10:	b29a      	uxth	r2, r3
 8007c12:	687b      	ldr	r3, [r7, #4]
 8007c14:	855a      	strh	r2, [r3, #42]	@ 0x2a

      /* Set ErrorCode corresponding to a Non-Acknowledge */
      hi2c->ErrorCode |= HAL_I2C_ERROR_AF;
 8007c16:	687b      	ldr	r3, [r7, #4]
 8007c18:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8007c1a:	2204      	movs	r2, #4
 8007c1c:	431a      	orrs	r2, r3
 8007c1e:	687b      	ldr	r3, [r7, #4]
 8007c20:	645a      	str	r2, [r3, #68]	@ 0x44
    }
  }

  /* Disable all Interrupts*/
  I2C_Disable_IRQ(hi2c, I2C_XFER_LISTEN_IT | I2C_XFER_RX_IT | I2C_XFER_TX_IT);
 8007c22:	4a0c      	ldr	r2, [pc, #48]	@ (8007c54 <I2C_ITListenCplt+0xb0>)
 8007c24:	687b      	ldr	r3, [r7, #4]
 8007c26:	0011      	movs	r1, r2
 8007c28:	0018      	movs	r0, r3
 8007c2a:	f000 fc33 	bl	8008494 <I2C_Disable_IRQ>

  /* Clear NACK Flag */
  __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8007c2e:	687b      	ldr	r3, [r7, #4]
 8007c30:	681b      	ldr	r3, [r3, #0]
 8007c32:	2210      	movs	r2, #16
 8007c34:	61da      	str	r2, [r3, #28]

  /* Process Unlocked */
  __HAL_UNLOCK(hi2c);
 8007c36:	687b      	ldr	r3, [r7, #4]
 8007c38:	2240      	movs	r2, #64	@ 0x40
 8007c3a:	2100      	movs	r1, #0
 8007c3c:	5499      	strb	r1, [r3, r2]

  /* Call the Listen Complete callback, to inform upper layer of the end of Listen usecase */
#if (USE_HAL_I2C_REGISTER_CALLBACKS == 1)
  hi2c->ListenCpltCallback(hi2c);
#else
  HAL_I2C_ListenCpltCallback(hi2c);
 8007c3e:	687b      	ldr	r3, [r7, #4]
 8007c40:	0018      	movs	r0, r3
 8007c42:	f7ff fb87 	bl	8007354 <HAL_I2C_ListenCpltCallback>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
}
 8007c46:	46c0      	nop			@ (mov r8, r8)
 8007c48:	46bd      	mov	sp, r7
 8007c4a:	b002      	add	sp, #8
 8007c4c:	bd80      	pop	{r7, pc}
 8007c4e:	46c0      	nop			@ (mov r8, r8)
 8007c50:	ffff0000 	.word	0xffff0000
 8007c54:	00008003 	.word	0x00008003

08007c58 <I2C_ITError>:
  * @param  hi2c I2C handle.
  * @param  ErrorCode Error code to handle.
  * @retval None
  */
static void I2C_ITError(I2C_HandleTypeDef *hi2c, uint32_t ErrorCode)
{
 8007c58:	b580      	push	{r7, lr}
 8007c5a:	b084      	sub	sp, #16
 8007c5c:	af00      	add	r7, sp, #0
 8007c5e:	6078      	str	r0, [r7, #4]
 8007c60:	6039      	str	r1, [r7, #0]
  HAL_I2C_StateTypeDef tmpstate = hi2c->State;
 8007c62:	200f      	movs	r0, #15
 8007c64:	183b      	adds	r3, r7, r0
 8007c66:	687a      	ldr	r2, [r7, #4]
 8007c68:	2141      	movs	r1, #65	@ 0x41
 8007c6a:	5c52      	ldrb	r2, [r2, r1]
 8007c6c:	701a      	strb	r2, [r3, #0]

  uint32_t tmppreviousstate;

  /* Reset handle parameters */
  hi2c->Mode          = HAL_I2C_MODE_NONE;
 8007c6e:	687b      	ldr	r3, [r7, #4]
 8007c70:	2242      	movs	r2, #66	@ 0x42
 8007c72:	2100      	movs	r1, #0
 8007c74:	5499      	strb	r1, [r3, r2]
  hi2c->XferOptions   = I2C_NO_OPTION_FRAME;
 8007c76:	687b      	ldr	r3, [r7, #4]
 8007c78:	4a72      	ldr	r2, [pc, #456]	@ (8007e44 <I2C_ITError+0x1ec>)
 8007c7a:	62da      	str	r2, [r3, #44]	@ 0x2c
  hi2c->XferCount     = 0U;
 8007c7c:	687b      	ldr	r3, [r7, #4]
 8007c7e:	2200      	movs	r2, #0
 8007c80:	855a      	strh	r2, [r3, #42]	@ 0x2a

  /* Set new error code */
  hi2c->ErrorCode |= ErrorCode;
 8007c82:	687b      	ldr	r3, [r7, #4]
 8007c84:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 8007c86:	683b      	ldr	r3, [r7, #0]
 8007c88:	431a      	orrs	r2, r3
 8007c8a:	687b      	ldr	r3, [r7, #4]
 8007c8c:	645a      	str	r2, [r3, #68]	@ 0x44

  /* Disable Interrupts */
  if ((tmpstate == HAL_I2C_STATE_LISTEN)         ||
 8007c8e:	183b      	adds	r3, r7, r0
 8007c90:	781b      	ldrb	r3, [r3, #0]
 8007c92:	2b28      	cmp	r3, #40	@ 0x28
 8007c94:	d007      	beq.n	8007ca6 <I2C_ITError+0x4e>
 8007c96:	183b      	adds	r3, r7, r0
 8007c98:	781b      	ldrb	r3, [r3, #0]
 8007c9a:	2b29      	cmp	r3, #41	@ 0x29
 8007c9c:	d003      	beq.n	8007ca6 <I2C_ITError+0x4e>
      (tmpstate == HAL_I2C_STATE_BUSY_TX_LISTEN) ||
 8007c9e:	183b      	adds	r3, r7, r0
 8007ca0:	781b      	ldrb	r3, [r3, #0]
 8007ca2:	2b2a      	cmp	r3, #42	@ 0x2a
 8007ca4:	d10c      	bne.n	8007cc0 <I2C_ITError+0x68>
      (tmpstate == HAL_I2C_STATE_BUSY_RX_LISTEN))
  {
    /* Disable all interrupts, except interrupts related to LISTEN state */
    I2C_Disable_IRQ(hi2c, I2C_XFER_RX_IT | I2C_XFER_TX_IT);
 8007ca6:	687b      	ldr	r3, [r7, #4]
 8007ca8:	2103      	movs	r1, #3
 8007caa:	0018      	movs	r0, r3
 8007cac:	f000 fbf2 	bl	8008494 <I2C_Disable_IRQ>

    /* keep HAL_I2C_STATE_LISTEN if set */
    hi2c->State         = HAL_I2C_STATE_LISTEN;
 8007cb0:	687b      	ldr	r3, [r7, #4]
 8007cb2:	2241      	movs	r2, #65	@ 0x41
 8007cb4:	2128      	movs	r1, #40	@ 0x28
 8007cb6:	5499      	strb	r1, [r3, r2]
    hi2c->XferISR       = I2C_Slave_ISR_IT;
 8007cb8:	687b      	ldr	r3, [r7, #4]
 8007cba:	4a63      	ldr	r2, [pc, #396]	@ (8007e48 <I2C_ITError+0x1f0>)
 8007cbc:	635a      	str	r2, [r3, #52]	@ 0x34
 8007cbe:	e032      	b.n	8007d26 <I2C_ITError+0xce>
  }
  else
  {
    /* Disable all interrupts */
    I2C_Disable_IRQ(hi2c, I2C_XFER_LISTEN_IT | I2C_XFER_RX_IT | I2C_XFER_TX_IT);
 8007cc0:	4a62      	ldr	r2, [pc, #392]	@ (8007e4c <I2C_ITError+0x1f4>)
 8007cc2:	687b      	ldr	r3, [r7, #4]
 8007cc4:	0011      	movs	r1, r2
 8007cc6:	0018      	movs	r0, r3
 8007cc8:	f000 fbe4 	bl	8008494 <I2C_Disable_IRQ>

    /* Flush TX register */
    I2C_Flush_TXDR(hi2c);
 8007ccc:	687b      	ldr	r3, [r7, #4]
 8007cce:	0018      	movs	r0, r3
 8007cd0:	f000 f8ed 	bl	8007eae <I2C_Flush_TXDR>

    /* If state is an abort treatment on going, don't change state */
    /* This change will be do later */
    if (hi2c->State != HAL_I2C_STATE_ABORT)
 8007cd4:	687b      	ldr	r3, [r7, #4]
 8007cd6:	2241      	movs	r2, #65	@ 0x41
 8007cd8:	5c9b      	ldrb	r3, [r3, r2]
 8007cda:	b2db      	uxtb	r3, r3
 8007cdc:	2b60      	cmp	r3, #96	@ 0x60
 8007cde:	d01f      	beq.n	8007d20 <I2C_ITError+0xc8>
    {
      /* Set HAL_I2C_STATE_READY */
      hi2c->State         = HAL_I2C_STATE_READY;
 8007ce0:	687b      	ldr	r3, [r7, #4]
 8007ce2:	2241      	movs	r2, #65	@ 0x41
 8007ce4:	2120      	movs	r1, #32
 8007ce6:	5499      	strb	r1, [r3, r2]

      /* Check if a STOPF is detected */
      if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == SET)
 8007ce8:	687b      	ldr	r3, [r7, #4]
 8007cea:	681b      	ldr	r3, [r3, #0]
 8007cec:	699b      	ldr	r3, [r3, #24]
 8007cee:	2220      	movs	r2, #32
 8007cf0:	4013      	ands	r3, r2
 8007cf2:	2b20      	cmp	r3, #32
 8007cf4:	d114      	bne.n	8007d20 <I2C_ITError+0xc8>
      {
        if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 8007cf6:	687b      	ldr	r3, [r7, #4]
 8007cf8:	681b      	ldr	r3, [r3, #0]
 8007cfa:	699b      	ldr	r3, [r3, #24]
 8007cfc:	2210      	movs	r2, #16
 8007cfe:	4013      	ands	r3, r2
 8007d00:	2b10      	cmp	r3, #16
 8007d02:	d109      	bne.n	8007d18 <I2C_ITError+0xc0>
        {
          __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8007d04:	687b      	ldr	r3, [r7, #4]
 8007d06:	681b      	ldr	r3, [r3, #0]
 8007d08:	2210      	movs	r2, #16
 8007d0a:	61da      	str	r2, [r3, #28]
          hi2c->ErrorCode |= HAL_I2C_ERROR_AF;
 8007d0c:	687b      	ldr	r3, [r7, #4]
 8007d0e:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8007d10:	2204      	movs	r2, #4
 8007d12:	431a      	orrs	r2, r3
 8007d14:	687b      	ldr	r3, [r7, #4]
 8007d16:	645a      	str	r2, [r3, #68]	@ 0x44
        }

        /* Clear STOP Flag */
        __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 8007d18:	687b      	ldr	r3, [r7, #4]
 8007d1a:	681b      	ldr	r3, [r3, #0]
 8007d1c:	2220      	movs	r2, #32
 8007d1e:	61da      	str	r2, [r3, #28]
      }

    }
    hi2c->XferISR       = NULL;
 8007d20:	687b      	ldr	r3, [r7, #4]
 8007d22:	2200      	movs	r2, #0
 8007d24:	635a      	str	r2, [r3, #52]	@ 0x34
  }

  /* Abort DMA TX transfer if any */
  tmppreviousstate = hi2c->PreviousState;
 8007d26:	687b      	ldr	r3, [r7, #4]
 8007d28:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8007d2a:	60bb      	str	r3, [r7, #8]

  if ((hi2c->hdmatx != NULL) && ((tmppreviousstate == I2C_STATE_MASTER_BUSY_TX) || \
 8007d2c:	687b      	ldr	r3, [r7, #4]
 8007d2e:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8007d30:	2b00      	cmp	r3, #0
 8007d32:	d03b      	beq.n	8007dac <I2C_ITError+0x154>
 8007d34:	68bb      	ldr	r3, [r7, #8]
 8007d36:	2b11      	cmp	r3, #17
 8007d38:	d002      	beq.n	8007d40 <I2C_ITError+0xe8>
 8007d3a:	68bb      	ldr	r3, [r7, #8]
 8007d3c:	2b21      	cmp	r3, #33	@ 0x21
 8007d3e:	d135      	bne.n	8007dac <I2C_ITError+0x154>
                                 (tmppreviousstate == I2C_STATE_SLAVE_BUSY_TX)))
  {
    if ((hi2c->Instance->CR1 & I2C_CR1_TXDMAEN) == I2C_CR1_TXDMAEN)
 8007d40:	687b      	ldr	r3, [r7, #4]
 8007d42:	681b      	ldr	r3, [r3, #0]
 8007d44:	681a      	ldr	r2, [r3, #0]
 8007d46:	2380      	movs	r3, #128	@ 0x80
 8007d48:	01db      	lsls	r3, r3, #7
 8007d4a:	401a      	ands	r2, r3
 8007d4c:	2380      	movs	r3, #128	@ 0x80
 8007d4e:	01db      	lsls	r3, r3, #7
 8007d50:	429a      	cmp	r2, r3
 8007d52:	d107      	bne.n	8007d64 <I2C_ITError+0x10c>
    {
      hi2c->Instance->CR1 &= ~I2C_CR1_TXDMAEN;
 8007d54:	687b      	ldr	r3, [r7, #4]
 8007d56:	681b      	ldr	r3, [r3, #0]
 8007d58:	681a      	ldr	r2, [r3, #0]
 8007d5a:	687b      	ldr	r3, [r7, #4]
 8007d5c:	681b      	ldr	r3, [r3, #0]
 8007d5e:	493c      	ldr	r1, [pc, #240]	@ (8007e50 <I2C_ITError+0x1f8>)
 8007d60:	400a      	ands	r2, r1
 8007d62:	601a      	str	r2, [r3, #0]
    }

    if (HAL_DMA_GetState(hi2c->hdmatx) != HAL_DMA_STATE_READY)
 8007d64:	687b      	ldr	r3, [r7, #4]
 8007d66:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8007d68:	0018      	movs	r0, r3
 8007d6a:	f7fe fbdd 	bl	8006528 <HAL_DMA_GetState>
 8007d6e:	0003      	movs	r3, r0
 8007d70:	2b01      	cmp	r3, #1
 8007d72:	d016      	beq.n	8007da2 <I2C_ITError+0x14a>
    {
      /* Set the I2C DMA Abort callback :
       will lead to call HAL_I2C_ErrorCallback() at end of DMA abort procedure */
      hi2c->hdmatx->XferAbortCallback = I2C_DMAAbort;
 8007d74:	687b      	ldr	r3, [r7, #4]
 8007d76:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8007d78:	4a36      	ldr	r2, [pc, #216]	@ (8007e54 <I2C_ITError+0x1fc>)
 8007d7a:	639a      	str	r2, [r3, #56]	@ 0x38

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 8007d7c:	687b      	ldr	r3, [r7, #4]
 8007d7e:	2240      	movs	r2, #64	@ 0x40
 8007d80:	2100      	movs	r1, #0
 8007d82:	5499      	strb	r1, [r3, r2]

      /* Abort DMA TX */
      if (HAL_DMA_Abort_IT(hi2c->hdmatx) != HAL_OK)
 8007d84:	687b      	ldr	r3, [r7, #4]
 8007d86:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8007d88:	0018      	movs	r0, r3
 8007d8a:	f7fe fab1 	bl	80062f0 <HAL_DMA_Abort_IT>
 8007d8e:	1e03      	subs	r3, r0, #0
 8007d90:	d051      	beq.n	8007e36 <I2C_ITError+0x1de>
      {
        /* Call Directly XferAbortCallback function in case of error */
        hi2c->hdmatx->XferAbortCallback(hi2c->hdmatx);
 8007d92:	687b      	ldr	r3, [r7, #4]
 8007d94:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8007d96:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 8007d98:	687b      	ldr	r3, [r7, #4]
 8007d9a:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8007d9c:	0018      	movs	r0, r3
 8007d9e:	4790      	blx	r2
    if (HAL_DMA_GetState(hi2c->hdmatx) != HAL_DMA_STATE_READY)
 8007da0:	e049      	b.n	8007e36 <I2C_ITError+0x1de>
      }
    }
    else
    {
      I2C_TreatErrorCallback(hi2c);
 8007da2:	687b      	ldr	r3, [r7, #4]
 8007da4:	0018      	movs	r0, r3
 8007da6:	f000 f859 	bl	8007e5c <I2C_TreatErrorCallback>
    if (HAL_DMA_GetState(hi2c->hdmatx) != HAL_DMA_STATE_READY)
 8007daa:	e044      	b.n	8007e36 <I2C_ITError+0x1de>
    }
  }
  /* Abort DMA RX transfer if any */
  else if ((hi2c->hdmarx != NULL) && ((tmppreviousstate == I2C_STATE_MASTER_BUSY_RX) || \
 8007dac:	687b      	ldr	r3, [r7, #4]
 8007dae:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8007db0:	2b00      	cmp	r3, #0
 8007db2:	d03b      	beq.n	8007e2c <I2C_ITError+0x1d4>
 8007db4:	68bb      	ldr	r3, [r7, #8]
 8007db6:	2b12      	cmp	r3, #18
 8007db8:	d002      	beq.n	8007dc0 <I2C_ITError+0x168>
 8007dba:	68bb      	ldr	r3, [r7, #8]
 8007dbc:	2b22      	cmp	r3, #34	@ 0x22
 8007dbe:	d135      	bne.n	8007e2c <I2C_ITError+0x1d4>
                                      (tmppreviousstate == I2C_STATE_SLAVE_BUSY_RX)))
  {
    if ((hi2c->Instance->CR1 & I2C_CR1_RXDMAEN) == I2C_CR1_RXDMAEN)
 8007dc0:	687b      	ldr	r3, [r7, #4]
 8007dc2:	681b      	ldr	r3, [r3, #0]
 8007dc4:	681a      	ldr	r2, [r3, #0]
 8007dc6:	2380      	movs	r3, #128	@ 0x80
 8007dc8:	021b      	lsls	r3, r3, #8
 8007dca:	401a      	ands	r2, r3
 8007dcc:	2380      	movs	r3, #128	@ 0x80
 8007dce:	021b      	lsls	r3, r3, #8
 8007dd0:	429a      	cmp	r2, r3
 8007dd2:	d107      	bne.n	8007de4 <I2C_ITError+0x18c>
    {
      hi2c->Instance->CR1 &= ~I2C_CR1_RXDMAEN;
 8007dd4:	687b      	ldr	r3, [r7, #4]
 8007dd6:	681b      	ldr	r3, [r3, #0]
 8007dd8:	681a      	ldr	r2, [r3, #0]
 8007dda:	687b      	ldr	r3, [r7, #4]
 8007ddc:	681b      	ldr	r3, [r3, #0]
 8007dde:	491e      	ldr	r1, [pc, #120]	@ (8007e58 <I2C_ITError+0x200>)
 8007de0:	400a      	ands	r2, r1
 8007de2:	601a      	str	r2, [r3, #0]
    }

    if (HAL_DMA_GetState(hi2c->hdmarx) != HAL_DMA_STATE_READY)
 8007de4:	687b      	ldr	r3, [r7, #4]
 8007de6:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8007de8:	0018      	movs	r0, r3
 8007dea:	f7fe fb9d 	bl	8006528 <HAL_DMA_GetState>
 8007dee:	0003      	movs	r3, r0
 8007df0:	2b01      	cmp	r3, #1
 8007df2:	d016      	beq.n	8007e22 <I2C_ITError+0x1ca>
    {
      /* Set the I2C DMA Abort callback :
        will lead to call HAL_I2C_ErrorCallback() at end of DMA abort procedure */
      hi2c->hdmarx->XferAbortCallback = I2C_DMAAbort;
 8007df4:	687b      	ldr	r3, [r7, #4]
 8007df6:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8007df8:	4a16      	ldr	r2, [pc, #88]	@ (8007e54 <I2C_ITError+0x1fc>)
 8007dfa:	639a      	str	r2, [r3, #56]	@ 0x38

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 8007dfc:	687b      	ldr	r3, [r7, #4]
 8007dfe:	2240      	movs	r2, #64	@ 0x40
 8007e00:	2100      	movs	r1, #0
 8007e02:	5499      	strb	r1, [r3, r2]

      /* Abort DMA RX */
      if (HAL_DMA_Abort_IT(hi2c->hdmarx) != HAL_OK)
 8007e04:	687b      	ldr	r3, [r7, #4]
 8007e06:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8007e08:	0018      	movs	r0, r3
 8007e0a:	f7fe fa71 	bl	80062f0 <HAL_DMA_Abort_IT>
 8007e0e:	1e03      	subs	r3, r0, #0
 8007e10:	d013      	beq.n	8007e3a <I2C_ITError+0x1e2>
      {
        /* Call Directly hi2c->hdmarx->XferAbortCallback function in case of error */
        hi2c->hdmarx->XferAbortCallback(hi2c->hdmarx);
 8007e12:	687b      	ldr	r3, [r7, #4]
 8007e14:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8007e16:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 8007e18:	687b      	ldr	r3, [r7, #4]
 8007e1a:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8007e1c:	0018      	movs	r0, r3
 8007e1e:	4790      	blx	r2
    if (HAL_DMA_GetState(hi2c->hdmarx) != HAL_DMA_STATE_READY)
 8007e20:	e00b      	b.n	8007e3a <I2C_ITError+0x1e2>
      }
    }
    else
    {
      I2C_TreatErrorCallback(hi2c);
 8007e22:	687b      	ldr	r3, [r7, #4]
 8007e24:	0018      	movs	r0, r3
 8007e26:	f000 f819 	bl	8007e5c <I2C_TreatErrorCallback>
    if (HAL_DMA_GetState(hi2c->hdmarx) != HAL_DMA_STATE_READY)
 8007e2a:	e006      	b.n	8007e3a <I2C_ITError+0x1e2>
    }
  }
  else
  {
    I2C_TreatErrorCallback(hi2c);
 8007e2c:	687b      	ldr	r3, [r7, #4]
 8007e2e:	0018      	movs	r0, r3
 8007e30:	f000 f814 	bl	8007e5c <I2C_TreatErrorCallback>
  }
}
 8007e34:	e002      	b.n	8007e3c <I2C_ITError+0x1e4>
    if (HAL_DMA_GetState(hi2c->hdmatx) != HAL_DMA_STATE_READY)
 8007e36:	46c0      	nop			@ (mov r8, r8)
 8007e38:	e000      	b.n	8007e3c <I2C_ITError+0x1e4>
    if (HAL_DMA_GetState(hi2c->hdmarx) != HAL_DMA_STATE_READY)
 8007e3a:	46c0      	nop			@ (mov r8, r8)
}
 8007e3c:	46c0      	nop			@ (mov r8, r8)
 8007e3e:	46bd      	mov	sp, r7
 8007e40:	b004      	add	sp, #16
 8007e42:	bd80      	pop	{r7, pc}
 8007e44:	ffff0000 	.word	0xffff0000
 8007e48:	08007385 	.word	0x08007385
 8007e4c:	00008003 	.word	0x00008003
 8007e50:	ffffbfff 	.word	0xffffbfff
 8007e54:	08007ef3 	.word	0x08007ef3
 8007e58:	ffff7fff 	.word	0xffff7fff

08007e5c <I2C_TreatErrorCallback>:
  * @brief  I2C Error callback treatment.
  * @param  hi2c I2C handle.
  * @retval None
  */
static void I2C_TreatErrorCallback(I2C_HandleTypeDef *hi2c)
{
 8007e5c:	b580      	push	{r7, lr}
 8007e5e:	b082      	sub	sp, #8
 8007e60:	af00      	add	r7, sp, #0
 8007e62:	6078      	str	r0, [r7, #4]
  if (hi2c->State == HAL_I2C_STATE_ABORT)
 8007e64:	687b      	ldr	r3, [r7, #4]
 8007e66:	2241      	movs	r2, #65	@ 0x41
 8007e68:	5c9b      	ldrb	r3, [r3, r2]
 8007e6a:	b2db      	uxtb	r3, r3
 8007e6c:	2b60      	cmp	r3, #96	@ 0x60
 8007e6e:	d10f      	bne.n	8007e90 <I2C_TreatErrorCallback+0x34>
  {
    hi2c->State = HAL_I2C_STATE_READY;
 8007e70:	687b      	ldr	r3, [r7, #4]
 8007e72:	2241      	movs	r2, #65	@ 0x41
 8007e74:	2120      	movs	r1, #32
 8007e76:	5499      	strb	r1, [r3, r2]
    hi2c->PreviousState = I2C_STATE_NONE;
 8007e78:	687b      	ldr	r3, [r7, #4]
 8007e7a:	2200      	movs	r2, #0
 8007e7c:	631a      	str	r2, [r3, #48]	@ 0x30

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8007e7e:	687b      	ldr	r3, [r7, #4]
 8007e80:	2240      	movs	r2, #64	@ 0x40
 8007e82:	2100      	movs	r1, #0
 8007e84:	5499      	strb	r1, [r3, r2]

    /* Call the corresponding callback to inform upper layer of End of Transfer */
#if (USE_HAL_I2C_REGISTER_CALLBACKS == 1)
    hi2c->AbortCpltCallback(hi2c);
#else
    HAL_I2C_AbortCpltCallback(hi2c);
 8007e86:	687b      	ldr	r3, [r7, #4]
 8007e88:	0018      	movs	r0, r3
 8007e8a:	f7ff fa73 	bl	8007374 <HAL_I2C_AbortCpltCallback>
    hi2c->ErrorCallback(hi2c);
#else
    HAL_I2C_ErrorCallback(hi2c);
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }
}
 8007e8e:	e00a      	b.n	8007ea6 <I2C_TreatErrorCallback+0x4a>
    hi2c->PreviousState = I2C_STATE_NONE;
 8007e90:	687b      	ldr	r3, [r7, #4]
 8007e92:	2200      	movs	r2, #0
 8007e94:	631a      	str	r2, [r3, #48]	@ 0x30
    __HAL_UNLOCK(hi2c);
 8007e96:	687b      	ldr	r3, [r7, #4]
 8007e98:	2240      	movs	r2, #64	@ 0x40
 8007e9a:	2100      	movs	r1, #0
 8007e9c:	5499      	strb	r1, [r3, r2]
    HAL_I2C_ErrorCallback(hi2c);
 8007e9e:	687b      	ldr	r3, [r7, #4]
 8007ea0:	0018      	movs	r0, r3
 8007ea2:	f7ff fa5f 	bl	8007364 <HAL_I2C_ErrorCallback>
}
 8007ea6:	46c0      	nop			@ (mov r8, r8)
 8007ea8:	46bd      	mov	sp, r7
 8007eaa:	b002      	add	sp, #8
 8007eac:	bd80      	pop	{r7, pc}

08007eae <I2C_Flush_TXDR>:
  * @brief  I2C Tx data register flush process.
  * @param  hi2c I2C handle.
  * @retval None
  */
static void I2C_Flush_TXDR(I2C_HandleTypeDef *hi2c)
{
 8007eae:	b580      	push	{r7, lr}
 8007eb0:	b082      	sub	sp, #8
 8007eb2:	af00      	add	r7, sp, #0
 8007eb4:	6078      	str	r0, [r7, #4]
  /* If a pending TXIS flag is set */
  /* Write a dummy data in TXDR to clear it */
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) != RESET)
 8007eb6:	687b      	ldr	r3, [r7, #4]
 8007eb8:	681b      	ldr	r3, [r3, #0]
 8007eba:	699b      	ldr	r3, [r3, #24]
 8007ebc:	2202      	movs	r2, #2
 8007ebe:	4013      	ands	r3, r2
 8007ec0:	2b02      	cmp	r3, #2
 8007ec2:	d103      	bne.n	8007ecc <I2C_Flush_TXDR+0x1e>
  {
    hi2c->Instance->TXDR = 0x00U;
 8007ec4:	687b      	ldr	r3, [r7, #4]
 8007ec6:	681b      	ldr	r3, [r3, #0]
 8007ec8:	2200      	movs	r2, #0
 8007eca:	629a      	str	r2, [r3, #40]	@ 0x28
  }

  /* Flush TX register if not empty */
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 8007ecc:	687b      	ldr	r3, [r7, #4]
 8007ece:	681b      	ldr	r3, [r3, #0]
 8007ed0:	699b      	ldr	r3, [r3, #24]
 8007ed2:	2201      	movs	r2, #1
 8007ed4:	4013      	ands	r3, r2
 8007ed6:	2b01      	cmp	r3, #1
 8007ed8:	d007      	beq.n	8007eea <I2C_Flush_TXDR+0x3c>
  {
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_TXE);
 8007eda:	687b      	ldr	r3, [r7, #4]
 8007edc:	681b      	ldr	r3, [r3, #0]
 8007ede:	699a      	ldr	r2, [r3, #24]
 8007ee0:	687b      	ldr	r3, [r7, #4]
 8007ee2:	681b      	ldr	r3, [r3, #0]
 8007ee4:	2101      	movs	r1, #1
 8007ee6:	430a      	orrs	r2, r1
 8007ee8:	619a      	str	r2, [r3, #24]
  }
}
 8007eea:	46c0      	nop			@ (mov r8, r8)
 8007eec:	46bd      	mov	sp, r7
 8007eee:	b002      	add	sp, #8
 8007ef0:	bd80      	pop	{r7, pc}

08007ef2 <I2C_DMAAbort>:
  *        (To be called at end of DMA Abort procedure).
  * @param hdma DMA handle.
  * @retval None
  */
static void I2C_DMAAbort(DMA_HandleTypeDef *hdma)
{
 8007ef2:	b580      	push	{r7, lr}
 8007ef4:	b084      	sub	sp, #16
 8007ef6:	af00      	add	r7, sp, #0
 8007ef8:	6078      	str	r0, [r7, #4]
  /* Derogation MISRAC2012-Rule-11.5 */
  I2C_HandleTypeDef *hi2c = (I2C_HandleTypeDef *)(((DMA_HandleTypeDef *)hdma)->Parent);
 8007efa:	687b      	ldr	r3, [r7, #4]
 8007efc:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8007efe:	60fb      	str	r3, [r7, #12]

  /* Reset AbortCpltCallback */
  if (hi2c->hdmatx != NULL)
 8007f00:	68fb      	ldr	r3, [r7, #12]
 8007f02:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8007f04:	2b00      	cmp	r3, #0
 8007f06:	d003      	beq.n	8007f10 <I2C_DMAAbort+0x1e>
  {
    hi2c->hdmatx->XferAbortCallback = NULL;
 8007f08:	68fb      	ldr	r3, [r7, #12]
 8007f0a:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8007f0c:	2200      	movs	r2, #0
 8007f0e:	639a      	str	r2, [r3, #56]	@ 0x38
  }
  if (hi2c->hdmarx != NULL)
 8007f10:	68fb      	ldr	r3, [r7, #12]
 8007f12:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8007f14:	2b00      	cmp	r3, #0
 8007f16:	d003      	beq.n	8007f20 <I2C_DMAAbort+0x2e>
  {
    hi2c->hdmarx->XferAbortCallback = NULL;
 8007f18:	68fb      	ldr	r3, [r7, #12]
 8007f1a:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8007f1c:	2200      	movs	r2, #0
 8007f1e:	639a      	str	r2, [r3, #56]	@ 0x38
  }

  I2C_TreatErrorCallback(hi2c);
 8007f20:	68fb      	ldr	r3, [r7, #12]
 8007f22:	0018      	movs	r0, r3
 8007f24:	f7ff ff9a 	bl	8007e5c <I2C_TreatErrorCallback>
}
 8007f28:	46c0      	nop			@ (mov r8, r8)
 8007f2a:	46bd      	mov	sp, r7
 8007f2c:	b004      	add	sp, #16
 8007f2e:	bd80      	pop	{r7, pc}

08007f30 <I2C_WaitOnFlagUntilTimeout>:
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, FlagStatus Status,
                                                    uint32_t Timeout, uint32_t Tickstart)
{
 8007f30:	b580      	push	{r7, lr}
 8007f32:	b084      	sub	sp, #16
 8007f34:	af00      	add	r7, sp, #0
 8007f36:	60f8      	str	r0, [r7, #12]
 8007f38:	60b9      	str	r1, [r7, #8]
 8007f3a:	603b      	str	r3, [r7, #0]
 8007f3c:	1dfb      	adds	r3, r7, #7
 8007f3e:	701a      	strb	r2, [r3, #0]
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 8007f40:	e03a      	b.n	8007fb8 <I2C_WaitOnFlagUntilTimeout+0x88>
  {
    /* Check if an error is detected */
    if (I2C_IsErrorOccurred(hi2c, Timeout, Tickstart) != HAL_OK)
 8007f42:	69ba      	ldr	r2, [r7, #24]
 8007f44:	6839      	ldr	r1, [r7, #0]
 8007f46:	68fb      	ldr	r3, [r7, #12]
 8007f48:	0018      	movs	r0, r3
 8007f4a:	f000 f971 	bl	8008230 <I2C_IsErrorOccurred>
 8007f4e:	1e03      	subs	r3, r0, #0
 8007f50:	d001      	beq.n	8007f56 <I2C_WaitOnFlagUntilTimeout+0x26>
    {
      return HAL_ERROR;
 8007f52:	2301      	movs	r3, #1
 8007f54:	e040      	b.n	8007fd8 <I2C_WaitOnFlagUntilTimeout+0xa8>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8007f56:	683b      	ldr	r3, [r7, #0]
 8007f58:	3301      	adds	r3, #1
 8007f5a:	d02d      	beq.n	8007fb8 <I2C_WaitOnFlagUntilTimeout+0x88>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8007f5c:	f7fd f9c8 	bl	80052f0 <HAL_GetTick>
 8007f60:	0002      	movs	r2, r0
 8007f62:	69bb      	ldr	r3, [r7, #24]
 8007f64:	1ad3      	subs	r3, r2, r3
 8007f66:	683a      	ldr	r2, [r7, #0]
 8007f68:	429a      	cmp	r2, r3
 8007f6a:	d302      	bcc.n	8007f72 <I2C_WaitOnFlagUntilTimeout+0x42>
 8007f6c:	683b      	ldr	r3, [r7, #0]
 8007f6e:	2b00      	cmp	r3, #0
 8007f70:	d122      	bne.n	8007fb8 <I2C_WaitOnFlagUntilTimeout+0x88>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, Flag) == Status))
 8007f72:	68fb      	ldr	r3, [r7, #12]
 8007f74:	681b      	ldr	r3, [r3, #0]
 8007f76:	699b      	ldr	r3, [r3, #24]
 8007f78:	68ba      	ldr	r2, [r7, #8]
 8007f7a:	4013      	ands	r3, r2
 8007f7c:	68ba      	ldr	r2, [r7, #8]
 8007f7e:	1ad3      	subs	r3, r2, r3
 8007f80:	425a      	negs	r2, r3
 8007f82:	4153      	adcs	r3, r2
 8007f84:	b2db      	uxtb	r3, r3
 8007f86:	001a      	movs	r2, r3
 8007f88:	1dfb      	adds	r3, r7, #7
 8007f8a:	781b      	ldrb	r3, [r3, #0]
 8007f8c:	429a      	cmp	r2, r3
 8007f8e:	d113      	bne.n	8007fb8 <I2C_WaitOnFlagUntilTimeout+0x88>
        {
          hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 8007f90:	68fb      	ldr	r3, [r7, #12]
 8007f92:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8007f94:	2220      	movs	r2, #32
 8007f96:	431a      	orrs	r2, r3
 8007f98:	68fb      	ldr	r3, [r7, #12]
 8007f9a:	645a      	str	r2, [r3, #68]	@ 0x44
          hi2c->State = HAL_I2C_STATE_READY;
 8007f9c:	68fb      	ldr	r3, [r7, #12]
 8007f9e:	2241      	movs	r2, #65	@ 0x41
 8007fa0:	2120      	movs	r1, #32
 8007fa2:	5499      	strb	r1, [r3, r2]
          hi2c->Mode = HAL_I2C_MODE_NONE;
 8007fa4:	68fb      	ldr	r3, [r7, #12]
 8007fa6:	2242      	movs	r2, #66	@ 0x42
 8007fa8:	2100      	movs	r1, #0
 8007faa:	5499      	strb	r1, [r3, r2]

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 8007fac:	68fb      	ldr	r3, [r7, #12]
 8007fae:	2240      	movs	r2, #64	@ 0x40
 8007fb0:	2100      	movs	r1, #0
 8007fb2:	5499      	strb	r1, [r3, r2]
          return HAL_ERROR;
 8007fb4:	2301      	movs	r3, #1
 8007fb6:	e00f      	b.n	8007fd8 <I2C_WaitOnFlagUntilTimeout+0xa8>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 8007fb8:	68fb      	ldr	r3, [r7, #12]
 8007fba:	681b      	ldr	r3, [r3, #0]
 8007fbc:	699b      	ldr	r3, [r3, #24]
 8007fbe:	68ba      	ldr	r2, [r7, #8]
 8007fc0:	4013      	ands	r3, r2
 8007fc2:	68ba      	ldr	r2, [r7, #8]
 8007fc4:	1ad3      	subs	r3, r2, r3
 8007fc6:	425a      	negs	r2, r3
 8007fc8:	4153      	adcs	r3, r2
 8007fca:	b2db      	uxtb	r3, r3
 8007fcc:	001a      	movs	r2, r3
 8007fce:	1dfb      	adds	r3, r7, #7
 8007fd0:	781b      	ldrb	r3, [r3, #0]
 8007fd2:	429a      	cmp	r2, r3
 8007fd4:	d0b5      	beq.n	8007f42 <I2C_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 8007fd6:	2300      	movs	r3, #0
}
 8007fd8:	0018      	movs	r0, r3
 8007fda:	46bd      	mov	sp, r7
 8007fdc:	b004      	add	sp, #16
 8007fde:	bd80      	pop	{r7, pc}

08007fe0 <I2C_WaitOnTXISFlagUntilTimeout>:
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnTXISFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout,
                                                        uint32_t Tickstart)
{
 8007fe0:	b580      	push	{r7, lr}
 8007fe2:	b084      	sub	sp, #16
 8007fe4:	af00      	add	r7, sp, #0
 8007fe6:	60f8      	str	r0, [r7, #12]
 8007fe8:	60b9      	str	r1, [r7, #8]
 8007fea:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) == RESET)
 8007fec:	e032      	b.n	8008054 <I2C_WaitOnTXISFlagUntilTimeout+0x74>
  {
    /* Check if an error is detected */
    if (I2C_IsErrorOccurred(hi2c, Timeout, Tickstart) != HAL_OK)
 8007fee:	687a      	ldr	r2, [r7, #4]
 8007ff0:	68b9      	ldr	r1, [r7, #8]
 8007ff2:	68fb      	ldr	r3, [r7, #12]
 8007ff4:	0018      	movs	r0, r3
 8007ff6:	f000 f91b 	bl	8008230 <I2C_IsErrorOccurred>
 8007ffa:	1e03      	subs	r3, r0, #0
 8007ffc:	d001      	beq.n	8008002 <I2C_WaitOnTXISFlagUntilTimeout+0x22>
    {
      return HAL_ERROR;
 8007ffe:	2301      	movs	r3, #1
 8008000:	e030      	b.n	8008064 <I2C_WaitOnTXISFlagUntilTimeout+0x84>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8008002:	68bb      	ldr	r3, [r7, #8]
 8008004:	3301      	adds	r3, #1
 8008006:	d025      	beq.n	8008054 <I2C_WaitOnTXISFlagUntilTimeout+0x74>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8008008:	f7fd f972 	bl	80052f0 <HAL_GetTick>
 800800c:	0002      	movs	r2, r0
 800800e:	687b      	ldr	r3, [r7, #4]
 8008010:	1ad3      	subs	r3, r2, r3
 8008012:	68ba      	ldr	r2, [r7, #8]
 8008014:	429a      	cmp	r2, r3
 8008016:	d302      	bcc.n	800801e <I2C_WaitOnTXISFlagUntilTimeout+0x3e>
 8008018:	68bb      	ldr	r3, [r7, #8]
 800801a:	2b00      	cmp	r3, #0
 800801c:	d11a      	bne.n	8008054 <I2C_WaitOnTXISFlagUntilTimeout+0x74>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) == RESET))
 800801e:	68fb      	ldr	r3, [r7, #12]
 8008020:	681b      	ldr	r3, [r3, #0]
 8008022:	699b      	ldr	r3, [r3, #24]
 8008024:	2202      	movs	r2, #2
 8008026:	4013      	ands	r3, r2
 8008028:	2b02      	cmp	r3, #2
 800802a:	d013      	beq.n	8008054 <I2C_WaitOnTXISFlagUntilTimeout+0x74>
        {
          hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 800802c:	68fb      	ldr	r3, [r7, #12]
 800802e:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8008030:	2220      	movs	r2, #32
 8008032:	431a      	orrs	r2, r3
 8008034:	68fb      	ldr	r3, [r7, #12]
 8008036:	645a      	str	r2, [r3, #68]	@ 0x44
          hi2c->State = HAL_I2C_STATE_READY;
 8008038:	68fb      	ldr	r3, [r7, #12]
 800803a:	2241      	movs	r2, #65	@ 0x41
 800803c:	2120      	movs	r1, #32
 800803e:	5499      	strb	r1, [r3, r2]
          hi2c->Mode = HAL_I2C_MODE_NONE;
 8008040:	68fb      	ldr	r3, [r7, #12]
 8008042:	2242      	movs	r2, #66	@ 0x42
 8008044:	2100      	movs	r1, #0
 8008046:	5499      	strb	r1, [r3, r2]

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 8008048:	68fb      	ldr	r3, [r7, #12]
 800804a:	2240      	movs	r2, #64	@ 0x40
 800804c:	2100      	movs	r1, #0
 800804e:	5499      	strb	r1, [r3, r2]

          return HAL_ERROR;
 8008050:	2301      	movs	r3, #1
 8008052:	e007      	b.n	8008064 <I2C_WaitOnTXISFlagUntilTimeout+0x84>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) == RESET)
 8008054:	68fb      	ldr	r3, [r7, #12]
 8008056:	681b      	ldr	r3, [r3, #0]
 8008058:	699b      	ldr	r3, [r3, #24]
 800805a:	2202      	movs	r2, #2
 800805c:	4013      	ands	r3, r2
 800805e:	2b02      	cmp	r3, #2
 8008060:	d1c5      	bne.n	8007fee <I2C_WaitOnTXISFlagUntilTimeout+0xe>
        }
      }
    }
  }
  return HAL_OK;
 8008062:	2300      	movs	r3, #0
}
 8008064:	0018      	movs	r0, r3
 8008066:	46bd      	mov	sp, r7
 8008068:	b004      	add	sp, #16
 800806a:	bd80      	pop	{r7, pc}

0800806c <I2C_WaitOnSTOPFlagUntilTimeout>:
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnSTOPFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout,
                                                        uint32_t Tickstart)
{
 800806c:	b580      	push	{r7, lr}
 800806e:	b084      	sub	sp, #16
 8008070:	af00      	add	r7, sp, #0
 8008072:	60f8      	str	r0, [r7, #12]
 8008074:	60b9      	str	r1, [r7, #8]
 8008076:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 8008078:	e02f      	b.n	80080da <I2C_WaitOnSTOPFlagUntilTimeout+0x6e>
  {
    /* Check if an error is detected */
    if (I2C_IsErrorOccurred(hi2c, Timeout, Tickstart) != HAL_OK)
 800807a:	687a      	ldr	r2, [r7, #4]
 800807c:	68b9      	ldr	r1, [r7, #8]
 800807e:	68fb      	ldr	r3, [r7, #12]
 8008080:	0018      	movs	r0, r3
 8008082:	f000 f8d5 	bl	8008230 <I2C_IsErrorOccurred>
 8008086:	1e03      	subs	r3, r0, #0
 8008088:	d001      	beq.n	800808e <I2C_WaitOnSTOPFlagUntilTimeout+0x22>
    {
      return HAL_ERROR;
 800808a:	2301      	movs	r3, #1
 800808c:	e02d      	b.n	80080ea <I2C_WaitOnSTOPFlagUntilTimeout+0x7e>
    }

    /* Check for the Timeout */
    if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 800808e:	f7fd f92f 	bl	80052f0 <HAL_GetTick>
 8008092:	0002      	movs	r2, r0
 8008094:	687b      	ldr	r3, [r7, #4]
 8008096:	1ad3      	subs	r3, r2, r3
 8008098:	68ba      	ldr	r2, [r7, #8]
 800809a:	429a      	cmp	r2, r3
 800809c:	d302      	bcc.n	80080a4 <I2C_WaitOnSTOPFlagUntilTimeout+0x38>
 800809e:	68bb      	ldr	r3, [r7, #8]
 80080a0:	2b00      	cmp	r3, #0
 80080a2:	d11a      	bne.n	80080da <I2C_WaitOnSTOPFlagUntilTimeout+0x6e>
    {
      if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET))
 80080a4:	68fb      	ldr	r3, [r7, #12]
 80080a6:	681b      	ldr	r3, [r3, #0]
 80080a8:	699b      	ldr	r3, [r3, #24]
 80080aa:	2220      	movs	r2, #32
 80080ac:	4013      	ands	r3, r2
 80080ae:	2b20      	cmp	r3, #32
 80080b0:	d013      	beq.n	80080da <I2C_WaitOnSTOPFlagUntilTimeout+0x6e>
      {
        hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 80080b2:	68fb      	ldr	r3, [r7, #12]
 80080b4:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80080b6:	2220      	movs	r2, #32
 80080b8:	431a      	orrs	r2, r3
 80080ba:	68fb      	ldr	r3, [r7, #12]
 80080bc:	645a      	str	r2, [r3, #68]	@ 0x44
        hi2c->State = HAL_I2C_STATE_READY;
 80080be:	68fb      	ldr	r3, [r7, #12]
 80080c0:	2241      	movs	r2, #65	@ 0x41
 80080c2:	2120      	movs	r1, #32
 80080c4:	5499      	strb	r1, [r3, r2]
        hi2c->Mode = HAL_I2C_MODE_NONE;
 80080c6:	68fb      	ldr	r3, [r7, #12]
 80080c8:	2242      	movs	r2, #66	@ 0x42
 80080ca:	2100      	movs	r1, #0
 80080cc:	5499      	strb	r1, [r3, r2]

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 80080ce:	68fb      	ldr	r3, [r7, #12]
 80080d0:	2240      	movs	r2, #64	@ 0x40
 80080d2:	2100      	movs	r1, #0
 80080d4:	5499      	strb	r1, [r3, r2]

        return HAL_ERROR;
 80080d6:	2301      	movs	r3, #1
 80080d8:	e007      	b.n	80080ea <I2C_WaitOnSTOPFlagUntilTimeout+0x7e>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 80080da:	68fb      	ldr	r3, [r7, #12]
 80080dc:	681b      	ldr	r3, [r3, #0]
 80080de:	699b      	ldr	r3, [r3, #24]
 80080e0:	2220      	movs	r2, #32
 80080e2:	4013      	ands	r3, r2
 80080e4:	2b20      	cmp	r3, #32
 80080e6:	d1c8      	bne.n	800807a <I2C_WaitOnSTOPFlagUntilTimeout+0xe>
      }
    }
  }
  return HAL_OK;
 80080e8:	2300      	movs	r3, #0
}
 80080ea:	0018      	movs	r0, r3
 80080ec:	46bd      	mov	sp, r7
 80080ee:	b004      	add	sp, #16
 80080f0:	bd80      	pop	{r7, pc}
	...

080080f4 <I2C_WaitOnRXNEFlagUntilTimeout>:
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnRXNEFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout,
                                                        uint32_t Tickstart)
{
 80080f4:	b580      	push	{r7, lr}
 80080f6:	b086      	sub	sp, #24
 80080f8:	af00      	add	r7, sp, #0
 80080fa:	60f8      	str	r0, [r7, #12]
 80080fc:	60b9      	str	r1, [r7, #8]
 80080fe:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8008100:	2317      	movs	r3, #23
 8008102:	18fb      	adds	r3, r7, r3
 8008104:	2200      	movs	r2, #0
 8008106:	701a      	strb	r2, [r3, #0]

  while ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == RESET) && (status == HAL_OK))
 8008108:	e07b      	b.n	8008202 <I2C_WaitOnRXNEFlagUntilTimeout+0x10e>
  {
    /* Check if an error is detected */
    if (I2C_IsErrorOccurred(hi2c, Timeout, Tickstart) != HAL_OK)
 800810a:	687a      	ldr	r2, [r7, #4]
 800810c:	68b9      	ldr	r1, [r7, #8]
 800810e:	68fb      	ldr	r3, [r7, #12]
 8008110:	0018      	movs	r0, r3
 8008112:	f000 f88d 	bl	8008230 <I2C_IsErrorOccurred>
 8008116:	1e03      	subs	r3, r0, #0
 8008118:	d003      	beq.n	8008122 <I2C_WaitOnRXNEFlagUntilTimeout+0x2e>
    {
      status = HAL_ERROR;
 800811a:	2317      	movs	r3, #23
 800811c:	18fb      	adds	r3, r7, r3
 800811e:	2201      	movs	r2, #1
 8008120:	701a      	strb	r2, [r3, #0]
    }

    /* Check if a STOPF is detected */
    if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == SET) && (status == HAL_OK))
 8008122:	68fb      	ldr	r3, [r7, #12]
 8008124:	681b      	ldr	r3, [r3, #0]
 8008126:	699b      	ldr	r3, [r3, #24]
 8008128:	2220      	movs	r2, #32
 800812a:	4013      	ands	r3, r2
 800812c:	2b20      	cmp	r3, #32
 800812e:	d140      	bne.n	80081b2 <I2C_WaitOnRXNEFlagUntilTimeout+0xbe>
 8008130:	2117      	movs	r1, #23
 8008132:	187b      	adds	r3, r7, r1
 8008134:	781b      	ldrb	r3, [r3, #0]
 8008136:	2b00      	cmp	r3, #0
 8008138:	d13b      	bne.n	80081b2 <I2C_WaitOnRXNEFlagUntilTimeout+0xbe>
    {
      /* Check if an RXNE is pending */
      /* Store Last receive data if any */
      if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == SET) && (hi2c->XferSize > 0U))
 800813a:	68fb      	ldr	r3, [r7, #12]
 800813c:	681b      	ldr	r3, [r3, #0]
 800813e:	699b      	ldr	r3, [r3, #24]
 8008140:	2204      	movs	r2, #4
 8008142:	4013      	ands	r3, r2
 8008144:	2b04      	cmp	r3, #4
 8008146:	d106      	bne.n	8008156 <I2C_WaitOnRXNEFlagUntilTimeout+0x62>
 8008148:	68fb      	ldr	r3, [r7, #12]
 800814a:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 800814c:	2b00      	cmp	r3, #0
 800814e:	d002      	beq.n	8008156 <I2C_WaitOnRXNEFlagUntilTimeout+0x62>
      {
        /* Return HAL_OK */
        /* The Reading of data from RXDR will be done in caller function */
        status = HAL_OK;
 8008150:	187b      	adds	r3, r7, r1
 8008152:	2200      	movs	r2, #0
 8008154:	701a      	strb	r2, [r3, #0]
      }

      /* Check a no-acknowledge have been detected */
      if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 8008156:	68fb      	ldr	r3, [r7, #12]
 8008158:	681b      	ldr	r3, [r3, #0]
 800815a:	699b      	ldr	r3, [r3, #24]
 800815c:	2210      	movs	r2, #16
 800815e:	4013      	ands	r3, r2
 8008160:	2b10      	cmp	r3, #16
 8008162:	d123      	bne.n	80081ac <I2C_WaitOnRXNEFlagUntilTimeout+0xb8>
      {
        __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8008164:	68fb      	ldr	r3, [r7, #12]
 8008166:	681b      	ldr	r3, [r3, #0]
 8008168:	2210      	movs	r2, #16
 800816a:	61da      	str	r2, [r3, #28]
        hi2c->ErrorCode = HAL_I2C_ERROR_AF;
 800816c:	68fb      	ldr	r3, [r7, #12]
 800816e:	2204      	movs	r2, #4
 8008170:	645a      	str	r2, [r3, #68]	@ 0x44

        /* Clear STOP Flag */
        __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 8008172:	68fb      	ldr	r3, [r7, #12]
 8008174:	681b      	ldr	r3, [r3, #0]
 8008176:	2220      	movs	r2, #32
 8008178:	61da      	str	r2, [r3, #28]

        /* Clear Configuration Register 2 */
        I2C_RESET_CR2(hi2c);
 800817a:	68fb      	ldr	r3, [r7, #12]
 800817c:	681b      	ldr	r3, [r3, #0]
 800817e:	685a      	ldr	r2, [r3, #4]
 8008180:	68fb      	ldr	r3, [r7, #12]
 8008182:	681b      	ldr	r3, [r3, #0]
 8008184:	4929      	ldr	r1, [pc, #164]	@ (800822c <I2C_WaitOnRXNEFlagUntilTimeout+0x138>)
 8008186:	400a      	ands	r2, r1
 8008188:	605a      	str	r2, [r3, #4]

        hi2c->State = HAL_I2C_STATE_READY;
 800818a:	68fb      	ldr	r3, [r7, #12]
 800818c:	2241      	movs	r2, #65	@ 0x41
 800818e:	2120      	movs	r1, #32
 8008190:	5499      	strb	r1, [r3, r2]
        hi2c->Mode = HAL_I2C_MODE_NONE;
 8008192:	68fb      	ldr	r3, [r7, #12]
 8008194:	2242      	movs	r2, #66	@ 0x42
 8008196:	2100      	movs	r1, #0
 8008198:	5499      	strb	r1, [r3, r2]

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 800819a:	68fb      	ldr	r3, [r7, #12]
 800819c:	2240      	movs	r2, #64	@ 0x40
 800819e:	2100      	movs	r1, #0
 80081a0:	5499      	strb	r1, [r3, r2]

        status = HAL_ERROR;
 80081a2:	2317      	movs	r3, #23
 80081a4:	18fb      	adds	r3, r7, r3
 80081a6:	2201      	movs	r2, #1
 80081a8:	701a      	strb	r2, [r3, #0]
 80081aa:	e002      	b.n	80081b2 <I2C_WaitOnRXNEFlagUntilTimeout+0xbe>
      }
      else
      {
        hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 80081ac:	68fb      	ldr	r3, [r7, #12]
 80081ae:	2200      	movs	r2, #0
 80081b0:	645a      	str	r2, [r3, #68]	@ 0x44
      }
    }

    /* Check for the Timeout */
    if ((((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U)) && (status == HAL_OK))
 80081b2:	f7fd f89d 	bl	80052f0 <HAL_GetTick>
 80081b6:	0002      	movs	r2, r0
 80081b8:	687b      	ldr	r3, [r7, #4]
 80081ba:	1ad3      	subs	r3, r2, r3
 80081bc:	68ba      	ldr	r2, [r7, #8]
 80081be:	429a      	cmp	r2, r3
 80081c0:	d302      	bcc.n	80081c8 <I2C_WaitOnRXNEFlagUntilTimeout+0xd4>
 80081c2:	68bb      	ldr	r3, [r7, #8]
 80081c4:	2b00      	cmp	r3, #0
 80081c6:	d11c      	bne.n	8008202 <I2C_WaitOnRXNEFlagUntilTimeout+0x10e>
 80081c8:	2017      	movs	r0, #23
 80081ca:	183b      	adds	r3, r7, r0
 80081cc:	781b      	ldrb	r3, [r3, #0]
 80081ce:	2b00      	cmp	r3, #0
 80081d0:	d117      	bne.n	8008202 <I2C_WaitOnRXNEFlagUntilTimeout+0x10e>
    {
      if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == RESET))
 80081d2:	68fb      	ldr	r3, [r7, #12]
 80081d4:	681b      	ldr	r3, [r3, #0]
 80081d6:	699b      	ldr	r3, [r3, #24]
 80081d8:	2204      	movs	r2, #4
 80081da:	4013      	ands	r3, r2
 80081dc:	2b04      	cmp	r3, #4
 80081de:	d010      	beq.n	8008202 <I2C_WaitOnRXNEFlagUntilTimeout+0x10e>
      {
        hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 80081e0:	68fb      	ldr	r3, [r7, #12]
 80081e2:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80081e4:	2220      	movs	r2, #32
 80081e6:	431a      	orrs	r2, r3
 80081e8:	68fb      	ldr	r3, [r7, #12]
 80081ea:	645a      	str	r2, [r3, #68]	@ 0x44
        hi2c->State = HAL_I2C_STATE_READY;
 80081ec:	68fb      	ldr	r3, [r7, #12]
 80081ee:	2241      	movs	r2, #65	@ 0x41
 80081f0:	2120      	movs	r1, #32
 80081f2:	5499      	strb	r1, [r3, r2]

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 80081f4:	68fb      	ldr	r3, [r7, #12]
 80081f6:	2240      	movs	r2, #64	@ 0x40
 80081f8:	2100      	movs	r1, #0
 80081fa:	5499      	strb	r1, [r3, r2]

        status = HAL_ERROR;
 80081fc:	183b      	adds	r3, r7, r0
 80081fe:	2201      	movs	r2, #1
 8008200:	701a      	strb	r2, [r3, #0]
  while ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == RESET) && (status == HAL_OK))
 8008202:	68fb      	ldr	r3, [r7, #12]
 8008204:	681b      	ldr	r3, [r3, #0]
 8008206:	699b      	ldr	r3, [r3, #24]
 8008208:	2204      	movs	r2, #4
 800820a:	4013      	ands	r3, r2
 800820c:	2b04      	cmp	r3, #4
 800820e:	d005      	beq.n	800821c <I2C_WaitOnRXNEFlagUntilTimeout+0x128>
 8008210:	2317      	movs	r3, #23
 8008212:	18fb      	adds	r3, r7, r3
 8008214:	781b      	ldrb	r3, [r3, #0]
 8008216:	2b00      	cmp	r3, #0
 8008218:	d100      	bne.n	800821c <I2C_WaitOnRXNEFlagUntilTimeout+0x128>
 800821a:	e776      	b.n	800810a <I2C_WaitOnRXNEFlagUntilTimeout+0x16>
      }
    }
  }
  return status;
 800821c:	2317      	movs	r3, #23
 800821e:	18fb      	adds	r3, r7, r3
 8008220:	781b      	ldrb	r3, [r3, #0]
}
 8008222:	0018      	movs	r0, r3
 8008224:	46bd      	mov	sp, r7
 8008226:	b006      	add	sp, #24
 8008228:	bd80      	pop	{r7, pc}
 800822a:	46c0      	nop			@ (mov r8, r8)
 800822c:	fe00e800 	.word	0xfe00e800

08008230 <I2C_IsErrorOccurred>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_IsErrorOccurred(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 8008230:	b580      	push	{r7, lr}
 8008232:	b08a      	sub	sp, #40	@ 0x28
 8008234:	af00      	add	r7, sp, #0
 8008236:	60f8      	str	r0, [r7, #12]
 8008238:	60b9      	str	r1, [r7, #8]
 800823a:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 800823c:	2327      	movs	r3, #39	@ 0x27
 800823e:	18fb      	adds	r3, r7, r3
 8008240:	2200      	movs	r2, #0
 8008242:	701a      	strb	r2, [r3, #0]
  uint32_t itflag   = hi2c->Instance->ISR;
 8008244:	68fb      	ldr	r3, [r7, #12]
 8008246:	681b      	ldr	r3, [r3, #0]
 8008248:	699b      	ldr	r3, [r3, #24]
 800824a:	61bb      	str	r3, [r7, #24]
  uint32_t error_code = 0;
 800824c:	2300      	movs	r3, #0
 800824e:	623b      	str	r3, [r7, #32]
  uint32_t tickstart = Tickstart;
 8008250:	687b      	ldr	r3, [r7, #4]
 8008252:	61fb      	str	r3, [r7, #28]
  uint32_t tmp1;
  HAL_I2C_ModeTypeDef tmp2;

  if (HAL_IS_BIT_SET(itflag, I2C_FLAG_AF))
 8008254:	69bb      	ldr	r3, [r7, #24]
 8008256:	2210      	movs	r2, #16
 8008258:	4013      	ands	r3, r2
 800825a:	d100      	bne.n	800825e <I2C_IsErrorOccurred+0x2e>
 800825c:	e079      	b.n	8008352 <I2C_IsErrorOccurred+0x122>
  {
    /* Clear NACKF Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 800825e:	68fb      	ldr	r3, [r7, #12]
 8008260:	681b      	ldr	r3, [r3, #0]
 8008262:	2210      	movs	r2, #16
 8008264:	61da      	str	r2, [r3, #28]

    /* Wait until STOP Flag is set or timeout occurred */
    /* AutoEnd should be initiate after AF */
    while ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET) && (status == HAL_OK))
 8008266:	e057      	b.n	8008318 <I2C_IsErrorOccurred+0xe8>
 8008268:	2227      	movs	r2, #39	@ 0x27
 800826a:	18bb      	adds	r3, r7, r2
 800826c:	18ba      	adds	r2, r7, r2
 800826e:	7812      	ldrb	r2, [r2, #0]
 8008270:	701a      	strb	r2, [r3, #0]
    {
      /* Check for the Timeout */
      if (Timeout != HAL_MAX_DELAY)
 8008272:	68bb      	ldr	r3, [r7, #8]
 8008274:	3301      	adds	r3, #1
 8008276:	d04f      	beq.n	8008318 <I2C_IsErrorOccurred+0xe8>
      {
        if (((HAL_GetTick() - tickstart) > Timeout) || (Timeout == 0U))
 8008278:	f7fd f83a 	bl	80052f0 <HAL_GetTick>
 800827c:	0002      	movs	r2, r0
 800827e:	69fb      	ldr	r3, [r7, #28]
 8008280:	1ad3      	subs	r3, r2, r3
 8008282:	68ba      	ldr	r2, [r7, #8]
 8008284:	429a      	cmp	r2, r3
 8008286:	d302      	bcc.n	800828e <I2C_IsErrorOccurred+0x5e>
 8008288:	68bb      	ldr	r3, [r7, #8]
 800828a:	2b00      	cmp	r3, #0
 800828c:	d144      	bne.n	8008318 <I2C_IsErrorOccurred+0xe8>
        {
          tmp1 = (uint32_t)(hi2c->Instance->CR2 & I2C_CR2_STOP);
 800828e:	68fb      	ldr	r3, [r7, #12]
 8008290:	681b      	ldr	r3, [r3, #0]
 8008292:	685a      	ldr	r2, [r3, #4]
 8008294:	2380      	movs	r3, #128	@ 0x80
 8008296:	01db      	lsls	r3, r3, #7
 8008298:	4013      	ands	r3, r2
 800829a:	617b      	str	r3, [r7, #20]
          tmp2 = hi2c->Mode;
 800829c:	2013      	movs	r0, #19
 800829e:	183b      	adds	r3, r7, r0
 80082a0:	68fa      	ldr	r2, [r7, #12]
 80082a2:	2142      	movs	r1, #66	@ 0x42
 80082a4:	5c52      	ldrb	r2, [r2, r1]
 80082a6:	701a      	strb	r2, [r3, #0]

          /* In case of I2C still busy, try to regenerate a STOP manually */
          if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BUSY) != RESET) && \
 80082a8:	68fb      	ldr	r3, [r7, #12]
 80082aa:	681b      	ldr	r3, [r3, #0]
 80082ac:	699a      	ldr	r2, [r3, #24]
 80082ae:	2380      	movs	r3, #128	@ 0x80
 80082b0:	021b      	lsls	r3, r3, #8
 80082b2:	401a      	ands	r2, r3
 80082b4:	2380      	movs	r3, #128	@ 0x80
 80082b6:	021b      	lsls	r3, r3, #8
 80082b8:	429a      	cmp	r2, r3
 80082ba:	d126      	bne.n	800830a <I2C_IsErrorOccurred+0xda>
 80082bc:	697a      	ldr	r2, [r7, #20]
 80082be:	2380      	movs	r3, #128	@ 0x80
 80082c0:	01db      	lsls	r3, r3, #7
 80082c2:	429a      	cmp	r2, r3
 80082c4:	d021      	beq.n	800830a <I2C_IsErrorOccurred+0xda>
              (tmp1 != I2C_CR2_STOP) && \
 80082c6:	183b      	adds	r3, r7, r0
 80082c8:	781b      	ldrb	r3, [r3, #0]
 80082ca:	2b20      	cmp	r3, #32
 80082cc:	d01d      	beq.n	800830a <I2C_IsErrorOccurred+0xda>
              (tmp2 != HAL_I2C_MODE_SLAVE))
          {
            /* Generate Stop */
            hi2c->Instance->CR2 |= I2C_CR2_STOP;
 80082ce:	68fb      	ldr	r3, [r7, #12]
 80082d0:	681b      	ldr	r3, [r3, #0]
 80082d2:	685a      	ldr	r2, [r3, #4]
 80082d4:	68fb      	ldr	r3, [r7, #12]
 80082d6:	681b      	ldr	r3, [r3, #0]
 80082d8:	2180      	movs	r1, #128	@ 0x80
 80082da:	01c9      	lsls	r1, r1, #7
 80082dc:	430a      	orrs	r2, r1
 80082de:	605a      	str	r2, [r3, #4]

            /* Update Tick with new reference */
            tickstart = HAL_GetTick();
 80082e0:	f7fd f806 	bl	80052f0 <HAL_GetTick>
 80082e4:	0003      	movs	r3, r0
 80082e6:	61fb      	str	r3, [r7, #28]
          }

          while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 80082e8:	e00f      	b.n	800830a <I2C_IsErrorOccurred+0xda>
          {
            /* Check for the Timeout */
            if ((HAL_GetTick() - tickstart) > I2C_TIMEOUT_STOPF)
 80082ea:	f7fd f801 	bl	80052f0 <HAL_GetTick>
 80082ee:	0002      	movs	r2, r0
 80082f0:	69fb      	ldr	r3, [r7, #28]
 80082f2:	1ad3      	subs	r3, r2, r3
 80082f4:	2b19      	cmp	r3, #25
 80082f6:	d908      	bls.n	800830a <I2C_IsErrorOccurred+0xda>
            {
              error_code |= HAL_I2C_ERROR_TIMEOUT;
 80082f8:	6a3b      	ldr	r3, [r7, #32]
 80082fa:	2220      	movs	r2, #32
 80082fc:	4313      	orrs	r3, r2
 80082fe:	623b      	str	r3, [r7, #32]

              status = HAL_ERROR;
 8008300:	2327      	movs	r3, #39	@ 0x27
 8008302:	18fb      	adds	r3, r7, r3
 8008304:	2201      	movs	r2, #1
 8008306:	701a      	strb	r2, [r3, #0]

              break;
 8008308:	e006      	b.n	8008318 <I2C_IsErrorOccurred+0xe8>
          while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 800830a:	68fb      	ldr	r3, [r7, #12]
 800830c:	681b      	ldr	r3, [r3, #0]
 800830e:	699b      	ldr	r3, [r3, #24]
 8008310:	2220      	movs	r2, #32
 8008312:	4013      	ands	r3, r2
 8008314:	2b20      	cmp	r3, #32
 8008316:	d1e8      	bne.n	80082ea <I2C_IsErrorOccurred+0xba>
    while ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET) && (status == HAL_OK))
 8008318:	68fb      	ldr	r3, [r7, #12]
 800831a:	681b      	ldr	r3, [r3, #0]
 800831c:	699b      	ldr	r3, [r3, #24]
 800831e:	2220      	movs	r2, #32
 8008320:	4013      	ands	r3, r2
 8008322:	2b20      	cmp	r3, #32
 8008324:	d004      	beq.n	8008330 <I2C_IsErrorOccurred+0x100>
 8008326:	2327      	movs	r3, #39	@ 0x27
 8008328:	18fb      	adds	r3, r7, r3
 800832a:	781b      	ldrb	r3, [r3, #0]
 800832c:	2b00      	cmp	r3, #0
 800832e:	d09b      	beq.n	8008268 <I2C_IsErrorOccurred+0x38>
        }
      }
    }

    /* In case STOP Flag is detected, clear it */
    if (status == HAL_OK)
 8008330:	2327      	movs	r3, #39	@ 0x27
 8008332:	18fb      	adds	r3, r7, r3
 8008334:	781b      	ldrb	r3, [r3, #0]
 8008336:	2b00      	cmp	r3, #0
 8008338:	d103      	bne.n	8008342 <I2C_IsErrorOccurred+0x112>
    {
      /* Clear STOP Flag */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 800833a:	68fb      	ldr	r3, [r7, #12]
 800833c:	681b      	ldr	r3, [r3, #0]
 800833e:	2220      	movs	r2, #32
 8008340:	61da      	str	r2, [r3, #28]
    }

    error_code |= HAL_I2C_ERROR_AF;
 8008342:	6a3b      	ldr	r3, [r7, #32]
 8008344:	2204      	movs	r2, #4
 8008346:	4313      	orrs	r3, r2
 8008348:	623b      	str	r3, [r7, #32]

    status = HAL_ERROR;
 800834a:	2327      	movs	r3, #39	@ 0x27
 800834c:	18fb      	adds	r3, r7, r3
 800834e:	2201      	movs	r2, #1
 8008350:	701a      	strb	r2, [r3, #0]
  }

  /* Refresh Content of Status register */
  itflag = hi2c->Instance->ISR;
 8008352:	68fb      	ldr	r3, [r7, #12]
 8008354:	681b      	ldr	r3, [r3, #0]
 8008356:	699b      	ldr	r3, [r3, #24]
 8008358:	61bb      	str	r3, [r7, #24]

  /* Then verify if an additional errors occurs */
  /* Check if a Bus error occurred */
  if (HAL_IS_BIT_SET(itflag, I2C_FLAG_BERR))
 800835a:	69ba      	ldr	r2, [r7, #24]
 800835c:	2380      	movs	r3, #128	@ 0x80
 800835e:	005b      	lsls	r3, r3, #1
 8008360:	4013      	ands	r3, r2
 8008362:	d00c      	beq.n	800837e <I2C_IsErrorOccurred+0x14e>
  {
    error_code |= HAL_I2C_ERROR_BERR;
 8008364:	6a3b      	ldr	r3, [r7, #32]
 8008366:	2201      	movs	r2, #1
 8008368:	4313      	orrs	r3, r2
 800836a:	623b      	str	r3, [r7, #32]

    /* Clear BERR flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_BERR);
 800836c:	68fb      	ldr	r3, [r7, #12]
 800836e:	681b      	ldr	r3, [r3, #0]
 8008370:	2280      	movs	r2, #128	@ 0x80
 8008372:	0052      	lsls	r2, r2, #1
 8008374:	61da      	str	r2, [r3, #28]

    status = HAL_ERROR;
 8008376:	2327      	movs	r3, #39	@ 0x27
 8008378:	18fb      	adds	r3, r7, r3
 800837a:	2201      	movs	r2, #1
 800837c:	701a      	strb	r2, [r3, #0]
  }

  /* Check if an Over-Run/Under-Run error occurred */
  if (HAL_IS_BIT_SET(itflag, I2C_FLAG_OVR))
 800837e:	69ba      	ldr	r2, [r7, #24]
 8008380:	2380      	movs	r3, #128	@ 0x80
 8008382:	00db      	lsls	r3, r3, #3
 8008384:	4013      	ands	r3, r2
 8008386:	d00c      	beq.n	80083a2 <I2C_IsErrorOccurred+0x172>
  {
    error_code |= HAL_I2C_ERROR_OVR;
 8008388:	6a3b      	ldr	r3, [r7, #32]
 800838a:	2208      	movs	r2, #8
 800838c:	4313      	orrs	r3, r2
 800838e:	623b      	str	r3, [r7, #32]

    /* Clear OVR flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_OVR);
 8008390:	68fb      	ldr	r3, [r7, #12]
 8008392:	681b      	ldr	r3, [r3, #0]
 8008394:	2280      	movs	r2, #128	@ 0x80
 8008396:	00d2      	lsls	r2, r2, #3
 8008398:	61da      	str	r2, [r3, #28]

    status = HAL_ERROR;
 800839a:	2327      	movs	r3, #39	@ 0x27
 800839c:	18fb      	adds	r3, r7, r3
 800839e:	2201      	movs	r2, #1
 80083a0:	701a      	strb	r2, [r3, #0]
  }

  /* Check if an Arbitration Loss error occurred */
  if (HAL_IS_BIT_SET(itflag, I2C_FLAG_ARLO))
 80083a2:	69ba      	ldr	r2, [r7, #24]
 80083a4:	2380      	movs	r3, #128	@ 0x80
 80083a6:	009b      	lsls	r3, r3, #2
 80083a8:	4013      	ands	r3, r2
 80083aa:	d00c      	beq.n	80083c6 <I2C_IsErrorOccurred+0x196>
  {
    error_code |= HAL_I2C_ERROR_ARLO;
 80083ac:	6a3b      	ldr	r3, [r7, #32]
 80083ae:	2202      	movs	r2, #2
 80083b0:	4313      	orrs	r3, r2
 80083b2:	623b      	str	r3, [r7, #32]

    /* Clear ARLO flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_ARLO);
 80083b4:	68fb      	ldr	r3, [r7, #12]
 80083b6:	681b      	ldr	r3, [r3, #0]
 80083b8:	2280      	movs	r2, #128	@ 0x80
 80083ba:	0092      	lsls	r2, r2, #2
 80083bc:	61da      	str	r2, [r3, #28]

    status = HAL_ERROR;
 80083be:	2327      	movs	r3, #39	@ 0x27
 80083c0:	18fb      	adds	r3, r7, r3
 80083c2:	2201      	movs	r2, #1
 80083c4:	701a      	strb	r2, [r3, #0]
  }

  if (status != HAL_OK)
 80083c6:	2327      	movs	r3, #39	@ 0x27
 80083c8:	18fb      	adds	r3, r7, r3
 80083ca:	781b      	ldrb	r3, [r3, #0]
 80083cc:	2b00      	cmp	r3, #0
 80083ce:	d01d      	beq.n	800840c <I2C_IsErrorOccurred+0x1dc>
  {
    /* Flush TX register */
    I2C_Flush_TXDR(hi2c);
 80083d0:	68fb      	ldr	r3, [r7, #12]
 80083d2:	0018      	movs	r0, r3
 80083d4:	f7ff fd6b 	bl	8007eae <I2C_Flush_TXDR>

    /* Clear Configuration Register 2 */
    I2C_RESET_CR2(hi2c);
 80083d8:	68fb      	ldr	r3, [r7, #12]
 80083da:	681b      	ldr	r3, [r3, #0]
 80083dc:	685a      	ldr	r2, [r3, #4]
 80083de:	68fb      	ldr	r3, [r7, #12]
 80083e0:	681b      	ldr	r3, [r3, #0]
 80083e2:	490e      	ldr	r1, [pc, #56]	@ (800841c <I2C_IsErrorOccurred+0x1ec>)
 80083e4:	400a      	ands	r2, r1
 80083e6:	605a      	str	r2, [r3, #4]

    hi2c->ErrorCode |= error_code;
 80083e8:	68fb      	ldr	r3, [r7, #12]
 80083ea:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 80083ec:	6a3b      	ldr	r3, [r7, #32]
 80083ee:	431a      	orrs	r2, r3
 80083f0:	68fb      	ldr	r3, [r7, #12]
 80083f2:	645a      	str	r2, [r3, #68]	@ 0x44
    hi2c->State = HAL_I2C_STATE_READY;
 80083f4:	68fb      	ldr	r3, [r7, #12]
 80083f6:	2241      	movs	r2, #65	@ 0x41
 80083f8:	2120      	movs	r1, #32
 80083fa:	5499      	strb	r1, [r3, r2]
    hi2c->Mode = HAL_I2C_MODE_NONE;
 80083fc:	68fb      	ldr	r3, [r7, #12]
 80083fe:	2242      	movs	r2, #66	@ 0x42
 8008400:	2100      	movs	r1, #0
 8008402:	5499      	strb	r1, [r3, r2]

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8008404:	68fb      	ldr	r3, [r7, #12]
 8008406:	2240      	movs	r2, #64	@ 0x40
 8008408:	2100      	movs	r1, #0
 800840a:	5499      	strb	r1, [r3, r2]
  }

  return status;
 800840c:	2327      	movs	r3, #39	@ 0x27
 800840e:	18fb      	adds	r3, r7, r3
 8008410:	781b      	ldrb	r3, [r3, #0]
}
 8008412:	0018      	movs	r0, r3
 8008414:	46bd      	mov	sp, r7
 8008416:	b00a      	add	sp, #40	@ 0x28
 8008418:	bd80      	pop	{r7, pc}
 800841a:	46c0      	nop			@ (mov r8, r8)
 800841c:	fe00e800 	.word	0xfe00e800

08008420 <I2C_TransferConfig>:
  *     @arg @ref I2C_GENERATE_START_WRITE Generate Restart for write request.
  * @retval None
  */
static void I2C_TransferConfig(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint8_t Size, uint32_t Mode,
                               uint32_t Request)
{
 8008420:	b590      	push	{r4, r7, lr}
 8008422:	b087      	sub	sp, #28
 8008424:	af00      	add	r7, sp, #0
 8008426:	60f8      	str	r0, [r7, #12]
 8008428:	0008      	movs	r0, r1
 800842a:	0011      	movs	r1, r2
 800842c:	607b      	str	r3, [r7, #4]
 800842e:	240a      	movs	r4, #10
 8008430:	193b      	adds	r3, r7, r4
 8008432:	1c02      	adds	r2, r0, #0
 8008434:	801a      	strh	r2, [r3, #0]
 8008436:	2009      	movs	r0, #9
 8008438:	183b      	adds	r3, r7, r0
 800843a:	1c0a      	adds	r2, r1, #0
 800843c:	701a      	strb	r2, [r3, #0]
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_TRANSFER_MODE(Mode));
  assert_param(IS_TRANSFER_REQUEST(Request));

  /* Declaration of tmp to prevent undefined behavior of volatile usage */
  uint32_t tmp = ((uint32_t)(((uint32_t)DevAddress & I2C_CR2_SADD) | \
 800843e:	193b      	adds	r3, r7, r4
 8008440:	881b      	ldrh	r3, [r3, #0]
 8008442:	059b      	lsls	r3, r3, #22
 8008444:	0d9a      	lsrs	r2, r3, #22
                             (((uint32_t)Size << I2C_CR2_NBYTES_Pos) & I2C_CR2_NBYTES) | \
 8008446:	183b      	adds	r3, r7, r0
 8008448:	781b      	ldrb	r3, [r3, #0]
 800844a:	0419      	lsls	r1, r3, #16
 800844c:	23ff      	movs	r3, #255	@ 0xff
 800844e:	041b      	lsls	r3, r3, #16
 8008450:	400b      	ands	r3, r1
  uint32_t tmp = ((uint32_t)(((uint32_t)DevAddress & I2C_CR2_SADD) | \
 8008452:	431a      	orrs	r2, r3
                             (((uint32_t)Size << I2C_CR2_NBYTES_Pos) & I2C_CR2_NBYTES) | \
 8008454:	687b      	ldr	r3, [r7, #4]
 8008456:	431a      	orrs	r2, r3
  uint32_t tmp = ((uint32_t)(((uint32_t)DevAddress & I2C_CR2_SADD) | \
 8008458:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800845a:	4313      	orrs	r3, r2
 800845c:	005b      	lsls	r3, r3, #1
 800845e:	085b      	lsrs	r3, r3, #1
 8008460:	617b      	str	r3, [r7, #20]
                             (uint32_t)Mode | (uint32_t)Request) & (~0x80000000U));

  /* update CR2 register */
  MODIFY_REG(hi2c->Instance->CR2, \
 8008462:	68fb      	ldr	r3, [r7, #12]
 8008464:	681b      	ldr	r3, [r3, #0]
 8008466:	685b      	ldr	r3, [r3, #4]
 8008468:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 800846a:	0d51      	lsrs	r1, r2, #21
 800846c:	2280      	movs	r2, #128	@ 0x80
 800846e:	00d2      	lsls	r2, r2, #3
 8008470:	400a      	ands	r2, r1
 8008472:	4907      	ldr	r1, [pc, #28]	@ (8008490 <I2C_TransferConfig+0x70>)
 8008474:	430a      	orrs	r2, r1
 8008476:	43d2      	mvns	r2, r2
 8008478:	401a      	ands	r2, r3
 800847a:	0011      	movs	r1, r2
 800847c:	68fb      	ldr	r3, [r7, #12]
 800847e:	681b      	ldr	r3, [r3, #0]
 8008480:	697a      	ldr	r2, [r7, #20]
 8008482:	430a      	orrs	r2, r1
 8008484:	605a      	str	r2, [r3, #4]
             ((I2C_CR2_SADD | I2C_CR2_NBYTES | I2C_CR2_RELOAD | I2C_CR2_AUTOEND | \
               (I2C_CR2_RD_WRN & (uint32_t)(Request >> (31U - I2C_CR2_RD_WRN_Pos))) | \
               I2C_CR2_START | I2C_CR2_STOP)), tmp);
}
 8008486:	46c0      	nop			@ (mov r8, r8)
 8008488:	46bd      	mov	sp, r7
 800848a:	b007      	add	sp, #28
 800848c:	bd90      	pop	{r4, r7, pc}
 800848e:	46c0      	nop			@ (mov r8, r8)
 8008490:	03ff63ff 	.word	0x03ff63ff

08008494 <I2C_Disable_IRQ>:
  *                the configuration information for the specified I2C.
  * @param  InterruptRequest Value of @ref I2C_Interrupt_configuration_definition.
  * @retval None
  */
static void I2C_Disable_IRQ(I2C_HandleTypeDef *hi2c, uint16_t InterruptRequest)
{
 8008494:	b580      	push	{r7, lr}
 8008496:	b084      	sub	sp, #16
 8008498:	af00      	add	r7, sp, #0
 800849a:	6078      	str	r0, [r7, #4]
 800849c:	000a      	movs	r2, r1
 800849e:	1cbb      	adds	r3, r7, #2
 80084a0:	801a      	strh	r2, [r3, #0]
  uint32_t tmpisr = 0U;
 80084a2:	2300      	movs	r3, #0
 80084a4:	60fb      	str	r3, [r7, #12]

  if ((InterruptRequest & I2C_XFER_TX_IT) == I2C_XFER_TX_IT)
 80084a6:	1cbb      	adds	r3, r7, #2
 80084a8:	881b      	ldrh	r3, [r3, #0]
 80084aa:	2201      	movs	r2, #1
 80084ac:	4013      	ands	r3, r2
 80084ae:	d010      	beq.n	80084d2 <I2C_Disable_IRQ+0x3e>
  {
    /* Disable TC and TXI interrupts */
    tmpisr |= I2C_IT_TCI | I2C_IT_TXI;
 80084b0:	68fb      	ldr	r3, [r7, #12]
 80084b2:	2242      	movs	r2, #66	@ 0x42
 80084b4:	4313      	orrs	r3, r2
 80084b6:	60fb      	str	r3, [r7, #12]

    if (((uint32_t)hi2c->State & (uint32_t)HAL_I2C_STATE_LISTEN) != (uint32_t)HAL_I2C_STATE_LISTEN)
 80084b8:	687b      	ldr	r3, [r7, #4]
 80084ba:	2241      	movs	r2, #65	@ 0x41
 80084bc:	5c9b      	ldrb	r3, [r3, r2]
 80084be:	b2db      	uxtb	r3, r3
 80084c0:	001a      	movs	r2, r3
 80084c2:	2328      	movs	r3, #40	@ 0x28
 80084c4:	4013      	ands	r3, r2
 80084c6:	2b28      	cmp	r3, #40	@ 0x28
 80084c8:	d003      	beq.n	80084d2 <I2C_Disable_IRQ+0x3e>
    {
      /* Disable NACK and STOP interrupts */
      tmpisr |= I2C_IT_STOPI | I2C_IT_NACKI | I2C_IT_ERRI;
 80084ca:	68fb      	ldr	r3, [r7, #12]
 80084cc:	22b0      	movs	r2, #176	@ 0xb0
 80084ce:	4313      	orrs	r3, r2
 80084d0:	60fb      	str	r3, [r7, #12]
    }
  }

  if ((InterruptRequest & I2C_XFER_RX_IT) == I2C_XFER_RX_IT)
 80084d2:	1cbb      	adds	r3, r7, #2
 80084d4:	881b      	ldrh	r3, [r3, #0]
 80084d6:	2202      	movs	r2, #2
 80084d8:	4013      	ands	r3, r2
 80084da:	d010      	beq.n	80084fe <I2C_Disable_IRQ+0x6a>
  {
    /* Disable TC and RXI interrupts */
    tmpisr |= I2C_IT_TCI | I2C_IT_RXI;
 80084dc:	68fb      	ldr	r3, [r7, #12]
 80084de:	2244      	movs	r2, #68	@ 0x44
 80084e0:	4313      	orrs	r3, r2
 80084e2:	60fb      	str	r3, [r7, #12]

    if (((uint32_t)hi2c->State & (uint32_t)HAL_I2C_STATE_LISTEN) != (uint32_t)HAL_I2C_STATE_LISTEN)
 80084e4:	687b      	ldr	r3, [r7, #4]
 80084e6:	2241      	movs	r2, #65	@ 0x41
 80084e8:	5c9b      	ldrb	r3, [r3, r2]
 80084ea:	b2db      	uxtb	r3, r3
 80084ec:	001a      	movs	r2, r3
 80084ee:	2328      	movs	r3, #40	@ 0x28
 80084f0:	4013      	ands	r3, r2
 80084f2:	2b28      	cmp	r3, #40	@ 0x28
 80084f4:	d003      	beq.n	80084fe <I2C_Disable_IRQ+0x6a>
    {
      /* Disable NACK and STOP interrupts */
      tmpisr |= I2C_IT_STOPI | I2C_IT_NACKI | I2C_IT_ERRI;
 80084f6:	68fb      	ldr	r3, [r7, #12]
 80084f8:	22b0      	movs	r2, #176	@ 0xb0
 80084fa:	4313      	orrs	r3, r2
 80084fc:	60fb      	str	r3, [r7, #12]
    }
  }

  if ((InterruptRequest & I2C_XFER_LISTEN_IT) == I2C_XFER_LISTEN_IT)
 80084fe:	1cbb      	adds	r3, r7, #2
 8008500:	2200      	movs	r2, #0
 8008502:	5e9b      	ldrsh	r3, [r3, r2]
 8008504:	2b00      	cmp	r3, #0
 8008506:	da03      	bge.n	8008510 <I2C_Disable_IRQ+0x7c>
  {
    /* Disable ADDR, NACK and STOP interrupts */
    tmpisr |= I2C_IT_ADDRI | I2C_IT_STOPI | I2C_IT_NACKI | I2C_IT_ERRI;
 8008508:	68fb      	ldr	r3, [r7, #12]
 800850a:	22b8      	movs	r2, #184	@ 0xb8
 800850c:	4313      	orrs	r3, r2
 800850e:	60fb      	str	r3, [r7, #12]
  }

  if (InterruptRequest == I2C_XFER_ERROR_IT)
 8008510:	1cbb      	adds	r3, r7, #2
 8008512:	881b      	ldrh	r3, [r3, #0]
 8008514:	2b10      	cmp	r3, #16
 8008516:	d103      	bne.n	8008520 <I2C_Disable_IRQ+0x8c>
  {
    /* Enable ERR and NACK interrupts */
    tmpisr |= I2C_IT_ERRI | I2C_IT_NACKI;
 8008518:	68fb      	ldr	r3, [r7, #12]
 800851a:	2290      	movs	r2, #144	@ 0x90
 800851c:	4313      	orrs	r3, r2
 800851e:	60fb      	str	r3, [r7, #12]
  }

  if (InterruptRequest == I2C_XFER_CPLT_IT)
 8008520:	1cbb      	adds	r3, r7, #2
 8008522:	881b      	ldrh	r3, [r3, #0]
 8008524:	2b20      	cmp	r3, #32
 8008526:	d103      	bne.n	8008530 <I2C_Disable_IRQ+0x9c>
  {
    /* Enable STOP interrupts */
    tmpisr |= I2C_IT_STOPI;
 8008528:	68fb      	ldr	r3, [r7, #12]
 800852a:	2220      	movs	r2, #32
 800852c:	4313      	orrs	r3, r2
 800852e:	60fb      	str	r3, [r7, #12]
  }

  if (InterruptRequest == I2C_XFER_RELOAD_IT)
 8008530:	1cbb      	adds	r3, r7, #2
 8008532:	881b      	ldrh	r3, [r3, #0]
 8008534:	2b40      	cmp	r3, #64	@ 0x40
 8008536:	d103      	bne.n	8008540 <I2C_Disable_IRQ+0xac>
  {
    /* Enable TC interrupts */
    tmpisr |= I2C_IT_TCI;
 8008538:	68fb      	ldr	r3, [r7, #12]
 800853a:	2240      	movs	r2, #64	@ 0x40
 800853c:	4313      	orrs	r3, r2
 800853e:	60fb      	str	r3, [r7, #12]
  }

  /* Disable interrupts only at the end */
  /* to avoid a breaking situation like at "t" time */
  /* all disable interrupts request are not done */
  __HAL_I2C_DISABLE_IT(hi2c, tmpisr);
 8008540:	687b      	ldr	r3, [r7, #4]
 8008542:	681b      	ldr	r3, [r3, #0]
 8008544:	681a      	ldr	r2, [r3, #0]
 8008546:	68fb      	ldr	r3, [r7, #12]
 8008548:	43d9      	mvns	r1, r3
 800854a:	687b      	ldr	r3, [r7, #4]
 800854c:	681b      	ldr	r3, [r3, #0]
 800854e:	400a      	ands	r2, r1
 8008550:	601a      	str	r2, [r3, #0]
}
 8008552:	46c0      	nop			@ (mov r8, r8)
 8008554:	46bd      	mov	sp, r7
 8008556:	b004      	add	sp, #16
 8008558:	bd80      	pop	{r7, pc}
	...

0800855c <HAL_I2CEx_ConfigAnalogFilter>:
  *                the configuration information for the specified I2Cx peripheral.
  * @param  AnalogFilter New state of the Analog filter.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2CEx_ConfigAnalogFilter(I2C_HandleTypeDef *hi2c, uint32_t AnalogFilter)
{
 800855c:	b580      	push	{r7, lr}
 800855e:	b082      	sub	sp, #8
 8008560:	af00      	add	r7, sp, #0
 8008562:	6078      	str	r0, [r7, #4]
 8008564:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_I2C_ANALOG_FILTER(AnalogFilter));

  if (hi2c->State == HAL_I2C_STATE_READY)
 8008566:	687b      	ldr	r3, [r7, #4]
 8008568:	2241      	movs	r2, #65	@ 0x41
 800856a:	5c9b      	ldrb	r3, [r3, r2]
 800856c:	b2db      	uxtb	r3, r3
 800856e:	2b20      	cmp	r3, #32
 8008570:	d138      	bne.n	80085e4 <HAL_I2CEx_ConfigAnalogFilter+0x88>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 8008572:	687b      	ldr	r3, [r7, #4]
 8008574:	2240      	movs	r2, #64	@ 0x40
 8008576:	5c9b      	ldrb	r3, [r3, r2]
 8008578:	2b01      	cmp	r3, #1
 800857a:	d101      	bne.n	8008580 <HAL_I2CEx_ConfigAnalogFilter+0x24>
 800857c:	2302      	movs	r3, #2
 800857e:	e032      	b.n	80085e6 <HAL_I2CEx_ConfigAnalogFilter+0x8a>
 8008580:	687b      	ldr	r3, [r7, #4]
 8008582:	2240      	movs	r2, #64	@ 0x40
 8008584:	2101      	movs	r1, #1
 8008586:	5499      	strb	r1, [r3, r2]

    hi2c->State = HAL_I2C_STATE_BUSY;
 8008588:	687b      	ldr	r3, [r7, #4]
 800858a:	2241      	movs	r2, #65	@ 0x41
 800858c:	2124      	movs	r1, #36	@ 0x24
 800858e:	5499      	strb	r1, [r3, r2]

    /* Disable the selected I2C peripheral */
    __HAL_I2C_DISABLE(hi2c);
 8008590:	687b      	ldr	r3, [r7, #4]
 8008592:	681b      	ldr	r3, [r3, #0]
 8008594:	681a      	ldr	r2, [r3, #0]
 8008596:	687b      	ldr	r3, [r7, #4]
 8008598:	681b      	ldr	r3, [r3, #0]
 800859a:	2101      	movs	r1, #1
 800859c:	438a      	bics	r2, r1
 800859e:	601a      	str	r2, [r3, #0]

    /* Reset I2Cx ANOFF bit */
    hi2c->Instance->CR1 &= ~(I2C_CR1_ANFOFF);
 80085a0:	687b      	ldr	r3, [r7, #4]
 80085a2:	681b      	ldr	r3, [r3, #0]
 80085a4:	681a      	ldr	r2, [r3, #0]
 80085a6:	687b      	ldr	r3, [r7, #4]
 80085a8:	681b      	ldr	r3, [r3, #0]
 80085aa:	4911      	ldr	r1, [pc, #68]	@ (80085f0 <HAL_I2CEx_ConfigAnalogFilter+0x94>)
 80085ac:	400a      	ands	r2, r1
 80085ae:	601a      	str	r2, [r3, #0]

    /* Set analog filter bit*/
    hi2c->Instance->CR1 |= AnalogFilter;
 80085b0:	687b      	ldr	r3, [r7, #4]
 80085b2:	681b      	ldr	r3, [r3, #0]
 80085b4:	6819      	ldr	r1, [r3, #0]
 80085b6:	687b      	ldr	r3, [r7, #4]
 80085b8:	681b      	ldr	r3, [r3, #0]
 80085ba:	683a      	ldr	r2, [r7, #0]
 80085bc:	430a      	orrs	r2, r1
 80085be:	601a      	str	r2, [r3, #0]

    __HAL_I2C_ENABLE(hi2c);
 80085c0:	687b      	ldr	r3, [r7, #4]
 80085c2:	681b      	ldr	r3, [r3, #0]
 80085c4:	681a      	ldr	r2, [r3, #0]
 80085c6:	687b      	ldr	r3, [r7, #4]
 80085c8:	681b      	ldr	r3, [r3, #0]
 80085ca:	2101      	movs	r1, #1
 80085cc:	430a      	orrs	r2, r1
 80085ce:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 80085d0:	687b      	ldr	r3, [r7, #4]
 80085d2:	2241      	movs	r2, #65	@ 0x41
 80085d4:	2120      	movs	r1, #32
 80085d6:	5499      	strb	r1, [r3, r2]

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 80085d8:	687b      	ldr	r3, [r7, #4]
 80085da:	2240      	movs	r2, #64	@ 0x40
 80085dc:	2100      	movs	r1, #0
 80085de:	5499      	strb	r1, [r3, r2]

    return HAL_OK;
 80085e0:	2300      	movs	r3, #0
 80085e2:	e000      	b.n	80085e6 <HAL_I2CEx_ConfigAnalogFilter+0x8a>
  }
  else
  {
    return HAL_BUSY;
 80085e4:	2302      	movs	r3, #2
  }
}
 80085e6:	0018      	movs	r0, r3
 80085e8:	46bd      	mov	sp, r7
 80085ea:	b002      	add	sp, #8
 80085ec:	bd80      	pop	{r7, pc}
 80085ee:	46c0      	nop			@ (mov r8, r8)
 80085f0:	ffffefff 	.word	0xffffefff

080085f4 <HAL_I2CEx_ConfigDigitalFilter>:
  *                the configuration information for the specified I2Cx peripheral.
  * @param  DigitalFilter Coefficient of digital noise filter between Min_Data=0x00 and Max_Data=0x0F.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2CEx_ConfigDigitalFilter(I2C_HandleTypeDef *hi2c, uint32_t DigitalFilter)
{
 80085f4:	b580      	push	{r7, lr}
 80085f6:	b084      	sub	sp, #16
 80085f8:	af00      	add	r7, sp, #0
 80085fa:	6078      	str	r0, [r7, #4]
 80085fc:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_I2C_DIGITAL_FILTER(DigitalFilter));

  if (hi2c->State == HAL_I2C_STATE_READY)
 80085fe:	687b      	ldr	r3, [r7, #4]
 8008600:	2241      	movs	r2, #65	@ 0x41
 8008602:	5c9b      	ldrb	r3, [r3, r2]
 8008604:	b2db      	uxtb	r3, r3
 8008606:	2b20      	cmp	r3, #32
 8008608:	d139      	bne.n	800867e <HAL_I2CEx_ConfigDigitalFilter+0x8a>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 800860a:	687b      	ldr	r3, [r7, #4]
 800860c:	2240      	movs	r2, #64	@ 0x40
 800860e:	5c9b      	ldrb	r3, [r3, r2]
 8008610:	2b01      	cmp	r3, #1
 8008612:	d101      	bne.n	8008618 <HAL_I2CEx_ConfigDigitalFilter+0x24>
 8008614:	2302      	movs	r3, #2
 8008616:	e033      	b.n	8008680 <HAL_I2CEx_ConfigDigitalFilter+0x8c>
 8008618:	687b      	ldr	r3, [r7, #4]
 800861a:	2240      	movs	r2, #64	@ 0x40
 800861c:	2101      	movs	r1, #1
 800861e:	5499      	strb	r1, [r3, r2]

    hi2c->State = HAL_I2C_STATE_BUSY;
 8008620:	687b      	ldr	r3, [r7, #4]
 8008622:	2241      	movs	r2, #65	@ 0x41
 8008624:	2124      	movs	r1, #36	@ 0x24
 8008626:	5499      	strb	r1, [r3, r2]

    /* Disable the selected I2C peripheral */
    __HAL_I2C_DISABLE(hi2c);
 8008628:	687b      	ldr	r3, [r7, #4]
 800862a:	681b      	ldr	r3, [r3, #0]
 800862c:	681a      	ldr	r2, [r3, #0]
 800862e:	687b      	ldr	r3, [r7, #4]
 8008630:	681b      	ldr	r3, [r3, #0]
 8008632:	2101      	movs	r1, #1
 8008634:	438a      	bics	r2, r1
 8008636:	601a      	str	r2, [r3, #0]

    /* Get the old register value */
    tmpreg = hi2c->Instance->CR1;
 8008638:	687b      	ldr	r3, [r7, #4]
 800863a:	681b      	ldr	r3, [r3, #0]
 800863c:	681b      	ldr	r3, [r3, #0]
 800863e:	60fb      	str	r3, [r7, #12]

    /* Reset I2Cx DNF bits [11:8] */
    tmpreg &= ~(I2C_CR1_DNF);
 8008640:	68fb      	ldr	r3, [r7, #12]
 8008642:	4a11      	ldr	r2, [pc, #68]	@ (8008688 <HAL_I2CEx_ConfigDigitalFilter+0x94>)
 8008644:	4013      	ands	r3, r2
 8008646:	60fb      	str	r3, [r7, #12]

    /* Set I2Cx DNF coefficient */
    tmpreg |= DigitalFilter << 8U;
 8008648:	683b      	ldr	r3, [r7, #0]
 800864a:	021b      	lsls	r3, r3, #8
 800864c:	68fa      	ldr	r2, [r7, #12]
 800864e:	4313      	orrs	r3, r2
 8008650:	60fb      	str	r3, [r7, #12]

    /* Store the new register value */
    hi2c->Instance->CR1 = tmpreg;
 8008652:	687b      	ldr	r3, [r7, #4]
 8008654:	681b      	ldr	r3, [r3, #0]
 8008656:	68fa      	ldr	r2, [r7, #12]
 8008658:	601a      	str	r2, [r3, #0]

    __HAL_I2C_ENABLE(hi2c);
 800865a:	687b      	ldr	r3, [r7, #4]
 800865c:	681b      	ldr	r3, [r3, #0]
 800865e:	681a      	ldr	r2, [r3, #0]
 8008660:	687b      	ldr	r3, [r7, #4]
 8008662:	681b      	ldr	r3, [r3, #0]
 8008664:	2101      	movs	r1, #1
 8008666:	430a      	orrs	r2, r1
 8008668:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 800866a:	687b      	ldr	r3, [r7, #4]
 800866c:	2241      	movs	r2, #65	@ 0x41
 800866e:	2120      	movs	r1, #32
 8008670:	5499      	strb	r1, [r3, r2]

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8008672:	687b      	ldr	r3, [r7, #4]
 8008674:	2240      	movs	r2, #64	@ 0x40
 8008676:	2100      	movs	r1, #0
 8008678:	5499      	strb	r1, [r3, r2]

    return HAL_OK;
 800867a:	2300      	movs	r3, #0
 800867c:	e000      	b.n	8008680 <HAL_I2CEx_ConfigDigitalFilter+0x8c>
  }
  else
  {
    return HAL_BUSY;
 800867e:	2302      	movs	r3, #2
  }
}
 8008680:	0018      	movs	r0, r3
 8008682:	46bd      	mov	sp, r7
 8008684:	b004      	add	sp, #16
 8008686:	bd80      	pop	{r7, pc}
 8008688:	fffff0ff 	.word	0xfffff0ff

0800868c <HAL_PWREx_ControlVoltageScaling>:
  *        cleared before returning the status. If the flag is not cleared within
  *        6 microseconds, HAL_TIMEOUT status is reported.
  * @retval HAL Status
  */
HAL_StatusTypeDef HAL_PWREx_ControlVoltageScaling(uint32_t VoltageScaling)
{
 800868c:	b580      	push	{r7, lr}
 800868e:	b084      	sub	sp, #16
 8008690:	af00      	add	r7, sp, #0
 8008692:	6078      	str	r0, [r7, #4]
  uint32_t wait_loop_index;

  assert_param(IS_PWR_VOLTAGE_SCALING_RANGE(VoltageScaling));

  /* Modify voltage scaling range */
  MODIFY_REG(PWR->CR1, PWR_CR1_VOS, VoltageScaling);
 8008694:	4b19      	ldr	r3, [pc, #100]	@ (80086fc <HAL_PWREx_ControlVoltageScaling+0x70>)
 8008696:	681b      	ldr	r3, [r3, #0]
 8008698:	4a19      	ldr	r2, [pc, #100]	@ (8008700 <HAL_PWREx_ControlVoltageScaling+0x74>)
 800869a:	4013      	ands	r3, r2
 800869c:	0019      	movs	r1, r3
 800869e:	4b17      	ldr	r3, [pc, #92]	@ (80086fc <HAL_PWREx_ControlVoltageScaling+0x70>)
 80086a0:	687a      	ldr	r2, [r7, #4]
 80086a2:	430a      	orrs	r2, r1
 80086a4:	601a      	str	r2, [r3, #0]

  /* In case of Range 1 selected, we need to ensure that main regulator reaches new value */
  if (VoltageScaling == PWR_REGULATOR_VOLTAGE_SCALE1)
 80086a6:	687a      	ldr	r2, [r7, #4]
 80086a8:	2380      	movs	r3, #128	@ 0x80
 80086aa:	009b      	lsls	r3, r3, #2
 80086ac:	429a      	cmp	r2, r3
 80086ae:	d11f      	bne.n	80086f0 <HAL_PWREx_ControlVoltageScaling+0x64>
  {
    /* Set timeout value */
    wait_loop_index = ((PWR_VOSF_SETTING_DELAY_6_US * SystemCoreClock) / 1000000U) + 1U;
 80086b0:	4b14      	ldr	r3, [pc, #80]	@ (8008704 <HAL_PWREx_ControlVoltageScaling+0x78>)
 80086b2:	681a      	ldr	r2, [r3, #0]
 80086b4:	0013      	movs	r3, r2
 80086b6:	005b      	lsls	r3, r3, #1
 80086b8:	189b      	adds	r3, r3, r2
 80086ba:	005b      	lsls	r3, r3, #1
 80086bc:	4912      	ldr	r1, [pc, #72]	@ (8008708 <HAL_PWREx_ControlVoltageScaling+0x7c>)
 80086be:	0018      	movs	r0, r3
 80086c0:	f7f7 fd3a 	bl	8000138 <__udivsi3>
 80086c4:	0003      	movs	r3, r0
 80086c6:	3301      	adds	r3, #1
 80086c8:	60fb      	str	r3, [r7, #12]

    /* Wait until VOSF is reset */
    while (HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF))
 80086ca:	e008      	b.n	80086de <HAL_PWREx_ControlVoltageScaling+0x52>
    {
      if (wait_loop_index != 0U)
 80086cc:	68fb      	ldr	r3, [r7, #12]
 80086ce:	2b00      	cmp	r3, #0
 80086d0:	d003      	beq.n	80086da <HAL_PWREx_ControlVoltageScaling+0x4e>
      {
        wait_loop_index--;
 80086d2:	68fb      	ldr	r3, [r7, #12]
 80086d4:	3b01      	subs	r3, #1
 80086d6:	60fb      	str	r3, [r7, #12]
 80086d8:	e001      	b.n	80086de <HAL_PWREx_ControlVoltageScaling+0x52>
      }
      else
      {
        return HAL_TIMEOUT;
 80086da:	2303      	movs	r3, #3
 80086dc:	e009      	b.n	80086f2 <HAL_PWREx_ControlVoltageScaling+0x66>
    while (HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF))
 80086de:	4b07      	ldr	r3, [pc, #28]	@ (80086fc <HAL_PWREx_ControlVoltageScaling+0x70>)
 80086e0:	695a      	ldr	r2, [r3, #20]
 80086e2:	2380      	movs	r3, #128	@ 0x80
 80086e4:	00db      	lsls	r3, r3, #3
 80086e6:	401a      	ands	r2, r3
 80086e8:	2380      	movs	r3, #128	@ 0x80
 80086ea:	00db      	lsls	r3, r3, #3
 80086ec:	429a      	cmp	r2, r3
 80086ee:	d0ed      	beq.n	80086cc <HAL_PWREx_ControlVoltageScaling+0x40>
      }
    }
  }

  return HAL_OK;
 80086f0:	2300      	movs	r3, #0
}
 80086f2:	0018      	movs	r0, r3
 80086f4:	46bd      	mov	sp, r7
 80086f6:	b004      	add	sp, #16
 80086f8:	bd80      	pop	{r7, pc}
 80086fa:	46c0      	nop			@ (mov r8, r8)
 80086fc:	40007000 	.word	0x40007000
 8008700:	fffff9ff 	.word	0xfffff9ff
 8008704:	20000010 	.word	0x20000010
 8008708:	000f4240 	.word	0x000f4240

0800870c <LL_RCC_GetAPB1Prescaler>:
  *         @arg @ref LL_RCC_APB1_DIV_4
  *         @arg @ref LL_RCC_APB1_DIV_8
  *         @arg @ref LL_RCC_APB1_DIV_16
  */
__STATIC_INLINE uint32_t LL_RCC_GetAPB1Prescaler(void)
{
 800870c:	b580      	push	{r7, lr}
 800870e:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(RCC->CFGR, RCC_CFGR_PPRE));
 8008710:	4b03      	ldr	r3, [pc, #12]	@ (8008720 <LL_RCC_GetAPB1Prescaler+0x14>)
 8008712:	689a      	ldr	r2, [r3, #8]
 8008714:	23e0      	movs	r3, #224	@ 0xe0
 8008716:	01db      	lsls	r3, r3, #7
 8008718:	4013      	ands	r3, r2
}
 800871a:	0018      	movs	r0, r3
 800871c:	46bd      	mov	sp, r7
 800871e:	bd80      	pop	{r7, pc}
 8008720:	40021000 	.word	0x40021000

08008724 <HAL_RCC_OscConfig>:
  *         supported by this function. User should request a transition to LSE Off
  *         first and then to LSE On or LSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8008724:	b580      	push	{r7, lr}
 8008726:	b088      	sub	sp, #32
 8008728:	af00      	add	r7, sp, #0
 800872a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t temp_sysclksrc;
  uint32_t temp_pllckcfg;

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 800872c:	687b      	ldr	r3, [r7, #4]
 800872e:	2b00      	cmp	r3, #0
 8008730:	d101      	bne.n	8008736 <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 8008732:	2301      	movs	r3, #1
 8008734:	e2f3      	b.n	8008d1e <HAL_RCC_OscConfig+0x5fa>

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8008736:	687b      	ldr	r3, [r7, #4]
 8008738:	681b      	ldr	r3, [r3, #0]
 800873a:	2201      	movs	r2, #1
 800873c:	4013      	ands	r3, r2
 800873e:	d100      	bne.n	8008742 <HAL_RCC_OscConfig+0x1e>
 8008740:	e07c      	b.n	800883c <HAL_RCC_OscConfig+0x118>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 8008742:	4bc3      	ldr	r3, [pc, #780]	@ (8008a50 <HAL_RCC_OscConfig+0x32c>)
 8008744:	689b      	ldr	r3, [r3, #8]
 8008746:	2238      	movs	r2, #56	@ 0x38
 8008748:	4013      	ands	r3, r2
 800874a:	61bb      	str	r3, [r7, #24]
    temp_pllckcfg = __HAL_RCC_GET_PLL_OSCSOURCE();
 800874c:	4bc0      	ldr	r3, [pc, #768]	@ (8008a50 <HAL_RCC_OscConfig+0x32c>)
 800874e:	68db      	ldr	r3, [r3, #12]
 8008750:	2203      	movs	r2, #3
 8008752:	4013      	ands	r3, r2
 8008754:	617b      	str	r3, [r7, #20]

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if (((temp_sysclksrc == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (temp_pllckcfg == RCC_PLLSOURCE_HSE))
 8008756:	69bb      	ldr	r3, [r7, #24]
 8008758:	2b10      	cmp	r3, #16
 800875a:	d102      	bne.n	8008762 <HAL_RCC_OscConfig+0x3e>
 800875c:	697b      	ldr	r3, [r7, #20]
 800875e:	2b03      	cmp	r3, #3
 8008760:	d002      	beq.n	8008768 <HAL_RCC_OscConfig+0x44>
        || (temp_sysclksrc == RCC_SYSCLKSOURCE_STATUS_HSE))
 8008762:	69bb      	ldr	r3, [r7, #24]
 8008764:	2b08      	cmp	r3, #8
 8008766:	d10b      	bne.n	8008780 <HAL_RCC_OscConfig+0x5c>
    {
      if ((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8008768:	4bb9      	ldr	r3, [pc, #740]	@ (8008a50 <HAL_RCC_OscConfig+0x32c>)
 800876a:	681a      	ldr	r2, [r3, #0]
 800876c:	2380      	movs	r3, #128	@ 0x80
 800876e:	029b      	lsls	r3, r3, #10
 8008770:	4013      	ands	r3, r2
 8008772:	d062      	beq.n	800883a <HAL_RCC_OscConfig+0x116>
 8008774:	687b      	ldr	r3, [r7, #4]
 8008776:	685b      	ldr	r3, [r3, #4]
 8008778:	2b00      	cmp	r3, #0
 800877a:	d15e      	bne.n	800883a <HAL_RCC_OscConfig+0x116>
      {
        return HAL_ERROR;
 800877c:	2301      	movs	r3, #1
 800877e:	e2ce      	b.n	8008d1e <HAL_RCC_OscConfig+0x5fa>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8008780:	687b      	ldr	r3, [r7, #4]
 8008782:	685a      	ldr	r2, [r3, #4]
 8008784:	2380      	movs	r3, #128	@ 0x80
 8008786:	025b      	lsls	r3, r3, #9
 8008788:	429a      	cmp	r2, r3
 800878a:	d107      	bne.n	800879c <HAL_RCC_OscConfig+0x78>
 800878c:	4bb0      	ldr	r3, [pc, #704]	@ (8008a50 <HAL_RCC_OscConfig+0x32c>)
 800878e:	681a      	ldr	r2, [r3, #0]
 8008790:	4baf      	ldr	r3, [pc, #700]	@ (8008a50 <HAL_RCC_OscConfig+0x32c>)
 8008792:	2180      	movs	r1, #128	@ 0x80
 8008794:	0249      	lsls	r1, r1, #9
 8008796:	430a      	orrs	r2, r1
 8008798:	601a      	str	r2, [r3, #0]
 800879a:	e020      	b.n	80087de <HAL_RCC_OscConfig+0xba>
 800879c:	687b      	ldr	r3, [r7, #4]
 800879e:	685a      	ldr	r2, [r3, #4]
 80087a0:	23a0      	movs	r3, #160	@ 0xa0
 80087a2:	02db      	lsls	r3, r3, #11
 80087a4:	429a      	cmp	r2, r3
 80087a6:	d10e      	bne.n	80087c6 <HAL_RCC_OscConfig+0xa2>
 80087a8:	4ba9      	ldr	r3, [pc, #676]	@ (8008a50 <HAL_RCC_OscConfig+0x32c>)
 80087aa:	681a      	ldr	r2, [r3, #0]
 80087ac:	4ba8      	ldr	r3, [pc, #672]	@ (8008a50 <HAL_RCC_OscConfig+0x32c>)
 80087ae:	2180      	movs	r1, #128	@ 0x80
 80087b0:	02c9      	lsls	r1, r1, #11
 80087b2:	430a      	orrs	r2, r1
 80087b4:	601a      	str	r2, [r3, #0]
 80087b6:	4ba6      	ldr	r3, [pc, #664]	@ (8008a50 <HAL_RCC_OscConfig+0x32c>)
 80087b8:	681a      	ldr	r2, [r3, #0]
 80087ba:	4ba5      	ldr	r3, [pc, #660]	@ (8008a50 <HAL_RCC_OscConfig+0x32c>)
 80087bc:	2180      	movs	r1, #128	@ 0x80
 80087be:	0249      	lsls	r1, r1, #9
 80087c0:	430a      	orrs	r2, r1
 80087c2:	601a      	str	r2, [r3, #0]
 80087c4:	e00b      	b.n	80087de <HAL_RCC_OscConfig+0xba>
 80087c6:	4ba2      	ldr	r3, [pc, #648]	@ (8008a50 <HAL_RCC_OscConfig+0x32c>)
 80087c8:	681a      	ldr	r2, [r3, #0]
 80087ca:	4ba1      	ldr	r3, [pc, #644]	@ (8008a50 <HAL_RCC_OscConfig+0x32c>)
 80087cc:	49a1      	ldr	r1, [pc, #644]	@ (8008a54 <HAL_RCC_OscConfig+0x330>)
 80087ce:	400a      	ands	r2, r1
 80087d0:	601a      	str	r2, [r3, #0]
 80087d2:	4b9f      	ldr	r3, [pc, #636]	@ (8008a50 <HAL_RCC_OscConfig+0x32c>)
 80087d4:	681a      	ldr	r2, [r3, #0]
 80087d6:	4b9e      	ldr	r3, [pc, #632]	@ (8008a50 <HAL_RCC_OscConfig+0x32c>)
 80087d8:	499f      	ldr	r1, [pc, #636]	@ (8008a58 <HAL_RCC_OscConfig+0x334>)
 80087da:	400a      	ands	r2, r1
 80087dc:	601a      	str	r2, [r3, #0]

      /* Check the HSE State */
      if (RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 80087de:	687b      	ldr	r3, [r7, #4]
 80087e0:	685b      	ldr	r3, [r3, #4]
 80087e2:	2b00      	cmp	r3, #0
 80087e4:	d014      	beq.n	8008810 <HAL_RCC_OscConfig+0xec>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80087e6:	f7fc fd83 	bl	80052f0 <HAL_GetTick>
 80087ea:	0003      	movs	r3, r0
 80087ec:	613b      	str	r3, [r7, #16]

        /* Wait till HSE is ready */
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 80087ee:	e008      	b.n	8008802 <HAL_RCC_OscConfig+0xde>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 80087f0:	f7fc fd7e 	bl	80052f0 <HAL_GetTick>
 80087f4:	0002      	movs	r2, r0
 80087f6:	693b      	ldr	r3, [r7, #16]
 80087f8:	1ad3      	subs	r3, r2, r3
 80087fa:	2b64      	cmp	r3, #100	@ 0x64
 80087fc:	d901      	bls.n	8008802 <HAL_RCC_OscConfig+0xde>
          {
            return HAL_TIMEOUT;
 80087fe:	2303      	movs	r3, #3
 8008800:	e28d      	b.n	8008d1e <HAL_RCC_OscConfig+0x5fa>
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8008802:	4b93      	ldr	r3, [pc, #588]	@ (8008a50 <HAL_RCC_OscConfig+0x32c>)
 8008804:	681a      	ldr	r2, [r3, #0]
 8008806:	2380      	movs	r3, #128	@ 0x80
 8008808:	029b      	lsls	r3, r3, #10
 800880a:	4013      	ands	r3, r2
 800880c:	d0f0      	beq.n	80087f0 <HAL_RCC_OscConfig+0xcc>
 800880e:	e015      	b.n	800883c <HAL_RCC_OscConfig+0x118>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8008810:	f7fc fd6e 	bl	80052f0 <HAL_GetTick>
 8008814:	0003      	movs	r3, r0
 8008816:	613b      	str	r3, [r7, #16]

        /* Wait till HSE is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 8008818:	e008      	b.n	800882c <HAL_RCC_OscConfig+0x108>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 800881a:	f7fc fd69 	bl	80052f0 <HAL_GetTick>
 800881e:	0002      	movs	r2, r0
 8008820:	693b      	ldr	r3, [r7, #16]
 8008822:	1ad3      	subs	r3, r2, r3
 8008824:	2b64      	cmp	r3, #100	@ 0x64
 8008826:	d901      	bls.n	800882c <HAL_RCC_OscConfig+0x108>
          {
            return HAL_TIMEOUT;
 8008828:	2303      	movs	r3, #3
 800882a:	e278      	b.n	8008d1e <HAL_RCC_OscConfig+0x5fa>
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 800882c:	4b88      	ldr	r3, [pc, #544]	@ (8008a50 <HAL_RCC_OscConfig+0x32c>)
 800882e:	681a      	ldr	r2, [r3, #0]
 8008830:	2380      	movs	r3, #128	@ 0x80
 8008832:	029b      	lsls	r3, r3, #10
 8008834:	4013      	ands	r3, r2
 8008836:	d1f0      	bne.n	800881a <HAL_RCC_OscConfig+0xf6>
 8008838:	e000      	b.n	800883c <HAL_RCC_OscConfig+0x118>
      if ((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 800883a:	46c0      	nop			@ (mov r8, r8)
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 800883c:	687b      	ldr	r3, [r7, #4]
 800883e:	681b      	ldr	r3, [r3, #0]
 8008840:	2202      	movs	r2, #2
 8008842:	4013      	ands	r3, r2
 8008844:	d100      	bne.n	8008848 <HAL_RCC_OscConfig+0x124>
 8008846:	e099      	b.n	800897c <HAL_RCC_OscConfig+0x258>
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_HSI_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));
    assert_param(IS_RCC_HSIDIV(RCC_OscInitStruct->HSIDiv));

    /* Check if HSI16 is used as system clock or as PLL source when PLL is selected as system clock */
    temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 8008848:	4b81      	ldr	r3, [pc, #516]	@ (8008a50 <HAL_RCC_OscConfig+0x32c>)
 800884a:	689b      	ldr	r3, [r3, #8]
 800884c:	2238      	movs	r2, #56	@ 0x38
 800884e:	4013      	ands	r3, r2
 8008850:	61bb      	str	r3, [r7, #24]
    temp_pllckcfg = __HAL_RCC_GET_PLL_OSCSOURCE();
 8008852:	4b7f      	ldr	r3, [pc, #508]	@ (8008a50 <HAL_RCC_OscConfig+0x32c>)
 8008854:	68db      	ldr	r3, [r3, #12]
 8008856:	2203      	movs	r2, #3
 8008858:	4013      	ands	r3, r2
 800885a:	617b      	str	r3, [r7, #20]
    if (((temp_sysclksrc == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (temp_pllckcfg == RCC_PLLSOURCE_HSI))
 800885c:	69bb      	ldr	r3, [r7, #24]
 800885e:	2b10      	cmp	r3, #16
 8008860:	d102      	bne.n	8008868 <HAL_RCC_OscConfig+0x144>
 8008862:	697b      	ldr	r3, [r7, #20]
 8008864:	2b02      	cmp	r3, #2
 8008866:	d002      	beq.n	800886e <HAL_RCC_OscConfig+0x14a>
        || (temp_sysclksrc == RCC_SYSCLKSOURCE_STATUS_HSI))
 8008868:	69bb      	ldr	r3, [r7, #24]
 800886a:	2b00      	cmp	r3, #0
 800886c:	d135      	bne.n	80088da <HAL_RCC_OscConfig+0x1b6>
    {
      /* When HSI is used as system clock or as PLL input clock it can not be disabled */
      if ((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 800886e:	4b78      	ldr	r3, [pc, #480]	@ (8008a50 <HAL_RCC_OscConfig+0x32c>)
 8008870:	681a      	ldr	r2, [r3, #0]
 8008872:	2380      	movs	r3, #128	@ 0x80
 8008874:	00db      	lsls	r3, r3, #3
 8008876:	4013      	ands	r3, r2
 8008878:	d005      	beq.n	8008886 <HAL_RCC_OscConfig+0x162>
 800887a:	687b      	ldr	r3, [r7, #4]
 800887c:	68db      	ldr	r3, [r3, #12]
 800887e:	2b00      	cmp	r3, #0
 8008880:	d101      	bne.n	8008886 <HAL_RCC_OscConfig+0x162>
      {
        return HAL_ERROR;
 8008882:	2301      	movs	r3, #1
 8008884:	e24b      	b.n	8008d1e <HAL_RCC_OscConfig+0x5fa>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8008886:	4b72      	ldr	r3, [pc, #456]	@ (8008a50 <HAL_RCC_OscConfig+0x32c>)
 8008888:	685b      	ldr	r3, [r3, #4]
 800888a:	4a74      	ldr	r2, [pc, #464]	@ (8008a5c <HAL_RCC_OscConfig+0x338>)
 800888c:	4013      	ands	r3, r2
 800888e:	0019      	movs	r1, r3
 8008890:	687b      	ldr	r3, [r7, #4]
 8008892:	695b      	ldr	r3, [r3, #20]
 8008894:	021a      	lsls	r2, r3, #8
 8008896:	4b6e      	ldr	r3, [pc, #440]	@ (8008a50 <HAL_RCC_OscConfig+0x32c>)
 8008898:	430a      	orrs	r2, r1
 800889a:	605a      	str	r2, [r3, #4]

        if (temp_sysclksrc == RCC_SYSCLKSOURCE_STATUS_HSI)
 800889c:	69bb      	ldr	r3, [r7, #24]
 800889e:	2b00      	cmp	r3, #0
 80088a0:	d112      	bne.n	80088c8 <HAL_RCC_OscConfig+0x1a4>
        {
          /* Adjust the HSI16 division factor */
          __HAL_RCC_HSI_CONFIG(RCC_OscInitStruct->HSIDiv);
 80088a2:	4b6b      	ldr	r3, [pc, #428]	@ (8008a50 <HAL_RCC_OscConfig+0x32c>)
 80088a4:	681b      	ldr	r3, [r3, #0]
 80088a6:	4a6e      	ldr	r2, [pc, #440]	@ (8008a60 <HAL_RCC_OscConfig+0x33c>)
 80088a8:	4013      	ands	r3, r2
 80088aa:	0019      	movs	r1, r3
 80088ac:	687b      	ldr	r3, [r7, #4]
 80088ae:	691a      	ldr	r2, [r3, #16]
 80088b0:	4b67      	ldr	r3, [pc, #412]	@ (8008a50 <HAL_RCC_OscConfig+0x32c>)
 80088b2:	430a      	orrs	r2, r1
 80088b4:	601a      	str	r2, [r3, #0]

          /* Update the SystemCoreClock global variable with HSISYS value  */
          SystemCoreClock = (HSI_VALUE / (1UL << ((READ_BIT(RCC->CR, RCC_CR_HSIDIV)) >> RCC_CR_HSIDIV_Pos)));
 80088b6:	4b66      	ldr	r3, [pc, #408]	@ (8008a50 <HAL_RCC_OscConfig+0x32c>)
 80088b8:	681b      	ldr	r3, [r3, #0]
 80088ba:	0adb      	lsrs	r3, r3, #11
 80088bc:	2207      	movs	r2, #7
 80088be:	4013      	ands	r3, r2
 80088c0:	4a68      	ldr	r2, [pc, #416]	@ (8008a64 <HAL_RCC_OscConfig+0x340>)
 80088c2:	40da      	lsrs	r2, r3
 80088c4:	4b68      	ldr	r3, [pc, #416]	@ (8008a68 <HAL_RCC_OscConfig+0x344>)
 80088c6:	601a      	str	r2, [r3, #0]
        }

        /* Adapt Systick interrupt period */
        if (HAL_InitTick(uwTickPrio) != HAL_OK)
 80088c8:	4b68      	ldr	r3, [pc, #416]	@ (8008a6c <HAL_RCC_OscConfig+0x348>)
 80088ca:	681b      	ldr	r3, [r3, #0]
 80088cc:	0018      	movs	r0, r3
 80088ce:	f7fc fcb3 	bl	8005238 <HAL_InitTick>
 80088d2:	1e03      	subs	r3, r0, #0
 80088d4:	d051      	beq.n	800897a <HAL_RCC_OscConfig+0x256>
        {
          return HAL_ERROR;
 80088d6:	2301      	movs	r3, #1
 80088d8:	e221      	b.n	8008d1e <HAL_RCC_OscConfig+0x5fa>
      }
    }
    else
    {
      /* Check the HSI State */
      if (RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 80088da:	687b      	ldr	r3, [r7, #4]
 80088dc:	68db      	ldr	r3, [r3, #12]
 80088de:	2b00      	cmp	r3, #0
 80088e0:	d030      	beq.n	8008944 <HAL_RCC_OscConfig+0x220>
      {
        /* Configure the HSI16 division factor */
        __HAL_RCC_HSI_CONFIG(RCC_OscInitStruct->HSIDiv);
 80088e2:	4b5b      	ldr	r3, [pc, #364]	@ (8008a50 <HAL_RCC_OscConfig+0x32c>)
 80088e4:	681b      	ldr	r3, [r3, #0]
 80088e6:	4a5e      	ldr	r2, [pc, #376]	@ (8008a60 <HAL_RCC_OscConfig+0x33c>)
 80088e8:	4013      	ands	r3, r2
 80088ea:	0019      	movs	r1, r3
 80088ec:	687b      	ldr	r3, [r7, #4]
 80088ee:	691a      	ldr	r2, [r3, #16]
 80088f0:	4b57      	ldr	r3, [pc, #348]	@ (8008a50 <HAL_RCC_OscConfig+0x32c>)
 80088f2:	430a      	orrs	r2, r1
 80088f4:	601a      	str	r2, [r3, #0]

        /* Enable the Internal High Speed oscillator (HSI16). */
        __HAL_RCC_HSI_ENABLE();
 80088f6:	4b56      	ldr	r3, [pc, #344]	@ (8008a50 <HAL_RCC_OscConfig+0x32c>)
 80088f8:	681a      	ldr	r2, [r3, #0]
 80088fa:	4b55      	ldr	r3, [pc, #340]	@ (8008a50 <HAL_RCC_OscConfig+0x32c>)
 80088fc:	2180      	movs	r1, #128	@ 0x80
 80088fe:	0049      	lsls	r1, r1, #1
 8008900:	430a      	orrs	r2, r1
 8008902:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8008904:	f7fc fcf4 	bl	80052f0 <HAL_GetTick>
 8008908:	0003      	movs	r3, r0
 800890a:	613b      	str	r3, [r7, #16]

        /* Wait till HSI is ready */
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 800890c:	e008      	b.n	8008920 <HAL_RCC_OscConfig+0x1fc>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 800890e:	f7fc fcef 	bl	80052f0 <HAL_GetTick>
 8008912:	0002      	movs	r2, r0
 8008914:	693b      	ldr	r3, [r7, #16]
 8008916:	1ad3      	subs	r3, r2, r3
 8008918:	2b02      	cmp	r3, #2
 800891a:	d901      	bls.n	8008920 <HAL_RCC_OscConfig+0x1fc>
          {
            return HAL_TIMEOUT;
 800891c:	2303      	movs	r3, #3
 800891e:	e1fe      	b.n	8008d1e <HAL_RCC_OscConfig+0x5fa>
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8008920:	4b4b      	ldr	r3, [pc, #300]	@ (8008a50 <HAL_RCC_OscConfig+0x32c>)
 8008922:	681a      	ldr	r2, [r3, #0]
 8008924:	2380      	movs	r3, #128	@ 0x80
 8008926:	00db      	lsls	r3, r3, #3
 8008928:	4013      	ands	r3, r2
 800892a:	d0f0      	beq.n	800890e <HAL_RCC_OscConfig+0x1ea>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 800892c:	4b48      	ldr	r3, [pc, #288]	@ (8008a50 <HAL_RCC_OscConfig+0x32c>)
 800892e:	685b      	ldr	r3, [r3, #4]
 8008930:	4a4a      	ldr	r2, [pc, #296]	@ (8008a5c <HAL_RCC_OscConfig+0x338>)
 8008932:	4013      	ands	r3, r2
 8008934:	0019      	movs	r1, r3
 8008936:	687b      	ldr	r3, [r7, #4]
 8008938:	695b      	ldr	r3, [r3, #20]
 800893a:	021a      	lsls	r2, r3, #8
 800893c:	4b44      	ldr	r3, [pc, #272]	@ (8008a50 <HAL_RCC_OscConfig+0x32c>)
 800893e:	430a      	orrs	r2, r1
 8008940:	605a      	str	r2, [r3, #4]
 8008942:	e01b      	b.n	800897c <HAL_RCC_OscConfig+0x258>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI16). */
        __HAL_RCC_HSI_DISABLE();
 8008944:	4b42      	ldr	r3, [pc, #264]	@ (8008a50 <HAL_RCC_OscConfig+0x32c>)
 8008946:	681a      	ldr	r2, [r3, #0]
 8008948:	4b41      	ldr	r3, [pc, #260]	@ (8008a50 <HAL_RCC_OscConfig+0x32c>)
 800894a:	4949      	ldr	r1, [pc, #292]	@ (8008a70 <HAL_RCC_OscConfig+0x34c>)
 800894c:	400a      	ands	r2, r1
 800894e:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8008950:	f7fc fcce 	bl	80052f0 <HAL_GetTick>
 8008954:	0003      	movs	r3, r0
 8008956:	613b      	str	r3, [r7, #16]

        /* Wait till HSI is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 8008958:	e008      	b.n	800896c <HAL_RCC_OscConfig+0x248>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 800895a:	f7fc fcc9 	bl	80052f0 <HAL_GetTick>
 800895e:	0002      	movs	r2, r0
 8008960:	693b      	ldr	r3, [r7, #16]
 8008962:	1ad3      	subs	r3, r2, r3
 8008964:	2b02      	cmp	r3, #2
 8008966:	d901      	bls.n	800896c <HAL_RCC_OscConfig+0x248>
          {
            return HAL_TIMEOUT;
 8008968:	2303      	movs	r3, #3
 800896a:	e1d8      	b.n	8008d1e <HAL_RCC_OscConfig+0x5fa>
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 800896c:	4b38      	ldr	r3, [pc, #224]	@ (8008a50 <HAL_RCC_OscConfig+0x32c>)
 800896e:	681a      	ldr	r2, [r3, #0]
 8008970:	2380      	movs	r3, #128	@ 0x80
 8008972:	00db      	lsls	r3, r3, #3
 8008974:	4013      	ands	r3, r2
 8008976:	d1f0      	bne.n	800895a <HAL_RCC_OscConfig+0x236>
 8008978:	e000      	b.n	800897c <HAL_RCC_OscConfig+0x258>
      if ((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 800897a:	46c0      	nop			@ (mov r8, r8)
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 800897c:	687b      	ldr	r3, [r7, #4]
 800897e:	681b      	ldr	r3, [r3, #0]
 8008980:	2208      	movs	r2, #8
 8008982:	4013      	ands	r3, r2
 8008984:	d047      	beq.n	8008a16 <HAL_RCC_OscConfig+0x2f2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check if LSI is used as system clock */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_LSI)
 8008986:	4b32      	ldr	r3, [pc, #200]	@ (8008a50 <HAL_RCC_OscConfig+0x32c>)
 8008988:	689b      	ldr	r3, [r3, #8]
 800898a:	2238      	movs	r2, #56	@ 0x38
 800898c:	4013      	ands	r3, r2
 800898e:	2b18      	cmp	r3, #24
 8008990:	d10a      	bne.n	80089a8 <HAL_RCC_OscConfig+0x284>
    {
      /* When LSI is used as system clock it will not be disabled */
      if ((((RCC->CSR) & RCC_CSR_LSIRDY) != 0U) && (RCC_OscInitStruct->LSIState == RCC_LSI_OFF))
 8008992:	4b2f      	ldr	r3, [pc, #188]	@ (8008a50 <HAL_RCC_OscConfig+0x32c>)
 8008994:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8008996:	2202      	movs	r2, #2
 8008998:	4013      	ands	r3, r2
 800899a:	d03c      	beq.n	8008a16 <HAL_RCC_OscConfig+0x2f2>
 800899c:	687b      	ldr	r3, [r7, #4]
 800899e:	699b      	ldr	r3, [r3, #24]
 80089a0:	2b00      	cmp	r3, #0
 80089a2:	d138      	bne.n	8008a16 <HAL_RCC_OscConfig+0x2f2>
      {
        return HAL_ERROR;
 80089a4:	2301      	movs	r3, #1
 80089a6:	e1ba      	b.n	8008d1e <HAL_RCC_OscConfig+0x5fa>
      }
    }
    else
    {
      /* Check the LSI State */
      if (RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 80089a8:	687b      	ldr	r3, [r7, #4]
 80089aa:	699b      	ldr	r3, [r3, #24]
 80089ac:	2b00      	cmp	r3, #0
 80089ae:	d019      	beq.n	80089e4 <HAL_RCC_OscConfig+0x2c0>
      {
        /* Enable the Internal Low Speed oscillator (LSI). */
        __HAL_RCC_LSI_ENABLE();
 80089b0:	4b27      	ldr	r3, [pc, #156]	@ (8008a50 <HAL_RCC_OscConfig+0x32c>)
 80089b2:	6e1a      	ldr	r2, [r3, #96]	@ 0x60
 80089b4:	4b26      	ldr	r3, [pc, #152]	@ (8008a50 <HAL_RCC_OscConfig+0x32c>)
 80089b6:	2101      	movs	r1, #1
 80089b8:	430a      	orrs	r2, r1
 80089ba:	661a      	str	r2, [r3, #96]	@ 0x60

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80089bc:	f7fc fc98 	bl	80052f0 <HAL_GetTick>
 80089c0:	0003      	movs	r3, r0
 80089c2:	613b      	str	r3, [r7, #16]

        /* Wait till LSI is ready */
        while (READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 80089c4:	e008      	b.n	80089d8 <HAL_RCC_OscConfig+0x2b4>
        {
          if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 80089c6:	f7fc fc93 	bl	80052f0 <HAL_GetTick>
 80089ca:	0002      	movs	r2, r0
 80089cc:	693b      	ldr	r3, [r7, #16]
 80089ce:	1ad3      	subs	r3, r2, r3
 80089d0:	2b02      	cmp	r3, #2
 80089d2:	d901      	bls.n	80089d8 <HAL_RCC_OscConfig+0x2b4>
          {
            return HAL_TIMEOUT;
 80089d4:	2303      	movs	r3, #3
 80089d6:	e1a2      	b.n	8008d1e <HAL_RCC_OscConfig+0x5fa>
        while (READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 80089d8:	4b1d      	ldr	r3, [pc, #116]	@ (8008a50 <HAL_RCC_OscConfig+0x32c>)
 80089da:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80089dc:	2202      	movs	r2, #2
 80089de:	4013      	ands	r3, r2
 80089e0:	d0f1      	beq.n	80089c6 <HAL_RCC_OscConfig+0x2a2>
 80089e2:	e018      	b.n	8008a16 <HAL_RCC_OscConfig+0x2f2>
        }
      }
      else
      {
        /* Disable the Internal Low Speed oscillator (LSI). */
        __HAL_RCC_LSI_DISABLE();
 80089e4:	4b1a      	ldr	r3, [pc, #104]	@ (8008a50 <HAL_RCC_OscConfig+0x32c>)
 80089e6:	6e1a      	ldr	r2, [r3, #96]	@ 0x60
 80089e8:	4b19      	ldr	r3, [pc, #100]	@ (8008a50 <HAL_RCC_OscConfig+0x32c>)
 80089ea:	2101      	movs	r1, #1
 80089ec:	438a      	bics	r2, r1
 80089ee:	661a      	str	r2, [r3, #96]	@ 0x60

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80089f0:	f7fc fc7e 	bl	80052f0 <HAL_GetTick>
 80089f4:	0003      	movs	r3, r0
 80089f6:	613b      	str	r3, [r7, #16]

        /* Wait till LSI is disabled */
        while (READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 80089f8:	e008      	b.n	8008a0c <HAL_RCC_OscConfig+0x2e8>
        {
          if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 80089fa:	f7fc fc79 	bl	80052f0 <HAL_GetTick>
 80089fe:	0002      	movs	r2, r0
 8008a00:	693b      	ldr	r3, [r7, #16]
 8008a02:	1ad3      	subs	r3, r2, r3
 8008a04:	2b02      	cmp	r3, #2
 8008a06:	d901      	bls.n	8008a0c <HAL_RCC_OscConfig+0x2e8>
          {
            return HAL_TIMEOUT;
 8008a08:	2303      	movs	r3, #3
 8008a0a:	e188      	b.n	8008d1e <HAL_RCC_OscConfig+0x5fa>
        while (READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 8008a0c:	4b10      	ldr	r3, [pc, #64]	@ (8008a50 <HAL_RCC_OscConfig+0x32c>)
 8008a0e:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8008a10:	2202      	movs	r2, #2
 8008a12:	4013      	ands	r3, r2
 8008a14:	d1f1      	bne.n	80089fa <HAL_RCC_OscConfig+0x2d6>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8008a16:	687b      	ldr	r3, [r7, #4]
 8008a18:	681b      	ldr	r3, [r3, #0]
 8008a1a:	2204      	movs	r2, #4
 8008a1c:	4013      	ands	r3, r2
 8008a1e:	d100      	bne.n	8008a22 <HAL_RCC_OscConfig+0x2fe>
 8008a20:	e0c6      	b.n	8008bb0 <HAL_RCC_OscConfig+0x48c>
  {
    FlagStatus       pwrclkchanged = RESET;
 8008a22:	231f      	movs	r3, #31
 8008a24:	18fb      	adds	r3, r7, r3
 8008a26:	2200      	movs	r2, #0
 8008a28:	701a      	strb	r2, [r3, #0]

    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* When the LSE is used as system clock, it is not allowed disable it */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_LSE)
 8008a2a:	4b09      	ldr	r3, [pc, #36]	@ (8008a50 <HAL_RCC_OscConfig+0x32c>)
 8008a2c:	689b      	ldr	r3, [r3, #8]
 8008a2e:	2238      	movs	r2, #56	@ 0x38
 8008a30:	4013      	ands	r3, r2
 8008a32:	2b20      	cmp	r3, #32
 8008a34:	d11e      	bne.n	8008a74 <HAL_RCC_OscConfig+0x350>
    {
      if ((((RCC->BDCR) & RCC_BDCR_LSERDY) != 0U) && (RCC_OscInitStruct->LSEState == RCC_LSE_OFF))
 8008a36:	4b06      	ldr	r3, [pc, #24]	@ (8008a50 <HAL_RCC_OscConfig+0x32c>)
 8008a38:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8008a3a:	2202      	movs	r2, #2
 8008a3c:	4013      	ands	r3, r2
 8008a3e:	d100      	bne.n	8008a42 <HAL_RCC_OscConfig+0x31e>
 8008a40:	e0b6      	b.n	8008bb0 <HAL_RCC_OscConfig+0x48c>
 8008a42:	687b      	ldr	r3, [r7, #4]
 8008a44:	689b      	ldr	r3, [r3, #8]
 8008a46:	2b00      	cmp	r3, #0
 8008a48:	d000      	beq.n	8008a4c <HAL_RCC_OscConfig+0x328>
 8008a4a:	e0b1      	b.n	8008bb0 <HAL_RCC_OscConfig+0x48c>
      {
        return HAL_ERROR;
 8008a4c:	2301      	movs	r3, #1
 8008a4e:	e166      	b.n	8008d1e <HAL_RCC_OscConfig+0x5fa>
 8008a50:	40021000 	.word	0x40021000
 8008a54:	fffeffff 	.word	0xfffeffff
 8008a58:	fffbffff 	.word	0xfffbffff
 8008a5c:	ffff80ff 	.word	0xffff80ff
 8008a60:	ffffc7ff 	.word	0xffffc7ff
 8008a64:	00f42400 	.word	0x00f42400
 8008a68:	20000010 	.word	0x20000010
 8008a6c:	20000014 	.word	0x20000014
 8008a70:	fffffeff 	.word	0xfffffeff
    }
    else
    {
      /* Update LSE configuration in Backup Domain control register    */
      /* Requires to enable write access to Backup Domain of necessary */
      if (__HAL_RCC_PWR_IS_CLK_DISABLED() != 0U)
 8008a74:	4bac      	ldr	r3, [pc, #688]	@ (8008d28 <HAL_RCC_OscConfig+0x604>)
 8008a76:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 8008a78:	2380      	movs	r3, #128	@ 0x80
 8008a7a:	055b      	lsls	r3, r3, #21
 8008a7c:	4013      	ands	r3, r2
 8008a7e:	d101      	bne.n	8008a84 <HAL_RCC_OscConfig+0x360>
 8008a80:	2301      	movs	r3, #1
 8008a82:	e000      	b.n	8008a86 <HAL_RCC_OscConfig+0x362>
 8008a84:	2300      	movs	r3, #0
 8008a86:	2b00      	cmp	r3, #0
 8008a88:	d011      	beq.n	8008aae <HAL_RCC_OscConfig+0x38a>
      {
        __HAL_RCC_PWR_CLK_ENABLE();
 8008a8a:	4ba7      	ldr	r3, [pc, #668]	@ (8008d28 <HAL_RCC_OscConfig+0x604>)
 8008a8c:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 8008a8e:	4ba6      	ldr	r3, [pc, #664]	@ (8008d28 <HAL_RCC_OscConfig+0x604>)
 8008a90:	2180      	movs	r1, #128	@ 0x80
 8008a92:	0549      	lsls	r1, r1, #21
 8008a94:	430a      	orrs	r2, r1
 8008a96:	63da      	str	r2, [r3, #60]	@ 0x3c
 8008a98:	4ba3      	ldr	r3, [pc, #652]	@ (8008d28 <HAL_RCC_OscConfig+0x604>)
 8008a9a:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 8008a9c:	2380      	movs	r3, #128	@ 0x80
 8008a9e:	055b      	lsls	r3, r3, #21
 8008aa0:	4013      	ands	r3, r2
 8008aa2:	60fb      	str	r3, [r7, #12]
 8008aa4:	68fb      	ldr	r3, [r7, #12]
        pwrclkchanged = SET;
 8008aa6:	231f      	movs	r3, #31
 8008aa8:	18fb      	adds	r3, r7, r3
 8008aaa:	2201      	movs	r2, #1
 8008aac:	701a      	strb	r2, [r3, #0]
      }

      if (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8008aae:	4b9f      	ldr	r3, [pc, #636]	@ (8008d2c <HAL_RCC_OscConfig+0x608>)
 8008ab0:	681a      	ldr	r2, [r3, #0]
 8008ab2:	2380      	movs	r3, #128	@ 0x80
 8008ab4:	005b      	lsls	r3, r3, #1
 8008ab6:	4013      	ands	r3, r2
 8008ab8:	d11a      	bne.n	8008af0 <HAL_RCC_OscConfig+0x3cc>
      {
        /* Enable write access to Backup domain */
        SET_BIT(PWR->CR1, PWR_CR1_DBP);
 8008aba:	4b9c      	ldr	r3, [pc, #624]	@ (8008d2c <HAL_RCC_OscConfig+0x608>)
 8008abc:	681a      	ldr	r2, [r3, #0]
 8008abe:	4b9b      	ldr	r3, [pc, #620]	@ (8008d2c <HAL_RCC_OscConfig+0x608>)
 8008ac0:	2180      	movs	r1, #128	@ 0x80
 8008ac2:	0049      	lsls	r1, r1, #1
 8008ac4:	430a      	orrs	r2, r1
 8008ac6:	601a      	str	r2, [r3, #0]

        /* Wait for Backup domain Write protection disable */
        tickstart = HAL_GetTick();
 8008ac8:	f7fc fc12 	bl	80052f0 <HAL_GetTick>
 8008acc:	0003      	movs	r3, r0
 8008ace:	613b      	str	r3, [r7, #16]

        while (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8008ad0:	e008      	b.n	8008ae4 <HAL_RCC_OscConfig+0x3c0>
        {
          if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8008ad2:	f7fc fc0d 	bl	80052f0 <HAL_GetTick>
 8008ad6:	0002      	movs	r2, r0
 8008ad8:	693b      	ldr	r3, [r7, #16]
 8008ada:	1ad3      	subs	r3, r2, r3
 8008adc:	2b02      	cmp	r3, #2
 8008ade:	d901      	bls.n	8008ae4 <HAL_RCC_OscConfig+0x3c0>
          {
            return HAL_TIMEOUT;
 8008ae0:	2303      	movs	r3, #3
 8008ae2:	e11c      	b.n	8008d1e <HAL_RCC_OscConfig+0x5fa>
        while (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8008ae4:	4b91      	ldr	r3, [pc, #580]	@ (8008d2c <HAL_RCC_OscConfig+0x608>)
 8008ae6:	681a      	ldr	r2, [r3, #0]
 8008ae8:	2380      	movs	r3, #128	@ 0x80
 8008aea:	005b      	lsls	r3, r3, #1
 8008aec:	4013      	ands	r3, r2
 8008aee:	d0f0      	beq.n	8008ad2 <HAL_RCC_OscConfig+0x3ae>
          }
        }
      }

      /* Set the new LSE configuration -----------------------------------------*/
      __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8008af0:	687b      	ldr	r3, [r7, #4]
 8008af2:	689b      	ldr	r3, [r3, #8]
 8008af4:	2b01      	cmp	r3, #1
 8008af6:	d106      	bne.n	8008b06 <HAL_RCC_OscConfig+0x3e2>
 8008af8:	4b8b      	ldr	r3, [pc, #556]	@ (8008d28 <HAL_RCC_OscConfig+0x604>)
 8008afa:	6dda      	ldr	r2, [r3, #92]	@ 0x5c
 8008afc:	4b8a      	ldr	r3, [pc, #552]	@ (8008d28 <HAL_RCC_OscConfig+0x604>)
 8008afe:	2101      	movs	r1, #1
 8008b00:	430a      	orrs	r2, r1
 8008b02:	65da      	str	r2, [r3, #92]	@ 0x5c
 8008b04:	e01c      	b.n	8008b40 <HAL_RCC_OscConfig+0x41c>
 8008b06:	687b      	ldr	r3, [r7, #4]
 8008b08:	689b      	ldr	r3, [r3, #8]
 8008b0a:	2b05      	cmp	r3, #5
 8008b0c:	d10c      	bne.n	8008b28 <HAL_RCC_OscConfig+0x404>
 8008b0e:	4b86      	ldr	r3, [pc, #536]	@ (8008d28 <HAL_RCC_OscConfig+0x604>)
 8008b10:	6dda      	ldr	r2, [r3, #92]	@ 0x5c
 8008b12:	4b85      	ldr	r3, [pc, #532]	@ (8008d28 <HAL_RCC_OscConfig+0x604>)
 8008b14:	2104      	movs	r1, #4
 8008b16:	430a      	orrs	r2, r1
 8008b18:	65da      	str	r2, [r3, #92]	@ 0x5c
 8008b1a:	4b83      	ldr	r3, [pc, #524]	@ (8008d28 <HAL_RCC_OscConfig+0x604>)
 8008b1c:	6dda      	ldr	r2, [r3, #92]	@ 0x5c
 8008b1e:	4b82      	ldr	r3, [pc, #520]	@ (8008d28 <HAL_RCC_OscConfig+0x604>)
 8008b20:	2101      	movs	r1, #1
 8008b22:	430a      	orrs	r2, r1
 8008b24:	65da      	str	r2, [r3, #92]	@ 0x5c
 8008b26:	e00b      	b.n	8008b40 <HAL_RCC_OscConfig+0x41c>
 8008b28:	4b7f      	ldr	r3, [pc, #508]	@ (8008d28 <HAL_RCC_OscConfig+0x604>)
 8008b2a:	6dda      	ldr	r2, [r3, #92]	@ 0x5c
 8008b2c:	4b7e      	ldr	r3, [pc, #504]	@ (8008d28 <HAL_RCC_OscConfig+0x604>)
 8008b2e:	2101      	movs	r1, #1
 8008b30:	438a      	bics	r2, r1
 8008b32:	65da      	str	r2, [r3, #92]	@ 0x5c
 8008b34:	4b7c      	ldr	r3, [pc, #496]	@ (8008d28 <HAL_RCC_OscConfig+0x604>)
 8008b36:	6dda      	ldr	r2, [r3, #92]	@ 0x5c
 8008b38:	4b7b      	ldr	r3, [pc, #492]	@ (8008d28 <HAL_RCC_OscConfig+0x604>)
 8008b3a:	2104      	movs	r1, #4
 8008b3c:	438a      	bics	r2, r1
 8008b3e:	65da      	str	r2, [r3, #92]	@ 0x5c

      /* Check the LSE State */
      if (RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 8008b40:	687b      	ldr	r3, [r7, #4]
 8008b42:	689b      	ldr	r3, [r3, #8]
 8008b44:	2b00      	cmp	r3, #0
 8008b46:	d014      	beq.n	8008b72 <HAL_RCC_OscConfig+0x44e>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8008b48:	f7fc fbd2 	bl	80052f0 <HAL_GetTick>
 8008b4c:	0003      	movs	r3, r0
 8008b4e:	613b      	str	r3, [r7, #16]

        /* Wait till LSE is ready */
        while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8008b50:	e009      	b.n	8008b66 <HAL_RCC_OscConfig+0x442>
        {
          if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8008b52:	f7fc fbcd 	bl	80052f0 <HAL_GetTick>
 8008b56:	0002      	movs	r2, r0
 8008b58:	693b      	ldr	r3, [r7, #16]
 8008b5a:	1ad3      	subs	r3, r2, r3
 8008b5c:	4a74      	ldr	r2, [pc, #464]	@ (8008d30 <HAL_RCC_OscConfig+0x60c>)
 8008b5e:	4293      	cmp	r3, r2
 8008b60:	d901      	bls.n	8008b66 <HAL_RCC_OscConfig+0x442>
          {
            return HAL_TIMEOUT;
 8008b62:	2303      	movs	r3, #3
 8008b64:	e0db      	b.n	8008d1e <HAL_RCC_OscConfig+0x5fa>
        while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8008b66:	4b70      	ldr	r3, [pc, #448]	@ (8008d28 <HAL_RCC_OscConfig+0x604>)
 8008b68:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8008b6a:	2202      	movs	r2, #2
 8008b6c:	4013      	ands	r3, r2
 8008b6e:	d0f0      	beq.n	8008b52 <HAL_RCC_OscConfig+0x42e>
 8008b70:	e013      	b.n	8008b9a <HAL_RCC_OscConfig+0x476>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8008b72:	f7fc fbbd 	bl	80052f0 <HAL_GetTick>
 8008b76:	0003      	movs	r3, r0
 8008b78:	613b      	str	r3, [r7, #16]

        /* Wait till LSE is disabled */
        while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 8008b7a:	e009      	b.n	8008b90 <HAL_RCC_OscConfig+0x46c>
        {
          if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8008b7c:	f7fc fbb8 	bl	80052f0 <HAL_GetTick>
 8008b80:	0002      	movs	r2, r0
 8008b82:	693b      	ldr	r3, [r7, #16]
 8008b84:	1ad3      	subs	r3, r2, r3
 8008b86:	4a6a      	ldr	r2, [pc, #424]	@ (8008d30 <HAL_RCC_OscConfig+0x60c>)
 8008b88:	4293      	cmp	r3, r2
 8008b8a:	d901      	bls.n	8008b90 <HAL_RCC_OscConfig+0x46c>
          {
            return HAL_TIMEOUT;
 8008b8c:	2303      	movs	r3, #3
 8008b8e:	e0c6      	b.n	8008d1e <HAL_RCC_OscConfig+0x5fa>
        while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 8008b90:	4b65      	ldr	r3, [pc, #404]	@ (8008d28 <HAL_RCC_OscConfig+0x604>)
 8008b92:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8008b94:	2202      	movs	r2, #2
 8008b96:	4013      	ands	r3, r2
 8008b98:	d1f0      	bne.n	8008b7c <HAL_RCC_OscConfig+0x458>
          }
        }
      }

      /* Restore clock configuration if changed */
      if (pwrclkchanged == SET)
 8008b9a:	231f      	movs	r3, #31
 8008b9c:	18fb      	adds	r3, r7, r3
 8008b9e:	781b      	ldrb	r3, [r3, #0]
 8008ba0:	2b01      	cmp	r3, #1
 8008ba2:	d105      	bne.n	8008bb0 <HAL_RCC_OscConfig+0x48c>
      {
        __HAL_RCC_PWR_CLK_DISABLE();
 8008ba4:	4b60      	ldr	r3, [pc, #384]	@ (8008d28 <HAL_RCC_OscConfig+0x604>)
 8008ba6:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 8008ba8:	4b5f      	ldr	r3, [pc, #380]	@ (8008d28 <HAL_RCC_OscConfig+0x604>)
 8008baa:	4962      	ldr	r1, [pc, #392]	@ (8008d34 <HAL_RCC_OscConfig+0x610>)
 8008bac:	400a      	ands	r2, r1
 8008bae:	63da      	str	r2, [r3, #60]	@ 0x3c
#endif /* RCC_HSI48_SUPPORT */
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));

  if (RCC_OscInitStruct->PLL.PLLState != RCC_PLL_NONE)
 8008bb0:	687b      	ldr	r3, [r7, #4]
 8008bb2:	69db      	ldr	r3, [r3, #28]
 8008bb4:	2b00      	cmp	r3, #0
 8008bb6:	d100      	bne.n	8008bba <HAL_RCC_OscConfig+0x496>
 8008bb8:	e0b0      	b.n	8008d1c <HAL_RCC_OscConfig+0x5f8>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 8008bba:	4b5b      	ldr	r3, [pc, #364]	@ (8008d28 <HAL_RCC_OscConfig+0x604>)
 8008bbc:	689b      	ldr	r3, [r3, #8]
 8008bbe:	2238      	movs	r2, #56	@ 0x38
 8008bc0:	4013      	ands	r3, r2
 8008bc2:	2b10      	cmp	r3, #16
 8008bc4:	d100      	bne.n	8008bc8 <HAL_RCC_OscConfig+0x4a4>
 8008bc6:	e078      	b.n	8008cba <HAL_RCC_OscConfig+0x596>
    {
      if (RCC_OscInitStruct->PLL.PLLState == RCC_PLL_ON)
 8008bc8:	687b      	ldr	r3, [r7, #4]
 8008bca:	69db      	ldr	r3, [r3, #28]
 8008bcc:	2b02      	cmp	r3, #2
 8008bce:	d153      	bne.n	8008c78 <HAL_RCC_OscConfig+0x554>
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));
#endif /* RCC_PLLQ_SUPPORT */
        assert_param(IS_RCC_PLLR_VALUE(RCC_OscInitStruct->PLL.PLLR));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8008bd0:	4b55      	ldr	r3, [pc, #340]	@ (8008d28 <HAL_RCC_OscConfig+0x604>)
 8008bd2:	681a      	ldr	r2, [r3, #0]
 8008bd4:	4b54      	ldr	r3, [pc, #336]	@ (8008d28 <HAL_RCC_OscConfig+0x604>)
 8008bd6:	4958      	ldr	r1, [pc, #352]	@ (8008d38 <HAL_RCC_OscConfig+0x614>)
 8008bd8:	400a      	ands	r2, r1
 8008bda:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8008bdc:	f7fc fb88 	bl	80052f0 <HAL_GetTick>
 8008be0:	0003      	movs	r3, r0
 8008be2:	613b      	str	r3, [r7, #16]

        /* Wait till PLL is ready */
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8008be4:	e008      	b.n	8008bf8 <HAL_RCC_OscConfig+0x4d4>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8008be6:	f7fc fb83 	bl	80052f0 <HAL_GetTick>
 8008bea:	0002      	movs	r2, r0
 8008bec:	693b      	ldr	r3, [r7, #16]
 8008bee:	1ad3      	subs	r3, r2, r3
 8008bf0:	2b02      	cmp	r3, #2
 8008bf2:	d901      	bls.n	8008bf8 <HAL_RCC_OscConfig+0x4d4>
          {
            return HAL_TIMEOUT;
 8008bf4:	2303      	movs	r3, #3
 8008bf6:	e092      	b.n	8008d1e <HAL_RCC_OscConfig+0x5fa>
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8008bf8:	4b4b      	ldr	r3, [pc, #300]	@ (8008d28 <HAL_RCC_OscConfig+0x604>)
 8008bfa:	681a      	ldr	r2, [r3, #0]
 8008bfc:	2380      	movs	r3, #128	@ 0x80
 8008bfe:	049b      	lsls	r3, r3, #18
 8008c00:	4013      	ands	r3, r2
 8008c02:	d1f0      	bne.n	8008be6 <HAL_RCC_OscConfig+0x4c2>
                             RCC_OscInitStruct->PLL.PLLN,
                             RCC_OscInitStruct->PLL.PLLP,
                             RCC_OscInitStruct->PLL.PLLQ,
                             RCC_OscInitStruct->PLL.PLLR);
#else /* !RCC_PLLQ_SUPPORT */
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8008c04:	4b48      	ldr	r3, [pc, #288]	@ (8008d28 <HAL_RCC_OscConfig+0x604>)
 8008c06:	68db      	ldr	r3, [r3, #12]
 8008c08:	4a4c      	ldr	r2, [pc, #304]	@ (8008d3c <HAL_RCC_OscConfig+0x618>)
 8008c0a:	4013      	ands	r3, r2
 8008c0c:	0019      	movs	r1, r3
 8008c0e:	687b      	ldr	r3, [r7, #4]
 8008c10:	6a1a      	ldr	r2, [r3, #32]
 8008c12:	687b      	ldr	r3, [r7, #4]
 8008c14:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8008c16:	431a      	orrs	r2, r3
 8008c18:	687b      	ldr	r3, [r7, #4]
 8008c1a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8008c1c:	021b      	lsls	r3, r3, #8
 8008c1e:	431a      	orrs	r2, r3
 8008c20:	687b      	ldr	r3, [r7, #4]
 8008c22:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8008c24:	431a      	orrs	r2, r3
 8008c26:	687b      	ldr	r3, [r7, #4]
 8008c28:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8008c2a:	431a      	orrs	r2, r3
 8008c2c:	4b3e      	ldr	r3, [pc, #248]	@ (8008d28 <HAL_RCC_OscConfig+0x604>)
 8008c2e:	430a      	orrs	r2, r1
 8008c30:	60da      	str	r2, [r3, #12]
                             RCC_OscInitStruct->PLL.PLLP,
                             RCC_OscInitStruct->PLL.PLLR);
#endif /* RCC_PLLQ_SUPPORT */

        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8008c32:	4b3d      	ldr	r3, [pc, #244]	@ (8008d28 <HAL_RCC_OscConfig+0x604>)
 8008c34:	681a      	ldr	r2, [r3, #0]
 8008c36:	4b3c      	ldr	r3, [pc, #240]	@ (8008d28 <HAL_RCC_OscConfig+0x604>)
 8008c38:	2180      	movs	r1, #128	@ 0x80
 8008c3a:	0449      	lsls	r1, r1, #17
 8008c3c:	430a      	orrs	r2, r1
 8008c3e:	601a      	str	r2, [r3, #0]

        /* Enable PLLR Clock output. */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLLRCLK);
 8008c40:	4b39      	ldr	r3, [pc, #228]	@ (8008d28 <HAL_RCC_OscConfig+0x604>)
 8008c42:	68da      	ldr	r2, [r3, #12]
 8008c44:	4b38      	ldr	r3, [pc, #224]	@ (8008d28 <HAL_RCC_OscConfig+0x604>)
 8008c46:	2180      	movs	r1, #128	@ 0x80
 8008c48:	0549      	lsls	r1, r1, #21
 8008c4a:	430a      	orrs	r2, r1
 8008c4c:	60da      	str	r2, [r3, #12]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8008c4e:	f7fc fb4f 	bl	80052f0 <HAL_GetTick>
 8008c52:	0003      	movs	r3, r0
 8008c54:	613b      	str	r3, [r7, #16]

        /* Wait till PLL is ready */
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8008c56:	e008      	b.n	8008c6a <HAL_RCC_OscConfig+0x546>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8008c58:	f7fc fb4a 	bl	80052f0 <HAL_GetTick>
 8008c5c:	0002      	movs	r2, r0
 8008c5e:	693b      	ldr	r3, [r7, #16]
 8008c60:	1ad3      	subs	r3, r2, r3
 8008c62:	2b02      	cmp	r3, #2
 8008c64:	d901      	bls.n	8008c6a <HAL_RCC_OscConfig+0x546>
          {
            return HAL_TIMEOUT;
 8008c66:	2303      	movs	r3, #3
 8008c68:	e059      	b.n	8008d1e <HAL_RCC_OscConfig+0x5fa>
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8008c6a:	4b2f      	ldr	r3, [pc, #188]	@ (8008d28 <HAL_RCC_OscConfig+0x604>)
 8008c6c:	681a      	ldr	r2, [r3, #0]
 8008c6e:	2380      	movs	r3, #128	@ 0x80
 8008c70:	049b      	lsls	r3, r3, #18
 8008c72:	4013      	ands	r3, r2
 8008c74:	d0f0      	beq.n	8008c58 <HAL_RCC_OscConfig+0x534>
 8008c76:	e051      	b.n	8008d1c <HAL_RCC_OscConfig+0x5f8>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8008c78:	4b2b      	ldr	r3, [pc, #172]	@ (8008d28 <HAL_RCC_OscConfig+0x604>)
 8008c7a:	681a      	ldr	r2, [r3, #0]
 8008c7c:	4b2a      	ldr	r3, [pc, #168]	@ (8008d28 <HAL_RCC_OscConfig+0x604>)
 8008c7e:	492e      	ldr	r1, [pc, #184]	@ (8008d38 <HAL_RCC_OscConfig+0x614>)
 8008c80:	400a      	ands	r2, r1
 8008c82:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8008c84:	f7fc fb34 	bl	80052f0 <HAL_GetTick>
 8008c88:	0003      	movs	r3, r0
 8008c8a:	613b      	str	r3, [r7, #16]

        /* Wait till PLL is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8008c8c:	e008      	b.n	8008ca0 <HAL_RCC_OscConfig+0x57c>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8008c8e:	f7fc fb2f 	bl	80052f0 <HAL_GetTick>
 8008c92:	0002      	movs	r2, r0
 8008c94:	693b      	ldr	r3, [r7, #16]
 8008c96:	1ad3      	subs	r3, r2, r3
 8008c98:	2b02      	cmp	r3, #2
 8008c9a:	d901      	bls.n	8008ca0 <HAL_RCC_OscConfig+0x57c>
          {
            return HAL_TIMEOUT;
 8008c9c:	2303      	movs	r3, #3
 8008c9e:	e03e      	b.n	8008d1e <HAL_RCC_OscConfig+0x5fa>
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8008ca0:	4b21      	ldr	r3, [pc, #132]	@ (8008d28 <HAL_RCC_OscConfig+0x604>)
 8008ca2:	681a      	ldr	r2, [r3, #0]
 8008ca4:	2380      	movs	r3, #128	@ 0x80
 8008ca6:	049b      	lsls	r3, r3, #18
 8008ca8:	4013      	ands	r3, r2
 8008caa:	d1f0      	bne.n	8008c8e <HAL_RCC_OscConfig+0x56a>
        }
        /* Unselect main PLL clock source and disable main PLL outputs to save power */
#if defined(RCC_PLLQ_SUPPORT)
        RCC->PLLCFGR &= ~(RCC_PLLCFGR_PLLSRC | RCC_PLLCFGR_PLLPEN | RCC_PLLCFGR_PLLQEN | RCC_PLLCFGR_PLLREN);
#else
        RCC->PLLCFGR &= ~(RCC_PLLCFGR_PLLSRC | RCC_PLLCFGR_PLLPEN | RCC_PLLCFGR_PLLREN);
 8008cac:	4b1e      	ldr	r3, [pc, #120]	@ (8008d28 <HAL_RCC_OscConfig+0x604>)
 8008cae:	68da      	ldr	r2, [r3, #12]
 8008cb0:	4b1d      	ldr	r3, [pc, #116]	@ (8008d28 <HAL_RCC_OscConfig+0x604>)
 8008cb2:	4923      	ldr	r1, [pc, #140]	@ (8008d40 <HAL_RCC_OscConfig+0x61c>)
 8008cb4:	400a      	ands	r2, r1
 8008cb6:	60da      	str	r2, [r3, #12]
 8008cb8:	e030      	b.n	8008d1c <HAL_RCC_OscConfig+0x5f8>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8008cba:	687b      	ldr	r3, [r7, #4]
 8008cbc:	69db      	ldr	r3, [r3, #28]
 8008cbe:	2b01      	cmp	r3, #1
 8008cc0:	d101      	bne.n	8008cc6 <HAL_RCC_OscConfig+0x5a2>
      {
        return HAL_ERROR;
 8008cc2:	2301      	movs	r3, #1
 8008cc4:	e02b      	b.n	8008d1e <HAL_RCC_OscConfig+0x5fa>
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        temp_pllckcfg = RCC->PLLCFGR;
 8008cc6:	4b18      	ldr	r3, [pc, #96]	@ (8008d28 <HAL_RCC_OscConfig+0x604>)
 8008cc8:	68db      	ldr	r3, [r3, #12]
 8008cca:	617b      	str	r3, [r7, #20]
        if ((READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8008ccc:	697b      	ldr	r3, [r7, #20]
 8008cce:	2203      	movs	r2, #3
 8008cd0:	401a      	ands	r2, r3
 8008cd2:	687b      	ldr	r3, [r7, #4]
 8008cd4:	6a1b      	ldr	r3, [r3, #32]
 8008cd6:	429a      	cmp	r2, r3
 8008cd8:	d11e      	bne.n	8008d18 <HAL_RCC_OscConfig+0x5f4>
            (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLM) != RCC_OscInitStruct->PLL.PLLM) ||
 8008cda:	697b      	ldr	r3, [r7, #20]
 8008cdc:	2270      	movs	r2, #112	@ 0x70
 8008cde:	401a      	ands	r2, r3
 8008ce0:	687b      	ldr	r3, [r7, #4]
 8008ce2:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
        if ((READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8008ce4:	429a      	cmp	r2, r3
 8008ce6:	d117      	bne.n	8008d18 <HAL_RCC_OscConfig+0x5f4>
            (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
 8008ce8:	697a      	ldr	r2, [r7, #20]
 8008cea:	23fe      	movs	r3, #254	@ 0xfe
 8008cec:	01db      	lsls	r3, r3, #7
 8008cee:	401a      	ands	r2, r3
 8008cf0:	687b      	ldr	r3, [r7, #4]
 8008cf2:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8008cf4:	021b      	lsls	r3, r3, #8
            (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLM) != RCC_OscInitStruct->PLL.PLLM) ||
 8008cf6:	429a      	cmp	r2, r3
 8008cf8:	d10e      	bne.n	8008d18 <HAL_RCC_OscConfig+0x5f4>
            (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLP) != RCC_OscInitStruct->PLL.PLLP) ||
 8008cfa:	697a      	ldr	r2, [r7, #20]
 8008cfc:	23f8      	movs	r3, #248	@ 0xf8
 8008cfe:	039b      	lsls	r3, r3, #14
 8008d00:	401a      	ands	r2, r3
 8008d02:	687b      	ldr	r3, [r7, #4]
 8008d04:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
            (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
 8008d06:	429a      	cmp	r2, r3
 8008d08:	d106      	bne.n	8008d18 <HAL_RCC_OscConfig+0x5f4>
#if defined (RCC_PLLQ_SUPPORT)
            (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLQ) != RCC_OscInitStruct->PLL.PLLQ) ||
#endif /* RCC_PLLQ_SUPPORT */
            (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLR) != RCC_OscInitStruct->PLL.PLLR))
 8008d0a:	697b      	ldr	r3, [r7, #20]
 8008d0c:	0f5b      	lsrs	r3, r3, #29
 8008d0e:	075a      	lsls	r2, r3, #29
 8008d10:	687b      	ldr	r3, [r7, #4]
 8008d12:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
            (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLP) != RCC_OscInitStruct->PLL.PLLP) ||
 8008d14:	429a      	cmp	r2, r3
 8008d16:	d001      	beq.n	8008d1c <HAL_RCC_OscConfig+0x5f8>
        {
          return HAL_ERROR;
 8008d18:	2301      	movs	r3, #1
 8008d1a:	e000      	b.n	8008d1e <HAL_RCC_OscConfig+0x5fa>
        }
      }
    }
  }
  return HAL_OK;
 8008d1c:	2300      	movs	r3, #0
}
 8008d1e:	0018      	movs	r0, r3
 8008d20:	46bd      	mov	sp, r7
 8008d22:	b008      	add	sp, #32
 8008d24:	bd80      	pop	{r7, pc}
 8008d26:	46c0      	nop			@ (mov r8, r8)
 8008d28:	40021000 	.word	0x40021000
 8008d2c:	40007000 	.word	0x40007000
 8008d30:	00001388 	.word	0x00001388
 8008d34:	efffffff 	.word	0xefffffff
 8008d38:	feffffff 	.word	0xfeffffff
 8008d3c:	1fc1808c 	.word	0x1fc1808c
 8008d40:	effefffc 	.word	0xeffefffc

08008d44 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8008d44:	b580      	push	{r7, lr}
 8008d46:	b084      	sub	sp, #16
 8008d48:	af00      	add	r7, sp, #0
 8008d4a:	6078      	str	r0, [r7, #4]
 8008d4c:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 8008d4e:	687b      	ldr	r3, [r7, #4]
 8008d50:	2b00      	cmp	r3, #0
 8008d52:	d101      	bne.n	8008d58 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8008d54:	2301      	movs	r3, #1
 8008d56:	e0e9      	b.n	8008f2c <HAL_RCC_ClockConfig+0x1e8>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the FLASH clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 8008d58:	4b76      	ldr	r3, [pc, #472]	@ (8008f34 <HAL_RCC_ClockConfig+0x1f0>)
 8008d5a:	681b      	ldr	r3, [r3, #0]
 8008d5c:	2207      	movs	r2, #7
 8008d5e:	4013      	ands	r3, r2
 8008d60:	683a      	ldr	r2, [r7, #0]
 8008d62:	429a      	cmp	r2, r3
 8008d64:	d91e      	bls.n	8008da4 <HAL_RCC_ClockConfig+0x60>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8008d66:	4b73      	ldr	r3, [pc, #460]	@ (8008f34 <HAL_RCC_ClockConfig+0x1f0>)
 8008d68:	681b      	ldr	r3, [r3, #0]
 8008d6a:	2207      	movs	r2, #7
 8008d6c:	4393      	bics	r3, r2
 8008d6e:	0019      	movs	r1, r3
 8008d70:	4b70      	ldr	r3, [pc, #448]	@ (8008f34 <HAL_RCC_ClockConfig+0x1f0>)
 8008d72:	683a      	ldr	r2, [r7, #0]
 8008d74:	430a      	orrs	r2, r1
 8008d76:	601a      	str	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by polling the FLASH_ACR register */
    tickstart = HAL_GetTick();
 8008d78:	f7fc faba 	bl	80052f0 <HAL_GetTick>
 8008d7c:	0003      	movs	r3, r0
 8008d7e:	60fb      	str	r3, [r7, #12]

    while ((FLASH->ACR & FLASH_ACR_LATENCY) != FLatency)
 8008d80:	e009      	b.n	8008d96 <HAL_RCC_ClockConfig+0x52>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8008d82:	f7fc fab5 	bl	80052f0 <HAL_GetTick>
 8008d86:	0002      	movs	r2, r0
 8008d88:	68fb      	ldr	r3, [r7, #12]
 8008d8a:	1ad3      	subs	r3, r2, r3
 8008d8c:	4a6a      	ldr	r2, [pc, #424]	@ (8008f38 <HAL_RCC_ClockConfig+0x1f4>)
 8008d8e:	4293      	cmp	r3, r2
 8008d90:	d901      	bls.n	8008d96 <HAL_RCC_ClockConfig+0x52>
      {
        return HAL_TIMEOUT;
 8008d92:	2303      	movs	r3, #3
 8008d94:	e0ca      	b.n	8008f2c <HAL_RCC_ClockConfig+0x1e8>
    while ((FLASH->ACR & FLASH_ACR_LATENCY) != FLatency)
 8008d96:	4b67      	ldr	r3, [pc, #412]	@ (8008f34 <HAL_RCC_ClockConfig+0x1f0>)
 8008d98:	681b      	ldr	r3, [r3, #0]
 8008d9a:	2207      	movs	r2, #7
 8008d9c:	4013      	ands	r3, r2
 8008d9e:	683a      	ldr	r2, [r7, #0]
 8008da0:	429a      	cmp	r2, r3
 8008da2:	d1ee      	bne.n	8008d82 <HAL_RCC_ClockConfig+0x3e>
      }
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8008da4:	687b      	ldr	r3, [r7, #4]
 8008da6:	681b      	ldr	r3, [r3, #0]
 8008da8:	2202      	movs	r2, #2
 8008daa:	4013      	ands	r3, r2
 8008dac:	d015      	beq.n	8008dda <HAL_RCC_ClockConfig+0x96>
  {
    /* Set the highest APB divider in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8008dae:	687b      	ldr	r3, [r7, #4]
 8008db0:	681b      	ldr	r3, [r3, #0]
 8008db2:	2204      	movs	r2, #4
 8008db4:	4013      	ands	r3, r2
 8008db6:	d006      	beq.n	8008dc6 <HAL_RCC_ClockConfig+0x82>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE, RCC_HCLK_DIV16);
 8008db8:	4b60      	ldr	r3, [pc, #384]	@ (8008f3c <HAL_RCC_ClockConfig+0x1f8>)
 8008dba:	689a      	ldr	r2, [r3, #8]
 8008dbc:	4b5f      	ldr	r3, [pc, #380]	@ (8008f3c <HAL_RCC_ClockConfig+0x1f8>)
 8008dbe:	21e0      	movs	r1, #224	@ 0xe0
 8008dc0:	01c9      	lsls	r1, r1, #7
 8008dc2:	430a      	orrs	r2, r1
 8008dc4:	609a      	str	r2, [r3, #8]
    }

    /* Set the new HCLK clock divider */
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8008dc6:	4b5d      	ldr	r3, [pc, #372]	@ (8008f3c <HAL_RCC_ClockConfig+0x1f8>)
 8008dc8:	689b      	ldr	r3, [r3, #8]
 8008dca:	4a5d      	ldr	r2, [pc, #372]	@ (8008f40 <HAL_RCC_ClockConfig+0x1fc>)
 8008dcc:	4013      	ands	r3, r2
 8008dce:	0019      	movs	r1, r3
 8008dd0:	687b      	ldr	r3, [r7, #4]
 8008dd2:	689a      	ldr	r2, [r3, #8]
 8008dd4:	4b59      	ldr	r3, [pc, #356]	@ (8008f3c <HAL_RCC_ClockConfig+0x1f8>)
 8008dd6:	430a      	orrs	r2, r1
 8008dd8:	609a      	str	r2, [r3, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8008dda:	687b      	ldr	r3, [r7, #4]
 8008ddc:	681b      	ldr	r3, [r3, #0]
 8008dde:	2201      	movs	r2, #1
 8008de0:	4013      	ands	r3, r2
 8008de2:	d057      	beq.n	8008e94 <HAL_RCC_ClockConfig+0x150>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8008de4:	687b      	ldr	r3, [r7, #4]
 8008de6:	685b      	ldr	r3, [r3, #4]
 8008de8:	2b01      	cmp	r3, #1
 8008dea:	d107      	bne.n	8008dfc <HAL_RCC_ClockConfig+0xb8>
    {
      /* Check the HSE ready flag */
      if (READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8008dec:	4b53      	ldr	r3, [pc, #332]	@ (8008f3c <HAL_RCC_ClockConfig+0x1f8>)
 8008dee:	681a      	ldr	r2, [r3, #0]
 8008df0:	2380      	movs	r3, #128	@ 0x80
 8008df2:	029b      	lsls	r3, r3, #10
 8008df4:	4013      	ands	r3, r2
 8008df6:	d12b      	bne.n	8008e50 <HAL_RCC_ClockConfig+0x10c>
      {
        return HAL_ERROR;
 8008df8:	2301      	movs	r3, #1
 8008dfa:	e097      	b.n	8008f2c <HAL_RCC_ClockConfig+0x1e8>
      }
    }
    /* PLL is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8008dfc:	687b      	ldr	r3, [r7, #4]
 8008dfe:	685b      	ldr	r3, [r3, #4]
 8008e00:	2b02      	cmp	r3, #2
 8008e02:	d107      	bne.n	8008e14 <HAL_RCC_ClockConfig+0xd0>
    {
      /* Check the PLL ready flag */
      if (READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8008e04:	4b4d      	ldr	r3, [pc, #308]	@ (8008f3c <HAL_RCC_ClockConfig+0x1f8>)
 8008e06:	681a      	ldr	r2, [r3, #0]
 8008e08:	2380      	movs	r3, #128	@ 0x80
 8008e0a:	049b      	lsls	r3, r3, #18
 8008e0c:	4013      	ands	r3, r2
 8008e0e:	d11f      	bne.n	8008e50 <HAL_RCC_ClockConfig+0x10c>
      {
        return HAL_ERROR;
 8008e10:	2301      	movs	r3, #1
 8008e12:	e08b      	b.n	8008f2c <HAL_RCC_ClockConfig+0x1e8>
      }
    }
    /* HSI is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSI)
 8008e14:	687b      	ldr	r3, [r7, #4]
 8008e16:	685b      	ldr	r3, [r3, #4]
 8008e18:	2b00      	cmp	r3, #0
 8008e1a:	d107      	bne.n	8008e2c <HAL_RCC_ClockConfig+0xe8>
    {
      /* Check the HSI ready flag */
      if (READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8008e1c:	4b47      	ldr	r3, [pc, #284]	@ (8008f3c <HAL_RCC_ClockConfig+0x1f8>)
 8008e1e:	681a      	ldr	r2, [r3, #0]
 8008e20:	2380      	movs	r3, #128	@ 0x80
 8008e22:	00db      	lsls	r3, r3, #3
 8008e24:	4013      	ands	r3, r2
 8008e26:	d113      	bne.n	8008e50 <HAL_RCC_ClockConfig+0x10c>
      {
        return HAL_ERROR;
 8008e28:	2301      	movs	r3, #1
 8008e2a:	e07f      	b.n	8008f2c <HAL_RCC_ClockConfig+0x1e8>
      }
    }
    /* LSI is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_LSI)
 8008e2c:	687b      	ldr	r3, [r7, #4]
 8008e2e:	685b      	ldr	r3, [r3, #4]
 8008e30:	2b03      	cmp	r3, #3
 8008e32:	d106      	bne.n	8008e42 <HAL_RCC_ClockConfig+0xfe>
    {
      /* Check the LSI ready flag */
      if (READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 8008e34:	4b41      	ldr	r3, [pc, #260]	@ (8008f3c <HAL_RCC_ClockConfig+0x1f8>)
 8008e36:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8008e38:	2202      	movs	r2, #2
 8008e3a:	4013      	ands	r3, r2
 8008e3c:	d108      	bne.n	8008e50 <HAL_RCC_ClockConfig+0x10c>
      {
        return HAL_ERROR;
 8008e3e:	2301      	movs	r3, #1
 8008e40:	e074      	b.n	8008f2c <HAL_RCC_ClockConfig+0x1e8>
    }
    /* LSE is selected as System Clock Source */
    else
    {
      /* Check the LSE ready flag */
      if (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8008e42:	4b3e      	ldr	r3, [pc, #248]	@ (8008f3c <HAL_RCC_ClockConfig+0x1f8>)
 8008e44:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8008e46:	2202      	movs	r2, #2
 8008e48:	4013      	ands	r3, r2
 8008e4a:	d101      	bne.n	8008e50 <HAL_RCC_ClockConfig+0x10c>
      {
        return HAL_ERROR;
 8008e4c:	2301      	movs	r3, #1
 8008e4e:	e06d      	b.n	8008f2c <HAL_RCC_ClockConfig+0x1e8>
      }
    }
    MODIFY_REG(RCC->CFGR, RCC_CFGR_SW, RCC_ClkInitStruct->SYSCLKSource);
 8008e50:	4b3a      	ldr	r3, [pc, #232]	@ (8008f3c <HAL_RCC_ClockConfig+0x1f8>)
 8008e52:	689b      	ldr	r3, [r3, #8]
 8008e54:	2207      	movs	r2, #7
 8008e56:	4393      	bics	r3, r2
 8008e58:	0019      	movs	r1, r3
 8008e5a:	687b      	ldr	r3, [r7, #4]
 8008e5c:	685a      	ldr	r2, [r3, #4]
 8008e5e:	4b37      	ldr	r3, [pc, #220]	@ (8008f3c <HAL_RCC_ClockConfig+0x1f8>)
 8008e60:	430a      	orrs	r2, r1
 8008e62:	609a      	str	r2, [r3, #8]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8008e64:	f7fc fa44 	bl	80052f0 <HAL_GetTick>
 8008e68:	0003      	movs	r3, r0
 8008e6a:	60fb      	str	r3, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8008e6c:	e009      	b.n	8008e82 <HAL_RCC_ClockConfig+0x13e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8008e6e:	f7fc fa3f 	bl	80052f0 <HAL_GetTick>
 8008e72:	0002      	movs	r2, r0
 8008e74:	68fb      	ldr	r3, [r7, #12]
 8008e76:	1ad3      	subs	r3, r2, r3
 8008e78:	4a2f      	ldr	r2, [pc, #188]	@ (8008f38 <HAL_RCC_ClockConfig+0x1f4>)
 8008e7a:	4293      	cmp	r3, r2
 8008e7c:	d901      	bls.n	8008e82 <HAL_RCC_ClockConfig+0x13e>
      {
        return HAL_TIMEOUT;
 8008e7e:	2303      	movs	r3, #3
 8008e80:	e054      	b.n	8008f2c <HAL_RCC_ClockConfig+0x1e8>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8008e82:	4b2e      	ldr	r3, [pc, #184]	@ (8008f3c <HAL_RCC_ClockConfig+0x1f8>)
 8008e84:	689b      	ldr	r3, [r3, #8]
 8008e86:	2238      	movs	r2, #56	@ 0x38
 8008e88:	401a      	ands	r2, r3
 8008e8a:	687b      	ldr	r3, [r7, #4]
 8008e8c:	685b      	ldr	r3, [r3, #4]
 8008e8e:	00db      	lsls	r3, r3, #3
 8008e90:	429a      	cmp	r2, r3
 8008e92:	d1ec      	bne.n	8008e6e <HAL_RCC_ClockConfig+0x12a>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 8008e94:	4b27      	ldr	r3, [pc, #156]	@ (8008f34 <HAL_RCC_ClockConfig+0x1f0>)
 8008e96:	681b      	ldr	r3, [r3, #0]
 8008e98:	2207      	movs	r2, #7
 8008e9a:	4013      	ands	r3, r2
 8008e9c:	683a      	ldr	r2, [r7, #0]
 8008e9e:	429a      	cmp	r2, r3
 8008ea0:	d21e      	bcs.n	8008ee0 <HAL_RCC_ClockConfig+0x19c>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8008ea2:	4b24      	ldr	r3, [pc, #144]	@ (8008f34 <HAL_RCC_ClockConfig+0x1f0>)
 8008ea4:	681b      	ldr	r3, [r3, #0]
 8008ea6:	2207      	movs	r2, #7
 8008ea8:	4393      	bics	r3, r2
 8008eaa:	0019      	movs	r1, r3
 8008eac:	4b21      	ldr	r3, [pc, #132]	@ (8008f34 <HAL_RCC_ClockConfig+0x1f0>)
 8008eae:	683a      	ldr	r2, [r7, #0]
 8008eb0:	430a      	orrs	r2, r1
 8008eb2:	601a      	str	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by polling the FLASH_ACR register */
    tickstart = HAL_GetTick();
 8008eb4:	f7fc fa1c 	bl	80052f0 <HAL_GetTick>
 8008eb8:	0003      	movs	r3, r0
 8008eba:	60fb      	str	r3, [r7, #12]

    while ((FLASH->ACR & FLASH_ACR_LATENCY) != FLatency)
 8008ebc:	e009      	b.n	8008ed2 <HAL_RCC_ClockConfig+0x18e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8008ebe:	f7fc fa17 	bl	80052f0 <HAL_GetTick>
 8008ec2:	0002      	movs	r2, r0
 8008ec4:	68fb      	ldr	r3, [r7, #12]
 8008ec6:	1ad3      	subs	r3, r2, r3
 8008ec8:	4a1b      	ldr	r2, [pc, #108]	@ (8008f38 <HAL_RCC_ClockConfig+0x1f4>)
 8008eca:	4293      	cmp	r3, r2
 8008ecc:	d901      	bls.n	8008ed2 <HAL_RCC_ClockConfig+0x18e>
      {
        return HAL_TIMEOUT;
 8008ece:	2303      	movs	r3, #3
 8008ed0:	e02c      	b.n	8008f2c <HAL_RCC_ClockConfig+0x1e8>
    while ((FLASH->ACR & FLASH_ACR_LATENCY) != FLatency)
 8008ed2:	4b18      	ldr	r3, [pc, #96]	@ (8008f34 <HAL_RCC_ClockConfig+0x1f0>)
 8008ed4:	681b      	ldr	r3, [r3, #0]
 8008ed6:	2207      	movs	r2, #7
 8008ed8:	4013      	ands	r3, r2
 8008eda:	683a      	ldr	r2, [r7, #0]
 8008edc:	429a      	cmp	r2, r3
 8008ede:	d1ee      	bne.n	8008ebe <HAL_RCC_ClockConfig+0x17a>
      }
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8008ee0:	687b      	ldr	r3, [r7, #4]
 8008ee2:	681b      	ldr	r3, [r3, #0]
 8008ee4:	2204      	movs	r2, #4
 8008ee6:	4013      	ands	r3, r2
 8008ee8:	d009      	beq.n	8008efe <HAL_RCC_ClockConfig+0x1ba>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE, RCC_ClkInitStruct->APB1CLKDivider);
 8008eea:	4b14      	ldr	r3, [pc, #80]	@ (8008f3c <HAL_RCC_ClockConfig+0x1f8>)
 8008eec:	689b      	ldr	r3, [r3, #8]
 8008eee:	4a15      	ldr	r2, [pc, #84]	@ (8008f44 <HAL_RCC_ClockConfig+0x200>)
 8008ef0:	4013      	ands	r3, r2
 8008ef2:	0019      	movs	r1, r3
 8008ef4:	687b      	ldr	r3, [r7, #4]
 8008ef6:	68da      	ldr	r2, [r3, #12]
 8008ef8:	4b10      	ldr	r3, [pc, #64]	@ (8008f3c <HAL_RCC_ClockConfig+0x1f8>)
 8008efa:	430a      	orrs	r2, r1
 8008efc:	609a      	str	r2, [r3, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = (HAL_RCC_GetSysClockFreq() >> ((AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos]) & 0x1FU));
 8008efe:	f000 f829 	bl	8008f54 <HAL_RCC_GetSysClockFreq>
 8008f02:	0001      	movs	r1, r0
 8008f04:	4b0d      	ldr	r3, [pc, #52]	@ (8008f3c <HAL_RCC_ClockConfig+0x1f8>)
 8008f06:	689b      	ldr	r3, [r3, #8]
 8008f08:	0a1b      	lsrs	r3, r3, #8
 8008f0a:	220f      	movs	r2, #15
 8008f0c:	401a      	ands	r2, r3
 8008f0e:	4b0e      	ldr	r3, [pc, #56]	@ (8008f48 <HAL_RCC_ClockConfig+0x204>)
 8008f10:	0092      	lsls	r2, r2, #2
 8008f12:	58d3      	ldr	r3, [r2, r3]
 8008f14:	221f      	movs	r2, #31
 8008f16:	4013      	ands	r3, r2
 8008f18:	000a      	movs	r2, r1
 8008f1a:	40da      	lsrs	r2, r3
 8008f1c:	4b0b      	ldr	r3, [pc, #44]	@ (8008f4c <HAL_RCC_ClockConfig+0x208>)
 8008f1e:	601a      	str	r2, [r3, #0]

  /* Configure the source of time base considering new system clocks settings*/
  return HAL_InitTick(uwTickPrio);
 8008f20:	4b0b      	ldr	r3, [pc, #44]	@ (8008f50 <HAL_RCC_ClockConfig+0x20c>)
 8008f22:	681b      	ldr	r3, [r3, #0]
 8008f24:	0018      	movs	r0, r3
 8008f26:	f7fc f987 	bl	8005238 <HAL_InitTick>
 8008f2a:	0003      	movs	r3, r0
}
 8008f2c:	0018      	movs	r0, r3
 8008f2e:	46bd      	mov	sp, r7
 8008f30:	b004      	add	sp, #16
 8008f32:	bd80      	pop	{r7, pc}
 8008f34:	40022000 	.word	0x40022000
 8008f38:	00001388 	.word	0x00001388
 8008f3c:	40021000 	.word	0x40021000
 8008f40:	fffff0ff 	.word	0xfffff0ff
 8008f44:	ffff8fff 	.word	0xffff8fff
 8008f48:	0800e330 	.word	0x0800e330
 8008f4c:	20000010 	.word	0x20000010
 8008f50:	20000014 	.word	0x20000014

08008f54 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8008f54:	b580      	push	{r7, lr}
 8008f56:	b086      	sub	sp, #24
 8008f58:	af00      	add	r7, sp, #0
  uint32_t pllvco, pllsource, pllr, pllm, hsidiv;
  uint32_t sysclockfreq;

  if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI)
 8008f5a:	4b3c      	ldr	r3, [pc, #240]	@ (800904c <HAL_RCC_GetSysClockFreq+0xf8>)
 8008f5c:	689b      	ldr	r3, [r3, #8]
 8008f5e:	2238      	movs	r2, #56	@ 0x38
 8008f60:	4013      	ands	r3, r2
 8008f62:	d10f      	bne.n	8008f84 <HAL_RCC_GetSysClockFreq+0x30>
  {
    /* HSISYS can be derived for HSI16 */
    hsidiv = (1UL << ((READ_BIT(RCC->CR, RCC_CR_HSIDIV)) >> RCC_CR_HSIDIV_Pos));
 8008f64:	4b39      	ldr	r3, [pc, #228]	@ (800904c <HAL_RCC_GetSysClockFreq+0xf8>)
 8008f66:	681b      	ldr	r3, [r3, #0]
 8008f68:	0adb      	lsrs	r3, r3, #11
 8008f6a:	2207      	movs	r2, #7
 8008f6c:	4013      	ands	r3, r2
 8008f6e:	2201      	movs	r2, #1
 8008f70:	409a      	lsls	r2, r3
 8008f72:	0013      	movs	r3, r2
 8008f74:	603b      	str	r3, [r7, #0]

    /* HSI used as system clock source */
    sysclockfreq = (HSI_VALUE / hsidiv);
 8008f76:	6839      	ldr	r1, [r7, #0]
 8008f78:	4835      	ldr	r0, [pc, #212]	@ (8009050 <HAL_RCC_GetSysClockFreq+0xfc>)
 8008f7a:	f7f7 f8dd 	bl	8000138 <__udivsi3>
 8008f7e:	0003      	movs	r3, r0
 8008f80:	613b      	str	r3, [r7, #16]
 8008f82:	e05d      	b.n	8009040 <HAL_RCC_GetSysClockFreq+0xec>
  }
  else if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSE)
 8008f84:	4b31      	ldr	r3, [pc, #196]	@ (800904c <HAL_RCC_GetSysClockFreq+0xf8>)
 8008f86:	689b      	ldr	r3, [r3, #8]
 8008f88:	2238      	movs	r2, #56	@ 0x38
 8008f8a:	4013      	ands	r3, r2
 8008f8c:	2b08      	cmp	r3, #8
 8008f8e:	d102      	bne.n	8008f96 <HAL_RCC_GetSysClockFreq+0x42>
  {
    /* HSE used as system clock source */
    sysclockfreq = HSE_VALUE;
 8008f90:	4b30      	ldr	r3, [pc, #192]	@ (8009054 <HAL_RCC_GetSysClockFreq+0x100>)
 8008f92:	613b      	str	r3, [r7, #16]
 8008f94:	e054      	b.n	8009040 <HAL_RCC_GetSysClockFreq+0xec>
  }
  else if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 8008f96:	4b2d      	ldr	r3, [pc, #180]	@ (800904c <HAL_RCC_GetSysClockFreq+0xf8>)
 8008f98:	689b      	ldr	r3, [r3, #8]
 8008f9a:	2238      	movs	r2, #56	@ 0x38
 8008f9c:	4013      	ands	r3, r2
 8008f9e:	2b10      	cmp	r3, #16
 8008fa0:	d138      	bne.n	8009014 <HAL_RCC_GetSysClockFreq+0xc0>
    /* PLL used as system clock  source */

    /* PLL_VCO = ((HSE_VALUE or HSI_VALUE)/ PLLM) * PLLN
    SYSCLK = PLL_VCO / PLLR
    */
    pllsource = (RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC);
 8008fa2:	4b2a      	ldr	r3, [pc, #168]	@ (800904c <HAL_RCC_GetSysClockFreq+0xf8>)
 8008fa4:	68db      	ldr	r3, [r3, #12]
 8008fa6:	2203      	movs	r2, #3
 8008fa8:	4013      	ands	r3, r2
 8008faa:	60fb      	str	r3, [r7, #12]
    pllm = ((RCC->PLLCFGR & RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U ;
 8008fac:	4b27      	ldr	r3, [pc, #156]	@ (800904c <HAL_RCC_GetSysClockFreq+0xf8>)
 8008fae:	68db      	ldr	r3, [r3, #12]
 8008fb0:	091b      	lsrs	r3, r3, #4
 8008fb2:	2207      	movs	r2, #7
 8008fb4:	4013      	ands	r3, r2
 8008fb6:	3301      	adds	r3, #1
 8008fb8:	60bb      	str	r3, [r7, #8]

    switch (pllsource)
 8008fba:	68fb      	ldr	r3, [r7, #12]
 8008fbc:	2b03      	cmp	r3, #3
 8008fbe:	d10d      	bne.n	8008fdc <HAL_RCC_GetSysClockFreq+0x88>
    {
      case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
        pllvco = (HSE_VALUE / pllm) * ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos);
 8008fc0:	68b9      	ldr	r1, [r7, #8]
 8008fc2:	4824      	ldr	r0, [pc, #144]	@ (8009054 <HAL_RCC_GetSysClockFreq+0x100>)
 8008fc4:	f7f7 f8b8 	bl	8000138 <__udivsi3>
 8008fc8:	0003      	movs	r3, r0
 8008fca:	0019      	movs	r1, r3
 8008fcc:	4b1f      	ldr	r3, [pc, #124]	@ (800904c <HAL_RCC_GetSysClockFreq+0xf8>)
 8008fce:	68db      	ldr	r3, [r3, #12]
 8008fd0:	0a1b      	lsrs	r3, r3, #8
 8008fd2:	227f      	movs	r2, #127	@ 0x7f
 8008fd4:	4013      	ands	r3, r2
 8008fd6:	434b      	muls	r3, r1
 8008fd8:	617b      	str	r3, [r7, #20]
        break;
 8008fda:	e00d      	b.n	8008ff8 <HAL_RCC_GetSysClockFreq+0xa4>

      case RCC_PLLSOURCE_HSI:  /* HSI16 used as PLL clock source */
      default:                 /* HSI16 used as PLL clock source */
        pllvco = (HSI_VALUE / pllm) * ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos) ;
 8008fdc:	68b9      	ldr	r1, [r7, #8]
 8008fde:	481c      	ldr	r0, [pc, #112]	@ (8009050 <HAL_RCC_GetSysClockFreq+0xfc>)
 8008fe0:	f7f7 f8aa 	bl	8000138 <__udivsi3>
 8008fe4:	0003      	movs	r3, r0
 8008fe6:	0019      	movs	r1, r3
 8008fe8:	4b18      	ldr	r3, [pc, #96]	@ (800904c <HAL_RCC_GetSysClockFreq+0xf8>)
 8008fea:	68db      	ldr	r3, [r3, #12]
 8008fec:	0a1b      	lsrs	r3, r3, #8
 8008fee:	227f      	movs	r2, #127	@ 0x7f
 8008ff0:	4013      	ands	r3, r2
 8008ff2:	434b      	muls	r3, r1
 8008ff4:	617b      	str	r3, [r7, #20]
        break;
 8008ff6:	46c0      	nop			@ (mov r8, r8)
    }
    pllr = (((RCC->PLLCFGR & RCC_PLLCFGR_PLLR) >> RCC_PLLCFGR_PLLR_Pos) + 1U);
 8008ff8:	4b14      	ldr	r3, [pc, #80]	@ (800904c <HAL_RCC_GetSysClockFreq+0xf8>)
 8008ffa:	68db      	ldr	r3, [r3, #12]
 8008ffc:	0f5b      	lsrs	r3, r3, #29
 8008ffe:	2207      	movs	r2, #7
 8009000:	4013      	ands	r3, r2
 8009002:	3301      	adds	r3, #1
 8009004:	607b      	str	r3, [r7, #4]
    sysclockfreq = pllvco / pllr;
 8009006:	6879      	ldr	r1, [r7, #4]
 8009008:	6978      	ldr	r0, [r7, #20]
 800900a:	f7f7 f895 	bl	8000138 <__udivsi3>
 800900e:	0003      	movs	r3, r0
 8009010:	613b      	str	r3, [r7, #16]
 8009012:	e015      	b.n	8009040 <HAL_RCC_GetSysClockFreq+0xec>
  }
  else if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_LSE)
 8009014:	4b0d      	ldr	r3, [pc, #52]	@ (800904c <HAL_RCC_GetSysClockFreq+0xf8>)
 8009016:	689b      	ldr	r3, [r3, #8]
 8009018:	2238      	movs	r2, #56	@ 0x38
 800901a:	4013      	ands	r3, r2
 800901c:	2b20      	cmp	r3, #32
 800901e:	d103      	bne.n	8009028 <HAL_RCC_GetSysClockFreq+0xd4>
  {
    /* LSE used as system clock source */
    sysclockfreq = LSE_VALUE;
 8009020:	2380      	movs	r3, #128	@ 0x80
 8009022:	021b      	lsls	r3, r3, #8
 8009024:	613b      	str	r3, [r7, #16]
 8009026:	e00b      	b.n	8009040 <HAL_RCC_GetSysClockFreq+0xec>
  }
  else if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_LSI)
 8009028:	4b08      	ldr	r3, [pc, #32]	@ (800904c <HAL_RCC_GetSysClockFreq+0xf8>)
 800902a:	689b      	ldr	r3, [r3, #8]
 800902c:	2238      	movs	r2, #56	@ 0x38
 800902e:	4013      	ands	r3, r2
 8009030:	2b18      	cmp	r3, #24
 8009032:	d103      	bne.n	800903c <HAL_RCC_GetSysClockFreq+0xe8>
  {
    /* LSI used as system clock source */
    sysclockfreq = LSI_VALUE;
 8009034:	23fa      	movs	r3, #250	@ 0xfa
 8009036:	01db      	lsls	r3, r3, #7
 8009038:	613b      	str	r3, [r7, #16]
 800903a:	e001      	b.n	8009040 <HAL_RCC_GetSysClockFreq+0xec>
  }
  else
  {
    sysclockfreq = 0U;
 800903c:	2300      	movs	r3, #0
 800903e:	613b      	str	r3, [r7, #16]
  }

  return sysclockfreq;
 8009040:	693b      	ldr	r3, [r7, #16]
}
 8009042:	0018      	movs	r0, r3
 8009044:	46bd      	mov	sp, r7
 8009046:	b006      	add	sp, #24
 8009048:	bd80      	pop	{r7, pc}
 800904a:	46c0      	nop			@ (mov r8, r8)
 800904c:	40021000 	.word	0x40021000
 8009050:	00f42400 	.word	0x00f42400
 8009054:	007a1200 	.word	0x007a1200

08009058 <HAL_RCC_GetHCLKFreq>:
  *
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency.
  * @retval HCLK frequency in Hz
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8009058:	b580      	push	{r7, lr}
 800905a:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 800905c:	4b02      	ldr	r3, [pc, #8]	@ (8009068 <HAL_RCC_GetHCLKFreq+0x10>)
 800905e:	681b      	ldr	r3, [r3, #0]
}
 8009060:	0018      	movs	r0, r3
 8009062:	46bd      	mov	sp, r7
 8009064:	bd80      	pop	{r7, pc}
 8009066:	46c0      	nop			@ (mov r8, r8)
 8009068:	20000010 	.word	0x20000010

0800906c <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency in Hz
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 800906c:	b5b0      	push	{r4, r5, r7, lr}
 800906e:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return ((uint32_t)(__LL_RCC_CALC_PCLK1_FREQ(HAL_RCC_GetHCLKFreq(), LL_RCC_GetAPB1Prescaler())));
 8009070:	f7ff fff2 	bl	8009058 <HAL_RCC_GetHCLKFreq>
 8009074:	0004      	movs	r4, r0
 8009076:	f7ff fb49 	bl	800870c <LL_RCC_GetAPB1Prescaler>
 800907a:	0003      	movs	r3, r0
 800907c:	0b1a      	lsrs	r2, r3, #12
 800907e:	4b05      	ldr	r3, [pc, #20]	@ (8009094 <HAL_RCC_GetPCLK1Freq+0x28>)
 8009080:	0092      	lsls	r2, r2, #2
 8009082:	58d3      	ldr	r3, [r2, r3]
 8009084:	221f      	movs	r2, #31
 8009086:	4013      	ands	r3, r2
 8009088:	40dc      	lsrs	r4, r3
 800908a:	0023      	movs	r3, r4
}
 800908c:	0018      	movs	r0, r3
 800908e:	46bd      	mov	sp, r7
 8009090:	bdb0      	pop	{r4, r5, r7, pc}
 8009092:	46c0      	nop			@ (mov r8, r8)
 8009094:	0800e370 	.word	0x0800e370

08009098 <HAL_RCCEx_PeriphCLKConfig>:
  *         the RTC clock source: in this case the access to Backup domain is enabled.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 8009098:	b580      	push	{r7, lr}
 800909a:	b086      	sub	sp, #24
 800909c:	af00      	add	r7, sp, #0
 800909e:	6078      	str	r0, [r7, #4]
  uint32_t tmpregister;
  uint32_t tickstart;
  HAL_StatusTypeDef ret    = HAL_OK;   /* Intermediate status */
 80090a0:	2313      	movs	r3, #19
 80090a2:	18fb      	adds	r3, r7, r3
 80090a4:	2200      	movs	r2, #0
 80090a6:	701a      	strb	r2, [r3, #0]
  HAL_StatusTypeDef status = HAL_OK;   /* Final status */
 80090a8:	2312      	movs	r3, #18
 80090aa:	18fb      	adds	r3, r7, r3
 80090ac:	2200      	movs	r2, #0
 80090ae:	701a      	strb	r2, [r3, #0]

  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));

  /*-------------------------- RTC clock source configuration ----------------------*/
  if ((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC)
 80090b0:	687b      	ldr	r3, [r7, #4]
 80090b2:	681a      	ldr	r2, [r3, #0]
 80090b4:	2380      	movs	r3, #128	@ 0x80
 80090b6:	029b      	lsls	r3, r3, #10
 80090b8:	4013      	ands	r3, r2
 80090ba:	d100      	bne.n	80090be <HAL_RCCEx_PeriphCLKConfig+0x26>
 80090bc:	e0a3      	b.n	8009206 <HAL_RCCEx_PeriphCLKConfig+0x16e>
  {
    FlagStatus       pwrclkchanged = RESET;
 80090be:	2011      	movs	r0, #17
 80090c0:	183b      	adds	r3, r7, r0
 80090c2:	2200      	movs	r2, #0
 80090c4:	701a      	strb	r2, [r3, #0]

    /* Check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* Enable Power Clock */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 80090c6:	4b86      	ldr	r3, [pc, #536]	@ (80092e0 <HAL_RCCEx_PeriphCLKConfig+0x248>)
 80090c8:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 80090ca:	2380      	movs	r3, #128	@ 0x80
 80090cc:	055b      	lsls	r3, r3, #21
 80090ce:	4013      	ands	r3, r2
 80090d0:	d110      	bne.n	80090f4 <HAL_RCCEx_PeriphCLKConfig+0x5c>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 80090d2:	4b83      	ldr	r3, [pc, #524]	@ (80092e0 <HAL_RCCEx_PeriphCLKConfig+0x248>)
 80090d4:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 80090d6:	4b82      	ldr	r3, [pc, #520]	@ (80092e0 <HAL_RCCEx_PeriphCLKConfig+0x248>)
 80090d8:	2180      	movs	r1, #128	@ 0x80
 80090da:	0549      	lsls	r1, r1, #21
 80090dc:	430a      	orrs	r2, r1
 80090de:	63da      	str	r2, [r3, #60]	@ 0x3c
 80090e0:	4b7f      	ldr	r3, [pc, #508]	@ (80092e0 <HAL_RCCEx_PeriphCLKConfig+0x248>)
 80090e2:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 80090e4:	2380      	movs	r3, #128	@ 0x80
 80090e6:	055b      	lsls	r3, r3, #21
 80090e8:	4013      	ands	r3, r2
 80090ea:	60bb      	str	r3, [r7, #8]
 80090ec:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 80090ee:	183b      	adds	r3, r7, r0
 80090f0:	2201      	movs	r2, #1
 80090f2:	701a      	strb	r2, [r3, #0]
    }

    /* Enable write access to Backup domain */
    SET_BIT(PWR->CR1, PWR_CR1_DBP);
 80090f4:	4b7b      	ldr	r3, [pc, #492]	@ (80092e4 <HAL_RCCEx_PeriphCLKConfig+0x24c>)
 80090f6:	681a      	ldr	r2, [r3, #0]
 80090f8:	4b7a      	ldr	r3, [pc, #488]	@ (80092e4 <HAL_RCCEx_PeriphCLKConfig+0x24c>)
 80090fa:	2180      	movs	r1, #128	@ 0x80
 80090fc:	0049      	lsls	r1, r1, #1
 80090fe:	430a      	orrs	r2, r1
 8009100:	601a      	str	r2, [r3, #0]

    /* Wait for Backup domain Write protection disable */
    tickstart = HAL_GetTick();
 8009102:	f7fc f8f5 	bl	80052f0 <HAL_GetTick>
 8009106:	0003      	movs	r3, r0
 8009108:	60fb      	str	r3, [r7, #12]

    while ((PWR->CR1 & PWR_CR1_DBP) == 0U)
 800910a:	e00b      	b.n	8009124 <HAL_RCCEx_PeriphCLKConfig+0x8c>
    {
      if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 800910c:	f7fc f8f0 	bl	80052f0 <HAL_GetTick>
 8009110:	0002      	movs	r2, r0
 8009112:	68fb      	ldr	r3, [r7, #12]
 8009114:	1ad3      	subs	r3, r2, r3
 8009116:	2b02      	cmp	r3, #2
 8009118:	d904      	bls.n	8009124 <HAL_RCCEx_PeriphCLKConfig+0x8c>
      {
        ret = HAL_TIMEOUT;
 800911a:	2313      	movs	r3, #19
 800911c:	18fb      	adds	r3, r7, r3
 800911e:	2203      	movs	r2, #3
 8009120:	701a      	strb	r2, [r3, #0]
        break;
 8009122:	e005      	b.n	8009130 <HAL_RCCEx_PeriphCLKConfig+0x98>
    while ((PWR->CR1 & PWR_CR1_DBP) == 0U)
 8009124:	4b6f      	ldr	r3, [pc, #444]	@ (80092e4 <HAL_RCCEx_PeriphCLKConfig+0x24c>)
 8009126:	681a      	ldr	r2, [r3, #0]
 8009128:	2380      	movs	r3, #128	@ 0x80
 800912a:	005b      	lsls	r3, r3, #1
 800912c:	4013      	ands	r3, r2
 800912e:	d0ed      	beq.n	800910c <HAL_RCCEx_PeriphCLKConfig+0x74>
      }
    }

    if (ret == HAL_OK)
 8009130:	2313      	movs	r3, #19
 8009132:	18fb      	adds	r3, r7, r3
 8009134:	781b      	ldrb	r3, [r3, #0]
 8009136:	2b00      	cmp	r3, #0
 8009138:	d154      	bne.n	80091e4 <HAL_RCCEx_PeriphCLKConfig+0x14c>
    {
      /* Reset the Backup domain only if the RTC Clock source selection is modified from default */
      tmpregister = READ_BIT(RCC->BDCR, RCC_BDCR_RTCSEL);
 800913a:	4b69      	ldr	r3, [pc, #420]	@ (80092e0 <HAL_RCCEx_PeriphCLKConfig+0x248>)
 800913c:	6dda      	ldr	r2, [r3, #92]	@ 0x5c
 800913e:	23c0      	movs	r3, #192	@ 0xc0
 8009140:	009b      	lsls	r3, r3, #2
 8009142:	4013      	ands	r3, r2
 8009144:	617b      	str	r3, [r7, #20]

      /* Reset the Backup domain only if the RTC Clock source selection is modified */
      if ((tmpregister != RCC_RTCCLKSOURCE_NONE) && (tmpregister != PeriphClkInit->RTCClockSelection))
 8009146:	697b      	ldr	r3, [r7, #20]
 8009148:	2b00      	cmp	r3, #0
 800914a:	d019      	beq.n	8009180 <HAL_RCCEx_PeriphCLKConfig+0xe8>
 800914c:	687b      	ldr	r3, [r7, #4]
 800914e:	699b      	ldr	r3, [r3, #24]
 8009150:	697a      	ldr	r2, [r7, #20]
 8009152:	429a      	cmp	r2, r3
 8009154:	d014      	beq.n	8009180 <HAL_RCCEx_PeriphCLKConfig+0xe8>
      {
        /* Store the content of BDCR register before the reset of Backup Domain */
        tmpregister = READ_BIT(RCC->BDCR, ~(RCC_BDCR_RTCSEL));
 8009156:	4b62      	ldr	r3, [pc, #392]	@ (80092e0 <HAL_RCCEx_PeriphCLKConfig+0x248>)
 8009158:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800915a:	4a63      	ldr	r2, [pc, #396]	@ (80092e8 <HAL_RCCEx_PeriphCLKConfig+0x250>)
 800915c:	4013      	ands	r3, r2
 800915e:	617b      	str	r3, [r7, #20]
        /* RTC Clock selection can be changed only if the Backup Domain is reset */
        __HAL_RCC_BACKUPRESET_FORCE();
 8009160:	4b5f      	ldr	r3, [pc, #380]	@ (80092e0 <HAL_RCCEx_PeriphCLKConfig+0x248>)
 8009162:	6dda      	ldr	r2, [r3, #92]	@ 0x5c
 8009164:	4b5e      	ldr	r3, [pc, #376]	@ (80092e0 <HAL_RCCEx_PeriphCLKConfig+0x248>)
 8009166:	2180      	movs	r1, #128	@ 0x80
 8009168:	0249      	lsls	r1, r1, #9
 800916a:	430a      	orrs	r2, r1
 800916c:	65da      	str	r2, [r3, #92]	@ 0x5c
        __HAL_RCC_BACKUPRESET_RELEASE();
 800916e:	4b5c      	ldr	r3, [pc, #368]	@ (80092e0 <HAL_RCCEx_PeriphCLKConfig+0x248>)
 8009170:	6dda      	ldr	r2, [r3, #92]	@ 0x5c
 8009172:	4b5b      	ldr	r3, [pc, #364]	@ (80092e0 <HAL_RCCEx_PeriphCLKConfig+0x248>)
 8009174:	495d      	ldr	r1, [pc, #372]	@ (80092ec <HAL_RCCEx_PeriphCLKConfig+0x254>)
 8009176:	400a      	ands	r2, r1
 8009178:	65da      	str	r2, [r3, #92]	@ 0x5c
        /* Restore the Content of BDCR register */
        RCC->BDCR = tmpregister;
 800917a:	4b59      	ldr	r3, [pc, #356]	@ (80092e0 <HAL_RCCEx_PeriphCLKConfig+0x248>)
 800917c:	697a      	ldr	r2, [r7, #20]
 800917e:	65da      	str	r2, [r3, #92]	@ 0x5c
      }

      /* Wait for LSE reactivation if LSE was enable prior to Backup Domain reset */
      if (HAL_IS_BIT_SET(tmpregister, RCC_BDCR_LSEON))
 8009180:	697b      	ldr	r3, [r7, #20]
 8009182:	2201      	movs	r2, #1
 8009184:	4013      	ands	r3, r2
 8009186:	d016      	beq.n	80091b6 <HAL_RCCEx_PeriphCLKConfig+0x11e>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8009188:	f7fc f8b2 	bl	80052f0 <HAL_GetTick>
 800918c:	0003      	movs	r3, r0
 800918e:	60fb      	str	r3, [r7, #12]

        /* Wait till LSE is ready */
        while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8009190:	e00c      	b.n	80091ac <HAL_RCCEx_PeriphCLKConfig+0x114>
        {
          if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8009192:	f7fc f8ad 	bl	80052f0 <HAL_GetTick>
 8009196:	0002      	movs	r2, r0
 8009198:	68fb      	ldr	r3, [r7, #12]
 800919a:	1ad3      	subs	r3, r2, r3
 800919c:	4a54      	ldr	r2, [pc, #336]	@ (80092f0 <HAL_RCCEx_PeriphCLKConfig+0x258>)
 800919e:	4293      	cmp	r3, r2
 80091a0:	d904      	bls.n	80091ac <HAL_RCCEx_PeriphCLKConfig+0x114>
          {
            ret = HAL_TIMEOUT;
 80091a2:	2313      	movs	r3, #19
 80091a4:	18fb      	adds	r3, r7, r3
 80091a6:	2203      	movs	r2, #3
 80091a8:	701a      	strb	r2, [r3, #0]
            break;
 80091aa:	e004      	b.n	80091b6 <HAL_RCCEx_PeriphCLKConfig+0x11e>
        while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 80091ac:	4b4c      	ldr	r3, [pc, #304]	@ (80092e0 <HAL_RCCEx_PeriphCLKConfig+0x248>)
 80091ae:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80091b0:	2202      	movs	r2, #2
 80091b2:	4013      	ands	r3, r2
 80091b4:	d0ed      	beq.n	8009192 <HAL_RCCEx_PeriphCLKConfig+0xfa>
          }
        }
      }

      if (ret == HAL_OK)
 80091b6:	2313      	movs	r3, #19
 80091b8:	18fb      	adds	r3, r7, r3
 80091ba:	781b      	ldrb	r3, [r3, #0]
 80091bc:	2b00      	cmp	r3, #0
 80091be:	d10a      	bne.n	80091d6 <HAL_RCCEx_PeriphCLKConfig+0x13e>
      {
        /* Apply new RTC clock source selection */
        __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 80091c0:	4b47      	ldr	r3, [pc, #284]	@ (80092e0 <HAL_RCCEx_PeriphCLKConfig+0x248>)
 80091c2:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80091c4:	4a48      	ldr	r2, [pc, #288]	@ (80092e8 <HAL_RCCEx_PeriphCLKConfig+0x250>)
 80091c6:	4013      	ands	r3, r2
 80091c8:	0019      	movs	r1, r3
 80091ca:	687b      	ldr	r3, [r7, #4]
 80091cc:	699a      	ldr	r2, [r3, #24]
 80091ce:	4b44      	ldr	r3, [pc, #272]	@ (80092e0 <HAL_RCCEx_PeriphCLKConfig+0x248>)
 80091d0:	430a      	orrs	r2, r1
 80091d2:	65da      	str	r2, [r3, #92]	@ 0x5c
 80091d4:	e00c      	b.n	80091f0 <HAL_RCCEx_PeriphCLKConfig+0x158>
      }
      else
      {
        /* set overall return value */
        status = ret;
 80091d6:	2312      	movs	r3, #18
 80091d8:	18fb      	adds	r3, r7, r3
 80091da:	2213      	movs	r2, #19
 80091dc:	18ba      	adds	r2, r7, r2
 80091de:	7812      	ldrb	r2, [r2, #0]
 80091e0:	701a      	strb	r2, [r3, #0]
 80091e2:	e005      	b.n	80091f0 <HAL_RCCEx_PeriphCLKConfig+0x158>
      }
    }
    else
    {
      /* set overall return value */
      status = ret;
 80091e4:	2312      	movs	r3, #18
 80091e6:	18fb      	adds	r3, r7, r3
 80091e8:	2213      	movs	r2, #19
 80091ea:	18ba      	adds	r2, r7, r2
 80091ec:	7812      	ldrb	r2, [r2, #0]
 80091ee:	701a      	strb	r2, [r3, #0]
    }

    /* Restore clock configuration if changed */
    if (pwrclkchanged == SET)
 80091f0:	2311      	movs	r3, #17
 80091f2:	18fb      	adds	r3, r7, r3
 80091f4:	781b      	ldrb	r3, [r3, #0]
 80091f6:	2b01      	cmp	r3, #1
 80091f8:	d105      	bne.n	8009206 <HAL_RCCEx_PeriphCLKConfig+0x16e>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 80091fa:	4b39      	ldr	r3, [pc, #228]	@ (80092e0 <HAL_RCCEx_PeriphCLKConfig+0x248>)
 80091fc:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 80091fe:	4b38      	ldr	r3, [pc, #224]	@ (80092e0 <HAL_RCCEx_PeriphCLKConfig+0x248>)
 8009200:	493c      	ldr	r1, [pc, #240]	@ (80092f4 <HAL_RCCEx_PeriphCLKConfig+0x25c>)
 8009202:	400a      	ands	r2, r1
 8009204:	63da      	str	r2, [r3, #60]	@ 0x3c
    }
  }

  /*-------------------------- USART1 clock source configuration -------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART1) == RCC_PERIPHCLK_USART1)
 8009206:	687b      	ldr	r3, [r7, #4]
 8009208:	681b      	ldr	r3, [r3, #0]
 800920a:	2201      	movs	r2, #1
 800920c:	4013      	ands	r3, r2
 800920e:	d009      	beq.n	8009224 <HAL_RCCEx_PeriphCLKConfig+0x18c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART1CLKSOURCE(PeriphClkInit->Usart1ClockSelection));

    /* Configure the USART1 clock source */
    __HAL_RCC_USART1_CONFIG(PeriphClkInit->Usart1ClockSelection);
 8009210:	4b33      	ldr	r3, [pc, #204]	@ (80092e0 <HAL_RCCEx_PeriphCLKConfig+0x248>)
 8009212:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8009214:	2203      	movs	r2, #3
 8009216:	4393      	bics	r3, r2
 8009218:	0019      	movs	r1, r3
 800921a:	687b      	ldr	r3, [r7, #4]
 800921c:	685a      	ldr	r2, [r3, #4]
 800921e:	4b30      	ldr	r3, [pc, #192]	@ (80092e0 <HAL_RCCEx_PeriphCLKConfig+0x248>)
 8009220:	430a      	orrs	r2, r1
 8009222:	655a      	str	r2, [r3, #84]	@ 0x54
  }

#if defined(RCC_CCIPR_USART2SEL)
  /*-------------------------- USART2 clock source configuration -------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART2) == RCC_PERIPHCLK_USART2)
 8009224:	687b      	ldr	r3, [r7, #4]
 8009226:	681b      	ldr	r3, [r3, #0]
 8009228:	2202      	movs	r2, #2
 800922a:	4013      	ands	r3, r2
 800922c:	d009      	beq.n	8009242 <HAL_RCCEx_PeriphCLKConfig+0x1aa>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART2CLKSOURCE(PeriphClkInit->Usart2ClockSelection));

    /* Configure the USART2 clock source */
    __HAL_RCC_USART2_CONFIG(PeriphClkInit->Usart2ClockSelection);
 800922e:	4b2c      	ldr	r3, [pc, #176]	@ (80092e0 <HAL_RCCEx_PeriphCLKConfig+0x248>)
 8009230:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8009232:	220c      	movs	r2, #12
 8009234:	4393      	bics	r3, r2
 8009236:	0019      	movs	r1, r3
 8009238:	687b      	ldr	r3, [r7, #4]
 800923a:	689a      	ldr	r2, [r3, #8]
 800923c:	4b28      	ldr	r3, [pc, #160]	@ (80092e0 <HAL_RCCEx_PeriphCLKConfig+0x248>)
 800923e:	430a      	orrs	r2, r1
 8009240:	655a      	str	r2, [r3, #84]	@ 0x54
    __HAL_RCC_LPTIM2_CONFIG(PeriphClkInit->Lptim2ClockSelection);
  }
#endif /* RCC_CCIPR_LPTIM2SEL */

  /*-------------------------- I2C1 clock source configuration ---------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C1) == RCC_PERIPHCLK_I2C1)
 8009242:	687b      	ldr	r3, [r7, #4]
 8009244:	681b      	ldr	r3, [r3, #0]
 8009246:	2220      	movs	r2, #32
 8009248:	4013      	ands	r3, r2
 800924a:	d009      	beq.n	8009260 <HAL_RCCEx_PeriphCLKConfig+0x1c8>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C1CLKSOURCE(PeriphClkInit->I2c1ClockSelection));

    /* Configure the I2C1 clock source */
    __HAL_RCC_I2C1_CONFIG(PeriphClkInit->I2c1ClockSelection);
 800924c:	4b24      	ldr	r3, [pc, #144]	@ (80092e0 <HAL_RCCEx_PeriphCLKConfig+0x248>)
 800924e:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8009250:	4a29      	ldr	r2, [pc, #164]	@ (80092f8 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8009252:	4013      	ands	r3, r2
 8009254:	0019      	movs	r1, r3
 8009256:	687b      	ldr	r3, [r7, #4]
 8009258:	68da      	ldr	r2, [r3, #12]
 800925a:	4b21      	ldr	r3, [pc, #132]	@ (80092e0 <HAL_RCCEx_PeriphCLKConfig+0x248>)
 800925c:	430a      	orrs	r2, r1
 800925e:	655a      	str	r2, [r3, #84]	@ 0x54
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLLQCLK);
    }
  }
#endif /* RNG */
  /*-------------------------- ADC clock source configuration ----------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC) == RCC_PERIPHCLK_ADC)
 8009260:	687b      	ldr	r3, [r7, #4]
 8009262:	681a      	ldr	r2, [r3, #0]
 8009264:	2380      	movs	r3, #128	@ 0x80
 8009266:	01db      	lsls	r3, r3, #7
 8009268:	4013      	ands	r3, r2
 800926a:	d015      	beq.n	8009298 <HAL_RCCEx_PeriphCLKConfig+0x200>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ADCCLKSOURCE(PeriphClkInit->AdcClockSelection));

    /* Configure the ADC interface clock source */
    __HAL_RCC_ADC_CONFIG(PeriphClkInit->AdcClockSelection);
 800926c:	4b1c      	ldr	r3, [pc, #112]	@ (80092e0 <HAL_RCCEx_PeriphCLKConfig+0x248>)
 800926e:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8009270:	009b      	lsls	r3, r3, #2
 8009272:	0899      	lsrs	r1, r3, #2
 8009274:	687b      	ldr	r3, [r7, #4]
 8009276:	695a      	ldr	r2, [r3, #20]
 8009278:	4b19      	ldr	r3, [pc, #100]	@ (80092e0 <HAL_RCCEx_PeriphCLKConfig+0x248>)
 800927a:	430a      	orrs	r2, r1
 800927c:	655a      	str	r2, [r3, #84]	@ 0x54

    if (PeriphClkInit->AdcClockSelection == RCC_ADCCLKSOURCE_PLLADC)
 800927e:	687b      	ldr	r3, [r7, #4]
 8009280:	695a      	ldr	r2, [r3, #20]
 8009282:	2380      	movs	r3, #128	@ 0x80
 8009284:	05db      	lsls	r3, r3, #23
 8009286:	429a      	cmp	r2, r3
 8009288:	d106      	bne.n	8009298 <HAL_RCCEx_PeriphCLKConfig+0x200>
    {
      /* Enable PLLPCLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLLPCLK);
 800928a:	4b15      	ldr	r3, [pc, #84]	@ (80092e0 <HAL_RCCEx_PeriphCLKConfig+0x248>)
 800928c:	68da      	ldr	r2, [r3, #12]
 800928e:	4b14      	ldr	r3, [pc, #80]	@ (80092e0 <HAL_RCCEx_PeriphCLKConfig+0x248>)
 8009290:	2180      	movs	r1, #128	@ 0x80
 8009292:	0249      	lsls	r1, r1, #9
 8009294:	430a      	orrs	r2, r1
 8009296:	60da      	str	r2, [r3, #12]
    }
  }
#endif /* RCC_CCIPR_TIM15SEL */

  /*-------------------------- I2S1 clock source configuration ---------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S1) == RCC_PERIPHCLK_I2S1)
 8009298:	687b      	ldr	r3, [r7, #4]
 800929a:	681a      	ldr	r2, [r3, #0]
 800929c:	2380      	movs	r3, #128	@ 0x80
 800929e:	011b      	lsls	r3, r3, #4
 80092a0:	4013      	ands	r3, r2
 80092a2:	d016      	beq.n	80092d2 <HAL_RCCEx_PeriphCLKConfig+0x23a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2S1CLKSOURCE(PeriphClkInit->I2s1ClockSelection));

    /* Configure the I2S1 clock source */
    __HAL_RCC_I2S1_CONFIG(PeriphClkInit->I2s1ClockSelection);
 80092a4:	4b0e      	ldr	r3, [pc, #56]	@ (80092e0 <HAL_RCCEx_PeriphCLKConfig+0x248>)
 80092a6:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80092a8:	4a14      	ldr	r2, [pc, #80]	@ (80092fc <HAL_RCCEx_PeriphCLKConfig+0x264>)
 80092aa:	4013      	ands	r3, r2
 80092ac:	0019      	movs	r1, r3
 80092ae:	687b      	ldr	r3, [r7, #4]
 80092b0:	691a      	ldr	r2, [r3, #16]
 80092b2:	4b0b      	ldr	r3, [pc, #44]	@ (80092e0 <HAL_RCCEx_PeriphCLKConfig+0x248>)
 80092b4:	430a      	orrs	r2, r1
 80092b6:	655a      	str	r2, [r3, #84]	@ 0x54

    if (PeriphClkInit->I2s1ClockSelection == RCC_I2S1CLKSOURCE_PLL)
 80092b8:	687b      	ldr	r3, [r7, #4]
 80092ba:	691a      	ldr	r2, [r3, #16]
 80092bc:	2380      	movs	r3, #128	@ 0x80
 80092be:	01db      	lsls	r3, r3, #7
 80092c0:	429a      	cmp	r2, r3
 80092c2:	d106      	bne.n	80092d2 <HAL_RCCEx_PeriphCLKConfig+0x23a>
    {
      /* Enable PLLPCLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLLPCLK);
 80092c4:	4b06      	ldr	r3, [pc, #24]	@ (80092e0 <HAL_RCCEx_PeriphCLKConfig+0x248>)
 80092c6:	68da      	ldr	r2, [r3, #12]
 80092c8:	4b05      	ldr	r3, [pc, #20]	@ (80092e0 <HAL_RCCEx_PeriphCLKConfig+0x248>)
 80092ca:	2180      	movs	r1, #128	@ 0x80
 80092cc:	0249      	lsls	r1, r1, #9
 80092ce:	430a      	orrs	r2, r1
 80092d0:	60da      	str	r2, [r3, #12]
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLLQCLK);
    }
  }
#endif /* FDCAN1 || FDCAN2 */

  return status;
 80092d2:	2312      	movs	r3, #18
 80092d4:	18fb      	adds	r3, r7, r3
 80092d6:	781b      	ldrb	r3, [r3, #0]
}
 80092d8:	0018      	movs	r0, r3
 80092da:	46bd      	mov	sp, r7
 80092dc:	b006      	add	sp, #24
 80092de:	bd80      	pop	{r7, pc}
 80092e0:	40021000 	.word	0x40021000
 80092e4:	40007000 	.word	0x40007000
 80092e8:	fffffcff 	.word	0xfffffcff
 80092ec:	fffeffff 	.word	0xfffeffff
 80092f0:	00001388 	.word	0x00001388
 80092f4:	efffffff 	.word	0xefffffff
 80092f8:	ffffcfff 	.word	0xffffcfff
 80092fc:	ffff3fff 	.word	0xffff3fff

08009300 <HAL_SPI_Init>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Init(SPI_HandleTypeDef *hspi)
{
 8009300:	b580      	push	{r7, lr}
 8009302:	b084      	sub	sp, #16
 8009304:	af00      	add	r7, sp, #0
 8009306:	6078      	str	r0, [r7, #4]
  uint32_t frxth;

  /* Check the SPI handle allocation */
  if (hspi == NULL)
 8009308:	687b      	ldr	r3, [r7, #4]
 800930a:	2b00      	cmp	r3, #0
 800930c:	d101      	bne.n	8009312 <HAL_SPI_Init+0x12>
  {
    return HAL_ERROR;
 800930e:	2301      	movs	r3, #1
 8009310:	e0a8      	b.n	8009464 <HAL_SPI_Init+0x164>
  assert_param(IS_SPI_NSS(hspi->Init.NSS));
  assert_param(IS_SPI_NSSP(hspi->Init.NSSPMode));
  assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
  assert_param(IS_SPI_FIRST_BIT(hspi->Init.FirstBit));
  assert_param(IS_SPI_TIMODE(hspi->Init.TIMode));
  if (hspi->Init.TIMode == SPI_TIMODE_DISABLE)
 8009312:	687b      	ldr	r3, [r7, #4]
 8009314:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8009316:	2b00      	cmp	r3, #0
 8009318:	d109      	bne.n	800932e <HAL_SPI_Init+0x2e>
  {
    assert_param(IS_SPI_CPOL(hspi->Init.CLKPolarity));
    assert_param(IS_SPI_CPHA(hspi->Init.CLKPhase));

    if (hspi->Init.Mode == SPI_MODE_MASTER)
 800931a:	687b      	ldr	r3, [r7, #4]
 800931c:	685a      	ldr	r2, [r3, #4]
 800931e:	2382      	movs	r3, #130	@ 0x82
 8009320:	005b      	lsls	r3, r3, #1
 8009322:	429a      	cmp	r2, r3
 8009324:	d009      	beq.n	800933a <HAL_SPI_Init+0x3a>
      assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
    }
    else
    {
      /* Baudrate prescaler not use in Motoraola Slave mode. force to default value */
      hspi->Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 8009326:	687b      	ldr	r3, [r7, #4]
 8009328:	2200      	movs	r2, #0
 800932a:	61da      	str	r2, [r3, #28]
 800932c:	e005      	b.n	800933a <HAL_SPI_Init+0x3a>
  else
  {
    assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));

    /* Force polarity and phase to TI protocaol requirements */
    hspi->Init.CLKPolarity = SPI_POLARITY_LOW;
 800932e:	687b      	ldr	r3, [r7, #4]
 8009330:	2200      	movs	r2, #0
 8009332:	611a      	str	r2, [r3, #16]
    hspi->Init.CLKPhase    = SPI_PHASE_1EDGE;
 8009334:	687b      	ldr	r3, [r7, #4]
 8009336:	2200      	movs	r2, #0
 8009338:	615a      	str	r2, [r3, #20]
  {
    assert_param(IS_SPI_CRC_POLYNOMIAL(hspi->Init.CRCPolynomial));
    assert_param(IS_SPI_CRC_LENGTH(hspi->Init.CRCLength));
  }
#else
  hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 800933a:	687b      	ldr	r3, [r7, #4]
 800933c:	2200      	movs	r2, #0
 800933e:	629a      	str	r2, [r3, #40]	@ 0x28
#endif /* USE_SPI_CRC */

  if (hspi->State == HAL_SPI_STATE_RESET)
 8009340:	687b      	ldr	r3, [r7, #4]
 8009342:	225d      	movs	r2, #93	@ 0x5d
 8009344:	5c9b      	ldrb	r3, [r3, r2]
 8009346:	b2db      	uxtb	r3, r3
 8009348:	2b00      	cmp	r3, #0
 800934a:	d107      	bne.n	800935c <HAL_SPI_Init+0x5c>
  {
    /* Allocate lock resource and initialize it */
    hspi->Lock = HAL_UNLOCKED;
 800934c:	687b      	ldr	r3, [r7, #4]
 800934e:	225c      	movs	r2, #92	@ 0x5c
 8009350:	2100      	movs	r1, #0
 8009352:	5499      	strb	r1, [r3, r2]

    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    hspi->MspInitCallback(hspi);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_SPI_MspInit(hspi);
 8009354:	687b      	ldr	r3, [r7, #4]
 8009356:	0018      	movs	r0, r3
 8009358:	f7fb fcae 	bl	8004cb8 <HAL_SPI_MspInit>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
  }

  hspi->State = HAL_SPI_STATE_BUSY;
 800935c:	687b      	ldr	r3, [r7, #4]
 800935e:	225d      	movs	r2, #93	@ 0x5d
 8009360:	2102      	movs	r1, #2
 8009362:	5499      	strb	r1, [r3, r2]

  /* Disable the selected SPI peripheral */
  __HAL_SPI_DISABLE(hspi);
 8009364:	687b      	ldr	r3, [r7, #4]
 8009366:	681b      	ldr	r3, [r3, #0]
 8009368:	681a      	ldr	r2, [r3, #0]
 800936a:	687b      	ldr	r3, [r7, #4]
 800936c:	681b      	ldr	r3, [r3, #0]
 800936e:	2140      	movs	r1, #64	@ 0x40
 8009370:	438a      	bics	r2, r1
 8009372:	601a      	str	r2, [r3, #0]

  /* Align by default the rs fifo threshold on the data size */
  if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 8009374:	687b      	ldr	r3, [r7, #4]
 8009376:	68da      	ldr	r2, [r3, #12]
 8009378:	23e0      	movs	r3, #224	@ 0xe0
 800937a:	00db      	lsls	r3, r3, #3
 800937c:	429a      	cmp	r2, r3
 800937e:	d902      	bls.n	8009386 <HAL_SPI_Init+0x86>
  {
    frxth = SPI_RXFIFO_THRESHOLD_HF;
 8009380:	2300      	movs	r3, #0
 8009382:	60fb      	str	r3, [r7, #12]
 8009384:	e002      	b.n	800938c <HAL_SPI_Init+0x8c>
  }
  else
  {
    frxth = SPI_RXFIFO_THRESHOLD_QF;
 8009386:	2380      	movs	r3, #128	@ 0x80
 8009388:	015b      	lsls	r3, r3, #5
 800938a:	60fb      	str	r3, [r7, #12]
  }

  /* CRC calculation is valid only for 16Bit and 8 Bit */
  if ((hspi->Init.DataSize != SPI_DATASIZE_16BIT) && (hspi->Init.DataSize != SPI_DATASIZE_8BIT))
 800938c:	687b      	ldr	r3, [r7, #4]
 800938e:	68da      	ldr	r2, [r3, #12]
 8009390:	23f0      	movs	r3, #240	@ 0xf0
 8009392:	011b      	lsls	r3, r3, #4
 8009394:	429a      	cmp	r2, r3
 8009396:	d008      	beq.n	80093aa <HAL_SPI_Init+0xaa>
 8009398:	687b      	ldr	r3, [r7, #4]
 800939a:	68da      	ldr	r2, [r3, #12]
 800939c:	23e0      	movs	r3, #224	@ 0xe0
 800939e:	00db      	lsls	r3, r3, #3
 80093a0:	429a      	cmp	r2, r3
 80093a2:	d002      	beq.n	80093aa <HAL_SPI_Init+0xaa>
  {
    /* CRC must be disabled */
    hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 80093a4:	687b      	ldr	r3, [r7, #4]
 80093a6:	2200      	movs	r2, #0
 80093a8:	629a      	str	r2, [r3, #40]	@ 0x28
  }

  /*----------------------- SPIx CR1 & CR2 Configuration ---------------------*/
  /* Configure : SPI Mode, Communication Mode, Clock polarity and phase, NSS management,
  Communication speed, First bit and CRC calculation state */
  WRITE_REG(hspi->Instance->CR1, ((hspi->Init.Mode & (SPI_CR1_MSTR | SPI_CR1_SSI)) |
 80093aa:	687b      	ldr	r3, [r7, #4]
 80093ac:	685a      	ldr	r2, [r3, #4]
 80093ae:	2382      	movs	r3, #130	@ 0x82
 80093b0:	005b      	lsls	r3, r3, #1
 80093b2:	401a      	ands	r2, r3
 80093b4:	687b      	ldr	r3, [r7, #4]
 80093b6:	6899      	ldr	r1, [r3, #8]
 80093b8:	2384      	movs	r3, #132	@ 0x84
 80093ba:	021b      	lsls	r3, r3, #8
 80093bc:	400b      	ands	r3, r1
 80093be:	431a      	orrs	r2, r3
 80093c0:	687b      	ldr	r3, [r7, #4]
 80093c2:	691b      	ldr	r3, [r3, #16]
 80093c4:	2102      	movs	r1, #2
 80093c6:	400b      	ands	r3, r1
 80093c8:	431a      	orrs	r2, r3
 80093ca:	687b      	ldr	r3, [r7, #4]
 80093cc:	695b      	ldr	r3, [r3, #20]
 80093ce:	2101      	movs	r1, #1
 80093d0:	400b      	ands	r3, r1
 80093d2:	431a      	orrs	r2, r3
 80093d4:	687b      	ldr	r3, [r7, #4]
 80093d6:	6999      	ldr	r1, [r3, #24]
 80093d8:	2380      	movs	r3, #128	@ 0x80
 80093da:	009b      	lsls	r3, r3, #2
 80093dc:	400b      	ands	r3, r1
 80093de:	431a      	orrs	r2, r3
 80093e0:	687b      	ldr	r3, [r7, #4]
 80093e2:	69db      	ldr	r3, [r3, #28]
 80093e4:	2138      	movs	r1, #56	@ 0x38
 80093e6:	400b      	ands	r3, r1
 80093e8:	431a      	orrs	r2, r3
 80093ea:	687b      	ldr	r3, [r7, #4]
 80093ec:	6a1b      	ldr	r3, [r3, #32]
 80093ee:	2180      	movs	r1, #128	@ 0x80
 80093f0:	400b      	ands	r3, r1
 80093f2:	431a      	orrs	r2, r3
 80093f4:	0011      	movs	r1, r2
 80093f6:	687b      	ldr	r3, [r7, #4]
 80093f8:	6a9a      	ldr	r2, [r3, #40]	@ 0x28
 80093fa:	2380      	movs	r3, #128	@ 0x80
 80093fc:	019b      	lsls	r3, r3, #6
 80093fe:	401a      	ands	r2, r3
 8009400:	687b      	ldr	r3, [r7, #4]
 8009402:	681b      	ldr	r3, [r3, #0]
 8009404:	430a      	orrs	r2, r1
 8009406:	601a      	str	r2, [r3, #0]
    }
  }
#endif /* USE_SPI_CRC */

  /* Configure : NSS management, TI Mode, NSS Pulse, Data size and Rx Fifo threshold */
  WRITE_REG(hspi->Instance->CR2, (((hspi->Init.NSS >> 16U) & SPI_CR2_SSOE) |
 8009408:	687b      	ldr	r3, [r7, #4]
 800940a:	699b      	ldr	r3, [r3, #24]
 800940c:	0c1b      	lsrs	r3, r3, #16
 800940e:	2204      	movs	r2, #4
 8009410:	401a      	ands	r2, r3
 8009412:	687b      	ldr	r3, [r7, #4]
 8009414:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8009416:	2110      	movs	r1, #16
 8009418:	400b      	ands	r3, r1
 800941a:	431a      	orrs	r2, r3
 800941c:	687b      	ldr	r3, [r7, #4]
 800941e:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8009420:	2108      	movs	r1, #8
 8009422:	400b      	ands	r3, r1
 8009424:	431a      	orrs	r2, r3
 8009426:	687b      	ldr	r3, [r7, #4]
 8009428:	68d9      	ldr	r1, [r3, #12]
 800942a:	23f0      	movs	r3, #240	@ 0xf0
 800942c:	011b      	lsls	r3, r3, #4
 800942e:	400b      	ands	r3, r1
 8009430:	431a      	orrs	r2, r3
 8009432:	0011      	movs	r1, r2
 8009434:	68fa      	ldr	r2, [r7, #12]
 8009436:	2380      	movs	r3, #128	@ 0x80
 8009438:	015b      	lsls	r3, r3, #5
 800943a:	401a      	ands	r2, r3
 800943c:	687b      	ldr	r3, [r7, #4]
 800943e:	681b      	ldr	r3, [r3, #0]
 8009440:	430a      	orrs	r2, r1
 8009442:	605a      	str	r2, [r3, #4]
  }
#endif /* USE_SPI_CRC */

#if defined(SPI_I2SCFGR_I2SMOD)
  /* Activate the SPI mode (Make sure that I2SMOD bit in I2SCFGR register is reset) */
  CLEAR_BIT(hspi->Instance->I2SCFGR, SPI_I2SCFGR_I2SMOD);
 8009444:	687b      	ldr	r3, [r7, #4]
 8009446:	681b      	ldr	r3, [r3, #0]
 8009448:	69da      	ldr	r2, [r3, #28]
 800944a:	687b      	ldr	r3, [r7, #4]
 800944c:	681b      	ldr	r3, [r3, #0]
 800944e:	4907      	ldr	r1, [pc, #28]	@ (800946c <HAL_SPI_Init+0x16c>)
 8009450:	400a      	ands	r2, r1
 8009452:	61da      	str	r2, [r3, #28]
#endif /* SPI_I2SCFGR_I2SMOD */

  hspi->ErrorCode = HAL_SPI_ERROR_NONE;
 8009454:	687b      	ldr	r3, [r7, #4]
 8009456:	2200      	movs	r2, #0
 8009458:	661a      	str	r2, [r3, #96]	@ 0x60
  hspi->State     = HAL_SPI_STATE_READY;
 800945a:	687b      	ldr	r3, [r7, #4]
 800945c:	225d      	movs	r2, #93	@ 0x5d
 800945e:	2101      	movs	r1, #1
 8009460:	5499      	strb	r1, [r3, r2]

  return HAL_OK;
 8009462:	2300      	movs	r3, #0
}
 8009464:	0018      	movs	r0, r3
 8009466:	46bd      	mov	sp, r7
 8009468:	b004      	add	sp, #16
 800946a:	bd80      	pop	{r7, pc}
 800946c:	fffff7ff 	.word	0xfffff7ff

08009470 <HAL_SPI_Receive>:
  * @param  Size amount of data to be received
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Receive(SPI_HandleTypeDef *hspi, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8009470:	b590      	push	{r4, r7, lr}
 8009472:	b089      	sub	sp, #36	@ 0x24
 8009474:	af02      	add	r7, sp, #8
 8009476:	60f8      	str	r0, [r7, #12]
 8009478:	60b9      	str	r1, [r7, #8]
 800947a:	603b      	str	r3, [r7, #0]
 800947c:	1dbb      	adds	r3, r7, #6
 800947e:	801a      	strh	r2, [r3, #0]
  __IO uint32_t tmpreg = 0U;
  __IO uint8_t  *ptmpreg8;
  __IO uint8_t  tmpreg8 = 0;
#endif /* USE_SPI_CRC */
  uint32_t tickstart;
  HAL_StatusTypeDef errorcode = HAL_OK;
 8009480:	2117      	movs	r1, #23
 8009482:	187b      	adds	r3, r7, r1
 8009484:	2200      	movs	r2, #0
 8009486:	701a      	strb	r2, [r3, #0]

  if (hspi->State != HAL_SPI_STATE_READY)
 8009488:	68fb      	ldr	r3, [r7, #12]
 800948a:	225d      	movs	r2, #93	@ 0x5d
 800948c:	5c9b      	ldrb	r3, [r3, r2]
 800948e:	b2db      	uxtb	r3, r3
 8009490:	2b01      	cmp	r3, #1
 8009492:	d003      	beq.n	800949c <HAL_SPI_Receive+0x2c>
  {
    errorcode = HAL_BUSY;
 8009494:	187b      	adds	r3, r7, r1
 8009496:	2202      	movs	r2, #2
 8009498:	701a      	strb	r2, [r3, #0]
    goto error;
 800949a:	e12b      	b.n	80096f4 <HAL_SPI_Receive+0x284>
  }

  if ((hspi->Init.Mode == SPI_MODE_MASTER) && (hspi->Init.Direction == SPI_DIRECTION_2LINES))
 800949c:	68fb      	ldr	r3, [r7, #12]
 800949e:	685a      	ldr	r2, [r3, #4]
 80094a0:	2382      	movs	r3, #130	@ 0x82
 80094a2:	005b      	lsls	r3, r3, #1
 80094a4:	429a      	cmp	r2, r3
 80094a6:	d113      	bne.n	80094d0 <HAL_SPI_Receive+0x60>
 80094a8:	68fb      	ldr	r3, [r7, #12]
 80094aa:	689b      	ldr	r3, [r3, #8]
 80094ac:	2b00      	cmp	r3, #0
 80094ae:	d10f      	bne.n	80094d0 <HAL_SPI_Receive+0x60>
  {
    hspi->State = HAL_SPI_STATE_BUSY_RX;
 80094b0:	68fb      	ldr	r3, [r7, #12]
 80094b2:	225d      	movs	r2, #93	@ 0x5d
 80094b4:	2104      	movs	r1, #4
 80094b6:	5499      	strb	r1, [r3, r2]
    /* Call transmit-receive function to send Dummy data on Tx line and generate clock on CLK line */
    return HAL_SPI_TransmitReceive(hspi, pData, pData, Size, Timeout);
 80094b8:	1dbb      	adds	r3, r7, #6
 80094ba:	881c      	ldrh	r4, [r3, #0]
 80094bc:	68ba      	ldr	r2, [r7, #8]
 80094be:	68b9      	ldr	r1, [r7, #8]
 80094c0:	68f8      	ldr	r0, [r7, #12]
 80094c2:	683b      	ldr	r3, [r7, #0]
 80094c4:	9300      	str	r3, [sp, #0]
 80094c6:	0023      	movs	r3, r4
 80094c8:	f000 f924 	bl	8009714 <HAL_SPI_TransmitReceive>
 80094cc:	0003      	movs	r3, r0
 80094ce:	e118      	b.n	8009702 <HAL_SPI_Receive+0x292>
  }

  /* Process Locked */
  __HAL_LOCK(hspi);
 80094d0:	68fb      	ldr	r3, [r7, #12]
 80094d2:	225c      	movs	r2, #92	@ 0x5c
 80094d4:	5c9b      	ldrb	r3, [r3, r2]
 80094d6:	2b01      	cmp	r3, #1
 80094d8:	d101      	bne.n	80094de <HAL_SPI_Receive+0x6e>
 80094da:	2302      	movs	r3, #2
 80094dc:	e111      	b.n	8009702 <HAL_SPI_Receive+0x292>
 80094de:	68fb      	ldr	r3, [r7, #12]
 80094e0:	225c      	movs	r2, #92	@ 0x5c
 80094e2:	2101      	movs	r1, #1
 80094e4:	5499      	strb	r1, [r3, r2]

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 80094e6:	f7fb ff03 	bl	80052f0 <HAL_GetTick>
 80094ea:	0003      	movs	r3, r0
 80094ec:	613b      	str	r3, [r7, #16]

  if ((pData == NULL) || (Size == 0U))
 80094ee:	68bb      	ldr	r3, [r7, #8]
 80094f0:	2b00      	cmp	r3, #0
 80094f2:	d003      	beq.n	80094fc <HAL_SPI_Receive+0x8c>
 80094f4:	1dbb      	adds	r3, r7, #6
 80094f6:	881b      	ldrh	r3, [r3, #0]
 80094f8:	2b00      	cmp	r3, #0
 80094fa:	d104      	bne.n	8009506 <HAL_SPI_Receive+0x96>
  {
    errorcode = HAL_ERROR;
 80094fc:	2317      	movs	r3, #23
 80094fe:	18fb      	adds	r3, r7, r3
 8009500:	2201      	movs	r2, #1
 8009502:	701a      	strb	r2, [r3, #0]
    goto error;
 8009504:	e0f6      	b.n	80096f4 <HAL_SPI_Receive+0x284>
  }

  /* Set the transaction information */
  hspi->State       = HAL_SPI_STATE_BUSY_RX;
 8009506:	68fb      	ldr	r3, [r7, #12]
 8009508:	225d      	movs	r2, #93	@ 0x5d
 800950a:	2104      	movs	r1, #4
 800950c:	5499      	strb	r1, [r3, r2]
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 800950e:	68fb      	ldr	r3, [r7, #12]
 8009510:	2200      	movs	r2, #0
 8009512:	661a      	str	r2, [r3, #96]	@ 0x60
  hspi->pRxBuffPtr  = (uint8_t *)pData;
 8009514:	68fb      	ldr	r3, [r7, #12]
 8009516:	68ba      	ldr	r2, [r7, #8]
 8009518:	641a      	str	r2, [r3, #64]	@ 0x40
  hspi->RxXferSize  = Size;
 800951a:	68fb      	ldr	r3, [r7, #12]
 800951c:	1dba      	adds	r2, r7, #6
 800951e:	2144      	movs	r1, #68	@ 0x44
 8009520:	8812      	ldrh	r2, [r2, #0]
 8009522:	525a      	strh	r2, [r3, r1]
  hspi->RxXferCount = Size;
 8009524:	68fb      	ldr	r3, [r7, #12]
 8009526:	1dba      	adds	r2, r7, #6
 8009528:	2146      	movs	r1, #70	@ 0x46
 800952a:	8812      	ldrh	r2, [r2, #0]
 800952c:	525a      	strh	r2, [r3, r1]

  /*Init field not used in handle to zero */
  hspi->pTxBuffPtr  = (uint8_t *)NULL;
 800952e:	68fb      	ldr	r3, [r7, #12]
 8009530:	2200      	movs	r2, #0
 8009532:	639a      	str	r2, [r3, #56]	@ 0x38
  hspi->TxXferSize  = 0U;
 8009534:	68fb      	ldr	r3, [r7, #12]
 8009536:	2200      	movs	r2, #0
 8009538:	879a      	strh	r2, [r3, #60]	@ 0x3c
  hspi->TxXferCount = 0U;
 800953a:	68fb      	ldr	r3, [r7, #12]
 800953c:	2200      	movs	r2, #0
 800953e:	87da      	strh	r2, [r3, #62]	@ 0x3e
  hspi->RxISR       = NULL;
 8009540:	68fb      	ldr	r3, [r7, #12]
 8009542:	2200      	movs	r2, #0
 8009544:	64da      	str	r2, [r3, #76]	@ 0x4c
  hspi->TxISR       = NULL;
 8009546:	68fb      	ldr	r3, [r7, #12]
 8009548:	2200      	movs	r2, #0
 800954a:	651a      	str	r2, [r3, #80]	@ 0x50
    hspi->RxXferCount--;
  }
#endif /* USE_SPI_CRC */

  /* Set the Rx Fifo threshold */
  if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 800954c:	68fb      	ldr	r3, [r7, #12]
 800954e:	68da      	ldr	r2, [r3, #12]
 8009550:	23e0      	movs	r3, #224	@ 0xe0
 8009552:	00db      	lsls	r3, r3, #3
 8009554:	429a      	cmp	r2, r3
 8009556:	d908      	bls.n	800956a <HAL_SPI_Receive+0xfa>
  {
    /* Set RX Fifo threshold according the reception data length: 16bit */
    CLEAR_BIT(hspi->Instance->CR2, SPI_RXFIFO_THRESHOLD);
 8009558:	68fb      	ldr	r3, [r7, #12]
 800955a:	681b      	ldr	r3, [r3, #0]
 800955c:	685a      	ldr	r2, [r3, #4]
 800955e:	68fb      	ldr	r3, [r7, #12]
 8009560:	681b      	ldr	r3, [r3, #0]
 8009562:	496a      	ldr	r1, [pc, #424]	@ (800970c <HAL_SPI_Receive+0x29c>)
 8009564:	400a      	ands	r2, r1
 8009566:	605a      	str	r2, [r3, #4]
 8009568:	e008      	b.n	800957c <HAL_SPI_Receive+0x10c>
  }
  else
  {
    /* Set RX Fifo threshold according the reception data length: 8bit */
    SET_BIT(hspi->Instance->CR2, SPI_RXFIFO_THRESHOLD);
 800956a:	68fb      	ldr	r3, [r7, #12]
 800956c:	681b      	ldr	r3, [r3, #0]
 800956e:	685a      	ldr	r2, [r3, #4]
 8009570:	68fb      	ldr	r3, [r7, #12]
 8009572:	681b      	ldr	r3, [r3, #0]
 8009574:	2180      	movs	r1, #128	@ 0x80
 8009576:	0149      	lsls	r1, r1, #5
 8009578:	430a      	orrs	r2, r1
 800957a:	605a      	str	r2, [r3, #4]
  }

  /* Configure communication direction: 1Line */
  if (hspi->Init.Direction == SPI_DIRECTION_1LINE)
 800957c:	68fb      	ldr	r3, [r7, #12]
 800957e:	689a      	ldr	r2, [r3, #8]
 8009580:	2380      	movs	r3, #128	@ 0x80
 8009582:	021b      	lsls	r3, r3, #8
 8009584:	429a      	cmp	r2, r3
 8009586:	d10f      	bne.n	80095a8 <HAL_SPI_Receive+0x138>
  {
    /* Disable SPI Peripheral before set 1Line direction (BIDIOE bit) */
    __HAL_SPI_DISABLE(hspi);
 8009588:	68fb      	ldr	r3, [r7, #12]
 800958a:	681b      	ldr	r3, [r3, #0]
 800958c:	681a      	ldr	r2, [r3, #0]
 800958e:	68fb      	ldr	r3, [r7, #12]
 8009590:	681b      	ldr	r3, [r3, #0]
 8009592:	2140      	movs	r1, #64	@ 0x40
 8009594:	438a      	bics	r2, r1
 8009596:	601a      	str	r2, [r3, #0]
    SPI_1LINE_RX(hspi);
 8009598:	68fb      	ldr	r3, [r7, #12]
 800959a:	681b      	ldr	r3, [r3, #0]
 800959c:	681a      	ldr	r2, [r3, #0]
 800959e:	68fb      	ldr	r3, [r7, #12]
 80095a0:	681b      	ldr	r3, [r3, #0]
 80095a2:	495b      	ldr	r1, [pc, #364]	@ (8009710 <HAL_SPI_Receive+0x2a0>)
 80095a4:	400a      	ands	r2, r1
 80095a6:	601a      	str	r2, [r3, #0]
  }

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 80095a8:	68fb      	ldr	r3, [r7, #12]
 80095aa:	681b      	ldr	r3, [r3, #0]
 80095ac:	681b      	ldr	r3, [r3, #0]
 80095ae:	2240      	movs	r2, #64	@ 0x40
 80095b0:	4013      	ands	r3, r2
 80095b2:	2b40      	cmp	r3, #64	@ 0x40
 80095b4:	d007      	beq.n	80095c6 <HAL_SPI_Receive+0x156>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 80095b6:	68fb      	ldr	r3, [r7, #12]
 80095b8:	681b      	ldr	r3, [r3, #0]
 80095ba:	681a      	ldr	r2, [r3, #0]
 80095bc:	68fb      	ldr	r3, [r7, #12]
 80095be:	681b      	ldr	r3, [r3, #0]
 80095c0:	2140      	movs	r1, #64	@ 0x40
 80095c2:	430a      	orrs	r2, r1
 80095c4:	601a      	str	r2, [r3, #0]
  }

  /* Receive data in 8 Bit mode */
  if (hspi->Init.DataSize <= SPI_DATASIZE_8BIT)
 80095c6:	68fb      	ldr	r3, [r7, #12]
 80095c8:	68da      	ldr	r2, [r3, #12]
 80095ca:	23e0      	movs	r3, #224	@ 0xe0
 80095cc:	00db      	lsls	r3, r3, #3
 80095ce:	429a      	cmp	r2, r3
 80095d0:	d900      	bls.n	80095d4 <HAL_SPI_Receive+0x164>
 80095d2:	e071      	b.n	80096b8 <HAL_SPI_Receive+0x248>
  {
    /* Transfer loop */
    while (hspi->RxXferCount > 0U)
 80095d4:	e035      	b.n	8009642 <HAL_SPI_Receive+0x1d2>
    {
      /* Check the RXNE flag */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE))
 80095d6:	68fb      	ldr	r3, [r7, #12]
 80095d8:	681b      	ldr	r3, [r3, #0]
 80095da:	689b      	ldr	r3, [r3, #8]
 80095dc:	2201      	movs	r2, #1
 80095de:	4013      	ands	r3, r2
 80095e0:	2b01      	cmp	r3, #1
 80095e2:	d117      	bne.n	8009614 <HAL_SPI_Receive+0x1a4>
      {
        /* read the received data */
        (* (uint8_t *)hspi->pRxBuffPtr) = *(__IO uint8_t *)&hspi->Instance->DR;
 80095e4:	68fb      	ldr	r3, [r7, #12]
 80095e6:	681b      	ldr	r3, [r3, #0]
 80095e8:	330c      	adds	r3, #12
 80095ea:	001a      	movs	r2, r3
 80095ec:	68fb      	ldr	r3, [r7, #12]
 80095ee:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80095f0:	7812      	ldrb	r2, [r2, #0]
 80095f2:	b2d2      	uxtb	r2, r2
 80095f4:	701a      	strb	r2, [r3, #0]
        hspi->pRxBuffPtr += sizeof(uint8_t);
 80095f6:	68fb      	ldr	r3, [r7, #12]
 80095f8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80095fa:	1c5a      	adds	r2, r3, #1
 80095fc:	68fb      	ldr	r3, [r7, #12]
 80095fe:	641a      	str	r2, [r3, #64]	@ 0x40
        hspi->RxXferCount--;
 8009600:	68fb      	ldr	r3, [r7, #12]
 8009602:	2246      	movs	r2, #70	@ 0x46
 8009604:	5a9b      	ldrh	r3, [r3, r2]
 8009606:	b29b      	uxth	r3, r3
 8009608:	3b01      	subs	r3, #1
 800960a:	b299      	uxth	r1, r3
 800960c:	68fb      	ldr	r3, [r7, #12]
 800960e:	2246      	movs	r2, #70	@ 0x46
 8009610:	5299      	strh	r1, [r3, r2]
 8009612:	e016      	b.n	8009642 <HAL_SPI_Receive+0x1d2>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 8009614:	f7fb fe6c 	bl	80052f0 <HAL_GetTick>
 8009618:	0002      	movs	r2, r0
 800961a:	693b      	ldr	r3, [r7, #16]
 800961c:	1ad3      	subs	r3, r2, r3
 800961e:	683a      	ldr	r2, [r7, #0]
 8009620:	429a      	cmp	r2, r3
 8009622:	d802      	bhi.n	800962a <HAL_SPI_Receive+0x1ba>
 8009624:	683b      	ldr	r3, [r7, #0]
 8009626:	3301      	adds	r3, #1
 8009628:	d102      	bne.n	8009630 <HAL_SPI_Receive+0x1c0>
 800962a:	683b      	ldr	r3, [r7, #0]
 800962c:	2b00      	cmp	r3, #0
 800962e:	d108      	bne.n	8009642 <HAL_SPI_Receive+0x1d2>
        {
          errorcode = HAL_TIMEOUT;
 8009630:	2317      	movs	r3, #23
 8009632:	18fb      	adds	r3, r7, r3
 8009634:	2203      	movs	r2, #3
 8009636:	701a      	strb	r2, [r3, #0]
          hspi->State = HAL_SPI_STATE_READY;
 8009638:	68fb      	ldr	r3, [r7, #12]
 800963a:	225d      	movs	r2, #93	@ 0x5d
 800963c:	2101      	movs	r1, #1
 800963e:	5499      	strb	r1, [r3, r2]
          goto error;
 8009640:	e058      	b.n	80096f4 <HAL_SPI_Receive+0x284>
    while (hspi->RxXferCount > 0U)
 8009642:	68fb      	ldr	r3, [r7, #12]
 8009644:	2246      	movs	r2, #70	@ 0x46
 8009646:	5a9b      	ldrh	r3, [r3, r2]
 8009648:	b29b      	uxth	r3, r3
 800964a:	2b00      	cmp	r3, #0
 800964c:	d1c3      	bne.n	80095d6 <HAL_SPI_Receive+0x166>
 800964e:	e039      	b.n	80096c4 <HAL_SPI_Receive+0x254>
  {
    /* Transfer loop */
    while (hspi->RxXferCount > 0U)
    {
      /* Check the RXNE flag */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE))
 8009650:	68fb      	ldr	r3, [r7, #12]
 8009652:	681b      	ldr	r3, [r3, #0]
 8009654:	689b      	ldr	r3, [r3, #8]
 8009656:	2201      	movs	r2, #1
 8009658:	4013      	ands	r3, r2
 800965a:	2b01      	cmp	r3, #1
 800965c:	d115      	bne.n	800968a <HAL_SPI_Receive+0x21a>
      {
        *((uint16_t *)hspi->pRxBuffPtr) = (uint16_t)hspi->Instance->DR;
 800965e:	68fb      	ldr	r3, [r7, #12]
 8009660:	681b      	ldr	r3, [r3, #0]
 8009662:	68da      	ldr	r2, [r3, #12]
 8009664:	68fb      	ldr	r3, [r7, #12]
 8009666:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8009668:	b292      	uxth	r2, r2
 800966a:	801a      	strh	r2, [r3, #0]
        hspi->pRxBuffPtr += sizeof(uint16_t);
 800966c:	68fb      	ldr	r3, [r7, #12]
 800966e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8009670:	1c9a      	adds	r2, r3, #2
 8009672:	68fb      	ldr	r3, [r7, #12]
 8009674:	641a      	str	r2, [r3, #64]	@ 0x40
        hspi->RxXferCount--;
 8009676:	68fb      	ldr	r3, [r7, #12]
 8009678:	2246      	movs	r2, #70	@ 0x46
 800967a:	5a9b      	ldrh	r3, [r3, r2]
 800967c:	b29b      	uxth	r3, r3
 800967e:	3b01      	subs	r3, #1
 8009680:	b299      	uxth	r1, r3
 8009682:	68fb      	ldr	r3, [r7, #12]
 8009684:	2246      	movs	r2, #70	@ 0x46
 8009686:	5299      	strh	r1, [r3, r2]
 8009688:	e016      	b.n	80096b8 <HAL_SPI_Receive+0x248>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 800968a:	f7fb fe31 	bl	80052f0 <HAL_GetTick>
 800968e:	0002      	movs	r2, r0
 8009690:	693b      	ldr	r3, [r7, #16]
 8009692:	1ad3      	subs	r3, r2, r3
 8009694:	683a      	ldr	r2, [r7, #0]
 8009696:	429a      	cmp	r2, r3
 8009698:	d802      	bhi.n	80096a0 <HAL_SPI_Receive+0x230>
 800969a:	683b      	ldr	r3, [r7, #0]
 800969c:	3301      	adds	r3, #1
 800969e:	d102      	bne.n	80096a6 <HAL_SPI_Receive+0x236>
 80096a0:	683b      	ldr	r3, [r7, #0]
 80096a2:	2b00      	cmp	r3, #0
 80096a4:	d108      	bne.n	80096b8 <HAL_SPI_Receive+0x248>
        {
          errorcode = HAL_TIMEOUT;
 80096a6:	2317      	movs	r3, #23
 80096a8:	18fb      	adds	r3, r7, r3
 80096aa:	2203      	movs	r2, #3
 80096ac:	701a      	strb	r2, [r3, #0]
          hspi->State = HAL_SPI_STATE_READY;
 80096ae:	68fb      	ldr	r3, [r7, #12]
 80096b0:	225d      	movs	r2, #93	@ 0x5d
 80096b2:	2101      	movs	r1, #1
 80096b4:	5499      	strb	r1, [r3, r2]
          goto error;
 80096b6:	e01d      	b.n	80096f4 <HAL_SPI_Receive+0x284>
    while (hspi->RxXferCount > 0U)
 80096b8:	68fb      	ldr	r3, [r7, #12]
 80096ba:	2246      	movs	r2, #70	@ 0x46
 80096bc:	5a9b      	ldrh	r3, [r3, r2]
 80096be:	b29b      	uxth	r3, r3
 80096c0:	2b00      	cmp	r3, #0
 80096c2:	d1c5      	bne.n	8009650 <HAL_SPI_Receive+0x1e0>
    }
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 80096c4:	693a      	ldr	r2, [r7, #16]
 80096c6:	6839      	ldr	r1, [r7, #0]
 80096c8:	68fb      	ldr	r3, [r7, #12]
 80096ca:	0018      	movs	r0, r3
 80096cc:	f000 fb34 	bl	8009d38 <SPI_EndRxTransaction>
 80096d0:	1e03      	subs	r3, r0, #0
 80096d2:	d002      	beq.n	80096da <HAL_SPI_Receive+0x26a>
  {
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 80096d4:	68fb      	ldr	r3, [r7, #12]
 80096d6:	2220      	movs	r2, #32
 80096d8:	661a      	str	r2, [r3, #96]	@ 0x60
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_CRC);
    __HAL_SPI_CLEAR_CRCERRFLAG(hspi);
  }
#endif /* USE_SPI_CRC */

  if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 80096da:	68fb      	ldr	r3, [r7, #12]
 80096dc:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80096de:	2b00      	cmp	r3, #0
 80096e0:	d004      	beq.n	80096ec <HAL_SPI_Receive+0x27c>
  {
    errorcode = HAL_ERROR;
 80096e2:	2317      	movs	r3, #23
 80096e4:	18fb      	adds	r3, r7, r3
 80096e6:	2201      	movs	r2, #1
 80096e8:	701a      	strb	r2, [r3, #0]
 80096ea:	e003      	b.n	80096f4 <HAL_SPI_Receive+0x284>
  }
  else
  {
    hspi->State = HAL_SPI_STATE_READY;
 80096ec:	68fb      	ldr	r3, [r7, #12]
 80096ee:	225d      	movs	r2, #93	@ 0x5d
 80096f0:	2101      	movs	r1, #1
 80096f2:	5499      	strb	r1, [r3, r2]
  }

error :
  __HAL_UNLOCK(hspi);
 80096f4:	68fb      	ldr	r3, [r7, #12]
 80096f6:	225c      	movs	r2, #92	@ 0x5c
 80096f8:	2100      	movs	r1, #0
 80096fa:	5499      	strb	r1, [r3, r2]
  return errorcode;
 80096fc:	2317      	movs	r3, #23
 80096fe:	18fb      	adds	r3, r7, r3
 8009700:	781b      	ldrb	r3, [r3, #0]
}
 8009702:	0018      	movs	r0, r3
 8009704:	46bd      	mov	sp, r7
 8009706:	b007      	add	sp, #28
 8009708:	bd90      	pop	{r4, r7, pc}
 800970a:	46c0      	nop			@ (mov r8, r8)
 800970c:	ffffefff 	.word	0xffffefff
 8009710:	ffffbfff 	.word	0xffffbfff

08009714 <HAL_SPI_TransmitReceive>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_TransmitReceive(SPI_HandleTypeDef *hspi, uint8_t *pTxData, uint8_t *pRxData, uint16_t Size,
                                          uint32_t Timeout)
{
 8009714:	b580      	push	{r7, lr}
 8009716:	b08a      	sub	sp, #40	@ 0x28
 8009718:	af00      	add	r7, sp, #0
 800971a:	60f8      	str	r0, [r7, #12]
 800971c:	60b9      	str	r1, [r7, #8]
 800971e:	607a      	str	r2, [r7, #4]
 8009720:	001a      	movs	r2, r3
 8009722:	1cbb      	adds	r3, r7, #2
 8009724:	801a      	strh	r2, [r3, #0]
  __IO uint8_t  *ptmpreg8;
  __IO uint8_t  tmpreg8 = 0;
#endif /* USE_SPI_CRC */

  /* Variable used to alternate Rx and Tx during transfer */
  uint32_t             txallowed = 1U;
 8009726:	2301      	movs	r3, #1
 8009728:	627b      	str	r3, [r7, #36]	@ 0x24
  HAL_StatusTypeDef    errorcode = HAL_OK;
 800972a:	2323      	movs	r3, #35	@ 0x23
 800972c:	18fb      	adds	r3, r7, r3
 800972e:	2200      	movs	r2, #0
 8009730:	701a      	strb	r2, [r3, #0]

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES(hspi->Init.Direction));

  /* Process Locked */
  __HAL_LOCK(hspi);
 8009732:	68fb      	ldr	r3, [r7, #12]
 8009734:	225c      	movs	r2, #92	@ 0x5c
 8009736:	5c9b      	ldrb	r3, [r3, r2]
 8009738:	2b01      	cmp	r3, #1
 800973a:	d101      	bne.n	8009740 <HAL_SPI_TransmitReceive+0x2c>
 800973c:	2302      	movs	r3, #2
 800973e:	e1c4      	b.n	8009aca <HAL_SPI_TransmitReceive+0x3b6>
 8009740:	68fb      	ldr	r3, [r7, #12]
 8009742:	225c      	movs	r2, #92	@ 0x5c
 8009744:	2101      	movs	r1, #1
 8009746:	5499      	strb	r1, [r3, r2]

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 8009748:	f7fb fdd2 	bl	80052f0 <HAL_GetTick>
 800974c:	0003      	movs	r3, r0
 800974e:	61fb      	str	r3, [r7, #28]

  /* Init temporary variables */
  tmp_state           = hspi->State;
 8009750:	201b      	movs	r0, #27
 8009752:	183b      	adds	r3, r7, r0
 8009754:	68fa      	ldr	r2, [r7, #12]
 8009756:	215d      	movs	r1, #93	@ 0x5d
 8009758:	5c52      	ldrb	r2, [r2, r1]
 800975a:	701a      	strb	r2, [r3, #0]
  tmp_mode            = hspi->Init.Mode;
 800975c:	68fb      	ldr	r3, [r7, #12]
 800975e:	685b      	ldr	r3, [r3, #4]
 8009760:	617b      	str	r3, [r7, #20]
  initial_TxXferCount = Size;
 8009762:	2312      	movs	r3, #18
 8009764:	18fb      	adds	r3, r7, r3
 8009766:	1cba      	adds	r2, r7, #2
 8009768:	8812      	ldrh	r2, [r2, #0]
 800976a:	801a      	strh	r2, [r3, #0]
#if (USE_SPI_CRC != 0U)
  spi_cr1             = READ_REG(hspi->Instance->CR1);
  spi_cr2             = READ_REG(hspi->Instance->CR2);
#endif /* USE_SPI_CRC */

  if (!((tmp_state == HAL_SPI_STATE_READY) || \
 800976c:	183b      	adds	r3, r7, r0
 800976e:	781b      	ldrb	r3, [r3, #0]
 8009770:	2b01      	cmp	r3, #1
 8009772:	d011      	beq.n	8009798 <HAL_SPI_TransmitReceive+0x84>
 8009774:	697a      	ldr	r2, [r7, #20]
 8009776:	2382      	movs	r3, #130	@ 0x82
 8009778:	005b      	lsls	r3, r3, #1
 800977a:	429a      	cmp	r2, r3
 800977c:	d107      	bne.n	800978e <HAL_SPI_TransmitReceive+0x7a>
        ((tmp_mode == SPI_MODE_MASTER) && (hspi->Init.Direction == SPI_DIRECTION_2LINES) && (tmp_state == HAL_SPI_STATE_BUSY_RX))))
 800977e:	68fb      	ldr	r3, [r7, #12]
 8009780:	689b      	ldr	r3, [r3, #8]
 8009782:	2b00      	cmp	r3, #0
 8009784:	d103      	bne.n	800978e <HAL_SPI_TransmitReceive+0x7a>
 8009786:	183b      	adds	r3, r7, r0
 8009788:	781b      	ldrb	r3, [r3, #0]
 800978a:	2b04      	cmp	r3, #4
 800978c:	d004      	beq.n	8009798 <HAL_SPI_TransmitReceive+0x84>
  {
    errorcode = HAL_BUSY;
 800978e:	2323      	movs	r3, #35	@ 0x23
 8009790:	18fb      	adds	r3, r7, r3
 8009792:	2202      	movs	r2, #2
 8009794:	701a      	strb	r2, [r3, #0]
    goto error;
 8009796:	e191      	b.n	8009abc <HAL_SPI_TransmitReceive+0x3a8>
  }

  if ((pTxData == NULL) || (pRxData == NULL) || (Size == 0U))
 8009798:	68bb      	ldr	r3, [r7, #8]
 800979a:	2b00      	cmp	r3, #0
 800979c:	d006      	beq.n	80097ac <HAL_SPI_TransmitReceive+0x98>
 800979e:	687b      	ldr	r3, [r7, #4]
 80097a0:	2b00      	cmp	r3, #0
 80097a2:	d003      	beq.n	80097ac <HAL_SPI_TransmitReceive+0x98>
 80097a4:	1cbb      	adds	r3, r7, #2
 80097a6:	881b      	ldrh	r3, [r3, #0]
 80097a8:	2b00      	cmp	r3, #0
 80097aa:	d104      	bne.n	80097b6 <HAL_SPI_TransmitReceive+0xa2>
  {
    errorcode = HAL_ERROR;
 80097ac:	2323      	movs	r3, #35	@ 0x23
 80097ae:	18fb      	adds	r3, r7, r3
 80097b0:	2201      	movs	r2, #1
 80097b2:	701a      	strb	r2, [r3, #0]
    goto error;
 80097b4:	e182      	b.n	8009abc <HAL_SPI_TransmitReceive+0x3a8>
  }

  /* Don't overwrite in case of HAL_SPI_STATE_BUSY_RX */
  if (hspi->State != HAL_SPI_STATE_BUSY_RX)
 80097b6:	68fb      	ldr	r3, [r7, #12]
 80097b8:	225d      	movs	r2, #93	@ 0x5d
 80097ba:	5c9b      	ldrb	r3, [r3, r2]
 80097bc:	b2db      	uxtb	r3, r3
 80097be:	2b04      	cmp	r3, #4
 80097c0:	d003      	beq.n	80097ca <HAL_SPI_TransmitReceive+0xb6>
  {
    hspi->State = HAL_SPI_STATE_BUSY_TX_RX;
 80097c2:	68fb      	ldr	r3, [r7, #12]
 80097c4:	225d      	movs	r2, #93	@ 0x5d
 80097c6:	2105      	movs	r1, #5
 80097c8:	5499      	strb	r1, [r3, r2]
  }

  /* Set the transaction information */
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 80097ca:	68fb      	ldr	r3, [r7, #12]
 80097cc:	2200      	movs	r2, #0
 80097ce:	661a      	str	r2, [r3, #96]	@ 0x60
  hspi->pRxBuffPtr  = (uint8_t *)pRxData;
 80097d0:	68fb      	ldr	r3, [r7, #12]
 80097d2:	687a      	ldr	r2, [r7, #4]
 80097d4:	641a      	str	r2, [r3, #64]	@ 0x40
  hspi->RxXferCount = Size;
 80097d6:	68fb      	ldr	r3, [r7, #12]
 80097d8:	1cba      	adds	r2, r7, #2
 80097da:	2146      	movs	r1, #70	@ 0x46
 80097dc:	8812      	ldrh	r2, [r2, #0]
 80097de:	525a      	strh	r2, [r3, r1]
  hspi->RxXferSize  = Size;
 80097e0:	68fb      	ldr	r3, [r7, #12]
 80097e2:	1cba      	adds	r2, r7, #2
 80097e4:	2144      	movs	r1, #68	@ 0x44
 80097e6:	8812      	ldrh	r2, [r2, #0]
 80097e8:	525a      	strh	r2, [r3, r1]
  hspi->pTxBuffPtr  = (uint8_t *)pTxData;
 80097ea:	68fb      	ldr	r3, [r7, #12]
 80097ec:	68ba      	ldr	r2, [r7, #8]
 80097ee:	639a      	str	r2, [r3, #56]	@ 0x38
  hspi->TxXferCount = Size;
 80097f0:	68fb      	ldr	r3, [r7, #12]
 80097f2:	1cba      	adds	r2, r7, #2
 80097f4:	8812      	ldrh	r2, [r2, #0]
 80097f6:	87da      	strh	r2, [r3, #62]	@ 0x3e
  hspi->TxXferSize  = Size;
 80097f8:	68fb      	ldr	r3, [r7, #12]
 80097fa:	1cba      	adds	r2, r7, #2
 80097fc:	8812      	ldrh	r2, [r2, #0]
 80097fe:	879a      	strh	r2, [r3, #60]	@ 0x3c

  /*Init field not used in handle to zero */
  hspi->RxISR       = NULL;
 8009800:	68fb      	ldr	r3, [r7, #12]
 8009802:	2200      	movs	r2, #0
 8009804:	64da      	str	r2, [r3, #76]	@ 0x4c
  hspi->TxISR       = NULL;
 8009806:	68fb      	ldr	r3, [r7, #12]
 8009808:	2200      	movs	r2, #0
 800980a:	651a      	str	r2, [r3, #80]	@ 0x50
    SPI_RESET_CRC(hspi);
  }
#endif /* USE_SPI_CRC */

  /* Set the Rx Fifo threshold */
  if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 800980c:	68fb      	ldr	r3, [r7, #12]
 800980e:	68da      	ldr	r2, [r3, #12]
 8009810:	23e0      	movs	r3, #224	@ 0xe0
 8009812:	00db      	lsls	r3, r3, #3
 8009814:	429a      	cmp	r2, r3
 8009816:	d908      	bls.n	800982a <HAL_SPI_TransmitReceive+0x116>
  {
    /* Set fiforxthreshold according the reception data length: 16bit */
    CLEAR_BIT(hspi->Instance->CR2, SPI_RXFIFO_THRESHOLD);
 8009818:	68fb      	ldr	r3, [r7, #12]
 800981a:	681b      	ldr	r3, [r3, #0]
 800981c:	685a      	ldr	r2, [r3, #4]
 800981e:	68fb      	ldr	r3, [r7, #12]
 8009820:	681b      	ldr	r3, [r3, #0]
 8009822:	49ac      	ldr	r1, [pc, #688]	@ (8009ad4 <HAL_SPI_TransmitReceive+0x3c0>)
 8009824:	400a      	ands	r2, r1
 8009826:	605a      	str	r2, [r3, #4]
 8009828:	e008      	b.n	800983c <HAL_SPI_TransmitReceive+0x128>
  }
  else
  {
    /* Set fiforxthreshold according the reception data length: 8bit */
    SET_BIT(hspi->Instance->CR2, SPI_RXFIFO_THRESHOLD);
 800982a:	68fb      	ldr	r3, [r7, #12]
 800982c:	681b      	ldr	r3, [r3, #0]
 800982e:	685a      	ldr	r2, [r3, #4]
 8009830:	68fb      	ldr	r3, [r7, #12]
 8009832:	681b      	ldr	r3, [r3, #0]
 8009834:	2180      	movs	r1, #128	@ 0x80
 8009836:	0149      	lsls	r1, r1, #5
 8009838:	430a      	orrs	r2, r1
 800983a:	605a      	str	r2, [r3, #4]
  }

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 800983c:	68fb      	ldr	r3, [r7, #12]
 800983e:	681b      	ldr	r3, [r3, #0]
 8009840:	681b      	ldr	r3, [r3, #0]
 8009842:	2240      	movs	r2, #64	@ 0x40
 8009844:	4013      	ands	r3, r2
 8009846:	2b40      	cmp	r3, #64	@ 0x40
 8009848:	d007      	beq.n	800985a <HAL_SPI_TransmitReceive+0x146>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 800984a:	68fb      	ldr	r3, [r7, #12]
 800984c:	681b      	ldr	r3, [r3, #0]
 800984e:	681a      	ldr	r2, [r3, #0]
 8009850:	68fb      	ldr	r3, [r7, #12]
 8009852:	681b      	ldr	r3, [r3, #0]
 8009854:	2140      	movs	r1, #64	@ 0x40
 8009856:	430a      	orrs	r2, r1
 8009858:	601a      	str	r2, [r3, #0]
  }

  /* Transmit and Receive data in 16 Bit mode */
  if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 800985a:	68fb      	ldr	r3, [r7, #12]
 800985c:	68da      	ldr	r2, [r3, #12]
 800985e:	23e0      	movs	r3, #224	@ 0xe0
 8009860:	00db      	lsls	r3, r3, #3
 8009862:	429a      	cmp	r2, r3
 8009864:	d800      	bhi.n	8009868 <HAL_SPI_TransmitReceive+0x154>
 8009866:	e083      	b.n	8009970 <HAL_SPI_TransmitReceive+0x25c>
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 8009868:	68fb      	ldr	r3, [r7, #12]
 800986a:	685b      	ldr	r3, [r3, #4]
 800986c:	2b00      	cmp	r3, #0
 800986e:	d005      	beq.n	800987c <HAL_SPI_TransmitReceive+0x168>
 8009870:	2312      	movs	r3, #18
 8009872:	18fb      	adds	r3, r7, r3
 8009874:	881b      	ldrh	r3, [r3, #0]
 8009876:	2b01      	cmp	r3, #1
 8009878:	d000      	beq.n	800987c <HAL_SPI_TransmitReceive+0x168>
 800987a:	e06d      	b.n	8009958 <HAL_SPI_TransmitReceive+0x244>
    {
      hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 800987c:	68fb      	ldr	r3, [r7, #12]
 800987e:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8009880:	881a      	ldrh	r2, [r3, #0]
 8009882:	68fb      	ldr	r3, [r7, #12]
 8009884:	681b      	ldr	r3, [r3, #0]
 8009886:	60da      	str	r2, [r3, #12]
      hspi->pTxBuffPtr += sizeof(uint16_t);
 8009888:	68fb      	ldr	r3, [r7, #12]
 800988a:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800988c:	1c9a      	adds	r2, r3, #2
 800988e:	68fb      	ldr	r3, [r7, #12]
 8009890:	639a      	str	r2, [r3, #56]	@ 0x38
      hspi->TxXferCount--;
 8009892:	68fb      	ldr	r3, [r7, #12]
 8009894:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8009896:	b29b      	uxth	r3, r3
 8009898:	3b01      	subs	r3, #1
 800989a:	b29a      	uxth	r2, r3
 800989c:	68fb      	ldr	r3, [r7, #12]
 800989e:	87da      	strh	r2, [r3, #62]	@ 0x3e
        SET_BIT(hspi->Instance->CR1, SPI_CR1_CRCNEXT);
      }
#endif /* USE_SPI_CRC */

    }
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 80098a0:	e05a      	b.n	8009958 <HAL_SPI_TransmitReceive+0x244>
    {
      /* Check TXE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE)) && (hspi->TxXferCount > 0U) && (txallowed == 1U))
 80098a2:	68fb      	ldr	r3, [r7, #12]
 80098a4:	681b      	ldr	r3, [r3, #0]
 80098a6:	689b      	ldr	r3, [r3, #8]
 80098a8:	2202      	movs	r2, #2
 80098aa:	4013      	ands	r3, r2
 80098ac:	2b02      	cmp	r3, #2
 80098ae:	d11b      	bne.n	80098e8 <HAL_SPI_TransmitReceive+0x1d4>
 80098b0:	68fb      	ldr	r3, [r7, #12]
 80098b2:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 80098b4:	b29b      	uxth	r3, r3
 80098b6:	2b00      	cmp	r3, #0
 80098b8:	d016      	beq.n	80098e8 <HAL_SPI_TransmitReceive+0x1d4>
 80098ba:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80098bc:	2b01      	cmp	r3, #1
 80098be:	d113      	bne.n	80098e8 <HAL_SPI_TransmitReceive+0x1d4>
      {
        hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 80098c0:	68fb      	ldr	r3, [r7, #12]
 80098c2:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80098c4:	881a      	ldrh	r2, [r3, #0]
 80098c6:	68fb      	ldr	r3, [r7, #12]
 80098c8:	681b      	ldr	r3, [r3, #0]
 80098ca:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 80098cc:	68fb      	ldr	r3, [r7, #12]
 80098ce:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80098d0:	1c9a      	adds	r2, r3, #2
 80098d2:	68fb      	ldr	r3, [r7, #12]
 80098d4:	639a      	str	r2, [r3, #56]	@ 0x38
        hspi->TxXferCount--;
 80098d6:	68fb      	ldr	r3, [r7, #12]
 80098d8:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 80098da:	b29b      	uxth	r3, r3
 80098dc:	3b01      	subs	r3, #1
 80098de:	b29a      	uxth	r2, r3
 80098e0:	68fb      	ldr	r3, [r7, #12]
 80098e2:	87da      	strh	r2, [r3, #62]	@ 0x3e
        /* Next Data is a reception (Rx). Tx not allowed */
        txallowed = 0U;
 80098e4:	2300      	movs	r3, #0
 80098e6:	627b      	str	r3, [r7, #36]	@ 0x24
        }
#endif /* USE_SPI_CRC */
      }

      /* Check RXNE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE)) && (hspi->RxXferCount > 0U))
 80098e8:	68fb      	ldr	r3, [r7, #12]
 80098ea:	681b      	ldr	r3, [r3, #0]
 80098ec:	689b      	ldr	r3, [r3, #8]
 80098ee:	2201      	movs	r2, #1
 80098f0:	4013      	ands	r3, r2
 80098f2:	2b01      	cmp	r3, #1
 80098f4:	d11c      	bne.n	8009930 <HAL_SPI_TransmitReceive+0x21c>
 80098f6:	68fb      	ldr	r3, [r7, #12]
 80098f8:	2246      	movs	r2, #70	@ 0x46
 80098fa:	5a9b      	ldrh	r3, [r3, r2]
 80098fc:	b29b      	uxth	r3, r3
 80098fe:	2b00      	cmp	r3, #0
 8009900:	d016      	beq.n	8009930 <HAL_SPI_TransmitReceive+0x21c>
      {
        *((uint16_t *)hspi->pRxBuffPtr) = (uint16_t)hspi->Instance->DR;
 8009902:	68fb      	ldr	r3, [r7, #12]
 8009904:	681b      	ldr	r3, [r3, #0]
 8009906:	68da      	ldr	r2, [r3, #12]
 8009908:	68fb      	ldr	r3, [r7, #12]
 800990a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800990c:	b292      	uxth	r2, r2
 800990e:	801a      	strh	r2, [r3, #0]
        hspi->pRxBuffPtr += sizeof(uint16_t);
 8009910:	68fb      	ldr	r3, [r7, #12]
 8009912:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8009914:	1c9a      	adds	r2, r3, #2
 8009916:	68fb      	ldr	r3, [r7, #12]
 8009918:	641a      	str	r2, [r3, #64]	@ 0x40
        hspi->RxXferCount--;
 800991a:	68fb      	ldr	r3, [r7, #12]
 800991c:	2246      	movs	r2, #70	@ 0x46
 800991e:	5a9b      	ldrh	r3, [r3, r2]
 8009920:	b29b      	uxth	r3, r3
 8009922:	3b01      	subs	r3, #1
 8009924:	b299      	uxth	r1, r3
 8009926:	68fb      	ldr	r3, [r7, #12]
 8009928:	2246      	movs	r2, #70	@ 0x46
 800992a:	5299      	strh	r1, [r3, r2]
        /* Next Data is a Transmission (Tx). Tx is allowed */
        txallowed = 1U;
 800992c:	2301      	movs	r3, #1
 800992e:	627b      	str	r3, [r7, #36]	@ 0x24
      }
      if (((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY))
 8009930:	f7fb fcde 	bl	80052f0 <HAL_GetTick>
 8009934:	0002      	movs	r2, r0
 8009936:	69fb      	ldr	r3, [r7, #28]
 8009938:	1ad3      	subs	r3, r2, r3
 800993a:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 800993c:	429a      	cmp	r2, r3
 800993e:	d80b      	bhi.n	8009958 <HAL_SPI_TransmitReceive+0x244>
 8009940:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8009942:	3301      	adds	r3, #1
 8009944:	d008      	beq.n	8009958 <HAL_SPI_TransmitReceive+0x244>
      {
        errorcode = HAL_TIMEOUT;
 8009946:	2323      	movs	r3, #35	@ 0x23
 8009948:	18fb      	adds	r3, r7, r3
 800994a:	2203      	movs	r2, #3
 800994c:	701a      	strb	r2, [r3, #0]
        hspi->State = HAL_SPI_STATE_READY;
 800994e:	68fb      	ldr	r3, [r7, #12]
 8009950:	225d      	movs	r2, #93	@ 0x5d
 8009952:	2101      	movs	r1, #1
 8009954:	5499      	strb	r1, [r3, r2]
        goto error;
 8009956:	e0b1      	b.n	8009abc <HAL_SPI_TransmitReceive+0x3a8>
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 8009958:	68fb      	ldr	r3, [r7, #12]
 800995a:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 800995c:	b29b      	uxth	r3, r3
 800995e:	2b00      	cmp	r3, #0
 8009960:	d19f      	bne.n	80098a2 <HAL_SPI_TransmitReceive+0x18e>
 8009962:	68fb      	ldr	r3, [r7, #12]
 8009964:	2246      	movs	r2, #70	@ 0x46
 8009966:	5a9b      	ldrh	r3, [r3, r2]
 8009968:	b29b      	uxth	r3, r3
 800996a:	2b00      	cmp	r3, #0
 800996c:	d199      	bne.n	80098a2 <HAL_SPI_TransmitReceive+0x18e>
 800996e:	e089      	b.n	8009a84 <HAL_SPI_TransmitReceive+0x370>
    }
  }
  /* Transmit and Receive data in 8 Bit mode */
  else
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 8009970:	68fb      	ldr	r3, [r7, #12]
 8009972:	685b      	ldr	r3, [r3, #4]
 8009974:	2b00      	cmp	r3, #0
 8009976:	d005      	beq.n	8009984 <HAL_SPI_TransmitReceive+0x270>
 8009978:	2312      	movs	r3, #18
 800997a:	18fb      	adds	r3, r7, r3
 800997c:	881b      	ldrh	r3, [r3, #0]
 800997e:	2b01      	cmp	r3, #1
 8009980:	d000      	beq.n	8009984 <HAL_SPI_TransmitReceive+0x270>
 8009982:	e074      	b.n	8009a6e <HAL_SPI_TransmitReceive+0x35a>
    {
      *((__IO uint8_t *)&hspi->Instance->DR) = (*hspi->pTxBuffPtr);
 8009984:	68fb      	ldr	r3, [r7, #12]
 8009986:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 8009988:	68fb      	ldr	r3, [r7, #12]
 800998a:	681b      	ldr	r3, [r3, #0]
 800998c:	330c      	adds	r3, #12
 800998e:	7812      	ldrb	r2, [r2, #0]
 8009990:	701a      	strb	r2, [r3, #0]
      hspi->pTxBuffPtr += sizeof(uint8_t);
 8009992:	68fb      	ldr	r3, [r7, #12]
 8009994:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8009996:	1c5a      	adds	r2, r3, #1
 8009998:	68fb      	ldr	r3, [r7, #12]
 800999a:	639a      	str	r2, [r3, #56]	@ 0x38
      hspi->TxXferCount--;
 800999c:	68fb      	ldr	r3, [r7, #12]
 800999e:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 80099a0:	b29b      	uxth	r3, r3
 80099a2:	3b01      	subs	r3, #1
 80099a4:	b29a      	uxth	r2, r3
 80099a6:	68fb      	ldr	r3, [r7, #12]
 80099a8:	87da      	strh	r2, [r3, #62]	@ 0x3e
        }
        SET_BIT(hspi->Instance->CR1, SPI_CR1_CRCNEXT);
      }
#endif /* USE_SPI_CRC */
    }
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 80099aa:	e060      	b.n	8009a6e <HAL_SPI_TransmitReceive+0x35a>
    {
      /* Check TXE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE)) && (hspi->TxXferCount > 0U) && (txallowed == 1U))
 80099ac:	68fb      	ldr	r3, [r7, #12]
 80099ae:	681b      	ldr	r3, [r3, #0]
 80099b0:	689b      	ldr	r3, [r3, #8]
 80099b2:	2202      	movs	r2, #2
 80099b4:	4013      	ands	r3, r2
 80099b6:	2b02      	cmp	r3, #2
 80099b8:	d11c      	bne.n	80099f4 <HAL_SPI_TransmitReceive+0x2e0>
 80099ba:	68fb      	ldr	r3, [r7, #12]
 80099bc:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 80099be:	b29b      	uxth	r3, r3
 80099c0:	2b00      	cmp	r3, #0
 80099c2:	d017      	beq.n	80099f4 <HAL_SPI_TransmitReceive+0x2e0>
 80099c4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80099c6:	2b01      	cmp	r3, #1
 80099c8:	d114      	bne.n	80099f4 <HAL_SPI_TransmitReceive+0x2e0>
      {
        *(__IO uint8_t *)&hspi->Instance->DR = (*hspi->pTxBuffPtr);
 80099ca:	68fb      	ldr	r3, [r7, #12]
 80099cc:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 80099ce:	68fb      	ldr	r3, [r7, #12]
 80099d0:	681b      	ldr	r3, [r3, #0]
 80099d2:	330c      	adds	r3, #12
 80099d4:	7812      	ldrb	r2, [r2, #0]
 80099d6:	701a      	strb	r2, [r3, #0]
        hspi->pTxBuffPtr++;
 80099d8:	68fb      	ldr	r3, [r7, #12]
 80099da:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80099dc:	1c5a      	adds	r2, r3, #1
 80099de:	68fb      	ldr	r3, [r7, #12]
 80099e0:	639a      	str	r2, [r3, #56]	@ 0x38
        hspi->TxXferCount--;
 80099e2:	68fb      	ldr	r3, [r7, #12]
 80099e4:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 80099e6:	b29b      	uxth	r3, r3
 80099e8:	3b01      	subs	r3, #1
 80099ea:	b29a      	uxth	r2, r3
 80099ec:	68fb      	ldr	r3, [r7, #12]
 80099ee:	87da      	strh	r2, [r3, #62]	@ 0x3e
        /* Next Data is a reception (Rx). Tx not allowed */
        txallowed = 0U;
 80099f0:	2300      	movs	r3, #0
 80099f2:	627b      	str	r3, [r7, #36]	@ 0x24
        }
#endif /* USE_SPI_CRC */
      }

      /* Wait until RXNE flag is reset */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE)) && (hspi->RxXferCount > 0U))
 80099f4:	68fb      	ldr	r3, [r7, #12]
 80099f6:	681b      	ldr	r3, [r3, #0]
 80099f8:	689b      	ldr	r3, [r3, #8]
 80099fa:	2201      	movs	r2, #1
 80099fc:	4013      	ands	r3, r2
 80099fe:	2b01      	cmp	r3, #1
 8009a00:	d11e      	bne.n	8009a40 <HAL_SPI_TransmitReceive+0x32c>
 8009a02:	68fb      	ldr	r3, [r7, #12]
 8009a04:	2246      	movs	r2, #70	@ 0x46
 8009a06:	5a9b      	ldrh	r3, [r3, r2]
 8009a08:	b29b      	uxth	r3, r3
 8009a0a:	2b00      	cmp	r3, #0
 8009a0c:	d018      	beq.n	8009a40 <HAL_SPI_TransmitReceive+0x32c>
      {
        (*(uint8_t *)hspi->pRxBuffPtr) = *(__IO uint8_t *)&hspi->Instance->DR;
 8009a0e:	68fb      	ldr	r3, [r7, #12]
 8009a10:	681b      	ldr	r3, [r3, #0]
 8009a12:	330c      	adds	r3, #12
 8009a14:	001a      	movs	r2, r3
 8009a16:	68fb      	ldr	r3, [r7, #12]
 8009a18:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8009a1a:	7812      	ldrb	r2, [r2, #0]
 8009a1c:	b2d2      	uxtb	r2, r2
 8009a1e:	701a      	strb	r2, [r3, #0]
        hspi->pRxBuffPtr++;
 8009a20:	68fb      	ldr	r3, [r7, #12]
 8009a22:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8009a24:	1c5a      	adds	r2, r3, #1
 8009a26:	68fb      	ldr	r3, [r7, #12]
 8009a28:	641a      	str	r2, [r3, #64]	@ 0x40
        hspi->RxXferCount--;
 8009a2a:	68fb      	ldr	r3, [r7, #12]
 8009a2c:	2246      	movs	r2, #70	@ 0x46
 8009a2e:	5a9b      	ldrh	r3, [r3, r2]
 8009a30:	b29b      	uxth	r3, r3
 8009a32:	3b01      	subs	r3, #1
 8009a34:	b299      	uxth	r1, r3
 8009a36:	68fb      	ldr	r3, [r7, #12]
 8009a38:	2246      	movs	r2, #70	@ 0x46
 8009a3a:	5299      	strh	r1, [r3, r2]
        /* Next Data is a Transmission (Tx). Tx is allowed */
        txallowed = 1U;
 8009a3c:	2301      	movs	r3, #1
 8009a3e:	627b      	str	r3, [r7, #36]	@ 0x24
      }
      if ((((HAL_GetTick() - tickstart) >=  Timeout) && ((Timeout != HAL_MAX_DELAY))) || (Timeout == 0U))
 8009a40:	f7fb fc56 	bl	80052f0 <HAL_GetTick>
 8009a44:	0002      	movs	r2, r0
 8009a46:	69fb      	ldr	r3, [r7, #28]
 8009a48:	1ad3      	subs	r3, r2, r3
 8009a4a:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8009a4c:	429a      	cmp	r2, r3
 8009a4e:	d802      	bhi.n	8009a56 <HAL_SPI_TransmitReceive+0x342>
 8009a50:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8009a52:	3301      	adds	r3, #1
 8009a54:	d102      	bne.n	8009a5c <HAL_SPI_TransmitReceive+0x348>
 8009a56:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8009a58:	2b00      	cmp	r3, #0
 8009a5a:	d108      	bne.n	8009a6e <HAL_SPI_TransmitReceive+0x35a>
      {
        errorcode = HAL_TIMEOUT;
 8009a5c:	2323      	movs	r3, #35	@ 0x23
 8009a5e:	18fb      	adds	r3, r7, r3
 8009a60:	2203      	movs	r2, #3
 8009a62:	701a      	strb	r2, [r3, #0]
        hspi->State = HAL_SPI_STATE_READY;
 8009a64:	68fb      	ldr	r3, [r7, #12]
 8009a66:	225d      	movs	r2, #93	@ 0x5d
 8009a68:	2101      	movs	r1, #1
 8009a6a:	5499      	strb	r1, [r3, r2]
        goto error;
 8009a6c:	e026      	b.n	8009abc <HAL_SPI_TransmitReceive+0x3a8>
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 8009a6e:	68fb      	ldr	r3, [r7, #12]
 8009a70:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8009a72:	b29b      	uxth	r3, r3
 8009a74:	2b00      	cmp	r3, #0
 8009a76:	d199      	bne.n	80099ac <HAL_SPI_TransmitReceive+0x298>
 8009a78:	68fb      	ldr	r3, [r7, #12]
 8009a7a:	2246      	movs	r2, #70	@ 0x46
 8009a7c:	5a9b      	ldrh	r3, [r3, r2]
 8009a7e:	b29b      	uxth	r3, r3
 8009a80:	2b00      	cmp	r3, #0
 8009a82:	d193      	bne.n	80099ac <HAL_SPI_TransmitReceive+0x298>
    errorcode = HAL_ERROR;
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 8009a84:	69fa      	ldr	r2, [r7, #28]
 8009a86:	6b39      	ldr	r1, [r7, #48]	@ 0x30
 8009a88:	68fb      	ldr	r3, [r7, #12]
 8009a8a:	0018      	movs	r0, r3
 8009a8c:	f000 f9b2 	bl	8009df4 <SPI_EndRxTxTransaction>
 8009a90:	1e03      	subs	r3, r0, #0
 8009a92:	d006      	beq.n	8009aa2 <HAL_SPI_TransmitReceive+0x38e>
  {
    errorcode = HAL_ERROR;
 8009a94:	2323      	movs	r3, #35	@ 0x23
 8009a96:	18fb      	adds	r3, r7, r3
 8009a98:	2201      	movs	r2, #1
 8009a9a:	701a      	strb	r2, [r3, #0]
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 8009a9c:	68fb      	ldr	r3, [r7, #12]
 8009a9e:	2220      	movs	r2, #32
 8009aa0:	661a      	str	r2, [r3, #96]	@ 0x60
  }

  if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 8009aa2:	68fb      	ldr	r3, [r7, #12]
 8009aa4:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8009aa6:	2b00      	cmp	r3, #0
 8009aa8:	d004      	beq.n	8009ab4 <HAL_SPI_TransmitReceive+0x3a0>
  {
    errorcode = HAL_ERROR;
 8009aaa:	2323      	movs	r3, #35	@ 0x23
 8009aac:	18fb      	adds	r3, r7, r3
 8009aae:	2201      	movs	r2, #1
 8009ab0:	701a      	strb	r2, [r3, #0]
 8009ab2:	e003      	b.n	8009abc <HAL_SPI_TransmitReceive+0x3a8>
  }
  else
  {
    hspi->State = HAL_SPI_STATE_READY;
 8009ab4:	68fb      	ldr	r3, [r7, #12]
 8009ab6:	225d      	movs	r2, #93	@ 0x5d
 8009ab8:	2101      	movs	r1, #1
 8009aba:	5499      	strb	r1, [r3, r2]
  }
  
error :
  __HAL_UNLOCK(hspi);
 8009abc:	68fb      	ldr	r3, [r7, #12]
 8009abe:	225c      	movs	r2, #92	@ 0x5c
 8009ac0:	2100      	movs	r1, #0
 8009ac2:	5499      	strb	r1, [r3, r2]
  return errorcode;
 8009ac4:	2323      	movs	r3, #35	@ 0x23
 8009ac6:	18fb      	adds	r3, r7, r3
 8009ac8:	781b      	ldrb	r3, [r3, #0]
}
 8009aca:	0018      	movs	r0, r3
 8009acc:	46bd      	mov	sp, r7
 8009ace:	b00a      	add	sp, #40	@ 0x28
 8009ad0:	bd80      	pop	{r7, pc}
 8009ad2:	46c0      	nop			@ (mov r8, r8)
 8009ad4:	ffffefff 	.word	0xffffefff

08009ad8 <SPI_WaitFlagStateUntilTimeout>:
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_WaitFlagStateUntilTimeout(SPI_HandleTypeDef *hspi, uint32_t Flag, FlagStatus State,
                                                       uint32_t Timeout, uint32_t Tickstart)
{
 8009ad8:	b580      	push	{r7, lr}
 8009ada:	b088      	sub	sp, #32
 8009adc:	af00      	add	r7, sp, #0
 8009ade:	60f8      	str	r0, [r7, #12]
 8009ae0:	60b9      	str	r1, [r7, #8]
 8009ae2:	603b      	str	r3, [r7, #0]
 8009ae4:	1dfb      	adds	r3, r7, #7
 8009ae6:	701a      	strb	r2, [r3, #0]
  __IO uint32_t count;
  uint32_t tmp_timeout;
  uint32_t tmp_tickstart;

  /* Adjust Timeout value  in case of end of transfer */
  tmp_timeout   = Timeout - (HAL_GetTick() - Tickstart);
 8009ae8:	f7fb fc02 	bl	80052f0 <HAL_GetTick>
 8009aec:	0002      	movs	r2, r0
 8009aee:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8009af0:	1a9b      	subs	r3, r3, r2
 8009af2:	683a      	ldr	r2, [r7, #0]
 8009af4:	18d3      	adds	r3, r2, r3
 8009af6:	61fb      	str	r3, [r7, #28]
  tmp_tickstart = HAL_GetTick();
 8009af8:	f7fb fbfa 	bl	80052f0 <HAL_GetTick>
 8009afc:	0003      	movs	r3, r0
 8009afe:	61bb      	str	r3, [r7, #24]

  /* Calculate Timeout based on a software loop to avoid blocking issue if Systick is disabled */
  count = tmp_timeout * ((SystemCoreClock * 32U) >> 20U);
 8009b00:	4b3a      	ldr	r3, [pc, #232]	@ (8009bec <SPI_WaitFlagStateUntilTimeout+0x114>)
 8009b02:	681b      	ldr	r3, [r3, #0]
 8009b04:	015b      	lsls	r3, r3, #5
 8009b06:	0d1b      	lsrs	r3, r3, #20
 8009b08:	69fa      	ldr	r2, [r7, #28]
 8009b0a:	4353      	muls	r3, r2
 8009b0c:	617b      	str	r3, [r7, #20]

  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 8009b0e:	e058      	b.n	8009bc2 <SPI_WaitFlagStateUntilTimeout+0xea>
  {
    if (Timeout != HAL_MAX_DELAY)
 8009b10:	683b      	ldr	r3, [r7, #0]
 8009b12:	3301      	adds	r3, #1
 8009b14:	d055      	beq.n	8009bc2 <SPI_WaitFlagStateUntilTimeout+0xea>
    {
      if (((HAL_GetTick() - tmp_tickstart) >= tmp_timeout) || (tmp_timeout == 0U))
 8009b16:	f7fb fbeb 	bl	80052f0 <HAL_GetTick>
 8009b1a:	0002      	movs	r2, r0
 8009b1c:	69bb      	ldr	r3, [r7, #24]
 8009b1e:	1ad3      	subs	r3, r2, r3
 8009b20:	69fa      	ldr	r2, [r7, #28]
 8009b22:	429a      	cmp	r2, r3
 8009b24:	d902      	bls.n	8009b2c <SPI_WaitFlagStateUntilTimeout+0x54>
 8009b26:	69fb      	ldr	r3, [r7, #28]
 8009b28:	2b00      	cmp	r3, #0
 8009b2a:	d142      	bne.n	8009bb2 <SPI_WaitFlagStateUntilTimeout+0xda>
        /* Disable the SPI and reset the CRC: the CRC value should be cleared
           on both master and slave sides in order to resynchronize the master
           and slave for their respective CRC calculation */

        /* Disable TXE, RXNE and ERR interrupts for the interrupt process */
        __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_TXE | SPI_IT_RXNE | SPI_IT_ERR));
 8009b2c:	68fb      	ldr	r3, [r7, #12]
 8009b2e:	681b      	ldr	r3, [r3, #0]
 8009b30:	685a      	ldr	r2, [r3, #4]
 8009b32:	68fb      	ldr	r3, [r7, #12]
 8009b34:	681b      	ldr	r3, [r3, #0]
 8009b36:	21e0      	movs	r1, #224	@ 0xe0
 8009b38:	438a      	bics	r2, r1
 8009b3a:	605a      	str	r2, [r3, #4]

        if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8009b3c:	68fb      	ldr	r3, [r7, #12]
 8009b3e:	685a      	ldr	r2, [r3, #4]
 8009b40:	2382      	movs	r3, #130	@ 0x82
 8009b42:	005b      	lsls	r3, r3, #1
 8009b44:	429a      	cmp	r2, r3
 8009b46:	d113      	bne.n	8009b70 <SPI_WaitFlagStateUntilTimeout+0x98>
 8009b48:	68fb      	ldr	r3, [r7, #12]
 8009b4a:	689a      	ldr	r2, [r3, #8]
 8009b4c:	2380      	movs	r3, #128	@ 0x80
 8009b4e:	021b      	lsls	r3, r3, #8
 8009b50:	429a      	cmp	r2, r3
 8009b52:	d005      	beq.n	8009b60 <SPI_WaitFlagStateUntilTimeout+0x88>
                                                     || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 8009b54:	68fb      	ldr	r3, [r7, #12]
 8009b56:	689a      	ldr	r2, [r3, #8]
 8009b58:	2380      	movs	r3, #128	@ 0x80
 8009b5a:	00db      	lsls	r3, r3, #3
 8009b5c:	429a      	cmp	r2, r3
 8009b5e:	d107      	bne.n	8009b70 <SPI_WaitFlagStateUntilTimeout+0x98>
        {
          /* Disable SPI peripheral */
          __HAL_SPI_DISABLE(hspi);
 8009b60:	68fb      	ldr	r3, [r7, #12]
 8009b62:	681b      	ldr	r3, [r3, #0]
 8009b64:	681a      	ldr	r2, [r3, #0]
 8009b66:	68fb      	ldr	r3, [r7, #12]
 8009b68:	681b      	ldr	r3, [r3, #0]
 8009b6a:	2140      	movs	r1, #64	@ 0x40
 8009b6c:	438a      	bics	r2, r1
 8009b6e:	601a      	str	r2, [r3, #0]
        }

        /* Reset CRC Calculation */
        if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
 8009b70:	68fb      	ldr	r3, [r7, #12]
 8009b72:	6a9a      	ldr	r2, [r3, #40]	@ 0x28
 8009b74:	2380      	movs	r3, #128	@ 0x80
 8009b76:	019b      	lsls	r3, r3, #6
 8009b78:	429a      	cmp	r2, r3
 8009b7a:	d110      	bne.n	8009b9e <SPI_WaitFlagStateUntilTimeout+0xc6>
        {
          SPI_RESET_CRC(hspi);
 8009b7c:	68fb      	ldr	r3, [r7, #12]
 8009b7e:	681b      	ldr	r3, [r3, #0]
 8009b80:	681a      	ldr	r2, [r3, #0]
 8009b82:	68fb      	ldr	r3, [r7, #12]
 8009b84:	681b      	ldr	r3, [r3, #0]
 8009b86:	491a      	ldr	r1, [pc, #104]	@ (8009bf0 <SPI_WaitFlagStateUntilTimeout+0x118>)
 8009b88:	400a      	ands	r2, r1
 8009b8a:	601a      	str	r2, [r3, #0]
 8009b8c:	68fb      	ldr	r3, [r7, #12]
 8009b8e:	681b      	ldr	r3, [r3, #0]
 8009b90:	681a      	ldr	r2, [r3, #0]
 8009b92:	68fb      	ldr	r3, [r7, #12]
 8009b94:	681b      	ldr	r3, [r3, #0]
 8009b96:	2180      	movs	r1, #128	@ 0x80
 8009b98:	0189      	lsls	r1, r1, #6
 8009b9a:	430a      	orrs	r2, r1
 8009b9c:	601a      	str	r2, [r3, #0]
        }

        hspi->State = HAL_SPI_STATE_READY;
 8009b9e:	68fb      	ldr	r3, [r7, #12]
 8009ba0:	225d      	movs	r2, #93	@ 0x5d
 8009ba2:	2101      	movs	r1, #1
 8009ba4:	5499      	strb	r1, [r3, r2]

        /* Process Unlocked */
        __HAL_UNLOCK(hspi);
 8009ba6:	68fb      	ldr	r3, [r7, #12]
 8009ba8:	225c      	movs	r2, #92	@ 0x5c
 8009baa:	2100      	movs	r1, #0
 8009bac:	5499      	strb	r1, [r3, r2]

        return HAL_TIMEOUT;
 8009bae:	2303      	movs	r3, #3
 8009bb0:	e017      	b.n	8009be2 <SPI_WaitFlagStateUntilTimeout+0x10a>
      }
      /* If Systick is disabled or not incremented, deactivate timeout to go in disable loop procedure */
      if (count == 0U)
 8009bb2:	697b      	ldr	r3, [r7, #20]
 8009bb4:	2b00      	cmp	r3, #0
 8009bb6:	d101      	bne.n	8009bbc <SPI_WaitFlagStateUntilTimeout+0xe4>
      {
        tmp_timeout = 0U;
 8009bb8:	2300      	movs	r3, #0
 8009bba:	61fb      	str	r3, [r7, #28]
      }
      count--;
 8009bbc:	697b      	ldr	r3, [r7, #20]
 8009bbe:	3b01      	subs	r3, #1
 8009bc0:	617b      	str	r3, [r7, #20]
  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 8009bc2:	68fb      	ldr	r3, [r7, #12]
 8009bc4:	681b      	ldr	r3, [r3, #0]
 8009bc6:	689b      	ldr	r3, [r3, #8]
 8009bc8:	68ba      	ldr	r2, [r7, #8]
 8009bca:	4013      	ands	r3, r2
 8009bcc:	68ba      	ldr	r2, [r7, #8]
 8009bce:	1ad3      	subs	r3, r2, r3
 8009bd0:	425a      	negs	r2, r3
 8009bd2:	4153      	adcs	r3, r2
 8009bd4:	b2db      	uxtb	r3, r3
 8009bd6:	001a      	movs	r2, r3
 8009bd8:	1dfb      	adds	r3, r7, #7
 8009bda:	781b      	ldrb	r3, [r3, #0]
 8009bdc:	429a      	cmp	r2, r3
 8009bde:	d197      	bne.n	8009b10 <SPI_WaitFlagStateUntilTimeout+0x38>
    }
  }

  return HAL_OK;
 8009be0:	2300      	movs	r3, #0
}
 8009be2:	0018      	movs	r0, r3
 8009be4:	46bd      	mov	sp, r7
 8009be6:	b008      	add	sp, #32
 8009be8:	bd80      	pop	{r7, pc}
 8009bea:	46c0      	nop			@ (mov r8, r8)
 8009bec:	20000010 	.word	0x20000010
 8009bf0:	ffffdfff 	.word	0xffffdfff

08009bf4 <SPI_WaitFifoStateUntilTimeout>:
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_WaitFifoStateUntilTimeout(SPI_HandleTypeDef *hspi, uint32_t Fifo, uint32_t State,
                                                       uint32_t Timeout, uint32_t Tickstart)
{
 8009bf4:	b580      	push	{r7, lr}
 8009bf6:	b08a      	sub	sp, #40	@ 0x28
 8009bf8:	af00      	add	r7, sp, #0
 8009bfa:	60f8      	str	r0, [r7, #12]
 8009bfc:	60b9      	str	r1, [r7, #8]
 8009bfe:	607a      	str	r2, [r7, #4]
 8009c00:	603b      	str	r3, [r7, #0]
  __IO uint32_t count;
  uint32_t tmp_timeout;
  uint32_t tmp_tickstart;
  __IO uint8_t  *ptmpreg8;
  __IO uint8_t  tmpreg8 = 0;
 8009c02:	2317      	movs	r3, #23
 8009c04:	18fb      	adds	r3, r7, r3
 8009c06:	2200      	movs	r2, #0
 8009c08:	701a      	strb	r2, [r3, #0]

  /* Adjust Timeout value  in case of end of transfer */
  tmp_timeout = Timeout - (HAL_GetTick() - Tickstart);
 8009c0a:	f7fb fb71 	bl	80052f0 <HAL_GetTick>
 8009c0e:	0002      	movs	r2, r0
 8009c10:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8009c12:	1a9b      	subs	r3, r3, r2
 8009c14:	683a      	ldr	r2, [r7, #0]
 8009c16:	18d3      	adds	r3, r2, r3
 8009c18:	627b      	str	r3, [r7, #36]	@ 0x24
  tmp_tickstart = HAL_GetTick();
 8009c1a:	f7fb fb69 	bl	80052f0 <HAL_GetTick>
 8009c1e:	0003      	movs	r3, r0
 8009c20:	623b      	str	r3, [r7, #32]

  /* Initialize the 8bit temporary pointer */
  ptmpreg8 = (__IO uint8_t *)&hspi->Instance->DR;
 8009c22:	68fb      	ldr	r3, [r7, #12]
 8009c24:	681b      	ldr	r3, [r3, #0]
 8009c26:	330c      	adds	r3, #12
 8009c28:	61fb      	str	r3, [r7, #28]

  /* Calculate Timeout based on a software loop to avoid blocking issue if Systick is disabled */
  count = tmp_timeout * ((SystemCoreClock * 35U) >> 20U);
 8009c2a:	4b41      	ldr	r3, [pc, #260]	@ (8009d30 <SPI_WaitFifoStateUntilTimeout+0x13c>)
 8009c2c:	681a      	ldr	r2, [r3, #0]
 8009c2e:	0013      	movs	r3, r2
 8009c30:	009b      	lsls	r3, r3, #2
 8009c32:	189b      	adds	r3, r3, r2
 8009c34:	00da      	lsls	r2, r3, #3
 8009c36:	1ad3      	subs	r3, r2, r3
 8009c38:	0d1b      	lsrs	r3, r3, #20
 8009c3a:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8009c3c:	4353      	muls	r3, r2
 8009c3e:	61bb      	str	r3, [r7, #24]

  while ((hspi->Instance->SR & Fifo) != State)
 8009c40:	e068      	b.n	8009d14 <SPI_WaitFifoStateUntilTimeout+0x120>
  {
    if ((Fifo == SPI_SR_FRLVL) && (State == SPI_FRLVL_EMPTY))
 8009c42:	68ba      	ldr	r2, [r7, #8]
 8009c44:	23c0      	movs	r3, #192	@ 0xc0
 8009c46:	00db      	lsls	r3, r3, #3
 8009c48:	429a      	cmp	r2, r3
 8009c4a:	d10a      	bne.n	8009c62 <SPI_WaitFifoStateUntilTimeout+0x6e>
 8009c4c:	687b      	ldr	r3, [r7, #4]
 8009c4e:	2b00      	cmp	r3, #0
 8009c50:	d107      	bne.n	8009c62 <SPI_WaitFifoStateUntilTimeout+0x6e>
    {
      /* Flush Data Register by a blank read */
      tmpreg8 = *ptmpreg8;
 8009c52:	69fb      	ldr	r3, [r7, #28]
 8009c54:	781b      	ldrb	r3, [r3, #0]
 8009c56:	b2da      	uxtb	r2, r3
 8009c58:	2117      	movs	r1, #23
 8009c5a:	187b      	adds	r3, r7, r1
 8009c5c:	701a      	strb	r2, [r3, #0]
      /* To avoid GCC warning */
      UNUSED(tmpreg8);
 8009c5e:	187b      	adds	r3, r7, r1
 8009c60:	781b      	ldrb	r3, [r3, #0]
    }

    if (Timeout != HAL_MAX_DELAY)
 8009c62:	683b      	ldr	r3, [r7, #0]
 8009c64:	3301      	adds	r3, #1
 8009c66:	d055      	beq.n	8009d14 <SPI_WaitFifoStateUntilTimeout+0x120>
    {
      if (((HAL_GetTick() - tmp_tickstart) >= tmp_timeout) || (tmp_timeout == 0U))
 8009c68:	f7fb fb42 	bl	80052f0 <HAL_GetTick>
 8009c6c:	0002      	movs	r2, r0
 8009c6e:	6a3b      	ldr	r3, [r7, #32]
 8009c70:	1ad3      	subs	r3, r2, r3
 8009c72:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8009c74:	429a      	cmp	r2, r3
 8009c76:	d902      	bls.n	8009c7e <SPI_WaitFifoStateUntilTimeout+0x8a>
 8009c78:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8009c7a:	2b00      	cmp	r3, #0
 8009c7c:	d142      	bne.n	8009d04 <SPI_WaitFifoStateUntilTimeout+0x110>
        /* Disable the SPI and reset the CRC: the CRC value should be cleared
           on both master and slave sides in order to resynchronize the master
           and slave for their respective CRC calculation */

        /* Disable TXE, RXNE and ERR interrupts for the interrupt process */
        __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_TXE | SPI_IT_RXNE | SPI_IT_ERR));
 8009c7e:	68fb      	ldr	r3, [r7, #12]
 8009c80:	681b      	ldr	r3, [r3, #0]
 8009c82:	685a      	ldr	r2, [r3, #4]
 8009c84:	68fb      	ldr	r3, [r7, #12]
 8009c86:	681b      	ldr	r3, [r3, #0]
 8009c88:	21e0      	movs	r1, #224	@ 0xe0
 8009c8a:	438a      	bics	r2, r1
 8009c8c:	605a      	str	r2, [r3, #4]

        if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8009c8e:	68fb      	ldr	r3, [r7, #12]
 8009c90:	685a      	ldr	r2, [r3, #4]
 8009c92:	2382      	movs	r3, #130	@ 0x82
 8009c94:	005b      	lsls	r3, r3, #1
 8009c96:	429a      	cmp	r2, r3
 8009c98:	d113      	bne.n	8009cc2 <SPI_WaitFifoStateUntilTimeout+0xce>
 8009c9a:	68fb      	ldr	r3, [r7, #12]
 8009c9c:	689a      	ldr	r2, [r3, #8]
 8009c9e:	2380      	movs	r3, #128	@ 0x80
 8009ca0:	021b      	lsls	r3, r3, #8
 8009ca2:	429a      	cmp	r2, r3
 8009ca4:	d005      	beq.n	8009cb2 <SPI_WaitFifoStateUntilTimeout+0xbe>
                                                     || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 8009ca6:	68fb      	ldr	r3, [r7, #12]
 8009ca8:	689a      	ldr	r2, [r3, #8]
 8009caa:	2380      	movs	r3, #128	@ 0x80
 8009cac:	00db      	lsls	r3, r3, #3
 8009cae:	429a      	cmp	r2, r3
 8009cb0:	d107      	bne.n	8009cc2 <SPI_WaitFifoStateUntilTimeout+0xce>
        {
          /* Disable SPI peripheral */
          __HAL_SPI_DISABLE(hspi);
 8009cb2:	68fb      	ldr	r3, [r7, #12]
 8009cb4:	681b      	ldr	r3, [r3, #0]
 8009cb6:	681a      	ldr	r2, [r3, #0]
 8009cb8:	68fb      	ldr	r3, [r7, #12]
 8009cba:	681b      	ldr	r3, [r3, #0]
 8009cbc:	2140      	movs	r1, #64	@ 0x40
 8009cbe:	438a      	bics	r2, r1
 8009cc0:	601a      	str	r2, [r3, #0]
        }

        /* Reset CRC Calculation */
        if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
 8009cc2:	68fb      	ldr	r3, [r7, #12]
 8009cc4:	6a9a      	ldr	r2, [r3, #40]	@ 0x28
 8009cc6:	2380      	movs	r3, #128	@ 0x80
 8009cc8:	019b      	lsls	r3, r3, #6
 8009cca:	429a      	cmp	r2, r3
 8009ccc:	d110      	bne.n	8009cf0 <SPI_WaitFifoStateUntilTimeout+0xfc>
        {
          SPI_RESET_CRC(hspi);
 8009cce:	68fb      	ldr	r3, [r7, #12]
 8009cd0:	681b      	ldr	r3, [r3, #0]
 8009cd2:	681a      	ldr	r2, [r3, #0]
 8009cd4:	68fb      	ldr	r3, [r7, #12]
 8009cd6:	681b      	ldr	r3, [r3, #0]
 8009cd8:	4916      	ldr	r1, [pc, #88]	@ (8009d34 <SPI_WaitFifoStateUntilTimeout+0x140>)
 8009cda:	400a      	ands	r2, r1
 8009cdc:	601a      	str	r2, [r3, #0]
 8009cde:	68fb      	ldr	r3, [r7, #12]
 8009ce0:	681b      	ldr	r3, [r3, #0]
 8009ce2:	681a      	ldr	r2, [r3, #0]
 8009ce4:	68fb      	ldr	r3, [r7, #12]
 8009ce6:	681b      	ldr	r3, [r3, #0]
 8009ce8:	2180      	movs	r1, #128	@ 0x80
 8009cea:	0189      	lsls	r1, r1, #6
 8009cec:	430a      	orrs	r2, r1
 8009cee:	601a      	str	r2, [r3, #0]
        }

        hspi->State = HAL_SPI_STATE_READY;
 8009cf0:	68fb      	ldr	r3, [r7, #12]
 8009cf2:	225d      	movs	r2, #93	@ 0x5d
 8009cf4:	2101      	movs	r1, #1
 8009cf6:	5499      	strb	r1, [r3, r2]

        /* Process Unlocked */
        __HAL_UNLOCK(hspi);
 8009cf8:	68fb      	ldr	r3, [r7, #12]
 8009cfa:	225c      	movs	r2, #92	@ 0x5c
 8009cfc:	2100      	movs	r1, #0
 8009cfe:	5499      	strb	r1, [r3, r2]

        return HAL_TIMEOUT;
 8009d00:	2303      	movs	r3, #3
 8009d02:	e010      	b.n	8009d26 <SPI_WaitFifoStateUntilTimeout+0x132>
      }
      /* If Systick is disabled or not incremented, deactivate timeout to go in disable loop procedure */
      if (count == 0U)
 8009d04:	69bb      	ldr	r3, [r7, #24]
 8009d06:	2b00      	cmp	r3, #0
 8009d08:	d101      	bne.n	8009d0e <SPI_WaitFifoStateUntilTimeout+0x11a>
      {
        tmp_timeout = 0U;
 8009d0a:	2300      	movs	r3, #0
 8009d0c:	627b      	str	r3, [r7, #36]	@ 0x24
      }
      count--;
 8009d0e:	69bb      	ldr	r3, [r7, #24]
 8009d10:	3b01      	subs	r3, #1
 8009d12:	61bb      	str	r3, [r7, #24]
  while ((hspi->Instance->SR & Fifo) != State)
 8009d14:	68fb      	ldr	r3, [r7, #12]
 8009d16:	681b      	ldr	r3, [r3, #0]
 8009d18:	689b      	ldr	r3, [r3, #8]
 8009d1a:	68ba      	ldr	r2, [r7, #8]
 8009d1c:	4013      	ands	r3, r2
 8009d1e:	687a      	ldr	r2, [r7, #4]
 8009d20:	429a      	cmp	r2, r3
 8009d22:	d18e      	bne.n	8009c42 <SPI_WaitFifoStateUntilTimeout+0x4e>
    }
  }

  return HAL_OK;
 8009d24:	2300      	movs	r3, #0
}
 8009d26:	0018      	movs	r0, r3
 8009d28:	46bd      	mov	sp, r7
 8009d2a:	b00a      	add	sp, #40	@ 0x28
 8009d2c:	bd80      	pop	{r7, pc}
 8009d2e:	46c0      	nop			@ (mov r8, r8)
 8009d30:	20000010 	.word	0x20000010
 8009d34:	ffffdfff 	.word	0xffffdfff

08009d38 <SPI_EndRxTransaction>:
  * @param  Timeout Timeout duration
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_EndRxTransaction(SPI_HandleTypeDef *hspi,  uint32_t Timeout, uint32_t Tickstart)
{
 8009d38:	b580      	push	{r7, lr}
 8009d3a:	b086      	sub	sp, #24
 8009d3c:	af02      	add	r7, sp, #8
 8009d3e:	60f8      	str	r0, [r7, #12]
 8009d40:	60b9      	str	r1, [r7, #8]
 8009d42:	607a      	str	r2, [r7, #4]
  if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8009d44:	68fb      	ldr	r3, [r7, #12]
 8009d46:	685a      	ldr	r2, [r3, #4]
 8009d48:	2382      	movs	r3, #130	@ 0x82
 8009d4a:	005b      	lsls	r3, r3, #1
 8009d4c:	429a      	cmp	r2, r3
 8009d4e:	d113      	bne.n	8009d78 <SPI_EndRxTransaction+0x40>
 8009d50:	68fb      	ldr	r3, [r7, #12]
 8009d52:	689a      	ldr	r2, [r3, #8]
 8009d54:	2380      	movs	r3, #128	@ 0x80
 8009d56:	021b      	lsls	r3, r3, #8
 8009d58:	429a      	cmp	r2, r3
 8009d5a:	d005      	beq.n	8009d68 <SPI_EndRxTransaction+0x30>
                                               || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 8009d5c:	68fb      	ldr	r3, [r7, #12]
 8009d5e:	689a      	ldr	r2, [r3, #8]
 8009d60:	2380      	movs	r3, #128	@ 0x80
 8009d62:	00db      	lsls	r3, r3, #3
 8009d64:	429a      	cmp	r2, r3
 8009d66:	d107      	bne.n	8009d78 <SPI_EndRxTransaction+0x40>
  {
    /* Disable SPI peripheral */
    __HAL_SPI_DISABLE(hspi);
 8009d68:	68fb      	ldr	r3, [r7, #12]
 8009d6a:	681b      	ldr	r3, [r3, #0]
 8009d6c:	681a      	ldr	r2, [r3, #0]
 8009d6e:	68fb      	ldr	r3, [r7, #12]
 8009d70:	681b      	ldr	r3, [r3, #0]
 8009d72:	2140      	movs	r1, #64	@ 0x40
 8009d74:	438a      	bics	r2, r1
 8009d76:	601a      	str	r2, [r3, #0]
  }

  /* Control the BSY flag */
  if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_BSY, RESET, Timeout, Tickstart) != HAL_OK)
 8009d78:	68ba      	ldr	r2, [r7, #8]
 8009d7a:	68f8      	ldr	r0, [r7, #12]
 8009d7c:	687b      	ldr	r3, [r7, #4]
 8009d7e:	9300      	str	r3, [sp, #0]
 8009d80:	0013      	movs	r3, r2
 8009d82:	2200      	movs	r2, #0
 8009d84:	2180      	movs	r1, #128	@ 0x80
 8009d86:	f7ff fea7 	bl	8009ad8 <SPI_WaitFlagStateUntilTimeout>
 8009d8a:	1e03      	subs	r3, r0, #0
 8009d8c:	d007      	beq.n	8009d9e <SPI_EndRxTransaction+0x66>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8009d8e:	68fb      	ldr	r3, [r7, #12]
 8009d90:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8009d92:	2220      	movs	r2, #32
 8009d94:	431a      	orrs	r2, r3
 8009d96:	68fb      	ldr	r3, [r7, #12]
 8009d98:	661a      	str	r2, [r3, #96]	@ 0x60
    return HAL_TIMEOUT;
 8009d9a:	2303      	movs	r3, #3
 8009d9c:	e026      	b.n	8009dec <SPI_EndRxTransaction+0xb4>
  }

  if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8009d9e:	68fb      	ldr	r3, [r7, #12]
 8009da0:	685a      	ldr	r2, [r3, #4]
 8009da2:	2382      	movs	r3, #130	@ 0x82
 8009da4:	005b      	lsls	r3, r3, #1
 8009da6:	429a      	cmp	r2, r3
 8009da8:	d11f      	bne.n	8009dea <SPI_EndRxTransaction+0xb2>
 8009daa:	68fb      	ldr	r3, [r7, #12]
 8009dac:	689a      	ldr	r2, [r3, #8]
 8009dae:	2380      	movs	r3, #128	@ 0x80
 8009db0:	021b      	lsls	r3, r3, #8
 8009db2:	429a      	cmp	r2, r3
 8009db4:	d005      	beq.n	8009dc2 <SPI_EndRxTransaction+0x8a>
                                               || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 8009db6:	68fb      	ldr	r3, [r7, #12]
 8009db8:	689a      	ldr	r2, [r3, #8]
 8009dba:	2380      	movs	r3, #128	@ 0x80
 8009dbc:	00db      	lsls	r3, r3, #3
 8009dbe:	429a      	cmp	r2, r3
 8009dc0:	d113      	bne.n	8009dea <SPI_EndRxTransaction+0xb2>
  {
    /* Empty the FRLVL fifo */
    if (SPI_WaitFifoStateUntilTimeout(hspi, SPI_FLAG_FRLVL, SPI_FRLVL_EMPTY, Timeout, Tickstart) != HAL_OK)
 8009dc2:	68ba      	ldr	r2, [r7, #8]
 8009dc4:	23c0      	movs	r3, #192	@ 0xc0
 8009dc6:	00d9      	lsls	r1, r3, #3
 8009dc8:	68f8      	ldr	r0, [r7, #12]
 8009dca:	687b      	ldr	r3, [r7, #4]
 8009dcc:	9300      	str	r3, [sp, #0]
 8009dce:	0013      	movs	r3, r2
 8009dd0:	2200      	movs	r2, #0
 8009dd2:	f7ff ff0f 	bl	8009bf4 <SPI_WaitFifoStateUntilTimeout>
 8009dd6:	1e03      	subs	r3, r0, #0
 8009dd8:	d007      	beq.n	8009dea <SPI_EndRxTransaction+0xb2>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8009dda:	68fb      	ldr	r3, [r7, #12]
 8009ddc:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8009dde:	2220      	movs	r2, #32
 8009de0:	431a      	orrs	r2, r3
 8009de2:	68fb      	ldr	r3, [r7, #12]
 8009de4:	661a      	str	r2, [r3, #96]	@ 0x60
      return HAL_TIMEOUT;
 8009de6:	2303      	movs	r3, #3
 8009de8:	e000      	b.n	8009dec <SPI_EndRxTransaction+0xb4>
    }
  }
  return HAL_OK;
 8009dea:	2300      	movs	r3, #0
}
 8009dec:	0018      	movs	r0, r3
 8009dee:	46bd      	mov	sp, r7
 8009df0:	b004      	add	sp, #16
 8009df2:	bd80      	pop	{r7, pc}

08009df4 <SPI_EndRxTxTransaction>:
  * @param  Timeout Timeout duration
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_EndRxTxTransaction(SPI_HandleTypeDef *hspi, uint32_t Timeout, uint32_t Tickstart)
{
 8009df4:	b580      	push	{r7, lr}
 8009df6:	b086      	sub	sp, #24
 8009df8:	af02      	add	r7, sp, #8
 8009dfa:	60f8      	str	r0, [r7, #12]
 8009dfc:	60b9      	str	r1, [r7, #8]
 8009dfe:	607a      	str	r2, [r7, #4]
  /* Control if the TX fifo is empty */
  if (SPI_WaitFifoStateUntilTimeout(hspi, SPI_FLAG_FTLVL, SPI_FTLVL_EMPTY, Timeout, Tickstart) != HAL_OK)
 8009e00:	68ba      	ldr	r2, [r7, #8]
 8009e02:	23c0      	movs	r3, #192	@ 0xc0
 8009e04:	0159      	lsls	r1, r3, #5
 8009e06:	68f8      	ldr	r0, [r7, #12]
 8009e08:	687b      	ldr	r3, [r7, #4]
 8009e0a:	9300      	str	r3, [sp, #0]
 8009e0c:	0013      	movs	r3, r2
 8009e0e:	2200      	movs	r2, #0
 8009e10:	f7ff fef0 	bl	8009bf4 <SPI_WaitFifoStateUntilTimeout>
 8009e14:	1e03      	subs	r3, r0, #0
 8009e16:	d007      	beq.n	8009e28 <SPI_EndRxTxTransaction+0x34>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8009e18:	68fb      	ldr	r3, [r7, #12]
 8009e1a:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8009e1c:	2220      	movs	r2, #32
 8009e1e:	431a      	orrs	r2, r3
 8009e20:	68fb      	ldr	r3, [r7, #12]
 8009e22:	661a      	str	r2, [r3, #96]	@ 0x60
    return HAL_TIMEOUT;
 8009e24:	2303      	movs	r3, #3
 8009e26:	e027      	b.n	8009e78 <SPI_EndRxTxTransaction+0x84>
  }

  /* Control the BSY flag */
  if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_BSY, RESET, Timeout, Tickstart) != HAL_OK)
 8009e28:	68ba      	ldr	r2, [r7, #8]
 8009e2a:	68f8      	ldr	r0, [r7, #12]
 8009e2c:	687b      	ldr	r3, [r7, #4]
 8009e2e:	9300      	str	r3, [sp, #0]
 8009e30:	0013      	movs	r3, r2
 8009e32:	2200      	movs	r2, #0
 8009e34:	2180      	movs	r1, #128	@ 0x80
 8009e36:	f7ff fe4f 	bl	8009ad8 <SPI_WaitFlagStateUntilTimeout>
 8009e3a:	1e03      	subs	r3, r0, #0
 8009e3c:	d007      	beq.n	8009e4e <SPI_EndRxTxTransaction+0x5a>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8009e3e:	68fb      	ldr	r3, [r7, #12]
 8009e40:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8009e42:	2220      	movs	r2, #32
 8009e44:	431a      	orrs	r2, r3
 8009e46:	68fb      	ldr	r3, [r7, #12]
 8009e48:	661a      	str	r2, [r3, #96]	@ 0x60
    return HAL_TIMEOUT;
 8009e4a:	2303      	movs	r3, #3
 8009e4c:	e014      	b.n	8009e78 <SPI_EndRxTxTransaction+0x84>
  }

  /* Control if the RX fifo is empty */
  if (SPI_WaitFifoStateUntilTimeout(hspi, SPI_FLAG_FRLVL, SPI_FRLVL_EMPTY, Timeout, Tickstart) != HAL_OK)
 8009e4e:	68ba      	ldr	r2, [r7, #8]
 8009e50:	23c0      	movs	r3, #192	@ 0xc0
 8009e52:	00d9      	lsls	r1, r3, #3
 8009e54:	68f8      	ldr	r0, [r7, #12]
 8009e56:	687b      	ldr	r3, [r7, #4]
 8009e58:	9300      	str	r3, [sp, #0]
 8009e5a:	0013      	movs	r3, r2
 8009e5c:	2200      	movs	r2, #0
 8009e5e:	f7ff fec9 	bl	8009bf4 <SPI_WaitFifoStateUntilTimeout>
 8009e62:	1e03      	subs	r3, r0, #0
 8009e64:	d007      	beq.n	8009e76 <SPI_EndRxTxTransaction+0x82>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8009e66:	68fb      	ldr	r3, [r7, #12]
 8009e68:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8009e6a:	2220      	movs	r2, #32
 8009e6c:	431a      	orrs	r2, r3
 8009e6e:	68fb      	ldr	r3, [r7, #12]
 8009e70:	661a      	str	r2, [r3, #96]	@ 0x60
    return HAL_TIMEOUT;
 8009e72:	2303      	movs	r3, #3
 8009e74:	e000      	b.n	8009e78 <SPI_EndRxTxTransaction+0x84>
  }

  return HAL_OK;
 8009e76:	2300      	movs	r3, #0
}
 8009e78:	0018      	movs	r0, r3
 8009e7a:	46bd      	mov	sp, r7
 8009e7c:	b004      	add	sp, #16
 8009e7e:	bd80      	pop	{r7, pc}

08009e80 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 8009e80:	b580      	push	{r7, lr}
 8009e82:	b082      	sub	sp, #8
 8009e84:	af00      	add	r7, sp, #0
 8009e86:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8009e88:	687b      	ldr	r3, [r7, #4]
 8009e8a:	2b00      	cmp	r3, #0
 8009e8c:	d101      	bne.n	8009e92 <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 8009e8e:	2301      	movs	r3, #1
 8009e90:	e04a      	b.n	8009f28 <HAL_TIM_Base_Init+0xa8>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8009e92:	687b      	ldr	r3, [r7, #4]
 8009e94:	223d      	movs	r2, #61	@ 0x3d
 8009e96:	5c9b      	ldrb	r3, [r3, r2]
 8009e98:	b2db      	uxtb	r3, r3
 8009e9a:	2b00      	cmp	r3, #0
 8009e9c:	d107      	bne.n	8009eae <HAL_TIM_Base_Init+0x2e>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8009e9e:	687b      	ldr	r3, [r7, #4]
 8009ea0:	223c      	movs	r2, #60	@ 0x3c
 8009ea2:	2100      	movs	r1, #0
 8009ea4:	5499      	strb	r1, [r3, r2]
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 8009ea6:	687b      	ldr	r3, [r7, #4]
 8009ea8:	0018      	movs	r0, r3
 8009eaa:	f7fa ff51 	bl	8004d50 <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8009eae:	687b      	ldr	r3, [r7, #4]
 8009eb0:	223d      	movs	r2, #61	@ 0x3d
 8009eb2:	2102      	movs	r1, #2
 8009eb4:	5499      	strb	r1, [r3, r2]

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8009eb6:	687b      	ldr	r3, [r7, #4]
 8009eb8:	681a      	ldr	r2, [r3, #0]
 8009eba:	687b      	ldr	r3, [r7, #4]
 8009ebc:	3304      	adds	r3, #4
 8009ebe:	0019      	movs	r1, r3
 8009ec0:	0010      	movs	r0, r2
 8009ec2:	f000 f9b3 	bl	800a22c <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8009ec6:	687b      	ldr	r3, [r7, #4]
 8009ec8:	2248      	movs	r2, #72	@ 0x48
 8009eca:	2101      	movs	r1, #1
 8009ecc:	5499      	strb	r1, [r3, r2]

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8009ece:	687b      	ldr	r3, [r7, #4]
 8009ed0:	223e      	movs	r2, #62	@ 0x3e
 8009ed2:	2101      	movs	r1, #1
 8009ed4:	5499      	strb	r1, [r3, r2]
 8009ed6:	687b      	ldr	r3, [r7, #4]
 8009ed8:	223f      	movs	r2, #63	@ 0x3f
 8009eda:	2101      	movs	r1, #1
 8009edc:	5499      	strb	r1, [r3, r2]
 8009ede:	687b      	ldr	r3, [r7, #4]
 8009ee0:	2240      	movs	r2, #64	@ 0x40
 8009ee2:	2101      	movs	r1, #1
 8009ee4:	5499      	strb	r1, [r3, r2]
 8009ee6:	687b      	ldr	r3, [r7, #4]
 8009ee8:	2241      	movs	r2, #65	@ 0x41
 8009eea:	2101      	movs	r1, #1
 8009eec:	5499      	strb	r1, [r3, r2]
 8009eee:	687b      	ldr	r3, [r7, #4]
 8009ef0:	2242      	movs	r2, #66	@ 0x42
 8009ef2:	2101      	movs	r1, #1
 8009ef4:	5499      	strb	r1, [r3, r2]
 8009ef6:	687b      	ldr	r3, [r7, #4]
 8009ef8:	2243      	movs	r2, #67	@ 0x43
 8009efa:	2101      	movs	r1, #1
 8009efc:	5499      	strb	r1, [r3, r2]
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8009efe:	687b      	ldr	r3, [r7, #4]
 8009f00:	2244      	movs	r2, #68	@ 0x44
 8009f02:	2101      	movs	r1, #1
 8009f04:	5499      	strb	r1, [r3, r2]
 8009f06:	687b      	ldr	r3, [r7, #4]
 8009f08:	2245      	movs	r2, #69	@ 0x45
 8009f0a:	2101      	movs	r1, #1
 8009f0c:	5499      	strb	r1, [r3, r2]
 8009f0e:	687b      	ldr	r3, [r7, #4]
 8009f10:	2246      	movs	r2, #70	@ 0x46
 8009f12:	2101      	movs	r1, #1
 8009f14:	5499      	strb	r1, [r3, r2]
 8009f16:	687b      	ldr	r3, [r7, #4]
 8009f18:	2247      	movs	r2, #71	@ 0x47
 8009f1a:	2101      	movs	r1, #1
 8009f1c:	5499      	strb	r1, [r3, r2]

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8009f1e:	687b      	ldr	r3, [r7, #4]
 8009f20:	223d      	movs	r2, #61	@ 0x3d
 8009f22:	2101      	movs	r1, #1
 8009f24:	5499      	strb	r1, [r3, r2]

  return HAL_OK;
 8009f26:	2300      	movs	r3, #0
}
 8009f28:	0018      	movs	r0, r3
 8009f2a:	46bd      	mov	sp, r7
 8009f2c:	b002      	add	sp, #8
 8009f2e:	bd80      	pop	{r7, pc}

08009f30 <HAL_TIM_Base_Start_IT>:
  * @brief  Starts the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
 8009f30:	b580      	push	{r7, lr}
 8009f32:	b084      	sub	sp, #16
 8009f34:	af00      	add	r7, sp, #0
 8009f36:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 8009f38:	687b      	ldr	r3, [r7, #4]
 8009f3a:	223d      	movs	r2, #61	@ 0x3d
 8009f3c:	5c9b      	ldrb	r3, [r3, r2]
 8009f3e:	b2db      	uxtb	r3, r3
 8009f40:	2b01      	cmp	r3, #1
 8009f42:	d001      	beq.n	8009f48 <HAL_TIM_Base_Start_IT+0x18>
  {
    return HAL_ERROR;
 8009f44:	2301      	movs	r3, #1
 8009f46:	e03c      	b.n	8009fc2 <HAL_TIM_Base_Start_IT+0x92>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8009f48:	687b      	ldr	r3, [r7, #4]
 8009f4a:	223d      	movs	r2, #61	@ 0x3d
 8009f4c:	2102      	movs	r1, #2
 8009f4e:	5499      	strb	r1, [r3, r2]

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 8009f50:	687b      	ldr	r3, [r7, #4]
 8009f52:	681b      	ldr	r3, [r3, #0]
 8009f54:	68da      	ldr	r2, [r3, #12]
 8009f56:	687b      	ldr	r3, [r7, #4]
 8009f58:	681b      	ldr	r3, [r3, #0]
 8009f5a:	2101      	movs	r1, #1
 8009f5c:	430a      	orrs	r2, r1
 8009f5e:	60da      	str	r2, [r3, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8009f60:	687b      	ldr	r3, [r7, #4]
 8009f62:	681b      	ldr	r3, [r3, #0]
 8009f64:	4a19      	ldr	r2, [pc, #100]	@ (8009fcc <HAL_TIM_Base_Start_IT+0x9c>)
 8009f66:	4293      	cmp	r3, r2
 8009f68:	d009      	beq.n	8009f7e <HAL_TIM_Base_Start_IT+0x4e>
 8009f6a:	687b      	ldr	r3, [r7, #4]
 8009f6c:	681b      	ldr	r3, [r3, #0]
 8009f6e:	4a18      	ldr	r2, [pc, #96]	@ (8009fd0 <HAL_TIM_Base_Start_IT+0xa0>)
 8009f70:	4293      	cmp	r3, r2
 8009f72:	d004      	beq.n	8009f7e <HAL_TIM_Base_Start_IT+0x4e>
 8009f74:	687b      	ldr	r3, [r7, #4]
 8009f76:	681b      	ldr	r3, [r3, #0]
 8009f78:	4a16      	ldr	r2, [pc, #88]	@ (8009fd4 <HAL_TIM_Base_Start_IT+0xa4>)
 8009f7a:	4293      	cmp	r3, r2
 8009f7c:	d116      	bne.n	8009fac <HAL_TIM_Base_Start_IT+0x7c>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8009f7e:	687b      	ldr	r3, [r7, #4]
 8009f80:	681b      	ldr	r3, [r3, #0]
 8009f82:	689b      	ldr	r3, [r3, #8]
 8009f84:	4a14      	ldr	r2, [pc, #80]	@ (8009fd8 <HAL_TIM_Base_Start_IT+0xa8>)
 8009f86:	4013      	ands	r3, r2
 8009f88:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8009f8a:	68fb      	ldr	r3, [r7, #12]
 8009f8c:	2b06      	cmp	r3, #6
 8009f8e:	d016      	beq.n	8009fbe <HAL_TIM_Base_Start_IT+0x8e>
 8009f90:	68fa      	ldr	r2, [r7, #12]
 8009f92:	2380      	movs	r3, #128	@ 0x80
 8009f94:	025b      	lsls	r3, r3, #9
 8009f96:	429a      	cmp	r2, r3
 8009f98:	d011      	beq.n	8009fbe <HAL_TIM_Base_Start_IT+0x8e>
    {
      __HAL_TIM_ENABLE(htim);
 8009f9a:	687b      	ldr	r3, [r7, #4]
 8009f9c:	681b      	ldr	r3, [r3, #0]
 8009f9e:	681a      	ldr	r2, [r3, #0]
 8009fa0:	687b      	ldr	r3, [r7, #4]
 8009fa2:	681b      	ldr	r3, [r3, #0]
 8009fa4:	2101      	movs	r1, #1
 8009fa6:	430a      	orrs	r2, r1
 8009fa8:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8009faa:	e008      	b.n	8009fbe <HAL_TIM_Base_Start_IT+0x8e>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 8009fac:	687b      	ldr	r3, [r7, #4]
 8009fae:	681b      	ldr	r3, [r3, #0]
 8009fb0:	681a      	ldr	r2, [r3, #0]
 8009fb2:	687b      	ldr	r3, [r7, #4]
 8009fb4:	681b      	ldr	r3, [r3, #0]
 8009fb6:	2101      	movs	r1, #1
 8009fb8:	430a      	orrs	r2, r1
 8009fba:	601a      	str	r2, [r3, #0]
 8009fbc:	e000      	b.n	8009fc0 <HAL_TIM_Base_Start_IT+0x90>
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8009fbe:	46c0      	nop			@ (mov r8, r8)
  }

  /* Return function status */
  return HAL_OK;
 8009fc0:	2300      	movs	r3, #0
}
 8009fc2:	0018      	movs	r0, r3
 8009fc4:	46bd      	mov	sp, r7
 8009fc6:	b004      	add	sp, #16
 8009fc8:	bd80      	pop	{r7, pc}
 8009fca:	46c0      	nop			@ (mov r8, r8)
 8009fcc:	40012c00 	.word	0x40012c00
 8009fd0:	40000400 	.word	0x40000400
 8009fd4:	40014000 	.word	0x40014000
 8009fd8:	00010007 	.word	0x00010007

08009fdc <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 8009fdc:	b580      	push	{r7, lr}
 8009fde:	b084      	sub	sp, #16
 8009fe0:	af00      	add	r7, sp, #0
 8009fe2:	6078      	str	r0, [r7, #4]
  uint32_t itsource = htim->Instance->DIER;
 8009fe4:	687b      	ldr	r3, [r7, #4]
 8009fe6:	681b      	ldr	r3, [r3, #0]
 8009fe8:	68db      	ldr	r3, [r3, #12]
 8009fea:	60fb      	str	r3, [r7, #12]
  uint32_t itflag   = htim->Instance->SR;
 8009fec:	687b      	ldr	r3, [r7, #4]
 8009fee:	681b      	ldr	r3, [r3, #0]
 8009ff0:	691b      	ldr	r3, [r3, #16]
 8009ff2:	60bb      	str	r3, [r7, #8]

  /* Capture compare 1 event */
  if ((itflag & (TIM_FLAG_CC1)) == (TIM_FLAG_CC1))
 8009ff4:	68bb      	ldr	r3, [r7, #8]
 8009ff6:	2202      	movs	r2, #2
 8009ff8:	4013      	ands	r3, r2
 8009ffa:	d021      	beq.n	800a040 <HAL_TIM_IRQHandler+0x64>
  {
    if ((itsource & (TIM_IT_CC1)) == (TIM_IT_CC1))
 8009ffc:	68fb      	ldr	r3, [r7, #12]
 8009ffe:	2202      	movs	r2, #2
 800a000:	4013      	ands	r3, r2
 800a002:	d01d      	beq.n	800a040 <HAL_TIM_IRQHandler+0x64>
    {
      {
        __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC1);
 800a004:	687b      	ldr	r3, [r7, #4]
 800a006:	681b      	ldr	r3, [r3, #0]
 800a008:	2203      	movs	r2, #3
 800a00a:	4252      	negs	r2, r2
 800a00c:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 800a00e:	687b      	ldr	r3, [r7, #4]
 800a010:	2201      	movs	r2, #1
 800a012:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 800a014:	687b      	ldr	r3, [r7, #4]
 800a016:	681b      	ldr	r3, [r3, #0]
 800a018:	699b      	ldr	r3, [r3, #24]
 800a01a:	2203      	movs	r2, #3
 800a01c:	4013      	ands	r3, r2
 800a01e:	d004      	beq.n	800a02a <HAL_TIM_IRQHandler+0x4e>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 800a020:	687b      	ldr	r3, [r7, #4]
 800a022:	0018      	movs	r0, r3
 800a024:	f000 f8ea 	bl	800a1fc <HAL_TIM_IC_CaptureCallback>
 800a028:	e007      	b.n	800a03a <HAL_TIM_IRQHandler+0x5e>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 800a02a:	687b      	ldr	r3, [r7, #4]
 800a02c:	0018      	movs	r0, r3
 800a02e:	f000 f8dd 	bl	800a1ec <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 800a032:	687b      	ldr	r3, [r7, #4]
 800a034:	0018      	movs	r0, r3
 800a036:	f000 f8e9 	bl	800a20c <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800a03a:	687b      	ldr	r3, [r7, #4]
 800a03c:	2200      	movs	r2, #0
 800a03e:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if ((itflag & (TIM_FLAG_CC2)) == (TIM_FLAG_CC2))
 800a040:	68bb      	ldr	r3, [r7, #8]
 800a042:	2204      	movs	r2, #4
 800a044:	4013      	ands	r3, r2
 800a046:	d022      	beq.n	800a08e <HAL_TIM_IRQHandler+0xb2>
  {
    if ((itsource & (TIM_IT_CC2)) == (TIM_IT_CC2))
 800a048:	68fb      	ldr	r3, [r7, #12]
 800a04a:	2204      	movs	r2, #4
 800a04c:	4013      	ands	r3, r2
 800a04e:	d01e      	beq.n	800a08e <HAL_TIM_IRQHandler+0xb2>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC2);
 800a050:	687b      	ldr	r3, [r7, #4]
 800a052:	681b      	ldr	r3, [r3, #0]
 800a054:	2205      	movs	r2, #5
 800a056:	4252      	negs	r2, r2
 800a058:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 800a05a:	687b      	ldr	r3, [r7, #4]
 800a05c:	2202      	movs	r2, #2
 800a05e:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 800a060:	687b      	ldr	r3, [r7, #4]
 800a062:	681b      	ldr	r3, [r3, #0]
 800a064:	699a      	ldr	r2, [r3, #24]
 800a066:	23c0      	movs	r3, #192	@ 0xc0
 800a068:	009b      	lsls	r3, r3, #2
 800a06a:	4013      	ands	r3, r2
 800a06c:	d004      	beq.n	800a078 <HAL_TIM_IRQHandler+0x9c>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 800a06e:	687b      	ldr	r3, [r7, #4]
 800a070:	0018      	movs	r0, r3
 800a072:	f000 f8c3 	bl	800a1fc <HAL_TIM_IC_CaptureCallback>
 800a076:	e007      	b.n	800a088 <HAL_TIM_IRQHandler+0xac>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 800a078:	687b      	ldr	r3, [r7, #4]
 800a07a:	0018      	movs	r0, r3
 800a07c:	f000 f8b6 	bl	800a1ec <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 800a080:	687b      	ldr	r3, [r7, #4]
 800a082:	0018      	movs	r0, r3
 800a084:	f000 f8c2 	bl	800a20c <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800a088:	687b      	ldr	r3, [r7, #4]
 800a08a:	2200      	movs	r2, #0
 800a08c:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if ((itflag & (TIM_FLAG_CC3)) == (TIM_FLAG_CC3))
 800a08e:	68bb      	ldr	r3, [r7, #8]
 800a090:	2208      	movs	r2, #8
 800a092:	4013      	ands	r3, r2
 800a094:	d021      	beq.n	800a0da <HAL_TIM_IRQHandler+0xfe>
  {
    if ((itsource & (TIM_IT_CC3)) == (TIM_IT_CC3))
 800a096:	68fb      	ldr	r3, [r7, #12]
 800a098:	2208      	movs	r2, #8
 800a09a:	4013      	ands	r3, r2
 800a09c:	d01d      	beq.n	800a0da <HAL_TIM_IRQHandler+0xfe>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC3);
 800a09e:	687b      	ldr	r3, [r7, #4]
 800a0a0:	681b      	ldr	r3, [r3, #0]
 800a0a2:	2209      	movs	r2, #9
 800a0a4:	4252      	negs	r2, r2
 800a0a6:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 800a0a8:	687b      	ldr	r3, [r7, #4]
 800a0aa:	2204      	movs	r2, #4
 800a0ac:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 800a0ae:	687b      	ldr	r3, [r7, #4]
 800a0b0:	681b      	ldr	r3, [r3, #0]
 800a0b2:	69db      	ldr	r3, [r3, #28]
 800a0b4:	2203      	movs	r2, #3
 800a0b6:	4013      	ands	r3, r2
 800a0b8:	d004      	beq.n	800a0c4 <HAL_TIM_IRQHandler+0xe8>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 800a0ba:	687b      	ldr	r3, [r7, #4]
 800a0bc:	0018      	movs	r0, r3
 800a0be:	f000 f89d 	bl	800a1fc <HAL_TIM_IC_CaptureCallback>
 800a0c2:	e007      	b.n	800a0d4 <HAL_TIM_IRQHandler+0xf8>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 800a0c4:	687b      	ldr	r3, [r7, #4]
 800a0c6:	0018      	movs	r0, r3
 800a0c8:	f000 f890 	bl	800a1ec <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 800a0cc:	687b      	ldr	r3, [r7, #4]
 800a0ce:	0018      	movs	r0, r3
 800a0d0:	f000 f89c 	bl	800a20c <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800a0d4:	687b      	ldr	r3, [r7, #4]
 800a0d6:	2200      	movs	r2, #0
 800a0d8:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if ((itflag & (TIM_FLAG_CC4)) == (TIM_FLAG_CC4))
 800a0da:	68bb      	ldr	r3, [r7, #8]
 800a0dc:	2210      	movs	r2, #16
 800a0de:	4013      	ands	r3, r2
 800a0e0:	d022      	beq.n	800a128 <HAL_TIM_IRQHandler+0x14c>
  {
    if ((itsource & (TIM_IT_CC4)) == (TIM_IT_CC4))
 800a0e2:	68fb      	ldr	r3, [r7, #12]
 800a0e4:	2210      	movs	r2, #16
 800a0e6:	4013      	ands	r3, r2
 800a0e8:	d01e      	beq.n	800a128 <HAL_TIM_IRQHandler+0x14c>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC4);
 800a0ea:	687b      	ldr	r3, [r7, #4]
 800a0ec:	681b      	ldr	r3, [r3, #0]
 800a0ee:	2211      	movs	r2, #17
 800a0f0:	4252      	negs	r2, r2
 800a0f2:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 800a0f4:	687b      	ldr	r3, [r7, #4]
 800a0f6:	2208      	movs	r2, #8
 800a0f8:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 800a0fa:	687b      	ldr	r3, [r7, #4]
 800a0fc:	681b      	ldr	r3, [r3, #0]
 800a0fe:	69da      	ldr	r2, [r3, #28]
 800a100:	23c0      	movs	r3, #192	@ 0xc0
 800a102:	009b      	lsls	r3, r3, #2
 800a104:	4013      	ands	r3, r2
 800a106:	d004      	beq.n	800a112 <HAL_TIM_IRQHandler+0x136>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 800a108:	687b      	ldr	r3, [r7, #4]
 800a10a:	0018      	movs	r0, r3
 800a10c:	f000 f876 	bl	800a1fc <HAL_TIM_IC_CaptureCallback>
 800a110:	e007      	b.n	800a122 <HAL_TIM_IRQHandler+0x146>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 800a112:	687b      	ldr	r3, [r7, #4]
 800a114:	0018      	movs	r0, r3
 800a116:	f000 f869 	bl	800a1ec <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 800a11a:	687b      	ldr	r3, [r7, #4]
 800a11c:	0018      	movs	r0, r3
 800a11e:	f000 f875 	bl	800a20c <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800a122:	687b      	ldr	r3, [r7, #4]
 800a124:	2200      	movs	r2, #0
 800a126:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if ((itflag & (TIM_FLAG_UPDATE)) == (TIM_FLAG_UPDATE))
 800a128:	68bb      	ldr	r3, [r7, #8]
 800a12a:	2201      	movs	r2, #1
 800a12c:	4013      	ands	r3, r2
 800a12e:	d00c      	beq.n	800a14a <HAL_TIM_IRQHandler+0x16e>
  {
    if ((itsource & (TIM_IT_UPDATE)) == (TIM_IT_UPDATE))
 800a130:	68fb      	ldr	r3, [r7, #12]
 800a132:	2201      	movs	r2, #1
 800a134:	4013      	ands	r3, r2
 800a136:	d008      	beq.n	800a14a <HAL_TIM_IRQHandler+0x16e>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_UPDATE);
 800a138:	687b      	ldr	r3, [r7, #4]
 800a13a:	681b      	ldr	r3, [r3, #0]
 800a13c:	2202      	movs	r2, #2
 800a13e:	4252      	negs	r2, r2
 800a140:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 800a142:	687b      	ldr	r3, [r7, #4]
 800a144:	0018      	movs	r0, r3
 800a146:	f7f9 fb0d 	bl	8003764 <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if (((itflag & (TIM_FLAG_BREAK)) == (TIM_FLAG_BREAK)) || \
 800a14a:	68bb      	ldr	r3, [r7, #8]
 800a14c:	2280      	movs	r2, #128	@ 0x80
 800a14e:	4013      	ands	r3, r2
 800a150:	d104      	bne.n	800a15c <HAL_TIM_IRQHandler+0x180>
      ((itflag & (TIM_FLAG_SYSTEM_BREAK)) == (TIM_FLAG_SYSTEM_BREAK)))
 800a152:	68ba      	ldr	r2, [r7, #8]
 800a154:	2380      	movs	r3, #128	@ 0x80
 800a156:	019b      	lsls	r3, r3, #6
 800a158:	4013      	ands	r3, r2
  if (((itflag & (TIM_FLAG_BREAK)) == (TIM_FLAG_BREAK)) || \
 800a15a:	d00b      	beq.n	800a174 <HAL_TIM_IRQHandler+0x198>
  {
    if ((itsource & (TIM_IT_BREAK)) == (TIM_IT_BREAK))
 800a15c:	68fb      	ldr	r3, [r7, #12]
 800a15e:	2280      	movs	r2, #128	@ 0x80
 800a160:	4013      	ands	r3, r2
 800a162:	d007      	beq.n	800a174 <HAL_TIM_IRQHandler+0x198>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK | TIM_FLAG_SYSTEM_BREAK);
 800a164:	687b      	ldr	r3, [r7, #4]
 800a166:	681b      	ldr	r3, [r3, #0]
 800a168:	4a1e      	ldr	r2, [pc, #120]	@ (800a1e4 <HAL_TIM_IRQHandler+0x208>)
 800a16a:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 800a16c:	687b      	ldr	r3, [r7, #4]
 800a16e:	0018      	movs	r0, r3
 800a170:	f000 f8e8 	bl	800a344 <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break2 input event */
  if ((itflag & (TIM_FLAG_BREAK2)) == (TIM_FLAG_BREAK2))
 800a174:	68ba      	ldr	r2, [r7, #8]
 800a176:	2380      	movs	r3, #128	@ 0x80
 800a178:	005b      	lsls	r3, r3, #1
 800a17a:	4013      	ands	r3, r2
 800a17c:	d00b      	beq.n	800a196 <HAL_TIM_IRQHandler+0x1ba>
  {
    if ((itsource & (TIM_IT_BREAK)) == (TIM_IT_BREAK))
 800a17e:	68fb      	ldr	r3, [r7, #12]
 800a180:	2280      	movs	r2, #128	@ 0x80
 800a182:	4013      	ands	r3, r2
 800a184:	d007      	beq.n	800a196 <HAL_TIM_IRQHandler+0x1ba>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK2);
 800a186:	687b      	ldr	r3, [r7, #4]
 800a188:	681b      	ldr	r3, [r3, #0]
 800a18a:	4a17      	ldr	r2, [pc, #92]	@ (800a1e8 <HAL_TIM_IRQHandler+0x20c>)
 800a18c:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->Break2Callback(htim);
#else
      HAL_TIMEx_Break2Callback(htim);
 800a18e:	687b      	ldr	r3, [r7, #4]
 800a190:	0018      	movs	r0, r3
 800a192:	f000 f8df 	bl	800a354 <HAL_TIMEx_Break2Callback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if ((itflag & (TIM_FLAG_TRIGGER)) == (TIM_FLAG_TRIGGER))
 800a196:	68bb      	ldr	r3, [r7, #8]
 800a198:	2240      	movs	r2, #64	@ 0x40
 800a19a:	4013      	ands	r3, r2
 800a19c:	d00c      	beq.n	800a1b8 <HAL_TIM_IRQHandler+0x1dc>
  {
    if ((itsource & (TIM_IT_TRIGGER)) == (TIM_IT_TRIGGER))
 800a19e:	68fb      	ldr	r3, [r7, #12]
 800a1a0:	2240      	movs	r2, #64	@ 0x40
 800a1a2:	4013      	ands	r3, r2
 800a1a4:	d008      	beq.n	800a1b8 <HAL_TIM_IRQHandler+0x1dc>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_TRIGGER);
 800a1a6:	687b      	ldr	r3, [r7, #4]
 800a1a8:	681b      	ldr	r3, [r3, #0]
 800a1aa:	2241      	movs	r2, #65	@ 0x41
 800a1ac:	4252      	negs	r2, r2
 800a1ae:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 800a1b0:	687b      	ldr	r3, [r7, #4]
 800a1b2:	0018      	movs	r0, r3
 800a1b4:	f000 f832 	bl	800a21c <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if ((itflag & (TIM_FLAG_COM)) == (TIM_FLAG_COM))
 800a1b8:	68bb      	ldr	r3, [r7, #8]
 800a1ba:	2220      	movs	r2, #32
 800a1bc:	4013      	ands	r3, r2
 800a1be:	d00c      	beq.n	800a1da <HAL_TIM_IRQHandler+0x1fe>
  {
    if ((itsource & (TIM_IT_COM)) == (TIM_IT_COM))
 800a1c0:	68fb      	ldr	r3, [r7, #12]
 800a1c2:	2220      	movs	r2, #32
 800a1c4:	4013      	ands	r3, r2
 800a1c6:	d008      	beq.n	800a1da <HAL_TIM_IRQHandler+0x1fe>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_COM);
 800a1c8:	687b      	ldr	r3, [r7, #4]
 800a1ca:	681b      	ldr	r3, [r3, #0]
 800a1cc:	2221      	movs	r2, #33	@ 0x21
 800a1ce:	4252      	negs	r2, r2
 800a1d0:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 800a1d2:	687b      	ldr	r3, [r7, #4]
 800a1d4:	0018      	movs	r0, r3
 800a1d6:	f000 f8ad 	bl	800a334 <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 800a1da:	46c0      	nop			@ (mov r8, r8)
 800a1dc:	46bd      	mov	sp, r7
 800a1de:	b004      	add	sp, #16
 800a1e0:	bd80      	pop	{r7, pc}
 800a1e2:	46c0      	nop			@ (mov r8, r8)
 800a1e4:	ffffdf7f 	.word	0xffffdf7f
 800a1e8:	fffffeff 	.word	0xfffffeff

0800a1ec <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 800a1ec:	b580      	push	{r7, lr}
 800a1ee:	b082      	sub	sp, #8
 800a1f0:	af00      	add	r7, sp, #0
 800a1f2:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 800a1f4:	46c0      	nop			@ (mov r8, r8)
 800a1f6:	46bd      	mov	sp, r7
 800a1f8:	b002      	add	sp, #8
 800a1fa:	bd80      	pop	{r7, pc}

0800a1fc <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 800a1fc:	b580      	push	{r7, lr}
 800a1fe:	b082      	sub	sp, #8
 800a200:	af00      	add	r7, sp, #0
 800a202:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 800a204:	46c0      	nop			@ (mov r8, r8)
 800a206:	46bd      	mov	sp, r7
 800a208:	b002      	add	sp, #8
 800a20a:	bd80      	pop	{r7, pc}

0800a20c <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 800a20c:	b580      	push	{r7, lr}
 800a20e:	b082      	sub	sp, #8
 800a210:	af00      	add	r7, sp, #0
 800a212:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 800a214:	46c0      	nop			@ (mov r8, r8)
 800a216:	46bd      	mov	sp, r7
 800a218:	b002      	add	sp, #8
 800a21a:	bd80      	pop	{r7, pc}

0800a21c <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 800a21c:	b580      	push	{r7, lr}
 800a21e:	b082      	sub	sp, #8
 800a220:	af00      	add	r7, sp, #0
 800a222:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 800a224:	46c0      	nop			@ (mov r8, r8)
 800a226:	46bd      	mov	sp, r7
 800a228:	b002      	add	sp, #8
 800a22a:	bd80      	pop	{r7, pc}

0800a22c <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, const TIM_Base_InitTypeDef *Structure)
{
 800a22c:	b580      	push	{r7, lr}
 800a22e:	b084      	sub	sp, #16
 800a230:	af00      	add	r7, sp, #0
 800a232:	6078      	str	r0, [r7, #4]
 800a234:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 800a236:	687b      	ldr	r3, [r7, #4]
 800a238:	681b      	ldr	r3, [r3, #0]
 800a23a:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 800a23c:	687b      	ldr	r3, [r7, #4]
 800a23e:	4a36      	ldr	r2, [pc, #216]	@ (800a318 <TIM_Base_SetConfig+0xec>)
 800a240:	4293      	cmp	r3, r2
 800a242:	d003      	beq.n	800a24c <TIM_Base_SetConfig+0x20>
 800a244:	687b      	ldr	r3, [r7, #4]
 800a246:	4a35      	ldr	r2, [pc, #212]	@ (800a31c <TIM_Base_SetConfig+0xf0>)
 800a248:	4293      	cmp	r3, r2
 800a24a:	d108      	bne.n	800a25e <TIM_Base_SetConfig+0x32>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 800a24c:	68fb      	ldr	r3, [r7, #12]
 800a24e:	2270      	movs	r2, #112	@ 0x70
 800a250:	4393      	bics	r3, r2
 800a252:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 800a254:	683b      	ldr	r3, [r7, #0]
 800a256:	685b      	ldr	r3, [r3, #4]
 800a258:	68fa      	ldr	r2, [r7, #12]
 800a25a:	4313      	orrs	r3, r2
 800a25c:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 800a25e:	687b      	ldr	r3, [r7, #4]
 800a260:	4a2d      	ldr	r2, [pc, #180]	@ (800a318 <TIM_Base_SetConfig+0xec>)
 800a262:	4293      	cmp	r3, r2
 800a264:	d013      	beq.n	800a28e <TIM_Base_SetConfig+0x62>
 800a266:	687b      	ldr	r3, [r7, #4]
 800a268:	4a2c      	ldr	r2, [pc, #176]	@ (800a31c <TIM_Base_SetConfig+0xf0>)
 800a26a:	4293      	cmp	r3, r2
 800a26c:	d00f      	beq.n	800a28e <TIM_Base_SetConfig+0x62>
 800a26e:	687b      	ldr	r3, [r7, #4]
 800a270:	4a2b      	ldr	r2, [pc, #172]	@ (800a320 <TIM_Base_SetConfig+0xf4>)
 800a272:	4293      	cmp	r3, r2
 800a274:	d00b      	beq.n	800a28e <TIM_Base_SetConfig+0x62>
 800a276:	687b      	ldr	r3, [r7, #4]
 800a278:	4a2a      	ldr	r2, [pc, #168]	@ (800a324 <TIM_Base_SetConfig+0xf8>)
 800a27a:	4293      	cmp	r3, r2
 800a27c:	d007      	beq.n	800a28e <TIM_Base_SetConfig+0x62>
 800a27e:	687b      	ldr	r3, [r7, #4]
 800a280:	4a29      	ldr	r2, [pc, #164]	@ (800a328 <TIM_Base_SetConfig+0xfc>)
 800a282:	4293      	cmp	r3, r2
 800a284:	d003      	beq.n	800a28e <TIM_Base_SetConfig+0x62>
 800a286:	687b      	ldr	r3, [r7, #4]
 800a288:	4a28      	ldr	r2, [pc, #160]	@ (800a32c <TIM_Base_SetConfig+0x100>)
 800a28a:	4293      	cmp	r3, r2
 800a28c:	d108      	bne.n	800a2a0 <TIM_Base_SetConfig+0x74>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 800a28e:	68fb      	ldr	r3, [r7, #12]
 800a290:	4a27      	ldr	r2, [pc, #156]	@ (800a330 <TIM_Base_SetConfig+0x104>)
 800a292:	4013      	ands	r3, r2
 800a294:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 800a296:	683b      	ldr	r3, [r7, #0]
 800a298:	68db      	ldr	r3, [r3, #12]
 800a29a:	68fa      	ldr	r2, [r7, #12]
 800a29c:	4313      	orrs	r3, r2
 800a29e:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 800a2a0:	68fb      	ldr	r3, [r7, #12]
 800a2a2:	2280      	movs	r2, #128	@ 0x80
 800a2a4:	4393      	bics	r3, r2
 800a2a6:	001a      	movs	r2, r3
 800a2a8:	683b      	ldr	r3, [r7, #0]
 800a2aa:	695b      	ldr	r3, [r3, #20]
 800a2ac:	4313      	orrs	r3, r2
 800a2ae:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 800a2b0:	687b      	ldr	r3, [r7, #4]
 800a2b2:	68fa      	ldr	r2, [r7, #12]
 800a2b4:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 800a2b6:	683b      	ldr	r3, [r7, #0]
 800a2b8:	689a      	ldr	r2, [r3, #8]
 800a2ba:	687b      	ldr	r3, [r7, #4]
 800a2bc:	62da      	str	r2, [r3, #44]	@ 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 800a2be:	683b      	ldr	r3, [r7, #0]
 800a2c0:	681a      	ldr	r2, [r3, #0]
 800a2c2:	687b      	ldr	r3, [r7, #4]
 800a2c4:	629a      	str	r2, [r3, #40]	@ 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 800a2c6:	687b      	ldr	r3, [r7, #4]
 800a2c8:	4a13      	ldr	r2, [pc, #76]	@ (800a318 <TIM_Base_SetConfig+0xec>)
 800a2ca:	4293      	cmp	r3, r2
 800a2cc:	d00b      	beq.n	800a2e6 <TIM_Base_SetConfig+0xba>
 800a2ce:	687b      	ldr	r3, [r7, #4]
 800a2d0:	4a14      	ldr	r2, [pc, #80]	@ (800a324 <TIM_Base_SetConfig+0xf8>)
 800a2d2:	4293      	cmp	r3, r2
 800a2d4:	d007      	beq.n	800a2e6 <TIM_Base_SetConfig+0xba>
 800a2d6:	687b      	ldr	r3, [r7, #4]
 800a2d8:	4a13      	ldr	r2, [pc, #76]	@ (800a328 <TIM_Base_SetConfig+0xfc>)
 800a2da:	4293      	cmp	r3, r2
 800a2dc:	d003      	beq.n	800a2e6 <TIM_Base_SetConfig+0xba>
 800a2de:	687b      	ldr	r3, [r7, #4]
 800a2e0:	4a12      	ldr	r2, [pc, #72]	@ (800a32c <TIM_Base_SetConfig+0x100>)
 800a2e2:	4293      	cmp	r3, r2
 800a2e4:	d103      	bne.n	800a2ee <TIM_Base_SetConfig+0xc2>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 800a2e6:	683b      	ldr	r3, [r7, #0]
 800a2e8:	691a      	ldr	r2, [r3, #16]
 800a2ea:	687b      	ldr	r3, [r7, #4]
 800a2ec:	631a      	str	r2, [r3, #48]	@ 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 800a2ee:	687b      	ldr	r3, [r7, #4]
 800a2f0:	2201      	movs	r2, #1
 800a2f2:	615a      	str	r2, [r3, #20]

  /* Check if the update flag is set after the Update Generation, if so clear the UIF flag */
  if (HAL_IS_BIT_SET(TIMx->SR, TIM_FLAG_UPDATE))
 800a2f4:	687b      	ldr	r3, [r7, #4]
 800a2f6:	691b      	ldr	r3, [r3, #16]
 800a2f8:	2201      	movs	r2, #1
 800a2fa:	4013      	ands	r3, r2
 800a2fc:	2b01      	cmp	r3, #1
 800a2fe:	d106      	bne.n	800a30e <TIM_Base_SetConfig+0xe2>
  {
    /* Clear the update flag */
    CLEAR_BIT(TIMx->SR, TIM_FLAG_UPDATE);
 800a300:	687b      	ldr	r3, [r7, #4]
 800a302:	691b      	ldr	r3, [r3, #16]
 800a304:	2201      	movs	r2, #1
 800a306:	4393      	bics	r3, r2
 800a308:	001a      	movs	r2, r3
 800a30a:	687b      	ldr	r3, [r7, #4]
 800a30c:	611a      	str	r2, [r3, #16]
  }
}
 800a30e:	46c0      	nop			@ (mov r8, r8)
 800a310:	46bd      	mov	sp, r7
 800a312:	b004      	add	sp, #16
 800a314:	bd80      	pop	{r7, pc}
 800a316:	46c0      	nop			@ (mov r8, r8)
 800a318:	40012c00 	.word	0x40012c00
 800a31c:	40000400 	.word	0x40000400
 800a320:	40002000 	.word	0x40002000
 800a324:	40014000 	.word	0x40014000
 800a328:	40014400 	.word	0x40014400
 800a32c:	40014800 	.word	0x40014800
 800a330:	fffffcff 	.word	0xfffffcff

0800a334 <HAL_TIMEx_CommutCallback>:
  * @brief  Commutation callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 800a334:	b580      	push	{r7, lr}
 800a336:	b082      	sub	sp, #8
 800a338:	af00      	add	r7, sp, #0
 800a33a:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 800a33c:	46c0      	nop			@ (mov r8, r8)
 800a33e:	46bd      	mov	sp, r7
 800a340:	b002      	add	sp, #8
 800a342:	bd80      	pop	{r7, pc}

0800a344 <HAL_TIMEx_BreakCallback>:
  * @brief  Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 800a344:	b580      	push	{r7, lr}
 800a346:	b082      	sub	sp, #8
 800a348:	af00      	add	r7, sp, #0
 800a34a:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 800a34c:	46c0      	nop			@ (mov r8, r8)
 800a34e:	46bd      	mov	sp, r7
 800a350:	b002      	add	sp, #8
 800a352:	bd80      	pop	{r7, pc}

0800a354 <HAL_TIMEx_Break2Callback>:
  * @brief  Break2 detection callback in non blocking mode
  * @param  htim: TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_Break2Callback(TIM_HandleTypeDef *htim)
{
 800a354:	b580      	push	{r7, lr}
 800a356:	b082      	sub	sp, #8
 800a358:	af00      	add	r7, sp, #0
 800a35a:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_TIMEx_Break2Callback could be implemented in the user file
   */
}
 800a35c:	46c0      	nop			@ (mov r8, r8)
 800a35e:	46bd      	mov	sp, r7
 800a360:	b002      	add	sp, #8
 800a362:	bd80      	pop	{r7, pc}

0800a364 <HAL_UART_Init>:
  *        parameters in the UART_InitTypeDef and initialize the associated handle.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 800a364:	b580      	push	{r7, lr}
 800a366:	b082      	sub	sp, #8
 800a368:	af00      	add	r7, sp, #0
 800a36a:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 800a36c:	687b      	ldr	r3, [r7, #4]
 800a36e:	2b00      	cmp	r3, #0
 800a370:	d101      	bne.n	800a376 <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 800a372:	2301      	movs	r3, #1
 800a374:	e046      	b.n	800a404 <HAL_UART_Init+0xa0>
  {
    /* Check the parameters */
    assert_param((IS_UART_INSTANCE(huart->Instance)) || (IS_LPUART_INSTANCE(huart->Instance)));
  }

  if (huart->gState == HAL_UART_STATE_RESET)
 800a376:	687b      	ldr	r3, [r7, #4]
 800a378:	2288      	movs	r2, #136	@ 0x88
 800a37a:	589b      	ldr	r3, [r3, r2]
 800a37c:	2b00      	cmp	r3, #0
 800a37e:	d107      	bne.n	800a390 <HAL_UART_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 800a380:	687b      	ldr	r3, [r7, #4]
 800a382:	2284      	movs	r2, #132	@ 0x84
 800a384:	2100      	movs	r1, #0
 800a386:	5499      	strb	r1, [r3, r2]

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 800a388:	687b      	ldr	r3, [r7, #4]
 800a38a:	0018      	movs	r0, r3
 800a38c:	f7fa fd08 	bl	8004da0 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 800a390:	687b      	ldr	r3, [r7, #4]
 800a392:	2288      	movs	r2, #136	@ 0x88
 800a394:	2124      	movs	r1, #36	@ 0x24
 800a396:	5099      	str	r1, [r3, r2]

  __HAL_UART_DISABLE(huart);
 800a398:	687b      	ldr	r3, [r7, #4]
 800a39a:	681b      	ldr	r3, [r3, #0]
 800a39c:	681a      	ldr	r2, [r3, #0]
 800a39e:	687b      	ldr	r3, [r7, #4]
 800a3a0:	681b      	ldr	r3, [r3, #0]
 800a3a2:	2101      	movs	r1, #1
 800a3a4:	438a      	bics	r2, r1
 800a3a6:	601a      	str	r2, [r3, #0]

  /* Perform advanced settings configuration */
  /* For some items, configuration requires to be done prior TE and RE bits are set */
  if (huart->AdvancedInit.AdvFeatureInit != UART_ADVFEATURE_NO_INIT)
 800a3a8:	687b      	ldr	r3, [r7, #4]
 800a3aa:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800a3ac:	2b00      	cmp	r3, #0
 800a3ae:	d003      	beq.n	800a3b8 <HAL_UART_Init+0x54>
  {
    UART_AdvFeatureConfig(huart);
 800a3b0:	687b      	ldr	r3, [r7, #4]
 800a3b2:	0018      	movs	r0, r3
 800a3b4:	f000 fae4 	bl	800a980 <UART_AdvFeatureConfig>
  }

  /* Set the UART Communication parameters */
  if (UART_SetConfig(huart) == HAL_ERROR)
 800a3b8:	687b      	ldr	r3, [r7, #4]
 800a3ba:	0018      	movs	r0, r3
 800a3bc:	f000 f93c 	bl	800a638 <UART_SetConfig>
 800a3c0:	0003      	movs	r3, r0
 800a3c2:	2b01      	cmp	r3, #1
 800a3c4:	d101      	bne.n	800a3ca <HAL_UART_Init+0x66>
  {
    return HAL_ERROR;
 800a3c6:	2301      	movs	r3, #1
 800a3c8:	e01c      	b.n	800a404 <HAL_UART_Init+0xa0>
  }

  /* In asynchronous mode, the following bits must be kept cleared:
  - LINEN and CLKEN bits in the USART_CR2 register,
  - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 800a3ca:	687b      	ldr	r3, [r7, #4]
 800a3cc:	681b      	ldr	r3, [r3, #0]
 800a3ce:	685a      	ldr	r2, [r3, #4]
 800a3d0:	687b      	ldr	r3, [r7, #4]
 800a3d2:	681b      	ldr	r3, [r3, #0]
 800a3d4:	490d      	ldr	r1, [pc, #52]	@ (800a40c <HAL_UART_Init+0xa8>)
 800a3d6:	400a      	ands	r2, r1
 800a3d8:	605a      	str	r2, [r3, #4]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 800a3da:	687b      	ldr	r3, [r7, #4]
 800a3dc:	681b      	ldr	r3, [r3, #0]
 800a3de:	689a      	ldr	r2, [r3, #8]
 800a3e0:	687b      	ldr	r3, [r7, #4]
 800a3e2:	681b      	ldr	r3, [r3, #0]
 800a3e4:	212a      	movs	r1, #42	@ 0x2a
 800a3e6:	438a      	bics	r2, r1
 800a3e8:	609a      	str	r2, [r3, #8]

  __HAL_UART_ENABLE(huart);
 800a3ea:	687b      	ldr	r3, [r7, #4]
 800a3ec:	681b      	ldr	r3, [r3, #0]
 800a3ee:	681a      	ldr	r2, [r3, #0]
 800a3f0:	687b      	ldr	r3, [r7, #4]
 800a3f2:	681b      	ldr	r3, [r3, #0]
 800a3f4:	2101      	movs	r1, #1
 800a3f6:	430a      	orrs	r2, r1
 800a3f8:	601a      	str	r2, [r3, #0]

  /* TEACK and/or REACK to check before moving huart->gState and huart->RxState to Ready */
  return (UART_CheckIdleState(huart));
 800a3fa:	687b      	ldr	r3, [r7, #4]
 800a3fc:	0018      	movs	r0, r3
 800a3fe:	f000 fb73 	bl	800aae8 <UART_CheckIdleState>
 800a402:	0003      	movs	r3, r0
}
 800a404:	0018      	movs	r0, r3
 800a406:	46bd      	mov	sp, r7
 800a408:	b002      	add	sp, #8
 800a40a:	bd80      	pop	{r7, pc}
 800a40c:	ffffb7ff 	.word	0xffffb7ff

0800a410 <HAL_UART_Transmit_DMA>:
  * @param pData Pointer to data buffer (u8 or u16 data elements).
  * @param Size  Amount of data elements (u8 or u16) to be sent.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit_DMA(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size)
{
 800a410:	b580      	push	{r7, lr}
 800a412:	b088      	sub	sp, #32
 800a414:	af00      	add	r7, sp, #0
 800a416:	60f8      	str	r0, [r7, #12]
 800a418:	60b9      	str	r1, [r7, #8]
 800a41a:	1dbb      	adds	r3, r7, #6
 800a41c:	801a      	strh	r2, [r3, #0]
  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 800a41e:	68fb      	ldr	r3, [r7, #12]
 800a420:	2288      	movs	r2, #136	@ 0x88
 800a422:	589b      	ldr	r3, [r3, r2]
 800a424:	2b20      	cmp	r3, #32
 800a426:	d000      	beq.n	800a42a <HAL_UART_Transmit_DMA+0x1a>
 800a428:	e079      	b.n	800a51e <HAL_UART_Transmit_DMA+0x10e>
  {
    if ((pData == NULL) || (Size == 0U))
 800a42a:	68bb      	ldr	r3, [r7, #8]
 800a42c:	2b00      	cmp	r3, #0
 800a42e:	d003      	beq.n	800a438 <HAL_UART_Transmit_DMA+0x28>
 800a430:	1dbb      	adds	r3, r7, #6
 800a432:	881b      	ldrh	r3, [r3, #0]
 800a434:	2b00      	cmp	r3, #0
 800a436:	d101      	bne.n	800a43c <HAL_UART_Transmit_DMA+0x2c>
    {
      return HAL_ERROR;
 800a438:	2301      	movs	r3, #1
 800a43a:	e071      	b.n	800a520 <HAL_UART_Transmit_DMA+0x110>
    }

    /* In case of 9bits/No Parity transfer, pData buffer provided as input parameter
       should be aligned on a u16 frontier, as data copy into TDR will be
       handled by DMA from a u16 frontier. */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 800a43c:	68fb      	ldr	r3, [r7, #12]
 800a43e:	689a      	ldr	r2, [r3, #8]
 800a440:	2380      	movs	r3, #128	@ 0x80
 800a442:	015b      	lsls	r3, r3, #5
 800a444:	429a      	cmp	r2, r3
 800a446:	d109      	bne.n	800a45c <HAL_UART_Transmit_DMA+0x4c>
 800a448:	68fb      	ldr	r3, [r7, #12]
 800a44a:	691b      	ldr	r3, [r3, #16]
 800a44c:	2b00      	cmp	r3, #0
 800a44e:	d105      	bne.n	800a45c <HAL_UART_Transmit_DMA+0x4c>
    {
      if ((((uint32_t)pData) & 1U) != 0U)
 800a450:	68bb      	ldr	r3, [r7, #8]
 800a452:	2201      	movs	r2, #1
 800a454:	4013      	ands	r3, r2
 800a456:	d001      	beq.n	800a45c <HAL_UART_Transmit_DMA+0x4c>
      {
        return  HAL_ERROR;
 800a458:	2301      	movs	r3, #1
 800a45a:	e061      	b.n	800a520 <HAL_UART_Transmit_DMA+0x110>
      }
    }

    huart->pTxBuffPtr  = pData;
 800a45c:	68fb      	ldr	r3, [r7, #12]
 800a45e:	68ba      	ldr	r2, [r7, #8]
 800a460:	651a      	str	r2, [r3, #80]	@ 0x50
    huart->TxXferSize  = Size;
 800a462:	68fb      	ldr	r3, [r7, #12]
 800a464:	1dba      	adds	r2, r7, #6
 800a466:	2154      	movs	r1, #84	@ 0x54
 800a468:	8812      	ldrh	r2, [r2, #0]
 800a46a:	525a      	strh	r2, [r3, r1]
    huart->TxXferCount = Size;
 800a46c:	68fb      	ldr	r3, [r7, #12]
 800a46e:	1dba      	adds	r2, r7, #6
 800a470:	2156      	movs	r1, #86	@ 0x56
 800a472:	8812      	ldrh	r2, [r2, #0]
 800a474:	525a      	strh	r2, [r3, r1]

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 800a476:	68fb      	ldr	r3, [r7, #12]
 800a478:	2290      	movs	r2, #144	@ 0x90
 800a47a:	2100      	movs	r1, #0
 800a47c:	5099      	str	r1, [r3, r2]
    huart->gState = HAL_UART_STATE_BUSY_TX;
 800a47e:	68fb      	ldr	r3, [r7, #12]
 800a480:	2288      	movs	r2, #136	@ 0x88
 800a482:	2121      	movs	r1, #33	@ 0x21
 800a484:	5099      	str	r1, [r3, r2]

    if (huart->hdmatx != NULL)
 800a486:	68fb      	ldr	r3, [r7, #12]
 800a488:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 800a48a:	2b00      	cmp	r3, #0
 800a48c:	d028      	beq.n	800a4e0 <HAL_UART_Transmit_DMA+0xd0>
    {
      /* Set the UART DMA transfer complete callback */
      huart->hdmatx->XferCpltCallback = UART_DMATransmitCplt;
 800a48e:	68fb      	ldr	r3, [r7, #12]
 800a490:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 800a492:	4a25      	ldr	r2, [pc, #148]	@ (800a528 <HAL_UART_Transmit_DMA+0x118>)
 800a494:	62da      	str	r2, [r3, #44]	@ 0x2c

      /* Set the UART DMA Half transfer complete callback */
      huart->hdmatx->XferHalfCpltCallback = UART_DMATxHalfCplt;
 800a496:	68fb      	ldr	r3, [r7, #12]
 800a498:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 800a49a:	4a24      	ldr	r2, [pc, #144]	@ (800a52c <HAL_UART_Transmit_DMA+0x11c>)
 800a49c:	631a      	str	r2, [r3, #48]	@ 0x30

      /* Set the DMA error callback */
      huart->hdmatx->XferErrorCallback = UART_DMAError;
 800a49e:	68fb      	ldr	r3, [r7, #12]
 800a4a0:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 800a4a2:	4a23      	ldr	r2, [pc, #140]	@ (800a530 <HAL_UART_Transmit_DMA+0x120>)
 800a4a4:	635a      	str	r2, [r3, #52]	@ 0x34

      /* Set the DMA abort callback */
      huart->hdmatx->XferAbortCallback = NULL;
 800a4a6:	68fb      	ldr	r3, [r7, #12]
 800a4a8:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 800a4aa:	2200      	movs	r2, #0
 800a4ac:	639a      	str	r2, [r3, #56]	@ 0x38

      /* Enable the UART transmit DMA channel */
      if (HAL_DMA_Start_IT(huart->hdmatx, (uint32_t)huart->pTxBuffPtr, (uint32_t)&huart->Instance->TDR, Size) != HAL_OK)
 800a4ae:	68fb      	ldr	r3, [r7, #12]
 800a4b0:	6fd8      	ldr	r0, [r3, #124]	@ 0x7c
 800a4b2:	68fb      	ldr	r3, [r7, #12]
 800a4b4:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800a4b6:	0019      	movs	r1, r3
 800a4b8:	68fb      	ldr	r3, [r7, #12]
 800a4ba:	681b      	ldr	r3, [r3, #0]
 800a4bc:	3328      	adds	r3, #40	@ 0x28
 800a4be:	001a      	movs	r2, r3
 800a4c0:	1dbb      	adds	r3, r7, #6
 800a4c2:	881b      	ldrh	r3, [r3, #0]
 800a4c4:	f7fb fe8e 	bl	80061e4 <HAL_DMA_Start_IT>
 800a4c8:	1e03      	subs	r3, r0, #0
 800a4ca:	d009      	beq.n	800a4e0 <HAL_UART_Transmit_DMA+0xd0>
      {
        /* Set error code to DMA */
        huart->ErrorCode = HAL_UART_ERROR_DMA;
 800a4cc:	68fb      	ldr	r3, [r7, #12]
 800a4ce:	2290      	movs	r2, #144	@ 0x90
 800a4d0:	2110      	movs	r1, #16
 800a4d2:	5099      	str	r1, [r3, r2]

        /* Restore huart->gState to ready */
        huart->gState = HAL_UART_STATE_READY;
 800a4d4:	68fb      	ldr	r3, [r7, #12]
 800a4d6:	2288      	movs	r2, #136	@ 0x88
 800a4d8:	2120      	movs	r1, #32
 800a4da:	5099      	str	r1, [r3, r2]

        return HAL_ERROR;
 800a4dc:	2301      	movs	r3, #1
 800a4de:	e01f      	b.n	800a520 <HAL_UART_Transmit_DMA+0x110>
      }
    }
    /* Clear the TC flag in the ICR register */
    __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_TCF);
 800a4e0:	68fb      	ldr	r3, [r7, #12]
 800a4e2:	681b      	ldr	r3, [r3, #0]
 800a4e4:	2240      	movs	r2, #64	@ 0x40
 800a4e6:	621a      	str	r2, [r3, #32]
 */
__STATIC_FORCEINLINE uint32_t __get_PRIMASK(void)
{
  uint32_t result;

  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 800a4e8:	f3ef 8310 	mrs	r3, PRIMASK
 800a4ec:	613b      	str	r3, [r7, #16]
  return(result);
 800a4ee:	693b      	ldr	r3, [r7, #16]

    /* Enable the DMA transfer for transmit request by setting the DMAT bit
    in the UART CR3 register */
    ATOMIC_SET_BIT(huart->Instance->CR3, USART_CR3_DMAT);
 800a4f0:	61fb      	str	r3, [r7, #28]
 800a4f2:	2301      	movs	r3, #1
 800a4f4:	617b      	str	r3, [r7, #20]
  \details Assigns the given value to the Priority Mask Register.
  \param [in]    priMask  Priority Mask
 */
__STATIC_FORCEINLINE void __set_PRIMASK(uint32_t priMask)
{
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 800a4f6:	697b      	ldr	r3, [r7, #20]
 800a4f8:	f383 8810 	msr	PRIMASK, r3
}
 800a4fc:	46c0      	nop			@ (mov r8, r8)
 800a4fe:	68fb      	ldr	r3, [r7, #12]
 800a500:	681b      	ldr	r3, [r3, #0]
 800a502:	689a      	ldr	r2, [r3, #8]
 800a504:	68fb      	ldr	r3, [r7, #12]
 800a506:	681b      	ldr	r3, [r3, #0]
 800a508:	2180      	movs	r1, #128	@ 0x80
 800a50a:	430a      	orrs	r2, r1
 800a50c:	609a      	str	r2, [r3, #8]
 800a50e:	69fb      	ldr	r3, [r7, #28]
 800a510:	61bb      	str	r3, [r7, #24]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 800a512:	69bb      	ldr	r3, [r7, #24]
 800a514:	f383 8810 	msr	PRIMASK, r3
}
 800a518:	46c0      	nop			@ (mov r8, r8)

    return HAL_OK;
 800a51a:	2300      	movs	r3, #0
 800a51c:	e000      	b.n	800a520 <HAL_UART_Transmit_DMA+0x110>
  }
  else
  {
    return HAL_BUSY;
 800a51e:	2302      	movs	r3, #2
  }
}
 800a520:	0018      	movs	r0, r3
 800a522:	46bd      	mov	sp, r7
 800a524:	b008      	add	sp, #32
 800a526:	bd80      	pop	{r7, pc}
 800a528:	0800afb5 	.word	0x0800afb5
 800a52c:	0800b04d 	.word	0x0800b04d
 800a530:	0800b1df 	.word	0x0800b1df

0800a534 <HAL_UART_Receive_DMA>:
  * @param pData Pointer to data buffer (u8 or u16 data elements).
  * @param Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Receive_DMA(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 800a534:	b580      	push	{r7, lr}
 800a536:	b088      	sub	sp, #32
 800a538:	af00      	add	r7, sp, #0
 800a53a:	60f8      	str	r0, [r7, #12]
 800a53c:	60b9      	str	r1, [r7, #8]
 800a53e:	1dbb      	adds	r3, r7, #6
 800a540:	801a      	strh	r2, [r3, #0]
  /* Check that a Rx process is not already ongoing */
  if (huart->RxState == HAL_UART_STATE_READY)
 800a542:	68fb      	ldr	r3, [r7, #12]
 800a544:	228c      	movs	r2, #140	@ 0x8c
 800a546:	589b      	ldr	r3, [r3, r2]
 800a548:	2b20      	cmp	r3, #32
 800a54a:	d145      	bne.n	800a5d8 <HAL_UART_Receive_DMA+0xa4>
  {
    if ((pData == NULL) || (Size == 0U))
 800a54c:	68bb      	ldr	r3, [r7, #8]
 800a54e:	2b00      	cmp	r3, #0
 800a550:	d003      	beq.n	800a55a <HAL_UART_Receive_DMA+0x26>
 800a552:	1dbb      	adds	r3, r7, #6
 800a554:	881b      	ldrh	r3, [r3, #0]
 800a556:	2b00      	cmp	r3, #0
 800a558:	d101      	bne.n	800a55e <HAL_UART_Receive_DMA+0x2a>
    {
      return HAL_ERROR;
 800a55a:	2301      	movs	r3, #1
 800a55c:	e03d      	b.n	800a5da <HAL_UART_Receive_DMA+0xa6>
    }

    /* In case of 9bits/No Parity transfer, pData buffer provided as input parameter
       should be aligned on a u16 frontier, as data copy from RDR will be
       handled by DMA from a u16 frontier. */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 800a55e:	68fb      	ldr	r3, [r7, #12]
 800a560:	689a      	ldr	r2, [r3, #8]
 800a562:	2380      	movs	r3, #128	@ 0x80
 800a564:	015b      	lsls	r3, r3, #5
 800a566:	429a      	cmp	r2, r3
 800a568:	d109      	bne.n	800a57e <HAL_UART_Receive_DMA+0x4a>
 800a56a:	68fb      	ldr	r3, [r7, #12]
 800a56c:	691b      	ldr	r3, [r3, #16]
 800a56e:	2b00      	cmp	r3, #0
 800a570:	d105      	bne.n	800a57e <HAL_UART_Receive_DMA+0x4a>
    {
      if ((((uint32_t)pData) & 1U) != 0U)
 800a572:	68bb      	ldr	r3, [r7, #8]
 800a574:	2201      	movs	r2, #1
 800a576:	4013      	ands	r3, r2
 800a578:	d001      	beq.n	800a57e <HAL_UART_Receive_DMA+0x4a>
      {
        return  HAL_ERROR;
 800a57a:	2301      	movs	r3, #1
 800a57c:	e02d      	b.n	800a5da <HAL_UART_Receive_DMA+0xa6>
      }
    }

    /* Set Reception type to Standard reception */
    huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800a57e:	68fb      	ldr	r3, [r7, #12]
 800a580:	2200      	movs	r2, #0
 800a582:	66da      	str	r2, [r3, #108]	@ 0x6c

    if (!(IS_LPUART_INSTANCE(huart->Instance)))
    {
      /* Check that USART RTOEN bit is set */
      if (READ_BIT(huart->Instance->CR2, USART_CR2_RTOEN) != 0U)
 800a584:	68fb      	ldr	r3, [r7, #12]
 800a586:	681b      	ldr	r3, [r3, #0]
 800a588:	685a      	ldr	r2, [r3, #4]
 800a58a:	2380      	movs	r3, #128	@ 0x80
 800a58c:	041b      	lsls	r3, r3, #16
 800a58e:	4013      	ands	r3, r2
 800a590:	d019      	beq.n	800a5c6 <HAL_UART_Receive_DMA+0x92>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 800a592:	f3ef 8310 	mrs	r3, PRIMASK
 800a596:	613b      	str	r3, [r7, #16]
  return(result);
 800a598:	693b      	ldr	r3, [r7, #16]
      {
        /* Enable the UART Receiver Timeout Interrupt */
        ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_RTOIE);
 800a59a:	61fb      	str	r3, [r7, #28]
 800a59c:	2301      	movs	r3, #1
 800a59e:	617b      	str	r3, [r7, #20]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 800a5a0:	697b      	ldr	r3, [r7, #20]
 800a5a2:	f383 8810 	msr	PRIMASK, r3
}
 800a5a6:	46c0      	nop			@ (mov r8, r8)
 800a5a8:	68fb      	ldr	r3, [r7, #12]
 800a5aa:	681b      	ldr	r3, [r3, #0]
 800a5ac:	681a      	ldr	r2, [r3, #0]
 800a5ae:	68fb      	ldr	r3, [r7, #12]
 800a5b0:	681b      	ldr	r3, [r3, #0]
 800a5b2:	2180      	movs	r1, #128	@ 0x80
 800a5b4:	04c9      	lsls	r1, r1, #19
 800a5b6:	430a      	orrs	r2, r1
 800a5b8:	601a      	str	r2, [r3, #0]
 800a5ba:	69fb      	ldr	r3, [r7, #28]
 800a5bc:	61bb      	str	r3, [r7, #24]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 800a5be:	69bb      	ldr	r3, [r7, #24]
 800a5c0:	f383 8810 	msr	PRIMASK, r3
}
 800a5c4:	46c0      	nop			@ (mov r8, r8)
      }
    }

    return (UART_Start_Receive_DMA(huart, pData, Size));
 800a5c6:	1dbb      	adds	r3, r7, #6
 800a5c8:	881a      	ldrh	r2, [r3, #0]
 800a5ca:	68b9      	ldr	r1, [r7, #8]
 800a5cc:	68fb      	ldr	r3, [r7, #12]
 800a5ce:	0018      	movs	r0, r3
 800a5d0:	f000 fba4 	bl	800ad1c <UART_Start_Receive_DMA>
 800a5d4:	0003      	movs	r3, r0
 800a5d6:	e000      	b.n	800a5da <HAL_UART_Receive_DMA+0xa6>
  }
  else
  {
    return HAL_BUSY;
 800a5d8:	2302      	movs	r3, #2
  }
}
 800a5da:	0018      	movs	r0, r3
 800a5dc:	46bd      	mov	sp, r7
 800a5de:	b008      	add	sp, #32
 800a5e0:	bd80      	pop	{r7, pc}

0800a5e2 <HAL_UART_TxHalfCpltCallback>:
  * @brief  Tx Half Transfer completed callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UART_TxHalfCpltCallback(UART_HandleTypeDef *huart)
{
 800a5e2:	b580      	push	{r7, lr}
 800a5e4:	b082      	sub	sp, #8
 800a5e6:	af00      	add	r7, sp, #0
 800a5e8:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_TxHalfCpltCallback can be implemented in the user file.
   */
}
 800a5ea:	46c0      	nop			@ (mov r8, r8)
 800a5ec:	46bd      	mov	sp, r7
 800a5ee:	b002      	add	sp, #8
 800a5f0:	bd80      	pop	{r7, pc}

0800a5f2 <HAL_UART_RxCpltCallback>:
  * @brief  Rx Transfer completed callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UART_RxCpltCallback(UART_HandleTypeDef *huart)
{
 800a5f2:	b580      	push	{r7, lr}
 800a5f4:	b082      	sub	sp, #8
 800a5f6:	af00      	add	r7, sp, #0
 800a5f8:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UART_RxCpltCallback can be implemented in the user file.
   */
}
 800a5fa:	46c0      	nop			@ (mov r8, r8)
 800a5fc:	46bd      	mov	sp, r7
 800a5fe:	b002      	add	sp, #8
 800a600:	bd80      	pop	{r7, pc}

0800a602 <HAL_UART_RxHalfCpltCallback>:
  * @brief  Rx Half Transfer completed callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UART_RxHalfCpltCallback(UART_HandleTypeDef *huart)
{
 800a602:	b580      	push	{r7, lr}
 800a604:	b082      	sub	sp, #8
 800a606:	af00      	add	r7, sp, #0
 800a608:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_RxHalfCpltCallback can be implemented in the user file.
   */
}
 800a60a:	46c0      	nop			@ (mov r8, r8)
 800a60c:	46bd      	mov	sp, r7
 800a60e:	b002      	add	sp, #8
 800a610:	bd80      	pop	{r7, pc}

0800a612 <HAL_UART_ErrorCallback>:
  * @brief  UART error callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UART_ErrorCallback(UART_HandleTypeDef *huart)
{
 800a612:	b580      	push	{r7, lr}
 800a614:	b082      	sub	sp, #8
 800a616:	af00      	add	r7, sp, #0
 800a618:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UART_ErrorCallback can be implemented in the user file.
   */
}
 800a61a:	46c0      	nop			@ (mov r8, r8)
 800a61c:	46bd      	mov	sp, r7
 800a61e:	b002      	add	sp, #8
 800a620:	bd80      	pop	{r7, pc}

0800a622 <HAL_UARTEx_RxEventCallback>:
  * @param  Size  Number of data available in application reception buffer (indicates a position in
  *               reception buffer until which, data are available)
  * @retval None
  */
__weak void HAL_UARTEx_RxEventCallback(UART_HandleTypeDef *huart, uint16_t Size)
{
 800a622:	b580      	push	{r7, lr}
 800a624:	b082      	sub	sp, #8
 800a626:	af00      	add	r7, sp, #0
 800a628:	6078      	str	r0, [r7, #4]
 800a62a:	000a      	movs	r2, r1
 800a62c:	1cbb      	adds	r3, r7, #2
 800a62e:	801a      	strh	r2, [r3, #0]
  UNUSED(Size);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_RxEventCallback can be implemented in the user file.
   */
}
 800a630:	46c0      	nop			@ (mov r8, r8)
 800a632:	46bd      	mov	sp, r7
 800a634:	b002      	add	sp, #8
 800a636:	bd80      	pop	{r7, pc}

0800a638 <UART_SetConfig>:
  * @brief Configure the UART peripheral.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_SetConfig(UART_HandleTypeDef *huart)
{
 800a638:	b580      	push	{r7, lr}
 800a63a:	b088      	sub	sp, #32
 800a63c:	af00      	add	r7, sp, #0
 800a63e:	6078      	str	r0, [r7, #4]
  uint32_t tmpreg;
  uint16_t brrtemp;
  UART_ClockSourceTypeDef clocksource;
  uint32_t usartdiv;
  HAL_StatusTypeDef ret               = HAL_OK;
 800a640:	231a      	movs	r3, #26
 800a642:	18fb      	adds	r3, r7, r3
 800a644:	2200      	movs	r2, #0
 800a646:	701a      	strb	r2, [r3, #0]
  *  the UART Word Length, Parity, Mode and oversampling:
  *  set the M bits according to huart->Init.WordLength value
  *  set PCE and PS bits according to huart->Init.Parity value
  *  set TE and RE bits according to huart->Init.Mode value
  *  set OVER8 bit according to huart->Init.OverSampling value */
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 800a648:	687b      	ldr	r3, [r7, #4]
 800a64a:	689a      	ldr	r2, [r3, #8]
 800a64c:	687b      	ldr	r3, [r7, #4]
 800a64e:	691b      	ldr	r3, [r3, #16]
 800a650:	431a      	orrs	r2, r3
 800a652:	687b      	ldr	r3, [r7, #4]
 800a654:	695b      	ldr	r3, [r3, #20]
 800a656:	431a      	orrs	r2, r3
 800a658:	687b      	ldr	r3, [r7, #4]
 800a65a:	69db      	ldr	r3, [r3, #28]
 800a65c:	4313      	orrs	r3, r2
 800a65e:	61fb      	str	r3, [r7, #28]
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 800a660:	687b      	ldr	r3, [r7, #4]
 800a662:	681b      	ldr	r3, [r3, #0]
 800a664:	681b      	ldr	r3, [r3, #0]
 800a666:	4abc      	ldr	r2, [pc, #752]	@ (800a958 <UART_SetConfig+0x320>)
 800a668:	4013      	ands	r3, r2
 800a66a:	0019      	movs	r1, r3
 800a66c:	687b      	ldr	r3, [r7, #4]
 800a66e:	681b      	ldr	r3, [r3, #0]
 800a670:	69fa      	ldr	r2, [r7, #28]
 800a672:	430a      	orrs	r2, r1
 800a674:	601a      	str	r2, [r3, #0]

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits according
  * to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 800a676:	687b      	ldr	r3, [r7, #4]
 800a678:	681b      	ldr	r3, [r3, #0]
 800a67a:	685b      	ldr	r3, [r3, #4]
 800a67c:	4ab7      	ldr	r2, [pc, #732]	@ (800a95c <UART_SetConfig+0x324>)
 800a67e:	4013      	ands	r3, r2
 800a680:	0019      	movs	r1, r3
 800a682:	687b      	ldr	r3, [r7, #4]
 800a684:	68da      	ldr	r2, [r3, #12]
 800a686:	687b      	ldr	r3, [r7, #4]
 800a688:	681b      	ldr	r3, [r3, #0]
 800a68a:	430a      	orrs	r2, r1
 800a68c:	605a      	str	r2, [r3, #4]
  /* Configure
  * - UART HardWare Flow Control: set CTSE and RTSE bits according
  *   to huart->Init.HwFlowCtl value
  * - one-bit sampling method versus three samples' majority rule according
  *   to huart->Init.OneBitSampling (not applicable to LPUART) */
  tmpreg = (uint32_t)huart->Init.HwFlowCtl;
 800a68e:	687b      	ldr	r3, [r7, #4]
 800a690:	699b      	ldr	r3, [r3, #24]
 800a692:	61fb      	str	r3, [r7, #28]

  if (!(UART_INSTANCE_LOWPOWER(huart)))
  {
    tmpreg |= huart->Init.OneBitSampling;
 800a694:	687b      	ldr	r3, [r7, #4]
 800a696:	6a1b      	ldr	r3, [r3, #32]
 800a698:	69fa      	ldr	r2, [r7, #28]
 800a69a:	4313      	orrs	r3, r2
 800a69c:	61fb      	str	r3, [r7, #28]
  }
  MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);
 800a69e:	687b      	ldr	r3, [r7, #4]
 800a6a0:	681b      	ldr	r3, [r3, #0]
 800a6a2:	689b      	ldr	r3, [r3, #8]
 800a6a4:	4aae      	ldr	r2, [pc, #696]	@ (800a960 <UART_SetConfig+0x328>)
 800a6a6:	4013      	ands	r3, r2
 800a6a8:	0019      	movs	r1, r3
 800a6aa:	687b      	ldr	r3, [r7, #4]
 800a6ac:	681b      	ldr	r3, [r3, #0]
 800a6ae:	69fa      	ldr	r2, [r7, #28]
 800a6b0:	430a      	orrs	r2, r1
 800a6b2:	609a      	str	r2, [r3, #8]

  /*-------------------------- USART PRESC Configuration -----------------------*/
  /* Configure
  * - UART Clock Prescaler : set PRESCALER according to huart->Init.ClockPrescaler value */
  MODIFY_REG(huart->Instance->PRESC, USART_PRESC_PRESCALER, huart->Init.ClockPrescaler);
 800a6b4:	687b      	ldr	r3, [r7, #4]
 800a6b6:	681b      	ldr	r3, [r3, #0]
 800a6b8:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800a6ba:	220f      	movs	r2, #15
 800a6bc:	4393      	bics	r3, r2
 800a6be:	0019      	movs	r1, r3
 800a6c0:	687b      	ldr	r3, [r7, #4]
 800a6c2:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 800a6c4:	687b      	ldr	r3, [r7, #4]
 800a6c6:	681b      	ldr	r3, [r3, #0]
 800a6c8:	430a      	orrs	r2, r1
 800a6ca:	62da      	str	r2, [r3, #44]	@ 0x2c

  /*-------------------------- USART BRR Configuration -----------------------*/
  UART_GETCLOCKSOURCE(huart, clocksource);
 800a6cc:	687b      	ldr	r3, [r7, #4]
 800a6ce:	681b      	ldr	r3, [r3, #0]
 800a6d0:	4aa4      	ldr	r2, [pc, #656]	@ (800a964 <UART_SetConfig+0x32c>)
 800a6d2:	4293      	cmp	r3, r2
 800a6d4:	d127      	bne.n	800a726 <UART_SetConfig+0xee>
 800a6d6:	4ba4      	ldr	r3, [pc, #656]	@ (800a968 <UART_SetConfig+0x330>)
 800a6d8:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800a6da:	2203      	movs	r2, #3
 800a6dc:	4013      	ands	r3, r2
 800a6de:	2b03      	cmp	r3, #3
 800a6e0:	d017      	beq.n	800a712 <UART_SetConfig+0xda>
 800a6e2:	d81b      	bhi.n	800a71c <UART_SetConfig+0xe4>
 800a6e4:	2b02      	cmp	r3, #2
 800a6e6:	d00a      	beq.n	800a6fe <UART_SetConfig+0xc6>
 800a6e8:	d818      	bhi.n	800a71c <UART_SetConfig+0xe4>
 800a6ea:	2b00      	cmp	r3, #0
 800a6ec:	d002      	beq.n	800a6f4 <UART_SetConfig+0xbc>
 800a6ee:	2b01      	cmp	r3, #1
 800a6f0:	d00a      	beq.n	800a708 <UART_SetConfig+0xd0>
 800a6f2:	e013      	b.n	800a71c <UART_SetConfig+0xe4>
 800a6f4:	231b      	movs	r3, #27
 800a6f6:	18fb      	adds	r3, r7, r3
 800a6f8:	2200      	movs	r2, #0
 800a6fa:	701a      	strb	r2, [r3, #0]
 800a6fc:	e058      	b.n	800a7b0 <UART_SetConfig+0x178>
 800a6fe:	231b      	movs	r3, #27
 800a700:	18fb      	adds	r3, r7, r3
 800a702:	2202      	movs	r2, #2
 800a704:	701a      	strb	r2, [r3, #0]
 800a706:	e053      	b.n	800a7b0 <UART_SetConfig+0x178>
 800a708:	231b      	movs	r3, #27
 800a70a:	18fb      	adds	r3, r7, r3
 800a70c:	2204      	movs	r2, #4
 800a70e:	701a      	strb	r2, [r3, #0]
 800a710:	e04e      	b.n	800a7b0 <UART_SetConfig+0x178>
 800a712:	231b      	movs	r3, #27
 800a714:	18fb      	adds	r3, r7, r3
 800a716:	2208      	movs	r2, #8
 800a718:	701a      	strb	r2, [r3, #0]
 800a71a:	e049      	b.n	800a7b0 <UART_SetConfig+0x178>
 800a71c:	231b      	movs	r3, #27
 800a71e:	18fb      	adds	r3, r7, r3
 800a720:	2210      	movs	r2, #16
 800a722:	701a      	strb	r2, [r3, #0]
 800a724:	e044      	b.n	800a7b0 <UART_SetConfig+0x178>
 800a726:	687b      	ldr	r3, [r7, #4]
 800a728:	681b      	ldr	r3, [r3, #0]
 800a72a:	4a90      	ldr	r2, [pc, #576]	@ (800a96c <UART_SetConfig+0x334>)
 800a72c:	4293      	cmp	r3, r2
 800a72e:	d127      	bne.n	800a780 <UART_SetConfig+0x148>
 800a730:	4b8d      	ldr	r3, [pc, #564]	@ (800a968 <UART_SetConfig+0x330>)
 800a732:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800a734:	220c      	movs	r2, #12
 800a736:	4013      	ands	r3, r2
 800a738:	2b0c      	cmp	r3, #12
 800a73a:	d017      	beq.n	800a76c <UART_SetConfig+0x134>
 800a73c:	d81b      	bhi.n	800a776 <UART_SetConfig+0x13e>
 800a73e:	2b08      	cmp	r3, #8
 800a740:	d00a      	beq.n	800a758 <UART_SetConfig+0x120>
 800a742:	d818      	bhi.n	800a776 <UART_SetConfig+0x13e>
 800a744:	2b00      	cmp	r3, #0
 800a746:	d002      	beq.n	800a74e <UART_SetConfig+0x116>
 800a748:	2b04      	cmp	r3, #4
 800a74a:	d00a      	beq.n	800a762 <UART_SetConfig+0x12a>
 800a74c:	e013      	b.n	800a776 <UART_SetConfig+0x13e>
 800a74e:	231b      	movs	r3, #27
 800a750:	18fb      	adds	r3, r7, r3
 800a752:	2200      	movs	r2, #0
 800a754:	701a      	strb	r2, [r3, #0]
 800a756:	e02b      	b.n	800a7b0 <UART_SetConfig+0x178>
 800a758:	231b      	movs	r3, #27
 800a75a:	18fb      	adds	r3, r7, r3
 800a75c:	2202      	movs	r2, #2
 800a75e:	701a      	strb	r2, [r3, #0]
 800a760:	e026      	b.n	800a7b0 <UART_SetConfig+0x178>
 800a762:	231b      	movs	r3, #27
 800a764:	18fb      	adds	r3, r7, r3
 800a766:	2204      	movs	r2, #4
 800a768:	701a      	strb	r2, [r3, #0]
 800a76a:	e021      	b.n	800a7b0 <UART_SetConfig+0x178>
 800a76c:	231b      	movs	r3, #27
 800a76e:	18fb      	adds	r3, r7, r3
 800a770:	2208      	movs	r2, #8
 800a772:	701a      	strb	r2, [r3, #0]
 800a774:	e01c      	b.n	800a7b0 <UART_SetConfig+0x178>
 800a776:	231b      	movs	r3, #27
 800a778:	18fb      	adds	r3, r7, r3
 800a77a:	2210      	movs	r2, #16
 800a77c:	701a      	strb	r2, [r3, #0]
 800a77e:	e017      	b.n	800a7b0 <UART_SetConfig+0x178>
 800a780:	687b      	ldr	r3, [r7, #4]
 800a782:	681b      	ldr	r3, [r3, #0]
 800a784:	4a7a      	ldr	r2, [pc, #488]	@ (800a970 <UART_SetConfig+0x338>)
 800a786:	4293      	cmp	r3, r2
 800a788:	d104      	bne.n	800a794 <UART_SetConfig+0x15c>
 800a78a:	231b      	movs	r3, #27
 800a78c:	18fb      	adds	r3, r7, r3
 800a78e:	2200      	movs	r2, #0
 800a790:	701a      	strb	r2, [r3, #0]
 800a792:	e00d      	b.n	800a7b0 <UART_SetConfig+0x178>
 800a794:	687b      	ldr	r3, [r7, #4]
 800a796:	681b      	ldr	r3, [r3, #0]
 800a798:	4a76      	ldr	r2, [pc, #472]	@ (800a974 <UART_SetConfig+0x33c>)
 800a79a:	4293      	cmp	r3, r2
 800a79c:	d104      	bne.n	800a7a8 <UART_SetConfig+0x170>
 800a79e:	231b      	movs	r3, #27
 800a7a0:	18fb      	adds	r3, r7, r3
 800a7a2:	2200      	movs	r2, #0
 800a7a4:	701a      	strb	r2, [r3, #0]
 800a7a6:	e003      	b.n	800a7b0 <UART_SetConfig+0x178>
 800a7a8:	231b      	movs	r3, #27
 800a7aa:	18fb      	adds	r3, r7, r3
 800a7ac:	2210      	movs	r2, #16
 800a7ae:	701a      	strb	r2, [r3, #0]
      } /* if ( (lpuart_ker_ck_pres < (3 * huart->Init.BaudRate) ) ||
                (lpuart_ker_ck_pres > (4096 * huart->Init.BaudRate) )) */
    } /* if (pclk != 0) */
  }
  /* Check UART Over Sampling to set Baud Rate Register */
  else if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 800a7b0:	687b      	ldr	r3, [r7, #4]
 800a7b2:	69da      	ldr	r2, [r3, #28]
 800a7b4:	2380      	movs	r3, #128	@ 0x80
 800a7b6:	021b      	lsls	r3, r3, #8
 800a7b8:	429a      	cmp	r2, r3
 800a7ba:	d000      	beq.n	800a7be <UART_SetConfig+0x186>
 800a7bc:	e065      	b.n	800a88a <UART_SetConfig+0x252>
  {
    switch (clocksource)
 800a7be:	231b      	movs	r3, #27
 800a7c0:	18fb      	adds	r3, r7, r3
 800a7c2:	781b      	ldrb	r3, [r3, #0]
 800a7c4:	2b08      	cmp	r3, #8
 800a7c6:	d015      	beq.n	800a7f4 <UART_SetConfig+0x1bc>
 800a7c8:	dc18      	bgt.n	800a7fc <UART_SetConfig+0x1c4>
 800a7ca:	2b04      	cmp	r3, #4
 800a7cc:	d00d      	beq.n	800a7ea <UART_SetConfig+0x1b2>
 800a7ce:	dc15      	bgt.n	800a7fc <UART_SetConfig+0x1c4>
 800a7d0:	2b00      	cmp	r3, #0
 800a7d2:	d002      	beq.n	800a7da <UART_SetConfig+0x1a2>
 800a7d4:	2b02      	cmp	r3, #2
 800a7d6:	d005      	beq.n	800a7e4 <UART_SetConfig+0x1ac>
 800a7d8:	e010      	b.n	800a7fc <UART_SetConfig+0x1c4>
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 800a7da:	f7fe fc47 	bl	800906c <HAL_RCC_GetPCLK1Freq>
 800a7de:	0003      	movs	r3, r0
 800a7e0:	617b      	str	r3, [r7, #20]
        break;
 800a7e2:	e012      	b.n	800a80a <UART_SetConfig+0x1d2>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 800a7e4:	4b64      	ldr	r3, [pc, #400]	@ (800a978 <UART_SetConfig+0x340>)
 800a7e6:	617b      	str	r3, [r7, #20]
        break;
 800a7e8:	e00f      	b.n	800a80a <UART_SetConfig+0x1d2>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 800a7ea:	f7fe fbb3 	bl	8008f54 <HAL_RCC_GetSysClockFreq>
 800a7ee:	0003      	movs	r3, r0
 800a7f0:	617b      	str	r3, [r7, #20]
        break;
 800a7f2:	e00a      	b.n	800a80a <UART_SetConfig+0x1d2>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 800a7f4:	2380      	movs	r3, #128	@ 0x80
 800a7f6:	021b      	lsls	r3, r3, #8
 800a7f8:	617b      	str	r3, [r7, #20]
        break;
 800a7fa:	e006      	b.n	800a80a <UART_SetConfig+0x1d2>
      default:
        pclk = 0U;
 800a7fc:	2300      	movs	r3, #0
 800a7fe:	617b      	str	r3, [r7, #20]
        ret = HAL_ERROR;
 800a800:	231a      	movs	r3, #26
 800a802:	18fb      	adds	r3, r7, r3
 800a804:	2201      	movs	r2, #1
 800a806:	701a      	strb	r2, [r3, #0]
        break;
 800a808:	46c0      	nop			@ (mov r8, r8)
    }

    /* USARTDIV must be greater than or equal to 0d16 */
    if (pclk != 0U)
 800a80a:	697b      	ldr	r3, [r7, #20]
 800a80c:	2b00      	cmp	r3, #0
 800a80e:	d100      	bne.n	800a812 <UART_SetConfig+0x1da>
 800a810:	e08d      	b.n	800a92e <UART_SetConfig+0x2f6>
    {
      usartdiv = (uint32_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 800a812:	687b      	ldr	r3, [r7, #4]
 800a814:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 800a816:	4b59      	ldr	r3, [pc, #356]	@ (800a97c <UART_SetConfig+0x344>)
 800a818:	0052      	lsls	r2, r2, #1
 800a81a:	5ad3      	ldrh	r3, [r2, r3]
 800a81c:	0019      	movs	r1, r3
 800a81e:	6978      	ldr	r0, [r7, #20]
 800a820:	f7f5 fc8a 	bl	8000138 <__udivsi3>
 800a824:	0003      	movs	r3, r0
 800a826:	005a      	lsls	r2, r3, #1
 800a828:	687b      	ldr	r3, [r7, #4]
 800a82a:	685b      	ldr	r3, [r3, #4]
 800a82c:	085b      	lsrs	r3, r3, #1
 800a82e:	18d2      	adds	r2, r2, r3
 800a830:	687b      	ldr	r3, [r7, #4]
 800a832:	685b      	ldr	r3, [r3, #4]
 800a834:	0019      	movs	r1, r3
 800a836:	0010      	movs	r0, r2
 800a838:	f7f5 fc7e 	bl	8000138 <__udivsi3>
 800a83c:	0003      	movs	r3, r0
 800a83e:	613b      	str	r3, [r7, #16]
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 800a840:	693b      	ldr	r3, [r7, #16]
 800a842:	2b0f      	cmp	r3, #15
 800a844:	d91c      	bls.n	800a880 <UART_SetConfig+0x248>
 800a846:	693a      	ldr	r2, [r7, #16]
 800a848:	2380      	movs	r3, #128	@ 0x80
 800a84a:	025b      	lsls	r3, r3, #9
 800a84c:	429a      	cmp	r2, r3
 800a84e:	d217      	bcs.n	800a880 <UART_SetConfig+0x248>
      {
        brrtemp = (uint16_t)(usartdiv & 0xFFF0U);
 800a850:	693b      	ldr	r3, [r7, #16]
 800a852:	b29a      	uxth	r2, r3
 800a854:	200e      	movs	r0, #14
 800a856:	183b      	adds	r3, r7, r0
 800a858:	210f      	movs	r1, #15
 800a85a:	438a      	bics	r2, r1
 800a85c:	801a      	strh	r2, [r3, #0]
        brrtemp |= (uint16_t)((usartdiv & (uint16_t)0x000FU) >> 1U);
 800a85e:	693b      	ldr	r3, [r7, #16]
 800a860:	085b      	lsrs	r3, r3, #1
 800a862:	b29b      	uxth	r3, r3
 800a864:	2207      	movs	r2, #7
 800a866:	4013      	ands	r3, r2
 800a868:	b299      	uxth	r1, r3
 800a86a:	183b      	adds	r3, r7, r0
 800a86c:	183a      	adds	r2, r7, r0
 800a86e:	8812      	ldrh	r2, [r2, #0]
 800a870:	430a      	orrs	r2, r1
 800a872:	801a      	strh	r2, [r3, #0]
        huart->Instance->BRR = brrtemp;
 800a874:	687b      	ldr	r3, [r7, #4]
 800a876:	681b      	ldr	r3, [r3, #0]
 800a878:	183a      	adds	r2, r7, r0
 800a87a:	8812      	ldrh	r2, [r2, #0]
 800a87c:	60da      	str	r2, [r3, #12]
 800a87e:	e056      	b.n	800a92e <UART_SetConfig+0x2f6>
      }
      else
      {
        ret = HAL_ERROR;
 800a880:	231a      	movs	r3, #26
 800a882:	18fb      	adds	r3, r7, r3
 800a884:	2201      	movs	r2, #1
 800a886:	701a      	strb	r2, [r3, #0]
 800a888:	e051      	b.n	800a92e <UART_SetConfig+0x2f6>
      }
    }
  }
  else
  {
    switch (clocksource)
 800a88a:	231b      	movs	r3, #27
 800a88c:	18fb      	adds	r3, r7, r3
 800a88e:	781b      	ldrb	r3, [r3, #0]
 800a890:	2b08      	cmp	r3, #8
 800a892:	d015      	beq.n	800a8c0 <UART_SetConfig+0x288>
 800a894:	dc18      	bgt.n	800a8c8 <UART_SetConfig+0x290>
 800a896:	2b04      	cmp	r3, #4
 800a898:	d00d      	beq.n	800a8b6 <UART_SetConfig+0x27e>
 800a89a:	dc15      	bgt.n	800a8c8 <UART_SetConfig+0x290>
 800a89c:	2b00      	cmp	r3, #0
 800a89e:	d002      	beq.n	800a8a6 <UART_SetConfig+0x26e>
 800a8a0:	2b02      	cmp	r3, #2
 800a8a2:	d005      	beq.n	800a8b0 <UART_SetConfig+0x278>
 800a8a4:	e010      	b.n	800a8c8 <UART_SetConfig+0x290>
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 800a8a6:	f7fe fbe1 	bl	800906c <HAL_RCC_GetPCLK1Freq>
 800a8aa:	0003      	movs	r3, r0
 800a8ac:	617b      	str	r3, [r7, #20]
        break;
 800a8ae:	e012      	b.n	800a8d6 <UART_SetConfig+0x29e>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 800a8b0:	4b31      	ldr	r3, [pc, #196]	@ (800a978 <UART_SetConfig+0x340>)
 800a8b2:	617b      	str	r3, [r7, #20]
        break;
 800a8b4:	e00f      	b.n	800a8d6 <UART_SetConfig+0x29e>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 800a8b6:	f7fe fb4d 	bl	8008f54 <HAL_RCC_GetSysClockFreq>
 800a8ba:	0003      	movs	r3, r0
 800a8bc:	617b      	str	r3, [r7, #20]
        break;
 800a8be:	e00a      	b.n	800a8d6 <UART_SetConfig+0x29e>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 800a8c0:	2380      	movs	r3, #128	@ 0x80
 800a8c2:	021b      	lsls	r3, r3, #8
 800a8c4:	617b      	str	r3, [r7, #20]
        break;
 800a8c6:	e006      	b.n	800a8d6 <UART_SetConfig+0x29e>
      default:
        pclk = 0U;
 800a8c8:	2300      	movs	r3, #0
 800a8ca:	617b      	str	r3, [r7, #20]
        ret = HAL_ERROR;
 800a8cc:	231a      	movs	r3, #26
 800a8ce:	18fb      	adds	r3, r7, r3
 800a8d0:	2201      	movs	r2, #1
 800a8d2:	701a      	strb	r2, [r3, #0]
        break;
 800a8d4:	46c0      	nop			@ (mov r8, r8)
    }

    if (pclk != 0U)
 800a8d6:	697b      	ldr	r3, [r7, #20]
 800a8d8:	2b00      	cmp	r3, #0
 800a8da:	d028      	beq.n	800a92e <UART_SetConfig+0x2f6>
    {
      /* USARTDIV must be greater than or equal to 0d16 */
      usartdiv = (uint32_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 800a8dc:	687b      	ldr	r3, [r7, #4]
 800a8de:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 800a8e0:	4b26      	ldr	r3, [pc, #152]	@ (800a97c <UART_SetConfig+0x344>)
 800a8e2:	0052      	lsls	r2, r2, #1
 800a8e4:	5ad3      	ldrh	r3, [r2, r3]
 800a8e6:	0019      	movs	r1, r3
 800a8e8:	6978      	ldr	r0, [r7, #20]
 800a8ea:	f7f5 fc25 	bl	8000138 <__udivsi3>
 800a8ee:	0003      	movs	r3, r0
 800a8f0:	001a      	movs	r2, r3
 800a8f2:	687b      	ldr	r3, [r7, #4]
 800a8f4:	685b      	ldr	r3, [r3, #4]
 800a8f6:	085b      	lsrs	r3, r3, #1
 800a8f8:	18d2      	adds	r2, r2, r3
 800a8fa:	687b      	ldr	r3, [r7, #4]
 800a8fc:	685b      	ldr	r3, [r3, #4]
 800a8fe:	0019      	movs	r1, r3
 800a900:	0010      	movs	r0, r2
 800a902:	f7f5 fc19 	bl	8000138 <__udivsi3>
 800a906:	0003      	movs	r3, r0
 800a908:	613b      	str	r3, [r7, #16]
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 800a90a:	693b      	ldr	r3, [r7, #16]
 800a90c:	2b0f      	cmp	r3, #15
 800a90e:	d90a      	bls.n	800a926 <UART_SetConfig+0x2ee>
 800a910:	693a      	ldr	r2, [r7, #16]
 800a912:	2380      	movs	r3, #128	@ 0x80
 800a914:	025b      	lsls	r3, r3, #9
 800a916:	429a      	cmp	r2, r3
 800a918:	d205      	bcs.n	800a926 <UART_SetConfig+0x2ee>
      {
        huart->Instance->BRR = (uint16_t)usartdiv;
 800a91a:	693b      	ldr	r3, [r7, #16]
 800a91c:	b29a      	uxth	r2, r3
 800a91e:	687b      	ldr	r3, [r7, #4]
 800a920:	681b      	ldr	r3, [r3, #0]
 800a922:	60da      	str	r2, [r3, #12]
 800a924:	e003      	b.n	800a92e <UART_SetConfig+0x2f6>
      }
      else
      {
        ret = HAL_ERROR;
 800a926:	231a      	movs	r3, #26
 800a928:	18fb      	adds	r3, r7, r3
 800a92a:	2201      	movs	r2, #1
 800a92c:	701a      	strb	r2, [r3, #0]
      }
    }
  }

  /* Initialize the number of data to process during RX/TX ISR execution */
  huart->NbTxDataToProcess = 1;
 800a92e:	687b      	ldr	r3, [r7, #4]
 800a930:	226a      	movs	r2, #106	@ 0x6a
 800a932:	2101      	movs	r1, #1
 800a934:	5299      	strh	r1, [r3, r2]
  huart->NbRxDataToProcess = 1;
 800a936:	687b      	ldr	r3, [r7, #4]
 800a938:	2268      	movs	r2, #104	@ 0x68
 800a93a:	2101      	movs	r1, #1
 800a93c:	5299      	strh	r1, [r3, r2]

  /* Clear ISR function pointers */
  huart->RxISR = NULL;
 800a93e:	687b      	ldr	r3, [r7, #4]
 800a940:	2200      	movs	r2, #0
 800a942:	675a      	str	r2, [r3, #116]	@ 0x74
  huart->TxISR = NULL;
 800a944:	687b      	ldr	r3, [r7, #4]
 800a946:	2200      	movs	r2, #0
 800a948:	679a      	str	r2, [r3, #120]	@ 0x78

  return ret;
 800a94a:	231a      	movs	r3, #26
 800a94c:	18fb      	adds	r3, r7, r3
 800a94e:	781b      	ldrb	r3, [r3, #0]
}
 800a950:	0018      	movs	r0, r3
 800a952:	46bd      	mov	sp, r7
 800a954:	b008      	add	sp, #32
 800a956:	bd80      	pop	{r7, pc}
 800a958:	cfff69f3 	.word	0xcfff69f3
 800a95c:	ffffcfff 	.word	0xffffcfff
 800a960:	11fff4ff 	.word	0x11fff4ff
 800a964:	40013800 	.word	0x40013800
 800a968:	40021000 	.word	0x40021000
 800a96c:	40004400 	.word	0x40004400
 800a970:	40004800 	.word	0x40004800
 800a974:	40004c00 	.word	0x40004c00
 800a978:	00f42400 	.word	0x00f42400
 800a97c:	0800e3ac 	.word	0x0800e3ac

0800a980 <UART_AdvFeatureConfig>:
  * @brief Configure the UART peripheral advanced features.
  * @param huart UART handle.
  * @retval None
  */
void UART_AdvFeatureConfig(UART_HandleTypeDef *huart)
{
 800a980:	b580      	push	{r7, lr}
 800a982:	b082      	sub	sp, #8
 800a984:	af00      	add	r7, sp, #0
 800a986:	6078      	str	r0, [r7, #4]
  /* Check whether the set of advanced features to configure is properly set */
  assert_param(IS_UART_ADVFEATURE_INIT(huart->AdvancedInit.AdvFeatureInit));

  /* if required, configure RX/TX pins swap */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_SWAP_INIT))
 800a988:	687b      	ldr	r3, [r7, #4]
 800a98a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800a98c:	2208      	movs	r2, #8
 800a98e:	4013      	ands	r3, r2
 800a990:	d00b      	beq.n	800a9aa <UART_AdvFeatureConfig+0x2a>
  {
    assert_param(IS_UART_ADVFEATURE_SWAP(huart->AdvancedInit.Swap));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_SWAP, huart->AdvancedInit.Swap);
 800a992:	687b      	ldr	r3, [r7, #4]
 800a994:	681b      	ldr	r3, [r3, #0]
 800a996:	685b      	ldr	r3, [r3, #4]
 800a998:	4a4a      	ldr	r2, [pc, #296]	@ (800aac4 <UART_AdvFeatureConfig+0x144>)
 800a99a:	4013      	ands	r3, r2
 800a99c:	0019      	movs	r1, r3
 800a99e:	687b      	ldr	r3, [r7, #4]
 800a9a0:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 800a9a2:	687b      	ldr	r3, [r7, #4]
 800a9a4:	681b      	ldr	r3, [r3, #0]
 800a9a6:	430a      	orrs	r2, r1
 800a9a8:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure TX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_TXINVERT_INIT))
 800a9aa:	687b      	ldr	r3, [r7, #4]
 800a9ac:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800a9ae:	2201      	movs	r2, #1
 800a9b0:	4013      	ands	r3, r2
 800a9b2:	d00b      	beq.n	800a9cc <UART_AdvFeatureConfig+0x4c>
  {
    assert_param(IS_UART_ADVFEATURE_TXINV(huart->AdvancedInit.TxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_TXINV, huart->AdvancedInit.TxPinLevelInvert);
 800a9b4:	687b      	ldr	r3, [r7, #4]
 800a9b6:	681b      	ldr	r3, [r3, #0]
 800a9b8:	685b      	ldr	r3, [r3, #4]
 800a9ba:	4a43      	ldr	r2, [pc, #268]	@ (800aac8 <UART_AdvFeatureConfig+0x148>)
 800a9bc:	4013      	ands	r3, r2
 800a9be:	0019      	movs	r1, r3
 800a9c0:	687b      	ldr	r3, [r7, #4]
 800a9c2:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800a9c4:	687b      	ldr	r3, [r7, #4]
 800a9c6:	681b      	ldr	r3, [r3, #0]
 800a9c8:	430a      	orrs	r2, r1
 800a9ca:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXINVERT_INIT))
 800a9cc:	687b      	ldr	r3, [r7, #4]
 800a9ce:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800a9d0:	2202      	movs	r2, #2
 800a9d2:	4013      	ands	r3, r2
 800a9d4:	d00b      	beq.n	800a9ee <UART_AdvFeatureConfig+0x6e>
  {
    assert_param(IS_UART_ADVFEATURE_RXINV(huart->AdvancedInit.RxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_RXINV, huart->AdvancedInit.RxPinLevelInvert);
 800a9d6:	687b      	ldr	r3, [r7, #4]
 800a9d8:	681b      	ldr	r3, [r3, #0]
 800a9da:	685b      	ldr	r3, [r3, #4]
 800a9dc:	4a3b      	ldr	r2, [pc, #236]	@ (800aacc <UART_AdvFeatureConfig+0x14c>)
 800a9de:	4013      	ands	r3, r2
 800a9e0:	0019      	movs	r1, r3
 800a9e2:	687b      	ldr	r3, [r7, #4]
 800a9e4:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 800a9e6:	687b      	ldr	r3, [r7, #4]
 800a9e8:	681b      	ldr	r3, [r3, #0]
 800a9ea:	430a      	orrs	r2, r1
 800a9ec:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure data inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DATAINVERT_INIT))
 800a9ee:	687b      	ldr	r3, [r7, #4]
 800a9f0:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800a9f2:	2204      	movs	r2, #4
 800a9f4:	4013      	ands	r3, r2
 800a9f6:	d00b      	beq.n	800aa10 <UART_AdvFeatureConfig+0x90>
  {
    assert_param(IS_UART_ADVFEATURE_DATAINV(huart->AdvancedInit.DataInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_DATAINV, huart->AdvancedInit.DataInvert);
 800a9f8:	687b      	ldr	r3, [r7, #4]
 800a9fa:	681b      	ldr	r3, [r3, #0]
 800a9fc:	685b      	ldr	r3, [r3, #4]
 800a9fe:	4a34      	ldr	r2, [pc, #208]	@ (800aad0 <UART_AdvFeatureConfig+0x150>)
 800aa00:	4013      	ands	r3, r2
 800aa02:	0019      	movs	r1, r3
 800aa04:	687b      	ldr	r3, [r7, #4]
 800aa06:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 800aa08:	687b      	ldr	r3, [r7, #4]
 800aa0a:	681b      	ldr	r3, [r3, #0]
 800aa0c:	430a      	orrs	r2, r1
 800aa0e:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX overrun detection disabling */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXOVERRUNDISABLE_INIT))
 800aa10:	687b      	ldr	r3, [r7, #4]
 800aa12:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800aa14:	2210      	movs	r2, #16
 800aa16:	4013      	ands	r3, r2
 800aa18:	d00b      	beq.n	800aa32 <UART_AdvFeatureConfig+0xb2>
  {
    assert_param(IS_UART_OVERRUN(huart->AdvancedInit.OverrunDisable));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_OVRDIS, huart->AdvancedInit.OverrunDisable);
 800aa1a:	687b      	ldr	r3, [r7, #4]
 800aa1c:	681b      	ldr	r3, [r3, #0]
 800aa1e:	689b      	ldr	r3, [r3, #8]
 800aa20:	4a2c      	ldr	r2, [pc, #176]	@ (800aad4 <UART_AdvFeatureConfig+0x154>)
 800aa22:	4013      	ands	r3, r2
 800aa24:	0019      	movs	r1, r3
 800aa26:	687b      	ldr	r3, [r7, #4]
 800aa28:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 800aa2a:	687b      	ldr	r3, [r7, #4]
 800aa2c:	681b      	ldr	r3, [r3, #0]
 800aa2e:	430a      	orrs	r2, r1
 800aa30:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure DMA disabling on reception error */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DMADISABLEONERROR_INIT))
 800aa32:	687b      	ldr	r3, [r7, #4]
 800aa34:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800aa36:	2220      	movs	r2, #32
 800aa38:	4013      	ands	r3, r2
 800aa3a:	d00b      	beq.n	800aa54 <UART_AdvFeatureConfig+0xd4>
  {
    assert_param(IS_UART_ADVFEATURE_DMAONRXERROR(huart->AdvancedInit.DMADisableonRxError));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_DDRE, huart->AdvancedInit.DMADisableonRxError);
 800aa3c:	687b      	ldr	r3, [r7, #4]
 800aa3e:	681b      	ldr	r3, [r3, #0]
 800aa40:	689b      	ldr	r3, [r3, #8]
 800aa42:	4a25      	ldr	r2, [pc, #148]	@ (800aad8 <UART_AdvFeatureConfig+0x158>)
 800aa44:	4013      	ands	r3, r2
 800aa46:	0019      	movs	r1, r3
 800aa48:	687b      	ldr	r3, [r7, #4]
 800aa4a:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 800aa4c:	687b      	ldr	r3, [r7, #4]
 800aa4e:	681b      	ldr	r3, [r3, #0]
 800aa50:	430a      	orrs	r2, r1
 800aa52:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure auto Baud rate detection scheme */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_AUTOBAUDRATE_INIT))
 800aa54:	687b      	ldr	r3, [r7, #4]
 800aa56:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800aa58:	2240      	movs	r2, #64	@ 0x40
 800aa5a:	4013      	ands	r3, r2
 800aa5c:	d01d      	beq.n	800aa9a <UART_AdvFeatureConfig+0x11a>
  {
    assert_param(IS_USART_AUTOBAUDRATE_DETECTION_INSTANCE(huart->Instance));
    assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATE(huart->AdvancedInit.AutoBaudRateEnable));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_ABREN, huart->AdvancedInit.AutoBaudRateEnable);
 800aa5e:	687b      	ldr	r3, [r7, #4]
 800aa60:	681b      	ldr	r3, [r3, #0]
 800aa62:	685b      	ldr	r3, [r3, #4]
 800aa64:	4a1d      	ldr	r2, [pc, #116]	@ (800aadc <UART_AdvFeatureConfig+0x15c>)
 800aa66:	4013      	ands	r3, r2
 800aa68:	0019      	movs	r1, r3
 800aa6a:	687b      	ldr	r3, [r7, #4]
 800aa6c:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 800aa6e:	687b      	ldr	r3, [r7, #4]
 800aa70:	681b      	ldr	r3, [r3, #0]
 800aa72:	430a      	orrs	r2, r1
 800aa74:	605a      	str	r2, [r3, #4]
    /* set auto Baudrate detection parameters if detection is enabled */
    if (huart->AdvancedInit.AutoBaudRateEnable == UART_ADVFEATURE_AUTOBAUDRATE_ENABLE)
 800aa76:	687b      	ldr	r3, [r7, #4]
 800aa78:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 800aa7a:	2380      	movs	r3, #128	@ 0x80
 800aa7c:	035b      	lsls	r3, r3, #13
 800aa7e:	429a      	cmp	r2, r3
 800aa80:	d10b      	bne.n	800aa9a <UART_AdvFeatureConfig+0x11a>
    {
      assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATEMODE(huart->AdvancedInit.AutoBaudRateMode));
      MODIFY_REG(huart->Instance->CR2, USART_CR2_ABRMODE, huart->AdvancedInit.AutoBaudRateMode);
 800aa82:	687b      	ldr	r3, [r7, #4]
 800aa84:	681b      	ldr	r3, [r3, #0]
 800aa86:	685b      	ldr	r3, [r3, #4]
 800aa88:	4a15      	ldr	r2, [pc, #84]	@ (800aae0 <UART_AdvFeatureConfig+0x160>)
 800aa8a:	4013      	ands	r3, r2
 800aa8c:	0019      	movs	r1, r3
 800aa8e:	687b      	ldr	r3, [r7, #4]
 800aa90:	6c9a      	ldr	r2, [r3, #72]	@ 0x48
 800aa92:	687b      	ldr	r3, [r7, #4]
 800aa94:	681b      	ldr	r3, [r3, #0]
 800aa96:	430a      	orrs	r2, r1
 800aa98:	605a      	str	r2, [r3, #4]
    }
  }

  /* if required, configure MSB first on communication line */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_MSBFIRST_INIT))
 800aa9a:	687b      	ldr	r3, [r7, #4]
 800aa9c:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800aa9e:	2280      	movs	r2, #128	@ 0x80
 800aaa0:	4013      	ands	r3, r2
 800aaa2:	d00b      	beq.n	800aabc <UART_AdvFeatureConfig+0x13c>
  {
    assert_param(IS_UART_ADVFEATURE_MSBFIRST(huart->AdvancedInit.MSBFirst));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_MSBFIRST, huart->AdvancedInit.MSBFirst);
 800aaa4:	687b      	ldr	r3, [r7, #4]
 800aaa6:	681b      	ldr	r3, [r3, #0]
 800aaa8:	685b      	ldr	r3, [r3, #4]
 800aaaa:	4a0e      	ldr	r2, [pc, #56]	@ (800aae4 <UART_AdvFeatureConfig+0x164>)
 800aaac:	4013      	ands	r3, r2
 800aaae:	0019      	movs	r1, r3
 800aab0:	687b      	ldr	r3, [r7, #4]
 800aab2:	6cda      	ldr	r2, [r3, #76]	@ 0x4c
 800aab4:	687b      	ldr	r3, [r7, #4]
 800aab6:	681b      	ldr	r3, [r3, #0]
 800aab8:	430a      	orrs	r2, r1
 800aaba:	605a      	str	r2, [r3, #4]
  }
}
 800aabc:	46c0      	nop			@ (mov r8, r8)
 800aabe:	46bd      	mov	sp, r7
 800aac0:	b002      	add	sp, #8
 800aac2:	bd80      	pop	{r7, pc}
 800aac4:	ffff7fff 	.word	0xffff7fff
 800aac8:	fffdffff 	.word	0xfffdffff
 800aacc:	fffeffff 	.word	0xfffeffff
 800aad0:	fffbffff 	.word	0xfffbffff
 800aad4:	ffffefff 	.word	0xffffefff
 800aad8:	ffffdfff 	.word	0xffffdfff
 800aadc:	ffefffff 	.word	0xffefffff
 800aae0:	ff9fffff 	.word	0xff9fffff
 800aae4:	fff7ffff 	.word	0xfff7ffff

0800aae8 <UART_CheckIdleState>:
  * @brief Check the UART Idle State.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_CheckIdleState(UART_HandleTypeDef *huart)
{
 800aae8:	b580      	push	{r7, lr}
 800aaea:	b092      	sub	sp, #72	@ 0x48
 800aaec:	af02      	add	r7, sp, #8
 800aaee:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Initialize the UART ErrorCode */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 800aaf0:	687b      	ldr	r3, [r7, #4]
 800aaf2:	2290      	movs	r2, #144	@ 0x90
 800aaf4:	2100      	movs	r1, #0
 800aaf6:	5099      	str	r1, [r3, r2]

  /* Init tickstart for timeout management */
  tickstart = HAL_GetTick();
 800aaf8:	f7fa fbfa 	bl	80052f0 <HAL_GetTick>
 800aafc:	0003      	movs	r3, r0
 800aafe:	63fb      	str	r3, [r7, #60]	@ 0x3c

  /* Check if the Transmitter is enabled */
  if ((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
 800ab00:	687b      	ldr	r3, [r7, #4]
 800ab02:	681b      	ldr	r3, [r3, #0]
 800ab04:	681b      	ldr	r3, [r3, #0]
 800ab06:	2208      	movs	r2, #8
 800ab08:	4013      	ands	r3, r2
 800ab0a:	2b08      	cmp	r3, #8
 800ab0c:	d12d      	bne.n	800ab6a <UART_CheckIdleState+0x82>
  {
    /* Wait until TEACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_TEACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 800ab0e:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800ab10:	2280      	movs	r2, #128	@ 0x80
 800ab12:	0391      	lsls	r1, r2, #14
 800ab14:	6878      	ldr	r0, [r7, #4]
 800ab16:	4a47      	ldr	r2, [pc, #284]	@ (800ac34 <UART_CheckIdleState+0x14c>)
 800ab18:	9200      	str	r2, [sp, #0]
 800ab1a:	2200      	movs	r2, #0
 800ab1c:	f000 f88e 	bl	800ac3c <UART_WaitOnFlagUntilTimeout>
 800ab20:	1e03      	subs	r3, r0, #0
 800ab22:	d022      	beq.n	800ab6a <UART_CheckIdleState+0x82>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 800ab24:	f3ef 8310 	mrs	r3, PRIMASK
 800ab28:	627b      	str	r3, [r7, #36]	@ 0x24
  return(result);
 800ab2a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
    {
      /* Disable TXE interrupt for the interrupt process */
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE_TXFNFIE));
 800ab2c:	63bb      	str	r3, [r7, #56]	@ 0x38
 800ab2e:	2301      	movs	r3, #1
 800ab30:	62bb      	str	r3, [r7, #40]	@ 0x28
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 800ab32:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800ab34:	f383 8810 	msr	PRIMASK, r3
}
 800ab38:	46c0      	nop			@ (mov r8, r8)
 800ab3a:	687b      	ldr	r3, [r7, #4]
 800ab3c:	681b      	ldr	r3, [r3, #0]
 800ab3e:	681a      	ldr	r2, [r3, #0]
 800ab40:	687b      	ldr	r3, [r7, #4]
 800ab42:	681b      	ldr	r3, [r3, #0]
 800ab44:	2180      	movs	r1, #128	@ 0x80
 800ab46:	438a      	bics	r2, r1
 800ab48:	601a      	str	r2, [r3, #0]
 800ab4a:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800ab4c:	62fb      	str	r3, [r7, #44]	@ 0x2c
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 800ab4e:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800ab50:	f383 8810 	msr	PRIMASK, r3
}
 800ab54:	46c0      	nop			@ (mov r8, r8)

      huart->gState = HAL_UART_STATE_READY;
 800ab56:	687b      	ldr	r3, [r7, #4]
 800ab58:	2288      	movs	r2, #136	@ 0x88
 800ab5a:	2120      	movs	r1, #32
 800ab5c:	5099      	str	r1, [r3, r2]

      __HAL_UNLOCK(huart);
 800ab5e:	687b      	ldr	r3, [r7, #4]
 800ab60:	2284      	movs	r2, #132	@ 0x84
 800ab62:	2100      	movs	r1, #0
 800ab64:	5499      	strb	r1, [r3, r2]

      /* Timeout occurred */
      return HAL_TIMEOUT;
 800ab66:	2303      	movs	r3, #3
 800ab68:	e060      	b.n	800ac2c <UART_CheckIdleState+0x144>
    }
  }

  /* Check if the Receiver is enabled */
  if ((huart->Instance->CR1 & USART_CR1_RE) == USART_CR1_RE)
 800ab6a:	687b      	ldr	r3, [r7, #4]
 800ab6c:	681b      	ldr	r3, [r3, #0]
 800ab6e:	681b      	ldr	r3, [r3, #0]
 800ab70:	2204      	movs	r2, #4
 800ab72:	4013      	ands	r3, r2
 800ab74:	2b04      	cmp	r3, #4
 800ab76:	d146      	bne.n	800ac06 <UART_CheckIdleState+0x11e>
  {
    /* Wait until REACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_REACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 800ab78:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800ab7a:	2280      	movs	r2, #128	@ 0x80
 800ab7c:	03d1      	lsls	r1, r2, #15
 800ab7e:	6878      	ldr	r0, [r7, #4]
 800ab80:	4a2c      	ldr	r2, [pc, #176]	@ (800ac34 <UART_CheckIdleState+0x14c>)
 800ab82:	9200      	str	r2, [sp, #0]
 800ab84:	2200      	movs	r2, #0
 800ab86:	f000 f859 	bl	800ac3c <UART_WaitOnFlagUntilTimeout>
 800ab8a:	1e03      	subs	r3, r0, #0
 800ab8c:	d03b      	beq.n	800ac06 <UART_CheckIdleState+0x11e>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 800ab8e:	f3ef 8310 	mrs	r3, PRIMASK
 800ab92:	60fb      	str	r3, [r7, #12]
  return(result);
 800ab94:	68fb      	ldr	r3, [r7, #12]
    {
      /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error)
      interrupts for the interrupt process */
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 800ab96:	637b      	str	r3, [r7, #52]	@ 0x34
 800ab98:	2301      	movs	r3, #1
 800ab9a:	613b      	str	r3, [r7, #16]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 800ab9c:	693b      	ldr	r3, [r7, #16]
 800ab9e:	f383 8810 	msr	PRIMASK, r3
}
 800aba2:	46c0      	nop			@ (mov r8, r8)
 800aba4:	687b      	ldr	r3, [r7, #4]
 800aba6:	681b      	ldr	r3, [r3, #0]
 800aba8:	681a      	ldr	r2, [r3, #0]
 800abaa:	687b      	ldr	r3, [r7, #4]
 800abac:	681b      	ldr	r3, [r3, #0]
 800abae:	4922      	ldr	r1, [pc, #136]	@ (800ac38 <UART_CheckIdleState+0x150>)
 800abb0:	400a      	ands	r2, r1
 800abb2:	601a      	str	r2, [r3, #0]
 800abb4:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800abb6:	617b      	str	r3, [r7, #20]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 800abb8:	697b      	ldr	r3, [r7, #20]
 800abba:	f383 8810 	msr	PRIMASK, r3
}
 800abbe:	46c0      	nop			@ (mov r8, r8)
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 800abc0:	f3ef 8310 	mrs	r3, PRIMASK
 800abc4:	61bb      	str	r3, [r7, #24]
  return(result);
 800abc6:	69bb      	ldr	r3, [r7, #24]
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800abc8:	633b      	str	r3, [r7, #48]	@ 0x30
 800abca:	2301      	movs	r3, #1
 800abcc:	61fb      	str	r3, [r7, #28]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 800abce:	69fb      	ldr	r3, [r7, #28]
 800abd0:	f383 8810 	msr	PRIMASK, r3
}
 800abd4:	46c0      	nop			@ (mov r8, r8)
 800abd6:	687b      	ldr	r3, [r7, #4]
 800abd8:	681b      	ldr	r3, [r3, #0]
 800abda:	689a      	ldr	r2, [r3, #8]
 800abdc:	687b      	ldr	r3, [r7, #4]
 800abde:	681b      	ldr	r3, [r3, #0]
 800abe0:	2101      	movs	r1, #1
 800abe2:	438a      	bics	r2, r1
 800abe4:	609a      	str	r2, [r3, #8]
 800abe6:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800abe8:	623b      	str	r3, [r7, #32]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 800abea:	6a3b      	ldr	r3, [r7, #32]
 800abec:	f383 8810 	msr	PRIMASK, r3
}
 800abf0:	46c0      	nop			@ (mov r8, r8)

      huart->RxState = HAL_UART_STATE_READY;
 800abf2:	687b      	ldr	r3, [r7, #4]
 800abf4:	228c      	movs	r2, #140	@ 0x8c
 800abf6:	2120      	movs	r1, #32
 800abf8:	5099      	str	r1, [r3, r2]

      __HAL_UNLOCK(huart);
 800abfa:	687b      	ldr	r3, [r7, #4]
 800abfc:	2284      	movs	r2, #132	@ 0x84
 800abfe:	2100      	movs	r1, #0
 800ac00:	5499      	strb	r1, [r3, r2]

      /* Timeout occurred */
      return HAL_TIMEOUT;
 800ac02:	2303      	movs	r3, #3
 800ac04:	e012      	b.n	800ac2c <UART_CheckIdleState+0x144>
    }
  }

  /* Initialize the UART State */
  huart->gState = HAL_UART_STATE_READY;
 800ac06:	687b      	ldr	r3, [r7, #4]
 800ac08:	2288      	movs	r2, #136	@ 0x88
 800ac0a:	2120      	movs	r1, #32
 800ac0c:	5099      	str	r1, [r3, r2]
  huart->RxState = HAL_UART_STATE_READY;
 800ac0e:	687b      	ldr	r3, [r7, #4]
 800ac10:	228c      	movs	r2, #140	@ 0x8c
 800ac12:	2120      	movs	r1, #32
 800ac14:	5099      	str	r1, [r3, r2]
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800ac16:	687b      	ldr	r3, [r7, #4]
 800ac18:	2200      	movs	r2, #0
 800ac1a:	66da      	str	r2, [r3, #108]	@ 0x6c
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 800ac1c:	687b      	ldr	r3, [r7, #4]
 800ac1e:	2200      	movs	r2, #0
 800ac20:	671a      	str	r2, [r3, #112]	@ 0x70

  __HAL_UNLOCK(huart);
 800ac22:	687b      	ldr	r3, [r7, #4]
 800ac24:	2284      	movs	r2, #132	@ 0x84
 800ac26:	2100      	movs	r1, #0
 800ac28:	5499      	strb	r1, [r3, r2]

  return HAL_OK;
 800ac2a:	2300      	movs	r3, #0
}
 800ac2c:	0018      	movs	r0, r3
 800ac2e:	46bd      	mov	sp, r7
 800ac30:	b010      	add	sp, #64	@ 0x40
 800ac32:	bd80      	pop	{r7, pc}
 800ac34:	01ffffff 	.word	0x01ffffff
 800ac38:	fffffedf 	.word	0xfffffedf

0800ac3c <UART_WaitOnFlagUntilTimeout>:
  * @param Timeout   Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                              uint32_t Tickstart, uint32_t Timeout)
{
 800ac3c:	b580      	push	{r7, lr}
 800ac3e:	b084      	sub	sp, #16
 800ac40:	af00      	add	r7, sp, #0
 800ac42:	60f8      	str	r0, [r7, #12]
 800ac44:	60b9      	str	r1, [r7, #8]
 800ac46:	603b      	str	r3, [r7, #0]
 800ac48:	1dfb      	adds	r3, r7, #7
 800ac4a:	701a      	strb	r2, [r3, #0]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 800ac4c:	e051      	b.n	800acf2 <UART_WaitOnFlagUntilTimeout+0xb6>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 800ac4e:	69bb      	ldr	r3, [r7, #24]
 800ac50:	3301      	adds	r3, #1
 800ac52:	d04e      	beq.n	800acf2 <UART_WaitOnFlagUntilTimeout+0xb6>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 800ac54:	f7fa fb4c 	bl	80052f0 <HAL_GetTick>
 800ac58:	0002      	movs	r2, r0
 800ac5a:	683b      	ldr	r3, [r7, #0]
 800ac5c:	1ad3      	subs	r3, r2, r3
 800ac5e:	69ba      	ldr	r2, [r7, #24]
 800ac60:	429a      	cmp	r2, r3
 800ac62:	d302      	bcc.n	800ac6a <UART_WaitOnFlagUntilTimeout+0x2e>
 800ac64:	69bb      	ldr	r3, [r7, #24]
 800ac66:	2b00      	cmp	r3, #0
 800ac68:	d101      	bne.n	800ac6e <UART_WaitOnFlagUntilTimeout+0x32>
      {

        return HAL_TIMEOUT;
 800ac6a:	2303      	movs	r3, #3
 800ac6c:	e051      	b.n	800ad12 <UART_WaitOnFlagUntilTimeout+0xd6>
      }

      if ((READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U) && (Flag != UART_FLAG_TXE) && (Flag != UART_FLAG_TC))
 800ac6e:	68fb      	ldr	r3, [r7, #12]
 800ac70:	681b      	ldr	r3, [r3, #0]
 800ac72:	681b      	ldr	r3, [r3, #0]
 800ac74:	2204      	movs	r2, #4
 800ac76:	4013      	ands	r3, r2
 800ac78:	d03b      	beq.n	800acf2 <UART_WaitOnFlagUntilTimeout+0xb6>
 800ac7a:	68bb      	ldr	r3, [r7, #8]
 800ac7c:	2b80      	cmp	r3, #128	@ 0x80
 800ac7e:	d038      	beq.n	800acf2 <UART_WaitOnFlagUntilTimeout+0xb6>
 800ac80:	68bb      	ldr	r3, [r7, #8]
 800ac82:	2b40      	cmp	r3, #64	@ 0x40
 800ac84:	d035      	beq.n	800acf2 <UART_WaitOnFlagUntilTimeout+0xb6>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_ORE) == SET)
 800ac86:	68fb      	ldr	r3, [r7, #12]
 800ac88:	681b      	ldr	r3, [r3, #0]
 800ac8a:	69db      	ldr	r3, [r3, #28]
 800ac8c:	2208      	movs	r2, #8
 800ac8e:	4013      	ands	r3, r2
 800ac90:	2b08      	cmp	r3, #8
 800ac92:	d111      	bne.n	800acb8 <UART_WaitOnFlagUntilTimeout+0x7c>
        {
          /* Clear Overrun Error flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF);
 800ac94:	68fb      	ldr	r3, [r7, #12]
 800ac96:	681b      	ldr	r3, [r3, #0]
 800ac98:	2208      	movs	r2, #8
 800ac9a:	621a      	str	r2, [r3, #32]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 800ac9c:	68fb      	ldr	r3, [r7, #12]
 800ac9e:	0018      	movs	r0, r3
 800aca0:	f000 f922 	bl	800aee8 <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_ORE;
 800aca4:	68fb      	ldr	r3, [r7, #12]
 800aca6:	2290      	movs	r2, #144	@ 0x90
 800aca8:	2108      	movs	r1, #8
 800acaa:	5099      	str	r1, [r3, r2]

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 800acac:	68fb      	ldr	r3, [r7, #12]
 800acae:	2284      	movs	r2, #132	@ 0x84
 800acb0:	2100      	movs	r1, #0
 800acb2:	5499      	strb	r1, [r3, r2]

          return HAL_ERROR;
 800acb4:	2301      	movs	r3, #1
 800acb6:	e02c      	b.n	800ad12 <UART_WaitOnFlagUntilTimeout+0xd6>
        }
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_RTOF) == SET)
 800acb8:	68fb      	ldr	r3, [r7, #12]
 800acba:	681b      	ldr	r3, [r3, #0]
 800acbc:	69da      	ldr	r2, [r3, #28]
 800acbe:	2380      	movs	r3, #128	@ 0x80
 800acc0:	011b      	lsls	r3, r3, #4
 800acc2:	401a      	ands	r2, r3
 800acc4:	2380      	movs	r3, #128	@ 0x80
 800acc6:	011b      	lsls	r3, r3, #4
 800acc8:	429a      	cmp	r2, r3
 800acca:	d112      	bne.n	800acf2 <UART_WaitOnFlagUntilTimeout+0xb6>
        {
          /* Clear Receiver Timeout flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 800accc:	68fb      	ldr	r3, [r7, #12]
 800acce:	681b      	ldr	r3, [r3, #0]
 800acd0:	2280      	movs	r2, #128	@ 0x80
 800acd2:	0112      	lsls	r2, r2, #4
 800acd4:	621a      	str	r2, [r3, #32]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 800acd6:	68fb      	ldr	r3, [r7, #12]
 800acd8:	0018      	movs	r0, r3
 800acda:	f000 f905 	bl	800aee8 <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_RTO;
 800acde:	68fb      	ldr	r3, [r7, #12]
 800ace0:	2290      	movs	r2, #144	@ 0x90
 800ace2:	2120      	movs	r1, #32
 800ace4:	5099      	str	r1, [r3, r2]

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 800ace6:	68fb      	ldr	r3, [r7, #12]
 800ace8:	2284      	movs	r2, #132	@ 0x84
 800acea:	2100      	movs	r1, #0
 800acec:	5499      	strb	r1, [r3, r2]

          return HAL_TIMEOUT;
 800acee:	2303      	movs	r3, #3
 800acf0:	e00f      	b.n	800ad12 <UART_WaitOnFlagUntilTimeout+0xd6>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 800acf2:	68fb      	ldr	r3, [r7, #12]
 800acf4:	681b      	ldr	r3, [r3, #0]
 800acf6:	69db      	ldr	r3, [r3, #28]
 800acf8:	68ba      	ldr	r2, [r7, #8]
 800acfa:	4013      	ands	r3, r2
 800acfc:	68ba      	ldr	r2, [r7, #8]
 800acfe:	1ad3      	subs	r3, r2, r3
 800ad00:	425a      	negs	r2, r3
 800ad02:	4153      	adcs	r3, r2
 800ad04:	b2db      	uxtb	r3, r3
 800ad06:	001a      	movs	r2, r3
 800ad08:	1dfb      	adds	r3, r7, #7
 800ad0a:	781b      	ldrb	r3, [r3, #0]
 800ad0c:	429a      	cmp	r2, r3
 800ad0e:	d09e      	beq.n	800ac4e <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 800ad10:	2300      	movs	r3, #0
}
 800ad12:	0018      	movs	r0, r3
 800ad14:	46bd      	mov	sp, r7
 800ad16:	b004      	add	sp, #16
 800ad18:	bd80      	pop	{r7, pc}
	...

0800ad1c <UART_Start_Receive_DMA>:
  * @param  pData Pointer to data buffer (u8 or u16 data elements).
  * @param  Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_Start_Receive_DMA(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 800ad1c:	b580      	push	{r7, lr}
 800ad1e:	b090      	sub	sp, #64	@ 0x40
 800ad20:	af00      	add	r7, sp, #0
 800ad22:	60f8      	str	r0, [r7, #12]
 800ad24:	60b9      	str	r1, [r7, #8]
 800ad26:	1dbb      	adds	r3, r7, #6
 800ad28:	801a      	strh	r2, [r3, #0]
  huart->pRxBuffPtr = pData;
 800ad2a:	68fb      	ldr	r3, [r7, #12]
 800ad2c:	68ba      	ldr	r2, [r7, #8]
 800ad2e:	659a      	str	r2, [r3, #88]	@ 0x58
  huart->RxXferSize = Size;
 800ad30:	68fb      	ldr	r3, [r7, #12]
 800ad32:	1dba      	adds	r2, r7, #6
 800ad34:	215c      	movs	r1, #92	@ 0x5c
 800ad36:	8812      	ldrh	r2, [r2, #0]
 800ad38:	525a      	strh	r2, [r3, r1]

  huart->ErrorCode = HAL_UART_ERROR_NONE;
 800ad3a:	68fb      	ldr	r3, [r7, #12]
 800ad3c:	2290      	movs	r2, #144	@ 0x90
 800ad3e:	2100      	movs	r1, #0
 800ad40:	5099      	str	r1, [r3, r2]
  huart->RxState = HAL_UART_STATE_BUSY_RX;
 800ad42:	68fb      	ldr	r3, [r7, #12]
 800ad44:	228c      	movs	r2, #140	@ 0x8c
 800ad46:	2122      	movs	r1, #34	@ 0x22
 800ad48:	5099      	str	r1, [r3, r2]

  if (huart->hdmarx != NULL)
 800ad4a:	68fb      	ldr	r3, [r7, #12]
 800ad4c:	2280      	movs	r2, #128	@ 0x80
 800ad4e:	589b      	ldr	r3, [r3, r2]
 800ad50:	2b00      	cmp	r3, #0
 800ad52:	d02d      	beq.n	800adb0 <UART_Start_Receive_DMA+0x94>
  {
    /* Set the UART DMA transfer complete callback */
    huart->hdmarx->XferCpltCallback = UART_DMAReceiveCplt;
 800ad54:	68fb      	ldr	r3, [r7, #12]
 800ad56:	2280      	movs	r2, #128	@ 0x80
 800ad58:	589b      	ldr	r3, [r3, r2]
 800ad5a:	4a40      	ldr	r2, [pc, #256]	@ (800ae5c <UART_Start_Receive_DMA+0x140>)
 800ad5c:	62da      	str	r2, [r3, #44]	@ 0x2c

    /* Set the UART DMA Half transfer complete callback */
    huart->hdmarx->XferHalfCpltCallback = UART_DMARxHalfCplt;
 800ad5e:	68fb      	ldr	r3, [r7, #12]
 800ad60:	2280      	movs	r2, #128	@ 0x80
 800ad62:	589b      	ldr	r3, [r3, r2]
 800ad64:	4a3e      	ldr	r2, [pc, #248]	@ (800ae60 <UART_Start_Receive_DMA+0x144>)
 800ad66:	631a      	str	r2, [r3, #48]	@ 0x30

    /* Set the DMA error callback */
    huart->hdmarx->XferErrorCallback = UART_DMAError;
 800ad68:	68fb      	ldr	r3, [r7, #12]
 800ad6a:	2280      	movs	r2, #128	@ 0x80
 800ad6c:	589b      	ldr	r3, [r3, r2]
 800ad6e:	4a3d      	ldr	r2, [pc, #244]	@ (800ae64 <UART_Start_Receive_DMA+0x148>)
 800ad70:	635a      	str	r2, [r3, #52]	@ 0x34

    /* Set the DMA abort callback */
    huart->hdmarx->XferAbortCallback = NULL;
 800ad72:	68fb      	ldr	r3, [r7, #12]
 800ad74:	2280      	movs	r2, #128	@ 0x80
 800ad76:	589b      	ldr	r3, [r3, r2]
 800ad78:	2200      	movs	r2, #0
 800ad7a:	639a      	str	r2, [r3, #56]	@ 0x38

    /* Enable the DMA channel */
    if (HAL_DMA_Start_IT(huart->hdmarx, (uint32_t)&huart->Instance->RDR, (uint32_t)huart->pRxBuffPtr, Size) != HAL_OK)
 800ad7c:	68fb      	ldr	r3, [r7, #12]
 800ad7e:	2280      	movs	r2, #128	@ 0x80
 800ad80:	5898      	ldr	r0, [r3, r2]
 800ad82:	68fb      	ldr	r3, [r7, #12]
 800ad84:	681b      	ldr	r3, [r3, #0]
 800ad86:	3324      	adds	r3, #36	@ 0x24
 800ad88:	0019      	movs	r1, r3
 800ad8a:	68fb      	ldr	r3, [r7, #12]
 800ad8c:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800ad8e:	001a      	movs	r2, r3
 800ad90:	1dbb      	adds	r3, r7, #6
 800ad92:	881b      	ldrh	r3, [r3, #0]
 800ad94:	f7fb fa26 	bl	80061e4 <HAL_DMA_Start_IT>
 800ad98:	1e03      	subs	r3, r0, #0
 800ad9a:	d009      	beq.n	800adb0 <UART_Start_Receive_DMA+0x94>
    {
      /* Set error code to DMA */
      huart->ErrorCode = HAL_UART_ERROR_DMA;
 800ad9c:	68fb      	ldr	r3, [r7, #12]
 800ad9e:	2290      	movs	r2, #144	@ 0x90
 800ada0:	2110      	movs	r1, #16
 800ada2:	5099      	str	r1, [r3, r2]

      /* Restore huart->RxState to ready */
      huart->RxState = HAL_UART_STATE_READY;
 800ada4:	68fb      	ldr	r3, [r7, #12]
 800ada6:	228c      	movs	r2, #140	@ 0x8c
 800ada8:	2120      	movs	r1, #32
 800adaa:	5099      	str	r1, [r3, r2]

      return HAL_ERROR;
 800adac:	2301      	movs	r3, #1
 800adae:	e050      	b.n	800ae52 <UART_Start_Receive_DMA+0x136>
    }
  }

  /* Enable the UART Parity Error Interrupt */
  if (huart->Init.Parity != UART_PARITY_NONE)
 800adb0:	68fb      	ldr	r3, [r7, #12]
 800adb2:	691b      	ldr	r3, [r3, #16]
 800adb4:	2b00      	cmp	r3, #0
 800adb6:	d019      	beq.n	800adec <UART_Start_Receive_DMA+0xd0>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 800adb8:	f3ef 8310 	mrs	r3, PRIMASK
 800adbc:	62bb      	str	r3, [r7, #40]	@ 0x28
  return(result);
 800adbe:	6abb      	ldr	r3, [r7, #40]	@ 0x28
  {
    ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 800adc0:	63fb      	str	r3, [r7, #60]	@ 0x3c
 800adc2:	2301      	movs	r3, #1
 800adc4:	62fb      	str	r3, [r7, #44]	@ 0x2c
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 800adc6:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800adc8:	f383 8810 	msr	PRIMASK, r3
}
 800adcc:	46c0      	nop			@ (mov r8, r8)
 800adce:	68fb      	ldr	r3, [r7, #12]
 800add0:	681b      	ldr	r3, [r3, #0]
 800add2:	681a      	ldr	r2, [r3, #0]
 800add4:	68fb      	ldr	r3, [r7, #12]
 800add6:	681b      	ldr	r3, [r3, #0]
 800add8:	2180      	movs	r1, #128	@ 0x80
 800adda:	0049      	lsls	r1, r1, #1
 800addc:	430a      	orrs	r2, r1
 800adde:	601a      	str	r2, [r3, #0]
 800ade0:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800ade2:	633b      	str	r3, [r7, #48]	@ 0x30
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 800ade4:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800ade6:	f383 8810 	msr	PRIMASK, r3
}
 800adea:	46c0      	nop			@ (mov r8, r8)
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 800adec:	f3ef 8310 	mrs	r3, PRIMASK
 800adf0:	613b      	str	r3, [r7, #16]
  return(result);
 800adf2:	693b      	ldr	r3, [r7, #16]
  }

  /* Enable the UART Error Interrupt: (Frame error, noise error, overrun error) */
  ATOMIC_SET_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800adf4:	63bb      	str	r3, [r7, #56]	@ 0x38
 800adf6:	2301      	movs	r3, #1
 800adf8:	617b      	str	r3, [r7, #20]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 800adfa:	697b      	ldr	r3, [r7, #20]
 800adfc:	f383 8810 	msr	PRIMASK, r3
}
 800ae00:	46c0      	nop			@ (mov r8, r8)
 800ae02:	68fb      	ldr	r3, [r7, #12]
 800ae04:	681b      	ldr	r3, [r3, #0]
 800ae06:	689a      	ldr	r2, [r3, #8]
 800ae08:	68fb      	ldr	r3, [r7, #12]
 800ae0a:	681b      	ldr	r3, [r3, #0]
 800ae0c:	2101      	movs	r1, #1
 800ae0e:	430a      	orrs	r2, r1
 800ae10:	609a      	str	r2, [r3, #8]
 800ae12:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800ae14:	61bb      	str	r3, [r7, #24]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 800ae16:	69bb      	ldr	r3, [r7, #24]
 800ae18:	f383 8810 	msr	PRIMASK, r3
}
 800ae1c:	46c0      	nop			@ (mov r8, r8)
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 800ae1e:	f3ef 8310 	mrs	r3, PRIMASK
 800ae22:	61fb      	str	r3, [r7, #28]
  return(result);
 800ae24:	69fb      	ldr	r3, [r7, #28]

  /* Enable the DMA transfer for the receiver request by setting the DMAR bit
  in the UART CR3 register */
  ATOMIC_SET_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 800ae26:	637b      	str	r3, [r7, #52]	@ 0x34
 800ae28:	2301      	movs	r3, #1
 800ae2a:	623b      	str	r3, [r7, #32]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 800ae2c:	6a3b      	ldr	r3, [r7, #32]
 800ae2e:	f383 8810 	msr	PRIMASK, r3
}
 800ae32:	46c0      	nop			@ (mov r8, r8)
 800ae34:	68fb      	ldr	r3, [r7, #12]
 800ae36:	681b      	ldr	r3, [r3, #0]
 800ae38:	689a      	ldr	r2, [r3, #8]
 800ae3a:	68fb      	ldr	r3, [r7, #12]
 800ae3c:	681b      	ldr	r3, [r3, #0]
 800ae3e:	2140      	movs	r1, #64	@ 0x40
 800ae40:	430a      	orrs	r2, r1
 800ae42:	609a      	str	r2, [r3, #8]
 800ae44:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800ae46:	627b      	str	r3, [r7, #36]	@ 0x24
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 800ae48:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800ae4a:	f383 8810 	msr	PRIMASK, r3
}
 800ae4e:	46c0      	nop			@ (mov r8, r8)

  return HAL_OK;
 800ae50:	2300      	movs	r3, #0
}
 800ae52:	0018      	movs	r0, r3
 800ae54:	46bd      	mov	sp, r7
 800ae56:	b010      	add	sp, #64	@ 0x40
 800ae58:	bd80      	pop	{r7, pc}
 800ae5a:	46c0      	nop			@ (mov r8, r8)
 800ae5c:	0800b06d 	.word	0x0800b06d
 800ae60:	0800b19d 	.word	0x0800b19d
 800ae64:	0800b1df 	.word	0x0800b1df

0800ae68 <UART_EndTxTransfer>:
  * @brief  End ongoing Tx transfer on UART peripheral (following error detection or Transmit completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndTxTransfer(UART_HandleTypeDef *huart)
{
 800ae68:	b580      	push	{r7, lr}
 800ae6a:	b08a      	sub	sp, #40	@ 0x28
 800ae6c:	af00      	add	r7, sp, #0
 800ae6e:	6078      	str	r0, [r7, #4]
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 800ae70:	f3ef 8310 	mrs	r3, PRIMASK
 800ae74:	60bb      	str	r3, [r7, #8]
  return(result);
 800ae76:	68bb      	ldr	r3, [r7, #8]
  /* Disable TXEIE, TCIE, TXFT interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE_TXFNFIE | USART_CR1_TCIE));
 800ae78:	627b      	str	r3, [r7, #36]	@ 0x24
 800ae7a:	2301      	movs	r3, #1
 800ae7c:	60fb      	str	r3, [r7, #12]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 800ae7e:	68fb      	ldr	r3, [r7, #12]
 800ae80:	f383 8810 	msr	PRIMASK, r3
}
 800ae84:	46c0      	nop			@ (mov r8, r8)
 800ae86:	687b      	ldr	r3, [r7, #4]
 800ae88:	681b      	ldr	r3, [r3, #0]
 800ae8a:	681a      	ldr	r2, [r3, #0]
 800ae8c:	687b      	ldr	r3, [r7, #4]
 800ae8e:	681b      	ldr	r3, [r3, #0]
 800ae90:	21c0      	movs	r1, #192	@ 0xc0
 800ae92:	438a      	bics	r2, r1
 800ae94:	601a      	str	r2, [r3, #0]
 800ae96:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800ae98:	613b      	str	r3, [r7, #16]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 800ae9a:	693b      	ldr	r3, [r7, #16]
 800ae9c:	f383 8810 	msr	PRIMASK, r3
}
 800aea0:	46c0      	nop			@ (mov r8, r8)
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 800aea2:	f3ef 8310 	mrs	r3, PRIMASK
 800aea6:	617b      	str	r3, [r7, #20]
  return(result);
 800aea8:	697b      	ldr	r3, [r7, #20]
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, (USART_CR3_TXFTIE));
 800aeaa:	623b      	str	r3, [r7, #32]
 800aeac:	2301      	movs	r3, #1
 800aeae:	61bb      	str	r3, [r7, #24]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 800aeb0:	69bb      	ldr	r3, [r7, #24]
 800aeb2:	f383 8810 	msr	PRIMASK, r3
}
 800aeb6:	46c0      	nop			@ (mov r8, r8)
 800aeb8:	687b      	ldr	r3, [r7, #4]
 800aeba:	681b      	ldr	r3, [r3, #0]
 800aebc:	689a      	ldr	r2, [r3, #8]
 800aebe:	687b      	ldr	r3, [r7, #4]
 800aec0:	681b      	ldr	r3, [r3, #0]
 800aec2:	4908      	ldr	r1, [pc, #32]	@ (800aee4 <UART_EndTxTransfer+0x7c>)
 800aec4:	400a      	ands	r2, r1
 800aec6:	609a      	str	r2, [r3, #8]
 800aec8:	6a3b      	ldr	r3, [r7, #32]
 800aeca:	61fb      	str	r3, [r7, #28]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 800aecc:	69fb      	ldr	r3, [r7, #28]
 800aece:	f383 8810 	msr	PRIMASK, r3
}
 800aed2:	46c0      	nop			@ (mov r8, r8)

  /* At end of Tx process, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 800aed4:	687b      	ldr	r3, [r7, #4]
 800aed6:	2288      	movs	r2, #136	@ 0x88
 800aed8:	2120      	movs	r1, #32
 800aeda:	5099      	str	r1, [r3, r2]
}
 800aedc:	46c0      	nop			@ (mov r8, r8)
 800aede:	46bd      	mov	sp, r7
 800aee0:	b00a      	add	sp, #40	@ 0x28
 800aee2:	bd80      	pop	{r7, pc}
 800aee4:	ff7fffff 	.word	0xff7fffff

0800aee8 <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 800aee8:	b580      	push	{r7, lr}
 800aeea:	b08e      	sub	sp, #56	@ 0x38
 800aeec:	af00      	add	r7, sp, #0
 800aeee:	6078      	str	r0, [r7, #4]
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 800aef0:	f3ef 8310 	mrs	r3, PRIMASK
 800aef4:	617b      	str	r3, [r7, #20]
  return(result);
 800aef6:	697b      	ldr	r3, [r7, #20]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 800aef8:	637b      	str	r3, [r7, #52]	@ 0x34
 800aefa:	2301      	movs	r3, #1
 800aefc:	61bb      	str	r3, [r7, #24]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 800aefe:	69bb      	ldr	r3, [r7, #24]
 800af00:	f383 8810 	msr	PRIMASK, r3
}
 800af04:	46c0      	nop			@ (mov r8, r8)
 800af06:	687b      	ldr	r3, [r7, #4]
 800af08:	681b      	ldr	r3, [r3, #0]
 800af0a:	681a      	ldr	r2, [r3, #0]
 800af0c:	687b      	ldr	r3, [r7, #4]
 800af0e:	681b      	ldr	r3, [r3, #0]
 800af10:	4926      	ldr	r1, [pc, #152]	@ (800afac <UART_EndRxTransfer+0xc4>)
 800af12:	400a      	ands	r2, r1
 800af14:	601a      	str	r2, [r3, #0]
 800af16:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800af18:	61fb      	str	r3, [r7, #28]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 800af1a:	69fb      	ldr	r3, [r7, #28]
 800af1c:	f383 8810 	msr	PRIMASK, r3
}
 800af20:	46c0      	nop			@ (mov r8, r8)
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 800af22:	f3ef 8310 	mrs	r3, PRIMASK
 800af26:	623b      	str	r3, [r7, #32]
  return(result);
 800af28:	6a3b      	ldr	r3, [r7, #32]
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, (USART_CR3_EIE | USART_CR3_RXFTIE));
 800af2a:	633b      	str	r3, [r7, #48]	@ 0x30
 800af2c:	2301      	movs	r3, #1
 800af2e:	627b      	str	r3, [r7, #36]	@ 0x24
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 800af30:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800af32:	f383 8810 	msr	PRIMASK, r3
}
 800af36:	46c0      	nop			@ (mov r8, r8)
 800af38:	687b      	ldr	r3, [r7, #4]
 800af3a:	681b      	ldr	r3, [r3, #0]
 800af3c:	689a      	ldr	r2, [r3, #8]
 800af3e:	687b      	ldr	r3, [r7, #4]
 800af40:	681b      	ldr	r3, [r3, #0]
 800af42:	491b      	ldr	r1, [pc, #108]	@ (800afb0 <UART_EndRxTransfer+0xc8>)
 800af44:	400a      	ands	r2, r1
 800af46:	609a      	str	r2, [r3, #8]
 800af48:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800af4a:	62bb      	str	r3, [r7, #40]	@ 0x28
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 800af4c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800af4e:	f383 8810 	msr	PRIMASK, r3
}
 800af52:	46c0      	nop			@ (mov r8, r8)

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 800af54:	687b      	ldr	r3, [r7, #4]
 800af56:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 800af58:	2b01      	cmp	r3, #1
 800af5a:	d118      	bne.n	800af8e <UART_EndRxTransfer+0xa6>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 800af5c:	f3ef 8310 	mrs	r3, PRIMASK
 800af60:	60bb      	str	r3, [r7, #8]
  return(result);
 800af62:	68bb      	ldr	r3, [r7, #8]
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800af64:	62fb      	str	r3, [r7, #44]	@ 0x2c
 800af66:	2301      	movs	r3, #1
 800af68:	60fb      	str	r3, [r7, #12]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 800af6a:	68fb      	ldr	r3, [r7, #12]
 800af6c:	f383 8810 	msr	PRIMASK, r3
}
 800af70:	46c0      	nop			@ (mov r8, r8)
 800af72:	687b      	ldr	r3, [r7, #4]
 800af74:	681b      	ldr	r3, [r3, #0]
 800af76:	681a      	ldr	r2, [r3, #0]
 800af78:	687b      	ldr	r3, [r7, #4]
 800af7a:	681b      	ldr	r3, [r3, #0]
 800af7c:	2110      	movs	r1, #16
 800af7e:	438a      	bics	r2, r1
 800af80:	601a      	str	r2, [r3, #0]
 800af82:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800af84:	613b      	str	r3, [r7, #16]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 800af86:	693b      	ldr	r3, [r7, #16]
 800af88:	f383 8810 	msr	PRIMASK, r3
}
 800af8c:	46c0      	nop			@ (mov r8, r8)
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 800af8e:	687b      	ldr	r3, [r7, #4]
 800af90:	228c      	movs	r2, #140	@ 0x8c
 800af92:	2120      	movs	r1, #32
 800af94:	5099      	str	r1, [r3, r2]
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800af96:	687b      	ldr	r3, [r7, #4]
 800af98:	2200      	movs	r2, #0
 800af9a:	66da      	str	r2, [r3, #108]	@ 0x6c

  /* Reset RxIsr function pointer */
  huart->RxISR = NULL;
 800af9c:	687b      	ldr	r3, [r7, #4]
 800af9e:	2200      	movs	r2, #0
 800afa0:	675a      	str	r2, [r3, #116]	@ 0x74
}
 800afa2:	46c0      	nop			@ (mov r8, r8)
 800afa4:	46bd      	mov	sp, r7
 800afa6:	b00e      	add	sp, #56	@ 0x38
 800afa8:	bd80      	pop	{r7, pc}
 800afaa:	46c0      	nop			@ (mov r8, r8)
 800afac:	fffffedf 	.word	0xfffffedf
 800afb0:	effffffe 	.word	0xeffffffe

0800afb4 <UART_DMATransmitCplt>:
  * @brief DMA UART transmit process complete callback.
  * @param hdma DMA handle.
  * @retval None
  */
static void UART_DMATransmitCplt(DMA_HandleTypeDef *hdma)
{
 800afb4:	b580      	push	{r7, lr}
 800afb6:	b08c      	sub	sp, #48	@ 0x30
 800afb8:	af00      	add	r7, sp, #0
 800afba:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)(hdma->Parent);
 800afbc:	687b      	ldr	r3, [r7, #4]
 800afbe:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800afc0:	62fb      	str	r3, [r7, #44]	@ 0x2c

  /* DMA Normal mode */
  if (HAL_IS_BIT_CLR(hdma->Instance->CCR, DMA_CCR_CIRC))
 800afc2:	687b      	ldr	r3, [r7, #4]
 800afc4:	681b      	ldr	r3, [r3, #0]
 800afc6:	681b      	ldr	r3, [r3, #0]
 800afc8:	2220      	movs	r2, #32
 800afca:	4013      	ands	r3, r2
 800afcc:	d135      	bne.n	800b03a <UART_DMATransmitCplt+0x86>
  {
    huart->TxXferCount = 0U;
 800afce:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800afd0:	2256      	movs	r2, #86	@ 0x56
 800afd2:	2100      	movs	r1, #0
 800afd4:	5299      	strh	r1, [r3, r2]
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 800afd6:	f3ef 8310 	mrs	r3, PRIMASK
 800afda:	60fb      	str	r3, [r7, #12]
  return(result);
 800afdc:	68fb      	ldr	r3, [r7, #12]

    /* Disable the DMA transfer for transmit request by resetting the DMAT bit
       in the UART CR3 register */
    ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAT);
 800afde:	62bb      	str	r3, [r7, #40]	@ 0x28
 800afe0:	2301      	movs	r3, #1
 800afe2:	613b      	str	r3, [r7, #16]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 800afe4:	693b      	ldr	r3, [r7, #16]
 800afe6:	f383 8810 	msr	PRIMASK, r3
}
 800afea:	46c0      	nop			@ (mov r8, r8)
 800afec:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800afee:	681b      	ldr	r3, [r3, #0]
 800aff0:	689a      	ldr	r2, [r3, #8]
 800aff2:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800aff4:	681b      	ldr	r3, [r3, #0]
 800aff6:	2180      	movs	r1, #128	@ 0x80
 800aff8:	438a      	bics	r2, r1
 800affa:	609a      	str	r2, [r3, #8]
 800affc:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800affe:	617b      	str	r3, [r7, #20]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 800b000:	697b      	ldr	r3, [r7, #20]
 800b002:	f383 8810 	msr	PRIMASK, r3
}
 800b006:	46c0      	nop			@ (mov r8, r8)
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 800b008:	f3ef 8310 	mrs	r3, PRIMASK
 800b00c:	61bb      	str	r3, [r7, #24]
  return(result);
 800b00e:	69bb      	ldr	r3, [r7, #24]

    /* Enable the UART Transmit Complete Interrupt */
    ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_TCIE);
 800b010:	627b      	str	r3, [r7, #36]	@ 0x24
 800b012:	2301      	movs	r3, #1
 800b014:	61fb      	str	r3, [r7, #28]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 800b016:	69fb      	ldr	r3, [r7, #28]
 800b018:	f383 8810 	msr	PRIMASK, r3
}
 800b01c:	46c0      	nop			@ (mov r8, r8)
 800b01e:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800b020:	681b      	ldr	r3, [r3, #0]
 800b022:	681a      	ldr	r2, [r3, #0]
 800b024:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800b026:	681b      	ldr	r3, [r3, #0]
 800b028:	2140      	movs	r1, #64	@ 0x40
 800b02a:	430a      	orrs	r2, r1
 800b02c:	601a      	str	r2, [r3, #0]
 800b02e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800b030:	623b      	str	r3, [r7, #32]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 800b032:	6a3b      	ldr	r3, [r7, #32]
 800b034:	f383 8810 	msr	PRIMASK, r3
}
 800b038:	e004      	b.n	800b044 <UART_DMATransmitCplt+0x90>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /*Call registered Tx complete callback*/
    huart->TxCpltCallback(huart);
#else
    /*Call legacy weak Tx complete callback*/
    HAL_UART_TxCpltCallback(huart);
 800b03a:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800b03c:	0018      	movs	r0, r3
 800b03e:	f7f8 fb65 	bl	800370c <HAL_UART_TxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
  }
}
 800b042:	46c0      	nop			@ (mov r8, r8)
 800b044:	46c0      	nop			@ (mov r8, r8)
 800b046:	46bd      	mov	sp, r7
 800b048:	b00c      	add	sp, #48	@ 0x30
 800b04a:	bd80      	pop	{r7, pc}

0800b04c <UART_DMATxHalfCplt>:
  * @brief DMA UART transmit process half complete callback.
  * @param hdma DMA handle.
  * @retval None
  */
static void UART_DMATxHalfCplt(DMA_HandleTypeDef *hdma)
{
 800b04c:	b580      	push	{r7, lr}
 800b04e:	b084      	sub	sp, #16
 800b050:	af00      	add	r7, sp, #0
 800b052:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)(hdma->Parent);
 800b054:	687b      	ldr	r3, [r7, #4]
 800b056:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800b058:	60fb      	str	r3, [r7, #12]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Tx Half complete callback*/
  huart->TxHalfCpltCallback(huart);
#else
  /*Call legacy weak Tx Half complete callback*/
  HAL_UART_TxHalfCpltCallback(huart);
 800b05a:	68fb      	ldr	r3, [r7, #12]
 800b05c:	0018      	movs	r0, r3
 800b05e:	f7ff fac0 	bl	800a5e2 <HAL_UART_TxHalfCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 800b062:	46c0      	nop			@ (mov r8, r8)
 800b064:	46bd      	mov	sp, r7
 800b066:	b004      	add	sp, #16
 800b068:	bd80      	pop	{r7, pc}
	...

0800b06c <UART_DMAReceiveCplt>:
  * @brief DMA UART receive process complete callback.
  * @param hdma DMA handle.
  * @retval None
  */
static void UART_DMAReceiveCplt(DMA_HandleTypeDef *hdma)
{
 800b06c:	b580      	push	{r7, lr}
 800b06e:	b094      	sub	sp, #80	@ 0x50
 800b070:	af00      	add	r7, sp, #0
 800b072:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)(hdma->Parent);
 800b074:	687b      	ldr	r3, [r7, #4]
 800b076:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800b078:	64fb      	str	r3, [r7, #76]	@ 0x4c

  /* DMA Normal mode */
  if (HAL_IS_BIT_CLR(hdma->Instance->CCR, DMA_CCR_CIRC))
 800b07a:	687b      	ldr	r3, [r7, #4]
 800b07c:	681b      	ldr	r3, [r3, #0]
 800b07e:	681b      	ldr	r3, [r3, #0]
 800b080:	2220      	movs	r2, #32
 800b082:	4013      	ands	r3, r2
 800b084:	d16f      	bne.n	800b166 <UART_DMAReceiveCplt+0xfa>
  {
    huart->RxXferCount = 0U;
 800b086:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800b088:	225e      	movs	r2, #94	@ 0x5e
 800b08a:	2100      	movs	r1, #0
 800b08c:	5299      	strh	r1, [r3, r2]
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 800b08e:	f3ef 8310 	mrs	r3, PRIMASK
 800b092:	61bb      	str	r3, [r7, #24]
  return(result);
 800b094:	69bb      	ldr	r3, [r7, #24]

    /* Disable PE and ERR (Frame error, noise error, overrun error) interrupts */
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 800b096:	64bb      	str	r3, [r7, #72]	@ 0x48
 800b098:	2301      	movs	r3, #1
 800b09a:	61fb      	str	r3, [r7, #28]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 800b09c:	69fb      	ldr	r3, [r7, #28]
 800b09e:	f383 8810 	msr	PRIMASK, r3
}
 800b0a2:	46c0      	nop			@ (mov r8, r8)
 800b0a4:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800b0a6:	681b      	ldr	r3, [r3, #0]
 800b0a8:	681a      	ldr	r2, [r3, #0]
 800b0aa:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800b0ac:	681b      	ldr	r3, [r3, #0]
 800b0ae:	493a      	ldr	r1, [pc, #232]	@ (800b198 <UART_DMAReceiveCplt+0x12c>)
 800b0b0:	400a      	ands	r2, r1
 800b0b2:	601a      	str	r2, [r3, #0]
 800b0b4:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 800b0b6:	623b      	str	r3, [r7, #32]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 800b0b8:	6a3b      	ldr	r3, [r7, #32]
 800b0ba:	f383 8810 	msr	PRIMASK, r3
}
 800b0be:	46c0      	nop			@ (mov r8, r8)
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 800b0c0:	f3ef 8310 	mrs	r3, PRIMASK
 800b0c4:	627b      	str	r3, [r7, #36]	@ 0x24
  return(result);
 800b0c6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
    ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800b0c8:	647b      	str	r3, [r7, #68]	@ 0x44
 800b0ca:	2301      	movs	r3, #1
 800b0cc:	62bb      	str	r3, [r7, #40]	@ 0x28
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 800b0ce:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800b0d0:	f383 8810 	msr	PRIMASK, r3
}
 800b0d4:	46c0      	nop			@ (mov r8, r8)
 800b0d6:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800b0d8:	681b      	ldr	r3, [r3, #0]
 800b0da:	689a      	ldr	r2, [r3, #8]
 800b0dc:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800b0de:	681b      	ldr	r3, [r3, #0]
 800b0e0:	2101      	movs	r1, #1
 800b0e2:	438a      	bics	r2, r1
 800b0e4:	609a      	str	r2, [r3, #8]
 800b0e6:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 800b0e8:	62fb      	str	r3, [r7, #44]	@ 0x2c
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 800b0ea:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800b0ec:	f383 8810 	msr	PRIMASK, r3
}
 800b0f0:	46c0      	nop			@ (mov r8, r8)
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 800b0f2:	f3ef 8310 	mrs	r3, PRIMASK
 800b0f6:	633b      	str	r3, [r7, #48]	@ 0x30
  return(result);
 800b0f8:	6b3b      	ldr	r3, [r7, #48]	@ 0x30

    /* Disable the DMA transfer for the receiver request by resetting the DMAR bit
       in the UART CR3 register */
    ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 800b0fa:	643b      	str	r3, [r7, #64]	@ 0x40
 800b0fc:	2301      	movs	r3, #1
 800b0fe:	637b      	str	r3, [r7, #52]	@ 0x34
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 800b100:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800b102:	f383 8810 	msr	PRIMASK, r3
}
 800b106:	46c0      	nop			@ (mov r8, r8)
 800b108:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800b10a:	681b      	ldr	r3, [r3, #0]
 800b10c:	689a      	ldr	r2, [r3, #8]
 800b10e:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800b110:	681b      	ldr	r3, [r3, #0]
 800b112:	2140      	movs	r1, #64	@ 0x40
 800b114:	438a      	bics	r2, r1
 800b116:	609a      	str	r2, [r3, #8]
 800b118:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800b11a:	63bb      	str	r3, [r7, #56]	@ 0x38
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 800b11c:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800b11e:	f383 8810 	msr	PRIMASK, r3
}
 800b122:	46c0      	nop			@ (mov r8, r8)

    /* At end of Rx process, restore huart->RxState to Ready */
    huart->RxState = HAL_UART_STATE_READY;
 800b124:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800b126:	228c      	movs	r2, #140	@ 0x8c
 800b128:	2120      	movs	r1, #32
 800b12a:	5099      	str	r1, [r3, r2]

    /* If Reception till IDLE event has been selected, Disable IDLE Interrupt */
    if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 800b12c:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800b12e:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 800b130:	2b01      	cmp	r3, #1
 800b132:	d118      	bne.n	800b166 <UART_DMAReceiveCplt+0xfa>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 800b134:	f3ef 8310 	mrs	r3, PRIMASK
 800b138:	60fb      	str	r3, [r7, #12]
  return(result);
 800b13a:	68fb      	ldr	r3, [r7, #12]
    {
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800b13c:	63fb      	str	r3, [r7, #60]	@ 0x3c
 800b13e:	2301      	movs	r3, #1
 800b140:	613b      	str	r3, [r7, #16]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 800b142:	693b      	ldr	r3, [r7, #16]
 800b144:	f383 8810 	msr	PRIMASK, r3
}
 800b148:	46c0      	nop			@ (mov r8, r8)
 800b14a:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800b14c:	681b      	ldr	r3, [r3, #0]
 800b14e:	681a      	ldr	r2, [r3, #0]
 800b150:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800b152:	681b      	ldr	r3, [r3, #0]
 800b154:	2110      	movs	r1, #16
 800b156:	438a      	bics	r2, r1
 800b158:	601a      	str	r2, [r3, #0]
 800b15a:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800b15c:	617b      	str	r3, [r7, #20]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 800b15e:	697b      	ldr	r3, [r7, #20]
 800b160:	f383 8810 	msr	PRIMASK, r3
}
 800b164:	46c0      	nop			@ (mov r8, r8)
    }
  }

  /* Initialize type of RxEvent that correspond to RxEvent callback execution;
     In this case, Rx Event type is Transfer Complete */
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 800b166:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800b168:	2200      	movs	r2, #0
 800b16a:	671a      	str	r2, [r3, #112]	@ 0x70

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : use Rx Event callback */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 800b16c:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800b16e:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 800b170:	2b01      	cmp	r3, #1
 800b172:	d108      	bne.n	800b186 <UART_DMAReceiveCplt+0x11a>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /*Call registered Rx Event callback*/
    huart->RxEventCallback(huart, huart->RxXferSize);
#else
    /*Call legacy weak Rx Event callback*/
    HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 800b174:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800b176:	225c      	movs	r2, #92	@ 0x5c
 800b178:	5a9a      	ldrh	r2, [r3, r2]
 800b17a:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800b17c:	0011      	movs	r1, r2
 800b17e:	0018      	movs	r0, r3
 800b180:	f7ff fa4f 	bl	800a622 <HAL_UARTEx_RxEventCallback>
#else
    /*Call legacy weak Rx complete callback*/
    HAL_UART_RxCpltCallback(huart);
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
  }
}
 800b184:	e003      	b.n	800b18e <UART_DMAReceiveCplt+0x122>
    HAL_UART_RxCpltCallback(huart);
 800b186:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800b188:	0018      	movs	r0, r3
 800b18a:	f7ff fa32 	bl	800a5f2 <HAL_UART_RxCpltCallback>
}
 800b18e:	46c0      	nop			@ (mov r8, r8)
 800b190:	46bd      	mov	sp, r7
 800b192:	b014      	add	sp, #80	@ 0x50
 800b194:	bd80      	pop	{r7, pc}
 800b196:	46c0      	nop			@ (mov r8, r8)
 800b198:	fffffeff 	.word	0xfffffeff

0800b19c <UART_DMARxHalfCplt>:
  * @brief DMA UART receive process half complete callback.
  * @param hdma DMA handle.
  * @retval None
  */
static void UART_DMARxHalfCplt(DMA_HandleTypeDef *hdma)
{
 800b19c:	b580      	push	{r7, lr}
 800b19e:	b084      	sub	sp, #16
 800b1a0:	af00      	add	r7, sp, #0
 800b1a2:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)(hdma->Parent);
 800b1a4:	687b      	ldr	r3, [r7, #4]
 800b1a6:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800b1a8:	60fb      	str	r3, [r7, #12]

  /* Initialize type of RxEvent that correspond to RxEvent callback execution;
     In this case, Rx Event type is Half Transfer */
  huart->RxEventType = HAL_UART_RXEVENT_HT;
 800b1aa:	68fb      	ldr	r3, [r7, #12]
 800b1ac:	2201      	movs	r2, #1
 800b1ae:	671a      	str	r2, [r3, #112]	@ 0x70

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : use Rx Event callback */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 800b1b0:	68fb      	ldr	r3, [r7, #12]
 800b1b2:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 800b1b4:	2b01      	cmp	r3, #1
 800b1b6:	d10a      	bne.n	800b1ce <UART_DMARxHalfCplt+0x32>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /*Call registered Rx Event callback*/
    huart->RxEventCallback(huart, huart->RxXferSize / 2U);
#else
    /*Call legacy weak Rx Event callback*/
    HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize / 2U);
 800b1b8:	68fb      	ldr	r3, [r7, #12]
 800b1ba:	225c      	movs	r2, #92	@ 0x5c
 800b1bc:	5a9b      	ldrh	r3, [r3, r2]
 800b1be:	085b      	lsrs	r3, r3, #1
 800b1c0:	b29a      	uxth	r2, r3
 800b1c2:	68fb      	ldr	r3, [r7, #12]
 800b1c4:	0011      	movs	r1, r2
 800b1c6:	0018      	movs	r0, r3
 800b1c8:	f7ff fa2b 	bl	800a622 <HAL_UARTEx_RxEventCallback>
#else
    /*Call legacy weak Rx Half complete callback*/
    HAL_UART_RxHalfCpltCallback(huart);
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
  }
}
 800b1cc:	e003      	b.n	800b1d6 <UART_DMARxHalfCplt+0x3a>
    HAL_UART_RxHalfCpltCallback(huart);
 800b1ce:	68fb      	ldr	r3, [r7, #12]
 800b1d0:	0018      	movs	r0, r3
 800b1d2:	f7ff fa16 	bl	800a602 <HAL_UART_RxHalfCpltCallback>
}
 800b1d6:	46c0      	nop			@ (mov r8, r8)
 800b1d8:	46bd      	mov	sp, r7
 800b1da:	b004      	add	sp, #16
 800b1dc:	bd80      	pop	{r7, pc}

0800b1de <UART_DMAError>:
  * @brief DMA UART communication error callback.
  * @param hdma DMA handle.
  * @retval None
  */
static void UART_DMAError(DMA_HandleTypeDef *hdma)
{
 800b1de:	b580      	push	{r7, lr}
 800b1e0:	b086      	sub	sp, #24
 800b1e2:	af00      	add	r7, sp, #0
 800b1e4:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)(hdma->Parent);
 800b1e6:	687b      	ldr	r3, [r7, #4]
 800b1e8:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800b1ea:	617b      	str	r3, [r7, #20]

  const HAL_UART_StateTypeDef gstate = huart->gState;
 800b1ec:	697b      	ldr	r3, [r7, #20]
 800b1ee:	2288      	movs	r2, #136	@ 0x88
 800b1f0:	589b      	ldr	r3, [r3, r2]
 800b1f2:	613b      	str	r3, [r7, #16]
  const HAL_UART_StateTypeDef rxstate = huart->RxState;
 800b1f4:	697b      	ldr	r3, [r7, #20]
 800b1f6:	228c      	movs	r2, #140	@ 0x8c
 800b1f8:	589b      	ldr	r3, [r3, r2]
 800b1fa:	60fb      	str	r3, [r7, #12]

  /* Stop UART DMA Tx request if ongoing */
  if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAT)) &&
 800b1fc:	697b      	ldr	r3, [r7, #20]
 800b1fe:	681b      	ldr	r3, [r3, #0]
 800b200:	689b      	ldr	r3, [r3, #8]
 800b202:	2280      	movs	r2, #128	@ 0x80
 800b204:	4013      	ands	r3, r2
 800b206:	2b80      	cmp	r3, #128	@ 0x80
 800b208:	d10a      	bne.n	800b220 <UART_DMAError+0x42>
 800b20a:	693b      	ldr	r3, [r7, #16]
 800b20c:	2b21      	cmp	r3, #33	@ 0x21
 800b20e:	d107      	bne.n	800b220 <UART_DMAError+0x42>
      (gstate == HAL_UART_STATE_BUSY_TX))
  {
    huart->TxXferCount = 0U;
 800b210:	697b      	ldr	r3, [r7, #20]
 800b212:	2256      	movs	r2, #86	@ 0x56
 800b214:	2100      	movs	r1, #0
 800b216:	5299      	strh	r1, [r3, r2]
    UART_EndTxTransfer(huart);
 800b218:	697b      	ldr	r3, [r7, #20]
 800b21a:	0018      	movs	r0, r3
 800b21c:	f7ff fe24 	bl	800ae68 <UART_EndTxTransfer>
  }

  /* Stop UART DMA Rx request if ongoing */
  if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR)) &&
 800b220:	697b      	ldr	r3, [r7, #20]
 800b222:	681b      	ldr	r3, [r3, #0]
 800b224:	689b      	ldr	r3, [r3, #8]
 800b226:	2240      	movs	r2, #64	@ 0x40
 800b228:	4013      	ands	r3, r2
 800b22a:	2b40      	cmp	r3, #64	@ 0x40
 800b22c:	d10a      	bne.n	800b244 <UART_DMAError+0x66>
 800b22e:	68fb      	ldr	r3, [r7, #12]
 800b230:	2b22      	cmp	r3, #34	@ 0x22
 800b232:	d107      	bne.n	800b244 <UART_DMAError+0x66>
      (rxstate == HAL_UART_STATE_BUSY_RX))
  {
    huart->RxXferCount = 0U;
 800b234:	697b      	ldr	r3, [r7, #20]
 800b236:	225e      	movs	r2, #94	@ 0x5e
 800b238:	2100      	movs	r1, #0
 800b23a:	5299      	strh	r1, [r3, r2]
    UART_EndRxTransfer(huart);
 800b23c:	697b      	ldr	r3, [r7, #20]
 800b23e:	0018      	movs	r0, r3
 800b240:	f7ff fe52 	bl	800aee8 <UART_EndRxTransfer>
  }

  huart->ErrorCode |= HAL_UART_ERROR_DMA;
 800b244:	697b      	ldr	r3, [r7, #20]
 800b246:	2290      	movs	r2, #144	@ 0x90
 800b248:	589b      	ldr	r3, [r3, r2]
 800b24a:	2210      	movs	r2, #16
 800b24c:	431a      	orrs	r2, r3
 800b24e:	697b      	ldr	r3, [r7, #20]
 800b250:	2190      	movs	r1, #144	@ 0x90
 800b252:	505a      	str	r2, [r3, r1]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 800b254:	697b      	ldr	r3, [r7, #20]
 800b256:	0018      	movs	r0, r3
 800b258:	f7ff f9db 	bl	800a612 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 800b25c:	46c0      	nop			@ (mov r8, r8)
 800b25e:	46bd      	mov	sp, r7
 800b260:	b006      	add	sp, #24
 800b262:	bd80      	pop	{r7, pc}

0800b264 <__cvt>:
 800b264:	b5f0      	push	{r4, r5, r6, r7, lr}
 800b266:	001f      	movs	r7, r3
 800b268:	2300      	movs	r3, #0
 800b26a:	0016      	movs	r6, r2
 800b26c:	b08b      	sub	sp, #44	@ 0x2c
 800b26e:	429f      	cmp	r7, r3
 800b270:	da04      	bge.n	800b27c <__cvt+0x18>
 800b272:	2180      	movs	r1, #128	@ 0x80
 800b274:	0609      	lsls	r1, r1, #24
 800b276:	187b      	adds	r3, r7, r1
 800b278:	001f      	movs	r7, r3
 800b27a:	232d      	movs	r3, #45	@ 0x2d
 800b27c:	9a12      	ldr	r2, [sp, #72]	@ 0x48
 800b27e:	9d14      	ldr	r5, [sp, #80]	@ 0x50
 800b280:	7013      	strb	r3, [r2, #0]
 800b282:	2320      	movs	r3, #32
 800b284:	2203      	movs	r2, #3
 800b286:	439d      	bics	r5, r3
 800b288:	2d46      	cmp	r5, #70	@ 0x46
 800b28a:	d007      	beq.n	800b29c <__cvt+0x38>
 800b28c:	002b      	movs	r3, r5
 800b28e:	3b45      	subs	r3, #69	@ 0x45
 800b290:	4259      	negs	r1, r3
 800b292:	414b      	adcs	r3, r1
 800b294:	9910      	ldr	r1, [sp, #64]	@ 0x40
 800b296:	3a01      	subs	r2, #1
 800b298:	18cb      	adds	r3, r1, r3
 800b29a:	9310      	str	r3, [sp, #64]	@ 0x40
 800b29c:	ab09      	add	r3, sp, #36	@ 0x24
 800b29e:	9304      	str	r3, [sp, #16]
 800b2a0:	ab08      	add	r3, sp, #32
 800b2a2:	9303      	str	r3, [sp, #12]
 800b2a4:	9b13      	ldr	r3, [sp, #76]	@ 0x4c
 800b2a6:	9200      	str	r2, [sp, #0]
 800b2a8:	9302      	str	r3, [sp, #8]
 800b2aa:	9b10      	ldr	r3, [sp, #64]	@ 0x40
 800b2ac:	0032      	movs	r2, r6
 800b2ae:	9301      	str	r3, [sp, #4]
 800b2b0:	003b      	movs	r3, r7
 800b2b2:	f000 fe9f 	bl	800bff4 <_dtoa_r>
 800b2b6:	0004      	movs	r4, r0
 800b2b8:	2d47      	cmp	r5, #71	@ 0x47
 800b2ba:	d11b      	bne.n	800b2f4 <__cvt+0x90>
 800b2bc:	9b11      	ldr	r3, [sp, #68]	@ 0x44
 800b2be:	07db      	lsls	r3, r3, #31
 800b2c0:	d511      	bpl.n	800b2e6 <__cvt+0x82>
 800b2c2:	9b10      	ldr	r3, [sp, #64]	@ 0x40
 800b2c4:	18c3      	adds	r3, r0, r3
 800b2c6:	9307      	str	r3, [sp, #28]
 800b2c8:	2200      	movs	r2, #0
 800b2ca:	2300      	movs	r3, #0
 800b2cc:	0030      	movs	r0, r6
 800b2ce:	0039      	movs	r1, r7
 800b2d0:	f7f5 f8b8 	bl	8000444 <__aeabi_dcmpeq>
 800b2d4:	2800      	cmp	r0, #0
 800b2d6:	d001      	beq.n	800b2dc <__cvt+0x78>
 800b2d8:	9b07      	ldr	r3, [sp, #28]
 800b2da:	9309      	str	r3, [sp, #36]	@ 0x24
 800b2dc:	2230      	movs	r2, #48	@ 0x30
 800b2de:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800b2e0:	9907      	ldr	r1, [sp, #28]
 800b2e2:	428b      	cmp	r3, r1
 800b2e4:	d320      	bcc.n	800b328 <__cvt+0xc4>
 800b2e6:	0020      	movs	r0, r4
 800b2e8:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800b2ea:	9a15      	ldr	r2, [sp, #84]	@ 0x54
 800b2ec:	1b1b      	subs	r3, r3, r4
 800b2ee:	6013      	str	r3, [r2, #0]
 800b2f0:	b00b      	add	sp, #44	@ 0x2c
 800b2f2:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800b2f4:	9b10      	ldr	r3, [sp, #64]	@ 0x40
 800b2f6:	18c3      	adds	r3, r0, r3
 800b2f8:	9307      	str	r3, [sp, #28]
 800b2fa:	2d46      	cmp	r5, #70	@ 0x46
 800b2fc:	d1e4      	bne.n	800b2c8 <__cvt+0x64>
 800b2fe:	7803      	ldrb	r3, [r0, #0]
 800b300:	2b30      	cmp	r3, #48	@ 0x30
 800b302:	d10c      	bne.n	800b31e <__cvt+0xba>
 800b304:	2200      	movs	r2, #0
 800b306:	2300      	movs	r3, #0
 800b308:	0030      	movs	r0, r6
 800b30a:	0039      	movs	r1, r7
 800b30c:	f7f5 f89a 	bl	8000444 <__aeabi_dcmpeq>
 800b310:	2800      	cmp	r0, #0
 800b312:	d104      	bne.n	800b31e <__cvt+0xba>
 800b314:	2301      	movs	r3, #1
 800b316:	9a10      	ldr	r2, [sp, #64]	@ 0x40
 800b318:	1a9b      	subs	r3, r3, r2
 800b31a:	9a13      	ldr	r2, [sp, #76]	@ 0x4c
 800b31c:	6013      	str	r3, [r2, #0]
 800b31e:	9b13      	ldr	r3, [sp, #76]	@ 0x4c
 800b320:	9a07      	ldr	r2, [sp, #28]
 800b322:	681b      	ldr	r3, [r3, #0]
 800b324:	18d3      	adds	r3, r2, r3
 800b326:	e7ce      	b.n	800b2c6 <__cvt+0x62>
 800b328:	1c59      	adds	r1, r3, #1
 800b32a:	9109      	str	r1, [sp, #36]	@ 0x24
 800b32c:	701a      	strb	r2, [r3, #0]
 800b32e:	e7d6      	b.n	800b2de <__cvt+0x7a>

0800b330 <__exponent>:
 800b330:	b5f0      	push	{r4, r5, r6, r7, lr}
 800b332:	232b      	movs	r3, #43	@ 0x2b
 800b334:	b085      	sub	sp, #20
 800b336:	0005      	movs	r5, r0
 800b338:	1e0c      	subs	r4, r1, #0
 800b33a:	7002      	strb	r2, [r0, #0]
 800b33c:	da01      	bge.n	800b342 <__exponent+0x12>
 800b33e:	424c      	negs	r4, r1
 800b340:	3302      	adds	r3, #2
 800b342:	706b      	strb	r3, [r5, #1]
 800b344:	2c09      	cmp	r4, #9
 800b346:	dd2c      	ble.n	800b3a2 <__exponent+0x72>
 800b348:	ab02      	add	r3, sp, #8
 800b34a:	1dde      	adds	r6, r3, #7
 800b34c:	0020      	movs	r0, r4
 800b34e:	210a      	movs	r1, #10
 800b350:	f7f5 f862 	bl	8000418 <__aeabi_idivmod>
 800b354:	0037      	movs	r7, r6
 800b356:	3130      	adds	r1, #48	@ 0x30
 800b358:	3e01      	subs	r6, #1
 800b35a:	0020      	movs	r0, r4
 800b35c:	7031      	strb	r1, [r6, #0]
 800b35e:	210a      	movs	r1, #10
 800b360:	9401      	str	r4, [sp, #4]
 800b362:	f7f4 ff73 	bl	800024c <__divsi3>
 800b366:	9b01      	ldr	r3, [sp, #4]
 800b368:	0004      	movs	r4, r0
 800b36a:	2b63      	cmp	r3, #99	@ 0x63
 800b36c:	dcee      	bgt.n	800b34c <__exponent+0x1c>
 800b36e:	1eba      	subs	r2, r7, #2
 800b370:	1ca8      	adds	r0, r5, #2
 800b372:	0001      	movs	r1, r0
 800b374:	0013      	movs	r3, r2
 800b376:	3430      	adds	r4, #48	@ 0x30
 800b378:	7014      	strb	r4, [r2, #0]
 800b37a:	ac02      	add	r4, sp, #8
 800b37c:	3407      	adds	r4, #7
 800b37e:	429c      	cmp	r4, r3
 800b380:	d80a      	bhi.n	800b398 <__exponent+0x68>
 800b382:	2300      	movs	r3, #0
 800b384:	4294      	cmp	r4, r2
 800b386:	d303      	bcc.n	800b390 <__exponent+0x60>
 800b388:	3309      	adds	r3, #9
 800b38a:	aa02      	add	r2, sp, #8
 800b38c:	189b      	adds	r3, r3, r2
 800b38e:	1bdb      	subs	r3, r3, r7
 800b390:	18c0      	adds	r0, r0, r3
 800b392:	1b40      	subs	r0, r0, r5
 800b394:	b005      	add	sp, #20
 800b396:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800b398:	781c      	ldrb	r4, [r3, #0]
 800b39a:	3301      	adds	r3, #1
 800b39c:	700c      	strb	r4, [r1, #0]
 800b39e:	3101      	adds	r1, #1
 800b3a0:	e7eb      	b.n	800b37a <__exponent+0x4a>
 800b3a2:	2330      	movs	r3, #48	@ 0x30
 800b3a4:	18e4      	adds	r4, r4, r3
 800b3a6:	70ab      	strb	r3, [r5, #2]
 800b3a8:	1d28      	adds	r0, r5, #4
 800b3aa:	70ec      	strb	r4, [r5, #3]
 800b3ac:	e7f1      	b.n	800b392 <__exponent+0x62>
	...

0800b3b0 <_printf_float>:
 800b3b0:	b5f0      	push	{r4, r5, r6, r7, lr}
 800b3b2:	b097      	sub	sp, #92	@ 0x5c
 800b3b4:	000d      	movs	r5, r1
 800b3b6:	920a      	str	r2, [sp, #40]	@ 0x28
 800b3b8:	9c1c      	ldr	r4, [sp, #112]	@ 0x70
 800b3ba:	930b      	str	r3, [sp, #44]	@ 0x2c
 800b3bc:	9009      	str	r0, [sp, #36]	@ 0x24
 800b3be:	f000 fd01 	bl	800bdc4 <_localeconv_r>
 800b3c2:	6803      	ldr	r3, [r0, #0]
 800b3c4:	0018      	movs	r0, r3
 800b3c6:	930d      	str	r3, [sp, #52]	@ 0x34
 800b3c8:	f7f4 fe9a 	bl	8000100 <strlen>
 800b3cc:	2300      	movs	r3, #0
 800b3ce:	900f      	str	r0, [sp, #60]	@ 0x3c
 800b3d0:	9314      	str	r3, [sp, #80]	@ 0x50
 800b3d2:	7e2b      	ldrb	r3, [r5, #24]
 800b3d4:	2207      	movs	r2, #7
 800b3d6:	930c      	str	r3, [sp, #48]	@ 0x30
 800b3d8:	682b      	ldr	r3, [r5, #0]
 800b3da:	930e      	str	r3, [sp, #56]	@ 0x38
 800b3dc:	990e      	ldr	r1, [sp, #56]	@ 0x38
 800b3de:	6823      	ldr	r3, [r4, #0]
 800b3e0:	05c9      	lsls	r1, r1, #23
 800b3e2:	d545      	bpl.n	800b470 <_printf_float+0xc0>
 800b3e4:	189b      	adds	r3, r3, r2
 800b3e6:	4393      	bics	r3, r2
 800b3e8:	001a      	movs	r2, r3
 800b3ea:	3208      	adds	r2, #8
 800b3ec:	6022      	str	r2, [r4, #0]
 800b3ee:	2201      	movs	r2, #1
 800b3f0:	681e      	ldr	r6, [r3, #0]
 800b3f2:	685f      	ldr	r7, [r3, #4]
 800b3f4:	007b      	lsls	r3, r7, #1
 800b3f6:	085b      	lsrs	r3, r3, #1
 800b3f8:	9311      	str	r3, [sp, #68]	@ 0x44
 800b3fa:	9610      	str	r6, [sp, #64]	@ 0x40
 800b3fc:	64ae      	str	r6, [r5, #72]	@ 0x48
 800b3fe:	64ef      	str	r7, [r5, #76]	@ 0x4c
 800b400:	9810      	ldr	r0, [sp, #64]	@ 0x40
 800b402:	9911      	ldr	r1, [sp, #68]	@ 0x44
 800b404:	4ba7      	ldr	r3, [pc, #668]	@ (800b6a4 <_printf_float+0x2f4>)
 800b406:	4252      	negs	r2, r2
 800b408:	f7f7 fd44 	bl	8002e94 <__aeabi_dcmpun>
 800b40c:	2800      	cmp	r0, #0
 800b40e:	d131      	bne.n	800b474 <_printf_float+0xc4>
 800b410:	9810      	ldr	r0, [sp, #64]	@ 0x40
 800b412:	9911      	ldr	r1, [sp, #68]	@ 0x44
 800b414:	2201      	movs	r2, #1
 800b416:	4ba3      	ldr	r3, [pc, #652]	@ (800b6a4 <_printf_float+0x2f4>)
 800b418:	4252      	negs	r2, r2
 800b41a:	f7f5 f823 	bl	8000464 <__aeabi_dcmple>
 800b41e:	2800      	cmp	r0, #0
 800b420:	d128      	bne.n	800b474 <_printf_float+0xc4>
 800b422:	2200      	movs	r2, #0
 800b424:	2300      	movs	r3, #0
 800b426:	0030      	movs	r0, r6
 800b428:	0039      	movs	r1, r7
 800b42a:	f7f5 f811 	bl	8000450 <__aeabi_dcmplt>
 800b42e:	2800      	cmp	r0, #0
 800b430:	d003      	beq.n	800b43a <_printf_float+0x8a>
 800b432:	002b      	movs	r3, r5
 800b434:	222d      	movs	r2, #45	@ 0x2d
 800b436:	3343      	adds	r3, #67	@ 0x43
 800b438:	701a      	strb	r2, [r3, #0]
 800b43a:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 800b43c:	4f9a      	ldr	r7, [pc, #616]	@ (800b6a8 <_printf_float+0x2f8>)
 800b43e:	2b47      	cmp	r3, #71	@ 0x47
 800b440:	d800      	bhi.n	800b444 <_printf_float+0x94>
 800b442:	4f9a      	ldr	r7, [pc, #616]	@ (800b6ac <_printf_float+0x2fc>)
 800b444:	2303      	movs	r3, #3
 800b446:	2400      	movs	r4, #0
 800b448:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 800b44a:	612b      	str	r3, [r5, #16]
 800b44c:	3301      	adds	r3, #1
 800b44e:	439a      	bics	r2, r3
 800b450:	602a      	str	r2, [r5, #0]
 800b452:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 800b454:	0029      	movs	r1, r5
 800b456:	9300      	str	r3, [sp, #0]
 800b458:	9809      	ldr	r0, [sp, #36]	@ 0x24
 800b45a:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 800b45c:	aa15      	add	r2, sp, #84	@ 0x54
 800b45e:	f000 f9e5 	bl	800b82c <_printf_common>
 800b462:	3001      	adds	r0, #1
 800b464:	d000      	beq.n	800b468 <_printf_float+0xb8>
 800b466:	e09e      	b.n	800b5a6 <_printf_float+0x1f6>
 800b468:	2001      	movs	r0, #1
 800b46a:	4240      	negs	r0, r0
 800b46c:	b017      	add	sp, #92	@ 0x5c
 800b46e:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800b470:	3307      	adds	r3, #7
 800b472:	e7b8      	b.n	800b3e6 <_printf_float+0x36>
 800b474:	0032      	movs	r2, r6
 800b476:	003b      	movs	r3, r7
 800b478:	0030      	movs	r0, r6
 800b47a:	0039      	movs	r1, r7
 800b47c:	f7f7 fd0a 	bl	8002e94 <__aeabi_dcmpun>
 800b480:	2800      	cmp	r0, #0
 800b482:	d00b      	beq.n	800b49c <_printf_float+0xec>
 800b484:	2f00      	cmp	r7, #0
 800b486:	da03      	bge.n	800b490 <_printf_float+0xe0>
 800b488:	002b      	movs	r3, r5
 800b48a:	222d      	movs	r2, #45	@ 0x2d
 800b48c:	3343      	adds	r3, #67	@ 0x43
 800b48e:	701a      	strb	r2, [r3, #0]
 800b490:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 800b492:	4f87      	ldr	r7, [pc, #540]	@ (800b6b0 <_printf_float+0x300>)
 800b494:	2b47      	cmp	r3, #71	@ 0x47
 800b496:	d8d5      	bhi.n	800b444 <_printf_float+0x94>
 800b498:	4f86      	ldr	r7, [pc, #536]	@ (800b6b4 <_printf_float+0x304>)
 800b49a:	e7d3      	b.n	800b444 <_printf_float+0x94>
 800b49c:	2220      	movs	r2, #32
 800b49e:	9c0c      	ldr	r4, [sp, #48]	@ 0x30
 800b4a0:	686b      	ldr	r3, [r5, #4]
 800b4a2:	4394      	bics	r4, r2
 800b4a4:	1c5a      	adds	r2, r3, #1
 800b4a6:	d146      	bne.n	800b536 <_printf_float+0x186>
 800b4a8:	3307      	adds	r3, #7
 800b4aa:	606b      	str	r3, [r5, #4]
 800b4ac:	2380      	movs	r3, #128	@ 0x80
 800b4ae:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 800b4b0:	00db      	lsls	r3, r3, #3
 800b4b2:	4313      	orrs	r3, r2
 800b4b4:	2200      	movs	r2, #0
 800b4b6:	602b      	str	r3, [r5, #0]
 800b4b8:	9206      	str	r2, [sp, #24]
 800b4ba:	aa14      	add	r2, sp, #80	@ 0x50
 800b4bc:	9205      	str	r2, [sp, #20]
 800b4be:	9a0c      	ldr	r2, [sp, #48]	@ 0x30
 800b4c0:	a90a      	add	r1, sp, #40	@ 0x28
 800b4c2:	9204      	str	r2, [sp, #16]
 800b4c4:	aa13      	add	r2, sp, #76	@ 0x4c
 800b4c6:	9203      	str	r2, [sp, #12]
 800b4c8:	2223      	movs	r2, #35	@ 0x23
 800b4ca:	1852      	adds	r2, r2, r1
 800b4cc:	9202      	str	r2, [sp, #8]
 800b4ce:	9301      	str	r3, [sp, #4]
 800b4d0:	686b      	ldr	r3, [r5, #4]
 800b4d2:	0032      	movs	r2, r6
 800b4d4:	9300      	str	r3, [sp, #0]
 800b4d6:	9809      	ldr	r0, [sp, #36]	@ 0x24
 800b4d8:	003b      	movs	r3, r7
 800b4da:	f7ff fec3 	bl	800b264 <__cvt>
 800b4de:	9a13      	ldr	r2, [sp, #76]	@ 0x4c
 800b4e0:	0007      	movs	r7, r0
 800b4e2:	2c47      	cmp	r4, #71	@ 0x47
 800b4e4:	d12d      	bne.n	800b542 <_printf_float+0x192>
 800b4e6:	1cd3      	adds	r3, r2, #3
 800b4e8:	db02      	blt.n	800b4f0 <_printf_float+0x140>
 800b4ea:	686b      	ldr	r3, [r5, #4]
 800b4ec:	429a      	cmp	r2, r3
 800b4ee:	dd47      	ble.n	800b580 <_printf_float+0x1d0>
 800b4f0:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 800b4f2:	3b02      	subs	r3, #2
 800b4f4:	b2db      	uxtb	r3, r3
 800b4f6:	930c      	str	r3, [sp, #48]	@ 0x30
 800b4f8:	0028      	movs	r0, r5
 800b4fa:	9913      	ldr	r1, [sp, #76]	@ 0x4c
 800b4fc:	9a0c      	ldr	r2, [sp, #48]	@ 0x30
 800b4fe:	3901      	subs	r1, #1
 800b500:	3050      	adds	r0, #80	@ 0x50
 800b502:	9113      	str	r1, [sp, #76]	@ 0x4c
 800b504:	f7ff ff14 	bl	800b330 <__exponent>
 800b508:	9a14      	ldr	r2, [sp, #80]	@ 0x50
 800b50a:	0004      	movs	r4, r0
 800b50c:	1813      	adds	r3, r2, r0
 800b50e:	612b      	str	r3, [r5, #16]
 800b510:	2a01      	cmp	r2, #1
 800b512:	dc02      	bgt.n	800b51a <_printf_float+0x16a>
 800b514:	682a      	ldr	r2, [r5, #0]
 800b516:	07d2      	lsls	r2, r2, #31
 800b518:	d501      	bpl.n	800b51e <_printf_float+0x16e>
 800b51a:	3301      	adds	r3, #1
 800b51c:	612b      	str	r3, [r5, #16]
 800b51e:	2323      	movs	r3, #35	@ 0x23
 800b520:	aa0a      	add	r2, sp, #40	@ 0x28
 800b522:	189b      	adds	r3, r3, r2
 800b524:	781b      	ldrb	r3, [r3, #0]
 800b526:	2b00      	cmp	r3, #0
 800b528:	d100      	bne.n	800b52c <_printf_float+0x17c>
 800b52a:	e792      	b.n	800b452 <_printf_float+0xa2>
 800b52c:	002b      	movs	r3, r5
 800b52e:	222d      	movs	r2, #45	@ 0x2d
 800b530:	3343      	adds	r3, #67	@ 0x43
 800b532:	701a      	strb	r2, [r3, #0]
 800b534:	e78d      	b.n	800b452 <_printf_float+0xa2>
 800b536:	2c47      	cmp	r4, #71	@ 0x47
 800b538:	d1b8      	bne.n	800b4ac <_printf_float+0xfc>
 800b53a:	2b00      	cmp	r3, #0
 800b53c:	d1b6      	bne.n	800b4ac <_printf_float+0xfc>
 800b53e:	3301      	adds	r3, #1
 800b540:	e7b3      	b.n	800b4aa <_printf_float+0xfa>
 800b542:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 800b544:	2b65      	cmp	r3, #101	@ 0x65
 800b546:	d9d7      	bls.n	800b4f8 <_printf_float+0x148>
 800b548:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 800b54a:	2b66      	cmp	r3, #102	@ 0x66
 800b54c:	d11a      	bne.n	800b584 <_printf_float+0x1d4>
 800b54e:	686b      	ldr	r3, [r5, #4]
 800b550:	2a00      	cmp	r2, #0
 800b552:	dd09      	ble.n	800b568 <_printf_float+0x1b8>
 800b554:	612a      	str	r2, [r5, #16]
 800b556:	2b00      	cmp	r3, #0
 800b558:	d102      	bne.n	800b560 <_printf_float+0x1b0>
 800b55a:	6829      	ldr	r1, [r5, #0]
 800b55c:	07c9      	lsls	r1, r1, #31
 800b55e:	d50b      	bpl.n	800b578 <_printf_float+0x1c8>
 800b560:	3301      	adds	r3, #1
 800b562:	189b      	adds	r3, r3, r2
 800b564:	612b      	str	r3, [r5, #16]
 800b566:	e007      	b.n	800b578 <_printf_float+0x1c8>
 800b568:	2b00      	cmp	r3, #0
 800b56a:	d103      	bne.n	800b574 <_printf_float+0x1c4>
 800b56c:	2201      	movs	r2, #1
 800b56e:	6829      	ldr	r1, [r5, #0]
 800b570:	4211      	tst	r1, r2
 800b572:	d000      	beq.n	800b576 <_printf_float+0x1c6>
 800b574:	1c9a      	adds	r2, r3, #2
 800b576:	612a      	str	r2, [r5, #16]
 800b578:	9b13      	ldr	r3, [sp, #76]	@ 0x4c
 800b57a:	2400      	movs	r4, #0
 800b57c:	65ab      	str	r3, [r5, #88]	@ 0x58
 800b57e:	e7ce      	b.n	800b51e <_printf_float+0x16e>
 800b580:	2367      	movs	r3, #103	@ 0x67
 800b582:	930c      	str	r3, [sp, #48]	@ 0x30
 800b584:	9913      	ldr	r1, [sp, #76]	@ 0x4c
 800b586:	9b14      	ldr	r3, [sp, #80]	@ 0x50
 800b588:	4299      	cmp	r1, r3
 800b58a:	db06      	blt.n	800b59a <_printf_float+0x1ea>
 800b58c:	682b      	ldr	r3, [r5, #0]
 800b58e:	6129      	str	r1, [r5, #16]
 800b590:	07db      	lsls	r3, r3, #31
 800b592:	d5f1      	bpl.n	800b578 <_printf_float+0x1c8>
 800b594:	3101      	adds	r1, #1
 800b596:	6129      	str	r1, [r5, #16]
 800b598:	e7ee      	b.n	800b578 <_printf_float+0x1c8>
 800b59a:	2201      	movs	r2, #1
 800b59c:	2900      	cmp	r1, #0
 800b59e:	dce0      	bgt.n	800b562 <_printf_float+0x1b2>
 800b5a0:	1892      	adds	r2, r2, r2
 800b5a2:	1a52      	subs	r2, r2, r1
 800b5a4:	e7dd      	b.n	800b562 <_printf_float+0x1b2>
 800b5a6:	682a      	ldr	r2, [r5, #0]
 800b5a8:	0553      	lsls	r3, r2, #21
 800b5aa:	d408      	bmi.n	800b5be <_printf_float+0x20e>
 800b5ac:	692b      	ldr	r3, [r5, #16]
 800b5ae:	003a      	movs	r2, r7
 800b5b0:	990a      	ldr	r1, [sp, #40]	@ 0x28
 800b5b2:	9809      	ldr	r0, [sp, #36]	@ 0x24
 800b5b4:	9c0b      	ldr	r4, [sp, #44]	@ 0x2c
 800b5b6:	47a0      	blx	r4
 800b5b8:	3001      	adds	r0, #1
 800b5ba:	d129      	bne.n	800b610 <_printf_float+0x260>
 800b5bc:	e754      	b.n	800b468 <_printf_float+0xb8>
 800b5be:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 800b5c0:	2b65      	cmp	r3, #101	@ 0x65
 800b5c2:	d800      	bhi.n	800b5c6 <_printf_float+0x216>
 800b5c4:	e0db      	b.n	800b77e <_printf_float+0x3ce>
 800b5c6:	6ca8      	ldr	r0, [r5, #72]	@ 0x48
 800b5c8:	6ce9      	ldr	r1, [r5, #76]	@ 0x4c
 800b5ca:	2200      	movs	r2, #0
 800b5cc:	2300      	movs	r3, #0
 800b5ce:	f7f4 ff39 	bl	8000444 <__aeabi_dcmpeq>
 800b5d2:	2800      	cmp	r0, #0
 800b5d4:	d033      	beq.n	800b63e <_printf_float+0x28e>
 800b5d6:	2301      	movs	r3, #1
 800b5d8:	4a37      	ldr	r2, [pc, #220]	@ (800b6b8 <_printf_float+0x308>)
 800b5da:	990a      	ldr	r1, [sp, #40]	@ 0x28
 800b5dc:	9809      	ldr	r0, [sp, #36]	@ 0x24
 800b5de:	9c0b      	ldr	r4, [sp, #44]	@ 0x2c
 800b5e0:	47a0      	blx	r4
 800b5e2:	3001      	adds	r0, #1
 800b5e4:	d100      	bne.n	800b5e8 <_printf_float+0x238>
 800b5e6:	e73f      	b.n	800b468 <_printf_float+0xb8>
 800b5e8:	9e14      	ldr	r6, [sp, #80]	@ 0x50
 800b5ea:	9b13      	ldr	r3, [sp, #76]	@ 0x4c
 800b5ec:	42b3      	cmp	r3, r6
 800b5ee:	db02      	blt.n	800b5f6 <_printf_float+0x246>
 800b5f0:	682b      	ldr	r3, [r5, #0]
 800b5f2:	07db      	lsls	r3, r3, #31
 800b5f4:	d50c      	bpl.n	800b610 <_printf_float+0x260>
 800b5f6:	9c0b      	ldr	r4, [sp, #44]	@ 0x2c
 800b5f8:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 800b5fa:	9a0d      	ldr	r2, [sp, #52]	@ 0x34
 800b5fc:	990a      	ldr	r1, [sp, #40]	@ 0x28
 800b5fe:	9809      	ldr	r0, [sp, #36]	@ 0x24
 800b600:	47a0      	blx	r4
 800b602:	2400      	movs	r4, #0
 800b604:	3001      	adds	r0, #1
 800b606:	d100      	bne.n	800b60a <_printf_float+0x25a>
 800b608:	e72e      	b.n	800b468 <_printf_float+0xb8>
 800b60a:	1e73      	subs	r3, r6, #1
 800b60c:	42a3      	cmp	r3, r4
 800b60e:	dc0a      	bgt.n	800b626 <_printf_float+0x276>
 800b610:	682b      	ldr	r3, [r5, #0]
 800b612:	079b      	lsls	r3, r3, #30
 800b614:	d500      	bpl.n	800b618 <_printf_float+0x268>
 800b616:	e106      	b.n	800b826 <_printf_float+0x476>
 800b618:	9b15      	ldr	r3, [sp, #84]	@ 0x54
 800b61a:	68e8      	ldr	r0, [r5, #12]
 800b61c:	4298      	cmp	r0, r3
 800b61e:	db00      	blt.n	800b622 <_printf_float+0x272>
 800b620:	e724      	b.n	800b46c <_printf_float+0xbc>
 800b622:	0018      	movs	r0, r3
 800b624:	e722      	b.n	800b46c <_printf_float+0xbc>
 800b626:	002a      	movs	r2, r5
 800b628:	2301      	movs	r3, #1
 800b62a:	990a      	ldr	r1, [sp, #40]	@ 0x28
 800b62c:	9809      	ldr	r0, [sp, #36]	@ 0x24
 800b62e:	9f0b      	ldr	r7, [sp, #44]	@ 0x2c
 800b630:	321a      	adds	r2, #26
 800b632:	47b8      	blx	r7
 800b634:	3001      	adds	r0, #1
 800b636:	d100      	bne.n	800b63a <_printf_float+0x28a>
 800b638:	e716      	b.n	800b468 <_printf_float+0xb8>
 800b63a:	3401      	adds	r4, #1
 800b63c:	e7e5      	b.n	800b60a <_printf_float+0x25a>
 800b63e:	9b13      	ldr	r3, [sp, #76]	@ 0x4c
 800b640:	2b00      	cmp	r3, #0
 800b642:	dc3b      	bgt.n	800b6bc <_printf_float+0x30c>
 800b644:	2301      	movs	r3, #1
 800b646:	4a1c      	ldr	r2, [pc, #112]	@ (800b6b8 <_printf_float+0x308>)
 800b648:	990a      	ldr	r1, [sp, #40]	@ 0x28
 800b64a:	9809      	ldr	r0, [sp, #36]	@ 0x24
 800b64c:	9c0b      	ldr	r4, [sp, #44]	@ 0x2c
 800b64e:	47a0      	blx	r4
 800b650:	3001      	adds	r0, #1
 800b652:	d100      	bne.n	800b656 <_printf_float+0x2a6>
 800b654:	e708      	b.n	800b468 <_printf_float+0xb8>
 800b656:	9e14      	ldr	r6, [sp, #80]	@ 0x50
 800b658:	9b13      	ldr	r3, [sp, #76]	@ 0x4c
 800b65a:	4333      	orrs	r3, r6
 800b65c:	d102      	bne.n	800b664 <_printf_float+0x2b4>
 800b65e:	682b      	ldr	r3, [r5, #0]
 800b660:	07db      	lsls	r3, r3, #31
 800b662:	d5d5      	bpl.n	800b610 <_printf_float+0x260>
 800b664:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 800b666:	9a0d      	ldr	r2, [sp, #52]	@ 0x34
 800b668:	990a      	ldr	r1, [sp, #40]	@ 0x28
 800b66a:	9809      	ldr	r0, [sp, #36]	@ 0x24
 800b66c:	9c0b      	ldr	r4, [sp, #44]	@ 0x2c
 800b66e:	47a0      	blx	r4
 800b670:	2300      	movs	r3, #0
 800b672:	3001      	adds	r0, #1
 800b674:	d100      	bne.n	800b678 <_printf_float+0x2c8>
 800b676:	e6f7      	b.n	800b468 <_printf_float+0xb8>
 800b678:	930c      	str	r3, [sp, #48]	@ 0x30
 800b67a:	9b13      	ldr	r3, [sp, #76]	@ 0x4c
 800b67c:	9a0c      	ldr	r2, [sp, #48]	@ 0x30
 800b67e:	425b      	negs	r3, r3
 800b680:	4293      	cmp	r3, r2
 800b682:	dc01      	bgt.n	800b688 <_printf_float+0x2d8>
 800b684:	0033      	movs	r3, r6
 800b686:	e792      	b.n	800b5ae <_printf_float+0x1fe>
 800b688:	002a      	movs	r2, r5
 800b68a:	2301      	movs	r3, #1
 800b68c:	990a      	ldr	r1, [sp, #40]	@ 0x28
 800b68e:	9809      	ldr	r0, [sp, #36]	@ 0x24
 800b690:	9c0b      	ldr	r4, [sp, #44]	@ 0x2c
 800b692:	321a      	adds	r2, #26
 800b694:	47a0      	blx	r4
 800b696:	3001      	adds	r0, #1
 800b698:	d100      	bne.n	800b69c <_printf_float+0x2ec>
 800b69a:	e6e5      	b.n	800b468 <_printf_float+0xb8>
 800b69c:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 800b69e:	3301      	adds	r3, #1
 800b6a0:	e7ea      	b.n	800b678 <_printf_float+0x2c8>
 800b6a2:	46c0      	nop			@ (mov r8, r8)
 800b6a4:	7fefffff 	.word	0x7fefffff
 800b6a8:	0800e3c8 	.word	0x0800e3c8
 800b6ac:	0800e3c4 	.word	0x0800e3c4
 800b6b0:	0800e3d0 	.word	0x0800e3d0
 800b6b4:	0800e3cc 	.word	0x0800e3cc
 800b6b8:	0800e3d4 	.word	0x0800e3d4
 800b6bc:	9b14      	ldr	r3, [sp, #80]	@ 0x50
 800b6be:	6dae      	ldr	r6, [r5, #88]	@ 0x58
 800b6c0:	930c      	str	r3, [sp, #48]	@ 0x30
 800b6c2:	429e      	cmp	r6, r3
 800b6c4:	dd00      	ble.n	800b6c8 <_printf_float+0x318>
 800b6c6:	001e      	movs	r6, r3
 800b6c8:	2e00      	cmp	r6, #0
 800b6ca:	dc31      	bgt.n	800b730 <_printf_float+0x380>
 800b6cc:	43f3      	mvns	r3, r6
 800b6ce:	2400      	movs	r4, #0
 800b6d0:	17db      	asrs	r3, r3, #31
 800b6d2:	4033      	ands	r3, r6
 800b6d4:	930e      	str	r3, [sp, #56]	@ 0x38
 800b6d6:	6dae      	ldr	r6, [r5, #88]	@ 0x58
 800b6d8:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 800b6da:	1af3      	subs	r3, r6, r3
 800b6dc:	42a3      	cmp	r3, r4
 800b6de:	dc30      	bgt.n	800b742 <_printf_float+0x392>
 800b6e0:	9b13      	ldr	r3, [sp, #76]	@ 0x4c
 800b6e2:	9a0c      	ldr	r2, [sp, #48]	@ 0x30
 800b6e4:	429a      	cmp	r2, r3
 800b6e6:	dc38      	bgt.n	800b75a <_printf_float+0x3aa>
 800b6e8:	682b      	ldr	r3, [r5, #0]
 800b6ea:	07db      	lsls	r3, r3, #31
 800b6ec:	d435      	bmi.n	800b75a <_printf_float+0x3aa>
 800b6ee:	9c13      	ldr	r4, [sp, #76]	@ 0x4c
 800b6f0:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 800b6f2:	9a0c      	ldr	r2, [sp, #48]	@ 0x30
 800b6f4:	1b9b      	subs	r3, r3, r6
 800b6f6:	1b14      	subs	r4, r2, r4
 800b6f8:	429c      	cmp	r4, r3
 800b6fa:	dd00      	ble.n	800b6fe <_printf_float+0x34e>
 800b6fc:	001c      	movs	r4, r3
 800b6fe:	2c00      	cmp	r4, #0
 800b700:	dc34      	bgt.n	800b76c <_printf_float+0x3bc>
 800b702:	43e3      	mvns	r3, r4
 800b704:	2600      	movs	r6, #0
 800b706:	17db      	asrs	r3, r3, #31
 800b708:	401c      	ands	r4, r3
 800b70a:	9b13      	ldr	r3, [sp, #76]	@ 0x4c
 800b70c:	9a0c      	ldr	r2, [sp, #48]	@ 0x30
 800b70e:	1ad3      	subs	r3, r2, r3
 800b710:	1b1b      	subs	r3, r3, r4
 800b712:	42b3      	cmp	r3, r6
 800b714:	dc00      	bgt.n	800b718 <_printf_float+0x368>
 800b716:	e77b      	b.n	800b610 <_printf_float+0x260>
 800b718:	002a      	movs	r2, r5
 800b71a:	2301      	movs	r3, #1
 800b71c:	990a      	ldr	r1, [sp, #40]	@ 0x28
 800b71e:	9809      	ldr	r0, [sp, #36]	@ 0x24
 800b720:	9f0b      	ldr	r7, [sp, #44]	@ 0x2c
 800b722:	321a      	adds	r2, #26
 800b724:	47b8      	blx	r7
 800b726:	3001      	adds	r0, #1
 800b728:	d100      	bne.n	800b72c <_printf_float+0x37c>
 800b72a:	e69d      	b.n	800b468 <_printf_float+0xb8>
 800b72c:	3601      	adds	r6, #1
 800b72e:	e7ec      	b.n	800b70a <_printf_float+0x35a>
 800b730:	0033      	movs	r3, r6
 800b732:	003a      	movs	r2, r7
 800b734:	990a      	ldr	r1, [sp, #40]	@ 0x28
 800b736:	9809      	ldr	r0, [sp, #36]	@ 0x24
 800b738:	9c0b      	ldr	r4, [sp, #44]	@ 0x2c
 800b73a:	47a0      	blx	r4
 800b73c:	3001      	adds	r0, #1
 800b73e:	d1c5      	bne.n	800b6cc <_printf_float+0x31c>
 800b740:	e692      	b.n	800b468 <_printf_float+0xb8>
 800b742:	002a      	movs	r2, r5
 800b744:	2301      	movs	r3, #1
 800b746:	990a      	ldr	r1, [sp, #40]	@ 0x28
 800b748:	9809      	ldr	r0, [sp, #36]	@ 0x24
 800b74a:	9e0b      	ldr	r6, [sp, #44]	@ 0x2c
 800b74c:	321a      	adds	r2, #26
 800b74e:	47b0      	blx	r6
 800b750:	3001      	adds	r0, #1
 800b752:	d100      	bne.n	800b756 <_printf_float+0x3a6>
 800b754:	e688      	b.n	800b468 <_printf_float+0xb8>
 800b756:	3401      	adds	r4, #1
 800b758:	e7bd      	b.n	800b6d6 <_printf_float+0x326>
 800b75a:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 800b75c:	9a0d      	ldr	r2, [sp, #52]	@ 0x34
 800b75e:	990a      	ldr	r1, [sp, #40]	@ 0x28
 800b760:	9809      	ldr	r0, [sp, #36]	@ 0x24
 800b762:	9c0b      	ldr	r4, [sp, #44]	@ 0x2c
 800b764:	47a0      	blx	r4
 800b766:	3001      	adds	r0, #1
 800b768:	d1c1      	bne.n	800b6ee <_printf_float+0x33e>
 800b76a:	e67d      	b.n	800b468 <_printf_float+0xb8>
 800b76c:	19ba      	adds	r2, r7, r6
 800b76e:	0023      	movs	r3, r4
 800b770:	990a      	ldr	r1, [sp, #40]	@ 0x28
 800b772:	9809      	ldr	r0, [sp, #36]	@ 0x24
 800b774:	9e0b      	ldr	r6, [sp, #44]	@ 0x2c
 800b776:	47b0      	blx	r6
 800b778:	3001      	adds	r0, #1
 800b77a:	d1c2      	bne.n	800b702 <_printf_float+0x352>
 800b77c:	e674      	b.n	800b468 <_printf_float+0xb8>
 800b77e:	9b14      	ldr	r3, [sp, #80]	@ 0x50
 800b780:	930c      	str	r3, [sp, #48]	@ 0x30
 800b782:	2b01      	cmp	r3, #1
 800b784:	dc02      	bgt.n	800b78c <_printf_float+0x3dc>
 800b786:	2301      	movs	r3, #1
 800b788:	421a      	tst	r2, r3
 800b78a:	d039      	beq.n	800b800 <_printf_float+0x450>
 800b78c:	2301      	movs	r3, #1
 800b78e:	003a      	movs	r2, r7
 800b790:	990a      	ldr	r1, [sp, #40]	@ 0x28
 800b792:	9809      	ldr	r0, [sp, #36]	@ 0x24
 800b794:	9e0b      	ldr	r6, [sp, #44]	@ 0x2c
 800b796:	47b0      	blx	r6
 800b798:	3001      	adds	r0, #1
 800b79a:	d100      	bne.n	800b79e <_printf_float+0x3ee>
 800b79c:	e664      	b.n	800b468 <_printf_float+0xb8>
 800b79e:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 800b7a0:	9a0d      	ldr	r2, [sp, #52]	@ 0x34
 800b7a2:	990a      	ldr	r1, [sp, #40]	@ 0x28
 800b7a4:	9809      	ldr	r0, [sp, #36]	@ 0x24
 800b7a6:	9e0b      	ldr	r6, [sp, #44]	@ 0x2c
 800b7a8:	47b0      	blx	r6
 800b7aa:	3001      	adds	r0, #1
 800b7ac:	d100      	bne.n	800b7b0 <_printf_float+0x400>
 800b7ae:	e65b      	b.n	800b468 <_printf_float+0xb8>
 800b7b0:	6ca8      	ldr	r0, [r5, #72]	@ 0x48
 800b7b2:	6ce9      	ldr	r1, [r5, #76]	@ 0x4c
 800b7b4:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 800b7b6:	2200      	movs	r2, #0
 800b7b8:	3b01      	subs	r3, #1
 800b7ba:	930c      	str	r3, [sp, #48]	@ 0x30
 800b7bc:	2300      	movs	r3, #0
 800b7be:	f7f4 fe41 	bl	8000444 <__aeabi_dcmpeq>
 800b7c2:	2800      	cmp	r0, #0
 800b7c4:	d11a      	bne.n	800b7fc <_printf_float+0x44c>
 800b7c6:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 800b7c8:	1c7a      	adds	r2, r7, #1
 800b7ca:	990a      	ldr	r1, [sp, #40]	@ 0x28
 800b7cc:	9809      	ldr	r0, [sp, #36]	@ 0x24
 800b7ce:	9e0b      	ldr	r6, [sp, #44]	@ 0x2c
 800b7d0:	47b0      	blx	r6
 800b7d2:	3001      	adds	r0, #1
 800b7d4:	d10e      	bne.n	800b7f4 <_printf_float+0x444>
 800b7d6:	e647      	b.n	800b468 <_printf_float+0xb8>
 800b7d8:	002a      	movs	r2, r5
 800b7da:	2301      	movs	r3, #1
 800b7dc:	990a      	ldr	r1, [sp, #40]	@ 0x28
 800b7de:	9809      	ldr	r0, [sp, #36]	@ 0x24
 800b7e0:	9f0b      	ldr	r7, [sp, #44]	@ 0x2c
 800b7e2:	321a      	adds	r2, #26
 800b7e4:	47b8      	blx	r7
 800b7e6:	3001      	adds	r0, #1
 800b7e8:	d100      	bne.n	800b7ec <_printf_float+0x43c>
 800b7ea:	e63d      	b.n	800b468 <_printf_float+0xb8>
 800b7ec:	3601      	adds	r6, #1
 800b7ee:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 800b7f0:	429e      	cmp	r6, r3
 800b7f2:	dbf1      	blt.n	800b7d8 <_printf_float+0x428>
 800b7f4:	002a      	movs	r2, r5
 800b7f6:	0023      	movs	r3, r4
 800b7f8:	3250      	adds	r2, #80	@ 0x50
 800b7fa:	e6d9      	b.n	800b5b0 <_printf_float+0x200>
 800b7fc:	2600      	movs	r6, #0
 800b7fe:	e7f6      	b.n	800b7ee <_printf_float+0x43e>
 800b800:	003a      	movs	r2, r7
 800b802:	e7e2      	b.n	800b7ca <_printf_float+0x41a>
 800b804:	002a      	movs	r2, r5
 800b806:	2301      	movs	r3, #1
 800b808:	990a      	ldr	r1, [sp, #40]	@ 0x28
 800b80a:	9809      	ldr	r0, [sp, #36]	@ 0x24
 800b80c:	9e0b      	ldr	r6, [sp, #44]	@ 0x2c
 800b80e:	3219      	adds	r2, #25
 800b810:	47b0      	blx	r6
 800b812:	3001      	adds	r0, #1
 800b814:	d100      	bne.n	800b818 <_printf_float+0x468>
 800b816:	e627      	b.n	800b468 <_printf_float+0xb8>
 800b818:	3401      	adds	r4, #1
 800b81a:	68eb      	ldr	r3, [r5, #12]
 800b81c:	9a15      	ldr	r2, [sp, #84]	@ 0x54
 800b81e:	1a9b      	subs	r3, r3, r2
 800b820:	42a3      	cmp	r3, r4
 800b822:	dcef      	bgt.n	800b804 <_printf_float+0x454>
 800b824:	e6f8      	b.n	800b618 <_printf_float+0x268>
 800b826:	2400      	movs	r4, #0
 800b828:	e7f7      	b.n	800b81a <_printf_float+0x46a>
 800b82a:	46c0      	nop			@ (mov r8, r8)

0800b82c <_printf_common>:
 800b82c:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 800b82e:	0016      	movs	r6, r2
 800b830:	9301      	str	r3, [sp, #4]
 800b832:	688a      	ldr	r2, [r1, #8]
 800b834:	690b      	ldr	r3, [r1, #16]
 800b836:	000c      	movs	r4, r1
 800b838:	9000      	str	r0, [sp, #0]
 800b83a:	4293      	cmp	r3, r2
 800b83c:	da00      	bge.n	800b840 <_printf_common+0x14>
 800b83e:	0013      	movs	r3, r2
 800b840:	0022      	movs	r2, r4
 800b842:	6033      	str	r3, [r6, #0]
 800b844:	3243      	adds	r2, #67	@ 0x43
 800b846:	7812      	ldrb	r2, [r2, #0]
 800b848:	2a00      	cmp	r2, #0
 800b84a:	d001      	beq.n	800b850 <_printf_common+0x24>
 800b84c:	3301      	adds	r3, #1
 800b84e:	6033      	str	r3, [r6, #0]
 800b850:	6823      	ldr	r3, [r4, #0]
 800b852:	069b      	lsls	r3, r3, #26
 800b854:	d502      	bpl.n	800b85c <_printf_common+0x30>
 800b856:	6833      	ldr	r3, [r6, #0]
 800b858:	3302      	adds	r3, #2
 800b85a:	6033      	str	r3, [r6, #0]
 800b85c:	6822      	ldr	r2, [r4, #0]
 800b85e:	2306      	movs	r3, #6
 800b860:	0015      	movs	r5, r2
 800b862:	401d      	ands	r5, r3
 800b864:	421a      	tst	r2, r3
 800b866:	d027      	beq.n	800b8b8 <_printf_common+0x8c>
 800b868:	0023      	movs	r3, r4
 800b86a:	3343      	adds	r3, #67	@ 0x43
 800b86c:	781b      	ldrb	r3, [r3, #0]
 800b86e:	1e5a      	subs	r2, r3, #1
 800b870:	4193      	sbcs	r3, r2
 800b872:	6822      	ldr	r2, [r4, #0]
 800b874:	0692      	lsls	r2, r2, #26
 800b876:	d430      	bmi.n	800b8da <_printf_common+0xae>
 800b878:	0022      	movs	r2, r4
 800b87a:	9901      	ldr	r1, [sp, #4]
 800b87c:	9800      	ldr	r0, [sp, #0]
 800b87e:	9d08      	ldr	r5, [sp, #32]
 800b880:	3243      	adds	r2, #67	@ 0x43
 800b882:	47a8      	blx	r5
 800b884:	3001      	adds	r0, #1
 800b886:	d025      	beq.n	800b8d4 <_printf_common+0xa8>
 800b888:	2206      	movs	r2, #6
 800b88a:	6823      	ldr	r3, [r4, #0]
 800b88c:	2500      	movs	r5, #0
 800b88e:	4013      	ands	r3, r2
 800b890:	2b04      	cmp	r3, #4
 800b892:	d105      	bne.n	800b8a0 <_printf_common+0x74>
 800b894:	6833      	ldr	r3, [r6, #0]
 800b896:	68e5      	ldr	r5, [r4, #12]
 800b898:	1aed      	subs	r5, r5, r3
 800b89a:	43eb      	mvns	r3, r5
 800b89c:	17db      	asrs	r3, r3, #31
 800b89e:	401d      	ands	r5, r3
 800b8a0:	68a3      	ldr	r3, [r4, #8]
 800b8a2:	6922      	ldr	r2, [r4, #16]
 800b8a4:	4293      	cmp	r3, r2
 800b8a6:	dd01      	ble.n	800b8ac <_printf_common+0x80>
 800b8a8:	1a9b      	subs	r3, r3, r2
 800b8aa:	18ed      	adds	r5, r5, r3
 800b8ac:	2600      	movs	r6, #0
 800b8ae:	42b5      	cmp	r5, r6
 800b8b0:	d120      	bne.n	800b8f4 <_printf_common+0xc8>
 800b8b2:	2000      	movs	r0, #0
 800b8b4:	e010      	b.n	800b8d8 <_printf_common+0xac>
 800b8b6:	3501      	adds	r5, #1
 800b8b8:	68e3      	ldr	r3, [r4, #12]
 800b8ba:	6832      	ldr	r2, [r6, #0]
 800b8bc:	1a9b      	subs	r3, r3, r2
 800b8be:	42ab      	cmp	r3, r5
 800b8c0:	ddd2      	ble.n	800b868 <_printf_common+0x3c>
 800b8c2:	0022      	movs	r2, r4
 800b8c4:	2301      	movs	r3, #1
 800b8c6:	9901      	ldr	r1, [sp, #4]
 800b8c8:	9800      	ldr	r0, [sp, #0]
 800b8ca:	9f08      	ldr	r7, [sp, #32]
 800b8cc:	3219      	adds	r2, #25
 800b8ce:	47b8      	blx	r7
 800b8d0:	3001      	adds	r0, #1
 800b8d2:	d1f0      	bne.n	800b8b6 <_printf_common+0x8a>
 800b8d4:	2001      	movs	r0, #1
 800b8d6:	4240      	negs	r0, r0
 800b8d8:	bdfe      	pop	{r1, r2, r3, r4, r5, r6, r7, pc}
 800b8da:	2030      	movs	r0, #48	@ 0x30
 800b8dc:	18e1      	adds	r1, r4, r3
 800b8de:	3143      	adds	r1, #67	@ 0x43
 800b8e0:	7008      	strb	r0, [r1, #0]
 800b8e2:	0021      	movs	r1, r4
 800b8e4:	1c5a      	adds	r2, r3, #1
 800b8e6:	3145      	adds	r1, #69	@ 0x45
 800b8e8:	7809      	ldrb	r1, [r1, #0]
 800b8ea:	18a2      	adds	r2, r4, r2
 800b8ec:	3243      	adds	r2, #67	@ 0x43
 800b8ee:	3302      	adds	r3, #2
 800b8f0:	7011      	strb	r1, [r2, #0]
 800b8f2:	e7c1      	b.n	800b878 <_printf_common+0x4c>
 800b8f4:	0022      	movs	r2, r4
 800b8f6:	2301      	movs	r3, #1
 800b8f8:	9901      	ldr	r1, [sp, #4]
 800b8fa:	9800      	ldr	r0, [sp, #0]
 800b8fc:	9f08      	ldr	r7, [sp, #32]
 800b8fe:	321a      	adds	r2, #26
 800b900:	47b8      	blx	r7
 800b902:	3001      	adds	r0, #1
 800b904:	d0e6      	beq.n	800b8d4 <_printf_common+0xa8>
 800b906:	3601      	adds	r6, #1
 800b908:	e7d1      	b.n	800b8ae <_printf_common+0x82>
	...

0800b90c <_printf_i>:
 800b90c:	b5f0      	push	{r4, r5, r6, r7, lr}
 800b90e:	b08b      	sub	sp, #44	@ 0x2c
 800b910:	9206      	str	r2, [sp, #24]
 800b912:	000a      	movs	r2, r1
 800b914:	3243      	adds	r2, #67	@ 0x43
 800b916:	9307      	str	r3, [sp, #28]
 800b918:	9005      	str	r0, [sp, #20]
 800b91a:	9203      	str	r2, [sp, #12]
 800b91c:	7e0a      	ldrb	r2, [r1, #24]
 800b91e:	000c      	movs	r4, r1
 800b920:	9b10      	ldr	r3, [sp, #64]	@ 0x40
 800b922:	2a78      	cmp	r2, #120	@ 0x78
 800b924:	d809      	bhi.n	800b93a <_printf_i+0x2e>
 800b926:	2a62      	cmp	r2, #98	@ 0x62
 800b928:	d80b      	bhi.n	800b942 <_printf_i+0x36>
 800b92a:	2a00      	cmp	r2, #0
 800b92c:	d100      	bne.n	800b930 <_printf_i+0x24>
 800b92e:	e0ba      	b.n	800baa6 <_printf_i+0x19a>
 800b930:	497a      	ldr	r1, [pc, #488]	@ (800bb1c <_printf_i+0x210>)
 800b932:	9104      	str	r1, [sp, #16]
 800b934:	2a58      	cmp	r2, #88	@ 0x58
 800b936:	d100      	bne.n	800b93a <_printf_i+0x2e>
 800b938:	e08e      	b.n	800ba58 <_printf_i+0x14c>
 800b93a:	0025      	movs	r5, r4
 800b93c:	3542      	adds	r5, #66	@ 0x42
 800b93e:	702a      	strb	r2, [r5, #0]
 800b940:	e022      	b.n	800b988 <_printf_i+0x7c>
 800b942:	0010      	movs	r0, r2
 800b944:	3863      	subs	r0, #99	@ 0x63
 800b946:	2815      	cmp	r0, #21
 800b948:	d8f7      	bhi.n	800b93a <_printf_i+0x2e>
 800b94a:	f7f4 fbeb 	bl	8000124 <__gnu_thumb1_case_shi>
 800b94e:	0016      	.short	0x0016
 800b950:	fff6001f 	.word	0xfff6001f
 800b954:	fff6fff6 	.word	0xfff6fff6
 800b958:	001ffff6 	.word	0x001ffff6
 800b95c:	fff6fff6 	.word	0xfff6fff6
 800b960:	fff6fff6 	.word	0xfff6fff6
 800b964:	0036009f 	.word	0x0036009f
 800b968:	fff6007e 	.word	0xfff6007e
 800b96c:	00b0fff6 	.word	0x00b0fff6
 800b970:	0036fff6 	.word	0x0036fff6
 800b974:	fff6fff6 	.word	0xfff6fff6
 800b978:	0082      	.short	0x0082
 800b97a:	0025      	movs	r5, r4
 800b97c:	681a      	ldr	r2, [r3, #0]
 800b97e:	3542      	adds	r5, #66	@ 0x42
 800b980:	1d11      	adds	r1, r2, #4
 800b982:	6019      	str	r1, [r3, #0]
 800b984:	6813      	ldr	r3, [r2, #0]
 800b986:	702b      	strb	r3, [r5, #0]
 800b988:	2301      	movs	r3, #1
 800b98a:	e09e      	b.n	800baca <_printf_i+0x1be>
 800b98c:	6818      	ldr	r0, [r3, #0]
 800b98e:	6809      	ldr	r1, [r1, #0]
 800b990:	1d02      	adds	r2, r0, #4
 800b992:	060d      	lsls	r5, r1, #24
 800b994:	d50b      	bpl.n	800b9ae <_printf_i+0xa2>
 800b996:	6806      	ldr	r6, [r0, #0]
 800b998:	601a      	str	r2, [r3, #0]
 800b99a:	2e00      	cmp	r6, #0
 800b99c:	da03      	bge.n	800b9a6 <_printf_i+0x9a>
 800b99e:	232d      	movs	r3, #45	@ 0x2d
 800b9a0:	9a03      	ldr	r2, [sp, #12]
 800b9a2:	4276      	negs	r6, r6
 800b9a4:	7013      	strb	r3, [r2, #0]
 800b9a6:	4b5d      	ldr	r3, [pc, #372]	@ (800bb1c <_printf_i+0x210>)
 800b9a8:	270a      	movs	r7, #10
 800b9aa:	9304      	str	r3, [sp, #16]
 800b9ac:	e018      	b.n	800b9e0 <_printf_i+0xd4>
 800b9ae:	6806      	ldr	r6, [r0, #0]
 800b9b0:	601a      	str	r2, [r3, #0]
 800b9b2:	0649      	lsls	r1, r1, #25
 800b9b4:	d5f1      	bpl.n	800b99a <_printf_i+0x8e>
 800b9b6:	b236      	sxth	r6, r6
 800b9b8:	e7ef      	b.n	800b99a <_printf_i+0x8e>
 800b9ba:	6808      	ldr	r0, [r1, #0]
 800b9bc:	6819      	ldr	r1, [r3, #0]
 800b9be:	c940      	ldmia	r1!, {r6}
 800b9c0:	0605      	lsls	r5, r0, #24
 800b9c2:	d402      	bmi.n	800b9ca <_printf_i+0xbe>
 800b9c4:	0640      	lsls	r0, r0, #25
 800b9c6:	d500      	bpl.n	800b9ca <_printf_i+0xbe>
 800b9c8:	b2b6      	uxth	r6, r6
 800b9ca:	6019      	str	r1, [r3, #0]
 800b9cc:	4b53      	ldr	r3, [pc, #332]	@ (800bb1c <_printf_i+0x210>)
 800b9ce:	270a      	movs	r7, #10
 800b9d0:	9304      	str	r3, [sp, #16]
 800b9d2:	2a6f      	cmp	r2, #111	@ 0x6f
 800b9d4:	d100      	bne.n	800b9d8 <_printf_i+0xcc>
 800b9d6:	3f02      	subs	r7, #2
 800b9d8:	0023      	movs	r3, r4
 800b9da:	2200      	movs	r2, #0
 800b9dc:	3343      	adds	r3, #67	@ 0x43
 800b9de:	701a      	strb	r2, [r3, #0]
 800b9e0:	6863      	ldr	r3, [r4, #4]
 800b9e2:	60a3      	str	r3, [r4, #8]
 800b9e4:	2b00      	cmp	r3, #0
 800b9e6:	db06      	blt.n	800b9f6 <_printf_i+0xea>
 800b9e8:	2104      	movs	r1, #4
 800b9ea:	6822      	ldr	r2, [r4, #0]
 800b9ec:	9d03      	ldr	r5, [sp, #12]
 800b9ee:	438a      	bics	r2, r1
 800b9f0:	6022      	str	r2, [r4, #0]
 800b9f2:	4333      	orrs	r3, r6
 800b9f4:	d00c      	beq.n	800ba10 <_printf_i+0x104>
 800b9f6:	9d03      	ldr	r5, [sp, #12]
 800b9f8:	0030      	movs	r0, r6
 800b9fa:	0039      	movs	r1, r7
 800b9fc:	f7f4 fc22 	bl	8000244 <__aeabi_uidivmod>
 800ba00:	9b04      	ldr	r3, [sp, #16]
 800ba02:	3d01      	subs	r5, #1
 800ba04:	5c5b      	ldrb	r3, [r3, r1]
 800ba06:	702b      	strb	r3, [r5, #0]
 800ba08:	0033      	movs	r3, r6
 800ba0a:	0006      	movs	r6, r0
 800ba0c:	429f      	cmp	r7, r3
 800ba0e:	d9f3      	bls.n	800b9f8 <_printf_i+0xec>
 800ba10:	2f08      	cmp	r7, #8
 800ba12:	d109      	bne.n	800ba28 <_printf_i+0x11c>
 800ba14:	6823      	ldr	r3, [r4, #0]
 800ba16:	07db      	lsls	r3, r3, #31
 800ba18:	d506      	bpl.n	800ba28 <_printf_i+0x11c>
 800ba1a:	6862      	ldr	r2, [r4, #4]
 800ba1c:	6923      	ldr	r3, [r4, #16]
 800ba1e:	429a      	cmp	r2, r3
 800ba20:	dc02      	bgt.n	800ba28 <_printf_i+0x11c>
 800ba22:	2330      	movs	r3, #48	@ 0x30
 800ba24:	3d01      	subs	r5, #1
 800ba26:	702b      	strb	r3, [r5, #0]
 800ba28:	9b03      	ldr	r3, [sp, #12]
 800ba2a:	1b5b      	subs	r3, r3, r5
 800ba2c:	6123      	str	r3, [r4, #16]
 800ba2e:	9b07      	ldr	r3, [sp, #28]
 800ba30:	0021      	movs	r1, r4
 800ba32:	9300      	str	r3, [sp, #0]
 800ba34:	9805      	ldr	r0, [sp, #20]
 800ba36:	9b06      	ldr	r3, [sp, #24]
 800ba38:	aa09      	add	r2, sp, #36	@ 0x24
 800ba3a:	f7ff fef7 	bl	800b82c <_printf_common>
 800ba3e:	3001      	adds	r0, #1
 800ba40:	d148      	bne.n	800bad4 <_printf_i+0x1c8>
 800ba42:	2001      	movs	r0, #1
 800ba44:	4240      	negs	r0, r0
 800ba46:	b00b      	add	sp, #44	@ 0x2c
 800ba48:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800ba4a:	2220      	movs	r2, #32
 800ba4c:	6809      	ldr	r1, [r1, #0]
 800ba4e:	430a      	orrs	r2, r1
 800ba50:	6022      	str	r2, [r4, #0]
 800ba52:	2278      	movs	r2, #120	@ 0x78
 800ba54:	4932      	ldr	r1, [pc, #200]	@ (800bb20 <_printf_i+0x214>)
 800ba56:	9104      	str	r1, [sp, #16]
 800ba58:	0021      	movs	r1, r4
 800ba5a:	3145      	adds	r1, #69	@ 0x45
 800ba5c:	700a      	strb	r2, [r1, #0]
 800ba5e:	6819      	ldr	r1, [r3, #0]
 800ba60:	6822      	ldr	r2, [r4, #0]
 800ba62:	c940      	ldmia	r1!, {r6}
 800ba64:	0610      	lsls	r0, r2, #24
 800ba66:	d402      	bmi.n	800ba6e <_printf_i+0x162>
 800ba68:	0650      	lsls	r0, r2, #25
 800ba6a:	d500      	bpl.n	800ba6e <_printf_i+0x162>
 800ba6c:	b2b6      	uxth	r6, r6
 800ba6e:	6019      	str	r1, [r3, #0]
 800ba70:	07d3      	lsls	r3, r2, #31
 800ba72:	d502      	bpl.n	800ba7a <_printf_i+0x16e>
 800ba74:	2320      	movs	r3, #32
 800ba76:	4313      	orrs	r3, r2
 800ba78:	6023      	str	r3, [r4, #0]
 800ba7a:	2e00      	cmp	r6, #0
 800ba7c:	d001      	beq.n	800ba82 <_printf_i+0x176>
 800ba7e:	2710      	movs	r7, #16
 800ba80:	e7aa      	b.n	800b9d8 <_printf_i+0xcc>
 800ba82:	2220      	movs	r2, #32
 800ba84:	6823      	ldr	r3, [r4, #0]
 800ba86:	4393      	bics	r3, r2
 800ba88:	6023      	str	r3, [r4, #0]
 800ba8a:	e7f8      	b.n	800ba7e <_printf_i+0x172>
 800ba8c:	681a      	ldr	r2, [r3, #0]
 800ba8e:	680d      	ldr	r5, [r1, #0]
 800ba90:	1d10      	adds	r0, r2, #4
 800ba92:	6949      	ldr	r1, [r1, #20]
 800ba94:	6018      	str	r0, [r3, #0]
 800ba96:	6813      	ldr	r3, [r2, #0]
 800ba98:	062e      	lsls	r6, r5, #24
 800ba9a:	d501      	bpl.n	800baa0 <_printf_i+0x194>
 800ba9c:	6019      	str	r1, [r3, #0]
 800ba9e:	e002      	b.n	800baa6 <_printf_i+0x19a>
 800baa0:	066d      	lsls	r5, r5, #25
 800baa2:	d5fb      	bpl.n	800ba9c <_printf_i+0x190>
 800baa4:	8019      	strh	r1, [r3, #0]
 800baa6:	2300      	movs	r3, #0
 800baa8:	9d03      	ldr	r5, [sp, #12]
 800baaa:	6123      	str	r3, [r4, #16]
 800baac:	e7bf      	b.n	800ba2e <_printf_i+0x122>
 800baae:	681a      	ldr	r2, [r3, #0]
 800bab0:	1d11      	adds	r1, r2, #4
 800bab2:	6019      	str	r1, [r3, #0]
 800bab4:	6815      	ldr	r5, [r2, #0]
 800bab6:	2100      	movs	r1, #0
 800bab8:	0028      	movs	r0, r5
 800baba:	6862      	ldr	r2, [r4, #4]
 800babc:	f000 fa09 	bl	800bed2 <memchr>
 800bac0:	2800      	cmp	r0, #0
 800bac2:	d001      	beq.n	800bac8 <_printf_i+0x1bc>
 800bac4:	1b40      	subs	r0, r0, r5
 800bac6:	6060      	str	r0, [r4, #4]
 800bac8:	6863      	ldr	r3, [r4, #4]
 800baca:	6123      	str	r3, [r4, #16]
 800bacc:	2300      	movs	r3, #0
 800bace:	9a03      	ldr	r2, [sp, #12]
 800bad0:	7013      	strb	r3, [r2, #0]
 800bad2:	e7ac      	b.n	800ba2e <_printf_i+0x122>
 800bad4:	002a      	movs	r2, r5
 800bad6:	6923      	ldr	r3, [r4, #16]
 800bad8:	9906      	ldr	r1, [sp, #24]
 800bada:	9805      	ldr	r0, [sp, #20]
 800badc:	9d07      	ldr	r5, [sp, #28]
 800bade:	47a8      	blx	r5
 800bae0:	3001      	adds	r0, #1
 800bae2:	d0ae      	beq.n	800ba42 <_printf_i+0x136>
 800bae4:	6823      	ldr	r3, [r4, #0]
 800bae6:	079b      	lsls	r3, r3, #30
 800bae8:	d415      	bmi.n	800bb16 <_printf_i+0x20a>
 800baea:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800baec:	68e0      	ldr	r0, [r4, #12]
 800baee:	4298      	cmp	r0, r3
 800baf0:	daa9      	bge.n	800ba46 <_printf_i+0x13a>
 800baf2:	0018      	movs	r0, r3
 800baf4:	e7a7      	b.n	800ba46 <_printf_i+0x13a>
 800baf6:	0022      	movs	r2, r4
 800baf8:	2301      	movs	r3, #1
 800bafa:	9906      	ldr	r1, [sp, #24]
 800bafc:	9805      	ldr	r0, [sp, #20]
 800bafe:	9e07      	ldr	r6, [sp, #28]
 800bb00:	3219      	adds	r2, #25
 800bb02:	47b0      	blx	r6
 800bb04:	3001      	adds	r0, #1
 800bb06:	d09c      	beq.n	800ba42 <_printf_i+0x136>
 800bb08:	3501      	adds	r5, #1
 800bb0a:	68e3      	ldr	r3, [r4, #12]
 800bb0c:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 800bb0e:	1a9b      	subs	r3, r3, r2
 800bb10:	42ab      	cmp	r3, r5
 800bb12:	dcf0      	bgt.n	800baf6 <_printf_i+0x1ea>
 800bb14:	e7e9      	b.n	800baea <_printf_i+0x1de>
 800bb16:	2500      	movs	r5, #0
 800bb18:	e7f7      	b.n	800bb0a <_printf_i+0x1fe>
 800bb1a:	46c0      	nop			@ (mov r8, r8)
 800bb1c:	0800e3d6 	.word	0x0800e3d6
 800bb20:	0800e3e7 	.word	0x0800e3e7

0800bb24 <std>:
 800bb24:	2300      	movs	r3, #0
 800bb26:	b510      	push	{r4, lr}
 800bb28:	0004      	movs	r4, r0
 800bb2a:	6003      	str	r3, [r0, #0]
 800bb2c:	6043      	str	r3, [r0, #4]
 800bb2e:	6083      	str	r3, [r0, #8]
 800bb30:	8181      	strh	r1, [r0, #12]
 800bb32:	6643      	str	r3, [r0, #100]	@ 0x64
 800bb34:	81c2      	strh	r2, [r0, #14]
 800bb36:	6103      	str	r3, [r0, #16]
 800bb38:	6143      	str	r3, [r0, #20]
 800bb3a:	6183      	str	r3, [r0, #24]
 800bb3c:	0019      	movs	r1, r3
 800bb3e:	2208      	movs	r2, #8
 800bb40:	305c      	adds	r0, #92	@ 0x5c
 800bb42:	f000 f921 	bl	800bd88 <memset>
 800bb46:	4b0b      	ldr	r3, [pc, #44]	@ (800bb74 <std+0x50>)
 800bb48:	6224      	str	r4, [r4, #32]
 800bb4a:	6263      	str	r3, [r4, #36]	@ 0x24
 800bb4c:	4b0a      	ldr	r3, [pc, #40]	@ (800bb78 <std+0x54>)
 800bb4e:	62a3      	str	r3, [r4, #40]	@ 0x28
 800bb50:	4b0a      	ldr	r3, [pc, #40]	@ (800bb7c <std+0x58>)
 800bb52:	62e3      	str	r3, [r4, #44]	@ 0x2c
 800bb54:	4b0a      	ldr	r3, [pc, #40]	@ (800bb80 <std+0x5c>)
 800bb56:	6323      	str	r3, [r4, #48]	@ 0x30
 800bb58:	4b0a      	ldr	r3, [pc, #40]	@ (800bb84 <std+0x60>)
 800bb5a:	429c      	cmp	r4, r3
 800bb5c:	d005      	beq.n	800bb6a <std+0x46>
 800bb5e:	4b0a      	ldr	r3, [pc, #40]	@ (800bb88 <std+0x64>)
 800bb60:	429c      	cmp	r4, r3
 800bb62:	d002      	beq.n	800bb6a <std+0x46>
 800bb64:	4b09      	ldr	r3, [pc, #36]	@ (800bb8c <std+0x68>)
 800bb66:	429c      	cmp	r4, r3
 800bb68:	d103      	bne.n	800bb72 <std+0x4e>
 800bb6a:	0020      	movs	r0, r4
 800bb6c:	3058      	adds	r0, #88	@ 0x58
 800bb6e:	f000 f9a5 	bl	800bebc <__retarget_lock_init_recursive>
 800bb72:	bd10      	pop	{r4, pc}
 800bb74:	0800bcf1 	.word	0x0800bcf1
 800bb78:	0800bd19 	.word	0x0800bd19
 800bb7c:	0800bd51 	.word	0x0800bd51
 800bb80:	0800bd7d 	.word	0x0800bd7d
 800bb84:	200005b0 	.word	0x200005b0
 800bb88:	20000618 	.word	0x20000618
 800bb8c:	20000680 	.word	0x20000680

0800bb90 <stdio_exit_handler>:
 800bb90:	b510      	push	{r4, lr}
 800bb92:	4a03      	ldr	r2, [pc, #12]	@ (800bba0 <stdio_exit_handler+0x10>)
 800bb94:	4903      	ldr	r1, [pc, #12]	@ (800bba4 <stdio_exit_handler+0x14>)
 800bb96:	4804      	ldr	r0, [pc, #16]	@ (800bba8 <stdio_exit_handler+0x18>)
 800bb98:	f000 f86c 	bl	800bc74 <_fwalk_sglue>
 800bb9c:	bd10      	pop	{r4, pc}
 800bb9e:	46c0      	nop			@ (mov r8, r8)
 800bba0:	2000001c 	.word	0x2000001c
 800bba4:	0800d8e1 	.word	0x0800d8e1
 800bba8:	2000002c 	.word	0x2000002c

0800bbac <cleanup_stdio>:
 800bbac:	6841      	ldr	r1, [r0, #4]
 800bbae:	4b0b      	ldr	r3, [pc, #44]	@ (800bbdc <cleanup_stdio+0x30>)
 800bbb0:	b510      	push	{r4, lr}
 800bbb2:	0004      	movs	r4, r0
 800bbb4:	4299      	cmp	r1, r3
 800bbb6:	d001      	beq.n	800bbbc <cleanup_stdio+0x10>
 800bbb8:	f001 fe92 	bl	800d8e0 <_fflush_r>
 800bbbc:	68a1      	ldr	r1, [r4, #8]
 800bbbe:	4b08      	ldr	r3, [pc, #32]	@ (800bbe0 <cleanup_stdio+0x34>)
 800bbc0:	4299      	cmp	r1, r3
 800bbc2:	d002      	beq.n	800bbca <cleanup_stdio+0x1e>
 800bbc4:	0020      	movs	r0, r4
 800bbc6:	f001 fe8b 	bl	800d8e0 <_fflush_r>
 800bbca:	68e1      	ldr	r1, [r4, #12]
 800bbcc:	4b05      	ldr	r3, [pc, #20]	@ (800bbe4 <cleanup_stdio+0x38>)
 800bbce:	4299      	cmp	r1, r3
 800bbd0:	d002      	beq.n	800bbd8 <cleanup_stdio+0x2c>
 800bbd2:	0020      	movs	r0, r4
 800bbd4:	f001 fe84 	bl	800d8e0 <_fflush_r>
 800bbd8:	bd10      	pop	{r4, pc}
 800bbda:	46c0      	nop			@ (mov r8, r8)
 800bbdc:	200005b0 	.word	0x200005b0
 800bbe0:	20000618 	.word	0x20000618
 800bbe4:	20000680 	.word	0x20000680

0800bbe8 <global_stdio_init.part.0>:
 800bbe8:	b510      	push	{r4, lr}
 800bbea:	4b09      	ldr	r3, [pc, #36]	@ (800bc10 <global_stdio_init.part.0+0x28>)
 800bbec:	4a09      	ldr	r2, [pc, #36]	@ (800bc14 <global_stdio_init.part.0+0x2c>)
 800bbee:	2104      	movs	r1, #4
 800bbf0:	601a      	str	r2, [r3, #0]
 800bbf2:	4809      	ldr	r0, [pc, #36]	@ (800bc18 <global_stdio_init.part.0+0x30>)
 800bbf4:	2200      	movs	r2, #0
 800bbf6:	f7ff ff95 	bl	800bb24 <std>
 800bbfa:	2201      	movs	r2, #1
 800bbfc:	2109      	movs	r1, #9
 800bbfe:	4807      	ldr	r0, [pc, #28]	@ (800bc1c <global_stdio_init.part.0+0x34>)
 800bc00:	f7ff ff90 	bl	800bb24 <std>
 800bc04:	2202      	movs	r2, #2
 800bc06:	2112      	movs	r1, #18
 800bc08:	4805      	ldr	r0, [pc, #20]	@ (800bc20 <global_stdio_init.part.0+0x38>)
 800bc0a:	f7ff ff8b 	bl	800bb24 <std>
 800bc0e:	bd10      	pop	{r4, pc}
 800bc10:	200006e8 	.word	0x200006e8
 800bc14:	0800bb91 	.word	0x0800bb91
 800bc18:	200005b0 	.word	0x200005b0
 800bc1c:	20000618 	.word	0x20000618
 800bc20:	20000680 	.word	0x20000680

0800bc24 <__sfp_lock_acquire>:
 800bc24:	b510      	push	{r4, lr}
 800bc26:	4802      	ldr	r0, [pc, #8]	@ (800bc30 <__sfp_lock_acquire+0xc>)
 800bc28:	f000 f949 	bl	800bebe <__retarget_lock_acquire_recursive>
 800bc2c:	bd10      	pop	{r4, pc}
 800bc2e:	46c0      	nop			@ (mov r8, r8)
 800bc30:	200006f1 	.word	0x200006f1

0800bc34 <__sfp_lock_release>:
 800bc34:	b510      	push	{r4, lr}
 800bc36:	4802      	ldr	r0, [pc, #8]	@ (800bc40 <__sfp_lock_release+0xc>)
 800bc38:	f000 f942 	bl	800bec0 <__retarget_lock_release_recursive>
 800bc3c:	bd10      	pop	{r4, pc}
 800bc3e:	46c0      	nop			@ (mov r8, r8)
 800bc40:	200006f1 	.word	0x200006f1

0800bc44 <__sinit>:
 800bc44:	b510      	push	{r4, lr}
 800bc46:	0004      	movs	r4, r0
 800bc48:	f7ff ffec 	bl	800bc24 <__sfp_lock_acquire>
 800bc4c:	6a23      	ldr	r3, [r4, #32]
 800bc4e:	2b00      	cmp	r3, #0
 800bc50:	d002      	beq.n	800bc58 <__sinit+0x14>
 800bc52:	f7ff ffef 	bl	800bc34 <__sfp_lock_release>
 800bc56:	bd10      	pop	{r4, pc}
 800bc58:	4b04      	ldr	r3, [pc, #16]	@ (800bc6c <__sinit+0x28>)
 800bc5a:	6223      	str	r3, [r4, #32]
 800bc5c:	4b04      	ldr	r3, [pc, #16]	@ (800bc70 <__sinit+0x2c>)
 800bc5e:	681b      	ldr	r3, [r3, #0]
 800bc60:	2b00      	cmp	r3, #0
 800bc62:	d1f6      	bne.n	800bc52 <__sinit+0xe>
 800bc64:	f7ff ffc0 	bl	800bbe8 <global_stdio_init.part.0>
 800bc68:	e7f3      	b.n	800bc52 <__sinit+0xe>
 800bc6a:	46c0      	nop			@ (mov r8, r8)
 800bc6c:	0800bbad 	.word	0x0800bbad
 800bc70:	200006e8 	.word	0x200006e8

0800bc74 <_fwalk_sglue>:
 800bc74:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 800bc76:	0014      	movs	r4, r2
 800bc78:	2600      	movs	r6, #0
 800bc7a:	9000      	str	r0, [sp, #0]
 800bc7c:	9101      	str	r1, [sp, #4]
 800bc7e:	68a5      	ldr	r5, [r4, #8]
 800bc80:	6867      	ldr	r7, [r4, #4]
 800bc82:	3f01      	subs	r7, #1
 800bc84:	d504      	bpl.n	800bc90 <_fwalk_sglue+0x1c>
 800bc86:	6824      	ldr	r4, [r4, #0]
 800bc88:	2c00      	cmp	r4, #0
 800bc8a:	d1f8      	bne.n	800bc7e <_fwalk_sglue+0xa>
 800bc8c:	0030      	movs	r0, r6
 800bc8e:	bdfe      	pop	{r1, r2, r3, r4, r5, r6, r7, pc}
 800bc90:	89ab      	ldrh	r3, [r5, #12]
 800bc92:	2b01      	cmp	r3, #1
 800bc94:	d908      	bls.n	800bca8 <_fwalk_sglue+0x34>
 800bc96:	220e      	movs	r2, #14
 800bc98:	5eab      	ldrsh	r3, [r5, r2]
 800bc9a:	3301      	adds	r3, #1
 800bc9c:	d004      	beq.n	800bca8 <_fwalk_sglue+0x34>
 800bc9e:	0029      	movs	r1, r5
 800bca0:	9800      	ldr	r0, [sp, #0]
 800bca2:	9b01      	ldr	r3, [sp, #4]
 800bca4:	4798      	blx	r3
 800bca6:	4306      	orrs	r6, r0
 800bca8:	3568      	adds	r5, #104	@ 0x68
 800bcaa:	e7ea      	b.n	800bc82 <_fwalk_sglue+0xe>

0800bcac <siprintf>:
 800bcac:	b40e      	push	{r1, r2, r3}
 800bcae:	b510      	push	{r4, lr}
 800bcb0:	2400      	movs	r4, #0
 800bcb2:	490c      	ldr	r1, [pc, #48]	@ (800bce4 <siprintf+0x38>)
 800bcb4:	b09d      	sub	sp, #116	@ 0x74
 800bcb6:	ab1f      	add	r3, sp, #124	@ 0x7c
 800bcb8:	9002      	str	r0, [sp, #8]
 800bcba:	9006      	str	r0, [sp, #24]
 800bcbc:	9107      	str	r1, [sp, #28]
 800bcbe:	9104      	str	r1, [sp, #16]
 800bcc0:	4809      	ldr	r0, [pc, #36]	@ (800bce8 <siprintf+0x3c>)
 800bcc2:	490a      	ldr	r1, [pc, #40]	@ (800bcec <siprintf+0x40>)
 800bcc4:	cb04      	ldmia	r3!, {r2}
 800bcc6:	9105      	str	r1, [sp, #20]
 800bcc8:	6800      	ldr	r0, [r0, #0]
 800bcca:	a902      	add	r1, sp, #8
 800bccc:	9301      	str	r3, [sp, #4]
 800bcce:	941b      	str	r4, [sp, #108]	@ 0x6c
 800bcd0:	f001 fc82 	bl	800d5d8 <_svfiprintf_r>
 800bcd4:	9b02      	ldr	r3, [sp, #8]
 800bcd6:	701c      	strb	r4, [r3, #0]
 800bcd8:	b01d      	add	sp, #116	@ 0x74
 800bcda:	bc10      	pop	{r4}
 800bcdc:	bc08      	pop	{r3}
 800bcde:	b003      	add	sp, #12
 800bce0:	4718      	bx	r3
 800bce2:	46c0      	nop			@ (mov r8, r8)
 800bce4:	7fffffff 	.word	0x7fffffff
 800bce8:	20000028 	.word	0x20000028
 800bcec:	ffff0208 	.word	0xffff0208

0800bcf0 <__sread>:
 800bcf0:	b570      	push	{r4, r5, r6, lr}
 800bcf2:	000c      	movs	r4, r1
 800bcf4:	250e      	movs	r5, #14
 800bcf6:	5f49      	ldrsh	r1, [r1, r5]
 800bcf8:	f000 f88e 	bl	800be18 <_read_r>
 800bcfc:	2800      	cmp	r0, #0
 800bcfe:	db03      	blt.n	800bd08 <__sread+0x18>
 800bd00:	6d63      	ldr	r3, [r4, #84]	@ 0x54
 800bd02:	181b      	adds	r3, r3, r0
 800bd04:	6563      	str	r3, [r4, #84]	@ 0x54
 800bd06:	bd70      	pop	{r4, r5, r6, pc}
 800bd08:	89a3      	ldrh	r3, [r4, #12]
 800bd0a:	4a02      	ldr	r2, [pc, #8]	@ (800bd14 <__sread+0x24>)
 800bd0c:	4013      	ands	r3, r2
 800bd0e:	81a3      	strh	r3, [r4, #12]
 800bd10:	e7f9      	b.n	800bd06 <__sread+0x16>
 800bd12:	46c0      	nop			@ (mov r8, r8)
 800bd14:	ffffefff 	.word	0xffffefff

0800bd18 <__swrite>:
 800bd18:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800bd1a:	001f      	movs	r7, r3
 800bd1c:	898b      	ldrh	r3, [r1, #12]
 800bd1e:	0005      	movs	r5, r0
 800bd20:	000c      	movs	r4, r1
 800bd22:	0016      	movs	r6, r2
 800bd24:	05db      	lsls	r3, r3, #23
 800bd26:	d505      	bpl.n	800bd34 <__swrite+0x1c>
 800bd28:	230e      	movs	r3, #14
 800bd2a:	5ec9      	ldrsh	r1, [r1, r3]
 800bd2c:	2200      	movs	r2, #0
 800bd2e:	2302      	movs	r3, #2
 800bd30:	f000 f85e 	bl	800bdf0 <_lseek_r>
 800bd34:	89a3      	ldrh	r3, [r4, #12]
 800bd36:	4a05      	ldr	r2, [pc, #20]	@ (800bd4c <__swrite+0x34>)
 800bd38:	0028      	movs	r0, r5
 800bd3a:	4013      	ands	r3, r2
 800bd3c:	81a3      	strh	r3, [r4, #12]
 800bd3e:	0032      	movs	r2, r6
 800bd40:	230e      	movs	r3, #14
 800bd42:	5ee1      	ldrsh	r1, [r4, r3]
 800bd44:	003b      	movs	r3, r7
 800bd46:	f000 f87b 	bl	800be40 <_write_r>
 800bd4a:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800bd4c:	ffffefff 	.word	0xffffefff

0800bd50 <__sseek>:
 800bd50:	b570      	push	{r4, r5, r6, lr}
 800bd52:	000c      	movs	r4, r1
 800bd54:	250e      	movs	r5, #14
 800bd56:	5f49      	ldrsh	r1, [r1, r5]
 800bd58:	f000 f84a 	bl	800bdf0 <_lseek_r>
 800bd5c:	89a3      	ldrh	r3, [r4, #12]
 800bd5e:	1c42      	adds	r2, r0, #1
 800bd60:	d103      	bne.n	800bd6a <__sseek+0x1a>
 800bd62:	4a05      	ldr	r2, [pc, #20]	@ (800bd78 <__sseek+0x28>)
 800bd64:	4013      	ands	r3, r2
 800bd66:	81a3      	strh	r3, [r4, #12]
 800bd68:	bd70      	pop	{r4, r5, r6, pc}
 800bd6a:	2280      	movs	r2, #128	@ 0x80
 800bd6c:	0152      	lsls	r2, r2, #5
 800bd6e:	4313      	orrs	r3, r2
 800bd70:	81a3      	strh	r3, [r4, #12]
 800bd72:	6560      	str	r0, [r4, #84]	@ 0x54
 800bd74:	e7f8      	b.n	800bd68 <__sseek+0x18>
 800bd76:	46c0      	nop			@ (mov r8, r8)
 800bd78:	ffffefff 	.word	0xffffefff

0800bd7c <__sclose>:
 800bd7c:	b510      	push	{r4, lr}
 800bd7e:	230e      	movs	r3, #14
 800bd80:	5ec9      	ldrsh	r1, [r1, r3]
 800bd82:	f000 f823 	bl	800bdcc <_close_r>
 800bd86:	bd10      	pop	{r4, pc}

0800bd88 <memset>:
 800bd88:	0003      	movs	r3, r0
 800bd8a:	1882      	adds	r2, r0, r2
 800bd8c:	4293      	cmp	r3, r2
 800bd8e:	d100      	bne.n	800bd92 <memset+0xa>
 800bd90:	4770      	bx	lr
 800bd92:	7019      	strb	r1, [r3, #0]
 800bd94:	3301      	adds	r3, #1
 800bd96:	e7f9      	b.n	800bd8c <memset+0x4>

0800bd98 <strstr>:
 800bd98:	780a      	ldrb	r2, [r1, #0]
 800bd9a:	b530      	push	{r4, r5, lr}
 800bd9c:	2a00      	cmp	r2, #0
 800bd9e:	d10c      	bne.n	800bdba <strstr+0x22>
 800bda0:	bd30      	pop	{r4, r5, pc}
 800bda2:	429a      	cmp	r2, r3
 800bda4:	d108      	bne.n	800bdb8 <strstr+0x20>
 800bda6:	2301      	movs	r3, #1
 800bda8:	5ccc      	ldrb	r4, [r1, r3]
 800bdaa:	2c00      	cmp	r4, #0
 800bdac:	d0f8      	beq.n	800bda0 <strstr+0x8>
 800bdae:	5cc5      	ldrb	r5, [r0, r3]
 800bdb0:	42a5      	cmp	r5, r4
 800bdb2:	d101      	bne.n	800bdb8 <strstr+0x20>
 800bdb4:	3301      	adds	r3, #1
 800bdb6:	e7f7      	b.n	800bda8 <strstr+0x10>
 800bdb8:	3001      	adds	r0, #1
 800bdba:	7803      	ldrb	r3, [r0, #0]
 800bdbc:	2b00      	cmp	r3, #0
 800bdbe:	d1f0      	bne.n	800bda2 <strstr+0xa>
 800bdc0:	0018      	movs	r0, r3
 800bdc2:	e7ed      	b.n	800bda0 <strstr+0x8>

0800bdc4 <_localeconv_r>:
 800bdc4:	4800      	ldr	r0, [pc, #0]	@ (800bdc8 <_localeconv_r+0x4>)
 800bdc6:	4770      	bx	lr
 800bdc8:	20000168 	.word	0x20000168

0800bdcc <_close_r>:
 800bdcc:	2300      	movs	r3, #0
 800bdce:	b570      	push	{r4, r5, r6, lr}
 800bdd0:	4d06      	ldr	r5, [pc, #24]	@ (800bdec <_close_r+0x20>)
 800bdd2:	0004      	movs	r4, r0
 800bdd4:	0008      	movs	r0, r1
 800bdd6:	602b      	str	r3, [r5, #0]
 800bdd8:	f7f9 f90c 	bl	8004ff4 <_close>
 800bddc:	1c43      	adds	r3, r0, #1
 800bdde:	d103      	bne.n	800bde8 <_close_r+0x1c>
 800bde0:	682b      	ldr	r3, [r5, #0]
 800bde2:	2b00      	cmp	r3, #0
 800bde4:	d000      	beq.n	800bde8 <_close_r+0x1c>
 800bde6:	6023      	str	r3, [r4, #0]
 800bde8:	bd70      	pop	{r4, r5, r6, pc}
 800bdea:	46c0      	nop			@ (mov r8, r8)
 800bdec:	200006ec 	.word	0x200006ec

0800bdf0 <_lseek_r>:
 800bdf0:	b570      	push	{r4, r5, r6, lr}
 800bdf2:	0004      	movs	r4, r0
 800bdf4:	0008      	movs	r0, r1
 800bdf6:	0011      	movs	r1, r2
 800bdf8:	001a      	movs	r2, r3
 800bdfa:	2300      	movs	r3, #0
 800bdfc:	4d05      	ldr	r5, [pc, #20]	@ (800be14 <_lseek_r+0x24>)
 800bdfe:	602b      	str	r3, [r5, #0]
 800be00:	f7f9 f919 	bl	8005036 <_lseek>
 800be04:	1c43      	adds	r3, r0, #1
 800be06:	d103      	bne.n	800be10 <_lseek_r+0x20>
 800be08:	682b      	ldr	r3, [r5, #0]
 800be0a:	2b00      	cmp	r3, #0
 800be0c:	d000      	beq.n	800be10 <_lseek_r+0x20>
 800be0e:	6023      	str	r3, [r4, #0]
 800be10:	bd70      	pop	{r4, r5, r6, pc}
 800be12:	46c0      	nop			@ (mov r8, r8)
 800be14:	200006ec 	.word	0x200006ec

0800be18 <_read_r>:
 800be18:	b570      	push	{r4, r5, r6, lr}
 800be1a:	0004      	movs	r4, r0
 800be1c:	0008      	movs	r0, r1
 800be1e:	0011      	movs	r1, r2
 800be20:	001a      	movs	r2, r3
 800be22:	2300      	movs	r3, #0
 800be24:	4d05      	ldr	r5, [pc, #20]	@ (800be3c <_read_r+0x24>)
 800be26:	602b      	str	r3, [r5, #0]
 800be28:	f7f9 f8ab 	bl	8004f82 <_read>
 800be2c:	1c43      	adds	r3, r0, #1
 800be2e:	d103      	bne.n	800be38 <_read_r+0x20>
 800be30:	682b      	ldr	r3, [r5, #0]
 800be32:	2b00      	cmp	r3, #0
 800be34:	d000      	beq.n	800be38 <_read_r+0x20>
 800be36:	6023      	str	r3, [r4, #0]
 800be38:	bd70      	pop	{r4, r5, r6, pc}
 800be3a:	46c0      	nop			@ (mov r8, r8)
 800be3c:	200006ec 	.word	0x200006ec

0800be40 <_write_r>:
 800be40:	b570      	push	{r4, r5, r6, lr}
 800be42:	0004      	movs	r4, r0
 800be44:	0008      	movs	r0, r1
 800be46:	0011      	movs	r1, r2
 800be48:	001a      	movs	r2, r3
 800be4a:	2300      	movs	r3, #0
 800be4c:	4d05      	ldr	r5, [pc, #20]	@ (800be64 <_write_r+0x24>)
 800be4e:	602b      	str	r3, [r5, #0]
 800be50:	f7f9 f8b4 	bl	8004fbc <_write>
 800be54:	1c43      	adds	r3, r0, #1
 800be56:	d103      	bne.n	800be60 <_write_r+0x20>
 800be58:	682b      	ldr	r3, [r5, #0]
 800be5a:	2b00      	cmp	r3, #0
 800be5c:	d000      	beq.n	800be60 <_write_r+0x20>
 800be5e:	6023      	str	r3, [r4, #0]
 800be60:	bd70      	pop	{r4, r5, r6, pc}
 800be62:	46c0      	nop			@ (mov r8, r8)
 800be64:	200006ec 	.word	0x200006ec

0800be68 <__errno>:
 800be68:	4b01      	ldr	r3, [pc, #4]	@ (800be70 <__errno+0x8>)
 800be6a:	6818      	ldr	r0, [r3, #0]
 800be6c:	4770      	bx	lr
 800be6e:	46c0      	nop			@ (mov r8, r8)
 800be70:	20000028 	.word	0x20000028

0800be74 <__libc_init_array>:
 800be74:	b570      	push	{r4, r5, r6, lr}
 800be76:	2600      	movs	r6, #0
 800be78:	4c0c      	ldr	r4, [pc, #48]	@ (800beac <__libc_init_array+0x38>)
 800be7a:	4d0d      	ldr	r5, [pc, #52]	@ (800beb0 <__libc_init_array+0x3c>)
 800be7c:	1b64      	subs	r4, r4, r5
 800be7e:	10a4      	asrs	r4, r4, #2
 800be80:	42a6      	cmp	r6, r4
 800be82:	d109      	bne.n	800be98 <__libc_init_array+0x24>
 800be84:	2600      	movs	r6, #0
 800be86:	f002 f8fb 	bl	800e080 <_init>
 800be8a:	4c0a      	ldr	r4, [pc, #40]	@ (800beb4 <__libc_init_array+0x40>)
 800be8c:	4d0a      	ldr	r5, [pc, #40]	@ (800beb8 <__libc_init_array+0x44>)
 800be8e:	1b64      	subs	r4, r4, r5
 800be90:	10a4      	asrs	r4, r4, #2
 800be92:	42a6      	cmp	r6, r4
 800be94:	d105      	bne.n	800bea2 <__libc_init_array+0x2e>
 800be96:	bd70      	pop	{r4, r5, r6, pc}
 800be98:	00b3      	lsls	r3, r6, #2
 800be9a:	58eb      	ldr	r3, [r5, r3]
 800be9c:	4798      	blx	r3
 800be9e:	3601      	adds	r6, #1
 800bea0:	e7ee      	b.n	800be80 <__libc_init_array+0xc>
 800bea2:	00b3      	lsls	r3, r6, #2
 800bea4:	58eb      	ldr	r3, [r5, r3]
 800bea6:	4798      	blx	r3
 800bea8:	3601      	adds	r6, #1
 800beaa:	e7f2      	b.n	800be92 <__libc_init_array+0x1e>
 800beac:	0800e73c 	.word	0x0800e73c
 800beb0:	0800e73c 	.word	0x0800e73c
 800beb4:	0800e740 	.word	0x0800e740
 800beb8:	0800e73c 	.word	0x0800e73c

0800bebc <__retarget_lock_init_recursive>:
 800bebc:	4770      	bx	lr

0800bebe <__retarget_lock_acquire_recursive>:
 800bebe:	4770      	bx	lr

0800bec0 <__retarget_lock_release_recursive>:
 800bec0:	4770      	bx	lr

0800bec2 <strcpy>:
 800bec2:	0003      	movs	r3, r0
 800bec4:	780a      	ldrb	r2, [r1, #0]
 800bec6:	3101      	adds	r1, #1
 800bec8:	701a      	strb	r2, [r3, #0]
 800beca:	3301      	adds	r3, #1
 800becc:	2a00      	cmp	r2, #0
 800bece:	d1f9      	bne.n	800bec4 <strcpy+0x2>
 800bed0:	4770      	bx	lr

0800bed2 <memchr>:
 800bed2:	b2c9      	uxtb	r1, r1
 800bed4:	1882      	adds	r2, r0, r2
 800bed6:	4290      	cmp	r0, r2
 800bed8:	d101      	bne.n	800bede <memchr+0xc>
 800beda:	2000      	movs	r0, #0
 800bedc:	4770      	bx	lr
 800bede:	7803      	ldrb	r3, [r0, #0]
 800bee0:	428b      	cmp	r3, r1
 800bee2:	d0fb      	beq.n	800bedc <memchr+0xa>
 800bee4:	3001      	adds	r0, #1
 800bee6:	e7f6      	b.n	800bed6 <memchr+0x4>

0800bee8 <quorem>:
 800bee8:	b5f0      	push	{r4, r5, r6, r7, lr}
 800beea:	6903      	ldr	r3, [r0, #16]
 800beec:	690c      	ldr	r4, [r1, #16]
 800beee:	b089      	sub	sp, #36	@ 0x24
 800bef0:	9003      	str	r0, [sp, #12]
 800bef2:	9106      	str	r1, [sp, #24]
 800bef4:	2000      	movs	r0, #0
 800bef6:	42a3      	cmp	r3, r4
 800bef8:	db63      	blt.n	800bfc2 <quorem+0xda>
 800befa:	000b      	movs	r3, r1
 800befc:	3c01      	subs	r4, #1
 800befe:	3314      	adds	r3, #20
 800bf00:	00a5      	lsls	r5, r4, #2
 800bf02:	9304      	str	r3, [sp, #16]
 800bf04:	195b      	adds	r3, r3, r5
 800bf06:	9305      	str	r3, [sp, #20]
 800bf08:	9b03      	ldr	r3, [sp, #12]
 800bf0a:	3314      	adds	r3, #20
 800bf0c:	9301      	str	r3, [sp, #4]
 800bf0e:	195d      	adds	r5, r3, r5
 800bf10:	9b05      	ldr	r3, [sp, #20]
 800bf12:	682f      	ldr	r7, [r5, #0]
 800bf14:	681e      	ldr	r6, [r3, #0]
 800bf16:	0038      	movs	r0, r7
 800bf18:	3601      	adds	r6, #1
 800bf1a:	0031      	movs	r1, r6
 800bf1c:	f7f4 f90c 	bl	8000138 <__udivsi3>
 800bf20:	9002      	str	r0, [sp, #8]
 800bf22:	42b7      	cmp	r7, r6
 800bf24:	d327      	bcc.n	800bf76 <quorem+0x8e>
 800bf26:	9b04      	ldr	r3, [sp, #16]
 800bf28:	2700      	movs	r7, #0
 800bf2a:	469c      	mov	ip, r3
 800bf2c:	9e01      	ldr	r6, [sp, #4]
 800bf2e:	9707      	str	r7, [sp, #28]
 800bf30:	4662      	mov	r2, ip
 800bf32:	ca08      	ldmia	r2!, {r3}
 800bf34:	6830      	ldr	r0, [r6, #0]
 800bf36:	4694      	mov	ip, r2
 800bf38:	9a02      	ldr	r2, [sp, #8]
 800bf3a:	b299      	uxth	r1, r3
 800bf3c:	4351      	muls	r1, r2
 800bf3e:	0c1b      	lsrs	r3, r3, #16
 800bf40:	4353      	muls	r3, r2
 800bf42:	19c9      	adds	r1, r1, r7
 800bf44:	0c0a      	lsrs	r2, r1, #16
 800bf46:	189b      	adds	r3, r3, r2
 800bf48:	b289      	uxth	r1, r1
 800bf4a:	b282      	uxth	r2, r0
 800bf4c:	1a52      	subs	r2, r2, r1
 800bf4e:	9907      	ldr	r1, [sp, #28]
 800bf50:	0c1f      	lsrs	r7, r3, #16
 800bf52:	1852      	adds	r2, r2, r1
 800bf54:	0c00      	lsrs	r0, r0, #16
 800bf56:	b29b      	uxth	r3, r3
 800bf58:	1411      	asrs	r1, r2, #16
 800bf5a:	1ac3      	subs	r3, r0, r3
 800bf5c:	185b      	adds	r3, r3, r1
 800bf5e:	1419      	asrs	r1, r3, #16
 800bf60:	b292      	uxth	r2, r2
 800bf62:	041b      	lsls	r3, r3, #16
 800bf64:	431a      	orrs	r2, r3
 800bf66:	9b05      	ldr	r3, [sp, #20]
 800bf68:	9107      	str	r1, [sp, #28]
 800bf6a:	c604      	stmia	r6!, {r2}
 800bf6c:	4563      	cmp	r3, ip
 800bf6e:	d2df      	bcs.n	800bf30 <quorem+0x48>
 800bf70:	682b      	ldr	r3, [r5, #0]
 800bf72:	2b00      	cmp	r3, #0
 800bf74:	d02b      	beq.n	800bfce <quorem+0xe6>
 800bf76:	9906      	ldr	r1, [sp, #24]
 800bf78:	9803      	ldr	r0, [sp, #12]
 800bf7a:	f001 f9b7 	bl	800d2ec <__mcmp>
 800bf7e:	2800      	cmp	r0, #0
 800bf80:	db1e      	blt.n	800bfc0 <quorem+0xd8>
 800bf82:	2600      	movs	r6, #0
 800bf84:	9d01      	ldr	r5, [sp, #4]
 800bf86:	9904      	ldr	r1, [sp, #16]
 800bf88:	c901      	ldmia	r1!, {r0}
 800bf8a:	682b      	ldr	r3, [r5, #0]
 800bf8c:	b287      	uxth	r7, r0
 800bf8e:	b29a      	uxth	r2, r3
 800bf90:	1bd2      	subs	r2, r2, r7
 800bf92:	1992      	adds	r2, r2, r6
 800bf94:	0c00      	lsrs	r0, r0, #16
 800bf96:	0c1b      	lsrs	r3, r3, #16
 800bf98:	1a1b      	subs	r3, r3, r0
 800bf9a:	1410      	asrs	r0, r2, #16
 800bf9c:	181b      	adds	r3, r3, r0
 800bf9e:	141e      	asrs	r6, r3, #16
 800bfa0:	b292      	uxth	r2, r2
 800bfa2:	041b      	lsls	r3, r3, #16
 800bfa4:	431a      	orrs	r2, r3
 800bfa6:	9b05      	ldr	r3, [sp, #20]
 800bfa8:	c504      	stmia	r5!, {r2}
 800bfaa:	428b      	cmp	r3, r1
 800bfac:	d2ec      	bcs.n	800bf88 <quorem+0xa0>
 800bfae:	9a01      	ldr	r2, [sp, #4]
 800bfb0:	00a3      	lsls	r3, r4, #2
 800bfb2:	18d3      	adds	r3, r2, r3
 800bfb4:	681a      	ldr	r2, [r3, #0]
 800bfb6:	2a00      	cmp	r2, #0
 800bfb8:	d014      	beq.n	800bfe4 <quorem+0xfc>
 800bfba:	9b02      	ldr	r3, [sp, #8]
 800bfbc:	3301      	adds	r3, #1
 800bfbe:	9302      	str	r3, [sp, #8]
 800bfc0:	9802      	ldr	r0, [sp, #8]
 800bfc2:	b009      	add	sp, #36	@ 0x24
 800bfc4:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800bfc6:	682b      	ldr	r3, [r5, #0]
 800bfc8:	2b00      	cmp	r3, #0
 800bfca:	d104      	bne.n	800bfd6 <quorem+0xee>
 800bfcc:	3c01      	subs	r4, #1
 800bfce:	9b01      	ldr	r3, [sp, #4]
 800bfd0:	3d04      	subs	r5, #4
 800bfd2:	42ab      	cmp	r3, r5
 800bfd4:	d3f7      	bcc.n	800bfc6 <quorem+0xde>
 800bfd6:	9b03      	ldr	r3, [sp, #12]
 800bfd8:	611c      	str	r4, [r3, #16]
 800bfda:	e7cc      	b.n	800bf76 <quorem+0x8e>
 800bfdc:	681a      	ldr	r2, [r3, #0]
 800bfde:	2a00      	cmp	r2, #0
 800bfe0:	d104      	bne.n	800bfec <quorem+0x104>
 800bfe2:	3c01      	subs	r4, #1
 800bfe4:	9a01      	ldr	r2, [sp, #4]
 800bfe6:	3b04      	subs	r3, #4
 800bfe8:	429a      	cmp	r2, r3
 800bfea:	d3f7      	bcc.n	800bfdc <quorem+0xf4>
 800bfec:	9b03      	ldr	r3, [sp, #12]
 800bfee:	611c      	str	r4, [r3, #16]
 800bff0:	e7e3      	b.n	800bfba <quorem+0xd2>
	...

0800bff4 <_dtoa_r>:
 800bff4:	b5f0      	push	{r4, r5, r6, r7, lr}
 800bff6:	0014      	movs	r4, r2
 800bff8:	001d      	movs	r5, r3
 800bffa:	69c6      	ldr	r6, [r0, #28]
 800bffc:	b09d      	sub	sp, #116	@ 0x74
 800bffe:	940a      	str	r4, [sp, #40]	@ 0x28
 800c000:	950b      	str	r5, [sp, #44]	@ 0x2c
 800c002:	9f25      	ldr	r7, [sp, #148]	@ 0x94
 800c004:	9003      	str	r0, [sp, #12]
 800c006:	2e00      	cmp	r6, #0
 800c008:	d10f      	bne.n	800c02a <_dtoa_r+0x36>
 800c00a:	2010      	movs	r0, #16
 800c00c:	f000 fe2c 	bl	800cc68 <malloc>
 800c010:	9b03      	ldr	r3, [sp, #12]
 800c012:	1e02      	subs	r2, r0, #0
 800c014:	61d8      	str	r0, [r3, #28]
 800c016:	d104      	bne.n	800c022 <_dtoa_r+0x2e>
 800c018:	21ef      	movs	r1, #239	@ 0xef
 800c01a:	4bc7      	ldr	r3, [pc, #796]	@ (800c338 <_dtoa_r+0x344>)
 800c01c:	48c7      	ldr	r0, [pc, #796]	@ (800c33c <_dtoa_r+0x348>)
 800c01e:	f001 fcb9 	bl	800d994 <__assert_func>
 800c022:	6046      	str	r6, [r0, #4]
 800c024:	6086      	str	r6, [r0, #8]
 800c026:	6006      	str	r6, [r0, #0]
 800c028:	60c6      	str	r6, [r0, #12]
 800c02a:	9b03      	ldr	r3, [sp, #12]
 800c02c:	69db      	ldr	r3, [r3, #28]
 800c02e:	6819      	ldr	r1, [r3, #0]
 800c030:	2900      	cmp	r1, #0
 800c032:	d00b      	beq.n	800c04c <_dtoa_r+0x58>
 800c034:	685a      	ldr	r2, [r3, #4]
 800c036:	2301      	movs	r3, #1
 800c038:	4093      	lsls	r3, r2
 800c03a:	604a      	str	r2, [r1, #4]
 800c03c:	608b      	str	r3, [r1, #8]
 800c03e:	9803      	ldr	r0, [sp, #12]
 800c040:	f000 ff12 	bl	800ce68 <_Bfree>
 800c044:	2200      	movs	r2, #0
 800c046:	9b03      	ldr	r3, [sp, #12]
 800c048:	69db      	ldr	r3, [r3, #28]
 800c04a:	601a      	str	r2, [r3, #0]
 800c04c:	2d00      	cmp	r5, #0
 800c04e:	da1e      	bge.n	800c08e <_dtoa_r+0x9a>
 800c050:	2301      	movs	r3, #1
 800c052:	603b      	str	r3, [r7, #0]
 800c054:	006b      	lsls	r3, r5, #1
 800c056:	085b      	lsrs	r3, r3, #1
 800c058:	930b      	str	r3, [sp, #44]	@ 0x2c
 800c05a:	9f0b      	ldr	r7, [sp, #44]	@ 0x2c
 800c05c:	4bb8      	ldr	r3, [pc, #736]	@ (800c340 <_dtoa_r+0x34c>)
 800c05e:	4ab8      	ldr	r2, [pc, #736]	@ (800c340 <_dtoa_r+0x34c>)
 800c060:	403b      	ands	r3, r7
 800c062:	4293      	cmp	r3, r2
 800c064:	d116      	bne.n	800c094 <_dtoa_r+0xa0>
 800c066:	4bb7      	ldr	r3, [pc, #732]	@ (800c344 <_dtoa_r+0x350>)
 800c068:	9a24      	ldr	r2, [sp, #144]	@ 0x90
 800c06a:	6013      	str	r3, [r2, #0]
 800c06c:	033b      	lsls	r3, r7, #12
 800c06e:	0b1b      	lsrs	r3, r3, #12
 800c070:	4323      	orrs	r3, r4
 800c072:	d101      	bne.n	800c078 <_dtoa_r+0x84>
 800c074:	f000 fd80 	bl	800cb78 <_dtoa_r+0xb84>
 800c078:	4bb3      	ldr	r3, [pc, #716]	@ (800c348 <_dtoa_r+0x354>)
 800c07a:	9a26      	ldr	r2, [sp, #152]	@ 0x98
 800c07c:	9308      	str	r3, [sp, #32]
 800c07e:	2a00      	cmp	r2, #0
 800c080:	d002      	beq.n	800c088 <_dtoa_r+0x94>
 800c082:	4bb2      	ldr	r3, [pc, #712]	@ (800c34c <_dtoa_r+0x358>)
 800c084:	9a26      	ldr	r2, [sp, #152]	@ 0x98
 800c086:	6013      	str	r3, [r2, #0]
 800c088:	9808      	ldr	r0, [sp, #32]
 800c08a:	b01d      	add	sp, #116	@ 0x74
 800c08c:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800c08e:	2300      	movs	r3, #0
 800c090:	603b      	str	r3, [r7, #0]
 800c092:	e7e2      	b.n	800c05a <_dtoa_r+0x66>
 800c094:	9a0a      	ldr	r2, [sp, #40]	@ 0x28
 800c096:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 800c098:	9212      	str	r2, [sp, #72]	@ 0x48
 800c09a:	9313      	str	r3, [sp, #76]	@ 0x4c
 800c09c:	9812      	ldr	r0, [sp, #72]	@ 0x48
 800c09e:	9913      	ldr	r1, [sp, #76]	@ 0x4c
 800c0a0:	2200      	movs	r2, #0
 800c0a2:	2300      	movs	r3, #0
 800c0a4:	f7f4 f9ce 	bl	8000444 <__aeabi_dcmpeq>
 800c0a8:	1e06      	subs	r6, r0, #0
 800c0aa:	d00b      	beq.n	800c0c4 <_dtoa_r+0xd0>
 800c0ac:	2301      	movs	r3, #1
 800c0ae:	9a24      	ldr	r2, [sp, #144]	@ 0x90
 800c0b0:	6013      	str	r3, [r2, #0]
 800c0b2:	9b26      	ldr	r3, [sp, #152]	@ 0x98
 800c0b4:	2b00      	cmp	r3, #0
 800c0b6:	d002      	beq.n	800c0be <_dtoa_r+0xca>
 800c0b8:	4ba5      	ldr	r3, [pc, #660]	@ (800c350 <_dtoa_r+0x35c>)
 800c0ba:	9a26      	ldr	r2, [sp, #152]	@ 0x98
 800c0bc:	6013      	str	r3, [r2, #0]
 800c0be:	4ba5      	ldr	r3, [pc, #660]	@ (800c354 <_dtoa_r+0x360>)
 800c0c0:	9308      	str	r3, [sp, #32]
 800c0c2:	e7e1      	b.n	800c088 <_dtoa_r+0x94>
 800c0c4:	ab1a      	add	r3, sp, #104	@ 0x68
 800c0c6:	9301      	str	r3, [sp, #4]
 800c0c8:	ab1b      	add	r3, sp, #108	@ 0x6c
 800c0ca:	9300      	str	r3, [sp, #0]
 800c0cc:	9803      	ldr	r0, [sp, #12]
 800c0ce:	9a12      	ldr	r2, [sp, #72]	@ 0x48
 800c0d0:	9b13      	ldr	r3, [sp, #76]	@ 0x4c
 800c0d2:	f001 f9c1 	bl	800d458 <__d2b>
 800c0d6:	007a      	lsls	r2, r7, #1
 800c0d8:	9005      	str	r0, [sp, #20]
 800c0da:	0d52      	lsrs	r2, r2, #21
 800c0dc:	d100      	bne.n	800c0e0 <_dtoa_r+0xec>
 800c0de:	e07b      	b.n	800c1d8 <_dtoa_r+0x1e4>
 800c0e0:	9b13      	ldr	r3, [sp, #76]	@ 0x4c
 800c0e2:	9618      	str	r6, [sp, #96]	@ 0x60
 800c0e4:	0319      	lsls	r1, r3, #12
 800c0e6:	4b9c      	ldr	r3, [pc, #624]	@ (800c358 <_dtoa_r+0x364>)
 800c0e8:	0b09      	lsrs	r1, r1, #12
 800c0ea:	430b      	orrs	r3, r1
 800c0ec:	499b      	ldr	r1, [pc, #620]	@ (800c35c <_dtoa_r+0x368>)
 800c0ee:	1857      	adds	r7, r2, r1
 800c0f0:	9812      	ldr	r0, [sp, #72]	@ 0x48
 800c0f2:	9913      	ldr	r1, [sp, #76]	@ 0x4c
 800c0f4:	0019      	movs	r1, r3
 800c0f6:	2200      	movs	r2, #0
 800c0f8:	4b99      	ldr	r3, [pc, #612]	@ (800c360 <_dtoa_r+0x36c>)
 800c0fa:	f7f6 fac1 	bl	8002680 <__aeabi_dsub>
 800c0fe:	4a99      	ldr	r2, [pc, #612]	@ (800c364 <_dtoa_r+0x370>)
 800c100:	4b99      	ldr	r3, [pc, #612]	@ (800c368 <_dtoa_r+0x374>)
 800c102:	f7f5 ffd7 	bl	80020b4 <__aeabi_dmul>
 800c106:	4a99      	ldr	r2, [pc, #612]	@ (800c36c <_dtoa_r+0x378>)
 800c108:	4b99      	ldr	r3, [pc, #612]	@ (800c370 <_dtoa_r+0x37c>)
 800c10a:	f7f4 ffd3 	bl	80010b4 <__aeabi_dadd>
 800c10e:	0004      	movs	r4, r0
 800c110:	0038      	movs	r0, r7
 800c112:	000d      	movs	r5, r1
 800c114:	f7f6 ff1c 	bl	8002f50 <__aeabi_i2d>
 800c118:	4a96      	ldr	r2, [pc, #600]	@ (800c374 <_dtoa_r+0x380>)
 800c11a:	4b97      	ldr	r3, [pc, #604]	@ (800c378 <_dtoa_r+0x384>)
 800c11c:	f7f5 ffca 	bl	80020b4 <__aeabi_dmul>
 800c120:	0002      	movs	r2, r0
 800c122:	000b      	movs	r3, r1
 800c124:	0020      	movs	r0, r4
 800c126:	0029      	movs	r1, r5
 800c128:	f7f4 ffc4 	bl	80010b4 <__aeabi_dadd>
 800c12c:	0004      	movs	r4, r0
 800c12e:	000d      	movs	r5, r1
 800c130:	f7f6 fed2 	bl	8002ed8 <__aeabi_d2iz>
 800c134:	2200      	movs	r2, #0
 800c136:	9004      	str	r0, [sp, #16]
 800c138:	2300      	movs	r3, #0
 800c13a:	0020      	movs	r0, r4
 800c13c:	0029      	movs	r1, r5
 800c13e:	f7f4 f987 	bl	8000450 <__aeabi_dcmplt>
 800c142:	2800      	cmp	r0, #0
 800c144:	d00b      	beq.n	800c15e <_dtoa_r+0x16a>
 800c146:	9804      	ldr	r0, [sp, #16]
 800c148:	f7f6 ff02 	bl	8002f50 <__aeabi_i2d>
 800c14c:	002b      	movs	r3, r5
 800c14e:	0022      	movs	r2, r4
 800c150:	f7f4 f978 	bl	8000444 <__aeabi_dcmpeq>
 800c154:	4243      	negs	r3, r0
 800c156:	4158      	adcs	r0, r3
 800c158:	9b04      	ldr	r3, [sp, #16]
 800c15a:	1a1b      	subs	r3, r3, r0
 800c15c:	9304      	str	r3, [sp, #16]
 800c15e:	2301      	movs	r3, #1
 800c160:	9315      	str	r3, [sp, #84]	@ 0x54
 800c162:	9b04      	ldr	r3, [sp, #16]
 800c164:	2b16      	cmp	r3, #22
 800c166:	d810      	bhi.n	800c18a <_dtoa_r+0x196>
 800c168:	9812      	ldr	r0, [sp, #72]	@ 0x48
 800c16a:	9913      	ldr	r1, [sp, #76]	@ 0x4c
 800c16c:	9a04      	ldr	r2, [sp, #16]
 800c16e:	4b83      	ldr	r3, [pc, #524]	@ (800c37c <_dtoa_r+0x388>)
 800c170:	00d2      	lsls	r2, r2, #3
 800c172:	189b      	adds	r3, r3, r2
 800c174:	681a      	ldr	r2, [r3, #0]
 800c176:	685b      	ldr	r3, [r3, #4]
 800c178:	f7f4 f96a 	bl	8000450 <__aeabi_dcmplt>
 800c17c:	2800      	cmp	r0, #0
 800c17e:	d047      	beq.n	800c210 <_dtoa_r+0x21c>
 800c180:	9b04      	ldr	r3, [sp, #16]
 800c182:	3b01      	subs	r3, #1
 800c184:	9304      	str	r3, [sp, #16]
 800c186:	2300      	movs	r3, #0
 800c188:	9315      	str	r3, [sp, #84]	@ 0x54
 800c18a:	2200      	movs	r2, #0
 800c18c:	9b1a      	ldr	r3, [sp, #104]	@ 0x68
 800c18e:	9206      	str	r2, [sp, #24]
 800c190:	1bdb      	subs	r3, r3, r7
 800c192:	1e5a      	subs	r2, r3, #1
 800c194:	d53e      	bpl.n	800c214 <_dtoa_r+0x220>
 800c196:	2201      	movs	r2, #1
 800c198:	1ad3      	subs	r3, r2, r3
 800c19a:	9306      	str	r3, [sp, #24]
 800c19c:	2300      	movs	r3, #0
 800c19e:	930d      	str	r3, [sp, #52]	@ 0x34
 800c1a0:	9b04      	ldr	r3, [sp, #16]
 800c1a2:	2b00      	cmp	r3, #0
 800c1a4:	db38      	blt.n	800c218 <_dtoa_r+0x224>
 800c1a6:	9a04      	ldr	r2, [sp, #16]
 800c1a8:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 800c1aa:	4694      	mov	ip, r2
 800c1ac:	4463      	add	r3, ip
 800c1ae:	930d      	str	r3, [sp, #52]	@ 0x34
 800c1b0:	2300      	movs	r3, #0
 800c1b2:	9214      	str	r2, [sp, #80]	@ 0x50
 800c1b4:	930f      	str	r3, [sp, #60]	@ 0x3c
 800c1b6:	9b22      	ldr	r3, [sp, #136]	@ 0x88
 800c1b8:	2401      	movs	r4, #1
 800c1ba:	2b09      	cmp	r3, #9
 800c1bc:	d862      	bhi.n	800c284 <_dtoa_r+0x290>
 800c1be:	2b05      	cmp	r3, #5
 800c1c0:	dd02      	ble.n	800c1c8 <_dtoa_r+0x1d4>
 800c1c2:	2400      	movs	r4, #0
 800c1c4:	3b04      	subs	r3, #4
 800c1c6:	9322      	str	r3, [sp, #136]	@ 0x88
 800c1c8:	9b22      	ldr	r3, [sp, #136]	@ 0x88
 800c1ca:	1e98      	subs	r0, r3, #2
 800c1cc:	2803      	cmp	r0, #3
 800c1ce:	d863      	bhi.n	800c298 <_dtoa_r+0x2a4>
 800c1d0:	f7f3 ff9e 	bl	8000110 <__gnu_thumb1_case_uqi>
 800c1d4:	2b385654 	.word	0x2b385654
 800c1d8:	9b1b      	ldr	r3, [sp, #108]	@ 0x6c
 800c1da:	9e1a      	ldr	r6, [sp, #104]	@ 0x68
 800c1dc:	18f6      	adds	r6, r6, r3
 800c1de:	4b68      	ldr	r3, [pc, #416]	@ (800c380 <_dtoa_r+0x38c>)
 800c1e0:	18f2      	adds	r2, r6, r3
 800c1e2:	2a20      	cmp	r2, #32
 800c1e4:	dd0f      	ble.n	800c206 <_dtoa_r+0x212>
 800c1e6:	2340      	movs	r3, #64	@ 0x40
 800c1e8:	1a9b      	subs	r3, r3, r2
 800c1ea:	409f      	lsls	r7, r3
 800c1ec:	4b65      	ldr	r3, [pc, #404]	@ (800c384 <_dtoa_r+0x390>)
 800c1ee:	0038      	movs	r0, r7
 800c1f0:	18f3      	adds	r3, r6, r3
 800c1f2:	40dc      	lsrs	r4, r3
 800c1f4:	4320      	orrs	r0, r4
 800c1f6:	f7f6 fed9 	bl	8002fac <__aeabi_ui2d>
 800c1fa:	2201      	movs	r2, #1
 800c1fc:	4b62      	ldr	r3, [pc, #392]	@ (800c388 <_dtoa_r+0x394>)
 800c1fe:	1e77      	subs	r7, r6, #1
 800c200:	18cb      	adds	r3, r1, r3
 800c202:	9218      	str	r2, [sp, #96]	@ 0x60
 800c204:	e776      	b.n	800c0f4 <_dtoa_r+0x100>
 800c206:	2320      	movs	r3, #32
 800c208:	0020      	movs	r0, r4
 800c20a:	1a9b      	subs	r3, r3, r2
 800c20c:	4098      	lsls	r0, r3
 800c20e:	e7f2      	b.n	800c1f6 <_dtoa_r+0x202>
 800c210:	9015      	str	r0, [sp, #84]	@ 0x54
 800c212:	e7ba      	b.n	800c18a <_dtoa_r+0x196>
 800c214:	920d      	str	r2, [sp, #52]	@ 0x34
 800c216:	e7c3      	b.n	800c1a0 <_dtoa_r+0x1ac>
 800c218:	9b06      	ldr	r3, [sp, #24]
 800c21a:	9a04      	ldr	r2, [sp, #16]
 800c21c:	1a9b      	subs	r3, r3, r2
 800c21e:	9306      	str	r3, [sp, #24]
 800c220:	4253      	negs	r3, r2
 800c222:	930f      	str	r3, [sp, #60]	@ 0x3c
 800c224:	2300      	movs	r3, #0
 800c226:	9314      	str	r3, [sp, #80]	@ 0x50
 800c228:	e7c5      	b.n	800c1b6 <_dtoa_r+0x1c2>
 800c22a:	2301      	movs	r3, #1
 800c22c:	9a23      	ldr	r2, [sp, #140]	@ 0x8c
 800c22e:	9310      	str	r3, [sp, #64]	@ 0x40
 800c230:	4694      	mov	ip, r2
 800c232:	9b04      	ldr	r3, [sp, #16]
 800c234:	4463      	add	r3, ip
 800c236:	930e      	str	r3, [sp, #56]	@ 0x38
 800c238:	3301      	adds	r3, #1
 800c23a:	9309      	str	r3, [sp, #36]	@ 0x24
 800c23c:	2b00      	cmp	r3, #0
 800c23e:	dc08      	bgt.n	800c252 <_dtoa_r+0x25e>
 800c240:	2301      	movs	r3, #1
 800c242:	e006      	b.n	800c252 <_dtoa_r+0x25e>
 800c244:	2301      	movs	r3, #1
 800c246:	9310      	str	r3, [sp, #64]	@ 0x40
 800c248:	9b23      	ldr	r3, [sp, #140]	@ 0x8c
 800c24a:	2b00      	cmp	r3, #0
 800c24c:	dd28      	ble.n	800c2a0 <_dtoa_r+0x2ac>
 800c24e:	930e      	str	r3, [sp, #56]	@ 0x38
 800c250:	9309      	str	r3, [sp, #36]	@ 0x24
 800c252:	9a03      	ldr	r2, [sp, #12]
 800c254:	2100      	movs	r1, #0
 800c256:	69d0      	ldr	r0, [r2, #28]
 800c258:	2204      	movs	r2, #4
 800c25a:	0015      	movs	r5, r2
 800c25c:	3514      	adds	r5, #20
 800c25e:	429d      	cmp	r5, r3
 800c260:	d923      	bls.n	800c2aa <_dtoa_r+0x2b6>
 800c262:	6041      	str	r1, [r0, #4]
 800c264:	9803      	ldr	r0, [sp, #12]
 800c266:	f000 fdbb 	bl	800cde0 <_Balloc>
 800c26a:	9008      	str	r0, [sp, #32]
 800c26c:	2800      	cmp	r0, #0
 800c26e:	d11f      	bne.n	800c2b0 <_dtoa_r+0x2bc>
 800c270:	21b0      	movs	r1, #176	@ 0xb0
 800c272:	4b46      	ldr	r3, [pc, #280]	@ (800c38c <_dtoa_r+0x398>)
 800c274:	4831      	ldr	r0, [pc, #196]	@ (800c33c <_dtoa_r+0x348>)
 800c276:	9a08      	ldr	r2, [sp, #32]
 800c278:	31ff      	adds	r1, #255	@ 0xff
 800c27a:	e6d0      	b.n	800c01e <_dtoa_r+0x2a>
 800c27c:	2300      	movs	r3, #0
 800c27e:	e7e2      	b.n	800c246 <_dtoa_r+0x252>
 800c280:	2300      	movs	r3, #0
 800c282:	e7d3      	b.n	800c22c <_dtoa_r+0x238>
 800c284:	2300      	movs	r3, #0
 800c286:	9410      	str	r4, [sp, #64]	@ 0x40
 800c288:	9322      	str	r3, [sp, #136]	@ 0x88
 800c28a:	3b01      	subs	r3, #1
 800c28c:	2200      	movs	r2, #0
 800c28e:	930e      	str	r3, [sp, #56]	@ 0x38
 800c290:	9309      	str	r3, [sp, #36]	@ 0x24
 800c292:	3313      	adds	r3, #19
 800c294:	9223      	str	r2, [sp, #140]	@ 0x8c
 800c296:	e7dc      	b.n	800c252 <_dtoa_r+0x25e>
 800c298:	2301      	movs	r3, #1
 800c29a:	9310      	str	r3, [sp, #64]	@ 0x40
 800c29c:	3b02      	subs	r3, #2
 800c29e:	e7f5      	b.n	800c28c <_dtoa_r+0x298>
 800c2a0:	2301      	movs	r3, #1
 800c2a2:	001a      	movs	r2, r3
 800c2a4:	930e      	str	r3, [sp, #56]	@ 0x38
 800c2a6:	9309      	str	r3, [sp, #36]	@ 0x24
 800c2a8:	e7f4      	b.n	800c294 <_dtoa_r+0x2a0>
 800c2aa:	3101      	adds	r1, #1
 800c2ac:	0052      	lsls	r2, r2, #1
 800c2ae:	e7d4      	b.n	800c25a <_dtoa_r+0x266>
 800c2b0:	9b03      	ldr	r3, [sp, #12]
 800c2b2:	9a08      	ldr	r2, [sp, #32]
 800c2b4:	69db      	ldr	r3, [r3, #28]
 800c2b6:	601a      	str	r2, [r3, #0]
 800c2b8:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800c2ba:	2b0e      	cmp	r3, #14
 800c2bc:	d900      	bls.n	800c2c0 <_dtoa_r+0x2cc>
 800c2be:	e0d6      	b.n	800c46e <_dtoa_r+0x47a>
 800c2c0:	2c00      	cmp	r4, #0
 800c2c2:	d100      	bne.n	800c2c6 <_dtoa_r+0x2d2>
 800c2c4:	e0d3      	b.n	800c46e <_dtoa_r+0x47a>
 800c2c6:	9b04      	ldr	r3, [sp, #16]
 800c2c8:	2b00      	cmp	r3, #0
 800c2ca:	dd63      	ble.n	800c394 <_dtoa_r+0x3a0>
 800c2cc:	210f      	movs	r1, #15
 800c2ce:	9a04      	ldr	r2, [sp, #16]
 800c2d0:	4b2a      	ldr	r3, [pc, #168]	@ (800c37c <_dtoa_r+0x388>)
 800c2d2:	400a      	ands	r2, r1
 800c2d4:	00d2      	lsls	r2, r2, #3
 800c2d6:	189b      	adds	r3, r3, r2
 800c2d8:	681e      	ldr	r6, [r3, #0]
 800c2da:	685f      	ldr	r7, [r3, #4]
 800c2dc:	9b04      	ldr	r3, [sp, #16]
 800c2de:	2402      	movs	r4, #2
 800c2e0:	111d      	asrs	r5, r3, #4
 800c2e2:	05db      	lsls	r3, r3, #23
 800c2e4:	d50a      	bpl.n	800c2fc <_dtoa_r+0x308>
 800c2e6:	4b2a      	ldr	r3, [pc, #168]	@ (800c390 <_dtoa_r+0x39c>)
 800c2e8:	400d      	ands	r5, r1
 800c2ea:	6a1a      	ldr	r2, [r3, #32]
 800c2ec:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800c2ee:	9812      	ldr	r0, [sp, #72]	@ 0x48
 800c2f0:	9913      	ldr	r1, [sp, #76]	@ 0x4c
 800c2f2:	f7f5 faa5 	bl	8001840 <__aeabi_ddiv>
 800c2f6:	900a      	str	r0, [sp, #40]	@ 0x28
 800c2f8:	910b      	str	r1, [sp, #44]	@ 0x2c
 800c2fa:	3401      	adds	r4, #1
 800c2fc:	4b24      	ldr	r3, [pc, #144]	@ (800c390 <_dtoa_r+0x39c>)
 800c2fe:	930c      	str	r3, [sp, #48]	@ 0x30
 800c300:	2d00      	cmp	r5, #0
 800c302:	d108      	bne.n	800c316 <_dtoa_r+0x322>
 800c304:	980a      	ldr	r0, [sp, #40]	@ 0x28
 800c306:	990b      	ldr	r1, [sp, #44]	@ 0x2c
 800c308:	0032      	movs	r2, r6
 800c30a:	003b      	movs	r3, r7
 800c30c:	f7f5 fa98 	bl	8001840 <__aeabi_ddiv>
 800c310:	900a      	str	r0, [sp, #40]	@ 0x28
 800c312:	910b      	str	r1, [sp, #44]	@ 0x2c
 800c314:	e059      	b.n	800c3ca <_dtoa_r+0x3d6>
 800c316:	2301      	movs	r3, #1
 800c318:	421d      	tst	r5, r3
 800c31a:	d009      	beq.n	800c330 <_dtoa_r+0x33c>
 800c31c:	18e4      	adds	r4, r4, r3
 800c31e:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 800c320:	0030      	movs	r0, r6
 800c322:	681a      	ldr	r2, [r3, #0]
 800c324:	685b      	ldr	r3, [r3, #4]
 800c326:	0039      	movs	r1, r7
 800c328:	f7f5 fec4 	bl	80020b4 <__aeabi_dmul>
 800c32c:	0006      	movs	r6, r0
 800c32e:	000f      	movs	r7, r1
 800c330:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 800c332:	106d      	asrs	r5, r5, #1
 800c334:	3308      	adds	r3, #8
 800c336:	e7e2      	b.n	800c2fe <_dtoa_r+0x30a>
 800c338:	0800e405 	.word	0x0800e405
 800c33c:	0800e41c 	.word	0x0800e41c
 800c340:	7ff00000 	.word	0x7ff00000
 800c344:	0000270f 	.word	0x0000270f
 800c348:	0800e401 	.word	0x0800e401
 800c34c:	0800e404 	.word	0x0800e404
 800c350:	0800e3d5 	.word	0x0800e3d5
 800c354:	0800e3d4 	.word	0x0800e3d4
 800c358:	3ff00000 	.word	0x3ff00000
 800c35c:	fffffc01 	.word	0xfffffc01
 800c360:	3ff80000 	.word	0x3ff80000
 800c364:	636f4361 	.word	0x636f4361
 800c368:	3fd287a7 	.word	0x3fd287a7
 800c36c:	8b60c8b3 	.word	0x8b60c8b3
 800c370:	3fc68a28 	.word	0x3fc68a28
 800c374:	509f79fb 	.word	0x509f79fb
 800c378:	3fd34413 	.word	0x3fd34413
 800c37c:	0800e570 	.word	0x0800e570
 800c380:	00000432 	.word	0x00000432
 800c384:	00000412 	.word	0x00000412
 800c388:	fe100000 	.word	0xfe100000
 800c38c:	0800e474 	.word	0x0800e474
 800c390:	0800e548 	.word	0x0800e548
 800c394:	9b04      	ldr	r3, [sp, #16]
 800c396:	2402      	movs	r4, #2
 800c398:	2b00      	cmp	r3, #0
 800c39a:	d016      	beq.n	800c3ca <_dtoa_r+0x3d6>
 800c39c:	9812      	ldr	r0, [sp, #72]	@ 0x48
 800c39e:	9913      	ldr	r1, [sp, #76]	@ 0x4c
 800c3a0:	220f      	movs	r2, #15
 800c3a2:	425d      	negs	r5, r3
 800c3a4:	402a      	ands	r2, r5
 800c3a6:	4bd5      	ldr	r3, [pc, #852]	@ (800c6fc <_dtoa_r+0x708>)
 800c3a8:	00d2      	lsls	r2, r2, #3
 800c3aa:	189b      	adds	r3, r3, r2
 800c3ac:	681a      	ldr	r2, [r3, #0]
 800c3ae:	685b      	ldr	r3, [r3, #4]
 800c3b0:	f7f5 fe80 	bl	80020b4 <__aeabi_dmul>
 800c3b4:	2701      	movs	r7, #1
 800c3b6:	2300      	movs	r3, #0
 800c3b8:	900a      	str	r0, [sp, #40]	@ 0x28
 800c3ba:	910b      	str	r1, [sp, #44]	@ 0x2c
 800c3bc:	4ed0      	ldr	r6, [pc, #832]	@ (800c700 <_dtoa_r+0x70c>)
 800c3be:	112d      	asrs	r5, r5, #4
 800c3c0:	2d00      	cmp	r5, #0
 800c3c2:	d000      	beq.n	800c3c6 <_dtoa_r+0x3d2>
 800c3c4:	e095      	b.n	800c4f2 <_dtoa_r+0x4fe>
 800c3c6:	2b00      	cmp	r3, #0
 800c3c8:	d1a2      	bne.n	800c310 <_dtoa_r+0x31c>
 800c3ca:	9e0a      	ldr	r6, [sp, #40]	@ 0x28
 800c3cc:	9f0b      	ldr	r7, [sp, #44]	@ 0x2c
 800c3ce:	9b15      	ldr	r3, [sp, #84]	@ 0x54
 800c3d0:	2b00      	cmp	r3, #0
 800c3d2:	d100      	bne.n	800c3d6 <_dtoa_r+0x3e2>
 800c3d4:	e098      	b.n	800c508 <_dtoa_r+0x514>
 800c3d6:	2200      	movs	r2, #0
 800c3d8:	0030      	movs	r0, r6
 800c3da:	0039      	movs	r1, r7
 800c3dc:	4bc9      	ldr	r3, [pc, #804]	@ (800c704 <_dtoa_r+0x710>)
 800c3de:	f7f4 f837 	bl	8000450 <__aeabi_dcmplt>
 800c3e2:	2800      	cmp	r0, #0
 800c3e4:	d100      	bne.n	800c3e8 <_dtoa_r+0x3f4>
 800c3e6:	e08f      	b.n	800c508 <_dtoa_r+0x514>
 800c3e8:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800c3ea:	2b00      	cmp	r3, #0
 800c3ec:	d100      	bne.n	800c3f0 <_dtoa_r+0x3fc>
 800c3ee:	e08b      	b.n	800c508 <_dtoa_r+0x514>
 800c3f0:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 800c3f2:	2b00      	cmp	r3, #0
 800c3f4:	dd37      	ble.n	800c466 <_dtoa_r+0x472>
 800c3f6:	9b04      	ldr	r3, [sp, #16]
 800c3f8:	2200      	movs	r2, #0
 800c3fa:	3b01      	subs	r3, #1
 800c3fc:	930c      	str	r3, [sp, #48]	@ 0x30
 800c3fe:	0030      	movs	r0, r6
 800c400:	4bc1      	ldr	r3, [pc, #772]	@ (800c708 <_dtoa_r+0x714>)
 800c402:	0039      	movs	r1, r7
 800c404:	f7f5 fe56 	bl	80020b4 <__aeabi_dmul>
 800c408:	900a      	str	r0, [sp, #40]	@ 0x28
 800c40a:	910b      	str	r1, [sp, #44]	@ 0x2c
 800c40c:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 800c40e:	3401      	adds	r4, #1
 800c410:	0020      	movs	r0, r4
 800c412:	9311      	str	r3, [sp, #68]	@ 0x44
 800c414:	f7f6 fd9c 	bl	8002f50 <__aeabi_i2d>
 800c418:	9a0a      	ldr	r2, [sp, #40]	@ 0x28
 800c41a:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 800c41c:	f7f5 fe4a 	bl	80020b4 <__aeabi_dmul>
 800c420:	4bba      	ldr	r3, [pc, #744]	@ (800c70c <_dtoa_r+0x718>)
 800c422:	2200      	movs	r2, #0
 800c424:	f7f4 fe46 	bl	80010b4 <__aeabi_dadd>
 800c428:	4bb9      	ldr	r3, [pc, #740]	@ (800c710 <_dtoa_r+0x71c>)
 800c42a:	0006      	movs	r6, r0
 800c42c:	18cf      	adds	r7, r1, r3
 800c42e:	9b11      	ldr	r3, [sp, #68]	@ 0x44
 800c430:	2b00      	cmp	r3, #0
 800c432:	d16d      	bne.n	800c510 <_dtoa_r+0x51c>
 800c434:	980a      	ldr	r0, [sp, #40]	@ 0x28
 800c436:	990b      	ldr	r1, [sp, #44]	@ 0x2c
 800c438:	2200      	movs	r2, #0
 800c43a:	4bb6      	ldr	r3, [pc, #728]	@ (800c714 <_dtoa_r+0x720>)
 800c43c:	f7f6 f920 	bl	8002680 <__aeabi_dsub>
 800c440:	0032      	movs	r2, r6
 800c442:	003b      	movs	r3, r7
 800c444:	0004      	movs	r4, r0
 800c446:	000d      	movs	r5, r1
 800c448:	f7f4 f816 	bl	8000478 <__aeabi_dcmpgt>
 800c44c:	2800      	cmp	r0, #0
 800c44e:	d000      	beq.n	800c452 <_dtoa_r+0x45e>
 800c450:	e2b6      	b.n	800c9c0 <_dtoa_r+0x9cc>
 800c452:	2180      	movs	r1, #128	@ 0x80
 800c454:	0609      	lsls	r1, r1, #24
 800c456:	187b      	adds	r3, r7, r1
 800c458:	0032      	movs	r2, r6
 800c45a:	0020      	movs	r0, r4
 800c45c:	0029      	movs	r1, r5
 800c45e:	f7f3 fff7 	bl	8000450 <__aeabi_dcmplt>
 800c462:	2800      	cmp	r0, #0
 800c464:	d128      	bne.n	800c4b8 <_dtoa_r+0x4c4>
 800c466:	9b12      	ldr	r3, [sp, #72]	@ 0x48
 800c468:	9c13      	ldr	r4, [sp, #76]	@ 0x4c
 800c46a:	930a      	str	r3, [sp, #40]	@ 0x28
 800c46c:	940b      	str	r4, [sp, #44]	@ 0x2c
 800c46e:	9b1b      	ldr	r3, [sp, #108]	@ 0x6c
 800c470:	2b00      	cmp	r3, #0
 800c472:	da00      	bge.n	800c476 <_dtoa_r+0x482>
 800c474:	e174      	b.n	800c760 <_dtoa_r+0x76c>
 800c476:	9a04      	ldr	r2, [sp, #16]
 800c478:	2a0e      	cmp	r2, #14
 800c47a:	dd00      	ble.n	800c47e <_dtoa_r+0x48a>
 800c47c:	e170      	b.n	800c760 <_dtoa_r+0x76c>
 800c47e:	4b9f      	ldr	r3, [pc, #636]	@ (800c6fc <_dtoa_r+0x708>)
 800c480:	00d2      	lsls	r2, r2, #3
 800c482:	189b      	adds	r3, r3, r2
 800c484:	685c      	ldr	r4, [r3, #4]
 800c486:	681b      	ldr	r3, [r3, #0]
 800c488:	9306      	str	r3, [sp, #24]
 800c48a:	9407      	str	r4, [sp, #28]
 800c48c:	9b23      	ldr	r3, [sp, #140]	@ 0x8c
 800c48e:	2b00      	cmp	r3, #0
 800c490:	db00      	blt.n	800c494 <_dtoa_r+0x4a0>
 800c492:	e0e7      	b.n	800c664 <_dtoa_r+0x670>
 800c494:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800c496:	2b00      	cmp	r3, #0
 800c498:	dd00      	ble.n	800c49c <_dtoa_r+0x4a8>
 800c49a:	e0e3      	b.n	800c664 <_dtoa_r+0x670>
 800c49c:	d10c      	bne.n	800c4b8 <_dtoa_r+0x4c4>
 800c49e:	9806      	ldr	r0, [sp, #24]
 800c4a0:	9907      	ldr	r1, [sp, #28]
 800c4a2:	2200      	movs	r2, #0
 800c4a4:	4b9b      	ldr	r3, [pc, #620]	@ (800c714 <_dtoa_r+0x720>)
 800c4a6:	f7f5 fe05 	bl	80020b4 <__aeabi_dmul>
 800c4aa:	9a0a      	ldr	r2, [sp, #40]	@ 0x28
 800c4ac:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 800c4ae:	f7f3 ffed 	bl	800048c <__aeabi_dcmpge>
 800c4b2:	2800      	cmp	r0, #0
 800c4b4:	d100      	bne.n	800c4b8 <_dtoa_r+0x4c4>
 800c4b6:	e286      	b.n	800c9c6 <_dtoa_r+0x9d2>
 800c4b8:	2600      	movs	r6, #0
 800c4ba:	0037      	movs	r7, r6
 800c4bc:	9b23      	ldr	r3, [sp, #140]	@ 0x8c
 800c4be:	9c08      	ldr	r4, [sp, #32]
 800c4c0:	43db      	mvns	r3, r3
 800c4c2:	930c      	str	r3, [sp, #48]	@ 0x30
 800c4c4:	9704      	str	r7, [sp, #16]
 800c4c6:	2700      	movs	r7, #0
 800c4c8:	0031      	movs	r1, r6
 800c4ca:	9803      	ldr	r0, [sp, #12]
 800c4cc:	f000 fccc 	bl	800ce68 <_Bfree>
 800c4d0:	9b04      	ldr	r3, [sp, #16]
 800c4d2:	2b00      	cmp	r3, #0
 800c4d4:	d100      	bne.n	800c4d8 <_dtoa_r+0x4e4>
 800c4d6:	e0bb      	b.n	800c650 <_dtoa_r+0x65c>
 800c4d8:	2f00      	cmp	r7, #0
 800c4da:	d005      	beq.n	800c4e8 <_dtoa_r+0x4f4>
 800c4dc:	429f      	cmp	r7, r3
 800c4de:	d003      	beq.n	800c4e8 <_dtoa_r+0x4f4>
 800c4e0:	0039      	movs	r1, r7
 800c4e2:	9803      	ldr	r0, [sp, #12]
 800c4e4:	f000 fcc0 	bl	800ce68 <_Bfree>
 800c4e8:	9904      	ldr	r1, [sp, #16]
 800c4ea:	9803      	ldr	r0, [sp, #12]
 800c4ec:	f000 fcbc 	bl	800ce68 <_Bfree>
 800c4f0:	e0ae      	b.n	800c650 <_dtoa_r+0x65c>
 800c4f2:	423d      	tst	r5, r7
 800c4f4:	d005      	beq.n	800c502 <_dtoa_r+0x50e>
 800c4f6:	6832      	ldr	r2, [r6, #0]
 800c4f8:	6873      	ldr	r3, [r6, #4]
 800c4fa:	f7f5 fddb 	bl	80020b4 <__aeabi_dmul>
 800c4fe:	003b      	movs	r3, r7
 800c500:	3401      	adds	r4, #1
 800c502:	106d      	asrs	r5, r5, #1
 800c504:	3608      	adds	r6, #8
 800c506:	e75b      	b.n	800c3c0 <_dtoa_r+0x3cc>
 800c508:	9b04      	ldr	r3, [sp, #16]
 800c50a:	930c      	str	r3, [sp, #48]	@ 0x30
 800c50c:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800c50e:	e77f      	b.n	800c410 <_dtoa_r+0x41c>
 800c510:	9a11      	ldr	r2, [sp, #68]	@ 0x44
 800c512:	4b7a      	ldr	r3, [pc, #488]	@ (800c6fc <_dtoa_r+0x708>)
 800c514:	3a01      	subs	r2, #1
 800c516:	00d2      	lsls	r2, r2, #3
 800c518:	9910      	ldr	r1, [sp, #64]	@ 0x40
 800c51a:	189b      	adds	r3, r3, r2
 800c51c:	681a      	ldr	r2, [r3, #0]
 800c51e:	685b      	ldr	r3, [r3, #4]
 800c520:	2900      	cmp	r1, #0
 800c522:	d04c      	beq.n	800c5be <_dtoa_r+0x5ca>
 800c524:	2000      	movs	r0, #0
 800c526:	497c      	ldr	r1, [pc, #496]	@ (800c718 <_dtoa_r+0x724>)
 800c528:	f7f5 f98a 	bl	8001840 <__aeabi_ddiv>
 800c52c:	0032      	movs	r2, r6
 800c52e:	003b      	movs	r3, r7
 800c530:	f7f6 f8a6 	bl	8002680 <__aeabi_dsub>
 800c534:	9a08      	ldr	r2, [sp, #32]
 800c536:	0006      	movs	r6, r0
 800c538:	4694      	mov	ip, r2
 800c53a:	000f      	movs	r7, r1
 800c53c:	9b08      	ldr	r3, [sp, #32]
 800c53e:	9316      	str	r3, [sp, #88]	@ 0x58
 800c540:	9b11      	ldr	r3, [sp, #68]	@ 0x44
 800c542:	4463      	add	r3, ip
 800c544:	9311      	str	r3, [sp, #68]	@ 0x44
 800c546:	980a      	ldr	r0, [sp, #40]	@ 0x28
 800c548:	990b      	ldr	r1, [sp, #44]	@ 0x2c
 800c54a:	f7f6 fcc5 	bl	8002ed8 <__aeabi_d2iz>
 800c54e:	0005      	movs	r5, r0
 800c550:	f7f6 fcfe 	bl	8002f50 <__aeabi_i2d>
 800c554:	0002      	movs	r2, r0
 800c556:	000b      	movs	r3, r1
 800c558:	980a      	ldr	r0, [sp, #40]	@ 0x28
 800c55a:	990b      	ldr	r1, [sp, #44]	@ 0x2c
 800c55c:	f7f6 f890 	bl	8002680 <__aeabi_dsub>
 800c560:	9b16      	ldr	r3, [sp, #88]	@ 0x58
 800c562:	3530      	adds	r5, #48	@ 0x30
 800c564:	1c5c      	adds	r4, r3, #1
 800c566:	701d      	strb	r5, [r3, #0]
 800c568:	0032      	movs	r2, r6
 800c56a:	003b      	movs	r3, r7
 800c56c:	900a      	str	r0, [sp, #40]	@ 0x28
 800c56e:	910b      	str	r1, [sp, #44]	@ 0x2c
 800c570:	f7f3 ff6e 	bl	8000450 <__aeabi_dcmplt>
 800c574:	2800      	cmp	r0, #0
 800c576:	d16b      	bne.n	800c650 <_dtoa_r+0x65c>
 800c578:	9a0a      	ldr	r2, [sp, #40]	@ 0x28
 800c57a:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 800c57c:	2000      	movs	r0, #0
 800c57e:	4961      	ldr	r1, [pc, #388]	@ (800c704 <_dtoa_r+0x710>)
 800c580:	f7f6 f87e 	bl	8002680 <__aeabi_dsub>
 800c584:	0032      	movs	r2, r6
 800c586:	003b      	movs	r3, r7
 800c588:	f7f3 ff62 	bl	8000450 <__aeabi_dcmplt>
 800c58c:	2800      	cmp	r0, #0
 800c58e:	d000      	beq.n	800c592 <_dtoa_r+0x59e>
 800c590:	e0c6      	b.n	800c720 <_dtoa_r+0x72c>
 800c592:	9b11      	ldr	r3, [sp, #68]	@ 0x44
 800c594:	42a3      	cmp	r3, r4
 800c596:	d100      	bne.n	800c59a <_dtoa_r+0x5a6>
 800c598:	e765      	b.n	800c466 <_dtoa_r+0x472>
 800c59a:	2200      	movs	r2, #0
 800c59c:	0030      	movs	r0, r6
 800c59e:	0039      	movs	r1, r7
 800c5a0:	4b59      	ldr	r3, [pc, #356]	@ (800c708 <_dtoa_r+0x714>)
 800c5a2:	f7f5 fd87 	bl	80020b4 <__aeabi_dmul>
 800c5a6:	2200      	movs	r2, #0
 800c5a8:	0006      	movs	r6, r0
 800c5aa:	000f      	movs	r7, r1
 800c5ac:	980a      	ldr	r0, [sp, #40]	@ 0x28
 800c5ae:	990b      	ldr	r1, [sp, #44]	@ 0x2c
 800c5b0:	4b55      	ldr	r3, [pc, #340]	@ (800c708 <_dtoa_r+0x714>)
 800c5b2:	f7f5 fd7f 	bl	80020b4 <__aeabi_dmul>
 800c5b6:	9416      	str	r4, [sp, #88]	@ 0x58
 800c5b8:	900a      	str	r0, [sp, #40]	@ 0x28
 800c5ba:	910b      	str	r1, [sp, #44]	@ 0x2c
 800c5bc:	e7c3      	b.n	800c546 <_dtoa_r+0x552>
 800c5be:	0030      	movs	r0, r6
 800c5c0:	0039      	movs	r1, r7
 800c5c2:	f7f5 fd77 	bl	80020b4 <__aeabi_dmul>
 800c5c6:	9d08      	ldr	r5, [sp, #32]
 800c5c8:	9a11      	ldr	r2, [sp, #68]	@ 0x44
 800c5ca:	002b      	movs	r3, r5
 800c5cc:	4694      	mov	ip, r2
 800c5ce:	9016      	str	r0, [sp, #88]	@ 0x58
 800c5d0:	9117      	str	r1, [sp, #92]	@ 0x5c
 800c5d2:	4463      	add	r3, ip
 800c5d4:	9319      	str	r3, [sp, #100]	@ 0x64
 800c5d6:	980a      	ldr	r0, [sp, #40]	@ 0x28
 800c5d8:	990b      	ldr	r1, [sp, #44]	@ 0x2c
 800c5da:	f7f6 fc7d 	bl	8002ed8 <__aeabi_d2iz>
 800c5de:	0004      	movs	r4, r0
 800c5e0:	f7f6 fcb6 	bl	8002f50 <__aeabi_i2d>
 800c5e4:	000b      	movs	r3, r1
 800c5e6:	0002      	movs	r2, r0
 800c5e8:	980a      	ldr	r0, [sp, #40]	@ 0x28
 800c5ea:	990b      	ldr	r1, [sp, #44]	@ 0x2c
 800c5ec:	f7f6 f848 	bl	8002680 <__aeabi_dsub>
 800c5f0:	3430      	adds	r4, #48	@ 0x30
 800c5f2:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 800c5f4:	702c      	strb	r4, [r5, #0]
 800c5f6:	3501      	adds	r5, #1
 800c5f8:	0006      	movs	r6, r0
 800c5fa:	000f      	movs	r7, r1
 800c5fc:	42ab      	cmp	r3, r5
 800c5fe:	d12a      	bne.n	800c656 <_dtoa_r+0x662>
 800c600:	9816      	ldr	r0, [sp, #88]	@ 0x58
 800c602:	9917      	ldr	r1, [sp, #92]	@ 0x5c
 800c604:	9b08      	ldr	r3, [sp, #32]
 800c606:	9c11      	ldr	r4, [sp, #68]	@ 0x44
 800c608:	469c      	mov	ip, r3
 800c60a:	2200      	movs	r2, #0
 800c60c:	4b42      	ldr	r3, [pc, #264]	@ (800c718 <_dtoa_r+0x724>)
 800c60e:	4464      	add	r4, ip
 800c610:	f7f4 fd50 	bl	80010b4 <__aeabi_dadd>
 800c614:	0002      	movs	r2, r0
 800c616:	000b      	movs	r3, r1
 800c618:	0030      	movs	r0, r6
 800c61a:	0039      	movs	r1, r7
 800c61c:	f7f3 ff2c 	bl	8000478 <__aeabi_dcmpgt>
 800c620:	2800      	cmp	r0, #0
 800c622:	d000      	beq.n	800c626 <_dtoa_r+0x632>
 800c624:	e07c      	b.n	800c720 <_dtoa_r+0x72c>
 800c626:	9a16      	ldr	r2, [sp, #88]	@ 0x58
 800c628:	9b17      	ldr	r3, [sp, #92]	@ 0x5c
 800c62a:	2000      	movs	r0, #0
 800c62c:	493a      	ldr	r1, [pc, #232]	@ (800c718 <_dtoa_r+0x724>)
 800c62e:	f7f6 f827 	bl	8002680 <__aeabi_dsub>
 800c632:	0002      	movs	r2, r0
 800c634:	000b      	movs	r3, r1
 800c636:	0030      	movs	r0, r6
 800c638:	0039      	movs	r1, r7
 800c63a:	f7f3 ff09 	bl	8000450 <__aeabi_dcmplt>
 800c63e:	2800      	cmp	r0, #0
 800c640:	d100      	bne.n	800c644 <_dtoa_r+0x650>
 800c642:	e710      	b.n	800c466 <_dtoa_r+0x472>
 800c644:	0023      	movs	r3, r4
 800c646:	3c01      	subs	r4, #1
 800c648:	7822      	ldrb	r2, [r4, #0]
 800c64a:	2a30      	cmp	r2, #48	@ 0x30
 800c64c:	d0fa      	beq.n	800c644 <_dtoa_r+0x650>
 800c64e:	001c      	movs	r4, r3
 800c650:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 800c652:	9304      	str	r3, [sp, #16]
 800c654:	e042      	b.n	800c6dc <_dtoa_r+0x6e8>
 800c656:	2200      	movs	r2, #0
 800c658:	4b2b      	ldr	r3, [pc, #172]	@ (800c708 <_dtoa_r+0x714>)
 800c65a:	f7f5 fd2b 	bl	80020b4 <__aeabi_dmul>
 800c65e:	900a      	str	r0, [sp, #40]	@ 0x28
 800c660:	910b      	str	r1, [sp, #44]	@ 0x2c
 800c662:	e7b8      	b.n	800c5d6 <_dtoa_r+0x5e2>
 800c664:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800c666:	9d08      	ldr	r5, [sp, #32]
 800c668:	3b01      	subs	r3, #1
 800c66a:	195b      	adds	r3, r3, r5
 800c66c:	9e0a      	ldr	r6, [sp, #40]	@ 0x28
 800c66e:	9f0b      	ldr	r7, [sp, #44]	@ 0x2c
 800c670:	930a      	str	r3, [sp, #40]	@ 0x28
 800c672:	9a06      	ldr	r2, [sp, #24]
 800c674:	9b07      	ldr	r3, [sp, #28]
 800c676:	0030      	movs	r0, r6
 800c678:	0039      	movs	r1, r7
 800c67a:	f7f5 f8e1 	bl	8001840 <__aeabi_ddiv>
 800c67e:	f7f6 fc2b 	bl	8002ed8 <__aeabi_d2iz>
 800c682:	9009      	str	r0, [sp, #36]	@ 0x24
 800c684:	f7f6 fc64 	bl	8002f50 <__aeabi_i2d>
 800c688:	9a06      	ldr	r2, [sp, #24]
 800c68a:	9b07      	ldr	r3, [sp, #28]
 800c68c:	f7f5 fd12 	bl	80020b4 <__aeabi_dmul>
 800c690:	0002      	movs	r2, r0
 800c692:	000b      	movs	r3, r1
 800c694:	0030      	movs	r0, r6
 800c696:	0039      	movs	r1, r7
 800c698:	f7f5 fff2 	bl	8002680 <__aeabi_dsub>
 800c69c:	002b      	movs	r3, r5
 800c69e:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 800c6a0:	3501      	adds	r5, #1
 800c6a2:	3230      	adds	r2, #48	@ 0x30
 800c6a4:	701a      	strb	r2, [r3, #0]
 800c6a6:	9a0a      	ldr	r2, [sp, #40]	@ 0x28
 800c6a8:	002c      	movs	r4, r5
 800c6aa:	429a      	cmp	r2, r3
 800c6ac:	d14b      	bne.n	800c746 <_dtoa_r+0x752>
 800c6ae:	0002      	movs	r2, r0
 800c6b0:	000b      	movs	r3, r1
 800c6b2:	f7f4 fcff 	bl	80010b4 <__aeabi_dadd>
 800c6b6:	9a06      	ldr	r2, [sp, #24]
 800c6b8:	9b07      	ldr	r3, [sp, #28]
 800c6ba:	0006      	movs	r6, r0
 800c6bc:	000f      	movs	r7, r1
 800c6be:	f7f3 fedb 	bl	8000478 <__aeabi_dcmpgt>
 800c6c2:	2800      	cmp	r0, #0
 800c6c4:	d12a      	bne.n	800c71c <_dtoa_r+0x728>
 800c6c6:	9a06      	ldr	r2, [sp, #24]
 800c6c8:	9b07      	ldr	r3, [sp, #28]
 800c6ca:	0030      	movs	r0, r6
 800c6cc:	0039      	movs	r1, r7
 800c6ce:	f7f3 feb9 	bl	8000444 <__aeabi_dcmpeq>
 800c6d2:	2800      	cmp	r0, #0
 800c6d4:	d002      	beq.n	800c6dc <_dtoa_r+0x6e8>
 800c6d6:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800c6d8:	07dd      	lsls	r5, r3, #31
 800c6da:	d41f      	bmi.n	800c71c <_dtoa_r+0x728>
 800c6dc:	9905      	ldr	r1, [sp, #20]
 800c6de:	9803      	ldr	r0, [sp, #12]
 800c6e0:	f000 fbc2 	bl	800ce68 <_Bfree>
 800c6e4:	2300      	movs	r3, #0
 800c6e6:	7023      	strb	r3, [r4, #0]
 800c6e8:	9b04      	ldr	r3, [sp, #16]
 800c6ea:	9a24      	ldr	r2, [sp, #144]	@ 0x90
 800c6ec:	3301      	adds	r3, #1
 800c6ee:	6013      	str	r3, [r2, #0]
 800c6f0:	9b26      	ldr	r3, [sp, #152]	@ 0x98
 800c6f2:	2b00      	cmp	r3, #0
 800c6f4:	d100      	bne.n	800c6f8 <_dtoa_r+0x704>
 800c6f6:	e4c7      	b.n	800c088 <_dtoa_r+0x94>
 800c6f8:	601c      	str	r4, [r3, #0]
 800c6fa:	e4c5      	b.n	800c088 <_dtoa_r+0x94>
 800c6fc:	0800e570 	.word	0x0800e570
 800c700:	0800e548 	.word	0x0800e548
 800c704:	3ff00000 	.word	0x3ff00000
 800c708:	40240000 	.word	0x40240000
 800c70c:	401c0000 	.word	0x401c0000
 800c710:	fcc00000 	.word	0xfcc00000
 800c714:	40140000 	.word	0x40140000
 800c718:	3fe00000 	.word	0x3fe00000
 800c71c:	9b04      	ldr	r3, [sp, #16]
 800c71e:	930c      	str	r3, [sp, #48]	@ 0x30
 800c720:	0023      	movs	r3, r4
 800c722:	001c      	movs	r4, r3
 800c724:	3b01      	subs	r3, #1
 800c726:	781a      	ldrb	r2, [r3, #0]
 800c728:	2a39      	cmp	r2, #57	@ 0x39
 800c72a:	d108      	bne.n	800c73e <_dtoa_r+0x74a>
 800c72c:	9a08      	ldr	r2, [sp, #32]
 800c72e:	429a      	cmp	r2, r3
 800c730:	d1f7      	bne.n	800c722 <_dtoa_r+0x72e>
 800c732:	9a0c      	ldr	r2, [sp, #48]	@ 0x30
 800c734:	9908      	ldr	r1, [sp, #32]
 800c736:	3201      	adds	r2, #1
 800c738:	920c      	str	r2, [sp, #48]	@ 0x30
 800c73a:	2230      	movs	r2, #48	@ 0x30
 800c73c:	700a      	strb	r2, [r1, #0]
 800c73e:	781a      	ldrb	r2, [r3, #0]
 800c740:	3201      	adds	r2, #1
 800c742:	701a      	strb	r2, [r3, #0]
 800c744:	e784      	b.n	800c650 <_dtoa_r+0x65c>
 800c746:	2200      	movs	r2, #0
 800c748:	4bc6      	ldr	r3, [pc, #792]	@ (800ca64 <_dtoa_r+0xa70>)
 800c74a:	f7f5 fcb3 	bl	80020b4 <__aeabi_dmul>
 800c74e:	2200      	movs	r2, #0
 800c750:	2300      	movs	r3, #0
 800c752:	0006      	movs	r6, r0
 800c754:	000f      	movs	r7, r1
 800c756:	f7f3 fe75 	bl	8000444 <__aeabi_dcmpeq>
 800c75a:	2800      	cmp	r0, #0
 800c75c:	d089      	beq.n	800c672 <_dtoa_r+0x67e>
 800c75e:	e7bd      	b.n	800c6dc <_dtoa_r+0x6e8>
 800c760:	9f10      	ldr	r7, [sp, #64]	@ 0x40
 800c762:	9d0f      	ldr	r5, [sp, #60]	@ 0x3c
 800c764:	9c06      	ldr	r4, [sp, #24]
 800c766:	2f00      	cmp	r7, #0
 800c768:	d014      	beq.n	800c794 <_dtoa_r+0x7a0>
 800c76a:	9a22      	ldr	r2, [sp, #136]	@ 0x88
 800c76c:	2a01      	cmp	r2, #1
 800c76e:	dd00      	ble.n	800c772 <_dtoa_r+0x77e>
 800c770:	e0e4      	b.n	800c93c <_dtoa_r+0x948>
 800c772:	9a18      	ldr	r2, [sp, #96]	@ 0x60
 800c774:	2a00      	cmp	r2, #0
 800c776:	d100      	bne.n	800c77a <_dtoa_r+0x786>
 800c778:	e0da      	b.n	800c930 <_dtoa_r+0x93c>
 800c77a:	4abb      	ldr	r2, [pc, #748]	@ (800ca68 <_dtoa_r+0xa74>)
 800c77c:	189b      	adds	r3, r3, r2
 800c77e:	9a06      	ldr	r2, [sp, #24]
 800c780:	2101      	movs	r1, #1
 800c782:	18d2      	adds	r2, r2, r3
 800c784:	9206      	str	r2, [sp, #24]
 800c786:	9a0d      	ldr	r2, [sp, #52]	@ 0x34
 800c788:	9803      	ldr	r0, [sp, #12]
 800c78a:	18d3      	adds	r3, r2, r3
 800c78c:	930d      	str	r3, [sp, #52]	@ 0x34
 800c78e:	f000 fc23 	bl	800cfd8 <__i2b>
 800c792:	0007      	movs	r7, r0
 800c794:	2c00      	cmp	r4, #0
 800c796:	d00e      	beq.n	800c7b6 <_dtoa_r+0x7c2>
 800c798:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 800c79a:	2b00      	cmp	r3, #0
 800c79c:	dd0b      	ble.n	800c7b6 <_dtoa_r+0x7c2>
 800c79e:	9a0d      	ldr	r2, [sp, #52]	@ 0x34
 800c7a0:	0023      	movs	r3, r4
 800c7a2:	4294      	cmp	r4, r2
 800c7a4:	dd00      	ble.n	800c7a8 <_dtoa_r+0x7b4>
 800c7a6:	0013      	movs	r3, r2
 800c7a8:	9a06      	ldr	r2, [sp, #24]
 800c7aa:	1ae4      	subs	r4, r4, r3
 800c7ac:	1ad2      	subs	r2, r2, r3
 800c7ae:	9206      	str	r2, [sp, #24]
 800c7b0:	9a0d      	ldr	r2, [sp, #52]	@ 0x34
 800c7b2:	1ad3      	subs	r3, r2, r3
 800c7b4:	930d      	str	r3, [sp, #52]	@ 0x34
 800c7b6:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 800c7b8:	2b00      	cmp	r3, #0
 800c7ba:	d021      	beq.n	800c800 <_dtoa_r+0x80c>
 800c7bc:	9b10      	ldr	r3, [sp, #64]	@ 0x40
 800c7be:	2b00      	cmp	r3, #0
 800c7c0:	d100      	bne.n	800c7c4 <_dtoa_r+0x7d0>
 800c7c2:	e0d3      	b.n	800c96c <_dtoa_r+0x978>
 800c7c4:	9e05      	ldr	r6, [sp, #20]
 800c7c6:	2d00      	cmp	r5, #0
 800c7c8:	d014      	beq.n	800c7f4 <_dtoa_r+0x800>
 800c7ca:	0039      	movs	r1, r7
 800c7cc:	002a      	movs	r2, r5
 800c7ce:	9803      	ldr	r0, [sp, #12]
 800c7d0:	f000 fcc4 	bl	800d15c <__pow5mult>
 800c7d4:	9a05      	ldr	r2, [sp, #20]
 800c7d6:	0001      	movs	r1, r0
 800c7d8:	0007      	movs	r7, r0
 800c7da:	9803      	ldr	r0, [sp, #12]
 800c7dc:	f000 fc14 	bl	800d008 <__multiply>
 800c7e0:	0006      	movs	r6, r0
 800c7e2:	9905      	ldr	r1, [sp, #20]
 800c7e4:	9803      	ldr	r0, [sp, #12]
 800c7e6:	f000 fb3f 	bl	800ce68 <_Bfree>
 800c7ea:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 800c7ec:	9605      	str	r6, [sp, #20]
 800c7ee:	1b5b      	subs	r3, r3, r5
 800c7f0:	930f      	str	r3, [sp, #60]	@ 0x3c
 800c7f2:	d005      	beq.n	800c800 <_dtoa_r+0x80c>
 800c7f4:	0031      	movs	r1, r6
 800c7f6:	9a0f      	ldr	r2, [sp, #60]	@ 0x3c
 800c7f8:	9803      	ldr	r0, [sp, #12]
 800c7fa:	f000 fcaf 	bl	800d15c <__pow5mult>
 800c7fe:	9005      	str	r0, [sp, #20]
 800c800:	2101      	movs	r1, #1
 800c802:	9803      	ldr	r0, [sp, #12]
 800c804:	f000 fbe8 	bl	800cfd8 <__i2b>
 800c808:	9b14      	ldr	r3, [sp, #80]	@ 0x50
 800c80a:	0006      	movs	r6, r0
 800c80c:	2b00      	cmp	r3, #0
 800c80e:	d100      	bne.n	800c812 <_dtoa_r+0x81e>
 800c810:	e1bc      	b.n	800cb8c <_dtoa_r+0xb98>
 800c812:	001a      	movs	r2, r3
 800c814:	0001      	movs	r1, r0
 800c816:	9803      	ldr	r0, [sp, #12]
 800c818:	f000 fca0 	bl	800d15c <__pow5mult>
 800c81c:	9b22      	ldr	r3, [sp, #136]	@ 0x88
 800c81e:	0006      	movs	r6, r0
 800c820:	2500      	movs	r5, #0
 800c822:	2b01      	cmp	r3, #1
 800c824:	dc16      	bgt.n	800c854 <_dtoa_r+0x860>
 800c826:	2500      	movs	r5, #0
 800c828:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 800c82a:	42ab      	cmp	r3, r5
 800c82c:	d10e      	bne.n	800c84c <_dtoa_r+0x858>
 800c82e:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 800c830:	031b      	lsls	r3, r3, #12
 800c832:	42ab      	cmp	r3, r5
 800c834:	d10a      	bne.n	800c84c <_dtoa_r+0x858>
 800c836:	4b8d      	ldr	r3, [pc, #564]	@ (800ca6c <_dtoa_r+0xa78>)
 800c838:	9a0b      	ldr	r2, [sp, #44]	@ 0x2c
 800c83a:	4213      	tst	r3, r2
 800c83c:	d006      	beq.n	800c84c <_dtoa_r+0x858>
 800c83e:	9b06      	ldr	r3, [sp, #24]
 800c840:	3501      	adds	r5, #1
 800c842:	3301      	adds	r3, #1
 800c844:	9306      	str	r3, [sp, #24]
 800c846:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 800c848:	3301      	adds	r3, #1
 800c84a:	930d      	str	r3, [sp, #52]	@ 0x34
 800c84c:	9b14      	ldr	r3, [sp, #80]	@ 0x50
 800c84e:	2001      	movs	r0, #1
 800c850:	2b00      	cmp	r3, #0
 800c852:	d008      	beq.n	800c866 <_dtoa_r+0x872>
 800c854:	6933      	ldr	r3, [r6, #16]
 800c856:	3303      	adds	r3, #3
 800c858:	009b      	lsls	r3, r3, #2
 800c85a:	18f3      	adds	r3, r6, r3
 800c85c:	6858      	ldr	r0, [r3, #4]
 800c85e:	f000 fb6b 	bl	800cf38 <__hi0bits>
 800c862:	2320      	movs	r3, #32
 800c864:	1a18      	subs	r0, r3, r0
 800c866:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 800c868:	1818      	adds	r0, r3, r0
 800c86a:	0002      	movs	r2, r0
 800c86c:	231f      	movs	r3, #31
 800c86e:	401a      	ands	r2, r3
 800c870:	4218      	tst	r0, r3
 800c872:	d100      	bne.n	800c876 <_dtoa_r+0x882>
 800c874:	e081      	b.n	800c97a <_dtoa_r+0x986>
 800c876:	3301      	adds	r3, #1
 800c878:	1a9b      	subs	r3, r3, r2
 800c87a:	2b04      	cmp	r3, #4
 800c87c:	dd79      	ble.n	800c972 <_dtoa_r+0x97e>
 800c87e:	231c      	movs	r3, #28
 800c880:	1a9b      	subs	r3, r3, r2
 800c882:	9a06      	ldr	r2, [sp, #24]
 800c884:	18e4      	adds	r4, r4, r3
 800c886:	18d2      	adds	r2, r2, r3
 800c888:	9206      	str	r2, [sp, #24]
 800c88a:	9a0d      	ldr	r2, [sp, #52]	@ 0x34
 800c88c:	18d3      	adds	r3, r2, r3
 800c88e:	930d      	str	r3, [sp, #52]	@ 0x34
 800c890:	9b06      	ldr	r3, [sp, #24]
 800c892:	2b00      	cmp	r3, #0
 800c894:	dd05      	ble.n	800c8a2 <_dtoa_r+0x8ae>
 800c896:	001a      	movs	r2, r3
 800c898:	9905      	ldr	r1, [sp, #20]
 800c89a:	9803      	ldr	r0, [sp, #12]
 800c89c:	f000 fcba 	bl	800d214 <__lshift>
 800c8a0:	9005      	str	r0, [sp, #20]
 800c8a2:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 800c8a4:	2b00      	cmp	r3, #0
 800c8a6:	dd05      	ble.n	800c8b4 <_dtoa_r+0x8c0>
 800c8a8:	0031      	movs	r1, r6
 800c8aa:	001a      	movs	r2, r3
 800c8ac:	9803      	ldr	r0, [sp, #12]
 800c8ae:	f000 fcb1 	bl	800d214 <__lshift>
 800c8b2:	0006      	movs	r6, r0
 800c8b4:	9b15      	ldr	r3, [sp, #84]	@ 0x54
 800c8b6:	2b00      	cmp	r3, #0
 800c8b8:	d061      	beq.n	800c97e <_dtoa_r+0x98a>
 800c8ba:	0031      	movs	r1, r6
 800c8bc:	9805      	ldr	r0, [sp, #20]
 800c8be:	f000 fd15 	bl	800d2ec <__mcmp>
 800c8c2:	2800      	cmp	r0, #0
 800c8c4:	da5b      	bge.n	800c97e <_dtoa_r+0x98a>
 800c8c6:	9b04      	ldr	r3, [sp, #16]
 800c8c8:	220a      	movs	r2, #10
 800c8ca:	3b01      	subs	r3, #1
 800c8cc:	930c      	str	r3, [sp, #48]	@ 0x30
 800c8ce:	9905      	ldr	r1, [sp, #20]
 800c8d0:	2300      	movs	r3, #0
 800c8d2:	9803      	ldr	r0, [sp, #12]
 800c8d4:	f000 faec 	bl	800ceb0 <__multadd>
 800c8d8:	9b10      	ldr	r3, [sp, #64]	@ 0x40
 800c8da:	9005      	str	r0, [sp, #20]
 800c8dc:	2b00      	cmp	r3, #0
 800c8de:	d100      	bne.n	800c8e2 <_dtoa_r+0x8ee>
 800c8e0:	e15b      	b.n	800cb9a <_dtoa_r+0xba6>
 800c8e2:	2300      	movs	r3, #0
 800c8e4:	0039      	movs	r1, r7
 800c8e6:	220a      	movs	r2, #10
 800c8e8:	9803      	ldr	r0, [sp, #12]
 800c8ea:	f000 fae1 	bl	800ceb0 <__multadd>
 800c8ee:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 800c8f0:	0007      	movs	r7, r0
 800c8f2:	2b00      	cmp	r3, #0
 800c8f4:	dc4d      	bgt.n	800c992 <_dtoa_r+0x99e>
 800c8f6:	9b22      	ldr	r3, [sp, #136]	@ 0x88
 800c8f8:	2b02      	cmp	r3, #2
 800c8fa:	dd46      	ble.n	800c98a <_dtoa_r+0x996>
 800c8fc:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 800c8fe:	2b00      	cmp	r3, #0
 800c900:	d000      	beq.n	800c904 <_dtoa_r+0x910>
 800c902:	e5db      	b.n	800c4bc <_dtoa_r+0x4c8>
 800c904:	0031      	movs	r1, r6
 800c906:	2205      	movs	r2, #5
 800c908:	9803      	ldr	r0, [sp, #12]
 800c90a:	f000 fad1 	bl	800ceb0 <__multadd>
 800c90e:	0006      	movs	r6, r0
 800c910:	0001      	movs	r1, r0
 800c912:	9805      	ldr	r0, [sp, #20]
 800c914:	f000 fcea 	bl	800d2ec <__mcmp>
 800c918:	2800      	cmp	r0, #0
 800c91a:	dc00      	bgt.n	800c91e <_dtoa_r+0x92a>
 800c91c:	e5ce      	b.n	800c4bc <_dtoa_r+0x4c8>
 800c91e:	9b08      	ldr	r3, [sp, #32]
 800c920:	9a08      	ldr	r2, [sp, #32]
 800c922:	1c5c      	adds	r4, r3, #1
 800c924:	2331      	movs	r3, #49	@ 0x31
 800c926:	7013      	strb	r3, [r2, #0]
 800c928:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 800c92a:	3301      	adds	r3, #1
 800c92c:	930c      	str	r3, [sp, #48]	@ 0x30
 800c92e:	e5c9      	b.n	800c4c4 <_dtoa_r+0x4d0>
 800c930:	2336      	movs	r3, #54	@ 0x36
 800c932:	9a1a      	ldr	r2, [sp, #104]	@ 0x68
 800c934:	9d0f      	ldr	r5, [sp, #60]	@ 0x3c
 800c936:	1a9b      	subs	r3, r3, r2
 800c938:	9c06      	ldr	r4, [sp, #24]
 800c93a:	e720      	b.n	800c77e <_dtoa_r+0x78a>
 800c93c:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800c93e:	1e5d      	subs	r5, r3, #1
 800c940:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 800c942:	42ab      	cmp	r3, r5
 800c944:	db08      	blt.n	800c958 <_dtoa_r+0x964>
 800c946:	1b5d      	subs	r5, r3, r5
 800c948:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800c94a:	2b00      	cmp	r3, #0
 800c94c:	daf4      	bge.n	800c938 <_dtoa_r+0x944>
 800c94e:	9b06      	ldr	r3, [sp, #24]
 800c950:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 800c952:	1a9c      	subs	r4, r3, r2
 800c954:	2300      	movs	r3, #0
 800c956:	e712      	b.n	800c77e <_dtoa_r+0x78a>
 800c958:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 800c95a:	9a14      	ldr	r2, [sp, #80]	@ 0x50
 800c95c:	1aeb      	subs	r3, r5, r3
 800c95e:	18d3      	adds	r3, r2, r3
 800c960:	9314      	str	r3, [sp, #80]	@ 0x50
 800c962:	950f      	str	r5, [sp, #60]	@ 0x3c
 800c964:	9c06      	ldr	r4, [sp, #24]
 800c966:	2500      	movs	r5, #0
 800c968:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800c96a:	e708      	b.n	800c77e <_dtoa_r+0x78a>
 800c96c:	9a0f      	ldr	r2, [sp, #60]	@ 0x3c
 800c96e:	9905      	ldr	r1, [sp, #20]
 800c970:	e742      	b.n	800c7f8 <_dtoa_r+0x804>
 800c972:	2b04      	cmp	r3, #4
 800c974:	d08c      	beq.n	800c890 <_dtoa_r+0x89c>
 800c976:	331c      	adds	r3, #28
 800c978:	e783      	b.n	800c882 <_dtoa_r+0x88e>
 800c97a:	0013      	movs	r3, r2
 800c97c:	e7fb      	b.n	800c976 <_dtoa_r+0x982>
 800c97e:	9b04      	ldr	r3, [sp, #16]
 800c980:	930c      	str	r3, [sp, #48]	@ 0x30
 800c982:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800c984:	930e      	str	r3, [sp, #56]	@ 0x38
 800c986:	2b00      	cmp	r3, #0
 800c988:	ddb5      	ble.n	800c8f6 <_dtoa_r+0x902>
 800c98a:	9b10      	ldr	r3, [sp, #64]	@ 0x40
 800c98c:	2b00      	cmp	r3, #0
 800c98e:	d100      	bne.n	800c992 <_dtoa_r+0x99e>
 800c990:	e107      	b.n	800cba2 <_dtoa_r+0xbae>
 800c992:	2c00      	cmp	r4, #0
 800c994:	dd05      	ble.n	800c9a2 <_dtoa_r+0x9ae>
 800c996:	0039      	movs	r1, r7
 800c998:	0022      	movs	r2, r4
 800c99a:	9803      	ldr	r0, [sp, #12]
 800c99c:	f000 fc3a 	bl	800d214 <__lshift>
 800c9a0:	0007      	movs	r7, r0
 800c9a2:	9704      	str	r7, [sp, #16]
 800c9a4:	2d00      	cmp	r5, #0
 800c9a6:	d020      	beq.n	800c9ea <_dtoa_r+0x9f6>
 800c9a8:	6879      	ldr	r1, [r7, #4]
 800c9aa:	9803      	ldr	r0, [sp, #12]
 800c9ac:	f000 fa18 	bl	800cde0 <_Balloc>
 800c9b0:	1e04      	subs	r4, r0, #0
 800c9b2:	d10c      	bne.n	800c9ce <_dtoa_r+0x9da>
 800c9b4:	0022      	movs	r2, r4
 800c9b6:	4b2e      	ldr	r3, [pc, #184]	@ (800ca70 <_dtoa_r+0xa7c>)
 800c9b8:	482e      	ldr	r0, [pc, #184]	@ (800ca74 <_dtoa_r+0xa80>)
 800c9ba:	492f      	ldr	r1, [pc, #188]	@ (800ca78 <_dtoa_r+0xa84>)
 800c9bc:	f7ff fb2f 	bl	800c01e <_dtoa_r+0x2a>
 800c9c0:	9e11      	ldr	r6, [sp, #68]	@ 0x44
 800c9c2:	0037      	movs	r7, r6
 800c9c4:	e7ab      	b.n	800c91e <_dtoa_r+0x92a>
 800c9c6:	9b04      	ldr	r3, [sp, #16]
 800c9c8:	9e09      	ldr	r6, [sp, #36]	@ 0x24
 800c9ca:	930c      	str	r3, [sp, #48]	@ 0x30
 800c9cc:	e7f9      	b.n	800c9c2 <_dtoa_r+0x9ce>
 800c9ce:	0039      	movs	r1, r7
 800c9d0:	693a      	ldr	r2, [r7, #16]
 800c9d2:	310c      	adds	r1, #12
 800c9d4:	3202      	adds	r2, #2
 800c9d6:	0092      	lsls	r2, r2, #2
 800c9d8:	300c      	adds	r0, #12
 800c9da:	f000 ffd1 	bl	800d980 <memcpy>
 800c9de:	2201      	movs	r2, #1
 800c9e0:	0021      	movs	r1, r4
 800c9e2:	9803      	ldr	r0, [sp, #12]
 800c9e4:	f000 fc16 	bl	800d214 <__lshift>
 800c9e8:	9004      	str	r0, [sp, #16]
 800c9ea:	9b08      	ldr	r3, [sp, #32]
 800c9ec:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 800c9ee:	9306      	str	r3, [sp, #24]
 800c9f0:	3b01      	subs	r3, #1
 800c9f2:	189b      	adds	r3, r3, r2
 800c9f4:	2201      	movs	r2, #1
 800c9f6:	930f      	str	r3, [sp, #60]	@ 0x3c
 800c9f8:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 800c9fa:	4013      	ands	r3, r2
 800c9fc:	930e      	str	r3, [sp, #56]	@ 0x38
 800c9fe:	0031      	movs	r1, r6
 800ca00:	9805      	ldr	r0, [sp, #20]
 800ca02:	f7ff fa71 	bl	800bee8 <quorem>
 800ca06:	0039      	movs	r1, r7
 800ca08:	0005      	movs	r5, r0
 800ca0a:	900a      	str	r0, [sp, #40]	@ 0x28
 800ca0c:	9805      	ldr	r0, [sp, #20]
 800ca0e:	f000 fc6d 	bl	800d2ec <__mcmp>
 800ca12:	9a04      	ldr	r2, [sp, #16]
 800ca14:	900d      	str	r0, [sp, #52]	@ 0x34
 800ca16:	0031      	movs	r1, r6
 800ca18:	9803      	ldr	r0, [sp, #12]
 800ca1a:	f000 fc83 	bl	800d324 <__mdiff>
 800ca1e:	2201      	movs	r2, #1
 800ca20:	68c3      	ldr	r3, [r0, #12]
 800ca22:	0004      	movs	r4, r0
 800ca24:	3530      	adds	r5, #48	@ 0x30
 800ca26:	9209      	str	r2, [sp, #36]	@ 0x24
 800ca28:	2b00      	cmp	r3, #0
 800ca2a:	d104      	bne.n	800ca36 <_dtoa_r+0xa42>
 800ca2c:	0001      	movs	r1, r0
 800ca2e:	9805      	ldr	r0, [sp, #20]
 800ca30:	f000 fc5c 	bl	800d2ec <__mcmp>
 800ca34:	9009      	str	r0, [sp, #36]	@ 0x24
 800ca36:	0021      	movs	r1, r4
 800ca38:	9803      	ldr	r0, [sp, #12]
 800ca3a:	f000 fa15 	bl	800ce68 <_Bfree>
 800ca3e:	9b06      	ldr	r3, [sp, #24]
 800ca40:	9a22      	ldr	r2, [sp, #136]	@ 0x88
 800ca42:	1c5c      	adds	r4, r3, #1
 800ca44:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800ca46:	4313      	orrs	r3, r2
 800ca48:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 800ca4a:	4313      	orrs	r3, r2
 800ca4c:	d116      	bne.n	800ca7c <_dtoa_r+0xa88>
 800ca4e:	2d39      	cmp	r5, #57	@ 0x39
 800ca50:	d02f      	beq.n	800cab2 <_dtoa_r+0xabe>
 800ca52:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 800ca54:	2b00      	cmp	r3, #0
 800ca56:	dd01      	ble.n	800ca5c <_dtoa_r+0xa68>
 800ca58:	9d0a      	ldr	r5, [sp, #40]	@ 0x28
 800ca5a:	3531      	adds	r5, #49	@ 0x31
 800ca5c:	9b06      	ldr	r3, [sp, #24]
 800ca5e:	701d      	strb	r5, [r3, #0]
 800ca60:	e532      	b.n	800c4c8 <_dtoa_r+0x4d4>
 800ca62:	46c0      	nop			@ (mov r8, r8)
 800ca64:	40240000 	.word	0x40240000
 800ca68:	00000433 	.word	0x00000433
 800ca6c:	7ff00000 	.word	0x7ff00000
 800ca70:	0800e474 	.word	0x0800e474
 800ca74:	0800e41c 	.word	0x0800e41c
 800ca78:	000002ef 	.word	0x000002ef
 800ca7c:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 800ca7e:	2b00      	cmp	r3, #0
 800ca80:	db04      	blt.n	800ca8c <_dtoa_r+0xa98>
 800ca82:	9a22      	ldr	r2, [sp, #136]	@ 0x88
 800ca84:	4313      	orrs	r3, r2
 800ca86:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 800ca88:	4313      	orrs	r3, r2
 800ca8a:	d11e      	bne.n	800caca <_dtoa_r+0xad6>
 800ca8c:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800ca8e:	2b00      	cmp	r3, #0
 800ca90:	dde4      	ble.n	800ca5c <_dtoa_r+0xa68>
 800ca92:	9905      	ldr	r1, [sp, #20]
 800ca94:	2201      	movs	r2, #1
 800ca96:	9803      	ldr	r0, [sp, #12]
 800ca98:	f000 fbbc 	bl	800d214 <__lshift>
 800ca9c:	0031      	movs	r1, r6
 800ca9e:	9005      	str	r0, [sp, #20]
 800caa0:	f000 fc24 	bl	800d2ec <__mcmp>
 800caa4:	2800      	cmp	r0, #0
 800caa6:	dc02      	bgt.n	800caae <_dtoa_r+0xaba>
 800caa8:	d1d8      	bne.n	800ca5c <_dtoa_r+0xa68>
 800caaa:	07eb      	lsls	r3, r5, #31
 800caac:	d5d6      	bpl.n	800ca5c <_dtoa_r+0xa68>
 800caae:	2d39      	cmp	r5, #57	@ 0x39
 800cab0:	d1d2      	bne.n	800ca58 <_dtoa_r+0xa64>
 800cab2:	2339      	movs	r3, #57	@ 0x39
 800cab4:	9a06      	ldr	r2, [sp, #24]
 800cab6:	7013      	strb	r3, [r2, #0]
 800cab8:	0023      	movs	r3, r4
 800caba:	001c      	movs	r4, r3
 800cabc:	3b01      	subs	r3, #1
 800cabe:	781a      	ldrb	r2, [r3, #0]
 800cac0:	2a39      	cmp	r2, #57	@ 0x39
 800cac2:	d050      	beq.n	800cb66 <_dtoa_r+0xb72>
 800cac4:	3201      	adds	r2, #1
 800cac6:	701a      	strb	r2, [r3, #0]
 800cac8:	e4fe      	b.n	800c4c8 <_dtoa_r+0x4d4>
 800caca:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800cacc:	2b00      	cmp	r3, #0
 800cace:	dd03      	ble.n	800cad8 <_dtoa_r+0xae4>
 800cad0:	2d39      	cmp	r5, #57	@ 0x39
 800cad2:	d0ee      	beq.n	800cab2 <_dtoa_r+0xabe>
 800cad4:	3501      	adds	r5, #1
 800cad6:	e7c1      	b.n	800ca5c <_dtoa_r+0xa68>
 800cad8:	9b06      	ldr	r3, [sp, #24]
 800cada:	9a06      	ldr	r2, [sp, #24]
 800cadc:	701d      	strb	r5, [r3, #0]
 800cade:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 800cae0:	4293      	cmp	r3, r2
 800cae2:	d02b      	beq.n	800cb3c <_dtoa_r+0xb48>
 800cae4:	2300      	movs	r3, #0
 800cae6:	220a      	movs	r2, #10
 800cae8:	9905      	ldr	r1, [sp, #20]
 800caea:	9803      	ldr	r0, [sp, #12]
 800caec:	f000 f9e0 	bl	800ceb0 <__multadd>
 800caf0:	9b04      	ldr	r3, [sp, #16]
 800caf2:	9005      	str	r0, [sp, #20]
 800caf4:	429f      	cmp	r7, r3
 800caf6:	d109      	bne.n	800cb0c <_dtoa_r+0xb18>
 800caf8:	0039      	movs	r1, r7
 800cafa:	2300      	movs	r3, #0
 800cafc:	220a      	movs	r2, #10
 800cafe:	9803      	ldr	r0, [sp, #12]
 800cb00:	f000 f9d6 	bl	800ceb0 <__multadd>
 800cb04:	0007      	movs	r7, r0
 800cb06:	9004      	str	r0, [sp, #16]
 800cb08:	9406      	str	r4, [sp, #24]
 800cb0a:	e778      	b.n	800c9fe <_dtoa_r+0xa0a>
 800cb0c:	0039      	movs	r1, r7
 800cb0e:	2300      	movs	r3, #0
 800cb10:	220a      	movs	r2, #10
 800cb12:	9803      	ldr	r0, [sp, #12]
 800cb14:	f000 f9cc 	bl	800ceb0 <__multadd>
 800cb18:	2300      	movs	r3, #0
 800cb1a:	0007      	movs	r7, r0
 800cb1c:	220a      	movs	r2, #10
 800cb1e:	9904      	ldr	r1, [sp, #16]
 800cb20:	9803      	ldr	r0, [sp, #12]
 800cb22:	f000 f9c5 	bl	800ceb0 <__multadd>
 800cb26:	9004      	str	r0, [sp, #16]
 800cb28:	e7ee      	b.n	800cb08 <_dtoa_r+0xb14>
 800cb2a:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 800cb2c:	2401      	movs	r4, #1
 800cb2e:	2b00      	cmp	r3, #0
 800cb30:	dd00      	ble.n	800cb34 <_dtoa_r+0xb40>
 800cb32:	001c      	movs	r4, r3
 800cb34:	9704      	str	r7, [sp, #16]
 800cb36:	2700      	movs	r7, #0
 800cb38:	9b08      	ldr	r3, [sp, #32]
 800cb3a:	191c      	adds	r4, r3, r4
 800cb3c:	9905      	ldr	r1, [sp, #20]
 800cb3e:	2201      	movs	r2, #1
 800cb40:	9803      	ldr	r0, [sp, #12]
 800cb42:	f000 fb67 	bl	800d214 <__lshift>
 800cb46:	0031      	movs	r1, r6
 800cb48:	9005      	str	r0, [sp, #20]
 800cb4a:	f000 fbcf 	bl	800d2ec <__mcmp>
 800cb4e:	2800      	cmp	r0, #0
 800cb50:	dcb2      	bgt.n	800cab8 <_dtoa_r+0xac4>
 800cb52:	d101      	bne.n	800cb58 <_dtoa_r+0xb64>
 800cb54:	07ed      	lsls	r5, r5, #31
 800cb56:	d4af      	bmi.n	800cab8 <_dtoa_r+0xac4>
 800cb58:	0023      	movs	r3, r4
 800cb5a:	001c      	movs	r4, r3
 800cb5c:	3b01      	subs	r3, #1
 800cb5e:	781a      	ldrb	r2, [r3, #0]
 800cb60:	2a30      	cmp	r2, #48	@ 0x30
 800cb62:	d0fa      	beq.n	800cb5a <_dtoa_r+0xb66>
 800cb64:	e4b0      	b.n	800c4c8 <_dtoa_r+0x4d4>
 800cb66:	9a08      	ldr	r2, [sp, #32]
 800cb68:	429a      	cmp	r2, r3
 800cb6a:	d1a6      	bne.n	800caba <_dtoa_r+0xac6>
 800cb6c:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 800cb6e:	3301      	adds	r3, #1
 800cb70:	930c      	str	r3, [sp, #48]	@ 0x30
 800cb72:	2331      	movs	r3, #49	@ 0x31
 800cb74:	7013      	strb	r3, [r2, #0]
 800cb76:	e4a7      	b.n	800c4c8 <_dtoa_r+0x4d4>
 800cb78:	4b14      	ldr	r3, [pc, #80]	@ (800cbcc <_dtoa_r+0xbd8>)
 800cb7a:	9a26      	ldr	r2, [sp, #152]	@ 0x98
 800cb7c:	9308      	str	r3, [sp, #32]
 800cb7e:	4b14      	ldr	r3, [pc, #80]	@ (800cbd0 <_dtoa_r+0xbdc>)
 800cb80:	2a00      	cmp	r2, #0
 800cb82:	d001      	beq.n	800cb88 <_dtoa_r+0xb94>
 800cb84:	f7ff fa7e 	bl	800c084 <_dtoa_r+0x90>
 800cb88:	f7ff fa7e 	bl	800c088 <_dtoa_r+0x94>
 800cb8c:	9b22      	ldr	r3, [sp, #136]	@ 0x88
 800cb8e:	2b01      	cmp	r3, #1
 800cb90:	dc00      	bgt.n	800cb94 <_dtoa_r+0xba0>
 800cb92:	e648      	b.n	800c826 <_dtoa_r+0x832>
 800cb94:	2001      	movs	r0, #1
 800cb96:	9d14      	ldr	r5, [sp, #80]	@ 0x50
 800cb98:	e665      	b.n	800c866 <_dtoa_r+0x872>
 800cb9a:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 800cb9c:	2b00      	cmp	r3, #0
 800cb9e:	dc00      	bgt.n	800cba2 <_dtoa_r+0xbae>
 800cba0:	e6a9      	b.n	800c8f6 <_dtoa_r+0x902>
 800cba2:	2400      	movs	r4, #0
 800cba4:	0031      	movs	r1, r6
 800cba6:	9805      	ldr	r0, [sp, #20]
 800cba8:	f7ff f99e 	bl	800bee8 <quorem>
 800cbac:	9b08      	ldr	r3, [sp, #32]
 800cbae:	3030      	adds	r0, #48	@ 0x30
 800cbb0:	5518      	strb	r0, [r3, r4]
 800cbb2:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 800cbb4:	3401      	adds	r4, #1
 800cbb6:	0005      	movs	r5, r0
 800cbb8:	42a3      	cmp	r3, r4
 800cbba:	ddb6      	ble.n	800cb2a <_dtoa_r+0xb36>
 800cbbc:	2300      	movs	r3, #0
 800cbbe:	220a      	movs	r2, #10
 800cbc0:	9905      	ldr	r1, [sp, #20]
 800cbc2:	9803      	ldr	r0, [sp, #12]
 800cbc4:	f000 f974 	bl	800ceb0 <__multadd>
 800cbc8:	9005      	str	r0, [sp, #20]
 800cbca:	e7eb      	b.n	800cba4 <_dtoa_r+0xbb0>
 800cbcc:	0800e3f8 	.word	0x0800e3f8
 800cbd0:	0800e400 	.word	0x0800e400

0800cbd4 <_free_r>:
 800cbd4:	b570      	push	{r4, r5, r6, lr}
 800cbd6:	0005      	movs	r5, r0
 800cbd8:	1e0c      	subs	r4, r1, #0
 800cbda:	d010      	beq.n	800cbfe <_free_r+0x2a>
 800cbdc:	3c04      	subs	r4, #4
 800cbde:	6823      	ldr	r3, [r4, #0]
 800cbe0:	2b00      	cmp	r3, #0
 800cbe2:	da00      	bge.n	800cbe6 <_free_r+0x12>
 800cbe4:	18e4      	adds	r4, r4, r3
 800cbe6:	0028      	movs	r0, r5
 800cbe8:	f000 f8ea 	bl	800cdc0 <__malloc_lock>
 800cbec:	4a1d      	ldr	r2, [pc, #116]	@ (800cc64 <_free_r+0x90>)
 800cbee:	6813      	ldr	r3, [r2, #0]
 800cbf0:	2b00      	cmp	r3, #0
 800cbf2:	d105      	bne.n	800cc00 <_free_r+0x2c>
 800cbf4:	6063      	str	r3, [r4, #4]
 800cbf6:	6014      	str	r4, [r2, #0]
 800cbf8:	0028      	movs	r0, r5
 800cbfa:	f000 f8e9 	bl	800cdd0 <__malloc_unlock>
 800cbfe:	bd70      	pop	{r4, r5, r6, pc}
 800cc00:	42a3      	cmp	r3, r4
 800cc02:	d908      	bls.n	800cc16 <_free_r+0x42>
 800cc04:	6820      	ldr	r0, [r4, #0]
 800cc06:	1821      	adds	r1, r4, r0
 800cc08:	428b      	cmp	r3, r1
 800cc0a:	d1f3      	bne.n	800cbf4 <_free_r+0x20>
 800cc0c:	6819      	ldr	r1, [r3, #0]
 800cc0e:	685b      	ldr	r3, [r3, #4]
 800cc10:	1809      	adds	r1, r1, r0
 800cc12:	6021      	str	r1, [r4, #0]
 800cc14:	e7ee      	b.n	800cbf4 <_free_r+0x20>
 800cc16:	001a      	movs	r2, r3
 800cc18:	685b      	ldr	r3, [r3, #4]
 800cc1a:	2b00      	cmp	r3, #0
 800cc1c:	d001      	beq.n	800cc22 <_free_r+0x4e>
 800cc1e:	42a3      	cmp	r3, r4
 800cc20:	d9f9      	bls.n	800cc16 <_free_r+0x42>
 800cc22:	6811      	ldr	r1, [r2, #0]
 800cc24:	1850      	adds	r0, r2, r1
 800cc26:	42a0      	cmp	r0, r4
 800cc28:	d10b      	bne.n	800cc42 <_free_r+0x6e>
 800cc2a:	6820      	ldr	r0, [r4, #0]
 800cc2c:	1809      	adds	r1, r1, r0
 800cc2e:	1850      	adds	r0, r2, r1
 800cc30:	6011      	str	r1, [r2, #0]
 800cc32:	4283      	cmp	r3, r0
 800cc34:	d1e0      	bne.n	800cbf8 <_free_r+0x24>
 800cc36:	6818      	ldr	r0, [r3, #0]
 800cc38:	685b      	ldr	r3, [r3, #4]
 800cc3a:	1841      	adds	r1, r0, r1
 800cc3c:	6011      	str	r1, [r2, #0]
 800cc3e:	6053      	str	r3, [r2, #4]
 800cc40:	e7da      	b.n	800cbf8 <_free_r+0x24>
 800cc42:	42a0      	cmp	r0, r4
 800cc44:	d902      	bls.n	800cc4c <_free_r+0x78>
 800cc46:	230c      	movs	r3, #12
 800cc48:	602b      	str	r3, [r5, #0]
 800cc4a:	e7d5      	b.n	800cbf8 <_free_r+0x24>
 800cc4c:	6820      	ldr	r0, [r4, #0]
 800cc4e:	1821      	adds	r1, r4, r0
 800cc50:	428b      	cmp	r3, r1
 800cc52:	d103      	bne.n	800cc5c <_free_r+0x88>
 800cc54:	6819      	ldr	r1, [r3, #0]
 800cc56:	685b      	ldr	r3, [r3, #4]
 800cc58:	1809      	adds	r1, r1, r0
 800cc5a:	6021      	str	r1, [r4, #0]
 800cc5c:	6063      	str	r3, [r4, #4]
 800cc5e:	6054      	str	r4, [r2, #4]
 800cc60:	e7ca      	b.n	800cbf8 <_free_r+0x24>
 800cc62:	46c0      	nop			@ (mov r8, r8)
 800cc64:	200006f8 	.word	0x200006f8

0800cc68 <malloc>:
 800cc68:	b510      	push	{r4, lr}
 800cc6a:	4b03      	ldr	r3, [pc, #12]	@ (800cc78 <malloc+0x10>)
 800cc6c:	0001      	movs	r1, r0
 800cc6e:	6818      	ldr	r0, [r3, #0]
 800cc70:	f000 f826 	bl	800ccc0 <_malloc_r>
 800cc74:	bd10      	pop	{r4, pc}
 800cc76:	46c0      	nop			@ (mov r8, r8)
 800cc78:	20000028 	.word	0x20000028

0800cc7c <sbrk_aligned>:
 800cc7c:	b570      	push	{r4, r5, r6, lr}
 800cc7e:	4e0f      	ldr	r6, [pc, #60]	@ (800ccbc <sbrk_aligned+0x40>)
 800cc80:	000d      	movs	r5, r1
 800cc82:	6831      	ldr	r1, [r6, #0]
 800cc84:	0004      	movs	r4, r0
 800cc86:	2900      	cmp	r1, #0
 800cc88:	d102      	bne.n	800cc90 <sbrk_aligned+0x14>
 800cc8a:	f000 fe67 	bl	800d95c <_sbrk_r>
 800cc8e:	6030      	str	r0, [r6, #0]
 800cc90:	0029      	movs	r1, r5
 800cc92:	0020      	movs	r0, r4
 800cc94:	f000 fe62 	bl	800d95c <_sbrk_r>
 800cc98:	1c43      	adds	r3, r0, #1
 800cc9a:	d103      	bne.n	800cca4 <sbrk_aligned+0x28>
 800cc9c:	2501      	movs	r5, #1
 800cc9e:	426d      	negs	r5, r5
 800cca0:	0028      	movs	r0, r5
 800cca2:	bd70      	pop	{r4, r5, r6, pc}
 800cca4:	2303      	movs	r3, #3
 800cca6:	1cc5      	adds	r5, r0, #3
 800cca8:	439d      	bics	r5, r3
 800ccaa:	42a8      	cmp	r0, r5
 800ccac:	d0f8      	beq.n	800cca0 <sbrk_aligned+0x24>
 800ccae:	1a29      	subs	r1, r5, r0
 800ccb0:	0020      	movs	r0, r4
 800ccb2:	f000 fe53 	bl	800d95c <_sbrk_r>
 800ccb6:	3001      	adds	r0, #1
 800ccb8:	d1f2      	bne.n	800cca0 <sbrk_aligned+0x24>
 800ccba:	e7ef      	b.n	800cc9c <sbrk_aligned+0x20>
 800ccbc:	200006f4 	.word	0x200006f4

0800ccc0 <_malloc_r>:
 800ccc0:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 800ccc2:	2203      	movs	r2, #3
 800ccc4:	1ccb      	adds	r3, r1, #3
 800ccc6:	4393      	bics	r3, r2
 800ccc8:	3308      	adds	r3, #8
 800ccca:	0005      	movs	r5, r0
 800cccc:	001f      	movs	r7, r3
 800ccce:	2b0c      	cmp	r3, #12
 800ccd0:	d234      	bcs.n	800cd3c <_malloc_r+0x7c>
 800ccd2:	270c      	movs	r7, #12
 800ccd4:	42b9      	cmp	r1, r7
 800ccd6:	d833      	bhi.n	800cd40 <_malloc_r+0x80>
 800ccd8:	0028      	movs	r0, r5
 800ccda:	f000 f871 	bl	800cdc0 <__malloc_lock>
 800ccde:	4e37      	ldr	r6, [pc, #220]	@ (800cdbc <_malloc_r+0xfc>)
 800cce0:	6833      	ldr	r3, [r6, #0]
 800cce2:	001c      	movs	r4, r3
 800cce4:	2c00      	cmp	r4, #0
 800cce6:	d12f      	bne.n	800cd48 <_malloc_r+0x88>
 800cce8:	0039      	movs	r1, r7
 800ccea:	0028      	movs	r0, r5
 800ccec:	f7ff ffc6 	bl	800cc7c <sbrk_aligned>
 800ccf0:	0004      	movs	r4, r0
 800ccf2:	1c43      	adds	r3, r0, #1
 800ccf4:	d15f      	bne.n	800cdb6 <_malloc_r+0xf6>
 800ccf6:	6834      	ldr	r4, [r6, #0]
 800ccf8:	9400      	str	r4, [sp, #0]
 800ccfa:	9b00      	ldr	r3, [sp, #0]
 800ccfc:	2b00      	cmp	r3, #0
 800ccfe:	d14a      	bne.n	800cd96 <_malloc_r+0xd6>
 800cd00:	2c00      	cmp	r4, #0
 800cd02:	d052      	beq.n	800cdaa <_malloc_r+0xea>
 800cd04:	6823      	ldr	r3, [r4, #0]
 800cd06:	0028      	movs	r0, r5
 800cd08:	18e3      	adds	r3, r4, r3
 800cd0a:	9900      	ldr	r1, [sp, #0]
 800cd0c:	9301      	str	r3, [sp, #4]
 800cd0e:	f000 fe25 	bl	800d95c <_sbrk_r>
 800cd12:	9b01      	ldr	r3, [sp, #4]
 800cd14:	4283      	cmp	r3, r0
 800cd16:	d148      	bne.n	800cdaa <_malloc_r+0xea>
 800cd18:	6823      	ldr	r3, [r4, #0]
 800cd1a:	0028      	movs	r0, r5
 800cd1c:	1aff      	subs	r7, r7, r3
 800cd1e:	0039      	movs	r1, r7
 800cd20:	f7ff ffac 	bl	800cc7c <sbrk_aligned>
 800cd24:	3001      	adds	r0, #1
 800cd26:	d040      	beq.n	800cdaa <_malloc_r+0xea>
 800cd28:	6823      	ldr	r3, [r4, #0]
 800cd2a:	19db      	adds	r3, r3, r7
 800cd2c:	6023      	str	r3, [r4, #0]
 800cd2e:	6833      	ldr	r3, [r6, #0]
 800cd30:	685a      	ldr	r2, [r3, #4]
 800cd32:	2a00      	cmp	r2, #0
 800cd34:	d133      	bne.n	800cd9e <_malloc_r+0xde>
 800cd36:	9b00      	ldr	r3, [sp, #0]
 800cd38:	6033      	str	r3, [r6, #0]
 800cd3a:	e019      	b.n	800cd70 <_malloc_r+0xb0>
 800cd3c:	2b00      	cmp	r3, #0
 800cd3e:	dac9      	bge.n	800ccd4 <_malloc_r+0x14>
 800cd40:	230c      	movs	r3, #12
 800cd42:	602b      	str	r3, [r5, #0]
 800cd44:	2000      	movs	r0, #0
 800cd46:	bdfe      	pop	{r1, r2, r3, r4, r5, r6, r7, pc}
 800cd48:	6821      	ldr	r1, [r4, #0]
 800cd4a:	1bc9      	subs	r1, r1, r7
 800cd4c:	d420      	bmi.n	800cd90 <_malloc_r+0xd0>
 800cd4e:	290b      	cmp	r1, #11
 800cd50:	d90a      	bls.n	800cd68 <_malloc_r+0xa8>
 800cd52:	19e2      	adds	r2, r4, r7
 800cd54:	6027      	str	r7, [r4, #0]
 800cd56:	42a3      	cmp	r3, r4
 800cd58:	d104      	bne.n	800cd64 <_malloc_r+0xa4>
 800cd5a:	6032      	str	r2, [r6, #0]
 800cd5c:	6863      	ldr	r3, [r4, #4]
 800cd5e:	6011      	str	r1, [r2, #0]
 800cd60:	6053      	str	r3, [r2, #4]
 800cd62:	e005      	b.n	800cd70 <_malloc_r+0xb0>
 800cd64:	605a      	str	r2, [r3, #4]
 800cd66:	e7f9      	b.n	800cd5c <_malloc_r+0x9c>
 800cd68:	6862      	ldr	r2, [r4, #4]
 800cd6a:	42a3      	cmp	r3, r4
 800cd6c:	d10e      	bne.n	800cd8c <_malloc_r+0xcc>
 800cd6e:	6032      	str	r2, [r6, #0]
 800cd70:	0028      	movs	r0, r5
 800cd72:	f000 f82d 	bl	800cdd0 <__malloc_unlock>
 800cd76:	0020      	movs	r0, r4
 800cd78:	2207      	movs	r2, #7
 800cd7a:	300b      	adds	r0, #11
 800cd7c:	1d23      	adds	r3, r4, #4
 800cd7e:	4390      	bics	r0, r2
 800cd80:	1ac2      	subs	r2, r0, r3
 800cd82:	4298      	cmp	r0, r3
 800cd84:	d0df      	beq.n	800cd46 <_malloc_r+0x86>
 800cd86:	1a1b      	subs	r3, r3, r0
 800cd88:	50a3      	str	r3, [r4, r2]
 800cd8a:	e7dc      	b.n	800cd46 <_malloc_r+0x86>
 800cd8c:	605a      	str	r2, [r3, #4]
 800cd8e:	e7ef      	b.n	800cd70 <_malloc_r+0xb0>
 800cd90:	0023      	movs	r3, r4
 800cd92:	6864      	ldr	r4, [r4, #4]
 800cd94:	e7a6      	b.n	800cce4 <_malloc_r+0x24>
 800cd96:	9c00      	ldr	r4, [sp, #0]
 800cd98:	6863      	ldr	r3, [r4, #4]
 800cd9a:	9300      	str	r3, [sp, #0]
 800cd9c:	e7ad      	b.n	800ccfa <_malloc_r+0x3a>
 800cd9e:	001a      	movs	r2, r3
 800cda0:	685b      	ldr	r3, [r3, #4]
 800cda2:	42a3      	cmp	r3, r4
 800cda4:	d1fb      	bne.n	800cd9e <_malloc_r+0xde>
 800cda6:	2300      	movs	r3, #0
 800cda8:	e7da      	b.n	800cd60 <_malloc_r+0xa0>
 800cdaa:	230c      	movs	r3, #12
 800cdac:	0028      	movs	r0, r5
 800cdae:	602b      	str	r3, [r5, #0]
 800cdb0:	f000 f80e 	bl	800cdd0 <__malloc_unlock>
 800cdb4:	e7c6      	b.n	800cd44 <_malloc_r+0x84>
 800cdb6:	6007      	str	r7, [r0, #0]
 800cdb8:	e7da      	b.n	800cd70 <_malloc_r+0xb0>
 800cdba:	46c0      	nop			@ (mov r8, r8)
 800cdbc:	200006f8 	.word	0x200006f8

0800cdc0 <__malloc_lock>:
 800cdc0:	b510      	push	{r4, lr}
 800cdc2:	4802      	ldr	r0, [pc, #8]	@ (800cdcc <__malloc_lock+0xc>)
 800cdc4:	f7ff f87b 	bl	800bebe <__retarget_lock_acquire_recursive>
 800cdc8:	bd10      	pop	{r4, pc}
 800cdca:	46c0      	nop			@ (mov r8, r8)
 800cdcc:	200006f0 	.word	0x200006f0

0800cdd0 <__malloc_unlock>:
 800cdd0:	b510      	push	{r4, lr}
 800cdd2:	4802      	ldr	r0, [pc, #8]	@ (800cddc <__malloc_unlock+0xc>)
 800cdd4:	f7ff f874 	bl	800bec0 <__retarget_lock_release_recursive>
 800cdd8:	bd10      	pop	{r4, pc}
 800cdda:	46c0      	nop			@ (mov r8, r8)
 800cddc:	200006f0 	.word	0x200006f0

0800cde0 <_Balloc>:
 800cde0:	b570      	push	{r4, r5, r6, lr}
 800cde2:	69c5      	ldr	r5, [r0, #28]
 800cde4:	0006      	movs	r6, r0
 800cde6:	000c      	movs	r4, r1
 800cde8:	2d00      	cmp	r5, #0
 800cdea:	d10e      	bne.n	800ce0a <_Balloc+0x2a>
 800cdec:	2010      	movs	r0, #16
 800cdee:	f7ff ff3b 	bl	800cc68 <malloc>
 800cdf2:	1e02      	subs	r2, r0, #0
 800cdf4:	61f0      	str	r0, [r6, #28]
 800cdf6:	d104      	bne.n	800ce02 <_Balloc+0x22>
 800cdf8:	216b      	movs	r1, #107	@ 0x6b
 800cdfa:	4b19      	ldr	r3, [pc, #100]	@ (800ce60 <_Balloc+0x80>)
 800cdfc:	4819      	ldr	r0, [pc, #100]	@ (800ce64 <_Balloc+0x84>)
 800cdfe:	f000 fdc9 	bl	800d994 <__assert_func>
 800ce02:	6045      	str	r5, [r0, #4]
 800ce04:	6085      	str	r5, [r0, #8]
 800ce06:	6005      	str	r5, [r0, #0]
 800ce08:	60c5      	str	r5, [r0, #12]
 800ce0a:	69f5      	ldr	r5, [r6, #28]
 800ce0c:	68eb      	ldr	r3, [r5, #12]
 800ce0e:	2b00      	cmp	r3, #0
 800ce10:	d013      	beq.n	800ce3a <_Balloc+0x5a>
 800ce12:	69f3      	ldr	r3, [r6, #28]
 800ce14:	00a2      	lsls	r2, r4, #2
 800ce16:	68db      	ldr	r3, [r3, #12]
 800ce18:	189b      	adds	r3, r3, r2
 800ce1a:	6818      	ldr	r0, [r3, #0]
 800ce1c:	2800      	cmp	r0, #0
 800ce1e:	d118      	bne.n	800ce52 <_Balloc+0x72>
 800ce20:	2101      	movs	r1, #1
 800ce22:	000d      	movs	r5, r1
 800ce24:	40a5      	lsls	r5, r4
 800ce26:	1d6a      	adds	r2, r5, #5
 800ce28:	0030      	movs	r0, r6
 800ce2a:	0092      	lsls	r2, r2, #2
 800ce2c:	f000 fdd0 	bl	800d9d0 <_calloc_r>
 800ce30:	2800      	cmp	r0, #0
 800ce32:	d00c      	beq.n	800ce4e <_Balloc+0x6e>
 800ce34:	6044      	str	r4, [r0, #4]
 800ce36:	6085      	str	r5, [r0, #8]
 800ce38:	e00d      	b.n	800ce56 <_Balloc+0x76>
 800ce3a:	2221      	movs	r2, #33	@ 0x21
 800ce3c:	2104      	movs	r1, #4
 800ce3e:	0030      	movs	r0, r6
 800ce40:	f000 fdc6 	bl	800d9d0 <_calloc_r>
 800ce44:	69f3      	ldr	r3, [r6, #28]
 800ce46:	60e8      	str	r0, [r5, #12]
 800ce48:	68db      	ldr	r3, [r3, #12]
 800ce4a:	2b00      	cmp	r3, #0
 800ce4c:	d1e1      	bne.n	800ce12 <_Balloc+0x32>
 800ce4e:	2000      	movs	r0, #0
 800ce50:	bd70      	pop	{r4, r5, r6, pc}
 800ce52:	6802      	ldr	r2, [r0, #0]
 800ce54:	601a      	str	r2, [r3, #0]
 800ce56:	2300      	movs	r3, #0
 800ce58:	6103      	str	r3, [r0, #16]
 800ce5a:	60c3      	str	r3, [r0, #12]
 800ce5c:	e7f8      	b.n	800ce50 <_Balloc+0x70>
 800ce5e:	46c0      	nop			@ (mov r8, r8)
 800ce60:	0800e405 	.word	0x0800e405
 800ce64:	0800e485 	.word	0x0800e485

0800ce68 <_Bfree>:
 800ce68:	b570      	push	{r4, r5, r6, lr}
 800ce6a:	69c6      	ldr	r6, [r0, #28]
 800ce6c:	0005      	movs	r5, r0
 800ce6e:	000c      	movs	r4, r1
 800ce70:	2e00      	cmp	r6, #0
 800ce72:	d10e      	bne.n	800ce92 <_Bfree+0x2a>
 800ce74:	2010      	movs	r0, #16
 800ce76:	f7ff fef7 	bl	800cc68 <malloc>
 800ce7a:	1e02      	subs	r2, r0, #0
 800ce7c:	61e8      	str	r0, [r5, #28]
 800ce7e:	d104      	bne.n	800ce8a <_Bfree+0x22>
 800ce80:	218f      	movs	r1, #143	@ 0x8f
 800ce82:	4b09      	ldr	r3, [pc, #36]	@ (800cea8 <_Bfree+0x40>)
 800ce84:	4809      	ldr	r0, [pc, #36]	@ (800ceac <_Bfree+0x44>)
 800ce86:	f000 fd85 	bl	800d994 <__assert_func>
 800ce8a:	6046      	str	r6, [r0, #4]
 800ce8c:	6086      	str	r6, [r0, #8]
 800ce8e:	6006      	str	r6, [r0, #0]
 800ce90:	60c6      	str	r6, [r0, #12]
 800ce92:	2c00      	cmp	r4, #0
 800ce94:	d007      	beq.n	800cea6 <_Bfree+0x3e>
 800ce96:	69eb      	ldr	r3, [r5, #28]
 800ce98:	6862      	ldr	r2, [r4, #4]
 800ce9a:	68db      	ldr	r3, [r3, #12]
 800ce9c:	0092      	lsls	r2, r2, #2
 800ce9e:	189b      	adds	r3, r3, r2
 800cea0:	681a      	ldr	r2, [r3, #0]
 800cea2:	6022      	str	r2, [r4, #0]
 800cea4:	601c      	str	r4, [r3, #0]
 800cea6:	bd70      	pop	{r4, r5, r6, pc}
 800cea8:	0800e405 	.word	0x0800e405
 800ceac:	0800e485 	.word	0x0800e485

0800ceb0 <__multadd>:
 800ceb0:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 800ceb2:	000f      	movs	r7, r1
 800ceb4:	9001      	str	r0, [sp, #4]
 800ceb6:	000c      	movs	r4, r1
 800ceb8:	001e      	movs	r6, r3
 800ceba:	2000      	movs	r0, #0
 800cebc:	690d      	ldr	r5, [r1, #16]
 800cebe:	3714      	adds	r7, #20
 800cec0:	683b      	ldr	r3, [r7, #0]
 800cec2:	3001      	adds	r0, #1
 800cec4:	b299      	uxth	r1, r3
 800cec6:	4351      	muls	r1, r2
 800cec8:	0c1b      	lsrs	r3, r3, #16
 800ceca:	4353      	muls	r3, r2
 800cecc:	1989      	adds	r1, r1, r6
 800cece:	0c0e      	lsrs	r6, r1, #16
 800ced0:	199b      	adds	r3, r3, r6
 800ced2:	0c1e      	lsrs	r6, r3, #16
 800ced4:	b289      	uxth	r1, r1
 800ced6:	041b      	lsls	r3, r3, #16
 800ced8:	185b      	adds	r3, r3, r1
 800ceda:	c708      	stmia	r7!, {r3}
 800cedc:	4285      	cmp	r5, r0
 800cede:	dcef      	bgt.n	800cec0 <__multadd+0x10>
 800cee0:	2e00      	cmp	r6, #0
 800cee2:	d022      	beq.n	800cf2a <__multadd+0x7a>
 800cee4:	68a3      	ldr	r3, [r4, #8]
 800cee6:	42ab      	cmp	r3, r5
 800cee8:	dc19      	bgt.n	800cf1e <__multadd+0x6e>
 800ceea:	6861      	ldr	r1, [r4, #4]
 800ceec:	9801      	ldr	r0, [sp, #4]
 800ceee:	3101      	adds	r1, #1
 800cef0:	f7ff ff76 	bl	800cde0 <_Balloc>
 800cef4:	1e07      	subs	r7, r0, #0
 800cef6:	d105      	bne.n	800cf04 <__multadd+0x54>
 800cef8:	003a      	movs	r2, r7
 800cefa:	21ba      	movs	r1, #186	@ 0xba
 800cefc:	4b0c      	ldr	r3, [pc, #48]	@ (800cf30 <__multadd+0x80>)
 800cefe:	480d      	ldr	r0, [pc, #52]	@ (800cf34 <__multadd+0x84>)
 800cf00:	f000 fd48 	bl	800d994 <__assert_func>
 800cf04:	0021      	movs	r1, r4
 800cf06:	6922      	ldr	r2, [r4, #16]
 800cf08:	310c      	adds	r1, #12
 800cf0a:	3202      	adds	r2, #2
 800cf0c:	0092      	lsls	r2, r2, #2
 800cf0e:	300c      	adds	r0, #12
 800cf10:	f000 fd36 	bl	800d980 <memcpy>
 800cf14:	0021      	movs	r1, r4
 800cf16:	9801      	ldr	r0, [sp, #4]
 800cf18:	f7ff ffa6 	bl	800ce68 <_Bfree>
 800cf1c:	003c      	movs	r4, r7
 800cf1e:	1d2b      	adds	r3, r5, #4
 800cf20:	009b      	lsls	r3, r3, #2
 800cf22:	18e3      	adds	r3, r4, r3
 800cf24:	3501      	adds	r5, #1
 800cf26:	605e      	str	r6, [r3, #4]
 800cf28:	6125      	str	r5, [r4, #16]
 800cf2a:	0020      	movs	r0, r4
 800cf2c:	bdfe      	pop	{r1, r2, r3, r4, r5, r6, r7, pc}
 800cf2e:	46c0      	nop			@ (mov r8, r8)
 800cf30:	0800e474 	.word	0x0800e474
 800cf34:	0800e485 	.word	0x0800e485

0800cf38 <__hi0bits>:
 800cf38:	2280      	movs	r2, #128	@ 0x80
 800cf3a:	0003      	movs	r3, r0
 800cf3c:	0252      	lsls	r2, r2, #9
 800cf3e:	2000      	movs	r0, #0
 800cf40:	4293      	cmp	r3, r2
 800cf42:	d201      	bcs.n	800cf48 <__hi0bits+0x10>
 800cf44:	041b      	lsls	r3, r3, #16
 800cf46:	3010      	adds	r0, #16
 800cf48:	2280      	movs	r2, #128	@ 0x80
 800cf4a:	0452      	lsls	r2, r2, #17
 800cf4c:	4293      	cmp	r3, r2
 800cf4e:	d201      	bcs.n	800cf54 <__hi0bits+0x1c>
 800cf50:	3008      	adds	r0, #8
 800cf52:	021b      	lsls	r3, r3, #8
 800cf54:	2280      	movs	r2, #128	@ 0x80
 800cf56:	0552      	lsls	r2, r2, #21
 800cf58:	4293      	cmp	r3, r2
 800cf5a:	d201      	bcs.n	800cf60 <__hi0bits+0x28>
 800cf5c:	3004      	adds	r0, #4
 800cf5e:	011b      	lsls	r3, r3, #4
 800cf60:	2280      	movs	r2, #128	@ 0x80
 800cf62:	05d2      	lsls	r2, r2, #23
 800cf64:	4293      	cmp	r3, r2
 800cf66:	d201      	bcs.n	800cf6c <__hi0bits+0x34>
 800cf68:	3002      	adds	r0, #2
 800cf6a:	009b      	lsls	r3, r3, #2
 800cf6c:	2b00      	cmp	r3, #0
 800cf6e:	db03      	blt.n	800cf78 <__hi0bits+0x40>
 800cf70:	3001      	adds	r0, #1
 800cf72:	4213      	tst	r3, r2
 800cf74:	d100      	bne.n	800cf78 <__hi0bits+0x40>
 800cf76:	2020      	movs	r0, #32
 800cf78:	4770      	bx	lr

0800cf7a <__lo0bits>:
 800cf7a:	6803      	ldr	r3, [r0, #0]
 800cf7c:	0001      	movs	r1, r0
 800cf7e:	2207      	movs	r2, #7
 800cf80:	0018      	movs	r0, r3
 800cf82:	4010      	ands	r0, r2
 800cf84:	4213      	tst	r3, r2
 800cf86:	d00d      	beq.n	800cfa4 <__lo0bits+0x2a>
 800cf88:	3a06      	subs	r2, #6
 800cf8a:	2000      	movs	r0, #0
 800cf8c:	4213      	tst	r3, r2
 800cf8e:	d105      	bne.n	800cf9c <__lo0bits+0x22>
 800cf90:	3002      	adds	r0, #2
 800cf92:	4203      	tst	r3, r0
 800cf94:	d003      	beq.n	800cf9e <__lo0bits+0x24>
 800cf96:	40d3      	lsrs	r3, r2
 800cf98:	0010      	movs	r0, r2
 800cf9a:	600b      	str	r3, [r1, #0]
 800cf9c:	4770      	bx	lr
 800cf9e:	089b      	lsrs	r3, r3, #2
 800cfa0:	600b      	str	r3, [r1, #0]
 800cfa2:	e7fb      	b.n	800cf9c <__lo0bits+0x22>
 800cfa4:	b29a      	uxth	r2, r3
 800cfa6:	2a00      	cmp	r2, #0
 800cfa8:	d101      	bne.n	800cfae <__lo0bits+0x34>
 800cfaa:	2010      	movs	r0, #16
 800cfac:	0c1b      	lsrs	r3, r3, #16
 800cfae:	b2da      	uxtb	r2, r3
 800cfb0:	2a00      	cmp	r2, #0
 800cfb2:	d101      	bne.n	800cfb8 <__lo0bits+0x3e>
 800cfb4:	3008      	adds	r0, #8
 800cfb6:	0a1b      	lsrs	r3, r3, #8
 800cfb8:	071a      	lsls	r2, r3, #28
 800cfba:	d101      	bne.n	800cfc0 <__lo0bits+0x46>
 800cfbc:	3004      	adds	r0, #4
 800cfbe:	091b      	lsrs	r3, r3, #4
 800cfc0:	079a      	lsls	r2, r3, #30
 800cfc2:	d101      	bne.n	800cfc8 <__lo0bits+0x4e>
 800cfc4:	3002      	adds	r0, #2
 800cfc6:	089b      	lsrs	r3, r3, #2
 800cfc8:	07da      	lsls	r2, r3, #31
 800cfca:	d4e9      	bmi.n	800cfa0 <__lo0bits+0x26>
 800cfcc:	3001      	adds	r0, #1
 800cfce:	085b      	lsrs	r3, r3, #1
 800cfd0:	d1e6      	bne.n	800cfa0 <__lo0bits+0x26>
 800cfd2:	2020      	movs	r0, #32
 800cfd4:	e7e2      	b.n	800cf9c <__lo0bits+0x22>
	...

0800cfd8 <__i2b>:
 800cfd8:	b510      	push	{r4, lr}
 800cfda:	000c      	movs	r4, r1
 800cfdc:	2101      	movs	r1, #1
 800cfde:	f7ff feff 	bl	800cde0 <_Balloc>
 800cfe2:	2800      	cmp	r0, #0
 800cfe4:	d107      	bne.n	800cff6 <__i2b+0x1e>
 800cfe6:	2146      	movs	r1, #70	@ 0x46
 800cfe8:	4c05      	ldr	r4, [pc, #20]	@ (800d000 <__i2b+0x28>)
 800cfea:	0002      	movs	r2, r0
 800cfec:	4b05      	ldr	r3, [pc, #20]	@ (800d004 <__i2b+0x2c>)
 800cfee:	0020      	movs	r0, r4
 800cff0:	31ff      	adds	r1, #255	@ 0xff
 800cff2:	f000 fccf 	bl	800d994 <__assert_func>
 800cff6:	2301      	movs	r3, #1
 800cff8:	6144      	str	r4, [r0, #20]
 800cffa:	6103      	str	r3, [r0, #16]
 800cffc:	bd10      	pop	{r4, pc}
 800cffe:	46c0      	nop			@ (mov r8, r8)
 800d000:	0800e485 	.word	0x0800e485
 800d004:	0800e474 	.word	0x0800e474

0800d008 <__multiply>:
 800d008:	b5f0      	push	{r4, r5, r6, r7, lr}
 800d00a:	0014      	movs	r4, r2
 800d00c:	690a      	ldr	r2, [r1, #16]
 800d00e:	6923      	ldr	r3, [r4, #16]
 800d010:	000d      	movs	r5, r1
 800d012:	b089      	sub	sp, #36	@ 0x24
 800d014:	429a      	cmp	r2, r3
 800d016:	db02      	blt.n	800d01e <__multiply+0x16>
 800d018:	0023      	movs	r3, r4
 800d01a:	000c      	movs	r4, r1
 800d01c:	001d      	movs	r5, r3
 800d01e:	6927      	ldr	r7, [r4, #16]
 800d020:	692e      	ldr	r6, [r5, #16]
 800d022:	6861      	ldr	r1, [r4, #4]
 800d024:	19bb      	adds	r3, r7, r6
 800d026:	9300      	str	r3, [sp, #0]
 800d028:	68a3      	ldr	r3, [r4, #8]
 800d02a:	19ba      	adds	r2, r7, r6
 800d02c:	4293      	cmp	r3, r2
 800d02e:	da00      	bge.n	800d032 <__multiply+0x2a>
 800d030:	3101      	adds	r1, #1
 800d032:	f7ff fed5 	bl	800cde0 <_Balloc>
 800d036:	4684      	mov	ip, r0
 800d038:	2800      	cmp	r0, #0
 800d03a:	d106      	bne.n	800d04a <__multiply+0x42>
 800d03c:	21b1      	movs	r1, #177	@ 0xb1
 800d03e:	4662      	mov	r2, ip
 800d040:	4b44      	ldr	r3, [pc, #272]	@ (800d154 <__multiply+0x14c>)
 800d042:	4845      	ldr	r0, [pc, #276]	@ (800d158 <__multiply+0x150>)
 800d044:	0049      	lsls	r1, r1, #1
 800d046:	f000 fca5 	bl	800d994 <__assert_func>
 800d04a:	0002      	movs	r2, r0
 800d04c:	19bb      	adds	r3, r7, r6
 800d04e:	3214      	adds	r2, #20
 800d050:	009b      	lsls	r3, r3, #2
 800d052:	18d3      	adds	r3, r2, r3
 800d054:	9301      	str	r3, [sp, #4]
 800d056:	2100      	movs	r1, #0
 800d058:	0013      	movs	r3, r2
 800d05a:	9801      	ldr	r0, [sp, #4]
 800d05c:	4283      	cmp	r3, r0
 800d05e:	d328      	bcc.n	800d0b2 <__multiply+0xaa>
 800d060:	0023      	movs	r3, r4
 800d062:	00bf      	lsls	r7, r7, #2
 800d064:	3314      	adds	r3, #20
 800d066:	9304      	str	r3, [sp, #16]
 800d068:	3514      	adds	r5, #20
 800d06a:	19db      	adds	r3, r3, r7
 800d06c:	00b6      	lsls	r6, r6, #2
 800d06e:	9302      	str	r3, [sp, #8]
 800d070:	19ab      	adds	r3, r5, r6
 800d072:	9307      	str	r3, [sp, #28]
 800d074:	2304      	movs	r3, #4
 800d076:	9305      	str	r3, [sp, #20]
 800d078:	0023      	movs	r3, r4
 800d07a:	9902      	ldr	r1, [sp, #8]
 800d07c:	3315      	adds	r3, #21
 800d07e:	4299      	cmp	r1, r3
 800d080:	d305      	bcc.n	800d08e <__multiply+0x86>
 800d082:	1b0c      	subs	r4, r1, r4
 800d084:	3c15      	subs	r4, #21
 800d086:	08a4      	lsrs	r4, r4, #2
 800d088:	3401      	adds	r4, #1
 800d08a:	00a3      	lsls	r3, r4, #2
 800d08c:	9305      	str	r3, [sp, #20]
 800d08e:	9b07      	ldr	r3, [sp, #28]
 800d090:	429d      	cmp	r5, r3
 800d092:	d310      	bcc.n	800d0b6 <__multiply+0xae>
 800d094:	9b00      	ldr	r3, [sp, #0]
 800d096:	2b00      	cmp	r3, #0
 800d098:	dd05      	ble.n	800d0a6 <__multiply+0x9e>
 800d09a:	9b01      	ldr	r3, [sp, #4]
 800d09c:	3b04      	subs	r3, #4
 800d09e:	9301      	str	r3, [sp, #4]
 800d0a0:	681b      	ldr	r3, [r3, #0]
 800d0a2:	2b00      	cmp	r3, #0
 800d0a4:	d052      	beq.n	800d14c <__multiply+0x144>
 800d0a6:	4663      	mov	r3, ip
 800d0a8:	4660      	mov	r0, ip
 800d0aa:	9a00      	ldr	r2, [sp, #0]
 800d0ac:	611a      	str	r2, [r3, #16]
 800d0ae:	b009      	add	sp, #36	@ 0x24
 800d0b0:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800d0b2:	c302      	stmia	r3!, {r1}
 800d0b4:	e7d1      	b.n	800d05a <__multiply+0x52>
 800d0b6:	682c      	ldr	r4, [r5, #0]
 800d0b8:	b2a4      	uxth	r4, r4
 800d0ba:	2c00      	cmp	r4, #0
 800d0bc:	d01f      	beq.n	800d0fe <__multiply+0xf6>
 800d0be:	2300      	movs	r3, #0
 800d0c0:	0017      	movs	r7, r2
 800d0c2:	9e04      	ldr	r6, [sp, #16]
 800d0c4:	9303      	str	r3, [sp, #12]
 800d0c6:	ce08      	ldmia	r6!, {r3}
 800d0c8:	6839      	ldr	r1, [r7, #0]
 800d0ca:	9306      	str	r3, [sp, #24]
 800d0cc:	466b      	mov	r3, sp
 800d0ce:	8b1b      	ldrh	r3, [r3, #24]
 800d0d0:	b288      	uxth	r0, r1
 800d0d2:	4363      	muls	r3, r4
 800d0d4:	181b      	adds	r3, r3, r0
 800d0d6:	9803      	ldr	r0, [sp, #12]
 800d0d8:	0c09      	lsrs	r1, r1, #16
 800d0da:	181b      	adds	r3, r3, r0
 800d0dc:	9806      	ldr	r0, [sp, #24]
 800d0de:	0c00      	lsrs	r0, r0, #16
 800d0e0:	4360      	muls	r0, r4
 800d0e2:	1840      	adds	r0, r0, r1
 800d0e4:	0c19      	lsrs	r1, r3, #16
 800d0e6:	1841      	adds	r1, r0, r1
 800d0e8:	0c08      	lsrs	r0, r1, #16
 800d0ea:	b29b      	uxth	r3, r3
 800d0ec:	0409      	lsls	r1, r1, #16
 800d0ee:	4319      	orrs	r1, r3
 800d0f0:	9b02      	ldr	r3, [sp, #8]
 800d0f2:	9003      	str	r0, [sp, #12]
 800d0f4:	c702      	stmia	r7!, {r1}
 800d0f6:	42b3      	cmp	r3, r6
 800d0f8:	d8e5      	bhi.n	800d0c6 <__multiply+0xbe>
 800d0fa:	9b05      	ldr	r3, [sp, #20]
 800d0fc:	50d0      	str	r0, [r2, r3]
 800d0fe:	682c      	ldr	r4, [r5, #0]
 800d100:	0c24      	lsrs	r4, r4, #16
 800d102:	d020      	beq.n	800d146 <__multiply+0x13e>
 800d104:	2100      	movs	r1, #0
 800d106:	0010      	movs	r0, r2
 800d108:	6813      	ldr	r3, [r2, #0]
 800d10a:	9e04      	ldr	r6, [sp, #16]
 800d10c:	9103      	str	r1, [sp, #12]
 800d10e:	6831      	ldr	r1, [r6, #0]
 800d110:	6807      	ldr	r7, [r0, #0]
 800d112:	b289      	uxth	r1, r1
 800d114:	4361      	muls	r1, r4
 800d116:	0c3f      	lsrs	r7, r7, #16
 800d118:	19c9      	adds	r1, r1, r7
 800d11a:	9f03      	ldr	r7, [sp, #12]
 800d11c:	b29b      	uxth	r3, r3
 800d11e:	19c9      	adds	r1, r1, r7
 800d120:	040f      	lsls	r7, r1, #16
 800d122:	431f      	orrs	r7, r3
 800d124:	6007      	str	r7, [r0, #0]
 800d126:	ce80      	ldmia	r6!, {r7}
 800d128:	6843      	ldr	r3, [r0, #4]
 800d12a:	0c3f      	lsrs	r7, r7, #16
 800d12c:	4367      	muls	r7, r4
 800d12e:	b29b      	uxth	r3, r3
 800d130:	0c09      	lsrs	r1, r1, #16
 800d132:	18fb      	adds	r3, r7, r3
 800d134:	185b      	adds	r3, r3, r1
 800d136:	0c19      	lsrs	r1, r3, #16
 800d138:	9103      	str	r1, [sp, #12]
 800d13a:	9902      	ldr	r1, [sp, #8]
 800d13c:	3004      	adds	r0, #4
 800d13e:	42b1      	cmp	r1, r6
 800d140:	d8e5      	bhi.n	800d10e <__multiply+0x106>
 800d142:	9905      	ldr	r1, [sp, #20]
 800d144:	5053      	str	r3, [r2, r1]
 800d146:	3504      	adds	r5, #4
 800d148:	3204      	adds	r2, #4
 800d14a:	e7a0      	b.n	800d08e <__multiply+0x86>
 800d14c:	9b00      	ldr	r3, [sp, #0]
 800d14e:	3b01      	subs	r3, #1
 800d150:	9300      	str	r3, [sp, #0]
 800d152:	e79f      	b.n	800d094 <__multiply+0x8c>
 800d154:	0800e474 	.word	0x0800e474
 800d158:	0800e485 	.word	0x0800e485

0800d15c <__pow5mult>:
 800d15c:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 800d15e:	2303      	movs	r3, #3
 800d160:	0015      	movs	r5, r2
 800d162:	0007      	movs	r7, r0
 800d164:	000e      	movs	r6, r1
 800d166:	401a      	ands	r2, r3
 800d168:	421d      	tst	r5, r3
 800d16a:	d008      	beq.n	800d17e <__pow5mult+0x22>
 800d16c:	4925      	ldr	r1, [pc, #148]	@ (800d204 <__pow5mult+0xa8>)
 800d16e:	3a01      	subs	r2, #1
 800d170:	0092      	lsls	r2, r2, #2
 800d172:	5852      	ldr	r2, [r2, r1]
 800d174:	2300      	movs	r3, #0
 800d176:	0031      	movs	r1, r6
 800d178:	f7ff fe9a 	bl	800ceb0 <__multadd>
 800d17c:	0006      	movs	r6, r0
 800d17e:	10ad      	asrs	r5, r5, #2
 800d180:	d03d      	beq.n	800d1fe <__pow5mult+0xa2>
 800d182:	69fc      	ldr	r4, [r7, #28]
 800d184:	2c00      	cmp	r4, #0
 800d186:	d10f      	bne.n	800d1a8 <__pow5mult+0x4c>
 800d188:	2010      	movs	r0, #16
 800d18a:	f7ff fd6d 	bl	800cc68 <malloc>
 800d18e:	1e02      	subs	r2, r0, #0
 800d190:	61f8      	str	r0, [r7, #28]
 800d192:	d105      	bne.n	800d1a0 <__pow5mult+0x44>
 800d194:	21b4      	movs	r1, #180	@ 0xb4
 800d196:	4b1c      	ldr	r3, [pc, #112]	@ (800d208 <__pow5mult+0xac>)
 800d198:	481c      	ldr	r0, [pc, #112]	@ (800d20c <__pow5mult+0xb0>)
 800d19a:	31ff      	adds	r1, #255	@ 0xff
 800d19c:	f000 fbfa 	bl	800d994 <__assert_func>
 800d1a0:	6044      	str	r4, [r0, #4]
 800d1a2:	6084      	str	r4, [r0, #8]
 800d1a4:	6004      	str	r4, [r0, #0]
 800d1a6:	60c4      	str	r4, [r0, #12]
 800d1a8:	69fb      	ldr	r3, [r7, #28]
 800d1aa:	689c      	ldr	r4, [r3, #8]
 800d1ac:	9301      	str	r3, [sp, #4]
 800d1ae:	2c00      	cmp	r4, #0
 800d1b0:	d108      	bne.n	800d1c4 <__pow5mult+0x68>
 800d1b2:	0038      	movs	r0, r7
 800d1b4:	4916      	ldr	r1, [pc, #88]	@ (800d210 <__pow5mult+0xb4>)
 800d1b6:	f7ff ff0f 	bl	800cfd8 <__i2b>
 800d1ba:	9b01      	ldr	r3, [sp, #4]
 800d1bc:	0004      	movs	r4, r0
 800d1be:	6098      	str	r0, [r3, #8]
 800d1c0:	2300      	movs	r3, #0
 800d1c2:	6003      	str	r3, [r0, #0]
 800d1c4:	2301      	movs	r3, #1
 800d1c6:	421d      	tst	r5, r3
 800d1c8:	d00a      	beq.n	800d1e0 <__pow5mult+0x84>
 800d1ca:	0031      	movs	r1, r6
 800d1cc:	0022      	movs	r2, r4
 800d1ce:	0038      	movs	r0, r7
 800d1d0:	f7ff ff1a 	bl	800d008 <__multiply>
 800d1d4:	0031      	movs	r1, r6
 800d1d6:	9001      	str	r0, [sp, #4]
 800d1d8:	0038      	movs	r0, r7
 800d1da:	f7ff fe45 	bl	800ce68 <_Bfree>
 800d1de:	9e01      	ldr	r6, [sp, #4]
 800d1e0:	106d      	asrs	r5, r5, #1
 800d1e2:	d00c      	beq.n	800d1fe <__pow5mult+0xa2>
 800d1e4:	6820      	ldr	r0, [r4, #0]
 800d1e6:	2800      	cmp	r0, #0
 800d1e8:	d107      	bne.n	800d1fa <__pow5mult+0x9e>
 800d1ea:	0022      	movs	r2, r4
 800d1ec:	0021      	movs	r1, r4
 800d1ee:	0038      	movs	r0, r7
 800d1f0:	f7ff ff0a 	bl	800d008 <__multiply>
 800d1f4:	2300      	movs	r3, #0
 800d1f6:	6020      	str	r0, [r4, #0]
 800d1f8:	6003      	str	r3, [r0, #0]
 800d1fa:	0004      	movs	r4, r0
 800d1fc:	e7e2      	b.n	800d1c4 <__pow5mult+0x68>
 800d1fe:	0030      	movs	r0, r6
 800d200:	bdfe      	pop	{r1, r2, r3, r4, r5, r6, r7, pc}
 800d202:	46c0      	nop			@ (mov r8, r8)
 800d204:	0800e538 	.word	0x0800e538
 800d208:	0800e405 	.word	0x0800e405
 800d20c:	0800e485 	.word	0x0800e485
 800d210:	00000271 	.word	0x00000271

0800d214 <__lshift>:
 800d214:	b5f0      	push	{r4, r5, r6, r7, lr}
 800d216:	000c      	movs	r4, r1
 800d218:	0016      	movs	r6, r2
 800d21a:	6923      	ldr	r3, [r4, #16]
 800d21c:	1157      	asrs	r7, r2, #5
 800d21e:	b085      	sub	sp, #20
 800d220:	18fb      	adds	r3, r7, r3
 800d222:	9301      	str	r3, [sp, #4]
 800d224:	3301      	adds	r3, #1
 800d226:	9300      	str	r3, [sp, #0]
 800d228:	6849      	ldr	r1, [r1, #4]
 800d22a:	68a3      	ldr	r3, [r4, #8]
 800d22c:	9002      	str	r0, [sp, #8]
 800d22e:	9a00      	ldr	r2, [sp, #0]
 800d230:	4293      	cmp	r3, r2
 800d232:	db10      	blt.n	800d256 <__lshift+0x42>
 800d234:	9802      	ldr	r0, [sp, #8]
 800d236:	f7ff fdd3 	bl	800cde0 <_Balloc>
 800d23a:	2300      	movs	r3, #0
 800d23c:	0001      	movs	r1, r0
 800d23e:	0005      	movs	r5, r0
 800d240:	001a      	movs	r2, r3
 800d242:	3114      	adds	r1, #20
 800d244:	4298      	cmp	r0, r3
 800d246:	d10c      	bne.n	800d262 <__lshift+0x4e>
 800d248:	21ef      	movs	r1, #239	@ 0xef
 800d24a:	002a      	movs	r2, r5
 800d24c:	4b25      	ldr	r3, [pc, #148]	@ (800d2e4 <__lshift+0xd0>)
 800d24e:	4826      	ldr	r0, [pc, #152]	@ (800d2e8 <__lshift+0xd4>)
 800d250:	0049      	lsls	r1, r1, #1
 800d252:	f000 fb9f 	bl	800d994 <__assert_func>
 800d256:	3101      	adds	r1, #1
 800d258:	005b      	lsls	r3, r3, #1
 800d25a:	e7e8      	b.n	800d22e <__lshift+0x1a>
 800d25c:	0098      	lsls	r0, r3, #2
 800d25e:	500a      	str	r2, [r1, r0]
 800d260:	3301      	adds	r3, #1
 800d262:	42bb      	cmp	r3, r7
 800d264:	dbfa      	blt.n	800d25c <__lshift+0x48>
 800d266:	43fb      	mvns	r3, r7
 800d268:	17db      	asrs	r3, r3, #31
 800d26a:	401f      	ands	r7, r3
 800d26c:	00bf      	lsls	r7, r7, #2
 800d26e:	0023      	movs	r3, r4
 800d270:	201f      	movs	r0, #31
 800d272:	19c9      	adds	r1, r1, r7
 800d274:	0037      	movs	r7, r6
 800d276:	6922      	ldr	r2, [r4, #16]
 800d278:	3314      	adds	r3, #20
 800d27a:	0092      	lsls	r2, r2, #2
 800d27c:	189a      	adds	r2, r3, r2
 800d27e:	4007      	ands	r7, r0
 800d280:	4206      	tst	r6, r0
 800d282:	d029      	beq.n	800d2d8 <__lshift+0xc4>
 800d284:	3001      	adds	r0, #1
 800d286:	1bc0      	subs	r0, r0, r7
 800d288:	9003      	str	r0, [sp, #12]
 800d28a:	468c      	mov	ip, r1
 800d28c:	2000      	movs	r0, #0
 800d28e:	681e      	ldr	r6, [r3, #0]
 800d290:	40be      	lsls	r6, r7
 800d292:	4306      	orrs	r6, r0
 800d294:	4660      	mov	r0, ip
 800d296:	c040      	stmia	r0!, {r6}
 800d298:	4684      	mov	ip, r0
 800d29a:	9e03      	ldr	r6, [sp, #12]
 800d29c:	cb01      	ldmia	r3!, {r0}
 800d29e:	40f0      	lsrs	r0, r6
 800d2a0:	429a      	cmp	r2, r3
 800d2a2:	d8f4      	bhi.n	800d28e <__lshift+0x7a>
 800d2a4:	0026      	movs	r6, r4
 800d2a6:	3615      	adds	r6, #21
 800d2a8:	2304      	movs	r3, #4
 800d2aa:	42b2      	cmp	r2, r6
 800d2ac:	d304      	bcc.n	800d2b8 <__lshift+0xa4>
 800d2ae:	1b13      	subs	r3, r2, r4
 800d2b0:	3b15      	subs	r3, #21
 800d2b2:	089b      	lsrs	r3, r3, #2
 800d2b4:	3301      	adds	r3, #1
 800d2b6:	009b      	lsls	r3, r3, #2
 800d2b8:	50c8      	str	r0, [r1, r3]
 800d2ba:	2800      	cmp	r0, #0
 800d2bc:	d002      	beq.n	800d2c4 <__lshift+0xb0>
 800d2be:	9b01      	ldr	r3, [sp, #4]
 800d2c0:	3302      	adds	r3, #2
 800d2c2:	9300      	str	r3, [sp, #0]
 800d2c4:	9b00      	ldr	r3, [sp, #0]
 800d2c6:	9802      	ldr	r0, [sp, #8]
 800d2c8:	3b01      	subs	r3, #1
 800d2ca:	0021      	movs	r1, r4
 800d2cc:	612b      	str	r3, [r5, #16]
 800d2ce:	f7ff fdcb 	bl	800ce68 <_Bfree>
 800d2d2:	0028      	movs	r0, r5
 800d2d4:	b005      	add	sp, #20
 800d2d6:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800d2d8:	cb01      	ldmia	r3!, {r0}
 800d2da:	c101      	stmia	r1!, {r0}
 800d2dc:	429a      	cmp	r2, r3
 800d2de:	d8fb      	bhi.n	800d2d8 <__lshift+0xc4>
 800d2e0:	e7f0      	b.n	800d2c4 <__lshift+0xb0>
 800d2e2:	46c0      	nop			@ (mov r8, r8)
 800d2e4:	0800e474 	.word	0x0800e474
 800d2e8:	0800e485 	.word	0x0800e485

0800d2ec <__mcmp>:
 800d2ec:	b530      	push	{r4, r5, lr}
 800d2ee:	690b      	ldr	r3, [r1, #16]
 800d2f0:	6904      	ldr	r4, [r0, #16]
 800d2f2:	0002      	movs	r2, r0
 800d2f4:	1ae0      	subs	r0, r4, r3
 800d2f6:	429c      	cmp	r4, r3
 800d2f8:	d10f      	bne.n	800d31a <__mcmp+0x2e>
 800d2fa:	3214      	adds	r2, #20
 800d2fc:	009b      	lsls	r3, r3, #2
 800d2fe:	3114      	adds	r1, #20
 800d300:	0014      	movs	r4, r2
 800d302:	18c9      	adds	r1, r1, r3
 800d304:	18d2      	adds	r2, r2, r3
 800d306:	3a04      	subs	r2, #4
 800d308:	3904      	subs	r1, #4
 800d30a:	6815      	ldr	r5, [r2, #0]
 800d30c:	680b      	ldr	r3, [r1, #0]
 800d30e:	429d      	cmp	r5, r3
 800d310:	d004      	beq.n	800d31c <__mcmp+0x30>
 800d312:	2001      	movs	r0, #1
 800d314:	429d      	cmp	r5, r3
 800d316:	d200      	bcs.n	800d31a <__mcmp+0x2e>
 800d318:	3802      	subs	r0, #2
 800d31a:	bd30      	pop	{r4, r5, pc}
 800d31c:	4294      	cmp	r4, r2
 800d31e:	d3f2      	bcc.n	800d306 <__mcmp+0x1a>
 800d320:	e7fb      	b.n	800d31a <__mcmp+0x2e>
	...

0800d324 <__mdiff>:
 800d324:	b5f0      	push	{r4, r5, r6, r7, lr}
 800d326:	000c      	movs	r4, r1
 800d328:	b087      	sub	sp, #28
 800d32a:	9000      	str	r0, [sp, #0]
 800d32c:	0011      	movs	r1, r2
 800d32e:	0020      	movs	r0, r4
 800d330:	0017      	movs	r7, r2
 800d332:	f7ff ffdb 	bl	800d2ec <__mcmp>
 800d336:	1e05      	subs	r5, r0, #0
 800d338:	d110      	bne.n	800d35c <__mdiff+0x38>
 800d33a:	0001      	movs	r1, r0
 800d33c:	9800      	ldr	r0, [sp, #0]
 800d33e:	f7ff fd4f 	bl	800cde0 <_Balloc>
 800d342:	1e02      	subs	r2, r0, #0
 800d344:	d104      	bne.n	800d350 <__mdiff+0x2c>
 800d346:	4b40      	ldr	r3, [pc, #256]	@ (800d448 <__mdiff+0x124>)
 800d348:	4840      	ldr	r0, [pc, #256]	@ (800d44c <__mdiff+0x128>)
 800d34a:	4941      	ldr	r1, [pc, #260]	@ (800d450 <__mdiff+0x12c>)
 800d34c:	f000 fb22 	bl	800d994 <__assert_func>
 800d350:	2301      	movs	r3, #1
 800d352:	6145      	str	r5, [r0, #20]
 800d354:	6103      	str	r3, [r0, #16]
 800d356:	0010      	movs	r0, r2
 800d358:	b007      	add	sp, #28
 800d35a:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800d35c:	2600      	movs	r6, #0
 800d35e:	42b0      	cmp	r0, r6
 800d360:	da03      	bge.n	800d36a <__mdiff+0x46>
 800d362:	0023      	movs	r3, r4
 800d364:	003c      	movs	r4, r7
 800d366:	001f      	movs	r7, r3
 800d368:	3601      	adds	r6, #1
 800d36a:	6861      	ldr	r1, [r4, #4]
 800d36c:	9800      	ldr	r0, [sp, #0]
 800d36e:	f7ff fd37 	bl	800cde0 <_Balloc>
 800d372:	1e02      	subs	r2, r0, #0
 800d374:	d103      	bne.n	800d37e <__mdiff+0x5a>
 800d376:	4b34      	ldr	r3, [pc, #208]	@ (800d448 <__mdiff+0x124>)
 800d378:	4834      	ldr	r0, [pc, #208]	@ (800d44c <__mdiff+0x128>)
 800d37a:	4936      	ldr	r1, [pc, #216]	@ (800d454 <__mdiff+0x130>)
 800d37c:	e7e6      	b.n	800d34c <__mdiff+0x28>
 800d37e:	6923      	ldr	r3, [r4, #16]
 800d380:	3414      	adds	r4, #20
 800d382:	9300      	str	r3, [sp, #0]
 800d384:	009b      	lsls	r3, r3, #2
 800d386:	18e3      	adds	r3, r4, r3
 800d388:	0021      	movs	r1, r4
 800d38a:	9401      	str	r4, [sp, #4]
 800d38c:	003c      	movs	r4, r7
 800d38e:	9302      	str	r3, [sp, #8]
 800d390:	693b      	ldr	r3, [r7, #16]
 800d392:	3414      	adds	r4, #20
 800d394:	009b      	lsls	r3, r3, #2
 800d396:	18e3      	adds	r3, r4, r3
 800d398:	9303      	str	r3, [sp, #12]
 800d39a:	0003      	movs	r3, r0
 800d39c:	60c6      	str	r6, [r0, #12]
 800d39e:	468c      	mov	ip, r1
 800d3a0:	2000      	movs	r0, #0
 800d3a2:	3314      	adds	r3, #20
 800d3a4:	9304      	str	r3, [sp, #16]
 800d3a6:	9305      	str	r3, [sp, #20]
 800d3a8:	4663      	mov	r3, ip
 800d3aa:	cb20      	ldmia	r3!, {r5}
 800d3ac:	b2a9      	uxth	r1, r5
 800d3ae:	000e      	movs	r6, r1
 800d3b0:	469c      	mov	ip, r3
 800d3b2:	cc08      	ldmia	r4!, {r3}
 800d3b4:	0c2d      	lsrs	r5, r5, #16
 800d3b6:	b299      	uxth	r1, r3
 800d3b8:	1a71      	subs	r1, r6, r1
 800d3ba:	1809      	adds	r1, r1, r0
 800d3bc:	0c1b      	lsrs	r3, r3, #16
 800d3be:	1408      	asrs	r0, r1, #16
 800d3c0:	1aeb      	subs	r3, r5, r3
 800d3c2:	181b      	adds	r3, r3, r0
 800d3c4:	1418      	asrs	r0, r3, #16
 800d3c6:	b289      	uxth	r1, r1
 800d3c8:	041b      	lsls	r3, r3, #16
 800d3ca:	4319      	orrs	r1, r3
 800d3cc:	9b05      	ldr	r3, [sp, #20]
 800d3ce:	c302      	stmia	r3!, {r1}
 800d3d0:	9305      	str	r3, [sp, #20]
 800d3d2:	9b03      	ldr	r3, [sp, #12]
 800d3d4:	42a3      	cmp	r3, r4
 800d3d6:	d8e7      	bhi.n	800d3a8 <__mdiff+0x84>
 800d3d8:	0039      	movs	r1, r7
 800d3da:	9c03      	ldr	r4, [sp, #12]
 800d3dc:	3115      	adds	r1, #21
 800d3de:	2304      	movs	r3, #4
 800d3e0:	428c      	cmp	r4, r1
 800d3e2:	d304      	bcc.n	800d3ee <__mdiff+0xca>
 800d3e4:	1be3      	subs	r3, r4, r7
 800d3e6:	3b15      	subs	r3, #21
 800d3e8:	089b      	lsrs	r3, r3, #2
 800d3ea:	3301      	adds	r3, #1
 800d3ec:	009b      	lsls	r3, r3, #2
 800d3ee:	9901      	ldr	r1, [sp, #4]
 800d3f0:	18cd      	adds	r5, r1, r3
 800d3f2:	9904      	ldr	r1, [sp, #16]
 800d3f4:	002e      	movs	r6, r5
 800d3f6:	18cb      	adds	r3, r1, r3
 800d3f8:	001f      	movs	r7, r3
 800d3fa:	9902      	ldr	r1, [sp, #8]
 800d3fc:	428e      	cmp	r6, r1
 800d3fe:	d311      	bcc.n	800d424 <__mdiff+0x100>
 800d400:	9c02      	ldr	r4, [sp, #8]
 800d402:	1ee9      	subs	r1, r5, #3
 800d404:	2000      	movs	r0, #0
 800d406:	428c      	cmp	r4, r1
 800d408:	d304      	bcc.n	800d414 <__mdiff+0xf0>
 800d40a:	0021      	movs	r1, r4
 800d40c:	3103      	adds	r1, #3
 800d40e:	1b49      	subs	r1, r1, r5
 800d410:	0889      	lsrs	r1, r1, #2
 800d412:	0088      	lsls	r0, r1, #2
 800d414:	181b      	adds	r3, r3, r0
 800d416:	3b04      	subs	r3, #4
 800d418:	6819      	ldr	r1, [r3, #0]
 800d41a:	2900      	cmp	r1, #0
 800d41c:	d010      	beq.n	800d440 <__mdiff+0x11c>
 800d41e:	9b00      	ldr	r3, [sp, #0]
 800d420:	6113      	str	r3, [r2, #16]
 800d422:	e798      	b.n	800d356 <__mdiff+0x32>
 800d424:	4684      	mov	ip, r0
 800d426:	ce02      	ldmia	r6!, {r1}
 800d428:	b288      	uxth	r0, r1
 800d42a:	4460      	add	r0, ip
 800d42c:	1400      	asrs	r0, r0, #16
 800d42e:	0c0c      	lsrs	r4, r1, #16
 800d430:	1904      	adds	r4, r0, r4
 800d432:	4461      	add	r1, ip
 800d434:	1420      	asrs	r0, r4, #16
 800d436:	b289      	uxth	r1, r1
 800d438:	0424      	lsls	r4, r4, #16
 800d43a:	4321      	orrs	r1, r4
 800d43c:	c702      	stmia	r7!, {r1}
 800d43e:	e7dc      	b.n	800d3fa <__mdiff+0xd6>
 800d440:	9900      	ldr	r1, [sp, #0]
 800d442:	3901      	subs	r1, #1
 800d444:	9100      	str	r1, [sp, #0]
 800d446:	e7e6      	b.n	800d416 <__mdiff+0xf2>
 800d448:	0800e474 	.word	0x0800e474
 800d44c:	0800e485 	.word	0x0800e485
 800d450:	00000237 	.word	0x00000237
 800d454:	00000245 	.word	0x00000245

0800d458 <__d2b>:
 800d458:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 800d45a:	2101      	movs	r1, #1
 800d45c:	0016      	movs	r6, r2
 800d45e:	001f      	movs	r7, r3
 800d460:	f7ff fcbe 	bl	800cde0 <_Balloc>
 800d464:	1e04      	subs	r4, r0, #0
 800d466:	d105      	bne.n	800d474 <__d2b+0x1c>
 800d468:	0022      	movs	r2, r4
 800d46a:	4b25      	ldr	r3, [pc, #148]	@ (800d500 <__d2b+0xa8>)
 800d46c:	4825      	ldr	r0, [pc, #148]	@ (800d504 <__d2b+0xac>)
 800d46e:	4926      	ldr	r1, [pc, #152]	@ (800d508 <__d2b+0xb0>)
 800d470:	f000 fa90 	bl	800d994 <__assert_func>
 800d474:	033b      	lsls	r3, r7, #12
 800d476:	007d      	lsls	r5, r7, #1
 800d478:	0b1b      	lsrs	r3, r3, #12
 800d47a:	0d6d      	lsrs	r5, r5, #21
 800d47c:	d002      	beq.n	800d484 <__d2b+0x2c>
 800d47e:	2280      	movs	r2, #128	@ 0x80
 800d480:	0352      	lsls	r2, r2, #13
 800d482:	4313      	orrs	r3, r2
 800d484:	9301      	str	r3, [sp, #4]
 800d486:	2e00      	cmp	r6, #0
 800d488:	d025      	beq.n	800d4d6 <__d2b+0x7e>
 800d48a:	4668      	mov	r0, sp
 800d48c:	9600      	str	r6, [sp, #0]
 800d48e:	f7ff fd74 	bl	800cf7a <__lo0bits>
 800d492:	9b01      	ldr	r3, [sp, #4]
 800d494:	9900      	ldr	r1, [sp, #0]
 800d496:	2800      	cmp	r0, #0
 800d498:	d01b      	beq.n	800d4d2 <__d2b+0x7a>
 800d49a:	2220      	movs	r2, #32
 800d49c:	001e      	movs	r6, r3
 800d49e:	1a12      	subs	r2, r2, r0
 800d4a0:	4096      	lsls	r6, r2
 800d4a2:	0032      	movs	r2, r6
 800d4a4:	40c3      	lsrs	r3, r0
 800d4a6:	430a      	orrs	r2, r1
 800d4a8:	6162      	str	r2, [r4, #20]
 800d4aa:	9301      	str	r3, [sp, #4]
 800d4ac:	9e01      	ldr	r6, [sp, #4]
 800d4ae:	61a6      	str	r6, [r4, #24]
 800d4b0:	1e73      	subs	r3, r6, #1
 800d4b2:	419e      	sbcs	r6, r3
 800d4b4:	3601      	adds	r6, #1
 800d4b6:	6126      	str	r6, [r4, #16]
 800d4b8:	2d00      	cmp	r5, #0
 800d4ba:	d014      	beq.n	800d4e6 <__d2b+0x8e>
 800d4bc:	2635      	movs	r6, #53	@ 0x35
 800d4be:	4b13      	ldr	r3, [pc, #76]	@ (800d50c <__d2b+0xb4>)
 800d4c0:	18ed      	adds	r5, r5, r3
 800d4c2:	9b08      	ldr	r3, [sp, #32]
 800d4c4:	182d      	adds	r5, r5, r0
 800d4c6:	601d      	str	r5, [r3, #0]
 800d4c8:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800d4ca:	1a36      	subs	r6, r6, r0
 800d4cc:	601e      	str	r6, [r3, #0]
 800d4ce:	0020      	movs	r0, r4
 800d4d0:	bdfe      	pop	{r1, r2, r3, r4, r5, r6, r7, pc}
 800d4d2:	6161      	str	r1, [r4, #20]
 800d4d4:	e7ea      	b.n	800d4ac <__d2b+0x54>
 800d4d6:	a801      	add	r0, sp, #4
 800d4d8:	f7ff fd4f 	bl	800cf7a <__lo0bits>
 800d4dc:	9b01      	ldr	r3, [sp, #4]
 800d4de:	2601      	movs	r6, #1
 800d4e0:	6163      	str	r3, [r4, #20]
 800d4e2:	3020      	adds	r0, #32
 800d4e4:	e7e7      	b.n	800d4b6 <__d2b+0x5e>
 800d4e6:	4b0a      	ldr	r3, [pc, #40]	@ (800d510 <__d2b+0xb8>)
 800d4e8:	18c0      	adds	r0, r0, r3
 800d4ea:	9b08      	ldr	r3, [sp, #32]
 800d4ec:	6018      	str	r0, [r3, #0]
 800d4ee:	4b09      	ldr	r3, [pc, #36]	@ (800d514 <__d2b+0xbc>)
 800d4f0:	18f3      	adds	r3, r6, r3
 800d4f2:	009b      	lsls	r3, r3, #2
 800d4f4:	18e3      	adds	r3, r4, r3
 800d4f6:	6958      	ldr	r0, [r3, #20]
 800d4f8:	f7ff fd1e 	bl	800cf38 <__hi0bits>
 800d4fc:	0176      	lsls	r6, r6, #5
 800d4fe:	e7e3      	b.n	800d4c8 <__d2b+0x70>
 800d500:	0800e474 	.word	0x0800e474
 800d504:	0800e485 	.word	0x0800e485
 800d508:	0000030f 	.word	0x0000030f
 800d50c:	fffffbcd 	.word	0xfffffbcd
 800d510:	fffffbce 	.word	0xfffffbce
 800d514:	3fffffff 	.word	0x3fffffff

0800d518 <__ssputs_r>:
 800d518:	b5f0      	push	{r4, r5, r6, r7, lr}
 800d51a:	688e      	ldr	r6, [r1, #8]
 800d51c:	b085      	sub	sp, #20
 800d51e:	001f      	movs	r7, r3
 800d520:	000c      	movs	r4, r1
 800d522:	680b      	ldr	r3, [r1, #0]
 800d524:	9002      	str	r0, [sp, #8]
 800d526:	9203      	str	r2, [sp, #12]
 800d528:	42be      	cmp	r6, r7
 800d52a:	d830      	bhi.n	800d58e <__ssputs_r+0x76>
 800d52c:	210c      	movs	r1, #12
 800d52e:	5e62      	ldrsh	r2, [r4, r1]
 800d530:	2190      	movs	r1, #144	@ 0x90
 800d532:	00c9      	lsls	r1, r1, #3
 800d534:	420a      	tst	r2, r1
 800d536:	d028      	beq.n	800d58a <__ssputs_r+0x72>
 800d538:	2003      	movs	r0, #3
 800d53a:	6921      	ldr	r1, [r4, #16]
 800d53c:	1a5b      	subs	r3, r3, r1
 800d53e:	9301      	str	r3, [sp, #4]
 800d540:	6963      	ldr	r3, [r4, #20]
 800d542:	4343      	muls	r3, r0
 800d544:	9801      	ldr	r0, [sp, #4]
 800d546:	0fdd      	lsrs	r5, r3, #31
 800d548:	18ed      	adds	r5, r5, r3
 800d54a:	1c7b      	adds	r3, r7, #1
 800d54c:	181b      	adds	r3, r3, r0
 800d54e:	106d      	asrs	r5, r5, #1
 800d550:	42ab      	cmp	r3, r5
 800d552:	d900      	bls.n	800d556 <__ssputs_r+0x3e>
 800d554:	001d      	movs	r5, r3
 800d556:	0552      	lsls	r2, r2, #21
 800d558:	d528      	bpl.n	800d5ac <__ssputs_r+0x94>
 800d55a:	0029      	movs	r1, r5
 800d55c:	9802      	ldr	r0, [sp, #8]
 800d55e:	f7ff fbaf 	bl	800ccc0 <_malloc_r>
 800d562:	1e06      	subs	r6, r0, #0
 800d564:	d02c      	beq.n	800d5c0 <__ssputs_r+0xa8>
 800d566:	9a01      	ldr	r2, [sp, #4]
 800d568:	6921      	ldr	r1, [r4, #16]
 800d56a:	f000 fa09 	bl	800d980 <memcpy>
 800d56e:	89a2      	ldrh	r2, [r4, #12]
 800d570:	4b18      	ldr	r3, [pc, #96]	@ (800d5d4 <__ssputs_r+0xbc>)
 800d572:	401a      	ands	r2, r3
 800d574:	2380      	movs	r3, #128	@ 0x80
 800d576:	4313      	orrs	r3, r2
 800d578:	81a3      	strh	r3, [r4, #12]
 800d57a:	9b01      	ldr	r3, [sp, #4]
 800d57c:	6126      	str	r6, [r4, #16]
 800d57e:	18f6      	adds	r6, r6, r3
 800d580:	6026      	str	r6, [r4, #0]
 800d582:	003e      	movs	r6, r7
 800d584:	6165      	str	r5, [r4, #20]
 800d586:	1aed      	subs	r5, r5, r3
 800d588:	60a5      	str	r5, [r4, #8]
 800d58a:	42be      	cmp	r6, r7
 800d58c:	d900      	bls.n	800d590 <__ssputs_r+0x78>
 800d58e:	003e      	movs	r6, r7
 800d590:	0032      	movs	r2, r6
 800d592:	9903      	ldr	r1, [sp, #12]
 800d594:	6820      	ldr	r0, [r4, #0]
 800d596:	f000 f9ce 	bl	800d936 <memmove>
 800d59a:	2000      	movs	r0, #0
 800d59c:	68a3      	ldr	r3, [r4, #8]
 800d59e:	1b9b      	subs	r3, r3, r6
 800d5a0:	60a3      	str	r3, [r4, #8]
 800d5a2:	6823      	ldr	r3, [r4, #0]
 800d5a4:	199b      	adds	r3, r3, r6
 800d5a6:	6023      	str	r3, [r4, #0]
 800d5a8:	b005      	add	sp, #20
 800d5aa:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800d5ac:	002a      	movs	r2, r5
 800d5ae:	9802      	ldr	r0, [sp, #8]
 800d5b0:	f000 fa4d 	bl	800da4e <_realloc_r>
 800d5b4:	1e06      	subs	r6, r0, #0
 800d5b6:	d1e0      	bne.n	800d57a <__ssputs_r+0x62>
 800d5b8:	6921      	ldr	r1, [r4, #16]
 800d5ba:	9802      	ldr	r0, [sp, #8]
 800d5bc:	f7ff fb0a 	bl	800cbd4 <_free_r>
 800d5c0:	230c      	movs	r3, #12
 800d5c2:	2001      	movs	r0, #1
 800d5c4:	9a02      	ldr	r2, [sp, #8]
 800d5c6:	4240      	negs	r0, r0
 800d5c8:	6013      	str	r3, [r2, #0]
 800d5ca:	89a2      	ldrh	r2, [r4, #12]
 800d5cc:	3334      	adds	r3, #52	@ 0x34
 800d5ce:	4313      	orrs	r3, r2
 800d5d0:	81a3      	strh	r3, [r4, #12]
 800d5d2:	e7e9      	b.n	800d5a8 <__ssputs_r+0x90>
 800d5d4:	fffffb7f 	.word	0xfffffb7f

0800d5d8 <_svfiprintf_r>:
 800d5d8:	b5f0      	push	{r4, r5, r6, r7, lr}
 800d5da:	b0a1      	sub	sp, #132	@ 0x84
 800d5dc:	9003      	str	r0, [sp, #12]
 800d5de:	001d      	movs	r5, r3
 800d5e0:	898b      	ldrh	r3, [r1, #12]
 800d5e2:	000f      	movs	r7, r1
 800d5e4:	0016      	movs	r6, r2
 800d5e6:	061b      	lsls	r3, r3, #24
 800d5e8:	d511      	bpl.n	800d60e <_svfiprintf_r+0x36>
 800d5ea:	690b      	ldr	r3, [r1, #16]
 800d5ec:	2b00      	cmp	r3, #0
 800d5ee:	d10e      	bne.n	800d60e <_svfiprintf_r+0x36>
 800d5f0:	2140      	movs	r1, #64	@ 0x40
 800d5f2:	f7ff fb65 	bl	800ccc0 <_malloc_r>
 800d5f6:	6038      	str	r0, [r7, #0]
 800d5f8:	6138      	str	r0, [r7, #16]
 800d5fa:	2800      	cmp	r0, #0
 800d5fc:	d105      	bne.n	800d60a <_svfiprintf_r+0x32>
 800d5fe:	230c      	movs	r3, #12
 800d600:	9a03      	ldr	r2, [sp, #12]
 800d602:	6013      	str	r3, [r2, #0]
 800d604:	2001      	movs	r0, #1
 800d606:	4240      	negs	r0, r0
 800d608:	e0cf      	b.n	800d7aa <_svfiprintf_r+0x1d2>
 800d60a:	2340      	movs	r3, #64	@ 0x40
 800d60c:	617b      	str	r3, [r7, #20]
 800d60e:	2300      	movs	r3, #0
 800d610:	ac08      	add	r4, sp, #32
 800d612:	6163      	str	r3, [r4, #20]
 800d614:	3320      	adds	r3, #32
 800d616:	7663      	strb	r3, [r4, #25]
 800d618:	3310      	adds	r3, #16
 800d61a:	76a3      	strb	r3, [r4, #26]
 800d61c:	9507      	str	r5, [sp, #28]
 800d61e:	0035      	movs	r5, r6
 800d620:	782b      	ldrb	r3, [r5, #0]
 800d622:	2b00      	cmp	r3, #0
 800d624:	d001      	beq.n	800d62a <_svfiprintf_r+0x52>
 800d626:	2b25      	cmp	r3, #37	@ 0x25
 800d628:	d148      	bne.n	800d6bc <_svfiprintf_r+0xe4>
 800d62a:	1bab      	subs	r3, r5, r6
 800d62c:	9305      	str	r3, [sp, #20]
 800d62e:	42b5      	cmp	r5, r6
 800d630:	d00b      	beq.n	800d64a <_svfiprintf_r+0x72>
 800d632:	0032      	movs	r2, r6
 800d634:	0039      	movs	r1, r7
 800d636:	9803      	ldr	r0, [sp, #12]
 800d638:	f7ff ff6e 	bl	800d518 <__ssputs_r>
 800d63c:	3001      	adds	r0, #1
 800d63e:	d100      	bne.n	800d642 <_svfiprintf_r+0x6a>
 800d640:	e0ae      	b.n	800d7a0 <_svfiprintf_r+0x1c8>
 800d642:	6963      	ldr	r3, [r4, #20]
 800d644:	9a05      	ldr	r2, [sp, #20]
 800d646:	189b      	adds	r3, r3, r2
 800d648:	6163      	str	r3, [r4, #20]
 800d64a:	782b      	ldrb	r3, [r5, #0]
 800d64c:	2b00      	cmp	r3, #0
 800d64e:	d100      	bne.n	800d652 <_svfiprintf_r+0x7a>
 800d650:	e0a6      	b.n	800d7a0 <_svfiprintf_r+0x1c8>
 800d652:	2201      	movs	r2, #1
 800d654:	2300      	movs	r3, #0
 800d656:	4252      	negs	r2, r2
 800d658:	6062      	str	r2, [r4, #4]
 800d65a:	a904      	add	r1, sp, #16
 800d65c:	3254      	adds	r2, #84	@ 0x54
 800d65e:	1852      	adds	r2, r2, r1
 800d660:	1c6e      	adds	r6, r5, #1
 800d662:	6023      	str	r3, [r4, #0]
 800d664:	60e3      	str	r3, [r4, #12]
 800d666:	60a3      	str	r3, [r4, #8]
 800d668:	7013      	strb	r3, [r2, #0]
 800d66a:	65a3      	str	r3, [r4, #88]	@ 0x58
 800d66c:	4b54      	ldr	r3, [pc, #336]	@ (800d7c0 <_svfiprintf_r+0x1e8>)
 800d66e:	2205      	movs	r2, #5
 800d670:	0018      	movs	r0, r3
 800d672:	7831      	ldrb	r1, [r6, #0]
 800d674:	9305      	str	r3, [sp, #20]
 800d676:	f7fe fc2c 	bl	800bed2 <memchr>
 800d67a:	1c75      	adds	r5, r6, #1
 800d67c:	2800      	cmp	r0, #0
 800d67e:	d11f      	bne.n	800d6c0 <_svfiprintf_r+0xe8>
 800d680:	6822      	ldr	r2, [r4, #0]
 800d682:	06d3      	lsls	r3, r2, #27
 800d684:	d504      	bpl.n	800d690 <_svfiprintf_r+0xb8>
 800d686:	2353      	movs	r3, #83	@ 0x53
 800d688:	a904      	add	r1, sp, #16
 800d68a:	185b      	adds	r3, r3, r1
 800d68c:	2120      	movs	r1, #32
 800d68e:	7019      	strb	r1, [r3, #0]
 800d690:	0713      	lsls	r3, r2, #28
 800d692:	d504      	bpl.n	800d69e <_svfiprintf_r+0xc6>
 800d694:	2353      	movs	r3, #83	@ 0x53
 800d696:	a904      	add	r1, sp, #16
 800d698:	185b      	adds	r3, r3, r1
 800d69a:	212b      	movs	r1, #43	@ 0x2b
 800d69c:	7019      	strb	r1, [r3, #0]
 800d69e:	7833      	ldrb	r3, [r6, #0]
 800d6a0:	2b2a      	cmp	r3, #42	@ 0x2a
 800d6a2:	d016      	beq.n	800d6d2 <_svfiprintf_r+0xfa>
 800d6a4:	0035      	movs	r5, r6
 800d6a6:	2100      	movs	r1, #0
 800d6a8:	200a      	movs	r0, #10
 800d6aa:	68e3      	ldr	r3, [r4, #12]
 800d6ac:	782a      	ldrb	r2, [r5, #0]
 800d6ae:	1c6e      	adds	r6, r5, #1
 800d6b0:	3a30      	subs	r2, #48	@ 0x30
 800d6b2:	2a09      	cmp	r2, #9
 800d6b4:	d950      	bls.n	800d758 <_svfiprintf_r+0x180>
 800d6b6:	2900      	cmp	r1, #0
 800d6b8:	d111      	bne.n	800d6de <_svfiprintf_r+0x106>
 800d6ba:	e017      	b.n	800d6ec <_svfiprintf_r+0x114>
 800d6bc:	3501      	adds	r5, #1
 800d6be:	e7af      	b.n	800d620 <_svfiprintf_r+0x48>
 800d6c0:	9b05      	ldr	r3, [sp, #20]
 800d6c2:	6822      	ldr	r2, [r4, #0]
 800d6c4:	1ac0      	subs	r0, r0, r3
 800d6c6:	2301      	movs	r3, #1
 800d6c8:	4083      	lsls	r3, r0
 800d6ca:	4313      	orrs	r3, r2
 800d6cc:	002e      	movs	r6, r5
 800d6ce:	6023      	str	r3, [r4, #0]
 800d6d0:	e7cc      	b.n	800d66c <_svfiprintf_r+0x94>
 800d6d2:	9b07      	ldr	r3, [sp, #28]
 800d6d4:	1d19      	adds	r1, r3, #4
 800d6d6:	681b      	ldr	r3, [r3, #0]
 800d6d8:	9107      	str	r1, [sp, #28]
 800d6da:	2b00      	cmp	r3, #0
 800d6dc:	db01      	blt.n	800d6e2 <_svfiprintf_r+0x10a>
 800d6de:	930b      	str	r3, [sp, #44]	@ 0x2c
 800d6e0:	e004      	b.n	800d6ec <_svfiprintf_r+0x114>
 800d6e2:	425b      	negs	r3, r3
 800d6e4:	60e3      	str	r3, [r4, #12]
 800d6e6:	2302      	movs	r3, #2
 800d6e8:	4313      	orrs	r3, r2
 800d6ea:	6023      	str	r3, [r4, #0]
 800d6ec:	782b      	ldrb	r3, [r5, #0]
 800d6ee:	2b2e      	cmp	r3, #46	@ 0x2e
 800d6f0:	d10c      	bne.n	800d70c <_svfiprintf_r+0x134>
 800d6f2:	786b      	ldrb	r3, [r5, #1]
 800d6f4:	2b2a      	cmp	r3, #42	@ 0x2a
 800d6f6:	d134      	bne.n	800d762 <_svfiprintf_r+0x18a>
 800d6f8:	9b07      	ldr	r3, [sp, #28]
 800d6fa:	3502      	adds	r5, #2
 800d6fc:	1d1a      	adds	r2, r3, #4
 800d6fe:	681b      	ldr	r3, [r3, #0]
 800d700:	9207      	str	r2, [sp, #28]
 800d702:	2b00      	cmp	r3, #0
 800d704:	da01      	bge.n	800d70a <_svfiprintf_r+0x132>
 800d706:	2301      	movs	r3, #1
 800d708:	425b      	negs	r3, r3
 800d70a:	9309      	str	r3, [sp, #36]	@ 0x24
 800d70c:	4e2d      	ldr	r6, [pc, #180]	@ (800d7c4 <_svfiprintf_r+0x1ec>)
 800d70e:	2203      	movs	r2, #3
 800d710:	0030      	movs	r0, r6
 800d712:	7829      	ldrb	r1, [r5, #0]
 800d714:	f7fe fbdd 	bl	800bed2 <memchr>
 800d718:	2800      	cmp	r0, #0
 800d71a:	d006      	beq.n	800d72a <_svfiprintf_r+0x152>
 800d71c:	2340      	movs	r3, #64	@ 0x40
 800d71e:	1b80      	subs	r0, r0, r6
 800d720:	4083      	lsls	r3, r0
 800d722:	6822      	ldr	r2, [r4, #0]
 800d724:	3501      	adds	r5, #1
 800d726:	4313      	orrs	r3, r2
 800d728:	6023      	str	r3, [r4, #0]
 800d72a:	7829      	ldrb	r1, [r5, #0]
 800d72c:	2206      	movs	r2, #6
 800d72e:	4826      	ldr	r0, [pc, #152]	@ (800d7c8 <_svfiprintf_r+0x1f0>)
 800d730:	1c6e      	adds	r6, r5, #1
 800d732:	7621      	strb	r1, [r4, #24]
 800d734:	f7fe fbcd 	bl	800bed2 <memchr>
 800d738:	2800      	cmp	r0, #0
 800d73a:	d038      	beq.n	800d7ae <_svfiprintf_r+0x1d6>
 800d73c:	4b23      	ldr	r3, [pc, #140]	@ (800d7cc <_svfiprintf_r+0x1f4>)
 800d73e:	2b00      	cmp	r3, #0
 800d740:	d122      	bne.n	800d788 <_svfiprintf_r+0x1b0>
 800d742:	2207      	movs	r2, #7
 800d744:	9b07      	ldr	r3, [sp, #28]
 800d746:	3307      	adds	r3, #7
 800d748:	4393      	bics	r3, r2
 800d74a:	3308      	adds	r3, #8
 800d74c:	9307      	str	r3, [sp, #28]
 800d74e:	6963      	ldr	r3, [r4, #20]
 800d750:	9a04      	ldr	r2, [sp, #16]
 800d752:	189b      	adds	r3, r3, r2
 800d754:	6163      	str	r3, [r4, #20]
 800d756:	e762      	b.n	800d61e <_svfiprintf_r+0x46>
 800d758:	4343      	muls	r3, r0
 800d75a:	0035      	movs	r5, r6
 800d75c:	2101      	movs	r1, #1
 800d75e:	189b      	adds	r3, r3, r2
 800d760:	e7a4      	b.n	800d6ac <_svfiprintf_r+0xd4>
 800d762:	2300      	movs	r3, #0
 800d764:	200a      	movs	r0, #10
 800d766:	0019      	movs	r1, r3
 800d768:	3501      	adds	r5, #1
 800d76a:	6063      	str	r3, [r4, #4]
 800d76c:	782a      	ldrb	r2, [r5, #0]
 800d76e:	1c6e      	adds	r6, r5, #1
 800d770:	3a30      	subs	r2, #48	@ 0x30
 800d772:	2a09      	cmp	r2, #9
 800d774:	d903      	bls.n	800d77e <_svfiprintf_r+0x1a6>
 800d776:	2b00      	cmp	r3, #0
 800d778:	d0c8      	beq.n	800d70c <_svfiprintf_r+0x134>
 800d77a:	9109      	str	r1, [sp, #36]	@ 0x24
 800d77c:	e7c6      	b.n	800d70c <_svfiprintf_r+0x134>
 800d77e:	4341      	muls	r1, r0
 800d780:	0035      	movs	r5, r6
 800d782:	2301      	movs	r3, #1
 800d784:	1889      	adds	r1, r1, r2
 800d786:	e7f1      	b.n	800d76c <_svfiprintf_r+0x194>
 800d788:	aa07      	add	r2, sp, #28
 800d78a:	9200      	str	r2, [sp, #0]
 800d78c:	0021      	movs	r1, r4
 800d78e:	003a      	movs	r2, r7
 800d790:	4b0f      	ldr	r3, [pc, #60]	@ (800d7d0 <_svfiprintf_r+0x1f8>)
 800d792:	9803      	ldr	r0, [sp, #12]
 800d794:	f7fd fe0c 	bl	800b3b0 <_printf_float>
 800d798:	9004      	str	r0, [sp, #16]
 800d79a:	9b04      	ldr	r3, [sp, #16]
 800d79c:	3301      	adds	r3, #1
 800d79e:	d1d6      	bne.n	800d74e <_svfiprintf_r+0x176>
 800d7a0:	89bb      	ldrh	r3, [r7, #12]
 800d7a2:	980d      	ldr	r0, [sp, #52]	@ 0x34
 800d7a4:	065b      	lsls	r3, r3, #25
 800d7a6:	d500      	bpl.n	800d7aa <_svfiprintf_r+0x1d2>
 800d7a8:	e72c      	b.n	800d604 <_svfiprintf_r+0x2c>
 800d7aa:	b021      	add	sp, #132	@ 0x84
 800d7ac:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800d7ae:	aa07      	add	r2, sp, #28
 800d7b0:	9200      	str	r2, [sp, #0]
 800d7b2:	0021      	movs	r1, r4
 800d7b4:	003a      	movs	r2, r7
 800d7b6:	4b06      	ldr	r3, [pc, #24]	@ (800d7d0 <_svfiprintf_r+0x1f8>)
 800d7b8:	9803      	ldr	r0, [sp, #12]
 800d7ba:	f7fe f8a7 	bl	800b90c <_printf_i>
 800d7be:	e7eb      	b.n	800d798 <_svfiprintf_r+0x1c0>
 800d7c0:	0800e4de 	.word	0x0800e4de
 800d7c4:	0800e4e4 	.word	0x0800e4e4
 800d7c8:	0800e4e8 	.word	0x0800e4e8
 800d7cc:	0800b3b1 	.word	0x0800b3b1
 800d7d0:	0800d519 	.word	0x0800d519

0800d7d4 <__sflush_r>:
 800d7d4:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 800d7d6:	220c      	movs	r2, #12
 800d7d8:	5e8b      	ldrsh	r3, [r1, r2]
 800d7da:	0005      	movs	r5, r0
 800d7dc:	000c      	movs	r4, r1
 800d7de:	071a      	lsls	r2, r3, #28
 800d7e0:	d456      	bmi.n	800d890 <__sflush_r+0xbc>
 800d7e2:	684a      	ldr	r2, [r1, #4]
 800d7e4:	2a00      	cmp	r2, #0
 800d7e6:	dc02      	bgt.n	800d7ee <__sflush_r+0x1a>
 800d7e8:	6c0a      	ldr	r2, [r1, #64]	@ 0x40
 800d7ea:	2a00      	cmp	r2, #0
 800d7ec:	dd4e      	ble.n	800d88c <__sflush_r+0xb8>
 800d7ee:	6ae7      	ldr	r7, [r4, #44]	@ 0x2c
 800d7f0:	2f00      	cmp	r7, #0
 800d7f2:	d04b      	beq.n	800d88c <__sflush_r+0xb8>
 800d7f4:	2200      	movs	r2, #0
 800d7f6:	2080      	movs	r0, #128	@ 0x80
 800d7f8:	682e      	ldr	r6, [r5, #0]
 800d7fa:	602a      	str	r2, [r5, #0]
 800d7fc:	001a      	movs	r2, r3
 800d7fe:	0140      	lsls	r0, r0, #5
 800d800:	6a21      	ldr	r1, [r4, #32]
 800d802:	4002      	ands	r2, r0
 800d804:	4203      	tst	r3, r0
 800d806:	d033      	beq.n	800d870 <__sflush_r+0x9c>
 800d808:	6d62      	ldr	r2, [r4, #84]	@ 0x54
 800d80a:	89a3      	ldrh	r3, [r4, #12]
 800d80c:	075b      	lsls	r3, r3, #29
 800d80e:	d506      	bpl.n	800d81e <__sflush_r+0x4a>
 800d810:	6863      	ldr	r3, [r4, #4]
 800d812:	1ad2      	subs	r2, r2, r3
 800d814:	6b63      	ldr	r3, [r4, #52]	@ 0x34
 800d816:	2b00      	cmp	r3, #0
 800d818:	d001      	beq.n	800d81e <__sflush_r+0x4a>
 800d81a:	6c23      	ldr	r3, [r4, #64]	@ 0x40
 800d81c:	1ad2      	subs	r2, r2, r3
 800d81e:	2300      	movs	r3, #0
 800d820:	0028      	movs	r0, r5
 800d822:	6ae7      	ldr	r7, [r4, #44]	@ 0x2c
 800d824:	6a21      	ldr	r1, [r4, #32]
 800d826:	47b8      	blx	r7
 800d828:	89a2      	ldrh	r2, [r4, #12]
 800d82a:	1c43      	adds	r3, r0, #1
 800d82c:	d106      	bne.n	800d83c <__sflush_r+0x68>
 800d82e:	6829      	ldr	r1, [r5, #0]
 800d830:	291d      	cmp	r1, #29
 800d832:	d846      	bhi.n	800d8c2 <__sflush_r+0xee>
 800d834:	4b29      	ldr	r3, [pc, #164]	@ (800d8dc <__sflush_r+0x108>)
 800d836:	40cb      	lsrs	r3, r1
 800d838:	07db      	lsls	r3, r3, #31
 800d83a:	d542      	bpl.n	800d8c2 <__sflush_r+0xee>
 800d83c:	2300      	movs	r3, #0
 800d83e:	6063      	str	r3, [r4, #4]
 800d840:	6923      	ldr	r3, [r4, #16]
 800d842:	6023      	str	r3, [r4, #0]
 800d844:	04d2      	lsls	r2, r2, #19
 800d846:	d505      	bpl.n	800d854 <__sflush_r+0x80>
 800d848:	1c43      	adds	r3, r0, #1
 800d84a:	d102      	bne.n	800d852 <__sflush_r+0x7e>
 800d84c:	682b      	ldr	r3, [r5, #0]
 800d84e:	2b00      	cmp	r3, #0
 800d850:	d100      	bne.n	800d854 <__sflush_r+0x80>
 800d852:	6560      	str	r0, [r4, #84]	@ 0x54
 800d854:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 800d856:	602e      	str	r6, [r5, #0]
 800d858:	2900      	cmp	r1, #0
 800d85a:	d017      	beq.n	800d88c <__sflush_r+0xb8>
 800d85c:	0023      	movs	r3, r4
 800d85e:	3344      	adds	r3, #68	@ 0x44
 800d860:	4299      	cmp	r1, r3
 800d862:	d002      	beq.n	800d86a <__sflush_r+0x96>
 800d864:	0028      	movs	r0, r5
 800d866:	f7ff f9b5 	bl	800cbd4 <_free_r>
 800d86a:	2300      	movs	r3, #0
 800d86c:	6363      	str	r3, [r4, #52]	@ 0x34
 800d86e:	e00d      	b.n	800d88c <__sflush_r+0xb8>
 800d870:	2301      	movs	r3, #1
 800d872:	0028      	movs	r0, r5
 800d874:	47b8      	blx	r7
 800d876:	0002      	movs	r2, r0
 800d878:	1c43      	adds	r3, r0, #1
 800d87a:	d1c6      	bne.n	800d80a <__sflush_r+0x36>
 800d87c:	682b      	ldr	r3, [r5, #0]
 800d87e:	2b00      	cmp	r3, #0
 800d880:	d0c3      	beq.n	800d80a <__sflush_r+0x36>
 800d882:	2b1d      	cmp	r3, #29
 800d884:	d001      	beq.n	800d88a <__sflush_r+0xb6>
 800d886:	2b16      	cmp	r3, #22
 800d888:	d11a      	bne.n	800d8c0 <__sflush_r+0xec>
 800d88a:	602e      	str	r6, [r5, #0]
 800d88c:	2000      	movs	r0, #0
 800d88e:	e01e      	b.n	800d8ce <__sflush_r+0xfa>
 800d890:	690e      	ldr	r6, [r1, #16]
 800d892:	2e00      	cmp	r6, #0
 800d894:	d0fa      	beq.n	800d88c <__sflush_r+0xb8>
 800d896:	680f      	ldr	r7, [r1, #0]
 800d898:	600e      	str	r6, [r1, #0]
 800d89a:	1bba      	subs	r2, r7, r6
 800d89c:	9201      	str	r2, [sp, #4]
 800d89e:	2200      	movs	r2, #0
 800d8a0:	079b      	lsls	r3, r3, #30
 800d8a2:	d100      	bne.n	800d8a6 <__sflush_r+0xd2>
 800d8a4:	694a      	ldr	r2, [r1, #20]
 800d8a6:	60a2      	str	r2, [r4, #8]
 800d8a8:	9b01      	ldr	r3, [sp, #4]
 800d8aa:	2b00      	cmp	r3, #0
 800d8ac:	ddee      	ble.n	800d88c <__sflush_r+0xb8>
 800d8ae:	6aa3      	ldr	r3, [r4, #40]	@ 0x28
 800d8b0:	0032      	movs	r2, r6
 800d8b2:	001f      	movs	r7, r3
 800d8b4:	0028      	movs	r0, r5
 800d8b6:	9b01      	ldr	r3, [sp, #4]
 800d8b8:	6a21      	ldr	r1, [r4, #32]
 800d8ba:	47b8      	blx	r7
 800d8bc:	2800      	cmp	r0, #0
 800d8be:	dc07      	bgt.n	800d8d0 <__sflush_r+0xfc>
 800d8c0:	89a2      	ldrh	r2, [r4, #12]
 800d8c2:	2340      	movs	r3, #64	@ 0x40
 800d8c4:	2001      	movs	r0, #1
 800d8c6:	4313      	orrs	r3, r2
 800d8c8:	b21b      	sxth	r3, r3
 800d8ca:	81a3      	strh	r3, [r4, #12]
 800d8cc:	4240      	negs	r0, r0
 800d8ce:	bdfe      	pop	{r1, r2, r3, r4, r5, r6, r7, pc}
 800d8d0:	9b01      	ldr	r3, [sp, #4]
 800d8d2:	1836      	adds	r6, r6, r0
 800d8d4:	1a1b      	subs	r3, r3, r0
 800d8d6:	9301      	str	r3, [sp, #4]
 800d8d8:	e7e6      	b.n	800d8a8 <__sflush_r+0xd4>
 800d8da:	46c0      	nop			@ (mov r8, r8)
 800d8dc:	20400001 	.word	0x20400001

0800d8e0 <_fflush_r>:
 800d8e0:	690b      	ldr	r3, [r1, #16]
 800d8e2:	b570      	push	{r4, r5, r6, lr}
 800d8e4:	0005      	movs	r5, r0
 800d8e6:	000c      	movs	r4, r1
 800d8e8:	2b00      	cmp	r3, #0
 800d8ea:	d102      	bne.n	800d8f2 <_fflush_r+0x12>
 800d8ec:	2500      	movs	r5, #0
 800d8ee:	0028      	movs	r0, r5
 800d8f0:	bd70      	pop	{r4, r5, r6, pc}
 800d8f2:	2800      	cmp	r0, #0
 800d8f4:	d004      	beq.n	800d900 <_fflush_r+0x20>
 800d8f6:	6a03      	ldr	r3, [r0, #32]
 800d8f8:	2b00      	cmp	r3, #0
 800d8fa:	d101      	bne.n	800d900 <_fflush_r+0x20>
 800d8fc:	f7fe f9a2 	bl	800bc44 <__sinit>
 800d900:	220c      	movs	r2, #12
 800d902:	5ea3      	ldrsh	r3, [r4, r2]
 800d904:	2b00      	cmp	r3, #0
 800d906:	d0f1      	beq.n	800d8ec <_fflush_r+0xc>
 800d908:	6e62      	ldr	r2, [r4, #100]	@ 0x64
 800d90a:	07d2      	lsls	r2, r2, #31
 800d90c:	d404      	bmi.n	800d918 <_fflush_r+0x38>
 800d90e:	059b      	lsls	r3, r3, #22
 800d910:	d402      	bmi.n	800d918 <_fflush_r+0x38>
 800d912:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 800d914:	f7fe fad3 	bl	800bebe <__retarget_lock_acquire_recursive>
 800d918:	0028      	movs	r0, r5
 800d91a:	0021      	movs	r1, r4
 800d91c:	f7ff ff5a 	bl	800d7d4 <__sflush_r>
 800d920:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 800d922:	0005      	movs	r5, r0
 800d924:	07db      	lsls	r3, r3, #31
 800d926:	d4e2      	bmi.n	800d8ee <_fflush_r+0xe>
 800d928:	89a3      	ldrh	r3, [r4, #12]
 800d92a:	059b      	lsls	r3, r3, #22
 800d92c:	d4df      	bmi.n	800d8ee <_fflush_r+0xe>
 800d92e:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 800d930:	f7fe fac6 	bl	800bec0 <__retarget_lock_release_recursive>
 800d934:	e7db      	b.n	800d8ee <_fflush_r+0xe>

0800d936 <memmove>:
 800d936:	b510      	push	{r4, lr}
 800d938:	4288      	cmp	r0, r1
 800d93a:	d902      	bls.n	800d942 <memmove+0xc>
 800d93c:	188b      	adds	r3, r1, r2
 800d93e:	4298      	cmp	r0, r3
 800d940:	d308      	bcc.n	800d954 <memmove+0x1e>
 800d942:	2300      	movs	r3, #0
 800d944:	429a      	cmp	r2, r3
 800d946:	d007      	beq.n	800d958 <memmove+0x22>
 800d948:	5ccc      	ldrb	r4, [r1, r3]
 800d94a:	54c4      	strb	r4, [r0, r3]
 800d94c:	3301      	adds	r3, #1
 800d94e:	e7f9      	b.n	800d944 <memmove+0xe>
 800d950:	5c8b      	ldrb	r3, [r1, r2]
 800d952:	5483      	strb	r3, [r0, r2]
 800d954:	3a01      	subs	r2, #1
 800d956:	d2fb      	bcs.n	800d950 <memmove+0x1a>
 800d958:	bd10      	pop	{r4, pc}
	...

0800d95c <_sbrk_r>:
 800d95c:	2300      	movs	r3, #0
 800d95e:	b570      	push	{r4, r5, r6, lr}
 800d960:	4d06      	ldr	r5, [pc, #24]	@ (800d97c <_sbrk_r+0x20>)
 800d962:	0004      	movs	r4, r0
 800d964:	0008      	movs	r0, r1
 800d966:	602b      	str	r3, [r5, #0]
 800d968:	f7f7 fb70 	bl	800504c <_sbrk>
 800d96c:	1c43      	adds	r3, r0, #1
 800d96e:	d103      	bne.n	800d978 <_sbrk_r+0x1c>
 800d970:	682b      	ldr	r3, [r5, #0]
 800d972:	2b00      	cmp	r3, #0
 800d974:	d000      	beq.n	800d978 <_sbrk_r+0x1c>
 800d976:	6023      	str	r3, [r4, #0]
 800d978:	bd70      	pop	{r4, r5, r6, pc}
 800d97a:	46c0      	nop			@ (mov r8, r8)
 800d97c:	200006ec 	.word	0x200006ec

0800d980 <memcpy>:
 800d980:	2300      	movs	r3, #0
 800d982:	b510      	push	{r4, lr}
 800d984:	429a      	cmp	r2, r3
 800d986:	d100      	bne.n	800d98a <memcpy+0xa>
 800d988:	bd10      	pop	{r4, pc}
 800d98a:	5ccc      	ldrb	r4, [r1, r3]
 800d98c:	54c4      	strb	r4, [r0, r3]
 800d98e:	3301      	adds	r3, #1
 800d990:	e7f8      	b.n	800d984 <memcpy+0x4>
	...

0800d994 <__assert_func>:
 800d994:	b57f      	push	{r0, r1, r2, r3, r4, r5, r6, lr}
 800d996:	0014      	movs	r4, r2
 800d998:	001a      	movs	r2, r3
 800d99a:	4b09      	ldr	r3, [pc, #36]	@ (800d9c0 <__assert_func+0x2c>)
 800d99c:	0005      	movs	r5, r0
 800d99e:	681b      	ldr	r3, [r3, #0]
 800d9a0:	000e      	movs	r6, r1
 800d9a2:	68d8      	ldr	r0, [r3, #12]
 800d9a4:	4b07      	ldr	r3, [pc, #28]	@ (800d9c4 <__assert_func+0x30>)
 800d9a6:	2c00      	cmp	r4, #0
 800d9a8:	d101      	bne.n	800d9ae <__assert_func+0x1a>
 800d9aa:	4b07      	ldr	r3, [pc, #28]	@ (800d9c8 <__assert_func+0x34>)
 800d9ac:	001c      	movs	r4, r3
 800d9ae:	4907      	ldr	r1, [pc, #28]	@ (800d9cc <__assert_func+0x38>)
 800d9b0:	9301      	str	r3, [sp, #4]
 800d9b2:	9402      	str	r4, [sp, #8]
 800d9b4:	002b      	movs	r3, r5
 800d9b6:	9600      	str	r6, [sp, #0]
 800d9b8:	f000 f886 	bl	800dac8 <fiprintf>
 800d9bc:	f000 f894 	bl	800dae8 <abort>
 800d9c0:	20000028 	.word	0x20000028
 800d9c4:	0800e4f9 	.word	0x0800e4f9
 800d9c8:	0800e534 	.word	0x0800e534
 800d9cc:	0800e506 	.word	0x0800e506

0800d9d0 <_calloc_r>:
 800d9d0:	b570      	push	{r4, r5, r6, lr}
 800d9d2:	0c0b      	lsrs	r3, r1, #16
 800d9d4:	0c15      	lsrs	r5, r2, #16
 800d9d6:	2b00      	cmp	r3, #0
 800d9d8:	d11e      	bne.n	800da18 <_calloc_r+0x48>
 800d9da:	2d00      	cmp	r5, #0
 800d9dc:	d10c      	bne.n	800d9f8 <_calloc_r+0x28>
 800d9de:	b289      	uxth	r1, r1
 800d9e0:	b294      	uxth	r4, r2
 800d9e2:	434c      	muls	r4, r1
 800d9e4:	0021      	movs	r1, r4
 800d9e6:	f7ff f96b 	bl	800ccc0 <_malloc_r>
 800d9ea:	1e05      	subs	r5, r0, #0
 800d9ec:	d01b      	beq.n	800da26 <_calloc_r+0x56>
 800d9ee:	0022      	movs	r2, r4
 800d9f0:	2100      	movs	r1, #0
 800d9f2:	f7fe f9c9 	bl	800bd88 <memset>
 800d9f6:	e016      	b.n	800da26 <_calloc_r+0x56>
 800d9f8:	1c2b      	adds	r3, r5, #0
 800d9fa:	1c0c      	adds	r4, r1, #0
 800d9fc:	b289      	uxth	r1, r1
 800d9fe:	b292      	uxth	r2, r2
 800da00:	434a      	muls	r2, r1
 800da02:	b29b      	uxth	r3, r3
 800da04:	b2a1      	uxth	r1, r4
 800da06:	4359      	muls	r1, r3
 800da08:	0c14      	lsrs	r4, r2, #16
 800da0a:	190c      	adds	r4, r1, r4
 800da0c:	0c23      	lsrs	r3, r4, #16
 800da0e:	d107      	bne.n	800da20 <_calloc_r+0x50>
 800da10:	0424      	lsls	r4, r4, #16
 800da12:	b292      	uxth	r2, r2
 800da14:	4314      	orrs	r4, r2
 800da16:	e7e5      	b.n	800d9e4 <_calloc_r+0x14>
 800da18:	2d00      	cmp	r5, #0
 800da1a:	d101      	bne.n	800da20 <_calloc_r+0x50>
 800da1c:	1c14      	adds	r4, r2, #0
 800da1e:	e7ed      	b.n	800d9fc <_calloc_r+0x2c>
 800da20:	230c      	movs	r3, #12
 800da22:	2500      	movs	r5, #0
 800da24:	6003      	str	r3, [r0, #0]
 800da26:	0028      	movs	r0, r5
 800da28:	bd70      	pop	{r4, r5, r6, pc}

0800da2a <__ascii_mbtowc>:
 800da2a:	b082      	sub	sp, #8
 800da2c:	2900      	cmp	r1, #0
 800da2e:	d100      	bne.n	800da32 <__ascii_mbtowc+0x8>
 800da30:	a901      	add	r1, sp, #4
 800da32:	1e10      	subs	r0, r2, #0
 800da34:	d006      	beq.n	800da44 <__ascii_mbtowc+0x1a>
 800da36:	2b00      	cmp	r3, #0
 800da38:	d006      	beq.n	800da48 <__ascii_mbtowc+0x1e>
 800da3a:	7813      	ldrb	r3, [r2, #0]
 800da3c:	600b      	str	r3, [r1, #0]
 800da3e:	7810      	ldrb	r0, [r2, #0]
 800da40:	1e43      	subs	r3, r0, #1
 800da42:	4198      	sbcs	r0, r3
 800da44:	b002      	add	sp, #8
 800da46:	4770      	bx	lr
 800da48:	2002      	movs	r0, #2
 800da4a:	4240      	negs	r0, r0
 800da4c:	e7fa      	b.n	800da44 <__ascii_mbtowc+0x1a>

0800da4e <_realloc_r>:
 800da4e:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 800da50:	0006      	movs	r6, r0
 800da52:	000c      	movs	r4, r1
 800da54:	0015      	movs	r5, r2
 800da56:	2900      	cmp	r1, #0
 800da58:	d105      	bne.n	800da66 <_realloc_r+0x18>
 800da5a:	0011      	movs	r1, r2
 800da5c:	f7ff f930 	bl	800ccc0 <_malloc_r>
 800da60:	0004      	movs	r4, r0
 800da62:	0020      	movs	r0, r4
 800da64:	bdfe      	pop	{r1, r2, r3, r4, r5, r6, r7, pc}
 800da66:	2a00      	cmp	r2, #0
 800da68:	d103      	bne.n	800da72 <_realloc_r+0x24>
 800da6a:	f7ff f8b3 	bl	800cbd4 <_free_r>
 800da6e:	002c      	movs	r4, r5
 800da70:	e7f7      	b.n	800da62 <_realloc_r+0x14>
 800da72:	f000 f840 	bl	800daf6 <_malloc_usable_size_r>
 800da76:	0007      	movs	r7, r0
 800da78:	4285      	cmp	r5, r0
 800da7a:	d802      	bhi.n	800da82 <_realloc_r+0x34>
 800da7c:	0843      	lsrs	r3, r0, #1
 800da7e:	42ab      	cmp	r3, r5
 800da80:	d3ef      	bcc.n	800da62 <_realloc_r+0x14>
 800da82:	0029      	movs	r1, r5
 800da84:	0030      	movs	r0, r6
 800da86:	f7ff f91b 	bl	800ccc0 <_malloc_r>
 800da8a:	9001      	str	r0, [sp, #4]
 800da8c:	2800      	cmp	r0, #0
 800da8e:	d101      	bne.n	800da94 <_realloc_r+0x46>
 800da90:	9c01      	ldr	r4, [sp, #4]
 800da92:	e7e6      	b.n	800da62 <_realloc_r+0x14>
 800da94:	002a      	movs	r2, r5
 800da96:	42bd      	cmp	r5, r7
 800da98:	d900      	bls.n	800da9c <_realloc_r+0x4e>
 800da9a:	003a      	movs	r2, r7
 800da9c:	0021      	movs	r1, r4
 800da9e:	9801      	ldr	r0, [sp, #4]
 800daa0:	f7ff ff6e 	bl	800d980 <memcpy>
 800daa4:	0021      	movs	r1, r4
 800daa6:	0030      	movs	r0, r6
 800daa8:	f7ff f894 	bl	800cbd4 <_free_r>
 800daac:	e7f0      	b.n	800da90 <_realloc_r+0x42>

0800daae <__ascii_wctomb>:
 800daae:	0003      	movs	r3, r0
 800dab0:	1e08      	subs	r0, r1, #0
 800dab2:	d005      	beq.n	800dac0 <__ascii_wctomb+0x12>
 800dab4:	2aff      	cmp	r2, #255	@ 0xff
 800dab6:	d904      	bls.n	800dac2 <__ascii_wctomb+0x14>
 800dab8:	228a      	movs	r2, #138	@ 0x8a
 800daba:	2001      	movs	r0, #1
 800dabc:	601a      	str	r2, [r3, #0]
 800dabe:	4240      	negs	r0, r0
 800dac0:	4770      	bx	lr
 800dac2:	2001      	movs	r0, #1
 800dac4:	700a      	strb	r2, [r1, #0]
 800dac6:	e7fb      	b.n	800dac0 <__ascii_wctomb+0x12>

0800dac8 <fiprintf>:
 800dac8:	b40e      	push	{r1, r2, r3}
 800daca:	b517      	push	{r0, r1, r2, r4, lr}
 800dacc:	4c05      	ldr	r4, [pc, #20]	@ (800dae4 <fiprintf+0x1c>)
 800dace:	ab05      	add	r3, sp, #20
 800dad0:	cb04      	ldmia	r3!, {r2}
 800dad2:	0001      	movs	r1, r0
 800dad4:	6820      	ldr	r0, [r4, #0]
 800dad6:	9301      	str	r3, [sp, #4]
 800dad8:	f000 f83c 	bl	800db54 <_vfiprintf_r>
 800dadc:	bc1e      	pop	{r1, r2, r3, r4}
 800dade:	bc08      	pop	{r3}
 800dae0:	b003      	add	sp, #12
 800dae2:	4718      	bx	r3
 800dae4:	20000028 	.word	0x20000028

0800dae8 <abort>:
 800dae8:	2006      	movs	r0, #6
 800daea:	b510      	push	{r4, lr}
 800daec:	f000 fa18 	bl	800df20 <raise>
 800daf0:	2001      	movs	r0, #1
 800daf2:	f7f7 fa39 	bl	8004f68 <_exit>

0800daf6 <_malloc_usable_size_r>:
 800daf6:	1f0b      	subs	r3, r1, #4
 800daf8:	681b      	ldr	r3, [r3, #0]
 800dafa:	1f18      	subs	r0, r3, #4
 800dafc:	2b00      	cmp	r3, #0
 800dafe:	da01      	bge.n	800db04 <_malloc_usable_size_r+0xe>
 800db00:	580b      	ldr	r3, [r1, r0]
 800db02:	18c0      	adds	r0, r0, r3
 800db04:	4770      	bx	lr

0800db06 <__sfputc_r>:
 800db06:	6893      	ldr	r3, [r2, #8]
 800db08:	b510      	push	{r4, lr}
 800db0a:	3b01      	subs	r3, #1
 800db0c:	6093      	str	r3, [r2, #8]
 800db0e:	2b00      	cmp	r3, #0
 800db10:	da04      	bge.n	800db1c <__sfputc_r+0x16>
 800db12:	6994      	ldr	r4, [r2, #24]
 800db14:	42a3      	cmp	r3, r4
 800db16:	db07      	blt.n	800db28 <__sfputc_r+0x22>
 800db18:	290a      	cmp	r1, #10
 800db1a:	d005      	beq.n	800db28 <__sfputc_r+0x22>
 800db1c:	6813      	ldr	r3, [r2, #0]
 800db1e:	1c58      	adds	r0, r3, #1
 800db20:	6010      	str	r0, [r2, #0]
 800db22:	7019      	strb	r1, [r3, #0]
 800db24:	0008      	movs	r0, r1
 800db26:	bd10      	pop	{r4, pc}
 800db28:	f000 f930 	bl	800dd8c <__swbuf_r>
 800db2c:	0001      	movs	r1, r0
 800db2e:	e7f9      	b.n	800db24 <__sfputc_r+0x1e>

0800db30 <__sfputs_r>:
 800db30:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800db32:	0006      	movs	r6, r0
 800db34:	000f      	movs	r7, r1
 800db36:	0014      	movs	r4, r2
 800db38:	18d5      	adds	r5, r2, r3
 800db3a:	42ac      	cmp	r4, r5
 800db3c:	d101      	bne.n	800db42 <__sfputs_r+0x12>
 800db3e:	2000      	movs	r0, #0
 800db40:	e007      	b.n	800db52 <__sfputs_r+0x22>
 800db42:	7821      	ldrb	r1, [r4, #0]
 800db44:	003a      	movs	r2, r7
 800db46:	0030      	movs	r0, r6
 800db48:	f7ff ffdd 	bl	800db06 <__sfputc_r>
 800db4c:	3401      	adds	r4, #1
 800db4e:	1c43      	adds	r3, r0, #1
 800db50:	d1f3      	bne.n	800db3a <__sfputs_r+0xa>
 800db52:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}

0800db54 <_vfiprintf_r>:
 800db54:	b5f0      	push	{r4, r5, r6, r7, lr}
 800db56:	b0a1      	sub	sp, #132	@ 0x84
 800db58:	000f      	movs	r7, r1
 800db5a:	0015      	movs	r5, r2
 800db5c:	001e      	movs	r6, r3
 800db5e:	9003      	str	r0, [sp, #12]
 800db60:	2800      	cmp	r0, #0
 800db62:	d004      	beq.n	800db6e <_vfiprintf_r+0x1a>
 800db64:	6a03      	ldr	r3, [r0, #32]
 800db66:	2b00      	cmp	r3, #0
 800db68:	d101      	bne.n	800db6e <_vfiprintf_r+0x1a>
 800db6a:	f7fe f86b 	bl	800bc44 <__sinit>
 800db6e:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 800db70:	07db      	lsls	r3, r3, #31
 800db72:	d405      	bmi.n	800db80 <_vfiprintf_r+0x2c>
 800db74:	89bb      	ldrh	r3, [r7, #12]
 800db76:	059b      	lsls	r3, r3, #22
 800db78:	d402      	bmi.n	800db80 <_vfiprintf_r+0x2c>
 800db7a:	6db8      	ldr	r0, [r7, #88]	@ 0x58
 800db7c:	f7fe f99f 	bl	800bebe <__retarget_lock_acquire_recursive>
 800db80:	89bb      	ldrh	r3, [r7, #12]
 800db82:	071b      	lsls	r3, r3, #28
 800db84:	d502      	bpl.n	800db8c <_vfiprintf_r+0x38>
 800db86:	693b      	ldr	r3, [r7, #16]
 800db88:	2b00      	cmp	r3, #0
 800db8a:	d113      	bne.n	800dbb4 <_vfiprintf_r+0x60>
 800db8c:	0039      	movs	r1, r7
 800db8e:	9803      	ldr	r0, [sp, #12]
 800db90:	f000 f93e 	bl	800de10 <__swsetup_r>
 800db94:	2800      	cmp	r0, #0
 800db96:	d00d      	beq.n	800dbb4 <_vfiprintf_r+0x60>
 800db98:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 800db9a:	07db      	lsls	r3, r3, #31
 800db9c:	d503      	bpl.n	800dba6 <_vfiprintf_r+0x52>
 800db9e:	2001      	movs	r0, #1
 800dba0:	4240      	negs	r0, r0
 800dba2:	b021      	add	sp, #132	@ 0x84
 800dba4:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800dba6:	89bb      	ldrh	r3, [r7, #12]
 800dba8:	059b      	lsls	r3, r3, #22
 800dbaa:	d4f8      	bmi.n	800db9e <_vfiprintf_r+0x4a>
 800dbac:	6db8      	ldr	r0, [r7, #88]	@ 0x58
 800dbae:	f7fe f987 	bl	800bec0 <__retarget_lock_release_recursive>
 800dbb2:	e7f4      	b.n	800db9e <_vfiprintf_r+0x4a>
 800dbb4:	2300      	movs	r3, #0
 800dbb6:	ac08      	add	r4, sp, #32
 800dbb8:	6163      	str	r3, [r4, #20]
 800dbba:	3320      	adds	r3, #32
 800dbbc:	7663      	strb	r3, [r4, #25]
 800dbbe:	3310      	adds	r3, #16
 800dbc0:	76a3      	strb	r3, [r4, #26]
 800dbc2:	9607      	str	r6, [sp, #28]
 800dbc4:	002e      	movs	r6, r5
 800dbc6:	7833      	ldrb	r3, [r6, #0]
 800dbc8:	2b00      	cmp	r3, #0
 800dbca:	d001      	beq.n	800dbd0 <_vfiprintf_r+0x7c>
 800dbcc:	2b25      	cmp	r3, #37	@ 0x25
 800dbce:	d148      	bne.n	800dc62 <_vfiprintf_r+0x10e>
 800dbd0:	1b73      	subs	r3, r6, r5
 800dbd2:	9305      	str	r3, [sp, #20]
 800dbd4:	42ae      	cmp	r6, r5
 800dbd6:	d00b      	beq.n	800dbf0 <_vfiprintf_r+0x9c>
 800dbd8:	002a      	movs	r2, r5
 800dbda:	0039      	movs	r1, r7
 800dbdc:	9803      	ldr	r0, [sp, #12]
 800dbde:	f7ff ffa7 	bl	800db30 <__sfputs_r>
 800dbe2:	3001      	adds	r0, #1
 800dbe4:	d100      	bne.n	800dbe8 <_vfiprintf_r+0x94>
 800dbe6:	e0ae      	b.n	800dd46 <_vfiprintf_r+0x1f2>
 800dbe8:	6963      	ldr	r3, [r4, #20]
 800dbea:	9a05      	ldr	r2, [sp, #20]
 800dbec:	189b      	adds	r3, r3, r2
 800dbee:	6163      	str	r3, [r4, #20]
 800dbf0:	7833      	ldrb	r3, [r6, #0]
 800dbf2:	2b00      	cmp	r3, #0
 800dbf4:	d100      	bne.n	800dbf8 <_vfiprintf_r+0xa4>
 800dbf6:	e0a6      	b.n	800dd46 <_vfiprintf_r+0x1f2>
 800dbf8:	2201      	movs	r2, #1
 800dbfa:	2300      	movs	r3, #0
 800dbfc:	4252      	negs	r2, r2
 800dbfe:	6062      	str	r2, [r4, #4]
 800dc00:	a904      	add	r1, sp, #16
 800dc02:	3254      	adds	r2, #84	@ 0x54
 800dc04:	1852      	adds	r2, r2, r1
 800dc06:	1c75      	adds	r5, r6, #1
 800dc08:	6023      	str	r3, [r4, #0]
 800dc0a:	60e3      	str	r3, [r4, #12]
 800dc0c:	60a3      	str	r3, [r4, #8]
 800dc0e:	7013      	strb	r3, [r2, #0]
 800dc10:	65a3      	str	r3, [r4, #88]	@ 0x58
 800dc12:	4b59      	ldr	r3, [pc, #356]	@ (800dd78 <_vfiprintf_r+0x224>)
 800dc14:	2205      	movs	r2, #5
 800dc16:	0018      	movs	r0, r3
 800dc18:	7829      	ldrb	r1, [r5, #0]
 800dc1a:	9305      	str	r3, [sp, #20]
 800dc1c:	f7fe f959 	bl	800bed2 <memchr>
 800dc20:	1c6e      	adds	r6, r5, #1
 800dc22:	2800      	cmp	r0, #0
 800dc24:	d11f      	bne.n	800dc66 <_vfiprintf_r+0x112>
 800dc26:	6822      	ldr	r2, [r4, #0]
 800dc28:	06d3      	lsls	r3, r2, #27
 800dc2a:	d504      	bpl.n	800dc36 <_vfiprintf_r+0xe2>
 800dc2c:	2353      	movs	r3, #83	@ 0x53
 800dc2e:	a904      	add	r1, sp, #16
 800dc30:	185b      	adds	r3, r3, r1
 800dc32:	2120      	movs	r1, #32
 800dc34:	7019      	strb	r1, [r3, #0]
 800dc36:	0713      	lsls	r3, r2, #28
 800dc38:	d504      	bpl.n	800dc44 <_vfiprintf_r+0xf0>
 800dc3a:	2353      	movs	r3, #83	@ 0x53
 800dc3c:	a904      	add	r1, sp, #16
 800dc3e:	185b      	adds	r3, r3, r1
 800dc40:	212b      	movs	r1, #43	@ 0x2b
 800dc42:	7019      	strb	r1, [r3, #0]
 800dc44:	782b      	ldrb	r3, [r5, #0]
 800dc46:	2b2a      	cmp	r3, #42	@ 0x2a
 800dc48:	d016      	beq.n	800dc78 <_vfiprintf_r+0x124>
 800dc4a:	002e      	movs	r6, r5
 800dc4c:	2100      	movs	r1, #0
 800dc4e:	200a      	movs	r0, #10
 800dc50:	68e3      	ldr	r3, [r4, #12]
 800dc52:	7832      	ldrb	r2, [r6, #0]
 800dc54:	1c75      	adds	r5, r6, #1
 800dc56:	3a30      	subs	r2, #48	@ 0x30
 800dc58:	2a09      	cmp	r2, #9
 800dc5a:	d950      	bls.n	800dcfe <_vfiprintf_r+0x1aa>
 800dc5c:	2900      	cmp	r1, #0
 800dc5e:	d111      	bne.n	800dc84 <_vfiprintf_r+0x130>
 800dc60:	e017      	b.n	800dc92 <_vfiprintf_r+0x13e>
 800dc62:	3601      	adds	r6, #1
 800dc64:	e7af      	b.n	800dbc6 <_vfiprintf_r+0x72>
 800dc66:	9b05      	ldr	r3, [sp, #20]
 800dc68:	6822      	ldr	r2, [r4, #0]
 800dc6a:	1ac0      	subs	r0, r0, r3
 800dc6c:	2301      	movs	r3, #1
 800dc6e:	4083      	lsls	r3, r0
 800dc70:	4313      	orrs	r3, r2
 800dc72:	0035      	movs	r5, r6
 800dc74:	6023      	str	r3, [r4, #0]
 800dc76:	e7cc      	b.n	800dc12 <_vfiprintf_r+0xbe>
 800dc78:	9b07      	ldr	r3, [sp, #28]
 800dc7a:	1d19      	adds	r1, r3, #4
 800dc7c:	681b      	ldr	r3, [r3, #0]
 800dc7e:	9107      	str	r1, [sp, #28]
 800dc80:	2b00      	cmp	r3, #0
 800dc82:	db01      	blt.n	800dc88 <_vfiprintf_r+0x134>
 800dc84:	930b      	str	r3, [sp, #44]	@ 0x2c
 800dc86:	e004      	b.n	800dc92 <_vfiprintf_r+0x13e>
 800dc88:	425b      	negs	r3, r3
 800dc8a:	60e3      	str	r3, [r4, #12]
 800dc8c:	2302      	movs	r3, #2
 800dc8e:	4313      	orrs	r3, r2
 800dc90:	6023      	str	r3, [r4, #0]
 800dc92:	7833      	ldrb	r3, [r6, #0]
 800dc94:	2b2e      	cmp	r3, #46	@ 0x2e
 800dc96:	d10c      	bne.n	800dcb2 <_vfiprintf_r+0x15e>
 800dc98:	7873      	ldrb	r3, [r6, #1]
 800dc9a:	2b2a      	cmp	r3, #42	@ 0x2a
 800dc9c:	d134      	bne.n	800dd08 <_vfiprintf_r+0x1b4>
 800dc9e:	9b07      	ldr	r3, [sp, #28]
 800dca0:	3602      	adds	r6, #2
 800dca2:	1d1a      	adds	r2, r3, #4
 800dca4:	681b      	ldr	r3, [r3, #0]
 800dca6:	9207      	str	r2, [sp, #28]
 800dca8:	2b00      	cmp	r3, #0
 800dcaa:	da01      	bge.n	800dcb0 <_vfiprintf_r+0x15c>
 800dcac:	2301      	movs	r3, #1
 800dcae:	425b      	negs	r3, r3
 800dcb0:	9309      	str	r3, [sp, #36]	@ 0x24
 800dcb2:	4d32      	ldr	r5, [pc, #200]	@ (800dd7c <_vfiprintf_r+0x228>)
 800dcb4:	2203      	movs	r2, #3
 800dcb6:	0028      	movs	r0, r5
 800dcb8:	7831      	ldrb	r1, [r6, #0]
 800dcba:	f7fe f90a 	bl	800bed2 <memchr>
 800dcbe:	2800      	cmp	r0, #0
 800dcc0:	d006      	beq.n	800dcd0 <_vfiprintf_r+0x17c>
 800dcc2:	2340      	movs	r3, #64	@ 0x40
 800dcc4:	1b40      	subs	r0, r0, r5
 800dcc6:	4083      	lsls	r3, r0
 800dcc8:	6822      	ldr	r2, [r4, #0]
 800dcca:	3601      	adds	r6, #1
 800dccc:	4313      	orrs	r3, r2
 800dcce:	6023      	str	r3, [r4, #0]
 800dcd0:	7831      	ldrb	r1, [r6, #0]
 800dcd2:	2206      	movs	r2, #6
 800dcd4:	482a      	ldr	r0, [pc, #168]	@ (800dd80 <_vfiprintf_r+0x22c>)
 800dcd6:	1c75      	adds	r5, r6, #1
 800dcd8:	7621      	strb	r1, [r4, #24]
 800dcda:	f7fe f8fa 	bl	800bed2 <memchr>
 800dcde:	2800      	cmp	r0, #0
 800dce0:	d040      	beq.n	800dd64 <_vfiprintf_r+0x210>
 800dce2:	4b28      	ldr	r3, [pc, #160]	@ (800dd84 <_vfiprintf_r+0x230>)
 800dce4:	2b00      	cmp	r3, #0
 800dce6:	d122      	bne.n	800dd2e <_vfiprintf_r+0x1da>
 800dce8:	2207      	movs	r2, #7
 800dcea:	9b07      	ldr	r3, [sp, #28]
 800dcec:	3307      	adds	r3, #7
 800dcee:	4393      	bics	r3, r2
 800dcf0:	3308      	adds	r3, #8
 800dcf2:	9307      	str	r3, [sp, #28]
 800dcf4:	6963      	ldr	r3, [r4, #20]
 800dcf6:	9a04      	ldr	r2, [sp, #16]
 800dcf8:	189b      	adds	r3, r3, r2
 800dcfa:	6163      	str	r3, [r4, #20]
 800dcfc:	e762      	b.n	800dbc4 <_vfiprintf_r+0x70>
 800dcfe:	4343      	muls	r3, r0
 800dd00:	002e      	movs	r6, r5
 800dd02:	2101      	movs	r1, #1
 800dd04:	189b      	adds	r3, r3, r2
 800dd06:	e7a4      	b.n	800dc52 <_vfiprintf_r+0xfe>
 800dd08:	2300      	movs	r3, #0
 800dd0a:	200a      	movs	r0, #10
 800dd0c:	0019      	movs	r1, r3
 800dd0e:	3601      	adds	r6, #1
 800dd10:	6063      	str	r3, [r4, #4]
 800dd12:	7832      	ldrb	r2, [r6, #0]
 800dd14:	1c75      	adds	r5, r6, #1
 800dd16:	3a30      	subs	r2, #48	@ 0x30
 800dd18:	2a09      	cmp	r2, #9
 800dd1a:	d903      	bls.n	800dd24 <_vfiprintf_r+0x1d0>
 800dd1c:	2b00      	cmp	r3, #0
 800dd1e:	d0c8      	beq.n	800dcb2 <_vfiprintf_r+0x15e>
 800dd20:	9109      	str	r1, [sp, #36]	@ 0x24
 800dd22:	e7c6      	b.n	800dcb2 <_vfiprintf_r+0x15e>
 800dd24:	4341      	muls	r1, r0
 800dd26:	002e      	movs	r6, r5
 800dd28:	2301      	movs	r3, #1
 800dd2a:	1889      	adds	r1, r1, r2
 800dd2c:	e7f1      	b.n	800dd12 <_vfiprintf_r+0x1be>
 800dd2e:	aa07      	add	r2, sp, #28
 800dd30:	9200      	str	r2, [sp, #0]
 800dd32:	0021      	movs	r1, r4
 800dd34:	003a      	movs	r2, r7
 800dd36:	4b14      	ldr	r3, [pc, #80]	@ (800dd88 <_vfiprintf_r+0x234>)
 800dd38:	9803      	ldr	r0, [sp, #12]
 800dd3a:	f7fd fb39 	bl	800b3b0 <_printf_float>
 800dd3e:	9004      	str	r0, [sp, #16]
 800dd40:	9b04      	ldr	r3, [sp, #16]
 800dd42:	3301      	adds	r3, #1
 800dd44:	d1d6      	bne.n	800dcf4 <_vfiprintf_r+0x1a0>
 800dd46:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 800dd48:	07db      	lsls	r3, r3, #31
 800dd4a:	d405      	bmi.n	800dd58 <_vfiprintf_r+0x204>
 800dd4c:	89bb      	ldrh	r3, [r7, #12]
 800dd4e:	059b      	lsls	r3, r3, #22
 800dd50:	d402      	bmi.n	800dd58 <_vfiprintf_r+0x204>
 800dd52:	6db8      	ldr	r0, [r7, #88]	@ 0x58
 800dd54:	f7fe f8b4 	bl	800bec0 <__retarget_lock_release_recursive>
 800dd58:	89bb      	ldrh	r3, [r7, #12]
 800dd5a:	065b      	lsls	r3, r3, #25
 800dd5c:	d500      	bpl.n	800dd60 <_vfiprintf_r+0x20c>
 800dd5e:	e71e      	b.n	800db9e <_vfiprintf_r+0x4a>
 800dd60:	980d      	ldr	r0, [sp, #52]	@ 0x34
 800dd62:	e71e      	b.n	800dba2 <_vfiprintf_r+0x4e>
 800dd64:	aa07      	add	r2, sp, #28
 800dd66:	9200      	str	r2, [sp, #0]
 800dd68:	0021      	movs	r1, r4
 800dd6a:	003a      	movs	r2, r7
 800dd6c:	4b06      	ldr	r3, [pc, #24]	@ (800dd88 <_vfiprintf_r+0x234>)
 800dd6e:	9803      	ldr	r0, [sp, #12]
 800dd70:	f7fd fdcc 	bl	800b90c <_printf_i>
 800dd74:	e7e3      	b.n	800dd3e <_vfiprintf_r+0x1ea>
 800dd76:	46c0      	nop			@ (mov r8, r8)
 800dd78:	0800e4de 	.word	0x0800e4de
 800dd7c:	0800e4e4 	.word	0x0800e4e4
 800dd80:	0800e4e8 	.word	0x0800e4e8
 800dd84:	0800b3b1 	.word	0x0800b3b1
 800dd88:	0800db31 	.word	0x0800db31

0800dd8c <__swbuf_r>:
 800dd8c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800dd8e:	0006      	movs	r6, r0
 800dd90:	000d      	movs	r5, r1
 800dd92:	0014      	movs	r4, r2
 800dd94:	2800      	cmp	r0, #0
 800dd96:	d004      	beq.n	800dda2 <__swbuf_r+0x16>
 800dd98:	6a03      	ldr	r3, [r0, #32]
 800dd9a:	2b00      	cmp	r3, #0
 800dd9c:	d101      	bne.n	800dda2 <__swbuf_r+0x16>
 800dd9e:	f7fd ff51 	bl	800bc44 <__sinit>
 800dda2:	69a3      	ldr	r3, [r4, #24]
 800dda4:	60a3      	str	r3, [r4, #8]
 800dda6:	89a3      	ldrh	r3, [r4, #12]
 800dda8:	071b      	lsls	r3, r3, #28
 800ddaa:	d502      	bpl.n	800ddb2 <__swbuf_r+0x26>
 800ddac:	6923      	ldr	r3, [r4, #16]
 800ddae:	2b00      	cmp	r3, #0
 800ddb0:	d109      	bne.n	800ddc6 <__swbuf_r+0x3a>
 800ddb2:	0021      	movs	r1, r4
 800ddb4:	0030      	movs	r0, r6
 800ddb6:	f000 f82b 	bl	800de10 <__swsetup_r>
 800ddba:	2800      	cmp	r0, #0
 800ddbc:	d003      	beq.n	800ddc6 <__swbuf_r+0x3a>
 800ddbe:	2501      	movs	r5, #1
 800ddc0:	426d      	negs	r5, r5
 800ddc2:	0028      	movs	r0, r5
 800ddc4:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800ddc6:	6923      	ldr	r3, [r4, #16]
 800ddc8:	6820      	ldr	r0, [r4, #0]
 800ddca:	b2ef      	uxtb	r7, r5
 800ddcc:	1ac0      	subs	r0, r0, r3
 800ddce:	6963      	ldr	r3, [r4, #20]
 800ddd0:	b2ed      	uxtb	r5, r5
 800ddd2:	4283      	cmp	r3, r0
 800ddd4:	dc05      	bgt.n	800dde2 <__swbuf_r+0x56>
 800ddd6:	0021      	movs	r1, r4
 800ddd8:	0030      	movs	r0, r6
 800ddda:	f7ff fd81 	bl	800d8e0 <_fflush_r>
 800ddde:	2800      	cmp	r0, #0
 800dde0:	d1ed      	bne.n	800ddbe <__swbuf_r+0x32>
 800dde2:	68a3      	ldr	r3, [r4, #8]
 800dde4:	3001      	adds	r0, #1
 800dde6:	3b01      	subs	r3, #1
 800dde8:	60a3      	str	r3, [r4, #8]
 800ddea:	6823      	ldr	r3, [r4, #0]
 800ddec:	1c5a      	adds	r2, r3, #1
 800ddee:	6022      	str	r2, [r4, #0]
 800ddf0:	701f      	strb	r7, [r3, #0]
 800ddf2:	6963      	ldr	r3, [r4, #20]
 800ddf4:	4283      	cmp	r3, r0
 800ddf6:	d004      	beq.n	800de02 <__swbuf_r+0x76>
 800ddf8:	89a3      	ldrh	r3, [r4, #12]
 800ddfa:	07db      	lsls	r3, r3, #31
 800ddfc:	d5e1      	bpl.n	800ddc2 <__swbuf_r+0x36>
 800ddfe:	2d0a      	cmp	r5, #10
 800de00:	d1df      	bne.n	800ddc2 <__swbuf_r+0x36>
 800de02:	0021      	movs	r1, r4
 800de04:	0030      	movs	r0, r6
 800de06:	f7ff fd6b 	bl	800d8e0 <_fflush_r>
 800de0a:	2800      	cmp	r0, #0
 800de0c:	d0d9      	beq.n	800ddc2 <__swbuf_r+0x36>
 800de0e:	e7d6      	b.n	800ddbe <__swbuf_r+0x32>

0800de10 <__swsetup_r>:
 800de10:	4b2d      	ldr	r3, [pc, #180]	@ (800dec8 <__swsetup_r+0xb8>)
 800de12:	b570      	push	{r4, r5, r6, lr}
 800de14:	0005      	movs	r5, r0
 800de16:	6818      	ldr	r0, [r3, #0]
 800de18:	000c      	movs	r4, r1
 800de1a:	2800      	cmp	r0, #0
 800de1c:	d004      	beq.n	800de28 <__swsetup_r+0x18>
 800de1e:	6a03      	ldr	r3, [r0, #32]
 800de20:	2b00      	cmp	r3, #0
 800de22:	d101      	bne.n	800de28 <__swsetup_r+0x18>
 800de24:	f7fd ff0e 	bl	800bc44 <__sinit>
 800de28:	220c      	movs	r2, #12
 800de2a:	5ea3      	ldrsh	r3, [r4, r2]
 800de2c:	071a      	lsls	r2, r3, #28
 800de2e:	d423      	bmi.n	800de78 <__swsetup_r+0x68>
 800de30:	06da      	lsls	r2, r3, #27
 800de32:	d407      	bmi.n	800de44 <__swsetup_r+0x34>
 800de34:	2209      	movs	r2, #9
 800de36:	602a      	str	r2, [r5, #0]
 800de38:	2240      	movs	r2, #64	@ 0x40
 800de3a:	2001      	movs	r0, #1
 800de3c:	4313      	orrs	r3, r2
 800de3e:	81a3      	strh	r3, [r4, #12]
 800de40:	4240      	negs	r0, r0
 800de42:	e03a      	b.n	800deba <__swsetup_r+0xaa>
 800de44:	075b      	lsls	r3, r3, #29
 800de46:	d513      	bpl.n	800de70 <__swsetup_r+0x60>
 800de48:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 800de4a:	2900      	cmp	r1, #0
 800de4c:	d008      	beq.n	800de60 <__swsetup_r+0x50>
 800de4e:	0023      	movs	r3, r4
 800de50:	3344      	adds	r3, #68	@ 0x44
 800de52:	4299      	cmp	r1, r3
 800de54:	d002      	beq.n	800de5c <__swsetup_r+0x4c>
 800de56:	0028      	movs	r0, r5
 800de58:	f7fe febc 	bl	800cbd4 <_free_r>
 800de5c:	2300      	movs	r3, #0
 800de5e:	6363      	str	r3, [r4, #52]	@ 0x34
 800de60:	2224      	movs	r2, #36	@ 0x24
 800de62:	89a3      	ldrh	r3, [r4, #12]
 800de64:	4393      	bics	r3, r2
 800de66:	81a3      	strh	r3, [r4, #12]
 800de68:	2300      	movs	r3, #0
 800de6a:	6063      	str	r3, [r4, #4]
 800de6c:	6923      	ldr	r3, [r4, #16]
 800de6e:	6023      	str	r3, [r4, #0]
 800de70:	2308      	movs	r3, #8
 800de72:	89a2      	ldrh	r2, [r4, #12]
 800de74:	4313      	orrs	r3, r2
 800de76:	81a3      	strh	r3, [r4, #12]
 800de78:	6923      	ldr	r3, [r4, #16]
 800de7a:	2b00      	cmp	r3, #0
 800de7c:	d10b      	bne.n	800de96 <__swsetup_r+0x86>
 800de7e:	21a0      	movs	r1, #160	@ 0xa0
 800de80:	2280      	movs	r2, #128	@ 0x80
 800de82:	89a3      	ldrh	r3, [r4, #12]
 800de84:	0089      	lsls	r1, r1, #2
 800de86:	0092      	lsls	r2, r2, #2
 800de88:	400b      	ands	r3, r1
 800de8a:	4293      	cmp	r3, r2
 800de8c:	d003      	beq.n	800de96 <__swsetup_r+0x86>
 800de8e:	0021      	movs	r1, r4
 800de90:	0028      	movs	r0, r5
 800de92:	f000 f88f 	bl	800dfb4 <__smakebuf_r>
 800de96:	220c      	movs	r2, #12
 800de98:	5ea3      	ldrsh	r3, [r4, r2]
 800de9a:	2101      	movs	r1, #1
 800de9c:	001a      	movs	r2, r3
 800de9e:	400a      	ands	r2, r1
 800dea0:	420b      	tst	r3, r1
 800dea2:	d00b      	beq.n	800debc <__swsetup_r+0xac>
 800dea4:	2200      	movs	r2, #0
 800dea6:	60a2      	str	r2, [r4, #8]
 800dea8:	6962      	ldr	r2, [r4, #20]
 800deaa:	4252      	negs	r2, r2
 800deac:	61a2      	str	r2, [r4, #24]
 800deae:	2000      	movs	r0, #0
 800deb0:	6922      	ldr	r2, [r4, #16]
 800deb2:	4282      	cmp	r2, r0
 800deb4:	d101      	bne.n	800deba <__swsetup_r+0xaa>
 800deb6:	061a      	lsls	r2, r3, #24
 800deb8:	d4be      	bmi.n	800de38 <__swsetup_r+0x28>
 800deba:	bd70      	pop	{r4, r5, r6, pc}
 800debc:	0799      	lsls	r1, r3, #30
 800debe:	d400      	bmi.n	800dec2 <__swsetup_r+0xb2>
 800dec0:	6962      	ldr	r2, [r4, #20]
 800dec2:	60a2      	str	r2, [r4, #8]
 800dec4:	e7f3      	b.n	800deae <__swsetup_r+0x9e>
 800dec6:	46c0      	nop			@ (mov r8, r8)
 800dec8:	20000028 	.word	0x20000028

0800decc <_raise_r>:
 800decc:	b570      	push	{r4, r5, r6, lr}
 800dece:	0004      	movs	r4, r0
 800ded0:	000d      	movs	r5, r1
 800ded2:	291f      	cmp	r1, #31
 800ded4:	d904      	bls.n	800dee0 <_raise_r+0x14>
 800ded6:	2316      	movs	r3, #22
 800ded8:	6003      	str	r3, [r0, #0]
 800deda:	2001      	movs	r0, #1
 800dedc:	4240      	negs	r0, r0
 800dede:	bd70      	pop	{r4, r5, r6, pc}
 800dee0:	6bc3      	ldr	r3, [r0, #60]	@ 0x3c
 800dee2:	2b00      	cmp	r3, #0
 800dee4:	d004      	beq.n	800def0 <_raise_r+0x24>
 800dee6:	008a      	lsls	r2, r1, #2
 800dee8:	189b      	adds	r3, r3, r2
 800deea:	681a      	ldr	r2, [r3, #0]
 800deec:	2a00      	cmp	r2, #0
 800deee:	d108      	bne.n	800df02 <_raise_r+0x36>
 800def0:	0020      	movs	r0, r4
 800def2:	f000 f831 	bl	800df58 <_getpid_r>
 800def6:	002a      	movs	r2, r5
 800def8:	0001      	movs	r1, r0
 800defa:	0020      	movs	r0, r4
 800defc:	f000 f81a 	bl	800df34 <_kill_r>
 800df00:	e7ed      	b.n	800dede <_raise_r+0x12>
 800df02:	2a01      	cmp	r2, #1
 800df04:	d009      	beq.n	800df1a <_raise_r+0x4e>
 800df06:	1c51      	adds	r1, r2, #1
 800df08:	d103      	bne.n	800df12 <_raise_r+0x46>
 800df0a:	2316      	movs	r3, #22
 800df0c:	6003      	str	r3, [r0, #0]
 800df0e:	2001      	movs	r0, #1
 800df10:	e7e5      	b.n	800dede <_raise_r+0x12>
 800df12:	2100      	movs	r1, #0
 800df14:	0028      	movs	r0, r5
 800df16:	6019      	str	r1, [r3, #0]
 800df18:	4790      	blx	r2
 800df1a:	2000      	movs	r0, #0
 800df1c:	e7df      	b.n	800dede <_raise_r+0x12>
	...

0800df20 <raise>:
 800df20:	b510      	push	{r4, lr}
 800df22:	4b03      	ldr	r3, [pc, #12]	@ (800df30 <raise+0x10>)
 800df24:	0001      	movs	r1, r0
 800df26:	6818      	ldr	r0, [r3, #0]
 800df28:	f7ff ffd0 	bl	800decc <_raise_r>
 800df2c:	bd10      	pop	{r4, pc}
 800df2e:	46c0      	nop			@ (mov r8, r8)
 800df30:	20000028 	.word	0x20000028

0800df34 <_kill_r>:
 800df34:	2300      	movs	r3, #0
 800df36:	b570      	push	{r4, r5, r6, lr}
 800df38:	4d06      	ldr	r5, [pc, #24]	@ (800df54 <_kill_r+0x20>)
 800df3a:	0004      	movs	r4, r0
 800df3c:	0008      	movs	r0, r1
 800df3e:	0011      	movs	r1, r2
 800df40:	602b      	str	r3, [r5, #0]
 800df42:	f7f7 f801 	bl	8004f48 <_kill>
 800df46:	1c43      	adds	r3, r0, #1
 800df48:	d103      	bne.n	800df52 <_kill_r+0x1e>
 800df4a:	682b      	ldr	r3, [r5, #0]
 800df4c:	2b00      	cmp	r3, #0
 800df4e:	d000      	beq.n	800df52 <_kill_r+0x1e>
 800df50:	6023      	str	r3, [r4, #0]
 800df52:	bd70      	pop	{r4, r5, r6, pc}
 800df54:	200006ec 	.word	0x200006ec

0800df58 <_getpid_r>:
 800df58:	b510      	push	{r4, lr}
 800df5a:	f7f6 ffef 	bl	8004f3c <_getpid>
 800df5e:	bd10      	pop	{r4, pc}

0800df60 <__swhatbuf_r>:
 800df60:	b570      	push	{r4, r5, r6, lr}
 800df62:	000e      	movs	r6, r1
 800df64:	001d      	movs	r5, r3
 800df66:	230e      	movs	r3, #14
 800df68:	5ec9      	ldrsh	r1, [r1, r3]
 800df6a:	0014      	movs	r4, r2
 800df6c:	b096      	sub	sp, #88	@ 0x58
 800df6e:	2900      	cmp	r1, #0
 800df70:	da0c      	bge.n	800df8c <__swhatbuf_r+0x2c>
 800df72:	89b2      	ldrh	r2, [r6, #12]
 800df74:	2380      	movs	r3, #128	@ 0x80
 800df76:	0011      	movs	r1, r2
 800df78:	4019      	ands	r1, r3
 800df7a:	421a      	tst	r2, r3
 800df7c:	d114      	bne.n	800dfa8 <__swhatbuf_r+0x48>
 800df7e:	2380      	movs	r3, #128	@ 0x80
 800df80:	00db      	lsls	r3, r3, #3
 800df82:	2000      	movs	r0, #0
 800df84:	6029      	str	r1, [r5, #0]
 800df86:	6023      	str	r3, [r4, #0]
 800df88:	b016      	add	sp, #88	@ 0x58
 800df8a:	bd70      	pop	{r4, r5, r6, pc}
 800df8c:	466a      	mov	r2, sp
 800df8e:	f000 f853 	bl	800e038 <_fstat_r>
 800df92:	2800      	cmp	r0, #0
 800df94:	dbed      	blt.n	800df72 <__swhatbuf_r+0x12>
 800df96:	23f0      	movs	r3, #240	@ 0xf0
 800df98:	9901      	ldr	r1, [sp, #4]
 800df9a:	021b      	lsls	r3, r3, #8
 800df9c:	4019      	ands	r1, r3
 800df9e:	4b04      	ldr	r3, [pc, #16]	@ (800dfb0 <__swhatbuf_r+0x50>)
 800dfa0:	18c9      	adds	r1, r1, r3
 800dfa2:	424b      	negs	r3, r1
 800dfa4:	4159      	adcs	r1, r3
 800dfa6:	e7ea      	b.n	800df7e <__swhatbuf_r+0x1e>
 800dfa8:	2100      	movs	r1, #0
 800dfaa:	2340      	movs	r3, #64	@ 0x40
 800dfac:	e7e9      	b.n	800df82 <__swhatbuf_r+0x22>
 800dfae:	46c0      	nop			@ (mov r8, r8)
 800dfb0:	ffffe000 	.word	0xffffe000

0800dfb4 <__smakebuf_r>:
 800dfb4:	b5f0      	push	{r4, r5, r6, r7, lr}
 800dfb6:	2602      	movs	r6, #2
 800dfb8:	898b      	ldrh	r3, [r1, #12]
 800dfba:	0005      	movs	r5, r0
 800dfbc:	000c      	movs	r4, r1
 800dfbe:	b085      	sub	sp, #20
 800dfc0:	4233      	tst	r3, r6
 800dfc2:	d007      	beq.n	800dfd4 <__smakebuf_r+0x20>
 800dfc4:	0023      	movs	r3, r4
 800dfc6:	3347      	adds	r3, #71	@ 0x47
 800dfc8:	6023      	str	r3, [r4, #0]
 800dfca:	6123      	str	r3, [r4, #16]
 800dfcc:	2301      	movs	r3, #1
 800dfce:	6163      	str	r3, [r4, #20]
 800dfd0:	b005      	add	sp, #20
 800dfd2:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800dfd4:	ab03      	add	r3, sp, #12
 800dfd6:	aa02      	add	r2, sp, #8
 800dfd8:	f7ff ffc2 	bl	800df60 <__swhatbuf_r>
 800dfdc:	9f02      	ldr	r7, [sp, #8]
 800dfde:	9001      	str	r0, [sp, #4]
 800dfe0:	0039      	movs	r1, r7
 800dfe2:	0028      	movs	r0, r5
 800dfe4:	f7fe fe6c 	bl	800ccc0 <_malloc_r>
 800dfe8:	2800      	cmp	r0, #0
 800dfea:	d108      	bne.n	800dffe <__smakebuf_r+0x4a>
 800dfec:	220c      	movs	r2, #12
 800dfee:	5ea3      	ldrsh	r3, [r4, r2]
 800dff0:	059a      	lsls	r2, r3, #22
 800dff2:	d4ed      	bmi.n	800dfd0 <__smakebuf_r+0x1c>
 800dff4:	2203      	movs	r2, #3
 800dff6:	4393      	bics	r3, r2
 800dff8:	431e      	orrs	r6, r3
 800dffa:	81a6      	strh	r6, [r4, #12]
 800dffc:	e7e2      	b.n	800dfc4 <__smakebuf_r+0x10>
 800dffe:	2380      	movs	r3, #128	@ 0x80
 800e000:	89a2      	ldrh	r2, [r4, #12]
 800e002:	6020      	str	r0, [r4, #0]
 800e004:	4313      	orrs	r3, r2
 800e006:	81a3      	strh	r3, [r4, #12]
 800e008:	9b03      	ldr	r3, [sp, #12]
 800e00a:	6120      	str	r0, [r4, #16]
 800e00c:	6167      	str	r7, [r4, #20]
 800e00e:	2b00      	cmp	r3, #0
 800e010:	d00c      	beq.n	800e02c <__smakebuf_r+0x78>
 800e012:	0028      	movs	r0, r5
 800e014:	230e      	movs	r3, #14
 800e016:	5ee1      	ldrsh	r1, [r4, r3]
 800e018:	f000 f820 	bl	800e05c <_isatty_r>
 800e01c:	2800      	cmp	r0, #0
 800e01e:	d005      	beq.n	800e02c <__smakebuf_r+0x78>
 800e020:	2303      	movs	r3, #3
 800e022:	89a2      	ldrh	r2, [r4, #12]
 800e024:	439a      	bics	r2, r3
 800e026:	3b02      	subs	r3, #2
 800e028:	4313      	orrs	r3, r2
 800e02a:	81a3      	strh	r3, [r4, #12]
 800e02c:	89a3      	ldrh	r3, [r4, #12]
 800e02e:	9a01      	ldr	r2, [sp, #4]
 800e030:	4313      	orrs	r3, r2
 800e032:	81a3      	strh	r3, [r4, #12]
 800e034:	e7cc      	b.n	800dfd0 <__smakebuf_r+0x1c>
	...

0800e038 <_fstat_r>:
 800e038:	2300      	movs	r3, #0
 800e03a:	b570      	push	{r4, r5, r6, lr}
 800e03c:	4d06      	ldr	r5, [pc, #24]	@ (800e058 <_fstat_r+0x20>)
 800e03e:	0004      	movs	r4, r0
 800e040:	0008      	movs	r0, r1
 800e042:	0011      	movs	r1, r2
 800e044:	602b      	str	r3, [r5, #0]
 800e046:	f7f6 ffdf 	bl	8005008 <_fstat>
 800e04a:	1c43      	adds	r3, r0, #1
 800e04c:	d103      	bne.n	800e056 <_fstat_r+0x1e>
 800e04e:	682b      	ldr	r3, [r5, #0]
 800e050:	2b00      	cmp	r3, #0
 800e052:	d000      	beq.n	800e056 <_fstat_r+0x1e>
 800e054:	6023      	str	r3, [r4, #0]
 800e056:	bd70      	pop	{r4, r5, r6, pc}
 800e058:	200006ec 	.word	0x200006ec

0800e05c <_isatty_r>:
 800e05c:	2300      	movs	r3, #0
 800e05e:	b570      	push	{r4, r5, r6, lr}
 800e060:	4d06      	ldr	r5, [pc, #24]	@ (800e07c <_isatty_r+0x20>)
 800e062:	0004      	movs	r4, r0
 800e064:	0008      	movs	r0, r1
 800e066:	602b      	str	r3, [r5, #0]
 800e068:	f7f6 ffdc 	bl	8005024 <_isatty>
 800e06c:	1c43      	adds	r3, r0, #1
 800e06e:	d103      	bne.n	800e078 <_isatty_r+0x1c>
 800e070:	682b      	ldr	r3, [r5, #0]
 800e072:	2b00      	cmp	r3, #0
 800e074:	d000      	beq.n	800e078 <_isatty_r+0x1c>
 800e076:	6023      	str	r3, [r4, #0]
 800e078:	bd70      	pop	{r4, r5, r6, pc}
 800e07a:	46c0      	nop			@ (mov r8, r8)
 800e07c:	200006ec 	.word	0x200006ec

0800e080 <_init>:
 800e080:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800e082:	46c0      	nop			@ (mov r8, r8)
 800e084:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800e086:	bc08      	pop	{r3}
 800e088:	469e      	mov	lr, r3
 800e08a:	4770      	bx	lr

0800e08c <_fini>:
 800e08c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800e08e:	46c0      	nop			@ (mov r8, r8)
 800e090:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800e092:	bc08      	pop	{r3}
 800e094:	469e      	mov	lr, r3
 800e096:	4770      	bx	lr
