From 2278e6fd787ec535ce24b43ed7e6a90125143def Mon Sep 17 00:00:00 2001
From: John Jacques <john.jacques@intel.com>
Date: Wed, 19 Aug 2015 13:48:43 -0500
Subject: [PATCH 093/131] axxia: Add a Device Tree for XLF Simulation 16 Cores

Signed-off-by: John Jacques <john.jacques@intel.com>
[Original patch is from linux-yocto-4.1 axxia/base branch.]
Signed-off-by: Yanjiang Jin <yanjiang.jin@windriver.com>
---
 arch/arm64/boot/dts/intel/Makefile          |   2 +-
 arch/arm64/boot/dts/intel/axc6716-cpus.dtsi | 131 ++++++++++++++++++++
 arch/arm64/boot/dts/intel/axc6716-sim.dts   | 183 ++++++++++++++++++++++++++++
 3 files changed, 315 insertions(+), 1 deletion(-)
 create mode 100644 arch/arm64/boot/dts/intel/axc6716-cpus.dtsi
 create mode 100644 arch/arm64/boot/dts/intel/axc6716-sim.dts

diff --git a/arch/arm64/boot/dts/intel/Makefile b/arch/arm64/boot/dts/intel/Makefile
index a62f57b..5dc9168 100644
--- a/arch/arm64/boot/dts/intel/Makefile
+++ b/arch/arm64/boot/dts/intel/Makefile
@@ -1,4 +1,4 @@
-dtb-$(CONFIG_ARCH_AXXIA) += axm5604-sim.dtb axm5608-sim.dtb axm5616-sim.dtb axm5601-emu.dtb axm5602-emu.dtb axm5606-emu.dtb axc6704-sim.dtb axc6704-emu.dtb axc6712-emu.dtb
+dtb-$(CONFIG_ARCH_AXXIA) += axm5604-sim.dtb axm5608-sim.dtb axm5616-sim.dtb axm5601-emu.dtb axm5602-emu.dtb axm5606-emu.dtb axc6704-sim.dtb axc6716-sim.dtb axc6704-emu.dtb axc6712-emu.dtb
 
 always		:= $(dtb-y)
 subdir-y	:= $(dts-dirs)
diff --git a/arch/arm64/boot/dts/intel/axc6716-cpus.dtsi b/arch/arm64/boot/dts/intel/axc6716-cpus.dtsi
new file mode 100644
index 0000000..b4dfd5f
--- /dev/null
+++ b/arch/arm64/boot/dts/intel/axc6716-cpus.dtsi
@@ -0,0 +1,131 @@
+/*
+ * arch/arm64/boot/dts/intel/axc6716-cpus.dtsi
+ *
+ * Copyright (C) 2015 Intel Corp.
+ *
+ * This program is free software; you can redistribute it and/or modify
+ * it under the terms of the GNU General Public License as published by
+ * the Free Software Foundation; either version 2 of the License, or
+ * (at your option) any later version.
+ */
+
+/ {
+	cpus {
+		#address-cells = <1>;
+		#size-cells = <0>;
+
+		cpu@0 {
+			device_type = "cpu";
+			compatible = "arm,armv8";
+			reg = <0>;
+			enable-method = "psci";
+		};
+
+		cpu@1 {
+			device_type = "cpu";
+			compatible = "arm,armv8";
+			reg = <1>;
+			enable-method = "psci";
+		};
+
+		cpu@2 {
+			device_type = "cpu";
+			compatible = "arm,armv8";
+			reg = <2>;
+			enable-method = "psci";
+		};
+
+		cpu@3 {
+			device_type = "cpu";
+			compatible = "arm,armv8";
+			reg = <3>;
+			enable-method = "psci";
+		};
+
+		cpu@4 {
+			device_type = "cpu";
+			compatible = "arm,armv8";
+			reg = <0x100>;
+			enable-method = "psci";
+		};
+
+		cpu@5 {
+			device_type = "cpu";
+			compatible = "arm,armv8";
+			reg = <0x101>;
+			enable-method = "psci";
+		};
+
+		cpu@6 {
+			device_type = "cpu";
+			compatible = "arm,armv8";
+			reg = <0x102>;
+			enable-method = "psci";
+		};
+
+		cpu@7 {
+			device_type = "cpu";
+			compatible = "arm,armv8";
+			reg = <0x103>;
+			enable-method = "psci";
+
+		};
+
+		cpu@8 {
+			device_type = "cpu";
+			compatible = "arm,armv8";
+			reg = <0x200>;
+			enable-method = "psci";
+		};
+
+		cpu@9 {
+			device_type = "cpu";
+			compatible = "arm,armv8";
+			reg = <0x201>;
+			enable-method = "psci";
+		};
+
+		cpu@10 {
+			device_type = "cpu";
+			compatible = "arm,armv8";
+			reg = <0x202>;
+			enable-method = "psci";
+		};
+
+		cpu@11 {
+			device_type = "cpu";
+			compatible = "arm,armv8";
+			reg = <0x203>;
+			enable-method = "psci";
+		};
+
+		cpu@12 {
+			device_type = "cpu";
+			compatible = "arm,armv8";
+			reg = <0x300>;
+			enable-method = "psci";
+		};
+
+		cpu@13 {
+			device_type = "cpu";
+			compatible = "arm,armv8";
+			reg = <0x301>;
+			enable-method = "psci";
+		};
+
+		cpu@14 {
+			device_type = "cpu";
+			compatible = "arm,armv8";
+			reg = <0x302>;
+			enable-method = "psci";
+		};
+
+		cpu@15 {
+			device_type = "cpu";
+			compatible = "arm,armv8";
+			reg = <0x303>;
+			enable-method = "psci";
+
+		};
+	};
+};
diff --git a/arch/arm64/boot/dts/intel/axc6716-sim.dts b/arch/arm64/boot/dts/intel/axc6716-sim.dts
new file mode 100644
index 0000000..a31f2e0
--- /dev/null
+++ b/arch/arm64/boot/dts/intel/axc6716-sim.dts
@@ -0,0 +1,183 @@
+/*
+ * arch/arm64/boot/dts/intel/axc6716-sim.dts
+ *
+ * Copyright (C) 2015 Intel Corp.
+ *
+ * This program is free software; you can redistribute it and/or modify
+ * it under the terms of the GNU General Public License as published by
+ * the Free Software Foundation; either version 2 of the License, or
+ * (at your option) any later version.
+ */
+
+/dts-v1/;
+
+#include "axc67xx.dtsi"
+#include "axc6716-cpus.dtsi"
+
+/ {
+	model = "Lionfish Simulator";
+	compatible = "lsi,axc6732";
+
+	memory {
+		device_type = "memory";
+		reg = <0 0x00000000 0x40000000>;
+	};
+
+	soc {
+		virtio_block@8021000000 {
+			compatible = "virtio,mmio";
+			reg = <0x80 0x34000000 0x1000>;
+			interrupts = <GIC_SPI 639 IRQ_TYPE_LEVEL_HIGH>;
+		};
+
+		vmfs@8034010000 {
+			compatible = "arm,messagebox";
+			reg = <0x80 0x34010000 0x1000>;
+			interrupts = <GIC_SPI 638 IRQ_TYPE_LEVEL_HIGH>;
+		};
+
+		ethernet@8020000000 {
+			compatible = "smsc,lan91c111";
+			reg = <0x80 0x33000000 0x1000000>;
+			interrupts = <GIC_SPI 640 IRQ_TYPE_LEVEL_HIGH>;
+			phy-mode = "mii";
+			reg-io-width = <4>;
+			smsc,irq-active-high;
+			smsc,irq-push-pull;
+		};
+	};
+};
+
+&serial0 {
+	status = "okay";
+};
+
+&serial1 {
+	status = "okay";
+};
+
+&serial2 {
+	status = "okay";
+};
+
+&gpio0 {
+	status = "okay";
+};
+
+&gpio1 {
+	status = "okay";
+};
+
+&gpio2 {
+	status = "okay";
+};
+
+&gpio3 {
+	status = "okay";
+};
+
+&gpio4 {
+	status = "okay";
+};
+
+&gpio5 {
+	status = "okay";
+};
+
+&gpio6 {
+	status = "okay";
+};
+
+&gpio7 {
+	status = "okay";
+};
+
+&spi0 {
+	status = "okay";
+
+	flash@0 {
+		#address-cells = <1>;
+		#size-cells = <1>;
+		compatible = "s25fl016k";
+		reg = <0x0>;
+		spi-max-frequency = <25000000>;
+		pl022,com-mode = <1>;
+
+		partition@0 {
+			label = "bl2a";
+			reg = <0x0 0x40000>;
+		};
+		partition@40000 {
+			label = "bl2b";
+			reg = <0x40000 0x40000>;
+		};
+	};
+};
+
+&spi1 {
+	status = "okay";
+};
+
+&spi2 {
+	status = "okay";
+};
+
+&i2c0 {
+        status = "okay";
+};
+
+&i2c1 {
+        status = "okay";
+};
+
+&i2c2 {
+        status = "okay";
+};
+
+&i2c3 {
+        status = "okay";
+};
+
+&i2c4 {
+        status = "okay";
+};
+
+&i2c5 {
+        status = "okay";
+};
+
+&i2c6 {
+        status = "okay";
+};
+
+&i2c7 {
+        status = "okay";
+};
+
+&i2c8 {
+        status = "okay";
+};
+
+&i2c9 {
+        status = "okay";
+};
+
+&i2c10 {
+        status = "okay";
+};
+
+&i2c11 {
+        status = "okay";
+};
+
+&gpdma0 {
+	status = "okay";
+};
+
+&gpdma1 {
+	status = "okay";
+};
+
+&pci0 {
+	status = "okay";
+};
-- 
2.8.1

