

================================================================
== Vitis HLS Report for 'convex_hull_accel'
================================================================
* Date:           Mon Jun 23 18:38:55 2025

* Version:        2023.2 (Build 4023990 on Oct 11 2023)
* Project:        convex_hull.prj
* Solution:       sol1 (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  7.413 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |        ?|        ?|         ?|         ?|    ?|    ?|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        +---------------------------------------------------------------------------+----------------------------------------------------------------+---------+---------+-----------+----------+-----+-------+---------+
        |                                                                           |                                                                |  Latency (cycles) |  Latency (absolute)  |   Interval  | Pipeline|
        |                                  Instance                                 |                             Module                             |   min   |   max   |    min    |    max   | min |  max  |   Type  |
        +---------------------------------------------------------------------------+----------------------------------------------------------------+---------+---------+-----------+----------+-----+-------+---------+
        |grp_convex_hull_accel_Pipeline_VITIS_LOOP_34_1_VITIS_LOOP_36_2_fu_621      |convex_hull_accel_Pipeline_VITIS_LOOP_34_1_VITIS_LOOP_36_2      |        4|    16387|  40.000 ns|  0.164 ms|    4|  16387|       no|
        |grp_convex_hull_accel_Pipeline_VITIS_LOOP_47_3_VITIS_LOOP_49_4_fu_630      |convex_hull_accel_Pipeline_VITIS_LOOP_47_3_VITIS_LOOP_49_4      |        5|    16388|  50.000 ns|  0.164 ms|    5|  16388|       no|
        |grp_convex_hull_accel_Pipeline_VITIS_LOOP_104_11_fu_646                    |convex_hull_accel_Pipeline_VITIS_LOOP_104_11                    |       13|    28929|   0.130 us|  0.289 ms|   13|  28929|       no|
        |grp_convex_hull_accel_Pipeline_VITIS_LOOP_118_13_fu_668                    |convex_hull_accel_Pipeline_VITIS_LOOP_118_13                    |        5|    28929|  50.000 ns|  0.289 ms|    5|  28929|       no|
        |grp_convex_hull_accel_Pipeline_VITIS_LOOP_134_15_VITIS_LOOP_136_16_fu_692  |convex_hull_accel_Pipeline_VITIS_LOOP_134_15_VITIS_LOOP_136_16  |        3|    16386|  30.000 ns|  0.164 ms|    3|  16386|       no|
        |grp_convex_hull_accel_Pipeline_VITIS_LOOP_143_17_fu_698                    |convex_hull_accel_Pipeline_VITIS_LOOP_143_17                    |        5|       68|  50.000 ns|  0.680 us|    5|     68|       no|
        |grp_convex_hull_accel_Pipeline_VITIS_LOOP_154_18_VITIS_LOOP_156_19_fu_714  |convex_hull_accel_Pipeline_VITIS_LOOP_154_18_VITIS_LOOP_156_19  |        4|    16387|  40.000 ns|  0.164 ms|    4|  16387|       no|
        |grp_convex_hull_accel_Pipeline_VITIS_LOOP_63_5_VITIS_LOOP_65_6_fu_723      |convex_hull_accel_Pipeline_VITIS_LOOP_63_5_VITIS_LOOP_65_6      |        3|    16386|  30.000 ns|  0.164 ms|    3|  16386|       no|
        |grp_convex_hull_accel_Pipeline_VITIS_LOOP_73_7_VITIS_LOOP_75_8_fu_729      |convex_hull_accel_Pipeline_VITIS_LOOP_73_7_VITIS_LOOP_75_8      |        4|    16387|  40.000 ns|  0.164 ms|    4|  16387|       no|
        +---------------------------------------------------------------------------+----------------------------------------------------------------+---------+---------+-----------+----------+-----+-------+---------+

        * Loop: 
        +---------------------+---------+---------+----------+-----------+-----------+--------+----------+
        |                     |  Latency (cycles) | Iteration|  Initiation Interval  |  Trip  |          |
        |      Loop Name      |   min   |   max   |  Latency |  achieved |   target  |  Count | Pipelined|
        +---------------------+---------+---------+----------+-----------+-----------+--------+----------+
        |- VITIS_LOOP_85_9    |        ?|        ?|         ?|          -|          -|  2 ~ 64|        no|
        | + VITIS_LOOP_90_10  |        ?|        ?|     5 ~ 6|          -|          -|       ?|        no|
        +---------------------+---------+---------+----------+-----------+-----------+--------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 1
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 51
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 10 
10 --> 11 
11 --> 12 
12 --> 13 
13 --> 14 
14 --> 15 
15 --> 42 16 
16 --> 17 25 
17 --> 18 
18 --> 19 24 
19 --> 20 
20 --> 22 21 24 
21 --> 22 
22 --> 23 24 
23 --> 18 
24 --> 16 
25 --> 26 
26 --> 27 
27 --> 28 
28 --> 29 
29 --> 30 
30 --> 31 
31 --> 32 
32 --> 33 
33 --> 34 
34 --> 35 
35 --> 36 
36 --> 37 
37 --> 38 
38 --> 39 
39 --> 40 
40 --> 41 
41 --> 
42 --> 43 
43 --> 44 
44 --> 45 
45 --> 46 
46 --> 47 
47 --> 48 
48 --> 49 
49 --> 50 
50 --> 51 
51 --> 41 

* FSM state operations: 

State 1 <SV = 0> <Delay = 6.59>
ST_1 : Operation 52 [1/1] (1.00ns)   --->   "%cols_read = read i32 @_ssdm_op_Read.s_axilite.i32, i32 %cols"   --->   Operation 52 'read' 'cols_read' <Predicate = true> <Delay = 1.00> <CoreInst = "s_axilite">   --->   Core 114 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_1 : Operation 53 [1/1] (1.00ns)   --->   "%rows_read = read i32 @_ssdm_op_Read.s_axilite.i32, i32 %rows"   --->   Operation 53 'read' 'rows_read' <Predicate = true> <Delay = 1.00> <CoreInst = "s_axilite">   --->   Core 114 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_1 : Operation 54 [1/1] (1.00ns)   --->   "%out_data_read = read i64 @_ssdm_op_Read.s_axilite.i64, i64 %out_data"   --->   Operation 54 'read' 'out_data_read' <Predicate = true> <Delay = 1.00> <CoreInst = "s_axilite">   --->   Core 114 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_1 : Operation 55 [1/1] (1.00ns)   --->   "%in_data_read = read i64 @_ssdm_op_Read.s_axilite.i64, i64 %in_data"   --->   Operation 55 'read' 'in_data_read' <Predicate = true> <Delay = 1.00> <CoreInst = "s_axilite">   --->   Core 114 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_1 : Operation 56 [1/1] (0.00ns)   --->   "%k_1_loc = alloca i64 1"   --->   Operation 56 'alloca' 'k_1_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 57 [1/1] (0.00ns)   --->   "%k_loc = alloca i64 1"   --->   Operation 57 'alloca' 'k_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 58 [1/1] (0.00ns)   --->   "%count_loc = alloca i64 1"   --->   Operation 58 'alloca' 'count_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 59 [1/1] (0.00ns)   --->   "%empty = trunc i32 %cols_read"   --->   Operation 59 'trunc' 'empty' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 60 [1/1] (0.00ns)   --->   "%empty_32 = trunc i32 %rows_read"   --->   Operation 60 'trunc' 'empty_32' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 61 [1/1] (0.00ns)   --->   "%trunc_ln34 = trunc i32 %rows_read" [./accel.cpp:34]   --->   Operation 61 'trunc' 'trunc_ln34' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 62 [1/1] (0.00ns)   --->   "%trunc_ln34_1 = trunc i32 %cols_read" [./accel.cpp:34]   --->   Operation 62 'trunc' 'trunc_ln34_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 63 [1/1] (0.00ns)   --->   "%in_img_data = alloca i64 1" [./accel.cpp:29]   --->   Operation 63 'alloca' 'in_img_data' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 8> <Depth = 2> <FIFO>
ST_1 : Operation 64 [1/1] (0.00ns)   --->   "%out_img_data = alloca i64 1" [./accel.cpp:30]   --->   Operation 64 'alloca' 'out_img_data' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 8> <Depth = 2> <FIFO>
ST_1 : Operation 65 [1/1] (2.32ns)   --->   "%pts_x = alloca i64 1" [./accel.cpp:44]   --->   Operation 65 'alloca' 'pts_x' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 16> <RAM>
ST_1 : Operation 66 [1/1] (2.32ns)   --->   "%pts_x_1 = alloca i64 1" [./accel.cpp:44]   --->   Operation 66 'alloca' 'pts_x_1' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 16> <RAM>
ST_1 : Operation 67 [1/1] (2.32ns)   --->   "%pts_x_2 = alloca i64 1" [./accel.cpp:44]   --->   Operation 67 'alloca' 'pts_x_2' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 16> <RAM>
ST_1 : Operation 68 [1/1] (2.32ns)   --->   "%pts_x_3 = alloca i64 1" [./accel.cpp:44]   --->   Operation 68 'alloca' 'pts_x_3' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 16> <RAM>
ST_1 : Operation 69 [1/1] (2.32ns)   --->   "%pts_y = alloca i64 1" [./accel.cpp:44]   --->   Operation 69 'alloca' 'pts_y' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 16> <RAM>
ST_1 : Operation 70 [1/1] (2.32ns)   --->   "%pts_y_1 = alloca i64 1" [./accel.cpp:44]   --->   Operation 70 'alloca' 'pts_y_1' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 16> <RAM>
ST_1 : Operation 71 [1/1] (2.32ns)   --->   "%pts_y_2 = alloca i64 1" [./accel.cpp:44]   --->   Operation 71 'alloca' 'pts_y_2' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 16> <RAM>
ST_1 : Operation 72 [1/1] (2.32ns)   --->   "%pts_y_3 = alloca i64 1" [./accel.cpp:44]   --->   Operation 72 'alloca' 'pts_y_3' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 16> <RAM>
ST_1 : Operation 73 [1/1] (2.32ns)   --->   "%hull_x = alloca i64 1" [./accel.cpp:99]   --->   Operation 73 'alloca' 'hull_x' <Predicate = true> <Delay = 2.32>
ST_1 : Operation 74 [1/1] (2.32ns)   --->   "%hull_x_1 = alloca i64 1" [./accel.cpp:99]   --->   Operation 74 'alloca' 'hull_x_1' <Predicate = true> <Delay = 2.32>
ST_1 : Operation 75 [1/1] (2.32ns)   --->   "%hull_x_2 = alloca i64 1" [./accel.cpp:99]   --->   Operation 75 'alloca' 'hull_x_2' <Predicate = true> <Delay = 2.32>
ST_1 : Operation 76 [1/1] (2.32ns)   --->   "%hull_x_3 = alloca i64 1" [./accel.cpp:99]   --->   Operation 76 'alloca' 'hull_x_3' <Predicate = true> <Delay = 2.32>
ST_1 : Operation 77 [1/1] (2.32ns)   --->   "%hull_y = alloca i64 1" [./accel.cpp:99]   --->   Operation 77 'alloca' 'hull_y' <Predicate = true> <Delay = 2.32>
ST_1 : Operation 78 [1/1] (2.32ns)   --->   "%hull_y_1 = alloca i64 1" [./accel.cpp:99]   --->   Operation 78 'alloca' 'hull_y_1' <Predicate = true> <Delay = 2.32>
ST_1 : Operation 79 [1/1] (2.32ns)   --->   "%hull_y_2 = alloca i64 1" [./accel.cpp:99]   --->   Operation 79 'alloca' 'hull_y_2' <Predicate = true> <Delay = 2.32>
ST_1 : Operation 80 [1/1] (2.32ns)   --->   "%hull_y_3 = alloca i64 1" [./accel.cpp:99]   --->   Operation 80 'alloca' 'hull_y_3' <Predicate = true> <Delay = 2.32>
ST_1 : Operation 81 [1/1] (5.59ns)   --->   "%mul_ln34 = mul i15 %trunc_ln34_1, i15 %trunc_ln34" [./accel.cpp:34]   --->   Operation 81 'mul' 'mul_ln34' <Predicate = true> <Delay = 5.59> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 5.59> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 2 <SV = 1> <Delay = 7.30>
ST_2 : Operation 82 [1/1] (0.00ns)   --->   "%gmem0_addr = getelementptr i8 %gmem0, i64 %in_data_read" [./accel.cpp:34]   --->   Operation 82 'getelementptr' 'gmem0_addr' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 83 [1/1] (0.00ns)   --->   "%select_ln34_cast = zext i15 %mul_ln34" [./accel.cpp:34]   --->   Operation 83 'zext' 'select_ln34_cast' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 84 [8/8] (7.30ns)   --->   "%empty_35 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i8, i8 %gmem0_addr, i32 %select_ln34_cast" [./accel.cpp:34]   --->   Operation 84 'readreq' 'empty_35' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 3 <SV = 2> <Delay = 7.30>
ST_3 : Operation 85 [7/8] (7.30ns)   --->   "%empty_35 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i8, i8 %gmem0_addr, i32 %select_ln34_cast" [./accel.cpp:34]   --->   Operation 85 'readreq' 'empty_35' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 4 <SV = 3> <Delay = 7.30>
ST_4 : Operation 86 [6/8] (7.30ns)   --->   "%empty_35 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i8, i8 %gmem0_addr, i32 %select_ln34_cast" [./accel.cpp:34]   --->   Operation 86 'readreq' 'empty_35' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 5 <SV = 4> <Delay = 7.30>
ST_5 : Operation 87 [5/8] (7.30ns)   --->   "%empty_35 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i8, i8 %gmem0_addr, i32 %select_ln34_cast" [./accel.cpp:34]   --->   Operation 87 'readreq' 'empty_35' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 6 <SV = 5> <Delay = 7.30>
ST_6 : Operation 88 [4/8] (7.30ns)   --->   "%empty_35 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i8, i8 %gmem0_addr, i32 %select_ln34_cast" [./accel.cpp:34]   --->   Operation 88 'readreq' 'empty_35' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 7 <SV = 6> <Delay = 7.30>
ST_7 : Operation 89 [3/8] (7.30ns)   --->   "%empty_35 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i8, i8 %gmem0_addr, i32 %select_ln34_cast" [./accel.cpp:34]   --->   Operation 89 'readreq' 'empty_35' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 8 <SV = 7> <Delay = 7.30>
ST_8 : Operation 90 [2/8] (7.30ns)   --->   "%empty_35 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i8, i8 %gmem0_addr, i32 %select_ln34_cast" [./accel.cpp:34]   --->   Operation 90 'readreq' 'empty_35' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 9 <SV = 8> <Delay = 7.30>
ST_9 : Operation 91 [1/8] (7.30ns)   --->   "%empty_35 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i8, i8 %gmem0_addr, i32 %select_ln34_cast" [./accel.cpp:34]   --->   Operation 91 'readreq' 'empty_35' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_9 : Operation 92 [1/1] (0.00ns)   --->   "%cast = zext i8 %empty_32"   --->   Operation 92 'zext' 'cast' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 93 [1/1] (0.00ns)   --->   "%cast1 = zext i8 %empty"   --->   Operation 93 'zext' 'cast1' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 94 [1/1] (4.17ns)   --->   "%bound = mul i16 %cast, i16 %cast1"   --->   Operation 94 'mul' 'bound' <Predicate = true> <Delay = 4.17> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 4.17> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 10 <SV = 9> <Delay = 3.66>
ST_10 : Operation 95 [1/1] (0.00ns)   --->   "%empty_36 = wait i32 @_ssdm_op_Wait"   --->   Operation 95 'wait' 'empty_36' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 96 [2/2] (3.66ns)   --->   "%call_ln0 = call void @convex_hull_accel_Pipeline_VITIS_LOOP_34_1_VITIS_LOOP_36_2, i8 %gmem0, i16 %bound, i64 %in_data_read, i8 %in_img_data"   --->   Operation 96 'call' 'call_ln0' <Predicate = true> <Delay = 3.66> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 11 <SV = 10> <Delay = 0.00>
ST_11 : Operation 97 [1/2] (0.00ns)   --->   "%call_ln0 = call void @convex_hull_accel_Pipeline_VITIS_LOOP_34_1_VITIS_LOOP_36_2, i8 %gmem0, i16 %bound, i64 %in_data_read, i8 %in_img_data"   --->   Operation 97 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 12 <SV = 11> <Delay = 0.00>
ST_12 : Operation 98 [1/1] (0.00ns)   --->   "%empty_37 = wait i32 @_ssdm_op_Wait"   --->   Operation 98 'wait' 'empty_37' <Predicate = true> <Delay = 0.00>

State 13 <SV = 12> <Delay = 3.66>
ST_13 : Operation 99 [1/1] (0.00ns)   --->   "%empty_38 = wait i32 @_ssdm_op_Wait"   --->   Operation 99 'wait' 'empty_38' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 100 [2/2] (3.66ns)   --->   "%call_ln0 = call void @convex_hull_accel_Pipeline_VITIS_LOOP_47_3_VITIS_LOOP_49_4, i16 %bound, i8 %empty, i32 %pts_y_3, i32 %pts_y_2, i32 %pts_y_1, i32 %pts_y, i32 %pts_x_3, i32 %pts_x_2, i32 %pts_x_1, i32 %pts_x, i8 %in_img_data, i32 %count_loc"   --->   Operation 100 'call' 'call_ln0' <Predicate = true> <Delay = 3.66> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 14 <SV = 13> <Delay = 0.00>
ST_14 : Operation 101 [1/2] (0.00ns)   --->   "%call_ln0 = call void @convex_hull_accel_Pipeline_VITIS_LOOP_47_3_VITIS_LOOP_49_4, i16 %bound, i8 %empty, i32 %pts_y_3, i32 %pts_y_2, i32 %pts_y_1, i32 %pts_y, i32 %pts_x_3, i32 %pts_x_2, i32 %pts_x_1, i32 %pts_x, i8 %in_img_data, i32 %count_loc"   --->   Operation 101 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 15 <SV = 14> <Delay = 5.77>
ST_15 : Operation 102 [1/1] (0.00ns)   --->   "%spectopmodule_ln12 = spectopmodule void @_ssdm_op_SpecTopModule, void @empty_9" [./accel.cpp:12]   --->   Operation 102 'spectopmodule' 'spectopmodule_ln12' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 103 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i8 %gmem0, void @empty_10, i32 0, i32 0, void @empty_16, i32 0, i32 16384, void @empty_17, void @empty_18, void @empty_16, i32 16, i32 16, i32 16, i32 16, void @empty_16, void @empty_16, i32 4294967295, i32 0"   --->   Operation 103 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 104 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i8 %gmem0"   --->   Operation 104 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 105 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i8 %gmem1, void @empty_10, i32 0, i32 0, void @empty_16, i32 0, i32 16384, void @empty_19, void @empty_18, void @empty_16, i32 16, i32 16, i32 16, i32 16, void @empty_16, void @empty_16, i32 4294967295, i32 0"   --->   Operation 105 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 106 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i8 %gmem1"   --->   Operation 106 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 107 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %in_data, void @empty, i32 0, i32 0, void @empty_16, i32 0, i32 0, void @empty_0, void @empty_1, void @empty_16, i32 0, i32 0, i32 0, i32 0, void @empty_16, void @empty_2, i32 4294967295, i32 0"   --->   Operation 107 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 108 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %in_data, void @empty_3, i32 0, i32 0, void @empty_16, i32 0, i32 0, void @empty_16, void @empty_16, void @empty_16, i32 0, i32 0, i32 0, i32 0, void @empty_16, void @empty_2, i32 4294967295, i32 0"   --->   Operation 108 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 109 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %out_data, void @empty, i32 0, i32 0, void @empty_16, i32 0, i32 0, void @empty_0, void @empty_4, void @empty_16, i32 0, i32 0, i32 0, i32 0, void @empty_16, void @empty_2, i32 4294967295, i32 0"   --->   Operation 109 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 110 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %out_data, void @empty_3, i32 0, i32 0, void @empty_16, i32 0, i32 0, void @empty_16, void @empty_16, void @empty_16, i32 0, i32 0, i32 0, i32 0, void @empty_16, void @empty_2, i32 4294967295, i32 0"   --->   Operation 110 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 111 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %rows"   --->   Operation 111 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 112 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %rows, void @empty, i32 0, i32 0, void @empty_16, i32 0, i32 0, void @empty_5, void @empty_1, void @empty_16, i32 0, i32 0, i32 0, i32 0, void @empty_16, void @empty_16, i32 4294967295, i32 0"   --->   Operation 112 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 113 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %rows, void @empty_3, i32 0, i32 0, void @empty_16, i32 0, i32 0, void @empty_16, void @empty_16, void @empty_16, i32 0, i32 0, i32 0, i32 0, void @empty_16, void @empty_16, i32 4294967295, i32 0"   --->   Operation 113 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 114 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %cols"   --->   Operation 114 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 115 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %cols, void @empty, i32 0, i32 0, void @empty_16, i32 0, i32 0, void @empty_5, void @empty_6, void @empty_16, i32 0, i32 0, i32 0, i32 0, void @empty_16, void @empty_16, i32 4294967295, i32 0"   --->   Operation 115 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 116 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %cols, void @empty_3, i32 0, i32 0, void @empty_16, i32 0, i32 0, void @empty_16, void @empty_16, void @empty_16, i32 0, i32 0, i32 0, i32 0, void @empty_16, void @empty_16, i32 4294967295, i32 0"   --->   Operation 116 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 117 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %hull_size"   --->   Operation 117 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 118 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %hull_size, void @empty, i32 0, i32 0, void @empty_16, i32 0, i32 0, void @empty_5, void @empty_7, void @empty_16, i32 0, i32 0, i32 0, i32 0, void @empty_16, void @empty_16, i32 4294967295, i32 0"   --->   Operation 118 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 119 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %hull_size, void @empty_3, i32 0, i32 0, void @empty_16, i32 0, i32 0, void @empty_16, void @empty_16, void @empty_16, i32 0, i32 0, i32 0, i32 0, void @empty_16, void @empty_16, i32 4294967295, i32 0"   --->   Operation 119 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 120 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 0, void @empty, i32 0, i32 0, void @empty_16, i32 0, i32 0, void @empty_5, void @empty_16, void @empty_16, i32 0, i32 0, i32 0, i32 0, void @empty_16, void @empty_16, i32 4294967295, i32 0"   --->   Operation 120 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 121 [1/1] (0.00ns)   --->   "%empty_33 = specchannel i32 @_ssdm_op_SpecChannel, void @in_img_OC_data_str, i32 1, void @p_str, void @p_str, i32 2, i32 2, i8 %in_img_data, i8 %in_img_data"   --->   Operation 121 'specchannel' 'empty_33' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 122 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i8 %in_img_data, void @empty_8, i32 0, i32 0, void @empty_16, i32 0, i32 0, void @empty_16, void @empty_16, void @empty_16, i32 0, i32 0, i32 0, i32 0, void @empty_16, void @empty_16, i32 4294967295, i32 0"   --->   Operation 122 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 123 [1/1] (0.00ns)   --->   "%empty_34 = specchannel i32 @_ssdm_op_SpecChannel, void @out_img_OC_data_str, i32 1, void @p_str, void @p_str, i32 2, i32 2, i8 %out_img_data, i8 %out_img_data"   --->   Operation 123 'specchannel' 'empty_34' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 124 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i8 %out_img_data, void @empty_8, i32 0, i32 0, void @empty_16, i32 0, i32 0, void @empty_16, void @empty_16, void @empty_16, i32 0, i32 0, i32 0, i32 0, void @empty_16, void @empty_16, i32 4294967295, i32 0"   --->   Operation 124 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 125 [1/1] (0.00ns)   --->   "%count_loc_load = load i32 %count_loc"   --->   Operation 125 'load' 'count_loc_load' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 126 [1/1] (0.00ns)   --->   "%empty_39 = wait i32 @_ssdm_op_Wait"   --->   Operation 126 'wait' 'empty_39' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 127 [1/1] (0.00ns)   --->   "%trunc_ln47 = trunc i32 %count_loc_load" [./accel.cpp:47]   --->   Operation 127 'trunc' 'trunc_ln47' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 128 [1/1] (2.55ns)   --->   "%icmp_ln60 = icmp_slt  i32 %count_loc_load, i32 3" [./accel.cpp:60]   --->   Operation 128 'icmp' 'icmp_ln60' <Predicate = true> <Delay = 2.55> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 129 [1/1] (0.00ns)   --->   "%br_ln60 = br i1 %icmp_ln60, void %for.body80.lr.ph, void %if.then33" [./accel.cpp:60]   --->   Operation 129 'br' 'br_ln60' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 130 [1/1] (0.00ns)   --->   "%indvars_iv189 = alloca i32 1"   --->   Operation 130 'alloca' 'indvars_iv189' <Predicate = (!icmp_ln60)> <Delay = 0.00>
ST_15 : Operation 131 [1/1] (0.00ns)   --->   "%i = alloca i32 1" [./accel.cpp:85]   --->   Operation 131 'alloca' 'i' <Predicate = (!icmp_ln60)> <Delay = 0.00>
ST_15 : Operation 132 [1/1] (2.52ns)   --->   "%add_ln85 = add i31 %trunc_ln47, i31 2147483647" [./accel.cpp:85]   --->   Operation 132 'add' 'add_ln85' <Predicate = (!icmp_ln60)> <Delay = 2.52> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 133 [1/1] (2.52ns)   --->   "%icmp_ln85 = icmp_ne  i31 %add_ln85, i31 0" [./accel.cpp:85]   --->   Operation 133 'icmp' 'icmp_ln85' <Predicate = (!icmp_ln60)> <Delay = 2.52> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.52> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 134 [1/1] (0.73ns)   --->   "%select_ln85 = select i1 %icmp_ln85, i31 %add_ln85, i31 1" [./accel.cpp:85]   --->   Operation 134 'select' 'select_ln85' <Predicate = (!icmp_ln60)> <Delay = 0.73> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.73> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_15 : Operation 135 [1/1] (1.58ns)   --->   "%store_ln85 = store i31 1, i31 %i" [./accel.cpp:85]   --->   Operation 135 'store' 'store_ln85' <Predicate = (!icmp_ln60)> <Delay = 1.58>
ST_15 : Operation 136 [1/1] (1.58ns)   --->   "%store_ln0 = store i31 0, i31 %indvars_iv189"   --->   Operation 136 'store' 'store_ln0' <Predicate = (!icmp_ln60)> <Delay = 1.58>
ST_15 : Operation 137 [1/1] (0.00ns)   --->   "%br_ln85 = br void %VITIS_LOOP_90_10" [./accel.cpp:85]   --->   Operation 137 'br' 'br_ln85' <Predicate = (!icmp_ln60)> <Delay = 0.00>
ST_15 : Operation 138 [1/1] (1.00ns)   --->   "%write_ln61 = write void @_ssdm_op_Write.s_axilite.i32P0A, i32 %hull_size, i32 0" [./accel.cpp:61]   --->   Operation 138 'write' 'write_ln61' <Predicate = (icmp_ln60)> <Delay = 1.00> <CoreInst = "s_axilite">   --->   Core 114 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>

State 16 <SV = 15> <Delay = 2.52>
ST_16 : Operation 139 [1/1] (0.00ns)   --->   "%indvars_iv189_load = load i31 %indvars_iv189" [./accel.cpp:85]   --->   Operation 139 'load' 'indvars_iv189_load' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 140 [1/1] (2.52ns)   --->   "%icmp_ln85_1 = icmp_eq  i31 %indvars_iv189_load, i31 %select_ln85" [./accel.cpp:85]   --->   Operation 140 'icmp' 'icmp_ln85_1' <Predicate = true> <Delay = 2.52> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.52> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 141 [1/1] (0.00ns)   --->   "%speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 2, i64 64, i64 32"   --->   Operation 141 'speclooptripcount' 'speclooptripcount_ln0' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 142 [1/1] (2.52ns)   --->   "%add_ln85_2 = add i31 %indvars_iv189_load, i31 1" [./accel.cpp:85]   --->   Operation 142 'add' 'add_ln85_2' <Predicate = true> <Delay = 2.52> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 143 [1/1] (0.00ns)   --->   "%br_ln85 = br i1 %icmp_ln85_1, void %VITIS_LOOP_90_10.split, void %VITIS_LOOP_107_12.preheader" [./accel.cpp:85]   --->   Operation 143 'br' 'br_ln85' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 144 [1/1] (0.00ns)   --->   "%i_load = load i31 %i" [./accel.cpp:85]   --->   Operation 144 'load' 'i_load' <Predicate = (!icmp_ln85_1)> <Delay = 0.00>
ST_16 : Operation 145 [1/1] (0.00ns)   --->   "%trunc_ln85 = trunc i31 %i_load" [./accel.cpp:85]   --->   Operation 145 'trunc' 'trunc_ln85' <Predicate = (!icmp_ln85_1)> <Delay = 0.00>
ST_16 : Operation 146 [1/1] (0.00ns)   --->   "%lshr_ln1 = partselect i4 @_ssdm_op_PartSelect.i4.i31.i32.i32, i31 %i_load, i32 2, i32 5" [./accel.cpp:85]   --->   Operation 146 'partselect' 'lshr_ln1' <Predicate = (!icmp_ln85_1)> <Delay = 0.00>
ST_16 : Operation 147 [1/1] (0.00ns)   --->   "%zext_ln85_1 = zext i4 %lshr_ln1" [./accel.cpp:85]   --->   Operation 147 'zext' 'zext_ln85_1' <Predicate = (!icmp_ln85_1)> <Delay = 0.00>
ST_16 : Operation 148 [1/1] (0.00ns)   --->   "%pts_x_addr = getelementptr i32 %pts_x, i64 0, i64 %zext_ln85_1" [./accel.cpp:88]   --->   Operation 148 'getelementptr' 'pts_x_addr' <Predicate = (!icmp_ln85_1)> <Delay = 0.00>
ST_16 : Operation 149 [1/1] (0.00ns)   --->   "%pts_x_1_addr = getelementptr i32 %pts_x_1, i64 0, i64 %zext_ln85_1" [./accel.cpp:88]   --->   Operation 149 'getelementptr' 'pts_x_1_addr' <Predicate = (!icmp_ln85_1)> <Delay = 0.00>
ST_16 : Operation 150 [1/1] (0.00ns)   --->   "%pts_x_2_addr = getelementptr i32 %pts_x_2, i64 0, i64 %zext_ln85_1" [./accel.cpp:88]   --->   Operation 150 'getelementptr' 'pts_x_2_addr' <Predicate = (!icmp_ln85_1)> <Delay = 0.00>
ST_16 : Operation 151 [1/1] (0.00ns)   --->   "%pts_x_3_addr = getelementptr i32 %pts_x_3, i64 0, i64 %zext_ln85_1" [./accel.cpp:88]   --->   Operation 151 'getelementptr' 'pts_x_3_addr' <Predicate = (!icmp_ln85_1)> <Delay = 0.00>
ST_16 : Operation 152 [1/1] (0.00ns)   --->   "%pts_y_addr = getelementptr i32 %pts_y, i64 0, i64 %zext_ln85_1" [./accel.cpp:88]   --->   Operation 152 'getelementptr' 'pts_y_addr' <Predicate = (!icmp_ln85_1)> <Delay = 0.00>
ST_16 : Operation 153 [1/1] (0.00ns)   --->   "%pts_y_1_addr = getelementptr i32 %pts_y_1, i64 0, i64 %zext_ln85_1" [./accel.cpp:88]   --->   Operation 153 'getelementptr' 'pts_y_1_addr' <Predicate = (!icmp_ln85_1)> <Delay = 0.00>
ST_16 : Operation 154 [1/1] (0.00ns)   --->   "%pts_y_2_addr = getelementptr i32 %pts_y_2, i64 0, i64 %zext_ln85_1" [./accel.cpp:88]   --->   Operation 154 'getelementptr' 'pts_y_2_addr' <Predicate = (!icmp_ln85_1)> <Delay = 0.00>
ST_16 : Operation 155 [1/1] (0.00ns)   --->   "%pts_y_3_addr = getelementptr i32 %pts_y_3, i64 0, i64 %zext_ln85_1" [./accel.cpp:88]   --->   Operation 155 'getelementptr' 'pts_y_3_addr' <Predicate = (!icmp_ln85_1)> <Delay = 0.00>
ST_16 : Operation 156 [2/2] (2.32ns)   --->   "%pts_x_load = load i4 %pts_x_addr" [./accel.cpp:88]   --->   Operation 156 'load' 'pts_x_load' <Predicate = (!icmp_ln85_1)> <Delay = 2.32> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 16> <RAM>
ST_16 : Operation 157 [2/2] (2.32ns)   --->   "%pts_x_1_load = load i4 %pts_x_1_addr" [./accel.cpp:88]   --->   Operation 157 'load' 'pts_x_1_load' <Predicate = (!icmp_ln85_1)> <Delay = 2.32> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 16> <RAM>
ST_16 : Operation 158 [2/2] (2.32ns)   --->   "%pts_x_2_load = load i4 %pts_x_2_addr" [./accel.cpp:88]   --->   Operation 158 'load' 'pts_x_2_load' <Predicate = (!icmp_ln85_1)> <Delay = 2.32> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 16> <RAM>
ST_16 : Operation 159 [2/2] (2.32ns)   --->   "%pts_x_3_load = load i4 %pts_x_3_addr" [./accel.cpp:88]   --->   Operation 159 'load' 'pts_x_3_load' <Predicate = (!icmp_ln85_1)> <Delay = 2.32> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 16> <RAM>
ST_16 : Operation 160 [2/2] (2.32ns)   --->   "%pts_y_load = load i4 %pts_y_addr" [./accel.cpp:88]   --->   Operation 160 'load' 'pts_y_load' <Predicate = (!icmp_ln85_1)> <Delay = 2.32> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 16> <RAM>
ST_16 : Operation 161 [2/2] (2.32ns)   --->   "%pts_y_1_load = load i4 %pts_y_1_addr" [./accel.cpp:88]   --->   Operation 161 'load' 'pts_y_1_load' <Predicate = (!icmp_ln85_1)> <Delay = 2.32> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 16> <RAM>
ST_16 : Operation 162 [2/2] (2.32ns)   --->   "%pts_y_2_load = load i4 %pts_y_2_addr" [./accel.cpp:88]   --->   Operation 162 'load' 'pts_y_2_load' <Predicate = (!icmp_ln85_1)> <Delay = 2.32> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 16> <RAM>
ST_16 : Operation 163 [2/2] (2.32ns)   --->   "%pts_y_3_load = load i4 %pts_y_3_addr" [./accel.cpp:88]   --->   Operation 163 'load' 'pts_y_3_load' <Predicate = (!icmp_ln85_1)> <Delay = 2.32> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 16> <RAM>
ST_16 : Operation 164 [2/2] (0.00ns)   --->   "%call_ln47 = call void @convex_hull_accel_Pipeline_VITIS_LOOP_104_11, i31 %trunc_ln47, i32 %hull_x, i32 %hull_x_1, i32 %hull_x_2, i32 %hull_x_3, i32 %hull_y, i32 %hull_y_1, i32 %hull_y_2, i32 %hull_y_3, i32 %pts_x, i32 %pts_x_1, i32 %pts_x_2, i32 %pts_x_3, i32 %pts_y, i32 %pts_y_1, i32 %pts_y_2, i32 %pts_y_3, i32 %k_loc" [./accel.cpp:47]   --->   Operation 164 'call' 'call_ln47' <Predicate = (icmp_ln85_1)> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 17 <SV = 16> <Delay = 4.14>
ST_17 : Operation 165 [1/1] (0.00ns)   --->   "%zext_ln85 = zext i31 %indvars_iv189_load" [./accel.cpp:85]   --->   Operation 165 'zext' 'zext_ln85' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 166 [1/1] (0.00ns)   --->   "%specpipeline_ln86 = specpipeline void @_ssdm_op_SpecPipeline, i32 1, i32 0, i32 0, i32 0, void @empty_16" [./accel.cpp:86]   --->   Operation 166 'specpipeline' 'specpipeline_ln86' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 167 [1/1] (0.00ns)   --->   "%specloopname_ln85 = specloopname void @_ssdm_op_SpecLoopName, void @empty_15" [./accel.cpp:85]   --->   Operation 167 'specloopname' 'specloopname_ln85' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 168 [1/2] (2.32ns)   --->   "%pts_x_load = load i4 %pts_x_addr" [./accel.cpp:88]   --->   Operation 168 'load' 'pts_x_load' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 16> <RAM>
ST_17 : Operation 169 [1/2] (2.32ns)   --->   "%pts_x_1_load = load i4 %pts_x_1_addr" [./accel.cpp:88]   --->   Operation 169 'load' 'pts_x_1_load' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 16> <RAM>
ST_17 : Operation 170 [1/2] (2.32ns)   --->   "%pts_x_2_load = load i4 %pts_x_2_addr" [./accel.cpp:88]   --->   Operation 170 'load' 'pts_x_2_load' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 16> <RAM>
ST_17 : Operation 171 [1/2] (2.32ns)   --->   "%pts_x_3_load = load i4 %pts_x_3_addr" [./accel.cpp:88]   --->   Operation 171 'load' 'pts_x_3_load' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 16> <RAM>
ST_17 : Operation 172 [1/1] (1.82ns)   --->   "%key_x = sparsemux i32 @_ssdm_op_SparseMux.ap_auto.4i32.i32.i2, i2 0, i32 %pts_x_load, i2 1, i32 %pts_x_1_load, i2 2, i32 %pts_x_2_load, i2 3, i32 %pts_x_3_load, i32 0, i2 %trunc_ln85" [./accel.cpp:88]   --->   Operation 172 'sparsemux' 'key_x' <Predicate = true> <Delay = 1.82> <CoreInst = "SparseMux">   --->   Core 135 'SparseMux' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'sparsemux'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 173 [1/2] (2.32ns)   --->   "%pts_y_load = load i4 %pts_y_addr" [./accel.cpp:88]   --->   Operation 173 'load' 'pts_y_load' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 16> <RAM>
ST_17 : Operation 174 [1/2] (2.32ns)   --->   "%pts_y_1_load = load i4 %pts_y_1_addr" [./accel.cpp:88]   --->   Operation 174 'load' 'pts_y_1_load' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 16> <RAM>
ST_17 : Operation 175 [1/2] (2.32ns)   --->   "%pts_y_2_load = load i4 %pts_y_2_addr" [./accel.cpp:88]   --->   Operation 175 'load' 'pts_y_2_load' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 16> <RAM>
ST_17 : Operation 176 [1/2] (2.32ns)   --->   "%pts_y_3_load = load i4 %pts_y_3_addr" [./accel.cpp:88]   --->   Operation 176 'load' 'pts_y_3_load' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 16> <RAM>
ST_17 : Operation 177 [1/1] (1.82ns)   --->   "%key_y = sparsemux i32 @_ssdm_op_SparseMux.ap_auto.4i32.i32.i2, i2 0, i32 %pts_y_load, i2 1, i32 %pts_y_1_load, i2 2, i32 %pts_y_2_load, i2 3, i32 %pts_y_3_load, i32 0, i2 %trunc_ln85" [./accel.cpp:88]   --->   Operation 177 'sparsemux' 'key_y' <Predicate = true> <Delay = 1.82> <CoreInst = "SparseMux">   --->   Core 135 'SparseMux' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'sparsemux'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 178 [1/1] (1.58ns)   --->   "%br_ln90 = br void %land.rhs" [./accel.cpp:90]   --->   Operation 178 'br' 'br_ln90' <Predicate = true> <Delay = 1.58>

State 18 <SV = 17> <Delay = 2.32>
ST_18 : Operation 179 [1/1] (0.00ns)   --->   "%j = phi i32 %zext_ln85, void %VITIS_LOOP_90_10.split, i32 %add_ln93, void %arrayidx105.174.exit" [./accel.cpp:85]   --->   Operation 179 'phi' 'j' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 180 [1/1] (0.00ns)   --->   "%tmp_128 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %j, i32 31" [./accel.cpp:90]   --->   Operation 180 'bitselect' 'tmp_128' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 181 [1/1] (1.58ns)   --->   "%br_ln90 = br i1 %tmp_128, void %land.rhs.split, void %for.inc109" [./accel.cpp:90]   --->   Operation 181 'br' 'br_ln90' <Predicate = true> <Delay = 1.58>
ST_18 : Operation 182 [1/1] (0.00ns)   --->   "%lshr_ln3 = partselect i4 @_ssdm_op_PartSelect.i4.i32.i32.i32, i32 %j, i32 2, i32 5" [./accel.cpp:89]   --->   Operation 182 'partselect' 'lshr_ln3' <Predicate = (!tmp_128)> <Delay = 0.00>
ST_18 : Operation 183 [1/1] (0.00ns)   --->   "%zext_ln89 = zext i4 %lshr_ln3" [./accel.cpp:89]   --->   Operation 183 'zext' 'zext_ln89' <Predicate = (!tmp_128)> <Delay = 0.00>
ST_18 : Operation 184 [1/1] (0.00ns)   --->   "%pts_x_addr_1 = getelementptr i32 %pts_x, i64 0, i64 %zext_ln89" [./accel.cpp:90]   --->   Operation 184 'getelementptr' 'pts_x_addr_1' <Predicate = (!tmp_128)> <Delay = 0.00>
ST_18 : Operation 185 [1/1] (0.00ns)   --->   "%pts_x_1_addr_1 = getelementptr i32 %pts_x_1, i64 0, i64 %zext_ln89" [./accel.cpp:90]   --->   Operation 185 'getelementptr' 'pts_x_1_addr_1' <Predicate = (!tmp_128)> <Delay = 0.00>
ST_18 : Operation 186 [1/1] (0.00ns)   --->   "%pts_x_2_addr_1 = getelementptr i32 %pts_x_2, i64 0, i64 %zext_ln89" [./accel.cpp:90]   --->   Operation 186 'getelementptr' 'pts_x_2_addr_1' <Predicate = (!tmp_128)> <Delay = 0.00>
ST_18 : Operation 187 [1/1] (0.00ns)   --->   "%pts_x_3_addr_1 = getelementptr i32 %pts_x_3, i64 0, i64 %zext_ln89" [./accel.cpp:90]   --->   Operation 187 'getelementptr' 'pts_x_3_addr_1' <Predicate = (!tmp_128)> <Delay = 0.00>
ST_18 : Operation 188 [2/2] (2.32ns)   --->   "%pts_x_load_1 = load i4 %pts_x_addr_1" [./accel.cpp:90]   --->   Operation 188 'load' 'pts_x_load_1' <Predicate = (!tmp_128)> <Delay = 2.32> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 16> <RAM>
ST_18 : Operation 189 [2/2] (2.32ns)   --->   "%pts_x_1_load_1 = load i4 %pts_x_1_addr_1" [./accel.cpp:90]   --->   Operation 189 'load' 'pts_x_1_load_1' <Predicate = (!tmp_128)> <Delay = 2.32> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 16> <RAM>
ST_18 : Operation 190 [2/2] (2.32ns)   --->   "%pts_x_2_load_1 = load i4 %pts_x_2_addr_1" [./accel.cpp:90]   --->   Operation 190 'load' 'pts_x_2_load_1' <Predicate = (!tmp_128)> <Delay = 2.32> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 16> <RAM>
ST_18 : Operation 191 [2/2] (2.32ns)   --->   "%pts_x_3_load_1 = load i4 %pts_x_3_addr_1" [./accel.cpp:90]   --->   Operation 191 'load' 'pts_x_3_load_1' <Predicate = (!tmp_128)> <Delay = 2.32> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 16> <RAM>

State 19 <SV = 18> <Delay = 4.14>
ST_19 : Operation 192 [1/1] (0.00ns)   --->   "%trunc_ln90 = trunc i32 %j" [./accel.cpp:90]   --->   Operation 192 'trunc' 'trunc_ln90' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 193 [1/2] (2.32ns)   --->   "%pts_x_load_1 = load i4 %pts_x_addr_1" [./accel.cpp:90]   --->   Operation 193 'load' 'pts_x_load_1' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 16> <RAM>
ST_19 : Operation 194 [1/2] (2.32ns)   --->   "%pts_x_1_load_1 = load i4 %pts_x_1_addr_1" [./accel.cpp:90]   --->   Operation 194 'load' 'pts_x_1_load_1' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 16> <RAM>
ST_19 : Operation 195 [1/2] (2.32ns)   --->   "%pts_x_2_load_1 = load i4 %pts_x_2_addr_1" [./accel.cpp:90]   --->   Operation 195 'load' 'pts_x_2_load_1' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 16> <RAM>
ST_19 : Operation 196 [1/2] (2.32ns)   --->   "%pts_x_3_load_1 = load i4 %pts_x_3_addr_1" [./accel.cpp:90]   --->   Operation 196 'load' 'pts_x_3_load_1' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 16> <RAM>
ST_19 : Operation 197 [1/1] (1.82ns)   --->   "%tmp = sparsemux i32 @_ssdm_op_SparseMux.ap_auto.4i32.i32.i2, i2 0, i32 %pts_x_load_1, i2 1, i32 %pts_x_1_load_1, i2 2, i32 %pts_x_2_load_1, i2 3, i32 %pts_x_3_load_1, i32 0, i2 %trunc_ln90" [./accel.cpp:90]   --->   Operation 197 'sparsemux' 'tmp' <Predicate = true> <Delay = 1.82> <CoreInst = "SparseMux">   --->   Core 135 'SparseMux' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'sparsemux'> <InPorts = 2> <OutPorts = 1>

State 20 <SV = 19> <Delay = 4.14>
ST_20 : Operation 198 [1/1] (0.00ns)   --->   "%trunc_ln90_1 = trunc i32 %j" [./accel.cpp:90]   --->   Operation 198 'trunc' 'trunc_ln90_1' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 199 [1/1] (0.00ns)   --->   "%specloopname_ln90 = specloopname void @_ssdm_op_SpecLoopName, void @empty_14" [./accel.cpp:90]   --->   Operation 199 'specloopname' 'specloopname_ln90' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 200 [1/1] (1.82ns)   --->   "%add_ln89 = add i6 %trunc_ln90_1, i6 1" [./accel.cpp:89]   --->   Operation 200 'add' 'add_ln89' <Predicate = true> <Delay = 1.82> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 201 [1/1] (2.55ns)   --->   "%icmp_ln90 = icmp_sgt  i32 %tmp, i32 %key_x" [./accel.cpp:90]   --->   Operation 201 'icmp' 'icmp_ln90' <Predicate = true> <Delay = 2.55> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 202 [1/1] (0.00ns)   --->   "%br_ln90 = br i1 %icmp_ln90, void %lor.rhs, void %while.body" [./accel.cpp:90]   --->   Operation 202 'br' 'br_ln90' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 203 [1/1] (2.55ns)   --->   "%icmp_ln90_1 = icmp_eq  i32 %tmp, i32 %key_x" [./accel.cpp:90]   --->   Operation 203 'icmp' 'icmp_ln90_1' <Predicate = (!icmp_ln90)> <Delay = 2.55> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 204 [1/1] (1.58ns)   --->   "%br_ln90 = br i1 %icmp_ln90_1, void %for.inc109, void %land.rhs94" [./accel.cpp:90]   --->   Operation 204 'br' 'br_ln90' <Predicate = (!icmp_ln90)> <Delay = 1.58>
ST_20 : Operation 205 [1/1] (0.00ns)   --->   "%pts_y_addr_1 = getelementptr i32 %pts_y, i64 0, i64 %zext_ln89" [./accel.cpp:90]   --->   Operation 205 'getelementptr' 'pts_y_addr_1' <Predicate = (!icmp_ln90 & icmp_ln90_1 & trunc_ln90 == 0)> <Delay = 0.00>
ST_20 : Operation 206 [1/1] (0.00ns)   --->   "%pts_y_1_addr_1 = getelementptr i32 %pts_y_1, i64 0, i64 %zext_ln89" [./accel.cpp:90]   --->   Operation 206 'getelementptr' 'pts_y_1_addr_1' <Predicate = (!icmp_ln90 & icmp_ln90_1 & trunc_ln90 == 1)> <Delay = 0.00>
ST_20 : Operation 207 [1/1] (0.00ns)   --->   "%pts_y_2_addr_1 = getelementptr i32 %pts_y_2, i64 0, i64 %zext_ln89" [./accel.cpp:90]   --->   Operation 207 'getelementptr' 'pts_y_2_addr_1' <Predicate = (!icmp_ln90 & icmp_ln90_1 & trunc_ln90 == 2)> <Delay = 0.00>
ST_20 : Operation 208 [1/1] (0.00ns)   --->   "%pts_y_3_addr_1 = getelementptr i32 %pts_y_3, i64 0, i64 %zext_ln89" [./accel.cpp:90]   --->   Operation 208 'getelementptr' 'pts_y_3_addr_1' <Predicate = (!icmp_ln90 & icmp_ln90_1 & trunc_ln90 == 3)> <Delay = 0.00>
ST_20 : Operation 209 [2/2] (2.32ns)   --->   "%pts_y_load_1 = load i4 %pts_y_addr_1" [./accel.cpp:90]   --->   Operation 209 'load' 'pts_y_load_1' <Predicate = (!icmp_ln90 & icmp_ln90_1 & trunc_ln90 == 0)> <Delay = 2.32> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 16> <RAM>
ST_20 : Operation 210 [2/2] (2.32ns)   --->   "%pts_y_1_load_1 = load i4 %pts_y_1_addr_1" [./accel.cpp:90]   --->   Operation 210 'load' 'pts_y_1_load_1' <Predicate = (!icmp_ln90 & icmp_ln90_1 & trunc_ln90 == 1)> <Delay = 2.32> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 16> <RAM>
ST_20 : Operation 211 [2/2] (2.32ns)   --->   "%pts_y_2_load_1 = load i4 %pts_y_2_addr_1" [./accel.cpp:90]   --->   Operation 211 'load' 'pts_y_2_load_1' <Predicate = (!icmp_ln90 & icmp_ln90_1 & trunc_ln90 == 2)> <Delay = 2.32> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 16> <RAM>
ST_20 : Operation 212 [2/2] (2.32ns)   --->   "%pts_y_3_load_1 = load i4 %pts_y_3_addr_1" [./accel.cpp:90]   --->   Operation 212 'load' 'pts_y_3_load_1' <Predicate = (!icmp_ln90 & icmp_ln90_1 & trunc_ln90 == 3)> <Delay = 2.32> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 16> <RAM>

State 21 <SV = 20> <Delay = 6.70>
ST_21 : Operation 213 [1/2] (2.32ns)   --->   "%pts_y_load_1 = load i4 %pts_y_addr_1" [./accel.cpp:90]   --->   Operation 213 'load' 'pts_y_load_1' <Predicate = (trunc_ln90 == 0)> <Delay = 2.32> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 16> <RAM>
ST_21 : Operation 214 [1/2] (2.32ns)   --->   "%pts_y_1_load_1 = load i4 %pts_y_1_addr_1" [./accel.cpp:90]   --->   Operation 214 'load' 'pts_y_1_load_1' <Predicate = (trunc_ln90 == 1)> <Delay = 2.32> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 16> <RAM>
ST_21 : Operation 215 [1/2] (2.32ns)   --->   "%pts_y_2_load_1 = load i4 %pts_y_2_addr_1" [./accel.cpp:90]   --->   Operation 215 'load' 'pts_y_2_load_1' <Predicate = (trunc_ln90 == 2)> <Delay = 2.32> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 16> <RAM>
ST_21 : Operation 216 [1/2] (2.32ns)   --->   "%pts_y_3_load_1 = load i4 %pts_y_3_addr_1" [./accel.cpp:90]   --->   Operation 216 'load' 'pts_y_3_load_1' <Predicate = (trunc_ln90 == 3)> <Delay = 2.32> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 16> <RAM>
ST_21 : Operation 217 [1/1] (1.82ns)   --->   "%tmp_2 = sparsemux i32 @_ssdm_op_SparseMux.ap_auto.4i32.i32.i2, i2 0, i32 %pts_y_load_1, i2 1, i32 %pts_y_1_load_1, i2 2, i32 %pts_y_2_load_1, i2 3, i32 %pts_y_3_load_1, i32 0, i2 %trunc_ln90" [./accel.cpp:90]   --->   Operation 217 'sparsemux' 'tmp_2' <Predicate = true> <Delay = 1.82> <CoreInst = "SparseMux">   --->   Core 135 'SparseMux' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'sparsemux'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 218 [1/1] (2.55ns)   --->   "%icmp_ln90_2 = icmp_sgt  i32 %tmp_2, i32 %key_y" [./accel.cpp:90]   --->   Operation 218 'icmp' 'icmp_ln90_2' <Predicate = true> <Delay = 2.55> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>

State 22 <SV = 21> <Delay = 2.32>
ST_22 : Operation 219 [1/1] (1.58ns)   --->   "%br_ln90 = br i1 %icmp_ln90_2, void %for.inc109, void %while.body" [./accel.cpp:90]   --->   Operation 219 'br' 'br_ln90' <Predicate = (!icmp_ln90)> <Delay = 1.58>
ST_22 : Operation 220 [1/1] (0.00ns)   --->   "%pts_y_addr_3 = getelementptr i32 %pts_y, i64 0, i64 %zext_ln89" [./accel.cpp:92]   --->   Operation 220 'getelementptr' 'pts_y_addr_3' <Predicate = (icmp_ln90_2 & trunc_ln90 == 0) | (icmp_ln90 & trunc_ln90 == 0)> <Delay = 0.00>
ST_22 : Operation 221 [1/1] (0.00ns)   --->   "%pts_y_1_addr_3 = getelementptr i32 %pts_y_1, i64 0, i64 %zext_ln89" [./accel.cpp:92]   --->   Operation 221 'getelementptr' 'pts_y_1_addr_3' <Predicate = (icmp_ln90_2 & trunc_ln90 == 1) | (icmp_ln90 & trunc_ln90 == 1)> <Delay = 0.00>
ST_22 : Operation 222 [1/1] (0.00ns)   --->   "%pts_y_2_addr_3 = getelementptr i32 %pts_y_2, i64 0, i64 %zext_ln89" [./accel.cpp:92]   --->   Operation 222 'getelementptr' 'pts_y_2_addr_3' <Predicate = (icmp_ln90_2 & trunc_ln90 == 2) | (icmp_ln90 & trunc_ln90 == 2)> <Delay = 0.00>
ST_22 : Operation 223 [1/1] (0.00ns)   --->   "%pts_y_3_addr_3 = getelementptr i32 %pts_y_3, i64 0, i64 %zext_ln89" [./accel.cpp:92]   --->   Operation 223 'getelementptr' 'pts_y_3_addr_3' <Predicate = (icmp_ln90_2 & trunc_ln90 == 3) | (icmp_ln90 & trunc_ln90 == 3)> <Delay = 0.00>
ST_22 : Operation 224 [1/1] (0.00ns)   --->   "%lshr_ln8 = partselect i4 @_ssdm_op_PartSelect.i4.i6.i32.i32, i6 %add_ln89, i32 2, i32 5" [./accel.cpp:92]   --->   Operation 224 'partselect' 'lshr_ln8' <Predicate = (icmp_ln90_2) | (icmp_ln90)> <Delay = 0.00>
ST_22 : Operation 225 [2/2] (2.32ns)   --->   "%pts_y_load_6 = load i4 %pts_y_addr_3" [./accel.cpp:92]   --->   Operation 225 'load' 'pts_y_load_6' <Predicate = (icmp_ln90_2 & trunc_ln90 == 0) | (icmp_ln90 & trunc_ln90 == 0)> <Delay = 2.32> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 16> <RAM>
ST_22 : Operation 226 [2/2] (2.32ns)   --->   "%pts_y_1_load_6 = load i4 %pts_y_1_addr_3" [./accel.cpp:92]   --->   Operation 226 'load' 'pts_y_1_load_6' <Predicate = (icmp_ln90_2 & trunc_ln90 == 1) | (icmp_ln90 & trunc_ln90 == 1)> <Delay = 2.32> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 16> <RAM>
ST_22 : Operation 227 [2/2] (2.32ns)   --->   "%pts_y_2_load_6 = load i4 %pts_y_2_addr_3" [./accel.cpp:92]   --->   Operation 227 'load' 'pts_y_2_load_6' <Predicate = (icmp_ln90_2 & trunc_ln90 == 2) | (icmp_ln90 & trunc_ln90 == 2)> <Delay = 2.32> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 16> <RAM>
ST_22 : Operation 228 [2/2] (2.32ns)   --->   "%pts_y_3_load_6 = load i4 %pts_y_3_addr_3" [./accel.cpp:92]   --->   Operation 228 'load' 'pts_y_3_load_6' <Predicate = (icmp_ln90_2 & trunc_ln90 == 3) | (icmp_ln90 & trunc_ln90 == 3)> <Delay = 2.32> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 16> <RAM>

State 23 <SV = 22> <Delay = 6.47>
ST_23 : Operation 229 [1/1] (0.00ns)   --->   "%zext_ln92 = zext i4 %lshr_ln8" [./accel.cpp:92]   --->   Operation 229 'zext' 'zext_ln92' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 230 [1/1] (0.00ns)   --->   "%pts_x_addr_3 = getelementptr i32 %pts_x, i64 0, i64 %zext_ln92" [./accel.cpp:92]   --->   Operation 230 'getelementptr' 'pts_x_addr_3' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 231 [1/1] (0.00ns)   --->   "%pts_x_1_addr_3 = getelementptr i32 %pts_x_1, i64 0, i64 %zext_ln92" [./accel.cpp:92]   --->   Operation 231 'getelementptr' 'pts_x_1_addr_3' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 232 [1/1] (0.00ns)   --->   "%pts_x_2_addr_3 = getelementptr i32 %pts_x_2, i64 0, i64 %zext_ln92" [./accel.cpp:92]   --->   Operation 232 'getelementptr' 'pts_x_2_addr_3' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 233 [1/1] (0.00ns)   --->   "%pts_x_3_addr_3 = getelementptr i32 %pts_x_3, i64 0, i64 %zext_ln92" [./accel.cpp:92]   --->   Operation 233 'getelementptr' 'pts_x_3_addr_3' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 234 [1/1] (0.00ns)   --->   "%pts_y_addr_4 = getelementptr i32 %pts_y, i64 0, i64 %zext_ln92" [./accel.cpp:92]   --->   Operation 234 'getelementptr' 'pts_y_addr_4' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 235 [1/1] (0.00ns)   --->   "%pts_y_1_addr_4 = getelementptr i32 %pts_y_1, i64 0, i64 %zext_ln92" [./accel.cpp:92]   --->   Operation 235 'getelementptr' 'pts_y_1_addr_4' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 236 [1/1] (0.00ns)   --->   "%pts_y_2_addr_4 = getelementptr i32 %pts_y_2, i64 0, i64 %zext_ln92" [./accel.cpp:92]   --->   Operation 236 'getelementptr' 'pts_y_2_addr_4' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 237 [1/1] (0.00ns)   --->   "%pts_y_3_addr_4 = getelementptr i32 %pts_y_3, i64 0, i64 %zext_ln92" [./accel.cpp:92]   --->   Operation 237 'getelementptr' 'pts_y_3_addr_4' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 238 [1/2] (2.32ns)   --->   "%pts_y_load_6 = load i4 %pts_y_addr_3" [./accel.cpp:92]   --->   Operation 238 'load' 'pts_y_load_6' <Predicate = (trunc_ln90 == 0)> <Delay = 2.32> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 16> <RAM>
ST_23 : Operation 239 [1/2] (2.32ns)   --->   "%pts_y_1_load_6 = load i4 %pts_y_1_addr_3" [./accel.cpp:92]   --->   Operation 239 'load' 'pts_y_1_load_6' <Predicate = (trunc_ln90 == 1)> <Delay = 2.32> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 16> <RAM>
ST_23 : Operation 240 [1/2] (2.32ns)   --->   "%pts_y_2_load_6 = load i4 %pts_y_2_addr_3" [./accel.cpp:92]   --->   Operation 240 'load' 'pts_y_2_load_6' <Predicate = (trunc_ln90 == 2)> <Delay = 2.32> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 16> <RAM>
ST_23 : Operation 241 [1/2] (2.32ns)   --->   "%pts_y_3_load_6 = load i4 %pts_y_3_addr_3" [./accel.cpp:92]   --->   Operation 241 'load' 'pts_y_3_load_6' <Predicate = (trunc_ln90 == 3)> <Delay = 2.32> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 16> <RAM>
ST_23 : Operation 242 [1/1] (1.82ns)   --->   "%tmp_17 = sparsemux i32 @_ssdm_op_SparseMux.ap_auto.4i32.i32.i2, i2 0, i32 %pts_y_load_6, i2 1, i32 %pts_y_1_load_6, i2 2, i32 %pts_y_2_load_6, i2 3, i32 %pts_y_3_load_6, i32 0, i2 %trunc_ln90" [./accel.cpp:92]   --->   Operation 242 'sparsemux' 'tmp_17' <Predicate = true> <Delay = 1.82> <CoreInst = "SparseMux">   --->   Core 135 'SparseMux' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'sparsemux'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 243 [1/1] (1.86ns)   --->   "%switch_ln92 = switch i2 %trunc_ln90, void %arrayidx105.174.case.0, i2 2, void %arrayidx105.174.case.3, i2 0, void %arrayidx105.174.case.1, i2 1, void %arrayidx105.174.case.2" [./accel.cpp:92]   --->   Operation 243 'switch' 'switch_ln92' <Predicate = true> <Delay = 1.86>
ST_23 : Operation 244 [1/1] (2.32ns)   --->   "%store_ln92 = store i32 %tmp, i4 %pts_x_2_addr_3" [./accel.cpp:92]   --->   Operation 244 'store' 'store_ln92' <Predicate = (trunc_ln90 == 1)> <Delay = 2.32> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 16> <RAM>
ST_23 : Operation 245 [1/1] (2.32ns)   --->   "%store_ln92 = store i32 %tmp_17, i4 %pts_y_2_addr_4" [./accel.cpp:92]   --->   Operation 245 'store' 'store_ln92' <Predicate = (trunc_ln90 == 1)> <Delay = 2.32> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 16> <RAM>
ST_23 : Operation 246 [1/1] (0.00ns)   --->   "%br_ln92 = br void %arrayidx105.174.exit" [./accel.cpp:92]   --->   Operation 246 'br' 'br_ln92' <Predicate = (trunc_ln90 == 1)> <Delay = 0.00>
ST_23 : Operation 247 [1/1] (2.32ns)   --->   "%store_ln92 = store i32 %tmp, i4 %pts_x_1_addr_3" [./accel.cpp:92]   --->   Operation 247 'store' 'store_ln92' <Predicate = (trunc_ln90 == 0)> <Delay = 2.32> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 16> <RAM>
ST_23 : Operation 248 [1/1] (2.32ns)   --->   "%store_ln92 = store i32 %tmp_17, i4 %pts_y_1_addr_4" [./accel.cpp:92]   --->   Operation 248 'store' 'store_ln92' <Predicate = (trunc_ln90 == 0)> <Delay = 2.32> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 16> <RAM>
ST_23 : Operation 249 [1/1] (0.00ns)   --->   "%br_ln92 = br void %arrayidx105.174.exit" [./accel.cpp:92]   --->   Operation 249 'br' 'br_ln92' <Predicate = (trunc_ln90 == 0)> <Delay = 0.00>
ST_23 : Operation 250 [1/1] (2.32ns)   --->   "%store_ln92 = store i32 %tmp, i4 %pts_x_3_addr_3" [./accel.cpp:92]   --->   Operation 250 'store' 'store_ln92' <Predicate = (trunc_ln90 == 2)> <Delay = 2.32> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 16> <RAM>
ST_23 : Operation 251 [1/1] (2.32ns)   --->   "%store_ln92 = store i32 %tmp_17, i4 %pts_y_3_addr_4" [./accel.cpp:92]   --->   Operation 251 'store' 'store_ln92' <Predicate = (trunc_ln90 == 2)> <Delay = 2.32> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 16> <RAM>
ST_23 : Operation 252 [1/1] (0.00ns)   --->   "%br_ln92 = br void %arrayidx105.174.exit" [./accel.cpp:92]   --->   Operation 252 'br' 'br_ln92' <Predicate = (trunc_ln90 == 2)> <Delay = 0.00>
ST_23 : Operation 253 [1/1] (2.32ns)   --->   "%store_ln92 = store i32 %tmp, i4 %pts_x_addr_3" [./accel.cpp:92]   --->   Operation 253 'store' 'store_ln92' <Predicate = (trunc_ln90 == 3)> <Delay = 2.32> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 16> <RAM>
ST_23 : Operation 254 [1/1] (2.32ns)   --->   "%store_ln92 = store i32 %tmp_17, i4 %pts_y_addr_4" [./accel.cpp:92]   --->   Operation 254 'store' 'store_ln92' <Predicate = (trunc_ln90 == 3)> <Delay = 2.32> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 16> <RAM>
ST_23 : Operation 255 [1/1] (0.00ns)   --->   "%br_ln92 = br void %arrayidx105.174.exit" [./accel.cpp:92]   --->   Operation 255 'br' 'br_ln92' <Predicate = (trunc_ln90 == 3)> <Delay = 0.00>
ST_23 : Operation 256 [1/1] (2.55ns)   --->   "%add_ln93 = add i32 %j, i32 4294967295" [./accel.cpp:93]   --->   Operation 256 'add' 'add_ln93' <Predicate = true> <Delay = 2.55> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 257 [1/1] (0.00ns)   --->   "%br_ln90 = br void %land.rhs" [./accel.cpp:90]   --->   Operation 257 'br' 'br_ln90' <Predicate = true> <Delay = 0.00>

State 24 <SV = 22> <Delay = 4.18>
ST_24 : Operation 258 [1/1] (0.00ns)   --->   "%j_0_lcssa_ph = phi i6 63, void %land.rhs, i6 %trunc_ln90_1, void %lor.rhs, i6 %trunc_ln90_1, void %land.rhs94" [./accel.cpp:90]   --->   Operation 258 'phi' 'j_0_lcssa_ph' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 259 [1/1] (0.00ns)   --->   "%trunc_ln95 = trunc i6 %j_0_lcssa_ph" [./accel.cpp:95]   --->   Operation 259 'trunc' 'trunc_ln95' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 260 [1/1] (1.82ns)   --->   "%add_ln95 = add i6 %j_0_lcssa_ph, i6 1" [./accel.cpp:95]   --->   Operation 260 'add' 'add_ln95' <Predicate = true> <Delay = 1.82> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 261 [1/1] (0.00ns)   --->   "%lshr_ln6 = partselect i4 @_ssdm_op_PartSelect.i4.i6.i32.i32, i6 %add_ln95, i32 2, i32 5" [./accel.cpp:95]   --->   Operation 261 'partselect' 'lshr_ln6' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 262 [1/1] (0.00ns)   --->   "%zext_ln95 = zext i4 %lshr_ln6" [./accel.cpp:95]   --->   Operation 262 'zext' 'zext_ln95' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 263 [1/1] (0.00ns)   --->   "%pts_x_addr_2 = getelementptr i32 %pts_x, i64 0, i64 %zext_ln95" [./accel.cpp:95]   --->   Operation 263 'getelementptr' 'pts_x_addr_2' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 264 [1/1] (0.00ns)   --->   "%pts_x_1_addr_2 = getelementptr i32 %pts_x_1, i64 0, i64 %zext_ln95" [./accel.cpp:95]   --->   Operation 264 'getelementptr' 'pts_x_1_addr_2' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 265 [1/1] (0.00ns)   --->   "%pts_x_2_addr_2 = getelementptr i32 %pts_x_2, i64 0, i64 %zext_ln95" [./accel.cpp:95]   --->   Operation 265 'getelementptr' 'pts_x_2_addr_2' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 266 [1/1] (0.00ns)   --->   "%pts_x_3_addr_2 = getelementptr i32 %pts_x_3, i64 0, i64 %zext_ln95" [./accel.cpp:95]   --->   Operation 266 'getelementptr' 'pts_x_3_addr_2' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 267 [1/1] (0.00ns)   --->   "%pts_y_addr_2 = getelementptr i32 %pts_y, i64 0, i64 %zext_ln95" [./accel.cpp:95]   --->   Operation 267 'getelementptr' 'pts_y_addr_2' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 268 [1/1] (0.00ns)   --->   "%pts_y_1_addr_2 = getelementptr i32 %pts_y_1, i64 0, i64 %zext_ln95" [./accel.cpp:95]   --->   Operation 268 'getelementptr' 'pts_y_1_addr_2' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 269 [1/1] (0.00ns)   --->   "%pts_y_2_addr_2 = getelementptr i32 %pts_y_2, i64 0, i64 %zext_ln95" [./accel.cpp:95]   --->   Operation 269 'getelementptr' 'pts_y_2_addr_2' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 270 [1/1] (0.00ns)   --->   "%pts_y_3_addr_2 = getelementptr i32 %pts_y_3, i64 0, i64 %zext_ln95" [./accel.cpp:95]   --->   Operation 270 'getelementptr' 'pts_y_3_addr_2' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 271 [1/1] (1.86ns)   --->   "%switch_ln95 = switch i2 %trunc_ln95, void %arrayidx108.172.case.0, i2 2, void %arrayidx108.172.case.3, i2 0, void %arrayidx108.172.case.1, i2 1, void %arrayidx108.172.case.2" [./accel.cpp:95]   --->   Operation 271 'switch' 'switch_ln95' <Predicate = true> <Delay = 1.86>
ST_24 : Operation 272 [1/1] (2.32ns)   --->   "%store_ln95 = store i32 %key_x, i4 %pts_x_2_addr_2" [./accel.cpp:95]   --->   Operation 272 'store' 'store_ln95' <Predicate = (trunc_ln95 == 1)> <Delay = 2.32> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 16> <RAM>
ST_24 : Operation 273 [1/1] (2.32ns)   --->   "%store_ln95 = store i32 %key_y, i4 %pts_y_2_addr_2" [./accel.cpp:95]   --->   Operation 273 'store' 'store_ln95' <Predicate = (trunc_ln95 == 1)> <Delay = 2.32> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 16> <RAM>
ST_24 : Operation 274 [1/1] (0.00ns)   --->   "%br_ln95 = br void %arrayidx108.172.exit" [./accel.cpp:95]   --->   Operation 274 'br' 'br_ln95' <Predicate = (trunc_ln95 == 1)> <Delay = 0.00>
ST_24 : Operation 275 [1/1] (2.32ns)   --->   "%store_ln95 = store i32 %key_x, i4 %pts_x_1_addr_2" [./accel.cpp:95]   --->   Operation 275 'store' 'store_ln95' <Predicate = (trunc_ln95 == 0)> <Delay = 2.32> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 16> <RAM>
ST_24 : Operation 276 [1/1] (2.32ns)   --->   "%store_ln95 = store i32 %key_y, i4 %pts_y_1_addr_2" [./accel.cpp:95]   --->   Operation 276 'store' 'store_ln95' <Predicate = (trunc_ln95 == 0)> <Delay = 2.32> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 16> <RAM>
ST_24 : Operation 277 [1/1] (0.00ns)   --->   "%br_ln95 = br void %arrayidx108.172.exit" [./accel.cpp:95]   --->   Operation 277 'br' 'br_ln95' <Predicate = (trunc_ln95 == 0)> <Delay = 0.00>
ST_24 : Operation 278 [1/1] (2.32ns)   --->   "%store_ln95 = store i32 %key_x, i4 %pts_x_3_addr_2" [./accel.cpp:95]   --->   Operation 278 'store' 'store_ln95' <Predicate = (trunc_ln95 == 2)> <Delay = 2.32> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 16> <RAM>
ST_24 : Operation 279 [1/1] (2.32ns)   --->   "%store_ln95 = store i32 %key_y, i4 %pts_y_3_addr_2" [./accel.cpp:95]   --->   Operation 279 'store' 'store_ln95' <Predicate = (trunc_ln95 == 2)> <Delay = 2.32> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 16> <RAM>
ST_24 : Operation 280 [1/1] (0.00ns)   --->   "%br_ln95 = br void %arrayidx108.172.exit" [./accel.cpp:95]   --->   Operation 280 'br' 'br_ln95' <Predicate = (trunc_ln95 == 2)> <Delay = 0.00>
ST_24 : Operation 281 [1/1] (2.32ns)   --->   "%store_ln95 = store i32 %key_x, i4 %pts_x_addr_2" [./accel.cpp:95]   --->   Operation 281 'store' 'store_ln95' <Predicate = (trunc_ln95 == 3)> <Delay = 2.32> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 16> <RAM>
ST_24 : Operation 282 [1/1] (2.32ns)   --->   "%store_ln95 = store i32 %key_y, i4 %pts_y_addr_2" [./accel.cpp:95]   --->   Operation 282 'store' 'store_ln95' <Predicate = (trunc_ln95 == 3)> <Delay = 2.32> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 16> <RAM>
ST_24 : Operation 283 [1/1] (0.00ns)   --->   "%br_ln95 = br void %arrayidx108.172.exit" [./accel.cpp:95]   --->   Operation 283 'br' 'br_ln95' <Predicate = (trunc_ln95 == 3)> <Delay = 0.00>
ST_24 : Operation 284 [1/1] (0.00ns)   --->   "%i_load_1 = load i31 %i" [./accel.cpp:85]   --->   Operation 284 'load' 'i_load_1' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 285 [1/1] (2.52ns)   --->   "%add_ln85_1 = add i31 %i_load_1, i31 1" [./accel.cpp:85]   --->   Operation 285 'add' 'add_ln85_1' <Predicate = true> <Delay = 2.52> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 286 [1/1] (1.58ns)   --->   "%store_ln85 = store i31 %add_ln85_1, i31 %i" [./accel.cpp:85]   --->   Operation 286 'store' 'store_ln85' <Predicate = true> <Delay = 1.58>
ST_24 : Operation 287 [1/1] (1.58ns)   --->   "%store_ln85 = store i31 %add_ln85_2, i31 %indvars_iv189" [./accel.cpp:85]   --->   Operation 287 'store' 'store_ln85' <Predicate = true> <Delay = 1.58>
ST_24 : Operation 288 [1/1] (0.00ns)   --->   "%br_ln85 = br void %VITIS_LOOP_90_10" [./accel.cpp:85]   --->   Operation 288 'br' 'br_ln85' <Predicate = true> <Delay = 0.00>

State 25 <SV = 16> <Delay = 2.52>
ST_25 : Operation 289 [1/2] (2.52ns)   --->   "%call_ln47 = call void @convex_hull_accel_Pipeline_VITIS_LOOP_104_11, i31 %trunc_ln47, i32 %hull_x, i32 %hull_x_1, i32 %hull_x_2, i32 %hull_x_3, i32 %hull_y, i32 %hull_y_1, i32 %hull_y_2, i32 %hull_y_3, i32 %pts_x, i32 %pts_x_1, i32 %pts_x_2, i32 %pts_x_3, i32 %pts_y, i32 %pts_y_1, i32 %pts_y_2, i32 %pts_y_3, i32 %k_loc" [./accel.cpp:47]   --->   Operation 289 'call' 'call_ln47' <Predicate = true> <Delay = 2.52> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 26 <SV = 17> <Delay = 4.14>
ST_26 : Operation 290 [1/1] (0.00ns)   --->   "%k_loc_load = load i32 %k_loc"   --->   Operation 290 'load' 'k_loc_load' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 291 [1/1] (2.55ns)   --->   "%t = add i32 %k_loc_load, i32 1" [./accel.cpp:117]   --->   Operation 291 'add' 't' <Predicate = true> <Delay = 2.55> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 292 [1/1] (2.52ns)   --->   "%add_ln118 = add i31 %trunc_ln47, i31 2147483646" [./accel.cpp:118]   --->   Operation 292 'add' 'add_ln118' <Predicate = true> <Delay = 2.52> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 293 [2/2] (1.58ns)   --->   "%call_ln118 = call void @convex_hull_accel_Pipeline_VITIS_LOOP_118_13, i31 %add_ln118, i32 %k_loc_load, i32 %hull_x, i32 %hull_x_1, i32 %hull_x_2, i32 %hull_x_3, i32 %hull_y, i32 %hull_y_1, i32 %hull_y_2, i32 %hull_y_3, i32 %pts_x, i32 %pts_x_1, i32 %pts_x_2, i32 %pts_x_3, i32 %pts_y, i32 %pts_y_1, i32 %pts_y_2, i32 %pts_y_3, i32 %t, i32 %k_1_loc" [./accel.cpp:118]   --->   Operation 293 'call' 'call_ln118' <Predicate = true> <Delay = 1.58> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 27 <SV = 18> <Delay = 0.00>
ST_27 : Operation 294 [1/2] (0.00ns)   --->   "%call_ln118 = call void @convex_hull_accel_Pipeline_VITIS_LOOP_118_13, i31 %add_ln118, i32 %k_loc_load, i32 %hull_x, i32 %hull_x_1, i32 %hull_x_2, i32 %hull_x_3, i32 %hull_y, i32 %hull_y_1, i32 %hull_y_2, i32 %hull_y_3, i32 %pts_x, i32 %pts_x_1, i32 %pts_x_2, i32 %pts_x_3, i32 %pts_y, i32 %pts_y_1, i32 %pts_y_2, i32 %pts_y_3, i32 %t, i32 %k_1_loc" [./accel.cpp:118]   --->   Operation 294 'call' 'call_ln118' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 28 <SV = 19> <Delay = 3.55>
ST_28 : Operation 295 [1/1] (0.00ns)   --->   "%k_1_loc_load = load i32 %k_1_loc"   --->   Operation 295 'load' 'k_1_loc_load' <Predicate = true> <Delay = 0.00>
ST_28 : Operation 296 [1/1] (2.55ns)   --->   "%hs = add i32 %k_1_loc_load, i32 4294967295" [./accel.cpp:130]   --->   Operation 296 'add' 'hs' <Predicate = true> <Delay = 2.55> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 297 [1/1] (1.00ns)   --->   "%write_ln131 = write void @_ssdm_op_Write.s_axilite.i32P0A, i32 %hull_size, i32 %hs" [./accel.cpp:131]   --->   Operation 297 'write' 'write_ln131' <Predicate = true> <Delay = 1.00> <CoreInst = "s_axilite">   --->   Core 114 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>

State 29 <SV = 20> <Delay = 3.66>
ST_29 : Operation 298 [1/1] (0.00ns)   --->   "%empty_45 = wait i32 @_ssdm_op_Wait"   --->   Operation 298 'wait' 'empty_45' <Predicate = true> <Delay = 0.00>
ST_29 : Operation 299 [2/2] (3.66ns)   --->   "%call_ln0 = call void @convex_hull_accel_Pipeline_VITIS_LOOP_134_15_VITIS_LOOP_136_16, i16 %bound, i8 %out_img_data"   --->   Operation 299 'call' 'call_ln0' <Predicate = true> <Delay = 3.66> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 30 <SV = 21> <Delay = 0.00>
ST_30 : Operation 300 [1/2] (0.00ns)   --->   "%call_ln0 = call void @convex_hull_accel_Pipeline_VITIS_LOOP_134_15_VITIS_LOOP_136_16, i16 %bound, i8 %out_img_data"   --->   Operation 300 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 31 <SV = 22> <Delay = 0.00>
ST_31 : Operation 301 [1/1] (0.00ns)   --->   "%empty_46 = wait i32 @_ssdm_op_Wait"   --->   Operation 301 'wait' 'empty_46' <Predicate = true> <Delay = 0.00>

State 32 <SV = 23> <Delay = 4.14>
ST_32 : Operation 302 [1/1] (0.00ns)   --->   "%empty_47 = wait i32 @_ssdm_op_Wait"   --->   Operation 302 'wait' 'empty_47' <Predicate = true> <Delay = 0.00>
ST_32 : Operation 303 [2/2] (4.14ns)   --->   "%call_ln130 = call void @convex_hull_accel_Pipeline_VITIS_LOOP_143_17, i32 %hs, i32 %hull_x, i32 %hull_x_1, i32 %hull_x_2, i32 %hull_x_3, i32 %hull_y, i32 %hull_y_1, i32 %hull_y_2, i32 %hull_y_3, i32 %cols_read, i32 %rows_read, i8 %out_img_data" [./accel.cpp:130]   --->   Operation 303 'call' 'call_ln130' <Predicate = true> <Delay = 4.14> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 33 <SV = 24> <Delay = 0.00>
ST_33 : Operation 304 [1/2] (0.00ns)   --->   "%call_ln130 = call void @convex_hull_accel_Pipeline_VITIS_LOOP_143_17, i32 %hs, i32 %hull_x, i32 %hull_x_1, i32 %hull_x_2, i32 %hull_x_3, i32 %hull_y, i32 %hull_y_1, i32 %hull_y_2, i32 %hull_y_3, i32 %cols_read, i32 %rows_read, i8 %out_img_data" [./accel.cpp:130]   --->   Operation 304 'call' 'call_ln130' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 34 <SV = 25> <Delay = 7.30>
ST_34 : Operation 305 [1/1] (0.00ns)   --->   "%empty_48 = wait i32 @_ssdm_op_Wait"   --->   Operation 305 'wait' 'empty_48' <Predicate = true> <Delay = 0.00>
ST_34 : Operation 306 [1/1] (0.00ns)   --->   "%gmem1_addr_1 = getelementptr i8 %gmem1, i64 %out_data_read" [./accel.cpp:154]   --->   Operation 306 'getelementptr' 'gmem1_addr_1' <Predicate = true> <Delay = 0.00>
ST_34 : Operation 307 [1/1] (7.30ns)   --->   "%empty_49 = writereq i1 @_ssdm_op_WriteReq.m_axi.p1i8, i8 %gmem1_addr_1, i32 %select_ln34_cast" [./accel.cpp:154]   --->   Operation 307 'writereq' 'empty_49' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 35 <SV = 26> <Delay = 3.66>
ST_35 : Operation 308 [1/1] (0.00ns)   --->   "%empty_50 = wait i32 @_ssdm_op_Wait"   --->   Operation 308 'wait' 'empty_50' <Predicate = true> <Delay = 0.00>
ST_35 : Operation 309 [2/2] (3.66ns)   --->   "%call_ln0 = call void @convex_hull_accel_Pipeline_VITIS_LOOP_154_18_VITIS_LOOP_156_19, i8 %gmem1, i16 %bound, i64 %out_data_read, i8 %out_img_data"   --->   Operation 309 'call' 'call_ln0' <Predicate = true> <Delay = 3.66> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 36 <SV = 27> <Delay = 0.00>
ST_36 : Operation 310 [1/2] (0.00ns)   --->   "%call_ln0 = call void @convex_hull_accel_Pipeline_VITIS_LOOP_154_18_VITIS_LOOP_156_19, i8 %gmem1, i16 %bound, i64 %out_data_read, i8 %out_img_data"   --->   Operation 310 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 37 <SV = 28> <Delay = 7.30>
ST_37 : Operation 311 [5/5] (7.30ns)   --->   "%empty_51 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i8, i8 %gmem1_addr_1" [./accel.cpp:162]   --->   Operation 311 'writeresp' 'empty_51' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 38 <SV = 29> <Delay = 7.30>
ST_38 : Operation 312 [4/5] (7.30ns)   --->   "%empty_51 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i8, i8 %gmem1_addr_1" [./accel.cpp:162]   --->   Operation 312 'writeresp' 'empty_51' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 39 <SV = 30> <Delay = 7.30>
ST_39 : Operation 313 [3/5] (7.30ns)   --->   "%empty_51 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i8, i8 %gmem1_addr_1" [./accel.cpp:162]   --->   Operation 313 'writeresp' 'empty_51' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 40 <SV = 31> <Delay = 7.30>
ST_40 : Operation 314 [2/5] (7.30ns)   --->   "%empty_51 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i8, i8 %gmem1_addr_1" [./accel.cpp:162]   --->   Operation 314 'writeresp' 'empty_51' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 41 <SV = 32> <Delay = 7.30>
ST_41 : Operation 315 [1/5] (7.30ns)   --->   "%empty_51 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i8, i8 %gmem1_addr_1" [./accel.cpp:162]   --->   Operation 315 'writeresp' 'empty_51' <Predicate = (!icmp_ln60)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_41 : Operation 316 [1/1] (0.00ns)   --->   "%br_ln162 = br void %cleanup266" [./accel.cpp:162]   --->   Operation 316 'br' 'br_ln162' <Predicate = (!icmp_ln60)> <Delay = 0.00>
ST_41 : Operation 317 [1/1] (0.00ns)   --->   "%ret_ln162 = ret" [./accel.cpp:162]   --->   Operation 317 'ret' 'ret_ln162' <Predicate = true> <Delay = 0.00>

State 42 <SV = 15> <Delay = 3.66>
ST_42 : Operation 318 [1/1] (0.00ns)   --->   "%empty_40 = wait i32 @_ssdm_op_Wait"   --->   Operation 318 'wait' 'empty_40' <Predicate = true> <Delay = 0.00>
ST_42 : Operation 319 [2/2] (3.66ns)   --->   "%call_ln0 = call void @convex_hull_accel_Pipeline_VITIS_LOOP_63_5_VITIS_LOOP_65_6, i16 %bound, i8 %out_img_data"   --->   Operation 319 'call' 'call_ln0' <Predicate = true> <Delay = 3.66> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 43 <SV = 16> <Delay = 0.00>
ST_43 : Operation 320 [1/2] (0.00ns)   --->   "%call_ln0 = call void @convex_hull_accel_Pipeline_VITIS_LOOP_63_5_VITIS_LOOP_65_6, i16 %bound, i8 %out_img_data"   --->   Operation 320 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 44 <SV = 17> <Delay = 7.30>
ST_44 : Operation 321 [1/1] (0.00ns)   --->   "%empty_41 = wait i32 @_ssdm_op_Wait"   --->   Operation 321 'wait' 'empty_41' <Predicate = true> <Delay = 0.00>
ST_44 : Operation 322 [1/1] (0.00ns)   --->   "%gmem1_addr = getelementptr i8 %gmem1, i64 %out_data_read" [./accel.cpp:73]   --->   Operation 322 'getelementptr' 'gmem1_addr' <Predicate = true> <Delay = 0.00>
ST_44 : Operation 323 [1/1] (7.30ns)   --->   "%empty_42 = writereq i1 @_ssdm_op_WriteReq.m_axi.p1i8, i8 %gmem1_addr, i32 %select_ln34_cast" [./accel.cpp:73]   --->   Operation 323 'writereq' 'empty_42' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 45 <SV = 18> <Delay = 3.66>
ST_45 : Operation 324 [1/1] (0.00ns)   --->   "%empty_43 = wait i32 @_ssdm_op_Wait"   --->   Operation 324 'wait' 'empty_43' <Predicate = true> <Delay = 0.00>
ST_45 : Operation 325 [2/2] (3.66ns)   --->   "%call_ln0 = call void @convex_hull_accel_Pipeline_VITIS_LOOP_73_7_VITIS_LOOP_75_8, i8 %gmem1, i16 %bound, i64 %out_data_read, i8 %out_img_data"   --->   Operation 325 'call' 'call_ln0' <Predicate = true> <Delay = 3.66> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 46 <SV = 19> <Delay = 0.00>
ST_46 : Operation 326 [1/2] (0.00ns)   --->   "%call_ln0 = call void @convex_hull_accel_Pipeline_VITIS_LOOP_73_7_VITIS_LOOP_75_8, i8 %gmem1, i16 %bound, i64 %out_data_read, i8 %out_img_data"   --->   Operation 326 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 47 <SV = 20> <Delay = 7.30>
ST_47 : Operation 327 [5/5] (7.30ns)   --->   "%empty_44 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i8, i8 %gmem1_addr" [./accel.cpp:81]   --->   Operation 327 'writeresp' 'empty_44' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 48 <SV = 21> <Delay = 7.30>
ST_48 : Operation 328 [4/5] (7.30ns)   --->   "%empty_44 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i8, i8 %gmem1_addr" [./accel.cpp:81]   --->   Operation 328 'writeresp' 'empty_44' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 49 <SV = 22> <Delay = 7.30>
ST_49 : Operation 329 [3/5] (7.30ns)   --->   "%empty_44 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i8, i8 %gmem1_addr" [./accel.cpp:81]   --->   Operation 329 'writeresp' 'empty_44' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 50 <SV = 23> <Delay = 7.30>
ST_50 : Operation 330 [2/5] (7.30ns)   --->   "%empty_44 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i8, i8 %gmem1_addr" [./accel.cpp:81]   --->   Operation 330 'writeresp' 'empty_44' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 51 <SV = 24> <Delay = 7.30>
ST_51 : Operation 331 [1/5] (7.30ns)   --->   "%empty_44 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i8, i8 %gmem1_addr" [./accel.cpp:81]   --->   Operation 331 'writeresp' 'empty_44' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_51 : Operation 332 [1/1] (0.00ns)   --->   "%br_ln81 = br void %cleanup266" [./accel.cpp:81]   --->   Operation 332 'br' 'br_ln81' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 1
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ gmem0]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=4; pingpong=0; private_global=0; IO mode=m_axi:ce=0
Port [ gmem1]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=4; pingpong=0; private_global=0; IO mode=m_axi:ce=0
Port [ in_data]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ out_data]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ rows]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ cols]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ hull_size]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=ap_vld:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
cols_read             (read             ) [ 0011111111111111111111111111111111000000000000000000]
rows_read             (read             ) [ 0011111111111111111111111111111111000000000000000000]
out_data_read         (read             ) [ 0011111111111111111111111111111111111000001111100000]
in_data_read          (read             ) [ 0011111111110000000000000000000000000000000000000000]
k_1_loc               (alloca           ) [ 0011111111111111111111111111100000000000000000000000]
k_loc                 (alloca           ) [ 0011111111111111111111111110000000000000000000000000]
count_loc             (alloca           ) [ 0011111111111111000000000000000000000000000000000000]
empty                 (trunc            ) [ 0011111111111110000000000000000000000000000000000000]
empty_32              (trunc            ) [ 0011111111000000000000000000000000000000000000000000]
trunc_ln34            (trunc            ) [ 0000000000000000000000000000000000000000000000000000]
trunc_ln34_1          (trunc            ) [ 0000000000000000000000000000000000000000000000000000]
in_img_data           (alloca           ) [ 0011111111111111000000000000000000000000000000000000]
out_img_data          (alloca           ) [ 0011111111111111111111111111111111111000001111100000]
pts_x                 (alloca           ) [ 0011111111111111111111111111000000000000000000000000]
pts_x_1               (alloca           ) [ 0011111111111111111111111111000000000000000000000000]
pts_x_2               (alloca           ) [ 0011111111111111111111111111000000000000000000000000]
pts_x_3               (alloca           ) [ 0011111111111111111111111111000000000000000000000000]
pts_y                 (alloca           ) [ 0011111111111111111111111111000000000000000000000000]
pts_y_1               (alloca           ) [ 0011111111111111111111111111000000000000000000000000]
pts_y_2               (alloca           ) [ 0011111111111111111111111111000000000000000000000000]
pts_y_3               (alloca           ) [ 0011111111111111111111111111000000000000000000000000]
hull_x                (alloca           ) [ 0011111111111111111111111111111111000000000000000000]
hull_x_1              (alloca           ) [ 0011111111111111111111111111111111000000000000000000]
hull_x_2              (alloca           ) [ 0011111111111111111111111111111111000000000000000000]
hull_x_3              (alloca           ) [ 0011111111111111111111111111111111000000000000000000]
hull_y                (alloca           ) [ 0011111111111111111111111111111111000000000000000000]
hull_y_1              (alloca           ) [ 0011111111111111111111111111111111000000000000000000]
hull_y_2              (alloca           ) [ 0011111111111111111111111111111111000000000000000000]
hull_y_3              (alloca           ) [ 0011111111111111111111111111111111000000000000000000]
mul_ln34              (mul              ) [ 0010000000000000000000000000000000000000000000000000]
gmem0_addr            (getelementptr    ) [ 0001111111000000000000000000000000000000000000000000]
select_ln34_cast      (zext             ) [ 0001111111111111111111111111111111100000001110000000]
empty_35              (readreq          ) [ 0000000000000000000000000000000000000000000000000000]
cast                  (zext             ) [ 0000000000000000000000000000000000000000000000000000]
cast1                 (zext             ) [ 0000000000000000000000000000000000000000000000000000]
bound                 (mul              ) [ 0000000000111111111111111111111111111000001111100000]
empty_36              (wait             ) [ 0000000000000000000000000000000000000000000000000000]
call_ln0              (call             ) [ 0000000000000000000000000000000000000000000000000000]
empty_37              (wait             ) [ 0000000000000000000000000000000000000000000000000000]
empty_38              (wait             ) [ 0000000000000000000000000000000000000000000000000000]
call_ln0              (call             ) [ 0000000000000000000000000000000000000000000000000000]
spectopmodule_ln12    (spectopmodule    ) [ 0000000000000000000000000000000000000000000000000000]
specinterface_ln0     (specinterface    ) [ 0000000000000000000000000000000000000000000000000000]
specbitsmap_ln0       (specbitsmap      ) [ 0000000000000000000000000000000000000000000000000000]
specinterface_ln0     (specinterface    ) [ 0000000000000000000000000000000000000000000000000000]
specbitsmap_ln0       (specbitsmap      ) [ 0000000000000000000000000000000000000000000000000000]
specinterface_ln0     (specinterface    ) [ 0000000000000000000000000000000000000000000000000000]
specinterface_ln0     (specinterface    ) [ 0000000000000000000000000000000000000000000000000000]
specinterface_ln0     (specinterface    ) [ 0000000000000000000000000000000000000000000000000000]
specinterface_ln0     (specinterface    ) [ 0000000000000000000000000000000000000000000000000000]
specbitsmap_ln0       (specbitsmap      ) [ 0000000000000000000000000000000000000000000000000000]
specinterface_ln0     (specinterface    ) [ 0000000000000000000000000000000000000000000000000000]
specinterface_ln0     (specinterface    ) [ 0000000000000000000000000000000000000000000000000000]
specbitsmap_ln0       (specbitsmap      ) [ 0000000000000000000000000000000000000000000000000000]
specinterface_ln0     (specinterface    ) [ 0000000000000000000000000000000000000000000000000000]
specinterface_ln0     (specinterface    ) [ 0000000000000000000000000000000000000000000000000000]
specbitsmap_ln0       (specbitsmap      ) [ 0000000000000000000000000000000000000000000000000000]
specinterface_ln0     (specinterface    ) [ 0000000000000000000000000000000000000000000000000000]
specinterface_ln0     (specinterface    ) [ 0000000000000000000000000000000000000000000000000000]
specinterface_ln0     (specinterface    ) [ 0000000000000000000000000000000000000000000000000000]
empty_33              (specchannel      ) [ 0000000000000000000000000000000000000000000000000000]
specinterface_ln0     (specinterface    ) [ 0000000000000000000000000000000000000000000000000000]
empty_34              (specchannel      ) [ 0000000000000000000000000000000000000000000000000000]
specinterface_ln0     (specinterface    ) [ 0000000000000000000000000000000000000000000000000000]
count_loc_load        (load             ) [ 0000000000000000000000000000000000000000000000000000]
empty_39              (wait             ) [ 0000000000000000000000000000000000000000000000000000]
trunc_ln47            (trunc            ) [ 0000000000000000111111111110000000000000000000000000]
icmp_ln60             (icmp             ) [ 0000000000000001111111111111111111111111111111111111]
br_ln60               (br               ) [ 0000000000000000000000000000000000000000000000000000]
indvars_iv189         (alloca           ) [ 0000000000000001111111111000000000000000000000000000]
i                     (alloca           ) [ 0000000000000001111111111000000000000000000000000000]
add_ln85              (add              ) [ 0000000000000000000000000000000000000000000000000000]
icmp_ln85             (icmp             ) [ 0000000000000000000000000000000000000000000000000000]
select_ln85           (select           ) [ 0000000000000000111111111000000000000000000000000000]
store_ln85            (store            ) [ 0000000000000000000000000000000000000000000000000000]
store_ln0             (store            ) [ 0000000000000000000000000000000000000000000000000000]
br_ln85               (br               ) [ 0000000000000000000000000000000000000000000000000000]
write_ln61            (write            ) [ 0000000000000000000000000000000000000000000000000000]
indvars_iv189_load    (load             ) [ 0000000000000000010000000000000000000000000000000000]
icmp_ln85_1           (icmp             ) [ 0000000000000000111111111000000000000000000000000000]
speclooptripcount_ln0 (speclooptripcount) [ 0000000000000000000000000000000000000000000000000000]
add_ln85_2            (add              ) [ 0000000000000000011111111000000000000000000000000000]
br_ln85               (br               ) [ 0000000000000000000000000000000000000000000000000000]
i_load                (load             ) [ 0000000000000000000000000000000000000000000000000000]
trunc_ln85            (trunc            ) [ 0000000000000000010000000000000000000000000000000000]
lshr_ln1              (partselect       ) [ 0000000000000000000000000000000000000000000000000000]
zext_ln85_1           (zext             ) [ 0000000000000000000000000000000000000000000000000000]
pts_x_addr            (getelementptr    ) [ 0000000000000000010000000000000000000000000000000000]
pts_x_1_addr          (getelementptr    ) [ 0000000000000000010000000000000000000000000000000000]
pts_x_2_addr          (getelementptr    ) [ 0000000000000000010000000000000000000000000000000000]
pts_x_3_addr          (getelementptr    ) [ 0000000000000000010000000000000000000000000000000000]
pts_y_addr            (getelementptr    ) [ 0000000000000000010000000000000000000000000000000000]
pts_y_1_addr          (getelementptr    ) [ 0000000000000000010000000000000000000000000000000000]
pts_y_2_addr          (getelementptr    ) [ 0000000000000000010000000000000000000000000000000000]
pts_y_3_addr          (getelementptr    ) [ 0000000000000000010000000000000000000000000000000000]
zext_ln85             (zext             ) [ 0000000000000000111111111000000000000000000000000000]
specpipeline_ln86     (specpipeline     ) [ 0000000000000000000000000000000000000000000000000000]
specloopname_ln85     (specloopname     ) [ 0000000000000000000000000000000000000000000000000000]
pts_x_load            (load             ) [ 0000000000000000000000000000000000000000000000000000]
pts_x_1_load          (load             ) [ 0000000000000000000000000000000000000000000000000000]
pts_x_2_load          (load             ) [ 0000000000000000000000000000000000000000000000000000]
pts_x_3_load          (load             ) [ 0000000000000000000000000000000000000000000000000000]
key_x                 (sparsemux        ) [ 0000000000000000001111111000000000000000000000000000]
pts_y_load            (load             ) [ 0000000000000000000000000000000000000000000000000000]
pts_y_1_load          (load             ) [ 0000000000000000000000000000000000000000000000000000]
pts_y_2_load          (load             ) [ 0000000000000000000000000000000000000000000000000000]
pts_y_3_load          (load             ) [ 0000000000000000000000000000000000000000000000000000]
key_y                 (sparsemux        ) [ 0000000000000000001111111000000000000000000000000000]
br_ln90               (br               ) [ 0000000000000000111111111000000000000000000000000000]
j                     (phi              ) [ 0000000000000000001111110000000000000000000000000000]
tmp_128               (bitselect        ) [ 0000000000000000111111111000000000000000000000000000]
br_ln90               (br               ) [ 0000000000000000111111111000000000000000000000000000]
lshr_ln3              (partselect       ) [ 0000000000000000000000000000000000000000000000000000]
zext_ln89             (zext             ) [ 0000000000000000000111100000000000000000000000000000]
pts_x_addr_1          (getelementptr    ) [ 0000000000000000000100000000000000000000000000000000]
pts_x_1_addr_1        (getelementptr    ) [ 0000000000000000000100000000000000000000000000000000]
pts_x_2_addr_1        (getelementptr    ) [ 0000000000000000000100000000000000000000000000000000]
pts_x_3_addr_1        (getelementptr    ) [ 0000000000000000000100000000000000000000000000000000]
trunc_ln90            (trunc            ) [ 0000000000000000000011110000000000000000000000000000]
pts_x_load_1          (load             ) [ 0000000000000000000000000000000000000000000000000000]
pts_x_1_load_1        (load             ) [ 0000000000000000000000000000000000000000000000000000]
pts_x_2_load_1        (load             ) [ 0000000000000000000000000000000000000000000000000000]
pts_x_3_load_1        (load             ) [ 0000000000000000000000000000000000000000000000000000]
tmp                   (sparsemux        ) [ 0000000000000000000011110000000000000000000000000000]
trunc_ln90_1          (trunc            ) [ 0000000000000000111111111000000000000000000000000000]
specloopname_ln90     (specloopname     ) [ 0000000000000000000000000000000000000000000000000000]
add_ln89              (add              ) [ 0000000000000000000001100000000000000000000000000000]
icmp_ln90             (icmp             ) [ 0000000000000000111111111000000000000000000000000000]
br_ln90               (br               ) [ 0000000000000000000000000000000000000000000000000000]
icmp_ln90_1           (icmp             ) [ 0000000000000000111111111000000000000000000000000000]
br_ln90               (br               ) [ 0000000000000000111111111000000000000000000000000000]
pts_y_addr_1          (getelementptr    ) [ 0000000000000000000001000000000000000000000000000000]
pts_y_1_addr_1        (getelementptr    ) [ 0000000000000000000001000000000000000000000000000000]
pts_y_2_addr_1        (getelementptr    ) [ 0000000000000000000001000000000000000000000000000000]
pts_y_3_addr_1        (getelementptr    ) [ 0000000000000000000001000000000000000000000000000000]
pts_y_load_1          (load             ) [ 0000000000000000000000000000000000000000000000000000]
pts_y_1_load_1        (load             ) [ 0000000000000000000000000000000000000000000000000000]
pts_y_2_load_1        (load             ) [ 0000000000000000000000000000000000000000000000000000]
pts_y_3_load_1        (load             ) [ 0000000000000000000000000000000000000000000000000000]
tmp_2                 (sparsemux        ) [ 0000000000000000000000000000000000000000000000000000]
icmp_ln90_2           (icmp             ) [ 0000000000000000111110111000000000000000000000000000]
br_ln90               (br               ) [ 0000000000000000111111111000000000000000000000000000]
pts_y_addr_3          (getelementptr    ) [ 0000000000000000000000010000000000000000000000000000]
pts_y_1_addr_3        (getelementptr    ) [ 0000000000000000000000010000000000000000000000000000]
pts_y_2_addr_3        (getelementptr    ) [ 0000000000000000000000010000000000000000000000000000]
pts_y_3_addr_3        (getelementptr    ) [ 0000000000000000000000010000000000000000000000000000]
lshr_ln8              (partselect       ) [ 0000000000000000000000010000000000000000000000000000]
zext_ln92             (zext             ) [ 0000000000000000000000000000000000000000000000000000]
pts_x_addr_3          (getelementptr    ) [ 0000000000000000000000000000000000000000000000000000]
pts_x_1_addr_3        (getelementptr    ) [ 0000000000000000000000000000000000000000000000000000]
pts_x_2_addr_3        (getelementptr    ) [ 0000000000000000000000000000000000000000000000000000]
pts_x_3_addr_3        (getelementptr    ) [ 0000000000000000000000000000000000000000000000000000]
pts_y_addr_4          (getelementptr    ) [ 0000000000000000000000000000000000000000000000000000]
pts_y_1_addr_4        (getelementptr    ) [ 0000000000000000000000000000000000000000000000000000]
pts_y_2_addr_4        (getelementptr    ) [ 0000000000000000000000000000000000000000000000000000]
pts_y_3_addr_4        (getelementptr    ) [ 0000000000000000000000000000000000000000000000000000]
pts_y_load_6          (load             ) [ 0000000000000000000000000000000000000000000000000000]
pts_y_1_load_6        (load             ) [ 0000000000000000000000000000000000000000000000000000]
pts_y_2_load_6        (load             ) [ 0000000000000000000000000000000000000000000000000000]
pts_y_3_load_6        (load             ) [ 0000000000000000000000000000000000000000000000000000]
tmp_17                (sparsemux        ) [ 0000000000000000000000000000000000000000000000000000]
switch_ln92           (switch           ) [ 0000000000000000000000000000000000000000000000000000]
store_ln92            (store            ) [ 0000000000000000000000000000000000000000000000000000]
store_ln92            (store            ) [ 0000000000000000000000000000000000000000000000000000]
br_ln92               (br               ) [ 0000000000000000000000000000000000000000000000000000]
store_ln92            (store            ) [ 0000000000000000000000000000000000000000000000000000]
store_ln92            (store            ) [ 0000000000000000000000000000000000000000000000000000]
br_ln92               (br               ) [ 0000000000000000000000000000000000000000000000000000]
store_ln92            (store            ) [ 0000000000000000000000000000000000000000000000000000]
store_ln92            (store            ) [ 0000000000000000000000000000000000000000000000000000]
br_ln92               (br               ) [ 0000000000000000000000000000000000000000000000000000]
store_ln92            (store            ) [ 0000000000000000000000000000000000000000000000000000]
store_ln92            (store            ) [ 0000000000000000000000000000000000000000000000000000]
br_ln92               (br               ) [ 0000000000000000000000000000000000000000000000000000]
add_ln93              (add              ) [ 0000000000000000111111111000000000000000000000000000]
br_ln90               (br               ) [ 0000000000000000111111111000000000000000000000000000]
j_0_lcssa_ph          (phi              ) [ 0000000000000000000000001000000000000000000000000000]
trunc_ln95            (trunc            ) [ 0000000000000000111111111000000000000000000000000000]
add_ln95              (add              ) [ 0000000000000000000000000000000000000000000000000000]
lshr_ln6              (partselect       ) [ 0000000000000000000000000000000000000000000000000000]
zext_ln95             (zext             ) [ 0000000000000000000000000000000000000000000000000000]
pts_x_addr_2          (getelementptr    ) [ 0000000000000000000000000000000000000000000000000000]
pts_x_1_addr_2        (getelementptr    ) [ 0000000000000000000000000000000000000000000000000000]
pts_x_2_addr_2        (getelementptr    ) [ 0000000000000000000000000000000000000000000000000000]
pts_x_3_addr_2        (getelementptr    ) [ 0000000000000000000000000000000000000000000000000000]
pts_y_addr_2          (getelementptr    ) [ 0000000000000000000000000000000000000000000000000000]
pts_y_1_addr_2        (getelementptr    ) [ 0000000000000000000000000000000000000000000000000000]
pts_y_2_addr_2        (getelementptr    ) [ 0000000000000000000000000000000000000000000000000000]
pts_y_3_addr_2        (getelementptr    ) [ 0000000000000000000000000000000000000000000000000000]
switch_ln95           (switch           ) [ 0000000000000000000000000000000000000000000000000000]
store_ln95            (store            ) [ 0000000000000000000000000000000000000000000000000000]
store_ln95            (store            ) [ 0000000000000000000000000000000000000000000000000000]
br_ln95               (br               ) [ 0000000000000000000000000000000000000000000000000000]
store_ln95            (store            ) [ 0000000000000000000000000000000000000000000000000000]
store_ln95            (store            ) [ 0000000000000000000000000000000000000000000000000000]
br_ln95               (br               ) [ 0000000000000000000000000000000000000000000000000000]
store_ln95            (store            ) [ 0000000000000000000000000000000000000000000000000000]
store_ln95            (store            ) [ 0000000000000000000000000000000000000000000000000000]
br_ln95               (br               ) [ 0000000000000000000000000000000000000000000000000000]
store_ln95            (store            ) [ 0000000000000000000000000000000000000000000000000000]
store_ln95            (store            ) [ 0000000000000000000000000000000000000000000000000000]
br_ln95               (br               ) [ 0000000000000000000000000000000000000000000000000000]
i_load_1              (load             ) [ 0000000000000000000000000000000000000000000000000000]
add_ln85_1            (add              ) [ 0000000000000000000000000000000000000000000000000000]
store_ln85            (store            ) [ 0000000000000000000000000000000000000000000000000000]
store_ln85            (store            ) [ 0000000000000000000000000000000000000000000000000000]
br_ln85               (br               ) [ 0000000000000000000000000000000000000000000000000000]
call_ln47             (call             ) [ 0000000000000000000000000000000000000000000000000000]
k_loc_load            (load             ) [ 0000000000000000000000000001000000000000000000000000]
t                     (add              ) [ 0000000000000000000000000001000000000000000000000000]
add_ln118             (add              ) [ 0000000000000000000000000001000000000000000000000000]
call_ln118            (call             ) [ 0000000000000000000000000000000000000000000000000000]
k_1_loc_load          (load             ) [ 0000000000000000000000000000000000000000000000000000]
hs                    (add              ) [ 0000000000000000000000000000011111000000000000000000]
write_ln131           (write            ) [ 0000000000000000000000000000000000000000000000000000]
empty_45              (wait             ) [ 0000000000000000000000000000000000000000000000000000]
call_ln0              (call             ) [ 0000000000000000000000000000000000000000000000000000]
empty_46              (wait             ) [ 0000000000000000000000000000000000000000000000000000]
empty_47              (wait             ) [ 0000000000000000000000000000000000000000000000000000]
call_ln130            (call             ) [ 0000000000000000000000000000000000000000000000000000]
empty_48              (wait             ) [ 0000000000000000000000000000000000000000000000000000]
gmem1_addr_1          (getelementptr    ) [ 0000000000000000000000000000000000011111110000000000]
empty_49              (writereq         ) [ 0000000000000000000000000000000000000000000000000000]
empty_50              (wait             ) [ 0000000000000000000000000000000000000000000000000000]
call_ln0              (call             ) [ 0000000000000000000000000000000000000000000000000000]
empty_51              (writeresp        ) [ 0000000000000000000000000000000000000000000000000000]
br_ln162              (br               ) [ 0000000000000000000000000000000000000000000000000000]
ret_ln162             (ret              ) [ 0000000000000000000000000000000000000000000000000000]
empty_40              (wait             ) [ 0000000000000000000000000000000000000000000000000000]
call_ln0              (call             ) [ 0000000000000000000000000000000000000000000000000000]
empty_41              (wait             ) [ 0000000000000000000000000000000000000000000000000000]
gmem1_addr            (getelementptr    ) [ 0000000000000000000000000000000000000000000001111111]
empty_42              (writereq         ) [ 0000000000000000000000000000000000000000000000000000]
empty_43              (wait             ) [ 0000000000000000000000000000000000000000000000000000]
call_ln0              (call             ) [ 0000000000000000000000000000000000000000000000000000]
empty_44              (writeresp        ) [ 0000000000000000000000000000000000000000000000000000]
br_ln81               (br               ) [ 0000000000000000000000000000000000000000000000000000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="gmem0">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="gmem0"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="gmem1">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="gmem1"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="in_data">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="in_data"/></StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="out_data">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="out_data"/></StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="rows">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="rows"/></StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="cols">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="cols"/></StgValue>
</bind>
</comp>

<comp id="12" class="1000" name="hull_size">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="hull_size"/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.s_axilite.i32"/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.s_axilite.i64"/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_ReadReq.m_axi.p1i8"/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Wait"/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="convex_hull_accel_Pipeline_VITIS_LOOP_34_1_VITIS_LOOP_36_2"/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="convex_hull_accel_Pipeline_VITIS_LOOP_47_3_VITIS_LOOP_49_4"/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecTopModule"/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_9"/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_10"/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_16"/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_17"/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_18"/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecBitsMap"/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_19"/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty"/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_0"/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_1"/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_2"/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_3"/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_4"/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_5"/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_6"/></StgValue>
</bind>
</comp>

<comp id="70" class="1001" name="const_70">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_7"/></StgValue>
</bind>
</comp>

<comp id="72" class="1001" name="const_72">
<pin_list>
<pin id="73" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecChannel"/></StgValue>
</bind>
</comp>

<comp id="74" class="1001" name="const_74">
<pin_list>
<pin id="75" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="in_img_OC_data_str"/></StgValue>
</bind>
</comp>

<comp id="76" class="1001" name="const_76">
<pin_list>
<pin id="77" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="78" class="1001" name="const_78">
<pin_list>
<pin id="79" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str"/></StgValue>
</bind>
</comp>

<comp id="80" class="1001" name="const_80">
<pin_list>
<pin id="81" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="82" class="1001" name="const_82">
<pin_list>
<pin id="83" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_8"/></StgValue>
</bind>
</comp>

<comp id="84" class="1001" name="const_84">
<pin_list>
<pin id="85" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="out_img_OC_data_str"/></StgValue>
</bind>
</comp>

<comp id="86" class="1001" name="const_86">
<pin_list>
<pin id="87" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="88" class="1001" name="const_88">
<pin_list>
<pin id="89" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="90" class="1001" name="const_90">
<pin_list>
<pin id="91" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="92" class="1001" name="const_92">
<pin_list>
<pin id="93" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="94" class="1001" name="const_94">
<pin_list>
<pin id="95" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.s_axilite.i32P0A"/></StgValue>
</bind>
</comp>

<comp id="96" class="1001" name="const_96">
<pin_list>
<pin id="97" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="98" class="1001" name="const_98">
<pin_list>
<pin id="99" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="100" class="1001" name="const_100">
<pin_list>
<pin id="101" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="102" class="1001" name="const_102">
<pin_list>
<pin id="103" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="104" class="1001" name="const_104">
<pin_list>
<pin id="105" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i4.i31.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="106" class="1001" name="const_106">
<pin_list>
<pin id="107" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="108" class="1001" name="const_108">
<pin_list>
<pin id="109" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="110" class="1001" name="const_110">
<pin_list>
<pin id="111" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="convex_hull_accel_Pipeline_VITIS_LOOP_104_11"/></StgValue>
</bind>
</comp>

<comp id="112" class="1001" name="const_112">
<pin_list>
<pin id="113" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="114" class="1001" name="const_114">
<pin_list>
<pin id="115" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="116" class="1001" name="const_116">
<pin_list>
<pin id="117" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_15"/></StgValue>
</bind>
</comp>

<comp id="118" class="1001" name="const_118">
<pin_list>
<pin id="119" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SparseMux.ap_auto.4i32.i32.i2"/></StgValue>
</bind>
</comp>

<comp id="120" class="1001" name="const_120">
<pin_list>
<pin id="121" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="122" class="1001" name="const_122">
<pin_list>
<pin id="123" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="124" class="1001" name="const_124">
<pin_list>
<pin id="125" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="126" class="1001" name="const_126">
<pin_list>
<pin id="127" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="128" class="1001" name="const_128">
<pin_list>
<pin id="129" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="130" class="1001" name="const_130">
<pin_list>
<pin id="131" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitSelect.i1.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="132" class="1001" name="const_132">
<pin_list>
<pin id="133" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="134" class="1001" name="const_134">
<pin_list>
<pin id="135" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i4.i32.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="136" class="1001" name="const_136">
<pin_list>
<pin id="137" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_14"/></StgValue>
</bind>
</comp>

<comp id="138" class="1001" name="const_138">
<pin_list>
<pin id="139" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="140" class="1001" name="const_140">
<pin_list>
<pin id="141" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i4.i6.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="142" class="1001" name="const_142">
<pin_list>
<pin id="143" dir="1" index="0" bw="1" slack="5"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="144" class="1001" name="const_144">
<pin_list>
<pin id="145" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="146" class="1001" name="const_146">
<pin_list>
<pin id="147" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="convex_hull_accel_Pipeline_VITIS_LOOP_118_13"/></StgValue>
</bind>
</comp>

<comp id="148" class="1001" name="const_148">
<pin_list>
<pin id="149" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="convex_hull_accel_Pipeline_VITIS_LOOP_134_15_VITIS_LOOP_136_16"/></StgValue>
</bind>
</comp>

<comp id="150" class="1001" name="const_150">
<pin_list>
<pin id="151" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="convex_hull_accel_Pipeline_VITIS_LOOP_143_17"/></StgValue>
</bind>
</comp>

<comp id="152" class="1001" name="const_152">
<pin_list>
<pin id="153" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_WriteReq.m_axi.p1i8"/></StgValue>
</bind>
</comp>

<comp id="154" class="1001" name="const_154">
<pin_list>
<pin id="155" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="convex_hull_accel_Pipeline_VITIS_LOOP_154_18_VITIS_LOOP_156_19"/></StgValue>
</bind>
</comp>

<comp id="156" class="1001" name="const_156">
<pin_list>
<pin id="157" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_WriteResp.m_axi.p1i8"/></StgValue>
</bind>
</comp>

<comp id="158" class="1001" name="const_158">
<pin_list>
<pin id="159" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="convex_hull_accel_Pipeline_VITIS_LOOP_63_5_VITIS_LOOP_65_6"/></StgValue>
</bind>
</comp>

<comp id="160" class="1001" name="const_160">
<pin_list>
<pin id="161" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="convex_hull_accel_Pipeline_VITIS_LOOP_73_7_VITIS_LOOP_75_8"/></StgValue>
</bind>
</comp>

<comp id="162" class="1004" name="k_1_loc_fu_162">
<pin_list>
<pin id="163" dir="0" index="0" bw="1" slack="0"/>
<pin id="164" dir="1" index="1" bw="32" slack="17"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="k_1_loc/1 "/>
</bind>
</comp>

<comp id="166" class="1004" name="k_loc_fu_166">
<pin_list>
<pin id="167" dir="0" index="0" bw="1" slack="0"/>
<pin id="168" dir="1" index="1" bw="32" slack="15"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="k_loc/1 "/>
</bind>
</comp>

<comp id="170" class="1004" name="count_loc_fu_170">
<pin_list>
<pin id="171" dir="0" index="0" bw="1" slack="0"/>
<pin id="172" dir="1" index="1" bw="32" slack="12"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="count_loc/1 "/>
</bind>
</comp>

<comp id="174" class="1004" name="in_img_data_fu_174">
<pin_list>
<pin id="175" dir="0" index="0" bw="1" slack="0"/>
<pin id="176" dir="1" index="1" bw="8" slack="9"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="in_img_data/1 "/>
</bind>
</comp>

<comp id="178" class="1004" name="out_img_data_fu_178">
<pin_list>
<pin id="179" dir="0" index="0" bw="1" slack="0"/>
<pin id="180" dir="1" index="1" bw="8" slack="14"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="out_img_data/1 "/>
</bind>
</comp>

<comp id="182" class="1004" name="pts_x_alloca_fu_182">
<pin_list>
<pin id="183" dir="0" index="0" bw="1" slack="0"/>
<pin id="184" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="pts_x/1 "/>
</bind>
</comp>

<comp id="186" class="1004" name="pts_x_1_alloca_fu_186">
<pin_list>
<pin id="187" dir="0" index="0" bw="1" slack="0"/>
<pin id="188" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="pts_x_1/1 "/>
</bind>
</comp>

<comp id="190" class="1004" name="pts_x_2_alloca_fu_190">
<pin_list>
<pin id="191" dir="0" index="0" bw="1" slack="0"/>
<pin id="192" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="pts_x_2/1 "/>
</bind>
</comp>

<comp id="194" class="1004" name="pts_x_3_alloca_fu_194">
<pin_list>
<pin id="195" dir="0" index="0" bw="1" slack="0"/>
<pin id="196" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="pts_x_3/1 "/>
</bind>
</comp>

<comp id="198" class="1004" name="pts_y_alloca_fu_198">
<pin_list>
<pin id="199" dir="0" index="0" bw="1" slack="0"/>
<pin id="200" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="pts_y/1 "/>
</bind>
</comp>

<comp id="202" class="1004" name="pts_y_1_alloca_fu_202">
<pin_list>
<pin id="203" dir="0" index="0" bw="1" slack="0"/>
<pin id="204" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="pts_y_1/1 "/>
</bind>
</comp>

<comp id="206" class="1004" name="pts_y_2_alloca_fu_206">
<pin_list>
<pin id="207" dir="0" index="0" bw="1" slack="0"/>
<pin id="208" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="pts_y_2/1 "/>
</bind>
</comp>

<comp id="210" class="1004" name="pts_y_3_alloca_fu_210">
<pin_list>
<pin id="211" dir="0" index="0" bw="1" slack="0"/>
<pin id="212" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="pts_y_3/1 "/>
</bind>
</comp>

<comp id="214" class="1004" name="hull_x_alloca_fu_214">
<pin_list>
<pin id="215" dir="0" index="0" bw="1" slack="0"/>
<pin id="216" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="hull_x/1 "/>
</bind>
</comp>

<comp id="218" class="1004" name="hull_x_1_alloca_fu_218">
<pin_list>
<pin id="219" dir="0" index="0" bw="1" slack="0"/>
<pin id="220" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="hull_x_1/1 "/>
</bind>
</comp>

<comp id="222" class="1004" name="hull_x_2_alloca_fu_222">
<pin_list>
<pin id="223" dir="0" index="0" bw="1" slack="0"/>
<pin id="224" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="hull_x_2/1 "/>
</bind>
</comp>

<comp id="226" class="1004" name="hull_x_3_alloca_fu_226">
<pin_list>
<pin id="227" dir="0" index="0" bw="1" slack="0"/>
<pin id="228" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="hull_x_3/1 "/>
</bind>
</comp>

<comp id="230" class="1004" name="hull_y_alloca_fu_230">
<pin_list>
<pin id="231" dir="0" index="0" bw="1" slack="0"/>
<pin id="232" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="hull_y/1 "/>
</bind>
</comp>

<comp id="234" class="1004" name="hull_y_1_alloca_fu_234">
<pin_list>
<pin id="235" dir="0" index="0" bw="1" slack="0"/>
<pin id="236" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="hull_y_1/1 "/>
</bind>
</comp>

<comp id="238" class="1004" name="hull_y_2_alloca_fu_238">
<pin_list>
<pin id="239" dir="0" index="0" bw="1" slack="0"/>
<pin id="240" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="hull_y_2/1 "/>
</bind>
</comp>

<comp id="242" class="1004" name="hull_y_3_alloca_fu_242">
<pin_list>
<pin id="243" dir="0" index="0" bw="1" slack="0"/>
<pin id="244" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="hull_y_3/1 "/>
</bind>
</comp>

<comp id="246" class="1004" name="indvars_iv189_fu_246">
<pin_list>
<pin id="247" dir="0" index="0" bw="1" slack="0"/>
<pin id="248" dir="1" index="1" bw="31" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="indvars_iv189/15 "/>
</bind>
</comp>

<comp id="250" class="1004" name="i_fu_250">
<pin_list>
<pin id="251" dir="0" index="0" bw="1" slack="0"/>
<pin id="252" dir="1" index="1" bw="31" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="i/15 "/>
</bind>
</comp>

<comp id="254" class="1004" name="cols_read_read_fu_254">
<pin_list>
<pin id="255" dir="0" index="0" bw="32" slack="0"/>
<pin id="256" dir="0" index="1" bw="32" slack="0"/>
<pin id="257" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="cols_read/1 "/>
</bind>
</comp>

<comp id="260" class="1004" name="rows_read_read_fu_260">
<pin_list>
<pin id="261" dir="0" index="0" bw="32" slack="0"/>
<pin id="262" dir="0" index="1" bw="32" slack="0"/>
<pin id="263" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="rows_read/1 "/>
</bind>
</comp>

<comp id="266" class="1004" name="out_data_read_read_fu_266">
<pin_list>
<pin id="267" dir="0" index="0" bw="64" slack="0"/>
<pin id="268" dir="0" index="1" bw="64" slack="0"/>
<pin id="269" dir="1" index="2" bw="64" slack="17"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="out_data_read/1 "/>
</bind>
</comp>

<comp id="272" class="1004" name="in_data_read_read_fu_272">
<pin_list>
<pin id="273" dir="0" index="0" bw="64" slack="0"/>
<pin id="274" dir="0" index="1" bw="64" slack="0"/>
<pin id="275" dir="1" index="2" bw="64" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="in_data_read/1 "/>
</bind>
</comp>

<comp id="278" class="1004" name="grp_readreq_fu_278">
<pin_list>
<pin id="279" dir="0" index="0" bw="1" slack="0"/>
<pin id="280" dir="0" index="1" bw="8" slack="0"/>
<pin id="281" dir="0" index="2" bw="15" slack="0"/>
<pin id="282" dir="1" index="3" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="readreq(1154) " fcode="readreq"/>
<opset="empty_35/2 "/>
</bind>
</comp>

<comp id="284" class="1004" name="grp_write_fu_284">
<pin_list>
<pin id="285" dir="0" index="0" bw="0" slack="0"/>
<pin id="286" dir="0" index="1" bw="32" slack="0"/>
<pin id="287" dir="0" index="2" bw="32" slack="0"/>
<pin id="288" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln61/15 write_ln131/28 "/>
</bind>
</comp>

<comp id="292" class="1004" name="grp_writeresp_fu_292">
<pin_list>
<pin id="293" dir="0" index="0" bw="1" slack="0"/>
<pin id="294" dir="0" index="1" bw="8" slack="0"/>
<pin id="295" dir="0" index="2" bw="15" slack="24"/>
<pin id="296" dir="1" index="3" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="writereq(1155) writeresp(1158) " fcode="writeresp"/>
<opset="empty_49/34 empty_51/37 "/>
</bind>
</comp>

<comp id="299" class="1004" name="grp_writeresp_fu_299">
<pin_list>
<pin id="300" dir="0" index="0" bw="1" slack="0"/>
<pin id="301" dir="0" index="1" bw="8" slack="0"/>
<pin id="302" dir="0" index="2" bw="15" slack="16"/>
<pin id="303" dir="1" index="3" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="writereq(1155) writeresp(1158) " fcode="writeresp"/>
<opset="empty_42/44 empty_44/47 "/>
</bind>
</comp>

<comp id="306" class="1004" name="pts_x_addr_gep_fu_306">
<pin_list>
<pin id="307" dir="0" index="0" bw="32" slack="2147483647"/>
<pin id="308" dir="0" index="1" bw="1" slack="0"/>
<pin id="309" dir="0" index="2" bw="4" slack="0"/>
<pin id="310" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="pts_x_addr/16 "/>
</bind>
</comp>

<comp id="312" class="1004" name="pts_x_1_addr_gep_fu_312">
<pin_list>
<pin id="313" dir="0" index="0" bw="32" slack="2147483647"/>
<pin id="314" dir="0" index="1" bw="1" slack="0"/>
<pin id="315" dir="0" index="2" bw="4" slack="0"/>
<pin id="316" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="pts_x_1_addr/16 "/>
</bind>
</comp>

<comp id="318" class="1004" name="pts_x_2_addr_gep_fu_318">
<pin_list>
<pin id="319" dir="0" index="0" bw="32" slack="2147483647"/>
<pin id="320" dir="0" index="1" bw="1" slack="0"/>
<pin id="321" dir="0" index="2" bw="4" slack="0"/>
<pin id="322" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="pts_x_2_addr/16 "/>
</bind>
</comp>

<comp id="324" class="1004" name="pts_x_3_addr_gep_fu_324">
<pin_list>
<pin id="325" dir="0" index="0" bw="32" slack="2147483647"/>
<pin id="326" dir="0" index="1" bw="1" slack="0"/>
<pin id="327" dir="0" index="2" bw="4" slack="0"/>
<pin id="328" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="pts_x_3_addr/16 "/>
</bind>
</comp>

<comp id="330" class="1004" name="pts_y_addr_gep_fu_330">
<pin_list>
<pin id="331" dir="0" index="0" bw="32" slack="2147483647"/>
<pin id="332" dir="0" index="1" bw="1" slack="0"/>
<pin id="333" dir="0" index="2" bw="4" slack="0"/>
<pin id="334" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="pts_y_addr/16 "/>
</bind>
</comp>

<comp id="336" class="1004" name="pts_y_1_addr_gep_fu_336">
<pin_list>
<pin id="337" dir="0" index="0" bw="32" slack="2147483647"/>
<pin id="338" dir="0" index="1" bw="1" slack="0"/>
<pin id="339" dir="0" index="2" bw="4" slack="0"/>
<pin id="340" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="pts_y_1_addr/16 "/>
</bind>
</comp>

<comp id="342" class="1004" name="pts_y_2_addr_gep_fu_342">
<pin_list>
<pin id="343" dir="0" index="0" bw="32" slack="2147483647"/>
<pin id="344" dir="0" index="1" bw="1" slack="0"/>
<pin id="345" dir="0" index="2" bw="4" slack="0"/>
<pin id="346" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="pts_y_2_addr/16 "/>
</bind>
</comp>

<comp id="348" class="1004" name="pts_y_3_addr_gep_fu_348">
<pin_list>
<pin id="349" dir="0" index="0" bw="32" slack="2147483647"/>
<pin id="350" dir="0" index="1" bw="1" slack="0"/>
<pin id="351" dir="0" index="2" bw="4" slack="0"/>
<pin id="352" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="pts_y_3_addr/16 "/>
</bind>
</comp>

<comp id="354" class="1004" name="grp_access_fu_354">
<pin_list>
<pin id="355" dir="0" index="0" bw="4" slack="0"/>
<pin id="356" dir="0" index="1" bw="32" slack="4"/>
<pin id="357" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="358" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) store(28) " fcode="store"/>
<opset="pts_x_load/16 pts_x_load_1/18 store_ln92/23 store_ln95/24 "/>
</bind>
</comp>

<comp id="360" class="1004" name="grp_access_fu_360">
<pin_list>
<pin id="361" dir="0" index="0" bw="4" slack="0"/>
<pin id="362" dir="0" index="1" bw="32" slack="4"/>
<pin id="363" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="364" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) store(28) " fcode="store"/>
<opset="pts_x_1_load/16 pts_x_1_load_1/18 store_ln92/23 store_ln95/24 "/>
</bind>
</comp>

<comp id="366" class="1004" name="grp_access_fu_366">
<pin_list>
<pin id="367" dir="0" index="0" bw="4" slack="0"/>
<pin id="368" dir="0" index="1" bw="32" slack="4"/>
<pin id="369" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="370" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) store(28) " fcode="store"/>
<opset="pts_x_2_load/16 pts_x_2_load_1/18 store_ln92/23 store_ln95/24 "/>
</bind>
</comp>

<comp id="372" class="1004" name="grp_access_fu_372">
<pin_list>
<pin id="373" dir="0" index="0" bw="4" slack="0"/>
<pin id="374" dir="0" index="1" bw="32" slack="4"/>
<pin id="375" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="376" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) store(28) " fcode="store"/>
<opset="pts_x_3_load/16 pts_x_3_load_1/18 store_ln92/23 store_ln95/24 "/>
</bind>
</comp>

<comp id="378" class="1004" name="grp_access_fu_378">
<pin_list>
<pin id="379" dir="0" index="0" bw="4" slack="0"/>
<pin id="380" dir="0" index="1" bw="32" slack="0"/>
<pin id="381" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="382" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) store(28) " fcode="store"/>
<opset="pts_y_load/16 pts_y_load_1/20 pts_y_load_6/22 store_ln92/23 store_ln95/24 "/>
</bind>
</comp>

<comp id="384" class="1004" name="grp_access_fu_384">
<pin_list>
<pin id="385" dir="0" index="0" bw="4" slack="0"/>
<pin id="386" dir="0" index="1" bw="32" slack="0"/>
<pin id="387" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="388" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) store(28) " fcode="store"/>
<opset="pts_y_1_load/16 pts_y_1_load_1/20 pts_y_1_load_6/22 store_ln92/23 store_ln95/24 "/>
</bind>
</comp>

<comp id="390" class="1004" name="grp_access_fu_390">
<pin_list>
<pin id="391" dir="0" index="0" bw="4" slack="0"/>
<pin id="392" dir="0" index="1" bw="32" slack="0"/>
<pin id="393" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="394" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) store(28) " fcode="store"/>
<opset="pts_y_2_load/16 pts_y_2_load_1/20 pts_y_2_load_6/22 store_ln92/23 store_ln95/24 "/>
</bind>
</comp>

<comp id="396" class="1004" name="grp_access_fu_396">
<pin_list>
<pin id="397" dir="0" index="0" bw="4" slack="0"/>
<pin id="398" dir="0" index="1" bw="32" slack="0"/>
<pin id="399" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="400" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) store(28) " fcode="store"/>
<opset="pts_y_3_load/16 pts_y_3_load_1/20 pts_y_3_load_6/22 store_ln92/23 store_ln95/24 "/>
</bind>
</comp>

<comp id="402" class="1004" name="pts_x_addr_1_gep_fu_402">
<pin_list>
<pin id="403" dir="0" index="0" bw="32" slack="2147483647"/>
<pin id="404" dir="0" index="1" bw="1" slack="0"/>
<pin id="405" dir="0" index="2" bw="4" slack="0"/>
<pin id="406" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="pts_x_addr_1/18 "/>
</bind>
</comp>

<comp id="408" class="1004" name="pts_x_1_addr_1_gep_fu_408">
<pin_list>
<pin id="409" dir="0" index="0" bw="32" slack="2147483647"/>
<pin id="410" dir="0" index="1" bw="1" slack="0"/>
<pin id="411" dir="0" index="2" bw="4" slack="0"/>
<pin id="412" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="pts_x_1_addr_1/18 "/>
</bind>
</comp>

<comp id="414" class="1004" name="pts_x_2_addr_1_gep_fu_414">
<pin_list>
<pin id="415" dir="0" index="0" bw="32" slack="2147483647"/>
<pin id="416" dir="0" index="1" bw="1" slack="0"/>
<pin id="417" dir="0" index="2" bw="4" slack="0"/>
<pin id="418" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="pts_x_2_addr_1/18 "/>
</bind>
</comp>

<comp id="420" class="1004" name="pts_x_3_addr_1_gep_fu_420">
<pin_list>
<pin id="421" dir="0" index="0" bw="32" slack="2147483647"/>
<pin id="422" dir="0" index="1" bw="1" slack="0"/>
<pin id="423" dir="0" index="2" bw="4" slack="0"/>
<pin id="424" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="pts_x_3_addr_1/18 "/>
</bind>
</comp>

<comp id="430" class="1004" name="pts_y_addr_1_gep_fu_430">
<pin_list>
<pin id="431" dir="0" index="0" bw="32" slack="2147483647"/>
<pin id="432" dir="0" index="1" bw="1" slack="0"/>
<pin id="433" dir="0" index="2" bw="4" slack="2"/>
<pin id="434" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="pts_y_addr_1/20 "/>
</bind>
</comp>

<comp id="436" class="1004" name="pts_y_1_addr_1_gep_fu_436">
<pin_list>
<pin id="437" dir="0" index="0" bw="32" slack="2147483647"/>
<pin id="438" dir="0" index="1" bw="1" slack="0"/>
<pin id="439" dir="0" index="2" bw="4" slack="2"/>
<pin id="440" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="pts_y_1_addr_1/20 "/>
</bind>
</comp>

<comp id="442" class="1004" name="pts_y_2_addr_1_gep_fu_442">
<pin_list>
<pin id="443" dir="0" index="0" bw="32" slack="2147483647"/>
<pin id="444" dir="0" index="1" bw="1" slack="0"/>
<pin id="445" dir="0" index="2" bw="4" slack="2"/>
<pin id="446" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="pts_y_2_addr_1/20 "/>
</bind>
</comp>

<comp id="448" class="1004" name="pts_y_3_addr_1_gep_fu_448">
<pin_list>
<pin id="449" dir="0" index="0" bw="32" slack="2147483647"/>
<pin id="450" dir="0" index="1" bw="1" slack="0"/>
<pin id="451" dir="0" index="2" bw="4" slack="2"/>
<pin id="452" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="pts_y_3_addr_1/20 "/>
</bind>
</comp>

<comp id="458" class="1004" name="pts_y_addr_3_gep_fu_458">
<pin_list>
<pin id="459" dir="0" index="0" bw="32" slack="2147483647"/>
<pin id="460" dir="0" index="1" bw="1" slack="0"/>
<pin id="461" dir="0" index="2" bw="4" slack="4"/>
<pin id="462" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="pts_y_addr_3/22 "/>
</bind>
</comp>

<comp id="464" class="1004" name="pts_y_1_addr_3_gep_fu_464">
<pin_list>
<pin id="465" dir="0" index="0" bw="32" slack="2147483647"/>
<pin id="466" dir="0" index="1" bw="1" slack="0"/>
<pin id="467" dir="0" index="2" bw="4" slack="4"/>
<pin id="468" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="pts_y_1_addr_3/22 "/>
</bind>
</comp>

<comp id="470" class="1004" name="pts_y_2_addr_3_gep_fu_470">
<pin_list>
<pin id="471" dir="0" index="0" bw="32" slack="2147483647"/>
<pin id="472" dir="0" index="1" bw="1" slack="0"/>
<pin id="473" dir="0" index="2" bw="4" slack="4"/>
<pin id="474" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="pts_y_2_addr_3/22 "/>
</bind>
</comp>

<comp id="476" class="1004" name="pts_y_3_addr_3_gep_fu_476">
<pin_list>
<pin id="477" dir="0" index="0" bw="32" slack="2147483647"/>
<pin id="478" dir="0" index="1" bw="1" slack="0"/>
<pin id="479" dir="0" index="2" bw="4" slack="4"/>
<pin id="480" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="pts_y_3_addr_3/22 "/>
</bind>
</comp>

<comp id="486" class="1004" name="pts_x_addr_3_gep_fu_486">
<pin_list>
<pin id="487" dir="0" index="0" bw="32" slack="2147483647"/>
<pin id="488" dir="0" index="1" bw="1" slack="0"/>
<pin id="489" dir="0" index="2" bw="4" slack="0"/>
<pin id="490" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="pts_x_addr_3/23 "/>
</bind>
</comp>

<comp id="492" class="1004" name="pts_x_1_addr_3_gep_fu_492">
<pin_list>
<pin id="493" dir="0" index="0" bw="32" slack="2147483647"/>
<pin id="494" dir="0" index="1" bw="1" slack="0"/>
<pin id="495" dir="0" index="2" bw="4" slack="0"/>
<pin id="496" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="pts_x_1_addr_3/23 "/>
</bind>
</comp>

<comp id="498" class="1004" name="pts_x_2_addr_3_gep_fu_498">
<pin_list>
<pin id="499" dir="0" index="0" bw="32" slack="2147483647"/>
<pin id="500" dir="0" index="1" bw="1" slack="0"/>
<pin id="501" dir="0" index="2" bw="4" slack="0"/>
<pin id="502" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="pts_x_2_addr_3/23 "/>
</bind>
</comp>

<comp id="504" class="1004" name="pts_x_3_addr_3_gep_fu_504">
<pin_list>
<pin id="505" dir="0" index="0" bw="32" slack="2147483647"/>
<pin id="506" dir="0" index="1" bw="1" slack="0"/>
<pin id="507" dir="0" index="2" bw="4" slack="0"/>
<pin id="508" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="pts_x_3_addr_3/23 "/>
</bind>
</comp>

<comp id="510" class="1004" name="pts_y_addr_4_gep_fu_510">
<pin_list>
<pin id="511" dir="0" index="0" bw="32" slack="2147483647"/>
<pin id="512" dir="0" index="1" bw="1" slack="0"/>
<pin id="513" dir="0" index="2" bw="4" slack="0"/>
<pin id="514" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="pts_y_addr_4/23 "/>
</bind>
</comp>

<comp id="516" class="1004" name="pts_y_1_addr_4_gep_fu_516">
<pin_list>
<pin id="517" dir="0" index="0" bw="32" slack="2147483647"/>
<pin id="518" dir="0" index="1" bw="1" slack="0"/>
<pin id="519" dir="0" index="2" bw="4" slack="0"/>
<pin id="520" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="pts_y_1_addr_4/23 "/>
</bind>
</comp>

<comp id="522" class="1004" name="pts_y_2_addr_4_gep_fu_522">
<pin_list>
<pin id="523" dir="0" index="0" bw="32" slack="2147483647"/>
<pin id="524" dir="0" index="1" bw="1" slack="0"/>
<pin id="525" dir="0" index="2" bw="4" slack="0"/>
<pin id="526" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="pts_y_2_addr_4/23 "/>
</bind>
</comp>

<comp id="528" class="1004" name="pts_y_3_addr_4_gep_fu_528">
<pin_list>
<pin id="529" dir="0" index="0" bw="32" slack="2147483647"/>
<pin id="530" dir="0" index="1" bw="1" slack="0"/>
<pin id="531" dir="0" index="2" bw="4" slack="0"/>
<pin id="532" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="pts_y_3_addr_4/23 "/>
</bind>
</comp>

<comp id="542" class="1004" name="pts_x_addr_2_gep_fu_542">
<pin_list>
<pin id="543" dir="0" index="0" bw="32" slack="2147483647"/>
<pin id="544" dir="0" index="1" bw="1" slack="0"/>
<pin id="545" dir="0" index="2" bw="4" slack="0"/>
<pin id="546" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="pts_x_addr_2/24 "/>
</bind>
</comp>

<comp id="548" class="1004" name="pts_x_1_addr_2_gep_fu_548">
<pin_list>
<pin id="549" dir="0" index="0" bw="32" slack="2147483647"/>
<pin id="550" dir="0" index="1" bw="1" slack="0"/>
<pin id="551" dir="0" index="2" bw="4" slack="0"/>
<pin id="552" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="pts_x_1_addr_2/24 "/>
</bind>
</comp>

<comp id="554" class="1004" name="pts_x_2_addr_2_gep_fu_554">
<pin_list>
<pin id="555" dir="0" index="0" bw="32" slack="2147483647"/>
<pin id="556" dir="0" index="1" bw="1" slack="0"/>
<pin id="557" dir="0" index="2" bw="4" slack="0"/>
<pin id="558" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="pts_x_2_addr_2/24 "/>
</bind>
</comp>

<comp id="560" class="1004" name="pts_x_3_addr_2_gep_fu_560">
<pin_list>
<pin id="561" dir="0" index="0" bw="32" slack="2147483647"/>
<pin id="562" dir="0" index="1" bw="1" slack="0"/>
<pin id="563" dir="0" index="2" bw="4" slack="0"/>
<pin id="564" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="pts_x_3_addr_2/24 "/>
</bind>
</comp>

<comp id="566" class="1004" name="pts_y_addr_2_gep_fu_566">
<pin_list>
<pin id="567" dir="0" index="0" bw="32" slack="2147483647"/>
<pin id="568" dir="0" index="1" bw="1" slack="0"/>
<pin id="569" dir="0" index="2" bw="4" slack="0"/>
<pin id="570" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="pts_y_addr_2/24 "/>
</bind>
</comp>

<comp id="572" class="1004" name="pts_y_1_addr_2_gep_fu_572">
<pin_list>
<pin id="573" dir="0" index="0" bw="32" slack="2147483647"/>
<pin id="574" dir="0" index="1" bw="1" slack="0"/>
<pin id="575" dir="0" index="2" bw="4" slack="0"/>
<pin id="576" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="pts_y_1_addr_2/24 "/>
</bind>
</comp>

<comp id="578" class="1004" name="pts_y_2_addr_2_gep_fu_578">
<pin_list>
<pin id="579" dir="0" index="0" bw="32" slack="2147483647"/>
<pin id="580" dir="0" index="1" bw="1" slack="0"/>
<pin id="581" dir="0" index="2" bw="4" slack="0"/>
<pin id="582" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="pts_y_2_addr_2/24 "/>
</bind>
</comp>

<comp id="584" class="1004" name="pts_y_3_addr_2_gep_fu_584">
<pin_list>
<pin id="585" dir="0" index="0" bw="32" slack="2147483647"/>
<pin id="586" dir="0" index="1" bw="1" slack="0"/>
<pin id="587" dir="0" index="2" bw="4" slack="0"/>
<pin id="588" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="pts_y_3_addr_2/24 "/>
</bind>
</comp>

<comp id="598" class="1005" name="j_reg_598">
<pin_list>
<pin id="599" dir="0" index="0" bw="32" slack="1"/>
<pin id="600" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="j (phireg) "/>
</bind>
</comp>

<comp id="601" class="1004" name="j_phi_fu_601">
<pin_list>
<pin id="602" dir="0" index="0" bw="31" slack="1"/>
<pin id="603" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="604" dir="0" index="2" bw="32" slack="1"/>
<pin id="605" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="606" dir="1" index="4" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="j/18 "/>
</bind>
</comp>

<comp id="608" class="1005" name="j_0_lcssa_ph_reg_608">
<pin_list>
<pin id="609" dir="0" index="0" bw="6" slack="5"/>
<pin id="610" dir="1" index="1" bw="6" slack="5"/>
</pin_list>
<bind>
<opset="j_0_lcssa_ph (phireg) "/>
</bind>
</comp>

<comp id="612" class="1004" name="j_0_lcssa_ph_phi_fu_612">
<pin_list>
<pin id="613" dir="0" index="0" bw="1" slack="5"/>
<pin id="614" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="615" dir="0" index="2" bw="6" slack="3"/>
<pin id="616" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="617" dir="0" index="4" bw="6" slack="3"/>
<pin id="618" dir="0" index="5" bw="0" slack="2147483647"/>
<pin id="619" dir="1" index="6" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="j_0_lcssa_ph/24 "/>
</bind>
</comp>

<comp id="621" class="1004" name="grp_convex_hull_accel_Pipeline_VITIS_LOOP_34_1_VITIS_LOOP_36_2_fu_621">
<pin_list>
<pin id="622" dir="0" index="0" bw="0" slack="0"/>
<pin id="623" dir="0" index="1" bw="8" slack="0"/>
<pin id="624" dir="0" index="2" bw="16" slack="1"/>
<pin id="625" dir="0" index="3" bw="64" slack="9"/>
<pin id="626" dir="0" index="4" bw="8" slack="9"/>
<pin id="627" dir="1" index="5" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln0/10 "/>
</bind>
</comp>

<comp id="630" class="1004" name="grp_convex_hull_accel_Pipeline_VITIS_LOOP_47_3_VITIS_LOOP_49_4_fu_630">
<pin_list>
<pin id="631" dir="0" index="0" bw="0" slack="0"/>
<pin id="632" dir="0" index="1" bw="16" slack="4"/>
<pin id="633" dir="0" index="2" bw="8" slack="12"/>
<pin id="634" dir="0" index="3" bw="32" slack="2147483647"/>
<pin id="635" dir="0" index="4" bw="32" slack="2147483647"/>
<pin id="636" dir="0" index="5" bw="32" slack="2147483647"/>
<pin id="637" dir="0" index="6" bw="32" slack="2147483647"/>
<pin id="638" dir="0" index="7" bw="32" slack="2147483647"/>
<pin id="639" dir="0" index="8" bw="32" slack="2147483647"/>
<pin id="640" dir="0" index="9" bw="32" slack="2147483647"/>
<pin id="641" dir="0" index="10" bw="32" slack="2147483647"/>
<pin id="642" dir="0" index="11" bw="8" slack="12"/>
<pin id="643" dir="0" index="12" bw="32" slack="12"/>
<pin id="644" dir="1" index="13" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln0/13 "/>
</bind>
</comp>

<comp id="646" class="1004" name="grp_convex_hull_accel_Pipeline_VITIS_LOOP_104_11_fu_646">
<pin_list>
<pin id="647" dir="0" index="0" bw="0" slack="0"/>
<pin id="648" dir="0" index="1" bw="31" slack="1"/>
<pin id="649" dir="0" index="2" bw="32" slack="2147483647"/>
<pin id="650" dir="0" index="3" bw="32" slack="2147483647"/>
<pin id="651" dir="0" index="4" bw="32" slack="2147483647"/>
<pin id="652" dir="0" index="5" bw="32" slack="2147483647"/>
<pin id="653" dir="0" index="6" bw="32" slack="2147483647"/>
<pin id="654" dir="0" index="7" bw="32" slack="2147483647"/>
<pin id="655" dir="0" index="8" bw="32" slack="2147483647"/>
<pin id="656" dir="0" index="9" bw="32" slack="2147483647"/>
<pin id="657" dir="0" index="10" bw="32" slack="2147483647"/>
<pin id="658" dir="0" index="11" bw="32" slack="2147483647"/>
<pin id="659" dir="0" index="12" bw="32" slack="2147483647"/>
<pin id="660" dir="0" index="13" bw="32" slack="2147483647"/>
<pin id="661" dir="0" index="14" bw="32" slack="2147483647"/>
<pin id="662" dir="0" index="15" bw="32" slack="2147483647"/>
<pin id="663" dir="0" index="16" bw="32" slack="2147483647"/>
<pin id="664" dir="0" index="17" bw="32" slack="2147483647"/>
<pin id="665" dir="0" index="18" bw="32" slack="15"/>
<pin id="666" dir="1" index="19" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln47/16 "/>
</bind>
</comp>

<comp id="668" class="1004" name="grp_convex_hull_accel_Pipeline_VITIS_LOOP_118_13_fu_668">
<pin_list>
<pin id="669" dir="0" index="0" bw="0" slack="0"/>
<pin id="670" dir="0" index="1" bw="31" slack="0"/>
<pin id="671" dir="0" index="2" bw="32" slack="0"/>
<pin id="672" dir="0" index="3" bw="32" slack="2147483647"/>
<pin id="673" dir="0" index="4" bw="32" slack="2147483647"/>
<pin id="674" dir="0" index="5" bw="32" slack="2147483647"/>
<pin id="675" dir="0" index="6" bw="32" slack="2147483647"/>
<pin id="676" dir="0" index="7" bw="32" slack="2147483647"/>
<pin id="677" dir="0" index="8" bw="32" slack="2147483647"/>
<pin id="678" dir="0" index="9" bw="32" slack="2147483647"/>
<pin id="679" dir="0" index="10" bw="32" slack="2147483647"/>
<pin id="680" dir="0" index="11" bw="32" slack="2147483647"/>
<pin id="681" dir="0" index="12" bw="32" slack="2147483647"/>
<pin id="682" dir="0" index="13" bw="32" slack="2147483647"/>
<pin id="683" dir="0" index="14" bw="32" slack="2147483647"/>
<pin id="684" dir="0" index="15" bw="32" slack="2147483647"/>
<pin id="685" dir="0" index="16" bw="32" slack="2147483647"/>
<pin id="686" dir="0" index="17" bw="32" slack="2147483647"/>
<pin id="687" dir="0" index="18" bw="32" slack="2147483647"/>
<pin id="688" dir="0" index="19" bw="32" slack="0"/>
<pin id="689" dir="0" index="20" bw="32" slack="17"/>
<pin id="690" dir="1" index="21" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln118/26 "/>
</bind>
</comp>

<comp id="692" class="1004" name="grp_convex_hull_accel_Pipeline_VITIS_LOOP_134_15_VITIS_LOOP_136_16_fu_692">
<pin_list>
<pin id="693" dir="0" index="0" bw="0" slack="0"/>
<pin id="694" dir="0" index="1" bw="16" slack="12"/>
<pin id="695" dir="0" index="2" bw="8" slack="20"/>
<pin id="696" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln0/29 "/>
</bind>
</comp>

<comp id="698" class="1004" name="grp_convex_hull_accel_Pipeline_VITIS_LOOP_143_17_fu_698">
<pin_list>
<pin id="699" dir="0" index="0" bw="0" slack="0"/>
<pin id="700" dir="0" index="1" bw="32" slack="4"/>
<pin id="701" dir="0" index="2" bw="32" slack="2147483647"/>
<pin id="702" dir="0" index="3" bw="32" slack="2147483647"/>
<pin id="703" dir="0" index="4" bw="32" slack="2147483647"/>
<pin id="704" dir="0" index="5" bw="32" slack="2147483647"/>
<pin id="705" dir="0" index="6" bw="32" slack="2147483647"/>
<pin id="706" dir="0" index="7" bw="32" slack="2147483647"/>
<pin id="707" dir="0" index="8" bw="32" slack="2147483647"/>
<pin id="708" dir="0" index="9" bw="32" slack="2147483647"/>
<pin id="709" dir="0" index="10" bw="32" slack="23"/>
<pin id="710" dir="0" index="11" bw="32" slack="23"/>
<pin id="711" dir="0" index="12" bw="8" slack="23"/>
<pin id="712" dir="1" index="13" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln130/32 "/>
</bind>
</comp>

<comp id="714" class="1004" name="grp_convex_hull_accel_Pipeline_VITIS_LOOP_154_18_VITIS_LOOP_156_19_fu_714">
<pin_list>
<pin id="715" dir="0" index="0" bw="0" slack="0"/>
<pin id="716" dir="0" index="1" bw="8" slack="0"/>
<pin id="717" dir="0" index="2" bw="16" slack="18"/>
<pin id="718" dir="0" index="3" bw="64" slack="26"/>
<pin id="719" dir="0" index="4" bw="8" slack="26"/>
<pin id="720" dir="1" index="5" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln0/35 "/>
</bind>
</comp>

<comp id="723" class="1004" name="grp_convex_hull_accel_Pipeline_VITIS_LOOP_63_5_VITIS_LOOP_65_6_fu_723">
<pin_list>
<pin id="724" dir="0" index="0" bw="0" slack="0"/>
<pin id="725" dir="0" index="1" bw="16" slack="7"/>
<pin id="726" dir="0" index="2" bw="8" slack="15"/>
<pin id="727" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln0/42 "/>
</bind>
</comp>

<comp id="729" class="1004" name="grp_convex_hull_accel_Pipeline_VITIS_LOOP_73_7_VITIS_LOOP_75_8_fu_729">
<pin_list>
<pin id="730" dir="0" index="0" bw="0" slack="0"/>
<pin id="731" dir="0" index="1" bw="8" slack="0"/>
<pin id="732" dir="0" index="2" bw="16" slack="10"/>
<pin id="733" dir="0" index="3" bw="64" slack="18"/>
<pin id="734" dir="0" index="4" bw="8" slack="18"/>
<pin id="735" dir="1" index="5" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln0/45 "/>
</bind>
</comp>

<comp id="738" class="1004" name="grp_load_fu_738">
<pin_list>
<pin id="739" dir="0" index="0" bw="31" slack="1"/>
<pin id="740" dir="1" index="1" bw="31" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="i_load/16 i_load_1/24 "/>
</bind>
</comp>

<comp id="741" class="1004" name="grp_fu_741">
<pin_list>
<pin id="742" dir="0" index="0" bw="32" slack="0"/>
<pin id="743" dir="0" index="1" bw="1" slack="0"/>
<pin id="744" dir="0" index="2" bw="32" slack="0"/>
<pin id="745" dir="0" index="3" bw="1" slack="0"/>
<pin id="746" dir="0" index="4" bw="32" slack="0"/>
<pin id="747" dir="0" index="5" bw="2" slack="0"/>
<pin id="748" dir="0" index="6" bw="32" slack="0"/>
<pin id="749" dir="0" index="7" bw="1" slack="0"/>
<pin id="750" dir="0" index="8" bw="32" slack="0"/>
<pin id="751" dir="0" index="9" bw="1" slack="0"/>
<pin id="752" dir="0" index="10" bw="2" slack="2"/>
<pin id="753" dir="1" index="11" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="sparsemux(1197) " fcode="sparsemux"/>
<opset="tmp_2/21 tmp_17/23 "/>
</bind>
</comp>

<comp id="768" class="1004" name="grp_fu_768">
<pin_list>
<pin id="769" dir="0" index="0" bw="8" slack="0"/>
<pin id="770" dir="0" index="1" bw="64" slack="17"/>
<pin id="771" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="gmem1_addr_1/34 gmem1_addr/44 "/>
</bind>
</comp>

<comp id="775" class="1005" name="reg_775">
<pin_list>
<pin id="776" dir="0" index="0" bw="8" slack="3"/>
<pin id="777" dir="1" index="1" bw="8" slack="3"/>
</pin_list>
<bind>
<opset="gmem1_addr_1 gmem1_addr "/>
</bind>
</comp>

<comp id="781" class="1004" name="empty_fu_781">
<pin_list>
<pin id="782" dir="0" index="0" bw="32" slack="0"/>
<pin id="783" dir="1" index="1" bw="8" slack="8"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="empty/1 "/>
</bind>
</comp>

<comp id="785" class="1004" name="empty_32_fu_785">
<pin_list>
<pin id="786" dir="0" index="0" bw="32" slack="0"/>
<pin id="787" dir="1" index="1" bw="8" slack="8"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="empty_32/1 "/>
</bind>
</comp>

<comp id="789" class="1004" name="trunc_ln34_fu_789">
<pin_list>
<pin id="790" dir="0" index="0" bw="32" slack="0"/>
<pin id="791" dir="1" index="1" bw="15" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln34/1 "/>
</bind>
</comp>

<comp id="793" class="1004" name="trunc_ln34_1_fu_793">
<pin_list>
<pin id="794" dir="0" index="0" bw="32" slack="0"/>
<pin id="795" dir="1" index="1" bw="15" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln34_1/1 "/>
</bind>
</comp>

<comp id="797" class="1004" name="mul_ln34_fu_797">
<pin_list>
<pin id="798" dir="0" index="0" bw="15" slack="0"/>
<pin id="799" dir="0" index="1" bw="15" slack="0"/>
<pin id="800" dir="1" index="2" bw="15" slack="1"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln34/1 "/>
</bind>
</comp>

<comp id="803" class="1004" name="gmem0_addr_fu_803">
<pin_list>
<pin id="804" dir="0" index="0" bw="8" slack="0"/>
<pin id="805" dir="0" index="1" bw="64" slack="1"/>
<pin id="806" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="gmem0_addr/2 "/>
</bind>
</comp>

<comp id="809" class="1004" name="select_ln34_cast_fu_809">
<pin_list>
<pin id="810" dir="0" index="0" bw="15" slack="1"/>
<pin id="811" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="select_ln34_cast/2 "/>
</bind>
</comp>

<comp id="813" class="1004" name="cast_fu_813">
<pin_list>
<pin id="814" dir="0" index="0" bw="8" slack="8"/>
<pin id="815" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="cast/9 "/>
</bind>
</comp>

<comp id="816" class="1004" name="cast1_fu_816">
<pin_list>
<pin id="817" dir="0" index="0" bw="8" slack="8"/>
<pin id="818" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="cast1/9 "/>
</bind>
</comp>

<comp id="819" class="1004" name="bound_fu_819">
<pin_list>
<pin id="820" dir="0" index="0" bw="8" slack="0"/>
<pin id="821" dir="0" index="1" bw="8" slack="0"/>
<pin id="822" dir="1" index="2" bw="16" slack="1"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="bound/9 "/>
</bind>
</comp>

<comp id="825" class="1004" name="count_loc_load_load_fu_825">
<pin_list>
<pin id="826" dir="0" index="0" bw="32" slack="14"/>
<pin id="827" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="count_loc_load/15 "/>
</bind>
</comp>

<comp id="828" class="1004" name="trunc_ln47_fu_828">
<pin_list>
<pin id="829" dir="0" index="0" bw="32" slack="0"/>
<pin id="830" dir="1" index="1" bw="31" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln47/15 "/>
</bind>
</comp>

<comp id="832" class="1004" name="icmp_ln60_fu_832">
<pin_list>
<pin id="833" dir="0" index="0" bw="32" slack="0"/>
<pin id="834" dir="0" index="1" bw="3" slack="0"/>
<pin id="835" dir="1" index="2" bw="1" slack="18"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln60/15 "/>
</bind>
</comp>

<comp id="838" class="1004" name="add_ln85_fu_838">
<pin_list>
<pin id="839" dir="0" index="0" bw="31" slack="0"/>
<pin id="840" dir="0" index="1" bw="1" slack="0"/>
<pin id="841" dir="1" index="2" bw="31" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln85/15 "/>
</bind>
</comp>

<comp id="844" class="1004" name="icmp_ln85_fu_844">
<pin_list>
<pin id="845" dir="0" index="0" bw="31" slack="0"/>
<pin id="846" dir="0" index="1" bw="1" slack="0"/>
<pin id="847" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln85/15 "/>
</bind>
</comp>

<comp id="850" class="1004" name="select_ln85_fu_850">
<pin_list>
<pin id="851" dir="0" index="0" bw="1" slack="0"/>
<pin id="852" dir="0" index="1" bw="31" slack="0"/>
<pin id="853" dir="0" index="2" bw="1" slack="0"/>
<pin id="854" dir="1" index="3" bw="31" slack="1"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln85/15 "/>
</bind>
</comp>

<comp id="858" class="1004" name="store_ln85_store_fu_858">
<pin_list>
<pin id="859" dir="0" index="0" bw="1" slack="0"/>
<pin id="860" dir="0" index="1" bw="31" slack="0"/>
<pin id="861" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln85/15 "/>
</bind>
</comp>

<comp id="863" class="1004" name="store_ln0_store_fu_863">
<pin_list>
<pin id="864" dir="0" index="0" bw="1" slack="0"/>
<pin id="865" dir="0" index="1" bw="31" slack="0"/>
<pin id="866" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/15 "/>
</bind>
</comp>

<comp id="868" class="1004" name="indvars_iv189_load_load_fu_868">
<pin_list>
<pin id="869" dir="0" index="0" bw="31" slack="1"/>
<pin id="870" dir="1" index="1" bw="31" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="indvars_iv189_load/16 "/>
</bind>
</comp>

<comp id="871" class="1004" name="icmp_ln85_1_fu_871">
<pin_list>
<pin id="872" dir="0" index="0" bw="31" slack="0"/>
<pin id="873" dir="0" index="1" bw="31" slack="1"/>
<pin id="874" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln85_1/16 "/>
</bind>
</comp>

<comp id="876" class="1004" name="add_ln85_2_fu_876">
<pin_list>
<pin id="877" dir="0" index="0" bw="31" slack="0"/>
<pin id="878" dir="0" index="1" bw="1" slack="0"/>
<pin id="879" dir="1" index="2" bw="31" slack="7"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln85_2/16 "/>
</bind>
</comp>

<comp id="882" class="1004" name="trunc_ln85_fu_882">
<pin_list>
<pin id="883" dir="0" index="0" bw="31" slack="0"/>
<pin id="884" dir="1" index="1" bw="2" slack="1"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln85/16 "/>
</bind>
</comp>

<comp id="886" class="1004" name="lshr_ln1_fu_886">
<pin_list>
<pin id="887" dir="0" index="0" bw="4" slack="0"/>
<pin id="888" dir="0" index="1" bw="31" slack="0"/>
<pin id="889" dir="0" index="2" bw="3" slack="0"/>
<pin id="890" dir="0" index="3" bw="4" slack="0"/>
<pin id="891" dir="1" index="4" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="lshr_ln1/16 "/>
</bind>
</comp>

<comp id="896" class="1004" name="zext_ln85_1_fu_896">
<pin_list>
<pin id="897" dir="0" index="0" bw="4" slack="0"/>
<pin id="898" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln85_1/16 "/>
</bind>
</comp>

<comp id="908" class="1004" name="zext_ln85_fu_908">
<pin_list>
<pin id="909" dir="0" index="0" bw="31" slack="2147483647"/>
<pin id="910" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln85/17 "/>
</bind>
</comp>

<comp id="911" class="1004" name="key_x_fu_911">
<pin_list>
<pin id="912" dir="0" index="0" bw="32" slack="0"/>
<pin id="913" dir="0" index="1" bw="1" slack="0"/>
<pin id="914" dir="0" index="2" bw="32" slack="0"/>
<pin id="915" dir="0" index="3" bw="1" slack="0"/>
<pin id="916" dir="0" index="4" bw="32" slack="0"/>
<pin id="917" dir="0" index="5" bw="2" slack="0"/>
<pin id="918" dir="0" index="6" bw="32" slack="0"/>
<pin id="919" dir="0" index="7" bw="1" slack="0"/>
<pin id="920" dir="0" index="8" bw="32" slack="0"/>
<pin id="921" dir="0" index="9" bw="1" slack="0"/>
<pin id="922" dir="0" index="10" bw="2" slack="1"/>
<pin id="923" dir="1" index="11" bw="32" slack="3"/>
</pin_list>
<bind>
<opcode="sparsemux(1197) " fcode="sparsemux"/>
<opset="key_x/17 "/>
</bind>
</comp>

<comp id="934" class="1004" name="key_y_fu_934">
<pin_list>
<pin id="935" dir="0" index="0" bw="32" slack="0"/>
<pin id="936" dir="0" index="1" bw="1" slack="0"/>
<pin id="937" dir="0" index="2" bw="32" slack="0"/>
<pin id="938" dir="0" index="3" bw="1" slack="0"/>
<pin id="939" dir="0" index="4" bw="32" slack="0"/>
<pin id="940" dir="0" index="5" bw="2" slack="0"/>
<pin id="941" dir="0" index="6" bw="32" slack="0"/>
<pin id="942" dir="0" index="7" bw="1" slack="0"/>
<pin id="943" dir="0" index="8" bw="32" slack="0"/>
<pin id="944" dir="0" index="9" bw="1" slack="0"/>
<pin id="945" dir="0" index="10" bw="2" slack="1"/>
<pin id="946" dir="1" index="11" bw="32" slack="4"/>
</pin_list>
<bind>
<opcode="sparsemux(1197) " fcode="sparsemux"/>
<opset="key_y/17 "/>
</bind>
</comp>

<comp id="957" class="1004" name="tmp_128_fu_957">
<pin_list>
<pin id="958" dir="0" index="0" bw="1" slack="0"/>
<pin id="959" dir="0" index="1" bw="32" slack="0"/>
<pin id="960" dir="0" index="2" bw="6" slack="0"/>
<pin id="961" dir="1" index="3" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_128/18 "/>
</bind>
</comp>

<comp id="965" class="1004" name="lshr_ln3_fu_965">
<pin_list>
<pin id="966" dir="0" index="0" bw="4" slack="0"/>
<pin id="967" dir="0" index="1" bw="32" slack="0"/>
<pin id="968" dir="0" index="2" bw="3" slack="0"/>
<pin id="969" dir="0" index="3" bw="4" slack="0"/>
<pin id="970" dir="1" index="4" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="lshr_ln3/18 "/>
</bind>
</comp>

<comp id="975" class="1004" name="zext_ln89_fu_975">
<pin_list>
<pin id="976" dir="0" index="0" bw="4" slack="0"/>
<pin id="977" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln89/18 "/>
</bind>
</comp>

<comp id="983" class="1004" name="trunc_ln90_fu_983">
<pin_list>
<pin id="984" dir="0" index="0" bw="32" slack="1"/>
<pin id="985" dir="1" index="1" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln90/19 "/>
</bind>
</comp>

<comp id="987" class="1004" name="tmp_fu_987">
<pin_list>
<pin id="988" dir="0" index="0" bw="32" slack="0"/>
<pin id="989" dir="0" index="1" bw="1" slack="0"/>
<pin id="990" dir="0" index="2" bw="32" slack="0"/>
<pin id="991" dir="0" index="3" bw="1" slack="0"/>
<pin id="992" dir="0" index="4" bw="32" slack="0"/>
<pin id="993" dir="0" index="5" bw="2" slack="0"/>
<pin id="994" dir="0" index="6" bw="32" slack="0"/>
<pin id="995" dir="0" index="7" bw="1" slack="0"/>
<pin id="996" dir="0" index="8" bw="32" slack="0"/>
<pin id="997" dir="0" index="9" bw="1" slack="0"/>
<pin id="998" dir="0" index="10" bw="2" slack="0"/>
<pin id="999" dir="1" index="11" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="sparsemux(1197) " fcode="sparsemux"/>
<opset="tmp/19 "/>
</bind>
</comp>

<comp id="1011" class="1004" name="trunc_ln90_1_fu_1011">
<pin_list>
<pin id="1012" dir="0" index="0" bw="32" slack="2"/>
<pin id="1013" dir="1" index="1" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln90_1/20 "/>
</bind>
</comp>

<comp id="1015" class="1004" name="add_ln89_fu_1015">
<pin_list>
<pin id="1016" dir="0" index="0" bw="6" slack="0"/>
<pin id="1017" dir="0" index="1" bw="1" slack="0"/>
<pin id="1018" dir="1" index="2" bw="6" slack="2"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln89/20 "/>
</bind>
</comp>

<comp id="1021" class="1004" name="icmp_ln90_fu_1021">
<pin_list>
<pin id="1022" dir="0" index="0" bw="32" slack="1"/>
<pin id="1023" dir="0" index="1" bw="32" slack="3"/>
<pin id="1024" dir="1" index="2" bw="1" slack="2"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln90/20 "/>
</bind>
</comp>

<comp id="1025" class="1004" name="icmp_ln90_1_fu_1025">
<pin_list>
<pin id="1026" dir="0" index="0" bw="32" slack="1"/>
<pin id="1027" dir="0" index="1" bw="32" slack="3"/>
<pin id="1028" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln90_1/20 "/>
</bind>
</comp>

<comp id="1029" class="1004" name="icmp_ln90_2_fu_1029">
<pin_list>
<pin id="1030" dir="0" index="0" bw="32" slack="0"/>
<pin id="1031" dir="0" index="1" bw="32" slack="4"/>
<pin id="1032" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln90_2/21 "/>
</bind>
</comp>

<comp id="1034" class="1004" name="lshr_ln8_fu_1034">
<pin_list>
<pin id="1035" dir="0" index="0" bw="4" slack="0"/>
<pin id="1036" dir="0" index="1" bw="6" slack="2"/>
<pin id="1037" dir="0" index="2" bw="3" slack="0"/>
<pin id="1038" dir="0" index="3" bw="4" slack="0"/>
<pin id="1039" dir="1" index="4" bw="4" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="lshr_ln8/22 "/>
</bind>
</comp>

<comp id="1043" class="1004" name="zext_ln92_fu_1043">
<pin_list>
<pin id="1044" dir="0" index="0" bw="4" slack="1"/>
<pin id="1045" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln92/23 "/>
</bind>
</comp>

<comp id="1054" class="1004" name="add_ln93_fu_1054">
<pin_list>
<pin id="1055" dir="0" index="0" bw="32" slack="5"/>
<pin id="1056" dir="0" index="1" bw="1" slack="0"/>
<pin id="1057" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln93/23 "/>
</bind>
</comp>

<comp id="1060" class="1004" name="trunc_ln95_fu_1060">
<pin_list>
<pin id="1061" dir="0" index="0" bw="6" slack="0"/>
<pin id="1062" dir="1" index="1" bw="2" slack="2147483647"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln95/24 "/>
</bind>
</comp>

<comp id="1064" class="1004" name="add_ln95_fu_1064">
<pin_list>
<pin id="1065" dir="0" index="0" bw="6" slack="0"/>
<pin id="1066" dir="0" index="1" bw="1" slack="0"/>
<pin id="1067" dir="1" index="2" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln95/24 "/>
</bind>
</comp>

<comp id="1070" class="1004" name="lshr_ln6_fu_1070">
<pin_list>
<pin id="1071" dir="0" index="0" bw="4" slack="0"/>
<pin id="1072" dir="0" index="1" bw="6" slack="0"/>
<pin id="1073" dir="0" index="2" bw="3" slack="0"/>
<pin id="1074" dir="0" index="3" bw="4" slack="0"/>
<pin id="1075" dir="1" index="4" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="lshr_ln6/24 "/>
</bind>
</comp>

<comp id="1080" class="1004" name="zext_ln95_fu_1080">
<pin_list>
<pin id="1081" dir="0" index="0" bw="4" slack="0"/>
<pin id="1082" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln95/24 "/>
</bind>
</comp>

<comp id="1092" class="1004" name="add_ln85_1_fu_1092">
<pin_list>
<pin id="1093" dir="0" index="0" bw="31" slack="0"/>
<pin id="1094" dir="0" index="1" bw="1" slack="0"/>
<pin id="1095" dir="1" index="2" bw="31" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln85_1/24 "/>
</bind>
</comp>

<comp id="1098" class="1004" name="store_ln85_store_fu_1098">
<pin_list>
<pin id="1099" dir="0" index="0" bw="31" slack="0"/>
<pin id="1100" dir="0" index="1" bw="31" slack="8"/>
<pin id="1101" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln85/24 "/>
</bind>
</comp>

<comp id="1103" class="1004" name="store_ln85_store_fu_1103">
<pin_list>
<pin id="1104" dir="0" index="0" bw="31" slack="7"/>
<pin id="1105" dir="0" index="1" bw="31" slack="8"/>
<pin id="1106" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln85/24 "/>
</bind>
</comp>

<comp id="1107" class="1004" name="k_loc_load_load_fu_1107">
<pin_list>
<pin id="1108" dir="0" index="0" bw="32" slack="17"/>
<pin id="1109" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="k_loc_load/26 "/>
</bind>
</comp>

<comp id="1111" class="1004" name="t_fu_1111">
<pin_list>
<pin id="1112" dir="0" index="0" bw="32" slack="0"/>
<pin id="1113" dir="0" index="1" bw="1" slack="0"/>
<pin id="1114" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="t/26 "/>
</bind>
</comp>

<comp id="1118" class="1004" name="add_ln118_fu_1118">
<pin_list>
<pin id="1119" dir="0" index="0" bw="31" slack="3"/>
<pin id="1120" dir="0" index="1" bw="2" slack="0"/>
<pin id="1121" dir="1" index="2" bw="31" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln118/26 "/>
</bind>
</comp>

<comp id="1124" class="1004" name="k_1_loc_load_load_fu_1124">
<pin_list>
<pin id="1125" dir="0" index="0" bw="32" slack="19"/>
<pin id="1126" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="k_1_loc_load/28 "/>
</bind>
</comp>

<comp id="1127" class="1004" name="hs_fu_1127">
<pin_list>
<pin id="1128" dir="0" index="0" bw="32" slack="0"/>
<pin id="1129" dir="0" index="1" bw="1" slack="0"/>
<pin id="1130" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="hs/28 "/>
</bind>
</comp>

<comp id="1134" class="1005" name="cols_read_reg_1134">
<pin_list>
<pin id="1135" dir="0" index="0" bw="32" slack="23"/>
<pin id="1136" dir="1" index="1" bw="32" slack="23"/>
</pin_list>
<bind>
<opset="cols_read "/>
</bind>
</comp>

<comp id="1139" class="1005" name="rows_read_reg_1139">
<pin_list>
<pin id="1140" dir="0" index="0" bw="32" slack="23"/>
<pin id="1141" dir="1" index="1" bw="32" slack="23"/>
</pin_list>
<bind>
<opset="rows_read "/>
</bind>
</comp>

<comp id="1144" class="1005" name="out_data_read_reg_1144">
<pin_list>
<pin id="1145" dir="0" index="0" bw="64" slack="17"/>
<pin id="1146" dir="1" index="1" bw="64" slack="17"/>
</pin_list>
<bind>
<opset="out_data_read "/>
</bind>
</comp>

<comp id="1151" class="1005" name="in_data_read_reg_1151">
<pin_list>
<pin id="1152" dir="0" index="0" bw="64" slack="1"/>
<pin id="1153" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="in_data_read "/>
</bind>
</comp>

<comp id="1157" class="1005" name="k_1_loc_reg_1157">
<pin_list>
<pin id="1158" dir="0" index="0" bw="32" slack="17"/>
<pin id="1159" dir="1" index="1" bw="32" slack="17"/>
</pin_list>
<bind>
<opset="k_1_loc "/>
</bind>
</comp>

<comp id="1163" class="1005" name="k_loc_reg_1163">
<pin_list>
<pin id="1164" dir="0" index="0" bw="32" slack="15"/>
<pin id="1165" dir="1" index="1" bw="32" slack="15"/>
</pin_list>
<bind>
<opset="k_loc "/>
</bind>
</comp>

<comp id="1169" class="1005" name="count_loc_reg_1169">
<pin_list>
<pin id="1170" dir="0" index="0" bw="32" slack="12"/>
<pin id="1171" dir="1" index="1" bw="32" slack="12"/>
</pin_list>
<bind>
<opset="count_loc "/>
</bind>
</comp>

<comp id="1175" class="1005" name="empty_reg_1175">
<pin_list>
<pin id="1176" dir="0" index="0" bw="8" slack="8"/>
<pin id="1177" dir="1" index="1" bw="8" slack="8"/>
</pin_list>
<bind>
<opset="empty "/>
</bind>
</comp>

<comp id="1181" class="1005" name="empty_32_reg_1181">
<pin_list>
<pin id="1182" dir="0" index="0" bw="8" slack="8"/>
<pin id="1183" dir="1" index="1" bw="8" slack="8"/>
</pin_list>
<bind>
<opset="empty_32 "/>
</bind>
</comp>

<comp id="1186" class="1005" name="in_img_data_reg_1186">
<pin_list>
<pin id="1187" dir="0" index="0" bw="8" slack="9"/>
<pin id="1188" dir="1" index="1" bw="8" slack="9"/>
</pin_list>
<bind>
<opset="in_img_data "/>
</bind>
</comp>

<comp id="1192" class="1005" name="out_img_data_reg_1192">
<pin_list>
<pin id="1193" dir="0" index="0" bw="8" slack="14"/>
<pin id="1194" dir="1" index="1" bw="8" slack="15"/>
</pin_list>
<bind>
<opset="out_img_data "/>
</bind>
</comp>

<comp id="1201" class="1005" name="mul_ln34_reg_1201">
<pin_list>
<pin id="1202" dir="0" index="0" bw="15" slack="1"/>
<pin id="1203" dir="1" index="1" bw="15" slack="1"/>
</pin_list>
<bind>
<opset="mul_ln34 "/>
</bind>
</comp>

<comp id="1206" class="1005" name="gmem0_addr_reg_1206">
<pin_list>
<pin id="1207" dir="0" index="0" bw="8" slack="1"/>
<pin id="1208" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="gmem0_addr "/>
</bind>
</comp>

<comp id="1211" class="1005" name="select_ln34_cast_reg_1211">
<pin_list>
<pin id="1212" dir="0" index="0" bw="32" slack="1"/>
<pin id="1213" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="select_ln34_cast "/>
</bind>
</comp>

<comp id="1218" class="1005" name="bound_reg_1218">
<pin_list>
<pin id="1219" dir="0" index="0" bw="16" slack="1"/>
<pin id="1220" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="bound "/>
</bind>
</comp>

<comp id="1228" class="1005" name="trunc_ln47_reg_1228">
<pin_list>
<pin id="1229" dir="0" index="0" bw="31" slack="1"/>
<pin id="1230" dir="1" index="1" bw="31" slack="1"/>
</pin_list>
<bind>
<opset="trunc_ln47 "/>
</bind>
</comp>

<comp id="1234" class="1005" name="icmp_ln60_reg_1234">
<pin_list>
<pin id="1235" dir="0" index="0" bw="1" slack="18"/>
<pin id="1236" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln60 "/>
</bind>
</comp>

<comp id="1238" class="1005" name="indvars_iv189_reg_1238">
<pin_list>
<pin id="1239" dir="0" index="0" bw="31" slack="0"/>
<pin id="1240" dir="1" index="1" bw="31" slack="0"/>
</pin_list>
<bind>
<opset="indvars_iv189 "/>
</bind>
</comp>

<comp id="1245" class="1005" name="i_reg_1245">
<pin_list>
<pin id="1246" dir="0" index="0" bw="31" slack="0"/>
<pin id="1247" dir="1" index="1" bw="31" slack="0"/>
</pin_list>
<bind>
<opset="i "/>
</bind>
</comp>

<comp id="1252" class="1005" name="select_ln85_reg_1252">
<pin_list>
<pin id="1253" dir="0" index="0" bw="31" slack="1"/>
<pin id="1254" dir="1" index="1" bw="31" slack="1"/>
</pin_list>
<bind>
<opset="select_ln85 "/>
</bind>
</comp>

<comp id="1263" class="1005" name="add_ln85_2_reg_1263">
<pin_list>
<pin id="1264" dir="0" index="0" bw="31" slack="7"/>
<pin id="1265" dir="1" index="1" bw="31" slack="7"/>
</pin_list>
<bind>
<opset="add_ln85_2 "/>
</bind>
</comp>

<comp id="1268" class="1005" name="trunc_ln85_reg_1268">
<pin_list>
<pin id="1269" dir="0" index="0" bw="2" slack="1"/>
<pin id="1270" dir="1" index="1" bw="2" slack="1"/>
</pin_list>
<bind>
<opset="trunc_ln85 "/>
</bind>
</comp>

<comp id="1274" class="1005" name="pts_x_addr_reg_1274">
<pin_list>
<pin id="1275" dir="0" index="0" bw="4" slack="1"/>
<pin id="1276" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="pts_x_addr "/>
</bind>
</comp>

<comp id="1279" class="1005" name="pts_x_1_addr_reg_1279">
<pin_list>
<pin id="1280" dir="0" index="0" bw="4" slack="1"/>
<pin id="1281" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="pts_x_1_addr "/>
</bind>
</comp>

<comp id="1284" class="1005" name="pts_x_2_addr_reg_1284">
<pin_list>
<pin id="1285" dir="0" index="0" bw="4" slack="1"/>
<pin id="1286" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="pts_x_2_addr "/>
</bind>
</comp>

<comp id="1289" class="1005" name="pts_x_3_addr_reg_1289">
<pin_list>
<pin id="1290" dir="0" index="0" bw="4" slack="1"/>
<pin id="1291" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="pts_x_3_addr "/>
</bind>
</comp>

<comp id="1294" class="1005" name="pts_y_addr_reg_1294">
<pin_list>
<pin id="1295" dir="0" index="0" bw="4" slack="1"/>
<pin id="1296" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="pts_y_addr "/>
</bind>
</comp>

<comp id="1299" class="1005" name="pts_y_1_addr_reg_1299">
<pin_list>
<pin id="1300" dir="0" index="0" bw="4" slack="1"/>
<pin id="1301" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="pts_y_1_addr "/>
</bind>
</comp>

<comp id="1304" class="1005" name="pts_y_2_addr_reg_1304">
<pin_list>
<pin id="1305" dir="0" index="0" bw="4" slack="1"/>
<pin id="1306" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="pts_y_2_addr "/>
</bind>
</comp>

<comp id="1309" class="1005" name="pts_y_3_addr_reg_1309">
<pin_list>
<pin id="1310" dir="0" index="0" bw="4" slack="1"/>
<pin id="1311" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="pts_y_3_addr "/>
</bind>
</comp>

<comp id="1314" class="1005" name="zext_ln85_reg_1314">
<pin_list>
<pin id="1315" dir="0" index="0" bw="32" slack="1"/>
<pin id="1316" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="zext_ln85 "/>
</bind>
</comp>

<comp id="1319" class="1005" name="key_x_reg_1319">
<pin_list>
<pin id="1320" dir="0" index="0" bw="32" slack="3"/>
<pin id="1321" dir="1" index="1" bw="32" slack="3"/>
</pin_list>
<bind>
<opset="key_x "/>
</bind>
</comp>

<comp id="1329" class="1005" name="key_y_reg_1329">
<pin_list>
<pin id="1330" dir="0" index="0" bw="32" slack="4"/>
<pin id="1331" dir="1" index="1" bw="32" slack="4"/>
</pin_list>
<bind>
<opset="key_y "/>
</bind>
</comp>

<comp id="1341" class="1005" name="zext_ln89_reg_1341">
<pin_list>
<pin id="1342" dir="0" index="0" bw="64" slack="2"/>
<pin id="1343" dir="1" index="1" bw="64" slack="2"/>
</pin_list>
<bind>
<opset="zext_ln89 "/>
</bind>
</comp>

<comp id="1353" class="1005" name="pts_x_addr_1_reg_1353">
<pin_list>
<pin id="1354" dir="0" index="0" bw="4" slack="1"/>
<pin id="1355" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="pts_x_addr_1 "/>
</bind>
</comp>

<comp id="1358" class="1005" name="pts_x_1_addr_1_reg_1358">
<pin_list>
<pin id="1359" dir="0" index="0" bw="4" slack="1"/>
<pin id="1360" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="pts_x_1_addr_1 "/>
</bind>
</comp>

<comp id="1363" class="1005" name="pts_x_2_addr_1_reg_1363">
<pin_list>
<pin id="1364" dir="0" index="0" bw="4" slack="1"/>
<pin id="1365" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="pts_x_2_addr_1 "/>
</bind>
</comp>

<comp id="1368" class="1005" name="pts_x_3_addr_1_reg_1368">
<pin_list>
<pin id="1369" dir="0" index="0" bw="4" slack="1"/>
<pin id="1370" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="pts_x_3_addr_1 "/>
</bind>
</comp>

<comp id="1373" class="1005" name="trunc_ln90_reg_1373">
<pin_list>
<pin id="1374" dir="0" index="0" bw="2" slack="1"/>
<pin id="1375" dir="1" index="1" bw="2" slack="2"/>
</pin_list>
<bind>
<opset="trunc_ln90 "/>
</bind>
</comp>

<comp id="1378" class="1005" name="tmp_reg_1378">
<pin_list>
<pin id="1379" dir="0" index="0" bw="32" slack="1"/>
<pin id="1380" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="tmp "/>
</bind>
</comp>

<comp id="1388" class="1005" name="trunc_ln90_1_reg_1388">
<pin_list>
<pin id="1389" dir="0" index="0" bw="6" slack="3"/>
<pin id="1390" dir="1" index="1" bw="6" slack="3"/>
</pin_list>
<bind>
<opset="trunc_ln90_1 "/>
</bind>
</comp>

<comp id="1394" class="1005" name="add_ln89_reg_1394">
<pin_list>
<pin id="1395" dir="0" index="0" bw="6" slack="2"/>
<pin id="1396" dir="1" index="1" bw="6" slack="2"/>
</pin_list>
<bind>
<opset="add_ln89 "/>
</bind>
</comp>

<comp id="1399" class="1005" name="icmp_ln90_reg_1399">
<pin_list>
<pin id="1400" dir="0" index="0" bw="1" slack="2"/>
<pin id="1401" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln90 "/>
</bind>
</comp>

<comp id="1406" class="1005" name="pts_y_addr_1_reg_1406">
<pin_list>
<pin id="1407" dir="0" index="0" bw="4" slack="1"/>
<pin id="1408" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="pts_y_addr_1 "/>
</bind>
</comp>

<comp id="1411" class="1005" name="pts_y_1_addr_1_reg_1411">
<pin_list>
<pin id="1412" dir="0" index="0" bw="4" slack="1"/>
<pin id="1413" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="pts_y_1_addr_1 "/>
</bind>
</comp>

<comp id="1416" class="1005" name="pts_y_2_addr_1_reg_1416">
<pin_list>
<pin id="1417" dir="0" index="0" bw="4" slack="1"/>
<pin id="1418" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="pts_y_2_addr_1 "/>
</bind>
</comp>

<comp id="1421" class="1005" name="pts_y_3_addr_1_reg_1421">
<pin_list>
<pin id="1422" dir="0" index="0" bw="4" slack="1"/>
<pin id="1423" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="pts_y_3_addr_1 "/>
</bind>
</comp>

<comp id="1426" class="1005" name="icmp_ln90_2_reg_1426">
<pin_list>
<pin id="1427" dir="0" index="0" bw="1" slack="1"/>
<pin id="1428" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln90_2 "/>
</bind>
</comp>

<comp id="1430" class="1005" name="pts_y_addr_3_reg_1430">
<pin_list>
<pin id="1431" dir="0" index="0" bw="4" slack="1"/>
<pin id="1432" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="pts_y_addr_3 "/>
</bind>
</comp>

<comp id="1435" class="1005" name="pts_y_1_addr_3_reg_1435">
<pin_list>
<pin id="1436" dir="0" index="0" bw="4" slack="1"/>
<pin id="1437" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="pts_y_1_addr_3 "/>
</bind>
</comp>

<comp id="1440" class="1005" name="pts_y_2_addr_3_reg_1440">
<pin_list>
<pin id="1441" dir="0" index="0" bw="4" slack="1"/>
<pin id="1442" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="pts_y_2_addr_3 "/>
</bind>
</comp>

<comp id="1445" class="1005" name="pts_y_3_addr_3_reg_1445">
<pin_list>
<pin id="1446" dir="0" index="0" bw="4" slack="1"/>
<pin id="1447" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="pts_y_3_addr_3 "/>
</bind>
</comp>

<comp id="1450" class="1005" name="lshr_ln8_reg_1450">
<pin_list>
<pin id="1451" dir="0" index="0" bw="4" slack="1"/>
<pin id="1452" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="lshr_ln8 "/>
</bind>
</comp>

<comp id="1455" class="1005" name="add_ln93_reg_1455">
<pin_list>
<pin id="1456" dir="0" index="0" bw="32" slack="1"/>
<pin id="1457" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="add_ln93 "/>
</bind>
</comp>

<comp id="1466" class="1005" name="t_reg_1466">
<pin_list>
<pin id="1467" dir="0" index="0" bw="32" slack="1"/>
<pin id="1468" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="t "/>
</bind>
</comp>

<comp id="1471" class="1005" name="add_ln118_reg_1471">
<pin_list>
<pin id="1472" dir="0" index="0" bw="31" slack="1"/>
<pin id="1473" dir="1" index="1" bw="31" slack="1"/>
</pin_list>
<bind>
<opset="add_ln118 "/>
</bind>
</comp>

<comp id="1476" class="1005" name="hs_reg_1476">
<pin_list>
<pin id="1477" dir="0" index="0" bw="32" slack="4"/>
<pin id="1478" dir="1" index="1" bw="32" slack="4"/>
</pin_list>
<bind>
<opset="hs "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="165"><net_src comp="18" pin="0"/><net_sink comp="162" pin=0"/></net>

<net id="169"><net_src comp="18" pin="0"/><net_sink comp="166" pin=0"/></net>

<net id="173"><net_src comp="18" pin="0"/><net_sink comp="170" pin=0"/></net>

<net id="177"><net_src comp="18" pin="0"/><net_sink comp="174" pin=0"/></net>

<net id="181"><net_src comp="18" pin="0"/><net_sink comp="178" pin=0"/></net>

<net id="185"><net_src comp="18" pin="0"/><net_sink comp="182" pin=0"/></net>

<net id="189"><net_src comp="18" pin="0"/><net_sink comp="186" pin=0"/></net>

<net id="193"><net_src comp="18" pin="0"/><net_sink comp="190" pin=0"/></net>

<net id="197"><net_src comp="18" pin="0"/><net_sink comp="194" pin=0"/></net>

<net id="201"><net_src comp="18" pin="0"/><net_sink comp="198" pin=0"/></net>

<net id="205"><net_src comp="18" pin="0"/><net_sink comp="202" pin=0"/></net>

<net id="209"><net_src comp="18" pin="0"/><net_sink comp="206" pin=0"/></net>

<net id="213"><net_src comp="18" pin="0"/><net_sink comp="210" pin=0"/></net>

<net id="217"><net_src comp="18" pin="0"/><net_sink comp="214" pin=0"/></net>

<net id="221"><net_src comp="18" pin="0"/><net_sink comp="218" pin=0"/></net>

<net id="225"><net_src comp="18" pin="0"/><net_sink comp="222" pin=0"/></net>

<net id="229"><net_src comp="18" pin="0"/><net_sink comp="226" pin=0"/></net>

<net id="233"><net_src comp="18" pin="0"/><net_sink comp="230" pin=0"/></net>

<net id="237"><net_src comp="18" pin="0"/><net_sink comp="234" pin=0"/></net>

<net id="241"><net_src comp="18" pin="0"/><net_sink comp="238" pin=0"/></net>

<net id="245"><net_src comp="18" pin="0"/><net_sink comp="242" pin=0"/></net>

<net id="249"><net_src comp="76" pin="0"/><net_sink comp="246" pin=0"/></net>

<net id="253"><net_src comp="76" pin="0"/><net_sink comp="250" pin=0"/></net>

<net id="258"><net_src comp="14" pin="0"/><net_sink comp="254" pin=0"/></net>

<net id="259"><net_src comp="10" pin="0"/><net_sink comp="254" pin=1"/></net>

<net id="264"><net_src comp="14" pin="0"/><net_sink comp="260" pin=0"/></net>

<net id="265"><net_src comp="8" pin="0"/><net_sink comp="260" pin=1"/></net>

<net id="270"><net_src comp="16" pin="0"/><net_sink comp="266" pin=0"/></net>

<net id="271"><net_src comp="6" pin="0"/><net_sink comp="266" pin=1"/></net>

<net id="276"><net_src comp="16" pin="0"/><net_sink comp="272" pin=0"/></net>

<net id="277"><net_src comp="4" pin="0"/><net_sink comp="272" pin=1"/></net>

<net id="283"><net_src comp="20" pin="0"/><net_sink comp="278" pin=0"/></net>

<net id="289"><net_src comp="94" pin="0"/><net_sink comp="284" pin=0"/></net>

<net id="290"><net_src comp="12" pin="0"/><net_sink comp="284" pin=1"/></net>

<net id="291"><net_src comp="36" pin="0"/><net_sink comp="284" pin=2"/></net>

<net id="297"><net_src comp="152" pin="0"/><net_sink comp="292" pin=0"/></net>

<net id="298"><net_src comp="156" pin="0"/><net_sink comp="292" pin=0"/></net>

<net id="304"><net_src comp="152" pin="0"/><net_sink comp="299" pin=0"/></net>

<net id="305"><net_src comp="156" pin="0"/><net_sink comp="299" pin=0"/></net>

<net id="311"><net_src comp="108" pin="0"/><net_sink comp="306" pin=1"/></net>

<net id="317"><net_src comp="108" pin="0"/><net_sink comp="312" pin=1"/></net>

<net id="323"><net_src comp="108" pin="0"/><net_sink comp="318" pin=1"/></net>

<net id="329"><net_src comp="108" pin="0"/><net_sink comp="324" pin=1"/></net>

<net id="335"><net_src comp="108" pin="0"/><net_sink comp="330" pin=1"/></net>

<net id="341"><net_src comp="108" pin="0"/><net_sink comp="336" pin=1"/></net>

<net id="347"><net_src comp="108" pin="0"/><net_sink comp="342" pin=1"/></net>

<net id="353"><net_src comp="108" pin="0"/><net_sink comp="348" pin=1"/></net>

<net id="359"><net_src comp="306" pin="3"/><net_sink comp="354" pin=0"/></net>

<net id="365"><net_src comp="312" pin="3"/><net_sink comp="360" pin=0"/></net>

<net id="371"><net_src comp="318" pin="3"/><net_sink comp="366" pin=0"/></net>

<net id="377"><net_src comp="324" pin="3"/><net_sink comp="372" pin=0"/></net>

<net id="383"><net_src comp="330" pin="3"/><net_sink comp="378" pin=0"/></net>

<net id="389"><net_src comp="336" pin="3"/><net_sink comp="384" pin=0"/></net>

<net id="395"><net_src comp="342" pin="3"/><net_sink comp="390" pin=0"/></net>

<net id="401"><net_src comp="348" pin="3"/><net_sink comp="396" pin=0"/></net>

<net id="407"><net_src comp="108" pin="0"/><net_sink comp="402" pin=1"/></net>

<net id="413"><net_src comp="108" pin="0"/><net_sink comp="408" pin=1"/></net>

<net id="419"><net_src comp="108" pin="0"/><net_sink comp="414" pin=1"/></net>

<net id="425"><net_src comp="108" pin="0"/><net_sink comp="420" pin=1"/></net>

<net id="426"><net_src comp="402" pin="3"/><net_sink comp="354" pin=0"/></net>

<net id="427"><net_src comp="408" pin="3"/><net_sink comp="360" pin=0"/></net>

<net id="428"><net_src comp="414" pin="3"/><net_sink comp="366" pin=0"/></net>

<net id="429"><net_src comp="420" pin="3"/><net_sink comp="372" pin=0"/></net>

<net id="435"><net_src comp="108" pin="0"/><net_sink comp="430" pin=1"/></net>

<net id="441"><net_src comp="108" pin="0"/><net_sink comp="436" pin=1"/></net>

<net id="447"><net_src comp="108" pin="0"/><net_sink comp="442" pin=1"/></net>

<net id="453"><net_src comp="108" pin="0"/><net_sink comp="448" pin=1"/></net>

<net id="454"><net_src comp="430" pin="3"/><net_sink comp="378" pin=0"/></net>

<net id="455"><net_src comp="436" pin="3"/><net_sink comp="384" pin=0"/></net>

<net id="456"><net_src comp="442" pin="3"/><net_sink comp="390" pin=0"/></net>

<net id="457"><net_src comp="448" pin="3"/><net_sink comp="396" pin=0"/></net>

<net id="463"><net_src comp="108" pin="0"/><net_sink comp="458" pin=1"/></net>

<net id="469"><net_src comp="108" pin="0"/><net_sink comp="464" pin=1"/></net>

<net id="475"><net_src comp="108" pin="0"/><net_sink comp="470" pin=1"/></net>

<net id="481"><net_src comp="108" pin="0"/><net_sink comp="476" pin=1"/></net>

<net id="482"><net_src comp="458" pin="3"/><net_sink comp="378" pin=0"/></net>

<net id="483"><net_src comp="464" pin="3"/><net_sink comp="384" pin=0"/></net>

<net id="484"><net_src comp="470" pin="3"/><net_sink comp="390" pin=0"/></net>

<net id="485"><net_src comp="476" pin="3"/><net_sink comp="396" pin=0"/></net>

<net id="491"><net_src comp="108" pin="0"/><net_sink comp="486" pin=1"/></net>

<net id="497"><net_src comp="108" pin="0"/><net_sink comp="492" pin=1"/></net>

<net id="503"><net_src comp="108" pin="0"/><net_sink comp="498" pin=1"/></net>

<net id="509"><net_src comp="108" pin="0"/><net_sink comp="504" pin=1"/></net>

<net id="515"><net_src comp="108" pin="0"/><net_sink comp="510" pin=1"/></net>

<net id="521"><net_src comp="108" pin="0"/><net_sink comp="516" pin=1"/></net>

<net id="527"><net_src comp="108" pin="0"/><net_sink comp="522" pin=1"/></net>

<net id="533"><net_src comp="108" pin="0"/><net_sink comp="528" pin=1"/></net>

<net id="534"><net_src comp="498" pin="3"/><net_sink comp="366" pin=0"/></net>

<net id="535"><net_src comp="522" pin="3"/><net_sink comp="390" pin=0"/></net>

<net id="536"><net_src comp="492" pin="3"/><net_sink comp="360" pin=0"/></net>

<net id="537"><net_src comp="516" pin="3"/><net_sink comp="384" pin=0"/></net>

<net id="538"><net_src comp="504" pin="3"/><net_sink comp="372" pin=0"/></net>

<net id="539"><net_src comp="528" pin="3"/><net_sink comp="396" pin=0"/></net>

<net id="540"><net_src comp="486" pin="3"/><net_sink comp="354" pin=0"/></net>

<net id="541"><net_src comp="510" pin="3"/><net_sink comp="378" pin=0"/></net>

<net id="547"><net_src comp="108" pin="0"/><net_sink comp="542" pin=1"/></net>

<net id="553"><net_src comp="108" pin="0"/><net_sink comp="548" pin=1"/></net>

<net id="559"><net_src comp="108" pin="0"/><net_sink comp="554" pin=1"/></net>

<net id="565"><net_src comp="108" pin="0"/><net_sink comp="560" pin=1"/></net>

<net id="571"><net_src comp="108" pin="0"/><net_sink comp="566" pin=1"/></net>

<net id="577"><net_src comp="108" pin="0"/><net_sink comp="572" pin=1"/></net>

<net id="583"><net_src comp="108" pin="0"/><net_sink comp="578" pin=1"/></net>

<net id="589"><net_src comp="108" pin="0"/><net_sink comp="584" pin=1"/></net>

<net id="590"><net_src comp="554" pin="3"/><net_sink comp="366" pin=0"/></net>

<net id="591"><net_src comp="578" pin="3"/><net_sink comp="390" pin=0"/></net>

<net id="592"><net_src comp="548" pin="3"/><net_sink comp="360" pin=0"/></net>

<net id="593"><net_src comp="572" pin="3"/><net_sink comp="384" pin=0"/></net>

<net id="594"><net_src comp="560" pin="3"/><net_sink comp="372" pin=0"/></net>

<net id="595"><net_src comp="584" pin="3"/><net_sink comp="396" pin=0"/></net>

<net id="596"><net_src comp="542" pin="3"/><net_sink comp="354" pin=0"/></net>

<net id="597"><net_src comp="566" pin="3"/><net_sink comp="378" pin=0"/></net>

<net id="607"><net_src comp="601" pin="4"/><net_sink comp="598" pin=0"/></net>

<net id="611"><net_src comp="142" pin="0"/><net_sink comp="608" pin=0"/></net>

<net id="620"><net_src comp="608" pin="1"/><net_sink comp="612" pin=0"/></net>

<net id="628"><net_src comp="24" pin="0"/><net_sink comp="621" pin=0"/></net>

<net id="629"><net_src comp="0" pin="0"/><net_sink comp="621" pin=1"/></net>

<net id="645"><net_src comp="26" pin="0"/><net_sink comp="630" pin=0"/></net>

<net id="667"><net_src comp="110" pin="0"/><net_sink comp="646" pin=0"/></net>

<net id="691"><net_src comp="146" pin="0"/><net_sink comp="668" pin=0"/></net>

<net id="697"><net_src comp="148" pin="0"/><net_sink comp="692" pin=0"/></net>

<net id="713"><net_src comp="150" pin="0"/><net_sink comp="698" pin=0"/></net>

<net id="721"><net_src comp="154" pin="0"/><net_sink comp="714" pin=0"/></net>

<net id="722"><net_src comp="2" pin="0"/><net_sink comp="714" pin=1"/></net>

<net id="728"><net_src comp="158" pin="0"/><net_sink comp="723" pin=0"/></net>

<net id="736"><net_src comp="160" pin="0"/><net_sink comp="729" pin=0"/></net>

<net id="737"><net_src comp="2" pin="0"/><net_sink comp="729" pin=1"/></net>

<net id="754"><net_src comp="118" pin="0"/><net_sink comp="741" pin=0"/></net>

<net id="755"><net_src comp="120" pin="0"/><net_sink comp="741" pin=1"/></net>

<net id="756"><net_src comp="378" pin="3"/><net_sink comp="741" pin=2"/></net>

<net id="757"><net_src comp="122" pin="0"/><net_sink comp="741" pin=3"/></net>

<net id="758"><net_src comp="384" pin="3"/><net_sink comp="741" pin=4"/></net>

<net id="759"><net_src comp="124" pin="0"/><net_sink comp="741" pin=5"/></net>

<net id="760"><net_src comp="390" pin="3"/><net_sink comp="741" pin=6"/></net>

<net id="761"><net_src comp="126" pin="0"/><net_sink comp="741" pin=7"/></net>

<net id="762"><net_src comp="396" pin="3"/><net_sink comp="741" pin=8"/></net>

<net id="763"><net_src comp="128" pin="0"/><net_sink comp="741" pin=9"/></net>

<net id="764"><net_src comp="741" pin="11"/><net_sink comp="390" pin=1"/></net>

<net id="765"><net_src comp="741" pin="11"/><net_sink comp="384" pin=1"/></net>

<net id="766"><net_src comp="741" pin="11"/><net_sink comp="396" pin=1"/></net>

<net id="767"><net_src comp="741" pin="11"/><net_sink comp="378" pin=1"/></net>

<net id="772"><net_src comp="2" pin="0"/><net_sink comp="768" pin=0"/></net>

<net id="773"><net_src comp="768" pin="2"/><net_sink comp="292" pin=1"/></net>

<net id="774"><net_src comp="768" pin="2"/><net_sink comp="299" pin=1"/></net>

<net id="778"><net_src comp="768" pin="2"/><net_sink comp="775" pin=0"/></net>

<net id="779"><net_src comp="775" pin="1"/><net_sink comp="292" pin=1"/></net>

<net id="780"><net_src comp="775" pin="1"/><net_sink comp="299" pin=1"/></net>

<net id="784"><net_src comp="254" pin="2"/><net_sink comp="781" pin=0"/></net>

<net id="788"><net_src comp="260" pin="2"/><net_sink comp="785" pin=0"/></net>

<net id="792"><net_src comp="260" pin="2"/><net_sink comp="789" pin=0"/></net>

<net id="796"><net_src comp="254" pin="2"/><net_sink comp="793" pin=0"/></net>

<net id="801"><net_src comp="793" pin="1"/><net_sink comp="797" pin=0"/></net>

<net id="802"><net_src comp="789" pin="1"/><net_sink comp="797" pin=1"/></net>

<net id="807"><net_src comp="0" pin="0"/><net_sink comp="803" pin=0"/></net>

<net id="808"><net_src comp="803" pin="2"/><net_sink comp="278" pin=1"/></net>

<net id="812"><net_src comp="809" pin="1"/><net_sink comp="278" pin=2"/></net>

<net id="823"><net_src comp="813" pin="1"/><net_sink comp="819" pin=0"/></net>

<net id="824"><net_src comp="816" pin="1"/><net_sink comp="819" pin=1"/></net>

<net id="831"><net_src comp="825" pin="1"/><net_sink comp="828" pin=0"/></net>

<net id="836"><net_src comp="825" pin="1"/><net_sink comp="832" pin=0"/></net>

<net id="837"><net_src comp="86" pin="0"/><net_sink comp="832" pin=1"/></net>

<net id="842"><net_src comp="828" pin="1"/><net_sink comp="838" pin=0"/></net>

<net id="843"><net_src comp="88" pin="0"/><net_sink comp="838" pin=1"/></net>

<net id="848"><net_src comp="838" pin="2"/><net_sink comp="844" pin=0"/></net>

<net id="849"><net_src comp="90" pin="0"/><net_sink comp="844" pin=1"/></net>

<net id="855"><net_src comp="844" pin="2"/><net_sink comp="850" pin=0"/></net>

<net id="856"><net_src comp="838" pin="2"/><net_sink comp="850" pin=1"/></net>

<net id="857"><net_src comp="92" pin="0"/><net_sink comp="850" pin=2"/></net>

<net id="862"><net_src comp="92" pin="0"/><net_sink comp="858" pin=0"/></net>

<net id="867"><net_src comp="90" pin="0"/><net_sink comp="863" pin=0"/></net>

<net id="875"><net_src comp="868" pin="1"/><net_sink comp="871" pin=0"/></net>

<net id="880"><net_src comp="868" pin="1"/><net_sink comp="876" pin=0"/></net>

<net id="881"><net_src comp="92" pin="0"/><net_sink comp="876" pin=1"/></net>

<net id="885"><net_src comp="738" pin="1"/><net_sink comp="882" pin=0"/></net>

<net id="892"><net_src comp="104" pin="0"/><net_sink comp="886" pin=0"/></net>

<net id="893"><net_src comp="738" pin="1"/><net_sink comp="886" pin=1"/></net>

<net id="894"><net_src comp="80" pin="0"/><net_sink comp="886" pin=2"/></net>

<net id="895"><net_src comp="106" pin="0"/><net_sink comp="886" pin=3"/></net>

<net id="899"><net_src comp="886" pin="4"/><net_sink comp="896" pin=0"/></net>

<net id="900"><net_src comp="896" pin="1"/><net_sink comp="306" pin=2"/></net>

<net id="901"><net_src comp="896" pin="1"/><net_sink comp="312" pin=2"/></net>

<net id="902"><net_src comp="896" pin="1"/><net_sink comp="318" pin=2"/></net>

<net id="903"><net_src comp="896" pin="1"/><net_sink comp="324" pin=2"/></net>

<net id="904"><net_src comp="896" pin="1"/><net_sink comp="330" pin=2"/></net>

<net id="905"><net_src comp="896" pin="1"/><net_sink comp="336" pin=2"/></net>

<net id="906"><net_src comp="896" pin="1"/><net_sink comp="342" pin=2"/></net>

<net id="907"><net_src comp="896" pin="1"/><net_sink comp="348" pin=2"/></net>

<net id="924"><net_src comp="118" pin="0"/><net_sink comp="911" pin=0"/></net>

<net id="925"><net_src comp="120" pin="0"/><net_sink comp="911" pin=1"/></net>

<net id="926"><net_src comp="354" pin="3"/><net_sink comp="911" pin=2"/></net>

<net id="927"><net_src comp="122" pin="0"/><net_sink comp="911" pin=3"/></net>

<net id="928"><net_src comp="360" pin="3"/><net_sink comp="911" pin=4"/></net>

<net id="929"><net_src comp="124" pin="0"/><net_sink comp="911" pin=5"/></net>

<net id="930"><net_src comp="366" pin="3"/><net_sink comp="911" pin=6"/></net>

<net id="931"><net_src comp="126" pin="0"/><net_sink comp="911" pin=7"/></net>

<net id="932"><net_src comp="372" pin="3"/><net_sink comp="911" pin=8"/></net>

<net id="933"><net_src comp="128" pin="0"/><net_sink comp="911" pin=9"/></net>

<net id="947"><net_src comp="118" pin="0"/><net_sink comp="934" pin=0"/></net>

<net id="948"><net_src comp="120" pin="0"/><net_sink comp="934" pin=1"/></net>

<net id="949"><net_src comp="378" pin="3"/><net_sink comp="934" pin=2"/></net>

<net id="950"><net_src comp="122" pin="0"/><net_sink comp="934" pin=3"/></net>

<net id="951"><net_src comp="384" pin="3"/><net_sink comp="934" pin=4"/></net>

<net id="952"><net_src comp="124" pin="0"/><net_sink comp="934" pin=5"/></net>

<net id="953"><net_src comp="390" pin="3"/><net_sink comp="934" pin=6"/></net>

<net id="954"><net_src comp="126" pin="0"/><net_sink comp="934" pin=7"/></net>

<net id="955"><net_src comp="396" pin="3"/><net_sink comp="934" pin=8"/></net>

<net id="956"><net_src comp="128" pin="0"/><net_sink comp="934" pin=9"/></net>

<net id="962"><net_src comp="130" pin="0"/><net_sink comp="957" pin=0"/></net>

<net id="963"><net_src comp="601" pin="4"/><net_sink comp="957" pin=1"/></net>

<net id="964"><net_src comp="132" pin="0"/><net_sink comp="957" pin=2"/></net>

<net id="971"><net_src comp="134" pin="0"/><net_sink comp="965" pin=0"/></net>

<net id="972"><net_src comp="601" pin="4"/><net_sink comp="965" pin=1"/></net>

<net id="973"><net_src comp="80" pin="0"/><net_sink comp="965" pin=2"/></net>

<net id="974"><net_src comp="106" pin="0"/><net_sink comp="965" pin=3"/></net>

<net id="978"><net_src comp="965" pin="4"/><net_sink comp="975" pin=0"/></net>

<net id="979"><net_src comp="975" pin="1"/><net_sink comp="402" pin=2"/></net>

<net id="980"><net_src comp="975" pin="1"/><net_sink comp="408" pin=2"/></net>

<net id="981"><net_src comp="975" pin="1"/><net_sink comp="414" pin=2"/></net>

<net id="982"><net_src comp="975" pin="1"/><net_sink comp="420" pin=2"/></net>

<net id="986"><net_src comp="598" pin="1"/><net_sink comp="983" pin=0"/></net>

<net id="1000"><net_src comp="118" pin="0"/><net_sink comp="987" pin=0"/></net>

<net id="1001"><net_src comp="120" pin="0"/><net_sink comp="987" pin=1"/></net>

<net id="1002"><net_src comp="354" pin="3"/><net_sink comp="987" pin=2"/></net>

<net id="1003"><net_src comp="122" pin="0"/><net_sink comp="987" pin=3"/></net>

<net id="1004"><net_src comp="360" pin="3"/><net_sink comp="987" pin=4"/></net>

<net id="1005"><net_src comp="124" pin="0"/><net_sink comp="987" pin=5"/></net>

<net id="1006"><net_src comp="366" pin="3"/><net_sink comp="987" pin=6"/></net>

<net id="1007"><net_src comp="126" pin="0"/><net_sink comp="987" pin=7"/></net>

<net id="1008"><net_src comp="372" pin="3"/><net_sink comp="987" pin=8"/></net>

<net id="1009"><net_src comp="128" pin="0"/><net_sink comp="987" pin=9"/></net>

<net id="1010"><net_src comp="983" pin="1"/><net_sink comp="987" pin=10"/></net>

<net id="1014"><net_src comp="598" pin="1"/><net_sink comp="1011" pin=0"/></net>

<net id="1019"><net_src comp="1011" pin="1"/><net_sink comp="1015" pin=0"/></net>

<net id="1020"><net_src comp="138" pin="0"/><net_sink comp="1015" pin=1"/></net>

<net id="1033"><net_src comp="741" pin="11"/><net_sink comp="1029" pin=0"/></net>

<net id="1040"><net_src comp="140" pin="0"/><net_sink comp="1034" pin=0"/></net>

<net id="1041"><net_src comp="80" pin="0"/><net_sink comp="1034" pin=2"/></net>

<net id="1042"><net_src comp="106" pin="0"/><net_sink comp="1034" pin=3"/></net>

<net id="1046"><net_src comp="1043" pin="1"/><net_sink comp="486" pin=2"/></net>

<net id="1047"><net_src comp="1043" pin="1"/><net_sink comp="492" pin=2"/></net>

<net id="1048"><net_src comp="1043" pin="1"/><net_sink comp="498" pin=2"/></net>

<net id="1049"><net_src comp="1043" pin="1"/><net_sink comp="504" pin=2"/></net>

<net id="1050"><net_src comp="1043" pin="1"/><net_sink comp="510" pin=2"/></net>

<net id="1051"><net_src comp="1043" pin="1"/><net_sink comp="516" pin=2"/></net>

<net id="1052"><net_src comp="1043" pin="1"/><net_sink comp="522" pin=2"/></net>

<net id="1053"><net_src comp="1043" pin="1"/><net_sink comp="528" pin=2"/></net>

<net id="1058"><net_src comp="598" pin="1"/><net_sink comp="1054" pin=0"/></net>

<net id="1059"><net_src comp="48" pin="0"/><net_sink comp="1054" pin=1"/></net>

<net id="1063"><net_src comp="612" pin="6"/><net_sink comp="1060" pin=0"/></net>

<net id="1068"><net_src comp="612" pin="6"/><net_sink comp="1064" pin=0"/></net>

<net id="1069"><net_src comp="138" pin="0"/><net_sink comp="1064" pin=1"/></net>

<net id="1076"><net_src comp="140" pin="0"/><net_sink comp="1070" pin=0"/></net>

<net id="1077"><net_src comp="1064" pin="2"/><net_sink comp="1070" pin=1"/></net>

<net id="1078"><net_src comp="80" pin="0"/><net_sink comp="1070" pin=2"/></net>

<net id="1079"><net_src comp="106" pin="0"/><net_sink comp="1070" pin=3"/></net>

<net id="1083"><net_src comp="1070" pin="4"/><net_sink comp="1080" pin=0"/></net>

<net id="1084"><net_src comp="1080" pin="1"/><net_sink comp="542" pin=2"/></net>

<net id="1085"><net_src comp="1080" pin="1"/><net_sink comp="548" pin=2"/></net>

<net id="1086"><net_src comp="1080" pin="1"/><net_sink comp="554" pin=2"/></net>

<net id="1087"><net_src comp="1080" pin="1"/><net_sink comp="560" pin=2"/></net>

<net id="1088"><net_src comp="1080" pin="1"/><net_sink comp="566" pin=2"/></net>

<net id="1089"><net_src comp="1080" pin="1"/><net_sink comp="572" pin=2"/></net>

<net id="1090"><net_src comp="1080" pin="1"/><net_sink comp="578" pin=2"/></net>

<net id="1091"><net_src comp="1080" pin="1"/><net_sink comp="584" pin=2"/></net>

<net id="1096"><net_src comp="738" pin="1"/><net_sink comp="1092" pin=0"/></net>

<net id="1097"><net_src comp="92" pin="0"/><net_sink comp="1092" pin=1"/></net>

<net id="1102"><net_src comp="1092" pin="2"/><net_sink comp="1098" pin=0"/></net>

<net id="1110"><net_src comp="1107" pin="1"/><net_sink comp="668" pin=2"/></net>

<net id="1115"><net_src comp="1107" pin="1"/><net_sink comp="1111" pin=0"/></net>

<net id="1116"><net_src comp="76" pin="0"/><net_sink comp="1111" pin=1"/></net>

<net id="1117"><net_src comp="1111" pin="2"/><net_sink comp="668" pin=19"/></net>

<net id="1122"><net_src comp="144" pin="0"/><net_sink comp="1118" pin=1"/></net>

<net id="1123"><net_src comp="1118" pin="2"/><net_sink comp="668" pin=1"/></net>

<net id="1131"><net_src comp="1124" pin="1"/><net_sink comp="1127" pin=0"/></net>

<net id="1132"><net_src comp="48" pin="0"/><net_sink comp="1127" pin=1"/></net>

<net id="1133"><net_src comp="1127" pin="2"/><net_sink comp="284" pin=2"/></net>

<net id="1137"><net_src comp="254" pin="2"/><net_sink comp="1134" pin=0"/></net>

<net id="1138"><net_src comp="1134" pin="1"/><net_sink comp="698" pin=10"/></net>

<net id="1142"><net_src comp="260" pin="2"/><net_sink comp="1139" pin=0"/></net>

<net id="1143"><net_src comp="1139" pin="1"/><net_sink comp="698" pin=11"/></net>

<net id="1147"><net_src comp="266" pin="2"/><net_sink comp="1144" pin=0"/></net>

<net id="1148"><net_src comp="1144" pin="1"/><net_sink comp="768" pin=1"/></net>

<net id="1149"><net_src comp="1144" pin="1"/><net_sink comp="714" pin=3"/></net>

<net id="1150"><net_src comp="1144" pin="1"/><net_sink comp="729" pin=3"/></net>

<net id="1154"><net_src comp="272" pin="2"/><net_sink comp="1151" pin=0"/></net>

<net id="1155"><net_src comp="1151" pin="1"/><net_sink comp="803" pin=1"/></net>

<net id="1156"><net_src comp="1151" pin="1"/><net_sink comp="621" pin=3"/></net>

<net id="1160"><net_src comp="162" pin="1"/><net_sink comp="1157" pin=0"/></net>

<net id="1161"><net_src comp="1157" pin="1"/><net_sink comp="668" pin=20"/></net>

<net id="1162"><net_src comp="1157" pin="1"/><net_sink comp="1124" pin=0"/></net>

<net id="1166"><net_src comp="166" pin="1"/><net_sink comp="1163" pin=0"/></net>

<net id="1167"><net_src comp="1163" pin="1"/><net_sink comp="646" pin=18"/></net>

<net id="1168"><net_src comp="1163" pin="1"/><net_sink comp="1107" pin=0"/></net>

<net id="1172"><net_src comp="170" pin="1"/><net_sink comp="1169" pin=0"/></net>

<net id="1173"><net_src comp="1169" pin="1"/><net_sink comp="630" pin=12"/></net>

<net id="1174"><net_src comp="1169" pin="1"/><net_sink comp="825" pin=0"/></net>

<net id="1178"><net_src comp="781" pin="1"/><net_sink comp="1175" pin=0"/></net>

<net id="1179"><net_src comp="1175" pin="1"/><net_sink comp="816" pin=0"/></net>

<net id="1180"><net_src comp="1175" pin="1"/><net_sink comp="630" pin=2"/></net>

<net id="1184"><net_src comp="785" pin="1"/><net_sink comp="1181" pin=0"/></net>

<net id="1185"><net_src comp="1181" pin="1"/><net_sink comp="813" pin=0"/></net>

<net id="1189"><net_src comp="174" pin="1"/><net_sink comp="1186" pin=0"/></net>

<net id="1190"><net_src comp="1186" pin="1"/><net_sink comp="621" pin=4"/></net>

<net id="1191"><net_src comp="1186" pin="1"/><net_sink comp="630" pin=11"/></net>

<net id="1195"><net_src comp="178" pin="1"/><net_sink comp="1192" pin=0"/></net>

<net id="1196"><net_src comp="1192" pin="1"/><net_sink comp="692" pin=2"/></net>

<net id="1197"><net_src comp="1192" pin="1"/><net_sink comp="698" pin=12"/></net>

<net id="1198"><net_src comp="1192" pin="1"/><net_sink comp="714" pin=4"/></net>

<net id="1199"><net_src comp="1192" pin="1"/><net_sink comp="723" pin=2"/></net>

<net id="1200"><net_src comp="1192" pin="1"/><net_sink comp="729" pin=4"/></net>

<net id="1204"><net_src comp="797" pin="2"/><net_sink comp="1201" pin=0"/></net>

<net id="1205"><net_src comp="1201" pin="1"/><net_sink comp="809" pin=0"/></net>

<net id="1209"><net_src comp="803" pin="2"/><net_sink comp="1206" pin=0"/></net>

<net id="1210"><net_src comp="1206" pin="1"/><net_sink comp="278" pin=1"/></net>

<net id="1214"><net_src comp="809" pin="1"/><net_sink comp="1211" pin=0"/></net>

<net id="1215"><net_src comp="1211" pin="1"/><net_sink comp="278" pin=2"/></net>

<net id="1216"><net_src comp="1211" pin="1"/><net_sink comp="292" pin=2"/></net>

<net id="1217"><net_src comp="1211" pin="1"/><net_sink comp="299" pin=2"/></net>

<net id="1221"><net_src comp="819" pin="2"/><net_sink comp="1218" pin=0"/></net>

<net id="1222"><net_src comp="1218" pin="1"/><net_sink comp="621" pin=2"/></net>

<net id="1223"><net_src comp="1218" pin="1"/><net_sink comp="630" pin=1"/></net>

<net id="1224"><net_src comp="1218" pin="1"/><net_sink comp="692" pin=1"/></net>

<net id="1225"><net_src comp="1218" pin="1"/><net_sink comp="714" pin=2"/></net>

<net id="1226"><net_src comp="1218" pin="1"/><net_sink comp="723" pin=1"/></net>

<net id="1227"><net_src comp="1218" pin="1"/><net_sink comp="729" pin=2"/></net>

<net id="1231"><net_src comp="828" pin="1"/><net_sink comp="1228" pin=0"/></net>

<net id="1232"><net_src comp="1228" pin="1"/><net_sink comp="646" pin=1"/></net>

<net id="1233"><net_src comp="1228" pin="1"/><net_sink comp="1118" pin=0"/></net>

<net id="1237"><net_src comp="832" pin="2"/><net_sink comp="1234" pin=0"/></net>

<net id="1241"><net_src comp="246" pin="1"/><net_sink comp="1238" pin=0"/></net>

<net id="1242"><net_src comp="1238" pin="1"/><net_sink comp="863" pin=1"/></net>

<net id="1243"><net_src comp="1238" pin="1"/><net_sink comp="868" pin=0"/></net>

<net id="1244"><net_src comp="1238" pin="1"/><net_sink comp="1103" pin=1"/></net>

<net id="1248"><net_src comp="250" pin="1"/><net_sink comp="1245" pin=0"/></net>

<net id="1249"><net_src comp="1245" pin="1"/><net_sink comp="858" pin=1"/></net>

<net id="1250"><net_src comp="1245" pin="1"/><net_sink comp="738" pin=0"/></net>

<net id="1251"><net_src comp="1245" pin="1"/><net_sink comp="1098" pin=1"/></net>

<net id="1255"><net_src comp="850" pin="3"/><net_sink comp="1252" pin=0"/></net>

<net id="1256"><net_src comp="1252" pin="1"/><net_sink comp="871" pin=1"/></net>

<net id="1266"><net_src comp="876" pin="2"/><net_sink comp="1263" pin=0"/></net>

<net id="1267"><net_src comp="1263" pin="1"/><net_sink comp="1103" pin=0"/></net>

<net id="1271"><net_src comp="882" pin="1"/><net_sink comp="1268" pin=0"/></net>

<net id="1272"><net_src comp="1268" pin="1"/><net_sink comp="911" pin=10"/></net>

<net id="1273"><net_src comp="1268" pin="1"/><net_sink comp="934" pin=10"/></net>

<net id="1277"><net_src comp="306" pin="3"/><net_sink comp="1274" pin=0"/></net>

<net id="1278"><net_src comp="1274" pin="1"/><net_sink comp="354" pin=0"/></net>

<net id="1282"><net_src comp="312" pin="3"/><net_sink comp="1279" pin=0"/></net>

<net id="1283"><net_src comp="1279" pin="1"/><net_sink comp="360" pin=0"/></net>

<net id="1287"><net_src comp="318" pin="3"/><net_sink comp="1284" pin=0"/></net>

<net id="1288"><net_src comp="1284" pin="1"/><net_sink comp="366" pin=0"/></net>

<net id="1292"><net_src comp="324" pin="3"/><net_sink comp="1289" pin=0"/></net>

<net id="1293"><net_src comp="1289" pin="1"/><net_sink comp="372" pin=0"/></net>

<net id="1297"><net_src comp="330" pin="3"/><net_sink comp="1294" pin=0"/></net>

<net id="1298"><net_src comp="1294" pin="1"/><net_sink comp="378" pin=0"/></net>

<net id="1302"><net_src comp="336" pin="3"/><net_sink comp="1299" pin=0"/></net>

<net id="1303"><net_src comp="1299" pin="1"/><net_sink comp="384" pin=0"/></net>

<net id="1307"><net_src comp="342" pin="3"/><net_sink comp="1304" pin=0"/></net>

<net id="1308"><net_src comp="1304" pin="1"/><net_sink comp="390" pin=0"/></net>

<net id="1312"><net_src comp="348" pin="3"/><net_sink comp="1309" pin=0"/></net>

<net id="1313"><net_src comp="1309" pin="1"/><net_sink comp="396" pin=0"/></net>

<net id="1317"><net_src comp="908" pin="1"/><net_sink comp="1314" pin=0"/></net>

<net id="1318"><net_src comp="1314" pin="1"/><net_sink comp="601" pin=0"/></net>

<net id="1322"><net_src comp="911" pin="11"/><net_sink comp="1319" pin=0"/></net>

<net id="1323"><net_src comp="1319" pin="1"/><net_sink comp="1021" pin=1"/></net>

<net id="1324"><net_src comp="1319" pin="1"/><net_sink comp="1025" pin=1"/></net>

<net id="1325"><net_src comp="1319" pin="1"/><net_sink comp="366" pin=1"/></net>

<net id="1326"><net_src comp="1319" pin="1"/><net_sink comp="360" pin=1"/></net>

<net id="1327"><net_src comp="1319" pin="1"/><net_sink comp="372" pin=1"/></net>

<net id="1328"><net_src comp="1319" pin="1"/><net_sink comp="354" pin=1"/></net>

<net id="1332"><net_src comp="934" pin="11"/><net_sink comp="1329" pin=0"/></net>

<net id="1333"><net_src comp="1329" pin="1"/><net_sink comp="1029" pin=1"/></net>

<net id="1334"><net_src comp="1329" pin="1"/><net_sink comp="390" pin=1"/></net>

<net id="1335"><net_src comp="1329" pin="1"/><net_sink comp="384" pin=1"/></net>

<net id="1336"><net_src comp="1329" pin="1"/><net_sink comp="396" pin=1"/></net>

<net id="1337"><net_src comp="1329" pin="1"/><net_sink comp="378" pin=1"/></net>

<net id="1344"><net_src comp="975" pin="1"/><net_sink comp="1341" pin=0"/></net>

<net id="1345"><net_src comp="1341" pin="1"/><net_sink comp="430" pin=2"/></net>

<net id="1346"><net_src comp="1341" pin="1"/><net_sink comp="436" pin=2"/></net>

<net id="1347"><net_src comp="1341" pin="1"/><net_sink comp="442" pin=2"/></net>

<net id="1348"><net_src comp="1341" pin="1"/><net_sink comp="448" pin=2"/></net>

<net id="1349"><net_src comp="1341" pin="1"/><net_sink comp="458" pin=2"/></net>

<net id="1350"><net_src comp="1341" pin="1"/><net_sink comp="464" pin=2"/></net>

<net id="1351"><net_src comp="1341" pin="1"/><net_sink comp="470" pin=2"/></net>

<net id="1352"><net_src comp="1341" pin="1"/><net_sink comp="476" pin=2"/></net>

<net id="1356"><net_src comp="402" pin="3"/><net_sink comp="1353" pin=0"/></net>

<net id="1357"><net_src comp="1353" pin="1"/><net_sink comp="354" pin=0"/></net>

<net id="1361"><net_src comp="408" pin="3"/><net_sink comp="1358" pin=0"/></net>

<net id="1362"><net_src comp="1358" pin="1"/><net_sink comp="360" pin=0"/></net>

<net id="1366"><net_src comp="414" pin="3"/><net_sink comp="1363" pin=0"/></net>

<net id="1367"><net_src comp="1363" pin="1"/><net_sink comp="366" pin=0"/></net>

<net id="1371"><net_src comp="420" pin="3"/><net_sink comp="1368" pin=0"/></net>

<net id="1372"><net_src comp="1368" pin="1"/><net_sink comp="372" pin=0"/></net>

<net id="1376"><net_src comp="983" pin="1"/><net_sink comp="1373" pin=0"/></net>

<net id="1377"><net_src comp="1373" pin="1"/><net_sink comp="741" pin=10"/></net>

<net id="1381"><net_src comp="987" pin="11"/><net_sink comp="1378" pin=0"/></net>

<net id="1382"><net_src comp="1378" pin="1"/><net_sink comp="1021" pin=0"/></net>

<net id="1383"><net_src comp="1378" pin="1"/><net_sink comp="1025" pin=0"/></net>

<net id="1384"><net_src comp="1378" pin="1"/><net_sink comp="366" pin=1"/></net>

<net id="1385"><net_src comp="1378" pin="1"/><net_sink comp="360" pin=1"/></net>

<net id="1386"><net_src comp="1378" pin="1"/><net_sink comp="372" pin=1"/></net>

<net id="1387"><net_src comp="1378" pin="1"/><net_sink comp="354" pin=1"/></net>

<net id="1391"><net_src comp="1011" pin="1"/><net_sink comp="1388" pin=0"/></net>

<net id="1392"><net_src comp="1388" pin="1"/><net_sink comp="612" pin=2"/></net>

<net id="1393"><net_src comp="1388" pin="1"/><net_sink comp="612" pin=4"/></net>

<net id="1397"><net_src comp="1015" pin="2"/><net_sink comp="1394" pin=0"/></net>

<net id="1398"><net_src comp="1394" pin="1"/><net_sink comp="1034" pin=1"/></net>

<net id="1402"><net_src comp="1021" pin="2"/><net_sink comp="1399" pin=0"/></net>

<net id="1409"><net_src comp="430" pin="3"/><net_sink comp="1406" pin=0"/></net>

<net id="1410"><net_src comp="1406" pin="1"/><net_sink comp="378" pin=0"/></net>

<net id="1414"><net_src comp="436" pin="3"/><net_sink comp="1411" pin=0"/></net>

<net id="1415"><net_src comp="1411" pin="1"/><net_sink comp="384" pin=0"/></net>

<net id="1419"><net_src comp="442" pin="3"/><net_sink comp="1416" pin=0"/></net>

<net id="1420"><net_src comp="1416" pin="1"/><net_sink comp="390" pin=0"/></net>

<net id="1424"><net_src comp="448" pin="3"/><net_sink comp="1421" pin=0"/></net>

<net id="1425"><net_src comp="1421" pin="1"/><net_sink comp="396" pin=0"/></net>

<net id="1429"><net_src comp="1029" pin="2"/><net_sink comp="1426" pin=0"/></net>

<net id="1433"><net_src comp="458" pin="3"/><net_sink comp="1430" pin=0"/></net>

<net id="1434"><net_src comp="1430" pin="1"/><net_sink comp="378" pin=0"/></net>

<net id="1438"><net_src comp="464" pin="3"/><net_sink comp="1435" pin=0"/></net>

<net id="1439"><net_src comp="1435" pin="1"/><net_sink comp="384" pin=0"/></net>

<net id="1443"><net_src comp="470" pin="3"/><net_sink comp="1440" pin=0"/></net>

<net id="1444"><net_src comp="1440" pin="1"/><net_sink comp="390" pin=0"/></net>

<net id="1448"><net_src comp="476" pin="3"/><net_sink comp="1445" pin=0"/></net>

<net id="1449"><net_src comp="1445" pin="1"/><net_sink comp="396" pin=0"/></net>

<net id="1453"><net_src comp="1034" pin="4"/><net_sink comp="1450" pin=0"/></net>

<net id="1454"><net_src comp="1450" pin="1"/><net_sink comp="1043" pin=0"/></net>

<net id="1458"><net_src comp="1054" pin="2"/><net_sink comp="1455" pin=0"/></net>

<net id="1459"><net_src comp="1455" pin="1"/><net_sink comp="601" pin=2"/></net>

<net id="1469"><net_src comp="1111" pin="2"/><net_sink comp="1466" pin=0"/></net>

<net id="1470"><net_src comp="1466" pin="1"/><net_sink comp="668" pin=19"/></net>

<net id="1474"><net_src comp="1118" pin="2"/><net_sink comp="1471" pin=0"/></net>

<net id="1475"><net_src comp="1471" pin="1"/><net_sink comp="668" pin=1"/></net>

<net id="1479"><net_src comp="1127" pin="2"/><net_sink comp="1476" pin=0"/></net>

<net id="1480"><net_src comp="1476" pin="1"/><net_sink comp="698" pin=1"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: gmem1 | {34 35 36 37 38 39 40 41 44 45 46 47 48 49 50 51 }
	Port: hull_size | {15 28 }
 - Input state : 
	Port: convex_hull_accel : gmem0 | {2 3 4 5 6 7 8 9 10 11 }
	Port: convex_hull_accel : in_data | {1 }
	Port: convex_hull_accel : out_data | {1 }
	Port: convex_hull_accel : rows | {1 }
	Port: convex_hull_accel : cols | {1 }
  - Chain level:
	State 1
		mul_ln34 : 1
	State 2
		empty_35 : 1
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
		bound : 1
	State 10
	State 11
	State 12
	State 13
	State 14
	State 15
		trunc_ln47 : 1
		icmp_ln60 : 1
		br_ln60 : 2
		add_ln85 : 2
		icmp_ln85 : 3
		select_ln85 : 4
		store_ln85 : 1
		store_ln0 : 1
	State 16
		icmp_ln85_1 : 1
		add_ln85_2 : 1
		br_ln85 : 2
		trunc_ln85 : 1
		lshr_ln1 : 1
		zext_ln85_1 : 2
		pts_x_addr : 3
		pts_x_1_addr : 3
		pts_x_2_addr : 3
		pts_x_3_addr : 3
		pts_y_addr : 3
		pts_y_1_addr : 3
		pts_y_2_addr : 3
		pts_y_3_addr : 3
		pts_x_load : 4
		pts_x_1_load : 4
		pts_x_2_load : 4
		pts_x_3_load : 4
		pts_y_load : 4
		pts_y_1_load : 4
		pts_y_2_load : 4
		pts_y_3_load : 4
	State 17
		key_x : 1
		key_y : 1
	State 18
		tmp_128 : 1
		br_ln90 : 2
		lshr_ln3 : 1
		zext_ln89 : 2
		pts_x_addr_1 : 3
		pts_x_1_addr_1 : 3
		pts_x_2_addr_1 : 3
		pts_x_3_addr_1 : 3
		pts_x_load_1 : 4
		pts_x_1_load_1 : 4
		pts_x_2_load_1 : 4
		pts_x_3_load_1 : 4
	State 19
		tmp : 1
	State 20
		add_ln89 : 1
		br_ln90 : 1
		br_ln90 : 1
		pts_y_load_1 : 1
		pts_y_1_load_1 : 1
		pts_y_2_load_1 : 1
		pts_y_3_load_1 : 1
	State 21
		tmp_2 : 1
		icmp_ln90_2 : 2
	State 22
		pts_y_load_6 : 1
		pts_y_1_load_6 : 1
		pts_y_2_load_6 : 1
		pts_y_3_load_6 : 1
	State 23
		pts_x_addr_3 : 1
		pts_x_1_addr_3 : 1
		pts_x_2_addr_3 : 1
		pts_x_3_addr_3 : 1
		pts_y_addr_4 : 1
		pts_y_1_addr_4 : 1
		pts_y_2_addr_4 : 1
		pts_y_3_addr_4 : 1
		tmp_17 : 1
		store_ln92 : 2
		store_ln92 : 2
		store_ln92 : 2
		store_ln92 : 2
		store_ln92 : 2
		store_ln92 : 2
		store_ln92 : 2
		store_ln92 : 2
	State 24
		trunc_ln95 : 1
		add_ln95 : 1
		lshr_ln6 : 2
		zext_ln95 : 3
		pts_x_addr_2 : 4
		pts_x_1_addr_2 : 4
		pts_x_2_addr_2 : 4
		pts_x_3_addr_2 : 4
		pts_y_addr_2 : 4
		pts_y_1_addr_2 : 4
		pts_y_2_addr_2 : 4
		pts_y_3_addr_2 : 4
		switch_ln95 : 2
		store_ln95 : 5
		store_ln95 : 5
		store_ln95 : 5
		store_ln95 : 5
		store_ln95 : 5
		store_ln95 : 5
		store_ln95 : 5
		store_ln95 : 5
		add_ln85_1 : 1
		store_ln85 : 2
	State 25
	State 26
		t : 1
		call_ln118 : 2
	State 27
	State 28
		hs : 1
		write_ln131 : 2
	State 29
	State 30
	State 31
	State 32
	State 33
	State 34
		empty_49 : 1
	State 35
	State 36
	State 37
	State 38
	State 39
	State 40
	State 41
	State 42
	State 43
	State 44
		empty_42 : 1
	State 45
	State 46
	State 47
	State 48
	State 49
	State 50
	State 51


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|---------------------------------------------------------------------------|---------|---------|---------|---------|
| Operation|                              Functional Unit                              |   DSP   |  Delay  |    FF   |   LUT   |
|----------|---------------------------------------------------------------------------|---------|---------|---------|---------|
|          |   grp_convex_hull_accel_Pipeline_VITIS_LOOP_34_1_VITIS_LOOP_36_2_fu_621   |    0    |    0    |    33   |    46   |
|          |   grp_convex_hull_accel_Pipeline_VITIS_LOOP_47_3_VITIS_LOOP_49_4_fu_630   |    0    |    0    |    74   |   196   |
|          |          grp_convex_hull_accel_Pipeline_VITIS_LOOP_104_11_fu_646          |    6    | 49.2466 |  15671  |  13622  |
|          |          grp_convex_hull_accel_Pipeline_VITIS_LOOP_118_13_fu_668          |    6    | 46.0706 |  15706  |  13663  |
|   call   | grp_convex_hull_accel_Pipeline_VITIS_LOOP_134_15_VITIS_LOOP_136_16_fu_692 |    0    |    0    |    16   |    46   |
|          |          grp_convex_hull_accel_Pipeline_VITIS_LOOP_143_17_fu_698          |    0    |  12.704 |   197   |   305   |
|          | grp_convex_hull_accel_Pipeline_VITIS_LOOP_154_18_VITIS_LOOP_156_19_fu_714 |    0    |    0    |    33   |    46   |
|          |   grp_convex_hull_accel_Pipeline_VITIS_LOOP_63_5_VITIS_LOOP_65_6_fu_723   |    0    |    0    |    16   |    46   |
|          |   grp_convex_hull_accel_Pipeline_VITIS_LOOP_73_7_VITIS_LOOP_75_8_fu_729   |    0    |    0    |    33   |    46   |
|----------|---------------------------------------------------------------------------|---------|---------|---------|---------|
|          |                              add_ln85_fu_838                              |    0    |    0    |    0    |    38   |
|          |                             add_ln85_2_fu_876                             |    0    |    0    |    0    |    38   |
|          |                              add_ln89_fu_1015                             |    0    |    0    |    0    |    14   |
|          |                              add_ln93_fu_1054                             |    0    |    0    |    0    |    39   |
|    add   |                              add_ln95_fu_1064                             |    0    |    0    |    0    |    14   |
|          |                             add_ln85_1_fu_1092                            |    0    |    0    |    0    |    38   |
|          |                                 t_fu_1111                                 |    0    |    0    |    0    |    39   |
|          |                             add_ln118_fu_1118                             |    0    |    0    |    0    |    38   |
|          |                                 hs_fu_1127                                |    0    |    0    |    0    |    39   |
|----------|---------------------------------------------------------------------------|---------|---------|---------|---------|
|          |                              icmp_ln60_fu_832                             |    0    |    0    |    0    |    39   |
|          |                              icmp_ln85_fu_844                             |    0    |    0    |    0    |    38   |
|   icmp   |                             icmp_ln85_1_fu_871                            |    0    |    0    |    0    |    38   |
|          |                             icmp_ln90_fu_1021                             |    0    |    0    |    0    |    39   |
|          |                            icmp_ln90_1_fu_1025                            |    0    |    0    |    0    |    39   |
|          |                            icmp_ln90_2_fu_1029                            |    0    |    0    |    0    |    39   |
|----------|---------------------------------------------------------------------------|---------|---------|---------|---------|
|          |                                 grp_fu_741                                |    0    |    0    |    0    |    20   |
| sparsemux|                                key_x_fu_911                               |    0    |    0    |    0    |    20   |
|          |                                key_y_fu_934                               |    0    |    0    |    0    |    20   |
|          |                                 tmp_fu_987                                |    0    |    0    |    0    |    20   |
|----------|---------------------------------------------------------------------------|---------|---------|---------|---------|
|    mul   |                              mul_ln34_fu_797                              |    1    |    0    |    0    |    6    |
|          |                                bound_fu_819                               |    0    |    0    |    0    |    41   |
|----------|---------------------------------------------------------------------------|---------|---------|---------|---------|
|  select  |                             select_ln85_fu_850                            |    0    |    0    |    0    |    31   |
|----------|---------------------------------------------------------------------------|---------|---------|---------|---------|
|          |                           cols_read_read_fu_254                           |    0    |    0    |    0    |    0    |
|   read   |                           rows_read_read_fu_260                           |    0    |    0    |    0    |    0    |
|          |                         out_data_read_read_fu_266                         |    0    |    0    |    0    |    0    |
|          |                          in_data_read_read_fu_272                         |    0    |    0    |    0    |    0    |
|----------|---------------------------------------------------------------------------|---------|---------|---------|---------|
|  readreq |                             grp_readreq_fu_278                            |    0    |    0    |    0    |    0    |
|----------|---------------------------------------------------------------------------|---------|---------|---------|---------|
|   write  |                              grp_write_fu_284                             |    0    |    0    |    0    |    0    |
|----------|---------------------------------------------------------------------------|---------|---------|---------|---------|
| writeresp|                            grp_writeresp_fu_292                           |    0    |    0    |    0    |    0    |
|          |                            grp_writeresp_fu_299                           |    0    |    0    |    0    |    0    |
|----------|---------------------------------------------------------------------------|---------|---------|---------|---------|
|          |                                empty_fu_781                               |    0    |    0    |    0    |    0    |
|          |                              empty_32_fu_785                              |    0    |    0    |    0    |    0    |
|          |                             trunc_ln34_fu_789                             |    0    |    0    |    0    |    0    |
|          |                            trunc_ln34_1_fu_793                            |    0    |    0    |    0    |    0    |
|   trunc  |                             trunc_ln47_fu_828                             |    0    |    0    |    0    |    0    |
|          |                             trunc_ln85_fu_882                             |    0    |    0    |    0    |    0    |
|          |                             trunc_ln90_fu_983                             |    0    |    0    |    0    |    0    |
|          |                            trunc_ln90_1_fu_1011                           |    0    |    0    |    0    |    0    |
|          |                             trunc_ln95_fu_1060                            |    0    |    0    |    0    |    0    |
|----------|---------------------------------------------------------------------------|---------|---------|---------|---------|
|          |                          select_ln34_cast_fu_809                          |    0    |    0    |    0    |    0    |
|          |                                cast_fu_813                                |    0    |    0    |    0    |    0    |
|          |                                cast1_fu_816                               |    0    |    0    |    0    |    0    |
|   zext   |                             zext_ln85_1_fu_896                            |    0    |    0    |    0    |    0    |
|          |                              zext_ln85_fu_908                             |    0    |    0    |    0    |    0    |
|          |                              zext_ln89_fu_975                             |    0    |    0    |    0    |    0    |
|          |                             zext_ln92_fu_1043                             |    0    |    0    |    0    |    0    |
|          |                             zext_ln95_fu_1080                             |    0    |    0    |    0    |    0    |
|----------|---------------------------------------------------------------------------|---------|---------|---------|---------|
|          |                              lshr_ln1_fu_886                              |    0    |    0    |    0    |    0    |
|partselect|                              lshr_ln3_fu_965                              |    0    |    0    |    0    |    0    |
|          |                              lshr_ln8_fu_1034                             |    0    |    0    |    0    |    0    |
|          |                              lshr_ln6_fu_1070                             |    0    |    0    |    0    |    0    |
|----------|---------------------------------------------------------------------------|---------|---------|---------|---------|
| bitselect|                               tmp_128_fu_957                              |    0    |    0    |    0    |    0    |
|----------|---------------------------------------------------------------------------|---------|---------|---------|---------|
|   Total  |                                                                           |    13   | 108.021 |  31779  |  28703  |
|----------|---------------------------------------------------------------------------|---------|---------|---------|---------|

Memories:
+--------+--------+--------+--------+--------+
|        |  BRAM  |   FF   |   LUT  |  URAM  |
+--------+--------+--------+--------+--------+
| hull_x |    0   |   32   |    8   |    0   |
|hull_x_1|    0   |   32   |    8   |    0   |
|hull_x_2|    0   |   32   |    8   |    0   |
|hull_x_3|    0   |   32   |    8   |    0   |
| hull_y |    0   |   32   |    8   |    0   |
|hull_y_1|    0   |   32   |    8   |    0   |
|hull_y_2|    0   |   32   |    8   |    0   |
|hull_y_3|    0   |   32   |    8   |    0   |
|  pts_x |    0   |   32   |    8   |    0   |
| pts_x_1|    0   |   32   |    8   |    0   |
| pts_x_2|    0   |   32   |    8   |    0   |
| pts_x_3|    0   |   32   |    8   |    0   |
|  pts_y |    0   |   32   |    8   |    0   |
| pts_y_1|    0   |   32   |    8   |    0   |
| pts_y_2|    0   |   32   |    8   |    0   |
| pts_y_3|    0   |   32   |    8   |    0   |
+--------+--------+--------+--------+--------+
|  Total |    0   |   512  |   128  |    0   |
+--------+--------+--------+--------+--------+

* Register list:
+-------------------------+--------+
|                         |   FF   |
+-------------------------+--------+
|    add_ln118_reg_1471   |   31   |
|   add_ln85_2_reg_1263   |   31   |
|    add_ln89_reg_1394    |    6   |
|    add_ln93_reg_1455    |   32   |
|      bound_reg_1218     |   16   |
|    cols_read_reg_1134   |   32   |
|    count_loc_reg_1169   |   32   |
|    empty_32_reg_1181    |    8   |
|      empty_reg_1175     |    8   |
|   gmem0_addr_reg_1206   |    8   |
|       hs_reg_1476       |   32   |
|        i_reg_1245       |   31   |
|    icmp_ln60_reg_1234   |    1   |
|   icmp_ln90_2_reg_1426  |    1   |
|    icmp_ln90_reg_1399   |    1   |
|  in_data_read_reg_1151  |   64   |
|   in_img_data_reg_1186  |    8   |
|  indvars_iv189_reg_1238 |   31   |
|   j_0_lcssa_ph_reg_608  |    6   |
|        j_reg_598        |   32   |
|     k_1_loc_reg_1157    |   32   |
|      k_loc_reg_1163     |   32   |
|      key_x_reg_1319     |   32   |
|      key_y_reg_1329     |   32   |
|    lshr_ln8_reg_1450    |    4   |
|    mul_ln34_reg_1201    |   15   |
|  out_data_read_reg_1144 |   64   |
|  out_img_data_reg_1192  |    8   |
| pts_x_1_addr_1_reg_1358 |    4   |
|  pts_x_1_addr_reg_1279  |    4   |
| pts_x_2_addr_1_reg_1363 |    4   |
|  pts_x_2_addr_reg_1284  |    4   |
| pts_x_3_addr_1_reg_1368 |    4   |
|  pts_x_3_addr_reg_1289  |    4   |
|  pts_x_addr_1_reg_1353  |    4   |
|   pts_x_addr_reg_1274   |    4   |
| pts_y_1_addr_1_reg_1411 |    4   |
| pts_y_1_addr_3_reg_1435 |    4   |
|  pts_y_1_addr_reg_1299  |    4   |
| pts_y_2_addr_1_reg_1416 |    4   |
| pts_y_2_addr_3_reg_1440 |    4   |
|  pts_y_2_addr_reg_1304  |    4   |
| pts_y_3_addr_1_reg_1421 |    4   |
| pts_y_3_addr_3_reg_1445 |    4   |
|  pts_y_3_addr_reg_1309  |    4   |
|  pts_y_addr_1_reg_1406  |    4   |
|  pts_y_addr_3_reg_1430  |    4   |
|   pts_y_addr_reg_1294   |    4   |
|         reg_775         |    8   |
|    rows_read_reg_1139   |   32   |
|select_ln34_cast_reg_1211|   32   |
|   select_ln85_reg_1252  |   31   |
|        t_reg_1466       |   32   |
|       tmp_reg_1378      |   32   |
|   trunc_ln47_reg_1228   |   31   |
|   trunc_ln85_reg_1268   |    2   |
|  trunc_ln90_1_reg_1388  |    6   |
|   trunc_ln90_reg_1373   |    2   |
|    zext_ln85_reg_1314   |   32   |
|    zext_ln89_reg_1341   |   64   |
+-------------------------+--------+
|          Total          |  1014  |
+-------------------------+--------+

* Multiplexer (MUX) list: 
|---------------------------------------------------------|------|------|------|--------||---------||---------|
|                           Comp                          |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|---------------------------------------------------------|------|------|------|--------||---------||---------|
|                    grp_readreq_fu_278                   |  p1  |   2  |   8  |   16   ||    9    |
|                    grp_readreq_fu_278                   |  p2  |   2  |  15  |   30   ||    9    |
|                     grp_write_fu_284                    |  p2  |   2  |  32  |   64   ||    9    |
|                   grp_writeresp_fu_292                  |  p0  |   2  |   1  |    2   |
|                   grp_writeresp_fu_292                  |  p1  |   2  |   8  |   16   ||    9    |
|                   grp_writeresp_fu_299                  |  p0  |   2  |   1  |    2   |
|                   grp_writeresp_fu_299                  |  p1  |   2  |   8  |   16   ||    9    |
|                    grp_access_fu_354                    |  p0  |   6  |   4  |   24   ||    31   |
|                    grp_access_fu_354                    |  p1  |   2  |  32  |   64   ||    9    |
|                    grp_access_fu_360                    |  p0  |   6  |   4  |   24   ||    31   |
|                    grp_access_fu_360                    |  p1  |   2  |  32  |   64   ||    9    |
|                    grp_access_fu_366                    |  p0  |   6  |   4  |   24   ||    31   |
|                    grp_access_fu_366                    |  p1  |   2  |  32  |   64   ||    9    |
|                    grp_access_fu_372                    |  p0  |   6  |   4  |   24   ||    31   |
|                    grp_access_fu_372                    |  p1  |   2  |  32  |   64   ||    9    |
|                    grp_access_fu_378                    |  p0  |   8  |   4  |   32   ||    42   |
|                    grp_access_fu_378                    |  p1  |   2  |  32  |   64   ||    9    |
|                    grp_access_fu_384                    |  p0  |   8  |   4  |   32   ||    42   |
|                    grp_access_fu_384                    |  p1  |   2  |  32  |   64   ||    9    |
|                    grp_access_fu_390                    |  p0  |   8  |   4  |   32   ||    42   |
|                    grp_access_fu_390                    |  p1  |   2  |  32  |   64   ||    9    |
|                    grp_access_fu_396                    |  p0  |   8  |   4  |   32   ||    42   |
|                    grp_access_fu_396                    |  p1  |   2  |  32  |   64   ||    9    |
| grp_convex_hull_accel_Pipeline_VITIS_LOOP_118_13_fu_668 |  p1  |   2  |  31  |   62   ||    9    |
| grp_convex_hull_accel_Pipeline_VITIS_LOOP_118_13_fu_668 |  p19 |   2  |  32  |   64   ||    9    |
|---------------------------------------------------------|------|------|------|--------||---------||---------|
|                          Total                          |      |      |      |  1008  ||  44.472 ||   427   |
|---------------------------------------------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+--------+--------+
|           |  BRAM  |   DSP  |  Delay |   FF   |   LUT  |  URAM  |
+-----------+--------+--------+--------+--------+--------+--------+
|  Function |    -   |   13   |   108  |  31779 |  28703 |    -   |
|   Memory  |    0   |    -   |    -   |   512  |   128  |    0   |
|Multiplexer|    -   |    -   |   44   |    -   |   427  |    -   |
|  Register |    -   |    -   |    -   |  1014  |    -   |    -   |
+-----------+--------+--------+--------+--------+--------+--------+
|   Total   |    0   |   13   |   152  |  33305 |  29258 |    0   |
+-----------+--------+--------+--------+--------+--------+--------+
