<ns0:svg xmlns:ns0="http://www.w3.org/2000/svg" xmlns:ns1="http://www.w3.org/1999/xlink" width="576pt" height="58pt" viewBox="0.00 0.00 576.00 58.15">
<ns0:g id="graph0" class="graph" transform="scale(1.1 1.1) rotate(0) translate(4 60)">
<ns0:title>inheritance3f7746e5d4</ns0:title>

<ns0:g id="node1" class="node">
<ns0:title>BaseExpression</ns0:title>
<ns0:g id="a_node1"><ns0:a ns1:href="https://vhdl.github.io/pyVHDLModel/pyVHDLModel/pyVHDLModel.Expression.html#pyVHDLModel.Expression.BaseExpression" ns1:title="A ``BaseExpression`` is a base-class for all expressions." target="_top">
<ns0:polygon fill="white" stroke="#1e90ff" points="205,-19 111,-19 111,0 205,0 205,-19" />
<ns0:text text-anchor="middle" x="158" y="-7" font-family="Vera Sans, DejaVu Sans, Liberation Sans, Arial, Helvetica, sans" font-size="10.00">BaseExpression</ns0:text>
</ns0:a>
</ns0:g>
</ns0:g>

<ns0:g id="node6" class="node">
<ns0:title>UnaryExpression</ns0:title>
<ns0:g id="a_node6"><ns0:a ns1:href="https://vhdl.github.io/pyVHDLModel/pyVHDLModel/pyVHDLModel.Expression.html#pyVHDLModel.Expression.UnaryExpression" ns1:title="A ``UnaryExpression`` is a base-class for all unary expressions." target="_top">
<ns0:polygon fill="white" stroke="#1e90ff" points="340,-19 241,-19 241,0 340,0 340,-19" />
<ns0:text text-anchor="middle" x="290.5" y="-7" font-family="Vera Sans, DejaVu Sans, Liberation Sans, Arial, Helvetica, sans" font-size="10.00">UnaryExpression</ns0:text>
</ns0:a>
</ns0:g>
</ns0:g>

<ns0:g id="edge6" class="edge">
<ns0:title>BaseExpression-&gt;UnaryExpression</ns0:title>
<ns0:path fill="none" stroke="black" stroke-width="0.5" d="M205.01,-9.5C214.88,-9.5 225.4,-9.5 235.54,-9.5" />
<ns0:polygon fill="black" stroke="black" stroke-width="0.5" points="235.81,-11.25 240.81,-9.5 235.81,-7.75 235.81,-11.25" />
</ns0:g>

<ns0:g id="node2" class="node">
<ns0:title>ModelEntity</ns0:title>
<ns0:g id="a_node2"><ns0:a ns1:href="https://vhdl.github.io/pyVHDLModel/pyVHDLModel/pyVHDLModel.Base.html#pyVHDLModel.Base.ModelEntity" ns1:title="``ModelEntity`` is the base-class for all classes in the VHDL language model, except for mixin classes (see multiple" target="_top">
<ns0:polygon fill="white" stroke="#1e90ff" points="75,-19 0,-19 0,0 75,0 75,-19" />
<ns0:text text-anchor="middle" x="37.5" y="-7" font-family="Vera Sans, DejaVu Sans, Liberation Sans, Arial, Helvetica, sans" font-size="10.00">ModelEntity</ns0:text>
</ns0:a>
</ns0:g>
</ns0:g>

<ns0:g id="edge1" class="edge">
<ns0:title>ModelEntity-&gt;BaseExpression</ns0:title>
<ns0:path fill="none" stroke="black" stroke-width="0.5" d="M75.02,-9.5C84.72,-9.5 95.38,-9.5 105.71,-9.5" />
<ns0:polygon fill="black" stroke="black" stroke-width="0.5" points="105.75,-11.25 110.75,-9.5 105.75,-7.75 105.75,-11.25" />
</ns0:g>

<ns0:g id="node3" class="node">
<ns0:title>DOMMixin</ns0:title>
<ns0:g id="a_node3"><ns0:a ns1:href="../pyGHDL/pyGHDL.dom.html#pyGHDL.dom.DOMMixin" ns1:title="DOMMixin" target="_top">
<ns0:polygon fill="white" stroke="#1e90ff" points="454,-56 386,-56 386,-37 454,-37 454,-56" />
<ns0:text text-anchor="middle" x="420" y="-44" font-family="Vera Sans, DejaVu Sans, Liberation Sans, Arial, Helvetica, sans" font-size="10.00">DOMMixin</ns0:text>
</ns0:a>
</ns0:g>
</ns0:g>

<ns0:g id="node4" class="node">
<ns0:title>ParenthesisExpression</ns0:title>
<ns0:g id="a_node4"><ns0:a ns1:href="https://vhdl.github.io/pyVHDLModel/pyVHDLModel/pyVHDLModel.Expression.html#pyVHDLModel.Expression.ParenthesisExpression" ns1:title="ParenthesisExpression" target="_top">
<ns0:polygon fill="white" stroke="#1e90ff" points="626,-19 500,-19 500,0 626,0 626,-19" />
<ns0:text text-anchor="middle" x="563" y="-7" font-family="Vera Sans, DejaVu Sans, Liberation Sans, Arial, Helvetica, sans" font-size="10.00">ParenthesisExpression</ns0:text>
</ns0:a>
</ns0:g>
</ns0:g>

<ns0:g id="edge3" class="edge">
<ns0:title>DOMMixin-&gt;ParenthesisExpression</ns0:title>
<ns0:path fill="none" stroke="black" stroke-width="0.5" d="M454.06,-37.83C473.95,-32.6 499.45,-25.91 520.67,-20.35" />
<ns0:polygon fill="black" stroke="black" stroke-width="0.5" points="521.29,-21.99 525.68,-19.03 520.4,-18.61 521.29,-21.99" />
</ns0:g>

<ns0:g id="node5" class="node">
<ns0:title>SubExpression</ns0:title>
<ns0:g id="a_node5"><ns0:a ns1:href="https://vhdl.github.io/pyVHDLModel/pyVHDLModel/pyVHDLModel.Expression.html#pyVHDLModel.Expression.SubExpression" ns1:title="SubExpression" target="_top">
<ns0:polygon fill="white" stroke="#1e90ff" points="464,-19 376,-19 376,0 464,0 464,-19" />
<ns0:text text-anchor="middle" x="420" y="-7" font-family="Vera Sans, DejaVu Sans, Liberation Sans, Arial, Helvetica, sans" font-size="10.00">SubExpression</ns0:text>
</ns0:a>
</ns0:g>
</ns0:g>

<ns0:g id="edge5" class="edge">
<ns0:title>ParenthesisExpression-&gt;SubExpression</ns0:title>
<ns0:path fill="none" stroke="black" stroke-width="0.5" d="M499.99,-16.21C489.67,-16.31 479.1,-16.22 469.19,-15.94" />
<ns0:polygon fill="black" stroke="black" stroke-width="0.5" points="469.13,-14.19 464.07,-15.77 469.01,-17.69 469.13,-14.19" />
</ns0:g>

<ns0:g id="edge2" class="edge">
<ns0:title>SubExpression-&gt;ParenthesisExpression</ns0:title>
<ns0:path fill="none" stroke="black" stroke-width="0.5" d="M464.07,-3.23C473.81,-2.87 484.39,-2.71 494.86,-2.76" />
<ns0:polygon fill="black" stroke="black" stroke-width="0.5" points="494.98,-4.51 499.99,-2.79 495,-1.01 494.98,-4.51" />
</ns0:g>

<ns0:g id="edge4" class="edge">
<ns0:title>UnaryExpression-&gt;SubExpression</ns0:title>
<ns0:path fill="none" stroke="black" stroke-width="0.5" d="M340.07,-9.5C350.13,-9.5 360.74,-9.5 370.79,-9.5" />
<ns0:polygon fill="black" stroke="black" stroke-width="0.5" points="371,-11.25 376,-9.5 371,-7.75 371,-11.25" />
</ns0:g>
</ns0:g>
</ns0:svg>