
slot-machine.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000198  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         000098a4  080001a0  080001a0  000011a0  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000258  08009a44  08009a44  0000aa44  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08009c9c  08009c9c  0000b06c  2**0
                  CONTENTS, READONLY
  4 .ARM          00000008  08009c9c  08009c9c  0000ac9c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  08009ca4  08009ca4  0000b06c  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08009ca4  08009ca4  0000aca4  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000004  08009ca8  08009ca8  0000aca8  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         0000006c  20000000  08009cac  0000b000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          0000cd04  2000006c  08009d18  0000b06c  2**2
                  ALLOC
 10 ._user_heap_stack 00000600  2000cd70  08009d18  0000bd70  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  0000b06c  2**0
                  CONTENTS, READONLY
 12 .debug_info   0001f758  00000000  00000000  0000b09c  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 000049ed  00000000  00000000  0002a7f4  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00001b88  00000000  00000000  0002f1e8  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_rnglists 0000156f  00000000  00000000  00030d70  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  0001bbc5  00000000  00000000  000322df  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   00020bfa  00000000  00000000  0004dea4  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    000a318c  00000000  00000000  0006ea9e  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000043  00000000  00000000  00111c2a  2**0
                  CONTENTS, READONLY
 20 .debug_frame  000078d0  00000000  00000000  00111c70  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 00000068  00000000  00000000  00119540  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080001a0 <__do_global_dtors_aux>:
 80001a0:	b510      	push	{r4, lr}
 80001a2:	4c05      	ldr	r4, [pc, #20]	@ (80001b8 <__do_global_dtors_aux+0x18>)
 80001a4:	7823      	ldrb	r3, [r4, #0]
 80001a6:	b933      	cbnz	r3, 80001b6 <__do_global_dtors_aux+0x16>
 80001a8:	4b04      	ldr	r3, [pc, #16]	@ (80001bc <__do_global_dtors_aux+0x1c>)
 80001aa:	b113      	cbz	r3, 80001b2 <__do_global_dtors_aux+0x12>
 80001ac:	4804      	ldr	r0, [pc, #16]	@ (80001c0 <__do_global_dtors_aux+0x20>)
 80001ae:	f3af 8000 	nop.w
 80001b2:	2301      	movs	r3, #1
 80001b4:	7023      	strb	r3, [r4, #0]
 80001b6:	bd10      	pop	{r4, pc}
 80001b8:	2000006c 	.word	0x2000006c
 80001bc:	00000000 	.word	0x00000000
 80001c0:	08009a2c 	.word	0x08009a2c

080001c4 <frame_dummy>:
 80001c4:	b508      	push	{r3, lr}
 80001c6:	4b03      	ldr	r3, [pc, #12]	@ (80001d4 <frame_dummy+0x10>)
 80001c8:	b11b      	cbz	r3, 80001d2 <frame_dummy+0xe>
 80001ca:	4903      	ldr	r1, [pc, #12]	@ (80001d8 <frame_dummy+0x14>)
 80001cc:	4803      	ldr	r0, [pc, #12]	@ (80001dc <frame_dummy+0x18>)
 80001ce:	f3af 8000 	nop.w
 80001d2:	bd08      	pop	{r3, pc}
 80001d4:	00000000 	.word	0x00000000
 80001d8:	20000070 	.word	0x20000070
 80001dc:	08009a2c 	.word	0x08009a2c

080001e0 <strcmp>:
 80001e0:	f810 2b01 	ldrb.w	r2, [r0], #1
 80001e4:	f811 3b01 	ldrb.w	r3, [r1], #1
 80001e8:	2a01      	cmp	r2, #1
 80001ea:	bf28      	it	cs
 80001ec:	429a      	cmpcs	r2, r3
 80001ee:	d0f7      	beq.n	80001e0 <strcmp>
 80001f0:	1ad0      	subs	r0, r2, r3
 80001f2:	4770      	bx	lr
	...

08000200 <memchr>:
 8000200:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 8000204:	2a10      	cmp	r2, #16
 8000206:	db2b      	blt.n	8000260 <memchr+0x60>
 8000208:	f010 0f07 	tst.w	r0, #7
 800020c:	d008      	beq.n	8000220 <memchr+0x20>
 800020e:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000212:	3a01      	subs	r2, #1
 8000214:	428b      	cmp	r3, r1
 8000216:	d02d      	beq.n	8000274 <memchr+0x74>
 8000218:	f010 0f07 	tst.w	r0, #7
 800021c:	b342      	cbz	r2, 8000270 <memchr+0x70>
 800021e:	d1f6      	bne.n	800020e <memchr+0xe>
 8000220:	b4f0      	push	{r4, r5, r6, r7}
 8000222:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8000226:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 800022a:	f022 0407 	bic.w	r4, r2, #7
 800022e:	f07f 0700 	mvns.w	r7, #0
 8000232:	2300      	movs	r3, #0
 8000234:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000238:	3c08      	subs	r4, #8
 800023a:	ea85 0501 	eor.w	r5, r5, r1
 800023e:	ea86 0601 	eor.w	r6, r6, r1
 8000242:	fa85 f547 	uadd8	r5, r5, r7
 8000246:	faa3 f587 	sel	r5, r3, r7
 800024a:	fa86 f647 	uadd8	r6, r6, r7
 800024e:	faa5 f687 	sel	r6, r5, r7
 8000252:	b98e      	cbnz	r6, 8000278 <memchr+0x78>
 8000254:	d1ee      	bne.n	8000234 <memchr+0x34>
 8000256:	bcf0      	pop	{r4, r5, r6, r7}
 8000258:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 800025c:	f002 0207 	and.w	r2, r2, #7
 8000260:	b132      	cbz	r2, 8000270 <memchr+0x70>
 8000262:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000266:	3a01      	subs	r2, #1
 8000268:	ea83 0301 	eor.w	r3, r3, r1
 800026c:	b113      	cbz	r3, 8000274 <memchr+0x74>
 800026e:	d1f8      	bne.n	8000262 <memchr+0x62>
 8000270:	2000      	movs	r0, #0
 8000272:	4770      	bx	lr
 8000274:	3801      	subs	r0, #1
 8000276:	4770      	bx	lr
 8000278:	2d00      	cmp	r5, #0
 800027a:	bf06      	itte	eq
 800027c:	4635      	moveq	r5, r6
 800027e:	3803      	subeq	r0, #3
 8000280:	3807      	subne	r0, #7
 8000282:	f015 0f01 	tst.w	r5, #1
 8000286:	d107      	bne.n	8000298 <memchr+0x98>
 8000288:	3001      	adds	r0, #1
 800028a:	f415 7f80 	tst.w	r5, #256	@ 0x100
 800028e:	bf02      	ittt	eq
 8000290:	3001      	addeq	r0, #1
 8000292:	f415 3fc0 	tsteq.w	r5, #98304	@ 0x18000
 8000296:	3001      	addeq	r0, #1
 8000298:	bcf0      	pop	{r4, r5, r6, r7}
 800029a:	3801      	subs	r0, #1
 800029c:	4770      	bx	lr
 800029e:	bf00      	nop

080002a0 <__aeabi_uldivmod>:
 80002a0:	b953      	cbnz	r3, 80002b8 <__aeabi_uldivmod+0x18>
 80002a2:	b94a      	cbnz	r2, 80002b8 <__aeabi_uldivmod+0x18>
 80002a4:	2900      	cmp	r1, #0
 80002a6:	bf08      	it	eq
 80002a8:	2800      	cmpeq	r0, #0
 80002aa:	bf1c      	itt	ne
 80002ac:	f04f 31ff 	movne.w	r1, #4294967295
 80002b0:	f04f 30ff 	movne.w	r0, #4294967295
 80002b4:	f000 b988 	b.w	80005c8 <__aeabi_idiv0>
 80002b8:	f1ad 0c08 	sub.w	ip, sp, #8
 80002bc:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 80002c0:	f000 f806 	bl	80002d0 <__udivmoddi4>
 80002c4:	f8dd e004 	ldr.w	lr, [sp, #4]
 80002c8:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 80002cc:	b004      	add	sp, #16
 80002ce:	4770      	bx	lr

080002d0 <__udivmoddi4>:
 80002d0:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80002d4:	9d08      	ldr	r5, [sp, #32]
 80002d6:	468e      	mov	lr, r1
 80002d8:	4604      	mov	r4, r0
 80002da:	4688      	mov	r8, r1
 80002dc:	2b00      	cmp	r3, #0
 80002de:	d14a      	bne.n	8000376 <__udivmoddi4+0xa6>
 80002e0:	428a      	cmp	r2, r1
 80002e2:	4617      	mov	r7, r2
 80002e4:	d962      	bls.n	80003ac <__udivmoddi4+0xdc>
 80002e6:	fab2 f682 	clz	r6, r2
 80002ea:	b14e      	cbz	r6, 8000300 <__udivmoddi4+0x30>
 80002ec:	f1c6 0320 	rsb	r3, r6, #32
 80002f0:	fa01 f806 	lsl.w	r8, r1, r6
 80002f4:	fa20 f303 	lsr.w	r3, r0, r3
 80002f8:	40b7      	lsls	r7, r6
 80002fa:	ea43 0808 	orr.w	r8, r3, r8
 80002fe:	40b4      	lsls	r4, r6
 8000300:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000304:	fa1f fc87 	uxth.w	ip, r7
 8000308:	fbb8 f1fe 	udiv	r1, r8, lr
 800030c:	0c23      	lsrs	r3, r4, #16
 800030e:	fb0e 8811 	mls	r8, lr, r1, r8
 8000312:	ea43 4308 	orr.w	r3, r3, r8, lsl #16
 8000316:	fb01 f20c 	mul.w	r2, r1, ip
 800031a:	429a      	cmp	r2, r3
 800031c:	d909      	bls.n	8000332 <__udivmoddi4+0x62>
 800031e:	18fb      	adds	r3, r7, r3
 8000320:	f101 30ff 	add.w	r0, r1, #4294967295
 8000324:	f080 80ea 	bcs.w	80004fc <__udivmoddi4+0x22c>
 8000328:	429a      	cmp	r2, r3
 800032a:	f240 80e7 	bls.w	80004fc <__udivmoddi4+0x22c>
 800032e:	3902      	subs	r1, #2
 8000330:	443b      	add	r3, r7
 8000332:	1a9a      	subs	r2, r3, r2
 8000334:	b2a3      	uxth	r3, r4
 8000336:	fbb2 f0fe 	udiv	r0, r2, lr
 800033a:	fb0e 2210 	mls	r2, lr, r0, r2
 800033e:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8000342:	fb00 fc0c 	mul.w	ip, r0, ip
 8000346:	459c      	cmp	ip, r3
 8000348:	d909      	bls.n	800035e <__udivmoddi4+0x8e>
 800034a:	18fb      	adds	r3, r7, r3
 800034c:	f100 32ff 	add.w	r2, r0, #4294967295
 8000350:	f080 80d6 	bcs.w	8000500 <__udivmoddi4+0x230>
 8000354:	459c      	cmp	ip, r3
 8000356:	f240 80d3 	bls.w	8000500 <__udivmoddi4+0x230>
 800035a:	443b      	add	r3, r7
 800035c:	3802      	subs	r0, #2
 800035e:	ea40 4001 	orr.w	r0, r0, r1, lsl #16
 8000362:	eba3 030c 	sub.w	r3, r3, ip
 8000366:	2100      	movs	r1, #0
 8000368:	b11d      	cbz	r5, 8000372 <__udivmoddi4+0xa2>
 800036a:	40f3      	lsrs	r3, r6
 800036c:	2200      	movs	r2, #0
 800036e:	e9c5 3200 	strd	r3, r2, [r5]
 8000372:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000376:	428b      	cmp	r3, r1
 8000378:	d905      	bls.n	8000386 <__udivmoddi4+0xb6>
 800037a:	b10d      	cbz	r5, 8000380 <__udivmoddi4+0xb0>
 800037c:	e9c5 0100 	strd	r0, r1, [r5]
 8000380:	2100      	movs	r1, #0
 8000382:	4608      	mov	r0, r1
 8000384:	e7f5      	b.n	8000372 <__udivmoddi4+0xa2>
 8000386:	fab3 f183 	clz	r1, r3
 800038a:	2900      	cmp	r1, #0
 800038c:	d146      	bne.n	800041c <__udivmoddi4+0x14c>
 800038e:	4573      	cmp	r3, lr
 8000390:	d302      	bcc.n	8000398 <__udivmoddi4+0xc8>
 8000392:	4282      	cmp	r2, r0
 8000394:	f200 8105 	bhi.w	80005a2 <__udivmoddi4+0x2d2>
 8000398:	1a84      	subs	r4, r0, r2
 800039a:	eb6e 0203 	sbc.w	r2, lr, r3
 800039e:	2001      	movs	r0, #1
 80003a0:	4690      	mov	r8, r2
 80003a2:	2d00      	cmp	r5, #0
 80003a4:	d0e5      	beq.n	8000372 <__udivmoddi4+0xa2>
 80003a6:	e9c5 4800 	strd	r4, r8, [r5]
 80003aa:	e7e2      	b.n	8000372 <__udivmoddi4+0xa2>
 80003ac:	2a00      	cmp	r2, #0
 80003ae:	f000 8090 	beq.w	80004d2 <__udivmoddi4+0x202>
 80003b2:	fab2 f682 	clz	r6, r2
 80003b6:	2e00      	cmp	r6, #0
 80003b8:	f040 80a4 	bne.w	8000504 <__udivmoddi4+0x234>
 80003bc:	1a8a      	subs	r2, r1, r2
 80003be:	0c03      	lsrs	r3, r0, #16
 80003c0:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 80003c4:	b280      	uxth	r0, r0
 80003c6:	b2bc      	uxth	r4, r7
 80003c8:	2101      	movs	r1, #1
 80003ca:	fbb2 fcfe 	udiv	ip, r2, lr
 80003ce:	fb0e 221c 	mls	r2, lr, ip, r2
 80003d2:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 80003d6:	fb04 f20c 	mul.w	r2, r4, ip
 80003da:	429a      	cmp	r2, r3
 80003dc:	d907      	bls.n	80003ee <__udivmoddi4+0x11e>
 80003de:	18fb      	adds	r3, r7, r3
 80003e0:	f10c 38ff 	add.w	r8, ip, #4294967295
 80003e4:	d202      	bcs.n	80003ec <__udivmoddi4+0x11c>
 80003e6:	429a      	cmp	r2, r3
 80003e8:	f200 80e0 	bhi.w	80005ac <__udivmoddi4+0x2dc>
 80003ec:	46c4      	mov	ip, r8
 80003ee:	1a9b      	subs	r3, r3, r2
 80003f0:	fbb3 f2fe 	udiv	r2, r3, lr
 80003f4:	fb0e 3312 	mls	r3, lr, r2, r3
 80003f8:	ea40 4303 	orr.w	r3, r0, r3, lsl #16
 80003fc:	fb02 f404 	mul.w	r4, r2, r4
 8000400:	429c      	cmp	r4, r3
 8000402:	d907      	bls.n	8000414 <__udivmoddi4+0x144>
 8000404:	18fb      	adds	r3, r7, r3
 8000406:	f102 30ff 	add.w	r0, r2, #4294967295
 800040a:	d202      	bcs.n	8000412 <__udivmoddi4+0x142>
 800040c:	429c      	cmp	r4, r3
 800040e:	f200 80ca 	bhi.w	80005a6 <__udivmoddi4+0x2d6>
 8000412:	4602      	mov	r2, r0
 8000414:	1b1b      	subs	r3, r3, r4
 8000416:	ea42 400c 	orr.w	r0, r2, ip, lsl #16
 800041a:	e7a5      	b.n	8000368 <__udivmoddi4+0x98>
 800041c:	f1c1 0620 	rsb	r6, r1, #32
 8000420:	408b      	lsls	r3, r1
 8000422:	fa22 f706 	lsr.w	r7, r2, r6
 8000426:	431f      	orrs	r7, r3
 8000428:	fa0e f401 	lsl.w	r4, lr, r1
 800042c:	fa20 f306 	lsr.w	r3, r0, r6
 8000430:	fa2e fe06 	lsr.w	lr, lr, r6
 8000434:	ea4f 4917 	mov.w	r9, r7, lsr #16
 8000438:	4323      	orrs	r3, r4
 800043a:	fa00 f801 	lsl.w	r8, r0, r1
 800043e:	fa1f fc87 	uxth.w	ip, r7
 8000442:	fbbe f0f9 	udiv	r0, lr, r9
 8000446:	0c1c      	lsrs	r4, r3, #16
 8000448:	fb09 ee10 	mls	lr, r9, r0, lr
 800044c:	ea44 440e 	orr.w	r4, r4, lr, lsl #16
 8000450:	fb00 fe0c 	mul.w	lr, r0, ip
 8000454:	45a6      	cmp	lr, r4
 8000456:	fa02 f201 	lsl.w	r2, r2, r1
 800045a:	d909      	bls.n	8000470 <__udivmoddi4+0x1a0>
 800045c:	193c      	adds	r4, r7, r4
 800045e:	f100 3aff 	add.w	sl, r0, #4294967295
 8000462:	f080 809c 	bcs.w	800059e <__udivmoddi4+0x2ce>
 8000466:	45a6      	cmp	lr, r4
 8000468:	f240 8099 	bls.w	800059e <__udivmoddi4+0x2ce>
 800046c:	3802      	subs	r0, #2
 800046e:	443c      	add	r4, r7
 8000470:	eba4 040e 	sub.w	r4, r4, lr
 8000474:	fa1f fe83 	uxth.w	lr, r3
 8000478:	fbb4 f3f9 	udiv	r3, r4, r9
 800047c:	fb09 4413 	mls	r4, r9, r3, r4
 8000480:	ea4e 4404 	orr.w	r4, lr, r4, lsl #16
 8000484:	fb03 fc0c 	mul.w	ip, r3, ip
 8000488:	45a4      	cmp	ip, r4
 800048a:	d908      	bls.n	800049e <__udivmoddi4+0x1ce>
 800048c:	193c      	adds	r4, r7, r4
 800048e:	f103 3eff 	add.w	lr, r3, #4294967295
 8000492:	f080 8082 	bcs.w	800059a <__udivmoddi4+0x2ca>
 8000496:	45a4      	cmp	ip, r4
 8000498:	d97f      	bls.n	800059a <__udivmoddi4+0x2ca>
 800049a:	3b02      	subs	r3, #2
 800049c:	443c      	add	r4, r7
 800049e:	ea43 4000 	orr.w	r0, r3, r0, lsl #16
 80004a2:	eba4 040c 	sub.w	r4, r4, ip
 80004a6:	fba0 ec02 	umull	lr, ip, r0, r2
 80004aa:	4564      	cmp	r4, ip
 80004ac:	4673      	mov	r3, lr
 80004ae:	46e1      	mov	r9, ip
 80004b0:	d362      	bcc.n	8000578 <__udivmoddi4+0x2a8>
 80004b2:	d05f      	beq.n	8000574 <__udivmoddi4+0x2a4>
 80004b4:	b15d      	cbz	r5, 80004ce <__udivmoddi4+0x1fe>
 80004b6:	ebb8 0203 	subs.w	r2, r8, r3
 80004ba:	eb64 0409 	sbc.w	r4, r4, r9
 80004be:	fa04 f606 	lsl.w	r6, r4, r6
 80004c2:	fa22 f301 	lsr.w	r3, r2, r1
 80004c6:	431e      	orrs	r6, r3
 80004c8:	40cc      	lsrs	r4, r1
 80004ca:	e9c5 6400 	strd	r6, r4, [r5]
 80004ce:	2100      	movs	r1, #0
 80004d0:	e74f      	b.n	8000372 <__udivmoddi4+0xa2>
 80004d2:	fbb1 fcf2 	udiv	ip, r1, r2
 80004d6:	0c01      	lsrs	r1, r0, #16
 80004d8:	ea41 410e 	orr.w	r1, r1, lr, lsl #16
 80004dc:	b280      	uxth	r0, r0
 80004de:	ea40 4201 	orr.w	r2, r0, r1, lsl #16
 80004e2:	463b      	mov	r3, r7
 80004e4:	4638      	mov	r0, r7
 80004e6:	463c      	mov	r4, r7
 80004e8:	46b8      	mov	r8, r7
 80004ea:	46be      	mov	lr, r7
 80004ec:	2620      	movs	r6, #32
 80004ee:	fbb1 f1f7 	udiv	r1, r1, r7
 80004f2:	eba2 0208 	sub.w	r2, r2, r8
 80004f6:	ea41 410c 	orr.w	r1, r1, ip, lsl #16
 80004fa:	e766      	b.n	80003ca <__udivmoddi4+0xfa>
 80004fc:	4601      	mov	r1, r0
 80004fe:	e718      	b.n	8000332 <__udivmoddi4+0x62>
 8000500:	4610      	mov	r0, r2
 8000502:	e72c      	b.n	800035e <__udivmoddi4+0x8e>
 8000504:	f1c6 0220 	rsb	r2, r6, #32
 8000508:	fa2e f302 	lsr.w	r3, lr, r2
 800050c:	40b7      	lsls	r7, r6
 800050e:	40b1      	lsls	r1, r6
 8000510:	fa20 f202 	lsr.w	r2, r0, r2
 8000514:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000518:	430a      	orrs	r2, r1
 800051a:	fbb3 f8fe 	udiv	r8, r3, lr
 800051e:	b2bc      	uxth	r4, r7
 8000520:	fb0e 3318 	mls	r3, lr, r8, r3
 8000524:	0c11      	lsrs	r1, r2, #16
 8000526:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 800052a:	fb08 f904 	mul.w	r9, r8, r4
 800052e:	40b0      	lsls	r0, r6
 8000530:	4589      	cmp	r9, r1
 8000532:	ea4f 4310 	mov.w	r3, r0, lsr #16
 8000536:	b280      	uxth	r0, r0
 8000538:	d93e      	bls.n	80005b8 <__udivmoddi4+0x2e8>
 800053a:	1879      	adds	r1, r7, r1
 800053c:	f108 3cff 	add.w	ip, r8, #4294967295
 8000540:	d201      	bcs.n	8000546 <__udivmoddi4+0x276>
 8000542:	4589      	cmp	r9, r1
 8000544:	d81f      	bhi.n	8000586 <__udivmoddi4+0x2b6>
 8000546:	eba1 0109 	sub.w	r1, r1, r9
 800054a:	fbb1 f9fe 	udiv	r9, r1, lr
 800054e:	fb09 f804 	mul.w	r8, r9, r4
 8000552:	fb0e 1119 	mls	r1, lr, r9, r1
 8000556:	b292      	uxth	r2, r2
 8000558:	ea42 4201 	orr.w	r2, r2, r1, lsl #16
 800055c:	4542      	cmp	r2, r8
 800055e:	d229      	bcs.n	80005b4 <__udivmoddi4+0x2e4>
 8000560:	18ba      	adds	r2, r7, r2
 8000562:	f109 31ff 	add.w	r1, r9, #4294967295
 8000566:	d2c4      	bcs.n	80004f2 <__udivmoddi4+0x222>
 8000568:	4542      	cmp	r2, r8
 800056a:	d2c2      	bcs.n	80004f2 <__udivmoddi4+0x222>
 800056c:	f1a9 0102 	sub.w	r1, r9, #2
 8000570:	443a      	add	r2, r7
 8000572:	e7be      	b.n	80004f2 <__udivmoddi4+0x222>
 8000574:	45f0      	cmp	r8, lr
 8000576:	d29d      	bcs.n	80004b4 <__udivmoddi4+0x1e4>
 8000578:	ebbe 0302 	subs.w	r3, lr, r2
 800057c:	eb6c 0c07 	sbc.w	ip, ip, r7
 8000580:	3801      	subs	r0, #1
 8000582:	46e1      	mov	r9, ip
 8000584:	e796      	b.n	80004b4 <__udivmoddi4+0x1e4>
 8000586:	eba7 0909 	sub.w	r9, r7, r9
 800058a:	4449      	add	r1, r9
 800058c:	f1a8 0c02 	sub.w	ip, r8, #2
 8000590:	fbb1 f9fe 	udiv	r9, r1, lr
 8000594:	fb09 f804 	mul.w	r8, r9, r4
 8000598:	e7db      	b.n	8000552 <__udivmoddi4+0x282>
 800059a:	4673      	mov	r3, lr
 800059c:	e77f      	b.n	800049e <__udivmoddi4+0x1ce>
 800059e:	4650      	mov	r0, sl
 80005a0:	e766      	b.n	8000470 <__udivmoddi4+0x1a0>
 80005a2:	4608      	mov	r0, r1
 80005a4:	e6fd      	b.n	80003a2 <__udivmoddi4+0xd2>
 80005a6:	443b      	add	r3, r7
 80005a8:	3a02      	subs	r2, #2
 80005aa:	e733      	b.n	8000414 <__udivmoddi4+0x144>
 80005ac:	f1ac 0c02 	sub.w	ip, ip, #2
 80005b0:	443b      	add	r3, r7
 80005b2:	e71c      	b.n	80003ee <__udivmoddi4+0x11e>
 80005b4:	4649      	mov	r1, r9
 80005b6:	e79c      	b.n	80004f2 <__udivmoddi4+0x222>
 80005b8:	eba1 0109 	sub.w	r1, r1, r9
 80005bc:	46c4      	mov	ip, r8
 80005be:	fbb1 f9fe 	udiv	r9, r1, lr
 80005c2:	fb09 f804 	mul.w	r8, r9, r4
 80005c6:	e7c4      	b.n	8000552 <__udivmoddi4+0x282>

080005c8 <__aeabi_idiv0>:
 80005c8:	4770      	bx	lr
 80005ca:	bf00      	nop

080005cc <LCD_WriteByte>:
	*							Zu sendendes Byte
	* @return  ( возвращает ):	

	******************************************************************************
*/
static void LCD_WriteByte( uint8_t bt ){
 80005cc:	b580      	push	{r7, lr}
 80005ce:	b084      	sub	sp, #16
 80005d0:	af02      	add	r7, sp, #8
 80005d2:	4603      	mov	r3, r0
 80005d4:	71fb      	strb	r3, [r7, #7]
	
	#if defined (LCD1602_I2C)
	
		HAL_I2C_Master_Transmit( &LCD_I2C, ADRESS_I2C_LCD, &bt, 1, 1000 );
 80005d6:	1dfa      	adds	r2, r7, #7
 80005d8:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 80005dc:	9300      	str	r3, [sp, #0]
 80005de:	2301      	movs	r3, #1
 80005e0:	214e      	movs	r1, #78	@ 0x4e
 80005e2:	4803      	ldr	r0, [pc, #12]	@ (80005f0 <LCD_WriteByte+0x24>)
 80005e4:	f003 fb62 	bl	8003cac <HAL_I2C_Master_Transmit>
		if( bt & 0x80 ){ DB7_GPIO_Port -> BSRR = DB7_Pin;			}	// SET ( HIGH )
		else{	DB7_GPIO_Port -> BSRR = ((uint32_t)DB7_Pin << 16 );	}	// RESET ( LOW )

	#endif
		
}
 80005e8:	bf00      	nop
 80005ea:	3708      	adds	r7, #8
 80005ec:	46bd      	mov	sp, r7
 80005ee:	bd80      	pop	{r7, pc}
 80005f0:	200080a4 	.word	0x200080a4

080005f4 <LCD_SendCmd_8bit>:
	*							Zu sendendes Byte
	* @return  ( возвращает ):	

	******************************************************************************
*/
static void LCD_SendCmd_8bit( uint8_t bt ){
 80005f4:	b580      	push	{r7, lr}
 80005f6:	b082      	sub	sp, #8
 80005f8:	af00      	add	r7, sp, #0
 80005fa:	4603      	mov	r3, r0
 80005fc:	71fb      	strb	r3, [r7, #7]
	
	LCD_WriteByte( portLcd |= 0x04 );			// Включаем линию Е ставим в 1, активируем дисплей
 80005fe:	4b15      	ldr	r3, [pc, #84]	@ (8000654 <LCD_SendCmd_8bit+0x60>)
 8000600:	781b      	ldrb	r3, [r3, #0]
 8000602:	f043 0304 	orr.w	r3, r3, #4
 8000606:	b2da      	uxtb	r2, r3
 8000608:	4b12      	ldr	r3, [pc, #72]	@ (8000654 <LCD_SendCmd_8bit+0x60>)
 800060a:	701a      	strb	r2, [r3, #0]
 800060c:	4b11      	ldr	r3, [pc, #68]	@ (8000654 <LCD_SendCmd_8bit+0x60>)
 800060e:	781b      	ldrb	r3, [r3, #0]
 8000610:	4618      	mov	r0, r3
 8000612:	f7ff ffdb 	bl	80005cc <LCD_WriteByte>
												// Wir schalten Leitung E ein, stellen sie auf 1 und aktivieren das Display
	HAL_Delay( 1 );
 8000616:	2001      	movs	r0, #1
 8000618:	f002 ff2e 	bl	8003478 <HAL_Delay>
	LCD_WriteByte( portLcd | bt );				// Отправляем в дисплей полученный и сдвинутый байт
 800061c:	4b0d      	ldr	r3, [pc, #52]	@ (8000654 <LCD_SendCmd_8bit+0x60>)
 800061e:	781a      	ldrb	r2, [r3, #0]
 8000620:	79fb      	ldrb	r3, [r7, #7]
 8000622:	4313      	orrs	r3, r2
 8000624:	b2db      	uxtb	r3, r3
 8000626:	4618      	mov	r0, r3
 8000628:	f7ff ffd0 	bl	80005cc <LCD_WriteByte>
												// Wir senden das empfangene und verschobene Byte an das Display
	LCD_WriteByte( portLcd &=~ 0x04 );			// Выключаем линию Е ставим в 0, деактивируем дисплей
 800062c:	4b09      	ldr	r3, [pc, #36]	@ (8000654 <LCD_SendCmd_8bit+0x60>)
 800062e:	781b      	ldrb	r3, [r3, #0]
 8000630:	f023 0304 	bic.w	r3, r3, #4
 8000634:	b2da      	uxtb	r2, r3
 8000636:	4b07      	ldr	r3, [pc, #28]	@ (8000654 <LCD_SendCmd_8bit+0x60>)
 8000638:	701a      	strb	r2, [r3, #0]
 800063a:	4b06      	ldr	r3, [pc, #24]	@ (8000654 <LCD_SendCmd_8bit+0x60>)
 800063c:	781b      	ldrb	r3, [r3, #0]
 800063e:	4618      	mov	r0, r3
 8000640:	f7ff ffc4 	bl	80005cc <LCD_WriteByte>
												// Schalten Sie Leitung E aus, stellen Sie sie auf 0, deaktivieren Sie die Anzeige
	HAL_Delay( 1 );
 8000644:	2001      	movs	r0, #1
 8000646:	f002 ff17 	bl	8003478 <HAL_Delay>
}
 800064a:	bf00      	nop
 800064c:	3708      	adds	r7, #8
 800064e:	46bd      	mov	sp, r7
 8000650:	bd80      	pop	{r7, pc}
 8000652:	bf00      	nop
 8000654:	20000088 	.word	0x20000088

08000658 <LCD_SendCmd>:
	*							zu sendendes Byte
	* @return  ( возвращает ):	

	******************************************************************************
*/
static void LCD_SendCmd( uint8_t bt ){
 8000658:	b580      	push	{r7, lr}
 800065a:	b082      	sub	sp, #8
 800065c:	af00      	add	r7, sp, #0
 800065e:	4603      	mov	r3, r0
 8000660:	71fb      	strb	r3, [r7, #7]
	
	bt <<= 4;
 8000662:	79fb      	ldrb	r3, [r7, #7]
 8000664:	011b      	lsls	r3, r3, #4
 8000666:	71fb      	strb	r3, [r7, #7]
	LCD_SendCmd_8bit( bt );
 8000668:	79fb      	ldrb	r3, [r7, #7]
 800066a:	4618      	mov	r0, r3
 800066c:	f7ff ffc2 	bl	80005f4 <LCD_SendCmd_8bit>
}
 8000670:	bf00      	nop
 8000672:	3708      	adds	r7, #8
 8000674:	46bd      	mov	sp, r7
 8000676:	bd80      	pop	{r7, pc}

08000678 <LCD_SendByte>:
	*							Der erste Parameter ist das Datenbyte, der zweite Modus ist RW 1 - Daten senden, 0 - einen Befehl senden
	* @return  ( возвращает ):	

	******************************************************************************
*/
static void LCD_SendByte( uint8_t bt, uint8_t mode ){
 8000678:	b580      	push	{r7, lr}
 800067a:	b084      	sub	sp, #16
 800067c:	af00      	add	r7, sp, #0
 800067e:	4603      	mov	r3, r0
 8000680:	460a      	mov	r2, r1
 8000682:	71fb      	strb	r3, [r7, #7]
 8000684:	4613      	mov	r3, r2
 8000686:	71bb      	strb	r3, [r7, #6]
	
	if( mode == 0 ){ 
 8000688:	79bb      	ldrb	r3, [r7, #6]
 800068a:	2b00      	cmp	r3, #0
 800068c:	d10c      	bne.n	80006a8 <LCD_SendByte+0x30>
		LCD_WriteByte( portLcd &=~ 0x01 ); // RS = 0;
 800068e:	4b15      	ldr	r3, [pc, #84]	@ (80006e4 <LCD_SendByte+0x6c>)
 8000690:	781b      	ldrb	r3, [r3, #0]
 8000692:	f023 0301 	bic.w	r3, r3, #1
 8000696:	b2da      	uxtb	r2, r3
 8000698:	4b12      	ldr	r3, [pc, #72]	@ (80006e4 <LCD_SendByte+0x6c>)
 800069a:	701a      	strb	r2, [r3, #0]
 800069c:	4b11      	ldr	r3, [pc, #68]	@ (80006e4 <LCD_SendByte+0x6c>)
 800069e:	781b      	ldrb	r3, [r3, #0]
 80006a0:	4618      	mov	r0, r3
 80006a2:	f7ff ff93 	bl	80005cc <LCD_WriteByte>
 80006a6:	e00b      	b.n	80006c0 <LCD_SendByte+0x48>
	}	
	else {
		LCD_WriteByte( portLcd |= 0x01 ); // RS = 1;
 80006a8:	4b0e      	ldr	r3, [pc, #56]	@ (80006e4 <LCD_SendByte+0x6c>)
 80006aa:	781b      	ldrb	r3, [r3, #0]
 80006ac:	f043 0301 	orr.w	r3, r3, #1
 80006b0:	b2da      	uxtb	r2, r3
 80006b2:	4b0c      	ldr	r3, [pc, #48]	@ (80006e4 <LCD_SendByte+0x6c>)
 80006b4:	701a      	strb	r2, [r3, #0]
 80006b6:	4b0b      	ldr	r3, [pc, #44]	@ (80006e4 <LCD_SendByte+0x6c>)
 80006b8:	781b      	ldrb	r3, [r3, #0]
 80006ba:	4618      	mov	r0, r3
 80006bc:	f7ff ff86 	bl	80005cc <LCD_WriteByte>
	}	
	
	
	// Дальше отправка команды или данных двумя пакетами ( делим полученный байт на 2 ) и по 4 бита СТАРШпХ передаем
	// Senden Sie anschließend den Befehl oder die Daten in zwei Paketen (teilen Sie das empfangene Byte durch 2) und übertragen Sie 4 Bits des HIGH-Bits
	uint8_t tempBuf = 0;
 80006c0:	2300      	movs	r3, #0
 80006c2:	73fb      	strb	r3, [r7, #15]
	tempBuf = bt>>4;			// Сдвигаем полученный байт на 4 позичии и записываем в переменную
 80006c4:	79fb      	ldrb	r3, [r7, #7]
 80006c6:	091b      	lsrs	r3, r3, #4
 80006c8:	73fb      	strb	r3, [r7, #15]
								// Wir verschieben das empfangene Byte um 4 Positionen und schreiben es in eine Variable
	
	LCD_SendCmd( tempBuf );		// Отправляем первые 4 бита полученного байта
 80006ca:	7bfb      	ldrb	r3, [r7, #15]
 80006cc:	4618      	mov	r0, r3
 80006ce:	f7ff ffc3 	bl	8000658 <LCD_SendCmd>
								// Wir senden die ersten 4 Bits des empfangenen Bytes
	LCD_SendCmd( bt );	   		// Отправляем последние 4 бита полученного байта
 80006d2:	79fb      	ldrb	r3, [r7, #7]
 80006d4:	4618      	mov	r0, r3
 80006d6:	f7ff ffbf 	bl	8000658 <LCD_SendCmd>
								// Wir senden die letzten 4 Bits des empfangenen Bytes
}
 80006da:	bf00      	nop
 80006dc:	3710      	adds	r7, #16
 80006de:	46bd      	mov	sp, r7
 80006e0:	bd80      	pop	{r7, pc}
 80006e2:	bf00      	nop
 80006e4:	20000088 	.word	0x20000088

080006e8 <LCD_Init>:
	* @param	( параметры ):	
	* @return  ( возвращает ):	

	******************************************************************************
*/
void LCD_Init(void){
 80006e8:	b580      	push	{r7, lr}
 80006ea:	af00      	add	r7, sp, #0

//######## вариант инициализации номер 2 #######################################################
//######## Initialisierungsvariante Nr 2 #######################################################	
	// данные пораметры нужны по даташиту экрана -------------------------------------------
	// Diese Parameter werden gemäß dem Datenblatt des Bildschirms benötigt ----------------
	HAL_Delay( 50 );
 80006ec:	2032      	movs	r0, #50	@ 0x32
 80006ee:	f002 fec3 	bl	8003478 <HAL_Delay>
	LCD_SendCmd( 0x03 );	// 0x03
 80006f2:	2003      	movs	r0, #3
 80006f4:	f7ff ffb0 	bl	8000658 <LCD_SendCmd>
	HAL_Delay( 5 );
 80006f8:	2005      	movs	r0, #5
 80006fa:	f002 febd 	bl	8003478 <HAL_Delay>
	LCD_SendCmd( 0x03 );	// 0x03
 80006fe:	2003      	movs	r0, #3
 8000700:	f7ff ffaa 	bl	8000658 <LCD_SendCmd>
	HAL_Delay( 1 );
 8000704:	2001      	movs	r0, #1
 8000706:	f002 feb7 	bl	8003478 <HAL_Delay>
	LCD_SendCmd( 0x03 );	// 0x03
 800070a:	2003      	movs	r0, #3
 800070c:	f7ff ffa4 	bl	8000658 <LCD_SendCmd>
	HAL_Delay( 10 );
 8000710:	200a      	movs	r0, #10
 8000712:	f002 feb1 	bl	8003478 <HAL_Delay>
	
	LCD_SendCmd( 0x02 );	// 0x02 // 4bit mode
 8000716:	2002      	movs	r0, #2
 8000718:	f7ff ff9e 	bl	8000658 <LCD_SendCmd>
	HAL_Delay( 2 );
 800071c:	2002      	movs	r0, #2
 800071e:	f002 feab 	bl	8003478 <HAL_Delay>
	
	//---------------------------------------------------------------------------------
	// режим 4 бит, 2 линии ( для 2004 4 линии ), 0x28 шрифт 5*8 ( либо 0x38 режим 4 бит, 2 линии , шрифт 5*7 )	
	// 4-Bit, 2-Zeilen-Modus (für 2004 4 Zeilen), 0x28 Schriftart 5*8 (oder 0x38 4-Bit, 2-Zeilen-Modus, 5*7 Schriftart)
	LCD_SendByte( 0x38, 0 );	
 8000722:	2100      	movs	r1, #0
 8000724:	2038      	movs	r0, #56	@ 0x38
 8000726:	f7ff ffa7 	bl	8000678 <LCD_SendByte>
	HAL_Delay( 2 );
 800072a:	2002      	movs	r0, #2
 800072c:	f002 fea4 	bl	8003478 <HAL_Delay>
	//---------------------------------------------------------------------------------
	
	LCD_SendByte( 0x02, 0 );	// возвращаем курсор в 0 позицию - Cursor auf Position 0 zurücksetzen
 8000730:	2100      	movs	r1, #0
 8000732:	2002      	movs	r0, #2
 8000734:	f7ff ffa0 	bl	8000678 <LCD_SendByte>
	HAL_Delay( 2 );
 8000738:	2002      	movs	r0, #2
 800073a:	f002 fe9d 	bl	8003478 <HAL_Delay>
	LCD_SendByte( 0x0C, 0 );	// дисплей активируем без курсора - Anzeige ohne Cursor aktivieren
 800073e:	2100      	movs	r1, #0
 8000740:	200c      	movs	r0, #12
 8000742:	f7ff ff99 	bl	8000678 <LCD_SendByte>
	HAL_Delay( 2 );
 8000746:	2002      	movs	r0, #2
 8000748:	f002 fe96 	bl	8003478 <HAL_Delay>
	LCD_SendByte( 0x01, 0 );	// очищаем дисплей - Display löschen
 800074c:	2100      	movs	r1, #0
 800074e:	2001      	movs	r0, #1
 8000750:	f7ff ff92 	bl	8000678 <LCD_SendByte>
	HAL_Delay( 2 );
 8000754:	2002      	movs	r0, #2
 8000756:	f002 fe8f 	bl	8003478 <HAL_Delay>
	LCD_SendByte( 0x06, 0 );	// пишем в лево - Wir schreiben nach links
 800075a:	2100      	movs	r1, #0
 800075c:	2006      	movs	r0, #6
 800075e:	f7ff ff8b 	bl	8000678 <LCD_SendByte>
	HAL_Delay( 1 );
 8000762:	2001      	movs	r0, #1
 8000764:	f002 fe88 	bl	8003478 <HAL_Delay>
	//---------------------------------------------------------------------------------
	
	LCD_WriteByte( portLcd |= 0x08 );	// Включаем подсветку - Hintergrundbeleuchtung einschalten 
 8000768:	4b0c      	ldr	r3, [pc, #48]	@ (800079c <LCD_Init+0xb4>)
 800076a:	781b      	ldrb	r3, [r3, #0]
 800076c:	f043 0308 	orr.w	r3, r3, #8
 8000770:	b2da      	uxtb	r2, r3
 8000772:	4b0a      	ldr	r3, [pc, #40]	@ (800079c <LCD_Init+0xb4>)
 8000774:	701a      	strb	r2, [r3, #0]
 8000776:	4b09      	ldr	r3, [pc, #36]	@ (800079c <LCD_Init+0xb4>)
 8000778:	781b      	ldrb	r3, [r3, #0]
 800077a:	4618      	mov	r0, r3
 800077c:	f7ff ff26 	bl	80005cc <LCD_WriteByte>
	LCD_WriteByte (portLcd &=~ 0x02 );	// устанавливаем в режим записи ( чтобы отправлять данные или команды )
 8000780:	4b06      	ldr	r3, [pc, #24]	@ (800079c <LCD_Init+0xb4>)
 8000782:	781b      	ldrb	r3, [r3, #0]
 8000784:	f023 0302 	bic.w	r3, r3, #2
 8000788:	b2da      	uxtb	r2, r3
 800078a:	4b04      	ldr	r3, [pc, #16]	@ (800079c <LCD_Init+0xb4>)
 800078c:	701a      	strb	r2, [r3, #0]
 800078e:	4b03      	ldr	r3, [pc, #12]	@ (800079c <LCD_Init+0xb4>)
 8000790:	781b      	ldrb	r3, [r3, #0]
 8000792:	4618      	mov	r0, r3
 8000794:	f7ff ff1a 	bl	80005cc <LCD_WriteByte>
										// auf Schreibmodus einstellen (zum Senden von Daten oder Befehlen)
	//---------------------------------------------------------------------------------	
	
//###############################################################################################
}
 8000798:	bf00      	nop
 800079a:	bd80      	pop	{r7, pc}
 800079c:	20000088 	.word	0x20000088

080007a0 <LCD_PrintString>:
	*				 String
	* @return  ( возвращает ):	

	******************************************************************************
*/
void LCD_PrintString( char* str ){
 80007a0:	b580      	push	{r7, lr}
 80007a2:	b084      	sub	sp, #16
 80007a4:	af00      	add	r7, sp, #0
 80007a6:	6078      	str	r0, [r7, #4]

	#ifndef	FONT_CYRILLIC
		uint8_t i = 0;
 80007a8:	2300      	movs	r3, #0
 80007aa:	73fb      	strb	r3, [r7, #15]
		
		while( str[i] != 0 ){
 80007ac:	e00a      	b.n	80007c4 <LCD_PrintString+0x24>
			LCD_SendByte( str[i], 1 );
 80007ae:	7bfb      	ldrb	r3, [r7, #15]
 80007b0:	687a      	ldr	r2, [r7, #4]
 80007b2:	4413      	add	r3, r2
 80007b4:	781b      	ldrb	r3, [r3, #0]
 80007b6:	2101      	movs	r1, #1
 80007b8:	4618      	mov	r0, r3
 80007ba:	f7ff ff5d 	bl	8000678 <LCD_SendByte>
			i++;
 80007be:	7bfb      	ldrb	r3, [r7, #15]
 80007c0:	3301      	adds	r3, #1
 80007c2:	73fb      	strb	r3, [r7, #15]
		while( str[i] != 0 ){
 80007c4:	7bfb      	ldrb	r3, [r7, #15]
 80007c6:	687a      	ldr	r2, [r7, #4]
 80007c8:	4413      	add	r3, r2
 80007ca:	781b      	ldrb	r3, [r3, #0]
 80007cc:	2b00      	cmp	r3, #0
 80007ce:	d1ee      	bne.n	80007ae <LCD_PrintString+0xe>
			}
			// увеличеваем индекс
			i++;
		}
	#endif
}
 80007d0:	bf00      	nop
 80007d2:	bf00      	nop
 80007d4:	3710      	adds	r7, #16
 80007d6:	46bd      	mov	sp, r7
 80007d8:	bd80      	pop	{r7, pc}

080007da <LCD_Clear>:
	* @param	( параметры ):	
	* @return  ( возвращает ):	

	******************************************************************************
*/
void LCD_Clear(void){
 80007da:	b580      	push	{r7, lr}
 80007dc:	af00      	add	r7, sp, #0
	
	LCD_SendByte( 0x01, 0 );
 80007de:	2100      	movs	r1, #0
 80007e0:	2001      	movs	r0, #1
 80007e2:	f7ff ff49 	bl	8000678 <LCD_SendByte>
	HAL_Delay(2);
 80007e6:	2002      	movs	r0, #2
 80007e8:	f002 fe46 	bl	8003478 <HAL_Delay>
}
 80007ec:	bf00      	nop
 80007ee:	bd80      	pop	{r7, pc}

080007f0 <LCD_SetCursor>:
	*							(1- Parameter Spalte, 2. Zeile, Start mit 0)
	* @return  ( возвращает ):	

	******************************************************************************
*/
void LCD_SetCursor( uint8_t x, uint8_t y ){
 80007f0:	b580      	push	{r7, lr}
 80007f2:	b082      	sub	sp, #8
 80007f4:	af00      	add	r7, sp, #0
 80007f6:	4603      	mov	r3, r0
 80007f8:	460a      	mov	r2, r1
 80007fa:	71fb      	strb	r3, [r7, #7]
 80007fc:	4613      	mov	r3, r2
 80007fe:	71bb      	strb	r3, [r7, #6]
	
	switch( y ){
 8000800:	79bb      	ldrb	r3, [r7, #6]
 8000802:	2b03      	cmp	r3, #3
 8000804:	d846      	bhi.n	8000894 <LCD_SetCursor+0xa4>
 8000806:	a201      	add	r2, pc, #4	@ (adr r2, 800080c <LCD_SetCursor+0x1c>)
 8000808:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800080c:	0800081d 	.word	0x0800081d
 8000810:	08000835 	.word	0x08000835
 8000814:	08000855 	.word	0x08000855
 8000818:	08000875 	.word	0x08000875
		// Для дисплея 2004 нужно 4 кейса для 1602 два кейса
		// Für das 2004er Display benötigen Sie 4 Zeilen, für das 1602er Display benötigen Sie zwei
		case 0:
			LCD_SendByte( x | 0x80, 0 );
 800081c:	79fb      	ldrb	r3, [r7, #7]
 800081e:	f063 037f 	orn	r3, r3, #127	@ 0x7f
 8000822:	b2db      	uxtb	r3, r3
 8000824:	2100      	movs	r1, #0
 8000826:	4618      	mov	r0, r3
 8000828:	f7ff ff26 	bl	8000678 <LCD_SendByte>
			HAL_Delay( 1 );
 800082c:	2001      	movs	r0, #1
 800082e:	f002 fe23 	bl	8003478 <HAL_Delay>
			break;
 8000832:	e030      	b.n	8000896 <LCD_SetCursor+0xa6>
		case 1:
			LCD_SendByte( ( 0x40 + x ) | 0x80, 0 );
 8000834:	79fb      	ldrb	r3, [r7, #7]
 8000836:	3340      	adds	r3, #64	@ 0x40
 8000838:	b2db      	uxtb	r3, r3
 800083a:	b25b      	sxtb	r3, r3
 800083c:	f063 037f 	orn	r3, r3, #127	@ 0x7f
 8000840:	b25b      	sxtb	r3, r3
 8000842:	b2db      	uxtb	r3, r3
 8000844:	2100      	movs	r1, #0
 8000846:	4618      	mov	r0, r3
 8000848:	f7ff ff16 	bl	8000678 <LCD_SendByte>
			HAL_Delay( 1 );
 800084c:	2001      	movs	r0, #1
 800084e:	f002 fe13 	bl	8003478 <HAL_Delay>
			break;
 8000852:	e020      	b.n	8000896 <LCD_SetCursor+0xa6>
		case 2:
			LCD_SendByte( ( 0x14 + x ) | 0x80, 0 );
 8000854:	79fb      	ldrb	r3, [r7, #7]
 8000856:	3314      	adds	r3, #20
 8000858:	b2db      	uxtb	r3, r3
 800085a:	b25b      	sxtb	r3, r3
 800085c:	f063 037f 	orn	r3, r3, #127	@ 0x7f
 8000860:	b25b      	sxtb	r3, r3
 8000862:	b2db      	uxtb	r3, r3
 8000864:	2100      	movs	r1, #0
 8000866:	4618      	mov	r0, r3
 8000868:	f7ff ff06 	bl	8000678 <LCD_SendByte>
			HAL_Delay( 1 );
 800086c:	2001      	movs	r0, #1
 800086e:	f002 fe03 	bl	8003478 <HAL_Delay>
			break;
 8000872:	e010      	b.n	8000896 <LCD_SetCursor+0xa6>
		case 3:
			LCD_SendByte( ( 0x54 + x ) | 0x80, 0 );
 8000874:	79fb      	ldrb	r3, [r7, #7]
 8000876:	3354      	adds	r3, #84	@ 0x54
 8000878:	b2db      	uxtb	r3, r3
 800087a:	b25b      	sxtb	r3, r3
 800087c:	f063 037f 	orn	r3, r3, #127	@ 0x7f
 8000880:	b25b      	sxtb	r3, r3
 8000882:	b2db      	uxtb	r3, r3
 8000884:	2100      	movs	r1, #0
 8000886:	4618      	mov	r0, r3
 8000888:	f7ff fef6 	bl	8000678 <LCD_SendByte>
			HAL_Delay( 1 );
 800088c:	2001      	movs	r0, #1
 800088e:	f002 fdf3 	bl	8003478 <HAL_Delay>
			break;
 8000892:	e000      	b.n	8000896 <LCD_SetCursor+0xa6>
		default:
			break;
 8000894:	bf00      	nop
	}
}
 8000896:	bf00      	nop
 8000898:	3708      	adds	r7, #8
 800089a:	46bd      	mov	sp, r7
 800089c:	bd80      	pop	{r7, pc}
 800089e:	bf00      	nop

080008a0 <MP3_calculate_check_sum>:
#define MP3_stack_end 9
uint8_t MP3_stack[MP3_SEND_LENGTH] = { 0x7E, 0xFF, 06, 00, 00, 00, 00, 00, 00,
		0xEF };
uint8_t MP3_receive_stack[MP3_SEND_LENGTH];

uint16_t MP3_calculate_check_sum(uint8_t *buffer) {
 80008a0:	b480      	push	{r7}
 80008a2:	b085      	sub	sp, #20
 80008a4:	af00      	add	r7, sp, #0
 80008a6:	6078      	str	r0, [r7, #4]
	uint16_t sum = 0;
 80008a8:	2300      	movs	r3, #0
 80008aa:	81fb      	strh	r3, [r7, #14]
	for (int i = MP3_stack_version; i < MP3_stack_check_sum; i++) {
 80008ac:	2301      	movs	r3, #1
 80008ae:	60bb      	str	r3, [r7, #8]
 80008b0:	e00a      	b.n	80008c8 <MP3_calculate_check_sum+0x28>
		sum += buffer[i];
 80008b2:	68bb      	ldr	r3, [r7, #8]
 80008b4:	687a      	ldr	r2, [r7, #4]
 80008b6:	4413      	add	r3, r2
 80008b8:	781b      	ldrb	r3, [r3, #0]
 80008ba:	461a      	mov	r2, r3
 80008bc:	89fb      	ldrh	r3, [r7, #14]
 80008be:	4413      	add	r3, r2
 80008c0:	81fb      	strh	r3, [r7, #14]
	for (int i = MP3_stack_version; i < MP3_stack_check_sum; i++) {
 80008c2:	68bb      	ldr	r3, [r7, #8]
 80008c4:	3301      	adds	r3, #1
 80008c6:	60bb      	str	r3, [r7, #8]
 80008c8:	68bb      	ldr	r3, [r7, #8]
 80008ca:	2b06      	cmp	r3, #6
 80008cc:	ddf1      	ble.n	80008b2 <MP3_calculate_check_sum+0x12>
	}
	return (-sum);
 80008ce:	89fb      	ldrh	r3, [r7, #14]
 80008d0:	425b      	negs	r3, r3
 80008d2:	b29b      	uxth	r3, r3
}
 80008d4:	4618      	mov	r0, r3
 80008d6:	3714      	adds	r7, #20
 80008d8:	46bd      	mov	sp, r7
 80008da:	f85d 7b04 	ldr.w	r7, [sp], #4
 80008de:	4770      	bx	lr

080008e0 <MP3_send_stack>:

void MP3_send_stack() {
 80008e0:	b580      	push	{r7, lr}
 80008e2:	af00      	add	r7, sp, #0
	// add the checksum to the message stack
	MP3_stack[MP3_stack_check_sum] = (uint8_t) (MP3_calculate_check_sum(
 80008e4:	480b      	ldr	r0, [pc, #44]	@ (8000914 <MP3_send_stack+0x34>)
 80008e6:	f7ff ffdb 	bl	80008a0 <MP3_calculate_check_sum>
 80008ea:	4603      	mov	r3, r0
 80008ec:	0a1b      	lsrs	r3, r3, #8
 80008ee:	b29b      	uxth	r3, r3
 80008f0:	b2da      	uxtb	r2, r3
 80008f2:	4b08      	ldr	r3, [pc, #32]	@ (8000914 <MP3_send_stack+0x34>)
 80008f4:	71da      	strb	r2, [r3, #7]
			MP3_stack) >> 8);
	MP3_stack[MP3_stack_check_sum + 1] = (uint8_t) (MP3_calculate_check_sum(
 80008f6:	4807      	ldr	r0, [pc, #28]	@ (8000914 <MP3_send_stack+0x34>)
 80008f8:	f7ff ffd2 	bl	80008a0 <MP3_calculate_check_sum>
 80008fc:	4603      	mov	r3, r0
 80008fe:	b2da      	uxtb	r2, r3
 8000900:	4b04      	ldr	r3, [pc, #16]	@ (8000914 <MP3_send_stack+0x34>)
 8000902:	721a      	strb	r2, [r3, #8]
			MP3_stack));

	HAL_UART_Transmit(&huart6, MP3_stack, MP3_SEND_LENGTH, 10);
 8000904:	230a      	movs	r3, #10
 8000906:	220a      	movs	r2, #10
 8000908:	4902      	ldr	r1, [pc, #8]	@ (8000914 <MP3_send_stack+0x34>)
 800090a:	4803      	ldr	r0, [pc, #12]	@ (8000918 <MP3_send_stack+0x38>)
 800090c:	f005 f902 	bl	8005b14 <HAL_UART_Transmit>
}
 8000910:	bf00      	nop
 8000912:	bd80      	pop	{r7, pc}
 8000914:	20000000 	.word	0x20000000
 8000918:	200081f4 	.word	0x200081f4

0800091c <MP3_send_command_with_param>:
void MP3_send_command_with_param(uint8_t command, uint16_t parameter,
		uint8_t ack_required) {
 800091c:	b580      	push	{r7, lr}
 800091e:	b082      	sub	sp, #8
 8000920:	af00      	add	r7, sp, #0
 8000922:	4603      	mov	r3, r0
 8000924:	71fb      	strb	r3, [r7, #7]
 8000926:	460b      	mov	r3, r1
 8000928:	80bb      	strh	r3, [r7, #4]
 800092a:	4613      	mov	r3, r2
 800092c:	71bb      	strb	r3, [r7, #6]

	MP3_stack[MP3_stack_command] = command;
 800092e:	4a0b      	ldr	r2, [pc, #44]	@ (800095c <MP3_send_command_with_param+0x40>)
 8000930:	79fb      	ldrb	r3, [r7, #7]
 8000932:	70d3      	strb	r3, [r2, #3]
	MP3_stack[MP3_stack_ACK] = ack_required;
 8000934:	4a09      	ldr	r2, [pc, #36]	@ (800095c <MP3_send_command_with_param+0x40>)
 8000936:	79bb      	ldrb	r3, [r7, #6]
 8000938:	7113      	strb	r3, [r2, #4]
	MP3_stack[MP3_stack_parameter_H] = (uint8_t) (parameter >> 8);
 800093a:	88bb      	ldrh	r3, [r7, #4]
 800093c:	0a1b      	lsrs	r3, r3, #8
 800093e:	b29b      	uxth	r3, r3
 8000940:	b2da      	uxtb	r2, r3
 8000942:	4b06      	ldr	r3, [pc, #24]	@ (800095c <MP3_send_command_with_param+0x40>)
 8000944:	715a      	strb	r2, [r3, #5]
	MP3_stack[MP3_stack_parameter_L] = (uint8_t) (parameter);
 8000946:	88bb      	ldrh	r3, [r7, #4]
 8000948:	b2da      	uxtb	r2, r3
 800094a:	4b04      	ldr	r3, [pc, #16]	@ (800095c <MP3_send_command_with_param+0x40>)
 800094c:	719a      	strb	r2, [r3, #6]

	MP3_send_stack();
 800094e:	f7ff ffc7 	bl	80008e0 <MP3_send_stack>
}
 8000952:	bf00      	nop
 8000954:	3708      	adds	r7, #8
 8000956:	46bd      	mov	sp, r7
 8000958:	bd80      	pop	{r7, pc}
 800095a:	bf00      	nop
 800095c:	20000000 	.word	0x20000000

08000960 <MP3_send_command>:
void MP3_send_command(uint8_t command) {
 8000960:	b580      	push	{r7, lr}
 8000962:	b082      	sub	sp, #8
 8000964:	af00      	add	r7, sp, #0
 8000966:	4603      	mov	r3, r0
 8000968:	71fb      	strb	r3, [r7, #7]
	MP3_stack[MP3_stack_command] = command;
 800096a:	4a04      	ldr	r2, [pc, #16]	@ (800097c <MP3_send_command+0x1c>)
 800096c:	79fb      	ldrb	r3, [r7, #7]
 800096e:	70d3      	strb	r3, [r2, #3]
	MP3_send_stack();
 8000970:	f7ff ffb6 	bl	80008e0 <MP3_send_stack>
}
 8000974:	bf00      	nop
 8000976:	3708      	adds	r7, #8
 8000978:	46bd      	mov	sp, r7
 800097a:	bd80      	pop	{r7, pc}
 800097c:	20000000 	.word	0x20000000

08000980 <MP3_init>:
void MP3_init() {
 8000980:	b580      	push	{r7, lr}
 8000982:	af00      	add	r7, sp, #0
	MP3_send_command(MP3_COMMAND_RESET);
 8000984:	200c      	movs	r0, #12
 8000986:	f7ff ffeb 	bl	8000960 <MP3_send_command>
	osDelay(2000);
 800098a:	f44f 60fa 	mov.w	r0, #2000	@ 0x7d0
 800098e:	f005 fdc7 	bl	8006520 <osDelay>
	MP3_send_command_with_param(MP3_COMMAND_SET_VOLUME, 10, 0x00);
 8000992:	2200      	movs	r2, #0
 8000994:	210a      	movs	r1, #10
 8000996:	2006      	movs	r0, #6
 8000998:	f7ff ffc0 	bl	800091c <MP3_send_command_with_param>
	osDelay(100);
 800099c:	2064      	movs	r0, #100	@ 0x64
 800099e:	f005 fdbf 	bl	8006520 <osDelay>
	MP3_set_playback_mode(0x00);
 80009a2:	2000      	movs	r0, #0
 80009a4:	f000 f805 	bl	80009b2 <MP3_set_playback_mode>
	osDelay(100);
 80009a8:	2064      	movs	r0, #100	@ 0x64
 80009aa:	f005 fdb9 	bl	8006520 <osDelay>
}
 80009ae:	bf00      	nop
 80009b0:	bd80      	pop	{r7, pc}

080009b2 <MP3_set_playback_mode>:
	} else {
		snprintf(buffer, 15, "DFPlayer Error");
	}
	return volume;
}
void MP3_set_playback_mode(uint8_t mode) {
 80009b2:	b580      	push	{r7, lr}
 80009b4:	b082      	sub	sp, #8
 80009b6:	af00      	add	r7, sp, #0
 80009b8:	4603      	mov	r3, r0
 80009ba:	71fb      	strb	r3, [r7, #7]
	MP3_send_command_with_param(0x11, 0x01, 0x00);
 80009bc:	2200      	movs	r2, #0
 80009be:	2101      	movs	r1, #1
 80009c0:	2011      	movs	r0, #17
 80009c2:	f7ff ffab 	bl	800091c <MP3_send_command_with_param>

}
 80009c6:	bf00      	nop
 80009c8:	3708      	adds	r7, #8
 80009ca:	46bd      	mov	sp, r7
 80009cc:	bd80      	pop	{r7, pc}

080009ce <MP3_play_folder>:
void MP3_play_track(uint8_t number) {
	MP3_send_command_with_param(0x03, number, 0x00);
}
void MP3_play_folder(uint8_t number) {
 80009ce:	b580      	push	{r7, lr}
 80009d0:	b082      	sub	sp, #8
 80009d2:	af00      	add	r7, sp, #0
 80009d4:	4603      	mov	r3, r0
 80009d6:	71fb      	strb	r3, [r7, #7]
	MP3_send_command_with_param(0x0D, number, 0x00);
 80009d8:	79fb      	ldrb	r3, [r7, #7]
 80009da:	b29b      	uxth	r3, r3
 80009dc:	2200      	movs	r2, #0
 80009de:	4619      	mov	r1, r3
 80009e0:	200d      	movs	r0, #13
 80009e2:	f7ff ff9b 	bl	800091c <MP3_send_command_with_param>
}
 80009e6:	bf00      	nop
 80009e8:	3708      	adds	r7, #8
 80009ea:	46bd      	mov	sp, r7
 80009ec:	bd80      	pop	{r7, pc}

080009ee <MP3_play_sound_effect>:
void MP3_play_sound_effect(uint16_t sound_effect_number) {
 80009ee:	b580      	push	{r7, lr}
 80009f0:	b082      	sub	sp, #8
 80009f2:	af00      	add	r7, sp, #0
 80009f4:	4603      	mov	r3, r0
 80009f6:	80fb      	strh	r3, [r7, #6]
	MP3_send_command_with_param(MP3_COMMAND_PLAY_ADVERT, sound_effect_number,
 80009f8:	88fb      	ldrh	r3, [r7, #6]
 80009fa:	2200      	movs	r2, #0
 80009fc:	4619      	mov	r1, r3
 80009fe:	2013      	movs	r0, #19
 8000a00:	f7ff ff8c 	bl	800091c <MP3_send_command_with_param>
			0x00);
}
 8000a04:	bf00      	nop
 8000a06:	3708      	adds	r7, #8
 8000a08:	46bd      	mov	sp, r7
 8000a0a:	bd80      	pop	{r7, pc}

08000a0c <KeypadGetKey>:
#include "Matrix_Keypad.h"

// Parameter "text" must point to char array large enough to hold no of
// keys to be pressed simulaneously and terminating '\0', i.e. max 17 chars
uint16_t KeypadGetKey(char * text)
{
 8000a0c:	b580      	push	{r7, lr}
 8000a0e:	b088      	sub	sp, #32
 8000a10:	af00      	add	r7, sp, #0
 8000a12:	6078      	str	r0, [r7, #4]
	uint16_t index = 0;
 8000a14:	2300      	movs	r3, #0
 8000a16:	83fb      	strh	r3, [r7, #30]
	
	// Scan column 0 (column 0 pin is grounded, other column pins is open drain)
	HAL_GPIO_WritePin(KEYPAD_GPIO_COL, KEYPAD_PIN_COL0, GPIO_PIN_RESET);
 8000a18:	2200      	movs	r2, #0
 8000a1a:	f44f 7180 	mov.w	r1, #256	@ 0x100
 8000a1e:	48af      	ldr	r0, [pc, #700]	@ (8000cdc <KeypadGetKey+0x2d0>)
 8000a20:	f002 ffcc 	bl	80039bc <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(KEYPAD_GPIO_COL, KEYPAD_PIN_COL1 + KEYPAD_PIN_COL2 + KEYPAD_PIN_COL3, GPIO_PIN_SET);
 8000a24:	2201      	movs	r2, #1
 8000a26:	f44f 4160 	mov.w	r1, #57344	@ 0xe000
 8000a2a:	48ac      	ldr	r0, [pc, #688]	@ (8000cdc <KeypadGetKey+0x2d0>)
 8000a2c:	f002 ffc6 	bl	80039bc <HAL_GPIO_WritePin>
	KEYPAD_DELAY;
 8000a30:	2300      	movs	r3, #0
 8000a32:	61bb      	str	r3, [r7, #24]
 8000a34:	e003      	b.n	8000a3e <KeypadGetKey+0x32>
 8000a36:	bf00      	nop
 8000a38:	69bb      	ldr	r3, [r7, #24]
 8000a3a:	3301      	adds	r3, #1
 8000a3c:	61bb      	str	r3, [r7, #24]
 8000a3e:	69bb      	ldr	r3, [r7, #24]
 8000a40:	2b40      	cmp	r3, #64	@ 0x40
 8000a42:	d9f8      	bls.n	8000a36 <KeypadGetKey+0x2a>
	// Read rows
	if (!HAL_GPIO_ReadPin(KEYPAD_GPIO_ROW, KEYPAD_PIN_ROW0))
 8000a44:	f44f 5180 	mov.w	r1, #4096	@ 0x1000
 8000a48:	48a4      	ldr	r0, [pc, #656]	@ (8000cdc <KeypadGetKey+0x2d0>)
 8000a4a:	f002 ff9f 	bl	800398c <HAL_GPIO_ReadPin>
 8000a4e:	4603      	mov	r3, r0
 8000a50:	2b00      	cmp	r3, #0
 8000a52:	d107      	bne.n	8000a64 <KeypadGetKey+0x58>
		text[index++] = '1';
 8000a54:	8bfb      	ldrh	r3, [r7, #30]
 8000a56:	1c5a      	adds	r2, r3, #1
 8000a58:	83fa      	strh	r2, [r7, #30]
 8000a5a:	461a      	mov	r2, r3
 8000a5c:	687b      	ldr	r3, [r7, #4]
 8000a5e:	4413      	add	r3, r2
 8000a60:	2231      	movs	r2, #49	@ 0x31
 8000a62:	701a      	strb	r2, [r3, #0]
	if (!HAL_GPIO_ReadPin(KEYPAD_GPIO_ROW, KEYPAD_PIN_ROW1))
 8000a64:	f44f 6100 	mov.w	r1, #2048	@ 0x800
 8000a68:	489c      	ldr	r0, [pc, #624]	@ (8000cdc <KeypadGetKey+0x2d0>)
 8000a6a:	f002 ff8f 	bl	800398c <HAL_GPIO_ReadPin>
 8000a6e:	4603      	mov	r3, r0
 8000a70:	2b00      	cmp	r3, #0
 8000a72:	d107      	bne.n	8000a84 <KeypadGetKey+0x78>
		text[index++] = '4';
 8000a74:	8bfb      	ldrh	r3, [r7, #30]
 8000a76:	1c5a      	adds	r2, r3, #1
 8000a78:	83fa      	strh	r2, [r7, #30]
 8000a7a:	461a      	mov	r2, r3
 8000a7c:	687b      	ldr	r3, [r7, #4]
 8000a7e:	4413      	add	r3, r2
 8000a80:	2234      	movs	r2, #52	@ 0x34
 8000a82:	701a      	strb	r2, [r3, #0]
	if (!HAL_GPIO_ReadPin(KEYPAD_GPIO_ROW, KEYPAD_PIN_ROW2))
 8000a84:	f44f 6180 	mov.w	r1, #1024	@ 0x400
 8000a88:	4894      	ldr	r0, [pc, #592]	@ (8000cdc <KeypadGetKey+0x2d0>)
 8000a8a:	f002 ff7f 	bl	800398c <HAL_GPIO_ReadPin>
 8000a8e:	4603      	mov	r3, r0
 8000a90:	2b00      	cmp	r3, #0
 8000a92:	d107      	bne.n	8000aa4 <KeypadGetKey+0x98>
		text[index++] = '7';
 8000a94:	8bfb      	ldrh	r3, [r7, #30]
 8000a96:	1c5a      	adds	r2, r3, #1
 8000a98:	83fa      	strh	r2, [r7, #30]
 8000a9a:	461a      	mov	r2, r3
 8000a9c:	687b      	ldr	r3, [r7, #4]
 8000a9e:	4413      	add	r3, r2
 8000aa0:	2237      	movs	r2, #55	@ 0x37
 8000aa2:	701a      	strb	r2, [r3, #0]
	if (!HAL_GPIO_ReadPin(KEYPAD_GPIO_ROW, KEYPAD_PIN_ROW3))
 8000aa4:	f44f 7100 	mov.w	r1, #512	@ 0x200
 8000aa8:	488c      	ldr	r0, [pc, #560]	@ (8000cdc <KeypadGetKey+0x2d0>)
 8000aaa:	f002 ff6f 	bl	800398c <HAL_GPIO_ReadPin>
 8000aae:	4603      	mov	r3, r0
 8000ab0:	2b00      	cmp	r3, #0
 8000ab2:	d107      	bne.n	8000ac4 <KeypadGetKey+0xb8>
		text[index++] = '*';
 8000ab4:	8bfb      	ldrh	r3, [r7, #30]
 8000ab6:	1c5a      	adds	r2, r3, #1
 8000ab8:	83fa      	strh	r2, [r7, #30]
 8000aba:	461a      	mov	r2, r3
 8000abc:	687b      	ldr	r3, [r7, #4]
 8000abe:	4413      	add	r3, r2
 8000ac0:	222a      	movs	r2, #42	@ 0x2a
 8000ac2:	701a      	strb	r2, [r3, #0]
		
	// Scan column 1 (column 1 pin is grounded, other column pins is open drain)
	HAL_GPIO_WritePin(KEYPAD_GPIO_COL, KEYPAD_PIN_COL1, GPIO_PIN_RESET);
 8000ac4:	2200      	movs	r2, #0
 8000ac6:	f44f 4100 	mov.w	r1, #32768	@ 0x8000
 8000aca:	4884      	ldr	r0, [pc, #528]	@ (8000cdc <KeypadGetKey+0x2d0>)
 8000acc:	f002 ff76 	bl	80039bc <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(KEYPAD_GPIO_COL, KEYPAD_PIN_COL0 + KEYPAD_PIN_COL2 + KEYPAD_PIN_COL3, GPIO_PIN_SET);
 8000ad0:	2201      	movs	r2, #1
 8000ad2:	f44f 41c2 	mov.w	r1, #24832	@ 0x6100
 8000ad6:	4881      	ldr	r0, [pc, #516]	@ (8000cdc <KeypadGetKey+0x2d0>)
 8000ad8:	f002 ff70 	bl	80039bc <HAL_GPIO_WritePin>
	KEYPAD_DELAY;
 8000adc:	2300      	movs	r3, #0
 8000ade:	617b      	str	r3, [r7, #20]
 8000ae0:	e003      	b.n	8000aea <KeypadGetKey+0xde>
 8000ae2:	bf00      	nop
 8000ae4:	697b      	ldr	r3, [r7, #20]
 8000ae6:	3301      	adds	r3, #1
 8000ae8:	617b      	str	r3, [r7, #20]
 8000aea:	697b      	ldr	r3, [r7, #20]
 8000aec:	2b40      	cmp	r3, #64	@ 0x40
 8000aee:	d9f8      	bls.n	8000ae2 <KeypadGetKey+0xd6>
	// Read rows
	if (!HAL_GPIO_ReadPin(KEYPAD_GPIO_ROW, KEYPAD_PIN_ROW0))
 8000af0:	f44f 5180 	mov.w	r1, #4096	@ 0x1000
 8000af4:	4879      	ldr	r0, [pc, #484]	@ (8000cdc <KeypadGetKey+0x2d0>)
 8000af6:	f002 ff49 	bl	800398c <HAL_GPIO_ReadPin>
 8000afa:	4603      	mov	r3, r0
 8000afc:	2b00      	cmp	r3, #0
 8000afe:	d107      	bne.n	8000b10 <KeypadGetKey+0x104>
		text[index++] = '2';
 8000b00:	8bfb      	ldrh	r3, [r7, #30]
 8000b02:	1c5a      	adds	r2, r3, #1
 8000b04:	83fa      	strh	r2, [r7, #30]
 8000b06:	461a      	mov	r2, r3
 8000b08:	687b      	ldr	r3, [r7, #4]
 8000b0a:	4413      	add	r3, r2
 8000b0c:	2232      	movs	r2, #50	@ 0x32
 8000b0e:	701a      	strb	r2, [r3, #0]
	if (!HAL_GPIO_ReadPin(KEYPAD_GPIO_ROW, KEYPAD_PIN_ROW1))
 8000b10:	f44f 6100 	mov.w	r1, #2048	@ 0x800
 8000b14:	4871      	ldr	r0, [pc, #452]	@ (8000cdc <KeypadGetKey+0x2d0>)
 8000b16:	f002 ff39 	bl	800398c <HAL_GPIO_ReadPin>
 8000b1a:	4603      	mov	r3, r0
 8000b1c:	2b00      	cmp	r3, #0
 8000b1e:	d107      	bne.n	8000b30 <KeypadGetKey+0x124>
		text[index++] = '5';
 8000b20:	8bfb      	ldrh	r3, [r7, #30]
 8000b22:	1c5a      	adds	r2, r3, #1
 8000b24:	83fa      	strh	r2, [r7, #30]
 8000b26:	461a      	mov	r2, r3
 8000b28:	687b      	ldr	r3, [r7, #4]
 8000b2a:	4413      	add	r3, r2
 8000b2c:	2235      	movs	r2, #53	@ 0x35
 8000b2e:	701a      	strb	r2, [r3, #0]
	if (!HAL_GPIO_ReadPin(KEYPAD_GPIO_ROW, KEYPAD_PIN_ROW2))
 8000b30:	f44f 6180 	mov.w	r1, #1024	@ 0x400
 8000b34:	4869      	ldr	r0, [pc, #420]	@ (8000cdc <KeypadGetKey+0x2d0>)
 8000b36:	f002 ff29 	bl	800398c <HAL_GPIO_ReadPin>
 8000b3a:	4603      	mov	r3, r0
 8000b3c:	2b00      	cmp	r3, #0
 8000b3e:	d107      	bne.n	8000b50 <KeypadGetKey+0x144>
		text[index++] = '8';
 8000b40:	8bfb      	ldrh	r3, [r7, #30]
 8000b42:	1c5a      	adds	r2, r3, #1
 8000b44:	83fa      	strh	r2, [r7, #30]
 8000b46:	461a      	mov	r2, r3
 8000b48:	687b      	ldr	r3, [r7, #4]
 8000b4a:	4413      	add	r3, r2
 8000b4c:	2238      	movs	r2, #56	@ 0x38
 8000b4e:	701a      	strb	r2, [r3, #0]
	if (!HAL_GPIO_ReadPin(KEYPAD_GPIO_ROW, KEYPAD_PIN_ROW3))
 8000b50:	f44f 7100 	mov.w	r1, #512	@ 0x200
 8000b54:	4861      	ldr	r0, [pc, #388]	@ (8000cdc <KeypadGetKey+0x2d0>)
 8000b56:	f002 ff19 	bl	800398c <HAL_GPIO_ReadPin>
 8000b5a:	4603      	mov	r3, r0
 8000b5c:	2b00      	cmp	r3, #0
 8000b5e:	d107      	bne.n	8000b70 <KeypadGetKey+0x164>
		text[index++] = '0';
 8000b60:	8bfb      	ldrh	r3, [r7, #30]
 8000b62:	1c5a      	adds	r2, r3, #1
 8000b64:	83fa      	strh	r2, [r7, #30]
 8000b66:	461a      	mov	r2, r3
 8000b68:	687b      	ldr	r3, [r7, #4]
 8000b6a:	4413      	add	r3, r2
 8000b6c:	2230      	movs	r2, #48	@ 0x30
 8000b6e:	701a      	strb	r2, [r3, #0]
		
	// Scan column 2 (column 2 pin is grounded, other column pins is open drain)
	HAL_GPIO_WritePin(KEYPAD_GPIO_COL, KEYPAD_PIN_COL2, GPIO_PIN_RESET);
 8000b70:	2200      	movs	r2, #0
 8000b72:	f44f 4180 	mov.w	r1, #16384	@ 0x4000
 8000b76:	4859      	ldr	r0, [pc, #356]	@ (8000cdc <KeypadGetKey+0x2d0>)
 8000b78:	f002 ff20 	bl	80039bc <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(KEYPAD_GPIO_COL, KEYPAD_PIN_COL0 + KEYPAD_PIN_COL1 + KEYPAD_PIN_COL3, GPIO_PIN_SET);
 8000b7c:	2201      	movs	r2, #1
 8000b7e:	f44f 4121 	mov.w	r1, #41216	@ 0xa100
 8000b82:	4856      	ldr	r0, [pc, #344]	@ (8000cdc <KeypadGetKey+0x2d0>)
 8000b84:	f002 ff1a 	bl	80039bc <HAL_GPIO_WritePin>
	KEYPAD_DELAY;
 8000b88:	2300      	movs	r3, #0
 8000b8a:	613b      	str	r3, [r7, #16]
 8000b8c:	e003      	b.n	8000b96 <KeypadGetKey+0x18a>
 8000b8e:	bf00      	nop
 8000b90:	693b      	ldr	r3, [r7, #16]
 8000b92:	3301      	adds	r3, #1
 8000b94:	613b      	str	r3, [r7, #16]
 8000b96:	693b      	ldr	r3, [r7, #16]
 8000b98:	2b40      	cmp	r3, #64	@ 0x40
 8000b9a:	d9f8      	bls.n	8000b8e <KeypadGetKey+0x182>
	// Read rows
	if (!HAL_GPIO_ReadPin(KEYPAD_GPIO_ROW, KEYPAD_PIN_ROW0))
 8000b9c:	f44f 5180 	mov.w	r1, #4096	@ 0x1000
 8000ba0:	484e      	ldr	r0, [pc, #312]	@ (8000cdc <KeypadGetKey+0x2d0>)
 8000ba2:	f002 fef3 	bl	800398c <HAL_GPIO_ReadPin>
 8000ba6:	4603      	mov	r3, r0
 8000ba8:	2b00      	cmp	r3, #0
 8000baa:	d107      	bne.n	8000bbc <KeypadGetKey+0x1b0>
		text[index++] = '3';
 8000bac:	8bfb      	ldrh	r3, [r7, #30]
 8000bae:	1c5a      	adds	r2, r3, #1
 8000bb0:	83fa      	strh	r2, [r7, #30]
 8000bb2:	461a      	mov	r2, r3
 8000bb4:	687b      	ldr	r3, [r7, #4]
 8000bb6:	4413      	add	r3, r2
 8000bb8:	2233      	movs	r2, #51	@ 0x33
 8000bba:	701a      	strb	r2, [r3, #0]
	if (!HAL_GPIO_ReadPin(KEYPAD_GPIO_ROW, KEYPAD_PIN_ROW1))
 8000bbc:	f44f 6100 	mov.w	r1, #2048	@ 0x800
 8000bc0:	4846      	ldr	r0, [pc, #280]	@ (8000cdc <KeypadGetKey+0x2d0>)
 8000bc2:	f002 fee3 	bl	800398c <HAL_GPIO_ReadPin>
 8000bc6:	4603      	mov	r3, r0
 8000bc8:	2b00      	cmp	r3, #0
 8000bca:	d107      	bne.n	8000bdc <KeypadGetKey+0x1d0>
		text[index++] = '6';
 8000bcc:	8bfb      	ldrh	r3, [r7, #30]
 8000bce:	1c5a      	adds	r2, r3, #1
 8000bd0:	83fa      	strh	r2, [r7, #30]
 8000bd2:	461a      	mov	r2, r3
 8000bd4:	687b      	ldr	r3, [r7, #4]
 8000bd6:	4413      	add	r3, r2
 8000bd8:	2236      	movs	r2, #54	@ 0x36
 8000bda:	701a      	strb	r2, [r3, #0]
	if (!HAL_GPIO_ReadPin(KEYPAD_GPIO_ROW, KEYPAD_PIN_ROW2))
 8000bdc:	f44f 6180 	mov.w	r1, #1024	@ 0x400
 8000be0:	483e      	ldr	r0, [pc, #248]	@ (8000cdc <KeypadGetKey+0x2d0>)
 8000be2:	f002 fed3 	bl	800398c <HAL_GPIO_ReadPin>
 8000be6:	4603      	mov	r3, r0
 8000be8:	2b00      	cmp	r3, #0
 8000bea:	d107      	bne.n	8000bfc <KeypadGetKey+0x1f0>
		text[index++] = '9';
 8000bec:	8bfb      	ldrh	r3, [r7, #30]
 8000bee:	1c5a      	adds	r2, r3, #1
 8000bf0:	83fa      	strh	r2, [r7, #30]
 8000bf2:	461a      	mov	r2, r3
 8000bf4:	687b      	ldr	r3, [r7, #4]
 8000bf6:	4413      	add	r3, r2
 8000bf8:	2239      	movs	r2, #57	@ 0x39
 8000bfa:	701a      	strb	r2, [r3, #0]
	if (!HAL_GPIO_ReadPin(KEYPAD_GPIO_ROW, KEYPAD_PIN_ROW3))
 8000bfc:	f44f 7100 	mov.w	r1, #512	@ 0x200
 8000c00:	4836      	ldr	r0, [pc, #216]	@ (8000cdc <KeypadGetKey+0x2d0>)
 8000c02:	f002 fec3 	bl	800398c <HAL_GPIO_ReadPin>
 8000c06:	4603      	mov	r3, r0
 8000c08:	2b00      	cmp	r3, #0
 8000c0a:	d107      	bne.n	8000c1c <KeypadGetKey+0x210>
		text[index++] = '#';
 8000c0c:	8bfb      	ldrh	r3, [r7, #30]
 8000c0e:	1c5a      	adds	r2, r3, #1
 8000c10:	83fa      	strh	r2, [r7, #30]
 8000c12:	461a      	mov	r2, r3
 8000c14:	687b      	ldr	r3, [r7, #4]
 8000c16:	4413      	add	r3, r2
 8000c18:	2223      	movs	r2, #35	@ 0x23
 8000c1a:	701a      	strb	r2, [r3, #0]
		
	// Scan column 3 (column 3 pin is grounded, other column pins is open drain)
	HAL_GPIO_WritePin(KEYPAD_GPIO_COL, KEYPAD_PIN_COL3, GPIO_PIN_RESET);
 8000c1c:	2200      	movs	r2, #0
 8000c1e:	f44f 5100 	mov.w	r1, #8192	@ 0x2000
 8000c22:	482e      	ldr	r0, [pc, #184]	@ (8000cdc <KeypadGetKey+0x2d0>)
 8000c24:	f002 feca 	bl	80039bc <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(KEYPAD_GPIO_COL, KEYPAD_PIN_COL0 + KEYPAD_PIN_COL1 + KEYPAD_PIN_COL2, GPIO_PIN_SET);
 8000c28:	2201      	movs	r2, #1
 8000c2a:	f44f 4141 	mov.w	r1, #49408	@ 0xc100
 8000c2e:	482b      	ldr	r0, [pc, #172]	@ (8000cdc <KeypadGetKey+0x2d0>)
 8000c30:	f002 fec4 	bl	80039bc <HAL_GPIO_WritePin>
	KEYPAD_DELAY;
 8000c34:	2300      	movs	r3, #0
 8000c36:	60fb      	str	r3, [r7, #12]
 8000c38:	e003      	b.n	8000c42 <KeypadGetKey+0x236>
 8000c3a:	bf00      	nop
 8000c3c:	68fb      	ldr	r3, [r7, #12]
 8000c3e:	3301      	adds	r3, #1
 8000c40:	60fb      	str	r3, [r7, #12]
 8000c42:	68fb      	ldr	r3, [r7, #12]
 8000c44:	2b40      	cmp	r3, #64	@ 0x40
 8000c46:	d9f8      	bls.n	8000c3a <KeypadGetKey+0x22e>
	// Read rows
	if (!HAL_GPIO_ReadPin(KEYPAD_GPIO_ROW, KEYPAD_PIN_ROW0))
 8000c48:	f44f 5180 	mov.w	r1, #4096	@ 0x1000
 8000c4c:	4823      	ldr	r0, [pc, #140]	@ (8000cdc <KeypadGetKey+0x2d0>)
 8000c4e:	f002 fe9d 	bl	800398c <HAL_GPIO_ReadPin>
 8000c52:	4603      	mov	r3, r0
 8000c54:	2b00      	cmp	r3, #0
 8000c56:	d107      	bne.n	8000c68 <KeypadGetKey+0x25c>
		text[index++] = 'A';
 8000c58:	8bfb      	ldrh	r3, [r7, #30]
 8000c5a:	1c5a      	adds	r2, r3, #1
 8000c5c:	83fa      	strh	r2, [r7, #30]
 8000c5e:	461a      	mov	r2, r3
 8000c60:	687b      	ldr	r3, [r7, #4]
 8000c62:	4413      	add	r3, r2
 8000c64:	2241      	movs	r2, #65	@ 0x41
 8000c66:	701a      	strb	r2, [r3, #0]
	if (!HAL_GPIO_ReadPin(KEYPAD_GPIO_ROW, KEYPAD_PIN_ROW1))
 8000c68:	f44f 6100 	mov.w	r1, #2048	@ 0x800
 8000c6c:	481b      	ldr	r0, [pc, #108]	@ (8000cdc <KeypadGetKey+0x2d0>)
 8000c6e:	f002 fe8d 	bl	800398c <HAL_GPIO_ReadPin>
 8000c72:	4603      	mov	r3, r0
 8000c74:	2b00      	cmp	r3, #0
 8000c76:	d107      	bne.n	8000c88 <KeypadGetKey+0x27c>
		text[index++] = 'B';
 8000c78:	8bfb      	ldrh	r3, [r7, #30]
 8000c7a:	1c5a      	adds	r2, r3, #1
 8000c7c:	83fa      	strh	r2, [r7, #30]
 8000c7e:	461a      	mov	r2, r3
 8000c80:	687b      	ldr	r3, [r7, #4]
 8000c82:	4413      	add	r3, r2
 8000c84:	2242      	movs	r2, #66	@ 0x42
 8000c86:	701a      	strb	r2, [r3, #0]
	if (!HAL_GPIO_ReadPin(KEYPAD_GPIO_ROW, KEYPAD_PIN_ROW2))
 8000c88:	f44f 6180 	mov.w	r1, #1024	@ 0x400
 8000c8c:	4813      	ldr	r0, [pc, #76]	@ (8000cdc <KeypadGetKey+0x2d0>)
 8000c8e:	f002 fe7d 	bl	800398c <HAL_GPIO_ReadPin>
 8000c92:	4603      	mov	r3, r0
 8000c94:	2b00      	cmp	r3, #0
 8000c96:	d107      	bne.n	8000ca8 <KeypadGetKey+0x29c>
		text[index++] = 'C';
 8000c98:	8bfb      	ldrh	r3, [r7, #30]
 8000c9a:	1c5a      	adds	r2, r3, #1
 8000c9c:	83fa      	strh	r2, [r7, #30]
 8000c9e:	461a      	mov	r2, r3
 8000ca0:	687b      	ldr	r3, [r7, #4]
 8000ca2:	4413      	add	r3, r2
 8000ca4:	2243      	movs	r2, #67	@ 0x43
 8000ca6:	701a      	strb	r2, [r3, #0]
	if (!HAL_GPIO_ReadPin(KEYPAD_GPIO_ROW, KEYPAD_PIN_ROW3))
 8000ca8:	f44f 7100 	mov.w	r1, #512	@ 0x200
 8000cac:	480b      	ldr	r0, [pc, #44]	@ (8000cdc <KeypadGetKey+0x2d0>)
 8000cae:	f002 fe6d 	bl	800398c <HAL_GPIO_ReadPin>
 8000cb2:	4603      	mov	r3, r0
 8000cb4:	2b00      	cmp	r3, #0
 8000cb6:	d107      	bne.n	8000cc8 <KeypadGetKey+0x2bc>
		text[index++] = 'D';
 8000cb8:	8bfb      	ldrh	r3, [r7, #30]
 8000cba:	1c5a      	adds	r2, r3, #1
 8000cbc:	83fa      	strh	r2, [r7, #30]
 8000cbe:	461a      	mov	r2, r3
 8000cc0:	687b      	ldr	r3, [r7, #4]
 8000cc2:	4413      	add	r3, r2
 8000cc4:	2244      	movs	r2, #68	@ 0x44
 8000cc6:	701a      	strb	r2, [r3, #0]
	
	text[index] = 0;
 8000cc8:	8bfb      	ldrh	r3, [r7, #30]
 8000cca:	687a      	ldr	r2, [r7, #4]
 8000ccc:	4413      	add	r3, r2
 8000cce:	2200      	movs	r2, #0
 8000cd0:	701a      	strb	r2, [r3, #0]
	return index;
 8000cd2:	8bfb      	ldrh	r3, [r7, #30]
}
 8000cd4:	4618      	mov	r0, r3
 8000cd6:	3720      	adds	r7, #32
 8000cd8:	46bd      	mov	sp, r7
 8000cda:	bd80      	pop	{r7, pc}
 8000cdc:	40020c00 	.word	0x40020c00

08000ce0 <RA8876_write>:


enum RA8876_dispMode _text_mode = GRAPHMODE;
uint8_t _symbol = 0;
uint16_t _color = 0;
void RA8876_write(uint8_t write_command, uint8_t data) {
 8000ce0:	b580      	push	{r7, lr}
 8000ce2:	b084      	sub	sp, #16
 8000ce4:	af00      	add	r7, sp, #0
 8000ce6:	4603      	mov	r3, r0
 8000ce8:	460a      	mov	r2, r1
 8000cea:	71fb      	strb	r3, [r7, #7]
 8000cec:	4613      	mov	r3, r2
 8000cee:	71bb      	strb	r3, [r7, #6]
	uint8_t buf[2] = { write_command, data };
 8000cf0:	79fb      	ldrb	r3, [r7, #7]
 8000cf2:	733b      	strb	r3, [r7, #12]
 8000cf4:	79bb      	ldrb	r3, [r7, #6]
 8000cf6:	737b      	strb	r3, [r7, #13]
	HAL_SPI_Transmit(&hspi5, buf, sizeof(buf), 10);
 8000cf8:	f107 010c 	add.w	r1, r7, #12
 8000cfc:	230a      	movs	r3, #10
 8000cfe:	2202      	movs	r2, #2
 8000d00:	4803      	ldr	r0, [pc, #12]	@ (8000d10 <RA8876_write+0x30>)
 8000d02:	f004 f880 	bl	8004e06 <HAL_SPI_Transmit>
}
 8000d06:	bf00      	nop
 8000d08:	3710      	adds	r7, #16
 8000d0a:	46bd      	mov	sp, r7
 8000d0c:	bd80      	pop	{r7, pc}
 8000d0e:	bf00      	nop
 8000d10:	20008150 	.word	0x20008150

08000d14 <RA8876_SDRAM_init>:

void RA8876_SDRAM_init() {
 8000d14:	b580      	push	{r7, lr}
 8000d16:	b082      	sub	sp, #8
 8000d18:	af00      	add	r7, sp, #0
	// i have W9812G6KH-6 RAM
	// 16Bit 4 Banks 2M Words so

	// attribute reg 0 0 1 01 001 -> 0x29
	// row is A0-A11 and col A0-A8
	RA8876_write_register(0xE0, 0x29);
 8000d1a:	2129      	movs	r1, #41	@ 0x29
 8000d1c:	20e0      	movs	r0, #224	@ 0xe0
 8000d1e:	f000 f969 	bl	8000ff4 <RA8876_write_register>

	//mode and extended mode reg 000 00 011
	// only CAS latency is 3 rest is for mobile sdram (not what i have)
	RA8876_write_register(0xE1, 0x03);
 8000d22:	2103      	movs	r1, #3
 8000d24:	20e1      	movs	r0, #225	@ 0xe1
 8000d26:	f000 f965 	bl	8000ff4 <RA8876_write_register>

	// auto refresh interval reg 0 and 1 E2 is low-byte send first
	// dram frequency will be same as core clock
	uint16_t tref = 64; // ms
 8000d2a:	2340      	movs	r3, #64	@ 0x40
 8000d2c:	80fb      	strh	r3, [r7, #6]
	uint16_t row_size = 4096; // 12 Bit
 8000d2e:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8000d32:	80bb      	strh	r3, [r7, #4]
	uint16_t auto_refresh_frequency = (tref * RA8876_CORE_FREQUENCY * 1000)
 8000d34:	88fb      	ldrh	r3, [r7, #6]
 8000d36:	4a11      	ldr	r2, [pc, #68]	@ (8000d7c <RA8876_SDRAM_init+0x68>)
 8000d38:	fb03 f202 	mul.w	r2, r3, r2
			/ (row_size); // the Mega and the milli give us 1000
 8000d3c:	88bb      	ldrh	r3, [r7, #4]
 8000d3e:	fb92 f3f3 	sdiv	r3, r2, r3
	uint16_t auto_refresh_frequency = (tref * RA8876_CORE_FREQUENCY * 1000)
 8000d42:	807b      	strh	r3, [r7, #2]
	auto_refresh_frequency = 1000 - 2; // saw in other lib
 8000d44:	f240 33e6 	movw	r3, #998	@ 0x3e6
 8000d48:	807b      	strh	r3, [r7, #2]

	uint8_t low_byte = (uint8_t) (auto_refresh_frequency & 0x00FF);
 8000d4a:	887b      	ldrh	r3, [r7, #2]
 8000d4c:	707b      	strb	r3, [r7, #1]
	uint8_t high_byte = (uint8_t) (auto_refresh_frequency >> 8);
 8000d4e:	887b      	ldrh	r3, [r7, #2]
 8000d50:	0a1b      	lsrs	r3, r3, #8
 8000d52:	b29b      	uxth	r3, r3
 8000d54:	703b      	strb	r3, [r7, #0]
	RA8876_write_register(0xE2, low_byte);
 8000d56:	787b      	ldrb	r3, [r7, #1]
 8000d58:	4619      	mov	r1, r3
 8000d5a:	20e2      	movs	r0, #226	@ 0xe2
 8000d5c:	f000 f94a 	bl	8000ff4 <RA8876_write_register>
	RA8876_write_register(0xE3, high_byte);
 8000d60:	783b      	ldrb	r3, [r7, #0]
 8000d62:	4619      	mov	r1, r3
 8000d64:	20e3      	movs	r0, #227	@ 0xe3
 8000d66:	f000 f945 	bl	8000ff4 <RA8876_write_register>
	
	// control register
	// 16bit  and 0x01 just starts initialisation
	RA8876_write_register(0xE4, 0x01);
 8000d6a:	2101      	movs	r1, #1
 8000d6c:	20e4      	movs	r0, #228	@ 0xe4
 8000d6e:	f000 f941 	bl	8000ff4 <RA8876_write_register>

}
 8000d72:	bf00      	nop
 8000d74:	3708      	adds	r7, #8
 8000d76:	46bd      	mov	sp, r7
 8000d78:	bd80      	pop	{r7, pc}
 8000d7a:	bf00      	nop
 8000d7c:	000186a0 	.word	0x000186a0

08000d80 <RA8876_display_init>:

void RA8876_display_init() {
 8000d80:	b580      	push	{r7, lr}
 8000d82:	b088      	sub	sp, #32
 8000d84:	af00      	add	r7, sp, #0
	// setup the display, tell it width and height

	// 0x01 chip configuration register
	// we need to switch Bit 4 so we select 16Bit
	// 0 0 0 10 0 0 1 = 0x11
	RA8876_write_register(0x01, 0x11);
 8000d86:	2111      	movs	r1, #17
 8000d88:	2001      	movs	r0, #1
 8000d8a:	f000 f933 	bl	8000ff4 <RA8876_write_register>

	// 0x02 memory access control register
	// 01 00 0 00 0 -> 0x40
	RA8876_write_register(0x02, 0x40);
 8000d8e:	2140      	movs	r1, #64	@ 0x40
 8000d90:	2002      	movs	r0, #2
 8000d92:	f000 f92f 	bl	8000ff4 <RA8876_write_register>

	// 0x03 input control register
	RA8876_write_register(0x03, 0x00);
 8000d96:	2100      	movs	r1, #0
 8000d98:	2003      	movs	r0, #3
 8000d9a:	f000 f92b 	bl	8000ff4 <RA8876_write_register>

	// main window control register
	// 0 0 0 0 01 0 0 -> 0x08 or 0x0C
	// 24 bit colors, i think the display can do even more ~ 16mio
	// will do 16 instead
	RA8876_write_register(0x10, 0x04);
 8000d9e:	2104      	movs	r1, #4
 8000da0:	2010      	movs	r0, #16
 8000da2:	f000 f927 	bl	8000ff4 <RA8876_write_register>

	// ignoring 0x11 because thats the pip stuff
	RA8876_write_register(0x11, 0x00);
 8000da6:	2100      	movs	r1, #0
 8000da8:	2011      	movs	r0, #17
 8000daa:	f000 f923 	bl	8000ff4 <RA8876_write_register>

	// display configuration register
	// 1	 0 0 0 1 00 -> 0x80 use 0x60 to test colorbar
	RA8876_write_register(0x12, 0x80);
 8000dae:	2180      	movs	r1, #128	@ 0x80
 8000db0:	2012      	movs	r0, #18
 8000db2:	f000 f91f 	bl	8000ff4 <RA8876_write_register>

	// 0x13 panel scan clock and data settings register
	RA8876_write_register(0x13, 0xC0);
 8000db6:	21c0      	movs	r1, #192	@ 0xc0
 8000db8:	2013      	movs	r0, #19
 8000dba:	f000 f91b 	bl	8000ff4 <RA8876_write_register>

	//horizontal display width in unit of 8 pixels
	uint8_t width = (RA8876_WIDTH / 8) - 1;
 8000dbe:	237f      	movs	r3, #127	@ 0x7f
 8000dc0:	77fb      	strb	r3, [r7, #31]
	RA8876_write_register(0x14, width);
 8000dc2:	7ffb      	ldrb	r3, [r7, #31]
 8000dc4:	4619      	mov	r1, r3
 8000dc6:	2014      	movs	r0, #20
 8000dc8:	f000 f914 	bl	8000ff4 <RA8876_write_register>

	//0x15 horizontal width fine tune register leave
	RA8876_write_register(0x15, width % 8);
 8000dcc:	7ffb      	ldrb	r3, [r7, #31]
 8000dce:	f003 0307 	and.w	r3, r3, #7
 8000dd2:	b2db      	uxtb	r3, r3
 8000dd4:	4619      	mov	r1, r3
 8000dd6:	2015      	movs	r0, #21
 8000dd8:	f000 f90c 	bl	8000ff4 <RA8876_write_register>

	// 0x16 horizontal non display period register leave
	uint8_t HND = 144;
 8000ddc:	2390      	movs	r3, #144	@ 0x90
 8000dde:	77bb      	strb	r3, [r7, #30]
	uint8_t hsync_non_display = (HND / 8) - 1;
 8000de0:	7fbb      	ldrb	r3, [r7, #30]
 8000de2:	08db      	lsrs	r3, r3, #3
 8000de4:	b2db      	uxtb	r3, r3
 8000de6:	3b01      	subs	r3, #1
 8000de8:	777b      	strb	r3, [r7, #29]
	RA8876_write_register(0x16, hsync_non_display);
 8000dea:	7f7b      	ldrb	r3, [r7, #29]
 8000dec:	4619      	mov	r1, r3
 8000dee:	2016      	movs	r0, #22
 8000df0:	f000 f900 	bl	8000ff4 <RA8876_write_register>
	// 0x17 horizontal non display fine tune leave
	RA8876_write_register(0x17, HND % 8);
 8000df4:	7fbb      	ldrb	r3, [r7, #30]
 8000df6:	f003 0307 	and.w	r3, r3, #7
 8000dfa:	b2db      	uxtb	r3, r3
 8000dfc:	4619      	mov	r1, r3
 8000dfe:	2017      	movs	r0, #23
 8000e00:	f000 f8f8 	bl	8000ff4 <RA8876_write_register>

	// 0x18 HSYNC Start position
	uint8_t HST = 160;
 8000e04:	23a0      	movs	r3, #160	@ 0xa0
 8000e06:	773b      	strb	r3, [r7, #28]
	uint8_t hsync_start_position = (HST / 8) - 1;
 8000e08:	7f3b      	ldrb	r3, [r7, #28]
 8000e0a:	08db      	lsrs	r3, r3, #3
 8000e0c:	b2db      	uxtb	r3, r3
 8000e0e:	3b01      	subs	r3, #1
 8000e10:	76fb      	strb	r3, [r7, #27]
	RA8876_write_register(0x18, hsync_start_position);
 8000e12:	7efb      	ldrb	r3, [r7, #27]
 8000e14:	4619      	mov	r1, r3
 8000e16:	2018      	movs	r0, #24
 8000e18:	f000 f8ec 	bl	8000ff4 <RA8876_write_register>

	// 0x19 HSYNC pulse width register
	uint8_t HPW = 20;
 8000e1c:	2314      	movs	r3, #20
 8000e1e:	76bb      	strb	r3, [r7, #26]
	uint8_t hsync_pulse_width = (HPW / 8) - 1;
 8000e20:	7ebb      	ldrb	r3, [r7, #26]
 8000e22:	08db      	lsrs	r3, r3, #3
 8000e24:	b2db      	uxtb	r3, r3
 8000e26:	3b01      	subs	r3, #1
 8000e28:	767b      	strb	r3, [r7, #25]
	RA8876_write_register(0x19, hsync_pulse_width);
 8000e2a:	7e7b      	ldrb	r3, [r7, #25]
 8000e2c:	4619      	mov	r1, r3
 8000e2e:	2019      	movs	r0, #25
 8000e30:	f000 f8e0 	bl	8000ff4 <RA8876_write_register>

	// vertical display height register 1 and 2
	// watch out 0x1B are only 2 bits
	uint16_t height = RA8876_HEIGHT - 1;
 8000e34:	f240 2357 	movw	r3, #599	@ 0x257
 8000e38:	82fb      	strh	r3, [r7, #22]
	uint8_t low_byte = (uint8_t) (height & 0x00FF);
 8000e3a:	8afb      	ldrh	r3, [r7, #22]
 8000e3c:	757b      	strb	r3, [r7, #21]
	uint8_t high_byte = (uint8_t) (height >> 8);
 8000e3e:	8afb      	ldrh	r3, [r7, #22]
 8000e40:	0a1b      	lsrs	r3, r3, #8
 8000e42:	b29b      	uxth	r3, r3
 8000e44:	753b      	strb	r3, [r7, #20]
	RA8876_write_register(0x1A, low_byte);
 8000e46:	7d7b      	ldrb	r3, [r7, #21]
 8000e48:	4619      	mov	r1, r3
 8000e4a:	201a      	movs	r0, #26
 8000e4c:	f000 f8d2 	bl	8000ff4 <RA8876_write_register>
	RA8876_write_register(0x1B, high_byte);
 8000e50:	7d3b      	ldrb	r3, [r7, #20]
 8000e52:	4619      	mov	r1, r3
 8000e54:	201b      	movs	r0, #27
 8000e56:	f000 f8cd 	bl	8000ff4 <RA8876_write_register>

	// 0x1C vertical non-display period 0 register leave
	uint8_t VND = 20;
 8000e5a:	2314      	movs	r3, #20
 8000e5c:	74fb      	strb	r3, [r7, #19]
	uint8_t VSYNC_non_display = VND - 1;
 8000e5e:	7cfb      	ldrb	r3, [r7, #19]
 8000e60:	3b01      	subs	r3, #1
 8000e62:	74bb      	strb	r3, [r7, #18]
	RA8876_write_register(0x1C, VSYNC_non_display);
 8000e64:	7cbb      	ldrb	r3, [r7, #18]
 8000e66:	4619      	mov	r1, r3
 8000e68:	201c      	movs	r0, #28
 8000e6a:	f000 f8c3 	bl	8000ff4 <RA8876_write_register>
	// 0x1D vertical non-display period 1 register leave
	RA8876_write_register(0x1D, VSYNC_non_display >> 8);
 8000e6e:	7cbb      	ldrb	r3, [r7, #18]
 8000e70:	121b      	asrs	r3, r3, #8
 8000e72:	b2db      	uxtb	r3, r3
 8000e74:	4619      	mov	r1, r3
 8000e76:	201d      	movs	r0, #29
 8000e78:	f000 f8bc 	bl	8000ff4 <RA8876_write_register>


	// 0x1E vertical VSYNC start position register leave
	uint8_t VST = 12;
 8000e7c:	230c      	movs	r3, #12
 8000e7e:	747b      	strb	r3, [r7, #17]
	uint8_t VSYNC_start_position = VST - 1;
 8000e80:	7c7b      	ldrb	r3, [r7, #17]
 8000e82:	3b01      	subs	r3, #1
 8000e84:	743b      	strb	r3, [r7, #16]
	RA8876_write_register(0x1E, VSYNC_start_position);
 8000e86:	7c3b      	ldrb	r3, [r7, #16]
 8000e88:	4619      	mov	r1, r3
 8000e8a:	201e      	movs	r0, #30
 8000e8c:	f000 f8b2 	bl	8000ff4 <RA8876_write_register>

	// 0x1F vertical pulse width register leave
	uint8_t VPW = 3;
 8000e90:	2303      	movs	r3, #3
 8000e92:	73fb      	strb	r3, [r7, #15]
	uint8_t VSYNC_pulse_width = VPW - 1;
 8000e94:	7bfb      	ldrb	r3, [r7, #15]
 8000e96:	3b01      	subs	r3, #1
 8000e98:	73bb      	strb	r3, [r7, #14]
	RA8876_write_register(0x1F, VSYNC_pulse_width);
 8000e9a:	7bbb      	ldrb	r3, [r7, #14]
 8000e9c:	4619      	mov	r1, r3
 8000e9e:	201f      	movs	r0, #31
 8000ea0:	f000 f8a8 	bl	8000ff4 <RA8876_write_register>

	// next up is the canvas configuration
	// 0x50 - 0x53 canvas start address 0 and 1
	RA8876_write_register(0x50, 0x00);
 8000ea4:	2100      	movs	r1, #0
 8000ea6:	2050      	movs	r0, #80	@ 0x50
 8000ea8:	f000 f8a4 	bl	8000ff4 <RA8876_write_register>
	RA8876_write_register(0x51, 0x00);
 8000eac:	2100      	movs	r1, #0
 8000eae:	2051      	movs	r0, #81	@ 0x51
 8000eb0:	f000 f8a0 	bl	8000ff4 <RA8876_write_register>
	RA8876_write_register(0x52, 0x00);
 8000eb4:	2100      	movs	r1, #0
 8000eb6:	2052      	movs	r0, #82	@ 0x52
 8000eb8:	f000 f89c 	bl	8000ff4 <RA8876_write_register>
	RA8876_write_register(0x53, 0x00);
 8000ebc:	2100      	movs	r1, #0
 8000ebe:	2053      	movs	r0, #83	@ 0x53
 8000ec0:	f000 f898 	bl	8000ff4 <RA8876_write_register>
	// i'll leave this at 0 (seems fine)

	// 0x54 canvas image width 0 and 1
	// it is in 4pixel resolutions? in 11 bits
	uint16_t canvas_width = RA8876_WIDTH;
 8000ec4:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 8000ec8:	81bb      	strh	r3, [r7, #12]

	// this vodoo was the problem
	uint8_t lower_six = (uint8_t) ((canvas_width & 0b0000000000111111) << 2);
 8000eca:	89bb      	ldrh	r3, [r7, #12]
 8000ecc:	b2db      	uxtb	r3, r3
 8000ece:	009b      	lsls	r3, r3, #2
 8000ed0:	72fb      	strb	r3, [r7, #11]
	uint8_t higher_five = (uint8_t) ((canvas_width & 0b0000011111000000) >> 6);
 8000ed2:	89bb      	ldrh	r3, [r7, #12]
 8000ed4:	119b      	asrs	r3, r3, #6
 8000ed6:	b2db      	uxtb	r3, r3
 8000ed8:	f003 031f 	and.w	r3, r3, #31
 8000edc:	72bb      	strb	r3, [r7, #10]

	low_byte = (uint8_t) (canvas_width & 0x00FF);
 8000ede:	89bb      	ldrh	r3, [r7, #12]
 8000ee0:	757b      	strb	r3, [r7, #21]
	high_byte = (uint8_t) (canvas_width >> 8);
 8000ee2:	89bb      	ldrh	r3, [r7, #12]
 8000ee4:	0a1b      	lsrs	r3, r3, #8
 8000ee6:	b29b      	uxth	r3, r3
 8000ee8:	753b      	strb	r3, [r7, #20]
	RA8876_write_register(0x54, low_byte);
 8000eea:	7d7b      	ldrb	r3, [r7, #21]
 8000eec:	4619      	mov	r1, r3
 8000eee:	2054      	movs	r0, #84	@ 0x54
 8000ef0:	f000 f880 	bl	8000ff4 <RA8876_write_register>
	RA8876_write_register(0x55, high_byte);
 8000ef4:	7d3b      	ldrb	r3, [r7, #20]
 8000ef6:	4619      	mov	r1, r3
 8000ef8:	2055      	movs	r0, #85	@ 0x55
 8000efa:	f000 f87b 	bl	8000ff4 <RA8876_write_register>

	// 0x56 0x57 active window upper left corner x leave as 0
	// 0x58 0x59 active window upper left corner y leave as 0

	// 0x5A 0x5B active window width 0 1
	uint16_t window_width = RA8876_WIDTH;
 8000efe:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 8000f02:	813b      	strh	r3, [r7, #8]
	low_byte = (uint8_t) (window_width & 0x00FF);
 8000f04:	893b      	ldrh	r3, [r7, #8]
 8000f06:	757b      	strb	r3, [r7, #21]
	high_byte = (uint8_t) (window_width >> 8);
 8000f08:	893b      	ldrh	r3, [r7, #8]
 8000f0a:	0a1b      	lsrs	r3, r3, #8
 8000f0c:	b29b      	uxth	r3, r3
 8000f0e:	753b      	strb	r3, [r7, #20]
	RA8876_write_register(0x5A, low_byte);
 8000f10:	7d7b      	ldrb	r3, [r7, #21]
 8000f12:	4619      	mov	r1, r3
 8000f14:	205a      	movs	r0, #90	@ 0x5a
 8000f16:	f000 f86d 	bl	8000ff4 <RA8876_write_register>
	RA8876_write_register(0x5B, high_byte);
 8000f1a:	7d3b      	ldrb	r3, [r7, #20]
 8000f1c:	4619      	mov	r1, r3
 8000f1e:	205b      	movs	r0, #91	@ 0x5b
 8000f20:	f000 f868 	bl	8000ff4 <RA8876_write_register>

	// 0x5C 0x5D active window height 0 1
	uint16_t window_height = RA8876_HEIGHT;
 8000f24:	f44f 7316 	mov.w	r3, #600	@ 0x258
 8000f28:	80fb      	strh	r3, [r7, #6]
	low_byte = (uint8_t) (window_height & 0x00FF);
 8000f2a:	88fb      	ldrh	r3, [r7, #6]
 8000f2c:	757b      	strb	r3, [r7, #21]
	high_byte = (uint8_t) (window_height >> 8);
 8000f2e:	88fb      	ldrh	r3, [r7, #6]
 8000f30:	0a1b      	lsrs	r3, r3, #8
 8000f32:	b29b      	uxth	r3, r3
 8000f34:	753b      	strb	r3, [r7, #20]
	RA8876_write_register(0x5C, low_byte);
 8000f36:	7d7b      	ldrb	r3, [r7, #21]
 8000f38:	4619      	mov	r1, r3
 8000f3a:	205c      	movs	r0, #92	@ 0x5c
 8000f3c:	f000 f85a 	bl	8000ff4 <RA8876_write_register>
	RA8876_write_register(0x5D, high_byte);
 8000f40:	7d3b      	ldrb	r3, [r7, #20]
 8000f42:	4619      	mov	r1, r3
 8000f44:	205d      	movs	r0, #93	@ 0x5d
 8000f46:	f000 f855 	bl	8000ff4 <RA8876_write_register>

	// color depth of canvas AND active window
	// 0000 0 0 01 -> 16 Bit
	RA8876_write_register(0x5E, 0x01);
 8000f4a:	2101      	movs	r1, #1
 8000f4c:	205e      	movs	r0, #94	@ 0x5e
 8000f4e:	f000 f851 	bl	8000ff4 <RA8876_write_register>
	RA8876_write_register(0x10, 0x04);
 8000f52:	2104      	movs	r1, #4
 8000f54:	2010      	movs	r0, #16
 8000f56:	f000 f84d 	bl	8000ff4 <RA8876_write_register>


	// 0x20 - 0x23 main image start address we leave at 0 for now
	RA8876_write_register(0x20, 0x00);
 8000f5a:	2100      	movs	r1, #0
 8000f5c:	2020      	movs	r0, #32
 8000f5e:	f000 f849 	bl	8000ff4 <RA8876_write_register>
	RA8876_write_register(0x21, 0x00);
 8000f62:	2100      	movs	r1, #0
 8000f64:	2021      	movs	r0, #33	@ 0x21
 8000f66:	f000 f845 	bl	8000ff4 <RA8876_write_register>
	RA8876_write_register(0x22, 0x00);
 8000f6a:	2100      	movs	r1, #0
 8000f6c:	2022      	movs	r0, #34	@ 0x22
 8000f6e:	f000 f841 	bl	8000ff4 <RA8876_write_register>
	RA8876_write_register(0x23, 0x00);
 8000f72:	2100      	movs	r1, #0
 8000f74:	2023      	movs	r0, #35	@ 0x23
 8000f76:	f000 f83d 	bl	8000ff4 <RA8876_write_register>

	//0x24 main image width 0 and 1
	window_width = RA8876_WIDTH;
 8000f7a:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 8000f7e:	813b      	strh	r3, [r7, #8]
	low_byte = (uint8_t) (window_width & 0x00FF);
 8000f80:	893b      	ldrh	r3, [r7, #8]
 8000f82:	757b      	strb	r3, [r7, #21]
	high_byte = (uint8_t) (window_width >> 8);
 8000f84:	893b      	ldrh	r3, [r7, #8]
 8000f86:	0a1b      	lsrs	r3, r3, #8
 8000f88:	b29b      	uxth	r3, r3
 8000f8a:	753b      	strb	r3, [r7, #20]
	RA8876_write_register(0x24, low_byte);
 8000f8c:	7d7b      	ldrb	r3, [r7, #21]
 8000f8e:	4619      	mov	r1, r3
 8000f90:	2024      	movs	r0, #36	@ 0x24
 8000f92:	f000 f82f 	bl	8000ff4 <RA8876_write_register>
	RA8876_write_register(0x25, high_byte);
 8000f96:	7d3b      	ldrb	r3, [r7, #20]
 8000f98:	4619      	mov	r1, r3
 8000f9a:	2025      	movs	r0, #37	@ 0x25
 8000f9c:	f000 f82a 	bl	8000ff4 <RA8876_write_register>
}
 8000fa0:	bf00      	nop
 8000fa2:	3720      	adds	r7, #32
 8000fa4:	46bd      	mov	sp, r7
 8000fa6:	bd80      	pop	{r7, pc}

08000fa8 <RA8876_PLL_init>:

void RA8876_PLL_init() {
 8000fa8:	b580      	push	{r7, lr}
 8000faa:	af00      	add	r7, sp, #0
	// copied for the most part from a library from gfcwfzkm
	// but i needed to use different divisors
	// core pll clock speed -> want
	RA8876_write_register(RA8876_PPLLC1, 0x06);
 8000fac:	2106      	movs	r1, #6
 8000fae:	2005      	movs	r0, #5
 8000fb0:	f000 f820 	bl	8000ff4 <RA8876_write_register>
	RA8876_write_register(RA8876_PPLLC2,
 8000fb4:	2127      	movs	r1, #39	@ 0x27
 8000fb6:	2006      	movs	r0, #6
 8000fb8:	f000 f81c 	bl	8000ff4 <RA8876_write_register>
			(RA8876_SCAN_FREQ * 8 / RA8876_OSC_FREQ) - 1);
	// dram frequency
	RA8876_write_register(RA8876_MPLLC1, 0x04);
 8000fbc:	2104      	movs	r1, #4
 8000fbe:	2007      	movs	r0, #7
 8000fc0:	f000 f818 	bl	8000ff4 <RA8876_write_register>
	RA8876_write_register(RA8876_MPLLC2,
 8000fc4:	2127      	movs	r1, #39	@ 0x27
 8000fc6:	2008      	movs	r0, #8
 8000fc8:	f000 f814 	bl	8000ff4 <RA8876_write_register>
			(RA8876_DRAM_FREQ * 4 / RA8876_OSC_FREQ) - 1);

	// SPLL
	RA8876_write_register(RA8876_SPLLC1, RA8876_SPLLC1_DIVK_1);
 8000fcc:	2104      	movs	r1, #4
 8000fce:	2009      	movs	r0, #9
 8000fd0:	f000 f810 	bl	8000ff4 <RA8876_write_register>
	RA8876_write_register(RA8876_SPLLC2,
 8000fd4:	2127      	movs	r1, #39	@ 0x27
 8000fd6:	200a      	movs	r0, #10
 8000fd8:	f000 f80c 	bl	8000ff4 <RA8876_write_register>
			(RA8876_CORE_FREQUENCY * 4 / RA8876_OSC_FREQ) - 1);

	HAL_Delay(2);
 8000fdc:	2002      	movs	r0, #2
 8000fde:	f002 fa4b 	bl	8003478 <HAL_Delay>
	RA8876_write_register(RA8876_CCR, 0x80);
 8000fe2:	2180      	movs	r1, #128	@ 0x80
 8000fe4:	2001      	movs	r0, #1
 8000fe6:	f000 f805 	bl	8000ff4 <RA8876_write_register>
	HAL_Delay(5);
 8000fea:	2005      	movs	r0, #5
 8000fec:	f002 fa44 	bl	8003478 <HAL_Delay>

}
 8000ff0:	bf00      	nop
 8000ff2:	bd80      	pop	{r7, pc}

08000ff4 <RA8876_write_register>:

void RA8876_write_register(uint8_t register_address, uint8_t data) {
 8000ff4:	b580      	push	{r7, lr}
 8000ff6:	b082      	sub	sp, #8
 8000ff8:	af00      	add	r7, sp, #0
 8000ffa:	4603      	mov	r3, r0
 8000ffc:	460a      	mov	r2, r1
 8000ffe:	71fb      	strb	r3, [r7, #7]
 8001000:	4613      	mov	r3, r2
 8001002:	71bb      	strb	r3, [r7, #6]
	// write data to a register
	HAL_GPIO_WritePin(display_CS_GPIO_Port, display_CS_Pin, GPIO_PIN_RESET);
 8001004:	2200      	movs	r2, #0
 8001006:	2140      	movs	r1, #64	@ 0x40
 8001008:	480a      	ldr	r0, [pc, #40]	@ (8001034 <RA8876_write_register+0x40>)
 800100a:	f002 fcd7 	bl	80039bc <HAL_GPIO_WritePin>
	RA8876_write(RA8876_COMMAND_WRITE, register_address);
 800100e:	79fb      	ldrb	r3, [r7, #7]
 8001010:	4619      	mov	r1, r3
 8001012:	2000      	movs	r0, #0
 8001014:	f7ff fe64 	bl	8000ce0 <RA8876_write>
	RA8876_write(RA8876_DATA_WRITE, data);
 8001018:	79bb      	ldrb	r3, [r7, #6]
 800101a:	4619      	mov	r1, r3
 800101c:	2080      	movs	r0, #128	@ 0x80
 800101e:	f7ff fe5f 	bl	8000ce0 <RA8876_write>
	HAL_GPIO_WritePin(display_CS_GPIO_Port, display_CS_Pin, GPIO_PIN_SET);
 8001022:	2201      	movs	r2, #1
 8001024:	2140      	movs	r1, #64	@ 0x40
 8001026:	4803      	ldr	r0, [pc, #12]	@ (8001034 <RA8876_write_register+0x40>)
 8001028:	f002 fcc8 	bl	80039bc <HAL_GPIO_WritePin>
}
 800102c:	bf00      	nop
 800102e:	3708      	adds	r7, #8
 8001030:	46bd      	mov	sp, r7
 8001032:	bd80      	pop	{r7, pc}
 8001034:	40021000 	.word	0x40021000

08001038 <RA8876_read_register>:
	HAL_SPI_Receive(&hspi5, &status, 1, 10);
	HAL_GPIO_WritePin(display_CS_GPIO_Port, display_CS_Pin, GPIO_PIN_SET);
	return (status);
}

uint8_t RA8876_read_register(uint8_t register_address) {
 8001038:	b580      	push	{r7, lr}
 800103a:	b088      	sub	sp, #32
 800103c:	af02      	add	r7, sp, #8
 800103e:	4603      	mov	r3, r0
 8001040:	71fb      	strb	r3, [r7, #7]
	uint8_t tx_buf[2];
	uint8_t rx_buf[2] = { 0, 0 };
 8001042:	2300      	movs	r3, #0
 8001044:	823b      	strh	r3, [r7, #16]

	uint8_t buf[2] = { RA8876_COMMAND_WRITE, register_address };
 8001046:	2300      	movs	r3, #0
 8001048:	733b      	strb	r3, [r7, #12]
 800104a:	79fb      	ldrb	r3, [r7, #7]
 800104c:	737b      	strb	r3, [r7, #13]
	HAL_GPIO_WritePin(display_CS_GPIO_Port, display_CS_Pin, GPIO_PIN_RESET);
 800104e:	2200      	movs	r2, #0
 8001050:	2140      	movs	r1, #64	@ 0x40
 8001052:	4817      	ldr	r0, [pc, #92]	@ (80010b0 <RA8876_read_register+0x78>)
 8001054:	f002 fcb2 	bl	80039bc <HAL_GPIO_WritePin>
	HAL_SPI_Transmit(&hspi5, buf, sizeof(buf), 10);
 8001058:	f107 010c 	add.w	r1, r7, #12
 800105c:	230a      	movs	r3, #10
 800105e:	2202      	movs	r2, #2
 8001060:	4814      	ldr	r0, [pc, #80]	@ (80010b4 <RA8876_read_register+0x7c>)
 8001062:	f003 fed0 	bl	8004e06 <HAL_SPI_Transmit>
	HAL_GPIO_WritePin(display_CS_GPIO_Port, display_CS_Pin, GPIO_PIN_SET);
 8001066:	2201      	movs	r2, #1
 8001068:	2140      	movs	r1, #64	@ 0x40
 800106a:	4811      	ldr	r0, [pc, #68]	@ (80010b0 <RA8876_read_register+0x78>)
 800106c:	f002 fca6 	bl	80039bc <HAL_GPIO_WritePin>
	HAL_Delay(1);
 8001070:	2001      	movs	r0, #1
 8001072:	f002 fa01 	bl	8003478 <HAL_Delay>
	HAL_GPIO_WritePin(display_CS_GPIO_Port, display_CS_Pin, GPIO_PIN_RESET);
 8001076:	2200      	movs	r2, #0
 8001078:	2140      	movs	r1, #64	@ 0x40
 800107a:	480d      	ldr	r0, [pc, #52]	@ (80010b0 <RA8876_read_register+0x78>)
 800107c:	f002 fc9e 	bl	80039bc <HAL_GPIO_WritePin>
	tx_buf[0] = 0xC0;
 8001080:	23c0      	movs	r3, #192	@ 0xc0
 8001082:	753b      	strb	r3, [r7, #20]
	tx_buf[1] = 0x00;
 8001084:	2300      	movs	r3, #0
 8001086:	757b      	strb	r3, [r7, #21]

	HAL_SPI_TransmitReceive(&hspi5, tx_buf, rx_buf, 2, 10);
 8001088:	f107 0210 	add.w	r2, r7, #16
 800108c:	f107 0114 	add.w	r1, r7, #20
 8001090:	230a      	movs	r3, #10
 8001092:	9300      	str	r3, [sp, #0]
 8001094:	2302      	movs	r3, #2
 8001096:	4807      	ldr	r0, [pc, #28]	@ (80010b4 <RA8876_read_register+0x7c>)
 8001098:	f003 fff9 	bl	800508e <HAL_SPI_TransmitReceive>
	HAL_GPIO_WritePin(display_CS_GPIO_Port, display_CS_Pin, GPIO_PIN_SET);
 800109c:	2201      	movs	r2, #1
 800109e:	2140      	movs	r1, #64	@ 0x40
 80010a0:	4803      	ldr	r0, [pc, #12]	@ (80010b0 <RA8876_read_register+0x78>)
 80010a2:	f002 fc8b 	bl	80039bc <HAL_GPIO_WritePin>

	return rx_buf[1];
 80010a6:	7c7b      	ldrb	r3, [r7, #17]
}		
 80010a8:	4618      	mov	r0, r3
 80010aa:	3718      	adds	r7, #24
 80010ac:	46bd      	mov	sp, r7
 80010ae:	bd80      	pop	{r7, pc}
 80010b0:	40021000 	.word	0x40021000
 80010b4:	20008150 	.word	0x20008150

080010b8 <RA8876_set_mode>:

void RA8876_set_mode(enum RA8876_dispMode text_mode) {
 80010b8:	b580      	push	{r7, lr}
 80010ba:	b084      	sub	sp, #16
 80010bc:	af00      	add	r7, sp, #0
 80010be:	4603      	mov	r3, r0
 80010c0:	71fb      	strb	r3, [r7, #7]
	// Activate Text Mode
	uint8_t reg_temp;
	reg_temp = RA8876_read_register(RA8876_ICR);
 80010c2:	2003      	movs	r0, #3
 80010c4:	f7ff ffb8 	bl	8001038 <RA8876_read_register>
 80010c8:	4603      	mov	r3, r0
 80010ca:	73fb      	strb	r3, [r7, #15]
	if (text_mode) {
 80010cc:	79fb      	ldrb	r3, [r7, #7]
 80010ce:	2b00      	cmp	r3, #0
 80010d0:	d004      	beq.n	80010dc <RA8876_set_mode+0x24>
		reg_temp |= RA8876_ICR_TEXT_MODE_EN;
 80010d2:	7bfb      	ldrb	r3, [r7, #15]
 80010d4:	f043 0304 	orr.w	r3, r3, #4
 80010d8:	73fb      	strb	r3, [r7, #15]
 80010da:	e003      	b.n	80010e4 <RA8876_set_mode+0x2c>
	} else {
		reg_temp &= ~RA8876_ICR_TEXT_MODE_EN;
 80010dc:	7bfb      	ldrb	r3, [r7, #15]
 80010de:	f023 0304 	bic.w	r3, r3, #4
 80010e2:	73fb      	strb	r3, [r7, #15]
	}

	RA8876_write_register(RA8876_ICR, reg_temp);
 80010e4:	7bfb      	ldrb	r3, [r7, #15]
 80010e6:	4619      	mov	r1, r3
 80010e8:	2003      	movs	r0, #3
 80010ea:	f7ff ff83 	bl	8000ff4 <RA8876_write_register>
	_text_mode = text_mode;
 80010ee:	4a03      	ldr	r2, [pc, #12]	@ (80010fc <RA8876_set_mode+0x44>)
 80010f0:	79fb      	ldrb	r3, [r7, #7]
 80010f2:	7013      	strb	r3, [r2, #0]
}
 80010f4:	bf00      	nop
 80010f6:	3710      	adds	r7, #16
 80010f8:	46bd      	mov	sp, r7
 80010fa:	bd80      	pop	{r7, pc}
 80010fc:	20000089 	.word	0x20000089

08001100 <RA8876_display_on>:


void RA8876_display_on() {
 8001100:	b580      	push	{r7, lr}
 8001102:	b082      	sub	sp, #8
 8001104:	af00      	add	r7, sp, #0
	uint8_t content = RA8876_read_register(0x12);
 8001106:	2012      	movs	r0, #18
 8001108:	f7ff ff96 	bl	8001038 <RA8876_read_register>
 800110c:	4603      	mov	r3, r0
 800110e:	71fb      	strb	r3, [r7, #7]
	content |= 0x40;
 8001110:	79fb      	ldrb	r3, [r7, #7]
 8001112:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8001116:	71fb      	strb	r3, [r7, #7]
	RA8876_write_register(0x12, content);
 8001118:	79fb      	ldrb	r3, [r7, #7]
 800111a:	4619      	mov	r1, r3
 800111c:	2012      	movs	r0, #18
 800111e:	f7ff ff69 	bl	8000ff4 <RA8876_write_register>
}
 8001122:	bf00      	nop
 8001124:	3708      	adds	r7, #8
 8001126:	46bd      	mov	sp, r7
 8001128:	bd80      	pop	{r7, pc}

0800112a <RA8876_set_point_1_and_2>:
void RA8876_color_bar_test_off() {
	RA8876_display_on();
}

void RA8876_set_point_1_and_2(uint16_t x_start, uint16_t y_start,
		uint16_t x_end, uint16_t y_end) {
 800112a:	b590      	push	{r4, r7, lr}
 800112c:	b085      	sub	sp, #20
 800112e:	af00      	add	r7, sp, #0
 8001130:	4604      	mov	r4, r0
 8001132:	4608      	mov	r0, r1
 8001134:	4611      	mov	r1, r2
 8001136:	461a      	mov	r2, r3
 8001138:	4623      	mov	r3, r4
 800113a:	80fb      	strh	r3, [r7, #6]
 800113c:	4603      	mov	r3, r0
 800113e:	80bb      	strh	r3, [r7, #4]
 8001140:	460b      	mov	r3, r1
 8001142:	807b      	strh	r3, [r7, #2]
 8001144:	4613      	mov	r3, r2
 8001146:	803b      	strh	r3, [r7, #0]
	// set the points of Line Square Triangle
	// for triangle you also need to set point 3
	// 12 Bit in total
	uint8_t low_byte = (uint8_t) (x_start & 0x00FF);
 8001148:	88fb      	ldrh	r3, [r7, #6]
 800114a:	73fb      	strb	r3, [r7, #15]
	uint8_t high_byte = (uint8_t) (x_start >> 8);
 800114c:	88fb      	ldrh	r3, [r7, #6]
 800114e:	0a1b      	lsrs	r3, r3, #8
 8001150:	b29b      	uxth	r3, r3
 8001152:	73bb      	strb	r3, [r7, #14]
	RA8876_write_register(RA8876_DLHSR0, low_byte);
 8001154:	7bfb      	ldrb	r3, [r7, #15]
 8001156:	4619      	mov	r1, r3
 8001158:	2068      	movs	r0, #104	@ 0x68
 800115a:	f7ff ff4b 	bl	8000ff4 <RA8876_write_register>
	RA8876_write_register(RA8876_DLHSR1, high_byte);
 800115e:	7bbb      	ldrb	r3, [r7, #14]
 8001160:	4619      	mov	r1, r3
 8001162:	2069      	movs	r0, #105	@ 0x69
 8001164:	f7ff ff46 	bl	8000ff4 <RA8876_write_register>
	low_byte = (uint8_t) (y_start & 0x00FF);
 8001168:	88bb      	ldrh	r3, [r7, #4]
 800116a:	73fb      	strb	r3, [r7, #15]
	high_byte = (uint8_t) (y_start >> 8);
 800116c:	88bb      	ldrh	r3, [r7, #4]
 800116e:	0a1b      	lsrs	r3, r3, #8
 8001170:	b29b      	uxth	r3, r3
 8001172:	73bb      	strb	r3, [r7, #14]
	RA8876_write_register(RA8876_DLVSR0, low_byte);
 8001174:	7bfb      	ldrb	r3, [r7, #15]
 8001176:	4619      	mov	r1, r3
 8001178:	206a      	movs	r0, #106	@ 0x6a
 800117a:	f7ff ff3b 	bl	8000ff4 <RA8876_write_register>
	RA8876_write_register(RA8876_DLVSR1, high_byte);
 800117e:	7bbb      	ldrb	r3, [r7, #14]
 8001180:	4619      	mov	r1, r3
 8001182:	206b      	movs	r0, #107	@ 0x6b
 8001184:	f7ff ff36 	bl	8000ff4 <RA8876_write_register>
	// end point
	low_byte = (uint8_t) (x_end & 0x00FF);
 8001188:	887b      	ldrh	r3, [r7, #2]
 800118a:	73fb      	strb	r3, [r7, #15]
	high_byte = (uint8_t) (x_end >> 8);
 800118c:	887b      	ldrh	r3, [r7, #2]
 800118e:	0a1b      	lsrs	r3, r3, #8
 8001190:	b29b      	uxth	r3, r3
 8001192:	73bb      	strb	r3, [r7, #14]
	RA8876_write_register(RA8876_DLHER0, low_byte);
 8001194:	7bfb      	ldrb	r3, [r7, #15]
 8001196:	4619      	mov	r1, r3
 8001198:	206c      	movs	r0, #108	@ 0x6c
 800119a:	f7ff ff2b 	bl	8000ff4 <RA8876_write_register>
	RA8876_write_register(RA8876_DLHER1, high_byte);
 800119e:	7bbb      	ldrb	r3, [r7, #14]
 80011a0:	4619      	mov	r1, r3
 80011a2:	206d      	movs	r0, #109	@ 0x6d
 80011a4:	f7ff ff26 	bl	8000ff4 <RA8876_write_register>
	low_byte = (uint8_t) (y_end & 0x00FF);
 80011a8:	883b      	ldrh	r3, [r7, #0]
 80011aa:	73fb      	strb	r3, [r7, #15]
	high_byte = (uint8_t) (y_end >> 8);
 80011ac:	883b      	ldrh	r3, [r7, #0]
 80011ae:	0a1b      	lsrs	r3, r3, #8
 80011b0:	b29b      	uxth	r3, r3
 80011b2:	73bb      	strb	r3, [r7, #14]
	RA8876_write_register(RA8876_DLVER0, low_byte);
 80011b4:	7bfb      	ldrb	r3, [r7, #15]
 80011b6:	4619      	mov	r1, r3
 80011b8:	206e      	movs	r0, #110	@ 0x6e
 80011ba:	f7ff ff1b 	bl	8000ff4 <RA8876_write_register>
	RA8876_write_register(RA8876_DLVER1, high_byte);
 80011be:	7bbb      	ldrb	r3, [r7, #14]
 80011c0:	4619      	mov	r1, r3
 80011c2:	206f      	movs	r0, #111	@ 0x6f
 80011c4:	f7ff ff16 	bl	8000ff4 <RA8876_write_register>
}
 80011c8:	bf00      	nop
 80011ca:	3714      	adds	r7, #20
 80011cc:	46bd      	mov	sp, r7
 80011ce:	bd90      	pop	{r4, r7, pc}

080011d0 <RA8876_clear_screen>:
void RA8876_clear_screen() {
 80011d0:	b580      	push	{r7, lr}
 80011d2:	b082      	sub	sp, #8
 80011d4:	af02      	add	r7, sp, #8
	RA8876_draw_rectangle(0, 0, RA8876_WIDTH, RA8876_HEIGHT,
 80011d6:	2301      	movs	r3, #1
 80011d8:	9301      	str	r3, [sp, #4]
 80011da:	f642 0341 	movw	r3, #10305	@ 0x2841
 80011de:	9300      	str	r3, [sp, #0]
 80011e0:	f44f 7316 	mov.w	r3, #600	@ 0x258
 80011e4:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 80011e8:	2100      	movs	r1, #0
 80011ea:	2000      	movs	r0, #0
 80011ec:	f000 f91e 	bl	800142c <RA8876_draw_rectangle>
			RA8876_BACKGROUND_PRIMARY_COLOR, 1);
}
 80011f0:	bf00      	nop
 80011f2:	46bd      	mov	sp, r7
 80011f4:	bd80      	pop	{r7, pc}
	...

080011f8 <RA8876_draw_circle>:
void RA8876_draw_circle(uint16_t x_start, uint16_t y_start,
		uint16_t major_radius, uint16_t color, uint8_t filled) {
 80011f8:	b590      	push	{r4, r7, lr}
 80011fa:	b085      	sub	sp, #20
 80011fc:	af00      	add	r7, sp, #0
 80011fe:	4604      	mov	r4, r0
 8001200:	4608      	mov	r0, r1
 8001202:	4611      	mov	r1, r2
 8001204:	461a      	mov	r2, r3
 8001206:	4623      	mov	r3, r4
 8001208:	80fb      	strh	r3, [r7, #6]
 800120a:	4603      	mov	r3, r0
 800120c:	80bb      	strh	r3, [r7, #4]
 800120e:	460b      	mov	r3, r1
 8001210:	807b      	strh	r3, [r7, #2]
 8001212:	4613      	mov	r3, r2
 8001214:	803b      	strh	r3, [r7, #0]
	if (_text_mode)
 8001216:	4b30      	ldr	r3, [pc, #192]	@ (80012d8 <RA8876_draw_circle+0xe0>)
 8001218:	781b      	ldrb	r3, [r3, #0]
 800121a:	2b00      	cmp	r3, #0
 800121c:	d002      	beq.n	8001224 <RA8876_draw_circle+0x2c>
		RA8876_set_mode(GRAPHMODE);
 800121e:	2000      	movs	r0, #0
 8001220:	f7ff ff4a 	bl	80010b8 <RA8876_set_mode>

	// 0x7B 0x7C 0x7D 0x7E set the center of the circle
	uint8_t low_byte = (uint8_t) (x_start & 0x00FF);
 8001224:	88fb      	ldrh	r3, [r7, #6]
 8001226:	73fb      	strb	r3, [r7, #15]
	uint8_t high_byte = (uint8_t) (x_start >> 8);
 8001228:	88fb      	ldrh	r3, [r7, #6]
 800122a:	0a1b      	lsrs	r3, r3, #8
 800122c:	b29b      	uxth	r3, r3
 800122e:	73bb      	strb	r3, [r7, #14]
	RA8876_write_register(0x7B, low_byte);
 8001230:	7bfb      	ldrb	r3, [r7, #15]
 8001232:	4619      	mov	r1, r3
 8001234:	207b      	movs	r0, #123	@ 0x7b
 8001236:	f7ff fedd 	bl	8000ff4 <RA8876_write_register>
	RA8876_write_register(0x7C, high_byte);
 800123a:	7bbb      	ldrb	r3, [r7, #14]
 800123c:	4619      	mov	r1, r3
 800123e:	207c      	movs	r0, #124	@ 0x7c
 8001240:	f7ff fed8 	bl	8000ff4 <RA8876_write_register>
	low_byte = (uint8_t) (y_start & 0x00FF);
 8001244:	88bb      	ldrh	r3, [r7, #4]
 8001246:	73fb      	strb	r3, [r7, #15]
	high_byte = (uint8_t) (y_start >> 8);
 8001248:	88bb      	ldrh	r3, [r7, #4]
 800124a:	0a1b      	lsrs	r3, r3, #8
 800124c:	b29b      	uxth	r3, r3
 800124e:	73bb      	strb	r3, [r7, #14]
	RA8876_write_register(0x7D, low_byte);
 8001250:	7bfb      	ldrb	r3, [r7, #15]
 8001252:	4619      	mov	r1, r3
 8001254:	207d      	movs	r0, #125	@ 0x7d
 8001256:	f7ff fecd 	bl	8000ff4 <RA8876_write_register>
	RA8876_write_register(0x7E, high_byte);
 800125a:	7bbb      	ldrb	r3, [r7, #14]
 800125c:	4619      	mov	r1, r3
 800125e:	207e      	movs	r0, #126	@ 0x7e
 8001260:	f7ff fec8 	bl	8000ff4 <RA8876_write_register>

	// 0x77 0x78 0x79 0x7A set major and minor radius
	RA8876_write_register(0x77, major_radius);
 8001264:	887b      	ldrh	r3, [r7, #2]
 8001266:	b2db      	uxtb	r3, r3
 8001268:	4619      	mov	r1, r3
 800126a:	2077      	movs	r0, #119	@ 0x77
 800126c:	f7ff fec2 	bl	8000ff4 <RA8876_write_register>
	RA8876_write_register(0x78, major_radius >> 8);
 8001270:	887b      	ldrh	r3, [r7, #2]
 8001272:	0a1b      	lsrs	r3, r3, #8
 8001274:	b29b      	uxth	r3, r3
 8001276:	b2db      	uxtb	r3, r3
 8001278:	4619      	mov	r1, r3
 800127a:	2078      	movs	r0, #120	@ 0x78
 800127c:	f7ff feba 	bl	8000ff4 <RA8876_write_register>
	RA8876_write_register(0x79, major_radius);
 8001280:	887b      	ldrh	r3, [r7, #2]
 8001282:	b2db      	uxtb	r3, r3
 8001284:	4619      	mov	r1, r3
 8001286:	2079      	movs	r0, #121	@ 0x79
 8001288:	f7ff feb4 	bl	8000ff4 <RA8876_write_register>
	RA8876_write_register(0x7A, major_radius >> 8);
 800128c:	887b      	ldrh	r3, [r7, #2]
 800128e:	0a1b      	lsrs	r3, r3, #8
 8001290:	b29b      	uxth	r3, r3
 8001292:	b2db      	uxtb	r3, r3
 8001294:	4619      	mov	r1, r3
 8001296:	207a      	movs	r0, #122	@ 0x7a
 8001298:	f7ff feac 	bl	8000ff4 <RA8876_write_register>

	RA8876_set_foreground_color(color);
 800129c:	883b      	ldrh	r3, [r7, #0]
 800129e:	4618      	mov	r0, r3
 80012a0:	f000 f900 	bl	80014a4 <RA8876_set_foreground_color>
	// draw 0x76
	// bit5= 0 bit4= 0 bit6 is fill bit7 is start!
	// 11 00 0000 = 0xB0 or 0x80 for not fill
	if (filled) {
 80012a4:	f897 3020 	ldrb.w	r3, [r7, #32]
 80012a8:	2b00      	cmp	r3, #0
 80012aa:	d004      	beq.n	80012b6 <RA8876_draw_circle+0xbe>
		RA8876_write_register(0x76, 0xC0);
 80012ac:	21c0      	movs	r1, #192	@ 0xc0
 80012ae:	2076      	movs	r0, #118	@ 0x76
 80012b0:	f7ff fea0 	bl	8000ff4 <RA8876_write_register>
 80012b4:	e003      	b.n	80012be <RA8876_draw_circle+0xc6>
	} else {
		RA8876_write_register(0x76, 0x80);
 80012b6:	2180      	movs	r1, #128	@ 0x80
 80012b8:	2076      	movs	r0, #118	@ 0x76
 80012ba:	f7ff fe9b 	bl	8000ff4 <RA8876_write_register>

	}
	// Wait until drawing is done
	while (RA8876_read_register(0x76) & 0x80) {
 80012be:	bf00      	nop
 80012c0:	2076      	movs	r0, #118	@ 0x76
 80012c2:	f7ff feb9 	bl	8001038 <RA8876_read_register>
 80012c6:	4603      	mov	r3, r0
 80012c8:	b25b      	sxtb	r3, r3
 80012ca:	2b00      	cmp	r3, #0
 80012cc:	dbf8      	blt.n	80012c0 <RA8876_draw_circle+0xc8>
	}
}
 80012ce:	bf00      	nop
 80012d0:	bf00      	nop
 80012d2:	3714      	adds	r7, #20
 80012d4:	46bd      	mov	sp, r7
 80012d6:	bd90      	pop	{r4, r7, pc}
 80012d8:	20000089 	.word	0x20000089

080012dc <RA8876_draw_diamond>:
void RA8876_draw_diamond(uint16_t x_center, uint16_t y_center, uint16_t height,
		uint16_t width, uint16_t color, uint16_t filled) {
 80012dc:	b590      	push	{r4, r7, lr}
 80012de:	b089      	sub	sp, #36	@ 0x24
 80012e0:	af04      	add	r7, sp, #16
 80012e2:	4604      	mov	r4, r0
 80012e4:	4608      	mov	r0, r1
 80012e6:	4611      	mov	r1, r2
 80012e8:	461a      	mov	r2, r3
 80012ea:	4623      	mov	r3, r4
 80012ec:	80fb      	strh	r3, [r7, #6]
 80012ee:	4603      	mov	r3, r0
 80012f0:	80bb      	strh	r3, [r7, #4]
 80012f2:	460b      	mov	r3, r1
 80012f4:	807b      	strh	r3, [r7, #2]
 80012f6:	4613      	mov	r3, r2
 80012f8:	803b      	strh	r3, [r7, #0]
	// build a diamond made up of two triangles
	// height is the complete height, same with width
	uint16_t y_1 = y_center - (height / 2);
 80012fa:	887b      	ldrh	r3, [r7, #2]
 80012fc:	085b      	lsrs	r3, r3, #1
 80012fe:	b29b      	uxth	r3, r3
 8001300:	88ba      	ldrh	r2, [r7, #4]
 8001302:	1ad3      	subs	r3, r2, r3
 8001304:	81fb      	strh	r3, [r7, #14]
	uint16_t y_2 = y_center + (height / 2);
 8001306:	887b      	ldrh	r3, [r7, #2]
 8001308:	085b      	lsrs	r3, r3, #1
 800130a:	b29a      	uxth	r2, r3
 800130c:	88bb      	ldrh	r3, [r7, #4]
 800130e:	4413      	add	r3, r2
 8001310:	81bb      	strh	r3, [r7, #12]
	uint16_t x_2 = x_center - (width / 2);
 8001312:	883b      	ldrh	r3, [r7, #0]
 8001314:	085b      	lsrs	r3, r3, #1
 8001316:	b29b      	uxth	r3, r3
 8001318:	88fa      	ldrh	r2, [r7, #6]
 800131a:	1ad3      	subs	r3, r2, r3
 800131c:	817b      	strh	r3, [r7, #10]
	uint16_t x_3 = x_center + (width / 2);
 800131e:	883b      	ldrh	r3, [r7, #0]
 8001320:	085b      	lsrs	r3, r3, #1
 8001322:	b29a      	uxth	r2, r3
 8001324:	88fb      	ldrh	r3, [r7, #6]
 8001326:	4413      	add	r3, r2
 8001328:	813b      	strh	r3, [r7, #8]
	// upper triangle
	RA8876_draw_triangle(x_center, y_1, x_2, y_center, x_3, y_center, color,
 800132a:	8cbb      	ldrh	r3, [r7, #36]	@ 0x24
 800132c:	b2db      	uxtb	r3, r3
 800132e:	88bc      	ldrh	r4, [r7, #4]
 8001330:	897a      	ldrh	r2, [r7, #10]
 8001332:	89f9      	ldrh	r1, [r7, #14]
 8001334:	88f8      	ldrh	r0, [r7, #6]
 8001336:	9303      	str	r3, [sp, #12]
 8001338:	8c3b      	ldrh	r3, [r7, #32]
 800133a:	9302      	str	r3, [sp, #8]
 800133c:	88bb      	ldrh	r3, [r7, #4]
 800133e:	9301      	str	r3, [sp, #4]
 8001340:	893b      	ldrh	r3, [r7, #8]
 8001342:	9300      	str	r3, [sp, #0]
 8001344:	4623      	mov	r3, r4
 8001346:	f000 f815 	bl	8001374 <RA8876_draw_triangle>
			filled);
	RA8876_draw_triangle(x_2, y_center, x_center, y_2, x_3, y_center, color,
 800134a:	8cbb      	ldrh	r3, [r7, #36]	@ 0x24
 800134c:	b2db      	uxtb	r3, r3
 800134e:	89bc      	ldrh	r4, [r7, #12]
 8001350:	88fa      	ldrh	r2, [r7, #6]
 8001352:	88b9      	ldrh	r1, [r7, #4]
 8001354:	8978      	ldrh	r0, [r7, #10]
 8001356:	9303      	str	r3, [sp, #12]
 8001358:	8c3b      	ldrh	r3, [r7, #32]
 800135a:	9302      	str	r3, [sp, #8]
 800135c:	88bb      	ldrh	r3, [r7, #4]
 800135e:	9301      	str	r3, [sp, #4]
 8001360:	893b      	ldrh	r3, [r7, #8]
 8001362:	9300      	str	r3, [sp, #0]
 8001364:	4623      	mov	r3, r4
 8001366:	f000 f805 	bl	8001374 <RA8876_draw_triangle>
			filled);
}
 800136a:	bf00      	nop
 800136c:	3714      	adds	r7, #20
 800136e:	46bd      	mov	sp, r7
 8001370:	bd90      	pop	{r4, r7, pc}
	...

08001374 <RA8876_draw_triangle>:

void RA8876_draw_triangle(uint16_t x_1, uint16_t y_1, uint16_t x_2,
		uint16_t y_2, uint16_t x_3, uint16_t y_3, uint16_t color,
		uint8_t filled) {
 8001374:	b590      	push	{r4, r7, lr}
 8001376:	b085      	sub	sp, #20
 8001378:	af00      	add	r7, sp, #0
 800137a:	4604      	mov	r4, r0
 800137c:	4608      	mov	r0, r1
 800137e:	4611      	mov	r1, r2
 8001380:	461a      	mov	r2, r3
 8001382:	4623      	mov	r3, r4
 8001384:	80fb      	strh	r3, [r7, #6]
 8001386:	4603      	mov	r3, r0
 8001388:	80bb      	strh	r3, [r7, #4]
 800138a:	460b      	mov	r3, r1
 800138c:	807b      	strh	r3, [r7, #2]
 800138e:	4613      	mov	r3, r2
 8001390:	803b      	strh	r3, [r7, #0]
	if (_text_mode)
 8001392:	4b25      	ldr	r3, [pc, #148]	@ (8001428 <RA8876_draw_triangle+0xb4>)
 8001394:	781b      	ldrb	r3, [r3, #0]
 8001396:	2b00      	cmp	r3, #0
 8001398:	d002      	beq.n	80013a0 <RA8876_draw_triangle+0x2c>
		RA8876_set_mode(GRAPHMODE);
 800139a:	2000      	movs	r0, #0
 800139c:	f7ff fe8c 	bl	80010b8 <RA8876_set_mode>

	RA8876_set_point_1_and_2(x_1, y_1, x_2, y_2);
 80013a0:	883b      	ldrh	r3, [r7, #0]
 80013a2:	887a      	ldrh	r2, [r7, #2]
 80013a4:	88b9      	ldrh	r1, [r7, #4]
 80013a6:	88f8      	ldrh	r0, [r7, #6]
 80013a8:	f7ff febf 	bl	800112a <RA8876_set_point_1_and_2>
	// 0x70 0x71 0x72 0x73 point 3 of triangle
	uint8_t low_byte = (uint8_t) (x_3 & 0x00FF);
 80013ac:	8c3b      	ldrh	r3, [r7, #32]
 80013ae:	73fb      	strb	r3, [r7, #15]
	uint8_t high_byte = (uint8_t) (x_3 >> 8);
 80013b0:	8c3b      	ldrh	r3, [r7, #32]
 80013b2:	0a1b      	lsrs	r3, r3, #8
 80013b4:	b29b      	uxth	r3, r3
 80013b6:	73bb      	strb	r3, [r7, #14]
	RA8876_write_register(0x70, low_byte);
 80013b8:	7bfb      	ldrb	r3, [r7, #15]
 80013ba:	4619      	mov	r1, r3
 80013bc:	2070      	movs	r0, #112	@ 0x70
 80013be:	f7ff fe19 	bl	8000ff4 <RA8876_write_register>
	RA8876_write_register(0x71, high_byte);
 80013c2:	7bbb      	ldrb	r3, [r7, #14]
 80013c4:	4619      	mov	r1, r3
 80013c6:	2071      	movs	r0, #113	@ 0x71
 80013c8:	f7ff fe14 	bl	8000ff4 <RA8876_write_register>
	low_byte = (uint8_t) (y_3 & 0x00FF);
 80013cc:	8cbb      	ldrh	r3, [r7, #36]	@ 0x24
 80013ce:	73fb      	strb	r3, [r7, #15]
	high_byte = (uint8_t) (y_3 >> 8);
 80013d0:	8cbb      	ldrh	r3, [r7, #36]	@ 0x24
 80013d2:	0a1b      	lsrs	r3, r3, #8
 80013d4:	b29b      	uxth	r3, r3
 80013d6:	73bb      	strb	r3, [r7, #14]
	RA8876_write_register(0x72, low_byte);
 80013d8:	7bfb      	ldrb	r3, [r7, #15]
 80013da:	4619      	mov	r1, r3
 80013dc:	2072      	movs	r0, #114	@ 0x72
 80013de:	f7ff fe09 	bl	8000ff4 <RA8876_write_register>
	RA8876_write_register(0x73, high_byte);
 80013e2:	7bbb      	ldrb	r3, [r7, #14]
 80013e4:	4619      	mov	r1, r3
 80013e6:	2073      	movs	r0, #115	@ 0x73
 80013e8:	f7ff fe04 	bl	8000ff4 <RA8876_write_register>
	RA8876_set_foreground_color(color);
 80013ec:	8d3b      	ldrh	r3, [r7, #40]	@ 0x28
 80013ee:	4618      	mov	r0, r3
 80013f0:	f000 f858 	bl	80014a4 <RA8876_set_foreground_color>

	// on triangle fill is Bit 5
	// 1 0 1 000 10
	if (filled) {
 80013f4:	f897 302c 	ldrb.w	r3, [r7, #44]	@ 0x2c
 80013f8:	2b00      	cmp	r3, #0
 80013fa:	d004      	beq.n	8001406 <RA8876_draw_triangle+0x92>
		RA8876_write_register(0x67, 0xA2);
 80013fc:	21a2      	movs	r1, #162	@ 0xa2
 80013fe:	2067      	movs	r0, #103	@ 0x67
 8001400:	f7ff fdf8 	bl	8000ff4 <RA8876_write_register>
 8001404:	e003      	b.n	800140e <RA8876_draw_triangle+0x9a>
	} else {
		RA8876_write_register(0x67, 0x82);
 8001406:	2182      	movs	r1, #130	@ 0x82
 8001408:	2067      	movs	r0, #103	@ 0x67
 800140a:	f7ff fdf3 	bl	8000ff4 <RA8876_write_register>

	}
	while (RA8876_read_register(0x67) & 0x80) {
 800140e:	bf00      	nop
 8001410:	2067      	movs	r0, #103	@ 0x67
 8001412:	f7ff fe11 	bl	8001038 <RA8876_read_register>
 8001416:	4603      	mov	r3, r0
 8001418:	b25b      	sxtb	r3, r3
 800141a:	2b00      	cmp	r3, #0
 800141c:	dbf8      	blt.n	8001410 <RA8876_draw_triangle+0x9c>
	}
}
 800141e:	bf00      	nop
 8001420:	bf00      	nop
 8001422:	3714      	adds	r7, #20
 8001424:	46bd      	mov	sp, r7
 8001426:	bd90      	pop	{r4, r7, pc}
 8001428:	20000089 	.word	0x20000089

0800142c <RA8876_draw_rectangle>:
void RA8876_draw_rectangle(uint16_t x_start, uint16_t y_start, uint16_t x_end,
		uint16_t y_end,
		uint16_t color, uint8_t filled) {
 800142c:	b590      	push	{r4, r7, lr}
 800142e:	b083      	sub	sp, #12
 8001430:	af00      	add	r7, sp, #0
 8001432:	4604      	mov	r4, r0
 8001434:	4608      	mov	r0, r1
 8001436:	4611      	mov	r1, r2
 8001438:	461a      	mov	r2, r3
 800143a:	4623      	mov	r3, r4
 800143c:	80fb      	strh	r3, [r7, #6]
 800143e:	4603      	mov	r3, r0
 8001440:	80bb      	strh	r3, [r7, #4]
 8001442:	460b      	mov	r3, r1
 8001444:	807b      	strh	r3, [r7, #2]
 8001446:	4613      	mov	r3, r2
 8001448:	803b      	strh	r3, [r7, #0]

	if (_text_mode)
 800144a:	4b15      	ldr	r3, [pc, #84]	@ (80014a0 <RA8876_draw_rectangle+0x74>)
 800144c:	781b      	ldrb	r3, [r3, #0]
 800144e:	2b00      	cmp	r3, #0
 8001450:	d002      	beq.n	8001458 <RA8876_draw_rectangle+0x2c>
		RA8876_set_mode(GRAPHMODE);
 8001452:	2000      	movs	r0, #0
 8001454:	f7ff fe30 	bl	80010b8 <RA8876_set_mode>

	RA8876_set_point_1_and_2(x_start, y_start, x_end, y_end);
 8001458:	883b      	ldrh	r3, [r7, #0]
 800145a:	887a      	ldrh	r2, [r7, #2]
 800145c:	88b9      	ldrh	r1, [r7, #4]
 800145e:	88f8      	ldrh	r0, [r7, #6]
 8001460:	f7ff fe63 	bl	800112a <RA8876_set_point_1_and_2>
	RA8876_set_foreground_color(color);
 8001464:	8b3b      	ldrh	r3, [r7, #24]
 8001466:	4618      	mov	r0, r3
 8001468:	f000 f81c 	bl	80014a4 <RA8876_set_foreground_color>

	// draw 0x76
	// bit5= 1 bit4= 0 bit6 is fill bit7 is start!
	// 11 10 0000 = 0xE0 or 0xA0 for not fill
	if (filled) {
 800146c:	7f3b      	ldrb	r3, [r7, #28]
 800146e:	2b00      	cmp	r3, #0
 8001470:	d004      	beq.n	800147c <RA8876_draw_rectangle+0x50>
	RA8876_write_register(0x76, 0xE0);
 8001472:	21e0      	movs	r1, #224	@ 0xe0
 8001474:	2076      	movs	r0, #118	@ 0x76
 8001476:	f7ff fdbd 	bl	8000ff4 <RA8876_write_register>
 800147a:	e003      	b.n	8001484 <RA8876_draw_rectangle+0x58>
	} else {
		RA8876_write_register(0x76, 0xA0);
 800147c:	21a0      	movs	r1, #160	@ 0xa0
 800147e:	2076      	movs	r0, #118	@ 0x76
 8001480:	f7ff fdb8 	bl	8000ff4 <RA8876_write_register>

	}
	// Wait until drawing is done
	while (RA8876_read_register(0x76) & 0x80) {
 8001484:	bf00      	nop
 8001486:	2076      	movs	r0, #118	@ 0x76
 8001488:	f7ff fdd6 	bl	8001038 <RA8876_read_register>
 800148c:	4603      	mov	r3, r0
 800148e:	b25b      	sxtb	r3, r3
 8001490:	2b00      	cmp	r3, #0
 8001492:	dbf8      	blt.n	8001486 <RA8876_draw_rectangle+0x5a>
	}
}
 8001494:	bf00      	nop
 8001496:	bf00      	nop
 8001498:	370c      	adds	r7, #12
 800149a:	46bd      	mov	sp, r7
 800149c:	bd90      	pop	{r4, r7, pc}
 800149e:	bf00      	nop
 80014a0:	20000089 	.word	0x20000089

080014a4 <RA8876_set_foreground_color>:
	uint32_t color = (uint32_t) alpha << 24 | (uint32_t) red << 16
			| (uint32_t) green << 8 | (uint32_t) blue;
	return (color);
}

void RA8876_set_foreground_color(uint16_t color) {
 80014a4:	b580      	push	{r7, lr}
 80014a6:	b084      	sub	sp, #16
 80014a8:	af00      	add	r7, sp, #0
 80014aa:	4603      	mov	r3, r0
 80014ac:	80fb      	strh	r3, [r7, #6]
	// set foreground color, we are 16 Bit colores
	// Red:   5 bits (bits 15-11)
	// Green: 6 bits (bits 10-5)
	// Blue:  5 bits (bits 4-0)
	uint8_t red = (uint8_t) ((color >> 11) & 0x1F) << 3;
 80014ae:	88fb      	ldrh	r3, [r7, #6]
 80014b0:	0adb      	lsrs	r3, r3, #11
 80014b2:	b29b      	uxth	r3, r3
 80014b4:	b2db      	uxtb	r3, r3
 80014b6:	00db      	lsls	r3, r3, #3
 80014b8:	73fb      	strb	r3, [r7, #15]
	uint8_t green = (uint8_t) ((color >> 5) & 0x3F) << 2;
 80014ba:	88fb      	ldrh	r3, [r7, #6]
 80014bc:	095b      	lsrs	r3, r3, #5
 80014be:	b29b      	uxth	r3, r3
 80014c0:	b2db      	uxtb	r3, r3
 80014c2:	009b      	lsls	r3, r3, #2
 80014c4:	73bb      	strb	r3, [r7, #14]
	uint8_t blue = (uint8_t) (color & 0x1F) << 3;
 80014c6:	88fb      	ldrh	r3, [r7, #6]
 80014c8:	b2db      	uxtb	r3, r3
 80014ca:	00db      	lsls	r3, r3, #3
 80014cc:	737b      	strb	r3, [r7, #13]

	RA8876_write_register(RA8876_FGCR, red);
 80014ce:	7bfb      	ldrb	r3, [r7, #15]
 80014d0:	4619      	mov	r1, r3
 80014d2:	20d2      	movs	r0, #210	@ 0xd2
 80014d4:	f7ff fd8e 	bl	8000ff4 <RA8876_write_register>
	RA8876_write_register(RA8876_FGCG, green);
 80014d8:	7bbb      	ldrb	r3, [r7, #14]
 80014da:	4619      	mov	r1, r3
 80014dc:	20d3      	movs	r0, #211	@ 0xd3
 80014de:	f7ff fd89 	bl	8000ff4 <RA8876_write_register>
	RA8876_write_register(RA8876_FGCB, blue);
 80014e2:	7b7b      	ldrb	r3, [r7, #13]
 80014e4:	4619      	mov	r1, r3
 80014e6:	20d4      	movs	r0, #212	@ 0xd4
 80014e8:	f7ff fd84 	bl	8000ff4 <RA8876_write_register>
}
 80014ec:	bf00      	nop
 80014ee:	3710      	adds	r7, #16
 80014f0:	46bd      	mov	sp, r7
 80014f2:	bd80      	pop	{r7, pc}

080014f4 <RA8876_draw_image_BTE>:
void RA8876_draw_mario(int x, int y) {
	RA8876_draw_image_BTE(x, y, 16, 16, mario_16x16);
}
void RA8876_draw_image_BTE(int16_t x, int16_t y, uint16_t width,
		uint16_t height,
		const uint16_t *imageData) {
 80014f4:	b590      	push	{r4, r7, lr}
 80014f6:	b087      	sub	sp, #28
 80014f8:	af00      	add	r7, sp, #0
 80014fa:	4604      	mov	r4, r0
 80014fc:	4608      	mov	r0, r1
 80014fe:	4611      	mov	r1, r2
 8001500:	461a      	mov	r2, r3
 8001502:	4623      	mov	r3, r4
 8001504:	80fb      	strh	r3, [r7, #6]
 8001506:	4603      	mov	r3, r0
 8001508:	80bb      	strh	r3, [r7, #4]
 800150a:	460b      	mov	r3, r1
 800150c:	807b      	strh	r3, [r7, #2]
 800150e:	4613      	mov	r3, r2
 8001510:	803b      	strh	r3, [r7, #0]
//	RA8876_write_register(0x9E, 0x00);
//	RA8876_write_register(0x9F, 0x00);
//	RA8876_write_register(0xA0, 0x00);

	// A1 A2 set image Width
	RA8876_write_register(0xA1, (uint8_t) (RA8876_WIDTH & 0xFF));
 8001512:	2100      	movs	r1, #0
 8001514:	20a1      	movs	r0, #161	@ 0xa1
 8001516:	f7ff fd6d 	bl	8000ff4 <RA8876_write_register>
	RA8876_write_register(0xA2, (uint8_t) (RA8876_WIDTH >> 8));
 800151a:	2104      	movs	r1, #4
 800151c:	20a2      	movs	r0, #162	@ 0xa2
 800151e:	f7ff fd69 	bl	8000ff4 <RA8876_write_register>

	// A3 A4 is X pos A5 A6 is Y Source1
	RA8876_write_register(0xA3, (uint8_t) (x & 0xFF));
 8001522:	88fb      	ldrh	r3, [r7, #6]
 8001524:	b2db      	uxtb	r3, r3
 8001526:	4619      	mov	r1, r3
 8001528:	20a3      	movs	r0, #163	@ 0xa3
 800152a:	f7ff fd63 	bl	8000ff4 <RA8876_write_register>
	RA8876_write_register(0xA4, (uint8_t) (x >> 8));
 800152e:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 8001532:	121b      	asrs	r3, r3, #8
 8001534:	b21b      	sxth	r3, r3
 8001536:	b2db      	uxtb	r3, r3
 8001538:	4619      	mov	r1, r3
 800153a:	20a4      	movs	r0, #164	@ 0xa4
 800153c:	f7ff fd5a 	bl	8000ff4 <RA8876_write_register>
	RA8876_write_register(0xA5, (uint8_t) (y & 0xFF));
 8001540:	88bb      	ldrh	r3, [r7, #4]
 8001542:	b2db      	uxtb	r3, r3
 8001544:	4619      	mov	r1, r3
 8001546:	20a5      	movs	r0, #165	@ 0xa5
 8001548:	f7ff fd54 	bl	8000ff4 <RA8876_write_register>
	RA8876_write_register(0xA6, (uint8_t) (y >> 8));
 800154c:	f9b7 3004 	ldrsh.w	r3, [r7, #4]
 8001550:	121b      	asrs	r3, r3, #8
 8001552:	b21b      	sxth	r3, r3
 8001554:	b2db      	uxtb	r3, r3
 8001556:	4619      	mov	r1, r3
 8001558:	20a6      	movs	r0, #166	@ 0xa6
 800155a:	f7ff fd4b 	bl	8000ff4 <RA8876_write_register>

	// A7 A8 A9 AA is destination memory address
	RA8876_write_register(0xA7, 0x00);
 800155e:	2100      	movs	r1, #0
 8001560:	20a7      	movs	r0, #167	@ 0xa7
 8001562:	f7ff fd47 	bl	8000ff4 <RA8876_write_register>
	RA8876_write_register(0xA8, 0x00);
 8001566:	2100      	movs	r1, #0
 8001568:	20a8      	movs	r0, #168	@ 0xa8
 800156a:	f7ff fd43 	bl	8000ff4 <RA8876_write_register>
	RA8876_write_register(0xA9, 0x00);
 800156e:	2100      	movs	r1, #0
 8001570:	20a9      	movs	r0, #169	@ 0xa9
 8001572:	f7ff fd3f 	bl	8000ff4 <RA8876_write_register>
	RA8876_write_register(0xAA, 0x00);
 8001576:	2100      	movs	r1, #0
 8001578:	20aa      	movs	r0, #170	@ 0xaa
 800157a:	f7ff fd3b 	bl	8000ff4 <RA8876_write_register>

	// AB AC destination image width
	RA8876_write_register(0xAB, RA8876_WIDTH & 0xFF);
 800157e:	2100      	movs	r1, #0
 8001580:	20ab      	movs	r0, #171	@ 0xab
 8001582:	f7ff fd37 	bl	8000ff4 <RA8876_write_register>
	RA8876_write_register(0xAC, RA8876_WIDTH >> 8);
 8001586:	2104      	movs	r1, #4
 8001588:	20ac      	movs	r0, #172	@ 0xac
 800158a:	f7ff fd33 	bl	8000ff4 <RA8876_write_register>

	// AD AE is destination X pos and AF B0 is destination Y
	RA8876_write_register(0xAD, (uint8_t) (x & 0xFF));
 800158e:	88fb      	ldrh	r3, [r7, #6]
 8001590:	b2db      	uxtb	r3, r3
 8001592:	4619      	mov	r1, r3
 8001594:	20ad      	movs	r0, #173	@ 0xad
 8001596:	f7ff fd2d 	bl	8000ff4 <RA8876_write_register>
	RA8876_write_register(0xAE, (uint8_t) (x >> 8));
 800159a:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 800159e:	121b      	asrs	r3, r3, #8
 80015a0:	b21b      	sxth	r3, r3
 80015a2:	b2db      	uxtb	r3, r3
 80015a4:	4619      	mov	r1, r3
 80015a6:	20ae      	movs	r0, #174	@ 0xae
 80015a8:	f7ff fd24 	bl	8000ff4 <RA8876_write_register>
	RA8876_write_register(0xAF, (uint8_t) (y & 0xFF));
 80015ac:	88bb      	ldrh	r3, [r7, #4]
 80015ae:	b2db      	uxtb	r3, r3
 80015b0:	4619      	mov	r1, r3
 80015b2:	20af      	movs	r0, #175	@ 0xaf
 80015b4:	f7ff fd1e 	bl	8000ff4 <RA8876_write_register>
	RA8876_write_register(0xB0, (uint8_t) (y >> 8));
 80015b8:	f9b7 3004 	ldrsh.w	r3, [r7, #4]
 80015bc:	121b      	asrs	r3, r3, #8
 80015be:	b21b      	sxth	r3, r3
 80015c0:	b2db      	uxtb	r3, r3
 80015c2:	4619      	mov	r1, r3
 80015c4:	20b0      	movs	r0, #176	@ 0xb0
 80015c6:	f7ff fd15 	bl	8000ff4 <RA8876_write_register>

	// B1 B2 is BTE width register
	RA8876_write_register(0xB1, (width) & 0xFF);
 80015ca:	887b      	ldrh	r3, [r7, #2]
 80015cc:	b2db      	uxtb	r3, r3
 80015ce:	4619      	mov	r1, r3
 80015d0:	20b1      	movs	r0, #177	@ 0xb1
 80015d2:	f7ff fd0f 	bl	8000ff4 <RA8876_write_register>
	RA8876_write_register(0xB2, (width) >> 8);
 80015d6:	887b      	ldrh	r3, [r7, #2]
 80015d8:	0a1b      	lsrs	r3, r3, #8
 80015da:	b29b      	uxth	r3, r3
 80015dc:	b2db      	uxtb	r3, r3
 80015de:	4619      	mov	r1, r3
 80015e0:	20b2      	movs	r0, #178	@ 0xb2
 80015e2:	f7ff fd07 	bl	8000ff4 <RA8876_write_register>
	// B3 B4 is BTE height register
	RA8876_write_register(0xB3, (height) & 0xFF);
 80015e6:	883b      	ldrh	r3, [r7, #0]
 80015e8:	b2db      	uxtb	r3, r3
 80015ea:	4619      	mov	r1, r3
 80015ec:	20b3      	movs	r0, #179	@ 0xb3
 80015ee:	f7ff fd01 	bl	8000ff4 <RA8876_write_register>
	RA8876_write_register(0xB4, (height) >> 8);
 80015f2:	883b      	ldrh	r3, [r7, #0]
 80015f4:	0a1b      	lsrs	r3, r3, #8
 80015f6:	b29b      	uxth	r3, r3
 80015f8:	b2db      	uxtb	r3, r3
 80015fa:	4619      	mov	r1, r3
 80015fc:	20b4      	movs	r0, #180	@ 0xb4
 80015fe:	f7ff fcf9 	bl	8000ff4 <RA8876_write_register>


	// 92 source1/destination color depth
	// 0 01 001 01 -> 0x25 for 16 bit everywhere
	RA8876_write_register(0x92, 0x25);
 8001602:	2125      	movs	r1, #37	@ 0x25
 8001604:	2092      	movs	r0, #146	@ 0x92
 8001606:	f7ff fcf5 	bl	8000ff4 <RA8876_write_register>

	// 0x91 BTE function control register 1
	// 1100 0000 -> 0xF0 means MPU WRITE with source0 from mpu
	RA8876_write_register(0x91, 0xC0);
 800160a:	21c0      	movs	r1, #192	@ 0xc0
 800160c:	2091      	movs	r0, #145	@ 0x91
 800160e:	f7ff fcf1 	bl	8000ff4 <RA8876_write_register>

	// 0x90 BTE function control register 0
	// 000 1 00 0 = 0x10
	RA8876_write_register(0x90, 0x10);
 8001612:	2110      	movs	r1, #16
 8001614:	2090      	movs	r0, #144	@ 0x90
 8001616:	f7ff fced 	bl	8000ff4 <RA8876_write_register>

	RA8876_write_register(0x04, 0x00); 
 800161a:	2100      	movs	r1, #0
 800161c:	2004      	movs	r0, #4
 800161e:	f7ff fce9 	bl	8000ff4 <RA8876_write_register>

	// we have to do sending manually because it would interpret sent
	// commands as data, we just have to stream it
	uint8_t buf[2] = { 0, 0 };
 8001622:	2300      	movs	r3, #0
 8001624:	823b      	strh	r3, [r7, #16]
	uint8_t test[1] = { RA8876_DATA_WRITE };
 8001626:	2380      	movs	r3, #128	@ 0x80
 8001628:	733b      	strb	r3, [r7, #12]
	HAL_GPIO_WritePin(display_CS_GPIO_Port, display_CS_Pin, GPIO_PIN_RESET);
 800162a:	2200      	movs	r2, #0
 800162c:	2140      	movs	r1, #64	@ 0x40
 800162e:	4826      	ldr	r0, [pc, #152]	@ (80016c8 <RA8876_draw_image_BTE+0x1d4>)
 8001630:	f002 f9c4 	bl	80039bc <HAL_GPIO_WritePin>
	HAL_SPI_Transmit(&hspi5, test, sizeof(1), 10);
 8001634:	f107 010c 	add.w	r1, r7, #12
 8001638:	230a      	movs	r3, #10
 800163a:	2204      	movs	r2, #4
 800163c:	4823      	ldr	r0, [pc, #140]	@ (80016cc <RA8876_draw_image_BTE+0x1d8>)
 800163e:	f003 fbe2 	bl	8004e06 <HAL_SPI_Transmit>
	for (uint32_t i = 0; i < (width * height); i++) {
 8001642:	2300      	movs	r3, #0
 8001644:	617b      	str	r3, [r7, #20]
 8001646:	e021      	b.n	800168c <RA8876_draw_image_BTE+0x198>

		buf[0] = (uint8_t) (imageData[i] & 0x00ff);
 8001648:	697b      	ldr	r3, [r7, #20]
 800164a:	005b      	lsls	r3, r3, #1
 800164c:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 800164e:	4413      	add	r3, r2
 8001650:	881b      	ldrh	r3, [r3, #0]
 8001652:	b2db      	uxtb	r3, r3
 8001654:	743b      	strb	r3, [r7, #16]
		buf[1] = (uint8_t) (imageData[i] >> 8);
 8001656:	697b      	ldr	r3, [r7, #20]
 8001658:	005b      	lsls	r3, r3, #1
 800165a:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 800165c:	4413      	add	r3, r2
 800165e:	881b      	ldrh	r3, [r3, #0]
 8001660:	0a1b      	lsrs	r3, r3, #8
 8001662:	b29b      	uxth	r3, r3
 8001664:	b2db      	uxtb	r3, r3
 8001666:	747b      	strb	r3, [r7, #17]

		HAL_SPI_Transmit(&hspi5, buf, sizeof(buf), 10);
 8001668:	f107 0110 	add.w	r1, r7, #16
 800166c:	230a      	movs	r3, #10
 800166e:	2202      	movs	r2, #2
 8001670:	4816      	ldr	r0, [pc, #88]	@ (80016cc <RA8876_draw_image_BTE+0x1d8>)
 8001672:	f003 fbc8 	bl	8004e06 <HAL_SPI_Transmit>
		// we need to add some delay so the display doesnt lose info
		if ((i % 512) == 0) {
 8001676:	697b      	ldr	r3, [r7, #20]
 8001678:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800167c:	2b00      	cmp	r3, #0
 800167e:	d102      	bne.n	8001686 <RA8876_draw_image_BTE+0x192>
			osDelay(1);
 8001680:	2001      	movs	r0, #1
 8001682:	f004 ff4d 	bl	8006520 <osDelay>
	for (uint32_t i = 0; i < (width * height); i++) {
 8001686:	697b      	ldr	r3, [r7, #20]
 8001688:	3301      	adds	r3, #1
 800168a:	617b      	str	r3, [r7, #20]
 800168c:	887b      	ldrh	r3, [r7, #2]
 800168e:	883a      	ldrh	r2, [r7, #0]
 8001690:	fb02 f303 	mul.w	r3, r2, r3
 8001694:	461a      	mov	r2, r3
 8001696:	697b      	ldr	r3, [r7, #20]
 8001698:	4293      	cmp	r3, r2
 800169a:	d3d5      	bcc.n	8001648 <RA8876_draw_image_BTE+0x154>
		}

	}
	HAL_GPIO_WritePin(display_CS_GPIO_Port, display_CS_Pin, GPIO_PIN_SET);
 800169c:	2201      	movs	r2, #1
 800169e:	2140      	movs	r1, #64	@ 0x40
 80016a0:	4809      	ldr	r0, [pc, #36]	@ (80016c8 <RA8876_draw_image_BTE+0x1d4>)
 80016a2:	f002 f98b 	bl	80039bc <HAL_GPIO_WritePin>


	while (RA8876_read_register(0x90) & 0x10) {
 80016a6:	e002      	b.n	80016ae <RA8876_draw_image_BTE+0x1ba>
		osDelay(5);
 80016a8:	2005      	movs	r0, #5
 80016aa:	f004 ff39 	bl	8006520 <osDelay>
	while (RA8876_read_register(0x90) & 0x10) {
 80016ae:	2090      	movs	r0, #144	@ 0x90
 80016b0:	f7ff fcc2 	bl	8001038 <RA8876_read_register>
 80016b4:	4603      	mov	r3, r0
 80016b6:	f003 0310 	and.w	r3, r3, #16
 80016ba:	2b00      	cmp	r3, #0
 80016bc:	d1f4      	bne.n	80016a8 <RA8876_draw_image_BTE+0x1b4>
	}
}
 80016be:	bf00      	nop
 80016c0:	bf00      	nop
 80016c2:	371c      	adds	r7, #28
 80016c4:	46bd      	mov	sp, r7
 80016c6:	bd90      	pop	{r4, r7, pc}
 80016c8:	40021000 	.word	0x40021000
 80016cc:	20008150 	.word	0x20008150

080016d0 <RA8876_SLOT_clear>:
void RA8876_SLOT_clear() {
 80016d0:	b580      	push	{r7, lr}
 80016d2:	b084      	sub	sp, #16
 80016d4:	af02      	add	r7, sp, #8
	// clear the center to be ready for the next run
	// just a rectangle in the middle

	uint16_t width = 1024;
 80016d6:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 80016da:	80fb      	strh	r3, [r7, #6]
	RA8876_draw_rectangle(0, 128, width, 600 - 128,
 80016dc:	88fa      	ldrh	r2, [r7, #6]
 80016de:	2301      	movs	r3, #1
 80016e0:	9301      	str	r3, [sp, #4]
 80016e2:	f642 0341 	movw	r3, #10305	@ 0x2841
 80016e6:	9300      	str	r3, [sp, #0]
 80016e8:	f44f 73ec 	mov.w	r3, #472	@ 0x1d8
 80016ec:	2180      	movs	r1, #128	@ 0x80
 80016ee:	2000      	movs	r0, #0
 80016f0:	f7ff fe9c 	bl	800142c <RA8876_draw_rectangle>
			RA8876_BACKGROUND_PRIMARY_COLOR, 1);
}
 80016f4:	bf00      	nop
 80016f6:	3708      	adds	r7, #8
 80016f8:	46bd      	mov	sp, r7
 80016fa:	bd80      	pop	{r7, pc}

080016fc <RA8876_SLOT_draw_roll>:

uint8_t RA8876_SLOT_draw_roll(uint8_t number,
		uint8_t filled) {
 80016fc:	b5b0      	push	{r4, r5, r7, lr}
 80016fe:	b08c      	sub	sp, #48	@ 0x30
 8001700:	af04      	add	r7, sp, #16
 8001702:	4603      	mov	r3, r0
 8001704:	460a      	mov	r2, r1
 8001706:	71fb      	strb	r3, [r7, #7]
 8001708:	4613      	mov	r3, r2
 800170a:	71bb      	strb	r3, [r7, #6]
	// call this to draw a symbol (shape) into 0-2 abschnitte
	// this draws purely the shapes.
	uint16_t width = (1024 / 3);
 800170c:	f240 1355 	movw	r3, #341	@ 0x155
 8001710:	83fb      	strh	r3, [r7, #30]
	uint16_t shape_size = 200;
 8001712:	23c8      	movs	r3, #200	@ 0xc8
 8001714:	83bb      	strh	r3, [r7, #28]
	uint16_t x = ((width / 2) - (shape_size / 2) + (width * number) + 5);
 8001716:	8bfb      	ldrh	r3, [r7, #30]
 8001718:	085b      	lsrs	r3, r3, #1
 800171a:	b29a      	uxth	r2, r3
 800171c:	8bbb      	ldrh	r3, [r7, #28]
 800171e:	085b      	lsrs	r3, r3, #1
 8001720:	b29b      	uxth	r3, r3
 8001722:	1ad3      	subs	r3, r2, r3
 8001724:	b29a      	uxth	r2, r3
 8001726:	79fb      	ldrb	r3, [r7, #7]
 8001728:	b29b      	uxth	r3, r3
 800172a:	8bf9      	ldrh	r1, [r7, #30]
 800172c:	fb11 f303 	smulbb	r3, r1, r3
 8001730:	b29b      	uxth	r3, r3
 8001732:	4413      	add	r3, r2
 8001734:	b29b      	uxth	r3, r3
 8001736:	3305      	adds	r3, #5
 8001738:	837b      	strh	r3, [r7, #26]
	uint16_t y = ((RA8876_HEIGHT / 2) - (shape_size / 2));
 800173a:	8bbb      	ldrh	r3, [r7, #28]
 800173c:	085b      	lsrs	r3, r3, #1
 800173e:	b29b      	uxth	r3, r3
 8001740:	f5c3 7396 	rsb	r3, r3, #300	@ 0x12c
 8001744:	833b      	strh	r3, [r7, #24]
	uint8_t symbols[5] = { TREE, PRESENT, DIAMOND, PACMAN, SNOWMAN };
 8001746:	4a27      	ldr	r2, [pc, #156]	@ (80017e4 <RA8876_SLOT_draw_roll+0xe8>)
 8001748:	f107 0310 	add.w	r3, r7, #16
 800174c:	e892 0003 	ldmia.w	r2, {r0, r1}
 8001750:	6018      	str	r0, [r3, #0]
 8001752:	3304      	adds	r3, #4
 8001754:	7019      	strb	r1, [r3, #0]
	uint16_t colors[3] = { RA8876_FOREGROUND_PRIMARY_COLOR,
 8001756:	4a24      	ldr	r2, [pc, #144]	@ (80017e8 <RA8876_SLOT_draw_roll+0xec>)
 8001758:	f107 0308 	add.w	r3, r7, #8
 800175c:	e892 0003 	ldmia.w	r2, {r0, r1}
 8001760:	6018      	str	r0, [r3, #0]
 8001762:	3304      	adds	r3, #4
 8001764:	8019      	strh	r1, [r3, #0]
	RA8876_FOREGROUND_SECONDARY_COLOR, RA8876_FOREGROUND_TERITARY_COLOR };
	RA8876_SLOT_draw_symbol(x, y, shape_size, symbols[_symbol], colors[_color],
 8001766:	4b21      	ldr	r3, [pc, #132]	@ (80017ec <RA8876_SLOT_draw_roll+0xf0>)
 8001768:	781b      	ldrb	r3, [r3, #0]
 800176a:	3320      	adds	r3, #32
 800176c:	443b      	add	r3, r7
 800176e:	f813 5c10 	ldrb.w	r5, [r3, #-16]
 8001772:	4b1f      	ldr	r3, [pc, #124]	@ (80017f0 <RA8876_SLOT_draw_roll+0xf4>)
 8001774:	881b      	ldrh	r3, [r3, #0]
 8001776:	005b      	lsls	r3, r3, #1
 8001778:	3320      	adds	r3, #32
 800177a:	443b      	add	r3, r7
 800177c:	f833 3c18 	ldrh.w	r3, [r3, #-24]
 8001780:	8bbc      	ldrh	r4, [r7, #28]
 8001782:	8b39      	ldrh	r1, [r7, #24]
 8001784:	8b78      	ldrh	r0, [r7, #26]
 8001786:	2201      	movs	r2, #1
 8001788:	9202      	str	r2, [sp, #8]
 800178a:	79ba      	ldrb	r2, [r7, #6]
 800178c:	9201      	str	r2, [sp, #4]
 800178e:	9300      	str	r3, [sp, #0]
 8001790:	462b      	mov	r3, r5
 8001792:	4622      	mov	r2, r4
 8001794:	f000 f9fe 	bl	8001b94 <RA8876_SLOT_draw_symbol>
			filled,
			1);
	uint8_t drawn_symbol = symbols[_symbol];
 8001798:	4b14      	ldr	r3, [pc, #80]	@ (80017ec <RA8876_SLOT_draw_roll+0xf0>)
 800179a:	781b      	ldrb	r3, [r3, #0]
 800179c:	3320      	adds	r3, #32
 800179e:	443b      	add	r3, r7
 80017a0:	f813 3c10 	ldrb.w	r3, [r3, #-16]
 80017a4:	75fb      	strb	r3, [r7, #23]
	_symbol++;
 80017a6:	4b11      	ldr	r3, [pc, #68]	@ (80017ec <RA8876_SLOT_draw_roll+0xf0>)
 80017a8:	781b      	ldrb	r3, [r3, #0]
 80017aa:	3301      	adds	r3, #1
 80017ac:	b2da      	uxtb	r2, r3
 80017ae:	4b0f      	ldr	r3, [pc, #60]	@ (80017ec <RA8876_SLOT_draw_roll+0xf0>)
 80017b0:	701a      	strb	r2, [r3, #0]
	if (_symbol > 4) {
 80017b2:	4b0e      	ldr	r3, [pc, #56]	@ (80017ec <RA8876_SLOT_draw_roll+0xf0>)
 80017b4:	781b      	ldrb	r3, [r3, #0]
 80017b6:	2b04      	cmp	r3, #4
 80017b8:	d902      	bls.n	80017c0 <RA8876_SLOT_draw_roll+0xc4>
		_symbol = 0;
 80017ba:	4b0c      	ldr	r3, [pc, #48]	@ (80017ec <RA8876_SLOT_draw_roll+0xf0>)
 80017bc:	2200      	movs	r2, #0
 80017be:	701a      	strb	r2, [r3, #0]
	}
	_color++;
 80017c0:	4b0b      	ldr	r3, [pc, #44]	@ (80017f0 <RA8876_SLOT_draw_roll+0xf4>)
 80017c2:	881b      	ldrh	r3, [r3, #0]
 80017c4:	3301      	adds	r3, #1
 80017c6:	b29a      	uxth	r2, r3
 80017c8:	4b09      	ldr	r3, [pc, #36]	@ (80017f0 <RA8876_SLOT_draw_roll+0xf4>)
 80017ca:	801a      	strh	r2, [r3, #0]
	if (_color > 2) {
 80017cc:	4b08      	ldr	r3, [pc, #32]	@ (80017f0 <RA8876_SLOT_draw_roll+0xf4>)
 80017ce:	881b      	ldrh	r3, [r3, #0]
 80017d0:	2b02      	cmp	r3, #2
 80017d2:	d902      	bls.n	80017da <RA8876_SLOT_draw_roll+0xde>
		_color = 0;
 80017d4:	4b06      	ldr	r3, [pc, #24]	@ (80017f0 <RA8876_SLOT_draw_roll+0xf4>)
 80017d6:	2200      	movs	r2, #0
 80017d8:	801a      	strh	r2, [r3, #0]
	}
	return (drawn_symbol);
 80017da:	7dfb      	ldrb	r3, [r7, #23]
}
 80017dc:	4618      	mov	r0, r3
 80017de:	3720      	adds	r7, #32
 80017e0:	46bd      	mov	sp, r7
 80017e2:	bdb0      	pop	{r4, r5, r7, pc}
 80017e4:	08009a44 	.word	0x08009a44
 80017e8:	08009a4c 	.word	0x08009a4c
 80017ec:	2000008a 	.word	0x2000008a
 80017f0:	2000008c 	.word	0x2000008c

080017f4 <RA8876_draw_pacman>:

void RA8876_draw_pacman(uint16_t x, uint16_t y, uint16_t shape_size) {
 80017f4:	b5f0      	push	{r4, r5, r6, r7, lr}
 80017f6:	b089      	sub	sp, #36	@ 0x24
 80017f8:	af04      	add	r7, sp, #16
 80017fa:	4603      	mov	r3, r0
 80017fc:	80fb      	strh	r3, [r7, #6]
 80017fe:	460b      	mov	r3, r1
 8001800:	80bb      	strh	r3, [r7, #4]
 8001802:	4613      	mov	r3, r2
 8001804:	807b      	strh	r3, [r7, #2]
	RA8876_draw_circle(x, y, shape_size, 0xffe0, 1);
 8001806:	887a      	ldrh	r2, [r7, #2]
 8001808:	88b9      	ldrh	r1, [r7, #4]
 800180a:	88f8      	ldrh	r0, [r7, #6]
 800180c:	2301      	movs	r3, #1
 800180e:	9300      	str	r3, [sp, #0]
 8001810:	f64f 73e0 	movw	r3, #65504	@ 0xffe0
 8001814:	f7ff fcf0 	bl	80011f8 <RA8876_draw_circle>
	uint8_t eye_x = shape_size / 2;
 8001818:	887b      	ldrh	r3, [r7, #2]
 800181a:	085b      	lsrs	r3, r3, #1
 800181c:	b29b      	uxth	r3, r3
 800181e:	73fb      	strb	r3, [r7, #15]
	uint8_t eye_y = shape_size / 2;
 8001820:	887b      	ldrh	r3, [r7, #2]
 8001822:	085b      	lsrs	r3, r3, #1
 8001824:	b29b      	uxth	r3, r3
 8001826:	73bb      	strb	r3, [r7, #14]

	RA8876_draw_circle(x, y - eye_y, shape_size / 6,
 8001828:	7bbb      	ldrb	r3, [r7, #14]
 800182a:	b29b      	uxth	r3, r3
 800182c:	88ba      	ldrh	r2, [r7, #4]
 800182e:	1ad3      	subs	r3, r2, r3
 8001830:	b299      	uxth	r1, r3
 8001832:	887b      	ldrh	r3, [r7, #2]
 8001834:	4a1c      	ldr	r2, [pc, #112]	@ (80018a8 <RA8876_draw_pacman+0xb4>)
 8001836:	fba2 2303 	umull	r2, r3, r2, r3
 800183a:	089b      	lsrs	r3, r3, #2
 800183c:	b29a      	uxth	r2, r3
 800183e:	88f8      	ldrh	r0, [r7, #6]
 8001840:	2301      	movs	r3, #1
 8001842:	9300      	str	r3, [sp, #0]
 8001844:	f642 0341 	movw	r3, #10305	@ 0x2841
 8001848:	f7ff fcd6 	bl	80011f8 <RA8876_draw_circle>
			RA8876_BACKGROUND_PRIMARY_COLOR,
			1);
	uint8_t mouth_x = shape_size + 2;
 800184c:	887b      	ldrh	r3, [r7, #2]
 800184e:	b2db      	uxtb	r3, r3
 8001850:	3302      	adds	r3, #2
 8001852:	737b      	strb	r3, [r7, #13]
	uint8_t mouth_y = shape_size + 2;
 8001854:	887b      	ldrh	r3, [r7, #2]
 8001856:	b2db      	uxtb	r3, r3
 8001858:	3302      	adds	r3, #2
 800185a:	733b      	strb	r3, [r7, #12]
	RA8876_draw_triangle(x, y, x + mouth_x, y + mouth_y, x + mouth_x,
 800185c:	7b7b      	ldrb	r3, [r7, #13]
 800185e:	b29a      	uxth	r2, r3
 8001860:	88fb      	ldrh	r3, [r7, #6]
 8001862:	4413      	add	r3, r2
 8001864:	b29c      	uxth	r4, r3
 8001866:	7b3b      	ldrb	r3, [r7, #12]
 8001868:	b29a      	uxth	r2, r3
 800186a:	88bb      	ldrh	r3, [r7, #4]
 800186c:	4413      	add	r3, r2
 800186e:	b29d      	uxth	r5, r3
 8001870:	7b7b      	ldrb	r3, [r7, #13]
 8001872:	b29a      	uxth	r2, r3
 8001874:	88fb      	ldrh	r3, [r7, #6]
 8001876:	4413      	add	r3, r2
 8001878:	b29b      	uxth	r3, r3
 800187a:	7b3a      	ldrb	r2, [r7, #12]
 800187c:	b292      	uxth	r2, r2
 800187e:	88b9      	ldrh	r1, [r7, #4]
 8001880:	1a8a      	subs	r2, r1, r2
 8001882:	b292      	uxth	r2, r2
 8001884:	88b9      	ldrh	r1, [r7, #4]
 8001886:	88f8      	ldrh	r0, [r7, #6]
 8001888:	2601      	movs	r6, #1
 800188a:	9603      	str	r6, [sp, #12]
 800188c:	f642 0641 	movw	r6, #10305	@ 0x2841
 8001890:	9602      	str	r6, [sp, #8]
 8001892:	9201      	str	r2, [sp, #4]
 8001894:	9300      	str	r3, [sp, #0]
 8001896:	462b      	mov	r3, r5
 8001898:	4622      	mov	r2, r4
 800189a:	f7ff fd6b 	bl	8001374 <RA8876_draw_triangle>
			y - mouth_y,
			RA8876_BACKGROUND_PRIMARY_COLOR, 1);
}
 800189e:	bf00      	nop
 80018a0:	3714      	adds	r7, #20
 80018a2:	46bd      	mov	sp, r7
 80018a4:	bdf0      	pop	{r4, r5, r6, r7, pc}
 80018a6:	bf00      	nop
 80018a8:	aaaaaaab 	.word	0xaaaaaaab

080018ac <RA8876_draw_tree>:
void RA8876_draw_tree(uint16_t x, uint16_t y, uint16_t shape_size) {
 80018ac:	b5f0      	push	{r4, r5, r6, r7, lr}
 80018ae:	b087      	sub	sp, #28
 80018b0:	af04      	add	r7, sp, #16
 80018b2:	4603      	mov	r3, r0
 80018b4:	80fb      	strh	r3, [r7, #6]
 80018b6:	460b      	mov	r3, r1
 80018b8:	80bb      	strh	r3, [r7, #4]
 80018ba:	4613      	mov	r3, r2
 80018bc:	807b      	strh	r3, [r7, #2]
	RA8876_draw_triangle(x, y - (shape_size / 2), x - (shape_size / 2),
 80018be:	887b      	ldrh	r3, [r7, #2]
 80018c0:	085b      	lsrs	r3, r3, #1
 80018c2:	b29b      	uxth	r3, r3
 80018c4:	88ba      	ldrh	r2, [r7, #4]
 80018c6:	1ad3      	subs	r3, r2, r3
 80018c8:	b29c      	uxth	r4, r3
 80018ca:	887b      	ldrh	r3, [r7, #2]
 80018cc:	085b      	lsrs	r3, r3, #1
 80018ce:	b29b      	uxth	r3, r3
 80018d0:	88fa      	ldrh	r2, [r7, #6]
 80018d2:	1ad3      	subs	r3, r2, r3
 80018d4:	b29d      	uxth	r5, r3
 80018d6:	887b      	ldrh	r3, [r7, #2]
 80018d8:	089b      	lsrs	r3, r3, #2
 80018da:	b29a      	uxth	r2, r3
 80018dc:	88bb      	ldrh	r3, [r7, #4]
 80018de:	4413      	add	r3, r2
 80018e0:	b29e      	uxth	r6, r3
 80018e2:	887b      	ldrh	r3, [r7, #2]
 80018e4:	085b      	lsrs	r3, r3, #1
 80018e6:	b29a      	uxth	r2, r3
 80018e8:	88fb      	ldrh	r3, [r7, #6]
 80018ea:	4413      	add	r3, r2
 80018ec:	b29b      	uxth	r3, r3
 80018ee:	887a      	ldrh	r2, [r7, #2]
 80018f0:	0892      	lsrs	r2, r2, #2
 80018f2:	b291      	uxth	r1, r2
 80018f4:	88ba      	ldrh	r2, [r7, #4]
 80018f6:	440a      	add	r2, r1
 80018f8:	b292      	uxth	r2, r2
 80018fa:	88f8      	ldrh	r0, [r7, #6]
 80018fc:	2101      	movs	r1, #1
 80018fe:	9103      	str	r1, [sp, #12]
 8001900:	f44f 71f0 	mov.w	r1, #480	@ 0x1e0
 8001904:	9102      	str	r1, [sp, #8]
 8001906:	9201      	str	r2, [sp, #4]
 8001908:	9300      	str	r3, [sp, #0]
 800190a:	4633      	mov	r3, r6
 800190c:	462a      	mov	r2, r5
 800190e:	4621      	mov	r1, r4
 8001910:	f7ff fd30 	bl	8001374 <RA8876_draw_triangle>
			y + (shape_size / 4), x + (shape_size / 2), y + (shape_size / 4),
			0x01e0, 1);
	RA8876_draw_rectangle(x - (shape_size / 5), y + (shape_size / 4),
 8001914:	887b      	ldrh	r3, [r7, #2]
 8001916:	4a14      	ldr	r2, [pc, #80]	@ (8001968 <RA8876_draw_tree+0xbc>)
 8001918:	fba2 2303 	umull	r2, r3, r2, r3
 800191c:	089b      	lsrs	r3, r3, #2
 800191e:	b29b      	uxth	r3, r3
 8001920:	88fa      	ldrh	r2, [r7, #6]
 8001922:	1ad3      	subs	r3, r2, r3
 8001924:	b298      	uxth	r0, r3
 8001926:	887b      	ldrh	r3, [r7, #2]
 8001928:	089b      	lsrs	r3, r3, #2
 800192a:	b29a      	uxth	r2, r3
 800192c:	88bb      	ldrh	r3, [r7, #4]
 800192e:	4413      	add	r3, r2
 8001930:	b299      	uxth	r1, r3
 8001932:	887b      	ldrh	r3, [r7, #2]
 8001934:	4a0c      	ldr	r2, [pc, #48]	@ (8001968 <RA8876_draw_tree+0xbc>)
 8001936:	fba2 2303 	umull	r2, r3, r2, r3
 800193a:	089b      	lsrs	r3, r3, #2
 800193c:	b29a      	uxth	r2, r3
 800193e:	88fb      	ldrh	r3, [r7, #6]
 8001940:	4413      	add	r3, r2
 8001942:	b29c      	uxth	r4, r3
 8001944:	887b      	ldrh	r3, [r7, #2]
 8001946:	085b      	lsrs	r3, r3, #1
 8001948:	b29a      	uxth	r2, r3
 800194a:	88bb      	ldrh	r3, [r7, #4]
 800194c:	4413      	add	r3, r2
 800194e:	b29b      	uxth	r3, r3
 8001950:	2201      	movs	r2, #1
 8001952:	9201      	str	r2, [sp, #4]
 8001954:	f643 02e0 	movw	r2, #14560	@ 0x38e0
 8001958:	9200      	str	r2, [sp, #0]
 800195a:	4622      	mov	r2, r4
 800195c:	f7ff fd66 	bl	800142c <RA8876_draw_rectangle>
			x + (shape_size / 5), y + (shape_size / 2), 0x38e0, 1);
}
 8001960:	bf00      	nop
 8001962:	370c      	adds	r7, #12
 8001964:	46bd      	mov	sp, r7
 8001966:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8001968:	cccccccd 	.word	0xcccccccd

0800196c <RA8876_draw_present>:
void RA8876_draw_present(uint16_t x, uint16_t y, uint16_t shape_size) {
 800196c:	b590      	push	{r4, r7, lr}
 800196e:	b087      	sub	sp, #28
 8001970:	af02      	add	r7, sp, #8
 8001972:	4603      	mov	r3, r0
 8001974:	80fb      	strh	r3, [r7, #6]
 8001976:	460b      	mov	r3, r1
 8001978:	80bb      	strh	r3, [r7, #4]
 800197a:	4613      	mov	r3, r2
 800197c:	807b      	strh	r3, [r7, #2]
	// just a square with a horizonzal and vertical rect
	// x and y are the center
	RA8876_draw_rectangle(x - (shape_size / 2), y - (shape_size / 2),
 800197e:	887b      	ldrh	r3, [r7, #2]
 8001980:	085b      	lsrs	r3, r3, #1
 8001982:	b29b      	uxth	r3, r3
 8001984:	88fa      	ldrh	r2, [r7, #6]
 8001986:	1ad3      	subs	r3, r2, r3
 8001988:	b298      	uxth	r0, r3
 800198a:	887b      	ldrh	r3, [r7, #2]
 800198c:	085b      	lsrs	r3, r3, #1
 800198e:	b29b      	uxth	r3, r3
 8001990:	88ba      	ldrh	r2, [r7, #4]
 8001992:	1ad3      	subs	r3, r2, r3
 8001994:	b299      	uxth	r1, r3
 8001996:	887b      	ldrh	r3, [r7, #2]
 8001998:	085b      	lsrs	r3, r3, #1
 800199a:	b29a      	uxth	r2, r3
 800199c:	88fb      	ldrh	r3, [r7, #6]
 800199e:	4413      	add	r3, r2
 80019a0:	b29c      	uxth	r4, r3
 80019a2:	887b      	ldrh	r3, [r7, #2]
 80019a4:	085b      	lsrs	r3, r3, #1
 80019a6:	b29a      	uxth	r2, r3
 80019a8:	88bb      	ldrh	r3, [r7, #4]
 80019aa:	4413      	add	r3, r2
 80019ac:	b29b      	uxth	r3, r3
 80019ae:	2201      	movs	r2, #1
 80019b0:	9201      	str	r2, [sp, #4]
 80019b2:	f44f 62f0 	mov.w	r2, #1920	@ 0x780
 80019b6:	9200      	str	r2, [sp, #0]
 80019b8:	4622      	mov	r2, r4
 80019ba:	f7ff fd37 	bl	800142c <RA8876_draw_rectangle>
			x + (shape_size / 2), y + (shape_size / 2), 0x0780, 1);

	uint16_t wrapping_width = shape_size / 4;
 80019be:	887b      	ldrh	r3, [r7, #2]
 80019c0:	089b      	lsrs	r3, r3, #2
 80019c2:	81fb      	strh	r3, [r7, #14]
	RA8876_draw_rectangle(x - (wrapping_width / 2),
 80019c4:	89fb      	ldrh	r3, [r7, #14]
 80019c6:	085b      	lsrs	r3, r3, #1
 80019c8:	b29b      	uxth	r3, r3
 80019ca:	88fa      	ldrh	r2, [r7, #6]
 80019cc:	1ad3      	subs	r3, r2, r3
 80019ce:	b298      	uxth	r0, r3
 80019d0:	887b      	ldrh	r3, [r7, #2]
 80019d2:	085b      	lsrs	r3, r3, #1
 80019d4:	b29b      	uxth	r3, r3
 80019d6:	88ba      	ldrh	r2, [r7, #4]
 80019d8:	1ad3      	subs	r3, r2, r3
 80019da:	b299      	uxth	r1, r3
 80019dc:	89fb      	ldrh	r3, [r7, #14]
 80019de:	085b      	lsrs	r3, r3, #1
 80019e0:	b29a      	uxth	r2, r3
 80019e2:	88fb      	ldrh	r3, [r7, #6]
 80019e4:	4413      	add	r3, r2
 80019e6:	b29c      	uxth	r4, r3
 80019e8:	887b      	ldrh	r3, [r7, #2]
 80019ea:	085b      	lsrs	r3, r3, #1
 80019ec:	b29a      	uxth	r2, r3
 80019ee:	88bb      	ldrh	r3, [r7, #4]
 80019f0:	4413      	add	r3, r2
 80019f2:	b29b      	uxth	r3, r3
 80019f4:	2201      	movs	r2, #1
 80019f6:	9201      	str	r2, [sp, #4]
 80019f8:	f44f 4278 	mov.w	r2, #63488	@ 0xf800
 80019fc:	9200      	str	r2, [sp, #0]
 80019fe:	4622      	mov	r2, r4
 8001a00:	f7ff fd14 	bl	800142c <RA8876_draw_rectangle>
			y - (shape_size / 2),
			x + (wrapping_width / 2), y + (shape_size / 2), 0xf800,
			1);
	RA8876_draw_rectangle(x - (shape_size / 2), y - (wrapping_width / 2),
 8001a04:	887b      	ldrh	r3, [r7, #2]
 8001a06:	085b      	lsrs	r3, r3, #1
 8001a08:	b29b      	uxth	r3, r3
 8001a0a:	88fa      	ldrh	r2, [r7, #6]
 8001a0c:	1ad3      	subs	r3, r2, r3
 8001a0e:	b298      	uxth	r0, r3
 8001a10:	89fb      	ldrh	r3, [r7, #14]
 8001a12:	085b      	lsrs	r3, r3, #1
 8001a14:	b29b      	uxth	r3, r3
 8001a16:	88ba      	ldrh	r2, [r7, #4]
 8001a18:	1ad3      	subs	r3, r2, r3
 8001a1a:	b299      	uxth	r1, r3
 8001a1c:	887b      	ldrh	r3, [r7, #2]
 8001a1e:	085b      	lsrs	r3, r3, #1
 8001a20:	b29a      	uxth	r2, r3
 8001a22:	88fb      	ldrh	r3, [r7, #6]
 8001a24:	4413      	add	r3, r2
 8001a26:	b29c      	uxth	r4, r3
 8001a28:	89fb      	ldrh	r3, [r7, #14]
 8001a2a:	085b      	lsrs	r3, r3, #1
 8001a2c:	b29a      	uxth	r2, r3
 8001a2e:	88bb      	ldrh	r3, [r7, #4]
 8001a30:	4413      	add	r3, r2
 8001a32:	b29b      	uxth	r3, r3
 8001a34:	2201      	movs	r2, #1
 8001a36:	9201      	str	r2, [sp, #4]
 8001a38:	f44f 4278 	mov.w	r2, #63488	@ 0xf800
 8001a3c:	9200      	str	r2, [sp, #0]
 8001a3e:	4622      	mov	r2, r4
 8001a40:	f7ff fcf4 	bl	800142c <RA8876_draw_rectangle>
			x + (shape_size / 2), y + (wrapping_width / 2), 0xf800, 1);
}
 8001a44:	bf00      	nop
 8001a46:	3714      	adds	r7, #20
 8001a48:	46bd      	mov	sp, r7
 8001a4a:	bd90      	pop	{r4, r7, pc}

08001a4c <RA8876_draw_snowman>:
void RA8876_draw_snowman(uint16_t x, uint16_t y, uint16_t shape_size) {
 8001a4c:	b5f0      	push	{r4, r5, r6, r7, lr}
 8001a4e:	b089      	sub	sp, #36	@ 0x24
 8001a50:	af04      	add	r7, sp, #16
 8001a52:	4603      	mov	r3, r0
 8001a54:	80fb      	strh	r3, [r7, #6]
 8001a56:	460b      	mov	r3, r1
 8001a58:	80bb      	strh	r3, [r7, #4]
 8001a5a:	4613      	mov	r3, r2
 8001a5c:	807b      	strh	r3, [r7, #2]
	// shapesize is the distance to the side of a rectangle equivalent
	// bottom circle is half of size
	uint16_t half_size = shape_size / 2;
 8001a5e:	887b      	ldrh	r3, [r7, #2]
 8001a60:	085b      	lsrs	r3, r3, #1
 8001a62:	81fb      	strh	r3, [r7, #14]
	RA8876_draw_circle(x, y + half_size, shape_size / 2, 0xffff, 1);
 8001a64:	88ba      	ldrh	r2, [r7, #4]
 8001a66:	89fb      	ldrh	r3, [r7, #14]
 8001a68:	4413      	add	r3, r2
 8001a6a:	b299      	uxth	r1, r3
 8001a6c:	887b      	ldrh	r3, [r7, #2]
 8001a6e:	085b      	lsrs	r3, r3, #1
 8001a70:	b29a      	uxth	r2, r3
 8001a72:	88f8      	ldrh	r0, [r7, #6]
 8001a74:	2301      	movs	r3, #1
 8001a76:	9300      	str	r3, [sp, #0]
 8001a78:	f64f 73ff 	movw	r3, #65535	@ 0xffff
 8001a7c:	f7ff fbbc 	bl	80011f8 <RA8876_draw_circle>

	RA8876_draw_circle(x, y - (half_size / 2), shape_size / 4, 0xffff, 1);
 8001a80:	89fb      	ldrh	r3, [r7, #14]
 8001a82:	085b      	lsrs	r3, r3, #1
 8001a84:	b29b      	uxth	r3, r3
 8001a86:	88ba      	ldrh	r2, [r7, #4]
 8001a88:	1ad3      	subs	r3, r2, r3
 8001a8a:	b299      	uxth	r1, r3
 8001a8c:	887b      	ldrh	r3, [r7, #2]
 8001a8e:	089b      	lsrs	r3, r3, #2
 8001a90:	b29a      	uxth	r2, r3
 8001a92:	88f8      	ldrh	r0, [r7, #6]
 8001a94:	2301      	movs	r3, #1
 8001a96:	9300      	str	r3, [sp, #0]
 8001a98:	f64f 73ff 	movw	r3, #65535	@ 0xffff
 8001a9c:	f7ff fbac 	bl	80011f8 <RA8876_draw_circle>
	// the hat is the upper 1/4 we do shape_size / 5 to make the brim standout
	RA8876_draw_rectangle(x - (shape_size / 6), y - shape_size,
 8001aa0:	887b      	ldrh	r3, [r7, #2]
 8001aa2:	4a3a      	ldr	r2, [pc, #232]	@ (8001b8c <RA8876_draw_snowman+0x140>)
 8001aa4:	fba2 2303 	umull	r2, r3, r2, r3
 8001aa8:	089b      	lsrs	r3, r3, #2
 8001aaa:	b29b      	uxth	r3, r3
 8001aac:	88fa      	ldrh	r2, [r7, #6]
 8001aae:	1ad3      	subs	r3, r2, r3
 8001ab0:	b298      	uxth	r0, r3
 8001ab2:	88ba      	ldrh	r2, [r7, #4]
 8001ab4:	887b      	ldrh	r3, [r7, #2]
 8001ab6:	1ad3      	subs	r3, r2, r3
 8001ab8:	b299      	uxth	r1, r3
 8001aba:	887b      	ldrh	r3, [r7, #2]
 8001abc:	4a33      	ldr	r2, [pc, #204]	@ (8001b8c <RA8876_draw_snowman+0x140>)
 8001abe:	fba2 2303 	umull	r2, r3, r2, r3
 8001ac2:	089b      	lsrs	r3, r3, #2
 8001ac4:	b29a      	uxth	r2, r3
 8001ac6:	88fb      	ldrh	r3, [r7, #6]
 8001ac8:	4413      	add	r3, r2
 8001aca:	b29c      	uxth	r4, r3
 8001acc:	88ba      	ldrh	r2, [r7, #4]
 8001ace:	89fb      	ldrh	r3, [r7, #14]
 8001ad0:	1ad3      	subs	r3, r2, r3
 8001ad2:	b29b      	uxth	r3, r3
 8001ad4:	2201      	movs	r2, #1
 8001ad6:	9201      	str	r2, [sp, #4]
 8001ad8:	f44f 5223 	mov.w	r2, #10432	@ 0x28c0
 8001adc:	9200      	str	r2, [sp, #0]
 8001ade:	4622      	mov	r2, r4
 8001ae0:	f7ff fca4 	bl	800142c <RA8876_draw_rectangle>
			x + (shape_size / 6),
			y - half_size,
			0x28c0, 1);
	// the brim
	RA8876_draw_rectangle(x - (shape_size / 4), y - half_size,
 8001ae4:	887b      	ldrh	r3, [r7, #2]
 8001ae6:	089b      	lsrs	r3, r3, #2
 8001ae8:	b29b      	uxth	r3, r3
 8001aea:	88fa      	ldrh	r2, [r7, #6]
 8001aec:	1ad3      	subs	r3, r2, r3
 8001aee:	b298      	uxth	r0, r3
 8001af0:	88ba      	ldrh	r2, [r7, #4]
 8001af2:	89fb      	ldrh	r3, [r7, #14]
 8001af4:	1ad3      	subs	r3, r2, r3
 8001af6:	b299      	uxth	r1, r3
 8001af8:	887b      	ldrh	r3, [r7, #2]
 8001afa:	089b      	lsrs	r3, r3, #2
 8001afc:	b29a      	uxth	r2, r3
 8001afe:	88fb      	ldrh	r3, [r7, #6]
 8001b00:	4413      	add	r3, r2
 8001b02:	b29c      	uxth	r4, r3
 8001b04:	887b      	ldrh	r3, [r7, #2]
 8001b06:	4a21      	ldr	r2, [pc, #132]	@ (8001b8c <RA8876_draw_snowman+0x140>)
 8001b08:	fba2 2303 	umull	r2, r3, r2, r3
 8001b0c:	085b      	lsrs	r3, r3, #1
 8001b0e:	b29b      	uxth	r3, r3
 8001b10:	88ba      	ldrh	r2, [r7, #4]
 8001b12:	1ad3      	subs	r3, r2, r3
 8001b14:	b29b      	uxth	r3, r3
 8001b16:	2201      	movs	r2, #1
 8001b18:	9201      	str	r2, [sp, #4]
 8001b1a:	f44f 5223 	mov.w	r2, #10432	@ 0x28c0
 8001b1e:	9200      	str	r2, [sp, #0]
 8001b20:	4622      	mov	r2, r4
 8001b22:	f7ff fc83 	bl	800142c <RA8876_draw_rectangle>
			x + (shape_size / 4), y - (shape_size / 3), 0x28c0, 1);

	// last the nose, he doesnt need eyes
	// starting point is the center of the head
	uint16_t head_y = y - (shape_size / 4);
 8001b26:	887b      	ldrh	r3, [r7, #2]
 8001b28:	089b      	lsrs	r3, r3, #2
 8001b2a:	b29b      	uxth	r3, r3
 8001b2c:	88ba      	ldrh	r2, [r7, #4]
 8001b2e:	1ad3      	subs	r3, r2, r3
 8001b30:	81bb      	strh	r3, [r7, #12]
	RA8876_draw_triangle(x, head_y, x + half_size, head_y + (shape_size / 10),
 8001b32:	88fa      	ldrh	r2, [r7, #6]
 8001b34:	89fb      	ldrh	r3, [r7, #14]
 8001b36:	4413      	add	r3, r2
 8001b38:	b29c      	uxth	r4, r3
 8001b3a:	887b      	ldrh	r3, [r7, #2]
 8001b3c:	4a14      	ldr	r2, [pc, #80]	@ (8001b90 <RA8876_draw_snowman+0x144>)
 8001b3e:	fba2 2303 	umull	r2, r3, r2, r3
 8001b42:	08db      	lsrs	r3, r3, #3
 8001b44:	b29a      	uxth	r2, r3
 8001b46:	89bb      	ldrh	r3, [r7, #12]
 8001b48:	4413      	add	r3, r2
 8001b4a:	b29d      	uxth	r5, r3
 8001b4c:	887b      	ldrh	r3, [r7, #2]
 8001b4e:	4a10      	ldr	r2, [pc, #64]	@ (8001b90 <RA8876_draw_snowman+0x144>)
 8001b50:	fba2 2303 	umull	r2, r3, r2, r3
 8001b54:	08db      	lsrs	r3, r3, #3
 8001b56:	b29b      	uxth	r3, r3
 8001b58:	88fa      	ldrh	r2, [r7, #6]
 8001b5a:	1ad3      	subs	r3, r2, r3
 8001b5c:	b29b      	uxth	r3, r3
 8001b5e:	887a      	ldrh	r2, [r7, #2]
 8001b60:	08d2      	lsrs	r2, r2, #3
 8001b62:	b291      	uxth	r1, r2
 8001b64:	89ba      	ldrh	r2, [r7, #12]
 8001b66:	440a      	add	r2, r1
 8001b68:	b292      	uxth	r2, r2
 8001b6a:	89b9      	ldrh	r1, [r7, #12]
 8001b6c:	88f8      	ldrh	r0, [r7, #6]
 8001b6e:	2601      	movs	r6, #1
 8001b70:	9603      	str	r6, [sp, #12]
 8001b72:	f64f 46a0 	movw	r6, #64672	@ 0xfca0
 8001b76:	9602      	str	r6, [sp, #8]
 8001b78:	9201      	str	r2, [sp, #4]
 8001b7a:	9300      	str	r3, [sp, #0]
 8001b7c:	462b      	mov	r3, r5
 8001b7e:	4622      	mov	r2, r4
 8001b80:	f7ff fbf8 	bl	8001374 <RA8876_draw_triangle>
			x - (shape_size / 10), head_y + (shape_size / 8), 0xfca0, 1);
}
 8001b84:	bf00      	nop
 8001b86:	3714      	adds	r7, #20
 8001b88:	46bd      	mov	sp, r7
 8001b8a:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8001b8c:	aaaaaaab 	.word	0xaaaaaaab
 8001b90:	cccccccd 	.word	0xcccccccd

08001b94 <RA8876_SLOT_draw_symbol>:


}

void RA8876_SLOT_draw_symbol(uint16_t x, uint16_t y, uint16_t shape_size,
		uint8_t symbol, uint16_t color, uint8_t filled, uint8_t clear) {
 8001b94:	b590      	push	{r4, r7, lr}
 8001b96:	b089      	sub	sp, #36	@ 0x24
 8001b98:	af04      	add	r7, sp, #16
 8001b9a:	4604      	mov	r4, r0
 8001b9c:	4608      	mov	r0, r1
 8001b9e:	4611      	mov	r1, r2
 8001ba0:	461a      	mov	r2, r3
 8001ba2:	4623      	mov	r3, r4
 8001ba4:	80fb      	strh	r3, [r7, #6]
 8001ba6:	4603      	mov	r3, r0
 8001ba8:	80bb      	strh	r3, [r7, #4]
 8001baa:	460b      	mov	r3, r1
 8001bac:	807b      	strh	r3, [r7, #2]
 8001bae:	4613      	mov	r3, r2
 8001bb0:	707b      	strb	r3, [r7, #1]
	// symbol helper, draw any of the symbols at starting x and y

	// just to clear
	if (clear) {
 8001bb2:	f897 3028 	ldrb.w	r3, [r7, #40]	@ 0x28
 8001bb6:	2b00      	cmp	r3, #0
 8001bb8:	d011      	beq.n	8001bde <RA8876_SLOT_draw_symbol+0x4a>
	RA8876_draw_rectangle(x, y, x + shape_size, y + shape_size,
 8001bba:	88fa      	ldrh	r2, [r7, #6]
 8001bbc:	887b      	ldrh	r3, [r7, #2]
 8001bbe:	4413      	add	r3, r2
 8001bc0:	b29c      	uxth	r4, r3
 8001bc2:	88ba      	ldrh	r2, [r7, #4]
 8001bc4:	887b      	ldrh	r3, [r7, #2]
 8001bc6:	4413      	add	r3, r2
 8001bc8:	b29b      	uxth	r3, r3
 8001bca:	88b9      	ldrh	r1, [r7, #4]
 8001bcc:	88f8      	ldrh	r0, [r7, #6]
 8001bce:	2201      	movs	r2, #1
 8001bd0:	9201      	str	r2, [sp, #4]
 8001bd2:	f642 0241 	movw	r2, #10305	@ 0x2841
 8001bd6:	9200      	str	r2, [sp, #0]
 8001bd8:	4622      	mov	r2, r4
 8001bda:	f7ff fc27 	bl	800142c <RA8876_draw_rectangle>
			RA8876_BACKGROUND_PRIMARY_COLOR, 1);
	}
	switch (symbol) {
 8001bde:	787b      	ldrb	r3, [r7, #1]
 8001be0:	3b01      	subs	r3, #1
 8001be2:	2b07      	cmp	r3, #7
 8001be4:	f200 80c2 	bhi.w	8001d6c <RA8876_SLOT_draw_symbol+0x1d8>
 8001be8:	a201      	add	r2, pc, #4	@ (adr r2, 8001bf0 <RA8876_SLOT_draw_symbol+0x5c>)
 8001bea:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8001bee:	bf00      	nop
 8001bf0:	08001c11 	.word	0x08001c11
 8001bf4:	08001c43 	.word	0x08001c43
 8001bf8:	08001c99 	.word	0x08001c99
 8001bfc:	08001ccd 	.word	0x08001ccd
 8001c00:	08001d6d 	.word	0x08001d6d
 8001c04:	08001cf7 	.word	0x08001cf7
 8001c08:	08001d21 	.word	0x08001d21
 8001c0c:	08001d47 	.word	0x08001d47
	case CIRCLE:

		y = y + shape_size / 2;
 8001c10:	887b      	ldrh	r3, [r7, #2]
 8001c12:	085b      	lsrs	r3, r3, #1
 8001c14:	b29a      	uxth	r2, r3
 8001c16:	88bb      	ldrh	r3, [r7, #4]
 8001c18:	4413      	add	r3, r2
 8001c1a:	80bb      	strh	r3, [r7, #4]
		x = x + shape_size / 2;
 8001c1c:	887b      	ldrh	r3, [r7, #2]
 8001c1e:	085b      	lsrs	r3, r3, #1
 8001c20:	b29a      	uxth	r2, r3
 8001c22:	88fb      	ldrh	r3, [r7, #6]
 8001c24:	4413      	add	r3, r2
 8001c26:	80fb      	strh	r3, [r7, #6]
		RA8876_draw_circle(x, y, shape_size / 2, color, filled);
 8001c28:	887b      	ldrh	r3, [r7, #2]
 8001c2a:	085b      	lsrs	r3, r3, #1
 8001c2c:	b29a      	uxth	r2, r3
 8001c2e:	8c3c      	ldrh	r4, [r7, #32]
 8001c30:	88b9      	ldrh	r1, [r7, #4]
 8001c32:	88f8      	ldrh	r0, [r7, #6]
 8001c34:	f897 3024 	ldrb.w	r3, [r7, #36]	@ 0x24
 8001c38:	9300      	str	r3, [sp, #0]
 8001c3a:	4623      	mov	r3, r4
 8001c3c:	f7ff fadc 	bl	80011f8 <RA8876_draw_circle>
		break;
 8001c40:	e0a8      	b.n	8001d94 <RA8876_SLOT_draw_symbol+0x200>
	case TRIANGLE:
		x = x + shape_size / 2;
 8001c42:	887b      	ldrh	r3, [r7, #2]
 8001c44:	085b      	lsrs	r3, r3, #1
 8001c46:	b29a      	uxth	r2, r3
 8001c48:	88fb      	ldrh	r3, [r7, #6]
 8001c4a:	4413      	add	r3, r2
 8001c4c:	80fb      	strh	r3, [r7, #6]

		uint16_t x_2 = x - shape_size / 2;
 8001c4e:	887b      	ldrh	r3, [r7, #2]
 8001c50:	085b      	lsrs	r3, r3, #1
 8001c52:	b29b      	uxth	r3, r3
 8001c54:	88fa      	ldrh	r2, [r7, #6]
 8001c56:	1ad3      	subs	r3, r2, r3
 8001c58:	81fb      	strh	r3, [r7, #14]
		uint16_t y_2 = y + shape_size;
 8001c5a:	88ba      	ldrh	r2, [r7, #4]
 8001c5c:	887b      	ldrh	r3, [r7, #2]
 8001c5e:	4413      	add	r3, r2
 8001c60:	81bb      	strh	r3, [r7, #12]
		uint16_t x_3 = x + shape_size / 2;
 8001c62:	887b      	ldrh	r3, [r7, #2]
 8001c64:	085b      	lsrs	r3, r3, #1
 8001c66:	b29a      	uxth	r2, r3
 8001c68:	88fb      	ldrh	r3, [r7, #6]
 8001c6a:	4413      	add	r3, r2
 8001c6c:	817b      	strh	r3, [r7, #10]
		uint16_t y_3 = y + shape_size;
 8001c6e:	88ba      	ldrh	r2, [r7, #4]
 8001c70:	887b      	ldrh	r3, [r7, #2]
 8001c72:	4413      	add	r3, r2
 8001c74:	813b      	strh	r3, [r7, #8]

		RA8876_draw_triangle(x, y, x_2, y_2, x_3, y_3, color, filled);
 8001c76:	89bc      	ldrh	r4, [r7, #12]
 8001c78:	89fa      	ldrh	r2, [r7, #14]
 8001c7a:	88b9      	ldrh	r1, [r7, #4]
 8001c7c:	88f8      	ldrh	r0, [r7, #6]
 8001c7e:	f897 3024 	ldrb.w	r3, [r7, #36]	@ 0x24
 8001c82:	9303      	str	r3, [sp, #12]
 8001c84:	8c3b      	ldrh	r3, [r7, #32]
 8001c86:	9302      	str	r3, [sp, #8]
 8001c88:	893b      	ldrh	r3, [r7, #8]
 8001c8a:	9301      	str	r3, [sp, #4]
 8001c8c:	897b      	ldrh	r3, [r7, #10]
 8001c8e:	9300      	str	r3, [sp, #0]
 8001c90:	4623      	mov	r3, r4
 8001c92:	f7ff fb6f 	bl	8001374 <RA8876_draw_triangle>
		break;
 8001c96:	e07d      	b.n	8001d94 <RA8876_SLOT_draw_symbol+0x200>
	case DIAMOND:
		x = x + shape_size / 2;
 8001c98:	887b      	ldrh	r3, [r7, #2]
 8001c9a:	085b      	lsrs	r3, r3, #1
 8001c9c:	b29a      	uxth	r2, r3
 8001c9e:	88fb      	ldrh	r3, [r7, #6]
 8001ca0:	4413      	add	r3, r2
 8001ca2:	80fb      	strh	r3, [r7, #6]
		y = y + shape_size / 2;
 8001ca4:	887b      	ldrh	r3, [r7, #2]
 8001ca6:	085b      	lsrs	r3, r3, #1
 8001ca8:	b29a      	uxth	r2, r3
 8001caa:	88bb      	ldrh	r3, [r7, #4]
 8001cac:	4413      	add	r3, r2
 8001cae:	80bb      	strh	r3, [r7, #4]

		RA8876_draw_diamond(x, y, shape_size, shape_size, color, filled);
 8001cb0:	f897 3024 	ldrb.w	r3, [r7, #36]	@ 0x24
 8001cb4:	b29b      	uxth	r3, r3
 8001cb6:	887c      	ldrh	r4, [r7, #2]
 8001cb8:	887a      	ldrh	r2, [r7, #2]
 8001cba:	88b9      	ldrh	r1, [r7, #4]
 8001cbc:	88f8      	ldrh	r0, [r7, #6]
 8001cbe:	9301      	str	r3, [sp, #4]
 8001cc0:	8c3b      	ldrh	r3, [r7, #32]
 8001cc2:	9300      	str	r3, [sp, #0]
 8001cc4:	4623      	mov	r3, r4
 8001cc6:	f7ff fb09 	bl	80012dc <RA8876_draw_diamond>
		break;
 8001cca:	e063      	b.n	8001d94 <RA8876_SLOT_draw_symbol+0x200>
	case PACMAN:
		y = y + shape_size / 2;
 8001ccc:	887b      	ldrh	r3, [r7, #2]
 8001cce:	085b      	lsrs	r3, r3, #1
 8001cd0:	b29a      	uxth	r2, r3
 8001cd2:	88bb      	ldrh	r3, [r7, #4]
 8001cd4:	4413      	add	r3, r2
 8001cd6:	80bb      	strh	r3, [r7, #4]
		x = x + shape_size / 2;
 8001cd8:	887b      	ldrh	r3, [r7, #2]
 8001cda:	085b      	lsrs	r3, r3, #1
 8001cdc:	b29a      	uxth	r2, r3
 8001cde:	88fb      	ldrh	r3, [r7, #6]
 8001ce0:	4413      	add	r3, r2
 8001ce2:	80fb      	strh	r3, [r7, #6]
		RA8876_draw_pacman(x, y, shape_size / 2);
 8001ce4:	887b      	ldrh	r3, [r7, #2]
 8001ce6:	085b      	lsrs	r3, r3, #1
 8001ce8:	b29a      	uxth	r2, r3
 8001cea:	88b9      	ldrh	r1, [r7, #4]
 8001cec:	88fb      	ldrh	r3, [r7, #6]
 8001cee:	4618      	mov	r0, r3
 8001cf0:	f7ff fd80 	bl	80017f4 <RA8876_draw_pacman>
		break;
 8001cf4:	e04e      	b.n	8001d94 <RA8876_SLOT_draw_symbol+0x200>
	case SNOWMAN:
		y = y + shape_size / 2;
 8001cf6:	887b      	ldrh	r3, [r7, #2]
 8001cf8:	085b      	lsrs	r3, r3, #1
 8001cfa:	b29a      	uxth	r2, r3
 8001cfc:	88bb      	ldrh	r3, [r7, #4]
 8001cfe:	4413      	add	r3, r2
 8001d00:	80bb      	strh	r3, [r7, #4]
		x = x + shape_size / 2;
 8001d02:	887b      	ldrh	r3, [r7, #2]
 8001d04:	085b      	lsrs	r3, r3, #1
 8001d06:	b29a      	uxth	r2, r3
 8001d08:	88fb      	ldrh	r3, [r7, #6]
 8001d0a:	4413      	add	r3, r2
 8001d0c:	80fb      	strh	r3, [r7, #6]
		RA8876_draw_snowman(x, y, shape_size / 2);
 8001d0e:	887b      	ldrh	r3, [r7, #2]
 8001d10:	085b      	lsrs	r3, r3, #1
 8001d12:	b29a      	uxth	r2, r3
 8001d14:	88b9      	ldrh	r1, [r7, #4]
 8001d16:	88fb      	ldrh	r3, [r7, #6]
 8001d18:	4618      	mov	r0, r3
 8001d1a:	f7ff fe97 	bl	8001a4c <RA8876_draw_snowman>
		break;
 8001d1e:	e039      	b.n	8001d94 <RA8876_SLOT_draw_symbol+0x200>
	case PRESENT:
		y = y + shape_size / 2;
 8001d20:	887b      	ldrh	r3, [r7, #2]
 8001d22:	085b      	lsrs	r3, r3, #1
 8001d24:	b29a      	uxth	r2, r3
 8001d26:	88bb      	ldrh	r3, [r7, #4]
 8001d28:	4413      	add	r3, r2
 8001d2a:	80bb      	strh	r3, [r7, #4]
		x = x + shape_size / 2;
 8001d2c:	887b      	ldrh	r3, [r7, #2]
 8001d2e:	085b      	lsrs	r3, r3, #1
 8001d30:	b29a      	uxth	r2, r3
 8001d32:	88fb      	ldrh	r3, [r7, #6]
 8001d34:	4413      	add	r3, r2
 8001d36:	80fb      	strh	r3, [r7, #6]
		RA8876_draw_present(x, y, shape_size);
 8001d38:	887a      	ldrh	r2, [r7, #2]
 8001d3a:	88b9      	ldrh	r1, [r7, #4]
 8001d3c:	88fb      	ldrh	r3, [r7, #6]
 8001d3e:	4618      	mov	r0, r3
 8001d40:	f7ff fe14 	bl	800196c <RA8876_draw_present>
		break;
 8001d44:	e026      	b.n	8001d94 <RA8876_SLOT_draw_symbol+0x200>
	case TREE:
		y = y + shape_size / 2;
 8001d46:	887b      	ldrh	r3, [r7, #2]
 8001d48:	085b      	lsrs	r3, r3, #1
 8001d4a:	b29a      	uxth	r2, r3
 8001d4c:	88bb      	ldrh	r3, [r7, #4]
 8001d4e:	4413      	add	r3, r2
 8001d50:	80bb      	strh	r3, [r7, #4]
		x = x + shape_size / 2;
 8001d52:	887b      	ldrh	r3, [r7, #2]
 8001d54:	085b      	lsrs	r3, r3, #1
 8001d56:	b29a      	uxth	r2, r3
 8001d58:	88fb      	ldrh	r3, [r7, #6]
 8001d5a:	4413      	add	r3, r2
 8001d5c:	80fb      	strh	r3, [r7, #6]
		RA8876_draw_tree(x, y, shape_size);
 8001d5e:	887a      	ldrh	r2, [r7, #2]
 8001d60:	88b9      	ldrh	r1, [r7, #4]
 8001d62:	88fb      	ldrh	r3, [r7, #6]
 8001d64:	4618      	mov	r0, r3
 8001d66:	f7ff fda1 	bl	80018ac <RA8876_draw_tree>
		break;
 8001d6a:	e013      	b.n	8001d94 <RA8876_SLOT_draw_symbol+0x200>
	default:
		RA8876_draw_rectangle(x, y, x + shape_size, y + shape_size, color,
 8001d6c:	88fa      	ldrh	r2, [r7, #6]
 8001d6e:	887b      	ldrh	r3, [r7, #2]
 8001d70:	4413      	add	r3, r2
 8001d72:	b29c      	uxth	r4, r3
 8001d74:	88ba      	ldrh	r2, [r7, #4]
 8001d76:	887b      	ldrh	r3, [r7, #2]
 8001d78:	4413      	add	r3, r2
 8001d7a:	b29a      	uxth	r2, r3
 8001d7c:	88b9      	ldrh	r1, [r7, #4]
 8001d7e:	88f8      	ldrh	r0, [r7, #6]
 8001d80:	f897 3024 	ldrb.w	r3, [r7, #36]	@ 0x24
 8001d84:	9301      	str	r3, [sp, #4]
 8001d86:	8c3b      	ldrh	r3, [r7, #32]
 8001d88:	9300      	str	r3, [sp, #0]
 8001d8a:	4613      	mov	r3, r2
 8001d8c:	4622      	mov	r2, r4
 8001d8e:	f7ff fb4d 	bl	800142c <RA8876_draw_rectangle>
				filled);

	}
}
 8001d92:	bf00      	nop
 8001d94:	bf00      	nop
 8001d96:	3714      	adds	r7, #20
 8001d98:	46bd      	mov	sp, r7
 8001d9a:	bd90      	pop	{r4, r7, pc}

08001d9c <RA8876_fill_gradient_128x128>:
void RA8876_fill_gradient_128x128(uint16_t *arr, uint16_t c1, uint16_t c2) {
 8001d9c:	b480      	push	{r7}
 8001d9e:	b093      	sub	sp, #76	@ 0x4c
 8001da0:	af00      	add	r7, sp, #0
 8001da2:	6078      	str	r0, [r7, #4]
 8001da4:	460b      	mov	r3, r1
 8001da6:	807b      	strh	r3, [r7, #2]
 8001da8:	4613      	mov	r3, r2
 8001daa:	803b      	strh	r3, [r7, #0]
	static const int8_t map[4] = { -2, 1, 2, -1 };

	int r1 = (c1 & 0xF800) >> 8;
 8001dac:	887b      	ldrh	r3, [r7, #2]
 8001dae:	121b      	asrs	r3, r3, #8
 8001db0:	f003 03f8 	and.w	r3, r3, #248	@ 0xf8
 8001db4:	633b      	str	r3, [r7, #48]	@ 0x30
	int g1 = (c1 & 0x07E0) >> 3;
 8001db6:	887b      	ldrh	r3, [r7, #2]
 8001db8:	10db      	asrs	r3, r3, #3
 8001dba:	f003 03fc 	and.w	r3, r3, #252	@ 0xfc
 8001dbe:	62fb      	str	r3, [r7, #44]	@ 0x2c
	int b1 = (c1 & 0x001F) << 3;
 8001dc0:	887b      	ldrh	r3, [r7, #2]
 8001dc2:	00db      	lsls	r3, r3, #3
 8001dc4:	b2db      	uxtb	r3, r3
 8001dc6:	62bb      	str	r3, [r7, #40]	@ 0x28

	int r2 = (c2 & 0xF800) >> 8;
 8001dc8:	883b      	ldrh	r3, [r7, #0]
 8001dca:	121b      	asrs	r3, r3, #8
 8001dcc:	f003 03f8 	and.w	r3, r3, #248	@ 0xf8
 8001dd0:	627b      	str	r3, [r7, #36]	@ 0x24
	int g2 = (c2 & 0x07E0) >> 3;
 8001dd2:	883b      	ldrh	r3, [r7, #0]
 8001dd4:	10db      	asrs	r3, r3, #3
 8001dd6:	f003 03fc 	and.w	r3, r3, #252	@ 0xfc
 8001dda:	623b      	str	r3, [r7, #32]
	int b2 = (c2 & 0x001F) << 3;
 8001ddc:	883b      	ldrh	r3, [r7, #0]
 8001dde:	00db      	lsls	r3, r3, #3
 8001de0:	b2db      	uxtb	r3, r3
 8001de2:	61fb      	str	r3, [r7, #28]

	for (int y = 0; y < 128; y++) {
 8001de4:	2300      	movs	r3, #0
 8001de6:	647b      	str	r3, [r7, #68]	@ 0x44
 8001de8:	e093      	b.n	8001f12 <RA8876_fill_gradient_128x128+0x176>
		int ry = r1 + ((r2 - r1) * y) / 127;
 8001dea:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8001dec:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8001dee:	1ad3      	subs	r3, r2, r3
 8001df0:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 8001df2:	fb02 f303 	mul.w	r3, r2, r3
 8001df6:	4a4c      	ldr	r2, [pc, #304]	@ (8001f28 <RA8876_fill_gradient_128x128+0x18c>)
 8001df8:	fb82 1203 	smull	r1, r2, r2, r3
 8001dfc:	441a      	add	r2, r3
 8001dfe:	1192      	asrs	r2, r2, #6
 8001e00:	17db      	asrs	r3, r3, #31
 8001e02:	1ad3      	subs	r3, r2, r3
 8001e04:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8001e06:	4413      	add	r3, r2
 8001e08:	61bb      	str	r3, [r7, #24]
		int gy = g1 + ((g2 - g1) * y) / 127;
 8001e0a:	6a3a      	ldr	r2, [r7, #32]
 8001e0c:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8001e0e:	1ad3      	subs	r3, r2, r3
 8001e10:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 8001e12:	fb02 f303 	mul.w	r3, r2, r3
 8001e16:	4a44      	ldr	r2, [pc, #272]	@ (8001f28 <RA8876_fill_gradient_128x128+0x18c>)
 8001e18:	fb82 1203 	smull	r1, r2, r2, r3
 8001e1c:	441a      	add	r2, r3
 8001e1e:	1192      	asrs	r2, r2, #6
 8001e20:	17db      	asrs	r3, r3, #31
 8001e22:	1ad3      	subs	r3, r2, r3
 8001e24:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8001e26:	4413      	add	r3, r2
 8001e28:	617b      	str	r3, [r7, #20]
		int by = b1 + ((b2 - b1) * y) / 127;
 8001e2a:	69fa      	ldr	r2, [r7, #28]
 8001e2c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8001e2e:	1ad3      	subs	r3, r2, r3
 8001e30:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 8001e32:	fb02 f303 	mul.w	r3, r2, r3
 8001e36:	4a3c      	ldr	r2, [pc, #240]	@ (8001f28 <RA8876_fill_gradient_128x128+0x18c>)
 8001e38:	fb82 1203 	smull	r1, r2, r2, r3
 8001e3c:	441a      	add	r2, r3
 8001e3e:	1192      	asrs	r2, r2, #6
 8001e40:	17db      	asrs	r3, r3, #31
 8001e42:	1ad3      	subs	r3, r2, r3
 8001e44:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 8001e46:	4413      	add	r3, r2
 8001e48:	613b      	str	r3, [r7, #16]

		for (int x = 0; x < 128; x++) {
 8001e4a:	2300      	movs	r3, #0
 8001e4c:	643b      	str	r3, [r7, #64]	@ 0x40
 8001e4e:	e05a      	b.n	8001f06 <RA8876_fill_gradient_128x128+0x16a>
			int d = map[((y & 1) << 1) | (x & 1)];
 8001e50:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8001e52:	005b      	lsls	r3, r3, #1
 8001e54:	f003 0202 	and.w	r2, r3, #2
 8001e58:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8001e5a:	f003 0301 	and.w	r3, r3, #1
 8001e5e:	4313      	orrs	r3, r2
 8001e60:	4a32      	ldr	r2, [pc, #200]	@ (8001f2c <RA8876_fill_gradient_128x128+0x190>)
 8001e62:	56d3      	ldrsb	r3, [r2, r3]
 8001e64:	60fb      	str	r3, [r7, #12]

			int r = ry + d;
 8001e66:	69ba      	ldr	r2, [r7, #24]
 8001e68:	68fb      	ldr	r3, [r7, #12]
 8001e6a:	4413      	add	r3, r2
 8001e6c:	63fb      	str	r3, [r7, #60]	@ 0x3c
			int g = gy + d;
 8001e6e:	697a      	ldr	r2, [r7, #20]
 8001e70:	68fb      	ldr	r3, [r7, #12]
 8001e72:	4413      	add	r3, r2
 8001e74:	63bb      	str	r3, [r7, #56]	@ 0x38
			int b = by + d;
 8001e76:	693a      	ldr	r2, [r7, #16]
 8001e78:	68fb      	ldr	r3, [r7, #12]
 8001e7a:	4413      	add	r3, r2
 8001e7c:	637b      	str	r3, [r7, #52]	@ 0x34

			if (r < 0)
 8001e7e:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8001e80:	2b00      	cmp	r3, #0
 8001e82:	da02      	bge.n	8001e8a <RA8876_fill_gradient_128x128+0xee>
				r = 0;
 8001e84:	2300      	movs	r3, #0
 8001e86:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8001e88:	e004      	b.n	8001e94 <RA8876_fill_gradient_128x128+0xf8>
			else if (r > 255)
 8001e8a:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8001e8c:	2bff      	cmp	r3, #255	@ 0xff
 8001e8e:	dd01      	ble.n	8001e94 <RA8876_fill_gradient_128x128+0xf8>
				r = 255;
 8001e90:	23ff      	movs	r3, #255	@ 0xff
 8001e92:	63fb      	str	r3, [r7, #60]	@ 0x3c
			if (g < 0)
 8001e94:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8001e96:	2b00      	cmp	r3, #0
 8001e98:	da02      	bge.n	8001ea0 <RA8876_fill_gradient_128x128+0x104>
				g = 0;
 8001e9a:	2300      	movs	r3, #0
 8001e9c:	63bb      	str	r3, [r7, #56]	@ 0x38
 8001e9e:	e004      	b.n	8001eaa <RA8876_fill_gradient_128x128+0x10e>
			else if (g > 255)
 8001ea0:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8001ea2:	2bff      	cmp	r3, #255	@ 0xff
 8001ea4:	dd01      	ble.n	8001eaa <RA8876_fill_gradient_128x128+0x10e>
				g = 255;
 8001ea6:	23ff      	movs	r3, #255	@ 0xff
 8001ea8:	63bb      	str	r3, [r7, #56]	@ 0x38
			if (b < 0)
 8001eaa:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8001eac:	2b00      	cmp	r3, #0
 8001eae:	da02      	bge.n	8001eb6 <RA8876_fill_gradient_128x128+0x11a>
				b = 0;
 8001eb0:	2300      	movs	r3, #0
 8001eb2:	637b      	str	r3, [r7, #52]	@ 0x34
 8001eb4:	e004      	b.n	8001ec0 <RA8876_fill_gradient_128x128+0x124>
			else if (b > 255)
 8001eb6:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8001eb8:	2bff      	cmp	r3, #255	@ 0xff
 8001eba:	dd01      	ble.n	8001ec0 <RA8876_fill_gradient_128x128+0x124>
				b = 255;
 8001ebc:	23ff      	movs	r3, #255	@ 0xff
 8001ebe:	637b      	str	r3, [r7, #52]	@ 0x34

			arr[y * 128 + x] = (uint16_t) (((r & 0xF8) << 8) | ((g & 0xFC) << 3)
 8001ec0:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8001ec2:	b21b      	sxth	r3, r3
 8001ec4:	021b      	lsls	r3, r3, #8
 8001ec6:	b21b      	sxth	r3, r3
 8001ec8:	f423 63ff 	bic.w	r3, r3, #2040	@ 0x7f8
 8001ecc:	f023 0307 	bic.w	r3, r3, #7
 8001ed0:	b21a      	sxth	r2, r3
 8001ed2:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8001ed4:	b21b      	sxth	r3, r3
 8001ed6:	00db      	lsls	r3, r3, #3
 8001ed8:	b21b      	sxth	r3, r3
 8001eda:	f403 63fc 	and.w	r3, r3, #2016	@ 0x7e0
 8001ede:	b21b      	sxth	r3, r3
 8001ee0:	4313      	orrs	r3, r2
 8001ee2:	b21a      	sxth	r2, r3
					| (b >> 3));
 8001ee4:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8001ee6:	10db      	asrs	r3, r3, #3
 8001ee8:	b21b      	sxth	r3, r3
 8001eea:	4313      	orrs	r3, r2
 8001eec:	b219      	sxth	r1, r3
			arr[y * 128 + x] = (uint16_t) (((r & 0xF8) << 8) | ((g & 0xFC) << 3)
 8001eee:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8001ef0:	01da      	lsls	r2, r3, #7
 8001ef2:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8001ef4:	4413      	add	r3, r2
 8001ef6:	005b      	lsls	r3, r3, #1
 8001ef8:	687a      	ldr	r2, [r7, #4]
 8001efa:	4413      	add	r3, r2
 8001efc:	b28a      	uxth	r2, r1
 8001efe:	801a      	strh	r2, [r3, #0]
		for (int x = 0; x < 128; x++) {
 8001f00:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8001f02:	3301      	adds	r3, #1
 8001f04:	643b      	str	r3, [r7, #64]	@ 0x40
 8001f06:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8001f08:	2b7f      	cmp	r3, #127	@ 0x7f
 8001f0a:	dda1      	ble.n	8001e50 <RA8876_fill_gradient_128x128+0xb4>
	for (int y = 0; y < 128; y++) {
 8001f0c:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8001f0e:	3301      	adds	r3, #1
 8001f10:	647b      	str	r3, [r7, #68]	@ 0x44
 8001f12:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8001f14:	2b7f      	cmp	r3, #127	@ 0x7f
 8001f16:	f77f af68 	ble.w	8001dea <RA8876_fill_gradient_128x128+0x4e>
		}
	}
}
 8001f1a:	bf00      	nop
 8001f1c:	bf00      	nop
 8001f1e:	374c      	adds	r7, #76	@ 0x4c
 8001f20:	46bd      	mov	sp, r7
 8001f22:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001f26:	4770      	bx	lr
 8001f28:	81020409 	.word	0x81020409
 8001f2c:	08009bbc 	.word	0x08009bbc

08001f30 <RA8876_fill_bottom_gradient>:
void RA8876_fill_bottom_gradient() {
 8001f30:	b5b0      	push	{r4, r5, r7, lr}
 8001f32:	b08c      	sub	sp, #48	@ 0x30
 8001f34:	af04      	add	r7, sp, #16
	static uint16_t animBuffer[128 * 128];

	// first gradient is the top and bottom
	RA8876_fill_gradient_128x128(animBuffer, RA8876_BACKGROUND_PRIMARY_COLOR,
 8001f36:	f44f 4238 	mov.w	r2, #47104	@ 0xb800
 8001f3a:	f642 0141 	movw	r1, #10305	@ 0x2841
 8001f3e:	4859      	ldr	r0, [pc, #356]	@ (80020a4 <RA8876_fill_bottom_gradient+0x174>)
 8001f40:	f7ff ff2c 	bl	8001d9c <RA8876_fill_gradient_128x128>
			RA8876_BACKGROUND_SECONDARY_COLOR);
	for (int i = 0; i < 8; i++) {
 8001f44:	2300      	movs	r3, #0
 8001f46:	61fb      	str	r3, [r7, #28]
 8001f48:	e00f      	b.n	8001f6a <RA8876_fill_bottom_gradient+0x3a>
		RA8876_draw_image_BTE((i * 128), 600 - 128, 128, 128, animBuffer);
 8001f4a:	69fb      	ldr	r3, [r7, #28]
 8001f4c:	b29b      	uxth	r3, r3
 8001f4e:	01db      	lsls	r3, r3, #7
 8001f50:	b29b      	uxth	r3, r3
 8001f52:	b218      	sxth	r0, r3
 8001f54:	4b53      	ldr	r3, [pc, #332]	@ (80020a4 <RA8876_fill_bottom_gradient+0x174>)
 8001f56:	9300      	str	r3, [sp, #0]
 8001f58:	2380      	movs	r3, #128	@ 0x80
 8001f5a:	2280      	movs	r2, #128	@ 0x80
 8001f5c:	f44f 71ec 	mov.w	r1, #472	@ 0x1d8
 8001f60:	f7ff fac8 	bl	80014f4 <RA8876_draw_image_BTE>
	for (int i = 0; i < 8; i++) {
 8001f64:	69fb      	ldr	r3, [r7, #28]
 8001f66:	3301      	adds	r3, #1
 8001f68:	61fb      	str	r3, [r7, #28]
 8001f6a:	69fb      	ldr	r3, [r7, #28]
 8001f6c:	2b07      	cmp	r3, #7
 8001f6e:	ddec      	ble.n	8001f4a <RA8876_fill_bottom_gradient+0x1a>


	}

	RA8876_fill_gradient_128x128(animBuffer, RA8876_BACKGROUND_SECONDARY_COLOR,
 8001f70:	f642 0241 	movw	r2, #10305	@ 0x2841
 8001f74:	f44f 4138 	mov.w	r1, #47104	@ 0xb800
 8001f78:	484a      	ldr	r0, [pc, #296]	@ (80020a4 <RA8876_fill_bottom_gradient+0x174>)
 8001f7a:	f7ff ff0f 	bl	8001d9c <RA8876_fill_gradient_128x128>
			RA8876_BACKGROUND_PRIMARY_COLOR);
	for (int i = 0; i < 8; i++) {
 8001f7e:	2300      	movs	r3, #0
 8001f80:	61bb      	str	r3, [r7, #24]
 8001f82:	e00e      	b.n	8001fa2 <RA8876_fill_bottom_gradient+0x72>
		RA8876_draw_image_BTE(i * 128, 0, 128, 128, animBuffer
 8001f84:	69bb      	ldr	r3, [r7, #24]
 8001f86:	b29b      	uxth	r3, r3
 8001f88:	01db      	lsls	r3, r3, #7
 8001f8a:	b29b      	uxth	r3, r3
 8001f8c:	b218      	sxth	r0, r3
 8001f8e:	4b45      	ldr	r3, [pc, #276]	@ (80020a4 <RA8876_fill_bottom_gradient+0x174>)
 8001f90:	9300      	str	r3, [sp, #0]
 8001f92:	2380      	movs	r3, #128	@ 0x80
 8001f94:	2280      	movs	r2, #128	@ 0x80
 8001f96:	2100      	movs	r1, #0
 8001f98:	f7ff faac 	bl	80014f4 <RA8876_draw_image_BTE>
	for (int i = 0; i < 8; i++) {
 8001f9c:	69bb      	ldr	r3, [r7, #24]
 8001f9e:	3301      	adds	r3, #1
 8001fa0:	61bb      	str	r3, [r7, #24]
 8001fa2:	69bb      	ldr	r3, [r7, #24]
 8001fa4:	2b07      	cmp	r3, #7
 8001fa6:	dded      	ble.n	8001f84 <RA8876_fill_bottom_gradient+0x54>
);

	}
	int size = 32;
 8001fa8:	2320      	movs	r3, #32
 8001faa:	60fb      	str	r3, [r7, #12]
	uint8_t symbols[4] = { PRESENT, SNOWMAN, DIAMOND, TREE, };
 8001fac:	4b3e      	ldr	r3, [pc, #248]	@ (80020a8 <RA8876_fill_bottom_gradient+0x178>)
 8001fae:	60bb      	str	r3, [r7, #8]
	uint16_t symbol = 0;
 8001fb0:	2300      	movs	r3, #0
 8001fb2:	82fb      	strh	r3, [r7, #22]
	uint16_t colors[3] = { RA8876_FOREGROUND_PRIMARY_COLOR,
 8001fb4:	4a3d      	ldr	r2, [pc, #244]	@ (80020ac <RA8876_fill_bottom_gradient+0x17c>)
 8001fb6:	463b      	mov	r3, r7
 8001fb8:	e892 0003 	ldmia.w	r2, {r0, r1}
 8001fbc:	6018      	str	r0, [r3, #0]
 8001fbe:	3304      	adds	r3, #4
 8001fc0:	8019      	strh	r1, [r3, #0]
	RA8876_FOREGROUND_SECONDARY_COLOR, RA8876_FOREGROUND_TERITARY_COLOR };
	uint16_t color = 0;
 8001fc2:	2300      	movs	r3, #0
 8001fc4:	82bb      	strh	r3, [r7, #20]
	for (int i = 0; i < 16; i++) {
 8001fc6:	2300      	movs	r3, #0
 8001fc8:	613b      	str	r3, [r7, #16]
 8001fca:	e063      	b.n	8002094 <RA8876_fill_bottom_gradient+0x164>
		RA8876_SLOT_draw_symbol((i * 64) + (size / 2), 600 - 64 - (size / 2),
 8001fcc:	693b      	ldr	r3, [r7, #16]
 8001fce:	b29b      	uxth	r3, r3
 8001fd0:	019b      	lsls	r3, r3, #6
 8001fd2:	b29a      	uxth	r2, r3
 8001fd4:	68fb      	ldr	r3, [r7, #12]
 8001fd6:	0fd9      	lsrs	r1, r3, #31
 8001fd8:	440b      	add	r3, r1
 8001fda:	105b      	asrs	r3, r3, #1
 8001fdc:	b29b      	uxth	r3, r3
 8001fde:	4413      	add	r3, r2
 8001fe0:	b298      	uxth	r0, r3
 8001fe2:	68fb      	ldr	r3, [r7, #12]
 8001fe4:	0fda      	lsrs	r2, r3, #31
 8001fe6:	4413      	add	r3, r2
 8001fe8:	105b      	asrs	r3, r3, #1
 8001fea:	425b      	negs	r3, r3
 8001fec:	b29b      	uxth	r3, r3
 8001fee:	f503 7306 	add.w	r3, r3, #536	@ 0x218
 8001ff2:	b299      	uxth	r1, r3
 8001ff4:	68fb      	ldr	r3, [r7, #12]
 8001ff6:	b29a      	uxth	r2, r3
 8001ff8:	8afb      	ldrh	r3, [r7, #22]
 8001ffa:	3320      	adds	r3, #32
 8001ffc:	443b      	add	r3, r7
 8001ffe:	f813 4c18 	ldrb.w	r4, [r3, #-24]
 8002002:	8abb      	ldrh	r3, [r7, #20]
 8002004:	005b      	lsls	r3, r3, #1
 8002006:	3320      	adds	r3, #32
 8002008:	443b      	add	r3, r7
 800200a:	f833 3c20 	ldrh.w	r3, [r3, #-32]
 800200e:	2500      	movs	r5, #0
 8002010:	9502      	str	r5, [sp, #8]
 8002012:	2501      	movs	r5, #1
 8002014:	9501      	str	r5, [sp, #4]
 8002016:	9300      	str	r3, [sp, #0]
 8002018:	4623      	mov	r3, r4
 800201a:	f7ff fdbb 	bl	8001b94 <RA8876_SLOT_draw_symbol>
				size, symbols[symbol], colors[color], 1, 0);
		RA8876_SLOT_draw_symbol((i * 64) + (size / 2), 64 - (size / 2),
 800201e:	693b      	ldr	r3, [r7, #16]
 8002020:	b29b      	uxth	r3, r3
 8002022:	019b      	lsls	r3, r3, #6
 8002024:	b29a      	uxth	r2, r3
 8002026:	68fb      	ldr	r3, [r7, #12]
 8002028:	0fd9      	lsrs	r1, r3, #31
 800202a:	440b      	add	r3, r1
 800202c:	105b      	asrs	r3, r3, #1
 800202e:	b29b      	uxth	r3, r3
 8002030:	4413      	add	r3, r2
 8002032:	b298      	uxth	r0, r3
 8002034:	68fb      	ldr	r3, [r7, #12]
 8002036:	0fda      	lsrs	r2, r3, #31
 8002038:	4413      	add	r3, r2
 800203a:	105b      	asrs	r3, r3, #1
 800203c:	425b      	negs	r3, r3
 800203e:	b29b      	uxth	r3, r3
 8002040:	3340      	adds	r3, #64	@ 0x40
 8002042:	b299      	uxth	r1, r3
 8002044:	68fb      	ldr	r3, [r7, #12]
 8002046:	b29a      	uxth	r2, r3
 8002048:	8afb      	ldrh	r3, [r7, #22]
 800204a:	3320      	adds	r3, #32
 800204c:	443b      	add	r3, r7
 800204e:	f813 4c18 	ldrb.w	r4, [r3, #-24]
 8002052:	8abb      	ldrh	r3, [r7, #20]
 8002054:	005b      	lsls	r3, r3, #1
 8002056:	3320      	adds	r3, #32
 8002058:	443b      	add	r3, r7
 800205a:	f833 3c20 	ldrh.w	r3, [r3, #-32]
 800205e:	2500      	movs	r5, #0
 8002060:	9502      	str	r5, [sp, #8]
 8002062:	2501      	movs	r5, #1
 8002064:	9501      	str	r5, [sp, #4]
 8002066:	9300      	str	r3, [sp, #0]
 8002068:	4623      	mov	r3, r4
 800206a:	f7ff fd93 	bl	8001b94 <RA8876_SLOT_draw_symbol>
				size,
				symbols[symbol], colors[color], 1, 0);
		symbol++;
 800206e:	8afb      	ldrh	r3, [r7, #22]
 8002070:	3301      	adds	r3, #1
 8002072:	82fb      	strh	r3, [r7, #22]
		if (symbol > 3) {
 8002074:	8afb      	ldrh	r3, [r7, #22]
 8002076:	2b03      	cmp	r3, #3
 8002078:	d901      	bls.n	800207e <RA8876_fill_bottom_gradient+0x14e>
			symbol = 0;
 800207a:	2300      	movs	r3, #0
 800207c:	82fb      	strh	r3, [r7, #22]
		}
		color++;
 800207e:	8abb      	ldrh	r3, [r7, #20]
 8002080:	3301      	adds	r3, #1
 8002082:	82bb      	strh	r3, [r7, #20]
		if (color > 2) {
 8002084:	8abb      	ldrh	r3, [r7, #20]
 8002086:	2b02      	cmp	r3, #2
 8002088:	d901      	bls.n	800208e <RA8876_fill_bottom_gradient+0x15e>
			color = 0;
 800208a:	2300      	movs	r3, #0
 800208c:	82bb      	strh	r3, [r7, #20]
	for (int i = 0; i < 16; i++) {
 800208e:	693b      	ldr	r3, [r7, #16]
 8002090:	3301      	adds	r3, #1
 8002092:	613b      	str	r3, [r7, #16]
 8002094:	693b      	ldr	r3, [r7, #16]
 8002096:	2b0f      	cmp	r3, #15
 8002098:	dd98      	ble.n	8001fcc <RA8876_fill_bottom_gradient+0x9c>
		}
	}
}
 800209a:	bf00      	nop
 800209c:	bf00      	nop
 800209e:	3720      	adds	r7, #32
 80020a0:	46bd      	mov	sp, r7
 80020a2:	bdb0      	pop	{r4, r5, r7, pc}
 80020a4:	20000090 	.word	0x20000090
 80020a8:	08030607 	.word	0x08030607
 80020ac:	08009a4c 	.word	0x08009a4c

080020b0 <MX_FREERTOS_Init>:
/**
  * @brief  FreeRTOS initialization
  * @param  None
  * @retval None
  */
void MX_FREERTOS_Init(void) {
 80020b0:	b580      	push	{r7, lr}
 80020b2:	af00      	add	r7, sp, #0
  /* add queues, ... */
  /* USER CODE END RTOS_QUEUES */

  /* Create the thread(s) */
  /* creation of defaultTask */
  defaultTaskHandle = osThreadNew(StartDefaultTask, NULL, &defaultTask_attributes);
 80020b4:	4a10      	ldr	r2, [pc, #64]	@ (80020f8 <MX_FREERTOS_Init+0x48>)
 80020b6:	2100      	movs	r1, #0
 80020b8:	4810      	ldr	r0, [pc, #64]	@ (80020fc <MX_FREERTOS_Init+0x4c>)
 80020ba:	f004 f975 	bl	80063a8 <osThreadNew>
 80020be:	4603      	mov	r3, r0
 80020c0:	4a0f      	ldr	r2, [pc, #60]	@ (8002100 <MX_FREERTOS_Init+0x50>)
 80020c2:	6013      	str	r3, [r2, #0]

  /* creation of main_display */
  main_displayHandle = osThreadNew(main_display_task, NULL, &main_display_attributes);
 80020c4:	4a0f      	ldr	r2, [pc, #60]	@ (8002104 <MX_FREERTOS_Init+0x54>)
 80020c6:	2100      	movs	r1, #0
 80020c8:	480f      	ldr	r0, [pc, #60]	@ (8002108 <MX_FREERTOS_Init+0x58>)
 80020ca:	f004 f96d 	bl	80063a8 <osThreadNew>
 80020ce:	4603      	mov	r3, r0
 80020d0:	4a0e      	ldr	r2, [pc, #56]	@ (800210c <MX_FREERTOS_Init+0x5c>)
 80020d2:	6013      	str	r3, [r2, #0]

  /* creation of buttons */
  buttonsHandle = osThreadNew(buttons_task, NULL, &buttons_attributes);
 80020d4:	4a0e      	ldr	r2, [pc, #56]	@ (8002110 <MX_FREERTOS_Init+0x60>)
 80020d6:	2100      	movs	r1, #0
 80020d8:	480e      	ldr	r0, [pc, #56]	@ (8002114 <MX_FREERTOS_Init+0x64>)
 80020da:	f004 f965 	bl	80063a8 <osThreadNew>
 80020de:	4603      	mov	r3, r0
 80020e0:	4a0d      	ldr	r2, [pc, #52]	@ (8002118 <MX_FREERTOS_Init+0x68>)
 80020e2:	6013      	str	r3, [r2, #0]

  /* creation of controlDisplay */
  controlDisplayHandle = osThreadNew(control_display, NULL, &controlDisplay_attributes);
 80020e4:	4a0d      	ldr	r2, [pc, #52]	@ (800211c <MX_FREERTOS_Init+0x6c>)
 80020e6:	2100      	movs	r1, #0
 80020e8:	480d      	ldr	r0, [pc, #52]	@ (8002120 <MX_FREERTOS_Init+0x70>)
 80020ea:	f004 f95d 	bl	80063a8 <osThreadNew>
 80020ee:	4603      	mov	r3, r0
 80020f0:	4a0c      	ldr	r2, [pc, #48]	@ (8002124 <MX_FREERTOS_Init+0x74>)
 80020f2:	6013      	str	r3, [r2, #0]

  /* USER CODE BEGIN RTOS_EVENTS */
  /* add events, ... */
  /* USER CODE END RTOS_EVENTS */

}
 80020f4:	bf00      	nop
 80020f6:	bd80      	pop	{r7, pc}
 80020f8:	08009bc0 	.word	0x08009bc0
 80020fc:	08002129 	.word	0x08002129
 8002100:	20008094 	.word	0x20008094
 8002104:	08009be4 	.word	0x08009be4
 8002108:	080021b1 	.word	0x080021b1
 800210c:	20008098 	.word	0x20008098
 8002110:	08009c08 	.word	0x08009c08
 8002114:	080022e5 	.word	0x080022e5
 8002118:	2000809c 	.word	0x2000809c
 800211c:	08009c2c 	.word	0x08009c2c
 8002120:	080023dd 	.word	0x080023dd
 8002124:	200080a0 	.word	0x200080a0

08002128 <StartDefaultTask>:
  * @param  argument: Not used
  * @retval None
  */
/* USER CODE END Header_StartDefaultTask */
void StartDefaultTask(void *argument)
{
 8002128:	b580      	push	{r7, lr}
 800212a:	b088      	sub	sp, #32
 800212c:	af00      	add	r7, sp, #0
 800212e:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN StartDefaultTask */
  /* Infinite loop */
	// goal
	char pressedKeys[20];
	char pressedKey = ' ';
 8002130:	2320      	movs	r3, #32
 8002132:	77fb      	strb	r3, [r7, #31]
	for (;;)
  {
		KeypadGetKey(&pressedKeys);
 8002134:	f107 0308 	add.w	r3, r7, #8
 8002138:	4618      	mov	r0, r3
 800213a:	f7fe fc67 	bl	8000a0c <KeypadGetKey>
		pressedKey = pressedKeys[0];
 800213e:	7a3b      	ldrb	r3, [r7, #8]
 8002140:	77fb      	strb	r3, [r7, #31]
		switch (GameState) {
 8002142:	4b17      	ldr	r3, [pc, #92]	@ (80021a0 <StartDefaultTask+0x78>)
 8002144:	781b      	ldrb	r3, [r3, #0]
 8002146:	2b03      	cmp	r3, #3
 8002148:	d002      	beq.n	8002150 <StartDefaultTask+0x28>
 800214a:	2b09      	cmp	r3, #9
 800214c:	d023      	beq.n	8002196 <StartDefaultTask+0x6e>
 800214e:	e01e      	b.n	800218e <StartDefaultTask+0x66>
		case SlotIdle:
			if (HAL_GPIO_ReadPin(stop_btn_0_GPIO_Port, stop_btn_0_Pin)) {
 8002150:	2102      	movs	r1, #2
 8002152:	4814      	ldr	r0, [pc, #80]	@ (80021a4 <StartDefaultTask+0x7c>)
 8002154:	f001 fc1a 	bl	800398c <HAL_GPIO_ReadPin>
 8002158:	4603      	mov	r3, r0
 800215a:	2b00      	cmp	r3, #0
 800215c:	d002      	beq.n	8002164 <StartDefaultTask+0x3c>
				GameState = SlotGameStart;
 800215e:	4b10      	ldr	r3, [pc, #64]	@ (80021a0 <StartDefaultTask+0x78>)
 8002160:	2204      	movs	r2, #4
 8002162:	701a      	strb	r2, [r3, #0]
			}
			// the control display is always in the menu dialog
			
			switch (pressedKey) {
 8002164:	7ffb      	ldrb	r3, [r7, #31]
 8002166:	2b33      	cmp	r3, #51	@ 0x33
 8002168:	d10f      	bne.n	800218a <StartDefaultTask+0x62>
			case '3':
				//elivate the control display
				osThreadSetPriority(main_displayHandle, osPriorityLow);
 800216a:	4b0f      	ldr	r3, [pc, #60]	@ (80021a8 <StartDefaultTask+0x80>)
 800216c:	681b      	ldr	r3, [r3, #0]
 800216e:	2108      	movs	r1, #8
 8002170:	4618      	mov	r0, r3
 8002172:	f004 f9ab 	bl	80064cc <osThreadSetPriority>
				osThreadSetPriority(controlDisplayHandle, osPriorityNormal);
 8002176:	4b0d      	ldr	r3, [pc, #52]	@ (80021ac <StartDefaultTask+0x84>)
 8002178:	681b      	ldr	r3, [r3, #0]
 800217a:	2118      	movs	r1, #24
 800217c:	4618      	mov	r0, r3
 800217e:	f004 f9a5 	bl	80064cc <osThreadSetPriority>
				GameState = SlotUIDrawChance;
 8002182:	4b07      	ldr	r3, [pc, #28]	@ (80021a0 <StartDefaultTask+0x78>)
 8002184:	2208      	movs	r2, #8
 8002186:	701a      	strb	r2, [r3, #0]
				break;
 8002188:	e000      	b.n	800218c <StartDefaultTask+0x64>
			default:
				break;
 800218a:	bf00      	nop
			}
			break;
 800218c:	e004      	b.n	8002198 <StartDefaultTask+0x70>
		case SlotSetChance:

			break;
		default:
			osDelay(100);
 800218e:	2064      	movs	r0, #100	@ 0x64
 8002190:	f004 f9c6 	bl	8006520 <osDelay>
			break;
 8002194:	e000      	b.n	8002198 <StartDefaultTask+0x70>
			break;
 8002196:	bf00      	nop
		}
		osDelay(50);
 8002198:	2032      	movs	r0, #50	@ 0x32
 800219a:	f004 f9c1 	bl	8006520 <osDelay>
		KeypadGetKey(&pressedKeys);
 800219e:	e7c9      	b.n	8002134 <StartDefaultTask+0xc>
 80021a0:	20008090 	.word	0x20008090
 80021a4:	40020000 	.word	0x40020000
 80021a8:	20008098 	.word	0x20008098
 80021ac:	200080a0 	.word	0x200080a0

080021b0 <main_display_task>:
* @param argument: Not used
* @retval None
*/
/* USER CODE END Header_main_display_task */
void main_display_task(void *argument)
{
 80021b0:	b580      	push	{r7, lr}
 80021b2:	b086      	sub	sp, #24
 80021b4:	af00      	add	r7, sp, #0
 80021b6:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN main_display_task */
  /* Infinite loop */
	// first reset stuff
	HAL_GPIO_WritePin(display_reset_GPIO_Port, display_reset_Pin,
 80021b8:	2200      	movs	r2, #0
 80021ba:	f44f 4100 	mov.w	r1, #32768	@ 0x8000
 80021be:	4846      	ldr	r0, [pc, #280]	@ (80022d8 <main_display_task+0x128>)
 80021c0:	f001 fbfc 	bl	80039bc <HAL_GPIO_WritePin>
			GPIO_PIN_RESET);
	osDelay(50);
 80021c4:	2032      	movs	r0, #50	@ 0x32
 80021c6:	f004 f9ab 	bl	8006520 <osDelay>
	HAL_GPIO_WritePin(display_reset_GPIO_Port, display_reset_Pin, GPIO_PIN_SET);
 80021ca:	2201      	movs	r2, #1
 80021cc:	f44f 4100 	mov.w	r1, #32768	@ 0x8000
 80021d0:	4841      	ldr	r0, [pc, #260]	@ (80022d8 <main_display_task+0x128>)
 80021d2:	f001 fbf3 	bl	80039bc <HAL_GPIO_WritePin>
	osDelay(200);
 80021d6:	20c8      	movs	r0, #200	@ 0xc8
 80021d8:	f004 f9a2 	bl	8006520 <osDelay>

	uint8_t initialised = 0;
 80021dc:	2300      	movs	r3, #0
 80021de:	75fb      	strb	r3, [r7, #23]
	int ran_symbol = 1;
 80021e0:	2301      	movs	r3, #1
 80021e2:	613b      	str	r3, [r7, #16]
	osDelay(10);
 80021e4:	200a      	movs	r0, #10
 80021e6:	f004 f99b 	bl	8006520 <osDelay>
	uint8_t current_symbol = 0;
 80021ea:	2300      	movs	r3, #0
 80021ec:	733b      	strb	r3, [r7, #12]
	uint8_t roll1_symbol = 0;
 80021ee:	2300      	movs	r3, #0
 80021f0:	73fb      	strb	r3, [r7, #15]
	uint8_t roll2_symbol = 0;
 80021f2:	2300      	movs	r3, #0
 80021f4:	73bb      	strb	r3, [r7, #14]
	uint8_t roll3_symbol = 0;
 80021f6:	2300      	movs	r3, #0
 80021f8:	737b      	strb	r3, [r7, #13]


  for(;;)
  {
		switch (GameState) {
 80021fa:	4b38      	ldr	r3, [pc, #224]	@ (80022dc <main_display_task+0x12c>)
 80021fc:	781b      	ldrb	r3, [r3, #0]
 80021fe:	3b03      	subs	r3, #3
 8002200:	2b04      	cmp	r3, #4
 8002202:	d860      	bhi.n	80022c6 <main_display_task+0x116>
 8002204:	a201      	add	r2, pc, #4	@ (adr r2, 800220c <main_display_task+0x5c>)
 8002206:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800220a:	bf00      	nop
 800220c:	08002221 	.word	0x08002221
 8002210:	08002269 	.word	0x08002269
 8002214:	08002277 	.word	0x08002277
 8002218:	08002285 	.word	0x08002285
 800221c:	08002293 	.word	0x08002293
		case SlotIdle:
			if (initialised == 0
 8002220:	7dfb      	ldrb	r3, [r7, #23]
 8002222:	2b00      	cmp	r3, #0
 8002224:	d10a      	bne.n	800223c <main_display_task+0x8c>
								&& HAL_GPIO_ReadPin(display_wait_GPIO_Port,
 8002226:	2108      	movs	r1, #8
 8002228:	482d      	ldr	r0, [pc, #180]	@ (80022e0 <main_display_task+0x130>)
 800222a:	f001 fbaf 	bl	800398c <HAL_GPIO_ReadPin>
 800222e:	4603      	mov	r3, r0
 8002230:	2b01      	cmp	r3, #1
 8002232:	d103      	bne.n	800223c <main_display_task+0x8c>
			display_wait_Pin) == GPIO_PIN_SET) {
				initialise_main_display();
 8002234:	f000 fb60 	bl	80028f8 <initialise_main_display>
				initialised = 1;
 8002238:	2301      	movs	r3, #1
 800223a:	75fb      	strb	r3, [r7, #23]

			}

			// only send something over SPI if wait is HIGH, wich means ready
			if (initialised
 800223c:	7dfb      	ldrb	r3, [r7, #23]
 800223e:	2b00      	cmp	r3, #0
 8002240:	d00d      	beq.n	800225e <main_display_task+0xae>
					&& HAL_GPIO_ReadPin(display_wait_GPIO_Port,
 8002242:	2108      	movs	r1, #8
 8002244:	4826      	ldr	r0, [pc, #152]	@ (80022e0 <main_display_task+0x130>)
 8002246:	f001 fba1 	bl	800398c <HAL_GPIO_ReadPin>
 800224a:	4603      	mov	r3, r0
 800224c:	2b01      	cmp	r3, #1
 800224e:	d106      	bne.n	800225e <main_display_task+0xae>
							display_wait_Pin) == GPIO_PIN_SET) {

				ran_symbol = !ran_symbol;
 8002250:	693b      	ldr	r3, [r7, #16]
 8002252:	2b00      	cmp	r3, #0
 8002254:	bf0c      	ite	eq
 8002256:	2301      	moveq	r3, #1
 8002258:	2300      	movne	r3, #0
 800225a:	b2db      	uxtb	r3, r3
 800225c:	613b      	str	r3, [r7, #16]
				//RA8876_SLOT_draw_roll(0, ran_symbol);
				//RA8876_SLOT_draw_roll(1, !ran_symbol);
				//RA8876_SLOT_draw_roll(2, ran_symbol);

			}
			osDelay(500);
 800225e:	f44f 70fa 	mov.w	r0, #500	@ 0x1f4
 8002262:	f004 f95d 	bl	8006520 <osDelay>
			break;
 8002266:	e033      	b.n	80022d0 <main_display_task+0x120>
		case SlotGameStart:
			// draw roll one until first button is pressed
			roll1_symbol = RA8876_SLOT_draw_roll(0, 1);
 8002268:	2101      	movs	r1, #1
 800226a:	2000      	movs	r0, #0
 800226c:	f7ff fa46 	bl	80016fc <RA8876_SLOT_draw_roll>
 8002270:	4603      	mov	r3, r0
 8002272:	73fb      	strb	r3, [r7, #15]
			break;
 8002274:	e02c      	b.n	80022d0 <main_display_task+0x120>
		case SlotGameRoll2:
			// first save the selected symbol of the roll before
			roll2_symbol = RA8876_SLOT_draw_roll(1, 1);
 8002276:	2101      	movs	r1, #1
 8002278:	2001      	movs	r0, #1
 800227a:	f7ff fa3f 	bl	80016fc <RA8876_SLOT_draw_roll>
 800227e:	4603      	mov	r3, r0
 8002280:	73bb      	strb	r3, [r7, #14]
			break;
 8002282:	e025      	b.n	80022d0 <main_display_task+0x120>
		case SlotGameRoll3:
			// last roll
			roll3_symbol = RA8876_SLOT_draw_roll(2, 1);
 8002284:	2101      	movs	r1, #1
 8002286:	2002      	movs	r0, #2
 8002288:	f7ff fa38 	bl	80016fc <RA8876_SLOT_draw_roll>
 800228c:	4603      	mov	r3, r0
 800228e:	737b      	strb	r3, [r7, #13]
			break;
 8002290:	e01e      	b.n	80022d0 <main_display_task+0x120>
		case SlotGameEvaluation:
			if (roll3_symbol == roll2_symbol && roll3_symbol == roll1_symbol) {
 8002292:	7b7a      	ldrb	r2, [r7, #13]
 8002294:	7bbb      	ldrb	r3, [r7, #14]
 8002296:	429a      	cmp	r2, r3
 8002298:	d10b      	bne.n	80022b2 <main_display_task+0x102>
 800229a:	7b7a      	ldrb	r2, [r7, #13]
 800229c:	7bfb      	ldrb	r3, [r7, #15]
 800229e:	429a      	cmp	r2, r3
 80022a0:	d107      	bne.n	80022b2 <main_display_task+0x102>
				// winner winner chicken dinner
				MP3_play_sound_effect(4);
 80022a2:	2004      	movs	r0, #4
 80022a4:	f7fe fba3 	bl	80009ee <MP3_play_sound_effect>
				osDelay(7000);
 80022a8:	f641 3058 	movw	r0, #7000	@ 0x1b58
 80022ac:	f004 f938 	bl	8006520 <osDelay>
 80022b0:	e003      	b.n	80022ba <main_display_task+0x10a>
			} else {
				//MP3_play_sound_effect(3);
				osDelay(500);
 80022b2:	f44f 70fa 	mov.w	r0, #500	@ 0x1f4
 80022b6:	f004 f933 	bl	8006520 <osDelay>
			}
			RA8876_SLOT_clear();
 80022ba:	f7ff fa09 	bl	80016d0 <RA8876_SLOT_clear>
			GameState = SlotIdle;
 80022be:	4b07      	ldr	r3, [pc, #28]	@ (80022dc <main_display_task+0x12c>)
 80022c0:	2203      	movs	r2, #3
 80022c2:	701a      	strb	r2, [r3, #0]
			break;
 80022c4:	e004      	b.n	80022d0 <main_display_task+0x120>
		default:
			osDelay(500);
 80022c6:	f44f 70fa 	mov.w	r0, #500	@ 0x1f4
 80022ca:	f004 f929 	bl	8006520 <osDelay>
			break;
 80022ce:	bf00      	nop
		}
		osDelay(150);
 80022d0:	2096      	movs	r0, #150	@ 0x96
 80022d2:	f004 f925 	bl	8006520 <osDelay>
		switch (GameState) {
 80022d6:	e790      	b.n	80021fa <main_display_task+0x4a>
 80022d8:	40020000 	.word	0x40020000
 80022dc:	20008090 	.word	0x20008090
 80022e0:	40020c00 	.word	0x40020c00

080022e4 <buttons_task>:
* @param argument: Not used
* @retval None
*/
/* USER CODE END Header_buttons_task */
void buttons_task(void *argument)
{
 80022e4:	b580      	push	{r7, lr}
 80022e6:	b082      	sub	sp, #8
 80022e8:	af00      	add	r7, sp, #0
 80022ea:	6078      	str	r0, [r7, #4]
  /* Infinite loop */

  for(;;)
  {

		switch (GameState) {
 80022ec:	4b39      	ldr	r3, [pc, #228]	@ (80023d4 <buttons_task+0xf0>)
 80022ee:	781b      	ldrb	r3, [r3, #0]
 80022f0:	3b03      	subs	r3, #3
 80022f2:	2b04      	cmp	r3, #4
 80022f4:	d860      	bhi.n	80023b8 <buttons_task+0xd4>
 80022f6:	a201      	add	r2, pc, #4	@ (adr r2, 80022fc <buttons_task+0x18>)
 80022f8:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80022fc:	08002311 	.word	0x08002311
 8002300:	08002319 	.word	0x08002319
 8002304:	08002355 	.word	0x08002355
 8002308:	0800237d 	.word	0x0800237d
 800230c:	080023a5 	.word	0x080023a5
		case SlotIdle:
			stagger_stop_buttons(75);
 8002310:	204b      	movs	r0, #75	@ 0x4b
 8002312:	f000 fac5 	bl	80028a0 <stagger_stop_buttons>

			break;
 8002316:	e058      	b.n	80023ca <buttons_task+0xe6>
		case SlotGameStart:
			// reset all other buttons
			HAL_GPIO_WritePin(stop_led_0_GPIO_Port, stop_led_0_Pin,
 8002318:	2200      	movs	r2, #0
 800231a:	2101      	movs	r1, #1
 800231c:	482e      	ldr	r0, [pc, #184]	@ (80023d8 <buttons_task+0xf4>)
 800231e:	f001 fb4d 	bl	80039bc <HAL_GPIO_WritePin>
					GPIO_PIN_RESET);
			HAL_GPIO_WritePin(stop_led_1_GPIO_Port, stop_led_1_Pin,
 8002322:	2200      	movs	r2, #0
 8002324:	2104      	movs	r1, #4
 8002326:	482c      	ldr	r0, [pc, #176]	@ (80023d8 <buttons_task+0xf4>)
 8002328:	f001 fb48 	bl	80039bc <HAL_GPIO_WritePin>
					GPIO_PIN_RESET);
			HAL_GPIO_WritePin(stop_led_2_GPIO_Port, stop_led_2_Pin,
 800232c:	2200      	movs	r2, #0
 800232e:	2110      	movs	r1, #16
 8002330:	4829      	ldr	r0, [pc, #164]	@ (80023d8 <buttons_task+0xf4>)
 8002332:	f001 fb43 	bl	80039bc <HAL_GPIO_WritePin>
					GPIO_PIN_RESET);
			HAL_GPIO_TogglePin(stop_led_3_GPIO_Port, stop_led_3_Pin);
 8002336:	2140      	movs	r1, #64	@ 0x40
 8002338:	4827      	ldr	r0, [pc, #156]	@ (80023d8 <buttons_task+0xf4>)
 800233a:	f001 fb58 	bl	80039ee <HAL_GPIO_TogglePin>
			if (HAL_GPIO_ReadPin(stop_btn_3_GPIO_Port, stop_btn_3_Pin)) {
 800233e:	2180      	movs	r1, #128	@ 0x80
 8002340:	4825      	ldr	r0, [pc, #148]	@ (80023d8 <buttons_task+0xf4>)
 8002342:	f001 fb23 	bl	800398c <HAL_GPIO_ReadPin>
 8002346:	4603      	mov	r3, r0
 8002348:	2b00      	cmp	r3, #0
 800234a:	d039      	beq.n	80023c0 <buttons_task+0xdc>
				GameState = SlotGameRoll2;
 800234c:	4b21      	ldr	r3, [pc, #132]	@ (80023d4 <buttons_task+0xf0>)
 800234e:	2205      	movs	r2, #5
 8002350:	701a      	strb	r2, [r3, #0]
			}
			break;
 8002352:	e035      	b.n	80023c0 <buttons_task+0xdc>
		case SlotGameRoll2:
			HAL_GPIO_WritePin(stop_led_3_GPIO_Port, stop_led_3_Pin,
 8002354:	2201      	movs	r2, #1
 8002356:	2140      	movs	r1, #64	@ 0x40
 8002358:	481f      	ldr	r0, [pc, #124]	@ (80023d8 <buttons_task+0xf4>)
 800235a:	f001 fb2f 	bl	80039bc <HAL_GPIO_WritePin>
					GPIO_PIN_SET);
			HAL_GPIO_TogglePin(stop_led_2_GPIO_Port, stop_led_2_Pin);
 800235e:	2110      	movs	r1, #16
 8002360:	481d      	ldr	r0, [pc, #116]	@ (80023d8 <buttons_task+0xf4>)
 8002362:	f001 fb44 	bl	80039ee <HAL_GPIO_TogglePin>
			if (HAL_GPIO_ReadPin(stop_btn_2_GPIO_Port, stop_btn_2_Pin)) {
 8002366:	2120      	movs	r1, #32
 8002368:	481b      	ldr	r0, [pc, #108]	@ (80023d8 <buttons_task+0xf4>)
 800236a:	f001 fb0f 	bl	800398c <HAL_GPIO_ReadPin>
 800236e:	4603      	mov	r3, r0
 8002370:	2b00      	cmp	r3, #0
 8002372:	d027      	beq.n	80023c4 <buttons_task+0xe0>
				GameState = SlotGameRoll3;
 8002374:	4b17      	ldr	r3, [pc, #92]	@ (80023d4 <buttons_task+0xf0>)
 8002376:	2206      	movs	r2, #6
 8002378:	701a      	strb	r2, [r3, #0]
			}
			break;
 800237a:	e023      	b.n	80023c4 <buttons_task+0xe0>
		case SlotGameRoll3:
			HAL_GPIO_WritePin(stop_led_2_GPIO_Port, stop_led_2_Pin,
 800237c:	2201      	movs	r2, #1
 800237e:	2110      	movs	r1, #16
 8002380:	4815      	ldr	r0, [pc, #84]	@ (80023d8 <buttons_task+0xf4>)
 8002382:	f001 fb1b 	bl	80039bc <HAL_GPIO_WritePin>
					GPIO_PIN_SET);
			HAL_GPIO_TogglePin(stop_led_1_GPIO_Port, stop_led_1_Pin);
 8002386:	2104      	movs	r1, #4
 8002388:	4813      	ldr	r0, [pc, #76]	@ (80023d8 <buttons_task+0xf4>)
 800238a:	f001 fb30 	bl	80039ee <HAL_GPIO_TogglePin>
			if (HAL_GPIO_ReadPin(stop_btn_1_GPIO_Port, stop_btn_1_Pin)) {
 800238e:	2108      	movs	r1, #8
 8002390:	4811      	ldr	r0, [pc, #68]	@ (80023d8 <buttons_task+0xf4>)
 8002392:	f001 fafb 	bl	800398c <HAL_GPIO_ReadPin>
 8002396:	4603      	mov	r3, r0
 8002398:	2b00      	cmp	r3, #0
 800239a:	d015      	beq.n	80023c8 <buttons_task+0xe4>
				GameState = SlotGameEvaluation;
 800239c:	4b0d      	ldr	r3, [pc, #52]	@ (80023d4 <buttons_task+0xf0>)
 800239e:	2207      	movs	r2, #7
 80023a0:	701a      	strb	r2, [r3, #0]
			}
			break;
 80023a2:	e011      	b.n	80023c8 <buttons_task+0xe4>
		case SlotGameEvaluation:
			write_stop_buttons(GPIO_PIN_SET);
 80023a4:	2001      	movs	r0, #1
 80023a6:	f000 fa57 	bl	8002858 <write_stop_buttons>
			osDelay(150);
 80023aa:	2096      	movs	r0, #150	@ 0x96
 80023ac:	f004 f8b8 	bl	8006520 <osDelay>
			write_stop_buttons(GPIO_PIN_RESET);
 80023b0:	2000      	movs	r0, #0
 80023b2:	f000 fa51 	bl	8002858 <write_stop_buttons>
			break;
 80023b6:	e008      	b.n	80023ca <buttons_task+0xe6>
		default:
			osDelay(250);
 80023b8:	20fa      	movs	r0, #250	@ 0xfa
 80023ba:	f004 f8b1 	bl	8006520 <osDelay>
			break;
 80023be:	e004      	b.n	80023ca <buttons_task+0xe6>
			break;
 80023c0:	bf00      	nop
 80023c2:	e002      	b.n	80023ca <buttons_task+0xe6>
			break;
 80023c4:	bf00      	nop
 80023c6:	e000      	b.n	80023ca <buttons_task+0xe6>
			break;
 80023c8:	bf00      	nop
		}
		osDelay(150);
 80023ca:	2096      	movs	r0, #150	@ 0x96
 80023cc:	f004 f8a8 	bl	8006520 <osDelay>
		switch (GameState) {
 80023d0:	e78c      	b.n	80022ec <buttons_task+0x8>
 80023d2:	bf00      	nop
 80023d4:	20008090 	.word	0x20008090
 80023d8:	40020000 	.word	0x40020000

080023dc <control_display>:
* @param argument: Not used
* @retval None
*/
/* USER CODE END Header_control_display */
void control_display(void *argument)
{
 80023dc:	b580      	push	{r7, lr}
 80023de:	b08e      	sub	sp, #56	@ 0x38
 80023e0:	af00      	add	r7, sp, #0
 80023e2:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN control_display */
  /* Infinite loop */
	char pressedKey = ' ';
 80023e4:	2320      	movs	r3, #32
 80023e6:	f887 3035 	strb.w	r3, [r7, #53]	@ 0x35
	char passwordAttempt[5] = { 0, 0, 0, 0, '\0' };
 80023ea:	f107 0328 	add.w	r3, r7, #40	@ 0x28
 80023ee:	2200      	movs	r2, #0
 80023f0:	601a      	str	r2, [r3, #0]
 80023f2:	711a      	strb	r2, [r3, #4]
	char hiddenDigits[5] = { 0, 0, 0, 0, '\0' };
 80023f4:	f107 0320 	add.w	r3, r7, #32
 80023f8:	2200      	movs	r2, #0
 80023fa:	601a      	str	r2, [r3, #0]
 80023fc:	711a      	strb	r2, [r3, #4]
	uint8_t passwordIndex = 0;
 80023fe:	2300      	movs	r3, #0
 8002400:	f887 3037 	strb.w	r3, [r7, #55]	@ 0x37
	char enter_win_percent[4] = { 0, 0, 0, '\0' };
 8002404:	2300      	movs	r3, #0
 8002406:	61fb      	str	r3, [r7, #28]
	uint8_t enter_win_percent_index = 0;
 8002408:	2300      	movs	r3, #0
 800240a:	f887 3036 	strb.w	r3, [r7, #54]	@ 0x36
	uint8_t temp_win_rate = 0;
 800240e:	2300      	movs	r3, #0
 8002410:	f887 3034 	strb.w	r3, [r7, #52]	@ 0x34
	LCD_Init();
 8002414:	f7fe f968 	bl	80006e8 <LCD_Init>
	LCD_PrintString("Starting Up");
 8002418:	48c8      	ldr	r0, [pc, #800]	@ (800273c <control_display+0x360>)
 800241a:	f7fe f9c1 	bl	80007a0 <LCD_PrintString>
	MP3_init();
 800241e:	f7fe faaf 	bl	8000980 <MP3_init>
	LCD_Clear();
 8002422:	f7fe f9da 	bl	80007da <LCD_Clear>
	char *password = "1230";
 8002426:	4bc6      	ldr	r3, [pc, #792]	@ (8002740 <control_display+0x364>)
 8002428:	633b      	str	r3, [r7, #48]	@ 0x30
  for(;;)
  {
		char pressed_keys[20];
		KeypadGetKey(&pressed_keys);
 800242a:	f107 0308 	add.w	r3, r7, #8
 800242e:	4618      	mov	r0, r3
 8002430:	f7fe faec 	bl	8000a0c <KeypadGetKey>
		pressedKey = pressed_keys[0];
 8002434:	7a3b      	ldrb	r3, [r7, #8]
 8002436:	f887 3035 	strb.w	r3, [r7, #53]	@ 0x35
		switch (GameState) {
 800243a:	4bc2      	ldr	r3, [pc, #776]	@ (8002744 <control_display+0x368>)
 800243c:	781b      	ldrb	r3, [r3, #0]
 800243e:	2b09      	cmp	r3, #9
 8002440:	f200 815a 	bhi.w	80026f8 <control_display+0x31c>
 8002444:	a201      	add	r2, pc, #4	@ (adr r2, 800244c <control_display+0x70>)
 8002446:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800244a:	bf00      	nop
 800244c:	08002475 	.word	0x08002475
 8002450:	080024b5 	.word	0x080024b5
 8002454:	0800253b 	.word	0x0800253b
 8002458:	080026f9 	.word	0x080026f9
 800245c:	080026f9 	.word	0x080026f9
 8002460:	080026f9 	.word	0x080026f9
 8002464:	080026f9 	.word	0x080026f9
 8002468:	080026f9 	.word	0x080026f9
 800246c:	08002565 	.word	0x08002565
 8002470:	08002571 	.word	0x08002571
		case SlotLocked:
			LCD_SetCursor(0, 0);
 8002474:	2100      	movs	r1, #0
 8002476:	2000      	movs	r0, #0
 8002478:	f7fe f9ba 	bl	80007f0 <LCD_SetCursor>
			LCD_PrintString("#-----Password-----#");
 800247c:	48b2      	ldr	r0, [pc, #712]	@ (8002748 <control_display+0x36c>)
 800247e:	f7fe f98f 	bl	80007a0 <LCD_PrintString>
			LCD_SetCursor(0, 1);
 8002482:	2101      	movs	r1, #1
 8002484:	2000      	movs	r0, #0
 8002486:	f7fe f9b3 	bl	80007f0 <LCD_SetCursor>
			LCD_PrintString("#                  #");
 800248a:	48b0      	ldr	r0, [pc, #704]	@ (800274c <control_display+0x370>)
 800248c:	f7fe f988 	bl	80007a0 <LCD_PrintString>
			LCD_SetCursor(0, 2);
 8002490:	2102      	movs	r1, #2
 8002492:	2000      	movs	r0, #0
 8002494:	f7fe f9ac 	bl	80007f0 <LCD_SetCursor>
			LCD_PrintString("#                  #");
 8002498:	48ac      	ldr	r0, [pc, #688]	@ (800274c <control_display+0x370>)
 800249a:	f7fe f981 	bl	80007a0 <LCD_PrintString>
			LCD_SetCursor(0, 3);
 800249e:	2103      	movs	r1, #3
 80024a0:	2000      	movs	r0, #0
 80024a2:	f7fe f9a5 	bl	80007f0 <LCD_SetCursor>
			LCD_PrintString("#------------------#");
 80024a6:	48aa      	ldr	r0, [pc, #680]	@ (8002750 <control_display+0x374>)
 80024a8:	f7fe f97a 	bl	80007a0 <LCD_PrintString>
			GameState = SlotEnterPassword;
 80024ac:	4ba5      	ldr	r3, [pc, #660]	@ (8002744 <control_display+0x368>)
 80024ae:	2201      	movs	r2, #1
 80024b0:	701a      	strb	r2, [r3, #0]
			break;
 80024b2:	e13f      	b.n	8002734 <control_display+0x358>
		case SlotEnterPassword:
			if (pressedKey == 0) {
 80024b4:	f897 3035 	ldrb.w	r3, [r7, #53]	@ 0x35
 80024b8:	2b00      	cmp	r3, #0
 80024ba:	f000 813a 	beq.w	8002732 <control_display+0x356>
				break;
			}
			passwordAttempt[passwordIndex] = pressedKey;
 80024be:	f897 3037 	ldrb.w	r3, [r7, #55]	@ 0x37
 80024c2:	3338      	adds	r3, #56	@ 0x38
 80024c4:	443b      	add	r3, r7
 80024c6:	f897 2035 	ldrb.w	r2, [r7, #53]	@ 0x35
 80024ca:	f803 2c10 	strb.w	r2, [r3, #-16]
			hiddenDigits[passwordIndex] = '*';
 80024ce:	f897 3037 	ldrb.w	r3, [r7, #55]	@ 0x37
 80024d2:	3338      	adds	r3, #56	@ 0x38
 80024d4:	443b      	add	r3, r7
 80024d6:	222a      	movs	r2, #42	@ 0x2a
 80024d8:	f803 2c18 	strb.w	r2, [r3, #-24]
			LCD_SetCursor(8, 1);
 80024dc:	2101      	movs	r1, #1
 80024de:	2008      	movs	r0, #8
 80024e0:	f7fe f986 	bl	80007f0 <LCD_SetCursor>
			LCD_PrintString(hiddenDigits);
 80024e4:	f107 0320 	add.w	r3, r7, #32
 80024e8:	4618      	mov	r0, r3
 80024ea:	f7fe f959 	bl	80007a0 <LCD_PrintString>
			LCD_SetCursor(8, 2);
 80024ee:	2102      	movs	r1, #2
 80024f0:	2008      	movs	r0, #8
 80024f2:	f7fe f97d 	bl	80007f0 <LCD_SetCursor>
			LCD_PrintString(hiddenDigits);
 80024f6:	f107 0320 	add.w	r3, r7, #32
 80024fa:	4618      	mov	r0, r3
 80024fc:	f7fe f950 	bl	80007a0 <LCD_PrintString>

			if (passwordIndex >= 3) {
 8002500:	f897 3037 	ldrb.w	r3, [r7, #55]	@ 0x37
 8002504:	2b02      	cmp	r3, #2
 8002506:	d90f      	bls.n	8002528 <control_display+0x14c>
				if (strcmp(password, passwordAttempt) == 0) {
 8002508:	f107 0328 	add.w	r3, r7, #40	@ 0x28
 800250c:	4619      	mov	r1, r3
 800250e:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 8002510:	f7fd fe66 	bl	80001e0 <strcmp>
 8002514:	4603      	mov	r3, r0
 8002516:	2b00      	cmp	r3, #0
 8002518:	d102      	bne.n	8002520 <control_display+0x144>
					GameState = SlotStartup;
 800251a:	4b8a      	ldr	r3, [pc, #552]	@ (8002744 <control_display+0x368>)
 800251c:	2202      	movs	r2, #2
 800251e:	701a      	strb	r2, [r3, #0]
				}
				passwordIndex = 0;
 8002520:	2300      	movs	r3, #0
 8002522:	f887 3037 	strb.w	r3, [r7, #55]	@ 0x37
 8002526:	e004      	b.n	8002532 <control_display+0x156>

			} else {
				passwordIndex++;
 8002528:	f897 3037 	ldrb.w	r3, [r7, #55]	@ 0x37
 800252c:	3301      	adds	r3, #1
 800252e:	f887 3037 	strb.w	r3, [r7, #55]	@ 0x37
			}
			// delay for simple debouncing
			osDelay(250);
 8002532:	20fa      	movs	r0, #250	@ 0xfa
 8002534:	f003 fff4 	bl	8006520 <osDelay>
			break;
 8002538:	e0fc      	b.n	8002734 <control_display+0x358>
		case SlotStartup:
			// state for the intermediate directly after unlocking
			// we lower the priority of this task
			LCD_Clear();
 800253a:	f7fe f94e 	bl	80007da <LCD_Clear>
			MP3_play_folder(1);
 800253e:	2001      	movs	r0, #1
 8002540:	f7fe fa45 	bl	80009ce <MP3_play_folder>
			GameState = SlotIdle;
 8002544:	4b7f      	ldr	r3, [pc, #508]	@ (8002744 <control_display+0x368>)
 8002546:	2203      	movs	r2, #3
 8002548:	701a      	strb	r2, [r3, #0]
			osThreadSetPriority(main_displayHandle, osPriorityNormal);
 800254a:	4b82      	ldr	r3, [pc, #520]	@ (8002754 <control_display+0x378>)
 800254c:	681b      	ldr	r3, [r3, #0]
 800254e:	2118      	movs	r1, #24
 8002550:	4618      	mov	r0, r3
 8002552:	f003 ffbb 	bl	80064cc <osThreadSetPriority>
			osThreadSetPriority(controlDisplayHandle, osPriorityLow);
 8002556:	4b80      	ldr	r3, [pc, #512]	@ (8002758 <control_display+0x37c>)
 8002558:	681b      	ldr	r3, [r3, #0]
 800255a:	2108      	movs	r1, #8
 800255c:	4618      	mov	r0, r3
 800255e:	f003 ffb5 	bl	80064cc <osThreadSetPriority>
			break;
 8002562:	e0e7      	b.n	8002734 <control_display+0x358>
		case SlotUIDrawChance:
			ui_draw_chance();
 8002564:	f000 f942 	bl	80027ec <ui_draw_chance>
			GameState = SlotSetChance;
 8002568:	4b76      	ldr	r3, [pc, #472]	@ (8002744 <control_display+0x368>)
 800256a:	2209      	movs	r2, #9
 800256c:	701a      	strb	r2, [r3, #0]
			break;
 800256e:	e0e1      	b.n	8002734 <control_display+0x358>
		case SlotSetChance:
			// this is not optimal, but the menu wouldnt work otherwise
			switch (pressedKey) {
 8002570:	f897 3035 	ldrb.w	r3, [r7, #53]	@ 0x35
 8002574:	2b00      	cmp	r3, #0
 8002576:	f000 80bd 	beq.w	80026f4 <control_display+0x318>
 800257a:	2b00      	cmp	r3, #0
 800257c:	f2c0 8088 	blt.w	8002690 <control_display+0x2b4>
 8002580:	2b44      	cmp	r3, #68	@ 0x44
 8002582:	f300 8085 	bgt.w	8002690 <control_display+0x2b4>
 8002586:	2b23      	cmp	r3, #35	@ 0x23
 8002588:	f2c0 8082 	blt.w	8002690 <control_display+0x2b4>
 800258c:	3b23      	subs	r3, #35	@ 0x23
 800258e:	2b21      	cmp	r3, #33	@ 0x21
 8002590:	d87e      	bhi.n	8002690 <control_display+0x2b4>
 8002592:	a201      	add	r2, pc, #4	@ (adr r2, 8002598 <control_display+0x1bc>)
 8002594:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8002598:	080026f5 	.word	0x080026f5
 800259c:	08002691 	.word	0x08002691
 80025a0:	08002691 	.word	0x08002691
 80025a4:	08002691 	.word	0x08002691
 80025a8:	08002691 	.word	0x08002691
 80025ac:	08002691 	.word	0x08002691
 80025b0:	08002691 	.word	0x08002691
 80025b4:	080026f5 	.word	0x080026f5
 80025b8:	08002691 	.word	0x08002691
 80025bc:	08002691 	.word	0x08002691
 80025c0:	08002691 	.word	0x08002691
 80025c4:	08002691 	.word	0x08002691
 80025c8:	08002691 	.word	0x08002691
 80025cc:	08002691 	.word	0x08002691
 80025d0:	08002691 	.word	0x08002691
 80025d4:	08002691 	.word	0x08002691
 80025d8:	08002691 	.word	0x08002691
 80025dc:	08002691 	.word	0x08002691
 80025e0:	08002691 	.word	0x08002691
 80025e4:	08002691 	.word	0x08002691
 80025e8:	08002691 	.word	0x08002691
 80025ec:	08002691 	.word	0x08002691
 80025f0:	08002691 	.word	0x08002691
 80025f4:	08002691 	.word	0x08002691
 80025f8:	08002691 	.word	0x08002691
 80025fc:	08002691 	.word	0x08002691
 8002600:	08002691 	.word	0x08002691
 8002604:	08002691 	.word	0x08002691
 8002608:	08002691 	.word	0x08002691
 800260c:	08002691 	.word	0x08002691
 8002610:	08002621 	.word	0x08002621
 8002614:	0800265d 	.word	0x0800265d
 8002618:	080026f5 	.word	0x080026f5
 800261c:	080026f5 	.word	0x080026f5
			case '#':
			case 0:
				break;
			case 'A':
				// always go into idle after new percentage
				win_rate_percent = new_win_rate_percent;
 8002620:	4b4e      	ldr	r3, [pc, #312]	@ (800275c <control_display+0x380>)
 8002622:	781a      	ldrb	r2, [r3, #0]
 8002624:	4b4e      	ldr	r3, [pc, #312]	@ (8002760 <control_display+0x384>)
 8002626:	701a      	strb	r2, [r3, #0]
				GameState = SlotIdle;
 8002628:	4b46      	ldr	r3, [pc, #280]	@ (8002744 <control_display+0x368>)
 800262a:	2203      	movs	r2, #3
 800262c:	701a      	strb	r2, [r3, #0]
				memset(enter_win_percent, 0, sizeof(enter_win_percent));
 800262e:	f107 031c 	add.w	r3, r7, #28
 8002632:	2204      	movs	r2, #4
 8002634:	2100      	movs	r1, #0
 8002636:	4618      	mov	r0, r3
 8002638:	f006 fd1c 	bl	8009074 <memset>
				enter_win_percent_index = 0;
 800263c:	2300      	movs	r3, #0
 800263e:	f887 3036 	strb.w	r3, [r7, #54]	@ 0x36

				osThreadSetPriority(main_displayHandle, osPriorityNormal);
 8002642:	4b44      	ldr	r3, [pc, #272]	@ (8002754 <control_display+0x378>)
 8002644:	681b      	ldr	r3, [r3, #0]
 8002646:	2118      	movs	r1, #24
 8002648:	4618      	mov	r0, r3
 800264a:	f003 ff3f 	bl	80064cc <osThreadSetPriority>
				osThreadSetPriority(controlDisplayHandle, osPriorityLow);
 800264e:	4b42      	ldr	r3, [pc, #264]	@ (8002758 <control_display+0x37c>)
 8002650:	681b      	ldr	r3, [r3, #0]
 8002652:	2108      	movs	r1, #8
 8002654:	4618      	mov	r0, r3
 8002656:	f003 ff39 	bl	80064cc <osThreadSetPriority>

				break;
 800265a:	e04c      	b.n	80026f6 <control_display+0x31a>
			case 'B':
				GameState = SlotIdle;
 800265c:	4b39      	ldr	r3, [pc, #228]	@ (8002744 <control_display+0x368>)
 800265e:	2203      	movs	r2, #3
 8002660:	701a      	strb	r2, [r3, #0]
				memset(enter_win_percent, 0, sizeof(enter_win_percent));
 8002662:	f107 031c 	add.w	r3, r7, #28
 8002666:	2204      	movs	r2, #4
 8002668:	2100      	movs	r1, #0
 800266a:	4618      	mov	r0, r3
 800266c:	f006 fd02 	bl	8009074 <memset>
				enter_win_percent_index = 0;
 8002670:	2300      	movs	r3, #0
 8002672:	f887 3036 	strb.w	r3, [r7, #54]	@ 0x36

				osThreadSetPriority(main_displayHandle, osPriorityNormal);
 8002676:	4b37      	ldr	r3, [pc, #220]	@ (8002754 <control_display+0x378>)
 8002678:	681b      	ldr	r3, [r3, #0]
 800267a:	2118      	movs	r1, #24
 800267c:	4618      	mov	r0, r3
 800267e:	f003 ff25 	bl	80064cc <osThreadSetPriority>
				osThreadSetPriority(controlDisplayHandle, osPriorityLow);
 8002682:	4b35      	ldr	r3, [pc, #212]	@ (8002758 <control_display+0x37c>)
 8002684:	681b      	ldr	r3, [r3, #0]
 8002686:	2108      	movs	r1, #8
 8002688:	4618      	mov	r0, r3
 800268a:	f003 ff1f 	bl	80064cc <osThreadSetPriority>
				break;
 800268e:	e032      	b.n	80026f6 <control_display+0x31a>
			default:
				enter_win_percent[enter_win_percent_index] = pressedKey;
 8002690:	f897 3036 	ldrb.w	r3, [r7, #54]	@ 0x36
 8002694:	3338      	adds	r3, #56	@ 0x38
 8002696:	443b      	add	r3, r7
 8002698:	f897 2035 	ldrb.w	r2, [r7, #53]	@ 0x35
 800269c:	f803 2c1c 	strb.w	r2, [r3, #-28]

				LCD_SetCursor(9, 2);
 80026a0:	2102      	movs	r1, #2
 80026a2:	2009      	movs	r0, #9
 80026a4:	f7fe f8a4 	bl	80007f0 <LCD_SetCursor>
				LCD_PrintString(enter_win_percent);
 80026a8:	f107 031c 	add.w	r3, r7, #28
 80026ac:	4618      	mov	r0, r3
 80026ae:	f7fe f877 	bl	80007a0 <LCD_PrintString>
				if (enter_win_percent_index >= 2) {
 80026b2:	f897 3036 	ldrb.w	r3, [r7, #54]	@ 0x36
 80026b6:	2b01      	cmp	r3, #1
 80026b8:	d913      	bls.n	80026e2 <control_display+0x306>
					enter_win_percent_index = 0;
 80026ba:	2300      	movs	r3, #0
 80026bc:	f887 3036 	strb.w	r3, [r7, #54]	@ 0x36
					temp_win_rate = custom_parse_win_rate(enter_win_percent);
 80026c0:	f107 031c 	add.w	r3, r7, #28
 80026c4:	4618      	mov	r0, r3
 80026c6:	f000 f855 	bl	8002774 <custom_parse_win_rate>
 80026ca:	4603      	mov	r3, r0
 80026cc:	f887 3034 	strb.w	r3, [r7, #52]	@ 0x34
					if (temp_win_rate > 0) {
 80026d0:	f897 3034 	ldrb.w	r3, [r7, #52]	@ 0x34
 80026d4:	2b00      	cmp	r3, #0
 80026d6:	d009      	beq.n	80026ec <control_display+0x310>
						new_win_rate_percent = temp_win_rate;
 80026d8:	4a20      	ldr	r2, [pc, #128]	@ (800275c <control_display+0x380>)
 80026da:	f897 3034 	ldrb.w	r3, [r7, #52]	@ 0x34
 80026de:	7013      	strb	r3, [r2, #0]
 80026e0:	e004      	b.n	80026ec <control_display+0x310>
					}
				} else {
					enter_win_percent_index++;
 80026e2:	f897 3036 	ldrb.w	r3, [r7, #54]	@ 0x36
 80026e6:	3301      	adds	r3, #1
 80026e8:	f887 3036 	strb.w	r3, [r7, #54]	@ 0x36
				}
				osDelay(250);
 80026ec:	20fa      	movs	r0, #250	@ 0xfa
 80026ee:	f003 ff17 	bl	8006520 <osDelay>
				break;
 80026f2:	e000      	b.n	80026f6 <control_display+0x31a>
				break;
 80026f4:	bf00      	nop
			}
			break;
 80026f6:	e01d      	b.n	8002734 <control_display+0x358>
		default:

			LCD_SetCursor(0, 0);
 80026f8:	2100      	movs	r1, #0
 80026fa:	2000      	movs	r0, #0
 80026fc:	f7fe f878 	bl	80007f0 <LCD_SetCursor>
			LCD_PrintString("     1) Audio       ");
 8002700:	4818      	ldr	r0, [pc, #96]	@ (8002764 <control_display+0x388>)
 8002702:	f7fe f84d 	bl	80007a0 <LCD_PrintString>
			LCD_SetCursor(0, 1);
 8002706:	2101      	movs	r1, #1
 8002708:	2000      	movs	r0, #0
 800270a:	f7fe f871 	bl	80007f0 <LCD_SetCursor>
			LCD_PrintString("     2) Stats       ");
 800270e:	4816      	ldr	r0, [pc, #88]	@ (8002768 <control_display+0x38c>)
 8002710:	f7fe f846 	bl	80007a0 <LCD_PrintString>
			LCD_SetCursor(0, 2);
 8002714:	2102      	movs	r1, #2
 8002716:	2000      	movs	r0, #0
 8002718:	f7fe f86a 	bl	80007f0 <LCD_SetCursor>
			LCD_PrintString("     3) Chance      ");
 800271c:	4813      	ldr	r0, [pc, #76]	@ (800276c <control_display+0x390>)
 800271e:	f7fe f83f 	bl	80007a0 <LCD_PrintString>
			LCD_SetCursor(0, 3);
 8002722:	2103      	movs	r1, #3
 8002724:	2000      	movs	r0, #0
 8002726:	f7fe f863 	bl	80007f0 <LCD_SetCursor>
			LCD_PrintString("  Made by Alexander ");
 800272a:	4811      	ldr	r0, [pc, #68]	@ (8002770 <control_display+0x394>)
 800272c:	f7fe f838 	bl	80007a0 <LCD_PrintString>
			break;
 8002730:	e000      	b.n	8002734 <control_display+0x358>
				break;
 8002732:	bf00      	nop
		}
		osDelay(250);
 8002734:	20fa      	movs	r0, #250	@ 0xfa
 8002736:	f003 fef3 	bl	8006520 <osDelay>
  {
 800273a:	e676      	b.n	800242a <control_display+0x4e>
 800273c:	08009a88 	.word	0x08009a88
 8002740:	08009a94 	.word	0x08009a94
 8002744:	20008090 	.word	0x20008090
 8002748:	08009a9c 	.word	0x08009a9c
 800274c:	08009ab4 	.word	0x08009ab4
 8002750:	08009acc 	.word	0x08009acc
 8002754:	20008098 	.word	0x20008098
 8002758:	200080a0 	.word	0x200080a0
 800275c:	2000000b 	.word	0x2000000b
 8002760:	2000000a 	.word	0x2000000a
 8002764:	08009ae4 	.word	0x08009ae4
 8002768:	08009afc 	.word	0x08009afc
 800276c:	08009b14 	.word	0x08009b14
 8002770:	08009b2c 	.word	0x08009b2c

08002774 <custom_parse_win_rate>:
  /* USER CODE END control_display */
}

/* Private application code --------------------------------------------------*/
/* USER CODE BEGIN Application */
uint8_t custom_parse_win_rate(const char *win_rate_str) {
 8002774:	b480      	push	{r7}
 8002776:	b087      	sub	sp, #28
 8002778:	af00      	add	r7, sp, #0
 800277a:	6078      	str	r0, [r7, #4]
	int value = 0;
 800277c:	2300      	movs	r3, #0
 800277e:	617b      	str	r3, [r7, #20]
	for (int i = 0; i < 3; i++) {
 8002780:	2300      	movs	r3, #0
 8002782:	613b      	str	r3, [r7, #16]
 8002784:	e01b      	b.n	80027be <custom_parse_win_rate+0x4a>
		char c = win_rate_str[i];
 8002786:	693b      	ldr	r3, [r7, #16]
 8002788:	687a      	ldr	r2, [r7, #4]
 800278a:	4413      	add	r3, r2
 800278c:	781b      	ldrb	r3, [r3, #0]
 800278e:	73fb      	strb	r3, [r7, #15]
		if (c < '0' || c > '9') {
 8002790:	7bfb      	ldrb	r3, [r7, #15]
 8002792:	2b2f      	cmp	r3, #47	@ 0x2f
 8002794:	d902      	bls.n	800279c <custom_parse_win_rate+0x28>
 8002796:	7bfb      	ldrb	r3, [r7, #15]
 8002798:	2b39      	cmp	r3, #57	@ 0x39
 800279a:	d901      	bls.n	80027a0 <custom_parse_win_rate+0x2c>
			return 0;
 800279c:	2300      	movs	r3, #0
 800279e:	e01e      	b.n	80027de <custom_parse_win_rate+0x6a>
		}
		int digit = c - '0';
 80027a0:	7bfb      	ldrb	r3, [r7, #15]
 80027a2:	3b30      	subs	r3, #48	@ 0x30
 80027a4:	60bb      	str	r3, [r7, #8]
		value = (value * 10) + digit;
 80027a6:	697a      	ldr	r2, [r7, #20]
 80027a8:	4613      	mov	r3, r2
 80027aa:	009b      	lsls	r3, r3, #2
 80027ac:	4413      	add	r3, r2
 80027ae:	005b      	lsls	r3, r3, #1
 80027b0:	461a      	mov	r2, r3
 80027b2:	68bb      	ldr	r3, [r7, #8]
 80027b4:	4413      	add	r3, r2
 80027b6:	617b      	str	r3, [r7, #20]
	for (int i = 0; i < 3; i++) {
 80027b8:	693b      	ldr	r3, [r7, #16]
 80027ba:	3301      	adds	r3, #1
 80027bc:	613b      	str	r3, [r7, #16]
 80027be:	693b      	ldr	r3, [r7, #16]
 80027c0:	2b02      	cmp	r3, #2
 80027c2:	dde0      	ble.n	8002786 <custom_parse_win_rate+0x12>
	}
	if (value > 100) {
 80027c4:	697b      	ldr	r3, [r7, #20]
 80027c6:	2b64      	cmp	r3, #100	@ 0x64
 80027c8:	dd02      	ble.n	80027d0 <custom_parse_win_rate+0x5c>
		value = 100;
 80027ca:	2364      	movs	r3, #100	@ 0x64
 80027cc:	617b      	str	r3, [r7, #20]
 80027ce:	e004      	b.n	80027da <custom_parse_win_rate+0x66>
	}
	else if (value == 0) {
 80027d0:	697b      	ldr	r3, [r7, #20]
 80027d2:	2b00      	cmp	r3, #0
 80027d4:	d101      	bne.n	80027da <custom_parse_win_rate+0x66>
		value = 1;
 80027d6:	2301      	movs	r3, #1
 80027d8:	617b      	str	r3, [r7, #20]
	}
	return (value);
 80027da:	697b      	ldr	r3, [r7, #20]
 80027dc:	b2db      	uxtb	r3, r3
}
 80027de:	4618      	mov	r0, r3
 80027e0:	371c      	adds	r7, #28
 80027e2:	46bd      	mov	sp, r7
 80027e4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80027e8:	4770      	bx	lr
	...

080027ec <ui_draw_chance>:
void ui_draw_chance() {
 80027ec:	b580      	push	{r7, lr}
 80027ee:	b086      	sub	sp, #24
 80027f0:	af00      	add	r7, sp, #0
	// set the win percentage 1-100
	char win_rate_str[21];
	snprintf(win_rate_str, sizeof(win_rate_str), "#    OLD %03d       #",
 80027f2:	4b14      	ldr	r3, [pc, #80]	@ (8002844 <ui_draw_chance+0x58>)
 80027f4:	781b      	ldrb	r3, [r3, #0]
 80027f6:	4638      	mov	r0, r7
 80027f8:	4a13      	ldr	r2, [pc, #76]	@ (8002848 <ui_draw_chance+0x5c>)
 80027fa:	2115      	movs	r1, #21
 80027fc:	f006 fc04 	bl	8009008 <sniprintf>
			win_rate_percent);
	LCD_SetCursor(0, 0);
 8002800:	2100      	movs	r1, #0
 8002802:	2000      	movs	r0, #0
 8002804:	f7fd fff4 	bl	80007f0 <LCD_SetCursor>
	LCD_PrintString("#-----Win Rate-----#");
 8002808:	4810      	ldr	r0, [pc, #64]	@ (800284c <ui_draw_chance+0x60>)
 800280a:	f7fd ffc9 	bl	80007a0 <LCD_PrintString>
	LCD_SetCursor(0, 1);
 800280e:	2101      	movs	r1, #1
 8002810:	2000      	movs	r0, #0
 8002812:	f7fd ffed 	bl	80007f0 <LCD_SetCursor>
	LCD_PrintString(win_rate_str);
 8002816:	463b      	mov	r3, r7
 8002818:	4618      	mov	r0, r3
 800281a:	f7fd ffc1 	bl	80007a0 <LCD_PrintString>
	LCD_SetCursor(0, 2);
 800281e:	2102      	movs	r1, #2
 8002820:	2000      	movs	r0, #0
 8002822:	f7fd ffe5 	bl	80007f0 <LCD_SetCursor>
	LCD_PrintString("#    NEW           #");
 8002826:	480a      	ldr	r0, [pc, #40]	@ (8002850 <ui_draw_chance+0x64>)
 8002828:	f7fd ffba 	bl	80007a0 <LCD_PrintString>
	LCD_SetCursor(0, 3);
 800282c:	2103      	movs	r1, #3
 800282e:	2000      	movs	r0, #0
 8002830:	f7fd ffde 	bl	80007f0 <LCD_SetCursor>
	LCD_PrintString("#--A-OK------B-NO--#");
 8002834:	4807      	ldr	r0, [pc, #28]	@ (8002854 <ui_draw_chance+0x68>)
 8002836:	f7fd ffb3 	bl	80007a0 <LCD_PrintString>
}
 800283a:	bf00      	nop
 800283c:	3718      	adds	r7, #24
 800283e:	46bd      	mov	sp, r7
 8002840:	bd80      	pop	{r7, pc}
 8002842:	bf00      	nop
 8002844:	2000000a 	.word	0x2000000a
 8002848:	08009b44 	.word	0x08009b44
 800284c:	08009b5c 	.word	0x08009b5c
 8002850:	08009b74 	.word	0x08009b74
 8002854:	08009b8c 	.word	0x08009b8c

08002858 <write_stop_buttons>:
void write_stop_buttons(GPIO_PinState state) {
 8002858:	b580      	push	{r7, lr}
 800285a:	b082      	sub	sp, #8
 800285c:	af00      	add	r7, sp, #0
 800285e:	4603      	mov	r3, r0
 8002860:	71fb      	strb	r3, [r7, #7]
	HAL_GPIO_WritePin(stop_led_0_GPIO_Port, stop_led_0_Pin, state);
 8002862:	79fb      	ldrb	r3, [r7, #7]
 8002864:	461a      	mov	r2, r3
 8002866:	2101      	movs	r1, #1
 8002868:	480c      	ldr	r0, [pc, #48]	@ (800289c <write_stop_buttons+0x44>)
 800286a:	f001 f8a7 	bl	80039bc <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(stop_led_1_GPIO_Port, stop_led_1_Pin, state);
 800286e:	79fb      	ldrb	r3, [r7, #7]
 8002870:	461a      	mov	r2, r3
 8002872:	2104      	movs	r1, #4
 8002874:	4809      	ldr	r0, [pc, #36]	@ (800289c <write_stop_buttons+0x44>)
 8002876:	f001 f8a1 	bl	80039bc <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(stop_led_2_GPIO_Port, stop_led_2_Pin, state);
 800287a:	79fb      	ldrb	r3, [r7, #7]
 800287c:	461a      	mov	r2, r3
 800287e:	2110      	movs	r1, #16
 8002880:	4806      	ldr	r0, [pc, #24]	@ (800289c <write_stop_buttons+0x44>)
 8002882:	f001 f89b 	bl	80039bc <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(stop_led_3_GPIO_Port, stop_led_3_Pin, state);
 8002886:	79fb      	ldrb	r3, [r7, #7]
 8002888:	461a      	mov	r2, r3
 800288a:	2140      	movs	r1, #64	@ 0x40
 800288c:	4803      	ldr	r0, [pc, #12]	@ (800289c <write_stop_buttons+0x44>)
 800288e:	f001 f895 	bl	80039bc <HAL_GPIO_WritePin>
}
 8002892:	bf00      	nop
 8002894:	3708      	adds	r7, #8
 8002896:	46bd      	mov	sp, r7
 8002898:	bd80      	pop	{r7, pc}
 800289a:	bf00      	nop
 800289c:	40020000 	.word	0x40020000

080028a0 <stagger_stop_buttons>:
void stagger_stop_buttons(uint16_t time) {
 80028a0:	b580      	push	{r7, lr}
 80028a2:	b082      	sub	sp, #8
 80028a4:	af00      	add	r7, sp, #0
 80028a6:	4603      	mov	r3, r0
 80028a8:	80fb      	strh	r3, [r7, #6]
	HAL_GPIO_TogglePin(stop_led_0_GPIO_Port, stop_led_0_Pin);
 80028aa:	2101      	movs	r1, #1
 80028ac:	4811      	ldr	r0, [pc, #68]	@ (80028f4 <stagger_stop_buttons+0x54>)
 80028ae:	f001 f89e 	bl	80039ee <HAL_GPIO_TogglePin>
	osDelay(time);
 80028b2:	88fb      	ldrh	r3, [r7, #6]
 80028b4:	4618      	mov	r0, r3
 80028b6:	f003 fe33 	bl	8006520 <osDelay>
	HAL_GPIO_TogglePin(stop_led_1_GPIO_Port, stop_led_1_Pin);
 80028ba:	2104      	movs	r1, #4
 80028bc:	480d      	ldr	r0, [pc, #52]	@ (80028f4 <stagger_stop_buttons+0x54>)
 80028be:	f001 f896 	bl	80039ee <HAL_GPIO_TogglePin>
	osDelay(time);
 80028c2:	88fb      	ldrh	r3, [r7, #6]
 80028c4:	4618      	mov	r0, r3
 80028c6:	f003 fe2b 	bl	8006520 <osDelay>
	HAL_GPIO_TogglePin(stop_led_2_GPIO_Port, stop_led_2_Pin);
 80028ca:	2110      	movs	r1, #16
 80028cc:	4809      	ldr	r0, [pc, #36]	@ (80028f4 <stagger_stop_buttons+0x54>)
 80028ce:	f001 f88e 	bl	80039ee <HAL_GPIO_TogglePin>
	osDelay(time);
 80028d2:	88fb      	ldrh	r3, [r7, #6]
 80028d4:	4618      	mov	r0, r3
 80028d6:	f003 fe23 	bl	8006520 <osDelay>
	HAL_GPIO_TogglePin(stop_led_3_GPIO_Port, stop_led_3_Pin);
 80028da:	2140      	movs	r1, #64	@ 0x40
 80028dc:	4805      	ldr	r0, [pc, #20]	@ (80028f4 <stagger_stop_buttons+0x54>)
 80028de:	f001 f886 	bl	80039ee <HAL_GPIO_TogglePin>
	osDelay(time);
 80028e2:	88fb      	ldrh	r3, [r7, #6]
 80028e4:	4618      	mov	r0, r3
 80028e6:	f003 fe1b 	bl	8006520 <osDelay>

}
 80028ea:	bf00      	nop
 80028ec:	3708      	adds	r7, #8
 80028ee:	46bd      	mov	sp, r7
 80028f0:	bd80      	pop	{r7, pc}
 80028f2:	bf00      	nop
 80028f4:	40020000 	.word	0x40020000

080028f8 <initialise_main_display>:

void initialise_main_display() {
 80028f8:	b580      	push	{r7, lr}
 80028fa:	b082      	sub	sp, #8
 80028fc:	af00      	add	r7, sp, #0
	RA8876_PLL_init();
 80028fe:	f7fe fb53 	bl	8000fa8 <RA8876_PLL_init>
	uint8_t config_register = RA8876_read_register(0x01);
 8002902:	2001      	movs	r0, #1
 8002904:	f7fe fb98 	bl	8001038 <RA8876_read_register>
 8002908:	4603      	mov	r3, r0
 800290a:	71fb      	strb	r3, [r7, #7]
	if ((config_register & 0x80) != 0x80) {
		//PLL init error

	}

	RA8876_SDRAM_init();
 800290c:	f7fe fa02 	bl	8000d14 <RA8876_SDRAM_init>
	osDelay(5);
 8002910:	2005      	movs	r0, #5
 8002912:	f003 fe05 	bl	8006520 <osDelay>

	// Wait for SDRAM to finish check bit 6 of Register 0xE4
	while ((RA8876_read_register(0xE4) & 0x01) != 0x01) {
 8002916:	e002      	b.n	800291e <initialise_main_display+0x26>
		osDelay(50);
 8002918:	2032      	movs	r0, #50	@ 0x32
 800291a:	f003 fe01 	bl	8006520 <osDelay>
	while ((RA8876_read_register(0xE4) & 0x01) != 0x01) {
 800291e:	20e4      	movs	r0, #228	@ 0xe4
 8002920:	f7fe fb8a 	bl	8001038 <RA8876_read_register>
 8002924:	4603      	mov	r3, r0
 8002926:	f003 0301 	and.w	r3, r3, #1
 800292a:	2b01      	cmp	r3, #1
 800292c:	d1f4      	bne.n	8002918 <initialise_main_display+0x20>
	}

	RA8876_display_init();
 800292e:	f7fe fa27 	bl	8000d80 <RA8876_display_init>

	// turn display on test mode
	// RA8876_color_bar_test_on();
	HAL_GPIO_WritePin(display_backlight_GPIO_Port,
 8002932:	2201      	movs	r2, #1
 8002934:	f44f 7180 	mov.w	r1, #256	@ 0x100
 8002938:	4809      	ldr	r0, [pc, #36]	@ (8002960 <initialise_main_display+0x68>)
 800293a:	f001 f83f 	bl	80039bc <HAL_GPIO_WritePin>
	display_backlight_Pin, GPIO_PIN_SET);

	RA8876_display_on();
 800293e:	f7fe fbdf 	bl	8001100 <RA8876_display_on>
	HAL_Delay(20);
 8002942:	2014      	movs	r0, #20
 8002944:	f000 fd98 	bl	8003478 <HAL_Delay>

	RA8876_clear_screen();
 8002948:	f7fe fc42 	bl	80011d0 <RA8876_clear_screen>
	osDelay(20);
 800294c:	2014      	movs	r0, #20
 800294e:	f003 fde7 	bl	8006520 <osDelay>

	RA8876_fill_bottom_gradient();
 8002952:	f7ff faed 	bl	8001f30 <RA8876_fill_bottom_gradient>
	//RA8876_draw_tree(512, 300, 100);
}
 8002956:	bf00      	nop
 8002958:	3708      	adds	r7, #8
 800295a:	46bd      	mov	sp, r7
 800295c:	bd80      	pop	{r7, pc}
 800295e:	bf00      	nop
 8002960:	40020400 	.word	0x40020400

08002964 <MX_GPIO_Init>:
     PA10   ------> USB_OTG_FS_ID
     PA11   ------> USB_OTG_FS_DM
     PC10   ------> I2S3_CK
*/
void MX_GPIO_Init(void)
{
 8002964:	b580      	push	{r7, lr}
 8002966:	b08c      	sub	sp, #48	@ 0x30
 8002968:	af00      	add	r7, sp, #0

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800296a:	f107 031c 	add.w	r3, r7, #28
 800296e:	2200      	movs	r2, #0
 8002970:	601a      	str	r2, [r3, #0]
 8002972:	605a      	str	r2, [r3, #4]
 8002974:	609a      	str	r2, [r3, #8]
 8002976:	60da      	str	r2, [r3, #12]
 8002978:	611a      	str	r2, [r3, #16]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOE_CLK_ENABLE();
 800297a:	2300      	movs	r3, #0
 800297c:	61bb      	str	r3, [r7, #24]
 800297e:	4bac      	ldr	r3, [pc, #688]	@ (8002c30 <MX_GPIO_Init+0x2cc>)
 8002980:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002982:	4aab      	ldr	r2, [pc, #684]	@ (8002c30 <MX_GPIO_Init+0x2cc>)
 8002984:	f043 0310 	orr.w	r3, r3, #16
 8002988:	6313      	str	r3, [r2, #48]	@ 0x30
 800298a:	4ba9      	ldr	r3, [pc, #676]	@ (8002c30 <MX_GPIO_Init+0x2cc>)
 800298c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800298e:	f003 0310 	and.w	r3, r3, #16
 8002992:	61bb      	str	r3, [r7, #24]
 8002994:	69bb      	ldr	r3, [r7, #24]
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8002996:	2300      	movs	r3, #0
 8002998:	617b      	str	r3, [r7, #20]
 800299a:	4ba5      	ldr	r3, [pc, #660]	@ (8002c30 <MX_GPIO_Init+0x2cc>)
 800299c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800299e:	4aa4      	ldr	r2, [pc, #656]	@ (8002c30 <MX_GPIO_Init+0x2cc>)
 80029a0:	f043 0304 	orr.w	r3, r3, #4
 80029a4:	6313      	str	r3, [r2, #48]	@ 0x30
 80029a6:	4ba2      	ldr	r3, [pc, #648]	@ (8002c30 <MX_GPIO_Init+0x2cc>)
 80029a8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80029aa:	f003 0304 	and.w	r3, r3, #4
 80029ae:	617b      	str	r3, [r7, #20]
 80029b0:	697b      	ldr	r3, [r7, #20]
  __HAL_RCC_GPIOH_CLK_ENABLE();
 80029b2:	2300      	movs	r3, #0
 80029b4:	613b      	str	r3, [r7, #16]
 80029b6:	4b9e      	ldr	r3, [pc, #632]	@ (8002c30 <MX_GPIO_Init+0x2cc>)
 80029b8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80029ba:	4a9d      	ldr	r2, [pc, #628]	@ (8002c30 <MX_GPIO_Init+0x2cc>)
 80029bc:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 80029c0:	6313      	str	r3, [r2, #48]	@ 0x30
 80029c2:	4b9b      	ldr	r3, [pc, #620]	@ (8002c30 <MX_GPIO_Init+0x2cc>)
 80029c4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80029c6:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80029ca:	613b      	str	r3, [r7, #16]
 80029cc:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 80029ce:	2300      	movs	r3, #0
 80029d0:	60fb      	str	r3, [r7, #12]
 80029d2:	4b97      	ldr	r3, [pc, #604]	@ (8002c30 <MX_GPIO_Init+0x2cc>)
 80029d4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80029d6:	4a96      	ldr	r2, [pc, #600]	@ (8002c30 <MX_GPIO_Init+0x2cc>)
 80029d8:	f043 0301 	orr.w	r3, r3, #1
 80029dc:	6313      	str	r3, [r2, #48]	@ 0x30
 80029de:	4b94      	ldr	r3, [pc, #592]	@ (8002c30 <MX_GPIO_Init+0x2cc>)
 80029e0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80029e2:	f003 0301 	and.w	r3, r3, #1
 80029e6:	60fb      	str	r3, [r7, #12]
 80029e8:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 80029ea:	2300      	movs	r3, #0
 80029ec:	60bb      	str	r3, [r7, #8]
 80029ee:	4b90      	ldr	r3, [pc, #576]	@ (8002c30 <MX_GPIO_Init+0x2cc>)
 80029f0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80029f2:	4a8f      	ldr	r2, [pc, #572]	@ (8002c30 <MX_GPIO_Init+0x2cc>)
 80029f4:	f043 0302 	orr.w	r3, r3, #2
 80029f8:	6313      	str	r3, [r2, #48]	@ 0x30
 80029fa:	4b8d      	ldr	r3, [pc, #564]	@ (8002c30 <MX_GPIO_Init+0x2cc>)
 80029fc:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80029fe:	f003 0302 	and.w	r3, r3, #2
 8002a02:	60bb      	str	r3, [r7, #8]
 8002a04:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOD_CLK_ENABLE();
 8002a06:	2300      	movs	r3, #0
 8002a08:	607b      	str	r3, [r7, #4]
 8002a0a:	4b89      	ldr	r3, [pc, #548]	@ (8002c30 <MX_GPIO_Init+0x2cc>)
 8002a0c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002a0e:	4a88      	ldr	r2, [pc, #544]	@ (8002c30 <MX_GPIO_Init+0x2cc>)
 8002a10:	f043 0308 	orr.w	r3, r3, #8
 8002a14:	6313      	str	r3, [r2, #48]	@ 0x30
 8002a16:	4b86      	ldr	r3, [pc, #536]	@ (8002c30 <MX_GPIO_Init+0x2cc>)
 8002a18:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002a1a:	f003 0308 	and.w	r3, r3, #8
 8002a1e:	607b      	str	r3, [r7, #4]
 8002a20:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(display_CS_GPIO_Port, display_CS_Pin, GPIO_PIN_RESET);
 8002a22:	2200      	movs	r2, #0
 8002a24:	2140      	movs	r1, #64	@ 0x40
 8002a26:	4883      	ldr	r0, [pc, #524]	@ (8002c34 <MX_GPIO_Init+0x2d0>)
 8002a28:	f000 ffc8 	bl	80039bc <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(OTG_FS_PowerSwitchOn_GPIO_Port, OTG_FS_PowerSwitchOn_Pin, GPIO_PIN_SET);
 8002a2c:	2201      	movs	r2, #1
 8002a2e:	2101      	movs	r1, #1
 8002a30:	4881      	ldr	r0, [pc, #516]	@ (8002c38 <MX_GPIO_Init+0x2d4>)
 8002a32:	f000 ffc3 	bl	80039bc <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOA, stop_led_0_Pin|stop_led_1_Pin|stop_led_2_Pin|stop_led_3_Pin
 8002a36:	2200      	movs	r2, #0
 8002a38:	f248 0155 	movw	r1, #32853	@ 0x8055
 8002a3c:	487f      	ldr	r0, [pc, #508]	@ (8002c3c <MX_GPIO_Init+0x2d8>)
 8002a3e:	f000 ffbd 	bl	80039bc <HAL_GPIO_WritePin>
                          |display_reset_Pin, GPIO_PIN_RESET);

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOD, keyboard_col_0_Pin|keyboard_col_3_Pin|keyboard_col_2_Pin|keyboard_col_1_Pin
 8002a42:	2200      	movs	r2, #0
 8002a44:	f24e 1110 	movw	r1, #57616	@ 0xe110
 8002a48:	487d      	ldr	r0, [pc, #500]	@ (8002c40 <MX_GPIO_Init+0x2dc>)
 8002a4a:	f000 ffb7 	bl	80039bc <HAL_GPIO_WritePin>
                          |Audio_RST_Pin, GPIO_PIN_RESET);

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(display_backlight_GPIO_Port, display_backlight_Pin, GPIO_PIN_RESET);
 8002a4e:	2200      	movs	r2, #0
 8002a50:	f44f 7180 	mov.w	r1, #256	@ 0x100
 8002a54:	487b      	ldr	r0, [pc, #492]	@ (8002c44 <MX_GPIO_Init+0x2e0>)
 8002a56:	f000 ffb1 	bl	80039bc <HAL_GPIO_WritePin>

  /*Configure GPIO pin : display_CS_Pin */
  GPIO_InitStruct.Pin = display_CS_Pin;
 8002a5a:	2340      	movs	r3, #64	@ 0x40
 8002a5c:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8002a5e:	2301      	movs	r3, #1
 8002a60:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_PULLUP;
 8002a62:	2301      	movs	r3, #1
 8002a64:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002a66:	2300      	movs	r3, #0
 8002a68:	62bb      	str	r3, [r7, #40]	@ 0x28
  HAL_GPIO_Init(display_CS_GPIO_Port, &GPIO_InitStruct);
 8002a6a:	f107 031c 	add.w	r3, r7, #28
 8002a6e:	4619      	mov	r1, r3
 8002a70:	4870      	ldr	r0, [pc, #448]	@ (8002c34 <MX_GPIO_Init+0x2d0>)
 8002a72:	f000 fe07 	bl	8003684 <HAL_GPIO_Init>

  /*Configure GPIO pin : OTG_FS_PowerSwitchOn_Pin */
  GPIO_InitStruct.Pin = OTG_FS_PowerSwitchOn_Pin;
 8002a76:	2301      	movs	r3, #1
 8002a78:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8002a7a:	2301      	movs	r3, #1
 8002a7c:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002a7e:	2300      	movs	r3, #0
 8002a80:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002a82:	2300      	movs	r3, #0
 8002a84:	62bb      	str	r3, [r7, #40]	@ 0x28
  HAL_GPIO_Init(OTG_FS_PowerSwitchOn_GPIO_Port, &GPIO_InitStruct);
 8002a86:	f107 031c 	add.w	r3, r7, #28
 8002a8a:	4619      	mov	r1, r3
 8002a8c:	486a      	ldr	r0, [pc, #424]	@ (8002c38 <MX_GPIO_Init+0x2d4>)
 8002a8e:	f000 fdf9 	bl	8003684 <HAL_GPIO_Init>

  /*Configure GPIO pin : PDM_OUT_Pin */
  GPIO_InitStruct.Pin = PDM_OUT_Pin;
 8002a92:	2308      	movs	r3, #8
 8002a94:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002a96:	2302      	movs	r3, #2
 8002a98:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002a9a:	2300      	movs	r3, #0
 8002a9c:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002a9e:	2300      	movs	r3, #0
 8002aa0:	62bb      	str	r3, [r7, #40]	@ 0x28
  GPIO_InitStruct.Alternate = GPIO_AF5_SPI2;
 8002aa2:	2305      	movs	r3, #5
 8002aa4:	62fb      	str	r3, [r7, #44]	@ 0x2c
  HAL_GPIO_Init(PDM_OUT_GPIO_Port, &GPIO_InitStruct);
 8002aa6:	f107 031c 	add.w	r3, r7, #28
 8002aaa:	4619      	mov	r1, r3
 8002aac:	4862      	ldr	r0, [pc, #392]	@ (8002c38 <MX_GPIO_Init+0x2d4>)
 8002aae:	f000 fde9 	bl	8003684 <HAL_GPIO_Init>

  /*Configure GPIO pins : stop_led_0_Pin stop_led_1_Pin stop_led_2_Pin stop_led_3_Pin */
  GPIO_InitStruct.Pin = stop_led_0_Pin|stop_led_1_Pin|stop_led_2_Pin|stop_led_3_Pin;
 8002ab2:	2355      	movs	r3, #85	@ 0x55
 8002ab4:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8002ab6:	2301      	movs	r3, #1
 8002ab8:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002aba:	2300      	movs	r3, #0
 8002abc:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002abe:	2300      	movs	r3, #0
 8002ac0:	62bb      	str	r3, [r7, #40]	@ 0x28
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8002ac2:	f107 031c 	add.w	r3, r7, #28
 8002ac6:	4619      	mov	r1, r3
 8002ac8:	485c      	ldr	r0, [pc, #368]	@ (8002c3c <MX_GPIO_Init+0x2d8>)
 8002aca:	f000 fddb 	bl	8003684 <HAL_GPIO_Init>

  /*Configure GPIO pins : stop_btn_0_Pin stop_btn_1_Pin stop_btn_2_Pin stop_btn_3_Pin */
  GPIO_InitStruct.Pin = stop_btn_0_Pin|stop_btn_1_Pin|stop_btn_2_Pin|stop_btn_3_Pin;
 8002ace:	23aa      	movs	r3, #170	@ 0xaa
 8002ad0:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8002ad2:	2300      	movs	r3, #0
 8002ad4:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002ad6:	2300      	movs	r3, #0
 8002ad8:	627b      	str	r3, [r7, #36]	@ 0x24
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8002ada:	f107 031c 	add.w	r3, r7, #28
 8002ade:	4619      	mov	r1, r3
 8002ae0:	4856      	ldr	r0, [pc, #344]	@ (8002c3c <MX_GPIO_Init+0x2d8>)
 8002ae2:	f000 fdcf 	bl	8003684 <HAL_GPIO_Init>

  /*Configure GPIO pins : CLK_IN_Pin PB12 */
  GPIO_InitStruct.Pin = CLK_IN_Pin|GPIO_PIN_12;
 8002ae6:	f44f 53a0 	mov.w	r3, #5120	@ 0x1400
 8002aea:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002aec:	2302      	movs	r3, #2
 8002aee:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002af0:	2300      	movs	r3, #0
 8002af2:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002af4:	2300      	movs	r3, #0
 8002af6:	62bb      	str	r3, [r7, #40]	@ 0x28
  GPIO_InitStruct.Alternate = GPIO_AF5_SPI2;
 8002af8:	2305      	movs	r3, #5
 8002afa:	62fb      	str	r3, [r7, #44]	@ 0x2c
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8002afc:	f107 031c 	add.w	r3, r7, #28
 8002b00:	4619      	mov	r1, r3
 8002b02:	4850      	ldr	r0, [pc, #320]	@ (8002c44 <MX_GPIO_Init+0x2e0>)
 8002b04:	f000 fdbe 	bl	8003684 <HAL_GPIO_Init>

  /*Configure GPIO pins : keyboard_col_0_Pin keyboard_col_3_Pin keyboard_col_2_Pin keyboard_col_1_Pin */
  GPIO_InitStruct.Pin = keyboard_col_0_Pin|keyboard_col_3_Pin|keyboard_col_2_Pin|keyboard_col_1_Pin;
 8002b08:	f44f 4361 	mov.w	r3, #57600	@ 0xe100
 8002b0c:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_OD;
 8002b0e:	2311      	movs	r3, #17
 8002b10:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_PULLUP;
 8002b12:	2301      	movs	r3, #1
 8002b14:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002b16:	2300      	movs	r3, #0
 8002b18:	62bb      	str	r3, [r7, #40]	@ 0x28
  HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 8002b1a:	f107 031c 	add.w	r3, r7, #28
 8002b1e:	4619      	mov	r1, r3
 8002b20:	4847      	ldr	r0, [pc, #284]	@ (8002c40 <MX_GPIO_Init+0x2dc>)
 8002b22:	f000 fdaf 	bl	8003684 <HAL_GPIO_Init>

  /*Configure GPIO pins : keyboard_row_3_Pin keyboard_row_2_Pin keyboard_row_1_Pin keyboard_row_0_Pin */
  GPIO_InitStruct.Pin = keyboard_row_3_Pin|keyboard_row_2_Pin|keyboard_row_1_Pin|keyboard_row_0_Pin;
 8002b26:	f44f 53f0 	mov.w	r3, #7680	@ 0x1e00
 8002b2a:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8002b2c:	2300      	movs	r3, #0
 8002b2e:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_PULLUP;
 8002b30:	2301      	movs	r3, #1
 8002b32:	627b      	str	r3, [r7, #36]	@ 0x24
  HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 8002b34:	f107 031c 	add.w	r3, r7, #28
 8002b38:	4619      	mov	r1, r3
 8002b3a:	4841      	ldr	r0, [pc, #260]	@ (8002c40 <MX_GPIO_Init+0x2dc>)
 8002b3c:	f000 fda2 	bl	8003684 <HAL_GPIO_Init>

  /*Configure GPIO pin : VBUS_FS_Pin */
  GPIO_InitStruct.Pin = VBUS_FS_Pin;
 8002b40:	f44f 7300 	mov.w	r3, #512	@ 0x200
 8002b44:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8002b46:	2300      	movs	r3, #0
 8002b48:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002b4a:	2300      	movs	r3, #0
 8002b4c:	627b      	str	r3, [r7, #36]	@ 0x24
  HAL_GPIO_Init(VBUS_FS_GPIO_Port, &GPIO_InitStruct);
 8002b4e:	f107 031c 	add.w	r3, r7, #28
 8002b52:	4619      	mov	r1, r3
 8002b54:	4839      	ldr	r0, [pc, #228]	@ (8002c3c <MX_GPIO_Init+0x2d8>)
 8002b56:	f000 fd95 	bl	8003684 <HAL_GPIO_Init>

  /*Configure GPIO pins : OTG_FS_ID_Pin OTG_FS_DM_Pin */
  GPIO_InitStruct.Pin = OTG_FS_ID_Pin|OTG_FS_DM_Pin;
 8002b5a:	f44f 6340 	mov.w	r3, #3072	@ 0xc00
 8002b5e:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002b60:	2302      	movs	r3, #2
 8002b62:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002b64:	2300      	movs	r3, #0
 8002b66:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8002b68:	2303      	movs	r3, #3
 8002b6a:	62bb      	str	r3, [r7, #40]	@ 0x28
  GPIO_InitStruct.Alternate = GPIO_AF10_OTG_FS;
 8002b6c:	230a      	movs	r3, #10
 8002b6e:	62fb      	str	r3, [r7, #44]	@ 0x2c
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8002b70:	f107 031c 	add.w	r3, r7, #28
 8002b74:	4619      	mov	r1, r3
 8002b76:	4831      	ldr	r0, [pc, #196]	@ (8002c3c <MX_GPIO_Init+0x2d8>)
 8002b78:	f000 fd84 	bl	8003684 <HAL_GPIO_Init>

  /*Configure GPIO pin : display_reset_Pin */
  GPIO_InitStruct.Pin = display_reset_Pin;
 8002b7c:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8002b80:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_OD;
 8002b82:	2311      	movs	r3, #17
 8002b84:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002b86:	2300      	movs	r3, #0
 8002b88:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002b8a:	2300      	movs	r3, #0
 8002b8c:	62bb      	str	r3, [r7, #40]	@ 0x28
  HAL_GPIO_Init(display_reset_GPIO_Port, &GPIO_InitStruct);
 8002b8e:	f107 031c 	add.w	r3, r7, #28
 8002b92:	4619      	mov	r1, r3
 8002b94:	4829      	ldr	r0, [pc, #164]	@ (8002c3c <MX_GPIO_Init+0x2d8>)
 8002b96:	f000 fd75 	bl	8003684 <HAL_GPIO_Init>

  /*Configure GPIO pin : I2S3_SCK_Pin */
  GPIO_InitStruct.Pin = I2S3_SCK_Pin;
 8002b9a:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 8002b9e:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002ba0:	2302      	movs	r3, #2
 8002ba2:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002ba4:	2300      	movs	r3, #0
 8002ba6:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002ba8:	2300      	movs	r3, #0
 8002baa:	62bb      	str	r3, [r7, #40]	@ 0x28
  GPIO_InitStruct.Alternate = GPIO_AF6_SPI3;
 8002bac:	2306      	movs	r3, #6
 8002bae:	62fb      	str	r3, [r7, #44]	@ 0x2c
  HAL_GPIO_Init(I2S3_SCK_GPIO_Port, &GPIO_InitStruct);
 8002bb0:	f107 031c 	add.w	r3, r7, #28
 8002bb4:	4619      	mov	r1, r3
 8002bb6:	4820      	ldr	r0, [pc, #128]	@ (8002c38 <MX_GPIO_Init+0x2d4>)
 8002bb8:	f000 fd64 	bl	8003684 <HAL_GPIO_Init>

  /*Configure GPIO pins : display_wait_Pin OTG_FS_OverCurrent_Pin */
  GPIO_InitStruct.Pin = display_wait_Pin|OTG_FS_OverCurrent_Pin;
 8002bbc:	2328      	movs	r3, #40	@ 0x28
 8002bbe:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8002bc0:	2300      	movs	r3, #0
 8002bc2:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002bc4:	2300      	movs	r3, #0
 8002bc6:	627b      	str	r3, [r7, #36]	@ 0x24
  HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 8002bc8:	f107 031c 	add.w	r3, r7, #28
 8002bcc:	4619      	mov	r1, r3
 8002bce:	481c      	ldr	r0, [pc, #112]	@ (8002c40 <MX_GPIO_Init+0x2dc>)
 8002bd0:	f000 fd58 	bl	8003684 <HAL_GPIO_Init>

  /*Configure GPIO pin : Audio_RST_Pin */
  GPIO_InitStruct.Pin = Audio_RST_Pin;
 8002bd4:	2310      	movs	r3, #16
 8002bd6:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8002bd8:	2301      	movs	r3, #1
 8002bda:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002bdc:	2300      	movs	r3, #0
 8002bde:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002be0:	2300      	movs	r3, #0
 8002be2:	62bb      	str	r3, [r7, #40]	@ 0x28
  HAL_GPIO_Init(Audio_RST_GPIO_Port, &GPIO_InitStruct);
 8002be4:	f107 031c 	add.w	r3, r7, #28
 8002be8:	4619      	mov	r1, r3
 8002bea:	4815      	ldr	r0, [pc, #84]	@ (8002c40 <MX_GPIO_Init+0x2dc>)
 8002bec:	f000 fd4a 	bl	8003684 <HAL_GPIO_Init>

  /*Configure GPIO pin : display_backlight_Pin */
  GPIO_InitStruct.Pin = display_backlight_Pin;
 8002bf0:	f44f 7380 	mov.w	r3, #256	@ 0x100
 8002bf4:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8002bf6:	2301      	movs	r3, #1
 8002bf8:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002bfa:	2300      	movs	r3, #0
 8002bfc:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002bfe:	2300      	movs	r3, #0
 8002c00:	62bb      	str	r3, [r7, #40]	@ 0x28
  HAL_GPIO_Init(display_backlight_GPIO_Port, &GPIO_InitStruct);
 8002c02:	f107 031c 	add.w	r3, r7, #28
 8002c06:	4619      	mov	r1, r3
 8002c08:	480e      	ldr	r0, [pc, #56]	@ (8002c44 <MX_GPIO_Init+0x2e0>)
 8002c0a:	f000 fd3b 	bl	8003684 <HAL_GPIO_Init>

  /*Configure GPIO pin : display_interrupt_Pin */
  GPIO_InitStruct.Pin = display_interrupt_Pin;
 8002c0e:	2301      	movs	r3, #1
 8002c10:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8002c12:	2300      	movs	r3, #0
 8002c14:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002c16:	2300      	movs	r3, #0
 8002c18:	627b      	str	r3, [r7, #36]	@ 0x24
  HAL_GPIO_Init(display_interrupt_GPIO_Port, &GPIO_InitStruct);
 8002c1a:	f107 031c 	add.w	r3, r7, #28
 8002c1e:	4619      	mov	r1, r3
 8002c20:	4804      	ldr	r0, [pc, #16]	@ (8002c34 <MX_GPIO_Init+0x2d0>)
 8002c22:	f000 fd2f 	bl	8003684 <HAL_GPIO_Init>

}
 8002c26:	bf00      	nop
 8002c28:	3730      	adds	r7, #48	@ 0x30
 8002c2a:	46bd      	mov	sp, r7
 8002c2c:	bd80      	pop	{r7, pc}
 8002c2e:	bf00      	nop
 8002c30:	40023800 	.word	0x40023800
 8002c34:	40021000 	.word	0x40021000
 8002c38:	40020800 	.word	0x40020800
 8002c3c:	40020000 	.word	0x40020000
 8002c40:	40020c00 	.word	0x40020c00
 8002c44:	40020400 	.word	0x40020400

08002c48 <MX_I2C1_Init>:

I2C_HandleTypeDef hi2c1;

/* I2C1 init function */
void MX_I2C1_Init(void)
{
 8002c48:	b580      	push	{r7, lr}
 8002c4a:	af00      	add	r7, sp, #0
  /* USER CODE END I2C1_Init 0 */

  /* USER CODE BEGIN I2C1_Init 1 */

  /* USER CODE END I2C1_Init 1 */
  hi2c1.Instance = I2C1;
 8002c4c:	4b12      	ldr	r3, [pc, #72]	@ (8002c98 <MX_I2C1_Init+0x50>)
 8002c4e:	4a13      	ldr	r2, [pc, #76]	@ (8002c9c <MX_I2C1_Init+0x54>)
 8002c50:	601a      	str	r2, [r3, #0]
  hi2c1.Init.ClockSpeed = 100000;
 8002c52:	4b11      	ldr	r3, [pc, #68]	@ (8002c98 <MX_I2C1_Init+0x50>)
 8002c54:	4a12      	ldr	r2, [pc, #72]	@ (8002ca0 <MX_I2C1_Init+0x58>)
 8002c56:	605a      	str	r2, [r3, #4]
  hi2c1.Init.DutyCycle = I2C_DUTYCYCLE_2;
 8002c58:	4b0f      	ldr	r3, [pc, #60]	@ (8002c98 <MX_I2C1_Init+0x50>)
 8002c5a:	2200      	movs	r2, #0
 8002c5c:	609a      	str	r2, [r3, #8]
  hi2c1.Init.OwnAddress1 = 0;
 8002c5e:	4b0e      	ldr	r3, [pc, #56]	@ (8002c98 <MX_I2C1_Init+0x50>)
 8002c60:	2200      	movs	r2, #0
 8002c62:	60da      	str	r2, [r3, #12]
  hi2c1.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 8002c64:	4b0c      	ldr	r3, [pc, #48]	@ (8002c98 <MX_I2C1_Init+0x50>)
 8002c66:	f44f 4280 	mov.w	r2, #16384	@ 0x4000
 8002c6a:	611a      	str	r2, [r3, #16]
  hi2c1.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 8002c6c:	4b0a      	ldr	r3, [pc, #40]	@ (8002c98 <MX_I2C1_Init+0x50>)
 8002c6e:	2200      	movs	r2, #0
 8002c70:	615a      	str	r2, [r3, #20]
  hi2c1.Init.OwnAddress2 = 0;
 8002c72:	4b09      	ldr	r3, [pc, #36]	@ (8002c98 <MX_I2C1_Init+0x50>)
 8002c74:	2200      	movs	r2, #0
 8002c76:	619a      	str	r2, [r3, #24]
  hi2c1.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 8002c78:	4b07      	ldr	r3, [pc, #28]	@ (8002c98 <MX_I2C1_Init+0x50>)
 8002c7a:	2200      	movs	r2, #0
 8002c7c:	61da      	str	r2, [r3, #28]
  hi2c1.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 8002c7e:	4b06      	ldr	r3, [pc, #24]	@ (8002c98 <MX_I2C1_Init+0x50>)
 8002c80:	2200      	movs	r2, #0
 8002c82:	621a      	str	r2, [r3, #32]
  if (HAL_I2C_Init(&hi2c1) != HAL_OK)
 8002c84:	4804      	ldr	r0, [pc, #16]	@ (8002c98 <MX_I2C1_Init+0x50>)
 8002c86:	f000 fecd 	bl	8003a24 <HAL_I2C_Init>
 8002c8a:	4603      	mov	r3, r0
 8002c8c:	2b00      	cmp	r3, #0
 8002c8e:	d001      	beq.n	8002c94 <MX_I2C1_Init+0x4c>
  {
    Error_Handler();
 8002c90:	f000 f8e4 	bl	8002e5c <Error_Handler>
  }
  /* USER CODE BEGIN I2C1_Init 2 */

  /* USER CODE END I2C1_Init 2 */

}
 8002c94:	bf00      	nop
 8002c96:	bd80      	pop	{r7, pc}
 8002c98:	200080a4 	.word	0x200080a4
 8002c9c:	40005400 	.word	0x40005400
 8002ca0:	000186a0 	.word	0x000186a0

08002ca4 <HAL_I2C_MspInit>:

void HAL_I2C_MspInit(I2C_HandleTypeDef* i2cHandle)
{
 8002ca4:	b580      	push	{r7, lr}
 8002ca6:	b08a      	sub	sp, #40	@ 0x28
 8002ca8:	af00      	add	r7, sp, #0
 8002caa:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002cac:	f107 0314 	add.w	r3, r7, #20
 8002cb0:	2200      	movs	r2, #0
 8002cb2:	601a      	str	r2, [r3, #0]
 8002cb4:	605a      	str	r2, [r3, #4]
 8002cb6:	609a      	str	r2, [r3, #8]
 8002cb8:	60da      	str	r2, [r3, #12]
 8002cba:	611a      	str	r2, [r3, #16]
  if(i2cHandle->Instance==I2C1)
 8002cbc:	687b      	ldr	r3, [r7, #4]
 8002cbe:	681b      	ldr	r3, [r3, #0]
 8002cc0:	4a19      	ldr	r2, [pc, #100]	@ (8002d28 <HAL_I2C_MspInit+0x84>)
 8002cc2:	4293      	cmp	r3, r2
 8002cc4:	d12b      	bne.n	8002d1e <HAL_I2C_MspInit+0x7a>
  {
  /* USER CODE BEGIN I2C1_MspInit 0 */

  /* USER CODE END I2C1_MspInit 0 */

    __HAL_RCC_GPIOB_CLK_ENABLE();
 8002cc6:	2300      	movs	r3, #0
 8002cc8:	613b      	str	r3, [r7, #16]
 8002cca:	4b18      	ldr	r3, [pc, #96]	@ (8002d2c <HAL_I2C_MspInit+0x88>)
 8002ccc:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002cce:	4a17      	ldr	r2, [pc, #92]	@ (8002d2c <HAL_I2C_MspInit+0x88>)
 8002cd0:	f043 0302 	orr.w	r3, r3, #2
 8002cd4:	6313      	str	r3, [r2, #48]	@ 0x30
 8002cd6:	4b15      	ldr	r3, [pc, #84]	@ (8002d2c <HAL_I2C_MspInit+0x88>)
 8002cd8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002cda:	f003 0302 	and.w	r3, r3, #2
 8002cde:	613b      	str	r3, [r7, #16]
 8002ce0:	693b      	ldr	r3, [r7, #16]
    /**I2C1 GPIO Configuration
    PB6     ------> I2C1_SCL
    PB7     ------> I2C1_SDA
    */
    GPIO_InitStruct.Pin = GPIO_PIN_6|GPIO_PIN_7;
 8002ce2:	23c0      	movs	r3, #192	@ 0xc0
 8002ce4:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 8002ce6:	2312      	movs	r3, #18
 8002ce8:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002cea:	2300      	movs	r3, #0
 8002cec:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8002cee:	2303      	movs	r3, #3
 8002cf0:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C1;
 8002cf2:	2304      	movs	r3, #4
 8002cf4:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8002cf6:	f107 0314 	add.w	r3, r7, #20
 8002cfa:	4619      	mov	r1, r3
 8002cfc:	480c      	ldr	r0, [pc, #48]	@ (8002d30 <HAL_I2C_MspInit+0x8c>)
 8002cfe:	f000 fcc1 	bl	8003684 <HAL_GPIO_Init>

    /* I2C1 clock enable */
    __HAL_RCC_I2C1_CLK_ENABLE();
 8002d02:	2300      	movs	r3, #0
 8002d04:	60fb      	str	r3, [r7, #12]
 8002d06:	4b09      	ldr	r3, [pc, #36]	@ (8002d2c <HAL_I2C_MspInit+0x88>)
 8002d08:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002d0a:	4a08      	ldr	r2, [pc, #32]	@ (8002d2c <HAL_I2C_MspInit+0x88>)
 8002d0c:	f443 1300 	orr.w	r3, r3, #2097152	@ 0x200000
 8002d10:	6413      	str	r3, [r2, #64]	@ 0x40
 8002d12:	4b06      	ldr	r3, [pc, #24]	@ (8002d2c <HAL_I2C_MspInit+0x88>)
 8002d14:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002d16:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8002d1a:	60fb      	str	r3, [r7, #12]
 8002d1c:	68fb      	ldr	r3, [r7, #12]
  /* USER CODE BEGIN I2C1_MspInit 1 */

  /* USER CODE END I2C1_MspInit 1 */
  }
}
 8002d1e:	bf00      	nop
 8002d20:	3728      	adds	r7, #40	@ 0x28
 8002d22:	46bd      	mov	sp, r7
 8002d24:	bd80      	pop	{r7, pc}
 8002d26:	bf00      	nop
 8002d28:	40005400 	.word	0x40005400
 8002d2c:	40023800 	.word	0x40023800
 8002d30:	40020400 	.word	0x40020400

08002d34 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8002d34:	b580      	push	{r7, lr}
 8002d36:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8002d38:	f000 fb5c 	bl	80033f4 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8002d3c:	f000 f812 	bl	8002d64 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8002d40:	f7ff fe10 	bl	8002964 <MX_GPIO_Init>
  MX_SPI2_Init();
 8002d44:	f000 f890 	bl	8002e68 <MX_SPI2_Init>
  MX_SPI5_Init();
 8002d48:	f000 f8c4 	bl	8002ed4 <MX_SPI5_Init>
  MX_I2C1_Init();
 8002d4c:	f7ff ff7c 	bl	8002c48 <MX_I2C1_Init>
  MX_USART6_UART_Init();
 8002d50:	f000 fab4 	bl	80032bc <MX_USART6_UART_Init>
  /* USER CODE BEGIN 2 */

  /* USER CODE END 2 */

  /* Init scheduler */
  osKernelInitialize();  /* Call init function for freertos objects (in cmsis_os2.c) */
 8002d54:	f003 fade 	bl	8006314 <osKernelInitialize>
  MX_FREERTOS_Init();
 8002d58:	f7ff f9aa 	bl	80020b0 <MX_FREERTOS_Init>

  /* Start scheduler */
  osKernelStart();
 8002d5c:	f003 fafe 	bl	800635c <osKernelStart>

  /* We should never get here as control is now taken by the scheduler */

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1)
 8002d60:	bf00      	nop
 8002d62:	e7fd      	b.n	8002d60 <main+0x2c>

08002d64 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8002d64:	b580      	push	{r7, lr}
 8002d66:	b094      	sub	sp, #80	@ 0x50
 8002d68:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8002d6a:	f107 0320 	add.w	r3, r7, #32
 8002d6e:	2230      	movs	r2, #48	@ 0x30
 8002d70:	2100      	movs	r1, #0
 8002d72:	4618      	mov	r0, r3
 8002d74:	f006 f97e 	bl	8009074 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8002d78:	f107 030c 	add.w	r3, r7, #12
 8002d7c:	2200      	movs	r2, #0
 8002d7e:	601a      	str	r2, [r3, #0]
 8002d80:	605a      	str	r2, [r3, #4]
 8002d82:	609a      	str	r2, [r3, #8]
 8002d84:	60da      	str	r2, [r3, #12]
 8002d86:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
  */
  __HAL_RCC_PWR_CLK_ENABLE();
 8002d88:	2300      	movs	r3, #0
 8002d8a:	60bb      	str	r3, [r7, #8]
 8002d8c:	4b28      	ldr	r3, [pc, #160]	@ (8002e30 <SystemClock_Config+0xcc>)
 8002d8e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002d90:	4a27      	ldr	r2, [pc, #156]	@ (8002e30 <SystemClock_Config+0xcc>)
 8002d92:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8002d96:	6413      	str	r3, [r2, #64]	@ 0x40
 8002d98:	4b25      	ldr	r3, [pc, #148]	@ (8002e30 <SystemClock_Config+0xcc>)
 8002d9a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002d9c:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8002da0:	60bb      	str	r3, [r7, #8]
 8002da2:	68bb      	ldr	r3, [r7, #8]
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 8002da4:	2300      	movs	r3, #0
 8002da6:	607b      	str	r3, [r7, #4]
 8002da8:	4b22      	ldr	r3, [pc, #136]	@ (8002e34 <SystemClock_Config+0xd0>)
 8002daa:	681b      	ldr	r3, [r3, #0]
 8002dac:	4a21      	ldr	r2, [pc, #132]	@ (8002e34 <SystemClock_Config+0xd0>)
 8002dae:	f443 4340 	orr.w	r3, r3, #49152	@ 0xc000
 8002db2:	6013      	str	r3, [r2, #0]
 8002db4:	4b1f      	ldr	r3, [pc, #124]	@ (8002e34 <SystemClock_Config+0xd0>)
 8002db6:	681b      	ldr	r3, [r3, #0]
 8002db8:	f403 4340 	and.w	r3, r3, #49152	@ 0xc000
 8002dbc:	607b      	str	r3, [r7, #4]
 8002dbe:	687b      	ldr	r3, [r7, #4]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 8002dc0:	2302      	movs	r3, #2
 8002dc2:	623b      	str	r3, [r7, #32]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 8002dc4:	2301      	movs	r3, #1
 8002dc6:	62fb      	str	r3, [r7, #44]	@ 0x2c
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 8002dc8:	2310      	movs	r3, #16
 8002dca:	633b      	str	r3, [r7, #48]	@ 0x30
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8002dcc:	2302      	movs	r3, #2
 8002dce:	63bb      	str	r3, [r7, #56]	@ 0x38
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSI;
 8002dd0:	2300      	movs	r3, #0
 8002dd2:	63fb      	str	r3, [r7, #60]	@ 0x3c
  RCC_OscInitStruct.PLL.PLLM = 8;
 8002dd4:	2308      	movs	r3, #8
 8002dd6:	643b      	str	r3, [r7, #64]	@ 0x40
  RCC_OscInitStruct.PLL.PLLN = 100;
 8002dd8:	2364      	movs	r3, #100	@ 0x64
 8002dda:	647b      	str	r3, [r7, #68]	@ 0x44
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
 8002ddc:	2302      	movs	r3, #2
 8002dde:	64bb      	str	r3, [r7, #72]	@ 0x48
  RCC_OscInitStruct.PLL.PLLQ = 8;
 8002de0:	2308      	movs	r3, #8
 8002de2:	64fb      	str	r3, [r7, #76]	@ 0x4c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8002de4:	f107 0320 	add.w	r3, r7, #32
 8002de8:	4618      	mov	r0, r3
 8002dea:	f001 fab9 	bl	8004360 <HAL_RCC_OscConfig>
 8002dee:	4603      	mov	r3, r0
 8002df0:	2b00      	cmp	r3, #0
 8002df2:	d001      	beq.n	8002df8 <SystemClock_Config+0x94>
  {
    Error_Handler();
 8002df4:	f000 f832 	bl	8002e5c <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8002df8:	230f      	movs	r3, #15
 8002dfa:	60fb      	str	r3, [r7, #12]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8002dfc:	2302      	movs	r3, #2
 8002dfe:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8002e00:	2300      	movs	r3, #0
 8002e02:	617b      	str	r3, [r7, #20]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV2;
 8002e04:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8002e08:	61bb      	str	r3, [r7, #24]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV2;
 8002e0a:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8002e0e:	61fb      	str	r3, [r7, #28]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_3) != HAL_OK)
 8002e10:	f107 030c 	add.w	r3, r7, #12
 8002e14:	2103      	movs	r1, #3
 8002e16:	4618      	mov	r0, r3
 8002e18:	f001 fd1a 	bl	8004850 <HAL_RCC_ClockConfig>
 8002e1c:	4603      	mov	r3, r0
 8002e1e:	2b00      	cmp	r3, #0
 8002e20:	d001      	beq.n	8002e26 <SystemClock_Config+0xc2>
  {
    Error_Handler();
 8002e22:	f000 f81b 	bl	8002e5c <Error_Handler>
  }
}
 8002e26:	bf00      	nop
 8002e28:	3750      	adds	r7, #80	@ 0x50
 8002e2a:	46bd      	mov	sp, r7
 8002e2c:	bd80      	pop	{r7, pc}
 8002e2e:	bf00      	nop
 8002e30:	40023800 	.word	0x40023800
 8002e34:	40007000 	.word	0x40007000

08002e38 <HAL_TIM_PeriodElapsedCallback>:
  * a global variable "uwTick" used as application time base.
  * @param  htim : TIM handle
  * @retval None
  */
void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim)
{
 8002e38:	b580      	push	{r7, lr}
 8002e3a:	b082      	sub	sp, #8
 8002e3c:	af00      	add	r7, sp, #0
 8002e3e:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN Callback 0 */

  /* USER CODE END Callback 0 */
  if (htim->Instance == TIM1)
 8002e40:	687b      	ldr	r3, [r7, #4]
 8002e42:	681b      	ldr	r3, [r3, #0]
 8002e44:	4a04      	ldr	r2, [pc, #16]	@ (8002e58 <HAL_TIM_PeriodElapsedCallback+0x20>)
 8002e46:	4293      	cmp	r3, r2
 8002e48:	d101      	bne.n	8002e4e <HAL_TIM_PeriodElapsedCallback+0x16>
  {
    HAL_IncTick();
 8002e4a:	f000 faf5 	bl	8003438 <HAL_IncTick>
  }
  /* USER CODE BEGIN Callback 1 */

  /* USER CODE END Callback 1 */
}
 8002e4e:	bf00      	nop
 8002e50:	3708      	adds	r7, #8
 8002e52:	46bd      	mov	sp, r7
 8002e54:	bd80      	pop	{r7, pc}
 8002e56:	bf00      	nop
 8002e58:	40010000 	.word	0x40010000

08002e5c <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8002e5c:	b480      	push	{r7}
 8002e5e:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting special-purpose register PRIMASK.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8002e60:	b672      	cpsid	i
}
 8002e62:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8002e64:	bf00      	nop
 8002e66:	e7fd      	b.n	8002e64 <Error_Handler+0x8>

08002e68 <MX_SPI2_Init>:
SPI_HandleTypeDef hspi2;
SPI_HandleTypeDef hspi5;

/* SPI2 init function */
void MX_SPI2_Init(void)
{
 8002e68:	b580      	push	{r7, lr}
 8002e6a:	af00      	add	r7, sp, #0
  /* USER CODE END SPI2_Init 0 */

  /* USER CODE BEGIN SPI2_Init 1 */

  /* USER CODE END SPI2_Init 1 */
  hspi2.Instance = SPI2;
 8002e6c:	4b17      	ldr	r3, [pc, #92]	@ (8002ecc <MX_SPI2_Init+0x64>)
 8002e6e:	4a18      	ldr	r2, [pc, #96]	@ (8002ed0 <MX_SPI2_Init+0x68>)
 8002e70:	601a      	str	r2, [r3, #0]
  hspi2.Init.Mode = SPI_MODE_MASTER;
 8002e72:	4b16      	ldr	r3, [pc, #88]	@ (8002ecc <MX_SPI2_Init+0x64>)
 8002e74:	f44f 7282 	mov.w	r2, #260	@ 0x104
 8002e78:	605a      	str	r2, [r3, #4]
  hspi2.Init.Direction = SPI_DIRECTION_2LINES;
 8002e7a:	4b14      	ldr	r3, [pc, #80]	@ (8002ecc <MX_SPI2_Init+0x64>)
 8002e7c:	2200      	movs	r2, #0
 8002e7e:	609a      	str	r2, [r3, #8]
  hspi2.Init.DataSize = SPI_DATASIZE_8BIT;
 8002e80:	4b12      	ldr	r3, [pc, #72]	@ (8002ecc <MX_SPI2_Init+0x64>)
 8002e82:	2200      	movs	r2, #0
 8002e84:	60da      	str	r2, [r3, #12]
  hspi2.Init.CLKPolarity = SPI_POLARITY_HIGH;
 8002e86:	4b11      	ldr	r3, [pc, #68]	@ (8002ecc <MX_SPI2_Init+0x64>)
 8002e88:	2202      	movs	r2, #2
 8002e8a:	611a      	str	r2, [r3, #16]
  hspi2.Init.CLKPhase = SPI_PHASE_2EDGE;
 8002e8c:	4b0f      	ldr	r3, [pc, #60]	@ (8002ecc <MX_SPI2_Init+0x64>)
 8002e8e:	2201      	movs	r2, #1
 8002e90:	615a      	str	r2, [r3, #20]
  hspi2.Init.NSS = SPI_NSS_SOFT;
 8002e92:	4b0e      	ldr	r3, [pc, #56]	@ (8002ecc <MX_SPI2_Init+0x64>)
 8002e94:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8002e98:	619a      	str	r2, [r3, #24]
  hspi2.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_8;
 8002e9a:	4b0c      	ldr	r3, [pc, #48]	@ (8002ecc <MX_SPI2_Init+0x64>)
 8002e9c:	2210      	movs	r2, #16
 8002e9e:	61da      	str	r2, [r3, #28]
  hspi2.Init.FirstBit = SPI_FIRSTBIT_MSB;
 8002ea0:	4b0a      	ldr	r3, [pc, #40]	@ (8002ecc <MX_SPI2_Init+0x64>)
 8002ea2:	2200      	movs	r2, #0
 8002ea4:	621a      	str	r2, [r3, #32]
  hspi2.Init.TIMode = SPI_TIMODE_DISABLE;
 8002ea6:	4b09      	ldr	r3, [pc, #36]	@ (8002ecc <MX_SPI2_Init+0x64>)
 8002ea8:	2200      	movs	r2, #0
 8002eaa:	625a      	str	r2, [r3, #36]	@ 0x24
  hspi2.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8002eac:	4b07      	ldr	r3, [pc, #28]	@ (8002ecc <MX_SPI2_Init+0x64>)
 8002eae:	2200      	movs	r2, #0
 8002eb0:	629a      	str	r2, [r3, #40]	@ 0x28
  hspi2.Init.CRCPolynomial = 10;
 8002eb2:	4b06      	ldr	r3, [pc, #24]	@ (8002ecc <MX_SPI2_Init+0x64>)
 8002eb4:	220a      	movs	r2, #10
 8002eb6:	62da      	str	r2, [r3, #44]	@ 0x2c
  if (HAL_SPI_Init(&hspi2) != HAL_OK)
 8002eb8:	4804      	ldr	r0, [pc, #16]	@ (8002ecc <MX_SPI2_Init+0x64>)
 8002eba:	f001 ff1b 	bl	8004cf4 <HAL_SPI_Init>
 8002ebe:	4603      	mov	r3, r0
 8002ec0:	2b00      	cmp	r3, #0
 8002ec2:	d001      	beq.n	8002ec8 <MX_SPI2_Init+0x60>
  {
    Error_Handler();
 8002ec4:	f7ff ffca 	bl	8002e5c <Error_Handler>
  }
  /* USER CODE BEGIN SPI2_Init 2 */

  /* USER CODE END SPI2_Init 2 */

}
 8002ec8:	bf00      	nop
 8002eca:	bd80      	pop	{r7, pc}
 8002ecc:	200080f8 	.word	0x200080f8
 8002ed0:	40003800 	.word	0x40003800

08002ed4 <MX_SPI5_Init>:
/* SPI5 init function */
void MX_SPI5_Init(void)
{
 8002ed4:	b580      	push	{r7, lr}
 8002ed6:	af00      	add	r7, sp, #0
  /* USER CODE END SPI5_Init 0 */

  /* USER CODE BEGIN SPI5_Init 1 */

  /* USER CODE END SPI5_Init 1 */
  hspi5.Instance = SPI5;
 8002ed8:	4b17      	ldr	r3, [pc, #92]	@ (8002f38 <MX_SPI5_Init+0x64>)
 8002eda:	4a18      	ldr	r2, [pc, #96]	@ (8002f3c <MX_SPI5_Init+0x68>)
 8002edc:	601a      	str	r2, [r3, #0]
  hspi5.Init.Mode = SPI_MODE_MASTER;
 8002ede:	4b16      	ldr	r3, [pc, #88]	@ (8002f38 <MX_SPI5_Init+0x64>)
 8002ee0:	f44f 7282 	mov.w	r2, #260	@ 0x104
 8002ee4:	605a      	str	r2, [r3, #4]
  hspi5.Init.Direction = SPI_DIRECTION_2LINES;
 8002ee6:	4b14      	ldr	r3, [pc, #80]	@ (8002f38 <MX_SPI5_Init+0x64>)
 8002ee8:	2200      	movs	r2, #0
 8002eea:	609a      	str	r2, [r3, #8]
  hspi5.Init.DataSize = SPI_DATASIZE_8BIT;
 8002eec:	4b12      	ldr	r3, [pc, #72]	@ (8002f38 <MX_SPI5_Init+0x64>)
 8002eee:	2200      	movs	r2, #0
 8002ef0:	60da      	str	r2, [r3, #12]
  hspi5.Init.CLKPolarity = SPI_POLARITY_HIGH;
 8002ef2:	4b11      	ldr	r3, [pc, #68]	@ (8002f38 <MX_SPI5_Init+0x64>)
 8002ef4:	2202      	movs	r2, #2
 8002ef6:	611a      	str	r2, [r3, #16]
  hspi5.Init.CLKPhase = SPI_PHASE_2EDGE;
 8002ef8:	4b0f      	ldr	r3, [pc, #60]	@ (8002f38 <MX_SPI5_Init+0x64>)
 8002efa:	2201      	movs	r2, #1
 8002efc:	615a      	str	r2, [r3, #20]
  hspi5.Init.NSS = SPI_NSS_SOFT;
 8002efe:	4b0e      	ldr	r3, [pc, #56]	@ (8002f38 <MX_SPI5_Init+0x64>)
 8002f00:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8002f04:	619a      	str	r2, [r3, #24]
  hspi5.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_16;
 8002f06:	4b0c      	ldr	r3, [pc, #48]	@ (8002f38 <MX_SPI5_Init+0x64>)
 8002f08:	2218      	movs	r2, #24
 8002f0a:	61da      	str	r2, [r3, #28]
  hspi5.Init.FirstBit = SPI_FIRSTBIT_MSB;
 8002f0c:	4b0a      	ldr	r3, [pc, #40]	@ (8002f38 <MX_SPI5_Init+0x64>)
 8002f0e:	2200      	movs	r2, #0
 8002f10:	621a      	str	r2, [r3, #32]
  hspi5.Init.TIMode = SPI_TIMODE_DISABLE;
 8002f12:	4b09      	ldr	r3, [pc, #36]	@ (8002f38 <MX_SPI5_Init+0x64>)
 8002f14:	2200      	movs	r2, #0
 8002f16:	625a      	str	r2, [r3, #36]	@ 0x24
  hspi5.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8002f18:	4b07      	ldr	r3, [pc, #28]	@ (8002f38 <MX_SPI5_Init+0x64>)
 8002f1a:	2200      	movs	r2, #0
 8002f1c:	629a      	str	r2, [r3, #40]	@ 0x28
  hspi5.Init.CRCPolynomial = 10;
 8002f1e:	4b06      	ldr	r3, [pc, #24]	@ (8002f38 <MX_SPI5_Init+0x64>)
 8002f20:	220a      	movs	r2, #10
 8002f22:	62da      	str	r2, [r3, #44]	@ 0x2c
  if (HAL_SPI_Init(&hspi5) != HAL_OK)
 8002f24:	4804      	ldr	r0, [pc, #16]	@ (8002f38 <MX_SPI5_Init+0x64>)
 8002f26:	f001 fee5 	bl	8004cf4 <HAL_SPI_Init>
 8002f2a:	4603      	mov	r3, r0
 8002f2c:	2b00      	cmp	r3, #0
 8002f2e:	d001      	beq.n	8002f34 <MX_SPI5_Init+0x60>
  {
    Error_Handler();
 8002f30:	f7ff ff94 	bl	8002e5c <Error_Handler>
  }
  /* USER CODE BEGIN SPI5_Init 2 */

  /* USER CODE END SPI5_Init 2 */

}
 8002f34:	bf00      	nop
 8002f36:	bd80      	pop	{r7, pc}
 8002f38:	20008150 	.word	0x20008150
 8002f3c:	40015000 	.word	0x40015000

08002f40 <HAL_SPI_MspInit>:

void HAL_SPI_MspInit(SPI_HandleTypeDef* spiHandle)
{
 8002f40:	b580      	push	{r7, lr}
 8002f42:	b08c      	sub	sp, #48	@ 0x30
 8002f44:	af00      	add	r7, sp, #0
 8002f46:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002f48:	f107 031c 	add.w	r3, r7, #28
 8002f4c:	2200      	movs	r2, #0
 8002f4e:	601a      	str	r2, [r3, #0]
 8002f50:	605a      	str	r2, [r3, #4]
 8002f52:	609a      	str	r2, [r3, #8]
 8002f54:	60da      	str	r2, [r3, #12]
 8002f56:	611a      	str	r2, [r3, #16]
  if(spiHandle->Instance==SPI2)
 8002f58:	687b      	ldr	r3, [r7, #4]
 8002f5a:	681b      	ldr	r3, [r3, #0]
 8002f5c:	4a4a      	ldr	r2, [pc, #296]	@ (8003088 <HAL_SPI_MspInit+0x148>)
 8002f5e:	4293      	cmp	r3, r2
 8002f60:	d14b      	bne.n	8002ffa <HAL_SPI_MspInit+0xba>
  {
  /* USER CODE BEGIN SPI2_MspInit 0 */

  /* USER CODE END SPI2_MspInit 0 */
    /* SPI2 clock enable */
    __HAL_RCC_SPI2_CLK_ENABLE();
 8002f62:	2300      	movs	r3, #0
 8002f64:	61bb      	str	r3, [r7, #24]
 8002f66:	4b49      	ldr	r3, [pc, #292]	@ (800308c <HAL_SPI_MspInit+0x14c>)
 8002f68:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002f6a:	4a48      	ldr	r2, [pc, #288]	@ (800308c <HAL_SPI_MspInit+0x14c>)
 8002f6c:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8002f70:	6413      	str	r3, [r2, #64]	@ 0x40
 8002f72:	4b46      	ldr	r3, [pc, #280]	@ (800308c <HAL_SPI_MspInit+0x14c>)
 8002f74:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002f76:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8002f7a:	61bb      	str	r3, [r7, #24]
 8002f7c:	69bb      	ldr	r3, [r7, #24]

    __HAL_RCC_GPIOC_CLK_ENABLE();
 8002f7e:	2300      	movs	r3, #0
 8002f80:	617b      	str	r3, [r7, #20]
 8002f82:	4b42      	ldr	r3, [pc, #264]	@ (800308c <HAL_SPI_MspInit+0x14c>)
 8002f84:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002f86:	4a41      	ldr	r2, [pc, #260]	@ (800308c <HAL_SPI_MspInit+0x14c>)
 8002f88:	f043 0304 	orr.w	r3, r3, #4
 8002f8c:	6313      	str	r3, [r2, #48]	@ 0x30
 8002f8e:	4b3f      	ldr	r3, [pc, #252]	@ (800308c <HAL_SPI_MspInit+0x14c>)
 8002f90:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002f92:	f003 0304 	and.w	r3, r3, #4
 8002f96:	617b      	str	r3, [r7, #20]
 8002f98:	697b      	ldr	r3, [r7, #20]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8002f9a:	2300      	movs	r3, #0
 8002f9c:	613b      	str	r3, [r7, #16]
 8002f9e:	4b3b      	ldr	r3, [pc, #236]	@ (800308c <HAL_SPI_MspInit+0x14c>)
 8002fa0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002fa2:	4a3a      	ldr	r2, [pc, #232]	@ (800308c <HAL_SPI_MspInit+0x14c>)
 8002fa4:	f043 0302 	orr.w	r3, r3, #2
 8002fa8:	6313      	str	r3, [r2, #48]	@ 0x30
 8002faa:	4b38      	ldr	r3, [pc, #224]	@ (800308c <HAL_SPI_MspInit+0x14c>)
 8002fac:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002fae:	f003 0302 	and.w	r3, r3, #2
 8002fb2:	613b      	str	r3, [r7, #16]
 8002fb4:	693b      	ldr	r3, [r7, #16]
    /**SPI2 GPIO Configuration
    PC2     ------> SPI2_MISO
    PB13     ------> SPI2_SCK
    PB15     ------> SPI2_MOSI
    */
    GPIO_InitStruct.Pin = GPIO_PIN_2;
 8002fb6:	2304      	movs	r3, #4
 8002fb8:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002fba:	2302      	movs	r3, #2
 8002fbc:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002fbe:	2300      	movs	r3, #0
 8002fc0:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8002fc2:	2303      	movs	r3, #3
 8002fc4:	62bb      	str	r3, [r7, #40]	@ 0x28
    GPIO_InitStruct.Alternate = GPIO_AF5_SPI2;
 8002fc6:	2305      	movs	r3, #5
 8002fc8:	62fb      	str	r3, [r7, #44]	@ 0x2c
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8002fca:	f107 031c 	add.w	r3, r7, #28
 8002fce:	4619      	mov	r1, r3
 8002fd0:	482f      	ldr	r0, [pc, #188]	@ (8003090 <HAL_SPI_MspInit+0x150>)
 8002fd2:	f000 fb57 	bl	8003684 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_13|GPIO_PIN_15;
 8002fd6:	f44f 4320 	mov.w	r3, #40960	@ 0xa000
 8002fda:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002fdc:	2302      	movs	r3, #2
 8002fde:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002fe0:	2300      	movs	r3, #0
 8002fe2:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8002fe4:	2303      	movs	r3, #3
 8002fe6:	62bb      	str	r3, [r7, #40]	@ 0x28
    GPIO_InitStruct.Alternate = GPIO_AF5_SPI2;
 8002fe8:	2305      	movs	r3, #5
 8002fea:	62fb      	str	r3, [r7, #44]	@ 0x2c
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8002fec:	f107 031c 	add.w	r3, r7, #28
 8002ff0:	4619      	mov	r1, r3
 8002ff2:	4828      	ldr	r0, [pc, #160]	@ (8003094 <HAL_SPI_MspInit+0x154>)
 8002ff4:	f000 fb46 	bl	8003684 <HAL_GPIO_Init>

  /* USER CODE BEGIN SPI5_MspInit 1 */

  /* USER CODE END SPI5_MspInit 1 */
  }
}
 8002ff8:	e042      	b.n	8003080 <HAL_SPI_MspInit+0x140>
  else if(spiHandle->Instance==SPI5)
 8002ffa:	687b      	ldr	r3, [r7, #4]
 8002ffc:	681b      	ldr	r3, [r3, #0]
 8002ffe:	4a26      	ldr	r2, [pc, #152]	@ (8003098 <HAL_SPI_MspInit+0x158>)
 8003000:	4293      	cmp	r3, r2
 8003002:	d13d      	bne.n	8003080 <HAL_SPI_MspInit+0x140>
    __HAL_RCC_SPI5_CLK_ENABLE();
 8003004:	2300      	movs	r3, #0
 8003006:	60fb      	str	r3, [r7, #12]
 8003008:	4b20      	ldr	r3, [pc, #128]	@ (800308c <HAL_SPI_MspInit+0x14c>)
 800300a:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800300c:	4a1f      	ldr	r2, [pc, #124]	@ (800308c <HAL_SPI_MspInit+0x14c>)
 800300e:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8003012:	6453      	str	r3, [r2, #68]	@ 0x44
 8003014:	4b1d      	ldr	r3, [pc, #116]	@ (800308c <HAL_SPI_MspInit+0x14c>)
 8003016:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8003018:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 800301c:	60fb      	str	r3, [r7, #12]
 800301e:	68fb      	ldr	r3, [r7, #12]
    __HAL_RCC_GPIOE_CLK_ENABLE();
 8003020:	2300      	movs	r3, #0
 8003022:	60bb      	str	r3, [r7, #8]
 8003024:	4b19      	ldr	r3, [pc, #100]	@ (800308c <HAL_SPI_MspInit+0x14c>)
 8003026:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003028:	4a18      	ldr	r2, [pc, #96]	@ (800308c <HAL_SPI_MspInit+0x14c>)
 800302a:	f043 0310 	orr.w	r3, r3, #16
 800302e:	6313      	str	r3, [r2, #48]	@ 0x30
 8003030:	4b16      	ldr	r3, [pc, #88]	@ (800308c <HAL_SPI_MspInit+0x14c>)
 8003032:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003034:	f003 0310 	and.w	r3, r3, #16
 8003038:	60bb      	str	r3, [r7, #8]
 800303a:	68bb      	ldr	r3, [r7, #8]
    GPIO_InitStruct.Pin = GPIO_PIN_12|GPIO_PIN_13;
 800303c:	f44f 5340 	mov.w	r3, #12288	@ 0x3000
 8003040:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8003042:	2302      	movs	r3, #2
 8003044:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8003046:	2300      	movs	r3, #0
 8003048:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 800304a:	2303      	movs	r3, #3
 800304c:	62bb      	str	r3, [r7, #40]	@ 0x28
    GPIO_InitStruct.Alternate = GPIO_AF6_SPI5;
 800304e:	2306      	movs	r3, #6
 8003050:	62fb      	str	r3, [r7, #44]	@ 0x2c
    HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 8003052:	f107 031c 	add.w	r3, r7, #28
 8003056:	4619      	mov	r1, r3
 8003058:	4810      	ldr	r0, [pc, #64]	@ (800309c <HAL_SPI_MspInit+0x15c>)
 800305a:	f000 fb13 	bl	8003684 <HAL_GPIO_Init>
    GPIO_InitStruct.Pin = GPIO_PIN_14;
 800305e:	f44f 4380 	mov.w	r3, #16384	@ 0x4000
 8003062:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8003064:	2302      	movs	r3, #2
 8003066:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_PULLUP;
 8003068:	2301      	movs	r3, #1
 800306a:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 800306c:	2303      	movs	r3, #3
 800306e:	62bb      	str	r3, [r7, #40]	@ 0x28
    GPIO_InitStruct.Alternate = GPIO_AF6_SPI5;
 8003070:	2306      	movs	r3, #6
 8003072:	62fb      	str	r3, [r7, #44]	@ 0x2c
    HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 8003074:	f107 031c 	add.w	r3, r7, #28
 8003078:	4619      	mov	r1, r3
 800307a:	4808      	ldr	r0, [pc, #32]	@ (800309c <HAL_SPI_MspInit+0x15c>)
 800307c:	f000 fb02 	bl	8003684 <HAL_GPIO_Init>
}
 8003080:	bf00      	nop
 8003082:	3730      	adds	r7, #48	@ 0x30
 8003084:	46bd      	mov	sp, r7
 8003086:	bd80      	pop	{r7, pc}
 8003088:	40003800 	.word	0x40003800
 800308c:	40023800 	.word	0x40023800
 8003090:	40020800 	.word	0x40020800
 8003094:	40020400 	.word	0x40020400
 8003098:	40015000 	.word	0x40015000
 800309c:	40021000 	.word	0x40021000

080030a0 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 80030a0:	b580      	push	{r7, lr}
 80030a2:	b082      	sub	sp, #8
 80030a4:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 80030a6:	2300      	movs	r3, #0
 80030a8:	607b      	str	r3, [r7, #4]
 80030aa:	4b12      	ldr	r3, [pc, #72]	@ (80030f4 <HAL_MspInit+0x54>)
 80030ac:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80030ae:	4a11      	ldr	r2, [pc, #68]	@ (80030f4 <HAL_MspInit+0x54>)
 80030b0:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 80030b4:	6453      	str	r3, [r2, #68]	@ 0x44
 80030b6:	4b0f      	ldr	r3, [pc, #60]	@ (80030f4 <HAL_MspInit+0x54>)
 80030b8:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80030ba:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 80030be:	607b      	str	r3, [r7, #4]
 80030c0:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 80030c2:	2300      	movs	r3, #0
 80030c4:	603b      	str	r3, [r7, #0]
 80030c6:	4b0b      	ldr	r3, [pc, #44]	@ (80030f4 <HAL_MspInit+0x54>)
 80030c8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80030ca:	4a0a      	ldr	r2, [pc, #40]	@ (80030f4 <HAL_MspInit+0x54>)
 80030cc:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 80030d0:	6413      	str	r3, [r2, #64]	@ 0x40
 80030d2:	4b08      	ldr	r3, [pc, #32]	@ (80030f4 <HAL_MspInit+0x54>)
 80030d4:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80030d6:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80030da:	603b      	str	r3, [r7, #0]
 80030dc:	683b      	ldr	r3, [r7, #0]

  /* System interrupt init*/
  /* PendSV_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(PendSV_IRQn, 15, 0);
 80030de:	2200      	movs	r2, #0
 80030e0:	210f      	movs	r1, #15
 80030e2:	f06f 0001 	mvn.w	r0, #1
 80030e6:	f000 faa3 	bl	8003630 <HAL_NVIC_SetPriority>

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 80030ea:	bf00      	nop
 80030ec:	3708      	adds	r7, #8
 80030ee:	46bd      	mov	sp, r7
 80030f0:	bd80      	pop	{r7, pc}
 80030f2:	bf00      	nop
 80030f4:	40023800 	.word	0x40023800

080030f8 <HAL_InitTick>:
  *         reset by HAL_Init() or at any time when clock is configured, by HAL_RCC_ClockConfig().
  * @param  TickPriority: Tick interrupt priority.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 80030f8:	b580      	push	{r7, lr}
 80030fa:	b08c      	sub	sp, #48	@ 0x30
 80030fc:	af00      	add	r7, sp, #0
 80030fe:	6078      	str	r0, [r7, #4]
  RCC_ClkInitTypeDef    clkconfig;
  uint32_t              uwTimclock = 0U;
 8003100:	2300      	movs	r3, #0
 8003102:	62bb      	str	r3, [r7, #40]	@ 0x28

  uint32_t              uwPrescalerValue = 0U;
 8003104:	2300      	movs	r3, #0
 8003106:	627b      	str	r3, [r7, #36]	@ 0x24
  uint32_t              pFLatency;

  HAL_StatusTypeDef     status;

  /* Enable TIM1 clock */
  __HAL_RCC_TIM1_CLK_ENABLE();
 8003108:	2300      	movs	r3, #0
 800310a:	60bb      	str	r3, [r7, #8]
 800310c:	4b2f      	ldr	r3, [pc, #188]	@ (80031cc <HAL_InitTick+0xd4>)
 800310e:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8003110:	4a2e      	ldr	r2, [pc, #184]	@ (80031cc <HAL_InitTick+0xd4>)
 8003112:	f043 0301 	orr.w	r3, r3, #1
 8003116:	6453      	str	r3, [r2, #68]	@ 0x44
 8003118:	4b2c      	ldr	r3, [pc, #176]	@ (80031cc <HAL_InitTick+0xd4>)
 800311a:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800311c:	f003 0301 	and.w	r3, r3, #1
 8003120:	60bb      	str	r3, [r7, #8]
 8003122:	68bb      	ldr	r3, [r7, #8]

  /* Get clock configuration */
  HAL_RCC_GetClockConfig(&clkconfig, &pFLatency);
 8003124:	f107 020c 	add.w	r2, r7, #12
 8003128:	f107 0310 	add.w	r3, r7, #16
 800312c:	4611      	mov	r1, r2
 800312e:	4618      	mov	r0, r3
 8003130:	f001 fdae 	bl	8004c90 <HAL_RCC_GetClockConfig>

  /* Compute TIM1 clock */
      uwTimclock = 2*HAL_RCC_GetPCLK2Freq();
 8003134:	f001 fd98 	bl	8004c68 <HAL_RCC_GetPCLK2Freq>
 8003138:	4603      	mov	r3, r0
 800313a:	005b      	lsls	r3, r3, #1
 800313c:	62bb      	str	r3, [r7, #40]	@ 0x28

  /* Compute the prescaler value to have TIM1 counter clock equal to 1MHz */
  uwPrescalerValue = (uint32_t) ((uwTimclock / 1000000U) - 1U);
 800313e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8003140:	4a23      	ldr	r2, [pc, #140]	@ (80031d0 <HAL_InitTick+0xd8>)
 8003142:	fba2 2303 	umull	r2, r3, r2, r3
 8003146:	0c9b      	lsrs	r3, r3, #18
 8003148:	3b01      	subs	r3, #1
 800314a:	627b      	str	r3, [r7, #36]	@ 0x24

  /* Initialize TIM1 */
  htim1.Instance = TIM1;
 800314c:	4b21      	ldr	r3, [pc, #132]	@ (80031d4 <HAL_InitTick+0xdc>)
 800314e:	4a22      	ldr	r2, [pc, #136]	@ (80031d8 <HAL_InitTick+0xe0>)
 8003150:	601a      	str	r2, [r3, #0]
   * Period = [(TIM1CLK/1000) - 1]. to have a (1/1000) s time base.
   * Prescaler = (uwTimclock/1000000 - 1) to have a 1MHz counter clock.
   * ClockDivision = 0
   * Counter direction = Up
   */
  htim1.Init.Period = (1000000U / 1000U) - 1U;
 8003152:	4b20      	ldr	r3, [pc, #128]	@ (80031d4 <HAL_InitTick+0xdc>)
 8003154:	f240 32e7 	movw	r2, #999	@ 0x3e7
 8003158:	60da      	str	r2, [r3, #12]
  htim1.Init.Prescaler = uwPrescalerValue;
 800315a:	4a1e      	ldr	r2, [pc, #120]	@ (80031d4 <HAL_InitTick+0xdc>)
 800315c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800315e:	6053      	str	r3, [r2, #4]
  htim1.Init.ClockDivision = 0;
 8003160:	4b1c      	ldr	r3, [pc, #112]	@ (80031d4 <HAL_InitTick+0xdc>)
 8003162:	2200      	movs	r2, #0
 8003164:	611a      	str	r2, [r3, #16]
  htim1.Init.CounterMode = TIM_COUNTERMODE_UP;
 8003166:	4b1b      	ldr	r3, [pc, #108]	@ (80031d4 <HAL_InitTick+0xdc>)
 8003168:	2200      	movs	r2, #0
 800316a:	609a      	str	r2, [r3, #8]
  htim1.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 800316c:	4b19      	ldr	r3, [pc, #100]	@ (80031d4 <HAL_InitTick+0xdc>)
 800316e:	2200      	movs	r2, #0
 8003170:	619a      	str	r2, [r3, #24]

  status = HAL_TIM_Base_Init(&htim1);
 8003172:	4818      	ldr	r0, [pc, #96]	@ (80031d4 <HAL_InitTick+0xdc>)
 8003174:	f002 fa10 	bl	8005598 <HAL_TIM_Base_Init>
 8003178:	4603      	mov	r3, r0
 800317a:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
  if (status == HAL_OK)
 800317e:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
 8003182:	2b00      	cmp	r3, #0
 8003184:	d11b      	bne.n	80031be <HAL_InitTick+0xc6>
  {
    /* Start the TIM time Base generation in interrupt mode */
    status = HAL_TIM_Base_Start_IT(&htim1);
 8003186:	4813      	ldr	r0, [pc, #76]	@ (80031d4 <HAL_InitTick+0xdc>)
 8003188:	f002 fa60 	bl	800564c <HAL_TIM_Base_Start_IT>
 800318c:	4603      	mov	r3, r0
 800318e:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
    if (status == HAL_OK)
 8003192:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
 8003196:	2b00      	cmp	r3, #0
 8003198:	d111      	bne.n	80031be <HAL_InitTick+0xc6>
    {
    /* Enable the TIM1 global Interrupt */
        HAL_NVIC_EnableIRQ(TIM1_UP_TIM10_IRQn);
 800319a:	2019      	movs	r0, #25
 800319c:	f000 fa64 	bl	8003668 <HAL_NVIC_EnableIRQ>
      /* Configure the SysTick IRQ priority */
      if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 80031a0:	687b      	ldr	r3, [r7, #4]
 80031a2:	2b0f      	cmp	r3, #15
 80031a4:	d808      	bhi.n	80031b8 <HAL_InitTick+0xc0>
      {
        /* Configure the TIM IRQ priority */
        HAL_NVIC_SetPriority(TIM1_UP_TIM10_IRQn, TickPriority, 0U);
 80031a6:	2200      	movs	r2, #0
 80031a8:	6879      	ldr	r1, [r7, #4]
 80031aa:	2019      	movs	r0, #25
 80031ac:	f000 fa40 	bl	8003630 <HAL_NVIC_SetPriority>
        uwTickPrio = TickPriority;
 80031b0:	4a0a      	ldr	r2, [pc, #40]	@ (80031dc <HAL_InitTick+0xe4>)
 80031b2:	687b      	ldr	r3, [r7, #4]
 80031b4:	6013      	str	r3, [r2, #0]
 80031b6:	e002      	b.n	80031be <HAL_InitTick+0xc6>
      }
      else
      {
        status = HAL_ERROR;
 80031b8:	2301      	movs	r3, #1
 80031ba:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
      }
    }
  }

 /* Return function status */
  return status;
 80031be:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
}
 80031c2:	4618      	mov	r0, r3
 80031c4:	3730      	adds	r7, #48	@ 0x30
 80031c6:	46bd      	mov	sp, r7
 80031c8:	bd80      	pop	{r7, pc}
 80031ca:	bf00      	nop
 80031cc:	40023800 	.word	0x40023800
 80031d0:	431bde83 	.word	0x431bde83
 80031d4:	200081a8 	.word	0x200081a8
 80031d8:	40010000 	.word	0x40010000
 80031dc:	20000010 	.word	0x20000010

080031e0 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 80031e0:	b480      	push	{r7}
 80031e2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 80031e4:	bf00      	nop
 80031e6:	e7fd      	b.n	80031e4 <NMI_Handler+0x4>

080031e8 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 80031e8:	b480      	push	{r7}
 80031ea:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 80031ec:	bf00      	nop
 80031ee:	e7fd      	b.n	80031ec <HardFault_Handler+0x4>

080031f0 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 80031f0:	b480      	push	{r7}
 80031f2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 80031f4:	bf00      	nop
 80031f6:	e7fd      	b.n	80031f4 <MemManage_Handler+0x4>

080031f8 <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 80031f8:	b480      	push	{r7}
 80031fa:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 80031fc:	bf00      	nop
 80031fe:	e7fd      	b.n	80031fc <BusFault_Handler+0x4>

08003200 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8003200:	b480      	push	{r7}
 8003202:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8003204:	bf00      	nop
 8003206:	e7fd      	b.n	8003204 <UsageFault_Handler+0x4>

08003208 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8003208:	b480      	push	{r7}
 800320a:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 800320c:	bf00      	nop
 800320e:	46bd      	mov	sp, r7
 8003210:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003214:	4770      	bx	lr
	...

08003218 <TIM1_UP_TIM10_IRQHandler>:

/**
  * @brief This function handles TIM1 update interrupt and TIM10 global interrupt.
  */
void TIM1_UP_TIM10_IRQHandler(void)
{
 8003218:	b580      	push	{r7, lr}
 800321a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM1_UP_TIM10_IRQn 0 */

  /* USER CODE END TIM1_UP_TIM10_IRQn 0 */
  HAL_TIM_IRQHandler(&htim1);
 800321c:	4802      	ldr	r0, [pc, #8]	@ (8003228 <TIM1_UP_TIM10_IRQHandler+0x10>)
 800321e:	f002 fa77 	bl	8005710 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM1_UP_TIM10_IRQn 1 */

  /* USER CODE END TIM1_UP_TIM10_IRQn 1 */
}
 8003222:	bf00      	nop
 8003224:	bd80      	pop	{r7, pc}
 8003226:	bf00      	nop
 8003228:	200081a8 	.word	0x200081a8

0800322c <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 800322c:	b580      	push	{r7, lr}
 800322e:	b086      	sub	sp, #24
 8003230:	af00      	add	r7, sp, #0
 8003232:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8003234:	4a14      	ldr	r2, [pc, #80]	@ (8003288 <_sbrk+0x5c>)
 8003236:	4b15      	ldr	r3, [pc, #84]	@ (800328c <_sbrk+0x60>)
 8003238:	1ad3      	subs	r3, r2, r3
 800323a:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 800323c:	697b      	ldr	r3, [r7, #20]
 800323e:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8003240:	4b13      	ldr	r3, [pc, #76]	@ (8003290 <_sbrk+0x64>)
 8003242:	681b      	ldr	r3, [r3, #0]
 8003244:	2b00      	cmp	r3, #0
 8003246:	d102      	bne.n	800324e <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8003248:	4b11      	ldr	r3, [pc, #68]	@ (8003290 <_sbrk+0x64>)
 800324a:	4a12      	ldr	r2, [pc, #72]	@ (8003294 <_sbrk+0x68>)
 800324c:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 800324e:	4b10      	ldr	r3, [pc, #64]	@ (8003290 <_sbrk+0x64>)
 8003250:	681a      	ldr	r2, [r3, #0]
 8003252:	687b      	ldr	r3, [r7, #4]
 8003254:	4413      	add	r3, r2
 8003256:	693a      	ldr	r2, [r7, #16]
 8003258:	429a      	cmp	r2, r3
 800325a:	d207      	bcs.n	800326c <_sbrk+0x40>
  {
    errno = ENOMEM;
 800325c:	f005 ff70 	bl	8009140 <__errno>
 8003260:	4603      	mov	r3, r0
 8003262:	220c      	movs	r2, #12
 8003264:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 8003266:	f04f 33ff 	mov.w	r3, #4294967295
 800326a:	e009      	b.n	8003280 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 800326c:	4b08      	ldr	r3, [pc, #32]	@ (8003290 <_sbrk+0x64>)
 800326e:	681b      	ldr	r3, [r3, #0]
 8003270:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 8003272:	4b07      	ldr	r3, [pc, #28]	@ (8003290 <_sbrk+0x64>)
 8003274:	681a      	ldr	r2, [r3, #0]
 8003276:	687b      	ldr	r3, [r7, #4]
 8003278:	4413      	add	r3, r2
 800327a:	4a05      	ldr	r2, [pc, #20]	@ (8003290 <_sbrk+0x64>)
 800327c:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 800327e:	68fb      	ldr	r3, [r7, #12]
}
 8003280:	4618      	mov	r0, r3
 8003282:	3718      	adds	r7, #24
 8003284:	46bd      	mov	sp, r7
 8003286:	bd80      	pop	{r7, pc}
 8003288:	20020000 	.word	0x20020000
 800328c:	00000400 	.word	0x00000400
 8003290:	200081f0 	.word	0x200081f0
 8003294:	2000cd70 	.word	0x2000cd70

08003298 <SystemInit>:
  *         configuration.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 8003298:	b480      	push	{r7}
 800329a:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 800329c:	4b06      	ldr	r3, [pc, #24]	@ (80032b8 <SystemInit+0x20>)
 800329e:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80032a2:	4a05      	ldr	r2, [pc, #20]	@ (80032b8 <SystemInit+0x20>)
 80032a4:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 80032a8:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 80032ac:	bf00      	nop
 80032ae:	46bd      	mov	sp, r7
 80032b0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80032b4:	4770      	bx	lr
 80032b6:	bf00      	nop
 80032b8:	e000ed00 	.word	0xe000ed00

080032bc <MX_USART6_UART_Init>:
UART_HandleTypeDef huart6;

/* USART6 init function */

void MX_USART6_UART_Init(void)
{
 80032bc:	b580      	push	{r7, lr}
 80032be:	af00      	add	r7, sp, #0
  /* USER CODE END USART6_Init 0 */

  /* USER CODE BEGIN USART6_Init 1 */

  /* USER CODE END USART6_Init 1 */
  huart6.Instance = USART6;
 80032c0:	4b11      	ldr	r3, [pc, #68]	@ (8003308 <MX_USART6_UART_Init+0x4c>)
 80032c2:	4a12      	ldr	r2, [pc, #72]	@ (800330c <MX_USART6_UART_Init+0x50>)
 80032c4:	601a      	str	r2, [r3, #0]
  huart6.Init.BaudRate = 9600;
 80032c6:	4b10      	ldr	r3, [pc, #64]	@ (8003308 <MX_USART6_UART_Init+0x4c>)
 80032c8:	f44f 5216 	mov.w	r2, #9600	@ 0x2580
 80032cc:	605a      	str	r2, [r3, #4]
  huart6.Init.WordLength = UART_WORDLENGTH_8B;
 80032ce:	4b0e      	ldr	r3, [pc, #56]	@ (8003308 <MX_USART6_UART_Init+0x4c>)
 80032d0:	2200      	movs	r2, #0
 80032d2:	609a      	str	r2, [r3, #8]
  huart6.Init.StopBits = UART_STOPBITS_1;
 80032d4:	4b0c      	ldr	r3, [pc, #48]	@ (8003308 <MX_USART6_UART_Init+0x4c>)
 80032d6:	2200      	movs	r2, #0
 80032d8:	60da      	str	r2, [r3, #12]
  huart6.Init.Parity = UART_PARITY_NONE;
 80032da:	4b0b      	ldr	r3, [pc, #44]	@ (8003308 <MX_USART6_UART_Init+0x4c>)
 80032dc:	2200      	movs	r2, #0
 80032de:	611a      	str	r2, [r3, #16]
  huart6.Init.Mode = UART_MODE_TX_RX;
 80032e0:	4b09      	ldr	r3, [pc, #36]	@ (8003308 <MX_USART6_UART_Init+0x4c>)
 80032e2:	220c      	movs	r2, #12
 80032e4:	615a      	str	r2, [r3, #20]
  huart6.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 80032e6:	4b08      	ldr	r3, [pc, #32]	@ (8003308 <MX_USART6_UART_Init+0x4c>)
 80032e8:	2200      	movs	r2, #0
 80032ea:	619a      	str	r2, [r3, #24]
  huart6.Init.OverSampling = UART_OVERSAMPLING_16;
 80032ec:	4b06      	ldr	r3, [pc, #24]	@ (8003308 <MX_USART6_UART_Init+0x4c>)
 80032ee:	2200      	movs	r2, #0
 80032f0:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart6) != HAL_OK)
 80032f2:	4805      	ldr	r0, [pc, #20]	@ (8003308 <MX_USART6_UART_Init+0x4c>)
 80032f4:	f002 fbbe 	bl	8005a74 <HAL_UART_Init>
 80032f8:	4603      	mov	r3, r0
 80032fa:	2b00      	cmp	r3, #0
 80032fc:	d001      	beq.n	8003302 <MX_USART6_UART_Init+0x46>
  {
    Error_Handler();
 80032fe:	f7ff fdad 	bl	8002e5c <Error_Handler>
  }
  /* USER CODE BEGIN USART6_Init 2 */

  /* USER CODE END USART6_Init 2 */

}
 8003302:	bf00      	nop
 8003304:	bd80      	pop	{r7, pc}
 8003306:	bf00      	nop
 8003308:	200081f4 	.word	0x200081f4
 800330c:	40011400 	.word	0x40011400

08003310 <HAL_UART_MspInit>:

void HAL_UART_MspInit(UART_HandleTypeDef* uartHandle)
{
 8003310:	b580      	push	{r7, lr}
 8003312:	b08a      	sub	sp, #40	@ 0x28
 8003314:	af00      	add	r7, sp, #0
 8003316:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8003318:	f107 0314 	add.w	r3, r7, #20
 800331c:	2200      	movs	r2, #0
 800331e:	601a      	str	r2, [r3, #0]
 8003320:	605a      	str	r2, [r3, #4]
 8003322:	609a      	str	r2, [r3, #8]
 8003324:	60da      	str	r2, [r3, #12]
 8003326:	611a      	str	r2, [r3, #16]
  if(uartHandle->Instance==USART6)
 8003328:	687b      	ldr	r3, [r7, #4]
 800332a:	681b      	ldr	r3, [r3, #0]
 800332c:	4a19      	ldr	r2, [pc, #100]	@ (8003394 <HAL_UART_MspInit+0x84>)
 800332e:	4293      	cmp	r3, r2
 8003330:	d12b      	bne.n	800338a <HAL_UART_MspInit+0x7a>
  {
  /* USER CODE BEGIN USART6_MspInit 0 */

  /* USER CODE END USART6_MspInit 0 */
    /* USART6 clock enable */
    __HAL_RCC_USART6_CLK_ENABLE();
 8003332:	2300      	movs	r3, #0
 8003334:	613b      	str	r3, [r7, #16]
 8003336:	4b18      	ldr	r3, [pc, #96]	@ (8003398 <HAL_UART_MspInit+0x88>)
 8003338:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800333a:	4a17      	ldr	r2, [pc, #92]	@ (8003398 <HAL_UART_MspInit+0x88>)
 800333c:	f043 0320 	orr.w	r3, r3, #32
 8003340:	6453      	str	r3, [r2, #68]	@ 0x44
 8003342:	4b15      	ldr	r3, [pc, #84]	@ (8003398 <HAL_UART_MspInit+0x88>)
 8003344:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8003346:	f003 0320 	and.w	r3, r3, #32
 800334a:	613b      	str	r3, [r7, #16]
 800334c:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOC_CLK_ENABLE();
 800334e:	2300      	movs	r3, #0
 8003350:	60fb      	str	r3, [r7, #12]
 8003352:	4b11      	ldr	r3, [pc, #68]	@ (8003398 <HAL_UART_MspInit+0x88>)
 8003354:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003356:	4a10      	ldr	r2, [pc, #64]	@ (8003398 <HAL_UART_MspInit+0x88>)
 8003358:	f043 0304 	orr.w	r3, r3, #4
 800335c:	6313      	str	r3, [r2, #48]	@ 0x30
 800335e:	4b0e      	ldr	r3, [pc, #56]	@ (8003398 <HAL_UART_MspInit+0x88>)
 8003360:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003362:	f003 0304 	and.w	r3, r3, #4
 8003366:	60fb      	str	r3, [r7, #12]
 8003368:	68fb      	ldr	r3, [r7, #12]
    /**USART6 GPIO Configuration
    PC6     ------> USART6_TX
    PC7     ------> USART6_RX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_6|GPIO_PIN_7;
 800336a:	23c0      	movs	r3, #192	@ 0xc0
 800336c:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800336e:	2302      	movs	r3, #2
 8003370:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8003372:	2300      	movs	r3, #0
 8003374:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8003376:	2303      	movs	r3, #3
 8003378:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF8_USART6;
 800337a:	2308      	movs	r3, #8
 800337c:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 800337e:	f107 0314 	add.w	r3, r7, #20
 8003382:	4619      	mov	r1, r3
 8003384:	4805      	ldr	r0, [pc, #20]	@ (800339c <HAL_UART_MspInit+0x8c>)
 8003386:	f000 f97d 	bl	8003684 <HAL_GPIO_Init>

  /* USER CODE BEGIN USART6_MspInit 1 */

  /* USER CODE END USART6_MspInit 1 */
  }
}
 800338a:	bf00      	nop
 800338c:	3728      	adds	r7, #40	@ 0x28
 800338e:	46bd      	mov	sp, r7
 8003390:	bd80      	pop	{r7, pc}
 8003392:	bf00      	nop
 8003394:	40011400 	.word	0x40011400
 8003398:	40023800 	.word	0x40023800
 800339c:	40020800 	.word	0x40020800

080033a0 <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
  ldr   sp, =_estack    		 /* set stack pointer */
 80033a0:	f8df d034 	ldr.w	sp, [pc, #52]	@ 80033d8 <LoopFillZerobss+0xe>

/* Call the clock system initialization function.*/
  bl  SystemInit   
 80033a4:	f7ff ff78 	bl	8003298 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */  
  ldr r0, =_sdata
 80033a8:	480c      	ldr	r0, [pc, #48]	@ (80033dc <LoopFillZerobss+0x12>)
  ldr r1, =_edata
 80033aa:	490d      	ldr	r1, [pc, #52]	@ (80033e0 <LoopFillZerobss+0x16>)
  ldr r2, =_sidata
 80033ac:	4a0d      	ldr	r2, [pc, #52]	@ (80033e4 <LoopFillZerobss+0x1a>)
  movs r3, #0
 80033ae:	2300      	movs	r3, #0
  b LoopCopyDataInit
 80033b0:	e002      	b.n	80033b8 <LoopCopyDataInit>

080033b2 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 80033b2:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 80033b4:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 80033b6:	3304      	adds	r3, #4

080033b8 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 80033b8:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 80033ba:	428c      	cmp	r4, r1
  bcc CopyDataInit
 80033bc:	d3f9      	bcc.n	80033b2 <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 80033be:	4a0a      	ldr	r2, [pc, #40]	@ (80033e8 <LoopFillZerobss+0x1e>)
  ldr r4, =_ebss
 80033c0:	4c0a      	ldr	r4, [pc, #40]	@ (80033ec <LoopFillZerobss+0x22>)
  movs r3, #0
 80033c2:	2300      	movs	r3, #0
  b LoopFillZerobss
 80033c4:	e001      	b.n	80033ca <LoopFillZerobss>

080033c6 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 80033c6:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 80033c8:	3204      	adds	r2, #4

080033ca <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 80033ca:	42a2      	cmp	r2, r4
  bcc FillZerobss
 80033cc:	d3fb      	bcc.n	80033c6 <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 80033ce:	f005 febd 	bl	800914c <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 80033d2:	f7ff fcaf 	bl	8002d34 <main>
  bx  lr    
 80033d6:	4770      	bx	lr
  ldr   sp, =_estack    		 /* set stack pointer */
 80033d8:	20020000 	.word	0x20020000
  ldr r0, =_sdata
 80033dc:	20000000 	.word	0x20000000
  ldr r1, =_edata
 80033e0:	2000006c 	.word	0x2000006c
  ldr r2, =_sidata
 80033e4:	08009cac 	.word	0x08009cac
  ldr r2, =_sbss
 80033e8:	2000006c 	.word	0x2000006c
  ldr r4, =_ebss
 80033ec:	2000cd70 	.word	0x2000cd70

080033f0 <ADC_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 80033f0:	e7fe      	b.n	80033f0 <ADC_IRQHandler>
	...

080033f4 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 80033f4:	b580      	push	{r7, lr}
 80033f6:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch, Instruction cache, Data cache */ 
#if (INSTRUCTION_CACHE_ENABLE != 0U)
  __HAL_FLASH_INSTRUCTION_CACHE_ENABLE();
 80033f8:	4b0e      	ldr	r3, [pc, #56]	@ (8003434 <HAL_Init+0x40>)
 80033fa:	681b      	ldr	r3, [r3, #0]
 80033fc:	4a0d      	ldr	r2, [pc, #52]	@ (8003434 <HAL_Init+0x40>)
 80033fe:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 8003402:	6013      	str	r3, [r2, #0]
#endif /* INSTRUCTION_CACHE_ENABLE */

#if (DATA_CACHE_ENABLE != 0U)
  __HAL_FLASH_DATA_CACHE_ENABLE();
 8003404:	4b0b      	ldr	r3, [pc, #44]	@ (8003434 <HAL_Init+0x40>)
 8003406:	681b      	ldr	r3, [r3, #0]
 8003408:	4a0a      	ldr	r2, [pc, #40]	@ (8003434 <HAL_Init+0x40>)
 800340a:	f443 6380 	orr.w	r3, r3, #1024	@ 0x400
 800340e:	6013      	str	r3, [r2, #0]
#endif /* DATA_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8003410:	4b08      	ldr	r3, [pc, #32]	@ (8003434 <HAL_Init+0x40>)
 8003412:	681b      	ldr	r3, [r3, #0]
 8003414:	4a07      	ldr	r2, [pc, #28]	@ (8003434 <HAL_Init+0x40>)
 8003416:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 800341a:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 800341c:	2003      	movs	r0, #3
 800341e:	f000 f8fc 	bl	800361a <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 8003422:	200f      	movs	r0, #15
 8003424:	f7ff fe68 	bl	80030f8 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 8003428:	f7ff fe3a 	bl	80030a0 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 800342c:	2300      	movs	r3, #0
}
 800342e:	4618      	mov	r0, r3
 8003430:	bd80      	pop	{r7, pc}
 8003432:	bf00      	nop
 8003434:	40023c00 	.word	0x40023c00

08003438 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other 
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8003438:	b480      	push	{r7}
 800343a:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 800343c:	4b06      	ldr	r3, [pc, #24]	@ (8003458 <HAL_IncTick+0x20>)
 800343e:	781b      	ldrb	r3, [r3, #0]
 8003440:	461a      	mov	r2, r3
 8003442:	4b06      	ldr	r3, [pc, #24]	@ (800345c <HAL_IncTick+0x24>)
 8003444:	681b      	ldr	r3, [r3, #0]
 8003446:	4413      	add	r3, r2
 8003448:	4a04      	ldr	r2, [pc, #16]	@ (800345c <HAL_IncTick+0x24>)
 800344a:	6013      	str	r3, [r2, #0]
}
 800344c:	bf00      	nop
 800344e:	46bd      	mov	sp, r7
 8003450:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003454:	4770      	bx	lr
 8003456:	bf00      	nop
 8003458:	20000014 	.word	0x20000014
 800345c:	2000823c 	.word	0x2000823c

08003460 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8003460:	b480      	push	{r7}
 8003462:	af00      	add	r7, sp, #0
  return uwTick;
 8003464:	4b03      	ldr	r3, [pc, #12]	@ (8003474 <HAL_GetTick+0x14>)
 8003466:	681b      	ldr	r3, [r3, #0]
}
 8003468:	4618      	mov	r0, r3
 800346a:	46bd      	mov	sp, r7
 800346c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003470:	4770      	bx	lr
 8003472:	bf00      	nop
 8003474:	2000823c 	.word	0x2000823c

08003478 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8003478:	b580      	push	{r7, lr}
 800347a:	b084      	sub	sp, #16
 800347c:	af00      	add	r7, sp, #0
 800347e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8003480:	f7ff ffee 	bl	8003460 <HAL_GetTick>
 8003484:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 8003486:	687b      	ldr	r3, [r7, #4]
 8003488:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 800348a:	68fb      	ldr	r3, [r7, #12]
 800348c:	f1b3 3fff 	cmp.w	r3, #4294967295
 8003490:	d005      	beq.n	800349e <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 8003492:	4b0a      	ldr	r3, [pc, #40]	@ (80034bc <HAL_Delay+0x44>)
 8003494:	781b      	ldrb	r3, [r3, #0]
 8003496:	461a      	mov	r2, r3
 8003498:	68fb      	ldr	r3, [r7, #12]
 800349a:	4413      	add	r3, r2
 800349c:	60fb      	str	r3, [r7, #12]
  }

  while((HAL_GetTick() - tickstart) < wait)
 800349e:	bf00      	nop
 80034a0:	f7ff ffde 	bl	8003460 <HAL_GetTick>
 80034a4:	4602      	mov	r2, r0
 80034a6:	68bb      	ldr	r3, [r7, #8]
 80034a8:	1ad3      	subs	r3, r2, r3
 80034aa:	68fa      	ldr	r2, [r7, #12]
 80034ac:	429a      	cmp	r2, r3
 80034ae:	d8f7      	bhi.n	80034a0 <HAL_Delay+0x28>
  {
  }
}
 80034b0:	bf00      	nop
 80034b2:	bf00      	nop
 80034b4:	3710      	adds	r7, #16
 80034b6:	46bd      	mov	sp, r7
 80034b8:	bd80      	pop	{r7, pc}
 80034ba:	bf00      	nop
 80034bc:	20000014 	.word	0x20000014

080034c0 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 80034c0:	b480      	push	{r7}
 80034c2:	b085      	sub	sp, #20
 80034c4:	af00      	add	r7, sp, #0
 80034c6:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 80034c8:	687b      	ldr	r3, [r7, #4]
 80034ca:	f003 0307 	and.w	r3, r3, #7
 80034ce:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 80034d0:	4b0c      	ldr	r3, [pc, #48]	@ (8003504 <__NVIC_SetPriorityGrouping+0x44>)
 80034d2:	68db      	ldr	r3, [r3, #12]
 80034d4:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 80034d6:	68ba      	ldr	r2, [r7, #8]
 80034d8:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 80034dc:	4013      	ands	r3, r2
 80034de:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 80034e0:	68fb      	ldr	r3, [r7, #12]
 80034e2:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 80034e4:	68bb      	ldr	r3, [r7, #8]
 80034e6:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 80034e8:	f043 63bf 	orr.w	r3, r3, #100139008	@ 0x5f80000
 80034ec:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 80034f0:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 80034f2:	4a04      	ldr	r2, [pc, #16]	@ (8003504 <__NVIC_SetPriorityGrouping+0x44>)
 80034f4:	68bb      	ldr	r3, [r7, #8]
 80034f6:	60d3      	str	r3, [r2, #12]
}
 80034f8:	bf00      	nop
 80034fa:	3714      	adds	r7, #20
 80034fc:	46bd      	mov	sp, r7
 80034fe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003502:	4770      	bx	lr
 8003504:	e000ed00 	.word	0xe000ed00

08003508 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8003508:	b480      	push	{r7}
 800350a:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 800350c:	4b04      	ldr	r3, [pc, #16]	@ (8003520 <__NVIC_GetPriorityGrouping+0x18>)
 800350e:	68db      	ldr	r3, [r3, #12]
 8003510:	0a1b      	lsrs	r3, r3, #8
 8003512:	f003 0307 	and.w	r3, r3, #7
}
 8003516:	4618      	mov	r0, r3
 8003518:	46bd      	mov	sp, r7
 800351a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800351e:	4770      	bx	lr
 8003520:	e000ed00 	.word	0xe000ed00

08003524 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8003524:	b480      	push	{r7}
 8003526:	b083      	sub	sp, #12
 8003528:	af00      	add	r7, sp, #0
 800352a:	4603      	mov	r3, r0
 800352c:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 800352e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8003532:	2b00      	cmp	r3, #0
 8003534:	db0b      	blt.n	800354e <__NVIC_EnableIRQ+0x2a>
  {
    __COMPILER_BARRIER();
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8003536:	79fb      	ldrb	r3, [r7, #7]
 8003538:	f003 021f 	and.w	r2, r3, #31
 800353c:	4907      	ldr	r1, [pc, #28]	@ (800355c <__NVIC_EnableIRQ+0x38>)
 800353e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8003542:	095b      	lsrs	r3, r3, #5
 8003544:	2001      	movs	r0, #1
 8003546:	fa00 f202 	lsl.w	r2, r0, r2
 800354a:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
    __COMPILER_BARRIER();
  }
}
 800354e:	bf00      	nop
 8003550:	370c      	adds	r7, #12
 8003552:	46bd      	mov	sp, r7
 8003554:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003558:	4770      	bx	lr
 800355a:	bf00      	nop
 800355c:	e000e100 	.word	0xe000e100

08003560 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8003560:	b480      	push	{r7}
 8003562:	b083      	sub	sp, #12
 8003564:	af00      	add	r7, sp, #0
 8003566:	4603      	mov	r3, r0
 8003568:	6039      	str	r1, [r7, #0]
 800356a:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 800356c:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8003570:	2b00      	cmp	r3, #0
 8003572:	db0a      	blt.n	800358a <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8003574:	683b      	ldr	r3, [r7, #0]
 8003576:	b2da      	uxtb	r2, r3
 8003578:	490c      	ldr	r1, [pc, #48]	@ (80035ac <__NVIC_SetPriority+0x4c>)
 800357a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800357e:	0112      	lsls	r2, r2, #4
 8003580:	b2d2      	uxtb	r2, r2
 8003582:	440b      	add	r3, r1
 8003584:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8003588:	e00a      	b.n	80035a0 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 800358a:	683b      	ldr	r3, [r7, #0]
 800358c:	b2da      	uxtb	r2, r3
 800358e:	4908      	ldr	r1, [pc, #32]	@ (80035b0 <__NVIC_SetPriority+0x50>)
 8003590:	79fb      	ldrb	r3, [r7, #7]
 8003592:	f003 030f 	and.w	r3, r3, #15
 8003596:	3b04      	subs	r3, #4
 8003598:	0112      	lsls	r2, r2, #4
 800359a:	b2d2      	uxtb	r2, r2
 800359c:	440b      	add	r3, r1
 800359e:	761a      	strb	r2, [r3, #24]
}
 80035a0:	bf00      	nop
 80035a2:	370c      	adds	r7, #12
 80035a4:	46bd      	mov	sp, r7
 80035a6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80035aa:	4770      	bx	lr
 80035ac:	e000e100 	.word	0xe000e100
 80035b0:	e000ed00 	.word	0xe000ed00

080035b4 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 80035b4:	b480      	push	{r7}
 80035b6:	b089      	sub	sp, #36	@ 0x24
 80035b8:	af00      	add	r7, sp, #0
 80035ba:	60f8      	str	r0, [r7, #12]
 80035bc:	60b9      	str	r1, [r7, #8]
 80035be:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 80035c0:	68fb      	ldr	r3, [r7, #12]
 80035c2:	f003 0307 	and.w	r3, r3, #7
 80035c6:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 80035c8:	69fb      	ldr	r3, [r7, #28]
 80035ca:	f1c3 0307 	rsb	r3, r3, #7
 80035ce:	2b04      	cmp	r3, #4
 80035d0:	bf28      	it	cs
 80035d2:	2304      	movcs	r3, #4
 80035d4:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 80035d6:	69fb      	ldr	r3, [r7, #28]
 80035d8:	3304      	adds	r3, #4
 80035da:	2b06      	cmp	r3, #6
 80035dc:	d902      	bls.n	80035e4 <NVIC_EncodePriority+0x30>
 80035de:	69fb      	ldr	r3, [r7, #28]
 80035e0:	3b03      	subs	r3, #3
 80035e2:	e000      	b.n	80035e6 <NVIC_EncodePriority+0x32>
 80035e4:	2300      	movs	r3, #0
 80035e6:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80035e8:	f04f 32ff 	mov.w	r2, #4294967295
 80035ec:	69bb      	ldr	r3, [r7, #24]
 80035ee:	fa02 f303 	lsl.w	r3, r2, r3
 80035f2:	43da      	mvns	r2, r3
 80035f4:	68bb      	ldr	r3, [r7, #8]
 80035f6:	401a      	ands	r2, r3
 80035f8:	697b      	ldr	r3, [r7, #20]
 80035fa:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 80035fc:	f04f 31ff 	mov.w	r1, #4294967295
 8003600:	697b      	ldr	r3, [r7, #20]
 8003602:	fa01 f303 	lsl.w	r3, r1, r3
 8003606:	43d9      	mvns	r1, r3
 8003608:	687b      	ldr	r3, [r7, #4]
 800360a:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 800360c:	4313      	orrs	r3, r2
         );
}
 800360e:	4618      	mov	r0, r3
 8003610:	3724      	adds	r7, #36	@ 0x24
 8003612:	46bd      	mov	sp, r7
 8003614:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003618:	4770      	bx	lr

0800361a <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 800361a:	b580      	push	{r7, lr}
 800361c:	b082      	sub	sp, #8
 800361e:	af00      	add	r7, sp, #0
 8003620:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8003622:	6878      	ldr	r0, [r7, #4]
 8003624:	f7ff ff4c 	bl	80034c0 <__NVIC_SetPriorityGrouping>
}
 8003628:	bf00      	nop
 800362a:	3708      	adds	r7, #8
 800362c:	46bd      	mov	sp, r7
 800362e:	bd80      	pop	{r7, pc}

08003630 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 8003630:	b580      	push	{r7, lr}
 8003632:	b086      	sub	sp, #24
 8003634:	af00      	add	r7, sp, #0
 8003636:	4603      	mov	r3, r0
 8003638:	60b9      	str	r1, [r7, #8]
 800363a:	607a      	str	r2, [r7, #4]
 800363c:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 800363e:	2300      	movs	r3, #0
 8003640:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 8003642:	f7ff ff61 	bl	8003508 <__NVIC_GetPriorityGrouping>
 8003646:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8003648:	687a      	ldr	r2, [r7, #4]
 800364a:	68b9      	ldr	r1, [r7, #8]
 800364c:	6978      	ldr	r0, [r7, #20]
 800364e:	f7ff ffb1 	bl	80035b4 <NVIC_EncodePriority>
 8003652:	4602      	mov	r2, r0
 8003654:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8003658:	4611      	mov	r1, r2
 800365a:	4618      	mov	r0, r3
 800365c:	f7ff ff80 	bl	8003560 <__NVIC_SetPriority>
}
 8003660:	bf00      	nop
 8003662:	3718      	adds	r7, #24
 8003664:	46bd      	mov	sp, r7
 8003666:	bd80      	pop	{r7, pc}

08003668 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8003668:	b580      	push	{r7, lr}
 800366a:	b082      	sub	sp, #8
 800366c:	af00      	add	r7, sp, #0
 800366e:	4603      	mov	r3, r0
 8003670:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8003672:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8003676:	4618      	mov	r0, r3
 8003678:	f7ff ff54 	bl	8003524 <__NVIC_EnableIRQ>
}
 800367c:	bf00      	nop
 800367e:	3708      	adds	r7, #8
 8003680:	46bd      	mov	sp, r7
 8003682:	bd80      	pop	{r7, pc}

08003684 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8003684:	b480      	push	{r7}
 8003686:	b089      	sub	sp, #36	@ 0x24
 8003688:	af00      	add	r7, sp, #0
 800368a:	6078      	str	r0, [r7, #4]
 800368c:	6039      	str	r1, [r7, #0]
  uint32_t position;
  uint32_t ioposition = 0x00U;
 800368e:	2300      	movs	r3, #0
 8003690:	617b      	str	r3, [r7, #20]
  uint32_t iocurrent = 0x00U;
 8003692:	2300      	movs	r3, #0
 8003694:	613b      	str	r3, [r7, #16]
  uint32_t temp = 0x00U;
 8003696:	2300      	movs	r3, #0
 8003698:	61bb      	str	r3, [r7, #24]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  for(position = 0U; position < GPIO_NUMBER; position++)
 800369a:	2300      	movs	r3, #0
 800369c:	61fb      	str	r3, [r7, #28]
 800369e:	e159      	b.n	8003954 <HAL_GPIO_Init+0x2d0>
  {
    /* Get the IO position */
    ioposition = 0x01U << position;
 80036a0:	2201      	movs	r2, #1
 80036a2:	69fb      	ldr	r3, [r7, #28]
 80036a4:	fa02 f303 	lsl.w	r3, r2, r3
 80036a8:	617b      	str	r3, [r7, #20]
    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 80036aa:	683b      	ldr	r3, [r7, #0]
 80036ac:	681b      	ldr	r3, [r3, #0]
 80036ae:	697a      	ldr	r2, [r7, #20]
 80036b0:	4013      	ands	r3, r2
 80036b2:	613b      	str	r3, [r7, #16]

    if(iocurrent == ioposition)
 80036b4:	693a      	ldr	r2, [r7, #16]
 80036b6:	697b      	ldr	r3, [r7, #20]
 80036b8:	429a      	cmp	r2, r3
 80036ba:	f040 8148 	bne.w	800394e <HAL_GPIO_Init+0x2ca>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 80036be:	683b      	ldr	r3, [r7, #0]
 80036c0:	685b      	ldr	r3, [r3, #4]
 80036c2:	f003 0303 	and.w	r3, r3, #3
 80036c6:	2b01      	cmp	r3, #1
 80036c8:	d005      	beq.n	80036d6 <HAL_GPIO_Init+0x52>
          (GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 80036ca:	683b      	ldr	r3, [r7, #0]
 80036cc:	685b      	ldr	r3, [r3, #4]
 80036ce:	f003 0303 	and.w	r3, r3, #3
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 80036d2:	2b02      	cmp	r3, #2
 80036d4:	d130      	bne.n	8003738 <HAL_GPIO_Init+0xb4>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR; 
 80036d6:	687b      	ldr	r3, [r7, #4]
 80036d8:	689b      	ldr	r3, [r3, #8]
 80036da:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2U));
 80036dc:	69fb      	ldr	r3, [r7, #28]
 80036de:	005b      	lsls	r3, r3, #1
 80036e0:	2203      	movs	r2, #3
 80036e2:	fa02 f303 	lsl.w	r3, r2, r3
 80036e6:	43db      	mvns	r3, r3
 80036e8:	69ba      	ldr	r2, [r7, #24]
 80036ea:	4013      	ands	r3, r2
 80036ec:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2U));
 80036ee:	683b      	ldr	r3, [r7, #0]
 80036f0:	68da      	ldr	r2, [r3, #12]
 80036f2:	69fb      	ldr	r3, [r7, #28]
 80036f4:	005b      	lsls	r3, r3, #1
 80036f6:	fa02 f303 	lsl.w	r3, r2, r3
 80036fa:	69ba      	ldr	r2, [r7, #24]
 80036fc:	4313      	orrs	r3, r2
 80036fe:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 8003700:	687b      	ldr	r3, [r7, #4]
 8003702:	69ba      	ldr	r2, [r7, #24]
 8003704:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8003706:	687b      	ldr	r3, [r7, #4]
 8003708:	685b      	ldr	r3, [r3, #4]
 800370a:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 800370c:	2201      	movs	r2, #1
 800370e:	69fb      	ldr	r3, [r7, #28]
 8003710:	fa02 f303 	lsl.w	r3, r2, r3
 8003714:	43db      	mvns	r3, r3
 8003716:	69ba      	ldr	r2, [r7, #24]
 8003718:	4013      	ands	r3, r2
 800371a:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 800371c:	683b      	ldr	r3, [r7, #0]
 800371e:	685b      	ldr	r3, [r3, #4]
 8003720:	091b      	lsrs	r3, r3, #4
 8003722:	f003 0201 	and.w	r2, r3, #1
 8003726:	69fb      	ldr	r3, [r7, #28]
 8003728:	fa02 f303 	lsl.w	r3, r2, r3
 800372c:	69ba      	ldr	r2, [r7, #24]
 800372e:	4313      	orrs	r3, r2
 8003730:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 8003732:	687b      	ldr	r3, [r7, #4]
 8003734:	69ba      	ldr	r2, [r7, #24]
 8003736:	605a      	str	r2, [r3, #4]
       }

      if((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8003738:	683b      	ldr	r3, [r7, #0]
 800373a:	685b      	ldr	r3, [r3, #4]
 800373c:	f003 0303 	and.w	r3, r3, #3
 8003740:	2b03      	cmp	r3, #3
 8003742:	d017      	beq.n	8003774 <HAL_GPIO_Init+0xf0>
      {
        /* Check the parameters */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));
        
        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 8003744:	687b      	ldr	r3, [r7, #4]
 8003746:	68db      	ldr	r3, [r3, #12]
 8003748:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2U));
 800374a:	69fb      	ldr	r3, [r7, #28]
 800374c:	005b      	lsls	r3, r3, #1
 800374e:	2203      	movs	r2, #3
 8003750:	fa02 f303 	lsl.w	r3, r2, r3
 8003754:	43db      	mvns	r3, r3
 8003756:	69ba      	ldr	r2, [r7, #24]
 8003758:	4013      	ands	r3, r2
 800375a:	61bb      	str	r3, [r7, #24]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 800375c:	683b      	ldr	r3, [r7, #0]
 800375e:	689a      	ldr	r2, [r3, #8]
 8003760:	69fb      	ldr	r3, [r7, #28]
 8003762:	005b      	lsls	r3, r3, #1
 8003764:	fa02 f303 	lsl.w	r3, r2, r3
 8003768:	69ba      	ldr	r2, [r7, #24]
 800376a:	4313      	orrs	r3, r2
 800376c:	61bb      	str	r3, [r7, #24]
        GPIOx->PUPDR = temp;
 800376e:	687b      	ldr	r3, [r7, #4]
 8003770:	69ba      	ldr	r2, [r7, #24]
 8003772:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8003774:	683b      	ldr	r3, [r7, #0]
 8003776:	685b      	ldr	r3, [r3, #4]
 8003778:	f003 0303 	and.w	r3, r3, #3
 800377c:	2b02      	cmp	r3, #2
 800377e:	d123      	bne.n	80037c8 <HAL_GPIO_Init+0x144>
      {
        /* Check the Alternate function parameter */
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));
        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 8003780:	69fb      	ldr	r3, [r7, #28]
 8003782:	08da      	lsrs	r2, r3, #3
 8003784:	687b      	ldr	r3, [r7, #4]
 8003786:	3208      	adds	r2, #8
 8003788:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800378c:	61bb      	str	r3, [r7, #24]
        temp &= ~(0xFU << ((uint32_t)(position & 0x07U) * 4U)) ;
 800378e:	69fb      	ldr	r3, [r7, #28]
 8003790:	f003 0307 	and.w	r3, r3, #7
 8003794:	009b      	lsls	r3, r3, #2
 8003796:	220f      	movs	r2, #15
 8003798:	fa02 f303 	lsl.w	r3, r2, r3
 800379c:	43db      	mvns	r3, r3
 800379e:	69ba      	ldr	r2, [r7, #24]
 80037a0:	4013      	ands	r3, r2
 80037a2:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & 0x07U) * 4U));
 80037a4:	683b      	ldr	r3, [r7, #0]
 80037a6:	691a      	ldr	r2, [r3, #16]
 80037a8:	69fb      	ldr	r3, [r7, #28]
 80037aa:	f003 0307 	and.w	r3, r3, #7
 80037ae:	009b      	lsls	r3, r3, #2
 80037b0:	fa02 f303 	lsl.w	r3, r2, r3
 80037b4:	69ba      	ldr	r2, [r7, #24]
 80037b6:	4313      	orrs	r3, r2
 80037b8:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3U] = temp;
 80037ba:	69fb      	ldr	r3, [r7, #28]
 80037bc:	08da      	lsrs	r2, r3, #3
 80037be:	687b      	ldr	r3, [r7, #4]
 80037c0:	3208      	adds	r2, #8
 80037c2:	69b9      	ldr	r1, [r7, #24]
 80037c4:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 80037c8:	687b      	ldr	r3, [r7, #4]
 80037ca:	681b      	ldr	r3, [r3, #0]
 80037cc:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2U));
 80037ce:	69fb      	ldr	r3, [r7, #28]
 80037d0:	005b      	lsls	r3, r3, #1
 80037d2:	2203      	movs	r2, #3
 80037d4:	fa02 f303 	lsl.w	r3, r2, r3
 80037d8:	43db      	mvns	r3, r3
 80037da:	69ba      	ldr	r2, [r7, #24]
 80037dc:	4013      	ands	r3, r2
 80037de:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 80037e0:	683b      	ldr	r3, [r7, #0]
 80037e2:	685b      	ldr	r3, [r3, #4]
 80037e4:	f003 0203 	and.w	r2, r3, #3
 80037e8:	69fb      	ldr	r3, [r7, #28]
 80037ea:	005b      	lsls	r3, r3, #1
 80037ec:	fa02 f303 	lsl.w	r3, r2, r3
 80037f0:	69ba      	ldr	r2, [r7, #24]
 80037f2:	4313      	orrs	r3, r2
 80037f4:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 80037f6:	687b      	ldr	r3, [r7, #4]
 80037f8:	69ba      	ldr	r2, [r7, #24]
 80037fa:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) != 0x00U)
 80037fc:	683b      	ldr	r3, [r7, #0]
 80037fe:	685b      	ldr	r3, [r3, #4]
 8003800:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
 8003804:	2b00      	cmp	r3, #0
 8003806:	f000 80a2 	beq.w	800394e <HAL_GPIO_Init+0x2ca>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 800380a:	2300      	movs	r3, #0
 800380c:	60fb      	str	r3, [r7, #12]
 800380e:	4b57      	ldr	r3, [pc, #348]	@ (800396c <HAL_GPIO_Init+0x2e8>)
 8003810:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8003812:	4a56      	ldr	r2, [pc, #344]	@ (800396c <HAL_GPIO_Init+0x2e8>)
 8003814:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8003818:	6453      	str	r3, [r2, #68]	@ 0x44
 800381a:	4b54      	ldr	r3, [pc, #336]	@ (800396c <HAL_GPIO_Init+0x2e8>)
 800381c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800381e:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8003822:	60fb      	str	r3, [r7, #12]
 8003824:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2U];
 8003826:	4a52      	ldr	r2, [pc, #328]	@ (8003970 <HAL_GPIO_Init+0x2ec>)
 8003828:	69fb      	ldr	r3, [r7, #28]
 800382a:	089b      	lsrs	r3, r3, #2
 800382c:	3302      	adds	r3, #2
 800382e:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8003832:	61bb      	str	r3, [r7, #24]
        temp &= ~(0x0FU << (4U * (position & 0x03U)));
 8003834:	69fb      	ldr	r3, [r7, #28]
 8003836:	f003 0303 	and.w	r3, r3, #3
 800383a:	009b      	lsls	r3, r3, #2
 800383c:	220f      	movs	r2, #15
 800383e:	fa02 f303 	lsl.w	r3, r2, r3
 8003842:	43db      	mvns	r3, r3
 8003844:	69ba      	ldr	r2, [r7, #24]
 8003846:	4013      	ands	r3, r2
 8003848:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 800384a:	687b      	ldr	r3, [r7, #4]
 800384c:	4a49      	ldr	r2, [pc, #292]	@ (8003974 <HAL_GPIO_Init+0x2f0>)
 800384e:	4293      	cmp	r3, r2
 8003850:	d019      	beq.n	8003886 <HAL_GPIO_Init+0x202>
 8003852:	687b      	ldr	r3, [r7, #4]
 8003854:	4a48      	ldr	r2, [pc, #288]	@ (8003978 <HAL_GPIO_Init+0x2f4>)
 8003856:	4293      	cmp	r3, r2
 8003858:	d013      	beq.n	8003882 <HAL_GPIO_Init+0x1fe>
 800385a:	687b      	ldr	r3, [r7, #4]
 800385c:	4a47      	ldr	r2, [pc, #284]	@ (800397c <HAL_GPIO_Init+0x2f8>)
 800385e:	4293      	cmp	r3, r2
 8003860:	d00d      	beq.n	800387e <HAL_GPIO_Init+0x1fa>
 8003862:	687b      	ldr	r3, [r7, #4]
 8003864:	4a46      	ldr	r2, [pc, #280]	@ (8003980 <HAL_GPIO_Init+0x2fc>)
 8003866:	4293      	cmp	r3, r2
 8003868:	d007      	beq.n	800387a <HAL_GPIO_Init+0x1f6>
 800386a:	687b      	ldr	r3, [r7, #4]
 800386c:	4a45      	ldr	r2, [pc, #276]	@ (8003984 <HAL_GPIO_Init+0x300>)
 800386e:	4293      	cmp	r3, r2
 8003870:	d101      	bne.n	8003876 <HAL_GPIO_Init+0x1f2>
 8003872:	2304      	movs	r3, #4
 8003874:	e008      	b.n	8003888 <HAL_GPIO_Init+0x204>
 8003876:	2307      	movs	r3, #7
 8003878:	e006      	b.n	8003888 <HAL_GPIO_Init+0x204>
 800387a:	2303      	movs	r3, #3
 800387c:	e004      	b.n	8003888 <HAL_GPIO_Init+0x204>
 800387e:	2302      	movs	r3, #2
 8003880:	e002      	b.n	8003888 <HAL_GPIO_Init+0x204>
 8003882:	2301      	movs	r3, #1
 8003884:	e000      	b.n	8003888 <HAL_GPIO_Init+0x204>
 8003886:	2300      	movs	r3, #0
 8003888:	69fa      	ldr	r2, [r7, #28]
 800388a:	f002 0203 	and.w	r2, r2, #3
 800388e:	0092      	lsls	r2, r2, #2
 8003890:	4093      	lsls	r3, r2
 8003892:	69ba      	ldr	r2, [r7, #24]
 8003894:	4313      	orrs	r3, r2
 8003896:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2U] = temp;
 8003898:	4935      	ldr	r1, [pc, #212]	@ (8003970 <HAL_GPIO_Init+0x2ec>)
 800389a:	69fb      	ldr	r3, [r7, #28]
 800389c:	089b      	lsrs	r3, r3, #2
 800389e:	3302      	adds	r3, #2
 80038a0:	69ba      	ldr	r2, [r7, #24]
 80038a2:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 80038a6:	4b38      	ldr	r3, [pc, #224]	@ (8003988 <HAL_GPIO_Init+0x304>)
 80038a8:	689b      	ldr	r3, [r3, #8]
 80038aa:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 80038ac:	693b      	ldr	r3, [r7, #16]
 80038ae:	43db      	mvns	r3, r3
 80038b0:	69ba      	ldr	r2, [r7, #24]
 80038b2:	4013      	ands	r3, r2
 80038b4:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 80038b6:	683b      	ldr	r3, [r7, #0]
 80038b8:	685b      	ldr	r3, [r3, #4]
 80038ba:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 80038be:	2b00      	cmp	r3, #0
 80038c0:	d003      	beq.n	80038ca <HAL_GPIO_Init+0x246>
        {
          temp |= iocurrent;
 80038c2:	69ba      	ldr	r2, [r7, #24]
 80038c4:	693b      	ldr	r3, [r7, #16]
 80038c6:	4313      	orrs	r3, r2
 80038c8:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR = temp;
 80038ca:	4a2f      	ldr	r2, [pc, #188]	@ (8003988 <HAL_GPIO_Init+0x304>)
 80038cc:	69bb      	ldr	r3, [r7, #24]
 80038ce:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 80038d0:	4b2d      	ldr	r3, [pc, #180]	@ (8003988 <HAL_GPIO_Init+0x304>)
 80038d2:	68db      	ldr	r3, [r3, #12]
 80038d4:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 80038d6:	693b      	ldr	r3, [r7, #16]
 80038d8:	43db      	mvns	r3, r3
 80038da:	69ba      	ldr	r2, [r7, #24]
 80038dc:	4013      	ands	r3, r2
 80038de:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 80038e0:	683b      	ldr	r3, [r7, #0]
 80038e2:	685b      	ldr	r3, [r3, #4]
 80038e4:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 80038e8:	2b00      	cmp	r3, #0
 80038ea:	d003      	beq.n	80038f4 <HAL_GPIO_Init+0x270>
        {
          temp |= iocurrent;
 80038ec:	69ba      	ldr	r2, [r7, #24]
 80038ee:	693b      	ldr	r3, [r7, #16]
 80038f0:	4313      	orrs	r3, r2
 80038f2:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR = temp;
 80038f4:	4a24      	ldr	r2, [pc, #144]	@ (8003988 <HAL_GPIO_Init+0x304>)
 80038f6:	69bb      	ldr	r3, [r7, #24]
 80038f8:	60d3      	str	r3, [r2, #12]

        temp = EXTI->EMR;
 80038fa:	4b23      	ldr	r3, [pc, #140]	@ (8003988 <HAL_GPIO_Init+0x304>)
 80038fc:	685b      	ldr	r3, [r3, #4]
 80038fe:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8003900:	693b      	ldr	r3, [r7, #16]
 8003902:	43db      	mvns	r3, r3
 8003904:	69ba      	ldr	r2, [r7, #24]
 8003906:	4013      	ands	r3, r2
 8003908:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 800390a:	683b      	ldr	r3, [r7, #0]
 800390c:	685b      	ldr	r3, [r3, #4]
 800390e:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8003912:	2b00      	cmp	r3, #0
 8003914:	d003      	beq.n	800391e <HAL_GPIO_Init+0x29a>
        {
          temp |= iocurrent;
 8003916:	69ba      	ldr	r2, [r7, #24]
 8003918:	693b      	ldr	r3, [r7, #16]
 800391a:	4313      	orrs	r3, r2
 800391c:	61bb      	str	r3, [r7, #24]
        }
        EXTI->EMR = temp;
 800391e:	4a1a      	ldr	r2, [pc, #104]	@ (8003988 <HAL_GPIO_Init+0x304>)
 8003920:	69bb      	ldr	r3, [r7, #24]
 8003922:	6053      	str	r3, [r2, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 8003924:	4b18      	ldr	r3, [pc, #96]	@ (8003988 <HAL_GPIO_Init+0x304>)
 8003926:	681b      	ldr	r3, [r3, #0]
 8003928:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 800392a:	693b      	ldr	r3, [r7, #16]
 800392c:	43db      	mvns	r3, r3
 800392e:	69ba      	ldr	r2, [r7, #24]
 8003930:	4013      	ands	r3, r2
 8003932:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 8003934:	683b      	ldr	r3, [r7, #0]
 8003936:	685b      	ldr	r3, [r3, #4]
 8003938:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 800393c:	2b00      	cmp	r3, #0
 800393e:	d003      	beq.n	8003948 <HAL_GPIO_Init+0x2c4>
        {
          temp |= iocurrent;
 8003940:	69ba      	ldr	r2, [r7, #24]
 8003942:	693b      	ldr	r3, [r7, #16]
 8003944:	4313      	orrs	r3, r2
 8003946:	61bb      	str	r3, [r7, #24]
        }
        EXTI->IMR = temp;
 8003948:	4a0f      	ldr	r2, [pc, #60]	@ (8003988 <HAL_GPIO_Init+0x304>)
 800394a:	69bb      	ldr	r3, [r7, #24]
 800394c:	6013      	str	r3, [r2, #0]
  for(position = 0U; position < GPIO_NUMBER; position++)
 800394e:	69fb      	ldr	r3, [r7, #28]
 8003950:	3301      	adds	r3, #1
 8003952:	61fb      	str	r3, [r7, #28]
 8003954:	69fb      	ldr	r3, [r7, #28]
 8003956:	2b0f      	cmp	r3, #15
 8003958:	f67f aea2 	bls.w	80036a0 <HAL_GPIO_Init+0x1c>
      }
    }
  }
}
 800395c:	bf00      	nop
 800395e:	bf00      	nop
 8003960:	3724      	adds	r7, #36	@ 0x24
 8003962:	46bd      	mov	sp, r7
 8003964:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003968:	4770      	bx	lr
 800396a:	bf00      	nop
 800396c:	40023800 	.word	0x40023800
 8003970:	40013800 	.word	0x40013800
 8003974:	40020000 	.word	0x40020000
 8003978:	40020400 	.word	0x40020400
 800397c:	40020800 	.word	0x40020800
 8003980:	40020c00 	.word	0x40020c00
 8003984:	40021000 	.word	0x40021000
 8003988:	40013c00 	.word	0x40013c00

0800398c <HAL_GPIO_ReadPin>:
  * @param  GPIO_Pin specifies the port bit to read.
  *         This parameter can be GPIO_PIN_x where x can be (0..15).
  * @retval The input port pin value.
  */
GPIO_PinState HAL_GPIO_ReadPin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin)
{
 800398c:	b480      	push	{r7}
 800398e:	b085      	sub	sp, #20
 8003990:	af00      	add	r7, sp, #0
 8003992:	6078      	str	r0, [r7, #4]
 8003994:	460b      	mov	r3, r1
 8003996:	807b      	strh	r3, [r7, #2]
  GPIO_PinState bitstatus;

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  if((GPIOx->IDR & GPIO_Pin) != (uint32_t)GPIO_PIN_RESET)
 8003998:	687b      	ldr	r3, [r7, #4]
 800399a:	691a      	ldr	r2, [r3, #16]
 800399c:	887b      	ldrh	r3, [r7, #2]
 800399e:	4013      	ands	r3, r2
 80039a0:	2b00      	cmp	r3, #0
 80039a2:	d002      	beq.n	80039aa <HAL_GPIO_ReadPin+0x1e>
  {
    bitstatus = GPIO_PIN_SET;
 80039a4:	2301      	movs	r3, #1
 80039a6:	73fb      	strb	r3, [r7, #15]
 80039a8:	e001      	b.n	80039ae <HAL_GPIO_ReadPin+0x22>
  }
  else
  {
    bitstatus = GPIO_PIN_RESET;
 80039aa:	2300      	movs	r3, #0
 80039ac:	73fb      	strb	r3, [r7, #15]
  }
  return bitstatus;
 80039ae:	7bfb      	ldrb	r3, [r7, #15]
}
 80039b0:	4618      	mov	r0, r3
 80039b2:	3714      	adds	r7, #20
 80039b4:	46bd      	mov	sp, r7
 80039b6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80039ba:	4770      	bx	lr

080039bc <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 80039bc:	b480      	push	{r7}
 80039be:	b083      	sub	sp, #12
 80039c0:	af00      	add	r7, sp, #0
 80039c2:	6078      	str	r0, [r7, #4]
 80039c4:	460b      	mov	r3, r1
 80039c6:	807b      	strh	r3, [r7, #2]
 80039c8:	4613      	mov	r3, r2
 80039ca:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 80039cc:	787b      	ldrb	r3, [r7, #1]
 80039ce:	2b00      	cmp	r3, #0
 80039d0:	d003      	beq.n	80039da <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 80039d2:	887a      	ldrh	r2, [r7, #2]
 80039d4:	687b      	ldr	r3, [r7, #4]
 80039d6:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
  }
}
 80039d8:	e003      	b.n	80039e2 <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
 80039da:	887b      	ldrh	r3, [r7, #2]
 80039dc:	041a      	lsls	r2, r3, #16
 80039de:	687b      	ldr	r3, [r7, #4]
 80039e0:	619a      	str	r2, [r3, #24]
}
 80039e2:	bf00      	nop
 80039e4:	370c      	adds	r7, #12
 80039e6:	46bd      	mov	sp, r7
 80039e8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80039ec:	4770      	bx	lr

080039ee <HAL_GPIO_TogglePin>:
  *                      x can be (A..I) to select the GPIO peripheral for STM32F40XX and STM32F427X devices.
  * @param  GPIO_Pin Specifies the pins to be toggled.
  * @retval None
  */
void HAL_GPIO_TogglePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin)
{
 80039ee:	b480      	push	{r7}
 80039f0:	b085      	sub	sp, #20
 80039f2:	af00      	add	r7, sp, #0
 80039f4:	6078      	str	r0, [r7, #4]
 80039f6:	460b      	mov	r3, r1
 80039f8:	807b      	strh	r3, [r7, #2]

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  /* get current Output Data Register value */
  odr = GPIOx->ODR;
 80039fa:	687b      	ldr	r3, [r7, #4]
 80039fc:	695b      	ldr	r3, [r3, #20]
 80039fe:	60fb      	str	r3, [r7, #12]

  /* Set selected pins that were at low level, and reset ones that were high */
  GPIOx->BSRR = ((odr & GPIO_Pin) << GPIO_NUMBER) | (~odr & GPIO_Pin);
 8003a00:	887a      	ldrh	r2, [r7, #2]
 8003a02:	68fb      	ldr	r3, [r7, #12]
 8003a04:	4013      	ands	r3, r2
 8003a06:	041a      	lsls	r2, r3, #16
 8003a08:	68fb      	ldr	r3, [r7, #12]
 8003a0a:	43d9      	mvns	r1, r3
 8003a0c:	887b      	ldrh	r3, [r7, #2]
 8003a0e:	400b      	ands	r3, r1
 8003a10:	431a      	orrs	r2, r3
 8003a12:	687b      	ldr	r3, [r7, #4]
 8003a14:	619a      	str	r2, [r3, #24]
}
 8003a16:	bf00      	nop
 8003a18:	3714      	adds	r7, #20
 8003a1a:	46bd      	mov	sp, r7
 8003a1c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003a20:	4770      	bx	lr
	...

08003a24 <HAL_I2C_Init>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Init(I2C_HandleTypeDef *hi2c)
{
 8003a24:	b580      	push	{r7, lr}
 8003a26:	b084      	sub	sp, #16
 8003a28:	af00      	add	r7, sp, #0
 8003a2a:	6078      	str	r0, [r7, #4]
  uint32_t freqrange;
  uint32_t pclk1;

  /* Check the I2C handle allocation */
  if (hi2c == NULL)
 8003a2c:	687b      	ldr	r3, [r7, #4]
 8003a2e:	2b00      	cmp	r3, #0
 8003a30:	d101      	bne.n	8003a36 <HAL_I2C_Init+0x12>
  {
    return HAL_ERROR;
 8003a32:	2301      	movs	r3, #1
 8003a34:	e12b      	b.n	8003c8e <HAL_I2C_Init+0x26a>
  assert_param(IS_I2C_DUAL_ADDRESS(hi2c->Init.DualAddressMode));
  assert_param(IS_I2C_OWN_ADDRESS2(hi2c->Init.OwnAddress2));
  assert_param(IS_I2C_GENERAL_CALL(hi2c->Init.GeneralCallMode));
  assert_param(IS_I2C_NO_STRETCH(hi2c->Init.NoStretchMode));

  if (hi2c->State == HAL_I2C_STATE_RESET)
 8003a36:	687b      	ldr	r3, [r7, #4]
 8003a38:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8003a3c:	b2db      	uxtb	r3, r3
 8003a3e:	2b00      	cmp	r3, #0
 8003a40:	d106      	bne.n	8003a50 <HAL_I2C_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hi2c->Lock = HAL_UNLOCKED;
 8003a42:	687b      	ldr	r3, [r7, #4]
 8003a44:	2200      	movs	r2, #0
 8003a46:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    hi2c->MspInitCallback(hi2c);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_I2C_MspInit(hi2c);
 8003a4a:	6878      	ldr	r0, [r7, #4]
 8003a4c:	f7ff f92a 	bl	8002ca4 <HAL_I2C_MspInit>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }

  hi2c->State = HAL_I2C_STATE_BUSY;
 8003a50:	687b      	ldr	r3, [r7, #4]
 8003a52:	2224      	movs	r2, #36	@ 0x24
 8003a54:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Disable the selected I2C peripheral */
  __HAL_I2C_DISABLE(hi2c);
 8003a58:	687b      	ldr	r3, [r7, #4]
 8003a5a:	681b      	ldr	r3, [r3, #0]
 8003a5c:	681a      	ldr	r2, [r3, #0]
 8003a5e:	687b      	ldr	r3, [r7, #4]
 8003a60:	681b      	ldr	r3, [r3, #0]
 8003a62:	f022 0201 	bic.w	r2, r2, #1
 8003a66:	601a      	str	r2, [r3, #0]

  /*Reset I2C*/
  hi2c->Instance->CR1 |= I2C_CR1_SWRST;
 8003a68:	687b      	ldr	r3, [r7, #4]
 8003a6a:	681b      	ldr	r3, [r3, #0]
 8003a6c:	681a      	ldr	r2, [r3, #0]
 8003a6e:	687b      	ldr	r3, [r7, #4]
 8003a70:	681b      	ldr	r3, [r3, #0]
 8003a72:	f442 4200 	orr.w	r2, r2, #32768	@ 0x8000
 8003a76:	601a      	str	r2, [r3, #0]
  hi2c->Instance->CR1 &= ~I2C_CR1_SWRST;
 8003a78:	687b      	ldr	r3, [r7, #4]
 8003a7a:	681b      	ldr	r3, [r3, #0]
 8003a7c:	681a      	ldr	r2, [r3, #0]
 8003a7e:	687b      	ldr	r3, [r7, #4]
 8003a80:	681b      	ldr	r3, [r3, #0]
 8003a82:	f422 4200 	bic.w	r2, r2, #32768	@ 0x8000
 8003a86:	601a      	str	r2, [r3, #0]

  /* Get PCLK1 frequency */
  pclk1 = HAL_RCC_GetPCLK1Freq();
 8003a88:	f001 f8da 	bl	8004c40 <HAL_RCC_GetPCLK1Freq>
 8003a8c:	60f8      	str	r0, [r7, #12]

  /* Check the minimum allowed PCLK1 frequency */
  if (I2C_MIN_PCLK_FREQ(pclk1, hi2c->Init.ClockSpeed) == 1U)
 8003a8e:	687b      	ldr	r3, [r7, #4]
 8003a90:	685b      	ldr	r3, [r3, #4]
 8003a92:	4a81      	ldr	r2, [pc, #516]	@ (8003c98 <HAL_I2C_Init+0x274>)
 8003a94:	4293      	cmp	r3, r2
 8003a96:	d807      	bhi.n	8003aa8 <HAL_I2C_Init+0x84>
 8003a98:	68fb      	ldr	r3, [r7, #12]
 8003a9a:	4a80      	ldr	r2, [pc, #512]	@ (8003c9c <HAL_I2C_Init+0x278>)
 8003a9c:	4293      	cmp	r3, r2
 8003a9e:	bf94      	ite	ls
 8003aa0:	2301      	movls	r3, #1
 8003aa2:	2300      	movhi	r3, #0
 8003aa4:	b2db      	uxtb	r3, r3
 8003aa6:	e006      	b.n	8003ab6 <HAL_I2C_Init+0x92>
 8003aa8:	68fb      	ldr	r3, [r7, #12]
 8003aaa:	4a7d      	ldr	r2, [pc, #500]	@ (8003ca0 <HAL_I2C_Init+0x27c>)
 8003aac:	4293      	cmp	r3, r2
 8003aae:	bf94      	ite	ls
 8003ab0:	2301      	movls	r3, #1
 8003ab2:	2300      	movhi	r3, #0
 8003ab4:	b2db      	uxtb	r3, r3
 8003ab6:	2b00      	cmp	r3, #0
 8003ab8:	d001      	beq.n	8003abe <HAL_I2C_Init+0x9a>
  {
    return HAL_ERROR;
 8003aba:	2301      	movs	r3, #1
 8003abc:	e0e7      	b.n	8003c8e <HAL_I2C_Init+0x26a>
  }

  /* Calculate frequency range */
  freqrange = I2C_FREQRANGE(pclk1);
 8003abe:	68fb      	ldr	r3, [r7, #12]
 8003ac0:	4a78      	ldr	r2, [pc, #480]	@ (8003ca4 <HAL_I2C_Init+0x280>)
 8003ac2:	fba2 2303 	umull	r2, r3, r2, r3
 8003ac6:	0c9b      	lsrs	r3, r3, #18
 8003ac8:	60bb      	str	r3, [r7, #8]

  /*---------------------------- I2Cx CR2 Configuration ----------------------*/
  /* Configure I2Cx: Frequency range */
  MODIFY_REG(hi2c->Instance->CR2, I2C_CR2_FREQ, freqrange);
 8003aca:	687b      	ldr	r3, [r7, #4]
 8003acc:	681b      	ldr	r3, [r3, #0]
 8003ace:	685b      	ldr	r3, [r3, #4]
 8003ad0:	f023 013f 	bic.w	r1, r3, #63	@ 0x3f
 8003ad4:	687b      	ldr	r3, [r7, #4]
 8003ad6:	681b      	ldr	r3, [r3, #0]
 8003ad8:	68ba      	ldr	r2, [r7, #8]
 8003ada:	430a      	orrs	r2, r1
 8003adc:	605a      	str	r2, [r3, #4]

  /*---------------------------- I2Cx TRISE Configuration --------------------*/
  /* Configure I2Cx: Rise Time */
  MODIFY_REG(hi2c->Instance->TRISE, I2C_TRISE_TRISE, I2C_RISE_TIME(freqrange, hi2c->Init.ClockSpeed));
 8003ade:	687b      	ldr	r3, [r7, #4]
 8003ae0:	681b      	ldr	r3, [r3, #0]
 8003ae2:	6a1b      	ldr	r3, [r3, #32]
 8003ae4:	f023 013f 	bic.w	r1, r3, #63	@ 0x3f
 8003ae8:	687b      	ldr	r3, [r7, #4]
 8003aea:	685b      	ldr	r3, [r3, #4]
 8003aec:	4a6a      	ldr	r2, [pc, #424]	@ (8003c98 <HAL_I2C_Init+0x274>)
 8003aee:	4293      	cmp	r3, r2
 8003af0:	d802      	bhi.n	8003af8 <HAL_I2C_Init+0xd4>
 8003af2:	68bb      	ldr	r3, [r7, #8]
 8003af4:	3301      	adds	r3, #1
 8003af6:	e009      	b.n	8003b0c <HAL_I2C_Init+0xe8>
 8003af8:	68bb      	ldr	r3, [r7, #8]
 8003afa:	f44f 7296 	mov.w	r2, #300	@ 0x12c
 8003afe:	fb02 f303 	mul.w	r3, r2, r3
 8003b02:	4a69      	ldr	r2, [pc, #420]	@ (8003ca8 <HAL_I2C_Init+0x284>)
 8003b04:	fba2 2303 	umull	r2, r3, r2, r3
 8003b08:	099b      	lsrs	r3, r3, #6
 8003b0a:	3301      	adds	r3, #1
 8003b0c:	687a      	ldr	r2, [r7, #4]
 8003b0e:	6812      	ldr	r2, [r2, #0]
 8003b10:	430b      	orrs	r3, r1
 8003b12:	6213      	str	r3, [r2, #32]

  /*---------------------------- I2Cx CCR Configuration ----------------------*/
  /* Configure I2Cx: Speed */
  MODIFY_REG(hi2c->Instance->CCR, (I2C_CCR_FS | I2C_CCR_DUTY | I2C_CCR_CCR), I2C_SPEED(pclk1, hi2c->Init.ClockSpeed, hi2c->Init.DutyCycle));
 8003b14:	687b      	ldr	r3, [r7, #4]
 8003b16:	681b      	ldr	r3, [r3, #0]
 8003b18:	69db      	ldr	r3, [r3, #28]
 8003b1a:	f423 424f 	bic.w	r2, r3, #52992	@ 0xcf00
 8003b1e:	f022 02ff 	bic.w	r2, r2, #255	@ 0xff
 8003b22:	687b      	ldr	r3, [r7, #4]
 8003b24:	685b      	ldr	r3, [r3, #4]
 8003b26:	495c      	ldr	r1, [pc, #368]	@ (8003c98 <HAL_I2C_Init+0x274>)
 8003b28:	428b      	cmp	r3, r1
 8003b2a:	d819      	bhi.n	8003b60 <HAL_I2C_Init+0x13c>
 8003b2c:	68fb      	ldr	r3, [r7, #12]
 8003b2e:	1e59      	subs	r1, r3, #1
 8003b30:	687b      	ldr	r3, [r7, #4]
 8003b32:	685b      	ldr	r3, [r3, #4]
 8003b34:	005b      	lsls	r3, r3, #1
 8003b36:	fbb1 f3f3 	udiv	r3, r1, r3
 8003b3a:	1c59      	adds	r1, r3, #1
 8003b3c:	f640 73fc 	movw	r3, #4092	@ 0xffc
 8003b40:	400b      	ands	r3, r1
 8003b42:	2b00      	cmp	r3, #0
 8003b44:	d00a      	beq.n	8003b5c <HAL_I2C_Init+0x138>
 8003b46:	68fb      	ldr	r3, [r7, #12]
 8003b48:	1e59      	subs	r1, r3, #1
 8003b4a:	687b      	ldr	r3, [r7, #4]
 8003b4c:	685b      	ldr	r3, [r3, #4]
 8003b4e:	005b      	lsls	r3, r3, #1
 8003b50:	fbb1 f3f3 	udiv	r3, r1, r3
 8003b54:	3301      	adds	r3, #1
 8003b56:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8003b5a:	e051      	b.n	8003c00 <HAL_I2C_Init+0x1dc>
 8003b5c:	2304      	movs	r3, #4
 8003b5e:	e04f      	b.n	8003c00 <HAL_I2C_Init+0x1dc>
 8003b60:	687b      	ldr	r3, [r7, #4]
 8003b62:	689b      	ldr	r3, [r3, #8]
 8003b64:	2b00      	cmp	r3, #0
 8003b66:	d111      	bne.n	8003b8c <HAL_I2C_Init+0x168>
 8003b68:	68fb      	ldr	r3, [r7, #12]
 8003b6a:	1e58      	subs	r0, r3, #1
 8003b6c:	687b      	ldr	r3, [r7, #4]
 8003b6e:	6859      	ldr	r1, [r3, #4]
 8003b70:	460b      	mov	r3, r1
 8003b72:	005b      	lsls	r3, r3, #1
 8003b74:	440b      	add	r3, r1
 8003b76:	fbb0 f3f3 	udiv	r3, r0, r3
 8003b7a:	3301      	adds	r3, #1
 8003b7c:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8003b80:	2b00      	cmp	r3, #0
 8003b82:	bf0c      	ite	eq
 8003b84:	2301      	moveq	r3, #1
 8003b86:	2300      	movne	r3, #0
 8003b88:	b2db      	uxtb	r3, r3
 8003b8a:	e012      	b.n	8003bb2 <HAL_I2C_Init+0x18e>
 8003b8c:	68fb      	ldr	r3, [r7, #12]
 8003b8e:	1e58      	subs	r0, r3, #1
 8003b90:	687b      	ldr	r3, [r7, #4]
 8003b92:	6859      	ldr	r1, [r3, #4]
 8003b94:	460b      	mov	r3, r1
 8003b96:	009b      	lsls	r3, r3, #2
 8003b98:	440b      	add	r3, r1
 8003b9a:	0099      	lsls	r1, r3, #2
 8003b9c:	440b      	add	r3, r1
 8003b9e:	fbb0 f3f3 	udiv	r3, r0, r3
 8003ba2:	3301      	adds	r3, #1
 8003ba4:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8003ba8:	2b00      	cmp	r3, #0
 8003baa:	bf0c      	ite	eq
 8003bac:	2301      	moveq	r3, #1
 8003bae:	2300      	movne	r3, #0
 8003bb0:	b2db      	uxtb	r3, r3
 8003bb2:	2b00      	cmp	r3, #0
 8003bb4:	d001      	beq.n	8003bba <HAL_I2C_Init+0x196>
 8003bb6:	2301      	movs	r3, #1
 8003bb8:	e022      	b.n	8003c00 <HAL_I2C_Init+0x1dc>
 8003bba:	687b      	ldr	r3, [r7, #4]
 8003bbc:	689b      	ldr	r3, [r3, #8]
 8003bbe:	2b00      	cmp	r3, #0
 8003bc0:	d10e      	bne.n	8003be0 <HAL_I2C_Init+0x1bc>
 8003bc2:	68fb      	ldr	r3, [r7, #12]
 8003bc4:	1e58      	subs	r0, r3, #1
 8003bc6:	687b      	ldr	r3, [r7, #4]
 8003bc8:	6859      	ldr	r1, [r3, #4]
 8003bca:	460b      	mov	r3, r1
 8003bcc:	005b      	lsls	r3, r3, #1
 8003bce:	440b      	add	r3, r1
 8003bd0:	fbb0 f3f3 	udiv	r3, r0, r3
 8003bd4:	3301      	adds	r3, #1
 8003bd6:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8003bda:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8003bde:	e00f      	b.n	8003c00 <HAL_I2C_Init+0x1dc>
 8003be0:	68fb      	ldr	r3, [r7, #12]
 8003be2:	1e58      	subs	r0, r3, #1
 8003be4:	687b      	ldr	r3, [r7, #4]
 8003be6:	6859      	ldr	r1, [r3, #4]
 8003be8:	460b      	mov	r3, r1
 8003bea:	009b      	lsls	r3, r3, #2
 8003bec:	440b      	add	r3, r1
 8003bee:	0099      	lsls	r1, r3, #2
 8003bf0:	440b      	add	r3, r1
 8003bf2:	fbb0 f3f3 	udiv	r3, r0, r3
 8003bf6:	3301      	adds	r3, #1
 8003bf8:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8003bfc:	f443 4340 	orr.w	r3, r3, #49152	@ 0xc000
 8003c00:	6879      	ldr	r1, [r7, #4]
 8003c02:	6809      	ldr	r1, [r1, #0]
 8003c04:	4313      	orrs	r3, r2
 8003c06:	61cb      	str	r3, [r1, #28]

  /*---------------------------- I2Cx CR1 Configuration ----------------------*/
  /* Configure I2Cx: Generalcall and NoStretch mode */
  MODIFY_REG(hi2c->Instance->CR1, (I2C_CR1_ENGC | I2C_CR1_NOSTRETCH), (hi2c->Init.GeneralCallMode | hi2c->Init.NoStretchMode));
 8003c08:	687b      	ldr	r3, [r7, #4]
 8003c0a:	681b      	ldr	r3, [r3, #0]
 8003c0c:	681b      	ldr	r3, [r3, #0]
 8003c0e:	f023 01c0 	bic.w	r1, r3, #192	@ 0xc0
 8003c12:	687b      	ldr	r3, [r7, #4]
 8003c14:	69da      	ldr	r2, [r3, #28]
 8003c16:	687b      	ldr	r3, [r7, #4]
 8003c18:	6a1b      	ldr	r3, [r3, #32]
 8003c1a:	431a      	orrs	r2, r3
 8003c1c:	687b      	ldr	r3, [r7, #4]
 8003c1e:	681b      	ldr	r3, [r3, #0]
 8003c20:	430a      	orrs	r2, r1
 8003c22:	601a      	str	r2, [r3, #0]

  /*---------------------------- I2Cx OAR1 Configuration ---------------------*/
  /* Configure I2Cx: Own Address1 and addressing mode */
  MODIFY_REG(hi2c->Instance->OAR1, (I2C_OAR1_ADDMODE | I2C_OAR1_ADD8_9 | I2C_OAR1_ADD1_7 | I2C_OAR1_ADD0), (hi2c->Init.AddressingMode | hi2c->Init.OwnAddress1));
 8003c24:	687b      	ldr	r3, [r7, #4]
 8003c26:	681b      	ldr	r3, [r3, #0]
 8003c28:	689b      	ldr	r3, [r3, #8]
 8003c2a:	f423 4303 	bic.w	r3, r3, #33536	@ 0x8300
 8003c2e:	f023 03ff 	bic.w	r3, r3, #255	@ 0xff
 8003c32:	687a      	ldr	r2, [r7, #4]
 8003c34:	6911      	ldr	r1, [r2, #16]
 8003c36:	687a      	ldr	r2, [r7, #4]
 8003c38:	68d2      	ldr	r2, [r2, #12]
 8003c3a:	4311      	orrs	r1, r2
 8003c3c:	687a      	ldr	r2, [r7, #4]
 8003c3e:	6812      	ldr	r2, [r2, #0]
 8003c40:	430b      	orrs	r3, r1
 8003c42:	6093      	str	r3, [r2, #8]

  /*---------------------------- I2Cx OAR2 Configuration ---------------------*/
  /* Configure I2Cx: Dual mode and Own Address2 */
  MODIFY_REG(hi2c->Instance->OAR2, (I2C_OAR2_ENDUAL | I2C_OAR2_ADD2), (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2));
 8003c44:	687b      	ldr	r3, [r7, #4]
 8003c46:	681b      	ldr	r3, [r3, #0]
 8003c48:	68db      	ldr	r3, [r3, #12]
 8003c4a:	f023 01ff 	bic.w	r1, r3, #255	@ 0xff
 8003c4e:	687b      	ldr	r3, [r7, #4]
 8003c50:	695a      	ldr	r2, [r3, #20]
 8003c52:	687b      	ldr	r3, [r7, #4]
 8003c54:	699b      	ldr	r3, [r3, #24]
 8003c56:	431a      	orrs	r2, r3
 8003c58:	687b      	ldr	r3, [r7, #4]
 8003c5a:	681b      	ldr	r3, [r3, #0]
 8003c5c:	430a      	orrs	r2, r1
 8003c5e:	60da      	str	r2, [r3, #12]

  /* Enable the selected I2C peripheral */
  __HAL_I2C_ENABLE(hi2c);
 8003c60:	687b      	ldr	r3, [r7, #4]
 8003c62:	681b      	ldr	r3, [r3, #0]
 8003c64:	681a      	ldr	r2, [r3, #0]
 8003c66:	687b      	ldr	r3, [r7, #4]
 8003c68:	681b      	ldr	r3, [r3, #0]
 8003c6a:	f042 0201 	orr.w	r2, r2, #1
 8003c6e:	601a      	str	r2, [r3, #0]

  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8003c70:	687b      	ldr	r3, [r7, #4]
 8003c72:	2200      	movs	r2, #0
 8003c74:	641a      	str	r2, [r3, #64]	@ 0x40
  hi2c->State = HAL_I2C_STATE_READY;
 8003c76:	687b      	ldr	r3, [r7, #4]
 8003c78:	2220      	movs	r2, #32
 8003c7a:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
  hi2c->PreviousState = I2C_STATE_NONE;
 8003c7e:	687b      	ldr	r3, [r7, #4]
 8003c80:	2200      	movs	r2, #0
 8003c82:	631a      	str	r2, [r3, #48]	@ 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
 8003c84:	687b      	ldr	r3, [r7, #4]
 8003c86:	2200      	movs	r2, #0
 8003c88:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e

  return HAL_OK;
 8003c8c:	2300      	movs	r3, #0
}
 8003c8e:	4618      	mov	r0, r3
 8003c90:	3710      	adds	r7, #16
 8003c92:	46bd      	mov	sp, r7
 8003c94:	bd80      	pop	{r7, pc}
 8003c96:	bf00      	nop
 8003c98:	000186a0 	.word	0x000186a0
 8003c9c:	001e847f 	.word	0x001e847f
 8003ca0:	003d08ff 	.word	0x003d08ff
 8003ca4:	431bde83 	.word	0x431bde83
 8003ca8:	10624dd3 	.word	0x10624dd3

08003cac <HAL_I2C_Master_Transmit>:
  * @param  Size Amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Master_Transmit(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8003cac:	b580      	push	{r7, lr}
 8003cae:	b088      	sub	sp, #32
 8003cb0:	af02      	add	r7, sp, #8
 8003cb2:	60f8      	str	r0, [r7, #12]
 8003cb4:	607a      	str	r2, [r7, #4]
 8003cb6:	461a      	mov	r2, r3
 8003cb8:	460b      	mov	r3, r1
 8003cba:	817b      	strh	r3, [r7, #10]
 8003cbc:	4613      	mov	r3, r2
 8003cbe:	813b      	strh	r3, [r7, #8]
  /* Init tickstart for timeout management*/
  uint32_t tickstart = HAL_GetTick();
 8003cc0:	f7ff fbce 	bl	8003460 <HAL_GetTick>
 8003cc4:	6178      	str	r0, [r7, #20]

  if (hi2c->State == HAL_I2C_STATE_READY)
 8003cc6:	68fb      	ldr	r3, [r7, #12]
 8003cc8:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8003ccc:	b2db      	uxtb	r3, r3
 8003cce:	2b20      	cmp	r3, #32
 8003cd0:	f040 80e0 	bne.w	8003e94 <HAL_I2C_Master_Transmit+0x1e8>
  {
    /* Wait until BUSY flag is reset */
    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY_FLAG, tickstart) != HAL_OK)
 8003cd4:	697b      	ldr	r3, [r7, #20]
 8003cd6:	9300      	str	r3, [sp, #0]
 8003cd8:	2319      	movs	r3, #25
 8003cda:	2201      	movs	r2, #1
 8003cdc:	4970      	ldr	r1, [pc, #448]	@ (8003ea0 <HAL_I2C_Master_Transmit+0x1f4>)
 8003cde:	68f8      	ldr	r0, [r7, #12]
 8003ce0:	f000 f964 	bl	8003fac <I2C_WaitOnFlagUntilTimeout>
 8003ce4:	4603      	mov	r3, r0
 8003ce6:	2b00      	cmp	r3, #0
 8003ce8:	d001      	beq.n	8003cee <HAL_I2C_Master_Transmit+0x42>
    {
      return HAL_BUSY;
 8003cea:	2302      	movs	r3, #2
 8003cec:	e0d3      	b.n	8003e96 <HAL_I2C_Master_Transmit+0x1ea>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 8003cee:	68fb      	ldr	r3, [r7, #12]
 8003cf0:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8003cf4:	2b01      	cmp	r3, #1
 8003cf6:	d101      	bne.n	8003cfc <HAL_I2C_Master_Transmit+0x50>
 8003cf8:	2302      	movs	r3, #2
 8003cfa:	e0cc      	b.n	8003e96 <HAL_I2C_Master_Transmit+0x1ea>
 8003cfc:	68fb      	ldr	r3, [r7, #12]
 8003cfe:	2201      	movs	r2, #1
 8003d00:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    /* Check if the I2C is already enabled */
    if ((hi2c->Instance->CR1 & I2C_CR1_PE) != I2C_CR1_PE)
 8003d04:	68fb      	ldr	r3, [r7, #12]
 8003d06:	681b      	ldr	r3, [r3, #0]
 8003d08:	681b      	ldr	r3, [r3, #0]
 8003d0a:	f003 0301 	and.w	r3, r3, #1
 8003d0e:	2b01      	cmp	r3, #1
 8003d10:	d007      	beq.n	8003d22 <HAL_I2C_Master_Transmit+0x76>
    {
      /* Enable I2C peripheral */
      __HAL_I2C_ENABLE(hi2c);
 8003d12:	68fb      	ldr	r3, [r7, #12]
 8003d14:	681b      	ldr	r3, [r3, #0]
 8003d16:	681a      	ldr	r2, [r3, #0]
 8003d18:	68fb      	ldr	r3, [r7, #12]
 8003d1a:	681b      	ldr	r3, [r3, #0]
 8003d1c:	f042 0201 	orr.w	r2, r2, #1
 8003d20:	601a      	str	r2, [r3, #0]
    }

    /* Disable Pos */
    CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 8003d22:	68fb      	ldr	r3, [r7, #12]
 8003d24:	681b      	ldr	r3, [r3, #0]
 8003d26:	681a      	ldr	r2, [r3, #0]
 8003d28:	68fb      	ldr	r3, [r7, #12]
 8003d2a:	681b      	ldr	r3, [r3, #0]
 8003d2c:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 8003d30:	601a      	str	r2, [r3, #0]

    hi2c->State       = HAL_I2C_STATE_BUSY_TX;
 8003d32:	68fb      	ldr	r3, [r7, #12]
 8003d34:	2221      	movs	r2, #33	@ 0x21
 8003d36:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    hi2c->Mode        = HAL_I2C_MODE_MASTER;
 8003d3a:	68fb      	ldr	r3, [r7, #12]
 8003d3c:	2210      	movs	r2, #16
 8003d3e:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
    hi2c->ErrorCode   = HAL_I2C_ERROR_NONE;
 8003d42:	68fb      	ldr	r3, [r7, #12]
 8003d44:	2200      	movs	r2, #0
 8003d46:	641a      	str	r2, [r3, #64]	@ 0x40

    /* Prepare transfer parameters */
    hi2c->pBuffPtr    = pData;
 8003d48:	68fb      	ldr	r3, [r7, #12]
 8003d4a:	687a      	ldr	r2, [r7, #4]
 8003d4c:	625a      	str	r2, [r3, #36]	@ 0x24
    hi2c->XferCount   = Size;
 8003d4e:	68fb      	ldr	r3, [r7, #12]
 8003d50:	893a      	ldrh	r2, [r7, #8]
 8003d52:	855a      	strh	r2, [r3, #42]	@ 0x2a
    hi2c->XferSize    = hi2c->XferCount;
 8003d54:	68fb      	ldr	r3, [r7, #12]
 8003d56:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8003d58:	b29a      	uxth	r2, r3
 8003d5a:	68fb      	ldr	r3, [r7, #12]
 8003d5c:	851a      	strh	r2, [r3, #40]	@ 0x28
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 8003d5e:	68fb      	ldr	r3, [r7, #12]
 8003d60:	4a50      	ldr	r2, [pc, #320]	@ (8003ea4 <HAL_I2C_Master_Transmit+0x1f8>)
 8003d62:	62da      	str	r2, [r3, #44]	@ 0x2c

    /* Send Slave Address */
    if (I2C_MasterRequestWrite(hi2c, DevAddress, Timeout, tickstart) != HAL_OK)
 8003d64:	8979      	ldrh	r1, [r7, #10]
 8003d66:	697b      	ldr	r3, [r7, #20]
 8003d68:	6a3a      	ldr	r2, [r7, #32]
 8003d6a:	68f8      	ldr	r0, [r7, #12]
 8003d6c:	f000 f89c 	bl	8003ea8 <I2C_MasterRequestWrite>
 8003d70:	4603      	mov	r3, r0
 8003d72:	2b00      	cmp	r3, #0
 8003d74:	d001      	beq.n	8003d7a <HAL_I2C_Master_Transmit+0xce>
    {
      return HAL_ERROR;
 8003d76:	2301      	movs	r3, #1
 8003d78:	e08d      	b.n	8003e96 <HAL_I2C_Master_Transmit+0x1ea>
    }

    /* Clear ADDR flag */
    __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8003d7a:	2300      	movs	r3, #0
 8003d7c:	613b      	str	r3, [r7, #16]
 8003d7e:	68fb      	ldr	r3, [r7, #12]
 8003d80:	681b      	ldr	r3, [r3, #0]
 8003d82:	695b      	ldr	r3, [r3, #20]
 8003d84:	613b      	str	r3, [r7, #16]
 8003d86:	68fb      	ldr	r3, [r7, #12]
 8003d88:	681b      	ldr	r3, [r3, #0]
 8003d8a:	699b      	ldr	r3, [r3, #24]
 8003d8c:	613b      	str	r3, [r7, #16]
 8003d8e:	693b      	ldr	r3, [r7, #16]

    while (hi2c->XferSize > 0U)
 8003d90:	e066      	b.n	8003e60 <HAL_I2C_Master_Transmit+0x1b4>
    {
      /* Wait until TXE flag is set */
      if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8003d92:	697a      	ldr	r2, [r7, #20]
 8003d94:	6a39      	ldr	r1, [r7, #32]
 8003d96:	68f8      	ldr	r0, [r7, #12]
 8003d98:	f000 fa22 	bl	80041e0 <I2C_WaitOnTXEFlagUntilTimeout>
 8003d9c:	4603      	mov	r3, r0
 8003d9e:	2b00      	cmp	r3, #0
 8003da0:	d00d      	beq.n	8003dbe <HAL_I2C_Master_Transmit+0x112>
      {
        if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8003da2:	68fb      	ldr	r3, [r7, #12]
 8003da4:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003da6:	2b04      	cmp	r3, #4
 8003da8:	d107      	bne.n	8003dba <HAL_I2C_Master_Transmit+0x10e>
        {
          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8003daa:	68fb      	ldr	r3, [r7, #12]
 8003dac:	681b      	ldr	r3, [r3, #0]
 8003dae:	681a      	ldr	r2, [r3, #0]
 8003db0:	68fb      	ldr	r3, [r7, #12]
 8003db2:	681b      	ldr	r3, [r3, #0]
 8003db4:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8003db8:	601a      	str	r2, [r3, #0]
        }
        return HAL_ERROR;
 8003dba:	2301      	movs	r3, #1
 8003dbc:	e06b      	b.n	8003e96 <HAL_I2C_Master_Transmit+0x1ea>
      }

      /* Write data to DR */
      hi2c->Instance->DR = *hi2c->pBuffPtr;
 8003dbe:	68fb      	ldr	r3, [r7, #12]
 8003dc0:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003dc2:	781a      	ldrb	r2, [r3, #0]
 8003dc4:	68fb      	ldr	r3, [r7, #12]
 8003dc6:	681b      	ldr	r3, [r3, #0]
 8003dc8:	611a      	str	r2, [r3, #16]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 8003dca:	68fb      	ldr	r3, [r7, #12]
 8003dcc:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003dce:	1c5a      	adds	r2, r3, #1
 8003dd0:	68fb      	ldr	r3, [r7, #12]
 8003dd2:	625a      	str	r2, [r3, #36]	@ 0x24

      /* Update counter */
      hi2c->XferCount--;
 8003dd4:	68fb      	ldr	r3, [r7, #12]
 8003dd6:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8003dd8:	b29b      	uxth	r3, r3
 8003dda:	3b01      	subs	r3, #1
 8003ddc:	b29a      	uxth	r2, r3
 8003dde:	68fb      	ldr	r3, [r7, #12]
 8003de0:	855a      	strh	r2, [r3, #42]	@ 0x2a
      hi2c->XferSize--;
 8003de2:	68fb      	ldr	r3, [r7, #12]
 8003de4:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8003de6:	3b01      	subs	r3, #1
 8003de8:	b29a      	uxth	r2, r3
 8003dea:	68fb      	ldr	r3, [r7, #12]
 8003dec:	851a      	strh	r2, [r3, #40]	@ 0x28

      if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == SET) && (hi2c->XferSize != 0U))
 8003dee:	68fb      	ldr	r3, [r7, #12]
 8003df0:	681b      	ldr	r3, [r3, #0]
 8003df2:	695b      	ldr	r3, [r3, #20]
 8003df4:	f003 0304 	and.w	r3, r3, #4
 8003df8:	2b04      	cmp	r3, #4
 8003dfa:	d11b      	bne.n	8003e34 <HAL_I2C_Master_Transmit+0x188>
 8003dfc:	68fb      	ldr	r3, [r7, #12]
 8003dfe:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8003e00:	2b00      	cmp	r3, #0
 8003e02:	d017      	beq.n	8003e34 <HAL_I2C_Master_Transmit+0x188>
      {
        /* Write data to DR */
        hi2c->Instance->DR = *hi2c->pBuffPtr;
 8003e04:	68fb      	ldr	r3, [r7, #12]
 8003e06:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003e08:	781a      	ldrb	r2, [r3, #0]
 8003e0a:	68fb      	ldr	r3, [r7, #12]
 8003e0c:	681b      	ldr	r3, [r3, #0]
 8003e0e:	611a      	str	r2, [r3, #16]

        /* Increment Buffer pointer */
        hi2c->pBuffPtr++;
 8003e10:	68fb      	ldr	r3, [r7, #12]
 8003e12:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003e14:	1c5a      	adds	r2, r3, #1
 8003e16:	68fb      	ldr	r3, [r7, #12]
 8003e18:	625a      	str	r2, [r3, #36]	@ 0x24

        /* Update counter */
        hi2c->XferCount--;
 8003e1a:	68fb      	ldr	r3, [r7, #12]
 8003e1c:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8003e1e:	b29b      	uxth	r3, r3
 8003e20:	3b01      	subs	r3, #1
 8003e22:	b29a      	uxth	r2, r3
 8003e24:	68fb      	ldr	r3, [r7, #12]
 8003e26:	855a      	strh	r2, [r3, #42]	@ 0x2a
        hi2c->XferSize--;
 8003e28:	68fb      	ldr	r3, [r7, #12]
 8003e2a:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8003e2c:	3b01      	subs	r3, #1
 8003e2e:	b29a      	uxth	r2, r3
 8003e30:	68fb      	ldr	r3, [r7, #12]
 8003e32:	851a      	strh	r2, [r3, #40]	@ 0x28
      }

      /* Wait until BTF flag is set */
      if (I2C_WaitOnBTFFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8003e34:	697a      	ldr	r2, [r7, #20]
 8003e36:	6a39      	ldr	r1, [r7, #32]
 8003e38:	68f8      	ldr	r0, [r7, #12]
 8003e3a:	f000 fa19 	bl	8004270 <I2C_WaitOnBTFFlagUntilTimeout>
 8003e3e:	4603      	mov	r3, r0
 8003e40:	2b00      	cmp	r3, #0
 8003e42:	d00d      	beq.n	8003e60 <HAL_I2C_Master_Transmit+0x1b4>
      {
        if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8003e44:	68fb      	ldr	r3, [r7, #12]
 8003e46:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003e48:	2b04      	cmp	r3, #4
 8003e4a:	d107      	bne.n	8003e5c <HAL_I2C_Master_Transmit+0x1b0>
        {
          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8003e4c:	68fb      	ldr	r3, [r7, #12]
 8003e4e:	681b      	ldr	r3, [r3, #0]
 8003e50:	681a      	ldr	r2, [r3, #0]
 8003e52:	68fb      	ldr	r3, [r7, #12]
 8003e54:	681b      	ldr	r3, [r3, #0]
 8003e56:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8003e5a:	601a      	str	r2, [r3, #0]
        }
        return HAL_ERROR;
 8003e5c:	2301      	movs	r3, #1
 8003e5e:	e01a      	b.n	8003e96 <HAL_I2C_Master_Transmit+0x1ea>
    while (hi2c->XferSize > 0U)
 8003e60:	68fb      	ldr	r3, [r7, #12]
 8003e62:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8003e64:	2b00      	cmp	r3, #0
 8003e66:	d194      	bne.n	8003d92 <HAL_I2C_Master_Transmit+0xe6>
      }
    }

    /* Generate Stop */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8003e68:	68fb      	ldr	r3, [r7, #12]
 8003e6a:	681b      	ldr	r3, [r3, #0]
 8003e6c:	681a      	ldr	r2, [r3, #0]
 8003e6e:	68fb      	ldr	r3, [r7, #12]
 8003e70:	681b      	ldr	r3, [r3, #0]
 8003e72:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8003e76:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 8003e78:	68fb      	ldr	r3, [r7, #12]
 8003e7a:	2220      	movs	r2, #32
 8003e7c:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    hi2c->Mode = HAL_I2C_MODE_NONE;
 8003e80:	68fb      	ldr	r3, [r7, #12]
 8003e82:	2200      	movs	r2, #0
 8003e84:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8003e88:	68fb      	ldr	r3, [r7, #12]
 8003e8a:	2200      	movs	r2, #0
 8003e8c:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    return HAL_OK;
 8003e90:	2300      	movs	r3, #0
 8003e92:	e000      	b.n	8003e96 <HAL_I2C_Master_Transmit+0x1ea>
  }
  else
  {
    return HAL_BUSY;
 8003e94:	2302      	movs	r3, #2
  }
}
 8003e96:	4618      	mov	r0, r3
 8003e98:	3718      	adds	r7, #24
 8003e9a:	46bd      	mov	sp, r7
 8003e9c:	bd80      	pop	{r7, pc}
 8003e9e:	bf00      	nop
 8003ea0:	00100002 	.word	0x00100002
 8003ea4:	ffff0000 	.word	0xffff0000

08003ea8 <I2C_MasterRequestWrite>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_MasterRequestWrite(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint32_t Timeout, uint32_t Tickstart)
{
 8003ea8:	b580      	push	{r7, lr}
 8003eaa:	b088      	sub	sp, #32
 8003eac:	af02      	add	r7, sp, #8
 8003eae:	60f8      	str	r0, [r7, #12]
 8003eb0:	607a      	str	r2, [r7, #4]
 8003eb2:	603b      	str	r3, [r7, #0]
 8003eb4:	460b      	mov	r3, r1
 8003eb6:	817b      	strh	r3, [r7, #10]
  /* Declaration of temporary variable to prevent undefined behavior of volatile usage */
  uint32_t CurrentXferOptions = hi2c->XferOptions;
 8003eb8:	68fb      	ldr	r3, [r7, #12]
 8003eba:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003ebc:	617b      	str	r3, [r7, #20]

  /* Generate Start condition if first transfer */
  if ((CurrentXferOptions == I2C_FIRST_AND_LAST_FRAME) || (CurrentXferOptions == I2C_FIRST_FRAME) || (CurrentXferOptions == I2C_NO_OPTION_FRAME))
 8003ebe:	697b      	ldr	r3, [r7, #20]
 8003ec0:	2b08      	cmp	r3, #8
 8003ec2:	d006      	beq.n	8003ed2 <I2C_MasterRequestWrite+0x2a>
 8003ec4:	697b      	ldr	r3, [r7, #20]
 8003ec6:	2b01      	cmp	r3, #1
 8003ec8:	d003      	beq.n	8003ed2 <I2C_MasterRequestWrite+0x2a>
 8003eca:	697b      	ldr	r3, [r7, #20]
 8003ecc:	f513 3f80 	cmn.w	r3, #65536	@ 0x10000
 8003ed0:	d108      	bne.n	8003ee4 <I2C_MasterRequestWrite+0x3c>
  {
    /* Generate Start */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 8003ed2:	68fb      	ldr	r3, [r7, #12]
 8003ed4:	681b      	ldr	r3, [r3, #0]
 8003ed6:	681a      	ldr	r2, [r3, #0]
 8003ed8:	68fb      	ldr	r3, [r7, #12]
 8003eda:	681b      	ldr	r3, [r3, #0]
 8003edc:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 8003ee0:	601a      	str	r2, [r3, #0]
 8003ee2:	e00b      	b.n	8003efc <I2C_MasterRequestWrite+0x54>
  }
  else if (hi2c->PreviousState == I2C_STATE_MASTER_BUSY_RX)
 8003ee4:	68fb      	ldr	r3, [r7, #12]
 8003ee6:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003ee8:	2b12      	cmp	r3, #18
 8003eea:	d107      	bne.n	8003efc <I2C_MasterRequestWrite+0x54>
  {
    /* Generate ReStart */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 8003eec:	68fb      	ldr	r3, [r7, #12]
 8003eee:	681b      	ldr	r3, [r3, #0]
 8003ef0:	681a      	ldr	r2, [r3, #0]
 8003ef2:	68fb      	ldr	r3, [r7, #12]
 8003ef4:	681b      	ldr	r3, [r3, #0]
 8003ef6:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 8003efa:	601a      	str	r2, [r3, #0]
  {
    /* Do nothing */
  }

  /* Wait until SB flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, Tickstart) != HAL_OK)
 8003efc:	683b      	ldr	r3, [r7, #0]
 8003efe:	9300      	str	r3, [sp, #0]
 8003f00:	687b      	ldr	r3, [r7, #4]
 8003f02:	2200      	movs	r2, #0
 8003f04:	f04f 1101 	mov.w	r1, #65537	@ 0x10001
 8003f08:	68f8      	ldr	r0, [r7, #12]
 8003f0a:	f000 f84f 	bl	8003fac <I2C_WaitOnFlagUntilTimeout>
 8003f0e:	4603      	mov	r3, r0
 8003f10:	2b00      	cmp	r3, #0
 8003f12:	d00d      	beq.n	8003f30 <I2C_MasterRequestWrite+0x88>
  {
    if (READ_BIT(hi2c->Instance->CR1, I2C_CR1_START) == I2C_CR1_START)
 8003f14:	68fb      	ldr	r3, [r7, #12]
 8003f16:	681b      	ldr	r3, [r3, #0]
 8003f18:	681b      	ldr	r3, [r3, #0]
 8003f1a:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8003f1e:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8003f22:	d103      	bne.n	8003f2c <I2C_MasterRequestWrite+0x84>
    {
      hi2c->ErrorCode = HAL_I2C_WRONG_START;
 8003f24:	68fb      	ldr	r3, [r7, #12]
 8003f26:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8003f2a:	641a      	str	r2, [r3, #64]	@ 0x40
    }
    return HAL_TIMEOUT;
 8003f2c:	2303      	movs	r3, #3
 8003f2e:	e035      	b.n	8003f9c <I2C_MasterRequestWrite+0xf4>
  }

  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_7BIT)
 8003f30:	68fb      	ldr	r3, [r7, #12]
 8003f32:	691b      	ldr	r3, [r3, #16]
 8003f34:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 8003f38:	d108      	bne.n	8003f4c <I2C_MasterRequestWrite+0xa4>
  {
    /* Send slave address */
    hi2c->Instance->DR = I2C_7BIT_ADD_WRITE(DevAddress);
 8003f3a:	897b      	ldrh	r3, [r7, #10]
 8003f3c:	b2db      	uxtb	r3, r3
 8003f3e:	461a      	mov	r2, r3
 8003f40:	68fb      	ldr	r3, [r7, #12]
 8003f42:	681b      	ldr	r3, [r3, #0]
 8003f44:	f002 02fe 	and.w	r2, r2, #254	@ 0xfe
 8003f48:	611a      	str	r2, [r3, #16]
 8003f4a:	e01b      	b.n	8003f84 <I2C_MasterRequestWrite+0xdc>
  }
  else
  {
    /* Send header of slave address */
    hi2c->Instance->DR = I2C_10BIT_HEADER_WRITE(DevAddress);
 8003f4c:	897b      	ldrh	r3, [r7, #10]
 8003f4e:	11db      	asrs	r3, r3, #7
 8003f50:	b2db      	uxtb	r3, r3
 8003f52:	f003 0306 	and.w	r3, r3, #6
 8003f56:	b2db      	uxtb	r3, r3
 8003f58:	f063 030f 	orn	r3, r3, #15
 8003f5c:	b2da      	uxtb	r2, r3
 8003f5e:	68fb      	ldr	r3, [r7, #12]
 8003f60:	681b      	ldr	r3, [r3, #0]
 8003f62:	611a      	str	r2, [r3, #16]

    /* Wait until ADD10 flag is set */
    if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADD10, Timeout, Tickstart) != HAL_OK)
 8003f64:	683b      	ldr	r3, [r7, #0]
 8003f66:	687a      	ldr	r2, [r7, #4]
 8003f68:	490e      	ldr	r1, [pc, #56]	@ (8003fa4 <I2C_MasterRequestWrite+0xfc>)
 8003f6a:	68f8      	ldr	r0, [r7, #12]
 8003f6c:	f000 f898 	bl	80040a0 <I2C_WaitOnMasterAddressFlagUntilTimeout>
 8003f70:	4603      	mov	r3, r0
 8003f72:	2b00      	cmp	r3, #0
 8003f74:	d001      	beq.n	8003f7a <I2C_MasterRequestWrite+0xd2>
    {
      return HAL_ERROR;
 8003f76:	2301      	movs	r3, #1
 8003f78:	e010      	b.n	8003f9c <I2C_MasterRequestWrite+0xf4>
    }

    /* Send slave address */
    hi2c->Instance->DR = I2C_10BIT_ADDRESS(DevAddress);
 8003f7a:	897b      	ldrh	r3, [r7, #10]
 8003f7c:	b2da      	uxtb	r2, r3
 8003f7e:	68fb      	ldr	r3, [r7, #12]
 8003f80:	681b      	ldr	r3, [r3, #0]
 8003f82:	611a      	str	r2, [r3, #16]
  }

  /* Wait until ADDR flag is set */
  if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, Timeout, Tickstart) != HAL_OK)
 8003f84:	683b      	ldr	r3, [r7, #0]
 8003f86:	687a      	ldr	r2, [r7, #4]
 8003f88:	4907      	ldr	r1, [pc, #28]	@ (8003fa8 <I2C_MasterRequestWrite+0x100>)
 8003f8a:	68f8      	ldr	r0, [r7, #12]
 8003f8c:	f000 f888 	bl	80040a0 <I2C_WaitOnMasterAddressFlagUntilTimeout>
 8003f90:	4603      	mov	r3, r0
 8003f92:	2b00      	cmp	r3, #0
 8003f94:	d001      	beq.n	8003f9a <I2C_MasterRequestWrite+0xf2>
  {
    return HAL_ERROR;
 8003f96:	2301      	movs	r3, #1
 8003f98:	e000      	b.n	8003f9c <I2C_MasterRequestWrite+0xf4>
  }

  return HAL_OK;
 8003f9a:	2300      	movs	r3, #0
}
 8003f9c:	4618      	mov	r0, r3
 8003f9e:	3718      	adds	r7, #24
 8003fa0:	46bd      	mov	sp, r7
 8003fa2:	bd80      	pop	{r7, pc}
 8003fa4:	00010008 	.word	0x00010008
 8003fa8:	00010002 	.word	0x00010002

08003fac <I2C_WaitOnFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, FlagStatus Status, uint32_t Timeout, uint32_t Tickstart)
{
 8003fac:	b580      	push	{r7, lr}
 8003fae:	b084      	sub	sp, #16
 8003fb0:	af00      	add	r7, sp, #0
 8003fb2:	60f8      	str	r0, [r7, #12]
 8003fb4:	60b9      	str	r1, [r7, #8]
 8003fb6:	603b      	str	r3, [r7, #0]
 8003fb8:	4613      	mov	r3, r2
 8003fba:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 8003fbc:	e048      	b.n	8004050 <I2C_WaitOnFlagUntilTimeout+0xa4>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8003fbe:	683b      	ldr	r3, [r7, #0]
 8003fc0:	f1b3 3fff 	cmp.w	r3, #4294967295
 8003fc4:	d044      	beq.n	8004050 <I2C_WaitOnFlagUntilTimeout+0xa4>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8003fc6:	f7ff fa4b 	bl	8003460 <HAL_GetTick>
 8003fca:	4602      	mov	r2, r0
 8003fcc:	69bb      	ldr	r3, [r7, #24]
 8003fce:	1ad3      	subs	r3, r2, r3
 8003fd0:	683a      	ldr	r2, [r7, #0]
 8003fd2:	429a      	cmp	r2, r3
 8003fd4:	d302      	bcc.n	8003fdc <I2C_WaitOnFlagUntilTimeout+0x30>
 8003fd6:	683b      	ldr	r3, [r7, #0]
 8003fd8:	2b00      	cmp	r3, #0
 8003fda:	d139      	bne.n	8004050 <I2C_WaitOnFlagUntilTimeout+0xa4>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, Flag) == Status))
 8003fdc:	68bb      	ldr	r3, [r7, #8]
 8003fde:	0c1b      	lsrs	r3, r3, #16
 8003fe0:	b2db      	uxtb	r3, r3
 8003fe2:	2b01      	cmp	r3, #1
 8003fe4:	d10d      	bne.n	8004002 <I2C_WaitOnFlagUntilTimeout+0x56>
 8003fe6:	68fb      	ldr	r3, [r7, #12]
 8003fe8:	681b      	ldr	r3, [r3, #0]
 8003fea:	695b      	ldr	r3, [r3, #20]
 8003fec:	43da      	mvns	r2, r3
 8003fee:	68bb      	ldr	r3, [r7, #8]
 8003ff0:	4013      	ands	r3, r2
 8003ff2:	b29b      	uxth	r3, r3
 8003ff4:	2b00      	cmp	r3, #0
 8003ff6:	bf0c      	ite	eq
 8003ff8:	2301      	moveq	r3, #1
 8003ffa:	2300      	movne	r3, #0
 8003ffc:	b2db      	uxtb	r3, r3
 8003ffe:	461a      	mov	r2, r3
 8004000:	e00c      	b.n	800401c <I2C_WaitOnFlagUntilTimeout+0x70>
 8004002:	68fb      	ldr	r3, [r7, #12]
 8004004:	681b      	ldr	r3, [r3, #0]
 8004006:	699b      	ldr	r3, [r3, #24]
 8004008:	43da      	mvns	r2, r3
 800400a:	68bb      	ldr	r3, [r7, #8]
 800400c:	4013      	ands	r3, r2
 800400e:	b29b      	uxth	r3, r3
 8004010:	2b00      	cmp	r3, #0
 8004012:	bf0c      	ite	eq
 8004014:	2301      	moveq	r3, #1
 8004016:	2300      	movne	r3, #0
 8004018:	b2db      	uxtb	r3, r3
 800401a:	461a      	mov	r2, r3
 800401c:	79fb      	ldrb	r3, [r7, #7]
 800401e:	429a      	cmp	r2, r3
 8004020:	d116      	bne.n	8004050 <I2C_WaitOnFlagUntilTimeout+0xa4>
        {
          hi2c->PreviousState     = I2C_STATE_NONE;
 8004022:	68fb      	ldr	r3, [r7, #12]
 8004024:	2200      	movs	r2, #0
 8004026:	631a      	str	r2, [r3, #48]	@ 0x30
          hi2c->State             = HAL_I2C_STATE_READY;
 8004028:	68fb      	ldr	r3, [r7, #12]
 800402a:	2220      	movs	r2, #32
 800402c:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
          hi2c->Mode              = HAL_I2C_MODE_NONE;
 8004030:	68fb      	ldr	r3, [r7, #12]
 8004032:	2200      	movs	r2, #0
 8004034:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
          hi2c->ErrorCode         |= HAL_I2C_ERROR_TIMEOUT;
 8004038:	68fb      	ldr	r3, [r7, #12]
 800403a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800403c:	f043 0220 	orr.w	r2, r3, #32
 8004040:	68fb      	ldr	r3, [r7, #12]
 8004042:	641a      	str	r2, [r3, #64]	@ 0x40

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 8004044:	68fb      	ldr	r3, [r7, #12]
 8004046:	2200      	movs	r2, #0
 8004048:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

          return HAL_ERROR;
 800404c:	2301      	movs	r3, #1
 800404e:	e023      	b.n	8004098 <I2C_WaitOnFlagUntilTimeout+0xec>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 8004050:	68bb      	ldr	r3, [r7, #8]
 8004052:	0c1b      	lsrs	r3, r3, #16
 8004054:	b2db      	uxtb	r3, r3
 8004056:	2b01      	cmp	r3, #1
 8004058:	d10d      	bne.n	8004076 <I2C_WaitOnFlagUntilTimeout+0xca>
 800405a:	68fb      	ldr	r3, [r7, #12]
 800405c:	681b      	ldr	r3, [r3, #0]
 800405e:	695b      	ldr	r3, [r3, #20]
 8004060:	43da      	mvns	r2, r3
 8004062:	68bb      	ldr	r3, [r7, #8]
 8004064:	4013      	ands	r3, r2
 8004066:	b29b      	uxth	r3, r3
 8004068:	2b00      	cmp	r3, #0
 800406a:	bf0c      	ite	eq
 800406c:	2301      	moveq	r3, #1
 800406e:	2300      	movne	r3, #0
 8004070:	b2db      	uxtb	r3, r3
 8004072:	461a      	mov	r2, r3
 8004074:	e00c      	b.n	8004090 <I2C_WaitOnFlagUntilTimeout+0xe4>
 8004076:	68fb      	ldr	r3, [r7, #12]
 8004078:	681b      	ldr	r3, [r3, #0]
 800407a:	699b      	ldr	r3, [r3, #24]
 800407c:	43da      	mvns	r2, r3
 800407e:	68bb      	ldr	r3, [r7, #8]
 8004080:	4013      	ands	r3, r2
 8004082:	b29b      	uxth	r3, r3
 8004084:	2b00      	cmp	r3, #0
 8004086:	bf0c      	ite	eq
 8004088:	2301      	moveq	r3, #1
 800408a:	2300      	movne	r3, #0
 800408c:	b2db      	uxtb	r3, r3
 800408e:	461a      	mov	r2, r3
 8004090:	79fb      	ldrb	r3, [r7, #7]
 8004092:	429a      	cmp	r2, r3
 8004094:	d093      	beq.n	8003fbe <I2C_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 8004096:	2300      	movs	r3, #0
}
 8004098:	4618      	mov	r0, r3
 800409a:	3710      	adds	r7, #16
 800409c:	46bd      	mov	sp, r7
 800409e:	bd80      	pop	{r7, pc}

080040a0 <I2C_WaitOnMasterAddressFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnMasterAddressFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, uint32_t Timeout, uint32_t Tickstart)
{
 80040a0:	b580      	push	{r7, lr}
 80040a2:	b084      	sub	sp, #16
 80040a4:	af00      	add	r7, sp, #0
 80040a6:	60f8      	str	r0, [r7, #12]
 80040a8:	60b9      	str	r1, [r7, #8]
 80040aa:	607a      	str	r2, [r7, #4]
 80040ac:	603b      	str	r3, [r7, #0]
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == RESET)
 80040ae:	e071      	b.n	8004194 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf4>
  {
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 80040b0:	68fb      	ldr	r3, [r7, #12]
 80040b2:	681b      	ldr	r3, [r3, #0]
 80040b4:	695b      	ldr	r3, [r3, #20]
 80040b6:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 80040ba:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 80040be:	d123      	bne.n	8004108 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x68>
    {
      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 80040c0:	68fb      	ldr	r3, [r7, #12]
 80040c2:	681b      	ldr	r3, [r3, #0]
 80040c4:	681a      	ldr	r2, [r3, #0]
 80040c6:	68fb      	ldr	r3, [r7, #12]
 80040c8:	681b      	ldr	r3, [r3, #0]
 80040ca:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 80040ce:	601a      	str	r2, [r3, #0]

      /* Clear AF Flag */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 80040d0:	68fb      	ldr	r3, [r7, #12]
 80040d2:	681b      	ldr	r3, [r3, #0]
 80040d4:	f46f 6280 	mvn.w	r2, #1024	@ 0x400
 80040d8:	615a      	str	r2, [r3, #20]

      hi2c->PreviousState       = I2C_STATE_NONE;
 80040da:	68fb      	ldr	r3, [r7, #12]
 80040dc:	2200      	movs	r2, #0
 80040de:	631a      	str	r2, [r3, #48]	@ 0x30
      hi2c->State               = HAL_I2C_STATE_READY;
 80040e0:	68fb      	ldr	r3, [r7, #12]
 80040e2:	2220      	movs	r2, #32
 80040e4:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
      hi2c->Mode                = HAL_I2C_MODE_NONE;
 80040e8:	68fb      	ldr	r3, [r7, #12]
 80040ea:	2200      	movs	r2, #0
 80040ec:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
      hi2c->ErrorCode           |= HAL_I2C_ERROR_AF;
 80040f0:	68fb      	ldr	r3, [r7, #12]
 80040f2:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80040f4:	f043 0204 	orr.w	r2, r3, #4
 80040f8:	68fb      	ldr	r3, [r7, #12]
 80040fa:	641a      	str	r2, [r3, #64]	@ 0x40

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 80040fc:	68fb      	ldr	r3, [r7, #12]
 80040fe:	2200      	movs	r2, #0
 8004100:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

      return HAL_ERROR;
 8004104:	2301      	movs	r3, #1
 8004106:	e067      	b.n	80041d8 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x138>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8004108:	687b      	ldr	r3, [r7, #4]
 800410a:	f1b3 3fff 	cmp.w	r3, #4294967295
 800410e:	d041      	beq.n	8004194 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf4>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8004110:	f7ff f9a6 	bl	8003460 <HAL_GetTick>
 8004114:	4602      	mov	r2, r0
 8004116:	683b      	ldr	r3, [r7, #0]
 8004118:	1ad3      	subs	r3, r2, r3
 800411a:	687a      	ldr	r2, [r7, #4]
 800411c:	429a      	cmp	r2, r3
 800411e:	d302      	bcc.n	8004126 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x86>
 8004120:	687b      	ldr	r3, [r7, #4]
 8004122:	2b00      	cmp	r3, #0
 8004124:	d136      	bne.n	8004194 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf4>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, Flag) == RESET))
 8004126:	68bb      	ldr	r3, [r7, #8]
 8004128:	0c1b      	lsrs	r3, r3, #16
 800412a:	b2db      	uxtb	r3, r3
 800412c:	2b01      	cmp	r3, #1
 800412e:	d10c      	bne.n	800414a <I2C_WaitOnMasterAddressFlagUntilTimeout+0xaa>
 8004130:	68fb      	ldr	r3, [r7, #12]
 8004132:	681b      	ldr	r3, [r3, #0]
 8004134:	695b      	ldr	r3, [r3, #20]
 8004136:	43da      	mvns	r2, r3
 8004138:	68bb      	ldr	r3, [r7, #8]
 800413a:	4013      	ands	r3, r2
 800413c:	b29b      	uxth	r3, r3
 800413e:	2b00      	cmp	r3, #0
 8004140:	bf14      	ite	ne
 8004142:	2301      	movne	r3, #1
 8004144:	2300      	moveq	r3, #0
 8004146:	b2db      	uxtb	r3, r3
 8004148:	e00b      	b.n	8004162 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xc2>
 800414a:	68fb      	ldr	r3, [r7, #12]
 800414c:	681b      	ldr	r3, [r3, #0]
 800414e:	699b      	ldr	r3, [r3, #24]
 8004150:	43da      	mvns	r2, r3
 8004152:	68bb      	ldr	r3, [r7, #8]
 8004154:	4013      	ands	r3, r2
 8004156:	b29b      	uxth	r3, r3
 8004158:	2b00      	cmp	r3, #0
 800415a:	bf14      	ite	ne
 800415c:	2301      	movne	r3, #1
 800415e:	2300      	moveq	r3, #0
 8004160:	b2db      	uxtb	r3, r3
 8004162:	2b00      	cmp	r3, #0
 8004164:	d016      	beq.n	8004194 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf4>
        {
          hi2c->PreviousState       = I2C_STATE_NONE;
 8004166:	68fb      	ldr	r3, [r7, #12]
 8004168:	2200      	movs	r2, #0
 800416a:	631a      	str	r2, [r3, #48]	@ 0x30
          hi2c->State               = HAL_I2C_STATE_READY;
 800416c:	68fb      	ldr	r3, [r7, #12]
 800416e:	2220      	movs	r2, #32
 8004170:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
          hi2c->Mode                = HAL_I2C_MODE_NONE;
 8004174:	68fb      	ldr	r3, [r7, #12]
 8004176:	2200      	movs	r2, #0
 8004178:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
          hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 800417c:	68fb      	ldr	r3, [r7, #12]
 800417e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004180:	f043 0220 	orr.w	r2, r3, #32
 8004184:	68fb      	ldr	r3, [r7, #12]
 8004186:	641a      	str	r2, [r3, #64]	@ 0x40

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 8004188:	68fb      	ldr	r3, [r7, #12]
 800418a:	2200      	movs	r2, #0
 800418c:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

          return HAL_ERROR;
 8004190:	2301      	movs	r3, #1
 8004192:	e021      	b.n	80041d8 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x138>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == RESET)
 8004194:	68bb      	ldr	r3, [r7, #8]
 8004196:	0c1b      	lsrs	r3, r3, #16
 8004198:	b2db      	uxtb	r3, r3
 800419a:	2b01      	cmp	r3, #1
 800419c:	d10c      	bne.n	80041b8 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x118>
 800419e:	68fb      	ldr	r3, [r7, #12]
 80041a0:	681b      	ldr	r3, [r3, #0]
 80041a2:	695b      	ldr	r3, [r3, #20]
 80041a4:	43da      	mvns	r2, r3
 80041a6:	68bb      	ldr	r3, [r7, #8]
 80041a8:	4013      	ands	r3, r2
 80041aa:	b29b      	uxth	r3, r3
 80041ac:	2b00      	cmp	r3, #0
 80041ae:	bf14      	ite	ne
 80041b0:	2301      	movne	r3, #1
 80041b2:	2300      	moveq	r3, #0
 80041b4:	b2db      	uxtb	r3, r3
 80041b6:	e00b      	b.n	80041d0 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x130>
 80041b8:	68fb      	ldr	r3, [r7, #12]
 80041ba:	681b      	ldr	r3, [r3, #0]
 80041bc:	699b      	ldr	r3, [r3, #24]
 80041be:	43da      	mvns	r2, r3
 80041c0:	68bb      	ldr	r3, [r7, #8]
 80041c2:	4013      	ands	r3, r2
 80041c4:	b29b      	uxth	r3, r3
 80041c6:	2b00      	cmp	r3, #0
 80041c8:	bf14      	ite	ne
 80041ca:	2301      	movne	r3, #1
 80041cc:	2300      	moveq	r3, #0
 80041ce:	b2db      	uxtb	r3, r3
 80041d0:	2b00      	cmp	r3, #0
 80041d2:	f47f af6d 	bne.w	80040b0 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x10>
        }
      }
    }
  }
  return HAL_OK;
 80041d6:	2300      	movs	r3, #0
}
 80041d8:	4618      	mov	r0, r3
 80041da:	3710      	adds	r7, #16
 80041dc:	46bd      	mov	sp, r7
 80041de:	bd80      	pop	{r7, pc}

080041e0 <I2C_WaitOnTXEFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnTXEFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 80041e0:	b580      	push	{r7, lr}
 80041e2:	b084      	sub	sp, #16
 80041e4:	af00      	add	r7, sp, #0
 80041e6:	60f8      	str	r0, [r7, #12]
 80041e8:	60b9      	str	r1, [r7, #8]
 80041ea:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 80041ec:	e034      	b.n	8004258 <I2C_WaitOnTXEFlagUntilTimeout+0x78>
  {
    /* Check if a NACK is detected */
    if (I2C_IsAcknowledgeFailed(hi2c) != HAL_OK)
 80041ee:	68f8      	ldr	r0, [r7, #12]
 80041f0:	f000 f886 	bl	8004300 <I2C_IsAcknowledgeFailed>
 80041f4:	4603      	mov	r3, r0
 80041f6:	2b00      	cmp	r3, #0
 80041f8:	d001      	beq.n	80041fe <I2C_WaitOnTXEFlagUntilTimeout+0x1e>
    {
      return HAL_ERROR;
 80041fa:	2301      	movs	r3, #1
 80041fc:	e034      	b.n	8004268 <I2C_WaitOnTXEFlagUntilTimeout+0x88>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 80041fe:	68bb      	ldr	r3, [r7, #8]
 8004200:	f1b3 3fff 	cmp.w	r3, #4294967295
 8004204:	d028      	beq.n	8004258 <I2C_WaitOnTXEFlagUntilTimeout+0x78>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8004206:	f7ff f92b 	bl	8003460 <HAL_GetTick>
 800420a:	4602      	mov	r2, r0
 800420c:	687b      	ldr	r3, [r7, #4]
 800420e:	1ad3      	subs	r3, r2, r3
 8004210:	68ba      	ldr	r2, [r7, #8]
 8004212:	429a      	cmp	r2, r3
 8004214:	d302      	bcc.n	800421c <I2C_WaitOnTXEFlagUntilTimeout+0x3c>
 8004216:	68bb      	ldr	r3, [r7, #8]
 8004218:	2b00      	cmp	r3, #0
 800421a:	d11d      	bne.n	8004258 <I2C_WaitOnTXEFlagUntilTimeout+0x78>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET))
 800421c:	68fb      	ldr	r3, [r7, #12]
 800421e:	681b      	ldr	r3, [r3, #0]
 8004220:	695b      	ldr	r3, [r3, #20]
 8004222:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8004226:	2b80      	cmp	r3, #128	@ 0x80
 8004228:	d016      	beq.n	8004258 <I2C_WaitOnTXEFlagUntilTimeout+0x78>
        {
          hi2c->PreviousState       = I2C_STATE_NONE;
 800422a:	68fb      	ldr	r3, [r7, #12]
 800422c:	2200      	movs	r2, #0
 800422e:	631a      	str	r2, [r3, #48]	@ 0x30
          hi2c->State               = HAL_I2C_STATE_READY;
 8004230:	68fb      	ldr	r3, [r7, #12]
 8004232:	2220      	movs	r2, #32
 8004234:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
          hi2c->Mode                = HAL_I2C_MODE_NONE;
 8004238:	68fb      	ldr	r3, [r7, #12]
 800423a:	2200      	movs	r2, #0
 800423c:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
          hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 8004240:	68fb      	ldr	r3, [r7, #12]
 8004242:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004244:	f043 0220 	orr.w	r2, r3, #32
 8004248:	68fb      	ldr	r3, [r7, #12]
 800424a:	641a      	str	r2, [r3, #64]	@ 0x40

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 800424c:	68fb      	ldr	r3, [r7, #12]
 800424e:	2200      	movs	r2, #0
 8004250:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

          return HAL_ERROR;
 8004254:	2301      	movs	r3, #1
 8004256:	e007      	b.n	8004268 <I2C_WaitOnTXEFlagUntilTimeout+0x88>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 8004258:	68fb      	ldr	r3, [r7, #12]
 800425a:	681b      	ldr	r3, [r3, #0]
 800425c:	695b      	ldr	r3, [r3, #20]
 800425e:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8004262:	2b80      	cmp	r3, #128	@ 0x80
 8004264:	d1c3      	bne.n	80041ee <I2C_WaitOnTXEFlagUntilTimeout+0xe>
        }
      }
    }
  }
  return HAL_OK;
 8004266:	2300      	movs	r3, #0
}
 8004268:	4618      	mov	r0, r3
 800426a:	3710      	adds	r7, #16
 800426c:	46bd      	mov	sp, r7
 800426e:	bd80      	pop	{r7, pc}

08004270 <I2C_WaitOnBTFFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnBTFFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 8004270:	b580      	push	{r7, lr}
 8004272:	b084      	sub	sp, #16
 8004274:	af00      	add	r7, sp, #0
 8004276:	60f8      	str	r0, [r7, #12]
 8004278:	60b9      	str	r1, [r7, #8]
 800427a:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == RESET)
 800427c:	e034      	b.n	80042e8 <I2C_WaitOnBTFFlagUntilTimeout+0x78>
  {
    /* Check if a NACK is detected */
    if (I2C_IsAcknowledgeFailed(hi2c) != HAL_OK)
 800427e:	68f8      	ldr	r0, [r7, #12]
 8004280:	f000 f83e 	bl	8004300 <I2C_IsAcknowledgeFailed>
 8004284:	4603      	mov	r3, r0
 8004286:	2b00      	cmp	r3, #0
 8004288:	d001      	beq.n	800428e <I2C_WaitOnBTFFlagUntilTimeout+0x1e>
    {
      return HAL_ERROR;
 800428a:	2301      	movs	r3, #1
 800428c:	e034      	b.n	80042f8 <I2C_WaitOnBTFFlagUntilTimeout+0x88>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 800428e:	68bb      	ldr	r3, [r7, #8]
 8004290:	f1b3 3fff 	cmp.w	r3, #4294967295
 8004294:	d028      	beq.n	80042e8 <I2C_WaitOnBTFFlagUntilTimeout+0x78>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8004296:	f7ff f8e3 	bl	8003460 <HAL_GetTick>
 800429a:	4602      	mov	r2, r0
 800429c:	687b      	ldr	r3, [r7, #4]
 800429e:	1ad3      	subs	r3, r2, r3
 80042a0:	68ba      	ldr	r2, [r7, #8]
 80042a2:	429a      	cmp	r2, r3
 80042a4:	d302      	bcc.n	80042ac <I2C_WaitOnBTFFlagUntilTimeout+0x3c>
 80042a6:	68bb      	ldr	r3, [r7, #8]
 80042a8:	2b00      	cmp	r3, #0
 80042aa:	d11d      	bne.n	80042e8 <I2C_WaitOnBTFFlagUntilTimeout+0x78>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == RESET))
 80042ac:	68fb      	ldr	r3, [r7, #12]
 80042ae:	681b      	ldr	r3, [r3, #0]
 80042b0:	695b      	ldr	r3, [r3, #20]
 80042b2:	f003 0304 	and.w	r3, r3, #4
 80042b6:	2b04      	cmp	r3, #4
 80042b8:	d016      	beq.n	80042e8 <I2C_WaitOnBTFFlagUntilTimeout+0x78>
        {
          hi2c->PreviousState       = I2C_STATE_NONE;
 80042ba:	68fb      	ldr	r3, [r7, #12]
 80042bc:	2200      	movs	r2, #0
 80042be:	631a      	str	r2, [r3, #48]	@ 0x30
          hi2c->State               = HAL_I2C_STATE_READY;
 80042c0:	68fb      	ldr	r3, [r7, #12]
 80042c2:	2220      	movs	r2, #32
 80042c4:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
          hi2c->Mode                = HAL_I2C_MODE_NONE;
 80042c8:	68fb      	ldr	r3, [r7, #12]
 80042ca:	2200      	movs	r2, #0
 80042cc:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
          hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 80042d0:	68fb      	ldr	r3, [r7, #12]
 80042d2:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80042d4:	f043 0220 	orr.w	r2, r3, #32
 80042d8:	68fb      	ldr	r3, [r7, #12]
 80042da:	641a      	str	r2, [r3, #64]	@ 0x40

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 80042dc:	68fb      	ldr	r3, [r7, #12]
 80042de:	2200      	movs	r2, #0
 80042e0:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

          return HAL_ERROR;
 80042e4:	2301      	movs	r3, #1
 80042e6:	e007      	b.n	80042f8 <I2C_WaitOnBTFFlagUntilTimeout+0x88>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == RESET)
 80042e8:	68fb      	ldr	r3, [r7, #12]
 80042ea:	681b      	ldr	r3, [r3, #0]
 80042ec:	695b      	ldr	r3, [r3, #20]
 80042ee:	f003 0304 	and.w	r3, r3, #4
 80042f2:	2b04      	cmp	r3, #4
 80042f4:	d1c3      	bne.n	800427e <I2C_WaitOnBTFFlagUntilTimeout+0xe>
        }
      }
    }
  }
  return HAL_OK;
 80042f6:	2300      	movs	r3, #0
}
 80042f8:	4618      	mov	r0, r3
 80042fa:	3710      	adds	r7, #16
 80042fc:	46bd      	mov	sp, r7
 80042fe:	bd80      	pop	{r7, pc}

08004300 <I2C_IsAcknowledgeFailed>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_IsAcknowledgeFailed(I2C_HandleTypeDef *hi2c)
{
 8004300:	b480      	push	{r7}
 8004302:	b083      	sub	sp, #12
 8004304:	af00      	add	r7, sp, #0
 8004306:	6078      	str	r0, [r7, #4]
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 8004308:	687b      	ldr	r3, [r7, #4]
 800430a:	681b      	ldr	r3, [r3, #0]
 800430c:	695b      	ldr	r3, [r3, #20]
 800430e:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8004312:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8004316:	d11b      	bne.n	8004350 <I2C_IsAcknowledgeFailed+0x50>
  {
    /* Clear NACKF Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8004318:	687b      	ldr	r3, [r7, #4]
 800431a:	681b      	ldr	r3, [r3, #0]
 800431c:	f46f 6280 	mvn.w	r2, #1024	@ 0x400
 8004320:	615a      	str	r2, [r3, #20]

    hi2c->PreviousState       = I2C_STATE_NONE;
 8004322:	687b      	ldr	r3, [r7, #4]
 8004324:	2200      	movs	r2, #0
 8004326:	631a      	str	r2, [r3, #48]	@ 0x30
    hi2c->State               = HAL_I2C_STATE_READY;
 8004328:	687b      	ldr	r3, [r7, #4]
 800432a:	2220      	movs	r2, #32
 800432c:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    hi2c->Mode                = HAL_I2C_MODE_NONE;
 8004330:	687b      	ldr	r3, [r7, #4]
 8004332:	2200      	movs	r2, #0
 8004334:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
    hi2c->ErrorCode           |= HAL_I2C_ERROR_AF;
 8004338:	687b      	ldr	r3, [r7, #4]
 800433a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800433c:	f043 0204 	orr.w	r2, r3, #4
 8004340:	687b      	ldr	r3, [r7, #4]
 8004342:	641a      	str	r2, [r3, #64]	@ 0x40

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8004344:	687b      	ldr	r3, [r7, #4]
 8004346:	2200      	movs	r2, #0
 8004348:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    return HAL_ERROR;
 800434c:	2301      	movs	r3, #1
 800434e:	e000      	b.n	8004352 <I2C_IsAcknowledgeFailed+0x52>
  }
  return HAL_OK;
 8004350:	2300      	movs	r3, #0
}
 8004352:	4618      	mov	r0, r3
 8004354:	370c      	adds	r7, #12
 8004356:	46bd      	mov	sp, r7
 8004358:	f85d 7b04 	ldr.w	r7, [sp], #4
 800435c:	4770      	bx	lr
	...

08004360 <HAL_RCC_OscConfig>:
  *         supported by this API. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_RCC_OscConfig(const RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8004360:	b580      	push	{r7, lr}
 8004362:	b086      	sub	sp, #24
 8004364:	af00      	add	r7, sp, #0
 8004366:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t pll_config;
  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 8004368:	687b      	ldr	r3, [r7, #4]
 800436a:	2b00      	cmp	r3, #0
 800436c:	d101      	bne.n	8004372 <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 800436e:	2301      	movs	r3, #1
 8004370:	e267      	b.n	8004842 <HAL_RCC_OscConfig+0x4e2>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8004372:	687b      	ldr	r3, [r7, #4]
 8004374:	681b      	ldr	r3, [r3, #0]
 8004376:	f003 0301 	and.w	r3, r3, #1
 800437a:	2b00      	cmp	r3, #0
 800437c:	d075      	beq.n	800446a <HAL_RCC_OscConfig+0x10a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));
    /* When the HSE is used as system clock or clock source for PLL in these cases HSE will not disabled */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) || \
 800437e:	4b88      	ldr	r3, [pc, #544]	@ (80045a0 <HAL_RCC_OscConfig+0x240>)
 8004380:	689b      	ldr	r3, [r3, #8]
 8004382:	f003 030c 	and.w	r3, r3, #12
 8004386:	2b04      	cmp	r3, #4
 8004388:	d00c      	beq.n	80043a4 <HAL_RCC_OscConfig+0x44>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 800438a:	4b85      	ldr	r3, [pc, #532]	@ (80045a0 <HAL_RCC_OscConfig+0x240>)
 800438c:	689b      	ldr	r3, [r3, #8]
 800438e:	f003 030c 	and.w	r3, r3, #12
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) || \
 8004392:	2b08      	cmp	r3, #8
 8004394:	d112      	bne.n	80043bc <HAL_RCC_OscConfig+0x5c>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8004396:	4b82      	ldr	r3, [pc, #520]	@ (80045a0 <HAL_RCC_OscConfig+0x240>)
 8004398:	685b      	ldr	r3, [r3, #4]
 800439a:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 800439e:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 80043a2:	d10b      	bne.n	80043bc <HAL_RCC_OscConfig+0x5c>
    {
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80043a4:	4b7e      	ldr	r3, [pc, #504]	@ (80045a0 <HAL_RCC_OscConfig+0x240>)
 80043a6:	681b      	ldr	r3, [r3, #0]
 80043a8:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80043ac:	2b00      	cmp	r3, #0
 80043ae:	d05b      	beq.n	8004468 <HAL_RCC_OscConfig+0x108>
 80043b0:	687b      	ldr	r3, [r7, #4]
 80043b2:	685b      	ldr	r3, [r3, #4]
 80043b4:	2b00      	cmp	r3, #0
 80043b6:	d157      	bne.n	8004468 <HAL_RCC_OscConfig+0x108>
      {
        return HAL_ERROR;
 80043b8:	2301      	movs	r3, #1
 80043ba:	e242      	b.n	8004842 <HAL_RCC_OscConfig+0x4e2>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 80043bc:	687b      	ldr	r3, [r7, #4]
 80043be:	685b      	ldr	r3, [r3, #4]
 80043c0:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 80043c4:	d106      	bne.n	80043d4 <HAL_RCC_OscConfig+0x74>
 80043c6:	4b76      	ldr	r3, [pc, #472]	@ (80045a0 <HAL_RCC_OscConfig+0x240>)
 80043c8:	681b      	ldr	r3, [r3, #0]
 80043ca:	4a75      	ldr	r2, [pc, #468]	@ (80045a0 <HAL_RCC_OscConfig+0x240>)
 80043cc:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 80043d0:	6013      	str	r3, [r2, #0]
 80043d2:	e01d      	b.n	8004410 <HAL_RCC_OscConfig+0xb0>
 80043d4:	687b      	ldr	r3, [r7, #4]
 80043d6:	685b      	ldr	r3, [r3, #4]
 80043d8:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 80043dc:	d10c      	bne.n	80043f8 <HAL_RCC_OscConfig+0x98>
 80043de:	4b70      	ldr	r3, [pc, #448]	@ (80045a0 <HAL_RCC_OscConfig+0x240>)
 80043e0:	681b      	ldr	r3, [r3, #0]
 80043e2:	4a6f      	ldr	r2, [pc, #444]	@ (80045a0 <HAL_RCC_OscConfig+0x240>)
 80043e4:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 80043e8:	6013      	str	r3, [r2, #0]
 80043ea:	4b6d      	ldr	r3, [pc, #436]	@ (80045a0 <HAL_RCC_OscConfig+0x240>)
 80043ec:	681b      	ldr	r3, [r3, #0]
 80043ee:	4a6c      	ldr	r2, [pc, #432]	@ (80045a0 <HAL_RCC_OscConfig+0x240>)
 80043f0:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 80043f4:	6013      	str	r3, [r2, #0]
 80043f6:	e00b      	b.n	8004410 <HAL_RCC_OscConfig+0xb0>
 80043f8:	4b69      	ldr	r3, [pc, #420]	@ (80045a0 <HAL_RCC_OscConfig+0x240>)
 80043fa:	681b      	ldr	r3, [r3, #0]
 80043fc:	4a68      	ldr	r2, [pc, #416]	@ (80045a0 <HAL_RCC_OscConfig+0x240>)
 80043fe:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8004402:	6013      	str	r3, [r2, #0]
 8004404:	4b66      	ldr	r3, [pc, #408]	@ (80045a0 <HAL_RCC_OscConfig+0x240>)
 8004406:	681b      	ldr	r3, [r3, #0]
 8004408:	4a65      	ldr	r2, [pc, #404]	@ (80045a0 <HAL_RCC_OscConfig+0x240>)
 800440a:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 800440e:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if ((RCC_OscInitStruct->HSEState) != RCC_HSE_OFF)
 8004410:	687b      	ldr	r3, [r7, #4]
 8004412:	685b      	ldr	r3, [r3, #4]
 8004414:	2b00      	cmp	r3, #0
 8004416:	d013      	beq.n	8004440 <HAL_RCC_OscConfig+0xe0>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8004418:	f7ff f822 	bl	8003460 <HAL_GetTick>
 800441c:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 800441e:	e008      	b.n	8004432 <HAL_RCC_OscConfig+0xd2>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8004420:	f7ff f81e 	bl	8003460 <HAL_GetTick>
 8004424:	4602      	mov	r2, r0
 8004426:	693b      	ldr	r3, [r7, #16]
 8004428:	1ad3      	subs	r3, r2, r3
 800442a:	2b64      	cmp	r3, #100	@ 0x64
 800442c:	d901      	bls.n	8004432 <HAL_RCC_OscConfig+0xd2>
          {
            return HAL_TIMEOUT;
 800442e:	2303      	movs	r3, #3
 8004430:	e207      	b.n	8004842 <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8004432:	4b5b      	ldr	r3, [pc, #364]	@ (80045a0 <HAL_RCC_OscConfig+0x240>)
 8004434:	681b      	ldr	r3, [r3, #0]
 8004436:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800443a:	2b00      	cmp	r3, #0
 800443c:	d0f0      	beq.n	8004420 <HAL_RCC_OscConfig+0xc0>
 800443e:	e014      	b.n	800446a <HAL_RCC_OscConfig+0x10a>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8004440:	f7ff f80e 	bl	8003460 <HAL_GetTick>
 8004444:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is bypassed or disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8004446:	e008      	b.n	800445a <HAL_RCC_OscConfig+0xfa>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8004448:	f7ff f80a 	bl	8003460 <HAL_GetTick>
 800444c:	4602      	mov	r2, r0
 800444e:	693b      	ldr	r3, [r7, #16]
 8004450:	1ad3      	subs	r3, r2, r3
 8004452:	2b64      	cmp	r3, #100	@ 0x64
 8004454:	d901      	bls.n	800445a <HAL_RCC_OscConfig+0xfa>
          {
            return HAL_TIMEOUT;
 8004456:	2303      	movs	r3, #3
 8004458:	e1f3      	b.n	8004842 <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 800445a:	4b51      	ldr	r3, [pc, #324]	@ (80045a0 <HAL_RCC_OscConfig+0x240>)
 800445c:	681b      	ldr	r3, [r3, #0]
 800445e:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8004462:	2b00      	cmp	r3, #0
 8004464:	d1f0      	bne.n	8004448 <HAL_RCC_OscConfig+0xe8>
 8004466:	e000      	b.n	800446a <HAL_RCC_OscConfig+0x10a>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8004468:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 800446a:	687b      	ldr	r3, [r7, #4]
 800446c:	681b      	ldr	r3, [r3, #0]
 800446e:	f003 0302 	and.w	r3, r3, #2
 8004472:	2b00      	cmp	r3, #0
 8004474:	d063      	beq.n	800453e <HAL_RCC_OscConfig+0x1de>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) || \
 8004476:	4b4a      	ldr	r3, [pc, #296]	@ (80045a0 <HAL_RCC_OscConfig+0x240>)
 8004478:	689b      	ldr	r3, [r3, #8]
 800447a:	f003 030c 	and.w	r3, r3, #12
 800447e:	2b00      	cmp	r3, #0
 8004480:	d00b      	beq.n	800449a <HAL_RCC_OscConfig+0x13a>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8004482:	4b47      	ldr	r3, [pc, #284]	@ (80045a0 <HAL_RCC_OscConfig+0x240>)
 8004484:	689b      	ldr	r3, [r3, #8]
 8004486:	f003 030c 	and.w	r3, r3, #12
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) || \
 800448a:	2b08      	cmp	r3, #8
 800448c:	d11c      	bne.n	80044c8 <HAL_RCC_OscConfig+0x168>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 800448e:	4b44      	ldr	r3, [pc, #272]	@ (80045a0 <HAL_RCC_OscConfig+0x240>)
 8004490:	685b      	ldr	r3, [r3, #4]
 8004492:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8004496:	2b00      	cmp	r3, #0
 8004498:	d116      	bne.n	80044c8 <HAL_RCC_OscConfig+0x168>
    {
      /* When HSI is used as system clock it will not disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 800449a:	4b41      	ldr	r3, [pc, #260]	@ (80045a0 <HAL_RCC_OscConfig+0x240>)
 800449c:	681b      	ldr	r3, [r3, #0]
 800449e:	f003 0302 	and.w	r3, r3, #2
 80044a2:	2b00      	cmp	r3, #0
 80044a4:	d005      	beq.n	80044b2 <HAL_RCC_OscConfig+0x152>
 80044a6:	687b      	ldr	r3, [r7, #4]
 80044a8:	68db      	ldr	r3, [r3, #12]
 80044aa:	2b01      	cmp	r3, #1
 80044ac:	d001      	beq.n	80044b2 <HAL_RCC_OscConfig+0x152>
      {
        return HAL_ERROR;
 80044ae:	2301      	movs	r3, #1
 80044b0:	e1c7      	b.n	8004842 <HAL_RCC_OscConfig+0x4e2>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80044b2:	4b3b      	ldr	r3, [pc, #236]	@ (80045a0 <HAL_RCC_OscConfig+0x240>)
 80044b4:	681b      	ldr	r3, [r3, #0]
 80044b6:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 80044ba:	687b      	ldr	r3, [r7, #4]
 80044bc:	691b      	ldr	r3, [r3, #16]
 80044be:	00db      	lsls	r3, r3, #3
 80044c0:	4937      	ldr	r1, [pc, #220]	@ (80045a0 <HAL_RCC_OscConfig+0x240>)
 80044c2:	4313      	orrs	r3, r2
 80044c4:	600b      	str	r3, [r1, #0]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 80044c6:	e03a      	b.n	800453e <HAL_RCC_OscConfig+0x1de>
      }
    }
    else
    {
      /* Check the HSI State */
      if ((RCC_OscInitStruct->HSIState) != RCC_HSI_OFF)
 80044c8:	687b      	ldr	r3, [r7, #4]
 80044ca:	68db      	ldr	r3, [r3, #12]
 80044cc:	2b00      	cmp	r3, #0
 80044ce:	d020      	beq.n	8004512 <HAL_RCC_OscConfig+0x1b2>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 80044d0:	4b34      	ldr	r3, [pc, #208]	@ (80045a4 <HAL_RCC_OscConfig+0x244>)
 80044d2:	2201      	movs	r2, #1
 80044d4:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80044d6:	f7fe ffc3 	bl	8003460 <HAL_GetTick>
 80044da:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80044dc:	e008      	b.n	80044f0 <HAL_RCC_OscConfig+0x190>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 80044de:	f7fe ffbf 	bl	8003460 <HAL_GetTick>
 80044e2:	4602      	mov	r2, r0
 80044e4:	693b      	ldr	r3, [r7, #16]
 80044e6:	1ad3      	subs	r3, r2, r3
 80044e8:	2b02      	cmp	r3, #2
 80044ea:	d901      	bls.n	80044f0 <HAL_RCC_OscConfig+0x190>
          {
            return HAL_TIMEOUT;
 80044ec:	2303      	movs	r3, #3
 80044ee:	e1a8      	b.n	8004842 <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80044f0:	4b2b      	ldr	r3, [pc, #172]	@ (80045a0 <HAL_RCC_OscConfig+0x240>)
 80044f2:	681b      	ldr	r3, [r3, #0]
 80044f4:	f003 0302 	and.w	r3, r3, #2
 80044f8:	2b00      	cmp	r3, #0
 80044fa:	d0f0      	beq.n	80044de <HAL_RCC_OscConfig+0x17e>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value. */
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80044fc:	4b28      	ldr	r3, [pc, #160]	@ (80045a0 <HAL_RCC_OscConfig+0x240>)
 80044fe:	681b      	ldr	r3, [r3, #0]
 8004500:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 8004504:	687b      	ldr	r3, [r7, #4]
 8004506:	691b      	ldr	r3, [r3, #16]
 8004508:	00db      	lsls	r3, r3, #3
 800450a:	4925      	ldr	r1, [pc, #148]	@ (80045a0 <HAL_RCC_OscConfig+0x240>)
 800450c:	4313      	orrs	r3, r2
 800450e:	600b      	str	r3, [r1, #0]
 8004510:	e015      	b.n	800453e <HAL_RCC_OscConfig+0x1de>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8004512:	4b24      	ldr	r3, [pc, #144]	@ (80045a4 <HAL_RCC_OscConfig+0x244>)
 8004514:	2200      	movs	r2, #0
 8004516:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8004518:	f7fe ffa2 	bl	8003460 <HAL_GetTick>
 800451c:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 800451e:	e008      	b.n	8004532 <HAL_RCC_OscConfig+0x1d2>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8004520:	f7fe ff9e 	bl	8003460 <HAL_GetTick>
 8004524:	4602      	mov	r2, r0
 8004526:	693b      	ldr	r3, [r7, #16]
 8004528:	1ad3      	subs	r3, r2, r3
 800452a:	2b02      	cmp	r3, #2
 800452c:	d901      	bls.n	8004532 <HAL_RCC_OscConfig+0x1d2>
          {
            return HAL_TIMEOUT;
 800452e:	2303      	movs	r3, #3
 8004530:	e187      	b.n	8004842 <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8004532:	4b1b      	ldr	r3, [pc, #108]	@ (80045a0 <HAL_RCC_OscConfig+0x240>)
 8004534:	681b      	ldr	r3, [r3, #0]
 8004536:	f003 0302 	and.w	r3, r3, #2
 800453a:	2b00      	cmp	r3, #0
 800453c:	d1f0      	bne.n	8004520 <HAL_RCC_OscConfig+0x1c0>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 800453e:	687b      	ldr	r3, [r7, #4]
 8004540:	681b      	ldr	r3, [r3, #0]
 8004542:	f003 0308 	and.w	r3, r3, #8
 8004546:	2b00      	cmp	r3, #0
 8004548:	d036      	beq.n	80045b8 <HAL_RCC_OscConfig+0x258>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if ((RCC_OscInitStruct->LSIState) != RCC_LSI_OFF)
 800454a:	687b      	ldr	r3, [r7, #4]
 800454c:	695b      	ldr	r3, [r3, #20]
 800454e:	2b00      	cmp	r3, #0
 8004550:	d016      	beq.n	8004580 <HAL_RCC_OscConfig+0x220>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8004552:	4b15      	ldr	r3, [pc, #84]	@ (80045a8 <HAL_RCC_OscConfig+0x248>)
 8004554:	2201      	movs	r2, #1
 8004556:	601a      	str	r2, [r3, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8004558:	f7fe ff82 	bl	8003460 <HAL_GetTick>
 800455c:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 800455e:	e008      	b.n	8004572 <HAL_RCC_OscConfig+0x212>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8004560:	f7fe ff7e 	bl	8003460 <HAL_GetTick>
 8004564:	4602      	mov	r2, r0
 8004566:	693b      	ldr	r3, [r7, #16]
 8004568:	1ad3      	subs	r3, r2, r3
 800456a:	2b02      	cmp	r3, #2
 800456c:	d901      	bls.n	8004572 <HAL_RCC_OscConfig+0x212>
        {
          return HAL_TIMEOUT;
 800456e:	2303      	movs	r3, #3
 8004570:	e167      	b.n	8004842 <HAL_RCC_OscConfig+0x4e2>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8004572:	4b0b      	ldr	r3, [pc, #44]	@ (80045a0 <HAL_RCC_OscConfig+0x240>)
 8004574:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8004576:	f003 0302 	and.w	r3, r3, #2
 800457a:	2b00      	cmp	r3, #0
 800457c:	d0f0      	beq.n	8004560 <HAL_RCC_OscConfig+0x200>
 800457e:	e01b      	b.n	80045b8 <HAL_RCC_OscConfig+0x258>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8004580:	4b09      	ldr	r3, [pc, #36]	@ (80045a8 <HAL_RCC_OscConfig+0x248>)
 8004582:	2200      	movs	r2, #0
 8004584:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8004586:	f7fe ff6b 	bl	8003460 <HAL_GetTick>
 800458a:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 800458c:	e00e      	b.n	80045ac <HAL_RCC_OscConfig+0x24c>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 800458e:	f7fe ff67 	bl	8003460 <HAL_GetTick>
 8004592:	4602      	mov	r2, r0
 8004594:	693b      	ldr	r3, [r7, #16]
 8004596:	1ad3      	subs	r3, r2, r3
 8004598:	2b02      	cmp	r3, #2
 800459a:	d907      	bls.n	80045ac <HAL_RCC_OscConfig+0x24c>
        {
          return HAL_TIMEOUT;
 800459c:	2303      	movs	r3, #3
 800459e:	e150      	b.n	8004842 <HAL_RCC_OscConfig+0x4e2>
 80045a0:	40023800 	.word	0x40023800
 80045a4:	42470000 	.word	0x42470000
 80045a8:	42470e80 	.word	0x42470e80
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 80045ac:	4b88      	ldr	r3, [pc, #544]	@ (80047d0 <HAL_RCC_OscConfig+0x470>)
 80045ae:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 80045b0:	f003 0302 	and.w	r3, r3, #2
 80045b4:	2b00      	cmp	r3, #0
 80045b6:	d1ea      	bne.n	800458e <HAL_RCC_OscConfig+0x22e>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 80045b8:	687b      	ldr	r3, [r7, #4]
 80045ba:	681b      	ldr	r3, [r3, #0]
 80045bc:	f003 0304 	and.w	r3, r3, #4
 80045c0:	2b00      	cmp	r3, #0
 80045c2:	f000 8097 	beq.w	80046f4 <HAL_RCC_OscConfig+0x394>
  {
    FlagStatus       pwrclkchanged = RESET;
 80045c6:	2300      	movs	r3, #0
 80045c8:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 80045ca:	4b81      	ldr	r3, [pc, #516]	@ (80047d0 <HAL_RCC_OscConfig+0x470>)
 80045cc:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80045ce:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80045d2:	2b00      	cmp	r3, #0
 80045d4:	d10f      	bne.n	80045f6 <HAL_RCC_OscConfig+0x296>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 80045d6:	2300      	movs	r3, #0
 80045d8:	60bb      	str	r3, [r7, #8]
 80045da:	4b7d      	ldr	r3, [pc, #500]	@ (80047d0 <HAL_RCC_OscConfig+0x470>)
 80045dc:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80045de:	4a7c      	ldr	r2, [pc, #496]	@ (80047d0 <HAL_RCC_OscConfig+0x470>)
 80045e0:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 80045e4:	6413      	str	r3, [r2, #64]	@ 0x40
 80045e6:	4b7a      	ldr	r3, [pc, #488]	@ (80047d0 <HAL_RCC_OscConfig+0x470>)
 80045e8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80045ea:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80045ee:	60bb      	str	r3, [r7, #8]
 80045f0:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 80045f2:	2301      	movs	r3, #1
 80045f4:	75fb      	strb	r3, [r7, #23]
    }

    if (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80045f6:	4b77      	ldr	r3, [pc, #476]	@ (80047d4 <HAL_RCC_OscConfig+0x474>)
 80045f8:	681b      	ldr	r3, [r3, #0]
 80045fa:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80045fe:	2b00      	cmp	r3, #0
 8004600:	d118      	bne.n	8004634 <HAL_RCC_OscConfig+0x2d4>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8004602:	4b74      	ldr	r3, [pc, #464]	@ (80047d4 <HAL_RCC_OscConfig+0x474>)
 8004604:	681b      	ldr	r3, [r3, #0]
 8004606:	4a73      	ldr	r2, [pc, #460]	@ (80047d4 <HAL_RCC_OscConfig+0x474>)
 8004608:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 800460c:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 800460e:	f7fe ff27 	bl	8003460 <HAL_GetTick>
 8004612:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8004614:	e008      	b.n	8004628 <HAL_RCC_OscConfig+0x2c8>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8004616:	f7fe ff23 	bl	8003460 <HAL_GetTick>
 800461a:	4602      	mov	r2, r0
 800461c:	693b      	ldr	r3, [r7, #16]
 800461e:	1ad3      	subs	r3, r2, r3
 8004620:	2b02      	cmp	r3, #2
 8004622:	d901      	bls.n	8004628 <HAL_RCC_OscConfig+0x2c8>
        {
          return HAL_TIMEOUT;
 8004624:	2303      	movs	r3, #3
 8004626:	e10c      	b.n	8004842 <HAL_RCC_OscConfig+0x4e2>
      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8004628:	4b6a      	ldr	r3, [pc, #424]	@ (80047d4 <HAL_RCC_OscConfig+0x474>)
 800462a:	681b      	ldr	r3, [r3, #0]
 800462c:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8004630:	2b00      	cmp	r3, #0
 8004632:	d0f0      	beq.n	8004616 <HAL_RCC_OscConfig+0x2b6>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8004634:	687b      	ldr	r3, [r7, #4]
 8004636:	689b      	ldr	r3, [r3, #8]
 8004638:	2b01      	cmp	r3, #1
 800463a:	d106      	bne.n	800464a <HAL_RCC_OscConfig+0x2ea>
 800463c:	4b64      	ldr	r3, [pc, #400]	@ (80047d0 <HAL_RCC_OscConfig+0x470>)
 800463e:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8004640:	4a63      	ldr	r2, [pc, #396]	@ (80047d0 <HAL_RCC_OscConfig+0x470>)
 8004642:	f043 0301 	orr.w	r3, r3, #1
 8004646:	6713      	str	r3, [r2, #112]	@ 0x70
 8004648:	e01c      	b.n	8004684 <HAL_RCC_OscConfig+0x324>
 800464a:	687b      	ldr	r3, [r7, #4]
 800464c:	689b      	ldr	r3, [r3, #8]
 800464e:	2b05      	cmp	r3, #5
 8004650:	d10c      	bne.n	800466c <HAL_RCC_OscConfig+0x30c>
 8004652:	4b5f      	ldr	r3, [pc, #380]	@ (80047d0 <HAL_RCC_OscConfig+0x470>)
 8004654:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8004656:	4a5e      	ldr	r2, [pc, #376]	@ (80047d0 <HAL_RCC_OscConfig+0x470>)
 8004658:	f043 0304 	orr.w	r3, r3, #4
 800465c:	6713      	str	r3, [r2, #112]	@ 0x70
 800465e:	4b5c      	ldr	r3, [pc, #368]	@ (80047d0 <HAL_RCC_OscConfig+0x470>)
 8004660:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8004662:	4a5b      	ldr	r2, [pc, #364]	@ (80047d0 <HAL_RCC_OscConfig+0x470>)
 8004664:	f043 0301 	orr.w	r3, r3, #1
 8004668:	6713      	str	r3, [r2, #112]	@ 0x70
 800466a:	e00b      	b.n	8004684 <HAL_RCC_OscConfig+0x324>
 800466c:	4b58      	ldr	r3, [pc, #352]	@ (80047d0 <HAL_RCC_OscConfig+0x470>)
 800466e:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8004670:	4a57      	ldr	r2, [pc, #348]	@ (80047d0 <HAL_RCC_OscConfig+0x470>)
 8004672:	f023 0301 	bic.w	r3, r3, #1
 8004676:	6713      	str	r3, [r2, #112]	@ 0x70
 8004678:	4b55      	ldr	r3, [pc, #340]	@ (80047d0 <HAL_RCC_OscConfig+0x470>)
 800467a:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800467c:	4a54      	ldr	r2, [pc, #336]	@ (80047d0 <HAL_RCC_OscConfig+0x470>)
 800467e:	f023 0304 	bic.w	r3, r3, #4
 8004682:	6713      	str	r3, [r2, #112]	@ 0x70
    /* Check the LSE State */
    if ((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 8004684:	687b      	ldr	r3, [r7, #4]
 8004686:	689b      	ldr	r3, [r3, #8]
 8004688:	2b00      	cmp	r3, #0
 800468a:	d015      	beq.n	80046b8 <HAL_RCC_OscConfig+0x358>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800468c:	f7fe fee8 	bl	8003460 <HAL_GetTick>
 8004690:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8004692:	e00a      	b.n	80046aa <HAL_RCC_OscConfig+0x34a>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8004694:	f7fe fee4 	bl	8003460 <HAL_GetTick>
 8004698:	4602      	mov	r2, r0
 800469a:	693b      	ldr	r3, [r7, #16]
 800469c:	1ad3      	subs	r3, r2, r3
 800469e:	f241 3288 	movw	r2, #5000	@ 0x1388
 80046a2:	4293      	cmp	r3, r2
 80046a4:	d901      	bls.n	80046aa <HAL_RCC_OscConfig+0x34a>
        {
          return HAL_TIMEOUT;
 80046a6:	2303      	movs	r3, #3
 80046a8:	e0cb      	b.n	8004842 <HAL_RCC_OscConfig+0x4e2>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80046aa:	4b49      	ldr	r3, [pc, #292]	@ (80047d0 <HAL_RCC_OscConfig+0x470>)
 80046ac:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80046ae:	f003 0302 	and.w	r3, r3, #2
 80046b2:	2b00      	cmp	r3, #0
 80046b4:	d0ee      	beq.n	8004694 <HAL_RCC_OscConfig+0x334>
 80046b6:	e014      	b.n	80046e2 <HAL_RCC_OscConfig+0x382>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 80046b8:	f7fe fed2 	bl	8003460 <HAL_GetTick>
 80046bc:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 80046be:	e00a      	b.n	80046d6 <HAL_RCC_OscConfig+0x376>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80046c0:	f7fe fece 	bl	8003460 <HAL_GetTick>
 80046c4:	4602      	mov	r2, r0
 80046c6:	693b      	ldr	r3, [r7, #16]
 80046c8:	1ad3      	subs	r3, r2, r3
 80046ca:	f241 3288 	movw	r2, #5000	@ 0x1388
 80046ce:	4293      	cmp	r3, r2
 80046d0:	d901      	bls.n	80046d6 <HAL_RCC_OscConfig+0x376>
        {
          return HAL_TIMEOUT;
 80046d2:	2303      	movs	r3, #3
 80046d4:	e0b5      	b.n	8004842 <HAL_RCC_OscConfig+0x4e2>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 80046d6:	4b3e      	ldr	r3, [pc, #248]	@ (80047d0 <HAL_RCC_OscConfig+0x470>)
 80046d8:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80046da:	f003 0302 	and.w	r3, r3, #2
 80046de:	2b00      	cmp	r3, #0
 80046e0:	d1ee      	bne.n	80046c0 <HAL_RCC_OscConfig+0x360>
        }
      }
    }

    /* Restore clock configuration if changed */
    if (pwrclkchanged == SET)
 80046e2:	7dfb      	ldrb	r3, [r7, #23]
 80046e4:	2b01      	cmp	r3, #1
 80046e6:	d105      	bne.n	80046f4 <HAL_RCC_OscConfig+0x394>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 80046e8:	4b39      	ldr	r3, [pc, #228]	@ (80047d0 <HAL_RCC_OscConfig+0x470>)
 80046ea:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80046ec:	4a38      	ldr	r2, [pc, #224]	@ (80047d0 <HAL_RCC_OscConfig+0x470>)
 80046ee:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 80046f2:	6413      	str	r3, [r2, #64]	@ 0x40
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 80046f4:	687b      	ldr	r3, [r7, #4]
 80046f6:	699b      	ldr	r3, [r3, #24]
 80046f8:	2b00      	cmp	r3, #0
 80046fa:	f000 80a1 	beq.w	8004840 <HAL_RCC_OscConfig+0x4e0>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 80046fe:	4b34      	ldr	r3, [pc, #208]	@ (80047d0 <HAL_RCC_OscConfig+0x470>)
 8004700:	689b      	ldr	r3, [r3, #8]
 8004702:	f003 030c 	and.w	r3, r3, #12
 8004706:	2b08      	cmp	r3, #8
 8004708:	d05c      	beq.n	80047c4 <HAL_RCC_OscConfig+0x464>
    {
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 800470a:	687b      	ldr	r3, [r7, #4]
 800470c:	699b      	ldr	r3, [r3, #24]
 800470e:	2b02      	cmp	r3, #2
 8004710:	d141      	bne.n	8004796 <HAL_RCC_OscConfig+0x436>
        assert_param(IS_RCC_PLLN_VALUE(RCC_OscInitStruct->PLL.PLLN));
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8004712:	4b31      	ldr	r3, [pc, #196]	@ (80047d8 <HAL_RCC_OscConfig+0x478>)
 8004714:	2200      	movs	r2, #0
 8004716:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8004718:	f7fe fea2 	bl	8003460 <HAL_GetTick>
 800471c:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 800471e:	e008      	b.n	8004732 <HAL_RCC_OscConfig+0x3d2>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8004720:	f7fe fe9e 	bl	8003460 <HAL_GetTick>
 8004724:	4602      	mov	r2, r0
 8004726:	693b      	ldr	r3, [r7, #16]
 8004728:	1ad3      	subs	r3, r2, r3
 800472a:	2b02      	cmp	r3, #2
 800472c:	d901      	bls.n	8004732 <HAL_RCC_OscConfig+0x3d2>
          {
            return HAL_TIMEOUT;
 800472e:	2303      	movs	r3, #3
 8004730:	e087      	b.n	8004842 <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8004732:	4b27      	ldr	r3, [pc, #156]	@ (80047d0 <HAL_RCC_OscConfig+0x470>)
 8004734:	681b      	ldr	r3, [r3, #0]
 8004736:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800473a:	2b00      	cmp	r3, #0
 800473c:	d1f0      	bne.n	8004720 <HAL_RCC_OscConfig+0x3c0>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        WRITE_REG(RCC->PLLCFGR, (RCC_OscInitStruct->PLL.PLLSource                                            | \
 800473e:	687b      	ldr	r3, [r7, #4]
 8004740:	69da      	ldr	r2, [r3, #28]
 8004742:	687b      	ldr	r3, [r7, #4]
 8004744:	6a1b      	ldr	r3, [r3, #32]
 8004746:	431a      	orrs	r2, r3
 8004748:	687b      	ldr	r3, [r7, #4]
 800474a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800474c:	019b      	lsls	r3, r3, #6
 800474e:	431a      	orrs	r2, r3
 8004750:	687b      	ldr	r3, [r7, #4]
 8004752:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8004754:	085b      	lsrs	r3, r3, #1
 8004756:	3b01      	subs	r3, #1
 8004758:	041b      	lsls	r3, r3, #16
 800475a:	431a      	orrs	r2, r3
 800475c:	687b      	ldr	r3, [r7, #4]
 800475e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8004760:	061b      	lsls	r3, r3, #24
 8004762:	491b      	ldr	r1, [pc, #108]	@ (80047d0 <HAL_RCC_OscConfig+0x470>)
 8004764:	4313      	orrs	r3, r2
 8004766:	604b      	str	r3, [r1, #4]
                                 RCC_OscInitStruct->PLL.PLLM                                                 | \
                                 (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)             | \
                                 (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos) | \
                                 (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)));
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8004768:	4b1b      	ldr	r3, [pc, #108]	@ (80047d8 <HAL_RCC_OscConfig+0x478>)
 800476a:	2201      	movs	r2, #1
 800476c:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800476e:	f7fe fe77 	bl	8003460 <HAL_GetTick>
 8004772:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8004774:	e008      	b.n	8004788 <HAL_RCC_OscConfig+0x428>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8004776:	f7fe fe73 	bl	8003460 <HAL_GetTick>
 800477a:	4602      	mov	r2, r0
 800477c:	693b      	ldr	r3, [r7, #16]
 800477e:	1ad3      	subs	r3, r2, r3
 8004780:	2b02      	cmp	r3, #2
 8004782:	d901      	bls.n	8004788 <HAL_RCC_OscConfig+0x428>
          {
            return HAL_TIMEOUT;
 8004784:	2303      	movs	r3, #3
 8004786:	e05c      	b.n	8004842 <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8004788:	4b11      	ldr	r3, [pc, #68]	@ (80047d0 <HAL_RCC_OscConfig+0x470>)
 800478a:	681b      	ldr	r3, [r3, #0]
 800478c:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8004790:	2b00      	cmp	r3, #0
 8004792:	d0f0      	beq.n	8004776 <HAL_RCC_OscConfig+0x416>
 8004794:	e054      	b.n	8004840 <HAL_RCC_OscConfig+0x4e0>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8004796:	4b10      	ldr	r3, [pc, #64]	@ (80047d8 <HAL_RCC_OscConfig+0x478>)
 8004798:	2200      	movs	r2, #0
 800479a:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800479c:	f7fe fe60 	bl	8003460 <HAL_GetTick>
 80047a0:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 80047a2:	e008      	b.n	80047b6 <HAL_RCC_OscConfig+0x456>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80047a4:	f7fe fe5c 	bl	8003460 <HAL_GetTick>
 80047a8:	4602      	mov	r2, r0
 80047aa:	693b      	ldr	r3, [r7, #16]
 80047ac:	1ad3      	subs	r3, r2, r3
 80047ae:	2b02      	cmp	r3, #2
 80047b0:	d901      	bls.n	80047b6 <HAL_RCC_OscConfig+0x456>
          {
            return HAL_TIMEOUT;
 80047b2:	2303      	movs	r3, #3
 80047b4:	e045      	b.n	8004842 <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 80047b6:	4b06      	ldr	r3, [pc, #24]	@ (80047d0 <HAL_RCC_OscConfig+0x470>)
 80047b8:	681b      	ldr	r3, [r3, #0]
 80047ba:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80047be:	2b00      	cmp	r3, #0
 80047c0:	d1f0      	bne.n	80047a4 <HAL_RCC_OscConfig+0x444>
 80047c2:	e03d      	b.n	8004840 <HAL_RCC_OscConfig+0x4e0>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 80047c4:	687b      	ldr	r3, [r7, #4]
 80047c6:	699b      	ldr	r3, [r3, #24]
 80047c8:	2b01      	cmp	r3, #1
 80047ca:	d107      	bne.n	80047dc <HAL_RCC_OscConfig+0x47c>
      {
        return HAL_ERROR;
 80047cc:	2301      	movs	r3, #1
 80047ce:	e038      	b.n	8004842 <HAL_RCC_OscConfig+0x4e2>
 80047d0:	40023800 	.word	0x40023800
 80047d4:	40007000 	.word	0x40007000
 80047d8:	42470060 	.word	0x42470060
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->PLLCFGR;
 80047dc:	4b1b      	ldr	r3, [pc, #108]	@ (800484c <HAL_RCC_OscConfig+0x4ec>)
 80047de:	685b      	ldr	r3, [r3, #4]
 80047e0:	60fb      	str	r3, [r7, #12]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLR) != (RCC_OscInitStruct->PLL.PLLR << RCC_PLLCFGR_PLLR_Pos)))
#else
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 80047e2:	687b      	ldr	r3, [r7, #4]
 80047e4:	699b      	ldr	r3, [r3, #24]
 80047e6:	2b01      	cmp	r3, #1
 80047e8:	d028      	beq.n	800483c <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 80047ea:	68fb      	ldr	r3, [r7, #12]
 80047ec:	f403 0280 	and.w	r2, r3, #4194304	@ 0x400000
 80047f0:	687b      	ldr	r3, [r7, #4]
 80047f2:	69db      	ldr	r3, [r3, #28]
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 80047f4:	429a      	cmp	r2, r3
 80047f6:	d121      	bne.n	800483c <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 80047f8:	68fb      	ldr	r3, [r7, #12]
 80047fa:	f003 023f 	and.w	r2, r3, #63	@ 0x3f
 80047fe:	687b      	ldr	r3, [r7, #4]
 8004800:	6a1b      	ldr	r3, [r3, #32]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8004802:	429a      	cmp	r2, r3
 8004804:	d11a      	bne.n	800483c <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 8004806:	68fa      	ldr	r2, [r7, #12]
 8004808:	f647 73c0 	movw	r3, #32704	@ 0x7fc0
 800480c:	4013      	ands	r3, r2
 800480e:	687a      	ldr	r2, [r7, #4]
 8004810:	6a52      	ldr	r2, [r2, #36]	@ 0x24
 8004812:	0192      	lsls	r2, r2, #6
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 8004814:	4293      	cmp	r3, r2
 8004816:	d111      	bne.n	800483c <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 8004818:	68fb      	ldr	r3, [r7, #12]
 800481a:	f403 3240 	and.w	r2, r3, #196608	@ 0x30000
 800481e:	687b      	ldr	r3, [r7, #4]
 8004820:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8004822:	085b      	lsrs	r3, r3, #1
 8004824:	3b01      	subs	r3, #1
 8004826:	041b      	lsls	r3, r3, #16
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 8004828:	429a      	cmp	r2, r3
 800482a:	d107      	bne.n	800483c <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)))
 800482c:	68fb      	ldr	r3, [r7, #12]
 800482e:	f003 6270 	and.w	r2, r3, #251658240	@ 0xf000000
 8004832:	687b      	ldr	r3, [r7, #4]
 8004834:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8004836:	061b      	lsls	r3, r3, #24
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 8004838:	429a      	cmp	r2, r3
 800483a:	d001      	beq.n	8004840 <HAL_RCC_OscConfig+0x4e0>
#endif /* RCC_PLLCFGR_PLLR */
        {
          return HAL_ERROR;
 800483c:	2301      	movs	r3, #1
 800483e:	e000      	b.n	8004842 <HAL_RCC_OscConfig+0x4e2>
        }
      }
    }
  }
  return HAL_OK;
 8004840:	2300      	movs	r3, #0
}
 8004842:	4618      	mov	r0, r3
 8004844:	3718      	adds	r7, #24
 8004846:	46bd      	mov	sp, r7
 8004848:	bd80      	pop	{r7, pc}
 800484a:	bf00      	nop
 800484c:	40023800 	.word	0x40023800

08004850 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(const RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8004850:	b580      	push	{r7, lr}
 8004852:	b084      	sub	sp, #16
 8004854:	af00      	add	r7, sp, #0
 8004856:	6078      	str	r0, [r7, #4]
 8004858:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 800485a:	687b      	ldr	r3, [r7, #4]
 800485c:	2b00      	cmp	r3, #0
 800485e:	d101      	bne.n	8004864 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8004860:	2301      	movs	r3, #1
 8004862:	e0cc      	b.n	80049fe <HAL_RCC_ClockConfig+0x1ae>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 8004864:	4b68      	ldr	r3, [pc, #416]	@ (8004a08 <HAL_RCC_ClockConfig+0x1b8>)
 8004866:	681b      	ldr	r3, [r3, #0]
 8004868:	f003 0307 	and.w	r3, r3, #7
 800486c:	683a      	ldr	r2, [r7, #0]
 800486e:	429a      	cmp	r2, r3
 8004870:	d90c      	bls.n	800488c <HAL_RCC_ClockConfig+0x3c>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8004872:	4b65      	ldr	r3, [pc, #404]	@ (8004a08 <HAL_RCC_ClockConfig+0x1b8>)
 8004874:	683a      	ldr	r2, [r7, #0]
 8004876:	b2d2      	uxtb	r2, r2
 8004878:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 800487a:	4b63      	ldr	r3, [pc, #396]	@ (8004a08 <HAL_RCC_ClockConfig+0x1b8>)
 800487c:	681b      	ldr	r3, [r3, #0]
 800487e:	f003 0307 	and.w	r3, r3, #7
 8004882:	683a      	ldr	r2, [r7, #0]
 8004884:	429a      	cmp	r2, r3
 8004886:	d001      	beq.n	800488c <HAL_RCC_ClockConfig+0x3c>
    {
      return HAL_ERROR;
 8004888:	2301      	movs	r3, #1
 800488a:	e0b8      	b.n	80049fe <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 800488c:	687b      	ldr	r3, [r7, #4]
 800488e:	681b      	ldr	r3, [r3, #0]
 8004890:	f003 0302 	and.w	r3, r3, #2
 8004894:	2b00      	cmp	r3, #0
 8004896:	d020      	beq.n	80048da <HAL_RCC_ClockConfig+0x8a>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8004898:	687b      	ldr	r3, [r7, #4]
 800489a:	681b      	ldr	r3, [r3, #0]
 800489c:	f003 0304 	and.w	r3, r3, #4
 80048a0:	2b00      	cmp	r3, #0
 80048a2:	d005      	beq.n	80048b0 <HAL_RCC_ClockConfig+0x60>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 80048a4:	4b59      	ldr	r3, [pc, #356]	@ (8004a0c <HAL_RCC_ClockConfig+0x1bc>)
 80048a6:	689b      	ldr	r3, [r3, #8]
 80048a8:	4a58      	ldr	r2, [pc, #352]	@ (8004a0c <HAL_RCC_ClockConfig+0x1bc>)
 80048aa:	f443 53e0 	orr.w	r3, r3, #7168	@ 0x1c00
 80048ae:	6093      	str	r3, [r2, #8]
    }

    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 80048b0:	687b      	ldr	r3, [r7, #4]
 80048b2:	681b      	ldr	r3, [r3, #0]
 80048b4:	f003 0308 	and.w	r3, r3, #8
 80048b8:	2b00      	cmp	r3, #0
 80048ba:	d005      	beq.n	80048c8 <HAL_RCC_ClockConfig+0x78>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 80048bc:	4b53      	ldr	r3, [pc, #332]	@ (8004a0c <HAL_RCC_ClockConfig+0x1bc>)
 80048be:	689b      	ldr	r3, [r3, #8]
 80048c0:	4a52      	ldr	r2, [pc, #328]	@ (8004a0c <HAL_RCC_ClockConfig+0x1bc>)
 80048c2:	f443 4360 	orr.w	r3, r3, #57344	@ 0xe000
 80048c6:	6093      	str	r3, [r2, #8]
    }

    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 80048c8:	4b50      	ldr	r3, [pc, #320]	@ (8004a0c <HAL_RCC_ClockConfig+0x1bc>)
 80048ca:	689b      	ldr	r3, [r3, #8]
 80048cc:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 80048d0:	687b      	ldr	r3, [r7, #4]
 80048d2:	689b      	ldr	r3, [r3, #8]
 80048d4:	494d      	ldr	r1, [pc, #308]	@ (8004a0c <HAL_RCC_ClockConfig+0x1bc>)
 80048d6:	4313      	orrs	r3, r2
 80048d8:	608b      	str	r3, [r1, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 80048da:	687b      	ldr	r3, [r7, #4]
 80048dc:	681b      	ldr	r3, [r3, #0]
 80048de:	f003 0301 	and.w	r3, r3, #1
 80048e2:	2b00      	cmp	r3, #0
 80048e4:	d044      	beq.n	8004970 <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 80048e6:	687b      	ldr	r3, [r7, #4]
 80048e8:	685b      	ldr	r3, [r3, #4]
 80048ea:	2b01      	cmp	r3, #1
 80048ec:	d107      	bne.n	80048fe <HAL_RCC_ClockConfig+0xae>
    {
      /* Check the HSE ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80048ee:	4b47      	ldr	r3, [pc, #284]	@ (8004a0c <HAL_RCC_ClockConfig+0x1bc>)
 80048f0:	681b      	ldr	r3, [r3, #0]
 80048f2:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80048f6:	2b00      	cmp	r3, #0
 80048f8:	d119      	bne.n	800492e <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 80048fa:	2301      	movs	r3, #1
 80048fc:	e07f      	b.n	80049fe <HAL_RCC_ClockConfig+0x1ae>
      }
    }
    /* PLL is selected as System Clock Source */
    else if ((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 80048fe:	687b      	ldr	r3, [r7, #4]
 8004900:	685b      	ldr	r3, [r3, #4]
 8004902:	2b02      	cmp	r3, #2
 8004904:	d003      	beq.n	800490e <HAL_RCC_ClockConfig+0xbe>
             (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLRCLK))
 8004906:	687b      	ldr	r3, [r7, #4]
 8004908:	685b      	ldr	r3, [r3, #4]
    else if ((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 800490a:	2b03      	cmp	r3, #3
 800490c:	d107      	bne.n	800491e <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 800490e:	4b3f      	ldr	r3, [pc, #252]	@ (8004a0c <HAL_RCC_ClockConfig+0x1bc>)
 8004910:	681b      	ldr	r3, [r3, #0]
 8004912:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8004916:	2b00      	cmp	r3, #0
 8004918:	d109      	bne.n	800492e <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 800491a:	2301      	movs	r3, #1
 800491c:	e06f      	b.n	80049fe <HAL_RCC_ClockConfig+0x1ae>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 800491e:	4b3b      	ldr	r3, [pc, #236]	@ (8004a0c <HAL_RCC_ClockConfig+0x1bc>)
 8004920:	681b      	ldr	r3, [r3, #0]
 8004922:	f003 0302 	and.w	r3, r3, #2
 8004926:	2b00      	cmp	r3, #0
 8004928:	d101      	bne.n	800492e <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 800492a:	2301      	movs	r3, #1
 800492c:	e067      	b.n	80049fe <HAL_RCC_ClockConfig+0x1ae>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 800492e:	4b37      	ldr	r3, [pc, #220]	@ (8004a0c <HAL_RCC_ClockConfig+0x1bc>)
 8004930:	689b      	ldr	r3, [r3, #8]
 8004932:	f023 0203 	bic.w	r2, r3, #3
 8004936:	687b      	ldr	r3, [r7, #4]
 8004938:	685b      	ldr	r3, [r3, #4]
 800493a:	4934      	ldr	r1, [pc, #208]	@ (8004a0c <HAL_RCC_ClockConfig+0x1bc>)
 800493c:	4313      	orrs	r3, r2
 800493e:	608b      	str	r3, [r1, #8]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 8004940:	f7fe fd8e 	bl	8003460 <HAL_GetTick>
 8004944:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8004946:	e00a      	b.n	800495e <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8004948:	f7fe fd8a 	bl	8003460 <HAL_GetTick>
 800494c:	4602      	mov	r2, r0
 800494e:	68fb      	ldr	r3, [r7, #12]
 8004950:	1ad3      	subs	r3, r2, r3
 8004952:	f241 3288 	movw	r2, #5000	@ 0x1388
 8004956:	4293      	cmp	r3, r2
 8004958:	d901      	bls.n	800495e <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 800495a:	2303      	movs	r3, #3
 800495c:	e04f      	b.n	80049fe <HAL_RCC_ClockConfig+0x1ae>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 800495e:	4b2b      	ldr	r3, [pc, #172]	@ (8004a0c <HAL_RCC_ClockConfig+0x1bc>)
 8004960:	689b      	ldr	r3, [r3, #8]
 8004962:	f003 020c 	and.w	r2, r3, #12
 8004966:	687b      	ldr	r3, [r7, #4]
 8004968:	685b      	ldr	r3, [r3, #4]
 800496a:	009b      	lsls	r3, r3, #2
 800496c:	429a      	cmp	r2, r3
 800496e:	d1eb      	bne.n	8004948 <HAL_RCC_ClockConfig+0xf8>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 8004970:	4b25      	ldr	r3, [pc, #148]	@ (8004a08 <HAL_RCC_ClockConfig+0x1b8>)
 8004972:	681b      	ldr	r3, [r3, #0]
 8004974:	f003 0307 	and.w	r3, r3, #7
 8004978:	683a      	ldr	r2, [r7, #0]
 800497a:	429a      	cmp	r2, r3
 800497c:	d20c      	bcs.n	8004998 <HAL_RCC_ClockConfig+0x148>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 800497e:	4b22      	ldr	r3, [pc, #136]	@ (8004a08 <HAL_RCC_ClockConfig+0x1b8>)
 8004980:	683a      	ldr	r2, [r7, #0]
 8004982:	b2d2      	uxtb	r2, r2
 8004984:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8004986:	4b20      	ldr	r3, [pc, #128]	@ (8004a08 <HAL_RCC_ClockConfig+0x1b8>)
 8004988:	681b      	ldr	r3, [r3, #0]
 800498a:	f003 0307 	and.w	r3, r3, #7
 800498e:	683a      	ldr	r2, [r7, #0]
 8004990:	429a      	cmp	r2, r3
 8004992:	d001      	beq.n	8004998 <HAL_RCC_ClockConfig+0x148>
    {
      return HAL_ERROR;
 8004994:	2301      	movs	r3, #1
 8004996:	e032      	b.n	80049fe <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8004998:	687b      	ldr	r3, [r7, #4]
 800499a:	681b      	ldr	r3, [r3, #0]
 800499c:	f003 0304 	and.w	r3, r3, #4
 80049a0:	2b00      	cmp	r3, #0
 80049a2:	d008      	beq.n	80049b6 <HAL_RCC_ClockConfig+0x166>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 80049a4:	4b19      	ldr	r3, [pc, #100]	@ (8004a0c <HAL_RCC_ClockConfig+0x1bc>)
 80049a6:	689b      	ldr	r3, [r3, #8]
 80049a8:	f423 52e0 	bic.w	r2, r3, #7168	@ 0x1c00
 80049ac:	687b      	ldr	r3, [r7, #4]
 80049ae:	68db      	ldr	r3, [r3, #12]
 80049b0:	4916      	ldr	r1, [pc, #88]	@ (8004a0c <HAL_RCC_ClockConfig+0x1bc>)
 80049b2:	4313      	orrs	r3, r2
 80049b4:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 80049b6:	687b      	ldr	r3, [r7, #4]
 80049b8:	681b      	ldr	r3, [r3, #0]
 80049ba:	f003 0308 	and.w	r3, r3, #8
 80049be:	2b00      	cmp	r3, #0
 80049c0:	d009      	beq.n	80049d6 <HAL_RCC_ClockConfig+0x186>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 80049c2:	4b12      	ldr	r3, [pc, #72]	@ (8004a0c <HAL_RCC_ClockConfig+0x1bc>)
 80049c4:	689b      	ldr	r3, [r3, #8]
 80049c6:	f423 4260 	bic.w	r2, r3, #57344	@ 0xe000
 80049ca:	687b      	ldr	r3, [r7, #4]
 80049cc:	691b      	ldr	r3, [r3, #16]
 80049ce:	00db      	lsls	r3, r3, #3
 80049d0:	490e      	ldr	r1, [pc, #56]	@ (8004a0c <HAL_RCC_ClockConfig+0x1bc>)
 80049d2:	4313      	orrs	r3, r2
 80049d4:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos];
 80049d6:	f000 f821 	bl	8004a1c <HAL_RCC_GetSysClockFreq>
 80049da:	4602      	mov	r2, r0
 80049dc:	4b0b      	ldr	r3, [pc, #44]	@ (8004a0c <HAL_RCC_ClockConfig+0x1bc>)
 80049de:	689b      	ldr	r3, [r3, #8]
 80049e0:	091b      	lsrs	r3, r3, #4
 80049e2:	f003 030f 	and.w	r3, r3, #15
 80049e6:	490a      	ldr	r1, [pc, #40]	@ (8004a10 <HAL_RCC_ClockConfig+0x1c0>)
 80049e8:	5ccb      	ldrb	r3, [r1, r3]
 80049ea:	fa22 f303 	lsr.w	r3, r2, r3
 80049ee:	4a09      	ldr	r2, [pc, #36]	@ (8004a14 <HAL_RCC_ClockConfig+0x1c4>)
 80049f0:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings */
  HAL_InitTick(uwTickPrio);
 80049f2:	4b09      	ldr	r3, [pc, #36]	@ (8004a18 <HAL_RCC_ClockConfig+0x1c8>)
 80049f4:	681b      	ldr	r3, [r3, #0]
 80049f6:	4618      	mov	r0, r3
 80049f8:	f7fe fb7e 	bl	80030f8 <HAL_InitTick>

  return HAL_OK;
 80049fc:	2300      	movs	r3, #0
}
 80049fe:	4618      	mov	r0, r3
 8004a00:	3710      	adds	r7, #16
 8004a02:	46bd      	mov	sp, r7
 8004a04:	bd80      	pop	{r7, pc}
 8004a06:	bf00      	nop
 8004a08:	40023c00 	.word	0x40023c00
 8004a0c:	40023800 	.word	0x40023800
 8004a10:	08009c50 	.word	0x08009c50
 8004a14:	2000000c 	.word	0x2000000c
 8004a18:	20000010 	.word	0x20000010

08004a1c <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
__weak uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8004a1c:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8004a20:	b094      	sub	sp, #80	@ 0x50
 8004a22:	af00      	add	r7, sp, #0
  uint32_t pllm = 0U;
 8004a24:	2300      	movs	r3, #0
 8004a26:	647b      	str	r3, [r7, #68]	@ 0x44
  uint32_t pllvco = 0U;
 8004a28:	2300      	movs	r3, #0
 8004a2a:	64fb      	str	r3, [r7, #76]	@ 0x4c
  uint32_t pllp = 0U;
 8004a2c:	2300      	movs	r3, #0
 8004a2e:	643b      	str	r3, [r7, #64]	@ 0x40
  uint32_t sysclockfreq = 0U;
 8004a30:	2300      	movs	r3, #0
 8004a32:	64bb      	str	r3, [r7, #72]	@ 0x48

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (RCC->CFGR & RCC_CFGR_SWS)
 8004a34:	4b79      	ldr	r3, [pc, #484]	@ (8004c1c <HAL_RCC_GetSysClockFreq+0x200>)
 8004a36:	689b      	ldr	r3, [r3, #8]
 8004a38:	f003 030c 	and.w	r3, r3, #12
 8004a3c:	2b08      	cmp	r3, #8
 8004a3e:	d00d      	beq.n	8004a5c <HAL_RCC_GetSysClockFreq+0x40>
 8004a40:	2b08      	cmp	r3, #8
 8004a42:	f200 80e1 	bhi.w	8004c08 <HAL_RCC_GetSysClockFreq+0x1ec>
 8004a46:	2b00      	cmp	r3, #0
 8004a48:	d002      	beq.n	8004a50 <HAL_RCC_GetSysClockFreq+0x34>
 8004a4a:	2b04      	cmp	r3, #4
 8004a4c:	d003      	beq.n	8004a56 <HAL_RCC_GetSysClockFreq+0x3a>
 8004a4e:	e0db      	b.n	8004c08 <HAL_RCC_GetSysClockFreq+0x1ec>
  {
    case RCC_CFGR_SWS_HSI:  /* HSI used as system clock source */
    {
      sysclockfreq = HSI_VALUE;
 8004a50:	4b73      	ldr	r3, [pc, #460]	@ (8004c20 <HAL_RCC_GetSysClockFreq+0x204>)
 8004a52:	64bb      	str	r3, [r7, #72]	@ 0x48
      break;
 8004a54:	e0db      	b.n	8004c0e <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    case RCC_CFGR_SWS_HSE:  /* HSE used as system clock  source */
    {
      sysclockfreq = HSE_VALUE;
 8004a56:	4b73      	ldr	r3, [pc, #460]	@ (8004c24 <HAL_RCC_GetSysClockFreq+0x208>)
 8004a58:	64bb      	str	r3, [r7, #72]	@ 0x48
      break;
 8004a5a:	e0d8      	b.n	8004c0e <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    case RCC_CFGR_SWS_PLL:  /* PLL used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLP */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 8004a5c:	4b6f      	ldr	r3, [pc, #444]	@ (8004c1c <HAL_RCC_GetSysClockFreq+0x200>)
 8004a5e:	685b      	ldr	r3, [r3, #4]
 8004a60:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 8004a64:	647b      	str	r3, [r7, #68]	@ 0x44
      if (__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 8004a66:	4b6d      	ldr	r3, [pc, #436]	@ (8004c1c <HAL_RCC_GetSysClockFreq+0x200>)
 8004a68:	685b      	ldr	r3, [r3, #4]
 8004a6a:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8004a6e:	2b00      	cmp	r3, #0
 8004a70:	d063      	beq.n	8004b3a <HAL_RCC_GetSysClockFreq+0x11e>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSE_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8004a72:	4b6a      	ldr	r3, [pc, #424]	@ (8004c1c <HAL_RCC_GetSysClockFreq+0x200>)
 8004a74:	685b      	ldr	r3, [r3, #4]
 8004a76:	099b      	lsrs	r3, r3, #6
 8004a78:	2200      	movs	r2, #0
 8004a7a:	63bb      	str	r3, [r7, #56]	@ 0x38
 8004a7c:	63fa      	str	r2, [r7, #60]	@ 0x3c
 8004a7e:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8004a80:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8004a84:	633b      	str	r3, [r7, #48]	@ 0x30
 8004a86:	2300      	movs	r3, #0
 8004a88:	637b      	str	r3, [r7, #52]	@ 0x34
 8004a8a:	e9d7 450c 	ldrd	r4, r5, [r7, #48]	@ 0x30
 8004a8e:	4622      	mov	r2, r4
 8004a90:	462b      	mov	r3, r5
 8004a92:	f04f 0000 	mov.w	r0, #0
 8004a96:	f04f 0100 	mov.w	r1, #0
 8004a9a:	0159      	lsls	r1, r3, #5
 8004a9c:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 8004aa0:	0150      	lsls	r0, r2, #5
 8004aa2:	4602      	mov	r2, r0
 8004aa4:	460b      	mov	r3, r1
 8004aa6:	4621      	mov	r1, r4
 8004aa8:	1a51      	subs	r1, r2, r1
 8004aaa:	6139      	str	r1, [r7, #16]
 8004aac:	4629      	mov	r1, r5
 8004aae:	eb63 0301 	sbc.w	r3, r3, r1
 8004ab2:	617b      	str	r3, [r7, #20]
 8004ab4:	f04f 0200 	mov.w	r2, #0
 8004ab8:	f04f 0300 	mov.w	r3, #0
 8004abc:	e9d7 ab04 	ldrd	sl, fp, [r7, #16]
 8004ac0:	4659      	mov	r1, fp
 8004ac2:	018b      	lsls	r3, r1, #6
 8004ac4:	4651      	mov	r1, sl
 8004ac6:	ea43 6391 	orr.w	r3, r3, r1, lsr #26
 8004aca:	4651      	mov	r1, sl
 8004acc:	018a      	lsls	r2, r1, #6
 8004ace:	4651      	mov	r1, sl
 8004ad0:	ebb2 0801 	subs.w	r8, r2, r1
 8004ad4:	4659      	mov	r1, fp
 8004ad6:	eb63 0901 	sbc.w	r9, r3, r1
 8004ada:	f04f 0200 	mov.w	r2, #0
 8004ade:	f04f 0300 	mov.w	r3, #0
 8004ae2:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 8004ae6:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 8004aea:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 8004aee:	4690      	mov	r8, r2
 8004af0:	4699      	mov	r9, r3
 8004af2:	4623      	mov	r3, r4
 8004af4:	eb18 0303 	adds.w	r3, r8, r3
 8004af8:	60bb      	str	r3, [r7, #8]
 8004afa:	462b      	mov	r3, r5
 8004afc:	eb49 0303 	adc.w	r3, r9, r3
 8004b00:	60fb      	str	r3, [r7, #12]
 8004b02:	f04f 0200 	mov.w	r2, #0
 8004b06:	f04f 0300 	mov.w	r3, #0
 8004b0a:	e9d7 4502 	ldrd	r4, r5, [r7, #8]
 8004b0e:	4629      	mov	r1, r5
 8004b10:	024b      	lsls	r3, r1, #9
 8004b12:	4621      	mov	r1, r4
 8004b14:	ea43 53d1 	orr.w	r3, r3, r1, lsr #23
 8004b18:	4621      	mov	r1, r4
 8004b1a:	024a      	lsls	r2, r1, #9
 8004b1c:	4610      	mov	r0, r2
 8004b1e:	4619      	mov	r1, r3
 8004b20:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8004b22:	2200      	movs	r2, #0
 8004b24:	62bb      	str	r3, [r7, #40]	@ 0x28
 8004b26:	62fa      	str	r2, [r7, #44]	@ 0x2c
 8004b28:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	@ 0x28
 8004b2c:	f7fb fbb8 	bl	80002a0 <__aeabi_uldivmod>
 8004b30:	4602      	mov	r2, r0
 8004b32:	460b      	mov	r3, r1
 8004b34:	4613      	mov	r3, r2
 8004b36:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8004b38:	e058      	b.n	8004bec <HAL_RCC_GetSysClockFreq+0x1d0>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSI_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8004b3a:	4b38      	ldr	r3, [pc, #224]	@ (8004c1c <HAL_RCC_GetSysClockFreq+0x200>)
 8004b3c:	685b      	ldr	r3, [r3, #4]
 8004b3e:	099b      	lsrs	r3, r3, #6
 8004b40:	2200      	movs	r2, #0
 8004b42:	4618      	mov	r0, r3
 8004b44:	4611      	mov	r1, r2
 8004b46:	f3c0 0308 	ubfx	r3, r0, #0, #9
 8004b4a:	623b      	str	r3, [r7, #32]
 8004b4c:	2300      	movs	r3, #0
 8004b4e:	627b      	str	r3, [r7, #36]	@ 0x24
 8004b50:	e9d7 8908 	ldrd	r8, r9, [r7, #32]
 8004b54:	4642      	mov	r2, r8
 8004b56:	464b      	mov	r3, r9
 8004b58:	f04f 0000 	mov.w	r0, #0
 8004b5c:	f04f 0100 	mov.w	r1, #0
 8004b60:	0159      	lsls	r1, r3, #5
 8004b62:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 8004b66:	0150      	lsls	r0, r2, #5
 8004b68:	4602      	mov	r2, r0
 8004b6a:	460b      	mov	r3, r1
 8004b6c:	4641      	mov	r1, r8
 8004b6e:	ebb2 0a01 	subs.w	sl, r2, r1
 8004b72:	4649      	mov	r1, r9
 8004b74:	eb63 0b01 	sbc.w	fp, r3, r1
 8004b78:	f04f 0200 	mov.w	r2, #0
 8004b7c:	f04f 0300 	mov.w	r3, #0
 8004b80:	ea4f 138b 	mov.w	r3, fp, lsl #6
 8004b84:	ea43 639a 	orr.w	r3, r3, sl, lsr #26
 8004b88:	ea4f 128a 	mov.w	r2, sl, lsl #6
 8004b8c:	ebb2 040a 	subs.w	r4, r2, sl
 8004b90:	eb63 050b 	sbc.w	r5, r3, fp
 8004b94:	f04f 0200 	mov.w	r2, #0
 8004b98:	f04f 0300 	mov.w	r3, #0
 8004b9c:	00eb      	lsls	r3, r5, #3
 8004b9e:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 8004ba2:	00e2      	lsls	r2, r4, #3
 8004ba4:	4614      	mov	r4, r2
 8004ba6:	461d      	mov	r5, r3
 8004ba8:	4643      	mov	r3, r8
 8004baa:	18e3      	adds	r3, r4, r3
 8004bac:	603b      	str	r3, [r7, #0]
 8004bae:	464b      	mov	r3, r9
 8004bb0:	eb45 0303 	adc.w	r3, r5, r3
 8004bb4:	607b      	str	r3, [r7, #4]
 8004bb6:	f04f 0200 	mov.w	r2, #0
 8004bba:	f04f 0300 	mov.w	r3, #0
 8004bbe:	e9d7 4500 	ldrd	r4, r5, [r7]
 8004bc2:	4629      	mov	r1, r5
 8004bc4:	028b      	lsls	r3, r1, #10
 8004bc6:	4621      	mov	r1, r4
 8004bc8:	ea43 5391 	orr.w	r3, r3, r1, lsr #22
 8004bcc:	4621      	mov	r1, r4
 8004bce:	028a      	lsls	r2, r1, #10
 8004bd0:	4610      	mov	r0, r2
 8004bd2:	4619      	mov	r1, r3
 8004bd4:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8004bd6:	2200      	movs	r2, #0
 8004bd8:	61bb      	str	r3, [r7, #24]
 8004bda:	61fa      	str	r2, [r7, #28]
 8004bdc:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 8004be0:	f7fb fb5e 	bl	80002a0 <__aeabi_uldivmod>
 8004be4:	4602      	mov	r2, r0
 8004be6:	460b      	mov	r3, r1
 8004be8:	4613      	mov	r3, r2
 8004bea:	64fb      	str	r3, [r7, #76]	@ 0x4c
      }
      pllp = ((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >> RCC_PLLCFGR_PLLP_Pos) + 1U) * 2U);
 8004bec:	4b0b      	ldr	r3, [pc, #44]	@ (8004c1c <HAL_RCC_GetSysClockFreq+0x200>)
 8004bee:	685b      	ldr	r3, [r3, #4]
 8004bf0:	0c1b      	lsrs	r3, r3, #16
 8004bf2:	f003 0303 	and.w	r3, r3, #3
 8004bf6:	3301      	adds	r3, #1
 8004bf8:	005b      	lsls	r3, r3, #1
 8004bfa:	643b      	str	r3, [r7, #64]	@ 0x40

      sysclockfreq = pllvco / pllp;
 8004bfc:	6cfa      	ldr	r2, [r7, #76]	@ 0x4c
 8004bfe:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8004c00:	fbb2 f3f3 	udiv	r3, r2, r3
 8004c04:	64bb      	str	r3, [r7, #72]	@ 0x48
      break;
 8004c06:	e002      	b.n	8004c0e <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    default:
    {
      sysclockfreq = HSI_VALUE;
 8004c08:	4b05      	ldr	r3, [pc, #20]	@ (8004c20 <HAL_RCC_GetSysClockFreq+0x204>)
 8004c0a:	64bb      	str	r3, [r7, #72]	@ 0x48
      break;
 8004c0c:	bf00      	nop
    }
  }
  return sysclockfreq;
 8004c0e:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
}
 8004c10:	4618      	mov	r0, r3
 8004c12:	3750      	adds	r7, #80	@ 0x50
 8004c14:	46bd      	mov	sp, r7
 8004c16:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 8004c1a:	bf00      	nop
 8004c1c:	40023800 	.word	0x40023800
 8004c20:	00f42400 	.word	0x00f42400
 8004c24:	007a1200 	.word	0x007a1200

08004c28 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8004c28:	b480      	push	{r7}
 8004c2a:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8004c2c:	4b03      	ldr	r3, [pc, #12]	@ (8004c3c <HAL_RCC_GetHCLKFreq+0x14>)
 8004c2e:	681b      	ldr	r3, [r3, #0]
}
 8004c30:	4618      	mov	r0, r3
 8004c32:	46bd      	mov	sp, r7
 8004c34:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004c38:	4770      	bx	lr
 8004c3a:	bf00      	nop
 8004c3c:	2000000c 	.word	0x2000000c

08004c40 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8004c40:	b580      	push	{r7, lr}
 8004c42:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos]);
 8004c44:	f7ff fff0 	bl	8004c28 <HAL_RCC_GetHCLKFreq>
 8004c48:	4602      	mov	r2, r0
 8004c4a:	4b05      	ldr	r3, [pc, #20]	@ (8004c60 <HAL_RCC_GetPCLK1Freq+0x20>)
 8004c4c:	689b      	ldr	r3, [r3, #8]
 8004c4e:	0a9b      	lsrs	r3, r3, #10
 8004c50:	f003 0307 	and.w	r3, r3, #7
 8004c54:	4903      	ldr	r1, [pc, #12]	@ (8004c64 <HAL_RCC_GetPCLK1Freq+0x24>)
 8004c56:	5ccb      	ldrb	r3, [r1, r3]
 8004c58:	fa22 f303 	lsr.w	r3, r2, r3
}
 8004c5c:	4618      	mov	r0, r3
 8004c5e:	bd80      	pop	{r7, pc}
 8004c60:	40023800 	.word	0x40023800
 8004c64:	08009c60 	.word	0x08009c60

08004c68 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8004c68:	b580      	push	{r7, lr}
 8004c6a:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos]);
 8004c6c:	f7ff ffdc 	bl	8004c28 <HAL_RCC_GetHCLKFreq>
 8004c70:	4602      	mov	r2, r0
 8004c72:	4b05      	ldr	r3, [pc, #20]	@ (8004c88 <HAL_RCC_GetPCLK2Freq+0x20>)
 8004c74:	689b      	ldr	r3, [r3, #8]
 8004c76:	0b5b      	lsrs	r3, r3, #13
 8004c78:	f003 0307 	and.w	r3, r3, #7
 8004c7c:	4903      	ldr	r1, [pc, #12]	@ (8004c8c <HAL_RCC_GetPCLK2Freq+0x24>)
 8004c7e:	5ccb      	ldrb	r3, [r1, r3]
 8004c80:	fa22 f303 	lsr.w	r3, r2, r3
}
 8004c84:	4618      	mov	r0, r3
 8004c86:	bd80      	pop	{r7, pc}
 8004c88:	40023800 	.word	0x40023800
 8004c8c:	08009c60 	.word	0x08009c60

08004c90 <HAL_RCC_GetClockConfig>:
  * will be configured.
  * @param  pFLatency Pointer on the Flash Latency.
  * @retval None
  */
void HAL_RCC_GetClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t *pFLatency)
{
 8004c90:	b480      	push	{r7}
 8004c92:	b083      	sub	sp, #12
 8004c94:	af00      	add	r7, sp, #0
 8004c96:	6078      	str	r0, [r7, #4]
 8004c98:	6039      	str	r1, [r7, #0]
  /* Set all possible values for the Clock type parameter --------------------*/
  RCC_ClkInitStruct->ClockType = RCC_CLOCKTYPE_SYSCLK | RCC_CLOCKTYPE_HCLK | RCC_CLOCKTYPE_PCLK1 | RCC_CLOCKTYPE_PCLK2;
 8004c9a:	687b      	ldr	r3, [r7, #4]
 8004c9c:	220f      	movs	r2, #15
 8004c9e:	601a      	str	r2, [r3, #0]

  /* Get the SYSCLK configuration --------------------------------------------*/
  RCC_ClkInitStruct->SYSCLKSource = (uint32_t)(RCC->CFGR & RCC_CFGR_SW);
 8004ca0:	4b12      	ldr	r3, [pc, #72]	@ (8004cec <HAL_RCC_GetClockConfig+0x5c>)
 8004ca2:	689b      	ldr	r3, [r3, #8]
 8004ca4:	f003 0203 	and.w	r2, r3, #3
 8004ca8:	687b      	ldr	r3, [r7, #4]
 8004caa:	605a      	str	r2, [r3, #4]

  /* Get the HCLK configuration ----------------------------------------------*/
  RCC_ClkInitStruct->AHBCLKDivider = (uint32_t)(RCC->CFGR & RCC_CFGR_HPRE);
 8004cac:	4b0f      	ldr	r3, [pc, #60]	@ (8004cec <HAL_RCC_GetClockConfig+0x5c>)
 8004cae:	689b      	ldr	r3, [r3, #8]
 8004cb0:	f003 02f0 	and.w	r2, r3, #240	@ 0xf0
 8004cb4:	687b      	ldr	r3, [r7, #4]
 8004cb6:	609a      	str	r2, [r3, #8]

  /* Get the APB1 configuration ----------------------------------------------*/
  RCC_ClkInitStruct->APB1CLKDivider = (uint32_t)(RCC->CFGR & RCC_CFGR_PPRE1);
 8004cb8:	4b0c      	ldr	r3, [pc, #48]	@ (8004cec <HAL_RCC_GetClockConfig+0x5c>)
 8004cba:	689b      	ldr	r3, [r3, #8]
 8004cbc:	f403 52e0 	and.w	r2, r3, #7168	@ 0x1c00
 8004cc0:	687b      	ldr	r3, [r7, #4]
 8004cc2:	60da      	str	r2, [r3, #12]

  /* Get the APB2 configuration ----------------------------------------------*/
  RCC_ClkInitStruct->APB2CLKDivider = (uint32_t)((RCC->CFGR & RCC_CFGR_PPRE2) >> 3U);
 8004cc4:	4b09      	ldr	r3, [pc, #36]	@ (8004cec <HAL_RCC_GetClockConfig+0x5c>)
 8004cc6:	689b      	ldr	r3, [r3, #8]
 8004cc8:	08db      	lsrs	r3, r3, #3
 8004cca:	f403 52e0 	and.w	r2, r3, #7168	@ 0x1c00
 8004cce:	687b      	ldr	r3, [r7, #4]
 8004cd0:	611a      	str	r2, [r3, #16]

  /* Get the Flash Wait State (Latency) configuration ------------------------*/
  *pFLatency = (uint32_t)(FLASH->ACR & FLASH_ACR_LATENCY);
 8004cd2:	4b07      	ldr	r3, [pc, #28]	@ (8004cf0 <HAL_RCC_GetClockConfig+0x60>)
 8004cd4:	681b      	ldr	r3, [r3, #0]
 8004cd6:	f003 0207 	and.w	r2, r3, #7
 8004cda:	683b      	ldr	r3, [r7, #0]
 8004cdc:	601a      	str	r2, [r3, #0]
}
 8004cde:	bf00      	nop
 8004ce0:	370c      	adds	r7, #12
 8004ce2:	46bd      	mov	sp, r7
 8004ce4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004ce8:	4770      	bx	lr
 8004cea:	bf00      	nop
 8004cec:	40023800 	.word	0x40023800
 8004cf0:	40023c00 	.word	0x40023c00

08004cf4 <HAL_SPI_Init>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Init(SPI_HandleTypeDef *hspi)
{
 8004cf4:	b580      	push	{r7, lr}
 8004cf6:	b082      	sub	sp, #8
 8004cf8:	af00      	add	r7, sp, #0
 8004cfa:	6078      	str	r0, [r7, #4]
  /* Check the SPI handle allocation */
  if (hspi == NULL)
 8004cfc:	687b      	ldr	r3, [r7, #4]
 8004cfe:	2b00      	cmp	r3, #0
 8004d00:	d101      	bne.n	8004d06 <HAL_SPI_Init+0x12>
  {
    return HAL_ERROR;
 8004d02:	2301      	movs	r3, #1
 8004d04:	e07b      	b.n	8004dfe <HAL_SPI_Init+0x10a>
  assert_param(IS_SPI_DATASIZE(hspi->Init.DataSize));
  assert_param(IS_SPI_NSS(hspi->Init.NSS));
  assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
  assert_param(IS_SPI_FIRST_BIT(hspi->Init.FirstBit));
  assert_param(IS_SPI_TIMODE(hspi->Init.TIMode));
  if (hspi->Init.TIMode == SPI_TIMODE_DISABLE)
 8004d06:	687b      	ldr	r3, [r7, #4]
 8004d08:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004d0a:	2b00      	cmp	r3, #0
 8004d0c:	d108      	bne.n	8004d20 <HAL_SPI_Init+0x2c>
  {
    assert_param(IS_SPI_CPOL(hspi->Init.CLKPolarity));
    assert_param(IS_SPI_CPHA(hspi->Init.CLKPhase));

    if (hspi->Init.Mode == SPI_MODE_MASTER)
 8004d0e:	687b      	ldr	r3, [r7, #4]
 8004d10:	685b      	ldr	r3, [r3, #4]
 8004d12:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 8004d16:	d009      	beq.n	8004d2c <HAL_SPI_Init+0x38>
      assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
    }
    else
    {
      /* Baudrate prescaler not use in Motoraola Slave mode. force to default value */
      hspi->Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 8004d18:	687b      	ldr	r3, [r7, #4]
 8004d1a:	2200      	movs	r2, #0
 8004d1c:	61da      	str	r2, [r3, #28]
 8004d1e:	e005      	b.n	8004d2c <HAL_SPI_Init+0x38>
  else
  {
    assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));

    /* Force polarity and phase to TI protocaol requirements */
    hspi->Init.CLKPolarity = SPI_POLARITY_LOW;
 8004d20:	687b      	ldr	r3, [r7, #4]
 8004d22:	2200      	movs	r2, #0
 8004d24:	611a      	str	r2, [r3, #16]
    hspi->Init.CLKPhase    = SPI_PHASE_1EDGE;
 8004d26:	687b      	ldr	r3, [r7, #4]
 8004d28:	2200      	movs	r2, #0
 8004d2a:	615a      	str	r2, [r3, #20]
  if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
  {
    assert_param(IS_SPI_CRC_POLYNOMIAL(hspi->Init.CRCPolynomial));
  }
#else
  hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8004d2c:	687b      	ldr	r3, [r7, #4]
 8004d2e:	2200      	movs	r2, #0
 8004d30:	629a      	str	r2, [r3, #40]	@ 0x28
#endif /* USE_SPI_CRC */

  if (hspi->State == HAL_SPI_STATE_RESET)
 8004d32:	687b      	ldr	r3, [r7, #4]
 8004d34:	f893 3051 	ldrb.w	r3, [r3, #81]	@ 0x51
 8004d38:	b2db      	uxtb	r3, r3
 8004d3a:	2b00      	cmp	r3, #0
 8004d3c:	d106      	bne.n	8004d4c <HAL_SPI_Init+0x58>
  {
    /* Allocate lock resource and initialize it */
    hspi->Lock = HAL_UNLOCKED;
 8004d3e:	687b      	ldr	r3, [r7, #4]
 8004d40:	2200      	movs	r2, #0
 8004d42:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    hspi->MspInitCallback(hspi);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_SPI_MspInit(hspi);
 8004d46:	6878      	ldr	r0, [r7, #4]
 8004d48:	f7fe f8fa 	bl	8002f40 <HAL_SPI_MspInit>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
  }

  hspi->State = HAL_SPI_STATE_BUSY;
 8004d4c:	687b      	ldr	r3, [r7, #4]
 8004d4e:	2202      	movs	r2, #2
 8004d50:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51

  /* Disable the selected SPI peripheral */
  __HAL_SPI_DISABLE(hspi);
 8004d54:	687b      	ldr	r3, [r7, #4]
 8004d56:	681b      	ldr	r3, [r3, #0]
 8004d58:	681a      	ldr	r2, [r3, #0]
 8004d5a:	687b      	ldr	r3, [r7, #4]
 8004d5c:	681b      	ldr	r3, [r3, #0]
 8004d5e:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 8004d62:	601a      	str	r2, [r3, #0]

  /*----------------------- SPIx CR1 & CR2 Configuration ---------------------*/
  /* Configure : SPI Mode, Communication Mode, Data size, Clock polarity and phase, NSS management,
  Communication speed, First bit and CRC calculation state */
  WRITE_REG(hspi->Instance->CR1, ((hspi->Init.Mode & (SPI_CR1_MSTR | SPI_CR1_SSI)) |
 8004d64:	687b      	ldr	r3, [r7, #4]
 8004d66:	685b      	ldr	r3, [r3, #4]
 8004d68:	f403 7282 	and.w	r2, r3, #260	@ 0x104
 8004d6c:	687b      	ldr	r3, [r7, #4]
 8004d6e:	689b      	ldr	r3, [r3, #8]
 8004d70:	f403 4304 	and.w	r3, r3, #33792	@ 0x8400
 8004d74:	431a      	orrs	r2, r3
 8004d76:	687b      	ldr	r3, [r7, #4]
 8004d78:	68db      	ldr	r3, [r3, #12]
 8004d7a:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8004d7e:	431a      	orrs	r2, r3
 8004d80:	687b      	ldr	r3, [r7, #4]
 8004d82:	691b      	ldr	r3, [r3, #16]
 8004d84:	f003 0302 	and.w	r3, r3, #2
 8004d88:	431a      	orrs	r2, r3
 8004d8a:	687b      	ldr	r3, [r7, #4]
 8004d8c:	695b      	ldr	r3, [r3, #20]
 8004d8e:	f003 0301 	and.w	r3, r3, #1
 8004d92:	431a      	orrs	r2, r3
 8004d94:	687b      	ldr	r3, [r7, #4]
 8004d96:	699b      	ldr	r3, [r3, #24]
 8004d98:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8004d9c:	431a      	orrs	r2, r3
 8004d9e:	687b      	ldr	r3, [r7, #4]
 8004da0:	69db      	ldr	r3, [r3, #28]
 8004da2:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 8004da6:	431a      	orrs	r2, r3
 8004da8:	687b      	ldr	r3, [r7, #4]
 8004daa:	6a1b      	ldr	r3, [r3, #32]
 8004dac:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8004db0:	ea42 0103 	orr.w	r1, r2, r3
 8004db4:	687b      	ldr	r3, [r7, #4]
 8004db6:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8004db8:	f403 5200 	and.w	r2, r3, #8192	@ 0x2000
 8004dbc:	687b      	ldr	r3, [r7, #4]
 8004dbe:	681b      	ldr	r3, [r3, #0]
 8004dc0:	430a      	orrs	r2, r1
 8004dc2:	601a      	str	r2, [r3, #0]
                                  (hspi->Init.BaudRatePrescaler & SPI_CR1_BR_Msk) |
                                  (hspi->Init.FirstBit  & SPI_CR1_LSBFIRST) |
                                  (hspi->Init.CRCCalculation & SPI_CR1_CRCEN)));

  /* Configure : NSS management, TI Mode */
  WRITE_REG(hspi->Instance->CR2, (((hspi->Init.NSS >> 16U) & SPI_CR2_SSOE) | (hspi->Init.TIMode & SPI_CR2_FRF)));
 8004dc4:	687b      	ldr	r3, [r7, #4]
 8004dc6:	699b      	ldr	r3, [r3, #24]
 8004dc8:	0c1b      	lsrs	r3, r3, #16
 8004dca:	f003 0104 	and.w	r1, r3, #4
 8004dce:	687b      	ldr	r3, [r7, #4]
 8004dd0:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004dd2:	f003 0210 	and.w	r2, r3, #16
 8004dd6:	687b      	ldr	r3, [r7, #4]
 8004dd8:	681b      	ldr	r3, [r3, #0]
 8004dda:	430a      	orrs	r2, r1
 8004ddc:	605a      	str	r2, [r3, #4]
  }
#endif /* USE_SPI_CRC */

#if defined(SPI_I2SCFGR_I2SMOD)
  /* Activate the SPI mode (Make sure that I2SMOD bit in I2SCFGR register is reset) */
  CLEAR_BIT(hspi->Instance->I2SCFGR, SPI_I2SCFGR_I2SMOD);
 8004dde:	687b      	ldr	r3, [r7, #4]
 8004de0:	681b      	ldr	r3, [r3, #0]
 8004de2:	69da      	ldr	r2, [r3, #28]
 8004de4:	687b      	ldr	r3, [r7, #4]
 8004de6:	681b      	ldr	r3, [r3, #0]
 8004de8:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 8004dec:	61da      	str	r2, [r3, #28]
#endif /* SPI_I2SCFGR_I2SMOD */

  hspi->ErrorCode = HAL_SPI_ERROR_NONE;
 8004dee:	687b      	ldr	r3, [r7, #4]
 8004df0:	2200      	movs	r2, #0
 8004df2:	655a      	str	r2, [r3, #84]	@ 0x54
  hspi->State     = HAL_SPI_STATE_READY;
 8004df4:	687b      	ldr	r3, [r7, #4]
 8004df6:	2201      	movs	r2, #1
 8004df8:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51

  return HAL_OK;
 8004dfc:	2300      	movs	r3, #0
}
 8004dfe:	4618      	mov	r0, r3
 8004e00:	3708      	adds	r7, #8
 8004e02:	46bd      	mov	sp, r7
 8004e04:	bd80      	pop	{r7, pc}

08004e06 <HAL_SPI_Transmit>:
  * @param  Size amount of data elements (u8 or u16) to be sent
  * @param  Timeout Timeout duration in ms
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Transmit(SPI_HandleTypeDef *hspi, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8004e06:	b580      	push	{r7, lr}
 8004e08:	b088      	sub	sp, #32
 8004e0a:	af00      	add	r7, sp, #0
 8004e0c:	60f8      	str	r0, [r7, #12]
 8004e0e:	60b9      	str	r1, [r7, #8]
 8004e10:	603b      	str	r3, [r7, #0]
 8004e12:	4613      	mov	r3, r2
 8004e14:	80fb      	strh	r3, [r7, #6]

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES_OR_1LINE(hspi->Init.Direction));

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 8004e16:	f7fe fb23 	bl	8003460 <HAL_GetTick>
 8004e1a:	61f8      	str	r0, [r7, #28]
  initial_TxXferCount = Size;
 8004e1c:	88fb      	ldrh	r3, [r7, #6]
 8004e1e:	837b      	strh	r3, [r7, #26]

  if (hspi->State != HAL_SPI_STATE_READY)
 8004e20:	68fb      	ldr	r3, [r7, #12]
 8004e22:	f893 3051 	ldrb.w	r3, [r3, #81]	@ 0x51
 8004e26:	b2db      	uxtb	r3, r3
 8004e28:	2b01      	cmp	r3, #1
 8004e2a:	d001      	beq.n	8004e30 <HAL_SPI_Transmit+0x2a>
  {
    return HAL_BUSY;
 8004e2c:	2302      	movs	r3, #2
 8004e2e:	e12a      	b.n	8005086 <HAL_SPI_Transmit+0x280>
  }

  if ((pData == NULL) || (Size == 0U))
 8004e30:	68bb      	ldr	r3, [r7, #8]
 8004e32:	2b00      	cmp	r3, #0
 8004e34:	d002      	beq.n	8004e3c <HAL_SPI_Transmit+0x36>
 8004e36:	88fb      	ldrh	r3, [r7, #6]
 8004e38:	2b00      	cmp	r3, #0
 8004e3a:	d101      	bne.n	8004e40 <HAL_SPI_Transmit+0x3a>
  {
    return HAL_ERROR;
 8004e3c:	2301      	movs	r3, #1
 8004e3e:	e122      	b.n	8005086 <HAL_SPI_Transmit+0x280>
  }

  /* Process Locked */
  __HAL_LOCK(hspi);
 8004e40:	68fb      	ldr	r3, [r7, #12]
 8004e42:	f893 3050 	ldrb.w	r3, [r3, #80]	@ 0x50
 8004e46:	2b01      	cmp	r3, #1
 8004e48:	d101      	bne.n	8004e4e <HAL_SPI_Transmit+0x48>
 8004e4a:	2302      	movs	r3, #2
 8004e4c:	e11b      	b.n	8005086 <HAL_SPI_Transmit+0x280>
 8004e4e:	68fb      	ldr	r3, [r7, #12]
 8004e50:	2201      	movs	r2, #1
 8004e52:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

  /* Set the transaction information */
  hspi->State       = HAL_SPI_STATE_BUSY_TX;
 8004e56:	68fb      	ldr	r3, [r7, #12]
 8004e58:	2203      	movs	r2, #3
 8004e5a:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 8004e5e:	68fb      	ldr	r3, [r7, #12]
 8004e60:	2200      	movs	r2, #0
 8004e62:	655a      	str	r2, [r3, #84]	@ 0x54
  hspi->pTxBuffPtr  = (const uint8_t *)pData;
 8004e64:	68fb      	ldr	r3, [r7, #12]
 8004e66:	68ba      	ldr	r2, [r7, #8]
 8004e68:	631a      	str	r2, [r3, #48]	@ 0x30
  hspi->TxXferSize  = Size;
 8004e6a:	68fb      	ldr	r3, [r7, #12]
 8004e6c:	88fa      	ldrh	r2, [r7, #6]
 8004e6e:	869a      	strh	r2, [r3, #52]	@ 0x34
  hspi->TxXferCount = Size;
 8004e70:	68fb      	ldr	r3, [r7, #12]
 8004e72:	88fa      	ldrh	r2, [r7, #6]
 8004e74:	86da      	strh	r2, [r3, #54]	@ 0x36

  /*Init field not used in handle to zero */
  hspi->pRxBuffPtr  = (uint8_t *)NULL;
 8004e76:	68fb      	ldr	r3, [r7, #12]
 8004e78:	2200      	movs	r2, #0
 8004e7a:	639a      	str	r2, [r3, #56]	@ 0x38
  hspi->RxXferSize  = 0U;
 8004e7c:	68fb      	ldr	r3, [r7, #12]
 8004e7e:	2200      	movs	r2, #0
 8004e80:	879a      	strh	r2, [r3, #60]	@ 0x3c
  hspi->RxXferCount = 0U;
 8004e82:	68fb      	ldr	r3, [r7, #12]
 8004e84:	2200      	movs	r2, #0
 8004e86:	87da      	strh	r2, [r3, #62]	@ 0x3e
  hspi->TxISR       = NULL;
 8004e88:	68fb      	ldr	r3, [r7, #12]
 8004e8a:	2200      	movs	r2, #0
 8004e8c:	645a      	str	r2, [r3, #68]	@ 0x44
  hspi->RxISR       = NULL;
 8004e8e:	68fb      	ldr	r3, [r7, #12]
 8004e90:	2200      	movs	r2, #0
 8004e92:	641a      	str	r2, [r3, #64]	@ 0x40

  /* Configure communication direction : 1Line */
  if (hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8004e94:	68fb      	ldr	r3, [r7, #12]
 8004e96:	689b      	ldr	r3, [r3, #8]
 8004e98:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8004e9c:	d10f      	bne.n	8004ebe <HAL_SPI_Transmit+0xb8>
  {
    /* Disable SPI Peripheral before set 1Line direction (BIDIOE bit) */
    __HAL_SPI_DISABLE(hspi);
 8004e9e:	68fb      	ldr	r3, [r7, #12]
 8004ea0:	681b      	ldr	r3, [r3, #0]
 8004ea2:	681a      	ldr	r2, [r3, #0]
 8004ea4:	68fb      	ldr	r3, [r7, #12]
 8004ea6:	681b      	ldr	r3, [r3, #0]
 8004ea8:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 8004eac:	601a      	str	r2, [r3, #0]
    SPI_1LINE_TX(hspi);
 8004eae:	68fb      	ldr	r3, [r7, #12]
 8004eb0:	681b      	ldr	r3, [r3, #0]
 8004eb2:	681a      	ldr	r2, [r3, #0]
 8004eb4:	68fb      	ldr	r3, [r7, #12]
 8004eb6:	681b      	ldr	r3, [r3, #0]
 8004eb8:	f442 4280 	orr.w	r2, r2, #16384	@ 0x4000
 8004ebc:	601a      	str	r2, [r3, #0]
    SPI_RESET_CRC(hspi);
  }
#endif /* USE_SPI_CRC */

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 8004ebe:	68fb      	ldr	r3, [r7, #12]
 8004ec0:	681b      	ldr	r3, [r3, #0]
 8004ec2:	681b      	ldr	r3, [r3, #0]
 8004ec4:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8004ec8:	2b40      	cmp	r3, #64	@ 0x40
 8004eca:	d007      	beq.n	8004edc <HAL_SPI_Transmit+0xd6>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 8004ecc:	68fb      	ldr	r3, [r7, #12]
 8004ece:	681b      	ldr	r3, [r3, #0]
 8004ed0:	681a      	ldr	r2, [r3, #0]
 8004ed2:	68fb      	ldr	r3, [r7, #12]
 8004ed4:	681b      	ldr	r3, [r3, #0]
 8004ed6:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 8004eda:	601a      	str	r2, [r3, #0]
  }

  /* Transmit data in 16 Bit mode */
  if (hspi->Init.DataSize == SPI_DATASIZE_16BIT)
 8004edc:	68fb      	ldr	r3, [r7, #12]
 8004ede:	68db      	ldr	r3, [r3, #12]
 8004ee0:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8004ee4:	d152      	bne.n	8004f8c <HAL_SPI_Transmit+0x186>
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 8004ee6:	68fb      	ldr	r3, [r7, #12]
 8004ee8:	685b      	ldr	r3, [r3, #4]
 8004eea:	2b00      	cmp	r3, #0
 8004eec:	d002      	beq.n	8004ef4 <HAL_SPI_Transmit+0xee>
 8004eee:	8b7b      	ldrh	r3, [r7, #26]
 8004ef0:	2b01      	cmp	r3, #1
 8004ef2:	d145      	bne.n	8004f80 <HAL_SPI_Transmit+0x17a>
    {
      hspi->Instance->DR = *((const uint16_t *)hspi->pTxBuffPtr);
 8004ef4:	68fb      	ldr	r3, [r7, #12]
 8004ef6:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8004ef8:	881a      	ldrh	r2, [r3, #0]
 8004efa:	68fb      	ldr	r3, [r7, #12]
 8004efc:	681b      	ldr	r3, [r3, #0]
 8004efe:	60da      	str	r2, [r3, #12]
      hspi->pTxBuffPtr += sizeof(uint16_t);
 8004f00:	68fb      	ldr	r3, [r7, #12]
 8004f02:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8004f04:	1c9a      	adds	r2, r3, #2
 8004f06:	68fb      	ldr	r3, [r7, #12]
 8004f08:	631a      	str	r2, [r3, #48]	@ 0x30
      hspi->TxXferCount--;
 8004f0a:	68fb      	ldr	r3, [r7, #12]
 8004f0c:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 8004f0e:	b29b      	uxth	r3, r3
 8004f10:	3b01      	subs	r3, #1
 8004f12:	b29a      	uxth	r2, r3
 8004f14:	68fb      	ldr	r3, [r7, #12]
 8004f16:	86da      	strh	r2, [r3, #54]	@ 0x36
    }
    /* Transmit data in 16 Bit mode */
    while (hspi->TxXferCount > 0U)
 8004f18:	e032      	b.n	8004f80 <HAL_SPI_Transmit+0x17a>
    {
      /* Wait until TXE flag is set to send data */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE))
 8004f1a:	68fb      	ldr	r3, [r7, #12]
 8004f1c:	681b      	ldr	r3, [r3, #0]
 8004f1e:	689b      	ldr	r3, [r3, #8]
 8004f20:	f003 0302 	and.w	r3, r3, #2
 8004f24:	2b02      	cmp	r3, #2
 8004f26:	d112      	bne.n	8004f4e <HAL_SPI_Transmit+0x148>
      {
        hspi->Instance->DR = *((const uint16_t *)hspi->pTxBuffPtr);
 8004f28:	68fb      	ldr	r3, [r7, #12]
 8004f2a:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8004f2c:	881a      	ldrh	r2, [r3, #0]
 8004f2e:	68fb      	ldr	r3, [r7, #12]
 8004f30:	681b      	ldr	r3, [r3, #0]
 8004f32:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 8004f34:	68fb      	ldr	r3, [r7, #12]
 8004f36:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8004f38:	1c9a      	adds	r2, r3, #2
 8004f3a:	68fb      	ldr	r3, [r7, #12]
 8004f3c:	631a      	str	r2, [r3, #48]	@ 0x30
        hspi->TxXferCount--;
 8004f3e:	68fb      	ldr	r3, [r7, #12]
 8004f40:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 8004f42:	b29b      	uxth	r3, r3
 8004f44:	3b01      	subs	r3, #1
 8004f46:	b29a      	uxth	r2, r3
 8004f48:	68fb      	ldr	r3, [r7, #12]
 8004f4a:	86da      	strh	r2, [r3, #54]	@ 0x36
 8004f4c:	e018      	b.n	8004f80 <HAL_SPI_Transmit+0x17a>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 8004f4e:	f7fe fa87 	bl	8003460 <HAL_GetTick>
 8004f52:	4602      	mov	r2, r0
 8004f54:	69fb      	ldr	r3, [r7, #28]
 8004f56:	1ad3      	subs	r3, r2, r3
 8004f58:	683a      	ldr	r2, [r7, #0]
 8004f5a:	429a      	cmp	r2, r3
 8004f5c:	d803      	bhi.n	8004f66 <HAL_SPI_Transmit+0x160>
 8004f5e:	683b      	ldr	r3, [r7, #0]
 8004f60:	f1b3 3fff 	cmp.w	r3, #4294967295
 8004f64:	d102      	bne.n	8004f6c <HAL_SPI_Transmit+0x166>
 8004f66:	683b      	ldr	r3, [r7, #0]
 8004f68:	2b00      	cmp	r3, #0
 8004f6a:	d109      	bne.n	8004f80 <HAL_SPI_Transmit+0x17a>
        {
          hspi->State = HAL_SPI_STATE_READY;
 8004f6c:	68fb      	ldr	r3, [r7, #12]
 8004f6e:	2201      	movs	r2, #1
 8004f70:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
          __HAL_UNLOCK(hspi);
 8004f74:	68fb      	ldr	r3, [r7, #12]
 8004f76:	2200      	movs	r2, #0
 8004f78:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50
          return HAL_TIMEOUT;
 8004f7c:	2303      	movs	r3, #3
 8004f7e:	e082      	b.n	8005086 <HAL_SPI_Transmit+0x280>
    while (hspi->TxXferCount > 0U)
 8004f80:	68fb      	ldr	r3, [r7, #12]
 8004f82:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 8004f84:	b29b      	uxth	r3, r3
 8004f86:	2b00      	cmp	r3, #0
 8004f88:	d1c7      	bne.n	8004f1a <HAL_SPI_Transmit+0x114>
 8004f8a:	e053      	b.n	8005034 <HAL_SPI_Transmit+0x22e>
    }
  }
  /* Transmit data in 8 Bit mode */
  else
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 8004f8c:	68fb      	ldr	r3, [r7, #12]
 8004f8e:	685b      	ldr	r3, [r3, #4]
 8004f90:	2b00      	cmp	r3, #0
 8004f92:	d002      	beq.n	8004f9a <HAL_SPI_Transmit+0x194>
 8004f94:	8b7b      	ldrh	r3, [r7, #26]
 8004f96:	2b01      	cmp	r3, #1
 8004f98:	d147      	bne.n	800502a <HAL_SPI_Transmit+0x224>
    {
      *((__IO uint8_t *)&hspi->Instance->DR) = *((const uint8_t *)hspi->pTxBuffPtr);
 8004f9a:	68fb      	ldr	r3, [r7, #12]
 8004f9c:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 8004f9e:	68fb      	ldr	r3, [r7, #12]
 8004fa0:	681b      	ldr	r3, [r3, #0]
 8004fa2:	330c      	adds	r3, #12
 8004fa4:	7812      	ldrb	r2, [r2, #0]
 8004fa6:	701a      	strb	r2, [r3, #0]
      hspi->pTxBuffPtr += sizeof(uint8_t);
 8004fa8:	68fb      	ldr	r3, [r7, #12]
 8004faa:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8004fac:	1c5a      	adds	r2, r3, #1
 8004fae:	68fb      	ldr	r3, [r7, #12]
 8004fb0:	631a      	str	r2, [r3, #48]	@ 0x30
      hspi->TxXferCount--;
 8004fb2:	68fb      	ldr	r3, [r7, #12]
 8004fb4:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 8004fb6:	b29b      	uxth	r3, r3
 8004fb8:	3b01      	subs	r3, #1
 8004fba:	b29a      	uxth	r2, r3
 8004fbc:	68fb      	ldr	r3, [r7, #12]
 8004fbe:	86da      	strh	r2, [r3, #54]	@ 0x36
    }
    while (hspi->TxXferCount > 0U)
 8004fc0:	e033      	b.n	800502a <HAL_SPI_Transmit+0x224>
    {
      /* Wait until TXE flag is set to send data */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE))
 8004fc2:	68fb      	ldr	r3, [r7, #12]
 8004fc4:	681b      	ldr	r3, [r3, #0]
 8004fc6:	689b      	ldr	r3, [r3, #8]
 8004fc8:	f003 0302 	and.w	r3, r3, #2
 8004fcc:	2b02      	cmp	r3, #2
 8004fce:	d113      	bne.n	8004ff8 <HAL_SPI_Transmit+0x1f2>
      {
        *((__IO uint8_t *)&hspi->Instance->DR) = *((const uint8_t *)hspi->pTxBuffPtr);
 8004fd0:	68fb      	ldr	r3, [r7, #12]
 8004fd2:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 8004fd4:	68fb      	ldr	r3, [r7, #12]
 8004fd6:	681b      	ldr	r3, [r3, #0]
 8004fd8:	330c      	adds	r3, #12
 8004fda:	7812      	ldrb	r2, [r2, #0]
 8004fdc:	701a      	strb	r2, [r3, #0]
        hspi->pTxBuffPtr += sizeof(uint8_t);
 8004fde:	68fb      	ldr	r3, [r7, #12]
 8004fe0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8004fe2:	1c5a      	adds	r2, r3, #1
 8004fe4:	68fb      	ldr	r3, [r7, #12]
 8004fe6:	631a      	str	r2, [r3, #48]	@ 0x30
        hspi->TxXferCount--;
 8004fe8:	68fb      	ldr	r3, [r7, #12]
 8004fea:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 8004fec:	b29b      	uxth	r3, r3
 8004fee:	3b01      	subs	r3, #1
 8004ff0:	b29a      	uxth	r2, r3
 8004ff2:	68fb      	ldr	r3, [r7, #12]
 8004ff4:	86da      	strh	r2, [r3, #54]	@ 0x36
 8004ff6:	e018      	b.n	800502a <HAL_SPI_Transmit+0x224>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 8004ff8:	f7fe fa32 	bl	8003460 <HAL_GetTick>
 8004ffc:	4602      	mov	r2, r0
 8004ffe:	69fb      	ldr	r3, [r7, #28]
 8005000:	1ad3      	subs	r3, r2, r3
 8005002:	683a      	ldr	r2, [r7, #0]
 8005004:	429a      	cmp	r2, r3
 8005006:	d803      	bhi.n	8005010 <HAL_SPI_Transmit+0x20a>
 8005008:	683b      	ldr	r3, [r7, #0]
 800500a:	f1b3 3fff 	cmp.w	r3, #4294967295
 800500e:	d102      	bne.n	8005016 <HAL_SPI_Transmit+0x210>
 8005010:	683b      	ldr	r3, [r7, #0]
 8005012:	2b00      	cmp	r3, #0
 8005014:	d109      	bne.n	800502a <HAL_SPI_Transmit+0x224>
        {
          hspi->State = HAL_SPI_STATE_READY;
 8005016:	68fb      	ldr	r3, [r7, #12]
 8005018:	2201      	movs	r2, #1
 800501a:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
          __HAL_UNLOCK(hspi);
 800501e:	68fb      	ldr	r3, [r7, #12]
 8005020:	2200      	movs	r2, #0
 8005022:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50
          return HAL_TIMEOUT;
 8005026:	2303      	movs	r3, #3
 8005028:	e02d      	b.n	8005086 <HAL_SPI_Transmit+0x280>
    while (hspi->TxXferCount > 0U)
 800502a:	68fb      	ldr	r3, [r7, #12]
 800502c:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 800502e:	b29b      	uxth	r3, r3
 8005030:	2b00      	cmp	r3, #0
 8005032:	d1c6      	bne.n	8004fc2 <HAL_SPI_Transmit+0x1bc>
    SET_BIT(hspi->Instance->CR1, SPI_CR1_CRCNEXT);
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 8005034:	69fa      	ldr	r2, [r7, #28]
 8005036:	6839      	ldr	r1, [r7, #0]
 8005038:	68f8      	ldr	r0, [r7, #12]
 800503a:	f000 fa59 	bl	80054f0 <SPI_EndRxTxTransaction>
 800503e:	4603      	mov	r3, r0
 8005040:	2b00      	cmp	r3, #0
 8005042:	d002      	beq.n	800504a <HAL_SPI_Transmit+0x244>
  {
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 8005044:	68fb      	ldr	r3, [r7, #12]
 8005046:	2220      	movs	r2, #32
 8005048:	655a      	str	r2, [r3, #84]	@ 0x54
  }

  /* Clear overrun flag in 2 Lines communication mode because received is not read */
  if (hspi->Init.Direction == SPI_DIRECTION_2LINES)
 800504a:	68fb      	ldr	r3, [r7, #12]
 800504c:	689b      	ldr	r3, [r3, #8]
 800504e:	2b00      	cmp	r3, #0
 8005050:	d10a      	bne.n	8005068 <HAL_SPI_Transmit+0x262>
  {
    __HAL_SPI_CLEAR_OVRFLAG(hspi);
 8005052:	2300      	movs	r3, #0
 8005054:	617b      	str	r3, [r7, #20]
 8005056:	68fb      	ldr	r3, [r7, #12]
 8005058:	681b      	ldr	r3, [r3, #0]
 800505a:	68db      	ldr	r3, [r3, #12]
 800505c:	617b      	str	r3, [r7, #20]
 800505e:	68fb      	ldr	r3, [r7, #12]
 8005060:	681b      	ldr	r3, [r3, #0]
 8005062:	689b      	ldr	r3, [r3, #8]
 8005064:	617b      	str	r3, [r7, #20]
 8005066:	697b      	ldr	r3, [r7, #20]
  }

  hspi->State = HAL_SPI_STATE_READY;
 8005068:	68fb      	ldr	r3, [r7, #12]
 800506a:	2201      	movs	r2, #1
 800506c:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
  /* Process Unlocked */
  __HAL_UNLOCK(hspi);
 8005070:	68fb      	ldr	r3, [r7, #12]
 8005072:	2200      	movs	r2, #0
 8005074:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

  if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 8005078:	68fb      	ldr	r3, [r7, #12]
 800507a:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800507c:	2b00      	cmp	r3, #0
 800507e:	d001      	beq.n	8005084 <HAL_SPI_Transmit+0x27e>
  {
    return HAL_ERROR;
 8005080:	2301      	movs	r3, #1
 8005082:	e000      	b.n	8005086 <HAL_SPI_Transmit+0x280>
  }
  else
  {
    return HAL_OK;
 8005084:	2300      	movs	r3, #0
  }
}
 8005086:	4618      	mov	r0, r3
 8005088:	3720      	adds	r7, #32
 800508a:	46bd      	mov	sp, r7
 800508c:	bd80      	pop	{r7, pc}

0800508e <HAL_SPI_TransmitReceive>:
  * @param  Timeout Timeout duration in ms
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_TransmitReceive(SPI_HandleTypeDef *hspi, const uint8_t *pTxData, uint8_t *pRxData,
                                          uint16_t Size, uint32_t Timeout)
{
 800508e:	b580      	push	{r7, lr}
 8005090:	b08a      	sub	sp, #40	@ 0x28
 8005092:	af00      	add	r7, sp, #0
 8005094:	60f8      	str	r0, [r7, #12]
 8005096:	60b9      	str	r1, [r7, #8]
 8005098:	607a      	str	r2, [r7, #4]
 800509a:	807b      	strh	r3, [r7, #2]
#if (USE_SPI_CRC != 0U)
  __IO uint32_t tmpreg = 0U;
#endif /* USE_SPI_CRC */

  /* Variable used to alternate Rx and Tx during transfer */
  uint32_t             txallowed = 1U;
 800509c:	2301      	movs	r3, #1
 800509e:	627b      	str	r3, [r7, #36]	@ 0x24

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES(hspi->Init.Direction));

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 80050a0:	f7fe f9de 	bl	8003460 <HAL_GetTick>
 80050a4:	6238      	str	r0, [r7, #32]

  /* Init temporary variables */
  tmp_state           = hspi->State;
 80050a6:	68fb      	ldr	r3, [r7, #12]
 80050a8:	f893 3051 	ldrb.w	r3, [r3, #81]	@ 0x51
 80050ac:	77fb      	strb	r3, [r7, #31]
  tmp_mode            = hspi->Init.Mode;
 80050ae:	68fb      	ldr	r3, [r7, #12]
 80050b0:	685b      	ldr	r3, [r3, #4]
 80050b2:	61bb      	str	r3, [r7, #24]
  initial_TxXferCount = Size;
 80050b4:	887b      	ldrh	r3, [r7, #2]
 80050b6:	82fb      	strh	r3, [r7, #22]

  if (!((tmp_state == HAL_SPI_STATE_READY) || \
 80050b8:	7ffb      	ldrb	r3, [r7, #31]
 80050ba:	2b01      	cmp	r3, #1
 80050bc:	d00c      	beq.n	80050d8 <HAL_SPI_TransmitReceive+0x4a>
 80050be:	69bb      	ldr	r3, [r7, #24]
 80050c0:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 80050c4:	d106      	bne.n	80050d4 <HAL_SPI_TransmitReceive+0x46>
        ((tmp_mode == SPI_MODE_MASTER) && (hspi->Init.Direction == SPI_DIRECTION_2LINES) &&
 80050c6:	68fb      	ldr	r3, [r7, #12]
 80050c8:	689b      	ldr	r3, [r3, #8]
 80050ca:	2b00      	cmp	r3, #0
 80050cc:	d102      	bne.n	80050d4 <HAL_SPI_TransmitReceive+0x46>
 80050ce:	7ffb      	ldrb	r3, [r7, #31]
 80050d0:	2b04      	cmp	r3, #4
 80050d2:	d001      	beq.n	80050d8 <HAL_SPI_TransmitReceive+0x4a>
         (tmp_state == HAL_SPI_STATE_BUSY_RX))))
  {
    return HAL_BUSY;
 80050d4:	2302      	movs	r3, #2
 80050d6:	e17f      	b.n	80053d8 <HAL_SPI_TransmitReceive+0x34a>
  }

  if ((pTxData == NULL) || (pRxData == NULL) || (Size == 0U))
 80050d8:	68bb      	ldr	r3, [r7, #8]
 80050da:	2b00      	cmp	r3, #0
 80050dc:	d005      	beq.n	80050ea <HAL_SPI_TransmitReceive+0x5c>
 80050de:	687b      	ldr	r3, [r7, #4]
 80050e0:	2b00      	cmp	r3, #0
 80050e2:	d002      	beq.n	80050ea <HAL_SPI_TransmitReceive+0x5c>
 80050e4:	887b      	ldrh	r3, [r7, #2]
 80050e6:	2b00      	cmp	r3, #0
 80050e8:	d101      	bne.n	80050ee <HAL_SPI_TransmitReceive+0x60>
  {
    return HAL_ERROR;
 80050ea:	2301      	movs	r3, #1
 80050ec:	e174      	b.n	80053d8 <HAL_SPI_TransmitReceive+0x34a>
  }

  /* Process Locked */
  __HAL_LOCK(hspi);
 80050ee:	68fb      	ldr	r3, [r7, #12]
 80050f0:	f893 3050 	ldrb.w	r3, [r3, #80]	@ 0x50
 80050f4:	2b01      	cmp	r3, #1
 80050f6:	d101      	bne.n	80050fc <HAL_SPI_TransmitReceive+0x6e>
 80050f8:	2302      	movs	r3, #2
 80050fa:	e16d      	b.n	80053d8 <HAL_SPI_TransmitReceive+0x34a>
 80050fc:	68fb      	ldr	r3, [r7, #12]
 80050fe:	2201      	movs	r2, #1
 8005100:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

  /* Don't overwrite in case of HAL_SPI_STATE_BUSY_RX */
  if (hspi->State != HAL_SPI_STATE_BUSY_RX)
 8005104:	68fb      	ldr	r3, [r7, #12]
 8005106:	f893 3051 	ldrb.w	r3, [r3, #81]	@ 0x51
 800510a:	b2db      	uxtb	r3, r3
 800510c:	2b04      	cmp	r3, #4
 800510e:	d003      	beq.n	8005118 <HAL_SPI_TransmitReceive+0x8a>
  {
    hspi->State = HAL_SPI_STATE_BUSY_TX_RX;
 8005110:	68fb      	ldr	r3, [r7, #12]
 8005112:	2205      	movs	r2, #5
 8005114:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
  }

  /* Set the transaction information */
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 8005118:	68fb      	ldr	r3, [r7, #12]
 800511a:	2200      	movs	r2, #0
 800511c:	655a      	str	r2, [r3, #84]	@ 0x54
  hspi->pRxBuffPtr  = (uint8_t *)pRxData;
 800511e:	68fb      	ldr	r3, [r7, #12]
 8005120:	687a      	ldr	r2, [r7, #4]
 8005122:	639a      	str	r2, [r3, #56]	@ 0x38
  hspi->RxXferCount = Size;
 8005124:	68fb      	ldr	r3, [r7, #12]
 8005126:	887a      	ldrh	r2, [r7, #2]
 8005128:	87da      	strh	r2, [r3, #62]	@ 0x3e
  hspi->RxXferSize  = Size;
 800512a:	68fb      	ldr	r3, [r7, #12]
 800512c:	887a      	ldrh	r2, [r7, #2]
 800512e:	879a      	strh	r2, [r3, #60]	@ 0x3c
  hspi->pTxBuffPtr  = (const uint8_t *)pTxData;
 8005130:	68fb      	ldr	r3, [r7, #12]
 8005132:	68ba      	ldr	r2, [r7, #8]
 8005134:	631a      	str	r2, [r3, #48]	@ 0x30
  hspi->TxXferCount = Size;
 8005136:	68fb      	ldr	r3, [r7, #12]
 8005138:	887a      	ldrh	r2, [r7, #2]
 800513a:	86da      	strh	r2, [r3, #54]	@ 0x36
  hspi->TxXferSize  = Size;
 800513c:	68fb      	ldr	r3, [r7, #12]
 800513e:	887a      	ldrh	r2, [r7, #2]
 8005140:	869a      	strh	r2, [r3, #52]	@ 0x34

  /*Init field not used in handle to zero */
  hspi->RxISR       = NULL;
 8005142:	68fb      	ldr	r3, [r7, #12]
 8005144:	2200      	movs	r2, #0
 8005146:	641a      	str	r2, [r3, #64]	@ 0x40
  hspi->TxISR       = NULL;
 8005148:	68fb      	ldr	r3, [r7, #12]
 800514a:	2200      	movs	r2, #0
 800514c:	645a      	str	r2, [r3, #68]	@ 0x44
    SPI_RESET_CRC(hspi);
  }
#endif /* USE_SPI_CRC */

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 800514e:	68fb      	ldr	r3, [r7, #12]
 8005150:	681b      	ldr	r3, [r3, #0]
 8005152:	681b      	ldr	r3, [r3, #0]
 8005154:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8005158:	2b40      	cmp	r3, #64	@ 0x40
 800515a:	d007      	beq.n	800516c <HAL_SPI_TransmitReceive+0xde>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 800515c:	68fb      	ldr	r3, [r7, #12]
 800515e:	681b      	ldr	r3, [r3, #0]
 8005160:	681a      	ldr	r2, [r3, #0]
 8005162:	68fb      	ldr	r3, [r7, #12]
 8005164:	681b      	ldr	r3, [r3, #0]
 8005166:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 800516a:	601a      	str	r2, [r3, #0]
  }

  /* Transmit and Receive data in 16 Bit mode */
  if (hspi->Init.DataSize == SPI_DATASIZE_16BIT)
 800516c:	68fb      	ldr	r3, [r7, #12]
 800516e:	68db      	ldr	r3, [r3, #12]
 8005170:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8005174:	d17e      	bne.n	8005274 <HAL_SPI_TransmitReceive+0x1e6>
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 8005176:	68fb      	ldr	r3, [r7, #12]
 8005178:	685b      	ldr	r3, [r3, #4]
 800517a:	2b00      	cmp	r3, #0
 800517c:	d002      	beq.n	8005184 <HAL_SPI_TransmitReceive+0xf6>
 800517e:	8afb      	ldrh	r3, [r7, #22]
 8005180:	2b01      	cmp	r3, #1
 8005182:	d16c      	bne.n	800525e <HAL_SPI_TransmitReceive+0x1d0>
    {
      hspi->Instance->DR = *((const uint16_t *)hspi->pTxBuffPtr);
 8005184:	68fb      	ldr	r3, [r7, #12]
 8005186:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8005188:	881a      	ldrh	r2, [r3, #0]
 800518a:	68fb      	ldr	r3, [r7, #12]
 800518c:	681b      	ldr	r3, [r3, #0]
 800518e:	60da      	str	r2, [r3, #12]
      hspi->pTxBuffPtr += sizeof(uint16_t);
 8005190:	68fb      	ldr	r3, [r7, #12]
 8005192:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8005194:	1c9a      	adds	r2, r3, #2
 8005196:	68fb      	ldr	r3, [r7, #12]
 8005198:	631a      	str	r2, [r3, #48]	@ 0x30
      hspi->TxXferCount--;
 800519a:	68fb      	ldr	r3, [r7, #12]
 800519c:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 800519e:	b29b      	uxth	r3, r3
 80051a0:	3b01      	subs	r3, #1
 80051a2:	b29a      	uxth	r2, r3
 80051a4:	68fb      	ldr	r3, [r7, #12]
 80051a6:	86da      	strh	r2, [r3, #54]	@ 0x36
        SET_BIT(hspi->Instance->CR1, SPI_CR1_CRCNEXT);
      }
#endif /* USE_SPI_CRC */

    }
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 80051a8:	e059      	b.n	800525e <HAL_SPI_TransmitReceive+0x1d0>
    {
      /* Check TXE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE)) && (hspi->TxXferCount > 0U) && (txallowed == 1U))
 80051aa:	68fb      	ldr	r3, [r7, #12]
 80051ac:	681b      	ldr	r3, [r3, #0]
 80051ae:	689b      	ldr	r3, [r3, #8]
 80051b0:	f003 0302 	and.w	r3, r3, #2
 80051b4:	2b02      	cmp	r3, #2
 80051b6:	d11b      	bne.n	80051f0 <HAL_SPI_TransmitReceive+0x162>
 80051b8:	68fb      	ldr	r3, [r7, #12]
 80051ba:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 80051bc:	b29b      	uxth	r3, r3
 80051be:	2b00      	cmp	r3, #0
 80051c0:	d016      	beq.n	80051f0 <HAL_SPI_TransmitReceive+0x162>
 80051c2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80051c4:	2b01      	cmp	r3, #1
 80051c6:	d113      	bne.n	80051f0 <HAL_SPI_TransmitReceive+0x162>
      {
        hspi->Instance->DR = *((const uint16_t *)hspi->pTxBuffPtr);
 80051c8:	68fb      	ldr	r3, [r7, #12]
 80051ca:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80051cc:	881a      	ldrh	r2, [r3, #0]
 80051ce:	68fb      	ldr	r3, [r7, #12]
 80051d0:	681b      	ldr	r3, [r3, #0]
 80051d2:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 80051d4:	68fb      	ldr	r3, [r7, #12]
 80051d6:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80051d8:	1c9a      	adds	r2, r3, #2
 80051da:	68fb      	ldr	r3, [r7, #12]
 80051dc:	631a      	str	r2, [r3, #48]	@ 0x30
        hspi->TxXferCount--;
 80051de:	68fb      	ldr	r3, [r7, #12]
 80051e0:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 80051e2:	b29b      	uxth	r3, r3
 80051e4:	3b01      	subs	r3, #1
 80051e6:	b29a      	uxth	r2, r3
 80051e8:	68fb      	ldr	r3, [r7, #12]
 80051ea:	86da      	strh	r2, [r3, #54]	@ 0x36
        /* Next Data is a reception (Rx). Tx not allowed */
        txallowed = 0U;
 80051ec:	2300      	movs	r3, #0
 80051ee:	627b      	str	r3, [r7, #36]	@ 0x24
        }
#endif /* USE_SPI_CRC */
      }

      /* Check RXNE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE)) && (hspi->RxXferCount > 0U))
 80051f0:	68fb      	ldr	r3, [r7, #12]
 80051f2:	681b      	ldr	r3, [r3, #0]
 80051f4:	689b      	ldr	r3, [r3, #8]
 80051f6:	f003 0301 	and.w	r3, r3, #1
 80051fa:	2b01      	cmp	r3, #1
 80051fc:	d119      	bne.n	8005232 <HAL_SPI_TransmitReceive+0x1a4>
 80051fe:	68fb      	ldr	r3, [r7, #12]
 8005200:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8005202:	b29b      	uxth	r3, r3
 8005204:	2b00      	cmp	r3, #0
 8005206:	d014      	beq.n	8005232 <HAL_SPI_TransmitReceive+0x1a4>
      {
        *((uint16_t *)hspi->pRxBuffPtr) = (uint16_t)hspi->Instance->DR;
 8005208:	68fb      	ldr	r3, [r7, #12]
 800520a:	681b      	ldr	r3, [r3, #0]
 800520c:	68da      	ldr	r2, [r3, #12]
 800520e:	68fb      	ldr	r3, [r7, #12]
 8005210:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8005212:	b292      	uxth	r2, r2
 8005214:	801a      	strh	r2, [r3, #0]
        hspi->pRxBuffPtr += sizeof(uint16_t);
 8005216:	68fb      	ldr	r3, [r7, #12]
 8005218:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800521a:	1c9a      	adds	r2, r3, #2
 800521c:	68fb      	ldr	r3, [r7, #12]
 800521e:	639a      	str	r2, [r3, #56]	@ 0x38
        hspi->RxXferCount--;
 8005220:	68fb      	ldr	r3, [r7, #12]
 8005222:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8005224:	b29b      	uxth	r3, r3
 8005226:	3b01      	subs	r3, #1
 8005228:	b29a      	uxth	r2, r3
 800522a:	68fb      	ldr	r3, [r7, #12]
 800522c:	87da      	strh	r2, [r3, #62]	@ 0x3e
        /* Next Data is a Transmission (Tx). Tx is allowed */
        txallowed = 1U;
 800522e:	2301      	movs	r3, #1
 8005230:	627b      	str	r3, [r7, #36]	@ 0x24
      }
      if (((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY))
 8005232:	f7fe f915 	bl	8003460 <HAL_GetTick>
 8005236:	4602      	mov	r2, r0
 8005238:	6a3b      	ldr	r3, [r7, #32]
 800523a:	1ad3      	subs	r3, r2, r3
 800523c:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 800523e:	429a      	cmp	r2, r3
 8005240:	d80d      	bhi.n	800525e <HAL_SPI_TransmitReceive+0x1d0>
 8005242:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005244:	f1b3 3fff 	cmp.w	r3, #4294967295
 8005248:	d009      	beq.n	800525e <HAL_SPI_TransmitReceive+0x1d0>
      {
        hspi->State = HAL_SPI_STATE_READY;
 800524a:	68fb      	ldr	r3, [r7, #12]
 800524c:	2201      	movs	r2, #1
 800524e:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
        __HAL_UNLOCK(hspi);
 8005252:	68fb      	ldr	r3, [r7, #12]
 8005254:	2200      	movs	r2, #0
 8005256:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50
        return HAL_TIMEOUT;
 800525a:	2303      	movs	r3, #3
 800525c:	e0bc      	b.n	80053d8 <HAL_SPI_TransmitReceive+0x34a>
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 800525e:	68fb      	ldr	r3, [r7, #12]
 8005260:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 8005262:	b29b      	uxth	r3, r3
 8005264:	2b00      	cmp	r3, #0
 8005266:	d1a0      	bne.n	80051aa <HAL_SPI_TransmitReceive+0x11c>
 8005268:	68fb      	ldr	r3, [r7, #12]
 800526a:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 800526c:	b29b      	uxth	r3, r3
 800526e:	2b00      	cmp	r3, #0
 8005270:	d19b      	bne.n	80051aa <HAL_SPI_TransmitReceive+0x11c>
 8005272:	e082      	b.n	800537a <HAL_SPI_TransmitReceive+0x2ec>
    }
  }
  /* Transmit and Receive data in 8 Bit mode */
  else
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 8005274:	68fb      	ldr	r3, [r7, #12]
 8005276:	685b      	ldr	r3, [r3, #4]
 8005278:	2b00      	cmp	r3, #0
 800527a:	d002      	beq.n	8005282 <HAL_SPI_TransmitReceive+0x1f4>
 800527c:	8afb      	ldrh	r3, [r7, #22]
 800527e:	2b01      	cmp	r3, #1
 8005280:	d171      	bne.n	8005366 <HAL_SPI_TransmitReceive+0x2d8>
    {
      *((__IO uint8_t *)&hspi->Instance->DR) = *((const uint8_t *)hspi->pTxBuffPtr);
 8005282:	68fb      	ldr	r3, [r7, #12]
 8005284:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 8005286:	68fb      	ldr	r3, [r7, #12]
 8005288:	681b      	ldr	r3, [r3, #0]
 800528a:	330c      	adds	r3, #12
 800528c:	7812      	ldrb	r2, [r2, #0]
 800528e:	701a      	strb	r2, [r3, #0]
      hspi->pTxBuffPtr += sizeof(uint8_t);
 8005290:	68fb      	ldr	r3, [r7, #12]
 8005292:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8005294:	1c5a      	adds	r2, r3, #1
 8005296:	68fb      	ldr	r3, [r7, #12]
 8005298:	631a      	str	r2, [r3, #48]	@ 0x30
      hspi->TxXferCount--;
 800529a:	68fb      	ldr	r3, [r7, #12]
 800529c:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 800529e:	b29b      	uxth	r3, r3
 80052a0:	3b01      	subs	r3, #1
 80052a2:	b29a      	uxth	r2, r3
 80052a4:	68fb      	ldr	r3, [r7, #12]
 80052a6:	86da      	strh	r2, [r3, #54]	@ 0x36
      {
        SET_BIT(hspi->Instance->CR1, SPI_CR1_CRCNEXT);
      }
#endif /* USE_SPI_CRC */
    }
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 80052a8:	e05d      	b.n	8005366 <HAL_SPI_TransmitReceive+0x2d8>
    {
      /* Check TXE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE)) && (hspi->TxXferCount > 0U) && (txallowed == 1U))
 80052aa:	68fb      	ldr	r3, [r7, #12]
 80052ac:	681b      	ldr	r3, [r3, #0]
 80052ae:	689b      	ldr	r3, [r3, #8]
 80052b0:	f003 0302 	and.w	r3, r3, #2
 80052b4:	2b02      	cmp	r3, #2
 80052b6:	d11c      	bne.n	80052f2 <HAL_SPI_TransmitReceive+0x264>
 80052b8:	68fb      	ldr	r3, [r7, #12]
 80052ba:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 80052bc:	b29b      	uxth	r3, r3
 80052be:	2b00      	cmp	r3, #0
 80052c0:	d017      	beq.n	80052f2 <HAL_SPI_TransmitReceive+0x264>
 80052c2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80052c4:	2b01      	cmp	r3, #1
 80052c6:	d114      	bne.n	80052f2 <HAL_SPI_TransmitReceive+0x264>
      {
        *(__IO uint8_t *)&hspi->Instance->DR = *((const uint8_t *)hspi->pTxBuffPtr);
 80052c8:	68fb      	ldr	r3, [r7, #12]
 80052ca:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 80052cc:	68fb      	ldr	r3, [r7, #12]
 80052ce:	681b      	ldr	r3, [r3, #0]
 80052d0:	330c      	adds	r3, #12
 80052d2:	7812      	ldrb	r2, [r2, #0]
 80052d4:	701a      	strb	r2, [r3, #0]
        hspi->pTxBuffPtr++;
 80052d6:	68fb      	ldr	r3, [r7, #12]
 80052d8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80052da:	1c5a      	adds	r2, r3, #1
 80052dc:	68fb      	ldr	r3, [r7, #12]
 80052de:	631a      	str	r2, [r3, #48]	@ 0x30
        hspi->TxXferCount--;
 80052e0:	68fb      	ldr	r3, [r7, #12]
 80052e2:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 80052e4:	b29b      	uxth	r3, r3
 80052e6:	3b01      	subs	r3, #1
 80052e8:	b29a      	uxth	r2, r3
 80052ea:	68fb      	ldr	r3, [r7, #12]
 80052ec:	86da      	strh	r2, [r3, #54]	@ 0x36
        /* Next Data is a reception (Rx). Tx not allowed */
        txallowed = 0U;
 80052ee:	2300      	movs	r3, #0
 80052f0:	627b      	str	r3, [r7, #36]	@ 0x24
        }
#endif /* USE_SPI_CRC */
      }

      /* Wait until RXNE flag is reset */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE)) && (hspi->RxXferCount > 0U))
 80052f2:	68fb      	ldr	r3, [r7, #12]
 80052f4:	681b      	ldr	r3, [r3, #0]
 80052f6:	689b      	ldr	r3, [r3, #8]
 80052f8:	f003 0301 	and.w	r3, r3, #1
 80052fc:	2b01      	cmp	r3, #1
 80052fe:	d119      	bne.n	8005334 <HAL_SPI_TransmitReceive+0x2a6>
 8005300:	68fb      	ldr	r3, [r7, #12]
 8005302:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8005304:	b29b      	uxth	r3, r3
 8005306:	2b00      	cmp	r3, #0
 8005308:	d014      	beq.n	8005334 <HAL_SPI_TransmitReceive+0x2a6>
      {
        (*(uint8_t *)hspi->pRxBuffPtr) = hspi->Instance->DR;
 800530a:	68fb      	ldr	r3, [r7, #12]
 800530c:	681b      	ldr	r3, [r3, #0]
 800530e:	68da      	ldr	r2, [r3, #12]
 8005310:	68fb      	ldr	r3, [r7, #12]
 8005312:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8005314:	b2d2      	uxtb	r2, r2
 8005316:	701a      	strb	r2, [r3, #0]
        hspi->pRxBuffPtr++;
 8005318:	68fb      	ldr	r3, [r7, #12]
 800531a:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800531c:	1c5a      	adds	r2, r3, #1
 800531e:	68fb      	ldr	r3, [r7, #12]
 8005320:	639a      	str	r2, [r3, #56]	@ 0x38
        hspi->RxXferCount--;
 8005322:	68fb      	ldr	r3, [r7, #12]
 8005324:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8005326:	b29b      	uxth	r3, r3
 8005328:	3b01      	subs	r3, #1
 800532a:	b29a      	uxth	r2, r3
 800532c:	68fb      	ldr	r3, [r7, #12]
 800532e:	87da      	strh	r2, [r3, #62]	@ 0x3e
        /* Next Data is a Transmission (Tx). Tx is allowed */
        txallowed = 1U;
 8005330:	2301      	movs	r3, #1
 8005332:	627b      	str	r3, [r7, #36]	@ 0x24
      }
      if ((((HAL_GetTick() - tickstart) >=  Timeout) && ((Timeout != HAL_MAX_DELAY))) || (Timeout == 0U))
 8005334:	f7fe f894 	bl	8003460 <HAL_GetTick>
 8005338:	4602      	mov	r2, r0
 800533a:	6a3b      	ldr	r3, [r7, #32]
 800533c:	1ad3      	subs	r3, r2, r3
 800533e:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8005340:	429a      	cmp	r2, r3
 8005342:	d803      	bhi.n	800534c <HAL_SPI_TransmitReceive+0x2be>
 8005344:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005346:	f1b3 3fff 	cmp.w	r3, #4294967295
 800534a:	d102      	bne.n	8005352 <HAL_SPI_TransmitReceive+0x2c4>
 800534c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800534e:	2b00      	cmp	r3, #0
 8005350:	d109      	bne.n	8005366 <HAL_SPI_TransmitReceive+0x2d8>
      {
        hspi->State = HAL_SPI_STATE_READY;
 8005352:	68fb      	ldr	r3, [r7, #12]
 8005354:	2201      	movs	r2, #1
 8005356:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
        __HAL_UNLOCK(hspi);
 800535a:	68fb      	ldr	r3, [r7, #12]
 800535c:	2200      	movs	r2, #0
 800535e:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50
        return HAL_TIMEOUT;
 8005362:	2303      	movs	r3, #3
 8005364:	e038      	b.n	80053d8 <HAL_SPI_TransmitReceive+0x34a>
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 8005366:	68fb      	ldr	r3, [r7, #12]
 8005368:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 800536a:	b29b      	uxth	r3, r3
 800536c:	2b00      	cmp	r3, #0
 800536e:	d19c      	bne.n	80052aa <HAL_SPI_TransmitReceive+0x21c>
 8005370:	68fb      	ldr	r3, [r7, #12]
 8005372:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8005374:	b29b      	uxth	r3, r3
 8005376:	2b00      	cmp	r3, #0
 8005378:	d197      	bne.n	80052aa <HAL_SPI_TransmitReceive+0x21c>
    return HAL_ERROR;
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 800537a:	6a3a      	ldr	r2, [r7, #32]
 800537c:	6b39      	ldr	r1, [r7, #48]	@ 0x30
 800537e:	68f8      	ldr	r0, [r7, #12]
 8005380:	f000 f8b6 	bl	80054f0 <SPI_EndRxTxTransaction>
 8005384:	4603      	mov	r3, r0
 8005386:	2b00      	cmp	r3, #0
 8005388:	d008      	beq.n	800539c <HAL_SPI_TransmitReceive+0x30e>
  {
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 800538a:	68fb      	ldr	r3, [r7, #12]
 800538c:	2220      	movs	r2, #32
 800538e:	655a      	str	r2, [r3, #84]	@ 0x54
    __HAL_UNLOCK(hspi);
 8005390:	68fb      	ldr	r3, [r7, #12]
 8005392:	2200      	movs	r2, #0
 8005394:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50
    return HAL_ERROR;
 8005398:	2301      	movs	r3, #1
 800539a:	e01d      	b.n	80053d8 <HAL_SPI_TransmitReceive+0x34a>
  }

  /* Clear overrun flag in 2 Lines communication mode because received is not read */
  if (hspi->Init.Direction == SPI_DIRECTION_2LINES)
 800539c:	68fb      	ldr	r3, [r7, #12]
 800539e:	689b      	ldr	r3, [r3, #8]
 80053a0:	2b00      	cmp	r3, #0
 80053a2:	d10a      	bne.n	80053ba <HAL_SPI_TransmitReceive+0x32c>
  {
    __HAL_SPI_CLEAR_OVRFLAG(hspi);
 80053a4:	2300      	movs	r3, #0
 80053a6:	613b      	str	r3, [r7, #16]
 80053a8:	68fb      	ldr	r3, [r7, #12]
 80053aa:	681b      	ldr	r3, [r3, #0]
 80053ac:	68db      	ldr	r3, [r3, #12]
 80053ae:	613b      	str	r3, [r7, #16]
 80053b0:	68fb      	ldr	r3, [r7, #12]
 80053b2:	681b      	ldr	r3, [r3, #0]
 80053b4:	689b      	ldr	r3, [r3, #8]
 80053b6:	613b      	str	r3, [r7, #16]
 80053b8:	693b      	ldr	r3, [r7, #16]
  }


  hspi->State = HAL_SPI_STATE_READY;
 80053ba:	68fb      	ldr	r3, [r7, #12]
 80053bc:	2201      	movs	r2, #1
 80053be:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
  /* Unlock the process */
  __HAL_UNLOCK(hspi);
 80053c2:	68fb      	ldr	r3, [r7, #12]
 80053c4:	2200      	movs	r2, #0
 80053c6:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

  if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 80053ca:	68fb      	ldr	r3, [r7, #12]
 80053cc:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80053ce:	2b00      	cmp	r3, #0
 80053d0:	d001      	beq.n	80053d6 <HAL_SPI_TransmitReceive+0x348>
  {
    return HAL_ERROR;
 80053d2:	2301      	movs	r3, #1
 80053d4:	e000      	b.n	80053d8 <HAL_SPI_TransmitReceive+0x34a>
  }
  else
  {
    return HAL_OK;
 80053d6:	2300      	movs	r3, #0
  }
}
 80053d8:	4618      	mov	r0, r3
 80053da:	3728      	adds	r7, #40	@ 0x28
 80053dc:	46bd      	mov	sp, r7
 80053de:	bd80      	pop	{r7, pc}

080053e0 <SPI_WaitFlagStateUntilTimeout>:
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_WaitFlagStateUntilTimeout(SPI_HandleTypeDef *hspi, uint32_t Flag, FlagStatus State,
                                                       uint32_t Timeout, uint32_t Tickstart)
{
 80053e0:	b580      	push	{r7, lr}
 80053e2:	b088      	sub	sp, #32
 80053e4:	af00      	add	r7, sp, #0
 80053e6:	60f8      	str	r0, [r7, #12]
 80053e8:	60b9      	str	r1, [r7, #8]
 80053ea:	603b      	str	r3, [r7, #0]
 80053ec:	4613      	mov	r3, r2
 80053ee:	71fb      	strb	r3, [r7, #7]
  __IO uint32_t count;
  uint32_t tmp_timeout;
  uint32_t tmp_tickstart;

  /* Adjust Timeout value  in case of end of transfer */
  tmp_timeout   = Timeout - (HAL_GetTick() - Tickstart);
 80053f0:	f7fe f836 	bl	8003460 <HAL_GetTick>
 80053f4:	4602      	mov	r2, r0
 80053f6:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80053f8:	1a9b      	subs	r3, r3, r2
 80053fa:	683a      	ldr	r2, [r7, #0]
 80053fc:	4413      	add	r3, r2
 80053fe:	61fb      	str	r3, [r7, #28]
  tmp_tickstart = HAL_GetTick();
 8005400:	f7fe f82e 	bl	8003460 <HAL_GetTick>
 8005404:	61b8      	str	r0, [r7, #24]

  /* Calculate Timeout based on a software loop to avoid blocking issue if Systick is disabled */
  count = tmp_timeout * ((SystemCoreClock * 32U) >> 20U);
 8005406:	4b39      	ldr	r3, [pc, #228]	@ (80054ec <SPI_WaitFlagStateUntilTimeout+0x10c>)
 8005408:	681b      	ldr	r3, [r3, #0]
 800540a:	015b      	lsls	r3, r3, #5
 800540c:	0d1b      	lsrs	r3, r3, #20
 800540e:	69fa      	ldr	r2, [r7, #28]
 8005410:	fb02 f303 	mul.w	r3, r2, r3
 8005414:	617b      	str	r3, [r7, #20]

  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 8005416:	e055      	b.n	80054c4 <SPI_WaitFlagStateUntilTimeout+0xe4>
  {
    if (Timeout != HAL_MAX_DELAY)
 8005418:	683b      	ldr	r3, [r7, #0]
 800541a:	f1b3 3fff 	cmp.w	r3, #4294967295
 800541e:	d051      	beq.n	80054c4 <SPI_WaitFlagStateUntilTimeout+0xe4>
    {
      if (((HAL_GetTick() - tmp_tickstart) >= tmp_timeout) || (tmp_timeout == 0U))
 8005420:	f7fe f81e 	bl	8003460 <HAL_GetTick>
 8005424:	4602      	mov	r2, r0
 8005426:	69bb      	ldr	r3, [r7, #24]
 8005428:	1ad3      	subs	r3, r2, r3
 800542a:	69fa      	ldr	r2, [r7, #28]
 800542c:	429a      	cmp	r2, r3
 800542e:	d902      	bls.n	8005436 <SPI_WaitFlagStateUntilTimeout+0x56>
 8005430:	69fb      	ldr	r3, [r7, #28]
 8005432:	2b00      	cmp	r3, #0
 8005434:	d13d      	bne.n	80054b2 <SPI_WaitFlagStateUntilTimeout+0xd2>
        /* Disable the SPI and reset the CRC: the CRC value should be cleared
           on both master and slave sides in order to resynchronize the master
           and slave for their respective CRC calculation */

        /* Disable TXE, RXNE and ERR interrupts for the interrupt process */
        __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_TXE | SPI_IT_RXNE | SPI_IT_ERR));
 8005436:	68fb      	ldr	r3, [r7, #12]
 8005438:	681b      	ldr	r3, [r3, #0]
 800543a:	685a      	ldr	r2, [r3, #4]
 800543c:	68fb      	ldr	r3, [r7, #12]
 800543e:	681b      	ldr	r3, [r3, #0]
 8005440:	f022 02e0 	bic.w	r2, r2, #224	@ 0xe0
 8005444:	605a      	str	r2, [r3, #4]

        if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8005446:	68fb      	ldr	r3, [r7, #12]
 8005448:	685b      	ldr	r3, [r3, #4]
 800544a:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 800544e:	d111      	bne.n	8005474 <SPI_WaitFlagStateUntilTimeout+0x94>
 8005450:	68fb      	ldr	r3, [r7, #12]
 8005452:	689b      	ldr	r3, [r3, #8]
 8005454:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8005458:	d004      	beq.n	8005464 <SPI_WaitFlagStateUntilTimeout+0x84>
                                                     || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 800545a:	68fb      	ldr	r3, [r7, #12]
 800545c:	689b      	ldr	r3, [r3, #8]
 800545e:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8005462:	d107      	bne.n	8005474 <SPI_WaitFlagStateUntilTimeout+0x94>
        {
          /* Disable SPI peripheral */
          __HAL_SPI_DISABLE(hspi);
 8005464:	68fb      	ldr	r3, [r7, #12]
 8005466:	681b      	ldr	r3, [r3, #0]
 8005468:	681a      	ldr	r2, [r3, #0]
 800546a:	68fb      	ldr	r3, [r7, #12]
 800546c:	681b      	ldr	r3, [r3, #0]
 800546e:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 8005472:	601a      	str	r2, [r3, #0]
        }

        /* Reset CRC Calculation */
        if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
 8005474:	68fb      	ldr	r3, [r7, #12]
 8005476:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8005478:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 800547c:	d10f      	bne.n	800549e <SPI_WaitFlagStateUntilTimeout+0xbe>
        {
          SPI_RESET_CRC(hspi);
 800547e:	68fb      	ldr	r3, [r7, #12]
 8005480:	681b      	ldr	r3, [r3, #0]
 8005482:	681a      	ldr	r2, [r3, #0]
 8005484:	68fb      	ldr	r3, [r7, #12]
 8005486:	681b      	ldr	r3, [r3, #0]
 8005488:	f422 5200 	bic.w	r2, r2, #8192	@ 0x2000
 800548c:	601a      	str	r2, [r3, #0]
 800548e:	68fb      	ldr	r3, [r7, #12]
 8005490:	681b      	ldr	r3, [r3, #0]
 8005492:	681a      	ldr	r2, [r3, #0]
 8005494:	68fb      	ldr	r3, [r7, #12]
 8005496:	681b      	ldr	r3, [r3, #0]
 8005498:	f442 5200 	orr.w	r2, r2, #8192	@ 0x2000
 800549c:	601a      	str	r2, [r3, #0]
        }

        hspi->State = HAL_SPI_STATE_READY;
 800549e:	68fb      	ldr	r3, [r7, #12]
 80054a0:	2201      	movs	r2, #1
 80054a2:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51

        /* Process Unlocked */
        __HAL_UNLOCK(hspi);
 80054a6:	68fb      	ldr	r3, [r7, #12]
 80054a8:	2200      	movs	r2, #0
 80054aa:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

        return HAL_TIMEOUT;
 80054ae:	2303      	movs	r3, #3
 80054b0:	e018      	b.n	80054e4 <SPI_WaitFlagStateUntilTimeout+0x104>
      }
      /* If Systick is disabled or not incremented, deactivate timeout to go in disable loop procedure */
      if (count == 0U)
 80054b2:	697b      	ldr	r3, [r7, #20]
 80054b4:	2b00      	cmp	r3, #0
 80054b6:	d102      	bne.n	80054be <SPI_WaitFlagStateUntilTimeout+0xde>
      {
        tmp_timeout = 0U;
 80054b8:	2300      	movs	r3, #0
 80054ba:	61fb      	str	r3, [r7, #28]
 80054bc:	e002      	b.n	80054c4 <SPI_WaitFlagStateUntilTimeout+0xe4>
      }
      else
      {
        count--;
 80054be:	697b      	ldr	r3, [r7, #20]
 80054c0:	3b01      	subs	r3, #1
 80054c2:	617b      	str	r3, [r7, #20]
  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 80054c4:	68fb      	ldr	r3, [r7, #12]
 80054c6:	681b      	ldr	r3, [r3, #0]
 80054c8:	689a      	ldr	r2, [r3, #8]
 80054ca:	68bb      	ldr	r3, [r7, #8]
 80054cc:	4013      	ands	r3, r2
 80054ce:	68ba      	ldr	r2, [r7, #8]
 80054d0:	429a      	cmp	r2, r3
 80054d2:	bf0c      	ite	eq
 80054d4:	2301      	moveq	r3, #1
 80054d6:	2300      	movne	r3, #0
 80054d8:	b2db      	uxtb	r3, r3
 80054da:	461a      	mov	r2, r3
 80054dc:	79fb      	ldrb	r3, [r7, #7]
 80054de:	429a      	cmp	r2, r3
 80054e0:	d19a      	bne.n	8005418 <SPI_WaitFlagStateUntilTimeout+0x38>
      }
    }
  }

  return HAL_OK;
 80054e2:	2300      	movs	r3, #0
}
 80054e4:	4618      	mov	r0, r3
 80054e6:	3720      	adds	r7, #32
 80054e8:	46bd      	mov	sp, r7
 80054ea:	bd80      	pop	{r7, pc}
 80054ec:	2000000c 	.word	0x2000000c

080054f0 <SPI_EndRxTxTransaction>:
  * @param  Timeout Timeout duration
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_EndRxTxTransaction(SPI_HandleTypeDef *hspi, uint32_t Timeout, uint32_t Tickstart)
{
 80054f0:	b580      	push	{r7, lr}
 80054f2:	b088      	sub	sp, #32
 80054f4:	af02      	add	r7, sp, #8
 80054f6:	60f8      	str	r0, [r7, #12]
 80054f8:	60b9      	str	r1, [r7, #8]
 80054fa:	607a      	str	r2, [r7, #4]
  __IO uint32_t count;

  /* Wait until TXE flag */
  if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_TXE, SET, Timeout, Tickstart) != HAL_OK)
 80054fc:	687b      	ldr	r3, [r7, #4]
 80054fe:	9300      	str	r3, [sp, #0]
 8005500:	68bb      	ldr	r3, [r7, #8]
 8005502:	2201      	movs	r2, #1
 8005504:	2102      	movs	r1, #2
 8005506:	68f8      	ldr	r0, [r7, #12]
 8005508:	f7ff ff6a 	bl	80053e0 <SPI_WaitFlagStateUntilTimeout>
 800550c:	4603      	mov	r3, r0
 800550e:	2b00      	cmp	r3, #0
 8005510:	d007      	beq.n	8005522 <SPI_EndRxTxTransaction+0x32>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8005512:	68fb      	ldr	r3, [r7, #12]
 8005514:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8005516:	f043 0220 	orr.w	r2, r3, #32
 800551a:	68fb      	ldr	r3, [r7, #12]
 800551c:	655a      	str	r2, [r3, #84]	@ 0x54
    return HAL_TIMEOUT;
 800551e:	2303      	movs	r3, #3
 8005520:	e032      	b.n	8005588 <SPI_EndRxTxTransaction+0x98>
  }

  /* Timeout in us */
  count = SPI_BSY_FLAG_WORKAROUND_TIMEOUT * (SystemCoreClock / 24U / 1000000U);
 8005522:	4b1b      	ldr	r3, [pc, #108]	@ (8005590 <SPI_EndRxTxTransaction+0xa0>)
 8005524:	681b      	ldr	r3, [r3, #0]
 8005526:	4a1b      	ldr	r2, [pc, #108]	@ (8005594 <SPI_EndRxTxTransaction+0xa4>)
 8005528:	fba2 2303 	umull	r2, r3, r2, r3
 800552c:	0d5b      	lsrs	r3, r3, #21
 800552e:	f44f 727a 	mov.w	r2, #1000	@ 0x3e8
 8005532:	fb02 f303 	mul.w	r3, r2, r3
 8005536:	617b      	str	r3, [r7, #20]
  /* Erratasheet: BSY bit may stay high at the end of a data transfer in Slave mode */
  if (hspi->Init.Mode == SPI_MODE_MASTER)
 8005538:	68fb      	ldr	r3, [r7, #12]
 800553a:	685b      	ldr	r3, [r3, #4]
 800553c:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 8005540:	d112      	bne.n	8005568 <SPI_EndRxTxTransaction+0x78>
  {
    /* Control the BSY flag */
    if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_BSY, RESET, Timeout, Tickstart) != HAL_OK)
 8005542:	687b      	ldr	r3, [r7, #4]
 8005544:	9300      	str	r3, [sp, #0]
 8005546:	68bb      	ldr	r3, [r7, #8]
 8005548:	2200      	movs	r2, #0
 800554a:	2180      	movs	r1, #128	@ 0x80
 800554c:	68f8      	ldr	r0, [r7, #12]
 800554e:	f7ff ff47 	bl	80053e0 <SPI_WaitFlagStateUntilTimeout>
 8005552:	4603      	mov	r3, r0
 8005554:	2b00      	cmp	r3, #0
 8005556:	d016      	beq.n	8005586 <SPI_EndRxTxTransaction+0x96>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8005558:	68fb      	ldr	r3, [r7, #12]
 800555a:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800555c:	f043 0220 	orr.w	r2, r3, #32
 8005560:	68fb      	ldr	r3, [r7, #12]
 8005562:	655a      	str	r2, [r3, #84]	@ 0x54
      return HAL_TIMEOUT;
 8005564:	2303      	movs	r3, #3
 8005566:	e00f      	b.n	8005588 <SPI_EndRxTxTransaction+0x98>
    * User have to calculate the timeout value to fit with the time of 1 byte transfer.
    * This time is directly link with the SPI clock from Master device.
    */
    do
    {
      if (count == 0U)
 8005568:	697b      	ldr	r3, [r7, #20]
 800556a:	2b00      	cmp	r3, #0
 800556c:	d00a      	beq.n	8005584 <SPI_EndRxTxTransaction+0x94>
      {
        break;
      }
      count--;
 800556e:	697b      	ldr	r3, [r7, #20]
 8005570:	3b01      	subs	r3, #1
 8005572:	617b      	str	r3, [r7, #20]
    } while (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_BSY) != RESET);
 8005574:	68fb      	ldr	r3, [r7, #12]
 8005576:	681b      	ldr	r3, [r3, #0]
 8005578:	689b      	ldr	r3, [r3, #8]
 800557a:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800557e:	2b80      	cmp	r3, #128	@ 0x80
 8005580:	d0f2      	beq.n	8005568 <SPI_EndRxTxTransaction+0x78>
 8005582:	e000      	b.n	8005586 <SPI_EndRxTxTransaction+0x96>
        break;
 8005584:	bf00      	nop
  }

  return HAL_OK;
 8005586:	2300      	movs	r3, #0
}
 8005588:	4618      	mov	r0, r3
 800558a:	3718      	adds	r7, #24
 800558c:	46bd      	mov	sp, r7
 800558e:	bd80      	pop	{r7, pc}
 8005590:	2000000c 	.word	0x2000000c
 8005594:	165e9f81 	.word	0x165e9f81

08005598 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 8005598:	b580      	push	{r7, lr}
 800559a:	b082      	sub	sp, #8
 800559c:	af00      	add	r7, sp, #0
 800559e:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 80055a0:	687b      	ldr	r3, [r7, #4]
 80055a2:	2b00      	cmp	r3, #0
 80055a4:	d101      	bne.n	80055aa <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 80055a6:	2301      	movs	r3, #1
 80055a8:	e041      	b.n	800562e <HAL_TIM_Base_Init+0x96>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 80055aa:	687b      	ldr	r3, [r7, #4]
 80055ac:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 80055b0:	b2db      	uxtb	r3, r3
 80055b2:	2b00      	cmp	r3, #0
 80055b4:	d106      	bne.n	80055c4 <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 80055b6:	687b      	ldr	r3, [r7, #4]
 80055b8:	2200      	movs	r2, #0
 80055ba:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 80055be:	6878      	ldr	r0, [r7, #4]
 80055c0:	f000 f839 	bl	8005636 <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 80055c4:	687b      	ldr	r3, [r7, #4]
 80055c6:	2202      	movs	r2, #2
 80055c8:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 80055cc:	687b      	ldr	r3, [r7, #4]
 80055ce:	681a      	ldr	r2, [r3, #0]
 80055d0:	687b      	ldr	r3, [r7, #4]
 80055d2:	3304      	adds	r3, #4
 80055d4:	4619      	mov	r1, r3
 80055d6:	4610      	mov	r0, r2
 80055d8:	f000 f9b2 	bl	8005940 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 80055dc:	687b      	ldr	r3, [r7, #4]
 80055de:	2201      	movs	r2, #1
 80055e0:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 80055e4:	687b      	ldr	r3, [r7, #4]
 80055e6:	2201      	movs	r2, #1
 80055e8:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 80055ec:	687b      	ldr	r3, [r7, #4]
 80055ee:	2201      	movs	r2, #1
 80055f0:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 80055f4:	687b      	ldr	r3, [r7, #4]
 80055f6:	2201      	movs	r2, #1
 80055f8:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 80055fc:	687b      	ldr	r3, [r7, #4]
 80055fe:	2201      	movs	r2, #1
 8005600:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8005604:	687b      	ldr	r3, [r7, #4]
 8005606:	2201      	movs	r2, #1
 8005608:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 800560c:	687b      	ldr	r3, [r7, #4]
 800560e:	2201      	movs	r2, #1
 8005610:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
 8005614:	687b      	ldr	r3, [r7, #4]
 8005616:	2201      	movs	r2, #1
 8005618:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 800561c:	687b      	ldr	r3, [r7, #4]
 800561e:	2201      	movs	r2, #1
 8005620:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8005624:	687b      	ldr	r3, [r7, #4]
 8005626:	2201      	movs	r2, #1
 8005628:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 800562c:	2300      	movs	r3, #0
}
 800562e:	4618      	mov	r0, r3
 8005630:	3708      	adds	r7, #8
 8005632:	46bd      	mov	sp, r7
 8005634:	bd80      	pop	{r7, pc}

08005636 <HAL_TIM_Base_MspInit>:
  * @brief  Initializes the TIM Base MSP.
  * @param  htim TIM Base handle
  * @retval None
  */
__weak void HAL_TIM_Base_MspInit(TIM_HandleTypeDef *htim)
{
 8005636:	b480      	push	{r7}
 8005638:	b083      	sub	sp, #12
 800563a:	af00      	add	r7, sp, #0
 800563c:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_Base_MspInit could be implemented in the user file
   */
}
 800563e:	bf00      	nop
 8005640:	370c      	adds	r7, #12
 8005642:	46bd      	mov	sp, r7
 8005644:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005648:	4770      	bx	lr
	...

0800564c <HAL_TIM_Base_Start_IT>:
  * @brief  Starts the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
 800564c:	b480      	push	{r7}
 800564e:	b085      	sub	sp, #20
 8005650:	af00      	add	r7, sp, #0
 8005652:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 8005654:	687b      	ldr	r3, [r7, #4]
 8005656:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 800565a:	b2db      	uxtb	r3, r3
 800565c:	2b01      	cmp	r3, #1
 800565e:	d001      	beq.n	8005664 <HAL_TIM_Base_Start_IT+0x18>
  {
    return HAL_ERROR;
 8005660:	2301      	movs	r3, #1
 8005662:	e044      	b.n	80056ee <HAL_TIM_Base_Start_IT+0xa2>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8005664:	687b      	ldr	r3, [r7, #4]
 8005666:	2202      	movs	r2, #2
 8005668:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 800566c:	687b      	ldr	r3, [r7, #4]
 800566e:	681b      	ldr	r3, [r3, #0]
 8005670:	68da      	ldr	r2, [r3, #12]
 8005672:	687b      	ldr	r3, [r7, #4]
 8005674:	681b      	ldr	r3, [r3, #0]
 8005676:	f042 0201 	orr.w	r2, r2, #1
 800567a:	60da      	str	r2, [r3, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 800567c:	687b      	ldr	r3, [r7, #4]
 800567e:	681b      	ldr	r3, [r3, #0]
 8005680:	4a1e      	ldr	r2, [pc, #120]	@ (80056fc <HAL_TIM_Base_Start_IT+0xb0>)
 8005682:	4293      	cmp	r3, r2
 8005684:	d018      	beq.n	80056b8 <HAL_TIM_Base_Start_IT+0x6c>
 8005686:	687b      	ldr	r3, [r7, #4]
 8005688:	681b      	ldr	r3, [r3, #0]
 800568a:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800568e:	d013      	beq.n	80056b8 <HAL_TIM_Base_Start_IT+0x6c>
 8005690:	687b      	ldr	r3, [r7, #4]
 8005692:	681b      	ldr	r3, [r3, #0]
 8005694:	4a1a      	ldr	r2, [pc, #104]	@ (8005700 <HAL_TIM_Base_Start_IT+0xb4>)
 8005696:	4293      	cmp	r3, r2
 8005698:	d00e      	beq.n	80056b8 <HAL_TIM_Base_Start_IT+0x6c>
 800569a:	687b      	ldr	r3, [r7, #4]
 800569c:	681b      	ldr	r3, [r3, #0]
 800569e:	4a19      	ldr	r2, [pc, #100]	@ (8005704 <HAL_TIM_Base_Start_IT+0xb8>)
 80056a0:	4293      	cmp	r3, r2
 80056a2:	d009      	beq.n	80056b8 <HAL_TIM_Base_Start_IT+0x6c>
 80056a4:	687b      	ldr	r3, [r7, #4]
 80056a6:	681b      	ldr	r3, [r3, #0]
 80056a8:	4a17      	ldr	r2, [pc, #92]	@ (8005708 <HAL_TIM_Base_Start_IT+0xbc>)
 80056aa:	4293      	cmp	r3, r2
 80056ac:	d004      	beq.n	80056b8 <HAL_TIM_Base_Start_IT+0x6c>
 80056ae:	687b      	ldr	r3, [r7, #4]
 80056b0:	681b      	ldr	r3, [r3, #0]
 80056b2:	4a16      	ldr	r2, [pc, #88]	@ (800570c <HAL_TIM_Base_Start_IT+0xc0>)
 80056b4:	4293      	cmp	r3, r2
 80056b6:	d111      	bne.n	80056dc <HAL_TIM_Base_Start_IT+0x90>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 80056b8:	687b      	ldr	r3, [r7, #4]
 80056ba:	681b      	ldr	r3, [r3, #0]
 80056bc:	689b      	ldr	r3, [r3, #8]
 80056be:	f003 0307 	and.w	r3, r3, #7
 80056c2:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80056c4:	68fb      	ldr	r3, [r7, #12]
 80056c6:	2b06      	cmp	r3, #6
 80056c8:	d010      	beq.n	80056ec <HAL_TIM_Base_Start_IT+0xa0>
    {
      __HAL_TIM_ENABLE(htim);
 80056ca:	687b      	ldr	r3, [r7, #4]
 80056cc:	681b      	ldr	r3, [r3, #0]
 80056ce:	681a      	ldr	r2, [r3, #0]
 80056d0:	687b      	ldr	r3, [r7, #4]
 80056d2:	681b      	ldr	r3, [r3, #0]
 80056d4:	f042 0201 	orr.w	r2, r2, #1
 80056d8:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80056da:	e007      	b.n	80056ec <HAL_TIM_Base_Start_IT+0xa0>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 80056dc:	687b      	ldr	r3, [r7, #4]
 80056de:	681b      	ldr	r3, [r3, #0]
 80056e0:	681a      	ldr	r2, [r3, #0]
 80056e2:	687b      	ldr	r3, [r7, #4]
 80056e4:	681b      	ldr	r3, [r3, #0]
 80056e6:	f042 0201 	orr.w	r2, r2, #1
 80056ea:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 80056ec:	2300      	movs	r3, #0
}
 80056ee:	4618      	mov	r0, r3
 80056f0:	3714      	adds	r7, #20
 80056f2:	46bd      	mov	sp, r7
 80056f4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80056f8:	4770      	bx	lr
 80056fa:	bf00      	nop
 80056fc:	40010000 	.word	0x40010000
 8005700:	40000400 	.word	0x40000400
 8005704:	40000800 	.word	0x40000800
 8005708:	40000c00 	.word	0x40000c00
 800570c:	40014000 	.word	0x40014000

08005710 <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 8005710:	b580      	push	{r7, lr}
 8005712:	b084      	sub	sp, #16
 8005714:	af00      	add	r7, sp, #0
 8005716:	6078      	str	r0, [r7, #4]
  uint32_t itsource = htim->Instance->DIER;
 8005718:	687b      	ldr	r3, [r7, #4]
 800571a:	681b      	ldr	r3, [r3, #0]
 800571c:	68db      	ldr	r3, [r3, #12]
 800571e:	60fb      	str	r3, [r7, #12]
  uint32_t itflag   = htim->Instance->SR;
 8005720:	687b      	ldr	r3, [r7, #4]
 8005722:	681b      	ldr	r3, [r3, #0]
 8005724:	691b      	ldr	r3, [r3, #16]
 8005726:	60bb      	str	r3, [r7, #8]

  /* Capture compare 1 event */
  if ((itflag & (TIM_FLAG_CC1)) == (TIM_FLAG_CC1))
 8005728:	68bb      	ldr	r3, [r7, #8]
 800572a:	f003 0302 	and.w	r3, r3, #2
 800572e:	2b00      	cmp	r3, #0
 8005730:	d020      	beq.n	8005774 <HAL_TIM_IRQHandler+0x64>
  {
    if ((itsource & (TIM_IT_CC1)) == (TIM_IT_CC1))
 8005732:	68fb      	ldr	r3, [r7, #12]
 8005734:	f003 0302 	and.w	r3, r3, #2
 8005738:	2b00      	cmp	r3, #0
 800573a:	d01b      	beq.n	8005774 <HAL_TIM_IRQHandler+0x64>
    {
      {
        __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC1);
 800573c:	687b      	ldr	r3, [r7, #4]
 800573e:	681b      	ldr	r3, [r3, #0]
 8005740:	f06f 0202 	mvn.w	r2, #2
 8005744:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 8005746:	687b      	ldr	r3, [r7, #4]
 8005748:	2201      	movs	r2, #1
 800574a:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 800574c:	687b      	ldr	r3, [r7, #4]
 800574e:	681b      	ldr	r3, [r3, #0]
 8005750:	699b      	ldr	r3, [r3, #24]
 8005752:	f003 0303 	and.w	r3, r3, #3
 8005756:	2b00      	cmp	r3, #0
 8005758:	d003      	beq.n	8005762 <HAL_TIM_IRQHandler+0x52>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 800575a:	6878      	ldr	r0, [r7, #4]
 800575c:	f000 f8d2 	bl	8005904 <HAL_TIM_IC_CaptureCallback>
 8005760:	e005      	b.n	800576e <HAL_TIM_IRQHandler+0x5e>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 8005762:	6878      	ldr	r0, [r7, #4]
 8005764:	f000 f8c4 	bl	80058f0 <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 8005768:	6878      	ldr	r0, [r7, #4]
 800576a:	f000 f8d5 	bl	8005918 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800576e:	687b      	ldr	r3, [r7, #4]
 8005770:	2200      	movs	r2, #0
 8005772:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if ((itflag & (TIM_FLAG_CC2)) == (TIM_FLAG_CC2))
 8005774:	68bb      	ldr	r3, [r7, #8]
 8005776:	f003 0304 	and.w	r3, r3, #4
 800577a:	2b00      	cmp	r3, #0
 800577c:	d020      	beq.n	80057c0 <HAL_TIM_IRQHandler+0xb0>
  {
    if ((itsource & (TIM_IT_CC2)) == (TIM_IT_CC2))
 800577e:	68fb      	ldr	r3, [r7, #12]
 8005780:	f003 0304 	and.w	r3, r3, #4
 8005784:	2b00      	cmp	r3, #0
 8005786:	d01b      	beq.n	80057c0 <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC2);
 8005788:	687b      	ldr	r3, [r7, #4]
 800578a:	681b      	ldr	r3, [r3, #0]
 800578c:	f06f 0204 	mvn.w	r2, #4
 8005790:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 8005792:	687b      	ldr	r3, [r7, #4]
 8005794:	2202      	movs	r2, #2
 8005796:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 8005798:	687b      	ldr	r3, [r7, #4]
 800579a:	681b      	ldr	r3, [r3, #0]
 800579c:	699b      	ldr	r3, [r3, #24]
 800579e:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 80057a2:	2b00      	cmp	r3, #0
 80057a4:	d003      	beq.n	80057ae <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 80057a6:	6878      	ldr	r0, [r7, #4]
 80057a8:	f000 f8ac 	bl	8005904 <HAL_TIM_IC_CaptureCallback>
 80057ac:	e005      	b.n	80057ba <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 80057ae:	6878      	ldr	r0, [r7, #4]
 80057b0:	f000 f89e 	bl	80058f0 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 80057b4:	6878      	ldr	r0, [r7, #4]
 80057b6:	f000 f8af 	bl	8005918 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80057ba:	687b      	ldr	r3, [r7, #4]
 80057bc:	2200      	movs	r2, #0
 80057be:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if ((itflag & (TIM_FLAG_CC3)) == (TIM_FLAG_CC3))
 80057c0:	68bb      	ldr	r3, [r7, #8]
 80057c2:	f003 0308 	and.w	r3, r3, #8
 80057c6:	2b00      	cmp	r3, #0
 80057c8:	d020      	beq.n	800580c <HAL_TIM_IRQHandler+0xfc>
  {
    if ((itsource & (TIM_IT_CC3)) == (TIM_IT_CC3))
 80057ca:	68fb      	ldr	r3, [r7, #12]
 80057cc:	f003 0308 	and.w	r3, r3, #8
 80057d0:	2b00      	cmp	r3, #0
 80057d2:	d01b      	beq.n	800580c <HAL_TIM_IRQHandler+0xfc>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC3);
 80057d4:	687b      	ldr	r3, [r7, #4]
 80057d6:	681b      	ldr	r3, [r3, #0]
 80057d8:	f06f 0208 	mvn.w	r2, #8
 80057dc:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 80057de:	687b      	ldr	r3, [r7, #4]
 80057e0:	2204      	movs	r2, #4
 80057e2:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 80057e4:	687b      	ldr	r3, [r7, #4]
 80057e6:	681b      	ldr	r3, [r3, #0]
 80057e8:	69db      	ldr	r3, [r3, #28]
 80057ea:	f003 0303 	and.w	r3, r3, #3
 80057ee:	2b00      	cmp	r3, #0
 80057f0:	d003      	beq.n	80057fa <HAL_TIM_IRQHandler+0xea>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 80057f2:	6878      	ldr	r0, [r7, #4]
 80057f4:	f000 f886 	bl	8005904 <HAL_TIM_IC_CaptureCallback>
 80057f8:	e005      	b.n	8005806 <HAL_TIM_IRQHandler+0xf6>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 80057fa:	6878      	ldr	r0, [r7, #4]
 80057fc:	f000 f878 	bl	80058f0 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8005800:	6878      	ldr	r0, [r7, #4]
 8005802:	f000 f889 	bl	8005918 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8005806:	687b      	ldr	r3, [r7, #4]
 8005808:	2200      	movs	r2, #0
 800580a:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if ((itflag & (TIM_FLAG_CC4)) == (TIM_FLAG_CC4))
 800580c:	68bb      	ldr	r3, [r7, #8]
 800580e:	f003 0310 	and.w	r3, r3, #16
 8005812:	2b00      	cmp	r3, #0
 8005814:	d020      	beq.n	8005858 <HAL_TIM_IRQHandler+0x148>
  {
    if ((itsource & (TIM_IT_CC4)) == (TIM_IT_CC4))
 8005816:	68fb      	ldr	r3, [r7, #12]
 8005818:	f003 0310 	and.w	r3, r3, #16
 800581c:	2b00      	cmp	r3, #0
 800581e:	d01b      	beq.n	8005858 <HAL_TIM_IRQHandler+0x148>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC4);
 8005820:	687b      	ldr	r3, [r7, #4]
 8005822:	681b      	ldr	r3, [r3, #0]
 8005824:	f06f 0210 	mvn.w	r2, #16
 8005828:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 800582a:	687b      	ldr	r3, [r7, #4]
 800582c:	2208      	movs	r2, #8
 800582e:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 8005830:	687b      	ldr	r3, [r7, #4]
 8005832:	681b      	ldr	r3, [r3, #0]
 8005834:	69db      	ldr	r3, [r3, #28]
 8005836:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 800583a:	2b00      	cmp	r3, #0
 800583c:	d003      	beq.n	8005846 <HAL_TIM_IRQHandler+0x136>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 800583e:	6878      	ldr	r0, [r7, #4]
 8005840:	f000 f860 	bl	8005904 <HAL_TIM_IC_CaptureCallback>
 8005844:	e005      	b.n	8005852 <HAL_TIM_IRQHandler+0x142>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8005846:	6878      	ldr	r0, [r7, #4]
 8005848:	f000 f852 	bl	80058f0 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 800584c:	6878      	ldr	r0, [r7, #4]
 800584e:	f000 f863 	bl	8005918 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8005852:	687b      	ldr	r3, [r7, #4]
 8005854:	2200      	movs	r2, #0
 8005856:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if ((itflag & (TIM_FLAG_UPDATE)) == (TIM_FLAG_UPDATE))
 8005858:	68bb      	ldr	r3, [r7, #8]
 800585a:	f003 0301 	and.w	r3, r3, #1
 800585e:	2b00      	cmp	r3, #0
 8005860:	d00c      	beq.n	800587c <HAL_TIM_IRQHandler+0x16c>
  {
    if ((itsource & (TIM_IT_UPDATE)) == (TIM_IT_UPDATE))
 8005862:	68fb      	ldr	r3, [r7, #12]
 8005864:	f003 0301 	and.w	r3, r3, #1
 8005868:	2b00      	cmp	r3, #0
 800586a:	d007      	beq.n	800587c <HAL_TIM_IRQHandler+0x16c>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_UPDATE);
 800586c:	687b      	ldr	r3, [r7, #4]
 800586e:	681b      	ldr	r3, [r3, #0]
 8005870:	f06f 0201 	mvn.w	r2, #1
 8005874:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 8005876:	6878      	ldr	r0, [r7, #4]
 8005878:	f7fd fade 	bl	8002e38 <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if ((itflag & (TIM_FLAG_BREAK)) == (TIM_FLAG_BREAK))
 800587c:	68bb      	ldr	r3, [r7, #8]
 800587e:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8005882:	2b00      	cmp	r3, #0
 8005884:	d00c      	beq.n	80058a0 <HAL_TIM_IRQHandler+0x190>
  {
    if ((itsource & (TIM_IT_BREAK)) == (TIM_IT_BREAK))
 8005886:	68fb      	ldr	r3, [r7, #12]
 8005888:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800588c:	2b00      	cmp	r3, #0
 800588e:	d007      	beq.n	80058a0 <HAL_TIM_IRQHandler+0x190>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK);
 8005890:	687b      	ldr	r3, [r7, #4]
 8005892:	681b      	ldr	r3, [r3, #0]
 8005894:	f06f 0280 	mvn.w	r2, #128	@ 0x80
 8005898:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 800589a:	6878      	ldr	r0, [r7, #4]
 800589c:	f000 f8e0 	bl	8005a60 <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if ((itflag & (TIM_FLAG_TRIGGER)) == (TIM_FLAG_TRIGGER))
 80058a0:	68bb      	ldr	r3, [r7, #8]
 80058a2:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80058a6:	2b00      	cmp	r3, #0
 80058a8:	d00c      	beq.n	80058c4 <HAL_TIM_IRQHandler+0x1b4>
  {
    if ((itsource & (TIM_IT_TRIGGER)) == (TIM_IT_TRIGGER))
 80058aa:	68fb      	ldr	r3, [r7, #12]
 80058ac:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80058b0:	2b00      	cmp	r3, #0
 80058b2:	d007      	beq.n	80058c4 <HAL_TIM_IRQHandler+0x1b4>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_TRIGGER);
 80058b4:	687b      	ldr	r3, [r7, #4]
 80058b6:	681b      	ldr	r3, [r3, #0]
 80058b8:	f06f 0240 	mvn.w	r2, #64	@ 0x40
 80058bc:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 80058be:	6878      	ldr	r0, [r7, #4]
 80058c0:	f000 f834 	bl	800592c <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if ((itflag & (TIM_FLAG_COM)) == (TIM_FLAG_COM))
 80058c4:	68bb      	ldr	r3, [r7, #8]
 80058c6:	f003 0320 	and.w	r3, r3, #32
 80058ca:	2b00      	cmp	r3, #0
 80058cc:	d00c      	beq.n	80058e8 <HAL_TIM_IRQHandler+0x1d8>
  {
    if ((itsource & (TIM_IT_COM)) == (TIM_IT_COM))
 80058ce:	68fb      	ldr	r3, [r7, #12]
 80058d0:	f003 0320 	and.w	r3, r3, #32
 80058d4:	2b00      	cmp	r3, #0
 80058d6:	d007      	beq.n	80058e8 <HAL_TIM_IRQHandler+0x1d8>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_COM);
 80058d8:	687b      	ldr	r3, [r7, #4]
 80058da:	681b      	ldr	r3, [r3, #0]
 80058dc:	f06f 0220 	mvn.w	r2, #32
 80058e0:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 80058e2:	6878      	ldr	r0, [r7, #4]
 80058e4:	f000 f8b2 	bl	8005a4c <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 80058e8:	bf00      	nop
 80058ea:	3710      	adds	r7, #16
 80058ec:	46bd      	mov	sp, r7
 80058ee:	bd80      	pop	{r7, pc}

080058f0 <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 80058f0:	b480      	push	{r7}
 80058f2:	b083      	sub	sp, #12
 80058f4:	af00      	add	r7, sp, #0
 80058f6:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 80058f8:	bf00      	nop
 80058fa:	370c      	adds	r7, #12
 80058fc:	46bd      	mov	sp, r7
 80058fe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005902:	4770      	bx	lr

08005904 <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 8005904:	b480      	push	{r7}
 8005906:	b083      	sub	sp, #12
 8005908:	af00      	add	r7, sp, #0
 800590a:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 800590c:	bf00      	nop
 800590e:	370c      	adds	r7, #12
 8005910:	46bd      	mov	sp, r7
 8005912:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005916:	4770      	bx	lr

08005918 <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 8005918:	b480      	push	{r7}
 800591a:	b083      	sub	sp, #12
 800591c:	af00      	add	r7, sp, #0
 800591e:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 8005920:	bf00      	nop
 8005922:	370c      	adds	r7, #12
 8005924:	46bd      	mov	sp, r7
 8005926:	f85d 7b04 	ldr.w	r7, [sp], #4
 800592a:	4770      	bx	lr

0800592c <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 800592c:	b480      	push	{r7}
 800592e:	b083      	sub	sp, #12
 8005930:	af00      	add	r7, sp, #0
 8005932:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 8005934:	bf00      	nop
 8005936:	370c      	adds	r7, #12
 8005938:	46bd      	mov	sp, r7
 800593a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800593e:	4770      	bx	lr

08005940 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, const TIM_Base_InitTypeDef *Structure)
{
 8005940:	b480      	push	{r7}
 8005942:	b085      	sub	sp, #20
 8005944:	af00      	add	r7, sp, #0
 8005946:	6078      	str	r0, [r7, #4]
 8005948:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 800594a:	687b      	ldr	r3, [r7, #4]
 800594c:	681b      	ldr	r3, [r3, #0]
 800594e:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8005950:	687b      	ldr	r3, [r7, #4]
 8005952:	4a37      	ldr	r2, [pc, #220]	@ (8005a30 <TIM_Base_SetConfig+0xf0>)
 8005954:	4293      	cmp	r3, r2
 8005956:	d00f      	beq.n	8005978 <TIM_Base_SetConfig+0x38>
 8005958:	687b      	ldr	r3, [r7, #4]
 800595a:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800595e:	d00b      	beq.n	8005978 <TIM_Base_SetConfig+0x38>
 8005960:	687b      	ldr	r3, [r7, #4]
 8005962:	4a34      	ldr	r2, [pc, #208]	@ (8005a34 <TIM_Base_SetConfig+0xf4>)
 8005964:	4293      	cmp	r3, r2
 8005966:	d007      	beq.n	8005978 <TIM_Base_SetConfig+0x38>
 8005968:	687b      	ldr	r3, [r7, #4]
 800596a:	4a33      	ldr	r2, [pc, #204]	@ (8005a38 <TIM_Base_SetConfig+0xf8>)
 800596c:	4293      	cmp	r3, r2
 800596e:	d003      	beq.n	8005978 <TIM_Base_SetConfig+0x38>
 8005970:	687b      	ldr	r3, [r7, #4]
 8005972:	4a32      	ldr	r2, [pc, #200]	@ (8005a3c <TIM_Base_SetConfig+0xfc>)
 8005974:	4293      	cmp	r3, r2
 8005976:	d108      	bne.n	800598a <TIM_Base_SetConfig+0x4a>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8005978:	68fb      	ldr	r3, [r7, #12]
 800597a:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800597e:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 8005980:	683b      	ldr	r3, [r7, #0]
 8005982:	685b      	ldr	r3, [r3, #4]
 8005984:	68fa      	ldr	r2, [r7, #12]
 8005986:	4313      	orrs	r3, r2
 8005988:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 800598a:	687b      	ldr	r3, [r7, #4]
 800598c:	4a28      	ldr	r2, [pc, #160]	@ (8005a30 <TIM_Base_SetConfig+0xf0>)
 800598e:	4293      	cmp	r3, r2
 8005990:	d01b      	beq.n	80059ca <TIM_Base_SetConfig+0x8a>
 8005992:	687b      	ldr	r3, [r7, #4]
 8005994:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8005998:	d017      	beq.n	80059ca <TIM_Base_SetConfig+0x8a>
 800599a:	687b      	ldr	r3, [r7, #4]
 800599c:	4a25      	ldr	r2, [pc, #148]	@ (8005a34 <TIM_Base_SetConfig+0xf4>)
 800599e:	4293      	cmp	r3, r2
 80059a0:	d013      	beq.n	80059ca <TIM_Base_SetConfig+0x8a>
 80059a2:	687b      	ldr	r3, [r7, #4]
 80059a4:	4a24      	ldr	r2, [pc, #144]	@ (8005a38 <TIM_Base_SetConfig+0xf8>)
 80059a6:	4293      	cmp	r3, r2
 80059a8:	d00f      	beq.n	80059ca <TIM_Base_SetConfig+0x8a>
 80059aa:	687b      	ldr	r3, [r7, #4]
 80059ac:	4a23      	ldr	r2, [pc, #140]	@ (8005a3c <TIM_Base_SetConfig+0xfc>)
 80059ae:	4293      	cmp	r3, r2
 80059b0:	d00b      	beq.n	80059ca <TIM_Base_SetConfig+0x8a>
 80059b2:	687b      	ldr	r3, [r7, #4]
 80059b4:	4a22      	ldr	r2, [pc, #136]	@ (8005a40 <TIM_Base_SetConfig+0x100>)
 80059b6:	4293      	cmp	r3, r2
 80059b8:	d007      	beq.n	80059ca <TIM_Base_SetConfig+0x8a>
 80059ba:	687b      	ldr	r3, [r7, #4]
 80059bc:	4a21      	ldr	r2, [pc, #132]	@ (8005a44 <TIM_Base_SetConfig+0x104>)
 80059be:	4293      	cmp	r3, r2
 80059c0:	d003      	beq.n	80059ca <TIM_Base_SetConfig+0x8a>
 80059c2:	687b      	ldr	r3, [r7, #4]
 80059c4:	4a20      	ldr	r2, [pc, #128]	@ (8005a48 <TIM_Base_SetConfig+0x108>)
 80059c6:	4293      	cmp	r3, r2
 80059c8:	d108      	bne.n	80059dc <TIM_Base_SetConfig+0x9c>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 80059ca:	68fb      	ldr	r3, [r7, #12]
 80059cc:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 80059d0:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 80059d2:	683b      	ldr	r3, [r7, #0]
 80059d4:	68db      	ldr	r3, [r3, #12]
 80059d6:	68fa      	ldr	r2, [r7, #12]
 80059d8:	4313      	orrs	r3, r2
 80059da:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 80059dc:	68fb      	ldr	r3, [r7, #12]
 80059de:	f023 0280 	bic.w	r2, r3, #128	@ 0x80
 80059e2:	683b      	ldr	r3, [r7, #0]
 80059e4:	695b      	ldr	r3, [r3, #20]
 80059e6:	4313      	orrs	r3, r2
 80059e8:	60fb      	str	r3, [r7, #12]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 80059ea:	683b      	ldr	r3, [r7, #0]
 80059ec:	689a      	ldr	r2, [r3, #8]
 80059ee:	687b      	ldr	r3, [r7, #4]
 80059f0:	62da      	str	r2, [r3, #44]	@ 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 80059f2:	683b      	ldr	r3, [r7, #0]
 80059f4:	681a      	ldr	r2, [r3, #0]
 80059f6:	687b      	ldr	r3, [r7, #4]
 80059f8:	629a      	str	r2, [r3, #40]	@ 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 80059fa:	687b      	ldr	r3, [r7, #4]
 80059fc:	4a0c      	ldr	r2, [pc, #48]	@ (8005a30 <TIM_Base_SetConfig+0xf0>)
 80059fe:	4293      	cmp	r3, r2
 8005a00:	d103      	bne.n	8005a0a <TIM_Base_SetConfig+0xca>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 8005a02:	683b      	ldr	r3, [r7, #0]
 8005a04:	691a      	ldr	r2, [r3, #16]
 8005a06:	687b      	ldr	r3, [r7, #4]
 8005a08:	631a      	str	r2, [r3, #48]	@ 0x30
  }

  /* Disable Update Event (UEV) with Update Generation (UG)
     by changing Update Request Source (URS) to avoid Update flag (UIF) */
  SET_BIT(TIMx->CR1, TIM_CR1_URS);
 8005a0a:	687b      	ldr	r3, [r7, #4]
 8005a0c:	681b      	ldr	r3, [r3, #0]
 8005a0e:	f043 0204 	orr.w	r2, r3, #4
 8005a12:	687b      	ldr	r3, [r7, #4]
 8005a14:	601a      	str	r2, [r3, #0]

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 8005a16:	687b      	ldr	r3, [r7, #4]
 8005a18:	2201      	movs	r2, #1
 8005a1a:	615a      	str	r2, [r3, #20]

  TIMx->CR1 = tmpcr1;
 8005a1c:	687b      	ldr	r3, [r7, #4]
 8005a1e:	68fa      	ldr	r2, [r7, #12]
 8005a20:	601a      	str	r2, [r3, #0]
}
 8005a22:	bf00      	nop
 8005a24:	3714      	adds	r7, #20
 8005a26:	46bd      	mov	sp, r7
 8005a28:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005a2c:	4770      	bx	lr
 8005a2e:	bf00      	nop
 8005a30:	40010000 	.word	0x40010000
 8005a34:	40000400 	.word	0x40000400
 8005a38:	40000800 	.word	0x40000800
 8005a3c:	40000c00 	.word	0x40000c00
 8005a40:	40014000 	.word	0x40014000
 8005a44:	40014400 	.word	0x40014400
 8005a48:	40014800 	.word	0x40014800

08005a4c <HAL_TIMEx_CommutCallback>:
  * @brief  Commutation callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 8005a4c:	b480      	push	{r7}
 8005a4e:	b083      	sub	sp, #12
 8005a50:	af00      	add	r7, sp, #0
 8005a52:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 8005a54:	bf00      	nop
 8005a56:	370c      	adds	r7, #12
 8005a58:	46bd      	mov	sp, r7
 8005a5a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005a5e:	4770      	bx	lr

08005a60 <HAL_TIMEx_BreakCallback>:
  * @brief  Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 8005a60:	b480      	push	{r7}
 8005a62:	b083      	sub	sp, #12
 8005a64:	af00      	add	r7, sp, #0
 8005a66:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 8005a68:	bf00      	nop
 8005a6a:	370c      	adds	r7, #12
 8005a6c:	46bd      	mov	sp, r7
 8005a6e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005a72:	4770      	bx	lr

08005a74 <HAL_UART_Init>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8005a74:	b580      	push	{r7, lr}
 8005a76:	b082      	sub	sp, #8
 8005a78:	af00      	add	r7, sp, #0
 8005a7a:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8005a7c:	687b      	ldr	r3, [r7, #4]
 8005a7e:	2b00      	cmp	r3, #0
 8005a80:	d101      	bne.n	8005a86 <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 8005a82:	2301      	movs	r3, #1
 8005a84:	e042      	b.n	8005b0c <HAL_UART_Init+0x98>
    assert_param(IS_UART_INSTANCE(huart->Instance));
  }
  assert_param(IS_UART_WORD_LENGTH(huart->Init.WordLength));
  assert_param(IS_UART_OVERSAMPLING(huart->Init.OverSampling));

  if (huart->gState == HAL_UART_STATE_RESET)
 8005a86:	687b      	ldr	r3, [r7, #4]
 8005a88:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8005a8c:	b2db      	uxtb	r3, r3
 8005a8e:	2b00      	cmp	r3, #0
 8005a90:	d106      	bne.n	8005aa0 <HAL_UART_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 8005a92:	687b      	ldr	r3, [r7, #4]
 8005a94:	2200      	movs	r2, #0
 8005a96:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 8005a9a:	6878      	ldr	r0, [r7, #4]
 8005a9c:	f7fd fc38 	bl	8003310 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8005aa0:	687b      	ldr	r3, [r7, #4]
 8005aa2:	2224      	movs	r2, #36	@ 0x24
 8005aa4:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

  /* Disable the peripheral */
  __HAL_UART_DISABLE(huart);
 8005aa8:	687b      	ldr	r3, [r7, #4]
 8005aaa:	681b      	ldr	r3, [r3, #0]
 8005aac:	68da      	ldr	r2, [r3, #12]
 8005aae:	687b      	ldr	r3, [r7, #4]
 8005ab0:	681b      	ldr	r3, [r3, #0]
 8005ab2:	f422 5200 	bic.w	r2, r2, #8192	@ 0x2000
 8005ab6:	60da      	str	r2, [r3, #12]

  /* Set the UART Communication parameters */
  UART_SetConfig(huart);
 8005ab8:	6878      	ldr	r0, [r7, #4]
 8005aba:	f000 f973 	bl	8005da4 <UART_SetConfig>

  /* In asynchronous mode, the following bits must be kept cleared:
     - LINEN and CLKEN bits in the USART_CR2 register,
     - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8005abe:	687b      	ldr	r3, [r7, #4]
 8005ac0:	681b      	ldr	r3, [r3, #0]
 8005ac2:	691a      	ldr	r2, [r3, #16]
 8005ac4:	687b      	ldr	r3, [r7, #4]
 8005ac6:	681b      	ldr	r3, [r3, #0]
 8005ac8:	f422 4290 	bic.w	r2, r2, #18432	@ 0x4800
 8005acc:	611a      	str	r2, [r3, #16]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8005ace:	687b      	ldr	r3, [r7, #4]
 8005ad0:	681b      	ldr	r3, [r3, #0]
 8005ad2:	695a      	ldr	r2, [r3, #20]
 8005ad4:	687b      	ldr	r3, [r7, #4]
 8005ad6:	681b      	ldr	r3, [r3, #0]
 8005ad8:	f022 022a 	bic.w	r2, r2, #42	@ 0x2a
 8005adc:	615a      	str	r2, [r3, #20]

  /* Enable the peripheral */
  __HAL_UART_ENABLE(huart);
 8005ade:	687b      	ldr	r3, [r7, #4]
 8005ae0:	681b      	ldr	r3, [r3, #0]
 8005ae2:	68da      	ldr	r2, [r3, #12]
 8005ae4:	687b      	ldr	r3, [r7, #4]
 8005ae6:	681b      	ldr	r3, [r3, #0]
 8005ae8:	f442 5200 	orr.w	r2, r2, #8192	@ 0x2000
 8005aec:	60da      	str	r2, [r3, #12]

  /* Initialize the UART state */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8005aee:	687b      	ldr	r3, [r7, #4]
 8005af0:	2200      	movs	r2, #0
 8005af2:	645a      	str	r2, [r3, #68]	@ 0x44
  huart->gState = HAL_UART_STATE_READY;
 8005af4:	687b      	ldr	r3, [r7, #4]
 8005af6:	2220      	movs	r2, #32
 8005af8:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  huart->RxState = HAL_UART_STATE_READY;
 8005afc:	687b      	ldr	r3, [r7, #4]
 8005afe:	2220      	movs	r2, #32
 8005b00:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 8005b04:	687b      	ldr	r3, [r7, #4]
 8005b06:	2200      	movs	r2, #0
 8005b08:	635a      	str	r2, [r3, #52]	@ 0x34

  return HAL_OK;
 8005b0a:	2300      	movs	r3, #0
}
 8005b0c:	4618      	mov	r0, r3
 8005b0e:	3708      	adds	r7, #8
 8005b10:	46bd      	mov	sp, r7
 8005b12:	bd80      	pop	{r7, pc}

08005b14 <HAL_UART_Transmit>:
  * @param  Size  Amount of data elements (u8 or u16) to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8005b14:	b580      	push	{r7, lr}
 8005b16:	b08a      	sub	sp, #40	@ 0x28
 8005b18:	af02      	add	r7, sp, #8
 8005b1a:	60f8      	str	r0, [r7, #12]
 8005b1c:	60b9      	str	r1, [r7, #8]
 8005b1e:	603b      	str	r3, [r7, #0]
 8005b20:	4613      	mov	r3, r2
 8005b22:	80fb      	strh	r3, [r7, #6]
  const uint8_t  *pdata8bits;
  const uint16_t *pdata16bits;
  uint32_t tickstart = 0U;
 8005b24:	2300      	movs	r3, #0
 8005b26:	617b      	str	r3, [r7, #20]

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 8005b28:	68fb      	ldr	r3, [r7, #12]
 8005b2a:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8005b2e:	b2db      	uxtb	r3, r3
 8005b30:	2b20      	cmp	r3, #32
 8005b32:	d175      	bne.n	8005c20 <HAL_UART_Transmit+0x10c>
  {
    if ((pData == NULL) || (Size == 0U))
 8005b34:	68bb      	ldr	r3, [r7, #8]
 8005b36:	2b00      	cmp	r3, #0
 8005b38:	d002      	beq.n	8005b40 <HAL_UART_Transmit+0x2c>
 8005b3a:	88fb      	ldrh	r3, [r7, #6]
 8005b3c:	2b00      	cmp	r3, #0
 8005b3e:	d101      	bne.n	8005b44 <HAL_UART_Transmit+0x30>
    {
      return  HAL_ERROR;
 8005b40:	2301      	movs	r3, #1
 8005b42:	e06e      	b.n	8005c22 <HAL_UART_Transmit+0x10e>
    }

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8005b44:	68fb      	ldr	r3, [r7, #12]
 8005b46:	2200      	movs	r2, #0
 8005b48:	645a      	str	r2, [r3, #68]	@ 0x44
    huart->gState = HAL_UART_STATE_BUSY_TX;
 8005b4a:	68fb      	ldr	r3, [r7, #12]
 8005b4c:	2221      	movs	r2, #33	@ 0x21
 8005b4e:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 8005b52:	f7fd fc85 	bl	8003460 <HAL_GetTick>
 8005b56:	6178      	str	r0, [r7, #20]

    huart->TxXferSize = Size;
 8005b58:	68fb      	ldr	r3, [r7, #12]
 8005b5a:	88fa      	ldrh	r2, [r7, #6]
 8005b5c:	849a      	strh	r2, [r3, #36]	@ 0x24
    huart->TxXferCount = Size;
 8005b5e:	68fb      	ldr	r3, [r7, #12]
 8005b60:	88fa      	ldrh	r2, [r7, #6]
 8005b62:	84da      	strh	r2, [r3, #38]	@ 0x26

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8005b64:	68fb      	ldr	r3, [r7, #12]
 8005b66:	689b      	ldr	r3, [r3, #8]
 8005b68:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8005b6c:	d108      	bne.n	8005b80 <HAL_UART_Transmit+0x6c>
 8005b6e:	68fb      	ldr	r3, [r7, #12]
 8005b70:	691b      	ldr	r3, [r3, #16]
 8005b72:	2b00      	cmp	r3, #0
 8005b74:	d104      	bne.n	8005b80 <HAL_UART_Transmit+0x6c>
    {
      pdata8bits  = NULL;
 8005b76:	2300      	movs	r3, #0
 8005b78:	61fb      	str	r3, [r7, #28]
      pdata16bits = (const uint16_t *) pData;
 8005b7a:	68bb      	ldr	r3, [r7, #8]
 8005b7c:	61bb      	str	r3, [r7, #24]
 8005b7e:	e003      	b.n	8005b88 <HAL_UART_Transmit+0x74>
    }
    else
    {
      pdata8bits  = pData;
 8005b80:	68bb      	ldr	r3, [r7, #8]
 8005b82:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 8005b84:	2300      	movs	r3, #0
 8005b86:	61bb      	str	r3, [r7, #24]
    }

    while (huart->TxXferCount > 0U)
 8005b88:	e02e      	b.n	8005be8 <HAL_UART_Transmit+0xd4>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 8005b8a:	683b      	ldr	r3, [r7, #0]
 8005b8c:	9300      	str	r3, [sp, #0]
 8005b8e:	697b      	ldr	r3, [r7, #20]
 8005b90:	2200      	movs	r2, #0
 8005b92:	2180      	movs	r1, #128	@ 0x80
 8005b94:	68f8      	ldr	r0, [r7, #12]
 8005b96:	f000 f848 	bl	8005c2a <UART_WaitOnFlagUntilTimeout>
 8005b9a:	4603      	mov	r3, r0
 8005b9c:	2b00      	cmp	r3, #0
 8005b9e:	d005      	beq.n	8005bac <HAL_UART_Transmit+0x98>
      {
        huart->gState = HAL_UART_STATE_READY;
 8005ba0:	68fb      	ldr	r3, [r7, #12]
 8005ba2:	2220      	movs	r2, #32
 8005ba4:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

        return HAL_TIMEOUT;
 8005ba8:	2303      	movs	r3, #3
 8005baa:	e03a      	b.n	8005c22 <HAL_UART_Transmit+0x10e>
      }
      if (pdata8bits == NULL)
 8005bac:	69fb      	ldr	r3, [r7, #28]
 8005bae:	2b00      	cmp	r3, #0
 8005bb0:	d10b      	bne.n	8005bca <HAL_UART_Transmit+0xb6>
      {
        huart->Instance->DR = (uint16_t)(*pdata16bits & 0x01FFU);
 8005bb2:	69bb      	ldr	r3, [r7, #24]
 8005bb4:	881b      	ldrh	r3, [r3, #0]
 8005bb6:	461a      	mov	r2, r3
 8005bb8:	68fb      	ldr	r3, [r7, #12]
 8005bba:	681b      	ldr	r3, [r3, #0]
 8005bbc:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8005bc0:	605a      	str	r2, [r3, #4]
        pdata16bits++;
 8005bc2:	69bb      	ldr	r3, [r7, #24]
 8005bc4:	3302      	adds	r3, #2
 8005bc6:	61bb      	str	r3, [r7, #24]
 8005bc8:	e007      	b.n	8005bda <HAL_UART_Transmit+0xc6>
      }
      else
      {
        huart->Instance->DR = (uint8_t)(*pdata8bits & 0xFFU);
 8005bca:	69fb      	ldr	r3, [r7, #28]
 8005bcc:	781a      	ldrb	r2, [r3, #0]
 8005bce:	68fb      	ldr	r3, [r7, #12]
 8005bd0:	681b      	ldr	r3, [r3, #0]
 8005bd2:	605a      	str	r2, [r3, #4]
        pdata8bits++;
 8005bd4:	69fb      	ldr	r3, [r7, #28]
 8005bd6:	3301      	adds	r3, #1
 8005bd8:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 8005bda:	68fb      	ldr	r3, [r7, #12]
 8005bdc:	8cdb      	ldrh	r3, [r3, #38]	@ 0x26
 8005bde:	b29b      	uxth	r3, r3
 8005be0:	3b01      	subs	r3, #1
 8005be2:	b29a      	uxth	r2, r3
 8005be4:	68fb      	ldr	r3, [r7, #12]
 8005be6:	84da      	strh	r2, [r3, #38]	@ 0x26
    while (huart->TxXferCount > 0U)
 8005be8:	68fb      	ldr	r3, [r7, #12]
 8005bea:	8cdb      	ldrh	r3, [r3, #38]	@ 0x26
 8005bec:	b29b      	uxth	r3, r3
 8005bee:	2b00      	cmp	r3, #0
 8005bf0:	d1cb      	bne.n	8005b8a <HAL_UART_Transmit+0x76>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 8005bf2:	683b      	ldr	r3, [r7, #0]
 8005bf4:	9300      	str	r3, [sp, #0]
 8005bf6:	697b      	ldr	r3, [r7, #20]
 8005bf8:	2200      	movs	r2, #0
 8005bfa:	2140      	movs	r1, #64	@ 0x40
 8005bfc:	68f8      	ldr	r0, [r7, #12]
 8005bfe:	f000 f814 	bl	8005c2a <UART_WaitOnFlagUntilTimeout>
 8005c02:	4603      	mov	r3, r0
 8005c04:	2b00      	cmp	r3, #0
 8005c06:	d005      	beq.n	8005c14 <HAL_UART_Transmit+0x100>
    {
      huart->gState = HAL_UART_STATE_READY;
 8005c08:	68fb      	ldr	r3, [r7, #12]
 8005c0a:	2220      	movs	r2, #32
 8005c0c:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

      return HAL_TIMEOUT;
 8005c10:	2303      	movs	r3, #3
 8005c12:	e006      	b.n	8005c22 <HAL_UART_Transmit+0x10e>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 8005c14:	68fb      	ldr	r3, [r7, #12]
 8005c16:	2220      	movs	r2, #32
 8005c18:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    return HAL_OK;
 8005c1c:	2300      	movs	r3, #0
 8005c1e:	e000      	b.n	8005c22 <HAL_UART_Transmit+0x10e>
  }
  else
  {
    return HAL_BUSY;
 8005c20:	2302      	movs	r3, #2
  }
}
 8005c22:	4618      	mov	r0, r3
 8005c24:	3720      	adds	r7, #32
 8005c26:	46bd      	mov	sp, r7
 8005c28:	bd80      	pop	{r7, pc}

08005c2a <UART_WaitOnFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                                     uint32_t Tickstart, uint32_t Timeout)
{
 8005c2a:	b580      	push	{r7, lr}
 8005c2c:	b086      	sub	sp, #24
 8005c2e:	af00      	add	r7, sp, #0
 8005c30:	60f8      	str	r0, [r7, #12]
 8005c32:	60b9      	str	r1, [r7, #8]
 8005c34:	603b      	str	r3, [r7, #0]
 8005c36:	4613      	mov	r3, r2
 8005c38:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8005c3a:	e03b      	b.n	8005cb4 <UART_WaitOnFlagUntilTimeout+0x8a>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8005c3c:	6a3b      	ldr	r3, [r7, #32]
 8005c3e:	f1b3 3fff 	cmp.w	r3, #4294967295
 8005c42:	d037      	beq.n	8005cb4 <UART_WaitOnFlagUntilTimeout+0x8a>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8005c44:	f7fd fc0c 	bl	8003460 <HAL_GetTick>
 8005c48:	4602      	mov	r2, r0
 8005c4a:	683b      	ldr	r3, [r7, #0]
 8005c4c:	1ad3      	subs	r3, r2, r3
 8005c4e:	6a3a      	ldr	r2, [r7, #32]
 8005c50:	429a      	cmp	r2, r3
 8005c52:	d302      	bcc.n	8005c5a <UART_WaitOnFlagUntilTimeout+0x30>
 8005c54:	6a3b      	ldr	r3, [r7, #32]
 8005c56:	2b00      	cmp	r3, #0
 8005c58:	d101      	bne.n	8005c5e <UART_WaitOnFlagUntilTimeout+0x34>
      {

        return HAL_TIMEOUT;
 8005c5a:	2303      	movs	r3, #3
 8005c5c:	e03a      	b.n	8005cd4 <UART_WaitOnFlagUntilTimeout+0xaa>
      }

      if ((READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U) && (Flag != UART_FLAG_TXE) && (Flag != UART_FLAG_TC))
 8005c5e:	68fb      	ldr	r3, [r7, #12]
 8005c60:	681b      	ldr	r3, [r3, #0]
 8005c62:	68db      	ldr	r3, [r3, #12]
 8005c64:	f003 0304 	and.w	r3, r3, #4
 8005c68:	2b00      	cmp	r3, #0
 8005c6a:	d023      	beq.n	8005cb4 <UART_WaitOnFlagUntilTimeout+0x8a>
 8005c6c:	68bb      	ldr	r3, [r7, #8]
 8005c6e:	2b80      	cmp	r3, #128	@ 0x80
 8005c70:	d020      	beq.n	8005cb4 <UART_WaitOnFlagUntilTimeout+0x8a>
 8005c72:	68bb      	ldr	r3, [r7, #8]
 8005c74:	2b40      	cmp	r3, #64	@ 0x40
 8005c76:	d01d      	beq.n	8005cb4 <UART_WaitOnFlagUntilTimeout+0x8a>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_ORE) == SET)
 8005c78:	68fb      	ldr	r3, [r7, #12]
 8005c7a:	681b      	ldr	r3, [r3, #0]
 8005c7c:	681b      	ldr	r3, [r3, #0]
 8005c7e:	f003 0308 	and.w	r3, r3, #8
 8005c82:	2b08      	cmp	r3, #8
 8005c84:	d116      	bne.n	8005cb4 <UART_WaitOnFlagUntilTimeout+0x8a>
        {
          /* Clear Overrun Error flag*/
          __HAL_UART_CLEAR_OREFLAG(huart);
 8005c86:	2300      	movs	r3, #0
 8005c88:	617b      	str	r3, [r7, #20]
 8005c8a:	68fb      	ldr	r3, [r7, #12]
 8005c8c:	681b      	ldr	r3, [r3, #0]
 8005c8e:	681b      	ldr	r3, [r3, #0]
 8005c90:	617b      	str	r3, [r7, #20]
 8005c92:	68fb      	ldr	r3, [r7, #12]
 8005c94:	681b      	ldr	r3, [r3, #0]
 8005c96:	685b      	ldr	r3, [r3, #4]
 8005c98:	617b      	str	r3, [r7, #20]
 8005c9a:	697b      	ldr	r3, [r7, #20]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 8005c9c:	68f8      	ldr	r0, [r7, #12]
 8005c9e:	f000 f81d 	bl	8005cdc <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_ORE;
 8005ca2:	68fb      	ldr	r3, [r7, #12]
 8005ca4:	2208      	movs	r2, #8
 8005ca6:	645a      	str	r2, [r3, #68]	@ 0x44

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 8005ca8:	68fb      	ldr	r3, [r7, #12]
 8005caa:	2200      	movs	r2, #0
 8005cac:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

          return HAL_ERROR;
 8005cb0:	2301      	movs	r3, #1
 8005cb2:	e00f      	b.n	8005cd4 <UART_WaitOnFlagUntilTimeout+0xaa>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8005cb4:	68fb      	ldr	r3, [r7, #12]
 8005cb6:	681b      	ldr	r3, [r3, #0]
 8005cb8:	681a      	ldr	r2, [r3, #0]
 8005cba:	68bb      	ldr	r3, [r7, #8]
 8005cbc:	4013      	ands	r3, r2
 8005cbe:	68ba      	ldr	r2, [r7, #8]
 8005cc0:	429a      	cmp	r2, r3
 8005cc2:	bf0c      	ite	eq
 8005cc4:	2301      	moveq	r3, #1
 8005cc6:	2300      	movne	r3, #0
 8005cc8:	b2db      	uxtb	r3, r3
 8005cca:	461a      	mov	r2, r3
 8005ccc:	79fb      	ldrb	r3, [r7, #7]
 8005cce:	429a      	cmp	r2, r3
 8005cd0:	d0b4      	beq.n	8005c3c <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 8005cd2:	2300      	movs	r3, #0
}
 8005cd4:	4618      	mov	r0, r3
 8005cd6:	3718      	adds	r7, #24
 8005cd8:	46bd      	mov	sp, r7
 8005cda:	bd80      	pop	{r7, pc}

08005cdc <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 8005cdc:	b480      	push	{r7}
 8005cde:	b095      	sub	sp, #84	@ 0x54
 8005ce0:	af00      	add	r7, sp, #0
 8005ce2:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8005ce4:	687b      	ldr	r3, [r7, #4]
 8005ce6:	681b      	ldr	r3, [r3, #0]
 8005ce8:	330c      	adds	r3, #12
 8005cea:	637b      	str	r3, [r7, #52]	@ 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005cec:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8005cee:	e853 3f00 	ldrex	r3, [r3]
 8005cf2:	633b      	str	r3, [r7, #48]	@ 0x30
   return(result);
 8005cf4:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005cf6:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 8005cfa:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8005cfc:	687b      	ldr	r3, [r7, #4]
 8005cfe:	681b      	ldr	r3, [r3, #0]
 8005d00:	330c      	adds	r3, #12
 8005d02:	6cfa      	ldr	r2, [r7, #76]	@ 0x4c
 8005d04:	643a      	str	r2, [r7, #64]	@ 0x40
 8005d06:	63fb      	str	r3, [r7, #60]	@ 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005d08:	6bf9      	ldr	r1, [r7, #60]	@ 0x3c
 8005d0a:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 8005d0c:	e841 2300 	strex	r3, r2, [r1]
 8005d10:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
 8005d12:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8005d14:	2b00      	cmp	r3, #0
 8005d16:	d1e5      	bne.n	8005ce4 <UART_EndRxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8005d18:	687b      	ldr	r3, [r7, #4]
 8005d1a:	681b      	ldr	r3, [r3, #0]
 8005d1c:	3314      	adds	r3, #20
 8005d1e:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005d20:	6a3b      	ldr	r3, [r7, #32]
 8005d22:	e853 3f00 	ldrex	r3, [r3]
 8005d26:	61fb      	str	r3, [r7, #28]
   return(result);
 8005d28:	69fb      	ldr	r3, [r7, #28]
 8005d2a:	f023 0301 	bic.w	r3, r3, #1
 8005d2e:	64bb      	str	r3, [r7, #72]	@ 0x48
 8005d30:	687b      	ldr	r3, [r7, #4]
 8005d32:	681b      	ldr	r3, [r3, #0]
 8005d34:	3314      	adds	r3, #20
 8005d36:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 8005d38:	62fa      	str	r2, [r7, #44]	@ 0x2c
 8005d3a:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005d3c:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 8005d3e:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8005d40:	e841 2300 	strex	r3, r2, [r1]
 8005d44:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 8005d46:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005d48:	2b00      	cmp	r3, #0
 8005d4a:	d1e5      	bne.n	8005d18 <UART_EndRxTransfer+0x3c>

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8005d4c:	687b      	ldr	r3, [r7, #4]
 8005d4e:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8005d50:	2b01      	cmp	r3, #1
 8005d52:	d119      	bne.n	8005d88 <UART_EndRxTransfer+0xac>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8005d54:	687b      	ldr	r3, [r7, #4]
 8005d56:	681b      	ldr	r3, [r3, #0]
 8005d58:	330c      	adds	r3, #12
 8005d5a:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005d5c:	68fb      	ldr	r3, [r7, #12]
 8005d5e:	e853 3f00 	ldrex	r3, [r3]
 8005d62:	60bb      	str	r3, [r7, #8]
   return(result);
 8005d64:	68bb      	ldr	r3, [r7, #8]
 8005d66:	f023 0310 	bic.w	r3, r3, #16
 8005d6a:	647b      	str	r3, [r7, #68]	@ 0x44
 8005d6c:	687b      	ldr	r3, [r7, #4]
 8005d6e:	681b      	ldr	r3, [r3, #0]
 8005d70:	330c      	adds	r3, #12
 8005d72:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 8005d74:	61ba      	str	r2, [r7, #24]
 8005d76:	617b      	str	r3, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005d78:	6979      	ldr	r1, [r7, #20]
 8005d7a:	69ba      	ldr	r2, [r7, #24]
 8005d7c:	e841 2300 	strex	r3, r2, [r1]
 8005d80:	613b      	str	r3, [r7, #16]
   return(result);
 8005d82:	693b      	ldr	r3, [r7, #16]
 8005d84:	2b00      	cmp	r3, #0
 8005d86:	d1e5      	bne.n	8005d54 <UART_EndRxTransfer+0x78>
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 8005d88:	687b      	ldr	r3, [r7, #4]
 8005d8a:	2220      	movs	r2, #32
 8005d8c:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8005d90:	687b      	ldr	r3, [r7, #4]
 8005d92:	2200      	movs	r2, #0
 8005d94:	631a      	str	r2, [r3, #48]	@ 0x30
}
 8005d96:	bf00      	nop
 8005d98:	3754      	adds	r7, #84	@ 0x54
 8005d9a:	46bd      	mov	sp, r7
 8005d9c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005da0:	4770      	bx	lr
	...

08005da4 <UART_SetConfig>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_SetConfig(UART_HandleTypeDef *huart)
{
 8005da4:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8005da8:	b0c0      	sub	sp, #256	@ 0x100
 8005daa:	af00      	add	r7, sp, #0
 8005dac:	f8c7 00f4 	str.w	r0, [r7, #244]	@ 0xf4
  assert_param(IS_UART_MODE(huart->Init.Mode));

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits
     according to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8005db0:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8005db4:	681b      	ldr	r3, [r3, #0]
 8005db6:	691b      	ldr	r3, [r3, #16]
 8005db8:	f423 5040 	bic.w	r0, r3, #12288	@ 0x3000
 8005dbc:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8005dc0:	68d9      	ldr	r1, [r3, #12]
 8005dc2:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8005dc6:	681a      	ldr	r2, [r3, #0]
 8005dc8:	ea40 0301 	orr.w	r3, r0, r1
 8005dcc:	6113      	str	r3, [r2, #16]
     Set the M bits according to huart->Init.WordLength value
     Set PCE and PS bits according to huart->Init.Parity value
     Set TE and RE bits according to huart->Init.Mode value
     Set OVER8 bit according to huart->Init.OverSampling value */

  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
 8005dce:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8005dd2:	689a      	ldr	r2, [r3, #8]
 8005dd4:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8005dd8:	691b      	ldr	r3, [r3, #16]
 8005dda:	431a      	orrs	r2, r3
 8005ddc:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8005de0:	695b      	ldr	r3, [r3, #20]
 8005de2:	431a      	orrs	r2, r3
 8005de4:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8005de8:	69db      	ldr	r3, [r3, #28]
 8005dea:	4313      	orrs	r3, r2
 8005dec:	f8c7 30f8 	str.w	r3, [r7, #248]	@ 0xf8
  MODIFY_REG(huart->Instance->CR1,
 8005df0:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8005df4:	681b      	ldr	r3, [r3, #0]
 8005df6:	68db      	ldr	r3, [r3, #12]
 8005df8:	f423 4116 	bic.w	r1, r3, #38400	@ 0x9600
 8005dfc:	f021 010c 	bic.w	r1, r1, #12
 8005e00:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8005e04:	681a      	ldr	r2, [r3, #0]
 8005e06:	f8d7 30f8 	ldr.w	r3, [r7, #248]	@ 0xf8
 8005e0a:	430b      	orrs	r3, r1
 8005e0c:	60d3      	str	r3, [r2, #12]
             (uint32_t)(USART_CR1_M | USART_CR1_PCE | USART_CR1_PS | USART_CR1_TE | USART_CR1_RE | USART_CR1_OVER8),
             tmpreg);

  /*-------------------------- USART CR3 Configuration -----------------------*/
  /* Configure the UART HFC: Set CTSE and RTSE bits according to huart->Init.HwFlowCtl value */
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE), huart->Init.HwFlowCtl);
 8005e0e:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8005e12:	681b      	ldr	r3, [r3, #0]
 8005e14:	695b      	ldr	r3, [r3, #20]
 8005e16:	f423 7040 	bic.w	r0, r3, #768	@ 0x300
 8005e1a:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8005e1e:	6999      	ldr	r1, [r3, #24]
 8005e20:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8005e24:	681a      	ldr	r2, [r3, #0]
 8005e26:	ea40 0301 	orr.w	r3, r0, r1
 8005e2a:	6153      	str	r3, [r2, #20]
    if ((huart->Instance == USART1) || (huart->Instance == USART6) || (huart->Instance == UART9) || (huart->Instance == UART10))
    {
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#elif defined(USART6)
    if ((huart->Instance == USART1) || (huart->Instance == USART6))
 8005e2c:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8005e30:	681a      	ldr	r2, [r3, #0]
 8005e32:	4b8f      	ldr	r3, [pc, #572]	@ (8006070 <UART_SetConfig+0x2cc>)
 8005e34:	429a      	cmp	r2, r3
 8005e36:	d005      	beq.n	8005e44 <UART_SetConfig+0xa0>
 8005e38:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8005e3c:	681a      	ldr	r2, [r3, #0]
 8005e3e:	4b8d      	ldr	r3, [pc, #564]	@ (8006074 <UART_SetConfig+0x2d0>)
 8005e40:	429a      	cmp	r2, r3
 8005e42:	d104      	bne.n	8005e4e <UART_SetConfig+0xaa>
    {
      pclk = HAL_RCC_GetPCLK2Freq();
 8005e44:	f7fe ff10 	bl	8004c68 <HAL_RCC_GetPCLK2Freq>
 8005e48:	f8c7 00fc 	str.w	r0, [r7, #252]	@ 0xfc
 8005e4c:	e003      	b.n	8005e56 <UART_SetConfig+0xb2>
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#endif /* USART6 */
    else
    {
      pclk = HAL_RCC_GetPCLK1Freq();
 8005e4e:	f7fe fef7 	bl	8004c40 <HAL_RCC_GetPCLK1Freq>
 8005e52:	f8c7 00fc 	str.w	r0, [r7, #252]	@ 0xfc
    }
  /*-------------------------- USART BRR Configuration ---------------------*/
  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8005e56:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8005e5a:	69db      	ldr	r3, [r3, #28]
 8005e5c:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8005e60:	f040 810c 	bne.w	800607c <UART_SetConfig+0x2d8>
  {
    huart->Instance->BRR = UART_BRR_SAMPLING8(pclk, huart->Init.BaudRate);
 8005e64:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8005e68:	2200      	movs	r2, #0
 8005e6a:	f8c7 30e8 	str.w	r3, [r7, #232]	@ 0xe8
 8005e6e:	f8c7 20ec 	str.w	r2, [r7, #236]	@ 0xec
 8005e72:	e9d7 453a 	ldrd	r4, r5, [r7, #232]	@ 0xe8
 8005e76:	4622      	mov	r2, r4
 8005e78:	462b      	mov	r3, r5
 8005e7a:	1891      	adds	r1, r2, r2
 8005e7c:	65b9      	str	r1, [r7, #88]	@ 0x58
 8005e7e:	415b      	adcs	r3, r3
 8005e80:	65fb      	str	r3, [r7, #92]	@ 0x5c
 8005e82:	e9d7 2316 	ldrd	r2, r3, [r7, #88]	@ 0x58
 8005e86:	4621      	mov	r1, r4
 8005e88:	eb12 0801 	adds.w	r8, r2, r1
 8005e8c:	4629      	mov	r1, r5
 8005e8e:	eb43 0901 	adc.w	r9, r3, r1
 8005e92:	f04f 0200 	mov.w	r2, #0
 8005e96:	f04f 0300 	mov.w	r3, #0
 8005e9a:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 8005e9e:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 8005ea2:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 8005ea6:	4690      	mov	r8, r2
 8005ea8:	4699      	mov	r9, r3
 8005eaa:	4623      	mov	r3, r4
 8005eac:	eb18 0303 	adds.w	r3, r8, r3
 8005eb0:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
 8005eb4:	462b      	mov	r3, r5
 8005eb6:	eb49 0303 	adc.w	r3, r9, r3
 8005eba:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
 8005ebe:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8005ec2:	685b      	ldr	r3, [r3, #4]
 8005ec4:	2200      	movs	r2, #0
 8005ec6:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
 8005eca:	f8c7 20dc 	str.w	r2, [r7, #220]	@ 0xdc
 8005ece:	e9d7 1236 	ldrd	r1, r2, [r7, #216]	@ 0xd8
 8005ed2:	460b      	mov	r3, r1
 8005ed4:	18db      	adds	r3, r3, r3
 8005ed6:	653b      	str	r3, [r7, #80]	@ 0x50
 8005ed8:	4613      	mov	r3, r2
 8005eda:	eb42 0303 	adc.w	r3, r2, r3
 8005ede:	657b      	str	r3, [r7, #84]	@ 0x54
 8005ee0:	e9d7 2314 	ldrd	r2, r3, [r7, #80]	@ 0x50
 8005ee4:	e9d7 0138 	ldrd	r0, r1, [r7, #224]	@ 0xe0
 8005ee8:	f7fa f9da 	bl	80002a0 <__aeabi_uldivmod>
 8005eec:	4602      	mov	r2, r0
 8005eee:	460b      	mov	r3, r1
 8005ef0:	4b61      	ldr	r3, [pc, #388]	@ (8006078 <UART_SetConfig+0x2d4>)
 8005ef2:	fba3 2302 	umull	r2, r3, r3, r2
 8005ef6:	095b      	lsrs	r3, r3, #5
 8005ef8:	011c      	lsls	r4, r3, #4
 8005efa:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8005efe:	2200      	movs	r2, #0
 8005f00:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
 8005f04:	f8c7 20d4 	str.w	r2, [r7, #212]	@ 0xd4
 8005f08:	e9d7 8934 	ldrd	r8, r9, [r7, #208]	@ 0xd0
 8005f0c:	4642      	mov	r2, r8
 8005f0e:	464b      	mov	r3, r9
 8005f10:	1891      	adds	r1, r2, r2
 8005f12:	64b9      	str	r1, [r7, #72]	@ 0x48
 8005f14:	415b      	adcs	r3, r3
 8005f16:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8005f18:	e9d7 2312 	ldrd	r2, r3, [r7, #72]	@ 0x48
 8005f1c:	4641      	mov	r1, r8
 8005f1e:	eb12 0a01 	adds.w	sl, r2, r1
 8005f22:	4649      	mov	r1, r9
 8005f24:	eb43 0b01 	adc.w	fp, r3, r1
 8005f28:	f04f 0200 	mov.w	r2, #0
 8005f2c:	f04f 0300 	mov.w	r3, #0
 8005f30:	ea4f 03cb 	mov.w	r3, fp, lsl #3
 8005f34:	ea43 735a 	orr.w	r3, r3, sl, lsr #29
 8005f38:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 8005f3c:	4692      	mov	sl, r2
 8005f3e:	469b      	mov	fp, r3
 8005f40:	4643      	mov	r3, r8
 8005f42:	eb1a 0303 	adds.w	r3, sl, r3
 8005f46:	f8c7 30c8 	str.w	r3, [r7, #200]	@ 0xc8
 8005f4a:	464b      	mov	r3, r9
 8005f4c:	eb4b 0303 	adc.w	r3, fp, r3
 8005f50:	f8c7 30cc 	str.w	r3, [r7, #204]	@ 0xcc
 8005f54:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8005f58:	685b      	ldr	r3, [r3, #4]
 8005f5a:	2200      	movs	r2, #0
 8005f5c:	f8c7 30c0 	str.w	r3, [r7, #192]	@ 0xc0
 8005f60:	f8c7 20c4 	str.w	r2, [r7, #196]	@ 0xc4
 8005f64:	e9d7 1230 	ldrd	r1, r2, [r7, #192]	@ 0xc0
 8005f68:	460b      	mov	r3, r1
 8005f6a:	18db      	adds	r3, r3, r3
 8005f6c:	643b      	str	r3, [r7, #64]	@ 0x40
 8005f6e:	4613      	mov	r3, r2
 8005f70:	eb42 0303 	adc.w	r3, r2, r3
 8005f74:	647b      	str	r3, [r7, #68]	@ 0x44
 8005f76:	e9d7 2310 	ldrd	r2, r3, [r7, #64]	@ 0x40
 8005f7a:	e9d7 0132 	ldrd	r0, r1, [r7, #200]	@ 0xc8
 8005f7e:	f7fa f98f 	bl	80002a0 <__aeabi_uldivmod>
 8005f82:	4602      	mov	r2, r0
 8005f84:	460b      	mov	r3, r1
 8005f86:	4611      	mov	r1, r2
 8005f88:	4b3b      	ldr	r3, [pc, #236]	@ (8006078 <UART_SetConfig+0x2d4>)
 8005f8a:	fba3 2301 	umull	r2, r3, r3, r1
 8005f8e:	095b      	lsrs	r3, r3, #5
 8005f90:	2264      	movs	r2, #100	@ 0x64
 8005f92:	fb02 f303 	mul.w	r3, r2, r3
 8005f96:	1acb      	subs	r3, r1, r3
 8005f98:	00db      	lsls	r3, r3, #3
 8005f9a:	f103 0232 	add.w	r2, r3, #50	@ 0x32
 8005f9e:	4b36      	ldr	r3, [pc, #216]	@ (8006078 <UART_SetConfig+0x2d4>)
 8005fa0:	fba3 2302 	umull	r2, r3, r3, r2
 8005fa4:	095b      	lsrs	r3, r3, #5
 8005fa6:	005b      	lsls	r3, r3, #1
 8005fa8:	f403 73f8 	and.w	r3, r3, #496	@ 0x1f0
 8005fac:	441c      	add	r4, r3
 8005fae:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8005fb2:	2200      	movs	r2, #0
 8005fb4:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
 8005fb8:	f8c7 20bc 	str.w	r2, [r7, #188]	@ 0xbc
 8005fbc:	e9d7 892e 	ldrd	r8, r9, [r7, #184]	@ 0xb8
 8005fc0:	4642      	mov	r2, r8
 8005fc2:	464b      	mov	r3, r9
 8005fc4:	1891      	adds	r1, r2, r2
 8005fc6:	63b9      	str	r1, [r7, #56]	@ 0x38
 8005fc8:	415b      	adcs	r3, r3
 8005fca:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8005fcc:	e9d7 230e 	ldrd	r2, r3, [r7, #56]	@ 0x38
 8005fd0:	4641      	mov	r1, r8
 8005fd2:	1851      	adds	r1, r2, r1
 8005fd4:	6339      	str	r1, [r7, #48]	@ 0x30
 8005fd6:	4649      	mov	r1, r9
 8005fd8:	414b      	adcs	r3, r1
 8005fda:	637b      	str	r3, [r7, #52]	@ 0x34
 8005fdc:	f04f 0200 	mov.w	r2, #0
 8005fe0:	f04f 0300 	mov.w	r3, #0
 8005fe4:	e9d7 ab0c 	ldrd	sl, fp, [r7, #48]	@ 0x30
 8005fe8:	4659      	mov	r1, fp
 8005fea:	00cb      	lsls	r3, r1, #3
 8005fec:	4651      	mov	r1, sl
 8005fee:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 8005ff2:	4651      	mov	r1, sl
 8005ff4:	00ca      	lsls	r2, r1, #3
 8005ff6:	4610      	mov	r0, r2
 8005ff8:	4619      	mov	r1, r3
 8005ffa:	4603      	mov	r3, r0
 8005ffc:	4642      	mov	r2, r8
 8005ffe:	189b      	adds	r3, r3, r2
 8006000:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
 8006004:	464b      	mov	r3, r9
 8006006:	460a      	mov	r2, r1
 8006008:	eb42 0303 	adc.w	r3, r2, r3
 800600c:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
 8006010:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8006014:	685b      	ldr	r3, [r3, #4]
 8006016:	2200      	movs	r2, #0
 8006018:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
 800601c:	f8c7 20ac 	str.w	r2, [r7, #172]	@ 0xac
 8006020:	e9d7 122a 	ldrd	r1, r2, [r7, #168]	@ 0xa8
 8006024:	460b      	mov	r3, r1
 8006026:	18db      	adds	r3, r3, r3
 8006028:	62bb      	str	r3, [r7, #40]	@ 0x28
 800602a:	4613      	mov	r3, r2
 800602c:	eb42 0303 	adc.w	r3, r2, r3
 8006030:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8006032:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	@ 0x28
 8006036:	e9d7 012c 	ldrd	r0, r1, [r7, #176]	@ 0xb0
 800603a:	f7fa f931 	bl	80002a0 <__aeabi_uldivmod>
 800603e:	4602      	mov	r2, r0
 8006040:	460b      	mov	r3, r1
 8006042:	4b0d      	ldr	r3, [pc, #52]	@ (8006078 <UART_SetConfig+0x2d4>)
 8006044:	fba3 1302 	umull	r1, r3, r3, r2
 8006048:	095b      	lsrs	r3, r3, #5
 800604a:	2164      	movs	r1, #100	@ 0x64
 800604c:	fb01 f303 	mul.w	r3, r1, r3
 8006050:	1ad3      	subs	r3, r2, r3
 8006052:	00db      	lsls	r3, r3, #3
 8006054:	3332      	adds	r3, #50	@ 0x32
 8006056:	4a08      	ldr	r2, [pc, #32]	@ (8006078 <UART_SetConfig+0x2d4>)
 8006058:	fba2 2303 	umull	r2, r3, r2, r3
 800605c:	095b      	lsrs	r3, r3, #5
 800605e:	f003 0207 	and.w	r2, r3, #7
 8006062:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8006066:	681b      	ldr	r3, [r3, #0]
 8006068:	4422      	add	r2, r4
 800606a:	609a      	str	r2, [r3, #8]
  }
  else
  {
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
  }
}
 800606c:	e106      	b.n	800627c <UART_SetConfig+0x4d8>
 800606e:	bf00      	nop
 8006070:	40011000 	.word	0x40011000
 8006074:	40011400 	.word	0x40011400
 8006078:	51eb851f 	.word	0x51eb851f
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
 800607c:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8006080:	2200      	movs	r2, #0
 8006082:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
 8006086:	f8c7 20a4 	str.w	r2, [r7, #164]	@ 0xa4
 800608a:	e9d7 8928 	ldrd	r8, r9, [r7, #160]	@ 0xa0
 800608e:	4642      	mov	r2, r8
 8006090:	464b      	mov	r3, r9
 8006092:	1891      	adds	r1, r2, r2
 8006094:	6239      	str	r1, [r7, #32]
 8006096:	415b      	adcs	r3, r3
 8006098:	627b      	str	r3, [r7, #36]	@ 0x24
 800609a:	e9d7 2308 	ldrd	r2, r3, [r7, #32]
 800609e:	4641      	mov	r1, r8
 80060a0:	1854      	adds	r4, r2, r1
 80060a2:	4649      	mov	r1, r9
 80060a4:	eb43 0501 	adc.w	r5, r3, r1
 80060a8:	f04f 0200 	mov.w	r2, #0
 80060ac:	f04f 0300 	mov.w	r3, #0
 80060b0:	00eb      	lsls	r3, r5, #3
 80060b2:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 80060b6:	00e2      	lsls	r2, r4, #3
 80060b8:	4614      	mov	r4, r2
 80060ba:	461d      	mov	r5, r3
 80060bc:	4643      	mov	r3, r8
 80060be:	18e3      	adds	r3, r4, r3
 80060c0:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
 80060c4:	464b      	mov	r3, r9
 80060c6:	eb45 0303 	adc.w	r3, r5, r3
 80060ca:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
 80060ce:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80060d2:	685b      	ldr	r3, [r3, #4]
 80060d4:	2200      	movs	r2, #0
 80060d6:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
 80060da:	f8c7 2094 	str.w	r2, [r7, #148]	@ 0x94
 80060de:	f04f 0200 	mov.w	r2, #0
 80060e2:	f04f 0300 	mov.w	r3, #0
 80060e6:	e9d7 4524 	ldrd	r4, r5, [r7, #144]	@ 0x90
 80060ea:	4629      	mov	r1, r5
 80060ec:	008b      	lsls	r3, r1, #2
 80060ee:	4621      	mov	r1, r4
 80060f0:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 80060f4:	4621      	mov	r1, r4
 80060f6:	008a      	lsls	r2, r1, #2
 80060f8:	e9d7 0126 	ldrd	r0, r1, [r7, #152]	@ 0x98
 80060fc:	f7fa f8d0 	bl	80002a0 <__aeabi_uldivmod>
 8006100:	4602      	mov	r2, r0
 8006102:	460b      	mov	r3, r1
 8006104:	4b60      	ldr	r3, [pc, #384]	@ (8006288 <UART_SetConfig+0x4e4>)
 8006106:	fba3 2302 	umull	r2, r3, r3, r2
 800610a:	095b      	lsrs	r3, r3, #5
 800610c:	011c      	lsls	r4, r3, #4
 800610e:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8006112:	2200      	movs	r2, #0
 8006114:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
 8006118:	f8c7 208c 	str.w	r2, [r7, #140]	@ 0x8c
 800611c:	e9d7 8922 	ldrd	r8, r9, [r7, #136]	@ 0x88
 8006120:	4642      	mov	r2, r8
 8006122:	464b      	mov	r3, r9
 8006124:	1891      	adds	r1, r2, r2
 8006126:	61b9      	str	r1, [r7, #24]
 8006128:	415b      	adcs	r3, r3
 800612a:	61fb      	str	r3, [r7, #28]
 800612c:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 8006130:	4641      	mov	r1, r8
 8006132:	1851      	adds	r1, r2, r1
 8006134:	6139      	str	r1, [r7, #16]
 8006136:	4649      	mov	r1, r9
 8006138:	414b      	adcs	r3, r1
 800613a:	617b      	str	r3, [r7, #20]
 800613c:	f04f 0200 	mov.w	r2, #0
 8006140:	f04f 0300 	mov.w	r3, #0
 8006144:	e9d7 ab04 	ldrd	sl, fp, [r7, #16]
 8006148:	4659      	mov	r1, fp
 800614a:	00cb      	lsls	r3, r1, #3
 800614c:	4651      	mov	r1, sl
 800614e:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 8006152:	4651      	mov	r1, sl
 8006154:	00ca      	lsls	r2, r1, #3
 8006156:	4610      	mov	r0, r2
 8006158:	4619      	mov	r1, r3
 800615a:	4603      	mov	r3, r0
 800615c:	4642      	mov	r2, r8
 800615e:	189b      	adds	r3, r3, r2
 8006160:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
 8006164:	464b      	mov	r3, r9
 8006166:	460a      	mov	r2, r1
 8006168:	eb42 0303 	adc.w	r3, r2, r3
 800616c:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
 8006170:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8006174:	685b      	ldr	r3, [r3, #4]
 8006176:	2200      	movs	r2, #0
 8006178:	67bb      	str	r3, [r7, #120]	@ 0x78
 800617a:	67fa      	str	r2, [r7, #124]	@ 0x7c
 800617c:	f04f 0200 	mov.w	r2, #0
 8006180:	f04f 0300 	mov.w	r3, #0
 8006184:	e9d7 891e 	ldrd	r8, r9, [r7, #120]	@ 0x78
 8006188:	4649      	mov	r1, r9
 800618a:	008b      	lsls	r3, r1, #2
 800618c:	4641      	mov	r1, r8
 800618e:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 8006192:	4641      	mov	r1, r8
 8006194:	008a      	lsls	r2, r1, #2
 8006196:	e9d7 0120 	ldrd	r0, r1, [r7, #128]	@ 0x80
 800619a:	f7fa f881 	bl	80002a0 <__aeabi_uldivmod>
 800619e:	4602      	mov	r2, r0
 80061a0:	460b      	mov	r3, r1
 80061a2:	4611      	mov	r1, r2
 80061a4:	4b38      	ldr	r3, [pc, #224]	@ (8006288 <UART_SetConfig+0x4e4>)
 80061a6:	fba3 2301 	umull	r2, r3, r3, r1
 80061aa:	095b      	lsrs	r3, r3, #5
 80061ac:	2264      	movs	r2, #100	@ 0x64
 80061ae:	fb02 f303 	mul.w	r3, r2, r3
 80061b2:	1acb      	subs	r3, r1, r3
 80061b4:	011b      	lsls	r3, r3, #4
 80061b6:	3332      	adds	r3, #50	@ 0x32
 80061b8:	4a33      	ldr	r2, [pc, #204]	@ (8006288 <UART_SetConfig+0x4e4>)
 80061ba:	fba2 2303 	umull	r2, r3, r2, r3
 80061be:	095b      	lsrs	r3, r3, #5
 80061c0:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 80061c4:	441c      	add	r4, r3
 80061c6:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 80061ca:	2200      	movs	r2, #0
 80061cc:	673b      	str	r3, [r7, #112]	@ 0x70
 80061ce:	677a      	str	r2, [r7, #116]	@ 0x74
 80061d0:	e9d7 891c 	ldrd	r8, r9, [r7, #112]	@ 0x70
 80061d4:	4642      	mov	r2, r8
 80061d6:	464b      	mov	r3, r9
 80061d8:	1891      	adds	r1, r2, r2
 80061da:	60b9      	str	r1, [r7, #8]
 80061dc:	415b      	adcs	r3, r3
 80061de:	60fb      	str	r3, [r7, #12]
 80061e0:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 80061e4:	4641      	mov	r1, r8
 80061e6:	1851      	adds	r1, r2, r1
 80061e8:	6039      	str	r1, [r7, #0]
 80061ea:	4649      	mov	r1, r9
 80061ec:	414b      	adcs	r3, r1
 80061ee:	607b      	str	r3, [r7, #4]
 80061f0:	f04f 0200 	mov.w	r2, #0
 80061f4:	f04f 0300 	mov.w	r3, #0
 80061f8:	e9d7 ab00 	ldrd	sl, fp, [r7]
 80061fc:	4659      	mov	r1, fp
 80061fe:	00cb      	lsls	r3, r1, #3
 8006200:	4651      	mov	r1, sl
 8006202:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 8006206:	4651      	mov	r1, sl
 8006208:	00ca      	lsls	r2, r1, #3
 800620a:	4610      	mov	r0, r2
 800620c:	4619      	mov	r1, r3
 800620e:	4603      	mov	r3, r0
 8006210:	4642      	mov	r2, r8
 8006212:	189b      	adds	r3, r3, r2
 8006214:	66bb      	str	r3, [r7, #104]	@ 0x68
 8006216:	464b      	mov	r3, r9
 8006218:	460a      	mov	r2, r1
 800621a:	eb42 0303 	adc.w	r3, r2, r3
 800621e:	66fb      	str	r3, [r7, #108]	@ 0x6c
 8006220:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8006224:	685b      	ldr	r3, [r3, #4]
 8006226:	2200      	movs	r2, #0
 8006228:	663b      	str	r3, [r7, #96]	@ 0x60
 800622a:	667a      	str	r2, [r7, #100]	@ 0x64
 800622c:	f04f 0200 	mov.w	r2, #0
 8006230:	f04f 0300 	mov.w	r3, #0
 8006234:	e9d7 8918 	ldrd	r8, r9, [r7, #96]	@ 0x60
 8006238:	4649      	mov	r1, r9
 800623a:	008b      	lsls	r3, r1, #2
 800623c:	4641      	mov	r1, r8
 800623e:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 8006242:	4641      	mov	r1, r8
 8006244:	008a      	lsls	r2, r1, #2
 8006246:	e9d7 011a 	ldrd	r0, r1, [r7, #104]	@ 0x68
 800624a:	f7fa f829 	bl	80002a0 <__aeabi_uldivmod>
 800624e:	4602      	mov	r2, r0
 8006250:	460b      	mov	r3, r1
 8006252:	4b0d      	ldr	r3, [pc, #52]	@ (8006288 <UART_SetConfig+0x4e4>)
 8006254:	fba3 1302 	umull	r1, r3, r3, r2
 8006258:	095b      	lsrs	r3, r3, #5
 800625a:	2164      	movs	r1, #100	@ 0x64
 800625c:	fb01 f303 	mul.w	r3, r1, r3
 8006260:	1ad3      	subs	r3, r2, r3
 8006262:	011b      	lsls	r3, r3, #4
 8006264:	3332      	adds	r3, #50	@ 0x32
 8006266:	4a08      	ldr	r2, [pc, #32]	@ (8006288 <UART_SetConfig+0x4e4>)
 8006268:	fba2 2303 	umull	r2, r3, r2, r3
 800626c:	095b      	lsrs	r3, r3, #5
 800626e:	f003 020f 	and.w	r2, r3, #15
 8006272:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8006276:	681b      	ldr	r3, [r3, #0]
 8006278:	4422      	add	r2, r4
 800627a:	609a      	str	r2, [r3, #8]
}
 800627c:	bf00      	nop
 800627e:	f507 7780 	add.w	r7, r7, #256	@ 0x100
 8006282:	46bd      	mov	sp, r7
 8006284:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 8006288:	51eb851f 	.word	0x51eb851f

0800628c <__NVIC_SetPriority>:
{
 800628c:	b480      	push	{r7}
 800628e:	b083      	sub	sp, #12
 8006290:	af00      	add	r7, sp, #0
 8006292:	4603      	mov	r3, r0
 8006294:	6039      	str	r1, [r7, #0]
 8006296:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8006298:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800629c:	2b00      	cmp	r3, #0
 800629e:	db0a      	blt.n	80062b6 <__NVIC_SetPriority+0x2a>
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80062a0:	683b      	ldr	r3, [r7, #0]
 80062a2:	b2da      	uxtb	r2, r3
 80062a4:	490c      	ldr	r1, [pc, #48]	@ (80062d8 <__NVIC_SetPriority+0x4c>)
 80062a6:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80062aa:	0112      	lsls	r2, r2, #4
 80062ac:	b2d2      	uxtb	r2, r2
 80062ae:	440b      	add	r3, r1
 80062b0:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
}
 80062b4:	e00a      	b.n	80062cc <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80062b6:	683b      	ldr	r3, [r7, #0]
 80062b8:	b2da      	uxtb	r2, r3
 80062ba:	4908      	ldr	r1, [pc, #32]	@ (80062dc <__NVIC_SetPriority+0x50>)
 80062bc:	79fb      	ldrb	r3, [r7, #7]
 80062be:	f003 030f 	and.w	r3, r3, #15
 80062c2:	3b04      	subs	r3, #4
 80062c4:	0112      	lsls	r2, r2, #4
 80062c6:	b2d2      	uxtb	r2, r2
 80062c8:	440b      	add	r3, r1
 80062ca:	761a      	strb	r2, [r3, #24]
}
 80062cc:	bf00      	nop
 80062ce:	370c      	adds	r7, #12
 80062d0:	46bd      	mov	sp, r7
 80062d2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80062d6:	4770      	bx	lr
 80062d8:	e000e100 	.word	0xe000e100
 80062dc:	e000ed00 	.word	0xe000ed00

080062e0 <SysTick_Handler>:

/*
  SysTick handler implementation that also clears overflow flag.
*/
#if (USE_CUSTOM_SYSTICK_HANDLER_IMPLEMENTATION == 0)
void SysTick_Handler (void) {
 80062e0:	b580      	push	{r7, lr}
 80062e2:	af00      	add	r7, sp, #0
  /* Clear overflow flag */
  SysTick->CTRL;
 80062e4:	4b05      	ldr	r3, [pc, #20]	@ (80062fc <SysTick_Handler+0x1c>)
 80062e6:	681b      	ldr	r3, [r3, #0]

  if (xTaskGetSchedulerState() != taskSCHEDULER_NOT_STARTED) {
 80062e8:	f001 fe0e 	bl	8007f08 <xTaskGetSchedulerState>
 80062ec:	4603      	mov	r3, r0
 80062ee:	2b01      	cmp	r3, #1
 80062f0:	d001      	beq.n	80062f6 <SysTick_Handler+0x16>
    /* Call tick handler */
    xPortSysTickHandler();
 80062f2:	f002 fc09 	bl	8008b08 <xPortSysTickHandler>
  }
}
 80062f6:	bf00      	nop
 80062f8:	bd80      	pop	{r7, pc}
 80062fa:	bf00      	nop
 80062fc:	e000e010 	.word	0xe000e010

08006300 <SVC_Setup>:
#endif /* SysTick */

/*
  Setup SVC to reset value.
*/
__STATIC_INLINE void SVC_Setup (void) {
 8006300:	b580      	push	{r7, lr}
 8006302:	af00      	add	r7, sp, #0
#if (__ARM_ARCH_7A__ == 0U)
  /* Service Call interrupt might be configured before kernel start     */
  /* and when its priority is lower or equal to BASEPRI, svc intruction */
  /* causes a Hard Fault.                                               */
  NVIC_SetPriority (SVCall_IRQ_NBR, 0U);
 8006304:	2100      	movs	r1, #0
 8006306:	f06f 0004 	mvn.w	r0, #4
 800630a:	f7ff ffbf 	bl	800628c <__NVIC_SetPriority>
#endif
}
 800630e:	bf00      	nop
 8006310:	bd80      	pop	{r7, pc}
	...

08006314 <osKernelInitialize>:
static uint32_t OS_Tick_GetOverflow (void);
/* Get OS Tick interval */
static uint32_t OS_Tick_GetInterval (void);
/*---------------------------------------------------------------------------*/

osStatus_t osKernelInitialize (void) {
 8006314:	b480      	push	{r7}
 8006316:	b083      	sub	sp, #12
 8006318:	af00      	add	r7, sp, #0
 */
__STATIC_FORCEINLINE uint32_t __get_IPSR(void)
{
  uint32_t result;

  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 800631a:	f3ef 8305 	mrs	r3, IPSR
 800631e:	603b      	str	r3, [r7, #0]
  return(result);
 8006320:	683b      	ldr	r3, [r7, #0]
  osStatus_t stat;

  if (IS_IRQ()) {
 8006322:	2b00      	cmp	r3, #0
 8006324:	d003      	beq.n	800632e <osKernelInitialize+0x1a>
    stat = osErrorISR;
 8006326:	f06f 0305 	mvn.w	r3, #5
 800632a:	607b      	str	r3, [r7, #4]
 800632c:	e00c      	b.n	8006348 <osKernelInitialize+0x34>
  }
  else {
    if (KernelState == osKernelInactive) {
 800632e:	4b0a      	ldr	r3, [pc, #40]	@ (8006358 <osKernelInitialize+0x44>)
 8006330:	681b      	ldr	r3, [r3, #0]
 8006332:	2b00      	cmp	r3, #0
 8006334:	d105      	bne.n	8006342 <osKernelInitialize+0x2e>
        EvrFreeRTOSSetup(0U);
      #endif
      #if defined(USE_FreeRTOS_HEAP_5) && (HEAP_5_REGION_SETUP == 1)
        vPortDefineHeapRegions (configHEAP_5_REGIONS);
      #endif
      KernelState = osKernelReady;
 8006336:	4b08      	ldr	r3, [pc, #32]	@ (8006358 <osKernelInitialize+0x44>)
 8006338:	2201      	movs	r2, #1
 800633a:	601a      	str	r2, [r3, #0]
      stat = osOK;
 800633c:	2300      	movs	r3, #0
 800633e:	607b      	str	r3, [r7, #4]
 8006340:	e002      	b.n	8006348 <osKernelInitialize+0x34>
    } else {
      stat = osError;
 8006342:	f04f 33ff 	mov.w	r3, #4294967295
 8006346:	607b      	str	r3, [r7, #4]
    }
  }

  return (stat);
 8006348:	687b      	ldr	r3, [r7, #4]
}
 800634a:	4618      	mov	r0, r3
 800634c:	370c      	adds	r7, #12
 800634e:	46bd      	mov	sp, r7
 8006350:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006354:	4770      	bx	lr
 8006356:	bf00      	nop
 8006358:	20008240 	.word	0x20008240

0800635c <osKernelStart>:
  }

  return (state);
}

osStatus_t osKernelStart (void) {
 800635c:	b580      	push	{r7, lr}
 800635e:	b082      	sub	sp, #8
 8006360:	af00      	add	r7, sp, #0
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 8006362:	f3ef 8305 	mrs	r3, IPSR
 8006366:	603b      	str	r3, [r7, #0]
  return(result);
 8006368:	683b      	ldr	r3, [r7, #0]
  osStatus_t stat;

  if (IS_IRQ()) {
 800636a:	2b00      	cmp	r3, #0
 800636c:	d003      	beq.n	8006376 <osKernelStart+0x1a>
    stat = osErrorISR;
 800636e:	f06f 0305 	mvn.w	r3, #5
 8006372:	607b      	str	r3, [r7, #4]
 8006374:	e010      	b.n	8006398 <osKernelStart+0x3c>
  }
  else {
    if (KernelState == osKernelReady) {
 8006376:	4b0b      	ldr	r3, [pc, #44]	@ (80063a4 <osKernelStart+0x48>)
 8006378:	681b      	ldr	r3, [r3, #0]
 800637a:	2b01      	cmp	r3, #1
 800637c:	d109      	bne.n	8006392 <osKernelStart+0x36>
      /* Ensure SVC priority is at the reset value */
      SVC_Setup();
 800637e:	f7ff ffbf 	bl	8006300 <SVC_Setup>
      /* Change state to enable IRQ masking check */
      KernelState = osKernelRunning;
 8006382:	4b08      	ldr	r3, [pc, #32]	@ (80063a4 <osKernelStart+0x48>)
 8006384:	2202      	movs	r2, #2
 8006386:	601a      	str	r2, [r3, #0]
      /* Start the kernel scheduler */
      vTaskStartScheduler();
 8006388:	f001 f95a 	bl	8007640 <vTaskStartScheduler>
      stat = osOK;
 800638c:	2300      	movs	r3, #0
 800638e:	607b      	str	r3, [r7, #4]
 8006390:	e002      	b.n	8006398 <osKernelStart+0x3c>
    } else {
      stat = osError;
 8006392:	f04f 33ff 	mov.w	r3, #4294967295
 8006396:	607b      	str	r3, [r7, #4]
    }
  }

  return (stat);
 8006398:	687b      	ldr	r3, [r7, #4]
}
 800639a:	4618      	mov	r0, r3
 800639c:	3708      	adds	r7, #8
 800639e:	46bd      	mov	sp, r7
 80063a0:	bd80      	pop	{r7, pc}
 80063a2:	bf00      	nop
 80063a4:	20008240 	.word	0x20008240

080063a8 <osThreadNew>:
  return (configCPU_CLOCK_HZ);
}

/*---------------------------------------------------------------------------*/

osThreadId_t osThreadNew (osThreadFunc_t func, void *argument, const osThreadAttr_t *attr) {
 80063a8:	b580      	push	{r7, lr}
 80063aa:	b08e      	sub	sp, #56	@ 0x38
 80063ac:	af04      	add	r7, sp, #16
 80063ae:	60f8      	str	r0, [r7, #12]
 80063b0:	60b9      	str	r1, [r7, #8]
 80063b2:	607a      	str	r2, [r7, #4]
  uint32_t stack;
  TaskHandle_t hTask;
  UBaseType_t prio;
  int32_t mem;

  hTask = NULL;
 80063b4:	2300      	movs	r3, #0
 80063b6:	613b      	str	r3, [r7, #16]
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 80063b8:	f3ef 8305 	mrs	r3, IPSR
 80063bc:	617b      	str	r3, [r7, #20]
  return(result);
 80063be:	697b      	ldr	r3, [r7, #20]

  if (!IS_IRQ() && (func != NULL)) {
 80063c0:	2b00      	cmp	r3, #0
 80063c2:	d17e      	bne.n	80064c2 <osThreadNew+0x11a>
 80063c4:	68fb      	ldr	r3, [r7, #12]
 80063c6:	2b00      	cmp	r3, #0
 80063c8:	d07b      	beq.n	80064c2 <osThreadNew+0x11a>
    stack = configMINIMAL_STACK_SIZE;
 80063ca:	2380      	movs	r3, #128	@ 0x80
 80063cc:	623b      	str	r3, [r7, #32]
    prio  = (UBaseType_t)osPriorityNormal;
 80063ce:	2318      	movs	r3, #24
 80063d0:	61fb      	str	r3, [r7, #28]

    name = NULL;
 80063d2:	2300      	movs	r3, #0
 80063d4:	627b      	str	r3, [r7, #36]	@ 0x24
    mem  = -1;
 80063d6:	f04f 33ff 	mov.w	r3, #4294967295
 80063da:	61bb      	str	r3, [r7, #24]

    if (attr != NULL) {
 80063dc:	687b      	ldr	r3, [r7, #4]
 80063de:	2b00      	cmp	r3, #0
 80063e0:	d045      	beq.n	800646e <osThreadNew+0xc6>
      if (attr->name != NULL) {
 80063e2:	687b      	ldr	r3, [r7, #4]
 80063e4:	681b      	ldr	r3, [r3, #0]
 80063e6:	2b00      	cmp	r3, #0
 80063e8:	d002      	beq.n	80063f0 <osThreadNew+0x48>
        name = attr->name;
 80063ea:	687b      	ldr	r3, [r7, #4]
 80063ec:	681b      	ldr	r3, [r3, #0]
 80063ee:	627b      	str	r3, [r7, #36]	@ 0x24
      }
      if (attr->priority != osPriorityNone) {
 80063f0:	687b      	ldr	r3, [r7, #4]
 80063f2:	699b      	ldr	r3, [r3, #24]
 80063f4:	2b00      	cmp	r3, #0
 80063f6:	d002      	beq.n	80063fe <osThreadNew+0x56>
        prio = (UBaseType_t)attr->priority;
 80063f8:	687b      	ldr	r3, [r7, #4]
 80063fa:	699b      	ldr	r3, [r3, #24]
 80063fc:	61fb      	str	r3, [r7, #28]
      }

      if ((prio < osPriorityIdle) || (prio > osPriorityISR) || ((attr->attr_bits & osThreadJoinable) == osThreadJoinable)) {
 80063fe:	69fb      	ldr	r3, [r7, #28]
 8006400:	2b00      	cmp	r3, #0
 8006402:	d008      	beq.n	8006416 <osThreadNew+0x6e>
 8006404:	69fb      	ldr	r3, [r7, #28]
 8006406:	2b38      	cmp	r3, #56	@ 0x38
 8006408:	d805      	bhi.n	8006416 <osThreadNew+0x6e>
 800640a:	687b      	ldr	r3, [r7, #4]
 800640c:	685b      	ldr	r3, [r3, #4]
 800640e:	f003 0301 	and.w	r3, r3, #1
 8006412:	2b00      	cmp	r3, #0
 8006414:	d001      	beq.n	800641a <osThreadNew+0x72>
        return (NULL);
 8006416:	2300      	movs	r3, #0
 8006418:	e054      	b.n	80064c4 <osThreadNew+0x11c>
      }

      if (attr->stack_size > 0U) {
 800641a:	687b      	ldr	r3, [r7, #4]
 800641c:	695b      	ldr	r3, [r3, #20]
 800641e:	2b00      	cmp	r3, #0
 8006420:	d003      	beq.n	800642a <osThreadNew+0x82>
        /* In FreeRTOS stack is not in bytes, but in sizeof(StackType_t) which is 4 on ARM ports.       */
        /* Stack size should be therefore 4 byte aligned in order to avoid division caused side effects */
        stack = attr->stack_size / sizeof(StackType_t);
 8006422:	687b      	ldr	r3, [r7, #4]
 8006424:	695b      	ldr	r3, [r3, #20]
 8006426:	089b      	lsrs	r3, r3, #2
 8006428:	623b      	str	r3, [r7, #32]
      }

      if ((attr->cb_mem    != NULL) && (attr->cb_size    >= sizeof(StaticTask_t)) &&
 800642a:	687b      	ldr	r3, [r7, #4]
 800642c:	689b      	ldr	r3, [r3, #8]
 800642e:	2b00      	cmp	r3, #0
 8006430:	d00e      	beq.n	8006450 <osThreadNew+0xa8>
 8006432:	687b      	ldr	r3, [r7, #4]
 8006434:	68db      	ldr	r3, [r3, #12]
 8006436:	2ba7      	cmp	r3, #167	@ 0xa7
 8006438:	d90a      	bls.n	8006450 <osThreadNew+0xa8>
          (attr->stack_mem != NULL) && (attr->stack_size >  0U)) {
 800643a:	687b      	ldr	r3, [r7, #4]
 800643c:	691b      	ldr	r3, [r3, #16]
      if ((attr->cb_mem    != NULL) && (attr->cb_size    >= sizeof(StaticTask_t)) &&
 800643e:	2b00      	cmp	r3, #0
 8006440:	d006      	beq.n	8006450 <osThreadNew+0xa8>
          (attr->stack_mem != NULL) && (attr->stack_size >  0U)) {
 8006442:	687b      	ldr	r3, [r7, #4]
 8006444:	695b      	ldr	r3, [r3, #20]
 8006446:	2b00      	cmp	r3, #0
 8006448:	d002      	beq.n	8006450 <osThreadNew+0xa8>
        mem = 1;
 800644a:	2301      	movs	r3, #1
 800644c:	61bb      	str	r3, [r7, #24]
 800644e:	e010      	b.n	8006472 <osThreadNew+0xca>
      }
      else {
        if ((attr->cb_mem == NULL) && (attr->cb_size == 0U) && (attr->stack_mem == NULL)) {
 8006450:	687b      	ldr	r3, [r7, #4]
 8006452:	689b      	ldr	r3, [r3, #8]
 8006454:	2b00      	cmp	r3, #0
 8006456:	d10c      	bne.n	8006472 <osThreadNew+0xca>
 8006458:	687b      	ldr	r3, [r7, #4]
 800645a:	68db      	ldr	r3, [r3, #12]
 800645c:	2b00      	cmp	r3, #0
 800645e:	d108      	bne.n	8006472 <osThreadNew+0xca>
 8006460:	687b      	ldr	r3, [r7, #4]
 8006462:	691b      	ldr	r3, [r3, #16]
 8006464:	2b00      	cmp	r3, #0
 8006466:	d104      	bne.n	8006472 <osThreadNew+0xca>
          mem = 0;
 8006468:	2300      	movs	r3, #0
 800646a:	61bb      	str	r3, [r7, #24]
 800646c:	e001      	b.n	8006472 <osThreadNew+0xca>
        }
      }
    }
    else {
      mem = 0;
 800646e:	2300      	movs	r3, #0
 8006470:	61bb      	str	r3, [r7, #24]
    }

    if (mem == 1) {
 8006472:	69bb      	ldr	r3, [r7, #24]
 8006474:	2b01      	cmp	r3, #1
 8006476:	d110      	bne.n	800649a <osThreadNew+0xf2>
      #if (configSUPPORT_STATIC_ALLOCATION == 1)
        hTask = xTaskCreateStatic ((TaskFunction_t)func, name, stack, argument, prio, (StackType_t  *)attr->stack_mem,
 8006478:	687b      	ldr	r3, [r7, #4]
 800647a:	691b      	ldr	r3, [r3, #16]
                                                                                      (StaticTask_t *)attr->cb_mem);
 800647c:	687a      	ldr	r2, [r7, #4]
 800647e:	6892      	ldr	r2, [r2, #8]
        hTask = xTaskCreateStatic ((TaskFunction_t)func, name, stack, argument, prio, (StackType_t  *)attr->stack_mem,
 8006480:	9202      	str	r2, [sp, #8]
 8006482:	9301      	str	r3, [sp, #4]
 8006484:	69fb      	ldr	r3, [r7, #28]
 8006486:	9300      	str	r3, [sp, #0]
 8006488:	68bb      	ldr	r3, [r7, #8]
 800648a:	6a3a      	ldr	r2, [r7, #32]
 800648c:	6a79      	ldr	r1, [r7, #36]	@ 0x24
 800648e:	68f8      	ldr	r0, [r7, #12]
 8006490:	f000 fe44 	bl	800711c <xTaskCreateStatic>
 8006494:	4603      	mov	r3, r0
 8006496:	613b      	str	r3, [r7, #16]
 8006498:	e013      	b.n	80064c2 <osThreadNew+0x11a>
      #endif
    }
    else {
      if (mem == 0) {
 800649a:	69bb      	ldr	r3, [r7, #24]
 800649c:	2b00      	cmp	r3, #0
 800649e:	d110      	bne.n	80064c2 <osThreadNew+0x11a>
        #if (configSUPPORT_DYNAMIC_ALLOCATION == 1)
          if (xTaskCreate ((TaskFunction_t)func, name, (uint16_t)stack, argument, prio, &hTask) != pdPASS) {
 80064a0:	6a3b      	ldr	r3, [r7, #32]
 80064a2:	b29a      	uxth	r2, r3
 80064a4:	f107 0310 	add.w	r3, r7, #16
 80064a8:	9301      	str	r3, [sp, #4]
 80064aa:	69fb      	ldr	r3, [r7, #28]
 80064ac:	9300      	str	r3, [sp, #0]
 80064ae:	68bb      	ldr	r3, [r7, #8]
 80064b0:	6a79      	ldr	r1, [r7, #36]	@ 0x24
 80064b2:	68f8      	ldr	r0, [r7, #12]
 80064b4:	f000 fe92 	bl	80071dc <xTaskCreate>
 80064b8:	4603      	mov	r3, r0
 80064ba:	2b01      	cmp	r3, #1
 80064bc:	d001      	beq.n	80064c2 <osThreadNew+0x11a>
            hTask = NULL;
 80064be:	2300      	movs	r3, #0
 80064c0:	613b      	str	r3, [r7, #16]
        #endif
      }
    }
  }

  return ((osThreadId_t)hTask);
 80064c2:	693b      	ldr	r3, [r7, #16]
}
 80064c4:	4618      	mov	r0, r3
 80064c6:	3728      	adds	r7, #40	@ 0x28
 80064c8:	46bd      	mov	sp, r7
 80064ca:	bd80      	pop	{r7, pc}

080064cc <osThreadSetPriority>:
  }

  return (sz);
}

osStatus_t osThreadSetPriority (osThreadId_t thread_id, osPriority_t priority) {
 80064cc:	b580      	push	{r7, lr}
 80064ce:	b086      	sub	sp, #24
 80064d0:	af00      	add	r7, sp, #0
 80064d2:	6078      	str	r0, [r7, #4]
 80064d4:	6039      	str	r1, [r7, #0]
  TaskHandle_t hTask = (TaskHandle_t)thread_id;
 80064d6:	687b      	ldr	r3, [r7, #4]
 80064d8:	613b      	str	r3, [r7, #16]
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 80064da:	f3ef 8305 	mrs	r3, IPSR
 80064de:	60fb      	str	r3, [r7, #12]
  return(result);
 80064e0:	68fb      	ldr	r3, [r7, #12]
  osStatus_t stat;

  if (IS_IRQ()) {
 80064e2:	2b00      	cmp	r3, #0
 80064e4:	d003      	beq.n	80064ee <osThreadSetPriority+0x22>
    stat = osErrorISR;
 80064e6:	f06f 0305 	mvn.w	r3, #5
 80064ea:	617b      	str	r3, [r7, #20]
 80064ec:	e013      	b.n	8006516 <osThreadSetPriority+0x4a>
  }
  else if ((hTask == NULL) || (priority < osPriorityIdle) || (priority > osPriorityISR)) {
 80064ee:	693b      	ldr	r3, [r7, #16]
 80064f0:	2b00      	cmp	r3, #0
 80064f2:	d005      	beq.n	8006500 <osThreadSetPriority+0x34>
 80064f4:	683b      	ldr	r3, [r7, #0]
 80064f6:	2b00      	cmp	r3, #0
 80064f8:	dd02      	ble.n	8006500 <osThreadSetPriority+0x34>
 80064fa:	683b      	ldr	r3, [r7, #0]
 80064fc:	2b38      	cmp	r3, #56	@ 0x38
 80064fe:	dd03      	ble.n	8006508 <osThreadSetPriority+0x3c>
    stat = osErrorParameter;
 8006500:	f06f 0303 	mvn.w	r3, #3
 8006504:	617b      	str	r3, [r7, #20]
 8006506:	e006      	b.n	8006516 <osThreadSetPriority+0x4a>
  }
  else {
    stat = osOK;
 8006508:	2300      	movs	r3, #0
 800650a:	617b      	str	r3, [r7, #20]
    vTaskPrioritySet (hTask, (UBaseType_t)priority);
 800650c:	683b      	ldr	r3, [r7, #0]
 800650e:	4619      	mov	r1, r3
 8006510:	6938      	ldr	r0, [r7, #16]
 8006512:	f000 fff7 	bl	8007504 <vTaskPrioritySet>
  }

  return (stat);
 8006516:	697b      	ldr	r3, [r7, #20]
}
 8006518:	4618      	mov	r0, r3
 800651a:	3718      	adds	r7, #24
 800651c:	46bd      	mov	sp, r7
 800651e:	bd80      	pop	{r7, pc}

08006520 <osDelay>:
  /* Return flags before clearing */
  return (rflags);
}
#endif /* (configUSE_OS2_THREAD_FLAGS == 1) */

osStatus_t osDelay (uint32_t ticks) {
 8006520:	b580      	push	{r7, lr}
 8006522:	b084      	sub	sp, #16
 8006524:	af00      	add	r7, sp, #0
 8006526:	6078      	str	r0, [r7, #4]
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 8006528:	f3ef 8305 	mrs	r3, IPSR
 800652c:	60bb      	str	r3, [r7, #8]
  return(result);
 800652e:	68bb      	ldr	r3, [r7, #8]
  osStatus_t stat;

  if (IS_IRQ()) {
 8006530:	2b00      	cmp	r3, #0
 8006532:	d003      	beq.n	800653c <osDelay+0x1c>
    stat = osErrorISR;
 8006534:	f06f 0305 	mvn.w	r3, #5
 8006538:	60fb      	str	r3, [r7, #12]
 800653a:	e007      	b.n	800654c <osDelay+0x2c>
  }
  else {
    stat = osOK;
 800653c:	2300      	movs	r3, #0
 800653e:	60fb      	str	r3, [r7, #12]

    if (ticks != 0U) {
 8006540:	687b      	ldr	r3, [r7, #4]
 8006542:	2b00      	cmp	r3, #0
 8006544:	d002      	beq.n	800654c <osDelay+0x2c>
      vTaskDelay(ticks);
 8006546:	6878      	ldr	r0, [r7, #4]
 8006548:	f000 ffa6 	bl	8007498 <vTaskDelay>
    }
  }

  return (stat);
 800654c:	68fb      	ldr	r3, [r7, #12]
}
 800654e:	4618      	mov	r0, r3
 8006550:	3710      	adds	r7, #16
 8006552:	46bd      	mov	sp, r7
 8006554:	bd80      	pop	{r7, pc}
	...

08006558 <vApplicationGetIdleTaskMemory>:

/*
  vApplicationGetIdleTaskMemory gets called when configSUPPORT_STATIC_ALLOCATION
  equals to 1 and is required for static memory allocation support.
*/
__WEAK void vApplicationGetIdleTaskMemory (StaticTask_t **ppxIdleTaskTCBBuffer, StackType_t **ppxIdleTaskStackBuffer, uint32_t *pulIdleTaskStackSize) {
 8006558:	b480      	push	{r7}
 800655a:	b085      	sub	sp, #20
 800655c:	af00      	add	r7, sp, #0
 800655e:	60f8      	str	r0, [r7, #12]
 8006560:	60b9      	str	r1, [r7, #8]
 8006562:	607a      	str	r2, [r7, #4]
  /* Idle task control block and stack */
  static StaticTask_t Idle_TCB;
  static StackType_t  Idle_Stack[configMINIMAL_STACK_SIZE];

  *ppxIdleTaskTCBBuffer   = &Idle_TCB;
 8006564:	68fb      	ldr	r3, [r7, #12]
 8006566:	4a07      	ldr	r2, [pc, #28]	@ (8006584 <vApplicationGetIdleTaskMemory+0x2c>)
 8006568:	601a      	str	r2, [r3, #0]
  *ppxIdleTaskStackBuffer = &Idle_Stack[0];
 800656a:	68bb      	ldr	r3, [r7, #8]
 800656c:	4a06      	ldr	r2, [pc, #24]	@ (8006588 <vApplicationGetIdleTaskMemory+0x30>)
 800656e:	601a      	str	r2, [r3, #0]
  *pulIdleTaskStackSize   = (uint32_t)configMINIMAL_STACK_SIZE;
 8006570:	687b      	ldr	r3, [r7, #4]
 8006572:	2280      	movs	r2, #128	@ 0x80
 8006574:	601a      	str	r2, [r3, #0]
}
 8006576:	bf00      	nop
 8006578:	3714      	adds	r7, #20
 800657a:	46bd      	mov	sp, r7
 800657c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006580:	4770      	bx	lr
 8006582:	bf00      	nop
 8006584:	20008244 	.word	0x20008244
 8006588:	200082ec 	.word	0x200082ec

0800658c <vApplicationGetTimerTaskMemory>:

/*
  vApplicationGetTimerTaskMemory gets called when configSUPPORT_STATIC_ALLOCATION
  equals to 1 and is required for static memory allocation support.
*/
__WEAK void vApplicationGetTimerTaskMemory (StaticTask_t **ppxTimerTaskTCBBuffer, StackType_t **ppxTimerTaskStackBuffer, uint32_t *pulTimerTaskStackSize) {
 800658c:	b480      	push	{r7}
 800658e:	b085      	sub	sp, #20
 8006590:	af00      	add	r7, sp, #0
 8006592:	60f8      	str	r0, [r7, #12]
 8006594:	60b9      	str	r1, [r7, #8]
 8006596:	607a      	str	r2, [r7, #4]
  /* Timer task control block and stack */
  static StaticTask_t Timer_TCB;
  static StackType_t  Timer_Stack[configTIMER_TASK_STACK_DEPTH];

  *ppxTimerTaskTCBBuffer   = &Timer_TCB;
 8006598:	68fb      	ldr	r3, [r7, #12]
 800659a:	4a07      	ldr	r2, [pc, #28]	@ (80065b8 <vApplicationGetTimerTaskMemory+0x2c>)
 800659c:	601a      	str	r2, [r3, #0]
  *ppxTimerTaskStackBuffer = &Timer_Stack[0];
 800659e:	68bb      	ldr	r3, [r7, #8]
 80065a0:	4a06      	ldr	r2, [pc, #24]	@ (80065bc <vApplicationGetTimerTaskMemory+0x30>)
 80065a2:	601a      	str	r2, [r3, #0]
  *pulTimerTaskStackSize   = (uint32_t)configTIMER_TASK_STACK_DEPTH;
 80065a4:	687b      	ldr	r3, [r7, #4]
 80065a6:	f44f 7280 	mov.w	r2, #256	@ 0x100
 80065aa:	601a      	str	r2, [r3, #0]
}
 80065ac:	bf00      	nop
 80065ae:	3714      	adds	r7, #20
 80065b0:	46bd      	mov	sp, r7
 80065b2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80065b6:	4770      	bx	lr
 80065b8:	200084ec 	.word	0x200084ec
 80065bc:	20008594 	.word	0x20008594

080065c0 <vListInitialise>:
/*-----------------------------------------------------------
 * PUBLIC LIST API documented in list.h
 *----------------------------------------------------------*/

void vListInitialise( List_t * const pxList )
{
 80065c0:	b480      	push	{r7}
 80065c2:	b083      	sub	sp, #12
 80065c4:	af00      	add	r7, sp, #0
 80065c6:	6078      	str	r0, [r7, #4]
	/* The list structure contains a list item which is used to mark the
	end of the list.  To initialise the list the list end is inserted
	as the only list entry. */
	pxList->pxIndex = ( ListItem_t * ) &( pxList->xListEnd );			/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 80065c8:	687b      	ldr	r3, [r7, #4]
 80065ca:	f103 0208 	add.w	r2, r3, #8
 80065ce:	687b      	ldr	r3, [r7, #4]
 80065d0:	605a      	str	r2, [r3, #4]

	/* The list end value is the highest possible value in the list to
	ensure it remains at the end of the list. */
	pxList->xListEnd.xItemValue = portMAX_DELAY;
 80065d2:	687b      	ldr	r3, [r7, #4]
 80065d4:	f04f 32ff 	mov.w	r2, #4294967295
 80065d8:	609a      	str	r2, [r3, #8]

	/* The list end next and previous pointers point to itself so we know
	when the list is empty. */
	pxList->xListEnd.pxNext = ( ListItem_t * ) &( pxList->xListEnd );	/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 80065da:	687b      	ldr	r3, [r7, #4]
 80065dc:	f103 0208 	add.w	r2, r3, #8
 80065e0:	687b      	ldr	r3, [r7, #4]
 80065e2:	60da      	str	r2, [r3, #12]
	pxList->xListEnd.pxPrevious = ( ListItem_t * ) &( pxList->xListEnd );/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 80065e4:	687b      	ldr	r3, [r7, #4]
 80065e6:	f103 0208 	add.w	r2, r3, #8
 80065ea:	687b      	ldr	r3, [r7, #4]
 80065ec:	611a      	str	r2, [r3, #16]

	pxList->uxNumberOfItems = ( UBaseType_t ) 0U;
 80065ee:	687b      	ldr	r3, [r7, #4]
 80065f0:	2200      	movs	r2, #0
 80065f2:	601a      	str	r2, [r3, #0]

	/* Write known values into the list if
	configUSE_LIST_DATA_INTEGRITY_CHECK_BYTES is set to 1. */
	listSET_LIST_INTEGRITY_CHECK_1_VALUE( pxList );
	listSET_LIST_INTEGRITY_CHECK_2_VALUE( pxList );
}
 80065f4:	bf00      	nop
 80065f6:	370c      	adds	r7, #12
 80065f8:	46bd      	mov	sp, r7
 80065fa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80065fe:	4770      	bx	lr

08006600 <vListInitialiseItem>:
/*-----------------------------------------------------------*/

void vListInitialiseItem( ListItem_t * const pxItem )
{
 8006600:	b480      	push	{r7}
 8006602:	b083      	sub	sp, #12
 8006604:	af00      	add	r7, sp, #0
 8006606:	6078      	str	r0, [r7, #4]
	/* Make sure the list item is not recorded as being on a list. */
	pxItem->pxContainer = NULL;
 8006608:	687b      	ldr	r3, [r7, #4]
 800660a:	2200      	movs	r2, #0
 800660c:	611a      	str	r2, [r3, #16]

	/* Write known values into the list item if
	configUSE_LIST_DATA_INTEGRITY_CHECK_BYTES is set to 1. */
	listSET_FIRST_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );
	listSET_SECOND_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );
}
 800660e:	bf00      	nop
 8006610:	370c      	adds	r7, #12
 8006612:	46bd      	mov	sp, r7
 8006614:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006618:	4770      	bx	lr

0800661a <vListInsertEnd>:
/*-----------------------------------------------------------*/

void vListInsertEnd( List_t * const pxList, ListItem_t * const pxNewListItem )
{
 800661a:	b480      	push	{r7}
 800661c:	b085      	sub	sp, #20
 800661e:	af00      	add	r7, sp, #0
 8006620:	6078      	str	r0, [r7, #4]
 8006622:	6039      	str	r1, [r7, #0]
ListItem_t * const pxIndex = pxList->pxIndex;
 8006624:	687b      	ldr	r3, [r7, #4]
 8006626:	685b      	ldr	r3, [r3, #4]
 8006628:	60fb      	str	r3, [r7, #12]
	listTEST_LIST_ITEM_INTEGRITY( pxNewListItem );

	/* Insert a new list item into pxList, but rather than sort the list,
	makes the new list item the last item to be removed by a call to
	listGET_OWNER_OF_NEXT_ENTRY(). */
	pxNewListItem->pxNext = pxIndex;
 800662a:	683b      	ldr	r3, [r7, #0]
 800662c:	68fa      	ldr	r2, [r7, #12]
 800662e:	605a      	str	r2, [r3, #4]
	pxNewListItem->pxPrevious = pxIndex->pxPrevious;
 8006630:	68fb      	ldr	r3, [r7, #12]
 8006632:	689a      	ldr	r2, [r3, #8]
 8006634:	683b      	ldr	r3, [r7, #0]
 8006636:	609a      	str	r2, [r3, #8]

	/* Only used during decision coverage testing. */
	mtCOVERAGE_TEST_DELAY();

	pxIndex->pxPrevious->pxNext = pxNewListItem;
 8006638:	68fb      	ldr	r3, [r7, #12]
 800663a:	689b      	ldr	r3, [r3, #8]
 800663c:	683a      	ldr	r2, [r7, #0]
 800663e:	605a      	str	r2, [r3, #4]
	pxIndex->pxPrevious = pxNewListItem;
 8006640:	68fb      	ldr	r3, [r7, #12]
 8006642:	683a      	ldr	r2, [r7, #0]
 8006644:	609a      	str	r2, [r3, #8]

	/* Remember which list the item is in. */
	pxNewListItem->pxContainer = pxList;
 8006646:	683b      	ldr	r3, [r7, #0]
 8006648:	687a      	ldr	r2, [r7, #4]
 800664a:	611a      	str	r2, [r3, #16]

	( pxList->uxNumberOfItems )++;
 800664c:	687b      	ldr	r3, [r7, #4]
 800664e:	681b      	ldr	r3, [r3, #0]
 8006650:	1c5a      	adds	r2, r3, #1
 8006652:	687b      	ldr	r3, [r7, #4]
 8006654:	601a      	str	r2, [r3, #0]
}
 8006656:	bf00      	nop
 8006658:	3714      	adds	r7, #20
 800665a:	46bd      	mov	sp, r7
 800665c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006660:	4770      	bx	lr

08006662 <vListInsert>:
/*-----------------------------------------------------------*/

void vListInsert( List_t * const pxList, ListItem_t * const pxNewListItem )
{
 8006662:	b480      	push	{r7}
 8006664:	b085      	sub	sp, #20
 8006666:	af00      	add	r7, sp, #0
 8006668:	6078      	str	r0, [r7, #4]
 800666a:	6039      	str	r1, [r7, #0]
ListItem_t *pxIterator;
const TickType_t xValueOfInsertion = pxNewListItem->xItemValue;
 800666c:	683b      	ldr	r3, [r7, #0]
 800666e:	681b      	ldr	r3, [r3, #0]
 8006670:	60bb      	str	r3, [r7, #8]
	new list item should be placed after it.  This ensures that TCBs which are
	stored in ready lists (all of which have the same xItemValue value) get a
	share of the CPU.  However, if the xItemValue is the same as the back marker
	the iteration loop below will not end.  Therefore the value is checked
	first, and the algorithm slightly modified if necessary. */
	if( xValueOfInsertion == portMAX_DELAY )
 8006672:	68bb      	ldr	r3, [r7, #8]
 8006674:	f1b3 3fff 	cmp.w	r3, #4294967295
 8006678:	d103      	bne.n	8006682 <vListInsert+0x20>
	{
		pxIterator = pxList->xListEnd.pxPrevious;
 800667a:	687b      	ldr	r3, [r7, #4]
 800667c:	691b      	ldr	r3, [r3, #16]
 800667e:	60fb      	str	r3, [r7, #12]
 8006680:	e00c      	b.n	800669c <vListInsert+0x3a>
			4) Using a queue or semaphore before it has been initialised or
			   before the scheduler has been started (are interrupts firing
			   before vTaskStartScheduler() has been called?).
		**********************************************************************/

		for( pxIterator = ( ListItem_t * ) &( pxList->xListEnd ); pxIterator->pxNext->xItemValue <= xValueOfInsertion; pxIterator = pxIterator->pxNext ) /*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. *//*lint !e440 The iterator moves to a different value, not xValueOfInsertion. */
 8006682:	687b      	ldr	r3, [r7, #4]
 8006684:	3308      	adds	r3, #8
 8006686:	60fb      	str	r3, [r7, #12]
 8006688:	e002      	b.n	8006690 <vListInsert+0x2e>
 800668a:	68fb      	ldr	r3, [r7, #12]
 800668c:	685b      	ldr	r3, [r3, #4]
 800668e:	60fb      	str	r3, [r7, #12]
 8006690:	68fb      	ldr	r3, [r7, #12]
 8006692:	685b      	ldr	r3, [r3, #4]
 8006694:	681b      	ldr	r3, [r3, #0]
 8006696:	68ba      	ldr	r2, [r7, #8]
 8006698:	429a      	cmp	r2, r3
 800669a:	d2f6      	bcs.n	800668a <vListInsert+0x28>
			/* There is nothing to do here, just iterating to the wanted
			insertion position. */
		}
	}

	pxNewListItem->pxNext = pxIterator->pxNext;
 800669c:	68fb      	ldr	r3, [r7, #12]
 800669e:	685a      	ldr	r2, [r3, #4]
 80066a0:	683b      	ldr	r3, [r7, #0]
 80066a2:	605a      	str	r2, [r3, #4]
	pxNewListItem->pxNext->pxPrevious = pxNewListItem;
 80066a4:	683b      	ldr	r3, [r7, #0]
 80066a6:	685b      	ldr	r3, [r3, #4]
 80066a8:	683a      	ldr	r2, [r7, #0]
 80066aa:	609a      	str	r2, [r3, #8]
	pxNewListItem->pxPrevious = pxIterator;
 80066ac:	683b      	ldr	r3, [r7, #0]
 80066ae:	68fa      	ldr	r2, [r7, #12]
 80066b0:	609a      	str	r2, [r3, #8]
	pxIterator->pxNext = pxNewListItem;
 80066b2:	68fb      	ldr	r3, [r7, #12]
 80066b4:	683a      	ldr	r2, [r7, #0]
 80066b6:	605a      	str	r2, [r3, #4]

	/* Remember which list the item is in.  This allows fast removal of the
	item later. */
	pxNewListItem->pxContainer = pxList;
 80066b8:	683b      	ldr	r3, [r7, #0]
 80066ba:	687a      	ldr	r2, [r7, #4]
 80066bc:	611a      	str	r2, [r3, #16]

	( pxList->uxNumberOfItems )++;
 80066be:	687b      	ldr	r3, [r7, #4]
 80066c0:	681b      	ldr	r3, [r3, #0]
 80066c2:	1c5a      	adds	r2, r3, #1
 80066c4:	687b      	ldr	r3, [r7, #4]
 80066c6:	601a      	str	r2, [r3, #0]
}
 80066c8:	bf00      	nop
 80066ca:	3714      	adds	r7, #20
 80066cc:	46bd      	mov	sp, r7
 80066ce:	f85d 7b04 	ldr.w	r7, [sp], #4
 80066d2:	4770      	bx	lr

080066d4 <uxListRemove>:
/*-----------------------------------------------------------*/

UBaseType_t uxListRemove( ListItem_t * const pxItemToRemove )
{
 80066d4:	b480      	push	{r7}
 80066d6:	b085      	sub	sp, #20
 80066d8:	af00      	add	r7, sp, #0
 80066da:	6078      	str	r0, [r7, #4]
/* The list item knows which list it is in.  Obtain the list from the list
item. */
List_t * const pxList = pxItemToRemove->pxContainer;
 80066dc:	687b      	ldr	r3, [r7, #4]
 80066de:	691b      	ldr	r3, [r3, #16]
 80066e0:	60fb      	str	r3, [r7, #12]

	pxItemToRemove->pxNext->pxPrevious = pxItemToRemove->pxPrevious;
 80066e2:	687b      	ldr	r3, [r7, #4]
 80066e4:	685b      	ldr	r3, [r3, #4]
 80066e6:	687a      	ldr	r2, [r7, #4]
 80066e8:	6892      	ldr	r2, [r2, #8]
 80066ea:	609a      	str	r2, [r3, #8]
	pxItemToRemove->pxPrevious->pxNext = pxItemToRemove->pxNext;
 80066ec:	687b      	ldr	r3, [r7, #4]
 80066ee:	689b      	ldr	r3, [r3, #8]
 80066f0:	687a      	ldr	r2, [r7, #4]
 80066f2:	6852      	ldr	r2, [r2, #4]
 80066f4:	605a      	str	r2, [r3, #4]

	/* Only used during decision coverage testing. */
	mtCOVERAGE_TEST_DELAY();

	/* Make sure the index is left pointing to a valid item. */
	if( pxList->pxIndex == pxItemToRemove )
 80066f6:	68fb      	ldr	r3, [r7, #12]
 80066f8:	685b      	ldr	r3, [r3, #4]
 80066fa:	687a      	ldr	r2, [r7, #4]
 80066fc:	429a      	cmp	r2, r3
 80066fe:	d103      	bne.n	8006708 <uxListRemove+0x34>
	{
		pxList->pxIndex = pxItemToRemove->pxPrevious;
 8006700:	687b      	ldr	r3, [r7, #4]
 8006702:	689a      	ldr	r2, [r3, #8]
 8006704:	68fb      	ldr	r3, [r7, #12]
 8006706:	605a      	str	r2, [r3, #4]
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	pxItemToRemove->pxContainer = NULL;
 8006708:	687b      	ldr	r3, [r7, #4]
 800670a:	2200      	movs	r2, #0
 800670c:	611a      	str	r2, [r3, #16]
	( pxList->uxNumberOfItems )--;
 800670e:	68fb      	ldr	r3, [r7, #12]
 8006710:	681b      	ldr	r3, [r3, #0]
 8006712:	1e5a      	subs	r2, r3, #1
 8006714:	68fb      	ldr	r3, [r7, #12]
 8006716:	601a      	str	r2, [r3, #0]

	return pxList->uxNumberOfItems;
 8006718:	68fb      	ldr	r3, [r7, #12]
 800671a:	681b      	ldr	r3, [r3, #0]
}
 800671c:	4618      	mov	r0, r3
 800671e:	3714      	adds	r7, #20
 8006720:	46bd      	mov	sp, r7
 8006722:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006726:	4770      	bx	lr

08006728 <xQueueGenericReset>:
	}														\
	taskEXIT_CRITICAL()
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericReset( QueueHandle_t xQueue, BaseType_t xNewQueue )
{
 8006728:	b580      	push	{r7, lr}
 800672a:	b084      	sub	sp, #16
 800672c:	af00      	add	r7, sp, #0
 800672e:	6078      	str	r0, [r7, #4]
 8006730:	6039      	str	r1, [r7, #0]
Queue_t * const pxQueue = xQueue;
 8006732:	687b      	ldr	r3, [r7, #4]
 8006734:	60fb      	str	r3, [r7, #12]

	configASSERT( pxQueue );
 8006736:	68fb      	ldr	r3, [r7, #12]
 8006738:	2b00      	cmp	r3, #0
 800673a:	d10b      	bne.n	8006754 <xQueueGenericReset+0x2c>

portFORCE_INLINE static void vPortRaiseBASEPRI( void )
{
uint32_t ulNewBASEPRI;

	__asm volatile
 800673c:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8006740:	f383 8811 	msr	BASEPRI, r3
 8006744:	f3bf 8f6f 	isb	sy
 8006748:	f3bf 8f4f 	dsb	sy
 800674c:	60bb      	str	r3, [r7, #8]
		"	msr basepri, %0											\n" \
		"	isb														\n" \
		"	dsb														\n" \
		:"=r" (ulNewBASEPRI) : "i" ( configMAX_SYSCALL_INTERRUPT_PRIORITY ) : "memory"
	);
}
 800674e:	bf00      	nop
 8006750:	bf00      	nop
 8006752:	e7fd      	b.n	8006750 <xQueueGenericReset+0x28>

	taskENTER_CRITICAL();
 8006754:	f002 f948 	bl	80089e8 <vPortEnterCritical>
	{
		pxQueue->u.xQueue.pcTail = pxQueue->pcHead + ( pxQueue->uxLength * pxQueue->uxItemSize ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 8006758:	68fb      	ldr	r3, [r7, #12]
 800675a:	681a      	ldr	r2, [r3, #0]
 800675c:	68fb      	ldr	r3, [r7, #12]
 800675e:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8006760:	68f9      	ldr	r1, [r7, #12]
 8006762:	6c09      	ldr	r1, [r1, #64]	@ 0x40
 8006764:	fb01 f303 	mul.w	r3, r1, r3
 8006768:	441a      	add	r2, r3
 800676a:	68fb      	ldr	r3, [r7, #12]
 800676c:	609a      	str	r2, [r3, #8]
		pxQueue->uxMessagesWaiting = ( UBaseType_t ) 0U;
 800676e:	68fb      	ldr	r3, [r7, #12]
 8006770:	2200      	movs	r2, #0
 8006772:	639a      	str	r2, [r3, #56]	@ 0x38
		pxQueue->pcWriteTo = pxQueue->pcHead;
 8006774:	68fb      	ldr	r3, [r7, #12]
 8006776:	681a      	ldr	r2, [r3, #0]
 8006778:	68fb      	ldr	r3, [r7, #12]
 800677a:	605a      	str	r2, [r3, #4]
		pxQueue->u.xQueue.pcReadFrom = pxQueue->pcHead + ( ( pxQueue->uxLength - 1U ) * pxQueue->uxItemSize ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 800677c:	68fb      	ldr	r3, [r7, #12]
 800677e:	681a      	ldr	r2, [r3, #0]
 8006780:	68fb      	ldr	r3, [r7, #12]
 8006782:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8006784:	3b01      	subs	r3, #1
 8006786:	68f9      	ldr	r1, [r7, #12]
 8006788:	6c09      	ldr	r1, [r1, #64]	@ 0x40
 800678a:	fb01 f303 	mul.w	r3, r1, r3
 800678e:	441a      	add	r2, r3
 8006790:	68fb      	ldr	r3, [r7, #12]
 8006792:	60da      	str	r2, [r3, #12]
		pxQueue->cRxLock = queueUNLOCKED;
 8006794:	68fb      	ldr	r3, [r7, #12]
 8006796:	22ff      	movs	r2, #255	@ 0xff
 8006798:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
		pxQueue->cTxLock = queueUNLOCKED;
 800679c:	68fb      	ldr	r3, [r7, #12]
 800679e:	22ff      	movs	r2, #255	@ 0xff
 80067a0:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45

		if( xNewQueue == pdFALSE )
 80067a4:	683b      	ldr	r3, [r7, #0]
 80067a6:	2b00      	cmp	r3, #0
 80067a8:	d114      	bne.n	80067d4 <xQueueGenericReset+0xac>
			/* If there are tasks blocked waiting to read from the queue, then
			the tasks will remain blocked as after this function exits the queue
			will still be empty.  If there are tasks blocked waiting to write to
			the queue, then one should be unblocked as after this function exits
			it will be possible to write to it. */
			if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 80067aa:	68fb      	ldr	r3, [r7, #12]
 80067ac:	691b      	ldr	r3, [r3, #16]
 80067ae:	2b00      	cmp	r3, #0
 80067b0:	d01a      	beq.n	80067e8 <xQueueGenericReset+0xc0>
			{
				if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 80067b2:	68fb      	ldr	r3, [r7, #12]
 80067b4:	3310      	adds	r3, #16
 80067b6:	4618      	mov	r0, r3
 80067b8:	f001 f9e0 	bl	8007b7c <xTaskRemoveFromEventList>
 80067bc:	4603      	mov	r3, r0
 80067be:	2b00      	cmp	r3, #0
 80067c0:	d012      	beq.n	80067e8 <xQueueGenericReset+0xc0>
				{
					queueYIELD_IF_USING_PREEMPTION();
 80067c2:	4b0d      	ldr	r3, [pc, #52]	@ (80067f8 <xQueueGenericReset+0xd0>)
 80067c4:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 80067c8:	601a      	str	r2, [r3, #0]
 80067ca:	f3bf 8f4f 	dsb	sy
 80067ce:	f3bf 8f6f 	isb	sy
 80067d2:	e009      	b.n	80067e8 <xQueueGenericReset+0xc0>
			}
		}
		else
		{
			/* Ensure the event queues start in the correct state. */
			vListInitialise( &( pxQueue->xTasksWaitingToSend ) );
 80067d4:	68fb      	ldr	r3, [r7, #12]
 80067d6:	3310      	adds	r3, #16
 80067d8:	4618      	mov	r0, r3
 80067da:	f7ff fef1 	bl	80065c0 <vListInitialise>
			vListInitialise( &( pxQueue->xTasksWaitingToReceive ) );
 80067de:	68fb      	ldr	r3, [r7, #12]
 80067e0:	3324      	adds	r3, #36	@ 0x24
 80067e2:	4618      	mov	r0, r3
 80067e4:	f7ff feec 	bl	80065c0 <vListInitialise>
		}
	}
	taskEXIT_CRITICAL();
 80067e8:	f002 f930 	bl	8008a4c <vPortExitCritical>

	/* A value is returned for calling semantic consistency with previous
	versions. */
	return pdPASS;
 80067ec:	2301      	movs	r3, #1
}
 80067ee:	4618      	mov	r0, r3
 80067f0:	3710      	adds	r7, #16
 80067f2:	46bd      	mov	sp, r7
 80067f4:	bd80      	pop	{r7, pc}
 80067f6:	bf00      	nop
 80067f8:	e000ed04 	.word	0xe000ed04

080067fc <xQueueGenericCreateStatic>:
/*-----------------------------------------------------------*/

#if( configSUPPORT_STATIC_ALLOCATION == 1 )

	QueueHandle_t xQueueGenericCreateStatic( const UBaseType_t uxQueueLength, const UBaseType_t uxItemSize, uint8_t *pucQueueStorage, StaticQueue_t *pxStaticQueue, const uint8_t ucQueueType )
	{
 80067fc:	b580      	push	{r7, lr}
 80067fe:	b08e      	sub	sp, #56	@ 0x38
 8006800:	af02      	add	r7, sp, #8
 8006802:	60f8      	str	r0, [r7, #12]
 8006804:	60b9      	str	r1, [r7, #8]
 8006806:	607a      	str	r2, [r7, #4]
 8006808:	603b      	str	r3, [r7, #0]
	Queue_t *pxNewQueue;

		configASSERT( uxQueueLength > ( UBaseType_t ) 0 );
 800680a:	68fb      	ldr	r3, [r7, #12]
 800680c:	2b00      	cmp	r3, #0
 800680e:	d10b      	bne.n	8006828 <xQueueGenericCreateStatic+0x2c>
	__asm volatile
 8006810:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8006814:	f383 8811 	msr	BASEPRI, r3
 8006818:	f3bf 8f6f 	isb	sy
 800681c:	f3bf 8f4f 	dsb	sy
 8006820:	62bb      	str	r3, [r7, #40]	@ 0x28
}
 8006822:	bf00      	nop
 8006824:	bf00      	nop
 8006826:	e7fd      	b.n	8006824 <xQueueGenericCreateStatic+0x28>

		/* The StaticQueue_t structure and the queue storage area must be
		supplied. */
		configASSERT( pxStaticQueue != NULL );
 8006828:	683b      	ldr	r3, [r7, #0]
 800682a:	2b00      	cmp	r3, #0
 800682c:	d10b      	bne.n	8006846 <xQueueGenericCreateStatic+0x4a>
	__asm volatile
 800682e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8006832:	f383 8811 	msr	BASEPRI, r3
 8006836:	f3bf 8f6f 	isb	sy
 800683a:	f3bf 8f4f 	dsb	sy
 800683e:	627b      	str	r3, [r7, #36]	@ 0x24
}
 8006840:	bf00      	nop
 8006842:	bf00      	nop
 8006844:	e7fd      	b.n	8006842 <xQueueGenericCreateStatic+0x46>

		/* A queue storage area should be provided if the item size is not 0, and
		should not be provided if the item size is 0. */
		configASSERT( !( ( pucQueueStorage != NULL ) && ( uxItemSize == 0 ) ) );
 8006846:	687b      	ldr	r3, [r7, #4]
 8006848:	2b00      	cmp	r3, #0
 800684a:	d002      	beq.n	8006852 <xQueueGenericCreateStatic+0x56>
 800684c:	68bb      	ldr	r3, [r7, #8]
 800684e:	2b00      	cmp	r3, #0
 8006850:	d001      	beq.n	8006856 <xQueueGenericCreateStatic+0x5a>
 8006852:	2301      	movs	r3, #1
 8006854:	e000      	b.n	8006858 <xQueueGenericCreateStatic+0x5c>
 8006856:	2300      	movs	r3, #0
 8006858:	2b00      	cmp	r3, #0
 800685a:	d10b      	bne.n	8006874 <xQueueGenericCreateStatic+0x78>
	__asm volatile
 800685c:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8006860:	f383 8811 	msr	BASEPRI, r3
 8006864:	f3bf 8f6f 	isb	sy
 8006868:	f3bf 8f4f 	dsb	sy
 800686c:	623b      	str	r3, [r7, #32]
}
 800686e:	bf00      	nop
 8006870:	bf00      	nop
 8006872:	e7fd      	b.n	8006870 <xQueueGenericCreateStatic+0x74>
		configASSERT( !( ( pucQueueStorage == NULL ) && ( uxItemSize != 0 ) ) );
 8006874:	687b      	ldr	r3, [r7, #4]
 8006876:	2b00      	cmp	r3, #0
 8006878:	d102      	bne.n	8006880 <xQueueGenericCreateStatic+0x84>
 800687a:	68bb      	ldr	r3, [r7, #8]
 800687c:	2b00      	cmp	r3, #0
 800687e:	d101      	bne.n	8006884 <xQueueGenericCreateStatic+0x88>
 8006880:	2301      	movs	r3, #1
 8006882:	e000      	b.n	8006886 <xQueueGenericCreateStatic+0x8a>
 8006884:	2300      	movs	r3, #0
 8006886:	2b00      	cmp	r3, #0
 8006888:	d10b      	bne.n	80068a2 <xQueueGenericCreateStatic+0xa6>
	__asm volatile
 800688a:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800688e:	f383 8811 	msr	BASEPRI, r3
 8006892:	f3bf 8f6f 	isb	sy
 8006896:	f3bf 8f4f 	dsb	sy
 800689a:	61fb      	str	r3, [r7, #28]
}
 800689c:	bf00      	nop
 800689e:	bf00      	nop
 80068a0:	e7fd      	b.n	800689e <xQueueGenericCreateStatic+0xa2>
		#if( configASSERT_DEFINED == 1 )
		{
			/* Sanity check that the size of the structure used to declare a
			variable of type StaticQueue_t or StaticSemaphore_t equals the size of
			the real queue and semaphore structures. */
			volatile size_t xSize = sizeof( StaticQueue_t );
 80068a2:	2350      	movs	r3, #80	@ 0x50
 80068a4:	617b      	str	r3, [r7, #20]
			configASSERT( xSize == sizeof( Queue_t ) );
 80068a6:	697b      	ldr	r3, [r7, #20]
 80068a8:	2b50      	cmp	r3, #80	@ 0x50
 80068aa:	d00b      	beq.n	80068c4 <xQueueGenericCreateStatic+0xc8>
	__asm volatile
 80068ac:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80068b0:	f383 8811 	msr	BASEPRI, r3
 80068b4:	f3bf 8f6f 	isb	sy
 80068b8:	f3bf 8f4f 	dsb	sy
 80068bc:	61bb      	str	r3, [r7, #24]
}
 80068be:	bf00      	nop
 80068c0:	bf00      	nop
 80068c2:	e7fd      	b.n	80068c0 <xQueueGenericCreateStatic+0xc4>
			( void ) xSize; /* Keeps lint quiet when configASSERT() is not defined. */
 80068c4:	697b      	ldr	r3, [r7, #20]
		#endif /* configASSERT_DEFINED */

		/* The address of a statically allocated queue was passed in, use it.
		The address of a statically allocated storage area was also passed in
		but is already set. */
		pxNewQueue = ( Queue_t * ) pxStaticQueue; /*lint !e740 !e9087 Unusual cast is ok as the structures are designed to have the same alignment, and the size is checked by an assert. */
 80068c6:	683b      	ldr	r3, [r7, #0]
 80068c8:	62fb      	str	r3, [r7, #44]	@ 0x2c

		if( pxNewQueue != NULL )
 80068ca:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80068cc:	2b00      	cmp	r3, #0
 80068ce:	d00d      	beq.n	80068ec <xQueueGenericCreateStatic+0xf0>
			#if( configSUPPORT_DYNAMIC_ALLOCATION == 1 )
			{
				/* Queues can be allocated wither statically or dynamically, so
				note this queue was allocated statically in case the queue is
				later deleted. */
				pxNewQueue->ucStaticallyAllocated = pdTRUE;
 80068d0:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80068d2:	2201      	movs	r2, #1
 80068d4:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46
			}
			#endif /* configSUPPORT_DYNAMIC_ALLOCATION */

			prvInitialiseNewQueue( uxQueueLength, uxItemSize, pucQueueStorage, ucQueueType, pxNewQueue );
 80068d8:	f897 2038 	ldrb.w	r2, [r7, #56]	@ 0x38
 80068dc:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80068de:	9300      	str	r3, [sp, #0]
 80068e0:	4613      	mov	r3, r2
 80068e2:	687a      	ldr	r2, [r7, #4]
 80068e4:	68b9      	ldr	r1, [r7, #8]
 80068e6:	68f8      	ldr	r0, [r7, #12]
 80068e8:	f000 f805 	bl	80068f6 <prvInitialiseNewQueue>
		{
			traceQUEUE_CREATE_FAILED( ucQueueType );
			mtCOVERAGE_TEST_MARKER();
		}

		return pxNewQueue;
 80068ec:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
	}
 80068ee:	4618      	mov	r0, r3
 80068f0:	3730      	adds	r7, #48	@ 0x30
 80068f2:	46bd      	mov	sp, r7
 80068f4:	bd80      	pop	{r7, pc}

080068f6 <prvInitialiseNewQueue>:

#endif /* configSUPPORT_STATIC_ALLOCATION */
/*-----------------------------------------------------------*/

static void prvInitialiseNewQueue( const UBaseType_t uxQueueLength, const UBaseType_t uxItemSize, uint8_t *pucQueueStorage, const uint8_t ucQueueType, Queue_t *pxNewQueue )
{
 80068f6:	b580      	push	{r7, lr}
 80068f8:	b084      	sub	sp, #16
 80068fa:	af00      	add	r7, sp, #0
 80068fc:	60f8      	str	r0, [r7, #12]
 80068fe:	60b9      	str	r1, [r7, #8]
 8006900:	607a      	str	r2, [r7, #4]
 8006902:	70fb      	strb	r3, [r7, #3]
	/* Remove compiler warnings about unused parameters should
	configUSE_TRACE_FACILITY not be set to 1. */
	( void ) ucQueueType;

	if( uxItemSize == ( UBaseType_t ) 0 )
 8006904:	68bb      	ldr	r3, [r7, #8]
 8006906:	2b00      	cmp	r3, #0
 8006908:	d103      	bne.n	8006912 <prvInitialiseNewQueue+0x1c>
	{
		/* No RAM was allocated for the queue storage area, but PC head cannot
		be set to NULL because NULL is used as a key to say the queue is used as
		a mutex.  Therefore just set pcHead to point to the queue as a benign
		value that is known to be within the memory map. */
		pxNewQueue->pcHead = ( int8_t * ) pxNewQueue;
 800690a:	69bb      	ldr	r3, [r7, #24]
 800690c:	69ba      	ldr	r2, [r7, #24]
 800690e:	601a      	str	r2, [r3, #0]
 8006910:	e002      	b.n	8006918 <prvInitialiseNewQueue+0x22>
	}
	else
	{
		/* Set the head to the start of the queue storage area. */
		pxNewQueue->pcHead = ( int8_t * ) pucQueueStorage;
 8006912:	69bb      	ldr	r3, [r7, #24]
 8006914:	687a      	ldr	r2, [r7, #4]
 8006916:	601a      	str	r2, [r3, #0]
	}

	/* Initialise the queue members as described where the queue type is
	defined. */
	pxNewQueue->uxLength = uxQueueLength;
 8006918:	69bb      	ldr	r3, [r7, #24]
 800691a:	68fa      	ldr	r2, [r7, #12]
 800691c:	63da      	str	r2, [r3, #60]	@ 0x3c
	pxNewQueue->uxItemSize = uxItemSize;
 800691e:	69bb      	ldr	r3, [r7, #24]
 8006920:	68ba      	ldr	r2, [r7, #8]
 8006922:	641a      	str	r2, [r3, #64]	@ 0x40
	( void ) xQueueGenericReset( pxNewQueue, pdTRUE );
 8006924:	2101      	movs	r1, #1
 8006926:	69b8      	ldr	r0, [r7, #24]
 8006928:	f7ff fefe 	bl	8006728 <xQueueGenericReset>

	#if ( configUSE_TRACE_FACILITY == 1 )
	{
		pxNewQueue->ucQueueType = ucQueueType;
 800692c:	69bb      	ldr	r3, [r7, #24]
 800692e:	78fa      	ldrb	r2, [r7, #3]
 8006930:	f883 204c 	strb.w	r2, [r3, #76]	@ 0x4c
		pxNewQueue->pxQueueSetContainer = NULL;
	}
	#endif /* configUSE_QUEUE_SETS */

	traceQUEUE_CREATE( pxNewQueue );
}
 8006934:	bf00      	nop
 8006936:	3710      	adds	r7, #16
 8006938:	46bd      	mov	sp, r7
 800693a:	bd80      	pop	{r7, pc}

0800693c <xQueueGenericSend>:

#endif /* ( ( configUSE_COUNTING_SEMAPHORES == 1 ) && ( configSUPPORT_DYNAMIC_ALLOCATION == 1 ) ) */
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericSend( QueueHandle_t xQueue, const void * const pvItemToQueue, TickType_t xTicksToWait, const BaseType_t xCopyPosition )
{
 800693c:	b580      	push	{r7, lr}
 800693e:	b08e      	sub	sp, #56	@ 0x38
 8006940:	af00      	add	r7, sp, #0
 8006942:	60f8      	str	r0, [r7, #12]
 8006944:	60b9      	str	r1, [r7, #8]
 8006946:	607a      	str	r2, [r7, #4]
 8006948:	603b      	str	r3, [r7, #0]
BaseType_t xEntryTimeSet = pdFALSE, xYieldRequired;
 800694a:	2300      	movs	r3, #0
 800694c:	637b      	str	r3, [r7, #52]	@ 0x34
TimeOut_t xTimeOut;
Queue_t * const pxQueue = xQueue;
 800694e:	68fb      	ldr	r3, [r7, #12]
 8006950:	633b      	str	r3, [r7, #48]	@ 0x30

	configASSERT( pxQueue );
 8006952:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006954:	2b00      	cmp	r3, #0
 8006956:	d10b      	bne.n	8006970 <xQueueGenericSend+0x34>
	__asm volatile
 8006958:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800695c:	f383 8811 	msr	BASEPRI, r3
 8006960:	f3bf 8f6f 	isb	sy
 8006964:	f3bf 8f4f 	dsb	sy
 8006968:	62bb      	str	r3, [r7, #40]	@ 0x28
}
 800696a:	bf00      	nop
 800696c:	bf00      	nop
 800696e:	e7fd      	b.n	800696c <xQueueGenericSend+0x30>
	configASSERT( !( ( pvItemToQueue == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
 8006970:	68bb      	ldr	r3, [r7, #8]
 8006972:	2b00      	cmp	r3, #0
 8006974:	d103      	bne.n	800697e <xQueueGenericSend+0x42>
 8006976:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006978:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800697a:	2b00      	cmp	r3, #0
 800697c:	d101      	bne.n	8006982 <xQueueGenericSend+0x46>
 800697e:	2301      	movs	r3, #1
 8006980:	e000      	b.n	8006984 <xQueueGenericSend+0x48>
 8006982:	2300      	movs	r3, #0
 8006984:	2b00      	cmp	r3, #0
 8006986:	d10b      	bne.n	80069a0 <xQueueGenericSend+0x64>
	__asm volatile
 8006988:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800698c:	f383 8811 	msr	BASEPRI, r3
 8006990:	f3bf 8f6f 	isb	sy
 8006994:	f3bf 8f4f 	dsb	sy
 8006998:	627b      	str	r3, [r7, #36]	@ 0x24
}
 800699a:	bf00      	nop
 800699c:	bf00      	nop
 800699e:	e7fd      	b.n	800699c <xQueueGenericSend+0x60>
	configASSERT( !( ( xCopyPosition == queueOVERWRITE ) && ( pxQueue->uxLength != 1 ) ) );
 80069a0:	683b      	ldr	r3, [r7, #0]
 80069a2:	2b02      	cmp	r3, #2
 80069a4:	d103      	bne.n	80069ae <xQueueGenericSend+0x72>
 80069a6:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80069a8:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80069aa:	2b01      	cmp	r3, #1
 80069ac:	d101      	bne.n	80069b2 <xQueueGenericSend+0x76>
 80069ae:	2301      	movs	r3, #1
 80069b0:	e000      	b.n	80069b4 <xQueueGenericSend+0x78>
 80069b2:	2300      	movs	r3, #0
 80069b4:	2b00      	cmp	r3, #0
 80069b6:	d10b      	bne.n	80069d0 <xQueueGenericSend+0x94>
	__asm volatile
 80069b8:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80069bc:	f383 8811 	msr	BASEPRI, r3
 80069c0:	f3bf 8f6f 	isb	sy
 80069c4:	f3bf 8f4f 	dsb	sy
 80069c8:	623b      	str	r3, [r7, #32]
}
 80069ca:	bf00      	nop
 80069cc:	bf00      	nop
 80069ce:	e7fd      	b.n	80069cc <xQueueGenericSend+0x90>
	#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )
	{
		configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
 80069d0:	f001 fa9a 	bl	8007f08 <xTaskGetSchedulerState>
 80069d4:	4603      	mov	r3, r0
 80069d6:	2b00      	cmp	r3, #0
 80069d8:	d102      	bne.n	80069e0 <xQueueGenericSend+0xa4>
 80069da:	687b      	ldr	r3, [r7, #4]
 80069dc:	2b00      	cmp	r3, #0
 80069de:	d101      	bne.n	80069e4 <xQueueGenericSend+0xa8>
 80069e0:	2301      	movs	r3, #1
 80069e2:	e000      	b.n	80069e6 <xQueueGenericSend+0xaa>
 80069e4:	2300      	movs	r3, #0
 80069e6:	2b00      	cmp	r3, #0
 80069e8:	d10b      	bne.n	8006a02 <xQueueGenericSend+0xc6>
	__asm volatile
 80069ea:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80069ee:	f383 8811 	msr	BASEPRI, r3
 80069f2:	f3bf 8f6f 	isb	sy
 80069f6:	f3bf 8f4f 	dsb	sy
 80069fa:	61fb      	str	r3, [r7, #28]
}
 80069fc:	bf00      	nop
 80069fe:	bf00      	nop
 8006a00:	e7fd      	b.n	80069fe <xQueueGenericSend+0xc2>
	/*lint -save -e904 This function relaxes the coding standard somewhat to
	allow return statements within the function itself.  This is done in the
	interest of execution time efficiency. */
	for( ;; )
	{
		taskENTER_CRITICAL();
 8006a02:	f001 fff1 	bl	80089e8 <vPortEnterCritical>
		{
			/* Is there room on the queue now?  The running task must be the
			highest priority task wanting to access the queue.  If the head item
			in the queue is to be overwritten then it does not matter if the
			queue is full. */
			if( ( pxQueue->uxMessagesWaiting < pxQueue->uxLength ) || ( xCopyPosition == queueOVERWRITE ) )
 8006a06:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006a08:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 8006a0a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006a0c:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8006a0e:	429a      	cmp	r2, r3
 8006a10:	d302      	bcc.n	8006a18 <xQueueGenericSend+0xdc>
 8006a12:	683b      	ldr	r3, [r7, #0]
 8006a14:	2b02      	cmp	r3, #2
 8006a16:	d129      	bne.n	8006a6c <xQueueGenericSend+0x130>
						}
					}
				}
				#else /* configUSE_QUEUE_SETS */
				{
					xYieldRequired = prvCopyDataToQueue( pxQueue, pvItemToQueue, xCopyPosition );
 8006a18:	683a      	ldr	r2, [r7, #0]
 8006a1a:	68b9      	ldr	r1, [r7, #8]
 8006a1c:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 8006a1e:	f000 fa0f 	bl	8006e40 <prvCopyDataToQueue>
 8006a22:	62f8      	str	r0, [r7, #44]	@ 0x2c

					/* If there was a task waiting for data to arrive on the
					queue then unblock it now. */
					if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 8006a24:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006a26:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8006a28:	2b00      	cmp	r3, #0
 8006a2a:	d010      	beq.n	8006a4e <xQueueGenericSend+0x112>
					{
						if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 8006a2c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006a2e:	3324      	adds	r3, #36	@ 0x24
 8006a30:	4618      	mov	r0, r3
 8006a32:	f001 f8a3 	bl	8007b7c <xTaskRemoveFromEventList>
 8006a36:	4603      	mov	r3, r0
 8006a38:	2b00      	cmp	r3, #0
 8006a3a:	d013      	beq.n	8006a64 <xQueueGenericSend+0x128>
						{
							/* The unblocked task has a priority higher than
							our own so yield immediately.  Yes it is ok to do
							this from within the critical section - the kernel
							takes care of that. */
							queueYIELD_IF_USING_PREEMPTION();
 8006a3c:	4b3f      	ldr	r3, [pc, #252]	@ (8006b3c <xQueueGenericSend+0x200>)
 8006a3e:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8006a42:	601a      	str	r2, [r3, #0]
 8006a44:	f3bf 8f4f 	dsb	sy
 8006a48:	f3bf 8f6f 	isb	sy
 8006a4c:	e00a      	b.n	8006a64 <xQueueGenericSend+0x128>
						else
						{
							mtCOVERAGE_TEST_MARKER();
						}
					}
					else if( xYieldRequired != pdFALSE )
 8006a4e:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8006a50:	2b00      	cmp	r3, #0
 8006a52:	d007      	beq.n	8006a64 <xQueueGenericSend+0x128>
					{
						/* This path is a special case that will only get
						executed if the task was holding multiple mutexes and
						the mutexes were given back in an order that is
						different to that in which they were taken. */
						queueYIELD_IF_USING_PREEMPTION();
 8006a54:	4b39      	ldr	r3, [pc, #228]	@ (8006b3c <xQueueGenericSend+0x200>)
 8006a56:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8006a5a:	601a      	str	r2, [r3, #0]
 8006a5c:	f3bf 8f4f 	dsb	sy
 8006a60:	f3bf 8f6f 	isb	sy
						mtCOVERAGE_TEST_MARKER();
					}
				}
				#endif /* configUSE_QUEUE_SETS */

				taskEXIT_CRITICAL();
 8006a64:	f001 fff2 	bl	8008a4c <vPortExitCritical>
				return pdPASS;
 8006a68:	2301      	movs	r3, #1
 8006a6a:	e063      	b.n	8006b34 <xQueueGenericSend+0x1f8>
			}
			else
			{
				if( xTicksToWait == ( TickType_t ) 0 )
 8006a6c:	687b      	ldr	r3, [r7, #4]
 8006a6e:	2b00      	cmp	r3, #0
 8006a70:	d103      	bne.n	8006a7a <xQueueGenericSend+0x13e>
				{
					/* The queue was full and no block time is specified (or
					the block time has expired) so leave now. */
					taskEXIT_CRITICAL();
 8006a72:	f001 ffeb 	bl	8008a4c <vPortExitCritical>

					/* Return to the original privilege level before exiting
					the function. */
					traceQUEUE_SEND_FAILED( pxQueue );
					return errQUEUE_FULL;
 8006a76:	2300      	movs	r3, #0
 8006a78:	e05c      	b.n	8006b34 <xQueueGenericSend+0x1f8>
				}
				else if( xEntryTimeSet == pdFALSE )
 8006a7a:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8006a7c:	2b00      	cmp	r3, #0
 8006a7e:	d106      	bne.n	8006a8e <xQueueGenericSend+0x152>
				{
					/* The queue was full and a block time was specified so
					configure the timeout structure. */
					vTaskInternalSetTimeOutState( &xTimeOut );
 8006a80:	f107 0314 	add.w	r3, r7, #20
 8006a84:	4618      	mov	r0, r3
 8006a86:	f001 f8dd 	bl	8007c44 <vTaskInternalSetTimeOutState>
					xEntryTimeSet = pdTRUE;
 8006a8a:	2301      	movs	r3, #1
 8006a8c:	637b      	str	r3, [r7, #52]	@ 0x34
					/* Entry time was already set. */
					mtCOVERAGE_TEST_MARKER();
				}
			}
		}
		taskEXIT_CRITICAL();
 8006a8e:	f001 ffdd 	bl	8008a4c <vPortExitCritical>

		/* Interrupts and other tasks can send to and receive from the queue
		now the critical section has been exited. */

		vTaskSuspendAll();
 8006a92:	f000 fe45 	bl	8007720 <vTaskSuspendAll>
		prvLockQueue( pxQueue );
 8006a96:	f001 ffa7 	bl	80089e8 <vPortEnterCritical>
 8006a9a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006a9c:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 8006aa0:	b25b      	sxtb	r3, r3
 8006aa2:	f1b3 3fff 	cmp.w	r3, #4294967295
 8006aa6:	d103      	bne.n	8006ab0 <xQueueGenericSend+0x174>
 8006aa8:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006aaa:	2200      	movs	r2, #0
 8006aac:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 8006ab0:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006ab2:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 8006ab6:	b25b      	sxtb	r3, r3
 8006ab8:	f1b3 3fff 	cmp.w	r3, #4294967295
 8006abc:	d103      	bne.n	8006ac6 <xQueueGenericSend+0x18a>
 8006abe:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006ac0:	2200      	movs	r2, #0
 8006ac2:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 8006ac6:	f001 ffc1 	bl	8008a4c <vPortExitCritical>

		/* Update the timeout state to see if it has expired yet. */
		if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
 8006aca:	1d3a      	adds	r2, r7, #4
 8006acc:	f107 0314 	add.w	r3, r7, #20
 8006ad0:	4611      	mov	r1, r2
 8006ad2:	4618      	mov	r0, r3
 8006ad4:	f001 f8cc 	bl	8007c70 <xTaskCheckForTimeOut>
 8006ad8:	4603      	mov	r3, r0
 8006ada:	2b00      	cmp	r3, #0
 8006adc:	d124      	bne.n	8006b28 <xQueueGenericSend+0x1ec>
		{
			if( prvIsQueueFull( pxQueue ) != pdFALSE )
 8006ade:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 8006ae0:	f000 faa6 	bl	8007030 <prvIsQueueFull>
 8006ae4:	4603      	mov	r3, r0
 8006ae6:	2b00      	cmp	r3, #0
 8006ae8:	d018      	beq.n	8006b1c <xQueueGenericSend+0x1e0>
			{
				traceBLOCKING_ON_QUEUE_SEND( pxQueue );
				vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToSend ), xTicksToWait );
 8006aea:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006aec:	3310      	adds	r3, #16
 8006aee:	687a      	ldr	r2, [r7, #4]
 8006af0:	4611      	mov	r1, r2
 8006af2:	4618      	mov	r0, r3
 8006af4:	f000 fff0 	bl	8007ad8 <vTaskPlaceOnEventList>
				/* Unlocking the queue means queue events can effect the
				event list.  It is possible that interrupts occurring now
				remove this task from the event list again - but as the
				scheduler is suspended the task will go onto the pending
				ready last instead of the actual ready list. */
				prvUnlockQueue( pxQueue );
 8006af8:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 8006afa:	f000 fa31 	bl	8006f60 <prvUnlockQueue>
				/* Resuming the scheduler will move tasks from the pending
				ready list into the ready list - so it is feasible that this
				task is already in a ready list before it yields - in which
				case the yield will not cause a context switch unless there
				is also a higher priority task in the pending ready list. */
				if( xTaskResumeAll() == pdFALSE )
 8006afe:	f000 fe1d 	bl	800773c <xTaskResumeAll>
 8006b02:	4603      	mov	r3, r0
 8006b04:	2b00      	cmp	r3, #0
 8006b06:	f47f af7c 	bne.w	8006a02 <xQueueGenericSend+0xc6>
				{
					portYIELD_WITHIN_API();
 8006b0a:	4b0c      	ldr	r3, [pc, #48]	@ (8006b3c <xQueueGenericSend+0x200>)
 8006b0c:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8006b10:	601a      	str	r2, [r3, #0]
 8006b12:	f3bf 8f4f 	dsb	sy
 8006b16:	f3bf 8f6f 	isb	sy
 8006b1a:	e772      	b.n	8006a02 <xQueueGenericSend+0xc6>
				}
			}
			else
			{
				/* Try again. */
				prvUnlockQueue( pxQueue );
 8006b1c:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 8006b1e:	f000 fa1f 	bl	8006f60 <prvUnlockQueue>
				( void ) xTaskResumeAll();
 8006b22:	f000 fe0b 	bl	800773c <xTaskResumeAll>
 8006b26:	e76c      	b.n	8006a02 <xQueueGenericSend+0xc6>
			}
		}
		else
		{
			/* The timeout has expired. */
			prvUnlockQueue( pxQueue );
 8006b28:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 8006b2a:	f000 fa19 	bl	8006f60 <prvUnlockQueue>
			( void ) xTaskResumeAll();
 8006b2e:	f000 fe05 	bl	800773c <xTaskResumeAll>

			traceQUEUE_SEND_FAILED( pxQueue );
			return errQUEUE_FULL;
 8006b32:	2300      	movs	r3, #0
		}
	} /*lint -restore */
}
 8006b34:	4618      	mov	r0, r3
 8006b36:	3738      	adds	r7, #56	@ 0x38
 8006b38:	46bd      	mov	sp, r7
 8006b3a:	bd80      	pop	{r7, pc}
 8006b3c:	e000ed04 	.word	0xe000ed04

08006b40 <xQueueGenericSendFromISR>:
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericSendFromISR( QueueHandle_t xQueue, const void * const pvItemToQueue, BaseType_t * const pxHigherPriorityTaskWoken, const BaseType_t xCopyPosition )
{
 8006b40:	b580      	push	{r7, lr}
 8006b42:	b090      	sub	sp, #64	@ 0x40
 8006b44:	af00      	add	r7, sp, #0
 8006b46:	60f8      	str	r0, [r7, #12]
 8006b48:	60b9      	str	r1, [r7, #8]
 8006b4a:	607a      	str	r2, [r7, #4]
 8006b4c:	603b      	str	r3, [r7, #0]
BaseType_t xReturn;
UBaseType_t uxSavedInterruptStatus;
Queue_t * const pxQueue = xQueue;
 8006b4e:	68fb      	ldr	r3, [r7, #12]
 8006b50:	63bb      	str	r3, [r7, #56]	@ 0x38

	configASSERT( pxQueue );
 8006b52:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8006b54:	2b00      	cmp	r3, #0
 8006b56:	d10b      	bne.n	8006b70 <xQueueGenericSendFromISR+0x30>
	__asm volatile
 8006b58:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8006b5c:	f383 8811 	msr	BASEPRI, r3
 8006b60:	f3bf 8f6f 	isb	sy
 8006b64:	f3bf 8f4f 	dsb	sy
 8006b68:	62bb      	str	r3, [r7, #40]	@ 0x28
}
 8006b6a:	bf00      	nop
 8006b6c:	bf00      	nop
 8006b6e:	e7fd      	b.n	8006b6c <xQueueGenericSendFromISR+0x2c>
	configASSERT( !( ( pvItemToQueue == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
 8006b70:	68bb      	ldr	r3, [r7, #8]
 8006b72:	2b00      	cmp	r3, #0
 8006b74:	d103      	bne.n	8006b7e <xQueueGenericSendFromISR+0x3e>
 8006b76:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8006b78:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8006b7a:	2b00      	cmp	r3, #0
 8006b7c:	d101      	bne.n	8006b82 <xQueueGenericSendFromISR+0x42>
 8006b7e:	2301      	movs	r3, #1
 8006b80:	e000      	b.n	8006b84 <xQueueGenericSendFromISR+0x44>
 8006b82:	2300      	movs	r3, #0
 8006b84:	2b00      	cmp	r3, #0
 8006b86:	d10b      	bne.n	8006ba0 <xQueueGenericSendFromISR+0x60>
	__asm volatile
 8006b88:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8006b8c:	f383 8811 	msr	BASEPRI, r3
 8006b90:	f3bf 8f6f 	isb	sy
 8006b94:	f3bf 8f4f 	dsb	sy
 8006b98:	627b      	str	r3, [r7, #36]	@ 0x24
}
 8006b9a:	bf00      	nop
 8006b9c:	bf00      	nop
 8006b9e:	e7fd      	b.n	8006b9c <xQueueGenericSendFromISR+0x5c>
	configASSERT( !( ( xCopyPosition == queueOVERWRITE ) && ( pxQueue->uxLength != 1 ) ) );
 8006ba0:	683b      	ldr	r3, [r7, #0]
 8006ba2:	2b02      	cmp	r3, #2
 8006ba4:	d103      	bne.n	8006bae <xQueueGenericSendFromISR+0x6e>
 8006ba6:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8006ba8:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8006baa:	2b01      	cmp	r3, #1
 8006bac:	d101      	bne.n	8006bb2 <xQueueGenericSendFromISR+0x72>
 8006bae:	2301      	movs	r3, #1
 8006bb0:	e000      	b.n	8006bb4 <xQueueGenericSendFromISR+0x74>
 8006bb2:	2300      	movs	r3, #0
 8006bb4:	2b00      	cmp	r3, #0
 8006bb6:	d10b      	bne.n	8006bd0 <xQueueGenericSendFromISR+0x90>
	__asm volatile
 8006bb8:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8006bbc:	f383 8811 	msr	BASEPRI, r3
 8006bc0:	f3bf 8f6f 	isb	sy
 8006bc4:	f3bf 8f4f 	dsb	sy
 8006bc8:	623b      	str	r3, [r7, #32]
}
 8006bca:	bf00      	nop
 8006bcc:	bf00      	nop
 8006bce:	e7fd      	b.n	8006bcc <xQueueGenericSendFromISR+0x8c>
	that have been assigned a priority at or (logically) below the maximum
	system call	interrupt priority.  FreeRTOS maintains a separate interrupt
	safe API to ensure interrupt entry is as fast and as simple as possible.
	More information (albeit Cortex-M specific) is provided on the following
	link: http://www.freertos.org/RTOS-Cortex-M3-M4.html */
	portASSERT_IF_INTERRUPT_PRIORITY_INVALID();
 8006bd0:	f001 ffea 	bl	8008ba8 <vPortValidateInterruptPriority>

portFORCE_INLINE static uint32_t ulPortRaiseBASEPRI( void )
{
uint32_t ulOriginalBASEPRI, ulNewBASEPRI;

	__asm volatile
 8006bd4:	f3ef 8211 	mrs	r2, BASEPRI
 8006bd8:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8006bdc:	f383 8811 	msr	BASEPRI, r3
 8006be0:	f3bf 8f6f 	isb	sy
 8006be4:	f3bf 8f4f 	dsb	sy
 8006be8:	61fa      	str	r2, [r7, #28]
 8006bea:	61bb      	str	r3, [r7, #24]
		:"=r" (ulOriginalBASEPRI), "=r" (ulNewBASEPRI) : "i" ( configMAX_SYSCALL_INTERRUPT_PRIORITY ) : "memory"
	);

	/* This return will not be reached but is necessary to prevent compiler
	warnings. */
	return ulOriginalBASEPRI;
 8006bec:	69fb      	ldr	r3, [r7, #28]
	/* Similar to xQueueGenericSend, except without blocking if there is no room
	in the queue.  Also don't directly wake a task that was blocked on a queue
	read, instead return a flag to say whether a context switch is required or
	not (i.e. has a task with a higher priority than us been woken by this
	post). */
	uxSavedInterruptStatus = portSET_INTERRUPT_MASK_FROM_ISR();
 8006bee:	637b      	str	r3, [r7, #52]	@ 0x34
	{
		if( ( pxQueue->uxMessagesWaiting < pxQueue->uxLength ) || ( xCopyPosition == queueOVERWRITE ) )
 8006bf0:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8006bf2:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 8006bf4:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8006bf6:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8006bf8:	429a      	cmp	r2, r3
 8006bfa:	d302      	bcc.n	8006c02 <xQueueGenericSendFromISR+0xc2>
 8006bfc:	683b      	ldr	r3, [r7, #0]
 8006bfe:	2b02      	cmp	r3, #2
 8006c00:	d12f      	bne.n	8006c62 <xQueueGenericSendFromISR+0x122>
		{
			const int8_t cTxLock = pxQueue->cTxLock;
 8006c02:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8006c04:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 8006c08:	f887 3033 	strb.w	r3, [r7, #51]	@ 0x33
			const UBaseType_t uxPreviousMessagesWaiting = pxQueue->uxMessagesWaiting;
 8006c0c:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8006c0e:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8006c10:	62fb      	str	r3, [r7, #44]	@ 0x2c
			/* Semaphores use xQueueGiveFromISR(), so pxQueue will not be a
			semaphore or mutex.  That means prvCopyDataToQueue() cannot result
			in a task disinheriting a priority and prvCopyDataToQueue() can be
			called here even though the disinherit function does not check if
			the scheduler is suspended before accessing the ready lists. */
			( void ) prvCopyDataToQueue( pxQueue, pvItemToQueue, xCopyPosition );
 8006c12:	683a      	ldr	r2, [r7, #0]
 8006c14:	68b9      	ldr	r1, [r7, #8]
 8006c16:	6bb8      	ldr	r0, [r7, #56]	@ 0x38
 8006c18:	f000 f912 	bl	8006e40 <prvCopyDataToQueue>

			/* The event list is not altered if the queue is locked.  This will
			be done when the queue is unlocked later. */
			if( cTxLock == queueUNLOCKED )
 8006c1c:	f997 3033 	ldrsb.w	r3, [r7, #51]	@ 0x33
 8006c20:	f1b3 3fff 	cmp.w	r3, #4294967295
 8006c24:	d112      	bne.n	8006c4c <xQueueGenericSendFromISR+0x10c>
						}
					}
				}
				#else /* configUSE_QUEUE_SETS */
				{
					if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 8006c26:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8006c28:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8006c2a:	2b00      	cmp	r3, #0
 8006c2c:	d016      	beq.n	8006c5c <xQueueGenericSendFromISR+0x11c>
					{
						if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 8006c2e:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8006c30:	3324      	adds	r3, #36	@ 0x24
 8006c32:	4618      	mov	r0, r3
 8006c34:	f000 ffa2 	bl	8007b7c <xTaskRemoveFromEventList>
 8006c38:	4603      	mov	r3, r0
 8006c3a:	2b00      	cmp	r3, #0
 8006c3c:	d00e      	beq.n	8006c5c <xQueueGenericSendFromISR+0x11c>
						{
							/* The task waiting has a higher priority so record that a
							context	switch is required. */
							if( pxHigherPriorityTaskWoken != NULL )
 8006c3e:	687b      	ldr	r3, [r7, #4]
 8006c40:	2b00      	cmp	r3, #0
 8006c42:	d00b      	beq.n	8006c5c <xQueueGenericSendFromISR+0x11c>
							{
								*pxHigherPriorityTaskWoken = pdTRUE;
 8006c44:	687b      	ldr	r3, [r7, #4]
 8006c46:	2201      	movs	r2, #1
 8006c48:	601a      	str	r2, [r3, #0]
 8006c4a:	e007      	b.n	8006c5c <xQueueGenericSendFromISR+0x11c>
			}
			else
			{
				/* Increment the lock count so the task that unlocks the queue
				knows that data was posted while it was locked. */
				pxQueue->cTxLock = ( int8_t ) ( cTxLock + 1 );
 8006c4c:	f897 3033 	ldrb.w	r3, [r7, #51]	@ 0x33
 8006c50:	3301      	adds	r3, #1
 8006c52:	b2db      	uxtb	r3, r3
 8006c54:	b25a      	sxtb	r2, r3
 8006c56:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8006c58:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
			}

			xReturn = pdPASS;
 8006c5c:	2301      	movs	r3, #1
 8006c5e:	63fb      	str	r3, [r7, #60]	@ 0x3c
		{
 8006c60:	e001      	b.n	8006c66 <xQueueGenericSendFromISR+0x126>
		}
		else
		{
			traceQUEUE_SEND_FROM_ISR_FAILED( pxQueue );
			xReturn = errQUEUE_FULL;
 8006c62:	2300      	movs	r3, #0
 8006c64:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8006c66:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8006c68:	617b      	str	r3, [r7, #20]
}
/*-----------------------------------------------------------*/

portFORCE_INLINE static void vPortSetBASEPRI( uint32_t ulNewMaskValue )
{
	__asm volatile
 8006c6a:	697b      	ldr	r3, [r7, #20]
 8006c6c:	f383 8811 	msr	BASEPRI, r3
	(
		"	msr basepri, %0	" :: "r" ( ulNewMaskValue ) : "memory"
	);
}
 8006c70:	bf00      	nop
		}
	}
	portCLEAR_INTERRUPT_MASK_FROM_ISR( uxSavedInterruptStatus );

	return xReturn;
 8006c72:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
}
 8006c74:	4618      	mov	r0, r3
 8006c76:	3740      	adds	r7, #64	@ 0x40
 8006c78:	46bd      	mov	sp, r7
 8006c7a:	bd80      	pop	{r7, pc}

08006c7c <xQueueReceive>:
	return xReturn;
}
/*-----------------------------------------------------------*/

BaseType_t xQueueReceive( QueueHandle_t xQueue, void * const pvBuffer, TickType_t xTicksToWait )
{
 8006c7c:	b580      	push	{r7, lr}
 8006c7e:	b08c      	sub	sp, #48	@ 0x30
 8006c80:	af00      	add	r7, sp, #0
 8006c82:	60f8      	str	r0, [r7, #12]
 8006c84:	60b9      	str	r1, [r7, #8]
 8006c86:	607a      	str	r2, [r7, #4]
BaseType_t xEntryTimeSet = pdFALSE;
 8006c88:	2300      	movs	r3, #0
 8006c8a:	62fb      	str	r3, [r7, #44]	@ 0x2c
TimeOut_t xTimeOut;
Queue_t * const pxQueue = xQueue;
 8006c8c:	68fb      	ldr	r3, [r7, #12]
 8006c8e:	62bb      	str	r3, [r7, #40]	@ 0x28

	/* Check the pointer is not NULL. */
	configASSERT( ( pxQueue ) );
 8006c90:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8006c92:	2b00      	cmp	r3, #0
 8006c94:	d10b      	bne.n	8006cae <xQueueReceive+0x32>
	__asm volatile
 8006c96:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8006c9a:	f383 8811 	msr	BASEPRI, r3
 8006c9e:	f3bf 8f6f 	isb	sy
 8006ca2:	f3bf 8f4f 	dsb	sy
 8006ca6:	623b      	str	r3, [r7, #32]
}
 8006ca8:	bf00      	nop
 8006caa:	bf00      	nop
 8006cac:	e7fd      	b.n	8006caa <xQueueReceive+0x2e>

	/* The buffer into which data is received can only be NULL if the data size
	is zero (so no data is copied into the buffer. */
	configASSERT( !( ( ( pvBuffer ) == NULL ) && ( ( pxQueue )->uxItemSize != ( UBaseType_t ) 0U ) ) );
 8006cae:	68bb      	ldr	r3, [r7, #8]
 8006cb0:	2b00      	cmp	r3, #0
 8006cb2:	d103      	bne.n	8006cbc <xQueueReceive+0x40>
 8006cb4:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8006cb6:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8006cb8:	2b00      	cmp	r3, #0
 8006cba:	d101      	bne.n	8006cc0 <xQueueReceive+0x44>
 8006cbc:	2301      	movs	r3, #1
 8006cbe:	e000      	b.n	8006cc2 <xQueueReceive+0x46>
 8006cc0:	2300      	movs	r3, #0
 8006cc2:	2b00      	cmp	r3, #0
 8006cc4:	d10b      	bne.n	8006cde <xQueueReceive+0x62>
	__asm volatile
 8006cc6:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8006cca:	f383 8811 	msr	BASEPRI, r3
 8006cce:	f3bf 8f6f 	isb	sy
 8006cd2:	f3bf 8f4f 	dsb	sy
 8006cd6:	61fb      	str	r3, [r7, #28]
}
 8006cd8:	bf00      	nop
 8006cda:	bf00      	nop
 8006cdc:	e7fd      	b.n	8006cda <xQueueReceive+0x5e>

	/* Cannot block if the scheduler is suspended. */
	#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )
	{
		configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
 8006cde:	f001 f913 	bl	8007f08 <xTaskGetSchedulerState>
 8006ce2:	4603      	mov	r3, r0
 8006ce4:	2b00      	cmp	r3, #0
 8006ce6:	d102      	bne.n	8006cee <xQueueReceive+0x72>
 8006ce8:	687b      	ldr	r3, [r7, #4]
 8006cea:	2b00      	cmp	r3, #0
 8006cec:	d101      	bne.n	8006cf2 <xQueueReceive+0x76>
 8006cee:	2301      	movs	r3, #1
 8006cf0:	e000      	b.n	8006cf4 <xQueueReceive+0x78>
 8006cf2:	2300      	movs	r3, #0
 8006cf4:	2b00      	cmp	r3, #0
 8006cf6:	d10b      	bne.n	8006d10 <xQueueReceive+0x94>
	__asm volatile
 8006cf8:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8006cfc:	f383 8811 	msr	BASEPRI, r3
 8006d00:	f3bf 8f6f 	isb	sy
 8006d04:	f3bf 8f4f 	dsb	sy
 8006d08:	61bb      	str	r3, [r7, #24]
}
 8006d0a:	bf00      	nop
 8006d0c:	bf00      	nop
 8006d0e:	e7fd      	b.n	8006d0c <xQueueReceive+0x90>
	/*lint -save -e904  This function relaxes the coding standard somewhat to
	allow return statements within the function itself.  This is done in the
	interest of execution time efficiency. */
	for( ;; )
	{
		taskENTER_CRITICAL();
 8006d10:	f001 fe6a 	bl	80089e8 <vPortEnterCritical>
		{
			const UBaseType_t uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 8006d14:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8006d16:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8006d18:	627b      	str	r3, [r7, #36]	@ 0x24

			/* Is there data in the queue now?  To be running the calling task
			must be the highest priority task wanting to access the queue. */
			if( uxMessagesWaiting > ( UBaseType_t ) 0 )
 8006d1a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006d1c:	2b00      	cmp	r3, #0
 8006d1e:	d01f      	beq.n	8006d60 <xQueueReceive+0xe4>
			{
				/* Data available, remove one item. */
				prvCopyDataFromQueue( pxQueue, pvBuffer );
 8006d20:	68b9      	ldr	r1, [r7, #8]
 8006d22:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 8006d24:	f000 f8f6 	bl	8006f14 <prvCopyDataFromQueue>
				traceQUEUE_RECEIVE( pxQueue );
				pxQueue->uxMessagesWaiting = uxMessagesWaiting - ( UBaseType_t ) 1;
 8006d28:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006d2a:	1e5a      	subs	r2, r3, #1
 8006d2c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8006d2e:	639a      	str	r2, [r3, #56]	@ 0x38

				/* There is now space in the queue, were any tasks waiting to
				post to the queue?  If so, unblock the highest priority waiting
				task. */
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 8006d30:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8006d32:	691b      	ldr	r3, [r3, #16]
 8006d34:	2b00      	cmp	r3, #0
 8006d36:	d00f      	beq.n	8006d58 <xQueueReceive+0xdc>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 8006d38:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8006d3a:	3310      	adds	r3, #16
 8006d3c:	4618      	mov	r0, r3
 8006d3e:	f000 ff1d 	bl	8007b7c <xTaskRemoveFromEventList>
 8006d42:	4603      	mov	r3, r0
 8006d44:	2b00      	cmp	r3, #0
 8006d46:	d007      	beq.n	8006d58 <xQueueReceive+0xdc>
					{
						queueYIELD_IF_USING_PREEMPTION();
 8006d48:	4b3c      	ldr	r3, [pc, #240]	@ (8006e3c <xQueueReceive+0x1c0>)
 8006d4a:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8006d4e:	601a      	str	r2, [r3, #0]
 8006d50:	f3bf 8f4f 	dsb	sy
 8006d54:	f3bf 8f6f 	isb	sy
				else
				{
					mtCOVERAGE_TEST_MARKER();
				}

				taskEXIT_CRITICAL();
 8006d58:	f001 fe78 	bl	8008a4c <vPortExitCritical>
				return pdPASS;
 8006d5c:	2301      	movs	r3, #1
 8006d5e:	e069      	b.n	8006e34 <xQueueReceive+0x1b8>
			}
			else
			{
				if( xTicksToWait == ( TickType_t ) 0 )
 8006d60:	687b      	ldr	r3, [r7, #4]
 8006d62:	2b00      	cmp	r3, #0
 8006d64:	d103      	bne.n	8006d6e <xQueueReceive+0xf2>
				{
					/* The queue was empty and no block time is specified (or
					the block time has expired) so leave now. */
					taskEXIT_CRITICAL();
 8006d66:	f001 fe71 	bl	8008a4c <vPortExitCritical>
					traceQUEUE_RECEIVE_FAILED( pxQueue );
					return errQUEUE_EMPTY;
 8006d6a:	2300      	movs	r3, #0
 8006d6c:	e062      	b.n	8006e34 <xQueueReceive+0x1b8>
				}
				else if( xEntryTimeSet == pdFALSE )
 8006d6e:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8006d70:	2b00      	cmp	r3, #0
 8006d72:	d106      	bne.n	8006d82 <xQueueReceive+0x106>
				{
					/* The queue was empty and a block time was specified so
					configure the timeout structure. */
					vTaskInternalSetTimeOutState( &xTimeOut );
 8006d74:	f107 0310 	add.w	r3, r7, #16
 8006d78:	4618      	mov	r0, r3
 8006d7a:	f000 ff63 	bl	8007c44 <vTaskInternalSetTimeOutState>
					xEntryTimeSet = pdTRUE;
 8006d7e:	2301      	movs	r3, #1
 8006d80:	62fb      	str	r3, [r7, #44]	@ 0x2c
					/* Entry time was already set. */
					mtCOVERAGE_TEST_MARKER();
				}
			}
		}
		taskEXIT_CRITICAL();
 8006d82:	f001 fe63 	bl	8008a4c <vPortExitCritical>

		/* Interrupts and other tasks can send to and receive from the queue
		now the critical section has been exited. */

		vTaskSuspendAll();
 8006d86:	f000 fccb 	bl	8007720 <vTaskSuspendAll>
		prvLockQueue( pxQueue );
 8006d8a:	f001 fe2d 	bl	80089e8 <vPortEnterCritical>
 8006d8e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8006d90:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 8006d94:	b25b      	sxtb	r3, r3
 8006d96:	f1b3 3fff 	cmp.w	r3, #4294967295
 8006d9a:	d103      	bne.n	8006da4 <xQueueReceive+0x128>
 8006d9c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8006d9e:	2200      	movs	r2, #0
 8006da0:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 8006da4:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8006da6:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 8006daa:	b25b      	sxtb	r3, r3
 8006dac:	f1b3 3fff 	cmp.w	r3, #4294967295
 8006db0:	d103      	bne.n	8006dba <xQueueReceive+0x13e>
 8006db2:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8006db4:	2200      	movs	r2, #0
 8006db6:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 8006dba:	f001 fe47 	bl	8008a4c <vPortExitCritical>

		/* Update the timeout state to see if it has expired yet. */
		if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
 8006dbe:	1d3a      	adds	r2, r7, #4
 8006dc0:	f107 0310 	add.w	r3, r7, #16
 8006dc4:	4611      	mov	r1, r2
 8006dc6:	4618      	mov	r0, r3
 8006dc8:	f000 ff52 	bl	8007c70 <xTaskCheckForTimeOut>
 8006dcc:	4603      	mov	r3, r0
 8006dce:	2b00      	cmp	r3, #0
 8006dd0:	d123      	bne.n	8006e1a <xQueueReceive+0x19e>
		{
			/* The timeout has not expired.  If the queue is still empty place
			the task on the list of tasks waiting to receive from the queue. */
			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 8006dd2:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 8006dd4:	f000 f916 	bl	8007004 <prvIsQueueEmpty>
 8006dd8:	4603      	mov	r3, r0
 8006dda:	2b00      	cmp	r3, #0
 8006ddc:	d017      	beq.n	8006e0e <xQueueReceive+0x192>
			{
				traceBLOCKING_ON_QUEUE_RECEIVE( pxQueue );
				vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToReceive ), xTicksToWait );
 8006dde:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8006de0:	3324      	adds	r3, #36	@ 0x24
 8006de2:	687a      	ldr	r2, [r7, #4]
 8006de4:	4611      	mov	r1, r2
 8006de6:	4618      	mov	r0, r3
 8006de8:	f000 fe76 	bl	8007ad8 <vTaskPlaceOnEventList>
				prvUnlockQueue( pxQueue );
 8006dec:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 8006dee:	f000 f8b7 	bl	8006f60 <prvUnlockQueue>
				if( xTaskResumeAll() == pdFALSE )
 8006df2:	f000 fca3 	bl	800773c <xTaskResumeAll>
 8006df6:	4603      	mov	r3, r0
 8006df8:	2b00      	cmp	r3, #0
 8006dfa:	d189      	bne.n	8006d10 <xQueueReceive+0x94>
				{
					portYIELD_WITHIN_API();
 8006dfc:	4b0f      	ldr	r3, [pc, #60]	@ (8006e3c <xQueueReceive+0x1c0>)
 8006dfe:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8006e02:	601a      	str	r2, [r3, #0]
 8006e04:	f3bf 8f4f 	dsb	sy
 8006e08:	f3bf 8f6f 	isb	sy
 8006e0c:	e780      	b.n	8006d10 <xQueueReceive+0x94>
			}
			else
			{
				/* The queue contains data again.  Loop back to try and read the
				data. */
				prvUnlockQueue( pxQueue );
 8006e0e:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 8006e10:	f000 f8a6 	bl	8006f60 <prvUnlockQueue>
				( void ) xTaskResumeAll();
 8006e14:	f000 fc92 	bl	800773c <xTaskResumeAll>
 8006e18:	e77a      	b.n	8006d10 <xQueueReceive+0x94>
		}
		else
		{
			/* Timed out.  If there is no data in the queue exit, otherwise loop
			back and attempt to read the data. */
			prvUnlockQueue( pxQueue );
 8006e1a:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 8006e1c:	f000 f8a0 	bl	8006f60 <prvUnlockQueue>
			( void ) xTaskResumeAll();
 8006e20:	f000 fc8c 	bl	800773c <xTaskResumeAll>

			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 8006e24:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 8006e26:	f000 f8ed 	bl	8007004 <prvIsQueueEmpty>
 8006e2a:	4603      	mov	r3, r0
 8006e2c:	2b00      	cmp	r3, #0
 8006e2e:	f43f af6f 	beq.w	8006d10 <xQueueReceive+0x94>
			{
				traceQUEUE_RECEIVE_FAILED( pxQueue );
				return errQUEUE_EMPTY;
 8006e32:	2300      	movs	r3, #0
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
	} /*lint -restore */
}
 8006e34:	4618      	mov	r0, r3
 8006e36:	3730      	adds	r7, #48	@ 0x30
 8006e38:	46bd      	mov	sp, r7
 8006e3a:	bd80      	pop	{r7, pc}
 8006e3c:	e000ed04 	.word	0xe000ed04

08006e40 <prvCopyDataToQueue>:

#endif /* configUSE_MUTEXES */
/*-----------------------------------------------------------*/

static BaseType_t prvCopyDataToQueue( Queue_t * const pxQueue, const void *pvItemToQueue, const BaseType_t xPosition )
{
 8006e40:	b580      	push	{r7, lr}
 8006e42:	b086      	sub	sp, #24
 8006e44:	af00      	add	r7, sp, #0
 8006e46:	60f8      	str	r0, [r7, #12]
 8006e48:	60b9      	str	r1, [r7, #8]
 8006e4a:	607a      	str	r2, [r7, #4]
BaseType_t xReturn = pdFALSE;
 8006e4c:	2300      	movs	r3, #0
 8006e4e:	617b      	str	r3, [r7, #20]
UBaseType_t uxMessagesWaiting;

	/* This function is called from a critical section. */

	uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 8006e50:	68fb      	ldr	r3, [r7, #12]
 8006e52:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8006e54:	613b      	str	r3, [r7, #16]

	if( pxQueue->uxItemSize == ( UBaseType_t ) 0 )
 8006e56:	68fb      	ldr	r3, [r7, #12]
 8006e58:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8006e5a:	2b00      	cmp	r3, #0
 8006e5c:	d10d      	bne.n	8006e7a <prvCopyDataToQueue+0x3a>
	{
		#if ( configUSE_MUTEXES == 1 )
		{
			if( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX )
 8006e5e:	68fb      	ldr	r3, [r7, #12]
 8006e60:	681b      	ldr	r3, [r3, #0]
 8006e62:	2b00      	cmp	r3, #0
 8006e64:	d14d      	bne.n	8006f02 <prvCopyDataToQueue+0xc2>
			{
				/* The mutex is no longer being held. */
				xReturn = xTaskPriorityDisinherit( pxQueue->u.xSemaphore.xMutexHolder );
 8006e66:	68fb      	ldr	r3, [r7, #12]
 8006e68:	689b      	ldr	r3, [r3, #8]
 8006e6a:	4618      	mov	r0, r3
 8006e6c:	f001 f86a 	bl	8007f44 <xTaskPriorityDisinherit>
 8006e70:	6178      	str	r0, [r7, #20]
				pxQueue->u.xSemaphore.xMutexHolder = NULL;
 8006e72:	68fb      	ldr	r3, [r7, #12]
 8006e74:	2200      	movs	r2, #0
 8006e76:	609a      	str	r2, [r3, #8]
 8006e78:	e043      	b.n	8006f02 <prvCopyDataToQueue+0xc2>
				mtCOVERAGE_TEST_MARKER();
			}
		}
		#endif /* configUSE_MUTEXES */
	}
	else if( xPosition == queueSEND_TO_BACK )
 8006e7a:	687b      	ldr	r3, [r7, #4]
 8006e7c:	2b00      	cmp	r3, #0
 8006e7e:	d119      	bne.n	8006eb4 <prvCopyDataToQueue+0x74>
	{
		( void ) memcpy( ( void * ) pxQueue->pcWriteTo, pvItemToQueue, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e418 !e9087 MISRA exception as the casts are only redundant for some ports, plus previous logic ensures a null pointer can only be passed to memcpy() if the copy size is 0.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes. */
 8006e80:	68fb      	ldr	r3, [r7, #12]
 8006e82:	6858      	ldr	r0, [r3, #4]
 8006e84:	68fb      	ldr	r3, [r7, #12]
 8006e86:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8006e88:	461a      	mov	r2, r3
 8006e8a:	68b9      	ldr	r1, [r7, #8]
 8006e8c:	f002 f984 	bl	8009198 <memcpy>
		pxQueue->pcWriteTo += pxQueue->uxItemSize; /*lint !e9016 Pointer arithmetic on char types ok, especially in this use case where it is the clearest way of conveying intent. */
 8006e90:	68fb      	ldr	r3, [r7, #12]
 8006e92:	685a      	ldr	r2, [r3, #4]
 8006e94:	68fb      	ldr	r3, [r7, #12]
 8006e96:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8006e98:	441a      	add	r2, r3
 8006e9a:	68fb      	ldr	r3, [r7, #12]
 8006e9c:	605a      	str	r2, [r3, #4]
		if( pxQueue->pcWriteTo >= pxQueue->u.xQueue.pcTail ) /*lint !e946 MISRA exception justified as comparison of pointers is the cleanest solution. */
 8006e9e:	68fb      	ldr	r3, [r7, #12]
 8006ea0:	685a      	ldr	r2, [r3, #4]
 8006ea2:	68fb      	ldr	r3, [r7, #12]
 8006ea4:	689b      	ldr	r3, [r3, #8]
 8006ea6:	429a      	cmp	r2, r3
 8006ea8:	d32b      	bcc.n	8006f02 <prvCopyDataToQueue+0xc2>
		{
			pxQueue->pcWriteTo = pxQueue->pcHead;
 8006eaa:	68fb      	ldr	r3, [r7, #12]
 8006eac:	681a      	ldr	r2, [r3, #0]
 8006eae:	68fb      	ldr	r3, [r7, #12]
 8006eb0:	605a      	str	r2, [r3, #4]
 8006eb2:	e026      	b.n	8006f02 <prvCopyDataToQueue+0xc2>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	else
	{
		( void ) memcpy( ( void * ) pxQueue->u.xQueue.pcReadFrom, pvItemToQueue, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e9087 !e418 MISRA exception as the casts are only redundant for some ports.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes.  Assert checks null pointer only used when length is 0. */
 8006eb4:	68fb      	ldr	r3, [r7, #12]
 8006eb6:	68d8      	ldr	r0, [r3, #12]
 8006eb8:	68fb      	ldr	r3, [r7, #12]
 8006eba:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8006ebc:	461a      	mov	r2, r3
 8006ebe:	68b9      	ldr	r1, [r7, #8]
 8006ec0:	f002 f96a 	bl	8009198 <memcpy>
		pxQueue->u.xQueue.pcReadFrom -= pxQueue->uxItemSize;
 8006ec4:	68fb      	ldr	r3, [r7, #12]
 8006ec6:	68da      	ldr	r2, [r3, #12]
 8006ec8:	68fb      	ldr	r3, [r7, #12]
 8006eca:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8006ecc:	425b      	negs	r3, r3
 8006ece:	441a      	add	r2, r3
 8006ed0:	68fb      	ldr	r3, [r7, #12]
 8006ed2:	60da      	str	r2, [r3, #12]
		if( pxQueue->u.xQueue.pcReadFrom < pxQueue->pcHead ) /*lint !e946 MISRA exception justified as comparison of pointers is the cleanest solution. */
 8006ed4:	68fb      	ldr	r3, [r7, #12]
 8006ed6:	68da      	ldr	r2, [r3, #12]
 8006ed8:	68fb      	ldr	r3, [r7, #12]
 8006eda:	681b      	ldr	r3, [r3, #0]
 8006edc:	429a      	cmp	r2, r3
 8006ede:	d207      	bcs.n	8006ef0 <prvCopyDataToQueue+0xb0>
		{
			pxQueue->u.xQueue.pcReadFrom = ( pxQueue->u.xQueue.pcTail - pxQueue->uxItemSize );
 8006ee0:	68fb      	ldr	r3, [r7, #12]
 8006ee2:	689a      	ldr	r2, [r3, #8]
 8006ee4:	68fb      	ldr	r3, [r7, #12]
 8006ee6:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8006ee8:	425b      	negs	r3, r3
 8006eea:	441a      	add	r2, r3
 8006eec:	68fb      	ldr	r3, [r7, #12]
 8006eee:	60da      	str	r2, [r3, #12]
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}

		if( xPosition == queueOVERWRITE )
 8006ef0:	687b      	ldr	r3, [r7, #4]
 8006ef2:	2b02      	cmp	r3, #2
 8006ef4:	d105      	bne.n	8006f02 <prvCopyDataToQueue+0xc2>
		{
			if( uxMessagesWaiting > ( UBaseType_t ) 0 )
 8006ef6:	693b      	ldr	r3, [r7, #16]
 8006ef8:	2b00      	cmp	r3, #0
 8006efa:	d002      	beq.n	8006f02 <prvCopyDataToQueue+0xc2>
			{
				/* An item is not being added but overwritten, so subtract
				one from the recorded number of items in the queue so when
				one is added again below the number of recorded items remains
				correct. */
				--uxMessagesWaiting;
 8006efc:	693b      	ldr	r3, [r7, #16]
 8006efe:	3b01      	subs	r3, #1
 8006f00:	613b      	str	r3, [r7, #16]
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}

	pxQueue->uxMessagesWaiting = uxMessagesWaiting + ( UBaseType_t ) 1;
 8006f02:	693b      	ldr	r3, [r7, #16]
 8006f04:	1c5a      	adds	r2, r3, #1
 8006f06:	68fb      	ldr	r3, [r7, #12]
 8006f08:	639a      	str	r2, [r3, #56]	@ 0x38

	return xReturn;
 8006f0a:	697b      	ldr	r3, [r7, #20]
}
 8006f0c:	4618      	mov	r0, r3
 8006f0e:	3718      	adds	r7, #24
 8006f10:	46bd      	mov	sp, r7
 8006f12:	bd80      	pop	{r7, pc}

08006f14 <prvCopyDataFromQueue>:
/*-----------------------------------------------------------*/

static void prvCopyDataFromQueue( Queue_t * const pxQueue, void * const pvBuffer )
{
 8006f14:	b580      	push	{r7, lr}
 8006f16:	b082      	sub	sp, #8
 8006f18:	af00      	add	r7, sp, #0
 8006f1a:	6078      	str	r0, [r7, #4]
 8006f1c:	6039      	str	r1, [r7, #0]
	if( pxQueue->uxItemSize != ( UBaseType_t ) 0 )
 8006f1e:	687b      	ldr	r3, [r7, #4]
 8006f20:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8006f22:	2b00      	cmp	r3, #0
 8006f24:	d018      	beq.n	8006f58 <prvCopyDataFromQueue+0x44>
	{
		pxQueue->u.xQueue.pcReadFrom += pxQueue->uxItemSize; /*lint !e9016 Pointer arithmetic on char types ok, especially in this use case where it is the clearest way of conveying intent. */
 8006f26:	687b      	ldr	r3, [r7, #4]
 8006f28:	68da      	ldr	r2, [r3, #12]
 8006f2a:	687b      	ldr	r3, [r7, #4]
 8006f2c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8006f2e:	441a      	add	r2, r3
 8006f30:	687b      	ldr	r3, [r7, #4]
 8006f32:	60da      	str	r2, [r3, #12]
		if( pxQueue->u.xQueue.pcReadFrom >= pxQueue->u.xQueue.pcTail ) /*lint !e946 MISRA exception justified as use of the relational operator is the cleanest solutions. */
 8006f34:	687b      	ldr	r3, [r7, #4]
 8006f36:	68da      	ldr	r2, [r3, #12]
 8006f38:	687b      	ldr	r3, [r7, #4]
 8006f3a:	689b      	ldr	r3, [r3, #8]
 8006f3c:	429a      	cmp	r2, r3
 8006f3e:	d303      	bcc.n	8006f48 <prvCopyDataFromQueue+0x34>
		{
			pxQueue->u.xQueue.pcReadFrom = pxQueue->pcHead;
 8006f40:	687b      	ldr	r3, [r7, #4]
 8006f42:	681a      	ldr	r2, [r3, #0]
 8006f44:	687b      	ldr	r3, [r7, #4]
 8006f46:	60da      	str	r2, [r3, #12]
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
		( void ) memcpy( ( void * ) pvBuffer, ( void * ) pxQueue->u.xQueue.pcReadFrom, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e418 !e9087 MISRA exception as the casts are only redundant for some ports.  Also previous logic ensures a null pointer can only be passed to memcpy() when the count is 0.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes. */
 8006f48:	687b      	ldr	r3, [r7, #4]
 8006f4a:	68d9      	ldr	r1, [r3, #12]
 8006f4c:	687b      	ldr	r3, [r7, #4]
 8006f4e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8006f50:	461a      	mov	r2, r3
 8006f52:	6838      	ldr	r0, [r7, #0]
 8006f54:	f002 f920 	bl	8009198 <memcpy>
	}
}
 8006f58:	bf00      	nop
 8006f5a:	3708      	adds	r7, #8
 8006f5c:	46bd      	mov	sp, r7
 8006f5e:	bd80      	pop	{r7, pc}

08006f60 <prvUnlockQueue>:
/*-----------------------------------------------------------*/

static void prvUnlockQueue( Queue_t * const pxQueue )
{
 8006f60:	b580      	push	{r7, lr}
 8006f62:	b084      	sub	sp, #16
 8006f64:	af00      	add	r7, sp, #0
 8006f66:	6078      	str	r0, [r7, #4]

	/* The lock counts contains the number of extra data items placed or
	removed from the queue while the queue was locked.  When a queue is
	locked items can be added or removed, but the event lists cannot be
	updated. */
	taskENTER_CRITICAL();
 8006f68:	f001 fd3e 	bl	80089e8 <vPortEnterCritical>
	{
		int8_t cTxLock = pxQueue->cTxLock;
 8006f6c:	687b      	ldr	r3, [r7, #4]
 8006f6e:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 8006f72:	73fb      	strb	r3, [r7, #15]

		/* See if data was added to the queue while it was locked. */
		while( cTxLock > queueLOCKED_UNMODIFIED )
 8006f74:	e011      	b.n	8006f9a <prvUnlockQueue+0x3a>
			}
			#else /* configUSE_QUEUE_SETS */
			{
				/* Tasks that are removed from the event list will get added to
				the pending ready list as the scheduler is still suspended. */
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 8006f76:	687b      	ldr	r3, [r7, #4]
 8006f78:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8006f7a:	2b00      	cmp	r3, #0
 8006f7c:	d012      	beq.n	8006fa4 <prvUnlockQueue+0x44>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 8006f7e:	687b      	ldr	r3, [r7, #4]
 8006f80:	3324      	adds	r3, #36	@ 0x24
 8006f82:	4618      	mov	r0, r3
 8006f84:	f000 fdfa 	bl	8007b7c <xTaskRemoveFromEventList>
 8006f88:	4603      	mov	r3, r0
 8006f8a:	2b00      	cmp	r3, #0
 8006f8c:	d001      	beq.n	8006f92 <prvUnlockQueue+0x32>
					{
						/* The task waiting has a higher priority so record that
						a context switch is required. */
						vTaskMissedYield();
 8006f8e:	f000 fed3 	bl	8007d38 <vTaskMissedYield>
					break;
				}
			}
			#endif /* configUSE_QUEUE_SETS */

			--cTxLock;
 8006f92:	7bfb      	ldrb	r3, [r7, #15]
 8006f94:	3b01      	subs	r3, #1
 8006f96:	b2db      	uxtb	r3, r3
 8006f98:	73fb      	strb	r3, [r7, #15]
		while( cTxLock > queueLOCKED_UNMODIFIED )
 8006f9a:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8006f9e:	2b00      	cmp	r3, #0
 8006fa0:	dce9      	bgt.n	8006f76 <prvUnlockQueue+0x16>
 8006fa2:	e000      	b.n	8006fa6 <prvUnlockQueue+0x46>
					break;
 8006fa4:	bf00      	nop
		}

		pxQueue->cTxLock = queueUNLOCKED;
 8006fa6:	687b      	ldr	r3, [r7, #4]
 8006fa8:	22ff      	movs	r2, #255	@ 0xff
 8006faa:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
	}
	taskEXIT_CRITICAL();
 8006fae:	f001 fd4d 	bl	8008a4c <vPortExitCritical>

	/* Do the same for the Rx lock. */
	taskENTER_CRITICAL();
 8006fb2:	f001 fd19 	bl	80089e8 <vPortEnterCritical>
	{
		int8_t cRxLock = pxQueue->cRxLock;
 8006fb6:	687b      	ldr	r3, [r7, #4]
 8006fb8:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 8006fbc:	73bb      	strb	r3, [r7, #14]

		while( cRxLock > queueLOCKED_UNMODIFIED )
 8006fbe:	e011      	b.n	8006fe4 <prvUnlockQueue+0x84>
		{
			if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 8006fc0:	687b      	ldr	r3, [r7, #4]
 8006fc2:	691b      	ldr	r3, [r3, #16]
 8006fc4:	2b00      	cmp	r3, #0
 8006fc6:	d012      	beq.n	8006fee <prvUnlockQueue+0x8e>
			{
				if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 8006fc8:	687b      	ldr	r3, [r7, #4]
 8006fca:	3310      	adds	r3, #16
 8006fcc:	4618      	mov	r0, r3
 8006fce:	f000 fdd5 	bl	8007b7c <xTaskRemoveFromEventList>
 8006fd2:	4603      	mov	r3, r0
 8006fd4:	2b00      	cmp	r3, #0
 8006fd6:	d001      	beq.n	8006fdc <prvUnlockQueue+0x7c>
				{
					vTaskMissedYield();
 8006fd8:	f000 feae 	bl	8007d38 <vTaskMissedYield>
				else
				{
					mtCOVERAGE_TEST_MARKER();
				}

				--cRxLock;
 8006fdc:	7bbb      	ldrb	r3, [r7, #14]
 8006fde:	3b01      	subs	r3, #1
 8006fe0:	b2db      	uxtb	r3, r3
 8006fe2:	73bb      	strb	r3, [r7, #14]
		while( cRxLock > queueLOCKED_UNMODIFIED )
 8006fe4:	f997 300e 	ldrsb.w	r3, [r7, #14]
 8006fe8:	2b00      	cmp	r3, #0
 8006fea:	dce9      	bgt.n	8006fc0 <prvUnlockQueue+0x60>
 8006fec:	e000      	b.n	8006ff0 <prvUnlockQueue+0x90>
			}
			else
			{
				break;
 8006fee:	bf00      	nop
			}
		}

		pxQueue->cRxLock = queueUNLOCKED;
 8006ff0:	687b      	ldr	r3, [r7, #4]
 8006ff2:	22ff      	movs	r2, #255	@ 0xff
 8006ff4:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
	}
	taskEXIT_CRITICAL();
 8006ff8:	f001 fd28 	bl	8008a4c <vPortExitCritical>
}
 8006ffc:	bf00      	nop
 8006ffe:	3710      	adds	r7, #16
 8007000:	46bd      	mov	sp, r7
 8007002:	bd80      	pop	{r7, pc}

08007004 <prvIsQueueEmpty>:
/*-----------------------------------------------------------*/

static BaseType_t prvIsQueueEmpty( const Queue_t *pxQueue )
{
 8007004:	b580      	push	{r7, lr}
 8007006:	b084      	sub	sp, #16
 8007008:	af00      	add	r7, sp, #0
 800700a:	6078      	str	r0, [r7, #4]
BaseType_t xReturn;

	taskENTER_CRITICAL();
 800700c:	f001 fcec 	bl	80089e8 <vPortEnterCritical>
	{
		if( pxQueue->uxMessagesWaiting == ( UBaseType_t )  0 )
 8007010:	687b      	ldr	r3, [r7, #4]
 8007012:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8007014:	2b00      	cmp	r3, #0
 8007016:	d102      	bne.n	800701e <prvIsQueueEmpty+0x1a>
		{
			xReturn = pdTRUE;
 8007018:	2301      	movs	r3, #1
 800701a:	60fb      	str	r3, [r7, #12]
 800701c:	e001      	b.n	8007022 <prvIsQueueEmpty+0x1e>
		}
		else
		{
			xReturn = pdFALSE;
 800701e:	2300      	movs	r3, #0
 8007020:	60fb      	str	r3, [r7, #12]
		}
	}
	taskEXIT_CRITICAL();
 8007022:	f001 fd13 	bl	8008a4c <vPortExitCritical>

	return xReturn;
 8007026:	68fb      	ldr	r3, [r7, #12]
}
 8007028:	4618      	mov	r0, r3
 800702a:	3710      	adds	r7, #16
 800702c:	46bd      	mov	sp, r7
 800702e:	bd80      	pop	{r7, pc}

08007030 <prvIsQueueFull>:
	return xReturn;
} /*lint !e818 xQueue could not be pointer to const because it is a typedef. */
/*-----------------------------------------------------------*/

static BaseType_t prvIsQueueFull( const Queue_t *pxQueue )
{
 8007030:	b580      	push	{r7, lr}
 8007032:	b084      	sub	sp, #16
 8007034:	af00      	add	r7, sp, #0
 8007036:	6078      	str	r0, [r7, #4]
BaseType_t xReturn;

	taskENTER_CRITICAL();
 8007038:	f001 fcd6 	bl	80089e8 <vPortEnterCritical>
	{
		if( pxQueue->uxMessagesWaiting == pxQueue->uxLength )
 800703c:	687b      	ldr	r3, [r7, #4]
 800703e:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 8007040:	687b      	ldr	r3, [r7, #4]
 8007042:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8007044:	429a      	cmp	r2, r3
 8007046:	d102      	bne.n	800704e <prvIsQueueFull+0x1e>
		{
			xReturn = pdTRUE;
 8007048:	2301      	movs	r3, #1
 800704a:	60fb      	str	r3, [r7, #12]
 800704c:	e001      	b.n	8007052 <prvIsQueueFull+0x22>
		}
		else
		{
			xReturn = pdFALSE;
 800704e:	2300      	movs	r3, #0
 8007050:	60fb      	str	r3, [r7, #12]
		}
	}
	taskEXIT_CRITICAL();
 8007052:	f001 fcfb 	bl	8008a4c <vPortExitCritical>

	return xReturn;
 8007056:	68fb      	ldr	r3, [r7, #12]
}
 8007058:	4618      	mov	r0, r3
 800705a:	3710      	adds	r7, #16
 800705c:	46bd      	mov	sp, r7
 800705e:	bd80      	pop	{r7, pc}

08007060 <vQueueAddToRegistry>:
/*-----------------------------------------------------------*/

#if ( configQUEUE_REGISTRY_SIZE > 0 )

	void vQueueAddToRegistry( QueueHandle_t xQueue, const char *pcQueueName ) /*lint !e971 Unqualified char types are allowed for strings and single characters only. */
	{
 8007060:	b480      	push	{r7}
 8007062:	b085      	sub	sp, #20
 8007064:	af00      	add	r7, sp, #0
 8007066:	6078      	str	r0, [r7, #4]
 8007068:	6039      	str	r1, [r7, #0]
	UBaseType_t ux;

		/* See if there is an empty space in the registry.  A NULL name denotes
		a free slot. */
		for( ux = ( UBaseType_t ) 0U; ux < ( UBaseType_t ) configQUEUE_REGISTRY_SIZE; ux++ )
 800706a:	2300      	movs	r3, #0
 800706c:	60fb      	str	r3, [r7, #12]
 800706e:	e014      	b.n	800709a <vQueueAddToRegistry+0x3a>
		{
			if( xQueueRegistry[ ux ].pcQueueName == NULL )
 8007070:	4a0f      	ldr	r2, [pc, #60]	@ (80070b0 <vQueueAddToRegistry+0x50>)
 8007072:	68fb      	ldr	r3, [r7, #12]
 8007074:	f852 3033 	ldr.w	r3, [r2, r3, lsl #3]
 8007078:	2b00      	cmp	r3, #0
 800707a:	d10b      	bne.n	8007094 <vQueueAddToRegistry+0x34>
			{
				/* Store the information on this queue. */
				xQueueRegistry[ ux ].pcQueueName = pcQueueName;
 800707c:	490c      	ldr	r1, [pc, #48]	@ (80070b0 <vQueueAddToRegistry+0x50>)
 800707e:	68fb      	ldr	r3, [r7, #12]
 8007080:	683a      	ldr	r2, [r7, #0]
 8007082:	f841 2033 	str.w	r2, [r1, r3, lsl #3]
				xQueueRegistry[ ux ].xHandle = xQueue;
 8007086:	4a0a      	ldr	r2, [pc, #40]	@ (80070b0 <vQueueAddToRegistry+0x50>)
 8007088:	68fb      	ldr	r3, [r7, #12]
 800708a:	00db      	lsls	r3, r3, #3
 800708c:	4413      	add	r3, r2
 800708e:	687a      	ldr	r2, [r7, #4]
 8007090:	605a      	str	r2, [r3, #4]

				traceQUEUE_REGISTRY_ADD( xQueue, pcQueueName );
				break;
 8007092:	e006      	b.n	80070a2 <vQueueAddToRegistry+0x42>
		for( ux = ( UBaseType_t ) 0U; ux < ( UBaseType_t ) configQUEUE_REGISTRY_SIZE; ux++ )
 8007094:	68fb      	ldr	r3, [r7, #12]
 8007096:	3301      	adds	r3, #1
 8007098:	60fb      	str	r3, [r7, #12]
 800709a:	68fb      	ldr	r3, [r7, #12]
 800709c:	2b07      	cmp	r3, #7
 800709e:	d9e7      	bls.n	8007070 <vQueueAddToRegistry+0x10>
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
	}
 80070a0:	bf00      	nop
 80070a2:	bf00      	nop
 80070a4:	3714      	adds	r7, #20
 80070a6:	46bd      	mov	sp, r7
 80070a8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80070ac:	4770      	bx	lr
 80070ae:	bf00      	nop
 80070b0:	20008994 	.word	0x20008994

080070b4 <vQueueWaitForMessageRestricted>:
/*-----------------------------------------------------------*/

#if ( configUSE_TIMERS == 1 )

	void vQueueWaitForMessageRestricted( QueueHandle_t xQueue, TickType_t xTicksToWait, const BaseType_t xWaitIndefinitely )
	{
 80070b4:	b580      	push	{r7, lr}
 80070b6:	b086      	sub	sp, #24
 80070b8:	af00      	add	r7, sp, #0
 80070ba:	60f8      	str	r0, [r7, #12]
 80070bc:	60b9      	str	r1, [r7, #8]
 80070be:	607a      	str	r2, [r7, #4]
	Queue_t * const pxQueue = xQueue;
 80070c0:	68fb      	ldr	r3, [r7, #12]
 80070c2:	617b      	str	r3, [r7, #20]
		will not actually cause the task to block, just place it on a blocked
		list.  It will not block until the scheduler is unlocked - at which
		time a yield will be performed.  If an item is added to the queue while
		the queue is locked, and the calling task blocks on the queue, then the
		calling task will be immediately unblocked when the queue is unlocked. */
		prvLockQueue( pxQueue );
 80070c4:	f001 fc90 	bl	80089e8 <vPortEnterCritical>
 80070c8:	697b      	ldr	r3, [r7, #20]
 80070ca:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 80070ce:	b25b      	sxtb	r3, r3
 80070d0:	f1b3 3fff 	cmp.w	r3, #4294967295
 80070d4:	d103      	bne.n	80070de <vQueueWaitForMessageRestricted+0x2a>
 80070d6:	697b      	ldr	r3, [r7, #20]
 80070d8:	2200      	movs	r2, #0
 80070da:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 80070de:	697b      	ldr	r3, [r7, #20]
 80070e0:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 80070e4:	b25b      	sxtb	r3, r3
 80070e6:	f1b3 3fff 	cmp.w	r3, #4294967295
 80070ea:	d103      	bne.n	80070f4 <vQueueWaitForMessageRestricted+0x40>
 80070ec:	697b      	ldr	r3, [r7, #20]
 80070ee:	2200      	movs	r2, #0
 80070f0:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 80070f4:	f001 fcaa 	bl	8008a4c <vPortExitCritical>
		if( pxQueue->uxMessagesWaiting == ( UBaseType_t ) 0U )
 80070f8:	697b      	ldr	r3, [r7, #20]
 80070fa:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80070fc:	2b00      	cmp	r3, #0
 80070fe:	d106      	bne.n	800710e <vQueueWaitForMessageRestricted+0x5a>
		{
			/* There is nothing in the queue, block for the specified period. */
			vTaskPlaceOnEventListRestricted( &( pxQueue->xTasksWaitingToReceive ), xTicksToWait, xWaitIndefinitely );
 8007100:	697b      	ldr	r3, [r7, #20]
 8007102:	3324      	adds	r3, #36	@ 0x24
 8007104:	687a      	ldr	r2, [r7, #4]
 8007106:	68b9      	ldr	r1, [r7, #8]
 8007108:	4618      	mov	r0, r3
 800710a:	f000 fd0b 	bl	8007b24 <vTaskPlaceOnEventListRestricted>
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
		prvUnlockQueue( pxQueue );
 800710e:	6978      	ldr	r0, [r7, #20]
 8007110:	f7ff ff26 	bl	8006f60 <prvUnlockQueue>
	}
 8007114:	bf00      	nop
 8007116:	3718      	adds	r7, #24
 8007118:	46bd      	mov	sp, r7
 800711a:	bd80      	pop	{r7, pc}

0800711c <xTaskCreateStatic>:
									const uint32_t ulStackDepth,
									void * const pvParameters,
									UBaseType_t uxPriority,
									StackType_t * const puxStackBuffer,
									StaticTask_t * const pxTaskBuffer )
	{
 800711c:	b580      	push	{r7, lr}
 800711e:	b08e      	sub	sp, #56	@ 0x38
 8007120:	af04      	add	r7, sp, #16
 8007122:	60f8      	str	r0, [r7, #12]
 8007124:	60b9      	str	r1, [r7, #8]
 8007126:	607a      	str	r2, [r7, #4]
 8007128:	603b      	str	r3, [r7, #0]
	TCB_t *pxNewTCB;
	TaskHandle_t xReturn;

		configASSERT( puxStackBuffer != NULL );
 800712a:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800712c:	2b00      	cmp	r3, #0
 800712e:	d10b      	bne.n	8007148 <xTaskCreateStatic+0x2c>
	__asm volatile
 8007130:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8007134:	f383 8811 	msr	BASEPRI, r3
 8007138:	f3bf 8f6f 	isb	sy
 800713c:	f3bf 8f4f 	dsb	sy
 8007140:	623b      	str	r3, [r7, #32]
}
 8007142:	bf00      	nop
 8007144:	bf00      	nop
 8007146:	e7fd      	b.n	8007144 <xTaskCreateStatic+0x28>
		configASSERT( pxTaskBuffer != NULL );
 8007148:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800714a:	2b00      	cmp	r3, #0
 800714c:	d10b      	bne.n	8007166 <xTaskCreateStatic+0x4a>
	__asm volatile
 800714e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8007152:	f383 8811 	msr	BASEPRI, r3
 8007156:	f3bf 8f6f 	isb	sy
 800715a:	f3bf 8f4f 	dsb	sy
 800715e:	61fb      	str	r3, [r7, #28]
}
 8007160:	bf00      	nop
 8007162:	bf00      	nop
 8007164:	e7fd      	b.n	8007162 <xTaskCreateStatic+0x46>
		#if( configASSERT_DEFINED == 1 )
		{
			/* Sanity check that the size of the structure used to declare a
			variable of type StaticTask_t equals the size of the real task
			structure. */
			volatile size_t xSize = sizeof( StaticTask_t );
 8007166:	23a8      	movs	r3, #168	@ 0xa8
 8007168:	613b      	str	r3, [r7, #16]
			configASSERT( xSize == sizeof( TCB_t ) );
 800716a:	693b      	ldr	r3, [r7, #16]
 800716c:	2ba8      	cmp	r3, #168	@ 0xa8
 800716e:	d00b      	beq.n	8007188 <xTaskCreateStatic+0x6c>
	__asm volatile
 8007170:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8007174:	f383 8811 	msr	BASEPRI, r3
 8007178:	f3bf 8f6f 	isb	sy
 800717c:	f3bf 8f4f 	dsb	sy
 8007180:	61bb      	str	r3, [r7, #24]
}
 8007182:	bf00      	nop
 8007184:	bf00      	nop
 8007186:	e7fd      	b.n	8007184 <xTaskCreateStatic+0x68>
			( void ) xSize; /* Prevent lint warning when configASSERT() is not used. */
 8007188:	693b      	ldr	r3, [r7, #16]
		}
		#endif /* configASSERT_DEFINED */


		if( ( pxTaskBuffer != NULL ) && ( puxStackBuffer != NULL ) )
 800718a:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800718c:	2b00      	cmp	r3, #0
 800718e:	d01e      	beq.n	80071ce <xTaskCreateStatic+0xb2>
 8007190:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8007192:	2b00      	cmp	r3, #0
 8007194:	d01b      	beq.n	80071ce <xTaskCreateStatic+0xb2>
		{
			/* The memory used for the task's TCB and stack are passed into this
			function - use them. */
			pxNewTCB = ( TCB_t * ) pxTaskBuffer; /*lint !e740 !e9087 Unusual cast is ok as the structures are designed to have the same alignment, and the size is checked by an assert. */
 8007196:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8007198:	627b      	str	r3, [r7, #36]	@ 0x24
			pxNewTCB->pxStack = ( StackType_t * ) puxStackBuffer;
 800719a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800719c:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 800719e:	631a      	str	r2, [r3, #48]	@ 0x30

			#if( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e731 !e9029 Macro has been consolidated for readability reasons. */
			{
				/* Tasks can be created statically or dynamically, so note this
				task was created statically in case the task is later deleted. */
				pxNewTCB->ucStaticallyAllocated = tskSTATICALLY_ALLOCATED_STACK_AND_TCB;
 80071a0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80071a2:	2202      	movs	r2, #2
 80071a4:	f883 20a5 	strb.w	r2, [r3, #165]	@ 0xa5
			}
			#endif /* tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE */

			prvInitialiseNewTask( pxTaskCode, pcName, ulStackDepth, pvParameters, uxPriority, &xReturn, pxNewTCB, NULL );
 80071a8:	2300      	movs	r3, #0
 80071aa:	9303      	str	r3, [sp, #12]
 80071ac:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80071ae:	9302      	str	r3, [sp, #8]
 80071b0:	f107 0314 	add.w	r3, r7, #20
 80071b4:	9301      	str	r3, [sp, #4]
 80071b6:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80071b8:	9300      	str	r3, [sp, #0]
 80071ba:	683b      	ldr	r3, [r7, #0]
 80071bc:	687a      	ldr	r2, [r7, #4]
 80071be:	68b9      	ldr	r1, [r7, #8]
 80071c0:	68f8      	ldr	r0, [r7, #12]
 80071c2:	f000 f851 	bl	8007268 <prvInitialiseNewTask>
			prvAddNewTaskToReadyList( pxNewTCB );
 80071c6:	6a78      	ldr	r0, [r7, #36]	@ 0x24
 80071c8:	f000 f8f6 	bl	80073b8 <prvAddNewTaskToReadyList>
 80071cc:	e001      	b.n	80071d2 <xTaskCreateStatic+0xb6>
		}
		else
		{
			xReturn = NULL;
 80071ce:	2300      	movs	r3, #0
 80071d0:	617b      	str	r3, [r7, #20]
		}

		return xReturn;
 80071d2:	697b      	ldr	r3, [r7, #20]
	}
 80071d4:	4618      	mov	r0, r3
 80071d6:	3728      	adds	r7, #40	@ 0x28
 80071d8:	46bd      	mov	sp, r7
 80071da:	bd80      	pop	{r7, pc}

080071dc <xTaskCreate>:
							const char * const pcName,		/*lint !e971 Unqualified char types are allowed for strings and single characters only. */
							const configSTACK_DEPTH_TYPE usStackDepth,
							void * const pvParameters,
							UBaseType_t uxPriority,
							TaskHandle_t * const pxCreatedTask )
	{
 80071dc:	b580      	push	{r7, lr}
 80071de:	b08c      	sub	sp, #48	@ 0x30
 80071e0:	af04      	add	r7, sp, #16
 80071e2:	60f8      	str	r0, [r7, #12]
 80071e4:	60b9      	str	r1, [r7, #8]
 80071e6:	603b      	str	r3, [r7, #0]
 80071e8:	4613      	mov	r3, r2
 80071ea:	80fb      	strh	r3, [r7, #6]
		#else /* portSTACK_GROWTH */
		{
		StackType_t *pxStack;

			/* Allocate space for the stack used by the task being created. */
			pxStack = pvPortMalloc( ( ( ( size_t ) usStackDepth ) * sizeof( StackType_t ) ) ); /*lint !e9079 All values returned by pvPortMalloc() have at least the alignment required by the MCU's stack and this allocation is the stack. */
 80071ec:	88fb      	ldrh	r3, [r7, #6]
 80071ee:	009b      	lsls	r3, r3, #2
 80071f0:	4618      	mov	r0, r3
 80071f2:	f001 fd1b 	bl	8008c2c <pvPortMalloc>
 80071f6:	6178      	str	r0, [r7, #20]

			if( pxStack != NULL )
 80071f8:	697b      	ldr	r3, [r7, #20]
 80071fa:	2b00      	cmp	r3, #0
 80071fc:	d00e      	beq.n	800721c <xTaskCreate+0x40>
			{
				/* Allocate space for the TCB. */
				pxNewTCB = ( TCB_t * ) pvPortMalloc( sizeof( TCB_t ) ); /*lint !e9087 !e9079 All values returned by pvPortMalloc() have at least the alignment required by the MCU's stack, and the first member of TCB_t is always a pointer to the task's stack. */
 80071fe:	20a8      	movs	r0, #168	@ 0xa8
 8007200:	f001 fd14 	bl	8008c2c <pvPortMalloc>
 8007204:	61f8      	str	r0, [r7, #28]

				if( pxNewTCB != NULL )
 8007206:	69fb      	ldr	r3, [r7, #28]
 8007208:	2b00      	cmp	r3, #0
 800720a:	d003      	beq.n	8007214 <xTaskCreate+0x38>
				{
					/* Store the stack location in the TCB. */
					pxNewTCB->pxStack = pxStack;
 800720c:	69fb      	ldr	r3, [r7, #28]
 800720e:	697a      	ldr	r2, [r7, #20]
 8007210:	631a      	str	r2, [r3, #48]	@ 0x30
 8007212:	e005      	b.n	8007220 <xTaskCreate+0x44>
				}
				else
				{
					/* The stack cannot be used as the TCB was not created.  Free
					it again. */
					vPortFree( pxStack );
 8007214:	6978      	ldr	r0, [r7, #20]
 8007216:	f001 fdd7 	bl	8008dc8 <vPortFree>
 800721a:	e001      	b.n	8007220 <xTaskCreate+0x44>
				}
			}
			else
			{
				pxNewTCB = NULL;
 800721c:	2300      	movs	r3, #0
 800721e:	61fb      	str	r3, [r7, #28]
			}
		}
		#endif /* portSTACK_GROWTH */

		if( pxNewTCB != NULL )
 8007220:	69fb      	ldr	r3, [r7, #28]
 8007222:	2b00      	cmp	r3, #0
 8007224:	d017      	beq.n	8007256 <xTaskCreate+0x7a>
		{
			#if( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e9029 !e731 Macro has been consolidated for readability reasons. */
			{
				/* Tasks can be created statically or dynamically, so note this
				task was created dynamically in case it is later deleted. */
				pxNewTCB->ucStaticallyAllocated = tskDYNAMICALLY_ALLOCATED_STACK_AND_TCB;
 8007226:	69fb      	ldr	r3, [r7, #28]
 8007228:	2200      	movs	r2, #0
 800722a:	f883 20a5 	strb.w	r2, [r3, #165]	@ 0xa5
			}
			#endif /* tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE */

			prvInitialiseNewTask( pxTaskCode, pcName, ( uint32_t ) usStackDepth, pvParameters, uxPriority, pxCreatedTask, pxNewTCB, NULL );
 800722e:	88fa      	ldrh	r2, [r7, #6]
 8007230:	2300      	movs	r3, #0
 8007232:	9303      	str	r3, [sp, #12]
 8007234:	69fb      	ldr	r3, [r7, #28]
 8007236:	9302      	str	r3, [sp, #8]
 8007238:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800723a:	9301      	str	r3, [sp, #4]
 800723c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800723e:	9300      	str	r3, [sp, #0]
 8007240:	683b      	ldr	r3, [r7, #0]
 8007242:	68b9      	ldr	r1, [r7, #8]
 8007244:	68f8      	ldr	r0, [r7, #12]
 8007246:	f000 f80f 	bl	8007268 <prvInitialiseNewTask>
			prvAddNewTaskToReadyList( pxNewTCB );
 800724a:	69f8      	ldr	r0, [r7, #28]
 800724c:	f000 f8b4 	bl	80073b8 <prvAddNewTaskToReadyList>
			xReturn = pdPASS;
 8007250:	2301      	movs	r3, #1
 8007252:	61bb      	str	r3, [r7, #24]
 8007254:	e002      	b.n	800725c <xTaskCreate+0x80>
		}
		else
		{
			xReturn = errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY;
 8007256:	f04f 33ff 	mov.w	r3, #4294967295
 800725a:	61bb      	str	r3, [r7, #24]
		}

		return xReturn;
 800725c:	69bb      	ldr	r3, [r7, #24]
	}
 800725e:	4618      	mov	r0, r3
 8007260:	3720      	adds	r7, #32
 8007262:	46bd      	mov	sp, r7
 8007264:	bd80      	pop	{r7, pc}
	...

08007268 <prvInitialiseNewTask>:
									void * const pvParameters,
									UBaseType_t uxPriority,
									TaskHandle_t * const pxCreatedTask,
									TCB_t *pxNewTCB,
									const MemoryRegion_t * const xRegions )
{
 8007268:	b580      	push	{r7, lr}
 800726a:	b088      	sub	sp, #32
 800726c:	af00      	add	r7, sp, #0
 800726e:	60f8      	str	r0, [r7, #12]
 8007270:	60b9      	str	r1, [r7, #8]
 8007272:	607a      	str	r2, [r7, #4]
 8007274:	603b      	str	r3, [r7, #0]

	/* Avoid dependency on memset() if it is not required. */
	#if( tskSET_NEW_STACKS_TO_KNOWN_VALUE == 1 )
	{
		/* Fill the stack with a known value to assist debugging. */
		( void ) memset( pxNewTCB->pxStack, ( int ) tskSTACK_FILL_BYTE, ( size_t ) ulStackDepth * sizeof( StackType_t ) );
 8007276:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007278:	6b18      	ldr	r0, [r3, #48]	@ 0x30
 800727a:	687b      	ldr	r3, [r7, #4]
 800727c:	009b      	lsls	r3, r3, #2
 800727e:	461a      	mov	r2, r3
 8007280:	21a5      	movs	r1, #165	@ 0xa5
 8007282:	f001 fef7 	bl	8009074 <memset>
	grows from high memory to low (as per the 80x86) or vice versa.
	portSTACK_GROWTH is used to make the result positive or negative as required
	by the port. */
	#if( portSTACK_GROWTH < 0 )
	{
		pxTopOfStack = &( pxNewTCB->pxStack[ ulStackDepth - ( uint32_t ) 1 ] );
 8007286:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007288:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 800728a:	687b      	ldr	r3, [r7, #4]
 800728c:	f103 4380 	add.w	r3, r3, #1073741824	@ 0x40000000
 8007290:	3b01      	subs	r3, #1
 8007292:	009b      	lsls	r3, r3, #2
 8007294:	4413      	add	r3, r2
 8007296:	61bb      	str	r3, [r7, #24]
		pxTopOfStack = ( StackType_t * ) ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack ) & ( ~( ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) ) ); /*lint !e923 !e9033 !e9078 MISRA exception.  Avoiding casts between pointers and integers is not practical.  Size differences accounted for using portPOINTER_SIZE_TYPE type.  Checked by assert(). */
 8007298:	69bb      	ldr	r3, [r7, #24]
 800729a:	f023 0307 	bic.w	r3, r3, #7
 800729e:	61bb      	str	r3, [r7, #24]

		/* Check the alignment of the calculated top of stack is correct. */
		configASSERT( ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack & ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) == 0UL ) );
 80072a0:	69bb      	ldr	r3, [r7, #24]
 80072a2:	f003 0307 	and.w	r3, r3, #7
 80072a6:	2b00      	cmp	r3, #0
 80072a8:	d00b      	beq.n	80072c2 <prvInitialiseNewTask+0x5a>
	__asm volatile
 80072aa:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80072ae:	f383 8811 	msr	BASEPRI, r3
 80072b2:	f3bf 8f6f 	isb	sy
 80072b6:	f3bf 8f4f 	dsb	sy
 80072ba:	617b      	str	r3, [r7, #20]
}
 80072bc:	bf00      	nop
 80072be:	bf00      	nop
 80072c0:	e7fd      	b.n	80072be <prvInitialiseNewTask+0x56>
		pxNewTCB->pxEndOfStack = pxNewTCB->pxStack + ( ulStackDepth - ( uint32_t ) 1 );
	}
	#endif /* portSTACK_GROWTH */

	/* Store the task name in the TCB. */
	if( pcName != NULL )
 80072c2:	68bb      	ldr	r3, [r7, #8]
 80072c4:	2b00      	cmp	r3, #0
 80072c6:	d01f      	beq.n	8007308 <prvInitialiseNewTask+0xa0>
	{
		for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
 80072c8:	2300      	movs	r3, #0
 80072ca:	61fb      	str	r3, [r7, #28]
 80072cc:	e012      	b.n	80072f4 <prvInitialiseNewTask+0x8c>
		{
			pxNewTCB->pcTaskName[ x ] = pcName[ x ];
 80072ce:	68ba      	ldr	r2, [r7, #8]
 80072d0:	69fb      	ldr	r3, [r7, #28]
 80072d2:	4413      	add	r3, r2
 80072d4:	7819      	ldrb	r1, [r3, #0]
 80072d6:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 80072d8:	69fb      	ldr	r3, [r7, #28]
 80072da:	4413      	add	r3, r2
 80072dc:	3334      	adds	r3, #52	@ 0x34
 80072de:	460a      	mov	r2, r1
 80072e0:	701a      	strb	r2, [r3, #0]

			/* Don't copy all configMAX_TASK_NAME_LEN if the string is shorter than
			configMAX_TASK_NAME_LEN characters just in case the memory after the
			string is not accessible (extremely unlikely). */
			if( pcName[ x ] == ( char ) 0x00 )
 80072e2:	68ba      	ldr	r2, [r7, #8]
 80072e4:	69fb      	ldr	r3, [r7, #28]
 80072e6:	4413      	add	r3, r2
 80072e8:	781b      	ldrb	r3, [r3, #0]
 80072ea:	2b00      	cmp	r3, #0
 80072ec:	d006      	beq.n	80072fc <prvInitialiseNewTask+0x94>
		for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
 80072ee:	69fb      	ldr	r3, [r7, #28]
 80072f0:	3301      	adds	r3, #1
 80072f2:	61fb      	str	r3, [r7, #28]
 80072f4:	69fb      	ldr	r3, [r7, #28]
 80072f6:	2b0f      	cmp	r3, #15
 80072f8:	d9e9      	bls.n	80072ce <prvInitialiseNewTask+0x66>
 80072fa:	e000      	b.n	80072fe <prvInitialiseNewTask+0x96>
			{
				break;
 80072fc:	bf00      	nop
			}
		}

		/* Ensure the name string is terminated in the case that the string length
		was greater or equal to configMAX_TASK_NAME_LEN. */
		pxNewTCB->pcTaskName[ configMAX_TASK_NAME_LEN - 1 ] = '\0';
 80072fe:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007300:	2200      	movs	r2, #0
 8007302:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
 8007306:	e003      	b.n	8007310 <prvInitialiseNewTask+0xa8>
	}
	else
	{
		/* The task has not been given a name, so just ensure there is a NULL
		terminator when it is read out. */
		pxNewTCB->pcTaskName[ 0 ] = 0x00;
 8007308:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800730a:	2200      	movs	r2, #0
 800730c:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
	}

	/* This is used as an array index so must ensure it's not too large.  First
	remove the privilege bit if one is present. */
	if( uxPriority >= ( UBaseType_t ) configMAX_PRIORITIES )
 8007310:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8007312:	2b37      	cmp	r3, #55	@ 0x37
 8007314:	d901      	bls.n	800731a <prvInitialiseNewTask+0xb2>
	{
		uxPriority = ( UBaseType_t ) configMAX_PRIORITIES - ( UBaseType_t ) 1U;
 8007316:	2337      	movs	r3, #55	@ 0x37
 8007318:	62bb      	str	r3, [r7, #40]	@ 0x28
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	pxNewTCB->uxPriority = uxPriority;
 800731a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800731c:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 800731e:	62da      	str	r2, [r3, #44]	@ 0x2c
	#if ( configUSE_MUTEXES == 1 )
	{
		pxNewTCB->uxBasePriority = uxPriority;
 8007320:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007322:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 8007324:	64da      	str	r2, [r3, #76]	@ 0x4c
		pxNewTCB->uxMutexesHeld = 0;
 8007326:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007328:	2200      	movs	r2, #0
 800732a:	651a      	str	r2, [r3, #80]	@ 0x50
	}
	#endif /* configUSE_MUTEXES */

	vListInitialiseItem( &( pxNewTCB->xStateListItem ) );
 800732c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800732e:	3304      	adds	r3, #4
 8007330:	4618      	mov	r0, r3
 8007332:	f7ff f965 	bl	8006600 <vListInitialiseItem>
	vListInitialiseItem( &( pxNewTCB->xEventListItem ) );
 8007336:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007338:	3318      	adds	r3, #24
 800733a:	4618      	mov	r0, r3
 800733c:	f7ff f960 	bl	8006600 <vListInitialiseItem>

	/* Set the pxNewTCB as a link back from the ListItem_t.  This is so we can get
	back to	the containing TCB from a generic item in a list. */
	listSET_LIST_ITEM_OWNER( &( pxNewTCB->xStateListItem ), pxNewTCB );
 8007340:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007342:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8007344:	611a      	str	r2, [r3, #16]

	/* Event lists are always in priority order. */
	listSET_LIST_ITEM_VALUE( &( pxNewTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8007346:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8007348:	f1c3 0238 	rsb	r2, r3, #56	@ 0x38
 800734c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800734e:	619a      	str	r2, [r3, #24]
	listSET_LIST_ITEM_OWNER( &( pxNewTCB->xEventListItem ), pxNewTCB );
 8007350:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007352:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8007354:	625a      	str	r2, [r3, #36]	@ 0x24
	}
	#endif

	#if ( configUSE_TASK_NOTIFICATIONS == 1 )
	{
		pxNewTCB->ulNotifiedValue = 0;
 8007356:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007358:	2200      	movs	r2, #0
 800735a:	f8c3 20a0 	str.w	r2, [r3, #160]	@ 0xa0
		pxNewTCB->ucNotifyState = taskNOT_WAITING_NOTIFICATION;
 800735e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007360:	2200      	movs	r2, #0
 8007362:	f883 20a4 	strb.w	r2, [r3, #164]	@ 0xa4
	#if ( configUSE_NEWLIB_REENTRANT == 1 )
	{
		/* Initialise this task's Newlib reent structure.
		See the third party link http://www.nadler.com/embedded/newlibAndFreeRTOS.html
		for additional information. */
		_REENT_INIT_PTR( ( &( pxNewTCB->xNewLib_reent ) ) );
 8007366:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007368:	3354      	adds	r3, #84	@ 0x54
 800736a:	224c      	movs	r2, #76	@ 0x4c
 800736c:	2100      	movs	r1, #0
 800736e:	4618      	mov	r0, r3
 8007370:	f001 fe80 	bl	8009074 <memset>
 8007374:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007376:	4a0d      	ldr	r2, [pc, #52]	@ (80073ac <prvInitialiseNewTask+0x144>)
 8007378:	659a      	str	r2, [r3, #88]	@ 0x58
 800737a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800737c:	4a0c      	ldr	r2, [pc, #48]	@ (80073b0 <prvInitialiseNewTask+0x148>)
 800737e:	65da      	str	r2, [r3, #92]	@ 0x5c
 8007380:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007382:	4a0c      	ldr	r2, [pc, #48]	@ (80073b4 <prvInitialiseNewTask+0x14c>)
 8007384:	661a      	str	r2, [r3, #96]	@ 0x60
			}
			#endif /* portSTACK_GROWTH */
		}
		#else /* portHAS_STACK_OVERFLOW_CHECKING */
		{
			pxNewTCB->pxTopOfStack = pxPortInitialiseStack( pxTopOfStack, pxTaskCode, pvParameters );
 8007386:	683a      	ldr	r2, [r7, #0]
 8007388:	68f9      	ldr	r1, [r7, #12]
 800738a:	69b8      	ldr	r0, [r7, #24]
 800738c:	f001 f9f8 	bl	8008780 <pxPortInitialiseStack>
 8007390:	4602      	mov	r2, r0
 8007392:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007394:	601a      	str	r2, [r3, #0]
		}
		#endif /* portHAS_STACK_OVERFLOW_CHECKING */
	}
	#endif /* portUSING_MPU_WRAPPERS */

	if( pxCreatedTask != NULL )
 8007396:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8007398:	2b00      	cmp	r3, #0
 800739a:	d002      	beq.n	80073a2 <prvInitialiseNewTask+0x13a>
	{
		/* Pass the handle out in an anonymous way.  The handle can be used to
		change the created task's priority, delete the created task, etc.*/
		*pxCreatedTask = ( TaskHandle_t ) pxNewTCB;
 800739c:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800739e:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 80073a0:	601a      	str	r2, [r3, #0]
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 80073a2:	bf00      	nop
 80073a4:	3720      	adds	r7, #32
 80073a6:	46bd      	mov	sp, r7
 80073a8:	bd80      	pop	{r7, pc}
 80073aa:	bf00      	nop
 80073ac:	2000cc28 	.word	0x2000cc28
 80073b0:	2000cc90 	.word	0x2000cc90
 80073b4:	2000ccf8 	.word	0x2000ccf8

080073b8 <prvAddNewTaskToReadyList>:
/*-----------------------------------------------------------*/

static void prvAddNewTaskToReadyList( TCB_t *pxNewTCB )
{
 80073b8:	b580      	push	{r7, lr}
 80073ba:	b082      	sub	sp, #8
 80073bc:	af00      	add	r7, sp, #0
 80073be:	6078      	str	r0, [r7, #4]
	/* Ensure interrupts don't access the task lists while the lists are being
	updated. */
	taskENTER_CRITICAL();
 80073c0:	f001 fb12 	bl	80089e8 <vPortEnterCritical>
	{
		uxCurrentNumberOfTasks++;
 80073c4:	4b2d      	ldr	r3, [pc, #180]	@ (800747c <prvAddNewTaskToReadyList+0xc4>)
 80073c6:	681b      	ldr	r3, [r3, #0]
 80073c8:	3301      	adds	r3, #1
 80073ca:	4a2c      	ldr	r2, [pc, #176]	@ (800747c <prvAddNewTaskToReadyList+0xc4>)
 80073cc:	6013      	str	r3, [r2, #0]
		if( pxCurrentTCB == NULL )
 80073ce:	4b2c      	ldr	r3, [pc, #176]	@ (8007480 <prvAddNewTaskToReadyList+0xc8>)
 80073d0:	681b      	ldr	r3, [r3, #0]
 80073d2:	2b00      	cmp	r3, #0
 80073d4:	d109      	bne.n	80073ea <prvAddNewTaskToReadyList+0x32>
		{
			/* There are no other tasks, or all the other tasks are in
			the suspended state - make this the current task. */
			pxCurrentTCB = pxNewTCB;
 80073d6:	4a2a      	ldr	r2, [pc, #168]	@ (8007480 <prvAddNewTaskToReadyList+0xc8>)
 80073d8:	687b      	ldr	r3, [r7, #4]
 80073da:	6013      	str	r3, [r2, #0]

			if( uxCurrentNumberOfTasks == ( UBaseType_t ) 1 )
 80073dc:	4b27      	ldr	r3, [pc, #156]	@ (800747c <prvAddNewTaskToReadyList+0xc4>)
 80073de:	681b      	ldr	r3, [r3, #0]
 80073e0:	2b01      	cmp	r3, #1
 80073e2:	d110      	bne.n	8007406 <prvAddNewTaskToReadyList+0x4e>
			{
				/* This is the first task to be created so do the preliminary
				initialisation required.  We will not recover if this call
				fails, but we will report the failure. */
				prvInitialiseTaskLists();
 80073e4:	f000 fccc 	bl	8007d80 <prvInitialiseTaskLists>
 80073e8:	e00d      	b.n	8007406 <prvAddNewTaskToReadyList+0x4e>
		else
		{
			/* If the scheduler is not already running, make this task the
			current task if it is the highest priority task to be created
			so far. */
			if( xSchedulerRunning == pdFALSE )
 80073ea:	4b26      	ldr	r3, [pc, #152]	@ (8007484 <prvAddNewTaskToReadyList+0xcc>)
 80073ec:	681b      	ldr	r3, [r3, #0]
 80073ee:	2b00      	cmp	r3, #0
 80073f0:	d109      	bne.n	8007406 <prvAddNewTaskToReadyList+0x4e>
			{
				if( pxCurrentTCB->uxPriority <= pxNewTCB->uxPriority )
 80073f2:	4b23      	ldr	r3, [pc, #140]	@ (8007480 <prvAddNewTaskToReadyList+0xc8>)
 80073f4:	681b      	ldr	r3, [r3, #0]
 80073f6:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80073f8:	687b      	ldr	r3, [r7, #4]
 80073fa:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80073fc:	429a      	cmp	r2, r3
 80073fe:	d802      	bhi.n	8007406 <prvAddNewTaskToReadyList+0x4e>
				{
					pxCurrentTCB = pxNewTCB;
 8007400:	4a1f      	ldr	r2, [pc, #124]	@ (8007480 <prvAddNewTaskToReadyList+0xc8>)
 8007402:	687b      	ldr	r3, [r7, #4]
 8007404:	6013      	str	r3, [r2, #0]
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}

		uxTaskNumber++;
 8007406:	4b20      	ldr	r3, [pc, #128]	@ (8007488 <prvAddNewTaskToReadyList+0xd0>)
 8007408:	681b      	ldr	r3, [r3, #0]
 800740a:	3301      	adds	r3, #1
 800740c:	4a1e      	ldr	r2, [pc, #120]	@ (8007488 <prvAddNewTaskToReadyList+0xd0>)
 800740e:	6013      	str	r3, [r2, #0]

		#if ( configUSE_TRACE_FACILITY == 1 )
		{
			/* Add a counter into the TCB for tracing only. */
			pxNewTCB->uxTCBNumber = uxTaskNumber;
 8007410:	4b1d      	ldr	r3, [pc, #116]	@ (8007488 <prvAddNewTaskToReadyList+0xd0>)
 8007412:	681a      	ldr	r2, [r3, #0]
 8007414:	687b      	ldr	r3, [r7, #4]
 8007416:	645a      	str	r2, [r3, #68]	@ 0x44
		}
		#endif /* configUSE_TRACE_FACILITY */
		traceTASK_CREATE( pxNewTCB );

		prvAddTaskToReadyList( pxNewTCB );
 8007418:	687b      	ldr	r3, [r7, #4]
 800741a:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800741c:	4b1b      	ldr	r3, [pc, #108]	@ (800748c <prvAddNewTaskToReadyList+0xd4>)
 800741e:	681b      	ldr	r3, [r3, #0]
 8007420:	429a      	cmp	r2, r3
 8007422:	d903      	bls.n	800742c <prvAddNewTaskToReadyList+0x74>
 8007424:	687b      	ldr	r3, [r7, #4]
 8007426:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8007428:	4a18      	ldr	r2, [pc, #96]	@ (800748c <prvAddNewTaskToReadyList+0xd4>)
 800742a:	6013      	str	r3, [r2, #0]
 800742c:	687b      	ldr	r3, [r7, #4]
 800742e:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8007430:	4613      	mov	r3, r2
 8007432:	009b      	lsls	r3, r3, #2
 8007434:	4413      	add	r3, r2
 8007436:	009b      	lsls	r3, r3, #2
 8007438:	4a15      	ldr	r2, [pc, #84]	@ (8007490 <prvAddNewTaskToReadyList+0xd8>)
 800743a:	441a      	add	r2, r3
 800743c:	687b      	ldr	r3, [r7, #4]
 800743e:	3304      	adds	r3, #4
 8007440:	4619      	mov	r1, r3
 8007442:	4610      	mov	r0, r2
 8007444:	f7ff f8e9 	bl	800661a <vListInsertEnd>

		portSETUP_TCB( pxNewTCB );
	}
	taskEXIT_CRITICAL();
 8007448:	f001 fb00 	bl	8008a4c <vPortExitCritical>

	if( xSchedulerRunning != pdFALSE )
 800744c:	4b0d      	ldr	r3, [pc, #52]	@ (8007484 <prvAddNewTaskToReadyList+0xcc>)
 800744e:	681b      	ldr	r3, [r3, #0]
 8007450:	2b00      	cmp	r3, #0
 8007452:	d00e      	beq.n	8007472 <prvAddNewTaskToReadyList+0xba>
	{
		/* If the created task is of a higher priority than the current task
		then it should run now. */
		if( pxCurrentTCB->uxPriority < pxNewTCB->uxPriority )
 8007454:	4b0a      	ldr	r3, [pc, #40]	@ (8007480 <prvAddNewTaskToReadyList+0xc8>)
 8007456:	681b      	ldr	r3, [r3, #0]
 8007458:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800745a:	687b      	ldr	r3, [r7, #4]
 800745c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800745e:	429a      	cmp	r2, r3
 8007460:	d207      	bcs.n	8007472 <prvAddNewTaskToReadyList+0xba>
		{
			taskYIELD_IF_USING_PREEMPTION();
 8007462:	4b0c      	ldr	r3, [pc, #48]	@ (8007494 <prvAddNewTaskToReadyList+0xdc>)
 8007464:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8007468:	601a      	str	r2, [r3, #0]
 800746a:	f3bf 8f4f 	dsb	sy
 800746e:	f3bf 8f6f 	isb	sy
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 8007472:	bf00      	nop
 8007474:	3708      	adds	r7, #8
 8007476:	46bd      	mov	sp, r7
 8007478:	bd80      	pop	{r7, pc}
 800747a:	bf00      	nop
 800747c:	20008ea8 	.word	0x20008ea8
 8007480:	200089d4 	.word	0x200089d4
 8007484:	20008eb4 	.word	0x20008eb4
 8007488:	20008ec4 	.word	0x20008ec4
 800748c:	20008eb0 	.word	0x20008eb0
 8007490:	200089d8 	.word	0x200089d8
 8007494:	e000ed04 	.word	0xe000ed04

08007498 <vTaskDelay>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelay == 1 )

	void vTaskDelay( const TickType_t xTicksToDelay )
	{
 8007498:	b580      	push	{r7, lr}
 800749a:	b084      	sub	sp, #16
 800749c:	af00      	add	r7, sp, #0
 800749e:	6078      	str	r0, [r7, #4]
	BaseType_t xAlreadyYielded = pdFALSE;
 80074a0:	2300      	movs	r3, #0
 80074a2:	60fb      	str	r3, [r7, #12]

		/* A delay time of zero just forces a reschedule. */
		if( xTicksToDelay > ( TickType_t ) 0U )
 80074a4:	687b      	ldr	r3, [r7, #4]
 80074a6:	2b00      	cmp	r3, #0
 80074a8:	d018      	beq.n	80074dc <vTaskDelay+0x44>
		{
			configASSERT( uxSchedulerSuspended == 0 );
 80074aa:	4b14      	ldr	r3, [pc, #80]	@ (80074fc <vTaskDelay+0x64>)
 80074ac:	681b      	ldr	r3, [r3, #0]
 80074ae:	2b00      	cmp	r3, #0
 80074b0:	d00b      	beq.n	80074ca <vTaskDelay+0x32>
	__asm volatile
 80074b2:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80074b6:	f383 8811 	msr	BASEPRI, r3
 80074ba:	f3bf 8f6f 	isb	sy
 80074be:	f3bf 8f4f 	dsb	sy
 80074c2:	60bb      	str	r3, [r7, #8]
}
 80074c4:	bf00      	nop
 80074c6:	bf00      	nop
 80074c8:	e7fd      	b.n	80074c6 <vTaskDelay+0x2e>
			vTaskSuspendAll();
 80074ca:	f000 f929 	bl	8007720 <vTaskSuspendAll>
				list or removed from the blocked list until the scheduler
				is resumed.

				This task cannot be in an event list as it is the currently
				executing task. */
				prvAddCurrentTaskToDelayedList( xTicksToDelay, pdFALSE );
 80074ce:	2100      	movs	r1, #0
 80074d0:	6878      	ldr	r0, [r7, #4]
 80074d2:	f000 fda7 	bl	8008024 <prvAddCurrentTaskToDelayedList>
			}
			xAlreadyYielded = xTaskResumeAll();
 80074d6:	f000 f931 	bl	800773c <xTaskResumeAll>
 80074da:	60f8      	str	r0, [r7, #12]
			mtCOVERAGE_TEST_MARKER();
		}

		/* Force a reschedule if xTaskResumeAll has not already done so, we may
		have put ourselves to sleep. */
		if( xAlreadyYielded == pdFALSE )
 80074dc:	68fb      	ldr	r3, [r7, #12]
 80074de:	2b00      	cmp	r3, #0
 80074e0:	d107      	bne.n	80074f2 <vTaskDelay+0x5a>
		{
			portYIELD_WITHIN_API();
 80074e2:	4b07      	ldr	r3, [pc, #28]	@ (8007500 <vTaskDelay+0x68>)
 80074e4:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 80074e8:	601a      	str	r2, [r3, #0]
 80074ea:	f3bf 8f4f 	dsb	sy
 80074ee:	f3bf 8f6f 	isb	sy
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
 80074f2:	bf00      	nop
 80074f4:	3710      	adds	r7, #16
 80074f6:	46bd      	mov	sp, r7
 80074f8:	bd80      	pop	{r7, pc}
 80074fa:	bf00      	nop
 80074fc:	20008ed0 	.word	0x20008ed0
 8007500:	e000ed04 	.word	0xe000ed04

08007504 <vTaskPrioritySet>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskPrioritySet == 1 )

	void vTaskPrioritySet( TaskHandle_t xTask, UBaseType_t uxNewPriority )
	{
 8007504:	b580      	push	{r7, lr}
 8007506:	b088      	sub	sp, #32
 8007508:	af00      	add	r7, sp, #0
 800750a:	6078      	str	r0, [r7, #4]
 800750c:	6039      	str	r1, [r7, #0]
	TCB_t *pxTCB;
	UBaseType_t uxCurrentBasePriority, uxPriorityUsedOnEntry;
	BaseType_t xYieldRequired = pdFALSE;
 800750e:	2300      	movs	r3, #0
 8007510:	61fb      	str	r3, [r7, #28]

		configASSERT( ( uxNewPriority < configMAX_PRIORITIES ) );
 8007512:	683b      	ldr	r3, [r7, #0]
 8007514:	2b37      	cmp	r3, #55	@ 0x37
 8007516:	d90b      	bls.n	8007530 <vTaskPrioritySet+0x2c>
	__asm volatile
 8007518:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800751c:	f383 8811 	msr	BASEPRI, r3
 8007520:	f3bf 8f6f 	isb	sy
 8007524:	f3bf 8f4f 	dsb	sy
 8007528:	60fb      	str	r3, [r7, #12]
}
 800752a:	bf00      	nop
 800752c:	bf00      	nop
 800752e:	e7fd      	b.n	800752c <vTaskPrioritySet+0x28>

		/* Ensure the new priority is valid. */
		if( uxNewPriority >= ( UBaseType_t ) configMAX_PRIORITIES )
 8007530:	683b      	ldr	r3, [r7, #0]
 8007532:	2b37      	cmp	r3, #55	@ 0x37
 8007534:	d901      	bls.n	800753a <vTaskPrioritySet+0x36>
		{
			uxNewPriority = ( UBaseType_t ) configMAX_PRIORITIES - ( UBaseType_t ) 1U;
 8007536:	2337      	movs	r3, #55	@ 0x37
 8007538:	603b      	str	r3, [r7, #0]
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}

		taskENTER_CRITICAL();
 800753a:	f001 fa55 	bl	80089e8 <vPortEnterCritical>
		{
			/* If null is passed in here then it is the priority of the calling
			task that is being changed. */
			pxTCB = prvGetTCBFromHandle( xTask );
 800753e:	687b      	ldr	r3, [r7, #4]
 8007540:	2b00      	cmp	r3, #0
 8007542:	d102      	bne.n	800754a <vTaskPrioritySet+0x46>
 8007544:	4b3a      	ldr	r3, [pc, #232]	@ (8007630 <vTaskPrioritySet+0x12c>)
 8007546:	681b      	ldr	r3, [r3, #0]
 8007548:	e000      	b.n	800754c <vTaskPrioritySet+0x48>
 800754a:	687b      	ldr	r3, [r7, #4]
 800754c:	61bb      	str	r3, [r7, #24]

			traceTASK_PRIORITY_SET( pxTCB, uxNewPriority );

			#if ( configUSE_MUTEXES == 1 )
			{
				uxCurrentBasePriority = pxTCB->uxBasePriority;
 800754e:	69bb      	ldr	r3, [r7, #24]
 8007550:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8007552:	617b      	str	r3, [r7, #20]
			{
				uxCurrentBasePriority = pxTCB->uxPriority;
			}
			#endif

			if( uxCurrentBasePriority != uxNewPriority )
 8007554:	697a      	ldr	r2, [r7, #20]
 8007556:	683b      	ldr	r3, [r7, #0]
 8007558:	429a      	cmp	r2, r3
 800755a:	d063      	beq.n	8007624 <vTaskPrioritySet+0x120>
			{
				/* The priority change may have readied a task of higher
				priority than the calling task. */
				if( uxNewPriority > uxCurrentBasePriority )
 800755c:	683a      	ldr	r2, [r7, #0]
 800755e:	697b      	ldr	r3, [r7, #20]
 8007560:	429a      	cmp	r2, r3
 8007562:	d90d      	bls.n	8007580 <vTaskPrioritySet+0x7c>
				{
					if( pxTCB != pxCurrentTCB )
 8007564:	4b32      	ldr	r3, [pc, #200]	@ (8007630 <vTaskPrioritySet+0x12c>)
 8007566:	681b      	ldr	r3, [r3, #0]
 8007568:	69ba      	ldr	r2, [r7, #24]
 800756a:	429a      	cmp	r2, r3
 800756c:	d00f      	beq.n	800758e <vTaskPrioritySet+0x8a>
					{
						/* The priority of a task other than the currently
						running task is being raised.  Is the priority being
						raised above that of the running task? */
						if( uxNewPriority >= pxCurrentTCB->uxPriority )
 800756e:	4b30      	ldr	r3, [pc, #192]	@ (8007630 <vTaskPrioritySet+0x12c>)
 8007570:	681b      	ldr	r3, [r3, #0]
 8007572:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8007574:	683a      	ldr	r2, [r7, #0]
 8007576:	429a      	cmp	r2, r3
 8007578:	d309      	bcc.n	800758e <vTaskPrioritySet+0x8a>
						{
							xYieldRequired = pdTRUE;
 800757a:	2301      	movs	r3, #1
 800757c:	61fb      	str	r3, [r7, #28]
 800757e:	e006      	b.n	800758e <vTaskPrioritySet+0x8a>
						/* The priority of the running task is being raised,
						but the running task must already be the highest
						priority task able to run so no yield is required. */
					}
				}
				else if( pxTCB == pxCurrentTCB )
 8007580:	4b2b      	ldr	r3, [pc, #172]	@ (8007630 <vTaskPrioritySet+0x12c>)
 8007582:	681b      	ldr	r3, [r3, #0]
 8007584:	69ba      	ldr	r2, [r7, #24]
 8007586:	429a      	cmp	r2, r3
 8007588:	d101      	bne.n	800758e <vTaskPrioritySet+0x8a>
				{
					/* Setting the priority of the running task down means
					there may now be another task of higher priority that
					is ready to execute. */
					xYieldRequired = pdTRUE;
 800758a:	2301      	movs	r3, #1
 800758c:	61fb      	str	r3, [r7, #28]
				}

				/* Remember the ready list the task might be referenced from
				before its uxPriority member is changed so the
				taskRESET_READY_PRIORITY() macro can function correctly. */
				uxPriorityUsedOnEntry = pxTCB->uxPriority;
 800758e:	69bb      	ldr	r3, [r7, #24]
 8007590:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8007592:	613b      	str	r3, [r7, #16]

				#if ( configUSE_MUTEXES == 1 )
				{
					/* Only change the priority being used if the task is not
					currently using an inherited priority. */
					if( pxTCB->uxBasePriority == pxTCB->uxPriority )
 8007594:	69bb      	ldr	r3, [r7, #24]
 8007596:	6cda      	ldr	r2, [r3, #76]	@ 0x4c
 8007598:	69bb      	ldr	r3, [r7, #24]
 800759a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800759c:	429a      	cmp	r2, r3
 800759e:	d102      	bne.n	80075a6 <vTaskPrioritySet+0xa2>
					{
						pxTCB->uxPriority = uxNewPriority;
 80075a0:	69bb      	ldr	r3, [r7, #24]
 80075a2:	683a      	ldr	r2, [r7, #0]
 80075a4:	62da      	str	r2, [r3, #44]	@ 0x2c
					{
						mtCOVERAGE_TEST_MARKER();
					}

					/* The base priority gets set whatever. */
					pxTCB->uxBasePriority = uxNewPriority;
 80075a6:	69bb      	ldr	r3, [r7, #24]
 80075a8:	683a      	ldr	r2, [r7, #0]
 80075aa:	64da      	str	r2, [r3, #76]	@ 0x4c
				}
				#endif

				/* Only reset the event list item value if the value is not
				being used for anything else. */
				if( ( listGET_LIST_ITEM_VALUE( &( pxTCB->xEventListItem ) ) & taskEVENT_LIST_ITEM_VALUE_IN_USE ) == 0UL )
 80075ac:	69bb      	ldr	r3, [r7, #24]
 80075ae:	699b      	ldr	r3, [r3, #24]
 80075b0:	2b00      	cmp	r3, #0
 80075b2:	db04      	blt.n	80075be <vTaskPrioritySet+0xba>
				{
					listSET_LIST_ITEM_VALUE( &( pxTCB->xEventListItem ), ( ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) uxNewPriority ) ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 80075b4:	683b      	ldr	r3, [r7, #0]
 80075b6:	f1c3 0238 	rsb	r2, r3, #56	@ 0x38
 80075ba:	69bb      	ldr	r3, [r7, #24]
 80075bc:	619a      	str	r2, [r3, #24]

				/* If the task is in the blocked or suspended list we need do
				nothing more than change its priority variable. However, if
				the task is in a ready list it needs to be removed and placed
				in the list appropriate to its new priority. */
				if( listIS_CONTAINED_WITHIN( &( pxReadyTasksLists[ uxPriorityUsedOnEntry ] ), &( pxTCB->xStateListItem ) ) != pdFALSE )
 80075be:	69bb      	ldr	r3, [r7, #24]
 80075c0:	6959      	ldr	r1, [r3, #20]
 80075c2:	693a      	ldr	r2, [r7, #16]
 80075c4:	4613      	mov	r3, r2
 80075c6:	009b      	lsls	r3, r3, #2
 80075c8:	4413      	add	r3, r2
 80075ca:	009b      	lsls	r3, r3, #2
 80075cc:	4a19      	ldr	r2, [pc, #100]	@ (8007634 <vTaskPrioritySet+0x130>)
 80075ce:	4413      	add	r3, r2
 80075d0:	4299      	cmp	r1, r3
 80075d2:	d11c      	bne.n	800760e <vTaskPrioritySet+0x10a>
				{
					/* The task is currently in its ready list - remove before
					adding it to it's new ready list.  As we are in a critical
					section we can do this even if the scheduler is suspended. */
					if( uxListRemove( &( pxTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 80075d4:	69bb      	ldr	r3, [r7, #24]
 80075d6:	3304      	adds	r3, #4
 80075d8:	4618      	mov	r0, r3
 80075da:	f7ff f87b 	bl	80066d4 <uxListRemove>
					}
					else
					{
						mtCOVERAGE_TEST_MARKER();
					}
					prvAddTaskToReadyList( pxTCB );
 80075de:	69bb      	ldr	r3, [r7, #24]
 80075e0:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80075e2:	4b15      	ldr	r3, [pc, #84]	@ (8007638 <vTaskPrioritySet+0x134>)
 80075e4:	681b      	ldr	r3, [r3, #0]
 80075e6:	429a      	cmp	r2, r3
 80075e8:	d903      	bls.n	80075f2 <vTaskPrioritySet+0xee>
 80075ea:	69bb      	ldr	r3, [r7, #24]
 80075ec:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80075ee:	4a12      	ldr	r2, [pc, #72]	@ (8007638 <vTaskPrioritySet+0x134>)
 80075f0:	6013      	str	r3, [r2, #0]
 80075f2:	69bb      	ldr	r3, [r7, #24]
 80075f4:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80075f6:	4613      	mov	r3, r2
 80075f8:	009b      	lsls	r3, r3, #2
 80075fa:	4413      	add	r3, r2
 80075fc:	009b      	lsls	r3, r3, #2
 80075fe:	4a0d      	ldr	r2, [pc, #52]	@ (8007634 <vTaskPrioritySet+0x130>)
 8007600:	441a      	add	r2, r3
 8007602:	69bb      	ldr	r3, [r7, #24]
 8007604:	3304      	adds	r3, #4
 8007606:	4619      	mov	r1, r3
 8007608:	4610      	mov	r0, r2
 800760a:	f7ff f806 	bl	800661a <vListInsertEnd>
				else
				{
					mtCOVERAGE_TEST_MARKER();
				}

				if( xYieldRequired != pdFALSE )
 800760e:	69fb      	ldr	r3, [r7, #28]
 8007610:	2b00      	cmp	r3, #0
 8007612:	d007      	beq.n	8007624 <vTaskPrioritySet+0x120>
				{
					taskYIELD_IF_USING_PREEMPTION();
 8007614:	4b09      	ldr	r3, [pc, #36]	@ (800763c <vTaskPrioritySet+0x138>)
 8007616:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 800761a:	601a      	str	r2, [r3, #0]
 800761c:	f3bf 8f4f 	dsb	sy
 8007620:	f3bf 8f6f 	isb	sy
				/* Remove compiler warning about unused variables when the port
				optimised task selection is not being used. */
				( void ) uxPriorityUsedOnEntry;
			}
		}
		taskEXIT_CRITICAL();
 8007624:	f001 fa12 	bl	8008a4c <vPortExitCritical>
	}
 8007628:	bf00      	nop
 800762a:	3720      	adds	r7, #32
 800762c:	46bd      	mov	sp, r7
 800762e:	bd80      	pop	{r7, pc}
 8007630:	200089d4 	.word	0x200089d4
 8007634:	200089d8 	.word	0x200089d8
 8007638:	20008eb0 	.word	0x20008eb0
 800763c:	e000ed04 	.word	0xe000ed04

08007640 <vTaskStartScheduler>:

#endif /* ( ( INCLUDE_xTaskResumeFromISR == 1 ) && ( INCLUDE_vTaskSuspend == 1 ) ) */
/*-----------------------------------------------------------*/

void vTaskStartScheduler( void )
{
 8007640:	b580      	push	{r7, lr}
 8007642:	b08a      	sub	sp, #40	@ 0x28
 8007644:	af04      	add	r7, sp, #16
BaseType_t xReturn;

	/* Add the idle task at the lowest priority. */
	#if( configSUPPORT_STATIC_ALLOCATION == 1 )
	{
		StaticTask_t *pxIdleTaskTCBBuffer = NULL;
 8007646:	2300      	movs	r3, #0
 8007648:	60bb      	str	r3, [r7, #8]
		StackType_t *pxIdleTaskStackBuffer = NULL;
 800764a:	2300      	movs	r3, #0
 800764c:	607b      	str	r3, [r7, #4]
		uint32_t ulIdleTaskStackSize;

		/* The Idle task is created using user provided RAM - obtain the
		address of the RAM then create the idle task. */
		vApplicationGetIdleTaskMemory( &pxIdleTaskTCBBuffer, &pxIdleTaskStackBuffer, &ulIdleTaskStackSize );
 800764e:	463a      	mov	r2, r7
 8007650:	1d39      	adds	r1, r7, #4
 8007652:	f107 0308 	add.w	r3, r7, #8
 8007656:	4618      	mov	r0, r3
 8007658:	f7fe ff7e 	bl	8006558 <vApplicationGetIdleTaskMemory>
		xIdleTaskHandle = xTaskCreateStatic(	prvIdleTask,
 800765c:	6839      	ldr	r1, [r7, #0]
 800765e:	687b      	ldr	r3, [r7, #4]
 8007660:	68ba      	ldr	r2, [r7, #8]
 8007662:	9202      	str	r2, [sp, #8]
 8007664:	9301      	str	r3, [sp, #4]
 8007666:	2300      	movs	r3, #0
 8007668:	9300      	str	r3, [sp, #0]
 800766a:	2300      	movs	r3, #0
 800766c:	460a      	mov	r2, r1
 800766e:	4924      	ldr	r1, [pc, #144]	@ (8007700 <vTaskStartScheduler+0xc0>)
 8007670:	4824      	ldr	r0, [pc, #144]	@ (8007704 <vTaskStartScheduler+0xc4>)
 8007672:	f7ff fd53 	bl	800711c <xTaskCreateStatic>
 8007676:	4603      	mov	r3, r0
 8007678:	4a23      	ldr	r2, [pc, #140]	@ (8007708 <vTaskStartScheduler+0xc8>)
 800767a:	6013      	str	r3, [r2, #0]
												( void * ) NULL, /*lint !e961.  The cast is not redundant for all compilers. */
												portPRIVILEGE_BIT, /* In effect ( tskIDLE_PRIORITY | portPRIVILEGE_BIT ), but tskIDLE_PRIORITY is zero. */
												pxIdleTaskStackBuffer,
												pxIdleTaskTCBBuffer ); /*lint !e961 MISRA exception, justified as it is not a redundant explicit cast to all supported compilers. */

		if( xIdleTaskHandle != NULL )
 800767c:	4b22      	ldr	r3, [pc, #136]	@ (8007708 <vTaskStartScheduler+0xc8>)
 800767e:	681b      	ldr	r3, [r3, #0]
 8007680:	2b00      	cmp	r3, #0
 8007682:	d002      	beq.n	800768a <vTaskStartScheduler+0x4a>
		{
			xReturn = pdPASS;
 8007684:	2301      	movs	r3, #1
 8007686:	617b      	str	r3, [r7, #20]
 8007688:	e001      	b.n	800768e <vTaskStartScheduler+0x4e>
		}
		else
		{
			xReturn = pdFAIL;
 800768a:	2300      	movs	r3, #0
 800768c:	617b      	str	r3, [r7, #20]
	}
	#endif /* configSUPPORT_STATIC_ALLOCATION */

	#if ( configUSE_TIMERS == 1 )
	{
		if( xReturn == pdPASS )
 800768e:	697b      	ldr	r3, [r7, #20]
 8007690:	2b01      	cmp	r3, #1
 8007692:	d102      	bne.n	800769a <vTaskStartScheduler+0x5a>
		{
			xReturn = xTimerCreateTimerTask();
 8007694:	f000 fd1a 	bl	80080cc <xTimerCreateTimerTask>
 8007698:	6178      	str	r0, [r7, #20]
			mtCOVERAGE_TEST_MARKER();
		}
	}
	#endif /* configUSE_TIMERS */

	if( xReturn == pdPASS )
 800769a:	697b      	ldr	r3, [r7, #20]
 800769c:	2b01      	cmp	r3, #1
 800769e:	d11b      	bne.n	80076d8 <vTaskStartScheduler+0x98>
	__asm volatile
 80076a0:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80076a4:	f383 8811 	msr	BASEPRI, r3
 80076a8:	f3bf 8f6f 	isb	sy
 80076ac:	f3bf 8f4f 	dsb	sy
 80076b0:	613b      	str	r3, [r7, #16]
}
 80076b2:	bf00      	nop
		{
			/* Switch Newlib's _impure_ptr variable to point to the _reent
			structure specific to the task that will run first.
			See the third party link http://www.nadler.com/embedded/newlibAndFreeRTOS.html
			for additional information. */
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
 80076b4:	4b15      	ldr	r3, [pc, #84]	@ (800770c <vTaskStartScheduler+0xcc>)
 80076b6:	681b      	ldr	r3, [r3, #0]
 80076b8:	3354      	adds	r3, #84	@ 0x54
 80076ba:	4a15      	ldr	r2, [pc, #84]	@ (8007710 <vTaskStartScheduler+0xd0>)
 80076bc:	6013      	str	r3, [r2, #0]
		}
		#endif /* configUSE_NEWLIB_REENTRANT */

		xNextTaskUnblockTime = portMAX_DELAY;
 80076be:	4b15      	ldr	r3, [pc, #84]	@ (8007714 <vTaskStartScheduler+0xd4>)
 80076c0:	f04f 32ff 	mov.w	r2, #4294967295
 80076c4:	601a      	str	r2, [r3, #0]
		xSchedulerRunning = pdTRUE;
 80076c6:	4b14      	ldr	r3, [pc, #80]	@ (8007718 <vTaskStartScheduler+0xd8>)
 80076c8:	2201      	movs	r2, #1
 80076ca:	601a      	str	r2, [r3, #0]
		xTickCount = ( TickType_t ) configINITIAL_TICK_COUNT;
 80076cc:	4b13      	ldr	r3, [pc, #76]	@ (800771c <vTaskStartScheduler+0xdc>)
 80076ce:	2200      	movs	r2, #0
 80076d0:	601a      	str	r2, [r3, #0]

		traceTASK_SWITCHED_IN();

		/* Setting up the timer tick is hardware specific and thus in the
		portable interface. */
		if( xPortStartScheduler() != pdFALSE )
 80076d2:	f001 f8e5 	bl	80088a0 <xPortStartScheduler>
	}

	/* Prevent compiler warnings if INCLUDE_xTaskGetIdleTaskHandle is set to 0,
	meaning xIdleTaskHandle is not used anywhere else. */
	( void ) xIdleTaskHandle;
}
 80076d6:	e00f      	b.n	80076f8 <vTaskStartScheduler+0xb8>
		configASSERT( xReturn != errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY );
 80076d8:	697b      	ldr	r3, [r7, #20]
 80076da:	f1b3 3fff 	cmp.w	r3, #4294967295
 80076de:	d10b      	bne.n	80076f8 <vTaskStartScheduler+0xb8>
	__asm volatile
 80076e0:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80076e4:	f383 8811 	msr	BASEPRI, r3
 80076e8:	f3bf 8f6f 	isb	sy
 80076ec:	f3bf 8f4f 	dsb	sy
 80076f0:	60fb      	str	r3, [r7, #12]
}
 80076f2:	bf00      	nop
 80076f4:	bf00      	nop
 80076f6:	e7fd      	b.n	80076f4 <vTaskStartScheduler+0xb4>
}
 80076f8:	bf00      	nop
 80076fa:	3718      	adds	r7, #24
 80076fc:	46bd      	mov	sp, r7
 80076fe:	bd80      	pop	{r7, pc}
 8007700:	08009ba4 	.word	0x08009ba4
 8007704:	08007d51 	.word	0x08007d51
 8007708:	20008ecc 	.word	0x20008ecc
 800770c:	200089d4 	.word	0x200089d4
 8007710:	2000001c 	.word	0x2000001c
 8007714:	20008ec8 	.word	0x20008ec8
 8007718:	20008eb4 	.word	0x20008eb4
 800771c:	20008eac 	.word	0x20008eac

08007720 <vTaskSuspendAll>:
	vPortEndScheduler();
}
/*----------------------------------------------------------*/

void vTaskSuspendAll( void )
{
 8007720:	b480      	push	{r7}
 8007722:	af00      	add	r7, sp, #0
	do not otherwise exhibit real time behaviour. */
	portSOFTWARE_BARRIER();

	/* The scheduler is suspended if uxSchedulerSuspended is non-zero.  An increment
	is used to allow calls to vTaskSuspendAll() to nest. */
	++uxSchedulerSuspended;
 8007724:	4b04      	ldr	r3, [pc, #16]	@ (8007738 <vTaskSuspendAll+0x18>)
 8007726:	681b      	ldr	r3, [r3, #0]
 8007728:	3301      	adds	r3, #1
 800772a:	4a03      	ldr	r2, [pc, #12]	@ (8007738 <vTaskSuspendAll+0x18>)
 800772c:	6013      	str	r3, [r2, #0]

	/* Enforces ordering for ports and optimised compilers that may otherwise place
	the above increment elsewhere. */
	portMEMORY_BARRIER();
}
 800772e:	bf00      	nop
 8007730:	46bd      	mov	sp, r7
 8007732:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007736:	4770      	bx	lr
 8007738:	20008ed0 	.word	0x20008ed0

0800773c <xTaskResumeAll>:

#endif /* configUSE_TICKLESS_IDLE */
/*----------------------------------------------------------*/

BaseType_t xTaskResumeAll( void )
{
 800773c:	b580      	push	{r7, lr}
 800773e:	b084      	sub	sp, #16
 8007740:	af00      	add	r7, sp, #0
TCB_t *pxTCB = NULL;
 8007742:	2300      	movs	r3, #0
 8007744:	60fb      	str	r3, [r7, #12]
BaseType_t xAlreadyYielded = pdFALSE;
 8007746:	2300      	movs	r3, #0
 8007748:	60bb      	str	r3, [r7, #8]

	/* If uxSchedulerSuspended is zero then this function does not match a
	previous call to vTaskSuspendAll(). */
	configASSERT( uxSchedulerSuspended );
 800774a:	4b42      	ldr	r3, [pc, #264]	@ (8007854 <xTaskResumeAll+0x118>)
 800774c:	681b      	ldr	r3, [r3, #0]
 800774e:	2b00      	cmp	r3, #0
 8007750:	d10b      	bne.n	800776a <xTaskResumeAll+0x2e>
	__asm volatile
 8007752:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8007756:	f383 8811 	msr	BASEPRI, r3
 800775a:	f3bf 8f6f 	isb	sy
 800775e:	f3bf 8f4f 	dsb	sy
 8007762:	603b      	str	r3, [r7, #0]
}
 8007764:	bf00      	nop
 8007766:	bf00      	nop
 8007768:	e7fd      	b.n	8007766 <xTaskResumeAll+0x2a>
	/* It is possible that an ISR caused a task to be removed from an event
	list while the scheduler was suspended.  If this was the case then the
	removed task will have been added to the xPendingReadyList.  Once the
	scheduler has been resumed it is safe to move all the pending ready
	tasks from this list into their appropriate ready list. */
	taskENTER_CRITICAL();
 800776a:	f001 f93d 	bl	80089e8 <vPortEnterCritical>
	{
		--uxSchedulerSuspended;
 800776e:	4b39      	ldr	r3, [pc, #228]	@ (8007854 <xTaskResumeAll+0x118>)
 8007770:	681b      	ldr	r3, [r3, #0]
 8007772:	3b01      	subs	r3, #1
 8007774:	4a37      	ldr	r2, [pc, #220]	@ (8007854 <xTaskResumeAll+0x118>)
 8007776:	6013      	str	r3, [r2, #0]

		if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 8007778:	4b36      	ldr	r3, [pc, #216]	@ (8007854 <xTaskResumeAll+0x118>)
 800777a:	681b      	ldr	r3, [r3, #0]
 800777c:	2b00      	cmp	r3, #0
 800777e:	d162      	bne.n	8007846 <xTaskResumeAll+0x10a>
		{
			if( uxCurrentNumberOfTasks > ( UBaseType_t ) 0U )
 8007780:	4b35      	ldr	r3, [pc, #212]	@ (8007858 <xTaskResumeAll+0x11c>)
 8007782:	681b      	ldr	r3, [r3, #0]
 8007784:	2b00      	cmp	r3, #0
 8007786:	d05e      	beq.n	8007846 <xTaskResumeAll+0x10a>
			{
				/* Move any readied tasks from the pending list into the
				appropriate ready list. */
				while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
 8007788:	e02f      	b.n	80077ea <xTaskResumeAll+0xae>
				{
					pxTCB = listGET_OWNER_OF_HEAD_ENTRY( ( &xPendingReadyList ) ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 800778a:	4b34      	ldr	r3, [pc, #208]	@ (800785c <xTaskResumeAll+0x120>)
 800778c:	68db      	ldr	r3, [r3, #12]
 800778e:	68db      	ldr	r3, [r3, #12]
 8007790:	60fb      	str	r3, [r7, #12]
					( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 8007792:	68fb      	ldr	r3, [r7, #12]
 8007794:	3318      	adds	r3, #24
 8007796:	4618      	mov	r0, r3
 8007798:	f7fe ff9c 	bl	80066d4 <uxListRemove>
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 800779c:	68fb      	ldr	r3, [r7, #12]
 800779e:	3304      	adds	r3, #4
 80077a0:	4618      	mov	r0, r3
 80077a2:	f7fe ff97 	bl	80066d4 <uxListRemove>
					prvAddTaskToReadyList( pxTCB );
 80077a6:	68fb      	ldr	r3, [r7, #12]
 80077a8:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80077aa:	4b2d      	ldr	r3, [pc, #180]	@ (8007860 <xTaskResumeAll+0x124>)
 80077ac:	681b      	ldr	r3, [r3, #0]
 80077ae:	429a      	cmp	r2, r3
 80077b0:	d903      	bls.n	80077ba <xTaskResumeAll+0x7e>
 80077b2:	68fb      	ldr	r3, [r7, #12]
 80077b4:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80077b6:	4a2a      	ldr	r2, [pc, #168]	@ (8007860 <xTaskResumeAll+0x124>)
 80077b8:	6013      	str	r3, [r2, #0]
 80077ba:	68fb      	ldr	r3, [r7, #12]
 80077bc:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80077be:	4613      	mov	r3, r2
 80077c0:	009b      	lsls	r3, r3, #2
 80077c2:	4413      	add	r3, r2
 80077c4:	009b      	lsls	r3, r3, #2
 80077c6:	4a27      	ldr	r2, [pc, #156]	@ (8007864 <xTaskResumeAll+0x128>)
 80077c8:	441a      	add	r2, r3
 80077ca:	68fb      	ldr	r3, [r7, #12]
 80077cc:	3304      	adds	r3, #4
 80077ce:	4619      	mov	r1, r3
 80077d0:	4610      	mov	r0, r2
 80077d2:	f7fe ff22 	bl	800661a <vListInsertEnd>

					/* If the moved task has a priority higher than the current
					task then a yield must be performed. */
					if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
 80077d6:	68fb      	ldr	r3, [r7, #12]
 80077d8:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80077da:	4b23      	ldr	r3, [pc, #140]	@ (8007868 <xTaskResumeAll+0x12c>)
 80077dc:	681b      	ldr	r3, [r3, #0]
 80077de:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80077e0:	429a      	cmp	r2, r3
 80077e2:	d302      	bcc.n	80077ea <xTaskResumeAll+0xae>
					{
						xYieldPending = pdTRUE;
 80077e4:	4b21      	ldr	r3, [pc, #132]	@ (800786c <xTaskResumeAll+0x130>)
 80077e6:	2201      	movs	r2, #1
 80077e8:	601a      	str	r2, [r3, #0]
				while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
 80077ea:	4b1c      	ldr	r3, [pc, #112]	@ (800785c <xTaskResumeAll+0x120>)
 80077ec:	681b      	ldr	r3, [r3, #0]
 80077ee:	2b00      	cmp	r3, #0
 80077f0:	d1cb      	bne.n	800778a <xTaskResumeAll+0x4e>
					{
						mtCOVERAGE_TEST_MARKER();
					}
				}

				if( pxTCB != NULL )
 80077f2:	68fb      	ldr	r3, [r7, #12]
 80077f4:	2b00      	cmp	r3, #0
 80077f6:	d001      	beq.n	80077fc <xTaskResumeAll+0xc0>
					which may have prevented the next unblock time from being
					re-calculated, in which case re-calculate it now.  Mainly
					important for low power tickless implementations, where
					this can prevent an unnecessary exit from low power
					state. */
					prvResetNextTaskUnblockTime();
 80077f8:	f000 fb66 	bl	8007ec8 <prvResetNextTaskUnblockTime>
				/* If any ticks occurred while the scheduler was suspended then
				they should be processed now.  This ensures the tick count does
				not	slip, and that any delayed tasks are resumed at the correct
				time. */
				{
					TickType_t xPendedCounts = xPendedTicks; /* Non-volatile copy. */
 80077fc:	4b1c      	ldr	r3, [pc, #112]	@ (8007870 <xTaskResumeAll+0x134>)
 80077fe:	681b      	ldr	r3, [r3, #0]
 8007800:	607b      	str	r3, [r7, #4]

					if( xPendedCounts > ( TickType_t ) 0U )
 8007802:	687b      	ldr	r3, [r7, #4]
 8007804:	2b00      	cmp	r3, #0
 8007806:	d010      	beq.n	800782a <xTaskResumeAll+0xee>
					{
						do
						{
							if( xTaskIncrementTick() != pdFALSE )
 8007808:	f000 f846 	bl	8007898 <xTaskIncrementTick>
 800780c:	4603      	mov	r3, r0
 800780e:	2b00      	cmp	r3, #0
 8007810:	d002      	beq.n	8007818 <xTaskResumeAll+0xdc>
							{
								xYieldPending = pdTRUE;
 8007812:	4b16      	ldr	r3, [pc, #88]	@ (800786c <xTaskResumeAll+0x130>)
 8007814:	2201      	movs	r2, #1
 8007816:	601a      	str	r2, [r3, #0]
							}
							else
							{
								mtCOVERAGE_TEST_MARKER();
							}
							--xPendedCounts;
 8007818:	687b      	ldr	r3, [r7, #4]
 800781a:	3b01      	subs	r3, #1
 800781c:	607b      	str	r3, [r7, #4]
						} while( xPendedCounts > ( TickType_t ) 0U );
 800781e:	687b      	ldr	r3, [r7, #4]
 8007820:	2b00      	cmp	r3, #0
 8007822:	d1f1      	bne.n	8007808 <xTaskResumeAll+0xcc>

						xPendedTicks = 0;
 8007824:	4b12      	ldr	r3, [pc, #72]	@ (8007870 <xTaskResumeAll+0x134>)
 8007826:	2200      	movs	r2, #0
 8007828:	601a      	str	r2, [r3, #0]
					{
						mtCOVERAGE_TEST_MARKER();
					}
				}

				if( xYieldPending != pdFALSE )
 800782a:	4b10      	ldr	r3, [pc, #64]	@ (800786c <xTaskResumeAll+0x130>)
 800782c:	681b      	ldr	r3, [r3, #0]
 800782e:	2b00      	cmp	r3, #0
 8007830:	d009      	beq.n	8007846 <xTaskResumeAll+0x10a>
				{
					#if( configUSE_PREEMPTION != 0 )
					{
						xAlreadyYielded = pdTRUE;
 8007832:	2301      	movs	r3, #1
 8007834:	60bb      	str	r3, [r7, #8]
					}
					#endif
					taskYIELD_IF_USING_PREEMPTION();
 8007836:	4b0f      	ldr	r3, [pc, #60]	@ (8007874 <xTaskResumeAll+0x138>)
 8007838:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 800783c:	601a      	str	r2, [r3, #0]
 800783e:	f3bf 8f4f 	dsb	sy
 8007842:	f3bf 8f6f 	isb	sy
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
	taskEXIT_CRITICAL();
 8007846:	f001 f901 	bl	8008a4c <vPortExitCritical>

	return xAlreadyYielded;
 800784a:	68bb      	ldr	r3, [r7, #8]
}
 800784c:	4618      	mov	r0, r3
 800784e:	3710      	adds	r7, #16
 8007850:	46bd      	mov	sp, r7
 8007852:	bd80      	pop	{r7, pc}
 8007854:	20008ed0 	.word	0x20008ed0
 8007858:	20008ea8 	.word	0x20008ea8
 800785c:	20008e68 	.word	0x20008e68
 8007860:	20008eb0 	.word	0x20008eb0
 8007864:	200089d8 	.word	0x200089d8
 8007868:	200089d4 	.word	0x200089d4
 800786c:	20008ebc 	.word	0x20008ebc
 8007870:	20008eb8 	.word	0x20008eb8
 8007874:	e000ed04 	.word	0xe000ed04

08007878 <xTaskGetTickCount>:
/*-----------------------------------------------------------*/

TickType_t xTaskGetTickCount( void )
{
 8007878:	b480      	push	{r7}
 800787a:	b083      	sub	sp, #12
 800787c:	af00      	add	r7, sp, #0
TickType_t xTicks;

	/* Critical section required if running on a 16 bit processor. */
	portTICK_TYPE_ENTER_CRITICAL();
	{
		xTicks = xTickCount;
 800787e:	4b05      	ldr	r3, [pc, #20]	@ (8007894 <xTaskGetTickCount+0x1c>)
 8007880:	681b      	ldr	r3, [r3, #0]
 8007882:	607b      	str	r3, [r7, #4]
	}
	portTICK_TYPE_EXIT_CRITICAL();

	return xTicks;
 8007884:	687b      	ldr	r3, [r7, #4]
}
 8007886:	4618      	mov	r0, r3
 8007888:	370c      	adds	r7, #12
 800788a:	46bd      	mov	sp, r7
 800788c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007890:	4770      	bx	lr
 8007892:	bf00      	nop
 8007894:	20008eac 	.word	0x20008eac

08007898 <xTaskIncrementTick>:

#endif /* INCLUDE_xTaskAbortDelay */
/*----------------------------------------------------------*/

BaseType_t xTaskIncrementTick( void )
{
 8007898:	b580      	push	{r7, lr}
 800789a:	b086      	sub	sp, #24
 800789c:	af00      	add	r7, sp, #0
TCB_t * pxTCB;
TickType_t xItemValue;
BaseType_t xSwitchRequired = pdFALSE;
 800789e:	2300      	movs	r3, #0
 80078a0:	617b      	str	r3, [r7, #20]

	/* Called by the portable layer each time a tick interrupt occurs.
	Increments the tick then checks to see if the new tick value will cause any
	tasks to be unblocked. */
	traceTASK_INCREMENT_TICK( xTickCount );
	if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 80078a2:	4b4f      	ldr	r3, [pc, #316]	@ (80079e0 <xTaskIncrementTick+0x148>)
 80078a4:	681b      	ldr	r3, [r3, #0]
 80078a6:	2b00      	cmp	r3, #0
 80078a8:	f040 8090 	bne.w	80079cc <xTaskIncrementTick+0x134>
	{
		/* Minor optimisation.  The tick count cannot change in this
		block. */
		const TickType_t xConstTickCount = xTickCount + ( TickType_t ) 1;
 80078ac:	4b4d      	ldr	r3, [pc, #308]	@ (80079e4 <xTaskIncrementTick+0x14c>)
 80078ae:	681b      	ldr	r3, [r3, #0]
 80078b0:	3301      	adds	r3, #1
 80078b2:	613b      	str	r3, [r7, #16]

		/* Increment the RTOS tick, switching the delayed and overflowed
		delayed lists if it wraps to 0. */
		xTickCount = xConstTickCount;
 80078b4:	4a4b      	ldr	r2, [pc, #300]	@ (80079e4 <xTaskIncrementTick+0x14c>)
 80078b6:	693b      	ldr	r3, [r7, #16]
 80078b8:	6013      	str	r3, [r2, #0]

		if( xConstTickCount == ( TickType_t ) 0U ) /*lint !e774 'if' does not always evaluate to false as it is looking for an overflow. */
 80078ba:	693b      	ldr	r3, [r7, #16]
 80078bc:	2b00      	cmp	r3, #0
 80078be:	d121      	bne.n	8007904 <xTaskIncrementTick+0x6c>
		{
			taskSWITCH_DELAYED_LISTS();
 80078c0:	4b49      	ldr	r3, [pc, #292]	@ (80079e8 <xTaskIncrementTick+0x150>)
 80078c2:	681b      	ldr	r3, [r3, #0]
 80078c4:	681b      	ldr	r3, [r3, #0]
 80078c6:	2b00      	cmp	r3, #0
 80078c8:	d00b      	beq.n	80078e2 <xTaskIncrementTick+0x4a>
	__asm volatile
 80078ca:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80078ce:	f383 8811 	msr	BASEPRI, r3
 80078d2:	f3bf 8f6f 	isb	sy
 80078d6:	f3bf 8f4f 	dsb	sy
 80078da:	603b      	str	r3, [r7, #0]
}
 80078dc:	bf00      	nop
 80078de:	bf00      	nop
 80078e0:	e7fd      	b.n	80078de <xTaskIncrementTick+0x46>
 80078e2:	4b41      	ldr	r3, [pc, #260]	@ (80079e8 <xTaskIncrementTick+0x150>)
 80078e4:	681b      	ldr	r3, [r3, #0]
 80078e6:	60fb      	str	r3, [r7, #12]
 80078e8:	4b40      	ldr	r3, [pc, #256]	@ (80079ec <xTaskIncrementTick+0x154>)
 80078ea:	681b      	ldr	r3, [r3, #0]
 80078ec:	4a3e      	ldr	r2, [pc, #248]	@ (80079e8 <xTaskIncrementTick+0x150>)
 80078ee:	6013      	str	r3, [r2, #0]
 80078f0:	4a3e      	ldr	r2, [pc, #248]	@ (80079ec <xTaskIncrementTick+0x154>)
 80078f2:	68fb      	ldr	r3, [r7, #12]
 80078f4:	6013      	str	r3, [r2, #0]
 80078f6:	4b3e      	ldr	r3, [pc, #248]	@ (80079f0 <xTaskIncrementTick+0x158>)
 80078f8:	681b      	ldr	r3, [r3, #0]
 80078fa:	3301      	adds	r3, #1
 80078fc:	4a3c      	ldr	r2, [pc, #240]	@ (80079f0 <xTaskIncrementTick+0x158>)
 80078fe:	6013      	str	r3, [r2, #0]
 8007900:	f000 fae2 	bl	8007ec8 <prvResetNextTaskUnblockTime>

		/* See if this tick has made a timeout expire.  Tasks are stored in
		the	queue in the order of their wake time - meaning once one task
		has been found whose block time has not expired there is no need to
		look any further down the list. */
		if( xConstTickCount >= xNextTaskUnblockTime )
 8007904:	4b3b      	ldr	r3, [pc, #236]	@ (80079f4 <xTaskIncrementTick+0x15c>)
 8007906:	681b      	ldr	r3, [r3, #0]
 8007908:	693a      	ldr	r2, [r7, #16]
 800790a:	429a      	cmp	r2, r3
 800790c:	d349      	bcc.n	80079a2 <xTaskIncrementTick+0x10a>
		{
			for( ;; )
			{
				if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 800790e:	4b36      	ldr	r3, [pc, #216]	@ (80079e8 <xTaskIncrementTick+0x150>)
 8007910:	681b      	ldr	r3, [r3, #0]
 8007912:	681b      	ldr	r3, [r3, #0]
 8007914:	2b00      	cmp	r3, #0
 8007916:	d104      	bne.n	8007922 <xTaskIncrementTick+0x8a>
					/* The delayed list is empty.  Set xNextTaskUnblockTime
					to the maximum possible value so it is extremely
					unlikely that the
					if( xTickCount >= xNextTaskUnblockTime ) test will pass
					next time through. */
					xNextTaskUnblockTime = portMAX_DELAY; /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8007918:	4b36      	ldr	r3, [pc, #216]	@ (80079f4 <xTaskIncrementTick+0x15c>)
 800791a:	f04f 32ff 	mov.w	r2, #4294967295
 800791e:	601a      	str	r2, [r3, #0]
					break;
 8007920:	e03f      	b.n	80079a2 <xTaskIncrementTick+0x10a>
				{
					/* The delayed list is not empty, get the value of the
					item at the head of the delayed list.  This is the time
					at which the task at the head of the delayed list must
					be removed from the Blocked state. */
					pxTCB = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8007922:	4b31      	ldr	r3, [pc, #196]	@ (80079e8 <xTaskIncrementTick+0x150>)
 8007924:	681b      	ldr	r3, [r3, #0]
 8007926:	68db      	ldr	r3, [r3, #12]
 8007928:	68db      	ldr	r3, [r3, #12]
 800792a:	60bb      	str	r3, [r7, #8]
					xItemValue = listGET_LIST_ITEM_VALUE( &( pxTCB->xStateListItem ) );
 800792c:	68bb      	ldr	r3, [r7, #8]
 800792e:	685b      	ldr	r3, [r3, #4]
 8007930:	607b      	str	r3, [r7, #4]

					if( xConstTickCount < xItemValue )
 8007932:	693a      	ldr	r2, [r7, #16]
 8007934:	687b      	ldr	r3, [r7, #4]
 8007936:	429a      	cmp	r2, r3
 8007938:	d203      	bcs.n	8007942 <xTaskIncrementTick+0xaa>
						/* It is not time to unblock this item yet, but the
						item value is the time at which the task at the head
						of the blocked list must be removed from the Blocked
						state -	so record the item value in
						xNextTaskUnblockTime. */
						xNextTaskUnblockTime = xItemValue;
 800793a:	4a2e      	ldr	r2, [pc, #184]	@ (80079f4 <xTaskIncrementTick+0x15c>)
 800793c:	687b      	ldr	r3, [r7, #4]
 800793e:	6013      	str	r3, [r2, #0]
						break; /*lint !e9011 Code structure here is deedmed easier to understand with multiple breaks. */
 8007940:	e02f      	b.n	80079a2 <xTaskIncrementTick+0x10a>
					{
						mtCOVERAGE_TEST_MARKER();
					}

					/* It is time to remove the item from the Blocked state. */
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 8007942:	68bb      	ldr	r3, [r7, #8]
 8007944:	3304      	adds	r3, #4
 8007946:	4618      	mov	r0, r3
 8007948:	f7fe fec4 	bl	80066d4 <uxListRemove>

					/* Is the task waiting on an event also?  If so remove
					it from the event list. */
					if( listLIST_ITEM_CONTAINER( &( pxTCB->xEventListItem ) ) != NULL )
 800794c:	68bb      	ldr	r3, [r7, #8]
 800794e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8007950:	2b00      	cmp	r3, #0
 8007952:	d004      	beq.n	800795e <xTaskIncrementTick+0xc6>
					{
						( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 8007954:	68bb      	ldr	r3, [r7, #8]
 8007956:	3318      	adds	r3, #24
 8007958:	4618      	mov	r0, r3
 800795a:	f7fe febb 	bl	80066d4 <uxListRemove>
						mtCOVERAGE_TEST_MARKER();
					}

					/* Place the unblocked task into the appropriate ready
					list. */
					prvAddTaskToReadyList( pxTCB );
 800795e:	68bb      	ldr	r3, [r7, #8]
 8007960:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8007962:	4b25      	ldr	r3, [pc, #148]	@ (80079f8 <xTaskIncrementTick+0x160>)
 8007964:	681b      	ldr	r3, [r3, #0]
 8007966:	429a      	cmp	r2, r3
 8007968:	d903      	bls.n	8007972 <xTaskIncrementTick+0xda>
 800796a:	68bb      	ldr	r3, [r7, #8]
 800796c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800796e:	4a22      	ldr	r2, [pc, #136]	@ (80079f8 <xTaskIncrementTick+0x160>)
 8007970:	6013      	str	r3, [r2, #0]
 8007972:	68bb      	ldr	r3, [r7, #8]
 8007974:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8007976:	4613      	mov	r3, r2
 8007978:	009b      	lsls	r3, r3, #2
 800797a:	4413      	add	r3, r2
 800797c:	009b      	lsls	r3, r3, #2
 800797e:	4a1f      	ldr	r2, [pc, #124]	@ (80079fc <xTaskIncrementTick+0x164>)
 8007980:	441a      	add	r2, r3
 8007982:	68bb      	ldr	r3, [r7, #8]
 8007984:	3304      	adds	r3, #4
 8007986:	4619      	mov	r1, r3
 8007988:	4610      	mov	r0, r2
 800798a:	f7fe fe46 	bl	800661a <vListInsertEnd>
					{
						/* Preemption is on, but a context switch should
						only be performed if the unblocked task has a
						priority that is equal to or higher than the
						currently executing task. */
						if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
 800798e:	68bb      	ldr	r3, [r7, #8]
 8007990:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8007992:	4b1b      	ldr	r3, [pc, #108]	@ (8007a00 <xTaskIncrementTick+0x168>)
 8007994:	681b      	ldr	r3, [r3, #0]
 8007996:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8007998:	429a      	cmp	r2, r3
 800799a:	d3b8      	bcc.n	800790e <xTaskIncrementTick+0x76>
						{
							xSwitchRequired = pdTRUE;
 800799c:	2301      	movs	r3, #1
 800799e:	617b      	str	r3, [r7, #20]
				if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 80079a0:	e7b5      	b.n	800790e <xTaskIncrementTick+0x76>
		/* Tasks of equal priority to the currently running task will share
		processing time (time slice) if preemption is on, and the application
		writer has not explicitly turned time slicing off. */
		#if ( ( configUSE_PREEMPTION == 1 ) && ( configUSE_TIME_SLICING == 1 ) )
		{
			if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ pxCurrentTCB->uxPriority ] ) ) > ( UBaseType_t ) 1 )
 80079a2:	4b17      	ldr	r3, [pc, #92]	@ (8007a00 <xTaskIncrementTick+0x168>)
 80079a4:	681b      	ldr	r3, [r3, #0]
 80079a6:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80079a8:	4914      	ldr	r1, [pc, #80]	@ (80079fc <xTaskIncrementTick+0x164>)
 80079aa:	4613      	mov	r3, r2
 80079ac:	009b      	lsls	r3, r3, #2
 80079ae:	4413      	add	r3, r2
 80079b0:	009b      	lsls	r3, r3, #2
 80079b2:	440b      	add	r3, r1
 80079b4:	681b      	ldr	r3, [r3, #0]
 80079b6:	2b01      	cmp	r3, #1
 80079b8:	d901      	bls.n	80079be <xTaskIncrementTick+0x126>
			{
				xSwitchRequired = pdTRUE;
 80079ba:	2301      	movs	r3, #1
 80079bc:	617b      	str	r3, [r7, #20]
		}
		#endif /* configUSE_TICK_HOOK */

		#if ( configUSE_PREEMPTION == 1 )
		{
			if( xYieldPending != pdFALSE )
 80079be:	4b11      	ldr	r3, [pc, #68]	@ (8007a04 <xTaskIncrementTick+0x16c>)
 80079c0:	681b      	ldr	r3, [r3, #0]
 80079c2:	2b00      	cmp	r3, #0
 80079c4:	d007      	beq.n	80079d6 <xTaskIncrementTick+0x13e>
			{
				xSwitchRequired = pdTRUE;
 80079c6:	2301      	movs	r3, #1
 80079c8:	617b      	str	r3, [r7, #20]
 80079ca:	e004      	b.n	80079d6 <xTaskIncrementTick+0x13e>
		}
		#endif /* configUSE_PREEMPTION */
	}
	else
	{
		++xPendedTicks;
 80079cc:	4b0e      	ldr	r3, [pc, #56]	@ (8007a08 <xTaskIncrementTick+0x170>)
 80079ce:	681b      	ldr	r3, [r3, #0]
 80079d0:	3301      	adds	r3, #1
 80079d2:	4a0d      	ldr	r2, [pc, #52]	@ (8007a08 <xTaskIncrementTick+0x170>)
 80079d4:	6013      	str	r3, [r2, #0]
			vApplicationTickHook();
		}
		#endif
	}

	return xSwitchRequired;
 80079d6:	697b      	ldr	r3, [r7, #20]
}
 80079d8:	4618      	mov	r0, r3
 80079da:	3718      	adds	r7, #24
 80079dc:	46bd      	mov	sp, r7
 80079de:	bd80      	pop	{r7, pc}
 80079e0:	20008ed0 	.word	0x20008ed0
 80079e4:	20008eac 	.word	0x20008eac
 80079e8:	20008e60 	.word	0x20008e60
 80079ec:	20008e64 	.word	0x20008e64
 80079f0:	20008ec0 	.word	0x20008ec0
 80079f4:	20008ec8 	.word	0x20008ec8
 80079f8:	20008eb0 	.word	0x20008eb0
 80079fc:	200089d8 	.word	0x200089d8
 8007a00:	200089d4 	.word	0x200089d4
 8007a04:	20008ebc 	.word	0x20008ebc
 8007a08:	20008eb8 	.word	0x20008eb8

08007a0c <vTaskSwitchContext>:

#endif /* configUSE_APPLICATION_TASK_TAG */
/*-----------------------------------------------------------*/

void vTaskSwitchContext( void )
{
 8007a0c:	b480      	push	{r7}
 8007a0e:	b085      	sub	sp, #20
 8007a10:	af00      	add	r7, sp, #0
	if( uxSchedulerSuspended != ( UBaseType_t ) pdFALSE )
 8007a12:	4b2b      	ldr	r3, [pc, #172]	@ (8007ac0 <vTaskSwitchContext+0xb4>)
 8007a14:	681b      	ldr	r3, [r3, #0]
 8007a16:	2b00      	cmp	r3, #0
 8007a18:	d003      	beq.n	8007a22 <vTaskSwitchContext+0x16>
	{
		/* The scheduler is currently suspended - do not allow a context
		switch. */
		xYieldPending = pdTRUE;
 8007a1a:	4b2a      	ldr	r3, [pc, #168]	@ (8007ac4 <vTaskSwitchContext+0xb8>)
 8007a1c:	2201      	movs	r2, #1
 8007a1e:	601a      	str	r2, [r3, #0]
			for additional information. */
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
		}
		#endif /* configUSE_NEWLIB_REENTRANT */
	}
}
 8007a20:	e047      	b.n	8007ab2 <vTaskSwitchContext+0xa6>
		xYieldPending = pdFALSE;
 8007a22:	4b28      	ldr	r3, [pc, #160]	@ (8007ac4 <vTaskSwitchContext+0xb8>)
 8007a24:	2200      	movs	r2, #0
 8007a26:	601a      	str	r2, [r3, #0]
		taskSELECT_HIGHEST_PRIORITY_TASK(); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8007a28:	4b27      	ldr	r3, [pc, #156]	@ (8007ac8 <vTaskSwitchContext+0xbc>)
 8007a2a:	681b      	ldr	r3, [r3, #0]
 8007a2c:	60fb      	str	r3, [r7, #12]
 8007a2e:	e011      	b.n	8007a54 <vTaskSwitchContext+0x48>
 8007a30:	68fb      	ldr	r3, [r7, #12]
 8007a32:	2b00      	cmp	r3, #0
 8007a34:	d10b      	bne.n	8007a4e <vTaskSwitchContext+0x42>
	__asm volatile
 8007a36:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8007a3a:	f383 8811 	msr	BASEPRI, r3
 8007a3e:	f3bf 8f6f 	isb	sy
 8007a42:	f3bf 8f4f 	dsb	sy
 8007a46:	607b      	str	r3, [r7, #4]
}
 8007a48:	bf00      	nop
 8007a4a:	bf00      	nop
 8007a4c:	e7fd      	b.n	8007a4a <vTaskSwitchContext+0x3e>
 8007a4e:	68fb      	ldr	r3, [r7, #12]
 8007a50:	3b01      	subs	r3, #1
 8007a52:	60fb      	str	r3, [r7, #12]
 8007a54:	491d      	ldr	r1, [pc, #116]	@ (8007acc <vTaskSwitchContext+0xc0>)
 8007a56:	68fa      	ldr	r2, [r7, #12]
 8007a58:	4613      	mov	r3, r2
 8007a5a:	009b      	lsls	r3, r3, #2
 8007a5c:	4413      	add	r3, r2
 8007a5e:	009b      	lsls	r3, r3, #2
 8007a60:	440b      	add	r3, r1
 8007a62:	681b      	ldr	r3, [r3, #0]
 8007a64:	2b00      	cmp	r3, #0
 8007a66:	d0e3      	beq.n	8007a30 <vTaskSwitchContext+0x24>
 8007a68:	68fa      	ldr	r2, [r7, #12]
 8007a6a:	4613      	mov	r3, r2
 8007a6c:	009b      	lsls	r3, r3, #2
 8007a6e:	4413      	add	r3, r2
 8007a70:	009b      	lsls	r3, r3, #2
 8007a72:	4a16      	ldr	r2, [pc, #88]	@ (8007acc <vTaskSwitchContext+0xc0>)
 8007a74:	4413      	add	r3, r2
 8007a76:	60bb      	str	r3, [r7, #8]
 8007a78:	68bb      	ldr	r3, [r7, #8]
 8007a7a:	685b      	ldr	r3, [r3, #4]
 8007a7c:	685a      	ldr	r2, [r3, #4]
 8007a7e:	68bb      	ldr	r3, [r7, #8]
 8007a80:	605a      	str	r2, [r3, #4]
 8007a82:	68bb      	ldr	r3, [r7, #8]
 8007a84:	685a      	ldr	r2, [r3, #4]
 8007a86:	68bb      	ldr	r3, [r7, #8]
 8007a88:	3308      	adds	r3, #8
 8007a8a:	429a      	cmp	r2, r3
 8007a8c:	d104      	bne.n	8007a98 <vTaskSwitchContext+0x8c>
 8007a8e:	68bb      	ldr	r3, [r7, #8]
 8007a90:	685b      	ldr	r3, [r3, #4]
 8007a92:	685a      	ldr	r2, [r3, #4]
 8007a94:	68bb      	ldr	r3, [r7, #8]
 8007a96:	605a      	str	r2, [r3, #4]
 8007a98:	68bb      	ldr	r3, [r7, #8]
 8007a9a:	685b      	ldr	r3, [r3, #4]
 8007a9c:	68db      	ldr	r3, [r3, #12]
 8007a9e:	4a0c      	ldr	r2, [pc, #48]	@ (8007ad0 <vTaskSwitchContext+0xc4>)
 8007aa0:	6013      	str	r3, [r2, #0]
 8007aa2:	4a09      	ldr	r2, [pc, #36]	@ (8007ac8 <vTaskSwitchContext+0xbc>)
 8007aa4:	68fb      	ldr	r3, [r7, #12]
 8007aa6:	6013      	str	r3, [r2, #0]
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
 8007aa8:	4b09      	ldr	r3, [pc, #36]	@ (8007ad0 <vTaskSwitchContext+0xc4>)
 8007aaa:	681b      	ldr	r3, [r3, #0]
 8007aac:	3354      	adds	r3, #84	@ 0x54
 8007aae:	4a09      	ldr	r2, [pc, #36]	@ (8007ad4 <vTaskSwitchContext+0xc8>)
 8007ab0:	6013      	str	r3, [r2, #0]
}
 8007ab2:	bf00      	nop
 8007ab4:	3714      	adds	r7, #20
 8007ab6:	46bd      	mov	sp, r7
 8007ab8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007abc:	4770      	bx	lr
 8007abe:	bf00      	nop
 8007ac0:	20008ed0 	.word	0x20008ed0
 8007ac4:	20008ebc 	.word	0x20008ebc
 8007ac8:	20008eb0 	.word	0x20008eb0
 8007acc:	200089d8 	.word	0x200089d8
 8007ad0:	200089d4 	.word	0x200089d4
 8007ad4:	2000001c 	.word	0x2000001c

08007ad8 <vTaskPlaceOnEventList>:
/*-----------------------------------------------------------*/

void vTaskPlaceOnEventList( List_t * const pxEventList, const TickType_t xTicksToWait )
{
 8007ad8:	b580      	push	{r7, lr}
 8007ada:	b084      	sub	sp, #16
 8007adc:	af00      	add	r7, sp, #0
 8007ade:	6078      	str	r0, [r7, #4]
 8007ae0:	6039      	str	r1, [r7, #0]
	configASSERT( pxEventList );
 8007ae2:	687b      	ldr	r3, [r7, #4]
 8007ae4:	2b00      	cmp	r3, #0
 8007ae6:	d10b      	bne.n	8007b00 <vTaskPlaceOnEventList+0x28>
	__asm volatile
 8007ae8:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8007aec:	f383 8811 	msr	BASEPRI, r3
 8007af0:	f3bf 8f6f 	isb	sy
 8007af4:	f3bf 8f4f 	dsb	sy
 8007af8:	60fb      	str	r3, [r7, #12]
}
 8007afa:	bf00      	nop
 8007afc:	bf00      	nop
 8007afe:	e7fd      	b.n	8007afc <vTaskPlaceOnEventList+0x24>

	/* Place the event list item of the TCB in the appropriate event list.
	This is placed in the list in priority order so the highest priority task
	is the first to be woken by the event.  The queue that contains the event
	list is locked, preventing simultaneous access from interrupts. */
	vListInsert( pxEventList, &( pxCurrentTCB->xEventListItem ) );
 8007b00:	4b07      	ldr	r3, [pc, #28]	@ (8007b20 <vTaskPlaceOnEventList+0x48>)
 8007b02:	681b      	ldr	r3, [r3, #0]
 8007b04:	3318      	adds	r3, #24
 8007b06:	4619      	mov	r1, r3
 8007b08:	6878      	ldr	r0, [r7, #4]
 8007b0a:	f7fe fdaa 	bl	8006662 <vListInsert>

	prvAddCurrentTaskToDelayedList( xTicksToWait, pdTRUE );
 8007b0e:	2101      	movs	r1, #1
 8007b10:	6838      	ldr	r0, [r7, #0]
 8007b12:	f000 fa87 	bl	8008024 <prvAddCurrentTaskToDelayedList>
}
 8007b16:	bf00      	nop
 8007b18:	3710      	adds	r7, #16
 8007b1a:	46bd      	mov	sp, r7
 8007b1c:	bd80      	pop	{r7, pc}
 8007b1e:	bf00      	nop
 8007b20:	200089d4 	.word	0x200089d4

08007b24 <vTaskPlaceOnEventListRestricted>:
/*-----------------------------------------------------------*/

#if( configUSE_TIMERS == 1 )

	void vTaskPlaceOnEventListRestricted( List_t * const pxEventList, TickType_t xTicksToWait, const BaseType_t xWaitIndefinitely )
	{
 8007b24:	b580      	push	{r7, lr}
 8007b26:	b086      	sub	sp, #24
 8007b28:	af00      	add	r7, sp, #0
 8007b2a:	60f8      	str	r0, [r7, #12]
 8007b2c:	60b9      	str	r1, [r7, #8]
 8007b2e:	607a      	str	r2, [r7, #4]
		configASSERT( pxEventList );
 8007b30:	68fb      	ldr	r3, [r7, #12]
 8007b32:	2b00      	cmp	r3, #0
 8007b34:	d10b      	bne.n	8007b4e <vTaskPlaceOnEventListRestricted+0x2a>
	__asm volatile
 8007b36:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8007b3a:	f383 8811 	msr	BASEPRI, r3
 8007b3e:	f3bf 8f6f 	isb	sy
 8007b42:	f3bf 8f4f 	dsb	sy
 8007b46:	617b      	str	r3, [r7, #20]
}
 8007b48:	bf00      	nop
 8007b4a:	bf00      	nop
 8007b4c:	e7fd      	b.n	8007b4a <vTaskPlaceOnEventListRestricted+0x26>

		/* Place the event list item of the TCB in the appropriate event list.
		In this case it is assume that this is the only task that is going to
		be waiting on this event list, so the faster vListInsertEnd() function
		can be used in place of vListInsert. */
		vListInsertEnd( pxEventList, &( pxCurrentTCB->xEventListItem ) );
 8007b4e:	4b0a      	ldr	r3, [pc, #40]	@ (8007b78 <vTaskPlaceOnEventListRestricted+0x54>)
 8007b50:	681b      	ldr	r3, [r3, #0]
 8007b52:	3318      	adds	r3, #24
 8007b54:	4619      	mov	r1, r3
 8007b56:	68f8      	ldr	r0, [r7, #12]
 8007b58:	f7fe fd5f 	bl	800661a <vListInsertEnd>

		/* If the task should block indefinitely then set the block time to a
		value that will be recognised as an indefinite delay inside the
		prvAddCurrentTaskToDelayedList() function. */
		if( xWaitIndefinitely != pdFALSE )
 8007b5c:	687b      	ldr	r3, [r7, #4]
 8007b5e:	2b00      	cmp	r3, #0
 8007b60:	d002      	beq.n	8007b68 <vTaskPlaceOnEventListRestricted+0x44>
		{
			xTicksToWait = portMAX_DELAY;
 8007b62:	f04f 33ff 	mov.w	r3, #4294967295
 8007b66:	60bb      	str	r3, [r7, #8]
		}

		traceTASK_DELAY_UNTIL( ( xTickCount + xTicksToWait ) );
		prvAddCurrentTaskToDelayedList( xTicksToWait, xWaitIndefinitely );
 8007b68:	6879      	ldr	r1, [r7, #4]
 8007b6a:	68b8      	ldr	r0, [r7, #8]
 8007b6c:	f000 fa5a 	bl	8008024 <prvAddCurrentTaskToDelayedList>
	}
 8007b70:	bf00      	nop
 8007b72:	3718      	adds	r7, #24
 8007b74:	46bd      	mov	sp, r7
 8007b76:	bd80      	pop	{r7, pc}
 8007b78:	200089d4 	.word	0x200089d4

08007b7c <xTaskRemoveFromEventList>:

#endif /* configUSE_TIMERS */
/*-----------------------------------------------------------*/

BaseType_t xTaskRemoveFromEventList( const List_t * const pxEventList )
{
 8007b7c:	b580      	push	{r7, lr}
 8007b7e:	b086      	sub	sp, #24
 8007b80:	af00      	add	r7, sp, #0
 8007b82:	6078      	str	r0, [r7, #4]
	get called - the lock count on the queue will get modified instead.  This
	means exclusive access to the event list is guaranteed here.

	This function assumes that a check has already been made to ensure that
	pxEventList is not empty. */
	pxUnblockedTCB = listGET_OWNER_OF_HEAD_ENTRY( pxEventList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8007b84:	687b      	ldr	r3, [r7, #4]
 8007b86:	68db      	ldr	r3, [r3, #12]
 8007b88:	68db      	ldr	r3, [r3, #12]
 8007b8a:	613b      	str	r3, [r7, #16]
	configASSERT( pxUnblockedTCB );
 8007b8c:	693b      	ldr	r3, [r7, #16]
 8007b8e:	2b00      	cmp	r3, #0
 8007b90:	d10b      	bne.n	8007baa <xTaskRemoveFromEventList+0x2e>
	__asm volatile
 8007b92:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8007b96:	f383 8811 	msr	BASEPRI, r3
 8007b9a:	f3bf 8f6f 	isb	sy
 8007b9e:	f3bf 8f4f 	dsb	sy
 8007ba2:	60fb      	str	r3, [r7, #12]
}
 8007ba4:	bf00      	nop
 8007ba6:	bf00      	nop
 8007ba8:	e7fd      	b.n	8007ba6 <xTaskRemoveFromEventList+0x2a>
	( void ) uxListRemove( &( pxUnblockedTCB->xEventListItem ) );
 8007baa:	693b      	ldr	r3, [r7, #16]
 8007bac:	3318      	adds	r3, #24
 8007bae:	4618      	mov	r0, r3
 8007bb0:	f7fe fd90 	bl	80066d4 <uxListRemove>

	if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 8007bb4:	4b1d      	ldr	r3, [pc, #116]	@ (8007c2c <xTaskRemoveFromEventList+0xb0>)
 8007bb6:	681b      	ldr	r3, [r3, #0]
 8007bb8:	2b00      	cmp	r3, #0
 8007bba:	d11d      	bne.n	8007bf8 <xTaskRemoveFromEventList+0x7c>
	{
		( void ) uxListRemove( &( pxUnblockedTCB->xStateListItem ) );
 8007bbc:	693b      	ldr	r3, [r7, #16]
 8007bbe:	3304      	adds	r3, #4
 8007bc0:	4618      	mov	r0, r3
 8007bc2:	f7fe fd87 	bl	80066d4 <uxListRemove>
		prvAddTaskToReadyList( pxUnblockedTCB );
 8007bc6:	693b      	ldr	r3, [r7, #16]
 8007bc8:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8007bca:	4b19      	ldr	r3, [pc, #100]	@ (8007c30 <xTaskRemoveFromEventList+0xb4>)
 8007bcc:	681b      	ldr	r3, [r3, #0]
 8007bce:	429a      	cmp	r2, r3
 8007bd0:	d903      	bls.n	8007bda <xTaskRemoveFromEventList+0x5e>
 8007bd2:	693b      	ldr	r3, [r7, #16]
 8007bd4:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8007bd6:	4a16      	ldr	r2, [pc, #88]	@ (8007c30 <xTaskRemoveFromEventList+0xb4>)
 8007bd8:	6013      	str	r3, [r2, #0]
 8007bda:	693b      	ldr	r3, [r7, #16]
 8007bdc:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8007bde:	4613      	mov	r3, r2
 8007be0:	009b      	lsls	r3, r3, #2
 8007be2:	4413      	add	r3, r2
 8007be4:	009b      	lsls	r3, r3, #2
 8007be6:	4a13      	ldr	r2, [pc, #76]	@ (8007c34 <xTaskRemoveFromEventList+0xb8>)
 8007be8:	441a      	add	r2, r3
 8007bea:	693b      	ldr	r3, [r7, #16]
 8007bec:	3304      	adds	r3, #4
 8007bee:	4619      	mov	r1, r3
 8007bf0:	4610      	mov	r0, r2
 8007bf2:	f7fe fd12 	bl	800661a <vListInsertEnd>
 8007bf6:	e005      	b.n	8007c04 <xTaskRemoveFromEventList+0x88>
	}
	else
	{
		/* The delayed and ready lists cannot be accessed, so hold this task
		pending until the scheduler is resumed. */
		vListInsertEnd( &( xPendingReadyList ), &( pxUnblockedTCB->xEventListItem ) );
 8007bf8:	693b      	ldr	r3, [r7, #16]
 8007bfa:	3318      	adds	r3, #24
 8007bfc:	4619      	mov	r1, r3
 8007bfe:	480e      	ldr	r0, [pc, #56]	@ (8007c38 <xTaskRemoveFromEventList+0xbc>)
 8007c00:	f7fe fd0b 	bl	800661a <vListInsertEnd>
	}

	if( pxUnblockedTCB->uxPriority > pxCurrentTCB->uxPriority )
 8007c04:	693b      	ldr	r3, [r7, #16]
 8007c06:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8007c08:	4b0c      	ldr	r3, [pc, #48]	@ (8007c3c <xTaskRemoveFromEventList+0xc0>)
 8007c0a:	681b      	ldr	r3, [r3, #0]
 8007c0c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8007c0e:	429a      	cmp	r2, r3
 8007c10:	d905      	bls.n	8007c1e <xTaskRemoveFromEventList+0xa2>
	{
		/* Return true if the task removed from the event list has a higher
		priority than the calling task.  This allows the calling task to know if
		it should force a context switch now. */
		xReturn = pdTRUE;
 8007c12:	2301      	movs	r3, #1
 8007c14:	617b      	str	r3, [r7, #20]

		/* Mark that a yield is pending in case the user is not using the
		"xHigherPriorityTaskWoken" parameter to an ISR safe FreeRTOS function. */
		xYieldPending = pdTRUE;
 8007c16:	4b0a      	ldr	r3, [pc, #40]	@ (8007c40 <xTaskRemoveFromEventList+0xc4>)
 8007c18:	2201      	movs	r2, #1
 8007c1a:	601a      	str	r2, [r3, #0]
 8007c1c:	e001      	b.n	8007c22 <xTaskRemoveFromEventList+0xa6>
	}
	else
	{
		xReturn = pdFALSE;
 8007c1e:	2300      	movs	r3, #0
 8007c20:	617b      	str	r3, [r7, #20]
	}

	return xReturn;
 8007c22:	697b      	ldr	r3, [r7, #20]
}
 8007c24:	4618      	mov	r0, r3
 8007c26:	3718      	adds	r7, #24
 8007c28:	46bd      	mov	sp, r7
 8007c2a:	bd80      	pop	{r7, pc}
 8007c2c:	20008ed0 	.word	0x20008ed0
 8007c30:	20008eb0 	.word	0x20008eb0
 8007c34:	200089d8 	.word	0x200089d8
 8007c38:	20008e68 	.word	0x20008e68
 8007c3c:	200089d4 	.word	0x200089d4
 8007c40:	20008ebc 	.word	0x20008ebc

08007c44 <vTaskInternalSetTimeOutState>:
	taskEXIT_CRITICAL();
}
/*-----------------------------------------------------------*/

void vTaskInternalSetTimeOutState( TimeOut_t * const pxTimeOut )
{
 8007c44:	b480      	push	{r7}
 8007c46:	b083      	sub	sp, #12
 8007c48:	af00      	add	r7, sp, #0
 8007c4a:	6078      	str	r0, [r7, #4]
	/* For internal use only as it does not use a critical section. */
	pxTimeOut->xOverflowCount = xNumOfOverflows;
 8007c4c:	4b06      	ldr	r3, [pc, #24]	@ (8007c68 <vTaskInternalSetTimeOutState+0x24>)
 8007c4e:	681a      	ldr	r2, [r3, #0]
 8007c50:	687b      	ldr	r3, [r7, #4]
 8007c52:	601a      	str	r2, [r3, #0]
	pxTimeOut->xTimeOnEntering = xTickCount;
 8007c54:	4b05      	ldr	r3, [pc, #20]	@ (8007c6c <vTaskInternalSetTimeOutState+0x28>)
 8007c56:	681a      	ldr	r2, [r3, #0]
 8007c58:	687b      	ldr	r3, [r7, #4]
 8007c5a:	605a      	str	r2, [r3, #4]
}
 8007c5c:	bf00      	nop
 8007c5e:	370c      	adds	r7, #12
 8007c60:	46bd      	mov	sp, r7
 8007c62:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007c66:	4770      	bx	lr
 8007c68:	20008ec0 	.word	0x20008ec0
 8007c6c:	20008eac 	.word	0x20008eac

08007c70 <xTaskCheckForTimeOut>:
/*-----------------------------------------------------------*/

BaseType_t xTaskCheckForTimeOut( TimeOut_t * const pxTimeOut, TickType_t * const pxTicksToWait )
{
 8007c70:	b580      	push	{r7, lr}
 8007c72:	b088      	sub	sp, #32
 8007c74:	af00      	add	r7, sp, #0
 8007c76:	6078      	str	r0, [r7, #4]
 8007c78:	6039      	str	r1, [r7, #0]
BaseType_t xReturn;

	configASSERT( pxTimeOut );
 8007c7a:	687b      	ldr	r3, [r7, #4]
 8007c7c:	2b00      	cmp	r3, #0
 8007c7e:	d10b      	bne.n	8007c98 <xTaskCheckForTimeOut+0x28>
	__asm volatile
 8007c80:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8007c84:	f383 8811 	msr	BASEPRI, r3
 8007c88:	f3bf 8f6f 	isb	sy
 8007c8c:	f3bf 8f4f 	dsb	sy
 8007c90:	613b      	str	r3, [r7, #16]
}
 8007c92:	bf00      	nop
 8007c94:	bf00      	nop
 8007c96:	e7fd      	b.n	8007c94 <xTaskCheckForTimeOut+0x24>
	configASSERT( pxTicksToWait );
 8007c98:	683b      	ldr	r3, [r7, #0]
 8007c9a:	2b00      	cmp	r3, #0
 8007c9c:	d10b      	bne.n	8007cb6 <xTaskCheckForTimeOut+0x46>
	__asm volatile
 8007c9e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8007ca2:	f383 8811 	msr	BASEPRI, r3
 8007ca6:	f3bf 8f6f 	isb	sy
 8007caa:	f3bf 8f4f 	dsb	sy
 8007cae:	60fb      	str	r3, [r7, #12]
}
 8007cb0:	bf00      	nop
 8007cb2:	bf00      	nop
 8007cb4:	e7fd      	b.n	8007cb2 <xTaskCheckForTimeOut+0x42>

	taskENTER_CRITICAL();
 8007cb6:	f000 fe97 	bl	80089e8 <vPortEnterCritical>
	{
		/* Minor optimisation.  The tick count cannot change in this block. */
		const TickType_t xConstTickCount = xTickCount;
 8007cba:	4b1d      	ldr	r3, [pc, #116]	@ (8007d30 <xTaskCheckForTimeOut+0xc0>)
 8007cbc:	681b      	ldr	r3, [r3, #0]
 8007cbe:	61bb      	str	r3, [r7, #24]
		const TickType_t xElapsedTime = xConstTickCount - pxTimeOut->xTimeOnEntering;
 8007cc0:	687b      	ldr	r3, [r7, #4]
 8007cc2:	685b      	ldr	r3, [r3, #4]
 8007cc4:	69ba      	ldr	r2, [r7, #24]
 8007cc6:	1ad3      	subs	r3, r2, r3
 8007cc8:	617b      	str	r3, [r7, #20]
			}
			else
		#endif

		#if ( INCLUDE_vTaskSuspend == 1 )
			if( *pxTicksToWait == portMAX_DELAY )
 8007cca:	683b      	ldr	r3, [r7, #0]
 8007ccc:	681b      	ldr	r3, [r3, #0]
 8007cce:	f1b3 3fff 	cmp.w	r3, #4294967295
 8007cd2:	d102      	bne.n	8007cda <xTaskCheckForTimeOut+0x6a>
			{
				/* If INCLUDE_vTaskSuspend is set to 1 and the block time
				specified is the maximum block time then the task should block
				indefinitely, and therefore never time out. */
				xReturn = pdFALSE;
 8007cd4:	2300      	movs	r3, #0
 8007cd6:	61fb      	str	r3, [r7, #28]
 8007cd8:	e023      	b.n	8007d22 <xTaskCheckForTimeOut+0xb2>
			}
			else
		#endif

		if( ( xNumOfOverflows != pxTimeOut->xOverflowCount ) && ( xConstTickCount >= pxTimeOut->xTimeOnEntering ) ) /*lint !e525 Indentation preferred as is to make code within pre-processor directives clearer. */
 8007cda:	687b      	ldr	r3, [r7, #4]
 8007cdc:	681a      	ldr	r2, [r3, #0]
 8007cde:	4b15      	ldr	r3, [pc, #84]	@ (8007d34 <xTaskCheckForTimeOut+0xc4>)
 8007ce0:	681b      	ldr	r3, [r3, #0]
 8007ce2:	429a      	cmp	r2, r3
 8007ce4:	d007      	beq.n	8007cf6 <xTaskCheckForTimeOut+0x86>
 8007ce6:	687b      	ldr	r3, [r7, #4]
 8007ce8:	685b      	ldr	r3, [r3, #4]
 8007cea:	69ba      	ldr	r2, [r7, #24]
 8007cec:	429a      	cmp	r2, r3
 8007cee:	d302      	bcc.n	8007cf6 <xTaskCheckForTimeOut+0x86>
			/* The tick count is greater than the time at which
			vTaskSetTimeout() was called, but has also overflowed since
			vTaskSetTimeOut() was called.  It must have wrapped all the way
			around and gone past again. This passed since vTaskSetTimeout()
			was called. */
			xReturn = pdTRUE;
 8007cf0:	2301      	movs	r3, #1
 8007cf2:	61fb      	str	r3, [r7, #28]
 8007cf4:	e015      	b.n	8007d22 <xTaskCheckForTimeOut+0xb2>
		}
		else if( xElapsedTime < *pxTicksToWait ) /*lint !e961 Explicit casting is only redundant with some compilers, whereas others require it to prevent integer conversion errors. */
 8007cf6:	683b      	ldr	r3, [r7, #0]
 8007cf8:	681b      	ldr	r3, [r3, #0]
 8007cfa:	697a      	ldr	r2, [r7, #20]
 8007cfc:	429a      	cmp	r2, r3
 8007cfe:	d20b      	bcs.n	8007d18 <xTaskCheckForTimeOut+0xa8>
		{
			/* Not a genuine timeout. Adjust parameters for time remaining. */
			*pxTicksToWait -= xElapsedTime;
 8007d00:	683b      	ldr	r3, [r7, #0]
 8007d02:	681a      	ldr	r2, [r3, #0]
 8007d04:	697b      	ldr	r3, [r7, #20]
 8007d06:	1ad2      	subs	r2, r2, r3
 8007d08:	683b      	ldr	r3, [r7, #0]
 8007d0a:	601a      	str	r2, [r3, #0]
			vTaskInternalSetTimeOutState( pxTimeOut );
 8007d0c:	6878      	ldr	r0, [r7, #4]
 8007d0e:	f7ff ff99 	bl	8007c44 <vTaskInternalSetTimeOutState>
			xReturn = pdFALSE;
 8007d12:	2300      	movs	r3, #0
 8007d14:	61fb      	str	r3, [r7, #28]
 8007d16:	e004      	b.n	8007d22 <xTaskCheckForTimeOut+0xb2>
		}
		else
		{
			*pxTicksToWait = 0;
 8007d18:	683b      	ldr	r3, [r7, #0]
 8007d1a:	2200      	movs	r2, #0
 8007d1c:	601a      	str	r2, [r3, #0]
			xReturn = pdTRUE;
 8007d1e:	2301      	movs	r3, #1
 8007d20:	61fb      	str	r3, [r7, #28]
		}
	}
	taskEXIT_CRITICAL();
 8007d22:	f000 fe93 	bl	8008a4c <vPortExitCritical>

	return xReturn;
 8007d26:	69fb      	ldr	r3, [r7, #28]
}
 8007d28:	4618      	mov	r0, r3
 8007d2a:	3720      	adds	r7, #32
 8007d2c:	46bd      	mov	sp, r7
 8007d2e:	bd80      	pop	{r7, pc}
 8007d30:	20008eac 	.word	0x20008eac
 8007d34:	20008ec0 	.word	0x20008ec0

08007d38 <vTaskMissedYield>:
/*-----------------------------------------------------------*/

void vTaskMissedYield( void )
{
 8007d38:	b480      	push	{r7}
 8007d3a:	af00      	add	r7, sp, #0
	xYieldPending = pdTRUE;
 8007d3c:	4b03      	ldr	r3, [pc, #12]	@ (8007d4c <vTaskMissedYield+0x14>)
 8007d3e:	2201      	movs	r2, #1
 8007d40:	601a      	str	r2, [r3, #0]
}
 8007d42:	bf00      	nop
 8007d44:	46bd      	mov	sp, r7
 8007d46:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007d4a:	4770      	bx	lr
 8007d4c:	20008ebc 	.word	0x20008ebc

08007d50 <prvIdleTask>:
 *
 * void prvIdleTask( void *pvParameters );
 *
 */
static portTASK_FUNCTION( prvIdleTask, pvParameters )
{
 8007d50:	b580      	push	{r7, lr}
 8007d52:	b082      	sub	sp, #8
 8007d54:	af00      	add	r7, sp, #0
 8007d56:	6078      	str	r0, [r7, #4]

	for( ;; )
	{
		/* See if any tasks have deleted themselves - if so then the idle task
		is responsible for freeing the deleted task's TCB and stack. */
		prvCheckTasksWaitingTermination();
 8007d58:	f000 f852 	bl	8007e00 <prvCheckTasksWaitingTermination>

			A critical region is not required here as we are just reading from
			the list, and an occasional incorrect value will not matter.  If
			the ready list at the idle priority contains more than one task
			then a task other than the idle task is ready to execute. */
			if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ tskIDLE_PRIORITY ] ) ) > ( UBaseType_t ) 1 )
 8007d5c:	4b06      	ldr	r3, [pc, #24]	@ (8007d78 <prvIdleTask+0x28>)
 8007d5e:	681b      	ldr	r3, [r3, #0]
 8007d60:	2b01      	cmp	r3, #1
 8007d62:	d9f9      	bls.n	8007d58 <prvIdleTask+0x8>
			{
				taskYIELD();
 8007d64:	4b05      	ldr	r3, [pc, #20]	@ (8007d7c <prvIdleTask+0x2c>)
 8007d66:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8007d6a:	601a      	str	r2, [r3, #0]
 8007d6c:	f3bf 8f4f 	dsb	sy
 8007d70:	f3bf 8f6f 	isb	sy
		prvCheckTasksWaitingTermination();
 8007d74:	e7f0      	b.n	8007d58 <prvIdleTask+0x8>
 8007d76:	bf00      	nop
 8007d78:	200089d8 	.word	0x200089d8
 8007d7c:	e000ed04 	.word	0xe000ed04

08007d80 <prvInitialiseTaskLists>:

#endif /* portUSING_MPU_WRAPPERS */
/*-----------------------------------------------------------*/

static void prvInitialiseTaskLists( void )
{
 8007d80:	b580      	push	{r7, lr}
 8007d82:	b082      	sub	sp, #8
 8007d84:	af00      	add	r7, sp, #0
UBaseType_t uxPriority;

	for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
 8007d86:	2300      	movs	r3, #0
 8007d88:	607b      	str	r3, [r7, #4]
 8007d8a:	e00c      	b.n	8007da6 <prvInitialiseTaskLists+0x26>
	{
		vListInitialise( &( pxReadyTasksLists[ uxPriority ] ) );
 8007d8c:	687a      	ldr	r2, [r7, #4]
 8007d8e:	4613      	mov	r3, r2
 8007d90:	009b      	lsls	r3, r3, #2
 8007d92:	4413      	add	r3, r2
 8007d94:	009b      	lsls	r3, r3, #2
 8007d96:	4a12      	ldr	r2, [pc, #72]	@ (8007de0 <prvInitialiseTaskLists+0x60>)
 8007d98:	4413      	add	r3, r2
 8007d9a:	4618      	mov	r0, r3
 8007d9c:	f7fe fc10 	bl	80065c0 <vListInitialise>
	for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
 8007da0:	687b      	ldr	r3, [r7, #4]
 8007da2:	3301      	adds	r3, #1
 8007da4:	607b      	str	r3, [r7, #4]
 8007da6:	687b      	ldr	r3, [r7, #4]
 8007da8:	2b37      	cmp	r3, #55	@ 0x37
 8007daa:	d9ef      	bls.n	8007d8c <prvInitialiseTaskLists+0xc>
	}

	vListInitialise( &xDelayedTaskList1 );
 8007dac:	480d      	ldr	r0, [pc, #52]	@ (8007de4 <prvInitialiseTaskLists+0x64>)
 8007dae:	f7fe fc07 	bl	80065c0 <vListInitialise>
	vListInitialise( &xDelayedTaskList2 );
 8007db2:	480d      	ldr	r0, [pc, #52]	@ (8007de8 <prvInitialiseTaskLists+0x68>)
 8007db4:	f7fe fc04 	bl	80065c0 <vListInitialise>
	vListInitialise( &xPendingReadyList );
 8007db8:	480c      	ldr	r0, [pc, #48]	@ (8007dec <prvInitialiseTaskLists+0x6c>)
 8007dba:	f7fe fc01 	bl	80065c0 <vListInitialise>

	#if ( INCLUDE_vTaskDelete == 1 )
	{
		vListInitialise( &xTasksWaitingTermination );
 8007dbe:	480c      	ldr	r0, [pc, #48]	@ (8007df0 <prvInitialiseTaskLists+0x70>)
 8007dc0:	f7fe fbfe 	bl	80065c0 <vListInitialise>
	}
	#endif /* INCLUDE_vTaskDelete */

	#if ( INCLUDE_vTaskSuspend == 1 )
	{
		vListInitialise( &xSuspendedTaskList );
 8007dc4:	480b      	ldr	r0, [pc, #44]	@ (8007df4 <prvInitialiseTaskLists+0x74>)
 8007dc6:	f7fe fbfb 	bl	80065c0 <vListInitialise>
	}
	#endif /* INCLUDE_vTaskSuspend */

	/* Start with pxDelayedTaskList using list1 and the pxOverflowDelayedTaskList
	using list2. */
	pxDelayedTaskList = &xDelayedTaskList1;
 8007dca:	4b0b      	ldr	r3, [pc, #44]	@ (8007df8 <prvInitialiseTaskLists+0x78>)
 8007dcc:	4a05      	ldr	r2, [pc, #20]	@ (8007de4 <prvInitialiseTaskLists+0x64>)
 8007dce:	601a      	str	r2, [r3, #0]
	pxOverflowDelayedTaskList = &xDelayedTaskList2;
 8007dd0:	4b0a      	ldr	r3, [pc, #40]	@ (8007dfc <prvInitialiseTaskLists+0x7c>)
 8007dd2:	4a05      	ldr	r2, [pc, #20]	@ (8007de8 <prvInitialiseTaskLists+0x68>)
 8007dd4:	601a      	str	r2, [r3, #0]
}
 8007dd6:	bf00      	nop
 8007dd8:	3708      	adds	r7, #8
 8007dda:	46bd      	mov	sp, r7
 8007ddc:	bd80      	pop	{r7, pc}
 8007dde:	bf00      	nop
 8007de0:	200089d8 	.word	0x200089d8
 8007de4:	20008e38 	.word	0x20008e38
 8007de8:	20008e4c 	.word	0x20008e4c
 8007dec:	20008e68 	.word	0x20008e68
 8007df0:	20008e7c 	.word	0x20008e7c
 8007df4:	20008e94 	.word	0x20008e94
 8007df8:	20008e60 	.word	0x20008e60
 8007dfc:	20008e64 	.word	0x20008e64

08007e00 <prvCheckTasksWaitingTermination>:
/*-----------------------------------------------------------*/

static void prvCheckTasksWaitingTermination( void )
{
 8007e00:	b580      	push	{r7, lr}
 8007e02:	b082      	sub	sp, #8
 8007e04:	af00      	add	r7, sp, #0
	{
		TCB_t *pxTCB;

		/* uxDeletedTasksWaitingCleanUp is used to prevent taskENTER_CRITICAL()
		being called too often in the idle task. */
		while( uxDeletedTasksWaitingCleanUp > ( UBaseType_t ) 0U )
 8007e06:	e019      	b.n	8007e3c <prvCheckTasksWaitingTermination+0x3c>
		{
			taskENTER_CRITICAL();
 8007e08:	f000 fdee 	bl	80089e8 <vPortEnterCritical>
			{
				pxTCB = listGET_OWNER_OF_HEAD_ENTRY( ( &xTasksWaitingTermination ) ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8007e0c:	4b10      	ldr	r3, [pc, #64]	@ (8007e50 <prvCheckTasksWaitingTermination+0x50>)
 8007e0e:	68db      	ldr	r3, [r3, #12]
 8007e10:	68db      	ldr	r3, [r3, #12]
 8007e12:	607b      	str	r3, [r7, #4]
				( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 8007e14:	687b      	ldr	r3, [r7, #4]
 8007e16:	3304      	adds	r3, #4
 8007e18:	4618      	mov	r0, r3
 8007e1a:	f7fe fc5b 	bl	80066d4 <uxListRemove>
				--uxCurrentNumberOfTasks;
 8007e1e:	4b0d      	ldr	r3, [pc, #52]	@ (8007e54 <prvCheckTasksWaitingTermination+0x54>)
 8007e20:	681b      	ldr	r3, [r3, #0]
 8007e22:	3b01      	subs	r3, #1
 8007e24:	4a0b      	ldr	r2, [pc, #44]	@ (8007e54 <prvCheckTasksWaitingTermination+0x54>)
 8007e26:	6013      	str	r3, [r2, #0]
				--uxDeletedTasksWaitingCleanUp;
 8007e28:	4b0b      	ldr	r3, [pc, #44]	@ (8007e58 <prvCheckTasksWaitingTermination+0x58>)
 8007e2a:	681b      	ldr	r3, [r3, #0]
 8007e2c:	3b01      	subs	r3, #1
 8007e2e:	4a0a      	ldr	r2, [pc, #40]	@ (8007e58 <prvCheckTasksWaitingTermination+0x58>)
 8007e30:	6013      	str	r3, [r2, #0]
			}
			taskEXIT_CRITICAL();
 8007e32:	f000 fe0b 	bl	8008a4c <vPortExitCritical>

			prvDeleteTCB( pxTCB );
 8007e36:	6878      	ldr	r0, [r7, #4]
 8007e38:	f000 f810 	bl	8007e5c <prvDeleteTCB>
		while( uxDeletedTasksWaitingCleanUp > ( UBaseType_t ) 0U )
 8007e3c:	4b06      	ldr	r3, [pc, #24]	@ (8007e58 <prvCheckTasksWaitingTermination+0x58>)
 8007e3e:	681b      	ldr	r3, [r3, #0]
 8007e40:	2b00      	cmp	r3, #0
 8007e42:	d1e1      	bne.n	8007e08 <prvCheckTasksWaitingTermination+0x8>
		}
	}
	#endif /* INCLUDE_vTaskDelete */
}
 8007e44:	bf00      	nop
 8007e46:	bf00      	nop
 8007e48:	3708      	adds	r7, #8
 8007e4a:	46bd      	mov	sp, r7
 8007e4c:	bd80      	pop	{r7, pc}
 8007e4e:	bf00      	nop
 8007e50:	20008e7c 	.word	0x20008e7c
 8007e54:	20008ea8 	.word	0x20008ea8
 8007e58:	20008e90 	.word	0x20008e90

08007e5c <prvDeleteTCB>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelete == 1 )

	static void prvDeleteTCB( TCB_t *pxTCB )
	{
 8007e5c:	b580      	push	{r7, lr}
 8007e5e:	b084      	sub	sp, #16
 8007e60:	af00      	add	r7, sp, #0
 8007e62:	6078      	str	r0, [r7, #4]
		to the task to free any memory allocated at the application level.
		See the third party link http://www.nadler.com/embedded/newlibAndFreeRTOS.html
		for additional information. */
		#if ( configUSE_NEWLIB_REENTRANT == 1 )
		{
			_reclaim_reent( &( pxTCB->xNewLib_reent ) );
 8007e64:	687b      	ldr	r3, [r7, #4]
 8007e66:	3354      	adds	r3, #84	@ 0x54
 8007e68:	4618      	mov	r0, r3
 8007e6a:	f001 f90b 	bl	8009084 <_reclaim_reent>
		#elif( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e731 !e9029 Macro has been consolidated for readability reasons. */
		{
			/* The task could have been allocated statically or dynamically, so
			check what was statically allocated before trying to free the
			memory. */
			if( pxTCB->ucStaticallyAllocated == tskDYNAMICALLY_ALLOCATED_STACK_AND_TCB )
 8007e6e:	687b      	ldr	r3, [r7, #4]
 8007e70:	f893 30a5 	ldrb.w	r3, [r3, #165]	@ 0xa5
 8007e74:	2b00      	cmp	r3, #0
 8007e76:	d108      	bne.n	8007e8a <prvDeleteTCB+0x2e>
			{
				/* Both the stack and TCB were allocated dynamically, so both
				must be freed. */
				vPortFree( pxTCB->pxStack );
 8007e78:	687b      	ldr	r3, [r7, #4]
 8007e7a:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8007e7c:	4618      	mov	r0, r3
 8007e7e:	f000 ffa3 	bl	8008dc8 <vPortFree>
				vPortFree( pxTCB );
 8007e82:	6878      	ldr	r0, [r7, #4]
 8007e84:	f000 ffa0 	bl	8008dc8 <vPortFree>
				configASSERT( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_AND_TCB	);
				mtCOVERAGE_TEST_MARKER();
			}
		}
		#endif /* configSUPPORT_DYNAMIC_ALLOCATION */
	}
 8007e88:	e019      	b.n	8007ebe <prvDeleteTCB+0x62>
			else if( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_ONLY )
 8007e8a:	687b      	ldr	r3, [r7, #4]
 8007e8c:	f893 30a5 	ldrb.w	r3, [r3, #165]	@ 0xa5
 8007e90:	2b01      	cmp	r3, #1
 8007e92:	d103      	bne.n	8007e9c <prvDeleteTCB+0x40>
				vPortFree( pxTCB );
 8007e94:	6878      	ldr	r0, [r7, #4]
 8007e96:	f000 ff97 	bl	8008dc8 <vPortFree>
	}
 8007e9a:	e010      	b.n	8007ebe <prvDeleteTCB+0x62>
				configASSERT( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_AND_TCB	);
 8007e9c:	687b      	ldr	r3, [r7, #4]
 8007e9e:	f893 30a5 	ldrb.w	r3, [r3, #165]	@ 0xa5
 8007ea2:	2b02      	cmp	r3, #2
 8007ea4:	d00b      	beq.n	8007ebe <prvDeleteTCB+0x62>
	__asm volatile
 8007ea6:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8007eaa:	f383 8811 	msr	BASEPRI, r3
 8007eae:	f3bf 8f6f 	isb	sy
 8007eb2:	f3bf 8f4f 	dsb	sy
 8007eb6:	60fb      	str	r3, [r7, #12]
}
 8007eb8:	bf00      	nop
 8007eba:	bf00      	nop
 8007ebc:	e7fd      	b.n	8007eba <prvDeleteTCB+0x5e>
	}
 8007ebe:	bf00      	nop
 8007ec0:	3710      	adds	r7, #16
 8007ec2:	46bd      	mov	sp, r7
 8007ec4:	bd80      	pop	{r7, pc}
	...

08007ec8 <prvResetNextTaskUnblockTime>:

#endif /* INCLUDE_vTaskDelete */
/*-----------------------------------------------------------*/

static void prvResetNextTaskUnblockTime( void )
{
 8007ec8:	b480      	push	{r7}
 8007eca:	b083      	sub	sp, #12
 8007ecc:	af00      	add	r7, sp, #0
TCB_t *pxTCB;

	if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 8007ece:	4b0c      	ldr	r3, [pc, #48]	@ (8007f00 <prvResetNextTaskUnblockTime+0x38>)
 8007ed0:	681b      	ldr	r3, [r3, #0]
 8007ed2:	681b      	ldr	r3, [r3, #0]
 8007ed4:	2b00      	cmp	r3, #0
 8007ed6:	d104      	bne.n	8007ee2 <prvResetNextTaskUnblockTime+0x1a>
	{
		/* The new current delayed list is empty.  Set xNextTaskUnblockTime to
		the maximum possible value so it is	extremely unlikely that the
		if( xTickCount >= xNextTaskUnblockTime ) test will pass until
		there is an item in the delayed list. */
		xNextTaskUnblockTime = portMAX_DELAY;
 8007ed8:	4b0a      	ldr	r3, [pc, #40]	@ (8007f04 <prvResetNextTaskUnblockTime+0x3c>)
 8007eda:	f04f 32ff 	mov.w	r2, #4294967295
 8007ede:	601a      	str	r2, [r3, #0]
		which the task at the head of the delayed list should be removed
		from the Blocked state. */
		( pxTCB ) = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
		xNextTaskUnblockTime = listGET_LIST_ITEM_VALUE( &( ( pxTCB )->xStateListItem ) );
	}
}
 8007ee0:	e008      	b.n	8007ef4 <prvResetNextTaskUnblockTime+0x2c>
		( pxTCB ) = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8007ee2:	4b07      	ldr	r3, [pc, #28]	@ (8007f00 <prvResetNextTaskUnblockTime+0x38>)
 8007ee4:	681b      	ldr	r3, [r3, #0]
 8007ee6:	68db      	ldr	r3, [r3, #12]
 8007ee8:	68db      	ldr	r3, [r3, #12]
 8007eea:	607b      	str	r3, [r7, #4]
		xNextTaskUnblockTime = listGET_LIST_ITEM_VALUE( &( ( pxTCB )->xStateListItem ) );
 8007eec:	687b      	ldr	r3, [r7, #4]
 8007eee:	685b      	ldr	r3, [r3, #4]
 8007ef0:	4a04      	ldr	r2, [pc, #16]	@ (8007f04 <prvResetNextTaskUnblockTime+0x3c>)
 8007ef2:	6013      	str	r3, [r2, #0]
}
 8007ef4:	bf00      	nop
 8007ef6:	370c      	adds	r7, #12
 8007ef8:	46bd      	mov	sp, r7
 8007efa:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007efe:	4770      	bx	lr
 8007f00:	20008e60 	.word	0x20008e60
 8007f04:	20008ec8 	.word	0x20008ec8

08007f08 <xTaskGetSchedulerState>:
/*-----------------------------------------------------------*/

#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )

	BaseType_t xTaskGetSchedulerState( void )
	{
 8007f08:	b480      	push	{r7}
 8007f0a:	b083      	sub	sp, #12
 8007f0c:	af00      	add	r7, sp, #0
	BaseType_t xReturn;

		if( xSchedulerRunning == pdFALSE )
 8007f0e:	4b0b      	ldr	r3, [pc, #44]	@ (8007f3c <xTaskGetSchedulerState+0x34>)
 8007f10:	681b      	ldr	r3, [r3, #0]
 8007f12:	2b00      	cmp	r3, #0
 8007f14:	d102      	bne.n	8007f1c <xTaskGetSchedulerState+0x14>
		{
			xReturn = taskSCHEDULER_NOT_STARTED;
 8007f16:	2301      	movs	r3, #1
 8007f18:	607b      	str	r3, [r7, #4]
 8007f1a:	e008      	b.n	8007f2e <xTaskGetSchedulerState+0x26>
		}
		else
		{
			if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 8007f1c:	4b08      	ldr	r3, [pc, #32]	@ (8007f40 <xTaskGetSchedulerState+0x38>)
 8007f1e:	681b      	ldr	r3, [r3, #0]
 8007f20:	2b00      	cmp	r3, #0
 8007f22:	d102      	bne.n	8007f2a <xTaskGetSchedulerState+0x22>
			{
				xReturn = taskSCHEDULER_RUNNING;
 8007f24:	2302      	movs	r3, #2
 8007f26:	607b      	str	r3, [r7, #4]
 8007f28:	e001      	b.n	8007f2e <xTaskGetSchedulerState+0x26>
			}
			else
			{
				xReturn = taskSCHEDULER_SUSPENDED;
 8007f2a:	2300      	movs	r3, #0
 8007f2c:	607b      	str	r3, [r7, #4]
			}
		}

		return xReturn;
 8007f2e:	687b      	ldr	r3, [r7, #4]
	}
 8007f30:	4618      	mov	r0, r3
 8007f32:	370c      	adds	r7, #12
 8007f34:	46bd      	mov	sp, r7
 8007f36:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007f3a:	4770      	bx	lr
 8007f3c:	20008eb4 	.word	0x20008eb4
 8007f40:	20008ed0 	.word	0x20008ed0

08007f44 <xTaskPriorityDisinherit>:
/*-----------------------------------------------------------*/

#if ( configUSE_MUTEXES == 1 )

	BaseType_t xTaskPriorityDisinherit( TaskHandle_t const pxMutexHolder )
	{
 8007f44:	b580      	push	{r7, lr}
 8007f46:	b086      	sub	sp, #24
 8007f48:	af00      	add	r7, sp, #0
 8007f4a:	6078      	str	r0, [r7, #4]
	TCB_t * const pxTCB = pxMutexHolder;
 8007f4c:	687b      	ldr	r3, [r7, #4]
 8007f4e:	613b      	str	r3, [r7, #16]
	BaseType_t xReturn = pdFALSE;
 8007f50:	2300      	movs	r3, #0
 8007f52:	617b      	str	r3, [r7, #20]

		if( pxMutexHolder != NULL )
 8007f54:	687b      	ldr	r3, [r7, #4]
 8007f56:	2b00      	cmp	r3, #0
 8007f58:	d058      	beq.n	800800c <xTaskPriorityDisinherit+0xc8>
		{
			/* A task can only have an inherited priority if it holds the mutex.
			If the mutex is held by a task then it cannot be given from an
			interrupt, and if a mutex is given by the holding task then it must
			be the running state task. */
			configASSERT( pxTCB == pxCurrentTCB );
 8007f5a:	4b2f      	ldr	r3, [pc, #188]	@ (8008018 <xTaskPriorityDisinherit+0xd4>)
 8007f5c:	681b      	ldr	r3, [r3, #0]
 8007f5e:	693a      	ldr	r2, [r7, #16]
 8007f60:	429a      	cmp	r2, r3
 8007f62:	d00b      	beq.n	8007f7c <xTaskPriorityDisinherit+0x38>
	__asm volatile
 8007f64:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8007f68:	f383 8811 	msr	BASEPRI, r3
 8007f6c:	f3bf 8f6f 	isb	sy
 8007f70:	f3bf 8f4f 	dsb	sy
 8007f74:	60fb      	str	r3, [r7, #12]
}
 8007f76:	bf00      	nop
 8007f78:	bf00      	nop
 8007f7a:	e7fd      	b.n	8007f78 <xTaskPriorityDisinherit+0x34>
			configASSERT( pxTCB->uxMutexesHeld );
 8007f7c:	693b      	ldr	r3, [r7, #16]
 8007f7e:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8007f80:	2b00      	cmp	r3, #0
 8007f82:	d10b      	bne.n	8007f9c <xTaskPriorityDisinherit+0x58>
	__asm volatile
 8007f84:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8007f88:	f383 8811 	msr	BASEPRI, r3
 8007f8c:	f3bf 8f6f 	isb	sy
 8007f90:	f3bf 8f4f 	dsb	sy
 8007f94:	60bb      	str	r3, [r7, #8]
}
 8007f96:	bf00      	nop
 8007f98:	bf00      	nop
 8007f9a:	e7fd      	b.n	8007f98 <xTaskPriorityDisinherit+0x54>
			( pxTCB->uxMutexesHeld )--;
 8007f9c:	693b      	ldr	r3, [r7, #16]
 8007f9e:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8007fa0:	1e5a      	subs	r2, r3, #1
 8007fa2:	693b      	ldr	r3, [r7, #16]
 8007fa4:	651a      	str	r2, [r3, #80]	@ 0x50

			/* Has the holder of the mutex inherited the priority of another
			task? */
			if( pxTCB->uxPriority != pxTCB->uxBasePriority )
 8007fa6:	693b      	ldr	r3, [r7, #16]
 8007fa8:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8007faa:	693b      	ldr	r3, [r7, #16]
 8007fac:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8007fae:	429a      	cmp	r2, r3
 8007fb0:	d02c      	beq.n	800800c <xTaskPriorityDisinherit+0xc8>
			{
				/* Only disinherit if no other mutexes are held. */
				if( pxTCB->uxMutexesHeld == ( UBaseType_t ) 0 )
 8007fb2:	693b      	ldr	r3, [r7, #16]
 8007fb4:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8007fb6:	2b00      	cmp	r3, #0
 8007fb8:	d128      	bne.n	800800c <xTaskPriorityDisinherit+0xc8>
					/* A task can only have an inherited priority if it holds
					the mutex.  If the mutex is held by a task then it cannot be
					given from an interrupt, and if a mutex is given by the
					holding task then it must be the running state task.  Remove
					the holding task from the ready/delayed list. */
					if( uxListRemove( &( pxTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 8007fba:	693b      	ldr	r3, [r7, #16]
 8007fbc:	3304      	adds	r3, #4
 8007fbe:	4618      	mov	r0, r3
 8007fc0:	f7fe fb88 	bl	80066d4 <uxListRemove>
					}

					/* Disinherit the priority before adding the task into the
					new	ready list. */
					traceTASK_PRIORITY_DISINHERIT( pxTCB, pxTCB->uxBasePriority );
					pxTCB->uxPriority = pxTCB->uxBasePriority;
 8007fc4:	693b      	ldr	r3, [r7, #16]
 8007fc6:	6cda      	ldr	r2, [r3, #76]	@ 0x4c
 8007fc8:	693b      	ldr	r3, [r7, #16]
 8007fca:	62da      	str	r2, [r3, #44]	@ 0x2c

					/* Reset the event list item value.  It cannot be in use for
					any other purpose if this task is running, and it must be
					running to give back the mutex. */
					listSET_LIST_ITEM_VALUE( &( pxTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) pxTCB->uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8007fcc:	693b      	ldr	r3, [r7, #16]
 8007fce:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8007fd0:	f1c3 0238 	rsb	r2, r3, #56	@ 0x38
 8007fd4:	693b      	ldr	r3, [r7, #16]
 8007fd6:	619a      	str	r2, [r3, #24]
					prvAddTaskToReadyList( pxTCB );
 8007fd8:	693b      	ldr	r3, [r7, #16]
 8007fda:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8007fdc:	4b0f      	ldr	r3, [pc, #60]	@ (800801c <xTaskPriorityDisinherit+0xd8>)
 8007fde:	681b      	ldr	r3, [r3, #0]
 8007fe0:	429a      	cmp	r2, r3
 8007fe2:	d903      	bls.n	8007fec <xTaskPriorityDisinherit+0xa8>
 8007fe4:	693b      	ldr	r3, [r7, #16]
 8007fe6:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8007fe8:	4a0c      	ldr	r2, [pc, #48]	@ (800801c <xTaskPriorityDisinherit+0xd8>)
 8007fea:	6013      	str	r3, [r2, #0]
 8007fec:	693b      	ldr	r3, [r7, #16]
 8007fee:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8007ff0:	4613      	mov	r3, r2
 8007ff2:	009b      	lsls	r3, r3, #2
 8007ff4:	4413      	add	r3, r2
 8007ff6:	009b      	lsls	r3, r3, #2
 8007ff8:	4a09      	ldr	r2, [pc, #36]	@ (8008020 <xTaskPriorityDisinherit+0xdc>)
 8007ffa:	441a      	add	r2, r3
 8007ffc:	693b      	ldr	r3, [r7, #16]
 8007ffe:	3304      	adds	r3, #4
 8008000:	4619      	mov	r1, r3
 8008002:	4610      	mov	r0, r2
 8008004:	f7fe fb09 	bl	800661a <vListInsertEnd>
					in an order different to that in which they were taken.
					If a context switch did not occur when the first mutex was
					returned, even if a task was waiting on it, then a context
					switch should occur when the last mutex is returned whether
					a task is waiting on it or not. */
					xReturn = pdTRUE;
 8008008:	2301      	movs	r3, #1
 800800a:	617b      	str	r3, [r7, #20]
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}

		return xReturn;
 800800c:	697b      	ldr	r3, [r7, #20]
	}
 800800e:	4618      	mov	r0, r3
 8008010:	3718      	adds	r7, #24
 8008012:	46bd      	mov	sp, r7
 8008014:	bd80      	pop	{r7, pc}
 8008016:	bf00      	nop
 8008018:	200089d4 	.word	0x200089d4
 800801c:	20008eb0 	.word	0x20008eb0
 8008020:	200089d8 	.word	0x200089d8

08008024 <prvAddCurrentTaskToDelayedList>:

#endif
/*-----------------------------------------------------------*/

static void prvAddCurrentTaskToDelayedList( TickType_t xTicksToWait, const BaseType_t xCanBlockIndefinitely )
{
 8008024:	b580      	push	{r7, lr}
 8008026:	b084      	sub	sp, #16
 8008028:	af00      	add	r7, sp, #0
 800802a:	6078      	str	r0, [r7, #4]
 800802c:	6039      	str	r1, [r7, #0]
TickType_t xTimeToWake;
const TickType_t xConstTickCount = xTickCount;
 800802e:	4b21      	ldr	r3, [pc, #132]	@ (80080b4 <prvAddCurrentTaskToDelayedList+0x90>)
 8008030:	681b      	ldr	r3, [r3, #0]
 8008032:	60fb      	str	r3, [r7, #12]
	}
	#endif

	/* Remove the task from the ready list before adding it to the blocked list
	as the same list item is used for both lists. */
	if( uxListRemove( &( pxCurrentTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 8008034:	4b20      	ldr	r3, [pc, #128]	@ (80080b8 <prvAddCurrentTaskToDelayedList+0x94>)
 8008036:	681b      	ldr	r3, [r3, #0]
 8008038:	3304      	adds	r3, #4
 800803a:	4618      	mov	r0, r3
 800803c:	f7fe fb4a 	bl	80066d4 <uxListRemove>
		mtCOVERAGE_TEST_MARKER();
	}

	#if ( INCLUDE_vTaskSuspend == 1 )
	{
		if( ( xTicksToWait == portMAX_DELAY ) && ( xCanBlockIndefinitely != pdFALSE ) )
 8008040:	687b      	ldr	r3, [r7, #4]
 8008042:	f1b3 3fff 	cmp.w	r3, #4294967295
 8008046:	d10a      	bne.n	800805e <prvAddCurrentTaskToDelayedList+0x3a>
 8008048:	683b      	ldr	r3, [r7, #0]
 800804a:	2b00      	cmp	r3, #0
 800804c:	d007      	beq.n	800805e <prvAddCurrentTaskToDelayedList+0x3a>
		{
			/* Add the task to the suspended task list instead of a delayed task
			list to ensure it is not woken by a timing event.  It will block
			indefinitely. */
			vListInsertEnd( &xSuspendedTaskList, &( pxCurrentTCB->xStateListItem ) );
 800804e:	4b1a      	ldr	r3, [pc, #104]	@ (80080b8 <prvAddCurrentTaskToDelayedList+0x94>)
 8008050:	681b      	ldr	r3, [r3, #0]
 8008052:	3304      	adds	r3, #4
 8008054:	4619      	mov	r1, r3
 8008056:	4819      	ldr	r0, [pc, #100]	@ (80080bc <prvAddCurrentTaskToDelayedList+0x98>)
 8008058:	f7fe fadf 	bl	800661a <vListInsertEnd>

		/* Avoid compiler warning when INCLUDE_vTaskSuspend is not 1. */
		( void ) xCanBlockIndefinitely;
	}
	#endif /* INCLUDE_vTaskSuspend */
}
 800805c:	e026      	b.n	80080ac <prvAddCurrentTaskToDelayedList+0x88>
			xTimeToWake = xConstTickCount + xTicksToWait;
 800805e:	68fa      	ldr	r2, [r7, #12]
 8008060:	687b      	ldr	r3, [r7, #4]
 8008062:	4413      	add	r3, r2
 8008064:	60bb      	str	r3, [r7, #8]
			listSET_LIST_ITEM_VALUE( &( pxCurrentTCB->xStateListItem ), xTimeToWake );
 8008066:	4b14      	ldr	r3, [pc, #80]	@ (80080b8 <prvAddCurrentTaskToDelayedList+0x94>)
 8008068:	681b      	ldr	r3, [r3, #0]
 800806a:	68ba      	ldr	r2, [r7, #8]
 800806c:	605a      	str	r2, [r3, #4]
			if( xTimeToWake < xConstTickCount )
 800806e:	68ba      	ldr	r2, [r7, #8]
 8008070:	68fb      	ldr	r3, [r7, #12]
 8008072:	429a      	cmp	r2, r3
 8008074:	d209      	bcs.n	800808a <prvAddCurrentTaskToDelayedList+0x66>
				vListInsert( pxOverflowDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
 8008076:	4b12      	ldr	r3, [pc, #72]	@ (80080c0 <prvAddCurrentTaskToDelayedList+0x9c>)
 8008078:	681a      	ldr	r2, [r3, #0]
 800807a:	4b0f      	ldr	r3, [pc, #60]	@ (80080b8 <prvAddCurrentTaskToDelayedList+0x94>)
 800807c:	681b      	ldr	r3, [r3, #0]
 800807e:	3304      	adds	r3, #4
 8008080:	4619      	mov	r1, r3
 8008082:	4610      	mov	r0, r2
 8008084:	f7fe faed 	bl	8006662 <vListInsert>
}
 8008088:	e010      	b.n	80080ac <prvAddCurrentTaskToDelayedList+0x88>
				vListInsert( pxDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
 800808a:	4b0e      	ldr	r3, [pc, #56]	@ (80080c4 <prvAddCurrentTaskToDelayedList+0xa0>)
 800808c:	681a      	ldr	r2, [r3, #0]
 800808e:	4b0a      	ldr	r3, [pc, #40]	@ (80080b8 <prvAddCurrentTaskToDelayedList+0x94>)
 8008090:	681b      	ldr	r3, [r3, #0]
 8008092:	3304      	adds	r3, #4
 8008094:	4619      	mov	r1, r3
 8008096:	4610      	mov	r0, r2
 8008098:	f7fe fae3 	bl	8006662 <vListInsert>
				if( xTimeToWake < xNextTaskUnblockTime )
 800809c:	4b0a      	ldr	r3, [pc, #40]	@ (80080c8 <prvAddCurrentTaskToDelayedList+0xa4>)
 800809e:	681b      	ldr	r3, [r3, #0]
 80080a0:	68ba      	ldr	r2, [r7, #8]
 80080a2:	429a      	cmp	r2, r3
 80080a4:	d202      	bcs.n	80080ac <prvAddCurrentTaskToDelayedList+0x88>
					xNextTaskUnblockTime = xTimeToWake;
 80080a6:	4a08      	ldr	r2, [pc, #32]	@ (80080c8 <prvAddCurrentTaskToDelayedList+0xa4>)
 80080a8:	68bb      	ldr	r3, [r7, #8]
 80080aa:	6013      	str	r3, [r2, #0]
}
 80080ac:	bf00      	nop
 80080ae:	3710      	adds	r7, #16
 80080b0:	46bd      	mov	sp, r7
 80080b2:	bd80      	pop	{r7, pc}
 80080b4:	20008eac 	.word	0x20008eac
 80080b8:	200089d4 	.word	0x200089d4
 80080bc:	20008e94 	.word	0x20008e94
 80080c0:	20008e64 	.word	0x20008e64
 80080c4:	20008e60 	.word	0x20008e60
 80080c8:	20008ec8 	.word	0x20008ec8

080080cc <xTimerCreateTimerTask>:
									TimerCallbackFunction_t pxCallbackFunction,
									Timer_t *pxNewTimer ) PRIVILEGED_FUNCTION;
/*-----------------------------------------------------------*/

BaseType_t xTimerCreateTimerTask( void )
{
 80080cc:	b580      	push	{r7, lr}
 80080ce:	b08a      	sub	sp, #40	@ 0x28
 80080d0:	af04      	add	r7, sp, #16
BaseType_t xReturn = pdFAIL;
 80080d2:	2300      	movs	r3, #0
 80080d4:	617b      	str	r3, [r7, #20]

	/* This function is called when the scheduler is started if
	configUSE_TIMERS is set to 1.  Check that the infrastructure used by the
	timer service task has been created/initialised.  If timers have already
	been created then the initialisation will already have been performed. */
	prvCheckForValidListAndQueue();
 80080d6:	f000 fb13 	bl	8008700 <prvCheckForValidListAndQueue>

	if( xTimerQueue != NULL )
 80080da:	4b1d      	ldr	r3, [pc, #116]	@ (8008150 <xTimerCreateTimerTask+0x84>)
 80080dc:	681b      	ldr	r3, [r3, #0]
 80080de:	2b00      	cmp	r3, #0
 80080e0:	d021      	beq.n	8008126 <xTimerCreateTimerTask+0x5a>
	{
		#if( configSUPPORT_STATIC_ALLOCATION == 1 )
		{
			StaticTask_t *pxTimerTaskTCBBuffer = NULL;
 80080e2:	2300      	movs	r3, #0
 80080e4:	60fb      	str	r3, [r7, #12]
			StackType_t *pxTimerTaskStackBuffer = NULL;
 80080e6:	2300      	movs	r3, #0
 80080e8:	60bb      	str	r3, [r7, #8]
			uint32_t ulTimerTaskStackSize;

			vApplicationGetTimerTaskMemory( &pxTimerTaskTCBBuffer, &pxTimerTaskStackBuffer, &ulTimerTaskStackSize );
 80080ea:	1d3a      	adds	r2, r7, #4
 80080ec:	f107 0108 	add.w	r1, r7, #8
 80080f0:	f107 030c 	add.w	r3, r7, #12
 80080f4:	4618      	mov	r0, r3
 80080f6:	f7fe fa49 	bl	800658c <vApplicationGetTimerTaskMemory>
			xTimerTaskHandle = xTaskCreateStatic(	prvTimerTask,
 80080fa:	6879      	ldr	r1, [r7, #4]
 80080fc:	68bb      	ldr	r3, [r7, #8]
 80080fe:	68fa      	ldr	r2, [r7, #12]
 8008100:	9202      	str	r2, [sp, #8]
 8008102:	9301      	str	r3, [sp, #4]
 8008104:	2302      	movs	r3, #2
 8008106:	9300      	str	r3, [sp, #0]
 8008108:	2300      	movs	r3, #0
 800810a:	460a      	mov	r2, r1
 800810c:	4911      	ldr	r1, [pc, #68]	@ (8008154 <xTimerCreateTimerTask+0x88>)
 800810e:	4812      	ldr	r0, [pc, #72]	@ (8008158 <xTimerCreateTimerTask+0x8c>)
 8008110:	f7ff f804 	bl	800711c <xTaskCreateStatic>
 8008114:	4603      	mov	r3, r0
 8008116:	4a11      	ldr	r2, [pc, #68]	@ (800815c <xTimerCreateTimerTask+0x90>)
 8008118:	6013      	str	r3, [r2, #0]
													NULL,
													( ( UBaseType_t ) configTIMER_TASK_PRIORITY ) | portPRIVILEGE_BIT,
													pxTimerTaskStackBuffer,
													pxTimerTaskTCBBuffer );

			if( xTimerTaskHandle != NULL )
 800811a:	4b10      	ldr	r3, [pc, #64]	@ (800815c <xTimerCreateTimerTask+0x90>)
 800811c:	681b      	ldr	r3, [r3, #0]
 800811e:	2b00      	cmp	r3, #0
 8008120:	d001      	beq.n	8008126 <xTimerCreateTimerTask+0x5a>
			{
				xReturn = pdPASS;
 8008122:	2301      	movs	r3, #1
 8008124:	617b      	str	r3, [r7, #20]
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	configASSERT( xReturn );
 8008126:	697b      	ldr	r3, [r7, #20]
 8008128:	2b00      	cmp	r3, #0
 800812a:	d10b      	bne.n	8008144 <xTimerCreateTimerTask+0x78>
	__asm volatile
 800812c:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8008130:	f383 8811 	msr	BASEPRI, r3
 8008134:	f3bf 8f6f 	isb	sy
 8008138:	f3bf 8f4f 	dsb	sy
 800813c:	613b      	str	r3, [r7, #16]
}
 800813e:	bf00      	nop
 8008140:	bf00      	nop
 8008142:	e7fd      	b.n	8008140 <xTimerCreateTimerTask+0x74>
	return xReturn;
 8008144:	697b      	ldr	r3, [r7, #20]
}
 8008146:	4618      	mov	r0, r3
 8008148:	3718      	adds	r7, #24
 800814a:	46bd      	mov	sp, r7
 800814c:	bd80      	pop	{r7, pc}
 800814e:	bf00      	nop
 8008150:	20008f04 	.word	0x20008f04
 8008154:	08009bac 	.word	0x08009bac
 8008158:	08008299 	.word	0x08008299
 800815c:	20008f08 	.word	0x20008f08

08008160 <xTimerGenericCommand>:
	}
}
/*-----------------------------------------------------------*/

BaseType_t xTimerGenericCommand( TimerHandle_t xTimer, const BaseType_t xCommandID, const TickType_t xOptionalValue, BaseType_t * const pxHigherPriorityTaskWoken, const TickType_t xTicksToWait )
{
 8008160:	b580      	push	{r7, lr}
 8008162:	b08a      	sub	sp, #40	@ 0x28
 8008164:	af00      	add	r7, sp, #0
 8008166:	60f8      	str	r0, [r7, #12]
 8008168:	60b9      	str	r1, [r7, #8]
 800816a:	607a      	str	r2, [r7, #4]
 800816c:	603b      	str	r3, [r7, #0]
BaseType_t xReturn = pdFAIL;
 800816e:	2300      	movs	r3, #0
 8008170:	627b      	str	r3, [r7, #36]	@ 0x24
DaemonTaskMessage_t xMessage;

	configASSERT( xTimer );
 8008172:	68fb      	ldr	r3, [r7, #12]
 8008174:	2b00      	cmp	r3, #0
 8008176:	d10b      	bne.n	8008190 <xTimerGenericCommand+0x30>
	__asm volatile
 8008178:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800817c:	f383 8811 	msr	BASEPRI, r3
 8008180:	f3bf 8f6f 	isb	sy
 8008184:	f3bf 8f4f 	dsb	sy
 8008188:	623b      	str	r3, [r7, #32]
}
 800818a:	bf00      	nop
 800818c:	bf00      	nop
 800818e:	e7fd      	b.n	800818c <xTimerGenericCommand+0x2c>

	/* Send a message to the timer service task to perform a particular action
	on a particular timer definition. */
	if( xTimerQueue != NULL )
 8008190:	4b19      	ldr	r3, [pc, #100]	@ (80081f8 <xTimerGenericCommand+0x98>)
 8008192:	681b      	ldr	r3, [r3, #0]
 8008194:	2b00      	cmp	r3, #0
 8008196:	d02a      	beq.n	80081ee <xTimerGenericCommand+0x8e>
	{
		/* Send a command to the timer service task to start the xTimer timer. */
		xMessage.xMessageID = xCommandID;
 8008198:	68bb      	ldr	r3, [r7, #8]
 800819a:	613b      	str	r3, [r7, #16]
		xMessage.u.xTimerParameters.xMessageValue = xOptionalValue;
 800819c:	687b      	ldr	r3, [r7, #4]
 800819e:	617b      	str	r3, [r7, #20]
		xMessage.u.xTimerParameters.pxTimer = xTimer;
 80081a0:	68fb      	ldr	r3, [r7, #12]
 80081a2:	61bb      	str	r3, [r7, #24]

		if( xCommandID < tmrFIRST_FROM_ISR_COMMAND )
 80081a4:	68bb      	ldr	r3, [r7, #8]
 80081a6:	2b05      	cmp	r3, #5
 80081a8:	dc18      	bgt.n	80081dc <xTimerGenericCommand+0x7c>
		{
			if( xTaskGetSchedulerState() == taskSCHEDULER_RUNNING )
 80081aa:	f7ff fead 	bl	8007f08 <xTaskGetSchedulerState>
 80081ae:	4603      	mov	r3, r0
 80081b0:	2b02      	cmp	r3, #2
 80081b2:	d109      	bne.n	80081c8 <xTimerGenericCommand+0x68>
			{
				xReturn = xQueueSendToBack( xTimerQueue, &xMessage, xTicksToWait );
 80081b4:	4b10      	ldr	r3, [pc, #64]	@ (80081f8 <xTimerGenericCommand+0x98>)
 80081b6:	6818      	ldr	r0, [r3, #0]
 80081b8:	f107 0110 	add.w	r1, r7, #16
 80081bc:	2300      	movs	r3, #0
 80081be:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 80081c0:	f7fe fbbc 	bl	800693c <xQueueGenericSend>
 80081c4:	6278      	str	r0, [r7, #36]	@ 0x24
 80081c6:	e012      	b.n	80081ee <xTimerGenericCommand+0x8e>
			}
			else
			{
				xReturn = xQueueSendToBack( xTimerQueue, &xMessage, tmrNO_DELAY );
 80081c8:	4b0b      	ldr	r3, [pc, #44]	@ (80081f8 <xTimerGenericCommand+0x98>)
 80081ca:	6818      	ldr	r0, [r3, #0]
 80081cc:	f107 0110 	add.w	r1, r7, #16
 80081d0:	2300      	movs	r3, #0
 80081d2:	2200      	movs	r2, #0
 80081d4:	f7fe fbb2 	bl	800693c <xQueueGenericSend>
 80081d8:	6278      	str	r0, [r7, #36]	@ 0x24
 80081da:	e008      	b.n	80081ee <xTimerGenericCommand+0x8e>
			}
		}
		else
		{
			xReturn = xQueueSendToBackFromISR( xTimerQueue, &xMessage, pxHigherPriorityTaskWoken );
 80081dc:	4b06      	ldr	r3, [pc, #24]	@ (80081f8 <xTimerGenericCommand+0x98>)
 80081de:	6818      	ldr	r0, [r3, #0]
 80081e0:	f107 0110 	add.w	r1, r7, #16
 80081e4:	2300      	movs	r3, #0
 80081e6:	683a      	ldr	r2, [r7, #0]
 80081e8:	f7fe fcaa 	bl	8006b40 <xQueueGenericSendFromISR>
 80081ec:	6278      	str	r0, [r7, #36]	@ 0x24
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	return xReturn;
 80081ee:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
}
 80081f0:	4618      	mov	r0, r3
 80081f2:	3728      	adds	r7, #40	@ 0x28
 80081f4:	46bd      	mov	sp, r7
 80081f6:	bd80      	pop	{r7, pc}
 80081f8:	20008f04 	.word	0x20008f04

080081fc <prvProcessExpiredTimer>:
	return pxTimer->pcTimerName;
}
/*-----------------------------------------------------------*/

static void prvProcessExpiredTimer( const TickType_t xNextExpireTime, const TickType_t xTimeNow )
{
 80081fc:	b580      	push	{r7, lr}
 80081fe:	b088      	sub	sp, #32
 8008200:	af02      	add	r7, sp, #8
 8008202:	6078      	str	r0, [r7, #4]
 8008204:	6039      	str	r1, [r7, #0]
BaseType_t xResult;
Timer_t * const pxTimer = ( Timer_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxCurrentTimerList ); /*lint !e9087 !e9079 void * is used as this macro is used with tasks and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8008206:	4b23      	ldr	r3, [pc, #140]	@ (8008294 <prvProcessExpiredTimer+0x98>)
 8008208:	681b      	ldr	r3, [r3, #0]
 800820a:	68db      	ldr	r3, [r3, #12]
 800820c:	68db      	ldr	r3, [r3, #12]
 800820e:	617b      	str	r3, [r7, #20]

	/* Remove the timer from the list of active timers.  A check has already
	been performed to ensure the list is not empty. */
	( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
 8008210:	697b      	ldr	r3, [r7, #20]
 8008212:	3304      	adds	r3, #4
 8008214:	4618      	mov	r0, r3
 8008216:	f7fe fa5d 	bl	80066d4 <uxListRemove>
	traceTIMER_EXPIRED( pxTimer );

	/* If the timer is an auto-reload timer then calculate the next
	expiry time and re-insert the timer in the list of active timers. */
	if( ( pxTimer->ucStatus & tmrSTATUS_IS_AUTORELOAD ) != 0 )
 800821a:	697b      	ldr	r3, [r7, #20]
 800821c:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 8008220:	f003 0304 	and.w	r3, r3, #4
 8008224:	2b00      	cmp	r3, #0
 8008226:	d023      	beq.n	8008270 <prvProcessExpiredTimer+0x74>
	{
		/* The timer is inserted into a list using a time relative to anything
		other than the current time.  It will therefore be inserted into the
		correct list relative to the time this task thinks it is now. */
		if( prvInsertTimerInActiveList( pxTimer, ( xNextExpireTime + pxTimer->xTimerPeriodInTicks ), xTimeNow, xNextExpireTime ) != pdFALSE )
 8008228:	697b      	ldr	r3, [r7, #20]
 800822a:	699a      	ldr	r2, [r3, #24]
 800822c:	687b      	ldr	r3, [r7, #4]
 800822e:	18d1      	adds	r1, r2, r3
 8008230:	687b      	ldr	r3, [r7, #4]
 8008232:	683a      	ldr	r2, [r7, #0]
 8008234:	6978      	ldr	r0, [r7, #20]
 8008236:	f000 f8d5 	bl	80083e4 <prvInsertTimerInActiveList>
 800823a:	4603      	mov	r3, r0
 800823c:	2b00      	cmp	r3, #0
 800823e:	d020      	beq.n	8008282 <prvProcessExpiredTimer+0x86>
		{
			/* The timer expired before it was added to the active timer
			list.  Reload it now.  */
			xResult = xTimerGenericCommand( pxTimer, tmrCOMMAND_START_DONT_TRACE, xNextExpireTime, NULL, tmrNO_DELAY );
 8008240:	2300      	movs	r3, #0
 8008242:	9300      	str	r3, [sp, #0]
 8008244:	2300      	movs	r3, #0
 8008246:	687a      	ldr	r2, [r7, #4]
 8008248:	2100      	movs	r1, #0
 800824a:	6978      	ldr	r0, [r7, #20]
 800824c:	f7ff ff88 	bl	8008160 <xTimerGenericCommand>
 8008250:	6138      	str	r0, [r7, #16]
			configASSERT( xResult );
 8008252:	693b      	ldr	r3, [r7, #16]
 8008254:	2b00      	cmp	r3, #0
 8008256:	d114      	bne.n	8008282 <prvProcessExpiredTimer+0x86>
	__asm volatile
 8008258:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800825c:	f383 8811 	msr	BASEPRI, r3
 8008260:	f3bf 8f6f 	isb	sy
 8008264:	f3bf 8f4f 	dsb	sy
 8008268:	60fb      	str	r3, [r7, #12]
}
 800826a:	bf00      	nop
 800826c:	bf00      	nop
 800826e:	e7fd      	b.n	800826c <prvProcessExpiredTimer+0x70>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	else
	{
		pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
 8008270:	697b      	ldr	r3, [r7, #20]
 8008272:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 8008276:	f023 0301 	bic.w	r3, r3, #1
 800827a:	b2da      	uxtb	r2, r3
 800827c:	697b      	ldr	r3, [r7, #20]
 800827e:	f883 2028 	strb.w	r2, [r3, #40]	@ 0x28
		mtCOVERAGE_TEST_MARKER();
	}

	/* Call the timer callback. */
	pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
 8008282:	697b      	ldr	r3, [r7, #20]
 8008284:	6a1b      	ldr	r3, [r3, #32]
 8008286:	6978      	ldr	r0, [r7, #20]
 8008288:	4798      	blx	r3
}
 800828a:	bf00      	nop
 800828c:	3718      	adds	r7, #24
 800828e:	46bd      	mov	sp, r7
 8008290:	bd80      	pop	{r7, pc}
 8008292:	bf00      	nop
 8008294:	20008efc 	.word	0x20008efc

08008298 <prvTimerTask>:
/*-----------------------------------------------------------*/

static portTASK_FUNCTION( prvTimerTask, pvParameters )
{
 8008298:	b580      	push	{r7, lr}
 800829a:	b084      	sub	sp, #16
 800829c:	af00      	add	r7, sp, #0
 800829e:	6078      	str	r0, [r7, #4]

	for( ;; )
	{
		/* Query the timers list to see if it contains any timers, and if so,
		obtain the time at which the next timer will expire. */
		xNextExpireTime = prvGetNextExpireTime( &xListWasEmpty );
 80082a0:	f107 0308 	add.w	r3, r7, #8
 80082a4:	4618      	mov	r0, r3
 80082a6:	f000 f859 	bl	800835c <prvGetNextExpireTime>
 80082aa:	60f8      	str	r0, [r7, #12]

		/* If a timer has expired, process it.  Otherwise, block this task
		until either a timer does expire, or a command is received. */
		prvProcessTimerOrBlockTask( xNextExpireTime, xListWasEmpty );
 80082ac:	68bb      	ldr	r3, [r7, #8]
 80082ae:	4619      	mov	r1, r3
 80082b0:	68f8      	ldr	r0, [r7, #12]
 80082b2:	f000 f805 	bl	80082c0 <prvProcessTimerOrBlockTask>

		/* Empty the command queue. */
		prvProcessReceivedCommands();
 80082b6:	f000 f8d7 	bl	8008468 <prvProcessReceivedCommands>
		xNextExpireTime = prvGetNextExpireTime( &xListWasEmpty );
 80082ba:	bf00      	nop
 80082bc:	e7f0      	b.n	80082a0 <prvTimerTask+0x8>
	...

080082c0 <prvProcessTimerOrBlockTask>:
	}
}
/*-----------------------------------------------------------*/

static void prvProcessTimerOrBlockTask( const TickType_t xNextExpireTime, BaseType_t xListWasEmpty )
{
 80082c0:	b580      	push	{r7, lr}
 80082c2:	b084      	sub	sp, #16
 80082c4:	af00      	add	r7, sp, #0
 80082c6:	6078      	str	r0, [r7, #4]
 80082c8:	6039      	str	r1, [r7, #0]
TickType_t xTimeNow;
BaseType_t xTimerListsWereSwitched;

	vTaskSuspendAll();
 80082ca:	f7ff fa29 	bl	8007720 <vTaskSuspendAll>
		/* Obtain the time now to make an assessment as to whether the timer
		has expired or not.  If obtaining the time causes the lists to switch
		then don't process this timer as any timers that remained in the list
		when the lists were switched will have been processed within the
		prvSampleTimeNow() function. */
		xTimeNow = prvSampleTimeNow( &xTimerListsWereSwitched );
 80082ce:	f107 0308 	add.w	r3, r7, #8
 80082d2:	4618      	mov	r0, r3
 80082d4:	f000 f866 	bl	80083a4 <prvSampleTimeNow>
 80082d8:	60f8      	str	r0, [r7, #12]
		if( xTimerListsWereSwitched == pdFALSE )
 80082da:	68bb      	ldr	r3, [r7, #8]
 80082dc:	2b00      	cmp	r3, #0
 80082de:	d130      	bne.n	8008342 <prvProcessTimerOrBlockTask+0x82>
		{
			/* The tick count has not overflowed, has the timer expired? */
			if( ( xListWasEmpty == pdFALSE ) && ( xNextExpireTime <= xTimeNow ) )
 80082e0:	683b      	ldr	r3, [r7, #0]
 80082e2:	2b00      	cmp	r3, #0
 80082e4:	d10a      	bne.n	80082fc <prvProcessTimerOrBlockTask+0x3c>
 80082e6:	687a      	ldr	r2, [r7, #4]
 80082e8:	68fb      	ldr	r3, [r7, #12]
 80082ea:	429a      	cmp	r2, r3
 80082ec:	d806      	bhi.n	80082fc <prvProcessTimerOrBlockTask+0x3c>
			{
				( void ) xTaskResumeAll();
 80082ee:	f7ff fa25 	bl	800773c <xTaskResumeAll>
				prvProcessExpiredTimer( xNextExpireTime, xTimeNow );
 80082f2:	68f9      	ldr	r1, [r7, #12]
 80082f4:	6878      	ldr	r0, [r7, #4]
 80082f6:	f7ff ff81 	bl	80081fc <prvProcessExpiredTimer>
		else
		{
			( void ) xTaskResumeAll();
		}
	}
}
 80082fa:	e024      	b.n	8008346 <prvProcessTimerOrBlockTask+0x86>
				if( xListWasEmpty != pdFALSE )
 80082fc:	683b      	ldr	r3, [r7, #0]
 80082fe:	2b00      	cmp	r3, #0
 8008300:	d008      	beq.n	8008314 <prvProcessTimerOrBlockTask+0x54>
					xListWasEmpty = listLIST_IS_EMPTY( pxOverflowTimerList );
 8008302:	4b13      	ldr	r3, [pc, #76]	@ (8008350 <prvProcessTimerOrBlockTask+0x90>)
 8008304:	681b      	ldr	r3, [r3, #0]
 8008306:	681b      	ldr	r3, [r3, #0]
 8008308:	2b00      	cmp	r3, #0
 800830a:	d101      	bne.n	8008310 <prvProcessTimerOrBlockTask+0x50>
 800830c:	2301      	movs	r3, #1
 800830e:	e000      	b.n	8008312 <prvProcessTimerOrBlockTask+0x52>
 8008310:	2300      	movs	r3, #0
 8008312:	603b      	str	r3, [r7, #0]
				vQueueWaitForMessageRestricted( xTimerQueue, ( xNextExpireTime - xTimeNow ), xListWasEmpty );
 8008314:	4b0f      	ldr	r3, [pc, #60]	@ (8008354 <prvProcessTimerOrBlockTask+0x94>)
 8008316:	6818      	ldr	r0, [r3, #0]
 8008318:	687a      	ldr	r2, [r7, #4]
 800831a:	68fb      	ldr	r3, [r7, #12]
 800831c:	1ad3      	subs	r3, r2, r3
 800831e:	683a      	ldr	r2, [r7, #0]
 8008320:	4619      	mov	r1, r3
 8008322:	f7fe fec7 	bl	80070b4 <vQueueWaitForMessageRestricted>
				if( xTaskResumeAll() == pdFALSE )
 8008326:	f7ff fa09 	bl	800773c <xTaskResumeAll>
 800832a:	4603      	mov	r3, r0
 800832c:	2b00      	cmp	r3, #0
 800832e:	d10a      	bne.n	8008346 <prvProcessTimerOrBlockTask+0x86>
					portYIELD_WITHIN_API();
 8008330:	4b09      	ldr	r3, [pc, #36]	@ (8008358 <prvProcessTimerOrBlockTask+0x98>)
 8008332:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8008336:	601a      	str	r2, [r3, #0]
 8008338:	f3bf 8f4f 	dsb	sy
 800833c:	f3bf 8f6f 	isb	sy
}
 8008340:	e001      	b.n	8008346 <prvProcessTimerOrBlockTask+0x86>
			( void ) xTaskResumeAll();
 8008342:	f7ff f9fb 	bl	800773c <xTaskResumeAll>
}
 8008346:	bf00      	nop
 8008348:	3710      	adds	r7, #16
 800834a:	46bd      	mov	sp, r7
 800834c:	bd80      	pop	{r7, pc}
 800834e:	bf00      	nop
 8008350:	20008f00 	.word	0x20008f00
 8008354:	20008f04 	.word	0x20008f04
 8008358:	e000ed04 	.word	0xe000ed04

0800835c <prvGetNextExpireTime>:
/*-----------------------------------------------------------*/

static TickType_t prvGetNextExpireTime( BaseType_t * const pxListWasEmpty )
{
 800835c:	b480      	push	{r7}
 800835e:	b085      	sub	sp, #20
 8008360:	af00      	add	r7, sp, #0
 8008362:	6078      	str	r0, [r7, #4]
	the timer with the nearest expiry time will expire.  If there are no
	active timers then just set the next expire time to 0.  That will cause
	this task to unblock when the tick count overflows, at which point the
	timer lists will be switched and the next expiry time can be
	re-assessed.  */
	*pxListWasEmpty = listLIST_IS_EMPTY( pxCurrentTimerList );
 8008364:	4b0e      	ldr	r3, [pc, #56]	@ (80083a0 <prvGetNextExpireTime+0x44>)
 8008366:	681b      	ldr	r3, [r3, #0]
 8008368:	681b      	ldr	r3, [r3, #0]
 800836a:	2b00      	cmp	r3, #0
 800836c:	d101      	bne.n	8008372 <prvGetNextExpireTime+0x16>
 800836e:	2201      	movs	r2, #1
 8008370:	e000      	b.n	8008374 <prvGetNextExpireTime+0x18>
 8008372:	2200      	movs	r2, #0
 8008374:	687b      	ldr	r3, [r7, #4]
 8008376:	601a      	str	r2, [r3, #0]
	if( *pxListWasEmpty == pdFALSE )
 8008378:	687b      	ldr	r3, [r7, #4]
 800837a:	681b      	ldr	r3, [r3, #0]
 800837c:	2b00      	cmp	r3, #0
 800837e:	d105      	bne.n	800838c <prvGetNextExpireTime+0x30>
	{
		xNextExpireTime = listGET_ITEM_VALUE_OF_HEAD_ENTRY( pxCurrentTimerList );
 8008380:	4b07      	ldr	r3, [pc, #28]	@ (80083a0 <prvGetNextExpireTime+0x44>)
 8008382:	681b      	ldr	r3, [r3, #0]
 8008384:	68db      	ldr	r3, [r3, #12]
 8008386:	681b      	ldr	r3, [r3, #0]
 8008388:	60fb      	str	r3, [r7, #12]
 800838a:	e001      	b.n	8008390 <prvGetNextExpireTime+0x34>
	}
	else
	{
		/* Ensure the task unblocks when the tick count rolls over. */
		xNextExpireTime = ( TickType_t ) 0U;
 800838c:	2300      	movs	r3, #0
 800838e:	60fb      	str	r3, [r7, #12]
	}

	return xNextExpireTime;
 8008390:	68fb      	ldr	r3, [r7, #12]
}
 8008392:	4618      	mov	r0, r3
 8008394:	3714      	adds	r7, #20
 8008396:	46bd      	mov	sp, r7
 8008398:	f85d 7b04 	ldr.w	r7, [sp], #4
 800839c:	4770      	bx	lr
 800839e:	bf00      	nop
 80083a0:	20008efc 	.word	0x20008efc

080083a4 <prvSampleTimeNow>:
/*-----------------------------------------------------------*/

static TickType_t prvSampleTimeNow( BaseType_t * const pxTimerListsWereSwitched )
{
 80083a4:	b580      	push	{r7, lr}
 80083a6:	b084      	sub	sp, #16
 80083a8:	af00      	add	r7, sp, #0
 80083aa:	6078      	str	r0, [r7, #4]
TickType_t xTimeNow;
PRIVILEGED_DATA static TickType_t xLastTime = ( TickType_t ) 0U; /*lint !e956 Variable is only accessible to one task. */

	xTimeNow = xTaskGetTickCount();
 80083ac:	f7ff fa64 	bl	8007878 <xTaskGetTickCount>
 80083b0:	60f8      	str	r0, [r7, #12]

	if( xTimeNow < xLastTime )
 80083b2:	4b0b      	ldr	r3, [pc, #44]	@ (80083e0 <prvSampleTimeNow+0x3c>)
 80083b4:	681b      	ldr	r3, [r3, #0]
 80083b6:	68fa      	ldr	r2, [r7, #12]
 80083b8:	429a      	cmp	r2, r3
 80083ba:	d205      	bcs.n	80083c8 <prvSampleTimeNow+0x24>
	{
		prvSwitchTimerLists();
 80083bc:	f000 f93a 	bl	8008634 <prvSwitchTimerLists>
		*pxTimerListsWereSwitched = pdTRUE;
 80083c0:	687b      	ldr	r3, [r7, #4]
 80083c2:	2201      	movs	r2, #1
 80083c4:	601a      	str	r2, [r3, #0]
 80083c6:	e002      	b.n	80083ce <prvSampleTimeNow+0x2a>
	}
	else
	{
		*pxTimerListsWereSwitched = pdFALSE;
 80083c8:	687b      	ldr	r3, [r7, #4]
 80083ca:	2200      	movs	r2, #0
 80083cc:	601a      	str	r2, [r3, #0]
	}

	xLastTime = xTimeNow;
 80083ce:	4a04      	ldr	r2, [pc, #16]	@ (80083e0 <prvSampleTimeNow+0x3c>)
 80083d0:	68fb      	ldr	r3, [r7, #12]
 80083d2:	6013      	str	r3, [r2, #0]

	return xTimeNow;
 80083d4:	68fb      	ldr	r3, [r7, #12]
}
 80083d6:	4618      	mov	r0, r3
 80083d8:	3710      	adds	r7, #16
 80083da:	46bd      	mov	sp, r7
 80083dc:	bd80      	pop	{r7, pc}
 80083de:	bf00      	nop
 80083e0:	20008f0c 	.word	0x20008f0c

080083e4 <prvInsertTimerInActiveList>:
/*-----------------------------------------------------------*/

static BaseType_t prvInsertTimerInActiveList( Timer_t * const pxTimer, const TickType_t xNextExpiryTime, const TickType_t xTimeNow, const TickType_t xCommandTime )
{
 80083e4:	b580      	push	{r7, lr}
 80083e6:	b086      	sub	sp, #24
 80083e8:	af00      	add	r7, sp, #0
 80083ea:	60f8      	str	r0, [r7, #12]
 80083ec:	60b9      	str	r1, [r7, #8]
 80083ee:	607a      	str	r2, [r7, #4]
 80083f0:	603b      	str	r3, [r7, #0]
BaseType_t xProcessTimerNow = pdFALSE;
 80083f2:	2300      	movs	r3, #0
 80083f4:	617b      	str	r3, [r7, #20]

	listSET_LIST_ITEM_VALUE( &( pxTimer->xTimerListItem ), xNextExpiryTime );
 80083f6:	68fb      	ldr	r3, [r7, #12]
 80083f8:	68ba      	ldr	r2, [r7, #8]
 80083fa:	605a      	str	r2, [r3, #4]
	listSET_LIST_ITEM_OWNER( &( pxTimer->xTimerListItem ), pxTimer );
 80083fc:	68fb      	ldr	r3, [r7, #12]
 80083fe:	68fa      	ldr	r2, [r7, #12]
 8008400:	611a      	str	r2, [r3, #16]

	if( xNextExpiryTime <= xTimeNow )
 8008402:	68ba      	ldr	r2, [r7, #8]
 8008404:	687b      	ldr	r3, [r7, #4]
 8008406:	429a      	cmp	r2, r3
 8008408:	d812      	bhi.n	8008430 <prvInsertTimerInActiveList+0x4c>
	{
		/* Has the expiry time elapsed between the command to start/reset a
		timer was issued, and the time the command was processed? */
		if( ( ( TickType_t ) ( xTimeNow - xCommandTime ) ) >= pxTimer->xTimerPeriodInTicks ) /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 800840a:	687a      	ldr	r2, [r7, #4]
 800840c:	683b      	ldr	r3, [r7, #0]
 800840e:	1ad2      	subs	r2, r2, r3
 8008410:	68fb      	ldr	r3, [r7, #12]
 8008412:	699b      	ldr	r3, [r3, #24]
 8008414:	429a      	cmp	r2, r3
 8008416:	d302      	bcc.n	800841e <prvInsertTimerInActiveList+0x3a>
		{
			/* The time between a command being issued and the command being
			processed actually exceeds the timers period.  */
			xProcessTimerNow = pdTRUE;
 8008418:	2301      	movs	r3, #1
 800841a:	617b      	str	r3, [r7, #20]
 800841c:	e01b      	b.n	8008456 <prvInsertTimerInActiveList+0x72>
		}
		else
		{
			vListInsert( pxOverflowTimerList, &( pxTimer->xTimerListItem ) );
 800841e:	4b10      	ldr	r3, [pc, #64]	@ (8008460 <prvInsertTimerInActiveList+0x7c>)
 8008420:	681a      	ldr	r2, [r3, #0]
 8008422:	68fb      	ldr	r3, [r7, #12]
 8008424:	3304      	adds	r3, #4
 8008426:	4619      	mov	r1, r3
 8008428:	4610      	mov	r0, r2
 800842a:	f7fe f91a 	bl	8006662 <vListInsert>
 800842e:	e012      	b.n	8008456 <prvInsertTimerInActiveList+0x72>
		}
	}
	else
	{
		if( ( xTimeNow < xCommandTime ) && ( xNextExpiryTime >= xCommandTime ) )
 8008430:	687a      	ldr	r2, [r7, #4]
 8008432:	683b      	ldr	r3, [r7, #0]
 8008434:	429a      	cmp	r2, r3
 8008436:	d206      	bcs.n	8008446 <prvInsertTimerInActiveList+0x62>
 8008438:	68ba      	ldr	r2, [r7, #8]
 800843a:	683b      	ldr	r3, [r7, #0]
 800843c:	429a      	cmp	r2, r3
 800843e:	d302      	bcc.n	8008446 <prvInsertTimerInActiveList+0x62>
		{
			/* If, since the command was issued, the tick count has overflowed
			but the expiry time has not, then the timer must have already passed
			its expiry time and should be processed immediately. */
			xProcessTimerNow = pdTRUE;
 8008440:	2301      	movs	r3, #1
 8008442:	617b      	str	r3, [r7, #20]
 8008444:	e007      	b.n	8008456 <prvInsertTimerInActiveList+0x72>
		}
		else
		{
			vListInsert( pxCurrentTimerList, &( pxTimer->xTimerListItem ) );
 8008446:	4b07      	ldr	r3, [pc, #28]	@ (8008464 <prvInsertTimerInActiveList+0x80>)
 8008448:	681a      	ldr	r2, [r3, #0]
 800844a:	68fb      	ldr	r3, [r7, #12]
 800844c:	3304      	adds	r3, #4
 800844e:	4619      	mov	r1, r3
 8008450:	4610      	mov	r0, r2
 8008452:	f7fe f906 	bl	8006662 <vListInsert>
		}
	}

	return xProcessTimerNow;
 8008456:	697b      	ldr	r3, [r7, #20]
}
 8008458:	4618      	mov	r0, r3
 800845a:	3718      	adds	r7, #24
 800845c:	46bd      	mov	sp, r7
 800845e:	bd80      	pop	{r7, pc}
 8008460:	20008f00 	.word	0x20008f00
 8008464:	20008efc 	.word	0x20008efc

08008468 <prvProcessReceivedCommands>:
/*-----------------------------------------------------------*/

static void	prvProcessReceivedCommands( void )
{
 8008468:	b580      	push	{r7, lr}
 800846a:	b08e      	sub	sp, #56	@ 0x38
 800846c:	af02      	add	r7, sp, #8
DaemonTaskMessage_t xMessage;
Timer_t *pxTimer;
BaseType_t xTimerListsWereSwitched, xResult;
TickType_t xTimeNow;

	while( xQueueReceive( xTimerQueue, &xMessage, tmrNO_DELAY ) != pdFAIL ) /*lint !e603 xMessage does not have to be initialised as it is passed out, not in, and it is not used unless xQueueReceive() returns pdTRUE. */
 800846e:	e0ce      	b.n	800860e <prvProcessReceivedCommands+0x1a6>
	{
		#if ( INCLUDE_xTimerPendFunctionCall == 1 )
		{
			/* Negative commands are pended function calls rather than timer
			commands. */
			if( xMessage.xMessageID < ( BaseType_t ) 0 )
 8008470:	687b      	ldr	r3, [r7, #4]
 8008472:	2b00      	cmp	r3, #0
 8008474:	da19      	bge.n	80084aa <prvProcessReceivedCommands+0x42>
			{
				const CallbackParameters_t * const pxCallback = &( xMessage.u.xCallbackParameters );
 8008476:	1d3b      	adds	r3, r7, #4
 8008478:	3304      	adds	r3, #4
 800847a:	62fb      	str	r3, [r7, #44]	@ 0x2c

				/* The timer uses the xCallbackParameters member to request a
				callback be executed.  Check the callback is not NULL. */
				configASSERT( pxCallback );
 800847c:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800847e:	2b00      	cmp	r3, #0
 8008480:	d10b      	bne.n	800849a <prvProcessReceivedCommands+0x32>
	__asm volatile
 8008482:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8008486:	f383 8811 	msr	BASEPRI, r3
 800848a:	f3bf 8f6f 	isb	sy
 800848e:	f3bf 8f4f 	dsb	sy
 8008492:	61fb      	str	r3, [r7, #28]
}
 8008494:	bf00      	nop
 8008496:	bf00      	nop
 8008498:	e7fd      	b.n	8008496 <prvProcessReceivedCommands+0x2e>

				/* Call the function. */
				pxCallback->pxCallbackFunction( pxCallback->pvParameter1, pxCallback->ulParameter2 );
 800849a:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800849c:	681b      	ldr	r3, [r3, #0]
 800849e:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 80084a0:	6850      	ldr	r0, [r2, #4]
 80084a2:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 80084a4:	6892      	ldr	r2, [r2, #8]
 80084a6:	4611      	mov	r1, r2
 80084a8:	4798      	blx	r3
		}
		#endif /* INCLUDE_xTimerPendFunctionCall */

		/* Commands that are positive are timer commands rather than pended
		function calls. */
		if( xMessage.xMessageID >= ( BaseType_t ) 0 )
 80084aa:	687b      	ldr	r3, [r7, #4]
 80084ac:	2b00      	cmp	r3, #0
 80084ae:	f2c0 80ae 	blt.w	800860e <prvProcessReceivedCommands+0x1a6>
		{
			/* The messages uses the xTimerParameters member to work on a
			software timer. */
			pxTimer = xMessage.u.xTimerParameters.pxTimer;
 80084b2:	68fb      	ldr	r3, [r7, #12]
 80084b4:	62bb      	str	r3, [r7, #40]	@ 0x28

			if( listIS_CONTAINED_WITHIN( NULL, &( pxTimer->xTimerListItem ) ) == pdFALSE ) /*lint !e961. The cast is only redundant when NULL is passed into the macro. */
 80084b6:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80084b8:	695b      	ldr	r3, [r3, #20]
 80084ba:	2b00      	cmp	r3, #0
 80084bc:	d004      	beq.n	80084c8 <prvProcessReceivedCommands+0x60>
			{
				/* The timer is in a list, remove it. */
				( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
 80084be:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80084c0:	3304      	adds	r3, #4
 80084c2:	4618      	mov	r0, r3
 80084c4:	f7fe f906 	bl	80066d4 <uxListRemove>
			it must be present in the function call.  prvSampleTimeNow() must be
			called after the message is received from xTimerQueue so there is no
			possibility of a higher priority task adding a message to the message
			queue with a time that is ahead of the timer daemon task (because it
			pre-empted the timer daemon task after the xTimeNow value was set). */
			xTimeNow = prvSampleTimeNow( &xTimerListsWereSwitched );
 80084c8:	463b      	mov	r3, r7
 80084ca:	4618      	mov	r0, r3
 80084cc:	f7ff ff6a 	bl	80083a4 <prvSampleTimeNow>
 80084d0:	6278      	str	r0, [r7, #36]	@ 0x24

			switch( xMessage.xMessageID )
 80084d2:	687b      	ldr	r3, [r7, #4]
 80084d4:	2b09      	cmp	r3, #9
 80084d6:	f200 8097 	bhi.w	8008608 <prvProcessReceivedCommands+0x1a0>
 80084da:	a201      	add	r2, pc, #4	@ (adr r2, 80084e0 <prvProcessReceivedCommands+0x78>)
 80084dc:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80084e0:	08008509 	.word	0x08008509
 80084e4:	08008509 	.word	0x08008509
 80084e8:	08008509 	.word	0x08008509
 80084ec:	0800857f 	.word	0x0800857f
 80084f0:	08008593 	.word	0x08008593
 80084f4:	080085df 	.word	0x080085df
 80084f8:	08008509 	.word	0x08008509
 80084fc:	08008509 	.word	0x08008509
 8008500:	0800857f 	.word	0x0800857f
 8008504:	08008593 	.word	0x08008593
				case tmrCOMMAND_START_FROM_ISR :
				case tmrCOMMAND_RESET :
				case tmrCOMMAND_RESET_FROM_ISR :
				case tmrCOMMAND_START_DONT_TRACE :
					/* Start or restart a timer. */
					pxTimer->ucStatus |= tmrSTATUS_IS_ACTIVE;
 8008508:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800850a:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 800850e:	f043 0301 	orr.w	r3, r3, #1
 8008512:	b2da      	uxtb	r2, r3
 8008514:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8008516:	f883 2028 	strb.w	r2, [r3, #40]	@ 0x28
					if( prvInsertTimerInActiveList( pxTimer,  xMessage.u.xTimerParameters.xMessageValue + pxTimer->xTimerPeriodInTicks, xTimeNow, xMessage.u.xTimerParameters.xMessageValue ) != pdFALSE )
 800851a:	68ba      	ldr	r2, [r7, #8]
 800851c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800851e:	699b      	ldr	r3, [r3, #24]
 8008520:	18d1      	adds	r1, r2, r3
 8008522:	68bb      	ldr	r3, [r7, #8]
 8008524:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8008526:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 8008528:	f7ff ff5c 	bl	80083e4 <prvInsertTimerInActiveList>
 800852c:	4603      	mov	r3, r0
 800852e:	2b00      	cmp	r3, #0
 8008530:	d06c      	beq.n	800860c <prvProcessReceivedCommands+0x1a4>
					{
						/* The timer expired before it was added to the active
						timer list.  Process it now. */
						pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
 8008532:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8008534:	6a1b      	ldr	r3, [r3, #32]
 8008536:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 8008538:	4798      	blx	r3
						traceTIMER_EXPIRED( pxTimer );

						if( ( pxTimer->ucStatus & tmrSTATUS_IS_AUTORELOAD ) != 0 )
 800853a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800853c:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 8008540:	f003 0304 	and.w	r3, r3, #4
 8008544:	2b00      	cmp	r3, #0
 8008546:	d061      	beq.n	800860c <prvProcessReceivedCommands+0x1a4>
						{
							xResult = xTimerGenericCommand( pxTimer, tmrCOMMAND_START_DONT_TRACE, xMessage.u.xTimerParameters.xMessageValue + pxTimer->xTimerPeriodInTicks, NULL, tmrNO_DELAY );
 8008548:	68ba      	ldr	r2, [r7, #8]
 800854a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800854c:	699b      	ldr	r3, [r3, #24]
 800854e:	441a      	add	r2, r3
 8008550:	2300      	movs	r3, #0
 8008552:	9300      	str	r3, [sp, #0]
 8008554:	2300      	movs	r3, #0
 8008556:	2100      	movs	r1, #0
 8008558:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 800855a:	f7ff fe01 	bl	8008160 <xTimerGenericCommand>
 800855e:	6238      	str	r0, [r7, #32]
							configASSERT( xResult );
 8008560:	6a3b      	ldr	r3, [r7, #32]
 8008562:	2b00      	cmp	r3, #0
 8008564:	d152      	bne.n	800860c <prvProcessReceivedCommands+0x1a4>
	__asm volatile
 8008566:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800856a:	f383 8811 	msr	BASEPRI, r3
 800856e:	f3bf 8f6f 	isb	sy
 8008572:	f3bf 8f4f 	dsb	sy
 8008576:	61bb      	str	r3, [r7, #24]
}
 8008578:	bf00      	nop
 800857a:	bf00      	nop
 800857c:	e7fd      	b.n	800857a <prvProcessReceivedCommands+0x112>
					break;

				case tmrCOMMAND_STOP :
				case tmrCOMMAND_STOP_FROM_ISR :
					/* The timer has already been removed from the active list. */
					pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
 800857e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8008580:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 8008584:	f023 0301 	bic.w	r3, r3, #1
 8008588:	b2da      	uxtb	r2, r3
 800858a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800858c:	f883 2028 	strb.w	r2, [r3, #40]	@ 0x28
					break;
 8008590:	e03d      	b.n	800860e <prvProcessReceivedCommands+0x1a6>

				case tmrCOMMAND_CHANGE_PERIOD :
				case tmrCOMMAND_CHANGE_PERIOD_FROM_ISR :
					pxTimer->ucStatus |= tmrSTATUS_IS_ACTIVE;
 8008592:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8008594:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 8008598:	f043 0301 	orr.w	r3, r3, #1
 800859c:	b2da      	uxtb	r2, r3
 800859e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80085a0:	f883 2028 	strb.w	r2, [r3, #40]	@ 0x28
					pxTimer->xTimerPeriodInTicks = xMessage.u.xTimerParameters.xMessageValue;
 80085a4:	68ba      	ldr	r2, [r7, #8]
 80085a6:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80085a8:	619a      	str	r2, [r3, #24]
					configASSERT( ( pxTimer->xTimerPeriodInTicks > 0 ) );
 80085aa:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80085ac:	699b      	ldr	r3, [r3, #24]
 80085ae:	2b00      	cmp	r3, #0
 80085b0:	d10b      	bne.n	80085ca <prvProcessReceivedCommands+0x162>
	__asm volatile
 80085b2:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80085b6:	f383 8811 	msr	BASEPRI, r3
 80085ba:	f3bf 8f6f 	isb	sy
 80085be:	f3bf 8f4f 	dsb	sy
 80085c2:	617b      	str	r3, [r7, #20]
}
 80085c4:	bf00      	nop
 80085c6:	bf00      	nop
 80085c8:	e7fd      	b.n	80085c6 <prvProcessReceivedCommands+0x15e>
					be longer or shorter than the old one.  The command time is
					therefore set to the current time, and as the period cannot
					be zero the next expiry time can only be in the future,
					meaning (unlike for the xTimerStart() case above) there is
					no fail case that needs to be handled here. */
					( void ) prvInsertTimerInActiveList( pxTimer, ( xTimeNow + pxTimer->xTimerPeriodInTicks ), xTimeNow, xTimeNow );
 80085ca:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80085cc:	699a      	ldr	r2, [r3, #24]
 80085ce:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80085d0:	18d1      	adds	r1, r2, r3
 80085d2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80085d4:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 80085d6:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 80085d8:	f7ff ff04 	bl	80083e4 <prvInsertTimerInActiveList>
					break;
 80085dc:	e017      	b.n	800860e <prvProcessReceivedCommands+0x1a6>
					#if ( configSUPPORT_DYNAMIC_ALLOCATION == 1 )
					{
						/* The timer has already been removed from the active list,
						just free up the memory if the memory was dynamically
						allocated. */
						if( ( pxTimer->ucStatus & tmrSTATUS_IS_STATICALLY_ALLOCATED ) == ( uint8_t ) 0 )
 80085de:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80085e0:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 80085e4:	f003 0302 	and.w	r3, r3, #2
 80085e8:	2b00      	cmp	r3, #0
 80085ea:	d103      	bne.n	80085f4 <prvProcessReceivedCommands+0x18c>
						{
							vPortFree( pxTimer );
 80085ec:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 80085ee:	f000 fbeb 	bl	8008dc8 <vPortFree>
						no need to free the memory - just mark the timer as
						"not active". */
						pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
					}
					#endif /* configSUPPORT_DYNAMIC_ALLOCATION */
					break;
 80085f2:	e00c      	b.n	800860e <prvProcessReceivedCommands+0x1a6>
							pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
 80085f4:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80085f6:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 80085fa:	f023 0301 	bic.w	r3, r3, #1
 80085fe:	b2da      	uxtb	r2, r3
 8008600:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8008602:	f883 2028 	strb.w	r2, [r3, #40]	@ 0x28
					break;
 8008606:	e002      	b.n	800860e <prvProcessReceivedCommands+0x1a6>

				default	:
					/* Don't expect to get here. */
					break;
 8008608:	bf00      	nop
 800860a:	e000      	b.n	800860e <prvProcessReceivedCommands+0x1a6>
					break;
 800860c:	bf00      	nop
	while( xQueueReceive( xTimerQueue, &xMessage, tmrNO_DELAY ) != pdFAIL ) /*lint !e603 xMessage does not have to be initialised as it is passed out, not in, and it is not used unless xQueueReceive() returns pdTRUE. */
 800860e:	4b08      	ldr	r3, [pc, #32]	@ (8008630 <prvProcessReceivedCommands+0x1c8>)
 8008610:	681b      	ldr	r3, [r3, #0]
 8008612:	1d39      	adds	r1, r7, #4
 8008614:	2200      	movs	r2, #0
 8008616:	4618      	mov	r0, r3
 8008618:	f7fe fb30 	bl	8006c7c <xQueueReceive>
 800861c:	4603      	mov	r3, r0
 800861e:	2b00      	cmp	r3, #0
 8008620:	f47f af26 	bne.w	8008470 <prvProcessReceivedCommands+0x8>
			}
		}
	}
}
 8008624:	bf00      	nop
 8008626:	bf00      	nop
 8008628:	3730      	adds	r7, #48	@ 0x30
 800862a:	46bd      	mov	sp, r7
 800862c:	bd80      	pop	{r7, pc}
 800862e:	bf00      	nop
 8008630:	20008f04 	.word	0x20008f04

08008634 <prvSwitchTimerLists>:
/*-----------------------------------------------------------*/

static void prvSwitchTimerLists( void )
{
 8008634:	b580      	push	{r7, lr}
 8008636:	b088      	sub	sp, #32
 8008638:	af02      	add	r7, sp, #8

	/* The tick count has overflowed.  The timer lists must be switched.
	If there are any timers still referenced from the current timer list
	then they must have expired and should be processed before the lists
	are switched. */
	while( listLIST_IS_EMPTY( pxCurrentTimerList ) == pdFALSE )
 800863a:	e049      	b.n	80086d0 <prvSwitchTimerLists+0x9c>
	{
		xNextExpireTime = listGET_ITEM_VALUE_OF_HEAD_ENTRY( pxCurrentTimerList );
 800863c:	4b2e      	ldr	r3, [pc, #184]	@ (80086f8 <prvSwitchTimerLists+0xc4>)
 800863e:	681b      	ldr	r3, [r3, #0]
 8008640:	68db      	ldr	r3, [r3, #12]
 8008642:	681b      	ldr	r3, [r3, #0]
 8008644:	613b      	str	r3, [r7, #16]

		/* Remove the timer from the list. */
		pxTimer = ( Timer_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxCurrentTimerList ); /*lint !e9087 !e9079 void * is used as this macro is used with tasks and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8008646:	4b2c      	ldr	r3, [pc, #176]	@ (80086f8 <prvSwitchTimerLists+0xc4>)
 8008648:	681b      	ldr	r3, [r3, #0]
 800864a:	68db      	ldr	r3, [r3, #12]
 800864c:	68db      	ldr	r3, [r3, #12]
 800864e:	60fb      	str	r3, [r7, #12]
		( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
 8008650:	68fb      	ldr	r3, [r7, #12]
 8008652:	3304      	adds	r3, #4
 8008654:	4618      	mov	r0, r3
 8008656:	f7fe f83d 	bl	80066d4 <uxListRemove>
		traceTIMER_EXPIRED( pxTimer );

		/* Execute its callback, then send a command to restart the timer if
		it is an auto-reload timer.  It cannot be restarted here as the lists
		have not yet been switched. */
		pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
 800865a:	68fb      	ldr	r3, [r7, #12]
 800865c:	6a1b      	ldr	r3, [r3, #32]
 800865e:	68f8      	ldr	r0, [r7, #12]
 8008660:	4798      	blx	r3

		if( ( pxTimer->ucStatus & tmrSTATUS_IS_AUTORELOAD ) != 0 )
 8008662:	68fb      	ldr	r3, [r7, #12]
 8008664:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 8008668:	f003 0304 	and.w	r3, r3, #4
 800866c:	2b00      	cmp	r3, #0
 800866e:	d02f      	beq.n	80086d0 <prvSwitchTimerLists+0x9c>
			the timer going into the same timer list then it has already expired
			and the timer should be re-inserted into the current list so it is
			processed again within this loop.  Otherwise a command should be sent
			to restart the timer to ensure it is only inserted into a list after
			the lists have been swapped. */
			xReloadTime = ( xNextExpireTime + pxTimer->xTimerPeriodInTicks );
 8008670:	68fb      	ldr	r3, [r7, #12]
 8008672:	699b      	ldr	r3, [r3, #24]
 8008674:	693a      	ldr	r2, [r7, #16]
 8008676:	4413      	add	r3, r2
 8008678:	60bb      	str	r3, [r7, #8]
			if( xReloadTime > xNextExpireTime )
 800867a:	68ba      	ldr	r2, [r7, #8]
 800867c:	693b      	ldr	r3, [r7, #16]
 800867e:	429a      	cmp	r2, r3
 8008680:	d90e      	bls.n	80086a0 <prvSwitchTimerLists+0x6c>
			{
				listSET_LIST_ITEM_VALUE( &( pxTimer->xTimerListItem ), xReloadTime );
 8008682:	68fb      	ldr	r3, [r7, #12]
 8008684:	68ba      	ldr	r2, [r7, #8]
 8008686:	605a      	str	r2, [r3, #4]
				listSET_LIST_ITEM_OWNER( &( pxTimer->xTimerListItem ), pxTimer );
 8008688:	68fb      	ldr	r3, [r7, #12]
 800868a:	68fa      	ldr	r2, [r7, #12]
 800868c:	611a      	str	r2, [r3, #16]
				vListInsert( pxCurrentTimerList, &( pxTimer->xTimerListItem ) );
 800868e:	4b1a      	ldr	r3, [pc, #104]	@ (80086f8 <prvSwitchTimerLists+0xc4>)
 8008690:	681a      	ldr	r2, [r3, #0]
 8008692:	68fb      	ldr	r3, [r7, #12]
 8008694:	3304      	adds	r3, #4
 8008696:	4619      	mov	r1, r3
 8008698:	4610      	mov	r0, r2
 800869a:	f7fd ffe2 	bl	8006662 <vListInsert>
 800869e:	e017      	b.n	80086d0 <prvSwitchTimerLists+0x9c>
			}
			else
			{
				xResult = xTimerGenericCommand( pxTimer, tmrCOMMAND_START_DONT_TRACE, xNextExpireTime, NULL, tmrNO_DELAY );
 80086a0:	2300      	movs	r3, #0
 80086a2:	9300      	str	r3, [sp, #0]
 80086a4:	2300      	movs	r3, #0
 80086a6:	693a      	ldr	r2, [r7, #16]
 80086a8:	2100      	movs	r1, #0
 80086aa:	68f8      	ldr	r0, [r7, #12]
 80086ac:	f7ff fd58 	bl	8008160 <xTimerGenericCommand>
 80086b0:	6078      	str	r0, [r7, #4]
				configASSERT( xResult );
 80086b2:	687b      	ldr	r3, [r7, #4]
 80086b4:	2b00      	cmp	r3, #0
 80086b6:	d10b      	bne.n	80086d0 <prvSwitchTimerLists+0x9c>
	__asm volatile
 80086b8:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80086bc:	f383 8811 	msr	BASEPRI, r3
 80086c0:	f3bf 8f6f 	isb	sy
 80086c4:	f3bf 8f4f 	dsb	sy
 80086c8:	603b      	str	r3, [r7, #0]
}
 80086ca:	bf00      	nop
 80086cc:	bf00      	nop
 80086ce:	e7fd      	b.n	80086cc <prvSwitchTimerLists+0x98>
	while( listLIST_IS_EMPTY( pxCurrentTimerList ) == pdFALSE )
 80086d0:	4b09      	ldr	r3, [pc, #36]	@ (80086f8 <prvSwitchTimerLists+0xc4>)
 80086d2:	681b      	ldr	r3, [r3, #0]
 80086d4:	681b      	ldr	r3, [r3, #0]
 80086d6:	2b00      	cmp	r3, #0
 80086d8:	d1b0      	bne.n	800863c <prvSwitchTimerLists+0x8>
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}

	pxTemp = pxCurrentTimerList;
 80086da:	4b07      	ldr	r3, [pc, #28]	@ (80086f8 <prvSwitchTimerLists+0xc4>)
 80086dc:	681b      	ldr	r3, [r3, #0]
 80086de:	617b      	str	r3, [r7, #20]
	pxCurrentTimerList = pxOverflowTimerList;
 80086e0:	4b06      	ldr	r3, [pc, #24]	@ (80086fc <prvSwitchTimerLists+0xc8>)
 80086e2:	681b      	ldr	r3, [r3, #0]
 80086e4:	4a04      	ldr	r2, [pc, #16]	@ (80086f8 <prvSwitchTimerLists+0xc4>)
 80086e6:	6013      	str	r3, [r2, #0]
	pxOverflowTimerList = pxTemp;
 80086e8:	4a04      	ldr	r2, [pc, #16]	@ (80086fc <prvSwitchTimerLists+0xc8>)
 80086ea:	697b      	ldr	r3, [r7, #20]
 80086ec:	6013      	str	r3, [r2, #0]
}
 80086ee:	bf00      	nop
 80086f0:	3718      	adds	r7, #24
 80086f2:	46bd      	mov	sp, r7
 80086f4:	bd80      	pop	{r7, pc}
 80086f6:	bf00      	nop
 80086f8:	20008efc 	.word	0x20008efc
 80086fc:	20008f00 	.word	0x20008f00

08008700 <prvCheckForValidListAndQueue>:
/*-----------------------------------------------------------*/

static void prvCheckForValidListAndQueue( void )
{
 8008700:	b580      	push	{r7, lr}
 8008702:	b082      	sub	sp, #8
 8008704:	af02      	add	r7, sp, #8
	/* Check that the list from which active timers are referenced, and the
	queue used to communicate with the timer service, have been
	initialised. */
	taskENTER_CRITICAL();
 8008706:	f000 f96f 	bl	80089e8 <vPortEnterCritical>
	{
		if( xTimerQueue == NULL )
 800870a:	4b15      	ldr	r3, [pc, #84]	@ (8008760 <prvCheckForValidListAndQueue+0x60>)
 800870c:	681b      	ldr	r3, [r3, #0]
 800870e:	2b00      	cmp	r3, #0
 8008710:	d120      	bne.n	8008754 <prvCheckForValidListAndQueue+0x54>
		{
			vListInitialise( &xActiveTimerList1 );
 8008712:	4814      	ldr	r0, [pc, #80]	@ (8008764 <prvCheckForValidListAndQueue+0x64>)
 8008714:	f7fd ff54 	bl	80065c0 <vListInitialise>
			vListInitialise( &xActiveTimerList2 );
 8008718:	4813      	ldr	r0, [pc, #76]	@ (8008768 <prvCheckForValidListAndQueue+0x68>)
 800871a:	f7fd ff51 	bl	80065c0 <vListInitialise>
			pxCurrentTimerList = &xActiveTimerList1;
 800871e:	4b13      	ldr	r3, [pc, #76]	@ (800876c <prvCheckForValidListAndQueue+0x6c>)
 8008720:	4a10      	ldr	r2, [pc, #64]	@ (8008764 <prvCheckForValidListAndQueue+0x64>)
 8008722:	601a      	str	r2, [r3, #0]
			pxOverflowTimerList = &xActiveTimerList2;
 8008724:	4b12      	ldr	r3, [pc, #72]	@ (8008770 <prvCheckForValidListAndQueue+0x70>)
 8008726:	4a10      	ldr	r2, [pc, #64]	@ (8008768 <prvCheckForValidListAndQueue+0x68>)
 8008728:	601a      	str	r2, [r3, #0]
				/* The timer queue is allocated statically in case
				configSUPPORT_DYNAMIC_ALLOCATION is 0. */
				static StaticQueue_t xStaticTimerQueue; /*lint !e956 Ok to declare in this manner to prevent additional conditional compilation guards in other locations. */
				static uint8_t ucStaticTimerQueueStorage[ ( size_t ) configTIMER_QUEUE_LENGTH * sizeof( DaemonTaskMessage_t ) ]; /*lint !e956 Ok to declare in this manner to prevent additional conditional compilation guards in other locations. */

				xTimerQueue = xQueueCreateStatic( ( UBaseType_t ) configTIMER_QUEUE_LENGTH, ( UBaseType_t ) sizeof( DaemonTaskMessage_t ), &( ucStaticTimerQueueStorage[ 0 ] ), &xStaticTimerQueue );
 800872a:	2300      	movs	r3, #0
 800872c:	9300      	str	r3, [sp, #0]
 800872e:	4b11      	ldr	r3, [pc, #68]	@ (8008774 <prvCheckForValidListAndQueue+0x74>)
 8008730:	4a11      	ldr	r2, [pc, #68]	@ (8008778 <prvCheckForValidListAndQueue+0x78>)
 8008732:	2110      	movs	r1, #16
 8008734:	200a      	movs	r0, #10
 8008736:	f7fe f861 	bl	80067fc <xQueueGenericCreateStatic>
 800873a:	4603      	mov	r3, r0
 800873c:	4a08      	ldr	r2, [pc, #32]	@ (8008760 <prvCheckForValidListAndQueue+0x60>)
 800873e:	6013      	str	r3, [r2, #0]
			}
			#endif

			#if ( configQUEUE_REGISTRY_SIZE > 0 )
			{
				if( xTimerQueue != NULL )
 8008740:	4b07      	ldr	r3, [pc, #28]	@ (8008760 <prvCheckForValidListAndQueue+0x60>)
 8008742:	681b      	ldr	r3, [r3, #0]
 8008744:	2b00      	cmp	r3, #0
 8008746:	d005      	beq.n	8008754 <prvCheckForValidListAndQueue+0x54>
				{
					vQueueAddToRegistry( xTimerQueue, "TmrQ" );
 8008748:	4b05      	ldr	r3, [pc, #20]	@ (8008760 <prvCheckForValidListAndQueue+0x60>)
 800874a:	681b      	ldr	r3, [r3, #0]
 800874c:	490b      	ldr	r1, [pc, #44]	@ (800877c <prvCheckForValidListAndQueue+0x7c>)
 800874e:	4618      	mov	r0, r3
 8008750:	f7fe fc86 	bl	8007060 <vQueueAddToRegistry>
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
	taskEXIT_CRITICAL();
 8008754:	f000 f97a 	bl	8008a4c <vPortExitCritical>
}
 8008758:	bf00      	nop
 800875a:	46bd      	mov	sp, r7
 800875c:	bd80      	pop	{r7, pc}
 800875e:	bf00      	nop
 8008760:	20008f04 	.word	0x20008f04
 8008764:	20008ed4 	.word	0x20008ed4
 8008768:	20008ee8 	.word	0x20008ee8
 800876c:	20008efc 	.word	0x20008efc
 8008770:	20008f00 	.word	0x20008f00
 8008774:	20008fb0 	.word	0x20008fb0
 8008778:	20008f10 	.word	0x20008f10
 800877c:	08009bb4 	.word	0x08009bb4

08008780 <pxPortInitialiseStack>:

/*
 * See header file for description.
 */
StackType_t *pxPortInitialiseStack( StackType_t *pxTopOfStack, TaskFunction_t pxCode, void *pvParameters )
{
 8008780:	b480      	push	{r7}
 8008782:	b085      	sub	sp, #20
 8008784:	af00      	add	r7, sp, #0
 8008786:	60f8      	str	r0, [r7, #12]
 8008788:	60b9      	str	r1, [r7, #8]
 800878a:	607a      	str	r2, [r7, #4]
	/* Simulate the stack frame as it would be created by a context switch
	interrupt. */

	/* Offset added to account for the way the MCU uses the stack on entry/exit
	of interrupts, and to ensure alignment. */
	pxTopOfStack--;
 800878c:	68fb      	ldr	r3, [r7, #12]
 800878e:	3b04      	subs	r3, #4
 8008790:	60fb      	str	r3, [r7, #12]

	*pxTopOfStack = portINITIAL_XPSR;	/* xPSR */
 8008792:	68fb      	ldr	r3, [r7, #12]
 8008794:	f04f 7280 	mov.w	r2, #16777216	@ 0x1000000
 8008798:	601a      	str	r2, [r3, #0]
	pxTopOfStack--;
 800879a:	68fb      	ldr	r3, [r7, #12]
 800879c:	3b04      	subs	r3, #4
 800879e:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( ( StackType_t ) pxCode ) & portSTART_ADDRESS_MASK;	/* PC */
 80087a0:	68bb      	ldr	r3, [r7, #8]
 80087a2:	f023 0201 	bic.w	r2, r3, #1
 80087a6:	68fb      	ldr	r3, [r7, #12]
 80087a8:	601a      	str	r2, [r3, #0]
	pxTopOfStack--;
 80087aa:	68fb      	ldr	r3, [r7, #12]
 80087ac:	3b04      	subs	r3, #4
 80087ae:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( StackType_t ) portTASK_RETURN_ADDRESS;	/* LR */
 80087b0:	4a0c      	ldr	r2, [pc, #48]	@ (80087e4 <pxPortInitialiseStack+0x64>)
 80087b2:	68fb      	ldr	r3, [r7, #12]
 80087b4:	601a      	str	r2, [r3, #0]

	/* Save code space by skipping register initialisation. */
	pxTopOfStack -= 5;	/* R12, R3, R2 and R1. */
 80087b6:	68fb      	ldr	r3, [r7, #12]
 80087b8:	3b14      	subs	r3, #20
 80087ba:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( StackType_t ) pvParameters;	/* R0 */
 80087bc:	687a      	ldr	r2, [r7, #4]
 80087be:	68fb      	ldr	r3, [r7, #12]
 80087c0:	601a      	str	r2, [r3, #0]

	/* A save method is being used that requires each task to maintain its
	own exec return value. */
	pxTopOfStack--;
 80087c2:	68fb      	ldr	r3, [r7, #12]
 80087c4:	3b04      	subs	r3, #4
 80087c6:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = portINITIAL_EXC_RETURN;
 80087c8:	68fb      	ldr	r3, [r7, #12]
 80087ca:	f06f 0202 	mvn.w	r2, #2
 80087ce:	601a      	str	r2, [r3, #0]

	pxTopOfStack -= 8;	/* R11, R10, R9, R8, R7, R6, R5 and R4. */
 80087d0:	68fb      	ldr	r3, [r7, #12]
 80087d2:	3b20      	subs	r3, #32
 80087d4:	60fb      	str	r3, [r7, #12]

	return pxTopOfStack;
 80087d6:	68fb      	ldr	r3, [r7, #12]
}
 80087d8:	4618      	mov	r0, r3
 80087da:	3714      	adds	r7, #20
 80087dc:	46bd      	mov	sp, r7
 80087de:	f85d 7b04 	ldr.w	r7, [sp], #4
 80087e2:	4770      	bx	lr
 80087e4:	080087e9 	.word	0x080087e9

080087e8 <prvTaskExitError>:
/*-----------------------------------------------------------*/

static void prvTaskExitError( void )
{
 80087e8:	b480      	push	{r7}
 80087ea:	b085      	sub	sp, #20
 80087ec:	af00      	add	r7, sp, #0
volatile uint32_t ulDummy = 0;
 80087ee:	2300      	movs	r3, #0
 80087f0:	607b      	str	r3, [r7, #4]
	its caller as there is nothing to return to.  If a task wants to exit it
	should instead call vTaskDelete( NULL ).

	Artificially force an assert() to be triggered if configASSERT() is
	defined, then stop here so application writers can catch the error. */
	configASSERT( uxCriticalNesting == ~0UL );
 80087f2:	4b13      	ldr	r3, [pc, #76]	@ (8008840 <prvTaskExitError+0x58>)
 80087f4:	681b      	ldr	r3, [r3, #0]
 80087f6:	f1b3 3fff 	cmp.w	r3, #4294967295
 80087fa:	d00b      	beq.n	8008814 <prvTaskExitError+0x2c>
	__asm volatile
 80087fc:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8008800:	f383 8811 	msr	BASEPRI, r3
 8008804:	f3bf 8f6f 	isb	sy
 8008808:	f3bf 8f4f 	dsb	sy
 800880c:	60fb      	str	r3, [r7, #12]
}
 800880e:	bf00      	nop
 8008810:	bf00      	nop
 8008812:	e7fd      	b.n	8008810 <prvTaskExitError+0x28>
	__asm volatile
 8008814:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8008818:	f383 8811 	msr	BASEPRI, r3
 800881c:	f3bf 8f6f 	isb	sy
 8008820:	f3bf 8f4f 	dsb	sy
 8008824:	60bb      	str	r3, [r7, #8]
}
 8008826:	bf00      	nop
	portDISABLE_INTERRUPTS();
	while( ulDummy == 0 )
 8008828:	bf00      	nop
 800882a:	687b      	ldr	r3, [r7, #4]
 800882c:	2b00      	cmp	r3, #0
 800882e:	d0fc      	beq.n	800882a <prvTaskExitError+0x42>
		about code appearing after this function is called - making ulDummy
		volatile makes the compiler think the function could return and
		therefore not output an 'unreachable code' warning for code that appears
		after it. */
	}
}
 8008830:	bf00      	nop
 8008832:	bf00      	nop
 8008834:	3714      	adds	r7, #20
 8008836:	46bd      	mov	sp, r7
 8008838:	f85d 7b04 	ldr.w	r7, [sp], #4
 800883c:	4770      	bx	lr
 800883e:	bf00      	nop
 8008840:	20000018 	.word	0x20000018
	...

08008850 <SVC_Handler>:
/*-----------------------------------------------------------*/

void vPortSVCHandler( void )
{
	__asm volatile (
 8008850:	4b07      	ldr	r3, [pc, #28]	@ (8008870 <pxCurrentTCBConst2>)
 8008852:	6819      	ldr	r1, [r3, #0]
 8008854:	6808      	ldr	r0, [r1, #0]
 8008856:	e8b0 4ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800885a:	f380 8809 	msr	PSP, r0
 800885e:	f3bf 8f6f 	isb	sy
 8008862:	f04f 0000 	mov.w	r0, #0
 8008866:	f380 8811 	msr	BASEPRI, r0
 800886a:	4770      	bx	lr
 800886c:	f3af 8000 	nop.w

08008870 <pxCurrentTCBConst2>:
 8008870:	200089d4 	.word	0x200089d4
					"	bx r14							\n"
					"									\n"
					"	.align 4						\n"
					"pxCurrentTCBConst2: .word pxCurrentTCB				\n"
				);
}
 8008874:	bf00      	nop
 8008876:	bf00      	nop

08008878 <prvPortStartFirstTask>:
{
	/* Start the first task.  This also clears the bit that indicates the FPU is
	in use in case the FPU was used before the scheduler was started - which
	would otherwise result in the unnecessary leaving of space in the SVC stack
	for lazy saving of FPU registers. */
	__asm volatile(
 8008878:	4808      	ldr	r0, [pc, #32]	@ (800889c <prvPortStartFirstTask+0x24>)
 800887a:	6800      	ldr	r0, [r0, #0]
 800887c:	6800      	ldr	r0, [r0, #0]
 800887e:	f380 8808 	msr	MSP, r0
 8008882:	f04f 0000 	mov.w	r0, #0
 8008886:	f380 8814 	msr	CONTROL, r0
 800888a:	b662      	cpsie	i
 800888c:	b661      	cpsie	f
 800888e:	f3bf 8f4f 	dsb	sy
 8008892:	f3bf 8f6f 	isb	sy
 8008896:	df00      	svc	0
 8008898:	bf00      	nop
					" dsb					\n"
					" isb					\n"
					" svc 0					\n" /* System call to start first task. */
					" nop					\n"
				);
}
 800889a:	bf00      	nop
 800889c:	e000ed08 	.word	0xe000ed08

080088a0 <xPortStartScheduler>:

/*
 * See header file for description.
 */
BaseType_t xPortStartScheduler( void )
{
 80088a0:	b580      	push	{r7, lr}
 80088a2:	b086      	sub	sp, #24
 80088a4:	af00      	add	r7, sp, #0
	configASSERT( configMAX_SYSCALL_INTERRUPT_PRIORITY );

	/* This port can be used on all revisions of the Cortex-M7 core other than
	the r0p1 parts.  r0p1 parts should use the port from the
	/source/portable/GCC/ARM_CM7/r0p1 directory. */
	configASSERT( portCPUID != portCORTEX_M7_r0p1_ID );
 80088a6:	4b47      	ldr	r3, [pc, #284]	@ (80089c4 <xPortStartScheduler+0x124>)
 80088a8:	681b      	ldr	r3, [r3, #0]
 80088aa:	4a47      	ldr	r2, [pc, #284]	@ (80089c8 <xPortStartScheduler+0x128>)
 80088ac:	4293      	cmp	r3, r2
 80088ae:	d10b      	bne.n	80088c8 <xPortStartScheduler+0x28>
	__asm volatile
 80088b0:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80088b4:	f383 8811 	msr	BASEPRI, r3
 80088b8:	f3bf 8f6f 	isb	sy
 80088bc:	f3bf 8f4f 	dsb	sy
 80088c0:	60fb      	str	r3, [r7, #12]
}
 80088c2:	bf00      	nop
 80088c4:	bf00      	nop
 80088c6:	e7fd      	b.n	80088c4 <xPortStartScheduler+0x24>
	configASSERT( portCPUID != portCORTEX_M7_r0p0_ID );
 80088c8:	4b3e      	ldr	r3, [pc, #248]	@ (80089c4 <xPortStartScheduler+0x124>)
 80088ca:	681b      	ldr	r3, [r3, #0]
 80088cc:	4a3f      	ldr	r2, [pc, #252]	@ (80089cc <xPortStartScheduler+0x12c>)
 80088ce:	4293      	cmp	r3, r2
 80088d0:	d10b      	bne.n	80088ea <xPortStartScheduler+0x4a>
	__asm volatile
 80088d2:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80088d6:	f383 8811 	msr	BASEPRI, r3
 80088da:	f3bf 8f6f 	isb	sy
 80088de:	f3bf 8f4f 	dsb	sy
 80088e2:	613b      	str	r3, [r7, #16]
}
 80088e4:	bf00      	nop
 80088e6:	bf00      	nop
 80088e8:	e7fd      	b.n	80088e6 <xPortStartScheduler+0x46>

	#if( configASSERT_DEFINED == 1 )
	{
		volatile uint32_t ulOriginalPriority;
		volatile uint8_t * const pucFirstUserPriorityRegister = ( volatile uint8_t * const ) ( portNVIC_IP_REGISTERS_OFFSET_16 + portFIRST_USER_INTERRUPT_NUMBER );
 80088ea:	4b39      	ldr	r3, [pc, #228]	@ (80089d0 <xPortStartScheduler+0x130>)
 80088ec:	617b      	str	r3, [r7, #20]
		functions can be called.  ISR safe functions are those that end in
		"FromISR".  FreeRTOS maintains separate thread and ISR API functions to
		ensure interrupt entry is as fast and simple as possible.

		Save the interrupt priority value that is about to be clobbered. */
		ulOriginalPriority = *pucFirstUserPriorityRegister;
 80088ee:	697b      	ldr	r3, [r7, #20]
 80088f0:	781b      	ldrb	r3, [r3, #0]
 80088f2:	b2db      	uxtb	r3, r3
 80088f4:	607b      	str	r3, [r7, #4]

		/* Determine the number of priority bits available.  First write to all
		possible bits. */
		*pucFirstUserPriorityRegister = portMAX_8_BIT_VALUE;
 80088f6:	697b      	ldr	r3, [r7, #20]
 80088f8:	22ff      	movs	r2, #255	@ 0xff
 80088fa:	701a      	strb	r2, [r3, #0]

		/* Read the value back to see how many bits stuck. */
		ucMaxPriorityValue = *pucFirstUserPriorityRegister;
 80088fc:	697b      	ldr	r3, [r7, #20]
 80088fe:	781b      	ldrb	r3, [r3, #0]
 8008900:	b2db      	uxtb	r3, r3
 8008902:	70fb      	strb	r3, [r7, #3]

		/* Use the same mask on the maximum system call priority. */
		ucMaxSysCallPriority = configMAX_SYSCALL_INTERRUPT_PRIORITY & ucMaxPriorityValue;
 8008904:	78fb      	ldrb	r3, [r7, #3]
 8008906:	b2db      	uxtb	r3, r3
 8008908:	f003 0350 	and.w	r3, r3, #80	@ 0x50
 800890c:	b2da      	uxtb	r2, r3
 800890e:	4b31      	ldr	r3, [pc, #196]	@ (80089d4 <xPortStartScheduler+0x134>)
 8008910:	701a      	strb	r2, [r3, #0]

		/* Calculate the maximum acceptable priority group value for the number
		of bits read back. */
		ulMaxPRIGROUPValue = portMAX_PRIGROUP_BITS;
 8008912:	4b31      	ldr	r3, [pc, #196]	@ (80089d8 <xPortStartScheduler+0x138>)
 8008914:	2207      	movs	r2, #7
 8008916:	601a      	str	r2, [r3, #0]
		while( ( ucMaxPriorityValue & portTOP_BIT_OF_BYTE ) == portTOP_BIT_OF_BYTE )
 8008918:	e009      	b.n	800892e <xPortStartScheduler+0x8e>
		{
			ulMaxPRIGROUPValue--;
 800891a:	4b2f      	ldr	r3, [pc, #188]	@ (80089d8 <xPortStartScheduler+0x138>)
 800891c:	681b      	ldr	r3, [r3, #0]
 800891e:	3b01      	subs	r3, #1
 8008920:	4a2d      	ldr	r2, [pc, #180]	@ (80089d8 <xPortStartScheduler+0x138>)
 8008922:	6013      	str	r3, [r2, #0]
			ucMaxPriorityValue <<= ( uint8_t ) 0x01;
 8008924:	78fb      	ldrb	r3, [r7, #3]
 8008926:	b2db      	uxtb	r3, r3
 8008928:	005b      	lsls	r3, r3, #1
 800892a:	b2db      	uxtb	r3, r3
 800892c:	70fb      	strb	r3, [r7, #3]
		while( ( ucMaxPriorityValue & portTOP_BIT_OF_BYTE ) == portTOP_BIT_OF_BYTE )
 800892e:	78fb      	ldrb	r3, [r7, #3]
 8008930:	b2db      	uxtb	r3, r3
 8008932:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8008936:	2b80      	cmp	r3, #128	@ 0x80
 8008938:	d0ef      	beq.n	800891a <xPortStartScheduler+0x7a>
		#ifdef configPRIO_BITS
		{
			/* Check the FreeRTOS configuration that defines the number of
			priority bits matches the number of priority bits actually queried
			from the hardware. */
			configASSERT( ( portMAX_PRIGROUP_BITS - ulMaxPRIGROUPValue ) == configPRIO_BITS );
 800893a:	4b27      	ldr	r3, [pc, #156]	@ (80089d8 <xPortStartScheduler+0x138>)
 800893c:	681b      	ldr	r3, [r3, #0]
 800893e:	f1c3 0307 	rsb	r3, r3, #7
 8008942:	2b04      	cmp	r3, #4
 8008944:	d00b      	beq.n	800895e <xPortStartScheduler+0xbe>
	__asm volatile
 8008946:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800894a:	f383 8811 	msr	BASEPRI, r3
 800894e:	f3bf 8f6f 	isb	sy
 8008952:	f3bf 8f4f 	dsb	sy
 8008956:	60bb      	str	r3, [r7, #8]
}
 8008958:	bf00      	nop
 800895a:	bf00      	nop
 800895c:	e7fd      	b.n	800895a <xPortStartScheduler+0xba>
		}
		#endif

		/* Shift the priority group value back to its position within the AIRCR
		register. */
		ulMaxPRIGROUPValue <<= portPRIGROUP_SHIFT;
 800895e:	4b1e      	ldr	r3, [pc, #120]	@ (80089d8 <xPortStartScheduler+0x138>)
 8008960:	681b      	ldr	r3, [r3, #0]
 8008962:	021b      	lsls	r3, r3, #8
 8008964:	4a1c      	ldr	r2, [pc, #112]	@ (80089d8 <xPortStartScheduler+0x138>)
 8008966:	6013      	str	r3, [r2, #0]
		ulMaxPRIGROUPValue &= portPRIORITY_GROUP_MASK;
 8008968:	4b1b      	ldr	r3, [pc, #108]	@ (80089d8 <xPortStartScheduler+0x138>)
 800896a:	681b      	ldr	r3, [r3, #0]
 800896c:	f403 63e0 	and.w	r3, r3, #1792	@ 0x700
 8008970:	4a19      	ldr	r2, [pc, #100]	@ (80089d8 <xPortStartScheduler+0x138>)
 8008972:	6013      	str	r3, [r2, #0]

		/* Restore the clobbered interrupt priority register to its original
		value. */
		*pucFirstUserPriorityRegister = ulOriginalPriority;
 8008974:	687b      	ldr	r3, [r7, #4]
 8008976:	b2da      	uxtb	r2, r3
 8008978:	697b      	ldr	r3, [r7, #20]
 800897a:	701a      	strb	r2, [r3, #0]
	}
	#endif /* conifgASSERT_DEFINED */

	/* Make PendSV and SysTick the lowest priority interrupts. */
	portNVIC_SYSPRI2_REG |= portNVIC_PENDSV_PRI;
 800897c:	4b17      	ldr	r3, [pc, #92]	@ (80089dc <xPortStartScheduler+0x13c>)
 800897e:	681b      	ldr	r3, [r3, #0]
 8008980:	4a16      	ldr	r2, [pc, #88]	@ (80089dc <xPortStartScheduler+0x13c>)
 8008982:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 8008986:	6013      	str	r3, [r2, #0]
	portNVIC_SYSPRI2_REG |= portNVIC_SYSTICK_PRI;
 8008988:	4b14      	ldr	r3, [pc, #80]	@ (80089dc <xPortStartScheduler+0x13c>)
 800898a:	681b      	ldr	r3, [r3, #0]
 800898c:	4a13      	ldr	r2, [pc, #76]	@ (80089dc <xPortStartScheduler+0x13c>)
 800898e:	f043 4370 	orr.w	r3, r3, #4026531840	@ 0xf0000000
 8008992:	6013      	str	r3, [r2, #0]

	/* Start the timer that generates the tick ISR.  Interrupts are disabled
	here already. */
	vPortSetupTimerInterrupt();
 8008994:	f000 f8da 	bl	8008b4c <vPortSetupTimerInterrupt>

	/* Initialise the critical nesting count ready for the first task. */
	uxCriticalNesting = 0;
 8008998:	4b11      	ldr	r3, [pc, #68]	@ (80089e0 <xPortStartScheduler+0x140>)
 800899a:	2200      	movs	r2, #0
 800899c:	601a      	str	r2, [r3, #0]

	/* Ensure the VFP is enabled - it should be anyway. */
	vPortEnableVFP();
 800899e:	f000 f8f9 	bl	8008b94 <vPortEnableVFP>

	/* Lazy save always. */
	*( portFPCCR ) |= portASPEN_AND_LSPEN_BITS;
 80089a2:	4b10      	ldr	r3, [pc, #64]	@ (80089e4 <xPortStartScheduler+0x144>)
 80089a4:	681b      	ldr	r3, [r3, #0]
 80089a6:	4a0f      	ldr	r2, [pc, #60]	@ (80089e4 <xPortStartScheduler+0x144>)
 80089a8:	f043 4340 	orr.w	r3, r3, #3221225472	@ 0xc0000000
 80089ac:	6013      	str	r3, [r2, #0]

	/* Start the first task. */
	prvPortStartFirstTask();
 80089ae:	f7ff ff63 	bl	8008878 <prvPortStartFirstTask>
	exit error function to prevent compiler warnings about a static function
	not being called in the case that the application writer overrides this
	functionality by defining configTASK_RETURN_ADDRESS.  Call
	vTaskSwitchContext() so link time optimisation does not remove the
	symbol. */
	vTaskSwitchContext();
 80089b2:	f7ff f82b 	bl	8007a0c <vTaskSwitchContext>
	prvTaskExitError();
 80089b6:	f7ff ff17 	bl	80087e8 <prvTaskExitError>

	/* Should not get here! */
	return 0;
 80089ba:	2300      	movs	r3, #0
}
 80089bc:	4618      	mov	r0, r3
 80089be:	3718      	adds	r7, #24
 80089c0:	46bd      	mov	sp, r7
 80089c2:	bd80      	pop	{r7, pc}
 80089c4:	e000ed00 	.word	0xe000ed00
 80089c8:	410fc271 	.word	0x410fc271
 80089cc:	410fc270 	.word	0x410fc270
 80089d0:	e000e400 	.word	0xe000e400
 80089d4:	20009000 	.word	0x20009000
 80089d8:	20009004 	.word	0x20009004
 80089dc:	e000ed20 	.word	0xe000ed20
 80089e0:	20000018 	.word	0x20000018
 80089e4:	e000ef34 	.word	0xe000ef34

080089e8 <vPortEnterCritical>:
	configASSERT( uxCriticalNesting == 1000UL );
}
/*-----------------------------------------------------------*/

void vPortEnterCritical( void )
{
 80089e8:	b480      	push	{r7}
 80089ea:	b083      	sub	sp, #12
 80089ec:	af00      	add	r7, sp, #0
	__asm volatile
 80089ee:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80089f2:	f383 8811 	msr	BASEPRI, r3
 80089f6:	f3bf 8f6f 	isb	sy
 80089fa:	f3bf 8f4f 	dsb	sy
 80089fe:	607b      	str	r3, [r7, #4]
}
 8008a00:	bf00      	nop
	portDISABLE_INTERRUPTS();
	uxCriticalNesting++;
 8008a02:	4b10      	ldr	r3, [pc, #64]	@ (8008a44 <vPortEnterCritical+0x5c>)
 8008a04:	681b      	ldr	r3, [r3, #0]
 8008a06:	3301      	adds	r3, #1
 8008a08:	4a0e      	ldr	r2, [pc, #56]	@ (8008a44 <vPortEnterCritical+0x5c>)
 8008a0a:	6013      	str	r3, [r2, #0]
	/* This is not the interrupt safe version of the enter critical function so
	assert() if it is being called from an interrupt context.  Only API
	functions that end in "FromISR" can be used in an interrupt.  Only assert if
	the critical nesting count is 1 to protect against recursive calls if the
	assert function also uses a critical section. */
	if( uxCriticalNesting == 1 )
 8008a0c:	4b0d      	ldr	r3, [pc, #52]	@ (8008a44 <vPortEnterCritical+0x5c>)
 8008a0e:	681b      	ldr	r3, [r3, #0]
 8008a10:	2b01      	cmp	r3, #1
 8008a12:	d110      	bne.n	8008a36 <vPortEnterCritical+0x4e>
	{
		configASSERT( ( portNVIC_INT_CTRL_REG & portVECTACTIVE_MASK ) == 0 );
 8008a14:	4b0c      	ldr	r3, [pc, #48]	@ (8008a48 <vPortEnterCritical+0x60>)
 8008a16:	681b      	ldr	r3, [r3, #0]
 8008a18:	b2db      	uxtb	r3, r3
 8008a1a:	2b00      	cmp	r3, #0
 8008a1c:	d00b      	beq.n	8008a36 <vPortEnterCritical+0x4e>
	__asm volatile
 8008a1e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8008a22:	f383 8811 	msr	BASEPRI, r3
 8008a26:	f3bf 8f6f 	isb	sy
 8008a2a:	f3bf 8f4f 	dsb	sy
 8008a2e:	603b      	str	r3, [r7, #0]
}
 8008a30:	bf00      	nop
 8008a32:	bf00      	nop
 8008a34:	e7fd      	b.n	8008a32 <vPortEnterCritical+0x4a>
	}
}
 8008a36:	bf00      	nop
 8008a38:	370c      	adds	r7, #12
 8008a3a:	46bd      	mov	sp, r7
 8008a3c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008a40:	4770      	bx	lr
 8008a42:	bf00      	nop
 8008a44:	20000018 	.word	0x20000018
 8008a48:	e000ed04 	.word	0xe000ed04

08008a4c <vPortExitCritical>:
/*-----------------------------------------------------------*/

void vPortExitCritical( void )
{
 8008a4c:	b480      	push	{r7}
 8008a4e:	b083      	sub	sp, #12
 8008a50:	af00      	add	r7, sp, #0
	configASSERT( uxCriticalNesting );
 8008a52:	4b12      	ldr	r3, [pc, #72]	@ (8008a9c <vPortExitCritical+0x50>)
 8008a54:	681b      	ldr	r3, [r3, #0]
 8008a56:	2b00      	cmp	r3, #0
 8008a58:	d10b      	bne.n	8008a72 <vPortExitCritical+0x26>
	__asm volatile
 8008a5a:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8008a5e:	f383 8811 	msr	BASEPRI, r3
 8008a62:	f3bf 8f6f 	isb	sy
 8008a66:	f3bf 8f4f 	dsb	sy
 8008a6a:	607b      	str	r3, [r7, #4]
}
 8008a6c:	bf00      	nop
 8008a6e:	bf00      	nop
 8008a70:	e7fd      	b.n	8008a6e <vPortExitCritical+0x22>
	uxCriticalNesting--;
 8008a72:	4b0a      	ldr	r3, [pc, #40]	@ (8008a9c <vPortExitCritical+0x50>)
 8008a74:	681b      	ldr	r3, [r3, #0]
 8008a76:	3b01      	subs	r3, #1
 8008a78:	4a08      	ldr	r2, [pc, #32]	@ (8008a9c <vPortExitCritical+0x50>)
 8008a7a:	6013      	str	r3, [r2, #0]
	if( uxCriticalNesting == 0 )
 8008a7c:	4b07      	ldr	r3, [pc, #28]	@ (8008a9c <vPortExitCritical+0x50>)
 8008a7e:	681b      	ldr	r3, [r3, #0]
 8008a80:	2b00      	cmp	r3, #0
 8008a82:	d105      	bne.n	8008a90 <vPortExitCritical+0x44>
 8008a84:	2300      	movs	r3, #0
 8008a86:	603b      	str	r3, [r7, #0]
	__asm volatile
 8008a88:	683b      	ldr	r3, [r7, #0]
 8008a8a:	f383 8811 	msr	BASEPRI, r3
}
 8008a8e:	bf00      	nop
	{
		portENABLE_INTERRUPTS();
	}
}
 8008a90:	bf00      	nop
 8008a92:	370c      	adds	r7, #12
 8008a94:	46bd      	mov	sp, r7
 8008a96:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008a9a:	4770      	bx	lr
 8008a9c:	20000018 	.word	0x20000018

08008aa0 <PendSV_Handler>:

void xPortPendSVHandler( void )
{
	/* This is a naked function. */

	__asm volatile
 8008aa0:	f3ef 8009 	mrs	r0, PSP
 8008aa4:	f3bf 8f6f 	isb	sy
 8008aa8:	4b15      	ldr	r3, [pc, #84]	@ (8008b00 <pxCurrentTCBConst>)
 8008aaa:	681a      	ldr	r2, [r3, #0]
 8008aac:	f01e 0f10 	tst.w	lr, #16
 8008ab0:	bf08      	it	eq
 8008ab2:	ed20 8a10 	vstmdbeq	r0!, {s16-s31}
 8008ab6:	e920 4ff0 	stmdb	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8008aba:	6010      	str	r0, [r2, #0]
 8008abc:	e92d 0009 	stmdb	sp!, {r0, r3}
 8008ac0:	f04f 0050 	mov.w	r0, #80	@ 0x50
 8008ac4:	f380 8811 	msr	BASEPRI, r0
 8008ac8:	f3bf 8f4f 	dsb	sy
 8008acc:	f3bf 8f6f 	isb	sy
 8008ad0:	f7fe ff9c 	bl	8007a0c <vTaskSwitchContext>
 8008ad4:	f04f 0000 	mov.w	r0, #0
 8008ad8:	f380 8811 	msr	BASEPRI, r0
 8008adc:	bc09      	pop	{r0, r3}
 8008ade:	6819      	ldr	r1, [r3, #0]
 8008ae0:	6808      	ldr	r0, [r1, #0]
 8008ae2:	e8b0 4ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8008ae6:	f01e 0f10 	tst.w	lr, #16
 8008aea:	bf08      	it	eq
 8008aec:	ecb0 8a10 	vldmiaeq	r0!, {s16-s31}
 8008af0:	f380 8809 	msr	PSP, r0
 8008af4:	f3bf 8f6f 	isb	sy
 8008af8:	4770      	bx	lr
 8008afa:	bf00      	nop
 8008afc:	f3af 8000 	nop.w

08008b00 <pxCurrentTCBConst>:
 8008b00:	200089d4 	.word	0x200089d4
	"										\n"
	"	.align 4							\n"
	"pxCurrentTCBConst: .word pxCurrentTCB	\n"
	::"i"(configMAX_SYSCALL_INTERRUPT_PRIORITY)
	);
}
 8008b04:	bf00      	nop
 8008b06:	bf00      	nop

08008b08 <xPortSysTickHandler>:
/*-----------------------------------------------------------*/

void xPortSysTickHandler( void )
{
 8008b08:	b580      	push	{r7, lr}
 8008b0a:	b082      	sub	sp, #8
 8008b0c:	af00      	add	r7, sp, #0
	__asm volatile
 8008b0e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8008b12:	f383 8811 	msr	BASEPRI, r3
 8008b16:	f3bf 8f6f 	isb	sy
 8008b1a:	f3bf 8f4f 	dsb	sy
 8008b1e:	607b      	str	r3, [r7, #4]
}
 8008b20:	bf00      	nop
	save and then restore the interrupt mask value as its value is already
	known. */
	portDISABLE_INTERRUPTS();
	{
		/* Increment the RTOS tick. */
		if( xTaskIncrementTick() != pdFALSE )
 8008b22:	f7fe feb9 	bl	8007898 <xTaskIncrementTick>
 8008b26:	4603      	mov	r3, r0
 8008b28:	2b00      	cmp	r3, #0
 8008b2a:	d003      	beq.n	8008b34 <xPortSysTickHandler+0x2c>
		{
			/* A context switch is required.  Context switching is performed in
			the PendSV interrupt.  Pend the PendSV interrupt. */
			portNVIC_INT_CTRL_REG = portNVIC_PENDSVSET_BIT;
 8008b2c:	4b06      	ldr	r3, [pc, #24]	@ (8008b48 <xPortSysTickHandler+0x40>)
 8008b2e:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8008b32:	601a      	str	r2, [r3, #0]
 8008b34:	2300      	movs	r3, #0
 8008b36:	603b      	str	r3, [r7, #0]
	__asm volatile
 8008b38:	683b      	ldr	r3, [r7, #0]
 8008b3a:	f383 8811 	msr	BASEPRI, r3
}
 8008b3e:	bf00      	nop
		}
	}
	portENABLE_INTERRUPTS();
}
 8008b40:	bf00      	nop
 8008b42:	3708      	adds	r7, #8
 8008b44:	46bd      	mov	sp, r7
 8008b46:	bd80      	pop	{r7, pc}
 8008b48:	e000ed04 	.word	0xe000ed04

08008b4c <vPortSetupTimerInterrupt>:
/*
 * Setup the systick timer to generate the tick interrupts at the required
 * frequency.
 */
__attribute__(( weak )) void vPortSetupTimerInterrupt( void )
{
 8008b4c:	b480      	push	{r7}
 8008b4e:	af00      	add	r7, sp, #0
		ulStoppedTimerCompensation = portMISSED_COUNTS_FACTOR / ( configCPU_CLOCK_HZ / configSYSTICK_CLOCK_HZ );
	}
	#endif /* configUSE_TICKLESS_IDLE */

	/* Stop and clear the SysTick. */
	portNVIC_SYSTICK_CTRL_REG = 0UL;
 8008b50:	4b0b      	ldr	r3, [pc, #44]	@ (8008b80 <vPortSetupTimerInterrupt+0x34>)
 8008b52:	2200      	movs	r2, #0
 8008b54:	601a      	str	r2, [r3, #0]
	portNVIC_SYSTICK_CURRENT_VALUE_REG = 0UL;
 8008b56:	4b0b      	ldr	r3, [pc, #44]	@ (8008b84 <vPortSetupTimerInterrupt+0x38>)
 8008b58:	2200      	movs	r2, #0
 8008b5a:	601a      	str	r2, [r3, #0]

	/* Configure SysTick to interrupt at the requested rate. */
	portNVIC_SYSTICK_LOAD_REG = ( configSYSTICK_CLOCK_HZ / configTICK_RATE_HZ ) - 1UL;
 8008b5c:	4b0a      	ldr	r3, [pc, #40]	@ (8008b88 <vPortSetupTimerInterrupt+0x3c>)
 8008b5e:	681b      	ldr	r3, [r3, #0]
 8008b60:	4a0a      	ldr	r2, [pc, #40]	@ (8008b8c <vPortSetupTimerInterrupt+0x40>)
 8008b62:	fba2 2303 	umull	r2, r3, r2, r3
 8008b66:	099b      	lsrs	r3, r3, #6
 8008b68:	4a09      	ldr	r2, [pc, #36]	@ (8008b90 <vPortSetupTimerInterrupt+0x44>)
 8008b6a:	3b01      	subs	r3, #1
 8008b6c:	6013      	str	r3, [r2, #0]
	portNVIC_SYSTICK_CTRL_REG = ( portNVIC_SYSTICK_CLK_BIT | portNVIC_SYSTICK_INT_BIT | portNVIC_SYSTICK_ENABLE_BIT );
 8008b6e:	4b04      	ldr	r3, [pc, #16]	@ (8008b80 <vPortSetupTimerInterrupt+0x34>)
 8008b70:	2207      	movs	r2, #7
 8008b72:	601a      	str	r2, [r3, #0]
}
 8008b74:	bf00      	nop
 8008b76:	46bd      	mov	sp, r7
 8008b78:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008b7c:	4770      	bx	lr
 8008b7e:	bf00      	nop
 8008b80:	e000e010 	.word	0xe000e010
 8008b84:	e000e018 	.word	0xe000e018
 8008b88:	2000000c 	.word	0x2000000c
 8008b8c:	10624dd3 	.word	0x10624dd3
 8008b90:	e000e014 	.word	0xe000e014

08008b94 <vPortEnableVFP>:
/*-----------------------------------------------------------*/

/* This is a naked function. */
static void vPortEnableVFP( void )
{
	__asm volatile
 8008b94:	f8df 000c 	ldr.w	r0, [pc, #12]	@ 8008ba4 <vPortEnableVFP+0x10>
 8008b98:	6801      	ldr	r1, [r0, #0]
 8008b9a:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 8008b9e:	6001      	str	r1, [r0, #0]
 8008ba0:	4770      	bx	lr
		"								\n"
		"	orr r1, r1, #( 0xf << 20 )	\n" /* Enable CP10 and CP11 coprocessors, then save back. */
		"	str r1, [r0]				\n"
		"	bx r14						"
	);
}
 8008ba2:	bf00      	nop
 8008ba4:	e000ed88 	.word	0xe000ed88

08008ba8 <vPortValidateInterruptPriority>:
/*-----------------------------------------------------------*/

#if( configASSERT_DEFINED == 1 )

	void vPortValidateInterruptPriority( void )
	{
 8008ba8:	b480      	push	{r7}
 8008baa:	b085      	sub	sp, #20
 8008bac:	af00      	add	r7, sp, #0
	uint32_t ulCurrentInterrupt;
	uint8_t ucCurrentPriority;

		/* Obtain the number of the currently executing interrupt. */
		__asm volatile( "mrs %0, ipsr" : "=r"( ulCurrentInterrupt ) :: "memory" );
 8008bae:	f3ef 8305 	mrs	r3, IPSR
 8008bb2:	60fb      	str	r3, [r7, #12]

		/* Is the interrupt number a user defined interrupt? */
		if( ulCurrentInterrupt >= portFIRST_USER_INTERRUPT_NUMBER )
 8008bb4:	68fb      	ldr	r3, [r7, #12]
 8008bb6:	2b0f      	cmp	r3, #15
 8008bb8:	d915      	bls.n	8008be6 <vPortValidateInterruptPriority+0x3e>
		{
			/* Look up the interrupt's priority. */
			ucCurrentPriority = pcInterruptPriorityRegisters[ ulCurrentInterrupt ];
 8008bba:	4a18      	ldr	r2, [pc, #96]	@ (8008c1c <vPortValidateInterruptPriority+0x74>)
 8008bbc:	68fb      	ldr	r3, [r7, #12]
 8008bbe:	4413      	add	r3, r2
 8008bc0:	781b      	ldrb	r3, [r3, #0]
 8008bc2:	72fb      	strb	r3, [r7, #11]
			interrupt entry is as fast and simple as possible.

			The following links provide detailed information:
			http://www.freertos.org/RTOS-Cortex-M3-M4.html
			http://www.freertos.org/FAQHelp.html */
			configASSERT( ucCurrentPriority >= ucMaxSysCallPriority );
 8008bc4:	4b16      	ldr	r3, [pc, #88]	@ (8008c20 <vPortValidateInterruptPriority+0x78>)
 8008bc6:	781b      	ldrb	r3, [r3, #0]
 8008bc8:	7afa      	ldrb	r2, [r7, #11]
 8008bca:	429a      	cmp	r2, r3
 8008bcc:	d20b      	bcs.n	8008be6 <vPortValidateInterruptPriority+0x3e>
	__asm volatile
 8008bce:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8008bd2:	f383 8811 	msr	BASEPRI, r3
 8008bd6:	f3bf 8f6f 	isb	sy
 8008bda:	f3bf 8f4f 	dsb	sy
 8008bde:	607b      	str	r3, [r7, #4]
}
 8008be0:	bf00      	nop
 8008be2:	bf00      	nop
 8008be4:	e7fd      	b.n	8008be2 <vPortValidateInterruptPriority+0x3a>
		configuration then the correct setting can be achieved on all Cortex-M
		devices by calling NVIC_SetPriorityGrouping( 0 ); before starting the
		scheduler.  Note however that some vendor specific peripheral libraries
		assume a non-zero priority group setting, in which cases using a value
		of zero will result in unpredictable behaviour. */
		configASSERT( ( portAIRCR_REG & portPRIORITY_GROUP_MASK ) <= ulMaxPRIGROUPValue );
 8008be6:	4b0f      	ldr	r3, [pc, #60]	@ (8008c24 <vPortValidateInterruptPriority+0x7c>)
 8008be8:	681b      	ldr	r3, [r3, #0]
 8008bea:	f403 62e0 	and.w	r2, r3, #1792	@ 0x700
 8008bee:	4b0e      	ldr	r3, [pc, #56]	@ (8008c28 <vPortValidateInterruptPriority+0x80>)
 8008bf0:	681b      	ldr	r3, [r3, #0]
 8008bf2:	429a      	cmp	r2, r3
 8008bf4:	d90b      	bls.n	8008c0e <vPortValidateInterruptPriority+0x66>
	__asm volatile
 8008bf6:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8008bfa:	f383 8811 	msr	BASEPRI, r3
 8008bfe:	f3bf 8f6f 	isb	sy
 8008c02:	f3bf 8f4f 	dsb	sy
 8008c06:	603b      	str	r3, [r7, #0]
}
 8008c08:	bf00      	nop
 8008c0a:	bf00      	nop
 8008c0c:	e7fd      	b.n	8008c0a <vPortValidateInterruptPriority+0x62>
	}
 8008c0e:	bf00      	nop
 8008c10:	3714      	adds	r7, #20
 8008c12:	46bd      	mov	sp, r7
 8008c14:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008c18:	4770      	bx	lr
 8008c1a:	bf00      	nop
 8008c1c:	e000e3f0 	.word	0xe000e3f0
 8008c20:	20009000 	.word	0x20009000
 8008c24:	e000ed0c 	.word	0xe000ed0c
 8008c28:	20009004 	.word	0x20009004

08008c2c <pvPortMalloc>:
static size_t xBlockAllocatedBit = 0;

/*-----------------------------------------------------------*/

void *pvPortMalloc( size_t xWantedSize )
{
 8008c2c:	b580      	push	{r7, lr}
 8008c2e:	b08a      	sub	sp, #40	@ 0x28
 8008c30:	af00      	add	r7, sp, #0
 8008c32:	6078      	str	r0, [r7, #4]
BlockLink_t *pxBlock, *pxPreviousBlock, *pxNewBlockLink;
void *pvReturn = NULL;
 8008c34:	2300      	movs	r3, #0
 8008c36:	61fb      	str	r3, [r7, #28]

	vTaskSuspendAll();
 8008c38:	f7fe fd72 	bl	8007720 <vTaskSuspendAll>
	{
		/* If this is the first call to malloc then the heap will require
		initialisation to setup the list of free blocks. */
		if( pxEnd == NULL )
 8008c3c:	4b5c      	ldr	r3, [pc, #368]	@ (8008db0 <pvPortMalloc+0x184>)
 8008c3e:	681b      	ldr	r3, [r3, #0]
 8008c40:	2b00      	cmp	r3, #0
 8008c42:	d101      	bne.n	8008c48 <pvPortMalloc+0x1c>
		{
			prvHeapInit();
 8008c44:	f000 f924 	bl	8008e90 <prvHeapInit>

		/* Check the requested block size is not so large that the top bit is
		set.  The top bit of the block size member of the BlockLink_t structure
		is used to determine who owns the block - the application or the
		kernel, so it must be free. */
		if( ( xWantedSize & xBlockAllocatedBit ) == 0 )
 8008c48:	4b5a      	ldr	r3, [pc, #360]	@ (8008db4 <pvPortMalloc+0x188>)
 8008c4a:	681a      	ldr	r2, [r3, #0]
 8008c4c:	687b      	ldr	r3, [r7, #4]
 8008c4e:	4013      	ands	r3, r2
 8008c50:	2b00      	cmp	r3, #0
 8008c52:	f040 8095 	bne.w	8008d80 <pvPortMalloc+0x154>
		{
			/* The wanted size is increased so it can contain a BlockLink_t
			structure in addition to the requested amount of bytes. */
			if( xWantedSize > 0 )
 8008c56:	687b      	ldr	r3, [r7, #4]
 8008c58:	2b00      	cmp	r3, #0
 8008c5a:	d01e      	beq.n	8008c9a <pvPortMalloc+0x6e>
			{
				xWantedSize += xHeapStructSize;
 8008c5c:	2208      	movs	r2, #8
 8008c5e:	687b      	ldr	r3, [r7, #4]
 8008c60:	4413      	add	r3, r2
 8008c62:	607b      	str	r3, [r7, #4]

				/* Ensure that blocks are always aligned to the required number
				of bytes. */
				if( ( xWantedSize & portBYTE_ALIGNMENT_MASK ) != 0x00 )
 8008c64:	687b      	ldr	r3, [r7, #4]
 8008c66:	f003 0307 	and.w	r3, r3, #7
 8008c6a:	2b00      	cmp	r3, #0
 8008c6c:	d015      	beq.n	8008c9a <pvPortMalloc+0x6e>
				{
					/* Byte alignment required. */
					xWantedSize += ( portBYTE_ALIGNMENT - ( xWantedSize & portBYTE_ALIGNMENT_MASK ) );
 8008c6e:	687b      	ldr	r3, [r7, #4]
 8008c70:	f023 0307 	bic.w	r3, r3, #7
 8008c74:	3308      	adds	r3, #8
 8008c76:	607b      	str	r3, [r7, #4]
					configASSERT( ( xWantedSize & portBYTE_ALIGNMENT_MASK ) == 0 );
 8008c78:	687b      	ldr	r3, [r7, #4]
 8008c7a:	f003 0307 	and.w	r3, r3, #7
 8008c7e:	2b00      	cmp	r3, #0
 8008c80:	d00b      	beq.n	8008c9a <pvPortMalloc+0x6e>
	__asm volatile
 8008c82:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8008c86:	f383 8811 	msr	BASEPRI, r3
 8008c8a:	f3bf 8f6f 	isb	sy
 8008c8e:	f3bf 8f4f 	dsb	sy
 8008c92:	617b      	str	r3, [r7, #20]
}
 8008c94:	bf00      	nop
 8008c96:	bf00      	nop
 8008c98:	e7fd      	b.n	8008c96 <pvPortMalloc+0x6a>
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}

			if( ( xWantedSize > 0 ) && ( xWantedSize <= xFreeBytesRemaining ) )
 8008c9a:	687b      	ldr	r3, [r7, #4]
 8008c9c:	2b00      	cmp	r3, #0
 8008c9e:	d06f      	beq.n	8008d80 <pvPortMalloc+0x154>
 8008ca0:	4b45      	ldr	r3, [pc, #276]	@ (8008db8 <pvPortMalloc+0x18c>)
 8008ca2:	681b      	ldr	r3, [r3, #0]
 8008ca4:	687a      	ldr	r2, [r7, #4]
 8008ca6:	429a      	cmp	r2, r3
 8008ca8:	d86a      	bhi.n	8008d80 <pvPortMalloc+0x154>
			{
				/* Traverse the list from the start	(lowest address) block until
				one	of adequate size is found. */
				pxPreviousBlock = &xStart;
 8008caa:	4b44      	ldr	r3, [pc, #272]	@ (8008dbc <pvPortMalloc+0x190>)
 8008cac:	623b      	str	r3, [r7, #32]
				pxBlock = xStart.pxNextFreeBlock;
 8008cae:	4b43      	ldr	r3, [pc, #268]	@ (8008dbc <pvPortMalloc+0x190>)
 8008cb0:	681b      	ldr	r3, [r3, #0]
 8008cb2:	627b      	str	r3, [r7, #36]	@ 0x24
				while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != NULL ) )
 8008cb4:	e004      	b.n	8008cc0 <pvPortMalloc+0x94>
				{
					pxPreviousBlock = pxBlock;
 8008cb6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8008cb8:	623b      	str	r3, [r7, #32]
					pxBlock = pxBlock->pxNextFreeBlock;
 8008cba:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8008cbc:	681b      	ldr	r3, [r3, #0]
 8008cbe:	627b      	str	r3, [r7, #36]	@ 0x24
				while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != NULL ) )
 8008cc0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8008cc2:	685b      	ldr	r3, [r3, #4]
 8008cc4:	687a      	ldr	r2, [r7, #4]
 8008cc6:	429a      	cmp	r2, r3
 8008cc8:	d903      	bls.n	8008cd2 <pvPortMalloc+0xa6>
 8008cca:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8008ccc:	681b      	ldr	r3, [r3, #0]
 8008cce:	2b00      	cmp	r3, #0
 8008cd0:	d1f1      	bne.n	8008cb6 <pvPortMalloc+0x8a>
				}

				/* If the end marker was reached then a block of adequate size
				was	not found. */
				if( pxBlock != pxEnd )
 8008cd2:	4b37      	ldr	r3, [pc, #220]	@ (8008db0 <pvPortMalloc+0x184>)
 8008cd4:	681b      	ldr	r3, [r3, #0]
 8008cd6:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8008cd8:	429a      	cmp	r2, r3
 8008cda:	d051      	beq.n	8008d80 <pvPortMalloc+0x154>
				{
					/* Return the memory space pointed to - jumping over the
					BlockLink_t structure at its start. */
					pvReturn = ( void * ) ( ( ( uint8_t * ) pxPreviousBlock->pxNextFreeBlock ) + xHeapStructSize );
 8008cdc:	6a3b      	ldr	r3, [r7, #32]
 8008cde:	681b      	ldr	r3, [r3, #0]
 8008ce0:	2208      	movs	r2, #8
 8008ce2:	4413      	add	r3, r2
 8008ce4:	61fb      	str	r3, [r7, #28]

					/* This block is being returned for use so must be taken out
					of the list of free blocks. */
					pxPreviousBlock->pxNextFreeBlock = pxBlock->pxNextFreeBlock;
 8008ce6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8008ce8:	681a      	ldr	r2, [r3, #0]
 8008cea:	6a3b      	ldr	r3, [r7, #32]
 8008cec:	601a      	str	r2, [r3, #0]

					/* If the block is larger than required it can be split into
					two. */
					if( ( pxBlock->xBlockSize - xWantedSize ) > heapMINIMUM_BLOCK_SIZE )
 8008cee:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8008cf0:	685a      	ldr	r2, [r3, #4]
 8008cf2:	687b      	ldr	r3, [r7, #4]
 8008cf4:	1ad2      	subs	r2, r2, r3
 8008cf6:	2308      	movs	r3, #8
 8008cf8:	005b      	lsls	r3, r3, #1
 8008cfa:	429a      	cmp	r2, r3
 8008cfc:	d920      	bls.n	8008d40 <pvPortMalloc+0x114>
					{
						/* This block is to be split into two.  Create a new
						block following the number of bytes requested. The void
						cast is used to prevent byte alignment warnings from the
						compiler. */
						pxNewBlockLink = ( void * ) ( ( ( uint8_t * ) pxBlock ) + xWantedSize );
 8008cfe:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8008d00:	687b      	ldr	r3, [r7, #4]
 8008d02:	4413      	add	r3, r2
 8008d04:	61bb      	str	r3, [r7, #24]
						configASSERT( ( ( ( size_t ) pxNewBlockLink ) & portBYTE_ALIGNMENT_MASK ) == 0 );
 8008d06:	69bb      	ldr	r3, [r7, #24]
 8008d08:	f003 0307 	and.w	r3, r3, #7
 8008d0c:	2b00      	cmp	r3, #0
 8008d0e:	d00b      	beq.n	8008d28 <pvPortMalloc+0xfc>
	__asm volatile
 8008d10:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8008d14:	f383 8811 	msr	BASEPRI, r3
 8008d18:	f3bf 8f6f 	isb	sy
 8008d1c:	f3bf 8f4f 	dsb	sy
 8008d20:	613b      	str	r3, [r7, #16]
}
 8008d22:	bf00      	nop
 8008d24:	bf00      	nop
 8008d26:	e7fd      	b.n	8008d24 <pvPortMalloc+0xf8>

						/* Calculate the sizes of two blocks split from the
						single block. */
						pxNewBlockLink->xBlockSize = pxBlock->xBlockSize - xWantedSize;
 8008d28:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8008d2a:	685a      	ldr	r2, [r3, #4]
 8008d2c:	687b      	ldr	r3, [r7, #4]
 8008d2e:	1ad2      	subs	r2, r2, r3
 8008d30:	69bb      	ldr	r3, [r7, #24]
 8008d32:	605a      	str	r2, [r3, #4]
						pxBlock->xBlockSize = xWantedSize;
 8008d34:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8008d36:	687a      	ldr	r2, [r7, #4]
 8008d38:	605a      	str	r2, [r3, #4]

						/* Insert the new block into the list of free blocks. */
						prvInsertBlockIntoFreeList( pxNewBlockLink );
 8008d3a:	69b8      	ldr	r0, [r7, #24]
 8008d3c:	f000 f90a 	bl	8008f54 <prvInsertBlockIntoFreeList>
					else
					{
						mtCOVERAGE_TEST_MARKER();
					}

					xFreeBytesRemaining -= pxBlock->xBlockSize;
 8008d40:	4b1d      	ldr	r3, [pc, #116]	@ (8008db8 <pvPortMalloc+0x18c>)
 8008d42:	681a      	ldr	r2, [r3, #0]
 8008d44:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8008d46:	685b      	ldr	r3, [r3, #4]
 8008d48:	1ad3      	subs	r3, r2, r3
 8008d4a:	4a1b      	ldr	r2, [pc, #108]	@ (8008db8 <pvPortMalloc+0x18c>)
 8008d4c:	6013      	str	r3, [r2, #0]

					if( xFreeBytesRemaining < xMinimumEverFreeBytesRemaining )
 8008d4e:	4b1a      	ldr	r3, [pc, #104]	@ (8008db8 <pvPortMalloc+0x18c>)
 8008d50:	681a      	ldr	r2, [r3, #0]
 8008d52:	4b1b      	ldr	r3, [pc, #108]	@ (8008dc0 <pvPortMalloc+0x194>)
 8008d54:	681b      	ldr	r3, [r3, #0]
 8008d56:	429a      	cmp	r2, r3
 8008d58:	d203      	bcs.n	8008d62 <pvPortMalloc+0x136>
					{
						xMinimumEverFreeBytesRemaining = xFreeBytesRemaining;
 8008d5a:	4b17      	ldr	r3, [pc, #92]	@ (8008db8 <pvPortMalloc+0x18c>)
 8008d5c:	681b      	ldr	r3, [r3, #0]
 8008d5e:	4a18      	ldr	r2, [pc, #96]	@ (8008dc0 <pvPortMalloc+0x194>)
 8008d60:	6013      	str	r3, [r2, #0]
						mtCOVERAGE_TEST_MARKER();
					}

					/* The block is being returned - it is allocated and owned
					by the application and has no "next" block. */
					pxBlock->xBlockSize |= xBlockAllocatedBit;
 8008d62:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8008d64:	685a      	ldr	r2, [r3, #4]
 8008d66:	4b13      	ldr	r3, [pc, #76]	@ (8008db4 <pvPortMalloc+0x188>)
 8008d68:	681b      	ldr	r3, [r3, #0]
 8008d6a:	431a      	orrs	r2, r3
 8008d6c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8008d6e:	605a      	str	r2, [r3, #4]
					pxBlock->pxNextFreeBlock = NULL;
 8008d70:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8008d72:	2200      	movs	r2, #0
 8008d74:	601a      	str	r2, [r3, #0]
					xNumberOfSuccessfulAllocations++;
 8008d76:	4b13      	ldr	r3, [pc, #76]	@ (8008dc4 <pvPortMalloc+0x198>)
 8008d78:	681b      	ldr	r3, [r3, #0]
 8008d7a:	3301      	adds	r3, #1
 8008d7c:	4a11      	ldr	r2, [pc, #68]	@ (8008dc4 <pvPortMalloc+0x198>)
 8008d7e:	6013      	str	r3, [r2, #0]
			mtCOVERAGE_TEST_MARKER();
		}

		traceMALLOC( pvReturn, xWantedSize );
	}
	( void ) xTaskResumeAll();
 8008d80:	f7fe fcdc 	bl	800773c <xTaskResumeAll>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	#endif

	configASSERT( ( ( ( size_t ) pvReturn ) & ( size_t ) portBYTE_ALIGNMENT_MASK ) == 0 );
 8008d84:	69fb      	ldr	r3, [r7, #28]
 8008d86:	f003 0307 	and.w	r3, r3, #7
 8008d8a:	2b00      	cmp	r3, #0
 8008d8c:	d00b      	beq.n	8008da6 <pvPortMalloc+0x17a>
	__asm volatile
 8008d8e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8008d92:	f383 8811 	msr	BASEPRI, r3
 8008d96:	f3bf 8f6f 	isb	sy
 8008d9a:	f3bf 8f4f 	dsb	sy
 8008d9e:	60fb      	str	r3, [r7, #12]
}
 8008da0:	bf00      	nop
 8008da2:	bf00      	nop
 8008da4:	e7fd      	b.n	8008da2 <pvPortMalloc+0x176>
	return pvReturn;
 8008da6:	69fb      	ldr	r3, [r7, #28]
}
 8008da8:	4618      	mov	r0, r3
 8008daa:	3728      	adds	r7, #40	@ 0x28
 8008dac:	46bd      	mov	sp, r7
 8008dae:	bd80      	pop	{r7, pc}
 8008db0:	2000cc10 	.word	0x2000cc10
 8008db4:	2000cc24 	.word	0x2000cc24
 8008db8:	2000cc14 	.word	0x2000cc14
 8008dbc:	2000cc08 	.word	0x2000cc08
 8008dc0:	2000cc18 	.word	0x2000cc18
 8008dc4:	2000cc1c 	.word	0x2000cc1c

08008dc8 <vPortFree>:
/*-----------------------------------------------------------*/

void vPortFree( void *pv )
{
 8008dc8:	b580      	push	{r7, lr}
 8008dca:	b086      	sub	sp, #24
 8008dcc:	af00      	add	r7, sp, #0
 8008dce:	6078      	str	r0, [r7, #4]
uint8_t *puc = ( uint8_t * ) pv;
 8008dd0:	687b      	ldr	r3, [r7, #4]
 8008dd2:	617b      	str	r3, [r7, #20]
BlockLink_t *pxLink;

	if( pv != NULL )
 8008dd4:	687b      	ldr	r3, [r7, #4]
 8008dd6:	2b00      	cmp	r3, #0
 8008dd8:	d04f      	beq.n	8008e7a <vPortFree+0xb2>
	{
		/* The memory being freed will have an BlockLink_t structure immediately
		before it. */
		puc -= xHeapStructSize;
 8008dda:	2308      	movs	r3, #8
 8008ddc:	425b      	negs	r3, r3
 8008dde:	697a      	ldr	r2, [r7, #20]
 8008de0:	4413      	add	r3, r2
 8008de2:	617b      	str	r3, [r7, #20]

		/* This casting is to keep the compiler from issuing warnings. */
		pxLink = ( void * ) puc;
 8008de4:	697b      	ldr	r3, [r7, #20]
 8008de6:	613b      	str	r3, [r7, #16]

		/* Check the block is actually allocated. */
		configASSERT( ( pxLink->xBlockSize & xBlockAllocatedBit ) != 0 );
 8008de8:	693b      	ldr	r3, [r7, #16]
 8008dea:	685a      	ldr	r2, [r3, #4]
 8008dec:	4b25      	ldr	r3, [pc, #148]	@ (8008e84 <vPortFree+0xbc>)
 8008dee:	681b      	ldr	r3, [r3, #0]
 8008df0:	4013      	ands	r3, r2
 8008df2:	2b00      	cmp	r3, #0
 8008df4:	d10b      	bne.n	8008e0e <vPortFree+0x46>
	__asm volatile
 8008df6:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8008dfa:	f383 8811 	msr	BASEPRI, r3
 8008dfe:	f3bf 8f6f 	isb	sy
 8008e02:	f3bf 8f4f 	dsb	sy
 8008e06:	60fb      	str	r3, [r7, #12]
}
 8008e08:	bf00      	nop
 8008e0a:	bf00      	nop
 8008e0c:	e7fd      	b.n	8008e0a <vPortFree+0x42>
		configASSERT( pxLink->pxNextFreeBlock == NULL );
 8008e0e:	693b      	ldr	r3, [r7, #16]
 8008e10:	681b      	ldr	r3, [r3, #0]
 8008e12:	2b00      	cmp	r3, #0
 8008e14:	d00b      	beq.n	8008e2e <vPortFree+0x66>
	__asm volatile
 8008e16:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8008e1a:	f383 8811 	msr	BASEPRI, r3
 8008e1e:	f3bf 8f6f 	isb	sy
 8008e22:	f3bf 8f4f 	dsb	sy
 8008e26:	60bb      	str	r3, [r7, #8]
}
 8008e28:	bf00      	nop
 8008e2a:	bf00      	nop
 8008e2c:	e7fd      	b.n	8008e2a <vPortFree+0x62>

		if( ( pxLink->xBlockSize & xBlockAllocatedBit ) != 0 )
 8008e2e:	693b      	ldr	r3, [r7, #16]
 8008e30:	685a      	ldr	r2, [r3, #4]
 8008e32:	4b14      	ldr	r3, [pc, #80]	@ (8008e84 <vPortFree+0xbc>)
 8008e34:	681b      	ldr	r3, [r3, #0]
 8008e36:	4013      	ands	r3, r2
 8008e38:	2b00      	cmp	r3, #0
 8008e3a:	d01e      	beq.n	8008e7a <vPortFree+0xb2>
		{
			if( pxLink->pxNextFreeBlock == NULL )
 8008e3c:	693b      	ldr	r3, [r7, #16]
 8008e3e:	681b      	ldr	r3, [r3, #0]
 8008e40:	2b00      	cmp	r3, #0
 8008e42:	d11a      	bne.n	8008e7a <vPortFree+0xb2>
			{
				/* The block is being returned to the heap - it is no longer
				allocated. */
				pxLink->xBlockSize &= ~xBlockAllocatedBit;
 8008e44:	693b      	ldr	r3, [r7, #16]
 8008e46:	685a      	ldr	r2, [r3, #4]
 8008e48:	4b0e      	ldr	r3, [pc, #56]	@ (8008e84 <vPortFree+0xbc>)
 8008e4a:	681b      	ldr	r3, [r3, #0]
 8008e4c:	43db      	mvns	r3, r3
 8008e4e:	401a      	ands	r2, r3
 8008e50:	693b      	ldr	r3, [r7, #16]
 8008e52:	605a      	str	r2, [r3, #4]

				vTaskSuspendAll();
 8008e54:	f7fe fc64 	bl	8007720 <vTaskSuspendAll>
				{
					/* Add this block to the list of free blocks. */
					xFreeBytesRemaining += pxLink->xBlockSize;
 8008e58:	693b      	ldr	r3, [r7, #16]
 8008e5a:	685a      	ldr	r2, [r3, #4]
 8008e5c:	4b0a      	ldr	r3, [pc, #40]	@ (8008e88 <vPortFree+0xc0>)
 8008e5e:	681b      	ldr	r3, [r3, #0]
 8008e60:	4413      	add	r3, r2
 8008e62:	4a09      	ldr	r2, [pc, #36]	@ (8008e88 <vPortFree+0xc0>)
 8008e64:	6013      	str	r3, [r2, #0]
					traceFREE( pv, pxLink->xBlockSize );
					prvInsertBlockIntoFreeList( ( ( BlockLink_t * ) pxLink ) );
 8008e66:	6938      	ldr	r0, [r7, #16]
 8008e68:	f000 f874 	bl	8008f54 <prvInsertBlockIntoFreeList>
					xNumberOfSuccessfulFrees++;
 8008e6c:	4b07      	ldr	r3, [pc, #28]	@ (8008e8c <vPortFree+0xc4>)
 8008e6e:	681b      	ldr	r3, [r3, #0]
 8008e70:	3301      	adds	r3, #1
 8008e72:	4a06      	ldr	r2, [pc, #24]	@ (8008e8c <vPortFree+0xc4>)
 8008e74:	6013      	str	r3, [r2, #0]
				}
				( void ) xTaskResumeAll();
 8008e76:	f7fe fc61 	bl	800773c <xTaskResumeAll>
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
}
 8008e7a:	bf00      	nop
 8008e7c:	3718      	adds	r7, #24
 8008e7e:	46bd      	mov	sp, r7
 8008e80:	bd80      	pop	{r7, pc}
 8008e82:	bf00      	nop
 8008e84:	2000cc24 	.word	0x2000cc24
 8008e88:	2000cc14 	.word	0x2000cc14
 8008e8c:	2000cc20 	.word	0x2000cc20

08008e90 <prvHeapInit>:
	/* This just exists to keep the linker quiet. */
}
/*-----------------------------------------------------------*/

static void prvHeapInit( void )
{
 8008e90:	b480      	push	{r7}
 8008e92:	b085      	sub	sp, #20
 8008e94:	af00      	add	r7, sp, #0
BlockLink_t *pxFirstFreeBlock;
uint8_t *pucAlignedHeap;
size_t uxAddress;
size_t xTotalHeapSize = configTOTAL_HEAP_SIZE;
 8008e96:	f44f 5370 	mov.w	r3, #15360	@ 0x3c00
 8008e9a:	60bb      	str	r3, [r7, #8]

	/* Ensure the heap starts on a correctly aligned boundary. */
	uxAddress = ( size_t ) ucHeap;
 8008e9c:	4b27      	ldr	r3, [pc, #156]	@ (8008f3c <prvHeapInit+0xac>)
 8008e9e:	60fb      	str	r3, [r7, #12]

	if( ( uxAddress & portBYTE_ALIGNMENT_MASK ) != 0 )
 8008ea0:	68fb      	ldr	r3, [r7, #12]
 8008ea2:	f003 0307 	and.w	r3, r3, #7
 8008ea6:	2b00      	cmp	r3, #0
 8008ea8:	d00c      	beq.n	8008ec4 <prvHeapInit+0x34>
	{
		uxAddress += ( portBYTE_ALIGNMENT - 1 );
 8008eaa:	68fb      	ldr	r3, [r7, #12]
 8008eac:	3307      	adds	r3, #7
 8008eae:	60fb      	str	r3, [r7, #12]
		uxAddress &= ~( ( size_t ) portBYTE_ALIGNMENT_MASK );
 8008eb0:	68fb      	ldr	r3, [r7, #12]
 8008eb2:	f023 0307 	bic.w	r3, r3, #7
 8008eb6:	60fb      	str	r3, [r7, #12]
		xTotalHeapSize -= uxAddress - ( size_t ) ucHeap;
 8008eb8:	68ba      	ldr	r2, [r7, #8]
 8008eba:	68fb      	ldr	r3, [r7, #12]
 8008ebc:	1ad3      	subs	r3, r2, r3
 8008ebe:	4a1f      	ldr	r2, [pc, #124]	@ (8008f3c <prvHeapInit+0xac>)
 8008ec0:	4413      	add	r3, r2
 8008ec2:	60bb      	str	r3, [r7, #8]
	}

	pucAlignedHeap = ( uint8_t * ) uxAddress;
 8008ec4:	68fb      	ldr	r3, [r7, #12]
 8008ec6:	607b      	str	r3, [r7, #4]

	/* xStart is used to hold a pointer to the first item in the list of free
	blocks.  The void cast is used to prevent compiler warnings. */
	xStart.pxNextFreeBlock = ( void * ) pucAlignedHeap;
 8008ec8:	4a1d      	ldr	r2, [pc, #116]	@ (8008f40 <prvHeapInit+0xb0>)
 8008eca:	687b      	ldr	r3, [r7, #4]
 8008ecc:	6013      	str	r3, [r2, #0]
	xStart.xBlockSize = ( size_t ) 0;
 8008ece:	4b1c      	ldr	r3, [pc, #112]	@ (8008f40 <prvHeapInit+0xb0>)
 8008ed0:	2200      	movs	r2, #0
 8008ed2:	605a      	str	r2, [r3, #4]

	/* pxEnd is used to mark the end of the list of free blocks and is inserted
	at the end of the heap space. */
	uxAddress = ( ( size_t ) pucAlignedHeap ) + xTotalHeapSize;
 8008ed4:	687b      	ldr	r3, [r7, #4]
 8008ed6:	68ba      	ldr	r2, [r7, #8]
 8008ed8:	4413      	add	r3, r2
 8008eda:	60fb      	str	r3, [r7, #12]
	uxAddress -= xHeapStructSize;
 8008edc:	2208      	movs	r2, #8
 8008ede:	68fb      	ldr	r3, [r7, #12]
 8008ee0:	1a9b      	subs	r3, r3, r2
 8008ee2:	60fb      	str	r3, [r7, #12]
	uxAddress &= ~( ( size_t ) portBYTE_ALIGNMENT_MASK );
 8008ee4:	68fb      	ldr	r3, [r7, #12]
 8008ee6:	f023 0307 	bic.w	r3, r3, #7
 8008eea:	60fb      	str	r3, [r7, #12]
	pxEnd = ( void * ) uxAddress;
 8008eec:	68fb      	ldr	r3, [r7, #12]
 8008eee:	4a15      	ldr	r2, [pc, #84]	@ (8008f44 <prvHeapInit+0xb4>)
 8008ef0:	6013      	str	r3, [r2, #0]
	pxEnd->xBlockSize = 0;
 8008ef2:	4b14      	ldr	r3, [pc, #80]	@ (8008f44 <prvHeapInit+0xb4>)
 8008ef4:	681b      	ldr	r3, [r3, #0]
 8008ef6:	2200      	movs	r2, #0
 8008ef8:	605a      	str	r2, [r3, #4]
	pxEnd->pxNextFreeBlock = NULL;
 8008efa:	4b12      	ldr	r3, [pc, #72]	@ (8008f44 <prvHeapInit+0xb4>)
 8008efc:	681b      	ldr	r3, [r3, #0]
 8008efe:	2200      	movs	r2, #0
 8008f00:	601a      	str	r2, [r3, #0]

	/* To start with there is a single free block that is sized to take up the
	entire heap space, minus the space taken by pxEnd. */
	pxFirstFreeBlock = ( void * ) pucAlignedHeap;
 8008f02:	687b      	ldr	r3, [r7, #4]
 8008f04:	603b      	str	r3, [r7, #0]
	pxFirstFreeBlock->xBlockSize = uxAddress - ( size_t ) pxFirstFreeBlock;
 8008f06:	683b      	ldr	r3, [r7, #0]
 8008f08:	68fa      	ldr	r2, [r7, #12]
 8008f0a:	1ad2      	subs	r2, r2, r3
 8008f0c:	683b      	ldr	r3, [r7, #0]
 8008f0e:	605a      	str	r2, [r3, #4]
	pxFirstFreeBlock->pxNextFreeBlock = pxEnd;
 8008f10:	4b0c      	ldr	r3, [pc, #48]	@ (8008f44 <prvHeapInit+0xb4>)
 8008f12:	681a      	ldr	r2, [r3, #0]
 8008f14:	683b      	ldr	r3, [r7, #0]
 8008f16:	601a      	str	r2, [r3, #0]

	/* Only one block exists - and it covers the entire usable heap space. */
	xMinimumEverFreeBytesRemaining = pxFirstFreeBlock->xBlockSize;
 8008f18:	683b      	ldr	r3, [r7, #0]
 8008f1a:	685b      	ldr	r3, [r3, #4]
 8008f1c:	4a0a      	ldr	r2, [pc, #40]	@ (8008f48 <prvHeapInit+0xb8>)
 8008f1e:	6013      	str	r3, [r2, #0]
	xFreeBytesRemaining = pxFirstFreeBlock->xBlockSize;
 8008f20:	683b      	ldr	r3, [r7, #0]
 8008f22:	685b      	ldr	r3, [r3, #4]
 8008f24:	4a09      	ldr	r2, [pc, #36]	@ (8008f4c <prvHeapInit+0xbc>)
 8008f26:	6013      	str	r3, [r2, #0]

	/* Work out the position of the top bit in a size_t variable. */
	xBlockAllocatedBit = ( ( size_t ) 1 ) << ( ( sizeof( size_t ) * heapBITS_PER_BYTE ) - 1 );
 8008f28:	4b09      	ldr	r3, [pc, #36]	@ (8008f50 <prvHeapInit+0xc0>)
 8008f2a:	f04f 4200 	mov.w	r2, #2147483648	@ 0x80000000
 8008f2e:	601a      	str	r2, [r3, #0]
}
 8008f30:	bf00      	nop
 8008f32:	3714      	adds	r7, #20
 8008f34:	46bd      	mov	sp, r7
 8008f36:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008f3a:	4770      	bx	lr
 8008f3c:	20009008 	.word	0x20009008
 8008f40:	2000cc08 	.word	0x2000cc08
 8008f44:	2000cc10 	.word	0x2000cc10
 8008f48:	2000cc18 	.word	0x2000cc18
 8008f4c:	2000cc14 	.word	0x2000cc14
 8008f50:	2000cc24 	.word	0x2000cc24

08008f54 <prvInsertBlockIntoFreeList>:
/*-----------------------------------------------------------*/

static void prvInsertBlockIntoFreeList( BlockLink_t *pxBlockToInsert )
{
 8008f54:	b480      	push	{r7}
 8008f56:	b085      	sub	sp, #20
 8008f58:	af00      	add	r7, sp, #0
 8008f5a:	6078      	str	r0, [r7, #4]
BlockLink_t *pxIterator;
uint8_t *puc;

	/* Iterate through the list until a block is found that has a higher address
	than the block being inserted. */
	for( pxIterator = &xStart; pxIterator->pxNextFreeBlock < pxBlockToInsert; pxIterator = pxIterator->pxNextFreeBlock )
 8008f5c:	4b28      	ldr	r3, [pc, #160]	@ (8009000 <prvInsertBlockIntoFreeList+0xac>)
 8008f5e:	60fb      	str	r3, [r7, #12]
 8008f60:	e002      	b.n	8008f68 <prvInsertBlockIntoFreeList+0x14>
 8008f62:	68fb      	ldr	r3, [r7, #12]
 8008f64:	681b      	ldr	r3, [r3, #0]
 8008f66:	60fb      	str	r3, [r7, #12]
 8008f68:	68fb      	ldr	r3, [r7, #12]
 8008f6a:	681b      	ldr	r3, [r3, #0]
 8008f6c:	687a      	ldr	r2, [r7, #4]
 8008f6e:	429a      	cmp	r2, r3
 8008f70:	d8f7      	bhi.n	8008f62 <prvInsertBlockIntoFreeList+0xe>
		/* Nothing to do here, just iterate to the right position. */
	}

	/* Do the block being inserted, and the block it is being inserted after
	make a contiguous block of memory? */
	puc = ( uint8_t * ) pxIterator;
 8008f72:	68fb      	ldr	r3, [r7, #12]
 8008f74:	60bb      	str	r3, [r7, #8]
	if( ( puc + pxIterator->xBlockSize ) == ( uint8_t * ) pxBlockToInsert )
 8008f76:	68fb      	ldr	r3, [r7, #12]
 8008f78:	685b      	ldr	r3, [r3, #4]
 8008f7a:	68ba      	ldr	r2, [r7, #8]
 8008f7c:	4413      	add	r3, r2
 8008f7e:	687a      	ldr	r2, [r7, #4]
 8008f80:	429a      	cmp	r2, r3
 8008f82:	d108      	bne.n	8008f96 <prvInsertBlockIntoFreeList+0x42>
	{
		pxIterator->xBlockSize += pxBlockToInsert->xBlockSize;
 8008f84:	68fb      	ldr	r3, [r7, #12]
 8008f86:	685a      	ldr	r2, [r3, #4]
 8008f88:	687b      	ldr	r3, [r7, #4]
 8008f8a:	685b      	ldr	r3, [r3, #4]
 8008f8c:	441a      	add	r2, r3
 8008f8e:	68fb      	ldr	r3, [r7, #12]
 8008f90:	605a      	str	r2, [r3, #4]
		pxBlockToInsert = pxIterator;
 8008f92:	68fb      	ldr	r3, [r7, #12]
 8008f94:	607b      	str	r3, [r7, #4]
		mtCOVERAGE_TEST_MARKER();
	}

	/* Do the block being inserted, and the block it is being inserted before
	make a contiguous block of memory? */
	puc = ( uint8_t * ) pxBlockToInsert;
 8008f96:	687b      	ldr	r3, [r7, #4]
 8008f98:	60bb      	str	r3, [r7, #8]
	if( ( puc + pxBlockToInsert->xBlockSize ) == ( uint8_t * ) pxIterator->pxNextFreeBlock )
 8008f9a:	687b      	ldr	r3, [r7, #4]
 8008f9c:	685b      	ldr	r3, [r3, #4]
 8008f9e:	68ba      	ldr	r2, [r7, #8]
 8008fa0:	441a      	add	r2, r3
 8008fa2:	68fb      	ldr	r3, [r7, #12]
 8008fa4:	681b      	ldr	r3, [r3, #0]
 8008fa6:	429a      	cmp	r2, r3
 8008fa8:	d118      	bne.n	8008fdc <prvInsertBlockIntoFreeList+0x88>
	{
		if( pxIterator->pxNextFreeBlock != pxEnd )
 8008faa:	68fb      	ldr	r3, [r7, #12]
 8008fac:	681a      	ldr	r2, [r3, #0]
 8008fae:	4b15      	ldr	r3, [pc, #84]	@ (8009004 <prvInsertBlockIntoFreeList+0xb0>)
 8008fb0:	681b      	ldr	r3, [r3, #0]
 8008fb2:	429a      	cmp	r2, r3
 8008fb4:	d00d      	beq.n	8008fd2 <prvInsertBlockIntoFreeList+0x7e>
		{
			/* Form one big block from the two blocks. */
			pxBlockToInsert->xBlockSize += pxIterator->pxNextFreeBlock->xBlockSize;
 8008fb6:	687b      	ldr	r3, [r7, #4]
 8008fb8:	685a      	ldr	r2, [r3, #4]
 8008fba:	68fb      	ldr	r3, [r7, #12]
 8008fbc:	681b      	ldr	r3, [r3, #0]
 8008fbe:	685b      	ldr	r3, [r3, #4]
 8008fc0:	441a      	add	r2, r3
 8008fc2:	687b      	ldr	r3, [r7, #4]
 8008fc4:	605a      	str	r2, [r3, #4]
			pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock->pxNextFreeBlock;
 8008fc6:	68fb      	ldr	r3, [r7, #12]
 8008fc8:	681b      	ldr	r3, [r3, #0]
 8008fca:	681a      	ldr	r2, [r3, #0]
 8008fcc:	687b      	ldr	r3, [r7, #4]
 8008fce:	601a      	str	r2, [r3, #0]
 8008fd0:	e008      	b.n	8008fe4 <prvInsertBlockIntoFreeList+0x90>
		}
		else
		{
			pxBlockToInsert->pxNextFreeBlock = pxEnd;
 8008fd2:	4b0c      	ldr	r3, [pc, #48]	@ (8009004 <prvInsertBlockIntoFreeList+0xb0>)
 8008fd4:	681a      	ldr	r2, [r3, #0]
 8008fd6:	687b      	ldr	r3, [r7, #4]
 8008fd8:	601a      	str	r2, [r3, #0]
 8008fda:	e003      	b.n	8008fe4 <prvInsertBlockIntoFreeList+0x90>
		}
	}
	else
	{
		pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock;
 8008fdc:	68fb      	ldr	r3, [r7, #12]
 8008fde:	681a      	ldr	r2, [r3, #0]
 8008fe0:	687b      	ldr	r3, [r7, #4]
 8008fe2:	601a      	str	r2, [r3, #0]

	/* If the block being inserted plugged a gab, so was merged with the block
	before and the block after, then it's pxNextFreeBlock pointer will have
	already been set, and should not be set here as that would make it point
	to itself. */
	if( pxIterator != pxBlockToInsert )
 8008fe4:	68fa      	ldr	r2, [r7, #12]
 8008fe6:	687b      	ldr	r3, [r7, #4]
 8008fe8:	429a      	cmp	r2, r3
 8008fea:	d002      	beq.n	8008ff2 <prvInsertBlockIntoFreeList+0x9e>
	{
		pxIterator->pxNextFreeBlock = pxBlockToInsert;
 8008fec:	68fb      	ldr	r3, [r7, #12]
 8008fee:	687a      	ldr	r2, [r7, #4]
 8008ff0:	601a      	str	r2, [r3, #0]
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 8008ff2:	bf00      	nop
 8008ff4:	3714      	adds	r7, #20
 8008ff6:	46bd      	mov	sp, r7
 8008ff8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008ffc:	4770      	bx	lr
 8008ffe:	bf00      	nop
 8009000:	2000cc08 	.word	0x2000cc08
 8009004:	2000cc10 	.word	0x2000cc10

08009008 <sniprintf>:
 8009008:	b40c      	push	{r2, r3}
 800900a:	b530      	push	{r4, r5, lr}
 800900c:	4b18      	ldr	r3, [pc, #96]	@ (8009070 <sniprintf+0x68>)
 800900e:	1e0c      	subs	r4, r1, #0
 8009010:	681d      	ldr	r5, [r3, #0]
 8009012:	b09d      	sub	sp, #116	@ 0x74
 8009014:	da08      	bge.n	8009028 <sniprintf+0x20>
 8009016:	238b      	movs	r3, #139	@ 0x8b
 8009018:	602b      	str	r3, [r5, #0]
 800901a:	f04f 30ff 	mov.w	r0, #4294967295
 800901e:	b01d      	add	sp, #116	@ 0x74
 8009020:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 8009024:	b002      	add	sp, #8
 8009026:	4770      	bx	lr
 8009028:	f44f 7302 	mov.w	r3, #520	@ 0x208
 800902c:	f8ad 3014 	strh.w	r3, [sp, #20]
 8009030:	f04f 0300 	mov.w	r3, #0
 8009034:	931b      	str	r3, [sp, #108]	@ 0x6c
 8009036:	bf14      	ite	ne
 8009038:	f104 33ff 	addne.w	r3, r4, #4294967295
 800903c:	4623      	moveq	r3, r4
 800903e:	9304      	str	r3, [sp, #16]
 8009040:	9307      	str	r3, [sp, #28]
 8009042:	f64f 73ff 	movw	r3, #65535	@ 0xffff
 8009046:	9002      	str	r0, [sp, #8]
 8009048:	9006      	str	r0, [sp, #24]
 800904a:	f8ad 3016 	strh.w	r3, [sp, #22]
 800904e:	9a20      	ldr	r2, [sp, #128]	@ 0x80
 8009050:	ab21      	add	r3, sp, #132	@ 0x84
 8009052:	a902      	add	r1, sp, #8
 8009054:	4628      	mov	r0, r5
 8009056:	9301      	str	r3, [sp, #4]
 8009058:	f000 fa00 	bl	800945c <_svfiprintf_r>
 800905c:	1c43      	adds	r3, r0, #1
 800905e:	bfbc      	itt	lt
 8009060:	238b      	movlt	r3, #139	@ 0x8b
 8009062:	602b      	strlt	r3, [r5, #0]
 8009064:	2c00      	cmp	r4, #0
 8009066:	d0da      	beq.n	800901e <sniprintf+0x16>
 8009068:	9b02      	ldr	r3, [sp, #8]
 800906a:	2200      	movs	r2, #0
 800906c:	701a      	strb	r2, [r3, #0]
 800906e:	e7d6      	b.n	800901e <sniprintf+0x16>
 8009070:	2000001c 	.word	0x2000001c

08009074 <memset>:
 8009074:	4402      	add	r2, r0
 8009076:	4603      	mov	r3, r0
 8009078:	4293      	cmp	r3, r2
 800907a:	d100      	bne.n	800907e <memset+0xa>
 800907c:	4770      	bx	lr
 800907e:	f803 1b01 	strb.w	r1, [r3], #1
 8009082:	e7f9      	b.n	8009078 <memset+0x4>

08009084 <_reclaim_reent>:
 8009084:	4b2d      	ldr	r3, [pc, #180]	@ (800913c <_reclaim_reent+0xb8>)
 8009086:	681b      	ldr	r3, [r3, #0]
 8009088:	4283      	cmp	r3, r0
 800908a:	b570      	push	{r4, r5, r6, lr}
 800908c:	4604      	mov	r4, r0
 800908e:	d053      	beq.n	8009138 <_reclaim_reent+0xb4>
 8009090:	69c3      	ldr	r3, [r0, #28]
 8009092:	b31b      	cbz	r3, 80090dc <_reclaim_reent+0x58>
 8009094:	68db      	ldr	r3, [r3, #12]
 8009096:	b163      	cbz	r3, 80090b2 <_reclaim_reent+0x2e>
 8009098:	2500      	movs	r5, #0
 800909a:	69e3      	ldr	r3, [r4, #28]
 800909c:	68db      	ldr	r3, [r3, #12]
 800909e:	5959      	ldr	r1, [r3, r5]
 80090a0:	b9b1      	cbnz	r1, 80090d0 <_reclaim_reent+0x4c>
 80090a2:	3504      	adds	r5, #4
 80090a4:	2d80      	cmp	r5, #128	@ 0x80
 80090a6:	d1f8      	bne.n	800909a <_reclaim_reent+0x16>
 80090a8:	69e3      	ldr	r3, [r4, #28]
 80090aa:	4620      	mov	r0, r4
 80090ac:	68d9      	ldr	r1, [r3, #12]
 80090ae:	f000 f881 	bl	80091b4 <_free_r>
 80090b2:	69e3      	ldr	r3, [r4, #28]
 80090b4:	6819      	ldr	r1, [r3, #0]
 80090b6:	b111      	cbz	r1, 80090be <_reclaim_reent+0x3a>
 80090b8:	4620      	mov	r0, r4
 80090ba:	f000 f87b 	bl	80091b4 <_free_r>
 80090be:	69e3      	ldr	r3, [r4, #28]
 80090c0:	689d      	ldr	r5, [r3, #8]
 80090c2:	b15d      	cbz	r5, 80090dc <_reclaim_reent+0x58>
 80090c4:	4629      	mov	r1, r5
 80090c6:	4620      	mov	r0, r4
 80090c8:	682d      	ldr	r5, [r5, #0]
 80090ca:	f000 f873 	bl	80091b4 <_free_r>
 80090ce:	e7f8      	b.n	80090c2 <_reclaim_reent+0x3e>
 80090d0:	680e      	ldr	r6, [r1, #0]
 80090d2:	4620      	mov	r0, r4
 80090d4:	f000 f86e 	bl	80091b4 <_free_r>
 80090d8:	4631      	mov	r1, r6
 80090da:	e7e1      	b.n	80090a0 <_reclaim_reent+0x1c>
 80090dc:	6961      	ldr	r1, [r4, #20]
 80090de:	b111      	cbz	r1, 80090e6 <_reclaim_reent+0x62>
 80090e0:	4620      	mov	r0, r4
 80090e2:	f000 f867 	bl	80091b4 <_free_r>
 80090e6:	69e1      	ldr	r1, [r4, #28]
 80090e8:	b111      	cbz	r1, 80090f0 <_reclaim_reent+0x6c>
 80090ea:	4620      	mov	r0, r4
 80090ec:	f000 f862 	bl	80091b4 <_free_r>
 80090f0:	6b21      	ldr	r1, [r4, #48]	@ 0x30
 80090f2:	b111      	cbz	r1, 80090fa <_reclaim_reent+0x76>
 80090f4:	4620      	mov	r0, r4
 80090f6:	f000 f85d 	bl	80091b4 <_free_r>
 80090fa:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 80090fc:	b111      	cbz	r1, 8009104 <_reclaim_reent+0x80>
 80090fe:	4620      	mov	r0, r4
 8009100:	f000 f858 	bl	80091b4 <_free_r>
 8009104:	6ba1      	ldr	r1, [r4, #56]	@ 0x38
 8009106:	b111      	cbz	r1, 800910e <_reclaim_reent+0x8a>
 8009108:	4620      	mov	r0, r4
 800910a:	f000 f853 	bl	80091b4 <_free_r>
 800910e:	6ca1      	ldr	r1, [r4, #72]	@ 0x48
 8009110:	b111      	cbz	r1, 8009118 <_reclaim_reent+0x94>
 8009112:	4620      	mov	r0, r4
 8009114:	f000 f84e 	bl	80091b4 <_free_r>
 8009118:	6c61      	ldr	r1, [r4, #68]	@ 0x44
 800911a:	b111      	cbz	r1, 8009122 <_reclaim_reent+0x9e>
 800911c:	4620      	mov	r0, r4
 800911e:	f000 f849 	bl	80091b4 <_free_r>
 8009122:	6ae1      	ldr	r1, [r4, #44]	@ 0x2c
 8009124:	b111      	cbz	r1, 800912c <_reclaim_reent+0xa8>
 8009126:	4620      	mov	r0, r4
 8009128:	f000 f844 	bl	80091b4 <_free_r>
 800912c:	6a23      	ldr	r3, [r4, #32]
 800912e:	b11b      	cbz	r3, 8009138 <_reclaim_reent+0xb4>
 8009130:	4620      	mov	r0, r4
 8009132:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
 8009136:	4718      	bx	r3
 8009138:	bd70      	pop	{r4, r5, r6, pc}
 800913a:	bf00      	nop
 800913c:	2000001c 	.word	0x2000001c

08009140 <__errno>:
 8009140:	4b01      	ldr	r3, [pc, #4]	@ (8009148 <__errno+0x8>)
 8009142:	6818      	ldr	r0, [r3, #0]
 8009144:	4770      	bx	lr
 8009146:	bf00      	nop
 8009148:	2000001c 	.word	0x2000001c

0800914c <__libc_init_array>:
 800914c:	b570      	push	{r4, r5, r6, lr}
 800914e:	4d0d      	ldr	r5, [pc, #52]	@ (8009184 <__libc_init_array+0x38>)
 8009150:	4c0d      	ldr	r4, [pc, #52]	@ (8009188 <__libc_init_array+0x3c>)
 8009152:	1b64      	subs	r4, r4, r5
 8009154:	10a4      	asrs	r4, r4, #2
 8009156:	2600      	movs	r6, #0
 8009158:	42a6      	cmp	r6, r4
 800915a:	d109      	bne.n	8009170 <__libc_init_array+0x24>
 800915c:	4d0b      	ldr	r5, [pc, #44]	@ (800918c <__libc_init_array+0x40>)
 800915e:	4c0c      	ldr	r4, [pc, #48]	@ (8009190 <__libc_init_array+0x44>)
 8009160:	f000 fc64 	bl	8009a2c <_init>
 8009164:	1b64      	subs	r4, r4, r5
 8009166:	10a4      	asrs	r4, r4, #2
 8009168:	2600      	movs	r6, #0
 800916a:	42a6      	cmp	r6, r4
 800916c:	d105      	bne.n	800917a <__libc_init_array+0x2e>
 800916e:	bd70      	pop	{r4, r5, r6, pc}
 8009170:	f855 3b04 	ldr.w	r3, [r5], #4
 8009174:	4798      	blx	r3
 8009176:	3601      	adds	r6, #1
 8009178:	e7ee      	b.n	8009158 <__libc_init_array+0xc>
 800917a:	f855 3b04 	ldr.w	r3, [r5], #4
 800917e:	4798      	blx	r3
 8009180:	3601      	adds	r6, #1
 8009182:	e7f2      	b.n	800916a <__libc_init_array+0x1e>
 8009184:	08009ca4 	.word	0x08009ca4
 8009188:	08009ca4 	.word	0x08009ca4
 800918c:	08009ca4 	.word	0x08009ca4
 8009190:	08009ca8 	.word	0x08009ca8

08009194 <__retarget_lock_acquire_recursive>:
 8009194:	4770      	bx	lr

08009196 <__retarget_lock_release_recursive>:
 8009196:	4770      	bx	lr

08009198 <memcpy>:
 8009198:	440a      	add	r2, r1
 800919a:	4291      	cmp	r1, r2
 800919c:	f100 33ff 	add.w	r3, r0, #4294967295
 80091a0:	d100      	bne.n	80091a4 <memcpy+0xc>
 80091a2:	4770      	bx	lr
 80091a4:	b510      	push	{r4, lr}
 80091a6:	f811 4b01 	ldrb.w	r4, [r1], #1
 80091aa:	f803 4f01 	strb.w	r4, [r3, #1]!
 80091ae:	4291      	cmp	r1, r2
 80091b0:	d1f9      	bne.n	80091a6 <memcpy+0xe>
 80091b2:	bd10      	pop	{r4, pc}

080091b4 <_free_r>:
 80091b4:	b538      	push	{r3, r4, r5, lr}
 80091b6:	4605      	mov	r5, r0
 80091b8:	2900      	cmp	r1, #0
 80091ba:	d041      	beq.n	8009240 <_free_r+0x8c>
 80091bc:	f851 3c04 	ldr.w	r3, [r1, #-4]
 80091c0:	1f0c      	subs	r4, r1, #4
 80091c2:	2b00      	cmp	r3, #0
 80091c4:	bfb8      	it	lt
 80091c6:	18e4      	addlt	r4, r4, r3
 80091c8:	f000 f8e0 	bl	800938c <__malloc_lock>
 80091cc:	4a1d      	ldr	r2, [pc, #116]	@ (8009244 <_free_r+0x90>)
 80091ce:	6813      	ldr	r3, [r2, #0]
 80091d0:	b933      	cbnz	r3, 80091e0 <_free_r+0x2c>
 80091d2:	6063      	str	r3, [r4, #4]
 80091d4:	6014      	str	r4, [r2, #0]
 80091d6:	4628      	mov	r0, r5
 80091d8:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 80091dc:	f000 b8dc 	b.w	8009398 <__malloc_unlock>
 80091e0:	42a3      	cmp	r3, r4
 80091e2:	d908      	bls.n	80091f6 <_free_r+0x42>
 80091e4:	6820      	ldr	r0, [r4, #0]
 80091e6:	1821      	adds	r1, r4, r0
 80091e8:	428b      	cmp	r3, r1
 80091ea:	bf01      	itttt	eq
 80091ec:	6819      	ldreq	r1, [r3, #0]
 80091ee:	685b      	ldreq	r3, [r3, #4]
 80091f0:	1809      	addeq	r1, r1, r0
 80091f2:	6021      	streq	r1, [r4, #0]
 80091f4:	e7ed      	b.n	80091d2 <_free_r+0x1e>
 80091f6:	461a      	mov	r2, r3
 80091f8:	685b      	ldr	r3, [r3, #4]
 80091fa:	b10b      	cbz	r3, 8009200 <_free_r+0x4c>
 80091fc:	42a3      	cmp	r3, r4
 80091fe:	d9fa      	bls.n	80091f6 <_free_r+0x42>
 8009200:	6811      	ldr	r1, [r2, #0]
 8009202:	1850      	adds	r0, r2, r1
 8009204:	42a0      	cmp	r0, r4
 8009206:	d10b      	bne.n	8009220 <_free_r+0x6c>
 8009208:	6820      	ldr	r0, [r4, #0]
 800920a:	4401      	add	r1, r0
 800920c:	1850      	adds	r0, r2, r1
 800920e:	4283      	cmp	r3, r0
 8009210:	6011      	str	r1, [r2, #0]
 8009212:	d1e0      	bne.n	80091d6 <_free_r+0x22>
 8009214:	6818      	ldr	r0, [r3, #0]
 8009216:	685b      	ldr	r3, [r3, #4]
 8009218:	6053      	str	r3, [r2, #4]
 800921a:	4408      	add	r0, r1
 800921c:	6010      	str	r0, [r2, #0]
 800921e:	e7da      	b.n	80091d6 <_free_r+0x22>
 8009220:	d902      	bls.n	8009228 <_free_r+0x74>
 8009222:	230c      	movs	r3, #12
 8009224:	602b      	str	r3, [r5, #0]
 8009226:	e7d6      	b.n	80091d6 <_free_r+0x22>
 8009228:	6820      	ldr	r0, [r4, #0]
 800922a:	1821      	adds	r1, r4, r0
 800922c:	428b      	cmp	r3, r1
 800922e:	bf04      	itt	eq
 8009230:	6819      	ldreq	r1, [r3, #0]
 8009232:	685b      	ldreq	r3, [r3, #4]
 8009234:	6063      	str	r3, [r4, #4]
 8009236:	bf04      	itt	eq
 8009238:	1809      	addeq	r1, r1, r0
 800923a:	6021      	streq	r1, [r4, #0]
 800923c:	6054      	str	r4, [r2, #4]
 800923e:	e7ca      	b.n	80091d6 <_free_r+0x22>
 8009240:	bd38      	pop	{r3, r4, r5, pc}
 8009242:	bf00      	nop
 8009244:	2000cd6c 	.word	0x2000cd6c

08009248 <sbrk_aligned>:
 8009248:	b570      	push	{r4, r5, r6, lr}
 800924a:	4e0f      	ldr	r6, [pc, #60]	@ (8009288 <sbrk_aligned+0x40>)
 800924c:	460c      	mov	r4, r1
 800924e:	6831      	ldr	r1, [r6, #0]
 8009250:	4605      	mov	r5, r0
 8009252:	b911      	cbnz	r1, 800925a <sbrk_aligned+0x12>
 8009254:	f000 fba4 	bl	80099a0 <_sbrk_r>
 8009258:	6030      	str	r0, [r6, #0]
 800925a:	4621      	mov	r1, r4
 800925c:	4628      	mov	r0, r5
 800925e:	f000 fb9f 	bl	80099a0 <_sbrk_r>
 8009262:	1c43      	adds	r3, r0, #1
 8009264:	d103      	bne.n	800926e <sbrk_aligned+0x26>
 8009266:	f04f 34ff 	mov.w	r4, #4294967295
 800926a:	4620      	mov	r0, r4
 800926c:	bd70      	pop	{r4, r5, r6, pc}
 800926e:	1cc4      	adds	r4, r0, #3
 8009270:	f024 0403 	bic.w	r4, r4, #3
 8009274:	42a0      	cmp	r0, r4
 8009276:	d0f8      	beq.n	800926a <sbrk_aligned+0x22>
 8009278:	1a21      	subs	r1, r4, r0
 800927a:	4628      	mov	r0, r5
 800927c:	f000 fb90 	bl	80099a0 <_sbrk_r>
 8009280:	3001      	adds	r0, #1
 8009282:	d1f2      	bne.n	800926a <sbrk_aligned+0x22>
 8009284:	e7ef      	b.n	8009266 <sbrk_aligned+0x1e>
 8009286:	bf00      	nop
 8009288:	2000cd68 	.word	0x2000cd68

0800928c <_malloc_r>:
 800928c:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8009290:	1ccd      	adds	r5, r1, #3
 8009292:	f025 0503 	bic.w	r5, r5, #3
 8009296:	3508      	adds	r5, #8
 8009298:	2d0c      	cmp	r5, #12
 800929a:	bf38      	it	cc
 800929c:	250c      	movcc	r5, #12
 800929e:	2d00      	cmp	r5, #0
 80092a0:	4606      	mov	r6, r0
 80092a2:	db01      	blt.n	80092a8 <_malloc_r+0x1c>
 80092a4:	42a9      	cmp	r1, r5
 80092a6:	d904      	bls.n	80092b2 <_malloc_r+0x26>
 80092a8:	230c      	movs	r3, #12
 80092aa:	6033      	str	r3, [r6, #0]
 80092ac:	2000      	movs	r0, #0
 80092ae:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 80092b2:	f8df 80d4 	ldr.w	r8, [pc, #212]	@ 8009388 <_malloc_r+0xfc>
 80092b6:	f000 f869 	bl	800938c <__malloc_lock>
 80092ba:	f8d8 3000 	ldr.w	r3, [r8]
 80092be:	461c      	mov	r4, r3
 80092c0:	bb44      	cbnz	r4, 8009314 <_malloc_r+0x88>
 80092c2:	4629      	mov	r1, r5
 80092c4:	4630      	mov	r0, r6
 80092c6:	f7ff ffbf 	bl	8009248 <sbrk_aligned>
 80092ca:	1c43      	adds	r3, r0, #1
 80092cc:	4604      	mov	r4, r0
 80092ce:	d158      	bne.n	8009382 <_malloc_r+0xf6>
 80092d0:	f8d8 4000 	ldr.w	r4, [r8]
 80092d4:	4627      	mov	r7, r4
 80092d6:	2f00      	cmp	r7, #0
 80092d8:	d143      	bne.n	8009362 <_malloc_r+0xd6>
 80092da:	2c00      	cmp	r4, #0
 80092dc:	d04b      	beq.n	8009376 <_malloc_r+0xea>
 80092de:	6823      	ldr	r3, [r4, #0]
 80092e0:	4639      	mov	r1, r7
 80092e2:	4630      	mov	r0, r6
 80092e4:	eb04 0903 	add.w	r9, r4, r3
 80092e8:	f000 fb5a 	bl	80099a0 <_sbrk_r>
 80092ec:	4581      	cmp	r9, r0
 80092ee:	d142      	bne.n	8009376 <_malloc_r+0xea>
 80092f0:	6821      	ldr	r1, [r4, #0]
 80092f2:	1a6d      	subs	r5, r5, r1
 80092f4:	4629      	mov	r1, r5
 80092f6:	4630      	mov	r0, r6
 80092f8:	f7ff ffa6 	bl	8009248 <sbrk_aligned>
 80092fc:	3001      	adds	r0, #1
 80092fe:	d03a      	beq.n	8009376 <_malloc_r+0xea>
 8009300:	6823      	ldr	r3, [r4, #0]
 8009302:	442b      	add	r3, r5
 8009304:	6023      	str	r3, [r4, #0]
 8009306:	f8d8 3000 	ldr.w	r3, [r8]
 800930a:	685a      	ldr	r2, [r3, #4]
 800930c:	bb62      	cbnz	r2, 8009368 <_malloc_r+0xdc>
 800930e:	f8c8 7000 	str.w	r7, [r8]
 8009312:	e00f      	b.n	8009334 <_malloc_r+0xa8>
 8009314:	6822      	ldr	r2, [r4, #0]
 8009316:	1b52      	subs	r2, r2, r5
 8009318:	d420      	bmi.n	800935c <_malloc_r+0xd0>
 800931a:	2a0b      	cmp	r2, #11
 800931c:	d917      	bls.n	800934e <_malloc_r+0xc2>
 800931e:	1961      	adds	r1, r4, r5
 8009320:	42a3      	cmp	r3, r4
 8009322:	6025      	str	r5, [r4, #0]
 8009324:	bf18      	it	ne
 8009326:	6059      	strne	r1, [r3, #4]
 8009328:	6863      	ldr	r3, [r4, #4]
 800932a:	bf08      	it	eq
 800932c:	f8c8 1000 	streq.w	r1, [r8]
 8009330:	5162      	str	r2, [r4, r5]
 8009332:	604b      	str	r3, [r1, #4]
 8009334:	4630      	mov	r0, r6
 8009336:	f000 f82f 	bl	8009398 <__malloc_unlock>
 800933a:	f104 000b 	add.w	r0, r4, #11
 800933e:	1d23      	adds	r3, r4, #4
 8009340:	f020 0007 	bic.w	r0, r0, #7
 8009344:	1ac2      	subs	r2, r0, r3
 8009346:	bf1c      	itt	ne
 8009348:	1a1b      	subne	r3, r3, r0
 800934a:	50a3      	strne	r3, [r4, r2]
 800934c:	e7af      	b.n	80092ae <_malloc_r+0x22>
 800934e:	6862      	ldr	r2, [r4, #4]
 8009350:	42a3      	cmp	r3, r4
 8009352:	bf0c      	ite	eq
 8009354:	f8c8 2000 	streq.w	r2, [r8]
 8009358:	605a      	strne	r2, [r3, #4]
 800935a:	e7eb      	b.n	8009334 <_malloc_r+0xa8>
 800935c:	4623      	mov	r3, r4
 800935e:	6864      	ldr	r4, [r4, #4]
 8009360:	e7ae      	b.n	80092c0 <_malloc_r+0x34>
 8009362:	463c      	mov	r4, r7
 8009364:	687f      	ldr	r7, [r7, #4]
 8009366:	e7b6      	b.n	80092d6 <_malloc_r+0x4a>
 8009368:	461a      	mov	r2, r3
 800936a:	685b      	ldr	r3, [r3, #4]
 800936c:	42a3      	cmp	r3, r4
 800936e:	d1fb      	bne.n	8009368 <_malloc_r+0xdc>
 8009370:	2300      	movs	r3, #0
 8009372:	6053      	str	r3, [r2, #4]
 8009374:	e7de      	b.n	8009334 <_malloc_r+0xa8>
 8009376:	230c      	movs	r3, #12
 8009378:	6033      	str	r3, [r6, #0]
 800937a:	4630      	mov	r0, r6
 800937c:	f000 f80c 	bl	8009398 <__malloc_unlock>
 8009380:	e794      	b.n	80092ac <_malloc_r+0x20>
 8009382:	6005      	str	r5, [r0, #0]
 8009384:	e7d6      	b.n	8009334 <_malloc_r+0xa8>
 8009386:	bf00      	nop
 8009388:	2000cd6c 	.word	0x2000cd6c

0800938c <__malloc_lock>:
 800938c:	4801      	ldr	r0, [pc, #4]	@ (8009394 <__malloc_lock+0x8>)
 800938e:	f7ff bf01 	b.w	8009194 <__retarget_lock_acquire_recursive>
 8009392:	bf00      	nop
 8009394:	2000cd64 	.word	0x2000cd64

08009398 <__malloc_unlock>:
 8009398:	4801      	ldr	r0, [pc, #4]	@ (80093a0 <__malloc_unlock+0x8>)
 800939a:	f7ff befc 	b.w	8009196 <__retarget_lock_release_recursive>
 800939e:	bf00      	nop
 80093a0:	2000cd64 	.word	0x2000cd64

080093a4 <__ssputs_r>:
 80093a4:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80093a8:	688e      	ldr	r6, [r1, #8]
 80093aa:	461f      	mov	r7, r3
 80093ac:	42be      	cmp	r6, r7
 80093ae:	680b      	ldr	r3, [r1, #0]
 80093b0:	4682      	mov	sl, r0
 80093b2:	460c      	mov	r4, r1
 80093b4:	4690      	mov	r8, r2
 80093b6:	d82d      	bhi.n	8009414 <__ssputs_r+0x70>
 80093b8:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 80093bc:	f412 6f90 	tst.w	r2, #1152	@ 0x480
 80093c0:	d026      	beq.n	8009410 <__ssputs_r+0x6c>
 80093c2:	6965      	ldr	r5, [r4, #20]
 80093c4:	6909      	ldr	r1, [r1, #16]
 80093c6:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 80093ca:	eba3 0901 	sub.w	r9, r3, r1
 80093ce:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 80093d2:	1c7b      	adds	r3, r7, #1
 80093d4:	444b      	add	r3, r9
 80093d6:	106d      	asrs	r5, r5, #1
 80093d8:	429d      	cmp	r5, r3
 80093da:	bf38      	it	cc
 80093dc:	461d      	movcc	r5, r3
 80093de:	0553      	lsls	r3, r2, #21
 80093e0:	d527      	bpl.n	8009432 <__ssputs_r+0x8e>
 80093e2:	4629      	mov	r1, r5
 80093e4:	f7ff ff52 	bl	800928c <_malloc_r>
 80093e8:	4606      	mov	r6, r0
 80093ea:	b360      	cbz	r0, 8009446 <__ssputs_r+0xa2>
 80093ec:	6921      	ldr	r1, [r4, #16]
 80093ee:	464a      	mov	r2, r9
 80093f0:	f7ff fed2 	bl	8009198 <memcpy>
 80093f4:	89a3      	ldrh	r3, [r4, #12]
 80093f6:	f423 6390 	bic.w	r3, r3, #1152	@ 0x480
 80093fa:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 80093fe:	81a3      	strh	r3, [r4, #12]
 8009400:	6126      	str	r6, [r4, #16]
 8009402:	6165      	str	r5, [r4, #20]
 8009404:	444e      	add	r6, r9
 8009406:	eba5 0509 	sub.w	r5, r5, r9
 800940a:	6026      	str	r6, [r4, #0]
 800940c:	60a5      	str	r5, [r4, #8]
 800940e:	463e      	mov	r6, r7
 8009410:	42be      	cmp	r6, r7
 8009412:	d900      	bls.n	8009416 <__ssputs_r+0x72>
 8009414:	463e      	mov	r6, r7
 8009416:	6820      	ldr	r0, [r4, #0]
 8009418:	4632      	mov	r2, r6
 800941a:	4641      	mov	r1, r8
 800941c:	f000 faa6 	bl	800996c <memmove>
 8009420:	68a3      	ldr	r3, [r4, #8]
 8009422:	1b9b      	subs	r3, r3, r6
 8009424:	60a3      	str	r3, [r4, #8]
 8009426:	6823      	ldr	r3, [r4, #0]
 8009428:	4433      	add	r3, r6
 800942a:	6023      	str	r3, [r4, #0]
 800942c:	2000      	movs	r0, #0
 800942e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8009432:	462a      	mov	r2, r5
 8009434:	f000 fac4 	bl	80099c0 <_realloc_r>
 8009438:	4606      	mov	r6, r0
 800943a:	2800      	cmp	r0, #0
 800943c:	d1e0      	bne.n	8009400 <__ssputs_r+0x5c>
 800943e:	6921      	ldr	r1, [r4, #16]
 8009440:	4650      	mov	r0, sl
 8009442:	f7ff feb7 	bl	80091b4 <_free_r>
 8009446:	230c      	movs	r3, #12
 8009448:	f8ca 3000 	str.w	r3, [sl]
 800944c:	89a3      	ldrh	r3, [r4, #12]
 800944e:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8009452:	81a3      	strh	r3, [r4, #12]
 8009454:	f04f 30ff 	mov.w	r0, #4294967295
 8009458:	e7e9      	b.n	800942e <__ssputs_r+0x8a>
	...

0800945c <_svfiprintf_r>:
 800945c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8009460:	4698      	mov	r8, r3
 8009462:	898b      	ldrh	r3, [r1, #12]
 8009464:	061b      	lsls	r3, r3, #24
 8009466:	b09d      	sub	sp, #116	@ 0x74
 8009468:	4607      	mov	r7, r0
 800946a:	460d      	mov	r5, r1
 800946c:	4614      	mov	r4, r2
 800946e:	d510      	bpl.n	8009492 <_svfiprintf_r+0x36>
 8009470:	690b      	ldr	r3, [r1, #16]
 8009472:	b973      	cbnz	r3, 8009492 <_svfiprintf_r+0x36>
 8009474:	2140      	movs	r1, #64	@ 0x40
 8009476:	f7ff ff09 	bl	800928c <_malloc_r>
 800947a:	6028      	str	r0, [r5, #0]
 800947c:	6128      	str	r0, [r5, #16]
 800947e:	b930      	cbnz	r0, 800948e <_svfiprintf_r+0x32>
 8009480:	230c      	movs	r3, #12
 8009482:	603b      	str	r3, [r7, #0]
 8009484:	f04f 30ff 	mov.w	r0, #4294967295
 8009488:	b01d      	add	sp, #116	@ 0x74
 800948a:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800948e:	2340      	movs	r3, #64	@ 0x40
 8009490:	616b      	str	r3, [r5, #20]
 8009492:	2300      	movs	r3, #0
 8009494:	9309      	str	r3, [sp, #36]	@ 0x24
 8009496:	2320      	movs	r3, #32
 8009498:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 800949c:	f8cd 800c 	str.w	r8, [sp, #12]
 80094a0:	2330      	movs	r3, #48	@ 0x30
 80094a2:	f8df 819c 	ldr.w	r8, [pc, #412]	@ 8009640 <_svfiprintf_r+0x1e4>
 80094a6:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 80094aa:	f04f 0901 	mov.w	r9, #1
 80094ae:	4623      	mov	r3, r4
 80094b0:	469a      	mov	sl, r3
 80094b2:	f813 2b01 	ldrb.w	r2, [r3], #1
 80094b6:	b10a      	cbz	r2, 80094bc <_svfiprintf_r+0x60>
 80094b8:	2a25      	cmp	r2, #37	@ 0x25
 80094ba:	d1f9      	bne.n	80094b0 <_svfiprintf_r+0x54>
 80094bc:	ebba 0b04 	subs.w	fp, sl, r4
 80094c0:	d00b      	beq.n	80094da <_svfiprintf_r+0x7e>
 80094c2:	465b      	mov	r3, fp
 80094c4:	4622      	mov	r2, r4
 80094c6:	4629      	mov	r1, r5
 80094c8:	4638      	mov	r0, r7
 80094ca:	f7ff ff6b 	bl	80093a4 <__ssputs_r>
 80094ce:	3001      	adds	r0, #1
 80094d0:	f000 80a7 	beq.w	8009622 <_svfiprintf_r+0x1c6>
 80094d4:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 80094d6:	445a      	add	r2, fp
 80094d8:	9209      	str	r2, [sp, #36]	@ 0x24
 80094da:	f89a 3000 	ldrb.w	r3, [sl]
 80094de:	2b00      	cmp	r3, #0
 80094e0:	f000 809f 	beq.w	8009622 <_svfiprintf_r+0x1c6>
 80094e4:	2300      	movs	r3, #0
 80094e6:	f04f 32ff 	mov.w	r2, #4294967295
 80094ea:	e9cd 2305 	strd	r2, r3, [sp, #20]
 80094ee:	f10a 0a01 	add.w	sl, sl, #1
 80094f2:	9304      	str	r3, [sp, #16]
 80094f4:	9307      	str	r3, [sp, #28]
 80094f6:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 80094fa:	931a      	str	r3, [sp, #104]	@ 0x68
 80094fc:	4654      	mov	r4, sl
 80094fe:	2205      	movs	r2, #5
 8009500:	f814 1b01 	ldrb.w	r1, [r4], #1
 8009504:	484e      	ldr	r0, [pc, #312]	@ (8009640 <_svfiprintf_r+0x1e4>)
 8009506:	f7f6 fe7b 	bl	8000200 <memchr>
 800950a:	9a04      	ldr	r2, [sp, #16]
 800950c:	b9d8      	cbnz	r0, 8009546 <_svfiprintf_r+0xea>
 800950e:	06d0      	lsls	r0, r2, #27
 8009510:	bf44      	itt	mi
 8009512:	2320      	movmi	r3, #32
 8009514:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 8009518:	0711      	lsls	r1, r2, #28
 800951a:	bf44      	itt	mi
 800951c:	232b      	movmi	r3, #43	@ 0x2b
 800951e:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 8009522:	f89a 3000 	ldrb.w	r3, [sl]
 8009526:	2b2a      	cmp	r3, #42	@ 0x2a
 8009528:	d015      	beq.n	8009556 <_svfiprintf_r+0xfa>
 800952a:	9a07      	ldr	r2, [sp, #28]
 800952c:	4654      	mov	r4, sl
 800952e:	2000      	movs	r0, #0
 8009530:	f04f 0c0a 	mov.w	ip, #10
 8009534:	4621      	mov	r1, r4
 8009536:	f811 3b01 	ldrb.w	r3, [r1], #1
 800953a:	3b30      	subs	r3, #48	@ 0x30
 800953c:	2b09      	cmp	r3, #9
 800953e:	d94b      	bls.n	80095d8 <_svfiprintf_r+0x17c>
 8009540:	b1b0      	cbz	r0, 8009570 <_svfiprintf_r+0x114>
 8009542:	9207      	str	r2, [sp, #28]
 8009544:	e014      	b.n	8009570 <_svfiprintf_r+0x114>
 8009546:	eba0 0308 	sub.w	r3, r0, r8
 800954a:	fa09 f303 	lsl.w	r3, r9, r3
 800954e:	4313      	orrs	r3, r2
 8009550:	9304      	str	r3, [sp, #16]
 8009552:	46a2      	mov	sl, r4
 8009554:	e7d2      	b.n	80094fc <_svfiprintf_r+0xa0>
 8009556:	9b03      	ldr	r3, [sp, #12]
 8009558:	1d19      	adds	r1, r3, #4
 800955a:	681b      	ldr	r3, [r3, #0]
 800955c:	9103      	str	r1, [sp, #12]
 800955e:	2b00      	cmp	r3, #0
 8009560:	bfbb      	ittet	lt
 8009562:	425b      	neglt	r3, r3
 8009564:	f042 0202 	orrlt.w	r2, r2, #2
 8009568:	9307      	strge	r3, [sp, #28]
 800956a:	9307      	strlt	r3, [sp, #28]
 800956c:	bfb8      	it	lt
 800956e:	9204      	strlt	r2, [sp, #16]
 8009570:	7823      	ldrb	r3, [r4, #0]
 8009572:	2b2e      	cmp	r3, #46	@ 0x2e
 8009574:	d10a      	bne.n	800958c <_svfiprintf_r+0x130>
 8009576:	7863      	ldrb	r3, [r4, #1]
 8009578:	2b2a      	cmp	r3, #42	@ 0x2a
 800957a:	d132      	bne.n	80095e2 <_svfiprintf_r+0x186>
 800957c:	9b03      	ldr	r3, [sp, #12]
 800957e:	1d1a      	adds	r2, r3, #4
 8009580:	681b      	ldr	r3, [r3, #0]
 8009582:	9203      	str	r2, [sp, #12]
 8009584:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 8009588:	3402      	adds	r4, #2
 800958a:	9305      	str	r3, [sp, #20]
 800958c:	f8df a0c0 	ldr.w	sl, [pc, #192]	@ 8009650 <_svfiprintf_r+0x1f4>
 8009590:	7821      	ldrb	r1, [r4, #0]
 8009592:	2203      	movs	r2, #3
 8009594:	4650      	mov	r0, sl
 8009596:	f7f6 fe33 	bl	8000200 <memchr>
 800959a:	b138      	cbz	r0, 80095ac <_svfiprintf_r+0x150>
 800959c:	9b04      	ldr	r3, [sp, #16]
 800959e:	eba0 000a 	sub.w	r0, r0, sl
 80095a2:	2240      	movs	r2, #64	@ 0x40
 80095a4:	4082      	lsls	r2, r0
 80095a6:	4313      	orrs	r3, r2
 80095a8:	3401      	adds	r4, #1
 80095aa:	9304      	str	r3, [sp, #16]
 80095ac:	f814 1b01 	ldrb.w	r1, [r4], #1
 80095b0:	4824      	ldr	r0, [pc, #144]	@ (8009644 <_svfiprintf_r+0x1e8>)
 80095b2:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 80095b6:	2206      	movs	r2, #6
 80095b8:	f7f6 fe22 	bl	8000200 <memchr>
 80095bc:	2800      	cmp	r0, #0
 80095be:	d036      	beq.n	800962e <_svfiprintf_r+0x1d2>
 80095c0:	4b21      	ldr	r3, [pc, #132]	@ (8009648 <_svfiprintf_r+0x1ec>)
 80095c2:	bb1b      	cbnz	r3, 800960c <_svfiprintf_r+0x1b0>
 80095c4:	9b03      	ldr	r3, [sp, #12]
 80095c6:	3307      	adds	r3, #7
 80095c8:	f023 0307 	bic.w	r3, r3, #7
 80095cc:	3308      	adds	r3, #8
 80095ce:	9303      	str	r3, [sp, #12]
 80095d0:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 80095d2:	4433      	add	r3, r6
 80095d4:	9309      	str	r3, [sp, #36]	@ 0x24
 80095d6:	e76a      	b.n	80094ae <_svfiprintf_r+0x52>
 80095d8:	fb0c 3202 	mla	r2, ip, r2, r3
 80095dc:	460c      	mov	r4, r1
 80095de:	2001      	movs	r0, #1
 80095e0:	e7a8      	b.n	8009534 <_svfiprintf_r+0xd8>
 80095e2:	2300      	movs	r3, #0
 80095e4:	3401      	adds	r4, #1
 80095e6:	9305      	str	r3, [sp, #20]
 80095e8:	4619      	mov	r1, r3
 80095ea:	f04f 0c0a 	mov.w	ip, #10
 80095ee:	4620      	mov	r0, r4
 80095f0:	f810 2b01 	ldrb.w	r2, [r0], #1
 80095f4:	3a30      	subs	r2, #48	@ 0x30
 80095f6:	2a09      	cmp	r2, #9
 80095f8:	d903      	bls.n	8009602 <_svfiprintf_r+0x1a6>
 80095fa:	2b00      	cmp	r3, #0
 80095fc:	d0c6      	beq.n	800958c <_svfiprintf_r+0x130>
 80095fe:	9105      	str	r1, [sp, #20]
 8009600:	e7c4      	b.n	800958c <_svfiprintf_r+0x130>
 8009602:	fb0c 2101 	mla	r1, ip, r1, r2
 8009606:	4604      	mov	r4, r0
 8009608:	2301      	movs	r3, #1
 800960a:	e7f0      	b.n	80095ee <_svfiprintf_r+0x192>
 800960c:	ab03      	add	r3, sp, #12
 800960e:	9300      	str	r3, [sp, #0]
 8009610:	462a      	mov	r2, r5
 8009612:	4b0e      	ldr	r3, [pc, #56]	@ (800964c <_svfiprintf_r+0x1f0>)
 8009614:	a904      	add	r1, sp, #16
 8009616:	4638      	mov	r0, r7
 8009618:	f3af 8000 	nop.w
 800961c:	1c42      	adds	r2, r0, #1
 800961e:	4606      	mov	r6, r0
 8009620:	d1d6      	bne.n	80095d0 <_svfiprintf_r+0x174>
 8009622:	89ab      	ldrh	r3, [r5, #12]
 8009624:	065b      	lsls	r3, r3, #25
 8009626:	f53f af2d 	bmi.w	8009484 <_svfiprintf_r+0x28>
 800962a:	9809      	ldr	r0, [sp, #36]	@ 0x24
 800962c:	e72c      	b.n	8009488 <_svfiprintf_r+0x2c>
 800962e:	ab03      	add	r3, sp, #12
 8009630:	9300      	str	r3, [sp, #0]
 8009632:	462a      	mov	r2, r5
 8009634:	4b05      	ldr	r3, [pc, #20]	@ (800964c <_svfiprintf_r+0x1f0>)
 8009636:	a904      	add	r1, sp, #16
 8009638:	4638      	mov	r0, r7
 800963a:	f000 f879 	bl	8009730 <_printf_i>
 800963e:	e7ed      	b.n	800961c <_svfiprintf_r+0x1c0>
 8009640:	08009c68 	.word	0x08009c68
 8009644:	08009c72 	.word	0x08009c72
 8009648:	00000000 	.word	0x00000000
 800964c:	080093a5 	.word	0x080093a5
 8009650:	08009c6e 	.word	0x08009c6e

08009654 <_printf_common>:
 8009654:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8009658:	4616      	mov	r6, r2
 800965a:	4698      	mov	r8, r3
 800965c:	688a      	ldr	r2, [r1, #8]
 800965e:	690b      	ldr	r3, [r1, #16]
 8009660:	f8dd 9020 	ldr.w	r9, [sp, #32]
 8009664:	4293      	cmp	r3, r2
 8009666:	bfb8      	it	lt
 8009668:	4613      	movlt	r3, r2
 800966a:	6033      	str	r3, [r6, #0]
 800966c:	f891 2043 	ldrb.w	r2, [r1, #67]	@ 0x43
 8009670:	4607      	mov	r7, r0
 8009672:	460c      	mov	r4, r1
 8009674:	b10a      	cbz	r2, 800967a <_printf_common+0x26>
 8009676:	3301      	adds	r3, #1
 8009678:	6033      	str	r3, [r6, #0]
 800967a:	6823      	ldr	r3, [r4, #0]
 800967c:	0699      	lsls	r1, r3, #26
 800967e:	bf42      	ittt	mi
 8009680:	6833      	ldrmi	r3, [r6, #0]
 8009682:	3302      	addmi	r3, #2
 8009684:	6033      	strmi	r3, [r6, #0]
 8009686:	6825      	ldr	r5, [r4, #0]
 8009688:	f015 0506 	ands.w	r5, r5, #6
 800968c:	d106      	bne.n	800969c <_printf_common+0x48>
 800968e:	f104 0a19 	add.w	sl, r4, #25
 8009692:	68e3      	ldr	r3, [r4, #12]
 8009694:	6832      	ldr	r2, [r6, #0]
 8009696:	1a9b      	subs	r3, r3, r2
 8009698:	42ab      	cmp	r3, r5
 800969a:	dc26      	bgt.n	80096ea <_printf_common+0x96>
 800969c:	f894 3043 	ldrb.w	r3, [r4, #67]	@ 0x43
 80096a0:	6822      	ldr	r2, [r4, #0]
 80096a2:	3b00      	subs	r3, #0
 80096a4:	bf18      	it	ne
 80096a6:	2301      	movne	r3, #1
 80096a8:	0692      	lsls	r2, r2, #26
 80096aa:	d42b      	bmi.n	8009704 <_printf_common+0xb0>
 80096ac:	f104 0243 	add.w	r2, r4, #67	@ 0x43
 80096b0:	4641      	mov	r1, r8
 80096b2:	4638      	mov	r0, r7
 80096b4:	47c8      	blx	r9
 80096b6:	3001      	adds	r0, #1
 80096b8:	d01e      	beq.n	80096f8 <_printf_common+0xa4>
 80096ba:	6823      	ldr	r3, [r4, #0]
 80096bc:	6922      	ldr	r2, [r4, #16]
 80096be:	f003 0306 	and.w	r3, r3, #6
 80096c2:	2b04      	cmp	r3, #4
 80096c4:	bf02      	ittt	eq
 80096c6:	68e5      	ldreq	r5, [r4, #12]
 80096c8:	6833      	ldreq	r3, [r6, #0]
 80096ca:	1aed      	subeq	r5, r5, r3
 80096cc:	68a3      	ldr	r3, [r4, #8]
 80096ce:	bf0c      	ite	eq
 80096d0:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 80096d4:	2500      	movne	r5, #0
 80096d6:	4293      	cmp	r3, r2
 80096d8:	bfc4      	itt	gt
 80096da:	1a9b      	subgt	r3, r3, r2
 80096dc:	18ed      	addgt	r5, r5, r3
 80096de:	2600      	movs	r6, #0
 80096e0:	341a      	adds	r4, #26
 80096e2:	42b5      	cmp	r5, r6
 80096e4:	d11a      	bne.n	800971c <_printf_common+0xc8>
 80096e6:	2000      	movs	r0, #0
 80096e8:	e008      	b.n	80096fc <_printf_common+0xa8>
 80096ea:	2301      	movs	r3, #1
 80096ec:	4652      	mov	r2, sl
 80096ee:	4641      	mov	r1, r8
 80096f0:	4638      	mov	r0, r7
 80096f2:	47c8      	blx	r9
 80096f4:	3001      	adds	r0, #1
 80096f6:	d103      	bne.n	8009700 <_printf_common+0xac>
 80096f8:	f04f 30ff 	mov.w	r0, #4294967295
 80096fc:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8009700:	3501      	adds	r5, #1
 8009702:	e7c6      	b.n	8009692 <_printf_common+0x3e>
 8009704:	18e1      	adds	r1, r4, r3
 8009706:	1c5a      	adds	r2, r3, #1
 8009708:	2030      	movs	r0, #48	@ 0x30
 800970a:	f881 0043 	strb.w	r0, [r1, #67]	@ 0x43
 800970e:	4422      	add	r2, r4
 8009710:	f894 1045 	ldrb.w	r1, [r4, #69]	@ 0x45
 8009714:	f882 1043 	strb.w	r1, [r2, #67]	@ 0x43
 8009718:	3302      	adds	r3, #2
 800971a:	e7c7      	b.n	80096ac <_printf_common+0x58>
 800971c:	2301      	movs	r3, #1
 800971e:	4622      	mov	r2, r4
 8009720:	4641      	mov	r1, r8
 8009722:	4638      	mov	r0, r7
 8009724:	47c8      	blx	r9
 8009726:	3001      	adds	r0, #1
 8009728:	d0e6      	beq.n	80096f8 <_printf_common+0xa4>
 800972a:	3601      	adds	r6, #1
 800972c:	e7d9      	b.n	80096e2 <_printf_common+0x8e>
	...

08009730 <_printf_i>:
 8009730:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 8009734:	7e0f      	ldrb	r7, [r1, #24]
 8009736:	9e0c      	ldr	r6, [sp, #48]	@ 0x30
 8009738:	2f78      	cmp	r7, #120	@ 0x78
 800973a:	4691      	mov	r9, r2
 800973c:	4680      	mov	r8, r0
 800973e:	460c      	mov	r4, r1
 8009740:	469a      	mov	sl, r3
 8009742:	f101 0243 	add.w	r2, r1, #67	@ 0x43
 8009746:	d807      	bhi.n	8009758 <_printf_i+0x28>
 8009748:	2f62      	cmp	r7, #98	@ 0x62
 800974a:	d80a      	bhi.n	8009762 <_printf_i+0x32>
 800974c:	2f00      	cmp	r7, #0
 800974e:	f000 80d1 	beq.w	80098f4 <_printf_i+0x1c4>
 8009752:	2f58      	cmp	r7, #88	@ 0x58
 8009754:	f000 80b8 	beq.w	80098c8 <_printf_i+0x198>
 8009758:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 800975c:	f884 7042 	strb.w	r7, [r4, #66]	@ 0x42
 8009760:	e03a      	b.n	80097d8 <_printf_i+0xa8>
 8009762:	f1a7 0363 	sub.w	r3, r7, #99	@ 0x63
 8009766:	2b15      	cmp	r3, #21
 8009768:	d8f6      	bhi.n	8009758 <_printf_i+0x28>
 800976a:	a101      	add	r1, pc, #4	@ (adr r1, 8009770 <_printf_i+0x40>)
 800976c:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 8009770:	080097c9 	.word	0x080097c9
 8009774:	080097dd 	.word	0x080097dd
 8009778:	08009759 	.word	0x08009759
 800977c:	08009759 	.word	0x08009759
 8009780:	08009759 	.word	0x08009759
 8009784:	08009759 	.word	0x08009759
 8009788:	080097dd 	.word	0x080097dd
 800978c:	08009759 	.word	0x08009759
 8009790:	08009759 	.word	0x08009759
 8009794:	08009759 	.word	0x08009759
 8009798:	08009759 	.word	0x08009759
 800979c:	080098db 	.word	0x080098db
 80097a0:	08009807 	.word	0x08009807
 80097a4:	08009895 	.word	0x08009895
 80097a8:	08009759 	.word	0x08009759
 80097ac:	08009759 	.word	0x08009759
 80097b0:	080098fd 	.word	0x080098fd
 80097b4:	08009759 	.word	0x08009759
 80097b8:	08009807 	.word	0x08009807
 80097bc:	08009759 	.word	0x08009759
 80097c0:	08009759 	.word	0x08009759
 80097c4:	0800989d 	.word	0x0800989d
 80097c8:	6833      	ldr	r3, [r6, #0]
 80097ca:	1d1a      	adds	r2, r3, #4
 80097cc:	681b      	ldr	r3, [r3, #0]
 80097ce:	6032      	str	r2, [r6, #0]
 80097d0:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 80097d4:	f884 3042 	strb.w	r3, [r4, #66]	@ 0x42
 80097d8:	2301      	movs	r3, #1
 80097da:	e09c      	b.n	8009916 <_printf_i+0x1e6>
 80097dc:	6833      	ldr	r3, [r6, #0]
 80097de:	6820      	ldr	r0, [r4, #0]
 80097e0:	1d19      	adds	r1, r3, #4
 80097e2:	6031      	str	r1, [r6, #0]
 80097e4:	0606      	lsls	r6, r0, #24
 80097e6:	d501      	bpl.n	80097ec <_printf_i+0xbc>
 80097e8:	681d      	ldr	r5, [r3, #0]
 80097ea:	e003      	b.n	80097f4 <_printf_i+0xc4>
 80097ec:	0645      	lsls	r5, r0, #25
 80097ee:	d5fb      	bpl.n	80097e8 <_printf_i+0xb8>
 80097f0:	f9b3 5000 	ldrsh.w	r5, [r3]
 80097f4:	2d00      	cmp	r5, #0
 80097f6:	da03      	bge.n	8009800 <_printf_i+0xd0>
 80097f8:	232d      	movs	r3, #45	@ 0x2d
 80097fa:	426d      	negs	r5, r5
 80097fc:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 8009800:	4858      	ldr	r0, [pc, #352]	@ (8009964 <_printf_i+0x234>)
 8009802:	230a      	movs	r3, #10
 8009804:	e011      	b.n	800982a <_printf_i+0xfa>
 8009806:	6821      	ldr	r1, [r4, #0]
 8009808:	6833      	ldr	r3, [r6, #0]
 800980a:	0608      	lsls	r0, r1, #24
 800980c:	f853 5b04 	ldr.w	r5, [r3], #4
 8009810:	d402      	bmi.n	8009818 <_printf_i+0xe8>
 8009812:	0649      	lsls	r1, r1, #25
 8009814:	bf48      	it	mi
 8009816:	b2ad      	uxthmi	r5, r5
 8009818:	2f6f      	cmp	r7, #111	@ 0x6f
 800981a:	4852      	ldr	r0, [pc, #328]	@ (8009964 <_printf_i+0x234>)
 800981c:	6033      	str	r3, [r6, #0]
 800981e:	bf14      	ite	ne
 8009820:	230a      	movne	r3, #10
 8009822:	2308      	moveq	r3, #8
 8009824:	2100      	movs	r1, #0
 8009826:	f884 1043 	strb.w	r1, [r4, #67]	@ 0x43
 800982a:	6866      	ldr	r6, [r4, #4]
 800982c:	60a6      	str	r6, [r4, #8]
 800982e:	2e00      	cmp	r6, #0
 8009830:	db05      	blt.n	800983e <_printf_i+0x10e>
 8009832:	6821      	ldr	r1, [r4, #0]
 8009834:	432e      	orrs	r6, r5
 8009836:	f021 0104 	bic.w	r1, r1, #4
 800983a:	6021      	str	r1, [r4, #0]
 800983c:	d04b      	beq.n	80098d6 <_printf_i+0x1a6>
 800983e:	4616      	mov	r6, r2
 8009840:	fbb5 f1f3 	udiv	r1, r5, r3
 8009844:	fb03 5711 	mls	r7, r3, r1, r5
 8009848:	5dc7      	ldrb	r7, [r0, r7]
 800984a:	f806 7d01 	strb.w	r7, [r6, #-1]!
 800984e:	462f      	mov	r7, r5
 8009850:	42bb      	cmp	r3, r7
 8009852:	460d      	mov	r5, r1
 8009854:	d9f4      	bls.n	8009840 <_printf_i+0x110>
 8009856:	2b08      	cmp	r3, #8
 8009858:	d10b      	bne.n	8009872 <_printf_i+0x142>
 800985a:	6823      	ldr	r3, [r4, #0]
 800985c:	07df      	lsls	r7, r3, #31
 800985e:	d508      	bpl.n	8009872 <_printf_i+0x142>
 8009860:	6923      	ldr	r3, [r4, #16]
 8009862:	6861      	ldr	r1, [r4, #4]
 8009864:	4299      	cmp	r1, r3
 8009866:	bfde      	ittt	le
 8009868:	2330      	movle	r3, #48	@ 0x30
 800986a:	f806 3c01 	strble.w	r3, [r6, #-1]
 800986e:	f106 36ff 	addle.w	r6, r6, #4294967295
 8009872:	1b92      	subs	r2, r2, r6
 8009874:	6122      	str	r2, [r4, #16]
 8009876:	f8cd a000 	str.w	sl, [sp]
 800987a:	464b      	mov	r3, r9
 800987c:	aa03      	add	r2, sp, #12
 800987e:	4621      	mov	r1, r4
 8009880:	4640      	mov	r0, r8
 8009882:	f7ff fee7 	bl	8009654 <_printf_common>
 8009886:	3001      	adds	r0, #1
 8009888:	d14a      	bne.n	8009920 <_printf_i+0x1f0>
 800988a:	f04f 30ff 	mov.w	r0, #4294967295
 800988e:	b004      	add	sp, #16
 8009890:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8009894:	6823      	ldr	r3, [r4, #0]
 8009896:	f043 0320 	orr.w	r3, r3, #32
 800989a:	6023      	str	r3, [r4, #0]
 800989c:	4832      	ldr	r0, [pc, #200]	@ (8009968 <_printf_i+0x238>)
 800989e:	2778      	movs	r7, #120	@ 0x78
 80098a0:	f884 7045 	strb.w	r7, [r4, #69]	@ 0x45
 80098a4:	6823      	ldr	r3, [r4, #0]
 80098a6:	6831      	ldr	r1, [r6, #0]
 80098a8:	061f      	lsls	r7, r3, #24
 80098aa:	f851 5b04 	ldr.w	r5, [r1], #4
 80098ae:	d402      	bmi.n	80098b6 <_printf_i+0x186>
 80098b0:	065f      	lsls	r7, r3, #25
 80098b2:	bf48      	it	mi
 80098b4:	b2ad      	uxthmi	r5, r5
 80098b6:	6031      	str	r1, [r6, #0]
 80098b8:	07d9      	lsls	r1, r3, #31
 80098ba:	bf44      	itt	mi
 80098bc:	f043 0320 	orrmi.w	r3, r3, #32
 80098c0:	6023      	strmi	r3, [r4, #0]
 80098c2:	b11d      	cbz	r5, 80098cc <_printf_i+0x19c>
 80098c4:	2310      	movs	r3, #16
 80098c6:	e7ad      	b.n	8009824 <_printf_i+0xf4>
 80098c8:	4826      	ldr	r0, [pc, #152]	@ (8009964 <_printf_i+0x234>)
 80098ca:	e7e9      	b.n	80098a0 <_printf_i+0x170>
 80098cc:	6823      	ldr	r3, [r4, #0]
 80098ce:	f023 0320 	bic.w	r3, r3, #32
 80098d2:	6023      	str	r3, [r4, #0]
 80098d4:	e7f6      	b.n	80098c4 <_printf_i+0x194>
 80098d6:	4616      	mov	r6, r2
 80098d8:	e7bd      	b.n	8009856 <_printf_i+0x126>
 80098da:	6833      	ldr	r3, [r6, #0]
 80098dc:	6825      	ldr	r5, [r4, #0]
 80098de:	6961      	ldr	r1, [r4, #20]
 80098e0:	1d18      	adds	r0, r3, #4
 80098e2:	6030      	str	r0, [r6, #0]
 80098e4:	062e      	lsls	r6, r5, #24
 80098e6:	681b      	ldr	r3, [r3, #0]
 80098e8:	d501      	bpl.n	80098ee <_printf_i+0x1be>
 80098ea:	6019      	str	r1, [r3, #0]
 80098ec:	e002      	b.n	80098f4 <_printf_i+0x1c4>
 80098ee:	0668      	lsls	r0, r5, #25
 80098f0:	d5fb      	bpl.n	80098ea <_printf_i+0x1ba>
 80098f2:	8019      	strh	r1, [r3, #0]
 80098f4:	2300      	movs	r3, #0
 80098f6:	6123      	str	r3, [r4, #16]
 80098f8:	4616      	mov	r6, r2
 80098fa:	e7bc      	b.n	8009876 <_printf_i+0x146>
 80098fc:	6833      	ldr	r3, [r6, #0]
 80098fe:	1d1a      	adds	r2, r3, #4
 8009900:	6032      	str	r2, [r6, #0]
 8009902:	681e      	ldr	r6, [r3, #0]
 8009904:	6862      	ldr	r2, [r4, #4]
 8009906:	2100      	movs	r1, #0
 8009908:	4630      	mov	r0, r6
 800990a:	f7f6 fc79 	bl	8000200 <memchr>
 800990e:	b108      	cbz	r0, 8009914 <_printf_i+0x1e4>
 8009910:	1b80      	subs	r0, r0, r6
 8009912:	6060      	str	r0, [r4, #4]
 8009914:	6863      	ldr	r3, [r4, #4]
 8009916:	6123      	str	r3, [r4, #16]
 8009918:	2300      	movs	r3, #0
 800991a:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 800991e:	e7aa      	b.n	8009876 <_printf_i+0x146>
 8009920:	6923      	ldr	r3, [r4, #16]
 8009922:	4632      	mov	r2, r6
 8009924:	4649      	mov	r1, r9
 8009926:	4640      	mov	r0, r8
 8009928:	47d0      	blx	sl
 800992a:	3001      	adds	r0, #1
 800992c:	d0ad      	beq.n	800988a <_printf_i+0x15a>
 800992e:	6823      	ldr	r3, [r4, #0]
 8009930:	079b      	lsls	r3, r3, #30
 8009932:	d413      	bmi.n	800995c <_printf_i+0x22c>
 8009934:	68e0      	ldr	r0, [r4, #12]
 8009936:	9b03      	ldr	r3, [sp, #12]
 8009938:	4298      	cmp	r0, r3
 800993a:	bfb8      	it	lt
 800993c:	4618      	movlt	r0, r3
 800993e:	e7a6      	b.n	800988e <_printf_i+0x15e>
 8009940:	2301      	movs	r3, #1
 8009942:	4632      	mov	r2, r6
 8009944:	4649      	mov	r1, r9
 8009946:	4640      	mov	r0, r8
 8009948:	47d0      	blx	sl
 800994a:	3001      	adds	r0, #1
 800994c:	d09d      	beq.n	800988a <_printf_i+0x15a>
 800994e:	3501      	adds	r5, #1
 8009950:	68e3      	ldr	r3, [r4, #12]
 8009952:	9903      	ldr	r1, [sp, #12]
 8009954:	1a5b      	subs	r3, r3, r1
 8009956:	42ab      	cmp	r3, r5
 8009958:	dcf2      	bgt.n	8009940 <_printf_i+0x210>
 800995a:	e7eb      	b.n	8009934 <_printf_i+0x204>
 800995c:	2500      	movs	r5, #0
 800995e:	f104 0619 	add.w	r6, r4, #25
 8009962:	e7f5      	b.n	8009950 <_printf_i+0x220>
 8009964:	08009c79 	.word	0x08009c79
 8009968:	08009c8a 	.word	0x08009c8a

0800996c <memmove>:
 800996c:	4288      	cmp	r0, r1
 800996e:	b510      	push	{r4, lr}
 8009970:	eb01 0402 	add.w	r4, r1, r2
 8009974:	d902      	bls.n	800997c <memmove+0x10>
 8009976:	4284      	cmp	r4, r0
 8009978:	4623      	mov	r3, r4
 800997a:	d807      	bhi.n	800998c <memmove+0x20>
 800997c:	1e43      	subs	r3, r0, #1
 800997e:	42a1      	cmp	r1, r4
 8009980:	d008      	beq.n	8009994 <memmove+0x28>
 8009982:	f811 2b01 	ldrb.w	r2, [r1], #1
 8009986:	f803 2f01 	strb.w	r2, [r3, #1]!
 800998a:	e7f8      	b.n	800997e <memmove+0x12>
 800998c:	4402      	add	r2, r0
 800998e:	4601      	mov	r1, r0
 8009990:	428a      	cmp	r2, r1
 8009992:	d100      	bne.n	8009996 <memmove+0x2a>
 8009994:	bd10      	pop	{r4, pc}
 8009996:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 800999a:	f802 4d01 	strb.w	r4, [r2, #-1]!
 800999e:	e7f7      	b.n	8009990 <memmove+0x24>

080099a0 <_sbrk_r>:
 80099a0:	b538      	push	{r3, r4, r5, lr}
 80099a2:	4d06      	ldr	r5, [pc, #24]	@ (80099bc <_sbrk_r+0x1c>)
 80099a4:	2300      	movs	r3, #0
 80099a6:	4604      	mov	r4, r0
 80099a8:	4608      	mov	r0, r1
 80099aa:	602b      	str	r3, [r5, #0]
 80099ac:	f7f9 fc3e 	bl	800322c <_sbrk>
 80099b0:	1c43      	adds	r3, r0, #1
 80099b2:	d102      	bne.n	80099ba <_sbrk_r+0x1a>
 80099b4:	682b      	ldr	r3, [r5, #0]
 80099b6:	b103      	cbz	r3, 80099ba <_sbrk_r+0x1a>
 80099b8:	6023      	str	r3, [r4, #0]
 80099ba:	bd38      	pop	{r3, r4, r5, pc}
 80099bc:	2000cd60 	.word	0x2000cd60

080099c0 <_realloc_r>:
 80099c0:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80099c4:	4607      	mov	r7, r0
 80099c6:	4614      	mov	r4, r2
 80099c8:	460d      	mov	r5, r1
 80099ca:	b921      	cbnz	r1, 80099d6 <_realloc_r+0x16>
 80099cc:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 80099d0:	4611      	mov	r1, r2
 80099d2:	f7ff bc5b 	b.w	800928c <_malloc_r>
 80099d6:	b92a      	cbnz	r2, 80099e4 <_realloc_r+0x24>
 80099d8:	f7ff fbec 	bl	80091b4 <_free_r>
 80099dc:	4625      	mov	r5, r4
 80099de:	4628      	mov	r0, r5
 80099e0:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 80099e4:	f000 f81a 	bl	8009a1c <_malloc_usable_size_r>
 80099e8:	4284      	cmp	r4, r0
 80099ea:	4606      	mov	r6, r0
 80099ec:	d802      	bhi.n	80099f4 <_realloc_r+0x34>
 80099ee:	ebb4 0f50 	cmp.w	r4, r0, lsr #1
 80099f2:	d8f4      	bhi.n	80099de <_realloc_r+0x1e>
 80099f4:	4621      	mov	r1, r4
 80099f6:	4638      	mov	r0, r7
 80099f8:	f7ff fc48 	bl	800928c <_malloc_r>
 80099fc:	4680      	mov	r8, r0
 80099fe:	b908      	cbnz	r0, 8009a04 <_realloc_r+0x44>
 8009a00:	4645      	mov	r5, r8
 8009a02:	e7ec      	b.n	80099de <_realloc_r+0x1e>
 8009a04:	42b4      	cmp	r4, r6
 8009a06:	4622      	mov	r2, r4
 8009a08:	4629      	mov	r1, r5
 8009a0a:	bf28      	it	cs
 8009a0c:	4632      	movcs	r2, r6
 8009a0e:	f7ff fbc3 	bl	8009198 <memcpy>
 8009a12:	4629      	mov	r1, r5
 8009a14:	4638      	mov	r0, r7
 8009a16:	f7ff fbcd 	bl	80091b4 <_free_r>
 8009a1a:	e7f1      	b.n	8009a00 <_realloc_r+0x40>

08009a1c <_malloc_usable_size_r>:
 8009a1c:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8009a20:	1f18      	subs	r0, r3, #4
 8009a22:	2b00      	cmp	r3, #0
 8009a24:	bfbc      	itt	lt
 8009a26:	580b      	ldrlt	r3, [r1, r0]
 8009a28:	18c0      	addlt	r0, r0, r3
 8009a2a:	4770      	bx	lr

08009a2c <_init>:
 8009a2c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8009a2e:	bf00      	nop
 8009a30:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8009a32:	bc08      	pop	{r3}
 8009a34:	469e      	mov	lr, r3
 8009a36:	4770      	bx	lr

08009a38 <_fini>:
 8009a38:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8009a3a:	bf00      	nop
 8009a3c:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8009a3e:	bc08      	pop	{r3}
 8009a40:	469e      	mov	lr, r3
 8009a42:	4770      	bx	lr
