<h2 id="CSRRegistersthatneedtobeprogrammedforSystemEventandCoherencyTesting-IOAIU"><strong>IOAIU</strong></h2><p><strong>XAIUETOR</strong> (XAIU Messaging Event Timeout Control Register)</p><p>[7:0]=EventTimeoutThreshold, SW read/write, HW read-only. Default value is 0. It sets the event timeout value, in increments of 1 clock cycle, for IOAIU Sys.Event Receiver.</p><p><strong>XAIUPTOR</strong> (XAIU Messaging Protocol Timeout Control Register)</p><p>[19:0]=ProtocolTimeoutThreshold. SW read/write, HW read-only. Default value is 0. It sets the protocol timeout value, in increments of 1 clock cycle, for IOAIU Sys.Coh Sender.</p><p><strong>XAIUEVRXCR</strong> (XAIU Event Receiver Control Register)</p><p>[0]=Enable. SW read/write, HW read-only. Default value is 0. Writing 1 to this bit enables IOAIU Sys.Event Receiver, 0 disables it.</p><p><strong>XAIUCOCSR</strong> (XAIU Coherency Control Status Register)</p><p>[0]=Activate. SW read/write, HW read-only. Default value is 0. Writing 1 to this bit causes IOAIU to send out a Sys.Coh(Attach) message when IOAIU is in DETACHED state, writing 0 to this bit causes IOAIU to send out a Sys.Coh(Detach) message when IOAIU is in ATTACHED state.</p><p>[1]=Connecting. SW read-only, HW read-write. Default value is 0. A value of 1 indicates IOAIU is in the process of connecting to the system coherency.</p><p>[2]=Attached. SW read-only, HW read-write. A value of 1 indicates IOAIU is in ATTACHED state, otherwise DETACHED state.</p><p>[3]=Error Detected. SW write-1-to-clear, HW read-write. A value of 1 indicates error is detected. Writing 1 to this bit clears this bit.</p><p><br/></p><h2 id="CSRRegistersthatneedtobeprogrammedforSystemEventandCoherencyTesting-CHI-AIU"><strong>CHI-AIU</strong></h2><p><strong>CAIUETOR</strong> (XAIU Messaging Event Timeout Control Register)</p><p>[7:0]=EventTimeoutThreshold, SW read/write, HW read-only. Default value is 0. It sets the event timeout value, in increments of 1 clock cycle, for CHI-AIU Sys.Event Receiver.</p><p><strong>CAIUPTOR</strong> (XAIU Messaging Protocol Timeout Control Register)</p><p>[19:0]=ProtocolTimeoutThreshold. SW read/write, HW read-only. Default value is 0. It sets the protocol timeout value, in increments of 1 clock cycle, for CHI-AIU Sys.Coh Sender.</p><p><strong>CAIUEVRXCR</strong> (XAIU Event Receiver Control Register)</p><p>[0]=Enable. SW read/write, HW read-only. Default value is 0. Writing 1 to this bit enables CHI-AIU Sys.Event Receiver, 0 disables it.</p><p><strong>CAIUCOCSR</strong> (XAIU Coherency Control Status Register)</p><p>[0]=Activate. SW read/write, HW read-only. Default value is 0. Writing 1 to this bit causes CHI-AIU to send out a Sys.Coh(Attach) message when CHI-AIU is in DETACHED state, writing 0 to this bit causes CHI-AIU to send out a Sys.Coh(Detach) message when CHI-AIU is in ATTACHED state.</p><p>[1]=Connecting. SW read-only, HW read-write. Default value is 0. A value of 1 indicates CHI-AIU is in the process of connecting to the system coherency.</p><p>[2]=Attached. SW read-only, HW read-write. A value of 1 indicates CHI-AIU is in ATTACHED state, otherwise DETACHED state.</p><p>[3]=Error Detected. SW write-1-to-clear, HW read-write. A value of 1 indicates error is detected. Writing 1 to this bit clears this bit.</p><p><br/></p><h2 id="CSRRegistersthatneedtobeprogrammedforSystemEventandCoherencyTesting-DCE"><strong>DCE</strong></h2><p><strong>DCEUETOR</strong> (DCEU Messaging Event Timeout Control Register)</p><p>[7:0]=EventTimeoutThreshold, SW read/write, HW read-only. Default value is 0. It sets the event timeout value, in increments of 1 clock cycle, for DCE Sys.Event Sender.</p><p><strong>DCEUPTOR</strong> (DCEU Messaging Protocol Timeout Control Register)</p><p>[19:0]=ProtocolTimeoutThreshold. SW read/write, HW read-only. Default value is 0. It sets the protocol timeout value, in increments of 1 clock cycle, for DCE Sys.Event Sender.</p><p><strong>DCEUEVTXCR</strong> (DCEU Event Sender Control Register)</p><p>[0]=Enable, SW read/write, HW read-only. Default value is 0. Writing 1 to this bit enables CHI-AIU Sys.Event Sender, 0 disables it.</p><p><strong>DCEUSER</strong> (DCEU Snoop Enable Register) this is a combo register comprising DCEUSER0, DCEUSER1, DCEUSER2, DCEUSER3.</p><p>[nAius-1:0]=snoop enables, SW read/write, HW read-write. Default value is 0. Snoop enable bits for AIU 0 .. nAius-1. The bit position indicates the Node Unit ID of the AIU. If writing 1 to this bit followed by reading 0 from this bit, then this AIU is not Snoop capable. If writing 1 to this bit followed by reading 1 from this bit, then this AIU is Snoop capable. If a bit is set for an AIU, coherent-related snoop messages are enabled for that agent, otherwise disabled.</p><p><br/></p><h2 id="CSRRegistersthatneedtobeprogrammedforSystemEventandCoherencyTesting-DVE"><strong>DVE</strong></h2><p><strong>DVEUSER</strong> (DVEU Snoop Enable Register) this is a combo register comprising DVEUSER0, DVEUSER1, DVEUSER2, DVEUSER3.</p><p>[nAius-1:0]=snoop enables, SW read/write, HW read-write. Default value is 0. DVM snoop enable bits for AIU 0 .. nAius-1. The bit position indicates the Node Unit ID of the AIU. If writing 1 to this bit followed by reading 0 from this bit, then this AIU is not DVM snoop capable. If writing 1 to this bit followed by reading 1 from this bit, then this AIU is DVM snoop capable. If a bit is set for an AIU, DVM-related snoop messages are enabled for that agent, otherwise disabled.</p><p><br/></p><p><br/></p><p><br/></p><p><br/></p><p><br/></p><p><br/></p><p><br/></p><p><br/></p>