

================================================================
== Vitis HLS Report for 'aes_encrypt_Pipeline_VITIS_LOOP_41_1'
================================================================
* Date:           Thu Nov  6 13:30:13 2025

* Version:        2021.1 (Build 3247384 on Thu Jun 10 19:36:07 MDT 2021)
* Project:        proj_smoke
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: virtexuplus
* Target device:  xcvu9p-flga2104-2L-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  1.293 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |       10|       10|  0.100 us|  0.100 us|   10|   10|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                   |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |     Loop Name     |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_41_1  |        8|        8|         3|          2|          1|     4|       yes|
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+---------------------+---------+------+---------+---------+-----+
|         Name        | BRAM_18K|  DSP |    FF   |   LUT   | URAM|
+---------------------+---------+------+---------+---------+-----+
|DSP                  |        -|     -|        -|        -|    -|
|Expression           |        -|     -|        0|       33|    -|
|FIFO                 |        -|     -|        -|        -|    -|
|Instance             |        -|     -|        -|        -|    -|
|Memory               |        -|     -|        -|        -|    -|
|Multiplexer          |        -|     -|        -|      124|    -|
|Register             |        -|     -|       19|        -|    -|
+---------------------+---------+------+---------+---------+-----+
|Total                |        0|     0|       19|      157|    0|
+---------------------+---------+------+---------+---------+-----+
|Available SLR        |     1440|  2280|   788160|   394080|  320|
+---------------------+---------+------+---------+---------+-----+
|Utilization SLR (%)  |        0|     0|       ~0|       ~0|    0|
+---------------------+---------+------+---------+---------+-----+
|Available            |     4320|  6840|  2364480|  1182240|  960|
+---------------------+---------+------+---------+---------+-----+
|Utilization (%)      |        0|     0|       ~0|       ~0|    0|
+---------------------+---------+------+---------+---------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +---------------------+----------+----+---+----+------------+------------+
    |    Variable Name    | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +---------------------+----------+----+---+----+------------+------------+
    |add_ln41_fu_148_p2   |         +|   0|  0|  10|           3|           1|
    |icmp_ln41_fu_142_p2  |      icmp|   0|  0|   9|           3|           4|
    |or_ln43_fu_171_p2    |        or|   0|  0|   4|           4|           1|
    |or_ln44_fu_187_p2    |        or|   0|  0|   4|           4|           2|
    |or_ln45_fu_197_p2    |        or|   0|  0|   4|           4|           2|
    |ap_enable_pp0        |       xor|   0|  0|   2|           1|           2|
    +---------------------+----------+----+---+----+------------+------------+
    |Total                |          |   0|  0|  33|          19|          12|
    +---------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +-----------------------------+----+-----------+-----+-----------+
    |             Name            | LUT| Input Size| Bits| Total Bits|
    +-----------------------------+----+-----------+-----+-----------+
    |RoundKey_address0            |  14|          3|    8|         24|
    |RoundKey_address1            |  14|          3|    8|         24|
    |ap_NS_fsm                    |  14|          3|    1|          3|
    |ap_done_int                  |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter0      |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter0_reg  |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter1      |   9|          2|    1|          2|
    |ap_sig_allocacmp_i_3         |   9|          2|    3|          6|
    |i_fu_46                      |   9|          2|    3|          6|
    |key_address0                 |  14|          3|    4|         12|
    |key_address1                 |  14|          3|    4|         12|
    +-----------------------------+----+-----------+-----+-----------+
    |Total                        | 124|         27|   35|         95|
    +-----------------------------+----+-----------+-----+-----------+

    * Register: 
    +-----------------------------+---+----+-----+-----------+
    |             Name            | FF| LUT| Bits| Const Bits|
    +-----------------------------+---+----+-----+-----------+
    |ap_CS_fsm                    |  2|   0|    2|          0|
    |ap_done_reg                  |  1|   0|    1|          0|
    |ap_enable_reg_pp0_iter0_reg  |  1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1      |  1|   0|    1|          0|
    |i_fu_46                      |  3|   0|    3|          0|
    |icmp_ln41_reg_214            |  1|   0|    1|          0|
    |shl_ln_reg_218               |  2|   0|    4|          2|
    |zext_ln42_reg_224            |  2|   0|   64|         62|
    |zext_ln43_reg_234            |  2|   0|   64|         62|
    |zext_ln44_reg_244            |  2|   0|   64|         62|
    |zext_ln45_reg_254            |  2|   0|   64|         62|
    +-----------------------------+---+----+-----+-----------+
    |Total                        | 19|   0|  269|        250|
    +-----------------------------+---+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-------------------+-----+-----+------------+--------------------------------------+--------------+
|     RTL Ports     | Dir | Bits|  Protocol  |             Source Object            |    C Type    |
+-------------------+-----+-----+------------+--------------------------------------+--------------+
|ap_clk             |   in|    1|  ap_ctrl_hs|  aes_encrypt_Pipeline_VITIS_LOOP_41_1|  return value|
|ap_rst             |   in|    1|  ap_ctrl_hs|  aes_encrypt_Pipeline_VITIS_LOOP_41_1|  return value|
|ap_start           |   in|    1|  ap_ctrl_hs|  aes_encrypt_Pipeline_VITIS_LOOP_41_1|  return value|
|ap_done            |  out|    1|  ap_ctrl_hs|  aes_encrypt_Pipeline_VITIS_LOOP_41_1|  return value|
|ap_idle            |  out|    1|  ap_ctrl_hs|  aes_encrypt_Pipeline_VITIS_LOOP_41_1|  return value|
|ap_ready           |  out|    1|  ap_ctrl_hs|  aes_encrypt_Pipeline_VITIS_LOOP_41_1|  return value|
|key_address0       |  out|    4|   ap_memory|                                   key|         array|
|key_ce0            |  out|    1|   ap_memory|                                   key|         array|
|key_q0             |   in|    8|   ap_memory|                                   key|         array|
|key_address1       |  out|    4|   ap_memory|                                   key|         array|
|key_ce1            |  out|    1|   ap_memory|                                   key|         array|
|key_q1             |   in|    8|   ap_memory|                                   key|         array|
|RoundKey_address0  |  out|    8|   ap_memory|                              RoundKey|         array|
|RoundKey_ce0       |  out|    1|   ap_memory|                              RoundKey|         array|
|RoundKey_we0       |  out|    1|   ap_memory|                              RoundKey|         array|
|RoundKey_d0        |  out|    8|   ap_memory|                              RoundKey|         array|
|RoundKey_address1  |  out|    8|   ap_memory|                              RoundKey|         array|
|RoundKey_ce1       |  out|    1|   ap_memory|                              RoundKey|         array|
|RoundKey_we1       |  out|    1|   ap_memory|                              RoundKey|         array|
|RoundKey_d1        |  out|    8|   ap_memory|                              RoundKey|         array|
+-------------------+-----+-----+------------+--------------------------------------+--------------+

