
lab12.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000001e4  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00005070  080001f0  080001f0  000101f0  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       000000f8  08005260  08005260  00015260  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08005358  08005358  00020074  2**0
                  CONTENTS
  4 .ARM          00000000  08005358  08005358  00020074  2**0
                  CONTENTS
  5 .preinit_array 00000000  08005358  08005358  00020074  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08005358  08005358  00015358  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  0800535c  0800535c  0001535c  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         00000074  20000000  08005360  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00001078  20000074  080053d4  00020074  2**2
                  ALLOC
 10 ._user_heap_stack 00000604  200010ec  080053d4  000210ec  2**0
                  ALLOC
 11 .ARM.attributes 00000029  00000000  00000000  00020074  2**0
                  CONTENTS, READONLY
 12 .debug_info   000132c6  00000000  00000000  0002009d  2**0
                  CONTENTS, READONLY, DEBUGGING
 13 .debug_abbrev 00002d32  00000000  00000000  00033363  2**0
                  CONTENTS, READONLY, DEBUGGING
 14 .debug_aranges 00001180  00000000  00000000  00036098  2**3
                  CONTENTS, READONLY, DEBUGGING
 15 .debug_ranges 00001028  00000000  00000000  00037218  2**3
                  CONTENTS, READONLY, DEBUGGING
 16 .debug_macro  0001ac54  00000000  00000000  00038240  2**0
                  CONTENTS, READONLY, DEBUGGING
 17 .debug_line   0000ea90  00000000  00000000  00052e94  2**0
                  CONTENTS, READONLY, DEBUGGING
 18 .debug_str    000a11e1  00000000  00000000  00061924  2**0
                  CONTENTS, READONLY, DEBUGGING
 19 .comment      0000007b  00000000  00000000  00102b05  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00004b90  00000000  00000000  00102b80  2**2
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

080001f0 <__do_global_dtors_aux>:
 80001f0:	b510      	push	{r4, lr}
 80001f2:	4c05      	ldr	r4, [pc, #20]	; (8000208 <__do_global_dtors_aux+0x18>)
 80001f4:	7823      	ldrb	r3, [r4, #0]
 80001f6:	b933      	cbnz	r3, 8000206 <__do_global_dtors_aux+0x16>
 80001f8:	4b04      	ldr	r3, [pc, #16]	; (800020c <__do_global_dtors_aux+0x1c>)
 80001fa:	b113      	cbz	r3, 8000202 <__do_global_dtors_aux+0x12>
 80001fc:	4804      	ldr	r0, [pc, #16]	; (8000210 <__do_global_dtors_aux+0x20>)
 80001fe:	f3af 8000 	nop.w
 8000202:	2301      	movs	r3, #1
 8000204:	7023      	strb	r3, [r4, #0]
 8000206:	bd10      	pop	{r4, pc}
 8000208:	20000074 	.word	0x20000074
 800020c:	00000000 	.word	0x00000000
 8000210:	08005248 	.word	0x08005248

08000214 <frame_dummy>:
 8000214:	b508      	push	{r3, lr}
 8000216:	4b03      	ldr	r3, [pc, #12]	; (8000224 <frame_dummy+0x10>)
 8000218:	b11b      	cbz	r3, 8000222 <frame_dummy+0xe>
 800021a:	4903      	ldr	r1, [pc, #12]	; (8000228 <frame_dummy+0x14>)
 800021c:	4803      	ldr	r0, [pc, #12]	; (800022c <frame_dummy+0x18>)
 800021e:	f3af 8000 	nop.w
 8000222:	bd08      	pop	{r3, pc}
 8000224:	00000000 	.word	0x00000000
 8000228:	20000078 	.word	0x20000078
 800022c:	08005248 	.word	0x08005248

08000230 <strlen>:
 8000230:	4603      	mov	r3, r0
 8000232:	f813 2b01 	ldrb.w	r2, [r3], #1
 8000236:	2a00      	cmp	r2, #0
 8000238:	d1fb      	bne.n	8000232 <strlen+0x2>
 800023a:	1a18      	subs	r0, r3, r0
 800023c:	3801      	subs	r0, #1
 800023e:	4770      	bx	lr

08000240 <vApplicationGetIdleTaskMemory>:
/* USER CODE BEGIN GET_IDLE_TASK_MEMORY */
static StaticTask_t xIdleTaskTCBBuffer;
static StackType_t xIdleStack[configMINIMAL_STACK_SIZE];
  
void vApplicationGetIdleTaskMemory( StaticTask_t **ppxIdleTaskTCBBuffer, StackType_t **ppxIdleTaskStackBuffer, uint32_t *pulIdleTaskStackSize )
{
 8000240:	b480      	push	{r7}
 8000242:	b085      	sub	sp, #20
 8000244:	af00      	add	r7, sp, #0
 8000246:	60f8      	str	r0, [r7, #12]
 8000248:	60b9      	str	r1, [r7, #8]
 800024a:	607a      	str	r2, [r7, #4]
  *ppxIdleTaskTCBBuffer = &xIdleTaskTCBBuffer;
 800024c:	68fb      	ldr	r3, [r7, #12]
 800024e:	4a06      	ldr	r2, [pc, #24]	; (8000268 <vApplicationGetIdleTaskMemory+0x28>)
 8000250:	601a      	str	r2, [r3, #0]
  *ppxIdleTaskStackBuffer = &xIdleStack[0];
 8000252:	68bb      	ldr	r3, [r7, #8]
 8000254:	4a05      	ldr	r2, [pc, #20]	; (800026c <vApplicationGetIdleTaskMemory+0x2c>)
 8000256:	601a      	str	r2, [r3, #0]
  *pulIdleTaskStackSize = configMINIMAL_STACK_SIZE;
 8000258:	687b      	ldr	r3, [r7, #4]
 800025a:	2280      	movs	r2, #128	; 0x80
 800025c:	601a      	str	r2, [r3, #0]
  /* place for user code */
}                   
 800025e:	bf00      	nop
 8000260:	3714      	adds	r7, #20
 8000262:	46bd      	mov	sp, r7
 8000264:	bc80      	pop	{r7}
 8000266:	4770      	bx	lr
 8000268:	20000090 	.word	0x20000090
 800026c:	200000e4 	.word	0x200000e4

08000270 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8000270:	b5b0      	push	{r4, r5, r7, lr}
 8000272:	b092      	sub	sp, #72	; 0x48
 8000274:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8000276:	f000 faef 	bl	8000858 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 800027a:	f000 f847 	bl	800030c <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 800027e:	f000 f8b5 	bl	80003ec <MX_GPIO_Init>
  MX_USART1_UART_Init();
 8000282:	f000 f889 	bl	8000398 <MX_USART1_UART_Init>
  /* start timers, add new ones, ... */
  /* USER CODE END RTOS_TIMERS */

  /* Create the queue(s) */
  /* definition and creation of myQueue01 */
  osMessageQDef(myQueue01, 16, uint16_t);
 8000286:	4b1b      	ldr	r3, [pc, #108]	; (80002f4 <main+0x84>)
 8000288:	f107 0438 	add.w	r4, r7, #56	; 0x38
 800028c:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 800028e:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}
  myQueue01Handle = osMessageCreate(osMessageQ(myQueue01), NULL);
 8000292:	f107 0338 	add.w	r3, r7, #56	; 0x38
 8000296:	2100      	movs	r1, #0
 8000298:	4618      	mov	r0, r3
 800029a:	f002 fa3a 	bl	8002712 <osMessageCreate>
 800029e:	4602      	mov	r2, r0
 80002a0:	4b15      	ldr	r3, [pc, #84]	; (80002f8 <main+0x88>)
 80002a2:	601a      	str	r2, [r3, #0]
  /* add queues, ... */
  /* USER CODE END RTOS_QUEUES */

  /* Create the thread(s) */
  /* definition and creation of MsgProducer */
  osThreadDef(MsgProducer, MsgProducerTask, osPriorityNormal, 0, 128);
 80002a4:	4b15      	ldr	r3, [pc, #84]	; (80002fc <main+0x8c>)
 80002a6:	f107 041c 	add.w	r4, r7, #28
 80002aa:	461d      	mov	r5, r3
 80002ac:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 80002ae:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 80002b0:	e895 0007 	ldmia.w	r5, {r0, r1, r2}
 80002b4:	e884 0007 	stmia.w	r4, {r0, r1, r2}
  MsgProducerHandle = osThreadCreate(osThread(MsgProducer), NULL);
 80002b8:	f107 031c 	add.w	r3, r7, #28
 80002bc:	2100      	movs	r1, #0
 80002be:	4618      	mov	r0, r3
 80002c0:	f002 f925 	bl	800250e <osThreadCreate>
 80002c4:	4602      	mov	r2, r0
 80002c6:	4b0e      	ldr	r3, [pc, #56]	; (8000300 <main+0x90>)
 80002c8:	601a      	str	r2, [r3, #0]

  /* definition and creation of MsgConsumer */
  osThreadDef(MsgConsumer, MsgConsumerTask, osPriorityLow, 0, 128);
 80002ca:	4b0e      	ldr	r3, [pc, #56]	; (8000304 <main+0x94>)
 80002cc:	463c      	mov	r4, r7
 80002ce:	461d      	mov	r5, r3
 80002d0:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 80002d2:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 80002d4:	e895 0007 	ldmia.w	r5, {r0, r1, r2}
 80002d8:	e884 0007 	stmia.w	r4, {r0, r1, r2}
  MsgConsumerHandle = osThreadCreate(osThread(MsgConsumer), NULL);
 80002dc:	463b      	mov	r3, r7
 80002de:	2100      	movs	r1, #0
 80002e0:	4618      	mov	r0, r3
 80002e2:	f002 f914 	bl	800250e <osThreadCreate>
 80002e6:	4602      	mov	r2, r0
 80002e8:	4b07      	ldr	r3, [pc, #28]	; (8000308 <main+0x98>)
 80002ea:	601a      	str	r2, [r3, #0]
  /* USER CODE BEGIN RTOS_THREADS */
  /* add threads, ... */
  /* USER CODE END RTOS_THREADS */

  /* Start scheduler */
  osKernelStart();
 80002ec:	f002 f908 	bl	8002500 <osKernelStart>

  /* We should never get here as control is now taken by the scheduler */
  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1)
 80002f0:	e7fe      	b.n	80002f0 <main+0x80>
 80002f2:	bf00      	nop
 80002f4:	08005260 	.word	0x08005260
 80002f8:	20001098 	.word	0x20001098
 80002fc:	0800527c 	.word	0x0800527c
 8000300:	20001050 	.word	0x20001050
 8000304:	080052a4 	.word	0x080052a4
 8000308:	2000104c 	.word	0x2000104c

0800030c <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 800030c:	b580      	push	{r7, lr}
 800030e:	b090      	sub	sp, #64	; 0x40
 8000310:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8000312:	f107 0318 	add.w	r3, r7, #24
 8000316:	2228      	movs	r2, #40	; 0x28
 8000318:	2100      	movs	r1, #0
 800031a:	4618      	mov	r0, r3
 800031c:	f004 fb83 	bl	8004a26 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8000320:	1d3b      	adds	r3, r7, #4
 8000322:	2200      	movs	r2, #0
 8000324:	601a      	str	r2, [r3, #0]
 8000326:	605a      	str	r2, [r3, #4]
 8000328:	609a      	str	r2, [r3, #8]
 800032a:	60da      	str	r2, [r3, #12]
 800032c:	611a      	str	r2, [r3, #16]

  /** Initializes the CPU, AHB and APB busses clocks
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSE;
 800032e:	2301      	movs	r3, #1
 8000330:	61bb      	str	r3, [r7, #24]
  RCC_OscInitStruct.HSEState = RCC_HSE_ON;
 8000332:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 8000336:	61fb      	str	r3, [r7, #28]
  RCC_OscInitStruct.HSEPredivValue = RCC_HSE_PREDIV_DIV1;
 8000338:	2300      	movs	r3, #0
 800033a:	623b      	str	r3, [r7, #32]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 800033c:	2301      	movs	r3, #1
 800033e:	62bb      	str	r3, [r7, #40]	; 0x28
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8000340:	2302      	movs	r3, #2
 8000342:	637b      	str	r3, [r7, #52]	; 0x34
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 8000344:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 8000348:	63bb      	str	r3, [r7, #56]	; 0x38
  RCC_OscInitStruct.PLL.PLLMUL = RCC_PLL_MUL9;
 800034a:	f44f 13e0 	mov.w	r3, #1835008	; 0x1c0000
 800034e:	63fb      	str	r3, [r7, #60]	; 0x3c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8000350:	f107 0318 	add.w	r3, r7, #24
 8000354:	4618      	mov	r0, r3
 8000356:	f000 fe03 	bl	8000f60 <HAL_RCC_OscConfig>
 800035a:	4603      	mov	r3, r0
 800035c:	2b00      	cmp	r3, #0
 800035e:	d001      	beq.n	8000364 <SystemClock_Config+0x58>
  {
    Error_Handler();
 8000360:	f000 f90c 	bl	800057c <Error_Handler>
  }
  /** Initializes the CPU, AHB and APB busses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8000364:	230f      	movs	r3, #15
 8000366:	607b      	str	r3, [r7, #4]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8000368:	2302      	movs	r3, #2
 800036a:	60bb      	str	r3, [r7, #8]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 800036c:	2300      	movs	r3, #0
 800036e:	60fb      	str	r3, [r7, #12]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV2;
 8000370:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8000374:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 8000376:	2300      	movs	r3, #0
 8000378:	617b      	str	r3, [r7, #20]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_2) != HAL_OK)
 800037a:	1d3b      	adds	r3, r7, #4
 800037c:	2102      	movs	r1, #2
 800037e:	4618      	mov	r0, r3
 8000380:	f001 f86e 	bl	8001460 <HAL_RCC_ClockConfig>
 8000384:	4603      	mov	r3, r0
 8000386:	2b00      	cmp	r3, #0
 8000388:	d001      	beq.n	800038e <SystemClock_Config+0x82>
  {
    Error_Handler();
 800038a:	f000 f8f7 	bl	800057c <Error_Handler>
  }
}
 800038e:	bf00      	nop
 8000390:	3740      	adds	r7, #64	; 0x40
 8000392:	46bd      	mov	sp, r7
 8000394:	bd80      	pop	{r7, pc}
	...

08000398 <MX_USART1_UART_Init>:
  * @brief USART1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART1_UART_Init(void)
{
 8000398:	b580      	push	{r7, lr}
 800039a:	af00      	add	r7, sp, #0
  /* USER CODE END USART1_Init 0 */

  /* USER CODE BEGIN USART1_Init 1 */

  /* USER CODE END USART1_Init 1 */
  huart1.Instance = USART1;
 800039c:	4b11      	ldr	r3, [pc, #68]	; (80003e4 <MX_USART1_UART_Init+0x4c>)
 800039e:	4a12      	ldr	r2, [pc, #72]	; (80003e8 <MX_USART1_UART_Init+0x50>)
 80003a0:	601a      	str	r2, [r3, #0]
  huart1.Init.BaudRate = 115200;
 80003a2:	4b10      	ldr	r3, [pc, #64]	; (80003e4 <MX_USART1_UART_Init+0x4c>)
 80003a4:	f44f 32e1 	mov.w	r2, #115200	; 0x1c200
 80003a8:	605a      	str	r2, [r3, #4]
  huart1.Init.WordLength = UART_WORDLENGTH_8B;
 80003aa:	4b0e      	ldr	r3, [pc, #56]	; (80003e4 <MX_USART1_UART_Init+0x4c>)
 80003ac:	2200      	movs	r2, #0
 80003ae:	609a      	str	r2, [r3, #8]
  huart1.Init.StopBits = UART_STOPBITS_1;
 80003b0:	4b0c      	ldr	r3, [pc, #48]	; (80003e4 <MX_USART1_UART_Init+0x4c>)
 80003b2:	2200      	movs	r2, #0
 80003b4:	60da      	str	r2, [r3, #12]
  huart1.Init.Parity = UART_PARITY_NONE;
 80003b6:	4b0b      	ldr	r3, [pc, #44]	; (80003e4 <MX_USART1_UART_Init+0x4c>)
 80003b8:	2200      	movs	r2, #0
 80003ba:	611a      	str	r2, [r3, #16]
  huart1.Init.Mode = UART_MODE_TX_RX;
 80003bc:	4b09      	ldr	r3, [pc, #36]	; (80003e4 <MX_USART1_UART_Init+0x4c>)
 80003be:	220c      	movs	r2, #12
 80003c0:	615a      	str	r2, [r3, #20]
  huart1.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 80003c2:	4b08      	ldr	r3, [pc, #32]	; (80003e4 <MX_USART1_UART_Init+0x4c>)
 80003c4:	2200      	movs	r2, #0
 80003c6:	619a      	str	r2, [r3, #24]
  huart1.Init.OverSampling = UART_OVERSAMPLING_16;
 80003c8:	4b06      	ldr	r3, [pc, #24]	; (80003e4 <MX_USART1_UART_Init+0x4c>)
 80003ca:	2200      	movs	r2, #0
 80003cc:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart1) != HAL_OK)
 80003ce:	4805      	ldr	r0, [pc, #20]	; (80003e4 <MX_USART1_UART_Init+0x4c>)
 80003d0:	f001 fc82 	bl	8001cd8 <HAL_UART_Init>
 80003d4:	4603      	mov	r3, r0
 80003d6:	2b00      	cmp	r3, #0
 80003d8:	d001      	beq.n	80003de <MX_USART1_UART_Init+0x46>
  {
    Error_Handler();
 80003da:	f000 f8cf 	bl	800057c <Error_Handler>
  }
  /* USER CODE BEGIN USART1_Init 2 */

  /* USER CODE END USART1_Init 2 */

}
 80003de:	bf00      	nop
 80003e0:	bd80      	pop	{r7, pc}
 80003e2:	bf00      	nop
 80003e4:	20001054 	.word	0x20001054
 80003e8:	40013800 	.word	0x40013800

080003ec <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 80003ec:	b480      	push	{r7}
 80003ee:	b083      	sub	sp, #12
 80003f0:	af00      	add	r7, sp, #0

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOD_CLK_ENABLE();
 80003f2:	4b0e      	ldr	r3, [pc, #56]	; (800042c <MX_GPIO_Init+0x40>)
 80003f4:	699b      	ldr	r3, [r3, #24]
 80003f6:	4a0d      	ldr	r2, [pc, #52]	; (800042c <MX_GPIO_Init+0x40>)
 80003f8:	f043 0320 	orr.w	r3, r3, #32
 80003fc:	6193      	str	r3, [r2, #24]
 80003fe:	4b0b      	ldr	r3, [pc, #44]	; (800042c <MX_GPIO_Init+0x40>)
 8000400:	699b      	ldr	r3, [r3, #24]
 8000402:	f003 0320 	and.w	r3, r3, #32
 8000406:	607b      	str	r3, [r7, #4]
 8000408:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 800040a:	4b08      	ldr	r3, [pc, #32]	; (800042c <MX_GPIO_Init+0x40>)
 800040c:	699b      	ldr	r3, [r3, #24]
 800040e:	4a07      	ldr	r2, [pc, #28]	; (800042c <MX_GPIO_Init+0x40>)
 8000410:	f043 0304 	orr.w	r3, r3, #4
 8000414:	6193      	str	r3, [r2, #24]
 8000416:	4b05      	ldr	r3, [pc, #20]	; (800042c <MX_GPIO_Init+0x40>)
 8000418:	699b      	ldr	r3, [r3, #24]
 800041a:	f003 0304 	and.w	r3, r3, #4
 800041e:	603b      	str	r3, [r7, #0]
 8000420:	683b      	ldr	r3, [r7, #0]

}
 8000422:	bf00      	nop
 8000424:	370c      	adds	r7, #12
 8000426:	46bd      	mov	sp, r7
 8000428:	bc80      	pop	{r7}
 800042a:	4770      	bx	lr
 800042c:	40021000 	.word	0x40021000

08000430 <MsgProducerTask>:
  * @param  argument: Not used 
  * @retval None
  */
/* USER CODE END Header_MsgProducerTask */
void MsgProducerTask(void const * argument)
{
 8000430:	b580      	push	{r7, lr}
 8000432:	b08a      	sub	sp, #40	; 0x28
 8000434:	af00      	add	r7, sp, #0
 8000436:	6078      	str	r0, [r7, #4]
//	  osMessagePut(myQueue01Handle, 2, osWaitForever);
//	  osDelay(2000);
//	  osMessagePut(myQueue01Handle, 4, osWaitForever);


	  osDelay(1000);
 8000438:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
 800043c:	f002 f8b3 	bl	80025a6 <osDelay>
	  mail = (mailStruct *)osMailAlloc(mail01Handle, osWaitForever);
 8000440:	4b1f      	ldr	r3, [pc, #124]	; (80004c0 <MsgProducerTask+0x90>)
 8000442:	681b      	ldr	r3, [r3, #0]
 8000444:	f04f 31ff 	mov.w	r1, #4294967295
 8000448:	4618      	mov	r0, r3
 800044a:	f002 f98b 	bl	8002764 <osMailAlloc>
 800044e:	6238      	str	r0, [r7, #32]
	  for(int i = 0; i < 4; i++){
 8000450:	2300      	movs	r3, #0
 8000452:	627b      	str	r3, [r7, #36]	; 0x24
 8000454:	e030      	b.n	80004b8 <MsgProducerTask+0x88>
		  if(key[i] == 0){
 8000456:	4a1b      	ldr	r2, [pc, #108]	; (80004c4 <MsgProducerTask+0x94>)
 8000458:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800045a:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800045e:	2b00      	cmp	r3, #0
 8000460:	d127      	bne.n	80004b2 <MsgProducerTask+0x82>
			  mail->var = i + 1;
 8000462:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8000464:	b29b      	uxth	r3, r3
 8000466:	3301      	adds	r3, #1
 8000468:	b29a      	uxth	r2, r3
 800046a:	6a3b      	ldr	r3, [r7, #32]
 800046c:	801a      	strh	r2, [r3, #0]
			  osMailPut(mail01Handle, mail);
 800046e:	4b14      	ldr	r3, [pc, #80]	; (80004c0 <MsgProducerTask+0x90>)
 8000470:	681b      	ldr	r3, [r3, #0]
 8000472:	6a39      	ldr	r1, [r7, #32]
 8000474:	4618      	mov	r0, r3
 8000476:	f002 f98b 	bl	8002790 <osMailPut>
			  sprintf(msg, "Producer produce: %d\r\n", i + 1);
 800047a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800047c:	1c5a      	adds	r2, r3, #1
 800047e:	f107 030c 	add.w	r3, r7, #12
 8000482:	4911      	ldr	r1, [pc, #68]	; (80004c8 <MsgProducerTask+0x98>)
 8000484:	4618      	mov	r0, r3
 8000486:	f004 fad7 	bl	8004a38 <siprintf>
			  HAL_UART_Transmit(&huart1, (uint8_t*)msg, strlen(msg), HAL_MAX_DELAY);
 800048a:	f107 030c 	add.w	r3, r7, #12
 800048e:	4618      	mov	r0, r3
 8000490:	f7ff fece 	bl	8000230 <strlen>
 8000494:	4603      	mov	r3, r0
 8000496:	b29a      	uxth	r2, r3
 8000498:	f107 010c 	add.w	r1, r7, #12
 800049c:	f04f 33ff 	mov.w	r3, #4294967295
 80004a0:	480a      	ldr	r0, [pc, #40]	; (80004cc <MsgProducerTask+0x9c>)
 80004a2:	f001 fc66 	bl	8001d72 <HAL_UART_Transmit>
			  key[i] = 1;
 80004a6:	4a07      	ldr	r2, [pc, #28]	; (80004c4 <MsgProducerTask+0x94>)
 80004a8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80004aa:	2101      	movs	r1, #1
 80004ac:	f842 1023 	str.w	r1, [r2, r3, lsl #2]
			  break;
 80004b0:	e005      	b.n	80004be <MsgProducerTask+0x8e>
	  for(int i = 0; i < 4; i++){
 80004b2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80004b4:	3301      	adds	r3, #1
 80004b6:	627b      	str	r3, [r7, #36]	; 0x24
 80004b8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80004ba:	2b03      	cmp	r3, #3
 80004bc:	ddcb      	ble.n	8000456 <MsgProducerTask+0x26>
	  osDelay(1000);
 80004be:	e7bb      	b.n	8000438 <MsgProducerTask+0x8>
 80004c0:	20001094 	.word	0x20001094
 80004c4:	200002e4 	.word	0x200002e4
 80004c8:	080052c0 	.word	0x080052c0
 80004cc:	20001054 	.word	0x20001054

080004d0 <MsgConsumerTask>:
* @param argument: Not used
* @retval None
*/
/* USER CODE END Header_MsgConsumerTask */
void MsgConsumerTask(void const * argument)
{
 80004d0:	b580      	push	{r7, lr}
 80004d2:	b08c      	sub	sp, #48	; 0x30
 80004d4:	af00      	add	r7, sp, #0
 80004d6:	6078      	str	r0, [r7, #4]
	mailStruct * pMail;
	char msg[20];
	/* Infinite loop */
	for(;;)
	{
		event = osMailGet(mail01Handle, osWaitForever);
 80004d8:	4b1b      	ldr	r3, [pc, #108]	; (8000548 <MsgConsumerTask+0x78>)
 80004da:	6819      	ldr	r1, [r3, #0]
 80004dc:	f107 0320 	add.w	r3, r7, #32
 80004e0:	f04f 32ff 	mov.w	r2, #4294967295
 80004e4:	4618      	mov	r0, r3
 80004e6:	f002 f991 	bl	800280c <osMailGet>
		if (event.status == osEventMail)
 80004ea:	6a3b      	ldr	r3, [r7, #32]
 80004ec:	2b20      	cmp	r3, #32
 80004ee:	d1f3      	bne.n	80004d8 <MsgConsumerTask+0x8>
		{
			pMail = event.value.p;
 80004f0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80004f2:	62fb      	str	r3, [r7, #44]	; 0x2c
			sprintf(msg, "Consumer consume: %d\r\n", pMail->var);
 80004f4:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80004f6:	881b      	ldrh	r3, [r3, #0]
 80004f8:	461a      	mov	r2, r3
 80004fa:	f107 030c 	add.w	r3, r7, #12
 80004fe:	4913      	ldr	r1, [pc, #76]	; (800054c <MsgConsumerTask+0x7c>)
 8000500:	4618      	mov	r0, r3
 8000502:	f004 fa99 	bl	8004a38 <siprintf>
			HAL_UART_Transmit(&huart1, (uint8_t*)msg, strlen(msg), HAL_MAX_DELAY);
 8000506:	f107 030c 	add.w	r3, r7, #12
 800050a:	4618      	mov	r0, r3
 800050c:	f7ff fe90 	bl	8000230 <strlen>
 8000510:	4603      	mov	r3, r0
 8000512:	b29a      	uxth	r2, r3
 8000514:	f107 010c 	add.w	r1, r7, #12
 8000518:	f04f 33ff 	mov.w	r3, #4294967295
 800051c:	480c      	ldr	r0, [pc, #48]	; (8000550 <MsgConsumerTask+0x80>)
 800051e:	f001 fc28 	bl	8001d72 <HAL_UART_Transmit>
			osMailFree(mail01Handle, pMail);
 8000522:	4b09      	ldr	r3, [pc, #36]	; (8000548 <MsgConsumerTask+0x78>)
 8000524:	681b      	ldr	r3, [r3, #0]
 8000526:	6af9      	ldr	r1, [r7, #44]	; 0x2c
 8000528:	4618      	mov	r0, r3
 800052a:	f002 f9e3 	bl	80028f4 <osMailFree>
			key[pMail->var - 1] = 0;
 800052e:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8000530:	881b      	ldrh	r3, [r3, #0]
 8000532:	3b01      	subs	r3, #1
 8000534:	4a07      	ldr	r2, [pc, #28]	; (8000554 <MsgConsumerTask+0x84>)
 8000536:	2100      	movs	r1, #0
 8000538:	f842 1023 	str.w	r1, [r2, r3, lsl #2]
			osDelay(2000);
 800053c:	f44f 60fa 	mov.w	r0, #2000	; 0x7d0
 8000540:	f002 f831 	bl	80025a6 <osDelay>
		event = osMailGet(mail01Handle, osWaitForever);
 8000544:	e7c8      	b.n	80004d8 <MsgConsumerTask+0x8>
 8000546:	bf00      	nop
 8000548:	20001094 	.word	0x20001094
 800054c:	080052d8 	.word	0x080052d8
 8000550:	20001054 	.word	0x20001054
 8000554:	200002e4 	.word	0x200002e4

08000558 <HAL_TIM_PeriodElapsedCallback>:
  * a global variable "uwTick" used as application time base.
  * @param  htim : TIM handle
  * @retval None
  */
void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim)
{
 8000558:	b580      	push	{r7, lr}
 800055a:	b082      	sub	sp, #8
 800055c:	af00      	add	r7, sp, #0
 800055e:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN Callback 0 */

  /* USER CODE END Callback 0 */
  if (htim->Instance == TIM3) {
 8000560:	687b      	ldr	r3, [r7, #4]
 8000562:	681b      	ldr	r3, [r3, #0]
 8000564:	4a04      	ldr	r2, [pc, #16]	; (8000578 <HAL_TIM_PeriodElapsedCallback+0x20>)
 8000566:	4293      	cmp	r3, r2
 8000568:	d101      	bne.n	800056e <HAL_TIM_PeriodElapsedCallback+0x16>
    HAL_IncTick();
 800056a:	f000 f98b 	bl	8000884 <HAL_IncTick>
  }
  /* USER CODE BEGIN Callback 1 */

  /* USER CODE END Callback 1 */
}
 800056e:	bf00      	nop
 8000570:	3708      	adds	r7, #8
 8000572:	46bd      	mov	sp, r7
 8000574:	bd80      	pop	{r7, pc}
 8000576:	bf00      	nop
 8000578:	40000400 	.word	0x40000400

0800057c <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 800057c:	b480      	push	{r7}
 800057e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */

  /* USER CODE END Error_Handler_Debug */
}
 8000580:	bf00      	nop
 8000582:	46bd      	mov	sp, r7
 8000584:	bc80      	pop	{r7}
 8000586:	4770      	bx	lr

08000588 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8000588:	b580      	push	{r7, lr}
 800058a:	b084      	sub	sp, #16
 800058c:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_AFIO_CLK_ENABLE();
 800058e:	4b18      	ldr	r3, [pc, #96]	; (80005f0 <HAL_MspInit+0x68>)
 8000590:	699b      	ldr	r3, [r3, #24]
 8000592:	4a17      	ldr	r2, [pc, #92]	; (80005f0 <HAL_MspInit+0x68>)
 8000594:	f043 0301 	orr.w	r3, r3, #1
 8000598:	6193      	str	r3, [r2, #24]
 800059a:	4b15      	ldr	r3, [pc, #84]	; (80005f0 <HAL_MspInit+0x68>)
 800059c:	699b      	ldr	r3, [r3, #24]
 800059e:	f003 0301 	and.w	r3, r3, #1
 80005a2:	60bb      	str	r3, [r7, #8]
 80005a4:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_PWR_CLK_ENABLE();
 80005a6:	4b12      	ldr	r3, [pc, #72]	; (80005f0 <HAL_MspInit+0x68>)
 80005a8:	69db      	ldr	r3, [r3, #28]
 80005aa:	4a11      	ldr	r2, [pc, #68]	; (80005f0 <HAL_MspInit+0x68>)
 80005ac:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 80005b0:	61d3      	str	r3, [r2, #28]
 80005b2:	4b0f      	ldr	r3, [pc, #60]	; (80005f0 <HAL_MspInit+0x68>)
 80005b4:	69db      	ldr	r3, [r3, #28]
 80005b6:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80005ba:	607b      	str	r3, [r7, #4]
 80005bc:	687b      	ldr	r3, [r7, #4]

  /* System interrupt init*/
  /* PendSV_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(PendSV_IRQn, 15, 0);
 80005be:	2200      	movs	r2, #0
 80005c0:	210f      	movs	r1, #15
 80005c2:	f06f 0001 	mvn.w	r0, #1
 80005c6:	f000 fa2e 	bl	8000a26 <HAL_NVIC_SetPriority>

  /** DISABLE: JTAG-DP Disabled and SW-DP Disabled
  */
  __HAL_AFIO_REMAP_SWJ_DISABLE();
 80005ca:	4b0a      	ldr	r3, [pc, #40]	; (80005f4 <HAL_MspInit+0x6c>)
 80005cc:	685b      	ldr	r3, [r3, #4]
 80005ce:	60fb      	str	r3, [r7, #12]
 80005d0:	68fb      	ldr	r3, [r7, #12]
 80005d2:	f023 63e0 	bic.w	r3, r3, #117440512	; 0x7000000
 80005d6:	60fb      	str	r3, [r7, #12]
 80005d8:	68fb      	ldr	r3, [r7, #12]
 80005da:	f043 6380 	orr.w	r3, r3, #67108864	; 0x4000000
 80005de:	60fb      	str	r3, [r7, #12]
 80005e0:	4a04      	ldr	r2, [pc, #16]	; (80005f4 <HAL_MspInit+0x6c>)
 80005e2:	68fb      	ldr	r3, [r7, #12]
 80005e4:	6053      	str	r3, [r2, #4]

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 80005e6:	bf00      	nop
 80005e8:	3710      	adds	r7, #16
 80005ea:	46bd      	mov	sp, r7
 80005ec:	bd80      	pop	{r7, pc}
 80005ee:	bf00      	nop
 80005f0:	40021000 	.word	0x40021000
 80005f4:	40010000 	.word	0x40010000

080005f8 <HAL_UART_MspInit>:
* This function configures the hardware resources used in this example
* @param huart: UART handle pointer
* @retval None
*/
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 80005f8:	b580      	push	{r7, lr}
 80005fa:	b088      	sub	sp, #32
 80005fc:	af00      	add	r7, sp, #0
 80005fe:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000600:	f107 0310 	add.w	r3, r7, #16
 8000604:	2200      	movs	r2, #0
 8000606:	601a      	str	r2, [r3, #0]
 8000608:	605a      	str	r2, [r3, #4]
 800060a:	609a      	str	r2, [r3, #8]
 800060c:	60da      	str	r2, [r3, #12]
  if(huart->Instance==USART1)
 800060e:	687b      	ldr	r3, [r7, #4]
 8000610:	681b      	ldr	r3, [r3, #0]
 8000612:	4a20      	ldr	r2, [pc, #128]	; (8000694 <HAL_UART_MspInit+0x9c>)
 8000614:	4293      	cmp	r3, r2
 8000616:	d139      	bne.n	800068c <HAL_UART_MspInit+0x94>
  {
  /* USER CODE BEGIN USART1_MspInit 0 */

  /* USER CODE END USART1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_USART1_CLK_ENABLE();
 8000618:	4b1f      	ldr	r3, [pc, #124]	; (8000698 <HAL_UART_MspInit+0xa0>)
 800061a:	699b      	ldr	r3, [r3, #24]
 800061c:	4a1e      	ldr	r2, [pc, #120]	; (8000698 <HAL_UART_MspInit+0xa0>)
 800061e:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8000622:	6193      	str	r3, [r2, #24]
 8000624:	4b1c      	ldr	r3, [pc, #112]	; (8000698 <HAL_UART_MspInit+0xa0>)
 8000626:	699b      	ldr	r3, [r3, #24]
 8000628:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 800062c:	60fb      	str	r3, [r7, #12]
 800062e:	68fb      	ldr	r3, [r7, #12]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8000630:	4b19      	ldr	r3, [pc, #100]	; (8000698 <HAL_UART_MspInit+0xa0>)
 8000632:	699b      	ldr	r3, [r3, #24]
 8000634:	4a18      	ldr	r2, [pc, #96]	; (8000698 <HAL_UART_MspInit+0xa0>)
 8000636:	f043 0304 	orr.w	r3, r3, #4
 800063a:	6193      	str	r3, [r2, #24]
 800063c:	4b16      	ldr	r3, [pc, #88]	; (8000698 <HAL_UART_MspInit+0xa0>)
 800063e:	699b      	ldr	r3, [r3, #24]
 8000640:	f003 0304 	and.w	r3, r3, #4
 8000644:	60bb      	str	r3, [r7, #8]
 8000646:	68bb      	ldr	r3, [r7, #8]
    /**USART1 GPIO Configuration
    PA9     ------> USART1_TX
    PA10     ------> USART1_RX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_9;
 8000648:	f44f 7300 	mov.w	r3, #512	; 0x200
 800064c:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800064e:	2302      	movs	r3, #2
 8000650:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 8000652:	2303      	movs	r3, #3
 8000654:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000656:	f107 0310 	add.w	r3, r7, #16
 800065a:	4619      	mov	r1, r3
 800065c:	480f      	ldr	r0, [pc, #60]	; (800069c <HAL_UART_MspInit+0xa4>)
 800065e:	f000 fb15 	bl	8000c8c <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_10;
 8000662:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8000666:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8000668:	2300      	movs	r3, #0
 800066a:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800066c:	2300      	movs	r3, #0
 800066e:	61bb      	str	r3, [r7, #24]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000670:	f107 0310 	add.w	r3, r7, #16
 8000674:	4619      	mov	r1, r3
 8000676:	4809      	ldr	r0, [pc, #36]	; (800069c <HAL_UART_MspInit+0xa4>)
 8000678:	f000 fb08 	bl	8000c8c <HAL_GPIO_Init>

    /* USART1 interrupt Init */
    HAL_NVIC_SetPriority(USART1_IRQn, 5, 0);
 800067c:	2200      	movs	r2, #0
 800067e:	2105      	movs	r1, #5
 8000680:	2025      	movs	r0, #37	; 0x25
 8000682:	f000 f9d0 	bl	8000a26 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USART1_IRQn);
 8000686:	2025      	movs	r0, #37	; 0x25
 8000688:	f000 f9e9 	bl	8000a5e <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN USART1_MspInit 1 */

  /* USER CODE END USART1_MspInit 1 */
  }

}
 800068c:	bf00      	nop
 800068e:	3720      	adds	r7, #32
 8000690:	46bd      	mov	sp, r7
 8000692:	bd80      	pop	{r7, pc}
 8000694:	40013800 	.word	0x40013800
 8000698:	40021000 	.word	0x40021000
 800069c:	40010800 	.word	0x40010800

080006a0 <HAL_InitTick>:
  *         reset by HAL_Init() or at any time when clock is configured, by HAL_RCC_ClockConfig().
  * @param  TickPriority: Tick interrupt priority.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 80006a0:	b580      	push	{r7, lr}
 80006a2:	b08c      	sub	sp, #48	; 0x30
 80006a4:	af00      	add	r7, sp, #0
 80006a6:	6078      	str	r0, [r7, #4]
  RCC_ClkInitTypeDef    clkconfig;
  uint32_t              uwTimclock = 0;
 80006a8:	2300      	movs	r3, #0
 80006aa:	62fb      	str	r3, [r7, #44]	; 0x2c
  uint32_t              uwPrescalerValue = 0;
 80006ac:	2300      	movs	r3, #0
 80006ae:	62bb      	str	r3, [r7, #40]	; 0x28
  uint32_t              pFLatency;

  /*Configure the TIM3 IRQ priority */
  HAL_NVIC_SetPriority(TIM3_IRQn, TickPriority ,0);
 80006b0:	2200      	movs	r2, #0
 80006b2:	6879      	ldr	r1, [r7, #4]
 80006b4:	201d      	movs	r0, #29
 80006b6:	f000 f9b6 	bl	8000a26 <HAL_NVIC_SetPriority>

  /* Enable the TIM3 global Interrupt */
  HAL_NVIC_EnableIRQ(TIM3_IRQn);
 80006ba:	201d      	movs	r0, #29
 80006bc:	f000 f9cf 	bl	8000a5e <HAL_NVIC_EnableIRQ>

  /* Enable TIM3 clock */
  __HAL_RCC_TIM3_CLK_ENABLE();
 80006c0:	4b1f      	ldr	r3, [pc, #124]	; (8000740 <HAL_InitTick+0xa0>)
 80006c2:	69db      	ldr	r3, [r3, #28]
 80006c4:	4a1e      	ldr	r2, [pc, #120]	; (8000740 <HAL_InitTick+0xa0>)
 80006c6:	f043 0302 	orr.w	r3, r3, #2
 80006ca:	61d3      	str	r3, [r2, #28]
 80006cc:	4b1c      	ldr	r3, [pc, #112]	; (8000740 <HAL_InitTick+0xa0>)
 80006ce:	69db      	ldr	r3, [r3, #28]
 80006d0:	f003 0302 	and.w	r3, r3, #2
 80006d4:	60fb      	str	r3, [r7, #12]
 80006d6:	68fb      	ldr	r3, [r7, #12]

  /* Get clock configuration */
  HAL_RCC_GetClockConfig(&clkconfig, &pFLatency);
 80006d8:	f107 0210 	add.w	r2, r7, #16
 80006dc:	f107 0314 	add.w	r3, r7, #20
 80006e0:	4611      	mov	r1, r2
 80006e2:	4618      	mov	r0, r3
 80006e4:	f001 f83a 	bl	800175c <HAL_RCC_GetClockConfig>

  /* Compute TIM3 clock */
  uwTimclock = 2*HAL_RCC_GetPCLK1Freq();
 80006e8:	f001 f810 	bl	800170c <HAL_RCC_GetPCLK1Freq>
 80006ec:	4603      	mov	r3, r0
 80006ee:	005b      	lsls	r3, r3, #1
 80006f0:	62fb      	str	r3, [r7, #44]	; 0x2c

  /* Compute the prescaler value to have TIM3 counter clock equal to 1MHz */
  uwPrescalerValue = (uint32_t) ((uwTimclock / 1000000) - 1);
 80006f2:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80006f4:	4a13      	ldr	r2, [pc, #76]	; (8000744 <HAL_InitTick+0xa4>)
 80006f6:	fba2 2303 	umull	r2, r3, r2, r3
 80006fa:	0c9b      	lsrs	r3, r3, #18
 80006fc:	3b01      	subs	r3, #1
 80006fe:	62bb      	str	r3, [r7, #40]	; 0x28

  /* Initialize TIM3 */
  htim3.Instance = TIM3;
 8000700:	4b11      	ldr	r3, [pc, #68]	; (8000748 <HAL_InitTick+0xa8>)
 8000702:	4a12      	ldr	r2, [pc, #72]	; (800074c <HAL_InitTick+0xac>)
 8000704:	601a      	str	r2, [r3, #0]
  + Period = [(TIM3CLK/1000) - 1]. to have a (1/1000) s time base.
  + Prescaler = (uwTimclock/1000000 - 1) to have a 1MHz counter clock.
  + ClockDivision = 0
  + Counter direction = Up
  */
  htim3.Init.Period = (1000000 / 1000) - 1;
 8000706:	4b10      	ldr	r3, [pc, #64]	; (8000748 <HAL_InitTick+0xa8>)
 8000708:	f240 32e7 	movw	r2, #999	; 0x3e7
 800070c:	60da      	str	r2, [r3, #12]
  htim3.Init.Prescaler = uwPrescalerValue;
 800070e:	4a0e      	ldr	r2, [pc, #56]	; (8000748 <HAL_InitTick+0xa8>)
 8000710:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8000712:	6053      	str	r3, [r2, #4]
  htim3.Init.ClockDivision = 0;
 8000714:	4b0c      	ldr	r3, [pc, #48]	; (8000748 <HAL_InitTick+0xa8>)
 8000716:	2200      	movs	r2, #0
 8000718:	611a      	str	r2, [r3, #16]
  htim3.Init.CounterMode = TIM_COUNTERMODE_UP;
 800071a:	4b0b      	ldr	r3, [pc, #44]	; (8000748 <HAL_InitTick+0xa8>)
 800071c:	2200      	movs	r2, #0
 800071e:	609a      	str	r2, [r3, #8]
  if(HAL_TIM_Base_Init(&htim3) == HAL_OK)
 8000720:	4809      	ldr	r0, [pc, #36]	; (8000748 <HAL_InitTick+0xa8>)
 8000722:	f001 f869 	bl	80017f8 <HAL_TIM_Base_Init>
 8000726:	4603      	mov	r3, r0
 8000728:	2b00      	cmp	r3, #0
 800072a:	d104      	bne.n	8000736 <HAL_InitTick+0x96>
  {
    /* Start the TIM time Base generation in interrupt mode */
    return HAL_TIM_Base_Start_IT(&htim3);
 800072c:	4806      	ldr	r0, [pc, #24]	; (8000748 <HAL_InitTick+0xa8>)
 800072e:	f001 f8bb 	bl	80018a8 <HAL_TIM_Base_Start_IT>
 8000732:	4603      	mov	r3, r0
 8000734:	e000      	b.n	8000738 <HAL_InitTick+0x98>
  }

  /* Return function status */
  return HAL_ERROR;
 8000736:	2301      	movs	r3, #1
}
 8000738:	4618      	mov	r0, r3
 800073a:	3730      	adds	r7, #48	; 0x30
 800073c:	46bd      	mov	sp, r7
 800073e:	bd80      	pop	{r7, pc}
 8000740:	40021000 	.word	0x40021000
 8000744:	431bde83 	.word	0x431bde83
 8000748:	2000109c 	.word	0x2000109c
 800074c:	40000400 	.word	0x40000400

08000750 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8000750:	b480      	push	{r7}
 8000752:	af00      	add	r7, sp, #0

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */

  /* USER CODE END NonMaskableInt_IRQn 1 */
}
 8000754:	bf00      	nop
 8000756:	46bd      	mov	sp, r7
 8000758:	bc80      	pop	{r7}
 800075a:	4770      	bx	lr

0800075c <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 800075c:	b480      	push	{r7}
 800075e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8000760:	e7fe      	b.n	8000760 <HardFault_Handler+0x4>

08000762 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8000762:	b480      	push	{r7}
 8000764:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8000766:	e7fe      	b.n	8000766 <MemManage_Handler+0x4>

08000768 <BusFault_Handler>:

/**
  * @brief This function handles Prefetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8000768:	b480      	push	{r7}
 800076a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 800076c:	e7fe      	b.n	800076c <BusFault_Handler+0x4>

0800076e <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 800076e:	b480      	push	{r7}
 8000770:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8000772:	e7fe      	b.n	8000772 <UsageFault_Handler+0x4>

08000774 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8000774:	b480      	push	{r7}
 8000776:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8000778:	bf00      	nop
 800077a:	46bd      	mov	sp, r7
 800077c:	bc80      	pop	{r7}
 800077e:	4770      	bx	lr

08000780 <TIM3_IRQHandler>:

/**
  * @brief This function handles TIM3 global interrupt.
  */
void TIM3_IRQHandler(void)
{
 8000780:	b580      	push	{r7, lr}
 8000782:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM3_IRQn 0 */

  /* USER CODE END TIM3_IRQn 0 */
  HAL_TIM_IRQHandler(&htim3);
 8000784:	4802      	ldr	r0, [pc, #8]	; (8000790 <TIM3_IRQHandler+0x10>)
 8000786:	f001 f8ef 	bl	8001968 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM3_IRQn 1 */

  /* USER CODE END TIM3_IRQn 1 */
}
 800078a:	bf00      	nop
 800078c:	bd80      	pop	{r7, pc}
 800078e:	bf00      	nop
 8000790:	2000109c 	.word	0x2000109c

08000794 <USART1_IRQHandler>:

/**
  * @brief This function handles USART1 global interrupt.
  */
void USART1_IRQHandler(void)
{
 8000794:	b580      	push	{r7, lr}
 8000796:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USART1_IRQn 0 */

  /* USER CODE END USART1_IRQn 0 */
  HAL_UART_IRQHandler(&huart1);
 8000798:	4802      	ldr	r0, [pc, #8]	; (80007a4 <USART1_IRQHandler+0x10>)
 800079a:	f001 fb7d 	bl	8001e98 <HAL_UART_IRQHandler>
  /* USER CODE BEGIN USART1_IRQn 1 */

  /* USER CODE END USART1_IRQn 1 */
}
 800079e:	bf00      	nop
 80007a0:	bd80      	pop	{r7, pc}
 80007a2:	bf00      	nop
 80007a4:	20001054 	.word	0x20001054

080007a8 <_sbrk>:
/**
 _sbrk
 Increase program data space. Malloc and related functions depend on this
**/
caddr_t _sbrk(int incr)
{
 80007a8:	b580      	push	{r7, lr}
 80007aa:	b084      	sub	sp, #16
 80007ac:	af00      	add	r7, sp, #0
 80007ae:	6078      	str	r0, [r7, #4]
	extern char end asm("end");
	static char *heap_end;
	char *prev_heap_end;

	if (heap_end == 0)
 80007b0:	4b11      	ldr	r3, [pc, #68]	; (80007f8 <_sbrk+0x50>)
 80007b2:	681b      	ldr	r3, [r3, #0]
 80007b4:	2b00      	cmp	r3, #0
 80007b6:	d102      	bne.n	80007be <_sbrk+0x16>
		heap_end = &end;
 80007b8:	4b0f      	ldr	r3, [pc, #60]	; (80007f8 <_sbrk+0x50>)
 80007ba:	4a10      	ldr	r2, [pc, #64]	; (80007fc <_sbrk+0x54>)
 80007bc:	601a      	str	r2, [r3, #0]

	prev_heap_end = heap_end;
 80007be:	4b0e      	ldr	r3, [pc, #56]	; (80007f8 <_sbrk+0x50>)
 80007c0:	681b      	ldr	r3, [r3, #0]
 80007c2:	60fb      	str	r3, [r7, #12]
	if (heap_end + incr > stack_ptr)
 80007c4:	4b0c      	ldr	r3, [pc, #48]	; (80007f8 <_sbrk+0x50>)
 80007c6:	681a      	ldr	r2, [r3, #0]
 80007c8:	687b      	ldr	r3, [r7, #4]
 80007ca:	4413      	add	r3, r2
 80007cc:	466a      	mov	r2, sp
 80007ce:	4293      	cmp	r3, r2
 80007d0:	d907      	bls.n	80007e2 <_sbrk+0x3a>
	{
		errno = ENOMEM;
 80007d2:	f004 f8f3 	bl	80049bc <__errno>
 80007d6:	4602      	mov	r2, r0
 80007d8:	230c      	movs	r3, #12
 80007da:	6013      	str	r3, [r2, #0]
		return (caddr_t) -1;
 80007dc:	f04f 33ff 	mov.w	r3, #4294967295
 80007e0:	e006      	b.n	80007f0 <_sbrk+0x48>
	}

	heap_end += incr;
 80007e2:	4b05      	ldr	r3, [pc, #20]	; (80007f8 <_sbrk+0x50>)
 80007e4:	681a      	ldr	r2, [r3, #0]
 80007e6:	687b      	ldr	r3, [r7, #4]
 80007e8:	4413      	add	r3, r2
 80007ea:	4a03      	ldr	r2, [pc, #12]	; (80007f8 <_sbrk+0x50>)
 80007ec:	6013      	str	r3, [r2, #0]

	return (caddr_t) prev_heap_end;
 80007ee:	68fb      	ldr	r3, [r7, #12]
}
 80007f0:	4618      	mov	r0, r3
 80007f2:	3710      	adds	r7, #16
 80007f4:	46bd      	mov	sp, r7
 80007f6:	bd80      	pop	{r7, pc}
 80007f8:	200002f4 	.word	0x200002f4
 80007fc:	200010f0 	.word	0x200010f0

08000800 <SystemInit>:
  * @note   This function should be used only after reset.
  * @param  None
  * @retval None
  */
void SystemInit (void)
{
 8000800:	b480      	push	{r7}
 8000802:	af00      	add	r7, sp, #0

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM. */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8000804:	bf00      	nop
 8000806:	46bd      	mov	sp, r7
 8000808:	bc80      	pop	{r7}
 800080a:	4770      	bx	lr

0800080c <Reset_Handler>:
  .weak Reset_Handler
  .type Reset_Handler, %function
Reset_Handler:

/* Copy the data segment initializers from flash to SRAM */
  movs r1, #0
 800080c:	2100      	movs	r1, #0
  b LoopCopyDataInit
 800080e:	e003      	b.n	8000818 <LoopCopyDataInit>

08000810 <CopyDataInit>:

CopyDataInit:
  ldr r3, =_sidata
 8000810:	4b0b      	ldr	r3, [pc, #44]	; (8000840 <LoopFillZerobss+0x14>)
  ldr r3, [r3, r1]
 8000812:	585b      	ldr	r3, [r3, r1]
  str r3, [r0, r1]
 8000814:	5043      	str	r3, [r0, r1]
  adds r1, r1, #4
 8000816:	3104      	adds	r1, #4

08000818 <LoopCopyDataInit>:

LoopCopyDataInit:
  ldr r0, =_sdata
 8000818:	480a      	ldr	r0, [pc, #40]	; (8000844 <LoopFillZerobss+0x18>)
  ldr r3, =_edata
 800081a:	4b0b      	ldr	r3, [pc, #44]	; (8000848 <LoopFillZerobss+0x1c>)
  adds r2, r0, r1
 800081c:	1842      	adds	r2, r0, r1
  cmp r2, r3
 800081e:	429a      	cmp	r2, r3
  bcc CopyDataInit
 8000820:	d3f6      	bcc.n	8000810 <CopyDataInit>
  ldr r2, =_sbss
 8000822:	4a0a      	ldr	r2, [pc, #40]	; (800084c <LoopFillZerobss+0x20>)
  b LoopFillZerobss
 8000824:	e002      	b.n	800082c <LoopFillZerobss>

08000826 <FillZerobss>:
/* Zero fill the bss segment. */
FillZerobss:
  movs r3, #0
 8000826:	2300      	movs	r3, #0
  str r3, [r2], #4
 8000828:	f842 3b04 	str.w	r3, [r2], #4

0800082c <LoopFillZerobss>:

LoopFillZerobss:
  ldr r3, = _ebss
 800082c:	4b08      	ldr	r3, [pc, #32]	; (8000850 <LoopFillZerobss+0x24>)
  cmp r2, r3
 800082e:	429a      	cmp	r2, r3
  bcc FillZerobss
 8000830:	d3f9      	bcc.n	8000826 <FillZerobss>

/* Call the clock system intitialization function.*/
    bl  SystemInit
 8000832:	f7ff ffe5 	bl	8000800 <SystemInit>
/* Call static constructors */
    bl __libc_init_array
 8000836:	f004 f8c7 	bl	80049c8 <__libc_init_array>
/* Call the application's entry point.*/
  bl main
 800083a:	f7ff fd19 	bl	8000270 <main>
  bx lr
 800083e:	4770      	bx	lr
  ldr r3, =_sidata
 8000840:	08005360 	.word	0x08005360
  ldr r0, =_sdata
 8000844:	20000000 	.word	0x20000000
  ldr r3, =_edata
 8000848:	20000074 	.word	0x20000074
  ldr r2, =_sbss
 800084c:	20000074 	.word	0x20000074
  ldr r3, = _ebss
 8000850:	200010ec 	.word	0x200010ec

08000854 <ADC1_2_IRQHandler>:
 * @retval : None
*/
    .section .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b Infinite_Loop
 8000854:	e7fe      	b.n	8000854 <ADC1_2_IRQHandler>
	...

08000858 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8000858:	b580      	push	{r7, lr}
 800085a:	af00      	add	r7, sp, #0
    defined(STM32F102x6) || defined(STM32F102xB) || \
    defined(STM32F103x6) || defined(STM32F103xB) || defined(STM32F103xE) || defined(STM32F103xG) || \
    defined(STM32F105xC) || defined(STM32F107xC)

  /* Prefetch buffer is not available on value line devices */
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 800085c:	4b08      	ldr	r3, [pc, #32]	; (8000880 <HAL_Init+0x28>)
 800085e:	681b      	ldr	r3, [r3, #0]
 8000860:	4a07      	ldr	r2, [pc, #28]	; (8000880 <HAL_Init+0x28>)
 8000862:	f043 0310 	orr.w	r3, r3, #16
 8000866:	6013      	str	r3, [r2, #0]
#endif
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8000868:	2003      	movs	r0, #3
 800086a:	f000 f8d1 	bl	8000a10 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 800086e:	2000      	movs	r0, #0
 8000870:	f7ff ff16 	bl	80006a0 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 8000874:	f7ff fe88 	bl	8000588 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8000878:	2300      	movs	r3, #0
}
 800087a:	4618      	mov	r0, r3
 800087c:	bd80      	pop	{r7, pc}
 800087e:	bf00      	nop
 8000880:	40022000 	.word	0x40022000

08000884 <HAL_IncTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8000884:	b480      	push	{r7}
 8000886:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8000888:	4b05      	ldr	r3, [pc, #20]	; (80008a0 <HAL_IncTick+0x1c>)
 800088a:	781b      	ldrb	r3, [r3, #0]
 800088c:	461a      	mov	r2, r3
 800088e:	4b05      	ldr	r3, [pc, #20]	; (80008a4 <HAL_IncTick+0x20>)
 8000890:	681b      	ldr	r3, [r3, #0]
 8000892:	4413      	add	r3, r2
 8000894:	4a03      	ldr	r2, [pc, #12]	; (80008a4 <HAL_IncTick+0x20>)
 8000896:	6013      	str	r3, [r2, #0]
}
 8000898:	bf00      	nop
 800089a:	46bd      	mov	sp, r7
 800089c:	bc80      	pop	{r7}
 800089e:	4770      	bx	lr
 80008a0:	20000008 	.word	0x20000008
 80008a4:	200010e4 	.word	0x200010e4

080008a8 <HAL_GetTick>:
  * @note  This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 80008a8:	b480      	push	{r7}
 80008aa:	af00      	add	r7, sp, #0
  return uwTick;
 80008ac:	4b02      	ldr	r3, [pc, #8]	; (80008b8 <HAL_GetTick+0x10>)
 80008ae:	681b      	ldr	r3, [r3, #0]
}
 80008b0:	4618      	mov	r0, r3
 80008b2:	46bd      	mov	sp, r7
 80008b4:	bc80      	pop	{r7}
 80008b6:	4770      	bx	lr
 80008b8:	200010e4 	.word	0x200010e4

080008bc <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 80008bc:	b480      	push	{r7}
 80008be:	b085      	sub	sp, #20
 80008c0:	af00      	add	r7, sp, #0
 80008c2:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 80008c4:	687b      	ldr	r3, [r7, #4]
 80008c6:	f003 0307 	and.w	r3, r3, #7
 80008ca:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 80008cc:	4b0c      	ldr	r3, [pc, #48]	; (8000900 <__NVIC_SetPriorityGrouping+0x44>)
 80008ce:	68db      	ldr	r3, [r3, #12]
 80008d0:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 80008d2:	68ba      	ldr	r2, [r7, #8]
 80008d4:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 80008d8:	4013      	ands	r3, r2
 80008da:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos) );               /* Insert write key and priority group */
 80008dc:	68fb      	ldr	r3, [r7, #12]
 80008de:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 80008e0:	68bb      	ldr	r3, [r7, #8]
 80008e2:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 80008e4:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 80008e8:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 80008ec:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 80008ee:	4a04      	ldr	r2, [pc, #16]	; (8000900 <__NVIC_SetPriorityGrouping+0x44>)
 80008f0:	68bb      	ldr	r3, [r7, #8]
 80008f2:	60d3      	str	r3, [r2, #12]
}
 80008f4:	bf00      	nop
 80008f6:	3714      	adds	r7, #20
 80008f8:	46bd      	mov	sp, r7
 80008fa:	bc80      	pop	{r7}
 80008fc:	4770      	bx	lr
 80008fe:	bf00      	nop
 8000900:	e000ed00 	.word	0xe000ed00

08000904 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8000904:	b480      	push	{r7}
 8000906:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8000908:	4b04      	ldr	r3, [pc, #16]	; (800091c <__NVIC_GetPriorityGrouping+0x18>)
 800090a:	68db      	ldr	r3, [r3, #12]
 800090c:	0a1b      	lsrs	r3, r3, #8
 800090e:	f003 0307 	and.w	r3, r3, #7
}
 8000912:	4618      	mov	r0, r3
 8000914:	46bd      	mov	sp, r7
 8000916:	bc80      	pop	{r7}
 8000918:	4770      	bx	lr
 800091a:	bf00      	nop
 800091c:	e000ed00 	.word	0xe000ed00

08000920 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8000920:	b480      	push	{r7}
 8000922:	b083      	sub	sp, #12
 8000924:	af00      	add	r7, sp, #0
 8000926:	4603      	mov	r3, r0
 8000928:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 800092a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800092e:	2b00      	cmp	r3, #0
 8000930:	db0b      	blt.n	800094a <__NVIC_EnableIRQ+0x2a>
  {
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8000932:	79fb      	ldrb	r3, [r7, #7]
 8000934:	f003 021f 	and.w	r2, r3, #31
 8000938:	4906      	ldr	r1, [pc, #24]	; (8000954 <__NVIC_EnableIRQ+0x34>)
 800093a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800093e:	095b      	lsrs	r3, r3, #5
 8000940:	2001      	movs	r0, #1
 8000942:	fa00 f202 	lsl.w	r2, r0, r2
 8000946:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  }
}
 800094a:	bf00      	nop
 800094c:	370c      	adds	r7, #12
 800094e:	46bd      	mov	sp, r7
 8000950:	bc80      	pop	{r7}
 8000952:	4770      	bx	lr
 8000954:	e000e100 	.word	0xe000e100

08000958 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8000958:	b480      	push	{r7}
 800095a:	b083      	sub	sp, #12
 800095c:	af00      	add	r7, sp, #0
 800095e:	4603      	mov	r3, r0
 8000960:	6039      	str	r1, [r7, #0]
 8000962:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8000964:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000968:	2b00      	cmp	r3, #0
 800096a:	db0a      	blt.n	8000982 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 800096c:	683b      	ldr	r3, [r7, #0]
 800096e:	b2da      	uxtb	r2, r3
 8000970:	490c      	ldr	r1, [pc, #48]	; (80009a4 <__NVIC_SetPriority+0x4c>)
 8000972:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000976:	0112      	lsls	r2, r2, #4
 8000978:	b2d2      	uxtb	r2, r2
 800097a:	440b      	add	r3, r1
 800097c:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8000980:	e00a      	b.n	8000998 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8000982:	683b      	ldr	r3, [r7, #0]
 8000984:	b2da      	uxtb	r2, r3
 8000986:	4908      	ldr	r1, [pc, #32]	; (80009a8 <__NVIC_SetPriority+0x50>)
 8000988:	79fb      	ldrb	r3, [r7, #7]
 800098a:	f003 030f 	and.w	r3, r3, #15
 800098e:	3b04      	subs	r3, #4
 8000990:	0112      	lsls	r2, r2, #4
 8000992:	b2d2      	uxtb	r2, r2
 8000994:	440b      	add	r3, r1
 8000996:	761a      	strb	r2, [r3, #24]
}
 8000998:	bf00      	nop
 800099a:	370c      	adds	r7, #12
 800099c:	46bd      	mov	sp, r7
 800099e:	bc80      	pop	{r7}
 80009a0:	4770      	bx	lr
 80009a2:	bf00      	nop
 80009a4:	e000e100 	.word	0xe000e100
 80009a8:	e000ed00 	.word	0xe000ed00

080009ac <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 80009ac:	b480      	push	{r7}
 80009ae:	b089      	sub	sp, #36	; 0x24
 80009b0:	af00      	add	r7, sp, #0
 80009b2:	60f8      	str	r0, [r7, #12]
 80009b4:	60b9      	str	r1, [r7, #8]
 80009b6:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 80009b8:	68fb      	ldr	r3, [r7, #12]
 80009ba:	f003 0307 	and.w	r3, r3, #7
 80009be:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 80009c0:	69fb      	ldr	r3, [r7, #28]
 80009c2:	f1c3 0307 	rsb	r3, r3, #7
 80009c6:	2b04      	cmp	r3, #4
 80009c8:	bf28      	it	cs
 80009ca:	2304      	movcs	r3, #4
 80009cc:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 80009ce:	69fb      	ldr	r3, [r7, #28]
 80009d0:	3304      	adds	r3, #4
 80009d2:	2b06      	cmp	r3, #6
 80009d4:	d902      	bls.n	80009dc <NVIC_EncodePriority+0x30>
 80009d6:	69fb      	ldr	r3, [r7, #28]
 80009d8:	3b03      	subs	r3, #3
 80009da:	e000      	b.n	80009de <NVIC_EncodePriority+0x32>
 80009dc:	2300      	movs	r3, #0
 80009de:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80009e0:	f04f 32ff 	mov.w	r2, #4294967295
 80009e4:	69bb      	ldr	r3, [r7, #24]
 80009e6:	fa02 f303 	lsl.w	r3, r2, r3
 80009ea:	43da      	mvns	r2, r3
 80009ec:	68bb      	ldr	r3, [r7, #8]
 80009ee:	401a      	ands	r2, r3
 80009f0:	697b      	ldr	r3, [r7, #20]
 80009f2:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 80009f4:	f04f 31ff 	mov.w	r1, #4294967295
 80009f8:	697b      	ldr	r3, [r7, #20]
 80009fa:	fa01 f303 	lsl.w	r3, r1, r3
 80009fe:	43d9      	mvns	r1, r3
 8000a00:	687b      	ldr	r3, [r7, #4]
 8000a02:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8000a04:	4313      	orrs	r3, r2
         );
}
 8000a06:	4618      	mov	r0, r3
 8000a08:	3724      	adds	r7, #36	; 0x24
 8000a0a:	46bd      	mov	sp, r7
 8000a0c:	bc80      	pop	{r7}
 8000a0e:	4770      	bx	lr

08000a10 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8000a10:	b580      	push	{r7, lr}
 8000a12:	b082      	sub	sp, #8
 8000a14:	af00      	add	r7, sp, #0
 8000a16:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8000a18:	6878      	ldr	r0, [r7, #4]
 8000a1a:	f7ff ff4f 	bl	80008bc <__NVIC_SetPriorityGrouping>
}
 8000a1e:	bf00      	nop
 8000a20:	3708      	adds	r7, #8
 8000a22:	46bd      	mov	sp, r7
 8000a24:	bd80      	pop	{r7, pc}

08000a26 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 8000a26:	b580      	push	{r7, lr}
 8000a28:	b086      	sub	sp, #24
 8000a2a:	af00      	add	r7, sp, #0
 8000a2c:	4603      	mov	r3, r0
 8000a2e:	60b9      	str	r1, [r7, #8]
 8000a30:	607a      	str	r2, [r7, #4]
 8000a32:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 8000a34:	2300      	movs	r3, #0
 8000a36:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 8000a38:	f7ff ff64 	bl	8000904 <__NVIC_GetPriorityGrouping>
 8000a3c:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8000a3e:	687a      	ldr	r2, [r7, #4]
 8000a40:	68b9      	ldr	r1, [r7, #8]
 8000a42:	6978      	ldr	r0, [r7, #20]
 8000a44:	f7ff ffb2 	bl	80009ac <NVIC_EncodePriority>
 8000a48:	4602      	mov	r2, r0
 8000a4a:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8000a4e:	4611      	mov	r1, r2
 8000a50:	4618      	mov	r0, r3
 8000a52:	f7ff ff81 	bl	8000958 <__NVIC_SetPriority>
}
 8000a56:	bf00      	nop
 8000a58:	3718      	adds	r7, #24
 8000a5a:	46bd      	mov	sp, r7
 8000a5c:	bd80      	pop	{r7, pc}

08000a5e <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f10xxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8000a5e:	b580      	push	{r7, lr}
 8000a60:	b082      	sub	sp, #8
 8000a62:	af00      	add	r7, sp, #0
 8000a64:	4603      	mov	r3, r0
 8000a66:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));

  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8000a68:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000a6c:	4618      	mov	r0, r3
 8000a6e:	f7ff ff57 	bl	8000920 <__NVIC_EnableIRQ>
}
 8000a72:	bf00      	nop
 8000a74:	3708      	adds	r7, #8
 8000a76:	46bd      	mov	sp, r7
 8000a78:	bd80      	pop	{r7, pc}
	...

08000a7c <HAL_DMA_Abort_IT>:
  * @param  hdma  : pointer to a DMA_HandleTypeDef structure that contains
  *                 the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *hdma)
{  
 8000a7c:	b580      	push	{r7, lr}
 8000a7e:	b084      	sub	sp, #16
 8000a80:	af00      	add	r7, sp, #0
 8000a82:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8000a84:	2300      	movs	r3, #0
 8000a86:	73fb      	strb	r3, [r7, #15]
  
  if(HAL_DMA_STATE_BUSY != hdma->State)
 8000a88:	687b      	ldr	r3, [r7, #4]
 8000a8a:	f893 3021 	ldrb.w	r3, [r3, #33]	; 0x21
 8000a8e:	2b02      	cmp	r3, #2
 8000a90:	d005      	beq.n	8000a9e <HAL_DMA_Abort_IT+0x22>
  {
    /* no transfer ongoing */
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8000a92:	687b      	ldr	r3, [r7, #4]
 8000a94:	2204      	movs	r2, #4
 8000a96:	639a      	str	r2, [r3, #56]	; 0x38
        
    status = HAL_ERROR;
 8000a98:	2301      	movs	r3, #1
 8000a9a:	73fb      	strb	r3, [r7, #15]
 8000a9c:	e0d6      	b.n	8000c4c <HAL_DMA_Abort_IT+0x1d0>
  }
  else
  { 
    /* Disable DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 8000a9e:	687b      	ldr	r3, [r7, #4]
 8000aa0:	681b      	ldr	r3, [r3, #0]
 8000aa2:	681a      	ldr	r2, [r3, #0]
 8000aa4:	687b      	ldr	r3, [r7, #4]
 8000aa6:	681b      	ldr	r3, [r3, #0]
 8000aa8:	f022 020e 	bic.w	r2, r2, #14
 8000aac:	601a      	str	r2, [r3, #0]

    /* Disable the channel */
    __HAL_DMA_DISABLE(hdma);
 8000aae:	687b      	ldr	r3, [r7, #4]
 8000ab0:	681b      	ldr	r3, [r3, #0]
 8000ab2:	681a      	ldr	r2, [r3, #0]
 8000ab4:	687b      	ldr	r3, [r7, #4]
 8000ab6:	681b      	ldr	r3, [r3, #0]
 8000ab8:	f022 0201 	bic.w	r2, r2, #1
 8000abc:	601a      	str	r2, [r3, #0]

    /* Clear all flags */
    __HAL_DMA_CLEAR_FLAG(hdma, __HAL_DMA_GET_GI_FLAG_INDEX(hdma));
 8000abe:	687b      	ldr	r3, [r7, #4]
 8000ac0:	681b      	ldr	r3, [r3, #0]
 8000ac2:	461a      	mov	r2, r3
 8000ac4:	4b64      	ldr	r3, [pc, #400]	; (8000c58 <HAL_DMA_Abort_IT+0x1dc>)
 8000ac6:	429a      	cmp	r2, r3
 8000ac8:	d958      	bls.n	8000b7c <HAL_DMA_Abort_IT+0x100>
 8000aca:	687b      	ldr	r3, [r7, #4]
 8000acc:	681b      	ldr	r3, [r3, #0]
 8000ace:	4a63      	ldr	r2, [pc, #396]	; (8000c5c <HAL_DMA_Abort_IT+0x1e0>)
 8000ad0:	4293      	cmp	r3, r2
 8000ad2:	d04f      	beq.n	8000b74 <HAL_DMA_Abort_IT+0xf8>
 8000ad4:	687b      	ldr	r3, [r7, #4]
 8000ad6:	681b      	ldr	r3, [r3, #0]
 8000ad8:	4a61      	ldr	r2, [pc, #388]	; (8000c60 <HAL_DMA_Abort_IT+0x1e4>)
 8000ada:	4293      	cmp	r3, r2
 8000adc:	d048      	beq.n	8000b70 <HAL_DMA_Abort_IT+0xf4>
 8000ade:	687b      	ldr	r3, [r7, #4]
 8000ae0:	681b      	ldr	r3, [r3, #0]
 8000ae2:	4a60      	ldr	r2, [pc, #384]	; (8000c64 <HAL_DMA_Abort_IT+0x1e8>)
 8000ae4:	4293      	cmp	r3, r2
 8000ae6:	d040      	beq.n	8000b6a <HAL_DMA_Abort_IT+0xee>
 8000ae8:	687b      	ldr	r3, [r7, #4]
 8000aea:	681b      	ldr	r3, [r3, #0]
 8000aec:	4a5e      	ldr	r2, [pc, #376]	; (8000c68 <HAL_DMA_Abort_IT+0x1ec>)
 8000aee:	4293      	cmp	r3, r2
 8000af0:	d038      	beq.n	8000b64 <HAL_DMA_Abort_IT+0xe8>
 8000af2:	687b      	ldr	r3, [r7, #4]
 8000af4:	681b      	ldr	r3, [r3, #0]
 8000af6:	4a5d      	ldr	r2, [pc, #372]	; (8000c6c <HAL_DMA_Abort_IT+0x1f0>)
 8000af8:	4293      	cmp	r3, r2
 8000afa:	d030      	beq.n	8000b5e <HAL_DMA_Abort_IT+0xe2>
 8000afc:	687b      	ldr	r3, [r7, #4]
 8000afe:	681b      	ldr	r3, [r3, #0]
 8000b00:	4a5b      	ldr	r2, [pc, #364]	; (8000c70 <HAL_DMA_Abort_IT+0x1f4>)
 8000b02:	4293      	cmp	r3, r2
 8000b04:	d028      	beq.n	8000b58 <HAL_DMA_Abort_IT+0xdc>
 8000b06:	687b      	ldr	r3, [r7, #4]
 8000b08:	681b      	ldr	r3, [r3, #0]
 8000b0a:	4a53      	ldr	r2, [pc, #332]	; (8000c58 <HAL_DMA_Abort_IT+0x1dc>)
 8000b0c:	4293      	cmp	r3, r2
 8000b0e:	d020      	beq.n	8000b52 <HAL_DMA_Abort_IT+0xd6>
 8000b10:	687b      	ldr	r3, [r7, #4]
 8000b12:	681b      	ldr	r3, [r3, #0]
 8000b14:	4a57      	ldr	r2, [pc, #348]	; (8000c74 <HAL_DMA_Abort_IT+0x1f8>)
 8000b16:	4293      	cmp	r3, r2
 8000b18:	d019      	beq.n	8000b4e <HAL_DMA_Abort_IT+0xd2>
 8000b1a:	687b      	ldr	r3, [r7, #4]
 8000b1c:	681b      	ldr	r3, [r3, #0]
 8000b1e:	4a56      	ldr	r2, [pc, #344]	; (8000c78 <HAL_DMA_Abort_IT+0x1fc>)
 8000b20:	4293      	cmp	r3, r2
 8000b22:	d012      	beq.n	8000b4a <HAL_DMA_Abort_IT+0xce>
 8000b24:	687b      	ldr	r3, [r7, #4]
 8000b26:	681b      	ldr	r3, [r3, #0]
 8000b28:	4a54      	ldr	r2, [pc, #336]	; (8000c7c <HAL_DMA_Abort_IT+0x200>)
 8000b2a:	4293      	cmp	r3, r2
 8000b2c:	d00a      	beq.n	8000b44 <HAL_DMA_Abort_IT+0xc8>
 8000b2e:	687b      	ldr	r3, [r7, #4]
 8000b30:	681b      	ldr	r3, [r3, #0]
 8000b32:	4a53      	ldr	r2, [pc, #332]	; (8000c80 <HAL_DMA_Abort_IT+0x204>)
 8000b34:	4293      	cmp	r3, r2
 8000b36:	d102      	bne.n	8000b3e <HAL_DMA_Abort_IT+0xc2>
 8000b38:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8000b3c:	e01b      	b.n	8000b76 <HAL_DMA_Abort_IT+0xfa>
 8000b3e:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 8000b42:	e018      	b.n	8000b76 <HAL_DMA_Abort_IT+0xfa>
 8000b44:	f44f 7380 	mov.w	r3, #256	; 0x100
 8000b48:	e015      	b.n	8000b76 <HAL_DMA_Abort_IT+0xfa>
 8000b4a:	2310      	movs	r3, #16
 8000b4c:	e013      	b.n	8000b76 <HAL_DMA_Abort_IT+0xfa>
 8000b4e:	2301      	movs	r3, #1
 8000b50:	e011      	b.n	8000b76 <HAL_DMA_Abort_IT+0xfa>
 8000b52:	f04f 7380 	mov.w	r3, #16777216	; 0x1000000
 8000b56:	e00e      	b.n	8000b76 <HAL_DMA_Abort_IT+0xfa>
 8000b58:	f44f 1380 	mov.w	r3, #1048576	; 0x100000
 8000b5c:	e00b      	b.n	8000b76 <HAL_DMA_Abort_IT+0xfa>
 8000b5e:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 8000b62:	e008      	b.n	8000b76 <HAL_DMA_Abort_IT+0xfa>
 8000b64:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8000b68:	e005      	b.n	8000b76 <HAL_DMA_Abort_IT+0xfa>
 8000b6a:	f44f 7380 	mov.w	r3, #256	; 0x100
 8000b6e:	e002      	b.n	8000b76 <HAL_DMA_Abort_IT+0xfa>
 8000b70:	2310      	movs	r3, #16
 8000b72:	e000      	b.n	8000b76 <HAL_DMA_Abort_IT+0xfa>
 8000b74:	2301      	movs	r3, #1
 8000b76:	4a43      	ldr	r2, [pc, #268]	; (8000c84 <HAL_DMA_Abort_IT+0x208>)
 8000b78:	6053      	str	r3, [r2, #4]
 8000b7a:	e057      	b.n	8000c2c <HAL_DMA_Abort_IT+0x1b0>
 8000b7c:	687b      	ldr	r3, [r7, #4]
 8000b7e:	681b      	ldr	r3, [r3, #0]
 8000b80:	4a36      	ldr	r2, [pc, #216]	; (8000c5c <HAL_DMA_Abort_IT+0x1e0>)
 8000b82:	4293      	cmp	r3, r2
 8000b84:	d04f      	beq.n	8000c26 <HAL_DMA_Abort_IT+0x1aa>
 8000b86:	687b      	ldr	r3, [r7, #4]
 8000b88:	681b      	ldr	r3, [r3, #0]
 8000b8a:	4a35      	ldr	r2, [pc, #212]	; (8000c60 <HAL_DMA_Abort_IT+0x1e4>)
 8000b8c:	4293      	cmp	r3, r2
 8000b8e:	d048      	beq.n	8000c22 <HAL_DMA_Abort_IT+0x1a6>
 8000b90:	687b      	ldr	r3, [r7, #4]
 8000b92:	681b      	ldr	r3, [r3, #0]
 8000b94:	4a33      	ldr	r2, [pc, #204]	; (8000c64 <HAL_DMA_Abort_IT+0x1e8>)
 8000b96:	4293      	cmp	r3, r2
 8000b98:	d040      	beq.n	8000c1c <HAL_DMA_Abort_IT+0x1a0>
 8000b9a:	687b      	ldr	r3, [r7, #4]
 8000b9c:	681b      	ldr	r3, [r3, #0]
 8000b9e:	4a32      	ldr	r2, [pc, #200]	; (8000c68 <HAL_DMA_Abort_IT+0x1ec>)
 8000ba0:	4293      	cmp	r3, r2
 8000ba2:	d038      	beq.n	8000c16 <HAL_DMA_Abort_IT+0x19a>
 8000ba4:	687b      	ldr	r3, [r7, #4]
 8000ba6:	681b      	ldr	r3, [r3, #0]
 8000ba8:	4a30      	ldr	r2, [pc, #192]	; (8000c6c <HAL_DMA_Abort_IT+0x1f0>)
 8000baa:	4293      	cmp	r3, r2
 8000bac:	d030      	beq.n	8000c10 <HAL_DMA_Abort_IT+0x194>
 8000bae:	687b      	ldr	r3, [r7, #4]
 8000bb0:	681b      	ldr	r3, [r3, #0]
 8000bb2:	4a2f      	ldr	r2, [pc, #188]	; (8000c70 <HAL_DMA_Abort_IT+0x1f4>)
 8000bb4:	4293      	cmp	r3, r2
 8000bb6:	d028      	beq.n	8000c0a <HAL_DMA_Abort_IT+0x18e>
 8000bb8:	687b      	ldr	r3, [r7, #4]
 8000bba:	681b      	ldr	r3, [r3, #0]
 8000bbc:	4a26      	ldr	r2, [pc, #152]	; (8000c58 <HAL_DMA_Abort_IT+0x1dc>)
 8000bbe:	4293      	cmp	r3, r2
 8000bc0:	d020      	beq.n	8000c04 <HAL_DMA_Abort_IT+0x188>
 8000bc2:	687b      	ldr	r3, [r7, #4]
 8000bc4:	681b      	ldr	r3, [r3, #0]
 8000bc6:	4a2b      	ldr	r2, [pc, #172]	; (8000c74 <HAL_DMA_Abort_IT+0x1f8>)
 8000bc8:	4293      	cmp	r3, r2
 8000bca:	d019      	beq.n	8000c00 <HAL_DMA_Abort_IT+0x184>
 8000bcc:	687b      	ldr	r3, [r7, #4]
 8000bce:	681b      	ldr	r3, [r3, #0]
 8000bd0:	4a29      	ldr	r2, [pc, #164]	; (8000c78 <HAL_DMA_Abort_IT+0x1fc>)
 8000bd2:	4293      	cmp	r3, r2
 8000bd4:	d012      	beq.n	8000bfc <HAL_DMA_Abort_IT+0x180>
 8000bd6:	687b      	ldr	r3, [r7, #4]
 8000bd8:	681b      	ldr	r3, [r3, #0]
 8000bda:	4a28      	ldr	r2, [pc, #160]	; (8000c7c <HAL_DMA_Abort_IT+0x200>)
 8000bdc:	4293      	cmp	r3, r2
 8000bde:	d00a      	beq.n	8000bf6 <HAL_DMA_Abort_IT+0x17a>
 8000be0:	687b      	ldr	r3, [r7, #4]
 8000be2:	681b      	ldr	r3, [r3, #0]
 8000be4:	4a26      	ldr	r2, [pc, #152]	; (8000c80 <HAL_DMA_Abort_IT+0x204>)
 8000be6:	4293      	cmp	r3, r2
 8000be8:	d102      	bne.n	8000bf0 <HAL_DMA_Abort_IT+0x174>
 8000bea:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8000bee:	e01b      	b.n	8000c28 <HAL_DMA_Abort_IT+0x1ac>
 8000bf0:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 8000bf4:	e018      	b.n	8000c28 <HAL_DMA_Abort_IT+0x1ac>
 8000bf6:	f44f 7380 	mov.w	r3, #256	; 0x100
 8000bfa:	e015      	b.n	8000c28 <HAL_DMA_Abort_IT+0x1ac>
 8000bfc:	2310      	movs	r3, #16
 8000bfe:	e013      	b.n	8000c28 <HAL_DMA_Abort_IT+0x1ac>
 8000c00:	2301      	movs	r3, #1
 8000c02:	e011      	b.n	8000c28 <HAL_DMA_Abort_IT+0x1ac>
 8000c04:	f04f 7380 	mov.w	r3, #16777216	; 0x1000000
 8000c08:	e00e      	b.n	8000c28 <HAL_DMA_Abort_IT+0x1ac>
 8000c0a:	f44f 1380 	mov.w	r3, #1048576	; 0x100000
 8000c0e:	e00b      	b.n	8000c28 <HAL_DMA_Abort_IT+0x1ac>
 8000c10:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 8000c14:	e008      	b.n	8000c28 <HAL_DMA_Abort_IT+0x1ac>
 8000c16:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8000c1a:	e005      	b.n	8000c28 <HAL_DMA_Abort_IT+0x1ac>
 8000c1c:	f44f 7380 	mov.w	r3, #256	; 0x100
 8000c20:	e002      	b.n	8000c28 <HAL_DMA_Abort_IT+0x1ac>
 8000c22:	2310      	movs	r3, #16
 8000c24:	e000      	b.n	8000c28 <HAL_DMA_Abort_IT+0x1ac>
 8000c26:	2301      	movs	r3, #1
 8000c28:	4a17      	ldr	r2, [pc, #92]	; (8000c88 <HAL_DMA_Abort_IT+0x20c>)
 8000c2a:	6053      	str	r3, [r2, #4]

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 8000c2c:	687b      	ldr	r3, [r7, #4]
 8000c2e:	2201      	movs	r2, #1
 8000c30:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8000c34:	687b      	ldr	r3, [r7, #4]
 8000c36:	2200      	movs	r2, #0
 8000c38:	f883 2020 	strb.w	r2, [r3, #32]

    /* Call User Abort callback */
    if(hdma->XferAbortCallback != NULL)
 8000c3c:	687b      	ldr	r3, [r7, #4]
 8000c3e:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8000c40:	2b00      	cmp	r3, #0
 8000c42:	d003      	beq.n	8000c4c <HAL_DMA_Abort_IT+0x1d0>
    {
      hdma->XferAbortCallback(hdma);
 8000c44:	687b      	ldr	r3, [r7, #4]
 8000c46:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8000c48:	6878      	ldr	r0, [r7, #4]
 8000c4a:	4798      	blx	r3
    } 
  }
  return status;
 8000c4c:	7bfb      	ldrb	r3, [r7, #15]
}
 8000c4e:	4618      	mov	r0, r3
 8000c50:	3710      	adds	r7, #16
 8000c52:	46bd      	mov	sp, r7
 8000c54:	bd80      	pop	{r7, pc}
 8000c56:	bf00      	nop
 8000c58:	40020080 	.word	0x40020080
 8000c5c:	40020008 	.word	0x40020008
 8000c60:	4002001c 	.word	0x4002001c
 8000c64:	40020030 	.word	0x40020030
 8000c68:	40020044 	.word	0x40020044
 8000c6c:	40020058 	.word	0x40020058
 8000c70:	4002006c 	.word	0x4002006c
 8000c74:	40020408 	.word	0x40020408
 8000c78:	4002041c 	.word	0x4002041c
 8000c7c:	40020430 	.word	0x40020430
 8000c80:	40020444 	.word	0x40020444
 8000c84:	40020400 	.word	0x40020400
 8000c88:	40020000 	.word	0x40020000

08000c8c <HAL_GPIO_Init>:
  * @param  GPIO_Init: pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8000c8c:	b480      	push	{r7}
 8000c8e:	b08b      	sub	sp, #44	; 0x2c
 8000c90:	af00      	add	r7, sp, #0
 8000c92:	6078      	str	r0, [r7, #4]
 8000c94:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 8000c96:	2300      	movs	r3, #0
 8000c98:	627b      	str	r3, [r7, #36]	; 0x24
  uint32_t ioposition;
  uint32_t iocurrent;
  uint32_t temp;
  uint32_t config = 0x00u;
 8000c9a:	2300      	movs	r3, #0
 8000c9c:	623b      	str	r3, [r7, #32]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8000c9e:	e133      	b.n	8000f08 <HAL_GPIO_Init+0x27c>
  {
    /* Get the IO position */
    ioposition = (0x01uL << position);
 8000ca0:	2201      	movs	r2, #1
 8000ca2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8000ca4:	fa02 f303 	lsl.w	r3, r2, r3
 8000ca8:	61fb      	str	r3, [r7, #28]

    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 8000caa:	683b      	ldr	r3, [r7, #0]
 8000cac:	681b      	ldr	r3, [r3, #0]
 8000cae:	69fa      	ldr	r2, [r7, #28]
 8000cb0:	4013      	ands	r3, r2
 8000cb2:	61bb      	str	r3, [r7, #24]

    if (iocurrent == ioposition)
 8000cb4:	69ba      	ldr	r2, [r7, #24]
 8000cb6:	69fb      	ldr	r3, [r7, #28]
 8000cb8:	429a      	cmp	r2, r3
 8000cba:	f040 8122 	bne.w	8000f02 <HAL_GPIO_Init+0x276>
    {
      /* Check the Alternate function parameters */
      assert_param(IS_GPIO_AF_INSTANCE(GPIOx));

      /* Based on the required mode, filling config variable with MODEy[1:0] and CNFy[3:2] corresponding bits */
      switch (GPIO_Init->Mode)
 8000cbe:	683b      	ldr	r3, [r7, #0]
 8000cc0:	685b      	ldr	r3, [r3, #4]
 8000cc2:	2b12      	cmp	r3, #18
 8000cc4:	d034      	beq.n	8000d30 <HAL_GPIO_Init+0xa4>
 8000cc6:	2b12      	cmp	r3, #18
 8000cc8:	d80d      	bhi.n	8000ce6 <HAL_GPIO_Init+0x5a>
 8000cca:	2b02      	cmp	r3, #2
 8000ccc:	d02b      	beq.n	8000d26 <HAL_GPIO_Init+0x9a>
 8000cce:	2b02      	cmp	r3, #2
 8000cd0:	d804      	bhi.n	8000cdc <HAL_GPIO_Init+0x50>
 8000cd2:	2b00      	cmp	r3, #0
 8000cd4:	d031      	beq.n	8000d3a <HAL_GPIO_Init+0xae>
 8000cd6:	2b01      	cmp	r3, #1
 8000cd8:	d01c      	beq.n	8000d14 <HAL_GPIO_Init+0x88>
          config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_ANALOG;
          break;

        /* Parameters are checked with assert_param */
        default:
          break;
 8000cda:	e048      	b.n	8000d6e <HAL_GPIO_Init+0xe2>
      switch (GPIO_Init->Mode)
 8000cdc:	2b03      	cmp	r3, #3
 8000cde:	d043      	beq.n	8000d68 <HAL_GPIO_Init+0xdc>
 8000ce0:	2b11      	cmp	r3, #17
 8000ce2:	d01b      	beq.n	8000d1c <HAL_GPIO_Init+0x90>
          break;
 8000ce4:	e043      	b.n	8000d6e <HAL_GPIO_Init+0xe2>
      switch (GPIO_Init->Mode)
 8000ce6:	4a8f      	ldr	r2, [pc, #572]	; (8000f24 <HAL_GPIO_Init+0x298>)
 8000ce8:	4293      	cmp	r3, r2
 8000cea:	d026      	beq.n	8000d3a <HAL_GPIO_Init+0xae>
 8000cec:	4a8d      	ldr	r2, [pc, #564]	; (8000f24 <HAL_GPIO_Init+0x298>)
 8000cee:	4293      	cmp	r3, r2
 8000cf0:	d806      	bhi.n	8000d00 <HAL_GPIO_Init+0x74>
 8000cf2:	4a8d      	ldr	r2, [pc, #564]	; (8000f28 <HAL_GPIO_Init+0x29c>)
 8000cf4:	4293      	cmp	r3, r2
 8000cf6:	d020      	beq.n	8000d3a <HAL_GPIO_Init+0xae>
 8000cf8:	4a8c      	ldr	r2, [pc, #560]	; (8000f2c <HAL_GPIO_Init+0x2a0>)
 8000cfa:	4293      	cmp	r3, r2
 8000cfc:	d01d      	beq.n	8000d3a <HAL_GPIO_Init+0xae>
          break;
 8000cfe:	e036      	b.n	8000d6e <HAL_GPIO_Init+0xe2>
      switch (GPIO_Init->Mode)
 8000d00:	4a8b      	ldr	r2, [pc, #556]	; (8000f30 <HAL_GPIO_Init+0x2a4>)
 8000d02:	4293      	cmp	r3, r2
 8000d04:	d019      	beq.n	8000d3a <HAL_GPIO_Init+0xae>
 8000d06:	4a8b      	ldr	r2, [pc, #556]	; (8000f34 <HAL_GPIO_Init+0x2a8>)
 8000d08:	4293      	cmp	r3, r2
 8000d0a:	d016      	beq.n	8000d3a <HAL_GPIO_Init+0xae>
 8000d0c:	4a8a      	ldr	r2, [pc, #552]	; (8000f38 <HAL_GPIO_Init+0x2ac>)
 8000d0e:	4293      	cmp	r3, r2
 8000d10:	d013      	beq.n	8000d3a <HAL_GPIO_Init+0xae>
          break;
 8000d12:	e02c      	b.n	8000d6e <HAL_GPIO_Init+0xe2>
          config = GPIO_Init->Speed + GPIO_CR_CNF_GP_OUTPUT_PP;
 8000d14:	683b      	ldr	r3, [r7, #0]
 8000d16:	68db      	ldr	r3, [r3, #12]
 8000d18:	623b      	str	r3, [r7, #32]
          break;
 8000d1a:	e028      	b.n	8000d6e <HAL_GPIO_Init+0xe2>
          config = GPIO_Init->Speed + GPIO_CR_CNF_GP_OUTPUT_OD;
 8000d1c:	683b      	ldr	r3, [r7, #0]
 8000d1e:	68db      	ldr	r3, [r3, #12]
 8000d20:	3304      	adds	r3, #4
 8000d22:	623b      	str	r3, [r7, #32]
          break;
 8000d24:	e023      	b.n	8000d6e <HAL_GPIO_Init+0xe2>
          config = GPIO_Init->Speed + GPIO_CR_CNF_AF_OUTPUT_PP;
 8000d26:	683b      	ldr	r3, [r7, #0]
 8000d28:	68db      	ldr	r3, [r3, #12]
 8000d2a:	3308      	adds	r3, #8
 8000d2c:	623b      	str	r3, [r7, #32]
          break;
 8000d2e:	e01e      	b.n	8000d6e <HAL_GPIO_Init+0xe2>
          config = GPIO_Init->Speed + GPIO_CR_CNF_AF_OUTPUT_OD;
 8000d30:	683b      	ldr	r3, [r7, #0]
 8000d32:	68db      	ldr	r3, [r3, #12]
 8000d34:	330c      	adds	r3, #12
 8000d36:	623b      	str	r3, [r7, #32]
          break;
 8000d38:	e019      	b.n	8000d6e <HAL_GPIO_Init+0xe2>
          if (GPIO_Init->Pull == GPIO_NOPULL)
 8000d3a:	683b      	ldr	r3, [r7, #0]
 8000d3c:	689b      	ldr	r3, [r3, #8]
 8000d3e:	2b00      	cmp	r3, #0
 8000d40:	d102      	bne.n	8000d48 <HAL_GPIO_Init+0xbc>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_FLOATING;
 8000d42:	2304      	movs	r3, #4
 8000d44:	623b      	str	r3, [r7, #32]
          break;
 8000d46:	e012      	b.n	8000d6e <HAL_GPIO_Init+0xe2>
          else if (GPIO_Init->Pull == GPIO_PULLUP)
 8000d48:	683b      	ldr	r3, [r7, #0]
 8000d4a:	689b      	ldr	r3, [r3, #8]
 8000d4c:	2b01      	cmp	r3, #1
 8000d4e:	d105      	bne.n	8000d5c <HAL_GPIO_Init+0xd0>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_PU_PD;
 8000d50:	2308      	movs	r3, #8
 8000d52:	623b      	str	r3, [r7, #32]
            GPIOx->BSRR = ioposition;
 8000d54:	687b      	ldr	r3, [r7, #4]
 8000d56:	69fa      	ldr	r2, [r7, #28]
 8000d58:	611a      	str	r2, [r3, #16]
          break;
 8000d5a:	e008      	b.n	8000d6e <HAL_GPIO_Init+0xe2>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_PU_PD;
 8000d5c:	2308      	movs	r3, #8
 8000d5e:	623b      	str	r3, [r7, #32]
            GPIOx->BRR = ioposition;
 8000d60:	687b      	ldr	r3, [r7, #4]
 8000d62:	69fa      	ldr	r2, [r7, #28]
 8000d64:	615a      	str	r2, [r3, #20]
          break;
 8000d66:	e002      	b.n	8000d6e <HAL_GPIO_Init+0xe2>
          config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_ANALOG;
 8000d68:	2300      	movs	r3, #0
 8000d6a:	623b      	str	r3, [r7, #32]
          break;
 8000d6c:	bf00      	nop
      }

      /* Check if the current bit belongs to first half or last half of the pin count number
       in order to address CRH or CRL register*/
      configregister = (iocurrent < GPIO_PIN_8) ? &GPIOx->CRL     : &GPIOx->CRH;
 8000d6e:	69bb      	ldr	r3, [r7, #24]
 8000d70:	2bff      	cmp	r3, #255	; 0xff
 8000d72:	d801      	bhi.n	8000d78 <HAL_GPIO_Init+0xec>
 8000d74:	687b      	ldr	r3, [r7, #4]
 8000d76:	e001      	b.n	8000d7c <HAL_GPIO_Init+0xf0>
 8000d78:	687b      	ldr	r3, [r7, #4]
 8000d7a:	3304      	adds	r3, #4
 8000d7c:	617b      	str	r3, [r7, #20]
      registeroffset = (iocurrent < GPIO_PIN_8) ? (position << 2u) : ((position - 8u) << 2u);
 8000d7e:	69bb      	ldr	r3, [r7, #24]
 8000d80:	2bff      	cmp	r3, #255	; 0xff
 8000d82:	d802      	bhi.n	8000d8a <HAL_GPIO_Init+0xfe>
 8000d84:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8000d86:	009b      	lsls	r3, r3, #2
 8000d88:	e002      	b.n	8000d90 <HAL_GPIO_Init+0x104>
 8000d8a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8000d8c:	3b08      	subs	r3, #8
 8000d8e:	009b      	lsls	r3, r3, #2
 8000d90:	613b      	str	r3, [r7, #16]

      /* Apply the new configuration of the pin to the register */
      MODIFY_REG((*configregister), ((GPIO_CRL_MODE0 | GPIO_CRL_CNF0) << registeroffset), (config << registeroffset));
 8000d92:	697b      	ldr	r3, [r7, #20]
 8000d94:	681a      	ldr	r2, [r3, #0]
 8000d96:	210f      	movs	r1, #15
 8000d98:	693b      	ldr	r3, [r7, #16]
 8000d9a:	fa01 f303 	lsl.w	r3, r1, r3
 8000d9e:	43db      	mvns	r3, r3
 8000da0:	401a      	ands	r2, r3
 8000da2:	6a39      	ldr	r1, [r7, #32]
 8000da4:	693b      	ldr	r3, [r7, #16]
 8000da6:	fa01 f303 	lsl.w	r3, r1, r3
 8000daa:	431a      	orrs	r2, r3
 8000dac:	697b      	ldr	r3, [r7, #20]
 8000dae:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) == EXTI_MODE)
 8000db0:	683b      	ldr	r3, [r7, #0]
 8000db2:	685b      	ldr	r3, [r3, #4]
 8000db4:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8000db8:	2b00      	cmp	r3, #0
 8000dba:	f000 80a2 	beq.w	8000f02 <HAL_GPIO_Init+0x276>
      {
        /* Enable AFIO Clock */
        __HAL_RCC_AFIO_CLK_ENABLE();
 8000dbe:	4b5f      	ldr	r3, [pc, #380]	; (8000f3c <HAL_GPIO_Init+0x2b0>)
 8000dc0:	699b      	ldr	r3, [r3, #24]
 8000dc2:	4a5e      	ldr	r2, [pc, #376]	; (8000f3c <HAL_GPIO_Init+0x2b0>)
 8000dc4:	f043 0301 	orr.w	r3, r3, #1
 8000dc8:	6193      	str	r3, [r2, #24]
 8000dca:	4b5c      	ldr	r3, [pc, #368]	; (8000f3c <HAL_GPIO_Init+0x2b0>)
 8000dcc:	699b      	ldr	r3, [r3, #24]
 8000dce:	f003 0301 	and.w	r3, r3, #1
 8000dd2:	60bb      	str	r3, [r7, #8]
 8000dd4:	68bb      	ldr	r3, [r7, #8]
        temp = AFIO->EXTICR[position >> 2u];
 8000dd6:	4a5a      	ldr	r2, [pc, #360]	; (8000f40 <HAL_GPIO_Init+0x2b4>)
 8000dd8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8000dda:	089b      	lsrs	r3, r3, #2
 8000ddc:	3302      	adds	r3, #2
 8000dde:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8000de2:	60fb      	str	r3, [r7, #12]
        CLEAR_BIT(temp, (0x0Fu) << (4u * (position & 0x03u)));
 8000de4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8000de6:	f003 0303 	and.w	r3, r3, #3
 8000dea:	009b      	lsls	r3, r3, #2
 8000dec:	220f      	movs	r2, #15
 8000dee:	fa02 f303 	lsl.w	r3, r2, r3
 8000df2:	43db      	mvns	r3, r3
 8000df4:	68fa      	ldr	r2, [r7, #12]
 8000df6:	4013      	ands	r3, r2
 8000df8:	60fb      	str	r3, [r7, #12]
        SET_BIT(temp, (GPIO_GET_INDEX(GPIOx)) << (4u * (position & 0x03u)));
 8000dfa:	687b      	ldr	r3, [r7, #4]
 8000dfc:	4a51      	ldr	r2, [pc, #324]	; (8000f44 <HAL_GPIO_Init+0x2b8>)
 8000dfe:	4293      	cmp	r3, r2
 8000e00:	d01f      	beq.n	8000e42 <HAL_GPIO_Init+0x1b6>
 8000e02:	687b      	ldr	r3, [r7, #4]
 8000e04:	4a50      	ldr	r2, [pc, #320]	; (8000f48 <HAL_GPIO_Init+0x2bc>)
 8000e06:	4293      	cmp	r3, r2
 8000e08:	d019      	beq.n	8000e3e <HAL_GPIO_Init+0x1b2>
 8000e0a:	687b      	ldr	r3, [r7, #4]
 8000e0c:	4a4f      	ldr	r2, [pc, #316]	; (8000f4c <HAL_GPIO_Init+0x2c0>)
 8000e0e:	4293      	cmp	r3, r2
 8000e10:	d013      	beq.n	8000e3a <HAL_GPIO_Init+0x1ae>
 8000e12:	687b      	ldr	r3, [r7, #4]
 8000e14:	4a4e      	ldr	r2, [pc, #312]	; (8000f50 <HAL_GPIO_Init+0x2c4>)
 8000e16:	4293      	cmp	r3, r2
 8000e18:	d00d      	beq.n	8000e36 <HAL_GPIO_Init+0x1aa>
 8000e1a:	687b      	ldr	r3, [r7, #4]
 8000e1c:	4a4d      	ldr	r2, [pc, #308]	; (8000f54 <HAL_GPIO_Init+0x2c8>)
 8000e1e:	4293      	cmp	r3, r2
 8000e20:	d007      	beq.n	8000e32 <HAL_GPIO_Init+0x1a6>
 8000e22:	687b      	ldr	r3, [r7, #4]
 8000e24:	4a4c      	ldr	r2, [pc, #304]	; (8000f58 <HAL_GPIO_Init+0x2cc>)
 8000e26:	4293      	cmp	r3, r2
 8000e28:	d101      	bne.n	8000e2e <HAL_GPIO_Init+0x1a2>
 8000e2a:	2305      	movs	r3, #5
 8000e2c:	e00a      	b.n	8000e44 <HAL_GPIO_Init+0x1b8>
 8000e2e:	2306      	movs	r3, #6
 8000e30:	e008      	b.n	8000e44 <HAL_GPIO_Init+0x1b8>
 8000e32:	2304      	movs	r3, #4
 8000e34:	e006      	b.n	8000e44 <HAL_GPIO_Init+0x1b8>
 8000e36:	2303      	movs	r3, #3
 8000e38:	e004      	b.n	8000e44 <HAL_GPIO_Init+0x1b8>
 8000e3a:	2302      	movs	r3, #2
 8000e3c:	e002      	b.n	8000e44 <HAL_GPIO_Init+0x1b8>
 8000e3e:	2301      	movs	r3, #1
 8000e40:	e000      	b.n	8000e44 <HAL_GPIO_Init+0x1b8>
 8000e42:	2300      	movs	r3, #0
 8000e44:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8000e46:	f002 0203 	and.w	r2, r2, #3
 8000e4a:	0092      	lsls	r2, r2, #2
 8000e4c:	4093      	lsls	r3, r2
 8000e4e:	68fa      	ldr	r2, [r7, #12]
 8000e50:	4313      	orrs	r3, r2
 8000e52:	60fb      	str	r3, [r7, #12]
        AFIO->EXTICR[position >> 2u] = temp;
 8000e54:	493a      	ldr	r1, [pc, #232]	; (8000f40 <HAL_GPIO_Init+0x2b4>)
 8000e56:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8000e58:	089b      	lsrs	r3, r3, #2
 8000e5a:	3302      	adds	r3, #2
 8000e5c:	68fa      	ldr	r2, [r7, #12]
 8000e5e:	f841 2023 	str.w	r2, [r1, r3, lsl #2]


        /* Configure the interrupt mask */
        if ((GPIO_Init->Mode & GPIO_MODE_IT) == GPIO_MODE_IT)
 8000e62:	683b      	ldr	r3, [r7, #0]
 8000e64:	685b      	ldr	r3, [r3, #4]
 8000e66:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8000e6a:	2b00      	cmp	r3, #0
 8000e6c:	d006      	beq.n	8000e7c <HAL_GPIO_Init+0x1f0>
        {
          SET_BIT(EXTI->IMR, iocurrent);
 8000e6e:	4b3b      	ldr	r3, [pc, #236]	; (8000f5c <HAL_GPIO_Init+0x2d0>)
 8000e70:	681a      	ldr	r2, [r3, #0]
 8000e72:	493a      	ldr	r1, [pc, #232]	; (8000f5c <HAL_GPIO_Init+0x2d0>)
 8000e74:	69bb      	ldr	r3, [r7, #24]
 8000e76:	4313      	orrs	r3, r2
 8000e78:	600b      	str	r3, [r1, #0]
 8000e7a:	e006      	b.n	8000e8a <HAL_GPIO_Init+0x1fe>
        }
        else
        {
          CLEAR_BIT(EXTI->IMR, iocurrent);
 8000e7c:	4b37      	ldr	r3, [pc, #220]	; (8000f5c <HAL_GPIO_Init+0x2d0>)
 8000e7e:	681a      	ldr	r2, [r3, #0]
 8000e80:	69bb      	ldr	r3, [r7, #24]
 8000e82:	43db      	mvns	r3, r3
 8000e84:	4935      	ldr	r1, [pc, #212]	; (8000f5c <HAL_GPIO_Init+0x2d0>)
 8000e86:	4013      	ands	r3, r2
 8000e88:	600b      	str	r3, [r1, #0]
        }

        /* Configure the event mask */
        if ((GPIO_Init->Mode & GPIO_MODE_EVT) == GPIO_MODE_EVT)
 8000e8a:	683b      	ldr	r3, [r7, #0]
 8000e8c:	685b      	ldr	r3, [r3, #4]
 8000e8e:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8000e92:	2b00      	cmp	r3, #0
 8000e94:	d006      	beq.n	8000ea4 <HAL_GPIO_Init+0x218>
        {
          SET_BIT(EXTI->EMR, iocurrent);
 8000e96:	4b31      	ldr	r3, [pc, #196]	; (8000f5c <HAL_GPIO_Init+0x2d0>)
 8000e98:	685a      	ldr	r2, [r3, #4]
 8000e9a:	4930      	ldr	r1, [pc, #192]	; (8000f5c <HAL_GPIO_Init+0x2d0>)
 8000e9c:	69bb      	ldr	r3, [r7, #24]
 8000e9e:	4313      	orrs	r3, r2
 8000ea0:	604b      	str	r3, [r1, #4]
 8000ea2:	e006      	b.n	8000eb2 <HAL_GPIO_Init+0x226>
        }
        else
        {
          CLEAR_BIT(EXTI->EMR, iocurrent);
 8000ea4:	4b2d      	ldr	r3, [pc, #180]	; (8000f5c <HAL_GPIO_Init+0x2d0>)
 8000ea6:	685a      	ldr	r2, [r3, #4]
 8000ea8:	69bb      	ldr	r3, [r7, #24]
 8000eaa:	43db      	mvns	r3, r3
 8000eac:	492b      	ldr	r1, [pc, #172]	; (8000f5c <HAL_GPIO_Init+0x2d0>)
 8000eae:	4013      	ands	r3, r2
 8000eb0:	604b      	str	r3, [r1, #4]
        }

        /* Enable or disable the rising trigger */
        if ((GPIO_Init->Mode & RISING_EDGE) == RISING_EDGE)
 8000eb2:	683b      	ldr	r3, [r7, #0]
 8000eb4:	685b      	ldr	r3, [r3, #4]
 8000eb6:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8000eba:	2b00      	cmp	r3, #0
 8000ebc:	d006      	beq.n	8000ecc <HAL_GPIO_Init+0x240>
        {
          SET_BIT(EXTI->RTSR, iocurrent);
 8000ebe:	4b27      	ldr	r3, [pc, #156]	; (8000f5c <HAL_GPIO_Init+0x2d0>)
 8000ec0:	689a      	ldr	r2, [r3, #8]
 8000ec2:	4926      	ldr	r1, [pc, #152]	; (8000f5c <HAL_GPIO_Init+0x2d0>)
 8000ec4:	69bb      	ldr	r3, [r7, #24]
 8000ec6:	4313      	orrs	r3, r2
 8000ec8:	608b      	str	r3, [r1, #8]
 8000eca:	e006      	b.n	8000eda <HAL_GPIO_Init+0x24e>
        }
        else
        {
          CLEAR_BIT(EXTI->RTSR, iocurrent);
 8000ecc:	4b23      	ldr	r3, [pc, #140]	; (8000f5c <HAL_GPIO_Init+0x2d0>)
 8000ece:	689a      	ldr	r2, [r3, #8]
 8000ed0:	69bb      	ldr	r3, [r7, #24]
 8000ed2:	43db      	mvns	r3, r3
 8000ed4:	4921      	ldr	r1, [pc, #132]	; (8000f5c <HAL_GPIO_Init+0x2d0>)
 8000ed6:	4013      	ands	r3, r2
 8000ed8:	608b      	str	r3, [r1, #8]
        }

        /* Enable or disable the falling trigger */
        if ((GPIO_Init->Mode & FALLING_EDGE) == FALLING_EDGE)
 8000eda:	683b      	ldr	r3, [r7, #0]
 8000edc:	685b      	ldr	r3, [r3, #4]
 8000ede:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8000ee2:	2b00      	cmp	r3, #0
 8000ee4:	d006      	beq.n	8000ef4 <HAL_GPIO_Init+0x268>
        {
          SET_BIT(EXTI->FTSR, iocurrent);
 8000ee6:	4b1d      	ldr	r3, [pc, #116]	; (8000f5c <HAL_GPIO_Init+0x2d0>)
 8000ee8:	68da      	ldr	r2, [r3, #12]
 8000eea:	491c      	ldr	r1, [pc, #112]	; (8000f5c <HAL_GPIO_Init+0x2d0>)
 8000eec:	69bb      	ldr	r3, [r7, #24]
 8000eee:	4313      	orrs	r3, r2
 8000ef0:	60cb      	str	r3, [r1, #12]
 8000ef2:	e006      	b.n	8000f02 <HAL_GPIO_Init+0x276>
        }
        else
        {
          CLEAR_BIT(EXTI->FTSR, iocurrent);
 8000ef4:	4b19      	ldr	r3, [pc, #100]	; (8000f5c <HAL_GPIO_Init+0x2d0>)
 8000ef6:	68da      	ldr	r2, [r3, #12]
 8000ef8:	69bb      	ldr	r3, [r7, #24]
 8000efa:	43db      	mvns	r3, r3
 8000efc:	4917      	ldr	r1, [pc, #92]	; (8000f5c <HAL_GPIO_Init+0x2d0>)
 8000efe:	4013      	ands	r3, r2
 8000f00:	60cb      	str	r3, [r1, #12]
        }
      }
    }

	position++;
 8000f02:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8000f04:	3301      	adds	r3, #1
 8000f06:	627b      	str	r3, [r7, #36]	; 0x24
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8000f08:	683b      	ldr	r3, [r7, #0]
 8000f0a:	681a      	ldr	r2, [r3, #0]
 8000f0c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8000f0e:	fa22 f303 	lsr.w	r3, r2, r3
 8000f12:	2b00      	cmp	r3, #0
 8000f14:	f47f aec4 	bne.w	8000ca0 <HAL_GPIO_Init+0x14>
  }
}
 8000f18:	bf00      	nop
 8000f1a:	372c      	adds	r7, #44	; 0x2c
 8000f1c:	46bd      	mov	sp, r7
 8000f1e:	bc80      	pop	{r7}
 8000f20:	4770      	bx	lr
 8000f22:	bf00      	nop
 8000f24:	10210000 	.word	0x10210000
 8000f28:	10110000 	.word	0x10110000
 8000f2c:	10120000 	.word	0x10120000
 8000f30:	10310000 	.word	0x10310000
 8000f34:	10320000 	.word	0x10320000
 8000f38:	10220000 	.word	0x10220000
 8000f3c:	40021000 	.word	0x40021000
 8000f40:	40010000 	.word	0x40010000
 8000f44:	40010800 	.word	0x40010800
 8000f48:	40010c00 	.word	0x40010c00
 8000f4c:	40011000 	.word	0x40011000
 8000f50:	40011400 	.word	0x40011400
 8000f54:	40011800 	.word	0x40011800
 8000f58:	40011c00 	.word	0x40011c00
 8000f5c:	40010400 	.word	0x40010400

08000f60 <HAL_RCC_OscConfig>:
  *         supported by this macro. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8000f60:	b580      	push	{r7, lr}
 8000f62:	b086      	sub	sp, #24
 8000f64:	af00      	add	r7, sp, #0
 8000f66:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t pll_config;

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 8000f68:	687b      	ldr	r3, [r7, #4]
 8000f6a:	2b00      	cmp	r3, #0
 8000f6c:	d101      	bne.n	8000f72 <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 8000f6e:	2301      	movs	r3, #1
 8000f70:	e26c      	b.n	800144c <HAL_RCC_OscConfig+0x4ec>

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8000f72:	687b      	ldr	r3, [r7, #4]
 8000f74:	681b      	ldr	r3, [r3, #0]
 8000f76:	f003 0301 	and.w	r3, r3, #1
 8000f7a:	2b00      	cmp	r3, #0
 8000f7c:	f000 8087 	beq.w	800108e <HAL_RCC_OscConfig+0x12e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSE)
 8000f80:	4b92      	ldr	r3, [pc, #584]	; (80011cc <HAL_RCC_OscConfig+0x26c>)
 8000f82:	685b      	ldr	r3, [r3, #4]
 8000f84:	f003 030c 	and.w	r3, r3, #12
 8000f88:	2b04      	cmp	r3, #4
 8000f8a:	d00c      	beq.n	8000fa6 <HAL_RCC_OscConfig+0x46>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSE)))
 8000f8c:	4b8f      	ldr	r3, [pc, #572]	; (80011cc <HAL_RCC_OscConfig+0x26c>)
 8000f8e:	685b      	ldr	r3, [r3, #4]
 8000f90:	f003 030c 	and.w	r3, r3, #12
 8000f94:	2b08      	cmp	r3, #8
 8000f96:	d112      	bne.n	8000fbe <HAL_RCC_OscConfig+0x5e>
 8000f98:	4b8c      	ldr	r3, [pc, #560]	; (80011cc <HAL_RCC_OscConfig+0x26c>)
 8000f9a:	685b      	ldr	r3, [r3, #4]
 8000f9c:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8000fa0:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8000fa4:	d10b      	bne.n	8000fbe <HAL_RCC_OscConfig+0x5e>
    {
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8000fa6:	4b89      	ldr	r3, [pc, #548]	; (80011cc <HAL_RCC_OscConfig+0x26c>)
 8000fa8:	681b      	ldr	r3, [r3, #0]
 8000faa:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8000fae:	2b00      	cmp	r3, #0
 8000fb0:	d06c      	beq.n	800108c <HAL_RCC_OscConfig+0x12c>
 8000fb2:	687b      	ldr	r3, [r7, #4]
 8000fb4:	685b      	ldr	r3, [r3, #4]
 8000fb6:	2b00      	cmp	r3, #0
 8000fb8:	d168      	bne.n	800108c <HAL_RCC_OscConfig+0x12c>
      {
        return HAL_ERROR;
 8000fba:	2301      	movs	r3, #1
 8000fbc:	e246      	b.n	800144c <HAL_RCC_OscConfig+0x4ec>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8000fbe:	687b      	ldr	r3, [r7, #4]
 8000fc0:	685b      	ldr	r3, [r3, #4]
 8000fc2:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8000fc6:	d106      	bne.n	8000fd6 <HAL_RCC_OscConfig+0x76>
 8000fc8:	4b80      	ldr	r3, [pc, #512]	; (80011cc <HAL_RCC_OscConfig+0x26c>)
 8000fca:	681b      	ldr	r3, [r3, #0]
 8000fcc:	4a7f      	ldr	r2, [pc, #508]	; (80011cc <HAL_RCC_OscConfig+0x26c>)
 8000fce:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8000fd2:	6013      	str	r3, [r2, #0]
 8000fd4:	e02e      	b.n	8001034 <HAL_RCC_OscConfig+0xd4>
 8000fd6:	687b      	ldr	r3, [r7, #4]
 8000fd8:	685b      	ldr	r3, [r3, #4]
 8000fda:	2b00      	cmp	r3, #0
 8000fdc:	d10c      	bne.n	8000ff8 <HAL_RCC_OscConfig+0x98>
 8000fde:	4b7b      	ldr	r3, [pc, #492]	; (80011cc <HAL_RCC_OscConfig+0x26c>)
 8000fe0:	681b      	ldr	r3, [r3, #0]
 8000fe2:	4a7a      	ldr	r2, [pc, #488]	; (80011cc <HAL_RCC_OscConfig+0x26c>)
 8000fe4:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8000fe8:	6013      	str	r3, [r2, #0]
 8000fea:	4b78      	ldr	r3, [pc, #480]	; (80011cc <HAL_RCC_OscConfig+0x26c>)
 8000fec:	681b      	ldr	r3, [r3, #0]
 8000fee:	4a77      	ldr	r2, [pc, #476]	; (80011cc <HAL_RCC_OscConfig+0x26c>)
 8000ff0:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8000ff4:	6013      	str	r3, [r2, #0]
 8000ff6:	e01d      	b.n	8001034 <HAL_RCC_OscConfig+0xd4>
 8000ff8:	687b      	ldr	r3, [r7, #4]
 8000ffa:	685b      	ldr	r3, [r3, #4]
 8000ffc:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 8001000:	d10c      	bne.n	800101c <HAL_RCC_OscConfig+0xbc>
 8001002:	4b72      	ldr	r3, [pc, #456]	; (80011cc <HAL_RCC_OscConfig+0x26c>)
 8001004:	681b      	ldr	r3, [r3, #0]
 8001006:	4a71      	ldr	r2, [pc, #452]	; (80011cc <HAL_RCC_OscConfig+0x26c>)
 8001008:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 800100c:	6013      	str	r3, [r2, #0]
 800100e:	4b6f      	ldr	r3, [pc, #444]	; (80011cc <HAL_RCC_OscConfig+0x26c>)
 8001010:	681b      	ldr	r3, [r3, #0]
 8001012:	4a6e      	ldr	r2, [pc, #440]	; (80011cc <HAL_RCC_OscConfig+0x26c>)
 8001014:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8001018:	6013      	str	r3, [r2, #0]
 800101a:	e00b      	b.n	8001034 <HAL_RCC_OscConfig+0xd4>
 800101c:	4b6b      	ldr	r3, [pc, #428]	; (80011cc <HAL_RCC_OscConfig+0x26c>)
 800101e:	681b      	ldr	r3, [r3, #0]
 8001020:	4a6a      	ldr	r2, [pc, #424]	; (80011cc <HAL_RCC_OscConfig+0x26c>)
 8001022:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8001026:	6013      	str	r3, [r2, #0]
 8001028:	4b68      	ldr	r3, [pc, #416]	; (80011cc <HAL_RCC_OscConfig+0x26c>)
 800102a:	681b      	ldr	r3, [r3, #0]
 800102c:	4a67      	ldr	r2, [pc, #412]	; (80011cc <HAL_RCC_OscConfig+0x26c>)
 800102e:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8001032:	6013      	str	r3, [r2, #0]


      /* Check the HSE State */
      if (RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8001034:	687b      	ldr	r3, [r7, #4]
 8001036:	685b      	ldr	r3, [r3, #4]
 8001038:	2b00      	cmp	r3, #0
 800103a:	d013      	beq.n	8001064 <HAL_RCC_OscConfig+0x104>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800103c:	f7ff fc34 	bl	80008a8 <HAL_GetTick>
 8001040:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8001042:	e008      	b.n	8001056 <HAL_RCC_OscConfig+0xf6>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8001044:	f7ff fc30 	bl	80008a8 <HAL_GetTick>
 8001048:	4602      	mov	r2, r0
 800104a:	693b      	ldr	r3, [r7, #16]
 800104c:	1ad3      	subs	r3, r2, r3
 800104e:	2b64      	cmp	r3, #100	; 0x64
 8001050:	d901      	bls.n	8001056 <HAL_RCC_OscConfig+0xf6>
          {
            return HAL_TIMEOUT;
 8001052:	2303      	movs	r3, #3
 8001054:	e1fa      	b.n	800144c <HAL_RCC_OscConfig+0x4ec>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8001056:	4b5d      	ldr	r3, [pc, #372]	; (80011cc <HAL_RCC_OscConfig+0x26c>)
 8001058:	681b      	ldr	r3, [r3, #0]
 800105a:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800105e:	2b00      	cmp	r3, #0
 8001060:	d0f0      	beq.n	8001044 <HAL_RCC_OscConfig+0xe4>
 8001062:	e014      	b.n	800108e <HAL_RCC_OscConfig+0x12e>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001064:	f7ff fc20 	bl	80008a8 <HAL_GetTick>
 8001068:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 800106a:	e008      	b.n	800107e <HAL_RCC_OscConfig+0x11e>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 800106c:	f7ff fc1c 	bl	80008a8 <HAL_GetTick>
 8001070:	4602      	mov	r2, r0
 8001072:	693b      	ldr	r3, [r7, #16]
 8001074:	1ad3      	subs	r3, r2, r3
 8001076:	2b64      	cmp	r3, #100	; 0x64
 8001078:	d901      	bls.n	800107e <HAL_RCC_OscConfig+0x11e>
          {
            return HAL_TIMEOUT;
 800107a:	2303      	movs	r3, #3
 800107c:	e1e6      	b.n	800144c <HAL_RCC_OscConfig+0x4ec>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 800107e:	4b53      	ldr	r3, [pc, #332]	; (80011cc <HAL_RCC_OscConfig+0x26c>)
 8001080:	681b      	ldr	r3, [r3, #0]
 8001082:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8001086:	2b00      	cmp	r3, #0
 8001088:	d1f0      	bne.n	800106c <HAL_RCC_OscConfig+0x10c>
 800108a:	e000      	b.n	800108e <HAL_RCC_OscConfig+0x12e>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 800108c:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 800108e:	687b      	ldr	r3, [r7, #4]
 8001090:	681b      	ldr	r3, [r3, #0]
 8001092:	f003 0302 	and.w	r3, r3, #2
 8001096:	2b00      	cmp	r3, #0
 8001098:	d063      	beq.n	8001162 <HAL_RCC_OscConfig+0x202>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI)
 800109a:	4b4c      	ldr	r3, [pc, #304]	; (80011cc <HAL_RCC_OscConfig+0x26c>)
 800109c:	685b      	ldr	r3, [r3, #4]
 800109e:	f003 030c 	and.w	r3, r3, #12
 80010a2:	2b00      	cmp	r3, #0
 80010a4:	d00b      	beq.n	80010be <HAL_RCC_OscConfig+0x15e>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSI_DIV2)))
 80010a6:	4b49      	ldr	r3, [pc, #292]	; (80011cc <HAL_RCC_OscConfig+0x26c>)
 80010a8:	685b      	ldr	r3, [r3, #4]
 80010aa:	f003 030c 	and.w	r3, r3, #12
 80010ae:	2b08      	cmp	r3, #8
 80010b0:	d11c      	bne.n	80010ec <HAL_RCC_OscConfig+0x18c>
 80010b2:	4b46      	ldr	r3, [pc, #280]	; (80011cc <HAL_RCC_OscConfig+0x26c>)
 80010b4:	685b      	ldr	r3, [r3, #4]
 80010b6:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 80010ba:	2b00      	cmp	r3, #0
 80010bc:	d116      	bne.n	80010ec <HAL_RCC_OscConfig+0x18c>
    {
      /* When HSI is used as system clock it will not disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 80010be:	4b43      	ldr	r3, [pc, #268]	; (80011cc <HAL_RCC_OscConfig+0x26c>)
 80010c0:	681b      	ldr	r3, [r3, #0]
 80010c2:	f003 0302 	and.w	r3, r3, #2
 80010c6:	2b00      	cmp	r3, #0
 80010c8:	d005      	beq.n	80010d6 <HAL_RCC_OscConfig+0x176>
 80010ca:	687b      	ldr	r3, [r7, #4]
 80010cc:	691b      	ldr	r3, [r3, #16]
 80010ce:	2b01      	cmp	r3, #1
 80010d0:	d001      	beq.n	80010d6 <HAL_RCC_OscConfig+0x176>
      {
        return HAL_ERROR;
 80010d2:	2301      	movs	r3, #1
 80010d4:	e1ba      	b.n	800144c <HAL_RCC_OscConfig+0x4ec>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80010d6:	4b3d      	ldr	r3, [pc, #244]	; (80011cc <HAL_RCC_OscConfig+0x26c>)
 80010d8:	681b      	ldr	r3, [r3, #0]
 80010da:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 80010de:	687b      	ldr	r3, [r7, #4]
 80010e0:	695b      	ldr	r3, [r3, #20]
 80010e2:	00db      	lsls	r3, r3, #3
 80010e4:	4939      	ldr	r1, [pc, #228]	; (80011cc <HAL_RCC_OscConfig+0x26c>)
 80010e6:	4313      	orrs	r3, r2
 80010e8:	600b      	str	r3, [r1, #0]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 80010ea:	e03a      	b.n	8001162 <HAL_RCC_OscConfig+0x202>
      }
    }
    else
    {
      /* Check the HSI State */
      if (RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 80010ec:	687b      	ldr	r3, [r7, #4]
 80010ee:	691b      	ldr	r3, [r3, #16]
 80010f0:	2b00      	cmp	r3, #0
 80010f2:	d020      	beq.n	8001136 <HAL_RCC_OscConfig+0x1d6>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 80010f4:	4b36      	ldr	r3, [pc, #216]	; (80011d0 <HAL_RCC_OscConfig+0x270>)
 80010f6:	2201      	movs	r2, #1
 80010f8:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80010fa:	f7ff fbd5 	bl	80008a8 <HAL_GetTick>
 80010fe:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8001100:	e008      	b.n	8001114 <HAL_RCC_OscConfig+0x1b4>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8001102:	f7ff fbd1 	bl	80008a8 <HAL_GetTick>
 8001106:	4602      	mov	r2, r0
 8001108:	693b      	ldr	r3, [r7, #16]
 800110a:	1ad3      	subs	r3, r2, r3
 800110c:	2b02      	cmp	r3, #2
 800110e:	d901      	bls.n	8001114 <HAL_RCC_OscConfig+0x1b4>
          {
            return HAL_TIMEOUT;
 8001110:	2303      	movs	r3, #3
 8001112:	e19b      	b.n	800144c <HAL_RCC_OscConfig+0x4ec>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8001114:	4b2d      	ldr	r3, [pc, #180]	; (80011cc <HAL_RCC_OscConfig+0x26c>)
 8001116:	681b      	ldr	r3, [r3, #0]
 8001118:	f003 0302 	and.w	r3, r3, #2
 800111c:	2b00      	cmp	r3, #0
 800111e:	d0f0      	beq.n	8001102 <HAL_RCC_OscConfig+0x1a2>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8001120:	4b2a      	ldr	r3, [pc, #168]	; (80011cc <HAL_RCC_OscConfig+0x26c>)
 8001122:	681b      	ldr	r3, [r3, #0]
 8001124:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8001128:	687b      	ldr	r3, [r7, #4]
 800112a:	695b      	ldr	r3, [r3, #20]
 800112c:	00db      	lsls	r3, r3, #3
 800112e:	4927      	ldr	r1, [pc, #156]	; (80011cc <HAL_RCC_OscConfig+0x26c>)
 8001130:	4313      	orrs	r3, r2
 8001132:	600b      	str	r3, [r1, #0]
 8001134:	e015      	b.n	8001162 <HAL_RCC_OscConfig+0x202>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8001136:	4b26      	ldr	r3, [pc, #152]	; (80011d0 <HAL_RCC_OscConfig+0x270>)
 8001138:	2200      	movs	r2, #0
 800113a:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800113c:	f7ff fbb4 	bl	80008a8 <HAL_GetTick>
 8001140:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8001142:	e008      	b.n	8001156 <HAL_RCC_OscConfig+0x1f6>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8001144:	f7ff fbb0 	bl	80008a8 <HAL_GetTick>
 8001148:	4602      	mov	r2, r0
 800114a:	693b      	ldr	r3, [r7, #16]
 800114c:	1ad3      	subs	r3, r2, r3
 800114e:	2b02      	cmp	r3, #2
 8001150:	d901      	bls.n	8001156 <HAL_RCC_OscConfig+0x1f6>
          {
            return HAL_TIMEOUT;
 8001152:	2303      	movs	r3, #3
 8001154:	e17a      	b.n	800144c <HAL_RCC_OscConfig+0x4ec>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8001156:	4b1d      	ldr	r3, [pc, #116]	; (80011cc <HAL_RCC_OscConfig+0x26c>)
 8001158:	681b      	ldr	r3, [r3, #0]
 800115a:	f003 0302 	and.w	r3, r3, #2
 800115e:	2b00      	cmp	r3, #0
 8001160:	d1f0      	bne.n	8001144 <HAL_RCC_OscConfig+0x1e4>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8001162:	687b      	ldr	r3, [r7, #4]
 8001164:	681b      	ldr	r3, [r3, #0]
 8001166:	f003 0308 	and.w	r3, r3, #8
 800116a:	2b00      	cmp	r3, #0
 800116c:	d03a      	beq.n	80011e4 <HAL_RCC_OscConfig+0x284>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if (RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 800116e:	687b      	ldr	r3, [r7, #4]
 8001170:	699b      	ldr	r3, [r3, #24]
 8001172:	2b00      	cmp	r3, #0
 8001174:	d019      	beq.n	80011aa <HAL_RCC_OscConfig+0x24a>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8001176:	4b17      	ldr	r3, [pc, #92]	; (80011d4 <HAL_RCC_OscConfig+0x274>)
 8001178:	2201      	movs	r2, #1
 800117a:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 800117c:	f7ff fb94 	bl	80008a8 <HAL_GetTick>
 8001180:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8001182:	e008      	b.n	8001196 <HAL_RCC_OscConfig+0x236>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8001184:	f7ff fb90 	bl	80008a8 <HAL_GetTick>
 8001188:	4602      	mov	r2, r0
 800118a:	693b      	ldr	r3, [r7, #16]
 800118c:	1ad3      	subs	r3, r2, r3
 800118e:	2b02      	cmp	r3, #2
 8001190:	d901      	bls.n	8001196 <HAL_RCC_OscConfig+0x236>
        {
          return HAL_TIMEOUT;
 8001192:	2303      	movs	r3, #3
 8001194:	e15a      	b.n	800144c <HAL_RCC_OscConfig+0x4ec>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8001196:	4b0d      	ldr	r3, [pc, #52]	; (80011cc <HAL_RCC_OscConfig+0x26c>)
 8001198:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800119a:	f003 0302 	and.w	r3, r3, #2
 800119e:	2b00      	cmp	r3, #0
 80011a0:	d0f0      	beq.n	8001184 <HAL_RCC_OscConfig+0x224>
        }
      }
      /*  To have a fully stabilized clock in the specified range, a software delay of 1ms
          should be added.*/
      RCC_Delay(1);
 80011a2:	2001      	movs	r0, #1
 80011a4:	f000 fb0a 	bl	80017bc <RCC_Delay>
 80011a8:	e01c      	b.n	80011e4 <HAL_RCC_OscConfig+0x284>
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 80011aa:	4b0a      	ldr	r3, [pc, #40]	; (80011d4 <HAL_RCC_OscConfig+0x274>)
 80011ac:	2200      	movs	r2, #0
 80011ae:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 80011b0:	f7ff fb7a 	bl	80008a8 <HAL_GetTick>
 80011b4:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is disabled */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 80011b6:	e00f      	b.n	80011d8 <HAL_RCC_OscConfig+0x278>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 80011b8:	f7ff fb76 	bl	80008a8 <HAL_GetTick>
 80011bc:	4602      	mov	r2, r0
 80011be:	693b      	ldr	r3, [r7, #16]
 80011c0:	1ad3      	subs	r3, r2, r3
 80011c2:	2b02      	cmp	r3, #2
 80011c4:	d908      	bls.n	80011d8 <HAL_RCC_OscConfig+0x278>
        {
          return HAL_TIMEOUT;
 80011c6:	2303      	movs	r3, #3
 80011c8:	e140      	b.n	800144c <HAL_RCC_OscConfig+0x4ec>
 80011ca:	bf00      	nop
 80011cc:	40021000 	.word	0x40021000
 80011d0:	42420000 	.word	0x42420000
 80011d4:	42420480 	.word	0x42420480
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 80011d8:	4b9e      	ldr	r3, [pc, #632]	; (8001454 <HAL_RCC_OscConfig+0x4f4>)
 80011da:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80011dc:	f003 0302 	and.w	r3, r3, #2
 80011e0:	2b00      	cmp	r3, #0
 80011e2:	d1e9      	bne.n	80011b8 <HAL_RCC_OscConfig+0x258>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 80011e4:	687b      	ldr	r3, [r7, #4]
 80011e6:	681b      	ldr	r3, [r3, #0]
 80011e8:	f003 0304 	and.w	r3, r3, #4
 80011ec:	2b00      	cmp	r3, #0
 80011ee:	f000 80a6 	beq.w	800133e <HAL_RCC_OscConfig+0x3de>
  {
    FlagStatus       pwrclkchanged = RESET;
 80011f2:	2300      	movs	r3, #0
 80011f4:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 80011f6:	4b97      	ldr	r3, [pc, #604]	; (8001454 <HAL_RCC_OscConfig+0x4f4>)
 80011f8:	69db      	ldr	r3, [r3, #28]
 80011fa:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80011fe:	2b00      	cmp	r3, #0
 8001200:	d10d      	bne.n	800121e <HAL_RCC_OscConfig+0x2be>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8001202:	4b94      	ldr	r3, [pc, #592]	; (8001454 <HAL_RCC_OscConfig+0x4f4>)
 8001204:	69db      	ldr	r3, [r3, #28]
 8001206:	4a93      	ldr	r2, [pc, #588]	; (8001454 <HAL_RCC_OscConfig+0x4f4>)
 8001208:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 800120c:	61d3      	str	r3, [r2, #28]
 800120e:	4b91      	ldr	r3, [pc, #580]	; (8001454 <HAL_RCC_OscConfig+0x4f4>)
 8001210:	69db      	ldr	r3, [r3, #28]
 8001212:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8001216:	60bb      	str	r3, [r7, #8]
 8001218:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 800121a:	2301      	movs	r3, #1
 800121c:	75fb      	strb	r3, [r7, #23]
    }

    if (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 800121e:	4b8e      	ldr	r3, [pc, #568]	; (8001458 <HAL_RCC_OscConfig+0x4f8>)
 8001220:	681b      	ldr	r3, [r3, #0]
 8001222:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8001226:	2b00      	cmp	r3, #0
 8001228:	d118      	bne.n	800125c <HAL_RCC_OscConfig+0x2fc>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 800122a:	4b8b      	ldr	r3, [pc, #556]	; (8001458 <HAL_RCC_OscConfig+0x4f8>)
 800122c:	681b      	ldr	r3, [r3, #0]
 800122e:	4a8a      	ldr	r2, [pc, #552]	; (8001458 <HAL_RCC_OscConfig+0x4f8>)
 8001230:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8001234:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8001236:	f7ff fb37 	bl	80008a8 <HAL_GetTick>
 800123a:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 800123c:	e008      	b.n	8001250 <HAL_RCC_OscConfig+0x2f0>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 800123e:	f7ff fb33 	bl	80008a8 <HAL_GetTick>
 8001242:	4602      	mov	r2, r0
 8001244:	693b      	ldr	r3, [r7, #16]
 8001246:	1ad3      	subs	r3, r2, r3
 8001248:	2b64      	cmp	r3, #100	; 0x64
 800124a:	d901      	bls.n	8001250 <HAL_RCC_OscConfig+0x2f0>
        {
          return HAL_TIMEOUT;
 800124c:	2303      	movs	r3, #3
 800124e:	e0fd      	b.n	800144c <HAL_RCC_OscConfig+0x4ec>
      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8001250:	4b81      	ldr	r3, [pc, #516]	; (8001458 <HAL_RCC_OscConfig+0x4f8>)
 8001252:	681b      	ldr	r3, [r3, #0]
 8001254:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8001258:	2b00      	cmp	r3, #0
 800125a:	d0f0      	beq.n	800123e <HAL_RCC_OscConfig+0x2de>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 800125c:	687b      	ldr	r3, [r7, #4]
 800125e:	68db      	ldr	r3, [r3, #12]
 8001260:	2b01      	cmp	r3, #1
 8001262:	d106      	bne.n	8001272 <HAL_RCC_OscConfig+0x312>
 8001264:	4b7b      	ldr	r3, [pc, #492]	; (8001454 <HAL_RCC_OscConfig+0x4f4>)
 8001266:	6a1b      	ldr	r3, [r3, #32]
 8001268:	4a7a      	ldr	r2, [pc, #488]	; (8001454 <HAL_RCC_OscConfig+0x4f4>)
 800126a:	f043 0301 	orr.w	r3, r3, #1
 800126e:	6213      	str	r3, [r2, #32]
 8001270:	e02d      	b.n	80012ce <HAL_RCC_OscConfig+0x36e>
 8001272:	687b      	ldr	r3, [r7, #4]
 8001274:	68db      	ldr	r3, [r3, #12]
 8001276:	2b00      	cmp	r3, #0
 8001278:	d10c      	bne.n	8001294 <HAL_RCC_OscConfig+0x334>
 800127a:	4b76      	ldr	r3, [pc, #472]	; (8001454 <HAL_RCC_OscConfig+0x4f4>)
 800127c:	6a1b      	ldr	r3, [r3, #32]
 800127e:	4a75      	ldr	r2, [pc, #468]	; (8001454 <HAL_RCC_OscConfig+0x4f4>)
 8001280:	f023 0301 	bic.w	r3, r3, #1
 8001284:	6213      	str	r3, [r2, #32]
 8001286:	4b73      	ldr	r3, [pc, #460]	; (8001454 <HAL_RCC_OscConfig+0x4f4>)
 8001288:	6a1b      	ldr	r3, [r3, #32]
 800128a:	4a72      	ldr	r2, [pc, #456]	; (8001454 <HAL_RCC_OscConfig+0x4f4>)
 800128c:	f023 0304 	bic.w	r3, r3, #4
 8001290:	6213      	str	r3, [r2, #32]
 8001292:	e01c      	b.n	80012ce <HAL_RCC_OscConfig+0x36e>
 8001294:	687b      	ldr	r3, [r7, #4]
 8001296:	68db      	ldr	r3, [r3, #12]
 8001298:	2b05      	cmp	r3, #5
 800129a:	d10c      	bne.n	80012b6 <HAL_RCC_OscConfig+0x356>
 800129c:	4b6d      	ldr	r3, [pc, #436]	; (8001454 <HAL_RCC_OscConfig+0x4f4>)
 800129e:	6a1b      	ldr	r3, [r3, #32]
 80012a0:	4a6c      	ldr	r2, [pc, #432]	; (8001454 <HAL_RCC_OscConfig+0x4f4>)
 80012a2:	f043 0304 	orr.w	r3, r3, #4
 80012a6:	6213      	str	r3, [r2, #32]
 80012a8:	4b6a      	ldr	r3, [pc, #424]	; (8001454 <HAL_RCC_OscConfig+0x4f4>)
 80012aa:	6a1b      	ldr	r3, [r3, #32]
 80012ac:	4a69      	ldr	r2, [pc, #420]	; (8001454 <HAL_RCC_OscConfig+0x4f4>)
 80012ae:	f043 0301 	orr.w	r3, r3, #1
 80012b2:	6213      	str	r3, [r2, #32]
 80012b4:	e00b      	b.n	80012ce <HAL_RCC_OscConfig+0x36e>
 80012b6:	4b67      	ldr	r3, [pc, #412]	; (8001454 <HAL_RCC_OscConfig+0x4f4>)
 80012b8:	6a1b      	ldr	r3, [r3, #32]
 80012ba:	4a66      	ldr	r2, [pc, #408]	; (8001454 <HAL_RCC_OscConfig+0x4f4>)
 80012bc:	f023 0301 	bic.w	r3, r3, #1
 80012c0:	6213      	str	r3, [r2, #32]
 80012c2:	4b64      	ldr	r3, [pc, #400]	; (8001454 <HAL_RCC_OscConfig+0x4f4>)
 80012c4:	6a1b      	ldr	r3, [r3, #32]
 80012c6:	4a63      	ldr	r2, [pc, #396]	; (8001454 <HAL_RCC_OscConfig+0x4f4>)
 80012c8:	f023 0304 	bic.w	r3, r3, #4
 80012cc:	6213      	str	r3, [r2, #32]
    /* Check the LSE State */
    if (RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 80012ce:	687b      	ldr	r3, [r7, #4]
 80012d0:	68db      	ldr	r3, [r3, #12]
 80012d2:	2b00      	cmp	r3, #0
 80012d4:	d015      	beq.n	8001302 <HAL_RCC_OscConfig+0x3a2>
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 80012d6:	f7ff fae7 	bl	80008a8 <HAL_GetTick>
 80012da:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80012dc:	e00a      	b.n	80012f4 <HAL_RCC_OscConfig+0x394>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80012de:	f7ff fae3 	bl	80008a8 <HAL_GetTick>
 80012e2:	4602      	mov	r2, r0
 80012e4:	693b      	ldr	r3, [r7, #16]
 80012e6:	1ad3      	subs	r3, r2, r3
 80012e8:	f241 3288 	movw	r2, #5000	; 0x1388
 80012ec:	4293      	cmp	r3, r2
 80012ee:	d901      	bls.n	80012f4 <HAL_RCC_OscConfig+0x394>
        {
          return HAL_TIMEOUT;
 80012f0:	2303      	movs	r3, #3
 80012f2:	e0ab      	b.n	800144c <HAL_RCC_OscConfig+0x4ec>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80012f4:	4b57      	ldr	r3, [pc, #348]	; (8001454 <HAL_RCC_OscConfig+0x4f4>)
 80012f6:	6a1b      	ldr	r3, [r3, #32]
 80012f8:	f003 0302 	and.w	r3, r3, #2
 80012fc:	2b00      	cmp	r3, #0
 80012fe:	d0ee      	beq.n	80012de <HAL_RCC_OscConfig+0x37e>
 8001300:	e014      	b.n	800132c <HAL_RCC_OscConfig+0x3cc>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8001302:	f7ff fad1 	bl	80008a8 <HAL_GetTick>
 8001306:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is disabled */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8001308:	e00a      	b.n	8001320 <HAL_RCC_OscConfig+0x3c0>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 800130a:	f7ff facd 	bl	80008a8 <HAL_GetTick>
 800130e:	4602      	mov	r2, r0
 8001310:	693b      	ldr	r3, [r7, #16]
 8001312:	1ad3      	subs	r3, r2, r3
 8001314:	f241 3288 	movw	r2, #5000	; 0x1388
 8001318:	4293      	cmp	r3, r2
 800131a:	d901      	bls.n	8001320 <HAL_RCC_OscConfig+0x3c0>
        {
          return HAL_TIMEOUT;
 800131c:	2303      	movs	r3, #3
 800131e:	e095      	b.n	800144c <HAL_RCC_OscConfig+0x4ec>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8001320:	4b4c      	ldr	r3, [pc, #304]	; (8001454 <HAL_RCC_OscConfig+0x4f4>)
 8001322:	6a1b      	ldr	r3, [r3, #32]
 8001324:	f003 0302 	and.w	r3, r3, #2
 8001328:	2b00      	cmp	r3, #0
 800132a:	d1ee      	bne.n	800130a <HAL_RCC_OscConfig+0x3aa>
        }
      }
    }

    /* Require to disable power clock if necessary */
    if (pwrclkchanged == SET)
 800132c:	7dfb      	ldrb	r3, [r7, #23]
 800132e:	2b01      	cmp	r3, #1
 8001330:	d105      	bne.n	800133e <HAL_RCC_OscConfig+0x3de>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8001332:	4b48      	ldr	r3, [pc, #288]	; (8001454 <HAL_RCC_OscConfig+0x4f4>)
 8001334:	69db      	ldr	r3, [r3, #28]
 8001336:	4a47      	ldr	r2, [pc, #284]	; (8001454 <HAL_RCC_OscConfig+0x4f4>)
 8001338:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 800133c:	61d3      	str	r3, [r2, #28]

#endif /* RCC_CR_PLL2ON */
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 800133e:	687b      	ldr	r3, [r7, #4]
 8001340:	69db      	ldr	r3, [r3, #28]
 8001342:	2b00      	cmp	r3, #0
 8001344:	f000 8081 	beq.w	800144a <HAL_RCC_OscConfig+0x4ea>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 8001348:	4b42      	ldr	r3, [pc, #264]	; (8001454 <HAL_RCC_OscConfig+0x4f4>)
 800134a:	685b      	ldr	r3, [r3, #4]
 800134c:	f003 030c 	and.w	r3, r3, #12
 8001350:	2b08      	cmp	r3, #8
 8001352:	d061      	beq.n	8001418 <HAL_RCC_OscConfig+0x4b8>
    {
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8001354:	687b      	ldr	r3, [r7, #4]
 8001356:	69db      	ldr	r3, [r3, #28]
 8001358:	2b02      	cmp	r3, #2
 800135a:	d146      	bne.n	80013ea <HAL_RCC_OscConfig+0x48a>
        /* Check the parameters */
        assert_param(IS_RCC_PLLSOURCE(RCC_OscInitStruct->PLL.PLLSource));
        assert_param(IS_RCC_PLL_MUL(RCC_OscInitStruct->PLL.PLLMUL));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 800135c:	4b3f      	ldr	r3, [pc, #252]	; (800145c <HAL_RCC_OscConfig+0x4fc>)
 800135e:	2200      	movs	r2, #0
 8001360:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001362:	f7ff faa1 	bl	80008a8 <HAL_GetTick>
 8001366:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8001368:	e008      	b.n	800137c <HAL_RCC_OscConfig+0x41c>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 800136a:	f7ff fa9d 	bl	80008a8 <HAL_GetTick>
 800136e:	4602      	mov	r2, r0
 8001370:	693b      	ldr	r3, [r7, #16]
 8001372:	1ad3      	subs	r3, r2, r3
 8001374:	2b02      	cmp	r3, #2
 8001376:	d901      	bls.n	800137c <HAL_RCC_OscConfig+0x41c>
          {
            return HAL_TIMEOUT;
 8001378:	2303      	movs	r3, #3
 800137a:	e067      	b.n	800144c <HAL_RCC_OscConfig+0x4ec>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 800137c:	4b35      	ldr	r3, [pc, #212]	; (8001454 <HAL_RCC_OscConfig+0x4f4>)
 800137e:	681b      	ldr	r3, [r3, #0]
 8001380:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8001384:	2b00      	cmp	r3, #0
 8001386:	d1f0      	bne.n	800136a <HAL_RCC_OscConfig+0x40a>
          }
        }

        /* Configure the HSE prediv factor --------------------------------*/
        /* It can be written only when the PLL is disabled. Not used in PLL source is different than HSE */
        if (RCC_OscInitStruct->PLL.PLLSource == RCC_PLLSOURCE_HSE)
 8001388:	687b      	ldr	r3, [r7, #4]
 800138a:	6a1b      	ldr	r3, [r3, #32]
 800138c:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8001390:	d108      	bne.n	80013a4 <HAL_RCC_OscConfig+0x444>
          /* Set PREDIV1 source */
          SET_BIT(RCC->CFGR2, RCC_OscInitStruct->Prediv1Source);
#endif /* RCC_CFGR2_PREDIV1SRC */

          /* Set PREDIV1 Value */
          __HAL_RCC_HSE_PREDIV_CONFIG(RCC_OscInitStruct->HSEPredivValue);
 8001392:	4b30      	ldr	r3, [pc, #192]	; (8001454 <HAL_RCC_OscConfig+0x4f4>)
 8001394:	685b      	ldr	r3, [r3, #4]
 8001396:	f423 3200 	bic.w	r2, r3, #131072	; 0x20000
 800139a:	687b      	ldr	r3, [r7, #4]
 800139c:	689b      	ldr	r3, [r3, #8]
 800139e:	492d      	ldr	r1, [pc, #180]	; (8001454 <HAL_RCC_OscConfig+0x4f4>)
 80013a0:	4313      	orrs	r3, r2
 80013a2:	604b      	str	r3, [r1, #4]
        }

        /* Configure the main PLL clock source and multiplication factors. */
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 80013a4:	4b2b      	ldr	r3, [pc, #172]	; (8001454 <HAL_RCC_OscConfig+0x4f4>)
 80013a6:	685b      	ldr	r3, [r3, #4]
 80013a8:	f423 1274 	bic.w	r2, r3, #3997696	; 0x3d0000
 80013ac:	687b      	ldr	r3, [r7, #4]
 80013ae:	6a19      	ldr	r1, [r3, #32]
 80013b0:	687b      	ldr	r3, [r7, #4]
 80013b2:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80013b4:	430b      	orrs	r3, r1
 80013b6:	4927      	ldr	r1, [pc, #156]	; (8001454 <HAL_RCC_OscConfig+0x4f4>)
 80013b8:	4313      	orrs	r3, r2
 80013ba:	604b      	str	r3, [r1, #4]
                             RCC_OscInitStruct->PLL.PLLMUL);
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 80013bc:	4b27      	ldr	r3, [pc, #156]	; (800145c <HAL_RCC_OscConfig+0x4fc>)
 80013be:	2201      	movs	r2, #1
 80013c0:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80013c2:	f7ff fa71 	bl	80008a8 <HAL_GetTick>
 80013c6:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 80013c8:	e008      	b.n	80013dc <HAL_RCC_OscConfig+0x47c>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80013ca:	f7ff fa6d 	bl	80008a8 <HAL_GetTick>
 80013ce:	4602      	mov	r2, r0
 80013d0:	693b      	ldr	r3, [r7, #16]
 80013d2:	1ad3      	subs	r3, r2, r3
 80013d4:	2b02      	cmp	r3, #2
 80013d6:	d901      	bls.n	80013dc <HAL_RCC_OscConfig+0x47c>
          {
            return HAL_TIMEOUT;
 80013d8:	2303      	movs	r3, #3
 80013da:	e037      	b.n	800144c <HAL_RCC_OscConfig+0x4ec>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 80013dc:	4b1d      	ldr	r3, [pc, #116]	; (8001454 <HAL_RCC_OscConfig+0x4f4>)
 80013de:	681b      	ldr	r3, [r3, #0]
 80013e0:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80013e4:	2b00      	cmp	r3, #0
 80013e6:	d0f0      	beq.n	80013ca <HAL_RCC_OscConfig+0x46a>
 80013e8:	e02f      	b.n	800144a <HAL_RCC_OscConfig+0x4ea>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 80013ea:	4b1c      	ldr	r3, [pc, #112]	; (800145c <HAL_RCC_OscConfig+0x4fc>)
 80013ec:	2200      	movs	r2, #0
 80013ee:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80013f0:	f7ff fa5a 	bl	80008a8 <HAL_GetTick>
 80013f4:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 80013f6:	e008      	b.n	800140a <HAL_RCC_OscConfig+0x4aa>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80013f8:	f7ff fa56 	bl	80008a8 <HAL_GetTick>
 80013fc:	4602      	mov	r2, r0
 80013fe:	693b      	ldr	r3, [r7, #16]
 8001400:	1ad3      	subs	r3, r2, r3
 8001402:	2b02      	cmp	r3, #2
 8001404:	d901      	bls.n	800140a <HAL_RCC_OscConfig+0x4aa>
          {
            return HAL_TIMEOUT;
 8001406:	2303      	movs	r3, #3
 8001408:	e020      	b.n	800144c <HAL_RCC_OscConfig+0x4ec>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 800140a:	4b12      	ldr	r3, [pc, #72]	; (8001454 <HAL_RCC_OscConfig+0x4f4>)
 800140c:	681b      	ldr	r3, [r3, #0]
 800140e:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8001412:	2b00      	cmp	r3, #0
 8001414:	d1f0      	bne.n	80013f8 <HAL_RCC_OscConfig+0x498>
 8001416:	e018      	b.n	800144a <HAL_RCC_OscConfig+0x4ea>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8001418:	687b      	ldr	r3, [r7, #4]
 800141a:	69db      	ldr	r3, [r3, #28]
 800141c:	2b01      	cmp	r3, #1
 800141e:	d101      	bne.n	8001424 <HAL_RCC_OscConfig+0x4c4>
      {
        return HAL_ERROR;
 8001420:	2301      	movs	r3, #1
 8001422:	e013      	b.n	800144c <HAL_RCC_OscConfig+0x4ec>
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->CFGR;
 8001424:	4b0b      	ldr	r3, [pc, #44]	; (8001454 <HAL_RCC_OscConfig+0x4f4>)
 8001426:	685b      	ldr	r3, [r3, #4]
 8001428:	60fb      	str	r3, [r7, #12]
        if ((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 800142a:	68fb      	ldr	r3, [r7, #12]
 800142c:	f403 3280 	and.w	r2, r3, #65536	; 0x10000
 8001430:	687b      	ldr	r3, [r7, #4]
 8001432:	6a1b      	ldr	r3, [r3, #32]
 8001434:	429a      	cmp	r2, r3
 8001436:	d106      	bne.n	8001446 <HAL_RCC_OscConfig+0x4e6>
            (READ_BIT(pll_config, RCC_CFGR_PLLMULL) != RCC_OscInitStruct->PLL.PLLMUL))
 8001438:	68fb      	ldr	r3, [r7, #12]
 800143a:	f403 1270 	and.w	r2, r3, #3932160	; 0x3c0000
 800143e:	687b      	ldr	r3, [r7, #4]
 8001440:	6a5b      	ldr	r3, [r3, #36]	; 0x24
        if ((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8001442:	429a      	cmp	r2, r3
 8001444:	d001      	beq.n	800144a <HAL_RCC_OscConfig+0x4ea>
        {
          return HAL_ERROR;
 8001446:	2301      	movs	r3, #1
 8001448:	e000      	b.n	800144c <HAL_RCC_OscConfig+0x4ec>
        }
      }
    }
  }

  return HAL_OK;
 800144a:	2300      	movs	r3, #0
}
 800144c:	4618      	mov	r0, r3
 800144e:	3718      	adds	r7, #24
 8001450:	46bd      	mov	sp, r7
 8001452:	bd80      	pop	{r7, pc}
 8001454:	40021000 	.word	0x40021000
 8001458:	40007000 	.word	0x40007000
 800145c:	42420060 	.word	0x42420060

08001460 <HAL_RCC_ClockConfig>:
  *         You can use @ref HAL_RCC_GetClockConfig() function to know which clock is
  *         currently used as system clock source.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8001460:	b580      	push	{r7, lr}
 8001462:	b084      	sub	sp, #16
 8001464:	af00      	add	r7, sp, #0
 8001466:	6078      	str	r0, [r7, #4]
 8001468:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 800146a:	687b      	ldr	r3, [r7, #4]
 800146c:	2b00      	cmp	r3, #0
 800146e:	d101      	bne.n	8001474 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8001470:	2301      	movs	r3, #1
 8001472:	e0d0      	b.n	8001616 <HAL_RCC_ClockConfig+0x1b6>
  must be correctly programmed according to the frequency of the CPU clock
    (HCLK) of the device. */

#if defined(FLASH_ACR_LATENCY)
  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 8001474:	4b6a      	ldr	r3, [pc, #424]	; (8001620 <HAL_RCC_ClockConfig+0x1c0>)
 8001476:	681b      	ldr	r3, [r3, #0]
 8001478:	f003 0307 	and.w	r3, r3, #7
 800147c:	683a      	ldr	r2, [r7, #0]
 800147e:	429a      	cmp	r2, r3
 8001480:	d910      	bls.n	80014a4 <HAL_RCC_ClockConfig+0x44>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8001482:	4b67      	ldr	r3, [pc, #412]	; (8001620 <HAL_RCC_ClockConfig+0x1c0>)
 8001484:	681b      	ldr	r3, [r3, #0]
 8001486:	f023 0207 	bic.w	r2, r3, #7
 800148a:	4965      	ldr	r1, [pc, #404]	; (8001620 <HAL_RCC_ClockConfig+0x1c0>)
 800148c:	683b      	ldr	r3, [r7, #0]
 800148e:	4313      	orrs	r3, r2
 8001490:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8001492:	4b63      	ldr	r3, [pc, #396]	; (8001620 <HAL_RCC_ClockConfig+0x1c0>)
 8001494:	681b      	ldr	r3, [r3, #0]
 8001496:	f003 0307 	and.w	r3, r3, #7
 800149a:	683a      	ldr	r2, [r7, #0]
 800149c:	429a      	cmp	r2, r3
 800149e:	d001      	beq.n	80014a4 <HAL_RCC_ClockConfig+0x44>
  {
    return HAL_ERROR;
 80014a0:	2301      	movs	r3, #1
 80014a2:	e0b8      	b.n	8001616 <HAL_RCC_ClockConfig+0x1b6>
  }
}

#endif /* FLASH_ACR_LATENCY */
/*-------------------------- HCLK Configuration --------------------------*/
if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 80014a4:	687b      	ldr	r3, [r7, #4]
 80014a6:	681b      	ldr	r3, [r3, #0]
 80014a8:	f003 0302 	and.w	r3, r3, #2
 80014ac:	2b00      	cmp	r3, #0
 80014ae:	d020      	beq.n	80014f2 <HAL_RCC_ClockConfig+0x92>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
    a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 80014b0:	687b      	ldr	r3, [r7, #4]
 80014b2:	681b      	ldr	r3, [r3, #0]
 80014b4:	f003 0304 	and.w	r3, r3, #4
 80014b8:	2b00      	cmp	r3, #0
 80014ba:	d005      	beq.n	80014c8 <HAL_RCC_ClockConfig+0x68>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 80014bc:	4b59      	ldr	r3, [pc, #356]	; (8001624 <HAL_RCC_ClockConfig+0x1c4>)
 80014be:	685b      	ldr	r3, [r3, #4]
 80014c0:	4a58      	ldr	r2, [pc, #352]	; (8001624 <HAL_RCC_ClockConfig+0x1c4>)
 80014c2:	f443 63e0 	orr.w	r3, r3, #1792	; 0x700
 80014c6:	6053      	str	r3, [r2, #4]
    }

    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 80014c8:	687b      	ldr	r3, [r7, #4]
 80014ca:	681b      	ldr	r3, [r3, #0]
 80014cc:	f003 0308 	and.w	r3, r3, #8
 80014d0:	2b00      	cmp	r3, #0
 80014d2:	d005      	beq.n	80014e0 <HAL_RCC_ClockConfig+0x80>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 80014d4:	4b53      	ldr	r3, [pc, #332]	; (8001624 <HAL_RCC_ClockConfig+0x1c4>)
 80014d6:	685b      	ldr	r3, [r3, #4]
 80014d8:	4a52      	ldr	r2, [pc, #328]	; (8001624 <HAL_RCC_ClockConfig+0x1c4>)
 80014da:	f443 5360 	orr.w	r3, r3, #14336	; 0x3800
 80014de:	6053      	str	r3, [r2, #4]
    }

    /* Set the new HCLK clock divider */
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 80014e0:	4b50      	ldr	r3, [pc, #320]	; (8001624 <HAL_RCC_ClockConfig+0x1c4>)
 80014e2:	685b      	ldr	r3, [r3, #4]
 80014e4:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 80014e8:	687b      	ldr	r3, [r7, #4]
 80014ea:	689b      	ldr	r3, [r3, #8]
 80014ec:	494d      	ldr	r1, [pc, #308]	; (8001624 <HAL_RCC_ClockConfig+0x1c4>)
 80014ee:	4313      	orrs	r3, r2
 80014f0:	604b      	str	r3, [r1, #4]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 80014f2:	687b      	ldr	r3, [r7, #4]
 80014f4:	681b      	ldr	r3, [r3, #0]
 80014f6:	f003 0301 	and.w	r3, r3, #1
 80014fa:	2b00      	cmp	r3, #0
 80014fc:	d040      	beq.n	8001580 <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 80014fe:	687b      	ldr	r3, [r7, #4]
 8001500:	685b      	ldr	r3, [r3, #4]
 8001502:	2b01      	cmp	r3, #1
 8001504:	d107      	bne.n	8001516 <HAL_RCC_ClockConfig+0xb6>
    {
      /* Check the HSE ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8001506:	4b47      	ldr	r3, [pc, #284]	; (8001624 <HAL_RCC_ClockConfig+0x1c4>)
 8001508:	681b      	ldr	r3, [r3, #0]
 800150a:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800150e:	2b00      	cmp	r3, #0
 8001510:	d115      	bne.n	800153e <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8001512:	2301      	movs	r3, #1
 8001514:	e07f      	b.n	8001616 <HAL_RCC_ClockConfig+0x1b6>
      }
    }
    /* PLL is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8001516:	687b      	ldr	r3, [r7, #4]
 8001518:	685b      	ldr	r3, [r3, #4]
 800151a:	2b02      	cmp	r3, #2
 800151c:	d107      	bne.n	800152e <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 800151e:	4b41      	ldr	r3, [pc, #260]	; (8001624 <HAL_RCC_ClockConfig+0x1c4>)
 8001520:	681b      	ldr	r3, [r3, #0]
 8001522:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8001526:	2b00      	cmp	r3, #0
 8001528:	d109      	bne.n	800153e <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 800152a:	2301      	movs	r3, #1
 800152c:	e073      	b.n	8001616 <HAL_RCC_ClockConfig+0x1b6>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 800152e:	4b3d      	ldr	r3, [pc, #244]	; (8001624 <HAL_RCC_ClockConfig+0x1c4>)
 8001530:	681b      	ldr	r3, [r3, #0]
 8001532:	f003 0302 	and.w	r3, r3, #2
 8001536:	2b00      	cmp	r3, #0
 8001538:	d101      	bne.n	800153e <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 800153a:	2301      	movs	r3, #1
 800153c:	e06b      	b.n	8001616 <HAL_RCC_ClockConfig+0x1b6>
      }
    }
    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 800153e:	4b39      	ldr	r3, [pc, #228]	; (8001624 <HAL_RCC_ClockConfig+0x1c4>)
 8001540:	685b      	ldr	r3, [r3, #4]
 8001542:	f023 0203 	bic.w	r2, r3, #3
 8001546:	687b      	ldr	r3, [r7, #4]
 8001548:	685b      	ldr	r3, [r3, #4]
 800154a:	4936      	ldr	r1, [pc, #216]	; (8001624 <HAL_RCC_ClockConfig+0x1c4>)
 800154c:	4313      	orrs	r3, r2
 800154e:	604b      	str	r3, [r1, #4]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 8001550:	f7ff f9aa 	bl	80008a8 <HAL_GetTick>
 8001554:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8001556:	e00a      	b.n	800156e <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8001558:	f7ff f9a6 	bl	80008a8 <HAL_GetTick>
 800155c:	4602      	mov	r2, r0
 800155e:	68fb      	ldr	r3, [r7, #12]
 8001560:	1ad3      	subs	r3, r2, r3
 8001562:	f241 3288 	movw	r2, #5000	; 0x1388
 8001566:	4293      	cmp	r3, r2
 8001568:	d901      	bls.n	800156e <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 800156a:	2303      	movs	r3, #3
 800156c:	e053      	b.n	8001616 <HAL_RCC_ClockConfig+0x1b6>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 800156e:	4b2d      	ldr	r3, [pc, #180]	; (8001624 <HAL_RCC_ClockConfig+0x1c4>)
 8001570:	685b      	ldr	r3, [r3, #4]
 8001572:	f003 020c 	and.w	r2, r3, #12
 8001576:	687b      	ldr	r3, [r7, #4]
 8001578:	685b      	ldr	r3, [r3, #4]
 800157a:	009b      	lsls	r3, r3, #2
 800157c:	429a      	cmp	r2, r3
 800157e:	d1eb      	bne.n	8001558 <HAL_RCC_ClockConfig+0xf8>
    }
  }

#if defined(FLASH_ACR_LATENCY)
  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 8001580:	4b27      	ldr	r3, [pc, #156]	; (8001620 <HAL_RCC_ClockConfig+0x1c0>)
 8001582:	681b      	ldr	r3, [r3, #0]
 8001584:	f003 0307 	and.w	r3, r3, #7
 8001588:	683a      	ldr	r2, [r7, #0]
 800158a:	429a      	cmp	r2, r3
 800158c:	d210      	bcs.n	80015b0 <HAL_RCC_ClockConfig+0x150>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 800158e:	4b24      	ldr	r3, [pc, #144]	; (8001620 <HAL_RCC_ClockConfig+0x1c0>)
 8001590:	681b      	ldr	r3, [r3, #0]
 8001592:	f023 0207 	bic.w	r2, r3, #7
 8001596:	4922      	ldr	r1, [pc, #136]	; (8001620 <HAL_RCC_ClockConfig+0x1c0>)
 8001598:	683b      	ldr	r3, [r7, #0]
 800159a:	4313      	orrs	r3, r2
 800159c:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 800159e:	4b20      	ldr	r3, [pc, #128]	; (8001620 <HAL_RCC_ClockConfig+0x1c0>)
 80015a0:	681b      	ldr	r3, [r3, #0]
 80015a2:	f003 0307 	and.w	r3, r3, #7
 80015a6:	683a      	ldr	r2, [r7, #0]
 80015a8:	429a      	cmp	r2, r3
 80015aa:	d001      	beq.n	80015b0 <HAL_RCC_ClockConfig+0x150>
  {
    return HAL_ERROR;
 80015ac:	2301      	movs	r3, #1
 80015ae:	e032      	b.n	8001616 <HAL_RCC_ClockConfig+0x1b6>
  }
}
#endif /* FLASH_ACR_LATENCY */

/*-------------------------- PCLK1 Configuration ---------------------------*/
if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 80015b0:	687b      	ldr	r3, [r7, #4]
 80015b2:	681b      	ldr	r3, [r3, #0]
 80015b4:	f003 0304 	and.w	r3, r3, #4
 80015b8:	2b00      	cmp	r3, #0
 80015ba:	d008      	beq.n	80015ce <HAL_RCC_ClockConfig+0x16e>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 80015bc:	4b19      	ldr	r3, [pc, #100]	; (8001624 <HAL_RCC_ClockConfig+0x1c4>)
 80015be:	685b      	ldr	r3, [r3, #4]
 80015c0:	f423 62e0 	bic.w	r2, r3, #1792	; 0x700
 80015c4:	687b      	ldr	r3, [r7, #4]
 80015c6:	68db      	ldr	r3, [r3, #12]
 80015c8:	4916      	ldr	r1, [pc, #88]	; (8001624 <HAL_RCC_ClockConfig+0x1c4>)
 80015ca:	4313      	orrs	r3, r2
 80015cc:	604b      	str	r3, [r1, #4]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 80015ce:	687b      	ldr	r3, [r7, #4]
 80015d0:	681b      	ldr	r3, [r3, #0]
 80015d2:	f003 0308 	and.w	r3, r3, #8
 80015d6:	2b00      	cmp	r3, #0
 80015d8:	d009      	beq.n	80015ee <HAL_RCC_ClockConfig+0x18e>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3));
 80015da:	4b12      	ldr	r3, [pc, #72]	; (8001624 <HAL_RCC_ClockConfig+0x1c4>)
 80015dc:	685b      	ldr	r3, [r3, #4]
 80015de:	f423 5260 	bic.w	r2, r3, #14336	; 0x3800
 80015e2:	687b      	ldr	r3, [r7, #4]
 80015e4:	691b      	ldr	r3, [r3, #16]
 80015e6:	00db      	lsls	r3, r3, #3
 80015e8:	490e      	ldr	r1, [pc, #56]	; (8001624 <HAL_RCC_ClockConfig+0x1c4>)
 80015ea:	4313      	orrs	r3, r2
 80015ec:	604b      	str	r3, [r1, #4]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos];
 80015ee:	f000 f821 	bl	8001634 <HAL_RCC_GetSysClockFreq>
 80015f2:	4601      	mov	r1, r0
 80015f4:	4b0b      	ldr	r3, [pc, #44]	; (8001624 <HAL_RCC_ClockConfig+0x1c4>)
 80015f6:	685b      	ldr	r3, [r3, #4]
 80015f8:	091b      	lsrs	r3, r3, #4
 80015fa:	f003 030f 	and.w	r3, r3, #15
 80015fe:	4a0a      	ldr	r2, [pc, #40]	; (8001628 <HAL_RCC_ClockConfig+0x1c8>)
 8001600:	5cd3      	ldrb	r3, [r2, r3]
 8001602:	fa21 f303 	lsr.w	r3, r1, r3
 8001606:	4a09      	ldr	r2, [pc, #36]	; (800162c <HAL_RCC_ClockConfig+0x1cc>)
 8001608:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  HAL_InitTick(uwTickPrio);
 800160a:	4b09      	ldr	r3, [pc, #36]	; (8001630 <HAL_RCC_ClockConfig+0x1d0>)
 800160c:	681b      	ldr	r3, [r3, #0]
 800160e:	4618      	mov	r0, r3
 8001610:	f7ff f846 	bl	80006a0 <HAL_InitTick>

  return HAL_OK;
 8001614:	2300      	movs	r3, #0
}
 8001616:	4618      	mov	r0, r3
 8001618:	3710      	adds	r7, #16
 800161a:	46bd      	mov	sp, r7
 800161c:	bd80      	pop	{r7, pc}
 800161e:	bf00      	nop
 8001620:	40022000 	.word	0x40022000
 8001624:	40021000 	.word	0x40021000
 8001628:	0800530c 	.word	0x0800530c
 800162c:	20000000 	.word	0x20000000
 8001630:	20000004 	.word	0x20000004

08001634 <HAL_RCC_GetSysClockFreq>:
  *         right SYSCLK value. Otherwise, any configuration based on this function will be incorrect.
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8001634:	b490      	push	{r4, r7}
 8001636:	b08a      	sub	sp, #40	; 0x28
 8001638:	af00      	add	r7, sp, #0
#if defined(RCC_CFGR2_PREDIV1SRC)
  const uint8_t aPLLMULFactorTable[14] = {0, 0, 4, 5, 6, 7, 8, 9, 0, 0, 0, 0, 0, 13};
  const uint8_t aPredivFactorTable[16] = {1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16};
#else
  const uint8_t aPLLMULFactorTable[16] = {2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 16};
 800163a:	4b2a      	ldr	r3, [pc, #168]	; (80016e4 <HAL_RCC_GetSysClockFreq+0xb0>)
 800163c:	1d3c      	adds	r4, r7, #4
 800163e:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 8001640:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}
#if defined(RCC_CFGR2_PREDIV1)
  const uint8_t aPredivFactorTable[16] = {1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16};
#else
  const uint8_t aPredivFactorTable[2] = {1, 2};
 8001644:	4b28      	ldr	r3, [pc, #160]	; (80016e8 <HAL_RCC_GetSysClockFreq+0xb4>)
 8001646:	881b      	ldrh	r3, [r3, #0]
 8001648:	803b      	strh	r3, [r7, #0]
#endif /*RCC_CFGR2_PREDIV1*/

#endif
  uint32_t tmpreg = 0U, prediv = 0U, pllclk = 0U, pllmul = 0U;
 800164a:	2300      	movs	r3, #0
 800164c:	61fb      	str	r3, [r7, #28]
 800164e:	2300      	movs	r3, #0
 8001650:	61bb      	str	r3, [r7, #24]
 8001652:	2300      	movs	r3, #0
 8001654:	627b      	str	r3, [r7, #36]	; 0x24
 8001656:	2300      	movs	r3, #0
 8001658:	617b      	str	r3, [r7, #20]
  uint32_t sysclockfreq = 0U;
 800165a:	2300      	movs	r3, #0
 800165c:	623b      	str	r3, [r7, #32]
#if defined(RCC_CFGR2_PREDIV1SRC)
  uint32_t prediv2 = 0U, pll2mul = 0U;
#endif /*RCC_CFGR2_PREDIV1SRC*/

  tmpreg = RCC->CFGR;
 800165e:	4b23      	ldr	r3, [pc, #140]	; (80016ec <HAL_RCC_GetSysClockFreq+0xb8>)
 8001660:	685b      	ldr	r3, [r3, #4]
 8001662:	61fb      	str	r3, [r7, #28]

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (tmpreg & RCC_CFGR_SWS)
 8001664:	69fb      	ldr	r3, [r7, #28]
 8001666:	f003 030c 	and.w	r3, r3, #12
 800166a:	2b04      	cmp	r3, #4
 800166c:	d002      	beq.n	8001674 <HAL_RCC_GetSysClockFreq+0x40>
 800166e:	2b08      	cmp	r3, #8
 8001670:	d003      	beq.n	800167a <HAL_RCC_GetSysClockFreq+0x46>
 8001672:	e02d      	b.n	80016d0 <HAL_RCC_GetSysClockFreq+0x9c>
  {
    case RCC_SYSCLKSOURCE_STATUS_HSE:  /* HSE used as system clock */
    {
      sysclockfreq = HSE_VALUE;
 8001674:	4b1e      	ldr	r3, [pc, #120]	; (80016f0 <HAL_RCC_GetSysClockFreq+0xbc>)
 8001676:	623b      	str	r3, [r7, #32]
      break;
 8001678:	e02d      	b.n	80016d6 <HAL_RCC_GetSysClockFreq+0xa2>
    }
    case RCC_SYSCLKSOURCE_STATUS_PLLCLK:  /* PLL used as system clock */
    {
      pllmul = aPLLMULFactorTable[(uint32_t)(tmpreg & RCC_CFGR_PLLMULL) >> RCC_CFGR_PLLMULL_Pos];
 800167a:	69fb      	ldr	r3, [r7, #28]
 800167c:	0c9b      	lsrs	r3, r3, #18
 800167e:	f003 030f 	and.w	r3, r3, #15
 8001682:	f107 0228 	add.w	r2, r7, #40	; 0x28
 8001686:	4413      	add	r3, r2
 8001688:	f813 3c24 	ldrb.w	r3, [r3, #-36]
 800168c:	617b      	str	r3, [r7, #20]
      if ((tmpreg & RCC_CFGR_PLLSRC) != RCC_PLLSOURCE_HSI_DIV2)
 800168e:	69fb      	ldr	r3, [r7, #28]
 8001690:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8001694:	2b00      	cmp	r3, #0
 8001696:	d013      	beq.n	80016c0 <HAL_RCC_GetSysClockFreq+0x8c>
      {
#if defined(RCC_CFGR2_PREDIV1)
        prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR2 & RCC_CFGR2_PREDIV1) >> RCC_CFGR2_PREDIV1_Pos];
#else
        prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR & RCC_CFGR_PLLXTPRE) >> RCC_CFGR_PLLXTPRE_Pos];
 8001698:	4b14      	ldr	r3, [pc, #80]	; (80016ec <HAL_RCC_GetSysClockFreq+0xb8>)
 800169a:	685b      	ldr	r3, [r3, #4]
 800169c:	0c5b      	lsrs	r3, r3, #17
 800169e:	f003 0301 	and.w	r3, r3, #1
 80016a2:	f107 0228 	add.w	r2, r7, #40	; 0x28
 80016a6:	4413      	add	r3, r2
 80016a8:	f813 3c28 	ldrb.w	r3, [r3, #-40]
 80016ac:	61bb      	str	r3, [r7, #24]
        {
          pllclk = pllclk / 2;
        }
#else
        /* HSE used as PLL clock source : PLLCLK = HSE/PREDIV1 * PLLMUL */
        pllclk = (uint32_t)((HSE_VALUE  * pllmul) / prediv);
 80016ae:	697b      	ldr	r3, [r7, #20]
 80016b0:	4a0f      	ldr	r2, [pc, #60]	; (80016f0 <HAL_RCC_GetSysClockFreq+0xbc>)
 80016b2:	fb02 f203 	mul.w	r2, r2, r3
 80016b6:	69bb      	ldr	r3, [r7, #24]
 80016b8:	fbb2 f3f3 	udiv	r3, r2, r3
 80016bc:	627b      	str	r3, [r7, #36]	; 0x24
 80016be:	e004      	b.n	80016ca <HAL_RCC_GetSysClockFreq+0x96>
#endif /*RCC_CFGR2_PREDIV1SRC*/
      }
      else
      {
        /* HSI used as PLL clock source : PLLCLK = HSI/2 * PLLMUL */
        pllclk = (uint32_t)((HSI_VALUE >> 1) * pllmul);
 80016c0:	697b      	ldr	r3, [r7, #20]
 80016c2:	4a0c      	ldr	r2, [pc, #48]	; (80016f4 <HAL_RCC_GetSysClockFreq+0xc0>)
 80016c4:	fb02 f303 	mul.w	r3, r2, r3
 80016c8:	627b      	str	r3, [r7, #36]	; 0x24
      }
      sysclockfreq = pllclk;
 80016ca:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80016cc:	623b      	str	r3, [r7, #32]
      break;
 80016ce:	e002      	b.n	80016d6 <HAL_RCC_GetSysClockFreq+0xa2>
    }
    case RCC_SYSCLKSOURCE_STATUS_HSI:  /* HSI used as system clock source */
    default: /* HSI used as system clock */
    {
      sysclockfreq = HSI_VALUE;
 80016d0:	4b07      	ldr	r3, [pc, #28]	; (80016f0 <HAL_RCC_GetSysClockFreq+0xbc>)
 80016d2:	623b      	str	r3, [r7, #32]
      break;
 80016d4:	bf00      	nop
    }
  }
  return sysclockfreq;
 80016d6:	6a3b      	ldr	r3, [r7, #32]
}
 80016d8:	4618      	mov	r0, r3
 80016da:	3728      	adds	r7, #40	; 0x28
 80016dc:	46bd      	mov	sp, r7
 80016de:	bc90      	pop	{r4, r7}
 80016e0:	4770      	bx	lr
 80016e2:	bf00      	nop
 80016e4:	080052f0 	.word	0x080052f0
 80016e8:	08005300 	.word	0x08005300
 80016ec:	40021000 	.word	0x40021000
 80016f0:	007a1200 	.word	0x007a1200
 80016f4:	003d0900 	.word	0x003d0900

080016f8 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 80016f8:	b480      	push	{r7}
 80016fa:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 80016fc:	4b02      	ldr	r3, [pc, #8]	; (8001708 <HAL_RCC_GetHCLKFreq+0x10>)
 80016fe:	681b      	ldr	r3, [r3, #0]
}
 8001700:	4618      	mov	r0, r3
 8001702:	46bd      	mov	sp, r7
 8001704:	bc80      	pop	{r7}
 8001706:	4770      	bx	lr
 8001708:	20000000 	.word	0x20000000

0800170c <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 800170c:	b580      	push	{r7, lr}
 800170e:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos]);
 8001710:	f7ff fff2 	bl	80016f8 <HAL_RCC_GetHCLKFreq>
 8001714:	4601      	mov	r1, r0
 8001716:	4b05      	ldr	r3, [pc, #20]	; (800172c <HAL_RCC_GetPCLK1Freq+0x20>)
 8001718:	685b      	ldr	r3, [r3, #4]
 800171a:	0a1b      	lsrs	r3, r3, #8
 800171c:	f003 0307 	and.w	r3, r3, #7
 8001720:	4a03      	ldr	r2, [pc, #12]	; (8001730 <HAL_RCC_GetPCLK1Freq+0x24>)
 8001722:	5cd3      	ldrb	r3, [r2, r3]
 8001724:	fa21 f303 	lsr.w	r3, r1, r3
}
 8001728:	4618      	mov	r0, r3
 800172a:	bd80      	pop	{r7, pc}
 800172c:	40021000 	.word	0x40021000
 8001730:	0800531c 	.word	0x0800531c

08001734 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8001734:	b580      	push	{r7, lr}
 8001736:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos]);
 8001738:	f7ff ffde 	bl	80016f8 <HAL_RCC_GetHCLKFreq>
 800173c:	4601      	mov	r1, r0
 800173e:	4b05      	ldr	r3, [pc, #20]	; (8001754 <HAL_RCC_GetPCLK2Freq+0x20>)
 8001740:	685b      	ldr	r3, [r3, #4]
 8001742:	0adb      	lsrs	r3, r3, #11
 8001744:	f003 0307 	and.w	r3, r3, #7
 8001748:	4a03      	ldr	r2, [pc, #12]	; (8001758 <HAL_RCC_GetPCLK2Freq+0x24>)
 800174a:	5cd3      	ldrb	r3, [r2, r3]
 800174c:	fa21 f303 	lsr.w	r3, r1, r3
}
 8001750:	4618      	mov	r0, r3
 8001752:	bd80      	pop	{r7, pc}
 8001754:	40021000 	.word	0x40021000
 8001758:	0800531c 	.word	0x0800531c

0800175c <HAL_RCC_GetClockConfig>:
  * contains the current clock configuration.
  * @param  pFLatency Pointer on the Flash Latency.
  * @retval None
  */
void HAL_RCC_GetClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t *pFLatency)
{
 800175c:	b480      	push	{r7}
 800175e:	b083      	sub	sp, #12
 8001760:	af00      	add	r7, sp, #0
 8001762:	6078      	str	r0, [r7, #4]
 8001764:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(RCC_ClkInitStruct != NULL);
  assert_param(pFLatency != NULL);

  /* Set all possible values for the Clock type parameter --------------------*/
  RCC_ClkInitStruct->ClockType = RCC_CLOCKTYPE_SYSCLK | RCC_CLOCKTYPE_HCLK | RCC_CLOCKTYPE_PCLK1 | RCC_CLOCKTYPE_PCLK2;
 8001766:	687b      	ldr	r3, [r7, #4]
 8001768:	220f      	movs	r2, #15
 800176a:	601a      	str	r2, [r3, #0]

  /* Get the SYSCLK configuration --------------------------------------------*/
  RCC_ClkInitStruct->SYSCLKSource = (uint32_t)(RCC->CFGR & RCC_CFGR_SW);
 800176c:	4b11      	ldr	r3, [pc, #68]	; (80017b4 <HAL_RCC_GetClockConfig+0x58>)
 800176e:	685b      	ldr	r3, [r3, #4]
 8001770:	f003 0203 	and.w	r2, r3, #3
 8001774:	687b      	ldr	r3, [r7, #4]
 8001776:	605a      	str	r2, [r3, #4]

  /* Get the HCLK configuration ----------------------------------------------*/
  RCC_ClkInitStruct->AHBCLKDivider = (uint32_t)(RCC->CFGR & RCC_CFGR_HPRE);
 8001778:	4b0e      	ldr	r3, [pc, #56]	; (80017b4 <HAL_RCC_GetClockConfig+0x58>)
 800177a:	685b      	ldr	r3, [r3, #4]
 800177c:	f003 02f0 	and.w	r2, r3, #240	; 0xf0
 8001780:	687b      	ldr	r3, [r7, #4]
 8001782:	609a      	str	r2, [r3, #8]

  /* Get the APB1 configuration ----------------------------------------------*/
  RCC_ClkInitStruct->APB1CLKDivider = (uint32_t)(RCC->CFGR & RCC_CFGR_PPRE1);
 8001784:	4b0b      	ldr	r3, [pc, #44]	; (80017b4 <HAL_RCC_GetClockConfig+0x58>)
 8001786:	685b      	ldr	r3, [r3, #4]
 8001788:	f403 62e0 	and.w	r2, r3, #1792	; 0x700
 800178c:	687b      	ldr	r3, [r7, #4]
 800178e:	60da      	str	r2, [r3, #12]

  /* Get the APB2 configuration ----------------------------------------------*/
  RCC_ClkInitStruct->APB2CLKDivider = (uint32_t)((RCC->CFGR & RCC_CFGR_PPRE2) >> 3);
 8001790:	4b08      	ldr	r3, [pc, #32]	; (80017b4 <HAL_RCC_GetClockConfig+0x58>)
 8001792:	685b      	ldr	r3, [r3, #4]
 8001794:	08db      	lsrs	r3, r3, #3
 8001796:	f403 62e0 	and.w	r2, r3, #1792	; 0x700
 800179a:	687b      	ldr	r3, [r7, #4]
 800179c:	611a      	str	r2, [r3, #16]

#if   defined(FLASH_ACR_LATENCY)
  /* Get the Flash Wait State (Latency) configuration ------------------------*/
  *pFLatency = (uint32_t)(FLASH->ACR & FLASH_ACR_LATENCY);
 800179e:	4b06      	ldr	r3, [pc, #24]	; (80017b8 <HAL_RCC_GetClockConfig+0x5c>)
 80017a0:	681b      	ldr	r3, [r3, #0]
 80017a2:	f003 0207 	and.w	r2, r3, #7
 80017a6:	683b      	ldr	r3, [r7, #0]
 80017a8:	601a      	str	r2, [r3, #0]
#else
  /* For VALUE lines devices, only LATENCY_0 can be set*/
  *pFLatency = (uint32_t)FLASH_LATENCY_0;
#endif
}
 80017aa:	bf00      	nop
 80017ac:	370c      	adds	r7, #12
 80017ae:	46bd      	mov	sp, r7
 80017b0:	bc80      	pop	{r7}
 80017b2:	4770      	bx	lr
 80017b4:	40021000 	.word	0x40021000
 80017b8:	40022000 	.word	0x40022000

080017bc <RCC_Delay>:
  * @brief  This function provides delay (in milliseconds) based on CPU cycles method.
  * @param  mdelay: specifies the delay time length, in milliseconds.
  * @retval None
  */
static void RCC_Delay(uint32_t mdelay)
{
 80017bc:	b480      	push	{r7}
 80017be:	b085      	sub	sp, #20
 80017c0:	af00      	add	r7, sp, #0
 80017c2:	6078      	str	r0, [r7, #4]
  __IO uint32_t Delay = mdelay * (SystemCoreClock / 8U / 1000U);
 80017c4:	4b0a      	ldr	r3, [pc, #40]	; (80017f0 <RCC_Delay+0x34>)
 80017c6:	681b      	ldr	r3, [r3, #0]
 80017c8:	4a0a      	ldr	r2, [pc, #40]	; (80017f4 <RCC_Delay+0x38>)
 80017ca:	fba2 2303 	umull	r2, r3, r2, r3
 80017ce:	0a5b      	lsrs	r3, r3, #9
 80017d0:	687a      	ldr	r2, [r7, #4]
 80017d2:	fb02 f303 	mul.w	r3, r2, r3
 80017d6:	60fb      	str	r3, [r7, #12]
  do
  {
    __NOP();
 80017d8:	bf00      	nop
  }
  while (Delay --);
 80017da:	68fb      	ldr	r3, [r7, #12]
 80017dc:	1e5a      	subs	r2, r3, #1
 80017de:	60fa      	str	r2, [r7, #12]
 80017e0:	2b00      	cmp	r3, #0
 80017e2:	d1f9      	bne.n	80017d8 <RCC_Delay+0x1c>
}
 80017e4:	bf00      	nop
 80017e6:	3714      	adds	r7, #20
 80017e8:	46bd      	mov	sp, r7
 80017ea:	bc80      	pop	{r7}
 80017ec:	4770      	bx	lr
 80017ee:	bf00      	nop
 80017f0:	20000000 	.word	0x20000000
 80017f4:	10624dd3 	.word	0x10624dd3

080017f8 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 80017f8:	b580      	push	{r7, lr}
 80017fa:	b082      	sub	sp, #8
 80017fc:	af00      	add	r7, sp, #0
 80017fe:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8001800:	687b      	ldr	r3, [r7, #4]
 8001802:	2b00      	cmp	r3, #0
 8001804:	d101      	bne.n	800180a <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 8001806:	2301      	movs	r3, #1
 8001808:	e041      	b.n	800188e <HAL_TIM_Base_Init+0x96>
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 800180a:	687b      	ldr	r3, [r7, #4]
 800180c:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8001810:	b2db      	uxtb	r3, r3
 8001812:	2b00      	cmp	r3, #0
 8001814:	d106      	bne.n	8001824 <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8001816:	687b      	ldr	r3, [r7, #4]
 8001818:	2200      	movs	r2, #0
 800181a:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 800181e:	6878      	ldr	r0, [r7, #4]
 8001820:	f000 f839 	bl	8001896 <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8001824:	687b      	ldr	r3, [r7, #4]
 8001826:	2202      	movs	r2, #2
 8001828:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 800182c:	687b      	ldr	r3, [r7, #4]
 800182e:	681a      	ldr	r2, [r3, #0]
 8001830:	687b      	ldr	r3, [r7, #4]
 8001832:	3304      	adds	r3, #4
 8001834:	4619      	mov	r1, r3
 8001836:	4610      	mov	r0, r2
 8001838:	f000 f9c2 	bl	8001bc0 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 800183c:	687b      	ldr	r3, [r7, #4]
 800183e:	2201      	movs	r2, #1
 8001840:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8001844:	687b      	ldr	r3, [r7, #4]
 8001846:	2201      	movs	r2, #1
 8001848:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 800184c:	687b      	ldr	r3, [r7, #4]
 800184e:	2201      	movs	r2, #1
 8001850:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 8001854:	687b      	ldr	r3, [r7, #4]
 8001856:	2201      	movs	r2, #1
 8001858:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 800185c:	687b      	ldr	r3, [r7, #4]
 800185e:	2201      	movs	r2, #1
 8001860:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8001864:	687b      	ldr	r3, [r7, #4]
 8001866:	2201      	movs	r2, #1
 8001868:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 800186c:	687b      	ldr	r3, [r7, #4]
 800186e:	2201      	movs	r2, #1
 8001870:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
 8001874:	687b      	ldr	r3, [r7, #4]
 8001876:	2201      	movs	r2, #1
 8001878:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 800187c:	687b      	ldr	r3, [r7, #4]
 800187e:	2201      	movs	r2, #1
 8001880:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8001884:	687b      	ldr	r3, [r7, #4]
 8001886:	2201      	movs	r2, #1
 8001888:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 800188c:	2300      	movs	r3, #0
}
 800188e:	4618      	mov	r0, r3
 8001890:	3708      	adds	r7, #8
 8001892:	46bd      	mov	sp, r7
 8001894:	bd80      	pop	{r7, pc}

08001896 <HAL_TIM_Base_MspInit>:
  * @brief  Initializes the TIM Base MSP.
  * @param  htim TIM Base handle
  * @retval None
  */
__weak void HAL_TIM_Base_MspInit(TIM_HandleTypeDef *htim)
{
 8001896:	b480      	push	{r7}
 8001898:	b083      	sub	sp, #12
 800189a:	af00      	add	r7, sp, #0
 800189c:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_Base_MspInit could be implemented in the user file
   */
}
 800189e:	bf00      	nop
 80018a0:	370c      	adds	r7, #12
 80018a2:	46bd      	mov	sp, r7
 80018a4:	bc80      	pop	{r7}
 80018a6:	4770      	bx	lr

080018a8 <HAL_TIM_Base_Start_IT>:
  * @brief  Starts the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
 80018a8:	b480      	push	{r7}
 80018aa:	b085      	sub	sp, #20
 80018ac:	af00      	add	r7, sp, #0
 80018ae:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 80018b0:	687b      	ldr	r3, [r7, #4]
 80018b2:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 80018b6:	b2db      	uxtb	r3, r3
 80018b8:	2b01      	cmp	r3, #1
 80018ba:	d001      	beq.n	80018c0 <HAL_TIM_Base_Start_IT+0x18>
  {
    return HAL_ERROR;
 80018bc:	2301      	movs	r3, #1
 80018be:	e044      	b.n	800194a <HAL_TIM_Base_Start_IT+0xa2>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 80018c0:	687b      	ldr	r3, [r7, #4]
 80018c2:	2202      	movs	r2, #2
 80018c4:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 80018c8:	687b      	ldr	r3, [r7, #4]
 80018ca:	681b      	ldr	r3, [r3, #0]
 80018cc:	68da      	ldr	r2, [r3, #12]
 80018ce:	687b      	ldr	r3, [r7, #4]
 80018d0:	681b      	ldr	r3, [r3, #0]
 80018d2:	f042 0201 	orr.w	r2, r2, #1
 80018d6:	60da      	str	r2, [r3, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 80018d8:	687b      	ldr	r3, [r7, #4]
 80018da:	681b      	ldr	r3, [r3, #0]
 80018dc:	4a1d      	ldr	r2, [pc, #116]	; (8001954 <HAL_TIM_Base_Start_IT+0xac>)
 80018de:	4293      	cmp	r3, r2
 80018e0:	d018      	beq.n	8001914 <HAL_TIM_Base_Start_IT+0x6c>
 80018e2:	687b      	ldr	r3, [r7, #4]
 80018e4:	681b      	ldr	r3, [r3, #0]
 80018e6:	4a1c      	ldr	r2, [pc, #112]	; (8001958 <HAL_TIM_Base_Start_IT+0xb0>)
 80018e8:	4293      	cmp	r3, r2
 80018ea:	d013      	beq.n	8001914 <HAL_TIM_Base_Start_IT+0x6c>
 80018ec:	687b      	ldr	r3, [r7, #4]
 80018ee:	681b      	ldr	r3, [r3, #0]
 80018f0:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 80018f4:	d00e      	beq.n	8001914 <HAL_TIM_Base_Start_IT+0x6c>
 80018f6:	687b      	ldr	r3, [r7, #4]
 80018f8:	681b      	ldr	r3, [r3, #0]
 80018fa:	4a18      	ldr	r2, [pc, #96]	; (800195c <HAL_TIM_Base_Start_IT+0xb4>)
 80018fc:	4293      	cmp	r3, r2
 80018fe:	d009      	beq.n	8001914 <HAL_TIM_Base_Start_IT+0x6c>
 8001900:	687b      	ldr	r3, [r7, #4]
 8001902:	681b      	ldr	r3, [r3, #0]
 8001904:	4a16      	ldr	r2, [pc, #88]	; (8001960 <HAL_TIM_Base_Start_IT+0xb8>)
 8001906:	4293      	cmp	r3, r2
 8001908:	d004      	beq.n	8001914 <HAL_TIM_Base_Start_IT+0x6c>
 800190a:	687b      	ldr	r3, [r7, #4]
 800190c:	681b      	ldr	r3, [r3, #0]
 800190e:	4a15      	ldr	r2, [pc, #84]	; (8001964 <HAL_TIM_Base_Start_IT+0xbc>)
 8001910:	4293      	cmp	r3, r2
 8001912:	d111      	bne.n	8001938 <HAL_TIM_Base_Start_IT+0x90>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8001914:	687b      	ldr	r3, [r7, #4]
 8001916:	681b      	ldr	r3, [r3, #0]
 8001918:	689b      	ldr	r3, [r3, #8]
 800191a:	f003 0307 	and.w	r3, r3, #7
 800191e:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8001920:	68fb      	ldr	r3, [r7, #12]
 8001922:	2b06      	cmp	r3, #6
 8001924:	d010      	beq.n	8001948 <HAL_TIM_Base_Start_IT+0xa0>
    {
      __HAL_TIM_ENABLE(htim);
 8001926:	687b      	ldr	r3, [r7, #4]
 8001928:	681b      	ldr	r3, [r3, #0]
 800192a:	681a      	ldr	r2, [r3, #0]
 800192c:	687b      	ldr	r3, [r7, #4]
 800192e:	681b      	ldr	r3, [r3, #0]
 8001930:	f042 0201 	orr.w	r2, r2, #1
 8001934:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8001936:	e007      	b.n	8001948 <HAL_TIM_Base_Start_IT+0xa0>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 8001938:	687b      	ldr	r3, [r7, #4]
 800193a:	681b      	ldr	r3, [r3, #0]
 800193c:	681a      	ldr	r2, [r3, #0]
 800193e:	687b      	ldr	r3, [r7, #4]
 8001940:	681b      	ldr	r3, [r3, #0]
 8001942:	f042 0201 	orr.w	r2, r2, #1
 8001946:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 8001948:	2300      	movs	r3, #0
}
 800194a:	4618      	mov	r0, r3
 800194c:	3714      	adds	r7, #20
 800194e:	46bd      	mov	sp, r7
 8001950:	bc80      	pop	{r7}
 8001952:	4770      	bx	lr
 8001954:	40012c00 	.word	0x40012c00
 8001958:	40013400 	.word	0x40013400
 800195c:	40000400 	.word	0x40000400
 8001960:	40000800 	.word	0x40000800
 8001964:	40000c00 	.word	0x40000c00

08001968 <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 8001968:	b580      	push	{r7, lr}
 800196a:	b082      	sub	sp, #8
 800196c:	af00      	add	r7, sp, #0
 800196e:	6078      	str	r0, [r7, #4]
  /* Capture compare 1 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC1) != RESET)
 8001970:	687b      	ldr	r3, [r7, #4]
 8001972:	681b      	ldr	r3, [r3, #0]
 8001974:	691b      	ldr	r3, [r3, #16]
 8001976:	f003 0302 	and.w	r3, r3, #2
 800197a:	2b02      	cmp	r3, #2
 800197c:	d122      	bne.n	80019c4 <HAL_TIM_IRQHandler+0x5c>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC1) != RESET)
 800197e:	687b      	ldr	r3, [r7, #4]
 8001980:	681b      	ldr	r3, [r3, #0]
 8001982:	68db      	ldr	r3, [r3, #12]
 8001984:	f003 0302 	and.w	r3, r3, #2
 8001988:	2b02      	cmp	r3, #2
 800198a:	d11b      	bne.n	80019c4 <HAL_TIM_IRQHandler+0x5c>
    {
      {
        __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC1);
 800198c:	687b      	ldr	r3, [r7, #4]
 800198e:	681b      	ldr	r3, [r3, #0]
 8001990:	f06f 0202 	mvn.w	r2, #2
 8001994:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 8001996:	687b      	ldr	r3, [r7, #4]
 8001998:	2201      	movs	r2, #1
 800199a:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 800199c:	687b      	ldr	r3, [r7, #4]
 800199e:	681b      	ldr	r3, [r3, #0]
 80019a0:	699b      	ldr	r3, [r3, #24]
 80019a2:	f003 0303 	and.w	r3, r3, #3
 80019a6:	2b00      	cmp	r3, #0
 80019a8:	d003      	beq.n	80019b2 <HAL_TIM_IRQHandler+0x4a>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 80019aa:	6878      	ldr	r0, [r7, #4]
 80019ac:	f000 f8ed 	bl	8001b8a <HAL_TIM_IC_CaptureCallback>
 80019b0:	e005      	b.n	80019be <HAL_TIM_IRQHandler+0x56>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 80019b2:	6878      	ldr	r0, [r7, #4]
 80019b4:	f000 f8e0 	bl	8001b78 <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 80019b8:	6878      	ldr	r0, [r7, #4]
 80019ba:	f000 f8ef 	bl	8001b9c <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80019be:	687b      	ldr	r3, [r7, #4]
 80019c0:	2200      	movs	r2, #0
 80019c2:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC2) != RESET)
 80019c4:	687b      	ldr	r3, [r7, #4]
 80019c6:	681b      	ldr	r3, [r3, #0]
 80019c8:	691b      	ldr	r3, [r3, #16]
 80019ca:	f003 0304 	and.w	r3, r3, #4
 80019ce:	2b04      	cmp	r3, #4
 80019d0:	d122      	bne.n	8001a18 <HAL_TIM_IRQHandler+0xb0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC2) != RESET)
 80019d2:	687b      	ldr	r3, [r7, #4]
 80019d4:	681b      	ldr	r3, [r3, #0]
 80019d6:	68db      	ldr	r3, [r3, #12]
 80019d8:	f003 0304 	and.w	r3, r3, #4
 80019dc:	2b04      	cmp	r3, #4
 80019de:	d11b      	bne.n	8001a18 <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC2);
 80019e0:	687b      	ldr	r3, [r7, #4]
 80019e2:	681b      	ldr	r3, [r3, #0]
 80019e4:	f06f 0204 	mvn.w	r2, #4
 80019e8:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 80019ea:	687b      	ldr	r3, [r7, #4]
 80019ec:	2202      	movs	r2, #2
 80019ee:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 80019f0:	687b      	ldr	r3, [r7, #4]
 80019f2:	681b      	ldr	r3, [r3, #0]
 80019f4:	699b      	ldr	r3, [r3, #24]
 80019f6:	f403 7340 	and.w	r3, r3, #768	; 0x300
 80019fa:	2b00      	cmp	r3, #0
 80019fc:	d003      	beq.n	8001a06 <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 80019fe:	6878      	ldr	r0, [r7, #4]
 8001a00:	f000 f8c3 	bl	8001b8a <HAL_TIM_IC_CaptureCallback>
 8001a04:	e005      	b.n	8001a12 <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8001a06:	6878      	ldr	r0, [r7, #4]
 8001a08:	f000 f8b6 	bl	8001b78 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8001a0c:	6878      	ldr	r0, [r7, #4]
 8001a0e:	f000 f8c5 	bl	8001b9c <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8001a12:	687b      	ldr	r3, [r7, #4]
 8001a14:	2200      	movs	r2, #0
 8001a16:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC3) != RESET)
 8001a18:	687b      	ldr	r3, [r7, #4]
 8001a1a:	681b      	ldr	r3, [r3, #0]
 8001a1c:	691b      	ldr	r3, [r3, #16]
 8001a1e:	f003 0308 	and.w	r3, r3, #8
 8001a22:	2b08      	cmp	r3, #8
 8001a24:	d122      	bne.n	8001a6c <HAL_TIM_IRQHandler+0x104>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC3) != RESET)
 8001a26:	687b      	ldr	r3, [r7, #4]
 8001a28:	681b      	ldr	r3, [r3, #0]
 8001a2a:	68db      	ldr	r3, [r3, #12]
 8001a2c:	f003 0308 	and.w	r3, r3, #8
 8001a30:	2b08      	cmp	r3, #8
 8001a32:	d11b      	bne.n	8001a6c <HAL_TIM_IRQHandler+0x104>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC3);
 8001a34:	687b      	ldr	r3, [r7, #4]
 8001a36:	681b      	ldr	r3, [r3, #0]
 8001a38:	f06f 0208 	mvn.w	r2, #8
 8001a3c:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 8001a3e:	687b      	ldr	r3, [r7, #4]
 8001a40:	2204      	movs	r2, #4
 8001a42:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 8001a44:	687b      	ldr	r3, [r7, #4]
 8001a46:	681b      	ldr	r3, [r3, #0]
 8001a48:	69db      	ldr	r3, [r3, #28]
 8001a4a:	f003 0303 	and.w	r3, r3, #3
 8001a4e:	2b00      	cmp	r3, #0
 8001a50:	d003      	beq.n	8001a5a <HAL_TIM_IRQHandler+0xf2>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8001a52:	6878      	ldr	r0, [r7, #4]
 8001a54:	f000 f899 	bl	8001b8a <HAL_TIM_IC_CaptureCallback>
 8001a58:	e005      	b.n	8001a66 <HAL_TIM_IRQHandler+0xfe>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8001a5a:	6878      	ldr	r0, [r7, #4]
 8001a5c:	f000 f88c 	bl	8001b78 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8001a60:	6878      	ldr	r0, [r7, #4]
 8001a62:	f000 f89b 	bl	8001b9c <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8001a66:	687b      	ldr	r3, [r7, #4]
 8001a68:	2200      	movs	r2, #0
 8001a6a:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC4) != RESET)
 8001a6c:	687b      	ldr	r3, [r7, #4]
 8001a6e:	681b      	ldr	r3, [r3, #0]
 8001a70:	691b      	ldr	r3, [r3, #16]
 8001a72:	f003 0310 	and.w	r3, r3, #16
 8001a76:	2b10      	cmp	r3, #16
 8001a78:	d122      	bne.n	8001ac0 <HAL_TIM_IRQHandler+0x158>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC4) != RESET)
 8001a7a:	687b      	ldr	r3, [r7, #4]
 8001a7c:	681b      	ldr	r3, [r3, #0]
 8001a7e:	68db      	ldr	r3, [r3, #12]
 8001a80:	f003 0310 	and.w	r3, r3, #16
 8001a84:	2b10      	cmp	r3, #16
 8001a86:	d11b      	bne.n	8001ac0 <HAL_TIM_IRQHandler+0x158>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC4);
 8001a88:	687b      	ldr	r3, [r7, #4]
 8001a8a:	681b      	ldr	r3, [r3, #0]
 8001a8c:	f06f 0210 	mvn.w	r2, #16
 8001a90:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 8001a92:	687b      	ldr	r3, [r7, #4]
 8001a94:	2208      	movs	r2, #8
 8001a96:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 8001a98:	687b      	ldr	r3, [r7, #4]
 8001a9a:	681b      	ldr	r3, [r3, #0]
 8001a9c:	69db      	ldr	r3, [r3, #28]
 8001a9e:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8001aa2:	2b00      	cmp	r3, #0
 8001aa4:	d003      	beq.n	8001aae <HAL_TIM_IRQHandler+0x146>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8001aa6:	6878      	ldr	r0, [r7, #4]
 8001aa8:	f000 f86f 	bl	8001b8a <HAL_TIM_IC_CaptureCallback>
 8001aac:	e005      	b.n	8001aba <HAL_TIM_IRQHandler+0x152>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8001aae:	6878      	ldr	r0, [r7, #4]
 8001ab0:	f000 f862 	bl	8001b78 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8001ab4:	6878      	ldr	r0, [r7, #4]
 8001ab6:	f000 f871 	bl	8001b9c <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8001aba:	687b      	ldr	r3, [r7, #4]
 8001abc:	2200      	movs	r2, #0
 8001abe:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_UPDATE) != RESET)
 8001ac0:	687b      	ldr	r3, [r7, #4]
 8001ac2:	681b      	ldr	r3, [r3, #0]
 8001ac4:	691b      	ldr	r3, [r3, #16]
 8001ac6:	f003 0301 	and.w	r3, r3, #1
 8001aca:	2b01      	cmp	r3, #1
 8001acc:	d10e      	bne.n	8001aec <HAL_TIM_IRQHandler+0x184>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_UPDATE) != RESET)
 8001ace:	687b      	ldr	r3, [r7, #4]
 8001ad0:	681b      	ldr	r3, [r3, #0]
 8001ad2:	68db      	ldr	r3, [r3, #12]
 8001ad4:	f003 0301 	and.w	r3, r3, #1
 8001ad8:	2b01      	cmp	r3, #1
 8001ada:	d107      	bne.n	8001aec <HAL_TIM_IRQHandler+0x184>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_UPDATE);
 8001adc:	687b      	ldr	r3, [r7, #4]
 8001ade:	681b      	ldr	r3, [r3, #0]
 8001ae0:	f06f 0201 	mvn.w	r2, #1
 8001ae4:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 8001ae6:	6878      	ldr	r0, [r7, #4]
 8001ae8:	f7fe fd36 	bl	8000558 <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_BREAK) != RESET)
 8001aec:	687b      	ldr	r3, [r7, #4]
 8001aee:	681b      	ldr	r3, [r3, #0]
 8001af0:	691b      	ldr	r3, [r3, #16]
 8001af2:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8001af6:	2b80      	cmp	r3, #128	; 0x80
 8001af8:	d10e      	bne.n	8001b18 <HAL_TIM_IRQHandler+0x1b0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_BREAK) != RESET)
 8001afa:	687b      	ldr	r3, [r7, #4]
 8001afc:	681b      	ldr	r3, [r3, #0]
 8001afe:	68db      	ldr	r3, [r3, #12]
 8001b00:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8001b04:	2b80      	cmp	r3, #128	; 0x80
 8001b06:	d107      	bne.n	8001b18 <HAL_TIM_IRQHandler+0x1b0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_BREAK);
 8001b08:	687b      	ldr	r3, [r7, #4]
 8001b0a:	681b      	ldr	r3, [r3, #0]
 8001b0c:	f06f 0280 	mvn.w	r2, #128	; 0x80
 8001b10:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 8001b12:	6878      	ldr	r0, [r7, #4]
 8001b14:	f000 f8d7 	bl	8001cc6 <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_TRIGGER) != RESET)
 8001b18:	687b      	ldr	r3, [r7, #4]
 8001b1a:	681b      	ldr	r3, [r3, #0]
 8001b1c:	691b      	ldr	r3, [r3, #16]
 8001b1e:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8001b22:	2b40      	cmp	r3, #64	; 0x40
 8001b24:	d10e      	bne.n	8001b44 <HAL_TIM_IRQHandler+0x1dc>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_TRIGGER) != RESET)
 8001b26:	687b      	ldr	r3, [r7, #4]
 8001b28:	681b      	ldr	r3, [r3, #0]
 8001b2a:	68db      	ldr	r3, [r3, #12]
 8001b2c:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8001b30:	2b40      	cmp	r3, #64	; 0x40
 8001b32:	d107      	bne.n	8001b44 <HAL_TIM_IRQHandler+0x1dc>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_TRIGGER);
 8001b34:	687b      	ldr	r3, [r7, #4]
 8001b36:	681b      	ldr	r3, [r3, #0]
 8001b38:	f06f 0240 	mvn.w	r2, #64	; 0x40
 8001b3c:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 8001b3e:	6878      	ldr	r0, [r7, #4]
 8001b40:	f000 f835 	bl	8001bae <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_COM) != RESET)
 8001b44:	687b      	ldr	r3, [r7, #4]
 8001b46:	681b      	ldr	r3, [r3, #0]
 8001b48:	691b      	ldr	r3, [r3, #16]
 8001b4a:	f003 0320 	and.w	r3, r3, #32
 8001b4e:	2b20      	cmp	r3, #32
 8001b50:	d10e      	bne.n	8001b70 <HAL_TIM_IRQHandler+0x208>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_COM) != RESET)
 8001b52:	687b      	ldr	r3, [r7, #4]
 8001b54:	681b      	ldr	r3, [r3, #0]
 8001b56:	68db      	ldr	r3, [r3, #12]
 8001b58:	f003 0320 	and.w	r3, r3, #32
 8001b5c:	2b20      	cmp	r3, #32
 8001b5e:	d107      	bne.n	8001b70 <HAL_TIM_IRQHandler+0x208>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_FLAG_COM);
 8001b60:	687b      	ldr	r3, [r7, #4]
 8001b62:	681b      	ldr	r3, [r3, #0]
 8001b64:	f06f 0220 	mvn.w	r2, #32
 8001b68:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 8001b6a:	6878      	ldr	r0, [r7, #4]
 8001b6c:	f000 f8a2 	bl	8001cb4 <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 8001b70:	bf00      	nop
 8001b72:	3708      	adds	r7, #8
 8001b74:	46bd      	mov	sp, r7
 8001b76:	bd80      	pop	{r7, pc}

08001b78 <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 8001b78:	b480      	push	{r7}
 8001b7a:	b083      	sub	sp, #12
 8001b7c:	af00      	add	r7, sp, #0
 8001b7e:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 8001b80:	bf00      	nop
 8001b82:	370c      	adds	r7, #12
 8001b84:	46bd      	mov	sp, r7
 8001b86:	bc80      	pop	{r7}
 8001b88:	4770      	bx	lr

08001b8a <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 8001b8a:	b480      	push	{r7}
 8001b8c:	b083      	sub	sp, #12
 8001b8e:	af00      	add	r7, sp, #0
 8001b90:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 8001b92:	bf00      	nop
 8001b94:	370c      	adds	r7, #12
 8001b96:	46bd      	mov	sp, r7
 8001b98:	bc80      	pop	{r7}
 8001b9a:	4770      	bx	lr

08001b9c <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 8001b9c:	b480      	push	{r7}
 8001b9e:	b083      	sub	sp, #12
 8001ba0:	af00      	add	r7, sp, #0
 8001ba2:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 8001ba4:	bf00      	nop
 8001ba6:	370c      	adds	r7, #12
 8001ba8:	46bd      	mov	sp, r7
 8001baa:	bc80      	pop	{r7}
 8001bac:	4770      	bx	lr

08001bae <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 8001bae:	b480      	push	{r7}
 8001bb0:	b083      	sub	sp, #12
 8001bb2:	af00      	add	r7, sp, #0
 8001bb4:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 8001bb6:	bf00      	nop
 8001bb8:	370c      	adds	r7, #12
 8001bba:	46bd      	mov	sp, r7
 8001bbc:	bc80      	pop	{r7}
 8001bbe:	4770      	bx	lr

08001bc0 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, TIM_Base_InitTypeDef *Structure)
{
 8001bc0:	b480      	push	{r7}
 8001bc2:	b085      	sub	sp, #20
 8001bc4:	af00      	add	r7, sp, #0
 8001bc6:	6078      	str	r0, [r7, #4]
 8001bc8:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 8001bca:	687b      	ldr	r3, [r7, #4]
 8001bcc:	681b      	ldr	r3, [r3, #0]
 8001bce:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8001bd0:	687b      	ldr	r3, [r7, #4]
 8001bd2:	4a33      	ldr	r2, [pc, #204]	; (8001ca0 <TIM_Base_SetConfig+0xe0>)
 8001bd4:	4293      	cmp	r3, r2
 8001bd6:	d013      	beq.n	8001c00 <TIM_Base_SetConfig+0x40>
 8001bd8:	687b      	ldr	r3, [r7, #4]
 8001bda:	4a32      	ldr	r2, [pc, #200]	; (8001ca4 <TIM_Base_SetConfig+0xe4>)
 8001bdc:	4293      	cmp	r3, r2
 8001bde:	d00f      	beq.n	8001c00 <TIM_Base_SetConfig+0x40>
 8001be0:	687b      	ldr	r3, [r7, #4]
 8001be2:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8001be6:	d00b      	beq.n	8001c00 <TIM_Base_SetConfig+0x40>
 8001be8:	687b      	ldr	r3, [r7, #4]
 8001bea:	4a2f      	ldr	r2, [pc, #188]	; (8001ca8 <TIM_Base_SetConfig+0xe8>)
 8001bec:	4293      	cmp	r3, r2
 8001bee:	d007      	beq.n	8001c00 <TIM_Base_SetConfig+0x40>
 8001bf0:	687b      	ldr	r3, [r7, #4]
 8001bf2:	4a2e      	ldr	r2, [pc, #184]	; (8001cac <TIM_Base_SetConfig+0xec>)
 8001bf4:	4293      	cmp	r3, r2
 8001bf6:	d003      	beq.n	8001c00 <TIM_Base_SetConfig+0x40>
 8001bf8:	687b      	ldr	r3, [r7, #4]
 8001bfa:	4a2d      	ldr	r2, [pc, #180]	; (8001cb0 <TIM_Base_SetConfig+0xf0>)
 8001bfc:	4293      	cmp	r3, r2
 8001bfe:	d108      	bne.n	8001c12 <TIM_Base_SetConfig+0x52>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8001c00:	68fb      	ldr	r3, [r7, #12]
 8001c02:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8001c06:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 8001c08:	683b      	ldr	r3, [r7, #0]
 8001c0a:	685b      	ldr	r3, [r3, #4]
 8001c0c:	68fa      	ldr	r2, [r7, #12]
 8001c0e:	4313      	orrs	r3, r2
 8001c10:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 8001c12:	687b      	ldr	r3, [r7, #4]
 8001c14:	4a22      	ldr	r2, [pc, #136]	; (8001ca0 <TIM_Base_SetConfig+0xe0>)
 8001c16:	4293      	cmp	r3, r2
 8001c18:	d013      	beq.n	8001c42 <TIM_Base_SetConfig+0x82>
 8001c1a:	687b      	ldr	r3, [r7, #4]
 8001c1c:	4a21      	ldr	r2, [pc, #132]	; (8001ca4 <TIM_Base_SetConfig+0xe4>)
 8001c1e:	4293      	cmp	r3, r2
 8001c20:	d00f      	beq.n	8001c42 <TIM_Base_SetConfig+0x82>
 8001c22:	687b      	ldr	r3, [r7, #4]
 8001c24:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8001c28:	d00b      	beq.n	8001c42 <TIM_Base_SetConfig+0x82>
 8001c2a:	687b      	ldr	r3, [r7, #4]
 8001c2c:	4a1e      	ldr	r2, [pc, #120]	; (8001ca8 <TIM_Base_SetConfig+0xe8>)
 8001c2e:	4293      	cmp	r3, r2
 8001c30:	d007      	beq.n	8001c42 <TIM_Base_SetConfig+0x82>
 8001c32:	687b      	ldr	r3, [r7, #4]
 8001c34:	4a1d      	ldr	r2, [pc, #116]	; (8001cac <TIM_Base_SetConfig+0xec>)
 8001c36:	4293      	cmp	r3, r2
 8001c38:	d003      	beq.n	8001c42 <TIM_Base_SetConfig+0x82>
 8001c3a:	687b      	ldr	r3, [r7, #4]
 8001c3c:	4a1c      	ldr	r2, [pc, #112]	; (8001cb0 <TIM_Base_SetConfig+0xf0>)
 8001c3e:	4293      	cmp	r3, r2
 8001c40:	d108      	bne.n	8001c54 <TIM_Base_SetConfig+0x94>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 8001c42:	68fb      	ldr	r3, [r7, #12]
 8001c44:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8001c48:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8001c4a:	683b      	ldr	r3, [r7, #0]
 8001c4c:	68db      	ldr	r3, [r3, #12]
 8001c4e:	68fa      	ldr	r2, [r7, #12]
 8001c50:	4313      	orrs	r3, r2
 8001c52:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8001c54:	68fb      	ldr	r3, [r7, #12]
 8001c56:	f023 0280 	bic.w	r2, r3, #128	; 0x80
 8001c5a:	683b      	ldr	r3, [r7, #0]
 8001c5c:	695b      	ldr	r3, [r3, #20]
 8001c5e:	4313      	orrs	r3, r2
 8001c60:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 8001c62:	687b      	ldr	r3, [r7, #4]
 8001c64:	68fa      	ldr	r2, [r7, #12]
 8001c66:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 8001c68:	683b      	ldr	r3, [r7, #0]
 8001c6a:	689a      	ldr	r2, [r3, #8]
 8001c6c:	687b      	ldr	r3, [r7, #4]
 8001c6e:	62da      	str	r2, [r3, #44]	; 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 8001c70:	683b      	ldr	r3, [r7, #0]
 8001c72:	681a      	ldr	r2, [r3, #0]
 8001c74:	687b      	ldr	r3, [r7, #4]
 8001c76:	629a      	str	r2, [r3, #40]	; 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 8001c78:	687b      	ldr	r3, [r7, #4]
 8001c7a:	4a09      	ldr	r2, [pc, #36]	; (8001ca0 <TIM_Base_SetConfig+0xe0>)
 8001c7c:	4293      	cmp	r3, r2
 8001c7e:	d003      	beq.n	8001c88 <TIM_Base_SetConfig+0xc8>
 8001c80:	687b      	ldr	r3, [r7, #4]
 8001c82:	4a08      	ldr	r2, [pc, #32]	; (8001ca4 <TIM_Base_SetConfig+0xe4>)
 8001c84:	4293      	cmp	r3, r2
 8001c86:	d103      	bne.n	8001c90 <TIM_Base_SetConfig+0xd0>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 8001c88:	683b      	ldr	r3, [r7, #0]
 8001c8a:	691a      	ldr	r2, [r3, #16]
 8001c8c:	687b      	ldr	r3, [r7, #4]
 8001c8e:	631a      	str	r2, [r3, #48]	; 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 8001c90:	687b      	ldr	r3, [r7, #4]
 8001c92:	2201      	movs	r2, #1
 8001c94:	615a      	str	r2, [r3, #20]
}
 8001c96:	bf00      	nop
 8001c98:	3714      	adds	r7, #20
 8001c9a:	46bd      	mov	sp, r7
 8001c9c:	bc80      	pop	{r7}
 8001c9e:	4770      	bx	lr
 8001ca0:	40012c00 	.word	0x40012c00
 8001ca4:	40013400 	.word	0x40013400
 8001ca8:	40000400 	.word	0x40000400
 8001cac:	40000800 	.word	0x40000800
 8001cb0:	40000c00 	.word	0x40000c00

08001cb4 <HAL_TIMEx_CommutCallback>:
  * @brief  Hall commutation changed callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 8001cb4:	b480      	push	{r7}
 8001cb6:	b083      	sub	sp, #12
 8001cb8:	af00      	add	r7, sp, #0
 8001cba:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 8001cbc:	bf00      	nop
 8001cbe:	370c      	adds	r7, #12
 8001cc0:	46bd      	mov	sp, r7
 8001cc2:	bc80      	pop	{r7}
 8001cc4:	4770      	bx	lr

08001cc6 <HAL_TIMEx_BreakCallback>:
  * @brief  Hall Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 8001cc6:	b480      	push	{r7}
 8001cc8:	b083      	sub	sp, #12
 8001cca:	af00      	add	r7, sp, #0
 8001ccc:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 8001cce:	bf00      	nop
 8001cd0:	370c      	adds	r7, #12
 8001cd2:	46bd      	mov	sp, r7
 8001cd4:	bc80      	pop	{r7}
 8001cd6:	4770      	bx	lr

08001cd8 <HAL_UART_Init>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8001cd8:	b580      	push	{r7, lr}
 8001cda:	b082      	sub	sp, #8
 8001cdc:	af00      	add	r7, sp, #0
 8001cde:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8001ce0:	687b      	ldr	r3, [r7, #4]
 8001ce2:	2b00      	cmp	r3, #0
 8001ce4:	d101      	bne.n	8001cea <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 8001ce6:	2301      	movs	r3, #1
 8001ce8:	e03f      	b.n	8001d6a <HAL_UART_Init+0x92>
  assert_param(IS_UART_WORD_LENGTH(huart->Init.WordLength));
#if defined(USART_CR1_OVER8)
  assert_param(IS_UART_OVERSAMPLING(huart->Init.OverSampling));
#endif /* USART_CR1_OVER8 */

  if (huart->gState == HAL_UART_STATE_RESET)
 8001cea:	687b      	ldr	r3, [r7, #4]
 8001cec:	f893 3039 	ldrb.w	r3, [r3, #57]	; 0x39
 8001cf0:	b2db      	uxtb	r3, r3
 8001cf2:	2b00      	cmp	r3, #0
 8001cf4:	d106      	bne.n	8001d04 <HAL_UART_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 8001cf6:	687b      	ldr	r3, [r7, #4]
 8001cf8:	2200      	movs	r2, #0
 8001cfa:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 8001cfe:	6878      	ldr	r0, [r7, #4]
 8001d00:	f7fe fc7a 	bl	80005f8 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8001d04:	687b      	ldr	r3, [r7, #4]
 8001d06:	2224      	movs	r2, #36	; 0x24
 8001d08:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39

  /* Disable the peripheral */
  __HAL_UART_DISABLE(huart);
 8001d0c:	687b      	ldr	r3, [r7, #4]
 8001d0e:	681b      	ldr	r3, [r3, #0]
 8001d10:	68da      	ldr	r2, [r3, #12]
 8001d12:	687b      	ldr	r3, [r7, #4]
 8001d14:	681b      	ldr	r3, [r3, #0]
 8001d16:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 8001d1a:	60da      	str	r2, [r3, #12]

  /* Set the UART Communication parameters */
  UART_SetConfig(huart);
 8001d1c:	6878      	ldr	r0, [r7, #4]
 8001d1e:	f000 fb39 	bl	8002394 <UART_SetConfig>

  /* In asynchronous mode, the following bits must be kept cleared:
     - LINEN and CLKEN bits in the USART_CR2 register,
     - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8001d22:	687b      	ldr	r3, [r7, #4]
 8001d24:	681b      	ldr	r3, [r3, #0]
 8001d26:	691a      	ldr	r2, [r3, #16]
 8001d28:	687b      	ldr	r3, [r7, #4]
 8001d2a:	681b      	ldr	r3, [r3, #0]
 8001d2c:	f422 4290 	bic.w	r2, r2, #18432	; 0x4800
 8001d30:	611a      	str	r2, [r3, #16]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8001d32:	687b      	ldr	r3, [r7, #4]
 8001d34:	681b      	ldr	r3, [r3, #0]
 8001d36:	695a      	ldr	r2, [r3, #20]
 8001d38:	687b      	ldr	r3, [r7, #4]
 8001d3a:	681b      	ldr	r3, [r3, #0]
 8001d3c:	f022 022a 	bic.w	r2, r2, #42	; 0x2a
 8001d40:	615a      	str	r2, [r3, #20]

  /* Enable the peripheral */
  __HAL_UART_ENABLE(huart);
 8001d42:	687b      	ldr	r3, [r7, #4]
 8001d44:	681b      	ldr	r3, [r3, #0]
 8001d46:	68da      	ldr	r2, [r3, #12]
 8001d48:	687b      	ldr	r3, [r7, #4]
 8001d4a:	681b      	ldr	r3, [r3, #0]
 8001d4c:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 8001d50:	60da      	str	r2, [r3, #12]

  /* Initialize the UART state */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8001d52:	687b      	ldr	r3, [r7, #4]
 8001d54:	2200      	movs	r2, #0
 8001d56:	63da      	str	r2, [r3, #60]	; 0x3c
  huart->gState = HAL_UART_STATE_READY;
 8001d58:	687b      	ldr	r3, [r7, #4]
 8001d5a:	2220      	movs	r2, #32
 8001d5c:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39
  huart->RxState = HAL_UART_STATE_READY;
 8001d60:	687b      	ldr	r3, [r7, #4]
 8001d62:	2220      	movs	r2, #32
 8001d64:	f883 203a 	strb.w	r2, [r3, #58]	; 0x3a

  return HAL_OK;
 8001d68:	2300      	movs	r3, #0
}
 8001d6a:	4618      	mov	r0, r3
 8001d6c:	3708      	adds	r7, #8
 8001d6e:	46bd      	mov	sp, r7
 8001d70:	bd80      	pop	{r7, pc}

08001d72 <HAL_UART_Transmit>:
  * @param  Size  Amount of data elements (u8 or u16) to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8001d72:	b580      	push	{r7, lr}
 8001d74:	b08a      	sub	sp, #40	; 0x28
 8001d76:	af02      	add	r7, sp, #8
 8001d78:	60f8      	str	r0, [r7, #12]
 8001d7a:	60b9      	str	r1, [r7, #8]
 8001d7c:	603b      	str	r3, [r7, #0]
 8001d7e:	4613      	mov	r3, r2
 8001d80:	80fb      	strh	r3, [r7, #6]
  uint8_t  *pdata8bits;
  uint16_t *pdata16bits;
  uint32_t tickstart = 0U;
 8001d82:	2300      	movs	r3, #0
 8001d84:	617b      	str	r3, [r7, #20]

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 8001d86:	68fb      	ldr	r3, [r7, #12]
 8001d88:	f893 3039 	ldrb.w	r3, [r3, #57]	; 0x39
 8001d8c:	b2db      	uxtb	r3, r3
 8001d8e:	2b20      	cmp	r3, #32
 8001d90:	d17c      	bne.n	8001e8c <HAL_UART_Transmit+0x11a>
  {
    if ((pData == NULL) || (Size == 0U))
 8001d92:	68bb      	ldr	r3, [r7, #8]
 8001d94:	2b00      	cmp	r3, #0
 8001d96:	d002      	beq.n	8001d9e <HAL_UART_Transmit+0x2c>
 8001d98:	88fb      	ldrh	r3, [r7, #6]
 8001d9a:	2b00      	cmp	r3, #0
 8001d9c:	d101      	bne.n	8001da2 <HAL_UART_Transmit+0x30>
    {
      return  HAL_ERROR;
 8001d9e:	2301      	movs	r3, #1
 8001da0:	e075      	b.n	8001e8e <HAL_UART_Transmit+0x11c>
    }

    /* Process Locked */
    __HAL_LOCK(huart);
 8001da2:	68fb      	ldr	r3, [r7, #12]
 8001da4:	f893 3038 	ldrb.w	r3, [r3, #56]	; 0x38
 8001da8:	2b01      	cmp	r3, #1
 8001daa:	d101      	bne.n	8001db0 <HAL_UART_Transmit+0x3e>
 8001dac:	2302      	movs	r3, #2
 8001dae:	e06e      	b.n	8001e8e <HAL_UART_Transmit+0x11c>
 8001db0:	68fb      	ldr	r3, [r7, #12]
 8001db2:	2201      	movs	r2, #1
 8001db4:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8001db8:	68fb      	ldr	r3, [r7, #12]
 8001dba:	2200      	movs	r2, #0
 8001dbc:	63da      	str	r2, [r3, #60]	; 0x3c
    huart->gState = HAL_UART_STATE_BUSY_TX;
 8001dbe:	68fb      	ldr	r3, [r7, #12]
 8001dc0:	2221      	movs	r2, #33	; 0x21
 8001dc2:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39

    /* Init tickstart for timeout managment */
    tickstart = HAL_GetTick();
 8001dc6:	f7fe fd6f 	bl	80008a8 <HAL_GetTick>
 8001dca:	6178      	str	r0, [r7, #20]

    huart->TxXferSize = Size;
 8001dcc:	68fb      	ldr	r3, [r7, #12]
 8001dce:	88fa      	ldrh	r2, [r7, #6]
 8001dd0:	849a      	strh	r2, [r3, #36]	; 0x24
    huart->TxXferCount = Size;
 8001dd2:	68fb      	ldr	r3, [r7, #12]
 8001dd4:	88fa      	ldrh	r2, [r7, #6]
 8001dd6:	84da      	strh	r2, [r3, #38]	; 0x26

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8001dd8:	68fb      	ldr	r3, [r7, #12]
 8001dda:	689b      	ldr	r3, [r3, #8]
 8001ddc:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8001de0:	d108      	bne.n	8001df4 <HAL_UART_Transmit+0x82>
 8001de2:	68fb      	ldr	r3, [r7, #12]
 8001de4:	691b      	ldr	r3, [r3, #16]
 8001de6:	2b00      	cmp	r3, #0
 8001de8:	d104      	bne.n	8001df4 <HAL_UART_Transmit+0x82>
    {
      pdata8bits  = NULL;
 8001dea:	2300      	movs	r3, #0
 8001dec:	61fb      	str	r3, [r7, #28]
      pdata16bits = (uint16_t *) pData;
 8001dee:	68bb      	ldr	r3, [r7, #8]
 8001df0:	61bb      	str	r3, [r7, #24]
 8001df2:	e003      	b.n	8001dfc <HAL_UART_Transmit+0x8a>
    }
    else
    {
      pdata8bits  = pData;
 8001df4:	68bb      	ldr	r3, [r7, #8]
 8001df6:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 8001df8:	2300      	movs	r3, #0
 8001dfa:	61bb      	str	r3, [r7, #24]
    }

    /* Process Unlocked */
    __HAL_UNLOCK(huart);
 8001dfc:	68fb      	ldr	r3, [r7, #12]
 8001dfe:	2200      	movs	r2, #0
 8001e00:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38

    while (huart->TxXferCount > 0U)
 8001e04:	e02a      	b.n	8001e5c <HAL_UART_Transmit+0xea>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 8001e06:	683b      	ldr	r3, [r7, #0]
 8001e08:	9300      	str	r3, [sp, #0]
 8001e0a:	697b      	ldr	r3, [r7, #20]
 8001e0c:	2200      	movs	r2, #0
 8001e0e:	2180      	movs	r1, #128	; 0x80
 8001e10:	68f8      	ldr	r0, [r7, #12]
 8001e12:	f000 f95c 	bl	80020ce <UART_WaitOnFlagUntilTimeout>
 8001e16:	4603      	mov	r3, r0
 8001e18:	2b00      	cmp	r3, #0
 8001e1a:	d001      	beq.n	8001e20 <HAL_UART_Transmit+0xae>
      {
        return HAL_TIMEOUT;
 8001e1c:	2303      	movs	r3, #3
 8001e1e:	e036      	b.n	8001e8e <HAL_UART_Transmit+0x11c>
      }
      if (pdata8bits == NULL)
 8001e20:	69fb      	ldr	r3, [r7, #28]
 8001e22:	2b00      	cmp	r3, #0
 8001e24:	d10b      	bne.n	8001e3e <HAL_UART_Transmit+0xcc>
      {
        huart->Instance->DR = (uint16_t)(*pdata16bits & 0x01FFU);
 8001e26:	69bb      	ldr	r3, [r7, #24]
 8001e28:	881b      	ldrh	r3, [r3, #0]
 8001e2a:	461a      	mov	r2, r3
 8001e2c:	68fb      	ldr	r3, [r7, #12]
 8001e2e:	681b      	ldr	r3, [r3, #0]
 8001e30:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8001e34:	605a      	str	r2, [r3, #4]
        pdata16bits++;
 8001e36:	69bb      	ldr	r3, [r7, #24]
 8001e38:	3302      	adds	r3, #2
 8001e3a:	61bb      	str	r3, [r7, #24]
 8001e3c:	e007      	b.n	8001e4e <HAL_UART_Transmit+0xdc>
      }
      else
      {
        huart->Instance->DR = (uint8_t)(*pdata8bits & 0xFFU);
 8001e3e:	69fb      	ldr	r3, [r7, #28]
 8001e40:	781a      	ldrb	r2, [r3, #0]
 8001e42:	68fb      	ldr	r3, [r7, #12]
 8001e44:	681b      	ldr	r3, [r3, #0]
 8001e46:	605a      	str	r2, [r3, #4]
        pdata8bits++;
 8001e48:	69fb      	ldr	r3, [r7, #28]
 8001e4a:	3301      	adds	r3, #1
 8001e4c:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 8001e4e:	68fb      	ldr	r3, [r7, #12]
 8001e50:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 8001e52:	b29b      	uxth	r3, r3
 8001e54:	3b01      	subs	r3, #1
 8001e56:	b29a      	uxth	r2, r3
 8001e58:	68fb      	ldr	r3, [r7, #12]
 8001e5a:	84da      	strh	r2, [r3, #38]	; 0x26
    while (huart->TxXferCount > 0U)
 8001e5c:	68fb      	ldr	r3, [r7, #12]
 8001e5e:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 8001e60:	b29b      	uxth	r3, r3
 8001e62:	2b00      	cmp	r3, #0
 8001e64:	d1cf      	bne.n	8001e06 <HAL_UART_Transmit+0x94>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 8001e66:	683b      	ldr	r3, [r7, #0]
 8001e68:	9300      	str	r3, [sp, #0]
 8001e6a:	697b      	ldr	r3, [r7, #20]
 8001e6c:	2200      	movs	r2, #0
 8001e6e:	2140      	movs	r1, #64	; 0x40
 8001e70:	68f8      	ldr	r0, [r7, #12]
 8001e72:	f000 f92c 	bl	80020ce <UART_WaitOnFlagUntilTimeout>
 8001e76:	4603      	mov	r3, r0
 8001e78:	2b00      	cmp	r3, #0
 8001e7a:	d001      	beq.n	8001e80 <HAL_UART_Transmit+0x10e>
    {
      return HAL_TIMEOUT;
 8001e7c:	2303      	movs	r3, #3
 8001e7e:	e006      	b.n	8001e8e <HAL_UART_Transmit+0x11c>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 8001e80:	68fb      	ldr	r3, [r7, #12]
 8001e82:	2220      	movs	r2, #32
 8001e84:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39

    return HAL_OK;
 8001e88:	2300      	movs	r3, #0
 8001e8a:	e000      	b.n	8001e8e <HAL_UART_Transmit+0x11c>
  }
  else
  {
    return HAL_BUSY;
 8001e8c:	2302      	movs	r3, #2
  }
}
 8001e8e:	4618      	mov	r0, r3
 8001e90:	3720      	adds	r7, #32
 8001e92:	46bd      	mov	sp, r7
 8001e94:	bd80      	pop	{r7, pc}
	...

08001e98 <HAL_UART_IRQHandler>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
void HAL_UART_IRQHandler(UART_HandleTypeDef *huart)
{
 8001e98:	b580      	push	{r7, lr}
 8001e9a:	b088      	sub	sp, #32
 8001e9c:	af00      	add	r7, sp, #0
 8001e9e:	6078      	str	r0, [r7, #4]
  uint32_t isrflags   = READ_REG(huart->Instance->SR);
 8001ea0:	687b      	ldr	r3, [r7, #4]
 8001ea2:	681b      	ldr	r3, [r3, #0]
 8001ea4:	681b      	ldr	r3, [r3, #0]
 8001ea6:	61fb      	str	r3, [r7, #28]
  uint32_t cr1its     = READ_REG(huart->Instance->CR1);
 8001ea8:	687b      	ldr	r3, [r7, #4]
 8001eaa:	681b      	ldr	r3, [r3, #0]
 8001eac:	68db      	ldr	r3, [r3, #12]
 8001eae:	61bb      	str	r3, [r7, #24]
  uint32_t cr3its     = READ_REG(huart->Instance->CR3);
 8001eb0:	687b      	ldr	r3, [r7, #4]
 8001eb2:	681b      	ldr	r3, [r3, #0]
 8001eb4:	695b      	ldr	r3, [r3, #20]
 8001eb6:	617b      	str	r3, [r7, #20]
  uint32_t errorflags = 0x00U;
 8001eb8:	2300      	movs	r3, #0
 8001eba:	613b      	str	r3, [r7, #16]
  uint32_t dmarequest = 0x00U;
 8001ebc:	2300      	movs	r3, #0
 8001ebe:	60fb      	str	r3, [r7, #12]

  /* If no error occurs */
  errorflags = (isrflags & (uint32_t)(USART_SR_PE | USART_SR_FE | USART_SR_ORE | USART_SR_NE));
 8001ec0:	69fb      	ldr	r3, [r7, #28]
 8001ec2:	f003 030f 	and.w	r3, r3, #15
 8001ec6:	613b      	str	r3, [r7, #16]
  if (errorflags == RESET)
 8001ec8:	693b      	ldr	r3, [r7, #16]
 8001eca:	2b00      	cmp	r3, #0
 8001ecc:	d10d      	bne.n	8001eea <HAL_UART_IRQHandler+0x52>
  {
    /* UART in mode Receiver -------------------------------------------------*/
    if (((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 8001ece:	69fb      	ldr	r3, [r7, #28]
 8001ed0:	f003 0320 	and.w	r3, r3, #32
 8001ed4:	2b00      	cmp	r3, #0
 8001ed6:	d008      	beq.n	8001eea <HAL_UART_IRQHandler+0x52>
 8001ed8:	69bb      	ldr	r3, [r7, #24]
 8001eda:	f003 0320 	and.w	r3, r3, #32
 8001ede:	2b00      	cmp	r3, #0
 8001ee0:	d003      	beq.n	8001eea <HAL_UART_IRQHandler+0x52>
    {
      UART_Receive_IT(huart);
 8001ee2:	6878      	ldr	r0, [r7, #4]
 8001ee4:	f000 f9d5 	bl	8002292 <UART_Receive_IT>
      return;
 8001ee8:	e0d1      	b.n	800208e <HAL_UART_IRQHandler+0x1f6>
    }
  }

  /* If some errors occur */
  if ((errorflags != RESET) && (((cr3its & USART_CR3_EIE) != RESET) || ((cr1its & (USART_CR1_RXNEIE | USART_CR1_PEIE)) != RESET)))
 8001eea:	693b      	ldr	r3, [r7, #16]
 8001eec:	2b00      	cmp	r3, #0
 8001eee:	f000 80b0 	beq.w	8002052 <HAL_UART_IRQHandler+0x1ba>
 8001ef2:	697b      	ldr	r3, [r7, #20]
 8001ef4:	f003 0301 	and.w	r3, r3, #1
 8001ef8:	2b00      	cmp	r3, #0
 8001efa:	d105      	bne.n	8001f08 <HAL_UART_IRQHandler+0x70>
 8001efc:	69bb      	ldr	r3, [r7, #24]
 8001efe:	f403 7390 	and.w	r3, r3, #288	; 0x120
 8001f02:	2b00      	cmp	r3, #0
 8001f04:	f000 80a5 	beq.w	8002052 <HAL_UART_IRQHandler+0x1ba>
  {
    /* UART parity error interrupt occurred ----------------------------------*/
    if (((isrflags & USART_SR_PE) != RESET) && ((cr1its & USART_CR1_PEIE) != RESET))
 8001f08:	69fb      	ldr	r3, [r7, #28]
 8001f0a:	f003 0301 	and.w	r3, r3, #1
 8001f0e:	2b00      	cmp	r3, #0
 8001f10:	d00a      	beq.n	8001f28 <HAL_UART_IRQHandler+0x90>
 8001f12:	69bb      	ldr	r3, [r7, #24]
 8001f14:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8001f18:	2b00      	cmp	r3, #0
 8001f1a:	d005      	beq.n	8001f28 <HAL_UART_IRQHandler+0x90>
    {
      huart->ErrorCode |= HAL_UART_ERROR_PE;
 8001f1c:	687b      	ldr	r3, [r7, #4]
 8001f1e:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8001f20:	f043 0201 	orr.w	r2, r3, #1
 8001f24:	687b      	ldr	r3, [r7, #4]
 8001f26:	63da      	str	r2, [r3, #60]	; 0x3c
    }

    /* UART noise error interrupt occurred -----------------------------------*/
    if (((isrflags & USART_SR_NE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 8001f28:	69fb      	ldr	r3, [r7, #28]
 8001f2a:	f003 0304 	and.w	r3, r3, #4
 8001f2e:	2b00      	cmp	r3, #0
 8001f30:	d00a      	beq.n	8001f48 <HAL_UART_IRQHandler+0xb0>
 8001f32:	697b      	ldr	r3, [r7, #20]
 8001f34:	f003 0301 	and.w	r3, r3, #1
 8001f38:	2b00      	cmp	r3, #0
 8001f3a:	d005      	beq.n	8001f48 <HAL_UART_IRQHandler+0xb0>
    {
      huart->ErrorCode |= HAL_UART_ERROR_NE;
 8001f3c:	687b      	ldr	r3, [r7, #4]
 8001f3e:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8001f40:	f043 0202 	orr.w	r2, r3, #2
 8001f44:	687b      	ldr	r3, [r7, #4]
 8001f46:	63da      	str	r2, [r3, #60]	; 0x3c
    }

    /* UART frame error interrupt occurred -----------------------------------*/
    if (((isrflags & USART_SR_FE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 8001f48:	69fb      	ldr	r3, [r7, #28]
 8001f4a:	f003 0302 	and.w	r3, r3, #2
 8001f4e:	2b00      	cmp	r3, #0
 8001f50:	d00a      	beq.n	8001f68 <HAL_UART_IRQHandler+0xd0>
 8001f52:	697b      	ldr	r3, [r7, #20]
 8001f54:	f003 0301 	and.w	r3, r3, #1
 8001f58:	2b00      	cmp	r3, #0
 8001f5a:	d005      	beq.n	8001f68 <HAL_UART_IRQHandler+0xd0>
    {
      huart->ErrorCode |= HAL_UART_ERROR_FE;
 8001f5c:	687b      	ldr	r3, [r7, #4]
 8001f5e:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8001f60:	f043 0204 	orr.w	r2, r3, #4
 8001f64:	687b      	ldr	r3, [r7, #4]
 8001f66:	63da      	str	r2, [r3, #60]	; 0x3c
    }

    /* UART Over-Run interrupt occurred --------------------------------------*/
    if (((isrflags & USART_SR_ORE) != RESET) && (((cr1its & USART_CR1_RXNEIE) != RESET) || ((cr3its & USART_CR3_EIE) != RESET)))
 8001f68:	69fb      	ldr	r3, [r7, #28]
 8001f6a:	f003 0308 	and.w	r3, r3, #8
 8001f6e:	2b00      	cmp	r3, #0
 8001f70:	d00f      	beq.n	8001f92 <HAL_UART_IRQHandler+0xfa>
 8001f72:	69bb      	ldr	r3, [r7, #24]
 8001f74:	f003 0320 	and.w	r3, r3, #32
 8001f78:	2b00      	cmp	r3, #0
 8001f7a:	d104      	bne.n	8001f86 <HAL_UART_IRQHandler+0xee>
 8001f7c:	697b      	ldr	r3, [r7, #20]
 8001f7e:	f003 0301 	and.w	r3, r3, #1
 8001f82:	2b00      	cmp	r3, #0
 8001f84:	d005      	beq.n	8001f92 <HAL_UART_IRQHandler+0xfa>
    {
      huart->ErrorCode |= HAL_UART_ERROR_ORE;
 8001f86:	687b      	ldr	r3, [r7, #4]
 8001f88:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8001f8a:	f043 0208 	orr.w	r2, r3, #8
 8001f8e:	687b      	ldr	r3, [r7, #4]
 8001f90:	63da      	str	r2, [r3, #60]	; 0x3c
    }

    /* Call UART Error Call back function if need be --------------------------*/
    if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 8001f92:	687b      	ldr	r3, [r7, #4]
 8001f94:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8001f96:	2b00      	cmp	r3, #0
 8001f98:	d078      	beq.n	800208c <HAL_UART_IRQHandler+0x1f4>
    {
      /* UART in mode Receiver -----------------------------------------------*/
      if (((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 8001f9a:	69fb      	ldr	r3, [r7, #28]
 8001f9c:	f003 0320 	and.w	r3, r3, #32
 8001fa0:	2b00      	cmp	r3, #0
 8001fa2:	d007      	beq.n	8001fb4 <HAL_UART_IRQHandler+0x11c>
 8001fa4:	69bb      	ldr	r3, [r7, #24]
 8001fa6:	f003 0320 	and.w	r3, r3, #32
 8001faa:	2b00      	cmp	r3, #0
 8001fac:	d002      	beq.n	8001fb4 <HAL_UART_IRQHandler+0x11c>
      {
        UART_Receive_IT(huart);
 8001fae:	6878      	ldr	r0, [r7, #4]
 8001fb0:	f000 f96f 	bl	8002292 <UART_Receive_IT>
      }

      /* If Overrun error occurs, or if any error occurs in DMA mode reception,
         consider error as blocking */
      dmarequest = HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR);
 8001fb4:	687b      	ldr	r3, [r7, #4]
 8001fb6:	681b      	ldr	r3, [r3, #0]
 8001fb8:	695b      	ldr	r3, [r3, #20]
 8001fba:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8001fbe:	2b00      	cmp	r3, #0
 8001fc0:	bf14      	ite	ne
 8001fc2:	2301      	movne	r3, #1
 8001fc4:	2300      	moveq	r3, #0
 8001fc6:	b2db      	uxtb	r3, r3
 8001fc8:	60fb      	str	r3, [r7, #12]
      if (((huart->ErrorCode & HAL_UART_ERROR_ORE) != RESET) || dmarequest)
 8001fca:	687b      	ldr	r3, [r7, #4]
 8001fcc:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8001fce:	f003 0308 	and.w	r3, r3, #8
 8001fd2:	2b00      	cmp	r3, #0
 8001fd4:	d102      	bne.n	8001fdc <HAL_UART_IRQHandler+0x144>
 8001fd6:	68fb      	ldr	r3, [r7, #12]
 8001fd8:	2b00      	cmp	r3, #0
 8001fda:	d031      	beq.n	8002040 <HAL_UART_IRQHandler+0x1a8>
      {
        /* Blocking error : transfer is aborted
           Set the UART state ready to be able to start again the process,
           Disable Rx Interrupts, and disable Rx DMA request, if ongoing */
        UART_EndRxTransfer(huart);
 8001fdc:	6878      	ldr	r0, [r7, #4]
 8001fde:	f000 f8c0 	bl	8002162 <UART_EndRxTransfer>

        /* Disable the UART DMA Rx request if enabled */
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8001fe2:	687b      	ldr	r3, [r7, #4]
 8001fe4:	681b      	ldr	r3, [r3, #0]
 8001fe6:	695b      	ldr	r3, [r3, #20]
 8001fe8:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8001fec:	2b00      	cmp	r3, #0
 8001fee:	d023      	beq.n	8002038 <HAL_UART_IRQHandler+0x1a0>
        {
          CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8001ff0:	687b      	ldr	r3, [r7, #4]
 8001ff2:	681b      	ldr	r3, [r3, #0]
 8001ff4:	695a      	ldr	r2, [r3, #20]
 8001ff6:	687b      	ldr	r3, [r7, #4]
 8001ff8:	681b      	ldr	r3, [r3, #0]
 8001ffa:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8001ffe:	615a      	str	r2, [r3, #20]

          /* Abort the UART DMA Rx channel */
          if (huart->hdmarx != NULL)
 8002000:	687b      	ldr	r3, [r7, #4]
 8002002:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8002004:	2b00      	cmp	r3, #0
 8002006:	d013      	beq.n	8002030 <HAL_UART_IRQHandler+0x198>
          {
            /* Set the UART DMA Abort callback :
               will lead to call HAL_UART_ErrorCallback() at end of DMA abort procedure */
            huart->hdmarx->XferAbortCallback = UART_DMAAbortOnError;
 8002008:	687b      	ldr	r3, [r7, #4]
 800200a:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800200c:	4a21      	ldr	r2, [pc, #132]	; (8002094 <HAL_UART_IRQHandler+0x1fc>)
 800200e:	635a      	str	r2, [r3, #52]	; 0x34
            if (HAL_DMA_Abort_IT(huart->hdmarx) != HAL_OK)
 8002010:	687b      	ldr	r3, [r7, #4]
 8002012:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8002014:	4618      	mov	r0, r3
 8002016:	f7fe fd31 	bl	8000a7c <HAL_DMA_Abort_IT>
 800201a:	4603      	mov	r3, r0
 800201c:	2b00      	cmp	r3, #0
 800201e:	d016      	beq.n	800204e <HAL_UART_IRQHandler+0x1b6>
            {
              /* Call Directly XferAbortCallback function in case of error */
              huart->hdmarx->XferAbortCallback(huart->hdmarx);
 8002020:	687b      	ldr	r3, [r7, #4]
 8002022:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8002024:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8002026:	687a      	ldr	r2, [r7, #4]
 8002028:	6b52      	ldr	r2, [r2, #52]	; 0x34
 800202a:	4610      	mov	r0, r2
 800202c:	4798      	blx	r3
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800202e:	e00e      	b.n	800204e <HAL_UART_IRQHandler+0x1b6>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
            /*Call registered error callback*/
            huart->ErrorCallback(huart);
#else
            /*Call legacy weak error callback*/
            HAL_UART_ErrorCallback(huart);
 8002030:	6878      	ldr	r0, [r7, #4]
 8002032:	f000 f843 	bl	80020bc <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8002036:	e00a      	b.n	800204e <HAL_UART_IRQHandler+0x1b6>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered error callback*/
          huart->ErrorCallback(huart);
#else
          /*Call legacy weak error callback*/
          HAL_UART_ErrorCallback(huart);
 8002038:	6878      	ldr	r0, [r7, #4]
 800203a:	f000 f83f 	bl	80020bc <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800203e:	e006      	b.n	800204e <HAL_UART_IRQHandler+0x1b6>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered error callback*/
        huart->ErrorCallback(huart);
#else
        /*Call legacy weak error callback*/
        HAL_UART_ErrorCallback(huart);
 8002040:	6878      	ldr	r0, [r7, #4]
 8002042:	f000 f83b 	bl	80020bc <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */

        huart->ErrorCode = HAL_UART_ERROR_NONE;
 8002046:	687b      	ldr	r3, [r7, #4]
 8002048:	2200      	movs	r2, #0
 800204a:	63da      	str	r2, [r3, #60]	; 0x3c
      }
    }
    return;
 800204c:	e01e      	b.n	800208c <HAL_UART_IRQHandler+0x1f4>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800204e:	bf00      	nop
    return;
 8002050:	e01c      	b.n	800208c <HAL_UART_IRQHandler+0x1f4>
  } /* End if some error occurs */

  /* UART in mode Transmitter ------------------------------------------------*/
  if (((isrflags & USART_SR_TXE) != RESET) && ((cr1its & USART_CR1_TXEIE) != RESET))
 8002052:	69fb      	ldr	r3, [r7, #28]
 8002054:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8002058:	2b00      	cmp	r3, #0
 800205a:	d008      	beq.n	800206e <HAL_UART_IRQHandler+0x1d6>
 800205c:	69bb      	ldr	r3, [r7, #24]
 800205e:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8002062:	2b00      	cmp	r3, #0
 8002064:	d003      	beq.n	800206e <HAL_UART_IRQHandler+0x1d6>
  {
    UART_Transmit_IT(huart);
 8002066:	6878      	ldr	r0, [r7, #4]
 8002068:	f000 f8ac 	bl	80021c4 <UART_Transmit_IT>
    return;
 800206c:	e00f      	b.n	800208e <HAL_UART_IRQHandler+0x1f6>
  }

  /* UART in mode Transmitter end --------------------------------------------*/
  if (((isrflags & USART_SR_TC) != RESET) && ((cr1its & USART_CR1_TCIE) != RESET))
 800206e:	69fb      	ldr	r3, [r7, #28]
 8002070:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8002074:	2b00      	cmp	r3, #0
 8002076:	d00a      	beq.n	800208e <HAL_UART_IRQHandler+0x1f6>
 8002078:	69bb      	ldr	r3, [r7, #24]
 800207a:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800207e:	2b00      	cmp	r3, #0
 8002080:	d005      	beq.n	800208e <HAL_UART_IRQHandler+0x1f6>
  {
    UART_EndTransmit_IT(huart);
 8002082:	6878      	ldr	r0, [r7, #4]
 8002084:	f000 f8ed 	bl	8002262 <UART_EndTransmit_IT>
    return;
 8002088:	bf00      	nop
 800208a:	e000      	b.n	800208e <HAL_UART_IRQHandler+0x1f6>
    return;
 800208c:	bf00      	nop
  }
}
 800208e:	3720      	adds	r7, #32
 8002090:	46bd      	mov	sp, r7
 8002092:	bd80      	pop	{r7, pc}
 8002094:	0800219d 	.word	0x0800219d

08002098 <HAL_UART_TxCpltCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_TxCpltCallback(UART_HandleTypeDef *huart)
{
 8002098:	b480      	push	{r7}
 800209a:	b083      	sub	sp, #12
 800209c:	af00      	add	r7, sp, #0
 800209e:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_TxCpltCallback could be implemented in the user file
   */
}
 80020a0:	bf00      	nop
 80020a2:	370c      	adds	r7, #12
 80020a4:	46bd      	mov	sp, r7
 80020a6:	bc80      	pop	{r7}
 80020a8:	4770      	bx	lr

080020aa <HAL_UART_RxCpltCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_RxCpltCallback(UART_HandleTypeDef *huart)
{
 80020aa:	b480      	push	{r7}
 80020ac:	b083      	sub	sp, #12
 80020ae:	af00      	add	r7, sp, #0
 80020b0:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_RxCpltCallback could be implemented in the user file
   */
}
 80020b2:	bf00      	nop
 80020b4:	370c      	adds	r7, #12
 80020b6:	46bd      	mov	sp, r7
 80020b8:	bc80      	pop	{r7}
 80020ba:	4770      	bx	lr

080020bc <HAL_UART_ErrorCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_ErrorCallback(UART_HandleTypeDef *huart)
{
 80020bc:	b480      	push	{r7}
 80020be:	b083      	sub	sp, #12
 80020c0:	af00      	add	r7, sp, #0
 80020c2:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_ErrorCallback could be implemented in the user file
   */
}
 80020c4:	bf00      	nop
 80020c6:	370c      	adds	r7, #12
 80020c8:	46bd      	mov	sp, r7
 80020ca:	bc80      	pop	{r7}
 80020cc:	4770      	bx	lr

080020ce <UART_WaitOnFlagUntilTimeout>:
  * @param  Tickstart Tick start value
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status, uint32_t Tickstart, uint32_t Timeout)
{
 80020ce:	b580      	push	{r7, lr}
 80020d0:	b084      	sub	sp, #16
 80020d2:	af00      	add	r7, sp, #0
 80020d4:	60f8      	str	r0, [r7, #12]
 80020d6:	60b9      	str	r1, [r7, #8]
 80020d8:	603b      	str	r3, [r7, #0]
 80020da:	4613      	mov	r3, r2
 80020dc:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 80020de:	e02c      	b.n	800213a <UART_WaitOnFlagUntilTimeout+0x6c>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 80020e0:	69bb      	ldr	r3, [r7, #24]
 80020e2:	f1b3 3fff 	cmp.w	r3, #4294967295
 80020e6:	d028      	beq.n	800213a <UART_WaitOnFlagUntilTimeout+0x6c>
    {
      if ((Timeout == 0U) || ((HAL_GetTick() - Tickstart) > Timeout))
 80020e8:	69bb      	ldr	r3, [r7, #24]
 80020ea:	2b00      	cmp	r3, #0
 80020ec:	d007      	beq.n	80020fe <UART_WaitOnFlagUntilTimeout+0x30>
 80020ee:	f7fe fbdb 	bl	80008a8 <HAL_GetTick>
 80020f2:	4602      	mov	r2, r0
 80020f4:	683b      	ldr	r3, [r7, #0]
 80020f6:	1ad3      	subs	r3, r2, r3
 80020f8:	69ba      	ldr	r2, [r7, #24]
 80020fa:	429a      	cmp	r2, r3
 80020fc:	d21d      	bcs.n	800213a <UART_WaitOnFlagUntilTimeout+0x6c>
      {
        /* Disable TXE, RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts for the interrupt process */
        CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_TXEIE));
 80020fe:	68fb      	ldr	r3, [r7, #12]
 8002100:	681b      	ldr	r3, [r3, #0]
 8002102:	68da      	ldr	r2, [r3, #12]
 8002104:	68fb      	ldr	r3, [r7, #12]
 8002106:	681b      	ldr	r3, [r3, #0]
 8002108:	f422 72d0 	bic.w	r2, r2, #416	; 0x1a0
 800210c:	60da      	str	r2, [r3, #12]
        CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800210e:	68fb      	ldr	r3, [r7, #12]
 8002110:	681b      	ldr	r3, [r3, #0]
 8002112:	695a      	ldr	r2, [r3, #20]
 8002114:	68fb      	ldr	r3, [r7, #12]
 8002116:	681b      	ldr	r3, [r3, #0]
 8002118:	f022 0201 	bic.w	r2, r2, #1
 800211c:	615a      	str	r2, [r3, #20]

        huart->gState  = HAL_UART_STATE_READY;
 800211e:	68fb      	ldr	r3, [r7, #12]
 8002120:	2220      	movs	r2, #32
 8002122:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39
        huart->RxState = HAL_UART_STATE_READY;
 8002126:	68fb      	ldr	r3, [r7, #12]
 8002128:	2220      	movs	r2, #32
 800212a:	f883 203a 	strb.w	r2, [r3, #58]	; 0x3a

        /* Process Unlocked */
        __HAL_UNLOCK(huart);
 800212e:	68fb      	ldr	r3, [r7, #12]
 8002130:	2200      	movs	r2, #0
 8002132:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38

        return HAL_TIMEOUT;
 8002136:	2303      	movs	r3, #3
 8002138:	e00f      	b.n	800215a <UART_WaitOnFlagUntilTimeout+0x8c>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 800213a:	68fb      	ldr	r3, [r7, #12]
 800213c:	681b      	ldr	r3, [r3, #0]
 800213e:	681a      	ldr	r2, [r3, #0]
 8002140:	68bb      	ldr	r3, [r7, #8]
 8002142:	4013      	ands	r3, r2
 8002144:	68ba      	ldr	r2, [r7, #8]
 8002146:	429a      	cmp	r2, r3
 8002148:	bf0c      	ite	eq
 800214a:	2301      	moveq	r3, #1
 800214c:	2300      	movne	r3, #0
 800214e:	b2db      	uxtb	r3, r3
 8002150:	461a      	mov	r2, r3
 8002152:	79fb      	ldrb	r3, [r7, #7]
 8002154:	429a      	cmp	r2, r3
 8002156:	d0c3      	beq.n	80020e0 <UART_WaitOnFlagUntilTimeout+0x12>
      }
    }
  }
  return HAL_OK;
 8002158:	2300      	movs	r3, #0
}
 800215a:	4618      	mov	r0, r3
 800215c:	3710      	adds	r7, #16
 800215e:	46bd      	mov	sp, r7
 8002160:	bd80      	pop	{r7, pc}

08002162 <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 8002162:	b480      	push	{r7}
 8002164:	b083      	sub	sp, #12
 8002166:	af00      	add	r7, sp, #0
 8002168:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 800216a:	687b      	ldr	r3, [r7, #4]
 800216c:	681b      	ldr	r3, [r3, #0]
 800216e:	68da      	ldr	r2, [r3, #12]
 8002170:	687b      	ldr	r3, [r7, #4]
 8002172:	681b      	ldr	r3, [r3, #0]
 8002174:	f422 7290 	bic.w	r2, r2, #288	; 0x120
 8002178:	60da      	str	r2, [r3, #12]
  CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800217a:	687b      	ldr	r3, [r7, #4]
 800217c:	681b      	ldr	r3, [r3, #0]
 800217e:	695a      	ldr	r2, [r3, #20]
 8002180:	687b      	ldr	r3, [r7, #4]
 8002182:	681b      	ldr	r3, [r3, #0]
 8002184:	f022 0201 	bic.w	r2, r2, #1
 8002188:	615a      	str	r2, [r3, #20]

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 800218a:	687b      	ldr	r3, [r7, #4]
 800218c:	2220      	movs	r2, #32
 800218e:	f883 203a 	strb.w	r2, [r3, #58]	; 0x3a
}
 8002192:	bf00      	nop
 8002194:	370c      	adds	r7, #12
 8002196:	46bd      	mov	sp, r7
 8002198:	bc80      	pop	{r7}
 800219a:	4770      	bx	lr

0800219c <UART_DMAAbortOnError>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMAAbortOnError(DMA_HandleTypeDef *hdma)
{
 800219c:	b580      	push	{r7, lr}
 800219e:	b084      	sub	sp, #16
 80021a0:	af00      	add	r7, sp, #0
 80021a2:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 80021a4:	687b      	ldr	r3, [r7, #4]
 80021a6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80021a8:	60fb      	str	r3, [r7, #12]
  huart->RxXferCount = 0x00U;
 80021aa:	68fb      	ldr	r3, [r7, #12]
 80021ac:	2200      	movs	r2, #0
 80021ae:	85da      	strh	r2, [r3, #46]	; 0x2e
  huart->TxXferCount = 0x00U;
 80021b0:	68fb      	ldr	r3, [r7, #12]
 80021b2:	2200      	movs	r2, #0
 80021b4:	84da      	strh	r2, [r3, #38]	; 0x26
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 80021b6:	68f8      	ldr	r0, [r7, #12]
 80021b8:	f7ff ff80 	bl	80020bc <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 80021bc:	bf00      	nop
 80021be:	3710      	adds	r7, #16
 80021c0:	46bd      	mov	sp, r7
 80021c2:	bd80      	pop	{r7, pc}

080021c4 <UART_Transmit_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_Transmit_IT(UART_HandleTypeDef *huart)
{
 80021c4:	b480      	push	{r7}
 80021c6:	b085      	sub	sp, #20
 80021c8:	af00      	add	r7, sp, #0
 80021ca:	6078      	str	r0, [r7, #4]
  uint16_t *tmp;

  /* Check that a Tx process is ongoing */
  if (huart->gState == HAL_UART_STATE_BUSY_TX)
 80021cc:	687b      	ldr	r3, [r7, #4]
 80021ce:	f893 3039 	ldrb.w	r3, [r3, #57]	; 0x39
 80021d2:	b2db      	uxtb	r3, r3
 80021d4:	2b21      	cmp	r3, #33	; 0x21
 80021d6:	d13e      	bne.n	8002256 <UART_Transmit_IT+0x92>
  {
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 80021d8:	687b      	ldr	r3, [r7, #4]
 80021da:	689b      	ldr	r3, [r3, #8]
 80021dc:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 80021e0:	d114      	bne.n	800220c <UART_Transmit_IT+0x48>
 80021e2:	687b      	ldr	r3, [r7, #4]
 80021e4:	691b      	ldr	r3, [r3, #16]
 80021e6:	2b00      	cmp	r3, #0
 80021e8:	d110      	bne.n	800220c <UART_Transmit_IT+0x48>
    {
      tmp = (uint16_t *) huart->pTxBuffPtr;
 80021ea:	687b      	ldr	r3, [r7, #4]
 80021ec:	6a1b      	ldr	r3, [r3, #32]
 80021ee:	60fb      	str	r3, [r7, #12]
      huart->Instance->DR = (uint16_t)(*tmp & (uint16_t)0x01FF);
 80021f0:	68fb      	ldr	r3, [r7, #12]
 80021f2:	881b      	ldrh	r3, [r3, #0]
 80021f4:	461a      	mov	r2, r3
 80021f6:	687b      	ldr	r3, [r7, #4]
 80021f8:	681b      	ldr	r3, [r3, #0]
 80021fa:	f3c2 0208 	ubfx	r2, r2, #0, #9
 80021fe:	605a      	str	r2, [r3, #4]
      huart->pTxBuffPtr += 2U;
 8002200:	687b      	ldr	r3, [r7, #4]
 8002202:	6a1b      	ldr	r3, [r3, #32]
 8002204:	1c9a      	adds	r2, r3, #2
 8002206:	687b      	ldr	r3, [r7, #4]
 8002208:	621a      	str	r2, [r3, #32]
 800220a:	e008      	b.n	800221e <UART_Transmit_IT+0x5a>
    }
    else
    {
      huart->Instance->DR = (uint8_t)(*huart->pTxBuffPtr++ & (uint8_t)0x00FF);
 800220c:	687b      	ldr	r3, [r7, #4]
 800220e:	6a1b      	ldr	r3, [r3, #32]
 8002210:	1c59      	adds	r1, r3, #1
 8002212:	687a      	ldr	r2, [r7, #4]
 8002214:	6211      	str	r1, [r2, #32]
 8002216:	781a      	ldrb	r2, [r3, #0]
 8002218:	687b      	ldr	r3, [r7, #4]
 800221a:	681b      	ldr	r3, [r3, #0]
 800221c:	605a      	str	r2, [r3, #4]
    }

    if (--huart->TxXferCount == 0U)
 800221e:	687b      	ldr	r3, [r7, #4]
 8002220:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 8002222:	b29b      	uxth	r3, r3
 8002224:	3b01      	subs	r3, #1
 8002226:	b29b      	uxth	r3, r3
 8002228:	687a      	ldr	r2, [r7, #4]
 800222a:	4619      	mov	r1, r3
 800222c:	84d1      	strh	r1, [r2, #38]	; 0x26
 800222e:	2b00      	cmp	r3, #0
 8002230:	d10f      	bne.n	8002252 <UART_Transmit_IT+0x8e>
    {
      /* Disable the UART Transmit Complete Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_TXE);
 8002232:	687b      	ldr	r3, [r7, #4]
 8002234:	681b      	ldr	r3, [r3, #0]
 8002236:	68da      	ldr	r2, [r3, #12]
 8002238:	687b      	ldr	r3, [r7, #4]
 800223a:	681b      	ldr	r3, [r3, #0]
 800223c:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 8002240:	60da      	str	r2, [r3, #12]

      /* Enable the UART Transmit Complete Interrupt */
      __HAL_UART_ENABLE_IT(huart, UART_IT_TC);
 8002242:	687b      	ldr	r3, [r7, #4]
 8002244:	681b      	ldr	r3, [r3, #0]
 8002246:	68da      	ldr	r2, [r3, #12]
 8002248:	687b      	ldr	r3, [r7, #4]
 800224a:	681b      	ldr	r3, [r3, #0]
 800224c:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 8002250:	60da      	str	r2, [r3, #12]
    }
    return HAL_OK;
 8002252:	2300      	movs	r3, #0
 8002254:	e000      	b.n	8002258 <UART_Transmit_IT+0x94>
  }
  else
  {
    return HAL_BUSY;
 8002256:	2302      	movs	r3, #2
  }
}
 8002258:	4618      	mov	r0, r3
 800225a:	3714      	adds	r7, #20
 800225c:	46bd      	mov	sp, r7
 800225e:	bc80      	pop	{r7}
 8002260:	4770      	bx	lr

08002262 <UART_EndTransmit_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_EndTransmit_IT(UART_HandleTypeDef *huart)
{
 8002262:	b580      	push	{r7, lr}
 8002264:	b082      	sub	sp, #8
 8002266:	af00      	add	r7, sp, #0
 8002268:	6078      	str	r0, [r7, #4]
  /* Disable the UART Transmit Complete Interrupt */
  __HAL_UART_DISABLE_IT(huart, UART_IT_TC);
 800226a:	687b      	ldr	r3, [r7, #4]
 800226c:	681b      	ldr	r3, [r3, #0]
 800226e:	68da      	ldr	r2, [r3, #12]
 8002270:	687b      	ldr	r3, [r7, #4]
 8002272:	681b      	ldr	r3, [r3, #0]
 8002274:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8002278:	60da      	str	r2, [r3, #12]

  /* Tx process is ended, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 800227a:	687b      	ldr	r3, [r7, #4]
 800227c:	2220      	movs	r2, #32
 800227e:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Tx complete callback*/
  huart->TxCpltCallback(huart);
#else
  /*Call legacy weak Tx complete callback*/
  HAL_UART_TxCpltCallback(huart);
 8002282:	6878      	ldr	r0, [r7, #4]
 8002284:	f7ff ff08 	bl	8002098 <HAL_UART_TxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */

  return HAL_OK;
 8002288:	2300      	movs	r3, #0
}
 800228a:	4618      	mov	r0, r3
 800228c:	3708      	adds	r7, #8
 800228e:	46bd      	mov	sp, r7
 8002290:	bd80      	pop	{r7, pc}

08002292 <UART_Receive_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_Receive_IT(UART_HandleTypeDef *huart)
{
 8002292:	b580      	push	{r7, lr}
 8002294:	b084      	sub	sp, #16
 8002296:	af00      	add	r7, sp, #0
 8002298:	6078      	str	r0, [r7, #4]
  uint8_t  *pdata8bits;
  uint16_t *pdata16bits;

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 800229a:	687b      	ldr	r3, [r7, #4]
 800229c:	f893 303a 	ldrb.w	r3, [r3, #58]	; 0x3a
 80022a0:	b2db      	uxtb	r3, r3
 80022a2:	2b22      	cmp	r3, #34	; 0x22
 80022a4:	d170      	bne.n	8002388 <UART_Receive_IT+0xf6>
  {
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 80022a6:	687b      	ldr	r3, [r7, #4]
 80022a8:	689b      	ldr	r3, [r3, #8]
 80022aa:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 80022ae:	d117      	bne.n	80022e0 <UART_Receive_IT+0x4e>
 80022b0:	687b      	ldr	r3, [r7, #4]
 80022b2:	691b      	ldr	r3, [r3, #16]
 80022b4:	2b00      	cmp	r3, #0
 80022b6:	d113      	bne.n	80022e0 <UART_Receive_IT+0x4e>
    {
      pdata8bits  = NULL;
 80022b8:	2300      	movs	r3, #0
 80022ba:	60fb      	str	r3, [r7, #12]
      pdata16bits = (uint16_t *) huart->pRxBuffPtr;
 80022bc:	687b      	ldr	r3, [r7, #4]
 80022be:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80022c0:	60bb      	str	r3, [r7, #8]
      *pdata16bits = (uint16_t)(huart->Instance->DR & (uint16_t)0x01FF);
 80022c2:	687b      	ldr	r3, [r7, #4]
 80022c4:	681b      	ldr	r3, [r3, #0]
 80022c6:	685b      	ldr	r3, [r3, #4]
 80022c8:	b29b      	uxth	r3, r3
 80022ca:	f3c3 0308 	ubfx	r3, r3, #0, #9
 80022ce:	b29a      	uxth	r2, r3
 80022d0:	68bb      	ldr	r3, [r7, #8]
 80022d2:	801a      	strh	r2, [r3, #0]
      huart->pRxBuffPtr += 2U;
 80022d4:	687b      	ldr	r3, [r7, #4]
 80022d6:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80022d8:	1c9a      	adds	r2, r3, #2
 80022da:	687b      	ldr	r3, [r7, #4]
 80022dc:	629a      	str	r2, [r3, #40]	; 0x28
 80022de:	e026      	b.n	800232e <UART_Receive_IT+0x9c>
    }
    else
    {
      pdata8bits = (uint8_t *) huart->pRxBuffPtr;
 80022e0:	687b      	ldr	r3, [r7, #4]
 80022e2:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80022e4:	60fb      	str	r3, [r7, #12]
      pdata16bits  = NULL;
 80022e6:	2300      	movs	r3, #0
 80022e8:	60bb      	str	r3, [r7, #8]

      if ((huart->Init.WordLength == UART_WORDLENGTH_9B) || ((huart->Init.WordLength == UART_WORDLENGTH_8B) && (huart->Init.Parity == UART_PARITY_NONE)))
 80022ea:	687b      	ldr	r3, [r7, #4]
 80022ec:	689b      	ldr	r3, [r3, #8]
 80022ee:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 80022f2:	d007      	beq.n	8002304 <UART_Receive_IT+0x72>
 80022f4:	687b      	ldr	r3, [r7, #4]
 80022f6:	689b      	ldr	r3, [r3, #8]
 80022f8:	2b00      	cmp	r3, #0
 80022fa:	d10a      	bne.n	8002312 <UART_Receive_IT+0x80>
 80022fc:	687b      	ldr	r3, [r7, #4]
 80022fe:	691b      	ldr	r3, [r3, #16]
 8002300:	2b00      	cmp	r3, #0
 8002302:	d106      	bne.n	8002312 <UART_Receive_IT+0x80>
      {
        *pdata8bits = (uint8_t)(huart->Instance->DR & (uint8_t)0x00FF);
 8002304:	687b      	ldr	r3, [r7, #4]
 8002306:	681b      	ldr	r3, [r3, #0]
 8002308:	685b      	ldr	r3, [r3, #4]
 800230a:	b2da      	uxtb	r2, r3
 800230c:	68fb      	ldr	r3, [r7, #12]
 800230e:	701a      	strb	r2, [r3, #0]
 8002310:	e008      	b.n	8002324 <UART_Receive_IT+0x92>
      }
      else
      {
        *pdata8bits = (uint8_t)(huart->Instance->DR & (uint8_t)0x007F);
 8002312:	687b      	ldr	r3, [r7, #4]
 8002314:	681b      	ldr	r3, [r3, #0]
 8002316:	685b      	ldr	r3, [r3, #4]
 8002318:	b2db      	uxtb	r3, r3
 800231a:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 800231e:	b2da      	uxtb	r2, r3
 8002320:	68fb      	ldr	r3, [r7, #12]
 8002322:	701a      	strb	r2, [r3, #0]
      }
      huart->pRxBuffPtr += 1U;
 8002324:	687b      	ldr	r3, [r7, #4]
 8002326:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002328:	1c5a      	adds	r2, r3, #1
 800232a:	687b      	ldr	r3, [r7, #4]
 800232c:	629a      	str	r2, [r3, #40]	; 0x28
    }

    if (--huart->RxXferCount == 0U)
 800232e:	687b      	ldr	r3, [r7, #4]
 8002330:	8ddb      	ldrh	r3, [r3, #46]	; 0x2e
 8002332:	b29b      	uxth	r3, r3
 8002334:	3b01      	subs	r3, #1
 8002336:	b29b      	uxth	r3, r3
 8002338:	687a      	ldr	r2, [r7, #4]
 800233a:	4619      	mov	r1, r3
 800233c:	85d1      	strh	r1, [r2, #46]	; 0x2e
 800233e:	2b00      	cmp	r3, #0
 8002340:	d120      	bne.n	8002384 <UART_Receive_IT+0xf2>
    {
      /* Disable the UART Data Register not empty Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_RXNE);
 8002342:	687b      	ldr	r3, [r7, #4]
 8002344:	681b      	ldr	r3, [r3, #0]
 8002346:	68da      	ldr	r2, [r3, #12]
 8002348:	687b      	ldr	r3, [r7, #4]
 800234a:	681b      	ldr	r3, [r3, #0]
 800234c:	f022 0220 	bic.w	r2, r2, #32
 8002350:	60da      	str	r2, [r3, #12]

      /* Disable the UART Parity Error Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_PE);
 8002352:	687b      	ldr	r3, [r7, #4]
 8002354:	681b      	ldr	r3, [r3, #0]
 8002356:	68da      	ldr	r2, [r3, #12]
 8002358:	687b      	ldr	r3, [r7, #4]
 800235a:	681b      	ldr	r3, [r3, #0]
 800235c:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 8002360:	60da      	str	r2, [r3, #12]

      /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
      __HAL_UART_DISABLE_IT(huart, UART_IT_ERR);
 8002362:	687b      	ldr	r3, [r7, #4]
 8002364:	681b      	ldr	r3, [r3, #0]
 8002366:	695a      	ldr	r2, [r3, #20]
 8002368:	687b      	ldr	r3, [r7, #4]
 800236a:	681b      	ldr	r3, [r3, #0]
 800236c:	f022 0201 	bic.w	r2, r2, #1
 8002370:	615a      	str	r2, [r3, #20]

      /* Rx process is completed, restore huart->RxState to Ready */
      huart->RxState = HAL_UART_STATE_READY;
 8002372:	687b      	ldr	r3, [r7, #4]
 8002374:	2220      	movs	r2, #32
 8002376:	f883 203a 	strb.w	r2, [r3, #58]	; 0x3a
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
      /*Call registered Rx complete callback*/
      huart->RxCpltCallback(huart);
#else
      /*Call legacy weak Rx complete callback*/
      HAL_UART_RxCpltCallback(huart);
 800237a:	6878      	ldr	r0, [r7, #4]
 800237c:	f7ff fe95 	bl	80020aa <HAL_UART_RxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */

      return HAL_OK;
 8002380:	2300      	movs	r3, #0
 8002382:	e002      	b.n	800238a <UART_Receive_IT+0xf8>
    }
    return HAL_OK;
 8002384:	2300      	movs	r3, #0
 8002386:	e000      	b.n	800238a <UART_Receive_IT+0xf8>
  }
  else
  {
    return HAL_BUSY;
 8002388:	2302      	movs	r3, #2
  }
}
 800238a:	4618      	mov	r0, r3
 800238c:	3710      	adds	r7, #16
 800238e:	46bd      	mov	sp, r7
 8002390:	bd80      	pop	{r7, pc}
	...

08002394 <UART_SetConfig>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_SetConfig(UART_HandleTypeDef *huart)
{
 8002394:	b580      	push	{r7, lr}
 8002396:	b084      	sub	sp, #16
 8002398:	af00      	add	r7, sp, #0
 800239a:	6078      	str	r0, [r7, #4]
  assert_param(IS_UART_MODE(huart->Init.Mode));

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits
     according to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 800239c:	687b      	ldr	r3, [r7, #4]
 800239e:	681b      	ldr	r3, [r3, #0]
 80023a0:	691b      	ldr	r3, [r3, #16]
 80023a2:	f423 5140 	bic.w	r1, r3, #12288	; 0x3000
 80023a6:	687b      	ldr	r3, [r7, #4]
 80023a8:	68da      	ldr	r2, [r3, #12]
 80023aa:	687b      	ldr	r3, [r7, #4]
 80023ac:	681b      	ldr	r3, [r3, #0]
 80023ae:	430a      	orrs	r2, r1
 80023b0:	611a      	str	r2, [r3, #16]
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
  MODIFY_REG(huart->Instance->CR1,
             (uint32_t)(USART_CR1_M | USART_CR1_PCE | USART_CR1_PS | USART_CR1_TE | USART_CR1_RE | USART_CR1_OVER8),
             tmpreg);
#else
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode;
 80023b2:	687b      	ldr	r3, [r7, #4]
 80023b4:	689a      	ldr	r2, [r3, #8]
 80023b6:	687b      	ldr	r3, [r7, #4]
 80023b8:	691b      	ldr	r3, [r3, #16]
 80023ba:	431a      	orrs	r2, r3
 80023bc:	687b      	ldr	r3, [r7, #4]
 80023be:	695b      	ldr	r3, [r3, #20]
 80023c0:	4313      	orrs	r3, r2
 80023c2:	60bb      	str	r3, [r7, #8]
  MODIFY_REG(huart->Instance->CR1,
 80023c4:	687b      	ldr	r3, [r7, #4]
 80023c6:	681b      	ldr	r3, [r3, #0]
 80023c8:	68db      	ldr	r3, [r3, #12]
 80023ca:	f423 53b0 	bic.w	r3, r3, #5632	; 0x1600
 80023ce:	f023 030c 	bic.w	r3, r3, #12
 80023d2:	687a      	ldr	r2, [r7, #4]
 80023d4:	6812      	ldr	r2, [r2, #0]
 80023d6:	68b9      	ldr	r1, [r7, #8]
 80023d8:	430b      	orrs	r3, r1
 80023da:	60d3      	str	r3, [r2, #12]
             tmpreg);
#endif /* USART_CR1_OVER8 */

  /*-------------------------- USART CR3 Configuration -----------------------*/
  /* Configure the UART HFC: Set CTSE and RTSE bits according to huart->Init.HwFlowCtl value */
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE), huart->Init.HwFlowCtl);
 80023dc:	687b      	ldr	r3, [r7, #4]
 80023de:	681b      	ldr	r3, [r3, #0]
 80023e0:	695b      	ldr	r3, [r3, #20]
 80023e2:	f423 7140 	bic.w	r1, r3, #768	; 0x300
 80023e6:	687b      	ldr	r3, [r7, #4]
 80023e8:	699a      	ldr	r2, [r3, #24]
 80023ea:	687b      	ldr	r3, [r7, #4]
 80023ec:	681b      	ldr	r3, [r3, #0]
 80023ee:	430a      	orrs	r2, r1
 80023f0:	615a      	str	r2, [r3, #20]


  if(huart->Instance == USART1)
 80023f2:	687b      	ldr	r3, [r7, #4]
 80023f4:	681b      	ldr	r3, [r3, #0]
 80023f6:	4a2c      	ldr	r2, [pc, #176]	; (80024a8 <UART_SetConfig+0x114>)
 80023f8:	4293      	cmp	r3, r2
 80023fa:	d103      	bne.n	8002404 <UART_SetConfig+0x70>
  {
    pclk = HAL_RCC_GetPCLK2Freq();
 80023fc:	f7ff f99a 	bl	8001734 <HAL_RCC_GetPCLK2Freq>
 8002400:	60f8      	str	r0, [r7, #12]
 8002402:	e002      	b.n	800240a <UART_SetConfig+0x76>
  }
  else
  {
    pclk = HAL_RCC_GetPCLK1Freq();
 8002404:	f7ff f982 	bl	800170c <HAL_RCC_GetPCLK1Freq>
 8002408:	60f8      	str	r0, [r7, #12]
  else
  {
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
  }
#else
  huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
 800240a:	68fa      	ldr	r2, [r7, #12]
 800240c:	4613      	mov	r3, r2
 800240e:	009b      	lsls	r3, r3, #2
 8002410:	4413      	add	r3, r2
 8002412:	009a      	lsls	r2, r3, #2
 8002414:	441a      	add	r2, r3
 8002416:	687b      	ldr	r3, [r7, #4]
 8002418:	685b      	ldr	r3, [r3, #4]
 800241a:	009b      	lsls	r3, r3, #2
 800241c:	fbb2 f3f3 	udiv	r3, r2, r3
 8002420:	4a22      	ldr	r2, [pc, #136]	; (80024ac <UART_SetConfig+0x118>)
 8002422:	fba2 2303 	umull	r2, r3, r2, r3
 8002426:	095b      	lsrs	r3, r3, #5
 8002428:	0119      	lsls	r1, r3, #4
 800242a:	68fa      	ldr	r2, [r7, #12]
 800242c:	4613      	mov	r3, r2
 800242e:	009b      	lsls	r3, r3, #2
 8002430:	4413      	add	r3, r2
 8002432:	009a      	lsls	r2, r3, #2
 8002434:	441a      	add	r2, r3
 8002436:	687b      	ldr	r3, [r7, #4]
 8002438:	685b      	ldr	r3, [r3, #4]
 800243a:	009b      	lsls	r3, r3, #2
 800243c:	fbb2 f2f3 	udiv	r2, r2, r3
 8002440:	4b1a      	ldr	r3, [pc, #104]	; (80024ac <UART_SetConfig+0x118>)
 8002442:	fba3 0302 	umull	r0, r3, r3, r2
 8002446:	095b      	lsrs	r3, r3, #5
 8002448:	2064      	movs	r0, #100	; 0x64
 800244a:	fb00 f303 	mul.w	r3, r0, r3
 800244e:	1ad3      	subs	r3, r2, r3
 8002450:	011b      	lsls	r3, r3, #4
 8002452:	3332      	adds	r3, #50	; 0x32
 8002454:	4a15      	ldr	r2, [pc, #84]	; (80024ac <UART_SetConfig+0x118>)
 8002456:	fba2 2303 	umull	r2, r3, r2, r3
 800245a:	095b      	lsrs	r3, r3, #5
 800245c:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 8002460:	4419      	add	r1, r3
 8002462:	68fa      	ldr	r2, [r7, #12]
 8002464:	4613      	mov	r3, r2
 8002466:	009b      	lsls	r3, r3, #2
 8002468:	4413      	add	r3, r2
 800246a:	009a      	lsls	r2, r3, #2
 800246c:	441a      	add	r2, r3
 800246e:	687b      	ldr	r3, [r7, #4]
 8002470:	685b      	ldr	r3, [r3, #4]
 8002472:	009b      	lsls	r3, r3, #2
 8002474:	fbb2 f2f3 	udiv	r2, r2, r3
 8002478:	4b0c      	ldr	r3, [pc, #48]	; (80024ac <UART_SetConfig+0x118>)
 800247a:	fba3 0302 	umull	r0, r3, r3, r2
 800247e:	095b      	lsrs	r3, r3, #5
 8002480:	2064      	movs	r0, #100	; 0x64
 8002482:	fb00 f303 	mul.w	r3, r0, r3
 8002486:	1ad3      	subs	r3, r2, r3
 8002488:	011b      	lsls	r3, r3, #4
 800248a:	3332      	adds	r3, #50	; 0x32
 800248c:	4a07      	ldr	r2, [pc, #28]	; (80024ac <UART_SetConfig+0x118>)
 800248e:	fba2 2303 	umull	r2, r3, r2, r3
 8002492:	095b      	lsrs	r3, r3, #5
 8002494:	f003 020f 	and.w	r2, r3, #15
 8002498:	687b      	ldr	r3, [r7, #4]
 800249a:	681b      	ldr	r3, [r3, #0]
 800249c:	440a      	add	r2, r1
 800249e:	609a      	str	r2, [r3, #8]
#endif /* USART_CR1_OVER8 */
}
 80024a0:	bf00      	nop
 80024a2:	3710      	adds	r7, #16
 80024a4:	46bd      	mov	sp, r7
 80024a6:	bd80      	pop	{r7, pc}
 80024a8:	40013800 	.word	0x40013800
 80024ac:	51eb851f 	.word	0x51eb851f

080024b0 <makeFreeRtosPriority>:

extern void xPortSysTickHandler(void);

/* Convert from CMSIS type osPriority to FreeRTOS priority number */
static unsigned portBASE_TYPE makeFreeRtosPriority (osPriority priority)
{
 80024b0:	b480      	push	{r7}
 80024b2:	b085      	sub	sp, #20
 80024b4:	af00      	add	r7, sp, #0
 80024b6:	4603      	mov	r3, r0
 80024b8:	80fb      	strh	r3, [r7, #6]
  unsigned portBASE_TYPE fpriority = tskIDLE_PRIORITY;
 80024ba:	2300      	movs	r3, #0
 80024bc:	60fb      	str	r3, [r7, #12]
  
  if (priority != osPriorityError) {
 80024be:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 80024c2:	2b84      	cmp	r3, #132	; 0x84
 80024c4:	d005      	beq.n	80024d2 <makeFreeRtosPriority+0x22>
    fpriority += (priority - osPriorityIdle);
 80024c6:	f9b7 2006 	ldrsh.w	r2, [r7, #6]
 80024ca:	68fb      	ldr	r3, [r7, #12]
 80024cc:	4413      	add	r3, r2
 80024ce:	3303      	adds	r3, #3
 80024d0:	60fb      	str	r3, [r7, #12]
  }
  
  return fpriority;
 80024d2:	68fb      	ldr	r3, [r7, #12]
}
 80024d4:	4618      	mov	r0, r3
 80024d6:	3714      	adds	r7, #20
 80024d8:	46bd      	mov	sp, r7
 80024da:	bc80      	pop	{r7}
 80024dc:	4770      	bx	lr

080024de <inHandlerMode>:
#endif


/* Determine whether we are in thread mode or handler mode. */
static int inHandlerMode (void)
{
 80024de:	b480      	push	{r7}
 80024e0:	b083      	sub	sp, #12
 80024e2:	af00      	add	r7, sp, #0
 */
__STATIC_FORCEINLINE uint32_t __get_IPSR(void)
{
  uint32_t result;

  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 80024e4:	f3ef 8305 	mrs	r3, IPSR
 80024e8:	607b      	str	r3, [r7, #4]
  return(result);
 80024ea:	687b      	ldr	r3, [r7, #4]
  return __get_IPSR() != 0;
 80024ec:	2b00      	cmp	r3, #0
 80024ee:	bf14      	ite	ne
 80024f0:	2301      	movne	r3, #1
 80024f2:	2300      	moveq	r3, #0
 80024f4:	b2db      	uxtb	r3, r3
}
 80024f6:	4618      	mov	r0, r3
 80024f8:	370c      	adds	r7, #12
 80024fa:	46bd      	mov	sp, r7
 80024fc:	bc80      	pop	{r7}
 80024fe:	4770      	bx	lr

08002500 <osKernelStart>:
* @param  argument      pointer that is passed to the thread function as start argument.
* @retval status code that indicates the execution status of the function
* @note   MUST REMAIN UNCHANGED: \b osKernelStart shall be consistent in every CMSIS-RTOS.
*/
osStatus osKernelStart (void)
{
 8002500:	b580      	push	{r7, lr}
 8002502:	af00      	add	r7, sp, #0
  vTaskStartScheduler();
 8002504:	f001 f9a2 	bl	800384c <vTaskStartScheduler>
  
  return osOK;
 8002508:	2300      	movs	r3, #0
}
 800250a:	4618      	mov	r0, r3
 800250c:	bd80      	pop	{r7, pc}

0800250e <osThreadCreate>:
* @param  argument      pointer that is passed to the thread function as start argument.
* @retval thread ID for reference by other functions or NULL in case of error.
* @note   MUST REMAIN UNCHANGED: \b osThreadCreate shall be consistent in every CMSIS-RTOS.
*/
osThreadId osThreadCreate (const osThreadDef_t *thread_def, void *argument)
{
 800250e:	b5f0      	push	{r4, r5, r6, r7, lr}
 8002510:	b089      	sub	sp, #36	; 0x24
 8002512:	af04      	add	r7, sp, #16
 8002514:	6078      	str	r0, [r7, #4]
 8002516:	6039      	str	r1, [r7, #0]
  TaskHandle_t handle;
  
#if( configSUPPORT_STATIC_ALLOCATION == 1 ) &&  ( configSUPPORT_DYNAMIC_ALLOCATION == 1 )
  if((thread_def->buffer != NULL) && (thread_def->controlblock != NULL)) {
 8002518:	687b      	ldr	r3, [r7, #4]
 800251a:	695b      	ldr	r3, [r3, #20]
 800251c:	2b00      	cmp	r3, #0
 800251e:	d020      	beq.n	8002562 <osThreadCreate+0x54>
 8002520:	687b      	ldr	r3, [r7, #4]
 8002522:	699b      	ldr	r3, [r3, #24]
 8002524:	2b00      	cmp	r3, #0
 8002526:	d01c      	beq.n	8002562 <osThreadCreate+0x54>
    handle = xTaskCreateStatic((TaskFunction_t)thread_def->pthread,(const portCHAR *)thread_def->name,
 8002528:	687b      	ldr	r3, [r7, #4]
 800252a:	685c      	ldr	r4, [r3, #4]
 800252c:	687b      	ldr	r3, [r7, #4]
 800252e:	681d      	ldr	r5, [r3, #0]
 8002530:	687b      	ldr	r3, [r7, #4]
 8002532:	691e      	ldr	r6, [r3, #16]
 8002534:	687b      	ldr	r3, [r7, #4]
 8002536:	f9b3 3008 	ldrsh.w	r3, [r3, #8]
 800253a:	4618      	mov	r0, r3
 800253c:	f7ff ffb8 	bl	80024b0 <makeFreeRtosPriority>
 8002540:	4601      	mov	r1, r0
              thread_def->stacksize, argument, makeFreeRtosPriority(thread_def->tpriority),
              thread_def->buffer, thread_def->controlblock);
 8002542:	687b      	ldr	r3, [r7, #4]
 8002544:	695b      	ldr	r3, [r3, #20]
 8002546:	687a      	ldr	r2, [r7, #4]
 8002548:	6992      	ldr	r2, [r2, #24]
    handle = xTaskCreateStatic((TaskFunction_t)thread_def->pthread,(const portCHAR *)thread_def->name,
 800254a:	9202      	str	r2, [sp, #8]
 800254c:	9301      	str	r3, [sp, #4]
 800254e:	9100      	str	r1, [sp, #0]
 8002550:	683b      	ldr	r3, [r7, #0]
 8002552:	4632      	mov	r2, r6
 8002554:	4629      	mov	r1, r5
 8002556:	4620      	mov	r0, r4
 8002558:	f000 ffbd 	bl	80034d6 <xTaskCreateStatic>
 800255c:	4603      	mov	r3, r0
 800255e:	60fb      	str	r3, [r7, #12]
 8002560:	e01c      	b.n	800259c <osThreadCreate+0x8e>
  }
  else {
    if (xTaskCreate((TaskFunction_t)thread_def->pthread,(const portCHAR *)thread_def->name,
 8002562:	687b      	ldr	r3, [r7, #4]
 8002564:	685c      	ldr	r4, [r3, #4]
 8002566:	687b      	ldr	r3, [r7, #4]
 8002568:	681d      	ldr	r5, [r3, #0]
              thread_def->stacksize, argument, makeFreeRtosPriority(thread_def->tpriority),
 800256a:	687b      	ldr	r3, [r7, #4]
 800256c:	691b      	ldr	r3, [r3, #16]
    if (xTaskCreate((TaskFunction_t)thread_def->pthread,(const portCHAR *)thread_def->name,
 800256e:	b29e      	uxth	r6, r3
 8002570:	687b      	ldr	r3, [r7, #4]
 8002572:	f9b3 3008 	ldrsh.w	r3, [r3, #8]
 8002576:	4618      	mov	r0, r3
 8002578:	f7ff ff9a 	bl	80024b0 <makeFreeRtosPriority>
 800257c:	4602      	mov	r2, r0
 800257e:	f107 030c 	add.w	r3, r7, #12
 8002582:	9301      	str	r3, [sp, #4]
 8002584:	9200      	str	r2, [sp, #0]
 8002586:	683b      	ldr	r3, [r7, #0]
 8002588:	4632      	mov	r2, r6
 800258a:	4629      	mov	r1, r5
 800258c:	4620      	mov	r0, r4
 800258e:	f000 fffb 	bl	8003588 <xTaskCreate>
 8002592:	4603      	mov	r3, r0
 8002594:	2b01      	cmp	r3, #1
 8002596:	d001      	beq.n	800259c <osThreadCreate+0x8e>
              &handle) != pdPASS)  {
      return NULL;
 8002598:	2300      	movs	r3, #0
 800259a:	e000      	b.n	800259e <osThreadCreate+0x90>
                   &handle) != pdPASS)  {
    return NULL;
  }     
#endif
  
  return handle;
 800259c:	68fb      	ldr	r3, [r7, #12]
}
 800259e:	4618      	mov	r0, r3
 80025a0:	3714      	adds	r7, #20
 80025a2:	46bd      	mov	sp, r7
 80025a4:	bdf0      	pop	{r4, r5, r6, r7, pc}

080025a6 <osDelay>:
* @brief   Wait for Timeout (Time Delay)
* @param   millisec      time delay value
* @retval  status code that indicates the execution status of the function.
*/
osStatus osDelay (uint32_t millisec)
{
 80025a6:	b580      	push	{r7, lr}
 80025a8:	b084      	sub	sp, #16
 80025aa:	af00      	add	r7, sp, #0
 80025ac:	6078      	str	r0, [r7, #4]
#if INCLUDE_vTaskDelay
  TickType_t ticks = millisec / portTICK_PERIOD_MS;
 80025ae:	687b      	ldr	r3, [r7, #4]
 80025b0:	60fb      	str	r3, [r7, #12]
  
  vTaskDelay(ticks ? ticks : 1);          /* Minimum delay = 1 tick */
 80025b2:	68fb      	ldr	r3, [r7, #12]
 80025b4:	2b00      	cmp	r3, #0
 80025b6:	d001      	beq.n	80025bc <osDelay+0x16>
 80025b8:	68fb      	ldr	r3, [r7, #12]
 80025ba:	e000      	b.n	80025be <osDelay+0x18>
 80025bc:	2301      	movs	r3, #1
 80025be:	4618      	mov	r0, r3
 80025c0:	f001 f910 	bl	80037e4 <vTaskDelay>
  
  return osOK;
 80025c4:	2300      	movs	r3, #0
#else
  (void) millisec;
  
  return osErrorResource;
#endif
}
 80025c6:	4618      	mov	r0, r3
 80025c8:	3710      	adds	r7, #16
 80025ca:	46bd      	mov	sp, r7
 80025cc:	bd80      	pop	{r7, pc}

080025ce <osPoolAlloc>:
* @param pool_id       memory pool ID obtain referenced with \ref osPoolCreate.
* @retval  address of the allocated memory block or NULL in case of no memory available.
* @note   MUST REMAIN UNCHANGED: \b osPoolAlloc shall be consistent in every CMSIS-RTOS.
*/
void *osPoolAlloc (osPoolId pool_id)
{
 80025ce:	b580      	push	{r7, lr}
 80025d0:	b08a      	sub	sp, #40	; 0x28
 80025d2:	af00      	add	r7, sp, #0
 80025d4:	6078      	str	r0, [r7, #4]
  int dummy = 0;
 80025d6:	2300      	movs	r3, #0
 80025d8:	627b      	str	r3, [r7, #36]	; 0x24
  void *p = NULL;
 80025da:	2300      	movs	r3, #0
 80025dc:	623b      	str	r3, [r7, #32]
  uint32_t i;
  uint32_t index;
  
  if (inHandlerMode()) {
 80025de:	f7ff ff7e 	bl	80024de <inHandlerMode>
 80025e2:	4603      	mov	r3, r0
 80025e4:	2b00      	cmp	r3, #0
 80025e6:	d00e      	beq.n	8002606 <osPoolAlloc+0x38>

portFORCE_INLINE static uint32_t ulPortRaiseBASEPRI( void )
{
uint32_t ulOriginalBASEPRI, ulNewBASEPRI;

	__asm volatile
 80025e8:	f3ef 8211 	mrs	r2, BASEPRI
 80025ec:	f04f 0350 	mov.w	r3, #80	; 0x50
 80025f0:	f383 8811 	msr	BASEPRI, r3
 80025f4:	f3bf 8f6f 	isb	sy
 80025f8:	f3bf 8f4f 	dsb	sy
 80025fc:	617a      	str	r2, [r7, #20]
 80025fe:	613b      	str	r3, [r7, #16]
		:"=r" (ulOriginalBASEPRI), "=r" (ulNewBASEPRI) : "i" ( configMAX_SYSCALL_INTERRUPT_PRIORITY ) : "memory"
	);

	/* This return will not be reached but is necessary to prevent compiler
	warnings. */
	return ulOriginalBASEPRI;
 8002600:	697b      	ldr	r3, [r7, #20]
    dummy = portSET_INTERRUPT_MASK_FROM_ISR();
 8002602:	627b      	str	r3, [r7, #36]	; 0x24
 8002604:	e001      	b.n	800260a <osPoolAlloc+0x3c>
  }
  else {
    vPortEnterCritical();
 8002606:	f001 ff0f 	bl	8004428 <vPortEnterCritical>
  }
  
  for (i = 0; i < pool_id->pool_sz; i++) {
 800260a:	2300      	movs	r3, #0
 800260c:	61fb      	str	r3, [r7, #28]
 800260e:	e029      	b.n	8002664 <osPoolAlloc+0x96>
    index = (pool_id->currentIndex + i) % pool_id->pool_sz;
 8002610:	687b      	ldr	r3, [r7, #4]
 8002612:	691a      	ldr	r2, [r3, #16]
 8002614:	69fb      	ldr	r3, [r7, #28]
 8002616:	4413      	add	r3, r2
 8002618:	687a      	ldr	r2, [r7, #4]
 800261a:	6892      	ldr	r2, [r2, #8]
 800261c:	fbb3 f1f2 	udiv	r1, r3, r2
 8002620:	fb02 f201 	mul.w	r2, r2, r1
 8002624:	1a9b      	subs	r3, r3, r2
 8002626:	61bb      	str	r3, [r7, #24]
    
    if (pool_id->markers[index] == 0) {
 8002628:	687b      	ldr	r3, [r7, #4]
 800262a:	685a      	ldr	r2, [r3, #4]
 800262c:	69bb      	ldr	r3, [r7, #24]
 800262e:	4413      	add	r3, r2
 8002630:	781b      	ldrb	r3, [r3, #0]
 8002632:	2b00      	cmp	r3, #0
 8002634:	d113      	bne.n	800265e <osPoolAlloc+0x90>
      pool_id->markers[index] = 1;
 8002636:	687b      	ldr	r3, [r7, #4]
 8002638:	685a      	ldr	r2, [r3, #4]
 800263a:	69bb      	ldr	r3, [r7, #24]
 800263c:	4413      	add	r3, r2
 800263e:	2201      	movs	r2, #1
 8002640:	701a      	strb	r2, [r3, #0]
      p = (void *)((uint32_t)(pool_id->pool) + (index * pool_id->item_sz));
 8002642:	687b      	ldr	r3, [r7, #4]
 8002644:	681b      	ldr	r3, [r3, #0]
 8002646:	4619      	mov	r1, r3
 8002648:	687b      	ldr	r3, [r7, #4]
 800264a:	68db      	ldr	r3, [r3, #12]
 800264c:	69ba      	ldr	r2, [r7, #24]
 800264e:	fb02 f303 	mul.w	r3, r2, r3
 8002652:	440b      	add	r3, r1
 8002654:	623b      	str	r3, [r7, #32]
      pool_id->currentIndex = index;
 8002656:	687b      	ldr	r3, [r7, #4]
 8002658:	69ba      	ldr	r2, [r7, #24]
 800265a:	611a      	str	r2, [r3, #16]
      break;
 800265c:	e007      	b.n	800266e <osPoolAlloc+0xa0>
  for (i = 0; i < pool_id->pool_sz; i++) {
 800265e:	69fb      	ldr	r3, [r7, #28]
 8002660:	3301      	adds	r3, #1
 8002662:	61fb      	str	r3, [r7, #28]
 8002664:	687b      	ldr	r3, [r7, #4]
 8002666:	689b      	ldr	r3, [r3, #8]
 8002668:	69fa      	ldr	r2, [r7, #28]
 800266a:	429a      	cmp	r2, r3
 800266c:	d3d0      	bcc.n	8002610 <osPoolAlloc+0x42>
    }
  }
  
  if (inHandlerMode()) {
 800266e:	f7ff ff36 	bl	80024de <inHandlerMode>
 8002672:	4603      	mov	r3, r0
 8002674:	2b00      	cmp	r3, #0
 8002676:	d005      	beq.n	8002684 <osPoolAlloc+0xb6>
    portCLEAR_INTERRUPT_MASK_FROM_ISR(dummy);
 8002678:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800267a:	60fb      	str	r3, [r7, #12]
}
/*-----------------------------------------------------------*/

portFORCE_INLINE static void vPortSetBASEPRI( uint32_t ulNewMaskValue )
{
	__asm volatile
 800267c:	68fb      	ldr	r3, [r7, #12]
 800267e:	f383 8811 	msr	BASEPRI, r3
 8002682:	e001      	b.n	8002688 <osPoolAlloc+0xba>
  }
  else {
    vPortExitCritical();
 8002684:	f001 fefe 	bl	8004484 <vPortExitCritical>
  }
  
  return p;
 8002688:	6a3b      	ldr	r3, [r7, #32]
}
 800268a:	4618      	mov	r0, r3
 800268c:	3728      	adds	r7, #40	; 0x28
 800268e:	46bd      	mov	sp, r7
 8002690:	bd80      	pop	{r7, pc}

08002692 <osPoolFree>:
* @param  block         address of the allocated memory block that is returned to the memory pool.
* @retval  status code that indicates the execution status of the function.
* @note   MUST REMAIN UNCHANGED: \b osPoolFree shall be consistent in every CMSIS-RTOS.
*/
osStatus osPoolFree (osPoolId pool_id, void *block)
{
 8002692:	b480      	push	{r7}
 8002694:	b085      	sub	sp, #20
 8002696:	af00      	add	r7, sp, #0
 8002698:	6078      	str	r0, [r7, #4]
 800269a:	6039      	str	r1, [r7, #0]
  uint32_t index;
  
  if (pool_id == NULL) {
 800269c:	687b      	ldr	r3, [r7, #4]
 800269e:	2b00      	cmp	r3, #0
 80026a0:	d101      	bne.n	80026a6 <osPoolFree+0x14>
    return osErrorParameter;
 80026a2:	2380      	movs	r3, #128	; 0x80
 80026a4:	e030      	b.n	8002708 <osPoolFree+0x76>
  }
  
  if (block == NULL) {
 80026a6:	683b      	ldr	r3, [r7, #0]
 80026a8:	2b00      	cmp	r3, #0
 80026aa:	d101      	bne.n	80026b0 <osPoolFree+0x1e>
    return osErrorParameter;
 80026ac:	2380      	movs	r3, #128	; 0x80
 80026ae:	e02b      	b.n	8002708 <osPoolFree+0x76>
  }
  
  if (block < pool_id->pool) {
 80026b0:	687b      	ldr	r3, [r7, #4]
 80026b2:	681b      	ldr	r3, [r3, #0]
 80026b4:	683a      	ldr	r2, [r7, #0]
 80026b6:	429a      	cmp	r2, r3
 80026b8:	d201      	bcs.n	80026be <osPoolFree+0x2c>
    return osErrorParameter;
 80026ba:	2380      	movs	r3, #128	; 0x80
 80026bc:	e024      	b.n	8002708 <osPoolFree+0x76>
  }
  
  index = (uint32_t)block - (uint32_t)(pool_id->pool);
 80026be:	683b      	ldr	r3, [r7, #0]
 80026c0:	687a      	ldr	r2, [r7, #4]
 80026c2:	6812      	ldr	r2, [r2, #0]
 80026c4:	1a9b      	subs	r3, r3, r2
 80026c6:	60fb      	str	r3, [r7, #12]
  if (index % pool_id->item_sz) {
 80026c8:	687b      	ldr	r3, [r7, #4]
 80026ca:	68da      	ldr	r2, [r3, #12]
 80026cc:	68fb      	ldr	r3, [r7, #12]
 80026ce:	fbb3 f1f2 	udiv	r1, r3, r2
 80026d2:	fb02 f201 	mul.w	r2, r2, r1
 80026d6:	1a9b      	subs	r3, r3, r2
 80026d8:	2b00      	cmp	r3, #0
 80026da:	d001      	beq.n	80026e0 <osPoolFree+0x4e>
    return osErrorParameter;
 80026dc:	2380      	movs	r3, #128	; 0x80
 80026de:	e013      	b.n	8002708 <osPoolFree+0x76>
  }
  index = index / pool_id->item_sz;
 80026e0:	687b      	ldr	r3, [r7, #4]
 80026e2:	68db      	ldr	r3, [r3, #12]
 80026e4:	68fa      	ldr	r2, [r7, #12]
 80026e6:	fbb2 f3f3 	udiv	r3, r2, r3
 80026ea:	60fb      	str	r3, [r7, #12]
  if (index >= pool_id->pool_sz) {
 80026ec:	687b      	ldr	r3, [r7, #4]
 80026ee:	689b      	ldr	r3, [r3, #8]
 80026f0:	68fa      	ldr	r2, [r7, #12]
 80026f2:	429a      	cmp	r2, r3
 80026f4:	d301      	bcc.n	80026fa <osPoolFree+0x68>
    return osErrorParameter;
 80026f6:	2380      	movs	r3, #128	; 0x80
 80026f8:	e006      	b.n	8002708 <osPoolFree+0x76>
  }
  
  pool_id->markers[index] = 0;
 80026fa:	687b      	ldr	r3, [r7, #4]
 80026fc:	685a      	ldr	r2, [r3, #4]
 80026fe:	68fb      	ldr	r3, [r7, #12]
 8002700:	4413      	add	r3, r2
 8002702:	2200      	movs	r2, #0
 8002704:	701a      	strb	r2, [r3, #0]
  
  return osOK;
 8002706:	2300      	movs	r3, #0
}
 8002708:	4618      	mov	r0, r3
 800270a:	3714      	adds	r7, #20
 800270c:	46bd      	mov	sp, r7
 800270e:	bc80      	pop	{r7}
 8002710:	4770      	bx	lr

08002712 <osMessageCreate>:
* @param  thread_id     thread ID (obtained by \ref osThreadCreate or \ref osThreadGetId) or NULL.
* @retval  message queue ID for reference by other functions or NULL in case of error.
* @note   MUST REMAIN UNCHANGED: \b osMessageCreate shall be consistent in every CMSIS-RTOS.
*/
osMessageQId osMessageCreate (const osMessageQDef_t *queue_def, osThreadId thread_id)
{
 8002712:	b590      	push	{r4, r7, lr}
 8002714:	b085      	sub	sp, #20
 8002716:	af02      	add	r7, sp, #8
 8002718:	6078      	str	r0, [r7, #4]
 800271a:	6039      	str	r1, [r7, #0]
  (void) thread_id;
  
#if( configSUPPORT_STATIC_ALLOCATION == 1 ) && ( configSUPPORT_DYNAMIC_ALLOCATION == 1 )

  if ((queue_def->buffer != NULL) && (queue_def->controlblock != NULL)) {
 800271c:	687b      	ldr	r3, [r7, #4]
 800271e:	689b      	ldr	r3, [r3, #8]
 8002720:	2b00      	cmp	r3, #0
 8002722:	d012      	beq.n	800274a <osMessageCreate+0x38>
 8002724:	687b      	ldr	r3, [r7, #4]
 8002726:	68db      	ldr	r3, [r3, #12]
 8002728:	2b00      	cmp	r3, #0
 800272a:	d00e      	beq.n	800274a <osMessageCreate+0x38>
    return xQueueCreateStatic(queue_def->queue_sz, queue_def->item_sz, queue_def->buffer, queue_def->controlblock);
 800272c:	687b      	ldr	r3, [r7, #4]
 800272e:	6818      	ldr	r0, [r3, #0]
 8002730:	687b      	ldr	r3, [r7, #4]
 8002732:	6859      	ldr	r1, [r3, #4]
 8002734:	687b      	ldr	r3, [r7, #4]
 8002736:	689a      	ldr	r2, [r3, #8]
 8002738:	687b      	ldr	r3, [r7, #4]
 800273a:	68dc      	ldr	r4, [r3, #12]
 800273c:	2300      	movs	r3, #0
 800273e:	9300      	str	r3, [sp, #0]
 8002740:	4623      	mov	r3, r4
 8002742:	f000 fa03 	bl	8002b4c <xQueueGenericCreateStatic>
 8002746:	4603      	mov	r3, r0
 8002748:	e008      	b.n	800275c <osMessageCreate+0x4a>
  }
  else {
    return xQueueCreate(queue_def->queue_sz, queue_def->item_sz);
 800274a:	687b      	ldr	r3, [r7, #4]
 800274c:	6818      	ldr	r0, [r3, #0]
 800274e:	687b      	ldr	r3, [r7, #4]
 8002750:	685b      	ldr	r3, [r3, #4]
 8002752:	2200      	movs	r2, #0
 8002754:	4619      	mov	r1, r3
 8002756:	f000 fa6b 	bl	8002c30 <xQueueGenericCreate>
 800275a:	4603      	mov	r3, r0
#elif ( configSUPPORT_STATIC_ALLOCATION == 1 )
  return xQueueCreateStatic(queue_def->queue_sz, queue_def->item_sz, queue_def->buffer, queue_def->controlblock);
#else  
  return xQueueCreate(queue_def->queue_sz, queue_def->item_sz);
#endif
}
 800275c:	4618      	mov	r0, r3
 800275e:	370c      	adds	r7, #12
 8002760:	46bd      	mov	sp, r7
 8002762:	bd90      	pop	{r4, r7, pc}

08002764 <osMailAlloc>:
* @param  millisec      timeout value or 0 in case of no time-out.
* @retval pointer to memory block that can be filled with mail or NULL in case error.
* @note   MUST REMAIN UNCHANGED: \b osMailAlloc shall be consistent in every CMSIS-RTOS.
*/
void *osMailAlloc (osMailQId queue_id, uint32_t millisec)
{
 8002764:	b580      	push	{r7, lr}
 8002766:	b084      	sub	sp, #16
 8002768:	af00      	add	r7, sp, #0
 800276a:	6078      	str	r0, [r7, #4]
 800276c:	6039      	str	r1, [r7, #0]
  (void) millisec;
  void *p;
  
  
  if (queue_id == NULL) {
 800276e:	687b      	ldr	r3, [r7, #4]
 8002770:	2b00      	cmp	r3, #0
 8002772:	d101      	bne.n	8002778 <osMailAlloc+0x14>
    return NULL;
 8002774:	2300      	movs	r3, #0
 8002776:	e006      	b.n	8002786 <osMailAlloc+0x22>
  }
  
  p = osPoolAlloc(queue_id->pool);
 8002778:	687b      	ldr	r3, [r7, #4]
 800277a:	689b      	ldr	r3, [r3, #8]
 800277c:	4618      	mov	r0, r3
 800277e:	f7ff ff26 	bl	80025ce <osPoolAlloc>
 8002782:	60f8      	str	r0, [r7, #12]
  
  return p;
 8002784:	68fb      	ldr	r3, [r7, #12]
}
 8002786:	4618      	mov	r0, r3
 8002788:	3710      	adds	r7, #16
 800278a:	46bd      	mov	sp, r7
 800278c:	bd80      	pop	{r7, pc}
	...

08002790 <osMailPut>:
* @param  mail          memory block previously allocated with \ref osMailAlloc or \ref osMailCAlloc.
* @retval status code that indicates the execution status of the function.
* @note   MUST REMAIN UNCHANGED: \b osMailPut shall be consistent in every CMSIS-RTOS.
*/
osStatus osMailPut (osMailQId queue_id, void *mail)
{
 8002790:	b580      	push	{r7, lr}
 8002792:	b084      	sub	sp, #16
 8002794:	af00      	add	r7, sp, #0
 8002796:	6078      	str	r0, [r7, #4]
 8002798:	6039      	str	r1, [r7, #0]
  portBASE_TYPE taskWoken;
  
  
  if (queue_id == NULL) {
 800279a:	687b      	ldr	r3, [r7, #4]
 800279c:	2b00      	cmp	r3, #0
 800279e:	d101      	bne.n	80027a4 <osMailPut+0x14>
    return osErrorParameter;
 80027a0:	2380      	movs	r3, #128	; 0x80
 80027a2:	e02c      	b.n	80027fe <osMailPut+0x6e>
  }
  
  taskWoken = pdFALSE;
 80027a4:	2300      	movs	r3, #0
 80027a6:	60fb      	str	r3, [r7, #12]
  
  if (inHandlerMode()) {
 80027a8:	f7ff fe99 	bl	80024de <inHandlerMode>
 80027ac:	4603      	mov	r3, r0
 80027ae:	2b00      	cmp	r3, #0
 80027b0:	d018      	beq.n	80027e4 <osMailPut+0x54>
    if (xQueueSendFromISR(queue_id->handle, &mail, &taskWoken) != pdTRUE) {
 80027b2:	687b      	ldr	r3, [r7, #4]
 80027b4:	6858      	ldr	r0, [r3, #4]
 80027b6:	f107 020c 	add.w	r2, r7, #12
 80027ba:	4639      	mov	r1, r7
 80027bc:	2300      	movs	r3, #0
 80027be:	f000 fb8d 	bl	8002edc <xQueueGenericSendFromISR>
 80027c2:	4603      	mov	r3, r0
 80027c4:	2b01      	cmp	r3, #1
 80027c6:	d001      	beq.n	80027cc <osMailPut+0x3c>
      return osErrorOS;
 80027c8:	23ff      	movs	r3, #255	; 0xff
 80027ca:	e018      	b.n	80027fe <osMailPut+0x6e>
    }
    portEND_SWITCHING_ISR(taskWoken);
 80027cc:	68fb      	ldr	r3, [r7, #12]
 80027ce:	2b00      	cmp	r3, #0
 80027d0:	d014      	beq.n	80027fc <osMailPut+0x6c>
 80027d2:	4b0d      	ldr	r3, [pc, #52]	; (8002808 <osMailPut+0x78>)
 80027d4:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 80027d8:	601a      	str	r2, [r3, #0]
 80027da:	f3bf 8f4f 	dsb	sy
 80027de:	f3bf 8f6f 	isb	sy
 80027e2:	e00b      	b.n	80027fc <osMailPut+0x6c>
  }
  else {
    if (xQueueSend(queue_id->handle, &mail, 0) != pdTRUE) { 
 80027e4:	687b      	ldr	r3, [r7, #4]
 80027e6:	6858      	ldr	r0, [r3, #4]
 80027e8:	4639      	mov	r1, r7
 80027ea:	2300      	movs	r3, #0
 80027ec:	2200      	movs	r2, #0
 80027ee:	f000 fa7b 	bl	8002ce8 <xQueueGenericSend>
 80027f2:	4603      	mov	r3, r0
 80027f4:	2b01      	cmp	r3, #1
 80027f6:	d001      	beq.n	80027fc <osMailPut+0x6c>
      return osErrorOS;
 80027f8:	23ff      	movs	r3, #255	; 0xff
 80027fa:	e000      	b.n	80027fe <osMailPut+0x6e>
    }
  }
  
  return osOK;
 80027fc:	2300      	movs	r3, #0
}
 80027fe:	4618      	mov	r0, r3
 8002800:	3710      	adds	r7, #16
 8002802:	46bd      	mov	sp, r7
 8002804:	bd80      	pop	{r7, pc}
 8002806:	bf00      	nop
 8002808:	e000ed04 	.word	0xe000ed04

0800280c <osMailGet>:
* @param millisec    timeout value or 0 in case of no time-out
* @retval event that contains mail information or error code.
* @note   MUST REMAIN UNCHANGED: \b osMailGet shall be consistent in every CMSIS-RTOS.
*/
osEvent osMailGet (osMailQId queue_id, uint32_t millisec)
{
 800280c:	b590      	push	{r4, r7, lr}
 800280e:	b08b      	sub	sp, #44	; 0x2c
 8002810:	af00      	add	r7, sp, #0
 8002812:	60f8      	str	r0, [r7, #12]
 8002814:	60b9      	str	r1, [r7, #8]
 8002816:	607a      	str	r2, [r7, #4]
  portBASE_TYPE taskWoken;
  TickType_t ticks;
  osEvent event;
  
  event.def.mail_id = queue_id;
 8002818:	68bb      	ldr	r3, [r7, #8]
 800281a:	61fb      	str	r3, [r7, #28]
  
  if (queue_id == NULL) {
 800281c:	68bb      	ldr	r3, [r7, #8]
 800281e:	2b00      	cmp	r3, #0
 8002820:	d10a      	bne.n	8002838 <osMailGet+0x2c>
    event.status = osErrorParameter;
 8002822:	2380      	movs	r3, #128	; 0x80
 8002824:	617b      	str	r3, [r7, #20]
    return event;
 8002826:	68fb      	ldr	r3, [r7, #12]
 8002828:	461c      	mov	r4, r3
 800282a:	f107 0314 	add.w	r3, r7, #20
 800282e:	e893 0007 	ldmia.w	r3, {r0, r1, r2}
 8002832:	e884 0007 	stmia.w	r4, {r0, r1, r2}
 8002836:	e056      	b.n	80028e6 <osMailGet+0xda>
  }
  
  taskWoken = pdFALSE;
 8002838:	2300      	movs	r3, #0
 800283a:	623b      	str	r3, [r7, #32]
  
  ticks = 0;
 800283c:	2300      	movs	r3, #0
 800283e:	627b      	str	r3, [r7, #36]	; 0x24
  if (millisec == osWaitForever) {
 8002840:	687b      	ldr	r3, [r7, #4]
 8002842:	f1b3 3fff 	cmp.w	r3, #4294967295
 8002846:	d103      	bne.n	8002850 <osMailGet+0x44>
    ticks = portMAX_DELAY;
 8002848:	f04f 33ff 	mov.w	r3, #4294967295
 800284c:	627b      	str	r3, [r7, #36]	; 0x24
 800284e:	e009      	b.n	8002864 <osMailGet+0x58>
  }
  else if (millisec != 0) {
 8002850:	687b      	ldr	r3, [r7, #4]
 8002852:	2b00      	cmp	r3, #0
 8002854:	d006      	beq.n	8002864 <osMailGet+0x58>
    ticks = millisec / portTICK_PERIOD_MS;
 8002856:	687b      	ldr	r3, [r7, #4]
 8002858:	627b      	str	r3, [r7, #36]	; 0x24
    if (ticks == 0) {
 800285a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800285c:	2b00      	cmp	r3, #0
 800285e:	d101      	bne.n	8002864 <osMailGet+0x58>
      ticks = 1;
 8002860:	2301      	movs	r3, #1
 8002862:	627b      	str	r3, [r7, #36]	; 0x24
    }
  }
  
  if (inHandlerMode()) {
 8002864:	f7ff fe3b 	bl	80024de <inHandlerMode>
 8002868:	4603      	mov	r3, r0
 800286a:	2b00      	cmp	r3, #0
 800286c:	d01d      	beq.n	80028aa <osMailGet+0x9e>
    if (xQueueReceiveFromISR(queue_id->handle, &event.value.p, &taskWoken) == pdTRUE) {
 800286e:	68bb      	ldr	r3, [r7, #8]
 8002870:	6858      	ldr	r0, [r3, #4]
 8002872:	f107 0220 	add.w	r2, r7, #32
 8002876:	f107 0314 	add.w	r3, r7, #20
 800287a:	3304      	adds	r3, #4
 800287c:	4619      	mov	r1, r3
 800287e:	f000 fc9d 	bl	80031bc <xQueueReceiveFromISR>
 8002882:	4603      	mov	r3, r0
 8002884:	2b01      	cmp	r3, #1
 8002886:	d102      	bne.n	800288e <osMailGet+0x82>
      /* We have mail */
      event.status = osEventMail;
 8002888:	2320      	movs	r3, #32
 800288a:	617b      	str	r3, [r7, #20]
 800288c:	e001      	b.n	8002892 <osMailGet+0x86>
    }
    else {
      event.status = osOK;
 800288e:	2300      	movs	r3, #0
 8002890:	617b      	str	r3, [r7, #20]
    }
    portEND_SWITCHING_ISR(taskWoken);
 8002892:	6a3b      	ldr	r3, [r7, #32]
 8002894:	2b00      	cmp	r3, #0
 8002896:	d01e      	beq.n	80028d6 <osMailGet+0xca>
 8002898:	4b15      	ldr	r3, [pc, #84]	; (80028f0 <osMailGet+0xe4>)
 800289a:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800289e:	601a      	str	r2, [r3, #0]
 80028a0:	f3bf 8f4f 	dsb	sy
 80028a4:	f3bf 8f6f 	isb	sy
 80028a8:	e015      	b.n	80028d6 <osMailGet+0xca>
  }
  else {
    if (xQueueReceive(queue_id->handle, &event.value.p, ticks) == pdTRUE) {
 80028aa:	68bb      	ldr	r3, [r7, #8]
 80028ac:	6858      	ldr	r0, [r3, #4]
 80028ae:	f107 0314 	add.w	r3, r7, #20
 80028b2:	3304      	adds	r3, #4
 80028b4:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 80028b6:	4619      	mov	r1, r3
 80028b8:	f000 fba4 	bl	8003004 <xQueueReceive>
 80028bc:	4603      	mov	r3, r0
 80028be:	2b01      	cmp	r3, #1
 80028c0:	d102      	bne.n	80028c8 <osMailGet+0xbc>
      /* We have mail */
      event.status = osEventMail;
 80028c2:	2320      	movs	r3, #32
 80028c4:	617b      	str	r3, [r7, #20]
 80028c6:	e006      	b.n	80028d6 <osMailGet+0xca>
    }
    else {
      event.status = (ticks == 0) ? osOK : osEventTimeout;
 80028c8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80028ca:	2b00      	cmp	r3, #0
 80028cc:	d101      	bne.n	80028d2 <osMailGet+0xc6>
 80028ce:	2300      	movs	r3, #0
 80028d0:	e000      	b.n	80028d4 <osMailGet+0xc8>
 80028d2:	2340      	movs	r3, #64	; 0x40
 80028d4:	617b      	str	r3, [r7, #20]
    }
  }
  
  return event;
 80028d6:	68fb      	ldr	r3, [r7, #12]
 80028d8:	461c      	mov	r4, r3
 80028da:	f107 0314 	add.w	r3, r7, #20
 80028de:	e893 0007 	ldmia.w	r3, {r0, r1, r2}
 80028e2:	e884 0007 	stmia.w	r4, {r0, r1, r2}
}
 80028e6:	68f8      	ldr	r0, [r7, #12]
 80028e8:	372c      	adds	r7, #44	; 0x2c
 80028ea:	46bd      	mov	sp, r7
 80028ec:	bd90      	pop	{r4, r7, pc}
 80028ee:	bf00      	nop
 80028f0:	e000ed04 	.word	0xe000ed04

080028f4 <osMailFree>:
* @param  mail     pointer to the memory block that was obtained with \ref osMailGet.
* @retval status code that indicates the execution status of the function.
* @note   MUST REMAIN UNCHANGED: \b osMailFree shall be consistent in every CMSIS-RTOS.
*/
osStatus osMailFree (osMailQId queue_id, void *mail)
{
 80028f4:	b580      	push	{r7, lr}
 80028f6:	b082      	sub	sp, #8
 80028f8:	af00      	add	r7, sp, #0
 80028fa:	6078      	str	r0, [r7, #4]
 80028fc:	6039      	str	r1, [r7, #0]
  if (queue_id == NULL) {
 80028fe:	687b      	ldr	r3, [r7, #4]
 8002900:	2b00      	cmp	r3, #0
 8002902:	d101      	bne.n	8002908 <osMailFree+0x14>
    return osErrorParameter;
 8002904:	2380      	movs	r3, #128	; 0x80
 8002906:	e006      	b.n	8002916 <osMailFree+0x22>
  }
  
  return osPoolFree(queue_id->pool, mail);
 8002908:	687b      	ldr	r3, [r7, #4]
 800290a:	689b      	ldr	r3, [r3, #8]
 800290c:	6839      	ldr	r1, [r7, #0]
 800290e:	4618      	mov	r0, r3
 8002910:	f7ff febf 	bl	8002692 <osPoolFree>
 8002914:	4603      	mov	r3, r0
}
 8002916:	4618      	mov	r0, r3
 8002918:	3708      	adds	r7, #8
 800291a:	46bd      	mov	sp, r7
 800291c:	bd80      	pop	{r7, pc}

0800291e <vListInitialise>:
/*-----------------------------------------------------------
 * PUBLIC LIST API documented in list.h
 *----------------------------------------------------------*/

void vListInitialise( List_t * const pxList )
{
 800291e:	b480      	push	{r7}
 8002920:	b083      	sub	sp, #12
 8002922:	af00      	add	r7, sp, #0
 8002924:	6078      	str	r0, [r7, #4]
	/* The list structure contains a list item which is used to mark the
	end of the list.  To initialise the list the list end is inserted
	as the only list entry. */
	pxList->pxIndex = ( ListItem_t * ) &( pxList->xListEnd );			/*lint !e826 !e740 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 8002926:	687b      	ldr	r3, [r7, #4]
 8002928:	f103 0208 	add.w	r2, r3, #8
 800292c:	687b      	ldr	r3, [r7, #4]
 800292e:	605a      	str	r2, [r3, #4]

	/* The list end value is the highest possible value in the list to
	ensure it remains at the end of the list. */
	pxList->xListEnd.xItemValue = portMAX_DELAY;
 8002930:	687b      	ldr	r3, [r7, #4]
 8002932:	f04f 32ff 	mov.w	r2, #4294967295
 8002936:	609a      	str	r2, [r3, #8]

	/* The list end next and previous pointers point to itself so we know
	when the list is empty. */
	pxList->xListEnd.pxNext = ( ListItem_t * ) &( pxList->xListEnd );	/*lint !e826 !e740 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 8002938:	687b      	ldr	r3, [r7, #4]
 800293a:	f103 0208 	add.w	r2, r3, #8
 800293e:	687b      	ldr	r3, [r7, #4]
 8002940:	60da      	str	r2, [r3, #12]
	pxList->xListEnd.pxPrevious = ( ListItem_t * ) &( pxList->xListEnd );/*lint !e826 !e740 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 8002942:	687b      	ldr	r3, [r7, #4]
 8002944:	f103 0208 	add.w	r2, r3, #8
 8002948:	687b      	ldr	r3, [r7, #4]
 800294a:	611a      	str	r2, [r3, #16]

	pxList->uxNumberOfItems = ( UBaseType_t ) 0U;
 800294c:	687b      	ldr	r3, [r7, #4]
 800294e:	2200      	movs	r2, #0
 8002950:	601a      	str	r2, [r3, #0]

	/* Write known values into the list if
	configUSE_LIST_DATA_INTEGRITY_CHECK_BYTES is set to 1. */
	listSET_LIST_INTEGRITY_CHECK_1_VALUE( pxList );
	listSET_LIST_INTEGRITY_CHECK_2_VALUE( pxList );
}
 8002952:	bf00      	nop
 8002954:	370c      	adds	r7, #12
 8002956:	46bd      	mov	sp, r7
 8002958:	bc80      	pop	{r7}
 800295a:	4770      	bx	lr

0800295c <vListInitialiseItem>:
/*-----------------------------------------------------------*/

void vListInitialiseItem( ListItem_t * const pxItem )
{
 800295c:	b480      	push	{r7}
 800295e:	b083      	sub	sp, #12
 8002960:	af00      	add	r7, sp, #0
 8002962:	6078      	str	r0, [r7, #4]
	/* Make sure the list item is not recorded as being on a list. */
	pxItem->pvContainer = NULL;
 8002964:	687b      	ldr	r3, [r7, #4]
 8002966:	2200      	movs	r2, #0
 8002968:	611a      	str	r2, [r3, #16]

	/* Write known values into the list item if
	configUSE_LIST_DATA_INTEGRITY_CHECK_BYTES is set to 1. */
	listSET_FIRST_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );
	listSET_SECOND_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );
}
 800296a:	bf00      	nop
 800296c:	370c      	adds	r7, #12
 800296e:	46bd      	mov	sp, r7
 8002970:	bc80      	pop	{r7}
 8002972:	4770      	bx	lr

08002974 <vListInsertEnd>:
/*-----------------------------------------------------------*/

void vListInsertEnd( List_t * const pxList, ListItem_t * const pxNewListItem )
{
 8002974:	b480      	push	{r7}
 8002976:	b085      	sub	sp, #20
 8002978:	af00      	add	r7, sp, #0
 800297a:	6078      	str	r0, [r7, #4]
 800297c:	6039      	str	r1, [r7, #0]
ListItem_t * const pxIndex = pxList->pxIndex;
 800297e:	687b      	ldr	r3, [r7, #4]
 8002980:	685b      	ldr	r3, [r3, #4]
 8002982:	60fb      	str	r3, [r7, #12]
	listTEST_LIST_ITEM_INTEGRITY( pxNewListItem );

	/* Insert a new list item into pxList, but rather than sort the list,
	makes the new list item the last item to be removed by a call to
	listGET_OWNER_OF_NEXT_ENTRY(). */
	pxNewListItem->pxNext = pxIndex;
 8002984:	683b      	ldr	r3, [r7, #0]
 8002986:	68fa      	ldr	r2, [r7, #12]
 8002988:	605a      	str	r2, [r3, #4]
	pxNewListItem->pxPrevious = pxIndex->pxPrevious;
 800298a:	68fb      	ldr	r3, [r7, #12]
 800298c:	689a      	ldr	r2, [r3, #8]
 800298e:	683b      	ldr	r3, [r7, #0]
 8002990:	609a      	str	r2, [r3, #8]

	/* Only used during decision coverage testing. */
	mtCOVERAGE_TEST_DELAY();

	pxIndex->pxPrevious->pxNext = pxNewListItem;
 8002992:	68fb      	ldr	r3, [r7, #12]
 8002994:	689b      	ldr	r3, [r3, #8]
 8002996:	683a      	ldr	r2, [r7, #0]
 8002998:	605a      	str	r2, [r3, #4]
	pxIndex->pxPrevious = pxNewListItem;
 800299a:	68fb      	ldr	r3, [r7, #12]
 800299c:	683a      	ldr	r2, [r7, #0]
 800299e:	609a      	str	r2, [r3, #8]

	/* Remember which list the item is in. */
	pxNewListItem->pvContainer = ( void * ) pxList;
 80029a0:	683b      	ldr	r3, [r7, #0]
 80029a2:	687a      	ldr	r2, [r7, #4]
 80029a4:	611a      	str	r2, [r3, #16]

	( pxList->uxNumberOfItems )++;
 80029a6:	687b      	ldr	r3, [r7, #4]
 80029a8:	681b      	ldr	r3, [r3, #0]
 80029aa:	1c5a      	adds	r2, r3, #1
 80029ac:	687b      	ldr	r3, [r7, #4]
 80029ae:	601a      	str	r2, [r3, #0]
}
 80029b0:	bf00      	nop
 80029b2:	3714      	adds	r7, #20
 80029b4:	46bd      	mov	sp, r7
 80029b6:	bc80      	pop	{r7}
 80029b8:	4770      	bx	lr

080029ba <vListInsert>:
/*-----------------------------------------------------------*/

void vListInsert( List_t * const pxList, ListItem_t * const pxNewListItem )
{
 80029ba:	b480      	push	{r7}
 80029bc:	b085      	sub	sp, #20
 80029be:	af00      	add	r7, sp, #0
 80029c0:	6078      	str	r0, [r7, #4]
 80029c2:	6039      	str	r1, [r7, #0]
ListItem_t *pxIterator;
const TickType_t xValueOfInsertion = pxNewListItem->xItemValue;
 80029c4:	683b      	ldr	r3, [r7, #0]
 80029c6:	681b      	ldr	r3, [r3, #0]
 80029c8:	60bb      	str	r3, [r7, #8]
	new list item should be placed after it.  This ensures that TCB's which are
	stored in ready lists (all of which have the same xItemValue value) get a
	share of the CPU.  However, if the xItemValue is the same as the back marker
	the iteration loop below will not end.  Therefore the value is checked
	first, and the algorithm slightly modified if necessary. */
	if( xValueOfInsertion == portMAX_DELAY )
 80029ca:	68bb      	ldr	r3, [r7, #8]
 80029cc:	f1b3 3fff 	cmp.w	r3, #4294967295
 80029d0:	d103      	bne.n	80029da <vListInsert+0x20>
	{
		pxIterator = pxList->xListEnd.pxPrevious;
 80029d2:	687b      	ldr	r3, [r7, #4]
 80029d4:	691b      	ldr	r3, [r3, #16]
 80029d6:	60fb      	str	r3, [r7, #12]
 80029d8:	e00c      	b.n	80029f4 <vListInsert+0x3a>
			4) Using a queue or semaphore before it has been initialised or
			   before the scheduler has been started (are interrupts firing
			   before vTaskStartScheduler() has been called?).
		**********************************************************************/

		for( pxIterator = ( ListItem_t * ) &( pxList->xListEnd ); pxIterator->pxNext->xItemValue <= xValueOfInsertion; pxIterator = pxIterator->pxNext ) /*lint !e826 !e740 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 80029da:	687b      	ldr	r3, [r7, #4]
 80029dc:	3308      	adds	r3, #8
 80029de:	60fb      	str	r3, [r7, #12]
 80029e0:	e002      	b.n	80029e8 <vListInsert+0x2e>
 80029e2:	68fb      	ldr	r3, [r7, #12]
 80029e4:	685b      	ldr	r3, [r3, #4]
 80029e6:	60fb      	str	r3, [r7, #12]
 80029e8:	68fb      	ldr	r3, [r7, #12]
 80029ea:	685b      	ldr	r3, [r3, #4]
 80029ec:	681b      	ldr	r3, [r3, #0]
 80029ee:	68ba      	ldr	r2, [r7, #8]
 80029f0:	429a      	cmp	r2, r3
 80029f2:	d2f6      	bcs.n	80029e2 <vListInsert+0x28>
			/* There is nothing to do here, just iterating to the wanted
			insertion position. */
		}
	}

	pxNewListItem->pxNext = pxIterator->pxNext;
 80029f4:	68fb      	ldr	r3, [r7, #12]
 80029f6:	685a      	ldr	r2, [r3, #4]
 80029f8:	683b      	ldr	r3, [r7, #0]
 80029fa:	605a      	str	r2, [r3, #4]
	pxNewListItem->pxNext->pxPrevious = pxNewListItem;
 80029fc:	683b      	ldr	r3, [r7, #0]
 80029fe:	685b      	ldr	r3, [r3, #4]
 8002a00:	683a      	ldr	r2, [r7, #0]
 8002a02:	609a      	str	r2, [r3, #8]
	pxNewListItem->pxPrevious = pxIterator;
 8002a04:	683b      	ldr	r3, [r7, #0]
 8002a06:	68fa      	ldr	r2, [r7, #12]
 8002a08:	609a      	str	r2, [r3, #8]
	pxIterator->pxNext = pxNewListItem;
 8002a0a:	68fb      	ldr	r3, [r7, #12]
 8002a0c:	683a      	ldr	r2, [r7, #0]
 8002a0e:	605a      	str	r2, [r3, #4]

	/* Remember which list the item is in.  This allows fast removal of the
	item later. */
	pxNewListItem->pvContainer = ( void * ) pxList;
 8002a10:	683b      	ldr	r3, [r7, #0]
 8002a12:	687a      	ldr	r2, [r7, #4]
 8002a14:	611a      	str	r2, [r3, #16]

	( pxList->uxNumberOfItems )++;
 8002a16:	687b      	ldr	r3, [r7, #4]
 8002a18:	681b      	ldr	r3, [r3, #0]
 8002a1a:	1c5a      	adds	r2, r3, #1
 8002a1c:	687b      	ldr	r3, [r7, #4]
 8002a1e:	601a      	str	r2, [r3, #0]
}
 8002a20:	bf00      	nop
 8002a22:	3714      	adds	r7, #20
 8002a24:	46bd      	mov	sp, r7
 8002a26:	bc80      	pop	{r7}
 8002a28:	4770      	bx	lr

08002a2a <uxListRemove>:
/*-----------------------------------------------------------*/

UBaseType_t uxListRemove( ListItem_t * const pxItemToRemove )
{
 8002a2a:	b480      	push	{r7}
 8002a2c:	b085      	sub	sp, #20
 8002a2e:	af00      	add	r7, sp, #0
 8002a30:	6078      	str	r0, [r7, #4]
/* The list item knows which list it is in.  Obtain the list from the list
item. */
List_t * const pxList = ( List_t * ) pxItemToRemove->pvContainer;
 8002a32:	687b      	ldr	r3, [r7, #4]
 8002a34:	691b      	ldr	r3, [r3, #16]
 8002a36:	60fb      	str	r3, [r7, #12]

	pxItemToRemove->pxNext->pxPrevious = pxItemToRemove->pxPrevious;
 8002a38:	687b      	ldr	r3, [r7, #4]
 8002a3a:	685b      	ldr	r3, [r3, #4]
 8002a3c:	687a      	ldr	r2, [r7, #4]
 8002a3e:	6892      	ldr	r2, [r2, #8]
 8002a40:	609a      	str	r2, [r3, #8]
	pxItemToRemove->pxPrevious->pxNext = pxItemToRemove->pxNext;
 8002a42:	687b      	ldr	r3, [r7, #4]
 8002a44:	689b      	ldr	r3, [r3, #8]
 8002a46:	687a      	ldr	r2, [r7, #4]
 8002a48:	6852      	ldr	r2, [r2, #4]
 8002a4a:	605a      	str	r2, [r3, #4]

	/* Only used during decision coverage testing. */
	mtCOVERAGE_TEST_DELAY();

	/* Make sure the index is left pointing to a valid item. */
	if( pxList->pxIndex == pxItemToRemove )
 8002a4c:	68fb      	ldr	r3, [r7, #12]
 8002a4e:	685b      	ldr	r3, [r3, #4]
 8002a50:	687a      	ldr	r2, [r7, #4]
 8002a52:	429a      	cmp	r2, r3
 8002a54:	d103      	bne.n	8002a5e <uxListRemove+0x34>
	{
		pxList->pxIndex = pxItemToRemove->pxPrevious;
 8002a56:	687b      	ldr	r3, [r7, #4]
 8002a58:	689a      	ldr	r2, [r3, #8]
 8002a5a:	68fb      	ldr	r3, [r7, #12]
 8002a5c:	605a      	str	r2, [r3, #4]
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	pxItemToRemove->pvContainer = NULL;
 8002a5e:	687b      	ldr	r3, [r7, #4]
 8002a60:	2200      	movs	r2, #0
 8002a62:	611a      	str	r2, [r3, #16]
	( pxList->uxNumberOfItems )--;
 8002a64:	68fb      	ldr	r3, [r7, #12]
 8002a66:	681b      	ldr	r3, [r3, #0]
 8002a68:	1e5a      	subs	r2, r3, #1
 8002a6a:	68fb      	ldr	r3, [r7, #12]
 8002a6c:	601a      	str	r2, [r3, #0]

	return pxList->uxNumberOfItems;
 8002a6e:	68fb      	ldr	r3, [r7, #12]
 8002a70:	681b      	ldr	r3, [r3, #0]
}
 8002a72:	4618      	mov	r0, r3
 8002a74:	3714      	adds	r7, #20
 8002a76:	46bd      	mov	sp, r7
 8002a78:	bc80      	pop	{r7}
 8002a7a:	4770      	bx	lr

08002a7c <xQueueGenericReset>:
	}														\
	taskEXIT_CRITICAL()
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericReset( QueueHandle_t xQueue, BaseType_t xNewQueue )
{
 8002a7c:	b580      	push	{r7, lr}
 8002a7e:	b084      	sub	sp, #16
 8002a80:	af00      	add	r7, sp, #0
 8002a82:	6078      	str	r0, [r7, #4]
 8002a84:	6039      	str	r1, [r7, #0]
Queue_t * const pxQueue = ( Queue_t * ) xQueue;
 8002a86:	687b      	ldr	r3, [r7, #4]
 8002a88:	60fb      	str	r3, [r7, #12]

	configASSERT( pxQueue );
 8002a8a:	68fb      	ldr	r3, [r7, #12]
 8002a8c:	2b00      	cmp	r3, #0
 8002a8e:	d109      	bne.n	8002aa4 <xQueueGenericReset+0x28>
	__asm volatile
 8002a90:	f04f 0350 	mov.w	r3, #80	; 0x50
 8002a94:	f383 8811 	msr	BASEPRI, r3
 8002a98:	f3bf 8f6f 	isb	sy
 8002a9c:	f3bf 8f4f 	dsb	sy
 8002aa0:	60bb      	str	r3, [r7, #8]
 8002aa2:	e7fe      	b.n	8002aa2 <xQueueGenericReset+0x26>

	taskENTER_CRITICAL();
 8002aa4:	f001 fcc0 	bl	8004428 <vPortEnterCritical>
	{
		pxQueue->pcTail = pxQueue->pcHead + ( pxQueue->uxLength * pxQueue->uxItemSize );
 8002aa8:	68fb      	ldr	r3, [r7, #12]
 8002aaa:	681a      	ldr	r2, [r3, #0]
 8002aac:	68fb      	ldr	r3, [r7, #12]
 8002aae:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8002ab0:	68f9      	ldr	r1, [r7, #12]
 8002ab2:	6c09      	ldr	r1, [r1, #64]	; 0x40
 8002ab4:	fb01 f303 	mul.w	r3, r1, r3
 8002ab8:	441a      	add	r2, r3
 8002aba:	68fb      	ldr	r3, [r7, #12]
 8002abc:	605a      	str	r2, [r3, #4]
		pxQueue->uxMessagesWaiting = ( UBaseType_t ) 0U;
 8002abe:	68fb      	ldr	r3, [r7, #12]
 8002ac0:	2200      	movs	r2, #0
 8002ac2:	639a      	str	r2, [r3, #56]	; 0x38
		pxQueue->pcWriteTo = pxQueue->pcHead;
 8002ac4:	68fb      	ldr	r3, [r7, #12]
 8002ac6:	681a      	ldr	r2, [r3, #0]
 8002ac8:	68fb      	ldr	r3, [r7, #12]
 8002aca:	609a      	str	r2, [r3, #8]
		pxQueue->u.pcReadFrom = pxQueue->pcHead + ( ( pxQueue->uxLength - ( UBaseType_t ) 1U ) * pxQueue->uxItemSize );
 8002acc:	68fb      	ldr	r3, [r7, #12]
 8002ace:	681a      	ldr	r2, [r3, #0]
 8002ad0:	68fb      	ldr	r3, [r7, #12]
 8002ad2:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8002ad4:	3b01      	subs	r3, #1
 8002ad6:	68f9      	ldr	r1, [r7, #12]
 8002ad8:	6c09      	ldr	r1, [r1, #64]	; 0x40
 8002ada:	fb01 f303 	mul.w	r3, r1, r3
 8002ade:	441a      	add	r2, r3
 8002ae0:	68fb      	ldr	r3, [r7, #12]
 8002ae2:	60da      	str	r2, [r3, #12]
		pxQueue->cRxLock = queueUNLOCKED;
 8002ae4:	68fb      	ldr	r3, [r7, #12]
 8002ae6:	22ff      	movs	r2, #255	; 0xff
 8002ae8:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
		pxQueue->cTxLock = queueUNLOCKED;
 8002aec:	68fb      	ldr	r3, [r7, #12]
 8002aee:	22ff      	movs	r2, #255	; 0xff
 8002af0:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45

		if( xNewQueue == pdFALSE )
 8002af4:	683b      	ldr	r3, [r7, #0]
 8002af6:	2b00      	cmp	r3, #0
 8002af8:	d114      	bne.n	8002b24 <xQueueGenericReset+0xa8>
			/* If there are tasks blocked waiting to read from the queue, then
			the tasks will remain blocked as after this function exits the queue
			will still be empty.  If there are tasks blocked waiting to write to
			the queue, then one should be unblocked as after this function exits
			it will be possible to write to it. */
			if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 8002afa:	68fb      	ldr	r3, [r7, #12]
 8002afc:	691b      	ldr	r3, [r3, #16]
 8002afe:	2b00      	cmp	r3, #0
 8002b00:	d01a      	beq.n	8002b38 <xQueueGenericReset+0xbc>
			{
				if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 8002b02:	68fb      	ldr	r3, [r7, #12]
 8002b04:	3310      	adds	r3, #16
 8002b06:	4618      	mov	r0, r3
 8002b08:	f001 f8e2 	bl	8003cd0 <xTaskRemoveFromEventList>
 8002b0c:	4603      	mov	r3, r0
 8002b0e:	2b00      	cmp	r3, #0
 8002b10:	d012      	beq.n	8002b38 <xQueueGenericReset+0xbc>
				{
					queueYIELD_IF_USING_PREEMPTION();
 8002b12:	4b0d      	ldr	r3, [pc, #52]	; (8002b48 <xQueueGenericReset+0xcc>)
 8002b14:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8002b18:	601a      	str	r2, [r3, #0]
 8002b1a:	f3bf 8f4f 	dsb	sy
 8002b1e:	f3bf 8f6f 	isb	sy
 8002b22:	e009      	b.n	8002b38 <xQueueGenericReset+0xbc>
			}
		}
		else
		{
			/* Ensure the event queues start in the correct state. */
			vListInitialise( &( pxQueue->xTasksWaitingToSend ) );
 8002b24:	68fb      	ldr	r3, [r7, #12]
 8002b26:	3310      	adds	r3, #16
 8002b28:	4618      	mov	r0, r3
 8002b2a:	f7ff fef8 	bl	800291e <vListInitialise>
			vListInitialise( &( pxQueue->xTasksWaitingToReceive ) );
 8002b2e:	68fb      	ldr	r3, [r7, #12]
 8002b30:	3324      	adds	r3, #36	; 0x24
 8002b32:	4618      	mov	r0, r3
 8002b34:	f7ff fef3 	bl	800291e <vListInitialise>
		}
	}
	taskEXIT_CRITICAL();
 8002b38:	f001 fca4 	bl	8004484 <vPortExitCritical>

	/* A value is returned for calling semantic consistency with previous
	versions. */
	return pdPASS;
 8002b3c:	2301      	movs	r3, #1
}
 8002b3e:	4618      	mov	r0, r3
 8002b40:	3710      	adds	r7, #16
 8002b42:	46bd      	mov	sp, r7
 8002b44:	bd80      	pop	{r7, pc}
 8002b46:	bf00      	nop
 8002b48:	e000ed04 	.word	0xe000ed04

08002b4c <xQueueGenericCreateStatic>:
/*-----------------------------------------------------------*/

#if( configSUPPORT_STATIC_ALLOCATION == 1 )

	QueueHandle_t xQueueGenericCreateStatic( const UBaseType_t uxQueueLength, const UBaseType_t uxItemSize, uint8_t *pucQueueStorage, StaticQueue_t *pxStaticQueue, const uint8_t ucQueueType )
	{
 8002b4c:	b580      	push	{r7, lr}
 8002b4e:	b08e      	sub	sp, #56	; 0x38
 8002b50:	af02      	add	r7, sp, #8
 8002b52:	60f8      	str	r0, [r7, #12]
 8002b54:	60b9      	str	r1, [r7, #8]
 8002b56:	607a      	str	r2, [r7, #4]
 8002b58:	603b      	str	r3, [r7, #0]
	Queue_t *pxNewQueue;

		configASSERT( uxQueueLength > ( UBaseType_t ) 0 );
 8002b5a:	68fb      	ldr	r3, [r7, #12]
 8002b5c:	2b00      	cmp	r3, #0
 8002b5e:	d109      	bne.n	8002b74 <xQueueGenericCreateStatic+0x28>
 8002b60:	f04f 0350 	mov.w	r3, #80	; 0x50
 8002b64:	f383 8811 	msr	BASEPRI, r3
 8002b68:	f3bf 8f6f 	isb	sy
 8002b6c:	f3bf 8f4f 	dsb	sy
 8002b70:	62bb      	str	r3, [r7, #40]	; 0x28
 8002b72:	e7fe      	b.n	8002b72 <xQueueGenericCreateStatic+0x26>

		/* The StaticQueue_t structure and the queue storage area must be
		supplied. */
		configASSERT( pxStaticQueue != NULL );
 8002b74:	683b      	ldr	r3, [r7, #0]
 8002b76:	2b00      	cmp	r3, #0
 8002b78:	d109      	bne.n	8002b8e <xQueueGenericCreateStatic+0x42>
 8002b7a:	f04f 0350 	mov.w	r3, #80	; 0x50
 8002b7e:	f383 8811 	msr	BASEPRI, r3
 8002b82:	f3bf 8f6f 	isb	sy
 8002b86:	f3bf 8f4f 	dsb	sy
 8002b8a:	627b      	str	r3, [r7, #36]	; 0x24
 8002b8c:	e7fe      	b.n	8002b8c <xQueueGenericCreateStatic+0x40>

		/* A queue storage area should be provided if the item size is not 0, and
		should not be provided if the item size is 0. */
		configASSERT( !( ( pucQueueStorage != NULL ) && ( uxItemSize == 0 ) ) );
 8002b8e:	687b      	ldr	r3, [r7, #4]
 8002b90:	2b00      	cmp	r3, #0
 8002b92:	d002      	beq.n	8002b9a <xQueueGenericCreateStatic+0x4e>
 8002b94:	68bb      	ldr	r3, [r7, #8]
 8002b96:	2b00      	cmp	r3, #0
 8002b98:	d001      	beq.n	8002b9e <xQueueGenericCreateStatic+0x52>
 8002b9a:	2301      	movs	r3, #1
 8002b9c:	e000      	b.n	8002ba0 <xQueueGenericCreateStatic+0x54>
 8002b9e:	2300      	movs	r3, #0
 8002ba0:	2b00      	cmp	r3, #0
 8002ba2:	d109      	bne.n	8002bb8 <xQueueGenericCreateStatic+0x6c>
 8002ba4:	f04f 0350 	mov.w	r3, #80	; 0x50
 8002ba8:	f383 8811 	msr	BASEPRI, r3
 8002bac:	f3bf 8f6f 	isb	sy
 8002bb0:	f3bf 8f4f 	dsb	sy
 8002bb4:	623b      	str	r3, [r7, #32]
 8002bb6:	e7fe      	b.n	8002bb6 <xQueueGenericCreateStatic+0x6a>
		configASSERT( !( ( pucQueueStorage == NULL ) && ( uxItemSize != 0 ) ) );
 8002bb8:	687b      	ldr	r3, [r7, #4]
 8002bba:	2b00      	cmp	r3, #0
 8002bbc:	d102      	bne.n	8002bc4 <xQueueGenericCreateStatic+0x78>
 8002bbe:	68bb      	ldr	r3, [r7, #8]
 8002bc0:	2b00      	cmp	r3, #0
 8002bc2:	d101      	bne.n	8002bc8 <xQueueGenericCreateStatic+0x7c>
 8002bc4:	2301      	movs	r3, #1
 8002bc6:	e000      	b.n	8002bca <xQueueGenericCreateStatic+0x7e>
 8002bc8:	2300      	movs	r3, #0
 8002bca:	2b00      	cmp	r3, #0
 8002bcc:	d109      	bne.n	8002be2 <xQueueGenericCreateStatic+0x96>
 8002bce:	f04f 0350 	mov.w	r3, #80	; 0x50
 8002bd2:	f383 8811 	msr	BASEPRI, r3
 8002bd6:	f3bf 8f6f 	isb	sy
 8002bda:	f3bf 8f4f 	dsb	sy
 8002bde:	61fb      	str	r3, [r7, #28]
 8002be0:	e7fe      	b.n	8002be0 <xQueueGenericCreateStatic+0x94>
		#if( configASSERT_DEFINED == 1 )
		{
			/* Sanity check that the size of the structure used to declare a
			variable of type StaticQueue_t or StaticSemaphore_t equals the size of
			the real queue and semaphore structures. */
			volatile size_t xSize = sizeof( StaticQueue_t );
 8002be2:	2348      	movs	r3, #72	; 0x48
 8002be4:	617b      	str	r3, [r7, #20]
			configASSERT( xSize == sizeof( Queue_t ) );
 8002be6:	697b      	ldr	r3, [r7, #20]
 8002be8:	2b48      	cmp	r3, #72	; 0x48
 8002bea:	d009      	beq.n	8002c00 <xQueueGenericCreateStatic+0xb4>
 8002bec:	f04f 0350 	mov.w	r3, #80	; 0x50
 8002bf0:	f383 8811 	msr	BASEPRI, r3
 8002bf4:	f3bf 8f6f 	isb	sy
 8002bf8:	f3bf 8f4f 	dsb	sy
 8002bfc:	61bb      	str	r3, [r7, #24]
 8002bfe:	e7fe      	b.n	8002bfe <xQueueGenericCreateStatic+0xb2>
		#endif /* configASSERT_DEFINED */

		/* The address of a statically allocated queue was passed in, use it.
		The address of a statically allocated storage area was also passed in
		but is already set. */
		pxNewQueue = ( Queue_t * ) pxStaticQueue; /*lint !e740 Unusual cast is ok as the structures are designed to have the same alignment, and the size is checked by an assert. */
 8002c00:	683b      	ldr	r3, [r7, #0]
 8002c02:	62fb      	str	r3, [r7, #44]	; 0x2c

		if( pxNewQueue != NULL )
 8002c04:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8002c06:	2b00      	cmp	r3, #0
 8002c08:	d00d      	beq.n	8002c26 <xQueueGenericCreateStatic+0xda>
			#if( configSUPPORT_DYNAMIC_ALLOCATION == 1 )
			{
				/* Queues can be allocated wither statically or dynamically, so
				note this queue was allocated statically in case the queue is
				later deleted. */
				pxNewQueue->ucStaticallyAllocated = pdTRUE;
 8002c0a:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8002c0c:	2201      	movs	r2, #1
 8002c0e:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46
			}
			#endif /* configSUPPORT_DYNAMIC_ALLOCATION */

			prvInitialiseNewQueue( uxQueueLength, uxItemSize, pucQueueStorage, ucQueueType, pxNewQueue );
 8002c12:	f897 2038 	ldrb.w	r2, [r7, #56]	; 0x38
 8002c16:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8002c18:	9300      	str	r3, [sp, #0]
 8002c1a:	4613      	mov	r3, r2
 8002c1c:	687a      	ldr	r2, [r7, #4]
 8002c1e:	68b9      	ldr	r1, [r7, #8]
 8002c20:	68f8      	ldr	r0, [r7, #12]
 8002c22:	f000 f842 	bl	8002caa <prvInitialiseNewQueue>
		else
		{
			traceQUEUE_CREATE_FAILED( ucQueueType );
		}

		return pxNewQueue;
 8002c26:	6afb      	ldr	r3, [r7, #44]	; 0x2c
	}
 8002c28:	4618      	mov	r0, r3
 8002c2a:	3730      	adds	r7, #48	; 0x30
 8002c2c:	46bd      	mov	sp, r7
 8002c2e:	bd80      	pop	{r7, pc}

08002c30 <xQueueGenericCreate>:
/*-----------------------------------------------------------*/

#if( configSUPPORT_DYNAMIC_ALLOCATION == 1 )

	QueueHandle_t xQueueGenericCreate( const UBaseType_t uxQueueLength, const UBaseType_t uxItemSize, const uint8_t ucQueueType )
	{
 8002c30:	b580      	push	{r7, lr}
 8002c32:	b08a      	sub	sp, #40	; 0x28
 8002c34:	af02      	add	r7, sp, #8
 8002c36:	60f8      	str	r0, [r7, #12]
 8002c38:	60b9      	str	r1, [r7, #8]
 8002c3a:	4613      	mov	r3, r2
 8002c3c:	71fb      	strb	r3, [r7, #7]
	Queue_t *pxNewQueue;
	size_t xQueueSizeInBytes;
	uint8_t *pucQueueStorage;

		configASSERT( uxQueueLength > ( UBaseType_t ) 0 );
 8002c3e:	68fb      	ldr	r3, [r7, #12]
 8002c40:	2b00      	cmp	r3, #0
 8002c42:	d109      	bne.n	8002c58 <xQueueGenericCreate+0x28>
 8002c44:	f04f 0350 	mov.w	r3, #80	; 0x50
 8002c48:	f383 8811 	msr	BASEPRI, r3
 8002c4c:	f3bf 8f6f 	isb	sy
 8002c50:	f3bf 8f4f 	dsb	sy
 8002c54:	613b      	str	r3, [r7, #16]
 8002c56:	e7fe      	b.n	8002c56 <xQueueGenericCreate+0x26>

		if( uxItemSize == ( UBaseType_t ) 0 )
 8002c58:	68bb      	ldr	r3, [r7, #8]
 8002c5a:	2b00      	cmp	r3, #0
 8002c5c:	d102      	bne.n	8002c64 <xQueueGenericCreate+0x34>
		{
			/* There is not going to be a queue storage area. */
			xQueueSizeInBytes = ( size_t ) 0;
 8002c5e:	2300      	movs	r3, #0
 8002c60:	61fb      	str	r3, [r7, #28]
 8002c62:	e004      	b.n	8002c6e <xQueueGenericCreate+0x3e>
		}
		else
		{
			/* Allocate enough space to hold the maximum number of items that
			can be in the queue at any time. */
			xQueueSizeInBytes = ( size_t ) ( uxQueueLength * uxItemSize ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8002c64:	68fb      	ldr	r3, [r7, #12]
 8002c66:	68ba      	ldr	r2, [r7, #8]
 8002c68:	fb02 f303 	mul.w	r3, r2, r3
 8002c6c:	61fb      	str	r3, [r7, #28]
		}

		pxNewQueue = ( Queue_t * ) pvPortMalloc( sizeof( Queue_t ) + xQueueSizeInBytes );
 8002c6e:	69fb      	ldr	r3, [r7, #28]
 8002c70:	3348      	adds	r3, #72	; 0x48
 8002c72:	4618      	mov	r0, r3
 8002c74:	f001 fcce 	bl	8004614 <pvPortMalloc>
 8002c78:	61b8      	str	r0, [r7, #24]

		if( pxNewQueue != NULL )
 8002c7a:	69bb      	ldr	r3, [r7, #24]
 8002c7c:	2b00      	cmp	r3, #0
 8002c7e:	d00f      	beq.n	8002ca0 <xQueueGenericCreate+0x70>
		{
			/* Jump past the queue structure to find the location of the queue
			storage area. */
			pucQueueStorage = ( ( uint8_t * ) pxNewQueue ) + sizeof( Queue_t );
 8002c80:	69bb      	ldr	r3, [r7, #24]
 8002c82:	3348      	adds	r3, #72	; 0x48
 8002c84:	617b      	str	r3, [r7, #20]
			#if( configSUPPORT_STATIC_ALLOCATION == 1 )
			{
				/* Queues can be created either statically or dynamically, so
				note this task was created dynamically in case it is later
				deleted. */
				pxNewQueue->ucStaticallyAllocated = pdFALSE;
 8002c86:	69bb      	ldr	r3, [r7, #24]
 8002c88:	2200      	movs	r2, #0
 8002c8a:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46
			}
			#endif /* configSUPPORT_STATIC_ALLOCATION */

			prvInitialiseNewQueue( uxQueueLength, uxItemSize, pucQueueStorage, ucQueueType, pxNewQueue );
 8002c8e:	79fa      	ldrb	r2, [r7, #7]
 8002c90:	69bb      	ldr	r3, [r7, #24]
 8002c92:	9300      	str	r3, [sp, #0]
 8002c94:	4613      	mov	r3, r2
 8002c96:	697a      	ldr	r2, [r7, #20]
 8002c98:	68b9      	ldr	r1, [r7, #8]
 8002c9a:	68f8      	ldr	r0, [r7, #12]
 8002c9c:	f000 f805 	bl	8002caa <prvInitialiseNewQueue>
		else
		{
			traceQUEUE_CREATE_FAILED( ucQueueType );
		}

		return pxNewQueue;
 8002ca0:	69bb      	ldr	r3, [r7, #24]
	}
 8002ca2:	4618      	mov	r0, r3
 8002ca4:	3720      	adds	r7, #32
 8002ca6:	46bd      	mov	sp, r7
 8002ca8:	bd80      	pop	{r7, pc}

08002caa <prvInitialiseNewQueue>:

#endif /* configSUPPORT_STATIC_ALLOCATION */
/*-----------------------------------------------------------*/

static void prvInitialiseNewQueue( const UBaseType_t uxQueueLength, const UBaseType_t uxItemSize, uint8_t *pucQueueStorage, const uint8_t ucQueueType, Queue_t *pxNewQueue )
{
 8002caa:	b580      	push	{r7, lr}
 8002cac:	b084      	sub	sp, #16
 8002cae:	af00      	add	r7, sp, #0
 8002cb0:	60f8      	str	r0, [r7, #12]
 8002cb2:	60b9      	str	r1, [r7, #8]
 8002cb4:	607a      	str	r2, [r7, #4]
 8002cb6:	70fb      	strb	r3, [r7, #3]
	/* Remove compiler warnings about unused parameters should
	configUSE_TRACE_FACILITY not be set to 1. */
	( void ) ucQueueType;

	if( uxItemSize == ( UBaseType_t ) 0 )
 8002cb8:	68bb      	ldr	r3, [r7, #8]
 8002cba:	2b00      	cmp	r3, #0
 8002cbc:	d103      	bne.n	8002cc6 <prvInitialiseNewQueue+0x1c>
	{
		/* No RAM was allocated for the queue storage area, but PC head cannot
		be set to NULL because NULL is used as a key to say the queue is used as
		a mutex.  Therefore just set pcHead to point to the queue as a benign
		value that is known to be within the memory map. */
		pxNewQueue->pcHead = ( int8_t * ) pxNewQueue;
 8002cbe:	69bb      	ldr	r3, [r7, #24]
 8002cc0:	69ba      	ldr	r2, [r7, #24]
 8002cc2:	601a      	str	r2, [r3, #0]
 8002cc4:	e002      	b.n	8002ccc <prvInitialiseNewQueue+0x22>
	}
	else
	{
		/* Set the head to the start of the queue storage area. */
		pxNewQueue->pcHead = ( int8_t * ) pucQueueStorage;
 8002cc6:	69bb      	ldr	r3, [r7, #24]
 8002cc8:	687a      	ldr	r2, [r7, #4]
 8002cca:	601a      	str	r2, [r3, #0]
	}

	/* Initialise the queue members as described where the queue type is
	defined. */
	pxNewQueue->uxLength = uxQueueLength;
 8002ccc:	69bb      	ldr	r3, [r7, #24]
 8002cce:	68fa      	ldr	r2, [r7, #12]
 8002cd0:	63da      	str	r2, [r3, #60]	; 0x3c
	pxNewQueue->uxItemSize = uxItemSize;
 8002cd2:	69bb      	ldr	r3, [r7, #24]
 8002cd4:	68ba      	ldr	r2, [r7, #8]
 8002cd6:	641a      	str	r2, [r3, #64]	; 0x40
	( void ) xQueueGenericReset( pxNewQueue, pdTRUE );
 8002cd8:	2101      	movs	r1, #1
 8002cda:	69b8      	ldr	r0, [r7, #24]
 8002cdc:	f7ff fece 	bl	8002a7c <xQueueGenericReset>
		pxNewQueue->pxQueueSetContainer = NULL;
	}
	#endif /* configUSE_QUEUE_SETS */

	traceQUEUE_CREATE( pxNewQueue );
}
 8002ce0:	bf00      	nop
 8002ce2:	3710      	adds	r7, #16
 8002ce4:	46bd      	mov	sp, r7
 8002ce6:	bd80      	pop	{r7, pc}

08002ce8 <xQueueGenericSend>:

#endif /* ( ( configUSE_COUNTING_SEMAPHORES == 1 ) && ( configSUPPORT_DYNAMIC_ALLOCATION == 1 ) ) */
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericSend( QueueHandle_t xQueue, const void * const pvItemToQueue, TickType_t xTicksToWait, const BaseType_t xCopyPosition )
{
 8002ce8:	b580      	push	{r7, lr}
 8002cea:	b08e      	sub	sp, #56	; 0x38
 8002cec:	af00      	add	r7, sp, #0
 8002cee:	60f8      	str	r0, [r7, #12]
 8002cf0:	60b9      	str	r1, [r7, #8]
 8002cf2:	607a      	str	r2, [r7, #4]
 8002cf4:	603b      	str	r3, [r7, #0]
BaseType_t xEntryTimeSet = pdFALSE, xYieldRequired;
 8002cf6:	2300      	movs	r3, #0
 8002cf8:	637b      	str	r3, [r7, #52]	; 0x34
TimeOut_t xTimeOut;
Queue_t * const pxQueue = ( Queue_t * ) xQueue;
 8002cfa:	68fb      	ldr	r3, [r7, #12]
 8002cfc:	633b      	str	r3, [r7, #48]	; 0x30

	configASSERT( pxQueue );
 8002cfe:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8002d00:	2b00      	cmp	r3, #0
 8002d02:	d109      	bne.n	8002d18 <xQueueGenericSend+0x30>
 8002d04:	f04f 0350 	mov.w	r3, #80	; 0x50
 8002d08:	f383 8811 	msr	BASEPRI, r3
 8002d0c:	f3bf 8f6f 	isb	sy
 8002d10:	f3bf 8f4f 	dsb	sy
 8002d14:	62bb      	str	r3, [r7, #40]	; 0x28
 8002d16:	e7fe      	b.n	8002d16 <xQueueGenericSend+0x2e>
	configASSERT( !( ( pvItemToQueue == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
 8002d18:	68bb      	ldr	r3, [r7, #8]
 8002d1a:	2b00      	cmp	r3, #0
 8002d1c:	d103      	bne.n	8002d26 <xQueueGenericSend+0x3e>
 8002d1e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8002d20:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002d22:	2b00      	cmp	r3, #0
 8002d24:	d101      	bne.n	8002d2a <xQueueGenericSend+0x42>
 8002d26:	2301      	movs	r3, #1
 8002d28:	e000      	b.n	8002d2c <xQueueGenericSend+0x44>
 8002d2a:	2300      	movs	r3, #0
 8002d2c:	2b00      	cmp	r3, #0
 8002d2e:	d109      	bne.n	8002d44 <xQueueGenericSend+0x5c>
 8002d30:	f04f 0350 	mov.w	r3, #80	; 0x50
 8002d34:	f383 8811 	msr	BASEPRI, r3
 8002d38:	f3bf 8f6f 	isb	sy
 8002d3c:	f3bf 8f4f 	dsb	sy
 8002d40:	627b      	str	r3, [r7, #36]	; 0x24
 8002d42:	e7fe      	b.n	8002d42 <xQueueGenericSend+0x5a>
	configASSERT( !( ( xCopyPosition == queueOVERWRITE ) && ( pxQueue->uxLength != 1 ) ) );
 8002d44:	683b      	ldr	r3, [r7, #0]
 8002d46:	2b02      	cmp	r3, #2
 8002d48:	d103      	bne.n	8002d52 <xQueueGenericSend+0x6a>
 8002d4a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8002d4c:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8002d4e:	2b01      	cmp	r3, #1
 8002d50:	d101      	bne.n	8002d56 <xQueueGenericSend+0x6e>
 8002d52:	2301      	movs	r3, #1
 8002d54:	e000      	b.n	8002d58 <xQueueGenericSend+0x70>
 8002d56:	2300      	movs	r3, #0
 8002d58:	2b00      	cmp	r3, #0
 8002d5a:	d109      	bne.n	8002d70 <xQueueGenericSend+0x88>
 8002d5c:	f04f 0350 	mov.w	r3, #80	; 0x50
 8002d60:	f383 8811 	msr	BASEPRI, r3
 8002d64:	f3bf 8f6f 	isb	sy
 8002d68:	f3bf 8f4f 	dsb	sy
 8002d6c:	623b      	str	r3, [r7, #32]
 8002d6e:	e7fe      	b.n	8002d6e <xQueueGenericSend+0x86>
	#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )
	{
		configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
 8002d70:	f001 f968 	bl	8004044 <xTaskGetSchedulerState>
 8002d74:	4603      	mov	r3, r0
 8002d76:	2b00      	cmp	r3, #0
 8002d78:	d102      	bne.n	8002d80 <xQueueGenericSend+0x98>
 8002d7a:	687b      	ldr	r3, [r7, #4]
 8002d7c:	2b00      	cmp	r3, #0
 8002d7e:	d101      	bne.n	8002d84 <xQueueGenericSend+0x9c>
 8002d80:	2301      	movs	r3, #1
 8002d82:	e000      	b.n	8002d86 <xQueueGenericSend+0x9e>
 8002d84:	2300      	movs	r3, #0
 8002d86:	2b00      	cmp	r3, #0
 8002d88:	d109      	bne.n	8002d9e <xQueueGenericSend+0xb6>
 8002d8a:	f04f 0350 	mov.w	r3, #80	; 0x50
 8002d8e:	f383 8811 	msr	BASEPRI, r3
 8002d92:	f3bf 8f6f 	isb	sy
 8002d96:	f3bf 8f4f 	dsb	sy
 8002d9a:	61fb      	str	r3, [r7, #28]
 8002d9c:	e7fe      	b.n	8002d9c <xQueueGenericSend+0xb4>
	/* This function relaxes the coding standard somewhat to allow return
	statements within the function itself.  This is done in the interest
	of execution time efficiency. */
	for( ;; )
	{
		taskENTER_CRITICAL();
 8002d9e:	f001 fb43 	bl	8004428 <vPortEnterCritical>
		{
			/* Is there room on the queue now?  The running task must be the
			highest priority task wanting to access the queue.  If the head item
			in the queue is to be overwritten then it does not matter if the
			queue is full. */
			if( ( pxQueue->uxMessagesWaiting < pxQueue->uxLength ) || ( xCopyPosition == queueOVERWRITE ) )
 8002da2:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8002da4:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8002da6:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8002da8:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8002daa:	429a      	cmp	r2, r3
 8002dac:	d302      	bcc.n	8002db4 <xQueueGenericSend+0xcc>
 8002dae:	683b      	ldr	r3, [r7, #0]
 8002db0:	2b02      	cmp	r3, #2
 8002db2:	d129      	bne.n	8002e08 <xQueueGenericSend+0x120>
			{
				traceQUEUE_SEND( pxQueue );
				xYieldRequired = prvCopyDataToQueue( pxQueue, pvItemToQueue, xCopyPosition );
 8002db4:	683a      	ldr	r2, [r7, #0]
 8002db6:	68b9      	ldr	r1, [r7, #8]
 8002db8:	6b38      	ldr	r0, [r7, #48]	; 0x30
 8002dba:	f000 fa7c 	bl	80032b6 <prvCopyDataToQueue>
 8002dbe:	62f8      	str	r0, [r7, #44]	; 0x2c
				}
				#else /* configUSE_QUEUE_SETS */
				{
					/* If there was a task waiting for data to arrive on the
					queue then unblock it now. */
					if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 8002dc0:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8002dc2:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002dc4:	2b00      	cmp	r3, #0
 8002dc6:	d010      	beq.n	8002dea <xQueueGenericSend+0x102>
					{
						if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 8002dc8:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8002dca:	3324      	adds	r3, #36	; 0x24
 8002dcc:	4618      	mov	r0, r3
 8002dce:	f000 ff7f 	bl	8003cd0 <xTaskRemoveFromEventList>
 8002dd2:	4603      	mov	r3, r0
 8002dd4:	2b00      	cmp	r3, #0
 8002dd6:	d013      	beq.n	8002e00 <xQueueGenericSend+0x118>
						{
							/* The unblocked task has a priority higher than
							our own so yield immediately.  Yes it is ok to do
							this from within the critical section - the kernel
							takes care of that. */
							queueYIELD_IF_USING_PREEMPTION();
 8002dd8:	4b3f      	ldr	r3, [pc, #252]	; (8002ed8 <xQueueGenericSend+0x1f0>)
 8002dda:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8002dde:	601a      	str	r2, [r3, #0]
 8002de0:	f3bf 8f4f 	dsb	sy
 8002de4:	f3bf 8f6f 	isb	sy
 8002de8:	e00a      	b.n	8002e00 <xQueueGenericSend+0x118>
						else
						{
							mtCOVERAGE_TEST_MARKER();
						}
					}
					else if( xYieldRequired != pdFALSE )
 8002dea:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8002dec:	2b00      	cmp	r3, #0
 8002dee:	d007      	beq.n	8002e00 <xQueueGenericSend+0x118>
					{
						/* This path is a special case that will only get
						executed if the task was holding multiple mutexes and
						the mutexes were given back in an order that is
						different to that in which they were taken. */
						queueYIELD_IF_USING_PREEMPTION();
 8002df0:	4b39      	ldr	r3, [pc, #228]	; (8002ed8 <xQueueGenericSend+0x1f0>)
 8002df2:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8002df6:	601a      	str	r2, [r3, #0]
 8002df8:	f3bf 8f4f 	dsb	sy
 8002dfc:	f3bf 8f6f 	isb	sy
						mtCOVERAGE_TEST_MARKER();
					}
				}
				#endif /* configUSE_QUEUE_SETS */

				taskEXIT_CRITICAL();
 8002e00:	f001 fb40 	bl	8004484 <vPortExitCritical>
				return pdPASS;
 8002e04:	2301      	movs	r3, #1
 8002e06:	e063      	b.n	8002ed0 <xQueueGenericSend+0x1e8>
			}
			else
			{
				if( xTicksToWait == ( TickType_t ) 0 )
 8002e08:	687b      	ldr	r3, [r7, #4]
 8002e0a:	2b00      	cmp	r3, #0
 8002e0c:	d103      	bne.n	8002e16 <xQueueGenericSend+0x12e>
				{
					/* The queue was full and no block time is specified (or
					the block time has expired) so leave now. */
					taskEXIT_CRITICAL();
 8002e0e:	f001 fb39 	bl	8004484 <vPortExitCritical>

					/* Return to the original privilege level before exiting
					the function. */
					traceQUEUE_SEND_FAILED( pxQueue );
					return errQUEUE_FULL;
 8002e12:	2300      	movs	r3, #0
 8002e14:	e05c      	b.n	8002ed0 <xQueueGenericSend+0x1e8>
				}
				else if( xEntryTimeSet == pdFALSE )
 8002e16:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8002e18:	2b00      	cmp	r3, #0
 8002e1a:	d106      	bne.n	8002e2a <xQueueGenericSend+0x142>
				{
					/* The queue was full and a block time was specified so
					configure the timeout structure. */
					vTaskInternalSetTimeOutState( &xTimeOut );
 8002e1c:	f107 0314 	add.w	r3, r7, #20
 8002e20:	4618      	mov	r0, r3
 8002e22:	f000 ffb7 	bl	8003d94 <vTaskInternalSetTimeOutState>
					xEntryTimeSet = pdTRUE;
 8002e26:	2301      	movs	r3, #1
 8002e28:	637b      	str	r3, [r7, #52]	; 0x34
					/* Entry time was already set. */
					mtCOVERAGE_TEST_MARKER();
				}
			}
		}
		taskEXIT_CRITICAL();
 8002e2a:	f001 fb2b 	bl	8004484 <vPortExitCritical>

		/* Interrupts and other tasks can send to and receive from the queue
		now the critical section has been exited. */

		vTaskSuspendAll();
 8002e2e:	f000 fd6b 	bl	8003908 <vTaskSuspendAll>
		prvLockQueue( pxQueue );
 8002e32:	f001 faf9 	bl	8004428 <vPortEnterCritical>
 8002e36:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8002e38:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
 8002e3c:	b25b      	sxtb	r3, r3
 8002e3e:	f1b3 3fff 	cmp.w	r3, #4294967295
 8002e42:	d103      	bne.n	8002e4c <xQueueGenericSend+0x164>
 8002e44:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8002e46:	2200      	movs	r2, #0
 8002e48:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 8002e4c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8002e4e:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 8002e52:	b25b      	sxtb	r3, r3
 8002e54:	f1b3 3fff 	cmp.w	r3, #4294967295
 8002e58:	d103      	bne.n	8002e62 <xQueueGenericSend+0x17a>
 8002e5a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8002e5c:	2200      	movs	r2, #0
 8002e5e:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
 8002e62:	f001 fb0f 	bl	8004484 <vPortExitCritical>

		/* Update the timeout state to see if it has expired yet. */
		if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
 8002e66:	1d3a      	adds	r2, r7, #4
 8002e68:	f107 0314 	add.w	r3, r7, #20
 8002e6c:	4611      	mov	r1, r2
 8002e6e:	4618      	mov	r0, r3
 8002e70:	f000 ffa6 	bl	8003dc0 <xTaskCheckForTimeOut>
 8002e74:	4603      	mov	r3, r0
 8002e76:	2b00      	cmp	r3, #0
 8002e78:	d124      	bne.n	8002ec4 <xQueueGenericSend+0x1dc>
		{
			if( prvIsQueueFull( pxQueue ) != pdFALSE )
 8002e7a:	6b38      	ldr	r0, [r7, #48]	; 0x30
 8002e7c:	f000 fb13 	bl	80034a6 <prvIsQueueFull>
 8002e80:	4603      	mov	r3, r0
 8002e82:	2b00      	cmp	r3, #0
 8002e84:	d018      	beq.n	8002eb8 <xQueueGenericSend+0x1d0>
			{
				traceBLOCKING_ON_QUEUE_SEND( pxQueue );
				vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToSend ), xTicksToWait );
 8002e86:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8002e88:	3310      	adds	r3, #16
 8002e8a:	687a      	ldr	r2, [r7, #4]
 8002e8c:	4611      	mov	r1, r2
 8002e8e:	4618      	mov	r0, r3
 8002e90:	f000 fefa 	bl	8003c88 <vTaskPlaceOnEventList>
				/* Unlocking the queue means queue events can effect the
				event list.  It is possible that interrupts occurring now
				remove this task from the event list again - but as the
				scheduler is suspended the task will go onto the pending
				ready last instead of the actual ready list. */
				prvUnlockQueue( pxQueue );
 8002e94:	6b38      	ldr	r0, [r7, #48]	; 0x30
 8002e96:	f000 fa9e 	bl	80033d6 <prvUnlockQueue>
				/* Resuming the scheduler will move tasks from the pending
				ready list into the ready list - so it is feasible that this
				task is already in a ready list before it yields - in which
				case the yield will not cause a context switch unless there
				is also a higher priority task in the pending ready list. */
				if( xTaskResumeAll() == pdFALSE )
 8002e9a:	f000 fd43 	bl	8003924 <xTaskResumeAll>
 8002e9e:	4603      	mov	r3, r0
 8002ea0:	2b00      	cmp	r3, #0
 8002ea2:	f47f af7c 	bne.w	8002d9e <xQueueGenericSend+0xb6>
				{
					portYIELD_WITHIN_API();
 8002ea6:	4b0c      	ldr	r3, [pc, #48]	; (8002ed8 <xQueueGenericSend+0x1f0>)
 8002ea8:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8002eac:	601a      	str	r2, [r3, #0]
 8002eae:	f3bf 8f4f 	dsb	sy
 8002eb2:	f3bf 8f6f 	isb	sy
 8002eb6:	e772      	b.n	8002d9e <xQueueGenericSend+0xb6>
				}
			}
			else
			{
				/* Try again. */
				prvUnlockQueue( pxQueue );
 8002eb8:	6b38      	ldr	r0, [r7, #48]	; 0x30
 8002eba:	f000 fa8c 	bl	80033d6 <prvUnlockQueue>
				( void ) xTaskResumeAll();
 8002ebe:	f000 fd31 	bl	8003924 <xTaskResumeAll>
 8002ec2:	e76c      	b.n	8002d9e <xQueueGenericSend+0xb6>
			}
		}
		else
		{
			/* The timeout has expired. */
			prvUnlockQueue( pxQueue );
 8002ec4:	6b38      	ldr	r0, [r7, #48]	; 0x30
 8002ec6:	f000 fa86 	bl	80033d6 <prvUnlockQueue>
			( void ) xTaskResumeAll();
 8002eca:	f000 fd2b 	bl	8003924 <xTaskResumeAll>

			traceQUEUE_SEND_FAILED( pxQueue );
			return errQUEUE_FULL;
 8002ece:	2300      	movs	r3, #0
		}
	}
}
 8002ed0:	4618      	mov	r0, r3
 8002ed2:	3738      	adds	r7, #56	; 0x38
 8002ed4:	46bd      	mov	sp, r7
 8002ed6:	bd80      	pop	{r7, pc}
 8002ed8:	e000ed04 	.word	0xe000ed04

08002edc <xQueueGenericSendFromISR>:
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericSendFromISR( QueueHandle_t xQueue, const void * const pvItemToQueue, BaseType_t * const pxHigherPriorityTaskWoken, const BaseType_t xCopyPosition )
{
 8002edc:	b580      	push	{r7, lr}
 8002ede:	b08e      	sub	sp, #56	; 0x38
 8002ee0:	af00      	add	r7, sp, #0
 8002ee2:	60f8      	str	r0, [r7, #12]
 8002ee4:	60b9      	str	r1, [r7, #8]
 8002ee6:	607a      	str	r2, [r7, #4]
 8002ee8:	603b      	str	r3, [r7, #0]
BaseType_t xReturn;
UBaseType_t uxSavedInterruptStatus;
Queue_t * const pxQueue = ( Queue_t * ) xQueue;
 8002eea:	68fb      	ldr	r3, [r7, #12]
 8002eec:	633b      	str	r3, [r7, #48]	; 0x30

	configASSERT( pxQueue );
 8002eee:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8002ef0:	2b00      	cmp	r3, #0
 8002ef2:	d109      	bne.n	8002f08 <xQueueGenericSendFromISR+0x2c>
 8002ef4:	f04f 0350 	mov.w	r3, #80	; 0x50
 8002ef8:	f383 8811 	msr	BASEPRI, r3
 8002efc:	f3bf 8f6f 	isb	sy
 8002f00:	f3bf 8f4f 	dsb	sy
 8002f04:	627b      	str	r3, [r7, #36]	; 0x24
 8002f06:	e7fe      	b.n	8002f06 <xQueueGenericSendFromISR+0x2a>
	configASSERT( !( ( pvItemToQueue == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
 8002f08:	68bb      	ldr	r3, [r7, #8]
 8002f0a:	2b00      	cmp	r3, #0
 8002f0c:	d103      	bne.n	8002f16 <xQueueGenericSendFromISR+0x3a>
 8002f0e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8002f10:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002f12:	2b00      	cmp	r3, #0
 8002f14:	d101      	bne.n	8002f1a <xQueueGenericSendFromISR+0x3e>
 8002f16:	2301      	movs	r3, #1
 8002f18:	e000      	b.n	8002f1c <xQueueGenericSendFromISR+0x40>
 8002f1a:	2300      	movs	r3, #0
 8002f1c:	2b00      	cmp	r3, #0
 8002f1e:	d109      	bne.n	8002f34 <xQueueGenericSendFromISR+0x58>
 8002f20:	f04f 0350 	mov.w	r3, #80	; 0x50
 8002f24:	f383 8811 	msr	BASEPRI, r3
 8002f28:	f3bf 8f6f 	isb	sy
 8002f2c:	f3bf 8f4f 	dsb	sy
 8002f30:	623b      	str	r3, [r7, #32]
 8002f32:	e7fe      	b.n	8002f32 <xQueueGenericSendFromISR+0x56>
	configASSERT( !( ( xCopyPosition == queueOVERWRITE ) && ( pxQueue->uxLength != 1 ) ) );
 8002f34:	683b      	ldr	r3, [r7, #0]
 8002f36:	2b02      	cmp	r3, #2
 8002f38:	d103      	bne.n	8002f42 <xQueueGenericSendFromISR+0x66>
 8002f3a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8002f3c:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8002f3e:	2b01      	cmp	r3, #1
 8002f40:	d101      	bne.n	8002f46 <xQueueGenericSendFromISR+0x6a>
 8002f42:	2301      	movs	r3, #1
 8002f44:	e000      	b.n	8002f48 <xQueueGenericSendFromISR+0x6c>
 8002f46:	2300      	movs	r3, #0
 8002f48:	2b00      	cmp	r3, #0
 8002f4a:	d109      	bne.n	8002f60 <xQueueGenericSendFromISR+0x84>
 8002f4c:	f04f 0350 	mov.w	r3, #80	; 0x50
 8002f50:	f383 8811 	msr	BASEPRI, r3
 8002f54:	f3bf 8f6f 	isb	sy
 8002f58:	f3bf 8f4f 	dsb	sy
 8002f5c:	61fb      	str	r3, [r7, #28]
 8002f5e:	e7fe      	b.n	8002f5e <xQueueGenericSendFromISR+0x82>
	that have been assigned a priority at or (logically) below the maximum
	system call	interrupt priority.  FreeRTOS maintains a separate interrupt
	safe API to ensure interrupt entry is as fast and as simple as possible.
	More information (albeit Cortex-M specific) is provided on the following
	link: http://www.freertos.org/RTOS-Cortex-M3-M4.html */
	portASSERT_IF_INTERRUPT_PRIORITY_INVALID();
 8002f60:	f001 fb1c 	bl	800459c <vPortValidateInterruptPriority>
	__asm volatile
 8002f64:	f3ef 8211 	mrs	r2, BASEPRI
 8002f68:	f04f 0350 	mov.w	r3, #80	; 0x50
 8002f6c:	f383 8811 	msr	BASEPRI, r3
 8002f70:	f3bf 8f6f 	isb	sy
 8002f74:	f3bf 8f4f 	dsb	sy
 8002f78:	61ba      	str	r2, [r7, #24]
 8002f7a:	617b      	str	r3, [r7, #20]
	return ulOriginalBASEPRI;
 8002f7c:	69bb      	ldr	r3, [r7, #24]
	/* Similar to xQueueGenericSend, except without blocking if there is no room
	in the queue.  Also don't directly wake a task that was blocked on a queue
	read, instead return a flag to say whether a context switch is required or
	not (i.e. has a task with a higher priority than us been woken by this
	post). */
	uxSavedInterruptStatus = portSET_INTERRUPT_MASK_FROM_ISR();
 8002f7e:	62fb      	str	r3, [r7, #44]	; 0x2c
	{
		if( ( pxQueue->uxMessagesWaiting < pxQueue->uxLength ) || ( xCopyPosition == queueOVERWRITE ) )
 8002f80:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8002f82:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8002f84:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8002f86:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8002f88:	429a      	cmp	r2, r3
 8002f8a:	d302      	bcc.n	8002f92 <xQueueGenericSendFromISR+0xb6>
 8002f8c:	683b      	ldr	r3, [r7, #0]
 8002f8e:	2b02      	cmp	r3, #2
 8002f90:	d12c      	bne.n	8002fec <xQueueGenericSendFromISR+0x110>
		{
			const int8_t cTxLock = pxQueue->cTxLock;
 8002f92:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8002f94:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 8002f98:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
			/* Semaphores use xQueueGiveFromISR(), so pxQueue will not be a
			semaphore or mutex.  That means prvCopyDataToQueue() cannot result
			in a task disinheriting a priority and prvCopyDataToQueue() can be
			called here even though the disinherit function does not check if
			the scheduler is suspended before accessing the ready lists. */
			( void ) prvCopyDataToQueue( pxQueue, pvItemToQueue, xCopyPosition );
 8002f9c:	683a      	ldr	r2, [r7, #0]
 8002f9e:	68b9      	ldr	r1, [r7, #8]
 8002fa0:	6b38      	ldr	r0, [r7, #48]	; 0x30
 8002fa2:	f000 f988 	bl	80032b6 <prvCopyDataToQueue>

			/* The event list is not altered if the queue is locked.  This will
			be done when the queue is unlocked later. */
			if( cTxLock == queueUNLOCKED )
 8002fa6:	f997 302b 	ldrsb.w	r3, [r7, #43]	; 0x2b
 8002faa:	f1b3 3fff 	cmp.w	r3, #4294967295
 8002fae:	d112      	bne.n	8002fd6 <xQueueGenericSendFromISR+0xfa>
						}
					}
				}
				#else /* configUSE_QUEUE_SETS */
				{
					if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 8002fb0:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8002fb2:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002fb4:	2b00      	cmp	r3, #0
 8002fb6:	d016      	beq.n	8002fe6 <xQueueGenericSendFromISR+0x10a>
					{
						if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 8002fb8:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8002fba:	3324      	adds	r3, #36	; 0x24
 8002fbc:	4618      	mov	r0, r3
 8002fbe:	f000 fe87 	bl	8003cd0 <xTaskRemoveFromEventList>
 8002fc2:	4603      	mov	r3, r0
 8002fc4:	2b00      	cmp	r3, #0
 8002fc6:	d00e      	beq.n	8002fe6 <xQueueGenericSendFromISR+0x10a>
						{
							/* The task waiting has a higher priority so record that a
							context	switch is required. */
							if( pxHigherPriorityTaskWoken != NULL )
 8002fc8:	687b      	ldr	r3, [r7, #4]
 8002fca:	2b00      	cmp	r3, #0
 8002fcc:	d00b      	beq.n	8002fe6 <xQueueGenericSendFromISR+0x10a>
							{
								*pxHigherPriorityTaskWoken = pdTRUE;
 8002fce:	687b      	ldr	r3, [r7, #4]
 8002fd0:	2201      	movs	r2, #1
 8002fd2:	601a      	str	r2, [r3, #0]
 8002fd4:	e007      	b.n	8002fe6 <xQueueGenericSendFromISR+0x10a>
			}
			else
			{
				/* Increment the lock count so the task that unlocks the queue
				knows that data was posted while it was locked. */
				pxQueue->cTxLock = ( int8_t ) ( cTxLock + 1 );
 8002fd6:	f897 302b 	ldrb.w	r3, [r7, #43]	; 0x2b
 8002fda:	3301      	adds	r3, #1
 8002fdc:	b2db      	uxtb	r3, r3
 8002fde:	b25a      	sxtb	r2, r3
 8002fe0:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8002fe2:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
			}

			xReturn = pdPASS;
 8002fe6:	2301      	movs	r3, #1
 8002fe8:	637b      	str	r3, [r7, #52]	; 0x34
		{
 8002fea:	e001      	b.n	8002ff0 <xQueueGenericSendFromISR+0x114>
		}
		else
		{
			traceQUEUE_SEND_FROM_ISR_FAILED( pxQueue );
			xReturn = errQUEUE_FULL;
 8002fec:	2300      	movs	r3, #0
 8002fee:	637b      	str	r3, [r7, #52]	; 0x34
 8002ff0:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8002ff2:	613b      	str	r3, [r7, #16]
	__asm volatile
 8002ff4:	693b      	ldr	r3, [r7, #16]
 8002ff6:	f383 8811 	msr	BASEPRI, r3
		}
	}
	portCLEAR_INTERRUPT_MASK_FROM_ISR( uxSavedInterruptStatus );

	return xReturn;
 8002ffa:	6b7b      	ldr	r3, [r7, #52]	; 0x34
}
 8002ffc:	4618      	mov	r0, r3
 8002ffe:	3738      	adds	r7, #56	; 0x38
 8003000:	46bd      	mov	sp, r7
 8003002:	bd80      	pop	{r7, pc}

08003004 <xQueueReceive>:
	return xReturn;
}
/*-----------------------------------------------------------*/

BaseType_t xQueueReceive( QueueHandle_t xQueue, void * const pvBuffer, TickType_t xTicksToWait )
{
 8003004:	b580      	push	{r7, lr}
 8003006:	b08c      	sub	sp, #48	; 0x30
 8003008:	af00      	add	r7, sp, #0
 800300a:	60f8      	str	r0, [r7, #12]
 800300c:	60b9      	str	r1, [r7, #8]
 800300e:	607a      	str	r2, [r7, #4]
BaseType_t xEntryTimeSet = pdFALSE;
 8003010:	2300      	movs	r3, #0
 8003012:	62fb      	str	r3, [r7, #44]	; 0x2c
TimeOut_t xTimeOut;
Queue_t * const pxQueue = ( Queue_t * ) xQueue;
 8003014:	68fb      	ldr	r3, [r7, #12]
 8003016:	62bb      	str	r3, [r7, #40]	; 0x28

	/* Check the pointer is not NULL. */
	configASSERT( ( pxQueue ) );
 8003018:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800301a:	2b00      	cmp	r3, #0
 800301c:	d109      	bne.n	8003032 <xQueueReceive+0x2e>
	__asm volatile
 800301e:	f04f 0350 	mov.w	r3, #80	; 0x50
 8003022:	f383 8811 	msr	BASEPRI, r3
 8003026:	f3bf 8f6f 	isb	sy
 800302a:	f3bf 8f4f 	dsb	sy
 800302e:	623b      	str	r3, [r7, #32]
 8003030:	e7fe      	b.n	8003030 <xQueueReceive+0x2c>

	/* The buffer into which data is received can only be NULL if the data size
	is zero (so no data is copied into the buffer. */
	configASSERT( !( ( ( pvBuffer ) == NULL ) && ( ( pxQueue )->uxItemSize != ( UBaseType_t ) 0U ) ) );
 8003032:	68bb      	ldr	r3, [r7, #8]
 8003034:	2b00      	cmp	r3, #0
 8003036:	d103      	bne.n	8003040 <xQueueReceive+0x3c>
 8003038:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800303a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800303c:	2b00      	cmp	r3, #0
 800303e:	d101      	bne.n	8003044 <xQueueReceive+0x40>
 8003040:	2301      	movs	r3, #1
 8003042:	e000      	b.n	8003046 <xQueueReceive+0x42>
 8003044:	2300      	movs	r3, #0
 8003046:	2b00      	cmp	r3, #0
 8003048:	d109      	bne.n	800305e <xQueueReceive+0x5a>
 800304a:	f04f 0350 	mov.w	r3, #80	; 0x50
 800304e:	f383 8811 	msr	BASEPRI, r3
 8003052:	f3bf 8f6f 	isb	sy
 8003056:	f3bf 8f4f 	dsb	sy
 800305a:	61fb      	str	r3, [r7, #28]
 800305c:	e7fe      	b.n	800305c <xQueueReceive+0x58>

	/* Cannot block if the scheduler is suspended. */
	#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )
	{
		configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
 800305e:	f000 fff1 	bl	8004044 <xTaskGetSchedulerState>
 8003062:	4603      	mov	r3, r0
 8003064:	2b00      	cmp	r3, #0
 8003066:	d102      	bne.n	800306e <xQueueReceive+0x6a>
 8003068:	687b      	ldr	r3, [r7, #4]
 800306a:	2b00      	cmp	r3, #0
 800306c:	d101      	bne.n	8003072 <xQueueReceive+0x6e>
 800306e:	2301      	movs	r3, #1
 8003070:	e000      	b.n	8003074 <xQueueReceive+0x70>
 8003072:	2300      	movs	r3, #0
 8003074:	2b00      	cmp	r3, #0
 8003076:	d109      	bne.n	800308c <xQueueReceive+0x88>
 8003078:	f04f 0350 	mov.w	r3, #80	; 0x50
 800307c:	f383 8811 	msr	BASEPRI, r3
 8003080:	f3bf 8f6f 	isb	sy
 8003084:	f3bf 8f4f 	dsb	sy
 8003088:	61bb      	str	r3, [r7, #24]
 800308a:	e7fe      	b.n	800308a <xQueueReceive+0x86>
	statements within the function itself.  This is done in the interest
	of execution time efficiency. */

	for( ;; )
	{
		taskENTER_CRITICAL();
 800308c:	f001 f9cc 	bl	8004428 <vPortEnterCritical>
		{
			const UBaseType_t uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 8003090:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8003092:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8003094:	627b      	str	r3, [r7, #36]	; 0x24

			/* Is there data in the queue now?  To be running the calling task
			must be the highest priority task wanting to access the queue. */
			if( uxMessagesWaiting > ( UBaseType_t ) 0 )
 8003096:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003098:	2b00      	cmp	r3, #0
 800309a:	d01f      	beq.n	80030dc <xQueueReceive+0xd8>
			{
				/* Data available, remove one item. */
				prvCopyDataFromQueue( pxQueue, pvBuffer );
 800309c:	68b9      	ldr	r1, [r7, #8]
 800309e:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 80030a0:	f000 f973 	bl	800338a <prvCopyDataFromQueue>
				traceQUEUE_RECEIVE( pxQueue );
				pxQueue->uxMessagesWaiting = uxMessagesWaiting - ( UBaseType_t ) 1;
 80030a4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80030a6:	1e5a      	subs	r2, r3, #1
 80030a8:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80030aa:	639a      	str	r2, [r3, #56]	; 0x38

				/* There is now space in the queue, were any tasks waiting to
				post to the queue?  If so, unblock the highest priority waiting
				task. */
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 80030ac:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80030ae:	691b      	ldr	r3, [r3, #16]
 80030b0:	2b00      	cmp	r3, #0
 80030b2:	d00f      	beq.n	80030d4 <xQueueReceive+0xd0>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 80030b4:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80030b6:	3310      	adds	r3, #16
 80030b8:	4618      	mov	r0, r3
 80030ba:	f000 fe09 	bl	8003cd0 <xTaskRemoveFromEventList>
 80030be:	4603      	mov	r3, r0
 80030c0:	2b00      	cmp	r3, #0
 80030c2:	d007      	beq.n	80030d4 <xQueueReceive+0xd0>
					{
						queueYIELD_IF_USING_PREEMPTION();
 80030c4:	4b3c      	ldr	r3, [pc, #240]	; (80031b8 <xQueueReceive+0x1b4>)
 80030c6:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 80030ca:	601a      	str	r2, [r3, #0]
 80030cc:	f3bf 8f4f 	dsb	sy
 80030d0:	f3bf 8f6f 	isb	sy
				else
				{
					mtCOVERAGE_TEST_MARKER();
				}

				taskEXIT_CRITICAL();
 80030d4:	f001 f9d6 	bl	8004484 <vPortExitCritical>
				return pdPASS;
 80030d8:	2301      	movs	r3, #1
 80030da:	e069      	b.n	80031b0 <xQueueReceive+0x1ac>
			}
			else
			{
				if( xTicksToWait == ( TickType_t ) 0 )
 80030dc:	687b      	ldr	r3, [r7, #4]
 80030de:	2b00      	cmp	r3, #0
 80030e0:	d103      	bne.n	80030ea <xQueueReceive+0xe6>
				{
					/* The queue was empty and no block time is specified (or
					the block time has expired) so leave now. */
					taskEXIT_CRITICAL();
 80030e2:	f001 f9cf 	bl	8004484 <vPortExitCritical>
					traceQUEUE_RECEIVE_FAILED( pxQueue );
					return errQUEUE_EMPTY;
 80030e6:	2300      	movs	r3, #0
 80030e8:	e062      	b.n	80031b0 <xQueueReceive+0x1ac>
				}
				else if( xEntryTimeSet == pdFALSE )
 80030ea:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80030ec:	2b00      	cmp	r3, #0
 80030ee:	d106      	bne.n	80030fe <xQueueReceive+0xfa>
				{
					/* The queue was empty and a block time was specified so
					configure the timeout structure. */
					vTaskInternalSetTimeOutState( &xTimeOut );
 80030f0:	f107 0310 	add.w	r3, r7, #16
 80030f4:	4618      	mov	r0, r3
 80030f6:	f000 fe4d 	bl	8003d94 <vTaskInternalSetTimeOutState>
					xEntryTimeSet = pdTRUE;
 80030fa:	2301      	movs	r3, #1
 80030fc:	62fb      	str	r3, [r7, #44]	; 0x2c
					/* Entry time was already set. */
					mtCOVERAGE_TEST_MARKER();
				}
			}
		}
		taskEXIT_CRITICAL();
 80030fe:	f001 f9c1 	bl	8004484 <vPortExitCritical>

		/* Interrupts and other tasks can send to and receive from the queue
		now the critical section has been exited. */

		vTaskSuspendAll();
 8003102:	f000 fc01 	bl	8003908 <vTaskSuspendAll>
		prvLockQueue( pxQueue );
 8003106:	f001 f98f 	bl	8004428 <vPortEnterCritical>
 800310a:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800310c:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
 8003110:	b25b      	sxtb	r3, r3
 8003112:	f1b3 3fff 	cmp.w	r3, #4294967295
 8003116:	d103      	bne.n	8003120 <xQueueReceive+0x11c>
 8003118:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800311a:	2200      	movs	r2, #0
 800311c:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 8003120:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8003122:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 8003126:	b25b      	sxtb	r3, r3
 8003128:	f1b3 3fff 	cmp.w	r3, #4294967295
 800312c:	d103      	bne.n	8003136 <xQueueReceive+0x132>
 800312e:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8003130:	2200      	movs	r2, #0
 8003132:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
 8003136:	f001 f9a5 	bl	8004484 <vPortExitCritical>

		/* Update the timeout state to see if it has expired yet. */
		if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
 800313a:	1d3a      	adds	r2, r7, #4
 800313c:	f107 0310 	add.w	r3, r7, #16
 8003140:	4611      	mov	r1, r2
 8003142:	4618      	mov	r0, r3
 8003144:	f000 fe3c 	bl	8003dc0 <xTaskCheckForTimeOut>
 8003148:	4603      	mov	r3, r0
 800314a:	2b00      	cmp	r3, #0
 800314c:	d123      	bne.n	8003196 <xQueueReceive+0x192>
		{
			/* The timeout has not expired.  If the queue is still empty place
			the task on the list of tasks waiting to receive from the queue. */
			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 800314e:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 8003150:	f000 f993 	bl	800347a <prvIsQueueEmpty>
 8003154:	4603      	mov	r3, r0
 8003156:	2b00      	cmp	r3, #0
 8003158:	d017      	beq.n	800318a <xQueueReceive+0x186>
			{
				traceBLOCKING_ON_QUEUE_RECEIVE( pxQueue );
				vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToReceive ), xTicksToWait );
 800315a:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800315c:	3324      	adds	r3, #36	; 0x24
 800315e:	687a      	ldr	r2, [r7, #4]
 8003160:	4611      	mov	r1, r2
 8003162:	4618      	mov	r0, r3
 8003164:	f000 fd90 	bl	8003c88 <vTaskPlaceOnEventList>
				prvUnlockQueue( pxQueue );
 8003168:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 800316a:	f000 f934 	bl	80033d6 <prvUnlockQueue>
				if( xTaskResumeAll() == pdFALSE )
 800316e:	f000 fbd9 	bl	8003924 <xTaskResumeAll>
 8003172:	4603      	mov	r3, r0
 8003174:	2b00      	cmp	r3, #0
 8003176:	d189      	bne.n	800308c <xQueueReceive+0x88>
				{
					portYIELD_WITHIN_API();
 8003178:	4b0f      	ldr	r3, [pc, #60]	; (80031b8 <xQueueReceive+0x1b4>)
 800317a:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800317e:	601a      	str	r2, [r3, #0]
 8003180:	f3bf 8f4f 	dsb	sy
 8003184:	f3bf 8f6f 	isb	sy
 8003188:	e780      	b.n	800308c <xQueueReceive+0x88>
			}
			else
			{
				/* The queue contains data again.  Loop back to try and read the
				data. */
				prvUnlockQueue( pxQueue );
 800318a:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 800318c:	f000 f923 	bl	80033d6 <prvUnlockQueue>
				( void ) xTaskResumeAll();
 8003190:	f000 fbc8 	bl	8003924 <xTaskResumeAll>
 8003194:	e77a      	b.n	800308c <xQueueReceive+0x88>
		}
		else
		{
			/* Timed out.  If there is no data in the queue exit, otherwise loop
			back and attempt to read the data. */
			prvUnlockQueue( pxQueue );
 8003196:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 8003198:	f000 f91d 	bl	80033d6 <prvUnlockQueue>
			( void ) xTaskResumeAll();
 800319c:	f000 fbc2 	bl	8003924 <xTaskResumeAll>

			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 80031a0:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 80031a2:	f000 f96a 	bl	800347a <prvIsQueueEmpty>
 80031a6:	4603      	mov	r3, r0
 80031a8:	2b00      	cmp	r3, #0
 80031aa:	f43f af6f 	beq.w	800308c <xQueueReceive+0x88>
			{
				traceQUEUE_RECEIVE_FAILED( pxQueue );
				return errQUEUE_EMPTY;
 80031ae:	2300      	movs	r3, #0
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
	}
}
 80031b0:	4618      	mov	r0, r3
 80031b2:	3730      	adds	r7, #48	; 0x30
 80031b4:	46bd      	mov	sp, r7
 80031b6:	bd80      	pop	{r7, pc}
 80031b8:	e000ed04 	.word	0xe000ed04

080031bc <xQueueReceiveFromISR>:
	}
}
/*-----------------------------------------------------------*/

BaseType_t xQueueReceiveFromISR( QueueHandle_t xQueue, void * const pvBuffer, BaseType_t * const pxHigherPriorityTaskWoken )
{
 80031bc:	b580      	push	{r7, lr}
 80031be:	b08e      	sub	sp, #56	; 0x38
 80031c0:	af00      	add	r7, sp, #0
 80031c2:	60f8      	str	r0, [r7, #12]
 80031c4:	60b9      	str	r1, [r7, #8]
 80031c6:	607a      	str	r2, [r7, #4]
BaseType_t xReturn;
UBaseType_t uxSavedInterruptStatus;
Queue_t * const pxQueue = ( Queue_t * ) xQueue;
 80031c8:	68fb      	ldr	r3, [r7, #12]
 80031ca:	633b      	str	r3, [r7, #48]	; 0x30

	configASSERT( pxQueue );
 80031cc:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80031ce:	2b00      	cmp	r3, #0
 80031d0:	d109      	bne.n	80031e6 <xQueueReceiveFromISR+0x2a>
 80031d2:	f04f 0350 	mov.w	r3, #80	; 0x50
 80031d6:	f383 8811 	msr	BASEPRI, r3
 80031da:	f3bf 8f6f 	isb	sy
 80031de:	f3bf 8f4f 	dsb	sy
 80031e2:	623b      	str	r3, [r7, #32]
 80031e4:	e7fe      	b.n	80031e4 <xQueueReceiveFromISR+0x28>
	configASSERT( !( ( pvBuffer == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
 80031e6:	68bb      	ldr	r3, [r7, #8]
 80031e8:	2b00      	cmp	r3, #0
 80031ea:	d103      	bne.n	80031f4 <xQueueReceiveFromISR+0x38>
 80031ec:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80031ee:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80031f0:	2b00      	cmp	r3, #0
 80031f2:	d101      	bne.n	80031f8 <xQueueReceiveFromISR+0x3c>
 80031f4:	2301      	movs	r3, #1
 80031f6:	e000      	b.n	80031fa <xQueueReceiveFromISR+0x3e>
 80031f8:	2300      	movs	r3, #0
 80031fa:	2b00      	cmp	r3, #0
 80031fc:	d109      	bne.n	8003212 <xQueueReceiveFromISR+0x56>
 80031fe:	f04f 0350 	mov.w	r3, #80	; 0x50
 8003202:	f383 8811 	msr	BASEPRI, r3
 8003206:	f3bf 8f6f 	isb	sy
 800320a:	f3bf 8f4f 	dsb	sy
 800320e:	61fb      	str	r3, [r7, #28]
 8003210:	e7fe      	b.n	8003210 <xQueueReceiveFromISR+0x54>
	that have been assigned a priority at or (logically) below the maximum
	system call	interrupt priority.  FreeRTOS maintains a separate interrupt
	safe API to ensure interrupt entry is as fast and as simple as possible.
	More information (albeit Cortex-M specific) is provided on the following
	link: http://www.freertos.org/RTOS-Cortex-M3-M4.html */
	portASSERT_IF_INTERRUPT_PRIORITY_INVALID();
 8003212:	f001 f9c3 	bl	800459c <vPortValidateInterruptPriority>
	__asm volatile
 8003216:	f3ef 8211 	mrs	r2, BASEPRI
 800321a:	f04f 0350 	mov.w	r3, #80	; 0x50
 800321e:	f383 8811 	msr	BASEPRI, r3
 8003222:	f3bf 8f6f 	isb	sy
 8003226:	f3bf 8f4f 	dsb	sy
 800322a:	61ba      	str	r2, [r7, #24]
 800322c:	617b      	str	r3, [r7, #20]
	return ulOriginalBASEPRI;
 800322e:	69bb      	ldr	r3, [r7, #24]

	uxSavedInterruptStatus = portSET_INTERRUPT_MASK_FROM_ISR();
 8003230:	62fb      	str	r3, [r7, #44]	; 0x2c
	{
		const UBaseType_t uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 8003232:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8003234:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8003236:	62bb      	str	r3, [r7, #40]	; 0x28

		/* Cannot block in an ISR, so check there is data available. */
		if( uxMessagesWaiting > ( UBaseType_t ) 0 )
 8003238:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800323a:	2b00      	cmp	r3, #0
 800323c:	d02f      	beq.n	800329e <xQueueReceiveFromISR+0xe2>
		{
			const int8_t cRxLock = pxQueue->cRxLock;
 800323e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8003240:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
 8003244:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27

			traceQUEUE_RECEIVE_FROM_ISR( pxQueue );

			prvCopyDataFromQueue( pxQueue, pvBuffer );
 8003248:	68b9      	ldr	r1, [r7, #8]
 800324a:	6b38      	ldr	r0, [r7, #48]	; 0x30
 800324c:	f000 f89d 	bl	800338a <prvCopyDataFromQueue>
			pxQueue->uxMessagesWaiting = uxMessagesWaiting - ( UBaseType_t ) 1;
 8003250:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8003252:	1e5a      	subs	r2, r3, #1
 8003254:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8003256:	639a      	str	r2, [r3, #56]	; 0x38

			/* If the queue is locked the event list will not be modified.
			Instead update the lock count so the task that unlocks the queue
			will know that an ISR has removed data while the queue was
			locked. */
			if( cRxLock == queueUNLOCKED )
 8003258:	f997 3027 	ldrsb.w	r3, [r7, #39]	; 0x27
 800325c:	f1b3 3fff 	cmp.w	r3, #4294967295
 8003260:	d112      	bne.n	8003288 <xQueueReceiveFromISR+0xcc>
			{
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 8003262:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8003264:	691b      	ldr	r3, [r3, #16]
 8003266:	2b00      	cmp	r3, #0
 8003268:	d016      	beq.n	8003298 <xQueueReceiveFromISR+0xdc>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 800326a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800326c:	3310      	adds	r3, #16
 800326e:	4618      	mov	r0, r3
 8003270:	f000 fd2e 	bl	8003cd0 <xTaskRemoveFromEventList>
 8003274:	4603      	mov	r3, r0
 8003276:	2b00      	cmp	r3, #0
 8003278:	d00e      	beq.n	8003298 <xQueueReceiveFromISR+0xdc>
					{
						/* The task waiting has a higher priority than us so
						force a context switch. */
						if( pxHigherPriorityTaskWoken != NULL )
 800327a:	687b      	ldr	r3, [r7, #4]
 800327c:	2b00      	cmp	r3, #0
 800327e:	d00b      	beq.n	8003298 <xQueueReceiveFromISR+0xdc>
						{
							*pxHigherPriorityTaskWoken = pdTRUE;
 8003280:	687b      	ldr	r3, [r7, #4]
 8003282:	2201      	movs	r2, #1
 8003284:	601a      	str	r2, [r3, #0]
 8003286:	e007      	b.n	8003298 <xQueueReceiveFromISR+0xdc>
			}
			else
			{
				/* Increment the lock count so the task that unlocks the queue
				knows that data was removed while it was locked. */
				pxQueue->cRxLock = ( int8_t ) ( cRxLock + 1 );
 8003288:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 800328c:	3301      	adds	r3, #1
 800328e:	b2db      	uxtb	r3, r3
 8003290:	b25a      	sxtb	r2, r3
 8003292:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8003294:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
			}

			xReturn = pdPASS;
 8003298:	2301      	movs	r3, #1
 800329a:	637b      	str	r3, [r7, #52]	; 0x34
 800329c:	e001      	b.n	80032a2 <xQueueReceiveFromISR+0xe6>
		}
		else
		{
			xReturn = pdFAIL;
 800329e:	2300      	movs	r3, #0
 80032a0:	637b      	str	r3, [r7, #52]	; 0x34
 80032a2:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80032a4:	613b      	str	r3, [r7, #16]
	__asm volatile
 80032a6:	693b      	ldr	r3, [r7, #16]
 80032a8:	f383 8811 	msr	BASEPRI, r3
			traceQUEUE_RECEIVE_FROM_ISR_FAILED( pxQueue );
		}
	}
	portCLEAR_INTERRUPT_MASK_FROM_ISR( uxSavedInterruptStatus );

	return xReturn;
 80032ac:	6b7b      	ldr	r3, [r7, #52]	; 0x34
}
 80032ae:	4618      	mov	r0, r3
 80032b0:	3738      	adds	r7, #56	; 0x38
 80032b2:	46bd      	mov	sp, r7
 80032b4:	bd80      	pop	{r7, pc}

080032b6 <prvCopyDataToQueue>:

#endif /* configUSE_MUTEXES */
/*-----------------------------------------------------------*/

static BaseType_t prvCopyDataToQueue( Queue_t * const pxQueue, const void *pvItemToQueue, const BaseType_t xPosition )
{
 80032b6:	b580      	push	{r7, lr}
 80032b8:	b086      	sub	sp, #24
 80032ba:	af00      	add	r7, sp, #0
 80032bc:	60f8      	str	r0, [r7, #12]
 80032be:	60b9      	str	r1, [r7, #8]
 80032c0:	607a      	str	r2, [r7, #4]
BaseType_t xReturn = pdFALSE;
 80032c2:	2300      	movs	r3, #0
 80032c4:	617b      	str	r3, [r7, #20]
UBaseType_t uxMessagesWaiting;

	/* This function is called from a critical section. */

	uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 80032c6:	68fb      	ldr	r3, [r7, #12]
 80032c8:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80032ca:	613b      	str	r3, [r7, #16]

	if( pxQueue->uxItemSize == ( UBaseType_t ) 0 )
 80032cc:	68fb      	ldr	r3, [r7, #12]
 80032ce:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80032d0:	2b00      	cmp	r3, #0
 80032d2:	d10d      	bne.n	80032f0 <prvCopyDataToQueue+0x3a>
	{
		#if ( configUSE_MUTEXES == 1 )
		{
			if( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX )
 80032d4:	68fb      	ldr	r3, [r7, #12]
 80032d6:	681b      	ldr	r3, [r3, #0]
 80032d8:	2b00      	cmp	r3, #0
 80032da:	d14d      	bne.n	8003378 <prvCopyDataToQueue+0xc2>
			{
				/* The mutex is no longer being held. */
				xReturn = xTaskPriorityDisinherit( ( void * ) pxQueue->pxMutexHolder );
 80032dc:	68fb      	ldr	r3, [r7, #12]
 80032de:	685b      	ldr	r3, [r3, #4]
 80032e0:	4618      	mov	r0, r3
 80032e2:	f000 fecd 	bl	8004080 <xTaskPriorityDisinherit>
 80032e6:	6178      	str	r0, [r7, #20]
				pxQueue->pxMutexHolder = NULL;
 80032e8:	68fb      	ldr	r3, [r7, #12]
 80032ea:	2200      	movs	r2, #0
 80032ec:	605a      	str	r2, [r3, #4]
 80032ee:	e043      	b.n	8003378 <prvCopyDataToQueue+0xc2>
				mtCOVERAGE_TEST_MARKER();
			}
		}
		#endif /* configUSE_MUTEXES */
	}
	else if( xPosition == queueSEND_TO_BACK )
 80032f0:	687b      	ldr	r3, [r7, #4]
 80032f2:	2b00      	cmp	r3, #0
 80032f4:	d119      	bne.n	800332a <prvCopyDataToQueue+0x74>
	{
		( void ) memcpy( ( void * ) pxQueue->pcWriteTo, pvItemToQueue, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e418 MISRA exception as the casts are only redundant for some ports, plus previous logic ensures a null pointer can only be passed to memcpy() if the copy size is 0. */
 80032f6:	68fb      	ldr	r3, [r7, #12]
 80032f8:	6898      	ldr	r0, [r3, #8]
 80032fa:	68fb      	ldr	r3, [r7, #12]
 80032fc:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80032fe:	461a      	mov	r2, r3
 8003300:	68b9      	ldr	r1, [r7, #8]
 8003302:	f001 fb85 	bl	8004a10 <memcpy>
		pxQueue->pcWriteTo += pxQueue->uxItemSize;
 8003306:	68fb      	ldr	r3, [r7, #12]
 8003308:	689a      	ldr	r2, [r3, #8]
 800330a:	68fb      	ldr	r3, [r7, #12]
 800330c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800330e:	441a      	add	r2, r3
 8003310:	68fb      	ldr	r3, [r7, #12]
 8003312:	609a      	str	r2, [r3, #8]
		if( pxQueue->pcWriteTo >= pxQueue->pcTail ) /*lint !e946 MISRA exception justified as comparison of pointers is the cleanest solution. */
 8003314:	68fb      	ldr	r3, [r7, #12]
 8003316:	689a      	ldr	r2, [r3, #8]
 8003318:	68fb      	ldr	r3, [r7, #12]
 800331a:	685b      	ldr	r3, [r3, #4]
 800331c:	429a      	cmp	r2, r3
 800331e:	d32b      	bcc.n	8003378 <prvCopyDataToQueue+0xc2>
		{
			pxQueue->pcWriteTo = pxQueue->pcHead;
 8003320:	68fb      	ldr	r3, [r7, #12]
 8003322:	681a      	ldr	r2, [r3, #0]
 8003324:	68fb      	ldr	r3, [r7, #12]
 8003326:	609a      	str	r2, [r3, #8]
 8003328:	e026      	b.n	8003378 <prvCopyDataToQueue+0xc2>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	else
	{
		( void ) memcpy( ( void * ) pxQueue->u.pcReadFrom, pvItemToQueue, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 800332a:	68fb      	ldr	r3, [r7, #12]
 800332c:	68d8      	ldr	r0, [r3, #12]
 800332e:	68fb      	ldr	r3, [r7, #12]
 8003330:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003332:	461a      	mov	r2, r3
 8003334:	68b9      	ldr	r1, [r7, #8]
 8003336:	f001 fb6b 	bl	8004a10 <memcpy>
		pxQueue->u.pcReadFrom -= pxQueue->uxItemSize;
 800333a:	68fb      	ldr	r3, [r7, #12]
 800333c:	68da      	ldr	r2, [r3, #12]
 800333e:	68fb      	ldr	r3, [r7, #12]
 8003340:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003342:	425b      	negs	r3, r3
 8003344:	441a      	add	r2, r3
 8003346:	68fb      	ldr	r3, [r7, #12]
 8003348:	60da      	str	r2, [r3, #12]
		if( pxQueue->u.pcReadFrom < pxQueue->pcHead ) /*lint !e946 MISRA exception justified as comparison of pointers is the cleanest solution. */
 800334a:	68fb      	ldr	r3, [r7, #12]
 800334c:	68da      	ldr	r2, [r3, #12]
 800334e:	68fb      	ldr	r3, [r7, #12]
 8003350:	681b      	ldr	r3, [r3, #0]
 8003352:	429a      	cmp	r2, r3
 8003354:	d207      	bcs.n	8003366 <prvCopyDataToQueue+0xb0>
		{
			pxQueue->u.pcReadFrom = ( pxQueue->pcTail - pxQueue->uxItemSize );
 8003356:	68fb      	ldr	r3, [r7, #12]
 8003358:	685a      	ldr	r2, [r3, #4]
 800335a:	68fb      	ldr	r3, [r7, #12]
 800335c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800335e:	425b      	negs	r3, r3
 8003360:	441a      	add	r2, r3
 8003362:	68fb      	ldr	r3, [r7, #12]
 8003364:	60da      	str	r2, [r3, #12]
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}

		if( xPosition == queueOVERWRITE )
 8003366:	687b      	ldr	r3, [r7, #4]
 8003368:	2b02      	cmp	r3, #2
 800336a:	d105      	bne.n	8003378 <prvCopyDataToQueue+0xc2>
		{
			if( uxMessagesWaiting > ( UBaseType_t ) 0 )
 800336c:	693b      	ldr	r3, [r7, #16]
 800336e:	2b00      	cmp	r3, #0
 8003370:	d002      	beq.n	8003378 <prvCopyDataToQueue+0xc2>
			{
				/* An item is not being added but overwritten, so subtract
				one from the recorded number of items in the queue so when
				one is added again below the number of recorded items remains
				correct. */
				--uxMessagesWaiting;
 8003372:	693b      	ldr	r3, [r7, #16]
 8003374:	3b01      	subs	r3, #1
 8003376:	613b      	str	r3, [r7, #16]
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}

	pxQueue->uxMessagesWaiting = uxMessagesWaiting + ( UBaseType_t ) 1;
 8003378:	693b      	ldr	r3, [r7, #16]
 800337a:	1c5a      	adds	r2, r3, #1
 800337c:	68fb      	ldr	r3, [r7, #12]
 800337e:	639a      	str	r2, [r3, #56]	; 0x38

	return xReturn;
 8003380:	697b      	ldr	r3, [r7, #20]
}
 8003382:	4618      	mov	r0, r3
 8003384:	3718      	adds	r7, #24
 8003386:	46bd      	mov	sp, r7
 8003388:	bd80      	pop	{r7, pc}

0800338a <prvCopyDataFromQueue>:
/*-----------------------------------------------------------*/

static void prvCopyDataFromQueue( Queue_t * const pxQueue, void * const pvBuffer )
{
 800338a:	b580      	push	{r7, lr}
 800338c:	b082      	sub	sp, #8
 800338e:	af00      	add	r7, sp, #0
 8003390:	6078      	str	r0, [r7, #4]
 8003392:	6039      	str	r1, [r7, #0]
	if( pxQueue->uxItemSize != ( UBaseType_t ) 0 )
 8003394:	687b      	ldr	r3, [r7, #4]
 8003396:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003398:	2b00      	cmp	r3, #0
 800339a:	d018      	beq.n	80033ce <prvCopyDataFromQueue+0x44>
	{
		pxQueue->u.pcReadFrom += pxQueue->uxItemSize;
 800339c:	687b      	ldr	r3, [r7, #4]
 800339e:	68da      	ldr	r2, [r3, #12]
 80033a0:	687b      	ldr	r3, [r7, #4]
 80033a2:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80033a4:	441a      	add	r2, r3
 80033a6:	687b      	ldr	r3, [r7, #4]
 80033a8:	60da      	str	r2, [r3, #12]
		if( pxQueue->u.pcReadFrom >= pxQueue->pcTail ) /*lint !e946 MISRA exception justified as use of the relational operator is the cleanest solutions. */
 80033aa:	687b      	ldr	r3, [r7, #4]
 80033ac:	68da      	ldr	r2, [r3, #12]
 80033ae:	687b      	ldr	r3, [r7, #4]
 80033b0:	685b      	ldr	r3, [r3, #4]
 80033b2:	429a      	cmp	r2, r3
 80033b4:	d303      	bcc.n	80033be <prvCopyDataFromQueue+0x34>
		{
			pxQueue->u.pcReadFrom = pxQueue->pcHead;
 80033b6:	687b      	ldr	r3, [r7, #4]
 80033b8:	681a      	ldr	r2, [r3, #0]
 80033ba:	687b      	ldr	r3, [r7, #4]
 80033bc:	60da      	str	r2, [r3, #12]
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
		( void ) memcpy( ( void * ) pvBuffer, ( void * ) pxQueue->u.pcReadFrom, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e418 MISRA exception as the casts are only redundant for some ports.  Also previous logic ensures a null pointer can only be passed to memcpy() when the count is 0. */
 80033be:	687b      	ldr	r3, [r7, #4]
 80033c0:	68d9      	ldr	r1, [r3, #12]
 80033c2:	687b      	ldr	r3, [r7, #4]
 80033c4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80033c6:	461a      	mov	r2, r3
 80033c8:	6838      	ldr	r0, [r7, #0]
 80033ca:	f001 fb21 	bl	8004a10 <memcpy>
	}
}
 80033ce:	bf00      	nop
 80033d0:	3708      	adds	r7, #8
 80033d2:	46bd      	mov	sp, r7
 80033d4:	bd80      	pop	{r7, pc}

080033d6 <prvUnlockQueue>:
/*-----------------------------------------------------------*/

static void prvUnlockQueue( Queue_t * const pxQueue )
{
 80033d6:	b580      	push	{r7, lr}
 80033d8:	b084      	sub	sp, #16
 80033da:	af00      	add	r7, sp, #0
 80033dc:	6078      	str	r0, [r7, #4]

	/* The lock counts contains the number of extra data items placed or
	removed from the queue while the queue was locked.  When a queue is
	locked items can be added or removed, but the event lists cannot be
	updated. */
	taskENTER_CRITICAL();
 80033de:	f001 f823 	bl	8004428 <vPortEnterCritical>
	{
		int8_t cTxLock = pxQueue->cTxLock;
 80033e2:	687b      	ldr	r3, [r7, #4]
 80033e4:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 80033e8:	73fb      	strb	r3, [r7, #15]

		/* See if data was added to the queue while it was locked. */
		while( cTxLock > queueLOCKED_UNMODIFIED )
 80033ea:	e011      	b.n	8003410 <prvUnlockQueue+0x3a>
			}
			#else /* configUSE_QUEUE_SETS */
			{
				/* Tasks that are removed from the event list will get added to
				the pending ready list as the scheduler is still suspended. */
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 80033ec:	687b      	ldr	r3, [r7, #4]
 80033ee:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80033f0:	2b00      	cmp	r3, #0
 80033f2:	d012      	beq.n	800341a <prvUnlockQueue+0x44>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 80033f4:	687b      	ldr	r3, [r7, #4]
 80033f6:	3324      	adds	r3, #36	; 0x24
 80033f8:	4618      	mov	r0, r3
 80033fa:	f000 fc69 	bl	8003cd0 <xTaskRemoveFromEventList>
 80033fe:	4603      	mov	r3, r0
 8003400:	2b00      	cmp	r3, #0
 8003402:	d001      	beq.n	8003408 <prvUnlockQueue+0x32>
					{
						/* The task waiting has a higher priority so record that
						a context switch is required. */
						vTaskMissedYield();
 8003404:	f000 fd3c 	bl	8003e80 <vTaskMissedYield>
					break;
				}
			}
			#endif /* configUSE_QUEUE_SETS */

			--cTxLock;
 8003408:	7bfb      	ldrb	r3, [r7, #15]
 800340a:	3b01      	subs	r3, #1
 800340c:	b2db      	uxtb	r3, r3
 800340e:	73fb      	strb	r3, [r7, #15]
		while( cTxLock > queueLOCKED_UNMODIFIED )
 8003410:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8003414:	2b00      	cmp	r3, #0
 8003416:	dce9      	bgt.n	80033ec <prvUnlockQueue+0x16>
 8003418:	e000      	b.n	800341c <prvUnlockQueue+0x46>
					break;
 800341a:	bf00      	nop
		}

		pxQueue->cTxLock = queueUNLOCKED;
 800341c:	687b      	ldr	r3, [r7, #4]
 800341e:	22ff      	movs	r2, #255	; 0xff
 8003420:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
	}
	taskEXIT_CRITICAL();
 8003424:	f001 f82e 	bl	8004484 <vPortExitCritical>

	/* Do the same for the Rx lock. */
	taskENTER_CRITICAL();
 8003428:	f000 fffe 	bl	8004428 <vPortEnterCritical>
	{
		int8_t cRxLock = pxQueue->cRxLock;
 800342c:	687b      	ldr	r3, [r7, #4]
 800342e:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
 8003432:	73bb      	strb	r3, [r7, #14]

		while( cRxLock > queueLOCKED_UNMODIFIED )
 8003434:	e011      	b.n	800345a <prvUnlockQueue+0x84>
		{
			if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 8003436:	687b      	ldr	r3, [r7, #4]
 8003438:	691b      	ldr	r3, [r3, #16]
 800343a:	2b00      	cmp	r3, #0
 800343c:	d012      	beq.n	8003464 <prvUnlockQueue+0x8e>
			{
				if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 800343e:	687b      	ldr	r3, [r7, #4]
 8003440:	3310      	adds	r3, #16
 8003442:	4618      	mov	r0, r3
 8003444:	f000 fc44 	bl	8003cd0 <xTaskRemoveFromEventList>
 8003448:	4603      	mov	r3, r0
 800344a:	2b00      	cmp	r3, #0
 800344c:	d001      	beq.n	8003452 <prvUnlockQueue+0x7c>
				{
					vTaskMissedYield();
 800344e:	f000 fd17 	bl	8003e80 <vTaskMissedYield>
				else
				{
					mtCOVERAGE_TEST_MARKER();
				}

				--cRxLock;
 8003452:	7bbb      	ldrb	r3, [r7, #14]
 8003454:	3b01      	subs	r3, #1
 8003456:	b2db      	uxtb	r3, r3
 8003458:	73bb      	strb	r3, [r7, #14]
		while( cRxLock > queueLOCKED_UNMODIFIED )
 800345a:	f997 300e 	ldrsb.w	r3, [r7, #14]
 800345e:	2b00      	cmp	r3, #0
 8003460:	dce9      	bgt.n	8003436 <prvUnlockQueue+0x60>
 8003462:	e000      	b.n	8003466 <prvUnlockQueue+0x90>
			}
			else
			{
				break;
 8003464:	bf00      	nop
			}
		}

		pxQueue->cRxLock = queueUNLOCKED;
 8003466:	687b      	ldr	r3, [r7, #4]
 8003468:	22ff      	movs	r2, #255	; 0xff
 800346a:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
	}
	taskEXIT_CRITICAL();
 800346e:	f001 f809 	bl	8004484 <vPortExitCritical>
}
 8003472:	bf00      	nop
 8003474:	3710      	adds	r7, #16
 8003476:	46bd      	mov	sp, r7
 8003478:	bd80      	pop	{r7, pc}

0800347a <prvIsQueueEmpty>:
/*-----------------------------------------------------------*/

static BaseType_t prvIsQueueEmpty( const Queue_t *pxQueue )
{
 800347a:	b580      	push	{r7, lr}
 800347c:	b084      	sub	sp, #16
 800347e:	af00      	add	r7, sp, #0
 8003480:	6078      	str	r0, [r7, #4]
BaseType_t xReturn;

	taskENTER_CRITICAL();
 8003482:	f000 ffd1 	bl	8004428 <vPortEnterCritical>
	{
		if( pxQueue->uxMessagesWaiting == ( UBaseType_t )  0 )
 8003486:	687b      	ldr	r3, [r7, #4]
 8003488:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800348a:	2b00      	cmp	r3, #0
 800348c:	d102      	bne.n	8003494 <prvIsQueueEmpty+0x1a>
		{
			xReturn = pdTRUE;
 800348e:	2301      	movs	r3, #1
 8003490:	60fb      	str	r3, [r7, #12]
 8003492:	e001      	b.n	8003498 <prvIsQueueEmpty+0x1e>
		}
		else
		{
			xReturn = pdFALSE;
 8003494:	2300      	movs	r3, #0
 8003496:	60fb      	str	r3, [r7, #12]
		}
	}
	taskEXIT_CRITICAL();
 8003498:	f000 fff4 	bl	8004484 <vPortExitCritical>

	return xReturn;
 800349c:	68fb      	ldr	r3, [r7, #12]
}
 800349e:	4618      	mov	r0, r3
 80034a0:	3710      	adds	r7, #16
 80034a2:	46bd      	mov	sp, r7
 80034a4:	bd80      	pop	{r7, pc}

080034a6 <prvIsQueueFull>:
	return xReturn;
} /*lint !e818 xQueue could not be pointer to const because it is a typedef. */
/*-----------------------------------------------------------*/

static BaseType_t prvIsQueueFull( const Queue_t *pxQueue )
{
 80034a6:	b580      	push	{r7, lr}
 80034a8:	b084      	sub	sp, #16
 80034aa:	af00      	add	r7, sp, #0
 80034ac:	6078      	str	r0, [r7, #4]
BaseType_t xReturn;

	taskENTER_CRITICAL();
 80034ae:	f000 ffbb 	bl	8004428 <vPortEnterCritical>
	{
		if( pxQueue->uxMessagesWaiting == pxQueue->uxLength )
 80034b2:	687b      	ldr	r3, [r7, #4]
 80034b4:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 80034b6:	687b      	ldr	r3, [r7, #4]
 80034b8:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80034ba:	429a      	cmp	r2, r3
 80034bc:	d102      	bne.n	80034c4 <prvIsQueueFull+0x1e>
		{
			xReturn = pdTRUE;
 80034be:	2301      	movs	r3, #1
 80034c0:	60fb      	str	r3, [r7, #12]
 80034c2:	e001      	b.n	80034c8 <prvIsQueueFull+0x22>
		}
		else
		{
			xReturn = pdFALSE;
 80034c4:	2300      	movs	r3, #0
 80034c6:	60fb      	str	r3, [r7, #12]
		}
	}
	taskEXIT_CRITICAL();
 80034c8:	f000 ffdc 	bl	8004484 <vPortExitCritical>

	return xReturn;
 80034cc:	68fb      	ldr	r3, [r7, #12]
}
 80034ce:	4618      	mov	r0, r3
 80034d0:	3710      	adds	r7, #16
 80034d2:	46bd      	mov	sp, r7
 80034d4:	bd80      	pop	{r7, pc}

080034d6 <xTaskCreateStatic>:
									const uint32_t ulStackDepth,
									void * const pvParameters,
									UBaseType_t uxPriority,
									StackType_t * const puxStackBuffer,
									StaticTask_t * const pxTaskBuffer )
	{
 80034d6:	b580      	push	{r7, lr}
 80034d8:	b08e      	sub	sp, #56	; 0x38
 80034da:	af04      	add	r7, sp, #16
 80034dc:	60f8      	str	r0, [r7, #12]
 80034de:	60b9      	str	r1, [r7, #8]
 80034e0:	607a      	str	r2, [r7, #4]
 80034e2:	603b      	str	r3, [r7, #0]
	TCB_t *pxNewTCB;
	TaskHandle_t xReturn;

		configASSERT( puxStackBuffer != NULL );
 80034e4:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80034e6:	2b00      	cmp	r3, #0
 80034e8:	d109      	bne.n	80034fe <xTaskCreateStatic+0x28>
	__asm volatile
 80034ea:	f04f 0350 	mov.w	r3, #80	; 0x50
 80034ee:	f383 8811 	msr	BASEPRI, r3
 80034f2:	f3bf 8f6f 	isb	sy
 80034f6:	f3bf 8f4f 	dsb	sy
 80034fa:	623b      	str	r3, [r7, #32]
 80034fc:	e7fe      	b.n	80034fc <xTaskCreateStatic+0x26>
		configASSERT( pxTaskBuffer != NULL );
 80034fe:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8003500:	2b00      	cmp	r3, #0
 8003502:	d109      	bne.n	8003518 <xTaskCreateStatic+0x42>
 8003504:	f04f 0350 	mov.w	r3, #80	; 0x50
 8003508:	f383 8811 	msr	BASEPRI, r3
 800350c:	f3bf 8f6f 	isb	sy
 8003510:	f3bf 8f4f 	dsb	sy
 8003514:	61fb      	str	r3, [r7, #28]
 8003516:	e7fe      	b.n	8003516 <xTaskCreateStatic+0x40>
		#if( configASSERT_DEFINED == 1 )
		{
			/* Sanity check that the size of the structure used to declare a
			variable of type StaticTask_t equals the size of the real task
			structure. */
			volatile size_t xSize = sizeof( StaticTask_t );
 8003518:	2354      	movs	r3, #84	; 0x54
 800351a:	613b      	str	r3, [r7, #16]
			configASSERT( xSize == sizeof( TCB_t ) );
 800351c:	693b      	ldr	r3, [r7, #16]
 800351e:	2b54      	cmp	r3, #84	; 0x54
 8003520:	d009      	beq.n	8003536 <xTaskCreateStatic+0x60>
 8003522:	f04f 0350 	mov.w	r3, #80	; 0x50
 8003526:	f383 8811 	msr	BASEPRI, r3
 800352a:	f3bf 8f6f 	isb	sy
 800352e:	f3bf 8f4f 	dsb	sy
 8003532:	61bb      	str	r3, [r7, #24]
 8003534:	e7fe      	b.n	8003534 <xTaskCreateStatic+0x5e>
		}
		#endif /* configASSERT_DEFINED */


		if( ( pxTaskBuffer != NULL ) && ( puxStackBuffer != NULL ) )
 8003536:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8003538:	2b00      	cmp	r3, #0
 800353a:	d01e      	beq.n	800357a <xTaskCreateStatic+0xa4>
 800353c:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800353e:	2b00      	cmp	r3, #0
 8003540:	d01b      	beq.n	800357a <xTaskCreateStatic+0xa4>
		{
			/* The memory used for the task's TCB and stack are passed into this
			function - use them. */
			pxNewTCB = ( TCB_t * ) pxTaskBuffer; /*lint !e740 Unusual cast is ok as the structures are designed to have the same alignment, and the size is checked by an assert. */
 8003542:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8003544:	627b      	str	r3, [r7, #36]	; 0x24
			pxNewTCB->pxStack = ( StackType_t * ) puxStackBuffer;
 8003546:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003548:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 800354a:	631a      	str	r2, [r3, #48]	; 0x30

			#if( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e731 Macro has been consolidated for readability reasons. */
			{
				/* Tasks can be created statically or dynamically, so note this
				task was created statically in case the task is later deleted. */
				pxNewTCB->ucStaticallyAllocated = tskSTATICALLY_ALLOCATED_STACK_AND_TCB;
 800354c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800354e:	2202      	movs	r2, #2
 8003550:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
			}
			#endif /* configSUPPORT_DYNAMIC_ALLOCATION */

			prvInitialiseNewTask( pxTaskCode, pcName, ulStackDepth, pvParameters, uxPriority, &xReturn, pxNewTCB, NULL );
 8003554:	2300      	movs	r3, #0
 8003556:	9303      	str	r3, [sp, #12]
 8003558:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800355a:	9302      	str	r3, [sp, #8]
 800355c:	f107 0314 	add.w	r3, r7, #20
 8003560:	9301      	str	r3, [sp, #4]
 8003562:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8003564:	9300      	str	r3, [sp, #0]
 8003566:	683b      	ldr	r3, [r7, #0]
 8003568:	687a      	ldr	r2, [r7, #4]
 800356a:	68b9      	ldr	r1, [r7, #8]
 800356c:	68f8      	ldr	r0, [r7, #12]
 800356e:	f000 f850 	bl	8003612 <prvInitialiseNewTask>
			prvAddNewTaskToReadyList( pxNewTCB );
 8003572:	6a78      	ldr	r0, [r7, #36]	; 0x24
 8003574:	f000 f8cc 	bl	8003710 <prvAddNewTaskToReadyList>
 8003578:	e001      	b.n	800357e <xTaskCreateStatic+0xa8>
		}
		else
		{
			xReturn = NULL;
 800357a:	2300      	movs	r3, #0
 800357c:	617b      	str	r3, [r7, #20]
		}

		return xReturn;
 800357e:	697b      	ldr	r3, [r7, #20]
	}
 8003580:	4618      	mov	r0, r3
 8003582:	3728      	adds	r7, #40	; 0x28
 8003584:	46bd      	mov	sp, r7
 8003586:	bd80      	pop	{r7, pc}

08003588 <xTaskCreate>:
							const char * const pcName,		/*lint !e971 Unqualified char types are allowed for strings and single characters only. */
							const configSTACK_DEPTH_TYPE usStackDepth,
							void * const pvParameters,
							UBaseType_t uxPriority,
							TaskHandle_t * const pxCreatedTask )
	{
 8003588:	b580      	push	{r7, lr}
 800358a:	b08c      	sub	sp, #48	; 0x30
 800358c:	af04      	add	r7, sp, #16
 800358e:	60f8      	str	r0, [r7, #12]
 8003590:	60b9      	str	r1, [r7, #8]
 8003592:	603b      	str	r3, [r7, #0]
 8003594:	4613      	mov	r3, r2
 8003596:	80fb      	strh	r3, [r7, #6]
		#else /* portSTACK_GROWTH */
		{
		StackType_t *pxStack;

			/* Allocate space for the stack used by the task being created. */
			pxStack = ( StackType_t * ) pvPortMalloc( ( ( ( size_t ) usStackDepth ) * sizeof( StackType_t ) ) ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8003598:	88fb      	ldrh	r3, [r7, #6]
 800359a:	009b      	lsls	r3, r3, #2
 800359c:	4618      	mov	r0, r3
 800359e:	f001 f839 	bl	8004614 <pvPortMalloc>
 80035a2:	6178      	str	r0, [r7, #20]

			if( pxStack != NULL )
 80035a4:	697b      	ldr	r3, [r7, #20]
 80035a6:	2b00      	cmp	r3, #0
 80035a8:	d00e      	beq.n	80035c8 <xTaskCreate+0x40>
			{
				/* Allocate space for the TCB. */
				pxNewTCB = ( TCB_t * ) pvPortMalloc( sizeof( TCB_t ) ); /*lint !e961 MISRA exception as the casts are only redundant for some paths. */
 80035aa:	2054      	movs	r0, #84	; 0x54
 80035ac:	f001 f832 	bl	8004614 <pvPortMalloc>
 80035b0:	61f8      	str	r0, [r7, #28]

				if( pxNewTCB != NULL )
 80035b2:	69fb      	ldr	r3, [r7, #28]
 80035b4:	2b00      	cmp	r3, #0
 80035b6:	d003      	beq.n	80035c0 <xTaskCreate+0x38>
				{
					/* Store the stack location in the TCB. */
					pxNewTCB->pxStack = pxStack;
 80035b8:	69fb      	ldr	r3, [r7, #28]
 80035ba:	697a      	ldr	r2, [r7, #20]
 80035bc:	631a      	str	r2, [r3, #48]	; 0x30
 80035be:	e005      	b.n	80035cc <xTaskCreate+0x44>
				}
				else
				{
					/* The stack cannot be used as the TCB was not created.  Free
					it again. */
					vPortFree( pxStack );
 80035c0:	6978      	ldr	r0, [r7, #20]
 80035c2:	f001 f8e9 	bl	8004798 <vPortFree>
 80035c6:	e001      	b.n	80035cc <xTaskCreate+0x44>
				}
			}
			else
			{
				pxNewTCB = NULL;
 80035c8:	2300      	movs	r3, #0
 80035ca:	61fb      	str	r3, [r7, #28]
			}
		}
		#endif /* portSTACK_GROWTH */

		if( pxNewTCB != NULL )
 80035cc:	69fb      	ldr	r3, [r7, #28]
 80035ce:	2b00      	cmp	r3, #0
 80035d0:	d017      	beq.n	8003602 <xTaskCreate+0x7a>
		{
			#if( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e731 Macro has been consolidated for readability reasons. */
			{
				/* Tasks can be created statically or dynamically, so note this
				task was created dynamically in case it is later deleted. */
				pxNewTCB->ucStaticallyAllocated = tskDYNAMICALLY_ALLOCATED_STACK_AND_TCB;
 80035d2:	69fb      	ldr	r3, [r7, #28]
 80035d4:	2200      	movs	r2, #0
 80035d6:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
			}
			#endif /* configSUPPORT_STATIC_ALLOCATION */

			prvInitialiseNewTask( pxTaskCode, pcName, ( uint32_t ) usStackDepth, pvParameters, uxPriority, pxCreatedTask, pxNewTCB, NULL );
 80035da:	88fa      	ldrh	r2, [r7, #6]
 80035dc:	2300      	movs	r3, #0
 80035de:	9303      	str	r3, [sp, #12]
 80035e0:	69fb      	ldr	r3, [r7, #28]
 80035e2:	9302      	str	r3, [sp, #8]
 80035e4:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80035e6:	9301      	str	r3, [sp, #4]
 80035e8:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80035ea:	9300      	str	r3, [sp, #0]
 80035ec:	683b      	ldr	r3, [r7, #0]
 80035ee:	68b9      	ldr	r1, [r7, #8]
 80035f0:	68f8      	ldr	r0, [r7, #12]
 80035f2:	f000 f80e 	bl	8003612 <prvInitialiseNewTask>
			prvAddNewTaskToReadyList( pxNewTCB );
 80035f6:	69f8      	ldr	r0, [r7, #28]
 80035f8:	f000 f88a 	bl	8003710 <prvAddNewTaskToReadyList>
			xReturn = pdPASS;
 80035fc:	2301      	movs	r3, #1
 80035fe:	61bb      	str	r3, [r7, #24]
 8003600:	e002      	b.n	8003608 <xTaskCreate+0x80>
		}
		else
		{
			xReturn = errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY;
 8003602:	f04f 33ff 	mov.w	r3, #4294967295
 8003606:	61bb      	str	r3, [r7, #24]
		}

		return xReturn;
 8003608:	69bb      	ldr	r3, [r7, #24]
	}
 800360a:	4618      	mov	r0, r3
 800360c:	3720      	adds	r7, #32
 800360e:	46bd      	mov	sp, r7
 8003610:	bd80      	pop	{r7, pc}

08003612 <prvInitialiseNewTask>:
									void * const pvParameters,
									UBaseType_t uxPriority,
									TaskHandle_t * const pxCreatedTask,
									TCB_t *pxNewTCB,
									const MemoryRegion_t * const xRegions )
{
 8003612:	b580      	push	{r7, lr}
 8003614:	b088      	sub	sp, #32
 8003616:	af00      	add	r7, sp, #0
 8003618:	60f8      	str	r0, [r7, #12]
 800361a:	60b9      	str	r1, [r7, #8]
 800361c:	607a      	str	r2, [r7, #4]
 800361e:	603b      	str	r3, [r7, #0]
	grows from high memory to low (as per the 80x86) or vice versa.
	portSTACK_GROWTH is used to make the result positive or negative as required
	by the port. */
	#if( portSTACK_GROWTH < 0 )
	{
		pxTopOfStack = pxNewTCB->pxStack + ( ulStackDepth - ( uint32_t ) 1 );
 8003620:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8003622:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8003624:	687b      	ldr	r3, [r7, #4]
 8003626:	f103 4380 	add.w	r3, r3, #1073741824	; 0x40000000
 800362a:	3b01      	subs	r3, #1
 800362c:	009b      	lsls	r3, r3, #2
 800362e:	4413      	add	r3, r2
 8003630:	61bb      	str	r3, [r7, #24]
		pxTopOfStack = ( StackType_t * ) ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack ) & ( ~( ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) ) ); /*lint !e923 MISRA exception.  Avoiding casts between pointers and integers is not practical.  Size differences accounted for using portPOINTER_SIZE_TYPE type. */
 8003632:	69bb      	ldr	r3, [r7, #24]
 8003634:	f023 0307 	bic.w	r3, r3, #7
 8003638:	61bb      	str	r3, [r7, #24]

		/* Check the alignment of the calculated top of stack is correct. */
		configASSERT( ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack & ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) == 0UL ) );
 800363a:	69bb      	ldr	r3, [r7, #24]
 800363c:	f003 0307 	and.w	r3, r3, #7
 8003640:	2b00      	cmp	r3, #0
 8003642:	d009      	beq.n	8003658 <prvInitialiseNewTask+0x46>
 8003644:	f04f 0350 	mov.w	r3, #80	; 0x50
 8003648:	f383 8811 	msr	BASEPRI, r3
 800364c:	f3bf 8f6f 	isb	sy
 8003650:	f3bf 8f4f 	dsb	sy
 8003654:	617b      	str	r3, [r7, #20]
 8003656:	e7fe      	b.n	8003656 <prvInitialiseNewTask+0x44>
		pxNewTCB->pxEndOfStack = pxNewTCB->pxStack + ( ulStackDepth - ( uint32_t ) 1 );
	}
	#endif /* portSTACK_GROWTH */

	/* Store the task name in the TCB. */
	for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
 8003658:	2300      	movs	r3, #0
 800365a:	61fb      	str	r3, [r7, #28]
 800365c:	e012      	b.n	8003684 <prvInitialiseNewTask+0x72>
	{
		pxNewTCB->pcTaskName[ x ] = pcName[ x ];
 800365e:	68ba      	ldr	r2, [r7, #8]
 8003660:	69fb      	ldr	r3, [r7, #28]
 8003662:	4413      	add	r3, r2
 8003664:	7819      	ldrb	r1, [r3, #0]
 8003666:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8003668:	69fb      	ldr	r3, [r7, #28]
 800366a:	4413      	add	r3, r2
 800366c:	3334      	adds	r3, #52	; 0x34
 800366e:	460a      	mov	r2, r1
 8003670:	701a      	strb	r2, [r3, #0]

		/* Don't copy all configMAX_TASK_NAME_LEN if the string is shorter than
		configMAX_TASK_NAME_LEN characters just in case the memory after the
		string is not accessible (extremely unlikely). */
		if( pcName[ x ] == 0x00 )
 8003672:	68ba      	ldr	r2, [r7, #8]
 8003674:	69fb      	ldr	r3, [r7, #28]
 8003676:	4413      	add	r3, r2
 8003678:	781b      	ldrb	r3, [r3, #0]
 800367a:	2b00      	cmp	r3, #0
 800367c:	d006      	beq.n	800368c <prvInitialiseNewTask+0x7a>
	for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
 800367e:	69fb      	ldr	r3, [r7, #28]
 8003680:	3301      	adds	r3, #1
 8003682:	61fb      	str	r3, [r7, #28]
 8003684:	69fb      	ldr	r3, [r7, #28]
 8003686:	2b0f      	cmp	r3, #15
 8003688:	d9e9      	bls.n	800365e <prvInitialiseNewTask+0x4c>
 800368a:	e000      	b.n	800368e <prvInitialiseNewTask+0x7c>
		{
			break;
 800368c:	bf00      	nop
		}
	}

	/* Ensure the name string is terminated in the case that the string length
	was greater or equal to configMAX_TASK_NAME_LEN. */
	pxNewTCB->pcTaskName[ configMAX_TASK_NAME_LEN - 1 ] = '\0';
 800368e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8003690:	2200      	movs	r2, #0
 8003692:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43

	/* This is used as an array index so must ensure it's not too large.  First
	remove the privilege bit if one is present. */
	if( uxPriority >= ( UBaseType_t ) configMAX_PRIORITIES )
 8003696:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8003698:	2b06      	cmp	r3, #6
 800369a:	d901      	bls.n	80036a0 <prvInitialiseNewTask+0x8e>
	{
		uxPriority = ( UBaseType_t ) configMAX_PRIORITIES - ( UBaseType_t ) 1U;
 800369c:	2306      	movs	r3, #6
 800369e:	62bb      	str	r3, [r7, #40]	; 0x28
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	pxNewTCB->uxPriority = uxPriority;
 80036a0:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80036a2:	6aba      	ldr	r2, [r7, #40]	; 0x28
 80036a4:	62da      	str	r2, [r3, #44]	; 0x2c
	#if ( configUSE_MUTEXES == 1 )
	{
		pxNewTCB->uxBasePriority = uxPriority;
 80036a6:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80036a8:	6aba      	ldr	r2, [r7, #40]	; 0x28
 80036aa:	645a      	str	r2, [r3, #68]	; 0x44
		pxNewTCB->uxMutexesHeld = 0;
 80036ac:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80036ae:	2200      	movs	r2, #0
 80036b0:	649a      	str	r2, [r3, #72]	; 0x48
	}
	#endif /* configUSE_MUTEXES */

	vListInitialiseItem( &( pxNewTCB->xStateListItem ) );
 80036b2:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80036b4:	3304      	adds	r3, #4
 80036b6:	4618      	mov	r0, r3
 80036b8:	f7ff f950 	bl	800295c <vListInitialiseItem>
	vListInitialiseItem( &( pxNewTCB->xEventListItem ) );
 80036bc:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80036be:	3318      	adds	r3, #24
 80036c0:	4618      	mov	r0, r3
 80036c2:	f7ff f94b 	bl	800295c <vListInitialiseItem>

	/* Set the pxNewTCB as a link back from the ListItem_t.  This is so we can get
	back to	the containing TCB from a generic item in a list. */
	listSET_LIST_ITEM_OWNER( &( pxNewTCB->xStateListItem ), pxNewTCB );
 80036c6:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80036c8:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 80036ca:	611a      	str	r2, [r3, #16]

	/* Event lists are always in priority order. */
	listSET_LIST_ITEM_VALUE( &( pxNewTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 80036cc:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80036ce:	f1c3 0207 	rsb	r2, r3, #7
 80036d2:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80036d4:	619a      	str	r2, [r3, #24]
	listSET_LIST_ITEM_OWNER( &( pxNewTCB->xEventListItem ), pxNewTCB );
 80036d6:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80036d8:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 80036da:	625a      	str	r2, [r3, #36]	; 0x24
	}
	#endif

	#if ( configUSE_TASK_NOTIFICATIONS == 1 )
	{
		pxNewTCB->ulNotifiedValue = 0;
 80036dc:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80036de:	2200      	movs	r2, #0
 80036e0:	64da      	str	r2, [r3, #76]	; 0x4c
		pxNewTCB->ucNotifyState = taskNOT_WAITING_NOTIFICATION;
 80036e2:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80036e4:	2200      	movs	r2, #0
 80036e6:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50
	{
		pxNewTCB->pxTopOfStack = pxPortInitialiseStack( pxTopOfStack, pxTaskCode, pvParameters, xRunPrivileged );
	}
	#else /* portUSING_MPU_WRAPPERS */
	{
		pxNewTCB->pxTopOfStack = pxPortInitialiseStack( pxTopOfStack, pxTaskCode, pvParameters );
 80036ea:	683a      	ldr	r2, [r7, #0]
 80036ec:	68f9      	ldr	r1, [r7, #12]
 80036ee:	69b8      	ldr	r0, [r7, #24]
 80036f0:	f000 fdb0 	bl	8004254 <pxPortInitialiseStack>
 80036f4:	4602      	mov	r2, r0
 80036f6:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80036f8:	601a      	str	r2, [r3, #0]
	}
	#endif /* portUSING_MPU_WRAPPERS */

	if( ( void * ) pxCreatedTask != NULL )
 80036fa:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80036fc:	2b00      	cmp	r3, #0
 80036fe:	d002      	beq.n	8003706 <prvInitialiseNewTask+0xf4>
	{
		/* Pass the handle out in an anonymous way.  The handle can be used to
		change the created task's priority, delete the created task, etc.*/
		*pxCreatedTask = ( TaskHandle_t ) pxNewTCB;
 8003700:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8003702:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8003704:	601a      	str	r2, [r3, #0]
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 8003706:	bf00      	nop
 8003708:	3720      	adds	r7, #32
 800370a:	46bd      	mov	sp, r7
 800370c:	bd80      	pop	{r7, pc}
	...

08003710 <prvAddNewTaskToReadyList>:
/*-----------------------------------------------------------*/

static void prvAddNewTaskToReadyList( TCB_t *pxNewTCB )
{
 8003710:	b580      	push	{r7, lr}
 8003712:	b082      	sub	sp, #8
 8003714:	af00      	add	r7, sp, #0
 8003716:	6078      	str	r0, [r7, #4]
	/* Ensure interrupts don't access the task lists while the lists are being
	updated. */
	taskENTER_CRITICAL();
 8003718:	f000 fe86 	bl	8004428 <vPortEnterCritical>
	{
		uxCurrentNumberOfTasks++;
 800371c:	4b2a      	ldr	r3, [pc, #168]	; (80037c8 <prvAddNewTaskToReadyList+0xb8>)
 800371e:	681b      	ldr	r3, [r3, #0]
 8003720:	3301      	adds	r3, #1
 8003722:	4a29      	ldr	r2, [pc, #164]	; (80037c8 <prvAddNewTaskToReadyList+0xb8>)
 8003724:	6013      	str	r3, [r2, #0]
		if( pxCurrentTCB == NULL )
 8003726:	4b29      	ldr	r3, [pc, #164]	; (80037cc <prvAddNewTaskToReadyList+0xbc>)
 8003728:	681b      	ldr	r3, [r3, #0]
 800372a:	2b00      	cmp	r3, #0
 800372c:	d109      	bne.n	8003742 <prvAddNewTaskToReadyList+0x32>
		{
			/* There are no other tasks, or all the other tasks are in
			the suspended state - make this the current task. */
			pxCurrentTCB = pxNewTCB;
 800372e:	4a27      	ldr	r2, [pc, #156]	; (80037cc <prvAddNewTaskToReadyList+0xbc>)
 8003730:	687b      	ldr	r3, [r7, #4]
 8003732:	6013      	str	r3, [r2, #0]

			if( uxCurrentNumberOfTasks == ( UBaseType_t ) 1 )
 8003734:	4b24      	ldr	r3, [pc, #144]	; (80037c8 <prvAddNewTaskToReadyList+0xb8>)
 8003736:	681b      	ldr	r3, [r3, #0]
 8003738:	2b01      	cmp	r3, #1
 800373a:	d110      	bne.n	800375e <prvAddNewTaskToReadyList+0x4e>
			{
				/* This is the first task to be created so do the preliminary
				initialisation required.  We will not recover if this call
				fails, but we will report the failure. */
				prvInitialiseTaskLists();
 800373c:	f000 fbc4 	bl	8003ec8 <prvInitialiseTaskLists>
 8003740:	e00d      	b.n	800375e <prvAddNewTaskToReadyList+0x4e>
		else
		{
			/* If the scheduler is not already running, make this task the
			current task if it is the highest priority task to be created
			so far. */
			if( xSchedulerRunning == pdFALSE )
 8003742:	4b23      	ldr	r3, [pc, #140]	; (80037d0 <prvAddNewTaskToReadyList+0xc0>)
 8003744:	681b      	ldr	r3, [r3, #0]
 8003746:	2b00      	cmp	r3, #0
 8003748:	d109      	bne.n	800375e <prvAddNewTaskToReadyList+0x4e>
			{
				if( pxCurrentTCB->uxPriority <= pxNewTCB->uxPriority )
 800374a:	4b20      	ldr	r3, [pc, #128]	; (80037cc <prvAddNewTaskToReadyList+0xbc>)
 800374c:	681b      	ldr	r3, [r3, #0]
 800374e:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8003750:	687b      	ldr	r3, [r7, #4]
 8003752:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003754:	429a      	cmp	r2, r3
 8003756:	d802      	bhi.n	800375e <prvAddNewTaskToReadyList+0x4e>
				{
					pxCurrentTCB = pxNewTCB;
 8003758:	4a1c      	ldr	r2, [pc, #112]	; (80037cc <prvAddNewTaskToReadyList+0xbc>)
 800375a:	687b      	ldr	r3, [r7, #4]
 800375c:	6013      	str	r3, [r2, #0]
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}

		uxTaskNumber++;
 800375e:	4b1d      	ldr	r3, [pc, #116]	; (80037d4 <prvAddNewTaskToReadyList+0xc4>)
 8003760:	681b      	ldr	r3, [r3, #0]
 8003762:	3301      	adds	r3, #1
 8003764:	4a1b      	ldr	r2, [pc, #108]	; (80037d4 <prvAddNewTaskToReadyList+0xc4>)
 8003766:	6013      	str	r3, [r2, #0]
			pxNewTCB->uxTCBNumber = uxTaskNumber;
		}
		#endif /* configUSE_TRACE_FACILITY */
		traceTASK_CREATE( pxNewTCB );

		prvAddTaskToReadyList( pxNewTCB );
 8003768:	687b      	ldr	r3, [r7, #4]
 800376a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800376c:	2201      	movs	r2, #1
 800376e:	409a      	lsls	r2, r3
 8003770:	4b19      	ldr	r3, [pc, #100]	; (80037d8 <prvAddNewTaskToReadyList+0xc8>)
 8003772:	681b      	ldr	r3, [r3, #0]
 8003774:	4313      	orrs	r3, r2
 8003776:	4a18      	ldr	r2, [pc, #96]	; (80037d8 <prvAddNewTaskToReadyList+0xc8>)
 8003778:	6013      	str	r3, [r2, #0]
 800377a:	687b      	ldr	r3, [r7, #4]
 800377c:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800377e:	4613      	mov	r3, r2
 8003780:	009b      	lsls	r3, r3, #2
 8003782:	4413      	add	r3, r2
 8003784:	009b      	lsls	r3, r3, #2
 8003786:	4a15      	ldr	r2, [pc, #84]	; (80037dc <prvAddNewTaskToReadyList+0xcc>)
 8003788:	441a      	add	r2, r3
 800378a:	687b      	ldr	r3, [r7, #4]
 800378c:	3304      	adds	r3, #4
 800378e:	4619      	mov	r1, r3
 8003790:	4610      	mov	r0, r2
 8003792:	f7ff f8ef 	bl	8002974 <vListInsertEnd>

		portSETUP_TCB( pxNewTCB );
	}
	taskEXIT_CRITICAL();
 8003796:	f000 fe75 	bl	8004484 <vPortExitCritical>

	if( xSchedulerRunning != pdFALSE )
 800379a:	4b0d      	ldr	r3, [pc, #52]	; (80037d0 <prvAddNewTaskToReadyList+0xc0>)
 800379c:	681b      	ldr	r3, [r3, #0]
 800379e:	2b00      	cmp	r3, #0
 80037a0:	d00e      	beq.n	80037c0 <prvAddNewTaskToReadyList+0xb0>
	{
		/* If the created task is of a higher priority than the current task
		then it should run now. */
		if( pxCurrentTCB->uxPriority < pxNewTCB->uxPriority )
 80037a2:	4b0a      	ldr	r3, [pc, #40]	; (80037cc <prvAddNewTaskToReadyList+0xbc>)
 80037a4:	681b      	ldr	r3, [r3, #0]
 80037a6:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80037a8:	687b      	ldr	r3, [r7, #4]
 80037aa:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80037ac:	429a      	cmp	r2, r3
 80037ae:	d207      	bcs.n	80037c0 <prvAddNewTaskToReadyList+0xb0>
		{
			taskYIELD_IF_USING_PREEMPTION();
 80037b0:	4b0b      	ldr	r3, [pc, #44]	; (80037e0 <prvAddNewTaskToReadyList+0xd0>)
 80037b2:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 80037b6:	601a      	str	r2, [r3, #0]
 80037b8:	f3bf 8f4f 	dsb	sy
 80037bc:	f3bf 8f6f 	isb	sy
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 80037c0:	bf00      	nop
 80037c2:	3708      	adds	r7, #8
 80037c4:	46bd      	mov	sp, r7
 80037c6:	bd80      	pop	{r7, pc}
 80037c8:	200003f8 	.word	0x200003f8
 80037cc:	200002f8 	.word	0x200002f8
 80037d0:	20000404 	.word	0x20000404
 80037d4:	20000414 	.word	0x20000414
 80037d8:	20000400 	.word	0x20000400
 80037dc:	200002fc 	.word	0x200002fc
 80037e0:	e000ed04 	.word	0xe000ed04

080037e4 <vTaskDelay>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelay == 1 )

	void vTaskDelay( const TickType_t xTicksToDelay )
	{
 80037e4:	b580      	push	{r7, lr}
 80037e6:	b084      	sub	sp, #16
 80037e8:	af00      	add	r7, sp, #0
 80037ea:	6078      	str	r0, [r7, #4]
	BaseType_t xAlreadyYielded = pdFALSE;
 80037ec:	2300      	movs	r3, #0
 80037ee:	60fb      	str	r3, [r7, #12]

		/* A delay time of zero just forces a reschedule. */
		if( xTicksToDelay > ( TickType_t ) 0U )
 80037f0:	687b      	ldr	r3, [r7, #4]
 80037f2:	2b00      	cmp	r3, #0
 80037f4:	d016      	beq.n	8003824 <vTaskDelay+0x40>
		{
			configASSERT( uxSchedulerSuspended == 0 );
 80037f6:	4b13      	ldr	r3, [pc, #76]	; (8003844 <vTaskDelay+0x60>)
 80037f8:	681b      	ldr	r3, [r3, #0]
 80037fa:	2b00      	cmp	r3, #0
 80037fc:	d009      	beq.n	8003812 <vTaskDelay+0x2e>
 80037fe:	f04f 0350 	mov.w	r3, #80	; 0x50
 8003802:	f383 8811 	msr	BASEPRI, r3
 8003806:	f3bf 8f6f 	isb	sy
 800380a:	f3bf 8f4f 	dsb	sy
 800380e:	60bb      	str	r3, [r7, #8]
 8003810:	e7fe      	b.n	8003810 <vTaskDelay+0x2c>
			vTaskSuspendAll();
 8003812:	f000 f879 	bl	8003908 <vTaskSuspendAll>
				list or removed from the blocked list until the scheduler
				is resumed.

				This task cannot be in an event list as it is the currently
				executing task. */
				prvAddCurrentTaskToDelayedList( xTicksToDelay, pdFALSE );
 8003816:	2100      	movs	r1, #0
 8003818:	6878      	ldr	r0, [r7, #4]
 800381a:	f000 fcb5 	bl	8004188 <prvAddCurrentTaskToDelayedList>
			}
			xAlreadyYielded = xTaskResumeAll();
 800381e:	f000 f881 	bl	8003924 <xTaskResumeAll>
 8003822:	60f8      	str	r0, [r7, #12]
			mtCOVERAGE_TEST_MARKER();
		}

		/* Force a reschedule if xTaskResumeAll has not already done so, we may
		have put ourselves to sleep. */
		if( xAlreadyYielded == pdFALSE )
 8003824:	68fb      	ldr	r3, [r7, #12]
 8003826:	2b00      	cmp	r3, #0
 8003828:	d107      	bne.n	800383a <vTaskDelay+0x56>
		{
			portYIELD_WITHIN_API();
 800382a:	4b07      	ldr	r3, [pc, #28]	; (8003848 <vTaskDelay+0x64>)
 800382c:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8003830:	601a      	str	r2, [r3, #0]
 8003832:	f3bf 8f4f 	dsb	sy
 8003836:	f3bf 8f6f 	isb	sy
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
 800383a:	bf00      	nop
 800383c:	3710      	adds	r7, #16
 800383e:	46bd      	mov	sp, r7
 8003840:	bd80      	pop	{r7, pc}
 8003842:	bf00      	nop
 8003844:	20000420 	.word	0x20000420
 8003848:	e000ed04 	.word	0xe000ed04

0800384c <vTaskStartScheduler>:

#endif /* ( ( INCLUDE_xTaskResumeFromISR == 1 ) && ( INCLUDE_vTaskSuspend == 1 ) ) */
/*-----------------------------------------------------------*/

void vTaskStartScheduler( void )
{
 800384c:	b580      	push	{r7, lr}
 800384e:	b08a      	sub	sp, #40	; 0x28
 8003850:	af04      	add	r7, sp, #16
BaseType_t xReturn;

	/* Add the idle task at the lowest priority. */
	#if( configSUPPORT_STATIC_ALLOCATION == 1 )
	{
		StaticTask_t *pxIdleTaskTCBBuffer = NULL;
 8003852:	2300      	movs	r3, #0
 8003854:	60bb      	str	r3, [r7, #8]
		StackType_t *pxIdleTaskStackBuffer = NULL;
 8003856:	2300      	movs	r3, #0
 8003858:	607b      	str	r3, [r7, #4]
		uint32_t ulIdleTaskStackSize;

		/* The Idle task is created using user provided RAM - obtain the
		address of the RAM then create the idle task. */
		vApplicationGetIdleTaskMemory( &pxIdleTaskTCBBuffer, &pxIdleTaskStackBuffer, &ulIdleTaskStackSize );
 800385a:	463a      	mov	r2, r7
 800385c:	1d39      	adds	r1, r7, #4
 800385e:	f107 0308 	add.w	r3, r7, #8
 8003862:	4618      	mov	r0, r3
 8003864:	f7fc fcec 	bl	8000240 <vApplicationGetIdleTaskMemory>
		xIdleTaskHandle = xTaskCreateStatic(	prvIdleTask,
 8003868:	6839      	ldr	r1, [r7, #0]
 800386a:	687b      	ldr	r3, [r7, #4]
 800386c:	68ba      	ldr	r2, [r7, #8]
 800386e:	9202      	str	r2, [sp, #8]
 8003870:	9301      	str	r3, [sp, #4]
 8003872:	2300      	movs	r3, #0
 8003874:	9300      	str	r3, [sp, #0]
 8003876:	2300      	movs	r3, #0
 8003878:	460a      	mov	r2, r1
 800387a:	491d      	ldr	r1, [pc, #116]	; (80038f0 <vTaskStartScheduler+0xa4>)
 800387c:	481d      	ldr	r0, [pc, #116]	; (80038f4 <vTaskStartScheduler+0xa8>)
 800387e:	f7ff fe2a 	bl	80034d6 <xTaskCreateStatic>
 8003882:	4602      	mov	r2, r0
 8003884:	4b1c      	ldr	r3, [pc, #112]	; (80038f8 <vTaskStartScheduler+0xac>)
 8003886:	601a      	str	r2, [r3, #0]
												( void * ) NULL, /*lint !e961.  The cast is not redundant for all compilers. */
												( tskIDLE_PRIORITY | portPRIVILEGE_BIT ),
												pxIdleTaskStackBuffer,
												pxIdleTaskTCBBuffer ); /*lint !e961 MISRA exception, justified as it is not a redundant explicit cast to all supported compilers. */

		if( xIdleTaskHandle != NULL )
 8003888:	4b1b      	ldr	r3, [pc, #108]	; (80038f8 <vTaskStartScheduler+0xac>)
 800388a:	681b      	ldr	r3, [r3, #0]
 800388c:	2b00      	cmp	r3, #0
 800388e:	d002      	beq.n	8003896 <vTaskStartScheduler+0x4a>
		{
			xReturn = pdPASS;
 8003890:	2301      	movs	r3, #1
 8003892:	617b      	str	r3, [r7, #20]
 8003894:	e001      	b.n	800389a <vTaskStartScheduler+0x4e>
		}
		else
		{
			xReturn = pdFAIL;
 8003896:	2300      	movs	r3, #0
 8003898:	617b      	str	r3, [r7, #20]
			mtCOVERAGE_TEST_MARKER();
		}
	}
	#endif /* configUSE_TIMERS */

	if( xReturn == pdPASS )
 800389a:	697b      	ldr	r3, [r7, #20]
 800389c:	2b01      	cmp	r3, #1
 800389e:	d115      	bne.n	80038cc <vTaskStartScheduler+0x80>
 80038a0:	f04f 0350 	mov.w	r3, #80	; 0x50
 80038a4:	f383 8811 	msr	BASEPRI, r3
 80038a8:	f3bf 8f6f 	isb	sy
 80038ac:	f3bf 8f4f 	dsb	sy
 80038b0:	613b      	str	r3, [r7, #16]
			structure specific to the task that will run first. */
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
		}
		#endif /* configUSE_NEWLIB_REENTRANT */

		xNextTaskUnblockTime = portMAX_DELAY;
 80038b2:	4b12      	ldr	r3, [pc, #72]	; (80038fc <vTaskStartScheduler+0xb0>)
 80038b4:	f04f 32ff 	mov.w	r2, #4294967295
 80038b8:	601a      	str	r2, [r3, #0]
		xSchedulerRunning = pdTRUE;
 80038ba:	4b11      	ldr	r3, [pc, #68]	; (8003900 <vTaskStartScheduler+0xb4>)
 80038bc:	2201      	movs	r2, #1
 80038be:	601a      	str	r2, [r3, #0]
		xTickCount = ( TickType_t ) 0U;
 80038c0:	4b10      	ldr	r3, [pc, #64]	; (8003904 <vTaskStartScheduler+0xb8>)
 80038c2:	2200      	movs	r2, #0
 80038c4:	601a      	str	r2, [r3, #0]
		FreeRTOSConfig.h file. */
		portCONFIGURE_TIMER_FOR_RUN_TIME_STATS();

		/* Setting up the timer tick is hardware specific and thus in the
		portable interface. */
		if( xPortStartScheduler() != pdFALSE )
 80038c6:	f000 fd3f 	bl	8004348 <xPortStartScheduler>
	}

	/* Prevent compiler warnings if INCLUDE_xTaskGetIdleTaskHandle is set to 0,
	meaning xIdleTaskHandle is not used anywhere else. */
	( void ) xIdleTaskHandle;
}
 80038ca:	e00d      	b.n	80038e8 <vTaskStartScheduler+0x9c>
		configASSERT( xReturn != errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY );
 80038cc:	697b      	ldr	r3, [r7, #20]
 80038ce:	f1b3 3fff 	cmp.w	r3, #4294967295
 80038d2:	d109      	bne.n	80038e8 <vTaskStartScheduler+0x9c>
 80038d4:	f04f 0350 	mov.w	r3, #80	; 0x50
 80038d8:	f383 8811 	msr	BASEPRI, r3
 80038dc:	f3bf 8f6f 	isb	sy
 80038e0:	f3bf 8f4f 	dsb	sy
 80038e4:	60fb      	str	r3, [r7, #12]
 80038e6:	e7fe      	b.n	80038e6 <vTaskStartScheduler+0x9a>
}
 80038e8:	bf00      	nop
 80038ea:	3718      	adds	r7, #24
 80038ec:	46bd      	mov	sp, r7
 80038ee:	bd80      	pop	{r7, pc}
 80038f0:	08005304 	.word	0x08005304
 80038f4:	08003e99 	.word	0x08003e99
 80038f8:	2000041c 	.word	0x2000041c
 80038fc:	20000418 	.word	0x20000418
 8003900:	20000404 	.word	0x20000404
 8003904:	200003fc 	.word	0x200003fc

08003908 <vTaskSuspendAll>:
	vPortEndScheduler();
}
/*----------------------------------------------------------*/

void vTaskSuspendAll( void )
{
 8003908:	b480      	push	{r7}
 800390a:	af00      	add	r7, sp, #0
	/* A critical section is not required as the variable is of type
	BaseType_t.  Please read Richard Barry's reply in the following link to a
	post in the FreeRTOS support forum before reporting this as a bug! -
	http://goo.gl/wu4acr */
	++uxSchedulerSuspended;
 800390c:	4b04      	ldr	r3, [pc, #16]	; (8003920 <vTaskSuspendAll+0x18>)
 800390e:	681b      	ldr	r3, [r3, #0]
 8003910:	3301      	adds	r3, #1
 8003912:	4a03      	ldr	r2, [pc, #12]	; (8003920 <vTaskSuspendAll+0x18>)
 8003914:	6013      	str	r3, [r2, #0]
}
 8003916:	bf00      	nop
 8003918:	46bd      	mov	sp, r7
 800391a:	bc80      	pop	{r7}
 800391c:	4770      	bx	lr
 800391e:	bf00      	nop
 8003920:	20000420 	.word	0x20000420

08003924 <xTaskResumeAll>:

#endif /* configUSE_TICKLESS_IDLE */
/*----------------------------------------------------------*/

BaseType_t xTaskResumeAll( void )
{
 8003924:	b580      	push	{r7, lr}
 8003926:	b084      	sub	sp, #16
 8003928:	af00      	add	r7, sp, #0
TCB_t *pxTCB = NULL;
 800392a:	2300      	movs	r3, #0
 800392c:	60fb      	str	r3, [r7, #12]
BaseType_t xAlreadyYielded = pdFALSE;
 800392e:	2300      	movs	r3, #0
 8003930:	60bb      	str	r3, [r7, #8]

	/* If uxSchedulerSuspended is zero then this function does not match a
	previous call to vTaskSuspendAll(). */
	configASSERT( uxSchedulerSuspended );
 8003932:	4b41      	ldr	r3, [pc, #260]	; (8003a38 <xTaskResumeAll+0x114>)
 8003934:	681b      	ldr	r3, [r3, #0]
 8003936:	2b00      	cmp	r3, #0
 8003938:	d109      	bne.n	800394e <xTaskResumeAll+0x2a>
 800393a:	f04f 0350 	mov.w	r3, #80	; 0x50
 800393e:	f383 8811 	msr	BASEPRI, r3
 8003942:	f3bf 8f6f 	isb	sy
 8003946:	f3bf 8f4f 	dsb	sy
 800394a:	603b      	str	r3, [r7, #0]
 800394c:	e7fe      	b.n	800394c <xTaskResumeAll+0x28>
	/* It is possible that an ISR caused a task to be removed from an event
	list while the scheduler was suspended.  If this was the case then the
	removed task will have been added to the xPendingReadyList.  Once the
	scheduler has been resumed it is safe to move all the pending ready
	tasks from this list into their appropriate ready list. */
	taskENTER_CRITICAL();
 800394e:	f000 fd6b 	bl	8004428 <vPortEnterCritical>
	{
		--uxSchedulerSuspended;
 8003952:	4b39      	ldr	r3, [pc, #228]	; (8003a38 <xTaskResumeAll+0x114>)
 8003954:	681b      	ldr	r3, [r3, #0]
 8003956:	3b01      	subs	r3, #1
 8003958:	4a37      	ldr	r2, [pc, #220]	; (8003a38 <xTaskResumeAll+0x114>)
 800395a:	6013      	str	r3, [r2, #0]

		if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 800395c:	4b36      	ldr	r3, [pc, #216]	; (8003a38 <xTaskResumeAll+0x114>)
 800395e:	681b      	ldr	r3, [r3, #0]
 8003960:	2b00      	cmp	r3, #0
 8003962:	d161      	bne.n	8003a28 <xTaskResumeAll+0x104>
		{
			if( uxCurrentNumberOfTasks > ( UBaseType_t ) 0U )
 8003964:	4b35      	ldr	r3, [pc, #212]	; (8003a3c <xTaskResumeAll+0x118>)
 8003966:	681b      	ldr	r3, [r3, #0]
 8003968:	2b00      	cmp	r3, #0
 800396a:	d05d      	beq.n	8003a28 <xTaskResumeAll+0x104>
			{
				/* Move any readied tasks from the pending list into the
				appropriate ready list. */
				while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
 800396c:	e02e      	b.n	80039cc <xTaskResumeAll+0xa8>
				{
					pxTCB = ( TCB_t * ) listGET_OWNER_OF_HEAD_ENTRY( ( &xPendingReadyList ) );
 800396e:	4b34      	ldr	r3, [pc, #208]	; (8003a40 <xTaskResumeAll+0x11c>)
 8003970:	68db      	ldr	r3, [r3, #12]
 8003972:	68db      	ldr	r3, [r3, #12]
 8003974:	60fb      	str	r3, [r7, #12]
					( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 8003976:	68fb      	ldr	r3, [r7, #12]
 8003978:	3318      	adds	r3, #24
 800397a:	4618      	mov	r0, r3
 800397c:	f7ff f855 	bl	8002a2a <uxListRemove>
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 8003980:	68fb      	ldr	r3, [r7, #12]
 8003982:	3304      	adds	r3, #4
 8003984:	4618      	mov	r0, r3
 8003986:	f7ff f850 	bl	8002a2a <uxListRemove>
					prvAddTaskToReadyList( pxTCB );
 800398a:	68fb      	ldr	r3, [r7, #12]
 800398c:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800398e:	2201      	movs	r2, #1
 8003990:	409a      	lsls	r2, r3
 8003992:	4b2c      	ldr	r3, [pc, #176]	; (8003a44 <xTaskResumeAll+0x120>)
 8003994:	681b      	ldr	r3, [r3, #0]
 8003996:	4313      	orrs	r3, r2
 8003998:	4a2a      	ldr	r2, [pc, #168]	; (8003a44 <xTaskResumeAll+0x120>)
 800399a:	6013      	str	r3, [r2, #0]
 800399c:	68fb      	ldr	r3, [r7, #12]
 800399e:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80039a0:	4613      	mov	r3, r2
 80039a2:	009b      	lsls	r3, r3, #2
 80039a4:	4413      	add	r3, r2
 80039a6:	009b      	lsls	r3, r3, #2
 80039a8:	4a27      	ldr	r2, [pc, #156]	; (8003a48 <xTaskResumeAll+0x124>)
 80039aa:	441a      	add	r2, r3
 80039ac:	68fb      	ldr	r3, [r7, #12]
 80039ae:	3304      	adds	r3, #4
 80039b0:	4619      	mov	r1, r3
 80039b2:	4610      	mov	r0, r2
 80039b4:	f7fe ffde 	bl	8002974 <vListInsertEnd>

					/* If the moved task has a priority higher than the current
					task then a yield must be performed. */
					if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
 80039b8:	68fb      	ldr	r3, [r7, #12]
 80039ba:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80039bc:	4b23      	ldr	r3, [pc, #140]	; (8003a4c <xTaskResumeAll+0x128>)
 80039be:	681b      	ldr	r3, [r3, #0]
 80039c0:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80039c2:	429a      	cmp	r2, r3
 80039c4:	d302      	bcc.n	80039cc <xTaskResumeAll+0xa8>
					{
						xYieldPending = pdTRUE;
 80039c6:	4b22      	ldr	r3, [pc, #136]	; (8003a50 <xTaskResumeAll+0x12c>)
 80039c8:	2201      	movs	r2, #1
 80039ca:	601a      	str	r2, [r3, #0]
				while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
 80039cc:	4b1c      	ldr	r3, [pc, #112]	; (8003a40 <xTaskResumeAll+0x11c>)
 80039ce:	681b      	ldr	r3, [r3, #0]
 80039d0:	2b00      	cmp	r3, #0
 80039d2:	d1cc      	bne.n	800396e <xTaskResumeAll+0x4a>
					{
						mtCOVERAGE_TEST_MARKER();
					}
				}

				if( pxTCB != NULL )
 80039d4:	68fb      	ldr	r3, [r7, #12]
 80039d6:	2b00      	cmp	r3, #0
 80039d8:	d001      	beq.n	80039de <xTaskResumeAll+0xba>
					which may have prevented the next unblock time from being
					re-calculated, in which case re-calculate it now.  Mainly
					important for low power tickless implementations, where
					this can prevent an unnecessary exit from low power
					state. */
					prvResetNextTaskUnblockTime();
 80039da:	f000 fb0f 	bl	8003ffc <prvResetNextTaskUnblockTime>
				/* If any ticks occurred while the scheduler was suspended then
				they should be processed now.  This ensures the tick count does
				not	slip, and that any delayed tasks are resumed at the correct
				time. */
				{
					UBaseType_t uxPendedCounts = uxPendedTicks; /* Non-volatile copy. */
 80039de:	4b1d      	ldr	r3, [pc, #116]	; (8003a54 <xTaskResumeAll+0x130>)
 80039e0:	681b      	ldr	r3, [r3, #0]
 80039e2:	607b      	str	r3, [r7, #4]

					if( uxPendedCounts > ( UBaseType_t ) 0U )
 80039e4:	687b      	ldr	r3, [r7, #4]
 80039e6:	2b00      	cmp	r3, #0
 80039e8:	d010      	beq.n	8003a0c <xTaskResumeAll+0xe8>
					{
						do
						{
							if( xTaskIncrementTick() != pdFALSE )
 80039ea:	f000 f837 	bl	8003a5c <xTaskIncrementTick>
 80039ee:	4603      	mov	r3, r0
 80039f0:	2b00      	cmp	r3, #0
 80039f2:	d002      	beq.n	80039fa <xTaskResumeAll+0xd6>
							{
								xYieldPending = pdTRUE;
 80039f4:	4b16      	ldr	r3, [pc, #88]	; (8003a50 <xTaskResumeAll+0x12c>)
 80039f6:	2201      	movs	r2, #1
 80039f8:	601a      	str	r2, [r3, #0]
							}
							else
							{
								mtCOVERAGE_TEST_MARKER();
							}
							--uxPendedCounts;
 80039fa:	687b      	ldr	r3, [r7, #4]
 80039fc:	3b01      	subs	r3, #1
 80039fe:	607b      	str	r3, [r7, #4]
						} while( uxPendedCounts > ( UBaseType_t ) 0U );
 8003a00:	687b      	ldr	r3, [r7, #4]
 8003a02:	2b00      	cmp	r3, #0
 8003a04:	d1f1      	bne.n	80039ea <xTaskResumeAll+0xc6>

						uxPendedTicks = 0;
 8003a06:	4b13      	ldr	r3, [pc, #76]	; (8003a54 <xTaskResumeAll+0x130>)
 8003a08:	2200      	movs	r2, #0
 8003a0a:	601a      	str	r2, [r3, #0]
					{
						mtCOVERAGE_TEST_MARKER();
					}
				}

				if( xYieldPending != pdFALSE )
 8003a0c:	4b10      	ldr	r3, [pc, #64]	; (8003a50 <xTaskResumeAll+0x12c>)
 8003a0e:	681b      	ldr	r3, [r3, #0]
 8003a10:	2b00      	cmp	r3, #0
 8003a12:	d009      	beq.n	8003a28 <xTaskResumeAll+0x104>
				{
					#if( configUSE_PREEMPTION != 0 )
					{
						xAlreadyYielded = pdTRUE;
 8003a14:	2301      	movs	r3, #1
 8003a16:	60bb      	str	r3, [r7, #8]
					}
					#endif
					taskYIELD_IF_USING_PREEMPTION();
 8003a18:	4b0f      	ldr	r3, [pc, #60]	; (8003a58 <xTaskResumeAll+0x134>)
 8003a1a:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8003a1e:	601a      	str	r2, [r3, #0]
 8003a20:	f3bf 8f4f 	dsb	sy
 8003a24:	f3bf 8f6f 	isb	sy
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
	taskEXIT_CRITICAL();
 8003a28:	f000 fd2c 	bl	8004484 <vPortExitCritical>

	return xAlreadyYielded;
 8003a2c:	68bb      	ldr	r3, [r7, #8]
}
 8003a2e:	4618      	mov	r0, r3
 8003a30:	3710      	adds	r7, #16
 8003a32:	46bd      	mov	sp, r7
 8003a34:	bd80      	pop	{r7, pc}
 8003a36:	bf00      	nop
 8003a38:	20000420 	.word	0x20000420
 8003a3c:	200003f8 	.word	0x200003f8
 8003a40:	200003b8 	.word	0x200003b8
 8003a44:	20000400 	.word	0x20000400
 8003a48:	200002fc 	.word	0x200002fc
 8003a4c:	200002f8 	.word	0x200002f8
 8003a50:	2000040c 	.word	0x2000040c
 8003a54:	20000408 	.word	0x20000408
 8003a58:	e000ed04 	.word	0xe000ed04

08003a5c <xTaskIncrementTick>:

#endif /* INCLUDE_xTaskAbortDelay */
/*----------------------------------------------------------*/

BaseType_t xTaskIncrementTick( void )
{
 8003a5c:	b580      	push	{r7, lr}
 8003a5e:	b086      	sub	sp, #24
 8003a60:	af00      	add	r7, sp, #0
TCB_t * pxTCB;
TickType_t xItemValue;
BaseType_t xSwitchRequired = pdFALSE;
 8003a62:	2300      	movs	r3, #0
 8003a64:	617b      	str	r3, [r7, #20]

	/* Called by the portable layer each time a tick interrupt occurs.
	Increments the tick then checks to see if the new tick value will cause any
	tasks to be unblocked. */
	traceTASK_INCREMENT_TICK( xTickCount );
	if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 8003a66:	4b50      	ldr	r3, [pc, #320]	; (8003ba8 <xTaskIncrementTick+0x14c>)
 8003a68:	681b      	ldr	r3, [r3, #0]
 8003a6a:	2b00      	cmp	r3, #0
 8003a6c:	f040 808c 	bne.w	8003b88 <xTaskIncrementTick+0x12c>
	{
		/* Minor optimisation.  The tick count cannot change in this
		block. */
		const TickType_t xConstTickCount = xTickCount + ( TickType_t ) 1;
 8003a70:	4b4e      	ldr	r3, [pc, #312]	; (8003bac <xTaskIncrementTick+0x150>)
 8003a72:	681b      	ldr	r3, [r3, #0]
 8003a74:	3301      	adds	r3, #1
 8003a76:	613b      	str	r3, [r7, #16]

		/* Increment the RTOS tick, switching the delayed and overflowed
		delayed lists if it wraps to 0. */
		xTickCount = xConstTickCount;
 8003a78:	4a4c      	ldr	r2, [pc, #304]	; (8003bac <xTaskIncrementTick+0x150>)
 8003a7a:	693b      	ldr	r3, [r7, #16]
 8003a7c:	6013      	str	r3, [r2, #0]

		if( xConstTickCount == ( TickType_t ) 0U ) /*lint !e774 'if' does not always evaluate to false as it is looking for an overflow. */
 8003a7e:	693b      	ldr	r3, [r7, #16]
 8003a80:	2b00      	cmp	r3, #0
 8003a82:	d11f      	bne.n	8003ac4 <xTaskIncrementTick+0x68>
		{
			taskSWITCH_DELAYED_LISTS();
 8003a84:	4b4a      	ldr	r3, [pc, #296]	; (8003bb0 <xTaskIncrementTick+0x154>)
 8003a86:	681b      	ldr	r3, [r3, #0]
 8003a88:	681b      	ldr	r3, [r3, #0]
 8003a8a:	2b00      	cmp	r3, #0
 8003a8c:	d009      	beq.n	8003aa2 <xTaskIncrementTick+0x46>
 8003a8e:	f04f 0350 	mov.w	r3, #80	; 0x50
 8003a92:	f383 8811 	msr	BASEPRI, r3
 8003a96:	f3bf 8f6f 	isb	sy
 8003a9a:	f3bf 8f4f 	dsb	sy
 8003a9e:	603b      	str	r3, [r7, #0]
 8003aa0:	e7fe      	b.n	8003aa0 <xTaskIncrementTick+0x44>
 8003aa2:	4b43      	ldr	r3, [pc, #268]	; (8003bb0 <xTaskIncrementTick+0x154>)
 8003aa4:	681b      	ldr	r3, [r3, #0]
 8003aa6:	60fb      	str	r3, [r7, #12]
 8003aa8:	4b42      	ldr	r3, [pc, #264]	; (8003bb4 <xTaskIncrementTick+0x158>)
 8003aaa:	681b      	ldr	r3, [r3, #0]
 8003aac:	4a40      	ldr	r2, [pc, #256]	; (8003bb0 <xTaskIncrementTick+0x154>)
 8003aae:	6013      	str	r3, [r2, #0]
 8003ab0:	4a40      	ldr	r2, [pc, #256]	; (8003bb4 <xTaskIncrementTick+0x158>)
 8003ab2:	68fb      	ldr	r3, [r7, #12]
 8003ab4:	6013      	str	r3, [r2, #0]
 8003ab6:	4b40      	ldr	r3, [pc, #256]	; (8003bb8 <xTaskIncrementTick+0x15c>)
 8003ab8:	681b      	ldr	r3, [r3, #0]
 8003aba:	3301      	adds	r3, #1
 8003abc:	4a3e      	ldr	r2, [pc, #248]	; (8003bb8 <xTaskIncrementTick+0x15c>)
 8003abe:	6013      	str	r3, [r2, #0]
 8003ac0:	f000 fa9c 	bl	8003ffc <prvResetNextTaskUnblockTime>

		/* See if this tick has made a timeout expire.  Tasks are stored in
		the	queue in the order of their wake time - meaning once one task
		has been found whose block time has not expired there is no need to
		look any further down the list. */
		if( xConstTickCount >= xNextTaskUnblockTime )
 8003ac4:	4b3d      	ldr	r3, [pc, #244]	; (8003bbc <xTaskIncrementTick+0x160>)
 8003ac6:	681b      	ldr	r3, [r3, #0]
 8003ac8:	693a      	ldr	r2, [r7, #16]
 8003aca:	429a      	cmp	r2, r3
 8003acc:	d34d      	bcc.n	8003b6a <xTaskIncrementTick+0x10e>
		{
			for( ;; )
			{
				if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 8003ace:	4b38      	ldr	r3, [pc, #224]	; (8003bb0 <xTaskIncrementTick+0x154>)
 8003ad0:	681b      	ldr	r3, [r3, #0]
 8003ad2:	681b      	ldr	r3, [r3, #0]
 8003ad4:	2b00      	cmp	r3, #0
 8003ad6:	d101      	bne.n	8003adc <xTaskIncrementTick+0x80>
 8003ad8:	2301      	movs	r3, #1
 8003ada:	e000      	b.n	8003ade <xTaskIncrementTick+0x82>
 8003adc:	2300      	movs	r3, #0
 8003ade:	2b00      	cmp	r3, #0
 8003ae0:	d004      	beq.n	8003aec <xTaskIncrementTick+0x90>
					/* The delayed list is empty.  Set xNextTaskUnblockTime
					to the maximum possible value so it is extremely
					unlikely that the
					if( xTickCount >= xNextTaskUnblockTime ) test will pass
					next time through. */
					xNextTaskUnblockTime = portMAX_DELAY; /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8003ae2:	4b36      	ldr	r3, [pc, #216]	; (8003bbc <xTaskIncrementTick+0x160>)
 8003ae4:	f04f 32ff 	mov.w	r2, #4294967295
 8003ae8:	601a      	str	r2, [r3, #0]
					break;
 8003aea:	e03e      	b.n	8003b6a <xTaskIncrementTick+0x10e>
				{
					/* The delayed list is not empty, get the value of the
					item at the head of the delayed list.  This is the time
					at which the task at the head of the delayed list must
					be removed from the Blocked state. */
					pxTCB = ( TCB_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList );
 8003aec:	4b30      	ldr	r3, [pc, #192]	; (8003bb0 <xTaskIncrementTick+0x154>)
 8003aee:	681b      	ldr	r3, [r3, #0]
 8003af0:	68db      	ldr	r3, [r3, #12]
 8003af2:	68db      	ldr	r3, [r3, #12]
 8003af4:	60bb      	str	r3, [r7, #8]
					xItemValue = listGET_LIST_ITEM_VALUE( &( pxTCB->xStateListItem ) );
 8003af6:	68bb      	ldr	r3, [r7, #8]
 8003af8:	685b      	ldr	r3, [r3, #4]
 8003afa:	607b      	str	r3, [r7, #4]

					if( xConstTickCount < xItemValue )
 8003afc:	693a      	ldr	r2, [r7, #16]
 8003afe:	687b      	ldr	r3, [r7, #4]
 8003b00:	429a      	cmp	r2, r3
 8003b02:	d203      	bcs.n	8003b0c <xTaskIncrementTick+0xb0>
						/* It is not time to unblock this item yet, but the
						item value is the time at which the task at the head
						of the blocked list must be removed from the Blocked
						state -	so record the item value in
						xNextTaskUnblockTime. */
						xNextTaskUnblockTime = xItemValue;
 8003b04:	4a2d      	ldr	r2, [pc, #180]	; (8003bbc <xTaskIncrementTick+0x160>)
 8003b06:	687b      	ldr	r3, [r7, #4]
 8003b08:	6013      	str	r3, [r2, #0]
						break;
 8003b0a:	e02e      	b.n	8003b6a <xTaskIncrementTick+0x10e>
					{
						mtCOVERAGE_TEST_MARKER();
					}

					/* It is time to remove the item from the Blocked state. */
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 8003b0c:	68bb      	ldr	r3, [r7, #8]
 8003b0e:	3304      	adds	r3, #4
 8003b10:	4618      	mov	r0, r3
 8003b12:	f7fe ff8a 	bl	8002a2a <uxListRemove>

					/* Is the task waiting on an event also?  If so remove
					it from the event list. */
					if( listLIST_ITEM_CONTAINER( &( pxTCB->xEventListItem ) ) != NULL )
 8003b16:	68bb      	ldr	r3, [r7, #8]
 8003b18:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8003b1a:	2b00      	cmp	r3, #0
 8003b1c:	d004      	beq.n	8003b28 <xTaskIncrementTick+0xcc>
					{
						( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 8003b1e:	68bb      	ldr	r3, [r7, #8]
 8003b20:	3318      	adds	r3, #24
 8003b22:	4618      	mov	r0, r3
 8003b24:	f7fe ff81 	bl	8002a2a <uxListRemove>
						mtCOVERAGE_TEST_MARKER();
					}

					/* Place the unblocked task into the appropriate ready
					list. */
					prvAddTaskToReadyList( pxTCB );
 8003b28:	68bb      	ldr	r3, [r7, #8]
 8003b2a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003b2c:	2201      	movs	r2, #1
 8003b2e:	409a      	lsls	r2, r3
 8003b30:	4b23      	ldr	r3, [pc, #140]	; (8003bc0 <xTaskIncrementTick+0x164>)
 8003b32:	681b      	ldr	r3, [r3, #0]
 8003b34:	4313      	orrs	r3, r2
 8003b36:	4a22      	ldr	r2, [pc, #136]	; (8003bc0 <xTaskIncrementTick+0x164>)
 8003b38:	6013      	str	r3, [r2, #0]
 8003b3a:	68bb      	ldr	r3, [r7, #8]
 8003b3c:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8003b3e:	4613      	mov	r3, r2
 8003b40:	009b      	lsls	r3, r3, #2
 8003b42:	4413      	add	r3, r2
 8003b44:	009b      	lsls	r3, r3, #2
 8003b46:	4a1f      	ldr	r2, [pc, #124]	; (8003bc4 <xTaskIncrementTick+0x168>)
 8003b48:	441a      	add	r2, r3
 8003b4a:	68bb      	ldr	r3, [r7, #8]
 8003b4c:	3304      	adds	r3, #4
 8003b4e:	4619      	mov	r1, r3
 8003b50:	4610      	mov	r0, r2
 8003b52:	f7fe ff0f 	bl	8002974 <vListInsertEnd>
					{
						/* Preemption is on, but a context switch should
						only be performed if the unblocked task has a
						priority that is equal to or higher than the
						currently executing task. */
						if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
 8003b56:	68bb      	ldr	r3, [r7, #8]
 8003b58:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8003b5a:	4b1b      	ldr	r3, [pc, #108]	; (8003bc8 <xTaskIncrementTick+0x16c>)
 8003b5c:	681b      	ldr	r3, [r3, #0]
 8003b5e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003b60:	429a      	cmp	r2, r3
 8003b62:	d3b4      	bcc.n	8003ace <xTaskIncrementTick+0x72>
						{
							xSwitchRequired = pdTRUE;
 8003b64:	2301      	movs	r3, #1
 8003b66:	617b      	str	r3, [r7, #20]
				if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 8003b68:	e7b1      	b.n	8003ace <xTaskIncrementTick+0x72>
		/* Tasks of equal priority to the currently running task will share
		processing time (time slice) if preemption is on, and the application
		writer has not explicitly turned time slicing off. */
		#if ( ( configUSE_PREEMPTION == 1 ) && ( configUSE_TIME_SLICING == 1 ) )
		{
			if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ pxCurrentTCB->uxPriority ] ) ) > ( UBaseType_t ) 1 )
 8003b6a:	4b17      	ldr	r3, [pc, #92]	; (8003bc8 <xTaskIncrementTick+0x16c>)
 8003b6c:	681b      	ldr	r3, [r3, #0]
 8003b6e:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8003b70:	4914      	ldr	r1, [pc, #80]	; (8003bc4 <xTaskIncrementTick+0x168>)
 8003b72:	4613      	mov	r3, r2
 8003b74:	009b      	lsls	r3, r3, #2
 8003b76:	4413      	add	r3, r2
 8003b78:	009b      	lsls	r3, r3, #2
 8003b7a:	440b      	add	r3, r1
 8003b7c:	681b      	ldr	r3, [r3, #0]
 8003b7e:	2b01      	cmp	r3, #1
 8003b80:	d907      	bls.n	8003b92 <xTaskIncrementTick+0x136>
			{
				xSwitchRequired = pdTRUE;
 8003b82:	2301      	movs	r3, #1
 8003b84:	617b      	str	r3, [r7, #20]
 8003b86:	e004      	b.n	8003b92 <xTaskIncrementTick+0x136>
		}
		#endif /* configUSE_TICK_HOOK */
	}
	else
	{
		++uxPendedTicks;
 8003b88:	4b10      	ldr	r3, [pc, #64]	; (8003bcc <xTaskIncrementTick+0x170>)
 8003b8a:	681b      	ldr	r3, [r3, #0]
 8003b8c:	3301      	adds	r3, #1
 8003b8e:	4a0f      	ldr	r2, [pc, #60]	; (8003bcc <xTaskIncrementTick+0x170>)
 8003b90:	6013      	str	r3, [r2, #0]
		#endif
	}

	#if ( configUSE_PREEMPTION == 1 )
	{
		if( xYieldPending != pdFALSE )
 8003b92:	4b0f      	ldr	r3, [pc, #60]	; (8003bd0 <xTaskIncrementTick+0x174>)
 8003b94:	681b      	ldr	r3, [r3, #0]
 8003b96:	2b00      	cmp	r3, #0
 8003b98:	d001      	beq.n	8003b9e <xTaskIncrementTick+0x142>
		{
			xSwitchRequired = pdTRUE;
 8003b9a:	2301      	movs	r3, #1
 8003b9c:	617b      	str	r3, [r7, #20]
			mtCOVERAGE_TEST_MARKER();
		}
	}
	#endif /* configUSE_PREEMPTION */

	return xSwitchRequired;
 8003b9e:	697b      	ldr	r3, [r7, #20]
}
 8003ba0:	4618      	mov	r0, r3
 8003ba2:	3718      	adds	r7, #24
 8003ba4:	46bd      	mov	sp, r7
 8003ba6:	bd80      	pop	{r7, pc}
 8003ba8:	20000420 	.word	0x20000420
 8003bac:	200003fc 	.word	0x200003fc
 8003bb0:	200003b0 	.word	0x200003b0
 8003bb4:	200003b4 	.word	0x200003b4
 8003bb8:	20000410 	.word	0x20000410
 8003bbc:	20000418 	.word	0x20000418
 8003bc0:	20000400 	.word	0x20000400
 8003bc4:	200002fc 	.word	0x200002fc
 8003bc8:	200002f8 	.word	0x200002f8
 8003bcc:	20000408 	.word	0x20000408
 8003bd0:	2000040c 	.word	0x2000040c

08003bd4 <vTaskSwitchContext>:

#endif /* configUSE_APPLICATION_TASK_TAG */
/*-----------------------------------------------------------*/

void vTaskSwitchContext( void )
{
 8003bd4:	b480      	push	{r7}
 8003bd6:	b087      	sub	sp, #28
 8003bd8:	af00      	add	r7, sp, #0
	if( uxSchedulerSuspended != ( UBaseType_t ) pdFALSE )
 8003bda:	4b26      	ldr	r3, [pc, #152]	; (8003c74 <vTaskSwitchContext+0xa0>)
 8003bdc:	681b      	ldr	r3, [r3, #0]
 8003bde:	2b00      	cmp	r3, #0
 8003be0:	d003      	beq.n	8003bea <vTaskSwitchContext+0x16>
	{
		/* The scheduler is currently suspended - do not allow a context
		switch. */
		xYieldPending = pdTRUE;
 8003be2:	4b25      	ldr	r3, [pc, #148]	; (8003c78 <vTaskSwitchContext+0xa4>)
 8003be4:	2201      	movs	r2, #1
 8003be6:	601a      	str	r2, [r3, #0]
			structure specific to this task. */
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
		}
		#endif /* configUSE_NEWLIB_REENTRANT */
	}
}
 8003be8:	e03e      	b.n	8003c68 <vTaskSwitchContext+0x94>
		xYieldPending = pdFALSE;
 8003bea:	4b23      	ldr	r3, [pc, #140]	; (8003c78 <vTaskSwitchContext+0xa4>)
 8003bec:	2200      	movs	r2, #0
 8003bee:	601a      	str	r2, [r3, #0]
		taskSELECT_HIGHEST_PRIORITY_TASK();
 8003bf0:	4b22      	ldr	r3, [pc, #136]	; (8003c7c <vTaskSwitchContext+0xa8>)
 8003bf2:	681b      	ldr	r3, [r3, #0]
 8003bf4:	60fb      	str	r3, [r7, #12]
		__asm volatile ( "clz %0, %1" : "=r" ( ucReturn ) : "r" ( ulBitmap ) : "memory" );
 8003bf6:	68fb      	ldr	r3, [r7, #12]
 8003bf8:	fab3 f383 	clz	r3, r3
 8003bfc:	72fb      	strb	r3, [r7, #11]
		return ucReturn;
 8003bfe:	7afb      	ldrb	r3, [r7, #11]
 8003c00:	f1c3 031f 	rsb	r3, r3, #31
 8003c04:	617b      	str	r3, [r7, #20]
 8003c06:	491e      	ldr	r1, [pc, #120]	; (8003c80 <vTaskSwitchContext+0xac>)
 8003c08:	697a      	ldr	r2, [r7, #20]
 8003c0a:	4613      	mov	r3, r2
 8003c0c:	009b      	lsls	r3, r3, #2
 8003c0e:	4413      	add	r3, r2
 8003c10:	009b      	lsls	r3, r3, #2
 8003c12:	440b      	add	r3, r1
 8003c14:	681b      	ldr	r3, [r3, #0]
 8003c16:	2b00      	cmp	r3, #0
 8003c18:	d109      	bne.n	8003c2e <vTaskSwitchContext+0x5a>
	__asm volatile
 8003c1a:	f04f 0350 	mov.w	r3, #80	; 0x50
 8003c1e:	f383 8811 	msr	BASEPRI, r3
 8003c22:	f3bf 8f6f 	isb	sy
 8003c26:	f3bf 8f4f 	dsb	sy
 8003c2a:	607b      	str	r3, [r7, #4]
 8003c2c:	e7fe      	b.n	8003c2c <vTaskSwitchContext+0x58>
 8003c2e:	697a      	ldr	r2, [r7, #20]
 8003c30:	4613      	mov	r3, r2
 8003c32:	009b      	lsls	r3, r3, #2
 8003c34:	4413      	add	r3, r2
 8003c36:	009b      	lsls	r3, r3, #2
 8003c38:	4a11      	ldr	r2, [pc, #68]	; (8003c80 <vTaskSwitchContext+0xac>)
 8003c3a:	4413      	add	r3, r2
 8003c3c:	613b      	str	r3, [r7, #16]
 8003c3e:	693b      	ldr	r3, [r7, #16]
 8003c40:	685b      	ldr	r3, [r3, #4]
 8003c42:	685a      	ldr	r2, [r3, #4]
 8003c44:	693b      	ldr	r3, [r7, #16]
 8003c46:	605a      	str	r2, [r3, #4]
 8003c48:	693b      	ldr	r3, [r7, #16]
 8003c4a:	685a      	ldr	r2, [r3, #4]
 8003c4c:	693b      	ldr	r3, [r7, #16]
 8003c4e:	3308      	adds	r3, #8
 8003c50:	429a      	cmp	r2, r3
 8003c52:	d104      	bne.n	8003c5e <vTaskSwitchContext+0x8a>
 8003c54:	693b      	ldr	r3, [r7, #16]
 8003c56:	685b      	ldr	r3, [r3, #4]
 8003c58:	685a      	ldr	r2, [r3, #4]
 8003c5a:	693b      	ldr	r3, [r7, #16]
 8003c5c:	605a      	str	r2, [r3, #4]
 8003c5e:	693b      	ldr	r3, [r7, #16]
 8003c60:	685b      	ldr	r3, [r3, #4]
 8003c62:	68db      	ldr	r3, [r3, #12]
 8003c64:	4a07      	ldr	r2, [pc, #28]	; (8003c84 <vTaskSwitchContext+0xb0>)
 8003c66:	6013      	str	r3, [r2, #0]
}
 8003c68:	bf00      	nop
 8003c6a:	371c      	adds	r7, #28
 8003c6c:	46bd      	mov	sp, r7
 8003c6e:	bc80      	pop	{r7}
 8003c70:	4770      	bx	lr
 8003c72:	bf00      	nop
 8003c74:	20000420 	.word	0x20000420
 8003c78:	2000040c 	.word	0x2000040c
 8003c7c:	20000400 	.word	0x20000400
 8003c80:	200002fc 	.word	0x200002fc
 8003c84:	200002f8 	.word	0x200002f8

08003c88 <vTaskPlaceOnEventList>:
/*-----------------------------------------------------------*/

void vTaskPlaceOnEventList( List_t * const pxEventList, const TickType_t xTicksToWait )
{
 8003c88:	b580      	push	{r7, lr}
 8003c8a:	b084      	sub	sp, #16
 8003c8c:	af00      	add	r7, sp, #0
 8003c8e:	6078      	str	r0, [r7, #4]
 8003c90:	6039      	str	r1, [r7, #0]
	configASSERT( pxEventList );
 8003c92:	687b      	ldr	r3, [r7, #4]
 8003c94:	2b00      	cmp	r3, #0
 8003c96:	d109      	bne.n	8003cac <vTaskPlaceOnEventList+0x24>
 8003c98:	f04f 0350 	mov.w	r3, #80	; 0x50
 8003c9c:	f383 8811 	msr	BASEPRI, r3
 8003ca0:	f3bf 8f6f 	isb	sy
 8003ca4:	f3bf 8f4f 	dsb	sy
 8003ca8:	60fb      	str	r3, [r7, #12]
 8003caa:	e7fe      	b.n	8003caa <vTaskPlaceOnEventList+0x22>

	/* Place the event list item of the TCB in the appropriate event list.
	This is placed in the list in priority order so the highest priority task
	is the first to be woken by the event.  The queue that contains the event
	list is locked, preventing simultaneous access from interrupts. */
	vListInsert( pxEventList, &( pxCurrentTCB->xEventListItem ) );
 8003cac:	4b07      	ldr	r3, [pc, #28]	; (8003ccc <vTaskPlaceOnEventList+0x44>)
 8003cae:	681b      	ldr	r3, [r3, #0]
 8003cb0:	3318      	adds	r3, #24
 8003cb2:	4619      	mov	r1, r3
 8003cb4:	6878      	ldr	r0, [r7, #4]
 8003cb6:	f7fe fe80 	bl	80029ba <vListInsert>

	prvAddCurrentTaskToDelayedList( xTicksToWait, pdTRUE );
 8003cba:	2101      	movs	r1, #1
 8003cbc:	6838      	ldr	r0, [r7, #0]
 8003cbe:	f000 fa63 	bl	8004188 <prvAddCurrentTaskToDelayedList>
}
 8003cc2:	bf00      	nop
 8003cc4:	3710      	adds	r7, #16
 8003cc6:	46bd      	mov	sp, r7
 8003cc8:	bd80      	pop	{r7, pc}
 8003cca:	bf00      	nop
 8003ccc:	200002f8 	.word	0x200002f8

08003cd0 <xTaskRemoveFromEventList>:

#endif /* configUSE_TIMERS */
/*-----------------------------------------------------------*/

BaseType_t xTaskRemoveFromEventList( const List_t * const pxEventList )
{
 8003cd0:	b580      	push	{r7, lr}
 8003cd2:	b086      	sub	sp, #24
 8003cd4:	af00      	add	r7, sp, #0
 8003cd6:	6078      	str	r0, [r7, #4]
	get called - the lock count on the queue will get modified instead.  This
	means exclusive access to the event list is guaranteed here.

	This function assumes that a check has already been made to ensure that
	pxEventList is not empty. */
	pxUnblockedTCB = ( TCB_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxEventList );
 8003cd8:	687b      	ldr	r3, [r7, #4]
 8003cda:	68db      	ldr	r3, [r3, #12]
 8003cdc:	68db      	ldr	r3, [r3, #12]
 8003cde:	613b      	str	r3, [r7, #16]
	configASSERT( pxUnblockedTCB );
 8003ce0:	693b      	ldr	r3, [r7, #16]
 8003ce2:	2b00      	cmp	r3, #0
 8003ce4:	d109      	bne.n	8003cfa <xTaskRemoveFromEventList+0x2a>
 8003ce6:	f04f 0350 	mov.w	r3, #80	; 0x50
 8003cea:	f383 8811 	msr	BASEPRI, r3
 8003cee:	f3bf 8f6f 	isb	sy
 8003cf2:	f3bf 8f4f 	dsb	sy
 8003cf6:	60fb      	str	r3, [r7, #12]
 8003cf8:	e7fe      	b.n	8003cf8 <xTaskRemoveFromEventList+0x28>
	( void ) uxListRemove( &( pxUnblockedTCB->xEventListItem ) );
 8003cfa:	693b      	ldr	r3, [r7, #16]
 8003cfc:	3318      	adds	r3, #24
 8003cfe:	4618      	mov	r0, r3
 8003d00:	f7fe fe93 	bl	8002a2a <uxListRemove>

	if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 8003d04:	4b1d      	ldr	r3, [pc, #116]	; (8003d7c <xTaskRemoveFromEventList+0xac>)
 8003d06:	681b      	ldr	r3, [r3, #0]
 8003d08:	2b00      	cmp	r3, #0
 8003d0a:	d11c      	bne.n	8003d46 <xTaskRemoveFromEventList+0x76>
	{
		( void ) uxListRemove( &( pxUnblockedTCB->xStateListItem ) );
 8003d0c:	693b      	ldr	r3, [r7, #16]
 8003d0e:	3304      	adds	r3, #4
 8003d10:	4618      	mov	r0, r3
 8003d12:	f7fe fe8a 	bl	8002a2a <uxListRemove>
		prvAddTaskToReadyList( pxUnblockedTCB );
 8003d16:	693b      	ldr	r3, [r7, #16]
 8003d18:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003d1a:	2201      	movs	r2, #1
 8003d1c:	409a      	lsls	r2, r3
 8003d1e:	4b18      	ldr	r3, [pc, #96]	; (8003d80 <xTaskRemoveFromEventList+0xb0>)
 8003d20:	681b      	ldr	r3, [r3, #0]
 8003d22:	4313      	orrs	r3, r2
 8003d24:	4a16      	ldr	r2, [pc, #88]	; (8003d80 <xTaskRemoveFromEventList+0xb0>)
 8003d26:	6013      	str	r3, [r2, #0]
 8003d28:	693b      	ldr	r3, [r7, #16]
 8003d2a:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8003d2c:	4613      	mov	r3, r2
 8003d2e:	009b      	lsls	r3, r3, #2
 8003d30:	4413      	add	r3, r2
 8003d32:	009b      	lsls	r3, r3, #2
 8003d34:	4a13      	ldr	r2, [pc, #76]	; (8003d84 <xTaskRemoveFromEventList+0xb4>)
 8003d36:	441a      	add	r2, r3
 8003d38:	693b      	ldr	r3, [r7, #16]
 8003d3a:	3304      	adds	r3, #4
 8003d3c:	4619      	mov	r1, r3
 8003d3e:	4610      	mov	r0, r2
 8003d40:	f7fe fe18 	bl	8002974 <vListInsertEnd>
 8003d44:	e005      	b.n	8003d52 <xTaskRemoveFromEventList+0x82>
	}
	else
	{
		/* The delayed and ready lists cannot be accessed, so hold this task
		pending until the scheduler is resumed. */
		vListInsertEnd( &( xPendingReadyList ), &( pxUnblockedTCB->xEventListItem ) );
 8003d46:	693b      	ldr	r3, [r7, #16]
 8003d48:	3318      	adds	r3, #24
 8003d4a:	4619      	mov	r1, r3
 8003d4c:	480e      	ldr	r0, [pc, #56]	; (8003d88 <xTaskRemoveFromEventList+0xb8>)
 8003d4e:	f7fe fe11 	bl	8002974 <vListInsertEnd>
	}

	if( pxUnblockedTCB->uxPriority > pxCurrentTCB->uxPriority )
 8003d52:	693b      	ldr	r3, [r7, #16]
 8003d54:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8003d56:	4b0d      	ldr	r3, [pc, #52]	; (8003d8c <xTaskRemoveFromEventList+0xbc>)
 8003d58:	681b      	ldr	r3, [r3, #0]
 8003d5a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003d5c:	429a      	cmp	r2, r3
 8003d5e:	d905      	bls.n	8003d6c <xTaskRemoveFromEventList+0x9c>
	{
		/* Return true if the task removed from the event list has a higher
		priority than the calling task.  This allows the calling task to know if
		it should force a context switch now. */
		xReturn = pdTRUE;
 8003d60:	2301      	movs	r3, #1
 8003d62:	617b      	str	r3, [r7, #20]

		/* Mark that a yield is pending in case the user is not using the
		"xHigherPriorityTaskWoken" parameter to an ISR safe FreeRTOS function. */
		xYieldPending = pdTRUE;
 8003d64:	4b0a      	ldr	r3, [pc, #40]	; (8003d90 <xTaskRemoveFromEventList+0xc0>)
 8003d66:	2201      	movs	r2, #1
 8003d68:	601a      	str	r2, [r3, #0]
 8003d6a:	e001      	b.n	8003d70 <xTaskRemoveFromEventList+0xa0>
	}
	else
	{
		xReturn = pdFALSE;
 8003d6c:	2300      	movs	r3, #0
 8003d6e:	617b      	str	r3, [r7, #20]
		ensure it is updated at the earliest possible time. */
		prvResetNextTaskUnblockTime();
	}
	#endif

	return xReturn;
 8003d70:	697b      	ldr	r3, [r7, #20]
}
 8003d72:	4618      	mov	r0, r3
 8003d74:	3718      	adds	r7, #24
 8003d76:	46bd      	mov	sp, r7
 8003d78:	bd80      	pop	{r7, pc}
 8003d7a:	bf00      	nop
 8003d7c:	20000420 	.word	0x20000420
 8003d80:	20000400 	.word	0x20000400
 8003d84:	200002fc 	.word	0x200002fc
 8003d88:	200003b8 	.word	0x200003b8
 8003d8c:	200002f8 	.word	0x200002f8
 8003d90:	2000040c 	.word	0x2000040c

08003d94 <vTaskInternalSetTimeOutState>:
	taskEXIT_CRITICAL();
}
/*-----------------------------------------------------------*/

void vTaskInternalSetTimeOutState( TimeOut_t * const pxTimeOut )
{
 8003d94:	b480      	push	{r7}
 8003d96:	b083      	sub	sp, #12
 8003d98:	af00      	add	r7, sp, #0
 8003d9a:	6078      	str	r0, [r7, #4]
	/* For internal use only as it does not use a critical section. */
	pxTimeOut->xOverflowCount = xNumOfOverflows;
 8003d9c:	4b06      	ldr	r3, [pc, #24]	; (8003db8 <vTaskInternalSetTimeOutState+0x24>)
 8003d9e:	681a      	ldr	r2, [r3, #0]
 8003da0:	687b      	ldr	r3, [r7, #4]
 8003da2:	601a      	str	r2, [r3, #0]
	pxTimeOut->xTimeOnEntering = xTickCount;
 8003da4:	4b05      	ldr	r3, [pc, #20]	; (8003dbc <vTaskInternalSetTimeOutState+0x28>)
 8003da6:	681a      	ldr	r2, [r3, #0]
 8003da8:	687b      	ldr	r3, [r7, #4]
 8003daa:	605a      	str	r2, [r3, #4]
}
 8003dac:	bf00      	nop
 8003dae:	370c      	adds	r7, #12
 8003db0:	46bd      	mov	sp, r7
 8003db2:	bc80      	pop	{r7}
 8003db4:	4770      	bx	lr
 8003db6:	bf00      	nop
 8003db8:	20000410 	.word	0x20000410
 8003dbc:	200003fc 	.word	0x200003fc

08003dc0 <xTaskCheckForTimeOut>:
/*-----------------------------------------------------------*/

BaseType_t xTaskCheckForTimeOut( TimeOut_t * const pxTimeOut, TickType_t * const pxTicksToWait )
{
 8003dc0:	b580      	push	{r7, lr}
 8003dc2:	b088      	sub	sp, #32
 8003dc4:	af00      	add	r7, sp, #0
 8003dc6:	6078      	str	r0, [r7, #4]
 8003dc8:	6039      	str	r1, [r7, #0]
BaseType_t xReturn;

	configASSERT( pxTimeOut );
 8003dca:	687b      	ldr	r3, [r7, #4]
 8003dcc:	2b00      	cmp	r3, #0
 8003dce:	d109      	bne.n	8003de4 <xTaskCheckForTimeOut+0x24>
 8003dd0:	f04f 0350 	mov.w	r3, #80	; 0x50
 8003dd4:	f383 8811 	msr	BASEPRI, r3
 8003dd8:	f3bf 8f6f 	isb	sy
 8003ddc:	f3bf 8f4f 	dsb	sy
 8003de0:	613b      	str	r3, [r7, #16]
 8003de2:	e7fe      	b.n	8003de2 <xTaskCheckForTimeOut+0x22>
	configASSERT( pxTicksToWait );
 8003de4:	683b      	ldr	r3, [r7, #0]
 8003de6:	2b00      	cmp	r3, #0
 8003de8:	d109      	bne.n	8003dfe <xTaskCheckForTimeOut+0x3e>
 8003dea:	f04f 0350 	mov.w	r3, #80	; 0x50
 8003dee:	f383 8811 	msr	BASEPRI, r3
 8003df2:	f3bf 8f6f 	isb	sy
 8003df6:	f3bf 8f4f 	dsb	sy
 8003dfa:	60fb      	str	r3, [r7, #12]
 8003dfc:	e7fe      	b.n	8003dfc <xTaskCheckForTimeOut+0x3c>

	taskENTER_CRITICAL();
 8003dfe:	f000 fb13 	bl	8004428 <vPortEnterCritical>
	{
		/* Minor optimisation.  The tick count cannot change in this block. */
		const TickType_t xConstTickCount = xTickCount;
 8003e02:	4b1d      	ldr	r3, [pc, #116]	; (8003e78 <xTaskCheckForTimeOut+0xb8>)
 8003e04:	681b      	ldr	r3, [r3, #0]
 8003e06:	61bb      	str	r3, [r7, #24]
		const TickType_t xElapsedTime = xConstTickCount - pxTimeOut->xTimeOnEntering;
 8003e08:	687b      	ldr	r3, [r7, #4]
 8003e0a:	685b      	ldr	r3, [r3, #4]
 8003e0c:	69ba      	ldr	r2, [r7, #24]
 8003e0e:	1ad3      	subs	r3, r2, r3
 8003e10:	617b      	str	r3, [r7, #20]
			}
			else
		#endif

		#if ( INCLUDE_vTaskSuspend == 1 )
			if( *pxTicksToWait == portMAX_DELAY )
 8003e12:	683b      	ldr	r3, [r7, #0]
 8003e14:	681b      	ldr	r3, [r3, #0]
 8003e16:	f1b3 3fff 	cmp.w	r3, #4294967295
 8003e1a:	d102      	bne.n	8003e22 <xTaskCheckForTimeOut+0x62>
			{
				/* If INCLUDE_vTaskSuspend is set to 1 and the block time
				specified is the maximum block time then the task should block
				indefinitely, and therefore never time out. */
				xReturn = pdFALSE;
 8003e1c:	2300      	movs	r3, #0
 8003e1e:	61fb      	str	r3, [r7, #28]
 8003e20:	e023      	b.n	8003e6a <xTaskCheckForTimeOut+0xaa>
			}
			else
		#endif

		if( ( xNumOfOverflows != pxTimeOut->xOverflowCount ) && ( xConstTickCount >= pxTimeOut->xTimeOnEntering ) ) /*lint !e525 Indentation preferred as is to make code within pre-processor directives clearer. */
 8003e22:	687b      	ldr	r3, [r7, #4]
 8003e24:	681a      	ldr	r2, [r3, #0]
 8003e26:	4b15      	ldr	r3, [pc, #84]	; (8003e7c <xTaskCheckForTimeOut+0xbc>)
 8003e28:	681b      	ldr	r3, [r3, #0]
 8003e2a:	429a      	cmp	r2, r3
 8003e2c:	d007      	beq.n	8003e3e <xTaskCheckForTimeOut+0x7e>
 8003e2e:	687b      	ldr	r3, [r7, #4]
 8003e30:	685b      	ldr	r3, [r3, #4]
 8003e32:	69ba      	ldr	r2, [r7, #24]
 8003e34:	429a      	cmp	r2, r3
 8003e36:	d302      	bcc.n	8003e3e <xTaskCheckForTimeOut+0x7e>
			/* The tick count is greater than the time at which
			vTaskSetTimeout() was called, but has also overflowed since
			vTaskSetTimeOut() was called.  It must have wrapped all the way
			around and gone past again. This passed since vTaskSetTimeout()
			was called. */
			xReturn = pdTRUE;
 8003e38:	2301      	movs	r3, #1
 8003e3a:	61fb      	str	r3, [r7, #28]
 8003e3c:	e015      	b.n	8003e6a <xTaskCheckForTimeOut+0xaa>
		}
		else if( xElapsedTime < *pxTicksToWait ) /*lint !e961 Explicit casting is only redundant with some compilers, whereas others require it to prevent integer conversion errors. */
 8003e3e:	683b      	ldr	r3, [r7, #0]
 8003e40:	681b      	ldr	r3, [r3, #0]
 8003e42:	697a      	ldr	r2, [r7, #20]
 8003e44:	429a      	cmp	r2, r3
 8003e46:	d20b      	bcs.n	8003e60 <xTaskCheckForTimeOut+0xa0>
		{
			/* Not a genuine timeout. Adjust parameters for time remaining. */
			*pxTicksToWait -= xElapsedTime;
 8003e48:	683b      	ldr	r3, [r7, #0]
 8003e4a:	681a      	ldr	r2, [r3, #0]
 8003e4c:	697b      	ldr	r3, [r7, #20]
 8003e4e:	1ad2      	subs	r2, r2, r3
 8003e50:	683b      	ldr	r3, [r7, #0]
 8003e52:	601a      	str	r2, [r3, #0]
			vTaskInternalSetTimeOutState( pxTimeOut );
 8003e54:	6878      	ldr	r0, [r7, #4]
 8003e56:	f7ff ff9d 	bl	8003d94 <vTaskInternalSetTimeOutState>
			xReturn = pdFALSE;
 8003e5a:	2300      	movs	r3, #0
 8003e5c:	61fb      	str	r3, [r7, #28]
 8003e5e:	e004      	b.n	8003e6a <xTaskCheckForTimeOut+0xaa>
		}
		else
		{
			*pxTicksToWait = 0;
 8003e60:	683b      	ldr	r3, [r7, #0]
 8003e62:	2200      	movs	r2, #0
 8003e64:	601a      	str	r2, [r3, #0]
			xReturn = pdTRUE;
 8003e66:	2301      	movs	r3, #1
 8003e68:	61fb      	str	r3, [r7, #28]
		}
	}
	taskEXIT_CRITICAL();
 8003e6a:	f000 fb0b 	bl	8004484 <vPortExitCritical>

	return xReturn;
 8003e6e:	69fb      	ldr	r3, [r7, #28]
}
 8003e70:	4618      	mov	r0, r3
 8003e72:	3720      	adds	r7, #32
 8003e74:	46bd      	mov	sp, r7
 8003e76:	bd80      	pop	{r7, pc}
 8003e78:	200003fc 	.word	0x200003fc
 8003e7c:	20000410 	.word	0x20000410

08003e80 <vTaskMissedYield>:
/*-----------------------------------------------------------*/

void vTaskMissedYield( void )
{
 8003e80:	b480      	push	{r7}
 8003e82:	af00      	add	r7, sp, #0
	xYieldPending = pdTRUE;
 8003e84:	4b03      	ldr	r3, [pc, #12]	; (8003e94 <vTaskMissedYield+0x14>)
 8003e86:	2201      	movs	r2, #1
 8003e88:	601a      	str	r2, [r3, #0]
}
 8003e8a:	bf00      	nop
 8003e8c:	46bd      	mov	sp, r7
 8003e8e:	bc80      	pop	{r7}
 8003e90:	4770      	bx	lr
 8003e92:	bf00      	nop
 8003e94:	2000040c 	.word	0x2000040c

08003e98 <prvIdleTask>:
 *
 * void prvIdleTask( void *pvParameters );
 *
 */
static portTASK_FUNCTION( prvIdleTask, pvParameters )
{
 8003e98:	b580      	push	{r7, lr}
 8003e9a:	b082      	sub	sp, #8
 8003e9c:	af00      	add	r7, sp, #0
 8003e9e:	6078      	str	r0, [r7, #4]

	for( ;; )
	{
		/* See if any tasks have deleted themselves - if so then the idle task
		is responsible for freeing the deleted task's TCB and stack. */
		prvCheckTasksWaitingTermination();
 8003ea0:	f000 f852 	bl	8003f48 <prvCheckTasksWaitingTermination>

			A critical region is not required here as we are just reading from
			the list, and an occasional incorrect value will not matter.  If
			the ready list at the idle priority contains more than one task
			then a task other than the idle task is ready to execute. */
			if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ tskIDLE_PRIORITY ] ) ) > ( UBaseType_t ) 1 )
 8003ea4:	4b06      	ldr	r3, [pc, #24]	; (8003ec0 <prvIdleTask+0x28>)
 8003ea6:	681b      	ldr	r3, [r3, #0]
 8003ea8:	2b01      	cmp	r3, #1
 8003eaa:	d9f9      	bls.n	8003ea0 <prvIdleTask+0x8>
			{
				taskYIELD();
 8003eac:	4b05      	ldr	r3, [pc, #20]	; (8003ec4 <prvIdleTask+0x2c>)
 8003eae:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8003eb2:	601a      	str	r2, [r3, #0]
 8003eb4:	f3bf 8f4f 	dsb	sy
 8003eb8:	f3bf 8f6f 	isb	sy
		prvCheckTasksWaitingTermination();
 8003ebc:	e7f0      	b.n	8003ea0 <prvIdleTask+0x8>
 8003ebe:	bf00      	nop
 8003ec0:	200002fc 	.word	0x200002fc
 8003ec4:	e000ed04 	.word	0xe000ed04

08003ec8 <prvInitialiseTaskLists>:

#endif /* portUSING_MPU_WRAPPERS */
/*-----------------------------------------------------------*/

static void prvInitialiseTaskLists( void )
{
 8003ec8:	b580      	push	{r7, lr}
 8003eca:	b082      	sub	sp, #8
 8003ecc:	af00      	add	r7, sp, #0
UBaseType_t uxPriority;

	for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
 8003ece:	2300      	movs	r3, #0
 8003ed0:	607b      	str	r3, [r7, #4]
 8003ed2:	e00c      	b.n	8003eee <prvInitialiseTaskLists+0x26>
	{
		vListInitialise( &( pxReadyTasksLists[ uxPriority ] ) );
 8003ed4:	687a      	ldr	r2, [r7, #4]
 8003ed6:	4613      	mov	r3, r2
 8003ed8:	009b      	lsls	r3, r3, #2
 8003eda:	4413      	add	r3, r2
 8003edc:	009b      	lsls	r3, r3, #2
 8003ede:	4a12      	ldr	r2, [pc, #72]	; (8003f28 <prvInitialiseTaskLists+0x60>)
 8003ee0:	4413      	add	r3, r2
 8003ee2:	4618      	mov	r0, r3
 8003ee4:	f7fe fd1b 	bl	800291e <vListInitialise>
	for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
 8003ee8:	687b      	ldr	r3, [r7, #4]
 8003eea:	3301      	adds	r3, #1
 8003eec:	607b      	str	r3, [r7, #4]
 8003eee:	687b      	ldr	r3, [r7, #4]
 8003ef0:	2b06      	cmp	r3, #6
 8003ef2:	d9ef      	bls.n	8003ed4 <prvInitialiseTaskLists+0xc>
	}

	vListInitialise( &xDelayedTaskList1 );
 8003ef4:	480d      	ldr	r0, [pc, #52]	; (8003f2c <prvInitialiseTaskLists+0x64>)
 8003ef6:	f7fe fd12 	bl	800291e <vListInitialise>
	vListInitialise( &xDelayedTaskList2 );
 8003efa:	480d      	ldr	r0, [pc, #52]	; (8003f30 <prvInitialiseTaskLists+0x68>)
 8003efc:	f7fe fd0f 	bl	800291e <vListInitialise>
	vListInitialise( &xPendingReadyList );
 8003f00:	480c      	ldr	r0, [pc, #48]	; (8003f34 <prvInitialiseTaskLists+0x6c>)
 8003f02:	f7fe fd0c 	bl	800291e <vListInitialise>

	#if ( INCLUDE_vTaskDelete == 1 )
	{
		vListInitialise( &xTasksWaitingTermination );
 8003f06:	480c      	ldr	r0, [pc, #48]	; (8003f38 <prvInitialiseTaskLists+0x70>)
 8003f08:	f7fe fd09 	bl	800291e <vListInitialise>
	}
	#endif /* INCLUDE_vTaskDelete */

	#if ( INCLUDE_vTaskSuspend == 1 )
	{
		vListInitialise( &xSuspendedTaskList );
 8003f0c:	480b      	ldr	r0, [pc, #44]	; (8003f3c <prvInitialiseTaskLists+0x74>)
 8003f0e:	f7fe fd06 	bl	800291e <vListInitialise>
	}
	#endif /* INCLUDE_vTaskSuspend */

	/* Start with pxDelayedTaskList using list1 and the pxOverflowDelayedTaskList
	using list2. */
	pxDelayedTaskList = &xDelayedTaskList1;
 8003f12:	4b0b      	ldr	r3, [pc, #44]	; (8003f40 <prvInitialiseTaskLists+0x78>)
 8003f14:	4a05      	ldr	r2, [pc, #20]	; (8003f2c <prvInitialiseTaskLists+0x64>)
 8003f16:	601a      	str	r2, [r3, #0]
	pxOverflowDelayedTaskList = &xDelayedTaskList2;
 8003f18:	4b0a      	ldr	r3, [pc, #40]	; (8003f44 <prvInitialiseTaskLists+0x7c>)
 8003f1a:	4a05      	ldr	r2, [pc, #20]	; (8003f30 <prvInitialiseTaskLists+0x68>)
 8003f1c:	601a      	str	r2, [r3, #0]
}
 8003f1e:	bf00      	nop
 8003f20:	3708      	adds	r7, #8
 8003f22:	46bd      	mov	sp, r7
 8003f24:	bd80      	pop	{r7, pc}
 8003f26:	bf00      	nop
 8003f28:	200002fc 	.word	0x200002fc
 8003f2c:	20000388 	.word	0x20000388
 8003f30:	2000039c 	.word	0x2000039c
 8003f34:	200003b8 	.word	0x200003b8
 8003f38:	200003cc 	.word	0x200003cc
 8003f3c:	200003e4 	.word	0x200003e4
 8003f40:	200003b0 	.word	0x200003b0
 8003f44:	200003b4 	.word	0x200003b4

08003f48 <prvCheckTasksWaitingTermination>:
/*-----------------------------------------------------------*/

static void prvCheckTasksWaitingTermination( void )
{
 8003f48:	b580      	push	{r7, lr}
 8003f4a:	b082      	sub	sp, #8
 8003f4c:	af00      	add	r7, sp, #0
	{
		TCB_t *pxTCB;

		/* uxDeletedTasksWaitingCleanUp is used to prevent vTaskSuspendAll()
		being called too often in the idle task. */
		while( uxDeletedTasksWaitingCleanUp > ( UBaseType_t ) 0U )
 8003f4e:	e019      	b.n	8003f84 <prvCheckTasksWaitingTermination+0x3c>
		{
			taskENTER_CRITICAL();
 8003f50:	f000 fa6a 	bl	8004428 <vPortEnterCritical>
			{
				pxTCB = ( TCB_t * ) listGET_OWNER_OF_HEAD_ENTRY( ( &xTasksWaitingTermination ) );
 8003f54:	4b0f      	ldr	r3, [pc, #60]	; (8003f94 <prvCheckTasksWaitingTermination+0x4c>)
 8003f56:	68db      	ldr	r3, [r3, #12]
 8003f58:	68db      	ldr	r3, [r3, #12]
 8003f5a:	607b      	str	r3, [r7, #4]
				( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 8003f5c:	687b      	ldr	r3, [r7, #4]
 8003f5e:	3304      	adds	r3, #4
 8003f60:	4618      	mov	r0, r3
 8003f62:	f7fe fd62 	bl	8002a2a <uxListRemove>
				--uxCurrentNumberOfTasks;
 8003f66:	4b0c      	ldr	r3, [pc, #48]	; (8003f98 <prvCheckTasksWaitingTermination+0x50>)
 8003f68:	681b      	ldr	r3, [r3, #0]
 8003f6a:	3b01      	subs	r3, #1
 8003f6c:	4a0a      	ldr	r2, [pc, #40]	; (8003f98 <prvCheckTasksWaitingTermination+0x50>)
 8003f6e:	6013      	str	r3, [r2, #0]
				--uxDeletedTasksWaitingCleanUp;
 8003f70:	4b0a      	ldr	r3, [pc, #40]	; (8003f9c <prvCheckTasksWaitingTermination+0x54>)
 8003f72:	681b      	ldr	r3, [r3, #0]
 8003f74:	3b01      	subs	r3, #1
 8003f76:	4a09      	ldr	r2, [pc, #36]	; (8003f9c <prvCheckTasksWaitingTermination+0x54>)
 8003f78:	6013      	str	r3, [r2, #0]
			}
			taskEXIT_CRITICAL();
 8003f7a:	f000 fa83 	bl	8004484 <vPortExitCritical>

			prvDeleteTCB( pxTCB );
 8003f7e:	6878      	ldr	r0, [r7, #4]
 8003f80:	f000 f80e 	bl	8003fa0 <prvDeleteTCB>
		while( uxDeletedTasksWaitingCleanUp > ( UBaseType_t ) 0U )
 8003f84:	4b05      	ldr	r3, [pc, #20]	; (8003f9c <prvCheckTasksWaitingTermination+0x54>)
 8003f86:	681b      	ldr	r3, [r3, #0]
 8003f88:	2b00      	cmp	r3, #0
 8003f8a:	d1e1      	bne.n	8003f50 <prvCheckTasksWaitingTermination+0x8>
		}
	}
	#endif /* INCLUDE_vTaskDelete */
}
 8003f8c:	bf00      	nop
 8003f8e:	3708      	adds	r7, #8
 8003f90:	46bd      	mov	sp, r7
 8003f92:	bd80      	pop	{r7, pc}
 8003f94:	200003cc 	.word	0x200003cc
 8003f98:	200003f8 	.word	0x200003f8
 8003f9c:	200003e0 	.word	0x200003e0

08003fa0 <prvDeleteTCB>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelete == 1 )

	static void prvDeleteTCB( TCB_t *pxTCB )
	{
 8003fa0:	b580      	push	{r7, lr}
 8003fa2:	b084      	sub	sp, #16
 8003fa4:	af00      	add	r7, sp, #0
 8003fa6:	6078      	str	r0, [r7, #4]
		#elif( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e731 Macro has been consolidated for readability reasons. */
		{
			/* The task could have been allocated statically or dynamically, so
			check what was statically allocated before trying to free the
			memory. */
			if( pxTCB->ucStaticallyAllocated == tskDYNAMICALLY_ALLOCATED_STACK_AND_TCB )
 8003fa8:	687b      	ldr	r3, [r7, #4]
 8003faa:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 8003fae:	2b00      	cmp	r3, #0
 8003fb0:	d108      	bne.n	8003fc4 <prvDeleteTCB+0x24>
			{
				/* Both the stack and TCB were allocated dynamically, so both
				must be freed. */
				vPortFree( pxTCB->pxStack );
 8003fb2:	687b      	ldr	r3, [r7, #4]
 8003fb4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003fb6:	4618      	mov	r0, r3
 8003fb8:	f000 fbee 	bl	8004798 <vPortFree>
				vPortFree( pxTCB );
 8003fbc:	6878      	ldr	r0, [r7, #4]
 8003fbe:	f000 fbeb 	bl	8004798 <vPortFree>
				configASSERT( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_AND_TCB	);
				mtCOVERAGE_TEST_MARKER();
			}
		}
		#endif /* configSUPPORT_DYNAMIC_ALLOCATION */
	}
 8003fc2:	e017      	b.n	8003ff4 <prvDeleteTCB+0x54>
			else if( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_ONLY )
 8003fc4:	687b      	ldr	r3, [r7, #4]
 8003fc6:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 8003fca:	2b01      	cmp	r3, #1
 8003fcc:	d103      	bne.n	8003fd6 <prvDeleteTCB+0x36>
				vPortFree( pxTCB );
 8003fce:	6878      	ldr	r0, [r7, #4]
 8003fd0:	f000 fbe2 	bl	8004798 <vPortFree>
	}
 8003fd4:	e00e      	b.n	8003ff4 <prvDeleteTCB+0x54>
				configASSERT( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_AND_TCB	);
 8003fd6:	687b      	ldr	r3, [r7, #4]
 8003fd8:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 8003fdc:	2b02      	cmp	r3, #2
 8003fde:	d009      	beq.n	8003ff4 <prvDeleteTCB+0x54>
 8003fe0:	f04f 0350 	mov.w	r3, #80	; 0x50
 8003fe4:	f383 8811 	msr	BASEPRI, r3
 8003fe8:	f3bf 8f6f 	isb	sy
 8003fec:	f3bf 8f4f 	dsb	sy
 8003ff0:	60fb      	str	r3, [r7, #12]
 8003ff2:	e7fe      	b.n	8003ff2 <prvDeleteTCB+0x52>
	}
 8003ff4:	bf00      	nop
 8003ff6:	3710      	adds	r7, #16
 8003ff8:	46bd      	mov	sp, r7
 8003ffa:	bd80      	pop	{r7, pc}

08003ffc <prvResetNextTaskUnblockTime>:

#endif /* INCLUDE_vTaskDelete */
/*-----------------------------------------------------------*/

static void prvResetNextTaskUnblockTime( void )
{
 8003ffc:	b480      	push	{r7}
 8003ffe:	b083      	sub	sp, #12
 8004000:	af00      	add	r7, sp, #0
TCB_t *pxTCB;

	if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 8004002:	4b0e      	ldr	r3, [pc, #56]	; (800403c <prvResetNextTaskUnblockTime+0x40>)
 8004004:	681b      	ldr	r3, [r3, #0]
 8004006:	681b      	ldr	r3, [r3, #0]
 8004008:	2b00      	cmp	r3, #0
 800400a:	d101      	bne.n	8004010 <prvResetNextTaskUnblockTime+0x14>
 800400c:	2301      	movs	r3, #1
 800400e:	e000      	b.n	8004012 <prvResetNextTaskUnblockTime+0x16>
 8004010:	2300      	movs	r3, #0
 8004012:	2b00      	cmp	r3, #0
 8004014:	d004      	beq.n	8004020 <prvResetNextTaskUnblockTime+0x24>
	{
		/* The new current delayed list is empty.  Set xNextTaskUnblockTime to
		the maximum possible value so it is	extremely unlikely that the
		if( xTickCount >= xNextTaskUnblockTime ) test will pass until
		there is an item in the delayed list. */
		xNextTaskUnblockTime = portMAX_DELAY;
 8004016:	4b0a      	ldr	r3, [pc, #40]	; (8004040 <prvResetNextTaskUnblockTime+0x44>)
 8004018:	f04f 32ff 	mov.w	r2, #4294967295
 800401c:	601a      	str	r2, [r3, #0]
		which the task at the head of the delayed list should be removed
		from the Blocked state. */
		( pxTCB ) = ( TCB_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList );
		xNextTaskUnblockTime = listGET_LIST_ITEM_VALUE( &( ( pxTCB )->xStateListItem ) );
	}
}
 800401e:	e008      	b.n	8004032 <prvResetNextTaskUnblockTime+0x36>
		( pxTCB ) = ( TCB_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList );
 8004020:	4b06      	ldr	r3, [pc, #24]	; (800403c <prvResetNextTaskUnblockTime+0x40>)
 8004022:	681b      	ldr	r3, [r3, #0]
 8004024:	68db      	ldr	r3, [r3, #12]
 8004026:	68db      	ldr	r3, [r3, #12]
 8004028:	607b      	str	r3, [r7, #4]
		xNextTaskUnblockTime = listGET_LIST_ITEM_VALUE( &( ( pxTCB )->xStateListItem ) );
 800402a:	687b      	ldr	r3, [r7, #4]
 800402c:	685b      	ldr	r3, [r3, #4]
 800402e:	4a04      	ldr	r2, [pc, #16]	; (8004040 <prvResetNextTaskUnblockTime+0x44>)
 8004030:	6013      	str	r3, [r2, #0]
}
 8004032:	bf00      	nop
 8004034:	370c      	adds	r7, #12
 8004036:	46bd      	mov	sp, r7
 8004038:	bc80      	pop	{r7}
 800403a:	4770      	bx	lr
 800403c:	200003b0 	.word	0x200003b0
 8004040:	20000418 	.word	0x20000418

08004044 <xTaskGetSchedulerState>:
/*-----------------------------------------------------------*/

#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )

	BaseType_t xTaskGetSchedulerState( void )
	{
 8004044:	b480      	push	{r7}
 8004046:	b083      	sub	sp, #12
 8004048:	af00      	add	r7, sp, #0
	BaseType_t xReturn;

		if( xSchedulerRunning == pdFALSE )
 800404a:	4b0b      	ldr	r3, [pc, #44]	; (8004078 <xTaskGetSchedulerState+0x34>)
 800404c:	681b      	ldr	r3, [r3, #0]
 800404e:	2b00      	cmp	r3, #0
 8004050:	d102      	bne.n	8004058 <xTaskGetSchedulerState+0x14>
		{
			xReturn = taskSCHEDULER_NOT_STARTED;
 8004052:	2301      	movs	r3, #1
 8004054:	607b      	str	r3, [r7, #4]
 8004056:	e008      	b.n	800406a <xTaskGetSchedulerState+0x26>
		}
		else
		{
			if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 8004058:	4b08      	ldr	r3, [pc, #32]	; (800407c <xTaskGetSchedulerState+0x38>)
 800405a:	681b      	ldr	r3, [r3, #0]
 800405c:	2b00      	cmp	r3, #0
 800405e:	d102      	bne.n	8004066 <xTaskGetSchedulerState+0x22>
			{
				xReturn = taskSCHEDULER_RUNNING;
 8004060:	2302      	movs	r3, #2
 8004062:	607b      	str	r3, [r7, #4]
 8004064:	e001      	b.n	800406a <xTaskGetSchedulerState+0x26>
			}
			else
			{
				xReturn = taskSCHEDULER_SUSPENDED;
 8004066:	2300      	movs	r3, #0
 8004068:	607b      	str	r3, [r7, #4]
			}
		}

		return xReturn;
 800406a:	687b      	ldr	r3, [r7, #4]
	}
 800406c:	4618      	mov	r0, r3
 800406e:	370c      	adds	r7, #12
 8004070:	46bd      	mov	sp, r7
 8004072:	bc80      	pop	{r7}
 8004074:	4770      	bx	lr
 8004076:	bf00      	nop
 8004078:	20000404 	.word	0x20000404
 800407c:	20000420 	.word	0x20000420

08004080 <xTaskPriorityDisinherit>:
/*-----------------------------------------------------------*/

#if ( configUSE_MUTEXES == 1 )

	BaseType_t xTaskPriorityDisinherit( TaskHandle_t const pxMutexHolder )
	{
 8004080:	b580      	push	{r7, lr}
 8004082:	b086      	sub	sp, #24
 8004084:	af00      	add	r7, sp, #0
 8004086:	6078      	str	r0, [r7, #4]
	TCB_t * const pxTCB = ( TCB_t * ) pxMutexHolder;
 8004088:	687b      	ldr	r3, [r7, #4]
 800408a:	613b      	str	r3, [r7, #16]
	BaseType_t xReturn = pdFALSE;
 800408c:	2300      	movs	r3, #0
 800408e:	617b      	str	r3, [r7, #20]

		if( pxMutexHolder != NULL )
 8004090:	687b      	ldr	r3, [r7, #4]
 8004092:	2b00      	cmp	r3, #0
 8004094:	d06c      	beq.n	8004170 <xTaskPriorityDisinherit+0xf0>
		{
			/* A task can only have an inherited priority if it holds the mutex.
			If the mutex is held by a task then it cannot be given from an
			interrupt, and if a mutex is given by the holding task then it must
			be the running state task. */
			configASSERT( pxTCB == pxCurrentTCB );
 8004096:	4b39      	ldr	r3, [pc, #228]	; (800417c <xTaskPriorityDisinherit+0xfc>)
 8004098:	681b      	ldr	r3, [r3, #0]
 800409a:	693a      	ldr	r2, [r7, #16]
 800409c:	429a      	cmp	r2, r3
 800409e:	d009      	beq.n	80040b4 <xTaskPriorityDisinherit+0x34>
 80040a0:	f04f 0350 	mov.w	r3, #80	; 0x50
 80040a4:	f383 8811 	msr	BASEPRI, r3
 80040a8:	f3bf 8f6f 	isb	sy
 80040ac:	f3bf 8f4f 	dsb	sy
 80040b0:	60fb      	str	r3, [r7, #12]
 80040b2:	e7fe      	b.n	80040b2 <xTaskPriorityDisinherit+0x32>
			configASSERT( pxTCB->uxMutexesHeld );
 80040b4:	693b      	ldr	r3, [r7, #16]
 80040b6:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 80040b8:	2b00      	cmp	r3, #0
 80040ba:	d109      	bne.n	80040d0 <xTaskPriorityDisinherit+0x50>
 80040bc:	f04f 0350 	mov.w	r3, #80	; 0x50
 80040c0:	f383 8811 	msr	BASEPRI, r3
 80040c4:	f3bf 8f6f 	isb	sy
 80040c8:	f3bf 8f4f 	dsb	sy
 80040cc:	60bb      	str	r3, [r7, #8]
 80040ce:	e7fe      	b.n	80040ce <xTaskPriorityDisinherit+0x4e>
			( pxTCB->uxMutexesHeld )--;
 80040d0:	693b      	ldr	r3, [r7, #16]
 80040d2:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 80040d4:	1e5a      	subs	r2, r3, #1
 80040d6:	693b      	ldr	r3, [r7, #16]
 80040d8:	649a      	str	r2, [r3, #72]	; 0x48

			/* Has the holder of the mutex inherited the priority of another
			task? */
			if( pxTCB->uxPriority != pxTCB->uxBasePriority )
 80040da:	693b      	ldr	r3, [r7, #16]
 80040dc:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80040de:	693b      	ldr	r3, [r7, #16]
 80040e0:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80040e2:	429a      	cmp	r2, r3
 80040e4:	d044      	beq.n	8004170 <xTaskPriorityDisinherit+0xf0>
			{
				/* Only disinherit if no other mutexes are held. */
				if( pxTCB->uxMutexesHeld == ( UBaseType_t ) 0 )
 80040e6:	693b      	ldr	r3, [r7, #16]
 80040e8:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 80040ea:	2b00      	cmp	r3, #0
 80040ec:	d140      	bne.n	8004170 <xTaskPriorityDisinherit+0xf0>
					/* A task can only have an inherited priority if it holds
					the mutex.  If the mutex is held by a task then it cannot be
					given from an interrupt, and if a mutex is given by the
					holding task then it must be the running state task.  Remove
					the holding task from the ready list. */
					if( uxListRemove( &( pxTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 80040ee:	693b      	ldr	r3, [r7, #16]
 80040f0:	3304      	adds	r3, #4
 80040f2:	4618      	mov	r0, r3
 80040f4:	f7fe fc99 	bl	8002a2a <uxListRemove>
 80040f8:	4603      	mov	r3, r0
 80040fa:	2b00      	cmp	r3, #0
 80040fc:	d115      	bne.n	800412a <xTaskPriorityDisinherit+0xaa>
					{
						taskRESET_READY_PRIORITY( pxTCB->uxPriority );
 80040fe:	693b      	ldr	r3, [r7, #16]
 8004100:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8004102:	491f      	ldr	r1, [pc, #124]	; (8004180 <xTaskPriorityDisinherit+0x100>)
 8004104:	4613      	mov	r3, r2
 8004106:	009b      	lsls	r3, r3, #2
 8004108:	4413      	add	r3, r2
 800410a:	009b      	lsls	r3, r3, #2
 800410c:	440b      	add	r3, r1
 800410e:	681b      	ldr	r3, [r3, #0]
 8004110:	2b00      	cmp	r3, #0
 8004112:	d10a      	bne.n	800412a <xTaskPriorityDisinherit+0xaa>
 8004114:	693b      	ldr	r3, [r7, #16]
 8004116:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8004118:	2201      	movs	r2, #1
 800411a:	fa02 f303 	lsl.w	r3, r2, r3
 800411e:	43da      	mvns	r2, r3
 8004120:	4b18      	ldr	r3, [pc, #96]	; (8004184 <xTaskPriorityDisinherit+0x104>)
 8004122:	681b      	ldr	r3, [r3, #0]
 8004124:	4013      	ands	r3, r2
 8004126:	4a17      	ldr	r2, [pc, #92]	; (8004184 <xTaskPriorityDisinherit+0x104>)
 8004128:	6013      	str	r3, [r2, #0]
					}

					/* Disinherit the priority before adding the task into the
					new	ready list. */
					traceTASK_PRIORITY_DISINHERIT( pxTCB, pxTCB->uxBasePriority );
					pxTCB->uxPriority = pxTCB->uxBasePriority;
 800412a:	693b      	ldr	r3, [r7, #16]
 800412c:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 800412e:	693b      	ldr	r3, [r7, #16]
 8004130:	62da      	str	r2, [r3, #44]	; 0x2c

					/* Reset the event list item value.  It cannot be in use for
					any other purpose if this task is running, and it must be
					running to give back the mutex. */
					listSET_LIST_ITEM_VALUE( &( pxTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) pxTCB->uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8004132:	693b      	ldr	r3, [r7, #16]
 8004134:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8004136:	f1c3 0207 	rsb	r2, r3, #7
 800413a:	693b      	ldr	r3, [r7, #16]
 800413c:	619a      	str	r2, [r3, #24]
					prvAddTaskToReadyList( pxTCB );
 800413e:	693b      	ldr	r3, [r7, #16]
 8004140:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8004142:	2201      	movs	r2, #1
 8004144:	409a      	lsls	r2, r3
 8004146:	4b0f      	ldr	r3, [pc, #60]	; (8004184 <xTaskPriorityDisinherit+0x104>)
 8004148:	681b      	ldr	r3, [r3, #0]
 800414a:	4313      	orrs	r3, r2
 800414c:	4a0d      	ldr	r2, [pc, #52]	; (8004184 <xTaskPriorityDisinherit+0x104>)
 800414e:	6013      	str	r3, [r2, #0]
 8004150:	693b      	ldr	r3, [r7, #16]
 8004152:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8004154:	4613      	mov	r3, r2
 8004156:	009b      	lsls	r3, r3, #2
 8004158:	4413      	add	r3, r2
 800415a:	009b      	lsls	r3, r3, #2
 800415c:	4a08      	ldr	r2, [pc, #32]	; (8004180 <xTaskPriorityDisinherit+0x100>)
 800415e:	441a      	add	r2, r3
 8004160:	693b      	ldr	r3, [r7, #16]
 8004162:	3304      	adds	r3, #4
 8004164:	4619      	mov	r1, r3
 8004166:	4610      	mov	r0, r2
 8004168:	f7fe fc04 	bl	8002974 <vListInsertEnd>
					in an order different to that in which they were taken.
					If a context switch did not occur when the first mutex was
					returned, even if a task was waiting on it, then a context
					switch should occur when the last mutex is returned whether
					a task is waiting on it or not. */
					xReturn = pdTRUE;
 800416c:	2301      	movs	r3, #1
 800416e:	617b      	str	r3, [r7, #20]
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}

		return xReturn;
 8004170:	697b      	ldr	r3, [r7, #20]
	}
 8004172:	4618      	mov	r0, r3
 8004174:	3718      	adds	r7, #24
 8004176:	46bd      	mov	sp, r7
 8004178:	bd80      	pop	{r7, pc}
 800417a:	bf00      	nop
 800417c:	200002f8 	.word	0x200002f8
 8004180:	200002fc 	.word	0x200002fc
 8004184:	20000400 	.word	0x20000400

08004188 <prvAddCurrentTaskToDelayedList>:
#endif /* configUSE_TASK_NOTIFICATIONS */
/*-----------------------------------------------------------*/


static void prvAddCurrentTaskToDelayedList( TickType_t xTicksToWait, const BaseType_t xCanBlockIndefinitely )
{
 8004188:	b580      	push	{r7, lr}
 800418a:	b084      	sub	sp, #16
 800418c:	af00      	add	r7, sp, #0
 800418e:	6078      	str	r0, [r7, #4]
 8004190:	6039      	str	r1, [r7, #0]
TickType_t xTimeToWake;
const TickType_t xConstTickCount = xTickCount;
 8004192:	4b29      	ldr	r3, [pc, #164]	; (8004238 <prvAddCurrentTaskToDelayedList+0xb0>)
 8004194:	681b      	ldr	r3, [r3, #0]
 8004196:	60fb      	str	r3, [r7, #12]
	}
	#endif

	/* Remove the task from the ready list before adding it to the blocked list
	as the same list item is used for both lists. */
	if( uxListRemove( &( pxCurrentTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 8004198:	4b28      	ldr	r3, [pc, #160]	; (800423c <prvAddCurrentTaskToDelayedList+0xb4>)
 800419a:	681b      	ldr	r3, [r3, #0]
 800419c:	3304      	adds	r3, #4
 800419e:	4618      	mov	r0, r3
 80041a0:	f7fe fc43 	bl	8002a2a <uxListRemove>
 80041a4:	4603      	mov	r3, r0
 80041a6:	2b00      	cmp	r3, #0
 80041a8:	d10b      	bne.n	80041c2 <prvAddCurrentTaskToDelayedList+0x3a>
	{
		/* The current task must be in a ready list, so there is no need to
		check, and the port reset macro can be called directly. */
		portRESET_READY_PRIORITY( pxCurrentTCB->uxPriority, uxTopReadyPriority );
 80041aa:	4b24      	ldr	r3, [pc, #144]	; (800423c <prvAddCurrentTaskToDelayedList+0xb4>)
 80041ac:	681b      	ldr	r3, [r3, #0]
 80041ae:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80041b0:	2201      	movs	r2, #1
 80041b2:	fa02 f303 	lsl.w	r3, r2, r3
 80041b6:	43da      	mvns	r2, r3
 80041b8:	4b21      	ldr	r3, [pc, #132]	; (8004240 <prvAddCurrentTaskToDelayedList+0xb8>)
 80041ba:	681b      	ldr	r3, [r3, #0]
 80041bc:	4013      	ands	r3, r2
 80041be:	4a20      	ldr	r2, [pc, #128]	; (8004240 <prvAddCurrentTaskToDelayedList+0xb8>)
 80041c0:	6013      	str	r3, [r2, #0]
		mtCOVERAGE_TEST_MARKER();
	}

	#if ( INCLUDE_vTaskSuspend == 1 )
	{
		if( ( xTicksToWait == portMAX_DELAY ) && ( xCanBlockIndefinitely != pdFALSE ) )
 80041c2:	687b      	ldr	r3, [r7, #4]
 80041c4:	f1b3 3fff 	cmp.w	r3, #4294967295
 80041c8:	d10a      	bne.n	80041e0 <prvAddCurrentTaskToDelayedList+0x58>
 80041ca:	683b      	ldr	r3, [r7, #0]
 80041cc:	2b00      	cmp	r3, #0
 80041ce:	d007      	beq.n	80041e0 <prvAddCurrentTaskToDelayedList+0x58>
		{
			/* Add the task to the suspended task list instead of a delayed task
			list to ensure it is not woken by a timing event.  It will block
			indefinitely. */
			vListInsertEnd( &xSuspendedTaskList, &( pxCurrentTCB->xStateListItem ) );
 80041d0:	4b1a      	ldr	r3, [pc, #104]	; (800423c <prvAddCurrentTaskToDelayedList+0xb4>)
 80041d2:	681b      	ldr	r3, [r3, #0]
 80041d4:	3304      	adds	r3, #4
 80041d6:	4619      	mov	r1, r3
 80041d8:	481a      	ldr	r0, [pc, #104]	; (8004244 <prvAddCurrentTaskToDelayedList+0xbc>)
 80041da:	f7fe fbcb 	bl	8002974 <vListInsertEnd>

		/* Avoid compiler warning when INCLUDE_vTaskSuspend is not 1. */
		( void ) xCanBlockIndefinitely;
	}
	#endif /* INCLUDE_vTaskSuspend */
}
 80041de:	e026      	b.n	800422e <prvAddCurrentTaskToDelayedList+0xa6>
			xTimeToWake = xConstTickCount + xTicksToWait;
 80041e0:	68fa      	ldr	r2, [r7, #12]
 80041e2:	687b      	ldr	r3, [r7, #4]
 80041e4:	4413      	add	r3, r2
 80041e6:	60bb      	str	r3, [r7, #8]
			listSET_LIST_ITEM_VALUE( &( pxCurrentTCB->xStateListItem ), xTimeToWake );
 80041e8:	4b14      	ldr	r3, [pc, #80]	; (800423c <prvAddCurrentTaskToDelayedList+0xb4>)
 80041ea:	681b      	ldr	r3, [r3, #0]
 80041ec:	68ba      	ldr	r2, [r7, #8]
 80041ee:	605a      	str	r2, [r3, #4]
			if( xTimeToWake < xConstTickCount )
 80041f0:	68ba      	ldr	r2, [r7, #8]
 80041f2:	68fb      	ldr	r3, [r7, #12]
 80041f4:	429a      	cmp	r2, r3
 80041f6:	d209      	bcs.n	800420c <prvAddCurrentTaskToDelayedList+0x84>
				vListInsert( pxOverflowDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
 80041f8:	4b13      	ldr	r3, [pc, #76]	; (8004248 <prvAddCurrentTaskToDelayedList+0xc0>)
 80041fa:	681a      	ldr	r2, [r3, #0]
 80041fc:	4b0f      	ldr	r3, [pc, #60]	; (800423c <prvAddCurrentTaskToDelayedList+0xb4>)
 80041fe:	681b      	ldr	r3, [r3, #0]
 8004200:	3304      	adds	r3, #4
 8004202:	4619      	mov	r1, r3
 8004204:	4610      	mov	r0, r2
 8004206:	f7fe fbd8 	bl	80029ba <vListInsert>
}
 800420a:	e010      	b.n	800422e <prvAddCurrentTaskToDelayedList+0xa6>
				vListInsert( pxDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
 800420c:	4b0f      	ldr	r3, [pc, #60]	; (800424c <prvAddCurrentTaskToDelayedList+0xc4>)
 800420e:	681a      	ldr	r2, [r3, #0]
 8004210:	4b0a      	ldr	r3, [pc, #40]	; (800423c <prvAddCurrentTaskToDelayedList+0xb4>)
 8004212:	681b      	ldr	r3, [r3, #0]
 8004214:	3304      	adds	r3, #4
 8004216:	4619      	mov	r1, r3
 8004218:	4610      	mov	r0, r2
 800421a:	f7fe fbce 	bl	80029ba <vListInsert>
				if( xTimeToWake < xNextTaskUnblockTime )
 800421e:	4b0c      	ldr	r3, [pc, #48]	; (8004250 <prvAddCurrentTaskToDelayedList+0xc8>)
 8004220:	681b      	ldr	r3, [r3, #0]
 8004222:	68ba      	ldr	r2, [r7, #8]
 8004224:	429a      	cmp	r2, r3
 8004226:	d202      	bcs.n	800422e <prvAddCurrentTaskToDelayedList+0xa6>
					xNextTaskUnblockTime = xTimeToWake;
 8004228:	4a09      	ldr	r2, [pc, #36]	; (8004250 <prvAddCurrentTaskToDelayedList+0xc8>)
 800422a:	68bb      	ldr	r3, [r7, #8]
 800422c:	6013      	str	r3, [r2, #0]
}
 800422e:	bf00      	nop
 8004230:	3710      	adds	r7, #16
 8004232:	46bd      	mov	sp, r7
 8004234:	bd80      	pop	{r7, pc}
 8004236:	bf00      	nop
 8004238:	200003fc 	.word	0x200003fc
 800423c:	200002f8 	.word	0x200002f8
 8004240:	20000400 	.word	0x20000400
 8004244:	200003e4 	.word	0x200003e4
 8004248:	200003b4 	.word	0x200003b4
 800424c:	200003b0 	.word	0x200003b0
 8004250:	20000418 	.word	0x20000418

08004254 <pxPortInitialiseStack>:

/*
 * See header file for description.
 */
StackType_t *pxPortInitialiseStack( StackType_t *pxTopOfStack, TaskFunction_t pxCode, void *pvParameters )
{
 8004254:	b480      	push	{r7}
 8004256:	b085      	sub	sp, #20
 8004258:	af00      	add	r7, sp, #0
 800425a:	60f8      	str	r0, [r7, #12]
 800425c:	60b9      	str	r1, [r7, #8]
 800425e:	607a      	str	r2, [r7, #4]
	/* Simulate the stack frame as it would be created by a context switch
	interrupt. */
	pxTopOfStack--; /* Offset added to account for the way the MCU uses the stack on entry/exit of interrupts. */
 8004260:	68fb      	ldr	r3, [r7, #12]
 8004262:	3b04      	subs	r3, #4
 8004264:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = portINITIAL_XPSR;	/* xPSR */
 8004266:	68fb      	ldr	r3, [r7, #12]
 8004268:	f04f 7280 	mov.w	r2, #16777216	; 0x1000000
 800426c:	601a      	str	r2, [r3, #0]
	pxTopOfStack--;
 800426e:	68fb      	ldr	r3, [r7, #12]
 8004270:	3b04      	subs	r3, #4
 8004272:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( ( StackType_t ) pxCode ) & portSTART_ADDRESS_MASK;	/* PC */
 8004274:	68bb      	ldr	r3, [r7, #8]
 8004276:	f023 0201 	bic.w	r2, r3, #1
 800427a:	68fb      	ldr	r3, [r7, #12]
 800427c:	601a      	str	r2, [r3, #0]
	pxTopOfStack--;
 800427e:	68fb      	ldr	r3, [r7, #12]
 8004280:	3b04      	subs	r3, #4
 8004282:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( StackType_t ) portTASK_RETURN_ADDRESS;	/* LR */
 8004284:	4a08      	ldr	r2, [pc, #32]	; (80042a8 <pxPortInitialiseStack+0x54>)
 8004286:	68fb      	ldr	r3, [r7, #12]
 8004288:	601a      	str	r2, [r3, #0]
	pxTopOfStack -= 5;	/* R12, R3, R2 and R1. */
 800428a:	68fb      	ldr	r3, [r7, #12]
 800428c:	3b14      	subs	r3, #20
 800428e:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( StackType_t ) pvParameters;	/* R0 */
 8004290:	687a      	ldr	r2, [r7, #4]
 8004292:	68fb      	ldr	r3, [r7, #12]
 8004294:	601a      	str	r2, [r3, #0]
	pxTopOfStack -= 8;	/* R11, R10, R9, R8, R7, R6, R5 and R4. */
 8004296:	68fb      	ldr	r3, [r7, #12]
 8004298:	3b20      	subs	r3, #32
 800429a:	60fb      	str	r3, [r7, #12]

	return pxTopOfStack;
 800429c:	68fb      	ldr	r3, [r7, #12]
}
 800429e:	4618      	mov	r0, r3
 80042a0:	3714      	adds	r7, #20
 80042a2:	46bd      	mov	sp, r7
 80042a4:	bc80      	pop	{r7}
 80042a6:	4770      	bx	lr
 80042a8:	080042ad 	.word	0x080042ad

080042ac <prvTaskExitError>:
/*-----------------------------------------------------------*/

static void prvTaskExitError( void )
{
 80042ac:	b480      	push	{r7}
 80042ae:	b085      	sub	sp, #20
 80042b0:	af00      	add	r7, sp, #0
volatile uint32_t ulDummy = 0UL;
 80042b2:	2300      	movs	r3, #0
 80042b4:	607b      	str	r3, [r7, #4]
	its caller as there is nothing to return to.  If a task wants to exit it
	should instead call vTaskDelete( NULL ).

	Artificially force an assert() to be triggered if configASSERT() is
	defined, then stop here so application writers can catch the error. */
	configASSERT( uxCriticalNesting == ~0UL );
 80042b6:	4b10      	ldr	r3, [pc, #64]	; (80042f8 <prvTaskExitError+0x4c>)
 80042b8:	681b      	ldr	r3, [r3, #0]
 80042ba:	f1b3 3fff 	cmp.w	r3, #4294967295
 80042be:	d009      	beq.n	80042d4 <prvTaskExitError+0x28>
 80042c0:	f04f 0350 	mov.w	r3, #80	; 0x50
 80042c4:	f383 8811 	msr	BASEPRI, r3
 80042c8:	f3bf 8f6f 	isb	sy
 80042cc:	f3bf 8f4f 	dsb	sy
 80042d0:	60fb      	str	r3, [r7, #12]
 80042d2:	e7fe      	b.n	80042d2 <prvTaskExitError+0x26>
 80042d4:	f04f 0350 	mov.w	r3, #80	; 0x50
 80042d8:	f383 8811 	msr	BASEPRI, r3
 80042dc:	f3bf 8f6f 	isb	sy
 80042e0:	f3bf 8f4f 	dsb	sy
 80042e4:	60bb      	str	r3, [r7, #8]
	portDISABLE_INTERRUPTS();
	while( ulDummy == 0 )
 80042e6:	bf00      	nop
 80042e8:	687b      	ldr	r3, [r7, #4]
 80042ea:	2b00      	cmp	r3, #0
 80042ec:	d0fc      	beq.n	80042e8 <prvTaskExitError+0x3c>
		about code appearing after this function is called - making ulDummy
		volatile makes the compiler think the function could return and
		therefore not output an 'unreachable code' warning for code that appears
		after it. */
	}
}
 80042ee:	bf00      	nop
 80042f0:	3714      	adds	r7, #20
 80042f2:	46bd      	mov	sp, r7
 80042f4:	bc80      	pop	{r7}
 80042f6:	4770      	bx	lr
 80042f8:	2000000c 	.word	0x2000000c
 80042fc:	00000000 	.word	0x00000000

08004300 <SVC_Handler>:
/*-----------------------------------------------------------*/

void vPortSVCHandler( void )
{
	__asm volatile (
 8004300:	4b07      	ldr	r3, [pc, #28]	; (8004320 <pxCurrentTCBConst2>)
 8004302:	6819      	ldr	r1, [r3, #0]
 8004304:	6808      	ldr	r0, [r1, #0]
 8004306:	e8b0 0ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp}
 800430a:	f380 8809 	msr	PSP, r0
 800430e:	f3bf 8f6f 	isb	sy
 8004312:	f04f 0000 	mov.w	r0, #0
 8004316:	f380 8811 	msr	BASEPRI, r0
 800431a:	f04e 0e0d 	orr.w	lr, lr, #13
 800431e:	4770      	bx	lr

08004320 <pxCurrentTCBConst2>:
 8004320:	200002f8 	.word	0x200002f8
					"	bx r14							\n"
					"									\n"
					"	.align 4						\n"
					"pxCurrentTCBConst2: .word pxCurrentTCB				\n"
				);
}
 8004324:	bf00      	nop
 8004326:	bf00      	nop

08004328 <prvPortStartFirstTask>:
/*-----------------------------------------------------------*/

static void prvPortStartFirstTask( void )
{
	__asm volatile(
 8004328:	4806      	ldr	r0, [pc, #24]	; (8004344 <prvPortStartFirstTask+0x1c>)
 800432a:	6800      	ldr	r0, [r0, #0]
 800432c:	6800      	ldr	r0, [r0, #0]
 800432e:	f380 8808 	msr	MSP, r0
 8004332:	b662      	cpsie	i
 8004334:	b661      	cpsie	f
 8004336:	f3bf 8f4f 	dsb	sy
 800433a:	f3bf 8f6f 	isb	sy
 800433e:	df00      	svc	0
 8004340:	bf00      	nop
					" dsb					\n"
					" isb					\n"
					" svc 0					\n" /* System call to start first task. */
					" nop					\n"
				);
}
 8004342:	bf00      	nop
 8004344:	e000ed08 	.word	0xe000ed08

08004348 <xPortStartScheduler>:

/*
 * See header file for description.
 */
BaseType_t xPortStartScheduler( void )
{
 8004348:	b580      	push	{r7, lr}
 800434a:	b084      	sub	sp, #16
 800434c:	af00      	add	r7, sp, #0
	configASSERT( configMAX_SYSCALL_INTERRUPT_PRIORITY );

	#if( configASSERT_DEFINED == 1 )
	{
		volatile uint32_t ulOriginalPriority;
		volatile uint8_t * const pucFirstUserPriorityRegister = ( volatile uint8_t * const ) ( portNVIC_IP_REGISTERS_OFFSET_16 + portFIRST_USER_INTERRUPT_NUMBER );
 800434e:	4b31      	ldr	r3, [pc, #196]	; (8004414 <xPortStartScheduler+0xcc>)
 8004350:	60fb      	str	r3, [r7, #12]
		functions can be called.  ISR safe functions are those that end in
		"FromISR".  FreeRTOS maintains separate thread and ISR API functions to
		ensure interrupt entry is as fast and simple as possible.

		Save the interrupt priority value that is about to be clobbered. */
		ulOriginalPriority = *pucFirstUserPriorityRegister;
 8004352:	68fb      	ldr	r3, [r7, #12]
 8004354:	781b      	ldrb	r3, [r3, #0]
 8004356:	b2db      	uxtb	r3, r3
 8004358:	607b      	str	r3, [r7, #4]

		/* Determine the number of priority bits available.  First write to all
		possible bits. */
		*pucFirstUserPriorityRegister = portMAX_8_BIT_VALUE;
 800435a:	68fb      	ldr	r3, [r7, #12]
 800435c:	22ff      	movs	r2, #255	; 0xff
 800435e:	701a      	strb	r2, [r3, #0]

		/* Read the value back to see how many bits stuck. */
		ucMaxPriorityValue = *pucFirstUserPriorityRegister;
 8004360:	68fb      	ldr	r3, [r7, #12]
 8004362:	781b      	ldrb	r3, [r3, #0]
 8004364:	b2db      	uxtb	r3, r3
 8004366:	70fb      	strb	r3, [r7, #3]

		/* Use the same mask on the maximum system call priority. */
		ucMaxSysCallPriority = configMAX_SYSCALL_INTERRUPT_PRIORITY & ucMaxPriorityValue;
 8004368:	78fb      	ldrb	r3, [r7, #3]
 800436a:	b2db      	uxtb	r3, r3
 800436c:	f003 0350 	and.w	r3, r3, #80	; 0x50
 8004370:	b2da      	uxtb	r2, r3
 8004372:	4b29      	ldr	r3, [pc, #164]	; (8004418 <xPortStartScheduler+0xd0>)
 8004374:	701a      	strb	r2, [r3, #0]

		/* Calculate the maximum acceptable priority group value for the number
		of bits read back. */
		ulMaxPRIGROUPValue = portMAX_PRIGROUP_BITS;
 8004376:	4b29      	ldr	r3, [pc, #164]	; (800441c <xPortStartScheduler+0xd4>)
 8004378:	2207      	movs	r2, #7
 800437a:	601a      	str	r2, [r3, #0]
		while( ( ucMaxPriorityValue & portTOP_BIT_OF_BYTE ) == portTOP_BIT_OF_BYTE )
 800437c:	e009      	b.n	8004392 <xPortStartScheduler+0x4a>
		{
			ulMaxPRIGROUPValue--;
 800437e:	4b27      	ldr	r3, [pc, #156]	; (800441c <xPortStartScheduler+0xd4>)
 8004380:	681b      	ldr	r3, [r3, #0]
 8004382:	3b01      	subs	r3, #1
 8004384:	4a25      	ldr	r2, [pc, #148]	; (800441c <xPortStartScheduler+0xd4>)
 8004386:	6013      	str	r3, [r2, #0]
			ucMaxPriorityValue <<= ( uint8_t ) 0x01;
 8004388:	78fb      	ldrb	r3, [r7, #3]
 800438a:	b2db      	uxtb	r3, r3
 800438c:	005b      	lsls	r3, r3, #1
 800438e:	b2db      	uxtb	r3, r3
 8004390:	70fb      	strb	r3, [r7, #3]
		while( ( ucMaxPriorityValue & portTOP_BIT_OF_BYTE ) == portTOP_BIT_OF_BYTE )
 8004392:	78fb      	ldrb	r3, [r7, #3]
 8004394:	b2db      	uxtb	r3, r3
 8004396:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800439a:	2b80      	cmp	r3, #128	; 0x80
 800439c:	d0ef      	beq.n	800437e <xPortStartScheduler+0x36>
		#ifdef configPRIO_BITS
		{
			/* Check the FreeRTOS configuration that defines the number of
			priority bits matches the number of priority bits actually queried
			from the hardware. */
			configASSERT( ( portMAX_PRIGROUP_BITS - ulMaxPRIGROUPValue ) == configPRIO_BITS );
 800439e:	4b1f      	ldr	r3, [pc, #124]	; (800441c <xPortStartScheduler+0xd4>)
 80043a0:	681b      	ldr	r3, [r3, #0]
 80043a2:	f1c3 0307 	rsb	r3, r3, #7
 80043a6:	2b04      	cmp	r3, #4
 80043a8:	d009      	beq.n	80043be <xPortStartScheduler+0x76>
 80043aa:	f04f 0350 	mov.w	r3, #80	; 0x50
 80043ae:	f383 8811 	msr	BASEPRI, r3
 80043b2:	f3bf 8f6f 	isb	sy
 80043b6:	f3bf 8f4f 	dsb	sy
 80043ba:	60bb      	str	r3, [r7, #8]
 80043bc:	e7fe      	b.n	80043bc <xPortStartScheduler+0x74>
		}
		#endif

		/* Shift the priority group value back to its position within the AIRCR
		register. */
		ulMaxPRIGROUPValue <<= portPRIGROUP_SHIFT;
 80043be:	4b17      	ldr	r3, [pc, #92]	; (800441c <xPortStartScheduler+0xd4>)
 80043c0:	681b      	ldr	r3, [r3, #0]
 80043c2:	021b      	lsls	r3, r3, #8
 80043c4:	4a15      	ldr	r2, [pc, #84]	; (800441c <xPortStartScheduler+0xd4>)
 80043c6:	6013      	str	r3, [r2, #0]
		ulMaxPRIGROUPValue &= portPRIORITY_GROUP_MASK;
 80043c8:	4b14      	ldr	r3, [pc, #80]	; (800441c <xPortStartScheduler+0xd4>)
 80043ca:	681b      	ldr	r3, [r3, #0]
 80043cc:	f403 63e0 	and.w	r3, r3, #1792	; 0x700
 80043d0:	4a12      	ldr	r2, [pc, #72]	; (800441c <xPortStartScheduler+0xd4>)
 80043d2:	6013      	str	r3, [r2, #0]

		/* Restore the clobbered interrupt priority register to its original
		value. */
		*pucFirstUserPriorityRegister = ulOriginalPriority;
 80043d4:	687b      	ldr	r3, [r7, #4]
 80043d6:	b2da      	uxtb	r2, r3
 80043d8:	68fb      	ldr	r3, [r7, #12]
 80043da:	701a      	strb	r2, [r3, #0]
	}
	#endif /* conifgASSERT_DEFINED */

	/* Make PendSV and SysTick the lowest priority interrupts. */
	portNVIC_SYSPRI2_REG |= portNVIC_PENDSV_PRI;
 80043dc:	4b10      	ldr	r3, [pc, #64]	; (8004420 <xPortStartScheduler+0xd8>)
 80043de:	681b      	ldr	r3, [r3, #0]
 80043e0:	4a0f      	ldr	r2, [pc, #60]	; (8004420 <xPortStartScheduler+0xd8>)
 80043e2:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 80043e6:	6013      	str	r3, [r2, #0]
	portNVIC_SYSPRI2_REG |= portNVIC_SYSTICK_PRI;
 80043e8:	4b0d      	ldr	r3, [pc, #52]	; (8004420 <xPortStartScheduler+0xd8>)
 80043ea:	681b      	ldr	r3, [r3, #0]
 80043ec:	4a0c      	ldr	r2, [pc, #48]	; (8004420 <xPortStartScheduler+0xd8>)
 80043ee:	f043 4370 	orr.w	r3, r3, #4026531840	; 0xf0000000
 80043f2:	6013      	str	r3, [r2, #0]

	/* Start the timer that generates the tick ISR.  Interrupts are disabled
	here already. */
	vPortSetupTimerInterrupt();
 80043f4:	f000 f8b0 	bl	8004558 <vPortSetupTimerInterrupt>

	/* Initialise the critical nesting count ready for the first task. */
	uxCriticalNesting = 0;
 80043f8:	4b0a      	ldr	r3, [pc, #40]	; (8004424 <xPortStartScheduler+0xdc>)
 80043fa:	2200      	movs	r2, #0
 80043fc:	601a      	str	r2, [r3, #0]

	/* Start the first task. */
	prvPortStartFirstTask();
 80043fe:	f7ff ff93 	bl	8004328 <prvPortStartFirstTask>
	exit error function to prevent compiler warnings about a static function
	not being called in the case that the application writer overrides this
	functionality by defining configTASK_RETURN_ADDRESS.  Call
	vTaskSwitchContext() so link time optimisation does not remove the
	symbol. */
	vTaskSwitchContext();
 8004402:	f7ff fbe7 	bl	8003bd4 <vTaskSwitchContext>
	prvTaskExitError();
 8004406:	f7ff ff51 	bl	80042ac <prvTaskExitError>

	/* Should not get here! */
	return 0;
 800440a:	2300      	movs	r3, #0
}
 800440c:	4618      	mov	r0, r3
 800440e:	3710      	adds	r7, #16
 8004410:	46bd      	mov	sp, r7
 8004412:	bd80      	pop	{r7, pc}
 8004414:	e000e400 	.word	0xe000e400
 8004418:	20000424 	.word	0x20000424
 800441c:	20000428 	.word	0x20000428
 8004420:	e000ed20 	.word	0xe000ed20
 8004424:	2000000c 	.word	0x2000000c

08004428 <vPortEnterCritical>:
	configASSERT( uxCriticalNesting == 1000UL );
}
/*-----------------------------------------------------------*/

void vPortEnterCritical( void )
{
 8004428:	b480      	push	{r7}
 800442a:	b083      	sub	sp, #12
 800442c:	af00      	add	r7, sp, #0
 800442e:	f04f 0350 	mov.w	r3, #80	; 0x50
 8004432:	f383 8811 	msr	BASEPRI, r3
 8004436:	f3bf 8f6f 	isb	sy
 800443a:	f3bf 8f4f 	dsb	sy
 800443e:	607b      	str	r3, [r7, #4]
	portDISABLE_INTERRUPTS();
	uxCriticalNesting++;
 8004440:	4b0e      	ldr	r3, [pc, #56]	; (800447c <vPortEnterCritical+0x54>)
 8004442:	681b      	ldr	r3, [r3, #0]
 8004444:	3301      	adds	r3, #1
 8004446:	4a0d      	ldr	r2, [pc, #52]	; (800447c <vPortEnterCritical+0x54>)
 8004448:	6013      	str	r3, [r2, #0]
	/* This is not the interrupt safe version of the enter critical function so
	assert() if it is being called from an interrupt context.  Only API
	functions that end in "FromISR" can be used in an interrupt.  Only assert if
	the critical nesting count is 1 to protect against recursive calls if the
	assert function also uses a critical section. */
	if( uxCriticalNesting == 1 )
 800444a:	4b0c      	ldr	r3, [pc, #48]	; (800447c <vPortEnterCritical+0x54>)
 800444c:	681b      	ldr	r3, [r3, #0]
 800444e:	2b01      	cmp	r3, #1
 8004450:	d10e      	bne.n	8004470 <vPortEnterCritical+0x48>
	{
		configASSERT( ( portNVIC_INT_CTRL_REG & portVECTACTIVE_MASK ) == 0 );
 8004452:	4b0b      	ldr	r3, [pc, #44]	; (8004480 <vPortEnterCritical+0x58>)
 8004454:	681b      	ldr	r3, [r3, #0]
 8004456:	b2db      	uxtb	r3, r3
 8004458:	2b00      	cmp	r3, #0
 800445a:	d009      	beq.n	8004470 <vPortEnterCritical+0x48>
 800445c:	f04f 0350 	mov.w	r3, #80	; 0x50
 8004460:	f383 8811 	msr	BASEPRI, r3
 8004464:	f3bf 8f6f 	isb	sy
 8004468:	f3bf 8f4f 	dsb	sy
 800446c:	603b      	str	r3, [r7, #0]
 800446e:	e7fe      	b.n	800446e <vPortEnterCritical+0x46>
	}
}
 8004470:	bf00      	nop
 8004472:	370c      	adds	r7, #12
 8004474:	46bd      	mov	sp, r7
 8004476:	bc80      	pop	{r7}
 8004478:	4770      	bx	lr
 800447a:	bf00      	nop
 800447c:	2000000c 	.word	0x2000000c
 8004480:	e000ed04 	.word	0xe000ed04

08004484 <vPortExitCritical>:
/*-----------------------------------------------------------*/

void vPortExitCritical( void )
{
 8004484:	b480      	push	{r7}
 8004486:	b083      	sub	sp, #12
 8004488:	af00      	add	r7, sp, #0
	configASSERT( uxCriticalNesting );
 800448a:	4b10      	ldr	r3, [pc, #64]	; (80044cc <vPortExitCritical+0x48>)
 800448c:	681b      	ldr	r3, [r3, #0]
 800448e:	2b00      	cmp	r3, #0
 8004490:	d109      	bne.n	80044a6 <vPortExitCritical+0x22>
 8004492:	f04f 0350 	mov.w	r3, #80	; 0x50
 8004496:	f383 8811 	msr	BASEPRI, r3
 800449a:	f3bf 8f6f 	isb	sy
 800449e:	f3bf 8f4f 	dsb	sy
 80044a2:	607b      	str	r3, [r7, #4]
 80044a4:	e7fe      	b.n	80044a4 <vPortExitCritical+0x20>
	uxCriticalNesting--;
 80044a6:	4b09      	ldr	r3, [pc, #36]	; (80044cc <vPortExitCritical+0x48>)
 80044a8:	681b      	ldr	r3, [r3, #0]
 80044aa:	3b01      	subs	r3, #1
 80044ac:	4a07      	ldr	r2, [pc, #28]	; (80044cc <vPortExitCritical+0x48>)
 80044ae:	6013      	str	r3, [r2, #0]
	if( uxCriticalNesting == 0 )
 80044b0:	4b06      	ldr	r3, [pc, #24]	; (80044cc <vPortExitCritical+0x48>)
 80044b2:	681b      	ldr	r3, [r3, #0]
 80044b4:	2b00      	cmp	r3, #0
 80044b6:	d104      	bne.n	80044c2 <vPortExitCritical+0x3e>
 80044b8:	2300      	movs	r3, #0
 80044ba:	603b      	str	r3, [r7, #0]
	__asm volatile
 80044bc:	683b      	ldr	r3, [r7, #0]
 80044be:	f383 8811 	msr	BASEPRI, r3
	{
		portENABLE_INTERRUPTS();
	}
}
 80044c2:	bf00      	nop
 80044c4:	370c      	adds	r7, #12
 80044c6:	46bd      	mov	sp, r7
 80044c8:	bc80      	pop	{r7}
 80044ca:	4770      	bx	lr
 80044cc:	2000000c 	.word	0x2000000c

080044d0 <PendSV_Handler>:

void xPortPendSVHandler( void )
{
	/* This is a naked function. */

	__asm volatile
 80044d0:	f3ef 8009 	mrs	r0, PSP
 80044d4:	f3bf 8f6f 	isb	sy
 80044d8:	4b0d      	ldr	r3, [pc, #52]	; (8004510 <pxCurrentTCBConst>)
 80044da:	681a      	ldr	r2, [r3, #0]
 80044dc:	e920 0ff0 	stmdb	r0!, {r4, r5, r6, r7, r8, r9, sl, fp}
 80044e0:	6010      	str	r0, [r2, #0]
 80044e2:	e92d 4008 	stmdb	sp!, {r3, lr}
 80044e6:	f04f 0050 	mov.w	r0, #80	; 0x50
 80044ea:	f380 8811 	msr	BASEPRI, r0
 80044ee:	f7ff fb71 	bl	8003bd4 <vTaskSwitchContext>
 80044f2:	f04f 0000 	mov.w	r0, #0
 80044f6:	f380 8811 	msr	BASEPRI, r0
 80044fa:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
 80044fe:	6819      	ldr	r1, [r3, #0]
 8004500:	6808      	ldr	r0, [r1, #0]
 8004502:	e8b0 0ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp}
 8004506:	f380 8809 	msr	PSP, r0
 800450a:	f3bf 8f6f 	isb	sy
 800450e:	4770      	bx	lr

08004510 <pxCurrentTCBConst>:
 8004510:	200002f8 	.word	0x200002f8
	"										\n"
	"	.align 4							\n"
	"pxCurrentTCBConst: .word pxCurrentTCB	\n"
	::"i"(configMAX_SYSCALL_INTERRUPT_PRIORITY)
	);
}
 8004514:	bf00      	nop
 8004516:	bf00      	nop

08004518 <SysTick_Handler>:
/*-----------------------------------------------------------*/

void xPortSysTickHandler( void )
{
 8004518:	b580      	push	{r7, lr}
 800451a:	b082      	sub	sp, #8
 800451c:	af00      	add	r7, sp, #0
	__asm volatile
 800451e:	f04f 0350 	mov.w	r3, #80	; 0x50
 8004522:	f383 8811 	msr	BASEPRI, r3
 8004526:	f3bf 8f6f 	isb	sy
 800452a:	f3bf 8f4f 	dsb	sy
 800452e:	607b      	str	r3, [r7, #4]
	save and then restore the interrupt mask value as its value is already
	known. */
	portDISABLE_INTERRUPTS();
	{
		/* Increment the RTOS tick. */
		if( xTaskIncrementTick() != pdFALSE )
 8004530:	f7ff fa94 	bl	8003a5c <xTaskIncrementTick>
 8004534:	4603      	mov	r3, r0
 8004536:	2b00      	cmp	r3, #0
 8004538:	d003      	beq.n	8004542 <SysTick_Handler+0x2a>
		{
			/* A context switch is required.  Context switching is performed in
			the PendSV interrupt.  Pend the PendSV interrupt. */
			portNVIC_INT_CTRL_REG = portNVIC_PENDSVSET_BIT;
 800453a:	4b06      	ldr	r3, [pc, #24]	; (8004554 <SysTick_Handler+0x3c>)
 800453c:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8004540:	601a      	str	r2, [r3, #0]
 8004542:	2300      	movs	r3, #0
 8004544:	603b      	str	r3, [r7, #0]
	__asm volatile
 8004546:	683b      	ldr	r3, [r7, #0]
 8004548:	f383 8811 	msr	BASEPRI, r3
		}
	}
	portENABLE_INTERRUPTS();
}
 800454c:	bf00      	nop
 800454e:	3708      	adds	r7, #8
 8004550:	46bd      	mov	sp, r7
 8004552:	bd80      	pop	{r7, pc}
 8004554:	e000ed04 	.word	0xe000ed04

08004558 <vPortSetupTimerInterrupt>:
/*
 * Setup the systick timer to generate the tick interrupts at the required
 * frequency.
 */
__attribute__(( weak )) void vPortSetupTimerInterrupt( void )
{
 8004558:	b480      	push	{r7}
 800455a:	af00      	add	r7, sp, #0
		ulStoppedTimerCompensation = portMISSED_COUNTS_FACTOR / ( configCPU_CLOCK_HZ / configSYSTICK_CLOCK_HZ );
	}
	#endif /* configUSE_TICKLESS_IDLE */

	/* Stop and clear the SysTick. */
	portNVIC_SYSTICK_CTRL_REG = 0UL;
 800455c:	4b0a      	ldr	r3, [pc, #40]	; (8004588 <vPortSetupTimerInterrupt+0x30>)
 800455e:	2200      	movs	r2, #0
 8004560:	601a      	str	r2, [r3, #0]
	portNVIC_SYSTICK_CURRENT_VALUE_REG = 0UL;
 8004562:	4b0a      	ldr	r3, [pc, #40]	; (800458c <vPortSetupTimerInterrupt+0x34>)
 8004564:	2200      	movs	r2, #0
 8004566:	601a      	str	r2, [r3, #0]

	/* Configure SysTick to interrupt at the requested rate. */
	portNVIC_SYSTICK_LOAD_REG = ( configSYSTICK_CLOCK_HZ / configTICK_RATE_HZ ) - 1UL;
 8004568:	4b09      	ldr	r3, [pc, #36]	; (8004590 <vPortSetupTimerInterrupt+0x38>)
 800456a:	681b      	ldr	r3, [r3, #0]
 800456c:	4a09      	ldr	r2, [pc, #36]	; (8004594 <vPortSetupTimerInterrupt+0x3c>)
 800456e:	fba2 2303 	umull	r2, r3, r2, r3
 8004572:	099b      	lsrs	r3, r3, #6
 8004574:	4a08      	ldr	r2, [pc, #32]	; (8004598 <vPortSetupTimerInterrupt+0x40>)
 8004576:	3b01      	subs	r3, #1
 8004578:	6013      	str	r3, [r2, #0]
	portNVIC_SYSTICK_CTRL_REG = ( portNVIC_SYSTICK_CLK_BIT | portNVIC_SYSTICK_INT_BIT | portNVIC_SYSTICK_ENABLE_BIT );
 800457a:	4b03      	ldr	r3, [pc, #12]	; (8004588 <vPortSetupTimerInterrupt+0x30>)
 800457c:	2207      	movs	r2, #7
 800457e:	601a      	str	r2, [r3, #0]
}
 8004580:	bf00      	nop
 8004582:	46bd      	mov	sp, r7
 8004584:	bc80      	pop	{r7}
 8004586:	4770      	bx	lr
 8004588:	e000e010 	.word	0xe000e010
 800458c:	e000e018 	.word	0xe000e018
 8004590:	20000000 	.word	0x20000000
 8004594:	10624dd3 	.word	0x10624dd3
 8004598:	e000e014 	.word	0xe000e014

0800459c <vPortValidateInterruptPriority>:
/*-----------------------------------------------------------*/

#if( configASSERT_DEFINED == 1 )

	void vPortValidateInterruptPriority( void )
	{
 800459c:	b480      	push	{r7}
 800459e:	b085      	sub	sp, #20
 80045a0:	af00      	add	r7, sp, #0
	uint32_t ulCurrentInterrupt;
	uint8_t ucCurrentPriority;

		/* Obtain the number of the currently executing interrupt. */
		__asm volatile( "mrs %0, ipsr" : "=r"( ulCurrentInterrupt ) :: "memory" );
 80045a2:	f3ef 8305 	mrs	r3, IPSR
 80045a6:	60fb      	str	r3, [r7, #12]

		/* Is the interrupt number a user defined interrupt? */
		if( ulCurrentInterrupt >= portFIRST_USER_INTERRUPT_NUMBER )
 80045a8:	68fb      	ldr	r3, [r7, #12]
 80045aa:	2b0f      	cmp	r3, #15
 80045ac:	d913      	bls.n	80045d6 <vPortValidateInterruptPriority+0x3a>
		{
			/* Look up the interrupt's priority. */
			ucCurrentPriority = pcInterruptPriorityRegisters[ ulCurrentInterrupt ];
 80045ae:	4a15      	ldr	r2, [pc, #84]	; (8004604 <vPortValidateInterruptPriority+0x68>)
 80045b0:	68fb      	ldr	r3, [r7, #12]
 80045b2:	4413      	add	r3, r2
 80045b4:	781b      	ldrb	r3, [r3, #0]
 80045b6:	72fb      	strb	r3, [r7, #11]
			interrupt entry is as fast and simple as possible.

			The following links provide detailed information:
			http://www.freertos.org/RTOS-Cortex-M3-M4.html
			http://www.freertos.org/FAQHelp.html */
			configASSERT( ucCurrentPriority >= ucMaxSysCallPriority );
 80045b8:	4b13      	ldr	r3, [pc, #76]	; (8004608 <vPortValidateInterruptPriority+0x6c>)
 80045ba:	781b      	ldrb	r3, [r3, #0]
 80045bc:	7afa      	ldrb	r2, [r7, #11]
 80045be:	429a      	cmp	r2, r3
 80045c0:	d209      	bcs.n	80045d6 <vPortValidateInterruptPriority+0x3a>
	__asm volatile
 80045c2:	f04f 0350 	mov.w	r3, #80	; 0x50
 80045c6:	f383 8811 	msr	BASEPRI, r3
 80045ca:	f3bf 8f6f 	isb	sy
 80045ce:	f3bf 8f4f 	dsb	sy
 80045d2:	607b      	str	r3, [r7, #4]
 80045d4:	e7fe      	b.n	80045d4 <vPortValidateInterruptPriority+0x38>
		configuration then the correct setting can be achieved on all Cortex-M
		devices by calling NVIC_SetPriorityGrouping( 0 ); before starting the
		scheduler.  Note however that some vendor specific peripheral libraries
		assume a non-zero priority group setting, in which cases using a value
		of zero will result in unpredictable behaviour. */
		configASSERT( ( portAIRCR_REG & portPRIORITY_GROUP_MASK ) <= ulMaxPRIGROUPValue );
 80045d6:	4b0d      	ldr	r3, [pc, #52]	; (800460c <vPortValidateInterruptPriority+0x70>)
 80045d8:	681b      	ldr	r3, [r3, #0]
 80045da:	f403 62e0 	and.w	r2, r3, #1792	; 0x700
 80045de:	4b0c      	ldr	r3, [pc, #48]	; (8004610 <vPortValidateInterruptPriority+0x74>)
 80045e0:	681b      	ldr	r3, [r3, #0]
 80045e2:	429a      	cmp	r2, r3
 80045e4:	d909      	bls.n	80045fa <vPortValidateInterruptPriority+0x5e>
 80045e6:	f04f 0350 	mov.w	r3, #80	; 0x50
 80045ea:	f383 8811 	msr	BASEPRI, r3
 80045ee:	f3bf 8f6f 	isb	sy
 80045f2:	f3bf 8f4f 	dsb	sy
 80045f6:	603b      	str	r3, [r7, #0]
 80045f8:	e7fe      	b.n	80045f8 <vPortValidateInterruptPriority+0x5c>
	}
 80045fa:	bf00      	nop
 80045fc:	3714      	adds	r7, #20
 80045fe:	46bd      	mov	sp, r7
 8004600:	bc80      	pop	{r7}
 8004602:	4770      	bx	lr
 8004604:	e000e3f0 	.word	0xe000e3f0
 8004608:	20000424 	.word	0x20000424
 800460c:	e000ed0c 	.word	0xe000ed0c
 8004610:	20000428 	.word	0x20000428

08004614 <pvPortMalloc>:
static size_t xBlockAllocatedBit = 0;

/*-----------------------------------------------------------*/

void *pvPortMalloc( size_t xWantedSize )
{
 8004614:	b580      	push	{r7, lr}
 8004616:	b08a      	sub	sp, #40	; 0x28
 8004618:	af00      	add	r7, sp, #0
 800461a:	6078      	str	r0, [r7, #4]
BlockLink_t *pxBlock, *pxPreviousBlock, *pxNewBlockLink;
void *pvReturn = NULL;
 800461c:	2300      	movs	r3, #0
 800461e:	61fb      	str	r3, [r7, #28]

	vTaskSuspendAll();
 8004620:	f7ff f972 	bl	8003908 <vTaskSuspendAll>
	{
		/* If this is the first call to malloc then the heap will require
		initialisation to setup the list of free blocks. */
		if( pxEnd == NULL )
 8004624:	4b57      	ldr	r3, [pc, #348]	; (8004784 <pvPortMalloc+0x170>)
 8004626:	681b      	ldr	r3, [r3, #0]
 8004628:	2b00      	cmp	r3, #0
 800462a:	d101      	bne.n	8004630 <pvPortMalloc+0x1c>
		{
			prvHeapInit();
 800462c:	f000 f90c 	bl	8004848 <prvHeapInit>

		/* Check the requested block size is not so large that the top bit is
		set.  The top bit of the block size member of the BlockLink_t structure
		is used to determine who owns the block - the application or the
		kernel, so it must be free. */
		if( ( xWantedSize & xBlockAllocatedBit ) == 0 )
 8004630:	4b55      	ldr	r3, [pc, #340]	; (8004788 <pvPortMalloc+0x174>)
 8004632:	681a      	ldr	r2, [r3, #0]
 8004634:	687b      	ldr	r3, [r7, #4]
 8004636:	4013      	ands	r3, r2
 8004638:	2b00      	cmp	r3, #0
 800463a:	f040 808c 	bne.w	8004756 <pvPortMalloc+0x142>
		{
			/* The wanted size is increased so it can contain a BlockLink_t
			structure in addition to the requested amount of bytes. */
			if( xWantedSize > 0 )
 800463e:	687b      	ldr	r3, [r7, #4]
 8004640:	2b00      	cmp	r3, #0
 8004642:	d01c      	beq.n	800467e <pvPortMalloc+0x6a>
			{
				xWantedSize += xHeapStructSize;
 8004644:	2208      	movs	r2, #8
 8004646:	687b      	ldr	r3, [r7, #4]
 8004648:	4413      	add	r3, r2
 800464a:	607b      	str	r3, [r7, #4]

				/* Ensure that blocks are always aligned to the required number
				of bytes. */
				if( ( xWantedSize & portBYTE_ALIGNMENT_MASK ) != 0x00 )
 800464c:	687b      	ldr	r3, [r7, #4]
 800464e:	f003 0307 	and.w	r3, r3, #7
 8004652:	2b00      	cmp	r3, #0
 8004654:	d013      	beq.n	800467e <pvPortMalloc+0x6a>
				{
					/* Byte alignment required. */
					xWantedSize += ( portBYTE_ALIGNMENT - ( xWantedSize & portBYTE_ALIGNMENT_MASK ) );
 8004656:	687b      	ldr	r3, [r7, #4]
 8004658:	f023 0307 	bic.w	r3, r3, #7
 800465c:	3308      	adds	r3, #8
 800465e:	607b      	str	r3, [r7, #4]
					configASSERT( ( xWantedSize & portBYTE_ALIGNMENT_MASK ) == 0 );
 8004660:	687b      	ldr	r3, [r7, #4]
 8004662:	f003 0307 	and.w	r3, r3, #7
 8004666:	2b00      	cmp	r3, #0
 8004668:	d009      	beq.n	800467e <pvPortMalloc+0x6a>
 800466a:	f04f 0350 	mov.w	r3, #80	; 0x50
 800466e:	f383 8811 	msr	BASEPRI, r3
 8004672:	f3bf 8f6f 	isb	sy
 8004676:	f3bf 8f4f 	dsb	sy
 800467a:	617b      	str	r3, [r7, #20]
 800467c:	e7fe      	b.n	800467c <pvPortMalloc+0x68>
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}

			if( ( xWantedSize > 0 ) && ( xWantedSize <= xFreeBytesRemaining ) )
 800467e:	687b      	ldr	r3, [r7, #4]
 8004680:	2b00      	cmp	r3, #0
 8004682:	d068      	beq.n	8004756 <pvPortMalloc+0x142>
 8004684:	4b41      	ldr	r3, [pc, #260]	; (800478c <pvPortMalloc+0x178>)
 8004686:	681b      	ldr	r3, [r3, #0]
 8004688:	687a      	ldr	r2, [r7, #4]
 800468a:	429a      	cmp	r2, r3
 800468c:	d863      	bhi.n	8004756 <pvPortMalloc+0x142>
			{
				/* Traverse the list from the start	(lowest address) block until
				one	of adequate size is found. */
				pxPreviousBlock = &xStart;
 800468e:	4b40      	ldr	r3, [pc, #256]	; (8004790 <pvPortMalloc+0x17c>)
 8004690:	623b      	str	r3, [r7, #32]
				pxBlock = xStart.pxNextFreeBlock;
 8004692:	4b3f      	ldr	r3, [pc, #252]	; (8004790 <pvPortMalloc+0x17c>)
 8004694:	681b      	ldr	r3, [r3, #0]
 8004696:	627b      	str	r3, [r7, #36]	; 0x24
				while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != NULL ) )
 8004698:	e004      	b.n	80046a4 <pvPortMalloc+0x90>
				{
					pxPreviousBlock = pxBlock;
 800469a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800469c:	623b      	str	r3, [r7, #32]
					pxBlock = pxBlock->pxNextFreeBlock;
 800469e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80046a0:	681b      	ldr	r3, [r3, #0]
 80046a2:	627b      	str	r3, [r7, #36]	; 0x24
				while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != NULL ) )
 80046a4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80046a6:	685b      	ldr	r3, [r3, #4]
 80046a8:	687a      	ldr	r2, [r7, #4]
 80046aa:	429a      	cmp	r2, r3
 80046ac:	d903      	bls.n	80046b6 <pvPortMalloc+0xa2>
 80046ae:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80046b0:	681b      	ldr	r3, [r3, #0]
 80046b2:	2b00      	cmp	r3, #0
 80046b4:	d1f1      	bne.n	800469a <pvPortMalloc+0x86>
				}

				/* If the end marker was reached then a block of adequate size
				was	not found. */
				if( pxBlock != pxEnd )
 80046b6:	4b33      	ldr	r3, [pc, #204]	; (8004784 <pvPortMalloc+0x170>)
 80046b8:	681b      	ldr	r3, [r3, #0]
 80046ba:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 80046bc:	429a      	cmp	r2, r3
 80046be:	d04a      	beq.n	8004756 <pvPortMalloc+0x142>
				{
					/* Return the memory space pointed to - jumping over the
					BlockLink_t structure at its start. */
					pvReturn = ( void * ) ( ( ( uint8_t * ) pxPreviousBlock->pxNextFreeBlock ) + xHeapStructSize );
 80046c0:	6a3b      	ldr	r3, [r7, #32]
 80046c2:	681b      	ldr	r3, [r3, #0]
 80046c4:	2208      	movs	r2, #8
 80046c6:	4413      	add	r3, r2
 80046c8:	61fb      	str	r3, [r7, #28]

					/* This block is being returned for use so must be taken out
					of the list of free blocks. */
					pxPreviousBlock->pxNextFreeBlock = pxBlock->pxNextFreeBlock;
 80046ca:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80046cc:	681a      	ldr	r2, [r3, #0]
 80046ce:	6a3b      	ldr	r3, [r7, #32]
 80046d0:	601a      	str	r2, [r3, #0]

					/* If the block is larger than required it can be split into
					two. */
					if( ( pxBlock->xBlockSize - xWantedSize ) > heapMINIMUM_BLOCK_SIZE )
 80046d2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80046d4:	685a      	ldr	r2, [r3, #4]
 80046d6:	687b      	ldr	r3, [r7, #4]
 80046d8:	1ad2      	subs	r2, r2, r3
 80046da:	2308      	movs	r3, #8
 80046dc:	005b      	lsls	r3, r3, #1
 80046de:	429a      	cmp	r2, r3
 80046e0:	d91e      	bls.n	8004720 <pvPortMalloc+0x10c>
					{
						/* This block is to be split into two.  Create a new
						block following the number of bytes requested. The void
						cast is used to prevent byte alignment warnings from the
						compiler. */
						pxNewBlockLink = ( void * ) ( ( ( uint8_t * ) pxBlock ) + xWantedSize );
 80046e2:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 80046e4:	687b      	ldr	r3, [r7, #4]
 80046e6:	4413      	add	r3, r2
 80046e8:	61bb      	str	r3, [r7, #24]
						configASSERT( ( ( ( size_t ) pxNewBlockLink ) & portBYTE_ALIGNMENT_MASK ) == 0 );
 80046ea:	69bb      	ldr	r3, [r7, #24]
 80046ec:	f003 0307 	and.w	r3, r3, #7
 80046f0:	2b00      	cmp	r3, #0
 80046f2:	d009      	beq.n	8004708 <pvPortMalloc+0xf4>
 80046f4:	f04f 0350 	mov.w	r3, #80	; 0x50
 80046f8:	f383 8811 	msr	BASEPRI, r3
 80046fc:	f3bf 8f6f 	isb	sy
 8004700:	f3bf 8f4f 	dsb	sy
 8004704:	613b      	str	r3, [r7, #16]
 8004706:	e7fe      	b.n	8004706 <pvPortMalloc+0xf2>

						/* Calculate the sizes of two blocks split from the
						single block. */
						pxNewBlockLink->xBlockSize = pxBlock->xBlockSize - xWantedSize;
 8004708:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800470a:	685a      	ldr	r2, [r3, #4]
 800470c:	687b      	ldr	r3, [r7, #4]
 800470e:	1ad2      	subs	r2, r2, r3
 8004710:	69bb      	ldr	r3, [r7, #24]
 8004712:	605a      	str	r2, [r3, #4]
						pxBlock->xBlockSize = xWantedSize;
 8004714:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004716:	687a      	ldr	r2, [r7, #4]
 8004718:	605a      	str	r2, [r3, #4]

						/* Insert the new block into the list of free blocks. */
						prvInsertBlockIntoFreeList( pxNewBlockLink );
 800471a:	69b8      	ldr	r0, [r7, #24]
 800471c:	f000 f8f6 	bl	800490c <prvInsertBlockIntoFreeList>
					else
					{
						mtCOVERAGE_TEST_MARKER();
					}

					xFreeBytesRemaining -= pxBlock->xBlockSize;
 8004720:	4b1a      	ldr	r3, [pc, #104]	; (800478c <pvPortMalloc+0x178>)
 8004722:	681a      	ldr	r2, [r3, #0]
 8004724:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004726:	685b      	ldr	r3, [r3, #4]
 8004728:	1ad3      	subs	r3, r2, r3
 800472a:	4a18      	ldr	r2, [pc, #96]	; (800478c <pvPortMalloc+0x178>)
 800472c:	6013      	str	r3, [r2, #0]

					if( xFreeBytesRemaining < xMinimumEverFreeBytesRemaining )
 800472e:	4b17      	ldr	r3, [pc, #92]	; (800478c <pvPortMalloc+0x178>)
 8004730:	681a      	ldr	r2, [r3, #0]
 8004732:	4b18      	ldr	r3, [pc, #96]	; (8004794 <pvPortMalloc+0x180>)
 8004734:	681b      	ldr	r3, [r3, #0]
 8004736:	429a      	cmp	r2, r3
 8004738:	d203      	bcs.n	8004742 <pvPortMalloc+0x12e>
					{
						xMinimumEverFreeBytesRemaining = xFreeBytesRemaining;
 800473a:	4b14      	ldr	r3, [pc, #80]	; (800478c <pvPortMalloc+0x178>)
 800473c:	681b      	ldr	r3, [r3, #0]
 800473e:	4a15      	ldr	r2, [pc, #84]	; (8004794 <pvPortMalloc+0x180>)
 8004740:	6013      	str	r3, [r2, #0]
						mtCOVERAGE_TEST_MARKER();
					}

					/* The block is being returned - it is allocated and owned
					by the application and has no "next" block. */
					pxBlock->xBlockSize |= xBlockAllocatedBit;
 8004742:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004744:	685a      	ldr	r2, [r3, #4]
 8004746:	4b10      	ldr	r3, [pc, #64]	; (8004788 <pvPortMalloc+0x174>)
 8004748:	681b      	ldr	r3, [r3, #0]
 800474a:	431a      	orrs	r2, r3
 800474c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800474e:	605a      	str	r2, [r3, #4]
					pxBlock->pxNextFreeBlock = NULL;
 8004750:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004752:	2200      	movs	r2, #0
 8004754:	601a      	str	r2, [r3, #0]
			mtCOVERAGE_TEST_MARKER();
		}

		traceMALLOC( pvReturn, xWantedSize );
	}
	( void ) xTaskResumeAll();
 8004756:	f7ff f8e5 	bl	8003924 <xTaskResumeAll>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	#endif

	configASSERT( ( ( ( size_t ) pvReturn ) & ( size_t ) portBYTE_ALIGNMENT_MASK ) == 0 );
 800475a:	69fb      	ldr	r3, [r7, #28]
 800475c:	f003 0307 	and.w	r3, r3, #7
 8004760:	2b00      	cmp	r3, #0
 8004762:	d009      	beq.n	8004778 <pvPortMalloc+0x164>
 8004764:	f04f 0350 	mov.w	r3, #80	; 0x50
 8004768:	f383 8811 	msr	BASEPRI, r3
 800476c:	f3bf 8f6f 	isb	sy
 8004770:	f3bf 8f4f 	dsb	sy
 8004774:	60fb      	str	r3, [r7, #12]
 8004776:	e7fe      	b.n	8004776 <pvPortMalloc+0x162>
	return pvReturn;
 8004778:	69fb      	ldr	r3, [r7, #28]
}
 800477a:	4618      	mov	r0, r3
 800477c:	3728      	adds	r7, #40	; 0x28
 800477e:	46bd      	mov	sp, r7
 8004780:	bd80      	pop	{r7, pc}
 8004782:	bf00      	nop
 8004784:	20001034 	.word	0x20001034
 8004788:	20001040 	.word	0x20001040
 800478c:	20001038 	.word	0x20001038
 8004790:	2000102c 	.word	0x2000102c
 8004794:	2000103c 	.word	0x2000103c

08004798 <vPortFree>:
/*-----------------------------------------------------------*/

void vPortFree( void *pv )
{
 8004798:	b580      	push	{r7, lr}
 800479a:	b086      	sub	sp, #24
 800479c:	af00      	add	r7, sp, #0
 800479e:	6078      	str	r0, [r7, #4]
uint8_t *puc = ( uint8_t * ) pv;
 80047a0:	687b      	ldr	r3, [r7, #4]
 80047a2:	617b      	str	r3, [r7, #20]
BlockLink_t *pxLink;

	if( pv != NULL )
 80047a4:	687b      	ldr	r3, [r7, #4]
 80047a6:	2b00      	cmp	r3, #0
 80047a8:	d046      	beq.n	8004838 <vPortFree+0xa0>
	{
		/* The memory being freed will have an BlockLink_t structure immediately
		before it. */
		puc -= xHeapStructSize;
 80047aa:	2308      	movs	r3, #8
 80047ac:	425b      	negs	r3, r3
 80047ae:	697a      	ldr	r2, [r7, #20]
 80047b0:	4413      	add	r3, r2
 80047b2:	617b      	str	r3, [r7, #20]

		/* This casting is to keep the compiler from issuing warnings. */
		pxLink = ( void * ) puc;
 80047b4:	697b      	ldr	r3, [r7, #20]
 80047b6:	613b      	str	r3, [r7, #16]

		/* Check the block is actually allocated. */
		configASSERT( ( pxLink->xBlockSize & xBlockAllocatedBit ) != 0 );
 80047b8:	693b      	ldr	r3, [r7, #16]
 80047ba:	685a      	ldr	r2, [r3, #4]
 80047bc:	4b20      	ldr	r3, [pc, #128]	; (8004840 <vPortFree+0xa8>)
 80047be:	681b      	ldr	r3, [r3, #0]
 80047c0:	4013      	ands	r3, r2
 80047c2:	2b00      	cmp	r3, #0
 80047c4:	d109      	bne.n	80047da <vPortFree+0x42>
 80047c6:	f04f 0350 	mov.w	r3, #80	; 0x50
 80047ca:	f383 8811 	msr	BASEPRI, r3
 80047ce:	f3bf 8f6f 	isb	sy
 80047d2:	f3bf 8f4f 	dsb	sy
 80047d6:	60fb      	str	r3, [r7, #12]
 80047d8:	e7fe      	b.n	80047d8 <vPortFree+0x40>
		configASSERT( pxLink->pxNextFreeBlock == NULL );
 80047da:	693b      	ldr	r3, [r7, #16]
 80047dc:	681b      	ldr	r3, [r3, #0]
 80047de:	2b00      	cmp	r3, #0
 80047e0:	d009      	beq.n	80047f6 <vPortFree+0x5e>
 80047e2:	f04f 0350 	mov.w	r3, #80	; 0x50
 80047e6:	f383 8811 	msr	BASEPRI, r3
 80047ea:	f3bf 8f6f 	isb	sy
 80047ee:	f3bf 8f4f 	dsb	sy
 80047f2:	60bb      	str	r3, [r7, #8]
 80047f4:	e7fe      	b.n	80047f4 <vPortFree+0x5c>

		if( ( pxLink->xBlockSize & xBlockAllocatedBit ) != 0 )
 80047f6:	693b      	ldr	r3, [r7, #16]
 80047f8:	685a      	ldr	r2, [r3, #4]
 80047fa:	4b11      	ldr	r3, [pc, #68]	; (8004840 <vPortFree+0xa8>)
 80047fc:	681b      	ldr	r3, [r3, #0]
 80047fe:	4013      	ands	r3, r2
 8004800:	2b00      	cmp	r3, #0
 8004802:	d019      	beq.n	8004838 <vPortFree+0xa0>
		{
			if( pxLink->pxNextFreeBlock == NULL )
 8004804:	693b      	ldr	r3, [r7, #16]
 8004806:	681b      	ldr	r3, [r3, #0]
 8004808:	2b00      	cmp	r3, #0
 800480a:	d115      	bne.n	8004838 <vPortFree+0xa0>
			{
				/* The block is being returned to the heap - it is no longer
				allocated. */
				pxLink->xBlockSize &= ~xBlockAllocatedBit;
 800480c:	693b      	ldr	r3, [r7, #16]
 800480e:	685a      	ldr	r2, [r3, #4]
 8004810:	4b0b      	ldr	r3, [pc, #44]	; (8004840 <vPortFree+0xa8>)
 8004812:	681b      	ldr	r3, [r3, #0]
 8004814:	43db      	mvns	r3, r3
 8004816:	401a      	ands	r2, r3
 8004818:	693b      	ldr	r3, [r7, #16]
 800481a:	605a      	str	r2, [r3, #4]

				vTaskSuspendAll();
 800481c:	f7ff f874 	bl	8003908 <vTaskSuspendAll>
				{
					/* Add this block to the list of free blocks. */
					xFreeBytesRemaining += pxLink->xBlockSize;
 8004820:	693b      	ldr	r3, [r7, #16]
 8004822:	685a      	ldr	r2, [r3, #4]
 8004824:	4b07      	ldr	r3, [pc, #28]	; (8004844 <vPortFree+0xac>)
 8004826:	681b      	ldr	r3, [r3, #0]
 8004828:	4413      	add	r3, r2
 800482a:	4a06      	ldr	r2, [pc, #24]	; (8004844 <vPortFree+0xac>)
 800482c:	6013      	str	r3, [r2, #0]
					traceFREE( pv, pxLink->xBlockSize );
					prvInsertBlockIntoFreeList( ( ( BlockLink_t * ) pxLink ) );
 800482e:	6938      	ldr	r0, [r7, #16]
 8004830:	f000 f86c 	bl	800490c <prvInsertBlockIntoFreeList>
				}
				( void ) xTaskResumeAll();
 8004834:	f7ff f876 	bl	8003924 <xTaskResumeAll>
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
}
 8004838:	bf00      	nop
 800483a:	3718      	adds	r7, #24
 800483c:	46bd      	mov	sp, r7
 800483e:	bd80      	pop	{r7, pc}
 8004840:	20001040 	.word	0x20001040
 8004844:	20001038 	.word	0x20001038

08004848 <prvHeapInit>:
	/* This just exists to keep the linker quiet. */
}
/*-----------------------------------------------------------*/

static void prvHeapInit( void )
{
 8004848:	b480      	push	{r7}
 800484a:	b085      	sub	sp, #20
 800484c:	af00      	add	r7, sp, #0
BlockLink_t *pxFirstFreeBlock;
uint8_t *pucAlignedHeap;
size_t uxAddress;
size_t xTotalHeapSize = configTOTAL_HEAP_SIZE;
 800484e:	f44f 6340 	mov.w	r3, #3072	; 0xc00
 8004852:	60bb      	str	r3, [r7, #8]

	/* Ensure the heap starts on a correctly aligned boundary. */
	uxAddress = ( size_t ) ucHeap;
 8004854:	4b27      	ldr	r3, [pc, #156]	; (80048f4 <prvHeapInit+0xac>)
 8004856:	60fb      	str	r3, [r7, #12]

	if( ( uxAddress & portBYTE_ALIGNMENT_MASK ) != 0 )
 8004858:	68fb      	ldr	r3, [r7, #12]
 800485a:	f003 0307 	and.w	r3, r3, #7
 800485e:	2b00      	cmp	r3, #0
 8004860:	d00c      	beq.n	800487c <prvHeapInit+0x34>
	{
		uxAddress += ( portBYTE_ALIGNMENT - 1 );
 8004862:	68fb      	ldr	r3, [r7, #12]
 8004864:	3307      	adds	r3, #7
 8004866:	60fb      	str	r3, [r7, #12]
		uxAddress &= ~( ( size_t ) portBYTE_ALIGNMENT_MASK );
 8004868:	68fb      	ldr	r3, [r7, #12]
 800486a:	f023 0307 	bic.w	r3, r3, #7
 800486e:	60fb      	str	r3, [r7, #12]
		xTotalHeapSize -= uxAddress - ( size_t ) ucHeap;
 8004870:	68ba      	ldr	r2, [r7, #8]
 8004872:	68fb      	ldr	r3, [r7, #12]
 8004874:	1ad3      	subs	r3, r2, r3
 8004876:	4a1f      	ldr	r2, [pc, #124]	; (80048f4 <prvHeapInit+0xac>)
 8004878:	4413      	add	r3, r2
 800487a:	60bb      	str	r3, [r7, #8]
	}

	pucAlignedHeap = ( uint8_t * ) uxAddress;
 800487c:	68fb      	ldr	r3, [r7, #12]
 800487e:	607b      	str	r3, [r7, #4]

	/* xStart is used to hold a pointer to the first item in the list of free
	blocks.  The void cast is used to prevent compiler warnings. */
	xStart.pxNextFreeBlock = ( void * ) pucAlignedHeap;
 8004880:	4a1d      	ldr	r2, [pc, #116]	; (80048f8 <prvHeapInit+0xb0>)
 8004882:	687b      	ldr	r3, [r7, #4]
 8004884:	6013      	str	r3, [r2, #0]
	xStart.xBlockSize = ( size_t ) 0;
 8004886:	4b1c      	ldr	r3, [pc, #112]	; (80048f8 <prvHeapInit+0xb0>)
 8004888:	2200      	movs	r2, #0
 800488a:	605a      	str	r2, [r3, #4]

	/* pxEnd is used to mark the end of the list of free blocks and is inserted
	at the end of the heap space. */
	uxAddress = ( ( size_t ) pucAlignedHeap ) + xTotalHeapSize;
 800488c:	687b      	ldr	r3, [r7, #4]
 800488e:	68ba      	ldr	r2, [r7, #8]
 8004890:	4413      	add	r3, r2
 8004892:	60fb      	str	r3, [r7, #12]
	uxAddress -= xHeapStructSize;
 8004894:	2208      	movs	r2, #8
 8004896:	68fb      	ldr	r3, [r7, #12]
 8004898:	1a9b      	subs	r3, r3, r2
 800489a:	60fb      	str	r3, [r7, #12]
	uxAddress &= ~( ( size_t ) portBYTE_ALIGNMENT_MASK );
 800489c:	68fb      	ldr	r3, [r7, #12]
 800489e:	f023 0307 	bic.w	r3, r3, #7
 80048a2:	60fb      	str	r3, [r7, #12]
	pxEnd = ( void * ) uxAddress;
 80048a4:	68fb      	ldr	r3, [r7, #12]
 80048a6:	4a15      	ldr	r2, [pc, #84]	; (80048fc <prvHeapInit+0xb4>)
 80048a8:	6013      	str	r3, [r2, #0]
	pxEnd->xBlockSize = 0;
 80048aa:	4b14      	ldr	r3, [pc, #80]	; (80048fc <prvHeapInit+0xb4>)
 80048ac:	681b      	ldr	r3, [r3, #0]
 80048ae:	2200      	movs	r2, #0
 80048b0:	605a      	str	r2, [r3, #4]
	pxEnd->pxNextFreeBlock = NULL;
 80048b2:	4b12      	ldr	r3, [pc, #72]	; (80048fc <prvHeapInit+0xb4>)
 80048b4:	681b      	ldr	r3, [r3, #0]
 80048b6:	2200      	movs	r2, #0
 80048b8:	601a      	str	r2, [r3, #0]

	/* To start with there is a single free block that is sized to take up the
	entire heap space, minus the space taken by pxEnd. */
	pxFirstFreeBlock = ( void * ) pucAlignedHeap;
 80048ba:	687b      	ldr	r3, [r7, #4]
 80048bc:	603b      	str	r3, [r7, #0]
	pxFirstFreeBlock->xBlockSize = uxAddress - ( size_t ) pxFirstFreeBlock;
 80048be:	683b      	ldr	r3, [r7, #0]
 80048c0:	68fa      	ldr	r2, [r7, #12]
 80048c2:	1ad2      	subs	r2, r2, r3
 80048c4:	683b      	ldr	r3, [r7, #0]
 80048c6:	605a      	str	r2, [r3, #4]
	pxFirstFreeBlock->pxNextFreeBlock = pxEnd;
 80048c8:	4b0c      	ldr	r3, [pc, #48]	; (80048fc <prvHeapInit+0xb4>)
 80048ca:	681a      	ldr	r2, [r3, #0]
 80048cc:	683b      	ldr	r3, [r7, #0]
 80048ce:	601a      	str	r2, [r3, #0]

	/* Only one block exists - and it covers the entire usable heap space. */
	xMinimumEverFreeBytesRemaining = pxFirstFreeBlock->xBlockSize;
 80048d0:	683b      	ldr	r3, [r7, #0]
 80048d2:	685b      	ldr	r3, [r3, #4]
 80048d4:	4a0a      	ldr	r2, [pc, #40]	; (8004900 <prvHeapInit+0xb8>)
 80048d6:	6013      	str	r3, [r2, #0]
	xFreeBytesRemaining = pxFirstFreeBlock->xBlockSize;
 80048d8:	683b      	ldr	r3, [r7, #0]
 80048da:	685b      	ldr	r3, [r3, #4]
 80048dc:	4a09      	ldr	r2, [pc, #36]	; (8004904 <prvHeapInit+0xbc>)
 80048de:	6013      	str	r3, [r2, #0]

	/* Work out the position of the top bit in a size_t variable. */
	xBlockAllocatedBit = ( ( size_t ) 1 ) << ( ( sizeof( size_t ) * heapBITS_PER_BYTE ) - 1 );
 80048e0:	4b09      	ldr	r3, [pc, #36]	; (8004908 <prvHeapInit+0xc0>)
 80048e2:	f04f 4200 	mov.w	r2, #2147483648	; 0x80000000
 80048e6:	601a      	str	r2, [r3, #0]
}
 80048e8:	bf00      	nop
 80048ea:	3714      	adds	r7, #20
 80048ec:	46bd      	mov	sp, r7
 80048ee:	bc80      	pop	{r7}
 80048f0:	4770      	bx	lr
 80048f2:	bf00      	nop
 80048f4:	2000042c 	.word	0x2000042c
 80048f8:	2000102c 	.word	0x2000102c
 80048fc:	20001034 	.word	0x20001034
 8004900:	2000103c 	.word	0x2000103c
 8004904:	20001038 	.word	0x20001038
 8004908:	20001040 	.word	0x20001040

0800490c <prvInsertBlockIntoFreeList>:
/*-----------------------------------------------------------*/

static void prvInsertBlockIntoFreeList( BlockLink_t *pxBlockToInsert )
{
 800490c:	b480      	push	{r7}
 800490e:	b085      	sub	sp, #20
 8004910:	af00      	add	r7, sp, #0
 8004912:	6078      	str	r0, [r7, #4]
BlockLink_t *pxIterator;
uint8_t *puc;

	/* Iterate through the list until a block is found that has a higher address
	than the block being inserted. */
	for( pxIterator = &xStart; pxIterator->pxNextFreeBlock < pxBlockToInsert; pxIterator = pxIterator->pxNextFreeBlock )
 8004914:	4b27      	ldr	r3, [pc, #156]	; (80049b4 <prvInsertBlockIntoFreeList+0xa8>)
 8004916:	60fb      	str	r3, [r7, #12]
 8004918:	e002      	b.n	8004920 <prvInsertBlockIntoFreeList+0x14>
 800491a:	68fb      	ldr	r3, [r7, #12]
 800491c:	681b      	ldr	r3, [r3, #0]
 800491e:	60fb      	str	r3, [r7, #12]
 8004920:	68fb      	ldr	r3, [r7, #12]
 8004922:	681b      	ldr	r3, [r3, #0]
 8004924:	687a      	ldr	r2, [r7, #4]
 8004926:	429a      	cmp	r2, r3
 8004928:	d8f7      	bhi.n	800491a <prvInsertBlockIntoFreeList+0xe>
		/* Nothing to do here, just iterate to the right position. */
	}

	/* Do the block being inserted, and the block it is being inserted after
	make a contiguous block of memory? */
	puc = ( uint8_t * ) pxIterator;
 800492a:	68fb      	ldr	r3, [r7, #12]
 800492c:	60bb      	str	r3, [r7, #8]
	if( ( puc + pxIterator->xBlockSize ) == ( uint8_t * ) pxBlockToInsert )
 800492e:	68fb      	ldr	r3, [r7, #12]
 8004930:	685b      	ldr	r3, [r3, #4]
 8004932:	68ba      	ldr	r2, [r7, #8]
 8004934:	4413      	add	r3, r2
 8004936:	687a      	ldr	r2, [r7, #4]
 8004938:	429a      	cmp	r2, r3
 800493a:	d108      	bne.n	800494e <prvInsertBlockIntoFreeList+0x42>
	{
		pxIterator->xBlockSize += pxBlockToInsert->xBlockSize;
 800493c:	68fb      	ldr	r3, [r7, #12]
 800493e:	685a      	ldr	r2, [r3, #4]
 8004940:	687b      	ldr	r3, [r7, #4]
 8004942:	685b      	ldr	r3, [r3, #4]
 8004944:	441a      	add	r2, r3
 8004946:	68fb      	ldr	r3, [r7, #12]
 8004948:	605a      	str	r2, [r3, #4]
		pxBlockToInsert = pxIterator;
 800494a:	68fb      	ldr	r3, [r7, #12]
 800494c:	607b      	str	r3, [r7, #4]
		mtCOVERAGE_TEST_MARKER();
	}

	/* Do the block being inserted, and the block it is being inserted before
	make a contiguous block of memory? */
	puc = ( uint8_t * ) pxBlockToInsert;
 800494e:	687b      	ldr	r3, [r7, #4]
 8004950:	60bb      	str	r3, [r7, #8]
	if( ( puc + pxBlockToInsert->xBlockSize ) == ( uint8_t * ) pxIterator->pxNextFreeBlock )
 8004952:	687b      	ldr	r3, [r7, #4]
 8004954:	685b      	ldr	r3, [r3, #4]
 8004956:	68ba      	ldr	r2, [r7, #8]
 8004958:	441a      	add	r2, r3
 800495a:	68fb      	ldr	r3, [r7, #12]
 800495c:	681b      	ldr	r3, [r3, #0]
 800495e:	429a      	cmp	r2, r3
 8004960:	d118      	bne.n	8004994 <prvInsertBlockIntoFreeList+0x88>
	{
		if( pxIterator->pxNextFreeBlock != pxEnd )
 8004962:	68fb      	ldr	r3, [r7, #12]
 8004964:	681a      	ldr	r2, [r3, #0]
 8004966:	4b14      	ldr	r3, [pc, #80]	; (80049b8 <prvInsertBlockIntoFreeList+0xac>)
 8004968:	681b      	ldr	r3, [r3, #0]
 800496a:	429a      	cmp	r2, r3
 800496c:	d00d      	beq.n	800498a <prvInsertBlockIntoFreeList+0x7e>
		{
			/* Form one big block from the two blocks. */
			pxBlockToInsert->xBlockSize += pxIterator->pxNextFreeBlock->xBlockSize;
 800496e:	687b      	ldr	r3, [r7, #4]
 8004970:	685a      	ldr	r2, [r3, #4]
 8004972:	68fb      	ldr	r3, [r7, #12]
 8004974:	681b      	ldr	r3, [r3, #0]
 8004976:	685b      	ldr	r3, [r3, #4]
 8004978:	441a      	add	r2, r3
 800497a:	687b      	ldr	r3, [r7, #4]
 800497c:	605a      	str	r2, [r3, #4]
			pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock->pxNextFreeBlock;
 800497e:	68fb      	ldr	r3, [r7, #12]
 8004980:	681b      	ldr	r3, [r3, #0]
 8004982:	681a      	ldr	r2, [r3, #0]
 8004984:	687b      	ldr	r3, [r7, #4]
 8004986:	601a      	str	r2, [r3, #0]
 8004988:	e008      	b.n	800499c <prvInsertBlockIntoFreeList+0x90>
		}
		else
		{
			pxBlockToInsert->pxNextFreeBlock = pxEnd;
 800498a:	4b0b      	ldr	r3, [pc, #44]	; (80049b8 <prvInsertBlockIntoFreeList+0xac>)
 800498c:	681a      	ldr	r2, [r3, #0]
 800498e:	687b      	ldr	r3, [r7, #4]
 8004990:	601a      	str	r2, [r3, #0]
 8004992:	e003      	b.n	800499c <prvInsertBlockIntoFreeList+0x90>
		}
	}
	else
	{
		pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock;
 8004994:	68fb      	ldr	r3, [r7, #12]
 8004996:	681a      	ldr	r2, [r3, #0]
 8004998:	687b      	ldr	r3, [r7, #4]
 800499a:	601a      	str	r2, [r3, #0]

	/* If the block being inserted plugged a gab, so was merged with the block
	before and the block after, then it's pxNextFreeBlock pointer will have
	already been set, and should not be set here as that would make it point
	to itself. */
	if( pxIterator != pxBlockToInsert )
 800499c:	68fa      	ldr	r2, [r7, #12]
 800499e:	687b      	ldr	r3, [r7, #4]
 80049a0:	429a      	cmp	r2, r3
 80049a2:	d002      	beq.n	80049aa <prvInsertBlockIntoFreeList+0x9e>
	{
		pxIterator->pxNextFreeBlock = pxBlockToInsert;
 80049a4:	68fb      	ldr	r3, [r7, #12]
 80049a6:	687a      	ldr	r2, [r7, #4]
 80049a8:	601a      	str	r2, [r3, #0]
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 80049aa:	bf00      	nop
 80049ac:	3714      	adds	r7, #20
 80049ae:	46bd      	mov	sp, r7
 80049b0:	bc80      	pop	{r7}
 80049b2:	4770      	bx	lr
 80049b4:	2000102c 	.word	0x2000102c
 80049b8:	20001034 	.word	0x20001034

080049bc <__errno>:
 80049bc:	4b01      	ldr	r3, [pc, #4]	; (80049c4 <__errno+0x8>)
 80049be:	6818      	ldr	r0, [r3, #0]
 80049c0:	4770      	bx	lr
 80049c2:	bf00      	nop
 80049c4:	20000010 	.word	0x20000010

080049c8 <__libc_init_array>:
 80049c8:	b570      	push	{r4, r5, r6, lr}
 80049ca:	2500      	movs	r5, #0
 80049cc:	4e0c      	ldr	r6, [pc, #48]	; (8004a00 <__libc_init_array+0x38>)
 80049ce:	4c0d      	ldr	r4, [pc, #52]	; (8004a04 <__libc_init_array+0x3c>)
 80049d0:	1ba4      	subs	r4, r4, r6
 80049d2:	10a4      	asrs	r4, r4, #2
 80049d4:	42a5      	cmp	r5, r4
 80049d6:	d109      	bne.n	80049ec <__libc_init_array+0x24>
 80049d8:	f000 fc36 	bl	8005248 <_init>
 80049dc:	2500      	movs	r5, #0
 80049de:	4e0a      	ldr	r6, [pc, #40]	; (8004a08 <__libc_init_array+0x40>)
 80049e0:	4c0a      	ldr	r4, [pc, #40]	; (8004a0c <__libc_init_array+0x44>)
 80049e2:	1ba4      	subs	r4, r4, r6
 80049e4:	10a4      	asrs	r4, r4, #2
 80049e6:	42a5      	cmp	r5, r4
 80049e8:	d105      	bne.n	80049f6 <__libc_init_array+0x2e>
 80049ea:	bd70      	pop	{r4, r5, r6, pc}
 80049ec:	f856 3025 	ldr.w	r3, [r6, r5, lsl #2]
 80049f0:	4798      	blx	r3
 80049f2:	3501      	adds	r5, #1
 80049f4:	e7ee      	b.n	80049d4 <__libc_init_array+0xc>
 80049f6:	f856 3025 	ldr.w	r3, [r6, r5, lsl #2]
 80049fa:	4798      	blx	r3
 80049fc:	3501      	adds	r5, #1
 80049fe:	e7f2      	b.n	80049e6 <__libc_init_array+0x1e>
 8004a00:	08005358 	.word	0x08005358
 8004a04:	08005358 	.word	0x08005358
 8004a08:	08005358 	.word	0x08005358
 8004a0c:	0800535c 	.word	0x0800535c

08004a10 <memcpy>:
 8004a10:	b510      	push	{r4, lr}
 8004a12:	1e43      	subs	r3, r0, #1
 8004a14:	440a      	add	r2, r1
 8004a16:	4291      	cmp	r1, r2
 8004a18:	d100      	bne.n	8004a1c <memcpy+0xc>
 8004a1a:	bd10      	pop	{r4, pc}
 8004a1c:	f811 4b01 	ldrb.w	r4, [r1], #1
 8004a20:	f803 4f01 	strb.w	r4, [r3, #1]!
 8004a24:	e7f7      	b.n	8004a16 <memcpy+0x6>

08004a26 <memset>:
 8004a26:	4603      	mov	r3, r0
 8004a28:	4402      	add	r2, r0
 8004a2a:	4293      	cmp	r3, r2
 8004a2c:	d100      	bne.n	8004a30 <memset+0xa>
 8004a2e:	4770      	bx	lr
 8004a30:	f803 1b01 	strb.w	r1, [r3], #1
 8004a34:	e7f9      	b.n	8004a2a <memset+0x4>
	...

08004a38 <siprintf>:
 8004a38:	b40e      	push	{r1, r2, r3}
 8004a3a:	f06f 4100 	mvn.w	r1, #2147483648	; 0x80000000
 8004a3e:	b500      	push	{lr}
 8004a40:	b09c      	sub	sp, #112	; 0x70
 8004a42:	ab1d      	add	r3, sp, #116	; 0x74
 8004a44:	9002      	str	r0, [sp, #8]
 8004a46:	9006      	str	r0, [sp, #24]
 8004a48:	9107      	str	r1, [sp, #28]
 8004a4a:	9104      	str	r1, [sp, #16]
 8004a4c:	4808      	ldr	r0, [pc, #32]	; (8004a70 <siprintf+0x38>)
 8004a4e:	4909      	ldr	r1, [pc, #36]	; (8004a74 <siprintf+0x3c>)
 8004a50:	f853 2b04 	ldr.w	r2, [r3], #4
 8004a54:	9105      	str	r1, [sp, #20]
 8004a56:	6800      	ldr	r0, [r0, #0]
 8004a58:	a902      	add	r1, sp, #8
 8004a5a:	9301      	str	r3, [sp, #4]
 8004a5c:	f000 f866 	bl	8004b2c <_svfiprintf_r>
 8004a60:	2200      	movs	r2, #0
 8004a62:	9b02      	ldr	r3, [sp, #8]
 8004a64:	701a      	strb	r2, [r3, #0]
 8004a66:	b01c      	add	sp, #112	; 0x70
 8004a68:	f85d eb04 	ldr.w	lr, [sp], #4
 8004a6c:	b003      	add	sp, #12
 8004a6e:	4770      	bx	lr
 8004a70:	20000010 	.word	0x20000010
 8004a74:	ffff0208 	.word	0xffff0208

08004a78 <__ssputs_r>:
 8004a78:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8004a7c:	688e      	ldr	r6, [r1, #8]
 8004a7e:	4682      	mov	sl, r0
 8004a80:	429e      	cmp	r6, r3
 8004a82:	460c      	mov	r4, r1
 8004a84:	4690      	mov	r8, r2
 8004a86:	4699      	mov	r9, r3
 8004a88:	d837      	bhi.n	8004afa <__ssputs_r+0x82>
 8004a8a:	898a      	ldrh	r2, [r1, #12]
 8004a8c:	f412 6f90 	tst.w	r2, #1152	; 0x480
 8004a90:	d031      	beq.n	8004af6 <__ssputs_r+0x7e>
 8004a92:	2302      	movs	r3, #2
 8004a94:	6825      	ldr	r5, [r4, #0]
 8004a96:	6909      	ldr	r1, [r1, #16]
 8004a98:	1a6f      	subs	r7, r5, r1
 8004a9a:	6965      	ldr	r5, [r4, #20]
 8004a9c:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 8004aa0:	fb95 f5f3 	sdiv	r5, r5, r3
 8004aa4:	f109 0301 	add.w	r3, r9, #1
 8004aa8:	443b      	add	r3, r7
 8004aaa:	429d      	cmp	r5, r3
 8004aac:	bf38      	it	cc
 8004aae:	461d      	movcc	r5, r3
 8004ab0:	0553      	lsls	r3, r2, #21
 8004ab2:	d530      	bpl.n	8004b16 <__ssputs_r+0x9e>
 8004ab4:	4629      	mov	r1, r5
 8004ab6:	f000 fb2d 	bl	8005114 <_malloc_r>
 8004aba:	4606      	mov	r6, r0
 8004abc:	b950      	cbnz	r0, 8004ad4 <__ssputs_r+0x5c>
 8004abe:	230c      	movs	r3, #12
 8004ac0:	f04f 30ff 	mov.w	r0, #4294967295
 8004ac4:	f8ca 3000 	str.w	r3, [sl]
 8004ac8:	89a3      	ldrh	r3, [r4, #12]
 8004aca:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8004ace:	81a3      	strh	r3, [r4, #12]
 8004ad0:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8004ad4:	463a      	mov	r2, r7
 8004ad6:	6921      	ldr	r1, [r4, #16]
 8004ad8:	f7ff ff9a 	bl	8004a10 <memcpy>
 8004adc:	89a3      	ldrh	r3, [r4, #12]
 8004ade:	f423 6390 	bic.w	r3, r3, #1152	; 0x480
 8004ae2:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8004ae6:	81a3      	strh	r3, [r4, #12]
 8004ae8:	6126      	str	r6, [r4, #16]
 8004aea:	443e      	add	r6, r7
 8004aec:	6026      	str	r6, [r4, #0]
 8004aee:	464e      	mov	r6, r9
 8004af0:	6165      	str	r5, [r4, #20]
 8004af2:	1bed      	subs	r5, r5, r7
 8004af4:	60a5      	str	r5, [r4, #8]
 8004af6:	454e      	cmp	r6, r9
 8004af8:	d900      	bls.n	8004afc <__ssputs_r+0x84>
 8004afa:	464e      	mov	r6, r9
 8004afc:	4632      	mov	r2, r6
 8004afe:	4641      	mov	r1, r8
 8004b00:	6820      	ldr	r0, [r4, #0]
 8004b02:	f000 faa1 	bl	8005048 <memmove>
 8004b06:	68a3      	ldr	r3, [r4, #8]
 8004b08:	2000      	movs	r0, #0
 8004b0a:	1b9b      	subs	r3, r3, r6
 8004b0c:	60a3      	str	r3, [r4, #8]
 8004b0e:	6823      	ldr	r3, [r4, #0]
 8004b10:	441e      	add	r6, r3
 8004b12:	6026      	str	r6, [r4, #0]
 8004b14:	e7dc      	b.n	8004ad0 <__ssputs_r+0x58>
 8004b16:	462a      	mov	r2, r5
 8004b18:	f000 fb56 	bl	80051c8 <_realloc_r>
 8004b1c:	4606      	mov	r6, r0
 8004b1e:	2800      	cmp	r0, #0
 8004b20:	d1e2      	bne.n	8004ae8 <__ssputs_r+0x70>
 8004b22:	6921      	ldr	r1, [r4, #16]
 8004b24:	4650      	mov	r0, sl
 8004b26:	f000 faa9 	bl	800507c <_free_r>
 8004b2a:	e7c8      	b.n	8004abe <__ssputs_r+0x46>

08004b2c <_svfiprintf_r>:
 8004b2c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8004b30:	461d      	mov	r5, r3
 8004b32:	898b      	ldrh	r3, [r1, #12]
 8004b34:	b09d      	sub	sp, #116	; 0x74
 8004b36:	061f      	lsls	r7, r3, #24
 8004b38:	4680      	mov	r8, r0
 8004b3a:	460c      	mov	r4, r1
 8004b3c:	4616      	mov	r6, r2
 8004b3e:	d50f      	bpl.n	8004b60 <_svfiprintf_r+0x34>
 8004b40:	690b      	ldr	r3, [r1, #16]
 8004b42:	b96b      	cbnz	r3, 8004b60 <_svfiprintf_r+0x34>
 8004b44:	2140      	movs	r1, #64	; 0x40
 8004b46:	f000 fae5 	bl	8005114 <_malloc_r>
 8004b4a:	6020      	str	r0, [r4, #0]
 8004b4c:	6120      	str	r0, [r4, #16]
 8004b4e:	b928      	cbnz	r0, 8004b5c <_svfiprintf_r+0x30>
 8004b50:	230c      	movs	r3, #12
 8004b52:	f8c8 3000 	str.w	r3, [r8]
 8004b56:	f04f 30ff 	mov.w	r0, #4294967295
 8004b5a:	e0c8      	b.n	8004cee <_svfiprintf_r+0x1c2>
 8004b5c:	2340      	movs	r3, #64	; 0x40
 8004b5e:	6163      	str	r3, [r4, #20]
 8004b60:	2300      	movs	r3, #0
 8004b62:	9309      	str	r3, [sp, #36]	; 0x24
 8004b64:	2320      	movs	r3, #32
 8004b66:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 8004b6a:	2330      	movs	r3, #48	; 0x30
 8004b6c:	f04f 0b01 	mov.w	fp, #1
 8004b70:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 8004b74:	9503      	str	r5, [sp, #12]
 8004b76:	4637      	mov	r7, r6
 8004b78:	463d      	mov	r5, r7
 8004b7a:	f815 3b01 	ldrb.w	r3, [r5], #1
 8004b7e:	b10b      	cbz	r3, 8004b84 <_svfiprintf_r+0x58>
 8004b80:	2b25      	cmp	r3, #37	; 0x25
 8004b82:	d13e      	bne.n	8004c02 <_svfiprintf_r+0xd6>
 8004b84:	ebb7 0a06 	subs.w	sl, r7, r6
 8004b88:	d00b      	beq.n	8004ba2 <_svfiprintf_r+0x76>
 8004b8a:	4653      	mov	r3, sl
 8004b8c:	4632      	mov	r2, r6
 8004b8e:	4621      	mov	r1, r4
 8004b90:	4640      	mov	r0, r8
 8004b92:	f7ff ff71 	bl	8004a78 <__ssputs_r>
 8004b96:	3001      	adds	r0, #1
 8004b98:	f000 80a4 	beq.w	8004ce4 <_svfiprintf_r+0x1b8>
 8004b9c:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8004b9e:	4453      	add	r3, sl
 8004ba0:	9309      	str	r3, [sp, #36]	; 0x24
 8004ba2:	783b      	ldrb	r3, [r7, #0]
 8004ba4:	2b00      	cmp	r3, #0
 8004ba6:	f000 809d 	beq.w	8004ce4 <_svfiprintf_r+0x1b8>
 8004baa:	2300      	movs	r3, #0
 8004bac:	f04f 32ff 	mov.w	r2, #4294967295
 8004bb0:	e9cd 2305 	strd	r2, r3, [sp, #20]
 8004bb4:	9304      	str	r3, [sp, #16]
 8004bb6:	9307      	str	r3, [sp, #28]
 8004bb8:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 8004bbc:	931a      	str	r3, [sp, #104]	; 0x68
 8004bbe:	462f      	mov	r7, r5
 8004bc0:	2205      	movs	r2, #5
 8004bc2:	f817 1b01 	ldrb.w	r1, [r7], #1
 8004bc6:	4850      	ldr	r0, [pc, #320]	; (8004d08 <_svfiprintf_r+0x1dc>)
 8004bc8:	f000 fa30 	bl	800502c <memchr>
 8004bcc:	9b04      	ldr	r3, [sp, #16]
 8004bce:	b9d0      	cbnz	r0, 8004c06 <_svfiprintf_r+0xda>
 8004bd0:	06d9      	lsls	r1, r3, #27
 8004bd2:	bf44      	itt	mi
 8004bd4:	2220      	movmi	r2, #32
 8004bd6:	f88d 2053 	strbmi.w	r2, [sp, #83]	; 0x53
 8004bda:	071a      	lsls	r2, r3, #28
 8004bdc:	bf44      	itt	mi
 8004bde:	222b      	movmi	r2, #43	; 0x2b
 8004be0:	f88d 2053 	strbmi.w	r2, [sp, #83]	; 0x53
 8004be4:	782a      	ldrb	r2, [r5, #0]
 8004be6:	2a2a      	cmp	r2, #42	; 0x2a
 8004be8:	d015      	beq.n	8004c16 <_svfiprintf_r+0xea>
 8004bea:	462f      	mov	r7, r5
 8004bec:	2000      	movs	r0, #0
 8004bee:	250a      	movs	r5, #10
 8004bf0:	9a07      	ldr	r2, [sp, #28]
 8004bf2:	4639      	mov	r1, r7
 8004bf4:	f811 3b01 	ldrb.w	r3, [r1], #1
 8004bf8:	3b30      	subs	r3, #48	; 0x30
 8004bfa:	2b09      	cmp	r3, #9
 8004bfc:	d94d      	bls.n	8004c9a <_svfiprintf_r+0x16e>
 8004bfe:	b1b8      	cbz	r0, 8004c30 <_svfiprintf_r+0x104>
 8004c00:	e00f      	b.n	8004c22 <_svfiprintf_r+0xf6>
 8004c02:	462f      	mov	r7, r5
 8004c04:	e7b8      	b.n	8004b78 <_svfiprintf_r+0x4c>
 8004c06:	4a40      	ldr	r2, [pc, #256]	; (8004d08 <_svfiprintf_r+0x1dc>)
 8004c08:	463d      	mov	r5, r7
 8004c0a:	1a80      	subs	r0, r0, r2
 8004c0c:	fa0b f000 	lsl.w	r0, fp, r0
 8004c10:	4318      	orrs	r0, r3
 8004c12:	9004      	str	r0, [sp, #16]
 8004c14:	e7d3      	b.n	8004bbe <_svfiprintf_r+0x92>
 8004c16:	9a03      	ldr	r2, [sp, #12]
 8004c18:	1d11      	adds	r1, r2, #4
 8004c1a:	6812      	ldr	r2, [r2, #0]
 8004c1c:	9103      	str	r1, [sp, #12]
 8004c1e:	2a00      	cmp	r2, #0
 8004c20:	db01      	blt.n	8004c26 <_svfiprintf_r+0xfa>
 8004c22:	9207      	str	r2, [sp, #28]
 8004c24:	e004      	b.n	8004c30 <_svfiprintf_r+0x104>
 8004c26:	4252      	negs	r2, r2
 8004c28:	f043 0302 	orr.w	r3, r3, #2
 8004c2c:	9207      	str	r2, [sp, #28]
 8004c2e:	9304      	str	r3, [sp, #16]
 8004c30:	783b      	ldrb	r3, [r7, #0]
 8004c32:	2b2e      	cmp	r3, #46	; 0x2e
 8004c34:	d10c      	bne.n	8004c50 <_svfiprintf_r+0x124>
 8004c36:	787b      	ldrb	r3, [r7, #1]
 8004c38:	2b2a      	cmp	r3, #42	; 0x2a
 8004c3a:	d133      	bne.n	8004ca4 <_svfiprintf_r+0x178>
 8004c3c:	9b03      	ldr	r3, [sp, #12]
 8004c3e:	3702      	adds	r7, #2
 8004c40:	1d1a      	adds	r2, r3, #4
 8004c42:	681b      	ldr	r3, [r3, #0]
 8004c44:	9203      	str	r2, [sp, #12]
 8004c46:	2b00      	cmp	r3, #0
 8004c48:	bfb8      	it	lt
 8004c4a:	f04f 33ff 	movlt.w	r3, #4294967295
 8004c4e:	9305      	str	r3, [sp, #20]
 8004c50:	4d2e      	ldr	r5, [pc, #184]	; (8004d0c <_svfiprintf_r+0x1e0>)
 8004c52:	2203      	movs	r2, #3
 8004c54:	7839      	ldrb	r1, [r7, #0]
 8004c56:	4628      	mov	r0, r5
 8004c58:	f000 f9e8 	bl	800502c <memchr>
 8004c5c:	b138      	cbz	r0, 8004c6e <_svfiprintf_r+0x142>
 8004c5e:	2340      	movs	r3, #64	; 0x40
 8004c60:	1b40      	subs	r0, r0, r5
 8004c62:	fa03 f000 	lsl.w	r0, r3, r0
 8004c66:	9b04      	ldr	r3, [sp, #16]
 8004c68:	3701      	adds	r7, #1
 8004c6a:	4303      	orrs	r3, r0
 8004c6c:	9304      	str	r3, [sp, #16]
 8004c6e:	7839      	ldrb	r1, [r7, #0]
 8004c70:	2206      	movs	r2, #6
 8004c72:	4827      	ldr	r0, [pc, #156]	; (8004d10 <_svfiprintf_r+0x1e4>)
 8004c74:	1c7e      	adds	r6, r7, #1
 8004c76:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 8004c7a:	f000 f9d7 	bl	800502c <memchr>
 8004c7e:	2800      	cmp	r0, #0
 8004c80:	d038      	beq.n	8004cf4 <_svfiprintf_r+0x1c8>
 8004c82:	4b24      	ldr	r3, [pc, #144]	; (8004d14 <_svfiprintf_r+0x1e8>)
 8004c84:	bb13      	cbnz	r3, 8004ccc <_svfiprintf_r+0x1a0>
 8004c86:	9b03      	ldr	r3, [sp, #12]
 8004c88:	3307      	adds	r3, #7
 8004c8a:	f023 0307 	bic.w	r3, r3, #7
 8004c8e:	3308      	adds	r3, #8
 8004c90:	9303      	str	r3, [sp, #12]
 8004c92:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8004c94:	444b      	add	r3, r9
 8004c96:	9309      	str	r3, [sp, #36]	; 0x24
 8004c98:	e76d      	b.n	8004b76 <_svfiprintf_r+0x4a>
 8004c9a:	fb05 3202 	mla	r2, r5, r2, r3
 8004c9e:	2001      	movs	r0, #1
 8004ca0:	460f      	mov	r7, r1
 8004ca2:	e7a6      	b.n	8004bf2 <_svfiprintf_r+0xc6>
 8004ca4:	2300      	movs	r3, #0
 8004ca6:	250a      	movs	r5, #10
 8004ca8:	4619      	mov	r1, r3
 8004caa:	3701      	adds	r7, #1
 8004cac:	9305      	str	r3, [sp, #20]
 8004cae:	4638      	mov	r0, r7
 8004cb0:	f810 2b01 	ldrb.w	r2, [r0], #1
 8004cb4:	3a30      	subs	r2, #48	; 0x30
 8004cb6:	2a09      	cmp	r2, #9
 8004cb8:	d903      	bls.n	8004cc2 <_svfiprintf_r+0x196>
 8004cba:	2b00      	cmp	r3, #0
 8004cbc:	d0c8      	beq.n	8004c50 <_svfiprintf_r+0x124>
 8004cbe:	9105      	str	r1, [sp, #20]
 8004cc0:	e7c6      	b.n	8004c50 <_svfiprintf_r+0x124>
 8004cc2:	fb05 2101 	mla	r1, r5, r1, r2
 8004cc6:	2301      	movs	r3, #1
 8004cc8:	4607      	mov	r7, r0
 8004cca:	e7f0      	b.n	8004cae <_svfiprintf_r+0x182>
 8004ccc:	ab03      	add	r3, sp, #12
 8004cce:	9300      	str	r3, [sp, #0]
 8004cd0:	4622      	mov	r2, r4
 8004cd2:	4b11      	ldr	r3, [pc, #68]	; (8004d18 <_svfiprintf_r+0x1ec>)
 8004cd4:	a904      	add	r1, sp, #16
 8004cd6:	4640      	mov	r0, r8
 8004cd8:	f3af 8000 	nop.w
 8004cdc:	f1b0 3fff 	cmp.w	r0, #4294967295
 8004ce0:	4681      	mov	r9, r0
 8004ce2:	d1d6      	bne.n	8004c92 <_svfiprintf_r+0x166>
 8004ce4:	89a3      	ldrh	r3, [r4, #12]
 8004ce6:	065b      	lsls	r3, r3, #25
 8004ce8:	f53f af35 	bmi.w	8004b56 <_svfiprintf_r+0x2a>
 8004cec:	9809      	ldr	r0, [sp, #36]	; 0x24
 8004cee:	b01d      	add	sp, #116	; 0x74
 8004cf0:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8004cf4:	ab03      	add	r3, sp, #12
 8004cf6:	9300      	str	r3, [sp, #0]
 8004cf8:	4622      	mov	r2, r4
 8004cfa:	4b07      	ldr	r3, [pc, #28]	; (8004d18 <_svfiprintf_r+0x1ec>)
 8004cfc:	a904      	add	r1, sp, #16
 8004cfe:	4640      	mov	r0, r8
 8004d00:	f000 f882 	bl	8004e08 <_printf_i>
 8004d04:	e7ea      	b.n	8004cdc <_svfiprintf_r+0x1b0>
 8004d06:	bf00      	nop
 8004d08:	08005324 	.word	0x08005324
 8004d0c:	0800532a 	.word	0x0800532a
 8004d10:	0800532e 	.word	0x0800532e
 8004d14:	00000000 	.word	0x00000000
 8004d18:	08004a79 	.word	0x08004a79

08004d1c <_printf_common>:
 8004d1c:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8004d20:	4691      	mov	r9, r2
 8004d22:	461f      	mov	r7, r3
 8004d24:	688a      	ldr	r2, [r1, #8]
 8004d26:	690b      	ldr	r3, [r1, #16]
 8004d28:	4606      	mov	r6, r0
 8004d2a:	4293      	cmp	r3, r2
 8004d2c:	bfb8      	it	lt
 8004d2e:	4613      	movlt	r3, r2
 8004d30:	f8c9 3000 	str.w	r3, [r9]
 8004d34:	f891 2043 	ldrb.w	r2, [r1, #67]	; 0x43
 8004d38:	460c      	mov	r4, r1
 8004d3a:	f8dd 8020 	ldr.w	r8, [sp, #32]
 8004d3e:	b112      	cbz	r2, 8004d46 <_printf_common+0x2a>
 8004d40:	3301      	adds	r3, #1
 8004d42:	f8c9 3000 	str.w	r3, [r9]
 8004d46:	6823      	ldr	r3, [r4, #0]
 8004d48:	0699      	lsls	r1, r3, #26
 8004d4a:	bf42      	ittt	mi
 8004d4c:	f8d9 3000 	ldrmi.w	r3, [r9]
 8004d50:	3302      	addmi	r3, #2
 8004d52:	f8c9 3000 	strmi.w	r3, [r9]
 8004d56:	6825      	ldr	r5, [r4, #0]
 8004d58:	f015 0506 	ands.w	r5, r5, #6
 8004d5c:	d107      	bne.n	8004d6e <_printf_common+0x52>
 8004d5e:	f104 0a19 	add.w	sl, r4, #25
 8004d62:	68e3      	ldr	r3, [r4, #12]
 8004d64:	f8d9 2000 	ldr.w	r2, [r9]
 8004d68:	1a9b      	subs	r3, r3, r2
 8004d6a:	42ab      	cmp	r3, r5
 8004d6c:	dc29      	bgt.n	8004dc2 <_printf_common+0xa6>
 8004d6e:	f894 3043 	ldrb.w	r3, [r4, #67]	; 0x43
 8004d72:	6822      	ldr	r2, [r4, #0]
 8004d74:	3300      	adds	r3, #0
 8004d76:	bf18      	it	ne
 8004d78:	2301      	movne	r3, #1
 8004d7a:	0692      	lsls	r2, r2, #26
 8004d7c:	d42e      	bmi.n	8004ddc <_printf_common+0xc0>
 8004d7e:	f104 0243 	add.w	r2, r4, #67	; 0x43
 8004d82:	4639      	mov	r1, r7
 8004d84:	4630      	mov	r0, r6
 8004d86:	47c0      	blx	r8
 8004d88:	3001      	adds	r0, #1
 8004d8a:	d021      	beq.n	8004dd0 <_printf_common+0xb4>
 8004d8c:	6823      	ldr	r3, [r4, #0]
 8004d8e:	68e5      	ldr	r5, [r4, #12]
 8004d90:	f003 0306 	and.w	r3, r3, #6
 8004d94:	2b04      	cmp	r3, #4
 8004d96:	bf18      	it	ne
 8004d98:	2500      	movne	r5, #0
 8004d9a:	f8d9 2000 	ldr.w	r2, [r9]
 8004d9e:	f04f 0900 	mov.w	r9, #0
 8004da2:	bf08      	it	eq
 8004da4:	1aad      	subeq	r5, r5, r2
 8004da6:	68a3      	ldr	r3, [r4, #8]
 8004da8:	6922      	ldr	r2, [r4, #16]
 8004daa:	bf08      	it	eq
 8004dac:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 8004db0:	4293      	cmp	r3, r2
 8004db2:	bfc4      	itt	gt
 8004db4:	1a9b      	subgt	r3, r3, r2
 8004db6:	18ed      	addgt	r5, r5, r3
 8004db8:	341a      	adds	r4, #26
 8004dba:	454d      	cmp	r5, r9
 8004dbc:	d11a      	bne.n	8004df4 <_printf_common+0xd8>
 8004dbe:	2000      	movs	r0, #0
 8004dc0:	e008      	b.n	8004dd4 <_printf_common+0xb8>
 8004dc2:	2301      	movs	r3, #1
 8004dc4:	4652      	mov	r2, sl
 8004dc6:	4639      	mov	r1, r7
 8004dc8:	4630      	mov	r0, r6
 8004dca:	47c0      	blx	r8
 8004dcc:	3001      	adds	r0, #1
 8004dce:	d103      	bne.n	8004dd8 <_printf_common+0xbc>
 8004dd0:	f04f 30ff 	mov.w	r0, #4294967295
 8004dd4:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8004dd8:	3501      	adds	r5, #1
 8004dda:	e7c2      	b.n	8004d62 <_printf_common+0x46>
 8004ddc:	2030      	movs	r0, #48	; 0x30
 8004dde:	18e1      	adds	r1, r4, r3
 8004de0:	f881 0043 	strb.w	r0, [r1, #67]	; 0x43
 8004de4:	1c5a      	adds	r2, r3, #1
 8004de6:	f894 1045 	ldrb.w	r1, [r4, #69]	; 0x45
 8004dea:	4422      	add	r2, r4
 8004dec:	3302      	adds	r3, #2
 8004dee:	f882 1043 	strb.w	r1, [r2, #67]	; 0x43
 8004df2:	e7c4      	b.n	8004d7e <_printf_common+0x62>
 8004df4:	2301      	movs	r3, #1
 8004df6:	4622      	mov	r2, r4
 8004df8:	4639      	mov	r1, r7
 8004dfa:	4630      	mov	r0, r6
 8004dfc:	47c0      	blx	r8
 8004dfe:	3001      	adds	r0, #1
 8004e00:	d0e6      	beq.n	8004dd0 <_printf_common+0xb4>
 8004e02:	f109 0901 	add.w	r9, r9, #1
 8004e06:	e7d8      	b.n	8004dba <_printf_common+0x9e>

08004e08 <_printf_i>:
 8004e08:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 8004e0c:	f101 0c43 	add.w	ip, r1, #67	; 0x43
 8004e10:	460c      	mov	r4, r1
 8004e12:	7e09      	ldrb	r1, [r1, #24]
 8004e14:	b085      	sub	sp, #20
 8004e16:	296e      	cmp	r1, #110	; 0x6e
 8004e18:	4617      	mov	r7, r2
 8004e1a:	4606      	mov	r6, r0
 8004e1c:	4698      	mov	r8, r3
 8004e1e:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 8004e20:	f000 80b3 	beq.w	8004f8a <_printf_i+0x182>
 8004e24:	d822      	bhi.n	8004e6c <_printf_i+0x64>
 8004e26:	2963      	cmp	r1, #99	; 0x63
 8004e28:	d036      	beq.n	8004e98 <_printf_i+0x90>
 8004e2a:	d80a      	bhi.n	8004e42 <_printf_i+0x3a>
 8004e2c:	2900      	cmp	r1, #0
 8004e2e:	f000 80b9 	beq.w	8004fa4 <_printf_i+0x19c>
 8004e32:	2958      	cmp	r1, #88	; 0x58
 8004e34:	f000 8083 	beq.w	8004f3e <_printf_i+0x136>
 8004e38:	f104 0542 	add.w	r5, r4, #66	; 0x42
 8004e3c:	f884 1042 	strb.w	r1, [r4, #66]	; 0x42
 8004e40:	e032      	b.n	8004ea8 <_printf_i+0xa0>
 8004e42:	2964      	cmp	r1, #100	; 0x64
 8004e44:	d001      	beq.n	8004e4a <_printf_i+0x42>
 8004e46:	2969      	cmp	r1, #105	; 0x69
 8004e48:	d1f6      	bne.n	8004e38 <_printf_i+0x30>
 8004e4a:	6820      	ldr	r0, [r4, #0]
 8004e4c:	6813      	ldr	r3, [r2, #0]
 8004e4e:	0605      	lsls	r5, r0, #24
 8004e50:	f103 0104 	add.w	r1, r3, #4
 8004e54:	d52a      	bpl.n	8004eac <_printf_i+0xa4>
 8004e56:	681b      	ldr	r3, [r3, #0]
 8004e58:	6011      	str	r1, [r2, #0]
 8004e5a:	2b00      	cmp	r3, #0
 8004e5c:	da03      	bge.n	8004e66 <_printf_i+0x5e>
 8004e5e:	222d      	movs	r2, #45	; 0x2d
 8004e60:	425b      	negs	r3, r3
 8004e62:	f884 2043 	strb.w	r2, [r4, #67]	; 0x43
 8004e66:	486f      	ldr	r0, [pc, #444]	; (8005024 <_printf_i+0x21c>)
 8004e68:	220a      	movs	r2, #10
 8004e6a:	e039      	b.n	8004ee0 <_printf_i+0xd8>
 8004e6c:	2973      	cmp	r1, #115	; 0x73
 8004e6e:	f000 809d 	beq.w	8004fac <_printf_i+0x1a4>
 8004e72:	d808      	bhi.n	8004e86 <_printf_i+0x7e>
 8004e74:	296f      	cmp	r1, #111	; 0x6f
 8004e76:	d020      	beq.n	8004eba <_printf_i+0xb2>
 8004e78:	2970      	cmp	r1, #112	; 0x70
 8004e7a:	d1dd      	bne.n	8004e38 <_printf_i+0x30>
 8004e7c:	6823      	ldr	r3, [r4, #0]
 8004e7e:	f043 0320 	orr.w	r3, r3, #32
 8004e82:	6023      	str	r3, [r4, #0]
 8004e84:	e003      	b.n	8004e8e <_printf_i+0x86>
 8004e86:	2975      	cmp	r1, #117	; 0x75
 8004e88:	d017      	beq.n	8004eba <_printf_i+0xb2>
 8004e8a:	2978      	cmp	r1, #120	; 0x78
 8004e8c:	d1d4      	bne.n	8004e38 <_printf_i+0x30>
 8004e8e:	2378      	movs	r3, #120	; 0x78
 8004e90:	4865      	ldr	r0, [pc, #404]	; (8005028 <_printf_i+0x220>)
 8004e92:	f884 3045 	strb.w	r3, [r4, #69]	; 0x45
 8004e96:	e055      	b.n	8004f44 <_printf_i+0x13c>
 8004e98:	6813      	ldr	r3, [r2, #0]
 8004e9a:	f104 0542 	add.w	r5, r4, #66	; 0x42
 8004e9e:	1d19      	adds	r1, r3, #4
 8004ea0:	681b      	ldr	r3, [r3, #0]
 8004ea2:	6011      	str	r1, [r2, #0]
 8004ea4:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 8004ea8:	2301      	movs	r3, #1
 8004eaa:	e08c      	b.n	8004fc6 <_printf_i+0x1be>
 8004eac:	681b      	ldr	r3, [r3, #0]
 8004eae:	f010 0f40 	tst.w	r0, #64	; 0x40
 8004eb2:	6011      	str	r1, [r2, #0]
 8004eb4:	bf18      	it	ne
 8004eb6:	b21b      	sxthne	r3, r3
 8004eb8:	e7cf      	b.n	8004e5a <_printf_i+0x52>
 8004eba:	6813      	ldr	r3, [r2, #0]
 8004ebc:	6825      	ldr	r5, [r4, #0]
 8004ebe:	1d18      	adds	r0, r3, #4
 8004ec0:	6010      	str	r0, [r2, #0]
 8004ec2:	0628      	lsls	r0, r5, #24
 8004ec4:	d501      	bpl.n	8004eca <_printf_i+0xc2>
 8004ec6:	681b      	ldr	r3, [r3, #0]
 8004ec8:	e002      	b.n	8004ed0 <_printf_i+0xc8>
 8004eca:	0668      	lsls	r0, r5, #25
 8004ecc:	d5fb      	bpl.n	8004ec6 <_printf_i+0xbe>
 8004ece:	881b      	ldrh	r3, [r3, #0]
 8004ed0:	296f      	cmp	r1, #111	; 0x6f
 8004ed2:	bf14      	ite	ne
 8004ed4:	220a      	movne	r2, #10
 8004ed6:	2208      	moveq	r2, #8
 8004ed8:	4852      	ldr	r0, [pc, #328]	; (8005024 <_printf_i+0x21c>)
 8004eda:	2100      	movs	r1, #0
 8004edc:	f884 1043 	strb.w	r1, [r4, #67]	; 0x43
 8004ee0:	6865      	ldr	r5, [r4, #4]
 8004ee2:	2d00      	cmp	r5, #0
 8004ee4:	60a5      	str	r5, [r4, #8]
 8004ee6:	f2c0 8095 	blt.w	8005014 <_printf_i+0x20c>
 8004eea:	6821      	ldr	r1, [r4, #0]
 8004eec:	f021 0104 	bic.w	r1, r1, #4
 8004ef0:	6021      	str	r1, [r4, #0]
 8004ef2:	2b00      	cmp	r3, #0
 8004ef4:	d13d      	bne.n	8004f72 <_printf_i+0x16a>
 8004ef6:	2d00      	cmp	r5, #0
 8004ef8:	f040 808e 	bne.w	8005018 <_printf_i+0x210>
 8004efc:	4665      	mov	r5, ip
 8004efe:	2a08      	cmp	r2, #8
 8004f00:	d10b      	bne.n	8004f1a <_printf_i+0x112>
 8004f02:	6823      	ldr	r3, [r4, #0]
 8004f04:	07db      	lsls	r3, r3, #31
 8004f06:	d508      	bpl.n	8004f1a <_printf_i+0x112>
 8004f08:	6923      	ldr	r3, [r4, #16]
 8004f0a:	6862      	ldr	r2, [r4, #4]
 8004f0c:	429a      	cmp	r2, r3
 8004f0e:	bfde      	ittt	le
 8004f10:	2330      	movle	r3, #48	; 0x30
 8004f12:	f805 3c01 	strble.w	r3, [r5, #-1]
 8004f16:	f105 35ff 	addle.w	r5, r5, #4294967295
 8004f1a:	ebac 0305 	sub.w	r3, ip, r5
 8004f1e:	6123      	str	r3, [r4, #16]
 8004f20:	f8cd 8000 	str.w	r8, [sp]
 8004f24:	463b      	mov	r3, r7
 8004f26:	aa03      	add	r2, sp, #12
 8004f28:	4621      	mov	r1, r4
 8004f2a:	4630      	mov	r0, r6
 8004f2c:	f7ff fef6 	bl	8004d1c <_printf_common>
 8004f30:	3001      	adds	r0, #1
 8004f32:	d14d      	bne.n	8004fd0 <_printf_i+0x1c8>
 8004f34:	f04f 30ff 	mov.w	r0, #4294967295
 8004f38:	b005      	add	sp, #20
 8004f3a:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 8004f3e:	4839      	ldr	r0, [pc, #228]	; (8005024 <_printf_i+0x21c>)
 8004f40:	f884 1045 	strb.w	r1, [r4, #69]	; 0x45
 8004f44:	6813      	ldr	r3, [r2, #0]
 8004f46:	6821      	ldr	r1, [r4, #0]
 8004f48:	1d1d      	adds	r5, r3, #4
 8004f4a:	681b      	ldr	r3, [r3, #0]
 8004f4c:	6015      	str	r5, [r2, #0]
 8004f4e:	060a      	lsls	r2, r1, #24
 8004f50:	d50b      	bpl.n	8004f6a <_printf_i+0x162>
 8004f52:	07ca      	lsls	r2, r1, #31
 8004f54:	bf44      	itt	mi
 8004f56:	f041 0120 	orrmi.w	r1, r1, #32
 8004f5a:	6021      	strmi	r1, [r4, #0]
 8004f5c:	b91b      	cbnz	r3, 8004f66 <_printf_i+0x15e>
 8004f5e:	6822      	ldr	r2, [r4, #0]
 8004f60:	f022 0220 	bic.w	r2, r2, #32
 8004f64:	6022      	str	r2, [r4, #0]
 8004f66:	2210      	movs	r2, #16
 8004f68:	e7b7      	b.n	8004eda <_printf_i+0xd2>
 8004f6a:	064d      	lsls	r5, r1, #25
 8004f6c:	bf48      	it	mi
 8004f6e:	b29b      	uxthmi	r3, r3
 8004f70:	e7ef      	b.n	8004f52 <_printf_i+0x14a>
 8004f72:	4665      	mov	r5, ip
 8004f74:	fbb3 f1f2 	udiv	r1, r3, r2
 8004f78:	fb02 3311 	mls	r3, r2, r1, r3
 8004f7c:	5cc3      	ldrb	r3, [r0, r3]
 8004f7e:	f805 3d01 	strb.w	r3, [r5, #-1]!
 8004f82:	460b      	mov	r3, r1
 8004f84:	2900      	cmp	r1, #0
 8004f86:	d1f5      	bne.n	8004f74 <_printf_i+0x16c>
 8004f88:	e7b9      	b.n	8004efe <_printf_i+0xf6>
 8004f8a:	6813      	ldr	r3, [r2, #0]
 8004f8c:	6825      	ldr	r5, [r4, #0]
 8004f8e:	1d18      	adds	r0, r3, #4
 8004f90:	6961      	ldr	r1, [r4, #20]
 8004f92:	6010      	str	r0, [r2, #0]
 8004f94:	0628      	lsls	r0, r5, #24
 8004f96:	681b      	ldr	r3, [r3, #0]
 8004f98:	d501      	bpl.n	8004f9e <_printf_i+0x196>
 8004f9a:	6019      	str	r1, [r3, #0]
 8004f9c:	e002      	b.n	8004fa4 <_printf_i+0x19c>
 8004f9e:	066a      	lsls	r2, r5, #25
 8004fa0:	d5fb      	bpl.n	8004f9a <_printf_i+0x192>
 8004fa2:	8019      	strh	r1, [r3, #0]
 8004fa4:	2300      	movs	r3, #0
 8004fa6:	4665      	mov	r5, ip
 8004fa8:	6123      	str	r3, [r4, #16]
 8004faa:	e7b9      	b.n	8004f20 <_printf_i+0x118>
 8004fac:	6813      	ldr	r3, [r2, #0]
 8004fae:	1d19      	adds	r1, r3, #4
 8004fb0:	6011      	str	r1, [r2, #0]
 8004fb2:	681d      	ldr	r5, [r3, #0]
 8004fb4:	6862      	ldr	r2, [r4, #4]
 8004fb6:	2100      	movs	r1, #0
 8004fb8:	4628      	mov	r0, r5
 8004fba:	f000 f837 	bl	800502c <memchr>
 8004fbe:	b108      	cbz	r0, 8004fc4 <_printf_i+0x1bc>
 8004fc0:	1b40      	subs	r0, r0, r5
 8004fc2:	6060      	str	r0, [r4, #4]
 8004fc4:	6863      	ldr	r3, [r4, #4]
 8004fc6:	6123      	str	r3, [r4, #16]
 8004fc8:	2300      	movs	r3, #0
 8004fca:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8004fce:	e7a7      	b.n	8004f20 <_printf_i+0x118>
 8004fd0:	6923      	ldr	r3, [r4, #16]
 8004fd2:	462a      	mov	r2, r5
 8004fd4:	4639      	mov	r1, r7
 8004fd6:	4630      	mov	r0, r6
 8004fd8:	47c0      	blx	r8
 8004fda:	3001      	adds	r0, #1
 8004fdc:	d0aa      	beq.n	8004f34 <_printf_i+0x12c>
 8004fde:	6823      	ldr	r3, [r4, #0]
 8004fe0:	079b      	lsls	r3, r3, #30
 8004fe2:	d413      	bmi.n	800500c <_printf_i+0x204>
 8004fe4:	68e0      	ldr	r0, [r4, #12]
 8004fe6:	9b03      	ldr	r3, [sp, #12]
 8004fe8:	4298      	cmp	r0, r3
 8004fea:	bfb8      	it	lt
 8004fec:	4618      	movlt	r0, r3
 8004fee:	e7a3      	b.n	8004f38 <_printf_i+0x130>
 8004ff0:	2301      	movs	r3, #1
 8004ff2:	464a      	mov	r2, r9
 8004ff4:	4639      	mov	r1, r7
 8004ff6:	4630      	mov	r0, r6
 8004ff8:	47c0      	blx	r8
 8004ffa:	3001      	adds	r0, #1
 8004ffc:	d09a      	beq.n	8004f34 <_printf_i+0x12c>
 8004ffe:	3501      	adds	r5, #1
 8005000:	68e3      	ldr	r3, [r4, #12]
 8005002:	9a03      	ldr	r2, [sp, #12]
 8005004:	1a9b      	subs	r3, r3, r2
 8005006:	42ab      	cmp	r3, r5
 8005008:	dcf2      	bgt.n	8004ff0 <_printf_i+0x1e8>
 800500a:	e7eb      	b.n	8004fe4 <_printf_i+0x1dc>
 800500c:	2500      	movs	r5, #0
 800500e:	f104 0919 	add.w	r9, r4, #25
 8005012:	e7f5      	b.n	8005000 <_printf_i+0x1f8>
 8005014:	2b00      	cmp	r3, #0
 8005016:	d1ac      	bne.n	8004f72 <_printf_i+0x16a>
 8005018:	7803      	ldrb	r3, [r0, #0]
 800501a:	f104 0542 	add.w	r5, r4, #66	; 0x42
 800501e:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 8005022:	e76c      	b.n	8004efe <_printf_i+0xf6>
 8005024:	08005335 	.word	0x08005335
 8005028:	08005346 	.word	0x08005346

0800502c <memchr>:
 800502c:	b510      	push	{r4, lr}
 800502e:	b2c9      	uxtb	r1, r1
 8005030:	4402      	add	r2, r0
 8005032:	4290      	cmp	r0, r2
 8005034:	4603      	mov	r3, r0
 8005036:	d101      	bne.n	800503c <memchr+0x10>
 8005038:	2300      	movs	r3, #0
 800503a:	e003      	b.n	8005044 <memchr+0x18>
 800503c:	781c      	ldrb	r4, [r3, #0]
 800503e:	3001      	adds	r0, #1
 8005040:	428c      	cmp	r4, r1
 8005042:	d1f6      	bne.n	8005032 <memchr+0x6>
 8005044:	4618      	mov	r0, r3
 8005046:	bd10      	pop	{r4, pc}

08005048 <memmove>:
 8005048:	4288      	cmp	r0, r1
 800504a:	b510      	push	{r4, lr}
 800504c:	eb01 0302 	add.w	r3, r1, r2
 8005050:	d807      	bhi.n	8005062 <memmove+0x1a>
 8005052:	1e42      	subs	r2, r0, #1
 8005054:	4299      	cmp	r1, r3
 8005056:	d00a      	beq.n	800506e <memmove+0x26>
 8005058:	f811 4b01 	ldrb.w	r4, [r1], #1
 800505c:	f802 4f01 	strb.w	r4, [r2, #1]!
 8005060:	e7f8      	b.n	8005054 <memmove+0xc>
 8005062:	4283      	cmp	r3, r0
 8005064:	d9f5      	bls.n	8005052 <memmove+0xa>
 8005066:	1881      	adds	r1, r0, r2
 8005068:	1ad2      	subs	r2, r2, r3
 800506a:	42d3      	cmn	r3, r2
 800506c:	d100      	bne.n	8005070 <memmove+0x28>
 800506e:	bd10      	pop	{r4, pc}
 8005070:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 8005074:	f801 4d01 	strb.w	r4, [r1, #-1]!
 8005078:	e7f7      	b.n	800506a <memmove+0x22>
	...

0800507c <_free_r>:
 800507c:	b538      	push	{r3, r4, r5, lr}
 800507e:	4605      	mov	r5, r0
 8005080:	2900      	cmp	r1, #0
 8005082:	d043      	beq.n	800510c <_free_r+0x90>
 8005084:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8005088:	1f0c      	subs	r4, r1, #4
 800508a:	2b00      	cmp	r3, #0
 800508c:	bfb8      	it	lt
 800508e:	18e4      	addlt	r4, r4, r3
 8005090:	f000 f8d0 	bl	8005234 <__malloc_lock>
 8005094:	4a1e      	ldr	r2, [pc, #120]	; (8005110 <_free_r+0x94>)
 8005096:	6813      	ldr	r3, [r2, #0]
 8005098:	4610      	mov	r0, r2
 800509a:	b933      	cbnz	r3, 80050aa <_free_r+0x2e>
 800509c:	6063      	str	r3, [r4, #4]
 800509e:	6014      	str	r4, [r2, #0]
 80050a0:	4628      	mov	r0, r5
 80050a2:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 80050a6:	f000 b8c6 	b.w	8005236 <__malloc_unlock>
 80050aa:	42a3      	cmp	r3, r4
 80050ac:	d90b      	bls.n	80050c6 <_free_r+0x4a>
 80050ae:	6821      	ldr	r1, [r4, #0]
 80050b0:	1862      	adds	r2, r4, r1
 80050b2:	4293      	cmp	r3, r2
 80050b4:	bf01      	itttt	eq
 80050b6:	681a      	ldreq	r2, [r3, #0]
 80050b8:	685b      	ldreq	r3, [r3, #4]
 80050ba:	1852      	addeq	r2, r2, r1
 80050bc:	6022      	streq	r2, [r4, #0]
 80050be:	6063      	str	r3, [r4, #4]
 80050c0:	6004      	str	r4, [r0, #0]
 80050c2:	e7ed      	b.n	80050a0 <_free_r+0x24>
 80050c4:	4613      	mov	r3, r2
 80050c6:	685a      	ldr	r2, [r3, #4]
 80050c8:	b10a      	cbz	r2, 80050ce <_free_r+0x52>
 80050ca:	42a2      	cmp	r2, r4
 80050cc:	d9fa      	bls.n	80050c4 <_free_r+0x48>
 80050ce:	6819      	ldr	r1, [r3, #0]
 80050d0:	1858      	adds	r0, r3, r1
 80050d2:	42a0      	cmp	r0, r4
 80050d4:	d10b      	bne.n	80050ee <_free_r+0x72>
 80050d6:	6820      	ldr	r0, [r4, #0]
 80050d8:	4401      	add	r1, r0
 80050da:	1858      	adds	r0, r3, r1
 80050dc:	4282      	cmp	r2, r0
 80050de:	6019      	str	r1, [r3, #0]
 80050e0:	d1de      	bne.n	80050a0 <_free_r+0x24>
 80050e2:	6810      	ldr	r0, [r2, #0]
 80050e4:	6852      	ldr	r2, [r2, #4]
 80050e6:	4401      	add	r1, r0
 80050e8:	6019      	str	r1, [r3, #0]
 80050ea:	605a      	str	r2, [r3, #4]
 80050ec:	e7d8      	b.n	80050a0 <_free_r+0x24>
 80050ee:	d902      	bls.n	80050f6 <_free_r+0x7a>
 80050f0:	230c      	movs	r3, #12
 80050f2:	602b      	str	r3, [r5, #0]
 80050f4:	e7d4      	b.n	80050a0 <_free_r+0x24>
 80050f6:	6820      	ldr	r0, [r4, #0]
 80050f8:	1821      	adds	r1, r4, r0
 80050fa:	428a      	cmp	r2, r1
 80050fc:	bf01      	itttt	eq
 80050fe:	6811      	ldreq	r1, [r2, #0]
 8005100:	6852      	ldreq	r2, [r2, #4]
 8005102:	1809      	addeq	r1, r1, r0
 8005104:	6021      	streq	r1, [r4, #0]
 8005106:	6062      	str	r2, [r4, #4]
 8005108:	605c      	str	r4, [r3, #4]
 800510a:	e7c9      	b.n	80050a0 <_free_r+0x24>
 800510c:	bd38      	pop	{r3, r4, r5, pc}
 800510e:	bf00      	nop
 8005110:	20001044 	.word	0x20001044

08005114 <_malloc_r>:
 8005114:	b570      	push	{r4, r5, r6, lr}
 8005116:	1ccd      	adds	r5, r1, #3
 8005118:	f025 0503 	bic.w	r5, r5, #3
 800511c:	3508      	adds	r5, #8
 800511e:	2d0c      	cmp	r5, #12
 8005120:	bf38      	it	cc
 8005122:	250c      	movcc	r5, #12
 8005124:	2d00      	cmp	r5, #0
 8005126:	4606      	mov	r6, r0
 8005128:	db01      	blt.n	800512e <_malloc_r+0x1a>
 800512a:	42a9      	cmp	r1, r5
 800512c:	d903      	bls.n	8005136 <_malloc_r+0x22>
 800512e:	230c      	movs	r3, #12
 8005130:	6033      	str	r3, [r6, #0]
 8005132:	2000      	movs	r0, #0
 8005134:	bd70      	pop	{r4, r5, r6, pc}
 8005136:	f000 f87d 	bl	8005234 <__malloc_lock>
 800513a:	4a21      	ldr	r2, [pc, #132]	; (80051c0 <_malloc_r+0xac>)
 800513c:	6814      	ldr	r4, [r2, #0]
 800513e:	4621      	mov	r1, r4
 8005140:	b991      	cbnz	r1, 8005168 <_malloc_r+0x54>
 8005142:	4c20      	ldr	r4, [pc, #128]	; (80051c4 <_malloc_r+0xb0>)
 8005144:	6823      	ldr	r3, [r4, #0]
 8005146:	b91b      	cbnz	r3, 8005150 <_malloc_r+0x3c>
 8005148:	4630      	mov	r0, r6
 800514a:	f000 f863 	bl	8005214 <_sbrk_r>
 800514e:	6020      	str	r0, [r4, #0]
 8005150:	4629      	mov	r1, r5
 8005152:	4630      	mov	r0, r6
 8005154:	f000 f85e 	bl	8005214 <_sbrk_r>
 8005158:	1c43      	adds	r3, r0, #1
 800515a:	d124      	bne.n	80051a6 <_malloc_r+0x92>
 800515c:	230c      	movs	r3, #12
 800515e:	4630      	mov	r0, r6
 8005160:	6033      	str	r3, [r6, #0]
 8005162:	f000 f868 	bl	8005236 <__malloc_unlock>
 8005166:	e7e4      	b.n	8005132 <_malloc_r+0x1e>
 8005168:	680b      	ldr	r3, [r1, #0]
 800516a:	1b5b      	subs	r3, r3, r5
 800516c:	d418      	bmi.n	80051a0 <_malloc_r+0x8c>
 800516e:	2b0b      	cmp	r3, #11
 8005170:	d90f      	bls.n	8005192 <_malloc_r+0x7e>
 8005172:	600b      	str	r3, [r1, #0]
 8005174:	18cc      	adds	r4, r1, r3
 8005176:	50cd      	str	r5, [r1, r3]
 8005178:	4630      	mov	r0, r6
 800517a:	f000 f85c 	bl	8005236 <__malloc_unlock>
 800517e:	f104 000b 	add.w	r0, r4, #11
 8005182:	1d23      	adds	r3, r4, #4
 8005184:	f020 0007 	bic.w	r0, r0, #7
 8005188:	1ac3      	subs	r3, r0, r3
 800518a:	d0d3      	beq.n	8005134 <_malloc_r+0x20>
 800518c:	425a      	negs	r2, r3
 800518e:	50e2      	str	r2, [r4, r3]
 8005190:	e7d0      	b.n	8005134 <_malloc_r+0x20>
 8005192:	684b      	ldr	r3, [r1, #4]
 8005194:	428c      	cmp	r4, r1
 8005196:	bf16      	itet	ne
 8005198:	6063      	strne	r3, [r4, #4]
 800519a:	6013      	streq	r3, [r2, #0]
 800519c:	460c      	movne	r4, r1
 800519e:	e7eb      	b.n	8005178 <_malloc_r+0x64>
 80051a0:	460c      	mov	r4, r1
 80051a2:	6849      	ldr	r1, [r1, #4]
 80051a4:	e7cc      	b.n	8005140 <_malloc_r+0x2c>
 80051a6:	1cc4      	adds	r4, r0, #3
 80051a8:	f024 0403 	bic.w	r4, r4, #3
 80051ac:	42a0      	cmp	r0, r4
 80051ae:	d005      	beq.n	80051bc <_malloc_r+0xa8>
 80051b0:	1a21      	subs	r1, r4, r0
 80051b2:	4630      	mov	r0, r6
 80051b4:	f000 f82e 	bl	8005214 <_sbrk_r>
 80051b8:	3001      	adds	r0, #1
 80051ba:	d0cf      	beq.n	800515c <_malloc_r+0x48>
 80051bc:	6025      	str	r5, [r4, #0]
 80051be:	e7db      	b.n	8005178 <_malloc_r+0x64>
 80051c0:	20001044 	.word	0x20001044
 80051c4:	20001048 	.word	0x20001048

080051c8 <_realloc_r>:
 80051c8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80051ca:	4607      	mov	r7, r0
 80051cc:	4614      	mov	r4, r2
 80051ce:	460e      	mov	r6, r1
 80051d0:	b921      	cbnz	r1, 80051dc <_realloc_r+0x14>
 80051d2:	e8bd 40f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, lr}
 80051d6:	4611      	mov	r1, r2
 80051d8:	f7ff bf9c 	b.w	8005114 <_malloc_r>
 80051dc:	b922      	cbnz	r2, 80051e8 <_realloc_r+0x20>
 80051de:	f7ff ff4d 	bl	800507c <_free_r>
 80051e2:	4625      	mov	r5, r4
 80051e4:	4628      	mov	r0, r5
 80051e6:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 80051e8:	f000 f826 	bl	8005238 <_malloc_usable_size_r>
 80051ec:	42a0      	cmp	r0, r4
 80051ee:	d20f      	bcs.n	8005210 <_realloc_r+0x48>
 80051f0:	4621      	mov	r1, r4
 80051f2:	4638      	mov	r0, r7
 80051f4:	f7ff ff8e 	bl	8005114 <_malloc_r>
 80051f8:	4605      	mov	r5, r0
 80051fa:	2800      	cmp	r0, #0
 80051fc:	d0f2      	beq.n	80051e4 <_realloc_r+0x1c>
 80051fe:	4631      	mov	r1, r6
 8005200:	4622      	mov	r2, r4
 8005202:	f7ff fc05 	bl	8004a10 <memcpy>
 8005206:	4631      	mov	r1, r6
 8005208:	4638      	mov	r0, r7
 800520a:	f7ff ff37 	bl	800507c <_free_r>
 800520e:	e7e9      	b.n	80051e4 <_realloc_r+0x1c>
 8005210:	4635      	mov	r5, r6
 8005212:	e7e7      	b.n	80051e4 <_realloc_r+0x1c>

08005214 <_sbrk_r>:
 8005214:	b538      	push	{r3, r4, r5, lr}
 8005216:	2300      	movs	r3, #0
 8005218:	4c05      	ldr	r4, [pc, #20]	; (8005230 <_sbrk_r+0x1c>)
 800521a:	4605      	mov	r5, r0
 800521c:	4608      	mov	r0, r1
 800521e:	6023      	str	r3, [r4, #0]
 8005220:	f7fb fac2 	bl	80007a8 <_sbrk>
 8005224:	1c43      	adds	r3, r0, #1
 8005226:	d102      	bne.n	800522e <_sbrk_r+0x1a>
 8005228:	6823      	ldr	r3, [r4, #0]
 800522a:	b103      	cbz	r3, 800522e <_sbrk_r+0x1a>
 800522c:	602b      	str	r3, [r5, #0]
 800522e:	bd38      	pop	{r3, r4, r5, pc}
 8005230:	200010e8 	.word	0x200010e8

08005234 <__malloc_lock>:
 8005234:	4770      	bx	lr

08005236 <__malloc_unlock>:
 8005236:	4770      	bx	lr

08005238 <_malloc_usable_size_r>:
 8005238:	f851 3c04 	ldr.w	r3, [r1, #-4]
 800523c:	1f18      	subs	r0, r3, #4
 800523e:	2b00      	cmp	r3, #0
 8005240:	bfbc      	itt	lt
 8005242:	580b      	ldrlt	r3, [r1, r0]
 8005244:	18c0      	addlt	r0, r0, r3
 8005246:	4770      	bx	lr

08005248 <_init>:
 8005248:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800524a:	bf00      	nop
 800524c:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800524e:	bc08      	pop	{r3}
 8005250:	469e      	mov	lr, r3
 8005252:	4770      	bx	lr

08005254 <_fini>:
 8005254:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8005256:	bf00      	nop
 8005258:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800525a:	bc08      	pop	{r3}
 800525c:	469e      	mov	lr, r3
 800525e:	4770      	bx	lr
