{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1652698074337 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1652698074344 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon May 16 13:47:54 2022 " "Processing started: Mon May 16 13:47:54 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1652698074344 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1652698074344 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off DE2_115_Concentrator_top -c DE2_115_Concentrator_top " "Command: quartus_map --read_settings_files=on --write_settings_files=off DE2_115_Concentrator_top -c DE2_115_Concentrator_top" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1652698074344 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1652698075060 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "8 8 " "Parallel compilation is enabled and will use 8 of the 8 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1652698075060 ""}
{ "Info" "ISGN_START_ELABORATION_QSYS" "IP_DMA.qsys " "Elaborating Platform Designer system entity \"IP_DMA.qsys\"" {  } {  } 0 12248 "Elaborating Platform Designer system entity \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1652698088566 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2022.05.16.13:48:14 Progress: Loading Concentrator_sim/IP_DMA.qsys " "2022.05.16.13:48:14 Progress: Loading Concentrator_sim/IP_DMA.qsys" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1652698094632 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2022.05.16.13:48:15 Progress: Reading input file " "2022.05.16.13:48:15 Progress: Reading input file" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1652698095792 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2022.05.16.13:48:15 Progress: Adding clk_0 \[clock_source 18.1\] " "2022.05.16.13:48:15 Progress: Adding clk_0 \[clock_source 18.1\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1652698095925 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2022.05.16.13:48:17 Progress: Parameterizing module clk_0 " "2022.05.16.13:48:17 Progress: Parameterizing module clk_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1652698097299 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2022.05.16.13:48:17 Progress: Adding jtag_uart_0 \[altera_avalon_jtag_uart 18.1\] " "2022.05.16.13:48:17 Progress: Adding jtag_uart_0 \[altera_avalon_jtag_uart 18.1\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1652698097303 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2022.05.16.13:48:17 Progress: Parameterizing module jtag_uart_0 " "2022.05.16.13:48:17 Progress: Parameterizing module jtag_uart_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1652698097501 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2022.05.16.13:48:17 Progress: Adding msgdma_0 \[altera_msgdma 18.1\] " "2022.05.16.13:48:17 Progress: Adding msgdma_0 \[altera_msgdma 18.1\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1652698097504 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2022.05.16.13:48:17 Progress: Parameterizing module msgdma_0 " "2022.05.16.13:48:17 Progress: Parameterizing module msgdma_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1652698097651 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2022.05.16.13:48:17 Progress: Adding nios2_gen2_0 \[altera_nios2_gen2 18.1\] " "2022.05.16.13:48:17 Progress: Adding nios2_gen2_0 \[altera_nios2_gen2 18.1\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1652698097653 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2022.05.16.13:48:17 Progress: Parameterizing module nios2_gen2_0 " "2022.05.16.13:48:17 Progress: Parameterizing module nios2_gen2_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1652698097955 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2022.05.16.13:48:17 Progress: Adding onchip_memory2_0 \[altera_avalon_onchip_memory2 18.1\] " "2022.05.16.13:48:17 Progress: Adding onchip_memory2_0 \[altera_avalon_onchip_memory2 18.1\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1652698097964 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2022.05.16.13:48:18 Progress: Parameterizing module onchip_memory2_0 " "2022.05.16.13:48:18 Progress: Parameterizing module onchip_memory2_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1652698098008 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2022.05.16.13:48:18 Progress: Adding sysid_qsys_0 \[altera_avalon_sysid_qsys 18.1\] " "2022.05.16.13:48:18 Progress: Adding sysid_qsys_0 \[altera_avalon_sysid_qsys 18.1\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1652698098010 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2022.05.16.13:48:18 Progress: Parameterizing module sysid_qsys_0 " "2022.05.16.13:48:18 Progress: Parameterizing module sysid_qsys_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1652698098566 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2022.05.16.13:48:18 Progress: Building connections " "2022.05.16.13:48:18 Progress: Building connections" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1652698098567 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2022.05.16.13:48:18 Progress: Parameterizing connections " "2022.05.16.13:48:18 Progress: Parameterizing connections" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1652698098631 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2022.05.16.13:48:18 Progress: Validating " "2022.05.16.13:48:18 Progress: Validating" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1652698098635 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2022.05.16.13:48:21 Progress: Done reading input file " "2022.05.16.13:48:21 Progress: Done reading input file" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1652698101112 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "IP_DMA.jtag_uart_0: JTAG UART IP input clock need to be at least double (2x) the operating frequency of JTAG TCK on board " "IP_DMA.jtag_uart_0: JTAG UART IP input clock need to be at least double (2x) the operating frequency of JTAG TCK on board" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1652698103089 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "IP_DMA.msgdma_0: Response information port is disabled. Enable the response port if data transfer information is required by host " "IP_DMA.msgdma_0: Response information port is disabled. Enable the response port if data transfer information is required by host" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1652698103092 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "IP_DMA.sysid_qsys_0: System ID is not assigned automatically. Edit the System ID parameter to provide a unique ID " "IP_DMA.sysid_qsys_0: System ID is not assigned automatically. Edit the System ID parameter to provide a unique ID" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1652698103094 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "IP_DMA.sysid_qsys_0: Time stamp will be automatically updated when this component is generated. " "IP_DMA.sysid_qsys_0: Time stamp will be automatically updated when this component is generated." {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1652698103094 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "IP_DMA: Generating IP_DMA \"IP_DMA\" for QUARTUS_SYNTH " "IP_DMA: Generating IP_DMA \"IP_DMA\" for QUARTUS_SYNTH" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1652698103993 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Jtag_uart_0: Starting RTL generation for module 'IP_DMA_jtag_uart_0' " "Jtag_uart_0: Starting RTL generation for module 'IP_DMA_jtag_uart_0'" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1652698111496 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Jtag_uart_0:   Generation command is \[exec C:/intelfpga_lite/18.1/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga_lite/18.1/quartus/bin64/perl/lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_jtag_uart -- C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_jtag_uart/generate_rtl.pl --name=IP_DMA_jtag_uart_0 --dir=C:/TmpUser/alt9128_3482128361121000674.dir/0002_jtag_uart_0_gen/ --quartus_dir=C:/intelfpga_lite/18.1/quartus --verilog --config=C:/TmpUser/alt9128_3482128361121000674.dir/0002_jtag_uart_0_gen//IP_DMA_jtag_uart_0_component_configuration.pl  --do_build_sim=0  \] " "Jtag_uart_0:   Generation command is \[exec C:/intelfpga_lite/18.1/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga_lite/18.1/quartus/bin64/perl/lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_jtag_uart -- C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_jtag_uart/generate_rtl.pl --name=IP_DMA_jtag_uart_0 --dir=C:/TmpUser/alt9128_3482128361121000674.dir/0002_jtag_uart_0_gen/ --quartus_dir=C:/intelfpga_lite/18.1/quartus --verilog --config=C:/TmpUser/alt9128_3482128361121000674.dir/0002_jtag_uart_0_gen//IP_DMA_jtag_uart_0_component_configuration.pl  --do_build_sim=0  \]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1652698111497 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Jtag_uart_0: Done RTL generation for module 'IP_DMA_jtag_uart_0' " "Jtag_uart_0: Done RTL generation for module 'IP_DMA_jtag_uart_0'" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1652698112153 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Jtag_uart_0: \"IP_DMA\" instantiated altera_avalon_jtag_uart \"jtag_uart_0\" " "Jtag_uart_0: \"IP_DMA\" instantiated altera_avalon_jtag_uart \"jtag_uart_0\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1652698112160 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Msgdma_0: \"IP_DMA\" instantiated altera_msgdma \"msgdma_0\" " "Msgdma_0: \"IP_DMA\" instantiated altera_msgdma \"msgdma_0\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1652698113020 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Nios2_gen2_0: \"IP_DMA\" instantiated altera_nios2_gen2 \"nios2_gen2_0\" " "Nios2_gen2_0: \"IP_DMA\" instantiated altera_nios2_gen2 \"nios2_gen2_0\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1652698113856 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Onchip_memory2_0: Starting RTL generation for module 'IP_DMA_onchip_memory2_0' " "Onchip_memory2_0: Starting RTL generation for module 'IP_DMA_onchip_memory2_0'" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1652698113868 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Onchip_memory2_0:   Generation command is \[exec C:/intelfpga_lite/18.1/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga_lite/18.1/quartus/bin64/perl/lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2 -- C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2/generate_rtl.pl --name=IP_DMA_onchip_memory2_0 --dir=C:/TmpUser/alt9128_3482128361121000674.dir/0003_onchip_memory2_0_gen/ --quartus_dir=C:/intelfpga_lite/18.1/quartus --verilog --config=C:/TmpUser/alt9128_3482128361121000674.dir/0003_onchip_memory2_0_gen//IP_DMA_onchip_memory2_0_component_configuration.pl  --do_build_sim=0  \] " "Onchip_memory2_0:   Generation command is \[exec C:/intelfpga_lite/18.1/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga_lite/18.1/quartus/bin64/perl/lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2 -- C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2/generate_rtl.pl --name=IP_DMA_onchip_memory2_0 --dir=C:/TmpUser/alt9128_3482128361121000674.dir/0003_onchip_memory2_0_gen/ --quartus_dir=C:/intelfpga_lite/18.1/quartus --verilog --config=C:/TmpUser/alt9128_3482128361121000674.dir/0003_onchip_memory2_0_gen//IP_DMA_onchip_memory2_0_component_configuration.pl  --do_build_sim=0  \]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1652698113868 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Onchip_memory2_0: Done RTL generation for module 'IP_DMA_onchip_memory2_0' " "Onchip_memory2_0: Done RTL generation for module 'IP_DMA_onchip_memory2_0'" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1652698114732 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Onchip_memory2_0: \"IP_DMA\" instantiated altera_avalon_onchip_memory2 \"onchip_memory2_0\" " "Onchip_memory2_0: \"IP_DMA\" instantiated altera_avalon_onchip_memory2 \"onchip_memory2_0\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1652698114745 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Sysid_qsys_0: \"IP_DMA\" instantiated altera_avalon_sysid_qsys \"sysid_qsys_0\" " "Sysid_qsys_0: \"IP_DMA\" instantiated altera_avalon_sysid_qsys \"sysid_qsys_0\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1652698114753 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Avalon_st_adapter: Inserting error_adapter: error_adapter_0 " "Avalon_st_adapter: Inserting error_adapter: error_adapter_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1652698119911 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Avalon_st_adapter_001: Inserting error_adapter: error_adapter_0 " "Avalon_st_adapter_001: Inserting error_adapter: error_adapter_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1652698120405 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Avalon_st_adapter_002: Inserting error_adapter: error_adapter_0 " "Avalon_st_adapter_002: Inserting error_adapter: error_adapter_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1652698120880 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Avalon_st_adapter_003: Inserting error_adapter: error_adapter_0 " "Avalon_st_adapter_003: Inserting error_adapter: error_adapter_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1652698121322 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Avalon_st_adapter_004: Inserting error_adapter: error_adapter_0 " "Avalon_st_adapter_004: Inserting error_adapter: error_adapter_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1652698121755 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Avalon_st_adapter_005: Inserting error_adapter: error_adapter_0 " "Avalon_st_adapter_005: Inserting error_adapter: error_adapter_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1652698122212 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Mm_interconnect_0: \"IP_DMA\" instantiated altera_mm_interconnect \"mm_interconnect_0\" " "Mm_interconnect_0: \"IP_DMA\" instantiated altera_mm_interconnect \"mm_interconnect_0\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1652698125488 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Irq_mapper: \"IP_DMA\" instantiated altera_irq_mapper \"irq_mapper\" " "Irq_mapper: \"IP_DMA\" instantiated altera_irq_mapper \"irq_mapper\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1652698125496 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Rst_controller: \"IP_DMA\" instantiated altera_reset_controller \"rst_controller\" " "Rst_controller: \"IP_DMA\" instantiated altera_reset_controller \"rst_controller\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1652698125501 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Dispatcher_internal: \"msgdma_0\" instantiated modular_sgdma_dispatcher \"dispatcher_internal\" " "Dispatcher_internal: \"msgdma_0\" instantiated modular_sgdma_dispatcher \"dispatcher_internal\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1652698125507 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Write_mstr_internal: \"msgdma_0\" instantiated dma_write_master \"write_mstr_internal\" " "Write_mstr_internal: \"msgdma_0\" instantiated dma_write_master \"write_mstr_internal\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1652698125512 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: Starting RTL generation for module 'IP_DMA_nios2_gen2_0_cpu' " "Cpu: Starting RTL generation for module 'IP_DMA_nios2_gen2_0_cpu'" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1652698125526 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu:   Generation command is \[exec C:/intelFPGA_lite/18.1/quartus/bin64//eperlcmd.exe -I C:/intelFPGA_lite/18.1/quartus/bin64//perl/lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin -I C:/intelfpga_lite/18.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2/cpu_lib -I C:/intelfpga_lite/18.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2/nios_lib -I C:/intelfpga_lite/18.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2 -I C:/intelfpga_lite/18.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2 -- C:/intelfpga_lite/18.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2/generate_rtl.epl --name=IP_DMA_nios2_gen2_0_cpu --dir=C:/TmpUser/alt9128_3482128361121000674.dir/0009_cpu_gen/ --quartus_bindir=C:/intelFPGA_lite/18.1/quartus/bin64/ --verilog --config=C:/TmpUser/alt9128_3482128361121000674.dir/0009_cpu_gen//IP_DMA_nios2_gen2_0_cpu_processor_configuration.pl  --do_build_sim=0  \] " "Cpu:   Generation command is \[exec C:/intelFPGA_lite/18.1/quartus/bin64//eperlcmd.exe -I C:/intelFPGA_lite/18.1/quartus/bin64//perl/lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin -I C:/intelfpga_lite/18.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2/cpu_lib -I C:/intelfpga_lite/18.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2/nios_lib -I C:/intelfpga_lite/18.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2 -I C:/intelfpga_lite/18.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2 -- C:/intelfpga_lite/18.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2/generate_rtl.epl --name=IP_DMA_nios2_gen2_0_cpu --dir=C:/TmpUser/alt9128_3482128361121000674.dir/0009_cpu_gen/ --quartus_bindir=C:/intelFPGA_lite/18.1/quartus/bin64/ --verilog --config=C:/TmpUser/alt9128_3482128361121000674.dir/0009_cpu_gen//IP_DMA_nios2_gen2_0_cpu_processor_configuration.pl  --do_build_sim=0  \]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1652698125526 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2022.05.16 13:48:46 (*) Starting Nios II generation " "Cpu: # 2022.05.16 13:48:46 (*) Starting Nios II generation" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1652698129532 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2022.05.16 13:48:46 (*)   Checking for plaintext license. " "Cpu: # 2022.05.16 13:48:46 (*)   Checking for plaintext license." {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1652698129532 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2022.05.16 13:48:46 (*)   Couldn't query license setup in Quartus directory C:/intelFPGA_lite/18.1/quartus/bin64/ " "Cpu: # 2022.05.16 13:48:46 (*)   Couldn't query license setup in Quartus directory C:/intelFPGA_lite/18.1/quartus/bin64/" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1652698129533 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2022.05.16 13:48:46 (*)   Defaulting to contents of LM_LICENSE_FILE environment variable " "Cpu: # 2022.05.16 13:48:46 (*)   Defaulting to contents of LM_LICENSE_FILE environment variable" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1652698129533 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2022.05.16 13:48:46 (*)   LM_LICENSE_FILE environment variable is empty " "Cpu: # 2022.05.16 13:48:46 (*)   LM_LICENSE_FILE environment variable is empty" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1652698129533 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2022.05.16 13:48:46 (*)   Plaintext license not found. " "Cpu: # 2022.05.16 13:48:46 (*)   Plaintext license not found." {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1652698129533 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2022.05.16 13:48:46 (*)   No license required to generate encrypted Nios II/e. " "Cpu: # 2022.05.16 13:48:46 (*)   No license required to generate encrypted Nios II/e." {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1652698129534 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2022.05.16 13:48:46 (*)   Elaborating CPU configuration settings " "Cpu: # 2022.05.16 13:48:46 (*)   Elaborating CPU configuration settings" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1652698129534 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2022.05.16 13:48:47 (*)   Creating all objects for CPU " "Cpu: # 2022.05.16 13:48:47 (*)   Creating all objects for CPU" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1652698129534 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2022.05.16 13:48:48 (*)   Generating RTL from CPU objects " "Cpu: # 2022.05.16 13:48:48 (*)   Generating RTL from CPU objects" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1652698129535 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2022.05.16 13:48:48 (*)   Creating plain-text RTL " "Cpu: # 2022.05.16 13:48:48 (*)   Creating plain-text RTL" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1652698129535 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2022.05.16 13:48:49 (*) Done Nios II generation " "Cpu: # 2022.05.16 13:48:49 (*) Done Nios II generation" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1652698129535 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: Done RTL generation for module 'IP_DMA_nios2_gen2_0_cpu' " "Cpu: Done RTL generation for module 'IP_DMA_nios2_gen2_0_cpu'" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1652698129536 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: \"nios2_gen2_0\" instantiated altera_nios2_gen2_unit \"cpu\" " "Cpu: \"nios2_gen2_0\" instantiated altera_nios2_gen2_unit \"cpu\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1652698129549 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Nios2_gen2_0_data_master_translator: \"mm_interconnect_0\" instantiated altera_merlin_master_translator \"nios2_gen2_0_data_master_translator\" " "Nios2_gen2_0_data_master_translator: \"mm_interconnect_0\" instantiated altera_merlin_master_translator \"nios2_gen2_0_data_master_translator\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1652698129555 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Jtag_uart_0_avalon_jtag_slave_translator: \"mm_interconnect_0\" instantiated altera_merlin_slave_translator \"jtag_uart_0_avalon_jtag_slave_translator\" " "Jtag_uart_0_avalon_jtag_slave_translator: \"mm_interconnect_0\" instantiated altera_merlin_slave_translator \"jtag_uart_0_avalon_jtag_slave_translator\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1652698129557 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Nios2_gen2_0_data_master_agent: \"mm_interconnect_0\" instantiated altera_merlin_master_agent \"nios2_gen2_0_data_master_agent\" " "Nios2_gen2_0_data_master_agent: \"mm_interconnect_0\" instantiated altera_merlin_master_agent \"nios2_gen2_0_data_master_agent\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1652698129559 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Jtag_uart_0_avalon_jtag_slave_agent: \"mm_interconnect_0\" instantiated altera_merlin_slave_agent \"jtag_uart_0_avalon_jtag_slave_agent\" " "Jtag_uart_0_avalon_jtag_slave_agent: \"mm_interconnect_0\" instantiated altera_merlin_slave_agent \"jtag_uart_0_avalon_jtag_slave_agent\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1652698129561 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo: \"mm_interconnect_0\" instantiated altera_avalon_sc_fifo \"jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo\" " "Jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo: \"mm_interconnect_0\" instantiated altera_avalon_sc_fifo \"jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1652698129568 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Router: \"mm_interconnect_0\" instantiated altera_merlin_router \"router\" " "Router: \"mm_interconnect_0\" instantiated altera_merlin_router \"router\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1652698129581 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Router_001: \"mm_interconnect_0\" instantiated altera_merlin_router \"router_001\" " "Router_001: \"mm_interconnect_0\" instantiated altera_merlin_router \"router_001\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1652698129593 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Router_002: \"mm_interconnect_0\" instantiated altera_merlin_router \"router_002\" " "Router_002: \"mm_interconnect_0\" instantiated altera_merlin_router \"router_002\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1652698129604 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Router_003: \"mm_interconnect_0\" instantiated altera_merlin_router \"router_003\" " "Router_003: \"mm_interconnect_0\" instantiated altera_merlin_router \"router_003\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1652698129616 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Router_006: \"mm_interconnect_0\" instantiated altera_merlin_router \"router_006\" " "Router_006: \"mm_interconnect_0\" instantiated altera_merlin_router \"router_006\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1652698129627 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Router_007: \"mm_interconnect_0\" instantiated altera_merlin_router \"router_007\" " "Router_007: \"mm_interconnect_0\" instantiated altera_merlin_router \"router_007\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1652698129636 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Router_008: \"mm_interconnect_0\" instantiated altera_merlin_router \"router_008\" " "Router_008: \"mm_interconnect_0\" instantiated altera_merlin_router \"router_008\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1652698129646 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Onchip_memory2_0_s1_burst_adapter: \"mm_interconnect_0\" instantiated altera_merlin_burst_adapter \"onchip_memory2_0_s1_burst_adapter\" " "Onchip_memory2_0_s1_burst_adapter: \"mm_interconnect_0\" instantiated altera_merlin_burst_adapter \"onchip_memory2_0_s1_burst_adapter\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1652698129652 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cmd_demux: \"mm_interconnect_0\" instantiated altera_merlin_demultiplexer \"cmd_demux\" " "Cmd_demux: \"mm_interconnect_0\" instantiated altera_merlin_demultiplexer \"cmd_demux\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1652698129661 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cmd_demux_001: \"mm_interconnect_0\" instantiated altera_merlin_demultiplexer \"cmd_demux_001\" " "Cmd_demux_001: \"mm_interconnect_0\" instantiated altera_merlin_demultiplexer \"cmd_demux_001\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1652698129666 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cmd_demux_002: \"mm_interconnect_0\" instantiated altera_merlin_demultiplexer \"cmd_demux_002\" " "Cmd_demux_002: \"mm_interconnect_0\" instantiated altera_merlin_demultiplexer \"cmd_demux_002\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1652698129671 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cmd_mux: \"mm_interconnect_0\" instantiated altera_merlin_multiplexer \"cmd_mux\" " "Cmd_mux: \"mm_interconnect_0\" instantiated altera_merlin_multiplexer \"cmd_mux\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1652698129690 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cmd_mux_003: \"mm_interconnect_0\" instantiated altera_merlin_multiplexer \"cmd_mux_003\" " "Cmd_mux_003: \"mm_interconnect_0\" instantiated altera_merlin_multiplexer \"cmd_mux_003\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1652698129707 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Reusing file E:/Concentrator_sim/db/ip/IP_DMA/submodules/altera_merlin_arbitrator.sv " "Reusing file E:/Concentrator_sim/db/ip/IP_DMA/submodules/altera_merlin_arbitrator.sv" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1652698129709 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cmd_mux_004: \"mm_interconnect_0\" instantiated altera_merlin_multiplexer \"cmd_mux_004\" " "Cmd_mux_004: \"mm_interconnect_0\" instantiated altera_merlin_multiplexer \"cmd_mux_004\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1652698129737 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Reusing file E:/Concentrator_sim/db/ip/IP_DMA/submodules/altera_merlin_arbitrator.sv " "Reusing file E:/Concentrator_sim/db/ip/IP_DMA/submodules/altera_merlin_arbitrator.sv" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1652698129739 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cmd_mux_005: \"mm_interconnect_0\" instantiated altera_merlin_multiplexer \"cmd_mux_005\" " "Cmd_mux_005: \"mm_interconnect_0\" instantiated altera_merlin_multiplexer \"cmd_mux_005\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1652698129759 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Reusing file E:/Concentrator_sim/db/ip/IP_DMA/submodules/altera_merlin_arbitrator.sv " "Reusing file E:/Concentrator_sim/db/ip/IP_DMA/submodules/altera_merlin_arbitrator.sv" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1652698129760 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Rsp_demux: \"mm_interconnect_0\" instantiated altera_merlin_demultiplexer \"rsp_demux\" " "Rsp_demux: \"mm_interconnect_0\" instantiated altera_merlin_demultiplexer \"rsp_demux\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1652698129765 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Rsp_demux_004: \"mm_interconnect_0\" instantiated altera_merlin_demultiplexer \"rsp_demux_004\" " "Rsp_demux_004: \"mm_interconnect_0\" instantiated altera_merlin_demultiplexer \"rsp_demux_004\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1652698129771 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Rsp_demux_005: \"mm_interconnect_0\" instantiated altera_merlin_demultiplexer \"rsp_demux_005\" " "Rsp_demux_005: \"mm_interconnect_0\" instantiated altera_merlin_demultiplexer \"rsp_demux_005\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1652698129776 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Rsp_mux: \"mm_interconnect_0\" instantiated altera_merlin_multiplexer \"rsp_mux\" " "Rsp_mux: \"mm_interconnect_0\" instantiated altera_merlin_multiplexer \"rsp_mux\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1652698129799 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Reusing file E:/Concentrator_sim/db/ip/IP_DMA/submodules/altera_merlin_arbitrator.sv " "Reusing file E:/Concentrator_sim/db/ip/IP_DMA/submodules/altera_merlin_arbitrator.sv" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1652698129800 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Rsp_mux_001: \"mm_interconnect_0\" instantiated altera_merlin_multiplexer \"rsp_mux_001\" " "Rsp_mux_001: \"mm_interconnect_0\" instantiated altera_merlin_multiplexer \"rsp_mux_001\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1652698129816 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Reusing file E:/Concentrator_sim/db/ip/IP_DMA/submodules/altera_merlin_arbitrator.sv " "Reusing file E:/Concentrator_sim/db/ip/IP_DMA/submodules/altera_merlin_arbitrator.sv" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1652698129818 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Rsp_mux_002: \"mm_interconnect_0\" instantiated altera_merlin_multiplexer \"rsp_mux_002\" " "Rsp_mux_002: \"mm_interconnect_0\" instantiated altera_merlin_multiplexer \"rsp_mux_002\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1652698129834 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Reusing file E:/Concentrator_sim/db/ip/IP_DMA/submodules/altera_merlin_arbitrator.sv " "Reusing file E:/Concentrator_sim/db/ip/IP_DMA/submodules/altera_merlin_arbitrator.sv" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1652698129835 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Nios2_gen2_0_data_master_to_msgdma_0_descriptor_slave_cmd_width_adapter: \"mm_interconnect_0\" instantiated altera_merlin_width_adapter \"nios2_gen2_0_data_master_to_msgdma_0_descriptor_slave_cmd_width_adapter\" " "Nios2_gen2_0_data_master_to_msgdma_0_descriptor_slave_cmd_width_adapter: \"mm_interconnect_0\" instantiated altera_merlin_width_adapter \"nios2_gen2_0_data_master_to_msgdma_0_descriptor_slave_cmd_width_adapter\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1652698129838 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Reusing file E:/Concentrator_sim/db/ip/IP_DMA/submodules/altera_merlin_address_alignment.sv " "Reusing file E:/Concentrator_sim/db/ip/IP_DMA/submodules/altera_merlin_address_alignment.sv" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1652698129840 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Reusing file E:/Concentrator_sim/db/ip/IP_DMA/submodules/altera_merlin_burst_uncompressor.sv " "Reusing file E:/Concentrator_sim/db/ip/IP_DMA/submodules/altera_merlin_burst_uncompressor.sv" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1652698129840 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Avalon_st_adapter: \"mm_interconnect_0\" instantiated altera_avalon_st_adapter \"avalon_st_adapter\" " "Avalon_st_adapter: \"mm_interconnect_0\" instantiated altera_avalon_st_adapter \"avalon_st_adapter\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1652698130693 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Avalon_st_adapter_004: \"mm_interconnect_0\" instantiated altera_avalon_st_adapter \"avalon_st_adapter_004\" " "Avalon_st_adapter_004: \"mm_interconnect_0\" instantiated altera_avalon_st_adapter \"avalon_st_adapter_004\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1652698131465 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Avalon_st_adapter_005: \"mm_interconnect_0\" instantiated altera_avalon_st_adapter \"avalon_st_adapter_005\" " "Avalon_st_adapter_005: \"mm_interconnect_0\" instantiated altera_avalon_st_adapter \"avalon_st_adapter_005\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1652698132257 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Error_adapter_0: \"avalon_st_adapter\" instantiated error_adapter \"error_adapter_0\" " "Error_adapter_0: \"avalon_st_adapter\" instantiated error_adapter \"error_adapter_0\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1652698132263 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Error_adapter_0: \"avalon_st_adapter_004\" instantiated error_adapter \"error_adapter_0\" " "Error_adapter_0: \"avalon_st_adapter_004\" instantiated error_adapter \"error_adapter_0\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1652698132269 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Error_adapter_0: \"avalon_st_adapter_005\" instantiated error_adapter \"error_adapter_0\" " "Error_adapter_0: \"avalon_st_adapter_005\" instantiated error_adapter \"error_adapter_0\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1652698132275 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "IP_DMA: Done \"IP_DMA\" with 45 modules, 76 files " "IP_DMA: Done \"IP_DMA\" with 45 modules, 76 files" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1652698132275 ""}
{ "Info" "ISGN_END_ELABORATION_QSYS" "IP_DMA.qsys " "Finished elaborating Platform Designer system entity \"IP_DMA.qsys\"" {  } {  } 0 12249 "Finished elaborating Platform Designer system entity \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1652698133378 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "button.v 1 1 " "Found 1 design units, including 1 entities, in source file button.v" { { "Info" "ISGN_ENTITY_NAME" "1 button " "Found entity 1: button" {  } { { "button.v" "" { Text "E:/Concentrator_sim/button.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1652698133659 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1652698133659 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de2_115_concentrator_top.v 1 1 " "Found 1 design units, including 1 entities, in source file de2_115_concentrator_top.v" { { "Info" "ISGN_ENTITY_NAME" "1 DE2_115_Concentrator_top " "Found entity 1: DE2_115_Concentrator_top" {  } { { "DE2_115_Concentrator_top.v" "" { Text "E:/Concentrator_sim/DE2_115_Concentrator_top.v" 10 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1652698133662 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1652698133662 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "utx.v 1 1 " "Found 1 design units, including 1 entities, in source file utx.v" { { "Info" "ISGN_ENTITY_NAME" "1 UTx " "Found entity 1: UTx" {  } { { "UTx.v" "" { Text "E:/Concentrator_sim/UTx.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1652698133666 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1652698133666 ""}
{ "Warning" "WVRFX_L2_VERI_ID_IS_SV_KEYWORD" "byte uart_trans.v(22) " "Verilog HDL Declaration warning at uart_trans.v(22): \"byte\" is SystemVerilog-2005 keyword" {  } { { "uart_trans.v" "" { Text "E:/Concentrator_sim/uart_trans.v" 22 0 0 } }  } 0 10463 "Verilog HDL Declaration warning at %2!s!: \"%1!s!\" is SystemVerilog-2005 keyword" 0 0 "Analysis & Synthesis" 0 -1 1652698133668 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "uart_trans.v 1 1 " "Found 1 design units, including 1 entities, in source file uart_trans.v" { { "Info" "ISGN_ENTITY_NAME" "1 uart_trans " "Found entity 1: uart_trans" {  } { { "uart_trans.v" "" { Text "E:/Concentrator_sim/uart_trans.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1652698133670 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1652698133670 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "uart_rx.v 1 1 " "Found 1 design units, including 1 entities, in source file uart_rx.v" { { "Info" "ISGN_ENTITY_NAME" "1 UART_Rx " "Found entity 1: UART_Rx" {  } { { "UART_Rx.v" "" { Text "E:/Concentrator_sim/UART_Rx.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1652698133673 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1652698133673 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "transmit_unified_sp_to_dma.v 1 1 " "Found 1 design units, including 1 entities, in source file transmit_unified_sp_to_dma.v" { { "Info" "ISGN_ENTITY_NAME" "1 transmit_unified_SP_to_DMA " "Found entity 1: transmit_unified_SP_to_DMA" {  } { { "transmit_unified_SP_to_DMA.v" "" { Text "E:/Concentrator_sim/transmit_unified_SP_to_DMA.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1652698133677 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1652698133677 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "top_uart_trans.v 1 1 " "Found 1 design units, including 1 entities, in source file top_uart_trans.v" { { "Info" "ISGN_ENTITY_NAME" "1 top_uart_trans " "Found entity 1: top_uart_trans" {  } { { "top_uart_trans.v" "" { Text "E:/Concentrator_sim/top_uart_trans.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1652698133680 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1652698133680 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "pon Pon top_check_Concentrator.v(16) " "Verilog HDL Declaration information at top_check_Concentrator.v(16): object \"pon\" differs only in case from object \"Pon\" in the same scope" {  } { { "top_check_Concentrator.v" "" { Text "E:/Concentrator_sim/top_check_Concentrator.v" 16 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1652698133682 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "top_check_concentrator.v 1 1 " "Found 1 design units, including 1 entities, in source file top_check_concentrator.v" { { "Info" "ISGN_ENTITY_NAME" "1 top_check_Concentrator " "Found entity 1: top_check_Concentrator" {  } { { "top_check_Concentrator.v" "" { Text "E:/Concentrator_sim/top_check_Concentrator.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1652698133684 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1652698133684 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ram.v 1 1 " "Found 1 design units, including 1 entities, in source file ram.v" { { "Info" "ISGN_ENTITY_NAME" "1 RAM " "Found entity 1: RAM" {  } { { "RAM.v" "" { Text "E:/Concentrator_sim/RAM.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1652698133687 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1652698133687 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pon.v 1 1 " "Found 1 design units, including 1 entities, in source file pon.v" { { "Info" "ISGN_ENTITY_NAME" "1 Pon " "Found entity 1: Pon" {  } { { "Pon.v" "" { Text "E:/Concentrator_sim/Pon.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1652698133690 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1652698133690 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "multiport_access_mem.v(136) " "Verilog HDL information at multiport_access_mem.v(136): always construct contains both blocking and non-blocking assignments" {  } { { "multiport_access_mem.v" "" { Text "E:/Concentrator_sim/multiport_access_mem.v" 136 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1652698133693 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "multiport_access_mem.v 1 1 " "Found 1 design units, including 1 entities, in source file multiport_access_mem.v" { { "Info" "ISGN_ENTITY_NAME" "1 multiport_access_mem " "Found entity 1: multiport_access_mem" {  } { { "multiport_access_mem.v" "" { Text "E:/Concentrator_sim/multiport_access_mem.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1652698133694 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1652698133694 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de2_115_concentrator.v 1 1 " "Found 1 design units, including 1 entities, in source file de2_115_concentrator.v" { { "Info" "ISGN_ENTITY_NAME" "1 DE2_115_Concentrator " "Found entity 1: DE2_115_Concentrator" {  } { { "DE2_115_Concentrator.v" "" { Text "E:/Concentrator_sim/DE2_115_Concentrator.v" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1652698133697 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1652698133697 ""}
{ "Warning" "WVRFX_L2_VERI_ID_IS_SV_KEYWORD" "byte CRC16_trans.v(4) " "Verilog HDL Declaration warning at CRC16_trans.v(4): \"byte\" is SystemVerilog-2005 keyword" {  } { { "CRC16_trans.v" "" { Text "E:/Concentrator_sim/CRC16_trans.v" 4 0 0 } }  } 0 10463 "Verilog HDL Declaration warning at %2!s!: \"%1!s!\" is SystemVerilog-2005 keyword" 0 0 "Analysis & Synthesis" 0 -1 1652698133699 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "crc16_trans.v 1 1 " "Found 1 design units, including 1 entities, in source file crc16_trans.v" { { "Info" "ISGN_ENTITY_NAME" "1 CRC16_trans " "Found entity 1: CRC16_trans" {  } { { "CRC16_trans.v" "" { Text "E:/Concentrator_sim/CRC16_trans.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1652698133701 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1652698133701 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "check_crc.v 1 1 " "Found 1 design units, including 1 entities, in source file check_crc.v" { { "Info" "ISGN_ENTITY_NAME" "1 check_CRC " "Found entity 1: check_CRC" {  } { { "check_CRC.v" "" { Text "E:/Concentrator_sim/check_CRC.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1652698133705 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1652698133705 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/ip_dma/ip_dma.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/ip_dma/ip_dma.v" { { "Info" "ISGN_ENTITY_NAME" "1 IP_DMA " "Found entity 1: IP_DMA" {  } { { "db/ip/ip_dma/ip_dma.v" "" { Text "E:/Concentrator_sim/db/ip/ip_dma/ip_dma.v" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1652698133708 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1652698133708 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/ip_dma/submodules/ip_dma_irq_mapper.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/ip_dma/submodules/ip_dma_irq_mapper.sv" { { "Info" "ISGN_ENTITY_NAME" "1 IP_DMA_irq_mapper " "Found entity 1: IP_DMA_irq_mapper" {  } { { "db/ip/ip_dma/submodules/ip_dma_irq_mapper.sv" "" { Text "E:/Concentrator_sim/db/ip/ip_dma/submodules/ip_dma_irq_mapper.sv" 31 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1652698133710 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1652698133710 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/ip_dma/submodules/ip_dma_jtag_uart_0.v 5 5 " "Found 5 design units, including 5 entities, in source file db/ip/ip_dma/submodules/ip_dma_jtag_uart_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 IP_DMA_jtag_uart_0_sim_scfifo_w " "Found entity 1: IP_DMA_jtag_uart_0_sim_scfifo_w" {  } { { "db/ip/ip_dma/submodules/ip_dma_jtag_uart_0.v" "" { Text "E:/Concentrator_sim/db/ip/ip_dma/submodules/ip_dma_jtag_uart_0.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1652698133715 ""} { "Info" "ISGN_ENTITY_NAME" "2 IP_DMA_jtag_uart_0_scfifo_w " "Found entity 2: IP_DMA_jtag_uart_0_scfifo_w" {  } { { "db/ip/ip_dma/submodules/ip_dma_jtag_uart_0.v" "" { Text "E:/Concentrator_sim/db/ip/ip_dma/submodules/ip_dma_jtag_uart_0.v" 78 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1652698133715 ""} { "Info" "ISGN_ENTITY_NAME" "3 IP_DMA_jtag_uart_0_sim_scfifo_r " "Found entity 3: IP_DMA_jtag_uart_0_sim_scfifo_r" {  } { { "db/ip/ip_dma/submodules/ip_dma_jtag_uart_0.v" "" { Text "E:/Concentrator_sim/db/ip/ip_dma/submodules/ip_dma_jtag_uart_0.v" 164 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1652698133715 ""} { "Info" "ISGN_ENTITY_NAME" "4 IP_DMA_jtag_uart_0_scfifo_r " "Found entity 4: IP_DMA_jtag_uart_0_scfifo_r" {  } { { "db/ip/ip_dma/submodules/ip_dma_jtag_uart_0.v" "" { Text "E:/Concentrator_sim/db/ip/ip_dma/submodules/ip_dma_jtag_uart_0.v" 243 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1652698133715 ""} { "Info" "ISGN_ENTITY_NAME" "5 IP_DMA_jtag_uart_0 " "Found entity 5: IP_DMA_jtag_uart_0" {  } { { "db/ip/ip_dma/submodules/ip_dma_jtag_uart_0.v" "" { Text "E:/Concentrator_sim/db/ip/ip_dma/submodules/ip_dma_jtag_uart_0.v" 331 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1652698133715 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1652698133715 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/ip_dma/submodules/ip_dma_mm_interconnect_0.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/ip_dma/submodules/ip_dma_mm_interconnect_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 IP_DMA_mm_interconnect_0 " "Found entity 1: IP_DMA_mm_interconnect_0" {  } { { "db/ip/ip_dma/submodules/ip_dma_mm_interconnect_0.v" "" { Text "E:/Concentrator_sim/db/ip/ip_dma/submodules/ip_dma_mm_interconnect_0.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1652698133726 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1652698133726 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/ip_dma/submodules/ip_dma_mm_interconnect_0_avalon_st_adapter.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/ip_dma/submodules/ip_dma_mm_interconnect_0_avalon_st_adapter.v" { { "Info" "ISGN_ENTITY_NAME" "1 IP_DMA_mm_interconnect_0_avalon_st_adapter " "Found entity 1: IP_DMA_mm_interconnect_0_avalon_st_adapter" {  } { { "db/ip/ip_dma/submodules/ip_dma_mm_interconnect_0_avalon_st_adapter.v" "" { Text "E:/Concentrator_sim/db/ip/ip_dma/submodules/ip_dma_mm_interconnect_0_avalon_st_adapter.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1652698133729 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1652698133729 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/ip_dma/submodules/ip_dma_mm_interconnect_0_avalon_st_adapter_004.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/ip_dma/submodules/ip_dma_mm_interconnect_0_avalon_st_adapter_004.v" { { "Info" "ISGN_ENTITY_NAME" "1 IP_DMA_mm_interconnect_0_avalon_st_adapter_004 " "Found entity 1: IP_DMA_mm_interconnect_0_avalon_st_adapter_004" {  } { { "db/ip/ip_dma/submodules/ip_dma_mm_interconnect_0_avalon_st_adapter_004.v" "" { Text "E:/Concentrator_sim/db/ip/ip_dma/submodules/ip_dma_mm_interconnect_0_avalon_st_adapter_004.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1652698133731 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1652698133731 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/ip_dma/submodules/ip_dma_mm_interconnect_0_avalon_st_adapter_004_error_adapter_0.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/ip_dma/submodules/ip_dma_mm_interconnect_0_avalon_st_adapter_004_error_adapter_0.sv" { { "Info" "ISGN_ENTITY_NAME" "1 IP_DMA_mm_interconnect_0_avalon_st_adapter_004_error_adapter_0 " "Found entity 1: IP_DMA_mm_interconnect_0_avalon_st_adapter_004_error_adapter_0" {  } { { "db/ip/ip_dma/submodules/ip_dma_mm_interconnect_0_avalon_st_adapter_004_error_adapter_0.sv" "" { Text "E:/Concentrator_sim/db/ip/ip_dma/submodules/ip_dma_mm_interconnect_0_avalon_st_adapter_004_error_adapter_0.sv" 66 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1652698133734 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1652698133734 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/ip_dma/submodules/ip_dma_mm_interconnect_0_avalon_st_adapter_005.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/ip_dma/submodules/ip_dma_mm_interconnect_0_avalon_st_adapter_005.v" { { "Info" "ISGN_ENTITY_NAME" "1 IP_DMA_mm_interconnect_0_avalon_st_adapter_005 " "Found entity 1: IP_DMA_mm_interconnect_0_avalon_st_adapter_005" {  } { { "db/ip/ip_dma/submodules/ip_dma_mm_interconnect_0_avalon_st_adapter_005.v" "" { Text "E:/Concentrator_sim/db/ip/ip_dma/submodules/ip_dma_mm_interconnect_0_avalon_st_adapter_005.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1652698133737 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1652698133737 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/ip_dma/submodules/ip_dma_mm_interconnect_0_avalon_st_adapter_005_error_adapter_0.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/ip_dma/submodules/ip_dma_mm_interconnect_0_avalon_st_adapter_005_error_adapter_0.sv" { { "Info" "ISGN_ENTITY_NAME" "1 IP_DMA_mm_interconnect_0_avalon_st_adapter_005_error_adapter_0 " "Found entity 1: IP_DMA_mm_interconnect_0_avalon_st_adapter_005_error_adapter_0" {  } { { "db/ip/ip_dma/submodules/ip_dma_mm_interconnect_0_avalon_st_adapter_005_error_adapter_0.sv" "" { Text "E:/Concentrator_sim/db/ip/ip_dma/submodules/ip_dma_mm_interconnect_0_avalon_st_adapter_005_error_adapter_0.sv" 66 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1652698133739 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1652698133739 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/ip_dma/submodules/ip_dma_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/ip_dma/submodules/ip_dma_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv" { { "Info" "ISGN_ENTITY_NAME" "1 IP_DMA_mm_interconnect_0_avalon_st_adapter_error_adapter_0 " "Found entity 1: IP_DMA_mm_interconnect_0_avalon_st_adapter_error_adapter_0" {  } { { "db/ip/ip_dma/submodules/ip_dma_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv" "" { Text "E:/Concentrator_sim/db/ip/ip_dma/submodules/ip_dma_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv" 66 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1652698133741 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1652698133741 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/ip_dma/submodules/ip_dma_mm_interconnect_0_cmd_demux.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/ip_dma/submodules/ip_dma_mm_interconnect_0_cmd_demux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 IP_DMA_mm_interconnect_0_cmd_demux " "Found entity 1: IP_DMA_mm_interconnect_0_cmd_demux" {  } { { "db/ip/ip_dma/submodules/ip_dma_mm_interconnect_0_cmd_demux.sv" "" { Text "E:/Concentrator_sim/db/ip/ip_dma/submodules/ip_dma_mm_interconnect_0_cmd_demux.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1652698133743 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1652698133743 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/ip_dma/submodules/ip_dma_mm_interconnect_0_cmd_demux_001.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/ip_dma/submodules/ip_dma_mm_interconnect_0_cmd_demux_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 IP_DMA_mm_interconnect_0_cmd_demux_001 " "Found entity 1: IP_DMA_mm_interconnect_0_cmd_demux_001" {  } { { "db/ip/ip_dma/submodules/ip_dma_mm_interconnect_0_cmd_demux_001.sv" "" { Text "E:/Concentrator_sim/db/ip/ip_dma/submodules/ip_dma_mm_interconnect_0_cmd_demux_001.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1652698133746 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1652698133746 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/ip_dma/submodules/ip_dma_mm_interconnect_0_cmd_demux_002.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/ip_dma/submodules/ip_dma_mm_interconnect_0_cmd_demux_002.sv" { { "Info" "ISGN_ENTITY_NAME" "1 IP_DMA_mm_interconnect_0_cmd_demux_002 " "Found entity 1: IP_DMA_mm_interconnect_0_cmd_demux_002" {  } { { "db/ip/ip_dma/submodules/ip_dma_mm_interconnect_0_cmd_demux_002.sv" "" { Text "E:/Concentrator_sim/db/ip/ip_dma/submodules/ip_dma_mm_interconnect_0_cmd_demux_002.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1652698133748 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1652698133748 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/ip_dma/submodules/ip_dma_mm_interconnect_0_cmd_mux.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/ip_dma/submodules/ip_dma_mm_interconnect_0_cmd_mux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 IP_DMA_mm_interconnect_0_cmd_mux " "Found entity 1: IP_DMA_mm_interconnect_0_cmd_mux" {  } { { "db/ip/ip_dma/submodules/ip_dma_mm_interconnect_0_cmd_mux.sv" "" { Text "E:/Concentrator_sim/db/ip/ip_dma/submodules/ip_dma_mm_interconnect_0_cmd_mux.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1652698133751 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1652698133751 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/ip_dma/submodules/ip_dma_mm_interconnect_0_cmd_mux_003.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/ip_dma/submodules/ip_dma_mm_interconnect_0_cmd_mux_003.sv" { { "Info" "ISGN_ENTITY_NAME" "1 IP_DMA_mm_interconnect_0_cmd_mux_003 " "Found entity 1: IP_DMA_mm_interconnect_0_cmd_mux_003" {  } { { "db/ip/ip_dma/submodules/ip_dma_mm_interconnect_0_cmd_mux_003.sv" "" { Text "E:/Concentrator_sim/db/ip/ip_dma/submodules/ip_dma_mm_interconnect_0_cmd_mux_003.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1652698133754 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1652698133754 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/ip_dma/submodules/ip_dma_mm_interconnect_0_cmd_mux_004.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/ip_dma/submodules/ip_dma_mm_interconnect_0_cmd_mux_004.sv" { { "Info" "ISGN_ENTITY_NAME" "1 IP_DMA_mm_interconnect_0_cmd_mux_004 " "Found entity 1: IP_DMA_mm_interconnect_0_cmd_mux_004" {  } { { "db/ip/ip_dma/submodules/ip_dma_mm_interconnect_0_cmd_mux_004.sv" "" { Text "E:/Concentrator_sim/db/ip/ip_dma/submodules/ip_dma_mm_interconnect_0_cmd_mux_004.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1652698133756 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1652698133756 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/ip_dma/submodules/ip_dma_mm_interconnect_0_cmd_mux_005.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/ip_dma/submodules/ip_dma_mm_interconnect_0_cmd_mux_005.sv" { { "Info" "ISGN_ENTITY_NAME" "1 IP_DMA_mm_interconnect_0_cmd_mux_005 " "Found entity 1: IP_DMA_mm_interconnect_0_cmd_mux_005" {  } { { "db/ip/ip_dma/submodules/ip_dma_mm_interconnect_0_cmd_mux_005.sv" "" { Text "E:/Concentrator_sim/db/ip/ip_dma/submodules/ip_dma_mm_interconnect_0_cmd_mux_005.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1652698133759 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1652698133759 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel ip_dma_mm_interconnect_0_router.sv(48) " "Verilog HDL Declaration information at ip_dma_mm_interconnect_0_router.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "db/ip/ip_dma/submodules/ip_dma_mm_interconnect_0_router.sv" "" { Text "E:/Concentrator_sim/db/ip/ip_dma/submodules/ip_dma_mm_interconnect_0_router.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1652698133761 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel ip_dma_mm_interconnect_0_router.sv(49) " "Verilog HDL Declaration information at ip_dma_mm_interconnect_0_router.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "db/ip/ip_dma/submodules/ip_dma_mm_interconnect_0_router.sv" "" { Text "E:/Concentrator_sim/db/ip/ip_dma/submodules/ip_dma_mm_interconnect_0_router.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1652698133762 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/ip_dma/submodules/ip_dma_mm_interconnect_0_router.sv 2 2 " "Found 2 design units, including 2 entities, in source file db/ip/ip_dma/submodules/ip_dma_mm_interconnect_0_router.sv" { { "Info" "ISGN_ENTITY_NAME" "1 IP_DMA_mm_interconnect_0_router_default_decode " "Found entity 1: IP_DMA_mm_interconnect_0_router_default_decode" {  } { { "db/ip/ip_dma/submodules/ip_dma_mm_interconnect_0_router.sv" "" { Text "E:/Concentrator_sim/db/ip/ip_dma/submodules/ip_dma_mm_interconnect_0_router.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1652698133764 ""} { "Info" "ISGN_ENTITY_NAME" "2 IP_DMA_mm_interconnect_0_router " "Found entity 2: IP_DMA_mm_interconnect_0_router" {  } { { "db/ip/ip_dma/submodules/ip_dma_mm_interconnect_0_router.sv" "" { Text "E:/Concentrator_sim/db/ip/ip_dma/submodules/ip_dma_mm_interconnect_0_router.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1652698133764 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1652698133764 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel ip_dma_mm_interconnect_0_router_001.sv(48) " "Verilog HDL Declaration information at ip_dma_mm_interconnect_0_router_001.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "db/ip/ip_dma/submodules/ip_dma_mm_interconnect_0_router_001.sv" "" { Text "E:/Concentrator_sim/db/ip/ip_dma/submodules/ip_dma_mm_interconnect_0_router_001.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1652698133766 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel ip_dma_mm_interconnect_0_router_001.sv(49) " "Verilog HDL Declaration information at ip_dma_mm_interconnect_0_router_001.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "db/ip/ip_dma/submodules/ip_dma_mm_interconnect_0_router_001.sv" "" { Text "E:/Concentrator_sim/db/ip/ip_dma/submodules/ip_dma_mm_interconnect_0_router_001.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1652698133766 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/ip_dma/submodules/ip_dma_mm_interconnect_0_router_001.sv 2 2 " "Found 2 design units, including 2 entities, in source file db/ip/ip_dma/submodules/ip_dma_mm_interconnect_0_router_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 IP_DMA_mm_interconnect_0_router_001_default_decode " "Found entity 1: IP_DMA_mm_interconnect_0_router_001_default_decode" {  } { { "db/ip/ip_dma/submodules/ip_dma_mm_interconnect_0_router_001.sv" "" { Text "E:/Concentrator_sim/db/ip/ip_dma/submodules/ip_dma_mm_interconnect_0_router_001.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1652698133769 ""} { "Info" "ISGN_ENTITY_NAME" "2 IP_DMA_mm_interconnect_0_router_001 " "Found entity 2: IP_DMA_mm_interconnect_0_router_001" {  } { { "db/ip/ip_dma/submodules/ip_dma_mm_interconnect_0_router_001.sv" "" { Text "E:/Concentrator_sim/db/ip/ip_dma/submodules/ip_dma_mm_interconnect_0_router_001.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1652698133769 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1652698133769 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel ip_dma_mm_interconnect_0_router_002.sv(48) " "Verilog HDL Declaration information at ip_dma_mm_interconnect_0_router_002.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "db/ip/ip_dma/submodules/ip_dma_mm_interconnect_0_router_002.sv" "" { Text "E:/Concentrator_sim/db/ip/ip_dma/submodules/ip_dma_mm_interconnect_0_router_002.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1652698133772 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel ip_dma_mm_interconnect_0_router_002.sv(49) " "Verilog HDL Declaration information at ip_dma_mm_interconnect_0_router_002.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "db/ip/ip_dma/submodules/ip_dma_mm_interconnect_0_router_002.sv" "" { Text "E:/Concentrator_sim/db/ip/ip_dma/submodules/ip_dma_mm_interconnect_0_router_002.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1652698133772 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/ip_dma/submodules/ip_dma_mm_interconnect_0_router_002.sv 2 2 " "Found 2 design units, including 2 entities, in source file db/ip/ip_dma/submodules/ip_dma_mm_interconnect_0_router_002.sv" { { "Info" "ISGN_ENTITY_NAME" "1 IP_DMA_mm_interconnect_0_router_002_default_decode " "Found entity 1: IP_DMA_mm_interconnect_0_router_002_default_decode" {  } { { "db/ip/ip_dma/submodules/ip_dma_mm_interconnect_0_router_002.sv" "" { Text "E:/Concentrator_sim/db/ip/ip_dma/submodules/ip_dma_mm_interconnect_0_router_002.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1652698133775 ""} { "Info" "ISGN_ENTITY_NAME" "2 IP_DMA_mm_interconnect_0_router_002 " "Found entity 2: IP_DMA_mm_interconnect_0_router_002" {  } { { "db/ip/ip_dma/submodules/ip_dma_mm_interconnect_0_router_002.sv" "" { Text "E:/Concentrator_sim/db/ip/ip_dma/submodules/ip_dma_mm_interconnect_0_router_002.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1652698133775 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1652698133775 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel ip_dma_mm_interconnect_0_router_003.sv(48) " "Verilog HDL Declaration information at ip_dma_mm_interconnect_0_router_003.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "db/ip/ip_dma/submodules/ip_dma_mm_interconnect_0_router_003.sv" "" { Text "E:/Concentrator_sim/db/ip/ip_dma/submodules/ip_dma_mm_interconnect_0_router_003.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1652698133777 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel ip_dma_mm_interconnect_0_router_003.sv(49) " "Verilog HDL Declaration information at ip_dma_mm_interconnect_0_router_003.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "db/ip/ip_dma/submodules/ip_dma_mm_interconnect_0_router_003.sv" "" { Text "E:/Concentrator_sim/db/ip/ip_dma/submodules/ip_dma_mm_interconnect_0_router_003.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1652698133777 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/ip_dma/submodules/ip_dma_mm_interconnect_0_router_003.sv 2 2 " "Found 2 design units, including 2 entities, in source file db/ip/ip_dma/submodules/ip_dma_mm_interconnect_0_router_003.sv" { { "Info" "ISGN_ENTITY_NAME" "1 IP_DMA_mm_interconnect_0_router_003_default_decode " "Found entity 1: IP_DMA_mm_interconnect_0_router_003_default_decode" {  } { { "db/ip/ip_dma/submodules/ip_dma_mm_interconnect_0_router_003.sv" "" { Text "E:/Concentrator_sim/db/ip/ip_dma/submodules/ip_dma_mm_interconnect_0_router_003.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1652698133779 ""} { "Info" "ISGN_ENTITY_NAME" "2 IP_DMA_mm_interconnect_0_router_003 " "Found entity 2: IP_DMA_mm_interconnect_0_router_003" {  } { { "db/ip/ip_dma/submodules/ip_dma_mm_interconnect_0_router_003.sv" "" { Text "E:/Concentrator_sim/db/ip/ip_dma/submodules/ip_dma_mm_interconnect_0_router_003.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1652698133779 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1652698133779 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel ip_dma_mm_interconnect_0_router_006.sv(48) " "Verilog HDL Declaration information at ip_dma_mm_interconnect_0_router_006.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "db/ip/ip_dma/submodules/ip_dma_mm_interconnect_0_router_006.sv" "" { Text "E:/Concentrator_sim/db/ip/ip_dma/submodules/ip_dma_mm_interconnect_0_router_006.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1652698133781 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel ip_dma_mm_interconnect_0_router_006.sv(49) " "Verilog HDL Declaration information at ip_dma_mm_interconnect_0_router_006.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "db/ip/ip_dma/submodules/ip_dma_mm_interconnect_0_router_006.sv" "" { Text "E:/Concentrator_sim/db/ip/ip_dma/submodules/ip_dma_mm_interconnect_0_router_006.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1652698133781 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/ip_dma/submodules/ip_dma_mm_interconnect_0_router_006.sv 2 2 " "Found 2 design units, including 2 entities, in source file db/ip/ip_dma/submodules/ip_dma_mm_interconnect_0_router_006.sv" { { "Info" "ISGN_ENTITY_NAME" "1 IP_DMA_mm_interconnect_0_router_006_default_decode " "Found entity 1: IP_DMA_mm_interconnect_0_router_006_default_decode" {  } { { "db/ip/ip_dma/submodules/ip_dma_mm_interconnect_0_router_006.sv" "" { Text "E:/Concentrator_sim/db/ip/ip_dma/submodules/ip_dma_mm_interconnect_0_router_006.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1652698133783 ""} { "Info" "ISGN_ENTITY_NAME" "2 IP_DMA_mm_interconnect_0_router_006 " "Found entity 2: IP_DMA_mm_interconnect_0_router_006" {  } { { "db/ip/ip_dma/submodules/ip_dma_mm_interconnect_0_router_006.sv" "" { Text "E:/Concentrator_sim/db/ip/ip_dma/submodules/ip_dma_mm_interconnect_0_router_006.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1652698133783 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1652698133783 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel ip_dma_mm_interconnect_0_router_007.sv(48) " "Verilog HDL Declaration information at ip_dma_mm_interconnect_0_router_007.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "db/ip/ip_dma/submodules/ip_dma_mm_interconnect_0_router_007.sv" "" { Text "E:/Concentrator_sim/db/ip/ip_dma/submodules/ip_dma_mm_interconnect_0_router_007.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1652698133785 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel ip_dma_mm_interconnect_0_router_007.sv(49) " "Verilog HDL Declaration information at ip_dma_mm_interconnect_0_router_007.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "db/ip/ip_dma/submodules/ip_dma_mm_interconnect_0_router_007.sv" "" { Text "E:/Concentrator_sim/db/ip/ip_dma/submodules/ip_dma_mm_interconnect_0_router_007.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1652698133785 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/ip_dma/submodules/ip_dma_mm_interconnect_0_router_007.sv 2 2 " "Found 2 design units, including 2 entities, in source file db/ip/ip_dma/submodules/ip_dma_mm_interconnect_0_router_007.sv" { { "Info" "ISGN_ENTITY_NAME" "1 IP_DMA_mm_interconnect_0_router_007_default_decode " "Found entity 1: IP_DMA_mm_interconnect_0_router_007_default_decode" {  } { { "db/ip/ip_dma/submodules/ip_dma_mm_interconnect_0_router_007.sv" "" { Text "E:/Concentrator_sim/db/ip/ip_dma/submodules/ip_dma_mm_interconnect_0_router_007.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1652698133788 ""} { "Info" "ISGN_ENTITY_NAME" "2 IP_DMA_mm_interconnect_0_router_007 " "Found entity 2: IP_DMA_mm_interconnect_0_router_007" {  } { { "db/ip/ip_dma/submodules/ip_dma_mm_interconnect_0_router_007.sv" "" { Text "E:/Concentrator_sim/db/ip/ip_dma/submodules/ip_dma_mm_interconnect_0_router_007.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1652698133788 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1652698133788 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel ip_dma_mm_interconnect_0_router_008.sv(48) " "Verilog HDL Declaration information at ip_dma_mm_interconnect_0_router_008.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "db/ip/ip_dma/submodules/ip_dma_mm_interconnect_0_router_008.sv" "" { Text "E:/Concentrator_sim/db/ip/ip_dma/submodules/ip_dma_mm_interconnect_0_router_008.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1652698133789 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel ip_dma_mm_interconnect_0_router_008.sv(49) " "Verilog HDL Declaration information at ip_dma_mm_interconnect_0_router_008.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "db/ip/ip_dma/submodules/ip_dma_mm_interconnect_0_router_008.sv" "" { Text "E:/Concentrator_sim/db/ip/ip_dma/submodules/ip_dma_mm_interconnect_0_router_008.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1652698133790 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/ip_dma/submodules/ip_dma_mm_interconnect_0_router_008.sv 2 2 " "Found 2 design units, including 2 entities, in source file db/ip/ip_dma/submodules/ip_dma_mm_interconnect_0_router_008.sv" { { "Info" "ISGN_ENTITY_NAME" "1 IP_DMA_mm_interconnect_0_router_008_default_decode " "Found entity 1: IP_DMA_mm_interconnect_0_router_008_default_decode" {  } { { "db/ip/ip_dma/submodules/ip_dma_mm_interconnect_0_router_008.sv" "" { Text "E:/Concentrator_sim/db/ip/ip_dma/submodules/ip_dma_mm_interconnect_0_router_008.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1652698133791 ""} { "Info" "ISGN_ENTITY_NAME" "2 IP_DMA_mm_interconnect_0_router_008 " "Found entity 2: IP_DMA_mm_interconnect_0_router_008" {  } { { "db/ip/ip_dma/submodules/ip_dma_mm_interconnect_0_router_008.sv" "" { Text "E:/Concentrator_sim/db/ip/ip_dma/submodules/ip_dma_mm_interconnect_0_router_008.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1652698133791 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1652698133791 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/ip_dma/submodules/ip_dma_mm_interconnect_0_rsp_demux.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/ip_dma/submodules/ip_dma_mm_interconnect_0_rsp_demux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 IP_DMA_mm_interconnect_0_rsp_demux " "Found entity 1: IP_DMA_mm_interconnect_0_rsp_demux" {  } { { "db/ip/ip_dma/submodules/ip_dma_mm_interconnect_0_rsp_demux.sv" "" { Text "E:/Concentrator_sim/db/ip/ip_dma/submodules/ip_dma_mm_interconnect_0_rsp_demux.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1652698133794 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1652698133794 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/ip_dma/submodules/ip_dma_mm_interconnect_0_rsp_demux_004.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/ip_dma/submodules/ip_dma_mm_interconnect_0_rsp_demux_004.sv" { { "Info" "ISGN_ENTITY_NAME" "1 IP_DMA_mm_interconnect_0_rsp_demux_004 " "Found entity 1: IP_DMA_mm_interconnect_0_rsp_demux_004" {  } { { "db/ip/ip_dma/submodules/ip_dma_mm_interconnect_0_rsp_demux_004.sv" "" { Text "E:/Concentrator_sim/db/ip/ip_dma/submodules/ip_dma_mm_interconnect_0_rsp_demux_004.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1652698133796 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1652698133796 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/ip_dma/submodules/ip_dma_mm_interconnect_0_rsp_demux_005.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/ip_dma/submodules/ip_dma_mm_interconnect_0_rsp_demux_005.sv" { { "Info" "ISGN_ENTITY_NAME" "1 IP_DMA_mm_interconnect_0_rsp_demux_005 " "Found entity 1: IP_DMA_mm_interconnect_0_rsp_demux_005" {  } { { "db/ip/ip_dma/submodules/ip_dma_mm_interconnect_0_rsp_demux_005.sv" "" { Text "E:/Concentrator_sim/db/ip/ip_dma/submodules/ip_dma_mm_interconnect_0_rsp_demux_005.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1652698133798 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1652698133798 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/ip_dma/submodules/ip_dma_mm_interconnect_0_rsp_mux.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/ip_dma/submodules/ip_dma_mm_interconnect_0_rsp_mux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 IP_DMA_mm_interconnect_0_rsp_mux " "Found entity 1: IP_DMA_mm_interconnect_0_rsp_mux" {  } { { "db/ip/ip_dma/submodules/ip_dma_mm_interconnect_0_rsp_mux.sv" "" { Text "E:/Concentrator_sim/db/ip/ip_dma/submodules/ip_dma_mm_interconnect_0_rsp_mux.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1652698133801 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1652698133801 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/ip_dma/submodules/ip_dma_mm_interconnect_0_rsp_mux_001.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/ip_dma/submodules/ip_dma_mm_interconnect_0_rsp_mux_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 IP_DMA_mm_interconnect_0_rsp_mux_001 " "Found entity 1: IP_DMA_mm_interconnect_0_rsp_mux_001" {  } { { "db/ip/ip_dma/submodules/ip_dma_mm_interconnect_0_rsp_mux_001.sv" "" { Text "E:/Concentrator_sim/db/ip/ip_dma/submodules/ip_dma_mm_interconnect_0_rsp_mux_001.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1652698133805 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1652698133805 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/ip_dma/submodules/ip_dma_mm_interconnect_0_rsp_mux_002.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/ip_dma/submodules/ip_dma_mm_interconnect_0_rsp_mux_002.sv" { { "Info" "ISGN_ENTITY_NAME" "1 IP_DMA_mm_interconnect_0_rsp_mux_002 " "Found entity 1: IP_DMA_mm_interconnect_0_rsp_mux_002" {  } { { "db/ip/ip_dma/submodules/ip_dma_mm_interconnect_0_rsp_mux_002.sv" "" { Text "E:/Concentrator_sim/db/ip/ip_dma/submodules/ip_dma_mm_interconnect_0_rsp_mux_002.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1652698133807 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1652698133807 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/ip_dma/submodules/ip_dma_msgdma_0.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/ip_dma/submodules/ip_dma_msgdma_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 IP_DMA_msgdma_0 " "Found entity 1: IP_DMA_msgdma_0" {  } { { "db/ip/ip_dma/submodules/ip_dma_msgdma_0.v" "" { Text "E:/Concentrator_sim/db/ip/ip_dma/submodules/ip_dma_msgdma_0.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1652698133809 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1652698133809 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/ip_dma/submodules/ip_dma_nios2_gen2_0.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/ip_dma/submodules/ip_dma_nios2_gen2_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 IP_DMA_nios2_gen2_0 " "Found entity 1: IP_DMA_nios2_gen2_0" {  } { { "db/ip/ip_dma/submodules/ip_dma_nios2_gen2_0.v" "" { Text "E:/Concentrator_sim/db/ip/ip_dma/submodules/ip_dma_nios2_gen2_0.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1652698133812 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1652698133812 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/ip_dma/submodules/ip_dma_nios2_gen2_0_cpu.v 21 21 " "Found 21 design units, including 21 entities, in source file db/ip/ip_dma/submodules/ip_dma_nios2_gen2_0_cpu.v" { { "Info" "ISGN_ENTITY_NAME" "1 IP_DMA_nios2_gen2_0_cpu_register_bank_a_module " "Found entity 1: IP_DMA_nios2_gen2_0_cpu_register_bank_a_module" {  } { { "db/ip/ip_dma/submodules/ip_dma_nios2_gen2_0_cpu.v" "" { Text "E:/Concentrator_sim/db/ip/ip_dma/submodules/ip_dma_nios2_gen2_0_cpu.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1652698133839 ""} { "Info" "ISGN_ENTITY_NAME" "2 IP_DMA_nios2_gen2_0_cpu_register_bank_b_module " "Found entity 2: IP_DMA_nios2_gen2_0_cpu_register_bank_b_module" {  } { { "db/ip/ip_dma/submodules/ip_dma_nios2_gen2_0_cpu.v" "" { Text "E:/Concentrator_sim/db/ip/ip_dma/submodules/ip_dma_nios2_gen2_0_cpu.v" 87 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1652698133839 ""} { "Info" "ISGN_ENTITY_NAME" "3 IP_DMA_nios2_gen2_0_cpu_nios2_oci_debug " "Found entity 3: IP_DMA_nios2_gen2_0_cpu_nios2_oci_debug" {  } { { "db/ip/ip_dma/submodules/ip_dma_nios2_gen2_0_cpu.v" "" { Text "E:/Concentrator_sim/db/ip/ip_dma/submodules/ip_dma_nios2_gen2_0_cpu.v" 153 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1652698133839 ""} { "Info" "ISGN_ENTITY_NAME" "4 IP_DMA_nios2_gen2_0_cpu_nios2_oci_break " "Found entity 4: IP_DMA_nios2_gen2_0_cpu_nios2_oci_break" {  } { { "db/ip/ip_dma/submodules/ip_dma_nios2_gen2_0_cpu.v" "" { Text "E:/Concentrator_sim/db/ip/ip_dma/submodules/ip_dma_nios2_gen2_0_cpu.v" 295 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1652698133839 ""} { "Info" "ISGN_ENTITY_NAME" "5 IP_DMA_nios2_gen2_0_cpu_nios2_oci_xbrk " "Found entity 5: IP_DMA_nios2_gen2_0_cpu_nios2_oci_xbrk" {  } { { "db/ip/ip_dma/submodules/ip_dma_nios2_gen2_0_cpu.v" "" { Text "E:/Concentrator_sim/db/ip/ip_dma/submodules/ip_dma_nios2_gen2_0_cpu.v" 588 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1652698133839 ""} { "Info" "ISGN_ENTITY_NAME" "6 IP_DMA_nios2_gen2_0_cpu_nios2_oci_dbrk " "Found entity 6: IP_DMA_nios2_gen2_0_cpu_nios2_oci_dbrk" {  } { { "db/ip/ip_dma/submodules/ip_dma_nios2_gen2_0_cpu.v" "" { Text "E:/Concentrator_sim/db/ip/ip_dma/submodules/ip_dma_nios2_gen2_0_cpu.v" 795 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1652698133839 ""} { "Info" "ISGN_ENTITY_NAME" "7 IP_DMA_nios2_gen2_0_cpu_nios2_oci_itrace " "Found entity 7: IP_DMA_nios2_gen2_0_cpu_nios2_oci_itrace" {  } { { "db/ip/ip_dma/submodules/ip_dma_nios2_gen2_0_cpu.v" "" { Text "E:/Concentrator_sim/db/ip/ip_dma/submodules/ip_dma_nios2_gen2_0_cpu.v" 982 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1652698133839 ""} { "Info" "ISGN_ENTITY_NAME" "8 IP_DMA_nios2_gen2_0_cpu_nios2_oci_td_mode " "Found entity 8: IP_DMA_nios2_gen2_0_cpu_nios2_oci_td_mode" {  } { { "db/ip/ip_dma/submodules/ip_dma_nios2_gen2_0_cpu.v" "" { Text "E:/Concentrator_sim/db/ip/ip_dma/submodules/ip_dma_nios2_gen2_0_cpu.v" 1115 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1652698133839 ""} { "Info" "ISGN_ENTITY_NAME" "9 IP_DMA_nios2_gen2_0_cpu_nios2_oci_dtrace " "Found entity 9: IP_DMA_nios2_gen2_0_cpu_nios2_oci_dtrace" {  } { { "db/ip/ip_dma/submodules/ip_dma_nios2_gen2_0_cpu.v" "" { Text "E:/Concentrator_sim/db/ip/ip_dma/submodules/ip_dma_nios2_gen2_0_cpu.v" 1183 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1652698133839 ""} { "Info" "ISGN_ENTITY_NAME" "10 IP_DMA_nios2_gen2_0_cpu_nios2_oci_compute_input_tm_cnt " "Found entity 10: IP_DMA_nios2_gen2_0_cpu_nios2_oci_compute_input_tm_cnt" {  } { { "db/ip/ip_dma/submodules/ip_dma_nios2_gen2_0_cpu.v" "" { Text "E:/Concentrator_sim/db/ip/ip_dma/submodules/ip_dma_nios2_gen2_0_cpu.v" 1265 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1652698133839 ""} { "Info" "ISGN_ENTITY_NAME" "11 IP_DMA_nios2_gen2_0_cpu_nios2_oci_fifo_wrptr_inc " "Found entity 11: IP_DMA_nios2_gen2_0_cpu_nios2_oci_fifo_wrptr_inc" {  } { { "db/ip/ip_dma/submodules/ip_dma_nios2_gen2_0_cpu.v" "" { Text "E:/Concentrator_sim/db/ip/ip_dma/submodules/ip_dma_nios2_gen2_0_cpu.v" 1337 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1652698133839 ""} { "Info" "ISGN_ENTITY_NAME" "12 IP_DMA_nios2_gen2_0_cpu_nios2_oci_fifo_cnt_inc " "Found entity 12: IP_DMA_nios2_gen2_0_cpu_nios2_oci_fifo_cnt_inc" {  } { { "db/ip/ip_dma/submodules/ip_dma_nios2_gen2_0_cpu.v" "" { Text "E:/Concentrator_sim/db/ip/ip_dma/submodules/ip_dma_nios2_gen2_0_cpu.v" 1380 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1652698133839 ""} { "Info" "ISGN_ENTITY_NAME" "13 IP_DMA_nios2_gen2_0_cpu_nios2_oci_fifo " "Found entity 13: IP_DMA_nios2_gen2_0_cpu_nios2_oci_fifo" {  } { { "db/ip/ip_dma/submodules/ip_dma_nios2_gen2_0_cpu.v" "" { Text "E:/Concentrator_sim/db/ip/ip_dma/submodules/ip_dma_nios2_gen2_0_cpu.v" 1427 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1652698133839 ""} { "Info" "ISGN_ENTITY_NAME" "14 IP_DMA_nios2_gen2_0_cpu_nios2_oci_pib " "Found entity 14: IP_DMA_nios2_gen2_0_cpu_nios2_oci_pib" {  } { { "db/ip/ip_dma/submodules/ip_dma_nios2_gen2_0_cpu.v" "" { Text "E:/Concentrator_sim/db/ip/ip_dma/submodules/ip_dma_nios2_gen2_0_cpu.v" 1913 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1652698133839 ""} { "Info" "ISGN_ENTITY_NAME" "15 IP_DMA_nios2_gen2_0_cpu_nios2_oci_im " "Found entity 15: IP_DMA_nios2_gen2_0_cpu_nios2_oci_im" {  } { { "db/ip/ip_dma/submodules/ip_dma_nios2_gen2_0_cpu.v" "" { Text "E:/Concentrator_sim/db/ip/ip_dma/submodules/ip_dma_nios2_gen2_0_cpu.v" 1936 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1652698133839 ""} { "Info" "ISGN_ENTITY_NAME" "16 IP_DMA_nios2_gen2_0_cpu_nios2_performance_monitors " "Found entity 16: IP_DMA_nios2_gen2_0_cpu_nios2_performance_monitors" {  } { { "db/ip/ip_dma/submodules/ip_dma_nios2_gen2_0_cpu.v" "" { Text "E:/Concentrator_sim/db/ip/ip_dma/submodules/ip_dma_nios2_gen2_0_cpu.v" 2006 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1652698133839 ""} { "Info" "ISGN_ENTITY_NAME" "17 IP_DMA_nios2_gen2_0_cpu_nios2_avalon_reg " "Found entity 17: IP_DMA_nios2_gen2_0_cpu_nios2_avalon_reg" {  } { { "db/ip/ip_dma/submodules/ip_dma_nios2_gen2_0_cpu.v" "" { Text "E:/Concentrator_sim/db/ip/ip_dma/submodules/ip_dma_nios2_gen2_0_cpu.v" 2023 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1652698133839 ""} { "Info" "ISGN_ENTITY_NAME" "18 IP_DMA_nios2_gen2_0_cpu_ociram_sp_ram_module " "Found entity 18: IP_DMA_nios2_gen2_0_cpu_ociram_sp_ram_module" {  } { { "db/ip/ip_dma/submodules/ip_dma_nios2_gen2_0_cpu.v" "" { Text "E:/Concentrator_sim/db/ip/ip_dma/submodules/ip_dma_nios2_gen2_0_cpu.v" 2116 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1652698133839 ""} { "Info" "ISGN_ENTITY_NAME" "19 IP_DMA_nios2_gen2_0_cpu_nios2_ocimem " "Found entity 19: IP_DMA_nios2_gen2_0_cpu_nios2_ocimem" {  } { { "db/ip/ip_dma/submodules/ip_dma_nios2_gen2_0_cpu.v" "" { Text "E:/Concentrator_sim/db/ip/ip_dma/submodules/ip_dma_nios2_gen2_0_cpu.v" 2181 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1652698133839 ""} { "Info" "ISGN_ENTITY_NAME" "20 IP_DMA_nios2_gen2_0_cpu_nios2_oci " "Found entity 20: IP_DMA_nios2_gen2_0_cpu_nios2_oci" {  } { { "db/ip/ip_dma/submodules/ip_dma_nios2_gen2_0_cpu.v" "" { Text "E:/Concentrator_sim/db/ip/ip_dma/submodules/ip_dma_nios2_gen2_0_cpu.v" 2362 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1652698133839 ""} { "Info" "ISGN_ENTITY_NAME" "21 IP_DMA_nios2_gen2_0_cpu " "Found entity 21: IP_DMA_nios2_gen2_0_cpu" {  } { { "db/ip/ip_dma/submodules/ip_dma_nios2_gen2_0_cpu.v" "" { Text "E:/Concentrator_sim/db/ip/ip_dma/submodules/ip_dma_nios2_gen2_0_cpu.v" 2834 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1652698133839 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1652698133839 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/ip_dma/submodules/ip_dma_nios2_gen2_0_cpu_debug_slave_sysclk.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/ip_dma/submodules/ip_dma_nios2_gen2_0_cpu_debug_slave_sysclk.v" { { "Info" "ISGN_ENTITY_NAME" "1 IP_DMA_nios2_gen2_0_cpu_debug_slave_sysclk " "Found entity 1: IP_DMA_nios2_gen2_0_cpu_debug_slave_sysclk" {  } { { "db/ip/ip_dma/submodules/ip_dma_nios2_gen2_0_cpu_debug_slave_sysclk.v" "" { Text "E:/Concentrator_sim/db/ip/ip_dma/submodules/ip_dma_nios2_gen2_0_cpu_debug_slave_sysclk.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1652698133843 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1652698133843 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/ip_dma/submodules/ip_dma_nios2_gen2_0_cpu_debug_slave_tck.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/ip_dma/submodules/ip_dma_nios2_gen2_0_cpu_debug_slave_tck.v" { { "Info" "ISGN_ENTITY_NAME" "1 IP_DMA_nios2_gen2_0_cpu_debug_slave_tck " "Found entity 1: IP_DMA_nios2_gen2_0_cpu_debug_slave_tck" {  } { { "db/ip/ip_dma/submodules/ip_dma_nios2_gen2_0_cpu_debug_slave_tck.v" "" { Text "E:/Concentrator_sim/db/ip/ip_dma/submodules/ip_dma_nios2_gen2_0_cpu_debug_slave_tck.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1652698133847 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1652698133847 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/ip_dma/submodules/ip_dma_nios2_gen2_0_cpu_debug_slave_wrapper.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/ip_dma/submodules/ip_dma_nios2_gen2_0_cpu_debug_slave_wrapper.v" { { "Info" "ISGN_ENTITY_NAME" "1 IP_DMA_nios2_gen2_0_cpu_debug_slave_wrapper " "Found entity 1: IP_DMA_nios2_gen2_0_cpu_debug_slave_wrapper" {  } { { "db/ip/ip_dma/submodules/ip_dma_nios2_gen2_0_cpu_debug_slave_wrapper.v" "" { Text "E:/Concentrator_sim/db/ip/ip_dma/submodules/ip_dma_nios2_gen2_0_cpu_debug_slave_wrapper.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1652698133850 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1652698133850 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/ip_dma/submodules/ip_dma_nios2_gen2_0_cpu_test_bench.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/ip_dma/submodules/ip_dma_nios2_gen2_0_cpu_test_bench.v" { { "Info" "ISGN_ENTITY_NAME" "1 IP_DMA_nios2_gen2_0_cpu_test_bench " "Found entity 1: IP_DMA_nios2_gen2_0_cpu_test_bench" {  } { { "db/ip/ip_dma/submodules/ip_dma_nios2_gen2_0_cpu_test_bench.v" "" { Text "E:/Concentrator_sim/db/ip/ip_dma/submodules/ip_dma_nios2_gen2_0_cpu_test_bench.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1652698133855 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1652698133855 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/ip_dma/submodules/ip_dma_onchip_memory2_0.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/ip_dma/submodules/ip_dma_onchip_memory2_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 IP_DMA_onchip_memory2_0 " "Found entity 1: IP_DMA_onchip_memory2_0" {  } { { "db/ip/ip_dma/submodules/ip_dma_onchip_memory2_0.v" "" { Text "E:/Concentrator_sim/db/ip/ip_dma/submodules/ip_dma_onchip_memory2_0.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1652698133858 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1652698133858 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/ip_dma/submodules/ip_dma_sysid_qsys_0.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/ip_dma/submodules/ip_dma_sysid_qsys_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 IP_DMA_sysid_qsys_0 " "Found entity 1: IP_DMA_sysid_qsys_0" {  } { { "db/ip/ip_dma/submodules/ip_dma_sysid_qsys_0.v" "" { Text "E:/Concentrator_sim/db/ip/ip_dma/submodules/ip_dma_sysid_qsys_0.v" 34 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1652698133861 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1652698133861 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/ip_dma/submodules/st_to_mm_adapter.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/ip_dma/submodules/st_to_mm_adapter.v" { { "Info" "ISGN_ENTITY_NAME" "1 ST_to_MM_Adapter " "Found entity 1: ST_to_MM_Adapter" {  } { { "db/ip/ip_dma/submodules/st_to_mm_adapter.v" "" { Text "E:/Concentrator_sim/db/ip/ip_dma/submodules/st_to_mm_adapter.v" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1652698133864 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1652698133864 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/ip_dma/submodules/altera_avalon_sc_fifo.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/ip_dma/submodules/altera_avalon_sc_fifo.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_sc_fifo " "Found entity 1: altera_avalon_sc_fifo" {  } { { "db/ip/ip_dma/submodules/altera_avalon_sc_fifo.v" "" { Text "E:/Concentrator_sim/db/ip/ip_dma/submodules/altera_avalon_sc_fifo.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1652698133870 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1652698133870 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/ip_dma/submodules/altera_avalon_st_pipeline_base.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/ip_dma/submodules/altera_avalon_st_pipeline_base.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_st_pipeline_base " "Found entity 1: altera_avalon_st_pipeline_base" {  } { { "db/ip/ip_dma/submodules/altera_avalon_st_pipeline_base.v" "" { Text "E:/Concentrator_sim/db/ip/ip_dma/submodules/altera_avalon_st_pipeline_base.v" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1652698133874 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1652698133874 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/ip_dma/submodules/altera_avalon_st_pipeline_stage.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/ip_dma/submodules/altera_avalon_st_pipeline_stage.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_st_pipeline_stage " "Found entity 1: altera_avalon_st_pipeline_stage" {  } { { "db/ip/ip_dma/submodules/altera_avalon_st_pipeline_stage.sv" "" { Text "E:/Concentrator_sim/db/ip/ip_dma/submodules/altera_avalon_st_pipeline_stage.sv" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1652698133878 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1652698133878 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/ip_dma/submodules/altera_default_burst_converter.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/ip_dma/submodules/altera_default_burst_converter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_default_burst_converter " "Found entity 1: altera_default_burst_converter" {  } { { "db/ip/ip_dma/submodules/altera_default_burst_converter.sv" "" { Text "E:/Concentrator_sim/db/ip/ip_dma/submodules/altera_default_burst_converter.sv" 30 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1652698133882 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1652698133882 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/ip_dma/submodules/altera_incr_burst_converter.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/ip_dma/submodules/altera_incr_burst_converter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_incr_burst_converter " "Found entity 1: altera_incr_burst_converter" {  } { { "db/ip/ip_dma/submodules/altera_incr_burst_converter.sv" "" { Text "E:/Concentrator_sim/db/ip/ip_dma/submodules/altera_incr_burst_converter.sv" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1652698133885 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1652698133885 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/ip_dma/submodules/altera_merlin_address_alignment.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/ip_dma/submodules/altera_merlin_address_alignment.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_address_alignment " "Found entity 1: altera_merlin_address_alignment" {  } { { "db/ip/ip_dma/submodules/altera_merlin_address_alignment.sv" "" { Text "E:/Concentrator_sim/db/ip/ip_dma/submodules/altera_merlin_address_alignment.sv" 26 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1652698133888 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1652698133888 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/ip_dma/submodules/altera_merlin_arbitrator.sv 2 2 " "Found 2 design units, including 2 entities, in source file db/ip/ip_dma/submodules/altera_merlin_arbitrator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_arbitrator " "Found entity 1: altera_merlin_arbitrator" {  } { { "db/ip/ip_dma/submodules/altera_merlin_arbitrator.sv" "" { Text "E:/Concentrator_sim/db/ip/ip_dma/submodules/altera_merlin_arbitrator.sv" 103 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1652698133892 ""} { "Info" "ISGN_ENTITY_NAME" "2 altera_merlin_arb_adder " "Found entity 2: altera_merlin_arb_adder" {  } { { "db/ip/ip_dma/submodules/altera_merlin_arbitrator.sv" "" { Text "E:/Concentrator_sim/db/ip/ip_dma/submodules/altera_merlin_arbitrator.sv" 228 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1652698133892 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1652698133892 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/ip_dma/submodules/altera_merlin_burst_adapter.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/ip_dma/submodules/altera_merlin_burst_adapter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_burst_adapter " "Found entity 1: altera_merlin_burst_adapter" {  } { { "db/ip/ip_dma/submodules/altera_merlin_burst_adapter.sv" "" { Text "E:/Concentrator_sim/db/ip/ip_dma/submodules/altera_merlin_burst_adapter.sv" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1652698133895 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1652698133895 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/ip_dma/submodules/altera_merlin_burst_adapter_13_1.sv 5 5 " "Found 5 design units, including 5 entities, in source file db/ip/ip_dma/submodules/altera_merlin_burst_adapter_13_1.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_burst_adapter_burstwrap_increment " "Found entity 1: altera_merlin_burst_adapter_burstwrap_increment" {  } { { "db/ip/ip_dma/submodules/altera_merlin_burst_adapter_13_1.sv" "" { Text "E:/Concentrator_sim/db/ip/ip_dma/submodules/altera_merlin_burst_adapter_13_1.sv" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1652698133903 ""} { "Info" "ISGN_ENTITY_NAME" "2 altera_merlin_burst_adapter_adder " "Found entity 2: altera_merlin_burst_adapter_adder" {  } { { "db/ip/ip_dma/submodules/altera_merlin_burst_adapter_13_1.sv" "" { Text "E:/Concentrator_sim/db/ip/ip_dma/submodules/altera_merlin_burst_adapter_13_1.sv" 55 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1652698133903 ""} { "Info" "ISGN_ENTITY_NAME" "3 altera_merlin_burst_adapter_subtractor " "Found entity 3: altera_merlin_burst_adapter_subtractor" {  } { { "db/ip/ip_dma/submodules/altera_merlin_burst_adapter_13_1.sv" "" { Text "E:/Concentrator_sim/db/ip/ip_dma/submodules/altera_merlin_burst_adapter_13_1.sv" 77 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1652698133903 ""} { "Info" "ISGN_ENTITY_NAME" "4 altera_merlin_burst_adapter_min " "Found entity 4: altera_merlin_burst_adapter_min" {  } { { "db/ip/ip_dma/submodules/altera_merlin_burst_adapter_13_1.sv" "" { Text "E:/Concentrator_sim/db/ip/ip_dma/submodules/altera_merlin_burst_adapter_13_1.sv" 98 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1652698133903 ""} { "Info" "ISGN_ENTITY_NAME" "5 altera_merlin_burst_adapter_13_1 " "Found entity 5: altera_merlin_burst_adapter_13_1" {  } { { "db/ip/ip_dma/submodules/altera_merlin_burst_adapter_13_1.sv" "" { Text "E:/Concentrator_sim/db/ip/ip_dma/submodules/altera_merlin_burst_adapter_13_1.sv" 264 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1652698133903 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1652698133903 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "BYTE_TO_WORD_SHIFT byte_to_word_shift altera_merlin_burst_adapter_new.sv(139) " "Verilog HDL Declaration information at altera_merlin_burst_adapter_new.sv(139): object \"BYTE_TO_WORD_SHIFT\" differs only in case from object \"byte_to_word_shift\" in the same scope" {  } { { "db/ip/ip_dma/submodules/altera_merlin_burst_adapter_new.sv" "" { Text "E:/Concentrator_sim/db/ip/ip_dma/submodules/altera_merlin_burst_adapter_new.sv" 139 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1652698133909 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/ip_dma/submodules/altera_merlin_burst_adapter_new.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/ip_dma/submodules/altera_merlin_burst_adapter_new.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_burst_adapter_new " "Found entity 1: altera_merlin_burst_adapter_new" {  } { { "db/ip/ip_dma/submodules/altera_merlin_burst_adapter_new.sv" "" { Text "E:/Concentrator_sim/db/ip/ip_dma/submodules/altera_merlin_burst_adapter_new.sv" 25 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1652698133911 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1652698133911 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/ip_dma/submodules/altera_merlin_burst_adapter_uncmpr.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/ip_dma/submodules/altera_merlin_burst_adapter_uncmpr.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_burst_adapter_uncompressed_only " "Found entity 1: altera_merlin_burst_adapter_uncompressed_only" {  } { { "db/ip/ip_dma/submodules/altera_merlin_burst_adapter_uncmpr.sv" "" { Text "E:/Concentrator_sim/db/ip/ip_dma/submodules/altera_merlin_burst_adapter_uncmpr.sv" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1652698133914 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1652698133914 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/ip_dma/submodules/altera_merlin_burst_uncompressor.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/ip_dma/submodules/altera_merlin_burst_uncompressor.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_burst_uncompressor " "Found entity 1: altera_merlin_burst_uncompressor" {  } { { "db/ip/ip_dma/submodules/altera_merlin_burst_uncompressor.sv" "" { Text "E:/Concentrator_sim/db/ip/ip_dma/submodules/altera_merlin_burst_uncompressor.sv" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1652698133917 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1652698133917 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/ip_dma/submodules/altera_merlin_master_agent.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/ip_dma/submodules/altera_merlin_master_agent.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_master_agent " "Found entity 1: altera_merlin_master_agent" {  } { { "db/ip/ip_dma/submodules/altera_merlin_master_agent.sv" "" { Text "E:/Concentrator_sim/db/ip/ip_dma/submodules/altera_merlin_master_agent.sv" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1652698133920 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1652698133920 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/ip_dma/submodules/altera_merlin_master_translator.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/ip_dma/submodules/altera_merlin_master_translator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_master_translator " "Found entity 1: altera_merlin_master_translator" {  } { { "db/ip/ip_dma/submodules/altera_merlin_master_translator.sv" "" { Text "E:/Concentrator_sim/db/ip/ip_dma/submodules/altera_merlin_master_translator.sv" 32 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1652698133924 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1652698133924 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/ip_dma/submodules/altera_merlin_slave_agent.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/ip_dma/submodules/altera_merlin_slave_agent.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_slave_agent " "Found entity 1: altera_merlin_slave_agent" {  } { { "db/ip/ip_dma/submodules/altera_merlin_slave_agent.sv" "" { Text "E:/Concentrator_sim/db/ip/ip_dma/submodules/altera_merlin_slave_agent.sv" 34 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1652698133928 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1652698133928 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/ip_dma/submodules/altera_merlin_slave_translator.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/ip_dma/submodules/altera_merlin_slave_translator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_slave_translator " "Found entity 1: altera_merlin_slave_translator" {  } { { "db/ip/ip_dma/submodules/altera_merlin_slave_translator.sv" "" { Text "E:/Concentrator_sim/db/ip/ip_dma/submodules/altera_merlin_slave_translator.sv" 35 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1652698133931 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1652698133931 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/ip_dma/submodules/altera_merlin_width_adapter.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/ip_dma/submodules/altera_merlin_width_adapter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_width_adapter " "Found entity 1: altera_merlin_width_adapter" {  } { { "db/ip/ip_dma/submodules/altera_merlin_width_adapter.sv" "" { Text "E:/Concentrator_sim/db/ip/ip_dma/submodules/altera_merlin_width_adapter.sv" 25 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1652698133937 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1652698133937 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/ip_dma/submodules/altera_reset_controller.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/ip_dma/submodules/altera_reset_controller.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_reset_controller " "Found entity 1: altera_reset_controller" {  } { { "db/ip/ip_dma/submodules/altera_reset_controller.v" "" { Text "E:/Concentrator_sim/db/ip/ip_dma/submodules/altera_reset_controller.v" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1652698133940 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1652698133940 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/ip_dma/submodules/altera_reset_synchronizer.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/ip_dma/submodules/altera_reset_synchronizer.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_reset_synchronizer " "Found entity 1: altera_reset_synchronizer" {  } { { "db/ip/ip_dma/submodules/altera_reset_synchronizer.v" "" { Text "E:/Concentrator_sim/db/ip/ip_dma/submodules/altera_reset_synchronizer.v" 24 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1652698133943 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1652698133943 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "addr_incr ADDR_INCR altera_wrap_burst_converter.sv(279) " "Verilog HDL Declaration information at altera_wrap_burst_converter.sv(279): object \"addr_incr\" differs only in case from object \"ADDR_INCR\" in the same scope" {  } { { "db/ip/ip_dma/submodules/altera_wrap_burst_converter.sv" "" { Text "E:/Concentrator_sim/db/ip/ip_dma/submodules/altera_wrap_burst_converter.sv" 279 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1652698133945 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/ip_dma/submodules/altera_wrap_burst_converter.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/ip_dma/submodules/altera_wrap_burst_converter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_wrap_burst_converter " "Found entity 1: altera_wrap_burst_converter" {  } { { "db/ip/ip_dma/submodules/altera_wrap_burst_converter.sv" "" { Text "E:/Concentrator_sim/db/ip/ip_dma/submodules/altera_wrap_burst_converter.sv" 27 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1652698133946 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1652698133946 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/ip_dma/submodules/byte_enable_generator.v 8 8 " "Found 8 design units, including 8 entities, in source file db/ip/ip_dma/submodules/byte_enable_generator.v" { { "Info" "ISGN_ENTITY_NAME" "1 byte_enable_generator " "Found entity 1: byte_enable_generator" {  } { { "db/ip/ip_dma/submodules/byte_enable_generator.v" "" { Text "E:/Concentrator_sim/db/ip/ip_dma/submodules/byte_enable_generator.v" 54 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1652698133956 ""} { "Info" "ISGN_ENTITY_NAME" "2 one_thousand_twenty_four_byteenable_FSM " "Found entity 2: one_thousand_twenty_four_byteenable_FSM" {  } { { "db/ip/ip_dma/submodules/byte_enable_generator.v" "" { Text "E:/Concentrator_sim/db/ip/ip_dma/submodules/byte_enable_generator.v" 177 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1652698133956 ""} { "Info" "ISGN_ENTITY_NAME" "3 five_hundred_twelve_bit_byteenable_FSM " "Found entity 3: five_hundred_twelve_bit_byteenable_FSM" {  } { { "db/ip/ip_dma/submodules/byte_enable_generator.v" "" { Text "E:/Concentrator_sim/db/ip/ip_dma/submodules/byte_enable_generator.v" 285 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1652698133956 ""} { "Info" "ISGN_ENTITY_NAME" "4 two_hundred_fifty_six_bit_byteenable_FSM " "Found entity 4: two_hundred_fifty_six_bit_byteenable_FSM" {  } { { "db/ip/ip_dma/submodules/byte_enable_generator.v" "" { Text "E:/Concentrator_sim/db/ip/ip_dma/submodules/byte_enable_generator.v" 393 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1652698133956 ""} { "Info" "ISGN_ENTITY_NAME" "5 one_hundred_twenty_eight_bit_byteenable_FSM " "Found entity 5: one_hundred_twenty_eight_bit_byteenable_FSM" {  } { { "db/ip/ip_dma/submodules/byte_enable_generator.v" "" { Text "E:/Concentrator_sim/db/ip/ip_dma/submodules/byte_enable_generator.v" 500 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1652698133956 ""} { "Info" "ISGN_ENTITY_NAME" "6 sixty_four_bit_byteenable_FSM " "Found entity 6: sixty_four_bit_byteenable_FSM" {  } { { "db/ip/ip_dma/submodules/byte_enable_generator.v" "" { Text "E:/Concentrator_sim/db/ip/ip_dma/submodules/byte_enable_generator.v" 606 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1652698133956 ""} { "Info" "ISGN_ENTITY_NAME" "7 thirty_two_bit_byteenable_FSM " "Found entity 7: thirty_two_bit_byteenable_FSM" {  } { { "db/ip/ip_dma/submodules/byte_enable_generator.v" "" { Text "E:/Concentrator_sim/db/ip/ip_dma/submodules/byte_enable_generator.v" 711 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1652698133956 ""} { "Info" "ISGN_ENTITY_NAME" "8 sixteen_bit_byteenable_FSM " "Found entity 8: sixteen_bit_byteenable_FSM" {  } { { "db/ip/ip_dma/submodules/byte_enable_generator.v" "" { Text "E:/Concentrator_sim/db/ip/ip_dma/submodules/byte_enable_generator.v" 818 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1652698133956 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1652698133956 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/ip_dma/submodules/csr_block.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/ip_dma/submodules/csr_block.v" { { "Info" "ISGN_ENTITY_NAME" "1 csr_block " "Found entity 1: csr_block" {  } { { "db/ip/ip_dma/submodules/csr_block.v" "" { Text "E:/Concentrator_sim/db/ip/ip_dma/submodules/csr_block.v" 99 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1652698133960 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1652698133960 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/ip_dma/submodules/descriptor_buffers.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/ip_dma/submodules/descriptor_buffers.v" { { "Info" "ISGN_ENTITY_NAME" "1 descriptor_buffers " "Found entity 1: descriptor_buffers" {  } { { "db/ip/ip_dma/submodules/descriptor_buffers.v" "" { Text "E:/Concentrator_sim/db/ip/ip_dma/submodules/descriptor_buffers.v" 54 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1652698133964 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1652698133964 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/ip_dma/submodules/dispatcher.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/ip_dma/submodules/dispatcher.v" { { "Info" "ISGN_ENTITY_NAME" "1 dispatcher " "Found entity 1: dispatcher" {  } { { "db/ip/ip_dma/submodules/dispatcher.v" "" { Text "E:/Concentrator_sim/db/ip/ip_dma/submodules/dispatcher.v" 76 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1652698133967 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1652698133967 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/ip_dma/submodules/fifo_with_byteenables.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/ip_dma/submodules/fifo_with_byteenables.v" { { "Info" "ISGN_ENTITY_NAME" "1 fifo_with_byteenables " "Found entity 1: fifo_with_byteenables" {  } { { "db/ip/ip_dma/submodules/fifo_with_byteenables.v" "" { Text "E:/Concentrator_sim/db/ip/ip_dma/submodules/fifo_with_byteenables.v" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1652698133971 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1652698133971 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/ip_dma/submodules/read_signal_breakout.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/ip_dma/submodules/read_signal_breakout.v" { { "Info" "ISGN_ENTITY_NAME" "1 read_signal_breakout " "Found entity 1: read_signal_breakout" {  } { { "db/ip/ip_dma/submodules/read_signal_breakout.v" "" { Text "E:/Concentrator_sim/db/ip/ip_dma/submodules/read_signal_breakout.v" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1652698133974 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1652698133974 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/ip_dma/submodules/response_block.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/ip_dma/submodules/response_block.v" { { "Info" "ISGN_ENTITY_NAME" "1 response_block " "Found entity 1: response_block" {  } { { "db/ip/ip_dma/submodules/response_block.v" "" { Text "E:/Concentrator_sim/db/ip/ip_dma/submodules/response_block.v" 61 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1652698133977 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1652698133977 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/ip_dma/submodules/write_burst_control.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/ip_dma/submodules/write_burst_control.v" { { "Info" "ISGN_ENTITY_NAME" "1 write_burst_control " "Found entity 1: write_burst_control" {  } { { "db/ip/ip_dma/submodules/write_burst_control.v" "" { Text "E:/Concentrator_sim/db/ip/ip_dma/submodules/write_burst_control.v" 56 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1652698133980 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1652698133980 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/ip_dma/submodules/write_master.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/ip_dma/submodules/write_master.v" { { "Info" "ISGN_ENTITY_NAME" "1 write_master " "Found entity 1: write_master" {  } { { "db/ip/ip_dma/submodules/write_master.v" "" { Text "E:/Concentrator_sim/db/ip/ip_dma/submodules/write_master.v" 66 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1652698133986 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1652698133986 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/ip_dma/submodules/write_signal_breakout.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/ip_dma/submodules/write_signal_breakout.v" { { "Info" "ISGN_ENTITY_NAME" "1 write_signal_breakout " "Found entity 1: write_signal_breakout" {  } { { "db/ip/ip_dma/submodules/write_signal_breakout.v" "" { Text "E:/Concentrator_sim/db/ip/ip_dma/submodules/write_signal_breakout.v" 41 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1652698133992 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1652698133992 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "next uart_trans.v(27) " "Verilog HDL Implicit Net warning at uart_trans.v(27): created implicit net for \"next\"" {  } { { "uart_trans.v" "" { Text "E:/Concentrator_sim/uart_trans.v" 27 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 1 0 "Analysis & Synthesis" 0 -1 1652698133992 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "transmit_unified_SP_to_DMA.v(24) " "Verilog HDL or VHDL warning at transmit_unified_SP_to_DMA.v(24): conditional expression evaluates to a constant" {  } { { "transmit_unified_SP_to_DMA.v" "" { Text "E:/Concentrator_sim/transmit_unified_SP_to_DMA.v" 24 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 1 0 "Analysis & Synthesis" 0 -1 1652698133997 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "transmit_unified_SP_to_DMA.v(26) " "Verilog HDL or VHDL warning at transmit_unified_SP_to_DMA.v(26): conditional expression evaluates to a constant" {  } { { "transmit_unified_SP_to_DMA.v" "" { Text "E:/Concentrator_sim/transmit_unified_SP_to_DMA.v" 26 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 1 0 "Analysis & Synthesis" 0 -1 1652698133997 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "DE2_115_Concentrator_top " "Elaborating entity \"DE2_115_Concentrator_top\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1652698134304 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "st_cn DE2_115_Concentrator_top.v(69) " "Verilog HDL or VHDL warning at DE2_115_Concentrator_top.v(69): object \"st_cn\" assigned a value but never read" {  } { { "DE2_115_Concentrator_top.v" "" { Text "E:/Concentrator_sim/DE2_115_Concentrator_top.v" 69 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1652698134305 "|DE2_115_Concentrator_top"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "LEDG\[8..1\] DE2_115_Concentrator_top.v(20) " "Output port \"LEDG\[8..1\]\" at DE2_115_Concentrator_top.v(20) has no driver" {  } { { "DE2_115_Concentrator_top.v" "" { Text "E:/Concentrator_sim/DE2_115_Concentrator_top.v" 20 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1652698134306 "|DE2_115_Concentrator_top"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "HEX0 DE2_115_Concentrator_top.v(30) " "Output port \"HEX0\" at DE2_115_Concentrator_top.v(30) has no driver" {  } { { "DE2_115_Concentrator_top.v" "" { Text "E:/Concentrator_sim/DE2_115_Concentrator_top.v" 30 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1652698134306 "|DE2_115_Concentrator_top"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "HEX1 DE2_115_Concentrator_top.v(31) " "Output port \"HEX1\" at DE2_115_Concentrator_top.v(31) has no driver" {  } { { "DE2_115_Concentrator_top.v" "" { Text "E:/Concentrator_sim/DE2_115_Concentrator_top.v" 31 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1652698134306 "|DE2_115_Concentrator_top"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "HEX2 DE2_115_Concentrator_top.v(32) " "Output port \"HEX2\" at DE2_115_Concentrator_top.v(32) has no driver" {  } { { "DE2_115_Concentrator_top.v" "" { Text "E:/Concentrator_sim/DE2_115_Concentrator_top.v" 32 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1652698134306 "|DE2_115_Concentrator_top"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "HEX3 DE2_115_Concentrator_top.v(33) " "Output port \"HEX3\" at DE2_115_Concentrator_top.v(33) has no driver" {  } { { "DE2_115_Concentrator_top.v" "" { Text "E:/Concentrator_sim/DE2_115_Concentrator_top.v" 33 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1652698134306 "|DE2_115_Concentrator_top"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "HEX4 DE2_115_Concentrator_top.v(34) " "Output port \"HEX4\" at DE2_115_Concentrator_top.v(34) has no driver" {  } { { "DE2_115_Concentrator_top.v" "" { Text "E:/Concentrator_sim/DE2_115_Concentrator_top.v" 34 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1652698134306 "|DE2_115_Concentrator_top"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "HEX5 DE2_115_Concentrator_top.v(35) " "Output port \"HEX5\" at DE2_115_Concentrator_top.v(35) has no driver" {  } { { "DE2_115_Concentrator_top.v" "" { Text "E:/Concentrator_sim/DE2_115_Concentrator_top.v" 35 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1652698134306 "|DE2_115_Concentrator_top"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "HEX6 DE2_115_Concentrator_top.v(36) " "Output port \"HEX6\" at DE2_115_Concentrator_top.v(36) has no driver" {  } { { "DE2_115_Concentrator_top.v" "" { Text "E:/Concentrator_sim/DE2_115_Concentrator_top.v" 36 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1652698134306 "|DE2_115_Concentrator_top"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "HEX7 DE2_115_Concentrator_top.v(37) " "Output port \"HEX7\" at DE2_115_Concentrator_top.v(37) has no driver" {  } { { "DE2_115_Concentrator_top.v" "" { Text "E:/Concentrator_sim/DE2_115_Concentrator_top.v" 37 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1652698134306 "|DE2_115_Concentrator_top"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "SRAM_ADDR DE2_115_Concentrator_top.v(46) " "Output port \"SRAM_ADDR\" at DE2_115_Concentrator_top.v(46) has no driver" {  } { { "DE2_115_Concentrator_top.v" "" { Text "E:/Concentrator_sim/DE2_115_Concentrator_top.v" 46 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1652698134306 "|DE2_115_Concentrator_top"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "SMA_CLKOUT DE2_115_Concentrator_top.v(17) " "Output port \"SMA_CLKOUT\" at DE2_115_Concentrator_top.v(17) has no driver" {  } { { "DE2_115_Concentrator_top.v" "" { Text "E:/Concentrator_sim/DE2_115_Concentrator_top.v" 17 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1652698134306 "|DE2_115_Concentrator_top"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "UART_RTS DE2_115_Concentrator_top.v(41) " "Output port \"UART_RTS\" at DE2_115_Concentrator_top.v(41) has no driver" {  } { { "DE2_115_Concentrator_top.v" "" { Text "E:/Concentrator_sim/DE2_115_Concentrator_top.v" 41 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1652698134306 "|DE2_115_Concentrator_top"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "UART_TXD DE2_115_Concentrator_top.v(43) " "Output port \"UART_TXD\" at DE2_115_Concentrator_top.v(43) has no driver" {  } { { "DE2_115_Concentrator_top.v" "" { Text "E:/Concentrator_sim/DE2_115_Concentrator_top.v" 43 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1652698134306 "|DE2_115_Concentrator_top"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "SRAM_CE_N DE2_115_Concentrator_top.v(47) " "Output port \"SRAM_CE_N\" at DE2_115_Concentrator_top.v(47) has no driver" {  } { { "DE2_115_Concentrator_top.v" "" { Text "E:/Concentrator_sim/DE2_115_Concentrator_top.v" 47 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1652698134306 "|DE2_115_Concentrator_top"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "SRAM_LB_N DE2_115_Concentrator_top.v(49) " "Output port \"SRAM_LB_N\" at DE2_115_Concentrator_top.v(49) has no driver" {  } { { "DE2_115_Concentrator_top.v" "" { Text "E:/Concentrator_sim/DE2_115_Concentrator_top.v" 49 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1652698134306 "|DE2_115_Concentrator_top"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "SRAM_OE_N DE2_115_Concentrator_top.v(50) " "Output port \"SRAM_OE_N\" at DE2_115_Concentrator_top.v(50) has no driver" {  } { { "DE2_115_Concentrator_top.v" "" { Text "E:/Concentrator_sim/DE2_115_Concentrator_top.v" 50 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1652698134307 "|DE2_115_Concentrator_top"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "SRAM_UB_N DE2_115_Concentrator_top.v(51) " "Output port \"SRAM_UB_N\" at DE2_115_Concentrator_top.v(51) has no driver" {  } { { "DE2_115_Concentrator_top.v" "" { Text "E:/Concentrator_sim/DE2_115_Concentrator_top.v" 51 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1652698134307 "|DE2_115_Concentrator_top"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "SRAM_WE_N DE2_115_Concentrator_top.v(52) " "Output port \"SRAM_WE_N\" at DE2_115_Concentrator_top.v(52) has no driver" {  } { { "DE2_115_Concentrator_top.v" "" { Text "E:/Concentrator_sim/DE2_115_Concentrator_top.v" 52 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1652698134307 "|DE2_115_Concentrator_top"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "button button:button " "Elaborating entity \"button\" for hierarchy \"button:button\"" {  } { { "DE2_115_Concentrator_top.v" "button" { Text "E:/Concentrator_sim/DE2_115_Concentrator_top.v" 98 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1652698134315 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "top_check_Concentrator top_check_Concentrator:top_check_Concentrator " "Elaborating entity \"top_check_Concentrator\" for hierarchy \"top_check_Concentrator:top_check_Concentrator\"" {  } { { "DE2_115_Concentrator_top.v" "top_check_Concentrator" { Text "E:/Concentrator_sim/DE2_115_Concentrator_top.v" 112 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1652698134324 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "top_uart_trans top_check_Concentrator:top_check_Concentrator\|top_uart_trans:top_uart_trans " "Elaborating entity \"top_uart_trans\" for hierarchy \"top_check_Concentrator:top_check_Concentrator\|top_uart_trans:top_uart_trans\"" {  } { { "top_check_Concentrator.v" "top_uart_trans" { Text "E:/Concentrator_sim/top_check_Concentrator.v" 25 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1652698134330 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "uart_trans top_check_Concentrator:top_check_Concentrator\|top_uart_trans:top_uart_trans\|uart_trans:uart_trans_generation\[0\].uart_trans " "Elaborating entity \"uart_trans\" for hierarchy \"top_check_Concentrator:top_check_Concentrator\|top_uart_trans:top_uart_trans\|uart_trans:uart_trans_generation\[0\].uart_trans\"" {  } { { "top_uart_trans.v" "uart_trans_generation\[0\].uart_trans" { Text "E:/Concentrator_sim/top_uart_trans.v" 25 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1652698134340 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 uart_trans.v(40) " "Verilog HDL assignment warning at uart_trans.v(40): truncated value with size 32 to match size of target (3)" {  } { { "uart_trans.v" "" { Text "E:/Concentrator_sim/uart_trans.v" 40 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1652698134342 "|DE2_115_Concentrator_top|top_check_Concentrator:top_check_Concentrator|top_uart_trans:top_uart_trans|uart_trans:uart_trans_generation[0].uart_trans"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "UTx top_check_Concentrator:top_check_Concentrator\|top_uart_trans:top_uart_trans\|uart_trans:uart_trans_generation\[0\].uart_trans\|UTx:UTx " "Elaborating entity \"UTx\" for hierarchy \"top_check_Concentrator:top_check_Concentrator\|top_uart_trans:top_uart_trans\|uart_trans:uart_trans_generation\[0\].uart_trans\|UTx:UTx\"" {  } { { "uart_trans.v" "UTx" { Text "E:/Concentrator_sim/uart_trans.v" 27 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1652698134349 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "CRC16_trans top_check_Concentrator:top_check_Concentrator\|top_uart_trans:top_uart_trans\|uart_trans:uart_trans_generation\[0\].uart_trans\|CRC16_trans:CRC16_trans " "Elaborating entity \"CRC16_trans\" for hierarchy \"top_check_Concentrator:top_check_Concentrator\|top_uart_trans:top_uart_trans\|uart_trans:uart_trans_generation\[0\].uart_trans\|CRC16_trans:CRC16_trans\"" {  } { { "uart_trans.v" "CRC16_trans" { Text "E:/Concentrator_sim/uart_trans.v" 28 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1652698134361 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "w_xor CRC16_trans.v(14) " "Verilog HDL or VHDL warning at CRC16_trans.v(14): object \"w_xor\" assigned a value but never read" {  } { { "CRC16_trans.v" "" { Text "E:/Concentrator_sim/CRC16_trans.v" 14 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1652698134362 "|DE2_115_Concentrator_top|top_check_Concentrator:top_check_Concentrator|top_uart_trans:top_uart_trans|uart_trans:uart_trans_generation[0].uart_trans|CRC16_trans:CRC16_trans"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DE2_115_Concentrator top_check_Concentrator:top_check_Concentrator\|DE2_115_Concentrator:DE2_115_Concentrator " "Elaborating entity \"DE2_115_Concentrator\" for hierarchy \"top_check_Concentrator:top_check_Concentrator\|DE2_115_Concentrator:DE2_115_Concentrator\"" {  } { { "top_check_Concentrator.v" "DE2_115_Concentrator" { Text "E:/Concentrator_sim/top_check_Concentrator.v" 39 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1652698134379 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "multiport_access_mem top_check_Concentrator:top_check_Concentrator\|DE2_115_Concentrator:DE2_115_Concentrator\|multiport_access_mem:multiport_access_mem " "Elaborating entity \"multiport_access_mem\" for hierarchy \"top_check_Concentrator:top_check_Concentrator\|DE2_115_Concentrator:DE2_115_Concentrator\|multiport_access_mem:multiport_access_mem\"" {  } { { "DE2_115_Concentrator.v" "multiport_access_mem" { Text "E:/Concentrator_sim/DE2_115_Concentrator.v" 60 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1652698134385 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 multiport_access_mem.v(95) " "Verilog HDL assignment warning at multiport_access_mem.v(95): truncated value with size 32 to match size of target (3)" {  } { { "multiport_access_mem.v" "" { Text "E:/Concentrator_sim/multiport_access_mem.v" 95 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1652698134392 "|DE2_115_Concentrator_top|top_check_Concentrator:top_check_Concentrator|DE2_115_Concentrator:DE2_115_Concentrator|multiport_access_mem:multiport_access_mem"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 1 multiport_access_mem.v(118) " "Verilog HDL assignment warning at multiport_access_mem.v(118): truncated value with size 4 to match size of target (1)" {  } { { "multiport_access_mem.v" "" { Text "E:/Concentrator_sim/multiport_access_mem.v" 118 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1652698134394 "|DE2_115_Concentrator_top|top_check_Concentrator:top_check_Concentrator|DE2_115_Concentrator:DE2_115_Concentrator|multiport_access_mem:multiport_access_mem"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 multiport_access_mem.v(138) " "Verilog HDL assignment warning at multiport_access_mem.v(138): truncated value with size 32 to match size of target (3)" {  } { { "multiport_access_mem.v" "" { Text "E:/Concentrator_sim/multiport_access_mem.v" 138 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1652698134396 "|DE2_115_Concentrator_top|top_check_Concentrator:top_check_Concentrator|DE2_115_Concentrator:DE2_115_Concentrator|multiport_access_mem:multiport_access_mem"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 2 multiport_access_mem.v(142) " "Verilog HDL assignment warning at multiport_access_mem.v(142): truncated value with size 32 to match size of target (2)" {  } { { "multiport_access_mem.v" "" { Text "E:/Concentrator_sim/multiport_access_mem.v" 142 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1652698134396 "|DE2_115_Concentrator_top|top_check_Concentrator:top_check_Concentrator|DE2_115_Concentrator:DE2_115_Concentrator|multiport_access_mem:multiport_access_mem"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "UART_Rx top_check_Concentrator:top_check_Concentrator\|DE2_115_Concentrator:DE2_115_Concentrator\|multiport_access_mem:multiport_access_mem\|UART_Rx:uart_rec_generation\[0\].UART_Rx " "Elaborating entity \"UART_Rx\" for hierarchy \"top_check_Concentrator:top_check_Concentrator\|DE2_115_Concentrator:DE2_115_Concentrator\|multiport_access_mem:multiport_access_mem\|UART_Rx:uart_rec_generation\[0\].UART_Rx\"" {  } { { "multiport_access_mem.v" "uart_rec_generation\[0\].UART_Rx" { Text "E:/Concentrator_sim/multiport_access_mem.v" 35 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1652698134421 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "check_CRC top_check_Concentrator:top_check_Concentrator\|DE2_115_Concentrator:DE2_115_Concentrator\|multiport_access_mem:multiport_access_mem\|check_CRC:check_CRC_gen\[0\].check_CRC " "Elaborating entity \"check_CRC\" for hierarchy \"top_check_Concentrator:top_check_Concentrator\|DE2_115_Concentrator:DE2_115_Concentrator\|multiport_access_mem:multiport_access_mem\|check_CRC:check_CRC_gen\[0\].check_CRC\"" {  } { { "multiport_access_mem.v" "check_CRC_gen\[0\].check_CRC" { Text "E:/Concentrator_sim/multiport_access_mem.v" 166 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1652698134436 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "w_xor check_CRC.v(18) " "Verilog HDL or VHDL warning at check_CRC.v(18): object \"w_xor\" assigned a value but never read" {  } { { "check_CRC.v" "" { Text "E:/Concentrator_sim/check_CRC.v" 18 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1652698134437 "|DE2_115_Concentrator_top|top_check_Concentrator:top_check_Concentrator|DE2_115_Concentrator:DE2_115_Concentrator|multiport_access_mem:multiport_access_mem|check_CRC:check_CRC_gen[0].check_CRC"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "5 2 check_CRC.v(32) " "Verilog HDL assignment warning at check_CRC.v(32): truncated value with size 5 to match size of target (2)" {  } { { "check_CRC.v" "" { Text "E:/Concentrator_sim/check_CRC.v" 32 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1652698134437 "|DE2_115_Concentrator_top|top_check_Concentrator:top_check_Concentrator|DE2_115_Concentrator:DE2_115_Concentrator|multiport_access_mem:multiport_access_mem|check_CRC:check_CRC_gen[0].check_CRC"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "5 2 check_CRC.v(47) " "Verilog HDL assignment warning at check_CRC.v(47): truncated value with size 5 to match size of target (2)" {  } { { "check_CRC.v" "" { Text "E:/Concentrator_sim/check_CRC.v" 47 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1652698134438 "|DE2_115_Concentrator_top|top_check_Concentrator:top_check_Concentrator|DE2_115_Concentrator:DE2_115_Concentrator|multiport_access_mem:multiport_access_mem|check_CRC:check_CRC_gen[0].check_CRC"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "RAM top_check_Concentrator:top_check_Concentrator\|DE2_115_Concentrator:DE2_115_Concentrator\|multiport_access_mem:multiport_access_mem\|RAM:RAM " "Elaborating entity \"RAM\" for hierarchy \"top_check_Concentrator:top_check_Concentrator\|DE2_115_Concentrator:DE2_115_Concentrator\|multiport_access_mem:multiport_access_mem\|RAM:RAM\"" {  } { { "multiport_access_mem.v" "RAM" { Text "E:/Concentrator_sim/multiport_access_mem.v" 190 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1652698134451 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "transmit_unified_SP_to_DMA top_check_Concentrator:top_check_Concentrator\|DE2_115_Concentrator:DE2_115_Concentrator\|transmit_unified_SP_to_DMA:transmit_unified_SP_to_DMA " "Elaborating entity \"transmit_unified_SP_to_DMA\" for hierarchy \"top_check_Concentrator:top_check_Concentrator\|DE2_115_Concentrator:DE2_115_Concentrator\|transmit_unified_SP_to_DMA:transmit_unified_SP_to_DMA\"" {  } { { "DE2_115_Concentrator.v" "transmit_unified_SP_to_DMA" { Text "E:/Concentrator_sim/DE2_115_Concentrator.v" 78 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1652698134460 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "load transmit_unified_SP_to_DMA.v(49) " "Verilog HDL or VHDL warning at transmit_unified_SP_to_DMA.v(49): object \"load\" assigned a value but never read" {  } { { "transmit_unified_SP_to_DMA.v" "" { Text "E:/Concentrator_sim/transmit_unified_SP_to_DMA.v" 49 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1652698134460 "|DE2_115_Concentrator_top|top_check_Concentrator:top_check_Concentrator|DE2_115_Concentrator:DE2_115_Concentrator|transmit_unified_SP_to_DMA:transmit_unified_SP_to_DMA"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "data_to_CRC transmit_unified_SP_to_DMA.v(50) " "Verilog HDL or VHDL warning at transmit_unified_SP_to_DMA.v(50): object \"data_to_CRC\" assigned a value but never read" {  } { { "transmit_unified_SP_to_DMA.v" "" { Text "E:/Concentrator_sim/transmit_unified_SP_to_DMA.v" 50 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1652698134461 "|DE2_115_Concentrator_top|top_check_Concentrator:top_check_Concentrator|DE2_115_Concentrator:DE2_115_Concentrator|transmit_unified_SP_to_DMA:transmit_unified_SP_to_DMA"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 1 transmit_unified_SP_to_DMA.v(24) " "Verilog HDL assignment warning at transmit_unified_SP_to_DMA.v(24): truncated value with size 4 to match size of target (1)" {  } { { "transmit_unified_SP_to_DMA.v" "" { Text "E:/Concentrator_sim/transmit_unified_SP_to_DMA.v" 24 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1652698134461 "|DE2_115_Concentrator_top|top_check_Concentrator:top_check_Concentrator|DE2_115_Concentrator:DE2_115_Concentrator|transmit_unified_SP_to_DMA:transmit_unified_SP_to_DMA"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 transmit_unified_SP_to_DMA.v(33) " "Verilog HDL assignment warning at transmit_unified_SP_to_DMA.v(33): truncated value with size 32 to match size of target (1)" {  } { { "transmit_unified_SP_to_DMA.v" "" { Text "E:/Concentrator_sim/transmit_unified_SP_to_DMA.v" 33 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1652698134461 "|DE2_115_Concentrator_top|top_check_Concentrator:top_check_Concentrator|DE2_115_Concentrator:DE2_115_Concentrator|transmit_unified_SP_to_DMA:transmit_unified_SP_to_DMA"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 2 transmit_unified_SP_to_DMA.v(45) " "Verilog HDL assignment warning at transmit_unified_SP_to_DMA.v(45): truncated value with size 32 to match size of target (2)" {  } { { "transmit_unified_SP_to_DMA.v" "" { Text "E:/Concentrator_sim/transmit_unified_SP_to_DMA.v" 45 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1652698134462 "|DE2_115_Concentrator_top|top_check_Concentrator:top_check_Concentrator|DE2_115_Concentrator:DE2_115_Concentrator|transmit_unified_SP_to_DMA:transmit_unified_SP_to_DMA"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Pon top_check_Concentrator:top_check_Concentrator\|Pon:Pon " "Elaborating entity \"Pon\" for hierarchy \"top_check_Concentrator:top_check_Concentrator\|Pon:Pon\"" {  } { { "top_check_Concentrator.v" "Pon" { Text "E:/Concentrator_sim/top_check_Concentrator.v" 43 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1652698134470 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "IP_DMA IP_DMA:IP_DMA " "Elaborating entity \"IP_DMA\" for hierarchy \"IP_DMA:IP_DMA\"" {  } { { "DE2_115_Concentrator_top.v" "IP_DMA" { Text "E:/Concentrator_sim/DE2_115_Concentrator_top.v" 121 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1652698134475 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "IP_DMA_jtag_uart_0 IP_DMA:IP_DMA\|IP_DMA_jtag_uart_0:jtag_uart_0 " "Elaborating entity \"IP_DMA_jtag_uart_0\" for hierarchy \"IP_DMA:IP_DMA\|IP_DMA_jtag_uart_0:jtag_uart_0\"" {  } { { "db/ip/ip_dma/ip_dma.v" "jtag_uart_0" { Text "E:/Concentrator_sim/db/ip/ip_dma/ip_dma.v" 82 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1652698134503 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "IP_DMA_jtag_uart_0_scfifo_w IP_DMA:IP_DMA\|IP_DMA_jtag_uart_0:jtag_uart_0\|IP_DMA_jtag_uart_0_scfifo_w:the_IP_DMA_jtag_uart_0_scfifo_w " "Elaborating entity \"IP_DMA_jtag_uart_0_scfifo_w\" for hierarchy \"IP_DMA:IP_DMA\|IP_DMA_jtag_uart_0:jtag_uart_0\|IP_DMA_jtag_uart_0_scfifo_w:the_IP_DMA_jtag_uart_0_scfifo_w\"" {  } { { "db/ip/ip_dma/submodules/ip_dma_jtag_uart_0.v" "the_IP_DMA_jtag_uart_0_scfifo_w" { Text "E:/Concentrator_sim/db/ip/ip_dma/submodules/ip_dma_jtag_uart_0.v" 420 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1652698134521 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scfifo IP_DMA:IP_DMA\|IP_DMA_jtag_uart_0:jtag_uart_0\|IP_DMA_jtag_uart_0_scfifo_w:the_IP_DMA_jtag_uart_0_scfifo_w\|scfifo:wfifo " "Elaborating entity \"scfifo\" for hierarchy \"IP_DMA:IP_DMA\|IP_DMA_jtag_uart_0:jtag_uart_0\|IP_DMA_jtag_uart_0_scfifo_w:the_IP_DMA_jtag_uart_0_scfifo_w\|scfifo:wfifo\"" {  } { { "db/ip/ip_dma/submodules/ip_dma_jtag_uart_0.v" "wfifo" { Text "E:/Concentrator_sim/db/ip/ip_dma/submodules/ip_dma_jtag_uart_0.v" 139 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1652698134815 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "IP_DMA:IP_DMA\|IP_DMA_jtag_uart_0:jtag_uart_0\|IP_DMA_jtag_uart_0_scfifo_w:the_IP_DMA_jtag_uart_0_scfifo_w\|scfifo:wfifo " "Elaborated megafunction instantiation \"IP_DMA:IP_DMA\|IP_DMA_jtag_uart_0:jtag_uart_0\|IP_DMA_jtag_uart_0_scfifo_w:the_IP_DMA_jtag_uart_0_scfifo_w\|scfifo:wfifo\"" {  } { { "db/ip/ip_dma/submodules/ip_dma_jtag_uart_0.v" "" { Text "E:/Concentrator_sim/db/ip/ip_dma/submodules/ip_dma_jtag_uart_0.v" 139 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1652698134824 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "IP_DMA:IP_DMA\|IP_DMA_jtag_uart_0:jtag_uart_0\|IP_DMA_jtag_uart_0_scfifo_w:the_IP_DMA_jtag_uart_0_scfifo_w\|scfifo:wfifo " "Instantiated megafunction \"IP_DMA:IP_DMA\|IP_DMA_jtag_uart_0:jtag_uart_0\|IP_DMA_jtag_uart_0_scfifo_w:the_IP_DMA_jtag_uart_0_scfifo_w\|scfifo:wfifo\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint RAM_BLOCK_TYPE=AUTO " "Parameter \"lpm_hint\" = \"RAM_BLOCK_TYPE=AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1652698134825 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_numwords 64 " "Parameter \"lpm_numwords\" = \"64\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1652698134825 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_showahead OFF " "Parameter \"lpm_showahead\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1652698134825 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type scfifo " "Parameter \"lpm_type\" = \"scfifo\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1652698134825 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 8 " "Parameter \"lpm_width\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1652698134825 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widthu 6 " "Parameter \"lpm_widthu\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1652698134825 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "overflow_checking OFF " "Parameter \"overflow_checking\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1652698134825 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "underflow_checking OFF " "Parameter \"underflow_checking\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1652698134825 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "use_eab ON " "Parameter \"use_eab\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1652698134825 ""}  } { { "db/ip/ip_dma/submodules/ip_dma_jtag_uart_0.v" "" { Text "E:/Concentrator_sim/db/ip/ip_dma/submodules/ip_dma_jtag_uart_0.v" 139 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1652698134825 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/scfifo_jr21.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/scfifo_jr21.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 scfifo_jr21 " "Found entity 1: scfifo_jr21" {  } { { "db/scfifo_jr21.tdf" "" { Text "E:/Concentrator_sim/db/scfifo_jr21.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1652698134900 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1652698134900 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scfifo_jr21 IP_DMA:IP_DMA\|IP_DMA_jtag_uart_0:jtag_uart_0\|IP_DMA_jtag_uart_0_scfifo_w:the_IP_DMA_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_jr21:auto_generated " "Elaborating entity \"scfifo_jr21\" for hierarchy \"IP_DMA:IP_DMA\|IP_DMA_jtag_uart_0:jtag_uart_0\|IP_DMA_jtag_uart_0_scfifo_w:the_IP_DMA_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_jr21:auto_generated\"" {  } { { "scfifo.tdf" "auto_generated" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1652698134902 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_dpfifo_l011.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_dpfifo_l011.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_dpfifo_l011 " "Found entity 1: a_dpfifo_l011" {  } { { "db/a_dpfifo_l011.tdf" "" { Text "E:/Concentrator_sim/db/a_dpfifo_l011.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1652698134924 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1652698134924 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_dpfifo_l011 IP_DMA:IP_DMA\|IP_DMA_jtag_uart_0:jtag_uart_0\|IP_DMA_jtag_uart_0_scfifo_w:the_IP_DMA_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_jr21:auto_generated\|a_dpfifo_l011:dpfifo " "Elaborating entity \"a_dpfifo_l011\" for hierarchy \"IP_DMA:IP_DMA\|IP_DMA_jtag_uart_0:jtag_uart_0\|IP_DMA_jtag_uart_0_scfifo_w:the_IP_DMA_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_jr21:auto_generated\|a_dpfifo_l011:dpfifo\"" {  } { { "db/scfifo_jr21.tdf" "dpfifo" { Text "E:/Concentrator_sim/db/scfifo_jr21.tdf" 37 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1652698134928 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_fefifo_7cf.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_fefifo_7cf.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_fefifo_7cf " "Found entity 1: a_fefifo_7cf" {  } { { "db/a_fefifo_7cf.tdf" "" { Text "E:/Concentrator_sim/db/a_fefifo_7cf.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1652698134949 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1652698134949 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_fefifo_7cf IP_DMA:IP_DMA\|IP_DMA_jtag_uart_0:jtag_uart_0\|IP_DMA_jtag_uart_0_scfifo_w:the_IP_DMA_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_jr21:auto_generated\|a_dpfifo_l011:dpfifo\|a_fefifo_7cf:fifo_state " "Elaborating entity \"a_fefifo_7cf\" for hierarchy \"IP_DMA:IP_DMA\|IP_DMA_jtag_uart_0:jtag_uart_0\|IP_DMA_jtag_uart_0_scfifo_w:the_IP_DMA_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_jr21:auto_generated\|a_dpfifo_l011:dpfifo\|a_fefifo_7cf:fifo_state\"" {  } { { "db/a_dpfifo_l011.tdf" "fifo_state" { Text "E:/Concentrator_sim/db/a_dpfifo_l011.tdf" 42 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1652698134953 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_do7.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_do7.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_do7 " "Found entity 1: cntr_do7" {  } { { "db/cntr_do7.tdf" "" { Text "E:/Concentrator_sim/db/cntr_do7.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1652698135015 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1652698135015 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_do7 IP_DMA:IP_DMA\|IP_DMA_jtag_uart_0:jtag_uart_0\|IP_DMA_jtag_uart_0_scfifo_w:the_IP_DMA_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_jr21:auto_generated\|a_dpfifo_l011:dpfifo\|a_fefifo_7cf:fifo_state\|cntr_do7:count_usedw " "Elaborating entity \"cntr_do7\" for hierarchy \"IP_DMA:IP_DMA\|IP_DMA_jtag_uart_0:jtag_uart_0\|IP_DMA_jtag_uart_0_scfifo_w:the_IP_DMA_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_jr21:auto_generated\|a_dpfifo_l011:dpfifo\|a_fefifo_7cf:fifo_state\|cntr_do7:count_usedw\"" {  } { { "db/a_fefifo_7cf.tdf" "count_usedw" { Text "E:/Concentrator_sim/db/a_fefifo_7cf.tdf" 38 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1652698135020 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_nio1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_nio1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_nio1 " "Found entity 1: altsyncram_nio1" {  } { { "db/altsyncram_nio1.tdf" "" { Text "E:/Concentrator_sim/db/altsyncram_nio1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1652698135091 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1652698135091 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_nio1 IP_DMA:IP_DMA\|IP_DMA_jtag_uart_0:jtag_uart_0\|IP_DMA_jtag_uart_0_scfifo_w:the_IP_DMA_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_jr21:auto_generated\|a_dpfifo_l011:dpfifo\|altsyncram_nio1:FIFOram " "Elaborating entity \"altsyncram_nio1\" for hierarchy \"IP_DMA:IP_DMA\|IP_DMA_jtag_uart_0:jtag_uart_0\|IP_DMA_jtag_uart_0_scfifo_w:the_IP_DMA_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_jr21:auto_generated\|a_dpfifo_l011:dpfifo\|altsyncram_nio1:FIFOram\"" {  } { { "db/a_dpfifo_l011.tdf" "FIFOram" { Text "E:/Concentrator_sim/db/a_dpfifo_l011.tdf" 43 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1652698135095 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_1ob.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_1ob.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_1ob " "Found entity 1: cntr_1ob" {  } { { "db/cntr_1ob.tdf" "" { Text "E:/Concentrator_sim/db/cntr_1ob.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1652698135178 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1652698135178 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_1ob IP_DMA:IP_DMA\|IP_DMA_jtag_uart_0:jtag_uart_0\|IP_DMA_jtag_uart_0_scfifo_w:the_IP_DMA_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_jr21:auto_generated\|a_dpfifo_l011:dpfifo\|cntr_1ob:rd_ptr_count " "Elaborating entity \"cntr_1ob\" for hierarchy \"IP_DMA:IP_DMA\|IP_DMA_jtag_uart_0:jtag_uart_0\|IP_DMA_jtag_uart_0_scfifo_w:the_IP_DMA_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_jr21:auto_generated\|a_dpfifo_l011:dpfifo\|cntr_1ob:rd_ptr_count\"" {  } { { "db/a_dpfifo_l011.tdf" "rd_ptr_count" { Text "E:/Concentrator_sim/db/a_dpfifo_l011.tdf" 44 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1652698135183 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "IP_DMA_jtag_uart_0_scfifo_r IP_DMA:IP_DMA\|IP_DMA_jtag_uart_0:jtag_uart_0\|IP_DMA_jtag_uart_0_scfifo_r:the_IP_DMA_jtag_uart_0_scfifo_r " "Elaborating entity \"IP_DMA_jtag_uart_0_scfifo_r\" for hierarchy \"IP_DMA:IP_DMA\|IP_DMA_jtag_uart_0:jtag_uart_0\|IP_DMA_jtag_uart_0_scfifo_r:the_IP_DMA_jtag_uart_0_scfifo_r\"" {  } { { "db/ip/ip_dma/submodules/ip_dma_jtag_uart_0.v" "the_IP_DMA_jtag_uart_0_scfifo_r" { Text "E:/Concentrator_sim/db/ip/ip_dma/submodules/ip_dma_jtag_uart_0.v" 434 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1652698135207 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_jtag_atlantic IP_DMA:IP_DMA\|IP_DMA_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:IP_DMA_jtag_uart_0_alt_jtag_atlantic " "Elaborating entity \"alt_jtag_atlantic\" for hierarchy \"IP_DMA:IP_DMA\|IP_DMA_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:IP_DMA_jtag_uart_0_alt_jtag_atlantic\"" {  } { { "db/ip/ip_dma/submodules/ip_dma_jtag_uart_0.v" "IP_DMA_jtag_uart_0_alt_jtag_atlantic" { Text "E:/Concentrator_sim/db/ip/ip_dma/submodules/ip_dma_jtag_uart_0.v" 569 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1652698135629 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "IP_DMA:IP_DMA\|IP_DMA_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:IP_DMA_jtag_uart_0_alt_jtag_atlantic " "Elaborated megafunction instantiation \"IP_DMA:IP_DMA\|IP_DMA_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:IP_DMA_jtag_uart_0_alt_jtag_atlantic\"" {  } { { "db/ip/ip_dma/submodules/ip_dma_jtag_uart_0.v" "" { Text "E:/Concentrator_sim/db/ip/ip_dma/submodules/ip_dma_jtag_uart_0.v" 569 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1652698135658 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "IP_DMA:IP_DMA\|IP_DMA_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:IP_DMA_jtag_uart_0_alt_jtag_atlantic " "Instantiated megafunction \"IP_DMA:IP_DMA\|IP_DMA_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:IP_DMA_jtag_uart_0_alt_jtag_atlantic\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "INSTANCE_ID 0 " "Parameter \"INSTANCE_ID\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1652698135658 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LOG2_RXFIFO_DEPTH 6 " "Parameter \"LOG2_RXFIFO_DEPTH\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1652698135658 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LOG2_TXFIFO_DEPTH 6 " "Parameter \"LOG2_TXFIFO_DEPTH\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1652698135658 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "SLD_AUTO_INSTANCE_INDEX YES " "Parameter \"SLD_AUTO_INSTANCE_INDEX\" = \"YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1652698135658 ""}  } { { "db/ip/ip_dma/submodules/ip_dma_jtag_uart_0.v" "" { Text "E:/Concentrator_sim/db/ip/ip_dma/submodules/ip_dma_jtag_uart_0.v" 569 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1652698135658 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_jtag_endpoint_adapter IP_DMA:IP_DMA\|IP_DMA_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:IP_DMA_jtag_uart_0_alt_jtag_atlantic\|sld_jtag_endpoint_adapter:inst " "Elaborating entity \"sld_jtag_endpoint_adapter\" for hierarchy \"IP_DMA:IP_DMA\|IP_DMA_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:IP_DMA_jtag_uart_0_alt_jtag_atlantic\|sld_jtag_endpoint_adapter:inst\"" {  } { { "alt_jtag_atlantic.v" "inst" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/alt_jtag_atlantic.v" 276 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1652698136427 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_jtag_endpoint_adapter_impl IP_DMA:IP_DMA\|IP_DMA_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:IP_DMA_jtag_uart_0_alt_jtag_atlantic\|sld_jtag_endpoint_adapter:inst\|sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst " "Elaborating entity \"sld_jtag_endpoint_adapter_impl\" for hierarchy \"IP_DMA:IP_DMA\|IP_DMA_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:IP_DMA_jtag_uart_0_alt_jtag_atlantic\|sld_jtag_endpoint_adapter:inst\|sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst\"" {  } { { "sld_jtag_endpoint_adapter.vhd" "sld_jtag_endpoint_adapter_impl_inst" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/sld_jtag_endpoint_adapter.vhd" 232 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1652698136609 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "IP_DMA_msgdma_0 IP_DMA:IP_DMA\|IP_DMA_msgdma_0:msgdma_0 " "Elaborating entity \"IP_DMA_msgdma_0\" for hierarchy \"IP_DMA:IP_DMA\|IP_DMA_msgdma_0:msgdma_0\"" {  } { { "db/ip/ip_dma/ip_dma.v" "msgdma_0" { Text "E:/Concentrator_sim/db/ip/ip_dma/ip_dma.v" 107 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1652698136668 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dispatcher IP_DMA:IP_DMA\|IP_DMA_msgdma_0:msgdma_0\|dispatcher:dispatcher_internal " "Elaborating entity \"dispatcher\" for hierarchy \"IP_DMA:IP_DMA\|IP_DMA_msgdma_0:msgdma_0\|dispatcher:dispatcher_internal\"" {  } { { "db/ip/ip_dma/submodules/ip_dma_msgdma_0.v" "dispatcher_internal" { Text "E:/Concentrator_sim/db/ip/ip_dma/submodules/ip_dma_msgdma_0.v" 86 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1652698136712 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "descriptor_buffers IP_DMA:IP_DMA\|IP_DMA_msgdma_0:msgdma_0\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers " "Elaborating entity \"descriptor_buffers\" for hierarchy \"IP_DMA:IP_DMA\|IP_DMA_msgdma_0:msgdma_0\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\"" {  } { { "db/ip/ip_dma/submodules/dispatcher.v" "the_descriptor_buffers" { Text "E:/Concentrator_sim/db/ip/ip_dma/submodules/dispatcher.v" 306 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1652698136773 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "write_signal_breakout IP_DMA:IP_DMA\|IP_DMA_msgdma_0:msgdma_0\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|write_signal_breakout:the_write_signal_breakout " "Elaborating entity \"write_signal_breakout\" for hierarchy \"IP_DMA:IP_DMA\|IP_DMA_msgdma_0:msgdma_0\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|write_signal_breakout:the_write_signal_breakout\"" {  } { { "db/ip/ip_dma/submodules/descriptor_buffers.v" "the_write_signal_breakout" { Text "E:/Concentrator_sim/db/ip/ip_dma/submodules/descriptor_buffers.v" 251 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1652698136815 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "read_signal_breakout IP_DMA:IP_DMA\|IP_DMA_msgdma_0:msgdma_0\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|read_signal_breakout:the_read_signal_breakout " "Elaborating entity \"read_signal_breakout\" for hierarchy \"IP_DMA:IP_DMA\|IP_DMA_msgdma_0:msgdma_0\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|read_signal_breakout:the_read_signal_breakout\"" {  } { { "db/ip/ip_dma/submodules/descriptor_buffers.v" "the_read_signal_breakout" { Text "E:/Concentrator_sim/db/ip/ip_dma/submodules/descriptor_buffers.v" 277 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1652698136834 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fifo_with_byteenables IP_DMA:IP_DMA\|IP_DMA_msgdma_0:msgdma_0\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO " "Elaborating entity \"fifo_with_byteenables\" for hierarchy \"IP_DMA:IP_DMA\|IP_DMA_msgdma_0:msgdma_0\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\"" {  } { { "db/ip/ip_dma/submodules/descriptor_buffers.v" "the_read_command_FIFO" { Text "E:/Concentrator_sim/db/ip/ip_dma/submodules/descriptor_buffers.v" 296 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1652698136851 ""}
{ "Info" "IVRFX_VERI_ALMOST_ONEHOT_CASE_STATEMENT" "fifo_with_byteenables.v(168) " "Verilog HDL Case Statement information at fifo_with_byteenables.v(168): all case item expressions in this case statement are onehot" {  } { { "db/ip/ip_dma/submodules/fifo_with_byteenables.v" "" { Text "E:/Concentrator_sim/db/ip/ip_dma/submodules/fifo_with_byteenables.v" 168 0 0 } }  } 0 10264 "Verilog HDL Case Statement information at %1!s!: all case item expressions in this case statement are onehot" 0 0 "Analysis & Synthesis" 0 -1 1652698136853 "|DE2_115_Concentrator_top|IP_DMA:IP_DMA|IP_DMA_msgdma_0:msgdma_0|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_read_command_FIFO"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram IP_DMA:IP_DMA\|IP_DMA_msgdma_0:msgdma_0\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram " "Elaborating entity \"altsyncram\" for hierarchy \"IP_DMA:IP_DMA\|IP_DMA_msgdma_0:msgdma_0\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\"" {  } { { "db/ip/ip_dma/submodules/fifo_with_byteenables.v" "the_dp_ram" { Text "E:/Concentrator_sim/db/ip/ip_dma/submodules/fifo_with_byteenables.v" 136 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1652698136970 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "IP_DMA:IP_DMA\|IP_DMA_msgdma_0:msgdma_0\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram " "Elaborated megafunction instantiation \"IP_DMA:IP_DMA\|IP_DMA_msgdma_0:msgdma_0\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\"" {  } { { "db/ip/ip_dma/submodules/fifo_with_byteenables.v" "" { Text "E:/Concentrator_sim/db/ip/ip_dma/submodules/fifo_with_byteenables.v" 136 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1652698136985 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "IP_DMA:IP_DMA\|IP_DMA_msgdma_0:msgdma_0\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram " "Instantiated megafunction \"IP_DMA:IP_DMA\|IP_DMA_msgdma_0:msgdma_0\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode DUAL_PORT " "Parameter \"operation_mode\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1652698136985 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1652698136985 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports DONT_CARE " "Parameter \"read_during_write_mode_mixed_ports\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1652698136985 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "power_up_uninitialized TRUE " "Parameter \"power_up_uninitialized\" = \"TRUE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1652698136985 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "byte_size 8 " "Parameter \"byte_size\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1652698136985 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 128 " "Parameter \"width_a\" = \"128\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1652698136985 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 128 " "Parameter \"width_b\" = \"128\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1652698136985 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 7 " "Parameter \"widthad_a\" = \"7\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1652698136985 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_b 7 " "Parameter \"widthad_b\" = \"7\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1652698136985 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 16 " "Parameter \"width_byteena_a\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1652698136985 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 128 " "Parameter \"numwords_a\" = \"128\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1652698136985 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_b 128 " "Parameter \"numwords_b\" = \"128\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1652698136985 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_reg_b CLOCK0 " "Parameter \"address_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1652698136985 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_b CLOCK0 " "Parameter \"outdata_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1652698136985 ""}  } { { "db/ip/ip_dma/submodules/fifo_with_byteenables.v" "" { Text "E:/Concentrator_sim/db/ip/ip_dma/submodules/fifo_with_byteenables.v" 136 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1652698136985 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_n2d1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_n2d1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_n2d1 " "Found entity 1: altsyncram_n2d1" {  } { { "db/altsyncram_n2d1.tdf" "" { Text "E:/Concentrator_sim/db/altsyncram_n2d1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1652698137088 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1652698137088 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_n2d1 IP_DMA:IP_DMA\|IP_DMA_msgdma_0:msgdma_0\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_n2d1:auto_generated " "Elaborating entity \"altsyncram_n2d1\" for hierarchy \"IP_DMA:IP_DMA\|IP_DMA_msgdma_0:msgdma_0\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_n2d1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1652698137091 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "csr_block IP_DMA:IP_DMA\|IP_DMA_msgdma_0:msgdma_0\|dispatcher:dispatcher_internal\|csr_block:the_csr_block " "Elaborating entity \"csr_block\" for hierarchy \"IP_DMA:IP_DMA\|IP_DMA_msgdma_0:msgdma_0\|dispatcher:dispatcher_internal\|csr_block:the_csr_block\"" {  } { { "db/ip/ip_dma/submodules/dispatcher.v" "the_csr_block" { Text "E:/Concentrator_sim/db/ip/ip_dma/submodules/dispatcher.v" 351 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1652698137210 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "response_block IP_DMA:IP_DMA\|IP_DMA_msgdma_0:msgdma_0\|dispatcher:dispatcher_internal\|response_block:the_response_block " "Elaborating entity \"response_block\" for hierarchy \"IP_DMA:IP_DMA\|IP_DMA_msgdma_0:msgdma_0\|dispatcher:dispatcher_internal\|response_block:the_response_block\"" {  } { { "db/ip/ip_dma/submodules/dispatcher.v" "the_response_block" { Text "E:/Concentrator_sim/db/ip/ip_dma/submodules/dispatcher.v" 379 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1652698137237 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "write_master IP_DMA:IP_DMA\|IP_DMA_msgdma_0:msgdma_0\|write_master:write_mstr_internal " "Elaborating entity \"write_master\" for hierarchy \"IP_DMA:IP_DMA\|IP_DMA_msgdma_0:msgdma_0\|write_master:write_mstr_internal\"" {  } { { "db/ip/ip_dma/submodules/ip_dma_msgdma_0.v" "write_mstr_internal" { Text "E:/Concentrator_sim/db/ip/ip_dma/submodules/ip_dma_msgdma_0.v" 135 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1652698137255 ""}
{ "Info" "IVRFX_VERI_ALMOST_ONEHOT_CASE_STATEMENT" "write_master.v(757) " "Verilog HDL Case Statement information at write_master.v(757): all case item expressions in this case statement are onehot" {  } { { "db/ip/ip_dma/submodules/write_master.v" "" { Text "E:/Concentrator_sim/db/ip/ip_dma/submodules/write_master.v" 757 0 0 } }  } 0 10264 "Verilog HDL Case Statement information at %1!s!: all case item expressions in this case statement are onehot" 0 0 "Analysis & Synthesis" 0 -1 1652698137265 "|DE2_115_Concentrator_top|IP_DMA:IP_DMA|IP_DMA_msgdma_0:msgdma_0|write_master:write_mstr_internal"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scfifo IP_DMA:IP_DMA\|IP_DMA_msgdma_0:msgdma_0\|write_master:write_mstr_internal\|scfifo:the_st_to_master_fifo " "Elaborating entity \"scfifo\" for hierarchy \"IP_DMA:IP_DMA\|IP_DMA_msgdma_0:msgdma_0\|write_master:write_mstr_internal\|scfifo:the_st_to_master_fifo\"" {  } { { "db/ip/ip_dma/submodules/write_master.v" "the_st_to_master_fifo" { Text "E:/Concentrator_sim/db/ip/ip_dma/submodules/write_master.v" 588 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1652698137508 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "IP_DMA:IP_DMA\|IP_DMA_msgdma_0:msgdma_0\|write_master:write_mstr_internal\|scfifo:the_st_to_master_fifo " "Elaborated megafunction instantiation \"IP_DMA:IP_DMA\|IP_DMA_msgdma_0:msgdma_0\|write_master:write_mstr_internal\|scfifo:the_st_to_master_fifo\"" {  } { { "db/ip/ip_dma/submodules/write_master.v" "" { Text "E:/Concentrator_sim/db/ip/ip_dma/submodules/write_master.v" 588 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1652698137516 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "IP_DMA:IP_DMA\|IP_DMA_msgdma_0:msgdma_0\|write_master:write_mstr_internal\|scfifo:the_st_to_master_fifo " "Instantiated megafunction \"IP_DMA:IP_DMA\|IP_DMA_msgdma_0:msgdma_0\|write_master:write_mstr_internal\|scfifo:the_st_to_master_fifo\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 19 " "Parameter \"lpm_width\" = \"19\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1652698137516 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widthu 5 " "Parameter \"lpm_widthu\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1652698137516 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_numwords 32 " "Parameter \"lpm_numwords\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1652698137516 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_showahead ON " "Parameter \"lpm_showahead\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1652698137516 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "use_eab ON " "Parameter \"use_eab\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1652698137516 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "add_ram_output_register ON " "Parameter \"add_ram_output_register\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1652698137516 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "underflow_checking OFF " "Parameter \"underflow_checking\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1652698137516 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "overflow_checking OFF " "Parameter \"overflow_checking\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1652698137516 ""}  } { { "db/ip/ip_dma/submodules/write_master.v" "" { Text "E:/Concentrator_sim/db/ip/ip_dma/submodules/write_master.v" 588 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1652698137516 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/scfifo_d211.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/scfifo_d211.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 scfifo_d211 " "Found entity 1: scfifo_d211" {  } { { "db/scfifo_d211.tdf" "" { Text "E:/Concentrator_sim/db/scfifo_d211.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1652698137583 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1652698137583 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scfifo_d211 IP_DMA:IP_DMA\|IP_DMA_msgdma_0:msgdma_0\|write_master:write_mstr_internal\|scfifo:the_st_to_master_fifo\|scfifo_d211:auto_generated " "Elaborating entity \"scfifo_d211\" for hierarchy \"IP_DMA:IP_DMA\|IP_DMA_msgdma_0:msgdma_0\|write_master:write_mstr_internal\|scfifo:the_st_to_master_fifo\|scfifo_d211:auto_generated\"" {  } { { "scfifo.tdf" "auto_generated" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1652698137588 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_dpfifo_0q01.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_dpfifo_0q01.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_dpfifo_0q01 " "Found entity 1: a_dpfifo_0q01" {  } { { "db/a_dpfifo_0q01.tdf" "" { Text "E:/Concentrator_sim/db/a_dpfifo_0q01.tdf" 32 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1652698137612 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1652698137612 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_dpfifo_0q01 IP_DMA:IP_DMA\|IP_DMA_msgdma_0:msgdma_0\|write_master:write_mstr_internal\|scfifo:the_st_to_master_fifo\|scfifo_d211:auto_generated\|a_dpfifo_0q01:dpfifo " "Elaborating entity \"a_dpfifo_0q01\" for hierarchy \"IP_DMA:IP_DMA\|IP_DMA_msgdma_0:msgdma_0\|write_master:write_mstr_internal\|scfifo:the_st_to_master_fifo\|scfifo_d211:auto_generated\|a_dpfifo_0q01:dpfifo\"" {  } { { "db/scfifo_d211.tdf" "dpfifo" { Text "E:/Concentrator_sim/db/scfifo_d211.tdf" 38 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1652698137617 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_lah1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_lah1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_lah1 " "Found entity 1: altsyncram_lah1" {  } { { "db/altsyncram_lah1.tdf" "" { Text "E:/Concentrator_sim/db/altsyncram_lah1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1652698137696 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1652698137696 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_lah1 IP_DMA:IP_DMA\|IP_DMA_msgdma_0:msgdma_0\|write_master:write_mstr_internal\|scfifo:the_st_to_master_fifo\|scfifo_d211:auto_generated\|a_dpfifo_0q01:dpfifo\|altsyncram_lah1:FIFOram " "Elaborating entity \"altsyncram_lah1\" for hierarchy \"IP_DMA:IP_DMA\|IP_DMA_msgdma_0:msgdma_0\|write_master:write_mstr_internal\|scfifo:the_st_to_master_fifo\|scfifo_d211:auto_generated\|a_dpfifo_0q01:dpfifo\|altsyncram_lah1:FIFOram\"" {  } { { "db/a_dpfifo_0q01.tdf" "FIFOram" { Text "E:/Concentrator_sim/db/a_dpfifo_0q01.tdf" 46 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1652698137701 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_is8.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_is8.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_is8 " "Found entity 1: cmpr_is8" {  } { { "db/cmpr_is8.tdf" "" { Text "E:/Concentrator_sim/db/cmpr_is8.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1652698137782 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1652698137782 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cmpr_is8 IP_DMA:IP_DMA\|IP_DMA_msgdma_0:msgdma_0\|write_master:write_mstr_internal\|scfifo:the_st_to_master_fifo\|scfifo_d211:auto_generated\|a_dpfifo_0q01:dpfifo\|cmpr_is8:almost_full_comparer " "Elaborating entity \"cmpr_is8\" for hierarchy \"IP_DMA:IP_DMA\|IP_DMA_msgdma_0:msgdma_0\|write_master:write_mstr_internal\|scfifo:the_st_to_master_fifo\|scfifo_d211:auto_generated\|a_dpfifo_0q01:dpfifo\|cmpr_is8:almost_full_comparer\"" {  } { { "db/a_dpfifo_0q01.tdf" "almost_full_comparer" { Text "E:/Concentrator_sim/db/a_dpfifo_0q01.tdf" 55 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1652698137787 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cmpr_is8 IP_DMA:IP_DMA\|IP_DMA_msgdma_0:msgdma_0\|write_master:write_mstr_internal\|scfifo:the_st_to_master_fifo\|scfifo_d211:auto_generated\|a_dpfifo_0q01:dpfifo\|cmpr_is8:three_comparison " "Elaborating entity \"cmpr_is8\" for hierarchy \"IP_DMA:IP_DMA\|IP_DMA_msgdma_0:msgdma_0\|write_master:write_mstr_internal\|scfifo:the_st_to_master_fifo\|scfifo_d211:auto_generated\|a_dpfifo_0q01:dpfifo\|cmpr_is8:three_comparison\"" {  } { { "db/a_dpfifo_0q01.tdf" "three_comparison" { Text "E:/Concentrator_sim/db/a_dpfifo_0q01.tdf" 56 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1652698137801 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_vnb.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_vnb.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_vnb " "Found entity 1: cntr_vnb" {  } { { "db/cntr_vnb.tdf" "" { Text "E:/Concentrator_sim/db/cntr_vnb.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1652698137872 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1652698137872 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_vnb IP_DMA:IP_DMA\|IP_DMA_msgdma_0:msgdma_0\|write_master:write_mstr_internal\|scfifo:the_st_to_master_fifo\|scfifo_d211:auto_generated\|a_dpfifo_0q01:dpfifo\|cntr_vnb:rd_ptr_msb " "Elaborating entity \"cntr_vnb\" for hierarchy \"IP_DMA:IP_DMA\|IP_DMA_msgdma_0:msgdma_0\|write_master:write_mstr_internal\|scfifo:the_st_to_master_fifo\|scfifo_d211:auto_generated\|a_dpfifo_0q01:dpfifo\|cntr_vnb:rd_ptr_msb\"" {  } { { "db/a_dpfifo_0q01.tdf" "rd_ptr_msb" { Text "E:/Concentrator_sim/db/a_dpfifo_0q01.tdf" 57 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1652698137879 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_co7.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_co7.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_co7 " "Found entity 1: cntr_co7" {  } { { "db/cntr_co7.tdf" "" { Text "E:/Concentrator_sim/db/cntr_co7.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1652698137953 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1652698137953 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_co7 IP_DMA:IP_DMA\|IP_DMA_msgdma_0:msgdma_0\|write_master:write_mstr_internal\|scfifo:the_st_to_master_fifo\|scfifo_d211:auto_generated\|a_dpfifo_0q01:dpfifo\|cntr_co7:usedw_counter " "Elaborating entity \"cntr_co7\" for hierarchy \"IP_DMA:IP_DMA\|IP_DMA_msgdma_0:msgdma_0\|write_master:write_mstr_internal\|scfifo:the_st_to_master_fifo\|scfifo_d211:auto_generated\|a_dpfifo_0q01:dpfifo\|cntr_co7:usedw_counter\"" {  } { { "db/a_dpfifo_0q01.tdf" "usedw_counter" { Text "E:/Concentrator_sim/db/a_dpfifo_0q01.tdf" 58 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1652698137960 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_0ob.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_0ob.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_0ob " "Found entity 1: cntr_0ob" {  } { { "db/cntr_0ob.tdf" "" { Text "E:/Concentrator_sim/db/cntr_0ob.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1652698138026 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1652698138026 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_0ob IP_DMA:IP_DMA\|IP_DMA_msgdma_0:msgdma_0\|write_master:write_mstr_internal\|scfifo:the_st_to_master_fifo\|scfifo_d211:auto_generated\|a_dpfifo_0q01:dpfifo\|cntr_0ob:wr_ptr " "Elaborating entity \"cntr_0ob\" for hierarchy \"IP_DMA:IP_DMA\|IP_DMA_msgdma_0:msgdma_0\|write_master:write_mstr_internal\|scfifo:the_st_to_master_fifo\|scfifo_d211:auto_generated\|a_dpfifo_0q01:dpfifo\|cntr_0ob:wr_ptr\"" {  } { { "db/a_dpfifo_0q01.tdf" "wr_ptr" { Text "E:/Concentrator_sim/db/a_dpfifo_0q01.tdf" 59 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1652698138032 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ST_to_MM_Adapter IP_DMA:IP_DMA\|IP_DMA_msgdma_0:msgdma_0\|write_master:write_mstr_internal\|ST_to_MM_Adapter:the_ST_to_MM_Adapter " "Elaborating entity \"ST_to_MM_Adapter\" for hierarchy \"IP_DMA:IP_DMA\|IP_DMA_msgdma_0:msgdma_0\|write_master:write_mstr_internal\|ST_to_MM_Adapter:the_ST_to_MM_Adapter\"" {  } { { "db/ip/ip_dma/submodules/write_master.v" "the_ST_to_MM_Adapter" { Text "E:/Concentrator_sim/db/ip/ip_dma/submodules/write_master.v" 616 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1652698138049 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "byte_enable_generator IP_DMA:IP_DMA\|IP_DMA_msgdma_0:msgdma_0\|write_master:write_mstr_internal\|byte_enable_generator:the_byte_enable_generator " "Elaborating entity \"byte_enable_generator\" for hierarchy \"IP_DMA:IP_DMA\|IP_DMA_msgdma_0:msgdma_0\|write_master:write_mstr_internal\|byte_enable_generator:the_byte_enable_generator\"" {  } { { "db/ip/ip_dma/submodules/write_master.v" "the_byte_enable_generator" { Text "E:/Concentrator_sim/db/ip/ip_dma/submodules/write_master.v" 633 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1652698138058 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "write_burst_control IP_DMA:IP_DMA\|IP_DMA_msgdma_0:msgdma_0\|write_master:write_mstr_internal\|write_burst_control:the_write_burst_control " "Elaborating entity \"write_burst_control\" for hierarchy \"IP_DMA:IP_DMA\|IP_DMA_msgdma_0:msgdma_0\|write_master:write_mstr_internal\|write_burst_control:the_write_burst_control\"" {  } { { "db/ip/ip_dma/submodules/write_master.v" "the_write_burst_control" { Text "E:/Concentrator_sim/db/ip/ip_dma/submodules/write_master.v" 664 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1652698138067 ""}
{ "Info" "IVRFX_VERI_ALMOST_ONEHOT_CASE_STATEMENT" "write_burst_control.v(268) " "Verilog HDL Case Statement information at write_burst_control.v(268): all case item expressions in this case statement are onehot" {  } { { "db/ip/ip_dma/submodules/write_burst_control.v" "" { Text "E:/Concentrator_sim/db/ip/ip_dma/submodules/write_burst_control.v" 268 0 0 } }  } 0 10264 "Verilog HDL Case Statement information at %1!s!: all case item expressions in this case statement are onehot" 0 0 "Analysis & Synthesis" 0 -1 1652698138070 "|DE2_115_Concentrator_top|IP_DMA:IP_DMA|IP_DMA_msgdma_0:msgdma_0|write_master:write_mstr_internal|write_burst_control:the_write_burst_control"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "IP_DMA_nios2_gen2_0 IP_DMA:IP_DMA\|IP_DMA_nios2_gen2_0:nios2_gen2_0 " "Elaborating entity \"IP_DMA_nios2_gen2_0\" for hierarchy \"IP_DMA:IP_DMA\|IP_DMA_nios2_gen2_0:nios2_gen2_0\"" {  } { { "db/ip/ip_dma/ip_dma.v" "nios2_gen2_0" { Text "E:/Concentrator_sim/db/ip/ip_dma/ip_dma.v" 136 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1652698138079 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "IP_DMA_nios2_gen2_0_cpu IP_DMA:IP_DMA\|IP_DMA_nios2_gen2_0:nios2_gen2_0\|IP_DMA_nios2_gen2_0_cpu:cpu " "Elaborating entity \"IP_DMA_nios2_gen2_0_cpu\" for hierarchy \"IP_DMA:IP_DMA\|IP_DMA_nios2_gen2_0:nios2_gen2_0\|IP_DMA_nios2_gen2_0_cpu:cpu\"" {  } { { "db/ip/ip_dma/submodules/ip_dma_nios2_gen2_0.v" "cpu" { Text "E:/Concentrator_sim/db/ip/ip_dma/submodules/ip_dma_nios2_gen2_0.v" 65 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1652698138092 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "IP_DMA_nios2_gen2_0_cpu_test_bench IP_DMA:IP_DMA\|IP_DMA_nios2_gen2_0:nios2_gen2_0\|IP_DMA_nios2_gen2_0_cpu:cpu\|IP_DMA_nios2_gen2_0_cpu_test_bench:the_IP_DMA_nios2_gen2_0_cpu_test_bench " "Elaborating entity \"IP_DMA_nios2_gen2_0_cpu_test_bench\" for hierarchy \"IP_DMA:IP_DMA\|IP_DMA_nios2_gen2_0:nios2_gen2_0\|IP_DMA_nios2_gen2_0_cpu:cpu\|IP_DMA_nios2_gen2_0_cpu_test_bench:the_IP_DMA_nios2_gen2_0_cpu_test_bench\"" {  } { { "db/ip/ip_dma/submodules/ip_dma_nios2_gen2_0_cpu.v" "the_IP_DMA_nios2_gen2_0_cpu_test_bench" { Text "E:/Concentrator_sim/db/ip/ip_dma/submodules/ip_dma_nios2_gen2_0_cpu.v" 3545 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1652698138237 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "IP_DMA_nios2_gen2_0_cpu_register_bank_a_module IP_DMA:IP_DMA\|IP_DMA_nios2_gen2_0:nios2_gen2_0\|IP_DMA_nios2_gen2_0_cpu:cpu\|IP_DMA_nios2_gen2_0_cpu_register_bank_a_module:IP_DMA_nios2_gen2_0_cpu_register_bank_a " "Elaborating entity \"IP_DMA_nios2_gen2_0_cpu_register_bank_a_module\" for hierarchy \"IP_DMA:IP_DMA\|IP_DMA_nios2_gen2_0:nios2_gen2_0\|IP_DMA_nios2_gen2_0_cpu:cpu\|IP_DMA_nios2_gen2_0_cpu_register_bank_a_module:IP_DMA_nios2_gen2_0_cpu_register_bank_a\"" {  } { { "db/ip/ip_dma/submodules/ip_dma_nios2_gen2_0_cpu.v" "IP_DMA_nios2_gen2_0_cpu_register_bank_a" { Text "E:/Concentrator_sim/db/ip/ip_dma/submodules/ip_dma_nios2_gen2_0_cpu.v" 4061 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1652698138258 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram IP_DMA:IP_DMA\|IP_DMA_nios2_gen2_0:nios2_gen2_0\|IP_DMA_nios2_gen2_0_cpu:cpu\|IP_DMA_nios2_gen2_0_cpu_register_bank_a_module:IP_DMA_nios2_gen2_0_cpu_register_bank_a\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"IP_DMA:IP_DMA\|IP_DMA_nios2_gen2_0:nios2_gen2_0\|IP_DMA_nios2_gen2_0_cpu:cpu\|IP_DMA_nios2_gen2_0_cpu_register_bank_a_module:IP_DMA_nios2_gen2_0_cpu_register_bank_a\|altsyncram:the_altsyncram\"" {  } { { "db/ip/ip_dma/submodules/ip_dma_nios2_gen2_0_cpu.v" "the_altsyncram" { Text "E:/Concentrator_sim/db/ip/ip_dma/submodules/ip_dma_nios2_gen2_0_cpu.v" 58 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1652698138279 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "IP_DMA:IP_DMA\|IP_DMA_nios2_gen2_0:nios2_gen2_0\|IP_DMA_nios2_gen2_0_cpu:cpu\|IP_DMA_nios2_gen2_0_cpu_register_bank_a_module:IP_DMA_nios2_gen2_0_cpu_register_bank_a\|altsyncram:the_altsyncram " "Elaborated megafunction instantiation \"IP_DMA:IP_DMA\|IP_DMA_nios2_gen2_0:nios2_gen2_0\|IP_DMA_nios2_gen2_0_cpu:cpu\|IP_DMA_nios2_gen2_0_cpu_register_bank_a_module:IP_DMA_nios2_gen2_0_cpu_register_bank_a\|altsyncram:the_altsyncram\"" {  } { { "db/ip/ip_dma/submodules/ip_dma_nios2_gen2_0_cpu.v" "" { Text "E:/Concentrator_sim/db/ip/ip_dma/submodules/ip_dma_nios2_gen2_0_cpu.v" 58 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1652698138294 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "IP_DMA:IP_DMA\|IP_DMA_nios2_gen2_0:nios2_gen2_0\|IP_DMA_nios2_gen2_0_cpu:cpu\|IP_DMA_nios2_gen2_0_cpu_register_bank_a_module:IP_DMA_nios2_gen2_0_cpu_register_bank_a\|altsyncram:the_altsyncram " "Instantiated megafunction \"IP_DMA:IP_DMA\|IP_DMA_nios2_gen2_0:nios2_gen2_0\|IP_DMA_nios2_gen2_0_cpu:cpu\|IP_DMA_nios2_gen2_0_cpu_register_bank_a_module:IP_DMA_nios2_gen2_0_cpu_register_bank_a\|altsyncram:the_altsyncram\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_reg_b CLOCK0 " "Parameter \"address_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1652698138295 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file UNUSED " "Parameter \"init_file\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1652698138295 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "maximum_depth 0 " "Parameter \"maximum_depth\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1652698138295 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 32 " "Parameter \"numwords_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1652698138295 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_b 32 " "Parameter \"numwords_b\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1652698138295 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode DUAL_PORT " "Parameter \"operation_mode\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1652698138295 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_b UNREGISTERED " "Parameter \"outdata_reg_b\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1652698138295 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type AUTO " "Parameter \"ram_block_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1652698138295 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rdcontrol_reg_b CLOCK0 " "Parameter \"rdcontrol_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1652698138295 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports DONT_CARE " "Parameter \"read_during_write_mode_mixed_ports\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1652698138295 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Parameter \"width_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1652698138295 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 32 " "Parameter \"width_b\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1652698138295 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 5 " "Parameter \"widthad_a\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1652698138295 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_b 5 " "Parameter \"widthad_b\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1652698138295 ""}  } { { "db/ip/ip_dma/submodules/ip_dma_nios2_gen2_0_cpu.v" "" { Text "E:/Concentrator_sim/db/ip/ip_dma/submodules/ip_dma_nios2_gen2_0_cpu.v" 58 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1652698138295 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_6mc1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_6mc1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_6mc1 " "Found entity 1: altsyncram_6mc1" {  } { { "db/altsyncram_6mc1.tdf" "" { Text "E:/Concentrator_sim/db/altsyncram_6mc1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1652698138382 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1652698138382 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_6mc1 IP_DMA:IP_DMA\|IP_DMA_nios2_gen2_0:nios2_gen2_0\|IP_DMA_nios2_gen2_0_cpu:cpu\|IP_DMA_nios2_gen2_0_cpu_register_bank_a_module:IP_DMA_nios2_gen2_0_cpu_register_bank_a\|altsyncram:the_altsyncram\|altsyncram_6mc1:auto_generated " "Elaborating entity \"altsyncram_6mc1\" for hierarchy \"IP_DMA:IP_DMA\|IP_DMA_nios2_gen2_0:nios2_gen2_0\|IP_DMA_nios2_gen2_0_cpu:cpu\|IP_DMA_nios2_gen2_0_cpu_register_bank_a_module:IP_DMA_nios2_gen2_0_cpu_register_bank_a\|altsyncram:the_altsyncram\|altsyncram_6mc1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1652698138384 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "IP_DMA_nios2_gen2_0_cpu_register_bank_b_module IP_DMA:IP_DMA\|IP_DMA_nios2_gen2_0:nios2_gen2_0\|IP_DMA_nios2_gen2_0_cpu:cpu\|IP_DMA_nios2_gen2_0_cpu_register_bank_b_module:IP_DMA_nios2_gen2_0_cpu_register_bank_b " "Elaborating entity \"IP_DMA_nios2_gen2_0_cpu_register_bank_b_module\" for hierarchy \"IP_DMA:IP_DMA\|IP_DMA_nios2_gen2_0:nios2_gen2_0\|IP_DMA_nios2_gen2_0_cpu:cpu\|IP_DMA_nios2_gen2_0_cpu_register_bank_b_module:IP_DMA_nios2_gen2_0_cpu_register_bank_b\"" {  } { { "db/ip/ip_dma/submodules/ip_dma_nios2_gen2_0_cpu.v" "IP_DMA_nios2_gen2_0_cpu_register_bank_b" { Text "E:/Concentrator_sim/db/ip/ip_dma/submodules/ip_dma_nios2_gen2_0_cpu.v" 4079 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1652698138422 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "IP_DMA_nios2_gen2_0_cpu_nios2_oci IP_DMA:IP_DMA\|IP_DMA_nios2_gen2_0:nios2_gen2_0\|IP_DMA_nios2_gen2_0_cpu:cpu\|IP_DMA_nios2_gen2_0_cpu_nios2_oci:the_IP_DMA_nios2_gen2_0_cpu_nios2_oci " "Elaborating entity \"IP_DMA_nios2_gen2_0_cpu_nios2_oci\" for hierarchy \"IP_DMA:IP_DMA\|IP_DMA_nios2_gen2_0:nios2_gen2_0\|IP_DMA_nios2_gen2_0_cpu:cpu\|IP_DMA_nios2_gen2_0_cpu_nios2_oci:the_IP_DMA_nios2_gen2_0_cpu_nios2_oci\"" {  } { { "db/ip/ip_dma/submodules/ip_dma_nios2_gen2_0_cpu.v" "the_IP_DMA_nios2_gen2_0_cpu_nios2_oci" { Text "E:/Concentrator_sim/db/ip/ip_dma/submodules/ip_dma_nios2_gen2_0_cpu.v" 4575 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1652698138462 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "IP_DMA_nios2_gen2_0_cpu_nios2_oci_debug IP_DMA:IP_DMA\|IP_DMA_nios2_gen2_0:nios2_gen2_0\|IP_DMA_nios2_gen2_0_cpu:cpu\|IP_DMA_nios2_gen2_0_cpu_nios2_oci:the_IP_DMA_nios2_gen2_0_cpu_nios2_oci\|IP_DMA_nios2_gen2_0_cpu_nios2_oci_debug:the_IP_DMA_nios2_gen2_0_cpu_nios2_oci_debug " "Elaborating entity \"IP_DMA_nios2_gen2_0_cpu_nios2_oci_debug\" for hierarchy \"IP_DMA:IP_DMA\|IP_DMA_nios2_gen2_0:nios2_gen2_0\|IP_DMA_nios2_gen2_0_cpu:cpu\|IP_DMA_nios2_gen2_0_cpu_nios2_oci:the_IP_DMA_nios2_gen2_0_cpu_nios2_oci\|IP_DMA_nios2_gen2_0_cpu_nios2_oci_debug:the_IP_DMA_nios2_gen2_0_cpu_nios2_oci_debug\"" {  } { { "db/ip/ip_dma/submodules/ip_dma_nios2_gen2_0_cpu.v" "the_IP_DMA_nios2_gen2_0_cpu_nios2_oci_debug" { Text "E:/Concentrator_sim/db/ip/ip_dma/submodules/ip_dma_nios2_gen2_0_cpu.v" 2531 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1652698138504 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_std_synchronizer IP_DMA:IP_DMA\|IP_DMA_nios2_gen2_0:nios2_gen2_0\|IP_DMA_nios2_gen2_0_cpu:cpu\|IP_DMA_nios2_gen2_0_cpu_nios2_oci:the_IP_DMA_nios2_gen2_0_cpu_nios2_oci\|IP_DMA_nios2_gen2_0_cpu_nios2_oci_debug:the_IP_DMA_nios2_gen2_0_cpu_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer " "Elaborating entity \"altera_std_synchronizer\" for hierarchy \"IP_DMA:IP_DMA\|IP_DMA_nios2_gen2_0:nios2_gen2_0\|IP_DMA_nios2_gen2_0_cpu:cpu\|IP_DMA_nios2_gen2_0_cpu_nios2_oci:the_IP_DMA_nios2_gen2_0_cpu_nios2_oci\|IP_DMA_nios2_gen2_0_cpu_nios2_oci_debug:the_IP_DMA_nios2_gen2_0_cpu_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer\"" {  } { { "db/ip/ip_dma/submodules/ip_dma_nios2_gen2_0_cpu.v" "the_altera_std_synchronizer" { Text "E:/Concentrator_sim/db/ip/ip_dma/submodules/ip_dma_nios2_gen2_0_cpu.v" 220 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1652698138542 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "IP_DMA:IP_DMA\|IP_DMA_nios2_gen2_0:nios2_gen2_0\|IP_DMA_nios2_gen2_0_cpu:cpu\|IP_DMA_nios2_gen2_0_cpu_nios2_oci:the_IP_DMA_nios2_gen2_0_cpu_nios2_oci\|IP_DMA_nios2_gen2_0_cpu_nios2_oci_debug:the_IP_DMA_nios2_gen2_0_cpu_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer " "Elaborated megafunction instantiation \"IP_DMA:IP_DMA\|IP_DMA_nios2_gen2_0:nios2_gen2_0\|IP_DMA_nios2_gen2_0_cpu:cpu\|IP_DMA_nios2_gen2_0_cpu_nios2_oci:the_IP_DMA_nios2_gen2_0_cpu_nios2_oci\|IP_DMA_nios2_gen2_0_cpu_nios2_oci_debug:the_IP_DMA_nios2_gen2_0_cpu_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer\"" {  } { { "db/ip/ip_dma/submodules/ip_dma_nios2_gen2_0_cpu.v" "" { Text "E:/Concentrator_sim/db/ip/ip_dma/submodules/ip_dma_nios2_gen2_0_cpu.v" 220 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1652698138549 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "IP_DMA:IP_DMA\|IP_DMA_nios2_gen2_0:nios2_gen2_0\|IP_DMA_nios2_gen2_0_cpu:cpu\|IP_DMA_nios2_gen2_0_cpu_nios2_oci:the_IP_DMA_nios2_gen2_0_cpu_nios2_oci\|IP_DMA_nios2_gen2_0_cpu_nios2_oci_debug:the_IP_DMA_nios2_gen2_0_cpu_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer " "Instantiated megafunction \"IP_DMA:IP_DMA\|IP_DMA_nios2_gen2_0:nios2_gen2_0\|IP_DMA_nios2_gen2_0_cpu:cpu\|IP_DMA_nios2_gen2_0_cpu_nios2_oci:the_IP_DMA_nios2_gen2_0_cpu_nios2_oci\|IP_DMA_nios2_gen2_0_cpu_nios2_oci_debug:the_IP_DMA_nios2_gen2_0_cpu_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "depth 2 " "Parameter \"depth\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1652698138549 ""}  } { { "db/ip/ip_dma/submodules/ip_dma_nios2_gen2_0_cpu.v" "" { Text "E:/Concentrator_sim/db/ip/ip_dma/submodules/ip_dma_nios2_gen2_0_cpu.v" 220 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1652698138549 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "IP_DMA_nios2_gen2_0_cpu_nios2_oci_break IP_DMA:IP_DMA\|IP_DMA_nios2_gen2_0:nios2_gen2_0\|IP_DMA_nios2_gen2_0_cpu:cpu\|IP_DMA_nios2_gen2_0_cpu_nios2_oci:the_IP_DMA_nios2_gen2_0_cpu_nios2_oci\|IP_DMA_nios2_gen2_0_cpu_nios2_oci_break:the_IP_DMA_nios2_gen2_0_cpu_nios2_oci_break " "Elaborating entity \"IP_DMA_nios2_gen2_0_cpu_nios2_oci_break\" for hierarchy \"IP_DMA:IP_DMA\|IP_DMA_nios2_gen2_0:nios2_gen2_0\|IP_DMA_nios2_gen2_0_cpu:cpu\|IP_DMA_nios2_gen2_0_cpu_nios2_oci:the_IP_DMA_nios2_gen2_0_cpu_nios2_oci\|IP_DMA_nios2_gen2_0_cpu_nios2_oci_break:the_IP_DMA_nios2_gen2_0_cpu_nios2_oci_break\"" {  } { { "db/ip/ip_dma/submodules/ip_dma_nios2_gen2_0_cpu.v" "the_IP_DMA_nios2_gen2_0_cpu_nios2_oci_break" { Text "E:/Concentrator_sim/db/ip/ip_dma/submodules/ip_dma_nios2_gen2_0_cpu.v" 2561 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1652698138557 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "IP_DMA_nios2_gen2_0_cpu_nios2_oci_xbrk IP_DMA:IP_DMA\|IP_DMA_nios2_gen2_0:nios2_gen2_0\|IP_DMA_nios2_gen2_0_cpu:cpu\|IP_DMA_nios2_gen2_0_cpu_nios2_oci:the_IP_DMA_nios2_gen2_0_cpu_nios2_oci\|IP_DMA_nios2_gen2_0_cpu_nios2_oci_xbrk:the_IP_DMA_nios2_gen2_0_cpu_nios2_oci_xbrk " "Elaborating entity \"IP_DMA_nios2_gen2_0_cpu_nios2_oci_xbrk\" for hierarchy \"IP_DMA:IP_DMA\|IP_DMA_nios2_gen2_0:nios2_gen2_0\|IP_DMA_nios2_gen2_0_cpu:cpu\|IP_DMA_nios2_gen2_0_cpu_nios2_oci:the_IP_DMA_nios2_gen2_0_cpu_nios2_oci\|IP_DMA_nios2_gen2_0_cpu_nios2_oci_xbrk:the_IP_DMA_nios2_gen2_0_cpu_nios2_oci_xbrk\"" {  } { { "db/ip/ip_dma/submodules/ip_dma_nios2_gen2_0_cpu.v" "the_IP_DMA_nios2_gen2_0_cpu_nios2_oci_xbrk" { Text "E:/Concentrator_sim/db/ip/ip_dma/submodules/ip_dma_nios2_gen2_0_cpu.v" 2582 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1652698138611 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "IP_DMA_nios2_gen2_0_cpu_nios2_oci_dbrk IP_DMA:IP_DMA\|IP_DMA_nios2_gen2_0:nios2_gen2_0\|IP_DMA_nios2_gen2_0_cpu:cpu\|IP_DMA_nios2_gen2_0_cpu_nios2_oci:the_IP_DMA_nios2_gen2_0_cpu_nios2_oci\|IP_DMA_nios2_gen2_0_cpu_nios2_oci_dbrk:the_IP_DMA_nios2_gen2_0_cpu_nios2_oci_dbrk " "Elaborating entity \"IP_DMA_nios2_gen2_0_cpu_nios2_oci_dbrk\" for hierarchy \"IP_DMA:IP_DMA\|IP_DMA_nios2_gen2_0:nios2_gen2_0\|IP_DMA_nios2_gen2_0_cpu:cpu\|IP_DMA_nios2_gen2_0_cpu_nios2_oci:the_IP_DMA_nios2_gen2_0_cpu_nios2_oci\|IP_DMA_nios2_gen2_0_cpu_nios2_oci_dbrk:the_IP_DMA_nios2_gen2_0_cpu_nios2_oci_dbrk\"" {  } { { "db/ip/ip_dma/submodules/ip_dma_nios2_gen2_0_cpu.v" "the_IP_DMA_nios2_gen2_0_cpu_nios2_oci_dbrk" { Text "E:/Concentrator_sim/db/ip/ip_dma/submodules/ip_dma_nios2_gen2_0_cpu.v" 2608 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1652698138623 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "IP_DMA_nios2_gen2_0_cpu_nios2_oci_itrace IP_DMA:IP_DMA\|IP_DMA_nios2_gen2_0:nios2_gen2_0\|IP_DMA_nios2_gen2_0_cpu:cpu\|IP_DMA_nios2_gen2_0_cpu_nios2_oci:the_IP_DMA_nios2_gen2_0_cpu_nios2_oci\|IP_DMA_nios2_gen2_0_cpu_nios2_oci_itrace:the_IP_DMA_nios2_gen2_0_cpu_nios2_oci_itrace " "Elaborating entity \"IP_DMA_nios2_gen2_0_cpu_nios2_oci_itrace\" for hierarchy \"IP_DMA:IP_DMA\|IP_DMA_nios2_gen2_0:nios2_gen2_0\|IP_DMA_nios2_gen2_0_cpu:cpu\|IP_DMA_nios2_gen2_0_cpu_nios2_oci:the_IP_DMA_nios2_gen2_0_cpu_nios2_oci\|IP_DMA_nios2_gen2_0_cpu_nios2_oci_itrace:the_IP_DMA_nios2_gen2_0_cpu_nios2_oci_itrace\"" {  } { { "db/ip/ip_dma/submodules/ip_dma_nios2_gen2_0_cpu.v" "the_IP_DMA_nios2_gen2_0_cpu_nios2_oci_itrace" { Text "E:/Concentrator_sim/db/ip/ip_dma/submodules/ip_dma_nios2_gen2_0_cpu.v" 2624 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1652698138637 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "IP_DMA_nios2_gen2_0_cpu_nios2_oci_dtrace IP_DMA:IP_DMA\|IP_DMA_nios2_gen2_0:nios2_gen2_0\|IP_DMA_nios2_gen2_0_cpu:cpu\|IP_DMA_nios2_gen2_0_cpu_nios2_oci:the_IP_DMA_nios2_gen2_0_cpu_nios2_oci\|IP_DMA_nios2_gen2_0_cpu_nios2_oci_dtrace:the_IP_DMA_nios2_gen2_0_cpu_nios2_oci_dtrace " "Elaborating entity \"IP_DMA_nios2_gen2_0_cpu_nios2_oci_dtrace\" for hierarchy \"IP_DMA:IP_DMA\|IP_DMA_nios2_gen2_0:nios2_gen2_0\|IP_DMA_nios2_gen2_0_cpu:cpu\|IP_DMA_nios2_gen2_0_cpu_nios2_oci:the_IP_DMA_nios2_gen2_0_cpu_nios2_oci\|IP_DMA_nios2_gen2_0_cpu_nios2_oci_dtrace:the_IP_DMA_nios2_gen2_0_cpu_nios2_oci_dtrace\"" {  } { { "db/ip/ip_dma/submodules/ip_dma_nios2_gen2_0_cpu.v" "the_IP_DMA_nios2_gen2_0_cpu_nios2_oci_dtrace" { Text "E:/Concentrator_sim/db/ip/ip_dma/submodules/ip_dma_nios2_gen2_0_cpu.v" 2639 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1652698138649 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "IP_DMA_nios2_gen2_0_cpu_nios2_oci_td_mode IP_DMA:IP_DMA\|IP_DMA_nios2_gen2_0:nios2_gen2_0\|IP_DMA_nios2_gen2_0_cpu:cpu\|IP_DMA_nios2_gen2_0_cpu_nios2_oci:the_IP_DMA_nios2_gen2_0_cpu_nios2_oci\|IP_DMA_nios2_gen2_0_cpu_nios2_oci_dtrace:the_IP_DMA_nios2_gen2_0_cpu_nios2_oci_dtrace\|IP_DMA_nios2_gen2_0_cpu_nios2_oci_td_mode:IP_DMA_nios2_gen2_0_cpu_nios2_oci_trc_ctrl_td_mode " "Elaborating entity \"IP_DMA_nios2_gen2_0_cpu_nios2_oci_td_mode\" for hierarchy \"IP_DMA:IP_DMA\|IP_DMA_nios2_gen2_0:nios2_gen2_0\|IP_DMA_nios2_gen2_0_cpu:cpu\|IP_DMA_nios2_gen2_0_cpu_nios2_oci:the_IP_DMA_nios2_gen2_0_cpu_nios2_oci\|IP_DMA_nios2_gen2_0_cpu_nios2_oci_dtrace:the_IP_DMA_nios2_gen2_0_cpu_nios2_oci_dtrace\|IP_DMA_nios2_gen2_0_cpu_nios2_oci_td_mode:IP_DMA_nios2_gen2_0_cpu_nios2_oci_trc_ctrl_td_mode\"" {  } { { "db/ip/ip_dma/submodules/ip_dma_nios2_gen2_0_cpu.v" "IP_DMA_nios2_gen2_0_cpu_nios2_oci_trc_ctrl_td_mode" { Text "E:/Concentrator_sim/db/ip/ip_dma/submodules/ip_dma_nios2_gen2_0_cpu.v" 1233 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1652698138714 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "IP_DMA_nios2_gen2_0_cpu_nios2_oci_fifo IP_DMA:IP_DMA\|IP_DMA_nios2_gen2_0:nios2_gen2_0\|IP_DMA_nios2_gen2_0_cpu:cpu\|IP_DMA_nios2_gen2_0_cpu_nios2_oci:the_IP_DMA_nios2_gen2_0_cpu_nios2_oci\|IP_DMA_nios2_gen2_0_cpu_nios2_oci_fifo:the_IP_DMA_nios2_gen2_0_cpu_nios2_oci_fifo " "Elaborating entity \"IP_DMA_nios2_gen2_0_cpu_nios2_oci_fifo\" for hierarchy \"IP_DMA:IP_DMA\|IP_DMA_nios2_gen2_0:nios2_gen2_0\|IP_DMA_nios2_gen2_0_cpu:cpu\|IP_DMA_nios2_gen2_0_cpu_nios2_oci:the_IP_DMA_nios2_gen2_0_cpu_nios2_oci\|IP_DMA_nios2_gen2_0_cpu_nios2_oci_fifo:the_IP_DMA_nios2_gen2_0_cpu_nios2_oci_fifo\"" {  } { { "db/ip/ip_dma/submodules/ip_dma_nios2_gen2_0_cpu.v" "the_IP_DMA_nios2_gen2_0_cpu_nios2_oci_fifo" { Text "E:/Concentrator_sim/db/ip/ip_dma/submodules/ip_dma_nios2_gen2_0_cpu.v" 2654 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1652698138724 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "IP_DMA_nios2_gen2_0_cpu_nios2_oci_compute_input_tm_cnt IP_DMA:IP_DMA\|IP_DMA_nios2_gen2_0:nios2_gen2_0\|IP_DMA_nios2_gen2_0_cpu:cpu\|IP_DMA_nios2_gen2_0_cpu_nios2_oci:the_IP_DMA_nios2_gen2_0_cpu_nios2_oci\|IP_DMA_nios2_gen2_0_cpu_nios2_oci_fifo:the_IP_DMA_nios2_gen2_0_cpu_nios2_oci_fifo\|IP_DMA_nios2_gen2_0_cpu_nios2_oci_compute_input_tm_cnt:the_IP_DMA_nios2_gen2_0_cpu_nios2_oci_compute_input_tm_cnt " "Elaborating entity \"IP_DMA_nios2_gen2_0_cpu_nios2_oci_compute_input_tm_cnt\" for hierarchy \"IP_DMA:IP_DMA\|IP_DMA_nios2_gen2_0:nios2_gen2_0\|IP_DMA_nios2_gen2_0_cpu:cpu\|IP_DMA_nios2_gen2_0_cpu_nios2_oci:the_IP_DMA_nios2_gen2_0_cpu_nios2_oci\|IP_DMA_nios2_gen2_0_cpu_nios2_oci_fifo:the_IP_DMA_nios2_gen2_0_cpu_nios2_oci_fifo\|IP_DMA_nios2_gen2_0_cpu_nios2_oci_compute_input_tm_cnt:the_IP_DMA_nios2_gen2_0_cpu_nios2_oci_compute_input_tm_cnt\"" {  } { { "db/ip/ip_dma/submodules/ip_dma_nios2_gen2_0_cpu.v" "the_IP_DMA_nios2_gen2_0_cpu_nios2_oci_compute_input_tm_cnt" { Text "E:/Concentrator_sim/db/ip/ip_dma/submodules/ip_dma_nios2_gen2_0_cpu.v" 1546 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1652698138776 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "IP_DMA_nios2_gen2_0_cpu_nios2_oci_fifo_wrptr_inc IP_DMA:IP_DMA\|IP_DMA_nios2_gen2_0:nios2_gen2_0\|IP_DMA_nios2_gen2_0_cpu:cpu\|IP_DMA_nios2_gen2_0_cpu_nios2_oci:the_IP_DMA_nios2_gen2_0_cpu_nios2_oci\|IP_DMA_nios2_gen2_0_cpu_nios2_oci_fifo:the_IP_DMA_nios2_gen2_0_cpu_nios2_oci_fifo\|IP_DMA_nios2_gen2_0_cpu_nios2_oci_fifo_wrptr_inc:the_IP_DMA_nios2_gen2_0_cpu_nios2_oci_fifo_wrptr_inc " "Elaborating entity \"IP_DMA_nios2_gen2_0_cpu_nios2_oci_fifo_wrptr_inc\" for hierarchy \"IP_DMA:IP_DMA\|IP_DMA_nios2_gen2_0:nios2_gen2_0\|IP_DMA_nios2_gen2_0_cpu:cpu\|IP_DMA_nios2_gen2_0_cpu_nios2_oci:the_IP_DMA_nios2_gen2_0_cpu_nios2_oci\|IP_DMA_nios2_gen2_0_cpu_nios2_oci_fifo:the_IP_DMA_nios2_gen2_0_cpu_nios2_oci_fifo\|IP_DMA_nios2_gen2_0_cpu_nios2_oci_fifo_wrptr_inc:the_IP_DMA_nios2_gen2_0_cpu_nios2_oci_fifo_wrptr_inc\"" {  } { { "db/ip/ip_dma/submodules/ip_dma_nios2_gen2_0_cpu.v" "the_IP_DMA_nios2_gen2_0_cpu_nios2_oci_fifo_wrptr_inc" { Text "E:/Concentrator_sim/db/ip/ip_dma/submodules/ip_dma_nios2_gen2_0_cpu.v" 1555 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1652698138788 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "IP_DMA_nios2_gen2_0_cpu_nios2_oci_fifo_cnt_inc IP_DMA:IP_DMA\|IP_DMA_nios2_gen2_0:nios2_gen2_0\|IP_DMA_nios2_gen2_0_cpu:cpu\|IP_DMA_nios2_gen2_0_cpu_nios2_oci:the_IP_DMA_nios2_gen2_0_cpu_nios2_oci\|IP_DMA_nios2_gen2_0_cpu_nios2_oci_fifo:the_IP_DMA_nios2_gen2_0_cpu_nios2_oci_fifo\|IP_DMA_nios2_gen2_0_cpu_nios2_oci_fifo_cnt_inc:the_IP_DMA_nios2_gen2_0_cpu_nios2_oci_fifo_cnt_inc " "Elaborating entity \"IP_DMA_nios2_gen2_0_cpu_nios2_oci_fifo_cnt_inc\" for hierarchy \"IP_DMA:IP_DMA\|IP_DMA_nios2_gen2_0:nios2_gen2_0\|IP_DMA_nios2_gen2_0_cpu:cpu\|IP_DMA_nios2_gen2_0_cpu_nios2_oci:the_IP_DMA_nios2_gen2_0_cpu_nios2_oci\|IP_DMA_nios2_gen2_0_cpu_nios2_oci_fifo:the_IP_DMA_nios2_gen2_0_cpu_nios2_oci_fifo\|IP_DMA_nios2_gen2_0_cpu_nios2_oci_fifo_cnt_inc:the_IP_DMA_nios2_gen2_0_cpu_nios2_oci_fifo_cnt_inc\"" {  } { { "db/ip/ip_dma/submodules/ip_dma_nios2_gen2_0_cpu.v" "the_IP_DMA_nios2_gen2_0_cpu_nios2_oci_fifo_cnt_inc" { Text "E:/Concentrator_sim/db/ip/ip_dma/submodules/ip_dma_nios2_gen2_0_cpu.v" 1564 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1652698138798 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "IP_DMA_nios2_gen2_0_cpu_nios2_oci_pib IP_DMA:IP_DMA\|IP_DMA_nios2_gen2_0:nios2_gen2_0\|IP_DMA_nios2_gen2_0_cpu:cpu\|IP_DMA_nios2_gen2_0_cpu_nios2_oci:the_IP_DMA_nios2_gen2_0_cpu_nios2_oci\|IP_DMA_nios2_gen2_0_cpu_nios2_oci_pib:the_IP_DMA_nios2_gen2_0_cpu_nios2_oci_pib " "Elaborating entity \"IP_DMA_nios2_gen2_0_cpu_nios2_oci_pib\" for hierarchy \"IP_DMA:IP_DMA\|IP_DMA_nios2_gen2_0:nios2_gen2_0\|IP_DMA_nios2_gen2_0_cpu:cpu\|IP_DMA_nios2_gen2_0_cpu_nios2_oci:the_IP_DMA_nios2_gen2_0_cpu_nios2_oci\|IP_DMA_nios2_gen2_0_cpu_nios2_oci_pib:the_IP_DMA_nios2_gen2_0_cpu_nios2_oci_pib\"" {  } { { "db/ip/ip_dma/submodules/ip_dma_nios2_gen2_0_cpu.v" "the_IP_DMA_nios2_gen2_0_cpu_nios2_oci_pib" { Text "E:/Concentrator_sim/db/ip/ip_dma/submodules/ip_dma_nios2_gen2_0_cpu.v" 2659 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1652698138807 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "IP_DMA_nios2_gen2_0_cpu_nios2_oci_im IP_DMA:IP_DMA\|IP_DMA_nios2_gen2_0:nios2_gen2_0\|IP_DMA_nios2_gen2_0_cpu:cpu\|IP_DMA_nios2_gen2_0_cpu_nios2_oci:the_IP_DMA_nios2_gen2_0_cpu_nios2_oci\|IP_DMA_nios2_gen2_0_cpu_nios2_oci_im:the_IP_DMA_nios2_gen2_0_cpu_nios2_oci_im " "Elaborating entity \"IP_DMA_nios2_gen2_0_cpu_nios2_oci_im\" for hierarchy \"IP_DMA:IP_DMA\|IP_DMA_nios2_gen2_0:nios2_gen2_0\|IP_DMA_nios2_gen2_0_cpu:cpu\|IP_DMA_nios2_gen2_0_cpu_nios2_oci:the_IP_DMA_nios2_gen2_0_cpu_nios2_oci\|IP_DMA_nios2_gen2_0_cpu_nios2_oci_im:the_IP_DMA_nios2_gen2_0_cpu_nios2_oci_im\"" {  } { { "db/ip/ip_dma/submodules/ip_dma_nios2_gen2_0_cpu.v" "the_IP_DMA_nios2_gen2_0_cpu_nios2_oci_im" { Text "E:/Concentrator_sim/db/ip/ip_dma/submodules/ip_dma_nios2_gen2_0_cpu.v" 2673 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1652698138815 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "IP_DMA_nios2_gen2_0_cpu_nios2_avalon_reg IP_DMA:IP_DMA\|IP_DMA_nios2_gen2_0:nios2_gen2_0\|IP_DMA_nios2_gen2_0_cpu:cpu\|IP_DMA_nios2_gen2_0_cpu_nios2_oci:the_IP_DMA_nios2_gen2_0_cpu_nios2_oci\|IP_DMA_nios2_gen2_0_cpu_nios2_avalon_reg:the_IP_DMA_nios2_gen2_0_cpu_nios2_avalon_reg " "Elaborating entity \"IP_DMA_nios2_gen2_0_cpu_nios2_avalon_reg\" for hierarchy \"IP_DMA:IP_DMA\|IP_DMA_nios2_gen2_0:nios2_gen2_0\|IP_DMA_nios2_gen2_0_cpu:cpu\|IP_DMA_nios2_gen2_0_cpu_nios2_oci:the_IP_DMA_nios2_gen2_0_cpu_nios2_oci\|IP_DMA_nios2_gen2_0_cpu_nios2_avalon_reg:the_IP_DMA_nios2_gen2_0_cpu_nios2_avalon_reg\"" {  } { { "db/ip/ip_dma/submodules/ip_dma_nios2_gen2_0_cpu.v" "the_IP_DMA_nios2_gen2_0_cpu_nios2_avalon_reg" { Text "E:/Concentrator_sim/db/ip/ip_dma/submodules/ip_dma_nios2_gen2_0_cpu.v" 2692 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1652698138825 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "IP_DMA_nios2_gen2_0_cpu_nios2_ocimem IP_DMA:IP_DMA\|IP_DMA_nios2_gen2_0:nios2_gen2_0\|IP_DMA_nios2_gen2_0_cpu:cpu\|IP_DMA_nios2_gen2_0_cpu_nios2_oci:the_IP_DMA_nios2_gen2_0_cpu_nios2_oci\|IP_DMA_nios2_gen2_0_cpu_nios2_ocimem:the_IP_DMA_nios2_gen2_0_cpu_nios2_ocimem " "Elaborating entity \"IP_DMA_nios2_gen2_0_cpu_nios2_ocimem\" for hierarchy \"IP_DMA:IP_DMA\|IP_DMA_nios2_gen2_0:nios2_gen2_0\|IP_DMA_nios2_gen2_0_cpu:cpu\|IP_DMA_nios2_gen2_0_cpu_nios2_oci:the_IP_DMA_nios2_gen2_0_cpu_nios2_oci\|IP_DMA_nios2_gen2_0_cpu_nios2_ocimem:the_IP_DMA_nios2_gen2_0_cpu_nios2_ocimem\"" {  } { { "db/ip/ip_dma/submodules/ip_dma_nios2_gen2_0_cpu.v" "the_IP_DMA_nios2_gen2_0_cpu_nios2_ocimem" { Text "E:/Concentrator_sim/db/ip/ip_dma/submodules/ip_dma_nios2_gen2_0_cpu.v" 2712 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1652698138837 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "IP_DMA_nios2_gen2_0_cpu_ociram_sp_ram_module IP_DMA:IP_DMA\|IP_DMA_nios2_gen2_0:nios2_gen2_0\|IP_DMA_nios2_gen2_0_cpu:cpu\|IP_DMA_nios2_gen2_0_cpu_nios2_oci:the_IP_DMA_nios2_gen2_0_cpu_nios2_oci\|IP_DMA_nios2_gen2_0_cpu_nios2_ocimem:the_IP_DMA_nios2_gen2_0_cpu_nios2_ocimem\|IP_DMA_nios2_gen2_0_cpu_ociram_sp_ram_module:IP_DMA_nios2_gen2_0_cpu_ociram_sp_ram " "Elaborating entity \"IP_DMA_nios2_gen2_0_cpu_ociram_sp_ram_module\" for hierarchy \"IP_DMA:IP_DMA\|IP_DMA_nios2_gen2_0:nios2_gen2_0\|IP_DMA_nios2_gen2_0_cpu:cpu\|IP_DMA_nios2_gen2_0_cpu_nios2_oci:the_IP_DMA_nios2_gen2_0_cpu_nios2_oci\|IP_DMA_nios2_gen2_0_cpu_nios2_ocimem:the_IP_DMA_nios2_gen2_0_cpu_nios2_ocimem\|IP_DMA_nios2_gen2_0_cpu_ociram_sp_ram_module:IP_DMA_nios2_gen2_0_cpu_ociram_sp_ram\"" {  } { { "db/ip/ip_dma/submodules/ip_dma_nios2_gen2_0_cpu.v" "IP_DMA_nios2_gen2_0_cpu_ociram_sp_ram" { Text "E:/Concentrator_sim/db/ip/ip_dma/submodules/ip_dma_nios2_gen2_0_cpu.v" 2332 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1652698138863 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram IP_DMA:IP_DMA\|IP_DMA_nios2_gen2_0:nios2_gen2_0\|IP_DMA_nios2_gen2_0_cpu:cpu\|IP_DMA_nios2_gen2_0_cpu_nios2_oci:the_IP_DMA_nios2_gen2_0_cpu_nios2_oci\|IP_DMA_nios2_gen2_0_cpu_nios2_ocimem:the_IP_DMA_nios2_gen2_0_cpu_nios2_ocimem\|IP_DMA_nios2_gen2_0_cpu_ociram_sp_ram_module:IP_DMA_nios2_gen2_0_cpu_ociram_sp_ram\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"IP_DMA:IP_DMA\|IP_DMA_nios2_gen2_0:nios2_gen2_0\|IP_DMA_nios2_gen2_0_cpu:cpu\|IP_DMA_nios2_gen2_0_cpu_nios2_oci:the_IP_DMA_nios2_gen2_0_cpu_nios2_oci\|IP_DMA_nios2_gen2_0_cpu_nios2_ocimem:the_IP_DMA_nios2_gen2_0_cpu_nios2_ocimem\|IP_DMA_nios2_gen2_0_cpu_ociram_sp_ram_module:IP_DMA_nios2_gen2_0_cpu_ociram_sp_ram\|altsyncram:the_altsyncram\"" {  } { { "db/ip/ip_dma/submodules/ip_dma_nios2_gen2_0_cpu.v" "the_altsyncram" { Text "E:/Concentrator_sim/db/ip/ip_dma/submodules/ip_dma_nios2_gen2_0_cpu.v" 2156 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1652698138880 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "IP_DMA:IP_DMA\|IP_DMA_nios2_gen2_0:nios2_gen2_0\|IP_DMA_nios2_gen2_0_cpu:cpu\|IP_DMA_nios2_gen2_0_cpu_nios2_oci:the_IP_DMA_nios2_gen2_0_cpu_nios2_oci\|IP_DMA_nios2_gen2_0_cpu_nios2_ocimem:the_IP_DMA_nios2_gen2_0_cpu_nios2_ocimem\|IP_DMA_nios2_gen2_0_cpu_ociram_sp_ram_module:IP_DMA_nios2_gen2_0_cpu_ociram_sp_ram\|altsyncram:the_altsyncram " "Elaborated megafunction instantiation \"IP_DMA:IP_DMA\|IP_DMA_nios2_gen2_0:nios2_gen2_0\|IP_DMA_nios2_gen2_0_cpu:cpu\|IP_DMA_nios2_gen2_0_cpu_nios2_oci:the_IP_DMA_nios2_gen2_0_cpu_nios2_oci\|IP_DMA_nios2_gen2_0_cpu_nios2_ocimem:the_IP_DMA_nios2_gen2_0_cpu_nios2_ocimem\|IP_DMA_nios2_gen2_0_cpu_ociram_sp_ram_module:IP_DMA_nios2_gen2_0_cpu_ociram_sp_ram\|altsyncram:the_altsyncram\"" {  } { { "db/ip/ip_dma/submodules/ip_dma_nios2_gen2_0_cpu.v" "" { Text "E:/Concentrator_sim/db/ip/ip_dma/submodules/ip_dma_nios2_gen2_0_cpu.v" 2156 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1652698138897 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "IP_DMA:IP_DMA\|IP_DMA_nios2_gen2_0:nios2_gen2_0\|IP_DMA_nios2_gen2_0_cpu:cpu\|IP_DMA_nios2_gen2_0_cpu_nios2_oci:the_IP_DMA_nios2_gen2_0_cpu_nios2_oci\|IP_DMA_nios2_gen2_0_cpu_nios2_ocimem:the_IP_DMA_nios2_gen2_0_cpu_nios2_ocimem\|IP_DMA_nios2_gen2_0_cpu_ociram_sp_ram_module:IP_DMA_nios2_gen2_0_cpu_ociram_sp_ram\|altsyncram:the_altsyncram " "Instantiated megafunction \"IP_DMA:IP_DMA\|IP_DMA_nios2_gen2_0:nios2_gen2_0\|IP_DMA_nios2_gen2_0_cpu:cpu\|IP_DMA_nios2_gen2_0_cpu_nios2_oci:the_IP_DMA_nios2_gen2_0_cpu_nios2_oci\|IP_DMA_nios2_gen2_0_cpu_nios2_ocimem:the_IP_DMA_nios2_gen2_0_cpu_nios2_ocimem\|IP_DMA_nios2_gen2_0_cpu_ociram_sp_ram_module:IP_DMA_nios2_gen2_0_cpu_ociram_sp_ram\|altsyncram:the_altsyncram\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file UNUSED " "Parameter \"init_file\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1652698138898 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "maximum_depth 0 " "Parameter \"maximum_depth\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1652698138898 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 256 " "Parameter \"numwords_a\" = \"256\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1652698138898 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode SINGLE_PORT " "Parameter \"operation_mode\" = \"SINGLE_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1652698138898 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1652698138898 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type AUTO " "Parameter \"ram_block_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1652698138898 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_port_a DONT_CARE " "Parameter \"read_during_write_mode_port_a\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1652698138898 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Parameter \"width_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1652698138898 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 4 " "Parameter \"width_byteena_a\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1652698138898 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 8 " "Parameter \"widthad_a\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1652698138898 ""}  } { { "db/ip/ip_dma/submodules/ip_dma_nios2_gen2_0_cpu.v" "" { Text "E:/Concentrator_sim/db/ip/ip_dma/submodules/ip_dma_nios2_gen2_0_cpu.v" 2156 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1652698138898 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_ac71.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_ac71.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_ac71 " "Found entity 1: altsyncram_ac71" {  } { { "db/altsyncram_ac71.tdf" "" { Text "E:/Concentrator_sim/db/altsyncram_ac71.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1652698138977 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1652698138977 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_ac71 IP_DMA:IP_DMA\|IP_DMA_nios2_gen2_0:nios2_gen2_0\|IP_DMA_nios2_gen2_0_cpu:cpu\|IP_DMA_nios2_gen2_0_cpu_nios2_oci:the_IP_DMA_nios2_gen2_0_cpu_nios2_oci\|IP_DMA_nios2_gen2_0_cpu_nios2_ocimem:the_IP_DMA_nios2_gen2_0_cpu_nios2_ocimem\|IP_DMA_nios2_gen2_0_cpu_ociram_sp_ram_module:IP_DMA_nios2_gen2_0_cpu_ociram_sp_ram\|altsyncram:the_altsyncram\|altsyncram_ac71:auto_generated " "Elaborating entity \"altsyncram_ac71\" for hierarchy \"IP_DMA:IP_DMA\|IP_DMA_nios2_gen2_0:nios2_gen2_0\|IP_DMA_nios2_gen2_0_cpu:cpu\|IP_DMA_nios2_gen2_0_cpu_nios2_oci:the_IP_DMA_nios2_gen2_0_cpu_nios2_oci\|IP_DMA_nios2_gen2_0_cpu_nios2_ocimem:the_IP_DMA_nios2_gen2_0_cpu_nios2_ocimem\|IP_DMA_nios2_gen2_0_cpu_ociram_sp_ram_module:IP_DMA_nios2_gen2_0_cpu_ociram_sp_ram\|altsyncram:the_altsyncram\|altsyncram_ac71:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1652698138979 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "IP_DMA_nios2_gen2_0_cpu_debug_slave_wrapper IP_DMA:IP_DMA\|IP_DMA_nios2_gen2_0:nios2_gen2_0\|IP_DMA_nios2_gen2_0_cpu:cpu\|IP_DMA_nios2_gen2_0_cpu_nios2_oci:the_IP_DMA_nios2_gen2_0_cpu_nios2_oci\|IP_DMA_nios2_gen2_0_cpu_debug_slave_wrapper:the_IP_DMA_nios2_gen2_0_cpu_debug_slave_wrapper " "Elaborating entity \"IP_DMA_nios2_gen2_0_cpu_debug_slave_wrapper\" for hierarchy \"IP_DMA:IP_DMA\|IP_DMA_nios2_gen2_0:nios2_gen2_0\|IP_DMA_nios2_gen2_0_cpu:cpu\|IP_DMA_nios2_gen2_0_cpu_nios2_oci:the_IP_DMA_nios2_gen2_0_cpu_nios2_oci\|IP_DMA_nios2_gen2_0_cpu_debug_slave_wrapper:the_IP_DMA_nios2_gen2_0_cpu_debug_slave_wrapper\"" {  } { { "db/ip/ip_dma/submodules/ip_dma_nios2_gen2_0_cpu.v" "the_IP_DMA_nios2_gen2_0_cpu_debug_slave_wrapper" { Text "E:/Concentrator_sim/db/ip/ip_dma/submodules/ip_dma_nios2_gen2_0_cpu.v" 2814 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1652698139020 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "IP_DMA_nios2_gen2_0_cpu_debug_slave_tck IP_DMA:IP_DMA\|IP_DMA_nios2_gen2_0:nios2_gen2_0\|IP_DMA_nios2_gen2_0_cpu:cpu\|IP_DMA_nios2_gen2_0_cpu_nios2_oci:the_IP_DMA_nios2_gen2_0_cpu_nios2_oci\|IP_DMA_nios2_gen2_0_cpu_debug_slave_wrapper:the_IP_DMA_nios2_gen2_0_cpu_debug_slave_wrapper\|IP_DMA_nios2_gen2_0_cpu_debug_slave_tck:the_IP_DMA_nios2_gen2_0_cpu_debug_slave_tck " "Elaborating entity \"IP_DMA_nios2_gen2_0_cpu_debug_slave_tck\" for hierarchy \"IP_DMA:IP_DMA\|IP_DMA_nios2_gen2_0:nios2_gen2_0\|IP_DMA_nios2_gen2_0_cpu:cpu\|IP_DMA_nios2_gen2_0_cpu_nios2_oci:the_IP_DMA_nios2_gen2_0_cpu_nios2_oci\|IP_DMA_nios2_gen2_0_cpu_debug_slave_wrapper:the_IP_DMA_nios2_gen2_0_cpu_debug_slave_wrapper\|IP_DMA_nios2_gen2_0_cpu_debug_slave_tck:the_IP_DMA_nios2_gen2_0_cpu_debug_slave_tck\"" {  } { { "db/ip/ip_dma/submodules/ip_dma_nios2_gen2_0_cpu_debug_slave_wrapper.v" "the_IP_DMA_nios2_gen2_0_cpu_debug_slave_tck" { Text "E:/Concentrator_sim/db/ip/ip_dma/submodules/ip_dma_nios2_gen2_0_cpu_debug_slave_wrapper.v" 157 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1652698139037 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "IP_DMA_nios2_gen2_0_cpu_debug_slave_sysclk IP_DMA:IP_DMA\|IP_DMA_nios2_gen2_0:nios2_gen2_0\|IP_DMA_nios2_gen2_0_cpu:cpu\|IP_DMA_nios2_gen2_0_cpu_nios2_oci:the_IP_DMA_nios2_gen2_0_cpu_nios2_oci\|IP_DMA_nios2_gen2_0_cpu_debug_slave_wrapper:the_IP_DMA_nios2_gen2_0_cpu_debug_slave_wrapper\|IP_DMA_nios2_gen2_0_cpu_debug_slave_sysclk:the_IP_DMA_nios2_gen2_0_cpu_debug_slave_sysclk " "Elaborating entity \"IP_DMA_nios2_gen2_0_cpu_debug_slave_sysclk\" for hierarchy \"IP_DMA:IP_DMA\|IP_DMA_nios2_gen2_0:nios2_gen2_0\|IP_DMA_nios2_gen2_0_cpu:cpu\|IP_DMA_nios2_gen2_0_cpu_nios2_oci:the_IP_DMA_nios2_gen2_0_cpu_nios2_oci\|IP_DMA_nios2_gen2_0_cpu_debug_slave_wrapper:the_IP_DMA_nios2_gen2_0_cpu_debug_slave_wrapper\|IP_DMA_nios2_gen2_0_cpu_debug_slave_sysclk:the_IP_DMA_nios2_gen2_0_cpu_debug_slave_sysclk\"" {  } { { "db/ip/ip_dma/submodules/ip_dma_nios2_gen2_0_cpu_debug_slave_wrapper.v" "the_IP_DMA_nios2_gen2_0_cpu_debug_slave_sysclk" { Text "E:/Concentrator_sim/db/ip/ip_dma/submodules/ip_dma_nios2_gen2_0_cpu_debug_slave_wrapper.v" 177 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1652698139093 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_virtual_jtag_basic IP_DMA:IP_DMA\|IP_DMA_nios2_gen2_0:nios2_gen2_0\|IP_DMA_nios2_gen2_0_cpu:cpu\|IP_DMA_nios2_gen2_0_cpu_nios2_oci:the_IP_DMA_nios2_gen2_0_cpu_nios2_oci\|IP_DMA_nios2_gen2_0_cpu_debug_slave_wrapper:the_IP_DMA_nios2_gen2_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:IP_DMA_nios2_gen2_0_cpu_debug_slave_phy " "Elaborating entity \"sld_virtual_jtag_basic\" for hierarchy \"IP_DMA:IP_DMA\|IP_DMA_nios2_gen2_0:nios2_gen2_0\|IP_DMA_nios2_gen2_0_cpu:cpu\|IP_DMA_nios2_gen2_0_cpu_nios2_oci:the_IP_DMA_nios2_gen2_0_cpu_nios2_oci\|IP_DMA_nios2_gen2_0_cpu_debug_slave_wrapper:the_IP_DMA_nios2_gen2_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:IP_DMA_nios2_gen2_0_cpu_debug_slave_phy\"" {  } { { "db/ip/ip_dma/submodules/ip_dma_nios2_gen2_0_cpu_debug_slave_wrapper.v" "IP_DMA_nios2_gen2_0_cpu_debug_slave_phy" { Text "E:/Concentrator_sim/db/ip/ip_dma/submodules/ip_dma_nios2_gen2_0_cpu_debug_slave_wrapper.v" 207 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1652698139173 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "IP_DMA:IP_DMA\|IP_DMA_nios2_gen2_0:nios2_gen2_0\|IP_DMA_nios2_gen2_0_cpu:cpu\|IP_DMA_nios2_gen2_0_cpu_nios2_oci:the_IP_DMA_nios2_gen2_0_cpu_nios2_oci\|IP_DMA_nios2_gen2_0_cpu_debug_slave_wrapper:the_IP_DMA_nios2_gen2_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:IP_DMA_nios2_gen2_0_cpu_debug_slave_phy " "Elaborated megafunction instantiation \"IP_DMA:IP_DMA\|IP_DMA_nios2_gen2_0:nios2_gen2_0\|IP_DMA_nios2_gen2_0_cpu:cpu\|IP_DMA_nios2_gen2_0_cpu_nios2_oci:the_IP_DMA_nios2_gen2_0_cpu_nios2_oci\|IP_DMA_nios2_gen2_0_cpu_debug_slave_wrapper:the_IP_DMA_nios2_gen2_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:IP_DMA_nios2_gen2_0_cpu_debug_slave_phy\"" {  } { { "db/ip/ip_dma/submodules/ip_dma_nios2_gen2_0_cpu_debug_slave_wrapper.v" "" { Text "E:/Concentrator_sim/db/ip/ip_dma/submodules/ip_dma_nios2_gen2_0_cpu_debug_slave_wrapper.v" 207 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1652698139178 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "IP_DMA:IP_DMA\|IP_DMA_nios2_gen2_0:nios2_gen2_0\|IP_DMA_nios2_gen2_0_cpu:cpu\|IP_DMA_nios2_gen2_0_cpu_nios2_oci:the_IP_DMA_nios2_gen2_0_cpu_nios2_oci\|IP_DMA_nios2_gen2_0_cpu_debug_slave_wrapper:the_IP_DMA_nios2_gen2_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:IP_DMA_nios2_gen2_0_cpu_debug_slave_phy " "Instantiated megafunction \"IP_DMA:IP_DMA\|IP_DMA_nios2_gen2_0:nios2_gen2_0\|IP_DMA_nios2_gen2_0_cpu:cpu\|IP_DMA_nios2_gen2_0_cpu_nios2_oci:the_IP_DMA_nios2_gen2_0_cpu_nios2_oci\|IP_DMA_nios2_gen2_0_cpu_debug_slave_wrapper:the_IP_DMA_nios2_gen2_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:IP_DMA_nios2_gen2_0_cpu_debug_slave_phy\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_auto_instance_index YES " "Parameter \"sld_auto_instance_index\" = \"YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1652698139178 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_instance_index 0 " "Parameter \"sld_instance_index\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1652698139178 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_ir_width 2 " "Parameter \"sld_ir_width\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1652698139178 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_mfg_id 70 " "Parameter \"sld_mfg_id\" = \"70\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1652698139178 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_sim_action  " "Parameter \"sld_sim_action\" = \"\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1652698139178 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_sim_n_scan 0 " "Parameter \"sld_sim_n_scan\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1652698139178 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_sim_total_length 0 " "Parameter \"sld_sim_total_length\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1652698139178 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_type_id 34 " "Parameter \"sld_type_id\" = \"34\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1652698139178 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_version 3 " "Parameter \"sld_version\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1652698139178 ""}  } { { "db/ip/ip_dma/submodules/ip_dma_nios2_gen2_0_cpu_debug_slave_wrapper.v" "" { Text "E:/Concentrator_sim/db/ip/ip_dma/submodules/ip_dma_nios2_gen2_0_cpu_debug_slave_wrapper.v" 207 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1652698139178 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_virtual_jtag_impl IP_DMA:IP_DMA\|IP_DMA_nios2_gen2_0:nios2_gen2_0\|IP_DMA_nios2_gen2_0_cpu:cpu\|IP_DMA_nios2_gen2_0_cpu_nios2_oci:the_IP_DMA_nios2_gen2_0_cpu_nios2_oci\|IP_DMA_nios2_gen2_0_cpu_debug_slave_wrapper:the_IP_DMA_nios2_gen2_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:IP_DMA_nios2_gen2_0_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst " "Elaborating entity \"sld_virtual_jtag_impl\" for hierarchy \"IP_DMA:IP_DMA\|IP_DMA_nios2_gen2_0:nios2_gen2_0\|IP_DMA_nios2_gen2_0_cpu:cpu\|IP_DMA_nios2_gen2_0_cpu_nios2_oci:the_IP_DMA_nios2_gen2_0_cpu_nios2_oci\|IP_DMA_nios2_gen2_0_cpu_debug_slave_wrapper:the_IP_DMA_nios2_gen2_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:IP_DMA_nios2_gen2_0_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\"" {  } { { "sld_virtual_jtag_basic.v" "sld_virtual_jtag_impl_inst" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/sld_virtual_jtag_basic.v" 151 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1652698139183 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "IP_DMA:IP_DMA\|IP_DMA_nios2_gen2_0:nios2_gen2_0\|IP_DMA_nios2_gen2_0_cpu:cpu\|IP_DMA_nios2_gen2_0_cpu_nios2_oci:the_IP_DMA_nios2_gen2_0_cpu_nios2_oci\|IP_DMA_nios2_gen2_0_cpu_debug_slave_wrapper:the_IP_DMA_nios2_gen2_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:IP_DMA_nios2_gen2_0_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst IP_DMA:IP_DMA\|IP_DMA_nios2_gen2_0:nios2_gen2_0\|IP_DMA_nios2_gen2_0_cpu:cpu\|IP_DMA_nios2_gen2_0_cpu_nios2_oci:the_IP_DMA_nios2_gen2_0_cpu_nios2_oci\|IP_DMA_nios2_gen2_0_cpu_debug_slave_wrapper:the_IP_DMA_nios2_gen2_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:IP_DMA_nios2_gen2_0_cpu_debug_slave_phy " "Elaborated megafunction instantiation \"IP_DMA:IP_DMA\|IP_DMA_nios2_gen2_0:nios2_gen2_0\|IP_DMA_nios2_gen2_0_cpu:cpu\|IP_DMA_nios2_gen2_0_cpu_nios2_oci:the_IP_DMA_nios2_gen2_0_cpu_nios2_oci\|IP_DMA_nios2_gen2_0_cpu_debug_slave_wrapper:the_IP_DMA_nios2_gen2_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:IP_DMA_nios2_gen2_0_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\", which is child of megafunction instantiation \"IP_DMA:IP_DMA\|IP_DMA_nios2_gen2_0:nios2_gen2_0\|IP_DMA_nios2_gen2_0_cpu:cpu\|IP_DMA_nios2_gen2_0_cpu_nios2_oci:the_IP_DMA_nios2_gen2_0_cpu_nios2_oci\|IP_DMA_nios2_gen2_0_cpu_debug_slave_wrapper:the_IP_DMA_nios2_gen2_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:IP_DMA_nios2_gen2_0_cpu_debug_slave_phy\"" {  } { { "sld_virtual_jtag_basic.v" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/sld_virtual_jtag_basic.v" 151 0 0 } } { "db/ip/ip_dma/submodules/ip_dma_nios2_gen2_0_cpu_debug_slave_wrapper.v" "" { Text "E:/Concentrator_sim/db/ip/ip_dma/submodules/ip_dma_nios2_gen2_0_cpu_debug_slave_wrapper.v" 207 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1652698139191 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_jtag_endpoint_adapter IP_DMA:IP_DMA\|IP_DMA_nios2_gen2_0:nios2_gen2_0\|IP_DMA_nios2_gen2_0_cpu:cpu\|IP_DMA_nios2_gen2_0_cpu_nios2_oci:the_IP_DMA_nios2_gen2_0_cpu_nios2_oci\|IP_DMA_nios2_gen2_0_cpu_debug_slave_wrapper:the_IP_DMA_nios2_gen2_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:IP_DMA_nios2_gen2_0_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\|sld_jtag_endpoint_adapter:jtag_signal_adapter " "Elaborating entity \"sld_jtag_endpoint_adapter\" for hierarchy \"IP_DMA:IP_DMA\|IP_DMA_nios2_gen2_0:nios2_gen2_0\|IP_DMA_nios2_gen2_0_cpu:cpu\|IP_DMA_nios2_gen2_0_cpu_nios2_oci:the_IP_DMA_nios2_gen2_0_cpu_nios2_oci\|IP_DMA_nios2_gen2_0_cpu_debug_slave_wrapper:the_IP_DMA_nios2_gen2_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:IP_DMA_nios2_gen2_0_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\|sld_jtag_endpoint_adapter:jtag_signal_adapter\"" {  } { { "sld_virtual_jtag_basic.v" "jtag_signal_adapter" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/sld_virtual_jtag_basic.v" 414 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1652698139197 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_jtag_endpoint_adapter_impl IP_DMA:IP_DMA\|IP_DMA_nios2_gen2_0:nios2_gen2_0\|IP_DMA_nios2_gen2_0_cpu:cpu\|IP_DMA_nios2_gen2_0_cpu_nios2_oci:the_IP_DMA_nios2_gen2_0_cpu_nios2_oci\|IP_DMA_nios2_gen2_0_cpu_debug_slave_wrapper:the_IP_DMA_nios2_gen2_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:IP_DMA_nios2_gen2_0_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\|sld_jtag_endpoint_adapter:jtag_signal_adapter\|sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst " "Elaborating entity \"sld_jtag_endpoint_adapter_impl\" for hierarchy \"IP_DMA:IP_DMA\|IP_DMA_nios2_gen2_0:nios2_gen2_0\|IP_DMA_nios2_gen2_0_cpu:cpu\|IP_DMA_nios2_gen2_0_cpu_nios2_oci:the_IP_DMA_nios2_gen2_0_cpu_nios2_oci\|IP_DMA_nios2_gen2_0_cpu_debug_slave_wrapper:the_IP_DMA_nios2_gen2_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:IP_DMA_nios2_gen2_0_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\|sld_jtag_endpoint_adapter:jtag_signal_adapter\|sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst\"" {  } { { "sld_jtag_endpoint_adapter.vhd" "sld_jtag_endpoint_adapter_impl_inst" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/sld_jtag_endpoint_adapter.vhd" 232 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1652698139212 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "IP_DMA_onchip_memory2_0 IP_DMA:IP_DMA\|IP_DMA_onchip_memory2_0:onchip_memory2_0 " "Elaborating entity \"IP_DMA_onchip_memory2_0\" for hierarchy \"IP_DMA:IP_DMA\|IP_DMA_onchip_memory2_0:onchip_memory2_0\"" {  } { { "db/ip/ip_dma/ip_dma.v" "onchip_memory2_0" { Text "E:/Concentrator_sim/db/ip/ip_dma/ip_dma.v" 149 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1652698139230 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram IP_DMA:IP_DMA\|IP_DMA_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"IP_DMA:IP_DMA\|IP_DMA_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\"" {  } { { "db/ip/ip_dma/submodules/ip_dma_onchip_memory2_0.v" "the_altsyncram" { Text "E:/Concentrator_sim/db/ip/ip_dma/submodules/ip_dma_onchip_memory2_0.v" 66 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1652698139250 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "IP_DMA:IP_DMA\|IP_DMA_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram " "Elaborated megafunction instantiation \"IP_DMA:IP_DMA\|IP_DMA_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\"" {  } { { "db/ip/ip_dma/submodules/ip_dma_onchip_memory2_0.v" "" { Text "E:/Concentrator_sim/db/ip/ip_dma/submodules/ip_dma_onchip_memory2_0.v" 66 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1652698139267 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "IP_DMA:IP_DMA\|IP_DMA_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram " "Instantiated megafunction \"IP_DMA:IP_DMA\|IP_DMA_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "byte_size 8 " "Parameter \"byte_size\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1652698139267 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file IP_DMA_onchip_memory2_0.hex " "Parameter \"init_file\" = \"IP_DMA_onchip_memory2_0.hex\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1652698139267 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1652698139267 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "maximum_depth 65536 " "Parameter \"maximum_depth\" = \"65536\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1652698139267 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 65536 " "Parameter \"numwords_a\" = \"65536\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1652698139267 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode SINGLE_PORT " "Parameter \"operation_mode\" = \"SINGLE_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1652698139267 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1652698139267 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type AUTO " "Parameter \"ram_block_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1652698139267 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports DONT_CARE " "Parameter \"read_during_write_mode_mixed_ports\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1652698139267 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_port_a DONT_CARE " "Parameter \"read_during_write_mode_port_a\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1652698139267 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 8 " "Parameter \"width_a\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1652698139267 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 16 " "Parameter \"widthad_a\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1652698139267 ""}  } { { "db/ip/ip_dma/submodules/ip_dma_onchip_memory2_0.v" "" { Text "E:/Concentrator_sim/db/ip/ip_dma/submodules/ip_dma_onchip_memory2_0.v" 66 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1652698139267 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_dfe1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_dfe1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_dfe1 " "Found entity 1: altsyncram_dfe1" {  } { { "db/altsyncram_dfe1.tdf" "" { Text "E:/Concentrator_sim/db/altsyncram_dfe1.tdf" 31 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1652698139365 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1652698139365 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_dfe1 IP_DMA:IP_DMA\|IP_DMA_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_dfe1:auto_generated " "Elaborating entity \"altsyncram_dfe1\" for hierarchy \"IP_DMA:IP_DMA\|IP_DMA_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_dfe1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1652698139367 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/decode_rsa.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/decode_rsa.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 decode_rsa " "Found entity 1: decode_rsa" {  } { { "db/decode_rsa.tdf" "" { Text "E:/Concentrator_sim/db/decode_rsa.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1652698139964 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1652698139964 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "decode_rsa IP_DMA:IP_DMA\|IP_DMA_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_dfe1:auto_generated\|decode_rsa:decode3 " "Elaborating entity \"decode_rsa\" for hierarchy \"IP_DMA:IP_DMA\|IP_DMA_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_dfe1:auto_generated\|decode_rsa:decode3\"" {  } { { "db/altsyncram_dfe1.tdf" "decode3" { Text "E:/Concentrator_sim/db/altsyncram_dfe1.tdf" 42 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1652698139968 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mux_bnb.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mux_bnb.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mux_bnb " "Found entity 1: mux_bnb" {  } { { "db/mux_bnb.tdf" "" { Text "E:/Concentrator_sim/db/mux_bnb.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1652698140039 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1652698140039 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_bnb IP_DMA:IP_DMA\|IP_DMA_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_dfe1:auto_generated\|mux_bnb:mux2 " "Elaborating entity \"mux_bnb\" for hierarchy \"IP_DMA:IP_DMA\|IP_DMA_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_dfe1:auto_generated\|mux_bnb:mux2\"" {  } { { "db/altsyncram_dfe1.tdf" "mux2" { Text "E:/Concentrator_sim/db/altsyncram_dfe1.tdf" 43 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1652698140043 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "IP_DMA_sysid_qsys_0 IP_DMA:IP_DMA\|IP_DMA_sysid_qsys_0:sysid_qsys_0 " "Elaborating entity \"IP_DMA_sysid_qsys_0\" for hierarchy \"IP_DMA:IP_DMA\|IP_DMA_sysid_qsys_0:sysid_qsys_0\"" {  } { { "db/ip/ip_dma/ip_dma.v" "sysid_qsys_0" { Text "E:/Concentrator_sim/db/ip/ip_dma/ip_dma.v" 156 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1652698140251 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "IP_DMA_mm_interconnect_0 IP_DMA:IP_DMA\|IP_DMA_mm_interconnect_0:mm_interconnect_0 " "Elaborating entity \"IP_DMA_mm_interconnect_0\" for hierarchy \"IP_DMA:IP_DMA\|IP_DMA_mm_interconnect_0:mm_interconnect_0\"" {  } { { "db/ip/ip_dma/ip_dma.v" "mm_interconnect_0" { Text "E:/Concentrator_sim/db/ip/ip_dma/ip_dma.v" 210 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1652698140261 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_translator IP_DMA:IP_DMA\|IP_DMA_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_translator:nios2_gen2_0_data_master_translator " "Elaborating entity \"altera_merlin_master_translator\" for hierarchy \"IP_DMA:IP_DMA\|IP_DMA_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_translator:nios2_gen2_0_data_master_translator\"" {  } { { "db/ip/ip_dma/submodules/ip_dma_mm_interconnect_0.v" "nios2_gen2_0_data_master_translator" { Text "E:/Concentrator_sim/db/ip/ip_dma/submodules/ip_dma_mm_interconnect_0.v" 626 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1652698140661 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_translator IP_DMA:IP_DMA\|IP_DMA_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_translator:nios2_gen2_0_instruction_master_translator " "Elaborating entity \"altera_merlin_master_translator\" for hierarchy \"IP_DMA:IP_DMA\|IP_DMA_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_translator:nios2_gen2_0_instruction_master_translator\"" {  } { { "db/ip/ip_dma/submodules/ip_dma_mm_interconnect_0.v" "nios2_gen2_0_instruction_master_translator" { Text "E:/Concentrator_sim/db/ip/ip_dma/submodules/ip_dma_mm_interconnect_0.v" 686 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1652698140679 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_translator IP_DMA:IP_DMA\|IP_DMA_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_translator:msgdma_0_mm_write_translator " "Elaborating entity \"altera_merlin_master_translator\" for hierarchy \"IP_DMA:IP_DMA\|IP_DMA_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_translator:msgdma_0_mm_write_translator\"" {  } { { "db/ip/ip_dma/submodules/ip_dma_mm_interconnect_0.v" "msgdma_0_mm_write_translator" { Text "E:/Concentrator_sim/db/ip/ip_dma/submodules/ip_dma_mm_interconnect_0.v" 746 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1652698140697 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator IP_DMA:IP_DMA\|IP_DMA_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:jtag_uart_0_avalon_jtag_slave_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"IP_DMA:IP_DMA\|IP_DMA_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:jtag_uart_0_avalon_jtag_slave_translator\"" {  } { { "db/ip/ip_dma/submodules/ip_dma_mm_interconnect_0.v" "jtag_uart_0_avalon_jtag_slave_translator" { Text "E:/Concentrator_sim/db/ip/ip_dma/submodules/ip_dma_mm_interconnect_0.v" 810 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1652698140716 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator IP_DMA:IP_DMA\|IP_DMA_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:sysid_qsys_0_control_slave_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"IP_DMA:IP_DMA\|IP_DMA_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:sysid_qsys_0_control_slave_translator\"" {  } { { "db/ip/ip_dma/submodules/ip_dma_mm_interconnect_0.v" "sysid_qsys_0_control_slave_translator" { Text "E:/Concentrator_sim/db/ip/ip_dma/submodules/ip_dma_mm_interconnect_0.v" 874 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1652698140736 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator IP_DMA:IP_DMA\|IP_DMA_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:msgdma_0_csr_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"IP_DMA:IP_DMA\|IP_DMA_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:msgdma_0_csr_translator\"" {  } { { "db/ip/ip_dma/submodules/ip_dma_mm_interconnect_0.v" "msgdma_0_csr_translator" { Text "E:/Concentrator_sim/db/ip/ip_dma/submodules/ip_dma_mm_interconnect_0.v" 938 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1652698140756 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator IP_DMA:IP_DMA\|IP_DMA_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:nios2_gen2_0_debug_mem_slave_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"IP_DMA:IP_DMA\|IP_DMA_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:nios2_gen2_0_debug_mem_slave_translator\"" {  } { { "db/ip/ip_dma/submodules/ip_dma_mm_interconnect_0.v" "nios2_gen2_0_debug_mem_slave_translator" { Text "E:/Concentrator_sim/db/ip/ip_dma/submodules/ip_dma_mm_interconnect_0.v" 1002 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1652698140777 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator IP_DMA:IP_DMA\|IP_DMA_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:msgdma_0_descriptor_slave_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"IP_DMA:IP_DMA\|IP_DMA_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:msgdma_0_descriptor_slave_translator\"" {  } { { "db/ip/ip_dma/submodules/ip_dma_mm_interconnect_0.v" "msgdma_0_descriptor_slave_translator" { Text "E:/Concentrator_sim/db/ip/ip_dma/submodules/ip_dma_mm_interconnect_0.v" 1066 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1652698140797 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator IP_DMA:IP_DMA\|IP_DMA_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:onchip_memory2_0_s1_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"IP_DMA:IP_DMA\|IP_DMA_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:onchip_memory2_0_s1_translator\"" {  } { { "db/ip/ip_dma/submodules/ip_dma_mm_interconnect_0.v" "onchip_memory2_0_s1_translator" { Text "E:/Concentrator_sim/db/ip/ip_dma/submodules/ip_dma_mm_interconnect_0.v" 1130 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1652698140833 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_agent IP_DMA:IP_DMA\|IP_DMA_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_agent:nios2_gen2_0_data_master_agent " "Elaborating entity \"altera_merlin_master_agent\" for hierarchy \"IP_DMA:IP_DMA\|IP_DMA_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_agent:nios2_gen2_0_data_master_agent\"" {  } { { "db/ip/ip_dma/submodules/ip_dma_mm_interconnect_0.v" "nios2_gen2_0_data_master_agent" { Text "E:/Concentrator_sim/db/ip/ip_dma/submodules/ip_dma_mm_interconnect_0.v" 1211 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1652698140850 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_agent IP_DMA:IP_DMA\|IP_DMA_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_agent:nios2_gen2_0_instruction_master_agent " "Elaborating entity \"altera_merlin_master_agent\" for hierarchy \"IP_DMA:IP_DMA\|IP_DMA_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_agent:nios2_gen2_0_instruction_master_agent\"" {  } { { "db/ip/ip_dma/submodules/ip_dma_mm_interconnect_0.v" "nios2_gen2_0_instruction_master_agent" { Text "E:/Concentrator_sim/db/ip/ip_dma/submodules/ip_dma_mm_interconnect_0.v" 1292 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1652698140868 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_agent IP_DMA:IP_DMA\|IP_DMA_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_agent:msgdma_0_mm_write_agent " "Elaborating entity \"altera_merlin_master_agent\" for hierarchy \"IP_DMA:IP_DMA\|IP_DMA_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_agent:msgdma_0_mm_write_agent\"" {  } { { "db/ip/ip_dma/submodules/ip_dma_mm_interconnect_0.v" "msgdma_0_mm_write_agent" { Text "E:/Concentrator_sim/db/ip/ip_dma/submodules/ip_dma_mm_interconnect_0.v" 1373 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1652698140884 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_agent IP_DMA:IP_DMA\|IP_DMA_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:jtag_uart_0_avalon_jtag_slave_agent " "Elaborating entity \"altera_merlin_slave_agent\" for hierarchy \"IP_DMA:IP_DMA\|IP_DMA_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:jtag_uart_0_avalon_jtag_slave_agent\"" {  } { { "db/ip/ip_dma/submodules/ip_dma_mm_interconnect_0.v" "jtag_uart_0_avalon_jtag_slave_agent" { Text "E:/Concentrator_sim/db/ip/ip_dma/submodules/ip_dma_mm_interconnect_0.v" 1457 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1652698140902 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_uncompressor IP_DMA:IP_DMA\|IP_DMA_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:jtag_uart_0_avalon_jtag_slave_agent\|altera_merlin_burst_uncompressor:uncompressor " "Elaborating entity \"altera_merlin_burst_uncompressor\" for hierarchy \"IP_DMA:IP_DMA\|IP_DMA_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:jtag_uart_0_avalon_jtag_slave_agent\|altera_merlin_burst_uncompressor:uncompressor\"" {  } { { "db/ip/ip_dma/submodules/altera_merlin_slave_agent.sv" "uncompressor" { Text "E:/Concentrator_sim/db/ip/ip_dma/submodules/altera_merlin_slave_agent.sv" 608 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1652698140926 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_sc_fifo IP_DMA:IP_DMA\|IP_DMA_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo " "Elaborating entity \"altera_avalon_sc_fifo\" for hierarchy \"IP_DMA:IP_DMA\|IP_DMA_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo\"" {  } { { "db/ip/ip_dma/submodules/ip_dma_mm_interconnect_0.v" "jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo" { Text "E:/Concentrator_sim/db/ip/ip_dma/submodules/ip_dma_mm_interconnect_0.v" 1498 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1652698140949 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_agent IP_DMA:IP_DMA\|IP_DMA_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:msgdma_0_descriptor_slave_agent " "Elaborating entity \"altera_merlin_slave_agent\" for hierarchy \"IP_DMA:IP_DMA\|IP_DMA_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:msgdma_0_descriptor_slave_agent\"" {  } { { "db/ip/ip_dma/submodules/ip_dma_mm_interconnect_0.v" "msgdma_0_descriptor_slave_agent" { Text "E:/Concentrator_sim/db/ip/ip_dma/submodules/ip_dma_mm_interconnect_0.v" 1957 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1652698141023 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_uncompressor IP_DMA:IP_DMA\|IP_DMA_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:msgdma_0_descriptor_slave_agent\|altera_merlin_burst_uncompressor:uncompressor " "Elaborating entity \"altera_merlin_burst_uncompressor\" for hierarchy \"IP_DMA:IP_DMA\|IP_DMA_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:msgdma_0_descriptor_slave_agent\|altera_merlin_burst_uncompressor:uncompressor\"" {  } { { "db/ip/ip_dma/submodules/altera_merlin_slave_agent.sv" "uncompressor" { Text "E:/Concentrator_sim/db/ip/ip_dma/submodules/altera_merlin_slave_agent.sv" 608 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1652698141063 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_sc_fifo IP_DMA:IP_DMA\|IP_DMA_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:msgdma_0_descriptor_slave_agent_rsp_fifo " "Elaborating entity \"altera_avalon_sc_fifo\" for hierarchy \"IP_DMA:IP_DMA\|IP_DMA_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:msgdma_0_descriptor_slave_agent_rsp_fifo\"" {  } { { "db/ip/ip_dma/submodules/ip_dma_mm_interconnect_0.v" "msgdma_0_descriptor_slave_agent_rsp_fifo" { Text "E:/Concentrator_sim/db/ip/ip_dma/submodules/ip_dma_mm_interconnect_0.v" 1998 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1652698141083 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_agent IP_DMA:IP_DMA\|IP_DMA_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:onchip_memory2_0_s1_agent " "Elaborating entity \"altera_merlin_slave_agent\" for hierarchy \"IP_DMA:IP_DMA\|IP_DMA_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:onchip_memory2_0_s1_agent\"" {  } { { "db/ip/ip_dma/submodules/ip_dma_mm_interconnect_0.v" "onchip_memory2_0_s1_agent" { Text "E:/Concentrator_sim/db/ip/ip_dma/submodules/ip_dma_mm_interconnect_0.v" 2082 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1652698141157 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_uncompressor IP_DMA:IP_DMA\|IP_DMA_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:onchip_memory2_0_s1_agent\|altera_merlin_burst_uncompressor:uncompressor " "Elaborating entity \"altera_merlin_burst_uncompressor\" for hierarchy \"IP_DMA:IP_DMA\|IP_DMA_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:onchip_memory2_0_s1_agent\|altera_merlin_burst_uncompressor:uncompressor\"" {  } { { "db/ip/ip_dma/submodules/altera_merlin_slave_agent.sv" "uncompressor" { Text "E:/Concentrator_sim/db/ip/ip_dma/submodules/altera_merlin_slave_agent.sv" 608 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1652698141179 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_sc_fifo IP_DMA:IP_DMA\|IP_DMA_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo " "Elaborating entity \"altera_avalon_sc_fifo\" for hierarchy \"IP_DMA:IP_DMA\|IP_DMA_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo\"" {  } { { "db/ip/ip_dma/submodules/ip_dma_mm_interconnect_0.v" "onchip_memory2_0_s1_agent_rsp_fifo" { Text "E:/Concentrator_sim/db/ip/ip_dma/submodules/ip_dma_mm_interconnect_0.v" 2123 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1652698141199 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "IP_DMA_mm_interconnect_0_router IP_DMA:IP_DMA\|IP_DMA_mm_interconnect_0:mm_interconnect_0\|IP_DMA_mm_interconnect_0_router:router " "Elaborating entity \"IP_DMA_mm_interconnect_0_router\" for hierarchy \"IP_DMA:IP_DMA\|IP_DMA_mm_interconnect_0:mm_interconnect_0\|IP_DMA_mm_interconnect_0_router:router\"" {  } { { "db/ip/ip_dma/submodules/ip_dma_mm_interconnect_0.v" "router" { Text "E:/Concentrator_sim/db/ip/ip_dma/submodules/ip_dma_mm_interconnect_0.v" 2139 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1652698141234 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "IP_DMA_mm_interconnect_0_router_default_decode IP_DMA:IP_DMA\|IP_DMA_mm_interconnect_0:mm_interconnect_0\|IP_DMA_mm_interconnect_0_router:router\|IP_DMA_mm_interconnect_0_router_default_decode:the_default_decode " "Elaborating entity \"IP_DMA_mm_interconnect_0_router_default_decode\" for hierarchy \"IP_DMA:IP_DMA\|IP_DMA_mm_interconnect_0:mm_interconnect_0\|IP_DMA_mm_interconnect_0_router:router\|IP_DMA_mm_interconnect_0_router_default_decode:the_default_decode\"" {  } { { "db/ip/ip_dma/submodules/ip_dma_mm_interconnect_0_router.sv" "the_default_decode" { Text "E:/Concentrator_sim/db/ip/ip_dma/submodules/ip_dma_mm_interconnect_0_router.sv" 191 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1652698141261 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "IP_DMA_mm_interconnect_0_router_001 IP_DMA:IP_DMA\|IP_DMA_mm_interconnect_0:mm_interconnect_0\|IP_DMA_mm_interconnect_0_router_001:router_001 " "Elaborating entity \"IP_DMA_mm_interconnect_0_router_001\" for hierarchy \"IP_DMA:IP_DMA\|IP_DMA_mm_interconnect_0:mm_interconnect_0\|IP_DMA_mm_interconnect_0_router_001:router_001\"" {  } { { "db/ip/ip_dma/submodules/ip_dma_mm_interconnect_0.v" "router_001" { Text "E:/Concentrator_sim/db/ip/ip_dma/submodules/ip_dma_mm_interconnect_0.v" 2155 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1652698141273 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "IP_DMA_mm_interconnect_0_router_001_default_decode IP_DMA:IP_DMA\|IP_DMA_mm_interconnect_0:mm_interconnect_0\|IP_DMA_mm_interconnect_0_router_001:router_001\|IP_DMA_mm_interconnect_0_router_001_default_decode:the_default_decode " "Elaborating entity \"IP_DMA_mm_interconnect_0_router_001_default_decode\" for hierarchy \"IP_DMA:IP_DMA\|IP_DMA_mm_interconnect_0:mm_interconnect_0\|IP_DMA_mm_interconnect_0_router_001:router_001\|IP_DMA_mm_interconnect_0_router_001_default_decode:the_default_decode\"" {  } { { "db/ip/ip_dma/submodules/ip_dma_mm_interconnect_0_router_001.sv" "the_default_decode" { Text "E:/Concentrator_sim/db/ip/ip_dma/submodules/ip_dma_mm_interconnect_0_router_001.sv" 180 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1652698141296 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "IP_DMA_mm_interconnect_0_router_002 IP_DMA:IP_DMA\|IP_DMA_mm_interconnect_0:mm_interconnect_0\|IP_DMA_mm_interconnect_0_router_002:router_002 " "Elaborating entity \"IP_DMA_mm_interconnect_0_router_002\" for hierarchy \"IP_DMA:IP_DMA\|IP_DMA_mm_interconnect_0:mm_interconnect_0\|IP_DMA_mm_interconnect_0_router_002:router_002\"" {  } { { "db/ip/ip_dma/submodules/ip_dma_mm_interconnect_0.v" "router_002" { Text "E:/Concentrator_sim/db/ip/ip_dma/submodules/ip_dma_mm_interconnect_0.v" 2171 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1652698141303 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "IP_DMA_mm_interconnect_0_router_002_default_decode IP_DMA:IP_DMA\|IP_DMA_mm_interconnect_0:mm_interconnect_0\|IP_DMA_mm_interconnect_0_router_002:router_002\|IP_DMA_mm_interconnect_0_router_002_default_decode:the_default_decode " "Elaborating entity \"IP_DMA_mm_interconnect_0_router_002_default_decode\" for hierarchy \"IP_DMA:IP_DMA\|IP_DMA_mm_interconnect_0:mm_interconnect_0\|IP_DMA_mm_interconnect_0_router_002:router_002\|IP_DMA_mm_interconnect_0_router_002_default_decode:the_default_decode\"" {  } { { "db/ip/ip_dma/submodules/ip_dma_mm_interconnect_0_router_002.sv" "the_default_decode" { Text "E:/Concentrator_sim/db/ip/ip_dma/submodules/ip_dma_mm_interconnect_0_router_002.sv" 174 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1652698141325 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "IP_DMA_mm_interconnect_0_router_003 IP_DMA:IP_DMA\|IP_DMA_mm_interconnect_0:mm_interconnect_0\|IP_DMA_mm_interconnect_0_router_003:router_003 " "Elaborating entity \"IP_DMA_mm_interconnect_0_router_003\" for hierarchy \"IP_DMA:IP_DMA\|IP_DMA_mm_interconnect_0:mm_interconnect_0\|IP_DMA_mm_interconnect_0_router_003:router_003\"" {  } { { "db/ip/ip_dma/submodules/ip_dma_mm_interconnect_0.v" "router_003" { Text "E:/Concentrator_sim/db/ip/ip_dma/submodules/ip_dma_mm_interconnect_0.v" 2187 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1652698141333 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "IP_DMA_mm_interconnect_0_router_003_default_decode IP_DMA:IP_DMA\|IP_DMA_mm_interconnect_0:mm_interconnect_0\|IP_DMA_mm_interconnect_0_router_003:router_003\|IP_DMA_mm_interconnect_0_router_003_default_decode:the_default_decode " "Elaborating entity \"IP_DMA_mm_interconnect_0_router_003_default_decode\" for hierarchy \"IP_DMA:IP_DMA\|IP_DMA_mm_interconnect_0:mm_interconnect_0\|IP_DMA_mm_interconnect_0_router_003:router_003\|IP_DMA_mm_interconnect_0_router_003_default_decode:the_default_decode\"" {  } { { "db/ip/ip_dma/submodules/ip_dma_mm_interconnect_0_router_003.sv" "the_default_decode" { Text "E:/Concentrator_sim/db/ip/ip_dma/submodules/ip_dma_mm_interconnect_0_router_003.sv" 173 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1652698141344 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "IP_DMA_mm_interconnect_0_router_006 IP_DMA:IP_DMA\|IP_DMA_mm_interconnect_0:mm_interconnect_0\|IP_DMA_mm_interconnect_0_router_006:router_006 " "Elaborating entity \"IP_DMA_mm_interconnect_0_router_006\" for hierarchy \"IP_DMA:IP_DMA\|IP_DMA_mm_interconnect_0:mm_interconnect_0\|IP_DMA_mm_interconnect_0_router_006:router_006\"" {  } { { "db/ip/ip_dma/submodules/ip_dma_mm_interconnect_0.v" "router_006" { Text "E:/Concentrator_sim/db/ip/ip_dma/submodules/ip_dma_mm_interconnect_0.v" 2235 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1652698141358 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "IP_DMA_mm_interconnect_0_router_006_default_decode IP_DMA:IP_DMA\|IP_DMA_mm_interconnect_0:mm_interconnect_0\|IP_DMA_mm_interconnect_0_router_006:router_006\|IP_DMA_mm_interconnect_0_router_006_default_decode:the_default_decode " "Elaborating entity \"IP_DMA_mm_interconnect_0_router_006_default_decode\" for hierarchy \"IP_DMA:IP_DMA\|IP_DMA_mm_interconnect_0:mm_interconnect_0\|IP_DMA_mm_interconnect_0_router_006:router_006\|IP_DMA_mm_interconnect_0_router_006_default_decode:the_default_decode\"" {  } { { "db/ip/ip_dma/submodules/ip_dma_mm_interconnect_0_router_006.sv" "the_default_decode" { Text "E:/Concentrator_sim/db/ip/ip_dma/submodules/ip_dma_mm_interconnect_0_router_006.sv" 178 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1652698141372 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "IP_DMA_mm_interconnect_0_router_007 IP_DMA:IP_DMA\|IP_DMA_mm_interconnect_0:mm_interconnect_0\|IP_DMA_mm_interconnect_0_router_007:router_007 " "Elaborating entity \"IP_DMA_mm_interconnect_0_router_007\" for hierarchy \"IP_DMA:IP_DMA\|IP_DMA_mm_interconnect_0:mm_interconnect_0\|IP_DMA_mm_interconnect_0_router_007:router_007\"" {  } { { "db/ip/ip_dma/submodules/ip_dma_mm_interconnect_0.v" "router_007" { Text "E:/Concentrator_sim/db/ip/ip_dma/submodules/ip_dma_mm_interconnect_0.v" 2251 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1652698141381 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "IP_DMA_mm_interconnect_0_router_007_default_decode IP_DMA:IP_DMA\|IP_DMA_mm_interconnect_0:mm_interconnect_0\|IP_DMA_mm_interconnect_0_router_007:router_007\|IP_DMA_mm_interconnect_0_router_007_default_decode:the_default_decode " "Elaborating entity \"IP_DMA_mm_interconnect_0_router_007_default_decode\" for hierarchy \"IP_DMA:IP_DMA\|IP_DMA_mm_interconnect_0:mm_interconnect_0\|IP_DMA_mm_interconnect_0_router_007:router_007\|IP_DMA_mm_interconnect_0_router_007_default_decode:the_default_decode\"" {  } { { "db/ip/ip_dma/submodules/ip_dma_mm_interconnect_0_router_007.sv" "the_default_decode" { Text "E:/Concentrator_sim/db/ip/ip_dma/submodules/ip_dma_mm_interconnect_0_router_007.sv" 173 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1652698141395 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "IP_DMA_mm_interconnect_0_router_008 IP_DMA:IP_DMA\|IP_DMA_mm_interconnect_0:mm_interconnect_0\|IP_DMA_mm_interconnect_0_router_008:router_008 " "Elaborating entity \"IP_DMA_mm_interconnect_0_router_008\" for hierarchy \"IP_DMA:IP_DMA\|IP_DMA_mm_interconnect_0:mm_interconnect_0\|IP_DMA_mm_interconnect_0_router_008:router_008\"" {  } { { "db/ip/ip_dma/submodules/ip_dma_mm_interconnect_0.v" "router_008" { Text "E:/Concentrator_sim/db/ip/ip_dma/submodules/ip_dma_mm_interconnect_0.v" 2267 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1652698141401 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "IP_DMA_mm_interconnect_0_router_008_default_decode IP_DMA:IP_DMA\|IP_DMA_mm_interconnect_0:mm_interconnect_0\|IP_DMA_mm_interconnect_0_router_008:router_008\|IP_DMA_mm_interconnect_0_router_008_default_decode:the_default_decode " "Elaborating entity \"IP_DMA_mm_interconnect_0_router_008_default_decode\" for hierarchy \"IP_DMA:IP_DMA\|IP_DMA_mm_interconnect_0:mm_interconnect_0\|IP_DMA_mm_interconnect_0_router_008:router_008\|IP_DMA_mm_interconnect_0_router_008_default_decode:the_default_decode\"" {  } { { "db/ip/ip_dma/submodules/ip_dma_mm_interconnect_0_router_008.sv" "the_default_decode" { Text "E:/Concentrator_sim/db/ip/ip_dma/submodules/ip_dma_mm_interconnect_0_router_008.sv" 180 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1652698141412 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_adapter IP_DMA:IP_DMA\|IP_DMA_mm_interconnect_0:mm_interconnect_0\|altera_merlin_burst_adapter:onchip_memory2_0_s1_burst_adapter " "Elaborating entity \"altera_merlin_burst_adapter\" for hierarchy \"IP_DMA:IP_DMA\|IP_DMA_mm_interconnect_0:mm_interconnect_0\|altera_merlin_burst_adapter:onchip_memory2_0_s1_burst_adapter\"" {  } { { "db/ip/ip_dma/submodules/ip_dma_mm_interconnect_0.v" "onchip_memory2_0_s1_burst_adapter" { Text "E:/Concentrator_sim/db/ip/ip_dma/submodules/ip_dma_mm_interconnect_0.v" 2317 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1652698141420 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_adapter_uncompressed_only IP_DMA:IP_DMA\|IP_DMA_mm_interconnect_0:mm_interconnect_0\|altera_merlin_burst_adapter:onchip_memory2_0_s1_burst_adapter\|altera_merlin_burst_adapter_uncompressed_only:altera_merlin_burst_adapter_uncompressed_only.burst_adapter " "Elaborating entity \"altera_merlin_burst_adapter_uncompressed_only\" for hierarchy \"IP_DMA:IP_DMA\|IP_DMA_mm_interconnect_0:mm_interconnect_0\|altera_merlin_burst_adapter:onchip_memory2_0_s1_burst_adapter\|altera_merlin_burst_adapter_uncompressed_only:altera_merlin_burst_adapter_uncompressed_only.burst_adapter\"" {  } { { "db/ip/ip_dma/submodules/altera_merlin_burst_adapter.sv" "altera_merlin_burst_adapter_uncompressed_only.burst_adapter" { Text "E:/Concentrator_sim/db/ip/ip_dma/submodules/altera_merlin_burst_adapter.sv" 126 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1652698141435 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "IP_DMA_mm_interconnect_0_cmd_demux IP_DMA:IP_DMA\|IP_DMA_mm_interconnect_0:mm_interconnect_0\|IP_DMA_mm_interconnect_0_cmd_demux:cmd_demux " "Elaborating entity \"IP_DMA_mm_interconnect_0_cmd_demux\" for hierarchy \"IP_DMA:IP_DMA\|IP_DMA_mm_interconnect_0:mm_interconnect_0\|IP_DMA_mm_interconnect_0_cmd_demux:cmd_demux\"" {  } { { "db/ip/ip_dma/submodules/ip_dma_mm_interconnect_0.v" "cmd_demux" { Text "E:/Concentrator_sim/db/ip/ip_dma/submodules/ip_dma_mm_interconnect_0.v" 2364 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1652698141448 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "IP_DMA_mm_interconnect_0_cmd_demux_001 IP_DMA:IP_DMA\|IP_DMA_mm_interconnect_0:mm_interconnect_0\|IP_DMA_mm_interconnect_0_cmd_demux_001:cmd_demux_001 " "Elaborating entity \"IP_DMA_mm_interconnect_0_cmd_demux_001\" for hierarchy \"IP_DMA:IP_DMA\|IP_DMA_mm_interconnect_0:mm_interconnect_0\|IP_DMA_mm_interconnect_0_cmd_demux_001:cmd_demux_001\"" {  } { { "db/ip/ip_dma/submodules/ip_dma_mm_interconnect_0.v" "cmd_demux_001" { Text "E:/Concentrator_sim/db/ip/ip_dma/submodules/ip_dma_mm_interconnect_0.v" 2387 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1652698141465 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "IP_DMA_mm_interconnect_0_cmd_demux_002 IP_DMA:IP_DMA\|IP_DMA_mm_interconnect_0:mm_interconnect_0\|IP_DMA_mm_interconnect_0_cmd_demux_002:cmd_demux_002 " "Elaborating entity \"IP_DMA_mm_interconnect_0_cmd_demux_002\" for hierarchy \"IP_DMA:IP_DMA\|IP_DMA_mm_interconnect_0:mm_interconnect_0\|IP_DMA_mm_interconnect_0_cmd_demux_002:cmd_demux_002\"" {  } { { "db/ip/ip_dma/submodules/ip_dma_mm_interconnect_0.v" "cmd_demux_002" { Text "E:/Concentrator_sim/db/ip/ip_dma/submodules/ip_dma_mm_interconnect_0.v" 2404 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1652698141480 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "IP_DMA_mm_interconnect_0_cmd_mux IP_DMA:IP_DMA\|IP_DMA_mm_interconnect_0:mm_interconnect_0\|IP_DMA_mm_interconnect_0_cmd_mux:cmd_mux " "Elaborating entity \"IP_DMA_mm_interconnect_0_cmd_mux\" for hierarchy \"IP_DMA:IP_DMA\|IP_DMA_mm_interconnect_0:mm_interconnect_0\|IP_DMA_mm_interconnect_0_cmd_mux:cmd_mux\"" {  } { { "db/ip/ip_dma/submodules/ip_dma_mm_interconnect_0.v" "cmd_mux" { Text "E:/Concentrator_sim/db/ip/ip_dma/submodules/ip_dma_mm_interconnect_0.v" 2421 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1652698141489 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "IP_DMA_mm_interconnect_0_cmd_mux_003 IP_DMA:IP_DMA\|IP_DMA_mm_interconnect_0:mm_interconnect_0\|IP_DMA_mm_interconnect_0_cmd_mux_003:cmd_mux_003 " "Elaborating entity \"IP_DMA_mm_interconnect_0_cmd_mux_003\" for hierarchy \"IP_DMA:IP_DMA\|IP_DMA_mm_interconnect_0:mm_interconnect_0\|IP_DMA_mm_interconnect_0_cmd_mux_003:cmd_mux_003\"" {  } { { "db/ip/ip_dma/submodules/ip_dma_mm_interconnect_0.v" "cmd_mux_003" { Text "E:/Concentrator_sim/db/ip/ip_dma/submodules/ip_dma_mm_interconnect_0.v" 2478 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1652698141500 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arbitrator IP_DMA:IP_DMA\|IP_DMA_mm_interconnect_0:mm_interconnect_0\|IP_DMA_mm_interconnect_0_cmd_mux_003:cmd_mux_003\|altera_merlin_arbitrator:arb " "Elaborating entity \"altera_merlin_arbitrator\" for hierarchy \"IP_DMA:IP_DMA\|IP_DMA_mm_interconnect_0:mm_interconnect_0\|IP_DMA_mm_interconnect_0_cmd_mux_003:cmd_mux_003\|altera_merlin_arbitrator:arb\"" {  } { { "db/ip/ip_dma/submodules/ip_dma_mm_interconnect_0_cmd_mux_003.sv" "arb" { Text "E:/Concentrator_sim/db/ip/ip_dma/submodules/ip_dma_mm_interconnect_0_cmd_mux_003.sv" 287 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1652698141521 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arb_adder IP_DMA:IP_DMA\|IP_DMA_mm_interconnect_0:mm_interconnect_0\|IP_DMA_mm_interconnect_0_cmd_mux_003:cmd_mux_003\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder " "Elaborating entity \"altera_merlin_arb_adder\" for hierarchy \"IP_DMA:IP_DMA\|IP_DMA_mm_interconnect_0:mm_interconnect_0\|IP_DMA_mm_interconnect_0_cmd_mux_003:cmd_mux_003\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder\"" {  } { { "db/ip/ip_dma/submodules/altera_merlin_arbitrator.sv" "adder" { Text "E:/Concentrator_sim/db/ip/ip_dma/submodules/altera_merlin_arbitrator.sv" 169 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1652698141532 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "IP_DMA_mm_interconnect_0_cmd_mux_004 IP_DMA:IP_DMA\|IP_DMA_mm_interconnect_0:mm_interconnect_0\|IP_DMA_mm_interconnect_0_cmd_mux_004:cmd_mux_004 " "Elaborating entity \"IP_DMA_mm_interconnect_0_cmd_mux_004\" for hierarchy \"IP_DMA:IP_DMA\|IP_DMA_mm_interconnect_0:mm_interconnect_0\|IP_DMA_mm_interconnect_0_cmd_mux_004:cmd_mux_004\"" {  } { { "db/ip/ip_dma/submodules/ip_dma_mm_interconnect_0.v" "cmd_mux_004" { Text "E:/Concentrator_sim/db/ip/ip_dma/submodules/ip_dma_mm_interconnect_0.v" 2495 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1652698141542 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "IP_DMA_mm_interconnect_0_cmd_mux_005 IP_DMA:IP_DMA\|IP_DMA_mm_interconnect_0:mm_interconnect_0\|IP_DMA_mm_interconnect_0_cmd_mux_005:cmd_mux_005 " "Elaborating entity \"IP_DMA_mm_interconnect_0_cmd_mux_005\" for hierarchy \"IP_DMA:IP_DMA\|IP_DMA_mm_interconnect_0:mm_interconnect_0\|IP_DMA_mm_interconnect_0_cmd_mux_005:cmd_mux_005\"" {  } { { "db/ip/ip_dma/submodules/ip_dma_mm_interconnect_0.v" "cmd_mux_005" { Text "E:/Concentrator_sim/db/ip/ip_dma/submodules/ip_dma_mm_interconnect_0.v" 2524 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1652698141557 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arbitrator IP_DMA:IP_DMA\|IP_DMA_mm_interconnect_0:mm_interconnect_0\|IP_DMA_mm_interconnect_0_cmd_mux_005:cmd_mux_005\|altera_merlin_arbitrator:arb " "Elaborating entity \"altera_merlin_arbitrator\" for hierarchy \"IP_DMA:IP_DMA\|IP_DMA_mm_interconnect_0:mm_interconnect_0\|IP_DMA_mm_interconnect_0_cmd_mux_005:cmd_mux_005\|altera_merlin_arbitrator:arb\"" {  } { { "db/ip/ip_dma/submodules/ip_dma_mm_interconnect_0_cmd_mux_005.sv" "arb" { Text "E:/Concentrator_sim/db/ip/ip_dma/submodules/ip_dma_mm_interconnect_0_cmd_mux_005.sv" 301 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1652698141582 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arb_adder IP_DMA:IP_DMA\|IP_DMA_mm_interconnect_0:mm_interconnect_0\|IP_DMA_mm_interconnect_0_cmd_mux_005:cmd_mux_005\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder " "Elaborating entity \"altera_merlin_arb_adder\" for hierarchy \"IP_DMA:IP_DMA\|IP_DMA_mm_interconnect_0:mm_interconnect_0\|IP_DMA_mm_interconnect_0_cmd_mux_005:cmd_mux_005\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder\"" {  } { { "db/ip/ip_dma/submodules/altera_merlin_arbitrator.sv" "adder" { Text "E:/Concentrator_sim/db/ip/ip_dma/submodules/altera_merlin_arbitrator.sv" 169 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1652698141591 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "IP_DMA_mm_interconnect_0_rsp_demux IP_DMA:IP_DMA\|IP_DMA_mm_interconnect_0:mm_interconnect_0\|IP_DMA_mm_interconnect_0_rsp_demux:rsp_demux " "Elaborating entity \"IP_DMA_mm_interconnect_0_rsp_demux\" for hierarchy \"IP_DMA:IP_DMA\|IP_DMA_mm_interconnect_0:mm_interconnect_0\|IP_DMA_mm_interconnect_0_rsp_demux:rsp_demux\"" {  } { { "db/ip/ip_dma/submodules/ip_dma_mm_interconnect_0.v" "rsp_demux" { Text "E:/Concentrator_sim/db/ip/ip_dma/submodules/ip_dma_mm_interconnect_0.v" 2541 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1652698141602 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "IP_DMA_mm_interconnect_0_rsp_demux_004 IP_DMA:IP_DMA\|IP_DMA_mm_interconnect_0:mm_interconnect_0\|IP_DMA_mm_interconnect_0_rsp_demux_004:rsp_demux_004 " "Elaborating entity \"IP_DMA_mm_interconnect_0_rsp_demux_004\" for hierarchy \"IP_DMA:IP_DMA\|IP_DMA_mm_interconnect_0:mm_interconnect_0\|IP_DMA_mm_interconnect_0_rsp_demux_004:rsp_demux_004\"" {  } { { "db/ip/ip_dma/submodules/ip_dma_mm_interconnect_0.v" "rsp_demux_004" { Text "E:/Concentrator_sim/db/ip/ip_dma/submodules/ip_dma_mm_interconnect_0.v" 2615 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1652698141617 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "IP_DMA_mm_interconnect_0_rsp_demux_005 IP_DMA:IP_DMA\|IP_DMA_mm_interconnect_0:mm_interconnect_0\|IP_DMA_mm_interconnect_0_rsp_demux_005:rsp_demux_005 " "Elaborating entity \"IP_DMA_mm_interconnect_0_rsp_demux_005\" for hierarchy \"IP_DMA:IP_DMA\|IP_DMA_mm_interconnect_0:mm_interconnect_0\|IP_DMA_mm_interconnect_0_rsp_demux_005:rsp_demux_005\"" {  } { { "db/ip/ip_dma/submodules/ip_dma_mm_interconnect_0.v" "rsp_demux_005" { Text "E:/Concentrator_sim/db/ip/ip_dma/submodules/ip_dma_mm_interconnect_0.v" 2644 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1652698141637 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "IP_DMA_mm_interconnect_0_rsp_mux IP_DMA:IP_DMA\|IP_DMA_mm_interconnect_0:mm_interconnect_0\|IP_DMA_mm_interconnect_0_rsp_mux:rsp_mux " "Elaborating entity \"IP_DMA_mm_interconnect_0_rsp_mux\" for hierarchy \"IP_DMA:IP_DMA\|IP_DMA_mm_interconnect_0:mm_interconnect_0\|IP_DMA_mm_interconnect_0_rsp_mux:rsp_mux\"" {  } { { "db/ip/ip_dma/submodules/ip_dma_mm_interconnect_0.v" "rsp_mux" { Text "E:/Concentrator_sim/db/ip/ip_dma/submodules/ip_dma_mm_interconnect_0.v" 2691 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1652698141653 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arbitrator IP_DMA:IP_DMA\|IP_DMA_mm_interconnect_0:mm_interconnect_0\|IP_DMA_mm_interconnect_0_rsp_mux:rsp_mux\|altera_merlin_arbitrator:arb " "Elaborating entity \"altera_merlin_arbitrator\" for hierarchy \"IP_DMA:IP_DMA\|IP_DMA_mm_interconnect_0:mm_interconnect_0\|IP_DMA_mm_interconnect_0_rsp_mux:rsp_mux\|altera_merlin_arbitrator:arb\"" {  } { { "db/ip/ip_dma/submodules/ip_dma_mm_interconnect_0_rsp_mux.sv" "arb" { Text "E:/Concentrator_sim/db/ip/ip_dma/submodules/ip_dma_mm_interconnect_0_rsp_mux.sv" 374 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1652698141704 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arb_adder IP_DMA:IP_DMA\|IP_DMA_mm_interconnect_0:mm_interconnect_0\|IP_DMA_mm_interconnect_0_rsp_mux:rsp_mux\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder " "Elaborating entity \"altera_merlin_arb_adder\" for hierarchy \"IP_DMA:IP_DMA\|IP_DMA_mm_interconnect_0:mm_interconnect_0\|IP_DMA_mm_interconnect_0_rsp_mux:rsp_mux\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder\"" {  } { { "db/ip/ip_dma/submodules/altera_merlin_arbitrator.sv" "adder" { Text "E:/Concentrator_sim/db/ip/ip_dma/submodules/altera_merlin_arbitrator.sv" 169 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1652698141713 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "IP_DMA_mm_interconnect_0_rsp_mux_001 IP_DMA:IP_DMA\|IP_DMA_mm_interconnect_0:mm_interconnect_0\|IP_DMA_mm_interconnect_0_rsp_mux_001:rsp_mux_001 " "Elaborating entity \"IP_DMA_mm_interconnect_0_rsp_mux_001\" for hierarchy \"IP_DMA:IP_DMA\|IP_DMA_mm_interconnect_0:mm_interconnect_0\|IP_DMA_mm_interconnect_0_rsp_mux_001:rsp_mux_001\"" {  } { { "db/ip/ip_dma/submodules/ip_dma_mm_interconnect_0.v" "rsp_mux_001" { Text "E:/Concentrator_sim/db/ip/ip_dma/submodules/ip_dma_mm_interconnect_0.v" 2714 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1652698141723 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arbitrator IP_DMA:IP_DMA\|IP_DMA_mm_interconnect_0:mm_interconnect_0\|IP_DMA_mm_interconnect_0_rsp_mux_001:rsp_mux_001\|altera_merlin_arbitrator:arb " "Elaborating entity \"altera_merlin_arbitrator\" for hierarchy \"IP_DMA:IP_DMA\|IP_DMA_mm_interconnect_0:mm_interconnect_0\|IP_DMA_mm_interconnect_0_rsp_mux_001:rsp_mux_001\|altera_merlin_arbitrator:arb\"" {  } { { "db/ip/ip_dma/submodules/ip_dma_mm_interconnect_0_rsp_mux_001.sv" "arb" { Text "E:/Concentrator_sim/db/ip/ip_dma/submodules/ip_dma_mm_interconnect_0_rsp_mux_001.sv" 310 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1652698141746 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "IP_DMA_mm_interconnect_0_rsp_mux_002 IP_DMA:IP_DMA\|IP_DMA_mm_interconnect_0:mm_interconnect_0\|IP_DMA_mm_interconnect_0_rsp_mux_002:rsp_mux_002 " "Elaborating entity \"IP_DMA_mm_interconnect_0_rsp_mux_002\" for hierarchy \"IP_DMA:IP_DMA\|IP_DMA_mm_interconnect_0:mm_interconnect_0\|IP_DMA_mm_interconnect_0_rsp_mux_002:rsp_mux_002\"" {  } { { "db/ip/ip_dma/submodules/ip_dma_mm_interconnect_0.v" "rsp_mux_002" { Text "E:/Concentrator_sim/db/ip/ip_dma/submodules/ip_dma_mm_interconnect_0.v" 2731 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1652698141759 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_width_adapter IP_DMA:IP_DMA\|IP_DMA_mm_interconnect_0:mm_interconnect_0\|altera_merlin_width_adapter:nios2_gen2_0_data_master_to_msgdma_0_descriptor_slave_cmd_width_adapter " "Elaborating entity \"altera_merlin_width_adapter\" for hierarchy \"IP_DMA:IP_DMA\|IP_DMA_mm_interconnect_0:mm_interconnect_0\|altera_merlin_width_adapter:nios2_gen2_0_data_master_to_msgdma_0_descriptor_slave_cmd_width_adapter\"" {  } { { "db/ip/ip_dma/submodules/ip_dma_mm_interconnect_0.v" "nios2_gen2_0_data_master_to_msgdma_0_descriptor_slave_cmd_width_adapter" { Text "E:/Concentrator_sim/db/ip/ip_dma/submodules/ip_dma_mm_interconnect_0.v" 2797 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1652698141772 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "in_write altera_merlin_width_adapter.sv(283) " "Verilog HDL or VHDL warning at altera_merlin_width_adapter.sv(283): object \"in_write\" assigned a value but never read" {  } { { "db/ip/ip_dma/submodules/altera_merlin_width_adapter.sv" "" { Text "E:/Concentrator_sim/db/ip/ip_dma/submodules/altera_merlin_width_adapter.sv" 283 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1652698141790 "|DE2_115_Concentrator_top|IP_DMA:IP_DMA|IP_DMA_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:nios2_gen2_0_data_master_to_msgdma_0_descriptor_slave_cmd_width_adapter"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_width_adapter IP_DMA:IP_DMA\|IP_DMA_mm_interconnect_0:mm_interconnect_0\|altera_merlin_width_adapter:nios2_gen2_0_data_master_to_onchip_memory2_0_s1_cmd_width_adapter " "Elaborating entity \"altera_merlin_width_adapter\" for hierarchy \"IP_DMA:IP_DMA\|IP_DMA_mm_interconnect_0:mm_interconnect_0\|altera_merlin_width_adapter:nios2_gen2_0_data_master_to_onchip_memory2_0_s1_cmd_width_adapter\"" {  } { { "db/ip/ip_dma/submodules/ip_dma_mm_interconnect_0.v" "nios2_gen2_0_data_master_to_onchip_memory2_0_s1_cmd_width_adapter" { Text "E:/Concentrator_sim/db/ip/ip_dma/submodules/ip_dma_mm_interconnect_0.v" 2863 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1652698141881 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_width_adapter IP_DMA:IP_DMA\|IP_DMA_mm_interconnect_0:mm_interconnect_0\|altera_merlin_width_adapter:msgdma_0_descriptor_slave_to_nios2_gen2_0_data_master_rsp_width_adapter " "Elaborating entity \"altera_merlin_width_adapter\" for hierarchy \"IP_DMA:IP_DMA\|IP_DMA_mm_interconnect_0:mm_interconnect_0\|altera_merlin_width_adapter:msgdma_0_descriptor_slave_to_nios2_gen2_0_data_master_rsp_width_adapter\"" {  } { { "db/ip/ip_dma/submodules/ip_dma_mm_interconnect_0.v" "msgdma_0_descriptor_slave_to_nios2_gen2_0_data_master_rsp_width_adapter" { Text "E:/Concentrator_sim/db/ip/ip_dma/submodules/ip_dma_mm_interconnect_0.v" 2995 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1652698141944 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_width_adapter IP_DMA:IP_DMA\|IP_DMA_mm_interconnect_0:mm_interconnect_0\|altera_merlin_width_adapter:onchip_memory2_0_s1_to_nios2_gen2_0_data_master_rsp_width_adapter " "Elaborating entity \"altera_merlin_width_adapter\" for hierarchy \"IP_DMA:IP_DMA\|IP_DMA_mm_interconnect_0:mm_interconnect_0\|altera_merlin_width_adapter:onchip_memory2_0_s1_to_nios2_gen2_0_data_master_rsp_width_adapter\"" {  } { { "db/ip/ip_dma/submodules/ip_dma_mm_interconnect_0.v" "onchip_memory2_0_s1_to_nios2_gen2_0_data_master_rsp_width_adapter" { Text "E:/Concentrator_sim/db/ip/ip_dma/submodules/ip_dma_mm_interconnect_0.v" 3061 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1652698142010 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "in_write altera_merlin_width_adapter.sv(283) " "Verilog HDL or VHDL warning at altera_merlin_width_adapter.sv(283): object \"in_write\" assigned a value but never read" {  } { { "db/ip/ip_dma/submodules/altera_merlin_width_adapter.sv" "" { Text "E:/Concentrator_sim/db/ip/ip_dma/submodules/altera_merlin_width_adapter.sv" 283 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1652698142027 "|DE2_115_Concentrator_top|IP_DMA:IP_DMA|IP_DMA_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:onchip_memory2_0_s1_to_nios2_gen2_0_data_master_rsp_width_adapter"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "aligned_addr altera_merlin_width_adapter.sv(742) " "Verilog HDL or VHDL warning at altera_merlin_width_adapter.sv(742): object \"aligned_addr\" assigned a value but never read" {  } { { "db/ip/ip_dma/submodules/altera_merlin_width_adapter.sv" "" { Text "E:/Concentrator_sim/db/ip/ip_dma/submodules/altera_merlin_width_adapter.sv" 742 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1652698142028 "|DE2_115_Concentrator_top|IP_DMA:IP_DMA|IP_DMA_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:onchip_memory2_0_s1_to_nios2_gen2_0_data_master_rsp_width_adapter"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "aligned_byte_cnt altera_merlin_width_adapter.sv(743) " "Verilog HDL or VHDL warning at altera_merlin_width_adapter.sv(743): object \"aligned_byte_cnt\" assigned a value but never read" {  } { { "db/ip/ip_dma/submodules/altera_merlin_width_adapter.sv" "" { Text "E:/Concentrator_sim/db/ip/ip_dma/submodules/altera_merlin_width_adapter.sv" 743 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1652698142028 "|DE2_115_Concentrator_top|IP_DMA:IP_DMA|IP_DMA_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:onchip_memory2_0_s1_to_nios2_gen2_0_data_master_rsp_width_adapter"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "IP_DMA_mm_interconnect_0_avalon_st_adapter IP_DMA:IP_DMA\|IP_DMA_mm_interconnect_0:mm_interconnect_0\|IP_DMA_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter " "Elaborating entity \"IP_DMA_mm_interconnect_0_avalon_st_adapter\" for hierarchy \"IP_DMA:IP_DMA\|IP_DMA_mm_interconnect_0:mm_interconnect_0\|IP_DMA_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter\"" {  } { { "db/ip/ip_dma/submodules/ip_dma_mm_interconnect_0.v" "avalon_st_adapter" { Text "E:/Concentrator_sim/db/ip/ip_dma/submodules/ip_dma_mm_interconnect_0.v" 3156 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1652698142122 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "IP_DMA_mm_interconnect_0_avalon_st_adapter_error_adapter_0 IP_DMA:IP_DMA\|IP_DMA_mm_interconnect_0:mm_interconnect_0\|IP_DMA_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter\|IP_DMA_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0 " "Elaborating entity \"IP_DMA_mm_interconnect_0_avalon_st_adapter_error_adapter_0\" for hierarchy \"IP_DMA:IP_DMA\|IP_DMA_mm_interconnect_0:mm_interconnect_0\|IP_DMA_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter\|IP_DMA_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0\"" {  } { { "db/ip/ip_dma/submodules/ip_dma_mm_interconnect_0_avalon_st_adapter.v" "error_adapter_0" { Text "E:/Concentrator_sim/db/ip/ip_dma/submodules/ip_dma_mm_interconnect_0_avalon_st_adapter.v" 200 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1652698142132 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "IP_DMA_mm_interconnect_0_avalon_st_adapter_004 IP_DMA:IP_DMA\|IP_DMA_mm_interconnect_0:mm_interconnect_0\|IP_DMA_mm_interconnect_0_avalon_st_adapter_004:avalon_st_adapter_004 " "Elaborating entity \"IP_DMA_mm_interconnect_0_avalon_st_adapter_004\" for hierarchy \"IP_DMA:IP_DMA\|IP_DMA_mm_interconnect_0:mm_interconnect_0\|IP_DMA_mm_interconnect_0_avalon_st_adapter_004:avalon_st_adapter_004\"" {  } { { "db/ip/ip_dma/submodules/ip_dma_mm_interconnect_0.v" "avalon_st_adapter_004" { Text "E:/Concentrator_sim/db/ip/ip_dma/submodules/ip_dma_mm_interconnect_0.v" 3272 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1652698142153 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "IP_DMA_mm_interconnect_0_avalon_st_adapter_004_error_adapter_0 IP_DMA:IP_DMA\|IP_DMA_mm_interconnect_0:mm_interconnect_0\|IP_DMA_mm_interconnect_0_avalon_st_adapter_004:avalon_st_adapter_004\|IP_DMA_mm_interconnect_0_avalon_st_adapter_004_error_adapter_0:error_adapter_0 " "Elaborating entity \"IP_DMA_mm_interconnect_0_avalon_st_adapter_004_error_adapter_0\" for hierarchy \"IP_DMA:IP_DMA\|IP_DMA_mm_interconnect_0:mm_interconnect_0\|IP_DMA_mm_interconnect_0_avalon_st_adapter_004:avalon_st_adapter_004\|IP_DMA_mm_interconnect_0_avalon_st_adapter_004_error_adapter_0:error_adapter_0\"" {  } { { "db/ip/ip_dma/submodules/ip_dma_mm_interconnect_0_avalon_st_adapter_004.v" "error_adapter_0" { Text "E:/Concentrator_sim/db/ip/ip_dma/submodules/ip_dma_mm_interconnect_0_avalon_st_adapter_004.v" 200 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1652698142165 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "IP_DMA_mm_interconnect_0_avalon_st_adapter_005 IP_DMA:IP_DMA\|IP_DMA_mm_interconnect_0:mm_interconnect_0\|IP_DMA_mm_interconnect_0_avalon_st_adapter_005:avalon_st_adapter_005 " "Elaborating entity \"IP_DMA_mm_interconnect_0_avalon_st_adapter_005\" for hierarchy \"IP_DMA:IP_DMA\|IP_DMA_mm_interconnect_0:mm_interconnect_0\|IP_DMA_mm_interconnect_0_avalon_st_adapter_005:avalon_st_adapter_005\"" {  } { { "db/ip/ip_dma/submodules/ip_dma_mm_interconnect_0.v" "avalon_st_adapter_005" { Text "E:/Concentrator_sim/db/ip/ip_dma/submodules/ip_dma_mm_interconnect_0.v" 3301 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1652698142176 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "IP_DMA_mm_interconnect_0_avalon_st_adapter_005_error_adapter_0 IP_DMA:IP_DMA\|IP_DMA_mm_interconnect_0:mm_interconnect_0\|IP_DMA_mm_interconnect_0_avalon_st_adapter_005:avalon_st_adapter_005\|IP_DMA_mm_interconnect_0_avalon_st_adapter_005_error_adapter_0:error_adapter_0 " "Elaborating entity \"IP_DMA_mm_interconnect_0_avalon_st_adapter_005_error_adapter_0\" for hierarchy \"IP_DMA:IP_DMA\|IP_DMA_mm_interconnect_0:mm_interconnect_0\|IP_DMA_mm_interconnect_0_avalon_st_adapter_005:avalon_st_adapter_005\|IP_DMA_mm_interconnect_0_avalon_st_adapter_005_error_adapter_0:error_adapter_0\"" {  } { { "db/ip/ip_dma/submodules/ip_dma_mm_interconnect_0_avalon_st_adapter_005.v" "error_adapter_0" { Text "E:/Concentrator_sim/db/ip/ip_dma/submodules/ip_dma_mm_interconnect_0_avalon_st_adapter_005.v" 200 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1652698142184 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "IP_DMA_irq_mapper IP_DMA:IP_DMA\|IP_DMA_irq_mapper:irq_mapper " "Elaborating entity \"IP_DMA_irq_mapper\" for hierarchy \"IP_DMA:IP_DMA\|IP_DMA_irq_mapper:irq_mapper\"" {  } { { "db/ip/ip_dma/ip_dma.v" "irq_mapper" { Text "E:/Concentrator_sim/db/ip/ip_dma/ip_dma.v" 218 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1652698142193 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_controller IP_DMA:IP_DMA\|altera_reset_controller:rst_controller " "Elaborating entity \"altera_reset_controller\" for hierarchy \"IP_DMA:IP_DMA\|altera_reset_controller:rst_controller\"" {  } { { "db/ip/ip_dma/ip_dma.v" "rst_controller" { Text "E:/Concentrator_sim/db/ip/ip_dma/ip_dma.v" 281 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1652698142202 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_synchronizer IP_DMA:IP_DMA\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_sync_uq1 " "Elaborating entity \"altera_reset_synchronizer\" for hierarchy \"IP_DMA:IP_DMA\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_sync_uq1\"" {  } { { "db/ip/ip_dma/submodules/altera_reset_controller.v" "alt_rst_sync_uq1" { Text "E:/Concentrator_sim/db/ip/ip_dma/submodules/altera_reset_controller.v" 208 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1652698142224 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_synchronizer IP_DMA:IP_DMA\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_req_sync_uq1 " "Elaborating entity \"altera_reset_synchronizer\" for hierarchy \"IP_DMA:IP_DMA\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_req_sync_uq1\"" {  } { { "db/ip/ip_dma/submodules/altera_reset_controller.v" "alt_rst_req_sync_uq1" { Text "E:/Concentrator_sim/db/ip/ip_dma/submodules/altera_reset_controller.v" 220 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1652698142233 ""}
{ "Info" "ISCI_START_SUPER_FABRIC_GEN" "alt_sld_fab " "Starting IP generation for the debug fabric: alt_sld_fab." {  } {  } 0 11170 "Starting IP generation for the debug fabric: %1!s!." 0 0 "Analysis & Synthesis" 0 -1 1652698144417 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "2022.05.16.13:49:10 Progress: Loading sldd2cce68d/alt_sld_fab_wrapper_hw.tcl " "2022.05.16.13:49:10 Progress: Loading sldd2cce68d/alt_sld_fab_wrapper_hw.tcl" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1652698150931 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab.alt_sld_fab: SLD fabric agents which did not specify prefer_host were connected to JTAG " "Alt_sld_fab.alt_sld_fab: SLD fabric agents which did not specify prefer_host were connected to JTAG" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1652698155178 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab: Generating alt_sld_fab \"alt_sld_fab\" for QUARTUS_SYNTH " "Alt_sld_fab: Generating alt_sld_fab \"alt_sld_fab\" for QUARTUS_SYNTH" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1652698155433 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab: \"alt_sld_fab\" instantiated alt_sld_fab \"alt_sld_fab\" " "Alt_sld_fab: \"alt_sld_fab\" instantiated alt_sld_fab \"alt_sld_fab\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1652698158993 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Presplit: \"alt_sld_fab\" instantiated altera_super_splitter \"presplit\" " "Presplit: \"alt_sld_fab\" instantiated altera_super_splitter \"presplit\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1652698159127 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Splitter: \"alt_sld_fab\" instantiated altera_sld_splitter \"splitter\" " "Splitter: \"alt_sld_fab\" instantiated altera_sld_splitter \"splitter\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1652698159268 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Sldfabric: \"alt_sld_fab\" instantiated altera_sld_jtag_hub \"sldfabric\" " "Sldfabric: \"alt_sld_fab\" instantiated altera_sld_jtag_hub \"sldfabric\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1652698159426 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Ident: \"alt_sld_fab\" instantiated altera_connection_identification_hub \"ident\" " "Ident: \"alt_sld_fab\" instantiated altera_connection_identification_hub \"ident\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1652698159431 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab: Done \"alt_sld_fab\" with 6 modules, 6 files " "Alt_sld_fab: Done \"alt_sld_fab\" with 6 modules, 6 files" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1652698159432 ""}
{ "Info" "ISCI_END_SUPER_FABRIC_GEN" "alt_sld_fab " "Finished IP generation for the debug fabric: alt_sld_fab." {  } {  } 0 11171 "Finished IP generation for the debug fabric: %1!s!." 0 0 "Analysis & Synthesis" 0 -1 1652698160156 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sldd2cce68d/alt_sld_fab.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sldd2cce68d/alt_sld_fab.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab " "Found entity 1: alt_sld_fab" {  } { { "db/ip/sldd2cce68d/alt_sld_fab.v" "" { Text "E:/Concentrator_sim/db/ip/sldd2cce68d/alt_sld_fab.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1652698160452 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1652698160452 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sldd2cce68d/submodules/alt_sld_fab_alt_sld_fab.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sldd2cce68d/submodules/alt_sld_fab_alt_sld_fab.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab " "Found entity 1: alt_sld_fab_alt_sld_fab" {  } { { "db/ip/sldd2cce68d/submodules/alt_sld_fab_alt_sld_fab.v" "" { Text "E:/Concentrator_sim/db/ip/sldd2cce68d/submodules/alt_sld_fab_alt_sld_fab.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1652698160569 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1652698160569 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sldd2cce68d/submodules/alt_sld_fab_alt_sld_fab_ident.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sldd2cce68d/submodules/alt_sld_fab_alt_sld_fab_ident.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_ident " "Found entity 1: alt_sld_fab_alt_sld_fab_ident" {  } { { "db/ip/sldd2cce68d/submodules/alt_sld_fab_alt_sld_fab_ident.sv" "" { Text "E:/Concentrator_sim/db/ip/sldd2cce68d/submodules/alt_sld_fab_alt_sld_fab_ident.sv" 33 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1652698160577 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1652698160577 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sldd2cce68d/submodules/alt_sld_fab_alt_sld_fab_presplit.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sldd2cce68d/submodules/alt_sld_fab_alt_sld_fab_presplit.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_presplit " "Found entity 1: alt_sld_fab_alt_sld_fab_presplit" {  } { { "db/ip/sldd2cce68d/submodules/alt_sld_fab_alt_sld_fab_presplit.sv" "" { Text "E:/Concentrator_sim/db/ip/sldd2cce68d/submodules/alt_sld_fab_alt_sld_fab_presplit.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1652698160670 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1652698160670 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sldd2cce68d/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd 2 1 " "Found 2 design units, including 1 entities, in source file db/ip/sldd2cce68d/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alt_sld_fab_alt_sld_fab_sldfabric-rtl " "Found design unit 1: alt_sld_fab_alt_sld_fab_sldfabric-rtl" {  } { { "db/ip/sldd2cce68d/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" "" { Text "E:/Concentrator_sim/db/ip/sldd2cce68d/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" 142 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1652698160784 ""} { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_sldfabric " "Found entity 1: alt_sld_fab_alt_sld_fab_sldfabric" {  } { { "db/ip/sldd2cce68d/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" "" { Text "E:/Concentrator_sim/db/ip/sldd2cce68d/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1652698160784 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1652698160784 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sldd2cce68d/submodules/alt_sld_fab_alt_sld_fab_splitter.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sldd2cce68d/submodules/alt_sld_fab_alt_sld_fab_splitter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_splitter " "Found entity 1: alt_sld_fab_alt_sld_fab_splitter" {  } { { "db/ip/sldd2cce68d/submodules/alt_sld_fab_alt_sld_fab_splitter.sv" "" { Text "E:/Concentrator_sim/db/ip/sldd2cce68d/submodules/alt_sld_fab_alt_sld_fab_splitter.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1652698160878 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1652698160878 ""}
{ "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_HDR" "" "Synthesized away the following node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_SUB_HDR" "RAM " "Synthesized away the following RAM node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "IP_DMA:IP_DMA\|IP_DMA_msgdma_0:msgdma_0\|write_master:write_mstr_internal\|scfifo:the_st_to_master_fifo\|scfifo_d211:auto_generated\|a_dpfifo_0q01:dpfifo\|altsyncram_lah1:FIFOram\|q_b\[9\] " "Synthesized away node \"IP_DMA:IP_DMA\|IP_DMA_msgdma_0:msgdma_0\|write_master:write_mstr_internal\|scfifo:the_st_to_master_fifo\|scfifo_d211:auto_generated\|a_dpfifo_0q01:dpfifo\|altsyncram_lah1:FIFOram\|q_b\[9\]\"" {  } { { "db/altsyncram_lah1.tdf" "" { Text "E:/Concentrator_sim/db/altsyncram_lah1.tdf" 327 2 0 } } { "db/a_dpfifo_0q01.tdf" "" { Text "E:/Concentrator_sim/db/a_dpfifo_0q01.tdf" 46 2 0 } } { "db/scfifo_d211.tdf" "" { Text "E:/Concentrator_sim/db/scfifo_d211.tdf" 38 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "db/ip/ip_dma/submodules/write_master.v" "" { Text "E:/Concentrator_sim/db/ip/ip_dma/submodules/write_master.v" 588 0 0 } } { "db/ip/ip_dma/submodules/ip_dma_msgdma_0.v" "" { Text "E:/Concentrator_sim/db/ip/ip_dma/submodules/ip_dma_msgdma_0.v" 135 0 0 } } { "db/ip/ip_dma/ip_dma.v" "" { Text "E:/Concentrator_sim/db/ip/ip_dma/ip_dma.v" 107 0 0 } } { "DE2_115_Concentrator_top.v" "" { Text "E:/Concentrator_sim/DE2_115_Concentrator_top.v" 121 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1652698162722 "|DE2_115_Concentrator_top|IP_DMA:IP_DMA|IP_DMA_msgdma_0:msgdma_0|write_master:write_mstr_internal|scfifo:the_st_to_master_fifo|scfifo_d211:auto_generated|a_dpfifo_0q01:dpfifo|altsyncram_lah1:FIFOram|ram_block1a9"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "IP_DMA:IP_DMA\|IP_DMA_msgdma_0:msgdma_0\|write_master:write_mstr_internal\|scfifo:the_st_to_master_fifo\|scfifo_d211:auto_generated\|a_dpfifo_0q01:dpfifo\|altsyncram_lah1:FIFOram\|q_b\[10\] " "Synthesized away node \"IP_DMA:IP_DMA\|IP_DMA_msgdma_0:msgdma_0\|write_master:write_mstr_internal\|scfifo:the_st_to_master_fifo\|scfifo_d211:auto_generated\|a_dpfifo_0q01:dpfifo\|altsyncram_lah1:FIFOram\|q_b\[10\]\"" {  } { { "db/altsyncram_lah1.tdf" "" { Text "E:/Concentrator_sim/db/altsyncram_lah1.tdf" 359 2 0 } } { "db/a_dpfifo_0q01.tdf" "" { Text "E:/Concentrator_sim/db/a_dpfifo_0q01.tdf" 46 2 0 } } { "db/scfifo_d211.tdf" "" { Text "E:/Concentrator_sim/db/scfifo_d211.tdf" 38 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "db/ip/ip_dma/submodules/write_master.v" "" { Text "E:/Concentrator_sim/db/ip/ip_dma/submodules/write_master.v" 588 0 0 } } { "db/ip/ip_dma/submodules/ip_dma_msgdma_0.v" "" { Text "E:/Concentrator_sim/db/ip/ip_dma/submodules/ip_dma_msgdma_0.v" 135 0 0 } } { "db/ip/ip_dma/ip_dma.v" "" { Text "E:/Concentrator_sim/db/ip/ip_dma/ip_dma.v" 107 0 0 } } { "DE2_115_Concentrator_top.v" "" { Text "E:/Concentrator_sim/DE2_115_Concentrator_top.v" 121 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1652698162722 "|DE2_115_Concentrator_top|IP_DMA:IP_DMA|IP_DMA_msgdma_0:msgdma_0|write_master:write_mstr_internal|scfifo:the_st_to_master_fifo|scfifo_d211:auto_generated|a_dpfifo_0q01:dpfifo|altsyncram_lah1:FIFOram|ram_block1a10"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "IP_DMA:IP_DMA\|IP_DMA_msgdma_0:msgdma_0\|write_master:write_mstr_internal\|scfifo:the_st_to_master_fifo\|scfifo_d211:auto_generated\|a_dpfifo_0q01:dpfifo\|altsyncram_lah1:FIFOram\|q_b\[11\] " "Synthesized away node \"IP_DMA:IP_DMA\|IP_DMA_msgdma_0:msgdma_0\|write_master:write_mstr_internal\|scfifo:the_st_to_master_fifo\|scfifo_d211:auto_generated\|a_dpfifo_0q01:dpfifo\|altsyncram_lah1:FIFOram\|q_b\[11\]\"" {  } { { "db/altsyncram_lah1.tdf" "" { Text "E:/Concentrator_sim/db/altsyncram_lah1.tdf" 391 2 0 } } { "db/a_dpfifo_0q01.tdf" "" { Text "E:/Concentrator_sim/db/a_dpfifo_0q01.tdf" 46 2 0 } } { "db/scfifo_d211.tdf" "" { Text "E:/Concentrator_sim/db/scfifo_d211.tdf" 38 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "db/ip/ip_dma/submodules/write_master.v" "" { Text "E:/Concentrator_sim/db/ip/ip_dma/submodules/write_master.v" 588 0 0 } } { "db/ip/ip_dma/submodules/ip_dma_msgdma_0.v" "" { Text "E:/Concentrator_sim/db/ip/ip_dma/submodules/ip_dma_msgdma_0.v" 135 0 0 } } { "db/ip/ip_dma/ip_dma.v" "" { Text "E:/Concentrator_sim/db/ip/ip_dma/ip_dma.v" 107 0 0 } } { "DE2_115_Concentrator_top.v" "" { Text "E:/Concentrator_sim/DE2_115_Concentrator_top.v" 121 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1652698162722 "|DE2_115_Concentrator_top|IP_DMA:IP_DMA|IP_DMA_msgdma_0:msgdma_0|write_master:write_mstr_internal|scfifo:the_st_to_master_fifo|scfifo_d211:auto_generated|a_dpfifo_0q01:dpfifo|altsyncram_lah1:FIFOram|ram_block1a11"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "IP_DMA:IP_DMA\|IP_DMA_msgdma_0:msgdma_0\|write_master:write_mstr_internal\|scfifo:the_st_to_master_fifo\|scfifo_d211:auto_generated\|a_dpfifo_0q01:dpfifo\|altsyncram_lah1:FIFOram\|q_b\[12\] " "Synthesized away node \"IP_DMA:IP_DMA\|IP_DMA_msgdma_0:msgdma_0\|write_master:write_mstr_internal\|scfifo:the_st_to_master_fifo\|scfifo_d211:auto_generated\|a_dpfifo_0q01:dpfifo\|altsyncram_lah1:FIFOram\|q_b\[12\]\"" {  } { { "db/altsyncram_lah1.tdf" "" { Text "E:/Concentrator_sim/db/altsyncram_lah1.tdf" 423 2 0 } } { "db/a_dpfifo_0q01.tdf" "" { Text "E:/Concentrator_sim/db/a_dpfifo_0q01.tdf" 46 2 0 } } { "db/scfifo_d211.tdf" "" { Text "E:/Concentrator_sim/db/scfifo_d211.tdf" 38 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "db/ip/ip_dma/submodules/write_master.v" "" { Text "E:/Concentrator_sim/db/ip/ip_dma/submodules/write_master.v" 588 0 0 } } { "db/ip/ip_dma/submodules/ip_dma_msgdma_0.v" "" { Text "E:/Concentrator_sim/db/ip/ip_dma/submodules/ip_dma_msgdma_0.v" 135 0 0 } } { "db/ip/ip_dma/ip_dma.v" "" { Text "E:/Concentrator_sim/db/ip/ip_dma/ip_dma.v" 107 0 0 } } { "DE2_115_Concentrator_top.v" "" { Text "E:/Concentrator_sim/DE2_115_Concentrator_top.v" 121 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1652698162722 "|DE2_115_Concentrator_top|IP_DMA:IP_DMA|IP_DMA_msgdma_0:msgdma_0|write_master:write_mstr_internal|scfifo:the_st_to_master_fifo|scfifo_d211:auto_generated|a_dpfifo_0q01:dpfifo|altsyncram_lah1:FIFOram|ram_block1a12"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "IP_DMA:IP_DMA\|IP_DMA_msgdma_0:msgdma_0\|write_master:write_mstr_internal\|scfifo:the_st_to_master_fifo\|scfifo_d211:auto_generated\|a_dpfifo_0q01:dpfifo\|altsyncram_lah1:FIFOram\|q_b\[13\] " "Synthesized away node \"IP_DMA:IP_DMA\|IP_DMA_msgdma_0:msgdma_0\|write_master:write_mstr_internal\|scfifo:the_st_to_master_fifo\|scfifo_d211:auto_generated\|a_dpfifo_0q01:dpfifo\|altsyncram_lah1:FIFOram\|q_b\[13\]\"" {  } { { "db/altsyncram_lah1.tdf" "" { Text "E:/Concentrator_sim/db/altsyncram_lah1.tdf" 455 2 0 } } { "db/a_dpfifo_0q01.tdf" "" { Text "E:/Concentrator_sim/db/a_dpfifo_0q01.tdf" 46 2 0 } } { "db/scfifo_d211.tdf" "" { Text "E:/Concentrator_sim/db/scfifo_d211.tdf" 38 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "db/ip/ip_dma/submodules/write_master.v" "" { Text "E:/Concentrator_sim/db/ip/ip_dma/submodules/write_master.v" 588 0 0 } } { "db/ip/ip_dma/submodules/ip_dma_msgdma_0.v" "" { Text "E:/Concentrator_sim/db/ip/ip_dma/submodules/ip_dma_msgdma_0.v" 135 0 0 } } { "db/ip/ip_dma/ip_dma.v" "" { Text "E:/Concentrator_sim/db/ip/ip_dma/ip_dma.v" 107 0 0 } } { "DE2_115_Concentrator_top.v" "" { Text "E:/Concentrator_sim/DE2_115_Concentrator_top.v" 121 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1652698162722 "|DE2_115_Concentrator_top|IP_DMA:IP_DMA|IP_DMA_msgdma_0:msgdma_0|write_master:write_mstr_internal|scfifo:the_st_to_master_fifo|scfifo_d211:auto_generated|a_dpfifo_0q01:dpfifo|altsyncram_lah1:FIFOram|ram_block1a13"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "IP_DMA:IP_DMA\|IP_DMA_msgdma_0:msgdma_0\|write_master:write_mstr_internal\|scfifo:the_st_to_master_fifo\|scfifo_d211:auto_generated\|a_dpfifo_0q01:dpfifo\|altsyncram_lah1:FIFOram\|q_b\[14\] " "Synthesized away node \"IP_DMA:IP_DMA\|IP_DMA_msgdma_0:msgdma_0\|write_master:write_mstr_internal\|scfifo:the_st_to_master_fifo\|scfifo_d211:auto_generated\|a_dpfifo_0q01:dpfifo\|altsyncram_lah1:FIFOram\|q_b\[14\]\"" {  } { { "db/altsyncram_lah1.tdf" "" { Text "E:/Concentrator_sim/db/altsyncram_lah1.tdf" 487 2 0 } } { "db/a_dpfifo_0q01.tdf" "" { Text "E:/Concentrator_sim/db/a_dpfifo_0q01.tdf" 46 2 0 } } { "db/scfifo_d211.tdf" "" { Text "E:/Concentrator_sim/db/scfifo_d211.tdf" 38 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "db/ip/ip_dma/submodules/write_master.v" "" { Text "E:/Concentrator_sim/db/ip/ip_dma/submodules/write_master.v" 588 0 0 } } { "db/ip/ip_dma/submodules/ip_dma_msgdma_0.v" "" { Text "E:/Concentrator_sim/db/ip/ip_dma/submodules/ip_dma_msgdma_0.v" 135 0 0 } } { "db/ip/ip_dma/ip_dma.v" "" { Text "E:/Concentrator_sim/db/ip/ip_dma/ip_dma.v" 107 0 0 } } { "DE2_115_Concentrator_top.v" "" { Text "E:/Concentrator_sim/DE2_115_Concentrator_top.v" 121 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1652698162722 "|DE2_115_Concentrator_top|IP_DMA:IP_DMA|IP_DMA_msgdma_0:msgdma_0|write_master:write_mstr_internal|scfifo:the_st_to_master_fifo|scfifo_d211:auto_generated|a_dpfifo_0q01:dpfifo|altsyncram_lah1:FIFOram|ram_block1a14"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "IP_DMA:IP_DMA\|IP_DMA_msgdma_0:msgdma_0\|write_master:write_mstr_internal\|scfifo:the_st_to_master_fifo\|scfifo_d211:auto_generated\|a_dpfifo_0q01:dpfifo\|altsyncram_lah1:FIFOram\|q_b\[15\] " "Synthesized away node \"IP_DMA:IP_DMA\|IP_DMA_msgdma_0:msgdma_0\|write_master:write_mstr_internal\|scfifo:the_st_to_master_fifo\|scfifo_d211:auto_generated\|a_dpfifo_0q01:dpfifo\|altsyncram_lah1:FIFOram\|q_b\[15\]\"" {  } { { "db/altsyncram_lah1.tdf" "" { Text "E:/Concentrator_sim/db/altsyncram_lah1.tdf" 519 2 0 } } { "db/a_dpfifo_0q01.tdf" "" { Text "E:/Concentrator_sim/db/a_dpfifo_0q01.tdf" 46 2 0 } } { "db/scfifo_d211.tdf" "" { Text "E:/Concentrator_sim/db/scfifo_d211.tdf" 38 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "db/ip/ip_dma/submodules/write_master.v" "" { Text "E:/Concentrator_sim/db/ip/ip_dma/submodules/write_master.v" 588 0 0 } } { "db/ip/ip_dma/submodules/ip_dma_msgdma_0.v" "" { Text "E:/Concentrator_sim/db/ip/ip_dma/submodules/ip_dma_msgdma_0.v" 135 0 0 } } { "db/ip/ip_dma/ip_dma.v" "" { Text "E:/Concentrator_sim/db/ip/ip_dma/ip_dma.v" 107 0 0 } } { "DE2_115_Concentrator_top.v" "" { Text "E:/Concentrator_sim/DE2_115_Concentrator_top.v" 121 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1652698162722 "|DE2_115_Concentrator_top|IP_DMA:IP_DMA|IP_DMA_msgdma_0:msgdma_0|write_master:write_mstr_internal|scfifo:the_st_to_master_fifo|scfifo_d211:auto_generated|a_dpfifo_0q01:dpfifo|altsyncram_lah1:FIFOram|ram_block1a15"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "IP_DMA:IP_DMA\|IP_DMA_msgdma_0:msgdma_0\|write_master:write_mstr_internal\|scfifo:the_st_to_master_fifo\|scfifo_d211:auto_generated\|a_dpfifo_0q01:dpfifo\|altsyncram_lah1:FIFOram\|q_b\[16\] " "Synthesized away node \"IP_DMA:IP_DMA\|IP_DMA_msgdma_0:msgdma_0\|write_master:write_mstr_internal\|scfifo:the_st_to_master_fifo\|scfifo_d211:auto_generated\|a_dpfifo_0q01:dpfifo\|altsyncram_lah1:FIFOram\|q_b\[16\]\"" {  } { { "db/altsyncram_lah1.tdf" "" { Text "E:/Concentrator_sim/db/altsyncram_lah1.tdf" 551 2 0 } } { "db/a_dpfifo_0q01.tdf" "" { Text "E:/Concentrator_sim/db/a_dpfifo_0q01.tdf" 46 2 0 } } { "db/scfifo_d211.tdf" "" { Text "E:/Concentrator_sim/db/scfifo_d211.tdf" 38 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "db/ip/ip_dma/submodules/write_master.v" "" { Text "E:/Concentrator_sim/db/ip/ip_dma/submodules/write_master.v" 588 0 0 } } { "db/ip/ip_dma/submodules/ip_dma_msgdma_0.v" "" { Text "E:/Concentrator_sim/db/ip/ip_dma/submodules/ip_dma_msgdma_0.v" 135 0 0 } } { "db/ip/ip_dma/ip_dma.v" "" { Text "E:/Concentrator_sim/db/ip/ip_dma/ip_dma.v" 107 0 0 } } { "DE2_115_Concentrator_top.v" "" { Text "E:/Concentrator_sim/DE2_115_Concentrator_top.v" 121 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1652698162722 "|DE2_115_Concentrator_top|IP_DMA:IP_DMA|IP_DMA_msgdma_0:msgdma_0|write_master:write_mstr_internal|scfifo:the_st_to_master_fifo|scfifo_d211:auto_generated|a_dpfifo_0q01:dpfifo|altsyncram_lah1:FIFOram|ram_block1a16"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "IP_DMA:IP_DMA\|IP_DMA_msgdma_0:msgdma_0\|write_master:write_mstr_internal\|scfifo:the_st_to_master_fifo\|scfifo_d211:auto_generated\|a_dpfifo_0q01:dpfifo\|altsyncram_lah1:FIFOram\|q_b\[17\] " "Synthesized away node \"IP_DMA:IP_DMA\|IP_DMA_msgdma_0:msgdma_0\|write_master:write_mstr_internal\|scfifo:the_st_to_master_fifo\|scfifo_d211:auto_generated\|a_dpfifo_0q01:dpfifo\|altsyncram_lah1:FIFOram\|q_b\[17\]\"" {  } { { "db/altsyncram_lah1.tdf" "" { Text "E:/Concentrator_sim/db/altsyncram_lah1.tdf" 583 2 0 } } { "db/a_dpfifo_0q01.tdf" "" { Text "E:/Concentrator_sim/db/a_dpfifo_0q01.tdf" 46 2 0 } } { "db/scfifo_d211.tdf" "" { Text "E:/Concentrator_sim/db/scfifo_d211.tdf" 38 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "db/ip/ip_dma/submodules/write_master.v" "" { Text "E:/Concentrator_sim/db/ip/ip_dma/submodules/write_master.v" 588 0 0 } } { "db/ip/ip_dma/submodules/ip_dma_msgdma_0.v" "" { Text "E:/Concentrator_sim/db/ip/ip_dma/submodules/ip_dma_msgdma_0.v" 135 0 0 } } { "db/ip/ip_dma/ip_dma.v" "" { Text "E:/Concentrator_sim/db/ip/ip_dma/ip_dma.v" 107 0 0 } } { "DE2_115_Concentrator_top.v" "" { Text "E:/Concentrator_sim/DE2_115_Concentrator_top.v" 121 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1652698162722 "|DE2_115_Concentrator_top|IP_DMA:IP_DMA|IP_DMA_msgdma_0:msgdma_0|write_master:write_mstr_internal|scfifo:the_st_to_master_fifo|scfifo_d211:auto_generated|a_dpfifo_0q01:dpfifo|altsyncram_lah1:FIFOram|ram_block1a17"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "IP_DMA:IP_DMA\|IP_DMA_msgdma_0:msgdma_0\|write_master:write_mstr_internal\|scfifo:the_st_to_master_fifo\|scfifo_d211:auto_generated\|a_dpfifo_0q01:dpfifo\|altsyncram_lah1:FIFOram\|q_b\[18\] " "Synthesized away node \"IP_DMA:IP_DMA\|IP_DMA_msgdma_0:msgdma_0\|write_master:write_mstr_internal\|scfifo:the_st_to_master_fifo\|scfifo_d211:auto_generated\|a_dpfifo_0q01:dpfifo\|altsyncram_lah1:FIFOram\|q_b\[18\]\"" {  } { { "db/altsyncram_lah1.tdf" "" { Text "E:/Concentrator_sim/db/altsyncram_lah1.tdf" 615 2 0 } } { "db/a_dpfifo_0q01.tdf" "" { Text "E:/Concentrator_sim/db/a_dpfifo_0q01.tdf" 46 2 0 } } { "db/scfifo_d211.tdf" "" { Text "E:/Concentrator_sim/db/scfifo_d211.tdf" 38 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "db/ip/ip_dma/submodules/write_master.v" "" { Text "E:/Concentrator_sim/db/ip/ip_dma/submodules/write_master.v" 588 0 0 } } { "db/ip/ip_dma/submodules/ip_dma_msgdma_0.v" "" { Text "E:/Concentrator_sim/db/ip/ip_dma/submodules/ip_dma_msgdma_0.v" 135 0 0 } } { "db/ip/ip_dma/ip_dma.v" "" { Text "E:/Concentrator_sim/db/ip/ip_dma/ip_dma.v" 107 0 0 } } { "DE2_115_Concentrator_top.v" "" { Text "E:/Concentrator_sim/DE2_115_Concentrator_top.v" 121 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1652698162722 "|DE2_115_Concentrator_top|IP_DMA:IP_DMA|IP_DMA_msgdma_0:msgdma_0|write_master:write_mstr_internal|scfifo:the_st_to_master_fifo|scfifo_d211:auto_generated|a_dpfifo_0q01:dpfifo|altsyncram_lah1:FIFOram|ram_block1a18"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "IP_DMA:IP_DMA\|IP_DMA_msgdma_0:msgdma_0\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_n2d1:auto_generated\|q_b\[0\] " "Synthesized away node \"IP_DMA:IP_DMA\|IP_DMA_msgdma_0:msgdma_0\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_n2d1:auto_generated\|q_b\[0\]\"" {  } { { "db/altsyncram_n2d1.tdf" "" { Text "E:/Concentrator_sim/db/altsyncram_n2d1.tdf" 38 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "db/ip/ip_dma/submodules/fifo_with_byteenables.v" "" { Text "E:/Concentrator_sim/db/ip/ip_dma/submodules/fifo_with_byteenables.v" 136 0 0 } } { "db/ip/ip_dma/submodules/descriptor_buffers.v" "" { Text "E:/Concentrator_sim/db/ip/ip_dma/submodules/descriptor_buffers.v" 318 0 0 } } { "db/ip/ip_dma/submodules/dispatcher.v" "" { Text "E:/Concentrator_sim/db/ip/ip_dma/submodules/dispatcher.v" 306 0 0 } } { "db/ip/ip_dma/submodules/ip_dma_msgdma_0.v" "" { Text "E:/Concentrator_sim/db/ip/ip_dma/submodules/ip_dma_msgdma_0.v" 86 0 0 } } { "db/ip/ip_dma/ip_dma.v" "" { Text "E:/Concentrator_sim/db/ip/ip_dma/ip_dma.v" 107 0 0 } } { "DE2_115_Concentrator_top.v" "" { Text "E:/Concentrator_sim/DE2_115_Concentrator_top.v" 121 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1652698162722 "|DE2_115_Concentrator_top|IP_DMA:IP_DMA|IP_DMA_msgdma_0:msgdma_0|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_write_command_FIFO|altsyncram:the_dp_ram|altsyncram_n2d1:auto_generated|ram_block1a0"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "IP_DMA:IP_DMA\|IP_DMA_msgdma_0:msgdma_0\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_n2d1:auto_generated\|q_b\[1\] " "Synthesized away node \"IP_DMA:IP_DMA\|IP_DMA_msgdma_0:msgdma_0\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_n2d1:auto_generated\|q_b\[1\]\"" {  } { { "db/altsyncram_n2d1.tdf" "" { Text "E:/Concentrator_sim/db/altsyncram_n2d1.tdf" 73 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "db/ip/ip_dma/submodules/fifo_with_byteenables.v" "" { Text "E:/Concentrator_sim/db/ip/ip_dma/submodules/fifo_with_byteenables.v" 136 0 0 } } { "db/ip/ip_dma/submodules/descriptor_buffers.v" "" { Text "E:/Concentrator_sim/db/ip/ip_dma/submodules/descriptor_buffers.v" 318 0 0 } } { "db/ip/ip_dma/submodules/dispatcher.v" "" { Text "E:/Concentrator_sim/db/ip/ip_dma/submodules/dispatcher.v" 306 0 0 } } { "db/ip/ip_dma/submodules/ip_dma_msgdma_0.v" "" { Text "E:/Concentrator_sim/db/ip/ip_dma/submodules/ip_dma_msgdma_0.v" 86 0 0 } } { "db/ip/ip_dma/ip_dma.v" "" { Text "E:/Concentrator_sim/db/ip/ip_dma/ip_dma.v" 107 0 0 } } { "DE2_115_Concentrator_top.v" "" { Text "E:/Concentrator_sim/DE2_115_Concentrator_top.v" 121 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1652698162722 "|DE2_115_Concentrator_top|IP_DMA:IP_DMA|IP_DMA_msgdma_0:msgdma_0|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_write_command_FIFO|altsyncram:the_dp_ram|altsyncram_n2d1:auto_generated|ram_block1a1"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "IP_DMA:IP_DMA\|IP_DMA_msgdma_0:msgdma_0\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_n2d1:auto_generated\|q_b\[2\] " "Synthesized away node \"IP_DMA:IP_DMA\|IP_DMA_msgdma_0:msgdma_0\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_n2d1:auto_generated\|q_b\[2\]\"" {  } { { "db/altsyncram_n2d1.tdf" "" { Text "E:/Concentrator_sim/db/altsyncram_n2d1.tdf" 108 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "db/ip/ip_dma/submodules/fifo_with_byteenables.v" "" { Text "E:/Concentrator_sim/db/ip/ip_dma/submodules/fifo_with_byteenables.v" 136 0 0 } } { "db/ip/ip_dma/submodules/descriptor_buffers.v" "" { Text "E:/Concentrator_sim/db/ip/ip_dma/submodules/descriptor_buffers.v" 318 0 0 } } { "db/ip/ip_dma/submodules/dispatcher.v" "" { Text "E:/Concentrator_sim/db/ip/ip_dma/submodules/dispatcher.v" 306 0 0 } } { "db/ip/ip_dma/submodules/ip_dma_msgdma_0.v" "" { Text "E:/Concentrator_sim/db/ip/ip_dma/submodules/ip_dma_msgdma_0.v" 86 0 0 } } { "db/ip/ip_dma/ip_dma.v" "" { Text "E:/Concentrator_sim/db/ip/ip_dma/ip_dma.v" 107 0 0 } } { "DE2_115_Concentrator_top.v" "" { Text "E:/Concentrator_sim/DE2_115_Concentrator_top.v" 121 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1652698162722 "|DE2_115_Concentrator_top|IP_DMA:IP_DMA|IP_DMA_msgdma_0:msgdma_0|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_write_command_FIFO|altsyncram:the_dp_ram|altsyncram_n2d1:auto_generated|ram_block1a2"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "IP_DMA:IP_DMA\|IP_DMA_msgdma_0:msgdma_0\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_n2d1:auto_generated\|q_b\[3\] " "Synthesized away node \"IP_DMA:IP_DMA\|IP_DMA_msgdma_0:msgdma_0\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_n2d1:auto_generated\|q_b\[3\]\"" {  } { { "db/altsyncram_n2d1.tdf" "" { Text "E:/Concentrator_sim/db/altsyncram_n2d1.tdf" 143 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "db/ip/ip_dma/submodules/fifo_with_byteenables.v" "" { Text "E:/Concentrator_sim/db/ip/ip_dma/submodules/fifo_with_byteenables.v" 136 0 0 } } { "db/ip/ip_dma/submodules/descriptor_buffers.v" "" { Text "E:/Concentrator_sim/db/ip/ip_dma/submodules/descriptor_buffers.v" 318 0 0 } } { "db/ip/ip_dma/submodules/dispatcher.v" "" { Text "E:/Concentrator_sim/db/ip/ip_dma/submodules/dispatcher.v" 306 0 0 } } { "db/ip/ip_dma/submodules/ip_dma_msgdma_0.v" "" { Text "E:/Concentrator_sim/db/ip/ip_dma/submodules/ip_dma_msgdma_0.v" 86 0 0 } } { "db/ip/ip_dma/ip_dma.v" "" { Text "E:/Concentrator_sim/db/ip/ip_dma/ip_dma.v" 107 0 0 } } { "DE2_115_Concentrator_top.v" "" { Text "E:/Concentrator_sim/DE2_115_Concentrator_top.v" 121 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1652698162722 "|DE2_115_Concentrator_top|IP_DMA:IP_DMA|IP_DMA_msgdma_0:msgdma_0|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_write_command_FIFO|altsyncram:the_dp_ram|altsyncram_n2d1:auto_generated|ram_block1a3"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "IP_DMA:IP_DMA\|IP_DMA_msgdma_0:msgdma_0\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_n2d1:auto_generated\|q_b\[4\] " "Synthesized away node \"IP_DMA:IP_DMA\|IP_DMA_msgdma_0:msgdma_0\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_n2d1:auto_generated\|q_b\[4\]\"" {  } { { "db/altsyncram_n2d1.tdf" "" { Text "E:/Concentrator_sim/db/altsyncram_n2d1.tdf" 178 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "db/ip/ip_dma/submodules/fifo_with_byteenables.v" "" { Text "E:/Concentrator_sim/db/ip/ip_dma/submodules/fifo_with_byteenables.v" 136 0 0 } } { "db/ip/ip_dma/submodules/descriptor_buffers.v" "" { Text "E:/Concentrator_sim/db/ip/ip_dma/submodules/descriptor_buffers.v" 318 0 0 } } { "db/ip/ip_dma/submodules/dispatcher.v" "" { Text "E:/Concentrator_sim/db/ip/ip_dma/submodules/dispatcher.v" 306 0 0 } } { "db/ip/ip_dma/submodules/ip_dma_msgdma_0.v" "" { Text "E:/Concentrator_sim/db/ip/ip_dma/submodules/ip_dma_msgdma_0.v" 86 0 0 } } { "db/ip/ip_dma/ip_dma.v" "" { Text "E:/Concentrator_sim/db/ip/ip_dma/ip_dma.v" 107 0 0 } } { "DE2_115_Concentrator_top.v" "" { Text "E:/Concentrator_sim/DE2_115_Concentrator_top.v" 121 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1652698162722 "|DE2_115_Concentrator_top|IP_DMA:IP_DMA|IP_DMA_msgdma_0:msgdma_0|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_write_command_FIFO|altsyncram:the_dp_ram|altsyncram_n2d1:auto_generated|ram_block1a4"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "IP_DMA:IP_DMA\|IP_DMA_msgdma_0:msgdma_0\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_n2d1:auto_generated\|q_b\[5\] " "Synthesized away node \"IP_DMA:IP_DMA\|IP_DMA_msgdma_0:msgdma_0\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_n2d1:auto_generated\|q_b\[5\]\"" {  } { { "db/altsyncram_n2d1.tdf" "" { Text "E:/Concentrator_sim/db/altsyncram_n2d1.tdf" 213 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "db/ip/ip_dma/submodules/fifo_with_byteenables.v" "" { Text "E:/Concentrator_sim/db/ip/ip_dma/submodules/fifo_with_byteenables.v" 136 0 0 } } { "db/ip/ip_dma/submodules/descriptor_buffers.v" "" { Text "E:/Concentrator_sim/db/ip/ip_dma/submodules/descriptor_buffers.v" 318 0 0 } } { "db/ip/ip_dma/submodules/dispatcher.v" "" { Text "E:/Concentrator_sim/db/ip/ip_dma/submodules/dispatcher.v" 306 0 0 } } { "db/ip/ip_dma/submodules/ip_dma_msgdma_0.v" "" { Text "E:/Concentrator_sim/db/ip/ip_dma/submodules/ip_dma_msgdma_0.v" 86 0 0 } } { "db/ip/ip_dma/ip_dma.v" "" { Text "E:/Concentrator_sim/db/ip/ip_dma/ip_dma.v" 107 0 0 } } { "DE2_115_Concentrator_top.v" "" { Text "E:/Concentrator_sim/DE2_115_Concentrator_top.v" 121 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1652698162722 "|DE2_115_Concentrator_top|IP_DMA:IP_DMA|IP_DMA_msgdma_0:msgdma_0|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_write_command_FIFO|altsyncram:the_dp_ram|altsyncram_n2d1:auto_generated|ram_block1a5"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "IP_DMA:IP_DMA\|IP_DMA_msgdma_0:msgdma_0\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_n2d1:auto_generated\|q_b\[6\] " "Synthesized away node \"IP_DMA:IP_DMA\|IP_DMA_msgdma_0:msgdma_0\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_n2d1:auto_generated\|q_b\[6\]\"" {  } { { "db/altsyncram_n2d1.tdf" "" { Text "E:/Concentrator_sim/db/altsyncram_n2d1.tdf" 248 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "db/ip/ip_dma/submodules/fifo_with_byteenables.v" "" { Text "E:/Concentrator_sim/db/ip/ip_dma/submodules/fifo_with_byteenables.v" 136 0 0 } } { "db/ip/ip_dma/submodules/descriptor_buffers.v" "" { Text "E:/Concentrator_sim/db/ip/ip_dma/submodules/descriptor_buffers.v" 318 0 0 } } { "db/ip/ip_dma/submodules/dispatcher.v" "" { Text "E:/Concentrator_sim/db/ip/ip_dma/submodules/dispatcher.v" 306 0 0 } } { "db/ip/ip_dma/submodules/ip_dma_msgdma_0.v" "" { Text "E:/Concentrator_sim/db/ip/ip_dma/submodules/ip_dma_msgdma_0.v" 86 0 0 } } { "db/ip/ip_dma/ip_dma.v" "" { Text "E:/Concentrator_sim/db/ip/ip_dma/ip_dma.v" 107 0 0 } } { "DE2_115_Concentrator_top.v" "" { Text "E:/Concentrator_sim/DE2_115_Concentrator_top.v" 121 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1652698162722 "|DE2_115_Concentrator_top|IP_DMA:IP_DMA|IP_DMA_msgdma_0:msgdma_0|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_write_command_FIFO|altsyncram:the_dp_ram|altsyncram_n2d1:auto_generated|ram_block1a6"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "IP_DMA:IP_DMA\|IP_DMA_msgdma_0:msgdma_0\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_n2d1:auto_generated\|q_b\[7\] " "Synthesized away node \"IP_DMA:IP_DMA\|IP_DMA_msgdma_0:msgdma_0\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_n2d1:auto_generated\|q_b\[7\]\"" {  } { { "db/altsyncram_n2d1.tdf" "" { Text "E:/Concentrator_sim/db/altsyncram_n2d1.tdf" 283 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "db/ip/ip_dma/submodules/fifo_with_byteenables.v" "" { Text "E:/Concentrator_sim/db/ip/ip_dma/submodules/fifo_with_byteenables.v" 136 0 0 } } { "db/ip/ip_dma/submodules/descriptor_buffers.v" "" { Text "E:/Concentrator_sim/db/ip/ip_dma/submodules/descriptor_buffers.v" 318 0 0 } } { "db/ip/ip_dma/submodules/dispatcher.v" "" { Text "E:/Concentrator_sim/db/ip/ip_dma/submodules/dispatcher.v" 306 0 0 } } { "db/ip/ip_dma/submodules/ip_dma_msgdma_0.v" "" { Text "E:/Concentrator_sim/db/ip/ip_dma/submodules/ip_dma_msgdma_0.v" 86 0 0 } } { "db/ip/ip_dma/ip_dma.v" "" { Text "E:/Concentrator_sim/db/ip/ip_dma/ip_dma.v" 107 0 0 } } { "DE2_115_Concentrator_top.v" "" { Text "E:/Concentrator_sim/DE2_115_Concentrator_top.v" 121 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1652698162722 "|DE2_115_Concentrator_top|IP_DMA:IP_DMA|IP_DMA_msgdma_0:msgdma_0|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_write_command_FIFO|altsyncram:the_dp_ram|altsyncram_n2d1:auto_generated|ram_block1a7"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "IP_DMA:IP_DMA\|IP_DMA_msgdma_0:msgdma_0\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_n2d1:auto_generated\|q_b\[8\] " "Synthesized away node \"IP_DMA:IP_DMA\|IP_DMA_msgdma_0:msgdma_0\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_n2d1:auto_generated\|q_b\[8\]\"" {  } { { "db/altsyncram_n2d1.tdf" "" { Text "E:/Concentrator_sim/db/altsyncram_n2d1.tdf" 318 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "db/ip/ip_dma/submodules/fifo_with_byteenables.v" "" { Text "E:/Concentrator_sim/db/ip/ip_dma/submodules/fifo_with_byteenables.v" 136 0 0 } } { "db/ip/ip_dma/submodules/descriptor_buffers.v" "" { Text "E:/Concentrator_sim/db/ip/ip_dma/submodules/descriptor_buffers.v" 318 0 0 } } { "db/ip/ip_dma/submodules/dispatcher.v" "" { Text "E:/Concentrator_sim/db/ip/ip_dma/submodules/dispatcher.v" 306 0 0 } } { "db/ip/ip_dma/submodules/ip_dma_msgdma_0.v" "" { Text "E:/Concentrator_sim/db/ip/ip_dma/submodules/ip_dma_msgdma_0.v" 86 0 0 } } { "db/ip/ip_dma/ip_dma.v" "" { Text "E:/Concentrator_sim/db/ip/ip_dma/ip_dma.v" 107 0 0 } } { "DE2_115_Concentrator_top.v" "" { Text "E:/Concentrator_sim/DE2_115_Concentrator_top.v" 121 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1652698162722 "|DE2_115_Concentrator_top|IP_DMA:IP_DMA|IP_DMA_msgdma_0:msgdma_0|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_write_command_FIFO|altsyncram:the_dp_ram|altsyncram_n2d1:auto_generated|ram_block1a8"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "IP_DMA:IP_DMA\|IP_DMA_msgdma_0:msgdma_0\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_n2d1:auto_generated\|q_b\[9\] " "Synthesized away node \"IP_DMA:IP_DMA\|IP_DMA_msgdma_0:msgdma_0\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_n2d1:auto_generated\|q_b\[9\]\"" {  } { { "db/altsyncram_n2d1.tdf" "" { Text "E:/Concentrator_sim/db/altsyncram_n2d1.tdf" 353 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "db/ip/ip_dma/submodules/fifo_with_byteenables.v" "" { Text "E:/Concentrator_sim/db/ip/ip_dma/submodules/fifo_with_byteenables.v" 136 0 0 } } { "db/ip/ip_dma/submodules/descriptor_buffers.v" "" { Text "E:/Concentrator_sim/db/ip/ip_dma/submodules/descriptor_buffers.v" 318 0 0 } } { "db/ip/ip_dma/submodules/dispatcher.v" "" { Text "E:/Concentrator_sim/db/ip/ip_dma/submodules/dispatcher.v" 306 0 0 } } { "db/ip/ip_dma/submodules/ip_dma_msgdma_0.v" "" { Text "E:/Concentrator_sim/db/ip/ip_dma/submodules/ip_dma_msgdma_0.v" 86 0 0 } } { "db/ip/ip_dma/ip_dma.v" "" { Text "E:/Concentrator_sim/db/ip/ip_dma/ip_dma.v" 107 0 0 } } { "DE2_115_Concentrator_top.v" "" { Text "E:/Concentrator_sim/DE2_115_Concentrator_top.v" 121 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1652698162722 "|DE2_115_Concentrator_top|IP_DMA:IP_DMA|IP_DMA_msgdma_0:msgdma_0|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_write_command_FIFO|altsyncram:the_dp_ram|altsyncram_n2d1:auto_generated|ram_block1a9"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "IP_DMA:IP_DMA\|IP_DMA_msgdma_0:msgdma_0\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_n2d1:auto_generated\|q_b\[10\] " "Synthesized away node \"IP_DMA:IP_DMA\|IP_DMA_msgdma_0:msgdma_0\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_n2d1:auto_generated\|q_b\[10\]\"" {  } { { "db/altsyncram_n2d1.tdf" "" { Text "E:/Concentrator_sim/db/altsyncram_n2d1.tdf" 388 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "db/ip/ip_dma/submodules/fifo_with_byteenables.v" "" { Text "E:/Concentrator_sim/db/ip/ip_dma/submodules/fifo_with_byteenables.v" 136 0 0 } } { "db/ip/ip_dma/submodules/descriptor_buffers.v" "" { Text "E:/Concentrator_sim/db/ip/ip_dma/submodules/descriptor_buffers.v" 318 0 0 } } { "db/ip/ip_dma/submodules/dispatcher.v" "" { Text "E:/Concentrator_sim/db/ip/ip_dma/submodules/dispatcher.v" 306 0 0 } } { "db/ip/ip_dma/submodules/ip_dma_msgdma_0.v" "" { Text "E:/Concentrator_sim/db/ip/ip_dma/submodules/ip_dma_msgdma_0.v" 86 0 0 } } { "db/ip/ip_dma/ip_dma.v" "" { Text "E:/Concentrator_sim/db/ip/ip_dma/ip_dma.v" 107 0 0 } } { "DE2_115_Concentrator_top.v" "" { Text "E:/Concentrator_sim/DE2_115_Concentrator_top.v" 121 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1652698162722 "|DE2_115_Concentrator_top|IP_DMA:IP_DMA|IP_DMA_msgdma_0:msgdma_0|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_write_command_FIFO|altsyncram:the_dp_ram|altsyncram_n2d1:auto_generated|ram_block1a10"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "IP_DMA:IP_DMA\|IP_DMA_msgdma_0:msgdma_0\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_n2d1:auto_generated\|q_b\[11\] " "Synthesized away node \"IP_DMA:IP_DMA\|IP_DMA_msgdma_0:msgdma_0\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_n2d1:auto_generated\|q_b\[11\]\"" {  } { { "db/altsyncram_n2d1.tdf" "" { Text "E:/Concentrator_sim/db/altsyncram_n2d1.tdf" 423 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "db/ip/ip_dma/submodules/fifo_with_byteenables.v" "" { Text "E:/Concentrator_sim/db/ip/ip_dma/submodules/fifo_with_byteenables.v" 136 0 0 } } { "db/ip/ip_dma/submodules/descriptor_buffers.v" "" { Text "E:/Concentrator_sim/db/ip/ip_dma/submodules/descriptor_buffers.v" 318 0 0 } } { "db/ip/ip_dma/submodules/dispatcher.v" "" { Text "E:/Concentrator_sim/db/ip/ip_dma/submodules/dispatcher.v" 306 0 0 } } { "db/ip/ip_dma/submodules/ip_dma_msgdma_0.v" "" { Text "E:/Concentrator_sim/db/ip/ip_dma/submodules/ip_dma_msgdma_0.v" 86 0 0 } } { "db/ip/ip_dma/ip_dma.v" "" { Text "E:/Concentrator_sim/db/ip/ip_dma/ip_dma.v" 107 0 0 } } { "DE2_115_Concentrator_top.v" "" { Text "E:/Concentrator_sim/DE2_115_Concentrator_top.v" 121 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1652698162722 "|DE2_115_Concentrator_top|IP_DMA:IP_DMA|IP_DMA_msgdma_0:msgdma_0|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_write_command_FIFO|altsyncram:the_dp_ram|altsyncram_n2d1:auto_generated|ram_block1a11"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "IP_DMA:IP_DMA\|IP_DMA_msgdma_0:msgdma_0\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_n2d1:auto_generated\|q_b\[12\] " "Synthesized away node \"IP_DMA:IP_DMA\|IP_DMA_msgdma_0:msgdma_0\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_n2d1:auto_generated\|q_b\[12\]\"" {  } { { "db/altsyncram_n2d1.tdf" "" { Text "E:/Concentrator_sim/db/altsyncram_n2d1.tdf" 458 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "db/ip/ip_dma/submodules/fifo_with_byteenables.v" "" { Text "E:/Concentrator_sim/db/ip/ip_dma/submodules/fifo_with_byteenables.v" 136 0 0 } } { "db/ip/ip_dma/submodules/descriptor_buffers.v" "" { Text "E:/Concentrator_sim/db/ip/ip_dma/submodules/descriptor_buffers.v" 318 0 0 } } { "db/ip/ip_dma/submodules/dispatcher.v" "" { Text "E:/Concentrator_sim/db/ip/ip_dma/submodules/dispatcher.v" 306 0 0 } } { "db/ip/ip_dma/submodules/ip_dma_msgdma_0.v" "" { Text "E:/Concentrator_sim/db/ip/ip_dma/submodules/ip_dma_msgdma_0.v" 86 0 0 } } { "db/ip/ip_dma/ip_dma.v" "" { Text "E:/Concentrator_sim/db/ip/ip_dma/ip_dma.v" 107 0 0 } } { "DE2_115_Concentrator_top.v" "" { Text "E:/Concentrator_sim/DE2_115_Concentrator_top.v" 121 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1652698162722 "|DE2_115_Concentrator_top|IP_DMA:IP_DMA|IP_DMA_msgdma_0:msgdma_0|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_write_command_FIFO|altsyncram:the_dp_ram|altsyncram_n2d1:auto_generated|ram_block1a12"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "IP_DMA:IP_DMA\|IP_DMA_msgdma_0:msgdma_0\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_n2d1:auto_generated\|q_b\[13\] " "Synthesized away node \"IP_DMA:IP_DMA\|IP_DMA_msgdma_0:msgdma_0\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_n2d1:auto_generated\|q_b\[13\]\"" {  } { { "db/altsyncram_n2d1.tdf" "" { Text "E:/Concentrator_sim/db/altsyncram_n2d1.tdf" 493 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "db/ip/ip_dma/submodules/fifo_with_byteenables.v" "" { Text "E:/Concentrator_sim/db/ip/ip_dma/submodules/fifo_with_byteenables.v" 136 0 0 } } { "db/ip/ip_dma/submodules/descriptor_buffers.v" "" { Text "E:/Concentrator_sim/db/ip/ip_dma/submodules/descriptor_buffers.v" 318 0 0 } } { "db/ip/ip_dma/submodules/dispatcher.v" "" { Text "E:/Concentrator_sim/db/ip/ip_dma/submodules/dispatcher.v" 306 0 0 } } { "db/ip/ip_dma/submodules/ip_dma_msgdma_0.v" "" { Text "E:/Concentrator_sim/db/ip/ip_dma/submodules/ip_dma_msgdma_0.v" 86 0 0 } } { "db/ip/ip_dma/ip_dma.v" "" { Text "E:/Concentrator_sim/db/ip/ip_dma/ip_dma.v" 107 0 0 } } { "DE2_115_Concentrator_top.v" "" { Text "E:/Concentrator_sim/DE2_115_Concentrator_top.v" 121 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1652698162722 "|DE2_115_Concentrator_top|IP_DMA:IP_DMA|IP_DMA_msgdma_0:msgdma_0|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_write_command_FIFO|altsyncram:the_dp_ram|altsyncram_n2d1:auto_generated|ram_block1a13"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "IP_DMA:IP_DMA\|IP_DMA_msgdma_0:msgdma_0\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_n2d1:auto_generated\|q_b\[14\] " "Synthesized away node \"IP_DMA:IP_DMA\|IP_DMA_msgdma_0:msgdma_0\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_n2d1:auto_generated\|q_b\[14\]\"" {  } { { "db/altsyncram_n2d1.tdf" "" { Text "E:/Concentrator_sim/db/altsyncram_n2d1.tdf" 528 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "db/ip/ip_dma/submodules/fifo_with_byteenables.v" "" { Text "E:/Concentrator_sim/db/ip/ip_dma/submodules/fifo_with_byteenables.v" 136 0 0 } } { "db/ip/ip_dma/submodules/descriptor_buffers.v" "" { Text "E:/Concentrator_sim/db/ip/ip_dma/submodules/descriptor_buffers.v" 318 0 0 } } { "db/ip/ip_dma/submodules/dispatcher.v" "" { Text "E:/Concentrator_sim/db/ip/ip_dma/submodules/dispatcher.v" 306 0 0 } } { "db/ip/ip_dma/submodules/ip_dma_msgdma_0.v" "" { Text "E:/Concentrator_sim/db/ip/ip_dma/submodules/ip_dma_msgdma_0.v" 86 0 0 } } { "db/ip/ip_dma/ip_dma.v" "" { Text "E:/Concentrator_sim/db/ip/ip_dma/ip_dma.v" 107 0 0 } } { "DE2_115_Concentrator_top.v" "" { Text "E:/Concentrator_sim/DE2_115_Concentrator_top.v" 121 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1652698162722 "|DE2_115_Concentrator_top|IP_DMA:IP_DMA|IP_DMA_msgdma_0:msgdma_0|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_write_command_FIFO|altsyncram:the_dp_ram|altsyncram_n2d1:auto_generated|ram_block1a14"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "IP_DMA:IP_DMA\|IP_DMA_msgdma_0:msgdma_0\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_n2d1:auto_generated\|q_b\[15\] " "Synthesized away node \"IP_DMA:IP_DMA\|IP_DMA_msgdma_0:msgdma_0\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_n2d1:auto_generated\|q_b\[15\]\"" {  } { { "db/altsyncram_n2d1.tdf" "" { Text "E:/Concentrator_sim/db/altsyncram_n2d1.tdf" 563 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "db/ip/ip_dma/submodules/fifo_with_byteenables.v" "" { Text "E:/Concentrator_sim/db/ip/ip_dma/submodules/fifo_with_byteenables.v" 136 0 0 } } { "db/ip/ip_dma/submodules/descriptor_buffers.v" "" { Text "E:/Concentrator_sim/db/ip/ip_dma/submodules/descriptor_buffers.v" 318 0 0 } } { "db/ip/ip_dma/submodules/dispatcher.v" "" { Text "E:/Concentrator_sim/db/ip/ip_dma/submodules/dispatcher.v" 306 0 0 } } { "db/ip/ip_dma/submodules/ip_dma_msgdma_0.v" "" { Text "E:/Concentrator_sim/db/ip/ip_dma/submodules/ip_dma_msgdma_0.v" 86 0 0 } } { "db/ip/ip_dma/ip_dma.v" "" { Text "E:/Concentrator_sim/db/ip/ip_dma/ip_dma.v" 107 0 0 } } { "DE2_115_Concentrator_top.v" "" { Text "E:/Concentrator_sim/DE2_115_Concentrator_top.v" 121 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1652698162722 "|DE2_115_Concentrator_top|IP_DMA:IP_DMA|IP_DMA_msgdma_0:msgdma_0|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_write_command_FIFO|altsyncram:the_dp_ram|altsyncram_n2d1:auto_generated|ram_block1a15"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "IP_DMA:IP_DMA\|IP_DMA_msgdma_0:msgdma_0\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_n2d1:auto_generated\|q_b\[16\] " "Synthesized away node \"IP_DMA:IP_DMA\|IP_DMA_msgdma_0:msgdma_0\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_n2d1:auto_generated\|q_b\[16\]\"" {  } { { "db/altsyncram_n2d1.tdf" "" { Text "E:/Concentrator_sim/db/altsyncram_n2d1.tdf" 598 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "db/ip/ip_dma/submodules/fifo_with_byteenables.v" "" { Text "E:/Concentrator_sim/db/ip/ip_dma/submodules/fifo_with_byteenables.v" 136 0 0 } } { "db/ip/ip_dma/submodules/descriptor_buffers.v" "" { Text "E:/Concentrator_sim/db/ip/ip_dma/submodules/descriptor_buffers.v" 318 0 0 } } { "db/ip/ip_dma/submodules/dispatcher.v" "" { Text "E:/Concentrator_sim/db/ip/ip_dma/submodules/dispatcher.v" 306 0 0 } } { "db/ip/ip_dma/submodules/ip_dma_msgdma_0.v" "" { Text "E:/Concentrator_sim/db/ip/ip_dma/submodules/ip_dma_msgdma_0.v" 86 0 0 } } { "db/ip/ip_dma/ip_dma.v" "" { Text "E:/Concentrator_sim/db/ip/ip_dma/ip_dma.v" 107 0 0 } } { "DE2_115_Concentrator_top.v" "" { Text "E:/Concentrator_sim/DE2_115_Concentrator_top.v" 121 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1652698162722 "|DE2_115_Concentrator_top|IP_DMA:IP_DMA|IP_DMA_msgdma_0:msgdma_0|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_write_command_FIFO|altsyncram:the_dp_ram|altsyncram_n2d1:auto_generated|ram_block1a16"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "IP_DMA:IP_DMA\|IP_DMA_msgdma_0:msgdma_0\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_n2d1:auto_generated\|q_b\[17\] " "Synthesized away node \"IP_DMA:IP_DMA\|IP_DMA_msgdma_0:msgdma_0\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_n2d1:auto_generated\|q_b\[17\]\"" {  } { { "db/altsyncram_n2d1.tdf" "" { Text "E:/Concentrator_sim/db/altsyncram_n2d1.tdf" 633 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "db/ip/ip_dma/submodules/fifo_with_byteenables.v" "" { Text "E:/Concentrator_sim/db/ip/ip_dma/submodules/fifo_with_byteenables.v" 136 0 0 } } { "db/ip/ip_dma/submodules/descriptor_buffers.v" "" { Text "E:/Concentrator_sim/db/ip/ip_dma/submodules/descriptor_buffers.v" 318 0 0 } } { "db/ip/ip_dma/submodules/dispatcher.v" "" { Text "E:/Concentrator_sim/db/ip/ip_dma/submodules/dispatcher.v" 306 0 0 } } { "db/ip/ip_dma/submodules/ip_dma_msgdma_0.v" "" { Text "E:/Concentrator_sim/db/ip/ip_dma/submodules/ip_dma_msgdma_0.v" 86 0 0 } } { "db/ip/ip_dma/ip_dma.v" "" { Text "E:/Concentrator_sim/db/ip/ip_dma/ip_dma.v" 107 0 0 } } { "DE2_115_Concentrator_top.v" "" { Text "E:/Concentrator_sim/DE2_115_Concentrator_top.v" 121 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1652698162722 "|DE2_115_Concentrator_top|IP_DMA:IP_DMA|IP_DMA_msgdma_0:msgdma_0|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_write_command_FIFO|altsyncram:the_dp_ram|altsyncram_n2d1:auto_generated|ram_block1a17"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "IP_DMA:IP_DMA\|IP_DMA_msgdma_0:msgdma_0\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_n2d1:auto_generated\|q_b\[18\] " "Synthesized away node \"IP_DMA:IP_DMA\|IP_DMA_msgdma_0:msgdma_0\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_n2d1:auto_generated\|q_b\[18\]\"" {  } { { "db/altsyncram_n2d1.tdf" "" { Text "E:/Concentrator_sim/db/altsyncram_n2d1.tdf" 668 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "db/ip/ip_dma/submodules/fifo_with_byteenables.v" "" { Text "E:/Concentrator_sim/db/ip/ip_dma/submodules/fifo_with_byteenables.v" 136 0 0 } } { "db/ip/ip_dma/submodules/descriptor_buffers.v" "" { Text "E:/Concentrator_sim/db/ip/ip_dma/submodules/descriptor_buffers.v" 318 0 0 } } { "db/ip/ip_dma/submodules/dispatcher.v" "" { Text "E:/Concentrator_sim/db/ip/ip_dma/submodules/dispatcher.v" 306 0 0 } } { "db/ip/ip_dma/submodules/ip_dma_msgdma_0.v" "" { Text "E:/Concentrator_sim/db/ip/ip_dma/submodules/ip_dma_msgdma_0.v" 86 0 0 } } { "db/ip/ip_dma/ip_dma.v" "" { Text "E:/Concentrator_sim/db/ip/ip_dma/ip_dma.v" 107 0 0 } } { "DE2_115_Concentrator_top.v" "" { Text "E:/Concentrator_sim/DE2_115_Concentrator_top.v" 121 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1652698162722 "|DE2_115_Concentrator_top|IP_DMA:IP_DMA|IP_DMA_msgdma_0:msgdma_0|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_write_command_FIFO|altsyncram:the_dp_ram|altsyncram_n2d1:auto_generated|ram_block1a18"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "IP_DMA:IP_DMA\|IP_DMA_msgdma_0:msgdma_0\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_n2d1:auto_generated\|q_b\[19\] " "Synthesized away node \"IP_DMA:IP_DMA\|IP_DMA_msgdma_0:msgdma_0\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_n2d1:auto_generated\|q_b\[19\]\"" {  } { { "db/altsyncram_n2d1.tdf" "" { Text "E:/Concentrator_sim/db/altsyncram_n2d1.tdf" 703 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "db/ip/ip_dma/submodules/fifo_with_byteenables.v" "" { Text "E:/Concentrator_sim/db/ip/ip_dma/submodules/fifo_with_byteenables.v" 136 0 0 } } { "db/ip/ip_dma/submodules/descriptor_buffers.v" "" { Text "E:/Concentrator_sim/db/ip/ip_dma/submodules/descriptor_buffers.v" 318 0 0 } } { "db/ip/ip_dma/submodules/dispatcher.v" "" { Text "E:/Concentrator_sim/db/ip/ip_dma/submodules/dispatcher.v" 306 0 0 } } { "db/ip/ip_dma/submodules/ip_dma_msgdma_0.v" "" { Text "E:/Concentrator_sim/db/ip/ip_dma/submodules/ip_dma_msgdma_0.v" 86 0 0 } } { "db/ip/ip_dma/ip_dma.v" "" { Text "E:/Concentrator_sim/db/ip/ip_dma/ip_dma.v" 107 0 0 } } { "DE2_115_Concentrator_top.v" "" { Text "E:/Concentrator_sim/DE2_115_Concentrator_top.v" 121 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1652698162722 "|DE2_115_Concentrator_top|IP_DMA:IP_DMA|IP_DMA_msgdma_0:msgdma_0|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_write_command_FIFO|altsyncram:the_dp_ram|altsyncram_n2d1:auto_generated|ram_block1a19"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "IP_DMA:IP_DMA\|IP_DMA_msgdma_0:msgdma_0\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_n2d1:auto_generated\|q_b\[20\] " "Synthesized away node \"IP_DMA:IP_DMA\|IP_DMA_msgdma_0:msgdma_0\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_n2d1:auto_generated\|q_b\[20\]\"" {  } { { "db/altsyncram_n2d1.tdf" "" { Text "E:/Concentrator_sim/db/altsyncram_n2d1.tdf" 738 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "db/ip/ip_dma/submodules/fifo_with_byteenables.v" "" { Text "E:/Concentrator_sim/db/ip/ip_dma/submodules/fifo_with_byteenables.v" 136 0 0 } } { "db/ip/ip_dma/submodules/descriptor_buffers.v" "" { Text "E:/Concentrator_sim/db/ip/ip_dma/submodules/descriptor_buffers.v" 318 0 0 } } { "db/ip/ip_dma/submodules/dispatcher.v" "" { Text "E:/Concentrator_sim/db/ip/ip_dma/submodules/dispatcher.v" 306 0 0 } } { "db/ip/ip_dma/submodules/ip_dma_msgdma_0.v" "" { Text "E:/Concentrator_sim/db/ip/ip_dma/submodules/ip_dma_msgdma_0.v" 86 0 0 } } { "db/ip/ip_dma/ip_dma.v" "" { Text "E:/Concentrator_sim/db/ip/ip_dma/ip_dma.v" 107 0 0 } } { "DE2_115_Concentrator_top.v" "" { Text "E:/Concentrator_sim/DE2_115_Concentrator_top.v" 121 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1652698162722 "|DE2_115_Concentrator_top|IP_DMA:IP_DMA|IP_DMA_msgdma_0:msgdma_0|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_write_command_FIFO|altsyncram:the_dp_ram|altsyncram_n2d1:auto_generated|ram_block1a20"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "IP_DMA:IP_DMA\|IP_DMA_msgdma_0:msgdma_0\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_n2d1:auto_generated\|q_b\[21\] " "Synthesized away node \"IP_DMA:IP_DMA\|IP_DMA_msgdma_0:msgdma_0\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_n2d1:auto_generated\|q_b\[21\]\"" {  } { { "db/altsyncram_n2d1.tdf" "" { Text "E:/Concentrator_sim/db/altsyncram_n2d1.tdf" 773 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "db/ip/ip_dma/submodules/fifo_with_byteenables.v" "" { Text "E:/Concentrator_sim/db/ip/ip_dma/submodules/fifo_with_byteenables.v" 136 0 0 } } { "db/ip/ip_dma/submodules/descriptor_buffers.v" "" { Text "E:/Concentrator_sim/db/ip/ip_dma/submodules/descriptor_buffers.v" 318 0 0 } } { "db/ip/ip_dma/submodules/dispatcher.v" "" { Text "E:/Concentrator_sim/db/ip/ip_dma/submodules/dispatcher.v" 306 0 0 } } { "db/ip/ip_dma/submodules/ip_dma_msgdma_0.v" "" { Text "E:/Concentrator_sim/db/ip/ip_dma/submodules/ip_dma_msgdma_0.v" 86 0 0 } } { "db/ip/ip_dma/ip_dma.v" "" { Text "E:/Concentrator_sim/db/ip/ip_dma/ip_dma.v" 107 0 0 } } { "DE2_115_Concentrator_top.v" "" { Text "E:/Concentrator_sim/DE2_115_Concentrator_top.v" 121 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1652698162722 "|DE2_115_Concentrator_top|IP_DMA:IP_DMA|IP_DMA_msgdma_0:msgdma_0|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_write_command_FIFO|altsyncram:the_dp_ram|altsyncram_n2d1:auto_generated|ram_block1a21"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "IP_DMA:IP_DMA\|IP_DMA_msgdma_0:msgdma_0\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_n2d1:auto_generated\|q_b\[22\] " "Synthesized away node \"IP_DMA:IP_DMA\|IP_DMA_msgdma_0:msgdma_0\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_n2d1:auto_generated\|q_b\[22\]\"" {  } { { "db/altsyncram_n2d1.tdf" "" { Text "E:/Concentrator_sim/db/altsyncram_n2d1.tdf" 808 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "db/ip/ip_dma/submodules/fifo_with_byteenables.v" "" { Text "E:/Concentrator_sim/db/ip/ip_dma/submodules/fifo_with_byteenables.v" 136 0 0 } } { "db/ip/ip_dma/submodules/descriptor_buffers.v" "" { Text "E:/Concentrator_sim/db/ip/ip_dma/submodules/descriptor_buffers.v" 318 0 0 } } { "db/ip/ip_dma/submodules/dispatcher.v" "" { Text "E:/Concentrator_sim/db/ip/ip_dma/submodules/dispatcher.v" 306 0 0 } } { "db/ip/ip_dma/submodules/ip_dma_msgdma_0.v" "" { Text "E:/Concentrator_sim/db/ip/ip_dma/submodules/ip_dma_msgdma_0.v" 86 0 0 } } { "db/ip/ip_dma/ip_dma.v" "" { Text "E:/Concentrator_sim/db/ip/ip_dma/ip_dma.v" 107 0 0 } } { "DE2_115_Concentrator_top.v" "" { Text "E:/Concentrator_sim/DE2_115_Concentrator_top.v" 121 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1652698162722 "|DE2_115_Concentrator_top|IP_DMA:IP_DMA|IP_DMA_msgdma_0:msgdma_0|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_write_command_FIFO|altsyncram:the_dp_ram|altsyncram_n2d1:auto_generated|ram_block1a22"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "IP_DMA:IP_DMA\|IP_DMA_msgdma_0:msgdma_0\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_n2d1:auto_generated\|q_b\[23\] " "Synthesized away node \"IP_DMA:IP_DMA\|IP_DMA_msgdma_0:msgdma_0\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_n2d1:auto_generated\|q_b\[23\]\"" {  } { { "db/altsyncram_n2d1.tdf" "" { Text "E:/Concentrator_sim/db/altsyncram_n2d1.tdf" 843 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "db/ip/ip_dma/submodules/fifo_with_byteenables.v" "" { Text "E:/Concentrator_sim/db/ip/ip_dma/submodules/fifo_with_byteenables.v" 136 0 0 } } { "db/ip/ip_dma/submodules/descriptor_buffers.v" "" { Text "E:/Concentrator_sim/db/ip/ip_dma/submodules/descriptor_buffers.v" 318 0 0 } } { "db/ip/ip_dma/submodules/dispatcher.v" "" { Text "E:/Concentrator_sim/db/ip/ip_dma/submodules/dispatcher.v" 306 0 0 } } { "db/ip/ip_dma/submodules/ip_dma_msgdma_0.v" "" { Text "E:/Concentrator_sim/db/ip/ip_dma/submodules/ip_dma_msgdma_0.v" 86 0 0 } } { "db/ip/ip_dma/ip_dma.v" "" { Text "E:/Concentrator_sim/db/ip/ip_dma/ip_dma.v" 107 0 0 } } { "DE2_115_Concentrator_top.v" "" { Text "E:/Concentrator_sim/DE2_115_Concentrator_top.v" 121 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1652698162722 "|DE2_115_Concentrator_top|IP_DMA:IP_DMA|IP_DMA_msgdma_0:msgdma_0|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_write_command_FIFO|altsyncram:the_dp_ram|altsyncram_n2d1:auto_generated|ram_block1a23"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "IP_DMA:IP_DMA\|IP_DMA_msgdma_0:msgdma_0\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_n2d1:auto_generated\|q_b\[24\] " "Synthesized away node \"IP_DMA:IP_DMA\|IP_DMA_msgdma_0:msgdma_0\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_n2d1:auto_generated\|q_b\[24\]\"" {  } { { "db/altsyncram_n2d1.tdf" "" { Text "E:/Concentrator_sim/db/altsyncram_n2d1.tdf" 878 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "db/ip/ip_dma/submodules/fifo_with_byteenables.v" "" { Text "E:/Concentrator_sim/db/ip/ip_dma/submodules/fifo_with_byteenables.v" 136 0 0 } } { "db/ip/ip_dma/submodules/descriptor_buffers.v" "" { Text "E:/Concentrator_sim/db/ip/ip_dma/submodules/descriptor_buffers.v" 318 0 0 } } { "db/ip/ip_dma/submodules/dispatcher.v" "" { Text "E:/Concentrator_sim/db/ip/ip_dma/submodules/dispatcher.v" 306 0 0 } } { "db/ip/ip_dma/submodules/ip_dma_msgdma_0.v" "" { Text "E:/Concentrator_sim/db/ip/ip_dma/submodules/ip_dma_msgdma_0.v" 86 0 0 } } { "db/ip/ip_dma/ip_dma.v" "" { Text "E:/Concentrator_sim/db/ip/ip_dma/ip_dma.v" 107 0 0 } } { "DE2_115_Concentrator_top.v" "" { Text "E:/Concentrator_sim/DE2_115_Concentrator_top.v" 121 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1652698162722 "|DE2_115_Concentrator_top|IP_DMA:IP_DMA|IP_DMA_msgdma_0:msgdma_0|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_write_command_FIFO|altsyncram:the_dp_ram|altsyncram_n2d1:auto_generated|ram_block1a24"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "IP_DMA:IP_DMA\|IP_DMA_msgdma_0:msgdma_0\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_n2d1:auto_generated\|q_b\[25\] " "Synthesized away node \"IP_DMA:IP_DMA\|IP_DMA_msgdma_0:msgdma_0\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_n2d1:auto_generated\|q_b\[25\]\"" {  } { { "db/altsyncram_n2d1.tdf" "" { Text "E:/Concentrator_sim/db/altsyncram_n2d1.tdf" 913 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "db/ip/ip_dma/submodules/fifo_with_byteenables.v" "" { Text "E:/Concentrator_sim/db/ip/ip_dma/submodules/fifo_with_byteenables.v" 136 0 0 } } { "db/ip/ip_dma/submodules/descriptor_buffers.v" "" { Text "E:/Concentrator_sim/db/ip/ip_dma/submodules/descriptor_buffers.v" 318 0 0 } } { "db/ip/ip_dma/submodules/dispatcher.v" "" { Text "E:/Concentrator_sim/db/ip/ip_dma/submodules/dispatcher.v" 306 0 0 } } { "db/ip/ip_dma/submodules/ip_dma_msgdma_0.v" "" { Text "E:/Concentrator_sim/db/ip/ip_dma/submodules/ip_dma_msgdma_0.v" 86 0 0 } } { "db/ip/ip_dma/ip_dma.v" "" { Text "E:/Concentrator_sim/db/ip/ip_dma/ip_dma.v" 107 0 0 } } { "DE2_115_Concentrator_top.v" "" { Text "E:/Concentrator_sim/DE2_115_Concentrator_top.v" 121 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1652698162722 "|DE2_115_Concentrator_top|IP_DMA:IP_DMA|IP_DMA_msgdma_0:msgdma_0|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_write_command_FIFO|altsyncram:the_dp_ram|altsyncram_n2d1:auto_generated|ram_block1a25"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "IP_DMA:IP_DMA\|IP_DMA_msgdma_0:msgdma_0\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_n2d1:auto_generated\|q_b\[26\] " "Synthesized away node \"IP_DMA:IP_DMA\|IP_DMA_msgdma_0:msgdma_0\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_n2d1:auto_generated\|q_b\[26\]\"" {  } { { "db/altsyncram_n2d1.tdf" "" { Text "E:/Concentrator_sim/db/altsyncram_n2d1.tdf" 948 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "db/ip/ip_dma/submodules/fifo_with_byteenables.v" "" { Text "E:/Concentrator_sim/db/ip/ip_dma/submodules/fifo_with_byteenables.v" 136 0 0 } } { "db/ip/ip_dma/submodules/descriptor_buffers.v" "" { Text "E:/Concentrator_sim/db/ip/ip_dma/submodules/descriptor_buffers.v" 318 0 0 } } { "db/ip/ip_dma/submodules/dispatcher.v" "" { Text "E:/Concentrator_sim/db/ip/ip_dma/submodules/dispatcher.v" 306 0 0 } } { "db/ip/ip_dma/submodules/ip_dma_msgdma_0.v" "" { Text "E:/Concentrator_sim/db/ip/ip_dma/submodules/ip_dma_msgdma_0.v" 86 0 0 } } { "db/ip/ip_dma/ip_dma.v" "" { Text "E:/Concentrator_sim/db/ip/ip_dma/ip_dma.v" 107 0 0 } } { "DE2_115_Concentrator_top.v" "" { Text "E:/Concentrator_sim/DE2_115_Concentrator_top.v" 121 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1652698162722 "|DE2_115_Concentrator_top|IP_DMA:IP_DMA|IP_DMA_msgdma_0:msgdma_0|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_write_command_FIFO|altsyncram:the_dp_ram|altsyncram_n2d1:auto_generated|ram_block1a26"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "IP_DMA:IP_DMA\|IP_DMA_msgdma_0:msgdma_0\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_n2d1:auto_generated\|q_b\[27\] " "Synthesized away node \"IP_DMA:IP_DMA\|IP_DMA_msgdma_0:msgdma_0\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_n2d1:auto_generated\|q_b\[27\]\"" {  } { { "db/altsyncram_n2d1.tdf" "" { Text "E:/Concentrator_sim/db/altsyncram_n2d1.tdf" 983 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "db/ip/ip_dma/submodules/fifo_with_byteenables.v" "" { Text "E:/Concentrator_sim/db/ip/ip_dma/submodules/fifo_with_byteenables.v" 136 0 0 } } { "db/ip/ip_dma/submodules/descriptor_buffers.v" "" { Text "E:/Concentrator_sim/db/ip/ip_dma/submodules/descriptor_buffers.v" 318 0 0 } } { "db/ip/ip_dma/submodules/dispatcher.v" "" { Text "E:/Concentrator_sim/db/ip/ip_dma/submodules/dispatcher.v" 306 0 0 } } { "db/ip/ip_dma/submodules/ip_dma_msgdma_0.v" "" { Text "E:/Concentrator_sim/db/ip/ip_dma/submodules/ip_dma_msgdma_0.v" 86 0 0 } } { "db/ip/ip_dma/ip_dma.v" "" { Text "E:/Concentrator_sim/db/ip/ip_dma/ip_dma.v" 107 0 0 } } { "DE2_115_Concentrator_top.v" "" { Text "E:/Concentrator_sim/DE2_115_Concentrator_top.v" 121 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1652698162722 "|DE2_115_Concentrator_top|IP_DMA:IP_DMA|IP_DMA_msgdma_0:msgdma_0|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_write_command_FIFO|altsyncram:the_dp_ram|altsyncram_n2d1:auto_generated|ram_block1a27"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "IP_DMA:IP_DMA\|IP_DMA_msgdma_0:msgdma_0\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_n2d1:auto_generated\|q_b\[28\] " "Synthesized away node \"IP_DMA:IP_DMA\|IP_DMA_msgdma_0:msgdma_0\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_n2d1:auto_generated\|q_b\[28\]\"" {  } { { "db/altsyncram_n2d1.tdf" "" { Text "E:/Concentrator_sim/db/altsyncram_n2d1.tdf" 1018 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "db/ip/ip_dma/submodules/fifo_with_byteenables.v" "" { Text "E:/Concentrator_sim/db/ip/ip_dma/submodules/fifo_with_byteenables.v" 136 0 0 } } { "db/ip/ip_dma/submodules/descriptor_buffers.v" "" { Text "E:/Concentrator_sim/db/ip/ip_dma/submodules/descriptor_buffers.v" 318 0 0 } } { "db/ip/ip_dma/submodules/dispatcher.v" "" { Text "E:/Concentrator_sim/db/ip/ip_dma/submodules/dispatcher.v" 306 0 0 } } { "db/ip/ip_dma/submodules/ip_dma_msgdma_0.v" "" { Text "E:/Concentrator_sim/db/ip/ip_dma/submodules/ip_dma_msgdma_0.v" 86 0 0 } } { "db/ip/ip_dma/ip_dma.v" "" { Text "E:/Concentrator_sim/db/ip/ip_dma/ip_dma.v" 107 0 0 } } { "DE2_115_Concentrator_top.v" "" { Text "E:/Concentrator_sim/DE2_115_Concentrator_top.v" 121 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1652698162722 "|DE2_115_Concentrator_top|IP_DMA:IP_DMA|IP_DMA_msgdma_0:msgdma_0|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_write_command_FIFO|altsyncram:the_dp_ram|altsyncram_n2d1:auto_generated|ram_block1a28"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "IP_DMA:IP_DMA\|IP_DMA_msgdma_0:msgdma_0\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_n2d1:auto_generated\|q_b\[29\] " "Synthesized away node \"IP_DMA:IP_DMA\|IP_DMA_msgdma_0:msgdma_0\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_n2d1:auto_generated\|q_b\[29\]\"" {  } { { "db/altsyncram_n2d1.tdf" "" { Text "E:/Concentrator_sim/db/altsyncram_n2d1.tdf" 1053 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "db/ip/ip_dma/submodules/fifo_with_byteenables.v" "" { Text "E:/Concentrator_sim/db/ip/ip_dma/submodules/fifo_with_byteenables.v" 136 0 0 } } { "db/ip/ip_dma/submodules/descriptor_buffers.v" "" { Text "E:/Concentrator_sim/db/ip/ip_dma/submodules/descriptor_buffers.v" 318 0 0 } } { "db/ip/ip_dma/submodules/dispatcher.v" "" { Text "E:/Concentrator_sim/db/ip/ip_dma/submodules/dispatcher.v" 306 0 0 } } { "db/ip/ip_dma/submodules/ip_dma_msgdma_0.v" "" { Text "E:/Concentrator_sim/db/ip/ip_dma/submodules/ip_dma_msgdma_0.v" 86 0 0 } } { "db/ip/ip_dma/ip_dma.v" "" { Text "E:/Concentrator_sim/db/ip/ip_dma/ip_dma.v" 107 0 0 } } { "DE2_115_Concentrator_top.v" "" { Text "E:/Concentrator_sim/DE2_115_Concentrator_top.v" 121 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1652698162722 "|DE2_115_Concentrator_top|IP_DMA:IP_DMA|IP_DMA_msgdma_0:msgdma_0|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_write_command_FIFO|altsyncram:the_dp_ram|altsyncram_n2d1:auto_generated|ram_block1a29"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "IP_DMA:IP_DMA\|IP_DMA_msgdma_0:msgdma_0\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_n2d1:auto_generated\|q_b\[30\] " "Synthesized away node \"IP_DMA:IP_DMA\|IP_DMA_msgdma_0:msgdma_0\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_n2d1:auto_generated\|q_b\[30\]\"" {  } { { "db/altsyncram_n2d1.tdf" "" { Text "E:/Concentrator_sim/db/altsyncram_n2d1.tdf" 1088 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "db/ip/ip_dma/submodules/fifo_with_byteenables.v" "" { Text "E:/Concentrator_sim/db/ip/ip_dma/submodules/fifo_with_byteenables.v" 136 0 0 } } { "db/ip/ip_dma/submodules/descriptor_buffers.v" "" { Text "E:/Concentrator_sim/db/ip/ip_dma/submodules/descriptor_buffers.v" 318 0 0 } } { "db/ip/ip_dma/submodules/dispatcher.v" "" { Text "E:/Concentrator_sim/db/ip/ip_dma/submodules/dispatcher.v" 306 0 0 } } { "db/ip/ip_dma/submodules/ip_dma_msgdma_0.v" "" { Text "E:/Concentrator_sim/db/ip/ip_dma/submodules/ip_dma_msgdma_0.v" 86 0 0 } } { "db/ip/ip_dma/ip_dma.v" "" { Text "E:/Concentrator_sim/db/ip/ip_dma/ip_dma.v" 107 0 0 } } { "DE2_115_Concentrator_top.v" "" { Text "E:/Concentrator_sim/DE2_115_Concentrator_top.v" 121 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1652698162722 "|DE2_115_Concentrator_top|IP_DMA:IP_DMA|IP_DMA_msgdma_0:msgdma_0|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_write_command_FIFO|altsyncram:the_dp_ram|altsyncram_n2d1:auto_generated|ram_block1a30"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "IP_DMA:IP_DMA\|IP_DMA_msgdma_0:msgdma_0\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_n2d1:auto_generated\|q_b\[31\] " "Synthesized away node \"IP_DMA:IP_DMA\|IP_DMA_msgdma_0:msgdma_0\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_n2d1:auto_generated\|q_b\[31\]\"" {  } { { "db/altsyncram_n2d1.tdf" "" { Text "E:/Concentrator_sim/db/altsyncram_n2d1.tdf" 1123 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "db/ip/ip_dma/submodules/fifo_with_byteenables.v" "" { Text "E:/Concentrator_sim/db/ip/ip_dma/submodules/fifo_with_byteenables.v" 136 0 0 } } { "db/ip/ip_dma/submodules/descriptor_buffers.v" "" { Text "E:/Concentrator_sim/db/ip/ip_dma/submodules/descriptor_buffers.v" 318 0 0 } } { "db/ip/ip_dma/submodules/dispatcher.v" "" { Text "E:/Concentrator_sim/db/ip/ip_dma/submodules/dispatcher.v" 306 0 0 } } { "db/ip/ip_dma/submodules/ip_dma_msgdma_0.v" "" { Text "E:/Concentrator_sim/db/ip/ip_dma/submodules/ip_dma_msgdma_0.v" 86 0 0 } } { "db/ip/ip_dma/ip_dma.v" "" { Text "E:/Concentrator_sim/db/ip/ip_dma/ip_dma.v" 107 0 0 } } { "DE2_115_Concentrator_top.v" "" { Text "E:/Concentrator_sim/DE2_115_Concentrator_top.v" 121 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1652698162722 "|DE2_115_Concentrator_top|IP_DMA:IP_DMA|IP_DMA_msgdma_0:msgdma_0|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_write_command_FIFO|altsyncram:the_dp_ram|altsyncram_n2d1:auto_generated|ram_block1a31"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "IP_DMA:IP_DMA\|IP_DMA_msgdma_0:msgdma_0\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_n2d1:auto_generated\|q_b\[48\] " "Synthesized away node \"IP_DMA:IP_DMA\|IP_DMA_msgdma_0:msgdma_0\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_n2d1:auto_generated\|q_b\[48\]\"" {  } { { "db/altsyncram_n2d1.tdf" "" { Text "E:/Concentrator_sim/db/altsyncram_n2d1.tdf" 1718 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "db/ip/ip_dma/submodules/fifo_with_byteenables.v" "" { Text "E:/Concentrator_sim/db/ip/ip_dma/submodules/fifo_with_byteenables.v" 136 0 0 } } { "db/ip/ip_dma/submodules/descriptor_buffers.v" "" { Text "E:/Concentrator_sim/db/ip/ip_dma/submodules/descriptor_buffers.v" 318 0 0 } } { "db/ip/ip_dma/submodules/dispatcher.v" "" { Text "E:/Concentrator_sim/db/ip/ip_dma/submodules/dispatcher.v" 306 0 0 } } { "db/ip/ip_dma/submodules/ip_dma_msgdma_0.v" "" { Text "E:/Concentrator_sim/db/ip/ip_dma/submodules/ip_dma_msgdma_0.v" 86 0 0 } } { "db/ip/ip_dma/ip_dma.v" "" { Text "E:/Concentrator_sim/db/ip/ip_dma/ip_dma.v" 107 0 0 } } { "DE2_115_Concentrator_top.v" "" { Text "E:/Concentrator_sim/DE2_115_Concentrator_top.v" 121 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1652698162722 "|DE2_115_Concentrator_top|IP_DMA:IP_DMA|IP_DMA_msgdma_0:msgdma_0|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_write_command_FIFO|altsyncram:the_dp_ram|altsyncram_n2d1:auto_generated|ram_block1a48"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "IP_DMA:IP_DMA\|IP_DMA_msgdma_0:msgdma_0\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_n2d1:auto_generated\|q_b\[49\] " "Synthesized away node \"IP_DMA:IP_DMA\|IP_DMA_msgdma_0:msgdma_0\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_n2d1:auto_generated\|q_b\[49\]\"" {  } { { "db/altsyncram_n2d1.tdf" "" { Text "E:/Concentrator_sim/db/altsyncram_n2d1.tdf" 1753 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "db/ip/ip_dma/submodules/fifo_with_byteenables.v" "" { Text "E:/Concentrator_sim/db/ip/ip_dma/submodules/fifo_with_byteenables.v" 136 0 0 } } { "db/ip/ip_dma/submodules/descriptor_buffers.v" "" { Text "E:/Concentrator_sim/db/ip/ip_dma/submodules/descriptor_buffers.v" 318 0 0 } } { "db/ip/ip_dma/submodules/dispatcher.v" "" { Text "E:/Concentrator_sim/db/ip/ip_dma/submodules/dispatcher.v" 306 0 0 } } { "db/ip/ip_dma/submodules/ip_dma_msgdma_0.v" "" { Text "E:/Concentrator_sim/db/ip/ip_dma/submodules/ip_dma_msgdma_0.v" 86 0 0 } } { "db/ip/ip_dma/ip_dma.v" "" { Text "E:/Concentrator_sim/db/ip/ip_dma/ip_dma.v" 107 0 0 } } { "DE2_115_Concentrator_top.v" "" { Text "E:/Concentrator_sim/DE2_115_Concentrator_top.v" 121 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1652698162722 "|DE2_115_Concentrator_top|IP_DMA:IP_DMA|IP_DMA_msgdma_0:msgdma_0|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_write_command_FIFO|altsyncram:the_dp_ram|altsyncram_n2d1:auto_generated|ram_block1a49"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "IP_DMA:IP_DMA\|IP_DMA_msgdma_0:msgdma_0\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_n2d1:auto_generated\|q_b\[50\] " "Synthesized away node \"IP_DMA:IP_DMA\|IP_DMA_msgdma_0:msgdma_0\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_n2d1:auto_generated\|q_b\[50\]\"" {  } { { "db/altsyncram_n2d1.tdf" "" { Text "E:/Concentrator_sim/db/altsyncram_n2d1.tdf" 1788 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "db/ip/ip_dma/submodules/fifo_with_byteenables.v" "" { Text "E:/Concentrator_sim/db/ip/ip_dma/submodules/fifo_with_byteenables.v" 136 0 0 } } { "db/ip/ip_dma/submodules/descriptor_buffers.v" "" { Text "E:/Concentrator_sim/db/ip/ip_dma/submodules/descriptor_buffers.v" 318 0 0 } } { "db/ip/ip_dma/submodules/dispatcher.v" "" { Text "E:/Concentrator_sim/db/ip/ip_dma/submodules/dispatcher.v" 306 0 0 } } { "db/ip/ip_dma/submodules/ip_dma_msgdma_0.v" "" { Text "E:/Concentrator_sim/db/ip/ip_dma/submodules/ip_dma_msgdma_0.v" 86 0 0 } } { "db/ip/ip_dma/ip_dma.v" "" { Text "E:/Concentrator_sim/db/ip/ip_dma/ip_dma.v" 107 0 0 } } { "DE2_115_Concentrator_top.v" "" { Text "E:/Concentrator_sim/DE2_115_Concentrator_top.v" 121 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1652698162722 "|DE2_115_Concentrator_top|IP_DMA:IP_DMA|IP_DMA_msgdma_0:msgdma_0|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_write_command_FIFO|altsyncram:the_dp_ram|altsyncram_n2d1:auto_generated|ram_block1a50"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "IP_DMA:IP_DMA\|IP_DMA_msgdma_0:msgdma_0\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_n2d1:auto_generated\|q_b\[51\] " "Synthesized away node \"IP_DMA:IP_DMA\|IP_DMA_msgdma_0:msgdma_0\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_n2d1:auto_generated\|q_b\[51\]\"" {  } { { "db/altsyncram_n2d1.tdf" "" { Text "E:/Concentrator_sim/db/altsyncram_n2d1.tdf" 1823 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "db/ip/ip_dma/submodules/fifo_with_byteenables.v" "" { Text "E:/Concentrator_sim/db/ip/ip_dma/submodules/fifo_with_byteenables.v" 136 0 0 } } { "db/ip/ip_dma/submodules/descriptor_buffers.v" "" { Text "E:/Concentrator_sim/db/ip/ip_dma/submodules/descriptor_buffers.v" 318 0 0 } } { "db/ip/ip_dma/submodules/dispatcher.v" "" { Text "E:/Concentrator_sim/db/ip/ip_dma/submodules/dispatcher.v" 306 0 0 } } { "db/ip/ip_dma/submodules/ip_dma_msgdma_0.v" "" { Text "E:/Concentrator_sim/db/ip/ip_dma/submodules/ip_dma_msgdma_0.v" 86 0 0 } } { "db/ip/ip_dma/ip_dma.v" "" { Text "E:/Concentrator_sim/db/ip/ip_dma/ip_dma.v" 107 0 0 } } { "DE2_115_Concentrator_top.v" "" { Text "E:/Concentrator_sim/DE2_115_Concentrator_top.v" 121 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1652698162722 "|DE2_115_Concentrator_top|IP_DMA:IP_DMA|IP_DMA_msgdma_0:msgdma_0|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_write_command_FIFO|altsyncram:the_dp_ram|altsyncram_n2d1:auto_generated|ram_block1a51"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "IP_DMA:IP_DMA\|IP_DMA_msgdma_0:msgdma_0\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_n2d1:auto_generated\|q_b\[52\] " "Synthesized away node \"IP_DMA:IP_DMA\|IP_DMA_msgdma_0:msgdma_0\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_n2d1:auto_generated\|q_b\[52\]\"" {  } { { "db/altsyncram_n2d1.tdf" "" { Text "E:/Concentrator_sim/db/altsyncram_n2d1.tdf" 1858 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "db/ip/ip_dma/submodules/fifo_with_byteenables.v" "" { Text "E:/Concentrator_sim/db/ip/ip_dma/submodules/fifo_with_byteenables.v" 136 0 0 } } { "db/ip/ip_dma/submodules/descriptor_buffers.v" "" { Text "E:/Concentrator_sim/db/ip/ip_dma/submodules/descriptor_buffers.v" 318 0 0 } } { "db/ip/ip_dma/submodules/dispatcher.v" "" { Text "E:/Concentrator_sim/db/ip/ip_dma/submodules/dispatcher.v" 306 0 0 } } { "db/ip/ip_dma/submodules/ip_dma_msgdma_0.v" "" { Text "E:/Concentrator_sim/db/ip/ip_dma/submodules/ip_dma_msgdma_0.v" 86 0 0 } } { "db/ip/ip_dma/ip_dma.v" "" { Text "E:/Concentrator_sim/db/ip/ip_dma/ip_dma.v" 107 0 0 } } { "DE2_115_Concentrator_top.v" "" { Text "E:/Concentrator_sim/DE2_115_Concentrator_top.v" 121 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1652698162722 "|DE2_115_Concentrator_top|IP_DMA:IP_DMA|IP_DMA_msgdma_0:msgdma_0|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_write_command_FIFO|altsyncram:the_dp_ram|altsyncram_n2d1:auto_generated|ram_block1a52"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "IP_DMA:IP_DMA\|IP_DMA_msgdma_0:msgdma_0\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_n2d1:auto_generated\|q_b\[53\] " "Synthesized away node \"IP_DMA:IP_DMA\|IP_DMA_msgdma_0:msgdma_0\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_n2d1:auto_generated\|q_b\[53\]\"" {  } { { "db/altsyncram_n2d1.tdf" "" { Text "E:/Concentrator_sim/db/altsyncram_n2d1.tdf" 1893 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "db/ip/ip_dma/submodules/fifo_with_byteenables.v" "" { Text "E:/Concentrator_sim/db/ip/ip_dma/submodules/fifo_with_byteenables.v" 136 0 0 } } { "db/ip/ip_dma/submodules/descriptor_buffers.v" "" { Text "E:/Concentrator_sim/db/ip/ip_dma/submodules/descriptor_buffers.v" 318 0 0 } } { "db/ip/ip_dma/submodules/dispatcher.v" "" { Text "E:/Concentrator_sim/db/ip/ip_dma/submodules/dispatcher.v" 306 0 0 } } { "db/ip/ip_dma/submodules/ip_dma_msgdma_0.v" "" { Text "E:/Concentrator_sim/db/ip/ip_dma/submodules/ip_dma_msgdma_0.v" 86 0 0 } } { "db/ip/ip_dma/ip_dma.v" "" { Text "E:/Concentrator_sim/db/ip/ip_dma/ip_dma.v" 107 0 0 } } { "DE2_115_Concentrator_top.v" "" { Text "E:/Concentrator_sim/DE2_115_Concentrator_top.v" 121 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1652698162722 "|DE2_115_Concentrator_top|IP_DMA:IP_DMA|IP_DMA_msgdma_0:msgdma_0|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_write_command_FIFO|altsyncram:the_dp_ram|altsyncram_n2d1:auto_generated|ram_block1a53"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "IP_DMA:IP_DMA\|IP_DMA_msgdma_0:msgdma_0\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_n2d1:auto_generated\|q_b\[54\] " "Synthesized away node \"IP_DMA:IP_DMA\|IP_DMA_msgdma_0:msgdma_0\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_n2d1:auto_generated\|q_b\[54\]\"" {  } { { "db/altsyncram_n2d1.tdf" "" { Text "E:/Concentrator_sim/db/altsyncram_n2d1.tdf" 1928 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "db/ip/ip_dma/submodules/fifo_with_byteenables.v" "" { Text "E:/Concentrator_sim/db/ip/ip_dma/submodules/fifo_with_byteenables.v" 136 0 0 } } { "db/ip/ip_dma/submodules/descriptor_buffers.v" "" { Text "E:/Concentrator_sim/db/ip/ip_dma/submodules/descriptor_buffers.v" 318 0 0 } } { "db/ip/ip_dma/submodules/dispatcher.v" "" { Text "E:/Concentrator_sim/db/ip/ip_dma/submodules/dispatcher.v" 306 0 0 } } { "db/ip/ip_dma/submodules/ip_dma_msgdma_0.v" "" { Text "E:/Concentrator_sim/db/ip/ip_dma/submodules/ip_dma_msgdma_0.v" 86 0 0 } } { "db/ip/ip_dma/ip_dma.v" "" { Text "E:/Concentrator_sim/db/ip/ip_dma/ip_dma.v" 107 0 0 } } { "DE2_115_Concentrator_top.v" "" { Text "E:/Concentrator_sim/DE2_115_Concentrator_top.v" 121 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1652698162722 "|DE2_115_Concentrator_top|IP_DMA:IP_DMA|IP_DMA_msgdma_0:msgdma_0|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_write_command_FIFO|altsyncram:the_dp_ram|altsyncram_n2d1:auto_generated|ram_block1a54"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "IP_DMA:IP_DMA\|IP_DMA_msgdma_0:msgdma_0\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_n2d1:auto_generated\|q_b\[55\] " "Synthesized away node \"IP_DMA:IP_DMA\|IP_DMA_msgdma_0:msgdma_0\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_n2d1:auto_generated\|q_b\[55\]\"" {  } { { "db/altsyncram_n2d1.tdf" "" { Text "E:/Concentrator_sim/db/altsyncram_n2d1.tdf" 1963 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "db/ip/ip_dma/submodules/fifo_with_byteenables.v" "" { Text "E:/Concentrator_sim/db/ip/ip_dma/submodules/fifo_with_byteenables.v" 136 0 0 } } { "db/ip/ip_dma/submodules/descriptor_buffers.v" "" { Text "E:/Concentrator_sim/db/ip/ip_dma/submodules/descriptor_buffers.v" 318 0 0 } } { "db/ip/ip_dma/submodules/dispatcher.v" "" { Text "E:/Concentrator_sim/db/ip/ip_dma/submodules/dispatcher.v" 306 0 0 } } { "db/ip/ip_dma/submodules/ip_dma_msgdma_0.v" "" { Text "E:/Concentrator_sim/db/ip/ip_dma/submodules/ip_dma_msgdma_0.v" 86 0 0 } } { "db/ip/ip_dma/ip_dma.v" "" { Text "E:/Concentrator_sim/db/ip/ip_dma/ip_dma.v" 107 0 0 } } { "DE2_115_Concentrator_top.v" "" { Text "E:/Concentrator_sim/DE2_115_Concentrator_top.v" 121 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1652698162722 "|DE2_115_Concentrator_top|IP_DMA:IP_DMA|IP_DMA_msgdma_0:msgdma_0|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_write_command_FIFO|altsyncram:the_dp_ram|altsyncram_n2d1:auto_generated|ram_block1a55"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "IP_DMA:IP_DMA\|IP_DMA_msgdma_0:msgdma_0\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_n2d1:auto_generated\|q_b\[56\] " "Synthesized away node \"IP_DMA:IP_DMA\|IP_DMA_msgdma_0:msgdma_0\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_n2d1:auto_generated\|q_b\[56\]\"" {  } { { "db/altsyncram_n2d1.tdf" "" { Text "E:/Concentrator_sim/db/altsyncram_n2d1.tdf" 1998 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "db/ip/ip_dma/submodules/fifo_with_byteenables.v" "" { Text "E:/Concentrator_sim/db/ip/ip_dma/submodules/fifo_with_byteenables.v" 136 0 0 } } { "db/ip/ip_dma/submodules/descriptor_buffers.v" "" { Text "E:/Concentrator_sim/db/ip/ip_dma/submodules/descriptor_buffers.v" 318 0 0 } } { "db/ip/ip_dma/submodules/dispatcher.v" "" { Text "E:/Concentrator_sim/db/ip/ip_dma/submodules/dispatcher.v" 306 0 0 } } { "db/ip/ip_dma/submodules/ip_dma_msgdma_0.v" "" { Text "E:/Concentrator_sim/db/ip/ip_dma/submodules/ip_dma_msgdma_0.v" 86 0 0 } } { "db/ip/ip_dma/ip_dma.v" "" { Text "E:/Concentrator_sim/db/ip/ip_dma/ip_dma.v" 107 0 0 } } { "DE2_115_Concentrator_top.v" "" { Text "E:/Concentrator_sim/DE2_115_Concentrator_top.v" 121 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1652698162722 "|DE2_115_Concentrator_top|IP_DMA:IP_DMA|IP_DMA_msgdma_0:msgdma_0|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_write_command_FIFO|altsyncram:the_dp_ram|altsyncram_n2d1:auto_generated|ram_block1a56"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "IP_DMA:IP_DMA\|IP_DMA_msgdma_0:msgdma_0\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_n2d1:auto_generated\|q_b\[57\] " "Synthesized away node \"IP_DMA:IP_DMA\|IP_DMA_msgdma_0:msgdma_0\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_n2d1:auto_generated\|q_b\[57\]\"" {  } { { "db/altsyncram_n2d1.tdf" "" { Text "E:/Concentrator_sim/db/altsyncram_n2d1.tdf" 2033 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "db/ip/ip_dma/submodules/fifo_with_byteenables.v" "" { Text "E:/Concentrator_sim/db/ip/ip_dma/submodules/fifo_with_byteenables.v" 136 0 0 } } { "db/ip/ip_dma/submodules/descriptor_buffers.v" "" { Text "E:/Concentrator_sim/db/ip/ip_dma/submodules/descriptor_buffers.v" 318 0 0 } } { "db/ip/ip_dma/submodules/dispatcher.v" "" { Text "E:/Concentrator_sim/db/ip/ip_dma/submodules/dispatcher.v" 306 0 0 } } { "db/ip/ip_dma/submodules/ip_dma_msgdma_0.v" "" { Text "E:/Concentrator_sim/db/ip/ip_dma/submodules/ip_dma_msgdma_0.v" 86 0 0 } } { "db/ip/ip_dma/ip_dma.v" "" { Text "E:/Concentrator_sim/db/ip/ip_dma/ip_dma.v" 107 0 0 } } { "DE2_115_Concentrator_top.v" "" { Text "E:/Concentrator_sim/DE2_115_Concentrator_top.v" 121 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1652698162722 "|DE2_115_Concentrator_top|IP_DMA:IP_DMA|IP_DMA_msgdma_0:msgdma_0|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_write_command_FIFO|altsyncram:the_dp_ram|altsyncram_n2d1:auto_generated|ram_block1a57"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "IP_DMA:IP_DMA\|IP_DMA_msgdma_0:msgdma_0\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_n2d1:auto_generated\|q_b\[58\] " "Synthesized away node \"IP_DMA:IP_DMA\|IP_DMA_msgdma_0:msgdma_0\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_n2d1:auto_generated\|q_b\[58\]\"" {  } { { "db/altsyncram_n2d1.tdf" "" { Text "E:/Concentrator_sim/db/altsyncram_n2d1.tdf" 2068 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "db/ip/ip_dma/submodules/fifo_with_byteenables.v" "" { Text "E:/Concentrator_sim/db/ip/ip_dma/submodules/fifo_with_byteenables.v" 136 0 0 } } { "db/ip/ip_dma/submodules/descriptor_buffers.v" "" { Text "E:/Concentrator_sim/db/ip/ip_dma/submodules/descriptor_buffers.v" 318 0 0 } } { "db/ip/ip_dma/submodules/dispatcher.v" "" { Text "E:/Concentrator_sim/db/ip/ip_dma/submodules/dispatcher.v" 306 0 0 } } { "db/ip/ip_dma/submodules/ip_dma_msgdma_0.v" "" { Text "E:/Concentrator_sim/db/ip/ip_dma/submodules/ip_dma_msgdma_0.v" 86 0 0 } } { "db/ip/ip_dma/ip_dma.v" "" { Text "E:/Concentrator_sim/db/ip/ip_dma/ip_dma.v" 107 0 0 } } { "DE2_115_Concentrator_top.v" "" { Text "E:/Concentrator_sim/DE2_115_Concentrator_top.v" 121 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1652698162722 "|DE2_115_Concentrator_top|IP_DMA:IP_DMA|IP_DMA_msgdma_0:msgdma_0|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_write_command_FIFO|altsyncram:the_dp_ram|altsyncram_n2d1:auto_generated|ram_block1a58"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "IP_DMA:IP_DMA\|IP_DMA_msgdma_0:msgdma_0\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_n2d1:auto_generated\|q_b\[59\] " "Synthesized away node \"IP_DMA:IP_DMA\|IP_DMA_msgdma_0:msgdma_0\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_n2d1:auto_generated\|q_b\[59\]\"" {  } { { "db/altsyncram_n2d1.tdf" "" { Text "E:/Concentrator_sim/db/altsyncram_n2d1.tdf" 2103 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "db/ip/ip_dma/submodules/fifo_with_byteenables.v" "" { Text "E:/Concentrator_sim/db/ip/ip_dma/submodules/fifo_with_byteenables.v" 136 0 0 } } { "db/ip/ip_dma/submodules/descriptor_buffers.v" "" { Text "E:/Concentrator_sim/db/ip/ip_dma/submodules/descriptor_buffers.v" 318 0 0 } } { "db/ip/ip_dma/submodules/dispatcher.v" "" { Text "E:/Concentrator_sim/db/ip/ip_dma/submodules/dispatcher.v" 306 0 0 } } { "db/ip/ip_dma/submodules/ip_dma_msgdma_0.v" "" { Text "E:/Concentrator_sim/db/ip/ip_dma/submodules/ip_dma_msgdma_0.v" 86 0 0 } } { "db/ip/ip_dma/ip_dma.v" "" { Text "E:/Concentrator_sim/db/ip/ip_dma/ip_dma.v" 107 0 0 } } { "DE2_115_Concentrator_top.v" "" { Text "E:/Concentrator_sim/DE2_115_Concentrator_top.v" 121 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1652698162722 "|DE2_115_Concentrator_top|IP_DMA:IP_DMA|IP_DMA_msgdma_0:msgdma_0|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_write_command_FIFO|altsyncram:the_dp_ram|altsyncram_n2d1:auto_generated|ram_block1a59"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "IP_DMA:IP_DMA\|IP_DMA_msgdma_0:msgdma_0\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_n2d1:auto_generated\|q_b\[60\] " "Synthesized away node \"IP_DMA:IP_DMA\|IP_DMA_msgdma_0:msgdma_0\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_n2d1:auto_generated\|q_b\[60\]\"" {  } { { "db/altsyncram_n2d1.tdf" "" { Text "E:/Concentrator_sim/db/altsyncram_n2d1.tdf" 2138 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "db/ip/ip_dma/submodules/fifo_with_byteenables.v" "" { Text "E:/Concentrator_sim/db/ip/ip_dma/submodules/fifo_with_byteenables.v" 136 0 0 } } { "db/ip/ip_dma/submodules/descriptor_buffers.v" "" { Text "E:/Concentrator_sim/db/ip/ip_dma/submodules/descriptor_buffers.v" 318 0 0 } } { "db/ip/ip_dma/submodules/dispatcher.v" "" { Text "E:/Concentrator_sim/db/ip/ip_dma/submodules/dispatcher.v" 306 0 0 } } { "db/ip/ip_dma/submodules/ip_dma_msgdma_0.v" "" { Text "E:/Concentrator_sim/db/ip/ip_dma/submodules/ip_dma_msgdma_0.v" 86 0 0 } } { "db/ip/ip_dma/ip_dma.v" "" { Text "E:/Concentrator_sim/db/ip/ip_dma/ip_dma.v" 107 0 0 } } { "DE2_115_Concentrator_top.v" "" { Text "E:/Concentrator_sim/DE2_115_Concentrator_top.v" 121 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1652698162722 "|DE2_115_Concentrator_top|IP_DMA:IP_DMA|IP_DMA_msgdma_0:msgdma_0|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_write_command_FIFO|altsyncram:the_dp_ram|altsyncram_n2d1:auto_generated|ram_block1a60"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "IP_DMA:IP_DMA\|IP_DMA_msgdma_0:msgdma_0\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_n2d1:auto_generated\|q_b\[61\] " "Synthesized away node \"IP_DMA:IP_DMA\|IP_DMA_msgdma_0:msgdma_0\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_n2d1:auto_generated\|q_b\[61\]\"" {  } { { "db/altsyncram_n2d1.tdf" "" { Text "E:/Concentrator_sim/db/altsyncram_n2d1.tdf" 2173 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "db/ip/ip_dma/submodules/fifo_with_byteenables.v" "" { Text "E:/Concentrator_sim/db/ip/ip_dma/submodules/fifo_with_byteenables.v" 136 0 0 } } { "db/ip/ip_dma/submodules/descriptor_buffers.v" "" { Text "E:/Concentrator_sim/db/ip/ip_dma/submodules/descriptor_buffers.v" 318 0 0 } } { "db/ip/ip_dma/submodules/dispatcher.v" "" { Text "E:/Concentrator_sim/db/ip/ip_dma/submodules/dispatcher.v" 306 0 0 } } { "db/ip/ip_dma/submodules/ip_dma_msgdma_0.v" "" { Text "E:/Concentrator_sim/db/ip/ip_dma/submodules/ip_dma_msgdma_0.v" 86 0 0 } } { "db/ip/ip_dma/ip_dma.v" "" { Text "E:/Concentrator_sim/db/ip/ip_dma/ip_dma.v" 107 0 0 } } { "DE2_115_Concentrator_top.v" "" { Text "E:/Concentrator_sim/DE2_115_Concentrator_top.v" 121 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1652698162722 "|DE2_115_Concentrator_top|IP_DMA:IP_DMA|IP_DMA_msgdma_0:msgdma_0|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_write_command_FIFO|altsyncram:the_dp_ram|altsyncram_n2d1:auto_generated|ram_block1a61"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "IP_DMA:IP_DMA\|IP_DMA_msgdma_0:msgdma_0\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_n2d1:auto_generated\|q_b\[62\] " "Synthesized away node \"IP_DMA:IP_DMA\|IP_DMA_msgdma_0:msgdma_0\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_n2d1:auto_generated\|q_b\[62\]\"" {  } { { "db/altsyncram_n2d1.tdf" "" { Text "E:/Concentrator_sim/db/altsyncram_n2d1.tdf" 2208 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "db/ip/ip_dma/submodules/fifo_with_byteenables.v" "" { Text "E:/Concentrator_sim/db/ip/ip_dma/submodules/fifo_with_byteenables.v" 136 0 0 } } { "db/ip/ip_dma/submodules/descriptor_buffers.v" "" { Text "E:/Concentrator_sim/db/ip/ip_dma/submodules/descriptor_buffers.v" 318 0 0 } } { "db/ip/ip_dma/submodules/dispatcher.v" "" { Text "E:/Concentrator_sim/db/ip/ip_dma/submodules/dispatcher.v" 306 0 0 } } { "db/ip/ip_dma/submodules/ip_dma_msgdma_0.v" "" { Text "E:/Concentrator_sim/db/ip/ip_dma/submodules/ip_dma_msgdma_0.v" 86 0 0 } } { "db/ip/ip_dma/ip_dma.v" "" { Text "E:/Concentrator_sim/db/ip/ip_dma/ip_dma.v" 107 0 0 } } { "DE2_115_Concentrator_top.v" "" { Text "E:/Concentrator_sim/DE2_115_Concentrator_top.v" 121 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1652698162722 "|DE2_115_Concentrator_top|IP_DMA:IP_DMA|IP_DMA_msgdma_0:msgdma_0|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_write_command_FIFO|altsyncram:the_dp_ram|altsyncram_n2d1:auto_generated|ram_block1a62"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "IP_DMA:IP_DMA\|IP_DMA_msgdma_0:msgdma_0\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_n2d1:auto_generated\|q_b\[63\] " "Synthesized away node \"IP_DMA:IP_DMA\|IP_DMA_msgdma_0:msgdma_0\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_n2d1:auto_generated\|q_b\[63\]\"" {  } { { "db/altsyncram_n2d1.tdf" "" { Text "E:/Concentrator_sim/db/altsyncram_n2d1.tdf" 2243 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "db/ip/ip_dma/submodules/fifo_with_byteenables.v" "" { Text "E:/Concentrator_sim/db/ip/ip_dma/submodules/fifo_with_byteenables.v" 136 0 0 } } { "db/ip/ip_dma/submodules/descriptor_buffers.v" "" { Text "E:/Concentrator_sim/db/ip/ip_dma/submodules/descriptor_buffers.v" 318 0 0 } } { "db/ip/ip_dma/submodules/dispatcher.v" "" { Text "E:/Concentrator_sim/db/ip/ip_dma/submodules/dispatcher.v" 306 0 0 } } { "db/ip/ip_dma/submodules/ip_dma_msgdma_0.v" "" { Text "E:/Concentrator_sim/db/ip/ip_dma/submodules/ip_dma_msgdma_0.v" 86 0 0 } } { "db/ip/ip_dma/ip_dma.v" "" { Text "E:/Concentrator_sim/db/ip/ip_dma/ip_dma.v" 107 0 0 } } { "DE2_115_Concentrator_top.v" "" { Text "E:/Concentrator_sim/DE2_115_Concentrator_top.v" 121 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1652698162722 "|DE2_115_Concentrator_top|IP_DMA:IP_DMA|IP_DMA_msgdma_0:msgdma_0|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_write_command_FIFO|altsyncram:the_dp_ram|altsyncram_n2d1:auto_generated|ram_block1a63"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "IP_DMA:IP_DMA\|IP_DMA_msgdma_0:msgdma_0\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_n2d1:auto_generated\|q_b\[75\] " "Synthesized away node \"IP_DMA:IP_DMA\|IP_DMA_msgdma_0:msgdma_0\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_n2d1:auto_generated\|q_b\[75\]\"" {  } { { "db/altsyncram_n2d1.tdf" "" { Text "E:/Concentrator_sim/db/altsyncram_n2d1.tdf" 2663 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "db/ip/ip_dma/submodules/fifo_with_byteenables.v" "" { Text "E:/Concentrator_sim/db/ip/ip_dma/submodules/fifo_with_byteenables.v" 136 0 0 } } { "db/ip/ip_dma/submodules/descriptor_buffers.v" "" { Text "E:/Concentrator_sim/db/ip/ip_dma/submodules/descriptor_buffers.v" 318 0 0 } } { "db/ip/ip_dma/submodules/dispatcher.v" "" { Text "E:/Concentrator_sim/db/ip/ip_dma/submodules/dispatcher.v" 306 0 0 } } { "db/ip/ip_dma/submodules/ip_dma_msgdma_0.v" "" { Text "E:/Concentrator_sim/db/ip/ip_dma/submodules/ip_dma_msgdma_0.v" 86 0 0 } } { "db/ip/ip_dma/ip_dma.v" "" { Text "E:/Concentrator_sim/db/ip/ip_dma/ip_dma.v" 107 0 0 } } { "DE2_115_Concentrator_top.v" "" { Text "E:/Concentrator_sim/DE2_115_Concentrator_top.v" 121 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1652698162722 "|DE2_115_Concentrator_top|IP_DMA:IP_DMA|IP_DMA_msgdma_0:msgdma_0|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_write_command_FIFO|altsyncram:the_dp_ram|altsyncram_n2d1:auto_generated|ram_block1a75"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "IP_DMA:IP_DMA\|IP_DMA_msgdma_0:msgdma_0\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_n2d1:auto_generated\|q_b\[76\] " "Synthesized away node \"IP_DMA:IP_DMA\|IP_DMA_msgdma_0:msgdma_0\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_n2d1:auto_generated\|q_b\[76\]\"" {  } { { "db/altsyncram_n2d1.tdf" "" { Text "E:/Concentrator_sim/db/altsyncram_n2d1.tdf" 2698 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "db/ip/ip_dma/submodules/fifo_with_byteenables.v" "" { Text "E:/Concentrator_sim/db/ip/ip_dma/submodules/fifo_with_byteenables.v" 136 0 0 } } { "db/ip/ip_dma/submodules/descriptor_buffers.v" "" { Text "E:/Concentrator_sim/db/ip/ip_dma/submodules/descriptor_buffers.v" 318 0 0 } } { "db/ip/ip_dma/submodules/dispatcher.v" "" { Text "E:/Concentrator_sim/db/ip/ip_dma/submodules/dispatcher.v" 306 0 0 } } { "db/ip/ip_dma/submodules/ip_dma_msgdma_0.v" "" { Text "E:/Concentrator_sim/db/ip/ip_dma/submodules/ip_dma_msgdma_0.v" 86 0 0 } } { "db/ip/ip_dma/ip_dma.v" "" { Text "E:/Concentrator_sim/db/ip/ip_dma/ip_dma.v" 107 0 0 } } { "DE2_115_Concentrator_top.v" "" { Text "E:/Concentrator_sim/DE2_115_Concentrator_top.v" 121 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1652698162722 "|DE2_115_Concentrator_top|IP_DMA:IP_DMA|IP_DMA_msgdma_0:msgdma_0|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_write_command_FIFO|altsyncram:the_dp_ram|altsyncram_n2d1:auto_generated|ram_block1a76"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "IP_DMA:IP_DMA\|IP_DMA_msgdma_0:msgdma_0\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_n2d1:auto_generated\|q_b\[77\] " "Synthesized away node \"IP_DMA:IP_DMA\|IP_DMA_msgdma_0:msgdma_0\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_n2d1:auto_generated\|q_b\[77\]\"" {  } { { "db/altsyncram_n2d1.tdf" "" { Text "E:/Concentrator_sim/db/altsyncram_n2d1.tdf" 2733 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "db/ip/ip_dma/submodules/fifo_with_byteenables.v" "" { Text "E:/Concentrator_sim/db/ip/ip_dma/submodules/fifo_with_byteenables.v" 136 0 0 } } { "db/ip/ip_dma/submodules/descriptor_buffers.v" "" { Text "E:/Concentrator_sim/db/ip/ip_dma/submodules/descriptor_buffers.v" 318 0 0 } } { "db/ip/ip_dma/submodules/dispatcher.v" "" { Text "E:/Concentrator_sim/db/ip/ip_dma/submodules/dispatcher.v" 306 0 0 } } { "db/ip/ip_dma/submodules/ip_dma_msgdma_0.v" "" { Text "E:/Concentrator_sim/db/ip/ip_dma/submodules/ip_dma_msgdma_0.v" 86 0 0 } } { "db/ip/ip_dma/ip_dma.v" "" { Text "E:/Concentrator_sim/db/ip/ip_dma/ip_dma.v" 107 0 0 } } { "DE2_115_Concentrator_top.v" "" { Text "E:/Concentrator_sim/DE2_115_Concentrator_top.v" 121 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1652698162722 "|DE2_115_Concentrator_top|IP_DMA:IP_DMA|IP_DMA_msgdma_0:msgdma_0|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_write_command_FIFO|altsyncram:the_dp_ram|altsyncram_n2d1:auto_generated|ram_block1a77"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "IP_DMA:IP_DMA\|IP_DMA_msgdma_0:msgdma_0\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_n2d1:auto_generated\|q_b\[78\] " "Synthesized away node \"IP_DMA:IP_DMA\|IP_DMA_msgdma_0:msgdma_0\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_n2d1:auto_generated\|q_b\[78\]\"" {  } { { "db/altsyncram_n2d1.tdf" "" { Text "E:/Concentrator_sim/db/altsyncram_n2d1.tdf" 2768 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "db/ip/ip_dma/submodules/fifo_with_byteenables.v" "" { Text "E:/Concentrator_sim/db/ip/ip_dma/submodules/fifo_with_byteenables.v" 136 0 0 } } { "db/ip/ip_dma/submodules/descriptor_buffers.v" "" { Text "E:/Concentrator_sim/db/ip/ip_dma/submodules/descriptor_buffers.v" 318 0 0 } } { "db/ip/ip_dma/submodules/dispatcher.v" "" { Text "E:/Concentrator_sim/db/ip/ip_dma/submodules/dispatcher.v" 306 0 0 } } { "db/ip/ip_dma/submodules/ip_dma_msgdma_0.v" "" { Text "E:/Concentrator_sim/db/ip/ip_dma/submodules/ip_dma_msgdma_0.v" 86 0 0 } } { "db/ip/ip_dma/ip_dma.v" "" { Text "E:/Concentrator_sim/db/ip/ip_dma/ip_dma.v" 107 0 0 } } { "DE2_115_Concentrator_top.v" "" { Text "E:/Concentrator_sim/DE2_115_Concentrator_top.v" 121 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1652698162722 "|DE2_115_Concentrator_top|IP_DMA:IP_DMA|IP_DMA_msgdma_0:msgdma_0|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_write_command_FIFO|altsyncram:the_dp_ram|altsyncram_n2d1:auto_generated|ram_block1a78"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "IP_DMA:IP_DMA\|IP_DMA_msgdma_0:msgdma_0\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_n2d1:auto_generated\|q_b\[79\] " "Synthesized away node \"IP_DMA:IP_DMA\|IP_DMA_msgdma_0:msgdma_0\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_n2d1:auto_generated\|q_b\[79\]\"" {  } { { "db/altsyncram_n2d1.tdf" "" { Text "E:/Concentrator_sim/db/altsyncram_n2d1.tdf" 2803 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "db/ip/ip_dma/submodules/fifo_with_byteenables.v" "" { Text "E:/Concentrator_sim/db/ip/ip_dma/submodules/fifo_with_byteenables.v" 136 0 0 } } { "db/ip/ip_dma/submodules/descriptor_buffers.v" "" { Text "E:/Concentrator_sim/db/ip/ip_dma/submodules/descriptor_buffers.v" 318 0 0 } } { "db/ip/ip_dma/submodules/dispatcher.v" "" { Text "E:/Concentrator_sim/db/ip/ip_dma/submodules/dispatcher.v" 306 0 0 } } { "db/ip/ip_dma/submodules/ip_dma_msgdma_0.v" "" { Text "E:/Concentrator_sim/db/ip/ip_dma/submodules/ip_dma_msgdma_0.v" 86 0 0 } } { "db/ip/ip_dma/ip_dma.v" "" { Text "E:/Concentrator_sim/db/ip/ip_dma/ip_dma.v" 107 0 0 } } { "DE2_115_Concentrator_top.v" "" { Text "E:/Concentrator_sim/DE2_115_Concentrator_top.v" 121 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1652698162722 "|DE2_115_Concentrator_top|IP_DMA:IP_DMA|IP_DMA_msgdma_0:msgdma_0|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_write_command_FIFO|altsyncram:the_dp_ram|altsyncram_n2d1:auto_generated|ram_block1a79"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "IP_DMA:IP_DMA\|IP_DMA_msgdma_0:msgdma_0\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_n2d1:auto_generated\|q_b\[80\] " "Synthesized away node \"IP_DMA:IP_DMA\|IP_DMA_msgdma_0:msgdma_0\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_n2d1:auto_generated\|q_b\[80\]\"" {  } { { "db/altsyncram_n2d1.tdf" "" { Text "E:/Concentrator_sim/db/altsyncram_n2d1.tdf" 2838 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "db/ip/ip_dma/submodules/fifo_with_byteenables.v" "" { Text "E:/Concentrator_sim/db/ip/ip_dma/submodules/fifo_with_byteenables.v" 136 0 0 } } { "db/ip/ip_dma/submodules/descriptor_buffers.v" "" { Text "E:/Concentrator_sim/db/ip/ip_dma/submodules/descriptor_buffers.v" 318 0 0 } } { "db/ip/ip_dma/submodules/dispatcher.v" "" { Text "E:/Concentrator_sim/db/ip/ip_dma/submodules/dispatcher.v" 306 0 0 } } { "db/ip/ip_dma/submodules/ip_dma_msgdma_0.v" "" { Text "E:/Concentrator_sim/db/ip/ip_dma/submodules/ip_dma_msgdma_0.v" 86 0 0 } } { "db/ip/ip_dma/ip_dma.v" "" { Text "E:/Concentrator_sim/db/ip/ip_dma/ip_dma.v" 107 0 0 } } { "DE2_115_Concentrator_top.v" "" { Text "E:/Concentrator_sim/DE2_115_Concentrator_top.v" 121 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1652698162722 "|DE2_115_Concentrator_top|IP_DMA:IP_DMA|IP_DMA_msgdma_0:msgdma_0|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_write_command_FIFO|altsyncram:the_dp_ram|altsyncram_n2d1:auto_generated|ram_block1a80"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "IP_DMA:IP_DMA\|IP_DMA_msgdma_0:msgdma_0\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_n2d1:auto_generated\|q_b\[81\] " "Synthesized away node \"IP_DMA:IP_DMA\|IP_DMA_msgdma_0:msgdma_0\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_n2d1:auto_generated\|q_b\[81\]\"" {  } { { "db/altsyncram_n2d1.tdf" "" { Text "E:/Concentrator_sim/db/altsyncram_n2d1.tdf" 2873 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "db/ip/ip_dma/submodules/fifo_with_byteenables.v" "" { Text "E:/Concentrator_sim/db/ip/ip_dma/submodules/fifo_with_byteenables.v" 136 0 0 } } { "db/ip/ip_dma/submodules/descriptor_buffers.v" "" { Text "E:/Concentrator_sim/db/ip/ip_dma/submodules/descriptor_buffers.v" 318 0 0 } } { "db/ip/ip_dma/submodules/dispatcher.v" "" { Text "E:/Concentrator_sim/db/ip/ip_dma/submodules/dispatcher.v" 306 0 0 } } { "db/ip/ip_dma/submodules/ip_dma_msgdma_0.v" "" { Text "E:/Concentrator_sim/db/ip/ip_dma/submodules/ip_dma_msgdma_0.v" 86 0 0 } } { "db/ip/ip_dma/ip_dma.v" "" { Text "E:/Concentrator_sim/db/ip/ip_dma/ip_dma.v" 107 0 0 } } { "DE2_115_Concentrator_top.v" "" { Text "E:/Concentrator_sim/DE2_115_Concentrator_top.v" 121 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1652698162722 "|DE2_115_Concentrator_top|IP_DMA:IP_DMA|IP_DMA_msgdma_0:msgdma_0|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_write_command_FIFO|altsyncram:the_dp_ram|altsyncram_n2d1:auto_generated|ram_block1a81"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "IP_DMA:IP_DMA\|IP_DMA_msgdma_0:msgdma_0\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_n2d1:auto_generated\|q_b\[82\] " "Synthesized away node \"IP_DMA:IP_DMA\|IP_DMA_msgdma_0:msgdma_0\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_n2d1:auto_generated\|q_b\[82\]\"" {  } { { "db/altsyncram_n2d1.tdf" "" { Text "E:/Concentrator_sim/db/altsyncram_n2d1.tdf" 2908 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "db/ip/ip_dma/submodules/fifo_with_byteenables.v" "" { Text "E:/Concentrator_sim/db/ip/ip_dma/submodules/fifo_with_byteenables.v" 136 0 0 } } { "db/ip/ip_dma/submodules/descriptor_buffers.v" "" { Text "E:/Concentrator_sim/db/ip/ip_dma/submodules/descriptor_buffers.v" 318 0 0 } } { "db/ip/ip_dma/submodules/dispatcher.v" "" { Text "E:/Concentrator_sim/db/ip/ip_dma/submodules/dispatcher.v" 306 0 0 } } { "db/ip/ip_dma/submodules/ip_dma_msgdma_0.v" "" { Text "E:/Concentrator_sim/db/ip/ip_dma/submodules/ip_dma_msgdma_0.v" 86 0 0 } } { "db/ip/ip_dma/ip_dma.v" "" { Text "E:/Concentrator_sim/db/ip/ip_dma/ip_dma.v" 107 0 0 } } { "DE2_115_Concentrator_top.v" "" { Text "E:/Concentrator_sim/DE2_115_Concentrator_top.v" 121 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1652698162722 "|DE2_115_Concentrator_top|IP_DMA:IP_DMA|IP_DMA_msgdma_0:msgdma_0|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_write_command_FIFO|altsyncram:the_dp_ram|altsyncram_n2d1:auto_generated|ram_block1a82"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "IP_DMA:IP_DMA\|IP_DMA_msgdma_0:msgdma_0\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_n2d1:auto_generated\|q_b\[83\] " "Synthesized away node \"IP_DMA:IP_DMA\|IP_DMA_msgdma_0:msgdma_0\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_n2d1:auto_generated\|q_b\[83\]\"" {  } { { "db/altsyncram_n2d1.tdf" "" { Text "E:/Concentrator_sim/db/altsyncram_n2d1.tdf" 2943 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "db/ip/ip_dma/submodules/fifo_with_byteenables.v" "" { Text "E:/Concentrator_sim/db/ip/ip_dma/submodules/fifo_with_byteenables.v" 136 0 0 } } { "db/ip/ip_dma/submodules/descriptor_buffers.v" "" { Text "E:/Concentrator_sim/db/ip/ip_dma/submodules/descriptor_buffers.v" 318 0 0 } } { "db/ip/ip_dma/submodules/dispatcher.v" "" { Text "E:/Concentrator_sim/db/ip/ip_dma/submodules/dispatcher.v" 306 0 0 } } { "db/ip/ip_dma/submodules/ip_dma_msgdma_0.v" "" { Text "E:/Concentrator_sim/db/ip/ip_dma/submodules/ip_dma_msgdma_0.v" 86 0 0 } } { "db/ip/ip_dma/ip_dma.v" "" { Text "E:/Concentrator_sim/db/ip/ip_dma/ip_dma.v" 107 0 0 } } { "DE2_115_Concentrator_top.v" "" { Text "E:/Concentrator_sim/DE2_115_Concentrator_top.v" 121 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1652698162722 "|DE2_115_Concentrator_top|IP_DMA:IP_DMA|IP_DMA_msgdma_0:msgdma_0|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_write_command_FIFO|altsyncram:the_dp_ram|altsyncram_n2d1:auto_generated|ram_block1a83"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "IP_DMA:IP_DMA\|IP_DMA_msgdma_0:msgdma_0\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_n2d1:auto_generated\|q_b\[84\] " "Synthesized away node \"IP_DMA:IP_DMA\|IP_DMA_msgdma_0:msgdma_0\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_n2d1:auto_generated\|q_b\[84\]\"" {  } { { "db/altsyncram_n2d1.tdf" "" { Text "E:/Concentrator_sim/db/altsyncram_n2d1.tdf" 2978 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "db/ip/ip_dma/submodules/fifo_with_byteenables.v" "" { Text "E:/Concentrator_sim/db/ip/ip_dma/submodules/fifo_with_byteenables.v" 136 0 0 } } { "db/ip/ip_dma/submodules/descriptor_buffers.v" "" { Text "E:/Concentrator_sim/db/ip/ip_dma/submodules/descriptor_buffers.v" 318 0 0 } } { "db/ip/ip_dma/submodules/dispatcher.v" "" { Text "E:/Concentrator_sim/db/ip/ip_dma/submodules/dispatcher.v" 306 0 0 } } { "db/ip/ip_dma/submodules/ip_dma_msgdma_0.v" "" { Text "E:/Concentrator_sim/db/ip/ip_dma/submodules/ip_dma_msgdma_0.v" 86 0 0 } } { "db/ip/ip_dma/ip_dma.v" "" { Text "E:/Concentrator_sim/db/ip/ip_dma/ip_dma.v" 107 0 0 } } { "DE2_115_Concentrator_top.v" "" { Text "E:/Concentrator_sim/DE2_115_Concentrator_top.v" 121 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1652698162722 "|DE2_115_Concentrator_top|IP_DMA:IP_DMA|IP_DMA_msgdma_0:msgdma_0|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_write_command_FIFO|altsyncram:the_dp_ram|altsyncram_n2d1:auto_generated|ram_block1a84"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "IP_DMA:IP_DMA\|IP_DMA_msgdma_0:msgdma_0\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_n2d1:auto_generated\|q_b\[85\] " "Synthesized away node \"IP_DMA:IP_DMA\|IP_DMA_msgdma_0:msgdma_0\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_n2d1:auto_generated\|q_b\[85\]\"" {  } { { "db/altsyncram_n2d1.tdf" "" { Text "E:/Concentrator_sim/db/altsyncram_n2d1.tdf" 3013 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "db/ip/ip_dma/submodules/fifo_with_byteenables.v" "" { Text "E:/Concentrator_sim/db/ip/ip_dma/submodules/fifo_with_byteenables.v" 136 0 0 } } { "db/ip/ip_dma/submodules/descriptor_buffers.v" "" { Text "E:/Concentrator_sim/db/ip/ip_dma/submodules/descriptor_buffers.v" 318 0 0 } } { "db/ip/ip_dma/submodules/dispatcher.v" "" { Text "E:/Concentrator_sim/db/ip/ip_dma/submodules/dispatcher.v" 306 0 0 } } { "db/ip/ip_dma/submodules/ip_dma_msgdma_0.v" "" { Text "E:/Concentrator_sim/db/ip/ip_dma/submodules/ip_dma_msgdma_0.v" 86 0 0 } } { "db/ip/ip_dma/ip_dma.v" "" { Text "E:/Concentrator_sim/db/ip/ip_dma/ip_dma.v" 107 0 0 } } { "DE2_115_Concentrator_top.v" "" { Text "E:/Concentrator_sim/DE2_115_Concentrator_top.v" 121 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1652698162722 "|DE2_115_Concentrator_top|IP_DMA:IP_DMA|IP_DMA_msgdma_0:msgdma_0|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_write_command_FIFO|altsyncram:the_dp_ram|altsyncram_n2d1:auto_generated|ram_block1a85"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "IP_DMA:IP_DMA\|IP_DMA_msgdma_0:msgdma_0\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_n2d1:auto_generated\|q_b\[86\] " "Synthesized away node \"IP_DMA:IP_DMA\|IP_DMA_msgdma_0:msgdma_0\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_n2d1:auto_generated\|q_b\[86\]\"" {  } { { "db/altsyncram_n2d1.tdf" "" { Text "E:/Concentrator_sim/db/altsyncram_n2d1.tdf" 3048 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "db/ip/ip_dma/submodules/fifo_with_byteenables.v" "" { Text "E:/Concentrator_sim/db/ip/ip_dma/submodules/fifo_with_byteenables.v" 136 0 0 } } { "db/ip/ip_dma/submodules/descriptor_buffers.v" "" { Text "E:/Concentrator_sim/db/ip/ip_dma/submodules/descriptor_buffers.v" 318 0 0 } } { "db/ip/ip_dma/submodules/dispatcher.v" "" { Text "E:/Concentrator_sim/db/ip/ip_dma/submodules/dispatcher.v" 306 0 0 } } { "db/ip/ip_dma/submodules/ip_dma_msgdma_0.v" "" { Text "E:/Concentrator_sim/db/ip/ip_dma/submodules/ip_dma_msgdma_0.v" 86 0 0 } } { "db/ip/ip_dma/ip_dma.v" "" { Text "E:/Concentrator_sim/db/ip/ip_dma/ip_dma.v" 107 0 0 } } { "DE2_115_Concentrator_top.v" "" { Text "E:/Concentrator_sim/DE2_115_Concentrator_top.v" 121 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1652698162722 "|DE2_115_Concentrator_top|IP_DMA:IP_DMA|IP_DMA_msgdma_0:msgdma_0|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_write_command_FIFO|altsyncram:the_dp_ram|altsyncram_n2d1:auto_generated|ram_block1a86"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "IP_DMA:IP_DMA\|IP_DMA_msgdma_0:msgdma_0\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_n2d1:auto_generated\|q_b\[87\] " "Synthesized away node \"IP_DMA:IP_DMA\|IP_DMA_msgdma_0:msgdma_0\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_n2d1:auto_generated\|q_b\[87\]\"" {  } { { "db/altsyncram_n2d1.tdf" "" { Text "E:/Concentrator_sim/db/altsyncram_n2d1.tdf" 3083 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "db/ip/ip_dma/submodules/fifo_with_byteenables.v" "" { Text "E:/Concentrator_sim/db/ip/ip_dma/submodules/fifo_with_byteenables.v" 136 0 0 } } { "db/ip/ip_dma/submodules/descriptor_buffers.v" "" { Text "E:/Concentrator_sim/db/ip/ip_dma/submodules/descriptor_buffers.v" 318 0 0 } } { "db/ip/ip_dma/submodules/dispatcher.v" "" { Text "E:/Concentrator_sim/db/ip/ip_dma/submodules/dispatcher.v" 306 0 0 } } { "db/ip/ip_dma/submodules/ip_dma_msgdma_0.v" "" { Text "E:/Concentrator_sim/db/ip/ip_dma/submodules/ip_dma_msgdma_0.v" 86 0 0 } } { "db/ip/ip_dma/ip_dma.v" "" { Text "E:/Concentrator_sim/db/ip/ip_dma/ip_dma.v" 107 0 0 } } { "DE2_115_Concentrator_top.v" "" { Text "E:/Concentrator_sim/DE2_115_Concentrator_top.v" 121 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1652698162722 "|DE2_115_Concentrator_top|IP_DMA:IP_DMA|IP_DMA_msgdma_0:msgdma_0|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_write_command_FIFO|altsyncram:the_dp_ram|altsyncram_n2d1:auto_generated|ram_block1a87"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "IP_DMA:IP_DMA\|IP_DMA_msgdma_0:msgdma_0\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_n2d1:auto_generated\|q_b\[88\] " "Synthesized away node \"IP_DMA:IP_DMA\|IP_DMA_msgdma_0:msgdma_0\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_n2d1:auto_generated\|q_b\[88\]\"" {  } { { "db/altsyncram_n2d1.tdf" "" { Text "E:/Concentrator_sim/db/altsyncram_n2d1.tdf" 3118 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "db/ip/ip_dma/submodules/fifo_with_byteenables.v" "" { Text "E:/Concentrator_sim/db/ip/ip_dma/submodules/fifo_with_byteenables.v" 136 0 0 } } { "db/ip/ip_dma/submodules/descriptor_buffers.v" "" { Text "E:/Concentrator_sim/db/ip/ip_dma/submodules/descriptor_buffers.v" 318 0 0 } } { "db/ip/ip_dma/submodules/dispatcher.v" "" { Text "E:/Concentrator_sim/db/ip/ip_dma/submodules/dispatcher.v" 306 0 0 } } { "db/ip/ip_dma/submodules/ip_dma_msgdma_0.v" "" { Text "E:/Concentrator_sim/db/ip/ip_dma/submodules/ip_dma_msgdma_0.v" 86 0 0 } } { "db/ip/ip_dma/ip_dma.v" "" { Text "E:/Concentrator_sim/db/ip/ip_dma/ip_dma.v" 107 0 0 } } { "DE2_115_Concentrator_top.v" "" { Text "E:/Concentrator_sim/DE2_115_Concentrator_top.v" 121 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1652698162722 "|DE2_115_Concentrator_top|IP_DMA:IP_DMA|IP_DMA_msgdma_0:msgdma_0|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_write_command_FIFO|altsyncram:the_dp_ram|altsyncram_n2d1:auto_generated|ram_block1a88"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "IP_DMA:IP_DMA\|IP_DMA_msgdma_0:msgdma_0\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_n2d1:auto_generated\|q_b\[89\] " "Synthesized away node \"IP_DMA:IP_DMA\|IP_DMA_msgdma_0:msgdma_0\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_n2d1:auto_generated\|q_b\[89\]\"" {  } { { "db/altsyncram_n2d1.tdf" "" { Text "E:/Concentrator_sim/db/altsyncram_n2d1.tdf" 3153 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "db/ip/ip_dma/submodules/fifo_with_byteenables.v" "" { Text "E:/Concentrator_sim/db/ip/ip_dma/submodules/fifo_with_byteenables.v" 136 0 0 } } { "db/ip/ip_dma/submodules/descriptor_buffers.v" "" { Text "E:/Concentrator_sim/db/ip/ip_dma/submodules/descriptor_buffers.v" 318 0 0 } } { "db/ip/ip_dma/submodules/dispatcher.v" "" { Text "E:/Concentrator_sim/db/ip/ip_dma/submodules/dispatcher.v" 306 0 0 } } { "db/ip/ip_dma/submodules/ip_dma_msgdma_0.v" "" { Text "E:/Concentrator_sim/db/ip/ip_dma/submodules/ip_dma_msgdma_0.v" 86 0 0 } } { "db/ip/ip_dma/ip_dma.v" "" { Text "E:/Concentrator_sim/db/ip/ip_dma/ip_dma.v" 107 0 0 } } { "DE2_115_Concentrator_top.v" "" { Text "E:/Concentrator_sim/DE2_115_Concentrator_top.v" 121 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1652698162722 "|DE2_115_Concentrator_top|IP_DMA:IP_DMA|IP_DMA_msgdma_0:msgdma_0|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_write_command_FIFO|altsyncram:the_dp_ram|altsyncram_n2d1:auto_generated|ram_block1a89"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "IP_DMA:IP_DMA\|IP_DMA_msgdma_0:msgdma_0\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_n2d1:auto_generated\|q_b\[90\] " "Synthesized away node \"IP_DMA:IP_DMA\|IP_DMA_msgdma_0:msgdma_0\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_n2d1:auto_generated\|q_b\[90\]\"" {  } { { "db/altsyncram_n2d1.tdf" "" { Text "E:/Concentrator_sim/db/altsyncram_n2d1.tdf" 3188 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "db/ip/ip_dma/submodules/fifo_with_byteenables.v" "" { Text "E:/Concentrator_sim/db/ip/ip_dma/submodules/fifo_with_byteenables.v" 136 0 0 } } { "db/ip/ip_dma/submodules/descriptor_buffers.v" "" { Text "E:/Concentrator_sim/db/ip/ip_dma/submodules/descriptor_buffers.v" 318 0 0 } } { "db/ip/ip_dma/submodules/dispatcher.v" "" { Text "E:/Concentrator_sim/db/ip/ip_dma/submodules/dispatcher.v" 306 0 0 } } { "db/ip/ip_dma/submodules/ip_dma_msgdma_0.v" "" { Text "E:/Concentrator_sim/db/ip/ip_dma/submodules/ip_dma_msgdma_0.v" 86 0 0 } } { "db/ip/ip_dma/ip_dma.v" "" { Text "E:/Concentrator_sim/db/ip/ip_dma/ip_dma.v" 107 0 0 } } { "DE2_115_Concentrator_top.v" "" { Text "E:/Concentrator_sim/DE2_115_Concentrator_top.v" 121 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1652698162722 "|DE2_115_Concentrator_top|IP_DMA:IP_DMA|IP_DMA_msgdma_0:msgdma_0|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_write_command_FIFO|altsyncram:the_dp_ram|altsyncram_n2d1:auto_generated|ram_block1a90"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "IP_DMA:IP_DMA\|IP_DMA_msgdma_0:msgdma_0\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_n2d1:auto_generated\|q_b\[91\] " "Synthesized away node \"IP_DMA:IP_DMA\|IP_DMA_msgdma_0:msgdma_0\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_n2d1:auto_generated\|q_b\[91\]\"" {  } { { "db/altsyncram_n2d1.tdf" "" { Text "E:/Concentrator_sim/db/altsyncram_n2d1.tdf" 3223 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "db/ip/ip_dma/submodules/fifo_with_byteenables.v" "" { Text "E:/Concentrator_sim/db/ip/ip_dma/submodules/fifo_with_byteenables.v" 136 0 0 } } { "db/ip/ip_dma/submodules/descriptor_buffers.v" "" { Text "E:/Concentrator_sim/db/ip/ip_dma/submodules/descriptor_buffers.v" 318 0 0 } } { "db/ip/ip_dma/submodules/dispatcher.v" "" { Text "E:/Concentrator_sim/db/ip/ip_dma/submodules/dispatcher.v" 306 0 0 } } { "db/ip/ip_dma/submodules/ip_dma_msgdma_0.v" "" { Text "E:/Concentrator_sim/db/ip/ip_dma/submodules/ip_dma_msgdma_0.v" 86 0 0 } } { "db/ip/ip_dma/ip_dma.v" "" { Text "E:/Concentrator_sim/db/ip/ip_dma/ip_dma.v" 107 0 0 } } { "DE2_115_Concentrator_top.v" "" { Text "E:/Concentrator_sim/DE2_115_Concentrator_top.v" 121 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1652698162722 "|DE2_115_Concentrator_top|IP_DMA:IP_DMA|IP_DMA_msgdma_0:msgdma_0|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_write_command_FIFO|altsyncram:the_dp_ram|altsyncram_n2d1:auto_generated|ram_block1a91"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "IP_DMA:IP_DMA\|IP_DMA_msgdma_0:msgdma_0\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_n2d1:auto_generated\|q_b\[92\] " "Synthesized away node \"IP_DMA:IP_DMA\|IP_DMA_msgdma_0:msgdma_0\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_n2d1:auto_generated\|q_b\[92\]\"" {  } { { "db/altsyncram_n2d1.tdf" "" { Text "E:/Concentrator_sim/db/altsyncram_n2d1.tdf" 3258 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "db/ip/ip_dma/submodules/fifo_with_byteenables.v" "" { Text "E:/Concentrator_sim/db/ip/ip_dma/submodules/fifo_with_byteenables.v" 136 0 0 } } { "db/ip/ip_dma/submodules/descriptor_buffers.v" "" { Text "E:/Concentrator_sim/db/ip/ip_dma/submodules/descriptor_buffers.v" 318 0 0 } } { "db/ip/ip_dma/submodules/dispatcher.v" "" { Text "E:/Concentrator_sim/db/ip/ip_dma/submodules/dispatcher.v" 306 0 0 } } { "db/ip/ip_dma/submodules/ip_dma_msgdma_0.v" "" { Text "E:/Concentrator_sim/db/ip/ip_dma/submodules/ip_dma_msgdma_0.v" 86 0 0 } } { "db/ip/ip_dma/ip_dma.v" "" { Text "E:/Concentrator_sim/db/ip/ip_dma/ip_dma.v" 107 0 0 } } { "DE2_115_Concentrator_top.v" "" { Text "E:/Concentrator_sim/DE2_115_Concentrator_top.v" 121 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1652698162722 "|DE2_115_Concentrator_top|IP_DMA:IP_DMA|IP_DMA_msgdma_0:msgdma_0|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_write_command_FIFO|altsyncram:the_dp_ram|altsyncram_n2d1:auto_generated|ram_block1a92"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "IP_DMA:IP_DMA\|IP_DMA_msgdma_0:msgdma_0\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_n2d1:auto_generated\|q_b\[93\] " "Synthesized away node \"IP_DMA:IP_DMA\|IP_DMA_msgdma_0:msgdma_0\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_n2d1:auto_generated\|q_b\[93\]\"" {  } { { "db/altsyncram_n2d1.tdf" "" { Text "E:/Concentrator_sim/db/altsyncram_n2d1.tdf" 3293 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "db/ip/ip_dma/submodules/fifo_with_byteenables.v" "" { Text "E:/Concentrator_sim/db/ip/ip_dma/submodules/fifo_with_byteenables.v" 136 0 0 } } { "db/ip/ip_dma/submodules/descriptor_buffers.v" "" { Text "E:/Concentrator_sim/db/ip/ip_dma/submodules/descriptor_buffers.v" 318 0 0 } } { "db/ip/ip_dma/submodules/dispatcher.v" "" { Text "E:/Concentrator_sim/db/ip/ip_dma/submodules/dispatcher.v" 306 0 0 } } { "db/ip/ip_dma/submodules/ip_dma_msgdma_0.v" "" { Text "E:/Concentrator_sim/db/ip/ip_dma/submodules/ip_dma_msgdma_0.v" 86 0 0 } } { "db/ip/ip_dma/ip_dma.v" "" { Text "E:/Concentrator_sim/db/ip/ip_dma/ip_dma.v" 107 0 0 } } { "DE2_115_Concentrator_top.v" "" { Text "E:/Concentrator_sim/DE2_115_Concentrator_top.v" 121 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1652698162722 "|DE2_115_Concentrator_top|IP_DMA:IP_DMA|IP_DMA_msgdma_0:msgdma_0|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_write_command_FIFO|altsyncram:the_dp_ram|altsyncram_n2d1:auto_generated|ram_block1a93"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "IP_DMA:IP_DMA\|IP_DMA_msgdma_0:msgdma_0\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_n2d1:auto_generated\|q_b\[94\] " "Synthesized away node \"IP_DMA:IP_DMA\|IP_DMA_msgdma_0:msgdma_0\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_n2d1:auto_generated\|q_b\[94\]\"" {  } { { "db/altsyncram_n2d1.tdf" "" { Text "E:/Concentrator_sim/db/altsyncram_n2d1.tdf" 3328 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "db/ip/ip_dma/submodules/fifo_with_byteenables.v" "" { Text "E:/Concentrator_sim/db/ip/ip_dma/submodules/fifo_with_byteenables.v" 136 0 0 } } { "db/ip/ip_dma/submodules/descriptor_buffers.v" "" { Text "E:/Concentrator_sim/db/ip/ip_dma/submodules/descriptor_buffers.v" 318 0 0 } } { "db/ip/ip_dma/submodules/dispatcher.v" "" { Text "E:/Concentrator_sim/db/ip/ip_dma/submodules/dispatcher.v" 306 0 0 } } { "db/ip/ip_dma/submodules/ip_dma_msgdma_0.v" "" { Text "E:/Concentrator_sim/db/ip/ip_dma/submodules/ip_dma_msgdma_0.v" 86 0 0 } } { "db/ip/ip_dma/ip_dma.v" "" { Text "E:/Concentrator_sim/db/ip/ip_dma/ip_dma.v" 107 0 0 } } { "DE2_115_Concentrator_top.v" "" { Text "E:/Concentrator_sim/DE2_115_Concentrator_top.v" 121 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1652698162722 "|DE2_115_Concentrator_top|IP_DMA:IP_DMA|IP_DMA_msgdma_0:msgdma_0|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_write_command_FIFO|altsyncram:the_dp_ram|altsyncram_n2d1:auto_generated|ram_block1a94"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "IP_DMA:IP_DMA\|IP_DMA_msgdma_0:msgdma_0\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_n2d1:auto_generated\|q_b\[95\] " "Synthesized away node \"IP_DMA:IP_DMA\|IP_DMA_msgdma_0:msgdma_0\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_n2d1:auto_generated\|q_b\[95\]\"" {  } { { "db/altsyncram_n2d1.tdf" "" { Text "E:/Concentrator_sim/db/altsyncram_n2d1.tdf" 3363 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "db/ip/ip_dma/submodules/fifo_with_byteenables.v" "" { Text "E:/Concentrator_sim/db/ip/ip_dma/submodules/fifo_with_byteenables.v" 136 0 0 } } { "db/ip/ip_dma/submodules/descriptor_buffers.v" "" { Text "E:/Concentrator_sim/db/ip/ip_dma/submodules/descriptor_buffers.v" 318 0 0 } } { "db/ip/ip_dma/submodules/dispatcher.v" "" { Text "E:/Concentrator_sim/db/ip/ip_dma/submodules/dispatcher.v" 306 0 0 } } { "db/ip/ip_dma/submodules/ip_dma_msgdma_0.v" "" { Text "E:/Concentrator_sim/db/ip/ip_dma/submodules/ip_dma_msgdma_0.v" 86 0 0 } } { "db/ip/ip_dma/ip_dma.v" "" { Text "E:/Concentrator_sim/db/ip/ip_dma/ip_dma.v" 107 0 0 } } { "DE2_115_Concentrator_top.v" "" { Text "E:/Concentrator_sim/DE2_115_Concentrator_top.v" 121 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1652698162722 "|DE2_115_Concentrator_top|IP_DMA:IP_DMA|IP_DMA_msgdma_0:msgdma_0|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_write_command_FIFO|altsyncram:the_dp_ram|altsyncram_n2d1:auto_generated|ram_block1a95"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "IP_DMA:IP_DMA\|IP_DMA_msgdma_0:msgdma_0\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_n2d1:auto_generated\|q_b\[96\] " "Synthesized away node \"IP_DMA:IP_DMA\|IP_DMA_msgdma_0:msgdma_0\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_n2d1:auto_generated\|q_b\[96\]\"" {  } { { "db/altsyncram_n2d1.tdf" "" { Text "E:/Concentrator_sim/db/altsyncram_n2d1.tdf" 3398 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "db/ip/ip_dma/submodules/fifo_with_byteenables.v" "" { Text "E:/Concentrator_sim/db/ip/ip_dma/submodules/fifo_with_byteenables.v" 136 0 0 } } { "db/ip/ip_dma/submodules/descriptor_buffers.v" "" { Text "E:/Concentrator_sim/db/ip/ip_dma/submodules/descriptor_buffers.v" 318 0 0 } } { "db/ip/ip_dma/submodules/dispatcher.v" "" { Text "E:/Concentrator_sim/db/ip/ip_dma/submodules/dispatcher.v" 306 0 0 } } { "db/ip/ip_dma/submodules/ip_dma_msgdma_0.v" "" { Text "E:/Concentrator_sim/db/ip/ip_dma/submodules/ip_dma_msgdma_0.v" 86 0 0 } } { "db/ip/ip_dma/ip_dma.v" "" { Text "E:/Concentrator_sim/db/ip/ip_dma/ip_dma.v" 107 0 0 } } { "DE2_115_Concentrator_top.v" "" { Text "E:/Concentrator_sim/DE2_115_Concentrator_top.v" 121 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1652698162722 "|DE2_115_Concentrator_top|IP_DMA:IP_DMA|IP_DMA_msgdma_0:msgdma_0|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_write_command_FIFO|altsyncram:the_dp_ram|altsyncram_n2d1:auto_generated|ram_block1a96"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "IP_DMA:IP_DMA\|IP_DMA_msgdma_0:msgdma_0\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_n2d1:auto_generated\|q_b\[97\] " "Synthesized away node \"IP_DMA:IP_DMA\|IP_DMA_msgdma_0:msgdma_0\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_n2d1:auto_generated\|q_b\[97\]\"" {  } { { "db/altsyncram_n2d1.tdf" "" { Text "E:/Concentrator_sim/db/altsyncram_n2d1.tdf" 3433 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "db/ip/ip_dma/submodules/fifo_with_byteenables.v" "" { Text "E:/Concentrator_sim/db/ip/ip_dma/submodules/fifo_with_byteenables.v" 136 0 0 } } { "db/ip/ip_dma/submodules/descriptor_buffers.v" "" { Text "E:/Concentrator_sim/db/ip/ip_dma/submodules/descriptor_buffers.v" 318 0 0 } } { "db/ip/ip_dma/submodules/dispatcher.v" "" { Text "E:/Concentrator_sim/db/ip/ip_dma/submodules/dispatcher.v" 306 0 0 } } { "db/ip/ip_dma/submodules/ip_dma_msgdma_0.v" "" { Text "E:/Concentrator_sim/db/ip/ip_dma/submodules/ip_dma_msgdma_0.v" 86 0 0 } } { "db/ip/ip_dma/ip_dma.v" "" { Text "E:/Concentrator_sim/db/ip/ip_dma/ip_dma.v" 107 0 0 } } { "DE2_115_Concentrator_top.v" "" { Text "E:/Concentrator_sim/DE2_115_Concentrator_top.v" 121 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1652698162722 "|DE2_115_Concentrator_top|IP_DMA:IP_DMA|IP_DMA_msgdma_0:msgdma_0|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_write_command_FIFO|altsyncram:the_dp_ram|altsyncram_n2d1:auto_generated|ram_block1a97"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "IP_DMA:IP_DMA\|IP_DMA_msgdma_0:msgdma_0\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_n2d1:auto_generated\|q_b\[98\] " "Synthesized away node \"IP_DMA:IP_DMA\|IP_DMA_msgdma_0:msgdma_0\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_n2d1:auto_generated\|q_b\[98\]\"" {  } { { "db/altsyncram_n2d1.tdf" "" { Text "E:/Concentrator_sim/db/altsyncram_n2d1.tdf" 3468 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "db/ip/ip_dma/submodules/fifo_with_byteenables.v" "" { Text "E:/Concentrator_sim/db/ip/ip_dma/submodules/fifo_with_byteenables.v" 136 0 0 } } { "db/ip/ip_dma/submodules/descriptor_buffers.v" "" { Text "E:/Concentrator_sim/db/ip/ip_dma/submodules/descriptor_buffers.v" 318 0 0 } } { "db/ip/ip_dma/submodules/dispatcher.v" "" { Text "E:/Concentrator_sim/db/ip/ip_dma/submodules/dispatcher.v" 306 0 0 } } { "db/ip/ip_dma/submodules/ip_dma_msgdma_0.v" "" { Text "E:/Concentrator_sim/db/ip/ip_dma/submodules/ip_dma_msgdma_0.v" 86 0 0 } } { "db/ip/ip_dma/ip_dma.v" "" { Text "E:/Concentrator_sim/db/ip/ip_dma/ip_dma.v" 107 0 0 } } { "DE2_115_Concentrator_top.v" "" { Text "E:/Concentrator_sim/DE2_115_Concentrator_top.v" 121 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1652698162722 "|DE2_115_Concentrator_top|IP_DMA:IP_DMA|IP_DMA_msgdma_0:msgdma_0|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_write_command_FIFO|altsyncram:the_dp_ram|altsyncram_n2d1:auto_generated|ram_block1a98"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "IP_DMA:IP_DMA\|IP_DMA_msgdma_0:msgdma_0\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_n2d1:auto_generated\|q_b\[99\] " "Synthesized away node \"IP_DMA:IP_DMA\|IP_DMA_msgdma_0:msgdma_0\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_n2d1:auto_generated\|q_b\[99\]\"" {  } { { "db/altsyncram_n2d1.tdf" "" { Text "E:/Concentrator_sim/db/altsyncram_n2d1.tdf" 3503 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "db/ip/ip_dma/submodules/fifo_with_byteenables.v" "" { Text "E:/Concentrator_sim/db/ip/ip_dma/submodules/fifo_with_byteenables.v" 136 0 0 } } { "db/ip/ip_dma/submodules/descriptor_buffers.v" "" { Text "E:/Concentrator_sim/db/ip/ip_dma/submodules/descriptor_buffers.v" 318 0 0 } } { "db/ip/ip_dma/submodules/dispatcher.v" "" { Text "E:/Concentrator_sim/db/ip/ip_dma/submodules/dispatcher.v" 306 0 0 } } { "db/ip/ip_dma/submodules/ip_dma_msgdma_0.v" "" { Text "E:/Concentrator_sim/db/ip/ip_dma/submodules/ip_dma_msgdma_0.v" 86 0 0 } } { "db/ip/ip_dma/ip_dma.v" "" { Text "E:/Concentrator_sim/db/ip/ip_dma/ip_dma.v" 107 0 0 } } { "DE2_115_Concentrator_top.v" "" { Text "E:/Concentrator_sim/DE2_115_Concentrator_top.v" 121 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1652698162722 "|DE2_115_Concentrator_top|IP_DMA:IP_DMA|IP_DMA_msgdma_0:msgdma_0|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_write_command_FIFO|altsyncram:the_dp_ram|altsyncram_n2d1:auto_generated|ram_block1a99"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "IP_DMA:IP_DMA\|IP_DMA_msgdma_0:msgdma_0\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_n2d1:auto_generated\|q_b\[100\] " "Synthesized away node \"IP_DMA:IP_DMA\|IP_DMA_msgdma_0:msgdma_0\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_n2d1:auto_generated\|q_b\[100\]\"" {  } { { "db/altsyncram_n2d1.tdf" "" { Text "E:/Concentrator_sim/db/altsyncram_n2d1.tdf" 3538 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "db/ip/ip_dma/submodules/fifo_with_byteenables.v" "" { Text "E:/Concentrator_sim/db/ip/ip_dma/submodules/fifo_with_byteenables.v" 136 0 0 } } { "db/ip/ip_dma/submodules/descriptor_buffers.v" "" { Text "E:/Concentrator_sim/db/ip/ip_dma/submodules/descriptor_buffers.v" 318 0 0 } } { "db/ip/ip_dma/submodules/dispatcher.v" "" { Text "E:/Concentrator_sim/db/ip/ip_dma/submodules/dispatcher.v" 306 0 0 } } { "db/ip/ip_dma/submodules/ip_dma_msgdma_0.v" "" { Text "E:/Concentrator_sim/db/ip/ip_dma/submodules/ip_dma_msgdma_0.v" 86 0 0 } } { "db/ip/ip_dma/ip_dma.v" "" { Text "E:/Concentrator_sim/db/ip/ip_dma/ip_dma.v" 107 0 0 } } { "DE2_115_Concentrator_top.v" "" { Text "E:/Concentrator_sim/DE2_115_Concentrator_top.v" 121 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1652698162722 "|DE2_115_Concentrator_top|IP_DMA:IP_DMA|IP_DMA_msgdma_0:msgdma_0|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_write_command_FIFO|altsyncram:the_dp_ram|altsyncram_n2d1:auto_generated|ram_block1a100"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "IP_DMA:IP_DMA\|IP_DMA_msgdma_0:msgdma_0\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_n2d1:auto_generated\|q_b\[101\] " "Synthesized away node \"IP_DMA:IP_DMA\|IP_DMA_msgdma_0:msgdma_0\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_n2d1:auto_generated\|q_b\[101\]\"" {  } { { "db/altsyncram_n2d1.tdf" "" { Text "E:/Concentrator_sim/db/altsyncram_n2d1.tdf" 3573 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "db/ip/ip_dma/submodules/fifo_with_byteenables.v" "" { Text "E:/Concentrator_sim/db/ip/ip_dma/submodules/fifo_with_byteenables.v" 136 0 0 } } { "db/ip/ip_dma/submodules/descriptor_buffers.v" "" { Text "E:/Concentrator_sim/db/ip/ip_dma/submodules/descriptor_buffers.v" 318 0 0 } } { "db/ip/ip_dma/submodules/dispatcher.v" "" { Text "E:/Concentrator_sim/db/ip/ip_dma/submodules/dispatcher.v" 306 0 0 } } { "db/ip/ip_dma/submodules/ip_dma_msgdma_0.v" "" { Text "E:/Concentrator_sim/db/ip/ip_dma/submodules/ip_dma_msgdma_0.v" 86 0 0 } } { "db/ip/ip_dma/ip_dma.v" "" { Text "E:/Concentrator_sim/db/ip/ip_dma/ip_dma.v" 107 0 0 } } { "DE2_115_Concentrator_top.v" "" { Text "E:/Concentrator_sim/DE2_115_Concentrator_top.v" 121 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1652698162722 "|DE2_115_Concentrator_top|IP_DMA:IP_DMA|IP_DMA_msgdma_0:msgdma_0|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_write_command_FIFO|altsyncram:the_dp_ram|altsyncram_n2d1:auto_generated|ram_block1a101"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "IP_DMA:IP_DMA\|IP_DMA_msgdma_0:msgdma_0\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_n2d1:auto_generated\|q_b\[102\] " "Synthesized away node \"IP_DMA:IP_DMA\|IP_DMA_msgdma_0:msgdma_0\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_n2d1:auto_generated\|q_b\[102\]\"" {  } { { "db/altsyncram_n2d1.tdf" "" { Text "E:/Concentrator_sim/db/altsyncram_n2d1.tdf" 3608 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "db/ip/ip_dma/submodules/fifo_with_byteenables.v" "" { Text "E:/Concentrator_sim/db/ip/ip_dma/submodules/fifo_with_byteenables.v" 136 0 0 } } { "db/ip/ip_dma/submodules/descriptor_buffers.v" "" { Text "E:/Concentrator_sim/db/ip/ip_dma/submodules/descriptor_buffers.v" 318 0 0 } } { "db/ip/ip_dma/submodules/dispatcher.v" "" { Text "E:/Concentrator_sim/db/ip/ip_dma/submodules/dispatcher.v" 306 0 0 } } { "db/ip/ip_dma/submodules/ip_dma_msgdma_0.v" "" { Text "E:/Concentrator_sim/db/ip/ip_dma/submodules/ip_dma_msgdma_0.v" 86 0 0 } } { "db/ip/ip_dma/ip_dma.v" "" { Text "E:/Concentrator_sim/db/ip/ip_dma/ip_dma.v" 107 0 0 } } { "DE2_115_Concentrator_top.v" "" { Text "E:/Concentrator_sim/DE2_115_Concentrator_top.v" 121 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1652698162722 "|DE2_115_Concentrator_top|IP_DMA:IP_DMA|IP_DMA_msgdma_0:msgdma_0|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_write_command_FIFO|altsyncram:the_dp_ram|altsyncram_n2d1:auto_generated|ram_block1a102"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "IP_DMA:IP_DMA\|IP_DMA_msgdma_0:msgdma_0\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_n2d1:auto_generated\|q_b\[103\] " "Synthesized away node \"IP_DMA:IP_DMA\|IP_DMA_msgdma_0:msgdma_0\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_n2d1:auto_generated\|q_b\[103\]\"" {  } { { "db/altsyncram_n2d1.tdf" "" { Text "E:/Concentrator_sim/db/altsyncram_n2d1.tdf" 3643 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "db/ip/ip_dma/submodules/fifo_with_byteenables.v" "" { Text "E:/Concentrator_sim/db/ip/ip_dma/submodules/fifo_with_byteenables.v" 136 0 0 } } { "db/ip/ip_dma/submodules/descriptor_buffers.v" "" { Text "E:/Concentrator_sim/db/ip/ip_dma/submodules/descriptor_buffers.v" 318 0 0 } } { "db/ip/ip_dma/submodules/dispatcher.v" "" { Text "E:/Concentrator_sim/db/ip/ip_dma/submodules/dispatcher.v" 306 0 0 } } { "db/ip/ip_dma/submodules/ip_dma_msgdma_0.v" "" { Text "E:/Concentrator_sim/db/ip/ip_dma/submodules/ip_dma_msgdma_0.v" 86 0 0 } } { "db/ip/ip_dma/ip_dma.v" "" { Text "E:/Concentrator_sim/db/ip/ip_dma/ip_dma.v" 107 0 0 } } { "DE2_115_Concentrator_top.v" "" { Text "E:/Concentrator_sim/DE2_115_Concentrator_top.v" 121 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1652698162722 "|DE2_115_Concentrator_top|IP_DMA:IP_DMA|IP_DMA_msgdma_0:msgdma_0|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_write_command_FIFO|altsyncram:the_dp_ram|altsyncram_n2d1:auto_generated|ram_block1a103"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "IP_DMA:IP_DMA\|IP_DMA_msgdma_0:msgdma_0\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_n2d1:auto_generated\|q_b\[104\] " "Synthesized away node \"IP_DMA:IP_DMA\|IP_DMA_msgdma_0:msgdma_0\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_n2d1:auto_generated\|q_b\[104\]\"" {  } { { "db/altsyncram_n2d1.tdf" "" { Text "E:/Concentrator_sim/db/altsyncram_n2d1.tdf" 3678 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "db/ip/ip_dma/submodules/fifo_with_byteenables.v" "" { Text "E:/Concentrator_sim/db/ip/ip_dma/submodules/fifo_with_byteenables.v" 136 0 0 } } { "db/ip/ip_dma/submodules/descriptor_buffers.v" "" { Text "E:/Concentrator_sim/db/ip/ip_dma/submodules/descriptor_buffers.v" 318 0 0 } } { "db/ip/ip_dma/submodules/dispatcher.v" "" { Text "E:/Concentrator_sim/db/ip/ip_dma/submodules/dispatcher.v" 306 0 0 } } { "db/ip/ip_dma/submodules/ip_dma_msgdma_0.v" "" { Text "E:/Concentrator_sim/db/ip/ip_dma/submodules/ip_dma_msgdma_0.v" 86 0 0 } } { "db/ip/ip_dma/ip_dma.v" "" { Text "E:/Concentrator_sim/db/ip/ip_dma/ip_dma.v" 107 0 0 } } { "DE2_115_Concentrator_top.v" "" { Text "E:/Concentrator_sim/DE2_115_Concentrator_top.v" 121 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1652698162722 "|DE2_115_Concentrator_top|IP_DMA:IP_DMA|IP_DMA_msgdma_0:msgdma_0|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_write_command_FIFO|altsyncram:the_dp_ram|altsyncram_n2d1:auto_generated|ram_block1a104"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "IP_DMA:IP_DMA\|IP_DMA_msgdma_0:msgdma_0\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_n2d1:auto_generated\|q_b\[105\] " "Synthesized away node \"IP_DMA:IP_DMA\|IP_DMA_msgdma_0:msgdma_0\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_n2d1:auto_generated\|q_b\[105\]\"" {  } { { "db/altsyncram_n2d1.tdf" "" { Text "E:/Concentrator_sim/db/altsyncram_n2d1.tdf" 3713 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "db/ip/ip_dma/submodules/fifo_with_byteenables.v" "" { Text "E:/Concentrator_sim/db/ip/ip_dma/submodules/fifo_with_byteenables.v" 136 0 0 } } { "db/ip/ip_dma/submodules/descriptor_buffers.v" "" { Text "E:/Concentrator_sim/db/ip/ip_dma/submodules/descriptor_buffers.v" 318 0 0 } } { "db/ip/ip_dma/submodules/dispatcher.v" "" { Text "E:/Concentrator_sim/db/ip/ip_dma/submodules/dispatcher.v" 306 0 0 } } { "db/ip/ip_dma/submodules/ip_dma_msgdma_0.v" "" { Text "E:/Concentrator_sim/db/ip/ip_dma/submodules/ip_dma_msgdma_0.v" 86 0 0 } } { "db/ip/ip_dma/ip_dma.v" "" { Text "E:/Concentrator_sim/db/ip/ip_dma/ip_dma.v" 107 0 0 } } { "DE2_115_Concentrator_top.v" "" { Text "E:/Concentrator_sim/DE2_115_Concentrator_top.v" 121 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1652698162722 "|DE2_115_Concentrator_top|IP_DMA:IP_DMA|IP_DMA_msgdma_0:msgdma_0|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_write_command_FIFO|altsyncram:the_dp_ram|altsyncram_n2d1:auto_generated|ram_block1a105"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "IP_DMA:IP_DMA\|IP_DMA_msgdma_0:msgdma_0\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_n2d1:auto_generated\|q_b\[106\] " "Synthesized away node \"IP_DMA:IP_DMA\|IP_DMA_msgdma_0:msgdma_0\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_n2d1:auto_generated\|q_b\[106\]\"" {  } { { "db/altsyncram_n2d1.tdf" "" { Text "E:/Concentrator_sim/db/altsyncram_n2d1.tdf" 3748 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "db/ip/ip_dma/submodules/fifo_with_byteenables.v" "" { Text "E:/Concentrator_sim/db/ip/ip_dma/submodules/fifo_with_byteenables.v" 136 0 0 } } { "db/ip/ip_dma/submodules/descriptor_buffers.v" "" { Text "E:/Concentrator_sim/db/ip/ip_dma/submodules/descriptor_buffers.v" 318 0 0 } } { "db/ip/ip_dma/submodules/dispatcher.v" "" { Text "E:/Concentrator_sim/db/ip/ip_dma/submodules/dispatcher.v" 306 0 0 } } { "db/ip/ip_dma/submodules/ip_dma_msgdma_0.v" "" { Text "E:/Concentrator_sim/db/ip/ip_dma/submodules/ip_dma_msgdma_0.v" 86 0 0 } } { "db/ip/ip_dma/ip_dma.v" "" { Text "E:/Concentrator_sim/db/ip/ip_dma/ip_dma.v" 107 0 0 } } { "DE2_115_Concentrator_top.v" "" { Text "E:/Concentrator_sim/DE2_115_Concentrator_top.v" 121 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1652698162722 "|DE2_115_Concentrator_top|IP_DMA:IP_DMA|IP_DMA_msgdma_0:msgdma_0|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_write_command_FIFO|altsyncram:the_dp_ram|altsyncram_n2d1:auto_generated|ram_block1a106"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "IP_DMA:IP_DMA\|IP_DMA_msgdma_0:msgdma_0\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_n2d1:auto_generated\|q_b\[109\] " "Synthesized away node \"IP_DMA:IP_DMA\|IP_DMA_msgdma_0:msgdma_0\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_n2d1:auto_generated\|q_b\[109\]\"" {  } { { "db/altsyncram_n2d1.tdf" "" { Text "E:/Concentrator_sim/db/altsyncram_n2d1.tdf" 3853 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "db/ip/ip_dma/submodules/fifo_with_byteenables.v" "" { Text "E:/Concentrator_sim/db/ip/ip_dma/submodules/fifo_with_byteenables.v" 136 0 0 } } { "db/ip/ip_dma/submodules/descriptor_buffers.v" "" { Text "E:/Concentrator_sim/db/ip/ip_dma/submodules/descriptor_buffers.v" 318 0 0 } } { "db/ip/ip_dma/submodules/dispatcher.v" "" { Text "E:/Concentrator_sim/db/ip/ip_dma/submodules/dispatcher.v" 306 0 0 } } { "db/ip/ip_dma/submodules/ip_dma_msgdma_0.v" "" { Text "E:/Concentrator_sim/db/ip/ip_dma/submodules/ip_dma_msgdma_0.v" 86 0 0 } } { "db/ip/ip_dma/ip_dma.v" "" { Text "E:/Concentrator_sim/db/ip/ip_dma/ip_dma.v" 107 0 0 } } { "DE2_115_Concentrator_top.v" "" { Text "E:/Concentrator_sim/DE2_115_Concentrator_top.v" 121 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1652698162722 "|DE2_115_Concentrator_top|IP_DMA:IP_DMA|IP_DMA_msgdma_0:msgdma_0|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_write_command_FIFO|altsyncram:the_dp_ram|altsyncram_n2d1:auto_generated|ram_block1a109"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "IP_DMA:IP_DMA\|IP_DMA_msgdma_0:msgdma_0\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_n2d1:auto_generated\|q_b\[112\] " "Synthesized away node \"IP_DMA:IP_DMA\|IP_DMA_msgdma_0:msgdma_0\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_n2d1:auto_generated\|q_b\[112\]\"" {  } { { "db/altsyncram_n2d1.tdf" "" { Text "E:/Concentrator_sim/db/altsyncram_n2d1.tdf" 3958 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "db/ip/ip_dma/submodules/fifo_with_byteenables.v" "" { Text "E:/Concentrator_sim/db/ip/ip_dma/submodules/fifo_with_byteenables.v" 136 0 0 } } { "db/ip/ip_dma/submodules/descriptor_buffers.v" "" { Text "E:/Concentrator_sim/db/ip/ip_dma/submodules/descriptor_buffers.v" 318 0 0 } } { "db/ip/ip_dma/submodules/dispatcher.v" "" { Text "E:/Concentrator_sim/db/ip/ip_dma/submodules/dispatcher.v" 306 0 0 } } { "db/ip/ip_dma/submodules/ip_dma_msgdma_0.v" "" { Text "E:/Concentrator_sim/db/ip/ip_dma/submodules/ip_dma_msgdma_0.v" 86 0 0 } } { "db/ip/ip_dma/ip_dma.v" "" { Text "E:/Concentrator_sim/db/ip/ip_dma/ip_dma.v" 107 0 0 } } { "DE2_115_Concentrator_top.v" "" { Text "E:/Concentrator_sim/DE2_115_Concentrator_top.v" 121 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1652698162722 "|DE2_115_Concentrator_top|IP_DMA:IP_DMA|IP_DMA_msgdma_0:msgdma_0|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_write_command_FIFO|altsyncram:the_dp_ram|altsyncram_n2d1:auto_generated|ram_block1a112"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "IP_DMA:IP_DMA\|IP_DMA_msgdma_0:msgdma_0\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_n2d1:auto_generated\|q_b\[113\] " "Synthesized away node \"IP_DMA:IP_DMA\|IP_DMA_msgdma_0:msgdma_0\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_n2d1:auto_generated\|q_b\[113\]\"" {  } { { "db/altsyncram_n2d1.tdf" "" { Text "E:/Concentrator_sim/db/altsyncram_n2d1.tdf" 3993 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "db/ip/ip_dma/submodules/fifo_with_byteenables.v" "" { Text "E:/Concentrator_sim/db/ip/ip_dma/submodules/fifo_with_byteenables.v" 136 0 0 } } { "db/ip/ip_dma/submodules/descriptor_buffers.v" "" { Text "E:/Concentrator_sim/db/ip/ip_dma/submodules/descriptor_buffers.v" 318 0 0 } } { "db/ip/ip_dma/submodules/dispatcher.v" "" { Text "E:/Concentrator_sim/db/ip/ip_dma/submodules/dispatcher.v" 306 0 0 } } { "db/ip/ip_dma/submodules/ip_dma_msgdma_0.v" "" { Text "E:/Concentrator_sim/db/ip/ip_dma/submodules/ip_dma_msgdma_0.v" 86 0 0 } } { "db/ip/ip_dma/ip_dma.v" "" { Text "E:/Concentrator_sim/db/ip/ip_dma/ip_dma.v" 107 0 0 } } { "DE2_115_Concentrator_top.v" "" { Text "E:/Concentrator_sim/DE2_115_Concentrator_top.v" 121 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1652698162722 "|DE2_115_Concentrator_top|IP_DMA:IP_DMA|IP_DMA_msgdma_0:msgdma_0|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_write_command_FIFO|altsyncram:the_dp_ram|altsyncram_n2d1:auto_generated|ram_block1a113"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "IP_DMA:IP_DMA\|IP_DMA_msgdma_0:msgdma_0\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_n2d1:auto_generated\|q_b\[114\] " "Synthesized away node \"IP_DMA:IP_DMA\|IP_DMA_msgdma_0:msgdma_0\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_n2d1:auto_generated\|q_b\[114\]\"" {  } { { "db/altsyncram_n2d1.tdf" "" { Text "E:/Concentrator_sim/db/altsyncram_n2d1.tdf" 4028 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "db/ip/ip_dma/submodules/fifo_with_byteenables.v" "" { Text "E:/Concentrator_sim/db/ip/ip_dma/submodules/fifo_with_byteenables.v" 136 0 0 } } { "db/ip/ip_dma/submodules/descriptor_buffers.v" "" { Text "E:/Concentrator_sim/db/ip/ip_dma/submodules/descriptor_buffers.v" 318 0 0 } } { "db/ip/ip_dma/submodules/dispatcher.v" "" { Text "E:/Concentrator_sim/db/ip/ip_dma/submodules/dispatcher.v" 306 0 0 } } { "db/ip/ip_dma/submodules/ip_dma_msgdma_0.v" "" { Text "E:/Concentrator_sim/db/ip/ip_dma/submodules/ip_dma_msgdma_0.v" 86 0 0 } } { "db/ip/ip_dma/ip_dma.v" "" { Text "E:/Concentrator_sim/db/ip/ip_dma/ip_dma.v" 107 0 0 } } { "DE2_115_Concentrator_top.v" "" { Text "E:/Concentrator_sim/DE2_115_Concentrator_top.v" 121 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1652698162722 "|DE2_115_Concentrator_top|IP_DMA:IP_DMA|IP_DMA_msgdma_0:msgdma_0|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_write_command_FIFO|altsyncram:the_dp_ram|altsyncram_n2d1:auto_generated|ram_block1a114"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "IP_DMA:IP_DMA\|IP_DMA_msgdma_0:msgdma_0\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_n2d1:auto_generated\|q_b\[115\] " "Synthesized away node \"IP_DMA:IP_DMA\|IP_DMA_msgdma_0:msgdma_0\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_n2d1:auto_generated\|q_b\[115\]\"" {  } { { "db/altsyncram_n2d1.tdf" "" { Text "E:/Concentrator_sim/db/altsyncram_n2d1.tdf" 4063 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "db/ip/ip_dma/submodules/fifo_with_byteenables.v" "" { Text "E:/Concentrator_sim/db/ip/ip_dma/submodules/fifo_with_byteenables.v" 136 0 0 } } { "db/ip/ip_dma/submodules/descriptor_buffers.v" "" { Text "E:/Concentrator_sim/db/ip/ip_dma/submodules/descriptor_buffers.v" 318 0 0 } } { "db/ip/ip_dma/submodules/dispatcher.v" "" { Text "E:/Concentrator_sim/db/ip/ip_dma/submodules/dispatcher.v" 306 0 0 } } { "db/ip/ip_dma/submodules/ip_dma_msgdma_0.v" "" { Text "E:/Concentrator_sim/db/ip/ip_dma/submodules/ip_dma_msgdma_0.v" 86 0 0 } } { "db/ip/ip_dma/ip_dma.v" "" { Text "E:/Concentrator_sim/db/ip/ip_dma/ip_dma.v" 107 0 0 } } { "DE2_115_Concentrator_top.v" "" { Text "E:/Concentrator_sim/DE2_115_Concentrator_top.v" 121 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1652698162722 "|DE2_115_Concentrator_top|IP_DMA:IP_DMA|IP_DMA_msgdma_0:msgdma_0|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_write_command_FIFO|altsyncram:the_dp_ram|altsyncram_n2d1:auto_generated|ram_block1a115"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "IP_DMA:IP_DMA\|IP_DMA_msgdma_0:msgdma_0\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_n2d1:auto_generated\|q_b\[116\] " "Synthesized away node \"IP_DMA:IP_DMA\|IP_DMA_msgdma_0:msgdma_0\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_n2d1:auto_generated\|q_b\[116\]\"" {  } { { "db/altsyncram_n2d1.tdf" "" { Text "E:/Concentrator_sim/db/altsyncram_n2d1.tdf" 4098 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "db/ip/ip_dma/submodules/fifo_with_byteenables.v" "" { Text "E:/Concentrator_sim/db/ip/ip_dma/submodules/fifo_with_byteenables.v" 136 0 0 } } { "db/ip/ip_dma/submodules/descriptor_buffers.v" "" { Text "E:/Concentrator_sim/db/ip/ip_dma/submodules/descriptor_buffers.v" 318 0 0 } } { "db/ip/ip_dma/submodules/dispatcher.v" "" { Text "E:/Concentrator_sim/db/ip/ip_dma/submodules/dispatcher.v" 306 0 0 } } { "db/ip/ip_dma/submodules/ip_dma_msgdma_0.v" "" { Text "E:/Concentrator_sim/db/ip/ip_dma/submodules/ip_dma_msgdma_0.v" 86 0 0 } } { "db/ip/ip_dma/ip_dma.v" "" { Text "E:/Concentrator_sim/db/ip/ip_dma/ip_dma.v" 107 0 0 } } { "DE2_115_Concentrator_top.v" "" { Text "E:/Concentrator_sim/DE2_115_Concentrator_top.v" 121 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1652698162722 "|DE2_115_Concentrator_top|IP_DMA:IP_DMA|IP_DMA_msgdma_0:msgdma_0|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_write_command_FIFO|altsyncram:the_dp_ram|altsyncram_n2d1:auto_generated|ram_block1a116"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "IP_DMA:IP_DMA\|IP_DMA_msgdma_0:msgdma_0\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_n2d1:auto_generated\|q_b\[117\] " "Synthesized away node \"IP_DMA:IP_DMA\|IP_DMA_msgdma_0:msgdma_0\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_n2d1:auto_generated\|q_b\[117\]\"" {  } { { "db/altsyncram_n2d1.tdf" "" { Text "E:/Concentrator_sim/db/altsyncram_n2d1.tdf" 4133 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "db/ip/ip_dma/submodules/fifo_with_byteenables.v" "" { Text "E:/Concentrator_sim/db/ip/ip_dma/submodules/fifo_with_byteenables.v" 136 0 0 } } { "db/ip/ip_dma/submodules/descriptor_buffers.v" "" { Text "E:/Concentrator_sim/db/ip/ip_dma/submodules/descriptor_buffers.v" 318 0 0 } } { "db/ip/ip_dma/submodules/dispatcher.v" "" { Text "E:/Concentrator_sim/db/ip/ip_dma/submodules/dispatcher.v" 306 0 0 } } { "db/ip/ip_dma/submodules/ip_dma_msgdma_0.v" "" { Text "E:/Concentrator_sim/db/ip/ip_dma/submodules/ip_dma_msgdma_0.v" 86 0 0 } } { "db/ip/ip_dma/ip_dma.v" "" { Text "E:/Concentrator_sim/db/ip/ip_dma/ip_dma.v" 107 0 0 } } { "DE2_115_Concentrator_top.v" "" { Text "E:/Concentrator_sim/DE2_115_Concentrator_top.v" 121 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1652698162722 "|DE2_115_Concentrator_top|IP_DMA:IP_DMA|IP_DMA_msgdma_0:msgdma_0|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_write_command_FIFO|altsyncram:the_dp_ram|altsyncram_n2d1:auto_generated|ram_block1a117"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "IP_DMA:IP_DMA\|IP_DMA_msgdma_0:msgdma_0\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_n2d1:auto_generated\|q_b\[118\] " "Synthesized away node \"IP_DMA:IP_DMA\|IP_DMA_msgdma_0:msgdma_0\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_n2d1:auto_generated\|q_b\[118\]\"" {  } { { "db/altsyncram_n2d1.tdf" "" { Text "E:/Concentrator_sim/db/altsyncram_n2d1.tdf" 4168 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "db/ip/ip_dma/submodules/fifo_with_byteenables.v" "" { Text "E:/Concentrator_sim/db/ip/ip_dma/submodules/fifo_with_byteenables.v" 136 0 0 } } { "db/ip/ip_dma/submodules/descriptor_buffers.v" "" { Text "E:/Concentrator_sim/db/ip/ip_dma/submodules/descriptor_buffers.v" 318 0 0 } } { "db/ip/ip_dma/submodules/dispatcher.v" "" { Text "E:/Concentrator_sim/db/ip/ip_dma/submodules/dispatcher.v" 306 0 0 } } { "db/ip/ip_dma/submodules/ip_dma_msgdma_0.v" "" { Text "E:/Concentrator_sim/db/ip/ip_dma/submodules/ip_dma_msgdma_0.v" 86 0 0 } } { "db/ip/ip_dma/ip_dma.v" "" { Text "E:/Concentrator_sim/db/ip/ip_dma/ip_dma.v" 107 0 0 } } { "DE2_115_Concentrator_top.v" "" { Text "E:/Concentrator_sim/DE2_115_Concentrator_top.v" 121 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1652698162722 "|DE2_115_Concentrator_top|IP_DMA:IP_DMA|IP_DMA_msgdma_0:msgdma_0|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_write_command_FIFO|altsyncram:the_dp_ram|altsyncram_n2d1:auto_generated|ram_block1a118"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "IP_DMA:IP_DMA\|IP_DMA_msgdma_0:msgdma_0\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_n2d1:auto_generated\|q_b\[119\] " "Synthesized away node \"IP_DMA:IP_DMA\|IP_DMA_msgdma_0:msgdma_0\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_n2d1:auto_generated\|q_b\[119\]\"" {  } { { "db/altsyncram_n2d1.tdf" "" { Text "E:/Concentrator_sim/db/altsyncram_n2d1.tdf" 4203 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "db/ip/ip_dma/submodules/fifo_with_byteenables.v" "" { Text "E:/Concentrator_sim/db/ip/ip_dma/submodules/fifo_with_byteenables.v" 136 0 0 } } { "db/ip/ip_dma/submodules/descriptor_buffers.v" "" { Text "E:/Concentrator_sim/db/ip/ip_dma/submodules/descriptor_buffers.v" 318 0 0 } } { "db/ip/ip_dma/submodules/dispatcher.v" "" { Text "E:/Concentrator_sim/db/ip/ip_dma/submodules/dispatcher.v" 306 0 0 } } { "db/ip/ip_dma/submodules/ip_dma_msgdma_0.v" "" { Text "E:/Concentrator_sim/db/ip/ip_dma/submodules/ip_dma_msgdma_0.v" 86 0 0 } } { "db/ip/ip_dma/ip_dma.v" "" { Text "E:/Concentrator_sim/db/ip/ip_dma/ip_dma.v" 107 0 0 } } { "DE2_115_Concentrator_top.v" "" { Text "E:/Concentrator_sim/DE2_115_Concentrator_top.v" 121 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1652698162722 "|DE2_115_Concentrator_top|IP_DMA:IP_DMA|IP_DMA_msgdma_0:msgdma_0|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_write_command_FIFO|altsyncram:the_dp_ram|altsyncram_n2d1:auto_generated|ram_block1a119"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "IP_DMA:IP_DMA\|IP_DMA_msgdma_0:msgdma_0\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_n2d1:auto_generated\|q_b\[120\] " "Synthesized away node \"IP_DMA:IP_DMA\|IP_DMA_msgdma_0:msgdma_0\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_n2d1:auto_generated\|q_b\[120\]\"" {  } { { "db/altsyncram_n2d1.tdf" "" { Text "E:/Concentrator_sim/db/altsyncram_n2d1.tdf" 4238 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "db/ip/ip_dma/submodules/fifo_with_byteenables.v" "" { Text "E:/Concentrator_sim/db/ip/ip_dma/submodules/fifo_with_byteenables.v" 136 0 0 } } { "db/ip/ip_dma/submodules/descriptor_buffers.v" "" { Text "E:/Concentrator_sim/db/ip/ip_dma/submodules/descriptor_buffers.v" 318 0 0 } } { "db/ip/ip_dma/submodules/dispatcher.v" "" { Text "E:/Concentrator_sim/db/ip/ip_dma/submodules/dispatcher.v" 306 0 0 } } { "db/ip/ip_dma/submodules/ip_dma_msgdma_0.v" "" { Text "E:/Concentrator_sim/db/ip/ip_dma/submodules/ip_dma_msgdma_0.v" 86 0 0 } } { "db/ip/ip_dma/ip_dma.v" "" { Text "E:/Concentrator_sim/db/ip/ip_dma/ip_dma.v" 107 0 0 } } { "DE2_115_Concentrator_top.v" "" { Text "E:/Concentrator_sim/DE2_115_Concentrator_top.v" 121 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1652698162722 "|DE2_115_Concentrator_top|IP_DMA:IP_DMA|IP_DMA_msgdma_0:msgdma_0|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_write_command_FIFO|altsyncram:the_dp_ram|altsyncram_n2d1:auto_generated|ram_block1a120"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "IP_DMA:IP_DMA\|IP_DMA_msgdma_0:msgdma_0\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_n2d1:auto_generated\|q_b\[121\] " "Synthesized away node \"IP_DMA:IP_DMA\|IP_DMA_msgdma_0:msgdma_0\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_n2d1:auto_generated\|q_b\[121\]\"" {  } { { "db/altsyncram_n2d1.tdf" "" { Text "E:/Concentrator_sim/db/altsyncram_n2d1.tdf" 4273 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "db/ip/ip_dma/submodules/fifo_with_byteenables.v" "" { Text "E:/Concentrator_sim/db/ip/ip_dma/submodules/fifo_with_byteenables.v" 136 0 0 } } { "db/ip/ip_dma/submodules/descriptor_buffers.v" "" { Text "E:/Concentrator_sim/db/ip/ip_dma/submodules/descriptor_buffers.v" 318 0 0 } } { "db/ip/ip_dma/submodules/dispatcher.v" "" { Text "E:/Concentrator_sim/db/ip/ip_dma/submodules/dispatcher.v" 306 0 0 } } { "db/ip/ip_dma/submodules/ip_dma_msgdma_0.v" "" { Text "E:/Concentrator_sim/db/ip/ip_dma/submodules/ip_dma_msgdma_0.v" 86 0 0 } } { "db/ip/ip_dma/ip_dma.v" "" { Text "E:/Concentrator_sim/db/ip/ip_dma/ip_dma.v" 107 0 0 } } { "DE2_115_Concentrator_top.v" "" { Text "E:/Concentrator_sim/DE2_115_Concentrator_top.v" 121 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1652698162722 "|DE2_115_Concentrator_top|IP_DMA:IP_DMA|IP_DMA_msgdma_0:msgdma_0|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_write_command_FIFO|altsyncram:the_dp_ram|altsyncram_n2d1:auto_generated|ram_block1a121"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "IP_DMA:IP_DMA\|IP_DMA_msgdma_0:msgdma_0\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_n2d1:auto_generated\|q_b\[122\] " "Synthesized away node \"IP_DMA:IP_DMA\|IP_DMA_msgdma_0:msgdma_0\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_n2d1:auto_generated\|q_b\[122\]\"" {  } { { "db/altsyncram_n2d1.tdf" "" { Text "E:/Concentrator_sim/db/altsyncram_n2d1.tdf" 4308 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "db/ip/ip_dma/submodules/fifo_with_byteenables.v" "" { Text "E:/Concentrator_sim/db/ip/ip_dma/submodules/fifo_with_byteenables.v" 136 0 0 } } { "db/ip/ip_dma/submodules/descriptor_buffers.v" "" { Text "E:/Concentrator_sim/db/ip/ip_dma/submodules/descriptor_buffers.v" 318 0 0 } } { "db/ip/ip_dma/submodules/dispatcher.v" "" { Text "E:/Concentrator_sim/db/ip/ip_dma/submodules/dispatcher.v" 306 0 0 } } { "db/ip/ip_dma/submodules/ip_dma_msgdma_0.v" "" { Text "E:/Concentrator_sim/db/ip/ip_dma/submodules/ip_dma_msgdma_0.v" 86 0 0 } } { "db/ip/ip_dma/ip_dma.v" "" { Text "E:/Concentrator_sim/db/ip/ip_dma/ip_dma.v" 107 0 0 } } { "DE2_115_Concentrator_top.v" "" { Text "E:/Concentrator_sim/DE2_115_Concentrator_top.v" 121 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1652698162722 "|DE2_115_Concentrator_top|IP_DMA:IP_DMA|IP_DMA_msgdma_0:msgdma_0|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_write_command_FIFO|altsyncram:the_dp_ram|altsyncram_n2d1:auto_generated|ram_block1a122"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "IP_DMA:IP_DMA\|IP_DMA_msgdma_0:msgdma_0\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_n2d1:auto_generated\|q_b\[123\] " "Synthesized away node \"IP_DMA:IP_DMA\|IP_DMA_msgdma_0:msgdma_0\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_n2d1:auto_generated\|q_b\[123\]\"" {  } { { "db/altsyncram_n2d1.tdf" "" { Text "E:/Concentrator_sim/db/altsyncram_n2d1.tdf" 4343 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "db/ip/ip_dma/submodules/fifo_with_byteenables.v" "" { Text "E:/Concentrator_sim/db/ip/ip_dma/submodules/fifo_with_byteenables.v" 136 0 0 } } { "db/ip/ip_dma/submodules/descriptor_buffers.v" "" { Text "E:/Concentrator_sim/db/ip/ip_dma/submodules/descriptor_buffers.v" 318 0 0 } } { "db/ip/ip_dma/submodules/dispatcher.v" "" { Text "E:/Concentrator_sim/db/ip/ip_dma/submodules/dispatcher.v" 306 0 0 } } { "db/ip/ip_dma/submodules/ip_dma_msgdma_0.v" "" { Text "E:/Concentrator_sim/db/ip/ip_dma/submodules/ip_dma_msgdma_0.v" 86 0 0 } } { "db/ip/ip_dma/ip_dma.v" "" { Text "E:/Concentrator_sim/db/ip/ip_dma/ip_dma.v" 107 0 0 } } { "DE2_115_Concentrator_top.v" "" { Text "E:/Concentrator_sim/DE2_115_Concentrator_top.v" 121 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1652698162722 "|DE2_115_Concentrator_top|IP_DMA:IP_DMA|IP_DMA_msgdma_0:msgdma_0|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_write_command_FIFO|altsyncram:the_dp_ram|altsyncram_n2d1:auto_generated|ram_block1a123"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "IP_DMA:IP_DMA\|IP_DMA_msgdma_0:msgdma_0\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_n2d1:auto_generated\|q_b\[124\] " "Synthesized away node \"IP_DMA:IP_DMA\|IP_DMA_msgdma_0:msgdma_0\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_n2d1:auto_generated\|q_b\[124\]\"" {  } { { "db/altsyncram_n2d1.tdf" "" { Text "E:/Concentrator_sim/db/altsyncram_n2d1.tdf" 4378 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "db/ip/ip_dma/submodules/fifo_with_byteenables.v" "" { Text "E:/Concentrator_sim/db/ip/ip_dma/submodules/fifo_with_byteenables.v" 136 0 0 } } { "db/ip/ip_dma/submodules/descriptor_buffers.v" "" { Text "E:/Concentrator_sim/db/ip/ip_dma/submodules/descriptor_buffers.v" 318 0 0 } } { "db/ip/ip_dma/submodules/dispatcher.v" "" { Text "E:/Concentrator_sim/db/ip/ip_dma/submodules/dispatcher.v" 306 0 0 } } { "db/ip/ip_dma/submodules/ip_dma_msgdma_0.v" "" { Text "E:/Concentrator_sim/db/ip/ip_dma/submodules/ip_dma_msgdma_0.v" 86 0 0 } } { "db/ip/ip_dma/ip_dma.v" "" { Text "E:/Concentrator_sim/db/ip/ip_dma/ip_dma.v" 107 0 0 } } { "DE2_115_Concentrator_top.v" "" { Text "E:/Concentrator_sim/DE2_115_Concentrator_top.v" 121 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1652698162722 "|DE2_115_Concentrator_top|IP_DMA:IP_DMA|IP_DMA_msgdma_0:msgdma_0|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_write_command_FIFO|altsyncram:the_dp_ram|altsyncram_n2d1:auto_generated|ram_block1a124"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "IP_DMA:IP_DMA\|IP_DMA_msgdma_0:msgdma_0\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_n2d1:auto_generated\|q_b\[125\] " "Synthesized away node \"IP_DMA:IP_DMA\|IP_DMA_msgdma_0:msgdma_0\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_n2d1:auto_generated\|q_b\[125\]\"" {  } { { "db/altsyncram_n2d1.tdf" "" { Text "E:/Concentrator_sim/db/altsyncram_n2d1.tdf" 4413 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "db/ip/ip_dma/submodules/fifo_with_byteenables.v" "" { Text "E:/Concentrator_sim/db/ip/ip_dma/submodules/fifo_with_byteenables.v" 136 0 0 } } { "db/ip/ip_dma/submodules/descriptor_buffers.v" "" { Text "E:/Concentrator_sim/db/ip/ip_dma/submodules/descriptor_buffers.v" 318 0 0 } } { "db/ip/ip_dma/submodules/dispatcher.v" "" { Text "E:/Concentrator_sim/db/ip/ip_dma/submodules/dispatcher.v" 306 0 0 } } { "db/ip/ip_dma/submodules/ip_dma_msgdma_0.v" "" { Text "E:/Concentrator_sim/db/ip/ip_dma/submodules/ip_dma_msgdma_0.v" 86 0 0 } } { "db/ip/ip_dma/ip_dma.v" "" { Text "E:/Concentrator_sim/db/ip/ip_dma/ip_dma.v" 107 0 0 } } { "DE2_115_Concentrator_top.v" "" { Text "E:/Concentrator_sim/DE2_115_Concentrator_top.v" 121 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1652698162722 "|DE2_115_Concentrator_top|IP_DMA:IP_DMA|IP_DMA_msgdma_0:msgdma_0|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_write_command_FIFO|altsyncram:the_dp_ram|altsyncram_n2d1:auto_generated|ram_block1a125"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "IP_DMA:IP_DMA\|IP_DMA_msgdma_0:msgdma_0\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_n2d1:auto_generated\|q_b\[126\] " "Synthesized away node \"IP_DMA:IP_DMA\|IP_DMA_msgdma_0:msgdma_0\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_n2d1:auto_generated\|q_b\[126\]\"" {  } { { "db/altsyncram_n2d1.tdf" "" { Text "E:/Concentrator_sim/db/altsyncram_n2d1.tdf" 4448 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "db/ip/ip_dma/submodules/fifo_with_byteenables.v" "" { Text "E:/Concentrator_sim/db/ip/ip_dma/submodules/fifo_with_byteenables.v" 136 0 0 } } { "db/ip/ip_dma/submodules/descriptor_buffers.v" "" { Text "E:/Concentrator_sim/db/ip/ip_dma/submodules/descriptor_buffers.v" 318 0 0 } } { "db/ip/ip_dma/submodules/dispatcher.v" "" { Text "E:/Concentrator_sim/db/ip/ip_dma/submodules/dispatcher.v" 306 0 0 } } { "db/ip/ip_dma/submodules/ip_dma_msgdma_0.v" "" { Text "E:/Concentrator_sim/db/ip/ip_dma/submodules/ip_dma_msgdma_0.v" 86 0 0 } } { "db/ip/ip_dma/ip_dma.v" "" { Text "E:/Concentrator_sim/db/ip/ip_dma/ip_dma.v" 107 0 0 } } { "DE2_115_Concentrator_top.v" "" { Text "E:/Concentrator_sim/DE2_115_Concentrator_top.v" 121 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1652698162722 "|DE2_115_Concentrator_top|IP_DMA:IP_DMA|IP_DMA_msgdma_0:msgdma_0|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_write_command_FIFO|altsyncram:the_dp_ram|altsyncram_n2d1:auto_generated|ram_block1a126"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "IP_DMA:IP_DMA\|IP_DMA_msgdma_0:msgdma_0\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_n2d1:auto_generated\|q_b\[127\] " "Synthesized away node \"IP_DMA:IP_DMA\|IP_DMA_msgdma_0:msgdma_0\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_n2d1:auto_generated\|q_b\[127\]\"" {  } { { "db/altsyncram_n2d1.tdf" "" { Text "E:/Concentrator_sim/db/altsyncram_n2d1.tdf" 4483 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "db/ip/ip_dma/submodules/fifo_with_byteenables.v" "" { Text "E:/Concentrator_sim/db/ip/ip_dma/submodules/fifo_with_byteenables.v" 136 0 0 } } { "db/ip/ip_dma/submodules/descriptor_buffers.v" "" { Text "E:/Concentrator_sim/db/ip/ip_dma/submodules/descriptor_buffers.v" 318 0 0 } } { "db/ip/ip_dma/submodules/dispatcher.v" "" { Text "E:/Concentrator_sim/db/ip/ip_dma/submodules/dispatcher.v" 306 0 0 } } { "db/ip/ip_dma/submodules/ip_dma_msgdma_0.v" "" { Text "E:/Concentrator_sim/db/ip/ip_dma/submodules/ip_dma_msgdma_0.v" 86 0 0 } } { "db/ip/ip_dma/ip_dma.v" "" { Text "E:/Concentrator_sim/db/ip/ip_dma/ip_dma.v" 107 0 0 } } { "DE2_115_Concentrator_top.v" "" { Text "E:/Concentrator_sim/DE2_115_Concentrator_top.v" 121 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1652698162722 "|DE2_115_Concentrator_top|IP_DMA:IP_DMA|IP_DMA_msgdma_0:msgdma_0|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_write_command_FIFO|altsyncram:the_dp_ram|altsyncram_n2d1:auto_generated|ram_block1a127"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "IP_DMA:IP_DMA\|IP_DMA_msgdma_0:msgdma_0\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_n2d1:auto_generated\|q_b\[0\] " "Synthesized away node \"IP_DMA:IP_DMA\|IP_DMA_msgdma_0:msgdma_0\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_n2d1:auto_generated\|q_b\[0\]\"" {  } { { "db/altsyncram_n2d1.tdf" "" { Text "E:/Concentrator_sim/db/altsyncram_n2d1.tdf" 38 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "db/ip/ip_dma/submodules/fifo_with_byteenables.v" "" { Text "E:/Concentrator_sim/db/ip/ip_dma/submodules/fifo_with_byteenables.v" 136 0 0 } } { "db/ip/ip_dma/submodules/descriptor_buffers.v" "" { Text "E:/Concentrator_sim/db/ip/ip_dma/submodules/descriptor_buffers.v" 296 0 0 } } { "db/ip/ip_dma/submodules/dispatcher.v" "" { Text "E:/Concentrator_sim/db/ip/ip_dma/submodules/dispatcher.v" 306 0 0 } } { "db/ip/ip_dma/submodules/ip_dma_msgdma_0.v" "" { Text "E:/Concentrator_sim/db/ip/ip_dma/submodules/ip_dma_msgdma_0.v" 86 0 0 } } { "db/ip/ip_dma/ip_dma.v" "" { Text "E:/Concentrator_sim/db/ip/ip_dma/ip_dma.v" 107 0 0 } } { "DE2_115_Concentrator_top.v" "" { Text "E:/Concentrator_sim/DE2_115_Concentrator_top.v" 121 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1652698162722 "|DE2_115_Concentrator_top|IP_DMA:IP_DMA|IP_DMA_msgdma_0:msgdma_0|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_read_command_FIFO|altsyncram:the_dp_ram|altsyncram_n2d1:auto_generated|ram_block1a0"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "IP_DMA:IP_DMA\|IP_DMA_msgdma_0:msgdma_0\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_n2d1:auto_generated\|q_b\[1\] " "Synthesized away node \"IP_DMA:IP_DMA\|IP_DMA_msgdma_0:msgdma_0\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_n2d1:auto_generated\|q_b\[1\]\"" {  } { { "db/altsyncram_n2d1.tdf" "" { Text "E:/Concentrator_sim/db/altsyncram_n2d1.tdf" 73 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "db/ip/ip_dma/submodules/fifo_with_byteenables.v" "" { Text "E:/Concentrator_sim/db/ip/ip_dma/submodules/fifo_with_byteenables.v" 136 0 0 } } { "db/ip/ip_dma/submodules/descriptor_buffers.v" "" { Text "E:/Concentrator_sim/db/ip/ip_dma/submodules/descriptor_buffers.v" 296 0 0 } } { "db/ip/ip_dma/submodules/dispatcher.v" "" { Text "E:/Concentrator_sim/db/ip/ip_dma/submodules/dispatcher.v" 306 0 0 } } { "db/ip/ip_dma/submodules/ip_dma_msgdma_0.v" "" { Text "E:/Concentrator_sim/db/ip/ip_dma/submodules/ip_dma_msgdma_0.v" 86 0 0 } } { "db/ip/ip_dma/ip_dma.v" "" { Text "E:/Concentrator_sim/db/ip/ip_dma/ip_dma.v" 107 0 0 } } { "DE2_115_Concentrator_top.v" "" { Text "E:/Concentrator_sim/DE2_115_Concentrator_top.v" 121 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1652698162722 "|DE2_115_Concentrator_top|IP_DMA:IP_DMA|IP_DMA_msgdma_0:msgdma_0|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_read_command_FIFO|altsyncram:the_dp_ram|altsyncram_n2d1:auto_generated|ram_block1a1"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "IP_DMA:IP_DMA\|IP_DMA_msgdma_0:msgdma_0\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_n2d1:auto_generated\|q_b\[2\] " "Synthesized away node \"IP_DMA:IP_DMA\|IP_DMA_msgdma_0:msgdma_0\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_n2d1:auto_generated\|q_b\[2\]\"" {  } { { "db/altsyncram_n2d1.tdf" "" { Text "E:/Concentrator_sim/db/altsyncram_n2d1.tdf" 108 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "db/ip/ip_dma/submodules/fifo_with_byteenables.v" "" { Text "E:/Concentrator_sim/db/ip/ip_dma/submodules/fifo_with_byteenables.v" 136 0 0 } } { "db/ip/ip_dma/submodules/descriptor_buffers.v" "" { Text "E:/Concentrator_sim/db/ip/ip_dma/submodules/descriptor_buffers.v" 296 0 0 } } { "db/ip/ip_dma/submodules/dispatcher.v" "" { Text "E:/Concentrator_sim/db/ip/ip_dma/submodules/dispatcher.v" 306 0 0 } } { "db/ip/ip_dma/submodules/ip_dma_msgdma_0.v" "" { Text "E:/Concentrator_sim/db/ip/ip_dma/submodules/ip_dma_msgdma_0.v" 86 0 0 } } { "db/ip/ip_dma/ip_dma.v" "" { Text "E:/Concentrator_sim/db/ip/ip_dma/ip_dma.v" 107 0 0 } } { "DE2_115_Concentrator_top.v" "" { Text "E:/Concentrator_sim/DE2_115_Concentrator_top.v" 121 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1652698162722 "|DE2_115_Concentrator_top|IP_DMA:IP_DMA|IP_DMA_msgdma_0:msgdma_0|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_read_command_FIFO|altsyncram:the_dp_ram|altsyncram_n2d1:auto_generated|ram_block1a2"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "IP_DMA:IP_DMA\|IP_DMA_msgdma_0:msgdma_0\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_n2d1:auto_generated\|q_b\[3\] " "Synthesized away node \"IP_DMA:IP_DMA\|IP_DMA_msgdma_0:msgdma_0\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_n2d1:auto_generated\|q_b\[3\]\"" {  } { { "db/altsyncram_n2d1.tdf" "" { Text "E:/Concentrator_sim/db/altsyncram_n2d1.tdf" 143 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "db/ip/ip_dma/submodules/fifo_with_byteenables.v" "" { Text "E:/Concentrator_sim/db/ip/ip_dma/submodules/fifo_with_byteenables.v" 136 0 0 } } { "db/ip/ip_dma/submodules/descriptor_buffers.v" "" { Text "E:/Concentrator_sim/db/ip/ip_dma/submodules/descriptor_buffers.v" 296 0 0 } } { "db/ip/ip_dma/submodules/dispatcher.v" "" { Text "E:/Concentrator_sim/db/ip/ip_dma/submodules/dispatcher.v" 306 0 0 } } { "db/ip/ip_dma/submodules/ip_dma_msgdma_0.v" "" { Text "E:/Concentrator_sim/db/ip/ip_dma/submodules/ip_dma_msgdma_0.v" 86 0 0 } } { "db/ip/ip_dma/ip_dma.v" "" { Text "E:/Concentrator_sim/db/ip/ip_dma/ip_dma.v" 107 0 0 } } { "DE2_115_Concentrator_top.v" "" { Text "E:/Concentrator_sim/DE2_115_Concentrator_top.v" 121 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1652698162722 "|DE2_115_Concentrator_top|IP_DMA:IP_DMA|IP_DMA_msgdma_0:msgdma_0|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_read_command_FIFO|altsyncram:the_dp_ram|altsyncram_n2d1:auto_generated|ram_block1a3"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "IP_DMA:IP_DMA\|IP_DMA_msgdma_0:msgdma_0\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_n2d1:auto_generated\|q_b\[4\] " "Synthesized away node \"IP_DMA:IP_DMA\|IP_DMA_msgdma_0:msgdma_0\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_n2d1:auto_generated\|q_b\[4\]\"" {  } { { "db/altsyncram_n2d1.tdf" "" { Text "E:/Concentrator_sim/db/altsyncram_n2d1.tdf" 178 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "db/ip/ip_dma/submodules/fifo_with_byteenables.v" "" { Text "E:/Concentrator_sim/db/ip/ip_dma/submodules/fifo_with_byteenables.v" 136 0 0 } } { "db/ip/ip_dma/submodules/descriptor_buffers.v" "" { Text "E:/Concentrator_sim/db/ip/ip_dma/submodules/descriptor_buffers.v" 296 0 0 } } { "db/ip/ip_dma/submodules/dispatcher.v" "" { Text "E:/Concentrator_sim/db/ip/ip_dma/submodules/dispatcher.v" 306 0 0 } } { "db/ip/ip_dma/submodules/ip_dma_msgdma_0.v" "" { Text "E:/Concentrator_sim/db/ip/ip_dma/submodules/ip_dma_msgdma_0.v" 86 0 0 } } { "db/ip/ip_dma/ip_dma.v" "" { Text "E:/Concentrator_sim/db/ip/ip_dma/ip_dma.v" 107 0 0 } } { "DE2_115_Concentrator_top.v" "" { Text "E:/Concentrator_sim/DE2_115_Concentrator_top.v" 121 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1652698162722 "|DE2_115_Concentrator_top|IP_DMA:IP_DMA|IP_DMA_msgdma_0:msgdma_0|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_read_command_FIFO|altsyncram:the_dp_ram|altsyncram_n2d1:auto_generated|ram_block1a4"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "IP_DMA:IP_DMA\|IP_DMA_msgdma_0:msgdma_0\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_n2d1:auto_generated\|q_b\[5\] " "Synthesized away node \"IP_DMA:IP_DMA\|IP_DMA_msgdma_0:msgdma_0\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_n2d1:auto_generated\|q_b\[5\]\"" {  } { { "db/altsyncram_n2d1.tdf" "" { Text "E:/Concentrator_sim/db/altsyncram_n2d1.tdf" 213 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "db/ip/ip_dma/submodules/fifo_with_byteenables.v" "" { Text "E:/Concentrator_sim/db/ip/ip_dma/submodules/fifo_with_byteenables.v" 136 0 0 } } { "db/ip/ip_dma/submodules/descriptor_buffers.v" "" { Text "E:/Concentrator_sim/db/ip/ip_dma/submodules/descriptor_buffers.v" 296 0 0 } } { "db/ip/ip_dma/submodules/dispatcher.v" "" { Text "E:/Concentrator_sim/db/ip/ip_dma/submodules/dispatcher.v" 306 0 0 } } { "db/ip/ip_dma/submodules/ip_dma_msgdma_0.v" "" { Text "E:/Concentrator_sim/db/ip/ip_dma/submodules/ip_dma_msgdma_0.v" 86 0 0 } } { "db/ip/ip_dma/ip_dma.v" "" { Text "E:/Concentrator_sim/db/ip/ip_dma/ip_dma.v" 107 0 0 } } { "DE2_115_Concentrator_top.v" "" { Text "E:/Concentrator_sim/DE2_115_Concentrator_top.v" 121 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1652698162722 "|DE2_115_Concentrator_top|IP_DMA:IP_DMA|IP_DMA_msgdma_0:msgdma_0|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_read_command_FIFO|altsyncram:the_dp_ram|altsyncram_n2d1:auto_generated|ram_block1a5"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "IP_DMA:IP_DMA\|IP_DMA_msgdma_0:msgdma_0\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_n2d1:auto_generated\|q_b\[6\] " "Synthesized away node \"IP_DMA:IP_DMA\|IP_DMA_msgdma_0:msgdma_0\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_n2d1:auto_generated\|q_b\[6\]\"" {  } { { "db/altsyncram_n2d1.tdf" "" { Text "E:/Concentrator_sim/db/altsyncram_n2d1.tdf" 248 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "db/ip/ip_dma/submodules/fifo_with_byteenables.v" "" { Text "E:/Concentrator_sim/db/ip/ip_dma/submodules/fifo_with_byteenables.v" 136 0 0 } } { "db/ip/ip_dma/submodules/descriptor_buffers.v" "" { Text "E:/Concentrator_sim/db/ip/ip_dma/submodules/descriptor_buffers.v" 296 0 0 } } { "db/ip/ip_dma/submodules/dispatcher.v" "" { Text "E:/Concentrator_sim/db/ip/ip_dma/submodules/dispatcher.v" 306 0 0 } } { "db/ip/ip_dma/submodules/ip_dma_msgdma_0.v" "" { Text "E:/Concentrator_sim/db/ip/ip_dma/submodules/ip_dma_msgdma_0.v" 86 0 0 } } { "db/ip/ip_dma/ip_dma.v" "" { Text "E:/Concentrator_sim/db/ip/ip_dma/ip_dma.v" 107 0 0 } } { "DE2_115_Concentrator_top.v" "" { Text "E:/Concentrator_sim/DE2_115_Concentrator_top.v" 121 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1652698162722 "|DE2_115_Concentrator_top|IP_DMA:IP_DMA|IP_DMA_msgdma_0:msgdma_0|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_read_command_FIFO|altsyncram:the_dp_ram|altsyncram_n2d1:auto_generated|ram_block1a6"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "IP_DMA:IP_DMA\|IP_DMA_msgdma_0:msgdma_0\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_n2d1:auto_generated\|q_b\[7\] " "Synthesized away node \"IP_DMA:IP_DMA\|IP_DMA_msgdma_0:msgdma_0\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_n2d1:auto_generated\|q_b\[7\]\"" {  } { { "db/altsyncram_n2d1.tdf" "" { Text "E:/Concentrator_sim/db/altsyncram_n2d1.tdf" 283 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "db/ip/ip_dma/submodules/fifo_with_byteenables.v" "" { Text "E:/Concentrator_sim/db/ip/ip_dma/submodules/fifo_with_byteenables.v" 136 0 0 } } { "db/ip/ip_dma/submodules/descriptor_buffers.v" "" { Text "E:/Concentrator_sim/db/ip/ip_dma/submodules/descriptor_buffers.v" 296 0 0 } } { "db/ip/ip_dma/submodules/dispatcher.v" "" { Text "E:/Concentrator_sim/db/ip/ip_dma/submodules/dispatcher.v" 306 0 0 } } { "db/ip/ip_dma/submodules/ip_dma_msgdma_0.v" "" { Text "E:/Concentrator_sim/db/ip/ip_dma/submodules/ip_dma_msgdma_0.v" 86 0 0 } } { "db/ip/ip_dma/ip_dma.v" "" { Text "E:/Concentrator_sim/db/ip/ip_dma/ip_dma.v" 107 0 0 } } { "DE2_115_Concentrator_top.v" "" { Text "E:/Concentrator_sim/DE2_115_Concentrator_top.v" 121 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1652698162722 "|DE2_115_Concentrator_top|IP_DMA:IP_DMA|IP_DMA_msgdma_0:msgdma_0|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_read_command_FIFO|altsyncram:the_dp_ram|altsyncram_n2d1:auto_generated|ram_block1a7"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "IP_DMA:IP_DMA\|IP_DMA_msgdma_0:msgdma_0\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_n2d1:auto_generated\|q_b\[8\] " "Synthesized away node \"IP_DMA:IP_DMA\|IP_DMA_msgdma_0:msgdma_0\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_n2d1:auto_generated\|q_b\[8\]\"" {  } { { "db/altsyncram_n2d1.tdf" "" { Text "E:/Concentrator_sim/db/altsyncram_n2d1.tdf" 318 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "db/ip/ip_dma/submodules/fifo_with_byteenables.v" "" { Text "E:/Concentrator_sim/db/ip/ip_dma/submodules/fifo_with_byteenables.v" 136 0 0 } } { "db/ip/ip_dma/submodules/descriptor_buffers.v" "" { Text "E:/Concentrator_sim/db/ip/ip_dma/submodules/descriptor_buffers.v" 296 0 0 } } { "db/ip/ip_dma/submodules/dispatcher.v" "" { Text "E:/Concentrator_sim/db/ip/ip_dma/submodules/dispatcher.v" 306 0 0 } } { "db/ip/ip_dma/submodules/ip_dma_msgdma_0.v" "" { Text "E:/Concentrator_sim/db/ip/ip_dma/submodules/ip_dma_msgdma_0.v" 86 0 0 } } { "db/ip/ip_dma/ip_dma.v" "" { Text "E:/Concentrator_sim/db/ip/ip_dma/ip_dma.v" 107 0 0 } } { "DE2_115_Concentrator_top.v" "" { Text "E:/Concentrator_sim/DE2_115_Concentrator_top.v" 121 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1652698162722 "|DE2_115_Concentrator_top|IP_DMA:IP_DMA|IP_DMA_msgdma_0:msgdma_0|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_read_command_FIFO|altsyncram:the_dp_ram|altsyncram_n2d1:auto_generated|ram_block1a8"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "IP_DMA:IP_DMA\|IP_DMA_msgdma_0:msgdma_0\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_n2d1:auto_generated\|q_b\[9\] " "Synthesized away node \"IP_DMA:IP_DMA\|IP_DMA_msgdma_0:msgdma_0\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_n2d1:auto_generated\|q_b\[9\]\"" {  } { { "db/altsyncram_n2d1.tdf" "" { Text "E:/Concentrator_sim/db/altsyncram_n2d1.tdf" 353 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "db/ip/ip_dma/submodules/fifo_with_byteenables.v" "" { Text "E:/Concentrator_sim/db/ip/ip_dma/submodules/fifo_with_byteenables.v" 136 0 0 } } { "db/ip/ip_dma/submodules/descriptor_buffers.v" "" { Text "E:/Concentrator_sim/db/ip/ip_dma/submodules/descriptor_buffers.v" 296 0 0 } } { "db/ip/ip_dma/submodules/dispatcher.v" "" { Text "E:/Concentrator_sim/db/ip/ip_dma/submodules/dispatcher.v" 306 0 0 } } { "db/ip/ip_dma/submodules/ip_dma_msgdma_0.v" "" { Text "E:/Concentrator_sim/db/ip/ip_dma/submodules/ip_dma_msgdma_0.v" 86 0 0 } } { "db/ip/ip_dma/ip_dma.v" "" { Text "E:/Concentrator_sim/db/ip/ip_dma/ip_dma.v" 107 0 0 } } { "DE2_115_Concentrator_top.v" "" { Text "E:/Concentrator_sim/DE2_115_Concentrator_top.v" 121 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1652698162722 "|DE2_115_Concentrator_top|IP_DMA:IP_DMA|IP_DMA_msgdma_0:msgdma_0|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_read_command_FIFO|altsyncram:the_dp_ram|altsyncram_n2d1:auto_generated|ram_block1a9"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "IP_DMA:IP_DMA\|IP_DMA_msgdma_0:msgdma_0\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_n2d1:auto_generated\|q_b\[10\] " "Synthesized away node \"IP_DMA:IP_DMA\|IP_DMA_msgdma_0:msgdma_0\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_n2d1:auto_generated\|q_b\[10\]\"" {  } { { "db/altsyncram_n2d1.tdf" "" { Text "E:/Concentrator_sim/db/altsyncram_n2d1.tdf" 388 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "db/ip/ip_dma/submodules/fifo_with_byteenables.v" "" { Text "E:/Concentrator_sim/db/ip/ip_dma/submodules/fifo_with_byteenables.v" 136 0 0 } } { "db/ip/ip_dma/submodules/descriptor_buffers.v" "" { Text "E:/Concentrator_sim/db/ip/ip_dma/submodules/descriptor_buffers.v" 296 0 0 } } { "db/ip/ip_dma/submodules/dispatcher.v" "" { Text "E:/Concentrator_sim/db/ip/ip_dma/submodules/dispatcher.v" 306 0 0 } } { "db/ip/ip_dma/submodules/ip_dma_msgdma_0.v" "" { Text "E:/Concentrator_sim/db/ip/ip_dma/submodules/ip_dma_msgdma_0.v" 86 0 0 } } { "db/ip/ip_dma/ip_dma.v" "" { Text "E:/Concentrator_sim/db/ip/ip_dma/ip_dma.v" 107 0 0 } } { "DE2_115_Concentrator_top.v" "" { Text "E:/Concentrator_sim/DE2_115_Concentrator_top.v" 121 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1652698162722 "|DE2_115_Concentrator_top|IP_DMA:IP_DMA|IP_DMA_msgdma_0:msgdma_0|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_read_command_FIFO|altsyncram:the_dp_ram|altsyncram_n2d1:auto_generated|ram_block1a10"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "IP_DMA:IP_DMA\|IP_DMA_msgdma_0:msgdma_0\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_n2d1:auto_generated\|q_b\[11\] " "Synthesized away node \"IP_DMA:IP_DMA\|IP_DMA_msgdma_0:msgdma_0\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_n2d1:auto_generated\|q_b\[11\]\"" {  } { { "db/altsyncram_n2d1.tdf" "" { Text "E:/Concentrator_sim/db/altsyncram_n2d1.tdf" 423 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "db/ip/ip_dma/submodules/fifo_with_byteenables.v" "" { Text "E:/Concentrator_sim/db/ip/ip_dma/submodules/fifo_with_byteenables.v" 136 0 0 } } { "db/ip/ip_dma/submodules/descriptor_buffers.v" "" { Text "E:/Concentrator_sim/db/ip/ip_dma/submodules/descriptor_buffers.v" 296 0 0 } } { "db/ip/ip_dma/submodules/dispatcher.v" "" { Text "E:/Concentrator_sim/db/ip/ip_dma/submodules/dispatcher.v" 306 0 0 } } { "db/ip/ip_dma/submodules/ip_dma_msgdma_0.v" "" { Text "E:/Concentrator_sim/db/ip/ip_dma/submodules/ip_dma_msgdma_0.v" 86 0 0 } } { "db/ip/ip_dma/ip_dma.v" "" { Text "E:/Concentrator_sim/db/ip/ip_dma/ip_dma.v" 107 0 0 } } { "DE2_115_Concentrator_top.v" "" { Text "E:/Concentrator_sim/DE2_115_Concentrator_top.v" 121 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1652698162722 "|DE2_115_Concentrator_top|IP_DMA:IP_DMA|IP_DMA_msgdma_0:msgdma_0|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_read_command_FIFO|altsyncram:the_dp_ram|altsyncram_n2d1:auto_generated|ram_block1a11"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "IP_DMA:IP_DMA\|IP_DMA_msgdma_0:msgdma_0\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_n2d1:auto_generated\|q_b\[12\] " "Synthesized away node \"IP_DMA:IP_DMA\|IP_DMA_msgdma_0:msgdma_0\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_n2d1:auto_generated\|q_b\[12\]\"" {  } { { "db/altsyncram_n2d1.tdf" "" { Text "E:/Concentrator_sim/db/altsyncram_n2d1.tdf" 458 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "db/ip/ip_dma/submodules/fifo_with_byteenables.v" "" { Text "E:/Concentrator_sim/db/ip/ip_dma/submodules/fifo_with_byteenables.v" 136 0 0 } } { "db/ip/ip_dma/submodules/descriptor_buffers.v" "" { Text "E:/Concentrator_sim/db/ip/ip_dma/submodules/descriptor_buffers.v" 296 0 0 } } { "db/ip/ip_dma/submodules/dispatcher.v" "" { Text "E:/Concentrator_sim/db/ip/ip_dma/submodules/dispatcher.v" 306 0 0 } } { "db/ip/ip_dma/submodules/ip_dma_msgdma_0.v" "" { Text "E:/Concentrator_sim/db/ip/ip_dma/submodules/ip_dma_msgdma_0.v" 86 0 0 } } { "db/ip/ip_dma/ip_dma.v" "" { Text "E:/Concentrator_sim/db/ip/ip_dma/ip_dma.v" 107 0 0 } } { "DE2_115_Concentrator_top.v" "" { Text "E:/Concentrator_sim/DE2_115_Concentrator_top.v" 121 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1652698162722 "|DE2_115_Concentrator_top|IP_DMA:IP_DMA|IP_DMA_msgdma_0:msgdma_0|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_read_command_FIFO|altsyncram:the_dp_ram|altsyncram_n2d1:auto_generated|ram_block1a12"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "IP_DMA:IP_DMA\|IP_DMA_msgdma_0:msgdma_0\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_n2d1:auto_generated\|q_b\[13\] " "Synthesized away node \"IP_DMA:IP_DMA\|IP_DMA_msgdma_0:msgdma_0\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_n2d1:auto_generated\|q_b\[13\]\"" {  } { { "db/altsyncram_n2d1.tdf" "" { Text "E:/Concentrator_sim/db/altsyncram_n2d1.tdf" 493 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "db/ip/ip_dma/submodules/fifo_with_byteenables.v" "" { Text "E:/Concentrator_sim/db/ip/ip_dma/submodules/fifo_with_byteenables.v" 136 0 0 } } { "db/ip/ip_dma/submodules/descriptor_buffers.v" "" { Text "E:/Concentrator_sim/db/ip/ip_dma/submodules/descriptor_buffers.v" 296 0 0 } } { "db/ip/ip_dma/submodules/dispatcher.v" "" { Text "E:/Concentrator_sim/db/ip/ip_dma/submodules/dispatcher.v" 306 0 0 } } { "db/ip/ip_dma/submodules/ip_dma_msgdma_0.v" "" { Text "E:/Concentrator_sim/db/ip/ip_dma/submodules/ip_dma_msgdma_0.v" 86 0 0 } } { "db/ip/ip_dma/ip_dma.v" "" { Text "E:/Concentrator_sim/db/ip/ip_dma/ip_dma.v" 107 0 0 } } { "DE2_115_Concentrator_top.v" "" { Text "E:/Concentrator_sim/DE2_115_Concentrator_top.v" 121 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1652698162722 "|DE2_115_Concentrator_top|IP_DMA:IP_DMA|IP_DMA_msgdma_0:msgdma_0|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_read_command_FIFO|altsyncram:the_dp_ram|altsyncram_n2d1:auto_generated|ram_block1a13"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "IP_DMA:IP_DMA\|IP_DMA_msgdma_0:msgdma_0\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_n2d1:auto_generated\|q_b\[14\] " "Synthesized away node \"IP_DMA:IP_DMA\|IP_DMA_msgdma_0:msgdma_0\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_n2d1:auto_generated\|q_b\[14\]\"" {  } { { "db/altsyncram_n2d1.tdf" "" { Text "E:/Concentrator_sim/db/altsyncram_n2d1.tdf" 528 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "db/ip/ip_dma/submodules/fifo_with_byteenables.v" "" { Text "E:/Concentrator_sim/db/ip/ip_dma/submodules/fifo_with_byteenables.v" 136 0 0 } } { "db/ip/ip_dma/submodules/descriptor_buffers.v" "" { Text "E:/Concentrator_sim/db/ip/ip_dma/submodules/descriptor_buffers.v" 296 0 0 } } { "db/ip/ip_dma/submodules/dispatcher.v" "" { Text "E:/Concentrator_sim/db/ip/ip_dma/submodules/dispatcher.v" 306 0 0 } } { "db/ip/ip_dma/submodules/ip_dma_msgdma_0.v" "" { Text "E:/Concentrator_sim/db/ip/ip_dma/submodules/ip_dma_msgdma_0.v" 86 0 0 } } { "db/ip/ip_dma/ip_dma.v" "" { Text "E:/Concentrator_sim/db/ip/ip_dma/ip_dma.v" 107 0 0 } } { "DE2_115_Concentrator_top.v" "" { Text "E:/Concentrator_sim/DE2_115_Concentrator_top.v" 121 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1652698162722 "|DE2_115_Concentrator_top|IP_DMA:IP_DMA|IP_DMA_msgdma_0:msgdma_0|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_read_command_FIFO|altsyncram:the_dp_ram|altsyncram_n2d1:auto_generated|ram_block1a14"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "IP_DMA:IP_DMA\|IP_DMA_msgdma_0:msgdma_0\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_n2d1:auto_generated\|q_b\[15\] " "Synthesized away node \"IP_DMA:IP_DMA\|IP_DMA_msgdma_0:msgdma_0\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_n2d1:auto_generated\|q_b\[15\]\"" {  } { { "db/altsyncram_n2d1.tdf" "" { Text "E:/Concentrator_sim/db/altsyncram_n2d1.tdf" 563 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "db/ip/ip_dma/submodules/fifo_with_byteenables.v" "" { Text "E:/Concentrator_sim/db/ip/ip_dma/submodules/fifo_with_byteenables.v" 136 0 0 } } { "db/ip/ip_dma/submodules/descriptor_buffers.v" "" { Text "E:/Concentrator_sim/db/ip/ip_dma/submodules/descriptor_buffers.v" 296 0 0 } } { "db/ip/ip_dma/submodules/dispatcher.v" "" { Text "E:/Concentrator_sim/db/ip/ip_dma/submodules/dispatcher.v" 306 0 0 } } { "db/ip/ip_dma/submodules/ip_dma_msgdma_0.v" "" { Text "E:/Concentrator_sim/db/ip/ip_dma/submodules/ip_dma_msgdma_0.v" 86 0 0 } } { "db/ip/ip_dma/ip_dma.v" "" { Text "E:/Concentrator_sim/db/ip/ip_dma/ip_dma.v" 107 0 0 } } { "DE2_115_Concentrator_top.v" "" { Text "E:/Concentrator_sim/DE2_115_Concentrator_top.v" 121 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1652698162722 "|DE2_115_Concentrator_top|IP_DMA:IP_DMA|IP_DMA_msgdma_0:msgdma_0|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_read_command_FIFO|altsyncram:the_dp_ram|altsyncram_n2d1:auto_generated|ram_block1a15"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "IP_DMA:IP_DMA\|IP_DMA_msgdma_0:msgdma_0\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_n2d1:auto_generated\|q_b\[16\] " "Synthesized away node \"IP_DMA:IP_DMA\|IP_DMA_msgdma_0:msgdma_0\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_n2d1:auto_generated\|q_b\[16\]\"" {  } { { "db/altsyncram_n2d1.tdf" "" { Text "E:/Concentrator_sim/db/altsyncram_n2d1.tdf" 598 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "db/ip/ip_dma/submodules/fifo_with_byteenables.v" "" { Text "E:/Concentrator_sim/db/ip/ip_dma/submodules/fifo_with_byteenables.v" 136 0 0 } } { "db/ip/ip_dma/submodules/descriptor_buffers.v" "" { Text "E:/Concentrator_sim/db/ip/ip_dma/submodules/descriptor_buffers.v" 296 0 0 } } { "db/ip/ip_dma/submodules/dispatcher.v" "" { Text "E:/Concentrator_sim/db/ip/ip_dma/submodules/dispatcher.v" 306 0 0 } } { "db/ip/ip_dma/submodules/ip_dma_msgdma_0.v" "" { Text "E:/Concentrator_sim/db/ip/ip_dma/submodules/ip_dma_msgdma_0.v" 86 0 0 } } { "db/ip/ip_dma/ip_dma.v" "" { Text "E:/Concentrator_sim/db/ip/ip_dma/ip_dma.v" 107 0 0 } } { "DE2_115_Concentrator_top.v" "" { Text "E:/Concentrator_sim/DE2_115_Concentrator_top.v" 121 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1652698162722 "|DE2_115_Concentrator_top|IP_DMA:IP_DMA|IP_DMA_msgdma_0:msgdma_0|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_read_command_FIFO|altsyncram:the_dp_ram|altsyncram_n2d1:auto_generated|ram_block1a16"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "IP_DMA:IP_DMA\|IP_DMA_msgdma_0:msgdma_0\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_n2d1:auto_generated\|q_b\[17\] " "Synthesized away node \"IP_DMA:IP_DMA\|IP_DMA_msgdma_0:msgdma_0\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_n2d1:auto_generated\|q_b\[17\]\"" {  } { { "db/altsyncram_n2d1.tdf" "" { Text "E:/Concentrator_sim/db/altsyncram_n2d1.tdf" 633 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "db/ip/ip_dma/submodules/fifo_with_byteenables.v" "" { Text "E:/Concentrator_sim/db/ip/ip_dma/submodules/fifo_with_byteenables.v" 136 0 0 } } { "db/ip/ip_dma/submodules/descriptor_buffers.v" "" { Text "E:/Concentrator_sim/db/ip/ip_dma/submodules/descriptor_buffers.v" 296 0 0 } } { "db/ip/ip_dma/submodules/dispatcher.v" "" { Text "E:/Concentrator_sim/db/ip/ip_dma/submodules/dispatcher.v" 306 0 0 } } { "db/ip/ip_dma/submodules/ip_dma_msgdma_0.v" "" { Text "E:/Concentrator_sim/db/ip/ip_dma/submodules/ip_dma_msgdma_0.v" 86 0 0 } } { "db/ip/ip_dma/ip_dma.v" "" { Text "E:/Concentrator_sim/db/ip/ip_dma/ip_dma.v" 107 0 0 } } { "DE2_115_Concentrator_top.v" "" { Text "E:/Concentrator_sim/DE2_115_Concentrator_top.v" 121 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1652698162722 "|DE2_115_Concentrator_top|IP_DMA:IP_DMA|IP_DMA_msgdma_0:msgdma_0|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_read_command_FIFO|altsyncram:the_dp_ram|altsyncram_n2d1:auto_generated|ram_block1a17"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "IP_DMA:IP_DMA\|IP_DMA_msgdma_0:msgdma_0\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_n2d1:auto_generated\|q_b\[18\] " "Synthesized away node \"IP_DMA:IP_DMA\|IP_DMA_msgdma_0:msgdma_0\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_n2d1:auto_generated\|q_b\[18\]\"" {  } { { "db/altsyncram_n2d1.tdf" "" { Text "E:/Concentrator_sim/db/altsyncram_n2d1.tdf" 668 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "db/ip/ip_dma/submodules/fifo_with_byteenables.v" "" { Text "E:/Concentrator_sim/db/ip/ip_dma/submodules/fifo_with_byteenables.v" 136 0 0 } } { "db/ip/ip_dma/submodules/descriptor_buffers.v" "" { Text "E:/Concentrator_sim/db/ip/ip_dma/submodules/descriptor_buffers.v" 296 0 0 } } { "db/ip/ip_dma/submodules/dispatcher.v" "" { Text "E:/Concentrator_sim/db/ip/ip_dma/submodules/dispatcher.v" 306 0 0 } } { "db/ip/ip_dma/submodules/ip_dma_msgdma_0.v" "" { Text "E:/Concentrator_sim/db/ip/ip_dma/submodules/ip_dma_msgdma_0.v" 86 0 0 } } { "db/ip/ip_dma/ip_dma.v" "" { Text "E:/Concentrator_sim/db/ip/ip_dma/ip_dma.v" 107 0 0 } } { "DE2_115_Concentrator_top.v" "" { Text "E:/Concentrator_sim/DE2_115_Concentrator_top.v" 121 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1652698162722 "|DE2_115_Concentrator_top|IP_DMA:IP_DMA|IP_DMA_msgdma_0:msgdma_0|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_read_command_FIFO|altsyncram:the_dp_ram|altsyncram_n2d1:auto_generated|ram_block1a18"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "IP_DMA:IP_DMA\|IP_DMA_msgdma_0:msgdma_0\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_n2d1:auto_generated\|q_b\[19\] " "Synthesized away node \"IP_DMA:IP_DMA\|IP_DMA_msgdma_0:msgdma_0\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_n2d1:auto_generated\|q_b\[19\]\"" {  } { { "db/altsyncram_n2d1.tdf" "" { Text "E:/Concentrator_sim/db/altsyncram_n2d1.tdf" 703 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "db/ip/ip_dma/submodules/fifo_with_byteenables.v" "" { Text "E:/Concentrator_sim/db/ip/ip_dma/submodules/fifo_with_byteenables.v" 136 0 0 } } { "db/ip/ip_dma/submodules/descriptor_buffers.v" "" { Text "E:/Concentrator_sim/db/ip/ip_dma/submodules/descriptor_buffers.v" 296 0 0 } } { "db/ip/ip_dma/submodules/dispatcher.v" "" { Text "E:/Concentrator_sim/db/ip/ip_dma/submodules/dispatcher.v" 306 0 0 } } { "db/ip/ip_dma/submodules/ip_dma_msgdma_0.v" "" { Text "E:/Concentrator_sim/db/ip/ip_dma/submodules/ip_dma_msgdma_0.v" 86 0 0 } } { "db/ip/ip_dma/ip_dma.v" "" { Text "E:/Concentrator_sim/db/ip/ip_dma/ip_dma.v" 107 0 0 } } { "DE2_115_Concentrator_top.v" "" { Text "E:/Concentrator_sim/DE2_115_Concentrator_top.v" 121 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1652698162722 "|DE2_115_Concentrator_top|IP_DMA:IP_DMA|IP_DMA_msgdma_0:msgdma_0|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_read_command_FIFO|altsyncram:the_dp_ram|altsyncram_n2d1:auto_generated|ram_block1a19"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "IP_DMA:IP_DMA\|IP_DMA_msgdma_0:msgdma_0\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_n2d1:auto_generated\|q_b\[20\] " "Synthesized away node \"IP_DMA:IP_DMA\|IP_DMA_msgdma_0:msgdma_0\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_n2d1:auto_generated\|q_b\[20\]\"" {  } { { "db/altsyncram_n2d1.tdf" "" { Text "E:/Concentrator_sim/db/altsyncram_n2d1.tdf" 738 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "db/ip/ip_dma/submodules/fifo_with_byteenables.v" "" { Text "E:/Concentrator_sim/db/ip/ip_dma/submodules/fifo_with_byteenables.v" 136 0 0 } } { "db/ip/ip_dma/submodules/descriptor_buffers.v" "" { Text "E:/Concentrator_sim/db/ip/ip_dma/submodules/descriptor_buffers.v" 296 0 0 } } { "db/ip/ip_dma/submodules/dispatcher.v" "" { Text "E:/Concentrator_sim/db/ip/ip_dma/submodules/dispatcher.v" 306 0 0 } } { "db/ip/ip_dma/submodules/ip_dma_msgdma_0.v" "" { Text "E:/Concentrator_sim/db/ip/ip_dma/submodules/ip_dma_msgdma_0.v" 86 0 0 } } { "db/ip/ip_dma/ip_dma.v" "" { Text "E:/Concentrator_sim/db/ip/ip_dma/ip_dma.v" 107 0 0 } } { "DE2_115_Concentrator_top.v" "" { Text "E:/Concentrator_sim/DE2_115_Concentrator_top.v" 121 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1652698162722 "|DE2_115_Concentrator_top|IP_DMA:IP_DMA|IP_DMA_msgdma_0:msgdma_0|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_read_command_FIFO|altsyncram:the_dp_ram|altsyncram_n2d1:auto_generated|ram_block1a20"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "IP_DMA:IP_DMA\|IP_DMA_msgdma_0:msgdma_0\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_n2d1:auto_generated\|q_b\[21\] " "Synthesized away node \"IP_DMA:IP_DMA\|IP_DMA_msgdma_0:msgdma_0\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_n2d1:auto_generated\|q_b\[21\]\"" {  } { { "db/altsyncram_n2d1.tdf" "" { Text "E:/Concentrator_sim/db/altsyncram_n2d1.tdf" 773 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "db/ip/ip_dma/submodules/fifo_with_byteenables.v" "" { Text "E:/Concentrator_sim/db/ip/ip_dma/submodules/fifo_with_byteenables.v" 136 0 0 } } { "db/ip/ip_dma/submodules/descriptor_buffers.v" "" { Text "E:/Concentrator_sim/db/ip/ip_dma/submodules/descriptor_buffers.v" 296 0 0 } } { "db/ip/ip_dma/submodules/dispatcher.v" "" { Text "E:/Concentrator_sim/db/ip/ip_dma/submodules/dispatcher.v" 306 0 0 } } { "db/ip/ip_dma/submodules/ip_dma_msgdma_0.v" "" { Text "E:/Concentrator_sim/db/ip/ip_dma/submodules/ip_dma_msgdma_0.v" 86 0 0 } } { "db/ip/ip_dma/ip_dma.v" "" { Text "E:/Concentrator_sim/db/ip/ip_dma/ip_dma.v" 107 0 0 } } { "DE2_115_Concentrator_top.v" "" { Text "E:/Concentrator_sim/DE2_115_Concentrator_top.v" 121 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1652698162722 "|DE2_115_Concentrator_top|IP_DMA:IP_DMA|IP_DMA_msgdma_0:msgdma_0|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_read_command_FIFO|altsyncram:the_dp_ram|altsyncram_n2d1:auto_generated|ram_block1a21"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "IP_DMA:IP_DMA\|IP_DMA_msgdma_0:msgdma_0\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_n2d1:auto_generated\|q_b\[22\] " "Synthesized away node \"IP_DMA:IP_DMA\|IP_DMA_msgdma_0:msgdma_0\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_n2d1:auto_generated\|q_b\[22\]\"" {  } { { "db/altsyncram_n2d1.tdf" "" { Text "E:/Concentrator_sim/db/altsyncram_n2d1.tdf" 808 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "db/ip/ip_dma/submodules/fifo_with_byteenables.v" "" { Text "E:/Concentrator_sim/db/ip/ip_dma/submodules/fifo_with_byteenables.v" 136 0 0 } } { "db/ip/ip_dma/submodules/descriptor_buffers.v" "" { Text "E:/Concentrator_sim/db/ip/ip_dma/submodules/descriptor_buffers.v" 296 0 0 } } { "db/ip/ip_dma/submodules/dispatcher.v" "" { Text "E:/Concentrator_sim/db/ip/ip_dma/submodules/dispatcher.v" 306 0 0 } } { "db/ip/ip_dma/submodules/ip_dma_msgdma_0.v" "" { Text "E:/Concentrator_sim/db/ip/ip_dma/submodules/ip_dma_msgdma_0.v" 86 0 0 } } { "db/ip/ip_dma/ip_dma.v" "" { Text "E:/Concentrator_sim/db/ip/ip_dma/ip_dma.v" 107 0 0 } } { "DE2_115_Concentrator_top.v" "" { Text "E:/Concentrator_sim/DE2_115_Concentrator_top.v" 121 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1652698162722 "|DE2_115_Concentrator_top|IP_DMA:IP_DMA|IP_DMA_msgdma_0:msgdma_0|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_read_command_FIFO|altsyncram:the_dp_ram|altsyncram_n2d1:auto_generated|ram_block1a22"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "IP_DMA:IP_DMA\|IP_DMA_msgdma_0:msgdma_0\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_n2d1:auto_generated\|q_b\[23\] " "Synthesized away node \"IP_DMA:IP_DMA\|IP_DMA_msgdma_0:msgdma_0\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_n2d1:auto_generated\|q_b\[23\]\"" {  } { { "db/altsyncram_n2d1.tdf" "" { Text "E:/Concentrator_sim/db/altsyncram_n2d1.tdf" 843 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "db/ip/ip_dma/submodules/fifo_with_byteenables.v" "" { Text "E:/Concentrator_sim/db/ip/ip_dma/submodules/fifo_with_byteenables.v" 136 0 0 } } { "db/ip/ip_dma/submodules/descriptor_buffers.v" "" { Text "E:/Concentrator_sim/db/ip/ip_dma/submodules/descriptor_buffers.v" 296 0 0 } } { "db/ip/ip_dma/submodules/dispatcher.v" "" { Text "E:/Concentrator_sim/db/ip/ip_dma/submodules/dispatcher.v" 306 0 0 } } { "db/ip/ip_dma/submodules/ip_dma_msgdma_0.v" "" { Text "E:/Concentrator_sim/db/ip/ip_dma/submodules/ip_dma_msgdma_0.v" 86 0 0 } } { "db/ip/ip_dma/ip_dma.v" "" { Text "E:/Concentrator_sim/db/ip/ip_dma/ip_dma.v" 107 0 0 } } { "DE2_115_Concentrator_top.v" "" { Text "E:/Concentrator_sim/DE2_115_Concentrator_top.v" 121 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1652698162722 "|DE2_115_Concentrator_top|IP_DMA:IP_DMA|IP_DMA_msgdma_0:msgdma_0|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_read_command_FIFO|altsyncram:the_dp_ram|altsyncram_n2d1:auto_generated|ram_block1a23"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "IP_DMA:IP_DMA\|IP_DMA_msgdma_0:msgdma_0\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_n2d1:auto_generated\|q_b\[24\] " "Synthesized away node \"IP_DMA:IP_DMA\|IP_DMA_msgdma_0:msgdma_0\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_n2d1:auto_generated\|q_b\[24\]\"" {  } { { "db/altsyncram_n2d1.tdf" "" { Text "E:/Concentrator_sim/db/altsyncram_n2d1.tdf" 878 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "db/ip/ip_dma/submodules/fifo_with_byteenables.v" "" { Text "E:/Concentrator_sim/db/ip/ip_dma/submodules/fifo_with_byteenables.v" 136 0 0 } } { "db/ip/ip_dma/submodules/descriptor_buffers.v" "" { Text "E:/Concentrator_sim/db/ip/ip_dma/submodules/descriptor_buffers.v" 296 0 0 } } { "db/ip/ip_dma/submodules/dispatcher.v" "" { Text "E:/Concentrator_sim/db/ip/ip_dma/submodules/dispatcher.v" 306 0 0 } } { "db/ip/ip_dma/submodules/ip_dma_msgdma_0.v" "" { Text "E:/Concentrator_sim/db/ip/ip_dma/submodules/ip_dma_msgdma_0.v" 86 0 0 } } { "db/ip/ip_dma/ip_dma.v" "" { Text "E:/Concentrator_sim/db/ip/ip_dma/ip_dma.v" 107 0 0 } } { "DE2_115_Concentrator_top.v" "" { Text "E:/Concentrator_sim/DE2_115_Concentrator_top.v" 121 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1652698162722 "|DE2_115_Concentrator_top|IP_DMA:IP_DMA|IP_DMA_msgdma_0:msgdma_0|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_read_command_FIFO|altsyncram:the_dp_ram|altsyncram_n2d1:auto_generated|ram_block1a24"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "IP_DMA:IP_DMA\|IP_DMA_msgdma_0:msgdma_0\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_n2d1:auto_generated\|q_b\[25\] " "Synthesized away node \"IP_DMA:IP_DMA\|IP_DMA_msgdma_0:msgdma_0\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_n2d1:auto_generated\|q_b\[25\]\"" {  } { { "db/altsyncram_n2d1.tdf" "" { Text "E:/Concentrator_sim/db/altsyncram_n2d1.tdf" 913 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "db/ip/ip_dma/submodules/fifo_with_byteenables.v" "" { Text "E:/Concentrator_sim/db/ip/ip_dma/submodules/fifo_with_byteenables.v" 136 0 0 } } { "db/ip/ip_dma/submodules/descriptor_buffers.v" "" { Text "E:/Concentrator_sim/db/ip/ip_dma/submodules/descriptor_buffers.v" 296 0 0 } } { "db/ip/ip_dma/submodules/dispatcher.v" "" { Text "E:/Concentrator_sim/db/ip/ip_dma/submodules/dispatcher.v" 306 0 0 } } { "db/ip/ip_dma/submodules/ip_dma_msgdma_0.v" "" { Text "E:/Concentrator_sim/db/ip/ip_dma/submodules/ip_dma_msgdma_0.v" 86 0 0 } } { "db/ip/ip_dma/ip_dma.v" "" { Text "E:/Concentrator_sim/db/ip/ip_dma/ip_dma.v" 107 0 0 } } { "DE2_115_Concentrator_top.v" "" { Text "E:/Concentrator_sim/DE2_115_Concentrator_top.v" 121 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1652698162722 "|DE2_115_Concentrator_top|IP_DMA:IP_DMA|IP_DMA_msgdma_0:msgdma_0|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_read_command_FIFO|altsyncram:the_dp_ram|altsyncram_n2d1:auto_generated|ram_block1a25"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "IP_DMA:IP_DMA\|IP_DMA_msgdma_0:msgdma_0\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_n2d1:auto_generated\|q_b\[26\] " "Synthesized away node \"IP_DMA:IP_DMA\|IP_DMA_msgdma_0:msgdma_0\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_n2d1:auto_generated\|q_b\[26\]\"" {  } { { "db/altsyncram_n2d1.tdf" "" { Text "E:/Concentrator_sim/db/altsyncram_n2d1.tdf" 948 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "db/ip/ip_dma/submodules/fifo_with_byteenables.v" "" { Text "E:/Concentrator_sim/db/ip/ip_dma/submodules/fifo_with_byteenables.v" 136 0 0 } } { "db/ip/ip_dma/submodules/descriptor_buffers.v" "" { Text "E:/Concentrator_sim/db/ip/ip_dma/submodules/descriptor_buffers.v" 296 0 0 } } { "db/ip/ip_dma/submodules/dispatcher.v" "" { Text "E:/Concentrator_sim/db/ip/ip_dma/submodules/dispatcher.v" 306 0 0 } } { "db/ip/ip_dma/submodules/ip_dma_msgdma_0.v" "" { Text "E:/Concentrator_sim/db/ip/ip_dma/submodules/ip_dma_msgdma_0.v" 86 0 0 } } { "db/ip/ip_dma/ip_dma.v" "" { Text "E:/Concentrator_sim/db/ip/ip_dma/ip_dma.v" 107 0 0 } } { "DE2_115_Concentrator_top.v" "" { Text "E:/Concentrator_sim/DE2_115_Concentrator_top.v" 121 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1652698162722 "|DE2_115_Concentrator_top|IP_DMA:IP_DMA|IP_DMA_msgdma_0:msgdma_0|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_read_command_FIFO|altsyncram:the_dp_ram|altsyncram_n2d1:auto_generated|ram_block1a26"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "IP_DMA:IP_DMA\|IP_DMA_msgdma_0:msgdma_0\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_n2d1:auto_generated\|q_b\[27\] " "Synthesized away node \"IP_DMA:IP_DMA\|IP_DMA_msgdma_0:msgdma_0\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_n2d1:auto_generated\|q_b\[27\]\"" {  } { { "db/altsyncram_n2d1.tdf" "" { Text "E:/Concentrator_sim/db/altsyncram_n2d1.tdf" 983 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "db/ip/ip_dma/submodules/fifo_with_byteenables.v" "" { Text "E:/Concentrator_sim/db/ip/ip_dma/submodules/fifo_with_byteenables.v" 136 0 0 } } { "db/ip/ip_dma/submodules/descriptor_buffers.v" "" { Text "E:/Concentrator_sim/db/ip/ip_dma/submodules/descriptor_buffers.v" 296 0 0 } } { "db/ip/ip_dma/submodules/dispatcher.v" "" { Text "E:/Concentrator_sim/db/ip/ip_dma/submodules/dispatcher.v" 306 0 0 } } { "db/ip/ip_dma/submodules/ip_dma_msgdma_0.v" "" { Text "E:/Concentrator_sim/db/ip/ip_dma/submodules/ip_dma_msgdma_0.v" 86 0 0 } } { "db/ip/ip_dma/ip_dma.v" "" { Text "E:/Concentrator_sim/db/ip/ip_dma/ip_dma.v" 107 0 0 } } { "DE2_115_Concentrator_top.v" "" { Text "E:/Concentrator_sim/DE2_115_Concentrator_top.v" 121 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1652698162722 "|DE2_115_Concentrator_top|IP_DMA:IP_DMA|IP_DMA_msgdma_0:msgdma_0|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_read_command_FIFO|altsyncram:the_dp_ram|altsyncram_n2d1:auto_generated|ram_block1a27"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "IP_DMA:IP_DMA\|IP_DMA_msgdma_0:msgdma_0\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_n2d1:auto_generated\|q_b\[28\] " "Synthesized away node \"IP_DMA:IP_DMA\|IP_DMA_msgdma_0:msgdma_0\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_n2d1:auto_generated\|q_b\[28\]\"" {  } { { "db/altsyncram_n2d1.tdf" "" { Text "E:/Concentrator_sim/db/altsyncram_n2d1.tdf" 1018 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "db/ip/ip_dma/submodules/fifo_with_byteenables.v" "" { Text "E:/Concentrator_sim/db/ip/ip_dma/submodules/fifo_with_byteenables.v" 136 0 0 } } { "db/ip/ip_dma/submodules/descriptor_buffers.v" "" { Text "E:/Concentrator_sim/db/ip/ip_dma/submodules/descriptor_buffers.v" 296 0 0 } } { "db/ip/ip_dma/submodules/dispatcher.v" "" { Text "E:/Concentrator_sim/db/ip/ip_dma/submodules/dispatcher.v" 306 0 0 } } { "db/ip/ip_dma/submodules/ip_dma_msgdma_0.v" "" { Text "E:/Concentrator_sim/db/ip/ip_dma/submodules/ip_dma_msgdma_0.v" 86 0 0 } } { "db/ip/ip_dma/ip_dma.v" "" { Text "E:/Concentrator_sim/db/ip/ip_dma/ip_dma.v" 107 0 0 } } { "DE2_115_Concentrator_top.v" "" { Text "E:/Concentrator_sim/DE2_115_Concentrator_top.v" 121 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1652698162722 "|DE2_115_Concentrator_top|IP_DMA:IP_DMA|IP_DMA_msgdma_0:msgdma_0|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_read_command_FIFO|altsyncram:the_dp_ram|altsyncram_n2d1:auto_generated|ram_block1a28"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "IP_DMA:IP_DMA\|IP_DMA_msgdma_0:msgdma_0\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_n2d1:auto_generated\|q_b\[29\] " "Synthesized away node \"IP_DMA:IP_DMA\|IP_DMA_msgdma_0:msgdma_0\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_n2d1:auto_generated\|q_b\[29\]\"" {  } { { "db/altsyncram_n2d1.tdf" "" { Text "E:/Concentrator_sim/db/altsyncram_n2d1.tdf" 1053 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "db/ip/ip_dma/submodules/fifo_with_byteenables.v" "" { Text "E:/Concentrator_sim/db/ip/ip_dma/submodules/fifo_with_byteenables.v" 136 0 0 } } { "db/ip/ip_dma/submodules/descriptor_buffers.v" "" { Text "E:/Concentrator_sim/db/ip/ip_dma/submodules/descriptor_buffers.v" 296 0 0 } } { "db/ip/ip_dma/submodules/dispatcher.v" "" { Text "E:/Concentrator_sim/db/ip/ip_dma/submodules/dispatcher.v" 306 0 0 } } { "db/ip/ip_dma/submodules/ip_dma_msgdma_0.v" "" { Text "E:/Concentrator_sim/db/ip/ip_dma/submodules/ip_dma_msgdma_0.v" 86 0 0 } } { "db/ip/ip_dma/ip_dma.v" "" { Text "E:/Concentrator_sim/db/ip/ip_dma/ip_dma.v" 107 0 0 } } { "DE2_115_Concentrator_top.v" "" { Text "E:/Concentrator_sim/DE2_115_Concentrator_top.v" 121 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1652698162722 "|DE2_115_Concentrator_top|IP_DMA:IP_DMA|IP_DMA_msgdma_0:msgdma_0|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_read_command_FIFO|altsyncram:the_dp_ram|altsyncram_n2d1:auto_generated|ram_block1a29"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "IP_DMA:IP_DMA\|IP_DMA_msgdma_0:msgdma_0\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_n2d1:auto_generated\|q_b\[30\] " "Synthesized away node \"IP_DMA:IP_DMA\|IP_DMA_msgdma_0:msgdma_0\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_n2d1:auto_generated\|q_b\[30\]\"" {  } { { "db/altsyncram_n2d1.tdf" "" { Text "E:/Concentrator_sim/db/altsyncram_n2d1.tdf" 1088 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "db/ip/ip_dma/submodules/fifo_with_byteenables.v" "" { Text "E:/Concentrator_sim/db/ip/ip_dma/submodules/fifo_with_byteenables.v" 136 0 0 } } { "db/ip/ip_dma/submodules/descriptor_buffers.v" "" { Text "E:/Concentrator_sim/db/ip/ip_dma/submodules/descriptor_buffers.v" 296 0 0 } } { "db/ip/ip_dma/submodules/dispatcher.v" "" { Text "E:/Concentrator_sim/db/ip/ip_dma/submodules/dispatcher.v" 306 0 0 } } { "db/ip/ip_dma/submodules/ip_dma_msgdma_0.v" "" { Text "E:/Concentrator_sim/db/ip/ip_dma/submodules/ip_dma_msgdma_0.v" 86 0 0 } } { "db/ip/ip_dma/ip_dma.v" "" { Text "E:/Concentrator_sim/db/ip/ip_dma/ip_dma.v" 107 0 0 } } { "DE2_115_Concentrator_top.v" "" { Text "E:/Concentrator_sim/DE2_115_Concentrator_top.v" 121 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1652698162722 "|DE2_115_Concentrator_top|IP_DMA:IP_DMA|IP_DMA_msgdma_0:msgdma_0|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_read_command_FIFO|altsyncram:the_dp_ram|altsyncram_n2d1:auto_generated|ram_block1a30"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "IP_DMA:IP_DMA\|IP_DMA_msgdma_0:msgdma_0\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_n2d1:auto_generated\|q_b\[31\] " "Synthesized away node \"IP_DMA:IP_DMA\|IP_DMA_msgdma_0:msgdma_0\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_n2d1:auto_generated\|q_b\[31\]\"" {  } { { "db/altsyncram_n2d1.tdf" "" { Text "E:/Concentrator_sim/db/altsyncram_n2d1.tdf" 1123 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "db/ip/ip_dma/submodules/fifo_with_byteenables.v" "" { Text "E:/Concentrator_sim/db/ip/ip_dma/submodules/fifo_with_byteenables.v" 136 0 0 } } { "db/ip/ip_dma/submodules/descriptor_buffers.v" "" { Text "E:/Concentrator_sim/db/ip/ip_dma/submodules/descriptor_buffers.v" 296 0 0 } } { "db/ip/ip_dma/submodules/dispatcher.v" "" { Text "E:/Concentrator_sim/db/ip/ip_dma/submodules/dispatcher.v" 306 0 0 } } { "db/ip/ip_dma/submodules/ip_dma_msgdma_0.v" "" { Text "E:/Concentrator_sim/db/ip/ip_dma/submodules/ip_dma_msgdma_0.v" 86 0 0 } } { "db/ip/ip_dma/ip_dma.v" "" { Text "E:/Concentrator_sim/db/ip/ip_dma/ip_dma.v" 107 0 0 } } { "DE2_115_Concentrator_top.v" "" { Text "E:/Concentrator_sim/DE2_115_Concentrator_top.v" 121 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1652698162722 "|DE2_115_Concentrator_top|IP_DMA:IP_DMA|IP_DMA_msgdma_0:msgdma_0|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_read_command_FIFO|altsyncram:the_dp_ram|altsyncram_n2d1:auto_generated|ram_block1a31"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "IP_DMA:IP_DMA\|IP_DMA_msgdma_0:msgdma_0\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_n2d1:auto_generated\|q_b\[32\] " "Synthesized away node \"IP_DMA:IP_DMA\|IP_DMA_msgdma_0:msgdma_0\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_n2d1:auto_generated\|q_b\[32\]\"" {  } { { "db/altsyncram_n2d1.tdf" "" { Text "E:/Concentrator_sim/db/altsyncram_n2d1.tdf" 1158 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "db/ip/ip_dma/submodules/fifo_with_byteenables.v" "" { Text "E:/Concentrator_sim/db/ip/ip_dma/submodules/fifo_with_byteenables.v" 136 0 0 } } { "db/ip/ip_dma/submodules/descriptor_buffers.v" "" { Text "E:/Concentrator_sim/db/ip/ip_dma/submodules/descriptor_buffers.v" 296 0 0 } } { "db/ip/ip_dma/submodules/dispatcher.v" "" { Text "E:/Concentrator_sim/db/ip/ip_dma/submodules/dispatcher.v" 306 0 0 } } { "db/ip/ip_dma/submodules/ip_dma_msgdma_0.v" "" { Text "E:/Concentrator_sim/db/ip/ip_dma/submodules/ip_dma_msgdma_0.v" 86 0 0 } } { "db/ip/ip_dma/ip_dma.v" "" { Text "E:/Concentrator_sim/db/ip/ip_dma/ip_dma.v" 107 0 0 } } { "DE2_115_Concentrator_top.v" "" { Text "E:/Concentrator_sim/DE2_115_Concentrator_top.v" 121 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1652698162722 "|DE2_115_Concentrator_top|IP_DMA:IP_DMA|IP_DMA_msgdma_0:msgdma_0|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_read_command_FIFO|altsyncram:the_dp_ram|altsyncram_n2d1:auto_generated|ram_block1a32"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "IP_DMA:IP_DMA\|IP_DMA_msgdma_0:msgdma_0\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_n2d1:auto_generated\|q_b\[33\] " "Synthesized away node \"IP_DMA:IP_DMA\|IP_DMA_msgdma_0:msgdma_0\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_n2d1:auto_generated\|q_b\[33\]\"" {  } { { "db/altsyncram_n2d1.tdf" "" { Text "E:/Concentrator_sim/db/altsyncram_n2d1.tdf" 1193 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "db/ip/ip_dma/submodules/fifo_with_byteenables.v" "" { Text "E:/Concentrator_sim/db/ip/ip_dma/submodules/fifo_with_byteenables.v" 136 0 0 } } { "db/ip/ip_dma/submodules/descriptor_buffers.v" "" { Text "E:/Concentrator_sim/db/ip/ip_dma/submodules/descriptor_buffers.v" 296 0 0 } } { "db/ip/ip_dma/submodules/dispatcher.v" "" { Text "E:/Concentrator_sim/db/ip/ip_dma/submodules/dispatcher.v" 306 0 0 } } { "db/ip/ip_dma/submodules/ip_dma_msgdma_0.v" "" { Text "E:/Concentrator_sim/db/ip/ip_dma/submodules/ip_dma_msgdma_0.v" 86 0 0 } } { "db/ip/ip_dma/ip_dma.v" "" { Text "E:/Concentrator_sim/db/ip/ip_dma/ip_dma.v" 107 0 0 } } { "DE2_115_Concentrator_top.v" "" { Text "E:/Concentrator_sim/DE2_115_Concentrator_top.v" 121 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1652698162722 "|DE2_115_Concentrator_top|IP_DMA:IP_DMA|IP_DMA_msgdma_0:msgdma_0|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_read_command_FIFO|altsyncram:the_dp_ram|altsyncram_n2d1:auto_generated|ram_block1a33"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "IP_DMA:IP_DMA\|IP_DMA_msgdma_0:msgdma_0\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_n2d1:auto_generated\|q_b\[34\] " "Synthesized away node \"IP_DMA:IP_DMA\|IP_DMA_msgdma_0:msgdma_0\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_n2d1:auto_generated\|q_b\[34\]\"" {  } { { "db/altsyncram_n2d1.tdf" "" { Text "E:/Concentrator_sim/db/altsyncram_n2d1.tdf" 1228 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "db/ip/ip_dma/submodules/fifo_with_byteenables.v" "" { Text "E:/Concentrator_sim/db/ip/ip_dma/submodules/fifo_with_byteenables.v" 136 0 0 } } { "db/ip/ip_dma/submodules/descriptor_buffers.v" "" { Text "E:/Concentrator_sim/db/ip/ip_dma/submodules/descriptor_buffers.v" 296 0 0 } } { "db/ip/ip_dma/submodules/dispatcher.v" "" { Text "E:/Concentrator_sim/db/ip/ip_dma/submodules/dispatcher.v" 306 0 0 } } { "db/ip/ip_dma/submodules/ip_dma_msgdma_0.v" "" { Text "E:/Concentrator_sim/db/ip/ip_dma/submodules/ip_dma_msgdma_0.v" 86 0 0 } } { "db/ip/ip_dma/ip_dma.v" "" { Text "E:/Concentrator_sim/db/ip/ip_dma/ip_dma.v" 107 0 0 } } { "DE2_115_Concentrator_top.v" "" { Text "E:/Concentrator_sim/DE2_115_Concentrator_top.v" 121 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1652698162722 "|DE2_115_Concentrator_top|IP_DMA:IP_DMA|IP_DMA_msgdma_0:msgdma_0|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_read_command_FIFO|altsyncram:the_dp_ram|altsyncram_n2d1:auto_generated|ram_block1a34"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "IP_DMA:IP_DMA\|IP_DMA_msgdma_0:msgdma_0\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_n2d1:auto_generated\|q_b\[35\] " "Synthesized away node \"IP_DMA:IP_DMA\|IP_DMA_msgdma_0:msgdma_0\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_n2d1:auto_generated\|q_b\[35\]\"" {  } { { "db/altsyncram_n2d1.tdf" "" { Text "E:/Concentrator_sim/db/altsyncram_n2d1.tdf" 1263 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "db/ip/ip_dma/submodules/fifo_with_byteenables.v" "" { Text "E:/Concentrator_sim/db/ip/ip_dma/submodules/fifo_with_byteenables.v" 136 0 0 } } { "db/ip/ip_dma/submodules/descriptor_buffers.v" "" { Text "E:/Concentrator_sim/db/ip/ip_dma/submodules/descriptor_buffers.v" 296 0 0 } } { "db/ip/ip_dma/submodules/dispatcher.v" "" { Text "E:/Concentrator_sim/db/ip/ip_dma/submodules/dispatcher.v" 306 0 0 } } { "db/ip/ip_dma/submodules/ip_dma_msgdma_0.v" "" { Text "E:/Concentrator_sim/db/ip/ip_dma/submodules/ip_dma_msgdma_0.v" 86 0 0 } } { "db/ip/ip_dma/ip_dma.v" "" { Text "E:/Concentrator_sim/db/ip/ip_dma/ip_dma.v" 107 0 0 } } { "DE2_115_Concentrator_top.v" "" { Text "E:/Concentrator_sim/DE2_115_Concentrator_top.v" 121 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1652698162722 "|DE2_115_Concentrator_top|IP_DMA:IP_DMA|IP_DMA_msgdma_0:msgdma_0|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_read_command_FIFO|altsyncram:the_dp_ram|altsyncram_n2d1:auto_generated|ram_block1a35"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "IP_DMA:IP_DMA\|IP_DMA_msgdma_0:msgdma_0\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_n2d1:auto_generated\|q_b\[36\] " "Synthesized away node \"IP_DMA:IP_DMA\|IP_DMA_msgdma_0:msgdma_0\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_n2d1:auto_generated\|q_b\[36\]\"" {  } { { "db/altsyncram_n2d1.tdf" "" { Text "E:/Concentrator_sim/db/altsyncram_n2d1.tdf" 1298 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "db/ip/ip_dma/submodules/fifo_with_byteenables.v" "" { Text "E:/Concentrator_sim/db/ip/ip_dma/submodules/fifo_with_byteenables.v" 136 0 0 } } { "db/ip/ip_dma/submodules/descriptor_buffers.v" "" { Text "E:/Concentrator_sim/db/ip/ip_dma/submodules/descriptor_buffers.v" 296 0 0 } } { "db/ip/ip_dma/submodules/dispatcher.v" "" { Text "E:/Concentrator_sim/db/ip/ip_dma/submodules/dispatcher.v" 306 0 0 } } { "db/ip/ip_dma/submodules/ip_dma_msgdma_0.v" "" { Text "E:/Concentrator_sim/db/ip/ip_dma/submodules/ip_dma_msgdma_0.v" 86 0 0 } } { "db/ip/ip_dma/ip_dma.v" "" { Text "E:/Concentrator_sim/db/ip/ip_dma/ip_dma.v" 107 0 0 } } { "DE2_115_Concentrator_top.v" "" { Text "E:/Concentrator_sim/DE2_115_Concentrator_top.v" 121 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1652698162722 "|DE2_115_Concentrator_top|IP_DMA:IP_DMA|IP_DMA_msgdma_0:msgdma_0|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_read_command_FIFO|altsyncram:the_dp_ram|altsyncram_n2d1:auto_generated|ram_block1a36"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "IP_DMA:IP_DMA\|IP_DMA_msgdma_0:msgdma_0\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_n2d1:auto_generated\|q_b\[37\] " "Synthesized away node \"IP_DMA:IP_DMA\|IP_DMA_msgdma_0:msgdma_0\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_n2d1:auto_generated\|q_b\[37\]\"" {  } { { "db/altsyncram_n2d1.tdf" "" { Text "E:/Concentrator_sim/db/altsyncram_n2d1.tdf" 1333 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "db/ip/ip_dma/submodules/fifo_with_byteenables.v" "" { Text "E:/Concentrator_sim/db/ip/ip_dma/submodules/fifo_with_byteenables.v" 136 0 0 } } { "db/ip/ip_dma/submodules/descriptor_buffers.v" "" { Text "E:/Concentrator_sim/db/ip/ip_dma/submodules/descriptor_buffers.v" 296 0 0 } } { "db/ip/ip_dma/submodules/dispatcher.v" "" { Text "E:/Concentrator_sim/db/ip/ip_dma/submodules/dispatcher.v" 306 0 0 } } { "db/ip/ip_dma/submodules/ip_dma_msgdma_0.v" "" { Text "E:/Concentrator_sim/db/ip/ip_dma/submodules/ip_dma_msgdma_0.v" 86 0 0 } } { "db/ip/ip_dma/ip_dma.v" "" { Text "E:/Concentrator_sim/db/ip/ip_dma/ip_dma.v" 107 0 0 } } { "DE2_115_Concentrator_top.v" "" { Text "E:/Concentrator_sim/DE2_115_Concentrator_top.v" 121 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1652698162722 "|DE2_115_Concentrator_top|IP_DMA:IP_DMA|IP_DMA_msgdma_0:msgdma_0|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_read_command_FIFO|altsyncram:the_dp_ram|altsyncram_n2d1:auto_generated|ram_block1a37"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "IP_DMA:IP_DMA\|IP_DMA_msgdma_0:msgdma_0\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_n2d1:auto_generated\|q_b\[38\] " "Synthesized away node \"IP_DMA:IP_DMA\|IP_DMA_msgdma_0:msgdma_0\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_n2d1:auto_generated\|q_b\[38\]\"" {  } { { "db/altsyncram_n2d1.tdf" "" { Text "E:/Concentrator_sim/db/altsyncram_n2d1.tdf" 1368 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "db/ip/ip_dma/submodules/fifo_with_byteenables.v" "" { Text "E:/Concentrator_sim/db/ip/ip_dma/submodules/fifo_with_byteenables.v" 136 0 0 } } { "db/ip/ip_dma/submodules/descriptor_buffers.v" "" { Text "E:/Concentrator_sim/db/ip/ip_dma/submodules/descriptor_buffers.v" 296 0 0 } } { "db/ip/ip_dma/submodules/dispatcher.v" "" { Text "E:/Concentrator_sim/db/ip/ip_dma/submodules/dispatcher.v" 306 0 0 } } { "db/ip/ip_dma/submodules/ip_dma_msgdma_0.v" "" { Text "E:/Concentrator_sim/db/ip/ip_dma/submodules/ip_dma_msgdma_0.v" 86 0 0 } } { "db/ip/ip_dma/ip_dma.v" "" { Text "E:/Concentrator_sim/db/ip/ip_dma/ip_dma.v" 107 0 0 } } { "DE2_115_Concentrator_top.v" "" { Text "E:/Concentrator_sim/DE2_115_Concentrator_top.v" 121 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1652698162722 "|DE2_115_Concentrator_top|IP_DMA:IP_DMA|IP_DMA_msgdma_0:msgdma_0|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_read_command_FIFO|altsyncram:the_dp_ram|altsyncram_n2d1:auto_generated|ram_block1a38"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "IP_DMA:IP_DMA\|IP_DMA_msgdma_0:msgdma_0\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_n2d1:auto_generated\|q_b\[39\] " "Synthesized away node \"IP_DMA:IP_DMA\|IP_DMA_msgdma_0:msgdma_0\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_n2d1:auto_generated\|q_b\[39\]\"" {  } { { "db/altsyncram_n2d1.tdf" "" { Text "E:/Concentrator_sim/db/altsyncram_n2d1.tdf" 1403 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "db/ip/ip_dma/submodules/fifo_with_byteenables.v" "" { Text "E:/Concentrator_sim/db/ip/ip_dma/submodules/fifo_with_byteenables.v" 136 0 0 } } { "db/ip/ip_dma/submodules/descriptor_buffers.v" "" { Text "E:/Concentrator_sim/db/ip/ip_dma/submodules/descriptor_buffers.v" 296 0 0 } } { "db/ip/ip_dma/submodules/dispatcher.v" "" { Text "E:/Concentrator_sim/db/ip/ip_dma/submodules/dispatcher.v" 306 0 0 } } { "db/ip/ip_dma/submodules/ip_dma_msgdma_0.v" "" { Text "E:/Concentrator_sim/db/ip/ip_dma/submodules/ip_dma_msgdma_0.v" 86 0 0 } } { "db/ip/ip_dma/ip_dma.v" "" { Text "E:/Concentrator_sim/db/ip/ip_dma/ip_dma.v" 107 0 0 } } { "DE2_115_Concentrator_top.v" "" { Text "E:/Concentrator_sim/DE2_115_Concentrator_top.v" 121 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1652698162722 "|DE2_115_Concentrator_top|IP_DMA:IP_DMA|IP_DMA_msgdma_0:msgdma_0|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_read_command_FIFO|altsyncram:the_dp_ram|altsyncram_n2d1:auto_generated|ram_block1a39"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "IP_DMA:IP_DMA\|IP_DMA_msgdma_0:msgdma_0\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_n2d1:auto_generated\|q_b\[40\] " "Synthesized away node \"IP_DMA:IP_DMA\|IP_DMA_msgdma_0:msgdma_0\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_n2d1:auto_generated\|q_b\[40\]\"" {  } { { "db/altsyncram_n2d1.tdf" "" { Text "E:/Concentrator_sim/db/altsyncram_n2d1.tdf" 1438 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "db/ip/ip_dma/submodules/fifo_with_byteenables.v" "" { Text "E:/Concentrator_sim/db/ip/ip_dma/submodules/fifo_with_byteenables.v" 136 0 0 } } { "db/ip/ip_dma/submodules/descriptor_buffers.v" "" { Text "E:/Concentrator_sim/db/ip/ip_dma/submodules/descriptor_buffers.v" 296 0 0 } } { "db/ip/ip_dma/submodules/dispatcher.v" "" { Text "E:/Concentrator_sim/db/ip/ip_dma/submodules/dispatcher.v" 306 0 0 } } { "db/ip/ip_dma/submodules/ip_dma_msgdma_0.v" "" { Text "E:/Concentrator_sim/db/ip/ip_dma/submodules/ip_dma_msgdma_0.v" 86 0 0 } } { "db/ip/ip_dma/ip_dma.v" "" { Text "E:/Concentrator_sim/db/ip/ip_dma/ip_dma.v" 107 0 0 } } { "DE2_115_Concentrator_top.v" "" { Text "E:/Concentrator_sim/DE2_115_Concentrator_top.v" 121 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1652698162722 "|DE2_115_Concentrator_top|IP_DMA:IP_DMA|IP_DMA_msgdma_0:msgdma_0|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_read_command_FIFO|altsyncram:the_dp_ram|altsyncram_n2d1:auto_generated|ram_block1a40"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "IP_DMA:IP_DMA\|IP_DMA_msgdma_0:msgdma_0\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_n2d1:auto_generated\|q_b\[41\] " "Synthesized away node \"IP_DMA:IP_DMA\|IP_DMA_msgdma_0:msgdma_0\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_n2d1:auto_generated\|q_b\[41\]\"" {  } { { "db/altsyncram_n2d1.tdf" "" { Text "E:/Concentrator_sim/db/altsyncram_n2d1.tdf" 1473 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "db/ip/ip_dma/submodules/fifo_with_byteenables.v" "" { Text "E:/Concentrator_sim/db/ip/ip_dma/submodules/fifo_with_byteenables.v" 136 0 0 } } { "db/ip/ip_dma/submodules/descriptor_buffers.v" "" { Text "E:/Concentrator_sim/db/ip/ip_dma/submodules/descriptor_buffers.v" 296 0 0 } } { "db/ip/ip_dma/submodules/dispatcher.v" "" { Text "E:/Concentrator_sim/db/ip/ip_dma/submodules/dispatcher.v" 306 0 0 } } { "db/ip/ip_dma/submodules/ip_dma_msgdma_0.v" "" { Text "E:/Concentrator_sim/db/ip/ip_dma/submodules/ip_dma_msgdma_0.v" 86 0 0 } } { "db/ip/ip_dma/ip_dma.v" "" { Text "E:/Concentrator_sim/db/ip/ip_dma/ip_dma.v" 107 0 0 } } { "DE2_115_Concentrator_top.v" "" { Text "E:/Concentrator_sim/DE2_115_Concentrator_top.v" 121 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1652698162722 "|DE2_115_Concentrator_top|IP_DMA:IP_DMA|IP_DMA_msgdma_0:msgdma_0|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_read_command_FIFO|altsyncram:the_dp_ram|altsyncram_n2d1:auto_generated|ram_block1a41"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "IP_DMA:IP_DMA\|IP_DMA_msgdma_0:msgdma_0\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_n2d1:auto_generated\|q_b\[42\] " "Synthesized away node \"IP_DMA:IP_DMA\|IP_DMA_msgdma_0:msgdma_0\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_n2d1:auto_generated\|q_b\[42\]\"" {  } { { "db/altsyncram_n2d1.tdf" "" { Text "E:/Concentrator_sim/db/altsyncram_n2d1.tdf" 1508 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "db/ip/ip_dma/submodules/fifo_with_byteenables.v" "" { Text "E:/Concentrator_sim/db/ip/ip_dma/submodules/fifo_with_byteenables.v" 136 0 0 } } { "db/ip/ip_dma/submodules/descriptor_buffers.v" "" { Text "E:/Concentrator_sim/db/ip/ip_dma/submodules/descriptor_buffers.v" 296 0 0 } } { "db/ip/ip_dma/submodules/dispatcher.v" "" { Text "E:/Concentrator_sim/db/ip/ip_dma/submodules/dispatcher.v" 306 0 0 } } { "db/ip/ip_dma/submodules/ip_dma_msgdma_0.v" "" { Text "E:/Concentrator_sim/db/ip/ip_dma/submodules/ip_dma_msgdma_0.v" 86 0 0 } } { "db/ip/ip_dma/ip_dma.v" "" { Text "E:/Concentrator_sim/db/ip/ip_dma/ip_dma.v" 107 0 0 } } { "DE2_115_Concentrator_top.v" "" { Text "E:/Concentrator_sim/DE2_115_Concentrator_top.v" 121 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1652698162722 "|DE2_115_Concentrator_top|IP_DMA:IP_DMA|IP_DMA_msgdma_0:msgdma_0|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_read_command_FIFO|altsyncram:the_dp_ram|altsyncram_n2d1:auto_generated|ram_block1a42"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "IP_DMA:IP_DMA\|IP_DMA_msgdma_0:msgdma_0\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_n2d1:auto_generated\|q_b\[43\] " "Synthesized away node \"IP_DMA:IP_DMA\|IP_DMA_msgdma_0:msgdma_0\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_n2d1:auto_generated\|q_b\[43\]\"" {  } { { "db/altsyncram_n2d1.tdf" "" { Text "E:/Concentrator_sim/db/altsyncram_n2d1.tdf" 1543 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "db/ip/ip_dma/submodules/fifo_with_byteenables.v" "" { Text "E:/Concentrator_sim/db/ip/ip_dma/submodules/fifo_with_byteenables.v" 136 0 0 } } { "db/ip/ip_dma/submodules/descriptor_buffers.v" "" { Text "E:/Concentrator_sim/db/ip/ip_dma/submodules/descriptor_buffers.v" 296 0 0 } } { "db/ip/ip_dma/submodules/dispatcher.v" "" { Text "E:/Concentrator_sim/db/ip/ip_dma/submodules/dispatcher.v" 306 0 0 } } { "db/ip/ip_dma/submodules/ip_dma_msgdma_0.v" "" { Text "E:/Concentrator_sim/db/ip/ip_dma/submodules/ip_dma_msgdma_0.v" 86 0 0 } } { "db/ip/ip_dma/ip_dma.v" "" { Text "E:/Concentrator_sim/db/ip/ip_dma/ip_dma.v" 107 0 0 } } { "DE2_115_Concentrator_top.v" "" { Text "E:/Concentrator_sim/DE2_115_Concentrator_top.v" 121 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1652698162722 "|DE2_115_Concentrator_top|IP_DMA:IP_DMA|IP_DMA_msgdma_0:msgdma_0|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_read_command_FIFO|altsyncram:the_dp_ram|altsyncram_n2d1:auto_generated|ram_block1a43"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "IP_DMA:IP_DMA\|IP_DMA_msgdma_0:msgdma_0\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_n2d1:auto_generated\|q_b\[44\] " "Synthesized away node \"IP_DMA:IP_DMA\|IP_DMA_msgdma_0:msgdma_0\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_n2d1:auto_generated\|q_b\[44\]\"" {  } { { "db/altsyncram_n2d1.tdf" "" { Text "E:/Concentrator_sim/db/altsyncram_n2d1.tdf" 1578 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "db/ip/ip_dma/submodules/fifo_with_byteenables.v" "" { Text "E:/Concentrator_sim/db/ip/ip_dma/submodules/fifo_with_byteenables.v" 136 0 0 } } { "db/ip/ip_dma/submodules/descriptor_buffers.v" "" { Text "E:/Concentrator_sim/db/ip/ip_dma/submodules/descriptor_buffers.v" 296 0 0 } } { "db/ip/ip_dma/submodules/dispatcher.v" "" { Text "E:/Concentrator_sim/db/ip/ip_dma/submodules/dispatcher.v" 306 0 0 } } { "db/ip/ip_dma/submodules/ip_dma_msgdma_0.v" "" { Text "E:/Concentrator_sim/db/ip/ip_dma/submodules/ip_dma_msgdma_0.v" 86 0 0 } } { "db/ip/ip_dma/ip_dma.v" "" { Text "E:/Concentrator_sim/db/ip/ip_dma/ip_dma.v" 107 0 0 } } { "DE2_115_Concentrator_top.v" "" { Text "E:/Concentrator_sim/DE2_115_Concentrator_top.v" 121 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1652698162722 "|DE2_115_Concentrator_top|IP_DMA:IP_DMA|IP_DMA_msgdma_0:msgdma_0|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_read_command_FIFO|altsyncram:the_dp_ram|altsyncram_n2d1:auto_generated|ram_block1a44"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "IP_DMA:IP_DMA\|IP_DMA_msgdma_0:msgdma_0\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_n2d1:auto_generated\|q_b\[45\] " "Synthesized away node \"IP_DMA:IP_DMA\|IP_DMA_msgdma_0:msgdma_0\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_n2d1:auto_generated\|q_b\[45\]\"" {  } { { "db/altsyncram_n2d1.tdf" "" { Text "E:/Concentrator_sim/db/altsyncram_n2d1.tdf" 1613 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "db/ip/ip_dma/submodules/fifo_with_byteenables.v" "" { Text "E:/Concentrator_sim/db/ip/ip_dma/submodules/fifo_with_byteenables.v" 136 0 0 } } { "db/ip/ip_dma/submodules/descriptor_buffers.v" "" { Text "E:/Concentrator_sim/db/ip/ip_dma/submodules/descriptor_buffers.v" 296 0 0 } } { "db/ip/ip_dma/submodules/dispatcher.v" "" { Text "E:/Concentrator_sim/db/ip/ip_dma/submodules/dispatcher.v" 306 0 0 } } { "db/ip/ip_dma/submodules/ip_dma_msgdma_0.v" "" { Text "E:/Concentrator_sim/db/ip/ip_dma/submodules/ip_dma_msgdma_0.v" 86 0 0 } } { "db/ip/ip_dma/ip_dma.v" "" { Text "E:/Concentrator_sim/db/ip/ip_dma/ip_dma.v" 107 0 0 } } { "DE2_115_Concentrator_top.v" "" { Text "E:/Concentrator_sim/DE2_115_Concentrator_top.v" 121 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1652698162722 "|DE2_115_Concentrator_top|IP_DMA:IP_DMA|IP_DMA_msgdma_0:msgdma_0|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_read_command_FIFO|altsyncram:the_dp_ram|altsyncram_n2d1:auto_generated|ram_block1a45"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "IP_DMA:IP_DMA\|IP_DMA_msgdma_0:msgdma_0\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_n2d1:auto_generated\|q_b\[46\] " "Synthesized away node \"IP_DMA:IP_DMA\|IP_DMA_msgdma_0:msgdma_0\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_n2d1:auto_generated\|q_b\[46\]\"" {  } { { "db/altsyncram_n2d1.tdf" "" { Text "E:/Concentrator_sim/db/altsyncram_n2d1.tdf" 1648 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "db/ip/ip_dma/submodules/fifo_with_byteenables.v" "" { Text "E:/Concentrator_sim/db/ip/ip_dma/submodules/fifo_with_byteenables.v" 136 0 0 } } { "db/ip/ip_dma/submodules/descriptor_buffers.v" "" { Text "E:/Concentrator_sim/db/ip/ip_dma/submodules/descriptor_buffers.v" 296 0 0 } } { "db/ip/ip_dma/submodules/dispatcher.v" "" { Text "E:/Concentrator_sim/db/ip/ip_dma/submodules/dispatcher.v" 306 0 0 } } { "db/ip/ip_dma/submodules/ip_dma_msgdma_0.v" "" { Text "E:/Concentrator_sim/db/ip/ip_dma/submodules/ip_dma_msgdma_0.v" 86 0 0 } } { "db/ip/ip_dma/ip_dma.v" "" { Text "E:/Concentrator_sim/db/ip/ip_dma/ip_dma.v" 107 0 0 } } { "DE2_115_Concentrator_top.v" "" { Text "E:/Concentrator_sim/DE2_115_Concentrator_top.v" 121 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1652698162722 "|DE2_115_Concentrator_top|IP_DMA:IP_DMA|IP_DMA_msgdma_0:msgdma_0|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_read_command_FIFO|altsyncram:the_dp_ram|altsyncram_n2d1:auto_generated|ram_block1a46"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "IP_DMA:IP_DMA\|IP_DMA_msgdma_0:msgdma_0\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_n2d1:auto_generated\|q_b\[47\] " "Synthesized away node \"IP_DMA:IP_DMA\|IP_DMA_msgdma_0:msgdma_0\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_n2d1:auto_generated\|q_b\[47\]\"" {  } { { "db/altsyncram_n2d1.tdf" "" { Text "E:/Concentrator_sim/db/altsyncram_n2d1.tdf" 1683 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "db/ip/ip_dma/submodules/fifo_with_byteenables.v" "" { Text "E:/Concentrator_sim/db/ip/ip_dma/submodules/fifo_with_byteenables.v" 136 0 0 } } { "db/ip/ip_dma/submodules/descriptor_buffers.v" "" { Text "E:/Concentrator_sim/db/ip/ip_dma/submodules/descriptor_buffers.v" 296 0 0 } } { "db/ip/ip_dma/submodules/dispatcher.v" "" { Text "E:/Concentrator_sim/db/ip/ip_dma/submodules/dispatcher.v" 306 0 0 } } { "db/ip/ip_dma/submodules/ip_dma_msgdma_0.v" "" { Text "E:/Concentrator_sim/db/ip/ip_dma/submodules/ip_dma_msgdma_0.v" 86 0 0 } } { "db/ip/ip_dma/ip_dma.v" "" { Text "E:/Concentrator_sim/db/ip/ip_dma/ip_dma.v" 107 0 0 } } { "DE2_115_Concentrator_top.v" "" { Text "E:/Concentrator_sim/DE2_115_Concentrator_top.v" 121 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1652698162722 "|DE2_115_Concentrator_top|IP_DMA:IP_DMA|IP_DMA_msgdma_0:msgdma_0|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_read_command_FIFO|altsyncram:the_dp_ram|altsyncram_n2d1:auto_generated|ram_block1a47"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "IP_DMA:IP_DMA\|IP_DMA_msgdma_0:msgdma_0\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_n2d1:auto_generated\|q_b\[48\] " "Synthesized away node \"IP_DMA:IP_DMA\|IP_DMA_msgdma_0:msgdma_0\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_n2d1:auto_generated\|q_b\[48\]\"" {  } { { "db/altsyncram_n2d1.tdf" "" { Text "E:/Concentrator_sim/db/altsyncram_n2d1.tdf" 1718 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "db/ip/ip_dma/submodules/fifo_with_byteenables.v" "" { Text "E:/Concentrator_sim/db/ip/ip_dma/submodules/fifo_with_byteenables.v" 136 0 0 } } { "db/ip/ip_dma/submodules/descriptor_buffers.v" "" { Text "E:/Concentrator_sim/db/ip/ip_dma/submodules/descriptor_buffers.v" 296 0 0 } } { "db/ip/ip_dma/submodules/dispatcher.v" "" { Text "E:/Concentrator_sim/db/ip/ip_dma/submodules/dispatcher.v" 306 0 0 } } { "db/ip/ip_dma/submodules/ip_dma_msgdma_0.v" "" { Text "E:/Concentrator_sim/db/ip/ip_dma/submodules/ip_dma_msgdma_0.v" 86 0 0 } } { "db/ip/ip_dma/ip_dma.v" "" { Text "E:/Concentrator_sim/db/ip/ip_dma/ip_dma.v" 107 0 0 } } { "DE2_115_Concentrator_top.v" "" { Text "E:/Concentrator_sim/DE2_115_Concentrator_top.v" 121 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1652698162722 "|DE2_115_Concentrator_top|IP_DMA:IP_DMA|IP_DMA_msgdma_0:msgdma_0|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_read_command_FIFO|altsyncram:the_dp_ram|altsyncram_n2d1:auto_generated|ram_block1a48"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "IP_DMA:IP_DMA\|IP_DMA_msgdma_0:msgdma_0\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_n2d1:auto_generated\|q_b\[49\] " "Synthesized away node \"IP_DMA:IP_DMA\|IP_DMA_msgdma_0:msgdma_0\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_n2d1:auto_generated\|q_b\[49\]\"" {  } { { "db/altsyncram_n2d1.tdf" "" { Text "E:/Concentrator_sim/db/altsyncram_n2d1.tdf" 1753 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "db/ip/ip_dma/submodules/fifo_with_byteenables.v" "" { Text "E:/Concentrator_sim/db/ip/ip_dma/submodules/fifo_with_byteenables.v" 136 0 0 } } { "db/ip/ip_dma/submodules/descriptor_buffers.v" "" { Text "E:/Concentrator_sim/db/ip/ip_dma/submodules/descriptor_buffers.v" 296 0 0 } } { "db/ip/ip_dma/submodules/dispatcher.v" "" { Text "E:/Concentrator_sim/db/ip/ip_dma/submodules/dispatcher.v" 306 0 0 } } { "db/ip/ip_dma/submodules/ip_dma_msgdma_0.v" "" { Text "E:/Concentrator_sim/db/ip/ip_dma/submodules/ip_dma_msgdma_0.v" 86 0 0 } } { "db/ip/ip_dma/ip_dma.v" "" { Text "E:/Concentrator_sim/db/ip/ip_dma/ip_dma.v" 107 0 0 } } { "DE2_115_Concentrator_top.v" "" { Text "E:/Concentrator_sim/DE2_115_Concentrator_top.v" 121 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1652698162722 "|DE2_115_Concentrator_top|IP_DMA:IP_DMA|IP_DMA_msgdma_0:msgdma_0|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_read_command_FIFO|altsyncram:the_dp_ram|altsyncram_n2d1:auto_generated|ram_block1a49"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "IP_DMA:IP_DMA\|IP_DMA_msgdma_0:msgdma_0\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_n2d1:auto_generated\|q_b\[50\] " "Synthesized away node \"IP_DMA:IP_DMA\|IP_DMA_msgdma_0:msgdma_0\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_n2d1:auto_generated\|q_b\[50\]\"" {  } { { "db/altsyncram_n2d1.tdf" "" { Text "E:/Concentrator_sim/db/altsyncram_n2d1.tdf" 1788 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "db/ip/ip_dma/submodules/fifo_with_byteenables.v" "" { Text "E:/Concentrator_sim/db/ip/ip_dma/submodules/fifo_with_byteenables.v" 136 0 0 } } { "db/ip/ip_dma/submodules/descriptor_buffers.v" "" { Text "E:/Concentrator_sim/db/ip/ip_dma/submodules/descriptor_buffers.v" 296 0 0 } } { "db/ip/ip_dma/submodules/dispatcher.v" "" { Text "E:/Concentrator_sim/db/ip/ip_dma/submodules/dispatcher.v" 306 0 0 } } { "db/ip/ip_dma/submodules/ip_dma_msgdma_0.v" "" { Text "E:/Concentrator_sim/db/ip/ip_dma/submodules/ip_dma_msgdma_0.v" 86 0 0 } } { "db/ip/ip_dma/ip_dma.v" "" { Text "E:/Concentrator_sim/db/ip/ip_dma/ip_dma.v" 107 0 0 } } { "DE2_115_Concentrator_top.v" "" { Text "E:/Concentrator_sim/DE2_115_Concentrator_top.v" 121 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1652698162722 "|DE2_115_Concentrator_top|IP_DMA:IP_DMA|IP_DMA_msgdma_0:msgdma_0|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_read_command_FIFO|altsyncram:the_dp_ram|altsyncram_n2d1:auto_generated|ram_block1a50"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "IP_DMA:IP_DMA\|IP_DMA_msgdma_0:msgdma_0\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_n2d1:auto_generated\|q_b\[51\] " "Synthesized away node \"IP_DMA:IP_DMA\|IP_DMA_msgdma_0:msgdma_0\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_n2d1:auto_generated\|q_b\[51\]\"" {  } { { "db/altsyncram_n2d1.tdf" "" { Text "E:/Concentrator_sim/db/altsyncram_n2d1.tdf" 1823 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "db/ip/ip_dma/submodules/fifo_with_byteenables.v" "" { Text "E:/Concentrator_sim/db/ip/ip_dma/submodules/fifo_with_byteenables.v" 136 0 0 } } { "db/ip/ip_dma/submodules/descriptor_buffers.v" "" { Text "E:/Concentrator_sim/db/ip/ip_dma/submodules/descriptor_buffers.v" 296 0 0 } } { "db/ip/ip_dma/submodules/dispatcher.v" "" { Text "E:/Concentrator_sim/db/ip/ip_dma/submodules/dispatcher.v" 306 0 0 } } { "db/ip/ip_dma/submodules/ip_dma_msgdma_0.v" "" { Text "E:/Concentrator_sim/db/ip/ip_dma/submodules/ip_dma_msgdma_0.v" 86 0 0 } } { "db/ip/ip_dma/ip_dma.v" "" { Text "E:/Concentrator_sim/db/ip/ip_dma/ip_dma.v" 107 0 0 } } { "DE2_115_Concentrator_top.v" "" { Text "E:/Concentrator_sim/DE2_115_Concentrator_top.v" 121 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1652698162722 "|DE2_115_Concentrator_top|IP_DMA:IP_DMA|IP_DMA_msgdma_0:msgdma_0|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_read_command_FIFO|altsyncram:the_dp_ram|altsyncram_n2d1:auto_generated|ram_block1a51"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "IP_DMA:IP_DMA\|IP_DMA_msgdma_0:msgdma_0\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_n2d1:auto_generated\|q_b\[52\] " "Synthesized away node \"IP_DMA:IP_DMA\|IP_DMA_msgdma_0:msgdma_0\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_n2d1:auto_generated\|q_b\[52\]\"" {  } { { "db/altsyncram_n2d1.tdf" "" { Text "E:/Concentrator_sim/db/altsyncram_n2d1.tdf" 1858 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "db/ip/ip_dma/submodules/fifo_with_byteenables.v" "" { Text "E:/Concentrator_sim/db/ip/ip_dma/submodules/fifo_with_byteenables.v" 136 0 0 } } { "db/ip/ip_dma/submodules/descriptor_buffers.v" "" { Text "E:/Concentrator_sim/db/ip/ip_dma/submodules/descriptor_buffers.v" 296 0 0 } } { "db/ip/ip_dma/submodules/dispatcher.v" "" { Text "E:/Concentrator_sim/db/ip/ip_dma/submodules/dispatcher.v" 306 0 0 } } { "db/ip/ip_dma/submodules/ip_dma_msgdma_0.v" "" { Text "E:/Concentrator_sim/db/ip/ip_dma/submodules/ip_dma_msgdma_0.v" 86 0 0 } } { "db/ip/ip_dma/ip_dma.v" "" { Text "E:/Concentrator_sim/db/ip/ip_dma/ip_dma.v" 107 0 0 } } { "DE2_115_Concentrator_top.v" "" { Text "E:/Concentrator_sim/DE2_115_Concentrator_top.v" 121 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1652698162722 "|DE2_115_Concentrator_top|IP_DMA:IP_DMA|IP_DMA_msgdma_0:msgdma_0|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_read_command_FIFO|altsyncram:the_dp_ram|altsyncram_n2d1:auto_generated|ram_block1a52"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "IP_DMA:IP_DMA\|IP_DMA_msgdma_0:msgdma_0\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_n2d1:auto_generated\|q_b\[53\] " "Synthesized away node \"IP_DMA:IP_DMA\|IP_DMA_msgdma_0:msgdma_0\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_n2d1:auto_generated\|q_b\[53\]\"" {  } { { "db/altsyncram_n2d1.tdf" "" { Text "E:/Concentrator_sim/db/altsyncram_n2d1.tdf" 1893 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "db/ip/ip_dma/submodules/fifo_with_byteenables.v" "" { Text "E:/Concentrator_sim/db/ip/ip_dma/submodules/fifo_with_byteenables.v" 136 0 0 } } { "db/ip/ip_dma/submodules/descriptor_buffers.v" "" { Text "E:/Concentrator_sim/db/ip/ip_dma/submodules/descriptor_buffers.v" 296 0 0 } } { "db/ip/ip_dma/submodules/dispatcher.v" "" { Text "E:/Concentrator_sim/db/ip/ip_dma/submodules/dispatcher.v" 306 0 0 } } { "db/ip/ip_dma/submodules/ip_dma_msgdma_0.v" "" { Text "E:/Concentrator_sim/db/ip/ip_dma/submodules/ip_dma_msgdma_0.v" 86 0 0 } } { "db/ip/ip_dma/ip_dma.v" "" { Text "E:/Concentrator_sim/db/ip/ip_dma/ip_dma.v" 107 0 0 } } { "DE2_115_Concentrator_top.v" "" { Text "E:/Concentrator_sim/DE2_115_Concentrator_top.v" 121 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1652698162722 "|DE2_115_Concentrator_top|IP_DMA:IP_DMA|IP_DMA_msgdma_0:msgdma_0|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_read_command_FIFO|altsyncram:the_dp_ram|altsyncram_n2d1:auto_generated|ram_block1a53"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "IP_DMA:IP_DMA\|IP_DMA_msgdma_0:msgdma_0\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_n2d1:auto_generated\|q_b\[54\] " "Synthesized away node \"IP_DMA:IP_DMA\|IP_DMA_msgdma_0:msgdma_0\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_n2d1:auto_generated\|q_b\[54\]\"" {  } { { "db/altsyncram_n2d1.tdf" "" { Text "E:/Concentrator_sim/db/altsyncram_n2d1.tdf" 1928 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "db/ip/ip_dma/submodules/fifo_with_byteenables.v" "" { Text "E:/Concentrator_sim/db/ip/ip_dma/submodules/fifo_with_byteenables.v" 136 0 0 } } { "db/ip/ip_dma/submodules/descriptor_buffers.v" "" { Text "E:/Concentrator_sim/db/ip/ip_dma/submodules/descriptor_buffers.v" 296 0 0 } } { "db/ip/ip_dma/submodules/dispatcher.v" "" { Text "E:/Concentrator_sim/db/ip/ip_dma/submodules/dispatcher.v" 306 0 0 } } { "db/ip/ip_dma/submodules/ip_dma_msgdma_0.v" "" { Text "E:/Concentrator_sim/db/ip/ip_dma/submodules/ip_dma_msgdma_0.v" 86 0 0 } } { "db/ip/ip_dma/ip_dma.v" "" { Text "E:/Concentrator_sim/db/ip/ip_dma/ip_dma.v" 107 0 0 } } { "DE2_115_Concentrator_top.v" "" { Text "E:/Concentrator_sim/DE2_115_Concentrator_top.v" 121 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1652698162722 "|DE2_115_Concentrator_top|IP_DMA:IP_DMA|IP_DMA_msgdma_0:msgdma_0|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_read_command_FIFO|altsyncram:the_dp_ram|altsyncram_n2d1:auto_generated|ram_block1a54"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "IP_DMA:IP_DMA\|IP_DMA_msgdma_0:msgdma_0\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_n2d1:auto_generated\|q_b\[55\] " "Synthesized away node \"IP_DMA:IP_DMA\|IP_DMA_msgdma_0:msgdma_0\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_n2d1:auto_generated\|q_b\[55\]\"" {  } { { "db/altsyncram_n2d1.tdf" "" { Text "E:/Concentrator_sim/db/altsyncram_n2d1.tdf" 1963 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "db/ip/ip_dma/submodules/fifo_with_byteenables.v" "" { Text "E:/Concentrator_sim/db/ip/ip_dma/submodules/fifo_with_byteenables.v" 136 0 0 } } { "db/ip/ip_dma/submodules/descriptor_buffers.v" "" { Text "E:/Concentrator_sim/db/ip/ip_dma/submodules/descriptor_buffers.v" 296 0 0 } } { "db/ip/ip_dma/submodules/dispatcher.v" "" { Text "E:/Concentrator_sim/db/ip/ip_dma/submodules/dispatcher.v" 306 0 0 } } { "db/ip/ip_dma/submodules/ip_dma_msgdma_0.v" "" { Text "E:/Concentrator_sim/db/ip/ip_dma/submodules/ip_dma_msgdma_0.v" 86 0 0 } } { "db/ip/ip_dma/ip_dma.v" "" { Text "E:/Concentrator_sim/db/ip/ip_dma/ip_dma.v" 107 0 0 } } { "DE2_115_Concentrator_top.v" "" { Text "E:/Concentrator_sim/DE2_115_Concentrator_top.v" 121 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1652698162722 "|DE2_115_Concentrator_top|IP_DMA:IP_DMA|IP_DMA_msgdma_0:msgdma_0|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_read_command_FIFO|altsyncram:the_dp_ram|altsyncram_n2d1:auto_generated|ram_block1a55"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "IP_DMA:IP_DMA\|IP_DMA_msgdma_0:msgdma_0\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_n2d1:auto_generated\|q_b\[56\] " "Synthesized away node \"IP_DMA:IP_DMA\|IP_DMA_msgdma_0:msgdma_0\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_n2d1:auto_generated\|q_b\[56\]\"" {  } { { "db/altsyncram_n2d1.tdf" "" { Text "E:/Concentrator_sim/db/altsyncram_n2d1.tdf" 1998 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "db/ip/ip_dma/submodules/fifo_with_byteenables.v" "" { Text "E:/Concentrator_sim/db/ip/ip_dma/submodules/fifo_with_byteenables.v" 136 0 0 } } { "db/ip/ip_dma/submodules/descriptor_buffers.v" "" { Text "E:/Concentrator_sim/db/ip/ip_dma/submodules/descriptor_buffers.v" 296 0 0 } } { "db/ip/ip_dma/submodules/dispatcher.v" "" { Text "E:/Concentrator_sim/db/ip/ip_dma/submodules/dispatcher.v" 306 0 0 } } { "db/ip/ip_dma/submodules/ip_dma_msgdma_0.v" "" { Text "E:/Concentrator_sim/db/ip/ip_dma/submodules/ip_dma_msgdma_0.v" 86 0 0 } } { "db/ip/ip_dma/ip_dma.v" "" { Text "E:/Concentrator_sim/db/ip/ip_dma/ip_dma.v" 107 0 0 } } { "DE2_115_Concentrator_top.v" "" { Text "E:/Concentrator_sim/DE2_115_Concentrator_top.v" 121 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1652698162722 "|DE2_115_Concentrator_top|IP_DMA:IP_DMA|IP_DMA_msgdma_0:msgdma_0|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_read_command_FIFO|altsyncram:the_dp_ram|altsyncram_n2d1:auto_generated|ram_block1a56"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "IP_DMA:IP_DMA\|IP_DMA_msgdma_0:msgdma_0\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_n2d1:auto_generated\|q_b\[57\] " "Synthesized away node \"IP_DMA:IP_DMA\|IP_DMA_msgdma_0:msgdma_0\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_n2d1:auto_generated\|q_b\[57\]\"" {  } { { "db/altsyncram_n2d1.tdf" "" { Text "E:/Concentrator_sim/db/altsyncram_n2d1.tdf" 2033 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "db/ip/ip_dma/submodules/fifo_with_byteenables.v" "" { Text "E:/Concentrator_sim/db/ip/ip_dma/submodules/fifo_with_byteenables.v" 136 0 0 } } { "db/ip/ip_dma/submodules/descriptor_buffers.v" "" { Text "E:/Concentrator_sim/db/ip/ip_dma/submodules/descriptor_buffers.v" 296 0 0 } } { "db/ip/ip_dma/submodules/dispatcher.v" "" { Text "E:/Concentrator_sim/db/ip/ip_dma/submodules/dispatcher.v" 306 0 0 } } { "db/ip/ip_dma/submodules/ip_dma_msgdma_0.v" "" { Text "E:/Concentrator_sim/db/ip/ip_dma/submodules/ip_dma_msgdma_0.v" 86 0 0 } } { "db/ip/ip_dma/ip_dma.v" "" { Text "E:/Concentrator_sim/db/ip/ip_dma/ip_dma.v" 107 0 0 } } { "DE2_115_Concentrator_top.v" "" { Text "E:/Concentrator_sim/DE2_115_Concentrator_top.v" 121 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1652698162722 "|DE2_115_Concentrator_top|IP_DMA:IP_DMA|IP_DMA_msgdma_0:msgdma_0|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_read_command_FIFO|altsyncram:the_dp_ram|altsyncram_n2d1:auto_generated|ram_block1a57"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "IP_DMA:IP_DMA\|IP_DMA_msgdma_0:msgdma_0\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_n2d1:auto_generated\|q_b\[58\] " "Synthesized away node \"IP_DMA:IP_DMA\|IP_DMA_msgdma_0:msgdma_0\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_n2d1:auto_generated\|q_b\[58\]\"" {  } { { "db/altsyncram_n2d1.tdf" "" { Text "E:/Concentrator_sim/db/altsyncram_n2d1.tdf" 2068 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "db/ip/ip_dma/submodules/fifo_with_byteenables.v" "" { Text "E:/Concentrator_sim/db/ip/ip_dma/submodules/fifo_with_byteenables.v" 136 0 0 } } { "db/ip/ip_dma/submodules/descriptor_buffers.v" "" { Text "E:/Concentrator_sim/db/ip/ip_dma/submodules/descriptor_buffers.v" 296 0 0 } } { "db/ip/ip_dma/submodules/dispatcher.v" "" { Text "E:/Concentrator_sim/db/ip/ip_dma/submodules/dispatcher.v" 306 0 0 } } { "db/ip/ip_dma/submodules/ip_dma_msgdma_0.v" "" { Text "E:/Concentrator_sim/db/ip/ip_dma/submodules/ip_dma_msgdma_0.v" 86 0 0 } } { "db/ip/ip_dma/ip_dma.v" "" { Text "E:/Concentrator_sim/db/ip/ip_dma/ip_dma.v" 107 0 0 } } { "DE2_115_Concentrator_top.v" "" { Text "E:/Concentrator_sim/DE2_115_Concentrator_top.v" 121 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1652698162722 "|DE2_115_Concentrator_top|IP_DMA:IP_DMA|IP_DMA_msgdma_0:msgdma_0|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_read_command_FIFO|altsyncram:the_dp_ram|altsyncram_n2d1:auto_generated|ram_block1a58"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "IP_DMA:IP_DMA\|IP_DMA_msgdma_0:msgdma_0\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_n2d1:auto_generated\|q_b\[59\] " "Synthesized away node \"IP_DMA:IP_DMA\|IP_DMA_msgdma_0:msgdma_0\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_n2d1:auto_generated\|q_b\[59\]\"" {  } { { "db/altsyncram_n2d1.tdf" "" { Text "E:/Concentrator_sim/db/altsyncram_n2d1.tdf" 2103 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "db/ip/ip_dma/submodules/fifo_with_byteenables.v" "" { Text "E:/Concentrator_sim/db/ip/ip_dma/submodules/fifo_with_byteenables.v" 136 0 0 } } { "db/ip/ip_dma/submodules/descriptor_buffers.v" "" { Text "E:/Concentrator_sim/db/ip/ip_dma/submodules/descriptor_buffers.v" 296 0 0 } } { "db/ip/ip_dma/submodules/dispatcher.v" "" { Text "E:/Concentrator_sim/db/ip/ip_dma/submodules/dispatcher.v" 306 0 0 } } { "db/ip/ip_dma/submodules/ip_dma_msgdma_0.v" "" { Text "E:/Concentrator_sim/db/ip/ip_dma/submodules/ip_dma_msgdma_0.v" 86 0 0 } } { "db/ip/ip_dma/ip_dma.v" "" { Text "E:/Concentrator_sim/db/ip/ip_dma/ip_dma.v" 107 0 0 } } { "DE2_115_Concentrator_top.v" "" { Text "E:/Concentrator_sim/DE2_115_Concentrator_top.v" 121 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1652698162722 "|DE2_115_Concentrator_top|IP_DMA:IP_DMA|IP_DMA_msgdma_0:msgdma_0|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_read_command_FIFO|altsyncram:the_dp_ram|altsyncram_n2d1:auto_generated|ram_block1a59"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "IP_DMA:IP_DMA\|IP_DMA_msgdma_0:msgdma_0\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_n2d1:auto_generated\|q_b\[60\] " "Synthesized away node \"IP_DMA:IP_DMA\|IP_DMA_msgdma_0:msgdma_0\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_n2d1:auto_generated\|q_b\[60\]\"" {  } { { "db/altsyncram_n2d1.tdf" "" { Text "E:/Concentrator_sim/db/altsyncram_n2d1.tdf" 2138 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "db/ip/ip_dma/submodules/fifo_with_byteenables.v" "" { Text "E:/Concentrator_sim/db/ip/ip_dma/submodules/fifo_with_byteenables.v" 136 0 0 } } { "db/ip/ip_dma/submodules/descriptor_buffers.v" "" { Text "E:/Concentrator_sim/db/ip/ip_dma/submodules/descriptor_buffers.v" 296 0 0 } } { "db/ip/ip_dma/submodules/dispatcher.v" "" { Text "E:/Concentrator_sim/db/ip/ip_dma/submodules/dispatcher.v" 306 0 0 } } { "db/ip/ip_dma/submodules/ip_dma_msgdma_0.v" "" { Text "E:/Concentrator_sim/db/ip/ip_dma/submodules/ip_dma_msgdma_0.v" 86 0 0 } } { "db/ip/ip_dma/ip_dma.v" "" { Text "E:/Concentrator_sim/db/ip/ip_dma/ip_dma.v" 107 0 0 } } { "DE2_115_Concentrator_top.v" "" { Text "E:/Concentrator_sim/DE2_115_Concentrator_top.v" 121 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1652698162722 "|DE2_115_Concentrator_top|IP_DMA:IP_DMA|IP_DMA_msgdma_0:msgdma_0|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_read_command_FIFO|altsyncram:the_dp_ram|altsyncram_n2d1:auto_generated|ram_block1a60"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "IP_DMA:IP_DMA\|IP_DMA_msgdma_0:msgdma_0\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_n2d1:auto_generated\|q_b\[61\] " "Synthesized away node \"IP_DMA:IP_DMA\|IP_DMA_msgdma_0:msgdma_0\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_n2d1:auto_generated\|q_b\[61\]\"" {  } { { "db/altsyncram_n2d1.tdf" "" { Text "E:/Concentrator_sim/db/altsyncram_n2d1.tdf" 2173 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "db/ip/ip_dma/submodules/fifo_with_byteenables.v" "" { Text "E:/Concentrator_sim/db/ip/ip_dma/submodules/fifo_with_byteenables.v" 136 0 0 } } { "db/ip/ip_dma/submodules/descriptor_buffers.v" "" { Text "E:/Concentrator_sim/db/ip/ip_dma/submodules/descriptor_buffers.v" 296 0 0 } } { "db/ip/ip_dma/submodules/dispatcher.v" "" { Text "E:/Concentrator_sim/db/ip/ip_dma/submodules/dispatcher.v" 306 0 0 } } { "db/ip/ip_dma/submodules/ip_dma_msgdma_0.v" "" { Text "E:/Concentrator_sim/db/ip/ip_dma/submodules/ip_dma_msgdma_0.v" 86 0 0 } } { "db/ip/ip_dma/ip_dma.v" "" { Text "E:/Concentrator_sim/db/ip/ip_dma/ip_dma.v" 107 0 0 } } { "DE2_115_Concentrator_top.v" "" { Text "E:/Concentrator_sim/DE2_115_Concentrator_top.v" 121 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1652698162722 "|DE2_115_Concentrator_top|IP_DMA:IP_DMA|IP_DMA_msgdma_0:msgdma_0|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_read_command_FIFO|altsyncram:the_dp_ram|altsyncram_n2d1:auto_generated|ram_block1a61"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "IP_DMA:IP_DMA\|IP_DMA_msgdma_0:msgdma_0\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_n2d1:auto_generated\|q_b\[62\] " "Synthesized away node \"IP_DMA:IP_DMA\|IP_DMA_msgdma_0:msgdma_0\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_n2d1:auto_generated\|q_b\[62\]\"" {  } { { "db/altsyncram_n2d1.tdf" "" { Text "E:/Concentrator_sim/db/altsyncram_n2d1.tdf" 2208 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "db/ip/ip_dma/submodules/fifo_with_byteenables.v" "" { Text "E:/Concentrator_sim/db/ip/ip_dma/submodules/fifo_with_byteenables.v" 136 0 0 } } { "db/ip/ip_dma/submodules/descriptor_buffers.v" "" { Text "E:/Concentrator_sim/db/ip/ip_dma/submodules/descriptor_buffers.v" 296 0 0 } } { "db/ip/ip_dma/submodules/dispatcher.v" "" { Text "E:/Concentrator_sim/db/ip/ip_dma/submodules/dispatcher.v" 306 0 0 } } { "db/ip/ip_dma/submodules/ip_dma_msgdma_0.v" "" { Text "E:/Concentrator_sim/db/ip/ip_dma/submodules/ip_dma_msgdma_0.v" 86 0 0 } } { "db/ip/ip_dma/ip_dma.v" "" { Text "E:/Concentrator_sim/db/ip/ip_dma/ip_dma.v" 107 0 0 } } { "DE2_115_Concentrator_top.v" "" { Text "E:/Concentrator_sim/DE2_115_Concentrator_top.v" 121 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1652698162722 "|DE2_115_Concentrator_top|IP_DMA:IP_DMA|IP_DMA_msgdma_0:msgdma_0|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_read_command_FIFO|altsyncram:the_dp_ram|altsyncram_n2d1:auto_generated|ram_block1a62"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "IP_DMA:IP_DMA\|IP_DMA_msgdma_0:msgdma_0\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_n2d1:auto_generated\|q_b\[63\] " "Synthesized away node \"IP_DMA:IP_DMA\|IP_DMA_msgdma_0:msgdma_0\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_n2d1:auto_generated\|q_b\[63\]\"" {  } { { "db/altsyncram_n2d1.tdf" "" { Text "E:/Concentrator_sim/db/altsyncram_n2d1.tdf" 2243 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "db/ip/ip_dma/submodules/fifo_with_byteenables.v" "" { Text "E:/Concentrator_sim/db/ip/ip_dma/submodules/fifo_with_byteenables.v" 136 0 0 } } { "db/ip/ip_dma/submodules/descriptor_buffers.v" "" { Text "E:/Concentrator_sim/db/ip/ip_dma/submodules/descriptor_buffers.v" 296 0 0 } } { "db/ip/ip_dma/submodules/dispatcher.v" "" { Text "E:/Concentrator_sim/db/ip/ip_dma/submodules/dispatcher.v" 306 0 0 } } { "db/ip/ip_dma/submodules/ip_dma_msgdma_0.v" "" { Text "E:/Concentrator_sim/db/ip/ip_dma/submodules/ip_dma_msgdma_0.v" 86 0 0 } } { "db/ip/ip_dma/ip_dma.v" "" { Text "E:/Concentrator_sim/db/ip/ip_dma/ip_dma.v" 107 0 0 } } { "DE2_115_Concentrator_top.v" "" { Text "E:/Concentrator_sim/DE2_115_Concentrator_top.v" 121 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1652698162722 "|DE2_115_Concentrator_top|IP_DMA:IP_DMA|IP_DMA_msgdma_0:msgdma_0|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_read_command_FIFO|altsyncram:the_dp_ram|altsyncram_n2d1:auto_generated|ram_block1a63"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "IP_DMA:IP_DMA\|IP_DMA_msgdma_0:msgdma_0\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_n2d1:auto_generated\|q_b\[64\] " "Synthesized away node \"IP_DMA:IP_DMA\|IP_DMA_msgdma_0:msgdma_0\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_n2d1:auto_generated\|q_b\[64\]\"" {  } { { "db/altsyncram_n2d1.tdf" "" { Text "E:/Concentrator_sim/db/altsyncram_n2d1.tdf" 2278 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "db/ip/ip_dma/submodules/fifo_with_byteenables.v" "" { Text "E:/Concentrator_sim/db/ip/ip_dma/submodules/fifo_with_byteenables.v" 136 0 0 } } { "db/ip/ip_dma/submodules/descriptor_buffers.v" "" { Text "E:/Concentrator_sim/db/ip/ip_dma/submodules/descriptor_buffers.v" 296 0 0 } } { "db/ip/ip_dma/submodules/dispatcher.v" "" { Text "E:/Concentrator_sim/db/ip/ip_dma/submodules/dispatcher.v" 306 0 0 } } { "db/ip/ip_dma/submodules/ip_dma_msgdma_0.v" "" { Text "E:/Concentrator_sim/db/ip/ip_dma/submodules/ip_dma_msgdma_0.v" 86 0 0 } } { "db/ip/ip_dma/ip_dma.v" "" { Text "E:/Concentrator_sim/db/ip/ip_dma/ip_dma.v" 107 0 0 } } { "DE2_115_Concentrator_top.v" "" { Text "E:/Concentrator_sim/DE2_115_Concentrator_top.v" 121 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1652698162722 "|DE2_115_Concentrator_top|IP_DMA:IP_DMA|IP_DMA_msgdma_0:msgdma_0|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_read_command_FIFO|altsyncram:the_dp_ram|altsyncram_n2d1:auto_generated|ram_block1a64"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "IP_DMA:IP_DMA\|IP_DMA_msgdma_0:msgdma_0\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_n2d1:auto_generated\|q_b\[65\] " "Synthesized away node \"IP_DMA:IP_DMA\|IP_DMA_msgdma_0:msgdma_0\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_n2d1:auto_generated\|q_b\[65\]\"" {  } { { "db/altsyncram_n2d1.tdf" "" { Text "E:/Concentrator_sim/db/altsyncram_n2d1.tdf" 2313 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "db/ip/ip_dma/submodules/fifo_with_byteenables.v" "" { Text "E:/Concentrator_sim/db/ip/ip_dma/submodules/fifo_with_byteenables.v" 136 0 0 } } { "db/ip/ip_dma/submodules/descriptor_buffers.v" "" { Text "E:/Concentrator_sim/db/ip/ip_dma/submodules/descriptor_buffers.v" 296 0 0 } } { "db/ip/ip_dma/submodules/dispatcher.v" "" { Text "E:/Concentrator_sim/db/ip/ip_dma/submodules/dispatcher.v" 306 0 0 } } { "db/ip/ip_dma/submodules/ip_dma_msgdma_0.v" "" { Text "E:/Concentrator_sim/db/ip/ip_dma/submodules/ip_dma_msgdma_0.v" 86 0 0 } } { "db/ip/ip_dma/ip_dma.v" "" { Text "E:/Concentrator_sim/db/ip/ip_dma/ip_dma.v" 107 0 0 } } { "DE2_115_Concentrator_top.v" "" { Text "E:/Concentrator_sim/DE2_115_Concentrator_top.v" 121 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1652698162722 "|DE2_115_Concentrator_top|IP_DMA:IP_DMA|IP_DMA_msgdma_0:msgdma_0|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_read_command_FIFO|altsyncram:the_dp_ram|altsyncram_n2d1:auto_generated|ram_block1a65"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "IP_DMA:IP_DMA\|IP_DMA_msgdma_0:msgdma_0\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_n2d1:auto_generated\|q_b\[66\] " "Synthesized away node \"IP_DMA:IP_DMA\|IP_DMA_msgdma_0:msgdma_0\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_n2d1:auto_generated\|q_b\[66\]\"" {  } { { "db/altsyncram_n2d1.tdf" "" { Text "E:/Concentrator_sim/db/altsyncram_n2d1.tdf" 2348 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "db/ip/ip_dma/submodules/fifo_with_byteenables.v" "" { Text "E:/Concentrator_sim/db/ip/ip_dma/submodules/fifo_with_byteenables.v" 136 0 0 } } { "db/ip/ip_dma/submodules/descriptor_buffers.v" "" { Text "E:/Concentrator_sim/db/ip/ip_dma/submodules/descriptor_buffers.v" 296 0 0 } } { "db/ip/ip_dma/submodules/dispatcher.v" "" { Text "E:/Concentrator_sim/db/ip/ip_dma/submodules/dispatcher.v" 306 0 0 } } { "db/ip/ip_dma/submodules/ip_dma_msgdma_0.v" "" { Text "E:/Concentrator_sim/db/ip/ip_dma/submodules/ip_dma_msgdma_0.v" 86 0 0 } } { "db/ip/ip_dma/ip_dma.v" "" { Text "E:/Concentrator_sim/db/ip/ip_dma/ip_dma.v" 107 0 0 } } { "DE2_115_Concentrator_top.v" "" { Text "E:/Concentrator_sim/DE2_115_Concentrator_top.v" 121 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1652698162722 "|DE2_115_Concentrator_top|IP_DMA:IP_DMA|IP_DMA_msgdma_0:msgdma_0|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_read_command_FIFO|altsyncram:the_dp_ram|altsyncram_n2d1:auto_generated|ram_block1a66"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "IP_DMA:IP_DMA\|IP_DMA_msgdma_0:msgdma_0\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_n2d1:auto_generated\|q_b\[67\] " "Synthesized away node \"IP_DMA:IP_DMA\|IP_DMA_msgdma_0:msgdma_0\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_n2d1:auto_generated\|q_b\[67\]\"" {  } { { "db/altsyncram_n2d1.tdf" "" { Text "E:/Concentrator_sim/db/altsyncram_n2d1.tdf" 2383 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "db/ip/ip_dma/submodules/fifo_with_byteenables.v" "" { Text "E:/Concentrator_sim/db/ip/ip_dma/submodules/fifo_with_byteenables.v" 136 0 0 } } { "db/ip/ip_dma/submodules/descriptor_buffers.v" "" { Text "E:/Concentrator_sim/db/ip/ip_dma/submodules/descriptor_buffers.v" 296 0 0 } } { "db/ip/ip_dma/submodules/dispatcher.v" "" { Text "E:/Concentrator_sim/db/ip/ip_dma/submodules/dispatcher.v" 306 0 0 } } { "db/ip/ip_dma/submodules/ip_dma_msgdma_0.v" "" { Text "E:/Concentrator_sim/db/ip/ip_dma/submodules/ip_dma_msgdma_0.v" 86 0 0 } } { "db/ip/ip_dma/ip_dma.v" "" { Text "E:/Concentrator_sim/db/ip/ip_dma/ip_dma.v" 107 0 0 } } { "DE2_115_Concentrator_top.v" "" { Text "E:/Concentrator_sim/DE2_115_Concentrator_top.v" 121 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1652698162722 "|DE2_115_Concentrator_top|IP_DMA:IP_DMA|IP_DMA_msgdma_0:msgdma_0|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_read_command_FIFO|altsyncram:the_dp_ram|altsyncram_n2d1:auto_generated|ram_block1a67"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "IP_DMA:IP_DMA\|IP_DMA_msgdma_0:msgdma_0\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_n2d1:auto_generated\|q_b\[68\] " "Synthesized away node \"IP_DMA:IP_DMA\|IP_DMA_msgdma_0:msgdma_0\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_n2d1:auto_generated\|q_b\[68\]\"" {  } { { "db/altsyncram_n2d1.tdf" "" { Text "E:/Concentrator_sim/db/altsyncram_n2d1.tdf" 2418 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "db/ip/ip_dma/submodules/fifo_with_byteenables.v" "" { Text "E:/Concentrator_sim/db/ip/ip_dma/submodules/fifo_with_byteenables.v" 136 0 0 } } { "db/ip/ip_dma/submodules/descriptor_buffers.v" "" { Text "E:/Concentrator_sim/db/ip/ip_dma/submodules/descriptor_buffers.v" 296 0 0 } } { "db/ip/ip_dma/submodules/dispatcher.v" "" { Text "E:/Concentrator_sim/db/ip/ip_dma/submodules/dispatcher.v" 306 0 0 } } { "db/ip/ip_dma/submodules/ip_dma_msgdma_0.v" "" { Text "E:/Concentrator_sim/db/ip/ip_dma/submodules/ip_dma_msgdma_0.v" 86 0 0 } } { "db/ip/ip_dma/ip_dma.v" "" { Text "E:/Concentrator_sim/db/ip/ip_dma/ip_dma.v" 107 0 0 } } { "DE2_115_Concentrator_top.v" "" { Text "E:/Concentrator_sim/DE2_115_Concentrator_top.v" 121 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1652698162722 "|DE2_115_Concentrator_top|IP_DMA:IP_DMA|IP_DMA_msgdma_0:msgdma_0|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_read_command_FIFO|altsyncram:the_dp_ram|altsyncram_n2d1:auto_generated|ram_block1a68"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "IP_DMA:IP_DMA\|IP_DMA_msgdma_0:msgdma_0\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_n2d1:auto_generated\|q_b\[69\] " "Synthesized away node \"IP_DMA:IP_DMA\|IP_DMA_msgdma_0:msgdma_0\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_n2d1:auto_generated\|q_b\[69\]\"" {  } { { "db/altsyncram_n2d1.tdf" "" { Text "E:/Concentrator_sim/db/altsyncram_n2d1.tdf" 2453 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "db/ip/ip_dma/submodules/fifo_with_byteenables.v" "" { Text "E:/Concentrator_sim/db/ip/ip_dma/submodules/fifo_with_byteenables.v" 136 0 0 } } { "db/ip/ip_dma/submodules/descriptor_buffers.v" "" { Text "E:/Concentrator_sim/db/ip/ip_dma/submodules/descriptor_buffers.v" 296 0 0 } } { "db/ip/ip_dma/submodules/dispatcher.v" "" { Text "E:/Concentrator_sim/db/ip/ip_dma/submodules/dispatcher.v" 306 0 0 } } { "db/ip/ip_dma/submodules/ip_dma_msgdma_0.v" "" { Text "E:/Concentrator_sim/db/ip/ip_dma/submodules/ip_dma_msgdma_0.v" 86 0 0 } } { "db/ip/ip_dma/ip_dma.v" "" { Text "E:/Concentrator_sim/db/ip/ip_dma/ip_dma.v" 107 0 0 } } { "DE2_115_Concentrator_top.v" "" { Text "E:/Concentrator_sim/DE2_115_Concentrator_top.v" 121 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1652698162722 "|DE2_115_Concentrator_top|IP_DMA:IP_DMA|IP_DMA_msgdma_0:msgdma_0|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_read_command_FIFO|altsyncram:the_dp_ram|altsyncram_n2d1:auto_generated|ram_block1a69"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "IP_DMA:IP_DMA\|IP_DMA_msgdma_0:msgdma_0\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_n2d1:auto_generated\|q_b\[70\] " "Synthesized away node \"IP_DMA:IP_DMA\|IP_DMA_msgdma_0:msgdma_0\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_n2d1:auto_generated\|q_b\[70\]\"" {  } { { "db/altsyncram_n2d1.tdf" "" { Text "E:/Concentrator_sim/db/altsyncram_n2d1.tdf" 2488 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "db/ip/ip_dma/submodules/fifo_with_byteenables.v" "" { Text "E:/Concentrator_sim/db/ip/ip_dma/submodules/fifo_with_byteenables.v" 136 0 0 } } { "db/ip/ip_dma/submodules/descriptor_buffers.v" "" { Text "E:/Concentrator_sim/db/ip/ip_dma/submodules/descriptor_buffers.v" 296 0 0 } } { "db/ip/ip_dma/submodules/dispatcher.v" "" { Text "E:/Concentrator_sim/db/ip/ip_dma/submodules/dispatcher.v" 306 0 0 } } { "db/ip/ip_dma/submodules/ip_dma_msgdma_0.v" "" { Text "E:/Concentrator_sim/db/ip/ip_dma/submodules/ip_dma_msgdma_0.v" 86 0 0 } } { "db/ip/ip_dma/ip_dma.v" "" { Text "E:/Concentrator_sim/db/ip/ip_dma/ip_dma.v" 107 0 0 } } { "DE2_115_Concentrator_top.v" "" { Text "E:/Concentrator_sim/DE2_115_Concentrator_top.v" 121 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1652698162722 "|DE2_115_Concentrator_top|IP_DMA:IP_DMA|IP_DMA_msgdma_0:msgdma_0|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_read_command_FIFO|altsyncram:the_dp_ram|altsyncram_n2d1:auto_generated|ram_block1a70"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "IP_DMA:IP_DMA\|IP_DMA_msgdma_0:msgdma_0\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_n2d1:auto_generated\|q_b\[71\] " "Synthesized away node \"IP_DMA:IP_DMA\|IP_DMA_msgdma_0:msgdma_0\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_n2d1:auto_generated\|q_b\[71\]\"" {  } { { "db/altsyncram_n2d1.tdf" "" { Text "E:/Concentrator_sim/db/altsyncram_n2d1.tdf" 2523 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "db/ip/ip_dma/submodules/fifo_with_byteenables.v" "" { Text "E:/Concentrator_sim/db/ip/ip_dma/submodules/fifo_with_byteenables.v" 136 0 0 } } { "db/ip/ip_dma/submodules/descriptor_buffers.v" "" { Text "E:/Concentrator_sim/db/ip/ip_dma/submodules/descriptor_buffers.v" 296 0 0 } } { "db/ip/ip_dma/submodules/dispatcher.v" "" { Text "E:/Concentrator_sim/db/ip/ip_dma/submodules/dispatcher.v" 306 0 0 } } { "db/ip/ip_dma/submodules/ip_dma_msgdma_0.v" "" { Text "E:/Concentrator_sim/db/ip/ip_dma/submodules/ip_dma_msgdma_0.v" 86 0 0 } } { "db/ip/ip_dma/ip_dma.v" "" { Text "E:/Concentrator_sim/db/ip/ip_dma/ip_dma.v" 107 0 0 } } { "DE2_115_Concentrator_top.v" "" { Text "E:/Concentrator_sim/DE2_115_Concentrator_top.v" 121 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1652698162722 "|DE2_115_Concentrator_top|IP_DMA:IP_DMA|IP_DMA_msgdma_0:msgdma_0|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_read_command_FIFO|altsyncram:the_dp_ram|altsyncram_n2d1:auto_generated|ram_block1a71"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "IP_DMA:IP_DMA\|IP_DMA_msgdma_0:msgdma_0\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_n2d1:auto_generated\|q_b\[72\] " "Synthesized away node \"IP_DMA:IP_DMA\|IP_DMA_msgdma_0:msgdma_0\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_n2d1:auto_generated\|q_b\[72\]\"" {  } { { "db/altsyncram_n2d1.tdf" "" { Text "E:/Concentrator_sim/db/altsyncram_n2d1.tdf" 2558 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "db/ip/ip_dma/submodules/fifo_with_byteenables.v" "" { Text "E:/Concentrator_sim/db/ip/ip_dma/submodules/fifo_with_byteenables.v" 136 0 0 } } { "db/ip/ip_dma/submodules/descriptor_buffers.v" "" { Text "E:/Concentrator_sim/db/ip/ip_dma/submodules/descriptor_buffers.v" 296 0 0 } } { "db/ip/ip_dma/submodules/dispatcher.v" "" { Text "E:/Concentrator_sim/db/ip/ip_dma/submodules/dispatcher.v" 306 0 0 } } { "db/ip/ip_dma/submodules/ip_dma_msgdma_0.v" "" { Text "E:/Concentrator_sim/db/ip/ip_dma/submodules/ip_dma_msgdma_0.v" 86 0 0 } } { "db/ip/ip_dma/ip_dma.v" "" { Text "E:/Concentrator_sim/db/ip/ip_dma/ip_dma.v" 107 0 0 } } { "DE2_115_Concentrator_top.v" "" { Text "E:/Concentrator_sim/DE2_115_Concentrator_top.v" 121 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1652698162722 "|DE2_115_Concentrator_top|IP_DMA:IP_DMA|IP_DMA_msgdma_0:msgdma_0|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_read_command_FIFO|altsyncram:the_dp_ram|altsyncram_n2d1:auto_generated|ram_block1a72"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "IP_DMA:IP_DMA\|IP_DMA_msgdma_0:msgdma_0\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_n2d1:auto_generated\|q_b\[73\] " "Synthesized away node \"IP_DMA:IP_DMA\|IP_DMA_msgdma_0:msgdma_0\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_n2d1:auto_generated\|q_b\[73\]\"" {  } { { "db/altsyncram_n2d1.tdf" "" { Text "E:/Concentrator_sim/db/altsyncram_n2d1.tdf" 2593 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "db/ip/ip_dma/submodules/fifo_with_byteenables.v" "" { Text "E:/Concentrator_sim/db/ip/ip_dma/submodules/fifo_with_byteenables.v" 136 0 0 } } { "db/ip/ip_dma/submodules/descriptor_buffers.v" "" { Text "E:/Concentrator_sim/db/ip/ip_dma/submodules/descriptor_buffers.v" 296 0 0 } } { "db/ip/ip_dma/submodules/dispatcher.v" "" { Text "E:/Concentrator_sim/db/ip/ip_dma/submodules/dispatcher.v" 306 0 0 } } { "db/ip/ip_dma/submodules/ip_dma_msgdma_0.v" "" { Text "E:/Concentrator_sim/db/ip/ip_dma/submodules/ip_dma_msgdma_0.v" 86 0 0 } } { "db/ip/ip_dma/ip_dma.v" "" { Text "E:/Concentrator_sim/db/ip/ip_dma/ip_dma.v" 107 0 0 } } { "DE2_115_Concentrator_top.v" "" { Text "E:/Concentrator_sim/DE2_115_Concentrator_top.v" 121 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1652698162722 "|DE2_115_Concentrator_top|IP_DMA:IP_DMA|IP_DMA_msgdma_0:msgdma_0|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_read_command_FIFO|altsyncram:the_dp_ram|altsyncram_n2d1:auto_generated|ram_block1a73"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "IP_DMA:IP_DMA\|IP_DMA_msgdma_0:msgdma_0\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_n2d1:auto_generated\|q_b\[74\] " "Synthesized away node \"IP_DMA:IP_DMA\|IP_DMA_msgdma_0:msgdma_0\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_n2d1:auto_generated\|q_b\[74\]\"" {  } { { "db/altsyncram_n2d1.tdf" "" { Text "E:/Concentrator_sim/db/altsyncram_n2d1.tdf" 2628 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "db/ip/ip_dma/submodules/fifo_with_byteenables.v" "" { Text "E:/Concentrator_sim/db/ip/ip_dma/submodules/fifo_with_byteenables.v" 136 0 0 } } { "db/ip/ip_dma/submodules/descriptor_buffers.v" "" { Text "E:/Concentrator_sim/db/ip/ip_dma/submodules/descriptor_buffers.v" 296 0 0 } } { "db/ip/ip_dma/submodules/dispatcher.v" "" { Text "E:/Concentrator_sim/db/ip/ip_dma/submodules/dispatcher.v" 306 0 0 } } { "db/ip/ip_dma/submodules/ip_dma_msgdma_0.v" "" { Text "E:/Concentrator_sim/db/ip/ip_dma/submodules/ip_dma_msgdma_0.v" 86 0 0 } } { "db/ip/ip_dma/ip_dma.v" "" { Text "E:/Concentrator_sim/db/ip/ip_dma/ip_dma.v" 107 0 0 } } { "DE2_115_Concentrator_top.v" "" { Text "E:/Concentrator_sim/DE2_115_Concentrator_top.v" 121 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1652698162722 "|DE2_115_Concentrator_top|IP_DMA:IP_DMA|IP_DMA_msgdma_0:msgdma_0|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_read_command_FIFO|altsyncram:the_dp_ram|altsyncram_n2d1:auto_generated|ram_block1a74"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "IP_DMA:IP_DMA\|IP_DMA_msgdma_0:msgdma_0\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_n2d1:auto_generated\|q_b\[75\] " "Synthesized away node \"IP_DMA:IP_DMA\|IP_DMA_msgdma_0:msgdma_0\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_n2d1:auto_generated\|q_b\[75\]\"" {  } { { "db/altsyncram_n2d1.tdf" "" { Text "E:/Concentrator_sim/db/altsyncram_n2d1.tdf" 2663 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "db/ip/ip_dma/submodules/fifo_with_byteenables.v" "" { Text "E:/Concentrator_sim/db/ip/ip_dma/submodules/fifo_with_byteenables.v" 136 0 0 } } { "db/ip/ip_dma/submodules/descriptor_buffers.v" "" { Text "E:/Concentrator_sim/db/ip/ip_dma/submodules/descriptor_buffers.v" 296 0 0 } } { "db/ip/ip_dma/submodules/dispatcher.v" "" { Text "E:/Concentrator_sim/db/ip/ip_dma/submodules/dispatcher.v" 306 0 0 } } { "db/ip/ip_dma/submodules/ip_dma_msgdma_0.v" "" { Text "E:/Concentrator_sim/db/ip/ip_dma/submodules/ip_dma_msgdma_0.v" 86 0 0 } } { "db/ip/ip_dma/ip_dma.v" "" { Text "E:/Concentrator_sim/db/ip/ip_dma/ip_dma.v" 107 0 0 } } { "DE2_115_Concentrator_top.v" "" { Text "E:/Concentrator_sim/DE2_115_Concentrator_top.v" 121 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1652698162722 "|DE2_115_Concentrator_top|IP_DMA:IP_DMA|IP_DMA_msgdma_0:msgdma_0|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_read_command_FIFO|altsyncram:the_dp_ram|altsyncram_n2d1:auto_generated|ram_block1a75"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "IP_DMA:IP_DMA\|IP_DMA_msgdma_0:msgdma_0\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_n2d1:auto_generated\|q_b\[76\] " "Synthesized away node \"IP_DMA:IP_DMA\|IP_DMA_msgdma_0:msgdma_0\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_n2d1:auto_generated\|q_b\[76\]\"" {  } { { "db/altsyncram_n2d1.tdf" "" { Text "E:/Concentrator_sim/db/altsyncram_n2d1.tdf" 2698 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "db/ip/ip_dma/submodules/fifo_with_byteenables.v" "" { Text "E:/Concentrator_sim/db/ip/ip_dma/submodules/fifo_with_byteenables.v" 136 0 0 } } { "db/ip/ip_dma/submodules/descriptor_buffers.v" "" { Text "E:/Concentrator_sim/db/ip/ip_dma/submodules/descriptor_buffers.v" 296 0 0 } } { "db/ip/ip_dma/submodules/dispatcher.v" "" { Text "E:/Concentrator_sim/db/ip/ip_dma/submodules/dispatcher.v" 306 0 0 } } { "db/ip/ip_dma/submodules/ip_dma_msgdma_0.v" "" { Text "E:/Concentrator_sim/db/ip/ip_dma/submodules/ip_dma_msgdma_0.v" 86 0 0 } } { "db/ip/ip_dma/ip_dma.v" "" { Text "E:/Concentrator_sim/db/ip/ip_dma/ip_dma.v" 107 0 0 } } { "DE2_115_Concentrator_top.v" "" { Text "E:/Concentrator_sim/DE2_115_Concentrator_top.v" 121 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1652698162722 "|DE2_115_Concentrator_top|IP_DMA:IP_DMA|IP_DMA_msgdma_0:msgdma_0|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_read_command_FIFO|altsyncram:the_dp_ram|altsyncram_n2d1:auto_generated|ram_block1a76"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "IP_DMA:IP_DMA\|IP_DMA_msgdma_0:msgdma_0\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_n2d1:auto_generated\|q_b\[77\] " "Synthesized away node \"IP_DMA:IP_DMA\|IP_DMA_msgdma_0:msgdma_0\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_n2d1:auto_generated\|q_b\[77\]\"" {  } { { "db/altsyncram_n2d1.tdf" "" { Text "E:/Concentrator_sim/db/altsyncram_n2d1.tdf" 2733 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "db/ip/ip_dma/submodules/fifo_with_byteenables.v" "" { Text "E:/Concentrator_sim/db/ip/ip_dma/submodules/fifo_with_byteenables.v" 136 0 0 } } { "db/ip/ip_dma/submodules/descriptor_buffers.v" "" { Text "E:/Concentrator_sim/db/ip/ip_dma/submodules/descriptor_buffers.v" 296 0 0 } } { "db/ip/ip_dma/submodules/dispatcher.v" "" { Text "E:/Concentrator_sim/db/ip/ip_dma/submodules/dispatcher.v" 306 0 0 } } { "db/ip/ip_dma/submodules/ip_dma_msgdma_0.v" "" { Text "E:/Concentrator_sim/db/ip/ip_dma/submodules/ip_dma_msgdma_0.v" 86 0 0 } } { "db/ip/ip_dma/ip_dma.v" "" { Text "E:/Concentrator_sim/db/ip/ip_dma/ip_dma.v" 107 0 0 } } { "DE2_115_Concentrator_top.v" "" { Text "E:/Concentrator_sim/DE2_115_Concentrator_top.v" 121 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1652698162722 "|DE2_115_Concentrator_top|IP_DMA:IP_DMA|IP_DMA_msgdma_0:msgdma_0|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_read_command_FIFO|altsyncram:the_dp_ram|altsyncram_n2d1:auto_generated|ram_block1a77"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "IP_DMA:IP_DMA\|IP_DMA_msgdma_0:msgdma_0\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_n2d1:auto_generated\|q_b\[78\] " "Synthesized away node \"IP_DMA:IP_DMA\|IP_DMA_msgdma_0:msgdma_0\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_n2d1:auto_generated\|q_b\[78\]\"" {  } { { "db/altsyncram_n2d1.tdf" "" { Text "E:/Concentrator_sim/db/altsyncram_n2d1.tdf" 2768 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "db/ip/ip_dma/submodules/fifo_with_byteenables.v" "" { Text "E:/Concentrator_sim/db/ip/ip_dma/submodules/fifo_with_byteenables.v" 136 0 0 } } { "db/ip/ip_dma/submodules/descriptor_buffers.v" "" { Text "E:/Concentrator_sim/db/ip/ip_dma/submodules/descriptor_buffers.v" 296 0 0 } } { "db/ip/ip_dma/submodules/dispatcher.v" "" { Text "E:/Concentrator_sim/db/ip/ip_dma/submodules/dispatcher.v" 306 0 0 } } { "db/ip/ip_dma/submodules/ip_dma_msgdma_0.v" "" { Text "E:/Concentrator_sim/db/ip/ip_dma/submodules/ip_dma_msgdma_0.v" 86 0 0 } } { "db/ip/ip_dma/ip_dma.v" "" { Text "E:/Concentrator_sim/db/ip/ip_dma/ip_dma.v" 107 0 0 } } { "DE2_115_Concentrator_top.v" "" { Text "E:/Concentrator_sim/DE2_115_Concentrator_top.v" 121 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1652698162722 "|DE2_115_Concentrator_top|IP_DMA:IP_DMA|IP_DMA_msgdma_0:msgdma_0|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_read_command_FIFO|altsyncram:the_dp_ram|altsyncram_n2d1:auto_generated|ram_block1a78"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "IP_DMA:IP_DMA\|IP_DMA_msgdma_0:msgdma_0\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_n2d1:auto_generated\|q_b\[79\] " "Synthesized away node \"IP_DMA:IP_DMA\|IP_DMA_msgdma_0:msgdma_0\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_n2d1:auto_generated\|q_b\[79\]\"" {  } { { "db/altsyncram_n2d1.tdf" "" { Text "E:/Concentrator_sim/db/altsyncram_n2d1.tdf" 2803 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "db/ip/ip_dma/submodules/fifo_with_byteenables.v" "" { Text "E:/Concentrator_sim/db/ip/ip_dma/submodules/fifo_with_byteenables.v" 136 0 0 } } { "db/ip/ip_dma/submodules/descriptor_buffers.v" "" { Text "E:/Concentrator_sim/db/ip/ip_dma/submodules/descriptor_buffers.v" 296 0 0 } } { "db/ip/ip_dma/submodules/dispatcher.v" "" { Text "E:/Concentrator_sim/db/ip/ip_dma/submodules/dispatcher.v" 306 0 0 } } { "db/ip/ip_dma/submodules/ip_dma_msgdma_0.v" "" { Text "E:/Concentrator_sim/db/ip/ip_dma/submodules/ip_dma_msgdma_0.v" 86 0 0 } } { "db/ip/ip_dma/ip_dma.v" "" { Text "E:/Concentrator_sim/db/ip/ip_dma/ip_dma.v" 107 0 0 } } { "DE2_115_Concentrator_top.v" "" { Text "E:/Concentrator_sim/DE2_115_Concentrator_top.v" 121 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1652698162722 "|DE2_115_Concentrator_top|IP_DMA:IP_DMA|IP_DMA_msgdma_0:msgdma_0|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_read_command_FIFO|altsyncram:the_dp_ram|altsyncram_n2d1:auto_generated|ram_block1a79"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "IP_DMA:IP_DMA\|IP_DMA_msgdma_0:msgdma_0\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_n2d1:auto_generated\|q_b\[80\] " "Synthesized away node \"IP_DMA:IP_DMA\|IP_DMA_msgdma_0:msgdma_0\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_n2d1:auto_generated\|q_b\[80\]\"" {  } { { "db/altsyncram_n2d1.tdf" "" { Text "E:/Concentrator_sim/db/altsyncram_n2d1.tdf" 2838 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "db/ip/ip_dma/submodules/fifo_with_byteenables.v" "" { Text "E:/Concentrator_sim/db/ip/ip_dma/submodules/fifo_with_byteenables.v" 136 0 0 } } { "db/ip/ip_dma/submodules/descriptor_buffers.v" "" { Text "E:/Concentrator_sim/db/ip/ip_dma/submodules/descriptor_buffers.v" 296 0 0 } } { "db/ip/ip_dma/submodules/dispatcher.v" "" { Text "E:/Concentrator_sim/db/ip/ip_dma/submodules/dispatcher.v" 306 0 0 } } { "db/ip/ip_dma/submodules/ip_dma_msgdma_0.v" "" { Text "E:/Concentrator_sim/db/ip/ip_dma/submodules/ip_dma_msgdma_0.v" 86 0 0 } } { "db/ip/ip_dma/ip_dma.v" "" { Text "E:/Concentrator_sim/db/ip/ip_dma/ip_dma.v" 107 0 0 } } { "DE2_115_Concentrator_top.v" "" { Text "E:/Concentrator_sim/DE2_115_Concentrator_top.v" 121 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1652698162722 "|DE2_115_Concentrator_top|IP_DMA:IP_DMA|IP_DMA_msgdma_0:msgdma_0|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_read_command_FIFO|altsyncram:the_dp_ram|altsyncram_n2d1:auto_generated|ram_block1a80"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "IP_DMA:IP_DMA\|IP_DMA_msgdma_0:msgdma_0\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_n2d1:auto_generated\|q_b\[81\] " "Synthesized away node \"IP_DMA:IP_DMA\|IP_DMA_msgdma_0:msgdma_0\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_n2d1:auto_generated\|q_b\[81\]\"" {  } { { "db/altsyncram_n2d1.tdf" "" { Text "E:/Concentrator_sim/db/altsyncram_n2d1.tdf" 2873 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "db/ip/ip_dma/submodules/fifo_with_byteenables.v" "" { Text "E:/Concentrator_sim/db/ip/ip_dma/submodules/fifo_with_byteenables.v" 136 0 0 } } { "db/ip/ip_dma/submodules/descriptor_buffers.v" "" { Text "E:/Concentrator_sim/db/ip/ip_dma/submodules/descriptor_buffers.v" 296 0 0 } } { "db/ip/ip_dma/submodules/dispatcher.v" "" { Text "E:/Concentrator_sim/db/ip/ip_dma/submodules/dispatcher.v" 306 0 0 } } { "db/ip/ip_dma/submodules/ip_dma_msgdma_0.v" "" { Text "E:/Concentrator_sim/db/ip/ip_dma/submodules/ip_dma_msgdma_0.v" 86 0 0 } } { "db/ip/ip_dma/ip_dma.v" "" { Text "E:/Concentrator_sim/db/ip/ip_dma/ip_dma.v" 107 0 0 } } { "DE2_115_Concentrator_top.v" "" { Text "E:/Concentrator_sim/DE2_115_Concentrator_top.v" 121 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1652698162722 "|DE2_115_Concentrator_top|IP_DMA:IP_DMA|IP_DMA_msgdma_0:msgdma_0|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_read_command_FIFO|altsyncram:the_dp_ram|altsyncram_n2d1:auto_generated|ram_block1a81"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "IP_DMA:IP_DMA\|IP_DMA_msgdma_0:msgdma_0\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_n2d1:auto_generated\|q_b\[82\] " "Synthesized away node \"IP_DMA:IP_DMA\|IP_DMA_msgdma_0:msgdma_0\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_n2d1:auto_generated\|q_b\[82\]\"" {  } { { "db/altsyncram_n2d1.tdf" "" { Text "E:/Concentrator_sim/db/altsyncram_n2d1.tdf" 2908 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "db/ip/ip_dma/submodules/fifo_with_byteenables.v" "" { Text "E:/Concentrator_sim/db/ip/ip_dma/submodules/fifo_with_byteenables.v" 136 0 0 } } { "db/ip/ip_dma/submodules/descriptor_buffers.v" "" { Text "E:/Concentrator_sim/db/ip/ip_dma/submodules/descriptor_buffers.v" 296 0 0 } } { "db/ip/ip_dma/submodules/dispatcher.v" "" { Text "E:/Concentrator_sim/db/ip/ip_dma/submodules/dispatcher.v" 306 0 0 } } { "db/ip/ip_dma/submodules/ip_dma_msgdma_0.v" "" { Text "E:/Concentrator_sim/db/ip/ip_dma/submodules/ip_dma_msgdma_0.v" 86 0 0 } } { "db/ip/ip_dma/ip_dma.v" "" { Text "E:/Concentrator_sim/db/ip/ip_dma/ip_dma.v" 107 0 0 } } { "DE2_115_Concentrator_top.v" "" { Text "E:/Concentrator_sim/DE2_115_Concentrator_top.v" 121 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1652698162722 "|DE2_115_Concentrator_top|IP_DMA:IP_DMA|IP_DMA_msgdma_0:msgdma_0|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_read_command_FIFO|altsyncram:the_dp_ram|altsyncram_n2d1:auto_generated|ram_block1a82"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "IP_DMA:IP_DMA\|IP_DMA_msgdma_0:msgdma_0\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_n2d1:auto_generated\|q_b\[83\] " "Synthesized away node \"IP_DMA:IP_DMA\|IP_DMA_msgdma_0:msgdma_0\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_n2d1:auto_generated\|q_b\[83\]\"" {  } { { "db/altsyncram_n2d1.tdf" "" { Text "E:/Concentrator_sim/db/altsyncram_n2d1.tdf" 2943 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "db/ip/ip_dma/submodules/fifo_with_byteenables.v" "" { Text "E:/Concentrator_sim/db/ip/ip_dma/submodules/fifo_with_byteenables.v" 136 0 0 } } { "db/ip/ip_dma/submodules/descriptor_buffers.v" "" { Text "E:/Concentrator_sim/db/ip/ip_dma/submodules/descriptor_buffers.v" 296 0 0 } } { "db/ip/ip_dma/submodules/dispatcher.v" "" { Text "E:/Concentrator_sim/db/ip/ip_dma/submodules/dispatcher.v" 306 0 0 } } { "db/ip/ip_dma/submodules/ip_dma_msgdma_0.v" "" { Text "E:/Concentrator_sim/db/ip/ip_dma/submodules/ip_dma_msgdma_0.v" 86 0 0 } } { "db/ip/ip_dma/ip_dma.v" "" { Text "E:/Concentrator_sim/db/ip/ip_dma/ip_dma.v" 107 0 0 } } { "DE2_115_Concentrator_top.v" "" { Text "E:/Concentrator_sim/DE2_115_Concentrator_top.v" 121 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1652698162722 "|DE2_115_Concentrator_top|IP_DMA:IP_DMA|IP_DMA_msgdma_0:msgdma_0|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_read_command_FIFO|altsyncram:the_dp_ram|altsyncram_n2d1:auto_generated|ram_block1a83"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "IP_DMA:IP_DMA\|IP_DMA_msgdma_0:msgdma_0\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_n2d1:auto_generated\|q_b\[84\] " "Synthesized away node \"IP_DMA:IP_DMA\|IP_DMA_msgdma_0:msgdma_0\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_n2d1:auto_generated\|q_b\[84\]\"" {  } { { "db/altsyncram_n2d1.tdf" "" { Text "E:/Concentrator_sim/db/altsyncram_n2d1.tdf" 2978 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "db/ip/ip_dma/submodules/fifo_with_byteenables.v" "" { Text "E:/Concentrator_sim/db/ip/ip_dma/submodules/fifo_with_byteenables.v" 136 0 0 } } { "db/ip/ip_dma/submodules/descriptor_buffers.v" "" { Text "E:/Concentrator_sim/db/ip/ip_dma/submodules/descriptor_buffers.v" 296 0 0 } } { "db/ip/ip_dma/submodules/dispatcher.v" "" { Text "E:/Concentrator_sim/db/ip/ip_dma/submodules/dispatcher.v" 306 0 0 } } { "db/ip/ip_dma/submodules/ip_dma_msgdma_0.v" "" { Text "E:/Concentrator_sim/db/ip/ip_dma/submodules/ip_dma_msgdma_0.v" 86 0 0 } } { "db/ip/ip_dma/ip_dma.v" "" { Text "E:/Concentrator_sim/db/ip/ip_dma/ip_dma.v" 107 0 0 } } { "DE2_115_Concentrator_top.v" "" { Text "E:/Concentrator_sim/DE2_115_Concentrator_top.v" 121 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1652698162722 "|DE2_115_Concentrator_top|IP_DMA:IP_DMA|IP_DMA_msgdma_0:msgdma_0|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_read_command_FIFO|altsyncram:the_dp_ram|altsyncram_n2d1:auto_generated|ram_block1a84"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "IP_DMA:IP_DMA\|IP_DMA_msgdma_0:msgdma_0\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_n2d1:auto_generated\|q_b\[85\] " "Synthesized away node \"IP_DMA:IP_DMA\|IP_DMA_msgdma_0:msgdma_0\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_n2d1:auto_generated\|q_b\[85\]\"" {  } { { "db/altsyncram_n2d1.tdf" "" { Text "E:/Concentrator_sim/db/altsyncram_n2d1.tdf" 3013 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "db/ip/ip_dma/submodules/fifo_with_byteenables.v" "" { Text "E:/Concentrator_sim/db/ip/ip_dma/submodules/fifo_with_byteenables.v" 136 0 0 } } { "db/ip/ip_dma/submodules/descriptor_buffers.v" "" { Text "E:/Concentrator_sim/db/ip/ip_dma/submodules/descriptor_buffers.v" 296 0 0 } } { "db/ip/ip_dma/submodules/dispatcher.v" "" { Text "E:/Concentrator_sim/db/ip/ip_dma/submodules/dispatcher.v" 306 0 0 } } { "db/ip/ip_dma/submodules/ip_dma_msgdma_0.v" "" { Text "E:/Concentrator_sim/db/ip/ip_dma/submodules/ip_dma_msgdma_0.v" 86 0 0 } } { "db/ip/ip_dma/ip_dma.v" "" { Text "E:/Concentrator_sim/db/ip/ip_dma/ip_dma.v" 107 0 0 } } { "DE2_115_Concentrator_top.v" "" { Text "E:/Concentrator_sim/DE2_115_Concentrator_top.v" 121 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1652698162722 "|DE2_115_Concentrator_top|IP_DMA:IP_DMA|IP_DMA_msgdma_0:msgdma_0|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_read_command_FIFO|altsyncram:the_dp_ram|altsyncram_n2d1:auto_generated|ram_block1a85"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "IP_DMA:IP_DMA\|IP_DMA_msgdma_0:msgdma_0\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_n2d1:auto_generated\|q_b\[86\] " "Synthesized away node \"IP_DMA:IP_DMA\|IP_DMA_msgdma_0:msgdma_0\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_n2d1:auto_generated\|q_b\[86\]\"" {  } { { "db/altsyncram_n2d1.tdf" "" { Text "E:/Concentrator_sim/db/altsyncram_n2d1.tdf" 3048 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "db/ip/ip_dma/submodules/fifo_with_byteenables.v" "" { Text "E:/Concentrator_sim/db/ip/ip_dma/submodules/fifo_with_byteenables.v" 136 0 0 } } { "db/ip/ip_dma/submodules/descriptor_buffers.v" "" { Text "E:/Concentrator_sim/db/ip/ip_dma/submodules/descriptor_buffers.v" 296 0 0 } } { "db/ip/ip_dma/submodules/dispatcher.v" "" { Text "E:/Concentrator_sim/db/ip/ip_dma/submodules/dispatcher.v" 306 0 0 } } { "db/ip/ip_dma/submodules/ip_dma_msgdma_0.v" "" { Text "E:/Concentrator_sim/db/ip/ip_dma/submodules/ip_dma_msgdma_0.v" 86 0 0 } } { "db/ip/ip_dma/ip_dma.v" "" { Text "E:/Concentrator_sim/db/ip/ip_dma/ip_dma.v" 107 0 0 } } { "DE2_115_Concentrator_top.v" "" { Text "E:/Concentrator_sim/DE2_115_Concentrator_top.v" 121 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1652698162722 "|DE2_115_Concentrator_top|IP_DMA:IP_DMA|IP_DMA_msgdma_0:msgdma_0|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_read_command_FIFO|altsyncram:the_dp_ram|altsyncram_n2d1:auto_generated|ram_block1a86"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "IP_DMA:IP_DMA\|IP_DMA_msgdma_0:msgdma_0\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_n2d1:auto_generated\|q_b\[87\] " "Synthesized away node \"IP_DMA:IP_DMA\|IP_DMA_msgdma_0:msgdma_0\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_n2d1:auto_generated\|q_b\[87\]\"" {  } { { "db/altsyncram_n2d1.tdf" "" { Text "E:/Concentrator_sim/db/altsyncram_n2d1.tdf" 3083 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "db/ip/ip_dma/submodules/fifo_with_byteenables.v" "" { Text "E:/Concentrator_sim/db/ip/ip_dma/submodules/fifo_with_byteenables.v" 136 0 0 } } { "db/ip/ip_dma/submodules/descriptor_buffers.v" "" { Text "E:/Concentrator_sim/db/ip/ip_dma/submodules/descriptor_buffers.v" 296 0 0 } } { "db/ip/ip_dma/submodules/dispatcher.v" "" { Text "E:/Concentrator_sim/db/ip/ip_dma/submodules/dispatcher.v" 306 0 0 } } { "db/ip/ip_dma/submodules/ip_dma_msgdma_0.v" "" { Text "E:/Concentrator_sim/db/ip/ip_dma/submodules/ip_dma_msgdma_0.v" 86 0 0 } } { "db/ip/ip_dma/ip_dma.v" "" { Text "E:/Concentrator_sim/db/ip/ip_dma/ip_dma.v" 107 0 0 } } { "DE2_115_Concentrator_top.v" "" { Text "E:/Concentrator_sim/DE2_115_Concentrator_top.v" 121 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1652698162722 "|DE2_115_Concentrator_top|IP_DMA:IP_DMA|IP_DMA_msgdma_0:msgdma_0|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_read_command_FIFO|altsyncram:the_dp_ram|altsyncram_n2d1:auto_generated|ram_block1a87"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "IP_DMA:IP_DMA\|IP_DMA_msgdma_0:msgdma_0\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_n2d1:auto_generated\|q_b\[88\] " "Synthesized away node \"IP_DMA:IP_DMA\|IP_DMA_msgdma_0:msgdma_0\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_n2d1:auto_generated\|q_b\[88\]\"" {  } { { "db/altsyncram_n2d1.tdf" "" { Text "E:/Concentrator_sim/db/altsyncram_n2d1.tdf" 3118 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "db/ip/ip_dma/submodules/fifo_with_byteenables.v" "" { Text "E:/Concentrator_sim/db/ip/ip_dma/submodules/fifo_with_byteenables.v" 136 0 0 } } { "db/ip/ip_dma/submodules/descriptor_buffers.v" "" { Text "E:/Concentrator_sim/db/ip/ip_dma/submodules/descriptor_buffers.v" 296 0 0 } } { "db/ip/ip_dma/submodules/dispatcher.v" "" { Text "E:/Concentrator_sim/db/ip/ip_dma/submodules/dispatcher.v" 306 0 0 } } { "db/ip/ip_dma/submodules/ip_dma_msgdma_0.v" "" { Text "E:/Concentrator_sim/db/ip/ip_dma/submodules/ip_dma_msgdma_0.v" 86 0 0 } } { "db/ip/ip_dma/ip_dma.v" "" { Text "E:/Concentrator_sim/db/ip/ip_dma/ip_dma.v" 107 0 0 } } { "DE2_115_Concentrator_top.v" "" { Text "E:/Concentrator_sim/DE2_115_Concentrator_top.v" 121 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1652698162722 "|DE2_115_Concentrator_top|IP_DMA:IP_DMA|IP_DMA_msgdma_0:msgdma_0|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_read_command_FIFO|altsyncram:the_dp_ram|altsyncram_n2d1:auto_generated|ram_block1a88"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "IP_DMA:IP_DMA\|IP_DMA_msgdma_0:msgdma_0\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_n2d1:auto_generated\|q_b\[89\] " "Synthesized away node \"IP_DMA:IP_DMA\|IP_DMA_msgdma_0:msgdma_0\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_n2d1:auto_generated\|q_b\[89\]\"" {  } { { "db/altsyncram_n2d1.tdf" "" { Text "E:/Concentrator_sim/db/altsyncram_n2d1.tdf" 3153 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "db/ip/ip_dma/submodules/fifo_with_byteenables.v" "" { Text "E:/Concentrator_sim/db/ip/ip_dma/submodules/fifo_with_byteenables.v" 136 0 0 } } { "db/ip/ip_dma/submodules/descriptor_buffers.v" "" { Text "E:/Concentrator_sim/db/ip/ip_dma/submodules/descriptor_buffers.v" 296 0 0 } } { "db/ip/ip_dma/submodules/dispatcher.v" "" { Text "E:/Concentrator_sim/db/ip/ip_dma/submodules/dispatcher.v" 306 0 0 } } { "db/ip/ip_dma/submodules/ip_dma_msgdma_0.v" "" { Text "E:/Concentrator_sim/db/ip/ip_dma/submodules/ip_dma_msgdma_0.v" 86 0 0 } } { "db/ip/ip_dma/ip_dma.v" "" { Text "E:/Concentrator_sim/db/ip/ip_dma/ip_dma.v" 107 0 0 } } { "DE2_115_Concentrator_top.v" "" { Text "E:/Concentrator_sim/DE2_115_Concentrator_top.v" 121 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1652698162722 "|DE2_115_Concentrator_top|IP_DMA:IP_DMA|IP_DMA_msgdma_0:msgdma_0|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_read_command_FIFO|altsyncram:the_dp_ram|altsyncram_n2d1:auto_generated|ram_block1a89"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "IP_DMA:IP_DMA\|IP_DMA_msgdma_0:msgdma_0\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_n2d1:auto_generated\|q_b\[90\] " "Synthesized away node \"IP_DMA:IP_DMA\|IP_DMA_msgdma_0:msgdma_0\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_n2d1:auto_generated\|q_b\[90\]\"" {  } { { "db/altsyncram_n2d1.tdf" "" { Text "E:/Concentrator_sim/db/altsyncram_n2d1.tdf" 3188 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "db/ip/ip_dma/submodules/fifo_with_byteenables.v" "" { Text "E:/Concentrator_sim/db/ip/ip_dma/submodules/fifo_with_byteenables.v" 136 0 0 } } { "db/ip/ip_dma/submodules/descriptor_buffers.v" "" { Text "E:/Concentrator_sim/db/ip/ip_dma/submodules/descriptor_buffers.v" 296 0 0 } } { "db/ip/ip_dma/submodules/dispatcher.v" "" { Text "E:/Concentrator_sim/db/ip/ip_dma/submodules/dispatcher.v" 306 0 0 } } { "db/ip/ip_dma/submodules/ip_dma_msgdma_0.v" "" { Text "E:/Concentrator_sim/db/ip/ip_dma/submodules/ip_dma_msgdma_0.v" 86 0 0 } } { "db/ip/ip_dma/ip_dma.v" "" { Text "E:/Concentrator_sim/db/ip/ip_dma/ip_dma.v" 107 0 0 } } { "DE2_115_Concentrator_top.v" "" { Text "E:/Concentrator_sim/DE2_115_Concentrator_top.v" 121 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1652698162722 "|DE2_115_Concentrator_top|IP_DMA:IP_DMA|IP_DMA_msgdma_0:msgdma_0|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_read_command_FIFO|altsyncram:the_dp_ram|altsyncram_n2d1:auto_generated|ram_block1a90"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "IP_DMA:IP_DMA\|IP_DMA_msgdma_0:msgdma_0\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_n2d1:auto_generated\|q_b\[91\] " "Synthesized away node \"IP_DMA:IP_DMA\|IP_DMA_msgdma_0:msgdma_0\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_n2d1:auto_generated\|q_b\[91\]\"" {  } { { "db/altsyncram_n2d1.tdf" "" { Text "E:/Concentrator_sim/db/altsyncram_n2d1.tdf" 3223 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "db/ip/ip_dma/submodules/fifo_with_byteenables.v" "" { Text "E:/Concentrator_sim/db/ip/ip_dma/submodules/fifo_with_byteenables.v" 136 0 0 } } { "db/ip/ip_dma/submodules/descriptor_buffers.v" "" { Text "E:/Concentrator_sim/db/ip/ip_dma/submodules/descriptor_buffers.v" 296 0 0 } } { "db/ip/ip_dma/submodules/dispatcher.v" "" { Text "E:/Concentrator_sim/db/ip/ip_dma/submodules/dispatcher.v" 306 0 0 } } { "db/ip/ip_dma/submodules/ip_dma_msgdma_0.v" "" { Text "E:/Concentrator_sim/db/ip/ip_dma/submodules/ip_dma_msgdma_0.v" 86 0 0 } } { "db/ip/ip_dma/ip_dma.v" "" { Text "E:/Concentrator_sim/db/ip/ip_dma/ip_dma.v" 107 0 0 } } { "DE2_115_Concentrator_top.v" "" { Text "E:/Concentrator_sim/DE2_115_Concentrator_top.v" 121 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1652698162722 "|DE2_115_Concentrator_top|IP_DMA:IP_DMA|IP_DMA_msgdma_0:msgdma_0|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_read_command_FIFO|altsyncram:the_dp_ram|altsyncram_n2d1:auto_generated|ram_block1a91"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "IP_DMA:IP_DMA\|IP_DMA_msgdma_0:msgdma_0\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_n2d1:auto_generated\|q_b\[92\] " "Synthesized away node \"IP_DMA:IP_DMA\|IP_DMA_msgdma_0:msgdma_0\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_n2d1:auto_generated\|q_b\[92\]\"" {  } { { "db/altsyncram_n2d1.tdf" "" { Text "E:/Concentrator_sim/db/altsyncram_n2d1.tdf" 3258 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "db/ip/ip_dma/submodules/fifo_with_byteenables.v" "" { Text "E:/Concentrator_sim/db/ip/ip_dma/submodules/fifo_with_byteenables.v" 136 0 0 } } { "db/ip/ip_dma/submodules/descriptor_buffers.v" "" { Text "E:/Concentrator_sim/db/ip/ip_dma/submodules/descriptor_buffers.v" 296 0 0 } } { "db/ip/ip_dma/submodules/dispatcher.v" "" { Text "E:/Concentrator_sim/db/ip/ip_dma/submodules/dispatcher.v" 306 0 0 } } { "db/ip/ip_dma/submodules/ip_dma_msgdma_0.v" "" { Text "E:/Concentrator_sim/db/ip/ip_dma/submodules/ip_dma_msgdma_0.v" 86 0 0 } } { "db/ip/ip_dma/ip_dma.v" "" { Text "E:/Concentrator_sim/db/ip/ip_dma/ip_dma.v" 107 0 0 } } { "DE2_115_Concentrator_top.v" "" { Text "E:/Concentrator_sim/DE2_115_Concentrator_top.v" 121 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1652698162722 "|DE2_115_Concentrator_top|IP_DMA:IP_DMA|IP_DMA_msgdma_0:msgdma_0|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_read_command_FIFO|altsyncram:the_dp_ram|altsyncram_n2d1:auto_generated|ram_block1a92"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "IP_DMA:IP_DMA\|IP_DMA_msgdma_0:msgdma_0\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_n2d1:auto_generated\|q_b\[93\] " "Synthesized away node \"IP_DMA:IP_DMA\|IP_DMA_msgdma_0:msgdma_0\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_n2d1:auto_generated\|q_b\[93\]\"" {  } { { "db/altsyncram_n2d1.tdf" "" { Text "E:/Concentrator_sim/db/altsyncram_n2d1.tdf" 3293 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "db/ip/ip_dma/submodules/fifo_with_byteenables.v" "" { Text "E:/Concentrator_sim/db/ip/ip_dma/submodules/fifo_with_byteenables.v" 136 0 0 } } { "db/ip/ip_dma/submodules/descriptor_buffers.v" "" { Text "E:/Concentrator_sim/db/ip/ip_dma/submodules/descriptor_buffers.v" 296 0 0 } } { "db/ip/ip_dma/submodules/dispatcher.v" "" { Text "E:/Concentrator_sim/db/ip/ip_dma/submodules/dispatcher.v" 306 0 0 } } { "db/ip/ip_dma/submodules/ip_dma_msgdma_0.v" "" { Text "E:/Concentrator_sim/db/ip/ip_dma/submodules/ip_dma_msgdma_0.v" 86 0 0 } } { "db/ip/ip_dma/ip_dma.v" "" { Text "E:/Concentrator_sim/db/ip/ip_dma/ip_dma.v" 107 0 0 } } { "DE2_115_Concentrator_top.v" "" { Text "E:/Concentrator_sim/DE2_115_Concentrator_top.v" 121 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1652698162722 "|DE2_115_Concentrator_top|IP_DMA:IP_DMA|IP_DMA_msgdma_0:msgdma_0|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_read_command_FIFO|altsyncram:the_dp_ram|altsyncram_n2d1:auto_generated|ram_block1a93"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "IP_DMA:IP_DMA\|IP_DMA_msgdma_0:msgdma_0\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_n2d1:auto_generated\|q_b\[94\] " "Synthesized away node \"IP_DMA:IP_DMA\|IP_DMA_msgdma_0:msgdma_0\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_n2d1:auto_generated\|q_b\[94\]\"" {  } { { "db/altsyncram_n2d1.tdf" "" { Text "E:/Concentrator_sim/db/altsyncram_n2d1.tdf" 3328 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "db/ip/ip_dma/submodules/fifo_with_byteenables.v" "" { Text "E:/Concentrator_sim/db/ip/ip_dma/submodules/fifo_with_byteenables.v" 136 0 0 } } { "db/ip/ip_dma/submodules/descriptor_buffers.v" "" { Text "E:/Concentrator_sim/db/ip/ip_dma/submodules/descriptor_buffers.v" 296 0 0 } } { "db/ip/ip_dma/submodules/dispatcher.v" "" { Text "E:/Concentrator_sim/db/ip/ip_dma/submodules/dispatcher.v" 306 0 0 } } { "db/ip/ip_dma/submodules/ip_dma_msgdma_0.v" "" { Text "E:/Concentrator_sim/db/ip/ip_dma/submodules/ip_dma_msgdma_0.v" 86 0 0 } } { "db/ip/ip_dma/ip_dma.v" "" { Text "E:/Concentrator_sim/db/ip/ip_dma/ip_dma.v" 107 0 0 } } { "DE2_115_Concentrator_top.v" "" { Text "E:/Concentrator_sim/DE2_115_Concentrator_top.v" 121 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1652698162722 "|DE2_115_Concentrator_top|IP_DMA:IP_DMA|IP_DMA_msgdma_0:msgdma_0|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_read_command_FIFO|altsyncram:the_dp_ram|altsyncram_n2d1:auto_generated|ram_block1a94"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "IP_DMA:IP_DMA\|IP_DMA_msgdma_0:msgdma_0\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_n2d1:auto_generated\|q_b\[95\] " "Synthesized away node \"IP_DMA:IP_DMA\|IP_DMA_msgdma_0:msgdma_0\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_n2d1:auto_generated\|q_b\[95\]\"" {  } { { "db/altsyncram_n2d1.tdf" "" { Text "E:/Concentrator_sim/db/altsyncram_n2d1.tdf" 3363 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "db/ip/ip_dma/submodules/fifo_with_byteenables.v" "" { Text "E:/Concentrator_sim/db/ip/ip_dma/submodules/fifo_with_byteenables.v" 136 0 0 } } { "db/ip/ip_dma/submodules/descriptor_buffers.v" "" { Text "E:/Concentrator_sim/db/ip/ip_dma/submodules/descriptor_buffers.v" 296 0 0 } } { "db/ip/ip_dma/submodules/dispatcher.v" "" { Text "E:/Concentrator_sim/db/ip/ip_dma/submodules/dispatcher.v" 306 0 0 } } { "db/ip/ip_dma/submodules/ip_dma_msgdma_0.v" "" { Text "E:/Concentrator_sim/db/ip/ip_dma/submodules/ip_dma_msgdma_0.v" 86 0 0 } } { "db/ip/ip_dma/ip_dma.v" "" { Text "E:/Concentrator_sim/db/ip/ip_dma/ip_dma.v" 107 0 0 } } { "DE2_115_Concentrator_top.v" "" { Text "E:/Concentrator_sim/DE2_115_Concentrator_top.v" 121 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1652698162722 "|DE2_115_Concentrator_top|IP_DMA:IP_DMA|IP_DMA_msgdma_0:msgdma_0|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_read_command_FIFO|altsyncram:the_dp_ram|altsyncram_n2d1:auto_generated|ram_block1a95"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "IP_DMA:IP_DMA\|IP_DMA_msgdma_0:msgdma_0\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_n2d1:auto_generated\|q_b\[96\] " "Synthesized away node \"IP_DMA:IP_DMA\|IP_DMA_msgdma_0:msgdma_0\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_n2d1:auto_generated\|q_b\[96\]\"" {  } { { "db/altsyncram_n2d1.tdf" "" { Text "E:/Concentrator_sim/db/altsyncram_n2d1.tdf" 3398 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "db/ip/ip_dma/submodules/fifo_with_byteenables.v" "" { Text "E:/Concentrator_sim/db/ip/ip_dma/submodules/fifo_with_byteenables.v" 136 0 0 } } { "db/ip/ip_dma/submodules/descriptor_buffers.v" "" { Text "E:/Concentrator_sim/db/ip/ip_dma/submodules/descriptor_buffers.v" 296 0 0 } } { "db/ip/ip_dma/submodules/dispatcher.v" "" { Text "E:/Concentrator_sim/db/ip/ip_dma/submodules/dispatcher.v" 306 0 0 } } { "db/ip/ip_dma/submodules/ip_dma_msgdma_0.v" "" { Text "E:/Concentrator_sim/db/ip/ip_dma/submodules/ip_dma_msgdma_0.v" 86 0 0 } } { "db/ip/ip_dma/ip_dma.v" "" { Text "E:/Concentrator_sim/db/ip/ip_dma/ip_dma.v" 107 0 0 } } { "DE2_115_Concentrator_top.v" "" { Text "E:/Concentrator_sim/DE2_115_Concentrator_top.v" 121 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1652698162722 "|DE2_115_Concentrator_top|IP_DMA:IP_DMA|IP_DMA_msgdma_0:msgdma_0|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_read_command_FIFO|altsyncram:the_dp_ram|altsyncram_n2d1:auto_generated|ram_block1a96"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "IP_DMA:IP_DMA\|IP_DMA_msgdma_0:msgdma_0\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_n2d1:auto_generated\|q_b\[97\] " "Synthesized away node \"IP_DMA:IP_DMA\|IP_DMA_msgdma_0:msgdma_0\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_n2d1:auto_generated\|q_b\[97\]\"" {  } { { "db/altsyncram_n2d1.tdf" "" { Text "E:/Concentrator_sim/db/altsyncram_n2d1.tdf" 3433 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "db/ip/ip_dma/submodules/fifo_with_byteenables.v" "" { Text "E:/Concentrator_sim/db/ip/ip_dma/submodules/fifo_with_byteenables.v" 136 0 0 } } { "db/ip/ip_dma/submodules/descriptor_buffers.v" "" { Text "E:/Concentrator_sim/db/ip/ip_dma/submodules/descriptor_buffers.v" 296 0 0 } } { "db/ip/ip_dma/submodules/dispatcher.v" "" { Text "E:/Concentrator_sim/db/ip/ip_dma/submodules/dispatcher.v" 306 0 0 } } { "db/ip/ip_dma/submodules/ip_dma_msgdma_0.v" "" { Text "E:/Concentrator_sim/db/ip/ip_dma/submodules/ip_dma_msgdma_0.v" 86 0 0 } } { "db/ip/ip_dma/ip_dma.v" "" { Text "E:/Concentrator_sim/db/ip/ip_dma/ip_dma.v" 107 0 0 } } { "DE2_115_Concentrator_top.v" "" { Text "E:/Concentrator_sim/DE2_115_Concentrator_top.v" 121 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1652698162722 "|DE2_115_Concentrator_top|IP_DMA:IP_DMA|IP_DMA_msgdma_0:msgdma_0|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_read_command_FIFO|altsyncram:the_dp_ram|altsyncram_n2d1:auto_generated|ram_block1a97"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "IP_DMA:IP_DMA\|IP_DMA_msgdma_0:msgdma_0\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_n2d1:auto_generated\|q_b\[98\] " "Synthesized away node \"IP_DMA:IP_DMA\|IP_DMA_msgdma_0:msgdma_0\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_n2d1:auto_generated\|q_b\[98\]\"" {  } { { "db/altsyncram_n2d1.tdf" "" { Text "E:/Concentrator_sim/db/altsyncram_n2d1.tdf" 3468 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "db/ip/ip_dma/submodules/fifo_with_byteenables.v" "" { Text "E:/Concentrator_sim/db/ip/ip_dma/submodules/fifo_with_byteenables.v" 136 0 0 } } { "db/ip/ip_dma/submodules/descriptor_buffers.v" "" { Text "E:/Concentrator_sim/db/ip/ip_dma/submodules/descriptor_buffers.v" 296 0 0 } } { "db/ip/ip_dma/submodules/dispatcher.v" "" { Text "E:/Concentrator_sim/db/ip/ip_dma/submodules/dispatcher.v" 306 0 0 } } { "db/ip/ip_dma/submodules/ip_dma_msgdma_0.v" "" { Text "E:/Concentrator_sim/db/ip/ip_dma/submodules/ip_dma_msgdma_0.v" 86 0 0 } } { "db/ip/ip_dma/ip_dma.v" "" { Text "E:/Concentrator_sim/db/ip/ip_dma/ip_dma.v" 107 0 0 } } { "DE2_115_Concentrator_top.v" "" { Text "E:/Concentrator_sim/DE2_115_Concentrator_top.v" 121 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1652698162722 "|DE2_115_Concentrator_top|IP_DMA:IP_DMA|IP_DMA_msgdma_0:msgdma_0|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_read_command_FIFO|altsyncram:the_dp_ram|altsyncram_n2d1:auto_generated|ram_block1a98"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "IP_DMA:IP_DMA\|IP_DMA_msgdma_0:msgdma_0\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_n2d1:auto_generated\|q_b\[99\] " "Synthesized away node \"IP_DMA:IP_DMA\|IP_DMA_msgdma_0:msgdma_0\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_n2d1:auto_generated\|q_b\[99\]\"" {  } { { "db/altsyncram_n2d1.tdf" "" { Text "E:/Concentrator_sim/db/altsyncram_n2d1.tdf" 3503 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "db/ip/ip_dma/submodules/fifo_with_byteenables.v" "" { Text "E:/Concentrator_sim/db/ip/ip_dma/submodules/fifo_with_byteenables.v" 136 0 0 } } { "db/ip/ip_dma/submodules/descriptor_buffers.v" "" { Text "E:/Concentrator_sim/db/ip/ip_dma/submodules/descriptor_buffers.v" 296 0 0 } } { "db/ip/ip_dma/submodules/dispatcher.v" "" { Text "E:/Concentrator_sim/db/ip/ip_dma/submodules/dispatcher.v" 306 0 0 } } { "db/ip/ip_dma/submodules/ip_dma_msgdma_0.v" "" { Text "E:/Concentrator_sim/db/ip/ip_dma/submodules/ip_dma_msgdma_0.v" 86 0 0 } } { "db/ip/ip_dma/ip_dma.v" "" { Text "E:/Concentrator_sim/db/ip/ip_dma/ip_dma.v" 107 0 0 } } { "DE2_115_Concentrator_top.v" "" { Text "E:/Concentrator_sim/DE2_115_Concentrator_top.v" 121 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1652698162722 "|DE2_115_Concentrator_top|IP_DMA:IP_DMA|IP_DMA_msgdma_0:msgdma_0|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_read_command_FIFO|altsyncram:the_dp_ram|altsyncram_n2d1:auto_generated|ram_block1a99"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "IP_DMA:IP_DMA\|IP_DMA_msgdma_0:msgdma_0\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_n2d1:auto_generated\|q_b\[100\] " "Synthesized away node \"IP_DMA:IP_DMA\|IP_DMA_msgdma_0:msgdma_0\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_n2d1:auto_generated\|q_b\[100\]\"" {  } { { "db/altsyncram_n2d1.tdf" "" { Text "E:/Concentrator_sim/db/altsyncram_n2d1.tdf" 3538 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "db/ip/ip_dma/submodules/fifo_with_byteenables.v" "" { Text "E:/Concentrator_sim/db/ip/ip_dma/submodules/fifo_with_byteenables.v" 136 0 0 } } { "db/ip/ip_dma/submodules/descriptor_buffers.v" "" { Text "E:/Concentrator_sim/db/ip/ip_dma/submodules/descriptor_buffers.v" 296 0 0 } } { "db/ip/ip_dma/submodules/dispatcher.v" "" { Text "E:/Concentrator_sim/db/ip/ip_dma/submodules/dispatcher.v" 306 0 0 } } { "db/ip/ip_dma/submodules/ip_dma_msgdma_0.v" "" { Text "E:/Concentrator_sim/db/ip/ip_dma/submodules/ip_dma_msgdma_0.v" 86 0 0 } } { "db/ip/ip_dma/ip_dma.v" "" { Text "E:/Concentrator_sim/db/ip/ip_dma/ip_dma.v" 107 0 0 } } { "DE2_115_Concentrator_top.v" "" { Text "E:/Concentrator_sim/DE2_115_Concentrator_top.v" 121 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1652698162722 "|DE2_115_Concentrator_top|IP_DMA:IP_DMA|IP_DMA_msgdma_0:msgdma_0|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_read_command_FIFO|altsyncram:the_dp_ram|altsyncram_n2d1:auto_generated|ram_block1a100"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "IP_DMA:IP_DMA\|IP_DMA_msgdma_0:msgdma_0\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_n2d1:auto_generated\|q_b\[101\] " "Synthesized away node \"IP_DMA:IP_DMA\|IP_DMA_msgdma_0:msgdma_0\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_n2d1:auto_generated\|q_b\[101\]\"" {  } { { "db/altsyncram_n2d1.tdf" "" { Text "E:/Concentrator_sim/db/altsyncram_n2d1.tdf" 3573 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "db/ip/ip_dma/submodules/fifo_with_byteenables.v" "" { Text "E:/Concentrator_sim/db/ip/ip_dma/submodules/fifo_with_byteenables.v" 136 0 0 } } { "db/ip/ip_dma/submodules/descriptor_buffers.v" "" { Text "E:/Concentrator_sim/db/ip/ip_dma/submodules/descriptor_buffers.v" 296 0 0 } } { "db/ip/ip_dma/submodules/dispatcher.v" "" { Text "E:/Concentrator_sim/db/ip/ip_dma/submodules/dispatcher.v" 306 0 0 } } { "db/ip/ip_dma/submodules/ip_dma_msgdma_0.v" "" { Text "E:/Concentrator_sim/db/ip/ip_dma/submodules/ip_dma_msgdma_0.v" 86 0 0 } } { "db/ip/ip_dma/ip_dma.v" "" { Text "E:/Concentrator_sim/db/ip/ip_dma/ip_dma.v" 107 0 0 } } { "DE2_115_Concentrator_top.v" "" { Text "E:/Concentrator_sim/DE2_115_Concentrator_top.v" 121 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1652698162722 "|DE2_115_Concentrator_top|IP_DMA:IP_DMA|IP_DMA_msgdma_0:msgdma_0|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_read_command_FIFO|altsyncram:the_dp_ram|altsyncram_n2d1:auto_generated|ram_block1a101"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "IP_DMA:IP_DMA\|IP_DMA_msgdma_0:msgdma_0\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_n2d1:auto_generated\|q_b\[102\] " "Synthesized away node \"IP_DMA:IP_DMA\|IP_DMA_msgdma_0:msgdma_0\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_n2d1:auto_generated\|q_b\[102\]\"" {  } { { "db/altsyncram_n2d1.tdf" "" { Text "E:/Concentrator_sim/db/altsyncram_n2d1.tdf" 3608 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "db/ip/ip_dma/submodules/fifo_with_byteenables.v" "" { Text "E:/Concentrator_sim/db/ip/ip_dma/submodules/fifo_with_byteenables.v" 136 0 0 } } { "db/ip/ip_dma/submodules/descriptor_buffers.v" "" { Text "E:/Concentrator_sim/db/ip/ip_dma/submodules/descriptor_buffers.v" 296 0 0 } } { "db/ip/ip_dma/submodules/dispatcher.v" "" { Text "E:/Concentrator_sim/db/ip/ip_dma/submodules/dispatcher.v" 306 0 0 } } { "db/ip/ip_dma/submodules/ip_dma_msgdma_0.v" "" { Text "E:/Concentrator_sim/db/ip/ip_dma/submodules/ip_dma_msgdma_0.v" 86 0 0 } } { "db/ip/ip_dma/ip_dma.v" "" { Text "E:/Concentrator_sim/db/ip/ip_dma/ip_dma.v" 107 0 0 } } { "DE2_115_Concentrator_top.v" "" { Text "E:/Concentrator_sim/DE2_115_Concentrator_top.v" 121 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1652698162722 "|DE2_115_Concentrator_top|IP_DMA:IP_DMA|IP_DMA_msgdma_0:msgdma_0|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_read_command_FIFO|altsyncram:the_dp_ram|altsyncram_n2d1:auto_generated|ram_block1a102"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "IP_DMA:IP_DMA\|IP_DMA_msgdma_0:msgdma_0\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_n2d1:auto_generated\|q_b\[103\] " "Synthesized away node \"IP_DMA:IP_DMA\|IP_DMA_msgdma_0:msgdma_0\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_n2d1:auto_generated\|q_b\[103\]\"" {  } { { "db/altsyncram_n2d1.tdf" "" { Text "E:/Concentrator_sim/db/altsyncram_n2d1.tdf" 3643 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "db/ip/ip_dma/submodules/fifo_with_byteenables.v" "" { Text "E:/Concentrator_sim/db/ip/ip_dma/submodules/fifo_with_byteenables.v" 136 0 0 } } { "db/ip/ip_dma/submodules/descriptor_buffers.v" "" { Text "E:/Concentrator_sim/db/ip/ip_dma/submodules/descriptor_buffers.v" 296 0 0 } } { "db/ip/ip_dma/submodules/dispatcher.v" "" { Text "E:/Concentrator_sim/db/ip/ip_dma/submodules/dispatcher.v" 306 0 0 } } { "db/ip/ip_dma/submodules/ip_dma_msgdma_0.v" "" { Text "E:/Concentrator_sim/db/ip/ip_dma/submodules/ip_dma_msgdma_0.v" 86 0 0 } } { "db/ip/ip_dma/ip_dma.v" "" { Text "E:/Concentrator_sim/db/ip/ip_dma/ip_dma.v" 107 0 0 } } { "DE2_115_Concentrator_top.v" "" { Text "E:/Concentrator_sim/DE2_115_Concentrator_top.v" 121 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1652698162722 "|DE2_115_Concentrator_top|IP_DMA:IP_DMA|IP_DMA_msgdma_0:msgdma_0|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_read_command_FIFO|altsyncram:the_dp_ram|altsyncram_n2d1:auto_generated|ram_block1a103"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "IP_DMA:IP_DMA\|IP_DMA_msgdma_0:msgdma_0\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_n2d1:auto_generated\|q_b\[104\] " "Synthesized away node \"IP_DMA:IP_DMA\|IP_DMA_msgdma_0:msgdma_0\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_n2d1:auto_generated\|q_b\[104\]\"" {  } { { "db/altsyncram_n2d1.tdf" "" { Text "E:/Concentrator_sim/db/altsyncram_n2d1.tdf" 3678 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "db/ip/ip_dma/submodules/fifo_with_byteenables.v" "" { Text "E:/Concentrator_sim/db/ip/ip_dma/submodules/fifo_with_byteenables.v" 136 0 0 } } { "db/ip/ip_dma/submodules/descriptor_buffers.v" "" { Text "E:/Concentrator_sim/db/ip/ip_dma/submodules/descriptor_buffers.v" 296 0 0 } } { "db/ip/ip_dma/submodules/dispatcher.v" "" { Text "E:/Concentrator_sim/db/ip/ip_dma/submodules/dispatcher.v" 306 0 0 } } { "db/ip/ip_dma/submodules/ip_dma_msgdma_0.v" "" { Text "E:/Concentrator_sim/db/ip/ip_dma/submodules/ip_dma_msgdma_0.v" 86 0 0 } } { "db/ip/ip_dma/ip_dma.v" "" { Text "E:/Concentrator_sim/db/ip/ip_dma/ip_dma.v" 107 0 0 } } { "DE2_115_Concentrator_top.v" "" { Text "E:/Concentrator_sim/DE2_115_Concentrator_top.v" 121 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1652698162722 "|DE2_115_Concentrator_top|IP_DMA:IP_DMA|IP_DMA_msgdma_0:msgdma_0|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_read_command_FIFO|altsyncram:the_dp_ram|altsyncram_n2d1:auto_generated|ram_block1a104"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "IP_DMA:IP_DMA\|IP_DMA_msgdma_0:msgdma_0\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_n2d1:auto_generated\|q_b\[105\] " "Synthesized away node \"IP_DMA:IP_DMA\|IP_DMA_msgdma_0:msgdma_0\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_n2d1:auto_generated\|q_b\[105\]\"" {  } { { "db/altsyncram_n2d1.tdf" "" { Text "E:/Concentrator_sim/db/altsyncram_n2d1.tdf" 3713 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "db/ip/ip_dma/submodules/fifo_with_byteenables.v" "" { Text "E:/Concentrator_sim/db/ip/ip_dma/submodules/fifo_with_byteenables.v" 136 0 0 } } { "db/ip/ip_dma/submodules/descriptor_buffers.v" "" { Text "E:/Concentrator_sim/db/ip/ip_dma/submodules/descriptor_buffers.v" 296 0 0 } } { "db/ip/ip_dma/submodules/dispatcher.v" "" { Text "E:/Concentrator_sim/db/ip/ip_dma/submodules/dispatcher.v" 306 0 0 } } { "db/ip/ip_dma/submodules/ip_dma_msgdma_0.v" "" { Text "E:/Concentrator_sim/db/ip/ip_dma/submodules/ip_dma_msgdma_0.v" 86 0 0 } } { "db/ip/ip_dma/ip_dma.v" "" { Text "E:/Concentrator_sim/db/ip/ip_dma/ip_dma.v" 107 0 0 } } { "DE2_115_Concentrator_top.v" "" { Text "E:/Concentrator_sim/DE2_115_Concentrator_top.v" 121 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1652698162722 "|DE2_115_Concentrator_top|IP_DMA:IP_DMA|IP_DMA_msgdma_0:msgdma_0|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_read_command_FIFO|altsyncram:the_dp_ram|altsyncram_n2d1:auto_generated|ram_block1a105"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "IP_DMA:IP_DMA\|IP_DMA_msgdma_0:msgdma_0\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_n2d1:auto_generated\|q_b\[106\] " "Synthesized away node \"IP_DMA:IP_DMA\|IP_DMA_msgdma_0:msgdma_0\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_n2d1:auto_generated\|q_b\[106\]\"" {  } { { "db/altsyncram_n2d1.tdf" "" { Text "E:/Concentrator_sim/db/altsyncram_n2d1.tdf" 3748 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "db/ip/ip_dma/submodules/fifo_with_byteenables.v" "" { Text "E:/Concentrator_sim/db/ip/ip_dma/submodules/fifo_with_byteenables.v" 136 0 0 } } { "db/ip/ip_dma/submodules/descriptor_buffers.v" "" { Text "E:/Concentrator_sim/db/ip/ip_dma/submodules/descriptor_buffers.v" 296 0 0 } } { "db/ip/ip_dma/submodules/dispatcher.v" "" { Text "E:/Concentrator_sim/db/ip/ip_dma/submodules/dispatcher.v" 306 0 0 } } { "db/ip/ip_dma/submodules/ip_dma_msgdma_0.v" "" { Text "E:/Concentrator_sim/db/ip/ip_dma/submodules/ip_dma_msgdma_0.v" 86 0 0 } } { "db/ip/ip_dma/ip_dma.v" "" { Text "E:/Concentrator_sim/db/ip/ip_dma/ip_dma.v" 107 0 0 } } { "DE2_115_Concentrator_top.v" "" { Text "E:/Concentrator_sim/DE2_115_Concentrator_top.v" 121 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1652698162722 "|DE2_115_Concentrator_top|IP_DMA:IP_DMA|IP_DMA_msgdma_0:msgdma_0|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_read_command_FIFO|altsyncram:the_dp_ram|altsyncram_n2d1:auto_generated|ram_block1a106"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "IP_DMA:IP_DMA\|IP_DMA_msgdma_0:msgdma_0\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_n2d1:auto_generated\|q_b\[107\] " "Synthesized away node \"IP_DMA:IP_DMA\|IP_DMA_msgdma_0:msgdma_0\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_n2d1:auto_generated\|q_b\[107\]\"" {  } { { "db/altsyncram_n2d1.tdf" "" { Text "E:/Concentrator_sim/db/altsyncram_n2d1.tdf" 3783 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "db/ip/ip_dma/submodules/fifo_with_byteenables.v" "" { Text "E:/Concentrator_sim/db/ip/ip_dma/submodules/fifo_with_byteenables.v" 136 0 0 } } { "db/ip/ip_dma/submodules/descriptor_buffers.v" "" { Text "E:/Concentrator_sim/db/ip/ip_dma/submodules/descriptor_buffers.v" 296 0 0 } } { "db/ip/ip_dma/submodules/dispatcher.v" "" { Text "E:/Concentrator_sim/db/ip/ip_dma/submodules/dispatcher.v" 306 0 0 } } { "db/ip/ip_dma/submodules/ip_dma_msgdma_0.v" "" { Text "E:/Concentrator_sim/db/ip/ip_dma/submodules/ip_dma_msgdma_0.v" 86 0 0 } } { "db/ip/ip_dma/ip_dma.v" "" { Text "E:/Concentrator_sim/db/ip/ip_dma/ip_dma.v" 107 0 0 } } { "DE2_115_Concentrator_top.v" "" { Text "E:/Concentrator_sim/DE2_115_Concentrator_top.v" 121 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1652698162722 "|DE2_115_Concentrator_top|IP_DMA:IP_DMA|IP_DMA_msgdma_0:msgdma_0|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_read_command_FIFO|altsyncram:the_dp_ram|altsyncram_n2d1:auto_generated|ram_block1a107"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "IP_DMA:IP_DMA\|IP_DMA_msgdma_0:msgdma_0\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_n2d1:auto_generated\|q_b\[108\] " "Synthesized away node \"IP_DMA:IP_DMA\|IP_DMA_msgdma_0:msgdma_0\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_n2d1:auto_generated\|q_b\[108\]\"" {  } { { "db/altsyncram_n2d1.tdf" "" { Text "E:/Concentrator_sim/db/altsyncram_n2d1.tdf" 3818 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "db/ip/ip_dma/submodules/fifo_with_byteenables.v" "" { Text "E:/Concentrator_sim/db/ip/ip_dma/submodules/fifo_with_byteenables.v" 136 0 0 } } { "db/ip/ip_dma/submodules/descriptor_buffers.v" "" { Text "E:/Concentrator_sim/db/ip/ip_dma/submodules/descriptor_buffers.v" 296 0 0 } } { "db/ip/ip_dma/submodules/dispatcher.v" "" { Text "E:/Concentrator_sim/db/ip/ip_dma/submodules/dispatcher.v" 306 0 0 } } { "db/ip/ip_dma/submodules/ip_dma_msgdma_0.v" "" { Text "E:/Concentrator_sim/db/ip/ip_dma/submodules/ip_dma_msgdma_0.v" 86 0 0 } } { "db/ip/ip_dma/ip_dma.v" "" { Text "E:/Concentrator_sim/db/ip/ip_dma/ip_dma.v" 107 0 0 } } { "DE2_115_Concentrator_top.v" "" { Text "E:/Concentrator_sim/DE2_115_Concentrator_top.v" 121 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1652698162722 "|DE2_115_Concentrator_top|IP_DMA:IP_DMA|IP_DMA_msgdma_0:msgdma_0|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_read_command_FIFO|altsyncram:the_dp_ram|altsyncram_n2d1:auto_generated|ram_block1a108"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "IP_DMA:IP_DMA\|IP_DMA_msgdma_0:msgdma_0\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_n2d1:auto_generated\|q_b\[109\] " "Synthesized away node \"IP_DMA:IP_DMA\|IP_DMA_msgdma_0:msgdma_0\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_n2d1:auto_generated\|q_b\[109\]\"" {  } { { "db/altsyncram_n2d1.tdf" "" { Text "E:/Concentrator_sim/db/altsyncram_n2d1.tdf" 3853 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "db/ip/ip_dma/submodules/fifo_with_byteenables.v" "" { Text "E:/Concentrator_sim/db/ip/ip_dma/submodules/fifo_with_byteenables.v" 136 0 0 } } { "db/ip/ip_dma/submodules/descriptor_buffers.v" "" { Text "E:/Concentrator_sim/db/ip/ip_dma/submodules/descriptor_buffers.v" 296 0 0 } } { "db/ip/ip_dma/submodules/dispatcher.v" "" { Text "E:/Concentrator_sim/db/ip/ip_dma/submodules/dispatcher.v" 306 0 0 } } { "db/ip/ip_dma/submodules/ip_dma_msgdma_0.v" "" { Text "E:/Concentrator_sim/db/ip/ip_dma/submodules/ip_dma_msgdma_0.v" 86 0 0 } } { "db/ip/ip_dma/ip_dma.v" "" { Text "E:/Concentrator_sim/db/ip/ip_dma/ip_dma.v" 107 0 0 } } { "DE2_115_Concentrator_top.v" "" { Text "E:/Concentrator_sim/DE2_115_Concentrator_top.v" 121 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1652698162722 "|DE2_115_Concentrator_top|IP_DMA:IP_DMA|IP_DMA_msgdma_0:msgdma_0|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_read_command_FIFO|altsyncram:the_dp_ram|altsyncram_n2d1:auto_generated|ram_block1a109"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "IP_DMA:IP_DMA\|IP_DMA_msgdma_0:msgdma_0\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_n2d1:auto_generated\|q_b\[110\] " "Synthesized away node \"IP_DMA:IP_DMA\|IP_DMA_msgdma_0:msgdma_0\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_n2d1:auto_generated\|q_b\[110\]\"" {  } { { "db/altsyncram_n2d1.tdf" "" { Text "E:/Concentrator_sim/db/altsyncram_n2d1.tdf" 3888 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "db/ip/ip_dma/submodules/fifo_with_byteenables.v" "" { Text "E:/Concentrator_sim/db/ip/ip_dma/submodules/fifo_with_byteenables.v" 136 0 0 } } { "db/ip/ip_dma/submodules/descriptor_buffers.v" "" { Text "E:/Concentrator_sim/db/ip/ip_dma/submodules/descriptor_buffers.v" 296 0 0 } } { "db/ip/ip_dma/submodules/dispatcher.v" "" { Text "E:/Concentrator_sim/db/ip/ip_dma/submodules/dispatcher.v" 306 0 0 } } { "db/ip/ip_dma/submodules/ip_dma_msgdma_0.v" "" { Text "E:/Concentrator_sim/db/ip/ip_dma/submodules/ip_dma_msgdma_0.v" 86 0 0 } } { "db/ip/ip_dma/ip_dma.v" "" { Text "E:/Concentrator_sim/db/ip/ip_dma/ip_dma.v" 107 0 0 } } { "DE2_115_Concentrator_top.v" "" { Text "E:/Concentrator_sim/DE2_115_Concentrator_top.v" 121 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1652698162722 "|DE2_115_Concentrator_top|IP_DMA:IP_DMA|IP_DMA_msgdma_0:msgdma_0|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_read_command_FIFO|altsyncram:the_dp_ram|altsyncram_n2d1:auto_generated|ram_block1a110"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "IP_DMA:IP_DMA\|IP_DMA_msgdma_0:msgdma_0\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_n2d1:auto_generated\|q_b\[111\] " "Synthesized away node \"IP_DMA:IP_DMA\|IP_DMA_msgdma_0:msgdma_0\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_n2d1:auto_generated\|q_b\[111\]\"" {  } { { "db/altsyncram_n2d1.tdf" "" { Text "E:/Concentrator_sim/db/altsyncram_n2d1.tdf" 3923 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "db/ip/ip_dma/submodules/fifo_with_byteenables.v" "" { Text "E:/Concentrator_sim/db/ip/ip_dma/submodules/fifo_with_byteenables.v" 136 0 0 } } { "db/ip/ip_dma/submodules/descriptor_buffers.v" "" { Text "E:/Concentrator_sim/db/ip/ip_dma/submodules/descriptor_buffers.v" 296 0 0 } } { "db/ip/ip_dma/submodules/dispatcher.v" "" { Text "E:/Concentrator_sim/db/ip/ip_dma/submodules/dispatcher.v" 306 0 0 } } { "db/ip/ip_dma/submodules/ip_dma_msgdma_0.v" "" { Text "E:/Concentrator_sim/db/ip/ip_dma/submodules/ip_dma_msgdma_0.v" 86 0 0 } } { "db/ip/ip_dma/ip_dma.v" "" { Text "E:/Concentrator_sim/db/ip/ip_dma/ip_dma.v" 107 0 0 } } { "DE2_115_Concentrator_top.v" "" { Text "E:/Concentrator_sim/DE2_115_Concentrator_top.v" 121 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1652698162722 "|DE2_115_Concentrator_top|IP_DMA:IP_DMA|IP_DMA_msgdma_0:msgdma_0|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_read_command_FIFO|altsyncram:the_dp_ram|altsyncram_n2d1:auto_generated|ram_block1a111"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "IP_DMA:IP_DMA\|IP_DMA_msgdma_0:msgdma_0\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_n2d1:auto_generated\|q_b\[112\] " "Synthesized away node \"IP_DMA:IP_DMA\|IP_DMA_msgdma_0:msgdma_0\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_n2d1:auto_generated\|q_b\[112\]\"" {  } { { "db/altsyncram_n2d1.tdf" "" { Text "E:/Concentrator_sim/db/altsyncram_n2d1.tdf" 3958 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "db/ip/ip_dma/submodules/fifo_with_byteenables.v" "" { Text "E:/Concentrator_sim/db/ip/ip_dma/submodules/fifo_with_byteenables.v" 136 0 0 } } { "db/ip/ip_dma/submodules/descriptor_buffers.v" "" { Text "E:/Concentrator_sim/db/ip/ip_dma/submodules/descriptor_buffers.v" 296 0 0 } } { "db/ip/ip_dma/submodules/dispatcher.v" "" { Text "E:/Concentrator_sim/db/ip/ip_dma/submodules/dispatcher.v" 306 0 0 } } { "db/ip/ip_dma/submodules/ip_dma_msgdma_0.v" "" { Text "E:/Concentrator_sim/db/ip/ip_dma/submodules/ip_dma_msgdma_0.v" 86 0 0 } } { "db/ip/ip_dma/ip_dma.v" "" { Text "E:/Concentrator_sim/db/ip/ip_dma/ip_dma.v" 107 0 0 } } { "DE2_115_Concentrator_top.v" "" { Text "E:/Concentrator_sim/DE2_115_Concentrator_top.v" 121 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1652698162722 "|DE2_115_Concentrator_top|IP_DMA:IP_DMA|IP_DMA_msgdma_0:msgdma_0|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_read_command_FIFO|altsyncram:the_dp_ram|altsyncram_n2d1:auto_generated|ram_block1a112"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "IP_DMA:IP_DMA\|IP_DMA_msgdma_0:msgdma_0\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_n2d1:auto_generated\|q_b\[113\] " "Synthesized away node \"IP_DMA:IP_DMA\|IP_DMA_msgdma_0:msgdma_0\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_n2d1:auto_generated\|q_b\[113\]\"" {  } { { "db/altsyncram_n2d1.tdf" "" { Text "E:/Concentrator_sim/db/altsyncram_n2d1.tdf" 3993 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "db/ip/ip_dma/submodules/fifo_with_byteenables.v" "" { Text "E:/Concentrator_sim/db/ip/ip_dma/submodules/fifo_with_byteenables.v" 136 0 0 } } { "db/ip/ip_dma/submodules/descriptor_buffers.v" "" { Text "E:/Concentrator_sim/db/ip/ip_dma/submodules/descriptor_buffers.v" 296 0 0 } } { "db/ip/ip_dma/submodules/dispatcher.v" "" { Text "E:/Concentrator_sim/db/ip/ip_dma/submodules/dispatcher.v" 306 0 0 } } { "db/ip/ip_dma/submodules/ip_dma_msgdma_0.v" "" { Text "E:/Concentrator_sim/db/ip/ip_dma/submodules/ip_dma_msgdma_0.v" 86 0 0 } } { "db/ip/ip_dma/ip_dma.v" "" { Text "E:/Concentrator_sim/db/ip/ip_dma/ip_dma.v" 107 0 0 } } { "DE2_115_Concentrator_top.v" "" { Text "E:/Concentrator_sim/DE2_115_Concentrator_top.v" 121 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1652698162722 "|DE2_115_Concentrator_top|IP_DMA:IP_DMA|IP_DMA_msgdma_0:msgdma_0|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_read_command_FIFO|altsyncram:the_dp_ram|altsyncram_n2d1:auto_generated|ram_block1a113"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "IP_DMA:IP_DMA\|IP_DMA_msgdma_0:msgdma_0\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_n2d1:auto_generated\|q_b\[114\] " "Synthesized away node \"IP_DMA:IP_DMA\|IP_DMA_msgdma_0:msgdma_0\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_n2d1:auto_generated\|q_b\[114\]\"" {  } { { "db/altsyncram_n2d1.tdf" "" { Text "E:/Concentrator_sim/db/altsyncram_n2d1.tdf" 4028 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "db/ip/ip_dma/submodules/fifo_with_byteenables.v" "" { Text "E:/Concentrator_sim/db/ip/ip_dma/submodules/fifo_with_byteenables.v" 136 0 0 } } { "db/ip/ip_dma/submodules/descriptor_buffers.v" "" { Text "E:/Concentrator_sim/db/ip/ip_dma/submodules/descriptor_buffers.v" 296 0 0 } } { "db/ip/ip_dma/submodules/dispatcher.v" "" { Text "E:/Concentrator_sim/db/ip/ip_dma/submodules/dispatcher.v" 306 0 0 } } { "db/ip/ip_dma/submodules/ip_dma_msgdma_0.v" "" { Text "E:/Concentrator_sim/db/ip/ip_dma/submodules/ip_dma_msgdma_0.v" 86 0 0 } } { "db/ip/ip_dma/ip_dma.v" "" { Text "E:/Concentrator_sim/db/ip/ip_dma/ip_dma.v" 107 0 0 } } { "DE2_115_Concentrator_top.v" "" { Text "E:/Concentrator_sim/DE2_115_Concentrator_top.v" 121 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1652698162722 "|DE2_115_Concentrator_top|IP_DMA:IP_DMA|IP_DMA_msgdma_0:msgdma_0|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_read_command_FIFO|altsyncram:the_dp_ram|altsyncram_n2d1:auto_generated|ram_block1a114"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "IP_DMA:IP_DMA\|IP_DMA_msgdma_0:msgdma_0\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_n2d1:auto_generated\|q_b\[115\] " "Synthesized away node \"IP_DMA:IP_DMA\|IP_DMA_msgdma_0:msgdma_0\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_n2d1:auto_generated\|q_b\[115\]\"" {  } { { "db/altsyncram_n2d1.tdf" "" { Text "E:/Concentrator_sim/db/altsyncram_n2d1.tdf" 4063 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "db/ip/ip_dma/submodules/fifo_with_byteenables.v" "" { Text "E:/Concentrator_sim/db/ip/ip_dma/submodules/fifo_with_byteenables.v" 136 0 0 } } { "db/ip/ip_dma/submodules/descriptor_buffers.v" "" { Text "E:/Concentrator_sim/db/ip/ip_dma/submodules/descriptor_buffers.v" 296 0 0 } } { "db/ip/ip_dma/submodules/dispatcher.v" "" { Text "E:/Concentrator_sim/db/ip/ip_dma/submodules/dispatcher.v" 306 0 0 } } { "db/ip/ip_dma/submodules/ip_dma_msgdma_0.v" "" { Text "E:/Concentrator_sim/db/ip/ip_dma/submodules/ip_dma_msgdma_0.v" 86 0 0 } } { "db/ip/ip_dma/ip_dma.v" "" { Text "E:/Concentrator_sim/db/ip/ip_dma/ip_dma.v" 107 0 0 } } { "DE2_115_Concentrator_top.v" "" { Text "E:/Concentrator_sim/DE2_115_Concentrator_top.v" 121 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1652698162722 "|DE2_115_Concentrator_top|IP_DMA:IP_DMA|IP_DMA_msgdma_0:msgdma_0|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_read_command_FIFO|altsyncram:the_dp_ram|altsyncram_n2d1:auto_generated|ram_block1a115"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "IP_DMA:IP_DMA\|IP_DMA_msgdma_0:msgdma_0\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_n2d1:auto_generated\|q_b\[116\] " "Synthesized away node \"IP_DMA:IP_DMA\|IP_DMA_msgdma_0:msgdma_0\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_n2d1:auto_generated\|q_b\[116\]\"" {  } { { "db/altsyncram_n2d1.tdf" "" { Text "E:/Concentrator_sim/db/altsyncram_n2d1.tdf" 4098 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "db/ip/ip_dma/submodules/fifo_with_byteenables.v" "" { Text "E:/Concentrator_sim/db/ip/ip_dma/submodules/fifo_with_byteenables.v" 136 0 0 } } { "db/ip/ip_dma/submodules/descriptor_buffers.v" "" { Text "E:/Concentrator_sim/db/ip/ip_dma/submodules/descriptor_buffers.v" 296 0 0 } } { "db/ip/ip_dma/submodules/dispatcher.v" "" { Text "E:/Concentrator_sim/db/ip/ip_dma/submodules/dispatcher.v" 306 0 0 } } { "db/ip/ip_dma/submodules/ip_dma_msgdma_0.v" "" { Text "E:/Concentrator_sim/db/ip/ip_dma/submodules/ip_dma_msgdma_0.v" 86 0 0 } } { "db/ip/ip_dma/ip_dma.v" "" { Text "E:/Concentrator_sim/db/ip/ip_dma/ip_dma.v" 107 0 0 } } { "DE2_115_Concentrator_top.v" "" { Text "E:/Concentrator_sim/DE2_115_Concentrator_top.v" 121 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1652698162722 "|DE2_115_Concentrator_top|IP_DMA:IP_DMA|IP_DMA_msgdma_0:msgdma_0|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_read_command_FIFO|altsyncram:the_dp_ram|altsyncram_n2d1:auto_generated|ram_block1a116"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "IP_DMA:IP_DMA\|IP_DMA_msgdma_0:msgdma_0\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_n2d1:auto_generated\|q_b\[117\] " "Synthesized away node \"IP_DMA:IP_DMA\|IP_DMA_msgdma_0:msgdma_0\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_n2d1:auto_generated\|q_b\[117\]\"" {  } { { "db/altsyncram_n2d1.tdf" "" { Text "E:/Concentrator_sim/db/altsyncram_n2d1.tdf" 4133 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "db/ip/ip_dma/submodules/fifo_with_byteenables.v" "" { Text "E:/Concentrator_sim/db/ip/ip_dma/submodules/fifo_with_byteenables.v" 136 0 0 } } { "db/ip/ip_dma/submodules/descriptor_buffers.v" "" { Text "E:/Concentrator_sim/db/ip/ip_dma/submodules/descriptor_buffers.v" 296 0 0 } } { "db/ip/ip_dma/submodules/dispatcher.v" "" { Text "E:/Concentrator_sim/db/ip/ip_dma/submodules/dispatcher.v" 306 0 0 } } { "db/ip/ip_dma/submodules/ip_dma_msgdma_0.v" "" { Text "E:/Concentrator_sim/db/ip/ip_dma/submodules/ip_dma_msgdma_0.v" 86 0 0 } } { "db/ip/ip_dma/ip_dma.v" "" { Text "E:/Concentrator_sim/db/ip/ip_dma/ip_dma.v" 107 0 0 } } { "DE2_115_Concentrator_top.v" "" { Text "E:/Concentrator_sim/DE2_115_Concentrator_top.v" 121 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1652698162722 "|DE2_115_Concentrator_top|IP_DMA:IP_DMA|IP_DMA_msgdma_0:msgdma_0|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_read_command_FIFO|altsyncram:the_dp_ram|altsyncram_n2d1:auto_generated|ram_block1a117"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "IP_DMA:IP_DMA\|IP_DMA_msgdma_0:msgdma_0\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_n2d1:auto_generated\|q_b\[118\] " "Synthesized away node \"IP_DMA:IP_DMA\|IP_DMA_msgdma_0:msgdma_0\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_n2d1:auto_generated\|q_b\[118\]\"" {  } { { "db/altsyncram_n2d1.tdf" "" { Text "E:/Concentrator_sim/db/altsyncram_n2d1.tdf" 4168 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "db/ip/ip_dma/submodules/fifo_with_byteenables.v" "" { Text "E:/Concentrator_sim/db/ip/ip_dma/submodules/fifo_with_byteenables.v" 136 0 0 } } { "db/ip/ip_dma/submodules/descriptor_buffers.v" "" { Text "E:/Concentrator_sim/db/ip/ip_dma/submodules/descriptor_buffers.v" 296 0 0 } } { "db/ip/ip_dma/submodules/dispatcher.v" "" { Text "E:/Concentrator_sim/db/ip/ip_dma/submodules/dispatcher.v" 306 0 0 } } { "db/ip/ip_dma/submodules/ip_dma_msgdma_0.v" "" { Text "E:/Concentrator_sim/db/ip/ip_dma/submodules/ip_dma_msgdma_0.v" 86 0 0 } } { "db/ip/ip_dma/ip_dma.v" "" { Text "E:/Concentrator_sim/db/ip/ip_dma/ip_dma.v" 107 0 0 } } { "DE2_115_Concentrator_top.v" "" { Text "E:/Concentrator_sim/DE2_115_Concentrator_top.v" 121 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1652698162722 "|DE2_115_Concentrator_top|IP_DMA:IP_DMA|IP_DMA_msgdma_0:msgdma_0|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_read_command_FIFO|altsyncram:the_dp_ram|altsyncram_n2d1:auto_generated|ram_block1a118"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "IP_DMA:IP_DMA\|IP_DMA_msgdma_0:msgdma_0\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_n2d1:auto_generated\|q_b\[119\] " "Synthesized away node \"IP_DMA:IP_DMA\|IP_DMA_msgdma_0:msgdma_0\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_n2d1:auto_generated\|q_b\[119\]\"" {  } { { "db/altsyncram_n2d1.tdf" "" { Text "E:/Concentrator_sim/db/altsyncram_n2d1.tdf" 4203 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "db/ip/ip_dma/submodules/fifo_with_byteenables.v" "" { Text "E:/Concentrator_sim/db/ip/ip_dma/submodules/fifo_with_byteenables.v" 136 0 0 } } { "db/ip/ip_dma/submodules/descriptor_buffers.v" "" { Text "E:/Concentrator_sim/db/ip/ip_dma/submodules/descriptor_buffers.v" 296 0 0 } } { "db/ip/ip_dma/submodules/dispatcher.v" "" { Text "E:/Concentrator_sim/db/ip/ip_dma/submodules/dispatcher.v" 306 0 0 } } { "db/ip/ip_dma/submodules/ip_dma_msgdma_0.v" "" { Text "E:/Concentrator_sim/db/ip/ip_dma/submodules/ip_dma_msgdma_0.v" 86 0 0 } } { "db/ip/ip_dma/ip_dma.v" "" { Text "E:/Concentrator_sim/db/ip/ip_dma/ip_dma.v" 107 0 0 } } { "DE2_115_Concentrator_top.v" "" { Text "E:/Concentrator_sim/DE2_115_Concentrator_top.v" 121 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1652698162722 "|DE2_115_Concentrator_top|IP_DMA:IP_DMA|IP_DMA_msgdma_0:msgdma_0|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_read_command_FIFO|altsyncram:the_dp_ram|altsyncram_n2d1:auto_generated|ram_block1a119"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "IP_DMA:IP_DMA\|IP_DMA_msgdma_0:msgdma_0\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_n2d1:auto_generated\|q_b\[120\] " "Synthesized away node \"IP_DMA:IP_DMA\|IP_DMA_msgdma_0:msgdma_0\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_n2d1:auto_generated\|q_b\[120\]\"" {  } { { "db/altsyncram_n2d1.tdf" "" { Text "E:/Concentrator_sim/db/altsyncram_n2d1.tdf" 4238 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "db/ip/ip_dma/submodules/fifo_with_byteenables.v" "" { Text "E:/Concentrator_sim/db/ip/ip_dma/submodules/fifo_with_byteenables.v" 136 0 0 } } { "db/ip/ip_dma/submodules/descriptor_buffers.v" "" { Text "E:/Concentrator_sim/db/ip/ip_dma/submodules/descriptor_buffers.v" 296 0 0 } } { "db/ip/ip_dma/submodules/dispatcher.v" "" { Text "E:/Concentrator_sim/db/ip/ip_dma/submodules/dispatcher.v" 306 0 0 } } { "db/ip/ip_dma/submodules/ip_dma_msgdma_0.v" "" { Text "E:/Concentrator_sim/db/ip/ip_dma/submodules/ip_dma_msgdma_0.v" 86 0 0 } } { "db/ip/ip_dma/ip_dma.v" "" { Text "E:/Concentrator_sim/db/ip/ip_dma/ip_dma.v" 107 0 0 } } { "DE2_115_Concentrator_top.v" "" { Text "E:/Concentrator_sim/DE2_115_Concentrator_top.v" 121 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1652698162722 "|DE2_115_Concentrator_top|IP_DMA:IP_DMA|IP_DMA_msgdma_0:msgdma_0|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_read_command_FIFO|altsyncram:the_dp_ram|altsyncram_n2d1:auto_generated|ram_block1a120"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "IP_DMA:IP_DMA\|IP_DMA_msgdma_0:msgdma_0\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_n2d1:auto_generated\|q_b\[121\] " "Synthesized away node \"IP_DMA:IP_DMA\|IP_DMA_msgdma_0:msgdma_0\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_n2d1:auto_generated\|q_b\[121\]\"" {  } { { "db/altsyncram_n2d1.tdf" "" { Text "E:/Concentrator_sim/db/altsyncram_n2d1.tdf" 4273 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "db/ip/ip_dma/submodules/fifo_with_byteenables.v" "" { Text "E:/Concentrator_sim/db/ip/ip_dma/submodules/fifo_with_byteenables.v" 136 0 0 } } { "db/ip/ip_dma/submodules/descriptor_buffers.v" "" { Text "E:/Concentrator_sim/db/ip/ip_dma/submodules/descriptor_buffers.v" 296 0 0 } } { "db/ip/ip_dma/submodules/dispatcher.v" "" { Text "E:/Concentrator_sim/db/ip/ip_dma/submodules/dispatcher.v" 306 0 0 } } { "db/ip/ip_dma/submodules/ip_dma_msgdma_0.v" "" { Text "E:/Concentrator_sim/db/ip/ip_dma/submodules/ip_dma_msgdma_0.v" 86 0 0 } } { "db/ip/ip_dma/ip_dma.v" "" { Text "E:/Concentrator_sim/db/ip/ip_dma/ip_dma.v" 107 0 0 } } { "DE2_115_Concentrator_top.v" "" { Text "E:/Concentrator_sim/DE2_115_Concentrator_top.v" 121 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1652698162722 "|DE2_115_Concentrator_top|IP_DMA:IP_DMA|IP_DMA_msgdma_0:msgdma_0|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_read_command_FIFO|altsyncram:the_dp_ram|altsyncram_n2d1:auto_generated|ram_block1a121"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "IP_DMA:IP_DMA\|IP_DMA_msgdma_0:msgdma_0\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_n2d1:auto_generated\|q_b\[122\] " "Synthesized away node \"IP_DMA:IP_DMA\|IP_DMA_msgdma_0:msgdma_0\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_n2d1:auto_generated\|q_b\[122\]\"" {  } { { "db/altsyncram_n2d1.tdf" "" { Text "E:/Concentrator_sim/db/altsyncram_n2d1.tdf" 4308 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "db/ip/ip_dma/submodules/fifo_with_byteenables.v" "" { Text "E:/Concentrator_sim/db/ip/ip_dma/submodules/fifo_with_byteenables.v" 136 0 0 } } { "db/ip/ip_dma/submodules/descriptor_buffers.v" "" { Text "E:/Concentrator_sim/db/ip/ip_dma/submodules/descriptor_buffers.v" 296 0 0 } } { "db/ip/ip_dma/submodules/dispatcher.v" "" { Text "E:/Concentrator_sim/db/ip/ip_dma/submodules/dispatcher.v" 306 0 0 } } { "db/ip/ip_dma/submodules/ip_dma_msgdma_0.v" "" { Text "E:/Concentrator_sim/db/ip/ip_dma/submodules/ip_dma_msgdma_0.v" 86 0 0 } } { "db/ip/ip_dma/ip_dma.v" "" { Text "E:/Concentrator_sim/db/ip/ip_dma/ip_dma.v" 107 0 0 } } { "DE2_115_Concentrator_top.v" "" { Text "E:/Concentrator_sim/DE2_115_Concentrator_top.v" 121 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1652698162722 "|DE2_115_Concentrator_top|IP_DMA:IP_DMA|IP_DMA_msgdma_0:msgdma_0|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_read_command_FIFO|altsyncram:the_dp_ram|altsyncram_n2d1:auto_generated|ram_block1a122"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "IP_DMA:IP_DMA\|IP_DMA_msgdma_0:msgdma_0\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_n2d1:auto_generated\|q_b\[123\] " "Synthesized away node \"IP_DMA:IP_DMA\|IP_DMA_msgdma_0:msgdma_0\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_n2d1:auto_generated\|q_b\[123\]\"" {  } { { "db/altsyncram_n2d1.tdf" "" { Text "E:/Concentrator_sim/db/altsyncram_n2d1.tdf" 4343 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "db/ip/ip_dma/submodules/fifo_with_byteenables.v" "" { Text "E:/Concentrator_sim/db/ip/ip_dma/submodules/fifo_with_byteenables.v" 136 0 0 } } { "db/ip/ip_dma/submodules/descriptor_buffers.v" "" { Text "E:/Concentrator_sim/db/ip/ip_dma/submodules/descriptor_buffers.v" 296 0 0 } } { "db/ip/ip_dma/submodules/dispatcher.v" "" { Text "E:/Concentrator_sim/db/ip/ip_dma/submodules/dispatcher.v" 306 0 0 } } { "db/ip/ip_dma/submodules/ip_dma_msgdma_0.v" "" { Text "E:/Concentrator_sim/db/ip/ip_dma/submodules/ip_dma_msgdma_0.v" 86 0 0 } } { "db/ip/ip_dma/ip_dma.v" "" { Text "E:/Concentrator_sim/db/ip/ip_dma/ip_dma.v" 107 0 0 } } { "DE2_115_Concentrator_top.v" "" { Text "E:/Concentrator_sim/DE2_115_Concentrator_top.v" 121 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1652698162722 "|DE2_115_Concentrator_top|IP_DMA:IP_DMA|IP_DMA_msgdma_0:msgdma_0|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_read_command_FIFO|altsyncram:the_dp_ram|altsyncram_n2d1:auto_generated|ram_block1a123"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "IP_DMA:IP_DMA\|IP_DMA_msgdma_0:msgdma_0\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_n2d1:auto_generated\|q_b\[124\] " "Synthesized away node \"IP_DMA:IP_DMA\|IP_DMA_msgdma_0:msgdma_0\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_n2d1:auto_generated\|q_b\[124\]\"" {  } { { "db/altsyncram_n2d1.tdf" "" { Text "E:/Concentrator_sim/db/altsyncram_n2d1.tdf" 4378 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "db/ip/ip_dma/submodules/fifo_with_byteenables.v" "" { Text "E:/Concentrator_sim/db/ip/ip_dma/submodules/fifo_with_byteenables.v" 136 0 0 } } { "db/ip/ip_dma/submodules/descriptor_buffers.v" "" { Text "E:/Concentrator_sim/db/ip/ip_dma/submodules/descriptor_buffers.v" 296 0 0 } } { "db/ip/ip_dma/submodules/dispatcher.v" "" { Text "E:/Concentrator_sim/db/ip/ip_dma/submodules/dispatcher.v" 306 0 0 } } { "db/ip/ip_dma/submodules/ip_dma_msgdma_0.v" "" { Text "E:/Concentrator_sim/db/ip/ip_dma/submodules/ip_dma_msgdma_0.v" 86 0 0 } } { "db/ip/ip_dma/ip_dma.v" "" { Text "E:/Concentrator_sim/db/ip/ip_dma/ip_dma.v" 107 0 0 } } { "DE2_115_Concentrator_top.v" "" { Text "E:/Concentrator_sim/DE2_115_Concentrator_top.v" 121 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1652698162722 "|DE2_115_Concentrator_top|IP_DMA:IP_DMA|IP_DMA_msgdma_0:msgdma_0|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_read_command_FIFO|altsyncram:the_dp_ram|altsyncram_n2d1:auto_generated|ram_block1a124"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "IP_DMA:IP_DMA\|IP_DMA_msgdma_0:msgdma_0\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_n2d1:auto_generated\|q_b\[125\] " "Synthesized away node \"IP_DMA:IP_DMA\|IP_DMA_msgdma_0:msgdma_0\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_n2d1:auto_generated\|q_b\[125\]\"" {  } { { "db/altsyncram_n2d1.tdf" "" { Text "E:/Concentrator_sim/db/altsyncram_n2d1.tdf" 4413 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "db/ip/ip_dma/submodules/fifo_with_byteenables.v" "" { Text "E:/Concentrator_sim/db/ip/ip_dma/submodules/fifo_with_byteenables.v" 136 0 0 } } { "db/ip/ip_dma/submodules/descriptor_buffers.v" "" { Text "E:/Concentrator_sim/db/ip/ip_dma/submodules/descriptor_buffers.v" 296 0 0 } } { "db/ip/ip_dma/submodules/dispatcher.v" "" { Text "E:/Concentrator_sim/db/ip/ip_dma/submodules/dispatcher.v" 306 0 0 } } { "db/ip/ip_dma/submodules/ip_dma_msgdma_0.v" "" { Text "E:/Concentrator_sim/db/ip/ip_dma/submodules/ip_dma_msgdma_0.v" 86 0 0 } } { "db/ip/ip_dma/ip_dma.v" "" { Text "E:/Concentrator_sim/db/ip/ip_dma/ip_dma.v" 107 0 0 } } { "DE2_115_Concentrator_top.v" "" { Text "E:/Concentrator_sim/DE2_115_Concentrator_top.v" 121 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1652698162722 "|DE2_115_Concentrator_top|IP_DMA:IP_DMA|IP_DMA_msgdma_0:msgdma_0|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_read_command_FIFO|altsyncram:the_dp_ram|altsyncram_n2d1:auto_generated|ram_block1a125"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "IP_DMA:IP_DMA\|IP_DMA_msgdma_0:msgdma_0\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_n2d1:auto_generated\|q_b\[126\] " "Synthesized away node \"IP_DMA:IP_DMA\|IP_DMA_msgdma_0:msgdma_0\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_n2d1:auto_generated\|q_b\[126\]\"" {  } { { "db/altsyncram_n2d1.tdf" "" { Text "E:/Concentrator_sim/db/altsyncram_n2d1.tdf" 4448 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "db/ip/ip_dma/submodules/fifo_with_byteenables.v" "" { Text "E:/Concentrator_sim/db/ip/ip_dma/submodules/fifo_with_byteenables.v" 136 0 0 } } { "db/ip/ip_dma/submodules/descriptor_buffers.v" "" { Text "E:/Concentrator_sim/db/ip/ip_dma/submodules/descriptor_buffers.v" 296 0 0 } } { "db/ip/ip_dma/submodules/dispatcher.v" "" { Text "E:/Concentrator_sim/db/ip/ip_dma/submodules/dispatcher.v" 306 0 0 } } { "db/ip/ip_dma/submodules/ip_dma_msgdma_0.v" "" { Text "E:/Concentrator_sim/db/ip/ip_dma/submodules/ip_dma_msgdma_0.v" 86 0 0 } } { "db/ip/ip_dma/ip_dma.v" "" { Text "E:/Concentrator_sim/db/ip/ip_dma/ip_dma.v" 107 0 0 } } { "DE2_115_Concentrator_top.v" "" { Text "E:/Concentrator_sim/DE2_115_Concentrator_top.v" 121 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1652698162722 "|DE2_115_Concentrator_top|IP_DMA:IP_DMA|IP_DMA_msgdma_0:msgdma_0|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_read_command_FIFO|altsyncram:the_dp_ram|altsyncram_n2d1:auto_generated|ram_block1a126"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "IP_DMA:IP_DMA\|IP_DMA_msgdma_0:msgdma_0\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_n2d1:auto_generated\|q_b\[127\] " "Synthesized away node \"IP_DMA:IP_DMA\|IP_DMA_msgdma_0:msgdma_0\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_n2d1:auto_generated\|q_b\[127\]\"" {  } { { "db/altsyncram_n2d1.tdf" "" { Text "E:/Concentrator_sim/db/altsyncram_n2d1.tdf" 4483 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "db/ip/ip_dma/submodules/fifo_with_byteenables.v" "" { Text "E:/Concentrator_sim/db/ip/ip_dma/submodules/fifo_with_byteenables.v" 136 0 0 } } { "db/ip/ip_dma/submodules/descriptor_buffers.v" "" { Text "E:/Concentrator_sim/db/ip/ip_dma/submodules/descriptor_buffers.v" 296 0 0 } } { "db/ip/ip_dma/submodules/dispatcher.v" "" { Text "E:/Concentrator_sim/db/ip/ip_dma/submodules/dispatcher.v" 306 0 0 } } { "db/ip/ip_dma/submodules/ip_dma_msgdma_0.v" "" { Text "E:/Concentrator_sim/db/ip/ip_dma/submodules/ip_dma_msgdma_0.v" 86 0 0 } } { "db/ip/ip_dma/ip_dma.v" "" { Text "E:/Concentrator_sim/db/ip/ip_dma/ip_dma.v" 107 0 0 } } { "DE2_115_Concentrator_top.v" "" { Text "E:/Concentrator_sim/DE2_115_Concentrator_top.v" 121 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1652698162722 "|DE2_115_Concentrator_top|IP_DMA:IP_DMA|IP_DMA_msgdma_0:msgdma_0|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_read_command_FIFO|altsyncram:the_dp_ram|altsyncram_n2d1:auto_generated|ram_block1a127"}  } {  } 0 14285 "Synthesized away the following %1!s! node(s):" 0 0 "Design Software" 0 -1 1652698162722 ""}  } {  } 0 14284 "Synthesized away the following node(s):" 0 0 "Analysis & Synthesis" 0 -1 1652698162722 ""}
{ "Info" "IINFER_UNINFERRED_RAM_SUMMARY" "1 " "Found 1 instances of uninferred RAM logic" { { "Info" "IINFER_READ_LOGIC_IS_ASYNCHRONOUS" "top_check_Concentrator:top_check_Concentrator\|DE2_115_Concentrator:DE2_115_Concentrator\|multiport_access_mem:multiport_access_mem\|RAM:RAM\|ram " "RAM logic \"top_check_Concentrator:top_check_Concentrator\|DE2_115_Concentrator:DE2_115_Concentrator\|multiport_access_mem:multiport_access_mem\|RAM:RAM\|ram\" is uninferred due to asynchronous read logic" {  } { { "RAM.v" "ram" { Text "E:/Concentrator_sim/RAM.v" 10 -1 0 } }  } 0 276007 "RAM logic \"%1!s!\" is uninferred due to asynchronous read logic" 0 0 "Design Software" 0 -1 1652698165064 ""}  } {  } 0 276014 "Found %1!d! instances of uninferred RAM logic" 0 0 "Analysis & Synthesis" 0 -1 1652698165064 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "8 " "8 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Analysis & Synthesis" 0 -1 1652698168105 ""}
{ "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI_HDR" "" "The following bidirectional pins have no drivers" { { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "SRAM_DQ\[0\] " "bidirectional pin \"SRAM_DQ\[0\]\" has no driver" {  } { { "DE2_115_Concentrator_top.v" "" { Text "E:/Concentrator_sim/DE2_115_Concentrator_top.v" 48 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1652698168289 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "SRAM_DQ\[1\] " "bidirectional pin \"SRAM_DQ\[1\]\" has no driver" {  } { { "DE2_115_Concentrator_top.v" "" { Text "E:/Concentrator_sim/DE2_115_Concentrator_top.v" 48 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1652698168289 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "SRAM_DQ\[2\] " "bidirectional pin \"SRAM_DQ\[2\]\" has no driver" {  } { { "DE2_115_Concentrator_top.v" "" { Text "E:/Concentrator_sim/DE2_115_Concentrator_top.v" 48 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1652698168289 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "SRAM_DQ\[3\] " "bidirectional pin \"SRAM_DQ\[3\]\" has no driver" {  } { { "DE2_115_Concentrator_top.v" "" { Text "E:/Concentrator_sim/DE2_115_Concentrator_top.v" 48 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1652698168289 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "SRAM_DQ\[4\] " "bidirectional pin \"SRAM_DQ\[4\]\" has no driver" {  } { { "DE2_115_Concentrator_top.v" "" { Text "E:/Concentrator_sim/DE2_115_Concentrator_top.v" 48 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1652698168289 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "SRAM_DQ\[5\] " "bidirectional pin \"SRAM_DQ\[5\]\" has no driver" {  } { { "DE2_115_Concentrator_top.v" "" { Text "E:/Concentrator_sim/DE2_115_Concentrator_top.v" 48 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1652698168289 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "SRAM_DQ\[6\] " "bidirectional pin \"SRAM_DQ\[6\]\" has no driver" {  } { { "DE2_115_Concentrator_top.v" "" { Text "E:/Concentrator_sim/DE2_115_Concentrator_top.v" 48 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1652698168289 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "SRAM_DQ\[7\] " "bidirectional pin \"SRAM_DQ\[7\]\" has no driver" {  } { { "DE2_115_Concentrator_top.v" "" { Text "E:/Concentrator_sim/DE2_115_Concentrator_top.v" 48 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1652698168289 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "SRAM_DQ\[8\] " "bidirectional pin \"SRAM_DQ\[8\]\" has no driver" {  } { { "DE2_115_Concentrator_top.v" "" { Text "E:/Concentrator_sim/DE2_115_Concentrator_top.v" 48 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1652698168289 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "SRAM_DQ\[9\] " "bidirectional pin \"SRAM_DQ\[9\]\" has no driver" {  } { { "DE2_115_Concentrator_top.v" "" { Text "E:/Concentrator_sim/DE2_115_Concentrator_top.v" 48 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1652698168289 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "SRAM_DQ\[10\] " "bidirectional pin \"SRAM_DQ\[10\]\" has no driver" {  } { { "DE2_115_Concentrator_top.v" "" { Text "E:/Concentrator_sim/DE2_115_Concentrator_top.v" 48 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1652698168289 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "SRAM_DQ\[11\] " "bidirectional pin \"SRAM_DQ\[11\]\" has no driver" {  } { { "DE2_115_Concentrator_top.v" "" { Text "E:/Concentrator_sim/DE2_115_Concentrator_top.v" 48 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1652698168289 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "SRAM_DQ\[12\] " "bidirectional pin \"SRAM_DQ\[12\]\" has no driver" {  } { { "DE2_115_Concentrator_top.v" "" { Text "E:/Concentrator_sim/DE2_115_Concentrator_top.v" 48 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1652698168289 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "SRAM_DQ\[13\] " "bidirectional pin \"SRAM_DQ\[13\]\" has no driver" {  } { { "DE2_115_Concentrator_top.v" "" { Text "E:/Concentrator_sim/DE2_115_Concentrator_top.v" 48 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1652698168289 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "SRAM_DQ\[14\] " "bidirectional pin \"SRAM_DQ\[14\]\" has no driver" {  } { { "DE2_115_Concentrator_top.v" "" { Text "E:/Concentrator_sim/DE2_115_Concentrator_top.v" 48 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1652698168289 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "SRAM_DQ\[15\] " "bidirectional pin \"SRAM_DQ\[15\]\" has no driver" {  } { { "DE2_115_Concentrator_top.v" "" { Text "E:/Concentrator_sim/DE2_115_Concentrator_top.v" 48 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1652698168289 ""}  } {  } 0 13039 "The following bidirectional pins have no drivers" 0 0 "Analysis & Synthesis" 0 -1 1652698168289 ""}
{ "Info" "IMLS_MLS_PRESET_POWER_UP" "" "Registers with preset signals will power-up high" {  } { { "db/ip/ip_dma/submodules/write_master.v" "" { Text "E:/Concentrator_sim/db/ip/ip_dma/submodules/write_master.v" 139 -1 0 } } { "alt_jtag_atlantic.v" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/alt_jtag_atlantic.v" 210 -1 0 } } { "db/ip/ip_dma/submodules/write_master.v" "" { Text "E:/Concentrator_sim/db/ip/ip_dma/submodules/write_master.v" 203 -1 0 } } { "db/ip/ip_dma/submodules/ip_dma_nios2_gen2_0_cpu.v" "" { Text "E:/Concentrator_sim/db/ip/ip_dma/submodules/ip_dma_nios2_gen2_0_cpu.v" 2878 -1 0 } } { "db/ip/ip_dma/submodules/altera_merlin_arbitrator.sv" "" { Text "E:/Concentrator_sim/db/ip/ip_dma/submodules/altera_merlin_arbitrator.sv" 203 -1 0 } } { "alt_jtag_atlantic.v" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/alt_jtag_atlantic.v" 321 -1 0 } } { "db/ip/ip_dma/submodules/ip_dma_jtag_uart_0.v" "" { Text "E:/Concentrator_sim/db/ip/ip_dma/submodules/ip_dma_jtag_uart_0.v" 352 -1 0 } } { "db/ip/ip_dma/submodules/ip_dma_nios2_gen2_0_cpu.v" "" { Text "E:/Concentrator_sim/db/ip/ip_dma/submodules/ip_dma_nios2_gen2_0_cpu.v" 3500 -1 0 } } { "db/ip/ip_dma/submodules/ip_dma_jtag_uart_0.v" "" { Text "E:/Concentrator_sim/db/ip/ip_dma/submodules/ip_dma_jtag_uart_0.v" 398 -1 0 } } { "db/ip/ip_dma/submodules/ip_dma_nios2_gen2_0_cpu.v" "" { Text "E:/Concentrator_sim/db/ip/ip_dma/submodules/ip_dma_nios2_gen2_0_cpu.v" 2099 -1 0 } } { "alt_jtag_atlantic.v" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/alt_jtag_atlantic.v" 211 -1 0 } } { "db/ip/ip_dma/submodules/dispatcher.v" "" { Text "E:/Concentrator_sim/db/ip/ip_dma/submodules/dispatcher.v" 231 -1 0 } }  } 0 13000 "Registers with preset signals will power-up high" 0 0 "Analysis & Synthesis" 0 -1 1652698168331 ""}
{ "Info" "IMLS_MLS_DEV_CLRN_SETS_REGISTERS" "" "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" {  } {  } 0 13003 "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" 0 0 "Analysis & Synthesis" 0 -1 1652698168331 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "SMA_CLKOUT GND " "Pin \"SMA_CLKOUT\" is stuck at GND" {  } { { "DE2_115_Concentrator_top.v" "" { Text "E:/Concentrator_sim/DE2_115_Concentrator_top.v" 17 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1652698170755 "|DE2_115_Concentrator_top|SMA_CLKOUT"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDG\[1\] GND " "Pin \"LEDG\[1\]\" is stuck at GND" {  } { { "DE2_115_Concentrator_top.v" "" { Text "E:/Concentrator_sim/DE2_115_Concentrator_top.v" 20 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1652698170755 "|DE2_115_Concentrator_top|LEDG[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDG\[2\] GND " "Pin \"LEDG\[2\]\" is stuck at GND" {  } { { "DE2_115_Concentrator_top.v" "" { Text "E:/Concentrator_sim/DE2_115_Concentrator_top.v" 20 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1652698170755 "|DE2_115_Concentrator_top|LEDG[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDG\[3\] GND " "Pin \"LEDG\[3\]\" is stuck at GND" {  } { { "DE2_115_Concentrator_top.v" "" { Text "E:/Concentrator_sim/DE2_115_Concentrator_top.v" 20 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1652698170755 "|DE2_115_Concentrator_top|LEDG[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDG\[4\] GND " "Pin \"LEDG\[4\]\" is stuck at GND" {  } { { "DE2_115_Concentrator_top.v" "" { Text "E:/Concentrator_sim/DE2_115_Concentrator_top.v" 20 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1652698170755 "|DE2_115_Concentrator_top|LEDG[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDG\[5\] GND " "Pin \"LEDG\[5\]\" is stuck at GND" {  } { { "DE2_115_Concentrator_top.v" "" { Text "E:/Concentrator_sim/DE2_115_Concentrator_top.v" 20 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1652698170755 "|DE2_115_Concentrator_top|LEDG[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDG\[6\] GND " "Pin \"LEDG\[6\]\" is stuck at GND" {  } { { "DE2_115_Concentrator_top.v" "" { Text "E:/Concentrator_sim/DE2_115_Concentrator_top.v" 20 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1652698170755 "|DE2_115_Concentrator_top|LEDG[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDG\[7\] GND " "Pin \"LEDG\[7\]\" is stuck at GND" {  } { { "DE2_115_Concentrator_top.v" "" { Text "E:/Concentrator_sim/DE2_115_Concentrator_top.v" 20 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1652698170755 "|DE2_115_Concentrator_top|LEDG[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDG\[8\] GND " "Pin \"LEDG\[8\]\" is stuck at GND" {  } { { "DE2_115_Concentrator_top.v" "" { Text "E:/Concentrator_sim/DE2_115_Concentrator_top.v" 20 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1652698170755 "|DE2_115_Concentrator_top|LEDG[8]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX0\[0\] GND " "Pin \"HEX0\[0\]\" is stuck at GND" {  } { { "DE2_115_Concentrator_top.v" "" { Text "E:/Concentrator_sim/DE2_115_Concentrator_top.v" 30 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1652698170755 "|DE2_115_Concentrator_top|HEX0[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX0\[1\] GND " "Pin \"HEX0\[1\]\" is stuck at GND" {  } { { "DE2_115_Concentrator_top.v" "" { Text "E:/Concentrator_sim/DE2_115_Concentrator_top.v" 30 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1652698170755 "|DE2_115_Concentrator_top|HEX0[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX0\[2\] GND " "Pin \"HEX0\[2\]\" is stuck at GND" {  } { { "DE2_115_Concentrator_top.v" "" { Text "E:/Concentrator_sim/DE2_115_Concentrator_top.v" 30 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1652698170755 "|DE2_115_Concentrator_top|HEX0[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX0\[3\] GND " "Pin \"HEX0\[3\]\" is stuck at GND" {  } { { "DE2_115_Concentrator_top.v" "" { Text "E:/Concentrator_sim/DE2_115_Concentrator_top.v" 30 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1652698170755 "|DE2_115_Concentrator_top|HEX0[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX0\[4\] GND " "Pin \"HEX0\[4\]\" is stuck at GND" {  } { { "DE2_115_Concentrator_top.v" "" { Text "E:/Concentrator_sim/DE2_115_Concentrator_top.v" 30 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1652698170755 "|DE2_115_Concentrator_top|HEX0[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX0\[5\] GND " "Pin \"HEX0\[5\]\" is stuck at GND" {  } { { "DE2_115_Concentrator_top.v" "" { Text "E:/Concentrator_sim/DE2_115_Concentrator_top.v" 30 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1652698170755 "|DE2_115_Concentrator_top|HEX0[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX0\[6\] GND " "Pin \"HEX0\[6\]\" is stuck at GND" {  } { { "DE2_115_Concentrator_top.v" "" { Text "E:/Concentrator_sim/DE2_115_Concentrator_top.v" 30 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1652698170755 "|DE2_115_Concentrator_top|HEX0[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX1\[0\] GND " "Pin \"HEX1\[0\]\" is stuck at GND" {  } { { "DE2_115_Concentrator_top.v" "" { Text "E:/Concentrator_sim/DE2_115_Concentrator_top.v" 31 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1652698170755 "|DE2_115_Concentrator_top|HEX1[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX1\[1\] GND " "Pin \"HEX1\[1\]\" is stuck at GND" {  } { { "DE2_115_Concentrator_top.v" "" { Text "E:/Concentrator_sim/DE2_115_Concentrator_top.v" 31 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1652698170755 "|DE2_115_Concentrator_top|HEX1[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX1\[2\] GND " "Pin \"HEX1\[2\]\" is stuck at GND" {  } { { "DE2_115_Concentrator_top.v" "" { Text "E:/Concentrator_sim/DE2_115_Concentrator_top.v" 31 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1652698170755 "|DE2_115_Concentrator_top|HEX1[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX1\[3\] GND " "Pin \"HEX1\[3\]\" is stuck at GND" {  } { { "DE2_115_Concentrator_top.v" "" { Text "E:/Concentrator_sim/DE2_115_Concentrator_top.v" 31 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1652698170755 "|DE2_115_Concentrator_top|HEX1[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX1\[4\] GND " "Pin \"HEX1\[4\]\" is stuck at GND" {  } { { "DE2_115_Concentrator_top.v" "" { Text "E:/Concentrator_sim/DE2_115_Concentrator_top.v" 31 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1652698170755 "|DE2_115_Concentrator_top|HEX1[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX1\[5\] GND " "Pin \"HEX1\[5\]\" is stuck at GND" {  } { { "DE2_115_Concentrator_top.v" "" { Text "E:/Concentrator_sim/DE2_115_Concentrator_top.v" 31 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1652698170755 "|DE2_115_Concentrator_top|HEX1[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX1\[6\] GND " "Pin \"HEX1\[6\]\" is stuck at GND" {  } { { "DE2_115_Concentrator_top.v" "" { Text "E:/Concentrator_sim/DE2_115_Concentrator_top.v" 31 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1652698170755 "|DE2_115_Concentrator_top|HEX1[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX2\[0\] GND " "Pin \"HEX2\[0\]\" is stuck at GND" {  } { { "DE2_115_Concentrator_top.v" "" { Text "E:/Concentrator_sim/DE2_115_Concentrator_top.v" 32 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1652698170755 "|DE2_115_Concentrator_top|HEX2[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX2\[1\] GND " "Pin \"HEX2\[1\]\" is stuck at GND" {  } { { "DE2_115_Concentrator_top.v" "" { Text "E:/Concentrator_sim/DE2_115_Concentrator_top.v" 32 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1652698170755 "|DE2_115_Concentrator_top|HEX2[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX2\[2\] GND " "Pin \"HEX2\[2\]\" is stuck at GND" {  } { { "DE2_115_Concentrator_top.v" "" { Text "E:/Concentrator_sim/DE2_115_Concentrator_top.v" 32 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1652698170755 "|DE2_115_Concentrator_top|HEX2[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX2\[3\] GND " "Pin \"HEX2\[3\]\" is stuck at GND" {  } { { "DE2_115_Concentrator_top.v" "" { Text "E:/Concentrator_sim/DE2_115_Concentrator_top.v" 32 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1652698170755 "|DE2_115_Concentrator_top|HEX2[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX2\[4\] GND " "Pin \"HEX2\[4\]\" is stuck at GND" {  } { { "DE2_115_Concentrator_top.v" "" { Text "E:/Concentrator_sim/DE2_115_Concentrator_top.v" 32 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1652698170755 "|DE2_115_Concentrator_top|HEX2[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX2\[5\] GND " "Pin \"HEX2\[5\]\" is stuck at GND" {  } { { "DE2_115_Concentrator_top.v" "" { Text "E:/Concentrator_sim/DE2_115_Concentrator_top.v" 32 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1652698170755 "|DE2_115_Concentrator_top|HEX2[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX2\[6\] GND " "Pin \"HEX2\[6\]\" is stuck at GND" {  } { { "DE2_115_Concentrator_top.v" "" { Text "E:/Concentrator_sim/DE2_115_Concentrator_top.v" 32 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1652698170755 "|DE2_115_Concentrator_top|HEX2[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX3\[0\] GND " "Pin \"HEX3\[0\]\" is stuck at GND" {  } { { "DE2_115_Concentrator_top.v" "" { Text "E:/Concentrator_sim/DE2_115_Concentrator_top.v" 33 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1652698170755 "|DE2_115_Concentrator_top|HEX3[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX3\[1\] GND " "Pin \"HEX3\[1\]\" is stuck at GND" {  } { { "DE2_115_Concentrator_top.v" "" { Text "E:/Concentrator_sim/DE2_115_Concentrator_top.v" 33 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1652698170755 "|DE2_115_Concentrator_top|HEX3[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX3\[2\] GND " "Pin \"HEX3\[2\]\" is stuck at GND" {  } { { "DE2_115_Concentrator_top.v" "" { Text "E:/Concentrator_sim/DE2_115_Concentrator_top.v" 33 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1652698170755 "|DE2_115_Concentrator_top|HEX3[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX3\[3\] GND " "Pin \"HEX3\[3\]\" is stuck at GND" {  } { { "DE2_115_Concentrator_top.v" "" { Text "E:/Concentrator_sim/DE2_115_Concentrator_top.v" 33 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1652698170755 "|DE2_115_Concentrator_top|HEX3[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX3\[4\] GND " "Pin \"HEX3\[4\]\" is stuck at GND" {  } { { "DE2_115_Concentrator_top.v" "" { Text "E:/Concentrator_sim/DE2_115_Concentrator_top.v" 33 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1652698170755 "|DE2_115_Concentrator_top|HEX3[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX3\[5\] GND " "Pin \"HEX3\[5\]\" is stuck at GND" {  } { { "DE2_115_Concentrator_top.v" "" { Text "E:/Concentrator_sim/DE2_115_Concentrator_top.v" 33 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1652698170755 "|DE2_115_Concentrator_top|HEX3[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX3\[6\] GND " "Pin \"HEX3\[6\]\" is stuck at GND" {  } { { "DE2_115_Concentrator_top.v" "" { Text "E:/Concentrator_sim/DE2_115_Concentrator_top.v" 33 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1652698170755 "|DE2_115_Concentrator_top|HEX3[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX4\[0\] GND " "Pin \"HEX4\[0\]\" is stuck at GND" {  } { { "DE2_115_Concentrator_top.v" "" { Text "E:/Concentrator_sim/DE2_115_Concentrator_top.v" 34 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1652698170755 "|DE2_115_Concentrator_top|HEX4[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX4\[1\] GND " "Pin \"HEX4\[1\]\" is stuck at GND" {  } { { "DE2_115_Concentrator_top.v" "" { Text "E:/Concentrator_sim/DE2_115_Concentrator_top.v" 34 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1652698170755 "|DE2_115_Concentrator_top|HEX4[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX4\[2\] GND " "Pin \"HEX4\[2\]\" is stuck at GND" {  } { { "DE2_115_Concentrator_top.v" "" { Text "E:/Concentrator_sim/DE2_115_Concentrator_top.v" 34 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1652698170755 "|DE2_115_Concentrator_top|HEX4[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX4\[3\] GND " "Pin \"HEX4\[3\]\" is stuck at GND" {  } { { "DE2_115_Concentrator_top.v" "" { Text "E:/Concentrator_sim/DE2_115_Concentrator_top.v" 34 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1652698170755 "|DE2_115_Concentrator_top|HEX4[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX4\[4\] GND " "Pin \"HEX4\[4\]\" is stuck at GND" {  } { { "DE2_115_Concentrator_top.v" "" { Text "E:/Concentrator_sim/DE2_115_Concentrator_top.v" 34 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1652698170755 "|DE2_115_Concentrator_top|HEX4[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX4\[5\] GND " "Pin \"HEX4\[5\]\" is stuck at GND" {  } { { "DE2_115_Concentrator_top.v" "" { Text "E:/Concentrator_sim/DE2_115_Concentrator_top.v" 34 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1652698170755 "|DE2_115_Concentrator_top|HEX4[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX4\[6\] GND " "Pin \"HEX4\[6\]\" is stuck at GND" {  } { { "DE2_115_Concentrator_top.v" "" { Text "E:/Concentrator_sim/DE2_115_Concentrator_top.v" 34 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1652698170755 "|DE2_115_Concentrator_top|HEX4[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX5\[0\] GND " "Pin \"HEX5\[0\]\" is stuck at GND" {  } { { "DE2_115_Concentrator_top.v" "" { Text "E:/Concentrator_sim/DE2_115_Concentrator_top.v" 35 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1652698170755 "|DE2_115_Concentrator_top|HEX5[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX5\[1\] GND " "Pin \"HEX5\[1\]\" is stuck at GND" {  } { { "DE2_115_Concentrator_top.v" "" { Text "E:/Concentrator_sim/DE2_115_Concentrator_top.v" 35 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1652698170755 "|DE2_115_Concentrator_top|HEX5[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX5\[2\] GND " "Pin \"HEX5\[2\]\" is stuck at GND" {  } { { "DE2_115_Concentrator_top.v" "" { Text "E:/Concentrator_sim/DE2_115_Concentrator_top.v" 35 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1652698170755 "|DE2_115_Concentrator_top|HEX5[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX5\[3\] GND " "Pin \"HEX5\[3\]\" is stuck at GND" {  } { { "DE2_115_Concentrator_top.v" "" { Text "E:/Concentrator_sim/DE2_115_Concentrator_top.v" 35 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1652698170755 "|DE2_115_Concentrator_top|HEX5[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX5\[4\] GND " "Pin \"HEX5\[4\]\" is stuck at GND" {  } { { "DE2_115_Concentrator_top.v" "" { Text "E:/Concentrator_sim/DE2_115_Concentrator_top.v" 35 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1652698170755 "|DE2_115_Concentrator_top|HEX5[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX5\[5\] GND " "Pin \"HEX5\[5\]\" is stuck at GND" {  } { { "DE2_115_Concentrator_top.v" "" { Text "E:/Concentrator_sim/DE2_115_Concentrator_top.v" 35 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1652698170755 "|DE2_115_Concentrator_top|HEX5[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX5\[6\] GND " "Pin \"HEX5\[6\]\" is stuck at GND" {  } { { "DE2_115_Concentrator_top.v" "" { Text "E:/Concentrator_sim/DE2_115_Concentrator_top.v" 35 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1652698170755 "|DE2_115_Concentrator_top|HEX5[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX6\[0\] GND " "Pin \"HEX6\[0\]\" is stuck at GND" {  } { { "DE2_115_Concentrator_top.v" "" { Text "E:/Concentrator_sim/DE2_115_Concentrator_top.v" 36 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1652698170755 "|DE2_115_Concentrator_top|HEX6[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX6\[1\] GND " "Pin \"HEX6\[1\]\" is stuck at GND" {  } { { "DE2_115_Concentrator_top.v" "" { Text "E:/Concentrator_sim/DE2_115_Concentrator_top.v" 36 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1652698170755 "|DE2_115_Concentrator_top|HEX6[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX6\[2\] GND " "Pin \"HEX6\[2\]\" is stuck at GND" {  } { { "DE2_115_Concentrator_top.v" "" { Text "E:/Concentrator_sim/DE2_115_Concentrator_top.v" 36 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1652698170755 "|DE2_115_Concentrator_top|HEX6[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX6\[3\] GND " "Pin \"HEX6\[3\]\" is stuck at GND" {  } { { "DE2_115_Concentrator_top.v" "" { Text "E:/Concentrator_sim/DE2_115_Concentrator_top.v" 36 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1652698170755 "|DE2_115_Concentrator_top|HEX6[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX6\[4\] GND " "Pin \"HEX6\[4\]\" is stuck at GND" {  } { { "DE2_115_Concentrator_top.v" "" { Text "E:/Concentrator_sim/DE2_115_Concentrator_top.v" 36 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1652698170755 "|DE2_115_Concentrator_top|HEX6[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX6\[5\] GND " "Pin \"HEX6\[5\]\" is stuck at GND" {  } { { "DE2_115_Concentrator_top.v" "" { Text "E:/Concentrator_sim/DE2_115_Concentrator_top.v" 36 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1652698170755 "|DE2_115_Concentrator_top|HEX6[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX6\[6\] GND " "Pin \"HEX6\[6\]\" is stuck at GND" {  } { { "DE2_115_Concentrator_top.v" "" { Text "E:/Concentrator_sim/DE2_115_Concentrator_top.v" 36 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1652698170755 "|DE2_115_Concentrator_top|HEX6[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX7\[0\] GND " "Pin \"HEX7\[0\]\" is stuck at GND" {  } { { "DE2_115_Concentrator_top.v" "" { Text "E:/Concentrator_sim/DE2_115_Concentrator_top.v" 37 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1652698170755 "|DE2_115_Concentrator_top|HEX7[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX7\[1\] GND " "Pin \"HEX7\[1\]\" is stuck at GND" {  } { { "DE2_115_Concentrator_top.v" "" { Text "E:/Concentrator_sim/DE2_115_Concentrator_top.v" 37 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1652698170755 "|DE2_115_Concentrator_top|HEX7[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX7\[2\] GND " "Pin \"HEX7\[2\]\" is stuck at GND" {  } { { "DE2_115_Concentrator_top.v" "" { Text "E:/Concentrator_sim/DE2_115_Concentrator_top.v" 37 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1652698170755 "|DE2_115_Concentrator_top|HEX7[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX7\[3\] GND " "Pin \"HEX7\[3\]\" is stuck at GND" {  } { { "DE2_115_Concentrator_top.v" "" { Text "E:/Concentrator_sim/DE2_115_Concentrator_top.v" 37 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1652698170755 "|DE2_115_Concentrator_top|HEX7[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX7\[4\] GND " "Pin \"HEX7\[4\]\" is stuck at GND" {  } { { "DE2_115_Concentrator_top.v" "" { Text "E:/Concentrator_sim/DE2_115_Concentrator_top.v" 37 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1652698170755 "|DE2_115_Concentrator_top|HEX7[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX7\[5\] GND " "Pin \"HEX7\[5\]\" is stuck at GND" {  } { { "DE2_115_Concentrator_top.v" "" { Text "E:/Concentrator_sim/DE2_115_Concentrator_top.v" 37 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1652698170755 "|DE2_115_Concentrator_top|HEX7[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX7\[6\] GND " "Pin \"HEX7\[6\]\" is stuck at GND" {  } { { "DE2_115_Concentrator_top.v" "" { Text "E:/Concentrator_sim/DE2_115_Concentrator_top.v" 37 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1652698170755 "|DE2_115_Concentrator_top|HEX7[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "UART_RTS GND " "Pin \"UART_RTS\" is stuck at GND" {  } { { "DE2_115_Concentrator_top.v" "" { Text "E:/Concentrator_sim/DE2_115_Concentrator_top.v" 41 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1652698170755 "|DE2_115_Concentrator_top|UART_RTS"} { "Warning" "WMLS_MLS_STUCK_PIN" "UART_TXD GND " "Pin \"UART_TXD\" is stuck at GND" {  } { { "DE2_115_Concentrator_top.v" "" { Text "E:/Concentrator_sim/DE2_115_Concentrator_top.v" 43 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1652698170755 "|DE2_115_Concentrator_top|UART_TXD"} { "Warning" "WMLS_MLS_STUCK_PIN" "SRAM_ADDR\[0\] GND " "Pin \"SRAM_ADDR\[0\]\" is stuck at GND" {  } { { "DE2_115_Concentrator_top.v" "" { Text "E:/Concentrator_sim/DE2_115_Concentrator_top.v" 46 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1652698170755 "|DE2_115_Concentrator_top|SRAM_ADDR[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "SRAM_ADDR\[1\] GND " "Pin \"SRAM_ADDR\[1\]\" is stuck at GND" {  } { { "DE2_115_Concentrator_top.v" "" { Text "E:/Concentrator_sim/DE2_115_Concentrator_top.v" 46 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1652698170755 "|DE2_115_Concentrator_top|SRAM_ADDR[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "SRAM_ADDR\[2\] GND " "Pin \"SRAM_ADDR\[2\]\" is stuck at GND" {  } { { "DE2_115_Concentrator_top.v" "" { Text "E:/Concentrator_sim/DE2_115_Concentrator_top.v" 46 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1652698170755 "|DE2_115_Concentrator_top|SRAM_ADDR[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "SRAM_ADDR\[3\] GND " "Pin \"SRAM_ADDR\[3\]\" is stuck at GND" {  } { { "DE2_115_Concentrator_top.v" "" { Text "E:/Concentrator_sim/DE2_115_Concentrator_top.v" 46 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1652698170755 "|DE2_115_Concentrator_top|SRAM_ADDR[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "SRAM_ADDR\[4\] GND " "Pin \"SRAM_ADDR\[4\]\" is stuck at GND" {  } { { "DE2_115_Concentrator_top.v" "" { Text "E:/Concentrator_sim/DE2_115_Concentrator_top.v" 46 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1652698170755 "|DE2_115_Concentrator_top|SRAM_ADDR[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "SRAM_ADDR\[5\] GND " "Pin \"SRAM_ADDR\[5\]\" is stuck at GND" {  } { { "DE2_115_Concentrator_top.v" "" { Text "E:/Concentrator_sim/DE2_115_Concentrator_top.v" 46 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1652698170755 "|DE2_115_Concentrator_top|SRAM_ADDR[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "SRAM_ADDR\[6\] GND " "Pin \"SRAM_ADDR\[6\]\" is stuck at GND" {  } { { "DE2_115_Concentrator_top.v" "" { Text "E:/Concentrator_sim/DE2_115_Concentrator_top.v" 46 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1652698170755 "|DE2_115_Concentrator_top|SRAM_ADDR[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "SRAM_ADDR\[7\] GND " "Pin \"SRAM_ADDR\[7\]\" is stuck at GND" {  } { { "DE2_115_Concentrator_top.v" "" { Text "E:/Concentrator_sim/DE2_115_Concentrator_top.v" 46 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1652698170755 "|DE2_115_Concentrator_top|SRAM_ADDR[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "SRAM_ADDR\[8\] GND " "Pin \"SRAM_ADDR\[8\]\" is stuck at GND" {  } { { "DE2_115_Concentrator_top.v" "" { Text "E:/Concentrator_sim/DE2_115_Concentrator_top.v" 46 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1652698170755 "|DE2_115_Concentrator_top|SRAM_ADDR[8]"} { "Warning" "WMLS_MLS_STUCK_PIN" "SRAM_ADDR\[9\] GND " "Pin \"SRAM_ADDR\[9\]\" is stuck at GND" {  } { { "DE2_115_Concentrator_top.v" "" { Text "E:/Concentrator_sim/DE2_115_Concentrator_top.v" 46 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1652698170755 "|DE2_115_Concentrator_top|SRAM_ADDR[9]"} { "Warning" "WMLS_MLS_STUCK_PIN" "SRAM_ADDR\[10\] GND " "Pin \"SRAM_ADDR\[10\]\" is stuck at GND" {  } { { "DE2_115_Concentrator_top.v" "" { Text "E:/Concentrator_sim/DE2_115_Concentrator_top.v" 46 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1652698170755 "|DE2_115_Concentrator_top|SRAM_ADDR[10]"} { "Warning" "WMLS_MLS_STUCK_PIN" "SRAM_ADDR\[11\] GND " "Pin \"SRAM_ADDR\[11\]\" is stuck at GND" {  } { { "DE2_115_Concentrator_top.v" "" { Text "E:/Concentrator_sim/DE2_115_Concentrator_top.v" 46 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1652698170755 "|DE2_115_Concentrator_top|SRAM_ADDR[11]"} { "Warning" "WMLS_MLS_STUCK_PIN" "SRAM_ADDR\[12\] GND " "Pin \"SRAM_ADDR\[12\]\" is stuck at GND" {  } { { "DE2_115_Concentrator_top.v" "" { Text "E:/Concentrator_sim/DE2_115_Concentrator_top.v" 46 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1652698170755 "|DE2_115_Concentrator_top|SRAM_ADDR[12]"} { "Warning" "WMLS_MLS_STUCK_PIN" "SRAM_ADDR\[13\] GND " "Pin \"SRAM_ADDR\[13\]\" is stuck at GND" {  } { { "DE2_115_Concentrator_top.v" "" { Text "E:/Concentrator_sim/DE2_115_Concentrator_top.v" 46 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1652698170755 "|DE2_115_Concentrator_top|SRAM_ADDR[13]"} { "Warning" "WMLS_MLS_STUCK_PIN" "SRAM_ADDR\[14\] GND " "Pin \"SRAM_ADDR\[14\]\" is stuck at GND" {  } { { "DE2_115_Concentrator_top.v" "" { Text "E:/Concentrator_sim/DE2_115_Concentrator_top.v" 46 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1652698170755 "|DE2_115_Concentrator_top|SRAM_ADDR[14]"} { "Warning" "WMLS_MLS_STUCK_PIN" "SRAM_ADDR\[15\] GND " "Pin \"SRAM_ADDR\[15\]\" is stuck at GND" {  } { { "DE2_115_Concentrator_top.v" "" { Text "E:/Concentrator_sim/DE2_115_Concentrator_top.v" 46 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1652698170755 "|DE2_115_Concentrator_top|SRAM_ADDR[15]"} { "Warning" "WMLS_MLS_STUCK_PIN" "SRAM_ADDR\[16\] GND " "Pin \"SRAM_ADDR\[16\]\" is stuck at GND" {  } { { "DE2_115_Concentrator_top.v" "" { Text "E:/Concentrator_sim/DE2_115_Concentrator_top.v" 46 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1652698170755 "|DE2_115_Concentrator_top|SRAM_ADDR[16]"} { "Warning" "WMLS_MLS_STUCK_PIN" "SRAM_ADDR\[17\] GND " "Pin \"SRAM_ADDR\[17\]\" is stuck at GND" {  } { { "DE2_115_Concentrator_top.v" "" { Text "E:/Concentrator_sim/DE2_115_Concentrator_top.v" 46 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1652698170755 "|DE2_115_Concentrator_top|SRAM_ADDR[17]"} { "Warning" "WMLS_MLS_STUCK_PIN" "SRAM_ADDR\[18\] GND " "Pin \"SRAM_ADDR\[18\]\" is stuck at GND" {  } { { "DE2_115_Concentrator_top.v" "" { Text "E:/Concentrator_sim/DE2_115_Concentrator_top.v" 46 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1652698170755 "|DE2_115_Concentrator_top|SRAM_ADDR[18]"} { "Warning" "WMLS_MLS_STUCK_PIN" "SRAM_ADDR\[19\] GND " "Pin \"SRAM_ADDR\[19\]\" is stuck at GND" {  } { { "DE2_115_Concentrator_top.v" "" { Text "E:/Concentrator_sim/DE2_115_Concentrator_top.v" 46 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1652698170755 "|DE2_115_Concentrator_top|SRAM_ADDR[19]"} { "Warning" "WMLS_MLS_STUCK_PIN" "SRAM_CE_N GND " "Pin \"SRAM_CE_N\" is stuck at GND" {  } { { "DE2_115_Concentrator_top.v" "" { Text "E:/Concentrator_sim/DE2_115_Concentrator_top.v" 47 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1652698170755 "|DE2_115_Concentrator_top|SRAM_CE_N"} { "Warning" "WMLS_MLS_STUCK_PIN" "SRAM_LB_N GND " "Pin \"SRAM_LB_N\" is stuck at GND" {  } { { "DE2_115_Concentrator_top.v" "" { Text "E:/Concentrator_sim/DE2_115_Concentrator_top.v" 49 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1652698170755 "|DE2_115_Concentrator_top|SRAM_LB_N"} { "Warning" "WMLS_MLS_STUCK_PIN" "SRAM_OE_N GND " "Pin \"SRAM_OE_N\" is stuck at GND" {  } { { "DE2_115_Concentrator_top.v" "" { Text "E:/Concentrator_sim/DE2_115_Concentrator_top.v" 50 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1652698170755 "|DE2_115_Concentrator_top|SRAM_OE_N"} { "Warning" "WMLS_MLS_STUCK_PIN" "SRAM_UB_N GND " "Pin \"SRAM_UB_N\" is stuck at GND" {  } { { "DE2_115_Concentrator_top.v" "" { Text "E:/Concentrator_sim/DE2_115_Concentrator_top.v" 51 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1652698170755 "|DE2_115_Concentrator_top|SRAM_UB_N"} { "Warning" "WMLS_MLS_STUCK_PIN" "SRAM_WE_N GND " "Pin \"SRAM_WE_N\" is stuck at GND" {  } { { "DE2_115_Concentrator_top.v" "" { Text "E:/Concentrator_sim/DE2_115_Concentrator_top.v" 52 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1652698170755 "|DE2_115_Concentrator_top|SRAM_WE_N"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1652698170755 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING_ON_PARTITION" "Top " "Timing-Driven Synthesis is running on partition \"Top\"" {  } {  } 0 286031 "Timing-Driven Synthesis is running on partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1652698171109 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "236 " "236 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1652698174006 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "E:/Concentrator_sim/DE2_115_Concentrator_top.map.smsg " "Generated suppressed messages file E:/Concentrator_sim/DE2_115_Concentrator_top.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1652698174835 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1652698176556 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1652698176556 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "6 " "Design contains 6 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SMA_CLKIN " "No output dependent on input pin \"SMA_CLKIN\"" {  } { { "DE2_115_Concentrator_top.v" "" { Text "E:/Concentrator_sim/DE2_115_Concentrator_top.v" 16 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1652698177072 "|DE2_115_Concentrator_top|SMA_CLKIN"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "KEY\[1\] " "No output dependent on input pin \"KEY\[1\]\"" {  } { { "DE2_115_Concentrator_top.v" "" { Text "E:/Concentrator_sim/DE2_115_Concentrator_top.v" 24 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1652698177072 "|DE2_115_Concentrator_top|KEY[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "KEY\[2\] " "No output dependent on input pin \"KEY\[2\]\"" {  } { { "DE2_115_Concentrator_top.v" "" { Text "E:/Concentrator_sim/DE2_115_Concentrator_top.v" 24 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1652698177072 "|DE2_115_Concentrator_top|KEY[2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "KEY\[3\] " "No output dependent on input pin \"KEY\[3\]\"" {  } { { "DE2_115_Concentrator_top.v" "" { Text "E:/Concentrator_sim/DE2_115_Concentrator_top.v" 24 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1652698177072 "|DE2_115_Concentrator_top|KEY[3]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "UART_CTS " "No output dependent on input pin \"UART_CTS\"" {  } { { "DE2_115_Concentrator_top.v" "" { Text "E:/Concentrator_sim/DE2_115_Concentrator_top.v" 40 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1652698177072 "|DE2_115_Concentrator_top|UART_CTS"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "UART_RXD " "No output dependent on input pin \"UART_RXD\"" {  } { { "DE2_115_Concentrator_top.v" "" { Text "E:/Concentrator_sim/DE2_115_Concentrator_top.v" 42 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1652698177072 "|DE2_115_Concentrator_top|UART_RXD"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Analysis & Synthesis" 0 -1 1652698177072 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "3601 " "Implemented 3601 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "29 " "Implemented 29 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1652698177072 ""} { "Info" "ICUT_CUT_TM_OPINS" "124 " "Implemented 124 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1652698177072 ""} { "Info" "ICUT_CUT_TM_BIDIRS" "16 " "Implemented 16 bidirectional pins" {  } {  } 0 21060 "Implemented %1!d! bidirectional pins" 0 0 "Design Software" 0 -1 1652698177072 ""} { "Info" "ICUT_CUT_TM_LCELLS" "3215 " "Implemented 3215 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1652698177072 ""} { "Info" "ICUT_CUT_TM_RAMS" "216 " "Implemented 216 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Design Software" 0 -1 1652698177072 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1652698177072 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 395 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 395 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4968 " "Peak virtual memory: 4968 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1652698177230 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon May 16 13:49:37 2022 " "Processing ended: Mon May 16 13:49:37 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1652698177230 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:01:43 " "Elapsed time: 00:01:43" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1652698177230 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:02:55 " "Total CPU time (on all processors): 00:02:55" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1652698177230 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1652698177230 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Analysis & Synthesis" 0 -1 1652698178831 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus Prime " "Running Quartus Prime Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1652698178839 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon May 16 13:49:38 2022 " "Processing started: Mon May 16 13:49:38 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1652698178839 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Fitter" 0 -1 1652698178839 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off DE2_115_Concentrator_top -c DE2_115_Concentrator_top " "Command: quartus_fit --read_settings_files=off --write_settings_files=off DE2_115_Concentrator_top -c DE2_115_Concentrator_top" {  } {  } 0 0 "Command: %1!s!" 0 0 "Fitter" 0 -1 1652698178839 ""}
{ "Info" "0" "" "qfit2_default_script.tcl version: #1" {  } {  } 0 0 "qfit2_default_script.tcl version: #1" 0 0 "Fitter" 0 0 1652698178978 ""}
{ "Info" "0" "" "Project  = DE2_115_Concentrator_top" {  } {  } 0 0 "Project  = DE2_115_Concentrator_top" 0 0 "Fitter" 0 0 1652698178979 ""}
{ "Info" "0" "" "Revision = DE2_115_Concentrator_top" {  } {  } 0 0 "Revision = DE2_115_Concentrator_top" 0 0 "Fitter" 0 0 1652698178979 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Fitter" 0 -1 1652698179165 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "8 8 " "Parallel compilation is enabled and will use 8 of the 8 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Fitter" 0 -1 1652698179166 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "DE2_115_Concentrator_top EP4CE115F29C7 " "Selected device EP4CE115F29C7 for design \"DE2_115_Concentrator_top\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1652698179216 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1652698179295 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1652698179295 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1652698179794 ""}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." {  } {  } 0 292013 "Feature %1!s! is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." 0 0 "Fitter" 0 -1 1652698179800 ""}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE40F29C7 " "Device EP4CE40F29C7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1652698180367 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE40F29I7 " "Device EP4CE40F29I7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1652698180367 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE30F29C7 " "Device EP4CE30F29C7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1652698180367 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE30F29I7 " "Device EP4CE30F29I7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1652698180367 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE55F29C7 " "Device EP4CE55F29C7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1652698180367 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE55F29I7 " "Device EP4CE55F29I7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1652698180367 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE75F29C7 " "Device EP4CE75F29C7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1652698180367 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE75F29I7 " "Device EP4CE75F29I7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1652698180367 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE115F29I7 " "Device EP4CE115F29I7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1652698180367 ""}  } {  } 2 176444 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "Fitter" 0 -1 1652698180367 ""}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "5 " "Fitter converted 5 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_ASDO_DATA1~ F4 " "Pin ~ALTERA_ASDO_DATA1~ is reserved at location F4" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_ASDO_DATA1~ } } } { "temporary_test_loc" "" { Generic "E:/Concentrator_sim/" { { 0 { 0 ""} 0 10288 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1652698180378 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_FLASH_nCE_nCSO~ E2 " "Pin ~ALTERA_FLASH_nCE_nCSO~ is reserved at location E2" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_FLASH_nCE_nCSO~ } } } { "temporary_test_loc" "" { Generic "E:/Concentrator_sim/" { { 0 { 0 ""} 0 10290 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1652698180378 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DCLK~ P3 " "Pin ~ALTERA_DCLK~ is reserved at location P3" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_DCLK~ } } } { "temporary_test_loc" "" { Generic "E:/Concentrator_sim/" { { 0 { 0 ""} 0 10292 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1652698180378 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DATA0~ N7 " "Pin ~ALTERA_DATA0~ is reserved at location N7" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_DATA0~ } } } { "temporary_test_loc" "" { Generic "E:/Concentrator_sim/" { { 0 { 0 ""} 0 10294 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1652698180378 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_nCEO~ P28 " "Pin ~ALTERA_nCEO~ is reserved at location P28" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_nCEO~ } } } { "temporary_test_loc" "" { Generic "E:/Concentrator_sim/" { { 0 { 0 ""} 0 10296 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1652698180378 ""}  } {  } 0 169124 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "Fitter" 0 -1 1652698180378 ""}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 15714 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "Fitter" 0 -1 1652698180385 ""}
{ "Info" "IFSAC_FSAC_RAM_METASTABILITY_INFO" "" "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." {  } {  } 0 176045 "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." 0 0 "Fitter" 0 -1 1652698181556 ""}
{ "Critical Warning" "WFIOMGR_PINS_MISSING_LOCATION_INFO" "12 165 " "No exact pin location assignment(s) for 12 pins of 165 total pins. For the list of pins please refer to the I/O Assignment Warnings table in the fitter report." {  } {  } 1 169085 "No exact pin location assignment(s) for %1!d! pins of %2!d! total pins. For the list of pins please refer to the I/O Assignment Warnings table in the fitter report." 0 0 "Fitter" 0 -1 1652698182843 ""}
{ "Info" "ISTA_SDC_STATEMENT_PARENT" "" "Evaluating HDL-embedded SDC commands" { { "Info" "ISTA_SDC_STATEMENT_ENTITY" "alt_jtag_atlantic " "Entity alt_jtag_atlantic" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|jupdate\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|jupdate1*\}\]  " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|jupdate\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|jupdate1*\}\] " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1652698183686 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1652698183686 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1652698183686 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1652698183686 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1652698183686 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1652698183686 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1652698183686 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1652698183686 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1652698183686 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|read\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|read1*\}\]  " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|read\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|read1*\}\] " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1652698183686 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|read_req\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|read_req\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1652698183686 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rvalid\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rvalid\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1652698183686 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|t_dav\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|tck_t_dav\}\] " "set_false_path -from \[get_registers \{*\|t_dav\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|tck_t_dav\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1652698183686 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|user_saw_rvalid\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|rvalid0*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|user_saw_rvalid\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|rvalid0*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1652698183686 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1652698183686 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1652698183686 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1652698183686 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1652698183686 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1652698183686 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1652698183686 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1652698183686 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1652698183686 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|write1*\}\]  " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|write1*\}\] " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1652698183686 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_stalled\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|t_ena*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_stalled\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|t_ena*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1652698183686 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_stalled\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|t_pause*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_stalled\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|t_pause*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1652698183686 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_valid\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_valid\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1652698183686 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Design Software" 0 -1 1652698183686 ""} { "Info" "ISTA_SDC_STATEMENT_ENTITY" "altera_std_synchronizer " "Entity altera_std_synchronizer" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -to \[get_keepers \{*altera_std_synchronizer:*\|din_s1\}\] " "set_false_path -to \[get_keepers \{*altera_std_synchronizer:*\|din_s1\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1652698183686 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Design Software" 0 -1 1652698183686 ""} { "Info" "ISTA_SDC_STATEMENT_ENTITY" "sld_hub " "Entity sld_hub" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "create_clock -name altera_reserved_tck \[get_ports \{altera_reserved_tck\}\] -period 10MHz    " "create_clock -name altera_reserved_tck \[get_ports \{altera_reserved_tck\}\] -period 10MHz   " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1652698183686 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_clock_groups -asynchronous -group \{altera_reserved_tck\} " "set_clock_groups -asynchronous -group \{altera_reserved_tck\}" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1652698183686 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Design Software" 0 -1 1652698183686 ""}  } {  } 0 332164 "Evaluating HDL-embedded SDC commands" 0 0 "Fitter" 0 -1 1652698183686 ""}
{ "Info" "ISTA_SDC_FOUND" "DE2_115_Concentrator_top.sdc " "Reading SDC File: 'DE2_115_Concentrator_top.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Fitter" 0 -1 1652698183739 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_CALL_IS_DELAYED" "" "Clock uncertainty is not calculated until you update the timing netlist." {  } {  } 0 332151 "Clock uncertainty is not calculated until you update the timing netlist." 0 0 "Fitter" 0 -1 1652698183740 ""}
{ "Info" "ISTA_SDC_FOUND" "e:/concentrator_sim/db/ip/ip_dma/submodules/ip_dma_nios2_gen2_0_cpu.sdc " "Reading SDC File: 'e:/concentrator_sim/db/ip/ip_dma/submodules/ip_dma_nios2_gen2_0_cpu.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Fitter" 0 -1 1652698183740 ""}
{ "Info" "ISTA_SDC_FOUND" "e:/concentrator_sim/db/ip/ip_dma/submodules/altera_reset_controller.sdc " "Reading SDC File: 'e:/concentrator_sim/db/ip/ip_dma/submodules/altera_reset_controller.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Fitter" 0 -1 1652698183773 ""}
{ "Info" "ISTA_NO_UNCERTAINTY_FOUND" "" "The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers." {  } {  } 0 332154 "The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers." 0 0 "Fitter" 0 -1 1652698183908 ""}
{ "Info" "ISTA_USER_TDC_OPTIMIZATION_GOALS" "" "Detected timing requirements -- optimizing circuit to achieve only the specified requirements" {  } {  } 0 332129 "Detected timing requirements -- optimizing circuit to achieve only the specified requirements" 0 0 "Fitter" 0 -1 1652698183910 ""}
{ "Info" "ISTA_REPORT_CLOCKS_INFO" "Found 2 clocks " "Found 2 clocks" { { "Info" "ISTA_REPORT_CLOCKS_INFO" "  Period   Clock Name " "  Period   Clock Name" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1652698183910 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "======== ============ " "======== ============" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1652698183910 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" " 100.000 altera_reserved_tck " " 100.000 altera_reserved_tck" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1652698183910 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "  20.000     CLOCK_50 " "  20.000     CLOCK_50" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1652698183910 ""}  } {  } 0 332111 "%1!s!" 0 0 "Fitter" 0 -1 1652698183910 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "CLOCK_50~input (placed in PIN Y2 (CLK2, DIFFCLK_1p)) " "Automatically promoted node CLOCK_50~input (placed in PIN Y2 (CLK2, DIFFCLK_1p))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G4 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G4" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1652698184635 ""}  } { { "DE2_115_Concentrator_top.v" "" { Text "E:/Concentrator_sim/DE2_115_Concentrator_top.v" 13 0 0 } } { "temporary_test_loc" "" { Generic "E:/Concentrator_sim/" { { 0 { 0 ""} 0 10279 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1652698184635 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "altera_internal_jtag~TCKUTAP  " "Automatically promoted node altera_internal_jtag~TCKUTAP " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1652698184636 ""}  } { { "temporary_test_loc" "" { Generic "E:/Concentrator_sim/" { { 0 { 0 ""} 0 9671 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1652698184636 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "IP_DMA:IP_DMA\|altera_reset_controller:rst_controller\|r_sync_rst  " "Automatically promoted node IP_DMA:IP_DMA\|altera_reset_controller:rst_controller\|r_sync_rst " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1652698184636 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "IP_DMA:IP_DMA\|altera_reset_controller:rst_controller\|WideOr0~0 " "Destination node IP_DMA:IP_DMA\|altera_reset_controller:rst_controller\|WideOr0~0" {  } { { "db/ip/ip_dma/submodules/altera_reset_controller.v" "" { Text "E:/Concentrator_sim/db/ip/ip_dma/submodules/altera_reset_controller.v" 290 -1 0 } } { "temporary_test_loc" "" { Generic "E:/Concentrator_sim/" { { 0 { 0 ""} 0 4110 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1652698184636 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "IP_DMA:IP_DMA\|IP_DMA_nios2_gen2_0:nios2_gen2_0\|IP_DMA_nios2_gen2_0_cpu:cpu\|W_rf_wren " "Destination node IP_DMA:IP_DMA\|IP_DMA_nios2_gen2_0:nios2_gen2_0\|IP_DMA_nios2_gen2_0_cpu:cpu\|W_rf_wren" {  } { { "db/ip/ip_dma/submodules/ip_dma_nios2_gen2_0_cpu.v" "" { Text "E:/Concentrator_sim/db/ip/ip_dma/submodules/ip_dma_nios2_gen2_0_cpu.v" 3451 -1 0 } } { "temporary_test_loc" "" { Generic "E:/Concentrator_sim/" { { 0 { 0 ""} 0 2046 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1652698184636 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "IP_DMA:IP_DMA\|IP_DMA_nios2_gen2_0:nios2_gen2_0\|IP_DMA_nios2_gen2_0_cpu:cpu\|IP_DMA_nios2_gen2_0_cpu_nios2_oci:the_IP_DMA_nios2_gen2_0_cpu_nios2_oci\|IP_DMA_nios2_gen2_0_cpu_nios2_oci_debug:the_IP_DMA_nios2_gen2_0_cpu_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer\|din_s1 " "Destination node IP_DMA:IP_DMA\|IP_DMA_nios2_gen2_0:nios2_gen2_0\|IP_DMA_nios2_gen2_0_cpu:cpu\|IP_DMA_nios2_gen2_0_cpu_nios2_oci:the_IP_DMA_nios2_gen2_0_cpu_nios2_oci\|IP_DMA_nios2_gen2_0_cpu_nios2_oci_debug:the_IP_DMA_nios2_gen2_0_cpu_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer\|din_s1" {  } { { "altera_std_synchronizer.v" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altera_std_synchronizer.v" 45 -1 0 } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "IP_DMA:IP_DMA\|IP_DMA_nios2_gen2_0:nios2_gen2_0\|IP_DMA_nios2_gen2_0_cpu:cpu\|IP_DMA_nios2_gen2_0_cpu_nios2_oci:the_IP_DMA_nios2_gen2_0_cpu_nios2_oci\|IP_DMA_nios2_gen2_0_cpu_nios2_oci_debug:the_IP_DMA_nios2_gen2_0_cpu_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer\|din_s1" } } } } { "temporary_test_loc" "" { Generic "E:/Concentrator_sim/" { { 0 { 0 ""} 0 1278 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1652698184636 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Design Software" 0 -1 1652698184636 ""}  } { { "db/ip/ip_dma/submodules/altera_reset_controller.v" "" { Text "E:/Concentrator_sim/db/ip/ip_dma/submodules/altera_reset_controller.v" 288 -1 0 } } { "temporary_test_loc" "" { Generic "E:/Concentrator_sim/" { { 0 { 0 ""} 0 475 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1652698184636 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1652698185645 ""}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 176273 "Performing register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1652698185656 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 176274 "Completed register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1652698185657 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1652698185671 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1652698185686 ""}
{ "Extra Info" "IFSAC_FSAC_START_MAC_SCAN_CHAIN_INFERENCING" "" "Start inferring scan chains for DSP blocks" {  } {  } 1 176238 "Start inferring scan chains for DSP blocks" 1 0 "Fitter" 0 -1 1652698185705 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_MAC_SCAN_CHAIN_INFERENCING" "" "Inferring scan chains for DSP blocks is complete" {  } {  } 1 176239 "Inferring scan chains for DSP blocks is complete" 1 0 "Fitter" 0 -1 1652698185705 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MULT_RAM_PACKING" "" "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" {  } {  } 1 176248 "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1652698185715 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MULT_RAM_PACKING" "" "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" {  } {  } 1 176249 "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1652698186055 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NUM_REGISTERS_PACKED_INTO_ATOM_TYPE" "8 Block RAM " "Packed 8 registers into blocks of type Block RAM" {  } {  } 1 176218 "Packed %1!d! registers into blocks of type %2!s!" 0 0 "Design Software" 0 -1 1652698186064 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1652698186064 ""}
{ "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement " "Statistics of I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement" { { "Info" "IFSAC_FSAC_SINGLE_IOC_GROUP_STATISTICS" "12 unused 3.3V 0 12 0 " "Number of I/O pins in group: 12 (unused VREF, 3.3V VCCIO, 0 input, 12 output, 0 bidirectional)" { { "Info" "IFSAC_FSAC_IO_STDS_IN_IOC_GROUP" "3.3-V LVTTL. " "I/O standards used: 3.3-V LVTTL." {  } {  } 0 176212 "I/O standards used: %1!s!" 0 0 "Design Software" 0 -1 1652698186139 ""}  } {  } 0 176211 "Number of I/O pins in group: %1!d! (%2!s! VREF, %3!s! VCCIO, %4!d! input, %5!d! output, %6!d! bidirectional)" 0 0 "Design Software" 0 -1 1652698186139 ""}  } {  } 0 176214 "Statistics of %1!s!" 0 0 "Fitter" 0 -1 1652698186139 ""}
{ "Info" "IFSAC_FSAC_IO_STATS_BEFORE_AFTER_PLACEMENT" "before " "I/O bank details before I/O pin placement" { { "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O banks " "Statistics of I/O banks" { { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "1 does not use undetermined 8 52 " "I/O bank number 1 does not use VREF pins and has undetermined VCCIO pins. 8 total pin(s) used --  52 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1652698186141 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "2 does not use 3.3V 17 46 " "I/O bank number 2 does not use VREF pins and has 3.3V VCCIO pins. 17 total pin(s) used --  46 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1652698186141 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "3 does not use 3.3V 27 46 " "I/O bank number 3 does not use VREF pins and has 3.3V VCCIO pins. 27 total pin(s) used --  46 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1652698186141 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "4 does not use 3.3V 33 38 " "I/O bank number 4 does not use VREF pins and has 3.3V VCCIO pins. 33 total pin(s) used --  38 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1652698186141 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "5 does not use 3.3V 34 31 " "I/O bank number 5 does not use VREF pins and has 3.3V VCCIO pins. 34 total pin(s) used --  31 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1652698186141 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "6 does not use 3.3V 9 49 " "I/O bank number 6 does not use VREF pins and has 3.3V VCCIO pins. 9 total pin(s) used --  49 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1652698186141 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "7 does not use 2.5V 30 42 " "I/O bank number 7 does not use VREF pins and has 2.5V VCCIO pins. 30 total pin(s) used --  42 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1652698186141 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "8 does not use 3.3V 4 67 " "I/O bank number 8 does not use VREF pins and has 3.3V VCCIO pins. 4 total pin(s) used --  67 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1652698186141 ""}  } {  } 0 176214 "Statistics of %1!s!" 0 0 "Design Software" 0 -1 1652698186141 ""}  } {  } 0 176215 "I/O bank details %1!s! I/O pin placement" 0 0 "Fitter" 0 -1 1652698186141 ""}
{ "Warning" "WCUT_CUT_UNATTACHED_ASGN" "" "Ignored locations or region assignments to the following nodes" { { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "CLOCK2_50 " "Node \"CLOCK2_50\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "CLOCK2_50" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1652698187506 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "CLOCK3_50 " "Node \"CLOCK3_50\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "CLOCK3_50" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1652698187506 ""}  } {  } 0 15705 "Ignored locations or region assignments to the following nodes" 0 0 "Fitter" 0 -1 1652698187506 ""}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:07 " "Fitter preparation operations ending: elapsed time is 00:00:07" {  } {  } 0 171121 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1652698187506 ""}
{ "Info" "IVPR20K_VPR_FAMILY_APL_ERROR" "" "Fitter has disabled Advanced Physical Optimization because it is not supported for the current family." {  } {  } 0 14896 "Fitter has disabled Advanced Physical Optimization because it is not supported for the current family." 0 0 "Fitter" 0 -1 1652698187518 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1652698191338 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:01 " "Fitter placement preparation operations ending: elapsed time is 00:00:01" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1652698192567 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1652698192694 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1652698197575 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:05 " "Fitter placement operations ending: elapsed time is 00:00:05" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1652698197576 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1652698198803 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "1 " "Router estimated average interconnect usage is 1% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "21 X46_Y24 X57_Y36 " "Router estimated peak interconnect usage is 21% of the available device resources in the region that extends from location X46_Y24 to location X57_Y36" {  } { { "loc" "" { Generic "E:/Concentrator_sim/" { { 1 { 0 "Router estimated peak interconnect usage is 21% of the available device resources in the region that extends from location X46_Y24 to location X57_Y36"} { { 12 { 0 ""} 46 24 12 13 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Design Software" 0 -1 1652698205443 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1652698205443 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "Design Software" 0 -1 1652698206248 ""} { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_TIMING" "" "Optimizations that may affect the design's timing were skipped" {  } {  } 0 170200 "Optimizations that may affect the design's timing were skipped" 0 0 "Design Software" 0 -1 1652698206248 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "Fitter" 0 -1 1652698206248 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:04 " "Fitter routing operations ending: elapsed time is 00:00:04" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1652698206252 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "the Fitter 2.96 " "Total time spent on timing analysis during the Fitter is 2.96 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during %1!s! is %2!s! seconds." 0 0 "Fitter" 0 -1 1652698206531 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1652698206591 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1652698207296 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1652698207298 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1652698207988 ""}
{ "Info" "IFITCC_FITTER_POST_OPERATION_END" "00:00:03 " "Fitter post-fit operations ending: elapsed time is 00:00:03" {  } {  } 0 11218 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1652698209366 ""}
{ "Warning" "WFITCC_FITCC_IGNORED_ASSIGNMENT" "" "Found invalid Fitter assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information." {  } {  } 0 171167 "Found invalid Fitter assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information." 0 0 "Fitter" 0 -1 1652698211104 ""}
{ "Warning" "WFIOMGR_FIOMGR_REFER_APPNOTE_447_TOP_LEVEL" "42 Cyclone IV E " "42 pins must meet Intel FPGA requirements for 3.3-, 3.0-, and 2.5-V interfaces. For more information, refer to AN 447: Interfacing Cyclone IV E Devices with 3.3/3.0/2.5-V LVTTL/LVCMOS I/O Systems." { { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "SMA_CLKIN 3.3-V LVTTL AH14 " "Pin SMA_CLKIN uses I/O standard 3.3-V LVTTL at AH14" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { SMA_CLKIN } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SMA_CLKIN" } } } } { "DE2_115_Concentrator_top.v" "" { Text "E:/Concentrator_sim/DE2_115_Concentrator_top.v" 16 0 0 } } { "temporary_test_loc" "" { Generic "E:/Concentrator_sim/" { { 0 { 0 ""} 0 393 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1652698211190 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "KEY\[1\] 3.3-V LVTTL M21 " "Pin KEY\[1\] uses I/O standard 3.3-V LVTTL at M21" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { KEY[1] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "KEY\[1\]" } } } } { "DE2_115_Concentrator_top.v" "" { Text "E:/Concentrator_sim/DE2_115_Concentrator_top.v" 24 0 0 } } { "temporary_test_loc" "" { Generic "E:/Concentrator_sim/" { { 0 { 0 ""} 0 271 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1652698211190 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "KEY\[2\] 3.3-V LVTTL N21 " "Pin KEY\[2\] uses I/O standard 3.3-V LVTTL at N21" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { KEY[2] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "KEY\[2\]" } } } } { "DE2_115_Concentrator_top.v" "" { Text "E:/Concentrator_sim/DE2_115_Concentrator_top.v" 24 0 0 } } { "temporary_test_loc" "" { Generic "E:/Concentrator_sim/" { { 0 { 0 ""} 0 272 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1652698211190 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "KEY\[3\] 3.3-V LVTTL R24 " "Pin KEY\[3\] uses I/O standard 3.3-V LVTTL at R24" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { KEY[3] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "KEY\[3\]" } } } } { "DE2_115_Concentrator_top.v" "" { Text "E:/Concentrator_sim/DE2_115_Concentrator_top.v" 24 0 0 } } { "temporary_test_loc" "" { Generic "E:/Concentrator_sim/" { { 0 { 0 ""} 0 273 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1652698211190 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "UART_CTS 3.3-V LVTTL J13 " "Pin UART_CTS uses I/O standard 3.3-V LVTTL at J13" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { UART_CTS } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "UART_CTS" } } } } { "DE2_115_Concentrator_top.v" "" { Text "E:/Concentrator_sim/DE2_115_Concentrator_top.v" 40 0 0 } } { "temporary_test_loc" "" { Generic "E:/Concentrator_sim/" { { 0 { 0 ""} 0 395 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1652698211190 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "UART_RXD 3.3-V LVTTL G12 " "Pin UART_RXD uses I/O standard 3.3-V LVTTL at G12" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { UART_RXD } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "UART_RXD" } } } } { "DE2_115_Concentrator_top.v" "" { Text "E:/Concentrator_sim/DE2_115_Concentrator_top.v" 42 0 0 } } { "temporary_test_loc" "" { Generic "E:/Concentrator_sim/" { { 0 { 0 ""} 0 397 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1652698211190 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "SRAM_DQ\[0\] 3.3-V LVTTL AH3 " "Pin SRAM_DQ\[0\] uses I/O standard 3.3-V LVTTL at AH3" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { SRAM_DQ[0] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SRAM_DQ\[0\]" } } } } { "DE2_115_Concentrator_top.v" "" { Text "E:/Concentrator_sim/DE2_115_Concentrator_top.v" 48 0 0 } } { "temporary_test_loc" "" { Generic "E:/Concentrator_sim/" { { 0 { 0 ""} 0 368 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1652698211190 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "SRAM_DQ\[1\] 3.3-V LVTTL AF4 " "Pin SRAM_DQ\[1\] uses I/O standard 3.3-V LVTTL at AF4" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { SRAM_DQ[1] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SRAM_DQ\[1\]" } } } } { "DE2_115_Concentrator_top.v" "" { Text "E:/Concentrator_sim/DE2_115_Concentrator_top.v" 48 0 0 } } { "temporary_test_loc" "" { Generic "E:/Concentrator_sim/" { { 0 { 0 ""} 0 369 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1652698211190 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "SRAM_DQ\[2\] 3.3-V LVTTL AG4 " "Pin SRAM_DQ\[2\] uses I/O standard 3.3-V LVTTL at AG4" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { SRAM_DQ[2] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SRAM_DQ\[2\]" } } } } { "DE2_115_Concentrator_top.v" "" { Text "E:/Concentrator_sim/DE2_115_Concentrator_top.v" 48 0 0 } } { "temporary_test_loc" "" { Generic "E:/Concentrator_sim/" { { 0 { 0 ""} 0 370 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1652698211190 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "SRAM_DQ\[3\] 3.3-V LVTTL AH4 " "Pin SRAM_DQ\[3\] uses I/O standard 3.3-V LVTTL at AH4" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { SRAM_DQ[3] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SRAM_DQ\[3\]" } } } } { "DE2_115_Concentrator_top.v" "" { Text "E:/Concentrator_sim/DE2_115_Concentrator_top.v" 48 0 0 } } { "temporary_test_loc" "" { Generic "E:/Concentrator_sim/" { { 0 { 0 ""} 0 371 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1652698211190 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "SRAM_DQ\[4\] 3.3-V LVTTL AF6 " "Pin SRAM_DQ\[4\] uses I/O standard 3.3-V LVTTL at AF6" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { SRAM_DQ[4] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SRAM_DQ\[4\]" } } } } { "DE2_115_Concentrator_top.v" "" { Text "E:/Concentrator_sim/DE2_115_Concentrator_top.v" 48 0 0 } } { "temporary_test_loc" "" { Generic "E:/Concentrator_sim/" { { 0 { 0 ""} 0 372 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1652698211190 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "SRAM_DQ\[5\] 3.3-V LVTTL AG6 " "Pin SRAM_DQ\[5\] uses I/O standard 3.3-V LVTTL at AG6" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { SRAM_DQ[5] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SRAM_DQ\[5\]" } } } } { "DE2_115_Concentrator_top.v" "" { Text "E:/Concentrator_sim/DE2_115_Concentrator_top.v" 48 0 0 } } { "temporary_test_loc" "" { Generic "E:/Concentrator_sim/" { { 0 { 0 ""} 0 373 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1652698211190 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "SRAM_DQ\[6\] 3.3-V LVTTL AH6 " "Pin SRAM_DQ\[6\] uses I/O standard 3.3-V LVTTL at AH6" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { SRAM_DQ[6] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SRAM_DQ\[6\]" } } } } { "DE2_115_Concentrator_top.v" "" { Text "E:/Concentrator_sim/DE2_115_Concentrator_top.v" 48 0 0 } } { "temporary_test_loc" "" { Generic "E:/Concentrator_sim/" { { 0 { 0 ""} 0 374 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1652698211190 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "SRAM_DQ\[7\] 3.3-V LVTTL AF7 " "Pin SRAM_DQ\[7\] uses I/O standard 3.3-V LVTTL at AF7" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { SRAM_DQ[7] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SRAM_DQ\[7\]" } } } } { "DE2_115_Concentrator_top.v" "" { Text "E:/Concentrator_sim/DE2_115_Concentrator_top.v" 48 0 0 } } { "temporary_test_loc" "" { Generic "E:/Concentrator_sim/" { { 0 { 0 ""} 0 375 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1652698211190 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "SRAM_DQ\[8\] 3.3-V LVTTL AD1 " "Pin SRAM_DQ\[8\] uses I/O standard 3.3-V LVTTL at AD1" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { SRAM_DQ[8] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SRAM_DQ\[8\]" } } } } { "DE2_115_Concentrator_top.v" "" { Text "E:/Concentrator_sim/DE2_115_Concentrator_top.v" 48 0 0 } } { "temporary_test_loc" "" { Generic "E:/Concentrator_sim/" { { 0 { 0 ""} 0 376 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1652698211190 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "SRAM_DQ\[9\] 3.3-V LVTTL AD2 " "Pin SRAM_DQ\[9\] uses I/O standard 3.3-V LVTTL at AD2" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { SRAM_DQ[9] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SRAM_DQ\[9\]" } } } } { "DE2_115_Concentrator_top.v" "" { Text "E:/Concentrator_sim/DE2_115_Concentrator_top.v" 48 0 0 } } { "temporary_test_loc" "" { Generic "E:/Concentrator_sim/" { { 0 { 0 ""} 0 377 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1652698211190 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "SRAM_DQ\[10\] 3.3-V LVTTL AE2 " "Pin SRAM_DQ\[10\] uses I/O standard 3.3-V LVTTL at AE2" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { SRAM_DQ[10] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SRAM_DQ\[10\]" } } } } { "DE2_115_Concentrator_top.v" "" { Text "E:/Concentrator_sim/DE2_115_Concentrator_top.v" 48 0 0 } } { "temporary_test_loc" "" { Generic "E:/Concentrator_sim/" { { 0 { 0 ""} 0 378 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1652698211190 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "SRAM_DQ\[11\] 3.3-V LVTTL AE1 " "Pin SRAM_DQ\[11\] uses I/O standard 3.3-V LVTTL at AE1" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { SRAM_DQ[11] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SRAM_DQ\[11\]" } } } } { "DE2_115_Concentrator_top.v" "" { Text "E:/Concentrator_sim/DE2_115_Concentrator_top.v" 48 0 0 } } { "temporary_test_loc" "" { Generic "E:/Concentrator_sim/" { { 0 { 0 ""} 0 379 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1652698211190 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "SRAM_DQ\[12\] 3.3-V LVTTL AE3 " "Pin SRAM_DQ\[12\] uses I/O standard 3.3-V LVTTL at AE3" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { SRAM_DQ[12] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SRAM_DQ\[12\]" } } } } { "DE2_115_Concentrator_top.v" "" { Text "E:/Concentrator_sim/DE2_115_Concentrator_top.v" 48 0 0 } } { "temporary_test_loc" "" { Generic "E:/Concentrator_sim/" { { 0 { 0 ""} 0 380 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1652698211190 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "SRAM_DQ\[13\] 3.3-V LVTTL AE4 " "Pin SRAM_DQ\[13\] uses I/O standard 3.3-V LVTTL at AE4" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { SRAM_DQ[13] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SRAM_DQ\[13\]" } } } } { "DE2_115_Concentrator_top.v" "" { Text "E:/Concentrator_sim/DE2_115_Concentrator_top.v" 48 0 0 } } { "temporary_test_loc" "" { Generic "E:/Concentrator_sim/" { { 0 { 0 ""} 0 381 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1652698211190 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "SRAM_DQ\[14\] 3.3-V LVTTL AF3 " "Pin SRAM_DQ\[14\] uses I/O standard 3.3-V LVTTL at AF3" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { SRAM_DQ[14] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SRAM_DQ\[14\]" } } } } { "DE2_115_Concentrator_top.v" "" { Text "E:/Concentrator_sim/DE2_115_Concentrator_top.v" 48 0 0 } } { "temporary_test_loc" "" { Generic "E:/Concentrator_sim/" { { 0 { 0 ""} 0 382 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1652698211190 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "SRAM_DQ\[15\] 3.3-V LVTTL AG3 " "Pin SRAM_DQ\[15\] uses I/O standard 3.3-V LVTTL at AG3" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { SRAM_DQ[15] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SRAM_DQ\[15\]" } } } } { "DE2_115_Concentrator_top.v" "" { Text "E:/Concentrator_sim/DE2_115_Concentrator_top.v" 48 0 0 } } { "temporary_test_loc" "" { Generic "E:/Concentrator_sim/" { { 0 { 0 ""} 0 383 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1652698211190 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "SW\[0\] 3.3-V LVTTL AB28 " "Pin SW\[0\] uses I/O standard 3.3-V LVTTL at AB28" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { SW[0] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SW\[0\]" } } } } { "DE2_115_Concentrator_top.v" "" { Text "E:/Concentrator_sim/DE2_115_Concentrator_top.v" 27 0 0 } } { "temporary_test_loc" "" { Generic "E:/Concentrator_sim/" { { 0 { 0 ""} 0 274 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1652698211190 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "SW\[1\] 3.3-V LVTTL AC28 " "Pin SW\[1\] uses I/O standard 3.3-V LVTTL at AC28" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { SW[1] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SW\[1\]" } } } } { "DE2_115_Concentrator_top.v" "" { Text "E:/Concentrator_sim/DE2_115_Concentrator_top.v" 27 0 0 } } { "temporary_test_loc" "" { Generic "E:/Concentrator_sim/" { { 0 { 0 ""} 0 275 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1652698211190 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "SW\[2\] 3.3-V LVTTL AC27 " "Pin SW\[2\] uses I/O standard 3.3-V LVTTL at AC27" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { SW[2] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SW\[2\]" } } } } { "DE2_115_Concentrator_top.v" "" { Text "E:/Concentrator_sim/DE2_115_Concentrator_top.v" 27 0 0 } } { "temporary_test_loc" "" { Generic "E:/Concentrator_sim/" { { 0 { 0 ""} 0 276 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1652698211190 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "SW\[3\] 3.3-V LVTTL AD27 " "Pin SW\[3\] uses I/O standard 3.3-V LVTTL at AD27" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { SW[3] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SW\[3\]" } } } } { "DE2_115_Concentrator_top.v" "" { Text "E:/Concentrator_sim/DE2_115_Concentrator_top.v" 27 0 0 } } { "temporary_test_loc" "" { Generic "E:/Concentrator_sim/" { { 0 { 0 ""} 0 277 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1652698211190 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "SW\[4\] 3.3-V LVTTL AB27 " "Pin SW\[4\] uses I/O standard 3.3-V LVTTL at AB27" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { SW[4] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SW\[4\]" } } } } { "DE2_115_Concentrator_top.v" "" { Text "E:/Concentrator_sim/DE2_115_Concentrator_top.v" 27 0 0 } } { "temporary_test_loc" "" { Generic "E:/Concentrator_sim/" { { 0 { 0 ""} 0 278 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1652698211190 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "SW\[5\] 3.3-V LVTTL AC26 " "Pin SW\[5\] uses I/O standard 3.3-V LVTTL at AC26" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { SW[5] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SW\[5\]" } } } } { "DE2_115_Concentrator_top.v" "" { Text "E:/Concentrator_sim/DE2_115_Concentrator_top.v" 27 0 0 } } { "temporary_test_loc" "" { Generic "E:/Concentrator_sim/" { { 0 { 0 ""} 0 279 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1652698211190 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "SW\[6\] 3.3-V LVTTL AD26 " "Pin SW\[6\] uses I/O standard 3.3-V LVTTL at AD26" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { SW[6] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SW\[6\]" } } } } { "DE2_115_Concentrator_top.v" "" { Text "E:/Concentrator_sim/DE2_115_Concentrator_top.v" 27 0 0 } } { "temporary_test_loc" "" { Generic "E:/Concentrator_sim/" { { 0 { 0 ""} 0 280 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1652698211190 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "SW\[7\] 3.3-V LVTTL AB26 " "Pin SW\[7\] uses I/O standard 3.3-V LVTTL at AB26" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { SW[7] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SW\[7\]" } } } } { "DE2_115_Concentrator_top.v" "" { Text "E:/Concentrator_sim/DE2_115_Concentrator_top.v" 27 0 0 } } { "temporary_test_loc" "" { Generic "E:/Concentrator_sim/" { { 0 { 0 ""} 0 281 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1652698211190 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "SW\[8\] 3.3-V LVTTL AC25 " "Pin SW\[8\] uses I/O standard 3.3-V LVTTL at AC25" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { SW[8] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SW\[8\]" } } } } { "DE2_115_Concentrator_top.v" "" { Text "E:/Concentrator_sim/DE2_115_Concentrator_top.v" 27 0 0 } } { "temporary_test_loc" "" { Generic "E:/Concentrator_sim/" { { 0 { 0 ""} 0 282 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1652698211190 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "SW\[9\] 3.3-V LVTTL AB25 " "Pin SW\[9\] uses I/O standard 3.3-V LVTTL at AB25" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { SW[9] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SW\[9\]" } } } } { "DE2_115_Concentrator_top.v" "" { Text "E:/Concentrator_sim/DE2_115_Concentrator_top.v" 27 0 0 } } { "temporary_test_loc" "" { Generic "E:/Concentrator_sim/" { { 0 { 0 ""} 0 283 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1652698211190 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "SW\[10\] 3.3-V LVTTL AC24 " "Pin SW\[10\] uses I/O standard 3.3-V LVTTL at AC24" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { SW[10] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SW\[10\]" } } } } { "DE2_115_Concentrator_top.v" "" { Text "E:/Concentrator_sim/DE2_115_Concentrator_top.v" 27 0 0 } } { "temporary_test_loc" "" { Generic "E:/Concentrator_sim/" { { 0 { 0 ""} 0 284 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1652698211190 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "SW\[11\] 3.3-V LVTTL AB24 " "Pin SW\[11\] uses I/O standard 3.3-V LVTTL at AB24" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { SW[11] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SW\[11\]" } } } } { "DE2_115_Concentrator_top.v" "" { Text "E:/Concentrator_sim/DE2_115_Concentrator_top.v" 27 0 0 } } { "temporary_test_loc" "" { Generic "E:/Concentrator_sim/" { { 0 { 0 ""} 0 285 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1652698211190 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "SW\[12\] 3.3-V LVTTL AB23 " "Pin SW\[12\] uses I/O standard 3.3-V LVTTL at AB23" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { SW[12] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SW\[12\]" } } } } { "DE2_115_Concentrator_top.v" "" { Text "E:/Concentrator_sim/DE2_115_Concentrator_top.v" 27 0 0 } } { "temporary_test_loc" "" { Generic "E:/Concentrator_sim/" { { 0 { 0 ""} 0 286 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1652698211190 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "SW\[13\] 3.3-V LVTTL AA24 " "Pin SW\[13\] uses I/O standard 3.3-V LVTTL at AA24" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { SW[13] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SW\[13\]" } } } } { "DE2_115_Concentrator_top.v" "" { Text "E:/Concentrator_sim/DE2_115_Concentrator_top.v" 27 0 0 } } { "temporary_test_loc" "" { Generic "E:/Concentrator_sim/" { { 0 { 0 ""} 0 287 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1652698211190 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "SW\[14\] 3.3-V LVTTL AA23 " "Pin SW\[14\] uses I/O standard 3.3-V LVTTL at AA23" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { SW[14] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SW\[14\]" } } } } { "DE2_115_Concentrator_top.v" "" { Text "E:/Concentrator_sim/DE2_115_Concentrator_top.v" 27 0 0 } } { "temporary_test_loc" "" { Generic "E:/Concentrator_sim/" { { 0 { 0 ""} 0 288 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1652698211190 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "SW\[15\] 3.3-V LVTTL AA22 " "Pin SW\[15\] uses I/O standard 3.3-V LVTTL at AA22" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { SW[15] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SW\[15\]" } } } } { "DE2_115_Concentrator_top.v" "" { Text "E:/Concentrator_sim/DE2_115_Concentrator_top.v" 27 0 0 } } { "temporary_test_loc" "" { Generic "E:/Concentrator_sim/" { { 0 { 0 ""} 0 289 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1652698211190 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "SW\[16\] 3.3-V LVTTL Y24 " "Pin SW\[16\] uses I/O standard 3.3-V LVTTL at Y24" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { SW[16] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SW\[16\]" } } } } { "DE2_115_Concentrator_top.v" "" { Text "E:/Concentrator_sim/DE2_115_Concentrator_top.v" 27 0 0 } } { "temporary_test_loc" "" { Generic "E:/Concentrator_sim/" { { 0 { 0 ""} 0 290 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1652698211190 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "SW\[17\] 3.3-V LVTTL Y23 " "Pin SW\[17\] uses I/O standard 3.3-V LVTTL at Y23" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { SW[17] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SW\[17\]" } } } } { "DE2_115_Concentrator_top.v" "" { Text "E:/Concentrator_sim/DE2_115_Concentrator_top.v" 27 0 0 } } { "temporary_test_loc" "" { Generic "E:/Concentrator_sim/" { { 0 { 0 ""} 0 291 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1652698211190 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "CLOCK_50 3.3-V LVTTL Y2 " "Pin CLOCK_50 uses I/O standard 3.3-V LVTTL at Y2" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { CLOCK_50 } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "CLOCK_50" } } } } { "DE2_115_Concentrator_top.v" "" { Text "E:/Concentrator_sim/DE2_115_Concentrator_top.v" 13 0 0 } } { "temporary_test_loc" "" { Generic "E:/Concentrator_sim/" { { 0 { 0 ""} 0 392 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1652698211190 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "KEY\[0\] 3.3-V LVTTL M23 " "Pin KEY\[0\] uses I/O standard 3.3-V LVTTL at M23" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { KEY[0] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "KEY\[0\]" } } } } { "DE2_115_Concentrator_top.v" "" { Text "E:/Concentrator_sim/DE2_115_Concentrator_top.v" 24 0 0 } } { "temporary_test_loc" "" { Generic "E:/Concentrator_sim/" { { 0 { 0 ""} 0 270 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1652698211190 ""}  } {  } 0 169177 "%1!d! pins must meet Intel FPGA requirements for 3.3-, 3.0-, and 2.5-V interfaces. For more information, refer to AN 447: Interfacing %2!s! Devices with 3.3/3.0/2.5-V LVTTL/LVCMOS I/O Systems." 0 0 "Fitter" 0 -1 1652698211190 ""}
{ "Warning" "WFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE" "16 " "Following 16 pins have no output enable or a GND or VCC output enable - later changes to this connectivity may change fitting results" { { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "SRAM_DQ\[0\] a permanently disabled " "Pin SRAM_DQ\[0\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { SRAM_DQ[0] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SRAM_DQ\[0\]" } } } } { "DE2_115_Concentrator_top.v" "" { Text "E:/Concentrator_sim/DE2_115_Concentrator_top.v" 48 0 0 } } { "temporary_test_loc" "" { Generic "E:/Concentrator_sim/" { { 0 { 0 ""} 0 368 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1652698211193 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "SRAM_DQ\[1\] a permanently disabled " "Pin SRAM_DQ\[1\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { SRAM_DQ[1] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SRAM_DQ\[1\]" } } } } { "DE2_115_Concentrator_top.v" "" { Text "E:/Concentrator_sim/DE2_115_Concentrator_top.v" 48 0 0 } } { "temporary_test_loc" "" { Generic "E:/Concentrator_sim/" { { 0 { 0 ""} 0 369 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1652698211193 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "SRAM_DQ\[2\] a permanently disabled " "Pin SRAM_DQ\[2\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { SRAM_DQ[2] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SRAM_DQ\[2\]" } } } } { "DE2_115_Concentrator_top.v" "" { Text "E:/Concentrator_sim/DE2_115_Concentrator_top.v" 48 0 0 } } { "temporary_test_loc" "" { Generic "E:/Concentrator_sim/" { { 0 { 0 ""} 0 370 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1652698211193 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "SRAM_DQ\[3\] a permanently disabled " "Pin SRAM_DQ\[3\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { SRAM_DQ[3] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SRAM_DQ\[3\]" } } } } { "DE2_115_Concentrator_top.v" "" { Text "E:/Concentrator_sim/DE2_115_Concentrator_top.v" 48 0 0 } } { "temporary_test_loc" "" { Generic "E:/Concentrator_sim/" { { 0 { 0 ""} 0 371 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1652698211193 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "SRAM_DQ\[4\] a permanently disabled " "Pin SRAM_DQ\[4\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { SRAM_DQ[4] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SRAM_DQ\[4\]" } } } } { "DE2_115_Concentrator_top.v" "" { Text "E:/Concentrator_sim/DE2_115_Concentrator_top.v" 48 0 0 } } { "temporary_test_loc" "" { Generic "E:/Concentrator_sim/" { { 0 { 0 ""} 0 372 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1652698211193 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "SRAM_DQ\[5\] a permanently disabled " "Pin SRAM_DQ\[5\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { SRAM_DQ[5] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SRAM_DQ\[5\]" } } } } { "DE2_115_Concentrator_top.v" "" { Text "E:/Concentrator_sim/DE2_115_Concentrator_top.v" 48 0 0 } } { "temporary_test_loc" "" { Generic "E:/Concentrator_sim/" { { 0 { 0 ""} 0 373 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1652698211193 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "SRAM_DQ\[6\] a permanently disabled " "Pin SRAM_DQ\[6\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { SRAM_DQ[6] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SRAM_DQ\[6\]" } } } } { "DE2_115_Concentrator_top.v" "" { Text "E:/Concentrator_sim/DE2_115_Concentrator_top.v" 48 0 0 } } { "temporary_test_loc" "" { Generic "E:/Concentrator_sim/" { { 0 { 0 ""} 0 374 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1652698211193 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "SRAM_DQ\[7\] a permanently disabled " "Pin SRAM_DQ\[7\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { SRAM_DQ[7] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SRAM_DQ\[7\]" } } } } { "DE2_115_Concentrator_top.v" "" { Text "E:/Concentrator_sim/DE2_115_Concentrator_top.v" 48 0 0 } } { "temporary_test_loc" "" { Generic "E:/Concentrator_sim/" { { 0 { 0 ""} 0 375 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1652698211193 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "SRAM_DQ\[8\] a permanently disabled " "Pin SRAM_DQ\[8\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { SRAM_DQ[8] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SRAM_DQ\[8\]" } } } } { "DE2_115_Concentrator_top.v" "" { Text "E:/Concentrator_sim/DE2_115_Concentrator_top.v" 48 0 0 } } { "temporary_test_loc" "" { Generic "E:/Concentrator_sim/" { { 0 { 0 ""} 0 376 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1652698211193 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "SRAM_DQ\[9\] a permanently disabled " "Pin SRAM_DQ\[9\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { SRAM_DQ[9] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SRAM_DQ\[9\]" } } } } { "DE2_115_Concentrator_top.v" "" { Text "E:/Concentrator_sim/DE2_115_Concentrator_top.v" 48 0 0 } } { "temporary_test_loc" "" { Generic "E:/Concentrator_sim/" { { 0 { 0 ""} 0 377 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1652698211193 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "SRAM_DQ\[10\] a permanently disabled " "Pin SRAM_DQ\[10\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { SRAM_DQ[10] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SRAM_DQ\[10\]" } } } } { "DE2_115_Concentrator_top.v" "" { Text "E:/Concentrator_sim/DE2_115_Concentrator_top.v" 48 0 0 } } { "temporary_test_loc" "" { Generic "E:/Concentrator_sim/" { { 0 { 0 ""} 0 378 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1652698211193 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "SRAM_DQ\[11\] a permanently disabled " "Pin SRAM_DQ\[11\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { SRAM_DQ[11] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SRAM_DQ\[11\]" } } } } { "DE2_115_Concentrator_top.v" "" { Text "E:/Concentrator_sim/DE2_115_Concentrator_top.v" 48 0 0 } } { "temporary_test_loc" "" { Generic "E:/Concentrator_sim/" { { 0 { 0 ""} 0 379 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1652698211193 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "SRAM_DQ\[12\] a permanently disabled " "Pin SRAM_DQ\[12\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { SRAM_DQ[12] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SRAM_DQ\[12\]" } } } } { "DE2_115_Concentrator_top.v" "" { Text "E:/Concentrator_sim/DE2_115_Concentrator_top.v" 48 0 0 } } { "temporary_test_loc" "" { Generic "E:/Concentrator_sim/" { { 0 { 0 ""} 0 380 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1652698211193 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "SRAM_DQ\[13\] a permanently disabled " "Pin SRAM_DQ\[13\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { SRAM_DQ[13] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SRAM_DQ\[13\]" } } } } { "DE2_115_Concentrator_top.v" "" { Text "E:/Concentrator_sim/DE2_115_Concentrator_top.v" 48 0 0 } } { "temporary_test_loc" "" { Generic "E:/Concentrator_sim/" { { 0 { 0 ""} 0 381 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1652698211193 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "SRAM_DQ\[14\] a permanently disabled " "Pin SRAM_DQ\[14\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { SRAM_DQ[14] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SRAM_DQ\[14\]" } } } } { "DE2_115_Concentrator_top.v" "" { Text "E:/Concentrator_sim/DE2_115_Concentrator_top.v" 48 0 0 } } { "temporary_test_loc" "" { Generic "E:/Concentrator_sim/" { { 0 { 0 ""} 0 382 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1652698211193 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "SRAM_DQ\[15\] a permanently disabled " "Pin SRAM_DQ\[15\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { SRAM_DQ[15] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SRAM_DQ\[15\]" } } } } { "DE2_115_Concentrator_top.v" "" { Text "E:/Concentrator_sim/DE2_115_Concentrator_top.v" 48 0 0 } } { "temporary_test_loc" "" { Generic "E:/Concentrator_sim/" { { 0 { 0 ""} 0 383 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1652698211193 ""}  } {  } 0 169064 "Following %1!d! pins have no output enable or a GND or VCC output enable - later changes to this connectivity may change fitting results" 0 0 "Fitter" 0 -1 1652698211193 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "E:/Concentrator_sim/DE2_115_Concentrator_top.fit.smsg " "Generated suppressed messages file E:/Concentrator_sim/DE2_115_Concentrator_top.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1652698211659 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 10 s Quartus Prime " "Quartus Prime Fitter was successful. 0 errors, 10 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "6073 " "Peak virtual memory: 6073 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1652698213464 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon May 16 13:50:13 2022 " "Processing ended: Mon May 16 13:50:13 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1652698213464 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:35 " "Elapsed time: 00:00:35" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1652698213464 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:59 " "Total CPU time (on all processors): 00:00:59" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1652698213464 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1652698213464 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Fitter" 0 -1 1652698214848 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus Prime " "Running Quartus Prime Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1652698214854 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon May 16 13:50:14 2022 " "Processing started: Mon May 16 13:50:14 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1652698214854 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Assembler" 0 -1 1652698214854 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off DE2_115_Concentrator_top -c DE2_115_Concentrator_top " "Command: quartus_asm --read_settings_files=off --write_settings_files=off DE2_115_Concentrator_top -c DE2_115_Concentrator_top" {  } {  } 0 0 "Command: %1!s!" 0 0 "Assembler" 0 -1 1652698214854 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Assembler" 0 -1 1652698215360 ""}
{ "Info" "IASM_ASM_GENERATING_POWER_DATA" "" "Writing out detailed assembly data for power analysis" {  } {  } 0 115031 "Writing out detailed assembly data for power analysis" 0 0 "Assembler" 0 -1 1652698219560 ""}
{ "Info" "IASM_ASM_GENERATING_PROGRAMMING_FILES" "" "Assembler is generating device programming files" {  } {  } 0 115030 "Assembler is generating device programming files" 0 0 "Assembler" 0 -1 1652698219695 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 1  Quartus Prime " "Quartus Prime Assembler was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4700 " "Peak virtual memory: 4700 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1652698220205 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon May 16 13:50:20 2022 " "Processing ended: Mon May 16 13:50:20 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1652698220205 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:06 " "Elapsed time: 00:00:06" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1652698220205 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:06 " "Total CPU time (on all processors): 00:00:06" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1652698220205 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Assembler" 0 -1 1652698220205 ""}
{ "Info" "IFLOW_DISABLED_MODULE" "Power Analyzer FLOW_ENABLE_POWER_ANALYZER " "Skipped module Power Analyzer due to the assignment FLOW_ENABLE_POWER_ANALYZER" {  } {  } 0 293026 "Skipped module %1!s! due to the assignment %2!s!" 0 0 "Assembler" 0 -1 1652698220940 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Assembler" 0 -1 1652698221659 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Timing Analyzer Quartus Prime " "Running Quartus Prime Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1652698221667 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon May 16 13:50:21 2022 " "Processing started: Mon May 16 13:50:21 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1652698221667 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Timing Analyzer" 0 -1 1652698221667 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta DE2_115_Concentrator_top -c DE2_115_Concentrator_top " "Command: quartus_sta DE2_115_Concentrator_top -c DE2_115_Concentrator_top" {  } {  } 0 0 "Command: %1!s!" 0 0 "Timing Analyzer" 0 -1 1652698221667 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #1" {  } {  } 0 0 "qsta_default_script.tcl version: #1" 0 0 "Timing Analyzer" 0 0 1652698221807 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Timing Analyzer" 0 -1 1652698222220 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "8 8 " "Parallel compilation is enabled and will use 8 of the 8 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Timing Analyzer" 0 -1 1652698222220 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Timing Analyzer" 0 -1 1652698222302 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Timing Analyzer" 0 -1 1652698222303 ""}
{ "Info" "ISTA_SDC_STATEMENT_PARENT" "" "Evaluating HDL-embedded SDC commands" { { "Info" "ISTA_SDC_STATEMENT_ENTITY" "alt_jtag_atlantic " "Entity alt_jtag_atlantic" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|jupdate\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|jupdate1*\}\]  " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|jupdate\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|jupdate1*\}\] " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1652698223095 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1652698223095 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1652698223095 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1652698223095 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1652698223095 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1652698223095 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1652698223095 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1652698223095 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1652698223095 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|read\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|read1*\}\]  " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|read\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|read1*\}\] " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1652698223095 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|read_req\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|read_req\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1652698223095 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rvalid\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rvalid\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1652698223095 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|t_dav\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|tck_t_dav\}\] " "set_false_path -from \[get_registers \{*\|t_dav\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|tck_t_dav\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1652698223095 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|user_saw_rvalid\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|rvalid0*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|user_saw_rvalid\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|rvalid0*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1652698223095 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1652698223095 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1652698223095 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1652698223095 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1652698223095 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1652698223095 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1652698223095 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1652698223095 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1652698223095 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|write1*\}\]  " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|write1*\}\] " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1652698223095 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_stalled\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|t_ena*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_stalled\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|t_ena*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1652698223095 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_stalled\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|t_pause*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_stalled\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|t_pause*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1652698223095 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_valid\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_valid\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1652698223095 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Design Software" 0 -1 1652698223095 ""} { "Info" "ISTA_SDC_STATEMENT_ENTITY" "altera_std_synchronizer " "Entity altera_std_synchronizer" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -to \[get_keepers \{*altera_std_synchronizer:*\|din_s1\}\] " "set_false_path -to \[get_keepers \{*altera_std_synchronizer:*\|din_s1\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1652698223095 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Design Software" 0 -1 1652698223095 ""} { "Info" "ISTA_SDC_STATEMENT_ENTITY" "sld_hub " "Entity sld_hub" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "create_clock -name altera_reserved_tck \[get_ports \{altera_reserved_tck\}\] -period 10MHz    " "create_clock -name altera_reserved_tck \[get_ports \{altera_reserved_tck\}\] -period 10MHz   " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1652698223095 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_clock_groups -asynchronous -group \{altera_reserved_tck\} " "set_clock_groups -asynchronous -group \{altera_reserved_tck\}" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1652698223095 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Design Software" 0 -1 1652698223095 ""}  } {  } 0 332164 "Evaluating HDL-embedded SDC commands" 0 0 "Timing Analyzer" 0 -1 1652698223095 ""}
{ "Info" "ISTA_SDC_FOUND" "DE2_115_Concentrator_top.sdc " "Reading SDC File: 'DE2_115_Concentrator_top.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Timing Analyzer" 0 -1 1652698223141 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_CALL_IS_DELAYED" "" "Clock uncertainty is not calculated until you update the timing netlist." {  } {  } 0 332151 "Clock uncertainty is not calculated until you update the timing netlist." 0 0 "Timing Analyzer" 0 -1 1652698223142 ""}
{ "Info" "ISTA_SDC_FOUND" "e:/concentrator_sim/db/ip/ip_dma/submodules/ip_dma_nios2_gen2_0_cpu.sdc " "Reading SDC File: 'e:/concentrator_sim/db/ip/ip_dma/submodules/ip_dma_nios2_gen2_0_cpu.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Timing Analyzer" 0 -1 1652698223145 ""}
{ "Info" "ISTA_SDC_FOUND" "e:/concentrator_sim/db/ip/ip_dma/submodules/altera_reset_controller.sdc " "Reading SDC File: 'e:/concentrator_sim/db/ip/ip_dma/submodules/altera_reset_controller.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Timing Analyzer" 0 -1 1652698223161 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1652698223231 ""}
{ "Info" "0" "" "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "Timing Analyzer" 0 0 1652698223233 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 85C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 85C Model" 0 0 "Timing Analyzer" 0 0 1652698223273 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup 7.980 " "Worst-case setup slack is 7.980" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1652698223407 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1652698223407 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    7.980               0.000 CLOCK_50  " "    7.980               0.000 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1652698223407 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   46.115               0.000 altera_reserved_tck  " "   46.115               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1652698223407 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1652698223407 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.273 " "Worst-case hold slack is 0.273" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1652698223432 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1652698223432 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.273               0.000 CLOCK_50  " "    0.273               0.000 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1652698223432 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.402               0.000 altera_reserved_tck  " "    0.402               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1652698223432 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1652698223432 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery 15.157 " "Worst-case recovery slack is 15.157" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1652698223443 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1652698223443 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   15.157               0.000 CLOCK_50  " "   15.157               0.000 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1652698223443 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   47.284               0.000 altera_reserved_tck  " "   47.284               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1652698223443 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1652698223443 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 1.224 " "Worst-case removal slack is 1.224" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1652698223452 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1652698223452 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.224               0.000 altera_reserved_tck  " "    1.224               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1652698223452 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    3.982               0.000 CLOCK_50  " "    3.982               0.000 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1652698223452 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1652698223452 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 9.551 " "Worst-case minimum pulse width slack is 9.551" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1652698223456 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1652698223456 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    9.551               0.000 CLOCK_50  " "    9.551               0.000 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1652698223456 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   49.548               0.000 altera_reserved_tck  " "   49.548               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1652698223456 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1652698223456 ""}
{ "Info" "ISTA_REPORT_METASTABILITY_INFO" "Report Metastability: Found 7 synchronizer chains. " "Report Metastability: Found 7 synchronizer chains." { { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.\n " "Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.\n" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1652698223651 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Number of Synchronizer Chains Found: 7 " "Number of Synchronizer Chains Found: 7" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1652698223651 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Shortest Synchronizer Chain: 2 Registers " "Shortest Synchronizer Chain: 2 Registers" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1652698223651 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Fraction of Chains for which MTBFs Could Not be Calculated: 0.286 " "Fraction of Chains for which MTBFs Could Not be Calculated: 0.286" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1652698223651 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst Case Available Settling Time: 38.236 ns " "Worst Case Available Settling Time: 38.236 ns" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1652698223651 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" " " "" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1652698223651 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions. " "Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1652698223651 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "  - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 10.8 " "  - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 10.8" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1652698223651 ""}  } {  } 0 332114 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1652698223651 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 0C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 0C Model" 0 0 "Timing Analyzer" 0 0 1652698223659 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Timing Analyzer" 0 -1 1652698223699 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Timing Analyzer" 0 -1 1652698224408 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1652698224697 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup 8.941 " "Worst-case setup slack is 8.941" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1652698224776 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1652698224776 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    8.941               0.000 CLOCK_50  " "    8.941               0.000 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1652698224776 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   46.583               0.000 altera_reserved_tck  " "   46.583               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1652698224776 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1652698224776 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.286 " "Worst-case hold slack is 0.286" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1652698224802 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1652698224802 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.286               0.000 CLOCK_50  " "    0.286               0.000 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1652698224802 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.353               0.000 altera_reserved_tck  " "    0.353               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1652698224802 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1652698224802 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery 15.635 " "Worst-case recovery slack is 15.635" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1652698224815 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1652698224815 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   15.635               0.000 CLOCK_50  " "   15.635               0.000 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1652698224815 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   47.648               0.000 altera_reserved_tck  " "   47.648               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1652698224815 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1652698224815 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 1.125 " "Worst-case removal slack is 1.125" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1652698224826 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1652698224826 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.125               0.000 altera_reserved_tck  " "    1.125               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1652698224826 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    3.614               0.000 CLOCK_50  " "    3.614               0.000 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1652698224826 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1652698224826 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 9.560 " "Worst-case minimum pulse width slack is 9.560" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1652698224831 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1652698224831 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    9.560               0.000 CLOCK_50  " "    9.560               0.000 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1652698224831 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   49.478               0.000 altera_reserved_tck  " "   49.478               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1652698224831 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1652698224831 ""}
{ "Info" "ISTA_REPORT_METASTABILITY_INFO" "Report Metastability: Found 7 synchronizer chains. " "Report Metastability: Found 7 synchronizer chains." { { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.\n " "Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.\n" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1652698225036 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Number of Synchronizer Chains Found: 7 " "Number of Synchronizer Chains Found: 7" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1652698225036 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Shortest Synchronizer Chain: 2 Registers " "Shortest Synchronizer Chain: 2 Registers" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1652698225036 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Fraction of Chains for which MTBFs Could Not be Calculated: 0.286 " "Fraction of Chains for which MTBFs Could Not be Calculated: 0.286" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1652698225036 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst Case Available Settling Time: 38.409 ns " "Worst Case Available Settling Time: 38.409 ns" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1652698225036 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" " " "" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1652698225036 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions. " "Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1652698225036 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "  - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 10.8 " "  - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 10.8" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1652698225036 ""}  } {  } 0 332114 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1652698225036 ""}
{ "Info" "0" "" "Analyzing Fast 1200mV 0C Model" {  } {  } 0 0 "Analyzing Fast 1200mV 0C Model" 0 0 "Timing Analyzer" 0 0 1652698225047 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1652698225267 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup 13.826 " "Worst-case setup slack is 13.826" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1652698225299 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1652698225299 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   13.826               0.000 CLOCK_50  " "   13.826               0.000 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1652698225299 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   48.418               0.000 altera_reserved_tck  " "   48.418               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1652698225299 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1652698225299 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.098 " "Worst-case hold slack is 0.098" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1652698225330 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1652698225330 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.098               0.000 CLOCK_50  " "    0.098               0.000 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1652698225330 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.180               0.000 altera_reserved_tck  " "    0.180               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1652698225330 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1652698225330 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery 17.400 " "Worst-case recovery slack is 17.400" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1652698225345 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1652698225345 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   17.400               0.000 CLOCK_50  " "   17.400               0.000 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1652698225345 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   48.901               0.000 altera_reserved_tck  " "   48.901               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1652698225345 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1652698225345 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 0.571 " "Worst-case removal slack is 0.571" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1652698225362 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1652698225362 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.571               0.000 altera_reserved_tck  " "    0.571               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1652698225362 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    2.073               0.000 CLOCK_50  " "    2.073               0.000 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1652698225362 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1652698225362 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 9.200 " "Worst-case minimum pulse width slack is 9.200" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1652698225368 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1652698225368 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    9.200               0.000 CLOCK_50  " "    9.200               0.000 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1652698225368 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   49.302               0.000 altera_reserved_tck  " "   49.302               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1652698225368 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1652698225368 ""}
{ "Info" "ISTA_REPORT_METASTABILITY_INFO" "Report Metastability: Found 7 synchronizer chains. " "Report Metastability: Found 7 synchronizer chains." { { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.\n " "Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.\n" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1652698225596 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Number of Synchronizer Chains Found: 7 " "Number of Synchronizer Chains Found: 7" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1652698225596 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Shortest Synchronizer Chain: 2 Registers " "Shortest Synchronizer Chain: 2 Registers" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1652698225596 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Fraction of Chains for which MTBFs Could Not be Calculated: 0.286 " "Fraction of Chains for which MTBFs Could Not be Calculated: 0.286" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1652698225596 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst Case Available Settling Time: 39.135 ns " "Worst Case Available Settling Time: 39.135 ns" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1652698225596 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" " " "" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1652698225596 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions. " "Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1652698225596 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "  - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 10.8 " "  - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 10.8" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1652698225596 ""}  } {  } 0 332114 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1652698225596 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Design is not fully constrained for setup requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1652698226215 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Design is not fully constrained for hold requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1652698226218 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Timing Analyzer 0 s 1  Quartus Prime " "Quartus Prime Timing Analyzer was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4940 " "Peak virtual memory: 4940 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1652698226412 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon May 16 13:50:26 2022 " "Processing ended: Mon May 16 13:50:26 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1652698226412 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:05 " "Elapsed time: 00:00:05" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1652698226412 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:06 " "Total CPU time (on all processors): 00:00:06" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1652698226412 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Timing Analyzer" 0 -1 1652698226412 ""}
{ "Info" "IFLOW_ERROR_COUNT" "Full Compilation 0 s 407 s " "Quartus Prime Full Compilation was successful. 0 errors, 407 warnings" {  } {  } 0 293000 "Quartus Prime %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Timing Analyzer" 0 -1 1652698227359 ""}
