Analysis & Synthesis report for hydra
Sun Feb 12 15:55:28 2023
Quartus Prime Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Synthesis Summary
  3. Analysis & Synthesis Settings
  4. Parallel Compilation
  5. Analysis & Synthesis Source Files Read
  6. Analysis & Synthesis Resource Usage Summary
  7. Analysis & Synthesis Resource Utilization by Entity
  8. Analysis & Synthesis RAM Summary
  9. Analysis & Synthesis IP Cores Summary
 10. User-Specified and Inferred Latches
 11. Registers Removed During Synthesis
 12. Removed Registers Triggering Further Register Optimizations
 13. General Register Statistics
 14. Inverted Register Statistics
 15. Multiplexer Restructuring Statistics (Restructuring Performed)
 16. Source assignments for sld_signaltap:auto_signaltap_0
 17. Parameter Settings for User Entity Instance: CPU:cpu
 18. Parameter Settings for User Entity Instance: CPU:cpu|PC_Unit:pc_unit
 19. Parameter Settings for User Entity Instance: CPU:cpu|Ins_Mem:ins_mem
 20. Parameter Settings for User Entity Instance: CPU:cpu|Reg_File:ref_file
 21. Parameter Settings for User Entity Instance: CPU:cpu|Mux:mux0
 22. Parameter Settings for User Entity Instance: CPU:cpu|Data_Mem:data_mem
 23. Parameter Settings for User Entity Instance: CPU:cpu|Mux:mux1
 24. Parameter Settings for Inferred Entity Instance: sld_signaltap:auto_signaltap_0
 25. Port Connectivity Checks: "CPU:cpu|Control_Unit:control_unit"
 26. Port Connectivity Checks: "CPU:cpu"
 27. Signal Tap Logic Analyzer Settings
 28. Post-Synthesis Netlist Statistics for Top Partition
 29. Elapsed Time Per Partition
 30. Connections to In-System Debugging Instance "auto_signaltap_0"
 31. Analysis & Synthesis Messages
 32. Analysis & Synthesis Suppressed Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 2020  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and any partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel FPGA IP License Agreement, or other applicable license
agreement, including, without limitation, that your use is for
the sole purpose of programming logic devices manufactured by
Intel and sold by Intel or its authorized distributors.  Please
refer to the applicable agreement for further details, at
https://fpgasoftware.intel.com/eula.



+----------------------------------------------------------------------------------+
; Analysis & Synthesis Summary                                                     ;
+------------------------------------+---------------------------------------------+
; Analysis & Synthesis Status        ; Successful - Sun Feb 12 15:55:27 2023       ;
; Quartus Prime Version              ; 20.1.1 Build 720 11/11/2020 SJ Lite Edition ;
; Revision Name                      ; hydra                                       ;
; Top-level Entity Name              ; CPU_Demo                                    ;
; Family                             ; Cyclone IV E                                ;
; Total logic elements               ; 9,951                                       ;
;     Total combinational functions  ; 4,876                                       ;
;     Dedicated logic registers      ; 5,549                                       ;
; Total registers                    ; 5549                                        ;
; Total pins                         ; 121                                         ;
; Total virtual pins                 ; 0                                           ;
; Total memory bits                  ; 8,192                                       ;
; Embedded Multiplier 9-bit elements ; 0                                           ;
; Total PLLs                         ; 0                                           ;
+------------------------------------+---------------------------------------------+


+------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Settings                                                                              ;
+------------------------------------------------------------------+--------------------+--------------------+
; Option                                                           ; Setting            ; Default Value      ;
+------------------------------------------------------------------+--------------------+--------------------+
; Device                                                           ; EP4CE115F29C7      ;                    ;
; Top-level entity name                                            ; CPU_Demo           ; hydra              ;
; Family name                                                      ; Cyclone IV E       ; Cyclone V          ;
; Use smart compilation                                            ; Off                ; Off                ;
; Enable parallel Assembler and Timing Analyzer during compilation ; On                 ; On                 ;
; Enable compact report table                                      ; Off                ; Off                ;
; Restructure Multiplexers                                         ; Auto               ; Auto               ;
; Create Debugging Nodes for IP Cores                              ; Off                ; Off                ;
; Preserve fewer node names                                        ; On                 ; On                 ;
; Intel FPGA IP Evaluation Mode                                    ; Enable             ; Enable             ;
; Verilog Version                                                  ; Verilog_2001       ; Verilog_2001       ;
; VHDL Version                                                     ; VHDL_1993          ; VHDL_1993          ;
; State Machine Processing                                         ; Auto               ; Auto               ;
; Safe State Machine                                               ; Off                ; Off                ;
; Extract Verilog State Machines                                   ; On                 ; On                 ;
; Extract VHDL State Machines                                      ; On                 ; On                 ;
; Ignore Verilog initial constructs                                ; Off                ; Off                ;
; Iteration limit for constant Verilog loops                       ; 5000               ; 5000               ;
; Iteration limit for non-constant Verilog loops                   ; 250                ; 250                ;
; Add Pass-Through Logic to Inferred RAMs                          ; On                 ; On                 ;
; Infer RAMs from Raw Logic                                        ; On                 ; On                 ;
; Parallel Synthesis                                               ; On                 ; On                 ;
; DSP Block Balancing                                              ; Auto               ; Auto               ;
; NOT Gate Push-Back                                               ; On                 ; On                 ;
; Power-Up Don't Care                                              ; On                 ; On                 ;
; Remove Redundant Logic Cells                                     ; Off                ; Off                ;
; Remove Duplicate Registers                                       ; On                 ; On                 ;
; Ignore CARRY Buffers                                             ; Off                ; Off                ;
; Ignore CASCADE Buffers                                           ; Off                ; Off                ;
; Ignore GLOBAL Buffers                                            ; Off                ; Off                ;
; Ignore ROW GLOBAL Buffers                                        ; Off                ; Off                ;
; Ignore LCELL Buffers                                             ; Off                ; Off                ;
; Ignore SOFT Buffers                                              ; On                 ; On                 ;
; Limit AHDL Integers to 32 Bits                                   ; Off                ; Off                ;
; Optimization Technique                                           ; Balanced           ; Balanced           ;
; Carry Chain Length                                               ; 70                 ; 70                 ;
; Auto Carry Chains                                                ; On                 ; On                 ;
; Auto Open-Drain Pins                                             ; On                 ; On                 ;
; Perform WYSIWYG Primitive Resynthesis                            ; Off                ; Off                ;
; Auto ROM Replacement                                             ; On                 ; On                 ;
; Auto RAM Replacement                                             ; On                 ; On                 ;
; Auto DSP Block Replacement                                       ; On                 ; On                 ;
; Auto Shift Register Replacement                                  ; Auto               ; Auto               ;
; Allow Shift Register Merging across Hierarchies                  ; Auto               ; Auto               ;
; Auto Clock Enable Replacement                                    ; On                 ; On                 ;
; Strict RAM Replacement                                           ; Off                ; Off                ;
; Allow Synchronous Control Signals                                ; On                 ; On                 ;
; Force Use of Synchronous Clear Signals                           ; Off                ; Off                ;
; Auto RAM Block Balancing                                         ; On                 ; On                 ;
; Auto RAM to Logic Cell Conversion                                ; Off                ; Off                ;
; Auto Resource Sharing                                            ; Off                ; Off                ;
; Allow Any RAM Size For Recognition                               ; Off                ; Off                ;
; Allow Any ROM Size For Recognition                               ; Off                ; Off                ;
; Allow Any Shift Register Size For Recognition                    ; Off                ; Off                ;
; Use LogicLock Constraints during Resource Balancing              ; On                 ; On                 ;
; Ignore translate_off and synthesis_off directives                ; Off                ; Off                ;
; Timing-Driven Synthesis                                          ; On                 ; On                 ;
; Report Parameter Settings                                        ; On                 ; On                 ;
; Report Source Assignments                                        ; On                 ; On                 ;
; Report Connectivity Checks                                       ; On                 ; On                 ;
; Ignore Maximum Fan-Out Assignments                               ; Off                ; Off                ;
; Synchronization Register Chain Length                            ; 2                  ; 2                  ;
; Power Optimization During Synthesis                              ; Normal compilation ; Normal compilation ;
; HDL message level                                                ; Level2             ; Level2             ;
; Suppress Register Optimization Related Messages                  ; Off                ; Off                ;
; Number of Removed Registers Reported in Synthesis Report         ; 5000               ; 5000               ;
; Number of Swept Nodes Reported in Synthesis Report               ; 5000               ; 5000               ;
; Number of Inverted Registers Reported in Synthesis Report        ; 100                ; 100                ;
; Clock MUX Protection                                             ; On                 ; On                 ;
; Auto Gated Clock Conversion                                      ; Off                ; Off                ;
; Block Design Naming                                              ; Auto               ; Auto               ;
; SDC constraint protection                                        ; Off                ; Off                ;
; Synthesis Effort                                                 ; Auto               ; Auto               ;
; Shift Register Replacement - Allow Asynchronous Clear Signal     ; On                 ; On                 ;
; Pre-Mapping Resynthesis Optimization                             ; Off                ; Off                ;
; Analysis & Synthesis Message Level                               ; Medium             ; Medium             ;
; Disable Register Merging Across Hierarchies                      ; Auto               ; Auto               ;
; Resource Aware Inference For Block RAM                           ; On                 ; On                 ;
+------------------------------------------------------------------+--------------------+--------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 8           ;
; Maximum allowed            ; 4           ;
;                            ;             ;
; Average used               ; 1.01        ;
; Maximum used               ; 4           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processor 2            ;   0.2%      ;
;     Processor 3            ;   0.2%      ;
;     Processor 4            ;   0.2%      ;
+----------------------------+-------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Source Files Read                                                                                                                                                                                                                                                                              ;
+--------------------------------------------------------------------+-----------------+----------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------+
; File Name with User-Entered Path                                   ; Used in Netlist ; File Type                                    ; File Name with Absolute Path                                                                                                                                    ; Library     ;
+--------------------------------------------------------------------+-----------------+----------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------+
; Reg_File.v                                                         ; yes             ; User Verilog HDL File                        ; M:/Academics/Sem5/WorkPlace/Circuits and Systems Design/Digital/Final Processor Design/hydra/Reg_File.v                                                         ;             ;
; ALU_Control_Unit.v                                                 ; yes             ; User Verilog HDL File                        ; M:/Academics/Sem5/WorkPlace/Circuits and Systems Design/Digital/Final Processor Design/hydra/ALU_Control_Unit.v                                                 ;             ;
; ALU.v                                                              ; yes             ; User Verilog HDL File                        ; M:/Academics/Sem5/WorkPlace/Circuits and Systems Design/Digital/Final Processor Design/hydra/ALU.v                                                              ;             ;
; Control_Unit.v                                                     ; yes             ; User Verilog HDL File                        ; M:/Academics/Sem5/WorkPlace/Circuits and Systems Design/Digital/Final Processor Design/hydra/Control_Unit.v                                                     ;             ;
; CPU.v                                                              ; yes             ; User Verilog HDL File                        ; M:/Academics/Sem5/WorkPlace/Circuits and Systems Design/Digital/Final Processor Design/hydra/CPU.v                                                              ;             ;
; Data_Mem.v                                                         ; yes             ; User Verilog HDL File                        ; M:/Academics/Sem5/WorkPlace/Circuits and Systems Design/Digital/Final Processor Design/hydra/Data_Mem.v                                                         ;             ;
; Immediate_Gen.v                                                    ; yes             ; User Verilog HDL File                        ; M:/Academics/Sem5/WorkPlace/Circuits and Systems Design/Digital/Final Processor Design/hydra/Immediate_Gen.v                                                    ;             ;
; Ins_Mem.v                                                          ; yes             ; User Verilog HDL File                        ; M:/Academics/Sem5/WorkPlace/Circuits and Systems Design/Digital/Final Processor Design/hydra/Ins_Mem.v                                                          ;             ;
; Mux.v                                                              ; yes             ; User Verilog HDL File                        ; M:/Academics/Sem5/WorkPlace/Circuits and Systems Design/Digital/Final Processor Design/hydra/Mux.v                                                              ;             ;
; PC_Unit.v                                                          ; yes             ; User Verilog HDL File                        ; M:/Academics/Sem5/WorkPlace/Circuits and Systems Design/Digital/Final Processor Design/hydra/PC_Unit.v                                                          ;             ;
; Digit.v                                                            ; yes             ; User Verilog HDL File                        ; M:/Academics/Sem5/WorkPlace/Circuits and Systems Design/Digital/Final Processor Design/hydra/Digit.v                                                            ;             ;
; Digits.v                                                           ; yes             ; User Verilog HDL File                        ; M:/Academics/Sem5/WorkPlace/Circuits and Systems Design/Digital/Final Processor Design/hydra/Digits.v                                                           ;             ;
; Clk_Div.v                                                          ; yes             ; User Verilog HDL File                        ; M:/Academics/Sem5/WorkPlace/Circuits and Systems Design/Digital/Final Processor Design/hydra/Clk_Div.v                                                          ;             ;
; CPU_Demo.v                                                         ; yes             ; User Verilog HDL File                        ; M:/Academics/Sem5/WorkPlace/Circuits and Systems Design/Digital/Final Processor Design/hydra/CPU_Demo.v                                                         ;             ;
; program.mem                                                        ; yes             ; Auto-Found Unspecified File                  ; M:/Academics/Sem5/WorkPlace/Circuits and Systems Design/Digital/Final Processor Design/hydra/program.mem                                                        ;             ;
; sld_signaltap.vhd                                                  ; yes             ; Megafunction                                 ; c:/programs/intelfpga_lite/20.1/quartus/libraries/megafunctions/sld_signaltap.vhd                                                                               ;             ;
; sld_signaltap_impl.vhd                                             ; yes             ; Encrypted Megafunction                       ; c:/programs/intelfpga_lite/20.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd                                                                          ;             ;
; sld_ela_control.vhd                                                ; yes             ; Encrypted Megafunction                       ; c:/programs/intelfpga_lite/20.1/quartus/libraries/megafunctions/sld_ela_control.vhd                                                                             ;             ;
; lpm_shiftreg.tdf                                                   ; yes             ; Megafunction                                 ; c:/programs/intelfpga_lite/20.1/quartus/libraries/megafunctions/lpm_shiftreg.tdf                                                                                ;             ;
; lpm_constant.inc                                                   ; yes             ; Megafunction                                 ; c:/programs/intelfpga_lite/20.1/quartus/libraries/megafunctions/lpm_constant.inc                                                                                ;             ;
; dffeea.inc                                                         ; yes             ; Megafunction                                 ; c:/programs/intelfpga_lite/20.1/quartus/libraries/megafunctions/dffeea.inc                                                                                      ;             ;
; aglobal201.inc                                                     ; yes             ; Megafunction                                 ; c:/programs/intelfpga_lite/20.1/quartus/libraries/megafunctions/aglobal201.inc                                                                                  ;             ;
; sld_mbpmg.vhd                                                      ; yes             ; Encrypted Megafunction                       ; c:/programs/intelfpga_lite/20.1/quartus/libraries/megafunctions/sld_mbpmg.vhd                                                                                   ;             ;
; sld_ela_trigger_flow_mgr.vhd                                       ; yes             ; Encrypted Megafunction                       ; c:/programs/intelfpga_lite/20.1/quartus/libraries/megafunctions/sld_ela_trigger_flow_mgr.vhd                                                                    ;             ;
; sld_buffer_manager.vhd                                             ; yes             ; Encrypted Megafunction                       ; c:/programs/intelfpga_lite/20.1/quartus/libraries/megafunctions/sld_buffer_manager.vhd                                                                          ;             ;
; altsyncram.tdf                                                     ; yes             ; Megafunction                                 ; c:/programs/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf                                                                                  ;             ;
; stratix_ram_block.inc                                              ; yes             ; Megafunction                                 ; c:/programs/intelfpga_lite/20.1/quartus/libraries/megafunctions/stratix_ram_block.inc                                                                           ;             ;
; lpm_mux.inc                                                        ; yes             ; Megafunction                                 ; c:/programs/intelfpga_lite/20.1/quartus/libraries/megafunctions/lpm_mux.inc                                                                                     ;             ;
; lpm_decode.inc                                                     ; yes             ; Megafunction                                 ; c:/programs/intelfpga_lite/20.1/quartus/libraries/megafunctions/lpm_decode.inc                                                                                  ;             ;
; a_rdenreg.inc                                                      ; yes             ; Megafunction                                 ; c:/programs/intelfpga_lite/20.1/quartus/libraries/megafunctions/a_rdenreg.inc                                                                                   ;             ;
; altrom.inc                                                         ; yes             ; Megafunction                                 ; c:/programs/intelfpga_lite/20.1/quartus/libraries/megafunctions/altrom.inc                                                                                      ;             ;
; altram.inc                                                         ; yes             ; Megafunction                                 ; c:/programs/intelfpga_lite/20.1/quartus/libraries/megafunctions/altram.inc                                                                                      ;             ;
; altdpram.inc                                                       ; yes             ; Megafunction                                 ; c:/programs/intelfpga_lite/20.1/quartus/libraries/megafunctions/altdpram.inc                                                                                    ;             ;
; db/altsyncram_a524.tdf                                             ; yes             ; Auto-Generated Megafunction                  ; M:/Academics/Sem5/WorkPlace/Circuits and Systems Design/Digital/Final Processor Design/hydra/db/altsyncram_a524.tdf                                             ;             ;
; altdpram.tdf                                                       ; yes             ; Megafunction                                 ; c:/programs/intelfpga_lite/20.1/quartus/libraries/megafunctions/altdpram.tdf                                                                                    ;             ;
; memmodes.inc                                                       ; yes             ; Megafunction                                 ; c:/programs/intelfpga_lite/20.1/quartus/libraries/others/maxplus2/memmodes.inc                                                                                  ;             ;
; a_hdffe.inc                                                        ; yes             ; Megafunction                                 ; c:/programs/intelfpga_lite/20.1/quartus/libraries/megafunctions/a_hdffe.inc                                                                                     ;             ;
; alt_le_rden_reg.inc                                                ; yes             ; Megafunction                                 ; c:/programs/intelfpga_lite/20.1/quartus/libraries/megafunctions/alt_le_rden_reg.inc                                                                             ;             ;
; altsyncram.inc                                                     ; yes             ; Megafunction                                 ; c:/programs/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.inc                                                                                  ;             ;
; lpm_mux.tdf                                                        ; yes             ; Megafunction                                 ; c:/programs/intelfpga_lite/20.1/quartus/libraries/megafunctions/lpm_mux.tdf                                                                                     ;             ;
; muxlut.inc                                                         ; yes             ; Megafunction                                 ; c:/programs/intelfpga_lite/20.1/quartus/libraries/megafunctions/muxlut.inc                                                                                      ;             ;
; bypassff.inc                                                       ; yes             ; Megafunction                                 ; c:/programs/intelfpga_lite/20.1/quartus/libraries/megafunctions/bypassff.inc                                                                                    ;             ;
; altshift.inc                                                       ; yes             ; Megafunction                                 ; c:/programs/intelfpga_lite/20.1/quartus/libraries/megafunctions/altshift.inc                                                                                    ;             ;
; db/mux_ssc.tdf                                                     ; yes             ; Auto-Generated Megafunction                  ; M:/Academics/Sem5/WorkPlace/Circuits and Systems Design/Digital/Final Processor Design/hydra/db/mux_ssc.tdf                                                     ;             ;
; lpm_decode.tdf                                                     ; yes             ; Megafunction                                 ; c:/programs/intelfpga_lite/20.1/quartus/libraries/megafunctions/lpm_decode.tdf                                                                                  ;             ;
; declut.inc                                                         ; yes             ; Megafunction                                 ; c:/programs/intelfpga_lite/20.1/quartus/libraries/megafunctions/declut.inc                                                                                      ;             ;
; lpm_compare.inc                                                    ; yes             ; Megafunction                                 ; c:/programs/intelfpga_lite/20.1/quartus/libraries/megafunctions/lpm_compare.inc                                                                                 ;             ;
; db/decode_dvf.tdf                                                  ; yes             ; Auto-Generated Megafunction                  ; M:/Academics/Sem5/WorkPlace/Circuits and Systems Design/Digital/Final Processor Design/hydra/db/decode_dvf.tdf                                                  ;             ;
; lpm_counter.tdf                                                    ; yes             ; Megafunction                                 ; c:/programs/intelfpga_lite/20.1/quartus/libraries/megafunctions/lpm_counter.tdf                                                                                 ;             ;
; lpm_add_sub.inc                                                    ; yes             ; Megafunction                                 ; c:/programs/intelfpga_lite/20.1/quartus/libraries/megafunctions/lpm_add_sub.inc                                                                                 ;             ;
; cmpconst.inc                                                       ; yes             ; Megafunction                                 ; c:/programs/intelfpga_lite/20.1/quartus/libraries/megafunctions/cmpconst.inc                                                                                    ;             ;
; lpm_counter.inc                                                    ; yes             ; Megafunction                                 ; c:/programs/intelfpga_lite/20.1/quartus/libraries/megafunctions/lpm_counter.inc                                                                                 ;             ;
; alt_counter_stratix.inc                                            ; yes             ; Megafunction                                 ; c:/programs/intelfpga_lite/20.1/quartus/libraries/megafunctions/alt_counter_stratix.inc                                                                         ;             ;
; db/cntr_kgi.tdf                                                    ; yes             ; Auto-Generated Megafunction                  ; M:/Academics/Sem5/WorkPlace/Circuits and Systems Design/Digital/Final Processor Design/hydra/db/cntr_kgi.tdf                                                    ;             ;
; db/cntr_i6j.tdf                                                    ; yes             ; Auto-Generated Megafunction                  ; M:/Academics/Sem5/WorkPlace/Circuits and Systems Design/Digital/Final Processor Design/hydra/db/cntr_i6j.tdf                                                    ;             ;
; db/cntr_egi.tdf                                                    ; yes             ; Auto-Generated Megafunction                  ; M:/Academics/Sem5/WorkPlace/Circuits and Systems Design/Digital/Final Processor Design/hydra/db/cntr_egi.tdf                                                    ;             ;
; db/cmpr_qgc.tdf                                                    ; yes             ; Auto-Generated Megafunction                  ; M:/Academics/Sem5/WorkPlace/Circuits and Systems Design/Digital/Final Processor Design/hydra/db/cmpr_qgc.tdf                                                    ;             ;
; db/cntr_23j.tdf                                                    ; yes             ; Auto-Generated Megafunction                  ; M:/Academics/Sem5/WorkPlace/Circuits and Systems Design/Digital/Final Processor Design/hydra/db/cntr_23j.tdf                                                    ;             ;
; db/cmpr_ngc.tdf                                                    ; yes             ; Auto-Generated Megafunction                  ; M:/Academics/Sem5/WorkPlace/Circuits and Systems Design/Digital/Final Processor Design/hydra/db/cmpr_ngc.tdf                                                    ;             ;
; sld_rom_sr.vhd                                                     ; yes             ; Encrypted Megafunction                       ; c:/programs/intelfpga_lite/20.1/quartus/libraries/megafunctions/sld_rom_sr.vhd                                                                                  ;             ;
; sld_jtag_endpoint_adapter.vhd                                      ; yes             ; Encrypted Megafunction                       ; c:/programs/intelfpga_lite/20.1/quartus/libraries/megafunctions/sld_jtag_endpoint_adapter.vhd                                                                   ;             ;
; sld_jtag_endpoint_adapter_impl.sv                                  ; yes             ; Encrypted Megafunction                       ; c:/programs/intelfpga_lite/20.1/quartus/libraries/megafunctions/sld_jtag_endpoint_adapter_impl.sv                                                               ;             ;
; sld_hub.vhd                                                        ; yes             ; Encrypted Megafunction                       ; c:/programs/intelfpga_lite/20.1/quartus/libraries/megafunctions/sld_hub.vhd                                                                                     ; altera_sld  ;
; db/ip/sldf3208e4b/alt_sld_fab.v                                    ; yes             ; Encrypted Auto-Found Verilog HDL File        ; M:/Academics/Sem5/WorkPlace/Circuits and Systems Design/Digital/Final Processor Design/hydra/db/ip/sldf3208e4b/alt_sld_fab.v                                    ; alt_sld_fab ;
; db/ip/sldf3208e4b/submodules/alt_sld_fab_alt_sld_fab.v             ; yes             ; Encrypted Auto-Found Verilog HDL File        ; M:/Academics/Sem5/WorkPlace/Circuits and Systems Design/Digital/Final Processor Design/hydra/db/ip/sldf3208e4b/submodules/alt_sld_fab_alt_sld_fab.v             ; alt_sld_fab ;
; db/ip/sldf3208e4b/submodules/alt_sld_fab_alt_sld_fab_ident.sv      ; yes             ; Auto-Found SystemVerilog HDL File            ; M:/Academics/Sem5/WorkPlace/Circuits and Systems Design/Digital/Final Processor Design/hydra/db/ip/sldf3208e4b/submodules/alt_sld_fab_alt_sld_fab_ident.sv      ; alt_sld_fab ;
; db/ip/sldf3208e4b/submodules/alt_sld_fab_alt_sld_fab_presplit.sv   ; yes             ; Encrypted Auto-Found SystemVerilog HDL File  ; M:/Academics/Sem5/WorkPlace/Circuits and Systems Design/Digital/Final Processor Design/hydra/db/ip/sldf3208e4b/submodules/alt_sld_fab_alt_sld_fab_presplit.sv   ; alt_sld_fab ;
; db/ip/sldf3208e4b/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd ; yes             ; Encrypted Auto-Found VHDL File               ; M:/Academics/Sem5/WorkPlace/Circuits and Systems Design/Digital/Final Processor Design/hydra/db/ip/sldf3208e4b/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd ; alt_sld_fab ;
; db/ip/sldf3208e4b/submodules/alt_sld_fab_alt_sld_fab_splitter.sv   ; yes             ; Encrypted Auto-Found SystemVerilog HDL File  ; M:/Academics/Sem5/WorkPlace/Circuits and Systems Design/Digital/Final Processor Design/hydra/db/ip/sldf3208e4b/submodules/alt_sld_fab_alt_sld_fab_splitter.sv   ; alt_sld_fab ;
; sld_jtag_hub.vhd                                                   ; yes             ; Encrypted Megafunction                       ; c:/programs/intelfpga_lite/20.1/quartus/libraries/megafunctions/sld_jtag_hub.vhd                                                                                ;             ;
+--------------------------------------------------------------------+-----------------+----------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------+


+-------------------------------------------------------------------+
; Analysis & Synthesis Resource Usage Summary                       ;
+---------------------------------------------+---------------------+
; Resource                                    ; Usage               ;
+---------------------------------------------+---------------------+
; Estimated Total logic elements              ; 9,951               ;
;                                             ;                     ;
; Total combinational functions               ; 4876                ;
; Logic element usage by number of LUT inputs ;                     ;
;     -- 4 input functions                    ; 3948                ;
;     -- 3 input functions                    ; 612                 ;
;     -- <=2 input functions                  ; 316                 ;
;                                             ;                     ;
; Logic elements by mode                      ;                     ;
;     -- normal mode                          ; 4673                ;
;     -- arithmetic mode                      ; 203                 ;
;                                             ;                     ;
; Total registers                             ; 5549                ;
;     -- Dedicated logic registers            ; 5549                ;
;     -- I/O registers                        ; 0                   ;
;                                             ;                     ;
; I/O pins                                    ; 121                 ;
; Total memory bits                           ; 8192                ;
;                                             ;                     ;
; Embedded Multiplier 9-bit elements          ; 0                   ;
;                                             ;                     ;
; Maximum fan-out node                        ; Clk_Div:clk_div|clk ;
; Maximum fan-out                             ; 4391                ;
; Total fan-out                               ; 36179               ;
; Average fan-out                             ; 3.37                ;
+---------------------------------------------+---------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Utilization by Entity                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                          ;
+-----------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------------+-------------+--------------+---------+-----------+------+--------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------+--------------+
; Compilation Hierarchy Node                                                                                                              ; Combinational ALUTs ; Dedicated Logic Registers ; Memory Bits ; DSP Elements ; DSP 9x9 ; DSP 18x18 ; Pins ; Virtual Pins ; Full Hierarchy Name                                                                                                                                                                                                                                                                                                                                  ; Entity Name                       ; Library Name ;
+-----------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------------+-------------+--------------+---------+-----------+------+--------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------+--------------+
; |CPU_Demo                                                                                                                               ; 4876 (0)            ; 5549 (0)                  ; 8192        ; 0            ; 0       ; 0         ; 121  ; 0            ; |CPU_Demo                                                                                                                                                                                                                                                                                                                                            ; CPU_Demo                          ; work         ;
;    |CPU:cpu|                                                                                                                            ; 4142 (0)            ; 4390 (0)                  ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |CPU_Demo|CPU:cpu                                                                                                                                                                                                                                                                                                                                    ; CPU                               ; work         ;
;       |ALU:alu|                                                                                                                         ; 688 (688)           ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |CPU_Demo|CPU:cpu|ALU:alu                                                                                                                                                                                                                                                                                                                            ; ALU                               ; work         ;
;       |ALU_Control_Unit:alu_control_unit|                                                                                               ; 11 (11)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |CPU_Demo|CPU:cpu|ALU_Control_Unit:alu_control_unit                                                                                                                                                                                                                                                                                                  ; ALU_Control_Unit                  ; work         ;
;       |Control_Unit:control_unit|                                                                                                       ; 14 (14)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |CPU_Demo|CPU:cpu|Control_Unit:control_unit                                                                                                                                                                                                                                                                                                          ; Control_Unit                      ; work         ;
;       |Data_Mem:data_mem|                                                                                                               ; 152 (152)           ; 4096 (4096)               ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |CPU_Demo|CPU:cpu|Data_Mem:data_mem                                                                                                                                                                                                                                                                                                                  ; Data_Mem                          ; work         ;
;       |Immediate_Gen:imm_gen|                                                                                                           ; 20 (20)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |CPU_Demo|CPU:cpu|Immediate_Gen:imm_gen                                                                                                                                                                                                                                                                                                              ; Immediate_Gen                     ; work         ;
;       |Ins_Mem:ins_mem|                                                                                                                 ; 45 (45)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |CPU_Demo|CPU:cpu|Ins_Mem:ins_mem                                                                                                                                                                                                                                                                                                                    ; Ins_Mem                           ; work         ;
;       |Mux:mux0|                                                                                                                        ; 44 (44)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |CPU_Demo|CPU:cpu|Mux:mux0                                                                                                                                                                                                                                                                                                                           ; Mux                               ; work         ;
;       |Mux:mux1|                                                                                                                        ; 2791 (2791)         ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |CPU_Demo|CPU:cpu|Mux:mux1                                                                                                                                                                                                                                                                                                                           ; Mux                               ; work         ;
;       |PC_Unit:pc_unit|                                                                                                                 ; 24 (24)             ; 6 (6)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |CPU_Demo|CPU:cpu|PC_Unit:pc_unit                                                                                                                                                                                                                                                                                                                    ; PC_Unit                           ; work         ;
;       |Reg_File:ref_file|                                                                                                               ; 353 (353)           ; 288 (288)                 ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |CPU_Demo|CPU:cpu|Reg_File:ref_file                                                                                                                                                                                                                                                                                                                  ; Reg_File                          ; work         ;
;    |Clk_Div:clk_div|                                                                                                                    ; 49 (49)             ; 28 (28)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |CPU_Demo|Clk_Div:clk_div                                                                                                                                                                                                                                                                                                                            ; Clk_Div                           ; work         ;
;    |Digits:digits|                                                                                                                      ; 56 (0)              ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |CPU_Demo|Digits:digits                                                                                                                                                                                                                                                                                                                              ; Digits                            ; work         ;
;       |Digit:seg0|                                                                                                                      ; 7 (7)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |CPU_Demo|Digits:digits|Digit:seg0                                                                                                                                                                                                                                                                                                                   ; Digit                             ; work         ;
;       |Digit:seg1|                                                                                                                      ; 7 (7)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |CPU_Demo|Digits:digits|Digit:seg1                                                                                                                                                                                                                                                                                                                   ; Digit                             ; work         ;
;       |Digit:seg2|                                                                                                                      ; 7 (7)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |CPU_Demo|Digits:digits|Digit:seg2                                                                                                                                                                                                                                                                                                                   ; Digit                             ; work         ;
;       |Digit:seg3|                                                                                                                      ; 7 (7)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |CPU_Demo|Digits:digits|Digit:seg3                                                                                                                                                                                                                                                                                                                   ; Digit                             ; work         ;
;       |Digit:seg4|                                                                                                                      ; 7 (7)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |CPU_Demo|Digits:digits|Digit:seg4                                                                                                                                                                                                                                                                                                                   ; Digit                             ; work         ;
;       |Digit:seg5|                                                                                                                      ; 7 (7)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |CPU_Demo|Digits:digits|Digit:seg5                                                                                                                                                                                                                                                                                                                   ; Digit                             ; work         ;
;       |Digit:seg6|                                                                                                                      ; 7 (7)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |CPU_Demo|Digits:digits|Digit:seg6                                                                                                                                                                                                                                                                                                                   ; Digit                             ; work         ;
;       |Digit:seg7|                                                                                                                      ; 7 (7)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |CPU_Demo|Digits:digits|Digit:seg7                                                                                                                                                                                                                                                                                                                   ; Digit                             ; work         ;
;    |sld_hub:auto_hub|                                                                                                                   ; 126 (1)             ; 90 (0)                    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |CPU_Demo|sld_hub:auto_hub                                                                                                                                                                                                                                                                                                                           ; sld_hub                           ; altera_sld   ;
;       |alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric| ; 125 (0)             ; 90 (0)                    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |CPU_Demo|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric                                                                                                                                                                                           ; alt_sld_fab_with_jtag_input       ; altera_sld   ;
;          |alt_sld_fab:instrumentation_fabric|                                                                                           ; 125 (0)             ; 90 (0)                    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |CPU_Demo|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric                                                                                                                                                        ; alt_sld_fab                       ; alt_sld_fab  ;
;             |alt_sld_fab_alt_sld_fab:alt_sld_fab|                                                                                       ; 125 (1)             ; 90 (5)                    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |CPU_Demo|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab                                                                                                                    ; alt_sld_fab_alt_sld_fab           ; alt_sld_fab  ;
;                |alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|                                                                            ; 124 (0)             ; 85 (0)                    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |CPU_Demo|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric                                                                        ; alt_sld_fab_alt_sld_fab_sldfabric ; alt_sld_fab  ;
;                   |sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|                                                                        ; 124 (85)            ; 85 (57)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |CPU_Demo|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub                           ; sld_jtag_hub                      ; work         ;
;                      |sld_rom_sr:hub_info_reg|                                                                                          ; 21 (21)             ; 9 (9)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |CPU_Demo|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg   ; sld_rom_sr                        ; work         ;
;                      |sld_shadow_jsm:shadow_jsm|                                                                                        ; 18 (18)             ; 19 (19)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |CPU_Demo|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm ; sld_shadow_jsm                    ; altera_sld   ;
;    |sld_signaltap:auto_signaltap_0|                                                                                                     ; 503 (2)             ; 1041 (128)                ; 8192        ; 0            ; 0       ; 0         ; 0    ; 0            ; |CPU_Demo|sld_signaltap:auto_signaltap_0                                                                                                                                                                                                                                                                                                             ; sld_signaltap                     ; work         ;
;       |sld_signaltap_impl:sld_signaltap_body|                                                                                           ; 501 (0)             ; 913 (0)                   ; 8192        ; 0            ; 0       ; 0         ; 0    ; 0            ; |CPU_Demo|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body                                                                                                                                                                                                                                                                       ; sld_signaltap_impl                ; work         ;
;          |sld_signaltap_implb:sld_signaltap_body|                                                                                       ; 501 (88)            ; 913 (330)                 ; 8192        ; 0            ; 0       ; 0         ; 0    ; 0            ; |CPU_Demo|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body                                                                                                                                                                                                                                ; sld_signaltap_implb               ; work         ;
;             |altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|                                                            ; 17 (0)              ; 46 (46)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |CPU_Demo|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem                                                                                                                                                                 ; altdpram                          ; work         ;
;                |lpm_decode:wdecoder|                                                                                                    ; 2 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |CPU_Demo|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|lpm_decode:wdecoder                                                                                                                                             ; lpm_decode                        ; work         ;
;                   |decode_dvf:auto_generated|                                                                                           ; 2 (2)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |CPU_Demo|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|lpm_decode:wdecoder|decode_dvf:auto_generated                                                                                                                   ; decode_dvf                        ; work         ;
;                |lpm_mux:mux|                                                                                                            ; 15 (0)              ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |CPU_Demo|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|lpm_mux:mux                                                                                                                                                     ; lpm_mux                           ; work         ;
;                   |mux_ssc:auto_generated|                                                                                              ; 15 (15)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |CPU_Demo|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|lpm_mux:mux|mux_ssc:auto_generated                                                                                                                              ; mux_ssc                           ; work         ;
;             |altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|                                                                           ; 0 (0)               ; 0 (0)                     ; 8192        ; 0            ; 0       ; 0         ; 0    ; 0            ; |CPU_Demo|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram                                                                                                                                                                                ; altsyncram                        ; work         ;
;                |altsyncram_a524:auto_generated|                                                                                         ; 0 (0)               ; 0 (0)                     ; 8192        ; 0            ; 0       ; 0         ; 0    ; 0            ; |CPU_Demo|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_a524:auto_generated                                                                                                                                                 ; altsyncram_a524                   ; work         ;
;             |lpm_shiftreg:segment_offset_config_deserialize|                                                                            ; 0 (0)               ; 7 (7)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |CPU_Demo|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:segment_offset_config_deserialize                                                                                                                                                                                 ; lpm_shiftreg                      ; work         ;
;             |lpm_shiftreg:status_register|                                                                                              ; 17 (17)             ; 17 (17)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |CPU_Demo|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:status_register                                                                                                                                                                                                   ; lpm_shiftreg                      ; work         ;
;             |serial_crc_16:\tdo_crc_gen:tdo_crc_calc|                                                                                   ; 14 (14)             ; 13 (13)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |CPU_Demo|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|serial_crc_16:\tdo_crc_gen:tdo_crc_calc                                                                                                                                                                                        ; serial_crc_16                     ; work         ;
;             |sld_buffer_manager:sld_buffer_manager_inst|                                                                                ; 59 (59)             ; 44 (44)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |CPU_Demo|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst                                                                                                                                                                                     ; sld_buffer_manager                ; work         ;
;             |sld_ela_control:ela_control|                                                                                               ; 151 (1)             ; 336 (1)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |CPU_Demo|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control                                                                                                                                                                                                    ; sld_ela_control                   ; work         ;
;                |lpm_shiftreg:trigger_config_deserialize|                                                                                ; 0 (0)               ; 4 (4)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |CPU_Demo|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|lpm_shiftreg:trigger_config_deserialize                                                                                                                                                            ; lpm_shiftreg                      ; work         ;
;                |sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|                                 ; 128 (0)             ; 320 (0)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |CPU_Demo|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm                                                                                                             ; sld_ela_basic_multi_level_trigger ; work         ;
;                   |lpm_shiftreg:trigger_condition_deserialize|                                                                          ; 0 (0)               ; 192 (192)                 ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |CPU_Demo|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize                                                                  ; lpm_shiftreg                      ; work         ;
;                   |sld_mbpmg:\trigger_modules_gen:0:trigger_match|                                                                      ; 128 (0)             ; 128 (0)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |CPU_Demo|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match                                                              ; sld_mbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|                                                            ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |CPU_Demo|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1        ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:10:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |CPU_Demo|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:10:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:11:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |CPU_Demo|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:11:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:12:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |CPU_Demo|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:12:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:13:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |CPU_Demo|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:13:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:14:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |CPU_Demo|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:14:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:15:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |CPU_Demo|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:15:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:16:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |CPU_Demo|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:16:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:17:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |CPU_Demo|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:17:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:18:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |CPU_Demo|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:18:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:19:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |CPU_Demo|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:19:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:1:sm1|                                                            ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |CPU_Demo|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:1:sm1        ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:20:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |CPU_Demo|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:20:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:21:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |CPU_Demo|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:21:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:22:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |CPU_Demo|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:22:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:23:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |CPU_Demo|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:23:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:24:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |CPU_Demo|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:24:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:25:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |CPU_Demo|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:25:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:26:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |CPU_Demo|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:26:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:27:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |CPU_Demo|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:27:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:28:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |CPU_Demo|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:28:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:29:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |CPU_Demo|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:29:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:2:sm1|                                                            ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |CPU_Demo|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:2:sm1        ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:30:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |CPU_Demo|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:30:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:31:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |CPU_Demo|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:31:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:32:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |CPU_Demo|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:32:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:33:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |CPU_Demo|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:33:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:34:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |CPU_Demo|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:34:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:35:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |CPU_Demo|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:35:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:36:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |CPU_Demo|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:36:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:37:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |CPU_Demo|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:37:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:38:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |CPU_Demo|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:38:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:39:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |CPU_Demo|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:39:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:3:sm1|                                                            ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |CPU_Demo|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:3:sm1        ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:40:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |CPU_Demo|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:40:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:41:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |CPU_Demo|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:41:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:42:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |CPU_Demo|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:42:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:43:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |CPU_Demo|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:43:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:44:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |CPU_Demo|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:44:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:45:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |CPU_Demo|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:45:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:46:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |CPU_Demo|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:46:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:47:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |CPU_Demo|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:47:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:48:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |CPU_Demo|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:48:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:49:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |CPU_Demo|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:49:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:4:sm1|                                                            ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |CPU_Demo|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:4:sm1        ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:50:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |CPU_Demo|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:50:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:51:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |CPU_Demo|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:51:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:52:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |CPU_Demo|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:52:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:53:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |CPU_Demo|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:53:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:54:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |CPU_Demo|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:54:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:55:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |CPU_Demo|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:55:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:56:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |CPU_Demo|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:56:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:57:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |CPU_Demo|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:57:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:58:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |CPU_Demo|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:58:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:59:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |CPU_Demo|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:59:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:5:sm1|                                                            ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |CPU_Demo|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:5:sm1        ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:60:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |CPU_Demo|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:60:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:61:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |CPU_Demo|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:61:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:62:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |CPU_Demo|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:62:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:63:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |CPU_Demo|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:63:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:6:sm1|                                                            ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |CPU_Demo|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:6:sm1        ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:7:sm1|                                                            ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |CPU_Demo|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:7:sm1        ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:8:sm1|                                                            ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |CPU_Demo|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:8:sm1        ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:9:sm1|                                                            ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |CPU_Demo|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:9:sm1        ; sld_sbpmg                         ; work         ;
;                |sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|                                                          ; 22 (22)             ; 11 (1)                    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |CPU_Demo|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity                                                                                                                                      ; sld_ela_trigger_flow_mgr          ; work         ;
;                   |lpm_shiftreg:trigger_config_deserialize|                                                                             ; 0 (0)               ; 10 (10)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |CPU_Demo|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize                                                                                              ; lpm_shiftreg                      ; work         ;
;             |sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|                                          ; 125 (9)             ; 112 (0)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |CPU_Demo|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst                                                                                                                                               ; sld_offload_buffer_mgr            ; work         ;
;                |lpm_counter:\adv_point_3_and_more:advance_pointer_counter|                                                              ; 6 (0)               ; 6 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |CPU_Demo|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:\adv_point_3_and_more:advance_pointer_counter                                                                                     ; lpm_counter                       ; work         ;
;                   |cntr_kgi:auto_generated|                                                                                             ; 6 (6)               ; 6 (6)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |CPU_Demo|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:\adv_point_3_and_more:advance_pointer_counter|cntr_kgi:auto_generated                                                             ; cntr_kgi                          ; work         ;
;                |lpm_counter:read_pointer_counter|                                                                                       ; 7 (0)               ; 7 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |CPU_Demo|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter                                                                                                              ; lpm_counter                       ; work         ;
;                   |cntr_i6j:auto_generated|                                                                                             ; 7 (7)               ; 7 (7)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |CPU_Demo|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_i6j:auto_generated                                                                                      ; cntr_i6j                          ; work         ;
;                |lpm_counter:status_advance_pointer_counter|                                                                             ; 6 (0)               ; 4 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |CPU_Demo|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:status_advance_pointer_counter                                                                                                    ; lpm_counter                       ; work         ;
;                   |cntr_egi:auto_generated|                                                                                             ; 6 (6)               ; 4 (4)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |CPU_Demo|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:status_advance_pointer_counter|cntr_egi:auto_generated                                                                            ; cntr_egi                          ; work         ;
;                |lpm_counter:status_read_pointer_counter|                                                                                ; 3 (0)               ; 1 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |CPU_Demo|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:status_read_pointer_counter                                                                                                       ; lpm_counter                       ; work         ;
;                   |cntr_23j:auto_generated|                                                                                             ; 3 (3)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |CPU_Demo|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:status_read_pointer_counter|cntr_23j:auto_generated                                                                               ; cntr_23j                          ; work         ;
;                |lpm_shiftreg:info_data_shift_out|                                                                                       ; 15 (15)             ; 15 (15)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |CPU_Demo|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out                                                                                                              ; lpm_shiftreg                      ; work         ;
;                |lpm_shiftreg:ram_data_shift_out|                                                                                        ; 64 (64)             ; 64 (64)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |CPU_Demo|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out                                                                                                               ; lpm_shiftreg                      ; work         ;
;                |lpm_shiftreg:status_data_shift_out|                                                                                     ; 15 (15)             ; 15 (15)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |CPU_Demo|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out                                                                                                            ; lpm_shiftreg                      ; work         ;
;             |sld_rom_sr:crc_rom_sr|                                                                                                     ; 30 (30)             ; 8 (8)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |CPU_Demo|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_rom_sr:crc_rom_sr                                                                                                                                                                                                          ; sld_rom_sr                        ; work         ;
+-----------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------------+-------------+--------------+---------+-----------+------+--------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------+--------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis RAM Summary                                                                                                                                                                                                                                                                          ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+------+------+
; Name                                                                                                                                                                                                  ; Type ; Mode             ; Port A Depth ; Port A Width ; Port B Depth ; Port B Width ; Size ; MIF  ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+------+------+
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_a524:auto_generated|ALTSYNCRAM ; AUTO ; Simple Dual Port ; 128          ; 64           ; 128          ; 64           ; 8192 ; None ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+------+------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis IP Cores Summary                                                                                                                                                                                                                                                                                                                           ;
+--------+--------------+---------+--------------+--------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------+
; Vendor ; IP Core Name ; Version ; Release Date ; License Type ; Entity Instance                                                                                                                                                                                                                                                               ; IP Include File ;
+--------+--------------+---------+--------------+--------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------+
; Altera ; Signal Tap   ; N/A     ; N/A          ; Licensed     ; |CPU_Demo|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric                                                                                 ;                 ;
; Altera ; Signal Tap   ; N/A     ; N/A          ; Licensed     ; |CPU_Demo|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab                                             ;                 ;
; Altera ; Signal Tap   ; N/A     ; N/A          ; Licensed     ; |CPU_Demo|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_presplit:presplit   ;                 ;
; Altera ; Signal Tap   ; N/A     ; N/A          ; Licensed     ; |CPU_Demo|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric ;                 ;
; Altera ; Signal Tap   ; N/A     ; N/A          ; Licensed     ; |CPU_Demo|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_splitter:splitter   ;                 ;
+--------+--------------+---------+--------------+--------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------+


+-------------------------------------------------------------------------------------------------------------------------+
; User-Specified and Inferred Latches                                                                                     ;
+----------------------------------------------------+-------------------------------------------+------------------------+
; Latch Name                                         ; Latch Enable Signal                       ; Free of Timing Hazards ;
+----------------------------------------------------+-------------------------------------------+------------------------+
; CPU:cpu|Control_Unit:control_unit|alu_op[0]        ; CPU:cpu|Control_Unit:control_unit|WideOr6 ; yes                    ;
; CPU:cpu|Control_Unit:control_unit|alu_op[1]        ; CPU:cpu|Control_Unit:control_unit|WideOr6 ; yes                    ;
; CPU:cpu|Control_Unit:control_unit|alu_src          ; CPU:cpu|Control_Unit:control_unit|WideOr6 ; yes                    ;
; CPU:cpu|Control_Unit:control_unit|mem_read         ; CPU:cpu|Control_Unit:control_unit|WideOr6 ; yes                    ;
; CPU:cpu|Control_Unit:control_unit|mem_to_reg       ; CPU:cpu|Control_Unit:control_unit|WideOr6 ; yes                    ;
; CPU:cpu|Control_Unit:control_unit|reg_write        ; CPU:cpu|Control_Unit:control_unit|WideOr6 ; yes                    ;
; CPU:cpu|Control_Unit:control_unit|mem_write        ; CPU:cpu|Control_Unit:control_unit|WideOr6 ; yes                    ;
; CPU:cpu|Control_Unit:control_unit|branch           ; CPU:cpu|Control_Unit:control_unit|WideOr6 ; yes                    ;
; Number of user-specified and inferred latches = 8  ;                                           ;                        ;
+----------------------------------------------------+-------------------------------------------+------------------------+
Note: All latches listed above may not be present at the end of synthesis due to various synthesis optimizations.


+---------------------------------------------------------------------------------------+
; Registers Removed During Synthesis                                                    ;
+-----------------------------------------+---------------------------------------------+
; Register name                           ; Reason for Removal                          ;
+-----------------------------------------+---------------------------------------------+
; CPU:cpu|Reg_File:ref_file|regs[31][0]   ; Stuck at GND due to stuck port clock_enable ;
; CPU:cpu|Reg_File:ref_file|regs[30][0]   ; Stuck at GND due to stuck port clock_enable ;
; CPU:cpu|Reg_File:ref_file|regs[29][0]   ; Stuck at GND due to stuck port clock_enable ;
; CPU:cpu|Reg_File:ref_file|regs[28][0]   ; Stuck at GND due to stuck port clock_enable ;
; CPU:cpu|Reg_File:ref_file|regs[27][0]   ; Stuck at GND due to stuck port clock_enable ;
; CPU:cpu|Reg_File:ref_file|regs[26][0]   ; Stuck at GND due to stuck port clock_enable ;
; CPU:cpu|Reg_File:ref_file|regs[25][0]   ; Stuck at GND due to stuck port clock_enable ;
; CPU:cpu|Reg_File:ref_file|regs[24][0]   ; Stuck at GND due to stuck port clock_enable ;
; CPU:cpu|Reg_File:ref_file|regs[23][0]   ; Stuck at GND due to stuck port clock_enable ;
; CPU:cpu|Reg_File:ref_file|regs[22][0]   ; Stuck at GND due to stuck port clock_enable ;
; CPU:cpu|Reg_File:ref_file|regs[21][0]   ; Stuck at GND due to stuck port clock_enable ;
; CPU:cpu|Reg_File:ref_file|regs[20][0]   ; Stuck at GND due to stuck port clock_enable ;
; CPU:cpu|Reg_File:ref_file|regs[19][0]   ; Stuck at GND due to stuck port clock_enable ;
; CPU:cpu|Reg_File:ref_file|regs[18][0]   ; Stuck at GND due to stuck port clock_enable ;
; CPU:cpu|Reg_File:ref_file|regs[17][0]   ; Stuck at GND due to stuck port clock_enable ;
; CPU:cpu|Reg_File:ref_file|regs[16][0]   ; Stuck at GND due to stuck port clock_enable ;
; CPU:cpu|Reg_File:ref_file|regs[31][1]   ; Stuck at GND due to stuck port clock_enable ;
; CPU:cpu|Reg_File:ref_file|regs[30][1]   ; Stuck at GND due to stuck port clock_enable ;
; CPU:cpu|Reg_File:ref_file|regs[29][1]   ; Stuck at GND due to stuck port clock_enable ;
; CPU:cpu|Reg_File:ref_file|regs[28][1]   ; Stuck at GND due to stuck port clock_enable ;
; CPU:cpu|Reg_File:ref_file|regs[27][1]   ; Stuck at GND due to stuck port clock_enable ;
; CPU:cpu|Reg_File:ref_file|regs[26][1]   ; Stuck at GND due to stuck port clock_enable ;
; CPU:cpu|Reg_File:ref_file|regs[25][1]   ; Stuck at GND due to stuck port clock_enable ;
; CPU:cpu|Reg_File:ref_file|regs[24][1]   ; Stuck at GND due to stuck port clock_enable ;
; CPU:cpu|Reg_File:ref_file|regs[23][1]   ; Stuck at GND due to stuck port clock_enable ;
; CPU:cpu|Reg_File:ref_file|regs[22][1]   ; Stuck at GND due to stuck port clock_enable ;
; CPU:cpu|Reg_File:ref_file|regs[21][1]   ; Stuck at GND due to stuck port clock_enable ;
; CPU:cpu|Reg_File:ref_file|regs[20][1]   ; Stuck at GND due to stuck port clock_enable ;
; CPU:cpu|Reg_File:ref_file|regs[19][1]   ; Stuck at GND due to stuck port clock_enable ;
; CPU:cpu|Reg_File:ref_file|regs[18][1]   ; Stuck at GND due to stuck port clock_enable ;
; CPU:cpu|Reg_File:ref_file|regs[17][1]   ; Stuck at GND due to stuck port clock_enable ;
; CPU:cpu|Reg_File:ref_file|regs[16][1]   ; Stuck at GND due to stuck port clock_enable ;
; CPU:cpu|Reg_File:ref_file|regs[31][2]   ; Stuck at GND due to stuck port clock_enable ;
; CPU:cpu|Reg_File:ref_file|regs[30][2]   ; Stuck at GND due to stuck port clock_enable ;
; CPU:cpu|Reg_File:ref_file|regs[29][2]   ; Stuck at GND due to stuck port clock_enable ;
; CPU:cpu|Reg_File:ref_file|regs[28][2]   ; Stuck at GND due to stuck port clock_enable ;
; CPU:cpu|Reg_File:ref_file|regs[27][2]   ; Stuck at GND due to stuck port clock_enable ;
; CPU:cpu|Reg_File:ref_file|regs[26][2]   ; Stuck at GND due to stuck port clock_enable ;
; CPU:cpu|Reg_File:ref_file|regs[25][2]   ; Stuck at GND due to stuck port clock_enable ;
; CPU:cpu|Reg_File:ref_file|regs[24][2]   ; Stuck at GND due to stuck port clock_enable ;
; CPU:cpu|Reg_File:ref_file|regs[23][2]   ; Stuck at GND due to stuck port clock_enable ;
; CPU:cpu|Reg_File:ref_file|regs[22][2]   ; Stuck at GND due to stuck port clock_enable ;
; CPU:cpu|Reg_File:ref_file|regs[21][2]   ; Stuck at GND due to stuck port clock_enable ;
; CPU:cpu|Reg_File:ref_file|regs[20][2]   ; Stuck at GND due to stuck port clock_enable ;
; CPU:cpu|Reg_File:ref_file|regs[19][2]   ; Stuck at GND due to stuck port clock_enable ;
; CPU:cpu|Reg_File:ref_file|regs[18][2]   ; Stuck at GND due to stuck port clock_enable ;
; CPU:cpu|Reg_File:ref_file|regs[17][2]   ; Stuck at GND due to stuck port clock_enable ;
; CPU:cpu|Reg_File:ref_file|regs[16][2]   ; Stuck at GND due to stuck port clock_enable ;
; CPU:cpu|Reg_File:ref_file|regs[31][3]   ; Stuck at GND due to stuck port clock_enable ;
; CPU:cpu|Reg_File:ref_file|regs[30][3]   ; Stuck at GND due to stuck port clock_enable ;
; CPU:cpu|Reg_File:ref_file|regs[29][3]   ; Stuck at GND due to stuck port clock_enable ;
; CPU:cpu|Reg_File:ref_file|regs[28][3]   ; Stuck at GND due to stuck port clock_enable ;
; CPU:cpu|Reg_File:ref_file|regs[27][3]   ; Stuck at GND due to stuck port clock_enable ;
; CPU:cpu|Reg_File:ref_file|regs[26][3]   ; Stuck at GND due to stuck port clock_enable ;
; CPU:cpu|Reg_File:ref_file|regs[25][3]   ; Stuck at GND due to stuck port clock_enable ;
; CPU:cpu|Reg_File:ref_file|regs[24][3]   ; Stuck at GND due to stuck port clock_enable ;
; CPU:cpu|Reg_File:ref_file|regs[23][3]   ; Stuck at GND due to stuck port clock_enable ;
; CPU:cpu|Reg_File:ref_file|regs[22][3]   ; Stuck at GND due to stuck port clock_enable ;
; CPU:cpu|Reg_File:ref_file|regs[21][3]   ; Stuck at GND due to stuck port clock_enable ;
; CPU:cpu|Reg_File:ref_file|regs[20][3]   ; Stuck at GND due to stuck port clock_enable ;
; CPU:cpu|Reg_File:ref_file|regs[19][3]   ; Stuck at GND due to stuck port clock_enable ;
; CPU:cpu|Reg_File:ref_file|regs[18][3]   ; Stuck at GND due to stuck port clock_enable ;
; CPU:cpu|Reg_File:ref_file|regs[17][3]   ; Stuck at GND due to stuck port clock_enable ;
; CPU:cpu|Reg_File:ref_file|regs[16][3]   ; Stuck at GND due to stuck port clock_enable ;
; CPU:cpu|Reg_File:ref_file|regs[31][4]   ; Stuck at GND due to stuck port clock_enable ;
; CPU:cpu|Reg_File:ref_file|regs[30][4]   ; Stuck at GND due to stuck port clock_enable ;
; CPU:cpu|Reg_File:ref_file|regs[29][4]   ; Stuck at GND due to stuck port clock_enable ;
; CPU:cpu|Reg_File:ref_file|regs[28][4]   ; Stuck at GND due to stuck port clock_enable ;
; CPU:cpu|Reg_File:ref_file|regs[27][4]   ; Stuck at GND due to stuck port clock_enable ;
; CPU:cpu|Reg_File:ref_file|regs[26][4]   ; Stuck at GND due to stuck port clock_enable ;
; CPU:cpu|Reg_File:ref_file|regs[25][4]   ; Stuck at GND due to stuck port clock_enable ;
; CPU:cpu|Reg_File:ref_file|regs[24][4]   ; Stuck at GND due to stuck port clock_enable ;
; CPU:cpu|Reg_File:ref_file|regs[23][4]   ; Stuck at GND due to stuck port clock_enable ;
; CPU:cpu|Reg_File:ref_file|regs[22][4]   ; Stuck at GND due to stuck port clock_enable ;
; CPU:cpu|Reg_File:ref_file|regs[21][4]   ; Stuck at GND due to stuck port clock_enable ;
; CPU:cpu|Reg_File:ref_file|regs[20][4]   ; Stuck at GND due to stuck port clock_enable ;
; CPU:cpu|Reg_File:ref_file|regs[19][4]   ; Stuck at GND due to stuck port clock_enable ;
; CPU:cpu|Reg_File:ref_file|regs[18][4]   ; Stuck at GND due to stuck port clock_enable ;
; CPU:cpu|Reg_File:ref_file|regs[17][4]   ; Stuck at GND due to stuck port clock_enable ;
; CPU:cpu|Reg_File:ref_file|regs[16][4]   ; Stuck at GND due to stuck port clock_enable ;
; CPU:cpu|Reg_File:ref_file|regs[31][5]   ; Stuck at GND due to stuck port clock_enable ;
; CPU:cpu|Reg_File:ref_file|regs[30][5]   ; Stuck at GND due to stuck port clock_enable ;
; CPU:cpu|Reg_File:ref_file|regs[29][5]   ; Stuck at GND due to stuck port clock_enable ;
; CPU:cpu|Reg_File:ref_file|regs[28][5]   ; Stuck at GND due to stuck port clock_enable ;
; CPU:cpu|Reg_File:ref_file|regs[27][5]   ; Stuck at GND due to stuck port clock_enable ;
; CPU:cpu|Reg_File:ref_file|regs[26][5]   ; Stuck at GND due to stuck port clock_enable ;
; CPU:cpu|Reg_File:ref_file|regs[25][5]   ; Stuck at GND due to stuck port clock_enable ;
; CPU:cpu|Reg_File:ref_file|regs[24][5]   ; Stuck at GND due to stuck port clock_enable ;
; CPU:cpu|Reg_File:ref_file|regs[23][5]   ; Stuck at GND due to stuck port clock_enable ;
; CPU:cpu|Reg_File:ref_file|regs[22][5]   ; Stuck at GND due to stuck port clock_enable ;
; CPU:cpu|Reg_File:ref_file|regs[21][5]   ; Stuck at GND due to stuck port clock_enable ;
; CPU:cpu|Reg_File:ref_file|regs[20][5]   ; Stuck at GND due to stuck port clock_enable ;
; CPU:cpu|Reg_File:ref_file|regs[19][5]   ; Stuck at GND due to stuck port clock_enable ;
; CPU:cpu|Reg_File:ref_file|regs[18][5]   ; Stuck at GND due to stuck port clock_enable ;
; CPU:cpu|Reg_File:ref_file|regs[17][5]   ; Stuck at GND due to stuck port clock_enable ;
; CPU:cpu|Reg_File:ref_file|regs[16][5]   ; Stuck at GND due to stuck port clock_enable ;
; CPU:cpu|Reg_File:ref_file|regs[31][6]   ; Stuck at GND due to stuck port clock_enable ;
; CPU:cpu|Reg_File:ref_file|regs[30][6]   ; Stuck at GND due to stuck port clock_enable ;
; CPU:cpu|Reg_File:ref_file|regs[29][6]   ; Stuck at GND due to stuck port clock_enable ;
; CPU:cpu|Reg_File:ref_file|regs[28][6]   ; Stuck at GND due to stuck port clock_enable ;
; CPU:cpu|Reg_File:ref_file|regs[27][6]   ; Stuck at GND due to stuck port clock_enable ;
; CPU:cpu|Reg_File:ref_file|regs[26][6]   ; Stuck at GND due to stuck port clock_enable ;
; CPU:cpu|Reg_File:ref_file|regs[25][6]   ; Stuck at GND due to stuck port clock_enable ;
; CPU:cpu|Reg_File:ref_file|regs[24][6]   ; Stuck at GND due to stuck port clock_enable ;
; CPU:cpu|Reg_File:ref_file|regs[23][6]   ; Stuck at GND due to stuck port clock_enable ;
; CPU:cpu|Reg_File:ref_file|regs[22][6]   ; Stuck at GND due to stuck port clock_enable ;
; CPU:cpu|Reg_File:ref_file|regs[21][6]   ; Stuck at GND due to stuck port clock_enable ;
; CPU:cpu|Reg_File:ref_file|regs[20][6]   ; Stuck at GND due to stuck port clock_enable ;
; CPU:cpu|Reg_File:ref_file|regs[19][6]   ; Stuck at GND due to stuck port clock_enable ;
; CPU:cpu|Reg_File:ref_file|regs[18][6]   ; Stuck at GND due to stuck port clock_enable ;
; CPU:cpu|Reg_File:ref_file|regs[17][6]   ; Stuck at GND due to stuck port clock_enable ;
; CPU:cpu|Reg_File:ref_file|regs[16][6]   ; Stuck at GND due to stuck port clock_enable ;
; CPU:cpu|Reg_File:ref_file|regs[31][7]   ; Stuck at GND due to stuck port clock_enable ;
; CPU:cpu|Reg_File:ref_file|regs[30][7]   ; Stuck at GND due to stuck port clock_enable ;
; CPU:cpu|Reg_File:ref_file|regs[29][7]   ; Stuck at GND due to stuck port clock_enable ;
; CPU:cpu|Reg_File:ref_file|regs[28][7]   ; Stuck at GND due to stuck port clock_enable ;
; CPU:cpu|Reg_File:ref_file|regs[27][7]   ; Stuck at GND due to stuck port clock_enable ;
; CPU:cpu|Reg_File:ref_file|regs[26][7]   ; Stuck at GND due to stuck port clock_enable ;
; CPU:cpu|Reg_File:ref_file|regs[25][7]   ; Stuck at GND due to stuck port clock_enable ;
; CPU:cpu|Reg_File:ref_file|regs[24][7]   ; Stuck at GND due to stuck port clock_enable ;
; CPU:cpu|Reg_File:ref_file|regs[23][7]   ; Stuck at GND due to stuck port clock_enable ;
; CPU:cpu|Reg_File:ref_file|regs[22][7]   ; Stuck at GND due to stuck port clock_enable ;
; CPU:cpu|Reg_File:ref_file|regs[21][7]   ; Stuck at GND due to stuck port clock_enable ;
; CPU:cpu|Reg_File:ref_file|regs[20][7]   ; Stuck at GND due to stuck port clock_enable ;
; CPU:cpu|Reg_File:ref_file|regs[19][7]   ; Stuck at GND due to stuck port clock_enable ;
; CPU:cpu|Reg_File:ref_file|regs[18][7]   ; Stuck at GND due to stuck port clock_enable ;
; CPU:cpu|Reg_File:ref_file|regs[17][7]   ; Stuck at GND due to stuck port clock_enable ;
; CPU:cpu|Reg_File:ref_file|regs[16][7]   ; Stuck at GND due to stuck port clock_enable ;
; CPU:cpu|Reg_File:ref_file|regs[31][8]   ; Stuck at GND due to stuck port clock_enable ;
; CPU:cpu|Reg_File:ref_file|regs[30][8]   ; Stuck at GND due to stuck port clock_enable ;
; CPU:cpu|Reg_File:ref_file|regs[29][8]   ; Stuck at GND due to stuck port clock_enable ;
; CPU:cpu|Reg_File:ref_file|regs[28][8]   ; Stuck at GND due to stuck port clock_enable ;
; CPU:cpu|Reg_File:ref_file|regs[27][8]   ; Stuck at GND due to stuck port clock_enable ;
; CPU:cpu|Reg_File:ref_file|regs[26][8]   ; Stuck at GND due to stuck port clock_enable ;
; CPU:cpu|Reg_File:ref_file|regs[25][8]   ; Stuck at GND due to stuck port clock_enable ;
; CPU:cpu|Reg_File:ref_file|regs[24][8]   ; Stuck at GND due to stuck port clock_enable ;
; CPU:cpu|Reg_File:ref_file|regs[23][8]   ; Stuck at GND due to stuck port clock_enable ;
; CPU:cpu|Reg_File:ref_file|regs[22][8]   ; Stuck at GND due to stuck port clock_enable ;
; CPU:cpu|Reg_File:ref_file|regs[21][8]   ; Stuck at GND due to stuck port clock_enable ;
; CPU:cpu|Reg_File:ref_file|regs[20][8]   ; Stuck at GND due to stuck port clock_enable ;
; CPU:cpu|Reg_File:ref_file|regs[19][8]   ; Stuck at GND due to stuck port clock_enable ;
; CPU:cpu|Reg_File:ref_file|regs[18][8]   ; Stuck at GND due to stuck port clock_enable ;
; CPU:cpu|Reg_File:ref_file|regs[17][8]   ; Stuck at GND due to stuck port clock_enable ;
; CPU:cpu|Reg_File:ref_file|regs[16][8]   ; Stuck at GND due to stuck port clock_enable ;
; CPU:cpu|Reg_File:ref_file|regs[31][9]   ; Stuck at GND due to stuck port clock_enable ;
; CPU:cpu|Reg_File:ref_file|regs[30][9]   ; Stuck at GND due to stuck port clock_enable ;
; CPU:cpu|Reg_File:ref_file|regs[29][9]   ; Stuck at GND due to stuck port clock_enable ;
; CPU:cpu|Reg_File:ref_file|regs[28][9]   ; Stuck at GND due to stuck port clock_enable ;
; CPU:cpu|Reg_File:ref_file|regs[27][9]   ; Stuck at GND due to stuck port clock_enable ;
; CPU:cpu|Reg_File:ref_file|regs[26][9]   ; Stuck at GND due to stuck port clock_enable ;
; CPU:cpu|Reg_File:ref_file|regs[25][9]   ; Stuck at GND due to stuck port clock_enable ;
; CPU:cpu|Reg_File:ref_file|regs[24][9]   ; Stuck at GND due to stuck port clock_enable ;
; CPU:cpu|Reg_File:ref_file|regs[23][9]   ; Stuck at GND due to stuck port clock_enable ;
; CPU:cpu|Reg_File:ref_file|regs[22][9]   ; Stuck at GND due to stuck port clock_enable ;
; CPU:cpu|Reg_File:ref_file|regs[21][9]   ; Stuck at GND due to stuck port clock_enable ;
; CPU:cpu|Reg_File:ref_file|regs[20][9]   ; Stuck at GND due to stuck port clock_enable ;
; CPU:cpu|Reg_File:ref_file|regs[19][9]   ; Stuck at GND due to stuck port clock_enable ;
; CPU:cpu|Reg_File:ref_file|regs[18][9]   ; Stuck at GND due to stuck port clock_enable ;
; CPU:cpu|Reg_File:ref_file|regs[17][9]   ; Stuck at GND due to stuck port clock_enable ;
; CPU:cpu|Reg_File:ref_file|regs[16][9]   ; Stuck at GND due to stuck port clock_enable ;
; CPU:cpu|Reg_File:ref_file|regs[31][10]  ; Stuck at GND due to stuck port clock_enable ;
; CPU:cpu|Reg_File:ref_file|regs[30][10]  ; Stuck at GND due to stuck port clock_enable ;
; CPU:cpu|Reg_File:ref_file|regs[29][10]  ; Stuck at GND due to stuck port clock_enable ;
; CPU:cpu|Reg_File:ref_file|regs[28][10]  ; Stuck at GND due to stuck port clock_enable ;
; CPU:cpu|Reg_File:ref_file|regs[27][10]  ; Stuck at GND due to stuck port clock_enable ;
; CPU:cpu|Reg_File:ref_file|regs[26][10]  ; Stuck at GND due to stuck port clock_enable ;
; CPU:cpu|Reg_File:ref_file|regs[25][10]  ; Stuck at GND due to stuck port clock_enable ;
; CPU:cpu|Reg_File:ref_file|regs[24][10]  ; Stuck at GND due to stuck port clock_enable ;
; CPU:cpu|Reg_File:ref_file|regs[23][10]  ; Stuck at GND due to stuck port clock_enable ;
; CPU:cpu|Reg_File:ref_file|regs[22][10]  ; Stuck at GND due to stuck port clock_enable ;
; CPU:cpu|Reg_File:ref_file|regs[21][10]  ; Stuck at GND due to stuck port clock_enable ;
; CPU:cpu|Reg_File:ref_file|regs[20][10]  ; Stuck at GND due to stuck port clock_enable ;
; CPU:cpu|Reg_File:ref_file|regs[19][10]  ; Stuck at GND due to stuck port clock_enable ;
; CPU:cpu|Reg_File:ref_file|regs[18][10]  ; Stuck at GND due to stuck port clock_enable ;
; CPU:cpu|Reg_File:ref_file|regs[17][10]  ; Stuck at GND due to stuck port clock_enable ;
; CPU:cpu|Reg_File:ref_file|regs[16][10]  ; Stuck at GND due to stuck port clock_enable ;
; CPU:cpu|Reg_File:ref_file|regs[31][11]  ; Stuck at GND due to stuck port clock_enable ;
; CPU:cpu|Reg_File:ref_file|regs[30][11]  ; Stuck at GND due to stuck port clock_enable ;
; CPU:cpu|Reg_File:ref_file|regs[29][11]  ; Stuck at GND due to stuck port clock_enable ;
; CPU:cpu|Reg_File:ref_file|regs[28][11]  ; Stuck at GND due to stuck port clock_enable ;
; CPU:cpu|Reg_File:ref_file|regs[27][11]  ; Stuck at GND due to stuck port clock_enable ;
; CPU:cpu|Reg_File:ref_file|regs[26][11]  ; Stuck at GND due to stuck port clock_enable ;
; CPU:cpu|Reg_File:ref_file|regs[25][11]  ; Stuck at GND due to stuck port clock_enable ;
; CPU:cpu|Reg_File:ref_file|regs[24][11]  ; Stuck at GND due to stuck port clock_enable ;
; CPU:cpu|Reg_File:ref_file|regs[23][11]  ; Stuck at GND due to stuck port clock_enable ;
; CPU:cpu|Reg_File:ref_file|regs[22][11]  ; Stuck at GND due to stuck port clock_enable ;
; CPU:cpu|Reg_File:ref_file|regs[21][11]  ; Stuck at GND due to stuck port clock_enable ;
; CPU:cpu|Reg_File:ref_file|regs[20][11]  ; Stuck at GND due to stuck port clock_enable ;
; CPU:cpu|Reg_File:ref_file|regs[19][11]  ; Stuck at GND due to stuck port clock_enable ;
; CPU:cpu|Reg_File:ref_file|regs[18][11]  ; Stuck at GND due to stuck port clock_enable ;
; CPU:cpu|Reg_File:ref_file|regs[17][11]  ; Stuck at GND due to stuck port clock_enable ;
; CPU:cpu|Reg_File:ref_file|regs[16][11]  ; Stuck at GND due to stuck port clock_enable ;
; CPU:cpu|Reg_File:ref_file|regs[31][12]  ; Stuck at GND due to stuck port clock_enable ;
; CPU:cpu|Reg_File:ref_file|regs[30][12]  ; Stuck at GND due to stuck port clock_enable ;
; CPU:cpu|Reg_File:ref_file|regs[29][12]  ; Stuck at GND due to stuck port clock_enable ;
; CPU:cpu|Reg_File:ref_file|regs[28][12]  ; Stuck at GND due to stuck port clock_enable ;
; CPU:cpu|Reg_File:ref_file|regs[27][12]  ; Stuck at GND due to stuck port clock_enable ;
; CPU:cpu|Reg_File:ref_file|regs[26][12]  ; Stuck at GND due to stuck port clock_enable ;
; CPU:cpu|Reg_File:ref_file|regs[25][12]  ; Stuck at GND due to stuck port clock_enable ;
; CPU:cpu|Reg_File:ref_file|regs[24][12]  ; Stuck at GND due to stuck port clock_enable ;
; CPU:cpu|Reg_File:ref_file|regs[23][12]  ; Stuck at GND due to stuck port clock_enable ;
; CPU:cpu|Reg_File:ref_file|regs[22][12]  ; Stuck at GND due to stuck port clock_enable ;
; CPU:cpu|Reg_File:ref_file|regs[21][12]  ; Stuck at GND due to stuck port clock_enable ;
; CPU:cpu|Reg_File:ref_file|regs[20][12]  ; Stuck at GND due to stuck port clock_enable ;
; CPU:cpu|Reg_File:ref_file|regs[19][12]  ; Stuck at GND due to stuck port clock_enable ;
; CPU:cpu|Reg_File:ref_file|regs[18][12]  ; Stuck at GND due to stuck port clock_enable ;
; CPU:cpu|Reg_File:ref_file|regs[17][12]  ; Stuck at GND due to stuck port clock_enable ;
; CPU:cpu|Reg_File:ref_file|regs[16][12]  ; Stuck at GND due to stuck port clock_enable ;
; CPU:cpu|Reg_File:ref_file|regs[31][13]  ; Stuck at GND due to stuck port clock_enable ;
; CPU:cpu|Reg_File:ref_file|regs[30][13]  ; Stuck at GND due to stuck port clock_enable ;
; CPU:cpu|Reg_File:ref_file|regs[29][13]  ; Stuck at GND due to stuck port clock_enable ;
; CPU:cpu|Reg_File:ref_file|regs[28][13]  ; Stuck at GND due to stuck port clock_enable ;
; CPU:cpu|Reg_File:ref_file|regs[27][13]  ; Stuck at GND due to stuck port clock_enable ;
; CPU:cpu|Reg_File:ref_file|regs[26][13]  ; Stuck at GND due to stuck port clock_enable ;
; CPU:cpu|Reg_File:ref_file|regs[25][13]  ; Stuck at GND due to stuck port clock_enable ;
; CPU:cpu|Reg_File:ref_file|regs[24][13]  ; Stuck at GND due to stuck port clock_enable ;
; CPU:cpu|Reg_File:ref_file|regs[23][13]  ; Stuck at GND due to stuck port clock_enable ;
; CPU:cpu|Reg_File:ref_file|regs[22][13]  ; Stuck at GND due to stuck port clock_enable ;
; CPU:cpu|Reg_File:ref_file|regs[21][13]  ; Stuck at GND due to stuck port clock_enable ;
; CPU:cpu|Reg_File:ref_file|regs[20][13]  ; Stuck at GND due to stuck port clock_enable ;
; CPU:cpu|Reg_File:ref_file|regs[19][13]  ; Stuck at GND due to stuck port clock_enable ;
; CPU:cpu|Reg_File:ref_file|regs[18][13]  ; Stuck at GND due to stuck port clock_enable ;
; CPU:cpu|Reg_File:ref_file|regs[17][13]  ; Stuck at GND due to stuck port clock_enable ;
; CPU:cpu|Reg_File:ref_file|regs[16][13]  ; Stuck at GND due to stuck port clock_enable ;
; CPU:cpu|Reg_File:ref_file|regs[31][14]  ; Stuck at GND due to stuck port clock_enable ;
; CPU:cpu|Reg_File:ref_file|regs[30][14]  ; Stuck at GND due to stuck port clock_enable ;
; CPU:cpu|Reg_File:ref_file|regs[29][14]  ; Stuck at GND due to stuck port clock_enable ;
; CPU:cpu|Reg_File:ref_file|regs[28][14]  ; Stuck at GND due to stuck port clock_enable ;
; CPU:cpu|Reg_File:ref_file|regs[27][14]  ; Stuck at GND due to stuck port clock_enable ;
; CPU:cpu|Reg_File:ref_file|regs[26][14]  ; Stuck at GND due to stuck port clock_enable ;
; CPU:cpu|Reg_File:ref_file|regs[25][14]  ; Stuck at GND due to stuck port clock_enable ;
; CPU:cpu|Reg_File:ref_file|regs[24][14]  ; Stuck at GND due to stuck port clock_enable ;
; CPU:cpu|Reg_File:ref_file|regs[23][14]  ; Stuck at GND due to stuck port clock_enable ;
; CPU:cpu|Reg_File:ref_file|regs[22][14]  ; Stuck at GND due to stuck port clock_enable ;
; CPU:cpu|Reg_File:ref_file|regs[21][14]  ; Stuck at GND due to stuck port clock_enable ;
; CPU:cpu|Reg_File:ref_file|regs[20][14]  ; Stuck at GND due to stuck port clock_enable ;
; CPU:cpu|Reg_File:ref_file|regs[19][14]  ; Stuck at GND due to stuck port clock_enable ;
; CPU:cpu|Reg_File:ref_file|regs[18][14]  ; Stuck at GND due to stuck port clock_enable ;
; CPU:cpu|Reg_File:ref_file|regs[17][14]  ; Stuck at GND due to stuck port clock_enable ;
; CPU:cpu|Reg_File:ref_file|regs[16][14]  ; Stuck at GND due to stuck port clock_enable ;
; CPU:cpu|Reg_File:ref_file|regs[31][15]  ; Stuck at GND due to stuck port clock_enable ;
; CPU:cpu|Reg_File:ref_file|regs[30][15]  ; Stuck at GND due to stuck port clock_enable ;
; CPU:cpu|Reg_File:ref_file|regs[29][15]  ; Stuck at GND due to stuck port clock_enable ;
; CPU:cpu|Reg_File:ref_file|regs[28][15]  ; Stuck at GND due to stuck port clock_enable ;
; CPU:cpu|Reg_File:ref_file|regs[27][15]  ; Stuck at GND due to stuck port clock_enable ;
; CPU:cpu|Reg_File:ref_file|regs[26][15]  ; Stuck at GND due to stuck port clock_enable ;
; CPU:cpu|Reg_File:ref_file|regs[25][15]  ; Stuck at GND due to stuck port clock_enable ;
; CPU:cpu|Reg_File:ref_file|regs[24][15]  ; Stuck at GND due to stuck port clock_enable ;
; CPU:cpu|Reg_File:ref_file|regs[23][15]  ; Stuck at GND due to stuck port clock_enable ;
; CPU:cpu|Reg_File:ref_file|regs[22][15]  ; Stuck at GND due to stuck port clock_enable ;
; CPU:cpu|Reg_File:ref_file|regs[21][15]  ; Stuck at GND due to stuck port clock_enable ;
; CPU:cpu|Reg_File:ref_file|regs[20][15]  ; Stuck at GND due to stuck port clock_enable ;
; CPU:cpu|Reg_File:ref_file|regs[19][15]  ; Stuck at GND due to stuck port clock_enable ;
; CPU:cpu|Reg_File:ref_file|regs[18][15]  ; Stuck at GND due to stuck port clock_enable ;
; CPU:cpu|Reg_File:ref_file|regs[17][15]  ; Stuck at GND due to stuck port clock_enable ;
; CPU:cpu|Reg_File:ref_file|regs[16][15]  ; Stuck at GND due to stuck port clock_enable ;
; CPU:cpu|Reg_File:ref_file|regs[31][16]  ; Stuck at GND due to stuck port clock_enable ;
; CPU:cpu|Reg_File:ref_file|regs[30][16]  ; Stuck at GND due to stuck port clock_enable ;
; CPU:cpu|Reg_File:ref_file|regs[29][16]  ; Stuck at GND due to stuck port clock_enable ;
; CPU:cpu|Reg_File:ref_file|regs[28][16]  ; Stuck at GND due to stuck port clock_enable ;
; CPU:cpu|Reg_File:ref_file|regs[27][16]  ; Stuck at GND due to stuck port clock_enable ;
; CPU:cpu|Reg_File:ref_file|regs[26][16]  ; Stuck at GND due to stuck port clock_enable ;
; CPU:cpu|Reg_File:ref_file|regs[25][16]  ; Stuck at GND due to stuck port clock_enable ;
; CPU:cpu|Reg_File:ref_file|regs[24][16]  ; Stuck at GND due to stuck port clock_enable ;
; CPU:cpu|Reg_File:ref_file|regs[23][16]  ; Stuck at GND due to stuck port clock_enable ;
; CPU:cpu|Reg_File:ref_file|regs[22][16]  ; Stuck at GND due to stuck port clock_enable ;
; CPU:cpu|Reg_File:ref_file|regs[21][16]  ; Stuck at GND due to stuck port clock_enable ;
; CPU:cpu|Reg_File:ref_file|regs[20][16]  ; Stuck at GND due to stuck port clock_enable ;
; CPU:cpu|Reg_File:ref_file|regs[19][16]  ; Stuck at GND due to stuck port clock_enable ;
; CPU:cpu|Reg_File:ref_file|regs[18][16]  ; Stuck at GND due to stuck port clock_enable ;
; CPU:cpu|Reg_File:ref_file|regs[17][16]  ; Stuck at GND due to stuck port clock_enable ;
; CPU:cpu|Reg_File:ref_file|regs[16][16]  ; Stuck at GND due to stuck port clock_enable ;
; CPU:cpu|Reg_File:ref_file|regs[31][17]  ; Stuck at GND due to stuck port clock_enable ;
; CPU:cpu|Reg_File:ref_file|regs[30][17]  ; Stuck at GND due to stuck port clock_enable ;
; CPU:cpu|Reg_File:ref_file|regs[29][17]  ; Stuck at GND due to stuck port clock_enable ;
; CPU:cpu|Reg_File:ref_file|regs[28][17]  ; Stuck at GND due to stuck port clock_enable ;
; CPU:cpu|Reg_File:ref_file|regs[27][17]  ; Stuck at GND due to stuck port clock_enable ;
; CPU:cpu|Reg_File:ref_file|regs[26][17]  ; Stuck at GND due to stuck port clock_enable ;
; CPU:cpu|Reg_File:ref_file|regs[25][17]  ; Stuck at GND due to stuck port clock_enable ;
; CPU:cpu|Reg_File:ref_file|regs[24][17]  ; Stuck at GND due to stuck port clock_enable ;
; CPU:cpu|Reg_File:ref_file|regs[23][17]  ; Stuck at GND due to stuck port clock_enable ;
; CPU:cpu|Reg_File:ref_file|regs[22][17]  ; Stuck at GND due to stuck port clock_enable ;
; CPU:cpu|Reg_File:ref_file|regs[21][17]  ; Stuck at GND due to stuck port clock_enable ;
; CPU:cpu|Reg_File:ref_file|regs[20][17]  ; Stuck at GND due to stuck port clock_enable ;
; CPU:cpu|Reg_File:ref_file|regs[19][17]  ; Stuck at GND due to stuck port clock_enable ;
; CPU:cpu|Reg_File:ref_file|regs[18][17]  ; Stuck at GND due to stuck port clock_enable ;
; CPU:cpu|Reg_File:ref_file|regs[17][17]  ; Stuck at GND due to stuck port clock_enable ;
; CPU:cpu|Reg_File:ref_file|regs[16][17]  ; Stuck at GND due to stuck port clock_enable ;
; CPU:cpu|Reg_File:ref_file|regs[31][18]  ; Stuck at GND due to stuck port clock_enable ;
; CPU:cpu|Reg_File:ref_file|regs[30][18]  ; Stuck at GND due to stuck port clock_enable ;
; CPU:cpu|Reg_File:ref_file|regs[29][18]  ; Stuck at GND due to stuck port clock_enable ;
; CPU:cpu|Reg_File:ref_file|regs[28][18]  ; Stuck at GND due to stuck port clock_enable ;
; CPU:cpu|Reg_File:ref_file|regs[27][18]  ; Stuck at GND due to stuck port clock_enable ;
; CPU:cpu|Reg_File:ref_file|regs[26][18]  ; Stuck at GND due to stuck port clock_enable ;
; CPU:cpu|Reg_File:ref_file|regs[25][18]  ; Stuck at GND due to stuck port clock_enable ;
; CPU:cpu|Reg_File:ref_file|regs[24][18]  ; Stuck at GND due to stuck port clock_enable ;
; CPU:cpu|Reg_File:ref_file|regs[23][18]  ; Stuck at GND due to stuck port clock_enable ;
; CPU:cpu|Reg_File:ref_file|regs[22][18]  ; Stuck at GND due to stuck port clock_enable ;
; CPU:cpu|Reg_File:ref_file|regs[21][18]  ; Stuck at GND due to stuck port clock_enable ;
; CPU:cpu|Reg_File:ref_file|regs[20][18]  ; Stuck at GND due to stuck port clock_enable ;
; CPU:cpu|Reg_File:ref_file|regs[19][18]  ; Stuck at GND due to stuck port clock_enable ;
; CPU:cpu|Reg_File:ref_file|regs[18][18]  ; Stuck at GND due to stuck port clock_enable ;
; CPU:cpu|Reg_File:ref_file|regs[17][18]  ; Stuck at GND due to stuck port clock_enable ;
; CPU:cpu|Reg_File:ref_file|regs[16][18]  ; Stuck at GND due to stuck port clock_enable ;
; CPU:cpu|Reg_File:ref_file|regs[31][19]  ; Stuck at GND due to stuck port clock_enable ;
; CPU:cpu|Reg_File:ref_file|regs[30][19]  ; Stuck at GND due to stuck port clock_enable ;
; CPU:cpu|Reg_File:ref_file|regs[29][19]  ; Stuck at GND due to stuck port clock_enable ;
; CPU:cpu|Reg_File:ref_file|regs[28][19]  ; Stuck at GND due to stuck port clock_enable ;
; CPU:cpu|Reg_File:ref_file|regs[27][19]  ; Stuck at GND due to stuck port clock_enable ;
; CPU:cpu|Reg_File:ref_file|regs[26][19]  ; Stuck at GND due to stuck port clock_enable ;
; CPU:cpu|Reg_File:ref_file|regs[25][19]  ; Stuck at GND due to stuck port clock_enable ;
; CPU:cpu|Reg_File:ref_file|regs[24][19]  ; Stuck at GND due to stuck port clock_enable ;
; CPU:cpu|Reg_File:ref_file|regs[23][19]  ; Stuck at GND due to stuck port clock_enable ;
; CPU:cpu|Reg_File:ref_file|regs[22][19]  ; Stuck at GND due to stuck port clock_enable ;
; CPU:cpu|Reg_File:ref_file|regs[21][19]  ; Stuck at GND due to stuck port clock_enable ;
; CPU:cpu|Reg_File:ref_file|regs[20][19]  ; Stuck at GND due to stuck port clock_enable ;
; CPU:cpu|Reg_File:ref_file|regs[19][19]  ; Stuck at GND due to stuck port clock_enable ;
; CPU:cpu|Reg_File:ref_file|regs[18][19]  ; Stuck at GND due to stuck port clock_enable ;
; CPU:cpu|Reg_File:ref_file|regs[17][19]  ; Stuck at GND due to stuck port clock_enable ;
; CPU:cpu|Reg_File:ref_file|regs[16][19]  ; Stuck at GND due to stuck port clock_enable ;
; CPU:cpu|Reg_File:ref_file|regs[31][20]  ; Stuck at GND due to stuck port clock_enable ;
; CPU:cpu|Reg_File:ref_file|regs[30][20]  ; Stuck at GND due to stuck port clock_enable ;
; CPU:cpu|Reg_File:ref_file|regs[29][20]  ; Stuck at GND due to stuck port clock_enable ;
; CPU:cpu|Reg_File:ref_file|regs[28][20]  ; Stuck at GND due to stuck port clock_enable ;
; CPU:cpu|Reg_File:ref_file|regs[27][20]  ; Stuck at GND due to stuck port clock_enable ;
; CPU:cpu|Reg_File:ref_file|regs[26][20]  ; Stuck at GND due to stuck port clock_enable ;
; CPU:cpu|Reg_File:ref_file|regs[25][20]  ; Stuck at GND due to stuck port clock_enable ;
; CPU:cpu|Reg_File:ref_file|regs[24][20]  ; Stuck at GND due to stuck port clock_enable ;
; CPU:cpu|Reg_File:ref_file|regs[23][20]  ; Stuck at GND due to stuck port clock_enable ;
; CPU:cpu|Reg_File:ref_file|regs[22][20]  ; Stuck at GND due to stuck port clock_enable ;
; CPU:cpu|Reg_File:ref_file|regs[21][20]  ; Stuck at GND due to stuck port clock_enable ;
; CPU:cpu|Reg_File:ref_file|regs[20][20]  ; Stuck at GND due to stuck port clock_enable ;
; CPU:cpu|Reg_File:ref_file|regs[19][20]  ; Stuck at GND due to stuck port clock_enable ;
; CPU:cpu|Reg_File:ref_file|regs[18][20]  ; Stuck at GND due to stuck port clock_enable ;
; CPU:cpu|Reg_File:ref_file|regs[17][20]  ; Stuck at GND due to stuck port clock_enable ;
; CPU:cpu|Reg_File:ref_file|regs[16][20]  ; Stuck at GND due to stuck port clock_enable ;
; CPU:cpu|Reg_File:ref_file|regs[31][21]  ; Stuck at GND due to stuck port clock_enable ;
; CPU:cpu|Reg_File:ref_file|regs[30][21]  ; Stuck at GND due to stuck port clock_enable ;
; CPU:cpu|Reg_File:ref_file|regs[29][21]  ; Stuck at GND due to stuck port clock_enable ;
; CPU:cpu|Reg_File:ref_file|regs[28][21]  ; Stuck at GND due to stuck port clock_enable ;
; CPU:cpu|Reg_File:ref_file|regs[27][21]  ; Stuck at GND due to stuck port clock_enable ;
; CPU:cpu|Reg_File:ref_file|regs[26][21]  ; Stuck at GND due to stuck port clock_enable ;
; CPU:cpu|Reg_File:ref_file|regs[25][21]  ; Stuck at GND due to stuck port clock_enable ;
; CPU:cpu|Reg_File:ref_file|regs[24][21]  ; Stuck at GND due to stuck port clock_enable ;
; CPU:cpu|Reg_File:ref_file|regs[23][21]  ; Stuck at GND due to stuck port clock_enable ;
; CPU:cpu|Reg_File:ref_file|regs[22][21]  ; Stuck at GND due to stuck port clock_enable ;
; CPU:cpu|Reg_File:ref_file|regs[21][21]  ; Stuck at GND due to stuck port clock_enable ;
; CPU:cpu|Reg_File:ref_file|regs[20][21]  ; Stuck at GND due to stuck port clock_enable ;
; CPU:cpu|Reg_File:ref_file|regs[19][21]  ; Stuck at GND due to stuck port clock_enable ;
; CPU:cpu|Reg_File:ref_file|regs[18][21]  ; Stuck at GND due to stuck port clock_enable ;
; CPU:cpu|Reg_File:ref_file|regs[17][21]  ; Stuck at GND due to stuck port clock_enable ;
; CPU:cpu|Reg_File:ref_file|regs[16][21]  ; Stuck at GND due to stuck port clock_enable ;
; CPU:cpu|Reg_File:ref_file|regs[31][22]  ; Stuck at GND due to stuck port clock_enable ;
; CPU:cpu|Reg_File:ref_file|regs[30][22]  ; Stuck at GND due to stuck port clock_enable ;
; CPU:cpu|Reg_File:ref_file|regs[29][22]  ; Stuck at GND due to stuck port clock_enable ;
; CPU:cpu|Reg_File:ref_file|regs[28][22]  ; Stuck at GND due to stuck port clock_enable ;
; CPU:cpu|Reg_File:ref_file|regs[27][22]  ; Stuck at GND due to stuck port clock_enable ;
; CPU:cpu|Reg_File:ref_file|regs[26][22]  ; Stuck at GND due to stuck port clock_enable ;
; CPU:cpu|Reg_File:ref_file|regs[25][22]  ; Stuck at GND due to stuck port clock_enable ;
; CPU:cpu|Reg_File:ref_file|regs[24][22]  ; Stuck at GND due to stuck port clock_enable ;
; CPU:cpu|Reg_File:ref_file|regs[23][22]  ; Stuck at GND due to stuck port clock_enable ;
; CPU:cpu|Reg_File:ref_file|regs[22][22]  ; Stuck at GND due to stuck port clock_enable ;
; CPU:cpu|Reg_File:ref_file|regs[21][22]  ; Stuck at GND due to stuck port clock_enable ;
; CPU:cpu|Reg_File:ref_file|regs[20][22]  ; Stuck at GND due to stuck port clock_enable ;
; CPU:cpu|Reg_File:ref_file|regs[19][22]  ; Stuck at GND due to stuck port clock_enable ;
; CPU:cpu|Reg_File:ref_file|regs[18][22]  ; Stuck at GND due to stuck port clock_enable ;
; CPU:cpu|Reg_File:ref_file|regs[17][22]  ; Stuck at GND due to stuck port clock_enable ;
; CPU:cpu|Reg_File:ref_file|regs[16][22]  ; Stuck at GND due to stuck port clock_enable ;
; CPU:cpu|Reg_File:ref_file|regs[31][23]  ; Stuck at GND due to stuck port clock_enable ;
; CPU:cpu|Reg_File:ref_file|regs[30][23]  ; Stuck at GND due to stuck port clock_enable ;
; CPU:cpu|Reg_File:ref_file|regs[29][23]  ; Stuck at GND due to stuck port clock_enable ;
; CPU:cpu|Reg_File:ref_file|regs[28][23]  ; Stuck at GND due to stuck port clock_enable ;
; CPU:cpu|Reg_File:ref_file|regs[27][23]  ; Stuck at GND due to stuck port clock_enable ;
; CPU:cpu|Reg_File:ref_file|regs[26][23]  ; Stuck at GND due to stuck port clock_enable ;
; CPU:cpu|Reg_File:ref_file|regs[25][23]  ; Stuck at GND due to stuck port clock_enable ;
; CPU:cpu|Reg_File:ref_file|regs[24][23]  ; Stuck at GND due to stuck port clock_enable ;
; CPU:cpu|Reg_File:ref_file|regs[23][23]  ; Stuck at GND due to stuck port clock_enable ;
; CPU:cpu|Reg_File:ref_file|regs[22][23]  ; Stuck at GND due to stuck port clock_enable ;
; CPU:cpu|Reg_File:ref_file|regs[21][23]  ; Stuck at GND due to stuck port clock_enable ;
; CPU:cpu|Reg_File:ref_file|regs[20][23]  ; Stuck at GND due to stuck port clock_enable ;
; CPU:cpu|Reg_File:ref_file|regs[19][23]  ; Stuck at GND due to stuck port clock_enable ;
; CPU:cpu|Reg_File:ref_file|regs[18][23]  ; Stuck at GND due to stuck port clock_enable ;
; CPU:cpu|Reg_File:ref_file|regs[17][23]  ; Stuck at GND due to stuck port clock_enable ;
; CPU:cpu|Reg_File:ref_file|regs[16][23]  ; Stuck at GND due to stuck port clock_enable ;
; CPU:cpu|Reg_File:ref_file|regs[31][24]  ; Stuck at GND due to stuck port clock_enable ;
; CPU:cpu|Reg_File:ref_file|regs[30][24]  ; Stuck at GND due to stuck port clock_enable ;
; CPU:cpu|Reg_File:ref_file|regs[29][24]  ; Stuck at GND due to stuck port clock_enable ;
; CPU:cpu|Reg_File:ref_file|regs[28][24]  ; Stuck at GND due to stuck port clock_enable ;
; CPU:cpu|Reg_File:ref_file|regs[27][24]  ; Stuck at GND due to stuck port clock_enable ;
; CPU:cpu|Reg_File:ref_file|regs[26][24]  ; Stuck at GND due to stuck port clock_enable ;
; CPU:cpu|Reg_File:ref_file|regs[25][24]  ; Stuck at GND due to stuck port clock_enable ;
; CPU:cpu|Reg_File:ref_file|regs[24][24]  ; Stuck at GND due to stuck port clock_enable ;
; CPU:cpu|Reg_File:ref_file|regs[23][24]  ; Stuck at GND due to stuck port clock_enable ;
; CPU:cpu|Reg_File:ref_file|regs[22][24]  ; Stuck at GND due to stuck port clock_enable ;
; CPU:cpu|Reg_File:ref_file|regs[21][24]  ; Stuck at GND due to stuck port clock_enable ;
; CPU:cpu|Reg_File:ref_file|regs[20][24]  ; Stuck at GND due to stuck port clock_enable ;
; CPU:cpu|Reg_File:ref_file|regs[19][24]  ; Stuck at GND due to stuck port clock_enable ;
; CPU:cpu|Reg_File:ref_file|regs[18][24]  ; Stuck at GND due to stuck port clock_enable ;
; CPU:cpu|Reg_File:ref_file|regs[17][24]  ; Stuck at GND due to stuck port clock_enable ;
; CPU:cpu|Reg_File:ref_file|regs[16][24]  ; Stuck at GND due to stuck port clock_enable ;
; CPU:cpu|Reg_File:ref_file|regs[31][25]  ; Stuck at GND due to stuck port clock_enable ;
; CPU:cpu|Reg_File:ref_file|regs[30][25]  ; Stuck at GND due to stuck port clock_enable ;
; CPU:cpu|Reg_File:ref_file|regs[29][25]  ; Stuck at GND due to stuck port clock_enable ;
; CPU:cpu|Reg_File:ref_file|regs[28][25]  ; Stuck at GND due to stuck port clock_enable ;
; CPU:cpu|Reg_File:ref_file|regs[27][25]  ; Stuck at GND due to stuck port clock_enable ;
; CPU:cpu|Reg_File:ref_file|regs[26][25]  ; Stuck at GND due to stuck port clock_enable ;
; CPU:cpu|Reg_File:ref_file|regs[25][25]  ; Stuck at GND due to stuck port clock_enable ;
; CPU:cpu|Reg_File:ref_file|regs[24][25]  ; Stuck at GND due to stuck port clock_enable ;
; CPU:cpu|Reg_File:ref_file|regs[23][25]  ; Stuck at GND due to stuck port clock_enable ;
; CPU:cpu|Reg_File:ref_file|regs[22][25]  ; Stuck at GND due to stuck port clock_enable ;
; CPU:cpu|Reg_File:ref_file|regs[21][25]  ; Stuck at GND due to stuck port clock_enable ;
; CPU:cpu|Reg_File:ref_file|regs[20][25]  ; Stuck at GND due to stuck port clock_enable ;
; CPU:cpu|Reg_File:ref_file|regs[19][25]  ; Stuck at GND due to stuck port clock_enable ;
; CPU:cpu|Reg_File:ref_file|regs[18][25]  ; Stuck at GND due to stuck port clock_enable ;
; CPU:cpu|Reg_File:ref_file|regs[17][25]  ; Stuck at GND due to stuck port clock_enable ;
; CPU:cpu|Reg_File:ref_file|regs[16][25]  ; Stuck at GND due to stuck port clock_enable ;
; CPU:cpu|Reg_File:ref_file|regs[31][26]  ; Stuck at GND due to stuck port clock_enable ;
; CPU:cpu|Reg_File:ref_file|regs[30][26]  ; Stuck at GND due to stuck port clock_enable ;
; CPU:cpu|Reg_File:ref_file|regs[29][26]  ; Stuck at GND due to stuck port clock_enable ;
; CPU:cpu|Reg_File:ref_file|regs[28][26]  ; Stuck at GND due to stuck port clock_enable ;
; CPU:cpu|Reg_File:ref_file|regs[27][26]  ; Stuck at GND due to stuck port clock_enable ;
; CPU:cpu|Reg_File:ref_file|regs[26][26]  ; Stuck at GND due to stuck port clock_enable ;
; CPU:cpu|Reg_File:ref_file|regs[25][26]  ; Stuck at GND due to stuck port clock_enable ;
; CPU:cpu|Reg_File:ref_file|regs[24][26]  ; Stuck at GND due to stuck port clock_enable ;
; CPU:cpu|Reg_File:ref_file|regs[23][26]  ; Stuck at GND due to stuck port clock_enable ;
; CPU:cpu|Reg_File:ref_file|regs[22][26]  ; Stuck at GND due to stuck port clock_enable ;
; CPU:cpu|Reg_File:ref_file|regs[21][26]  ; Stuck at GND due to stuck port clock_enable ;
; CPU:cpu|Reg_File:ref_file|regs[20][26]  ; Stuck at GND due to stuck port clock_enable ;
; CPU:cpu|Reg_File:ref_file|regs[19][26]  ; Stuck at GND due to stuck port clock_enable ;
; CPU:cpu|Reg_File:ref_file|regs[18][26]  ; Stuck at GND due to stuck port clock_enable ;
; CPU:cpu|Reg_File:ref_file|regs[17][26]  ; Stuck at GND due to stuck port clock_enable ;
; CPU:cpu|Reg_File:ref_file|regs[16][26]  ; Stuck at GND due to stuck port clock_enable ;
; CPU:cpu|Reg_File:ref_file|regs[31][27]  ; Stuck at GND due to stuck port clock_enable ;
; CPU:cpu|Reg_File:ref_file|regs[30][27]  ; Stuck at GND due to stuck port clock_enable ;
; CPU:cpu|Reg_File:ref_file|regs[29][27]  ; Stuck at GND due to stuck port clock_enable ;
; CPU:cpu|Reg_File:ref_file|regs[28][27]  ; Stuck at GND due to stuck port clock_enable ;
; CPU:cpu|Reg_File:ref_file|regs[27][27]  ; Stuck at GND due to stuck port clock_enable ;
; CPU:cpu|Reg_File:ref_file|regs[26][27]  ; Stuck at GND due to stuck port clock_enable ;
; CPU:cpu|Reg_File:ref_file|regs[25][27]  ; Stuck at GND due to stuck port clock_enable ;
; CPU:cpu|Reg_File:ref_file|regs[24][27]  ; Stuck at GND due to stuck port clock_enable ;
; CPU:cpu|Reg_File:ref_file|regs[23][27]  ; Stuck at GND due to stuck port clock_enable ;
; CPU:cpu|Reg_File:ref_file|regs[22][27]  ; Stuck at GND due to stuck port clock_enable ;
; CPU:cpu|Reg_File:ref_file|regs[21][27]  ; Stuck at GND due to stuck port clock_enable ;
; CPU:cpu|Reg_File:ref_file|regs[20][27]  ; Stuck at GND due to stuck port clock_enable ;
; CPU:cpu|Reg_File:ref_file|regs[19][27]  ; Stuck at GND due to stuck port clock_enable ;
; CPU:cpu|Reg_File:ref_file|regs[18][27]  ; Stuck at GND due to stuck port clock_enable ;
; CPU:cpu|Reg_File:ref_file|regs[17][27]  ; Stuck at GND due to stuck port clock_enable ;
; CPU:cpu|Reg_File:ref_file|regs[16][27]  ; Stuck at GND due to stuck port clock_enable ;
; CPU:cpu|Reg_File:ref_file|regs[31][28]  ; Stuck at GND due to stuck port clock_enable ;
; CPU:cpu|Reg_File:ref_file|regs[30][28]  ; Stuck at GND due to stuck port clock_enable ;
; CPU:cpu|Reg_File:ref_file|regs[29][28]  ; Stuck at GND due to stuck port clock_enable ;
; CPU:cpu|Reg_File:ref_file|regs[28][28]  ; Stuck at GND due to stuck port clock_enable ;
; CPU:cpu|Reg_File:ref_file|regs[27][28]  ; Stuck at GND due to stuck port clock_enable ;
; CPU:cpu|Reg_File:ref_file|regs[26][28]  ; Stuck at GND due to stuck port clock_enable ;
; CPU:cpu|Reg_File:ref_file|regs[25][28]  ; Stuck at GND due to stuck port clock_enable ;
; CPU:cpu|Reg_File:ref_file|regs[24][28]  ; Stuck at GND due to stuck port clock_enable ;
; CPU:cpu|Reg_File:ref_file|regs[23][28]  ; Stuck at GND due to stuck port clock_enable ;
; CPU:cpu|Reg_File:ref_file|regs[22][28]  ; Stuck at GND due to stuck port clock_enable ;
; CPU:cpu|Reg_File:ref_file|regs[21][28]  ; Stuck at GND due to stuck port clock_enable ;
; CPU:cpu|Reg_File:ref_file|regs[20][28]  ; Stuck at GND due to stuck port clock_enable ;
; CPU:cpu|Reg_File:ref_file|regs[19][28]  ; Stuck at GND due to stuck port clock_enable ;
; CPU:cpu|Reg_File:ref_file|regs[18][28]  ; Stuck at GND due to stuck port clock_enable ;
; CPU:cpu|Reg_File:ref_file|regs[17][28]  ; Stuck at GND due to stuck port clock_enable ;
; CPU:cpu|Reg_File:ref_file|regs[16][28]  ; Stuck at GND due to stuck port clock_enable ;
; CPU:cpu|Reg_File:ref_file|regs[31][29]  ; Stuck at GND due to stuck port clock_enable ;
; CPU:cpu|Reg_File:ref_file|regs[30][29]  ; Stuck at GND due to stuck port clock_enable ;
; CPU:cpu|Reg_File:ref_file|regs[29][29]  ; Stuck at GND due to stuck port clock_enable ;
; CPU:cpu|Reg_File:ref_file|regs[28][29]  ; Stuck at GND due to stuck port clock_enable ;
; CPU:cpu|Reg_File:ref_file|regs[27][29]  ; Stuck at GND due to stuck port clock_enable ;
; CPU:cpu|Reg_File:ref_file|regs[26][29]  ; Stuck at GND due to stuck port clock_enable ;
; CPU:cpu|Reg_File:ref_file|regs[25][29]  ; Stuck at GND due to stuck port clock_enable ;
; CPU:cpu|Reg_File:ref_file|regs[24][29]  ; Stuck at GND due to stuck port clock_enable ;
; CPU:cpu|Reg_File:ref_file|regs[23][29]  ; Stuck at GND due to stuck port clock_enable ;
; CPU:cpu|Reg_File:ref_file|regs[22][29]  ; Stuck at GND due to stuck port clock_enable ;
; CPU:cpu|Reg_File:ref_file|regs[21][29]  ; Stuck at GND due to stuck port clock_enable ;
; CPU:cpu|Reg_File:ref_file|regs[20][29]  ; Stuck at GND due to stuck port clock_enable ;
; CPU:cpu|Reg_File:ref_file|regs[19][29]  ; Stuck at GND due to stuck port clock_enable ;
; CPU:cpu|Reg_File:ref_file|regs[18][29]  ; Stuck at GND due to stuck port clock_enable ;
; CPU:cpu|Reg_File:ref_file|regs[17][29]  ; Stuck at GND due to stuck port clock_enable ;
; CPU:cpu|Reg_File:ref_file|regs[16][29]  ; Stuck at GND due to stuck port clock_enable ;
; CPU:cpu|Reg_File:ref_file|regs[31][30]  ; Stuck at GND due to stuck port clock_enable ;
; CPU:cpu|Reg_File:ref_file|regs[30][30]  ; Stuck at GND due to stuck port clock_enable ;
; CPU:cpu|Reg_File:ref_file|regs[29][30]  ; Stuck at GND due to stuck port clock_enable ;
; CPU:cpu|Reg_File:ref_file|regs[28][30]  ; Stuck at GND due to stuck port clock_enable ;
; CPU:cpu|Reg_File:ref_file|regs[27][30]  ; Stuck at GND due to stuck port clock_enable ;
; CPU:cpu|Reg_File:ref_file|regs[26][30]  ; Stuck at GND due to stuck port clock_enable ;
; CPU:cpu|Reg_File:ref_file|regs[25][30]  ; Stuck at GND due to stuck port clock_enable ;
; CPU:cpu|Reg_File:ref_file|regs[24][30]  ; Stuck at GND due to stuck port clock_enable ;
; CPU:cpu|Reg_File:ref_file|regs[23][30]  ; Stuck at GND due to stuck port clock_enable ;
; CPU:cpu|Reg_File:ref_file|regs[22][30]  ; Stuck at GND due to stuck port clock_enable ;
; CPU:cpu|Reg_File:ref_file|regs[21][30]  ; Stuck at GND due to stuck port clock_enable ;
; CPU:cpu|Reg_File:ref_file|regs[20][30]  ; Stuck at GND due to stuck port clock_enable ;
; CPU:cpu|Reg_File:ref_file|regs[19][30]  ; Stuck at GND due to stuck port clock_enable ;
; CPU:cpu|Reg_File:ref_file|regs[18][30]  ; Stuck at GND due to stuck port clock_enable ;
; CPU:cpu|Reg_File:ref_file|regs[17][30]  ; Stuck at GND due to stuck port clock_enable ;
; CPU:cpu|Reg_File:ref_file|regs[16][30]  ; Stuck at GND due to stuck port clock_enable ;
; CPU:cpu|Reg_File:ref_file|regs[31][31]  ; Stuck at GND due to stuck port clock_enable ;
; CPU:cpu|Reg_File:ref_file|regs[30][31]  ; Stuck at GND due to stuck port clock_enable ;
; CPU:cpu|Reg_File:ref_file|regs[29][31]  ; Stuck at GND due to stuck port clock_enable ;
; CPU:cpu|Reg_File:ref_file|regs[28][31]  ; Stuck at GND due to stuck port clock_enable ;
; CPU:cpu|Reg_File:ref_file|regs[27][31]  ; Stuck at GND due to stuck port clock_enable ;
; CPU:cpu|Reg_File:ref_file|regs[26][31]  ; Stuck at GND due to stuck port clock_enable ;
; CPU:cpu|Reg_File:ref_file|regs[25][31]  ; Stuck at GND due to stuck port clock_enable ;
; CPU:cpu|Reg_File:ref_file|regs[24][31]  ; Stuck at GND due to stuck port clock_enable ;
; CPU:cpu|Reg_File:ref_file|regs[23][31]  ; Stuck at GND due to stuck port clock_enable ;
; CPU:cpu|Reg_File:ref_file|regs[22][31]  ; Stuck at GND due to stuck port clock_enable ;
; CPU:cpu|Reg_File:ref_file|regs[21][31]  ; Stuck at GND due to stuck port clock_enable ;
; CPU:cpu|Reg_File:ref_file|regs[20][31]  ; Stuck at GND due to stuck port clock_enable ;
; CPU:cpu|Reg_File:ref_file|regs[19][31]  ; Stuck at GND due to stuck port clock_enable ;
; CPU:cpu|Reg_File:ref_file|regs[18][31]  ; Stuck at GND due to stuck port clock_enable ;
; CPU:cpu|Reg_File:ref_file|regs[17][31]  ; Stuck at GND due to stuck port clock_enable ;
; CPU:cpu|Reg_File:ref_file|regs[16][31]  ; Stuck at GND due to stuck port clock_enable ;
; CPU:cpu|Reg_File:ref_file|regs[15][0]   ; Stuck at GND due to stuck port clock_enable ;
; CPU:cpu|Reg_File:ref_file|regs[14][0]   ; Stuck at GND due to stuck port clock_enable ;
; CPU:cpu|Reg_File:ref_file|regs[12][0]   ; Stuck at GND due to stuck port clock_enable ;
; CPU:cpu|Reg_File:ref_file|regs[11][0]   ; Stuck at GND due to stuck port clock_enable ;
; CPU:cpu|Reg_File:ref_file|regs[10][0]   ; Stuck at GND due to stuck port clock_enable ;
; CPU:cpu|Reg_File:ref_file|regs[9][0]    ; Stuck at GND due to stuck port clock_enable ;
; CPU:cpu|Reg_File:ref_file|regs[7][0]    ; Stuck at GND due to stuck port clock_enable ;
; CPU:cpu|Reg_File:ref_file|regs[15][1]   ; Stuck at GND due to stuck port clock_enable ;
; CPU:cpu|Reg_File:ref_file|regs[14][1]   ; Stuck at GND due to stuck port clock_enable ;
; CPU:cpu|Reg_File:ref_file|regs[12][1]   ; Stuck at GND due to stuck port clock_enable ;
; CPU:cpu|Reg_File:ref_file|regs[11][1]   ; Stuck at GND due to stuck port clock_enable ;
; CPU:cpu|Reg_File:ref_file|regs[10][1]   ; Stuck at GND due to stuck port clock_enable ;
; CPU:cpu|Reg_File:ref_file|regs[9][1]    ; Stuck at GND due to stuck port clock_enable ;
; CPU:cpu|Reg_File:ref_file|regs[7][1]    ; Stuck at GND due to stuck port clock_enable ;
; CPU:cpu|Reg_File:ref_file|regs[15][2]   ; Stuck at GND due to stuck port clock_enable ;
; CPU:cpu|Reg_File:ref_file|regs[14][2]   ; Stuck at GND due to stuck port clock_enable ;
; CPU:cpu|Reg_File:ref_file|regs[12][2]   ; Stuck at GND due to stuck port clock_enable ;
; CPU:cpu|Reg_File:ref_file|regs[11][2]   ; Stuck at GND due to stuck port clock_enable ;
; CPU:cpu|Reg_File:ref_file|regs[10][2]   ; Stuck at GND due to stuck port clock_enable ;
; CPU:cpu|Reg_File:ref_file|regs[9][2]    ; Stuck at GND due to stuck port clock_enable ;
; CPU:cpu|Reg_File:ref_file|regs[7][2]    ; Stuck at GND due to stuck port clock_enable ;
; CPU:cpu|Reg_File:ref_file|regs[15][3]   ; Stuck at GND due to stuck port clock_enable ;
; CPU:cpu|Reg_File:ref_file|regs[14][3]   ; Stuck at GND due to stuck port clock_enable ;
; CPU:cpu|Reg_File:ref_file|regs[12][3]   ; Stuck at GND due to stuck port clock_enable ;
; CPU:cpu|Reg_File:ref_file|regs[11][3]   ; Stuck at GND due to stuck port clock_enable ;
; CPU:cpu|Reg_File:ref_file|regs[10][3]   ; Stuck at GND due to stuck port clock_enable ;
; CPU:cpu|Reg_File:ref_file|regs[9][3]    ; Stuck at GND due to stuck port clock_enable ;
; CPU:cpu|Reg_File:ref_file|regs[7][3]    ; Stuck at GND due to stuck port clock_enable ;
; CPU:cpu|Reg_File:ref_file|regs[15][4]   ; Stuck at GND due to stuck port clock_enable ;
; CPU:cpu|Reg_File:ref_file|regs[14][4]   ; Stuck at GND due to stuck port clock_enable ;
; CPU:cpu|Reg_File:ref_file|regs[12][4]   ; Stuck at GND due to stuck port clock_enable ;
; CPU:cpu|Reg_File:ref_file|regs[11][4]   ; Stuck at GND due to stuck port clock_enable ;
; CPU:cpu|Reg_File:ref_file|regs[10][4]   ; Stuck at GND due to stuck port clock_enable ;
; CPU:cpu|Reg_File:ref_file|regs[9][4]    ; Stuck at GND due to stuck port clock_enable ;
; CPU:cpu|Reg_File:ref_file|regs[7][4]    ; Stuck at GND due to stuck port clock_enable ;
; CPU:cpu|Reg_File:ref_file|regs[15][5]   ; Stuck at GND due to stuck port clock_enable ;
; CPU:cpu|Reg_File:ref_file|regs[14][5]   ; Stuck at GND due to stuck port clock_enable ;
; CPU:cpu|Reg_File:ref_file|regs[12][5]   ; Stuck at GND due to stuck port clock_enable ;
; CPU:cpu|Reg_File:ref_file|regs[11][5]   ; Stuck at GND due to stuck port clock_enable ;
; CPU:cpu|Reg_File:ref_file|regs[10][5]   ; Stuck at GND due to stuck port clock_enable ;
; CPU:cpu|Reg_File:ref_file|regs[9][5]    ; Stuck at GND due to stuck port clock_enable ;
; CPU:cpu|Reg_File:ref_file|regs[7][5]    ; Stuck at GND due to stuck port clock_enable ;
; CPU:cpu|Reg_File:ref_file|regs[15][6]   ; Stuck at GND due to stuck port clock_enable ;
; CPU:cpu|Reg_File:ref_file|regs[14][6]   ; Stuck at GND due to stuck port clock_enable ;
; CPU:cpu|Reg_File:ref_file|regs[12][6]   ; Stuck at GND due to stuck port clock_enable ;
; CPU:cpu|Reg_File:ref_file|regs[11][6]   ; Stuck at GND due to stuck port clock_enable ;
; CPU:cpu|Reg_File:ref_file|regs[10][6]   ; Stuck at GND due to stuck port clock_enable ;
; CPU:cpu|Reg_File:ref_file|regs[9][6]    ; Stuck at GND due to stuck port clock_enable ;
; CPU:cpu|Reg_File:ref_file|regs[7][6]    ; Stuck at GND due to stuck port clock_enable ;
; CPU:cpu|Reg_File:ref_file|regs[15][7]   ; Stuck at GND due to stuck port clock_enable ;
; CPU:cpu|Reg_File:ref_file|regs[14][7]   ; Stuck at GND due to stuck port clock_enable ;
; CPU:cpu|Reg_File:ref_file|regs[12][7]   ; Stuck at GND due to stuck port clock_enable ;
; CPU:cpu|Reg_File:ref_file|regs[11][7]   ; Stuck at GND due to stuck port clock_enable ;
; CPU:cpu|Reg_File:ref_file|regs[10][7]   ; Stuck at GND due to stuck port clock_enable ;
; CPU:cpu|Reg_File:ref_file|regs[9][7]    ; Stuck at GND due to stuck port clock_enable ;
; CPU:cpu|Reg_File:ref_file|regs[7][7]    ; Stuck at GND due to stuck port clock_enable ;
; CPU:cpu|Reg_File:ref_file|regs[15][8]   ; Stuck at GND due to stuck port clock_enable ;
; CPU:cpu|Reg_File:ref_file|regs[14][8]   ; Stuck at GND due to stuck port clock_enable ;
; CPU:cpu|Reg_File:ref_file|regs[12][8]   ; Stuck at GND due to stuck port clock_enable ;
; CPU:cpu|Reg_File:ref_file|regs[11][8]   ; Stuck at GND due to stuck port clock_enable ;
; CPU:cpu|Reg_File:ref_file|regs[10][8]   ; Stuck at GND due to stuck port clock_enable ;
; CPU:cpu|Reg_File:ref_file|regs[9][8]    ; Stuck at GND due to stuck port clock_enable ;
; CPU:cpu|Reg_File:ref_file|regs[7][8]    ; Stuck at GND due to stuck port clock_enable ;
; CPU:cpu|Reg_File:ref_file|regs[15][9]   ; Stuck at GND due to stuck port clock_enable ;
; CPU:cpu|Reg_File:ref_file|regs[14][9]   ; Stuck at GND due to stuck port clock_enable ;
; CPU:cpu|Reg_File:ref_file|regs[12][9]   ; Stuck at GND due to stuck port clock_enable ;
; CPU:cpu|Reg_File:ref_file|regs[11][9]   ; Stuck at GND due to stuck port clock_enable ;
; CPU:cpu|Reg_File:ref_file|regs[10][9]   ; Stuck at GND due to stuck port clock_enable ;
; CPU:cpu|Reg_File:ref_file|regs[9][9]    ; Stuck at GND due to stuck port clock_enable ;
; CPU:cpu|Reg_File:ref_file|regs[7][9]    ; Stuck at GND due to stuck port clock_enable ;
; CPU:cpu|Reg_File:ref_file|regs[15][10]  ; Stuck at GND due to stuck port clock_enable ;
; CPU:cpu|Reg_File:ref_file|regs[14][10]  ; Stuck at GND due to stuck port clock_enable ;
; CPU:cpu|Reg_File:ref_file|regs[12][10]  ; Stuck at GND due to stuck port clock_enable ;
; CPU:cpu|Reg_File:ref_file|regs[11][10]  ; Stuck at GND due to stuck port clock_enable ;
; CPU:cpu|Reg_File:ref_file|regs[10][10]  ; Stuck at GND due to stuck port clock_enable ;
; CPU:cpu|Reg_File:ref_file|regs[9][10]   ; Stuck at GND due to stuck port clock_enable ;
; CPU:cpu|Reg_File:ref_file|regs[7][10]   ; Stuck at GND due to stuck port clock_enable ;
; CPU:cpu|Reg_File:ref_file|regs[15][11]  ; Stuck at GND due to stuck port clock_enable ;
; CPU:cpu|Reg_File:ref_file|regs[14][11]  ; Stuck at GND due to stuck port clock_enable ;
; CPU:cpu|Reg_File:ref_file|regs[12][11]  ; Stuck at GND due to stuck port clock_enable ;
; CPU:cpu|Reg_File:ref_file|regs[11][11]  ; Stuck at GND due to stuck port clock_enable ;
; CPU:cpu|Reg_File:ref_file|regs[10][11]  ; Stuck at GND due to stuck port clock_enable ;
; CPU:cpu|Reg_File:ref_file|regs[9][11]   ; Stuck at GND due to stuck port clock_enable ;
; CPU:cpu|Reg_File:ref_file|regs[7][11]   ; Stuck at GND due to stuck port clock_enable ;
; CPU:cpu|Reg_File:ref_file|regs[15][12]  ; Stuck at GND due to stuck port clock_enable ;
; CPU:cpu|Reg_File:ref_file|regs[14][12]  ; Stuck at GND due to stuck port clock_enable ;
; CPU:cpu|Reg_File:ref_file|regs[12][12]  ; Stuck at GND due to stuck port clock_enable ;
; CPU:cpu|Reg_File:ref_file|regs[11][12]  ; Stuck at GND due to stuck port clock_enable ;
; CPU:cpu|Reg_File:ref_file|regs[10][12]  ; Stuck at GND due to stuck port clock_enable ;
; CPU:cpu|Reg_File:ref_file|regs[9][12]   ; Stuck at GND due to stuck port clock_enable ;
; CPU:cpu|Reg_File:ref_file|regs[7][12]   ; Stuck at GND due to stuck port clock_enable ;
; CPU:cpu|Reg_File:ref_file|regs[15][13]  ; Stuck at GND due to stuck port clock_enable ;
; CPU:cpu|Reg_File:ref_file|regs[14][13]  ; Stuck at GND due to stuck port clock_enable ;
; CPU:cpu|Reg_File:ref_file|regs[12][13]  ; Stuck at GND due to stuck port clock_enable ;
; CPU:cpu|Reg_File:ref_file|regs[11][13]  ; Stuck at GND due to stuck port clock_enable ;
; CPU:cpu|Reg_File:ref_file|regs[10][13]  ; Stuck at GND due to stuck port clock_enable ;
; CPU:cpu|Reg_File:ref_file|regs[9][13]   ; Stuck at GND due to stuck port clock_enable ;
; CPU:cpu|Reg_File:ref_file|regs[7][13]   ; Stuck at GND due to stuck port clock_enable ;
; CPU:cpu|Reg_File:ref_file|regs[15][14]  ; Stuck at GND due to stuck port clock_enable ;
; CPU:cpu|Reg_File:ref_file|regs[14][14]  ; Stuck at GND due to stuck port clock_enable ;
; CPU:cpu|Reg_File:ref_file|regs[12][14]  ; Stuck at GND due to stuck port clock_enable ;
; CPU:cpu|Reg_File:ref_file|regs[11][14]  ; Stuck at GND due to stuck port clock_enable ;
; CPU:cpu|Reg_File:ref_file|regs[10][14]  ; Stuck at GND due to stuck port clock_enable ;
; CPU:cpu|Reg_File:ref_file|regs[9][14]   ; Stuck at GND due to stuck port clock_enable ;
; CPU:cpu|Reg_File:ref_file|regs[7][14]   ; Stuck at GND due to stuck port clock_enable ;
; CPU:cpu|Reg_File:ref_file|regs[15][15]  ; Stuck at GND due to stuck port clock_enable ;
; CPU:cpu|Reg_File:ref_file|regs[14][15]  ; Stuck at GND due to stuck port clock_enable ;
; CPU:cpu|Reg_File:ref_file|regs[12][15]  ; Stuck at GND due to stuck port clock_enable ;
; CPU:cpu|Reg_File:ref_file|regs[11][15]  ; Stuck at GND due to stuck port clock_enable ;
; CPU:cpu|Reg_File:ref_file|regs[10][15]  ; Stuck at GND due to stuck port clock_enable ;
; CPU:cpu|Reg_File:ref_file|regs[9][15]   ; Stuck at GND due to stuck port clock_enable ;
; CPU:cpu|Reg_File:ref_file|regs[7][15]   ; Stuck at GND due to stuck port clock_enable ;
; CPU:cpu|Reg_File:ref_file|regs[15][16]  ; Stuck at GND due to stuck port clock_enable ;
; CPU:cpu|Reg_File:ref_file|regs[14][16]  ; Stuck at GND due to stuck port clock_enable ;
; CPU:cpu|Reg_File:ref_file|regs[12][16]  ; Stuck at GND due to stuck port clock_enable ;
; CPU:cpu|Reg_File:ref_file|regs[11][16]  ; Stuck at GND due to stuck port clock_enable ;
; CPU:cpu|Reg_File:ref_file|regs[10][16]  ; Stuck at GND due to stuck port clock_enable ;
; CPU:cpu|Reg_File:ref_file|regs[9][16]   ; Stuck at GND due to stuck port clock_enable ;
; CPU:cpu|Reg_File:ref_file|regs[7][16]   ; Stuck at GND due to stuck port clock_enable ;
; CPU:cpu|Reg_File:ref_file|regs[15][17]  ; Stuck at GND due to stuck port clock_enable ;
; CPU:cpu|Reg_File:ref_file|regs[14][17]  ; Stuck at GND due to stuck port clock_enable ;
; CPU:cpu|Reg_File:ref_file|regs[12][17]  ; Stuck at GND due to stuck port clock_enable ;
; CPU:cpu|Reg_File:ref_file|regs[11][17]  ; Stuck at GND due to stuck port clock_enable ;
; CPU:cpu|Reg_File:ref_file|regs[10][17]  ; Stuck at GND due to stuck port clock_enable ;
; CPU:cpu|Reg_File:ref_file|regs[9][17]   ; Stuck at GND due to stuck port clock_enable ;
; CPU:cpu|Reg_File:ref_file|regs[7][17]   ; Stuck at GND due to stuck port clock_enable ;
; CPU:cpu|Reg_File:ref_file|regs[15][18]  ; Stuck at GND due to stuck port clock_enable ;
; CPU:cpu|Reg_File:ref_file|regs[14][18]  ; Stuck at GND due to stuck port clock_enable ;
; CPU:cpu|Reg_File:ref_file|regs[12][18]  ; Stuck at GND due to stuck port clock_enable ;
; CPU:cpu|Reg_File:ref_file|regs[11][18]  ; Stuck at GND due to stuck port clock_enable ;
; CPU:cpu|Reg_File:ref_file|regs[10][18]  ; Stuck at GND due to stuck port clock_enable ;
; CPU:cpu|Reg_File:ref_file|regs[9][18]   ; Stuck at GND due to stuck port clock_enable ;
; CPU:cpu|Reg_File:ref_file|regs[7][18]   ; Stuck at GND due to stuck port clock_enable ;
; CPU:cpu|Reg_File:ref_file|regs[15][19]  ; Stuck at GND due to stuck port clock_enable ;
; CPU:cpu|Reg_File:ref_file|regs[14][19]  ; Stuck at GND due to stuck port clock_enable ;
; CPU:cpu|Reg_File:ref_file|regs[12][19]  ; Stuck at GND due to stuck port clock_enable ;
; CPU:cpu|Reg_File:ref_file|regs[11][19]  ; Stuck at GND due to stuck port clock_enable ;
; CPU:cpu|Reg_File:ref_file|regs[10][19]  ; Stuck at GND due to stuck port clock_enable ;
; CPU:cpu|Reg_File:ref_file|regs[9][19]   ; Stuck at GND due to stuck port clock_enable ;
; CPU:cpu|Reg_File:ref_file|regs[7][19]   ; Stuck at GND due to stuck port clock_enable ;
; CPU:cpu|Reg_File:ref_file|regs[15][20]  ; Stuck at GND due to stuck port clock_enable ;
; CPU:cpu|Reg_File:ref_file|regs[14][20]  ; Stuck at GND due to stuck port clock_enable ;
; CPU:cpu|Reg_File:ref_file|regs[12][20]  ; Stuck at GND due to stuck port clock_enable ;
; CPU:cpu|Reg_File:ref_file|regs[11][20]  ; Stuck at GND due to stuck port clock_enable ;
; CPU:cpu|Reg_File:ref_file|regs[10][20]  ; Stuck at GND due to stuck port clock_enable ;
; CPU:cpu|Reg_File:ref_file|regs[9][20]   ; Stuck at GND due to stuck port clock_enable ;
; CPU:cpu|Reg_File:ref_file|regs[7][20]   ; Stuck at GND due to stuck port clock_enable ;
; CPU:cpu|Reg_File:ref_file|regs[15][21]  ; Stuck at GND due to stuck port clock_enable ;
; CPU:cpu|Reg_File:ref_file|regs[14][21]  ; Stuck at GND due to stuck port clock_enable ;
; CPU:cpu|Reg_File:ref_file|regs[12][21]  ; Stuck at GND due to stuck port clock_enable ;
; CPU:cpu|Reg_File:ref_file|regs[11][21]  ; Stuck at GND due to stuck port clock_enable ;
; CPU:cpu|Reg_File:ref_file|regs[10][21]  ; Stuck at GND due to stuck port clock_enable ;
; CPU:cpu|Reg_File:ref_file|regs[9][21]   ; Stuck at GND due to stuck port clock_enable ;
; CPU:cpu|Reg_File:ref_file|regs[7][21]   ; Stuck at GND due to stuck port clock_enable ;
; CPU:cpu|Reg_File:ref_file|regs[15][22]  ; Stuck at GND due to stuck port clock_enable ;
; CPU:cpu|Reg_File:ref_file|regs[14][22]  ; Stuck at GND due to stuck port clock_enable ;
; CPU:cpu|Reg_File:ref_file|regs[12][22]  ; Stuck at GND due to stuck port clock_enable ;
; CPU:cpu|Reg_File:ref_file|regs[11][22]  ; Stuck at GND due to stuck port clock_enable ;
; CPU:cpu|Reg_File:ref_file|regs[10][22]  ; Stuck at GND due to stuck port clock_enable ;
; CPU:cpu|Reg_File:ref_file|regs[9][22]   ; Stuck at GND due to stuck port clock_enable ;
; CPU:cpu|Reg_File:ref_file|regs[7][22]   ; Stuck at GND due to stuck port clock_enable ;
; CPU:cpu|Reg_File:ref_file|regs[15][23]  ; Stuck at GND due to stuck port clock_enable ;
; CPU:cpu|Reg_File:ref_file|regs[14][23]  ; Stuck at GND due to stuck port clock_enable ;
; CPU:cpu|Reg_File:ref_file|regs[12][23]  ; Stuck at GND due to stuck port clock_enable ;
; CPU:cpu|Reg_File:ref_file|regs[11][23]  ; Stuck at GND due to stuck port clock_enable ;
; CPU:cpu|Reg_File:ref_file|regs[10][23]  ; Stuck at GND due to stuck port clock_enable ;
; CPU:cpu|Reg_File:ref_file|regs[9][23]   ; Stuck at GND due to stuck port clock_enable ;
; CPU:cpu|Reg_File:ref_file|regs[7][23]   ; Stuck at GND due to stuck port clock_enable ;
; CPU:cpu|Reg_File:ref_file|regs[15][24]  ; Stuck at GND due to stuck port clock_enable ;
; CPU:cpu|Reg_File:ref_file|regs[14][24]  ; Stuck at GND due to stuck port clock_enable ;
; CPU:cpu|Reg_File:ref_file|regs[12][24]  ; Stuck at GND due to stuck port clock_enable ;
; CPU:cpu|Reg_File:ref_file|regs[11][24]  ; Stuck at GND due to stuck port clock_enable ;
; CPU:cpu|Reg_File:ref_file|regs[10][24]  ; Stuck at GND due to stuck port clock_enable ;
; CPU:cpu|Reg_File:ref_file|regs[9][24]   ; Stuck at GND due to stuck port clock_enable ;
; CPU:cpu|Reg_File:ref_file|regs[7][24]   ; Stuck at GND due to stuck port clock_enable ;
; CPU:cpu|Reg_File:ref_file|regs[15][25]  ; Stuck at GND due to stuck port clock_enable ;
; CPU:cpu|Reg_File:ref_file|regs[14][25]  ; Stuck at GND due to stuck port clock_enable ;
; CPU:cpu|Reg_File:ref_file|regs[12][25]  ; Stuck at GND due to stuck port clock_enable ;
; CPU:cpu|Reg_File:ref_file|regs[11][25]  ; Stuck at GND due to stuck port clock_enable ;
; CPU:cpu|Reg_File:ref_file|regs[10][25]  ; Stuck at GND due to stuck port clock_enable ;
; CPU:cpu|Reg_File:ref_file|regs[9][25]   ; Stuck at GND due to stuck port clock_enable ;
; CPU:cpu|Reg_File:ref_file|regs[7][25]   ; Stuck at GND due to stuck port clock_enable ;
; CPU:cpu|Reg_File:ref_file|regs[15][26]  ; Stuck at GND due to stuck port clock_enable ;
; CPU:cpu|Reg_File:ref_file|regs[14][26]  ; Stuck at GND due to stuck port clock_enable ;
; CPU:cpu|Reg_File:ref_file|regs[12][26]  ; Stuck at GND due to stuck port clock_enable ;
; CPU:cpu|Reg_File:ref_file|regs[11][26]  ; Stuck at GND due to stuck port clock_enable ;
; CPU:cpu|Reg_File:ref_file|regs[10][26]  ; Stuck at GND due to stuck port clock_enable ;
; CPU:cpu|Reg_File:ref_file|regs[9][26]   ; Stuck at GND due to stuck port clock_enable ;
; CPU:cpu|Reg_File:ref_file|regs[7][26]   ; Stuck at GND due to stuck port clock_enable ;
; CPU:cpu|Reg_File:ref_file|regs[15][27]  ; Stuck at GND due to stuck port clock_enable ;
; CPU:cpu|Reg_File:ref_file|regs[14][27]  ; Stuck at GND due to stuck port clock_enable ;
; CPU:cpu|Reg_File:ref_file|regs[12][27]  ; Stuck at GND due to stuck port clock_enable ;
; CPU:cpu|Reg_File:ref_file|regs[11][27]  ; Stuck at GND due to stuck port clock_enable ;
; CPU:cpu|Reg_File:ref_file|regs[10][27]  ; Stuck at GND due to stuck port clock_enable ;
; CPU:cpu|Reg_File:ref_file|regs[9][27]   ; Stuck at GND due to stuck port clock_enable ;
; CPU:cpu|Reg_File:ref_file|regs[7][27]   ; Stuck at GND due to stuck port clock_enable ;
; CPU:cpu|Reg_File:ref_file|regs[15][28]  ; Stuck at GND due to stuck port clock_enable ;
; CPU:cpu|Reg_File:ref_file|regs[14][28]  ; Stuck at GND due to stuck port clock_enable ;
; CPU:cpu|Reg_File:ref_file|regs[12][28]  ; Stuck at GND due to stuck port clock_enable ;
; CPU:cpu|Reg_File:ref_file|regs[11][28]  ; Stuck at GND due to stuck port clock_enable ;
; CPU:cpu|Reg_File:ref_file|regs[10][28]  ; Stuck at GND due to stuck port clock_enable ;
; CPU:cpu|Reg_File:ref_file|regs[9][28]   ; Stuck at GND due to stuck port clock_enable ;
; CPU:cpu|Reg_File:ref_file|regs[7][28]   ; Stuck at GND due to stuck port clock_enable ;
; CPU:cpu|Reg_File:ref_file|regs[15][29]  ; Stuck at GND due to stuck port clock_enable ;
; CPU:cpu|Reg_File:ref_file|regs[14][29]  ; Stuck at GND due to stuck port clock_enable ;
; CPU:cpu|Reg_File:ref_file|regs[12][29]  ; Stuck at GND due to stuck port clock_enable ;
; CPU:cpu|Reg_File:ref_file|regs[11][29]  ; Stuck at GND due to stuck port clock_enable ;
; CPU:cpu|Reg_File:ref_file|regs[10][29]  ; Stuck at GND due to stuck port clock_enable ;
; CPU:cpu|Reg_File:ref_file|regs[9][29]   ; Stuck at GND due to stuck port clock_enable ;
; CPU:cpu|Reg_File:ref_file|regs[7][29]   ; Stuck at GND due to stuck port clock_enable ;
; CPU:cpu|Reg_File:ref_file|regs[15][30]  ; Stuck at GND due to stuck port clock_enable ;
; CPU:cpu|Reg_File:ref_file|regs[14][30]  ; Stuck at GND due to stuck port clock_enable ;
; CPU:cpu|Reg_File:ref_file|regs[12][30]  ; Stuck at GND due to stuck port clock_enable ;
; CPU:cpu|Reg_File:ref_file|regs[11][30]  ; Stuck at GND due to stuck port clock_enable ;
; CPU:cpu|Reg_File:ref_file|regs[10][30]  ; Stuck at GND due to stuck port clock_enable ;
; CPU:cpu|Reg_File:ref_file|regs[9][30]   ; Stuck at GND due to stuck port clock_enable ;
; CPU:cpu|Reg_File:ref_file|regs[7][30]   ; Stuck at GND due to stuck port clock_enable ;
; CPU:cpu|Reg_File:ref_file|regs[15][31]  ; Stuck at GND due to stuck port clock_enable ;
; CPU:cpu|Reg_File:ref_file|regs[14][31]  ; Stuck at GND due to stuck port clock_enable ;
; CPU:cpu|Reg_File:ref_file|regs[12][31]  ; Stuck at GND due to stuck port clock_enable ;
; CPU:cpu|Reg_File:ref_file|regs[11][31]  ; Stuck at GND due to stuck port clock_enable ;
; CPU:cpu|Reg_File:ref_file|regs[10][31]  ; Stuck at GND due to stuck port clock_enable ;
; CPU:cpu|Reg_File:ref_file|regs[9][31]   ; Stuck at GND due to stuck port clock_enable ;
; CPU:cpu|Reg_File:ref_file|regs[7][31]   ; Stuck at GND due to stuck port clock_enable ;
; CPU:cpu|PC_Unit:pc_unit|pc[7..31]       ; Lost fanout                                 ;
; Total Number of Removed Registers = 761 ;                                             ;
+-----------------------------------------+---------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Removed Registers Triggering Further Register Optimizations                                                                                              ;
+---------------------------------------+--------------------------------+---------------------------------------------------------------------------------+
; Register name                         ; Reason for Removal             ; Registers Removed due to This Register                                          ;
+---------------------------------------+--------------------------------+---------------------------------------------------------------------------------+
; CPU:cpu|Reg_File:ref_file|regs[31][1] ; Stuck at GND                   ; CPU:cpu|Reg_File:ref_file|regs[31][2], CPU:cpu|Reg_File:ref_file|regs[30][2],   ;
;                                       ; due to stuck port clock_enable ; CPU:cpu|Reg_File:ref_file|regs[29][2], CPU:cpu|Reg_File:ref_file|regs[28][2],   ;
;                                       ;                                ; CPU:cpu|Reg_File:ref_file|regs[27][2], CPU:cpu|Reg_File:ref_file|regs[26][2],   ;
;                                       ;                                ; CPU:cpu|Reg_File:ref_file|regs[25][2], CPU:cpu|Reg_File:ref_file|regs[24][2],   ;
;                                       ;                                ; CPU:cpu|Reg_File:ref_file|regs[23][2], CPU:cpu|Reg_File:ref_file|regs[22][2],   ;
;                                       ;                                ; CPU:cpu|Reg_File:ref_file|regs[21][2], CPU:cpu|Reg_File:ref_file|regs[20][2],   ;
;                                       ;                                ; CPU:cpu|Reg_File:ref_file|regs[19][2], CPU:cpu|Reg_File:ref_file|regs[18][2],   ;
;                                       ;                                ; CPU:cpu|Reg_File:ref_file|regs[17][2], CPU:cpu|Reg_File:ref_file|regs[16][2],   ;
;                                       ;                                ; CPU:cpu|Reg_File:ref_file|regs[31][3], CPU:cpu|Reg_File:ref_file|regs[30][3],   ;
;                                       ;                                ; CPU:cpu|Reg_File:ref_file|regs[29][3], CPU:cpu|Reg_File:ref_file|regs[28][3],   ;
;                                       ;                                ; CPU:cpu|Reg_File:ref_file|regs[27][3], CPU:cpu|Reg_File:ref_file|regs[26][3],   ;
;                                       ;                                ; CPU:cpu|Reg_File:ref_file|regs[25][3], CPU:cpu|Reg_File:ref_file|regs[24][3],   ;
;                                       ;                                ; CPU:cpu|Reg_File:ref_file|regs[23][3], CPU:cpu|Reg_File:ref_file|regs[22][3],   ;
;                                       ;                                ; CPU:cpu|Reg_File:ref_file|regs[21][3], CPU:cpu|Reg_File:ref_file|regs[20][3],   ;
;                                       ;                                ; CPU:cpu|Reg_File:ref_file|regs[19][3], CPU:cpu|Reg_File:ref_file|regs[18][3],   ;
;                                       ;                                ; CPU:cpu|Reg_File:ref_file|regs[17][3], CPU:cpu|Reg_File:ref_file|regs[16][3],   ;
;                                       ;                                ; CPU:cpu|Reg_File:ref_file|regs[31][4], CPU:cpu|Reg_File:ref_file|regs[30][4],   ;
;                                       ;                                ; CPU:cpu|Reg_File:ref_file|regs[29][4], CPU:cpu|Reg_File:ref_file|regs[28][4],   ;
;                                       ;                                ; CPU:cpu|Reg_File:ref_file|regs[27][4], CPU:cpu|Reg_File:ref_file|regs[26][4],   ;
;                                       ;                                ; CPU:cpu|Reg_File:ref_file|regs[25][4], CPU:cpu|Reg_File:ref_file|regs[24][4],   ;
;                                       ;                                ; CPU:cpu|Reg_File:ref_file|regs[23][4], CPU:cpu|Reg_File:ref_file|regs[22][4],   ;
;                                       ;                                ; CPU:cpu|Reg_File:ref_file|regs[21][4], CPU:cpu|Reg_File:ref_file|regs[20][4],   ;
;                                       ;                                ; CPU:cpu|Reg_File:ref_file|regs[19][4], CPU:cpu|Reg_File:ref_file|regs[18][4],   ;
;                                       ;                                ; CPU:cpu|Reg_File:ref_file|regs[17][4], CPU:cpu|Reg_File:ref_file|regs[16][4],   ;
;                                       ;                                ; CPU:cpu|Reg_File:ref_file|regs[31][5], CPU:cpu|Reg_File:ref_file|regs[30][5],   ;
;                                       ;                                ; CPU:cpu|Reg_File:ref_file|regs[29][5], CPU:cpu|Reg_File:ref_file|regs[28][5],   ;
;                                       ;                                ; CPU:cpu|Reg_File:ref_file|regs[27][5], CPU:cpu|Reg_File:ref_file|regs[26][5],   ;
;                                       ;                                ; CPU:cpu|Reg_File:ref_file|regs[25][5], CPU:cpu|Reg_File:ref_file|regs[24][5],   ;
;                                       ;                                ; CPU:cpu|Reg_File:ref_file|regs[23][5], CPU:cpu|Reg_File:ref_file|regs[22][5],   ;
;                                       ;                                ; CPU:cpu|Reg_File:ref_file|regs[21][5], CPU:cpu|Reg_File:ref_file|regs[20][5],   ;
;                                       ;                                ; CPU:cpu|Reg_File:ref_file|regs[19][5], CPU:cpu|Reg_File:ref_file|regs[18][5],   ;
;                                       ;                                ; CPU:cpu|Reg_File:ref_file|regs[17][5], CPU:cpu|Reg_File:ref_file|regs[16][5],   ;
;                                       ;                                ; CPU:cpu|Reg_File:ref_file|regs[31][6], CPU:cpu|Reg_File:ref_file|regs[30][6],   ;
;                                       ;                                ; CPU:cpu|Reg_File:ref_file|regs[29][6], CPU:cpu|Reg_File:ref_file|regs[28][6],   ;
;                                       ;                                ; CPU:cpu|Reg_File:ref_file|regs[27][6], CPU:cpu|Reg_File:ref_file|regs[26][6],   ;
;                                       ;                                ; CPU:cpu|Reg_File:ref_file|regs[25][6], CPU:cpu|Reg_File:ref_file|regs[24][6],   ;
;                                       ;                                ; CPU:cpu|Reg_File:ref_file|regs[23][6], CPU:cpu|Reg_File:ref_file|regs[22][6],   ;
;                                       ;                                ; CPU:cpu|Reg_File:ref_file|regs[21][6], CPU:cpu|Reg_File:ref_file|regs[20][6],   ;
;                                       ;                                ; CPU:cpu|Reg_File:ref_file|regs[19][6], CPU:cpu|Reg_File:ref_file|regs[18][6],   ;
;                                       ;                                ; CPU:cpu|Reg_File:ref_file|regs[17][6], CPU:cpu|Reg_File:ref_file|regs[16][6],   ;
;                                       ;                                ; CPU:cpu|Reg_File:ref_file|regs[31][7], CPU:cpu|Reg_File:ref_file|regs[30][7],   ;
;                                       ;                                ; CPU:cpu|Reg_File:ref_file|regs[29][7], CPU:cpu|Reg_File:ref_file|regs[28][7],   ;
;                                       ;                                ; CPU:cpu|Reg_File:ref_file|regs[27][7], CPU:cpu|Reg_File:ref_file|regs[26][7],   ;
;                                       ;                                ; CPU:cpu|Reg_File:ref_file|regs[25][7], CPU:cpu|Reg_File:ref_file|regs[24][7],   ;
;                                       ;                                ; CPU:cpu|Reg_File:ref_file|regs[23][7], CPU:cpu|Reg_File:ref_file|regs[22][7],   ;
;                                       ;                                ; CPU:cpu|Reg_File:ref_file|regs[21][7], CPU:cpu|Reg_File:ref_file|regs[20][7],   ;
;                                       ;                                ; CPU:cpu|Reg_File:ref_file|regs[19][7], CPU:cpu|Reg_File:ref_file|regs[18][7],   ;
;                                       ;                                ; CPU:cpu|Reg_File:ref_file|regs[17][7], CPU:cpu|Reg_File:ref_file|regs[16][7],   ;
;                                       ;                                ; CPU:cpu|Reg_File:ref_file|regs[31][8], CPU:cpu|Reg_File:ref_file|regs[30][8],   ;
;                                       ;                                ; CPU:cpu|Reg_File:ref_file|regs[29][8], CPU:cpu|Reg_File:ref_file|regs[28][8],   ;
;                                       ;                                ; CPU:cpu|Reg_File:ref_file|regs[27][8], CPU:cpu|Reg_File:ref_file|regs[26][8],   ;
;                                       ;                                ; CPU:cpu|Reg_File:ref_file|regs[25][8], CPU:cpu|Reg_File:ref_file|regs[24][8],   ;
;                                       ;                                ; CPU:cpu|Reg_File:ref_file|regs[23][8], CPU:cpu|Reg_File:ref_file|regs[22][8],   ;
;                                       ;                                ; CPU:cpu|Reg_File:ref_file|regs[21][8], CPU:cpu|Reg_File:ref_file|regs[20][8],   ;
;                                       ;                                ; CPU:cpu|Reg_File:ref_file|regs[19][8], CPU:cpu|Reg_File:ref_file|regs[18][8],   ;
;                                       ;                                ; CPU:cpu|Reg_File:ref_file|regs[17][8], CPU:cpu|Reg_File:ref_file|regs[16][8],   ;
;                                       ;                                ; CPU:cpu|Reg_File:ref_file|regs[31][9], CPU:cpu|Reg_File:ref_file|regs[30][9],   ;
;                                       ;                                ; CPU:cpu|Reg_File:ref_file|regs[29][9], CPU:cpu|Reg_File:ref_file|regs[28][9],   ;
;                                       ;                                ; CPU:cpu|Reg_File:ref_file|regs[27][9], CPU:cpu|Reg_File:ref_file|regs[26][9],   ;
;                                       ;                                ; CPU:cpu|Reg_File:ref_file|regs[25][9], CPU:cpu|Reg_File:ref_file|regs[24][9],   ;
;                                       ;                                ; CPU:cpu|Reg_File:ref_file|regs[23][9], CPU:cpu|Reg_File:ref_file|regs[22][9],   ;
;                                       ;                                ; CPU:cpu|Reg_File:ref_file|regs[21][9], CPU:cpu|Reg_File:ref_file|regs[20][9],   ;
;                                       ;                                ; CPU:cpu|Reg_File:ref_file|regs[19][9], CPU:cpu|Reg_File:ref_file|regs[18][9],   ;
;                                       ;                                ; CPU:cpu|Reg_File:ref_file|regs[17][9], CPU:cpu|Reg_File:ref_file|regs[16][9],   ;
;                                       ;                                ; CPU:cpu|Reg_File:ref_file|regs[31][10], CPU:cpu|Reg_File:ref_file|regs[30][10], ;
;                                       ;                                ; CPU:cpu|Reg_File:ref_file|regs[29][10], CPU:cpu|Reg_File:ref_file|regs[28][10], ;
;                                       ;                                ; CPU:cpu|Reg_File:ref_file|regs[27][10], CPU:cpu|Reg_File:ref_file|regs[26][10], ;
;                                       ;                                ; CPU:cpu|Reg_File:ref_file|regs[25][10], CPU:cpu|Reg_File:ref_file|regs[24][10], ;
;                                       ;                                ; CPU:cpu|Reg_File:ref_file|regs[23][10], CPU:cpu|Reg_File:ref_file|regs[22][10], ;
;                                       ;                                ; CPU:cpu|Reg_File:ref_file|regs[21][10], CPU:cpu|Reg_File:ref_file|regs[20][10], ;
;                                       ;                                ; CPU:cpu|Reg_File:ref_file|regs[19][10], CPU:cpu|Reg_File:ref_file|regs[18][10], ;
;                                       ;                                ; CPU:cpu|Reg_File:ref_file|regs[17][10], CPU:cpu|Reg_File:ref_file|regs[16][10], ;
;                                       ;                                ; CPU:cpu|Reg_File:ref_file|regs[31][11], CPU:cpu|Reg_File:ref_file|regs[30][11], ;
;                                       ;                                ; CPU:cpu|Reg_File:ref_file|regs[29][11], CPU:cpu|Reg_File:ref_file|regs[28][11], ;
;                                       ;                                ; CPU:cpu|Reg_File:ref_file|regs[27][11], CPU:cpu|Reg_File:ref_file|regs[26][11], ;
;                                       ;                                ; CPU:cpu|Reg_File:ref_file|regs[25][11], CPU:cpu|Reg_File:ref_file|regs[24][11], ;
;                                       ;                                ; CPU:cpu|Reg_File:ref_file|regs[23][11], CPU:cpu|Reg_File:ref_file|regs[22][11], ;
;                                       ;                                ; CPU:cpu|Reg_File:ref_file|regs[21][11], CPU:cpu|Reg_File:ref_file|regs[20][11], ;
;                                       ;                                ; CPU:cpu|Reg_File:ref_file|regs[19][11], CPU:cpu|Reg_File:ref_file|regs[18][11], ;
;                                       ;                                ; CPU:cpu|Reg_File:ref_file|regs[17][11], CPU:cpu|Reg_File:ref_file|regs[16][11], ;
;                                       ;                                ; CPU:cpu|Reg_File:ref_file|regs[31][12], CPU:cpu|Reg_File:ref_file|regs[30][12], ;
;                                       ;                                ; CPU:cpu|Reg_File:ref_file|regs[29][12], CPU:cpu|Reg_File:ref_file|regs[28][12], ;
;                                       ;                                ; CPU:cpu|Reg_File:ref_file|regs[27][12], CPU:cpu|Reg_File:ref_file|regs[26][12], ;
;                                       ;                                ; CPU:cpu|Reg_File:ref_file|regs[25][12], CPU:cpu|Reg_File:ref_file|regs[24][12], ;
;                                       ;                                ; CPU:cpu|Reg_File:ref_file|regs[23][12], CPU:cpu|Reg_File:ref_file|regs[22][12], ;
;                                       ;                                ; CPU:cpu|Reg_File:ref_file|regs[21][12], CPU:cpu|Reg_File:ref_file|regs[20][12], ;
;                                       ;                                ; CPU:cpu|Reg_File:ref_file|regs[19][12], CPU:cpu|Reg_File:ref_file|regs[18][12], ;
;                                       ;                                ; CPU:cpu|Reg_File:ref_file|regs[17][12], CPU:cpu|Reg_File:ref_file|regs[16][12], ;
;                                       ;                                ; CPU:cpu|Reg_File:ref_file|regs[31][13], CPU:cpu|Reg_File:ref_file|regs[30][13], ;
;                                       ;                                ; CPU:cpu|Reg_File:ref_file|regs[29][13], CPU:cpu|Reg_File:ref_file|regs[28][13], ;
;                                       ;                                ; CPU:cpu|Reg_File:ref_file|regs[27][13], CPU:cpu|Reg_File:ref_file|regs[26][13], ;
;                                       ;                                ; CPU:cpu|Reg_File:ref_file|regs[25][13], CPU:cpu|Reg_File:ref_file|regs[24][13], ;
;                                       ;                                ; CPU:cpu|Reg_File:ref_file|regs[23][13], CPU:cpu|Reg_File:ref_file|regs[22][13], ;
;                                       ;                                ; CPU:cpu|Reg_File:ref_file|regs[21][13], CPU:cpu|Reg_File:ref_file|regs[20][13], ;
;                                       ;                                ; CPU:cpu|Reg_File:ref_file|regs[19][13], CPU:cpu|Reg_File:ref_file|regs[18][13], ;
;                                       ;                                ; CPU:cpu|Reg_File:ref_file|regs[17][13], CPU:cpu|Reg_File:ref_file|regs[16][13], ;
;                                       ;                                ; CPU:cpu|Reg_File:ref_file|regs[31][14], CPU:cpu|Reg_File:ref_file|regs[30][14], ;
;                                       ;                                ; CPU:cpu|Reg_File:ref_file|regs[29][14], CPU:cpu|Reg_File:ref_file|regs[28][14], ;
;                                       ;                                ; CPU:cpu|Reg_File:ref_file|regs[27][14], CPU:cpu|Reg_File:ref_file|regs[26][14], ;
;                                       ;                                ; CPU:cpu|Reg_File:ref_file|regs[25][14], CPU:cpu|Reg_File:ref_file|regs[24][14], ;
;                                       ;                                ; CPU:cpu|Reg_File:ref_file|regs[23][14], CPU:cpu|Reg_File:ref_file|regs[22][14], ;
;                                       ;                                ; CPU:cpu|Reg_File:ref_file|regs[21][14], CPU:cpu|Reg_File:ref_file|regs[20][14], ;
;                                       ;                                ; CPU:cpu|Reg_File:ref_file|regs[19][14], CPU:cpu|Reg_File:ref_file|regs[18][14], ;
;                                       ;                                ; CPU:cpu|Reg_File:ref_file|regs[17][14], CPU:cpu|Reg_File:ref_file|regs[16][14], ;
;                                       ;                                ; CPU:cpu|Reg_File:ref_file|regs[31][15], CPU:cpu|Reg_File:ref_file|regs[30][15], ;
;                                       ;                                ; CPU:cpu|Reg_File:ref_file|regs[29][15], CPU:cpu|Reg_File:ref_file|regs[28][15], ;
;                                       ;                                ; CPU:cpu|Reg_File:ref_file|regs[27][15], CPU:cpu|Reg_File:ref_file|regs[26][15], ;
;                                       ;                                ; CPU:cpu|Reg_File:ref_file|regs[25][15], CPU:cpu|Reg_File:ref_file|regs[24][15], ;
;                                       ;                                ; CPU:cpu|Reg_File:ref_file|regs[23][15], CPU:cpu|Reg_File:ref_file|regs[22][15], ;
;                                       ;                                ; CPU:cpu|Reg_File:ref_file|regs[21][15], CPU:cpu|Reg_File:ref_file|regs[20][15], ;
;                                       ;                                ; CPU:cpu|Reg_File:ref_file|regs[19][15], CPU:cpu|Reg_File:ref_file|regs[18][15], ;
;                                       ;                                ; CPU:cpu|Reg_File:ref_file|regs[17][15], CPU:cpu|Reg_File:ref_file|regs[16][15], ;
;                                       ;                                ; CPU:cpu|Reg_File:ref_file|regs[31][16], CPU:cpu|Reg_File:ref_file|regs[30][16], ;
;                                       ;                                ; CPU:cpu|Reg_File:ref_file|regs[29][16], CPU:cpu|Reg_File:ref_file|regs[28][16], ;
;                                       ;                                ; CPU:cpu|Reg_File:ref_file|regs[27][16], CPU:cpu|Reg_File:ref_file|regs[26][16], ;
;                                       ;                                ; CPU:cpu|Reg_File:ref_file|regs[25][16], CPU:cpu|Reg_File:ref_file|regs[24][16], ;
;                                       ;                                ; CPU:cpu|Reg_File:ref_file|regs[23][16], CPU:cpu|Reg_File:ref_file|regs[22][16], ;
;                                       ;                                ; CPU:cpu|Reg_File:ref_file|regs[21][16], CPU:cpu|Reg_File:ref_file|regs[20][16], ;
;                                       ;                                ; CPU:cpu|Reg_File:ref_file|regs[19][16], CPU:cpu|Reg_File:ref_file|regs[18][16], ;
;                                       ;                                ; CPU:cpu|Reg_File:ref_file|regs[17][16], CPU:cpu|Reg_File:ref_file|regs[16][16], ;
;                                       ;                                ; CPU:cpu|Reg_File:ref_file|regs[31][17], CPU:cpu|Reg_File:ref_file|regs[30][17], ;
;                                       ;                                ; CPU:cpu|Reg_File:ref_file|regs[29][17], CPU:cpu|Reg_File:ref_file|regs[28][17], ;
;                                       ;                                ; CPU:cpu|Reg_File:ref_file|regs[27][17], CPU:cpu|Reg_File:ref_file|regs[26][17], ;
;                                       ;                                ; CPU:cpu|Reg_File:ref_file|regs[25][17], CPU:cpu|Reg_File:ref_file|regs[24][17], ;
;                                       ;                                ; CPU:cpu|Reg_File:ref_file|regs[23][17], CPU:cpu|Reg_File:ref_file|regs[22][17], ;
;                                       ;                                ; CPU:cpu|Reg_File:ref_file|regs[21][17], CPU:cpu|Reg_File:ref_file|regs[20][17], ;
;                                       ;                                ; CPU:cpu|Reg_File:ref_file|regs[19][17], CPU:cpu|Reg_File:ref_file|regs[18][17], ;
;                                       ;                                ; CPU:cpu|Reg_File:ref_file|regs[17][17], CPU:cpu|Reg_File:ref_file|regs[16][17], ;
;                                       ;                                ; CPU:cpu|Reg_File:ref_file|regs[31][18], CPU:cpu|Reg_File:ref_file|regs[30][18], ;
;                                       ;                                ; CPU:cpu|Reg_File:ref_file|regs[29][18], CPU:cpu|Reg_File:ref_file|regs[28][18], ;
;                                       ;                                ; CPU:cpu|Reg_File:ref_file|regs[27][18], CPU:cpu|Reg_File:ref_file|regs[26][18], ;
;                                       ;                                ; CPU:cpu|Reg_File:ref_file|regs[25][18], CPU:cpu|Reg_File:ref_file|regs[24][18], ;
;                                       ;                                ; CPU:cpu|Reg_File:ref_file|regs[23][18], CPU:cpu|Reg_File:ref_file|regs[22][18], ;
;                                       ;                                ; CPU:cpu|Reg_File:ref_file|regs[21][18], CPU:cpu|Reg_File:ref_file|regs[20][18], ;
;                                       ;                                ; CPU:cpu|Reg_File:ref_file|regs[19][18], CPU:cpu|Reg_File:ref_file|regs[18][18], ;
;                                       ;                                ; CPU:cpu|Reg_File:ref_file|regs[17][18], CPU:cpu|Reg_File:ref_file|regs[16][18], ;
;                                       ;                                ; CPU:cpu|Reg_File:ref_file|regs[31][19], CPU:cpu|Reg_File:ref_file|regs[30][19], ;
;                                       ;                                ; CPU:cpu|Reg_File:ref_file|regs[29][19], CPU:cpu|Reg_File:ref_file|regs[28][19], ;
;                                       ;                                ; CPU:cpu|Reg_File:ref_file|regs[27][19], CPU:cpu|Reg_File:ref_file|regs[26][19], ;
;                                       ;                                ; CPU:cpu|Reg_File:ref_file|regs[25][19], CPU:cpu|Reg_File:ref_file|regs[24][19], ;
;                                       ;                                ; CPU:cpu|Reg_File:ref_file|regs[23][19], CPU:cpu|Reg_File:ref_file|regs[22][19], ;
;                                       ;                                ; CPU:cpu|Reg_File:ref_file|regs[21][19], CPU:cpu|Reg_File:ref_file|regs[20][19], ;
;                                       ;                                ; CPU:cpu|Reg_File:ref_file|regs[19][19], CPU:cpu|Reg_File:ref_file|regs[18][19], ;
;                                       ;                                ; CPU:cpu|Reg_File:ref_file|regs[17][19], CPU:cpu|Reg_File:ref_file|regs[16][19], ;
;                                       ;                                ; CPU:cpu|Reg_File:ref_file|regs[31][20], CPU:cpu|Reg_File:ref_file|regs[30][20], ;
;                                       ;                                ; CPU:cpu|Reg_File:ref_file|regs[29][20], CPU:cpu|Reg_File:ref_file|regs[28][20], ;
;                                       ;                                ; CPU:cpu|Reg_File:ref_file|regs[27][20], CPU:cpu|Reg_File:ref_file|regs[26][20], ;
;                                       ;                                ; CPU:cpu|Reg_File:ref_file|regs[25][20], CPU:cpu|Reg_File:ref_file|regs[24][20], ;
;                                       ;                                ; CPU:cpu|Reg_File:ref_file|regs[23][20], CPU:cpu|Reg_File:ref_file|regs[22][20], ;
;                                       ;                                ; CPU:cpu|Reg_File:ref_file|regs[21][20], CPU:cpu|Reg_File:ref_file|regs[20][20], ;
;                                       ;                                ; CPU:cpu|Reg_File:ref_file|regs[19][20], CPU:cpu|Reg_File:ref_file|regs[18][20], ;
;                                       ;                                ; CPU:cpu|Reg_File:ref_file|regs[17][20], CPU:cpu|Reg_File:ref_file|regs[16][20], ;
;                                       ;                                ; CPU:cpu|Reg_File:ref_file|regs[31][21], CPU:cpu|Reg_File:ref_file|regs[30][21], ;
;                                       ;                                ; CPU:cpu|Reg_File:ref_file|regs[29][21], CPU:cpu|Reg_File:ref_file|regs[28][21], ;
;                                       ;                                ; CPU:cpu|Reg_File:ref_file|regs[27][21], CPU:cpu|Reg_File:ref_file|regs[26][21], ;
;                                       ;                                ; CPU:cpu|Reg_File:ref_file|regs[25][21], CPU:cpu|Reg_File:ref_file|regs[24][21], ;
;                                       ;                                ; CPU:cpu|Reg_File:ref_file|regs[23][21], CPU:cpu|Reg_File:ref_file|regs[22][21], ;
;                                       ;                                ; CPU:cpu|Reg_File:ref_file|regs[21][21], CPU:cpu|Reg_File:ref_file|regs[20][21], ;
;                                       ;                                ; CPU:cpu|Reg_File:ref_file|regs[19][21], CPU:cpu|Reg_File:ref_file|regs[18][21], ;
;                                       ;                                ; CPU:cpu|Reg_File:ref_file|regs[17][21], CPU:cpu|Reg_File:ref_file|regs[16][21], ;
;                                       ;                                ; CPU:cpu|Reg_File:ref_file|regs[31][22], CPU:cpu|Reg_File:ref_file|regs[30][22], ;
;                                       ;                                ; CPU:cpu|Reg_File:ref_file|regs[29][22], CPU:cpu|Reg_File:ref_file|regs[28][22], ;
;                                       ;                                ; CPU:cpu|Reg_File:ref_file|regs[27][22], CPU:cpu|Reg_File:ref_file|regs[26][22], ;
;                                       ;                                ; CPU:cpu|Reg_File:ref_file|regs[25][22], CPU:cpu|Reg_File:ref_file|regs[24][22], ;
;                                       ;                                ; CPU:cpu|Reg_File:ref_file|regs[23][22], CPU:cpu|Reg_File:ref_file|regs[22][22], ;
;                                       ;                                ; CPU:cpu|Reg_File:ref_file|regs[21][22], CPU:cpu|Reg_File:ref_file|regs[20][22], ;
;                                       ;                                ; CPU:cpu|Reg_File:ref_file|regs[19][22], CPU:cpu|Reg_File:ref_file|regs[18][22], ;
;                                       ;                                ; CPU:cpu|Reg_File:ref_file|regs[17][22], CPU:cpu|Reg_File:ref_file|regs[16][22], ;
;                                       ;                                ; CPU:cpu|Reg_File:ref_file|regs[31][23], CPU:cpu|Reg_File:ref_file|regs[30][23], ;
;                                       ;                                ; CPU:cpu|Reg_File:ref_file|regs[29][23], CPU:cpu|Reg_File:ref_file|regs[28][23], ;
;                                       ;                                ; CPU:cpu|Reg_File:ref_file|regs[27][23], CPU:cpu|Reg_File:ref_file|regs[26][23], ;
;                                       ;                                ; CPU:cpu|Reg_File:ref_file|regs[25][23], CPU:cpu|Reg_File:ref_file|regs[24][23], ;
;                                       ;                                ; CPU:cpu|Reg_File:ref_file|regs[23][23], CPU:cpu|Reg_File:ref_file|regs[22][23], ;
;                                       ;                                ; CPU:cpu|Reg_File:ref_file|regs[21][23], CPU:cpu|Reg_File:ref_file|regs[20][23], ;
;                                       ;                                ; CPU:cpu|Reg_File:ref_file|regs[19][23], CPU:cpu|Reg_File:ref_file|regs[18][23], ;
;                                       ;                                ; CPU:cpu|Reg_File:ref_file|regs[17][23], CPU:cpu|Reg_File:ref_file|regs[16][23], ;
;                                       ;                                ; CPU:cpu|Reg_File:ref_file|regs[31][24], CPU:cpu|Reg_File:ref_file|regs[30][24], ;
;                                       ;                                ; CPU:cpu|Reg_File:ref_file|regs[29][24], CPU:cpu|Reg_File:ref_file|regs[28][24], ;
;                                       ;                                ; CPU:cpu|Reg_File:ref_file|regs[27][24], CPU:cpu|Reg_File:ref_file|regs[26][24], ;
;                                       ;                                ; CPU:cpu|Reg_File:ref_file|regs[25][24], CPU:cpu|Reg_File:ref_file|regs[24][24], ;
;                                       ;                                ; CPU:cpu|Reg_File:ref_file|regs[23][24], CPU:cpu|Reg_File:ref_file|regs[22][24], ;
;                                       ;                                ; CPU:cpu|Reg_File:ref_file|regs[21][24], CPU:cpu|Reg_File:ref_file|regs[20][24], ;
;                                       ;                                ; CPU:cpu|Reg_File:ref_file|regs[19][24], CPU:cpu|Reg_File:ref_file|regs[18][24], ;
;                                       ;                                ; CPU:cpu|Reg_File:ref_file|regs[17][24], CPU:cpu|Reg_File:ref_file|regs[16][24], ;
;                                       ;                                ; CPU:cpu|Reg_File:ref_file|regs[31][25], CPU:cpu|Reg_File:ref_file|regs[30][25], ;
;                                       ;                                ; CPU:cpu|Reg_File:ref_file|regs[29][25], CPU:cpu|Reg_File:ref_file|regs[28][25], ;
;                                       ;                                ; CPU:cpu|Reg_File:ref_file|regs[27][25], CPU:cpu|Reg_File:ref_file|regs[26][25], ;
;                                       ;                                ; CPU:cpu|Reg_File:ref_file|regs[25][25], CPU:cpu|Reg_File:ref_file|regs[24][25], ;
;                                       ;                                ; CPU:cpu|Reg_File:ref_file|regs[23][25], CPU:cpu|Reg_File:ref_file|regs[22][25], ;
;                                       ;                                ; CPU:cpu|Reg_File:ref_file|regs[21][25], CPU:cpu|Reg_File:ref_file|regs[20][25], ;
;                                       ;                                ; CPU:cpu|Reg_File:ref_file|regs[19][25], CPU:cpu|Reg_File:ref_file|regs[18][25], ;
;                                       ;                                ; CPU:cpu|Reg_File:ref_file|regs[17][25], CPU:cpu|Reg_File:ref_file|regs[16][25], ;
;                                       ;                                ; CPU:cpu|Reg_File:ref_file|regs[31][26], CPU:cpu|Reg_File:ref_file|regs[30][26], ;
;                                       ;                                ; CPU:cpu|Reg_File:ref_file|regs[29][26], CPU:cpu|Reg_File:ref_file|regs[28][26], ;
;                                       ;                                ; CPU:cpu|Reg_File:ref_file|regs[27][26], CPU:cpu|Reg_File:ref_file|regs[26][26], ;
;                                       ;                                ; CPU:cpu|Reg_File:ref_file|regs[25][26], CPU:cpu|Reg_File:ref_file|regs[24][26], ;
;                                       ;                                ; CPU:cpu|Reg_File:ref_file|regs[23][26], CPU:cpu|Reg_File:ref_file|regs[22][26], ;
;                                       ;                                ; CPU:cpu|Reg_File:ref_file|regs[21][26], CPU:cpu|Reg_File:ref_file|regs[20][26], ;
;                                       ;                                ; CPU:cpu|Reg_File:ref_file|regs[19][26], CPU:cpu|Reg_File:ref_file|regs[18][26], ;
;                                       ;                                ; CPU:cpu|Reg_File:ref_file|regs[17][26], CPU:cpu|Reg_File:ref_file|regs[16][26], ;
;                                       ;                                ; CPU:cpu|Reg_File:ref_file|regs[31][27], CPU:cpu|Reg_File:ref_file|regs[30][27], ;
;                                       ;                                ; CPU:cpu|Reg_File:ref_file|regs[29][27], CPU:cpu|Reg_File:ref_file|regs[28][27], ;
;                                       ;                                ; CPU:cpu|Reg_File:ref_file|regs[27][27], CPU:cpu|Reg_File:ref_file|regs[26][27], ;
;                                       ;                                ; CPU:cpu|Reg_File:ref_file|regs[25][27], CPU:cpu|Reg_File:ref_file|regs[24][27], ;
;                                       ;                                ; CPU:cpu|Reg_File:ref_file|regs[23][27], CPU:cpu|Reg_File:ref_file|regs[22][27], ;
;                                       ;                                ; CPU:cpu|Reg_File:ref_file|regs[21][27], CPU:cpu|Reg_File:ref_file|regs[20][27], ;
;                                       ;                                ; CPU:cpu|Reg_File:ref_file|regs[19][27], CPU:cpu|Reg_File:ref_file|regs[18][27], ;
;                                       ;                                ; CPU:cpu|Reg_File:ref_file|regs[17][27], CPU:cpu|Reg_File:ref_file|regs[16][27], ;
;                                       ;                                ; CPU:cpu|Reg_File:ref_file|regs[31][28], CPU:cpu|Reg_File:ref_file|regs[30][28], ;
;                                       ;                                ; CPU:cpu|Reg_File:ref_file|regs[29][28], CPU:cpu|Reg_File:ref_file|regs[28][28], ;
;                                       ;                                ; CPU:cpu|Reg_File:ref_file|regs[27][28], CPU:cpu|Reg_File:ref_file|regs[26][28], ;
;                                       ;                                ; CPU:cpu|Reg_File:ref_file|regs[25][28], CPU:cpu|Reg_File:ref_file|regs[24][28], ;
;                                       ;                                ; CPU:cpu|Reg_File:ref_file|regs[23][28], CPU:cpu|Reg_File:ref_file|regs[22][28], ;
;                                       ;                                ; CPU:cpu|Reg_File:ref_file|regs[21][28], CPU:cpu|Reg_File:ref_file|regs[20][28], ;
;                                       ;                                ; CPU:cpu|Reg_File:ref_file|regs[19][28], CPU:cpu|Reg_File:ref_file|regs[18][28], ;
;                                       ;                                ; CPU:cpu|Reg_File:ref_file|regs[17][28], CPU:cpu|Reg_File:ref_file|regs[16][28], ;
;                                       ;                                ; CPU:cpu|Reg_File:ref_file|regs[31][29], CPU:cpu|Reg_File:ref_file|regs[30][29], ;
;                                       ;                                ; CPU:cpu|Reg_File:ref_file|regs[29][29], CPU:cpu|Reg_File:ref_file|regs[28][29], ;
;                                       ;                                ; CPU:cpu|Reg_File:ref_file|regs[27][29], CPU:cpu|Reg_File:ref_file|regs[26][29], ;
;                                       ;                                ; CPU:cpu|Reg_File:ref_file|regs[25][29], CPU:cpu|Reg_File:ref_file|regs[24][29], ;
;                                       ;                                ; CPU:cpu|Reg_File:ref_file|regs[23][29], CPU:cpu|Reg_File:ref_file|regs[22][29], ;
;                                       ;                                ; CPU:cpu|Reg_File:ref_file|regs[21][29], CPU:cpu|Reg_File:ref_file|regs[20][29], ;
;                                       ;                                ; CPU:cpu|Reg_File:ref_file|regs[19][29], CPU:cpu|Reg_File:ref_file|regs[18][29], ;
;                                       ;                                ; CPU:cpu|Reg_File:ref_file|regs[17][29], CPU:cpu|Reg_File:ref_file|regs[16][29], ;
;                                       ;                                ; CPU:cpu|Reg_File:ref_file|regs[31][30], CPU:cpu|Reg_File:ref_file|regs[30][30], ;
;                                       ;                                ; CPU:cpu|Reg_File:ref_file|regs[29][30], CPU:cpu|Reg_File:ref_file|regs[28][30], ;
;                                       ;                                ; CPU:cpu|Reg_File:ref_file|regs[27][30], CPU:cpu|Reg_File:ref_file|regs[26][30], ;
;                                       ;                                ; CPU:cpu|Reg_File:ref_file|regs[25][30], CPU:cpu|Reg_File:ref_file|regs[24][30], ;
;                                       ;                                ; CPU:cpu|Reg_File:ref_file|regs[23][30], CPU:cpu|Reg_File:ref_file|regs[22][30], ;
;                                       ;                                ; CPU:cpu|Reg_File:ref_file|regs[21][30], CPU:cpu|Reg_File:ref_file|regs[20][30], ;
;                                       ;                                ; CPU:cpu|Reg_File:ref_file|regs[19][30], CPU:cpu|Reg_File:ref_file|regs[18][30], ;
;                                       ;                                ; CPU:cpu|Reg_File:ref_file|regs[17][30], CPU:cpu|Reg_File:ref_file|regs[16][30], ;
;                                       ;                                ; CPU:cpu|Reg_File:ref_file|regs[31][31], CPU:cpu|Reg_File:ref_file|regs[30][31], ;
;                                       ;                                ; CPU:cpu|Reg_File:ref_file|regs[29][31], CPU:cpu|Reg_File:ref_file|regs[28][31], ;
;                                       ;                                ; CPU:cpu|Reg_File:ref_file|regs[27][31], CPU:cpu|Reg_File:ref_file|regs[26][31], ;
;                                       ;                                ; CPU:cpu|Reg_File:ref_file|regs[25][31], CPU:cpu|Reg_File:ref_file|regs[24][31], ;
;                                       ;                                ; CPU:cpu|Reg_File:ref_file|regs[23][31], CPU:cpu|Reg_File:ref_file|regs[22][31], ;
;                                       ;                                ; CPU:cpu|Reg_File:ref_file|regs[21][31], CPU:cpu|Reg_File:ref_file|regs[20][31], ;
;                                       ;                                ; CPU:cpu|Reg_File:ref_file|regs[19][31], CPU:cpu|Reg_File:ref_file|regs[18][31], ;
;                                       ;                                ; CPU:cpu|Reg_File:ref_file|regs[17][31], CPU:cpu|Reg_File:ref_file|regs[16][31], ;
;                                       ;                                ; CPU:cpu|Reg_File:ref_file|regs[15][0], CPU:cpu|Reg_File:ref_file|regs[14][0],   ;
;                                       ;                                ; CPU:cpu|Reg_File:ref_file|regs[12][0], CPU:cpu|Reg_File:ref_file|regs[11][0],   ;
;                                       ;                                ; CPU:cpu|Reg_File:ref_file|regs[10][0], CPU:cpu|Reg_File:ref_file|regs[9][0],    ;
;                                       ;                                ; CPU:cpu|Reg_File:ref_file|regs[7][0], CPU:cpu|Reg_File:ref_file|regs[15][1],    ;
;                                       ;                                ; CPU:cpu|Reg_File:ref_file|regs[14][1], CPU:cpu|Reg_File:ref_file|regs[12][1],   ;
;                                       ;                                ; CPU:cpu|Reg_File:ref_file|regs[11][1], CPU:cpu|Reg_File:ref_file|regs[10][1],   ;
;                                       ;                                ; CPU:cpu|Reg_File:ref_file|regs[9][1], CPU:cpu|Reg_File:ref_file|regs[7][1],     ;
;                                       ;                                ; CPU:cpu|Reg_File:ref_file|regs[15][2], CPU:cpu|Reg_File:ref_file|regs[14][2],   ;
;                                       ;                                ; CPU:cpu|Reg_File:ref_file|regs[12][2], CPU:cpu|Reg_File:ref_file|regs[11][2],   ;
;                                       ;                                ; CPU:cpu|Reg_File:ref_file|regs[10][2], CPU:cpu|Reg_File:ref_file|regs[9][2],    ;
;                                       ;                                ; CPU:cpu|Reg_File:ref_file|regs[7][2], CPU:cpu|Reg_File:ref_file|regs[15][3],    ;
;                                       ;                                ; CPU:cpu|Reg_File:ref_file|regs[14][3], CPU:cpu|Reg_File:ref_file|regs[12][3],   ;
;                                       ;                                ; CPU:cpu|Reg_File:ref_file|regs[11][3], CPU:cpu|Reg_File:ref_file|regs[10][3],   ;
;                                       ;                                ; CPU:cpu|Reg_File:ref_file|regs[9][3], CPU:cpu|Reg_File:ref_file|regs[7][3],     ;
;                                       ;                                ; CPU:cpu|Reg_File:ref_file|regs[15][4], CPU:cpu|Reg_File:ref_file|regs[14][4],   ;
;                                       ;                                ; CPU:cpu|Reg_File:ref_file|regs[12][4], CPU:cpu|Reg_File:ref_file|regs[11][4],   ;
;                                       ;                                ; CPU:cpu|Reg_File:ref_file|regs[10][4], CPU:cpu|Reg_File:ref_file|regs[9][4],    ;
;                                       ;                                ; CPU:cpu|Reg_File:ref_file|regs[7][4], CPU:cpu|Reg_File:ref_file|regs[15][5],    ;
;                                       ;                                ; CPU:cpu|Reg_File:ref_file|regs[14][5], CPU:cpu|Reg_File:ref_file|regs[12][5],   ;
;                                       ;                                ; CPU:cpu|Reg_File:ref_file|regs[11][5], CPU:cpu|Reg_File:ref_file|regs[10][5],   ;
;                                       ;                                ; CPU:cpu|Reg_File:ref_file|regs[9][5], CPU:cpu|Reg_File:ref_file|regs[7][5],     ;
;                                       ;                                ; CPU:cpu|Reg_File:ref_file|regs[15][6], CPU:cpu|Reg_File:ref_file|regs[14][6],   ;
;                                       ;                                ; CPU:cpu|Reg_File:ref_file|regs[12][6], CPU:cpu|Reg_File:ref_file|regs[11][6],   ;
;                                       ;                                ; CPU:cpu|Reg_File:ref_file|regs[10][6], CPU:cpu|Reg_File:ref_file|regs[9][6],    ;
;                                       ;                                ; CPU:cpu|Reg_File:ref_file|regs[7][6], CPU:cpu|Reg_File:ref_file|regs[15][7],    ;
;                                       ;                                ; CPU:cpu|Reg_File:ref_file|regs[14][7], CPU:cpu|Reg_File:ref_file|regs[12][7],   ;
;                                       ;                                ; CPU:cpu|Reg_File:ref_file|regs[11][7], CPU:cpu|Reg_File:ref_file|regs[10][7],   ;
;                                       ;                                ; CPU:cpu|Reg_File:ref_file|regs[9][7], CPU:cpu|Reg_File:ref_file|regs[7][7],     ;
;                                       ;                                ; CPU:cpu|Reg_File:ref_file|regs[15][8], CPU:cpu|Reg_File:ref_file|regs[14][8],   ;
;                                       ;                                ; CPU:cpu|Reg_File:ref_file|regs[12][8], CPU:cpu|Reg_File:ref_file|regs[11][8],   ;
;                                       ;                                ; CPU:cpu|Reg_File:ref_file|regs[10][8], CPU:cpu|Reg_File:ref_file|regs[9][8],    ;
;                                       ;                                ; CPU:cpu|Reg_File:ref_file|regs[7][8], CPU:cpu|Reg_File:ref_file|regs[15][9],    ;
;                                       ;                                ; CPU:cpu|Reg_File:ref_file|regs[14][9], CPU:cpu|Reg_File:ref_file|regs[12][9],   ;
;                                       ;                                ; CPU:cpu|Reg_File:ref_file|regs[11][9], CPU:cpu|Reg_File:ref_file|regs[10][9],   ;
;                                       ;                                ; CPU:cpu|Reg_File:ref_file|regs[9][9], CPU:cpu|Reg_File:ref_file|regs[7][9],     ;
;                                       ;                                ; CPU:cpu|Reg_File:ref_file|regs[15][10], CPU:cpu|Reg_File:ref_file|regs[14][10], ;
;                                       ;                                ; CPU:cpu|Reg_File:ref_file|regs[12][10], CPU:cpu|Reg_File:ref_file|regs[11][10], ;
;                                       ;                                ; CPU:cpu|Reg_File:ref_file|regs[10][10], CPU:cpu|Reg_File:ref_file|regs[9][10],  ;
;                                       ;                                ; CPU:cpu|Reg_File:ref_file|regs[7][10], CPU:cpu|Reg_File:ref_file|regs[15][11],  ;
;                                       ;                                ; CPU:cpu|Reg_File:ref_file|regs[14][11], CPU:cpu|Reg_File:ref_file|regs[12][11], ;
;                                       ;                                ; CPU:cpu|Reg_File:ref_file|regs[11][11], CPU:cpu|Reg_File:ref_file|regs[10][11], ;
;                                       ;                                ; CPU:cpu|Reg_File:ref_file|regs[9][11], CPU:cpu|Reg_File:ref_file|regs[7][11],   ;
;                                       ;                                ; CPU:cpu|Reg_File:ref_file|regs[15][12], CPU:cpu|Reg_File:ref_file|regs[14][12], ;
;                                       ;                                ; CPU:cpu|Reg_File:ref_file|regs[12][12], CPU:cpu|Reg_File:ref_file|regs[11][12], ;
;                                       ;                                ; CPU:cpu|Reg_File:ref_file|regs[10][12], CPU:cpu|Reg_File:ref_file|regs[9][12],  ;
;                                       ;                                ; CPU:cpu|Reg_File:ref_file|regs[7][12], CPU:cpu|Reg_File:ref_file|regs[15][13],  ;
;                                       ;                                ; CPU:cpu|Reg_File:ref_file|regs[14][13], CPU:cpu|Reg_File:ref_file|regs[12][13], ;
;                                       ;                                ; CPU:cpu|Reg_File:ref_file|regs[11][13], CPU:cpu|Reg_File:ref_file|regs[10][13], ;
;                                       ;                                ; CPU:cpu|Reg_File:ref_file|regs[9][13], CPU:cpu|Reg_File:ref_file|regs[7][13],   ;
;                                       ;                                ; CPU:cpu|Reg_File:ref_file|regs[15][14], CPU:cpu|Reg_File:ref_file|regs[14][14], ;
;                                       ;                                ; CPU:cpu|Reg_File:ref_file|regs[12][14], CPU:cpu|Reg_File:ref_file|regs[11][14], ;
;                                       ;                                ; CPU:cpu|Reg_File:ref_file|regs[10][14], CPU:cpu|Reg_File:ref_file|regs[9][14],  ;
;                                       ;                                ; CPU:cpu|Reg_File:ref_file|regs[7][14], CPU:cpu|Reg_File:ref_file|regs[15][15],  ;
;                                       ;                                ; CPU:cpu|Reg_File:ref_file|regs[14][15], CPU:cpu|Reg_File:ref_file|regs[12][15], ;
;                                       ;                                ; CPU:cpu|Reg_File:ref_file|regs[11][15], CPU:cpu|Reg_File:ref_file|regs[10][15], ;
;                                       ;                                ; CPU:cpu|Reg_File:ref_file|regs[9][15], CPU:cpu|Reg_File:ref_file|regs[7][15],   ;
;                                       ;                                ; CPU:cpu|Reg_File:ref_file|regs[15][16], CPU:cpu|Reg_File:ref_file|regs[14][16], ;
;                                       ;                                ; CPU:cpu|Reg_File:ref_file|regs[12][16], CPU:cpu|Reg_File:ref_file|regs[11][16], ;
;                                       ;                                ; CPU:cpu|Reg_File:ref_file|regs[10][16], CPU:cpu|Reg_File:ref_file|regs[9][16],  ;
;                                       ;                                ; CPU:cpu|Reg_File:ref_file|regs[7][16], CPU:cpu|Reg_File:ref_file|regs[15][17],  ;
;                                       ;                                ; CPU:cpu|Reg_File:ref_file|regs[14][17], CPU:cpu|Reg_File:ref_file|regs[12][17], ;
;                                       ;                                ; CPU:cpu|Reg_File:ref_file|regs[11][17], CPU:cpu|Reg_File:ref_file|regs[10][17], ;
;                                       ;                                ; CPU:cpu|Reg_File:ref_file|regs[9][17], CPU:cpu|Reg_File:ref_file|regs[7][17],   ;
;                                       ;                                ; CPU:cpu|Reg_File:ref_file|regs[15][18], CPU:cpu|Reg_File:ref_file|regs[14][18], ;
;                                       ;                                ; CPU:cpu|Reg_File:ref_file|regs[12][18], CPU:cpu|Reg_File:ref_file|regs[11][18], ;
;                                       ;                                ; CPU:cpu|Reg_File:ref_file|regs[10][18], CPU:cpu|Reg_File:ref_file|regs[9][18],  ;
;                                       ;                                ; CPU:cpu|Reg_File:ref_file|regs[7][18], CPU:cpu|Reg_File:ref_file|regs[15][19],  ;
;                                       ;                                ; CPU:cpu|Reg_File:ref_file|regs[14][19], CPU:cpu|Reg_File:ref_file|regs[12][19], ;
;                                       ;                                ; CPU:cpu|Reg_File:ref_file|regs[11][19], CPU:cpu|Reg_File:ref_file|regs[10][19], ;
;                                       ;                                ; CPU:cpu|Reg_File:ref_file|regs[9][19], CPU:cpu|Reg_File:ref_file|regs[7][19],   ;
;                                       ;                                ; CPU:cpu|Reg_File:ref_file|regs[15][20], CPU:cpu|Reg_File:ref_file|regs[14][20], ;
;                                       ;                                ; CPU:cpu|Reg_File:ref_file|regs[12][20], CPU:cpu|Reg_File:ref_file|regs[11][20], ;
;                                       ;                                ; CPU:cpu|Reg_File:ref_file|regs[10][20], CPU:cpu|Reg_File:ref_file|regs[9][20],  ;
;                                       ;                                ; CPU:cpu|Reg_File:ref_file|regs[7][20], CPU:cpu|Reg_File:ref_file|regs[15][21],  ;
;                                       ;                                ; CPU:cpu|Reg_File:ref_file|regs[14][21], CPU:cpu|Reg_File:ref_file|regs[12][21], ;
;                                       ;                                ; CPU:cpu|Reg_File:ref_file|regs[11][21], CPU:cpu|Reg_File:ref_file|regs[10][21], ;
;                                       ;                                ; CPU:cpu|Reg_File:ref_file|regs[9][21], CPU:cpu|Reg_File:ref_file|regs[7][21],   ;
;                                       ;                                ; CPU:cpu|Reg_File:ref_file|regs[15][22], CPU:cpu|Reg_File:ref_file|regs[14][22], ;
;                                       ;                                ; CPU:cpu|Reg_File:ref_file|regs[12][22], CPU:cpu|Reg_File:ref_file|regs[11][22], ;
;                                       ;                                ; CPU:cpu|Reg_File:ref_file|regs[10][22], CPU:cpu|Reg_File:ref_file|regs[9][22],  ;
;                                       ;                                ; CPU:cpu|Reg_File:ref_file|regs[7][22], CPU:cpu|Reg_File:ref_file|regs[15][23],  ;
;                                       ;                                ; CPU:cpu|Reg_File:ref_file|regs[14][23], CPU:cpu|Reg_File:ref_file|regs[12][23], ;
;                                       ;                                ; CPU:cpu|Reg_File:ref_file|regs[11][23], CPU:cpu|Reg_File:ref_file|regs[10][23], ;
;                                       ;                                ; CPU:cpu|Reg_File:ref_file|regs[9][23], CPU:cpu|Reg_File:ref_file|regs[7][23],   ;
;                                       ;                                ; CPU:cpu|Reg_File:ref_file|regs[15][24], CPU:cpu|Reg_File:ref_file|regs[14][24], ;
;                                       ;                                ; CPU:cpu|Reg_File:ref_file|regs[12][24], CPU:cpu|Reg_File:ref_file|regs[11][24], ;
;                                       ;                                ; CPU:cpu|Reg_File:ref_file|regs[10][24], CPU:cpu|Reg_File:ref_file|regs[9][24],  ;
;                                       ;                                ; CPU:cpu|Reg_File:ref_file|regs[7][24], CPU:cpu|Reg_File:ref_file|regs[15][25],  ;
;                                       ;                                ; CPU:cpu|Reg_File:ref_file|regs[14][25], CPU:cpu|Reg_File:ref_file|regs[12][25], ;
;                                       ;                                ; CPU:cpu|Reg_File:ref_file|regs[11][25], CPU:cpu|Reg_File:ref_file|regs[10][25], ;
;                                       ;                                ; CPU:cpu|Reg_File:ref_file|regs[9][25], CPU:cpu|Reg_File:ref_file|regs[7][25],   ;
;                                       ;                                ; CPU:cpu|Reg_File:ref_file|regs[15][26], CPU:cpu|Reg_File:ref_file|regs[14][26], ;
;                                       ;                                ; CPU:cpu|Reg_File:ref_file|regs[12][26], CPU:cpu|Reg_File:ref_file|regs[11][26], ;
;                                       ;                                ; CPU:cpu|Reg_File:ref_file|regs[10][26], CPU:cpu|Reg_File:ref_file|regs[9][26],  ;
;                                       ;                                ; CPU:cpu|Reg_File:ref_file|regs[7][26], CPU:cpu|Reg_File:ref_file|regs[15][27],  ;
;                                       ;                                ; CPU:cpu|Reg_File:ref_file|regs[14][27], CPU:cpu|Reg_File:ref_file|regs[12][27], ;
;                                       ;                                ; CPU:cpu|Reg_File:ref_file|regs[11][27], CPU:cpu|Reg_File:ref_file|regs[10][27], ;
;                                       ;                                ; CPU:cpu|Reg_File:ref_file|regs[9][27], CPU:cpu|Reg_File:ref_file|regs[7][27],   ;
;                                       ;                                ; CPU:cpu|Reg_File:ref_file|regs[15][28], CPU:cpu|Reg_File:ref_file|regs[14][28], ;
;                                       ;                                ; CPU:cpu|Reg_File:ref_file|regs[12][28], CPU:cpu|Reg_File:ref_file|regs[11][28], ;
;                                       ;                                ; CPU:cpu|Reg_File:ref_file|regs[10][28], CPU:cpu|Reg_File:ref_file|regs[9][28],  ;
;                                       ;                                ; CPU:cpu|Reg_File:ref_file|regs[7][28], CPU:cpu|Reg_File:ref_file|regs[15][29],  ;
;                                       ;                                ; CPU:cpu|Reg_File:ref_file|regs[14][29], CPU:cpu|Reg_File:ref_file|regs[12][29], ;
;                                       ;                                ; CPU:cpu|Reg_File:ref_file|regs[11][29], CPU:cpu|Reg_File:ref_file|regs[10][29], ;
;                                       ;                                ; CPU:cpu|Reg_File:ref_file|regs[9][29], CPU:cpu|Reg_File:ref_file|regs[7][29],   ;
;                                       ;                                ; CPU:cpu|Reg_File:ref_file|regs[15][30], CPU:cpu|Reg_File:ref_file|regs[14][30], ;
;                                       ;                                ; CPU:cpu|Reg_File:ref_file|regs[12][30], CPU:cpu|Reg_File:ref_file|regs[11][30], ;
;                                       ;                                ; CPU:cpu|Reg_File:ref_file|regs[10][30], CPU:cpu|Reg_File:ref_file|regs[9][30],  ;
;                                       ;                                ; CPU:cpu|Reg_File:ref_file|regs[7][30], CPU:cpu|Reg_File:ref_file|regs[15][31],  ;
;                                       ;                                ; CPU:cpu|Reg_File:ref_file|regs[14][31], CPU:cpu|Reg_File:ref_file|regs[12][31], ;
;                                       ;                                ; CPU:cpu|Reg_File:ref_file|regs[11][31], CPU:cpu|Reg_File:ref_file|regs[10][31], ;
;                                       ;                                ; CPU:cpu|Reg_File:ref_file|regs[9][31], CPU:cpu|Reg_File:ref_file|regs[7][31]    ;
+---------------------------------------+--------------------------------+---------------------------------------------------------------------------------+


+------------------------------------------------------+
; General Register Statistics                          ;
+----------------------------------------------+-------+
; Statistic                                    ; Value ;
+----------------------------------------------+-------+
; Total registers                              ; 5549  ;
; Number of registers using Synchronous Clear  ; 48    ;
; Number of registers using Synchronous Load   ; 69    ;
; Number of registers using Asynchronous Clear ; 384   ;
; Number of registers using Asynchronous Load  ; 0     ;
; Number of registers using Clock Enable       ; 4842  ;
; Number of registers using Preset             ; 0     ;
+----------------------------------------------+-------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Inverted Register Statistics                                                                                                                                                                                                                                                                                                              ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------+
; Inverted Register                                                                                                                                                                                                                                                                                                               ; Fan out ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------+
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[2] ; 2       ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[1] ; 3       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[1]                                                                                                                                                   ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[2]                                                                                                                                                   ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[3]                                                                                                                                                   ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[4]                                                                                                                                                   ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[5]                                                                                                                                                   ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[6]                                                                                                                                                   ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[7]                                                                                                                                                   ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[0]                                                                                                                                                   ; 1       ;
; Total number of inverted registers = 10                                                                                                                                                                                                                                                                                         ;         ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Restructuring Statistics (Restructuring Performed)                                                                                                   ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+----------------------------------------------------+
; Multiplexer Inputs ; Bus Width ; Baseline Area ; Area if Restructured ; Saving if Restructured ; Registered ; Example Multiplexer Output                         ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+----------------------------------------------------+
; 3:1                ; 4 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; No         ; |CPU_Demo|CPU:cpu|Immediate_Gen:imm_gen|Selector22 ;
; 8:1                ; 32 bits   ; 160 LEs       ; 128 LEs              ; 32 LEs                 ; No         ; |CPU_Demo|CPU:cpu|Reg_File:ref_file|Mux20          ;
; 6:1                ; 31 bits   ; 124 LEs       ; 0 LEs                ; 124 LEs                ; No         ; |CPU_Demo|CPU:cpu|ALU:alu|Add0                     ;
; 6:1                ; 32 bits   ; 128 LEs       ; 32 LEs               ; 96 LEs                 ; No         ; |CPU_Demo|CPU:cpu|ALU:alu|Add0                     ;
; 5:1                ; 3 bits    ; 9 LEs         ; 9 LEs                ; 0 LEs                  ; No         ; |CPU_Demo|CPU:cpu|Immediate_Gen:imm_gen|Selector30 ;
; 32:1               ; 32 bits   ; 672 LEs       ; 256 LEs              ; 416 LEs                ; No         ; |CPU_Demo|CPU:cpu|Reg_File:ref_file|Mux57          ;
; 8:1                ; 2 bits    ; 10 LEs        ; 8 LEs                ; 2 LEs                  ; No         ; |CPU_Demo|CPU:cpu|Immediate_Gen:imm_gen|Selector21 ;
; 130:1              ; 32 bits   ; 2752 LEs      ; 2752 LEs             ; 0 LEs                  ; No         ; |CPU_Demo|CPU:cpu|Mux:mux1|out[18]                 ;
; 23:1               ; 7 bits    ; 105 LEs       ; 42 LEs               ; 63 LEs                 ; No         ; |CPU_Demo|CPU:cpu|ALU:alu|Mux11                    ;
; 22:1               ; 7 bits    ; 98 LEs        ; 42 LEs               ; 56 LEs                 ; No         ; |CPU_Demo|CPU:cpu|ALU:alu|Mux19                    ;
; 24:1               ; 4 bits    ; 64 LEs        ; 32 LEs               ; 32 LEs                 ; No         ; |CPU_Demo|CPU:cpu|ALU:alu|Mux7                     ;
; 23:1               ; 4 bits    ; 60 LEs        ; 32 LEs               ; 28 LEs                 ; No         ; |CPU_Demo|CPU:cpu|ALU:alu|Mux26                    ;
; 25:1               ; 2 bits    ; 32 LEs        ; 18 LEs               ; 14 LEs                 ; No         ; |CPU_Demo|CPU:cpu|ALU:alu|Mux2                     ;
; 24:1               ; 2 bits    ; 32 LEs        ; 16 LEs               ; 16 LEs                 ; No         ; |CPU_Demo|CPU:cpu|ALU:alu|Mux29                    ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+----------------------------------------------------+


+-------------------------------------------------------+
; Source assignments for sld_signaltap:auto_signaltap_0 ;
+-----------------+-------+------+----------------------+
; Assignment      ; Value ; From ; To                   ;
+-----------------+-------+------+----------------------+
; MESSAGE_DISABLE ; 13410 ; -    ; -                    ;
+-----------------+-------+------+----------------------+


+------------------------------------------------------+
; Parameter Settings for User Entity Instance: CPU:cpu ;
+----------------+-------+-----------------------------+
; Parameter Name ; Value ; Type                        ;
+----------------+-------+-----------------------------+
; WIDTH          ; 32    ; Signed Integer              ;
; MEM_SIZE       ; 5     ; Signed Integer              ;
; REG_FILE_SIZE  ; 5     ; Signed Integer              ;
+----------------+-------+-----------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: CPU:cpu|PC_Unit:pc_unit ;
+----------------+-------+---------------------------------------------+
; Parameter Name ; Value ; Type                                        ;
+----------------+-------+---------------------------------------------+
; WIDTH          ; 32    ; Signed Integer                              ;
; MEM_SIZE       ; 5     ; Signed Integer                              ;
+----------------+-------+---------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: CPU:cpu|Ins_Mem:ins_mem ;
+----------------+-------+---------------------------------------------+
; Parameter Name ; Value ; Type                                        ;
+----------------+-------+---------------------------------------------+
; WIDTH          ; 32    ; Signed Integer                              ;
; MEM_SIZE       ; 5     ; Signed Integer                              ;
+----------------+-------+---------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: CPU:cpu|Reg_File:ref_file ;
+----------------+-------+-----------------------------------------------+
; Parameter Name ; Value ; Type                                          ;
+----------------+-------+-----------------------------------------------+
; WIDTH          ; 32    ; Signed Integer                                ;
; REG_FILE_SIZE  ; 5     ; Signed Integer                                ;
+----------------+-------+-----------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------+
; Parameter Settings for User Entity Instance: CPU:cpu|Mux:mux0 ;
+----------------+-------+--------------------------------------+
; Parameter Name ; Value ; Type                                 ;
+----------------+-------+--------------------------------------+
; WIDTH          ; 32    ; Signed Integer                       ;
+----------------+-------+--------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: CPU:cpu|Data_Mem:data_mem ;
+----------------+-------+-----------------------------------------------+
; Parameter Name ; Value ; Type                                          ;
+----------------+-------+-----------------------------------------------+
; WIDTH          ; 32    ; Signed Integer                                ;
; MEM_SIZE       ; 7     ; Signed Integer                                ;
+----------------+-------+-----------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------+
; Parameter Settings for User Entity Instance: CPU:cpu|Mux:mux1 ;
+----------------+-------+--------------------------------------+
; Parameter Name ; Value ; Type                                 ;
+----------------+-------+--------------------------------------+
; WIDTH          ; 32    ; Signed Integer                       ;
+----------------+-------+--------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: sld_signaltap:auto_signaltap_0                                                                                                                                                                                                          ;
+-------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+
; Parameter Name                                  ; Value                                                                                                                                                                                                                 ; Type           ;
+-------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+
; lpm_type                                        ; sld_signaltap                                                                                                                                                                                                         ; String         ;
; sld_node_info                                   ; 805334528                                                                                                                                                                                                             ; Untyped        ;
; SLD_SECTION_ID                                  ; hdl_signaltap_0                                                                                                                                                                                                       ; String         ;
; SLD_IP_VERSION                                  ; 6                                                                                                                                                                                                                     ; Signed Integer ;
; SLD_IP_MINOR_VERSION                            ; 0                                                                                                                                                                                                                     ; Signed Integer ;
; SLD_COMMON_IP_VERSION                           ; 0                                                                                                                                                                                                                     ; Signed Integer ;
; sld_data_bits                                   ; 64                                                                                                                                                                                                                    ; Untyped        ;
; sld_trigger_bits                                ; 64                                                                                                                                                                                                                    ; Untyped        ;
; SLD_NODE_CRC_BITS                               ; 32                                                                                                                                                                                                                    ; Signed Integer ;
; SLD_NODE_CRC_HIWORD                             ; 41394                                                                                                                                                                                                                 ; Signed Integer ;
; SLD_NODE_CRC_LOWORD                             ; 50132                                                                                                                                                                                                                 ; Signed Integer ;
; sld_incremental_routing                         ; 1                                                                                                                                                                                                                     ; Untyped        ;
; sld_sample_depth                                ; 128                                                                                                                                                                                                                   ; Untyped        ;
; sld_segment_size                                ; 128                                                                                                                                                                                                                   ; Untyped        ;
; sld_ram_block_type                              ; AUTO                                                                                                                                                                                                                  ; Untyped        ;
; sld_state_bits                                  ; 11                                                                                                                                                                                                                    ; Untyped        ;
; sld_buffer_full_stop                            ; 1                                                                                                                                                                                                                     ; Untyped        ;
; SLD_MEM_ADDRESS_BITS                            ; 7                                                                                                                                                                                                                     ; Signed Integer ;
; SLD_DATA_BIT_CNTR_BITS                          ; 4                                                                                                                                                                                                                     ; Signed Integer ;
; sld_trigger_level                               ; 1                                                                                                                                                                                                                     ; Untyped        ;
; sld_trigger_in_enabled                          ; 0                                                                                                                                                                                                                     ; Untyped        ;
; SLD_HPS_TRIGGER_IN_ENABLED                      ; 0                                                                                                                                                                                                                     ; Signed Integer ;
; SLD_HPS_TRIGGER_OUT_ENABLED                     ; 0                                                                                                                                                                                                                     ; Signed Integer ;
; SLD_HPS_EVENT_ENABLED                           ; 0                                                                                                                                                                                                                     ; Signed Integer ;
; SLD_HPS_EVENT_ID                                ; 0                                                                                                                                                                                                                     ; Signed Integer ;
; sld_advanced_trigger_entity                     ; basic,1,                                                                                                                                                                                                              ; Untyped        ;
; sld_trigger_level_pipeline                      ; 1                                                                                                                                                                                                                     ; Untyped        ;
; sld_trigger_pipeline                            ; 0                                                                                                                                                                                                                     ; Untyped        ;
; sld_ram_pipeline                                ; 0                                                                                                                                                                                                                     ; Untyped        ;
; sld_counter_pipeline                            ; 0                                                                                                                                                                                                                     ; Untyped        ;
; sld_enable_advanced_trigger                     ; 0                                                                                                                                                                                                                     ; Untyped        ;
; SLD_ADVANCED_TRIGGER_1                          ; NONE                                                                                                                                                                                                                  ; String         ;
; SLD_ADVANCED_TRIGGER_2                          ; NONE                                                                                                                                                                                                                  ; String         ;
; SLD_ADVANCED_TRIGGER_3                          ; NONE                                                                                                                                                                                                                  ; String         ;
; SLD_ADVANCED_TRIGGER_4                          ; NONE                                                                                                                                                                                                                  ; String         ;
; SLD_ADVANCED_TRIGGER_5                          ; NONE                                                                                                                                                                                                                  ; String         ;
; SLD_ADVANCED_TRIGGER_6                          ; NONE                                                                                                                                                                                                                  ; String         ;
; SLD_ADVANCED_TRIGGER_7                          ; NONE                                                                                                                                                                                                                  ; String         ;
; SLD_ADVANCED_TRIGGER_8                          ; NONE                                                                                                                                                                                                                  ; String         ;
; SLD_ADVANCED_TRIGGER_9                          ; NONE                                                                                                                                                                                                                  ; String         ;
; SLD_ADVANCED_TRIGGER_10                         ; NONE                                                                                                                                                                                                                  ; String         ;
; sld_inversion_mask_length                       ; 213                                                                                                                                                                                                                   ; Untyped        ;
; sld_inversion_mask                              ; 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 ; Untyped        ;
; sld_power_up_trigger                            ; 0                                                                                                                                                                                                                     ; Untyped        ;
; SLD_STATE_FLOW_MGR_ENTITY                       ; state_flow_mgr_entity.vhd                                                                                                                                                                                             ; String         ;
; sld_state_flow_use_generated                    ; 0                                                                                                                                                                                                                     ; Untyped        ;
; sld_current_resource_width                      ; 1                                                                                                                                                                                                                     ; Untyped        ;
; sld_attribute_mem_mode                          ; OFF                                                                                                                                                                                                                   ; Untyped        ;
; sld_storage_qualifier_bits                      ; 64                                                                                                                                                                                                                    ; Untyped        ;
; SLD_STORAGE_QUALIFIER_GAP_RECORD                ; 0                                                                                                                                                                                                                     ; Signed Integer ;
; SLD_STORAGE_QUALIFIER_MODE                      ; OFF                                                                                                                                                                                                                   ; String         ;
; SLD_STORAGE_QUALIFIER_ENABLE_ADVANCED_CONDITION ; 0                                                                                                                                                                                                                     ; Signed Integer ;
; sld_storage_qualifier_inversion_mask_length     ; 0                                                                                                                                                                                                                     ; Untyped        ;
; SLD_STORAGE_QUALIFIER_ADVANCED_CONDITION_ENTITY ; basic                                                                                                                                                                                                                 ; String         ;
; SLD_STORAGE_QUALIFIER_PIPELINE                  ; 0                                                                                                                                                                                                                     ; Signed Integer ;
; SLD_CREATE_MONITOR_INTERFACE                    ; 0                                                                                                                                                                                                                     ; Signed Integer ;
; SLD_USE_JTAG_SIGNAL_ADAPTER                     ; 1                                                                                                                                                                                                                     ; Signed Integer ;
+-------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "CPU:cpu|Control_Unit:control_unit"                                                  ;
+------+--------+----------+-------------------------------------------------------------------------------------+
; Port ; Type   ; Severity ; Details                                                                             ;
+------+--------+----------+-------------------------------------------------------------------------------------+
; jump ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+------+--------+----------+-------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "CPU:cpu"                                                                                                           ;
+----------------+--------+----------+----------------------------------------------------------------------------------------------------------+
; Port           ; Type   ; Severity ; Details                                                                                                  ;
+----------------+--------+----------+----------------------------------------------------------------------------------------------------------+
; pc             ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
; pc_next        ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
; ins            ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
; write_reg_data ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
; alu_input_a    ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
; alu_input_b    ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
; imm            ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
; alu_src        ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
; opcode         ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
; alu_cnt        ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
; alu_control_in ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
+----------------+--------+----------+----------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Tap Logic Analyzer Settings                                                                                                                                                                                                                                      ;
+----------------+------------------+---------------------+------------------+--------------+----------+------------------------+----------------------+--------------------+-----------------------------+-----------------+------------------+--------------------------+
; Instance Index ; Instance Name    ; Trigger Input Width ; Data Input Width ; Sample Depth ; Segments ; Storage Qualifier Type ; Trigger Flow Control ; Trigger Conditions ; Advanced Trigger Conditions ; Trigger In Used ; Trigger Out Used ; Power-Up Trigger Enabled ;
+----------------+------------------+---------------------+------------------+--------------+----------+------------------------+----------------------+--------------------+-----------------------------+-----------------+------------------+--------------------------+
; 0              ; auto_signaltap_0 ; 64                  ; 64               ; 128          ; 1        ; continuous             ; sequential           ; 1                  ; 0                           ; no              ; no               ; no                       ;
+----------------+------------------+---------------------+------------------+--------------+----------+------------------------+----------------------+--------------------+-----------------------------+-----------------+------------------+--------------------------+


+-----------------------------------------------------+
; Post-Synthesis Netlist Statistics for Top Partition ;
+-----------------------+-----------------------------+
; Type                  ; Count                       ;
+-----------------------+-----------------------------+
; boundary_port         ; 121                         ;
; cycloneiii_ff         ; 4418                        ;
;     ENA               ; 4384                        ;
;     SLD               ; 5                           ;
;     plain             ; 29                          ;
; cycloneiii_lcell_comb ; 4255                        ;
;     arith             ; 129                         ;
;         2 data inputs ; 30                          ;
;         3 data inputs ; 99                          ;
;     normal            ; 4126                        ;
;         1 data inputs ; 10                          ;
;         2 data inputs ; 153                         ;
;         3 data inputs ; 332                         ;
;         4 data inputs ; 3631                        ;
;                       ;                             ;
; Max LUT depth         ; 27.00                       ;
; Average LUT depth     ; 14.85                       ;
+-----------------------+-----------------------------+


+-------------------------------+
; Elapsed Time Per Partition    ;
+----------------+--------------+
; Partition Name ; Elapsed Time ;
+----------------+--------------+
; Top            ; 00:00:36     ;
+----------------+--------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------+
; Connections to In-System Debugging Instance "auto_signaltap_0"                                                                                          ;
+----------------------+---------------+-----------+--------------------------------+-------------------+---------------------------------------+---------+
; Name                 ; Type          ; Status    ; Partition Name                 ; Netlist Type Used ; Actual Connection                     ; Details ;
+----------------------+---------------+-----------+--------------------------------+-------------------+---------------------------------------+---------+
; src_clk              ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; src_clk                               ; N/A     ;
; testM[0]             ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; CPU:cpu|Data_Mem:data_mem|mem[92][0]  ; N/A     ;
; testM[0]             ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; CPU:cpu|Data_Mem:data_mem|mem[92][0]  ; N/A     ;
; testM[10]            ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; CPU:cpu|Data_Mem:data_mem|mem[92][10] ; N/A     ;
; testM[10]            ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; CPU:cpu|Data_Mem:data_mem|mem[92][10] ; N/A     ;
; testM[11]            ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; CPU:cpu|Data_Mem:data_mem|mem[92][11] ; N/A     ;
; testM[11]            ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; CPU:cpu|Data_Mem:data_mem|mem[92][11] ; N/A     ;
; testM[12]            ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; CPU:cpu|Data_Mem:data_mem|mem[92][12] ; N/A     ;
; testM[12]            ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; CPU:cpu|Data_Mem:data_mem|mem[92][12] ; N/A     ;
; testM[13]            ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; CPU:cpu|Data_Mem:data_mem|mem[92][13] ; N/A     ;
; testM[13]            ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; CPU:cpu|Data_Mem:data_mem|mem[92][13] ; N/A     ;
; testM[14]            ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; CPU:cpu|Data_Mem:data_mem|mem[92][14] ; N/A     ;
; testM[14]            ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; CPU:cpu|Data_Mem:data_mem|mem[92][14] ; N/A     ;
; testM[15]            ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; CPU:cpu|Data_Mem:data_mem|mem[92][15] ; N/A     ;
; testM[15]            ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; CPU:cpu|Data_Mem:data_mem|mem[92][15] ; N/A     ;
; testM[16]            ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; CPU:cpu|Data_Mem:data_mem|mem[92][16] ; N/A     ;
; testM[16]            ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; CPU:cpu|Data_Mem:data_mem|mem[92][16] ; N/A     ;
; testM[17]            ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; CPU:cpu|Data_Mem:data_mem|mem[92][17] ; N/A     ;
; testM[17]            ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; CPU:cpu|Data_Mem:data_mem|mem[92][17] ; N/A     ;
; testM[18]            ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; CPU:cpu|Data_Mem:data_mem|mem[92][18] ; N/A     ;
; testM[18]            ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; CPU:cpu|Data_Mem:data_mem|mem[92][18] ; N/A     ;
; testM[19]            ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; CPU:cpu|Data_Mem:data_mem|mem[92][19] ; N/A     ;
; testM[19]            ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; CPU:cpu|Data_Mem:data_mem|mem[92][19] ; N/A     ;
; testM[1]             ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; CPU:cpu|Data_Mem:data_mem|mem[92][1]  ; N/A     ;
; testM[1]             ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; CPU:cpu|Data_Mem:data_mem|mem[92][1]  ; N/A     ;
; testM[20]            ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; CPU:cpu|Data_Mem:data_mem|mem[92][20] ; N/A     ;
; testM[20]            ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; CPU:cpu|Data_Mem:data_mem|mem[92][20] ; N/A     ;
; testM[21]            ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; CPU:cpu|Data_Mem:data_mem|mem[92][21] ; N/A     ;
; testM[21]            ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; CPU:cpu|Data_Mem:data_mem|mem[92][21] ; N/A     ;
; testM[22]            ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; CPU:cpu|Data_Mem:data_mem|mem[92][22] ; N/A     ;
; testM[22]            ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; CPU:cpu|Data_Mem:data_mem|mem[92][22] ; N/A     ;
; testM[23]            ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; CPU:cpu|Data_Mem:data_mem|mem[92][23] ; N/A     ;
; testM[23]            ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; CPU:cpu|Data_Mem:data_mem|mem[92][23] ; N/A     ;
; testM[24]            ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; CPU:cpu|Data_Mem:data_mem|mem[92][24] ; N/A     ;
; testM[24]            ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; CPU:cpu|Data_Mem:data_mem|mem[92][24] ; N/A     ;
; testM[25]            ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; CPU:cpu|Data_Mem:data_mem|mem[92][25] ; N/A     ;
; testM[25]            ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; CPU:cpu|Data_Mem:data_mem|mem[92][25] ; N/A     ;
; testM[26]            ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; CPU:cpu|Data_Mem:data_mem|mem[92][26] ; N/A     ;
; testM[26]            ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; CPU:cpu|Data_Mem:data_mem|mem[92][26] ; N/A     ;
; testM[27]            ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; CPU:cpu|Data_Mem:data_mem|mem[92][27] ; N/A     ;
; testM[27]            ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; CPU:cpu|Data_Mem:data_mem|mem[92][27] ; N/A     ;
; testM[28]            ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; CPU:cpu|Data_Mem:data_mem|mem[92][28] ; N/A     ;
; testM[28]            ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; CPU:cpu|Data_Mem:data_mem|mem[92][28] ; N/A     ;
; testM[29]            ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; CPU:cpu|Data_Mem:data_mem|mem[92][29] ; N/A     ;
; testM[29]            ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; CPU:cpu|Data_Mem:data_mem|mem[92][29] ; N/A     ;
; testM[2]             ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; CPU:cpu|Data_Mem:data_mem|mem[92][2]  ; N/A     ;
; testM[2]             ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; CPU:cpu|Data_Mem:data_mem|mem[92][2]  ; N/A     ;
; testM[30]            ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; CPU:cpu|Data_Mem:data_mem|mem[92][30] ; N/A     ;
; testM[30]            ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; CPU:cpu|Data_Mem:data_mem|mem[92][30] ; N/A     ;
; testM[31]            ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; CPU:cpu|Data_Mem:data_mem|mem[92][31] ; N/A     ;
; testM[31]            ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; CPU:cpu|Data_Mem:data_mem|mem[92][31] ; N/A     ;
; testM[3]             ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; CPU:cpu|Data_Mem:data_mem|mem[92][3]  ; N/A     ;
; testM[3]             ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; CPU:cpu|Data_Mem:data_mem|mem[92][3]  ; N/A     ;
; testM[4]             ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; CPU:cpu|Data_Mem:data_mem|mem[92][4]  ; N/A     ;
; testM[4]             ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; CPU:cpu|Data_Mem:data_mem|mem[92][4]  ; N/A     ;
; testM[5]             ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; CPU:cpu|Data_Mem:data_mem|mem[92][5]  ; N/A     ;
; testM[5]             ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; CPU:cpu|Data_Mem:data_mem|mem[92][5]  ; N/A     ;
; testM[6]             ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; CPU:cpu|Data_Mem:data_mem|mem[92][6]  ; N/A     ;
; testM[6]             ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; CPU:cpu|Data_Mem:data_mem|mem[92][6]  ; N/A     ;
; testM[7]             ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; CPU:cpu|Data_Mem:data_mem|mem[92][7]  ; N/A     ;
; testM[7]             ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; CPU:cpu|Data_Mem:data_mem|mem[92][7]  ; N/A     ;
; testM[8]             ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; CPU:cpu|Data_Mem:data_mem|mem[92][8]  ; N/A     ;
; testM[8]             ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; CPU:cpu|Data_Mem:data_mem|mem[92][8]  ; N/A     ;
; testM[9]             ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; CPU:cpu|Data_Mem:data_mem|mem[92][9]  ; N/A     ;
; testM[9]             ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; CPU:cpu|Data_Mem:data_mem|mem[92][9]  ; N/A     ;
; testR[0]             ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; CPU:cpu|Reg_File:ref_file|regs[3][0]  ; N/A     ;
; testR[0]             ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; CPU:cpu|Reg_File:ref_file|regs[3][0]  ; N/A     ;
; testR[10]            ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; CPU:cpu|Reg_File:ref_file|regs[3][10] ; N/A     ;
; testR[10]            ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; CPU:cpu|Reg_File:ref_file|regs[3][10] ; N/A     ;
; testR[11]            ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; CPU:cpu|Reg_File:ref_file|regs[3][11] ; N/A     ;
; testR[11]            ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; CPU:cpu|Reg_File:ref_file|regs[3][11] ; N/A     ;
; testR[12]            ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; CPU:cpu|Reg_File:ref_file|regs[3][12] ; N/A     ;
; testR[12]            ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; CPU:cpu|Reg_File:ref_file|regs[3][12] ; N/A     ;
; testR[13]            ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; CPU:cpu|Reg_File:ref_file|regs[3][13] ; N/A     ;
; testR[13]            ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; CPU:cpu|Reg_File:ref_file|regs[3][13] ; N/A     ;
; testR[14]            ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; CPU:cpu|Reg_File:ref_file|regs[3][14] ; N/A     ;
; testR[14]            ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; CPU:cpu|Reg_File:ref_file|regs[3][14] ; N/A     ;
; testR[15]            ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; CPU:cpu|Reg_File:ref_file|regs[3][15] ; N/A     ;
; testR[15]            ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; CPU:cpu|Reg_File:ref_file|regs[3][15] ; N/A     ;
; testR[16]            ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; CPU:cpu|Reg_File:ref_file|regs[3][16] ; N/A     ;
; testR[16]            ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; CPU:cpu|Reg_File:ref_file|regs[3][16] ; N/A     ;
; testR[17]            ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; CPU:cpu|Reg_File:ref_file|regs[3][17] ; N/A     ;
; testR[17]            ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; CPU:cpu|Reg_File:ref_file|regs[3][17] ; N/A     ;
; testR[18]            ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; CPU:cpu|Reg_File:ref_file|regs[3][18] ; N/A     ;
; testR[18]            ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; CPU:cpu|Reg_File:ref_file|regs[3][18] ; N/A     ;
; testR[19]            ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; CPU:cpu|Reg_File:ref_file|regs[3][19] ; N/A     ;
; testR[19]            ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; CPU:cpu|Reg_File:ref_file|regs[3][19] ; N/A     ;
; testR[1]             ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; CPU:cpu|Reg_File:ref_file|regs[3][1]  ; N/A     ;
; testR[1]             ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; CPU:cpu|Reg_File:ref_file|regs[3][1]  ; N/A     ;
; testR[20]            ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; CPU:cpu|Reg_File:ref_file|regs[3][20] ; N/A     ;
; testR[20]            ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; CPU:cpu|Reg_File:ref_file|regs[3][20] ; N/A     ;
; testR[21]            ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; CPU:cpu|Reg_File:ref_file|regs[3][21] ; N/A     ;
; testR[21]            ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; CPU:cpu|Reg_File:ref_file|regs[3][21] ; N/A     ;
; testR[22]            ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; CPU:cpu|Reg_File:ref_file|regs[3][22] ; N/A     ;
; testR[22]            ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; CPU:cpu|Reg_File:ref_file|regs[3][22] ; N/A     ;
; testR[23]            ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; CPU:cpu|Reg_File:ref_file|regs[3][23] ; N/A     ;
; testR[23]            ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; CPU:cpu|Reg_File:ref_file|regs[3][23] ; N/A     ;
; testR[24]            ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; CPU:cpu|Reg_File:ref_file|regs[3][24] ; N/A     ;
; testR[24]            ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; CPU:cpu|Reg_File:ref_file|regs[3][24] ; N/A     ;
; testR[25]            ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; CPU:cpu|Reg_File:ref_file|regs[3][25] ; N/A     ;
; testR[25]            ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; CPU:cpu|Reg_File:ref_file|regs[3][25] ; N/A     ;
; testR[26]            ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; CPU:cpu|Reg_File:ref_file|regs[3][26] ; N/A     ;
; testR[26]            ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; CPU:cpu|Reg_File:ref_file|regs[3][26] ; N/A     ;
; testR[27]            ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; CPU:cpu|Reg_File:ref_file|regs[3][27] ; N/A     ;
; testR[27]            ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; CPU:cpu|Reg_File:ref_file|regs[3][27] ; N/A     ;
; testR[28]            ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; CPU:cpu|Reg_File:ref_file|regs[3][28] ; N/A     ;
; testR[28]            ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; CPU:cpu|Reg_File:ref_file|regs[3][28] ; N/A     ;
; testR[29]            ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; CPU:cpu|Reg_File:ref_file|regs[3][29] ; N/A     ;
; testR[29]            ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; CPU:cpu|Reg_File:ref_file|regs[3][29] ; N/A     ;
; testR[2]             ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; CPU:cpu|Reg_File:ref_file|regs[3][2]  ; N/A     ;
; testR[2]             ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; CPU:cpu|Reg_File:ref_file|regs[3][2]  ; N/A     ;
; testR[30]            ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; CPU:cpu|Reg_File:ref_file|regs[3][30] ; N/A     ;
; testR[30]            ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; CPU:cpu|Reg_File:ref_file|regs[3][30] ; N/A     ;
; testR[31]            ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; CPU:cpu|Reg_File:ref_file|regs[3][31] ; N/A     ;
; testR[31]            ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; CPU:cpu|Reg_File:ref_file|regs[3][31] ; N/A     ;
; testR[3]             ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; CPU:cpu|Reg_File:ref_file|regs[3][3]  ; N/A     ;
; testR[3]             ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; CPU:cpu|Reg_File:ref_file|regs[3][3]  ; N/A     ;
; testR[4]             ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; CPU:cpu|Reg_File:ref_file|regs[3][4]  ; N/A     ;
; testR[4]             ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; CPU:cpu|Reg_File:ref_file|regs[3][4]  ; N/A     ;
; testR[5]             ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; CPU:cpu|Reg_File:ref_file|regs[3][5]  ; N/A     ;
; testR[5]             ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; CPU:cpu|Reg_File:ref_file|regs[3][5]  ; N/A     ;
; testR[6]             ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; CPU:cpu|Reg_File:ref_file|regs[3][6]  ; N/A     ;
; testR[6]             ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; CPU:cpu|Reg_File:ref_file|regs[3][6]  ; N/A     ;
; testR[7]             ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; CPU:cpu|Reg_File:ref_file|regs[3][7]  ; N/A     ;
; testR[7]             ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; CPU:cpu|Reg_File:ref_file|regs[3][7]  ; N/A     ;
; testR[8]             ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; CPU:cpu|Reg_File:ref_file|regs[3][8]  ; N/A     ;
; testR[8]             ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; CPU:cpu|Reg_File:ref_file|regs[3][8]  ; N/A     ;
; testR[9]             ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; CPU:cpu|Reg_File:ref_file|regs[3][9]  ; N/A     ;
; testR[9]             ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; CPU:cpu|Reg_File:ref_file|regs[3][9]  ; N/A     ;
; auto_signaltap_0|gnd ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND   ; N/A     ;
; auto_signaltap_0|gnd ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND   ; N/A     ;
; auto_signaltap_0|gnd ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND   ; N/A     ;
; auto_signaltap_0|gnd ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND   ; N/A     ;
; auto_signaltap_0|gnd ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND   ; N/A     ;
; auto_signaltap_0|gnd ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND   ; N/A     ;
; auto_signaltap_0|gnd ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND   ; N/A     ;
; auto_signaltap_0|gnd ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND   ; N/A     ;
; auto_signaltap_0|gnd ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND   ; N/A     ;
; auto_signaltap_0|gnd ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND   ; N/A     ;
; auto_signaltap_0|gnd ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND   ; N/A     ;
; auto_signaltap_0|gnd ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND   ; N/A     ;
; auto_signaltap_0|gnd ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND   ; N/A     ;
; auto_signaltap_0|gnd ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND   ; N/A     ;
; auto_signaltap_0|vcc ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC   ; N/A     ;
; auto_signaltap_0|vcc ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC   ; N/A     ;
; auto_signaltap_0|vcc ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC   ; N/A     ;
; auto_signaltap_0|vcc ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC   ; N/A     ;
; auto_signaltap_0|vcc ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC   ; N/A     ;
; auto_signaltap_0|vcc ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC   ; N/A     ;
; auto_signaltap_0|vcc ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC   ; N/A     ;
; auto_signaltap_0|vcc ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC   ; N/A     ;
; auto_signaltap_0|vcc ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC   ; N/A     ;
; auto_signaltap_0|vcc ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC   ; N/A     ;
; auto_signaltap_0|vcc ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC   ; N/A     ;
; auto_signaltap_0|vcc ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC   ; N/A     ;
; auto_signaltap_0|vcc ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC   ; N/A     ;
; auto_signaltap_0|vcc ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC   ; N/A     ;
; auto_signaltap_0|vcc ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC   ; N/A     ;
; auto_signaltap_0|vcc ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC   ; N/A     ;
; auto_signaltap_0|vcc ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC   ; N/A     ;
; auto_signaltap_0|vcc ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC   ; N/A     ;
+----------------------+---------------+-----------+--------------------------------+-------------------+---------------------------------------+---------+


+-------------------------------+
; Analysis & Synthesis Messages ;
+-------------------------------+
Info: *******************************************************************
Info: Running Quartus Prime Analysis & Synthesis
    Info: Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition
    Info: Processing started: Sun Feb 12 15:54:03 2023
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off hydra -c hydra
Warning (18236): Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance.
Info (20030): Parallel compilation is enabled and will use 4 of the 4 processors detected
Info (12021): Found 1 design units, including 1 entities, in source file reg_file.v
    Info (12023): Found entity 1: Reg_File File: M:/Academics/Sem5/WorkPlace/Circuits and Systems Design/Digital/Final Processor Design/hydra/Reg_File.v Line: 3
Info (12021): Found 1 design units, including 1 entities, in source file test.v
    Info (12023): Found entity 1: Test File: M:/Academics/Sem5/WorkPlace/Circuits and Systems Design/Digital/Final Processor Design/hydra/Test.v Line: 3
Info (12021): Found 1 design units, including 1 entities, in source file test_tb.v
    Info (12023): Found entity 1: Test_Tb File: M:/Academics/Sem5/WorkPlace/Circuits and Systems Design/Digital/Final Processor Design/hydra/Test_Tb.v Line: 3
Info (12021): Found 1 design units, including 1 entities, in source file alu_control_unit.v
    Info (12023): Found entity 1: ALU_Control_Unit File: M:/Academics/Sem5/WorkPlace/Circuits and Systems Design/Digital/Final Processor Design/hydra/ALU_Control_Unit.v Line: 3
Info (12021): Found 1 design units, including 1 entities, in source file alu.v
    Info (12023): Found entity 1: ALU File: M:/Academics/Sem5/WorkPlace/Circuits and Systems Design/Digital/Final Processor Design/hydra/ALU.v Line: 3
Info (12021): Found 1 design units, including 1 entities, in source file control_unit.v
    Info (12023): Found entity 1: Control_Unit File: M:/Academics/Sem5/WorkPlace/Circuits and Systems Design/Digital/Final Processor Design/hydra/Control_Unit.v Line: 22
Info (12021): Found 1 design units, including 1 entities, in source file cpu.v
    Info (12023): Found entity 1: CPU File: M:/Academics/Sem5/WorkPlace/Circuits and Systems Design/Digital/Final Processor Design/hydra/CPU.v Line: 23
Info (12021): Found 1 design units, including 1 entities, in source file data_mem.v
    Info (12023): Found entity 1: Data_Mem File: M:/Academics/Sem5/WorkPlace/Circuits and Systems Design/Digital/Final Processor Design/hydra/Data_Mem.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file immediate_gen.v
    Info (12023): Found entity 1: Immediate_Gen File: M:/Academics/Sem5/WorkPlace/Circuits and Systems Design/Digital/Final Processor Design/hydra/Immediate_Gen.v Line: 4
Info (12021): Found 1 design units, including 1 entities, in source file ins_mem.v
    Info (12023): Found entity 1: Ins_Mem File: M:/Academics/Sem5/WorkPlace/Circuits and Systems Design/Digital/Final Processor Design/hydra/Ins_Mem.v Line: 3
Warning (12090): Entity "Mux" obtained from "Mux.v" instead of from Quartus Prime megafunction library File: M:/Academics/Sem5/WorkPlace/Circuits and Systems Design/Digital/Final Processor Design/hydra/Mux.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file mux.v
    Info (12023): Found entity 1: Mux File: M:/Academics/Sem5/WorkPlace/Circuits and Systems Design/Digital/Final Processor Design/hydra/Mux.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file pc_unit.v
    Info (12023): Found entity 1: PC_Unit File: M:/Academics/Sem5/WorkPlace/Circuits and Systems Design/Digital/Final Processor Design/hydra/PC_Unit.v Line: 3
Info (12021): Found 1 design units, including 1 entities, in source file cpu_tb.v
    Info (12023): Found entity 1: CPU_Tb File: M:/Academics/Sem5/WorkPlace/Circuits and Systems Design/Digital/Final Processor Design/hydra/CPU_Tb.v Line: 4
Info (12021): Found 1 design units, including 1 entities, in source file digit.v
    Info (12023): Found entity 1: Digit File: M:/Academics/Sem5/WorkPlace/Circuits and Systems Design/Digital/Final Processor Design/hydra/Digit.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file digits.v
    Info (12023): Found entity 1: Digits File: M:/Academics/Sem5/WorkPlace/Circuits and Systems Design/Digital/Final Processor Design/hydra/Digits.v Line: 2
Info (12021): Found 1 design units, including 1 entities, in source file clk_div.v
    Info (12023): Found entity 1: Clk_Div File: M:/Academics/Sem5/WorkPlace/Circuits and Systems Design/Digital/Final Processor Design/hydra/Clk_Div.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file cpu_demo.v
    Info (12023): Found entity 1: CPU_Demo File: M:/Academics/Sem5/WorkPlace/Circuits and Systems Design/Digital/Final Processor Design/hydra/CPU_Demo.v Line: 1
Warning (10236): Verilog HDL Implicit Net warning at CPU.v(144): created implicit net for "mem_to_reg" File: M:/Academics/Sem5/WorkPlace/Circuits and Systems Design/Digital/Final Processor Design/hydra/CPU.v Line: 144
Warning (10236): Verilog HDL Implicit Net warning at CPU_Demo.v(41): created implicit net for "clk" File: M:/Academics/Sem5/WorkPlace/Circuits and Systems Design/Digital/Final Processor Design/hydra/CPU_Demo.v Line: 41
Warning (10222): Verilog HDL Parameter Declaration warning at CPU_Tb.v(19): Parameter Declaration in module "CPU_Tb" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List File: M:/Academics/Sem5/WorkPlace/Circuits and Systems Design/Digital/Final Processor Design/hydra/CPU_Tb.v Line: 19
Info (12127): Elaborating entity "CPU_Demo" for the top level hierarchy
Info (12128): Elaborating entity "Digits" for hierarchy "Digits:digits" File: M:/Academics/Sem5/WorkPlace/Circuits and Systems Design/Digital/Final Processor Design/hydra/CPU_Demo.v Line: 37
Info (12128): Elaborating entity "Digit" for hierarchy "Digits:digits|Digit:seg0" File: M:/Academics/Sem5/WorkPlace/Circuits and Systems Design/Digital/Final Processor Design/hydra/Digits.v Line: 17
Info (12128): Elaborating entity "CPU" for hierarchy "CPU:cpu" File: M:/Academics/Sem5/WorkPlace/Circuits and Systems Design/Digital/Final Processor Design/hydra/CPU_Demo.v Line: 44
Info (12128): Elaborating entity "PC_Unit" for hierarchy "CPU:cpu|PC_Unit:pc_unit" File: M:/Academics/Sem5/WorkPlace/Circuits and Systems Design/Digital/Final Processor Design/hydra/CPU.v Line: 49
Info (12128): Elaborating entity "Ins_Mem" for hierarchy "CPU:cpu|Ins_Mem:ins_mem" File: M:/Academics/Sem5/WorkPlace/Circuits and Systems Design/Digital/Final Processor Design/hydra/CPU.v Line: 55
Warning (10850): Verilog HDL warning at Ins_Mem.v(12): number of words (26) in memory file does not match the number of elements in the address range [0:31] File: M:/Academics/Sem5/WorkPlace/Circuits and Systems Design/Digital/Final Processor Design/hydra/Ins_Mem.v Line: 12
Warning (10030): Net "mem.data_a" at Ins_Mem.v(8) has no driver or initial value, using a default initial value '0' File: M:/Academics/Sem5/WorkPlace/Circuits and Systems Design/Digital/Final Processor Design/hydra/Ins_Mem.v Line: 8
Warning (10030): Net "mem.waddr_a" at Ins_Mem.v(8) has no driver or initial value, using a default initial value '0' File: M:/Academics/Sem5/WorkPlace/Circuits and Systems Design/Digital/Final Processor Design/hydra/Ins_Mem.v Line: 8
Warning (10030): Net "mem.we_a" at Ins_Mem.v(8) has no driver or initial value, using a default initial value '0' File: M:/Academics/Sem5/WorkPlace/Circuits and Systems Design/Digital/Final Processor Design/hydra/Ins_Mem.v Line: 8
Info (12128): Elaborating entity "Reg_File" for hierarchy "CPU:cpu|Reg_File:ref_file" File: M:/Academics/Sem5/WorkPlace/Circuits and Systems Design/Digital/Final Processor Design/hydra/CPU.v Line: 77
Info (12128): Elaborating entity "Immediate_Gen" for hierarchy "CPU:cpu|Immediate_Gen:imm_gen" File: M:/Academics/Sem5/WorkPlace/Circuits and Systems Design/Digital/Final Processor Design/hydra/CPU.v Line: 82
Warning (10235): Verilog HDL Always Construct warning at Immediate_Gen.v(23): variable "z" is read inside the Always Construct but isn't in the Always Construct's Event Control File: M:/Academics/Sem5/WorkPlace/Circuits and Systems Design/Digital/Final Processor Design/hydra/Immediate_Gen.v Line: 23
Warning (10235): Verilog HDL Always Construct warning at Immediate_Gen.v(29): variable "z" is read inside the Always Construct but isn't in the Always Construct's Event Control File: M:/Academics/Sem5/WorkPlace/Circuits and Systems Design/Digital/Final Processor Design/hydra/Immediate_Gen.v Line: 29
Warning (10240): Verilog HDL Always Construct warning at Immediate_Gen.v(15): inferring latch(es) for variable "func3", which holds its previous value in one or more paths through the always construct File: M:/Academics/Sem5/WorkPlace/Circuits and Systems Design/Digital/Final Processor Design/hydra/Immediate_Gen.v Line: 15
Warning (10240): Verilog HDL Always Construct warning at Immediate_Gen.v(15): inferring latch(es) for variable "func7", which holds its previous value in one or more paths through the always construct File: M:/Academics/Sem5/WorkPlace/Circuits and Systems Design/Digital/Final Processor Design/hydra/Immediate_Gen.v Line: 15
Info (12128): Elaborating entity "Mux" for hierarchy "CPU:cpu|Mux:mux0" File: M:/Academics/Sem5/WorkPlace/Circuits and Systems Design/Digital/Final Processor Design/hydra/CPU.v Line: 98
Info (12128): Elaborating entity "ALU_Control_Unit" for hierarchy "CPU:cpu|ALU_Control_Unit:alu_control_unit" File: M:/Academics/Sem5/WorkPlace/Circuits and Systems Design/Digital/Final Processor Design/hydra/CPU.v Line: 112
Info (12128): Elaborating entity "ALU" for hierarchy "CPU:cpu|ALU:alu" File: M:/Academics/Sem5/WorkPlace/Circuits and Systems Design/Digital/Final Processor Design/hydra/CPU.v Line: 126
Warning (10764): Verilog HDL warning at ALU.v(21): converting signed shift amount to unsigned File: M:/Academics/Sem5/WorkPlace/Circuits and Systems Design/Digital/Final Processor Design/hydra/ALU.v Line: 21
Warning (10764): Verilog HDL warning at ALU.v(22): converting signed shift amount to unsigned File: M:/Academics/Sem5/WorkPlace/Circuits and Systems Design/Digital/Final Processor Design/hydra/ALU.v Line: 22
Warning (10764): Verilog HDL warning at ALU.v(23): converting signed shift amount to unsigned File: M:/Academics/Sem5/WorkPlace/Circuits and Systems Design/Digital/Final Processor Design/hydra/ALU.v Line: 23
Info (12128): Elaborating entity "Data_Mem" for hierarchy "CPU:cpu|Data_Mem:data_mem" File: M:/Academics/Sem5/WorkPlace/Circuits and Systems Design/Digital/Final Processor Design/hydra/CPU.v Line: 139
Info (12128): Elaborating entity "Control_Unit" for hierarchy "CPU:cpu|Control_Unit:control_unit" File: M:/Academics/Sem5/WorkPlace/Circuits and Systems Design/Digital/Final Processor Design/hydra/CPU.v Line: 165
Warning (10270): Verilog HDL Case Statement warning at Control_Unit.v(29): incomplete case statement has no default case item File: M:/Academics/Sem5/WorkPlace/Circuits and Systems Design/Digital/Final Processor Design/hydra/Control_Unit.v Line: 29
Warning (10240): Verilog HDL Always Construct warning at Control_Unit.v(29): inferring latch(es) for variable "alu_src", which holds its previous value in one or more paths through the always construct File: M:/Academics/Sem5/WorkPlace/Circuits and Systems Design/Digital/Final Processor Design/hydra/Control_Unit.v Line: 29
Warning (10240): Verilog HDL Always Construct warning at Control_Unit.v(29): inferring latch(es) for variable "mem_to_reg", which holds its previous value in one or more paths through the always construct File: M:/Academics/Sem5/WorkPlace/Circuits and Systems Design/Digital/Final Processor Design/hydra/Control_Unit.v Line: 29
Warning (10240): Verilog HDL Always Construct warning at Control_Unit.v(29): inferring latch(es) for variable "reg_write", which holds its previous value in one or more paths through the always construct File: M:/Academics/Sem5/WorkPlace/Circuits and Systems Design/Digital/Final Processor Design/hydra/Control_Unit.v Line: 29
Warning (10240): Verilog HDL Always Construct warning at Control_Unit.v(29): inferring latch(es) for variable "mem_read", which holds its previous value in one or more paths through the always construct File: M:/Academics/Sem5/WorkPlace/Circuits and Systems Design/Digital/Final Processor Design/hydra/Control_Unit.v Line: 29
Warning (10240): Verilog HDL Always Construct warning at Control_Unit.v(29): inferring latch(es) for variable "mem_write", which holds its previous value in one or more paths through the always construct File: M:/Academics/Sem5/WorkPlace/Circuits and Systems Design/Digital/Final Processor Design/hydra/Control_Unit.v Line: 29
Warning (10240): Verilog HDL Always Construct warning at Control_Unit.v(29): inferring latch(es) for variable "branch", which holds its previous value in one or more paths through the always construct File: M:/Academics/Sem5/WorkPlace/Circuits and Systems Design/Digital/Final Processor Design/hydra/Control_Unit.v Line: 29
Warning (10240): Verilog HDL Always Construct warning at Control_Unit.v(29): inferring latch(es) for variable "jump", which holds its previous value in one or more paths through the always construct File: M:/Academics/Sem5/WorkPlace/Circuits and Systems Design/Digital/Final Processor Design/hydra/Control_Unit.v Line: 29
Warning (10240): Verilog HDL Always Construct warning at Control_Unit.v(29): inferring latch(es) for variable "alu_op", which holds its previous value in one or more paths through the always construct File: M:/Academics/Sem5/WorkPlace/Circuits and Systems Design/Digital/Final Processor Design/hydra/Control_Unit.v Line: 29
Info (10041): Inferred latch for "alu_op[0]" at Control_Unit.v(29) File: M:/Academics/Sem5/WorkPlace/Circuits and Systems Design/Digital/Final Processor Design/hydra/Control_Unit.v Line: 29
Info (10041): Inferred latch for "alu_op[1]" at Control_Unit.v(29) File: M:/Academics/Sem5/WorkPlace/Circuits and Systems Design/Digital/Final Processor Design/hydra/Control_Unit.v Line: 29
Info (10041): Inferred latch for "jump" at Control_Unit.v(29) File: M:/Academics/Sem5/WorkPlace/Circuits and Systems Design/Digital/Final Processor Design/hydra/Control_Unit.v Line: 29
Info (10041): Inferred latch for "branch" at Control_Unit.v(29) File: M:/Academics/Sem5/WorkPlace/Circuits and Systems Design/Digital/Final Processor Design/hydra/Control_Unit.v Line: 29
Info (10041): Inferred latch for "mem_write" at Control_Unit.v(29) File: M:/Academics/Sem5/WorkPlace/Circuits and Systems Design/Digital/Final Processor Design/hydra/Control_Unit.v Line: 29
Info (10041): Inferred latch for "mem_read" at Control_Unit.v(29) File: M:/Academics/Sem5/WorkPlace/Circuits and Systems Design/Digital/Final Processor Design/hydra/Control_Unit.v Line: 29
Info (10041): Inferred latch for "reg_write" at Control_Unit.v(29) File: M:/Academics/Sem5/WorkPlace/Circuits and Systems Design/Digital/Final Processor Design/hydra/Control_Unit.v Line: 29
Info (10041): Inferred latch for "mem_to_reg" at Control_Unit.v(29) File: M:/Academics/Sem5/WorkPlace/Circuits and Systems Design/Digital/Final Processor Design/hydra/Control_Unit.v Line: 29
Info (10041): Inferred latch for "alu_src" at Control_Unit.v(29) File: M:/Academics/Sem5/WorkPlace/Circuits and Systems Design/Digital/Final Processor Design/hydra/Control_Unit.v Line: 29
Info (12128): Elaborating entity "Clk_Div" for hierarchy "Clk_Div:clk_div" File: M:/Academics/Sem5/WorkPlace/Circuits and Systems Design/Digital/Final Processor Design/hydra/CPU_Demo.v Line: 51
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_a524.tdf
    Info (12023): Found entity 1: altsyncram_a524 File: M:/Academics/Sem5/WorkPlace/Circuits and Systems Design/Digital/Final Processor Design/hydra/db/altsyncram_a524.tdf Line: 28
Info (12021): Found 1 design units, including 1 entities, in source file db/mux_ssc.tdf
    Info (12023): Found entity 1: mux_ssc File: M:/Academics/Sem5/WorkPlace/Circuits and Systems Design/Digital/Final Processor Design/hydra/db/mux_ssc.tdf Line: 23
Info (12021): Found 1 design units, including 1 entities, in source file db/decode_dvf.tdf
    Info (12023): Found entity 1: decode_dvf File: M:/Academics/Sem5/WorkPlace/Circuits and Systems Design/Digital/Final Processor Design/hydra/db/decode_dvf.tdf Line: 23
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_kgi.tdf
    Info (12023): Found entity 1: cntr_kgi File: M:/Academics/Sem5/WorkPlace/Circuits and Systems Design/Digital/Final Processor Design/hydra/db/cntr_kgi.tdf Line: 26
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_i6j.tdf
    Info (12023): Found entity 1: cntr_i6j File: M:/Academics/Sem5/WorkPlace/Circuits and Systems Design/Digital/Final Processor Design/hydra/db/cntr_i6j.tdf Line: 26
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_egi.tdf
    Info (12023): Found entity 1: cntr_egi File: M:/Academics/Sem5/WorkPlace/Circuits and Systems Design/Digital/Final Processor Design/hydra/db/cntr_egi.tdf Line: 28
Info (12021): Found 1 design units, including 1 entities, in source file db/cmpr_qgc.tdf
    Info (12023): Found entity 1: cmpr_qgc File: M:/Academics/Sem5/WorkPlace/Circuits and Systems Design/Digital/Final Processor Design/hydra/db/cmpr_qgc.tdf Line: 23
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_23j.tdf
    Info (12023): Found entity 1: cntr_23j File: M:/Academics/Sem5/WorkPlace/Circuits and Systems Design/Digital/Final Processor Design/hydra/db/cntr_23j.tdf Line: 28
Info (12021): Found 1 design units, including 1 entities, in source file db/cmpr_ngc.tdf
    Info (12023): Found entity 1: cmpr_ngc File: M:/Academics/Sem5/WorkPlace/Circuits and Systems Design/Digital/Final Processor Design/hydra/db/cmpr_ngc.tdf Line: 23
Info (12033): Analysis and Synthesis generated Signal Tap or debug node instance "auto_signaltap_0"
Info (11170): Starting IP generation for the debug fabric: alt_sld_fab.
Info (11172): 2023.02.12.15:54:25 Progress: Loading sldf3208e4b/alt_sld_fab_wrapper_hw.tcl
Info (11172): Alt_sld_fab.alt_sld_fab: SLD fabric agents which did not specify prefer_host were connected to JTAG
Info (11172): Alt_sld_fab: Generating alt_sld_fab "alt_sld_fab" for QUARTUS_SYNTH
Info (11172): Alt_sld_fab: "alt_sld_fab" instantiated alt_sld_fab "alt_sld_fab"
Info (11172): Presplit: "alt_sld_fab" instantiated altera_super_splitter "presplit"
Info (11172): Splitter: "alt_sld_fab" instantiated altera_sld_splitter "splitter"
Info (11172): Sldfabric: "alt_sld_fab" instantiated altera_sld_jtag_hub "sldfabric"
Info (11172): Ident: "alt_sld_fab" instantiated altera_connection_identification_hub "ident"
Info (11172): Alt_sld_fab: Done "alt_sld_fab" with 6 modules, 6 files
Info (11171): Finished IP generation for the debug fabric: alt_sld_fab.
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/sldf3208e4b/alt_sld_fab.v
    Info (12023): Found entity 1: alt_sld_fab File: M:/Academics/Sem5/WorkPlace/Circuits and Systems Design/Digital/Final Processor Design/hydra/db/ip/sldf3208e4b/alt_sld_fab.v Line: 9
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/sldf3208e4b/submodules/alt_sld_fab_alt_sld_fab.v
    Info (12023): Found entity 1: alt_sld_fab_alt_sld_fab File: M:/Academics/Sem5/WorkPlace/Circuits and Systems Design/Digital/Final Processor Design/hydra/db/ip/sldf3208e4b/submodules/alt_sld_fab_alt_sld_fab.v Line: 9
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/sldf3208e4b/submodules/alt_sld_fab_alt_sld_fab_ident.sv
    Info (12023): Found entity 1: alt_sld_fab_alt_sld_fab_ident File: M:/Academics/Sem5/WorkPlace/Circuits and Systems Design/Digital/Final Processor Design/hydra/db/ip/sldf3208e4b/submodules/alt_sld_fab_alt_sld_fab_ident.sv Line: 33
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/sldf3208e4b/submodules/alt_sld_fab_alt_sld_fab_presplit.sv
    Info (12023): Found entity 1: alt_sld_fab_alt_sld_fab_presplit File: M:/Academics/Sem5/WorkPlace/Circuits and Systems Design/Digital/Final Processor Design/hydra/db/ip/sldf3208e4b/submodules/alt_sld_fab_alt_sld_fab_presplit.sv Line: 3
Info (12021): Found 2 design units, including 1 entities, in source file db/ip/sldf3208e4b/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd
    Info (12022): Found design unit 1: alt_sld_fab_alt_sld_fab_sldfabric-rtl File: M:/Academics/Sem5/WorkPlace/Circuits and Systems Design/Digital/Final Processor Design/hydra/db/ip/sldf3208e4b/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd Line: 102
    Info (12023): Found entity 1: alt_sld_fab_alt_sld_fab_sldfabric File: M:/Academics/Sem5/WorkPlace/Circuits and Systems Design/Digital/Final Processor Design/hydra/db/ip/sldf3208e4b/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd Line: 11
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/sldf3208e4b/submodules/alt_sld_fab_alt_sld_fab_splitter.sv
    Info (12023): Found entity 1: alt_sld_fab_alt_sld_fab_splitter File: M:/Academics/Sem5/WorkPlace/Circuits and Systems Design/Digital/Final Processor Design/hydra/db/ip/sldf3208e4b/submodules/alt_sld_fab_alt_sld_fab_splitter.sv Line: 3
Warning (127007): Memory Initialization File or Hexadecimal (Intel-Format) File "M:/Academics/Sem5/WorkPlace/Circuits and Systems Design/Digital/Final Processor Design/hydra/db/hydra.ram0_Ins_Mem_87651867.hdl.mif" contains "don't care" values -- overwriting them with 0s
Warning (12241): 1 hierarchies have connectivity warnings - see the Connectivity Checks report folder
Info (13025): Duplicate LATCH primitives merged into single LATCH primitive
    Info (13026): Duplicate LATCH primitive "CPU:cpu|Control_Unit:control_unit|mem_to_reg" merged with LATCH primitive "CPU:cpu|Control_Unit:control_unit|mem_read" File: M:/Academics/Sem5/WorkPlace/Circuits and Systems Design/Digital/Final Processor Design/hydra/Control_Unit.v Line: 25
Warning (13012): Latch CPU:cpu|Control_Unit:control_unit|alu_op[0] has unsafe behavior File: M:/Academics/Sem5/WorkPlace/Circuits and Systems Design/Digital/Final Processor Design/hydra/Control_Unit.v Line: 29
    Warning (13013): Ports D and ENA on the latch are fed by the same signal CPU:cpu|PC_Unit:pc_unit|pc[6] File: M:/Academics/Sem5/WorkPlace/Circuits and Systems Design/Digital/Final Processor Design/hydra/PC_Unit.v Line: 16
Warning (13012): Latch CPU:cpu|Control_Unit:control_unit|alu_op[1] has unsafe behavior File: M:/Academics/Sem5/WorkPlace/Circuits and Systems Design/Digital/Final Processor Design/hydra/Control_Unit.v Line: 29
    Warning (13013): Ports D and ENA on the latch are fed by the same signal CPU:cpu|PC_Unit:pc_unit|pc[3] File: M:/Academics/Sem5/WorkPlace/Circuits and Systems Design/Digital/Final Processor Design/hydra/PC_Unit.v Line: 16
Warning (13012): Latch CPU:cpu|Control_Unit:control_unit|alu_src has unsafe behavior File: M:/Academics/Sem5/WorkPlace/Circuits and Systems Design/Digital/Final Processor Design/hydra/Control_Unit.v Line: 25
    Warning (13013): Ports D and ENA on the latch are fed by the same signal CPU:cpu|PC_Unit:pc_unit|pc[6] File: M:/Academics/Sem5/WorkPlace/Circuits and Systems Design/Digital/Final Processor Design/hydra/PC_Unit.v Line: 16
Warning (13012): Latch CPU:cpu|Control_Unit:control_unit|mem_read has unsafe behavior File: M:/Academics/Sem5/WorkPlace/Circuits and Systems Design/Digital/Final Processor Design/hydra/Control_Unit.v Line: 25
    Warning (13013): Ports D and ENA on the latch are fed by the same signal CPU:cpu|PC_Unit:pc_unit|pc[6] File: M:/Academics/Sem5/WorkPlace/Circuits and Systems Design/Digital/Final Processor Design/hydra/PC_Unit.v Line: 16
Warning (13012): Latch CPU:cpu|Control_Unit:control_unit|reg_write has unsafe behavior File: M:/Academics/Sem5/WorkPlace/Circuits and Systems Design/Digital/Final Processor Design/hydra/Control_Unit.v Line: 25
    Warning (13013): Ports D and ENA on the latch are fed by the same signal CPU:cpu|PC_Unit:pc_unit|pc[6] File: M:/Academics/Sem5/WorkPlace/Circuits and Systems Design/Digital/Final Processor Design/hydra/PC_Unit.v Line: 16
Warning (13012): Latch CPU:cpu|Control_Unit:control_unit|mem_write has unsafe behavior File: M:/Academics/Sem5/WorkPlace/Circuits and Systems Design/Digital/Final Processor Design/hydra/Control_Unit.v Line: 25
    Warning (13013): Ports D and ENA on the latch are fed by the same signal CPU:cpu|PC_Unit:pc_unit|pc[6] File: M:/Academics/Sem5/WorkPlace/Circuits and Systems Design/Digital/Final Processor Design/hydra/PC_Unit.v Line: 16
Warning (13012): Latch CPU:cpu|Control_Unit:control_unit|branch has unsafe behavior File: M:/Academics/Sem5/WorkPlace/Circuits and Systems Design/Digital/Final Processor Design/hydra/Control_Unit.v Line: 25
    Warning (13013): Ports D and ENA on the latch are fed by the same signal CPU:cpu|PC_Unit:pc_unit|pc[3] File: M:/Academics/Sem5/WorkPlace/Circuits and Systems Design/Digital/Final Processor Design/hydra/PC_Unit.v Line: 16
Info (286031): Timing-Driven Synthesis is running on partition "Top"
Info (17049): 25 registers lost all their fanouts during netlist optimizations.
Info (144001): Generated suppressed messages file M:/Academics/Sem5/WorkPlace/Circuits and Systems Design/Digital/Final Processor Design/hydra/output_files/hydra.map.smsg
Info (35024): Successfully connected in-system debug instance "auto_signaltap_0" to all 161 required data inputs, trigger inputs, acquisition clocks, and dynamic pins
Info (16010): Generating hard_block partition "hard_block:auto_generated_inst"
    Info (16011): Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL
Info (21057): Implemented 10218 device resources after synthesis - the final resource count might be different
    Info (21058): Implemented 4 input pins
    Info (21059): Implemented 121 output pins
    Info (21061): Implemented 10028 logic cells
    Info (21064): Implemented 64 RAM segments
Info: Quartus Prime Analysis & Synthesis was successful. 0 errors, 41 warnings
    Info: Peak virtual memory: 4879 megabytes
    Info: Processing ended: Sun Feb 12 15:55:28 2023
    Info: Elapsed time: 00:01:25
    Info: Total CPU time (on all processors): 00:01:47


+------------------------------------------+
; Analysis & Synthesis Suppressed Messages ;
+------------------------------------------+
The suppressed messages can be found in M:/Academics/Sem5/WorkPlace/Circuits and Systems Design/Digital/Final Processor Design/hydra/output_files/hydra.map.smsg.


