// Seed: 2689657779
module module_0 (
    output wand id_0,
    output wire id_1,
    input tri id_2,
    output wand id_3,
    input tri0 id_4,
    output supply1 id_5,
    input wor id_6,
    output tri0 id_7,
    output uwire id_8,
    input uwire id_9,
    input uwire id_10,
    input wire id_11,
    output uwire id_12,
    output uwire id_13,
    input uwire id_14,
    input supply0 id_15,
    input wand id_16,
    input tri id_17,
    output wand id_18,
    input wand id_19,
    input uwire id_20,
    input uwire id_21,
    input wor id_22,
    output tri id_23
);
  wire id_25;
endmodule
module module_1 (
    output tri1 id_0,
    output supply0 id_1,
    output wand id_2,
    input wire id_3,
    input wor id_4,
    input wire id_5,
    input tri0 id_6,
    output wire id_7,
    input wand id_8,
    output supply1 id_9
);
  assign id_7 = id_6 * id_6;
  module_0(
      id_2,
      id_2,
      id_5,
      id_9,
      id_5,
      id_0,
      id_3,
      id_1,
      id_2,
      id_3,
      id_8,
      id_3,
      id_2,
      id_1,
      id_5,
      id_4,
      id_8,
      id_3,
      id_7,
      id_8,
      id_4,
      id_6,
      id_3,
      id_0
  );
endmodule
