#! /c/Source/iverilog-install/bin/vvp
:ivl_version "12.0 (devel)" "(s20150603-1110-g18392a46)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision + 0;
:vpi_module "C:\iverilog\lib\ivl\system.vpi";
:vpi_module "C:\iverilog\lib\ivl\vhdl_sys.vpi";
:vpi_module "C:\iverilog\lib\ivl\vhdl_textio.vpi";
:vpi_module "C:\iverilog\lib\ivl\v2005_math.vpi";
:vpi_module "C:\iverilog\lib\ivl\va_math.vpi";
S_000001f929843d10 .scope module, "Testbench" "Testbench" 2 3;
 .timescale 0 0;
v000001f9298bde50_0 .net "Alarm", 0 0, v000001f929843ea0_0;  1 drivers
v000001f9298be5d0_0 .var "Alarm_Band", 0 0;
v000001f9298be530_0 .var "Alarm_Chalu", 0 0;
v000001f9298bd8b0_0 .var "Ghadi", 0 0;
v000001f9298bdef0_0 .var "Hours_Ki_Ones_digit_IN", 3 0;
v000001f9298bea30_0 .net "Hours_Ki_Ones_digit_OUT", 3 0, L_000001f929859860;  1 drivers
v000001f9298bdbd0_0 .var "Hours_Ki_Tenth_digit_IN", 1 0;
v000001f9298bd090_0 .net "Hours_Ki_Tenth_digit_OUT", 1 0, L_000001f929859550;  1 drivers
v000001f9298bdf90_0 .var "Load_Alarm", 0 0;
v000001f9298bedf0_0 .var "Load_Samay", 0 0;
v000001f9298bead0_0 .var "Mins_Ki_Ones_digit_IN", 3 0;
v000001f9298bd9f0_0 .net "Mins_Ki_Ones_digit_OUT", 3 0, L_000001f9298bf9f0;  1 drivers
v000001f9298be670_0 .var "Mins_Ki_Tenth_digit_IN", 3 0;
v000001f9298bdc70_0 .net "Mins_Ki_Tenth_digit_OUT", 3 0, L_000001f9298c0390;  1 drivers
v000001f9298be3f0_0 .var "Reset", 0 0;
v000001f9298beb70_0 .net "Secs_Ki_Ones_digit_OUT", 3 0, L_000001f9298bf4b0;  1 drivers
v000001f9298bd950_0 .net "Secs_Ki_Tenth_digit_OUT", 3 0, L_000001f9298bfd00;  1 drivers
S_000001f92985cfc0 .scope module, "uut" "Aclock" 2 19, 3 1 0, S_000001f929843d10;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "Reset";
    .port_info 1 /INPUT 1 "Ghadi";
    .port_info 2 /INPUT 1 "Load_Samay";
    .port_info 3 /INPUT 1 "Load_Alarm";
    .port_info 4 /INPUT 1 "Alarm_Band";
    .port_info 5 /INPUT 1 "Alarm_Chalu";
    .port_info 6 /INPUT 2 "Hours_Ki_Tenth_digit_IN";
    .port_info 7 /INPUT 4 "Hours_Ki_Ones_digit_IN";
    .port_info 8 /INPUT 4 "Mins_Ki_Tenth_digit_IN";
    .port_info 9 /INPUT 4 "Mins_Ki_Ones_digit_IN";
    .port_info 10 /OUTPUT 1 "Alarm";
    .port_info 11 /OUTPUT 2 "Hours_Ki_Tenth_digit_OUT";
    .port_info 12 /OUTPUT 4 "Hours_Ki_Ones_digit_OUT";
    .port_info 13 /OUTPUT 4 "Mins_Ki_Tenth_digit_OUT";
    .port_info 14 /OUTPUT 4 "Mins_Ki_Ones_digit_OUT";
    .port_info 15 /OUTPUT 4 "Secs_Ki_Tenth_digit_OUT";
    .port_info 16 /OUTPUT 4 "Secs_Ki_Ones_digit_OUT";
L_000001f929859550 .functor BUFZ 2, v000001f9298bc6c0_0, C4<00>, C4<00>, C4<00>;
L_000001f929859860 .functor BUFZ 4, v000001f9298bc080_0, C4<0000>, C4<0000>, C4<0000>;
L_000001f9298c0390 .functor BUFZ 4, v000001f9298bc260_0, C4<0000>, C4<0000>, C4<0000>;
L_000001f9298bf9f0 .functor BUFZ 4, v000001f9298bc580_0, C4<0000>, C4<0000>, C4<0000>;
L_000001f9298bfd00 .functor BUFZ 4, v000001f9298bcda0_0, C4<0000>, C4<0000>, C4<0000>;
L_000001f9298bf4b0 .functor BUFZ 4, v000001f9298bc4e0_0, C4<0000>, C4<0000>, C4<0000>;
v000001f929843ea0_0 .var "Alarm", 0 0;
v000001f929812b60_0 .net "Alarm_Band", 0 0, v000001f9298be5d0_0;  1 drivers
v000001f92985d2e0_0 .net "Alarm_Chalu", 0 0, v000001f9298be530_0;  1 drivers
v000001f92985d380_0 .var "Alarm_Hour_Ki_Ones_Digit", 3 0;
v000001f9298bca80_0 .var "Alarm_Hour_Ki_Tenth_Digit", 1 0;
v000001f9298bc620_0 .var "Alarm_Min_Ki_Ones_Digit", 3 0;
v000001f9298bc760_0 .var "Alarm_Min_Ki_Tenth_Digit", 3 0;
v000001f9298bcd00_0 .var "Alarm_Sec_Ki_Ones_Digit", 3 0;
v000001f9298bc940_0 .var "Alarm_Sec_Ki_Tenth_Digit", 3 0;
v000001f9298bc080_0 .var "Current_Hour_Ki_Ones_Digit", 3 0;
v000001f9298bc6c0_0 .var "Current_Hour_Ki_Tenth_Digit", 1 0;
v000001f9298bc580_0 .var "Current_Min_Ki_Ones_Digit", 3 0;
v000001f9298bc260_0 .var "Current_Min_Ki_Tenth_Digit", 3 0;
v000001f9298bc4e0_0 .var "Current_Sec_Ki_Ones_Digit", 3 0;
v000001f9298bcda0_0 .var "Current_Sec_Ki_Tenth_Digit", 3 0;
v000001f9298bc800_0 .net "Ghadi", 0 0, v000001f9298bd8b0_0;  1 drivers
v000001f9298bc3a0_0 .var "Ghadi_1s", 0 0;
v000001f9298bc300_0 .net "Hours_Ki_Ones_digit_IN", 3 0, v000001f9298bdef0_0;  1 drivers
v000001f9298bcee0_0 .net "Hours_Ki_Ones_digit_OUT", 3 0, L_000001f929859860;  alias, 1 drivers
v000001f9298bc8a0_0 .net "Hours_Ki_Tenth_digit_IN", 1 0, v000001f9298bdbd0_0;  1 drivers
v000001f9298bc9e0_0 .net "Hours_Ki_Tenth_digit_OUT", 1 0, L_000001f929859550;  alias, 1 drivers
v000001f9298bcf80_0 .net "Load_Alarm", 0 0, v000001f9298bdf90_0;  1 drivers
v000001f9298bce40_0 .net "Load_Samay", 0 0, v000001f9298bedf0_0;  1 drivers
v000001f9298bc120_0 .net "Mins_Ki_Ones_digit_IN", 3 0, v000001f9298bead0_0;  1 drivers
v000001f9298bcb20_0 .net "Mins_Ki_Ones_digit_OUT", 3 0, L_000001f9298bf9f0;  alias, 1 drivers
v000001f9298bcbc0_0 .net "Mins_Ki_Tenth_digit_IN", 3 0, v000001f9298be670_0;  1 drivers
v000001f9298bcc60_0 .net "Mins_Ki_Tenth_digit_OUT", 3 0, L_000001f9298c0390;  alias, 1 drivers
v000001f9298bc1c0_0 .net "Reset", 0 0, v000001f9298be3f0_0;  1 drivers
v000001f9298bc440_0 .net "Secs_Ki_Ones_digit_OUT", 3 0, L_000001f9298bf4b0;  alias, 1 drivers
v000001f9298bed50_0 .net "Secs_Ki_Tenth_digit_OUT", 3 0, L_000001f9298bfd00;  alias, 1 drivers
v000001f9298bddb0_0 .var "Temp_Hour", 5 0;
v000001f9298bee90_0 .var "Temp_Min", 5 0;
v000001f9298be490_0 .var "Temp_Sec", 5 0;
v000001f9298bec10_0 .var "tmp_1s", 3 0;
E_000001f929838070 .event posedge, v000001f9298bc1c0_0, v000001f9298bc3a0_0;
E_000001f929837cf0/0 .event anyedge, v000001f9298bddb0_0, v000001f9298bc6c0_0, v000001f9298bee90_0, v000001f9298bc260_0;
E_000001f929837cf0/1 .event anyedge, v000001f9298be490_0, v000001f9298bcda0_0;
E_000001f929837cf0 .event/or E_000001f929837cf0/0, E_000001f929837cf0/1;
E_000001f929838630 .event posedge, v000001f9298bc1c0_0, v000001f9298bc800_0;
S_000001f92985d150 .scope function.vec4.s4, "mod_10" "mod_10" 3 26, 3 26 0, S_000001f92985cfc0;
 .timescale 0 0;
; Variable mod_10 is vec4 return value of scope S_000001f92985d150
v000001f929862a10_0 .var "sankhya", 5 0;
TD_Testbench.uut.mod_10 ;
    %load/vec4 v000001f929862a10_0;
    %pad/u 32;
    %cmpi/u 50, 0, 32;
    %flag_inv 5; GE is !LT
    %flag_mov 8, 5;
    %jmp/0 T_0.0, 8;
    %pushi/vec4 5, 0, 4;
    %jmp/1 T_0.1, 8;
T_0.0 ; End of true expr.
    %load/vec4 v000001f929862a10_0;
    %pad/u 32;
    %cmpi/u 40, 0, 32;
    %flag_inv 5; GE is !LT
    %flag_mov 9, 5;
    %jmp/0 T_0.2, 9;
    %pushi/vec4 4, 0, 4;
    %jmp/1 T_0.3, 9;
T_0.2 ; End of true expr.
    %load/vec4 v000001f929862a10_0;
    %pad/u 32;
    %cmpi/u 30, 0, 32;
    %flag_inv 5; GE is !LT
    %flag_mov 10, 5;
    %jmp/0 T_0.4, 10;
    %pushi/vec4 3, 0, 4;
    %jmp/1 T_0.5, 10;
T_0.4 ; End of true expr.
    %load/vec4 v000001f929862a10_0;
    %pad/u 32;
    %cmpi/u 20, 0, 32;
    %flag_inv 5; GE is !LT
    %flag_mov 11, 5;
    %jmp/0 T_0.6, 11;
    %pushi/vec4 2, 0, 4;
    %jmp/1 T_0.7, 11;
T_0.6 ; End of true expr.
    %load/vec4 v000001f929862a10_0;
    %pad/u 32;
    %cmpi/u 10, 0, 32;
    %flag_inv 5; GE is !LT
    %flag_mov 12, 5;
    %jmp/0 T_0.8, 12;
    %pushi/vec4 1, 0, 4;
    %jmp/1 T_0.9, 12;
T_0.8 ; End of true expr.
    %pushi/vec4 0, 0, 4;
    %jmp/0 T_0.9, 12;
 ; End of false expr.
    %blend;
T_0.9;
    %jmp/0 T_0.7, 11;
 ; End of false expr.
    %blend;
T_0.7;
    %jmp/0 T_0.5, 10;
 ; End of false expr.
    %blend;
T_0.5;
    %jmp/0 T_0.3, 9;
 ; End of false expr.
    %blend;
T_0.3;
    %jmp/0 T_0.1, 8;
 ; End of false expr.
    %blend;
T_0.1;
    %ret/vec4 0, 0, 4;  Assign to mod_10 (store_vec4_to_lval)
    %end;
    .scope S_000001f92985cfc0;
T_1 ;
    %wait E_000001f929838070;
    %load/vec4 v000001f9298bc1c0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.0, 8;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v000001f9298bca80_0, 0;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v000001f92985d380_0, 0;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v000001f9298bc760_0, 0;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v000001f9298bc620_0, 0;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v000001f9298bc940_0, 0;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v000001f9298bcd00_0, 0;
    %load/vec4 v000001f9298bc8a0_0;
    %pad/u 6;
    %muli 10, 0, 6;
    %load/vec4 v000001f9298bc300_0;
    %pad/u 6;
    %add;
    %assign/vec4 v000001f9298bddb0_0, 0;
    %load/vec4 v000001f9298bcbc0_0;
    %pad/u 6;
    %muli 10, 0, 6;
    %load/vec4 v000001f9298bc120_0;
    %pad/u 6;
    %add;
    %assign/vec4 v000001f9298bee90_0, 0;
    %pushi/vec4 0, 0, 6;
    %assign/vec4 v000001f9298be490_0, 0;
    %jmp T_1.1;
T_1.0 ;
    %load/vec4 v000001f9298bcf80_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.2, 8;
    %load/vec4 v000001f9298bc8a0_0;
    %assign/vec4 v000001f9298bca80_0, 0;
    %load/vec4 v000001f9298bc300_0;
    %assign/vec4 v000001f92985d380_0, 0;
    %load/vec4 v000001f9298bcbc0_0;
    %assign/vec4 v000001f9298bc760_0, 0;
    %load/vec4 v000001f9298bc120_0;
    %assign/vec4 v000001f9298bc620_0, 0;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v000001f9298bc940_0, 0;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v000001f9298bcd00_0, 0;
T_1.2 ;
    %load/vec4 v000001f9298bce40_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.4, 8;
    %load/vec4 v000001f9298bc8a0_0;
    %pad/u 6;
    %muli 10, 0, 6;
    %load/vec4 v000001f9298bc300_0;
    %pad/u 6;
    %add;
    %assign/vec4 v000001f9298bddb0_0, 0;
    %load/vec4 v000001f9298bcbc0_0;
    %pad/u 6;
    %muli 10, 0, 6;
    %load/vec4 v000001f9298bc120_0;
    %pad/u 6;
    %add;
    %assign/vec4 v000001f9298bee90_0, 0;
    %pushi/vec4 0, 0, 6;
    %assign/vec4 v000001f9298be490_0, 0;
    %jmp T_1.5;
T_1.4 ;
    %load/vec4 v000001f9298be490_0;
    %addi 1, 0, 6;
    %assign/vec4 v000001f9298be490_0, 0;
    %load/vec4 v000001f9298be490_0;
    %pad/u 32;
    %cmpi/u 59, 0, 32;
    %flag_inv 5; GE is !LT
    %jmp/0xz  T_1.6, 5;
    %load/vec4 v000001f9298bee90_0;
    %addi 1, 0, 6;
    %assign/vec4 v000001f9298bee90_0, 0;
    %pushi/vec4 0, 0, 6;
    %assign/vec4 v000001f9298be490_0, 0;
    %load/vec4 v000001f9298bee90_0;
    %pad/u 32;
    %cmpi/u 59, 0, 32;
    %flag_inv 5; GE is !LT
    %jmp/0xz  T_1.8, 5;
    %pushi/vec4 0, 0, 6;
    %assign/vec4 v000001f9298bee90_0, 0;
    %load/vec4 v000001f9298bddb0_0;
    %addi 1, 0, 6;
    %assign/vec4 v000001f9298bddb0_0, 0;
    %load/vec4 v000001f9298bddb0_0;
    %pad/u 32;
    %cmpi/u 24, 0, 32;
    %flag_inv 5; GE is !LT
    %jmp/0xz  T_1.10, 5;
    %pushi/vec4 0, 0, 6;
    %assign/vec4 v000001f9298bddb0_0, 0;
T_1.10 ;
T_1.8 ;
T_1.6 ;
T_1.5 ;
T_1.1 ;
    %jmp T_1;
    .thread T_1;
    .scope S_000001f92985cfc0;
T_2 ;
    %wait E_000001f929838630;
    %load/vec4 v000001f9298bc1c0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.0, 8;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v000001f9298bec10_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001f9298bc3a0_0, 0;
    %jmp T_2.1;
T_2.0 ;
    %load/vec4 v000001f9298bec10_0;
    %addi 1, 0, 4;
    %assign/vec4 v000001f9298bec10_0, 0;
    %load/vec4 v000001f9298bec10_0;
    %pad/u 32;
    %cmpi/u 5, 0, 32;
    %flag_or 5, 4;
    %jmp/0xz  T_2.2, 5;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001f9298bc3a0_0, 0;
    %jmp T_2.3;
T_2.2 ;
    %load/vec4 v000001f9298bec10_0;
    %pad/u 32;
    %cmpi/u 10, 0, 32;
    %flag_inv 5; GE is !LT
    %jmp/0xz  T_2.4, 5;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001f9298bc3a0_0, 0;
    %pushi/vec4 1, 0, 4;
    %assign/vec4 v000001f9298bec10_0, 0;
    %jmp T_2.5;
T_2.4 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001f9298bc3a0_0, 0;
T_2.5 ;
T_2.3 ;
T_2.1 ;
    %jmp T_2;
    .thread T_2;
    .scope S_000001f92985cfc0;
T_3 ;
    %wait E_000001f929837cf0;
    %load/vec4 v000001f9298bddb0_0;
    %pad/u 32;
    %cmpi/u 20, 0, 32;
    %flag_inv 5; GE is !LT
    %jmp/0xz  T_3.0, 5;
    %pushi/vec4 2, 0, 2;
    %store/vec4 v000001f9298bc6c0_0, 0, 2;
    %jmp T_3.1;
T_3.0 ;
    %load/vec4 v000001f9298bddb0_0;
    %pad/u 32;
    %cmpi/u 10, 0, 32;
    %flag_inv 5; GE is !LT
    %jmp/0xz  T_3.2, 5;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v000001f9298bc6c0_0, 0, 2;
    %jmp T_3.3;
T_3.2 ;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v000001f9298bc6c0_0, 0, 2;
T_3.3 ;
T_3.1 ;
    %load/vec4 v000001f9298bddb0_0;
    %load/vec4 v000001f9298bc6c0_0;
    %pad/u 6;
    %muli 10, 0, 6;
    %sub;
    %pad/u 4;
    %store/vec4 v000001f9298bc080_0, 0, 4;
    %load/vec4 v000001f9298bee90_0;
    %store/vec4 v000001f929862a10_0, 0, 6;
    %callf/vec4 TD_Testbench.uut.mod_10, S_000001f92985d150;
    %store/vec4 v000001f9298bc260_0, 0, 4;
    %load/vec4 v000001f9298bee90_0;
    %load/vec4 v000001f9298bc260_0;
    %pad/u 6;
    %muli 10, 0, 6;
    %sub;
    %pad/u 4;
    %store/vec4 v000001f9298bc580_0, 0, 4;
    %load/vec4 v000001f9298be490_0;
    %store/vec4 v000001f929862a10_0, 0, 6;
    %callf/vec4 TD_Testbench.uut.mod_10, S_000001f92985d150;
    %store/vec4 v000001f9298bcda0_0, 0, 4;
    %load/vec4 v000001f9298be490_0;
    %load/vec4 v000001f9298bcda0_0;
    %pad/u 6;
    %muli 10, 0, 6;
    %sub;
    %pad/u 4;
    %store/vec4 v000001f9298bc4e0_0, 0, 4;
    %jmp T_3;
    .thread T_3, $push;
    .scope S_000001f92985cfc0;
T_4 ;
    %wait E_000001f929838070;
    %load/vec4 v000001f9298bc1c0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001f929843ea0_0, 0;
    %jmp T_4.1;
T_4.0 ;
    %load/vec4 v000001f9298bca80_0;
    %load/vec4 v000001f92985d380_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v000001f9298bc760_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v000001f9298bc620_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v000001f9298bc6c0_0;
    %load/vec4 v000001f9298bc080_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v000001f9298bc260_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v000001f9298bc580_0;
    %concat/vec4; draw_concat_vec4
    %cmp/e;
    %jmp/0xz  T_4.2, 4;
    %load/vec4 v000001f92985d2e0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.4, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001f929843ea0_0, 0;
T_4.4 ;
T_4.2 ;
    %load/vec4 v000001f929812b60_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.6, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001f929843ea0_0, 0;
T_4.6 ;
T_4.1 ;
    %jmp T_4;
    .thread T_4;
    .scope S_000001f929843d10;
T_5 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001f9298bd8b0_0, 0, 1;
T_5.0 ;
    %delay 50000000, 0;
    %load/vec4 v000001f9298bd8b0_0;
    %inv;
    %store/vec4 v000001f9298bd8b0_0, 0, 1;
    %jmp T_5.0;
    %end;
    .thread T_5;
    .scope S_000001f929843d10;
T_6 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001f9298be3f0_0, 0, 1;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v000001f9298bdbd0_0, 0, 2;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v000001f9298bdef0_0, 0, 4;
    %pushi/vec4 1, 0, 4;
    %store/vec4 v000001f9298be670_0, 0, 4;
    %pushi/vec4 9, 0, 4;
    %store/vec4 v000001f9298bead0_0, 0, 4;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001f9298bedf0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001f9298bdf90_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001f9298be5d0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001f9298be530_0, 0, 1;
    %delay 1000000000, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001f9298be3f0_0, 0, 1;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v000001f9298bdbd0_0, 0, 2;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v000001f9298bdef0_0, 0, 4;
    %pushi/vec4 2, 0, 4;
    %store/vec4 v000001f9298be670_0, 0, 4;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v000001f9298bead0_0, 0, 4;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001f9298bedf0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001f9298bdf90_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001f9298be5d0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001f9298be530_0, 0, 1;
    %delay 1000000000, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001f9298be3f0_0, 0, 1;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v000001f9298bdbd0_0, 0, 2;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v000001f9298bdef0_0, 0, 4;
    %pushi/vec4 2, 0, 4;
    %store/vec4 v000001f9298be670_0, 0, 4;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v000001f9298bead0_0, 0, 4;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001f9298bedf0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001f9298bdf90_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001f9298be5d0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001f9298be530_0, 0, 1;
    %delay 1000000000, 0;
    %delay 1000000000, 0;
    %delay 1000000000, 0;
    %delay 1000000000, 0;
    %delay 1000000000, 0;
    %delay 1000000000, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001f9298be5d0_0, 0, 1;
    %end;
    .thread T_6;
    .scope S_000001f929843d10;
T_7 ;
    %vpi_call 2 88 "$dumpfile", "Ghadi_Ki_Output.vcd" {0 0 0};
    %vpi_call 2 89 "$dumpvars", 32'sb00000000000000000000000000000000, S_000001f929843d10 {0 0 0};
    %delay 100, 0;
    %vpi_call 2 91 "$finish" {0 0 0};
    %end;
    .thread T_7;
# The file index is used to find the file name in the following table.
:file_names 4;
    "N/A";
    "<interactive>";
    "Ghadi_Testbench.v";
    "./Ghadi_Design.v";
