# Reading C:/intelFPGA_lite/18.1/modelsim_ase/tcl/vsim/pref.tcl
# do rachel_ruddy_lab5_run_msim_rtl_vhdl.do
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Model Technology ModelSim - Intel FPGA Edition vmap 10.5b Lib Mapping Utility 2016.10 Oct  5 2016
# vmap work rtl_work 
# Copying C:/intelFPGA_lite/18.1/modelsim_ase/win32aloem/../modelsim.ini to modelsim.ini
# Modifying modelsim.ini
# 
# vcom -93 -work work {P:/lab5/rachel_ruddy_counter.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:48:46 on Nov 22,2024
# vcom -reportprogress 300 -93 -work work P:/lab5/rachel_ruddy_counter.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity rachel_ruddy_counter
# -- Compiling architecture Behavioural of rachel_ruddy_counter
# End time: 19:48:47 on Nov 22,2024, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# vcom -93 -work work {P:/lab5/rachel_ruddy_clock_divider.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:48:47 on Nov 22,2024
# vcom -reportprogress 300 -93 -work work P:/lab5/rachel_ruddy_clock_divider.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Compiling entity rachel_ruddy_clock_divider
# -- Compiling architecture Behavioral of rachel_ruddy_clock_divider
# End time: 19:48:47 on Nov 22,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -93 -work work {P:/lab5/rachel_ruddy_wrapper.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:48:47 on Nov 22,2024
# vcom -reportprogress 300 -93 -work work P:/lab5/rachel_ruddy_wrapper.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity rachel_ruddy_wrapper
# -- Compiling architecture behavioral of rachel_ruddy_wrapper
# End time: 19:48:47 on Nov 22,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -93 -work work {P:/lab5/seven_segment_decoder.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:48:47 on Nov 22,2024
# vcom -reportprogress 300 -93 -work work P:/lab5/seven_segment_decoder.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity seven_segment_decoder
# -- Compiling architecture decoder of seven_segment_decoder
# End time: 19:48:47 on Nov 22,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vcom -93 -work work {P:/lab5/tb_3bit_up_counter.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:48:47 on Nov 22,2024
# vcom -reportprogress 300 -93 -work work P:/lab5/tb_3bit_up_counter.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity tb_3bit_up_counter
# -- Compiling architecture behavioral of tb_3bit_up_counter
# End time: 19:48:48 on Nov 22,2024, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# 
# vsim -t 1ps -L altera -L lpm -L sgate -L altera_mf -L altera_lnsim -L cyclonev -L rtl_work -L work -voptargs="+acc"  tb_3bit_up_counter.vhd
# vsim -t 1ps -L altera -L lpm -L sgate -L altera_mf -L altera_lnsim -L cyclonev -L rtl_work -L work -voptargs=""+acc"" tb_3bit_up_counter.vhd 
# Start time: 19:48:48 on Nov 22,2024
# ** Error (suppressible): (vsim-19) Failed to access library 'tb_3bit_up_counter' at "tb_3bit_up_counter".
# No such file or directory. (errno = ENOENT)
# Error loading design
# Error: Error loading design
#        Pausing macro execution
# MACRO ./rachel_ruddy_lab5_run_msim_rtl_vhdl.do PAUSED at line 15
vsim work.tb_3bit_up_counter
# vsim work.tb_3bit_up_counter 
# Start time: 19:48:48 on Nov 22,2024
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.numeric_std(body)
# Loading work.tb_3bit_up_counter(behavioral)
# Loading work.rachel_ruddy_wrapper(behavioral)
# Loading ieee.std_logic_arith(body)
# Loading ieee.std_logic_unsigned(body)
# Loading work.rachel_ruddy_clock_divider(behavioral)
# Loading work.rachel_ruddy_counter(behavioural)
# Loading work.seven_segment_decoder(decoder)
add wave -position end  sim:/tb_3bit_up_counter/enable
add wave -position end  sim:/tb_3bit_up_counter/reset
add wave -position end  sim:/tb_3bit_up_counter/clk
add wave -position end  sim:/tb_3bit_up_counter/HEX0
run
# Simulation may not continue after final blocks are run.
# End time: 19:49:39 on Nov 22,2024, Elapsed time: 0:00:51
# Errors: 1, Warnings: 0
