
Menu_ssd1306.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000188  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         000098a4  08000190  08000190  00001190  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000528  08009a38  08009a38  0000aa38  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08009f60  08009f60  0000b1e8  2**0
                  CONTENTS
  4 .ARM          00000008  08009f60  08009f60  0000af60  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  08009f68  08009f68  0000b1e8  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08009f68  08009f68  0000af68  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000004  08009f6c  08009f6c  0000af6c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         000001e8  20000000  08009f70  0000b000  2**3
                  CONTENTS, ALLOC, LOAD, DATA
  9 .ccmram       00000000  10000000  10000000  0000b1e8  2**0
                  CONTENTS
 10 .bss          00000638  200001e8  200001e8  0000b1e8  2**2
                  ALLOC
 11 ._user_heap_stack 00000600  20000820  20000820  0000b1e8  2**0
                  ALLOC
 12 .ARM.attributes 00000030  00000000  00000000  0000b1e8  2**0
                  CONTENTS, READONLY
 13 .debug_info   0000bde5  00000000  00000000  0000b218  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_abbrev 00001ca9  00000000  00000000  00016ffd  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_aranges 00000af8  00000000  00000000  00018ca8  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_rnglists 00000892  00000000  00000000  000197a0  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_macro  000218cd  00000000  00000000  0001a032  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_line   0000dd4e  00000000  00000000  0003b8ff  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .debug_str    000c7e8b  00000000  00000000  0004964d  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 20 .comment      00000086  00000000  00000000  001114d8  2**0
                  CONTENTS, READONLY
 21 .debug_frame  000045f4  00000000  00000000  00111560  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 22 .debug_line_str 0000006e  00000000  00000000  00115b54  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

08000190 <__do_global_dtors_aux>:
 8000190:	b510      	push	{r4, lr}
 8000192:	4c05      	ldr	r4, [pc, #20]	@ (80001a8 <__do_global_dtors_aux+0x18>)
 8000194:	7823      	ldrb	r3, [r4, #0]
 8000196:	b933      	cbnz	r3, 80001a6 <__do_global_dtors_aux+0x16>
 8000198:	4b04      	ldr	r3, [pc, #16]	@ (80001ac <__do_global_dtors_aux+0x1c>)
 800019a:	b113      	cbz	r3, 80001a2 <__do_global_dtors_aux+0x12>
 800019c:	4804      	ldr	r0, [pc, #16]	@ (80001b0 <__do_global_dtors_aux+0x20>)
 800019e:	f3af 8000 	nop.w
 80001a2:	2301      	movs	r3, #1
 80001a4:	7023      	strb	r3, [r4, #0]
 80001a6:	bd10      	pop	{r4, pc}
 80001a8:	200001e8 	.word	0x200001e8
 80001ac:	00000000 	.word	0x00000000
 80001b0:	08009a1c 	.word	0x08009a1c

080001b4 <frame_dummy>:
 80001b4:	b508      	push	{r3, lr}
 80001b6:	4b03      	ldr	r3, [pc, #12]	@ (80001c4 <frame_dummy+0x10>)
 80001b8:	b11b      	cbz	r3, 80001c2 <frame_dummy+0xe>
 80001ba:	4903      	ldr	r1, [pc, #12]	@ (80001c8 <frame_dummy+0x14>)
 80001bc:	4803      	ldr	r0, [pc, #12]	@ (80001cc <frame_dummy+0x18>)
 80001be:	f3af 8000 	nop.w
 80001c2:	bd08      	pop	{r3, pc}
 80001c4:	00000000 	.word	0x00000000
 80001c8:	200001ec 	.word	0x200001ec
 80001cc:	08009a1c 	.word	0x08009a1c

080001d0 <memchr>:
 80001d0:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 80001d4:	2a10      	cmp	r2, #16
 80001d6:	db2b      	blt.n	8000230 <memchr+0x60>
 80001d8:	f010 0f07 	tst.w	r0, #7
 80001dc:	d008      	beq.n	80001f0 <memchr+0x20>
 80001de:	f810 3b01 	ldrb.w	r3, [r0], #1
 80001e2:	3a01      	subs	r2, #1
 80001e4:	428b      	cmp	r3, r1
 80001e6:	d02d      	beq.n	8000244 <memchr+0x74>
 80001e8:	f010 0f07 	tst.w	r0, #7
 80001ec:	b342      	cbz	r2, 8000240 <memchr+0x70>
 80001ee:	d1f6      	bne.n	80001de <memchr+0xe>
 80001f0:	b4f0      	push	{r4, r5, r6, r7}
 80001f2:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 80001f6:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 80001fa:	f022 0407 	bic.w	r4, r2, #7
 80001fe:	f07f 0700 	mvns.w	r7, #0
 8000202:	2300      	movs	r3, #0
 8000204:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000208:	3c08      	subs	r4, #8
 800020a:	ea85 0501 	eor.w	r5, r5, r1
 800020e:	ea86 0601 	eor.w	r6, r6, r1
 8000212:	fa85 f547 	uadd8	r5, r5, r7
 8000216:	faa3 f587 	sel	r5, r3, r7
 800021a:	fa86 f647 	uadd8	r6, r6, r7
 800021e:	faa5 f687 	sel	r6, r5, r7
 8000222:	b98e      	cbnz	r6, 8000248 <memchr+0x78>
 8000224:	d1ee      	bne.n	8000204 <memchr+0x34>
 8000226:	bcf0      	pop	{r4, r5, r6, r7}
 8000228:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 800022c:	f002 0207 	and.w	r2, r2, #7
 8000230:	b132      	cbz	r2, 8000240 <memchr+0x70>
 8000232:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000236:	3a01      	subs	r2, #1
 8000238:	ea83 0301 	eor.w	r3, r3, r1
 800023c:	b113      	cbz	r3, 8000244 <memchr+0x74>
 800023e:	d1f8      	bne.n	8000232 <memchr+0x62>
 8000240:	2000      	movs	r0, #0
 8000242:	4770      	bx	lr
 8000244:	3801      	subs	r0, #1
 8000246:	4770      	bx	lr
 8000248:	2d00      	cmp	r5, #0
 800024a:	bf06      	itte	eq
 800024c:	4635      	moveq	r5, r6
 800024e:	3803      	subeq	r0, #3
 8000250:	3807      	subne	r0, #7
 8000252:	f015 0f01 	tst.w	r5, #1
 8000256:	d107      	bne.n	8000268 <memchr+0x98>
 8000258:	3001      	adds	r0, #1
 800025a:	f415 7f80 	tst.w	r5, #256	@ 0x100
 800025e:	bf02      	ittt	eq
 8000260:	3001      	addeq	r0, #1
 8000262:	f415 3fc0 	tsteq.w	r5, #98304	@ 0x18000
 8000266:	3001      	addeq	r0, #1
 8000268:	bcf0      	pop	{r4, r5, r6, r7}
 800026a:	3801      	subs	r0, #1
 800026c:	4770      	bx	lr
 800026e:	bf00      	nop

08000270 <strlen>:
 8000270:	4603      	mov	r3, r0
 8000272:	f813 2b01 	ldrb.w	r2, [r3], #1
 8000276:	2a00      	cmp	r2, #0
 8000278:	d1fb      	bne.n	8000272 <strlen+0x2>
 800027a:	1a18      	subs	r0, r3, r0
 800027c:	3801      	subs	r0, #1
 800027e:	4770      	bx	lr

08000280 <__aeabi_drsub>:
 8000280:	f081 4100 	eor.w	r1, r1, #2147483648	@ 0x80000000
 8000284:	e002      	b.n	800028c <__adddf3>
 8000286:	bf00      	nop

08000288 <__aeabi_dsub>:
 8000288:	f083 4300 	eor.w	r3, r3, #2147483648	@ 0x80000000

0800028c <__adddf3>:
 800028c:	b530      	push	{r4, r5, lr}
 800028e:	ea4f 0441 	mov.w	r4, r1, lsl #1
 8000292:	ea4f 0543 	mov.w	r5, r3, lsl #1
 8000296:	ea94 0f05 	teq	r4, r5
 800029a:	bf08      	it	eq
 800029c:	ea90 0f02 	teqeq	r0, r2
 80002a0:	bf1f      	itttt	ne
 80002a2:	ea54 0c00 	orrsne.w	ip, r4, r0
 80002a6:	ea55 0c02 	orrsne.w	ip, r5, r2
 80002aa:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 80002ae:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80002b2:	f000 80e2 	beq.w	800047a <__adddf3+0x1ee>
 80002b6:	ea4f 5454 	mov.w	r4, r4, lsr #21
 80002ba:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 80002be:	bfb8      	it	lt
 80002c0:	426d      	neglt	r5, r5
 80002c2:	dd0c      	ble.n	80002de <__adddf3+0x52>
 80002c4:	442c      	add	r4, r5
 80002c6:	ea80 0202 	eor.w	r2, r0, r2
 80002ca:	ea81 0303 	eor.w	r3, r1, r3
 80002ce:	ea82 0000 	eor.w	r0, r2, r0
 80002d2:	ea83 0101 	eor.w	r1, r3, r1
 80002d6:	ea80 0202 	eor.w	r2, r0, r2
 80002da:	ea81 0303 	eor.w	r3, r1, r3
 80002de:	2d36      	cmp	r5, #54	@ 0x36
 80002e0:	bf88      	it	hi
 80002e2:	bd30      	pophi	{r4, r5, pc}
 80002e4:	f011 4f00 	tst.w	r1, #2147483648	@ 0x80000000
 80002e8:	ea4f 3101 	mov.w	r1, r1, lsl #12
 80002ec:	f44f 1c80 	mov.w	ip, #1048576	@ 0x100000
 80002f0:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 80002f4:	d002      	beq.n	80002fc <__adddf3+0x70>
 80002f6:	4240      	negs	r0, r0
 80002f8:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80002fc:	f013 4f00 	tst.w	r3, #2147483648	@ 0x80000000
 8000300:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000304:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 8000308:	d002      	beq.n	8000310 <__adddf3+0x84>
 800030a:	4252      	negs	r2, r2
 800030c:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000310:	ea94 0f05 	teq	r4, r5
 8000314:	f000 80a7 	beq.w	8000466 <__adddf3+0x1da>
 8000318:	f1a4 0401 	sub.w	r4, r4, #1
 800031c:	f1d5 0e20 	rsbs	lr, r5, #32
 8000320:	db0d      	blt.n	800033e <__adddf3+0xb2>
 8000322:	fa02 fc0e 	lsl.w	ip, r2, lr
 8000326:	fa22 f205 	lsr.w	r2, r2, r5
 800032a:	1880      	adds	r0, r0, r2
 800032c:	f141 0100 	adc.w	r1, r1, #0
 8000330:	fa03 f20e 	lsl.w	r2, r3, lr
 8000334:	1880      	adds	r0, r0, r2
 8000336:	fa43 f305 	asr.w	r3, r3, r5
 800033a:	4159      	adcs	r1, r3
 800033c:	e00e      	b.n	800035c <__adddf3+0xd0>
 800033e:	f1a5 0520 	sub.w	r5, r5, #32
 8000342:	f10e 0e20 	add.w	lr, lr, #32
 8000346:	2a01      	cmp	r2, #1
 8000348:	fa03 fc0e 	lsl.w	ip, r3, lr
 800034c:	bf28      	it	cs
 800034e:	f04c 0c02 	orrcs.w	ip, ip, #2
 8000352:	fa43 f305 	asr.w	r3, r3, r5
 8000356:	18c0      	adds	r0, r0, r3
 8000358:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 800035c:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 8000360:	d507      	bpl.n	8000372 <__adddf3+0xe6>
 8000362:	f04f 0e00 	mov.w	lr, #0
 8000366:	f1dc 0c00 	rsbs	ip, ip, #0
 800036a:	eb7e 0000 	sbcs.w	r0, lr, r0
 800036e:	eb6e 0101 	sbc.w	r1, lr, r1
 8000372:	f5b1 1f80 	cmp.w	r1, #1048576	@ 0x100000
 8000376:	d31b      	bcc.n	80003b0 <__adddf3+0x124>
 8000378:	f5b1 1f00 	cmp.w	r1, #2097152	@ 0x200000
 800037c:	d30c      	bcc.n	8000398 <__adddf3+0x10c>
 800037e:	0849      	lsrs	r1, r1, #1
 8000380:	ea5f 0030 	movs.w	r0, r0, rrx
 8000384:	ea4f 0c3c 	mov.w	ip, ip, rrx
 8000388:	f104 0401 	add.w	r4, r4, #1
 800038c:	ea4f 5244 	mov.w	r2, r4, lsl #21
 8000390:	f512 0f80 	cmn.w	r2, #4194304	@ 0x400000
 8000394:	f080 809a 	bcs.w	80004cc <__adddf3+0x240>
 8000398:	f1bc 4f00 	cmp.w	ip, #2147483648	@ 0x80000000
 800039c:	bf08      	it	eq
 800039e:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80003a2:	f150 0000 	adcs.w	r0, r0, #0
 80003a6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80003aa:	ea41 0105 	orr.w	r1, r1, r5
 80003ae:	bd30      	pop	{r4, r5, pc}
 80003b0:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 80003b4:	4140      	adcs	r0, r0
 80003b6:	eb41 0101 	adc.w	r1, r1, r1
 80003ba:	3c01      	subs	r4, #1
 80003bc:	bf28      	it	cs
 80003be:	f5b1 1f80 	cmpcs.w	r1, #1048576	@ 0x100000
 80003c2:	d2e9      	bcs.n	8000398 <__adddf3+0x10c>
 80003c4:	f091 0f00 	teq	r1, #0
 80003c8:	bf04      	itt	eq
 80003ca:	4601      	moveq	r1, r0
 80003cc:	2000      	moveq	r0, #0
 80003ce:	fab1 f381 	clz	r3, r1
 80003d2:	bf08      	it	eq
 80003d4:	3320      	addeq	r3, #32
 80003d6:	f1a3 030b 	sub.w	r3, r3, #11
 80003da:	f1b3 0220 	subs.w	r2, r3, #32
 80003de:	da0c      	bge.n	80003fa <__adddf3+0x16e>
 80003e0:	320c      	adds	r2, #12
 80003e2:	dd08      	ble.n	80003f6 <__adddf3+0x16a>
 80003e4:	f102 0c14 	add.w	ip, r2, #20
 80003e8:	f1c2 020c 	rsb	r2, r2, #12
 80003ec:	fa01 f00c 	lsl.w	r0, r1, ip
 80003f0:	fa21 f102 	lsr.w	r1, r1, r2
 80003f4:	e00c      	b.n	8000410 <__adddf3+0x184>
 80003f6:	f102 0214 	add.w	r2, r2, #20
 80003fa:	bfd8      	it	le
 80003fc:	f1c2 0c20 	rsble	ip, r2, #32
 8000400:	fa01 f102 	lsl.w	r1, r1, r2
 8000404:	fa20 fc0c 	lsr.w	ip, r0, ip
 8000408:	bfdc      	itt	le
 800040a:	ea41 010c 	orrle.w	r1, r1, ip
 800040e:	4090      	lslle	r0, r2
 8000410:	1ae4      	subs	r4, r4, r3
 8000412:	bfa2      	ittt	ge
 8000414:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 8000418:	4329      	orrge	r1, r5
 800041a:	bd30      	popge	{r4, r5, pc}
 800041c:	ea6f 0404 	mvn.w	r4, r4
 8000420:	3c1f      	subs	r4, #31
 8000422:	da1c      	bge.n	800045e <__adddf3+0x1d2>
 8000424:	340c      	adds	r4, #12
 8000426:	dc0e      	bgt.n	8000446 <__adddf3+0x1ba>
 8000428:	f104 0414 	add.w	r4, r4, #20
 800042c:	f1c4 0220 	rsb	r2, r4, #32
 8000430:	fa20 f004 	lsr.w	r0, r0, r4
 8000434:	fa01 f302 	lsl.w	r3, r1, r2
 8000438:	ea40 0003 	orr.w	r0, r0, r3
 800043c:	fa21 f304 	lsr.w	r3, r1, r4
 8000440:	ea45 0103 	orr.w	r1, r5, r3
 8000444:	bd30      	pop	{r4, r5, pc}
 8000446:	f1c4 040c 	rsb	r4, r4, #12
 800044a:	f1c4 0220 	rsb	r2, r4, #32
 800044e:	fa20 f002 	lsr.w	r0, r0, r2
 8000452:	fa01 f304 	lsl.w	r3, r1, r4
 8000456:	ea40 0003 	orr.w	r0, r0, r3
 800045a:	4629      	mov	r1, r5
 800045c:	bd30      	pop	{r4, r5, pc}
 800045e:	fa21 f004 	lsr.w	r0, r1, r4
 8000462:	4629      	mov	r1, r5
 8000464:	bd30      	pop	{r4, r5, pc}
 8000466:	f094 0f00 	teq	r4, #0
 800046a:	f483 1380 	eor.w	r3, r3, #1048576	@ 0x100000
 800046e:	bf06      	itte	eq
 8000470:	f481 1180 	eoreq.w	r1, r1, #1048576	@ 0x100000
 8000474:	3401      	addeq	r4, #1
 8000476:	3d01      	subne	r5, #1
 8000478:	e74e      	b.n	8000318 <__adddf3+0x8c>
 800047a:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 800047e:	bf18      	it	ne
 8000480:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 8000484:	d029      	beq.n	80004da <__adddf3+0x24e>
 8000486:	ea94 0f05 	teq	r4, r5
 800048a:	bf08      	it	eq
 800048c:	ea90 0f02 	teqeq	r0, r2
 8000490:	d005      	beq.n	800049e <__adddf3+0x212>
 8000492:	ea54 0c00 	orrs.w	ip, r4, r0
 8000496:	bf04      	itt	eq
 8000498:	4619      	moveq	r1, r3
 800049a:	4610      	moveq	r0, r2
 800049c:	bd30      	pop	{r4, r5, pc}
 800049e:	ea91 0f03 	teq	r1, r3
 80004a2:	bf1e      	ittt	ne
 80004a4:	2100      	movne	r1, #0
 80004a6:	2000      	movne	r0, #0
 80004a8:	bd30      	popne	{r4, r5, pc}
 80004aa:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 80004ae:	d105      	bne.n	80004bc <__adddf3+0x230>
 80004b0:	0040      	lsls	r0, r0, #1
 80004b2:	4149      	adcs	r1, r1
 80004b4:	bf28      	it	cs
 80004b6:	f041 4100 	orrcs.w	r1, r1, #2147483648	@ 0x80000000
 80004ba:	bd30      	pop	{r4, r5, pc}
 80004bc:	f514 0480 	adds.w	r4, r4, #4194304	@ 0x400000
 80004c0:	bf3c      	itt	cc
 80004c2:	f501 1180 	addcc.w	r1, r1, #1048576	@ 0x100000
 80004c6:	bd30      	popcc	{r4, r5, pc}
 80004c8:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 80004cc:	f045 41fe 	orr.w	r1, r5, #2130706432	@ 0x7f000000
 80004d0:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 80004d4:	f04f 0000 	mov.w	r0, #0
 80004d8:	bd30      	pop	{r4, r5, pc}
 80004da:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80004de:	bf1a      	itte	ne
 80004e0:	4619      	movne	r1, r3
 80004e2:	4610      	movne	r0, r2
 80004e4:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 80004e8:	bf1c      	itt	ne
 80004ea:	460b      	movne	r3, r1
 80004ec:	4602      	movne	r2, r0
 80004ee:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80004f2:	bf06      	itte	eq
 80004f4:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 80004f8:	ea91 0f03 	teqeq	r1, r3
 80004fc:	f441 2100 	orrne.w	r1, r1, #524288	@ 0x80000
 8000500:	bd30      	pop	{r4, r5, pc}
 8000502:	bf00      	nop

08000504 <__aeabi_ui2d>:
 8000504:	f090 0f00 	teq	r0, #0
 8000508:	bf04      	itt	eq
 800050a:	2100      	moveq	r1, #0
 800050c:	4770      	bxeq	lr
 800050e:	b530      	push	{r4, r5, lr}
 8000510:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 8000514:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 8000518:	f04f 0500 	mov.w	r5, #0
 800051c:	f04f 0100 	mov.w	r1, #0
 8000520:	e750      	b.n	80003c4 <__adddf3+0x138>
 8000522:	bf00      	nop

08000524 <__aeabi_i2d>:
 8000524:	f090 0f00 	teq	r0, #0
 8000528:	bf04      	itt	eq
 800052a:	2100      	moveq	r1, #0
 800052c:	4770      	bxeq	lr
 800052e:	b530      	push	{r4, r5, lr}
 8000530:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 8000534:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 8000538:	f010 4500 	ands.w	r5, r0, #2147483648	@ 0x80000000
 800053c:	bf48      	it	mi
 800053e:	4240      	negmi	r0, r0
 8000540:	f04f 0100 	mov.w	r1, #0
 8000544:	e73e      	b.n	80003c4 <__adddf3+0x138>
 8000546:	bf00      	nop

08000548 <__aeabi_f2d>:
 8000548:	0042      	lsls	r2, r0, #1
 800054a:	ea4f 01e2 	mov.w	r1, r2, asr #3
 800054e:	ea4f 0131 	mov.w	r1, r1, rrx
 8000552:	ea4f 7002 	mov.w	r0, r2, lsl #28
 8000556:	bf1f      	itttt	ne
 8000558:	f012 437f 	andsne.w	r3, r2, #4278190080	@ 0xff000000
 800055c:	f093 4f7f 	teqne	r3, #4278190080	@ 0xff000000
 8000560:	f081 5160 	eorne.w	r1, r1, #939524096	@ 0x38000000
 8000564:	4770      	bxne	lr
 8000566:	f032 427f 	bics.w	r2, r2, #4278190080	@ 0xff000000
 800056a:	bf08      	it	eq
 800056c:	4770      	bxeq	lr
 800056e:	f093 4f7f 	teq	r3, #4278190080	@ 0xff000000
 8000572:	bf04      	itt	eq
 8000574:	f441 2100 	orreq.w	r1, r1, #524288	@ 0x80000
 8000578:	4770      	bxeq	lr
 800057a:	b530      	push	{r4, r5, lr}
 800057c:	f44f 7460 	mov.w	r4, #896	@ 0x380
 8000580:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 8000584:	f021 4100 	bic.w	r1, r1, #2147483648	@ 0x80000000
 8000588:	e71c      	b.n	80003c4 <__adddf3+0x138>
 800058a:	bf00      	nop

0800058c <__aeabi_ul2d>:
 800058c:	ea50 0201 	orrs.w	r2, r0, r1
 8000590:	bf08      	it	eq
 8000592:	4770      	bxeq	lr
 8000594:	b530      	push	{r4, r5, lr}
 8000596:	f04f 0500 	mov.w	r5, #0
 800059a:	e00a      	b.n	80005b2 <__aeabi_l2d+0x16>

0800059c <__aeabi_l2d>:
 800059c:	ea50 0201 	orrs.w	r2, r0, r1
 80005a0:	bf08      	it	eq
 80005a2:	4770      	bxeq	lr
 80005a4:	b530      	push	{r4, r5, lr}
 80005a6:	f011 4500 	ands.w	r5, r1, #2147483648	@ 0x80000000
 80005aa:	d502      	bpl.n	80005b2 <__aeabi_l2d+0x16>
 80005ac:	4240      	negs	r0, r0
 80005ae:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80005b2:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 80005b6:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 80005ba:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 80005be:	f43f aed8 	beq.w	8000372 <__adddf3+0xe6>
 80005c2:	f04f 0203 	mov.w	r2, #3
 80005c6:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80005ca:	bf18      	it	ne
 80005cc:	3203      	addne	r2, #3
 80005ce:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80005d2:	bf18      	it	ne
 80005d4:	3203      	addne	r2, #3
 80005d6:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 80005da:	f1c2 0320 	rsb	r3, r2, #32
 80005de:	fa00 fc03 	lsl.w	ip, r0, r3
 80005e2:	fa20 f002 	lsr.w	r0, r0, r2
 80005e6:	fa01 fe03 	lsl.w	lr, r1, r3
 80005ea:	ea40 000e 	orr.w	r0, r0, lr
 80005ee:	fa21 f102 	lsr.w	r1, r1, r2
 80005f2:	4414      	add	r4, r2
 80005f4:	e6bd      	b.n	8000372 <__adddf3+0xe6>
 80005f6:	bf00      	nop

080005f8 <__aeabi_dmul>:
 80005f8:	b570      	push	{r4, r5, r6, lr}
 80005fa:	f04f 0cff 	mov.w	ip, #255	@ 0xff
 80005fe:	f44c 6ce0 	orr.w	ip, ip, #1792	@ 0x700
 8000602:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 8000606:	bf1d      	ittte	ne
 8000608:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 800060c:	ea94 0f0c 	teqne	r4, ip
 8000610:	ea95 0f0c 	teqne	r5, ip
 8000614:	f000 f8de 	bleq	80007d4 <__aeabi_dmul+0x1dc>
 8000618:	442c      	add	r4, r5
 800061a:	ea81 0603 	eor.w	r6, r1, r3
 800061e:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 8000622:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 8000626:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 800062a:	bf18      	it	ne
 800062c:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 8000630:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 8000634:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8000638:	d038      	beq.n	80006ac <__aeabi_dmul+0xb4>
 800063a:	fba0 ce02 	umull	ip, lr, r0, r2
 800063e:	f04f 0500 	mov.w	r5, #0
 8000642:	fbe1 e502 	umlal	lr, r5, r1, r2
 8000646:	f006 4200 	and.w	r2, r6, #2147483648	@ 0x80000000
 800064a:	fbe0 e503 	umlal	lr, r5, r0, r3
 800064e:	f04f 0600 	mov.w	r6, #0
 8000652:	fbe1 5603 	umlal	r5, r6, r1, r3
 8000656:	f09c 0f00 	teq	ip, #0
 800065a:	bf18      	it	ne
 800065c:	f04e 0e01 	orrne.w	lr, lr, #1
 8000660:	f1a4 04ff 	sub.w	r4, r4, #255	@ 0xff
 8000664:	f5b6 7f00 	cmp.w	r6, #512	@ 0x200
 8000668:	f564 7440 	sbc.w	r4, r4, #768	@ 0x300
 800066c:	d204      	bcs.n	8000678 <__aeabi_dmul+0x80>
 800066e:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 8000672:	416d      	adcs	r5, r5
 8000674:	eb46 0606 	adc.w	r6, r6, r6
 8000678:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 800067c:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 8000680:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 8000684:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 8000688:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 800068c:	f1b4 0cfd 	subs.w	ip, r4, #253	@ 0xfd
 8000690:	bf88      	it	hi
 8000692:	f5bc 6fe0 	cmphi.w	ip, #1792	@ 0x700
 8000696:	d81e      	bhi.n	80006d6 <__aeabi_dmul+0xde>
 8000698:	f1be 4f00 	cmp.w	lr, #2147483648	@ 0x80000000
 800069c:	bf08      	it	eq
 800069e:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 80006a2:	f150 0000 	adcs.w	r0, r0, #0
 80006a6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80006aa:	bd70      	pop	{r4, r5, r6, pc}
 80006ac:	f006 4600 	and.w	r6, r6, #2147483648	@ 0x80000000
 80006b0:	ea46 0101 	orr.w	r1, r6, r1
 80006b4:	ea40 0002 	orr.w	r0, r0, r2
 80006b8:	ea81 0103 	eor.w	r1, r1, r3
 80006bc:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 80006c0:	bfc2      	ittt	gt
 80006c2:	ebd4 050c 	rsbsgt	r5, r4, ip
 80006c6:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80006ca:	bd70      	popgt	{r4, r5, r6, pc}
 80006cc:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 80006d0:	f04f 0e00 	mov.w	lr, #0
 80006d4:	3c01      	subs	r4, #1
 80006d6:	f300 80ab 	bgt.w	8000830 <__aeabi_dmul+0x238>
 80006da:	f114 0f36 	cmn.w	r4, #54	@ 0x36
 80006de:	bfde      	ittt	le
 80006e0:	2000      	movle	r0, #0
 80006e2:	f001 4100 	andle.w	r1, r1, #2147483648	@ 0x80000000
 80006e6:	bd70      	pople	{r4, r5, r6, pc}
 80006e8:	f1c4 0400 	rsb	r4, r4, #0
 80006ec:	3c20      	subs	r4, #32
 80006ee:	da35      	bge.n	800075c <__aeabi_dmul+0x164>
 80006f0:	340c      	adds	r4, #12
 80006f2:	dc1b      	bgt.n	800072c <__aeabi_dmul+0x134>
 80006f4:	f104 0414 	add.w	r4, r4, #20
 80006f8:	f1c4 0520 	rsb	r5, r4, #32
 80006fc:	fa00 f305 	lsl.w	r3, r0, r5
 8000700:	fa20 f004 	lsr.w	r0, r0, r4
 8000704:	fa01 f205 	lsl.w	r2, r1, r5
 8000708:	ea40 0002 	orr.w	r0, r0, r2
 800070c:	f001 4200 	and.w	r2, r1, #2147483648	@ 0x80000000
 8000710:	f021 4100 	bic.w	r1, r1, #2147483648	@ 0x80000000
 8000714:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 8000718:	fa21 f604 	lsr.w	r6, r1, r4
 800071c:	eb42 0106 	adc.w	r1, r2, r6
 8000720:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000724:	bf08      	it	eq
 8000726:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800072a:	bd70      	pop	{r4, r5, r6, pc}
 800072c:	f1c4 040c 	rsb	r4, r4, #12
 8000730:	f1c4 0520 	rsb	r5, r4, #32
 8000734:	fa00 f304 	lsl.w	r3, r0, r4
 8000738:	fa20 f005 	lsr.w	r0, r0, r5
 800073c:	fa01 f204 	lsl.w	r2, r1, r4
 8000740:	ea40 0002 	orr.w	r0, r0, r2
 8000744:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 8000748:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 800074c:	f141 0100 	adc.w	r1, r1, #0
 8000750:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000754:	bf08      	it	eq
 8000756:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800075a:	bd70      	pop	{r4, r5, r6, pc}
 800075c:	f1c4 0520 	rsb	r5, r4, #32
 8000760:	fa00 f205 	lsl.w	r2, r0, r5
 8000764:	ea4e 0e02 	orr.w	lr, lr, r2
 8000768:	fa20 f304 	lsr.w	r3, r0, r4
 800076c:	fa01 f205 	lsl.w	r2, r1, r5
 8000770:	ea43 0302 	orr.w	r3, r3, r2
 8000774:	fa21 f004 	lsr.w	r0, r1, r4
 8000778:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 800077c:	fa21 f204 	lsr.w	r2, r1, r4
 8000780:	ea20 0002 	bic.w	r0, r0, r2
 8000784:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 8000788:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 800078c:	bf08      	it	eq
 800078e:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 8000792:	bd70      	pop	{r4, r5, r6, pc}
 8000794:	f094 0f00 	teq	r4, #0
 8000798:	d10f      	bne.n	80007ba <__aeabi_dmul+0x1c2>
 800079a:	f001 4600 	and.w	r6, r1, #2147483648	@ 0x80000000
 800079e:	0040      	lsls	r0, r0, #1
 80007a0:	eb41 0101 	adc.w	r1, r1, r1
 80007a4:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 80007a8:	bf08      	it	eq
 80007aa:	3c01      	subeq	r4, #1
 80007ac:	d0f7      	beq.n	800079e <__aeabi_dmul+0x1a6>
 80007ae:	ea41 0106 	orr.w	r1, r1, r6
 80007b2:	f095 0f00 	teq	r5, #0
 80007b6:	bf18      	it	ne
 80007b8:	4770      	bxne	lr
 80007ba:	f003 4600 	and.w	r6, r3, #2147483648	@ 0x80000000
 80007be:	0052      	lsls	r2, r2, #1
 80007c0:	eb43 0303 	adc.w	r3, r3, r3
 80007c4:	f413 1f80 	tst.w	r3, #1048576	@ 0x100000
 80007c8:	bf08      	it	eq
 80007ca:	3d01      	subeq	r5, #1
 80007cc:	d0f7      	beq.n	80007be <__aeabi_dmul+0x1c6>
 80007ce:	ea43 0306 	orr.w	r3, r3, r6
 80007d2:	4770      	bx	lr
 80007d4:	ea94 0f0c 	teq	r4, ip
 80007d8:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80007dc:	bf18      	it	ne
 80007de:	ea95 0f0c 	teqne	r5, ip
 80007e2:	d00c      	beq.n	80007fe <__aeabi_dmul+0x206>
 80007e4:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80007e8:	bf18      	it	ne
 80007ea:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80007ee:	d1d1      	bne.n	8000794 <__aeabi_dmul+0x19c>
 80007f0:	ea81 0103 	eor.w	r1, r1, r3
 80007f4:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 80007f8:	f04f 0000 	mov.w	r0, #0
 80007fc:	bd70      	pop	{r4, r5, r6, pc}
 80007fe:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000802:	bf06      	itte	eq
 8000804:	4610      	moveq	r0, r2
 8000806:	4619      	moveq	r1, r3
 8000808:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800080c:	d019      	beq.n	8000842 <__aeabi_dmul+0x24a>
 800080e:	ea94 0f0c 	teq	r4, ip
 8000812:	d102      	bne.n	800081a <__aeabi_dmul+0x222>
 8000814:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 8000818:	d113      	bne.n	8000842 <__aeabi_dmul+0x24a>
 800081a:	ea95 0f0c 	teq	r5, ip
 800081e:	d105      	bne.n	800082c <__aeabi_dmul+0x234>
 8000820:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 8000824:	bf1c      	itt	ne
 8000826:	4610      	movne	r0, r2
 8000828:	4619      	movne	r1, r3
 800082a:	d10a      	bne.n	8000842 <__aeabi_dmul+0x24a>
 800082c:	ea81 0103 	eor.w	r1, r1, r3
 8000830:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 8000834:	f041 41fe 	orr.w	r1, r1, #2130706432	@ 0x7f000000
 8000838:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 800083c:	f04f 0000 	mov.w	r0, #0
 8000840:	bd70      	pop	{r4, r5, r6, pc}
 8000842:	f041 41fe 	orr.w	r1, r1, #2130706432	@ 0x7f000000
 8000846:	f441 0178 	orr.w	r1, r1, #16252928	@ 0xf80000
 800084a:	bd70      	pop	{r4, r5, r6, pc}

0800084c <__aeabi_ddiv>:
 800084c:	b570      	push	{r4, r5, r6, lr}
 800084e:	f04f 0cff 	mov.w	ip, #255	@ 0xff
 8000852:	f44c 6ce0 	orr.w	ip, ip, #1792	@ 0x700
 8000856:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 800085a:	bf1d      	ittte	ne
 800085c:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 8000860:	ea94 0f0c 	teqne	r4, ip
 8000864:	ea95 0f0c 	teqne	r5, ip
 8000868:	f000 f8a7 	bleq	80009ba <__aeabi_ddiv+0x16e>
 800086c:	eba4 0405 	sub.w	r4, r4, r5
 8000870:	ea81 0e03 	eor.w	lr, r1, r3
 8000874:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000878:	ea4f 3101 	mov.w	r1, r1, lsl #12
 800087c:	f000 8088 	beq.w	8000990 <__aeabi_ddiv+0x144>
 8000880:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000884:	f04f 5580 	mov.w	r5, #268435456	@ 0x10000000
 8000888:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 800088c:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 8000890:	ea4f 2202 	mov.w	r2, r2, lsl #8
 8000894:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 8000898:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 800089c:	ea4f 2600 	mov.w	r6, r0, lsl #8
 80008a0:	f00e 4100 	and.w	r1, lr, #2147483648	@ 0x80000000
 80008a4:	429d      	cmp	r5, r3
 80008a6:	bf08      	it	eq
 80008a8:	4296      	cmpeq	r6, r2
 80008aa:	f144 04fd 	adc.w	r4, r4, #253	@ 0xfd
 80008ae:	f504 7440 	add.w	r4, r4, #768	@ 0x300
 80008b2:	d202      	bcs.n	80008ba <__aeabi_ddiv+0x6e>
 80008b4:	085b      	lsrs	r3, r3, #1
 80008b6:	ea4f 0232 	mov.w	r2, r2, rrx
 80008ba:	1ab6      	subs	r6, r6, r2
 80008bc:	eb65 0503 	sbc.w	r5, r5, r3
 80008c0:	085b      	lsrs	r3, r3, #1
 80008c2:	ea4f 0232 	mov.w	r2, r2, rrx
 80008c6:	f44f 1080 	mov.w	r0, #1048576	@ 0x100000
 80008ca:	f44f 2c00 	mov.w	ip, #524288	@ 0x80000
 80008ce:	ebb6 0e02 	subs.w	lr, r6, r2
 80008d2:	eb75 0e03 	sbcs.w	lr, r5, r3
 80008d6:	bf22      	ittt	cs
 80008d8:	1ab6      	subcs	r6, r6, r2
 80008da:	4675      	movcs	r5, lr
 80008dc:	ea40 000c 	orrcs.w	r0, r0, ip
 80008e0:	085b      	lsrs	r3, r3, #1
 80008e2:	ea4f 0232 	mov.w	r2, r2, rrx
 80008e6:	ebb6 0e02 	subs.w	lr, r6, r2
 80008ea:	eb75 0e03 	sbcs.w	lr, r5, r3
 80008ee:	bf22      	ittt	cs
 80008f0:	1ab6      	subcs	r6, r6, r2
 80008f2:	4675      	movcs	r5, lr
 80008f4:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 80008f8:	085b      	lsrs	r3, r3, #1
 80008fa:	ea4f 0232 	mov.w	r2, r2, rrx
 80008fe:	ebb6 0e02 	subs.w	lr, r6, r2
 8000902:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000906:	bf22      	ittt	cs
 8000908:	1ab6      	subcs	r6, r6, r2
 800090a:	4675      	movcs	r5, lr
 800090c:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 8000910:	085b      	lsrs	r3, r3, #1
 8000912:	ea4f 0232 	mov.w	r2, r2, rrx
 8000916:	ebb6 0e02 	subs.w	lr, r6, r2
 800091a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800091e:	bf22      	ittt	cs
 8000920:	1ab6      	subcs	r6, r6, r2
 8000922:	4675      	movcs	r5, lr
 8000924:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 8000928:	ea55 0e06 	orrs.w	lr, r5, r6
 800092c:	d018      	beq.n	8000960 <__aeabi_ddiv+0x114>
 800092e:	ea4f 1505 	mov.w	r5, r5, lsl #4
 8000932:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 8000936:	ea4f 1606 	mov.w	r6, r6, lsl #4
 800093a:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 800093e:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 8000942:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 8000946:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 800094a:	d1c0      	bne.n	80008ce <__aeabi_ddiv+0x82>
 800094c:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 8000950:	d10b      	bne.n	800096a <__aeabi_ddiv+0x11e>
 8000952:	ea41 0100 	orr.w	r1, r1, r0
 8000956:	f04f 0000 	mov.w	r0, #0
 800095a:	f04f 4c00 	mov.w	ip, #2147483648	@ 0x80000000
 800095e:	e7b6      	b.n	80008ce <__aeabi_ddiv+0x82>
 8000960:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 8000964:	bf04      	itt	eq
 8000966:	4301      	orreq	r1, r0
 8000968:	2000      	moveq	r0, #0
 800096a:	f1b4 0cfd 	subs.w	ip, r4, #253	@ 0xfd
 800096e:	bf88      	it	hi
 8000970:	f5bc 6fe0 	cmphi.w	ip, #1792	@ 0x700
 8000974:	f63f aeaf 	bhi.w	80006d6 <__aeabi_dmul+0xde>
 8000978:	ebb5 0c03 	subs.w	ip, r5, r3
 800097c:	bf04      	itt	eq
 800097e:	ebb6 0c02 	subseq.w	ip, r6, r2
 8000982:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 8000986:	f150 0000 	adcs.w	r0, r0, #0
 800098a:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800098e:	bd70      	pop	{r4, r5, r6, pc}
 8000990:	f00e 4e00 	and.w	lr, lr, #2147483648	@ 0x80000000
 8000994:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 8000998:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 800099c:	bfc2      	ittt	gt
 800099e:	ebd4 050c 	rsbsgt	r5, r4, ip
 80009a2:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80009a6:	bd70      	popgt	{r4, r5, r6, pc}
 80009a8:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 80009ac:	f04f 0e00 	mov.w	lr, #0
 80009b0:	3c01      	subs	r4, #1
 80009b2:	e690      	b.n	80006d6 <__aeabi_dmul+0xde>
 80009b4:	ea45 0e06 	orr.w	lr, r5, r6
 80009b8:	e68d      	b.n	80006d6 <__aeabi_dmul+0xde>
 80009ba:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80009be:	ea94 0f0c 	teq	r4, ip
 80009c2:	bf08      	it	eq
 80009c4:	ea95 0f0c 	teqeq	r5, ip
 80009c8:	f43f af3b 	beq.w	8000842 <__aeabi_dmul+0x24a>
 80009cc:	ea94 0f0c 	teq	r4, ip
 80009d0:	d10a      	bne.n	80009e8 <__aeabi_ddiv+0x19c>
 80009d2:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80009d6:	f47f af34 	bne.w	8000842 <__aeabi_dmul+0x24a>
 80009da:	ea95 0f0c 	teq	r5, ip
 80009de:	f47f af25 	bne.w	800082c <__aeabi_dmul+0x234>
 80009e2:	4610      	mov	r0, r2
 80009e4:	4619      	mov	r1, r3
 80009e6:	e72c      	b.n	8000842 <__aeabi_dmul+0x24a>
 80009e8:	ea95 0f0c 	teq	r5, ip
 80009ec:	d106      	bne.n	80009fc <__aeabi_ddiv+0x1b0>
 80009ee:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 80009f2:	f43f aefd 	beq.w	80007f0 <__aeabi_dmul+0x1f8>
 80009f6:	4610      	mov	r0, r2
 80009f8:	4619      	mov	r1, r3
 80009fa:	e722      	b.n	8000842 <__aeabi_dmul+0x24a>
 80009fc:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000a00:	bf18      	it	ne
 8000a02:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8000a06:	f47f aec5 	bne.w	8000794 <__aeabi_dmul+0x19c>
 8000a0a:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 8000a0e:	f47f af0d 	bne.w	800082c <__aeabi_dmul+0x234>
 8000a12:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 8000a16:	f47f aeeb 	bne.w	80007f0 <__aeabi_dmul+0x1f8>
 8000a1a:	e712      	b.n	8000842 <__aeabi_dmul+0x24a>

08000a1c <__gedf2>:
 8000a1c:	f04f 3cff 	mov.w	ip, #4294967295
 8000a20:	e006      	b.n	8000a30 <__cmpdf2+0x4>
 8000a22:	bf00      	nop

08000a24 <__ledf2>:
 8000a24:	f04f 0c01 	mov.w	ip, #1
 8000a28:	e002      	b.n	8000a30 <__cmpdf2+0x4>
 8000a2a:	bf00      	nop

08000a2c <__cmpdf2>:
 8000a2c:	f04f 0c01 	mov.w	ip, #1
 8000a30:	f84d cd04 	str.w	ip, [sp, #-4]!
 8000a34:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a38:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a3c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a40:	bf18      	it	ne
 8000a42:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
 8000a46:	d01b      	beq.n	8000a80 <__cmpdf2+0x54>
 8000a48:	b001      	add	sp, #4
 8000a4a:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
 8000a4e:	bf0c      	ite	eq
 8000a50:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
 8000a54:	ea91 0f03 	teqne	r1, r3
 8000a58:	bf02      	ittt	eq
 8000a5a:	ea90 0f02 	teqeq	r0, r2
 8000a5e:	2000      	moveq	r0, #0
 8000a60:	4770      	bxeq	lr
 8000a62:	f110 0f00 	cmn.w	r0, #0
 8000a66:	ea91 0f03 	teq	r1, r3
 8000a6a:	bf58      	it	pl
 8000a6c:	4299      	cmppl	r1, r3
 8000a6e:	bf08      	it	eq
 8000a70:	4290      	cmpeq	r0, r2
 8000a72:	bf2c      	ite	cs
 8000a74:	17d8      	asrcs	r0, r3, #31
 8000a76:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
 8000a7a:	f040 0001 	orr.w	r0, r0, #1
 8000a7e:	4770      	bx	lr
 8000a80:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a84:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a88:	d102      	bne.n	8000a90 <__cmpdf2+0x64>
 8000a8a:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000a8e:	d107      	bne.n	8000aa0 <__cmpdf2+0x74>
 8000a90:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a94:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a98:	d1d6      	bne.n	8000a48 <__cmpdf2+0x1c>
 8000a9a:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000a9e:	d0d3      	beq.n	8000a48 <__cmpdf2+0x1c>
 8000aa0:	f85d 0b04 	ldr.w	r0, [sp], #4
 8000aa4:	4770      	bx	lr
 8000aa6:	bf00      	nop

08000aa8 <__aeabi_cdrcmple>:
 8000aa8:	4684      	mov	ip, r0
 8000aaa:	4610      	mov	r0, r2
 8000aac:	4662      	mov	r2, ip
 8000aae:	468c      	mov	ip, r1
 8000ab0:	4619      	mov	r1, r3
 8000ab2:	4663      	mov	r3, ip
 8000ab4:	e000      	b.n	8000ab8 <__aeabi_cdcmpeq>
 8000ab6:	bf00      	nop

08000ab8 <__aeabi_cdcmpeq>:
 8000ab8:	b501      	push	{r0, lr}
 8000aba:	f7ff ffb7 	bl	8000a2c <__cmpdf2>
 8000abe:	2800      	cmp	r0, #0
 8000ac0:	bf48      	it	mi
 8000ac2:	f110 0f00 	cmnmi.w	r0, #0
 8000ac6:	bd01      	pop	{r0, pc}

08000ac8 <__aeabi_dcmpeq>:
 8000ac8:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000acc:	f7ff fff4 	bl	8000ab8 <__aeabi_cdcmpeq>
 8000ad0:	bf0c      	ite	eq
 8000ad2:	2001      	moveq	r0, #1
 8000ad4:	2000      	movne	r0, #0
 8000ad6:	f85d fb08 	ldr.w	pc, [sp], #8
 8000ada:	bf00      	nop

08000adc <__aeabi_dcmplt>:
 8000adc:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000ae0:	f7ff ffea 	bl	8000ab8 <__aeabi_cdcmpeq>
 8000ae4:	bf34      	ite	cc
 8000ae6:	2001      	movcc	r0, #1
 8000ae8:	2000      	movcs	r0, #0
 8000aea:	f85d fb08 	ldr.w	pc, [sp], #8
 8000aee:	bf00      	nop

08000af0 <__aeabi_dcmple>:
 8000af0:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000af4:	f7ff ffe0 	bl	8000ab8 <__aeabi_cdcmpeq>
 8000af8:	bf94      	ite	ls
 8000afa:	2001      	movls	r0, #1
 8000afc:	2000      	movhi	r0, #0
 8000afe:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b02:	bf00      	nop

08000b04 <__aeabi_dcmpge>:
 8000b04:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b08:	f7ff ffce 	bl	8000aa8 <__aeabi_cdrcmple>
 8000b0c:	bf94      	ite	ls
 8000b0e:	2001      	movls	r0, #1
 8000b10:	2000      	movhi	r0, #0
 8000b12:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b16:	bf00      	nop

08000b18 <__aeabi_dcmpgt>:
 8000b18:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b1c:	f7ff ffc4 	bl	8000aa8 <__aeabi_cdrcmple>
 8000b20:	bf34      	ite	cc
 8000b22:	2001      	movcc	r0, #1
 8000b24:	2000      	movcs	r0, #0
 8000b26:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b2a:	bf00      	nop

08000b2c <__aeabi_dcmpun>:
 8000b2c:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000b30:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b34:	d102      	bne.n	8000b3c <__aeabi_dcmpun+0x10>
 8000b36:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000b3a:	d10a      	bne.n	8000b52 <__aeabi_dcmpun+0x26>
 8000b3c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000b40:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b44:	d102      	bne.n	8000b4c <__aeabi_dcmpun+0x20>
 8000b46:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000b4a:	d102      	bne.n	8000b52 <__aeabi_dcmpun+0x26>
 8000b4c:	f04f 0000 	mov.w	r0, #0
 8000b50:	4770      	bx	lr
 8000b52:	f04f 0001 	mov.w	r0, #1
 8000b56:	4770      	bx	lr

08000b58 <__aeabi_d2iz>:
 8000b58:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000b5c:	f512 1200 	adds.w	r2, r2, #2097152	@ 0x200000
 8000b60:	d215      	bcs.n	8000b8e <__aeabi_d2iz+0x36>
 8000b62:	d511      	bpl.n	8000b88 <__aeabi_d2iz+0x30>
 8000b64:	f46f 7378 	mvn.w	r3, #992	@ 0x3e0
 8000b68:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000b6c:	d912      	bls.n	8000b94 <__aeabi_d2iz+0x3c>
 8000b6e:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000b72:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 8000b76:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000b7a:	f011 4f00 	tst.w	r1, #2147483648	@ 0x80000000
 8000b7e:	fa23 f002 	lsr.w	r0, r3, r2
 8000b82:	bf18      	it	ne
 8000b84:	4240      	negne	r0, r0
 8000b86:	4770      	bx	lr
 8000b88:	f04f 0000 	mov.w	r0, #0
 8000b8c:	4770      	bx	lr
 8000b8e:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000b92:	d105      	bne.n	8000ba0 <__aeabi_d2iz+0x48>
 8000b94:	f011 4000 	ands.w	r0, r1, #2147483648	@ 0x80000000
 8000b98:	bf08      	it	eq
 8000b9a:	f06f 4000 	mvneq.w	r0, #2147483648	@ 0x80000000
 8000b9e:	4770      	bx	lr
 8000ba0:	f04f 0000 	mov.w	r0, #0
 8000ba4:	4770      	bx	lr
 8000ba6:	bf00      	nop

08000ba8 <__aeabi_d2uiz>:
 8000ba8:	004a      	lsls	r2, r1, #1
 8000baa:	d211      	bcs.n	8000bd0 <__aeabi_d2uiz+0x28>
 8000bac:	f512 1200 	adds.w	r2, r2, #2097152	@ 0x200000
 8000bb0:	d211      	bcs.n	8000bd6 <__aeabi_d2uiz+0x2e>
 8000bb2:	d50d      	bpl.n	8000bd0 <__aeabi_d2uiz+0x28>
 8000bb4:	f46f 7378 	mvn.w	r3, #992	@ 0x3e0
 8000bb8:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000bbc:	d40e      	bmi.n	8000bdc <__aeabi_d2uiz+0x34>
 8000bbe:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000bc2:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 8000bc6:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000bca:	fa23 f002 	lsr.w	r0, r3, r2
 8000bce:	4770      	bx	lr
 8000bd0:	f04f 0000 	mov.w	r0, #0
 8000bd4:	4770      	bx	lr
 8000bd6:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000bda:	d102      	bne.n	8000be2 <__aeabi_d2uiz+0x3a>
 8000bdc:	f04f 30ff 	mov.w	r0, #4294967295
 8000be0:	4770      	bx	lr
 8000be2:	f04f 0000 	mov.w	r0, #0
 8000be6:	4770      	bx	lr

08000be8 <__aeabi_d2f>:
 8000be8:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000bec:	f1b2 43e0 	subs.w	r3, r2, #1879048192	@ 0x70000000
 8000bf0:	bf24      	itt	cs
 8000bf2:	f5b3 1c00 	subscs.w	ip, r3, #2097152	@ 0x200000
 8000bf6:	f1dc 5cfe 	rsbscs	ip, ip, #532676608	@ 0x1fc00000
 8000bfa:	d90d      	bls.n	8000c18 <__aeabi_d2f+0x30>
 8000bfc:	f001 4c00 	and.w	ip, r1, #2147483648	@ 0x80000000
 8000c00:	ea4f 02c0 	mov.w	r2, r0, lsl #3
 8000c04:	ea4c 7050 	orr.w	r0, ip, r0, lsr #29
 8000c08:	f1b2 4f00 	cmp.w	r2, #2147483648	@ 0x80000000
 8000c0c:	eb40 0083 	adc.w	r0, r0, r3, lsl #2
 8000c10:	bf08      	it	eq
 8000c12:	f020 0001 	biceq.w	r0, r0, #1
 8000c16:	4770      	bx	lr
 8000c18:	f011 4f80 	tst.w	r1, #1073741824	@ 0x40000000
 8000c1c:	d121      	bne.n	8000c62 <__aeabi_d2f+0x7a>
 8000c1e:	f113 7238 	adds.w	r2, r3, #48234496	@ 0x2e00000
 8000c22:	bfbc      	itt	lt
 8000c24:	f001 4000 	andlt.w	r0, r1, #2147483648	@ 0x80000000
 8000c28:	4770      	bxlt	lr
 8000c2a:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 8000c2e:	ea4f 5252 	mov.w	r2, r2, lsr #21
 8000c32:	f1c2 0218 	rsb	r2, r2, #24
 8000c36:	f1c2 0c20 	rsb	ip, r2, #32
 8000c3a:	fa10 f30c 	lsls.w	r3, r0, ip
 8000c3e:	fa20 f002 	lsr.w	r0, r0, r2
 8000c42:	bf18      	it	ne
 8000c44:	f040 0001 	orrne.w	r0, r0, #1
 8000c48:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000c4c:	ea4f 23d3 	mov.w	r3, r3, lsr #11
 8000c50:	fa03 fc0c 	lsl.w	ip, r3, ip
 8000c54:	ea40 000c 	orr.w	r0, r0, ip
 8000c58:	fa23 f302 	lsr.w	r3, r3, r2
 8000c5c:	ea4f 0343 	mov.w	r3, r3, lsl #1
 8000c60:	e7cc      	b.n	8000bfc <__aeabi_d2f+0x14>
 8000c62:	ea7f 5362 	mvns.w	r3, r2, asr #21
 8000c66:	d107      	bne.n	8000c78 <__aeabi_d2f+0x90>
 8000c68:	ea50 3301 	orrs.w	r3, r0, r1, lsl #12
 8000c6c:	bf1e      	ittt	ne
 8000c6e:	f04f 40fe 	movne.w	r0, #2130706432	@ 0x7f000000
 8000c72:	f440 0040 	orrne.w	r0, r0, #12582912	@ 0xc00000
 8000c76:	4770      	bxne	lr
 8000c78:	f001 4000 	and.w	r0, r1, #2147483648	@ 0x80000000
 8000c7c:	f040 40fe 	orr.w	r0, r0, #2130706432	@ 0x7f000000
 8000c80:	f440 0000 	orr.w	r0, r0, #8388608	@ 0x800000
 8000c84:	4770      	bx	lr
 8000c86:	bf00      	nop

08000c88 <__aeabi_uldivmod>:
 8000c88:	b953      	cbnz	r3, 8000ca0 <__aeabi_uldivmod+0x18>
 8000c8a:	b94a      	cbnz	r2, 8000ca0 <__aeabi_uldivmod+0x18>
 8000c8c:	2900      	cmp	r1, #0
 8000c8e:	bf08      	it	eq
 8000c90:	2800      	cmpeq	r0, #0
 8000c92:	bf1c      	itt	ne
 8000c94:	f04f 31ff 	movne.w	r1, #4294967295
 8000c98:	f04f 30ff 	movne.w	r0, #4294967295
 8000c9c:	f000 b9a0 	b.w	8000fe0 <__aeabi_idiv0>
 8000ca0:	f1ad 0c08 	sub.w	ip, sp, #8
 8000ca4:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000ca8:	f000 f83c 	bl	8000d24 <__udivmoddi4>
 8000cac:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000cb0:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000cb4:	b004      	add	sp, #16
 8000cb6:	4770      	bx	lr

08000cb8 <__aeabi_d2lz>:
 8000cb8:	b538      	push	{r3, r4, r5, lr}
 8000cba:	2200      	movs	r2, #0
 8000cbc:	2300      	movs	r3, #0
 8000cbe:	4604      	mov	r4, r0
 8000cc0:	460d      	mov	r5, r1
 8000cc2:	f7ff ff0b 	bl	8000adc <__aeabi_dcmplt>
 8000cc6:	b928      	cbnz	r0, 8000cd4 <__aeabi_d2lz+0x1c>
 8000cc8:	4620      	mov	r0, r4
 8000cca:	4629      	mov	r1, r5
 8000ccc:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8000cd0:	f000 b80a 	b.w	8000ce8 <__aeabi_d2ulz>
 8000cd4:	4620      	mov	r0, r4
 8000cd6:	f105 4100 	add.w	r1, r5, #2147483648	@ 0x80000000
 8000cda:	f000 f805 	bl	8000ce8 <__aeabi_d2ulz>
 8000cde:	4240      	negs	r0, r0
 8000ce0:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000ce4:	bd38      	pop	{r3, r4, r5, pc}
 8000ce6:	bf00      	nop

08000ce8 <__aeabi_d2ulz>:
 8000ce8:	b5d0      	push	{r4, r6, r7, lr}
 8000cea:	4b0c      	ldr	r3, [pc, #48]	@ (8000d1c <__aeabi_d2ulz+0x34>)
 8000cec:	2200      	movs	r2, #0
 8000cee:	4606      	mov	r6, r0
 8000cf0:	460f      	mov	r7, r1
 8000cf2:	f7ff fc81 	bl	80005f8 <__aeabi_dmul>
 8000cf6:	f7ff ff57 	bl	8000ba8 <__aeabi_d2uiz>
 8000cfa:	4604      	mov	r4, r0
 8000cfc:	f7ff fc02 	bl	8000504 <__aeabi_ui2d>
 8000d00:	4b07      	ldr	r3, [pc, #28]	@ (8000d20 <__aeabi_d2ulz+0x38>)
 8000d02:	2200      	movs	r2, #0
 8000d04:	f7ff fc78 	bl	80005f8 <__aeabi_dmul>
 8000d08:	4602      	mov	r2, r0
 8000d0a:	460b      	mov	r3, r1
 8000d0c:	4630      	mov	r0, r6
 8000d0e:	4639      	mov	r1, r7
 8000d10:	f7ff faba 	bl	8000288 <__aeabi_dsub>
 8000d14:	f7ff ff48 	bl	8000ba8 <__aeabi_d2uiz>
 8000d18:	4621      	mov	r1, r4
 8000d1a:	bdd0      	pop	{r4, r6, r7, pc}
 8000d1c:	3df00000 	.word	0x3df00000
 8000d20:	41f00000 	.word	0x41f00000

08000d24 <__udivmoddi4>:
 8000d24:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8000d28:	9d08      	ldr	r5, [sp, #32]
 8000d2a:	460c      	mov	r4, r1
 8000d2c:	2b00      	cmp	r3, #0
 8000d2e:	d14e      	bne.n	8000dce <__udivmoddi4+0xaa>
 8000d30:	4694      	mov	ip, r2
 8000d32:	458c      	cmp	ip, r1
 8000d34:	4686      	mov	lr, r0
 8000d36:	fab2 f282 	clz	r2, r2
 8000d3a:	d962      	bls.n	8000e02 <__udivmoddi4+0xde>
 8000d3c:	b14a      	cbz	r2, 8000d52 <__udivmoddi4+0x2e>
 8000d3e:	f1c2 0320 	rsb	r3, r2, #32
 8000d42:	4091      	lsls	r1, r2
 8000d44:	fa20 f303 	lsr.w	r3, r0, r3
 8000d48:	fa0c fc02 	lsl.w	ip, ip, r2
 8000d4c:	4319      	orrs	r1, r3
 8000d4e:	fa00 fe02 	lsl.w	lr, r0, r2
 8000d52:	ea4f 471c 	mov.w	r7, ip, lsr #16
 8000d56:	fa1f f68c 	uxth.w	r6, ip
 8000d5a:	fbb1 f4f7 	udiv	r4, r1, r7
 8000d5e:	ea4f 431e 	mov.w	r3, lr, lsr #16
 8000d62:	fb07 1114 	mls	r1, r7, r4, r1
 8000d66:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 8000d6a:	fb04 f106 	mul.w	r1, r4, r6
 8000d6e:	4299      	cmp	r1, r3
 8000d70:	d90a      	bls.n	8000d88 <__udivmoddi4+0x64>
 8000d72:	eb1c 0303 	adds.w	r3, ip, r3
 8000d76:	f104 30ff 	add.w	r0, r4, #4294967295
 8000d7a:	f080 8112 	bcs.w	8000fa2 <__udivmoddi4+0x27e>
 8000d7e:	4299      	cmp	r1, r3
 8000d80:	f240 810f 	bls.w	8000fa2 <__udivmoddi4+0x27e>
 8000d84:	3c02      	subs	r4, #2
 8000d86:	4463      	add	r3, ip
 8000d88:	1a59      	subs	r1, r3, r1
 8000d8a:	fa1f f38e 	uxth.w	r3, lr
 8000d8e:	fbb1 f0f7 	udiv	r0, r1, r7
 8000d92:	fb07 1110 	mls	r1, r7, r0, r1
 8000d96:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 8000d9a:	fb00 f606 	mul.w	r6, r0, r6
 8000d9e:	429e      	cmp	r6, r3
 8000da0:	d90a      	bls.n	8000db8 <__udivmoddi4+0x94>
 8000da2:	eb1c 0303 	adds.w	r3, ip, r3
 8000da6:	f100 31ff 	add.w	r1, r0, #4294967295
 8000daa:	f080 80fc 	bcs.w	8000fa6 <__udivmoddi4+0x282>
 8000dae:	429e      	cmp	r6, r3
 8000db0:	f240 80f9 	bls.w	8000fa6 <__udivmoddi4+0x282>
 8000db4:	4463      	add	r3, ip
 8000db6:	3802      	subs	r0, #2
 8000db8:	1b9b      	subs	r3, r3, r6
 8000dba:	ea40 4004 	orr.w	r0, r0, r4, lsl #16
 8000dbe:	2100      	movs	r1, #0
 8000dc0:	b11d      	cbz	r5, 8000dca <__udivmoddi4+0xa6>
 8000dc2:	40d3      	lsrs	r3, r2
 8000dc4:	2200      	movs	r2, #0
 8000dc6:	e9c5 3200 	strd	r3, r2, [r5]
 8000dca:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000dce:	428b      	cmp	r3, r1
 8000dd0:	d905      	bls.n	8000dde <__udivmoddi4+0xba>
 8000dd2:	b10d      	cbz	r5, 8000dd8 <__udivmoddi4+0xb4>
 8000dd4:	e9c5 0100 	strd	r0, r1, [r5]
 8000dd8:	2100      	movs	r1, #0
 8000dda:	4608      	mov	r0, r1
 8000ddc:	e7f5      	b.n	8000dca <__udivmoddi4+0xa6>
 8000dde:	fab3 f183 	clz	r1, r3
 8000de2:	2900      	cmp	r1, #0
 8000de4:	d146      	bne.n	8000e74 <__udivmoddi4+0x150>
 8000de6:	42a3      	cmp	r3, r4
 8000de8:	d302      	bcc.n	8000df0 <__udivmoddi4+0xcc>
 8000dea:	4290      	cmp	r0, r2
 8000dec:	f0c0 80f0 	bcc.w	8000fd0 <__udivmoddi4+0x2ac>
 8000df0:	1a86      	subs	r6, r0, r2
 8000df2:	eb64 0303 	sbc.w	r3, r4, r3
 8000df6:	2001      	movs	r0, #1
 8000df8:	2d00      	cmp	r5, #0
 8000dfa:	d0e6      	beq.n	8000dca <__udivmoddi4+0xa6>
 8000dfc:	e9c5 6300 	strd	r6, r3, [r5]
 8000e00:	e7e3      	b.n	8000dca <__udivmoddi4+0xa6>
 8000e02:	2a00      	cmp	r2, #0
 8000e04:	f040 8090 	bne.w	8000f28 <__udivmoddi4+0x204>
 8000e08:	eba1 040c 	sub.w	r4, r1, ip
 8000e0c:	ea4f 481c 	mov.w	r8, ip, lsr #16
 8000e10:	fa1f f78c 	uxth.w	r7, ip
 8000e14:	2101      	movs	r1, #1
 8000e16:	fbb4 f6f8 	udiv	r6, r4, r8
 8000e1a:	ea4f 431e 	mov.w	r3, lr, lsr #16
 8000e1e:	fb08 4416 	mls	r4, r8, r6, r4
 8000e22:	ea43 4304 	orr.w	r3, r3, r4, lsl #16
 8000e26:	fb07 f006 	mul.w	r0, r7, r6
 8000e2a:	4298      	cmp	r0, r3
 8000e2c:	d908      	bls.n	8000e40 <__udivmoddi4+0x11c>
 8000e2e:	eb1c 0303 	adds.w	r3, ip, r3
 8000e32:	f106 34ff 	add.w	r4, r6, #4294967295
 8000e36:	d202      	bcs.n	8000e3e <__udivmoddi4+0x11a>
 8000e38:	4298      	cmp	r0, r3
 8000e3a:	f200 80cd 	bhi.w	8000fd8 <__udivmoddi4+0x2b4>
 8000e3e:	4626      	mov	r6, r4
 8000e40:	1a1c      	subs	r4, r3, r0
 8000e42:	fa1f f38e 	uxth.w	r3, lr
 8000e46:	fbb4 f0f8 	udiv	r0, r4, r8
 8000e4a:	fb08 4410 	mls	r4, r8, r0, r4
 8000e4e:	ea43 4304 	orr.w	r3, r3, r4, lsl #16
 8000e52:	fb00 f707 	mul.w	r7, r0, r7
 8000e56:	429f      	cmp	r7, r3
 8000e58:	d908      	bls.n	8000e6c <__udivmoddi4+0x148>
 8000e5a:	eb1c 0303 	adds.w	r3, ip, r3
 8000e5e:	f100 34ff 	add.w	r4, r0, #4294967295
 8000e62:	d202      	bcs.n	8000e6a <__udivmoddi4+0x146>
 8000e64:	429f      	cmp	r7, r3
 8000e66:	f200 80b0 	bhi.w	8000fca <__udivmoddi4+0x2a6>
 8000e6a:	4620      	mov	r0, r4
 8000e6c:	1bdb      	subs	r3, r3, r7
 8000e6e:	ea40 4006 	orr.w	r0, r0, r6, lsl #16
 8000e72:	e7a5      	b.n	8000dc0 <__udivmoddi4+0x9c>
 8000e74:	f1c1 0620 	rsb	r6, r1, #32
 8000e78:	408b      	lsls	r3, r1
 8000e7a:	fa22 f706 	lsr.w	r7, r2, r6
 8000e7e:	431f      	orrs	r7, r3
 8000e80:	fa20 fc06 	lsr.w	ip, r0, r6
 8000e84:	fa04 f301 	lsl.w	r3, r4, r1
 8000e88:	ea43 030c 	orr.w	r3, r3, ip
 8000e8c:	40f4      	lsrs	r4, r6
 8000e8e:	fa00 f801 	lsl.w	r8, r0, r1
 8000e92:	0c38      	lsrs	r0, r7, #16
 8000e94:	ea4f 4913 	mov.w	r9, r3, lsr #16
 8000e98:	fbb4 fef0 	udiv	lr, r4, r0
 8000e9c:	fa1f fc87 	uxth.w	ip, r7
 8000ea0:	fb00 441e 	mls	r4, r0, lr, r4
 8000ea4:	ea49 4404 	orr.w	r4, r9, r4, lsl #16
 8000ea8:	fb0e f90c 	mul.w	r9, lr, ip
 8000eac:	45a1      	cmp	r9, r4
 8000eae:	fa02 f201 	lsl.w	r2, r2, r1
 8000eb2:	d90a      	bls.n	8000eca <__udivmoddi4+0x1a6>
 8000eb4:	193c      	adds	r4, r7, r4
 8000eb6:	f10e 3aff 	add.w	sl, lr, #4294967295
 8000eba:	f080 8084 	bcs.w	8000fc6 <__udivmoddi4+0x2a2>
 8000ebe:	45a1      	cmp	r9, r4
 8000ec0:	f240 8081 	bls.w	8000fc6 <__udivmoddi4+0x2a2>
 8000ec4:	f1ae 0e02 	sub.w	lr, lr, #2
 8000ec8:	443c      	add	r4, r7
 8000eca:	eba4 0409 	sub.w	r4, r4, r9
 8000ece:	fa1f f983 	uxth.w	r9, r3
 8000ed2:	fbb4 f3f0 	udiv	r3, r4, r0
 8000ed6:	fb00 4413 	mls	r4, r0, r3, r4
 8000eda:	ea49 4404 	orr.w	r4, r9, r4, lsl #16
 8000ede:	fb03 fc0c 	mul.w	ip, r3, ip
 8000ee2:	45a4      	cmp	ip, r4
 8000ee4:	d907      	bls.n	8000ef6 <__udivmoddi4+0x1d2>
 8000ee6:	193c      	adds	r4, r7, r4
 8000ee8:	f103 30ff 	add.w	r0, r3, #4294967295
 8000eec:	d267      	bcs.n	8000fbe <__udivmoddi4+0x29a>
 8000eee:	45a4      	cmp	ip, r4
 8000ef0:	d965      	bls.n	8000fbe <__udivmoddi4+0x29a>
 8000ef2:	3b02      	subs	r3, #2
 8000ef4:	443c      	add	r4, r7
 8000ef6:	ea43 400e 	orr.w	r0, r3, lr, lsl #16
 8000efa:	fba0 9302 	umull	r9, r3, r0, r2
 8000efe:	eba4 040c 	sub.w	r4, r4, ip
 8000f02:	429c      	cmp	r4, r3
 8000f04:	46ce      	mov	lr, r9
 8000f06:	469c      	mov	ip, r3
 8000f08:	d351      	bcc.n	8000fae <__udivmoddi4+0x28a>
 8000f0a:	d04e      	beq.n	8000faa <__udivmoddi4+0x286>
 8000f0c:	b155      	cbz	r5, 8000f24 <__udivmoddi4+0x200>
 8000f0e:	ebb8 030e 	subs.w	r3, r8, lr
 8000f12:	eb64 040c 	sbc.w	r4, r4, ip
 8000f16:	fa04 f606 	lsl.w	r6, r4, r6
 8000f1a:	40cb      	lsrs	r3, r1
 8000f1c:	431e      	orrs	r6, r3
 8000f1e:	40cc      	lsrs	r4, r1
 8000f20:	e9c5 6400 	strd	r6, r4, [r5]
 8000f24:	2100      	movs	r1, #0
 8000f26:	e750      	b.n	8000dca <__udivmoddi4+0xa6>
 8000f28:	f1c2 0320 	rsb	r3, r2, #32
 8000f2c:	fa20 f103 	lsr.w	r1, r0, r3
 8000f30:	fa0c fc02 	lsl.w	ip, ip, r2
 8000f34:	fa24 f303 	lsr.w	r3, r4, r3
 8000f38:	4094      	lsls	r4, r2
 8000f3a:	430c      	orrs	r4, r1
 8000f3c:	ea4f 481c 	mov.w	r8, ip, lsr #16
 8000f40:	fa00 fe02 	lsl.w	lr, r0, r2
 8000f44:	fa1f f78c 	uxth.w	r7, ip
 8000f48:	fbb3 f0f8 	udiv	r0, r3, r8
 8000f4c:	fb08 3110 	mls	r1, r8, r0, r3
 8000f50:	0c23      	lsrs	r3, r4, #16
 8000f52:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 8000f56:	fb00 f107 	mul.w	r1, r0, r7
 8000f5a:	4299      	cmp	r1, r3
 8000f5c:	d908      	bls.n	8000f70 <__udivmoddi4+0x24c>
 8000f5e:	eb1c 0303 	adds.w	r3, ip, r3
 8000f62:	f100 36ff 	add.w	r6, r0, #4294967295
 8000f66:	d22c      	bcs.n	8000fc2 <__udivmoddi4+0x29e>
 8000f68:	4299      	cmp	r1, r3
 8000f6a:	d92a      	bls.n	8000fc2 <__udivmoddi4+0x29e>
 8000f6c:	3802      	subs	r0, #2
 8000f6e:	4463      	add	r3, ip
 8000f70:	1a5b      	subs	r3, r3, r1
 8000f72:	b2a4      	uxth	r4, r4
 8000f74:	fbb3 f1f8 	udiv	r1, r3, r8
 8000f78:	fb08 3311 	mls	r3, r8, r1, r3
 8000f7c:	ea44 4403 	orr.w	r4, r4, r3, lsl #16
 8000f80:	fb01 f307 	mul.w	r3, r1, r7
 8000f84:	42a3      	cmp	r3, r4
 8000f86:	d908      	bls.n	8000f9a <__udivmoddi4+0x276>
 8000f88:	eb1c 0404 	adds.w	r4, ip, r4
 8000f8c:	f101 36ff 	add.w	r6, r1, #4294967295
 8000f90:	d213      	bcs.n	8000fba <__udivmoddi4+0x296>
 8000f92:	42a3      	cmp	r3, r4
 8000f94:	d911      	bls.n	8000fba <__udivmoddi4+0x296>
 8000f96:	3902      	subs	r1, #2
 8000f98:	4464      	add	r4, ip
 8000f9a:	1ae4      	subs	r4, r4, r3
 8000f9c:	ea41 4100 	orr.w	r1, r1, r0, lsl #16
 8000fa0:	e739      	b.n	8000e16 <__udivmoddi4+0xf2>
 8000fa2:	4604      	mov	r4, r0
 8000fa4:	e6f0      	b.n	8000d88 <__udivmoddi4+0x64>
 8000fa6:	4608      	mov	r0, r1
 8000fa8:	e706      	b.n	8000db8 <__udivmoddi4+0x94>
 8000faa:	45c8      	cmp	r8, r9
 8000fac:	d2ae      	bcs.n	8000f0c <__udivmoddi4+0x1e8>
 8000fae:	ebb9 0e02 	subs.w	lr, r9, r2
 8000fb2:	eb63 0c07 	sbc.w	ip, r3, r7
 8000fb6:	3801      	subs	r0, #1
 8000fb8:	e7a8      	b.n	8000f0c <__udivmoddi4+0x1e8>
 8000fba:	4631      	mov	r1, r6
 8000fbc:	e7ed      	b.n	8000f9a <__udivmoddi4+0x276>
 8000fbe:	4603      	mov	r3, r0
 8000fc0:	e799      	b.n	8000ef6 <__udivmoddi4+0x1d2>
 8000fc2:	4630      	mov	r0, r6
 8000fc4:	e7d4      	b.n	8000f70 <__udivmoddi4+0x24c>
 8000fc6:	46d6      	mov	lr, sl
 8000fc8:	e77f      	b.n	8000eca <__udivmoddi4+0x1a6>
 8000fca:	4463      	add	r3, ip
 8000fcc:	3802      	subs	r0, #2
 8000fce:	e74d      	b.n	8000e6c <__udivmoddi4+0x148>
 8000fd0:	4606      	mov	r6, r0
 8000fd2:	4623      	mov	r3, r4
 8000fd4:	4608      	mov	r0, r1
 8000fd6:	e70f      	b.n	8000df8 <__udivmoddi4+0xd4>
 8000fd8:	3e02      	subs	r6, #2
 8000fda:	4463      	add	r3, ip
 8000fdc:	e730      	b.n	8000e40 <__udivmoddi4+0x11c>
 8000fde:	bf00      	nop

08000fe0 <__aeabi_idiv0>:
 8000fe0:	4770      	bx	lr
 8000fe2:	bf00      	nop

08000fe4 <MPU6050_Init>:
int16_t BMP280_dig_P9;
int32_t t_fine;
float t, p;

/* Functions */
void MPU6050_Init(void) {
 8000fe4:	b580      	push	{r7, lr}
 8000fe6:	b086      	sub	sp, #24
 8000fe8:	af04      	add	r7, sp, #16
	uint8_t check;
	uint8_t Data;
// check device ID WHO_AM_I
	HAL_I2C_Mem_Read(&hi2c1, MPU6050_ADDR, 0x75, 1, &check, 1, 1000);
 8000fea:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 8000fee:	9302      	str	r3, [sp, #8]
 8000ff0:	2301      	movs	r3, #1
 8000ff2:	9301      	str	r3, [sp, #4]
 8000ff4:	1dfb      	adds	r3, r7, #7
 8000ff6:	9300      	str	r3, [sp, #0]
 8000ff8:	2301      	movs	r3, #1
 8000ffa:	2275      	movs	r2, #117	@ 0x75
 8000ffc:	21d0      	movs	r1, #208	@ 0xd0
 8000ffe:	4823      	ldr	r0, [pc, #140]	@ (800108c <MPU6050_Init+0xa8>)
 8001000:	f001 fc16 	bl	8002830 <HAL_I2C_Mem_Read>
	if (check == 0x68) // 0x68 will be returned by the sensor if OK
 8001004:	79fb      	ldrb	r3, [r7, #7]
 8001006:	2b68      	cmp	r3, #104	@ 0x68
 8001008:	d13b      	bne.n	8001082 <MPU6050_Init+0x9e>
			{
// power management register 0X6B we should write all 0's to wake the sensor up
		Data = 0;
 800100a:	2300      	movs	r3, #0
 800100c:	71bb      	strb	r3, [r7, #6]
		HAL_I2C_Mem_Write(&hi2c1, MPU6050_ADDR, 0x6B, 1, &Data, 1, 1000);
 800100e:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 8001012:	9302      	str	r3, [sp, #8]
 8001014:	2301      	movs	r3, #1
 8001016:	9301      	str	r3, [sp, #4]
 8001018:	1dbb      	adds	r3, r7, #6
 800101a:	9300      	str	r3, [sp, #0]
 800101c:	2301      	movs	r3, #1
 800101e:	226b      	movs	r2, #107	@ 0x6b
 8001020:	21d0      	movs	r1, #208	@ 0xd0
 8001022:	481a      	ldr	r0, [pc, #104]	@ (800108c <MPU6050_Init+0xa8>)
 8001024:	f001 fb0a 	bl	800263c <HAL_I2C_Mem_Write>
// Set DATA RATE of 1KHz by writing SMPLRT_DIV register
		Data = 0x07;
 8001028:	2307      	movs	r3, #7
 800102a:	71bb      	strb	r3, [r7, #6]
		HAL_I2C_Mem_Write(&hi2c1, MPU6050_ADDR, 0x19, 1, &Data, 1, 1000);
 800102c:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 8001030:	9302      	str	r3, [sp, #8]
 8001032:	2301      	movs	r3, #1
 8001034:	9301      	str	r3, [sp, #4]
 8001036:	1dbb      	adds	r3, r7, #6
 8001038:	9300      	str	r3, [sp, #0]
 800103a:	2301      	movs	r3, #1
 800103c:	2219      	movs	r2, #25
 800103e:	21d0      	movs	r1, #208	@ 0xd0
 8001040:	4812      	ldr	r0, [pc, #72]	@ (800108c <MPU6050_Init+0xa8>)
 8001042:	f001 fafb 	bl	800263c <HAL_I2C_Mem_Write>
// Set Gyroscopic configuration in GYRO_CONFIG Register
		Data = 0x00; // XG_ST=0,YG_ST=0,ZG_ST=0, FS_SEL=0 ->  250 /s
 8001046:	2300      	movs	r3, #0
 8001048:	71bb      	strb	r3, [r7, #6]
		HAL_I2C_Mem_Write(&hi2c1, MPU6050_ADDR, 0x1B, 1, &Data, 1, 1000);
 800104a:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 800104e:	9302      	str	r3, [sp, #8]
 8001050:	2301      	movs	r3, #1
 8001052:	9301      	str	r3, [sp, #4]
 8001054:	1dbb      	adds	r3, r7, #6
 8001056:	9300      	str	r3, [sp, #0]
 8001058:	2301      	movs	r3, #1
 800105a:	221b      	movs	r2, #27
 800105c:	21d0      	movs	r1, #208	@ 0xd0
 800105e:	480b      	ldr	r0, [pc, #44]	@ (800108c <MPU6050_Init+0xa8>)
 8001060:	f001 faec 	bl	800263c <HAL_I2C_Mem_Write>
// Set accelerometer configuration in ACCEL_CONFIG Register
		Data = 0x00; // XA_ST=0,YA_ST=0,ZA_ST=0, FS_SEL=0 ->  2g
 8001064:	2300      	movs	r3, #0
 8001066:	71bb      	strb	r3, [r7, #6]
		HAL_I2C_Mem_Write(&hi2c1, MPU6050_ADDR, 0x1C, 1, &Data, 1, 1000);
 8001068:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 800106c:	9302      	str	r3, [sp, #8]
 800106e:	2301      	movs	r3, #1
 8001070:	9301      	str	r3, [sp, #4]
 8001072:	1dbb      	adds	r3, r7, #6
 8001074:	9300      	str	r3, [sp, #0]
 8001076:	2301      	movs	r3, #1
 8001078:	221c      	movs	r2, #28
 800107a:	21d0      	movs	r1, #208	@ 0xd0
 800107c:	4803      	ldr	r0, [pc, #12]	@ (800108c <MPU6050_Init+0xa8>)
 800107e:	f001 fadd 	bl	800263c <HAL_I2C_Mem_Write>
	}
}
 8001082:	bf00      	nop
 8001084:	3708      	adds	r7, #8
 8001086:	46bd      	mov	sp, r7
 8001088:	bd80      	pop	{r7, pc}
 800108a:	bf00      	nop
 800108c:	20000228 	.word	0x20000228

08001090 <BMP280_Init>:

void MPU6500_Read_Values(void) {
}

void BMP280_Init(void) {
 8001090:	b580      	push	{r7, lr}
 8001092:	b08c      	sub	sp, #48	@ 0x30
 8001094:	af04      	add	r7, sp, #16

	uint8_t Data;
	HAL_Delay(5);				//aguarda o start-up time (mnimo de 2ms)
 8001096:	2005      	movs	r0, #5
 8001098:	f000 fee6 	bl	8001e68 <HAL_Delay>

	//Reseta o sensor e aguarda o start-up time novamente (mnimo de 2ms)
	Data = 0xB6;
 800109c:	23b6      	movs	r3, #182	@ 0xb6
 800109e:	77fb      	strb	r3, [r7, #31]
	HAL_I2C_Mem_Write(&hi2c1, BMP280_ADDR, RESET, 1, &Data, 1, 1000);
 80010a0:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 80010a4:	9302      	str	r3, [sp, #8]
 80010a6:	2301      	movs	r3, #1
 80010a8:	9301      	str	r3, [sp, #4]
 80010aa:	f107 031f 	add.w	r3, r7, #31
 80010ae:	9300      	str	r3, [sp, #0]
 80010b0:	2301      	movs	r3, #1
 80010b2:	22e0      	movs	r2, #224	@ 0xe0
 80010b4:	21ec      	movs	r1, #236	@ 0xec
 80010b6:	4852      	ldr	r0, [pc, #328]	@ (8001200 <BMP280_Init+0x170>)
 80010b8:	f001 fac0 	bl	800263c <HAL_I2C_Mem_Write>
	HAL_Delay(5);				//aguarda 5 ms
 80010bc:	2005      	movs	r0, #5
 80010be:	f000 fed3 	bl	8001e68 <HAL_Delay>

	//Coletando os parmetros de calibrao
	uint8_t param[24];
	HAL_I2C_Mem_Read(&hi2c1, BMP280_ADDR, CALIB_REGS, 1, param, 24, 1000);
 80010c2:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 80010c6:	9302      	str	r3, [sp, #8]
 80010c8:	2318      	movs	r3, #24
 80010ca:	9301      	str	r3, [sp, #4]
 80010cc:	1d3b      	adds	r3, r7, #4
 80010ce:	9300      	str	r3, [sp, #0]
 80010d0:	2301      	movs	r3, #1
 80010d2:	2288      	movs	r2, #136	@ 0x88
 80010d4:	21ec      	movs	r1, #236	@ 0xec
 80010d6:	484a      	ldr	r0, [pc, #296]	@ (8001200 <BMP280_Init+0x170>)
 80010d8:	f001 fbaa 	bl	8002830 <HAL_I2C_Mem_Read>

	//Extraindo os dados de calibrao da temperatura
	BMP280_dig_T1 = (param[1] << 8) | param[0];
 80010dc:	797b      	ldrb	r3, [r7, #5]
 80010de:	021b      	lsls	r3, r3, #8
 80010e0:	b21a      	sxth	r2, r3
 80010e2:	793b      	ldrb	r3, [r7, #4]
 80010e4:	b21b      	sxth	r3, r3
 80010e6:	4313      	orrs	r3, r2
 80010e8:	b21b      	sxth	r3, r3
 80010ea:	b29a      	uxth	r2, r3
 80010ec:	4b45      	ldr	r3, [pc, #276]	@ (8001204 <BMP280_Init+0x174>)
 80010ee:	801a      	strh	r2, [r3, #0]
	BMP280_dig_T2 = (param[3] << 8) | param[2];
 80010f0:	79fb      	ldrb	r3, [r7, #7]
 80010f2:	021b      	lsls	r3, r3, #8
 80010f4:	b21a      	sxth	r2, r3
 80010f6:	79bb      	ldrb	r3, [r7, #6]
 80010f8:	b21b      	sxth	r3, r3
 80010fa:	4313      	orrs	r3, r2
 80010fc:	b21a      	sxth	r2, r3
 80010fe:	4b42      	ldr	r3, [pc, #264]	@ (8001208 <BMP280_Init+0x178>)
 8001100:	801a      	strh	r2, [r3, #0]
	BMP280_dig_T3 = (param[5] << 8) | param[4];
 8001102:	7a7b      	ldrb	r3, [r7, #9]
 8001104:	021b      	lsls	r3, r3, #8
 8001106:	b21a      	sxth	r2, r3
 8001108:	7a3b      	ldrb	r3, [r7, #8]
 800110a:	b21b      	sxth	r3, r3
 800110c:	4313      	orrs	r3, r2
 800110e:	b21a      	sxth	r2, r3
 8001110:	4b3e      	ldr	r3, [pc, #248]	@ (800120c <BMP280_Init+0x17c>)
 8001112:	801a      	strh	r2, [r3, #0]

	//Extraindo os dados de calibrao da presso
	BMP280_dig_P1 = (param[7] << 8) | param[6];
 8001114:	7afb      	ldrb	r3, [r7, #11]
 8001116:	021b      	lsls	r3, r3, #8
 8001118:	b21a      	sxth	r2, r3
 800111a:	7abb      	ldrb	r3, [r7, #10]
 800111c:	b21b      	sxth	r3, r3
 800111e:	4313      	orrs	r3, r2
 8001120:	b21b      	sxth	r3, r3
 8001122:	b29a      	uxth	r2, r3
 8001124:	4b3a      	ldr	r3, [pc, #232]	@ (8001210 <BMP280_Init+0x180>)
 8001126:	801a      	strh	r2, [r3, #0]
	BMP280_dig_P2 = (param[9] << 8) | param[8];
 8001128:	7b7b      	ldrb	r3, [r7, #13]
 800112a:	021b      	lsls	r3, r3, #8
 800112c:	b21a      	sxth	r2, r3
 800112e:	7b3b      	ldrb	r3, [r7, #12]
 8001130:	b21b      	sxth	r3, r3
 8001132:	4313      	orrs	r3, r2
 8001134:	b21a      	sxth	r2, r3
 8001136:	4b37      	ldr	r3, [pc, #220]	@ (8001214 <BMP280_Init+0x184>)
 8001138:	801a      	strh	r2, [r3, #0]
	BMP280_dig_P3 = (param[11] << 8) | param[10];
 800113a:	7bfb      	ldrb	r3, [r7, #15]
 800113c:	021b      	lsls	r3, r3, #8
 800113e:	b21a      	sxth	r2, r3
 8001140:	7bbb      	ldrb	r3, [r7, #14]
 8001142:	b21b      	sxth	r3, r3
 8001144:	4313      	orrs	r3, r2
 8001146:	b21a      	sxth	r2, r3
 8001148:	4b33      	ldr	r3, [pc, #204]	@ (8001218 <BMP280_Init+0x188>)
 800114a:	801a      	strh	r2, [r3, #0]
	BMP280_dig_P4 = (param[13] << 8) | param[12];
 800114c:	7c7b      	ldrb	r3, [r7, #17]
 800114e:	021b      	lsls	r3, r3, #8
 8001150:	b21a      	sxth	r2, r3
 8001152:	7c3b      	ldrb	r3, [r7, #16]
 8001154:	b21b      	sxth	r3, r3
 8001156:	4313      	orrs	r3, r2
 8001158:	b21a      	sxth	r2, r3
 800115a:	4b30      	ldr	r3, [pc, #192]	@ (800121c <BMP280_Init+0x18c>)
 800115c:	801a      	strh	r2, [r3, #0]
	BMP280_dig_P5 = (param[15] << 8) | param[14];
 800115e:	7cfb      	ldrb	r3, [r7, #19]
 8001160:	021b      	lsls	r3, r3, #8
 8001162:	b21a      	sxth	r2, r3
 8001164:	7cbb      	ldrb	r3, [r7, #18]
 8001166:	b21b      	sxth	r3, r3
 8001168:	4313      	orrs	r3, r2
 800116a:	b21a      	sxth	r2, r3
 800116c:	4b2c      	ldr	r3, [pc, #176]	@ (8001220 <BMP280_Init+0x190>)
 800116e:	801a      	strh	r2, [r3, #0]
	BMP280_dig_P6 = (param[17] << 8) | param[16];
 8001170:	7d7b      	ldrb	r3, [r7, #21]
 8001172:	021b      	lsls	r3, r3, #8
 8001174:	b21a      	sxth	r2, r3
 8001176:	7d3b      	ldrb	r3, [r7, #20]
 8001178:	b21b      	sxth	r3, r3
 800117a:	4313      	orrs	r3, r2
 800117c:	b21a      	sxth	r2, r3
 800117e:	4b29      	ldr	r3, [pc, #164]	@ (8001224 <BMP280_Init+0x194>)
 8001180:	801a      	strh	r2, [r3, #0]
	BMP280_dig_P7 = (param[19] << 8) | param[18];
 8001182:	7dfb      	ldrb	r3, [r7, #23]
 8001184:	021b      	lsls	r3, r3, #8
 8001186:	b21a      	sxth	r2, r3
 8001188:	7dbb      	ldrb	r3, [r7, #22]
 800118a:	b21b      	sxth	r3, r3
 800118c:	4313      	orrs	r3, r2
 800118e:	b21a      	sxth	r2, r3
 8001190:	4b25      	ldr	r3, [pc, #148]	@ (8001228 <BMP280_Init+0x198>)
 8001192:	801a      	strh	r2, [r3, #0]
	BMP280_dig_P8 = (param[21] << 8) | param[20];
 8001194:	7e7b      	ldrb	r3, [r7, #25]
 8001196:	021b      	lsls	r3, r3, #8
 8001198:	b21a      	sxth	r2, r3
 800119a:	7e3b      	ldrb	r3, [r7, #24]
 800119c:	b21b      	sxth	r3, r3
 800119e:	4313      	orrs	r3, r2
 80011a0:	b21a      	sxth	r2, r3
 80011a2:	4b22      	ldr	r3, [pc, #136]	@ (800122c <BMP280_Init+0x19c>)
 80011a4:	801a      	strh	r2, [r3, #0]
	BMP280_dig_P9 = (param[23] << 8) | param[22];
 80011a6:	7efb      	ldrb	r3, [r7, #27]
 80011a8:	021b      	lsls	r3, r3, #8
 80011aa:	b21a      	sxth	r2, r3
 80011ac:	7ebb      	ldrb	r3, [r7, #26]
 80011ae:	b21b      	sxth	r3, r3
 80011b0:	4313      	orrs	r3, r2
 80011b2:	b21a      	sxth	r2, r3
 80011b4:	4b1e      	ldr	r3, [pc, #120]	@ (8001230 <BMP280_Init+0x1a0>)
 80011b6:	801a      	strh	r2, [r3, #0]

	Data = 0x1C;
 80011b8:	231c      	movs	r3, #28
 80011ba:	77fb      	strb	r3, [r7, #31]
	HAL_I2C_Mem_Write(&hi2c1, BMP280_ADDR, CONFIG, 1, &Data, 1, 1000);
 80011bc:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 80011c0:	9302      	str	r3, [sp, #8]
 80011c2:	2301      	movs	r3, #1
 80011c4:	9301      	str	r3, [sp, #4]
 80011c6:	f107 031f 	add.w	r3, r7, #31
 80011ca:	9300      	str	r3, [sp, #0]
 80011cc:	2301      	movs	r3, #1
 80011ce:	22f5      	movs	r2, #245	@ 0xf5
 80011d0:	21ec      	movs	r1, #236	@ 0xec
 80011d2:	480b      	ldr	r0, [pc, #44]	@ (8001200 <BMP280_Init+0x170>)
 80011d4:	f001 fa32 	bl	800263c <HAL_I2C_Mem_Write>

	//Sensor output in sleep mode(Standard Mode activity)
	//20 bits de resoluo, oversampling x16 na presso, resoluo de 0.16 Pa
	//20 bits de resoluo, oversampling x16 na temperatura, resoluo de 0.0003 C

	Data = 0xFF;
 80011d8:	23ff      	movs	r3, #255	@ 0xff
 80011da:	77fb      	strb	r3, [r7, #31]
	HAL_I2C_Mem_Write(&hi2c1, BMP280_ADDR, CTRL_MEAS, 1, &Data, 1, 1000);
 80011dc:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 80011e0:	9302      	str	r3, [sp, #8]
 80011e2:	2301      	movs	r3, #1
 80011e4:	9301      	str	r3, [sp, #4]
 80011e6:	f107 031f 	add.w	r3, r7, #31
 80011ea:	9300      	str	r3, [sp, #0]
 80011ec:	2301      	movs	r3, #1
 80011ee:	22f4      	movs	r2, #244	@ 0xf4
 80011f0:	21ec      	movs	r1, #236	@ 0xec
 80011f2:	4803      	ldr	r0, [pc, #12]	@ (8001200 <BMP280_Init+0x170>)
 80011f4:	f001 fa22 	bl	800263c <HAL_I2C_Mem_Write>
}
 80011f8:	bf00      	nop
 80011fa:	3720      	adds	r7, #32
 80011fc:	46bd      	mov	sp, r7
 80011fe:	bd80      	pop	{r7, pc}
 8001200:	20000228 	.word	0x20000228
 8001204:	20000204 	.word	0x20000204
 8001208:	20000206 	.word	0x20000206
 800120c:	20000208 	.word	0x20000208
 8001210:	2000020a 	.word	0x2000020a
 8001214:	2000020c 	.word	0x2000020c
 8001218:	2000020e 	.word	0x2000020e
 800121c:	20000210 	.word	0x20000210
 8001220:	20000212 	.word	0x20000212
 8001224:	20000214 	.word	0x20000214
 8001228:	20000216 	.word	0x20000216
 800122c:	20000218 	.word	0x20000218
 8001230:	2000021a 	.word	0x2000021a

08001234 <BMP280_Read_Measures>:

void BMP280_Read_Measures(float *t, float *p) {
 8001234:	b580      	push	{r7, lr}
 8001236:	b08e      	sub	sp, #56	@ 0x38
 8001238:	af04      	add	r7, sp, #16
 800123a:	6078      	str	r0, [r7, #4]
 800123c:	6039      	str	r1, [r7, #0]
	//Lendo os registradores com os valores crus das grandezas
	uint8_t RawData[6];
	HAL_I2C_Mem_Read(&hi2c1, BMP280_ADDR, DATA_REGS, 1, RawData, 6, 1000);
 800123e:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 8001242:	9302      	str	r3, [sp, #8]
 8001244:	2306      	movs	r3, #6
 8001246:	9301      	str	r3, [sp, #4]
 8001248:	f107 0308 	add.w	r3, r7, #8
 800124c:	9300      	str	r3, [sp, #0]
 800124e:	2301      	movs	r3, #1
 8001250:	22f7      	movs	r2, #247	@ 0xf7
 8001252:	21ec      	movs	r1, #236	@ 0xec
 8001254:	48c0      	ldr	r0, [pc, #768]	@ (8001558 <BMP280_Read_Measures+0x324>)
 8001256:	f001 faeb 	bl	8002830 <HAL_I2C_Mem_Read>

	//Extraindo os dados crus da presso e temperatura
	int32_t adc_P = ((RawData[0] << 16) | (RawData[1] << 8) | RawData[2]) >> 4;	//presso raw
 800125a:	7a3b      	ldrb	r3, [r7, #8]
 800125c:	041a      	lsls	r2, r3, #16
 800125e:	7a7b      	ldrb	r3, [r7, #9]
 8001260:	021b      	lsls	r3, r3, #8
 8001262:	4313      	orrs	r3, r2
 8001264:	7aba      	ldrb	r2, [r7, #10]
 8001266:	4313      	orrs	r3, r2
 8001268:	111b      	asrs	r3, r3, #4
 800126a:	627b      	str	r3, [r7, #36]	@ 0x24
	int32_t adc_T = ((RawData[3] << 16) | (RawData[4] << 8) | RawData[6]) >> 4;	//temperatura raw
 800126c:	7afb      	ldrb	r3, [r7, #11]
 800126e:	041a      	lsls	r2, r3, #16
 8001270:	7b3b      	ldrb	r3, [r7, #12]
 8001272:	021b      	lsls	r3, r3, #8
 8001274:	4313      	orrs	r3, r2
 8001276:	7bba      	ldrb	r2, [r7, #14]
 8001278:	4313      	orrs	r3, r2
 800127a:	111b      	asrs	r3, r3, #4
 800127c:	623b      	str	r3, [r7, #32]

	//calculando a temperatura
	float var1, var2, T;
	var1 = (((float) adc_T) / 16384 - ((float) BMP280_dig_T1) / 1024)
 800127e:	6a3b      	ldr	r3, [r7, #32]
 8001280:	ee07 3a90 	vmov	s15, r3
 8001284:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8001288:	eddf 6ab4 	vldr	s13, [pc, #720]	@ 800155c <BMP280_Read_Measures+0x328>
 800128c:	ee87 7aa6 	vdiv.f32	s14, s15, s13
 8001290:	4bb3      	ldr	r3, [pc, #716]	@ (8001560 <BMP280_Read_Measures+0x32c>)
 8001292:	881b      	ldrh	r3, [r3, #0]
 8001294:	ee07 3a90 	vmov	s15, r3
 8001298:	eef8 6a67 	vcvt.f32.u32	s13, s15
 800129c:	ed9f 6ab1 	vldr	s12, [pc, #708]	@ 8001564 <BMP280_Read_Measures+0x330>
 80012a0:	eec6 7a86 	vdiv.f32	s15, s13, s12
 80012a4:	ee37 7a67 	vsub.f32	s14, s14, s15
			* ((float) BMP280_dig_T2);
 80012a8:	4baf      	ldr	r3, [pc, #700]	@ (8001568 <BMP280_Read_Measures+0x334>)
 80012aa:	f9b3 3000 	ldrsh.w	r3, [r3]
 80012ae:	ee07 3a90 	vmov	s15, r3
 80012b2:	eef8 7ae7 	vcvt.f32.s32	s15, s15
	var1 = (((float) adc_T) / 16384 - ((float) BMP280_dig_T1) / 1024)
 80012b6:	ee67 7a27 	vmul.f32	s15, s14, s15
 80012ba:	edc7 7a07 	vstr	s15, [r7, #28]
	var2 = ((((float) adc_T) / 131072 - ((float) BMP280_dig_T1) / 8192)
 80012be:	6a3b      	ldr	r3, [r7, #32]
 80012c0:	ee07 3a90 	vmov	s15, r3
 80012c4:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 80012c8:	eddf 6aa8 	vldr	s13, [pc, #672]	@ 800156c <BMP280_Read_Measures+0x338>
 80012cc:	ee87 7aa6 	vdiv.f32	s14, s15, s13
 80012d0:	4ba3      	ldr	r3, [pc, #652]	@ (8001560 <BMP280_Read_Measures+0x32c>)
 80012d2:	881b      	ldrh	r3, [r3, #0]
 80012d4:	ee07 3a90 	vmov	s15, r3
 80012d8:	eef8 6a67 	vcvt.f32.u32	s13, s15
 80012dc:	ed9f 6aa4 	vldr	s12, [pc, #656]	@ 8001570 <BMP280_Read_Measures+0x33c>
 80012e0:	eec6 7a86 	vdiv.f32	s15, s13, s12
 80012e4:	ee37 7a67 	vsub.f32	s14, s14, s15
			* (((float) adc_T) / 131072 - ((float) BMP280_dig_T1) / 8192))
 80012e8:	6a3b      	ldr	r3, [r7, #32]
 80012ea:	ee07 3a90 	vmov	s15, r3
 80012ee:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 80012f2:	ed9f 6a9e 	vldr	s12, [pc, #632]	@ 800156c <BMP280_Read_Measures+0x338>
 80012f6:	eec7 6a86 	vdiv.f32	s13, s15, s12
 80012fa:	4b99      	ldr	r3, [pc, #612]	@ (8001560 <BMP280_Read_Measures+0x32c>)
 80012fc:	881b      	ldrh	r3, [r3, #0]
 80012fe:	ee07 3a90 	vmov	s15, r3
 8001302:	eeb8 6a67 	vcvt.f32.u32	s12, s15
 8001306:	eddf 5a9a 	vldr	s11, [pc, #616]	@ 8001570 <BMP280_Read_Measures+0x33c>
 800130a:	eec6 7a25 	vdiv.f32	s15, s12, s11
 800130e:	ee76 7ae7 	vsub.f32	s15, s13, s15
 8001312:	ee27 7a27 	vmul.f32	s14, s14, s15
			* ((float) BMP280_dig_T3);
 8001316:	4b97      	ldr	r3, [pc, #604]	@ (8001574 <BMP280_Read_Measures+0x340>)
 8001318:	f9b3 3000 	ldrsh.w	r3, [r3]
 800131c:	ee07 3a90 	vmov	s15, r3
 8001320:	eef8 7ae7 	vcvt.f32.s32	s15, s15
	var2 = ((((float) adc_T) / 131072 - ((float) BMP280_dig_T1) / 8192)
 8001324:	ee67 7a27 	vmul.f32	s15, s14, s15
 8001328:	edc7 7a06 	vstr	s15, [r7, #24]
	t_fine = (var1 + var2);
 800132c:	ed97 7a07 	vldr	s14, [r7, #28]
 8001330:	edd7 7a06 	vldr	s15, [r7, #24]
 8001334:	ee77 7a27 	vadd.f32	s15, s14, s15
 8001338:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 800133c:	ee17 2a90 	vmov	r2, s15
 8001340:	4b8d      	ldr	r3, [pc, #564]	@ (8001578 <BMP280_Read_Measures+0x344>)
 8001342:	601a      	str	r2, [r3, #0]
	T = (var1 + var2) / 5120;
 8001344:	ed97 7a07 	vldr	s14, [r7, #28]
 8001348:	edd7 7a06 	vldr	s15, [r7, #24]
 800134c:	ee37 7a27 	vadd.f32	s14, s14, s15
 8001350:	eddf 6a8a 	vldr	s13, [pc, #552]	@ 800157c <BMP280_Read_Measures+0x348>
 8001354:	eec7 7a26 	vdiv.f32	s15, s14, s13
 8001358:	edc7 7a05 	vstr	s15, [r7, #20]
	*t = T;		//retorna T em C (retorno em float)
 800135c:	687b      	ldr	r3, [r7, #4]
 800135e:	697a      	ldr	r2, [r7, #20]
 8001360:	601a      	str	r2, [r3, #0]

	//Measurement of Atmospheric Pressure
	float P;
	var1 = ((float) t_fine / 2) - 64000;
 8001362:	4b85      	ldr	r3, [pc, #532]	@ (8001578 <BMP280_Read_Measures+0x344>)
 8001364:	681b      	ldr	r3, [r3, #0]
 8001366:	ee07 3a90 	vmov	s15, r3
 800136a:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 800136e:	eef0 6a00 	vmov.f32	s13, #0	@ 0x40000000  2.0
 8001372:	eec7 7a26 	vdiv.f32	s15, s14, s13
 8001376:	ed9f 7a82 	vldr	s14, [pc, #520]	@ 8001580 <BMP280_Read_Measures+0x34c>
 800137a:	ee77 7ac7 	vsub.f32	s15, s15, s14
 800137e:	edc7 7a07 	vstr	s15, [r7, #28]
	var2 = var1 * var1 * ((float) BMP280_dig_P6) / 32768;
 8001382:	edd7 7a07 	vldr	s15, [r7, #28]
 8001386:	ee27 7aa7 	vmul.f32	s14, s15, s15
 800138a:	4b7e      	ldr	r3, [pc, #504]	@ (8001584 <BMP280_Read_Measures+0x350>)
 800138c:	f9b3 3000 	ldrsh.w	r3, [r3]
 8001390:	ee07 3a90 	vmov	s15, r3
 8001394:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8001398:	ee27 7a27 	vmul.f32	s14, s14, s15
 800139c:	eddf 6a7a 	vldr	s13, [pc, #488]	@ 8001588 <BMP280_Read_Measures+0x354>
 80013a0:	eec7 7a26 	vdiv.f32	s15, s14, s13
 80013a4:	edc7 7a06 	vstr	s15, [r7, #24]
	var2 = var2 + var1 * ((float) BMP280_dig_P5) * 2;
 80013a8:	4b78      	ldr	r3, [pc, #480]	@ (800158c <BMP280_Read_Measures+0x358>)
 80013aa:	f9b3 3000 	ldrsh.w	r3, [r3]
 80013ae:	ee07 3a90 	vmov	s15, r3
 80013b2:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 80013b6:	edd7 7a07 	vldr	s15, [r7, #28]
 80013ba:	ee67 7a27 	vmul.f32	s15, s14, s15
 80013be:	ee77 7aa7 	vadd.f32	s15, s15, s15
 80013c2:	ed97 7a06 	vldr	s14, [r7, #24]
 80013c6:	ee77 7a27 	vadd.f32	s15, s14, s15
 80013ca:	edc7 7a06 	vstr	s15, [r7, #24]
	var2 = (var2 / 4) + (((float) BMP280_dig_P4) * 65536);
 80013ce:	edd7 7a06 	vldr	s15, [r7, #24]
 80013d2:	eef1 6a00 	vmov.f32	s13, #16	@ 0x40800000  4.0
 80013d6:	ee87 7aa6 	vdiv.f32	s14, s15, s13
 80013da:	4b6d      	ldr	r3, [pc, #436]	@ (8001590 <BMP280_Read_Measures+0x35c>)
 80013dc:	f9b3 3000 	ldrsh.w	r3, [r3]
 80013e0:	ee07 3a90 	vmov	s15, r3
 80013e4:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 80013e8:	eddf 6a6a 	vldr	s13, [pc, #424]	@ 8001594 <BMP280_Read_Measures+0x360>
 80013ec:	ee67 7aa6 	vmul.f32	s15, s15, s13
 80013f0:	ee77 7a27 	vadd.f32	s15, s14, s15
 80013f4:	edc7 7a06 	vstr	s15, [r7, #24]
	var1 = (((float) BMP280_dig_P3) * var1 * var1 / 524288
 80013f8:	4b67      	ldr	r3, [pc, #412]	@ (8001598 <BMP280_Read_Measures+0x364>)
 80013fa:	f9b3 3000 	ldrsh.w	r3, [r3]
 80013fe:	ee07 3a90 	vmov	s15, r3
 8001402:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 8001406:	edd7 7a07 	vldr	s15, [r7, #28]
 800140a:	ee27 7a27 	vmul.f32	s14, s14, s15
 800140e:	edd7 7a07 	vldr	s15, [r7, #28]
 8001412:	ee67 7a27 	vmul.f32	s15, s14, s15
 8001416:	eddf 6a61 	vldr	s13, [pc, #388]	@ 800159c <BMP280_Read_Measures+0x368>
 800141a:	ee87 7aa6 	vdiv.f32	s14, s15, s13
			+ ((float) BMP280_dig_P2) * var1) / 524288;
 800141e:	4b60      	ldr	r3, [pc, #384]	@ (80015a0 <BMP280_Read_Measures+0x36c>)
 8001420:	f9b3 3000 	ldrsh.w	r3, [r3]
 8001424:	ee07 3a90 	vmov	s15, r3
 8001428:	eef8 6ae7 	vcvt.f32.s32	s13, s15
 800142c:	edd7 7a07 	vldr	s15, [r7, #28]
 8001430:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8001434:	ee37 7a27 	vadd.f32	s14, s14, s15
	var1 = (((float) BMP280_dig_P3) * var1 * var1 / 524288
 8001438:	eddf 6a58 	vldr	s13, [pc, #352]	@ 800159c <BMP280_Read_Measures+0x368>
 800143c:	eec7 7a26 	vdiv.f32	s15, s14, s13
 8001440:	edc7 7a07 	vstr	s15, [r7, #28]
	var1 = (1 + var1 / 32768) * ((float) BMP280_dig_P1);
 8001444:	ed97 7a07 	vldr	s14, [r7, #28]
 8001448:	eddf 6a4f 	vldr	s13, [pc, #316]	@ 8001588 <BMP280_Read_Measures+0x354>
 800144c:	eec7 7a26 	vdiv.f32	s15, s14, s13
 8001450:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 8001454:	ee37 7a87 	vadd.f32	s14, s15, s14
 8001458:	4b52      	ldr	r3, [pc, #328]	@ (80015a4 <BMP280_Read_Measures+0x370>)
 800145a:	881b      	ldrh	r3, [r3, #0]
 800145c:	ee07 3a90 	vmov	s15, r3
 8001460:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8001464:	ee67 7a27 	vmul.f32	s15, s14, s15
 8001468:	edc7 7a07 	vstr	s15, [r7, #28]
	if (var1 == 0)
 800146c:	edd7 7a07 	vldr	s15, [r7, #28]
 8001470:	eef5 7a40 	vcmp.f32	s15, #0.0
 8001474:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001478:	d103      	bne.n	8001482 <BMP280_Read_Measures+0x24e>
		P = 0; //evita exceo causada por diviso por zero
 800147a:	f04f 0300 	mov.w	r3, #0
 800147e:	613b      	str	r3, [r7, #16]
		var1 = ((float) BMP280_dig_P9) * P * P / 2147483648;
		var2 = P * ((float) BMP280_dig_P8) / 32768;
		P = P + (var1 + var2 + ((float) BMP280_dig_P7)) / 16;
		*p = P / 100;	//retorna P em hPa (retorno em float)
	}
}
 8001480:	e066      	b.n	8001550 <BMP280_Read_Measures+0x31c>
		P = 1048576 - (float) adc_P;
 8001482:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001484:	ee07 3a90 	vmov	s15, r3
 8001488:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 800148c:	ed9f 7a46 	vldr	s14, [pc, #280]	@ 80015a8 <BMP280_Read_Measures+0x374>
 8001490:	ee77 7a67 	vsub.f32	s15, s14, s15
 8001494:	edc7 7a04 	vstr	s15, [r7, #16]
		P = (P - (var2 / 4096)) * 6250 / var1;
 8001498:	ed97 7a06 	vldr	s14, [r7, #24]
 800149c:	eddf 6a43 	vldr	s13, [pc, #268]	@ 80015ac <BMP280_Read_Measures+0x378>
 80014a0:	eec7 7a26 	vdiv.f32	s15, s14, s13
 80014a4:	ed97 7a04 	vldr	s14, [r7, #16]
 80014a8:	ee77 7a67 	vsub.f32	s15, s14, s15
 80014ac:	ed9f 7a40 	vldr	s14, [pc, #256]	@ 80015b0 <BMP280_Read_Measures+0x37c>
 80014b0:	ee67 6a87 	vmul.f32	s13, s15, s14
 80014b4:	ed97 7a07 	vldr	s14, [r7, #28]
 80014b8:	eec6 7a87 	vdiv.f32	s15, s13, s14
 80014bc:	edc7 7a04 	vstr	s15, [r7, #16]
		var1 = ((float) BMP280_dig_P9) * P * P / 2147483648;
 80014c0:	4b3c      	ldr	r3, [pc, #240]	@ (80015b4 <BMP280_Read_Measures+0x380>)
 80014c2:	f9b3 3000 	ldrsh.w	r3, [r3]
 80014c6:	ee07 3a90 	vmov	s15, r3
 80014ca:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 80014ce:	edd7 7a04 	vldr	s15, [r7, #16]
 80014d2:	ee27 7a27 	vmul.f32	s14, s14, s15
 80014d6:	edd7 7a04 	vldr	s15, [r7, #16]
 80014da:	ee27 7a27 	vmul.f32	s14, s14, s15
 80014de:	eddf 6a36 	vldr	s13, [pc, #216]	@ 80015b8 <BMP280_Read_Measures+0x384>
 80014e2:	eec7 7a26 	vdiv.f32	s15, s14, s13
 80014e6:	edc7 7a07 	vstr	s15, [r7, #28]
		var2 = P * ((float) BMP280_dig_P8) / 32768;
 80014ea:	4b34      	ldr	r3, [pc, #208]	@ (80015bc <BMP280_Read_Measures+0x388>)
 80014ec:	f9b3 3000 	ldrsh.w	r3, [r3]
 80014f0:	ee07 3a90 	vmov	s15, r3
 80014f4:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 80014f8:	edd7 7a04 	vldr	s15, [r7, #16]
 80014fc:	ee27 7a27 	vmul.f32	s14, s14, s15
 8001500:	eddf 6a21 	vldr	s13, [pc, #132]	@ 8001588 <BMP280_Read_Measures+0x354>
 8001504:	eec7 7a26 	vdiv.f32	s15, s14, s13
 8001508:	edc7 7a06 	vstr	s15, [r7, #24]
		P = P + (var1 + var2 + ((float) BMP280_dig_P7)) / 16;
 800150c:	ed97 7a07 	vldr	s14, [r7, #28]
 8001510:	edd7 7a06 	vldr	s15, [r7, #24]
 8001514:	ee37 7a27 	vadd.f32	s14, s14, s15
 8001518:	4b29      	ldr	r3, [pc, #164]	@ (80015c0 <BMP280_Read_Measures+0x38c>)
 800151a:	f9b3 3000 	ldrsh.w	r3, [r3]
 800151e:	ee07 3a90 	vmov	s15, r3
 8001522:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8001526:	ee37 7a27 	vadd.f32	s14, s14, s15
 800152a:	eef3 6a00 	vmov.f32	s13, #48	@ 0x41800000  16.0
 800152e:	eec7 7a26 	vdiv.f32	s15, s14, s13
 8001532:	ed97 7a04 	vldr	s14, [r7, #16]
 8001536:	ee77 7a27 	vadd.f32	s15, s14, s15
 800153a:	edc7 7a04 	vstr	s15, [r7, #16]
		*p = P / 100;	//retorna P em hPa (retorno em float)
 800153e:	ed97 7a04 	vldr	s14, [r7, #16]
 8001542:	eddf 6a20 	vldr	s13, [pc, #128]	@ 80015c4 <BMP280_Read_Measures+0x390>
 8001546:	eec7 7a26 	vdiv.f32	s15, s14, s13
 800154a:	683b      	ldr	r3, [r7, #0]
 800154c:	edc3 7a00 	vstr	s15, [r3]
}
 8001550:	bf00      	nop
 8001552:	3728      	adds	r7, #40	@ 0x28
 8001554:	46bd      	mov	sp, r7
 8001556:	bd80      	pop	{r7, pc}
 8001558:	20000228 	.word	0x20000228
 800155c:	46800000 	.word	0x46800000
 8001560:	20000204 	.word	0x20000204
 8001564:	44800000 	.word	0x44800000
 8001568:	20000206 	.word	0x20000206
 800156c:	48000000 	.word	0x48000000
 8001570:	46000000 	.word	0x46000000
 8001574:	20000208 	.word	0x20000208
 8001578:	2000021c 	.word	0x2000021c
 800157c:	45a00000 	.word	0x45a00000
 8001580:	477a0000 	.word	0x477a0000
 8001584:	20000214 	.word	0x20000214
 8001588:	47000000 	.word	0x47000000
 800158c:	20000212 	.word	0x20000212
 8001590:	20000210 	.word	0x20000210
 8001594:	47800000 	.word	0x47800000
 8001598:	2000020e 	.word	0x2000020e
 800159c:	49000000 	.word	0x49000000
 80015a0:	2000020c 	.word	0x2000020c
 80015a4:	2000020a 	.word	0x2000020a
 80015a8:	49800000 	.word	0x49800000
 80015ac:	45800000 	.word	0x45800000
 80015b0:	45c35000 	.word	0x45c35000
 80015b4:	2000021a 	.word	0x2000021a
 80015b8:	4f000000 	.word	0x4f000000
 80015bc:	20000218 	.word	0x20000218
 80015c0:	20000216 	.word	0x20000216
 80015c4:	42c80000 	.word	0x42c80000

080015c8 <bmp280_altitude_sTemp>:

void bmp280_altitude_sTemp(){
 80015c8:	b580      	push	{r7, lr}
 80015ca:	b088      	sub	sp, #32
 80015cc:	af00      	add	r7, sp, #0

	float po = 1013.25;
 80015ce:	4b4a      	ldr	r3, [pc, #296]	@ (80016f8 <bmp280_altitude_sTemp+0x130>)
 80015d0:	613b      	str	r3, [r7, #16]
	float sumTemp, sumPress, Pmed, Tmed = 0;
 80015d2:	f04f 0300 	mov.w	r3, #0
 80015d6:	60fb      	str	r3, [r7, #12]
	sumTemp = 0;
 80015d8:	f04f 0300 	mov.w	r3, #0
 80015dc:	61fb      	str	r3, [r7, #28]
	sumPress = 0;
 80015de:	f04f 0300 	mov.w	r3, #0
 80015e2:	61bb      	str	r3, [r7, #24]

	for (int i = 0; i < 10; i++) {
 80015e4:	2300      	movs	r3, #0
 80015e6:	617b      	str	r3, [r7, #20]
 80015e8:	e023      	b.n	8001632 <bmp280_altitude_sTemp+0x6a>
		t = 0;							//temperatura
 80015ea:	4b44      	ldr	r3, [pc, #272]	@ (80016fc <bmp280_altitude_sTemp+0x134>)
 80015ec:	f04f 0200 	mov.w	r2, #0
 80015f0:	601a      	str	r2, [r3, #0]
		p = 0;							//presso
 80015f2:	4b43      	ldr	r3, [pc, #268]	@ (8001700 <bmp280_altitude_sTemp+0x138>)
 80015f4:	f04f 0200 	mov.w	r2, #0
 80015f8:	601a      	str	r2, [r3, #0]
		BMP280_Read_Measures(&t, &p);
 80015fa:	4941      	ldr	r1, [pc, #260]	@ (8001700 <bmp280_altitude_sTemp+0x138>)
 80015fc:	483f      	ldr	r0, [pc, #252]	@ (80016fc <bmp280_altitude_sTemp+0x134>)
 80015fe:	f7ff fe19 	bl	8001234 <BMP280_Read_Measures>
		sumTemp += t;
 8001602:	4b3e      	ldr	r3, [pc, #248]	@ (80016fc <bmp280_altitude_sTemp+0x134>)
 8001604:	edd3 7a00 	vldr	s15, [r3]
 8001608:	ed97 7a07 	vldr	s14, [r7, #28]
 800160c:	ee77 7a27 	vadd.f32	s15, s14, s15
 8001610:	edc7 7a07 	vstr	s15, [r7, #28]
		sumPress += p;
 8001614:	4b3a      	ldr	r3, [pc, #232]	@ (8001700 <bmp280_altitude_sTemp+0x138>)
 8001616:	edd3 7a00 	vldr	s15, [r3]
 800161a:	ed97 7a06 	vldr	s14, [r7, #24]
 800161e:	ee77 7a27 	vadd.f32	s15, s14, s15
 8001622:	edc7 7a06 	vstr	s15, [r7, #24]
		HAL_Delay(10);
 8001626:	200a      	movs	r0, #10
 8001628:	f000 fc1e 	bl	8001e68 <HAL_Delay>
	for (int i = 0; i < 10; i++) {
 800162c:	697b      	ldr	r3, [r7, #20]
 800162e:	3301      	adds	r3, #1
 8001630:	617b      	str	r3, [r7, #20]
 8001632:	697b      	ldr	r3, [r7, #20]
 8001634:	2b09      	cmp	r3, #9
 8001636:	ddd8      	ble.n	80015ea <bmp280_altitude_sTemp+0x22>
	}

	Tmed = sumTemp / 10.0f;
 8001638:	ed97 7a07 	vldr	s14, [r7, #28]
 800163c:	eef2 6a04 	vmov.f32	s13, #36	@ 0x41200000  10.0
 8001640:	eec7 7a26 	vdiv.f32	s15, s14, s13
 8001644:	edc7 7a03 	vstr	s15, [r7, #12]
	Pmed = sumPress / 10.0f;
 8001648:	ed97 7a06 	vldr	s14, [r7, #24]
 800164c:	eef2 6a04 	vmov.f32	s13, #36	@ 0x41200000  10.0
 8001650:	eec7 7a26 	vdiv.f32	s15, s14, s13
 8001654:	edc7 7a02 	vstr	s15, [r7, #8]

	//Imprimindo os valores de temperatura e presso medidos
	printf("Temperatura Media = %.2f C\n", Tmed);
 8001658:	68f8      	ldr	r0, [r7, #12]
 800165a:	f7fe ff75 	bl	8000548 <__aeabi_f2d>
 800165e:	4602      	mov	r2, r0
 8001660:	460b      	mov	r3, r1
 8001662:	4828      	ldr	r0, [pc, #160]	@ (8001704 <bmp280_altitude_sTemp+0x13c>)
 8001664:	f003 fe2a 	bl	80052bc <iprintf>
	printf("Presso Media= %.2f hPa\n", Pmed);
 8001668:	68b8      	ldr	r0, [r7, #8]
 800166a:	f7fe ff6d 	bl	8000548 <__aeabi_f2d>
 800166e:	4602      	mov	r2, r0
 8001670:	460b      	mov	r3, r1
 8001672:	4825      	ldr	r0, [pc, #148]	@ (8001708 <bmp280_altitude_sTemp+0x140>)
 8001674:	f003 fe22 	bl	80052bc <iprintf>

	//Estimativa da altitude
	float altitude = 44330.0f * (1.0 - pow((Pmed) / po, (1.0f / 5.255f))); //equao baromtrica
 8001678:	ed97 7a02 	vldr	s14, [r7, #8]
 800167c:	edd7 7a04 	vldr	s15, [r7, #16]
 8001680:	eec7 6a27 	vdiv.f32	s13, s14, s15
 8001684:	ee16 0a90 	vmov	r0, s13
 8001688:	f7fe ff5e 	bl	8000548 <__aeabi_f2d>
 800168c:	4602      	mov	r2, r0
 800168e:	460b      	mov	r3, r1
 8001690:	ed9f 1b15 	vldr	d1, [pc, #84]	@ 80016e8 <bmp280_altitude_sTemp+0x120>
 8001694:	ec43 2b10 	vmov	d0, r2, r3
 8001698:	f007 fa60 	bl	8008b5c <pow>
 800169c:	ec53 2b10 	vmov	r2, r3, d0
 80016a0:	f04f 0000 	mov.w	r0, #0
 80016a4:	4919      	ldr	r1, [pc, #100]	@ (800170c <bmp280_altitude_sTemp+0x144>)
 80016a6:	f7fe fdef 	bl	8000288 <__aeabi_dsub>
 80016aa:	4602      	mov	r2, r0
 80016ac:	460b      	mov	r3, r1
 80016ae:	4610      	mov	r0, r2
 80016b0:	4619      	mov	r1, r3
 80016b2:	a30f      	add	r3, pc, #60	@ (adr r3, 80016f0 <bmp280_altitude_sTemp+0x128>)
 80016b4:	e9d3 2300 	ldrd	r2, r3, [r3]
 80016b8:	f7fe ff9e 	bl	80005f8 <__aeabi_dmul>
 80016bc:	4602      	mov	r2, r0
 80016be:	460b      	mov	r3, r1
 80016c0:	4610      	mov	r0, r2
 80016c2:	4619      	mov	r1, r3
 80016c4:	f7ff fa90 	bl	8000be8 <__aeabi_d2f>
 80016c8:	4603      	mov	r3, r0
 80016ca:	607b      	str	r3, [r7, #4]
	printf("Altitude:		%.1f m\n\n\n\n", altitude);
 80016cc:	6878      	ldr	r0, [r7, #4]
 80016ce:	f7fe ff3b 	bl	8000548 <__aeabi_f2d>
 80016d2:	4602      	mov	r2, r0
 80016d4:	460b      	mov	r3, r1
 80016d6:	480e      	ldr	r0, [pc, #56]	@ (8001710 <bmp280_altitude_sTemp+0x148>)
 80016d8:	f003 fdf0 	bl	80052bc <iprintf>

}
 80016dc:	bf00      	nop
 80016de:	3720      	adds	r7, #32
 80016e0:	46bd      	mov	sp, r7
 80016e2:	bd80      	pop	{r7, pc}
 80016e4:	f3af 8000 	nop.w
 80016e8:	c0000000 	.word	0xc0000000
 80016ec:	3fc85b95 	.word	0x3fc85b95
 80016f0:	00000000 	.word	0x00000000
 80016f4:	40e5a540 	.word	0x40e5a540
 80016f8:	447d5000 	.word	0x447d5000
 80016fc:	20000220 	.word	0x20000220
 8001700:	20000224 	.word	0x20000224
 8001704:	08009a38 	.word	0x08009a38
 8001708:	08009a58 	.word	0x08009a58
 800170c:	3ff00000 	.word	0x3ff00000
 8001710:	08009a74 	.word	0x08009a74

08001714 <main>:

/**
 * @brief  The application entry point.
 * @retval int
 */
int main(void) {
 8001714:	b580      	push	{r7, lr}
 8001716:	af00      	add	r7, sp, #0
	/* USER CODE END 1 */

	/* MCU Configuration--------------------------------------------------------*/

	/* Reset of all peripherals, Initializes the Flash interface and the Systick. */
	HAL_Init();
 8001718:	f000 fb34 	bl	8001d84 <HAL_Init>
	/* USER CODE BEGIN Init */

	/* USER CODE END Init */

	/* Configure the system clock */
	SystemClock_Config();
 800171c:	f000 f810 	bl	8001740 <SystemClock_Config>
	/* USER CODE BEGIN SysInit */

	/* USER CODE END SysInit */

	/* Initialize all configured peripherals */
	MX_GPIO_Init();
 8001720:	f000 f8c4 	bl	80018ac <MX_GPIO_Init>
	MX_I2C1_Init();
 8001724:	f000 f86a 	bl	80017fc <MX_I2C1_Init>
	MX_USART1_UART_Init();
 8001728:	f000 f896 	bl	8001858 <MX_USART1_UART_Init>
	/* USER CODE BEGIN 2 */
	ssd1306_Init();
 800172c:	f002 fdbc 	bl	80042a8 <ssd1306_Init>
	MPU6050_Init();
 8001730:	f7ff fc58 	bl	8000fe4 <MPU6050_Init>
	BMP280_Init();
 8001734:	f7ff fcac 	bl	8001090 <BMP280_Init>
//		if (item_sel_next >= NUM_ITEMS) {
//			item_sel_next = 0;
//		} // next item would be after last = make it the first
//		ssd1306_UpdateScreen();

		bmp280_altitude_sTemp();
 8001738:	f7ff ff46 	bl	80015c8 <bmp280_altitude_sTemp>
 800173c:	e7fc      	b.n	8001738 <main+0x24>
	...

08001740 <SystemClock_Config>:

/**
 * @brief System Clock Configuration
 * @retval None
 */
void SystemClock_Config(void) {
 8001740:	b580      	push	{r7, lr}
 8001742:	b094      	sub	sp, #80	@ 0x50
 8001744:	af00      	add	r7, sp, #0
	RCC_OscInitTypeDef RCC_OscInitStruct = { 0 };
 8001746:	f107 0320 	add.w	r3, r7, #32
 800174a:	2230      	movs	r2, #48	@ 0x30
 800174c:	2100      	movs	r1, #0
 800174e:	4618      	mov	r0, r3
 8001750:	f003 fe43 	bl	80053da <memset>
	RCC_ClkInitTypeDef RCC_ClkInitStruct = { 0 };
 8001754:	f107 030c 	add.w	r3, r7, #12
 8001758:	2200      	movs	r2, #0
 800175a:	601a      	str	r2, [r3, #0]
 800175c:	605a      	str	r2, [r3, #4]
 800175e:	609a      	str	r2, [r3, #8]
 8001760:	60da      	str	r2, [r3, #12]
 8001762:	611a      	str	r2, [r3, #16]

	/** Configure the main internal regulator output voltage
	 */
	__HAL_RCC_PWR_CLK_ENABLE();
 8001764:	2300      	movs	r3, #0
 8001766:	60bb      	str	r3, [r7, #8]
 8001768:	4b22      	ldr	r3, [pc, #136]	@ (80017f4 <SystemClock_Config+0xb4>)
 800176a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800176c:	4a21      	ldr	r2, [pc, #132]	@ (80017f4 <SystemClock_Config+0xb4>)
 800176e:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8001772:	6413      	str	r3, [r2, #64]	@ 0x40
 8001774:	4b1f      	ldr	r3, [pc, #124]	@ (80017f4 <SystemClock_Config+0xb4>)
 8001776:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001778:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 800177c:	60bb      	str	r3, [r7, #8]
 800177e:	68bb      	ldr	r3, [r7, #8]
	__HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 8001780:	2300      	movs	r3, #0
 8001782:	607b      	str	r3, [r7, #4]
 8001784:	4b1c      	ldr	r3, [pc, #112]	@ (80017f8 <SystemClock_Config+0xb8>)
 8001786:	681b      	ldr	r3, [r3, #0]
 8001788:	4a1b      	ldr	r2, [pc, #108]	@ (80017f8 <SystemClock_Config+0xb8>)
 800178a:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 800178e:	6013      	str	r3, [r2, #0]
 8001790:	4b19      	ldr	r3, [pc, #100]	@ (80017f8 <SystemClock_Config+0xb8>)
 8001792:	681b      	ldr	r3, [r3, #0]
 8001794:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8001798:	607b      	str	r3, [r7, #4]
 800179a:	687b      	ldr	r3, [r7, #4]

	/** Initializes the RCC Oscillators according to the specified parameters
	 * in the RCC_OscInitTypeDef structure.
	 */
	RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 800179c:	2302      	movs	r3, #2
 800179e:	623b      	str	r3, [r7, #32]
	RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 80017a0:	2301      	movs	r3, #1
 80017a2:	62fb      	str	r3, [r7, #44]	@ 0x2c
	RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 80017a4:	2310      	movs	r3, #16
 80017a6:	633b      	str	r3, [r7, #48]	@ 0x30
	RCC_OscInitStruct.PLL.PLLState = RCC_PLL_NONE;
 80017a8:	2300      	movs	r3, #0
 80017aa:	63bb      	str	r3, [r7, #56]	@ 0x38
	if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK) {
 80017ac:	f107 0320 	add.w	r3, r7, #32
 80017b0:	4618      	mov	r0, r3
 80017b2:	f001 fe23 	bl	80033fc <HAL_RCC_OscConfig>
 80017b6:	4603      	mov	r3, r0
 80017b8:	2b00      	cmp	r3, #0
 80017ba:	d001      	beq.n	80017c0 <SystemClock_Config+0x80>
		Error_Handler();
 80017bc:	f000 f8f2 	bl	80019a4 <Error_Handler>
	}

	/** Initializes the CPU, AHB and APB buses clocks
	 */
	RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK | RCC_CLOCKTYPE_SYSCLK
 80017c0:	230f      	movs	r3, #15
 80017c2:	60fb      	str	r3, [r7, #12]
			| RCC_CLOCKTYPE_PCLK1 | RCC_CLOCKTYPE_PCLK2;
	RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_HSI;
 80017c4:	2300      	movs	r3, #0
 80017c6:	613b      	str	r3, [r7, #16]
	RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 80017c8:	2300      	movs	r3, #0
 80017ca:	617b      	str	r3, [r7, #20]
	RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 80017cc:	2300      	movs	r3, #0
 80017ce:	61bb      	str	r3, [r7, #24]
	RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 80017d0:	2300      	movs	r3, #0
 80017d2:	61fb      	str	r3, [r7, #28]

	if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_0) != HAL_OK) {
 80017d4:	f107 030c 	add.w	r3, r7, #12
 80017d8:	2100      	movs	r1, #0
 80017da:	4618      	mov	r0, r3
 80017dc:	f002 f886 	bl	80038ec <HAL_RCC_ClockConfig>
 80017e0:	4603      	mov	r3, r0
 80017e2:	2b00      	cmp	r3, #0
 80017e4:	d001      	beq.n	80017ea <SystemClock_Config+0xaa>
		Error_Handler();
 80017e6:	f000 f8dd 	bl	80019a4 <Error_Handler>
	}
}
 80017ea:	bf00      	nop
 80017ec:	3750      	adds	r7, #80	@ 0x50
 80017ee:	46bd      	mov	sp, r7
 80017f0:	bd80      	pop	{r7, pc}
 80017f2:	bf00      	nop
 80017f4:	40023800 	.word	0x40023800
 80017f8:	40007000 	.word	0x40007000

080017fc <MX_I2C1_Init>:
/**
 * @brief I2C1 Initialization Function
 * @param None
 * @retval None
 */
static void MX_I2C1_Init(void) {
 80017fc:	b580      	push	{r7, lr}
 80017fe:	af00      	add	r7, sp, #0
	/* USER CODE END I2C1_Init 0 */

	/* USER CODE BEGIN I2C1_Init 1 */

	/* USER CODE END I2C1_Init 1 */
	hi2c1.Instance = I2C1;
 8001800:	4b12      	ldr	r3, [pc, #72]	@ (800184c <MX_I2C1_Init+0x50>)
 8001802:	4a13      	ldr	r2, [pc, #76]	@ (8001850 <MX_I2C1_Init+0x54>)
 8001804:	601a      	str	r2, [r3, #0]
	hi2c1.Init.ClockSpeed = 400000;
 8001806:	4b11      	ldr	r3, [pc, #68]	@ (800184c <MX_I2C1_Init+0x50>)
 8001808:	4a12      	ldr	r2, [pc, #72]	@ (8001854 <MX_I2C1_Init+0x58>)
 800180a:	605a      	str	r2, [r3, #4]
	hi2c1.Init.DutyCycle = I2C_DUTYCYCLE_2;
 800180c:	4b0f      	ldr	r3, [pc, #60]	@ (800184c <MX_I2C1_Init+0x50>)
 800180e:	2200      	movs	r2, #0
 8001810:	609a      	str	r2, [r3, #8]
	hi2c1.Init.OwnAddress1 = 0;
 8001812:	4b0e      	ldr	r3, [pc, #56]	@ (800184c <MX_I2C1_Init+0x50>)
 8001814:	2200      	movs	r2, #0
 8001816:	60da      	str	r2, [r3, #12]
	hi2c1.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 8001818:	4b0c      	ldr	r3, [pc, #48]	@ (800184c <MX_I2C1_Init+0x50>)
 800181a:	f44f 4280 	mov.w	r2, #16384	@ 0x4000
 800181e:	611a      	str	r2, [r3, #16]
	hi2c1.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 8001820:	4b0a      	ldr	r3, [pc, #40]	@ (800184c <MX_I2C1_Init+0x50>)
 8001822:	2200      	movs	r2, #0
 8001824:	615a      	str	r2, [r3, #20]
	hi2c1.Init.OwnAddress2 = 0;
 8001826:	4b09      	ldr	r3, [pc, #36]	@ (800184c <MX_I2C1_Init+0x50>)
 8001828:	2200      	movs	r2, #0
 800182a:	619a      	str	r2, [r3, #24]
	hi2c1.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 800182c:	4b07      	ldr	r3, [pc, #28]	@ (800184c <MX_I2C1_Init+0x50>)
 800182e:	2200      	movs	r2, #0
 8001830:	61da      	str	r2, [r3, #28]
	hi2c1.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 8001832:	4b06      	ldr	r3, [pc, #24]	@ (800184c <MX_I2C1_Init+0x50>)
 8001834:	2200      	movs	r2, #0
 8001836:	621a      	str	r2, [r3, #32]
	if (HAL_I2C_Init(&hi2c1) != HAL_OK) {
 8001838:	4804      	ldr	r0, [pc, #16]	@ (800184c <MX_I2C1_Init+0x50>)
 800183a:	f000 fdbb 	bl	80023b4 <HAL_I2C_Init>
 800183e:	4603      	mov	r3, r0
 8001840:	2b00      	cmp	r3, #0
 8001842:	d001      	beq.n	8001848 <MX_I2C1_Init+0x4c>
		Error_Handler();
 8001844:	f000 f8ae 	bl	80019a4 <Error_Handler>
	}
	/* USER CODE BEGIN I2C1_Init 2 */

	/* USER CODE END I2C1_Init 2 */

}
 8001848:	bf00      	nop
 800184a:	bd80      	pop	{r7, pc}
 800184c:	20000228 	.word	0x20000228
 8001850:	40005400 	.word	0x40005400
 8001854:	00061a80 	.word	0x00061a80

08001858 <MX_USART1_UART_Init>:
/**
 * @brief USART1 Initialization Function
 * @param None
 * @retval None
 */
static void MX_USART1_UART_Init(void) {
 8001858:	b580      	push	{r7, lr}
 800185a:	af00      	add	r7, sp, #0
	/* USER CODE END USART1_Init 0 */

	/* USER CODE BEGIN USART1_Init 1 */

	/* USER CODE END USART1_Init 1 */
	huart1.Instance = USART1;
 800185c:	4b10      	ldr	r3, [pc, #64]	@ (80018a0 <MX_USART1_UART_Init+0x48>)
 800185e:	4a11      	ldr	r2, [pc, #68]	@ (80018a4 <MX_USART1_UART_Init+0x4c>)
 8001860:	601a      	str	r2, [r3, #0]
	huart1.Init.BaudRate = 1000000;
 8001862:	4b0f      	ldr	r3, [pc, #60]	@ (80018a0 <MX_USART1_UART_Init+0x48>)
 8001864:	4a10      	ldr	r2, [pc, #64]	@ (80018a8 <MX_USART1_UART_Init+0x50>)
 8001866:	605a      	str	r2, [r3, #4]
	huart1.Init.WordLength = UART_WORDLENGTH_8B;
 8001868:	4b0d      	ldr	r3, [pc, #52]	@ (80018a0 <MX_USART1_UART_Init+0x48>)
 800186a:	2200      	movs	r2, #0
 800186c:	609a      	str	r2, [r3, #8]
	huart1.Init.StopBits = UART_STOPBITS_1;
 800186e:	4b0c      	ldr	r3, [pc, #48]	@ (80018a0 <MX_USART1_UART_Init+0x48>)
 8001870:	2200      	movs	r2, #0
 8001872:	60da      	str	r2, [r3, #12]
	huart1.Init.Parity = UART_PARITY_NONE;
 8001874:	4b0a      	ldr	r3, [pc, #40]	@ (80018a0 <MX_USART1_UART_Init+0x48>)
 8001876:	2200      	movs	r2, #0
 8001878:	611a      	str	r2, [r3, #16]
	huart1.Init.Mode = UART_MODE_TX_RX;
 800187a:	4b09      	ldr	r3, [pc, #36]	@ (80018a0 <MX_USART1_UART_Init+0x48>)
 800187c:	220c      	movs	r2, #12
 800187e:	615a      	str	r2, [r3, #20]
	huart1.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8001880:	4b07      	ldr	r3, [pc, #28]	@ (80018a0 <MX_USART1_UART_Init+0x48>)
 8001882:	2200      	movs	r2, #0
 8001884:	619a      	str	r2, [r3, #24]
	huart1.Init.OverSampling = UART_OVERSAMPLING_16;
 8001886:	4b06      	ldr	r3, [pc, #24]	@ (80018a0 <MX_USART1_UART_Init+0x48>)
 8001888:	2200      	movs	r2, #0
 800188a:	61da      	str	r2, [r3, #28]
	if (HAL_UART_Init(&huart1) != HAL_OK) {
 800188c:	4804      	ldr	r0, [pc, #16]	@ (80018a0 <MX_USART1_UART_Init+0x48>)
 800188e:	f002 fa0d 	bl	8003cac <HAL_UART_Init>
 8001892:	4603      	mov	r3, r0
 8001894:	2b00      	cmp	r3, #0
 8001896:	d001      	beq.n	800189c <MX_USART1_UART_Init+0x44>
		Error_Handler();
 8001898:	f000 f884 	bl	80019a4 <Error_Handler>
	}
	/* USER CODE BEGIN USART1_Init 2 */

	/* USER CODE END USART1_Init 2 */

}
 800189c:	bf00      	nop
 800189e:	bd80      	pop	{r7, pc}
 80018a0:	2000027c 	.word	0x2000027c
 80018a4:	40011000 	.word	0x40011000
 80018a8:	000f4240 	.word	0x000f4240

080018ac <MX_GPIO_Init>:
/**
 * @brief GPIO Initialization Function
 * @param None
 * @retval None
 */
static void MX_GPIO_Init(void) {
 80018ac:	b580      	push	{r7, lr}
 80018ae:	b088      	sub	sp, #32
 80018b0:	af00      	add	r7, sp, #0
	GPIO_InitTypeDef GPIO_InitStruct = { 0 };
 80018b2:	f107 030c 	add.w	r3, r7, #12
 80018b6:	2200      	movs	r2, #0
 80018b8:	601a      	str	r2, [r3, #0]
 80018ba:	605a      	str	r2, [r3, #4]
 80018bc:	609a      	str	r2, [r3, #8]
 80018be:	60da      	str	r2, [r3, #12]
 80018c0:	611a      	str	r2, [r3, #16]
	/* USER CODE BEGIN MX_GPIO_Init_1 */
	/* USER CODE END MX_GPIO_Init_1 */

	/* GPIO Ports Clock Enable */
	__HAL_RCC_GPIOE_CLK_ENABLE();
 80018c2:	2300      	movs	r3, #0
 80018c4:	60bb      	str	r3, [r7, #8]
 80018c6:	4b1c      	ldr	r3, [pc, #112]	@ (8001938 <MX_GPIO_Init+0x8c>)
 80018c8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80018ca:	4a1b      	ldr	r2, [pc, #108]	@ (8001938 <MX_GPIO_Init+0x8c>)
 80018cc:	f043 0310 	orr.w	r3, r3, #16
 80018d0:	6313      	str	r3, [r2, #48]	@ 0x30
 80018d2:	4b19      	ldr	r3, [pc, #100]	@ (8001938 <MX_GPIO_Init+0x8c>)
 80018d4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80018d6:	f003 0310 	and.w	r3, r3, #16
 80018da:	60bb      	str	r3, [r7, #8]
 80018dc:	68bb      	ldr	r3, [r7, #8]
	__HAL_RCC_GPIOA_CLK_ENABLE();
 80018de:	2300      	movs	r3, #0
 80018e0:	607b      	str	r3, [r7, #4]
 80018e2:	4b15      	ldr	r3, [pc, #84]	@ (8001938 <MX_GPIO_Init+0x8c>)
 80018e4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80018e6:	4a14      	ldr	r2, [pc, #80]	@ (8001938 <MX_GPIO_Init+0x8c>)
 80018e8:	f043 0301 	orr.w	r3, r3, #1
 80018ec:	6313      	str	r3, [r2, #48]	@ 0x30
 80018ee:	4b12      	ldr	r3, [pc, #72]	@ (8001938 <MX_GPIO_Init+0x8c>)
 80018f0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80018f2:	f003 0301 	and.w	r3, r3, #1
 80018f6:	607b      	str	r3, [r7, #4]
 80018f8:	687b      	ldr	r3, [r7, #4]
	__HAL_RCC_GPIOB_CLK_ENABLE();
 80018fa:	2300      	movs	r3, #0
 80018fc:	603b      	str	r3, [r7, #0]
 80018fe:	4b0e      	ldr	r3, [pc, #56]	@ (8001938 <MX_GPIO_Init+0x8c>)
 8001900:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001902:	4a0d      	ldr	r2, [pc, #52]	@ (8001938 <MX_GPIO_Init+0x8c>)
 8001904:	f043 0302 	orr.w	r3, r3, #2
 8001908:	6313      	str	r3, [r2, #48]	@ 0x30
 800190a:	4b0b      	ldr	r3, [pc, #44]	@ (8001938 <MX_GPIO_Init+0x8c>)
 800190c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800190e:	f003 0302 	and.w	r3, r3, #2
 8001912:	603b      	str	r3, [r7, #0]
 8001914:	683b      	ldr	r3, [r7, #0]

	/*Configure GPIO pins : PE9 PE10 PE11 */
	GPIO_InitStruct.Pin = GPIO_PIN_9 | GPIO_PIN_10 | GPIO_PIN_11;
 8001916:	f44f 6360 	mov.w	r3, #3584	@ 0xe00
 800191a:	60fb      	str	r3, [r7, #12]
	GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 800191c:	2300      	movs	r3, #0
 800191e:	613b      	str	r3, [r7, #16]
	GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001920:	2300      	movs	r3, #0
 8001922:	617b      	str	r3, [r7, #20]
	HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 8001924:	f107 030c 	add.w	r3, r7, #12
 8001928:	4619      	mov	r1, r3
 800192a:	4804      	ldr	r0, [pc, #16]	@ (800193c <MX_GPIO_Init+0x90>)
 800192c:	f000 fba6 	bl	800207c <HAL_GPIO_Init>

	/* USER CODE BEGIN MX_GPIO_Init_2 */
	/* USER CODE END MX_GPIO_Init_2 */
}
 8001930:	bf00      	nop
 8001932:	3720      	adds	r7, #32
 8001934:	46bd      	mov	sp, r7
 8001936:	bd80      	pop	{r7, pc}
 8001938:	40023800 	.word	0x40023800
 800193c:	40021000 	.word	0x40021000

08001940 <__io_putchar>:

/* USER CODE BEGIN 4 */

int __io_putchar(int ch) {
 8001940:	b480      	push	{r7}
 8001942:	b083      	sub	sp, #12
 8001944:	af00      	add	r7, sp, #0
 8001946:	6078      	str	r0, [r7, #4]
	USART1->DR = (ch & (uint16_t) 0x01FF);
 8001948:	687b      	ldr	r3, [r7, #4]
 800194a:	4a09      	ldr	r2, [pc, #36]	@ (8001970 <__io_putchar+0x30>)
 800194c:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8001950:	6053      	str	r3, [r2, #4]
	while (!(USART1->SR & USART_SR_TXE))
 8001952:	bf00      	nop
 8001954:	4b06      	ldr	r3, [pc, #24]	@ (8001970 <__io_putchar+0x30>)
 8001956:	681b      	ldr	r3, [r3, #0]
 8001958:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800195c:	2b00      	cmp	r3, #0
 800195e:	d0f9      	beq.n	8001954 <__io_putchar+0x14>
		; //espera pelo fim da transmisso do caractere para evitar a segunda transmisso antes da primeira ser concluda
	return ch;
 8001960:	687b      	ldr	r3, [r7, #4]
}
 8001962:	4618      	mov	r0, r3
 8001964:	370c      	adds	r7, #12
 8001966:	46bd      	mov	sp, r7
 8001968:	f85d 7b04 	ldr.w	r7, [sp], #4
 800196c:	4770      	bx	lr
 800196e:	bf00      	nop
 8001970:	40011000 	.word	0x40011000

08001974 <__io_getchar>:
int __io_getchar(void) {
 8001974:	b480      	push	{r7}
 8001976:	af00      	add	r7, sp, #0
	return (uint16_t) (USART1->DR & (uint16_t) 0x01FF);
 8001978:	4b04      	ldr	r3, [pc, #16]	@ (800198c <__io_getchar+0x18>)
 800197a:	685b      	ldr	r3, [r3, #4]
 800197c:	b29b      	uxth	r3, r3
 800197e:	f3c3 0308 	ubfx	r3, r3, #0, #9
}
 8001982:	4618      	mov	r0, r3
 8001984:	46bd      	mov	sp, r7
 8001986:	f85d 7b04 	ldr.w	r7, [sp], #4
 800198a:	4770      	bx	lr
 800198c:	40011000 	.word	0x40011000

08001990 <USART1_IRQHandler>:
//ISR da USART1. Todas as ISR's esto definidas no arquivo startup_stm32.s
void USART1_IRQHandler(void) {
 8001990:	b580      	push	{r7, lr}
 8001992:	af00      	add	r7, sp, #0
	__io_putchar(__io_getchar());
 8001994:	f7ff ffee 	bl	8001974 <__io_getchar>
 8001998:	4603      	mov	r3, r0
 800199a:	4618      	mov	r0, r3
 800199c:	f7ff ffd0 	bl	8001940 <__io_putchar>
}
 80019a0:	bf00      	nop
 80019a2:	bd80      	pop	{r7, pc}

080019a4 <Error_Handler>:

/**
 * @brief  This function is executed in case of error occurrence.
 * @retval None
 */
void Error_Handler(void) {
 80019a4:	b480      	push	{r7}
 80019a6:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting special-purpose register PRIMASK.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 80019a8:	b672      	cpsid	i
}
 80019aa:	bf00      	nop
	/* USER CODE BEGIN Error_Handler_Debug */
	/* User can add his own implementation to report the HAL error return state */
	__disable_irq();
	while (1) {
 80019ac:	bf00      	nop
 80019ae:	e7fd      	b.n	80019ac <Error_Handler+0x8>

080019b0 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 80019b0:	b480      	push	{r7}
 80019b2:	b083      	sub	sp, #12
 80019b4:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 80019b6:	2300      	movs	r3, #0
 80019b8:	607b      	str	r3, [r7, #4]
 80019ba:	4b10      	ldr	r3, [pc, #64]	@ (80019fc <HAL_MspInit+0x4c>)
 80019bc:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80019be:	4a0f      	ldr	r2, [pc, #60]	@ (80019fc <HAL_MspInit+0x4c>)
 80019c0:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 80019c4:	6453      	str	r3, [r2, #68]	@ 0x44
 80019c6:	4b0d      	ldr	r3, [pc, #52]	@ (80019fc <HAL_MspInit+0x4c>)
 80019c8:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80019ca:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 80019ce:	607b      	str	r3, [r7, #4]
 80019d0:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 80019d2:	2300      	movs	r3, #0
 80019d4:	603b      	str	r3, [r7, #0]
 80019d6:	4b09      	ldr	r3, [pc, #36]	@ (80019fc <HAL_MspInit+0x4c>)
 80019d8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80019da:	4a08      	ldr	r2, [pc, #32]	@ (80019fc <HAL_MspInit+0x4c>)
 80019dc:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 80019e0:	6413      	str	r3, [r2, #64]	@ 0x40
 80019e2:	4b06      	ldr	r3, [pc, #24]	@ (80019fc <HAL_MspInit+0x4c>)
 80019e4:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80019e6:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80019ea:	603b      	str	r3, [r7, #0]
 80019ec:	683b      	ldr	r3, [r7, #0]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 80019ee:	bf00      	nop
 80019f0:	370c      	adds	r7, #12
 80019f2:	46bd      	mov	sp, r7
 80019f4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80019f8:	4770      	bx	lr
 80019fa:	bf00      	nop
 80019fc:	40023800 	.word	0x40023800

08001a00 <HAL_I2C_MspInit>:
* This function configures the hardware resources used in this example
* @param hi2c: I2C handle pointer
* @retval None
*/
void HAL_I2C_MspInit(I2C_HandleTypeDef* hi2c)
{
 8001a00:	b580      	push	{r7, lr}
 8001a02:	b08a      	sub	sp, #40	@ 0x28
 8001a04:	af00      	add	r7, sp, #0
 8001a06:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001a08:	f107 0314 	add.w	r3, r7, #20
 8001a0c:	2200      	movs	r2, #0
 8001a0e:	601a      	str	r2, [r3, #0]
 8001a10:	605a      	str	r2, [r3, #4]
 8001a12:	609a      	str	r2, [r3, #8]
 8001a14:	60da      	str	r2, [r3, #12]
 8001a16:	611a      	str	r2, [r3, #16]
  if(hi2c->Instance==I2C1)
 8001a18:	687b      	ldr	r3, [r7, #4]
 8001a1a:	681b      	ldr	r3, [r3, #0]
 8001a1c:	4a19      	ldr	r2, [pc, #100]	@ (8001a84 <HAL_I2C_MspInit+0x84>)
 8001a1e:	4293      	cmp	r3, r2
 8001a20:	d12c      	bne.n	8001a7c <HAL_I2C_MspInit+0x7c>
  {
  /* USER CODE BEGIN I2C1_MspInit 0 */

  /* USER CODE END I2C1_MspInit 0 */

    __HAL_RCC_GPIOB_CLK_ENABLE();
 8001a22:	2300      	movs	r3, #0
 8001a24:	613b      	str	r3, [r7, #16]
 8001a26:	4b18      	ldr	r3, [pc, #96]	@ (8001a88 <HAL_I2C_MspInit+0x88>)
 8001a28:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001a2a:	4a17      	ldr	r2, [pc, #92]	@ (8001a88 <HAL_I2C_MspInit+0x88>)
 8001a2c:	f043 0302 	orr.w	r3, r3, #2
 8001a30:	6313      	str	r3, [r2, #48]	@ 0x30
 8001a32:	4b15      	ldr	r3, [pc, #84]	@ (8001a88 <HAL_I2C_MspInit+0x88>)
 8001a34:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001a36:	f003 0302 	and.w	r3, r3, #2
 8001a3a:	613b      	str	r3, [r7, #16]
 8001a3c:	693b      	ldr	r3, [r7, #16]
    /**I2C1 GPIO Configuration
    PB6     ------> I2C1_SCL
    PB9     ------> I2C1_SDA
    */
    GPIO_InitStruct.Pin = GPIO_PIN_6|GPIO_PIN_9;
 8001a3e:	f44f 7310 	mov.w	r3, #576	@ 0x240
 8001a42:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 8001a44:	2312      	movs	r3, #18
 8001a46:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001a48:	2300      	movs	r3, #0
 8001a4a:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001a4c:	2303      	movs	r3, #3
 8001a4e:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C1;
 8001a50:	2304      	movs	r3, #4
 8001a52:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001a54:	f107 0314 	add.w	r3, r7, #20
 8001a58:	4619      	mov	r1, r3
 8001a5a:	480c      	ldr	r0, [pc, #48]	@ (8001a8c <HAL_I2C_MspInit+0x8c>)
 8001a5c:	f000 fb0e 	bl	800207c <HAL_GPIO_Init>

    /* Peripheral clock enable */
    __HAL_RCC_I2C1_CLK_ENABLE();
 8001a60:	2300      	movs	r3, #0
 8001a62:	60fb      	str	r3, [r7, #12]
 8001a64:	4b08      	ldr	r3, [pc, #32]	@ (8001a88 <HAL_I2C_MspInit+0x88>)
 8001a66:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001a68:	4a07      	ldr	r2, [pc, #28]	@ (8001a88 <HAL_I2C_MspInit+0x88>)
 8001a6a:	f443 1300 	orr.w	r3, r3, #2097152	@ 0x200000
 8001a6e:	6413      	str	r3, [r2, #64]	@ 0x40
 8001a70:	4b05      	ldr	r3, [pc, #20]	@ (8001a88 <HAL_I2C_MspInit+0x88>)
 8001a72:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001a74:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8001a78:	60fb      	str	r3, [r7, #12]
 8001a7a:	68fb      	ldr	r3, [r7, #12]

  /* USER CODE END I2C1_MspInit 1 */

  }

}
 8001a7c:	bf00      	nop
 8001a7e:	3728      	adds	r7, #40	@ 0x28
 8001a80:	46bd      	mov	sp, r7
 8001a82:	bd80      	pop	{r7, pc}
 8001a84:	40005400 	.word	0x40005400
 8001a88:	40023800 	.word	0x40023800
 8001a8c:	40020400 	.word	0x40020400

08001a90 <HAL_UART_MspInit>:
* This function configures the hardware resources used in this example
* @param huart: UART handle pointer
* @retval None
*/
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 8001a90:	b580      	push	{r7, lr}
 8001a92:	b08a      	sub	sp, #40	@ 0x28
 8001a94:	af00      	add	r7, sp, #0
 8001a96:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001a98:	f107 0314 	add.w	r3, r7, #20
 8001a9c:	2200      	movs	r2, #0
 8001a9e:	601a      	str	r2, [r3, #0]
 8001aa0:	605a      	str	r2, [r3, #4]
 8001aa2:	609a      	str	r2, [r3, #8]
 8001aa4:	60da      	str	r2, [r3, #12]
 8001aa6:	611a      	str	r2, [r3, #16]
  if(huart->Instance==USART1)
 8001aa8:	687b      	ldr	r3, [r7, #4]
 8001aaa:	681b      	ldr	r3, [r3, #0]
 8001aac:	4a19      	ldr	r2, [pc, #100]	@ (8001b14 <HAL_UART_MspInit+0x84>)
 8001aae:	4293      	cmp	r3, r2
 8001ab0:	d12c      	bne.n	8001b0c <HAL_UART_MspInit+0x7c>
  {
  /* USER CODE BEGIN USART1_MspInit 0 */

  /* USER CODE END USART1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_USART1_CLK_ENABLE();
 8001ab2:	2300      	movs	r3, #0
 8001ab4:	613b      	str	r3, [r7, #16]
 8001ab6:	4b18      	ldr	r3, [pc, #96]	@ (8001b18 <HAL_UART_MspInit+0x88>)
 8001ab8:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8001aba:	4a17      	ldr	r2, [pc, #92]	@ (8001b18 <HAL_UART_MspInit+0x88>)
 8001abc:	f043 0310 	orr.w	r3, r3, #16
 8001ac0:	6453      	str	r3, [r2, #68]	@ 0x44
 8001ac2:	4b15      	ldr	r3, [pc, #84]	@ (8001b18 <HAL_UART_MspInit+0x88>)
 8001ac4:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8001ac6:	f003 0310 	and.w	r3, r3, #16
 8001aca:	613b      	str	r3, [r7, #16]
 8001acc:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8001ace:	2300      	movs	r3, #0
 8001ad0:	60fb      	str	r3, [r7, #12]
 8001ad2:	4b11      	ldr	r3, [pc, #68]	@ (8001b18 <HAL_UART_MspInit+0x88>)
 8001ad4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001ad6:	4a10      	ldr	r2, [pc, #64]	@ (8001b18 <HAL_UART_MspInit+0x88>)
 8001ad8:	f043 0301 	orr.w	r3, r3, #1
 8001adc:	6313      	str	r3, [r2, #48]	@ 0x30
 8001ade:	4b0e      	ldr	r3, [pc, #56]	@ (8001b18 <HAL_UART_MspInit+0x88>)
 8001ae0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001ae2:	f003 0301 	and.w	r3, r3, #1
 8001ae6:	60fb      	str	r3, [r7, #12]
 8001ae8:	68fb      	ldr	r3, [r7, #12]
    /**USART1 GPIO Configuration
    PA9     ------> USART1_TX
    PA10     ------> USART1_RX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_9|GPIO_PIN_10;
 8001aea:	f44f 63c0 	mov.w	r3, #1536	@ 0x600
 8001aee:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001af0:	2302      	movs	r3, #2
 8001af2:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001af4:	2300      	movs	r3, #0
 8001af6:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001af8:	2303      	movs	r3, #3
 8001afa:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF7_USART1;
 8001afc:	2307      	movs	r3, #7
 8001afe:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001b00:	f107 0314 	add.w	r3, r7, #20
 8001b04:	4619      	mov	r1, r3
 8001b06:	4805      	ldr	r0, [pc, #20]	@ (8001b1c <HAL_UART_MspInit+0x8c>)
 8001b08:	f000 fab8 	bl	800207c <HAL_GPIO_Init>

  /* USER CODE END USART1_MspInit 1 */

  }

}
 8001b0c:	bf00      	nop
 8001b0e:	3728      	adds	r7, #40	@ 0x28
 8001b10:	46bd      	mov	sp, r7
 8001b12:	bd80      	pop	{r7, pc}
 8001b14:	40011000 	.word	0x40011000
 8001b18:	40023800 	.word	0x40023800
 8001b1c:	40020000 	.word	0x40020000

08001b20 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8001b20:	b480      	push	{r7}
 8001b22:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 8001b24:	bf00      	nop
 8001b26:	e7fd      	b.n	8001b24 <NMI_Handler+0x4>

08001b28 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8001b28:	b480      	push	{r7}
 8001b2a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8001b2c:	bf00      	nop
 8001b2e:	e7fd      	b.n	8001b2c <HardFault_Handler+0x4>

08001b30 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8001b30:	b480      	push	{r7}
 8001b32:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8001b34:	bf00      	nop
 8001b36:	e7fd      	b.n	8001b34 <MemManage_Handler+0x4>

08001b38 <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8001b38:	b480      	push	{r7}
 8001b3a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8001b3c:	bf00      	nop
 8001b3e:	e7fd      	b.n	8001b3c <BusFault_Handler+0x4>

08001b40 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8001b40:	b480      	push	{r7}
 8001b42:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8001b44:	bf00      	nop
 8001b46:	e7fd      	b.n	8001b44 <UsageFault_Handler+0x4>

08001b48 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8001b48:	b480      	push	{r7}
 8001b4a:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8001b4c:	bf00      	nop
 8001b4e:	46bd      	mov	sp, r7
 8001b50:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001b54:	4770      	bx	lr

08001b56 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8001b56:	b480      	push	{r7}
 8001b58:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8001b5a:	bf00      	nop
 8001b5c:	46bd      	mov	sp, r7
 8001b5e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001b62:	4770      	bx	lr

08001b64 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8001b64:	b480      	push	{r7}
 8001b66:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8001b68:	bf00      	nop
 8001b6a:	46bd      	mov	sp, r7
 8001b6c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001b70:	4770      	bx	lr

08001b72 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8001b72:	b580      	push	{r7, lr}
 8001b74:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8001b76:	f000 f957 	bl	8001e28 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8001b7a:	bf00      	nop
 8001b7c:	bd80      	pop	{r7, pc}

08001b7e <_getpid>:
void initialise_monitor_handles()
{
}

int _getpid(void)
{
 8001b7e:	b480      	push	{r7}
 8001b80:	af00      	add	r7, sp, #0
  return 1;
 8001b82:	2301      	movs	r3, #1
}
 8001b84:	4618      	mov	r0, r3
 8001b86:	46bd      	mov	sp, r7
 8001b88:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001b8c:	4770      	bx	lr

08001b8e <_kill>:

int _kill(int pid, int sig)
{
 8001b8e:	b580      	push	{r7, lr}
 8001b90:	b082      	sub	sp, #8
 8001b92:	af00      	add	r7, sp, #0
 8001b94:	6078      	str	r0, [r7, #4]
 8001b96:	6039      	str	r1, [r7, #0]
  (void)pid;
  (void)sig;
  errno = EINVAL;
 8001b98:	f003 fc72 	bl	8005480 <__errno>
 8001b9c:	4603      	mov	r3, r0
 8001b9e:	2216      	movs	r2, #22
 8001ba0:	601a      	str	r2, [r3, #0]
  return -1;
 8001ba2:	f04f 33ff 	mov.w	r3, #4294967295
}
 8001ba6:	4618      	mov	r0, r3
 8001ba8:	3708      	adds	r7, #8
 8001baa:	46bd      	mov	sp, r7
 8001bac:	bd80      	pop	{r7, pc}

08001bae <_exit>:

void _exit (int status)
{
 8001bae:	b580      	push	{r7, lr}
 8001bb0:	b082      	sub	sp, #8
 8001bb2:	af00      	add	r7, sp, #0
 8001bb4:	6078      	str	r0, [r7, #4]
  _kill(status, -1);
 8001bb6:	f04f 31ff 	mov.w	r1, #4294967295
 8001bba:	6878      	ldr	r0, [r7, #4]
 8001bbc:	f7ff ffe7 	bl	8001b8e <_kill>
  while (1) {}    /* Make sure we hang here */
 8001bc0:	bf00      	nop
 8001bc2:	e7fd      	b.n	8001bc0 <_exit+0x12>

08001bc4 <_read>:
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 8001bc4:	b580      	push	{r7, lr}
 8001bc6:	b086      	sub	sp, #24
 8001bc8:	af00      	add	r7, sp, #0
 8001bca:	60f8      	str	r0, [r7, #12]
 8001bcc:	60b9      	str	r1, [r7, #8]
 8001bce:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8001bd0:	2300      	movs	r3, #0
 8001bd2:	617b      	str	r3, [r7, #20]
 8001bd4:	e00a      	b.n	8001bec <_read+0x28>
  {
    *ptr++ = __io_getchar();
 8001bd6:	f7ff fecd 	bl	8001974 <__io_getchar>
 8001bda:	4601      	mov	r1, r0
 8001bdc:	68bb      	ldr	r3, [r7, #8]
 8001bde:	1c5a      	adds	r2, r3, #1
 8001be0:	60ba      	str	r2, [r7, #8]
 8001be2:	b2ca      	uxtb	r2, r1
 8001be4:	701a      	strb	r2, [r3, #0]
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8001be6:	697b      	ldr	r3, [r7, #20]
 8001be8:	3301      	adds	r3, #1
 8001bea:	617b      	str	r3, [r7, #20]
 8001bec:	697a      	ldr	r2, [r7, #20]
 8001bee:	687b      	ldr	r3, [r7, #4]
 8001bf0:	429a      	cmp	r2, r3
 8001bf2:	dbf0      	blt.n	8001bd6 <_read+0x12>
  }

  return len;
 8001bf4:	687b      	ldr	r3, [r7, #4]
}
 8001bf6:	4618      	mov	r0, r3
 8001bf8:	3718      	adds	r7, #24
 8001bfa:	46bd      	mov	sp, r7
 8001bfc:	bd80      	pop	{r7, pc}

08001bfe <_write>:

__attribute__((weak)) int _write(int file, char *ptr, int len)
{
 8001bfe:	b580      	push	{r7, lr}
 8001c00:	b086      	sub	sp, #24
 8001c02:	af00      	add	r7, sp, #0
 8001c04:	60f8      	str	r0, [r7, #12]
 8001c06:	60b9      	str	r1, [r7, #8]
 8001c08:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8001c0a:	2300      	movs	r3, #0
 8001c0c:	617b      	str	r3, [r7, #20]
 8001c0e:	e009      	b.n	8001c24 <_write+0x26>
  {
    __io_putchar(*ptr++);
 8001c10:	68bb      	ldr	r3, [r7, #8]
 8001c12:	1c5a      	adds	r2, r3, #1
 8001c14:	60ba      	str	r2, [r7, #8]
 8001c16:	781b      	ldrb	r3, [r3, #0]
 8001c18:	4618      	mov	r0, r3
 8001c1a:	f7ff fe91 	bl	8001940 <__io_putchar>
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8001c1e:	697b      	ldr	r3, [r7, #20]
 8001c20:	3301      	adds	r3, #1
 8001c22:	617b      	str	r3, [r7, #20]
 8001c24:	697a      	ldr	r2, [r7, #20]
 8001c26:	687b      	ldr	r3, [r7, #4]
 8001c28:	429a      	cmp	r2, r3
 8001c2a:	dbf1      	blt.n	8001c10 <_write+0x12>
  }
  return len;
 8001c2c:	687b      	ldr	r3, [r7, #4]
}
 8001c2e:	4618      	mov	r0, r3
 8001c30:	3718      	adds	r7, #24
 8001c32:	46bd      	mov	sp, r7
 8001c34:	bd80      	pop	{r7, pc}

08001c36 <_close>:

int _close(int file)
{
 8001c36:	b480      	push	{r7}
 8001c38:	b083      	sub	sp, #12
 8001c3a:	af00      	add	r7, sp, #0
 8001c3c:	6078      	str	r0, [r7, #4]
  (void)file;
  return -1;
 8001c3e:	f04f 33ff 	mov.w	r3, #4294967295
}
 8001c42:	4618      	mov	r0, r3
 8001c44:	370c      	adds	r7, #12
 8001c46:	46bd      	mov	sp, r7
 8001c48:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001c4c:	4770      	bx	lr

08001c4e <_fstat>:


int _fstat(int file, struct stat *st)
{
 8001c4e:	b480      	push	{r7}
 8001c50:	b083      	sub	sp, #12
 8001c52:	af00      	add	r7, sp, #0
 8001c54:	6078      	str	r0, [r7, #4]
 8001c56:	6039      	str	r1, [r7, #0]
  (void)file;
  st->st_mode = S_IFCHR;
 8001c58:	683b      	ldr	r3, [r7, #0]
 8001c5a:	f44f 5200 	mov.w	r2, #8192	@ 0x2000
 8001c5e:	605a      	str	r2, [r3, #4]
  return 0;
 8001c60:	2300      	movs	r3, #0
}
 8001c62:	4618      	mov	r0, r3
 8001c64:	370c      	adds	r7, #12
 8001c66:	46bd      	mov	sp, r7
 8001c68:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001c6c:	4770      	bx	lr

08001c6e <_isatty>:

int _isatty(int file)
{
 8001c6e:	b480      	push	{r7}
 8001c70:	b083      	sub	sp, #12
 8001c72:	af00      	add	r7, sp, #0
 8001c74:	6078      	str	r0, [r7, #4]
  (void)file;
  return 1;
 8001c76:	2301      	movs	r3, #1
}
 8001c78:	4618      	mov	r0, r3
 8001c7a:	370c      	adds	r7, #12
 8001c7c:	46bd      	mov	sp, r7
 8001c7e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001c82:	4770      	bx	lr

08001c84 <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 8001c84:	b480      	push	{r7}
 8001c86:	b085      	sub	sp, #20
 8001c88:	af00      	add	r7, sp, #0
 8001c8a:	60f8      	str	r0, [r7, #12]
 8001c8c:	60b9      	str	r1, [r7, #8]
 8001c8e:	607a      	str	r2, [r7, #4]
  (void)file;
  (void)ptr;
  (void)dir;
  return 0;
 8001c90:	2300      	movs	r3, #0
}
 8001c92:	4618      	mov	r0, r3
 8001c94:	3714      	adds	r7, #20
 8001c96:	46bd      	mov	sp, r7
 8001c98:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001c9c:	4770      	bx	lr
	...

08001ca0 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8001ca0:	b580      	push	{r7, lr}
 8001ca2:	b086      	sub	sp, #24
 8001ca4:	af00      	add	r7, sp, #0
 8001ca6:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8001ca8:	4a14      	ldr	r2, [pc, #80]	@ (8001cfc <_sbrk+0x5c>)
 8001caa:	4b15      	ldr	r3, [pc, #84]	@ (8001d00 <_sbrk+0x60>)
 8001cac:	1ad3      	subs	r3, r2, r3
 8001cae:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8001cb0:	697b      	ldr	r3, [r7, #20]
 8001cb2:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8001cb4:	4b13      	ldr	r3, [pc, #76]	@ (8001d04 <_sbrk+0x64>)
 8001cb6:	681b      	ldr	r3, [r3, #0]
 8001cb8:	2b00      	cmp	r3, #0
 8001cba:	d102      	bne.n	8001cc2 <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8001cbc:	4b11      	ldr	r3, [pc, #68]	@ (8001d04 <_sbrk+0x64>)
 8001cbe:	4a12      	ldr	r2, [pc, #72]	@ (8001d08 <_sbrk+0x68>)
 8001cc0:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 8001cc2:	4b10      	ldr	r3, [pc, #64]	@ (8001d04 <_sbrk+0x64>)
 8001cc4:	681a      	ldr	r2, [r3, #0]
 8001cc6:	687b      	ldr	r3, [r7, #4]
 8001cc8:	4413      	add	r3, r2
 8001cca:	693a      	ldr	r2, [r7, #16]
 8001ccc:	429a      	cmp	r2, r3
 8001cce:	d207      	bcs.n	8001ce0 <_sbrk+0x40>
  {
    errno = ENOMEM;
 8001cd0:	f003 fbd6 	bl	8005480 <__errno>
 8001cd4:	4603      	mov	r3, r0
 8001cd6:	220c      	movs	r2, #12
 8001cd8:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 8001cda:	f04f 33ff 	mov.w	r3, #4294967295
 8001cde:	e009      	b.n	8001cf4 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8001ce0:	4b08      	ldr	r3, [pc, #32]	@ (8001d04 <_sbrk+0x64>)
 8001ce2:	681b      	ldr	r3, [r3, #0]
 8001ce4:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 8001ce6:	4b07      	ldr	r3, [pc, #28]	@ (8001d04 <_sbrk+0x64>)
 8001ce8:	681a      	ldr	r2, [r3, #0]
 8001cea:	687b      	ldr	r3, [r7, #4]
 8001cec:	4413      	add	r3, r2
 8001cee:	4a05      	ldr	r2, [pc, #20]	@ (8001d04 <_sbrk+0x64>)
 8001cf0:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 8001cf2:	68fb      	ldr	r3, [r7, #12]
}
 8001cf4:	4618      	mov	r0, r3
 8001cf6:	3718      	adds	r7, #24
 8001cf8:	46bd      	mov	sp, r7
 8001cfa:	bd80      	pop	{r7, pc}
 8001cfc:	20020000 	.word	0x20020000
 8001d00:	00000400 	.word	0x00000400
 8001d04:	200002c4 	.word	0x200002c4
 8001d08:	20000820 	.word	0x20000820

08001d0c <SystemInit>:
  *         configuration.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 8001d0c:	b480      	push	{r7}
 8001d0e:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 8001d10:	4b06      	ldr	r3, [pc, #24]	@ (8001d2c <SystemInit+0x20>)
 8001d12:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8001d16:	4a05      	ldr	r2, [pc, #20]	@ (8001d2c <SystemInit+0x20>)
 8001d18:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 8001d1c:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8001d20:	bf00      	nop
 8001d22:	46bd      	mov	sp, r7
 8001d24:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001d28:	4770      	bx	lr
 8001d2a:	bf00      	nop
 8001d2c:	e000ed00 	.word	0xe000ed00

08001d30 <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
  ldr   sp, =_estack     /* set stack pointer */
 8001d30:	f8df d034 	ldr.w	sp, [pc, #52]	@ 8001d68 <LoopFillZerobss+0xe>
  
/* Call the clock system initialization function.*/
  bl  SystemInit  
 8001d34:	f7ff ffea 	bl	8001d0c <SystemInit>

/* Copy the data segment initializers from flash to SRAM */  
  ldr r0, =_sdata
 8001d38:	480c      	ldr	r0, [pc, #48]	@ (8001d6c <LoopFillZerobss+0x12>)
  ldr r1, =_edata
 8001d3a:	490d      	ldr	r1, [pc, #52]	@ (8001d70 <LoopFillZerobss+0x16>)
  ldr r2, =_sidata
 8001d3c:	4a0d      	ldr	r2, [pc, #52]	@ (8001d74 <LoopFillZerobss+0x1a>)
  movs r3, #0
 8001d3e:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8001d40:	e002      	b.n	8001d48 <LoopCopyDataInit>

08001d42 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8001d42:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8001d44:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8001d46:	3304      	adds	r3, #4

08001d48 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8001d48:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8001d4a:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8001d4c:	d3f9      	bcc.n	8001d42 <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8001d4e:	4a0a      	ldr	r2, [pc, #40]	@ (8001d78 <LoopFillZerobss+0x1e>)
  ldr r4, =_ebss
 8001d50:	4c0a      	ldr	r4, [pc, #40]	@ (8001d7c <LoopFillZerobss+0x22>)
  movs r3, #0
 8001d52:	2300      	movs	r3, #0
  b LoopFillZerobss
 8001d54:	e001      	b.n	8001d5a <LoopFillZerobss>

08001d56 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8001d56:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8001d58:	3204      	adds	r2, #4

08001d5a <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8001d5a:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8001d5c:	d3fb      	bcc.n	8001d56 <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 8001d5e:	f003 fb95 	bl	800548c <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 8001d62:	f7ff fcd7 	bl	8001714 <main>
  bx  lr    
 8001d66:	4770      	bx	lr
  ldr   sp, =_estack     /* set stack pointer */
 8001d68:	20020000 	.word	0x20020000
  ldr r0, =_sdata
 8001d6c:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8001d70:	200001e8 	.word	0x200001e8
  ldr r2, =_sidata
 8001d74:	08009f70 	.word	0x08009f70
  ldr r2, =_sbss
 8001d78:	200001e8 	.word	0x200001e8
  ldr r4, =_ebss
 8001d7c:	20000820 	.word	0x20000820

08001d80 <ADC_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 8001d80:	e7fe      	b.n	8001d80 <ADC_IRQHandler>
	...

08001d84 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8001d84:	b580      	push	{r7, lr}
 8001d86:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch, Instruction cache, Data cache */ 
#if (INSTRUCTION_CACHE_ENABLE != 0U)
  __HAL_FLASH_INSTRUCTION_CACHE_ENABLE();
 8001d88:	4b0e      	ldr	r3, [pc, #56]	@ (8001dc4 <HAL_Init+0x40>)
 8001d8a:	681b      	ldr	r3, [r3, #0]
 8001d8c:	4a0d      	ldr	r2, [pc, #52]	@ (8001dc4 <HAL_Init+0x40>)
 8001d8e:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 8001d92:	6013      	str	r3, [r2, #0]
#endif /* INSTRUCTION_CACHE_ENABLE */

#if (DATA_CACHE_ENABLE != 0U)
  __HAL_FLASH_DATA_CACHE_ENABLE();
 8001d94:	4b0b      	ldr	r3, [pc, #44]	@ (8001dc4 <HAL_Init+0x40>)
 8001d96:	681b      	ldr	r3, [r3, #0]
 8001d98:	4a0a      	ldr	r2, [pc, #40]	@ (8001dc4 <HAL_Init+0x40>)
 8001d9a:	f443 6380 	orr.w	r3, r3, #1024	@ 0x400
 8001d9e:	6013      	str	r3, [r2, #0]
#endif /* DATA_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8001da0:	4b08      	ldr	r3, [pc, #32]	@ (8001dc4 <HAL_Init+0x40>)
 8001da2:	681b      	ldr	r3, [r3, #0]
 8001da4:	4a07      	ldr	r2, [pc, #28]	@ (8001dc4 <HAL_Init+0x40>)
 8001da6:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8001daa:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8001dac:	2003      	movs	r0, #3
 8001dae:	f000 f931 	bl	8002014 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 8001db2:	200f      	movs	r0, #15
 8001db4:	f000 f808 	bl	8001dc8 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 8001db8:	f7ff fdfa 	bl	80019b0 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8001dbc:	2300      	movs	r3, #0
}
 8001dbe:	4618      	mov	r0, r3
 8001dc0:	bd80      	pop	{r7, pc}
 8001dc2:	bf00      	nop
 8001dc4:	40023c00 	.word	0x40023c00

08001dc8 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8001dc8:	b580      	push	{r7, lr}
 8001dca:	b082      	sub	sp, #8
 8001dcc:	af00      	add	r7, sp, #0
 8001dce:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 8001dd0:	4b12      	ldr	r3, [pc, #72]	@ (8001e1c <HAL_InitTick+0x54>)
 8001dd2:	681a      	ldr	r2, [r3, #0]
 8001dd4:	4b12      	ldr	r3, [pc, #72]	@ (8001e20 <HAL_InitTick+0x58>)
 8001dd6:	781b      	ldrb	r3, [r3, #0]
 8001dd8:	4619      	mov	r1, r3
 8001dda:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 8001dde:	fbb3 f3f1 	udiv	r3, r3, r1
 8001de2:	fbb2 f3f3 	udiv	r3, r2, r3
 8001de6:	4618      	mov	r0, r3
 8001de8:	f000 f93b 	bl	8002062 <HAL_SYSTICK_Config>
 8001dec:	4603      	mov	r3, r0
 8001dee:	2b00      	cmp	r3, #0
 8001df0:	d001      	beq.n	8001df6 <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 8001df2:	2301      	movs	r3, #1
 8001df4:	e00e      	b.n	8001e14 <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8001df6:	687b      	ldr	r3, [r7, #4]
 8001df8:	2b0f      	cmp	r3, #15
 8001dfa:	d80a      	bhi.n	8001e12 <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8001dfc:	2200      	movs	r2, #0
 8001dfe:	6879      	ldr	r1, [r7, #4]
 8001e00:	f04f 30ff 	mov.w	r0, #4294967295
 8001e04:	f000 f911 	bl	800202a <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8001e08:	4a06      	ldr	r2, [pc, #24]	@ (8001e24 <HAL_InitTick+0x5c>)
 8001e0a:	687b      	ldr	r3, [r7, #4]
 8001e0c:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 8001e0e:	2300      	movs	r3, #0
 8001e10:	e000      	b.n	8001e14 <HAL_InitTick+0x4c>
    return HAL_ERROR;
 8001e12:	2301      	movs	r3, #1
}
 8001e14:	4618      	mov	r0, r3
 8001e16:	3708      	adds	r7, #8
 8001e18:	46bd      	mov	sp, r7
 8001e1a:	bd80      	pop	{r7, pc}
 8001e1c:	20000000 	.word	0x20000000
 8001e20:	20000008 	.word	0x20000008
 8001e24:	20000004 	.word	0x20000004

08001e28 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other 
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8001e28:	b480      	push	{r7}
 8001e2a:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8001e2c:	4b06      	ldr	r3, [pc, #24]	@ (8001e48 <HAL_IncTick+0x20>)
 8001e2e:	781b      	ldrb	r3, [r3, #0]
 8001e30:	461a      	mov	r2, r3
 8001e32:	4b06      	ldr	r3, [pc, #24]	@ (8001e4c <HAL_IncTick+0x24>)
 8001e34:	681b      	ldr	r3, [r3, #0]
 8001e36:	4413      	add	r3, r2
 8001e38:	4a04      	ldr	r2, [pc, #16]	@ (8001e4c <HAL_IncTick+0x24>)
 8001e3a:	6013      	str	r3, [r2, #0]
}
 8001e3c:	bf00      	nop
 8001e3e:	46bd      	mov	sp, r7
 8001e40:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001e44:	4770      	bx	lr
 8001e46:	bf00      	nop
 8001e48:	20000008 	.word	0x20000008
 8001e4c:	200002c8 	.word	0x200002c8

08001e50 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8001e50:	b480      	push	{r7}
 8001e52:	af00      	add	r7, sp, #0
  return uwTick;
 8001e54:	4b03      	ldr	r3, [pc, #12]	@ (8001e64 <HAL_GetTick+0x14>)
 8001e56:	681b      	ldr	r3, [r3, #0]
}
 8001e58:	4618      	mov	r0, r3
 8001e5a:	46bd      	mov	sp, r7
 8001e5c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001e60:	4770      	bx	lr
 8001e62:	bf00      	nop
 8001e64:	200002c8 	.word	0x200002c8

08001e68 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8001e68:	b580      	push	{r7, lr}
 8001e6a:	b084      	sub	sp, #16
 8001e6c:	af00      	add	r7, sp, #0
 8001e6e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8001e70:	f7ff ffee 	bl	8001e50 <HAL_GetTick>
 8001e74:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 8001e76:	687b      	ldr	r3, [r7, #4]
 8001e78:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 8001e7a:	68fb      	ldr	r3, [r7, #12]
 8001e7c:	f1b3 3fff 	cmp.w	r3, #4294967295
 8001e80:	d005      	beq.n	8001e8e <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 8001e82:	4b0a      	ldr	r3, [pc, #40]	@ (8001eac <HAL_Delay+0x44>)
 8001e84:	781b      	ldrb	r3, [r3, #0]
 8001e86:	461a      	mov	r2, r3
 8001e88:	68fb      	ldr	r3, [r7, #12]
 8001e8a:	4413      	add	r3, r2
 8001e8c:	60fb      	str	r3, [r7, #12]
  }

  while((HAL_GetTick() - tickstart) < wait)
 8001e8e:	bf00      	nop
 8001e90:	f7ff ffde 	bl	8001e50 <HAL_GetTick>
 8001e94:	4602      	mov	r2, r0
 8001e96:	68bb      	ldr	r3, [r7, #8]
 8001e98:	1ad3      	subs	r3, r2, r3
 8001e9a:	68fa      	ldr	r2, [r7, #12]
 8001e9c:	429a      	cmp	r2, r3
 8001e9e:	d8f7      	bhi.n	8001e90 <HAL_Delay+0x28>
  {
  }
}
 8001ea0:	bf00      	nop
 8001ea2:	bf00      	nop
 8001ea4:	3710      	adds	r7, #16
 8001ea6:	46bd      	mov	sp, r7
 8001ea8:	bd80      	pop	{r7, pc}
 8001eaa:	bf00      	nop
 8001eac:	20000008 	.word	0x20000008

08001eb0 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8001eb0:	b480      	push	{r7}
 8001eb2:	b085      	sub	sp, #20
 8001eb4:	af00      	add	r7, sp, #0
 8001eb6:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8001eb8:	687b      	ldr	r3, [r7, #4]
 8001eba:	f003 0307 	and.w	r3, r3, #7
 8001ebe:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8001ec0:	4b0c      	ldr	r3, [pc, #48]	@ (8001ef4 <__NVIC_SetPriorityGrouping+0x44>)
 8001ec2:	68db      	ldr	r3, [r3, #12]
 8001ec4:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8001ec6:	68ba      	ldr	r2, [r7, #8]
 8001ec8:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 8001ecc:	4013      	ands	r3, r2
 8001ece:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8001ed0:	68fb      	ldr	r3, [r7, #12]
 8001ed2:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8001ed4:	68bb      	ldr	r3, [r7, #8]
 8001ed6:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8001ed8:	f043 63bf 	orr.w	r3, r3, #100139008	@ 0x5f80000
 8001edc:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8001ee0:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8001ee2:	4a04      	ldr	r2, [pc, #16]	@ (8001ef4 <__NVIC_SetPriorityGrouping+0x44>)
 8001ee4:	68bb      	ldr	r3, [r7, #8]
 8001ee6:	60d3      	str	r3, [r2, #12]
}
 8001ee8:	bf00      	nop
 8001eea:	3714      	adds	r7, #20
 8001eec:	46bd      	mov	sp, r7
 8001eee:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001ef2:	4770      	bx	lr
 8001ef4:	e000ed00 	.word	0xe000ed00

08001ef8 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8001ef8:	b480      	push	{r7}
 8001efa:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8001efc:	4b04      	ldr	r3, [pc, #16]	@ (8001f10 <__NVIC_GetPriorityGrouping+0x18>)
 8001efe:	68db      	ldr	r3, [r3, #12]
 8001f00:	0a1b      	lsrs	r3, r3, #8
 8001f02:	f003 0307 	and.w	r3, r3, #7
}
 8001f06:	4618      	mov	r0, r3
 8001f08:	46bd      	mov	sp, r7
 8001f0a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001f0e:	4770      	bx	lr
 8001f10:	e000ed00 	.word	0xe000ed00

08001f14 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8001f14:	b480      	push	{r7}
 8001f16:	b083      	sub	sp, #12
 8001f18:	af00      	add	r7, sp, #0
 8001f1a:	4603      	mov	r3, r0
 8001f1c:	6039      	str	r1, [r7, #0]
 8001f1e:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8001f20:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001f24:	2b00      	cmp	r3, #0
 8001f26:	db0a      	blt.n	8001f3e <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8001f28:	683b      	ldr	r3, [r7, #0]
 8001f2a:	b2da      	uxtb	r2, r3
 8001f2c:	490c      	ldr	r1, [pc, #48]	@ (8001f60 <__NVIC_SetPriority+0x4c>)
 8001f2e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001f32:	0112      	lsls	r2, r2, #4
 8001f34:	b2d2      	uxtb	r2, r2
 8001f36:	440b      	add	r3, r1
 8001f38:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8001f3c:	e00a      	b.n	8001f54 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8001f3e:	683b      	ldr	r3, [r7, #0]
 8001f40:	b2da      	uxtb	r2, r3
 8001f42:	4908      	ldr	r1, [pc, #32]	@ (8001f64 <__NVIC_SetPriority+0x50>)
 8001f44:	79fb      	ldrb	r3, [r7, #7]
 8001f46:	f003 030f 	and.w	r3, r3, #15
 8001f4a:	3b04      	subs	r3, #4
 8001f4c:	0112      	lsls	r2, r2, #4
 8001f4e:	b2d2      	uxtb	r2, r2
 8001f50:	440b      	add	r3, r1
 8001f52:	761a      	strb	r2, [r3, #24]
}
 8001f54:	bf00      	nop
 8001f56:	370c      	adds	r7, #12
 8001f58:	46bd      	mov	sp, r7
 8001f5a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001f5e:	4770      	bx	lr
 8001f60:	e000e100 	.word	0xe000e100
 8001f64:	e000ed00 	.word	0xe000ed00

08001f68 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8001f68:	b480      	push	{r7}
 8001f6a:	b089      	sub	sp, #36	@ 0x24
 8001f6c:	af00      	add	r7, sp, #0
 8001f6e:	60f8      	str	r0, [r7, #12]
 8001f70:	60b9      	str	r1, [r7, #8]
 8001f72:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8001f74:	68fb      	ldr	r3, [r7, #12]
 8001f76:	f003 0307 	and.w	r3, r3, #7
 8001f7a:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8001f7c:	69fb      	ldr	r3, [r7, #28]
 8001f7e:	f1c3 0307 	rsb	r3, r3, #7
 8001f82:	2b04      	cmp	r3, #4
 8001f84:	bf28      	it	cs
 8001f86:	2304      	movcs	r3, #4
 8001f88:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8001f8a:	69fb      	ldr	r3, [r7, #28]
 8001f8c:	3304      	adds	r3, #4
 8001f8e:	2b06      	cmp	r3, #6
 8001f90:	d902      	bls.n	8001f98 <NVIC_EncodePriority+0x30>
 8001f92:	69fb      	ldr	r3, [r7, #28]
 8001f94:	3b03      	subs	r3, #3
 8001f96:	e000      	b.n	8001f9a <NVIC_EncodePriority+0x32>
 8001f98:	2300      	movs	r3, #0
 8001f9a:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8001f9c:	f04f 32ff 	mov.w	r2, #4294967295
 8001fa0:	69bb      	ldr	r3, [r7, #24]
 8001fa2:	fa02 f303 	lsl.w	r3, r2, r3
 8001fa6:	43da      	mvns	r2, r3
 8001fa8:	68bb      	ldr	r3, [r7, #8]
 8001faa:	401a      	ands	r2, r3
 8001fac:	697b      	ldr	r3, [r7, #20]
 8001fae:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8001fb0:	f04f 31ff 	mov.w	r1, #4294967295
 8001fb4:	697b      	ldr	r3, [r7, #20]
 8001fb6:	fa01 f303 	lsl.w	r3, r1, r3
 8001fba:	43d9      	mvns	r1, r3
 8001fbc:	687b      	ldr	r3, [r7, #4]
 8001fbe:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8001fc0:	4313      	orrs	r3, r2
         );
}
 8001fc2:	4618      	mov	r0, r3
 8001fc4:	3724      	adds	r7, #36	@ 0x24
 8001fc6:	46bd      	mov	sp, r7
 8001fc8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001fcc:	4770      	bx	lr
	...

08001fd0 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8001fd0:	b580      	push	{r7, lr}
 8001fd2:	b082      	sub	sp, #8
 8001fd4:	af00      	add	r7, sp, #0
 8001fd6:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8001fd8:	687b      	ldr	r3, [r7, #4]
 8001fda:	3b01      	subs	r3, #1
 8001fdc:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 8001fe0:	d301      	bcc.n	8001fe6 <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 8001fe2:	2301      	movs	r3, #1
 8001fe4:	e00f      	b.n	8002006 <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8001fe6:	4a0a      	ldr	r2, [pc, #40]	@ (8002010 <SysTick_Config+0x40>)
 8001fe8:	687b      	ldr	r3, [r7, #4]
 8001fea:	3b01      	subs	r3, #1
 8001fec:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8001fee:	210f      	movs	r1, #15
 8001ff0:	f04f 30ff 	mov.w	r0, #4294967295
 8001ff4:	f7ff ff8e 	bl	8001f14 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8001ff8:	4b05      	ldr	r3, [pc, #20]	@ (8002010 <SysTick_Config+0x40>)
 8001ffa:	2200      	movs	r2, #0
 8001ffc:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8001ffe:	4b04      	ldr	r3, [pc, #16]	@ (8002010 <SysTick_Config+0x40>)
 8002000:	2207      	movs	r2, #7
 8002002:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8002004:	2300      	movs	r3, #0
}
 8002006:	4618      	mov	r0, r3
 8002008:	3708      	adds	r7, #8
 800200a:	46bd      	mov	sp, r7
 800200c:	bd80      	pop	{r7, pc}
 800200e:	bf00      	nop
 8002010:	e000e010 	.word	0xe000e010

08002014 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8002014:	b580      	push	{r7, lr}
 8002016:	b082      	sub	sp, #8
 8002018:	af00      	add	r7, sp, #0
 800201a:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 800201c:	6878      	ldr	r0, [r7, #4]
 800201e:	f7ff ff47 	bl	8001eb0 <__NVIC_SetPriorityGrouping>
}
 8002022:	bf00      	nop
 8002024:	3708      	adds	r7, #8
 8002026:	46bd      	mov	sp, r7
 8002028:	bd80      	pop	{r7, pc}

0800202a <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 800202a:	b580      	push	{r7, lr}
 800202c:	b086      	sub	sp, #24
 800202e:	af00      	add	r7, sp, #0
 8002030:	4603      	mov	r3, r0
 8002032:	60b9      	str	r1, [r7, #8]
 8002034:	607a      	str	r2, [r7, #4]
 8002036:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 8002038:	2300      	movs	r3, #0
 800203a:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 800203c:	f7ff ff5c 	bl	8001ef8 <__NVIC_GetPriorityGrouping>
 8002040:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8002042:	687a      	ldr	r2, [r7, #4]
 8002044:	68b9      	ldr	r1, [r7, #8]
 8002046:	6978      	ldr	r0, [r7, #20]
 8002048:	f7ff ff8e 	bl	8001f68 <NVIC_EncodePriority>
 800204c:	4602      	mov	r2, r0
 800204e:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8002052:	4611      	mov	r1, r2
 8002054:	4618      	mov	r0, r3
 8002056:	f7ff ff5d 	bl	8001f14 <__NVIC_SetPriority>
}
 800205a:	bf00      	nop
 800205c:	3718      	adds	r7, #24
 800205e:	46bd      	mov	sp, r7
 8002060:	bd80      	pop	{r7, pc}

08002062 <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8002062:	b580      	push	{r7, lr}
 8002064:	b082      	sub	sp, #8
 8002066:	af00      	add	r7, sp, #0
 8002068:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 800206a:	6878      	ldr	r0, [r7, #4]
 800206c:	f7ff ffb0 	bl	8001fd0 <SysTick_Config>
 8002070:	4603      	mov	r3, r0
}
 8002072:	4618      	mov	r0, r3
 8002074:	3708      	adds	r7, #8
 8002076:	46bd      	mov	sp, r7
 8002078:	bd80      	pop	{r7, pc}
	...

0800207c <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 800207c:	b480      	push	{r7}
 800207e:	b089      	sub	sp, #36	@ 0x24
 8002080:	af00      	add	r7, sp, #0
 8002082:	6078      	str	r0, [r7, #4]
 8002084:	6039      	str	r1, [r7, #0]
  uint32_t position;
  uint32_t ioposition = 0x00U;
 8002086:	2300      	movs	r3, #0
 8002088:	617b      	str	r3, [r7, #20]
  uint32_t iocurrent = 0x00U;
 800208a:	2300      	movs	r3, #0
 800208c:	613b      	str	r3, [r7, #16]
  uint32_t temp = 0x00U;
 800208e:	2300      	movs	r3, #0
 8002090:	61bb      	str	r3, [r7, #24]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  for(position = 0U; position < GPIO_NUMBER; position++)
 8002092:	2300      	movs	r3, #0
 8002094:	61fb      	str	r3, [r7, #28]
 8002096:	e16b      	b.n	8002370 <HAL_GPIO_Init+0x2f4>
  {
    /* Get the IO position */
    ioposition = 0x01U << position;
 8002098:	2201      	movs	r2, #1
 800209a:	69fb      	ldr	r3, [r7, #28]
 800209c:	fa02 f303 	lsl.w	r3, r2, r3
 80020a0:	617b      	str	r3, [r7, #20]
    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 80020a2:	683b      	ldr	r3, [r7, #0]
 80020a4:	681b      	ldr	r3, [r3, #0]
 80020a6:	697a      	ldr	r2, [r7, #20]
 80020a8:	4013      	ands	r3, r2
 80020aa:	613b      	str	r3, [r7, #16]

    if(iocurrent == ioposition)
 80020ac:	693a      	ldr	r2, [r7, #16]
 80020ae:	697b      	ldr	r3, [r7, #20]
 80020b0:	429a      	cmp	r2, r3
 80020b2:	f040 815a 	bne.w	800236a <HAL_GPIO_Init+0x2ee>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 80020b6:	683b      	ldr	r3, [r7, #0]
 80020b8:	685b      	ldr	r3, [r3, #4]
 80020ba:	f003 0303 	and.w	r3, r3, #3
 80020be:	2b01      	cmp	r3, #1
 80020c0:	d005      	beq.n	80020ce <HAL_GPIO_Init+0x52>
          (GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 80020c2:	683b      	ldr	r3, [r7, #0]
 80020c4:	685b      	ldr	r3, [r3, #4]
 80020c6:	f003 0303 	and.w	r3, r3, #3
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 80020ca:	2b02      	cmp	r3, #2
 80020cc:	d130      	bne.n	8002130 <HAL_GPIO_Init+0xb4>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR; 
 80020ce:	687b      	ldr	r3, [r7, #4]
 80020d0:	689b      	ldr	r3, [r3, #8]
 80020d2:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2U));
 80020d4:	69fb      	ldr	r3, [r7, #28]
 80020d6:	005b      	lsls	r3, r3, #1
 80020d8:	2203      	movs	r2, #3
 80020da:	fa02 f303 	lsl.w	r3, r2, r3
 80020de:	43db      	mvns	r3, r3
 80020e0:	69ba      	ldr	r2, [r7, #24]
 80020e2:	4013      	ands	r3, r2
 80020e4:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2U));
 80020e6:	683b      	ldr	r3, [r7, #0]
 80020e8:	68da      	ldr	r2, [r3, #12]
 80020ea:	69fb      	ldr	r3, [r7, #28]
 80020ec:	005b      	lsls	r3, r3, #1
 80020ee:	fa02 f303 	lsl.w	r3, r2, r3
 80020f2:	69ba      	ldr	r2, [r7, #24]
 80020f4:	4313      	orrs	r3, r2
 80020f6:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 80020f8:	687b      	ldr	r3, [r7, #4]
 80020fa:	69ba      	ldr	r2, [r7, #24]
 80020fc:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 80020fe:	687b      	ldr	r3, [r7, #4]
 8002100:	685b      	ldr	r3, [r3, #4]
 8002102:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 8002104:	2201      	movs	r2, #1
 8002106:	69fb      	ldr	r3, [r7, #28]
 8002108:	fa02 f303 	lsl.w	r3, r2, r3
 800210c:	43db      	mvns	r3, r3
 800210e:	69ba      	ldr	r2, [r7, #24]
 8002110:	4013      	ands	r3, r2
 8002112:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 8002114:	683b      	ldr	r3, [r7, #0]
 8002116:	685b      	ldr	r3, [r3, #4]
 8002118:	091b      	lsrs	r3, r3, #4
 800211a:	f003 0201 	and.w	r2, r3, #1
 800211e:	69fb      	ldr	r3, [r7, #28]
 8002120:	fa02 f303 	lsl.w	r3, r2, r3
 8002124:	69ba      	ldr	r2, [r7, #24]
 8002126:	4313      	orrs	r3, r2
 8002128:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 800212a:	687b      	ldr	r3, [r7, #4]
 800212c:	69ba      	ldr	r2, [r7, #24]
 800212e:	605a      	str	r2, [r3, #4]
       }

      if((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8002130:	683b      	ldr	r3, [r7, #0]
 8002132:	685b      	ldr	r3, [r3, #4]
 8002134:	f003 0303 	and.w	r3, r3, #3
 8002138:	2b03      	cmp	r3, #3
 800213a:	d017      	beq.n	800216c <HAL_GPIO_Init+0xf0>
      {
        /* Check the parameters */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));
        
        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 800213c:	687b      	ldr	r3, [r7, #4]
 800213e:	68db      	ldr	r3, [r3, #12]
 8002140:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2U));
 8002142:	69fb      	ldr	r3, [r7, #28]
 8002144:	005b      	lsls	r3, r3, #1
 8002146:	2203      	movs	r2, #3
 8002148:	fa02 f303 	lsl.w	r3, r2, r3
 800214c:	43db      	mvns	r3, r3
 800214e:	69ba      	ldr	r2, [r7, #24]
 8002150:	4013      	ands	r3, r2
 8002152:	61bb      	str	r3, [r7, #24]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 8002154:	683b      	ldr	r3, [r7, #0]
 8002156:	689a      	ldr	r2, [r3, #8]
 8002158:	69fb      	ldr	r3, [r7, #28]
 800215a:	005b      	lsls	r3, r3, #1
 800215c:	fa02 f303 	lsl.w	r3, r2, r3
 8002160:	69ba      	ldr	r2, [r7, #24]
 8002162:	4313      	orrs	r3, r2
 8002164:	61bb      	str	r3, [r7, #24]
        GPIOx->PUPDR = temp;
 8002166:	687b      	ldr	r3, [r7, #4]
 8002168:	69ba      	ldr	r2, [r7, #24]
 800216a:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 800216c:	683b      	ldr	r3, [r7, #0]
 800216e:	685b      	ldr	r3, [r3, #4]
 8002170:	f003 0303 	and.w	r3, r3, #3
 8002174:	2b02      	cmp	r3, #2
 8002176:	d123      	bne.n	80021c0 <HAL_GPIO_Init+0x144>
      {
        /* Check the Alternate function parameter */
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));
        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 8002178:	69fb      	ldr	r3, [r7, #28]
 800217a:	08da      	lsrs	r2, r3, #3
 800217c:	687b      	ldr	r3, [r7, #4]
 800217e:	3208      	adds	r2, #8
 8002180:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8002184:	61bb      	str	r3, [r7, #24]
        temp &= ~(0xFU << ((uint32_t)(position & 0x07U) * 4U)) ;
 8002186:	69fb      	ldr	r3, [r7, #28]
 8002188:	f003 0307 	and.w	r3, r3, #7
 800218c:	009b      	lsls	r3, r3, #2
 800218e:	220f      	movs	r2, #15
 8002190:	fa02 f303 	lsl.w	r3, r2, r3
 8002194:	43db      	mvns	r3, r3
 8002196:	69ba      	ldr	r2, [r7, #24]
 8002198:	4013      	ands	r3, r2
 800219a:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & 0x07U) * 4U));
 800219c:	683b      	ldr	r3, [r7, #0]
 800219e:	691a      	ldr	r2, [r3, #16]
 80021a0:	69fb      	ldr	r3, [r7, #28]
 80021a2:	f003 0307 	and.w	r3, r3, #7
 80021a6:	009b      	lsls	r3, r3, #2
 80021a8:	fa02 f303 	lsl.w	r3, r2, r3
 80021ac:	69ba      	ldr	r2, [r7, #24]
 80021ae:	4313      	orrs	r3, r2
 80021b0:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3U] = temp;
 80021b2:	69fb      	ldr	r3, [r7, #28]
 80021b4:	08da      	lsrs	r2, r3, #3
 80021b6:	687b      	ldr	r3, [r7, #4]
 80021b8:	3208      	adds	r2, #8
 80021ba:	69b9      	ldr	r1, [r7, #24]
 80021bc:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 80021c0:	687b      	ldr	r3, [r7, #4]
 80021c2:	681b      	ldr	r3, [r3, #0]
 80021c4:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2U));
 80021c6:	69fb      	ldr	r3, [r7, #28]
 80021c8:	005b      	lsls	r3, r3, #1
 80021ca:	2203      	movs	r2, #3
 80021cc:	fa02 f303 	lsl.w	r3, r2, r3
 80021d0:	43db      	mvns	r3, r3
 80021d2:	69ba      	ldr	r2, [r7, #24]
 80021d4:	4013      	ands	r3, r2
 80021d6:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 80021d8:	683b      	ldr	r3, [r7, #0]
 80021da:	685b      	ldr	r3, [r3, #4]
 80021dc:	f003 0203 	and.w	r2, r3, #3
 80021e0:	69fb      	ldr	r3, [r7, #28]
 80021e2:	005b      	lsls	r3, r3, #1
 80021e4:	fa02 f303 	lsl.w	r3, r2, r3
 80021e8:	69ba      	ldr	r2, [r7, #24]
 80021ea:	4313      	orrs	r3, r2
 80021ec:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 80021ee:	687b      	ldr	r3, [r7, #4]
 80021f0:	69ba      	ldr	r2, [r7, #24]
 80021f2:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) != 0x00U)
 80021f4:	683b      	ldr	r3, [r7, #0]
 80021f6:	685b      	ldr	r3, [r3, #4]
 80021f8:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
 80021fc:	2b00      	cmp	r3, #0
 80021fe:	f000 80b4 	beq.w	800236a <HAL_GPIO_Init+0x2ee>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8002202:	2300      	movs	r3, #0
 8002204:	60fb      	str	r3, [r7, #12]
 8002206:	4b60      	ldr	r3, [pc, #384]	@ (8002388 <HAL_GPIO_Init+0x30c>)
 8002208:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800220a:	4a5f      	ldr	r2, [pc, #380]	@ (8002388 <HAL_GPIO_Init+0x30c>)
 800220c:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8002210:	6453      	str	r3, [r2, #68]	@ 0x44
 8002212:	4b5d      	ldr	r3, [pc, #372]	@ (8002388 <HAL_GPIO_Init+0x30c>)
 8002214:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002216:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 800221a:	60fb      	str	r3, [r7, #12]
 800221c:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2U];
 800221e:	4a5b      	ldr	r2, [pc, #364]	@ (800238c <HAL_GPIO_Init+0x310>)
 8002220:	69fb      	ldr	r3, [r7, #28]
 8002222:	089b      	lsrs	r3, r3, #2
 8002224:	3302      	adds	r3, #2
 8002226:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800222a:	61bb      	str	r3, [r7, #24]
        temp &= ~(0x0FU << (4U * (position & 0x03U)));
 800222c:	69fb      	ldr	r3, [r7, #28]
 800222e:	f003 0303 	and.w	r3, r3, #3
 8002232:	009b      	lsls	r3, r3, #2
 8002234:	220f      	movs	r2, #15
 8002236:	fa02 f303 	lsl.w	r3, r2, r3
 800223a:	43db      	mvns	r3, r3
 800223c:	69ba      	ldr	r2, [r7, #24]
 800223e:	4013      	ands	r3, r2
 8002240:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 8002242:	687b      	ldr	r3, [r7, #4]
 8002244:	4a52      	ldr	r2, [pc, #328]	@ (8002390 <HAL_GPIO_Init+0x314>)
 8002246:	4293      	cmp	r3, r2
 8002248:	d02b      	beq.n	80022a2 <HAL_GPIO_Init+0x226>
 800224a:	687b      	ldr	r3, [r7, #4]
 800224c:	4a51      	ldr	r2, [pc, #324]	@ (8002394 <HAL_GPIO_Init+0x318>)
 800224e:	4293      	cmp	r3, r2
 8002250:	d025      	beq.n	800229e <HAL_GPIO_Init+0x222>
 8002252:	687b      	ldr	r3, [r7, #4]
 8002254:	4a50      	ldr	r2, [pc, #320]	@ (8002398 <HAL_GPIO_Init+0x31c>)
 8002256:	4293      	cmp	r3, r2
 8002258:	d01f      	beq.n	800229a <HAL_GPIO_Init+0x21e>
 800225a:	687b      	ldr	r3, [r7, #4]
 800225c:	4a4f      	ldr	r2, [pc, #316]	@ (800239c <HAL_GPIO_Init+0x320>)
 800225e:	4293      	cmp	r3, r2
 8002260:	d019      	beq.n	8002296 <HAL_GPIO_Init+0x21a>
 8002262:	687b      	ldr	r3, [r7, #4]
 8002264:	4a4e      	ldr	r2, [pc, #312]	@ (80023a0 <HAL_GPIO_Init+0x324>)
 8002266:	4293      	cmp	r3, r2
 8002268:	d013      	beq.n	8002292 <HAL_GPIO_Init+0x216>
 800226a:	687b      	ldr	r3, [r7, #4]
 800226c:	4a4d      	ldr	r2, [pc, #308]	@ (80023a4 <HAL_GPIO_Init+0x328>)
 800226e:	4293      	cmp	r3, r2
 8002270:	d00d      	beq.n	800228e <HAL_GPIO_Init+0x212>
 8002272:	687b      	ldr	r3, [r7, #4]
 8002274:	4a4c      	ldr	r2, [pc, #304]	@ (80023a8 <HAL_GPIO_Init+0x32c>)
 8002276:	4293      	cmp	r3, r2
 8002278:	d007      	beq.n	800228a <HAL_GPIO_Init+0x20e>
 800227a:	687b      	ldr	r3, [r7, #4]
 800227c:	4a4b      	ldr	r2, [pc, #300]	@ (80023ac <HAL_GPIO_Init+0x330>)
 800227e:	4293      	cmp	r3, r2
 8002280:	d101      	bne.n	8002286 <HAL_GPIO_Init+0x20a>
 8002282:	2307      	movs	r3, #7
 8002284:	e00e      	b.n	80022a4 <HAL_GPIO_Init+0x228>
 8002286:	2308      	movs	r3, #8
 8002288:	e00c      	b.n	80022a4 <HAL_GPIO_Init+0x228>
 800228a:	2306      	movs	r3, #6
 800228c:	e00a      	b.n	80022a4 <HAL_GPIO_Init+0x228>
 800228e:	2305      	movs	r3, #5
 8002290:	e008      	b.n	80022a4 <HAL_GPIO_Init+0x228>
 8002292:	2304      	movs	r3, #4
 8002294:	e006      	b.n	80022a4 <HAL_GPIO_Init+0x228>
 8002296:	2303      	movs	r3, #3
 8002298:	e004      	b.n	80022a4 <HAL_GPIO_Init+0x228>
 800229a:	2302      	movs	r3, #2
 800229c:	e002      	b.n	80022a4 <HAL_GPIO_Init+0x228>
 800229e:	2301      	movs	r3, #1
 80022a0:	e000      	b.n	80022a4 <HAL_GPIO_Init+0x228>
 80022a2:	2300      	movs	r3, #0
 80022a4:	69fa      	ldr	r2, [r7, #28]
 80022a6:	f002 0203 	and.w	r2, r2, #3
 80022aa:	0092      	lsls	r2, r2, #2
 80022ac:	4093      	lsls	r3, r2
 80022ae:	69ba      	ldr	r2, [r7, #24]
 80022b0:	4313      	orrs	r3, r2
 80022b2:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2U] = temp;
 80022b4:	4935      	ldr	r1, [pc, #212]	@ (800238c <HAL_GPIO_Init+0x310>)
 80022b6:	69fb      	ldr	r3, [r7, #28]
 80022b8:	089b      	lsrs	r3, r3, #2
 80022ba:	3302      	adds	r3, #2
 80022bc:	69ba      	ldr	r2, [r7, #24]
 80022be:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 80022c2:	4b3b      	ldr	r3, [pc, #236]	@ (80023b0 <HAL_GPIO_Init+0x334>)
 80022c4:	689b      	ldr	r3, [r3, #8]
 80022c6:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 80022c8:	693b      	ldr	r3, [r7, #16]
 80022ca:	43db      	mvns	r3, r3
 80022cc:	69ba      	ldr	r2, [r7, #24]
 80022ce:	4013      	ands	r3, r2
 80022d0:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 80022d2:	683b      	ldr	r3, [r7, #0]
 80022d4:	685b      	ldr	r3, [r3, #4]
 80022d6:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 80022da:	2b00      	cmp	r3, #0
 80022dc:	d003      	beq.n	80022e6 <HAL_GPIO_Init+0x26a>
        {
          temp |= iocurrent;
 80022de:	69ba      	ldr	r2, [r7, #24]
 80022e0:	693b      	ldr	r3, [r7, #16]
 80022e2:	4313      	orrs	r3, r2
 80022e4:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR = temp;
 80022e6:	4a32      	ldr	r2, [pc, #200]	@ (80023b0 <HAL_GPIO_Init+0x334>)
 80022e8:	69bb      	ldr	r3, [r7, #24]
 80022ea:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 80022ec:	4b30      	ldr	r3, [pc, #192]	@ (80023b0 <HAL_GPIO_Init+0x334>)
 80022ee:	68db      	ldr	r3, [r3, #12]
 80022f0:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 80022f2:	693b      	ldr	r3, [r7, #16]
 80022f4:	43db      	mvns	r3, r3
 80022f6:	69ba      	ldr	r2, [r7, #24]
 80022f8:	4013      	ands	r3, r2
 80022fa:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 80022fc:	683b      	ldr	r3, [r7, #0]
 80022fe:	685b      	ldr	r3, [r3, #4]
 8002300:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8002304:	2b00      	cmp	r3, #0
 8002306:	d003      	beq.n	8002310 <HAL_GPIO_Init+0x294>
        {
          temp |= iocurrent;
 8002308:	69ba      	ldr	r2, [r7, #24]
 800230a:	693b      	ldr	r3, [r7, #16]
 800230c:	4313      	orrs	r3, r2
 800230e:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR = temp;
 8002310:	4a27      	ldr	r2, [pc, #156]	@ (80023b0 <HAL_GPIO_Init+0x334>)
 8002312:	69bb      	ldr	r3, [r7, #24]
 8002314:	60d3      	str	r3, [r2, #12]

        temp = EXTI->EMR;
 8002316:	4b26      	ldr	r3, [pc, #152]	@ (80023b0 <HAL_GPIO_Init+0x334>)
 8002318:	685b      	ldr	r3, [r3, #4]
 800231a:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 800231c:	693b      	ldr	r3, [r7, #16]
 800231e:	43db      	mvns	r3, r3
 8002320:	69ba      	ldr	r2, [r7, #24]
 8002322:	4013      	ands	r3, r2
 8002324:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 8002326:	683b      	ldr	r3, [r7, #0]
 8002328:	685b      	ldr	r3, [r3, #4]
 800232a:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800232e:	2b00      	cmp	r3, #0
 8002330:	d003      	beq.n	800233a <HAL_GPIO_Init+0x2be>
        {
          temp |= iocurrent;
 8002332:	69ba      	ldr	r2, [r7, #24]
 8002334:	693b      	ldr	r3, [r7, #16]
 8002336:	4313      	orrs	r3, r2
 8002338:	61bb      	str	r3, [r7, #24]
        }
        EXTI->EMR = temp;
 800233a:	4a1d      	ldr	r2, [pc, #116]	@ (80023b0 <HAL_GPIO_Init+0x334>)
 800233c:	69bb      	ldr	r3, [r7, #24]
 800233e:	6053      	str	r3, [r2, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 8002340:	4b1b      	ldr	r3, [pc, #108]	@ (80023b0 <HAL_GPIO_Init+0x334>)
 8002342:	681b      	ldr	r3, [r3, #0]
 8002344:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8002346:	693b      	ldr	r3, [r7, #16]
 8002348:	43db      	mvns	r3, r3
 800234a:	69ba      	ldr	r2, [r7, #24]
 800234c:	4013      	ands	r3, r2
 800234e:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 8002350:	683b      	ldr	r3, [r7, #0]
 8002352:	685b      	ldr	r3, [r3, #4]
 8002354:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8002358:	2b00      	cmp	r3, #0
 800235a:	d003      	beq.n	8002364 <HAL_GPIO_Init+0x2e8>
        {
          temp |= iocurrent;
 800235c:	69ba      	ldr	r2, [r7, #24]
 800235e:	693b      	ldr	r3, [r7, #16]
 8002360:	4313      	orrs	r3, r2
 8002362:	61bb      	str	r3, [r7, #24]
        }
        EXTI->IMR = temp;
 8002364:	4a12      	ldr	r2, [pc, #72]	@ (80023b0 <HAL_GPIO_Init+0x334>)
 8002366:	69bb      	ldr	r3, [r7, #24]
 8002368:	6013      	str	r3, [r2, #0]
  for(position = 0U; position < GPIO_NUMBER; position++)
 800236a:	69fb      	ldr	r3, [r7, #28]
 800236c:	3301      	adds	r3, #1
 800236e:	61fb      	str	r3, [r7, #28]
 8002370:	69fb      	ldr	r3, [r7, #28]
 8002372:	2b0f      	cmp	r3, #15
 8002374:	f67f ae90 	bls.w	8002098 <HAL_GPIO_Init+0x1c>
      }
    }
  }
}
 8002378:	bf00      	nop
 800237a:	bf00      	nop
 800237c:	3724      	adds	r7, #36	@ 0x24
 800237e:	46bd      	mov	sp, r7
 8002380:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002384:	4770      	bx	lr
 8002386:	bf00      	nop
 8002388:	40023800 	.word	0x40023800
 800238c:	40013800 	.word	0x40013800
 8002390:	40020000 	.word	0x40020000
 8002394:	40020400 	.word	0x40020400
 8002398:	40020800 	.word	0x40020800
 800239c:	40020c00 	.word	0x40020c00
 80023a0:	40021000 	.word	0x40021000
 80023a4:	40021400 	.word	0x40021400
 80023a8:	40021800 	.word	0x40021800
 80023ac:	40021c00 	.word	0x40021c00
 80023b0:	40013c00 	.word	0x40013c00

080023b4 <HAL_I2C_Init>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Init(I2C_HandleTypeDef *hi2c)
{
 80023b4:	b580      	push	{r7, lr}
 80023b6:	b084      	sub	sp, #16
 80023b8:	af00      	add	r7, sp, #0
 80023ba:	6078      	str	r0, [r7, #4]
  uint32_t freqrange;
  uint32_t pclk1;

  /* Check the I2C handle allocation */
  if (hi2c == NULL)
 80023bc:	687b      	ldr	r3, [r7, #4]
 80023be:	2b00      	cmp	r3, #0
 80023c0:	d101      	bne.n	80023c6 <HAL_I2C_Init+0x12>
  {
    return HAL_ERROR;
 80023c2:	2301      	movs	r3, #1
 80023c4:	e12b      	b.n	800261e <HAL_I2C_Init+0x26a>
  assert_param(IS_I2C_DUAL_ADDRESS(hi2c->Init.DualAddressMode));
  assert_param(IS_I2C_OWN_ADDRESS2(hi2c->Init.OwnAddress2));
  assert_param(IS_I2C_GENERAL_CALL(hi2c->Init.GeneralCallMode));
  assert_param(IS_I2C_NO_STRETCH(hi2c->Init.NoStretchMode));

  if (hi2c->State == HAL_I2C_STATE_RESET)
 80023c6:	687b      	ldr	r3, [r7, #4]
 80023c8:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 80023cc:	b2db      	uxtb	r3, r3
 80023ce:	2b00      	cmp	r3, #0
 80023d0:	d106      	bne.n	80023e0 <HAL_I2C_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hi2c->Lock = HAL_UNLOCKED;
 80023d2:	687b      	ldr	r3, [r7, #4]
 80023d4:	2200      	movs	r2, #0
 80023d6:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    hi2c->MspInitCallback(hi2c);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_I2C_MspInit(hi2c);
 80023da:	6878      	ldr	r0, [r7, #4]
 80023dc:	f7ff fb10 	bl	8001a00 <HAL_I2C_MspInit>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }

  hi2c->State = HAL_I2C_STATE_BUSY;
 80023e0:	687b      	ldr	r3, [r7, #4]
 80023e2:	2224      	movs	r2, #36	@ 0x24
 80023e4:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Disable the selected I2C peripheral */
  __HAL_I2C_DISABLE(hi2c);
 80023e8:	687b      	ldr	r3, [r7, #4]
 80023ea:	681b      	ldr	r3, [r3, #0]
 80023ec:	681a      	ldr	r2, [r3, #0]
 80023ee:	687b      	ldr	r3, [r7, #4]
 80023f0:	681b      	ldr	r3, [r3, #0]
 80023f2:	f022 0201 	bic.w	r2, r2, #1
 80023f6:	601a      	str	r2, [r3, #0]

  /*Reset I2C*/
  hi2c->Instance->CR1 |= I2C_CR1_SWRST;
 80023f8:	687b      	ldr	r3, [r7, #4]
 80023fa:	681b      	ldr	r3, [r3, #0]
 80023fc:	681a      	ldr	r2, [r3, #0]
 80023fe:	687b      	ldr	r3, [r7, #4]
 8002400:	681b      	ldr	r3, [r3, #0]
 8002402:	f442 4200 	orr.w	r2, r2, #32768	@ 0x8000
 8002406:	601a      	str	r2, [r3, #0]
  hi2c->Instance->CR1 &= ~I2C_CR1_SWRST;
 8002408:	687b      	ldr	r3, [r7, #4]
 800240a:	681b      	ldr	r3, [r3, #0]
 800240c:	681a      	ldr	r2, [r3, #0]
 800240e:	687b      	ldr	r3, [r7, #4]
 8002410:	681b      	ldr	r3, [r3, #0]
 8002412:	f422 4200 	bic.w	r2, r2, #32768	@ 0x8000
 8002416:	601a      	str	r2, [r3, #0]

  /* Get PCLK1 frequency */
  pclk1 = HAL_RCC_GetPCLK1Freq();
 8002418:	f001 fc20 	bl	8003c5c <HAL_RCC_GetPCLK1Freq>
 800241c:	60f8      	str	r0, [r7, #12]

  /* Check the minimum allowed PCLK1 frequency */
  if (I2C_MIN_PCLK_FREQ(pclk1, hi2c->Init.ClockSpeed) == 1U)
 800241e:	687b      	ldr	r3, [r7, #4]
 8002420:	685b      	ldr	r3, [r3, #4]
 8002422:	4a81      	ldr	r2, [pc, #516]	@ (8002628 <HAL_I2C_Init+0x274>)
 8002424:	4293      	cmp	r3, r2
 8002426:	d807      	bhi.n	8002438 <HAL_I2C_Init+0x84>
 8002428:	68fb      	ldr	r3, [r7, #12]
 800242a:	4a80      	ldr	r2, [pc, #512]	@ (800262c <HAL_I2C_Init+0x278>)
 800242c:	4293      	cmp	r3, r2
 800242e:	bf94      	ite	ls
 8002430:	2301      	movls	r3, #1
 8002432:	2300      	movhi	r3, #0
 8002434:	b2db      	uxtb	r3, r3
 8002436:	e006      	b.n	8002446 <HAL_I2C_Init+0x92>
 8002438:	68fb      	ldr	r3, [r7, #12]
 800243a:	4a7d      	ldr	r2, [pc, #500]	@ (8002630 <HAL_I2C_Init+0x27c>)
 800243c:	4293      	cmp	r3, r2
 800243e:	bf94      	ite	ls
 8002440:	2301      	movls	r3, #1
 8002442:	2300      	movhi	r3, #0
 8002444:	b2db      	uxtb	r3, r3
 8002446:	2b00      	cmp	r3, #0
 8002448:	d001      	beq.n	800244e <HAL_I2C_Init+0x9a>
  {
    return HAL_ERROR;
 800244a:	2301      	movs	r3, #1
 800244c:	e0e7      	b.n	800261e <HAL_I2C_Init+0x26a>
  }

  /* Calculate frequency range */
  freqrange = I2C_FREQRANGE(pclk1);
 800244e:	68fb      	ldr	r3, [r7, #12]
 8002450:	4a78      	ldr	r2, [pc, #480]	@ (8002634 <HAL_I2C_Init+0x280>)
 8002452:	fba2 2303 	umull	r2, r3, r2, r3
 8002456:	0c9b      	lsrs	r3, r3, #18
 8002458:	60bb      	str	r3, [r7, #8]

  /*---------------------------- I2Cx CR2 Configuration ----------------------*/
  /* Configure I2Cx: Frequency range */
  MODIFY_REG(hi2c->Instance->CR2, I2C_CR2_FREQ, freqrange);
 800245a:	687b      	ldr	r3, [r7, #4]
 800245c:	681b      	ldr	r3, [r3, #0]
 800245e:	685b      	ldr	r3, [r3, #4]
 8002460:	f023 013f 	bic.w	r1, r3, #63	@ 0x3f
 8002464:	687b      	ldr	r3, [r7, #4]
 8002466:	681b      	ldr	r3, [r3, #0]
 8002468:	68ba      	ldr	r2, [r7, #8]
 800246a:	430a      	orrs	r2, r1
 800246c:	605a      	str	r2, [r3, #4]

  /*---------------------------- I2Cx TRISE Configuration --------------------*/
  /* Configure I2Cx: Rise Time */
  MODIFY_REG(hi2c->Instance->TRISE, I2C_TRISE_TRISE, I2C_RISE_TIME(freqrange, hi2c->Init.ClockSpeed));
 800246e:	687b      	ldr	r3, [r7, #4]
 8002470:	681b      	ldr	r3, [r3, #0]
 8002472:	6a1b      	ldr	r3, [r3, #32]
 8002474:	f023 013f 	bic.w	r1, r3, #63	@ 0x3f
 8002478:	687b      	ldr	r3, [r7, #4]
 800247a:	685b      	ldr	r3, [r3, #4]
 800247c:	4a6a      	ldr	r2, [pc, #424]	@ (8002628 <HAL_I2C_Init+0x274>)
 800247e:	4293      	cmp	r3, r2
 8002480:	d802      	bhi.n	8002488 <HAL_I2C_Init+0xd4>
 8002482:	68bb      	ldr	r3, [r7, #8]
 8002484:	3301      	adds	r3, #1
 8002486:	e009      	b.n	800249c <HAL_I2C_Init+0xe8>
 8002488:	68bb      	ldr	r3, [r7, #8]
 800248a:	f44f 7296 	mov.w	r2, #300	@ 0x12c
 800248e:	fb02 f303 	mul.w	r3, r2, r3
 8002492:	4a69      	ldr	r2, [pc, #420]	@ (8002638 <HAL_I2C_Init+0x284>)
 8002494:	fba2 2303 	umull	r2, r3, r2, r3
 8002498:	099b      	lsrs	r3, r3, #6
 800249a:	3301      	adds	r3, #1
 800249c:	687a      	ldr	r2, [r7, #4]
 800249e:	6812      	ldr	r2, [r2, #0]
 80024a0:	430b      	orrs	r3, r1
 80024a2:	6213      	str	r3, [r2, #32]

  /*---------------------------- I2Cx CCR Configuration ----------------------*/
  /* Configure I2Cx: Speed */
  MODIFY_REG(hi2c->Instance->CCR, (I2C_CCR_FS | I2C_CCR_DUTY | I2C_CCR_CCR), I2C_SPEED(pclk1, hi2c->Init.ClockSpeed, hi2c->Init.DutyCycle));
 80024a4:	687b      	ldr	r3, [r7, #4]
 80024a6:	681b      	ldr	r3, [r3, #0]
 80024a8:	69db      	ldr	r3, [r3, #28]
 80024aa:	f423 424f 	bic.w	r2, r3, #52992	@ 0xcf00
 80024ae:	f022 02ff 	bic.w	r2, r2, #255	@ 0xff
 80024b2:	687b      	ldr	r3, [r7, #4]
 80024b4:	685b      	ldr	r3, [r3, #4]
 80024b6:	495c      	ldr	r1, [pc, #368]	@ (8002628 <HAL_I2C_Init+0x274>)
 80024b8:	428b      	cmp	r3, r1
 80024ba:	d819      	bhi.n	80024f0 <HAL_I2C_Init+0x13c>
 80024bc:	68fb      	ldr	r3, [r7, #12]
 80024be:	1e59      	subs	r1, r3, #1
 80024c0:	687b      	ldr	r3, [r7, #4]
 80024c2:	685b      	ldr	r3, [r3, #4]
 80024c4:	005b      	lsls	r3, r3, #1
 80024c6:	fbb1 f3f3 	udiv	r3, r1, r3
 80024ca:	1c59      	adds	r1, r3, #1
 80024cc:	f640 73fc 	movw	r3, #4092	@ 0xffc
 80024d0:	400b      	ands	r3, r1
 80024d2:	2b00      	cmp	r3, #0
 80024d4:	d00a      	beq.n	80024ec <HAL_I2C_Init+0x138>
 80024d6:	68fb      	ldr	r3, [r7, #12]
 80024d8:	1e59      	subs	r1, r3, #1
 80024da:	687b      	ldr	r3, [r7, #4]
 80024dc:	685b      	ldr	r3, [r3, #4]
 80024de:	005b      	lsls	r3, r3, #1
 80024e0:	fbb1 f3f3 	udiv	r3, r1, r3
 80024e4:	3301      	adds	r3, #1
 80024e6:	f3c3 030b 	ubfx	r3, r3, #0, #12
 80024ea:	e051      	b.n	8002590 <HAL_I2C_Init+0x1dc>
 80024ec:	2304      	movs	r3, #4
 80024ee:	e04f      	b.n	8002590 <HAL_I2C_Init+0x1dc>
 80024f0:	687b      	ldr	r3, [r7, #4]
 80024f2:	689b      	ldr	r3, [r3, #8]
 80024f4:	2b00      	cmp	r3, #0
 80024f6:	d111      	bne.n	800251c <HAL_I2C_Init+0x168>
 80024f8:	68fb      	ldr	r3, [r7, #12]
 80024fa:	1e58      	subs	r0, r3, #1
 80024fc:	687b      	ldr	r3, [r7, #4]
 80024fe:	6859      	ldr	r1, [r3, #4]
 8002500:	460b      	mov	r3, r1
 8002502:	005b      	lsls	r3, r3, #1
 8002504:	440b      	add	r3, r1
 8002506:	fbb0 f3f3 	udiv	r3, r0, r3
 800250a:	3301      	adds	r3, #1
 800250c:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8002510:	2b00      	cmp	r3, #0
 8002512:	bf0c      	ite	eq
 8002514:	2301      	moveq	r3, #1
 8002516:	2300      	movne	r3, #0
 8002518:	b2db      	uxtb	r3, r3
 800251a:	e012      	b.n	8002542 <HAL_I2C_Init+0x18e>
 800251c:	68fb      	ldr	r3, [r7, #12]
 800251e:	1e58      	subs	r0, r3, #1
 8002520:	687b      	ldr	r3, [r7, #4]
 8002522:	6859      	ldr	r1, [r3, #4]
 8002524:	460b      	mov	r3, r1
 8002526:	009b      	lsls	r3, r3, #2
 8002528:	440b      	add	r3, r1
 800252a:	0099      	lsls	r1, r3, #2
 800252c:	440b      	add	r3, r1
 800252e:	fbb0 f3f3 	udiv	r3, r0, r3
 8002532:	3301      	adds	r3, #1
 8002534:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8002538:	2b00      	cmp	r3, #0
 800253a:	bf0c      	ite	eq
 800253c:	2301      	moveq	r3, #1
 800253e:	2300      	movne	r3, #0
 8002540:	b2db      	uxtb	r3, r3
 8002542:	2b00      	cmp	r3, #0
 8002544:	d001      	beq.n	800254a <HAL_I2C_Init+0x196>
 8002546:	2301      	movs	r3, #1
 8002548:	e022      	b.n	8002590 <HAL_I2C_Init+0x1dc>
 800254a:	687b      	ldr	r3, [r7, #4]
 800254c:	689b      	ldr	r3, [r3, #8]
 800254e:	2b00      	cmp	r3, #0
 8002550:	d10e      	bne.n	8002570 <HAL_I2C_Init+0x1bc>
 8002552:	68fb      	ldr	r3, [r7, #12]
 8002554:	1e58      	subs	r0, r3, #1
 8002556:	687b      	ldr	r3, [r7, #4]
 8002558:	6859      	ldr	r1, [r3, #4]
 800255a:	460b      	mov	r3, r1
 800255c:	005b      	lsls	r3, r3, #1
 800255e:	440b      	add	r3, r1
 8002560:	fbb0 f3f3 	udiv	r3, r0, r3
 8002564:	3301      	adds	r3, #1
 8002566:	f3c3 030b 	ubfx	r3, r3, #0, #12
 800256a:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 800256e:	e00f      	b.n	8002590 <HAL_I2C_Init+0x1dc>
 8002570:	68fb      	ldr	r3, [r7, #12]
 8002572:	1e58      	subs	r0, r3, #1
 8002574:	687b      	ldr	r3, [r7, #4]
 8002576:	6859      	ldr	r1, [r3, #4]
 8002578:	460b      	mov	r3, r1
 800257a:	009b      	lsls	r3, r3, #2
 800257c:	440b      	add	r3, r1
 800257e:	0099      	lsls	r1, r3, #2
 8002580:	440b      	add	r3, r1
 8002582:	fbb0 f3f3 	udiv	r3, r0, r3
 8002586:	3301      	adds	r3, #1
 8002588:	f3c3 030b 	ubfx	r3, r3, #0, #12
 800258c:	f443 4340 	orr.w	r3, r3, #49152	@ 0xc000
 8002590:	6879      	ldr	r1, [r7, #4]
 8002592:	6809      	ldr	r1, [r1, #0]
 8002594:	4313      	orrs	r3, r2
 8002596:	61cb      	str	r3, [r1, #28]

  /*---------------------------- I2Cx CR1 Configuration ----------------------*/
  /* Configure I2Cx: Generalcall and NoStretch mode */
  MODIFY_REG(hi2c->Instance->CR1, (I2C_CR1_ENGC | I2C_CR1_NOSTRETCH), (hi2c->Init.GeneralCallMode | hi2c->Init.NoStretchMode));
 8002598:	687b      	ldr	r3, [r7, #4]
 800259a:	681b      	ldr	r3, [r3, #0]
 800259c:	681b      	ldr	r3, [r3, #0]
 800259e:	f023 01c0 	bic.w	r1, r3, #192	@ 0xc0
 80025a2:	687b      	ldr	r3, [r7, #4]
 80025a4:	69da      	ldr	r2, [r3, #28]
 80025a6:	687b      	ldr	r3, [r7, #4]
 80025a8:	6a1b      	ldr	r3, [r3, #32]
 80025aa:	431a      	orrs	r2, r3
 80025ac:	687b      	ldr	r3, [r7, #4]
 80025ae:	681b      	ldr	r3, [r3, #0]
 80025b0:	430a      	orrs	r2, r1
 80025b2:	601a      	str	r2, [r3, #0]

  /*---------------------------- I2Cx OAR1 Configuration ---------------------*/
  /* Configure I2Cx: Own Address1 and addressing mode */
  MODIFY_REG(hi2c->Instance->OAR1, (I2C_OAR1_ADDMODE | I2C_OAR1_ADD8_9 | I2C_OAR1_ADD1_7 | I2C_OAR1_ADD0), (hi2c->Init.AddressingMode | hi2c->Init.OwnAddress1));
 80025b4:	687b      	ldr	r3, [r7, #4]
 80025b6:	681b      	ldr	r3, [r3, #0]
 80025b8:	689b      	ldr	r3, [r3, #8]
 80025ba:	f423 4303 	bic.w	r3, r3, #33536	@ 0x8300
 80025be:	f023 03ff 	bic.w	r3, r3, #255	@ 0xff
 80025c2:	687a      	ldr	r2, [r7, #4]
 80025c4:	6911      	ldr	r1, [r2, #16]
 80025c6:	687a      	ldr	r2, [r7, #4]
 80025c8:	68d2      	ldr	r2, [r2, #12]
 80025ca:	4311      	orrs	r1, r2
 80025cc:	687a      	ldr	r2, [r7, #4]
 80025ce:	6812      	ldr	r2, [r2, #0]
 80025d0:	430b      	orrs	r3, r1
 80025d2:	6093      	str	r3, [r2, #8]

  /*---------------------------- I2Cx OAR2 Configuration ---------------------*/
  /* Configure I2Cx: Dual mode and Own Address2 */
  MODIFY_REG(hi2c->Instance->OAR2, (I2C_OAR2_ENDUAL | I2C_OAR2_ADD2), (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2));
 80025d4:	687b      	ldr	r3, [r7, #4]
 80025d6:	681b      	ldr	r3, [r3, #0]
 80025d8:	68db      	ldr	r3, [r3, #12]
 80025da:	f023 01ff 	bic.w	r1, r3, #255	@ 0xff
 80025de:	687b      	ldr	r3, [r7, #4]
 80025e0:	695a      	ldr	r2, [r3, #20]
 80025e2:	687b      	ldr	r3, [r7, #4]
 80025e4:	699b      	ldr	r3, [r3, #24]
 80025e6:	431a      	orrs	r2, r3
 80025e8:	687b      	ldr	r3, [r7, #4]
 80025ea:	681b      	ldr	r3, [r3, #0]
 80025ec:	430a      	orrs	r2, r1
 80025ee:	60da      	str	r2, [r3, #12]

  /* Enable the selected I2C peripheral */
  __HAL_I2C_ENABLE(hi2c);
 80025f0:	687b      	ldr	r3, [r7, #4]
 80025f2:	681b      	ldr	r3, [r3, #0]
 80025f4:	681a      	ldr	r2, [r3, #0]
 80025f6:	687b      	ldr	r3, [r7, #4]
 80025f8:	681b      	ldr	r3, [r3, #0]
 80025fa:	f042 0201 	orr.w	r2, r2, #1
 80025fe:	601a      	str	r2, [r3, #0]

  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8002600:	687b      	ldr	r3, [r7, #4]
 8002602:	2200      	movs	r2, #0
 8002604:	641a      	str	r2, [r3, #64]	@ 0x40
  hi2c->State = HAL_I2C_STATE_READY;
 8002606:	687b      	ldr	r3, [r7, #4]
 8002608:	2220      	movs	r2, #32
 800260a:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
  hi2c->PreviousState = I2C_STATE_NONE;
 800260e:	687b      	ldr	r3, [r7, #4]
 8002610:	2200      	movs	r2, #0
 8002612:	631a      	str	r2, [r3, #48]	@ 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
 8002614:	687b      	ldr	r3, [r7, #4]
 8002616:	2200      	movs	r2, #0
 8002618:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e

  return HAL_OK;
 800261c:	2300      	movs	r3, #0
}
 800261e:	4618      	mov	r0, r3
 8002620:	3710      	adds	r7, #16
 8002622:	46bd      	mov	sp, r7
 8002624:	bd80      	pop	{r7, pc}
 8002626:	bf00      	nop
 8002628:	000186a0 	.word	0x000186a0
 800262c:	001e847f 	.word	0x001e847f
 8002630:	003d08ff 	.word	0x003d08ff
 8002634:	431bde83 	.word	0x431bde83
 8002638:	10624dd3 	.word	0x10624dd3

0800263c <HAL_I2C_Mem_Write>:
  * @param  Size Amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Mem_Write(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress, uint16_t MemAddSize, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 800263c:	b580      	push	{r7, lr}
 800263e:	b088      	sub	sp, #32
 8002640:	af02      	add	r7, sp, #8
 8002642:	60f8      	str	r0, [r7, #12]
 8002644:	4608      	mov	r0, r1
 8002646:	4611      	mov	r1, r2
 8002648:	461a      	mov	r2, r3
 800264a:	4603      	mov	r3, r0
 800264c:	817b      	strh	r3, [r7, #10]
 800264e:	460b      	mov	r3, r1
 8002650:	813b      	strh	r3, [r7, #8]
 8002652:	4613      	mov	r3, r2
 8002654:	80fb      	strh	r3, [r7, #6]
  /* Init tickstart for timeout management*/
  uint32_t tickstart = HAL_GetTick();
 8002656:	f7ff fbfb 	bl	8001e50 <HAL_GetTick>
 800265a:	6178      	str	r0, [r7, #20]

  /* Check the parameters */
  assert_param(IS_I2C_MEMADD_SIZE(MemAddSize));

  if (hi2c->State == HAL_I2C_STATE_READY)
 800265c:	68fb      	ldr	r3, [r7, #12]
 800265e:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8002662:	b2db      	uxtb	r3, r3
 8002664:	2b20      	cmp	r3, #32
 8002666:	f040 80d9 	bne.w	800281c <HAL_I2C_Mem_Write+0x1e0>
  {
    /* Wait until BUSY flag is reset */
    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY_FLAG, tickstart) != HAL_OK)
 800266a:	697b      	ldr	r3, [r7, #20]
 800266c:	9300      	str	r3, [sp, #0]
 800266e:	2319      	movs	r3, #25
 8002670:	2201      	movs	r2, #1
 8002672:	496d      	ldr	r1, [pc, #436]	@ (8002828 <HAL_I2C_Mem_Write+0x1ec>)
 8002674:	68f8      	ldr	r0, [r7, #12]
 8002676:	f000 fc8b 	bl	8002f90 <I2C_WaitOnFlagUntilTimeout>
 800267a:	4603      	mov	r3, r0
 800267c:	2b00      	cmp	r3, #0
 800267e:	d001      	beq.n	8002684 <HAL_I2C_Mem_Write+0x48>
    {
      return HAL_BUSY;
 8002680:	2302      	movs	r3, #2
 8002682:	e0cc      	b.n	800281e <HAL_I2C_Mem_Write+0x1e2>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 8002684:	68fb      	ldr	r3, [r7, #12]
 8002686:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 800268a:	2b01      	cmp	r3, #1
 800268c:	d101      	bne.n	8002692 <HAL_I2C_Mem_Write+0x56>
 800268e:	2302      	movs	r3, #2
 8002690:	e0c5      	b.n	800281e <HAL_I2C_Mem_Write+0x1e2>
 8002692:	68fb      	ldr	r3, [r7, #12]
 8002694:	2201      	movs	r2, #1
 8002696:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    /* Check if the I2C is already enabled */
    if ((hi2c->Instance->CR1 & I2C_CR1_PE) != I2C_CR1_PE)
 800269a:	68fb      	ldr	r3, [r7, #12]
 800269c:	681b      	ldr	r3, [r3, #0]
 800269e:	681b      	ldr	r3, [r3, #0]
 80026a0:	f003 0301 	and.w	r3, r3, #1
 80026a4:	2b01      	cmp	r3, #1
 80026a6:	d007      	beq.n	80026b8 <HAL_I2C_Mem_Write+0x7c>
    {
      /* Enable I2C peripheral */
      __HAL_I2C_ENABLE(hi2c);
 80026a8:	68fb      	ldr	r3, [r7, #12]
 80026aa:	681b      	ldr	r3, [r3, #0]
 80026ac:	681a      	ldr	r2, [r3, #0]
 80026ae:	68fb      	ldr	r3, [r7, #12]
 80026b0:	681b      	ldr	r3, [r3, #0]
 80026b2:	f042 0201 	orr.w	r2, r2, #1
 80026b6:	601a      	str	r2, [r3, #0]
    }

    /* Disable Pos */
    CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 80026b8:	68fb      	ldr	r3, [r7, #12]
 80026ba:	681b      	ldr	r3, [r3, #0]
 80026bc:	681a      	ldr	r2, [r3, #0]
 80026be:	68fb      	ldr	r3, [r7, #12]
 80026c0:	681b      	ldr	r3, [r3, #0]
 80026c2:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 80026c6:	601a      	str	r2, [r3, #0]

    hi2c->State     = HAL_I2C_STATE_BUSY_TX;
 80026c8:	68fb      	ldr	r3, [r7, #12]
 80026ca:	2221      	movs	r2, #33	@ 0x21
 80026cc:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    hi2c->Mode      = HAL_I2C_MODE_MEM;
 80026d0:	68fb      	ldr	r3, [r7, #12]
 80026d2:	2240      	movs	r2, #64	@ 0x40
 80026d4:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 80026d8:	68fb      	ldr	r3, [r7, #12]
 80026da:	2200      	movs	r2, #0
 80026dc:	641a      	str	r2, [r3, #64]	@ 0x40

    /* Prepare transfer parameters */
    hi2c->pBuffPtr    = pData;
 80026de:	68fb      	ldr	r3, [r7, #12]
 80026e0:	6a3a      	ldr	r2, [r7, #32]
 80026e2:	625a      	str	r2, [r3, #36]	@ 0x24
    hi2c->XferCount   = Size;
 80026e4:	68fb      	ldr	r3, [r7, #12]
 80026e6:	8cba      	ldrh	r2, [r7, #36]	@ 0x24
 80026e8:	855a      	strh	r2, [r3, #42]	@ 0x2a
    hi2c->XferSize    = hi2c->XferCount;
 80026ea:	68fb      	ldr	r3, [r7, #12]
 80026ec:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80026ee:	b29a      	uxth	r2, r3
 80026f0:	68fb      	ldr	r3, [r7, #12]
 80026f2:	851a      	strh	r2, [r3, #40]	@ 0x28
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 80026f4:	68fb      	ldr	r3, [r7, #12]
 80026f6:	4a4d      	ldr	r2, [pc, #308]	@ (800282c <HAL_I2C_Mem_Write+0x1f0>)
 80026f8:	62da      	str	r2, [r3, #44]	@ 0x2c

    /* Send Slave Address and Memory Address */
    if (I2C_RequestMemoryWrite(hi2c, DevAddress, MemAddress, MemAddSize, Timeout, tickstart) != HAL_OK)
 80026fa:	88f8      	ldrh	r0, [r7, #6]
 80026fc:	893a      	ldrh	r2, [r7, #8]
 80026fe:	8979      	ldrh	r1, [r7, #10]
 8002700:	697b      	ldr	r3, [r7, #20]
 8002702:	9301      	str	r3, [sp, #4]
 8002704:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8002706:	9300      	str	r3, [sp, #0]
 8002708:	4603      	mov	r3, r0
 800270a:	68f8      	ldr	r0, [r7, #12]
 800270c:	f000 fac2 	bl	8002c94 <I2C_RequestMemoryWrite>
 8002710:	4603      	mov	r3, r0
 8002712:	2b00      	cmp	r3, #0
 8002714:	d052      	beq.n	80027bc <HAL_I2C_Mem_Write+0x180>
    {
      return HAL_ERROR;
 8002716:	2301      	movs	r3, #1
 8002718:	e081      	b.n	800281e <HAL_I2C_Mem_Write+0x1e2>
    }

    while (hi2c->XferSize > 0U)
    {
      /* Wait until TXE flag is set */
      if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 800271a:	697a      	ldr	r2, [r7, #20]
 800271c:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 800271e:	68f8      	ldr	r0, [r7, #12]
 8002720:	f000 fd50 	bl	80031c4 <I2C_WaitOnTXEFlagUntilTimeout>
 8002724:	4603      	mov	r3, r0
 8002726:	2b00      	cmp	r3, #0
 8002728:	d00d      	beq.n	8002746 <HAL_I2C_Mem_Write+0x10a>
      {
        if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 800272a:	68fb      	ldr	r3, [r7, #12]
 800272c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800272e:	2b04      	cmp	r3, #4
 8002730:	d107      	bne.n	8002742 <HAL_I2C_Mem_Write+0x106>
        {
          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8002732:	68fb      	ldr	r3, [r7, #12]
 8002734:	681b      	ldr	r3, [r3, #0]
 8002736:	681a      	ldr	r2, [r3, #0]
 8002738:	68fb      	ldr	r3, [r7, #12]
 800273a:	681b      	ldr	r3, [r3, #0]
 800273c:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8002740:	601a      	str	r2, [r3, #0]
        }
        return HAL_ERROR;
 8002742:	2301      	movs	r3, #1
 8002744:	e06b      	b.n	800281e <HAL_I2C_Mem_Write+0x1e2>
      }

      /* Write data to DR */
      hi2c->Instance->DR = *hi2c->pBuffPtr;
 8002746:	68fb      	ldr	r3, [r7, #12]
 8002748:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800274a:	781a      	ldrb	r2, [r3, #0]
 800274c:	68fb      	ldr	r3, [r7, #12]
 800274e:	681b      	ldr	r3, [r3, #0]
 8002750:	611a      	str	r2, [r3, #16]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 8002752:	68fb      	ldr	r3, [r7, #12]
 8002754:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002756:	1c5a      	adds	r2, r3, #1
 8002758:	68fb      	ldr	r3, [r7, #12]
 800275a:	625a      	str	r2, [r3, #36]	@ 0x24

      /* Update counter */
      hi2c->XferSize--;
 800275c:	68fb      	ldr	r3, [r7, #12]
 800275e:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8002760:	3b01      	subs	r3, #1
 8002762:	b29a      	uxth	r2, r3
 8002764:	68fb      	ldr	r3, [r7, #12]
 8002766:	851a      	strh	r2, [r3, #40]	@ 0x28
      hi2c->XferCount--;
 8002768:	68fb      	ldr	r3, [r7, #12]
 800276a:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800276c:	b29b      	uxth	r3, r3
 800276e:	3b01      	subs	r3, #1
 8002770:	b29a      	uxth	r2, r3
 8002772:	68fb      	ldr	r3, [r7, #12]
 8002774:	855a      	strh	r2, [r3, #42]	@ 0x2a

      if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == SET) && (hi2c->XferSize != 0U))
 8002776:	68fb      	ldr	r3, [r7, #12]
 8002778:	681b      	ldr	r3, [r3, #0]
 800277a:	695b      	ldr	r3, [r3, #20]
 800277c:	f003 0304 	and.w	r3, r3, #4
 8002780:	2b04      	cmp	r3, #4
 8002782:	d11b      	bne.n	80027bc <HAL_I2C_Mem_Write+0x180>
 8002784:	68fb      	ldr	r3, [r7, #12]
 8002786:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8002788:	2b00      	cmp	r3, #0
 800278a:	d017      	beq.n	80027bc <HAL_I2C_Mem_Write+0x180>
      {
        /* Write data to DR */
        hi2c->Instance->DR = *hi2c->pBuffPtr;
 800278c:	68fb      	ldr	r3, [r7, #12]
 800278e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002790:	781a      	ldrb	r2, [r3, #0]
 8002792:	68fb      	ldr	r3, [r7, #12]
 8002794:	681b      	ldr	r3, [r3, #0]
 8002796:	611a      	str	r2, [r3, #16]

        /* Increment Buffer pointer */
        hi2c->pBuffPtr++;
 8002798:	68fb      	ldr	r3, [r7, #12]
 800279a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800279c:	1c5a      	adds	r2, r3, #1
 800279e:	68fb      	ldr	r3, [r7, #12]
 80027a0:	625a      	str	r2, [r3, #36]	@ 0x24

        /* Update counter */
        hi2c->XferSize--;
 80027a2:	68fb      	ldr	r3, [r7, #12]
 80027a4:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80027a6:	3b01      	subs	r3, #1
 80027a8:	b29a      	uxth	r2, r3
 80027aa:	68fb      	ldr	r3, [r7, #12]
 80027ac:	851a      	strh	r2, [r3, #40]	@ 0x28
        hi2c->XferCount--;
 80027ae:	68fb      	ldr	r3, [r7, #12]
 80027b0:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80027b2:	b29b      	uxth	r3, r3
 80027b4:	3b01      	subs	r3, #1
 80027b6:	b29a      	uxth	r2, r3
 80027b8:	68fb      	ldr	r3, [r7, #12]
 80027ba:	855a      	strh	r2, [r3, #42]	@ 0x2a
    while (hi2c->XferSize > 0U)
 80027bc:	68fb      	ldr	r3, [r7, #12]
 80027be:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80027c0:	2b00      	cmp	r3, #0
 80027c2:	d1aa      	bne.n	800271a <HAL_I2C_Mem_Write+0xde>
      }
    }

    /* Wait until BTF flag is set */
    if (I2C_WaitOnBTFFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 80027c4:	697a      	ldr	r2, [r7, #20]
 80027c6:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 80027c8:	68f8      	ldr	r0, [r7, #12]
 80027ca:	f000 fd43 	bl	8003254 <I2C_WaitOnBTFFlagUntilTimeout>
 80027ce:	4603      	mov	r3, r0
 80027d0:	2b00      	cmp	r3, #0
 80027d2:	d00d      	beq.n	80027f0 <HAL_I2C_Mem_Write+0x1b4>
    {
      if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 80027d4:	68fb      	ldr	r3, [r7, #12]
 80027d6:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80027d8:	2b04      	cmp	r3, #4
 80027da:	d107      	bne.n	80027ec <HAL_I2C_Mem_Write+0x1b0>
      {
        /* Generate Stop */
        SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 80027dc:	68fb      	ldr	r3, [r7, #12]
 80027de:	681b      	ldr	r3, [r3, #0]
 80027e0:	681a      	ldr	r2, [r3, #0]
 80027e2:	68fb      	ldr	r3, [r7, #12]
 80027e4:	681b      	ldr	r3, [r3, #0]
 80027e6:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 80027ea:	601a      	str	r2, [r3, #0]
      }
      return HAL_ERROR;
 80027ec:	2301      	movs	r3, #1
 80027ee:	e016      	b.n	800281e <HAL_I2C_Mem_Write+0x1e2>
    }

    /* Generate Stop */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 80027f0:	68fb      	ldr	r3, [r7, #12]
 80027f2:	681b      	ldr	r3, [r3, #0]
 80027f4:	681a      	ldr	r2, [r3, #0]
 80027f6:	68fb      	ldr	r3, [r7, #12]
 80027f8:	681b      	ldr	r3, [r3, #0]
 80027fa:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 80027fe:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 8002800:	68fb      	ldr	r3, [r7, #12]
 8002802:	2220      	movs	r2, #32
 8002804:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    hi2c->Mode = HAL_I2C_MODE_NONE;
 8002808:	68fb      	ldr	r3, [r7, #12]
 800280a:	2200      	movs	r2, #0
 800280c:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8002810:	68fb      	ldr	r3, [r7, #12]
 8002812:	2200      	movs	r2, #0
 8002814:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    return HAL_OK;
 8002818:	2300      	movs	r3, #0
 800281a:	e000      	b.n	800281e <HAL_I2C_Mem_Write+0x1e2>
  }
  else
  {
    return HAL_BUSY;
 800281c:	2302      	movs	r3, #2
  }
}
 800281e:	4618      	mov	r0, r3
 8002820:	3718      	adds	r7, #24
 8002822:	46bd      	mov	sp, r7
 8002824:	bd80      	pop	{r7, pc}
 8002826:	bf00      	nop
 8002828:	00100002 	.word	0x00100002
 800282c:	ffff0000 	.word	0xffff0000

08002830 <HAL_I2C_Mem_Read>:
  * @param  Size Amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Mem_Read(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress, uint16_t MemAddSize, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8002830:	b580      	push	{r7, lr}
 8002832:	b08c      	sub	sp, #48	@ 0x30
 8002834:	af02      	add	r7, sp, #8
 8002836:	60f8      	str	r0, [r7, #12]
 8002838:	4608      	mov	r0, r1
 800283a:	4611      	mov	r1, r2
 800283c:	461a      	mov	r2, r3
 800283e:	4603      	mov	r3, r0
 8002840:	817b      	strh	r3, [r7, #10]
 8002842:	460b      	mov	r3, r1
 8002844:	813b      	strh	r3, [r7, #8]
 8002846:	4613      	mov	r3, r2
 8002848:	80fb      	strh	r3, [r7, #6]
  /* Init tickstart for timeout management*/
  uint32_t tickstart = HAL_GetTick();
 800284a:	f7ff fb01 	bl	8001e50 <HAL_GetTick>
 800284e:	6278      	str	r0, [r7, #36]	@ 0x24

  /* Check the parameters */
  assert_param(IS_I2C_MEMADD_SIZE(MemAddSize));

  if (hi2c->State == HAL_I2C_STATE_READY)
 8002850:	68fb      	ldr	r3, [r7, #12]
 8002852:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8002856:	b2db      	uxtb	r3, r3
 8002858:	2b20      	cmp	r3, #32
 800285a:	f040 8214 	bne.w	8002c86 <HAL_I2C_Mem_Read+0x456>
  {
    /* Wait until BUSY flag is reset */
    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY_FLAG, tickstart) != HAL_OK)
 800285e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002860:	9300      	str	r3, [sp, #0]
 8002862:	2319      	movs	r3, #25
 8002864:	2201      	movs	r2, #1
 8002866:	497b      	ldr	r1, [pc, #492]	@ (8002a54 <HAL_I2C_Mem_Read+0x224>)
 8002868:	68f8      	ldr	r0, [r7, #12]
 800286a:	f000 fb91 	bl	8002f90 <I2C_WaitOnFlagUntilTimeout>
 800286e:	4603      	mov	r3, r0
 8002870:	2b00      	cmp	r3, #0
 8002872:	d001      	beq.n	8002878 <HAL_I2C_Mem_Read+0x48>
    {
      return HAL_BUSY;
 8002874:	2302      	movs	r3, #2
 8002876:	e207      	b.n	8002c88 <HAL_I2C_Mem_Read+0x458>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 8002878:	68fb      	ldr	r3, [r7, #12]
 800287a:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 800287e:	2b01      	cmp	r3, #1
 8002880:	d101      	bne.n	8002886 <HAL_I2C_Mem_Read+0x56>
 8002882:	2302      	movs	r3, #2
 8002884:	e200      	b.n	8002c88 <HAL_I2C_Mem_Read+0x458>
 8002886:	68fb      	ldr	r3, [r7, #12]
 8002888:	2201      	movs	r2, #1
 800288a:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    /* Check if the I2C is already enabled */
    if ((hi2c->Instance->CR1 & I2C_CR1_PE) != I2C_CR1_PE)
 800288e:	68fb      	ldr	r3, [r7, #12]
 8002890:	681b      	ldr	r3, [r3, #0]
 8002892:	681b      	ldr	r3, [r3, #0]
 8002894:	f003 0301 	and.w	r3, r3, #1
 8002898:	2b01      	cmp	r3, #1
 800289a:	d007      	beq.n	80028ac <HAL_I2C_Mem_Read+0x7c>
    {
      /* Enable I2C peripheral */
      __HAL_I2C_ENABLE(hi2c);
 800289c:	68fb      	ldr	r3, [r7, #12]
 800289e:	681b      	ldr	r3, [r3, #0]
 80028a0:	681a      	ldr	r2, [r3, #0]
 80028a2:	68fb      	ldr	r3, [r7, #12]
 80028a4:	681b      	ldr	r3, [r3, #0]
 80028a6:	f042 0201 	orr.w	r2, r2, #1
 80028aa:	601a      	str	r2, [r3, #0]
    }

    /* Disable Pos */
    CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 80028ac:	68fb      	ldr	r3, [r7, #12]
 80028ae:	681b      	ldr	r3, [r3, #0]
 80028b0:	681a      	ldr	r2, [r3, #0]
 80028b2:	68fb      	ldr	r3, [r7, #12]
 80028b4:	681b      	ldr	r3, [r3, #0]
 80028b6:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 80028ba:	601a      	str	r2, [r3, #0]

    hi2c->State     = HAL_I2C_STATE_BUSY_RX;
 80028bc:	68fb      	ldr	r3, [r7, #12]
 80028be:	2222      	movs	r2, #34	@ 0x22
 80028c0:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    hi2c->Mode      = HAL_I2C_MODE_MEM;
 80028c4:	68fb      	ldr	r3, [r7, #12]
 80028c6:	2240      	movs	r2, #64	@ 0x40
 80028c8:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 80028cc:	68fb      	ldr	r3, [r7, #12]
 80028ce:	2200      	movs	r2, #0
 80028d0:	641a      	str	r2, [r3, #64]	@ 0x40

    /* Prepare transfer parameters */
    hi2c->pBuffPtr    = pData;
 80028d2:	68fb      	ldr	r3, [r7, #12]
 80028d4:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 80028d6:	625a      	str	r2, [r3, #36]	@ 0x24
    hi2c->XferCount   = Size;
 80028d8:	68fb      	ldr	r3, [r7, #12]
 80028da:	8eba      	ldrh	r2, [r7, #52]	@ 0x34
 80028dc:	855a      	strh	r2, [r3, #42]	@ 0x2a
    hi2c->XferSize    = hi2c->XferCount;
 80028de:	68fb      	ldr	r3, [r7, #12]
 80028e0:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80028e2:	b29a      	uxth	r2, r3
 80028e4:	68fb      	ldr	r3, [r7, #12]
 80028e6:	851a      	strh	r2, [r3, #40]	@ 0x28
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 80028e8:	68fb      	ldr	r3, [r7, #12]
 80028ea:	4a5b      	ldr	r2, [pc, #364]	@ (8002a58 <HAL_I2C_Mem_Read+0x228>)
 80028ec:	62da      	str	r2, [r3, #44]	@ 0x2c

    /* Send Slave Address and Memory Address */
    if (I2C_RequestMemoryRead(hi2c, DevAddress, MemAddress, MemAddSize, Timeout, tickstart) != HAL_OK)
 80028ee:	88f8      	ldrh	r0, [r7, #6]
 80028f0:	893a      	ldrh	r2, [r7, #8]
 80028f2:	8979      	ldrh	r1, [r7, #10]
 80028f4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80028f6:	9301      	str	r3, [sp, #4]
 80028f8:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80028fa:	9300      	str	r3, [sp, #0]
 80028fc:	4603      	mov	r3, r0
 80028fe:	68f8      	ldr	r0, [r7, #12]
 8002900:	f000 fa5e 	bl	8002dc0 <I2C_RequestMemoryRead>
 8002904:	4603      	mov	r3, r0
 8002906:	2b00      	cmp	r3, #0
 8002908:	d001      	beq.n	800290e <HAL_I2C_Mem_Read+0xde>
    {
      return HAL_ERROR;
 800290a:	2301      	movs	r3, #1
 800290c:	e1bc      	b.n	8002c88 <HAL_I2C_Mem_Read+0x458>
    }

    if (hi2c->XferSize == 0U)
 800290e:	68fb      	ldr	r3, [r7, #12]
 8002910:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8002912:	2b00      	cmp	r3, #0
 8002914:	d113      	bne.n	800293e <HAL_I2C_Mem_Read+0x10e>
    {
      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8002916:	2300      	movs	r3, #0
 8002918:	623b      	str	r3, [r7, #32]
 800291a:	68fb      	ldr	r3, [r7, #12]
 800291c:	681b      	ldr	r3, [r3, #0]
 800291e:	695b      	ldr	r3, [r3, #20]
 8002920:	623b      	str	r3, [r7, #32]
 8002922:	68fb      	ldr	r3, [r7, #12]
 8002924:	681b      	ldr	r3, [r3, #0]
 8002926:	699b      	ldr	r3, [r3, #24]
 8002928:	623b      	str	r3, [r7, #32]
 800292a:	6a3b      	ldr	r3, [r7, #32]

      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 800292c:	68fb      	ldr	r3, [r7, #12]
 800292e:	681b      	ldr	r3, [r3, #0]
 8002930:	681a      	ldr	r2, [r3, #0]
 8002932:	68fb      	ldr	r3, [r7, #12]
 8002934:	681b      	ldr	r3, [r3, #0]
 8002936:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 800293a:	601a      	str	r2, [r3, #0]
 800293c:	e190      	b.n	8002c60 <HAL_I2C_Mem_Read+0x430>
    }
    else if (hi2c->XferSize == 1U)
 800293e:	68fb      	ldr	r3, [r7, #12]
 8002940:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8002942:	2b01      	cmp	r3, #1
 8002944:	d11b      	bne.n	800297e <HAL_I2C_Mem_Read+0x14e>
    {
      /* Disable Acknowledge */
      CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8002946:	68fb      	ldr	r3, [r7, #12]
 8002948:	681b      	ldr	r3, [r3, #0]
 800294a:	681a      	ldr	r2, [r3, #0]
 800294c:	68fb      	ldr	r3, [r7, #12]
 800294e:	681b      	ldr	r3, [r3, #0]
 8002950:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8002954:	601a      	str	r2, [r3, #0]

      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8002956:	2300      	movs	r3, #0
 8002958:	61fb      	str	r3, [r7, #28]
 800295a:	68fb      	ldr	r3, [r7, #12]
 800295c:	681b      	ldr	r3, [r3, #0]
 800295e:	695b      	ldr	r3, [r3, #20]
 8002960:	61fb      	str	r3, [r7, #28]
 8002962:	68fb      	ldr	r3, [r7, #12]
 8002964:	681b      	ldr	r3, [r3, #0]
 8002966:	699b      	ldr	r3, [r3, #24]
 8002968:	61fb      	str	r3, [r7, #28]
 800296a:	69fb      	ldr	r3, [r7, #28]

      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 800296c:	68fb      	ldr	r3, [r7, #12]
 800296e:	681b      	ldr	r3, [r3, #0]
 8002970:	681a      	ldr	r2, [r3, #0]
 8002972:	68fb      	ldr	r3, [r7, #12]
 8002974:	681b      	ldr	r3, [r3, #0]
 8002976:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 800297a:	601a      	str	r2, [r3, #0]
 800297c:	e170      	b.n	8002c60 <HAL_I2C_Mem_Read+0x430>
    }
    else if (hi2c->XferSize == 2U)
 800297e:	68fb      	ldr	r3, [r7, #12]
 8002980:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8002982:	2b02      	cmp	r3, #2
 8002984:	d11b      	bne.n	80029be <HAL_I2C_Mem_Read+0x18e>
    {
      /* Disable Acknowledge */
      CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8002986:	68fb      	ldr	r3, [r7, #12]
 8002988:	681b      	ldr	r3, [r3, #0]
 800298a:	681a      	ldr	r2, [r3, #0]
 800298c:	68fb      	ldr	r3, [r7, #12]
 800298e:	681b      	ldr	r3, [r3, #0]
 8002990:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8002994:	601a      	str	r2, [r3, #0]

      /* Enable Pos */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 8002996:	68fb      	ldr	r3, [r7, #12]
 8002998:	681b      	ldr	r3, [r3, #0]
 800299a:	681a      	ldr	r2, [r3, #0]
 800299c:	68fb      	ldr	r3, [r7, #12]
 800299e:	681b      	ldr	r3, [r3, #0]
 80029a0:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 80029a4:	601a      	str	r2, [r3, #0]

      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 80029a6:	2300      	movs	r3, #0
 80029a8:	61bb      	str	r3, [r7, #24]
 80029aa:	68fb      	ldr	r3, [r7, #12]
 80029ac:	681b      	ldr	r3, [r3, #0]
 80029ae:	695b      	ldr	r3, [r3, #20]
 80029b0:	61bb      	str	r3, [r7, #24]
 80029b2:	68fb      	ldr	r3, [r7, #12]
 80029b4:	681b      	ldr	r3, [r3, #0]
 80029b6:	699b      	ldr	r3, [r3, #24]
 80029b8:	61bb      	str	r3, [r7, #24]
 80029ba:	69bb      	ldr	r3, [r7, #24]
 80029bc:	e150      	b.n	8002c60 <HAL_I2C_Mem_Read+0x430>
    }
    else
    {
      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 80029be:	2300      	movs	r3, #0
 80029c0:	617b      	str	r3, [r7, #20]
 80029c2:	68fb      	ldr	r3, [r7, #12]
 80029c4:	681b      	ldr	r3, [r3, #0]
 80029c6:	695b      	ldr	r3, [r3, #20]
 80029c8:	617b      	str	r3, [r7, #20]
 80029ca:	68fb      	ldr	r3, [r7, #12]
 80029cc:	681b      	ldr	r3, [r3, #0]
 80029ce:	699b      	ldr	r3, [r3, #24]
 80029d0:	617b      	str	r3, [r7, #20]
 80029d2:	697b      	ldr	r3, [r7, #20]
    }

    while (hi2c->XferSize > 0U)
 80029d4:	e144      	b.n	8002c60 <HAL_I2C_Mem_Read+0x430>
    {
      if (hi2c->XferSize <= 3U)
 80029d6:	68fb      	ldr	r3, [r7, #12]
 80029d8:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80029da:	2b03      	cmp	r3, #3
 80029dc:	f200 80f1 	bhi.w	8002bc2 <HAL_I2C_Mem_Read+0x392>
      {
        /* One byte */
        if (hi2c->XferSize == 1U)
 80029e0:	68fb      	ldr	r3, [r7, #12]
 80029e2:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80029e4:	2b01      	cmp	r3, #1
 80029e6:	d123      	bne.n	8002a30 <HAL_I2C_Mem_Read+0x200>
        {
          /* Wait until RXNE flag is set */
          if (I2C_WaitOnRXNEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 80029e8:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 80029ea:	6bb9      	ldr	r1, [r7, #56]	@ 0x38
 80029ec:	68f8      	ldr	r0, [r7, #12]
 80029ee:	f000 fc79 	bl	80032e4 <I2C_WaitOnRXNEFlagUntilTimeout>
 80029f2:	4603      	mov	r3, r0
 80029f4:	2b00      	cmp	r3, #0
 80029f6:	d001      	beq.n	80029fc <HAL_I2C_Mem_Read+0x1cc>
          {
            return HAL_ERROR;
 80029f8:	2301      	movs	r3, #1
 80029fa:	e145      	b.n	8002c88 <HAL_I2C_Mem_Read+0x458>
          }

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 80029fc:	68fb      	ldr	r3, [r7, #12]
 80029fe:	681b      	ldr	r3, [r3, #0]
 8002a00:	691a      	ldr	r2, [r3, #16]
 8002a02:	68fb      	ldr	r3, [r7, #12]
 8002a04:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002a06:	b2d2      	uxtb	r2, r2
 8002a08:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8002a0a:	68fb      	ldr	r3, [r7, #12]
 8002a0c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002a0e:	1c5a      	adds	r2, r3, #1
 8002a10:	68fb      	ldr	r3, [r7, #12]
 8002a12:	625a      	str	r2, [r3, #36]	@ 0x24

          /* Update counter */
          hi2c->XferSize--;
 8002a14:	68fb      	ldr	r3, [r7, #12]
 8002a16:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8002a18:	3b01      	subs	r3, #1
 8002a1a:	b29a      	uxth	r2, r3
 8002a1c:	68fb      	ldr	r3, [r7, #12]
 8002a1e:	851a      	strh	r2, [r3, #40]	@ 0x28
          hi2c->XferCount--;
 8002a20:	68fb      	ldr	r3, [r7, #12]
 8002a22:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8002a24:	b29b      	uxth	r3, r3
 8002a26:	3b01      	subs	r3, #1
 8002a28:	b29a      	uxth	r2, r3
 8002a2a:	68fb      	ldr	r3, [r7, #12]
 8002a2c:	855a      	strh	r2, [r3, #42]	@ 0x2a
 8002a2e:	e117      	b.n	8002c60 <HAL_I2C_Mem_Read+0x430>
        }
        /* Two bytes */
        else if (hi2c->XferSize == 2U)
 8002a30:	68fb      	ldr	r3, [r7, #12]
 8002a32:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8002a34:	2b02      	cmp	r3, #2
 8002a36:	d14e      	bne.n	8002ad6 <HAL_I2C_Mem_Read+0x2a6>
        {
          /* Wait until BTF flag is set */
          if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BTF, RESET, Timeout, tickstart) != HAL_OK)
 8002a38:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002a3a:	9300      	str	r3, [sp, #0]
 8002a3c:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8002a3e:	2200      	movs	r2, #0
 8002a40:	4906      	ldr	r1, [pc, #24]	@ (8002a5c <HAL_I2C_Mem_Read+0x22c>)
 8002a42:	68f8      	ldr	r0, [r7, #12]
 8002a44:	f000 faa4 	bl	8002f90 <I2C_WaitOnFlagUntilTimeout>
 8002a48:	4603      	mov	r3, r0
 8002a4a:	2b00      	cmp	r3, #0
 8002a4c:	d008      	beq.n	8002a60 <HAL_I2C_Mem_Read+0x230>
          {
            return HAL_ERROR;
 8002a4e:	2301      	movs	r3, #1
 8002a50:	e11a      	b.n	8002c88 <HAL_I2C_Mem_Read+0x458>
 8002a52:	bf00      	nop
 8002a54:	00100002 	.word	0x00100002
 8002a58:	ffff0000 	.word	0xffff0000
 8002a5c:	00010004 	.word	0x00010004
          }

          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8002a60:	68fb      	ldr	r3, [r7, #12]
 8002a62:	681b      	ldr	r3, [r3, #0]
 8002a64:	681a      	ldr	r2, [r3, #0]
 8002a66:	68fb      	ldr	r3, [r7, #12]
 8002a68:	681b      	ldr	r3, [r3, #0]
 8002a6a:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8002a6e:	601a      	str	r2, [r3, #0]

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8002a70:	68fb      	ldr	r3, [r7, #12]
 8002a72:	681b      	ldr	r3, [r3, #0]
 8002a74:	691a      	ldr	r2, [r3, #16]
 8002a76:	68fb      	ldr	r3, [r7, #12]
 8002a78:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002a7a:	b2d2      	uxtb	r2, r2
 8002a7c:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8002a7e:	68fb      	ldr	r3, [r7, #12]
 8002a80:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002a82:	1c5a      	adds	r2, r3, #1
 8002a84:	68fb      	ldr	r3, [r7, #12]
 8002a86:	625a      	str	r2, [r3, #36]	@ 0x24

          /* Update counter */
          hi2c->XferSize--;
 8002a88:	68fb      	ldr	r3, [r7, #12]
 8002a8a:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8002a8c:	3b01      	subs	r3, #1
 8002a8e:	b29a      	uxth	r2, r3
 8002a90:	68fb      	ldr	r3, [r7, #12]
 8002a92:	851a      	strh	r2, [r3, #40]	@ 0x28
          hi2c->XferCount--;
 8002a94:	68fb      	ldr	r3, [r7, #12]
 8002a96:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8002a98:	b29b      	uxth	r3, r3
 8002a9a:	3b01      	subs	r3, #1
 8002a9c:	b29a      	uxth	r2, r3
 8002a9e:	68fb      	ldr	r3, [r7, #12]
 8002aa0:	855a      	strh	r2, [r3, #42]	@ 0x2a

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8002aa2:	68fb      	ldr	r3, [r7, #12]
 8002aa4:	681b      	ldr	r3, [r3, #0]
 8002aa6:	691a      	ldr	r2, [r3, #16]
 8002aa8:	68fb      	ldr	r3, [r7, #12]
 8002aaa:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002aac:	b2d2      	uxtb	r2, r2
 8002aae:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8002ab0:	68fb      	ldr	r3, [r7, #12]
 8002ab2:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002ab4:	1c5a      	adds	r2, r3, #1
 8002ab6:	68fb      	ldr	r3, [r7, #12]
 8002ab8:	625a      	str	r2, [r3, #36]	@ 0x24

          /* Update counter */
          hi2c->XferSize--;
 8002aba:	68fb      	ldr	r3, [r7, #12]
 8002abc:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8002abe:	3b01      	subs	r3, #1
 8002ac0:	b29a      	uxth	r2, r3
 8002ac2:	68fb      	ldr	r3, [r7, #12]
 8002ac4:	851a      	strh	r2, [r3, #40]	@ 0x28
          hi2c->XferCount--;
 8002ac6:	68fb      	ldr	r3, [r7, #12]
 8002ac8:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8002aca:	b29b      	uxth	r3, r3
 8002acc:	3b01      	subs	r3, #1
 8002ace:	b29a      	uxth	r2, r3
 8002ad0:	68fb      	ldr	r3, [r7, #12]
 8002ad2:	855a      	strh	r2, [r3, #42]	@ 0x2a
 8002ad4:	e0c4      	b.n	8002c60 <HAL_I2C_Mem_Read+0x430>
        }
        /* 3 Last bytes */
        else
        {
          /* Wait until BTF flag is set */
          if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BTF, RESET, Timeout, tickstart) != HAL_OK)
 8002ad6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002ad8:	9300      	str	r3, [sp, #0]
 8002ada:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8002adc:	2200      	movs	r2, #0
 8002ade:	496c      	ldr	r1, [pc, #432]	@ (8002c90 <HAL_I2C_Mem_Read+0x460>)
 8002ae0:	68f8      	ldr	r0, [r7, #12]
 8002ae2:	f000 fa55 	bl	8002f90 <I2C_WaitOnFlagUntilTimeout>
 8002ae6:	4603      	mov	r3, r0
 8002ae8:	2b00      	cmp	r3, #0
 8002aea:	d001      	beq.n	8002af0 <HAL_I2C_Mem_Read+0x2c0>
          {
            return HAL_ERROR;
 8002aec:	2301      	movs	r3, #1
 8002aee:	e0cb      	b.n	8002c88 <HAL_I2C_Mem_Read+0x458>
          }

          /* Disable Acknowledge */
          CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8002af0:	68fb      	ldr	r3, [r7, #12]
 8002af2:	681b      	ldr	r3, [r3, #0]
 8002af4:	681a      	ldr	r2, [r3, #0]
 8002af6:	68fb      	ldr	r3, [r7, #12]
 8002af8:	681b      	ldr	r3, [r3, #0]
 8002afa:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8002afe:	601a      	str	r2, [r3, #0]

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8002b00:	68fb      	ldr	r3, [r7, #12]
 8002b02:	681b      	ldr	r3, [r3, #0]
 8002b04:	691a      	ldr	r2, [r3, #16]
 8002b06:	68fb      	ldr	r3, [r7, #12]
 8002b08:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002b0a:	b2d2      	uxtb	r2, r2
 8002b0c:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8002b0e:	68fb      	ldr	r3, [r7, #12]
 8002b10:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002b12:	1c5a      	adds	r2, r3, #1
 8002b14:	68fb      	ldr	r3, [r7, #12]
 8002b16:	625a      	str	r2, [r3, #36]	@ 0x24

          /* Update counter */
          hi2c->XferSize--;
 8002b18:	68fb      	ldr	r3, [r7, #12]
 8002b1a:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8002b1c:	3b01      	subs	r3, #1
 8002b1e:	b29a      	uxth	r2, r3
 8002b20:	68fb      	ldr	r3, [r7, #12]
 8002b22:	851a      	strh	r2, [r3, #40]	@ 0x28
          hi2c->XferCount--;
 8002b24:	68fb      	ldr	r3, [r7, #12]
 8002b26:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8002b28:	b29b      	uxth	r3, r3
 8002b2a:	3b01      	subs	r3, #1
 8002b2c:	b29a      	uxth	r2, r3
 8002b2e:	68fb      	ldr	r3, [r7, #12]
 8002b30:	855a      	strh	r2, [r3, #42]	@ 0x2a

          /* Wait until BTF flag is set */
          if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BTF, RESET, Timeout, tickstart) != HAL_OK)
 8002b32:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002b34:	9300      	str	r3, [sp, #0]
 8002b36:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8002b38:	2200      	movs	r2, #0
 8002b3a:	4955      	ldr	r1, [pc, #340]	@ (8002c90 <HAL_I2C_Mem_Read+0x460>)
 8002b3c:	68f8      	ldr	r0, [r7, #12]
 8002b3e:	f000 fa27 	bl	8002f90 <I2C_WaitOnFlagUntilTimeout>
 8002b42:	4603      	mov	r3, r0
 8002b44:	2b00      	cmp	r3, #0
 8002b46:	d001      	beq.n	8002b4c <HAL_I2C_Mem_Read+0x31c>
          {
            return HAL_ERROR;
 8002b48:	2301      	movs	r3, #1
 8002b4a:	e09d      	b.n	8002c88 <HAL_I2C_Mem_Read+0x458>
          }

          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8002b4c:	68fb      	ldr	r3, [r7, #12]
 8002b4e:	681b      	ldr	r3, [r3, #0]
 8002b50:	681a      	ldr	r2, [r3, #0]
 8002b52:	68fb      	ldr	r3, [r7, #12]
 8002b54:	681b      	ldr	r3, [r3, #0]
 8002b56:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8002b5a:	601a      	str	r2, [r3, #0]

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8002b5c:	68fb      	ldr	r3, [r7, #12]
 8002b5e:	681b      	ldr	r3, [r3, #0]
 8002b60:	691a      	ldr	r2, [r3, #16]
 8002b62:	68fb      	ldr	r3, [r7, #12]
 8002b64:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002b66:	b2d2      	uxtb	r2, r2
 8002b68:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8002b6a:	68fb      	ldr	r3, [r7, #12]
 8002b6c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002b6e:	1c5a      	adds	r2, r3, #1
 8002b70:	68fb      	ldr	r3, [r7, #12]
 8002b72:	625a      	str	r2, [r3, #36]	@ 0x24

          /* Update counter */
          hi2c->XferSize--;
 8002b74:	68fb      	ldr	r3, [r7, #12]
 8002b76:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8002b78:	3b01      	subs	r3, #1
 8002b7a:	b29a      	uxth	r2, r3
 8002b7c:	68fb      	ldr	r3, [r7, #12]
 8002b7e:	851a      	strh	r2, [r3, #40]	@ 0x28
          hi2c->XferCount--;
 8002b80:	68fb      	ldr	r3, [r7, #12]
 8002b82:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8002b84:	b29b      	uxth	r3, r3
 8002b86:	3b01      	subs	r3, #1
 8002b88:	b29a      	uxth	r2, r3
 8002b8a:	68fb      	ldr	r3, [r7, #12]
 8002b8c:	855a      	strh	r2, [r3, #42]	@ 0x2a

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8002b8e:	68fb      	ldr	r3, [r7, #12]
 8002b90:	681b      	ldr	r3, [r3, #0]
 8002b92:	691a      	ldr	r2, [r3, #16]
 8002b94:	68fb      	ldr	r3, [r7, #12]
 8002b96:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002b98:	b2d2      	uxtb	r2, r2
 8002b9a:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8002b9c:	68fb      	ldr	r3, [r7, #12]
 8002b9e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002ba0:	1c5a      	adds	r2, r3, #1
 8002ba2:	68fb      	ldr	r3, [r7, #12]
 8002ba4:	625a      	str	r2, [r3, #36]	@ 0x24

          /* Update counter */
          hi2c->XferSize--;
 8002ba6:	68fb      	ldr	r3, [r7, #12]
 8002ba8:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8002baa:	3b01      	subs	r3, #1
 8002bac:	b29a      	uxth	r2, r3
 8002bae:	68fb      	ldr	r3, [r7, #12]
 8002bb0:	851a      	strh	r2, [r3, #40]	@ 0x28
          hi2c->XferCount--;
 8002bb2:	68fb      	ldr	r3, [r7, #12]
 8002bb4:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8002bb6:	b29b      	uxth	r3, r3
 8002bb8:	3b01      	subs	r3, #1
 8002bba:	b29a      	uxth	r2, r3
 8002bbc:	68fb      	ldr	r3, [r7, #12]
 8002bbe:	855a      	strh	r2, [r3, #42]	@ 0x2a
 8002bc0:	e04e      	b.n	8002c60 <HAL_I2C_Mem_Read+0x430>
        }
      }
      else
      {
        /* Wait until RXNE flag is set */
        if (I2C_WaitOnRXNEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8002bc2:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8002bc4:	6bb9      	ldr	r1, [r7, #56]	@ 0x38
 8002bc6:	68f8      	ldr	r0, [r7, #12]
 8002bc8:	f000 fb8c 	bl	80032e4 <I2C_WaitOnRXNEFlagUntilTimeout>
 8002bcc:	4603      	mov	r3, r0
 8002bce:	2b00      	cmp	r3, #0
 8002bd0:	d001      	beq.n	8002bd6 <HAL_I2C_Mem_Read+0x3a6>
        {
          return HAL_ERROR;
 8002bd2:	2301      	movs	r3, #1
 8002bd4:	e058      	b.n	8002c88 <HAL_I2C_Mem_Read+0x458>
        }

        /* Read data from DR */
        *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8002bd6:	68fb      	ldr	r3, [r7, #12]
 8002bd8:	681b      	ldr	r3, [r3, #0]
 8002bda:	691a      	ldr	r2, [r3, #16]
 8002bdc:	68fb      	ldr	r3, [r7, #12]
 8002bde:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002be0:	b2d2      	uxtb	r2, r2
 8002be2:	701a      	strb	r2, [r3, #0]

        /* Increment Buffer pointer */
        hi2c->pBuffPtr++;
 8002be4:	68fb      	ldr	r3, [r7, #12]
 8002be6:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002be8:	1c5a      	adds	r2, r3, #1
 8002bea:	68fb      	ldr	r3, [r7, #12]
 8002bec:	625a      	str	r2, [r3, #36]	@ 0x24

        /* Update counter */
        hi2c->XferSize--;
 8002bee:	68fb      	ldr	r3, [r7, #12]
 8002bf0:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8002bf2:	3b01      	subs	r3, #1
 8002bf4:	b29a      	uxth	r2, r3
 8002bf6:	68fb      	ldr	r3, [r7, #12]
 8002bf8:	851a      	strh	r2, [r3, #40]	@ 0x28
        hi2c->XferCount--;
 8002bfa:	68fb      	ldr	r3, [r7, #12]
 8002bfc:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8002bfe:	b29b      	uxth	r3, r3
 8002c00:	3b01      	subs	r3, #1
 8002c02:	b29a      	uxth	r2, r3
 8002c04:	68fb      	ldr	r3, [r7, #12]
 8002c06:	855a      	strh	r2, [r3, #42]	@ 0x2a

        if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == SET)
 8002c08:	68fb      	ldr	r3, [r7, #12]
 8002c0a:	681b      	ldr	r3, [r3, #0]
 8002c0c:	695b      	ldr	r3, [r3, #20]
 8002c0e:	f003 0304 	and.w	r3, r3, #4
 8002c12:	2b04      	cmp	r3, #4
 8002c14:	d124      	bne.n	8002c60 <HAL_I2C_Mem_Read+0x430>
        {
          if (hi2c->XferSize == 3U)
 8002c16:	68fb      	ldr	r3, [r7, #12]
 8002c18:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8002c1a:	2b03      	cmp	r3, #3
 8002c1c:	d107      	bne.n	8002c2e <HAL_I2C_Mem_Read+0x3fe>
          {
            /* Disable Acknowledge */
            CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8002c1e:	68fb      	ldr	r3, [r7, #12]
 8002c20:	681b      	ldr	r3, [r3, #0]
 8002c22:	681a      	ldr	r2, [r3, #0]
 8002c24:	68fb      	ldr	r3, [r7, #12]
 8002c26:	681b      	ldr	r3, [r3, #0]
 8002c28:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8002c2c:	601a      	str	r2, [r3, #0]
          }
          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8002c2e:	68fb      	ldr	r3, [r7, #12]
 8002c30:	681b      	ldr	r3, [r3, #0]
 8002c32:	691a      	ldr	r2, [r3, #16]
 8002c34:	68fb      	ldr	r3, [r7, #12]
 8002c36:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002c38:	b2d2      	uxtb	r2, r2
 8002c3a:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8002c3c:	68fb      	ldr	r3, [r7, #12]
 8002c3e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002c40:	1c5a      	adds	r2, r3, #1
 8002c42:	68fb      	ldr	r3, [r7, #12]
 8002c44:	625a      	str	r2, [r3, #36]	@ 0x24

          /* Update counter */
          hi2c->XferSize--;
 8002c46:	68fb      	ldr	r3, [r7, #12]
 8002c48:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8002c4a:	3b01      	subs	r3, #1
 8002c4c:	b29a      	uxth	r2, r3
 8002c4e:	68fb      	ldr	r3, [r7, #12]
 8002c50:	851a      	strh	r2, [r3, #40]	@ 0x28
          hi2c->XferCount--;
 8002c52:	68fb      	ldr	r3, [r7, #12]
 8002c54:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8002c56:	b29b      	uxth	r3, r3
 8002c58:	3b01      	subs	r3, #1
 8002c5a:	b29a      	uxth	r2, r3
 8002c5c:	68fb      	ldr	r3, [r7, #12]
 8002c5e:	855a      	strh	r2, [r3, #42]	@ 0x2a
    while (hi2c->XferSize > 0U)
 8002c60:	68fb      	ldr	r3, [r7, #12]
 8002c62:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8002c64:	2b00      	cmp	r3, #0
 8002c66:	f47f aeb6 	bne.w	80029d6 <HAL_I2C_Mem_Read+0x1a6>
        }
      }
    }

    hi2c->State = HAL_I2C_STATE_READY;
 8002c6a:	68fb      	ldr	r3, [r7, #12]
 8002c6c:	2220      	movs	r2, #32
 8002c6e:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    hi2c->Mode = HAL_I2C_MODE_NONE;
 8002c72:	68fb      	ldr	r3, [r7, #12]
 8002c74:	2200      	movs	r2, #0
 8002c76:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8002c7a:	68fb      	ldr	r3, [r7, #12]
 8002c7c:	2200      	movs	r2, #0
 8002c7e:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    return HAL_OK;
 8002c82:	2300      	movs	r3, #0
 8002c84:	e000      	b.n	8002c88 <HAL_I2C_Mem_Read+0x458>
  }
  else
  {
    return HAL_BUSY;
 8002c86:	2302      	movs	r3, #2
  }
}
 8002c88:	4618      	mov	r0, r3
 8002c8a:	3728      	adds	r7, #40	@ 0x28
 8002c8c:	46bd      	mov	sp, r7
 8002c8e:	bd80      	pop	{r7, pc}
 8002c90:	00010004 	.word	0x00010004

08002c94 <I2C_RequestMemoryWrite>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_RequestMemoryWrite(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress, uint16_t MemAddSize, uint32_t Timeout, uint32_t Tickstart)
{
 8002c94:	b580      	push	{r7, lr}
 8002c96:	b088      	sub	sp, #32
 8002c98:	af02      	add	r7, sp, #8
 8002c9a:	60f8      	str	r0, [r7, #12]
 8002c9c:	4608      	mov	r0, r1
 8002c9e:	4611      	mov	r1, r2
 8002ca0:	461a      	mov	r2, r3
 8002ca2:	4603      	mov	r3, r0
 8002ca4:	817b      	strh	r3, [r7, #10]
 8002ca6:	460b      	mov	r3, r1
 8002ca8:	813b      	strh	r3, [r7, #8]
 8002caa:	4613      	mov	r3, r2
 8002cac:	80fb      	strh	r3, [r7, #6]
  /* Generate Start */
  SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 8002cae:	68fb      	ldr	r3, [r7, #12]
 8002cb0:	681b      	ldr	r3, [r3, #0]
 8002cb2:	681a      	ldr	r2, [r3, #0]
 8002cb4:	68fb      	ldr	r3, [r7, #12]
 8002cb6:	681b      	ldr	r3, [r3, #0]
 8002cb8:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 8002cbc:	601a      	str	r2, [r3, #0]

  /* Wait until SB flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, Tickstart) != HAL_OK)
 8002cbe:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002cc0:	9300      	str	r3, [sp, #0]
 8002cc2:	6a3b      	ldr	r3, [r7, #32]
 8002cc4:	2200      	movs	r2, #0
 8002cc6:	f04f 1101 	mov.w	r1, #65537	@ 0x10001
 8002cca:	68f8      	ldr	r0, [r7, #12]
 8002ccc:	f000 f960 	bl	8002f90 <I2C_WaitOnFlagUntilTimeout>
 8002cd0:	4603      	mov	r3, r0
 8002cd2:	2b00      	cmp	r3, #0
 8002cd4:	d00d      	beq.n	8002cf2 <I2C_RequestMemoryWrite+0x5e>
  {
    if (READ_BIT(hi2c->Instance->CR1, I2C_CR1_START) == I2C_CR1_START)
 8002cd6:	68fb      	ldr	r3, [r7, #12]
 8002cd8:	681b      	ldr	r3, [r3, #0]
 8002cda:	681b      	ldr	r3, [r3, #0]
 8002cdc:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8002ce0:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8002ce4:	d103      	bne.n	8002cee <I2C_RequestMemoryWrite+0x5a>
    {
      hi2c->ErrorCode = HAL_I2C_WRONG_START;
 8002ce6:	68fb      	ldr	r3, [r7, #12]
 8002ce8:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8002cec:	641a      	str	r2, [r3, #64]	@ 0x40
    }
    return HAL_TIMEOUT;
 8002cee:	2303      	movs	r3, #3
 8002cf0:	e05f      	b.n	8002db2 <I2C_RequestMemoryWrite+0x11e>
  }

  /* Send slave address */
  hi2c->Instance->DR = I2C_7BIT_ADD_WRITE(DevAddress);
 8002cf2:	897b      	ldrh	r3, [r7, #10]
 8002cf4:	b2db      	uxtb	r3, r3
 8002cf6:	461a      	mov	r2, r3
 8002cf8:	68fb      	ldr	r3, [r7, #12]
 8002cfa:	681b      	ldr	r3, [r3, #0]
 8002cfc:	f002 02fe 	and.w	r2, r2, #254	@ 0xfe
 8002d00:	611a      	str	r2, [r3, #16]

  /* Wait until ADDR flag is set */
  if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, Timeout, Tickstart) != HAL_OK)
 8002d02:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002d04:	6a3a      	ldr	r2, [r7, #32]
 8002d06:	492d      	ldr	r1, [pc, #180]	@ (8002dbc <I2C_RequestMemoryWrite+0x128>)
 8002d08:	68f8      	ldr	r0, [r7, #12]
 8002d0a:	f000 f9bb 	bl	8003084 <I2C_WaitOnMasterAddressFlagUntilTimeout>
 8002d0e:	4603      	mov	r3, r0
 8002d10:	2b00      	cmp	r3, #0
 8002d12:	d001      	beq.n	8002d18 <I2C_RequestMemoryWrite+0x84>
  {
    return HAL_ERROR;
 8002d14:	2301      	movs	r3, #1
 8002d16:	e04c      	b.n	8002db2 <I2C_RequestMemoryWrite+0x11e>
  }

  /* Clear ADDR flag */
  __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8002d18:	2300      	movs	r3, #0
 8002d1a:	617b      	str	r3, [r7, #20]
 8002d1c:	68fb      	ldr	r3, [r7, #12]
 8002d1e:	681b      	ldr	r3, [r3, #0]
 8002d20:	695b      	ldr	r3, [r3, #20]
 8002d22:	617b      	str	r3, [r7, #20]
 8002d24:	68fb      	ldr	r3, [r7, #12]
 8002d26:	681b      	ldr	r3, [r3, #0]
 8002d28:	699b      	ldr	r3, [r3, #24]
 8002d2a:	617b      	str	r3, [r7, #20]
 8002d2c:	697b      	ldr	r3, [r7, #20]

  /* Wait until TXE flag is set */
  if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 8002d2e:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8002d30:	6a39      	ldr	r1, [r7, #32]
 8002d32:	68f8      	ldr	r0, [r7, #12]
 8002d34:	f000 fa46 	bl	80031c4 <I2C_WaitOnTXEFlagUntilTimeout>
 8002d38:	4603      	mov	r3, r0
 8002d3a:	2b00      	cmp	r3, #0
 8002d3c:	d00d      	beq.n	8002d5a <I2C_RequestMemoryWrite+0xc6>
  {
    if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8002d3e:	68fb      	ldr	r3, [r7, #12]
 8002d40:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002d42:	2b04      	cmp	r3, #4
 8002d44:	d107      	bne.n	8002d56 <I2C_RequestMemoryWrite+0xc2>
    {
      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8002d46:	68fb      	ldr	r3, [r7, #12]
 8002d48:	681b      	ldr	r3, [r3, #0]
 8002d4a:	681a      	ldr	r2, [r3, #0]
 8002d4c:	68fb      	ldr	r3, [r7, #12]
 8002d4e:	681b      	ldr	r3, [r3, #0]
 8002d50:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8002d54:	601a      	str	r2, [r3, #0]
    }
    return HAL_ERROR;
 8002d56:	2301      	movs	r3, #1
 8002d58:	e02b      	b.n	8002db2 <I2C_RequestMemoryWrite+0x11e>
  }

  /* If Memory address size is 8Bit */
  if (MemAddSize == I2C_MEMADD_SIZE_8BIT)
 8002d5a:	88fb      	ldrh	r3, [r7, #6]
 8002d5c:	2b01      	cmp	r3, #1
 8002d5e:	d105      	bne.n	8002d6c <I2C_RequestMemoryWrite+0xd8>
  {
    /* Send Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_LSB(MemAddress);
 8002d60:	893b      	ldrh	r3, [r7, #8]
 8002d62:	b2da      	uxtb	r2, r3
 8002d64:	68fb      	ldr	r3, [r7, #12]
 8002d66:	681b      	ldr	r3, [r3, #0]
 8002d68:	611a      	str	r2, [r3, #16]
 8002d6a:	e021      	b.n	8002db0 <I2C_RequestMemoryWrite+0x11c>
  }
  /* If Memory address size is 16Bit */
  else
  {
    /* Send MSB of Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_MSB(MemAddress);
 8002d6c:	893b      	ldrh	r3, [r7, #8]
 8002d6e:	0a1b      	lsrs	r3, r3, #8
 8002d70:	b29b      	uxth	r3, r3
 8002d72:	b2da      	uxtb	r2, r3
 8002d74:	68fb      	ldr	r3, [r7, #12]
 8002d76:	681b      	ldr	r3, [r3, #0]
 8002d78:	611a      	str	r2, [r3, #16]

    /* Wait until TXE flag is set */
    if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 8002d7a:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8002d7c:	6a39      	ldr	r1, [r7, #32]
 8002d7e:	68f8      	ldr	r0, [r7, #12]
 8002d80:	f000 fa20 	bl	80031c4 <I2C_WaitOnTXEFlagUntilTimeout>
 8002d84:	4603      	mov	r3, r0
 8002d86:	2b00      	cmp	r3, #0
 8002d88:	d00d      	beq.n	8002da6 <I2C_RequestMemoryWrite+0x112>
    {
      if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8002d8a:	68fb      	ldr	r3, [r7, #12]
 8002d8c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002d8e:	2b04      	cmp	r3, #4
 8002d90:	d107      	bne.n	8002da2 <I2C_RequestMemoryWrite+0x10e>
      {
        /* Generate Stop */
        SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8002d92:	68fb      	ldr	r3, [r7, #12]
 8002d94:	681b      	ldr	r3, [r3, #0]
 8002d96:	681a      	ldr	r2, [r3, #0]
 8002d98:	68fb      	ldr	r3, [r7, #12]
 8002d9a:	681b      	ldr	r3, [r3, #0]
 8002d9c:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8002da0:	601a      	str	r2, [r3, #0]
      }
      return HAL_ERROR;
 8002da2:	2301      	movs	r3, #1
 8002da4:	e005      	b.n	8002db2 <I2C_RequestMemoryWrite+0x11e>
    }

    /* Send LSB of Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_LSB(MemAddress);
 8002da6:	893b      	ldrh	r3, [r7, #8]
 8002da8:	b2da      	uxtb	r2, r3
 8002daa:	68fb      	ldr	r3, [r7, #12]
 8002dac:	681b      	ldr	r3, [r3, #0]
 8002dae:	611a      	str	r2, [r3, #16]
  }

  return HAL_OK;
 8002db0:	2300      	movs	r3, #0
}
 8002db2:	4618      	mov	r0, r3
 8002db4:	3718      	adds	r7, #24
 8002db6:	46bd      	mov	sp, r7
 8002db8:	bd80      	pop	{r7, pc}
 8002dba:	bf00      	nop
 8002dbc:	00010002 	.word	0x00010002

08002dc0 <I2C_RequestMemoryRead>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_RequestMemoryRead(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress, uint16_t MemAddSize, uint32_t Timeout, uint32_t Tickstart)
{
 8002dc0:	b580      	push	{r7, lr}
 8002dc2:	b088      	sub	sp, #32
 8002dc4:	af02      	add	r7, sp, #8
 8002dc6:	60f8      	str	r0, [r7, #12]
 8002dc8:	4608      	mov	r0, r1
 8002dca:	4611      	mov	r1, r2
 8002dcc:	461a      	mov	r2, r3
 8002dce:	4603      	mov	r3, r0
 8002dd0:	817b      	strh	r3, [r7, #10]
 8002dd2:	460b      	mov	r3, r1
 8002dd4:	813b      	strh	r3, [r7, #8]
 8002dd6:	4613      	mov	r3, r2
 8002dd8:	80fb      	strh	r3, [r7, #6]
  /* Enable Acknowledge */
  SET_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8002dda:	68fb      	ldr	r3, [r7, #12]
 8002ddc:	681b      	ldr	r3, [r3, #0]
 8002dde:	681a      	ldr	r2, [r3, #0]
 8002de0:	68fb      	ldr	r3, [r7, #12]
 8002de2:	681b      	ldr	r3, [r3, #0]
 8002de4:	f442 6280 	orr.w	r2, r2, #1024	@ 0x400
 8002de8:	601a      	str	r2, [r3, #0]

  /* Generate Start */
  SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 8002dea:	68fb      	ldr	r3, [r7, #12]
 8002dec:	681b      	ldr	r3, [r3, #0]
 8002dee:	681a      	ldr	r2, [r3, #0]
 8002df0:	68fb      	ldr	r3, [r7, #12]
 8002df2:	681b      	ldr	r3, [r3, #0]
 8002df4:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 8002df8:	601a      	str	r2, [r3, #0]

  /* Wait until SB flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, Tickstart) != HAL_OK)
 8002dfa:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002dfc:	9300      	str	r3, [sp, #0]
 8002dfe:	6a3b      	ldr	r3, [r7, #32]
 8002e00:	2200      	movs	r2, #0
 8002e02:	f04f 1101 	mov.w	r1, #65537	@ 0x10001
 8002e06:	68f8      	ldr	r0, [r7, #12]
 8002e08:	f000 f8c2 	bl	8002f90 <I2C_WaitOnFlagUntilTimeout>
 8002e0c:	4603      	mov	r3, r0
 8002e0e:	2b00      	cmp	r3, #0
 8002e10:	d00d      	beq.n	8002e2e <I2C_RequestMemoryRead+0x6e>
  {
    if (READ_BIT(hi2c->Instance->CR1, I2C_CR1_START) == I2C_CR1_START)
 8002e12:	68fb      	ldr	r3, [r7, #12]
 8002e14:	681b      	ldr	r3, [r3, #0]
 8002e16:	681b      	ldr	r3, [r3, #0]
 8002e18:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8002e1c:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8002e20:	d103      	bne.n	8002e2a <I2C_RequestMemoryRead+0x6a>
    {
      hi2c->ErrorCode = HAL_I2C_WRONG_START;
 8002e22:	68fb      	ldr	r3, [r7, #12]
 8002e24:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8002e28:	641a      	str	r2, [r3, #64]	@ 0x40
    }
    return HAL_TIMEOUT;
 8002e2a:	2303      	movs	r3, #3
 8002e2c:	e0aa      	b.n	8002f84 <I2C_RequestMemoryRead+0x1c4>
  }

  /* Send slave address */
  hi2c->Instance->DR = I2C_7BIT_ADD_WRITE(DevAddress);
 8002e2e:	897b      	ldrh	r3, [r7, #10]
 8002e30:	b2db      	uxtb	r3, r3
 8002e32:	461a      	mov	r2, r3
 8002e34:	68fb      	ldr	r3, [r7, #12]
 8002e36:	681b      	ldr	r3, [r3, #0]
 8002e38:	f002 02fe 	and.w	r2, r2, #254	@ 0xfe
 8002e3c:	611a      	str	r2, [r3, #16]

  /* Wait until ADDR flag is set */
  if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, Timeout, Tickstart) != HAL_OK)
 8002e3e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002e40:	6a3a      	ldr	r2, [r7, #32]
 8002e42:	4952      	ldr	r1, [pc, #328]	@ (8002f8c <I2C_RequestMemoryRead+0x1cc>)
 8002e44:	68f8      	ldr	r0, [r7, #12]
 8002e46:	f000 f91d 	bl	8003084 <I2C_WaitOnMasterAddressFlagUntilTimeout>
 8002e4a:	4603      	mov	r3, r0
 8002e4c:	2b00      	cmp	r3, #0
 8002e4e:	d001      	beq.n	8002e54 <I2C_RequestMemoryRead+0x94>
  {
    return HAL_ERROR;
 8002e50:	2301      	movs	r3, #1
 8002e52:	e097      	b.n	8002f84 <I2C_RequestMemoryRead+0x1c4>
  }

  /* Clear ADDR flag */
  __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8002e54:	2300      	movs	r3, #0
 8002e56:	617b      	str	r3, [r7, #20]
 8002e58:	68fb      	ldr	r3, [r7, #12]
 8002e5a:	681b      	ldr	r3, [r3, #0]
 8002e5c:	695b      	ldr	r3, [r3, #20]
 8002e5e:	617b      	str	r3, [r7, #20]
 8002e60:	68fb      	ldr	r3, [r7, #12]
 8002e62:	681b      	ldr	r3, [r3, #0]
 8002e64:	699b      	ldr	r3, [r3, #24]
 8002e66:	617b      	str	r3, [r7, #20]
 8002e68:	697b      	ldr	r3, [r7, #20]

  /* Wait until TXE flag is set */
  if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 8002e6a:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8002e6c:	6a39      	ldr	r1, [r7, #32]
 8002e6e:	68f8      	ldr	r0, [r7, #12]
 8002e70:	f000 f9a8 	bl	80031c4 <I2C_WaitOnTXEFlagUntilTimeout>
 8002e74:	4603      	mov	r3, r0
 8002e76:	2b00      	cmp	r3, #0
 8002e78:	d00d      	beq.n	8002e96 <I2C_RequestMemoryRead+0xd6>
  {
    if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8002e7a:	68fb      	ldr	r3, [r7, #12]
 8002e7c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002e7e:	2b04      	cmp	r3, #4
 8002e80:	d107      	bne.n	8002e92 <I2C_RequestMemoryRead+0xd2>
    {
      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8002e82:	68fb      	ldr	r3, [r7, #12]
 8002e84:	681b      	ldr	r3, [r3, #0]
 8002e86:	681a      	ldr	r2, [r3, #0]
 8002e88:	68fb      	ldr	r3, [r7, #12]
 8002e8a:	681b      	ldr	r3, [r3, #0]
 8002e8c:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8002e90:	601a      	str	r2, [r3, #0]
    }
    return HAL_ERROR;
 8002e92:	2301      	movs	r3, #1
 8002e94:	e076      	b.n	8002f84 <I2C_RequestMemoryRead+0x1c4>
  }

  /* If Memory address size is 8Bit */
  if (MemAddSize == I2C_MEMADD_SIZE_8BIT)
 8002e96:	88fb      	ldrh	r3, [r7, #6]
 8002e98:	2b01      	cmp	r3, #1
 8002e9a:	d105      	bne.n	8002ea8 <I2C_RequestMemoryRead+0xe8>
  {
    /* Send Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_LSB(MemAddress);
 8002e9c:	893b      	ldrh	r3, [r7, #8]
 8002e9e:	b2da      	uxtb	r2, r3
 8002ea0:	68fb      	ldr	r3, [r7, #12]
 8002ea2:	681b      	ldr	r3, [r3, #0]
 8002ea4:	611a      	str	r2, [r3, #16]
 8002ea6:	e021      	b.n	8002eec <I2C_RequestMemoryRead+0x12c>
  }
  /* If Memory address size is 16Bit */
  else
  {
    /* Send MSB of Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_MSB(MemAddress);
 8002ea8:	893b      	ldrh	r3, [r7, #8]
 8002eaa:	0a1b      	lsrs	r3, r3, #8
 8002eac:	b29b      	uxth	r3, r3
 8002eae:	b2da      	uxtb	r2, r3
 8002eb0:	68fb      	ldr	r3, [r7, #12]
 8002eb2:	681b      	ldr	r3, [r3, #0]
 8002eb4:	611a      	str	r2, [r3, #16]

    /* Wait until TXE flag is set */
    if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 8002eb6:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8002eb8:	6a39      	ldr	r1, [r7, #32]
 8002eba:	68f8      	ldr	r0, [r7, #12]
 8002ebc:	f000 f982 	bl	80031c4 <I2C_WaitOnTXEFlagUntilTimeout>
 8002ec0:	4603      	mov	r3, r0
 8002ec2:	2b00      	cmp	r3, #0
 8002ec4:	d00d      	beq.n	8002ee2 <I2C_RequestMemoryRead+0x122>
    {
      if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8002ec6:	68fb      	ldr	r3, [r7, #12]
 8002ec8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002eca:	2b04      	cmp	r3, #4
 8002ecc:	d107      	bne.n	8002ede <I2C_RequestMemoryRead+0x11e>
      {
        /* Generate Stop */
        SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8002ece:	68fb      	ldr	r3, [r7, #12]
 8002ed0:	681b      	ldr	r3, [r3, #0]
 8002ed2:	681a      	ldr	r2, [r3, #0]
 8002ed4:	68fb      	ldr	r3, [r7, #12]
 8002ed6:	681b      	ldr	r3, [r3, #0]
 8002ed8:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8002edc:	601a      	str	r2, [r3, #0]
      }
      return HAL_ERROR;
 8002ede:	2301      	movs	r3, #1
 8002ee0:	e050      	b.n	8002f84 <I2C_RequestMemoryRead+0x1c4>
    }

    /* Send LSB of Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_LSB(MemAddress);
 8002ee2:	893b      	ldrh	r3, [r7, #8]
 8002ee4:	b2da      	uxtb	r2, r3
 8002ee6:	68fb      	ldr	r3, [r7, #12]
 8002ee8:	681b      	ldr	r3, [r3, #0]
 8002eea:	611a      	str	r2, [r3, #16]
  }

  /* Wait until TXE flag is set */
  if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 8002eec:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8002eee:	6a39      	ldr	r1, [r7, #32]
 8002ef0:	68f8      	ldr	r0, [r7, #12]
 8002ef2:	f000 f967 	bl	80031c4 <I2C_WaitOnTXEFlagUntilTimeout>
 8002ef6:	4603      	mov	r3, r0
 8002ef8:	2b00      	cmp	r3, #0
 8002efa:	d00d      	beq.n	8002f18 <I2C_RequestMemoryRead+0x158>
  {
    if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8002efc:	68fb      	ldr	r3, [r7, #12]
 8002efe:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002f00:	2b04      	cmp	r3, #4
 8002f02:	d107      	bne.n	8002f14 <I2C_RequestMemoryRead+0x154>
    {
      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8002f04:	68fb      	ldr	r3, [r7, #12]
 8002f06:	681b      	ldr	r3, [r3, #0]
 8002f08:	681a      	ldr	r2, [r3, #0]
 8002f0a:	68fb      	ldr	r3, [r7, #12]
 8002f0c:	681b      	ldr	r3, [r3, #0]
 8002f0e:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8002f12:	601a      	str	r2, [r3, #0]
    }
    return HAL_ERROR;
 8002f14:	2301      	movs	r3, #1
 8002f16:	e035      	b.n	8002f84 <I2C_RequestMemoryRead+0x1c4>
  }

  /* Generate Restart */
  SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 8002f18:	68fb      	ldr	r3, [r7, #12]
 8002f1a:	681b      	ldr	r3, [r3, #0]
 8002f1c:	681a      	ldr	r2, [r3, #0]
 8002f1e:	68fb      	ldr	r3, [r7, #12]
 8002f20:	681b      	ldr	r3, [r3, #0]
 8002f22:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 8002f26:	601a      	str	r2, [r3, #0]

  /* Wait until SB flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, Tickstart) != HAL_OK)
 8002f28:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002f2a:	9300      	str	r3, [sp, #0]
 8002f2c:	6a3b      	ldr	r3, [r7, #32]
 8002f2e:	2200      	movs	r2, #0
 8002f30:	f04f 1101 	mov.w	r1, #65537	@ 0x10001
 8002f34:	68f8      	ldr	r0, [r7, #12]
 8002f36:	f000 f82b 	bl	8002f90 <I2C_WaitOnFlagUntilTimeout>
 8002f3a:	4603      	mov	r3, r0
 8002f3c:	2b00      	cmp	r3, #0
 8002f3e:	d00d      	beq.n	8002f5c <I2C_RequestMemoryRead+0x19c>
  {
    if (READ_BIT(hi2c->Instance->CR1, I2C_CR1_START) == I2C_CR1_START)
 8002f40:	68fb      	ldr	r3, [r7, #12]
 8002f42:	681b      	ldr	r3, [r3, #0]
 8002f44:	681b      	ldr	r3, [r3, #0]
 8002f46:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8002f4a:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8002f4e:	d103      	bne.n	8002f58 <I2C_RequestMemoryRead+0x198>
    {
      hi2c->ErrorCode = HAL_I2C_WRONG_START;
 8002f50:	68fb      	ldr	r3, [r7, #12]
 8002f52:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8002f56:	641a      	str	r2, [r3, #64]	@ 0x40
    }
    return HAL_TIMEOUT;
 8002f58:	2303      	movs	r3, #3
 8002f5a:	e013      	b.n	8002f84 <I2C_RequestMemoryRead+0x1c4>
  }

  /* Send slave address */
  hi2c->Instance->DR = I2C_7BIT_ADD_READ(DevAddress);
 8002f5c:	897b      	ldrh	r3, [r7, #10]
 8002f5e:	b2db      	uxtb	r3, r3
 8002f60:	f043 0301 	orr.w	r3, r3, #1
 8002f64:	b2da      	uxtb	r2, r3
 8002f66:	68fb      	ldr	r3, [r7, #12]
 8002f68:	681b      	ldr	r3, [r3, #0]
 8002f6a:	611a      	str	r2, [r3, #16]

  /* Wait until ADDR flag is set */
  if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, Timeout, Tickstart) != HAL_OK)
 8002f6c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002f6e:	6a3a      	ldr	r2, [r7, #32]
 8002f70:	4906      	ldr	r1, [pc, #24]	@ (8002f8c <I2C_RequestMemoryRead+0x1cc>)
 8002f72:	68f8      	ldr	r0, [r7, #12]
 8002f74:	f000 f886 	bl	8003084 <I2C_WaitOnMasterAddressFlagUntilTimeout>
 8002f78:	4603      	mov	r3, r0
 8002f7a:	2b00      	cmp	r3, #0
 8002f7c:	d001      	beq.n	8002f82 <I2C_RequestMemoryRead+0x1c2>
  {
    return HAL_ERROR;
 8002f7e:	2301      	movs	r3, #1
 8002f80:	e000      	b.n	8002f84 <I2C_RequestMemoryRead+0x1c4>
  }

  return HAL_OK;
 8002f82:	2300      	movs	r3, #0
}
 8002f84:	4618      	mov	r0, r3
 8002f86:	3718      	adds	r7, #24
 8002f88:	46bd      	mov	sp, r7
 8002f8a:	bd80      	pop	{r7, pc}
 8002f8c:	00010002 	.word	0x00010002

08002f90 <I2C_WaitOnFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, FlagStatus Status, uint32_t Timeout, uint32_t Tickstart)
{
 8002f90:	b580      	push	{r7, lr}
 8002f92:	b084      	sub	sp, #16
 8002f94:	af00      	add	r7, sp, #0
 8002f96:	60f8      	str	r0, [r7, #12]
 8002f98:	60b9      	str	r1, [r7, #8]
 8002f9a:	603b      	str	r3, [r7, #0]
 8002f9c:	4613      	mov	r3, r2
 8002f9e:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 8002fa0:	e048      	b.n	8003034 <I2C_WaitOnFlagUntilTimeout+0xa4>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8002fa2:	683b      	ldr	r3, [r7, #0]
 8002fa4:	f1b3 3fff 	cmp.w	r3, #4294967295
 8002fa8:	d044      	beq.n	8003034 <I2C_WaitOnFlagUntilTimeout+0xa4>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8002faa:	f7fe ff51 	bl	8001e50 <HAL_GetTick>
 8002fae:	4602      	mov	r2, r0
 8002fb0:	69bb      	ldr	r3, [r7, #24]
 8002fb2:	1ad3      	subs	r3, r2, r3
 8002fb4:	683a      	ldr	r2, [r7, #0]
 8002fb6:	429a      	cmp	r2, r3
 8002fb8:	d302      	bcc.n	8002fc0 <I2C_WaitOnFlagUntilTimeout+0x30>
 8002fba:	683b      	ldr	r3, [r7, #0]
 8002fbc:	2b00      	cmp	r3, #0
 8002fbe:	d139      	bne.n	8003034 <I2C_WaitOnFlagUntilTimeout+0xa4>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, Flag) == Status))
 8002fc0:	68bb      	ldr	r3, [r7, #8]
 8002fc2:	0c1b      	lsrs	r3, r3, #16
 8002fc4:	b2db      	uxtb	r3, r3
 8002fc6:	2b01      	cmp	r3, #1
 8002fc8:	d10d      	bne.n	8002fe6 <I2C_WaitOnFlagUntilTimeout+0x56>
 8002fca:	68fb      	ldr	r3, [r7, #12]
 8002fcc:	681b      	ldr	r3, [r3, #0]
 8002fce:	695b      	ldr	r3, [r3, #20]
 8002fd0:	43da      	mvns	r2, r3
 8002fd2:	68bb      	ldr	r3, [r7, #8]
 8002fd4:	4013      	ands	r3, r2
 8002fd6:	b29b      	uxth	r3, r3
 8002fd8:	2b00      	cmp	r3, #0
 8002fda:	bf0c      	ite	eq
 8002fdc:	2301      	moveq	r3, #1
 8002fde:	2300      	movne	r3, #0
 8002fe0:	b2db      	uxtb	r3, r3
 8002fe2:	461a      	mov	r2, r3
 8002fe4:	e00c      	b.n	8003000 <I2C_WaitOnFlagUntilTimeout+0x70>
 8002fe6:	68fb      	ldr	r3, [r7, #12]
 8002fe8:	681b      	ldr	r3, [r3, #0]
 8002fea:	699b      	ldr	r3, [r3, #24]
 8002fec:	43da      	mvns	r2, r3
 8002fee:	68bb      	ldr	r3, [r7, #8]
 8002ff0:	4013      	ands	r3, r2
 8002ff2:	b29b      	uxth	r3, r3
 8002ff4:	2b00      	cmp	r3, #0
 8002ff6:	bf0c      	ite	eq
 8002ff8:	2301      	moveq	r3, #1
 8002ffa:	2300      	movne	r3, #0
 8002ffc:	b2db      	uxtb	r3, r3
 8002ffe:	461a      	mov	r2, r3
 8003000:	79fb      	ldrb	r3, [r7, #7]
 8003002:	429a      	cmp	r2, r3
 8003004:	d116      	bne.n	8003034 <I2C_WaitOnFlagUntilTimeout+0xa4>
        {
          hi2c->PreviousState     = I2C_STATE_NONE;
 8003006:	68fb      	ldr	r3, [r7, #12]
 8003008:	2200      	movs	r2, #0
 800300a:	631a      	str	r2, [r3, #48]	@ 0x30
          hi2c->State             = HAL_I2C_STATE_READY;
 800300c:	68fb      	ldr	r3, [r7, #12]
 800300e:	2220      	movs	r2, #32
 8003010:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
          hi2c->Mode              = HAL_I2C_MODE_NONE;
 8003014:	68fb      	ldr	r3, [r7, #12]
 8003016:	2200      	movs	r2, #0
 8003018:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
          hi2c->ErrorCode         |= HAL_I2C_ERROR_TIMEOUT;
 800301c:	68fb      	ldr	r3, [r7, #12]
 800301e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003020:	f043 0220 	orr.w	r2, r3, #32
 8003024:	68fb      	ldr	r3, [r7, #12]
 8003026:	641a      	str	r2, [r3, #64]	@ 0x40

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 8003028:	68fb      	ldr	r3, [r7, #12]
 800302a:	2200      	movs	r2, #0
 800302c:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

          return HAL_ERROR;
 8003030:	2301      	movs	r3, #1
 8003032:	e023      	b.n	800307c <I2C_WaitOnFlagUntilTimeout+0xec>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 8003034:	68bb      	ldr	r3, [r7, #8]
 8003036:	0c1b      	lsrs	r3, r3, #16
 8003038:	b2db      	uxtb	r3, r3
 800303a:	2b01      	cmp	r3, #1
 800303c:	d10d      	bne.n	800305a <I2C_WaitOnFlagUntilTimeout+0xca>
 800303e:	68fb      	ldr	r3, [r7, #12]
 8003040:	681b      	ldr	r3, [r3, #0]
 8003042:	695b      	ldr	r3, [r3, #20]
 8003044:	43da      	mvns	r2, r3
 8003046:	68bb      	ldr	r3, [r7, #8]
 8003048:	4013      	ands	r3, r2
 800304a:	b29b      	uxth	r3, r3
 800304c:	2b00      	cmp	r3, #0
 800304e:	bf0c      	ite	eq
 8003050:	2301      	moveq	r3, #1
 8003052:	2300      	movne	r3, #0
 8003054:	b2db      	uxtb	r3, r3
 8003056:	461a      	mov	r2, r3
 8003058:	e00c      	b.n	8003074 <I2C_WaitOnFlagUntilTimeout+0xe4>
 800305a:	68fb      	ldr	r3, [r7, #12]
 800305c:	681b      	ldr	r3, [r3, #0]
 800305e:	699b      	ldr	r3, [r3, #24]
 8003060:	43da      	mvns	r2, r3
 8003062:	68bb      	ldr	r3, [r7, #8]
 8003064:	4013      	ands	r3, r2
 8003066:	b29b      	uxth	r3, r3
 8003068:	2b00      	cmp	r3, #0
 800306a:	bf0c      	ite	eq
 800306c:	2301      	moveq	r3, #1
 800306e:	2300      	movne	r3, #0
 8003070:	b2db      	uxtb	r3, r3
 8003072:	461a      	mov	r2, r3
 8003074:	79fb      	ldrb	r3, [r7, #7]
 8003076:	429a      	cmp	r2, r3
 8003078:	d093      	beq.n	8002fa2 <I2C_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 800307a:	2300      	movs	r3, #0
}
 800307c:	4618      	mov	r0, r3
 800307e:	3710      	adds	r7, #16
 8003080:	46bd      	mov	sp, r7
 8003082:	bd80      	pop	{r7, pc}

08003084 <I2C_WaitOnMasterAddressFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnMasterAddressFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, uint32_t Timeout, uint32_t Tickstart)
{
 8003084:	b580      	push	{r7, lr}
 8003086:	b084      	sub	sp, #16
 8003088:	af00      	add	r7, sp, #0
 800308a:	60f8      	str	r0, [r7, #12]
 800308c:	60b9      	str	r1, [r7, #8]
 800308e:	607a      	str	r2, [r7, #4]
 8003090:	603b      	str	r3, [r7, #0]
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == RESET)
 8003092:	e071      	b.n	8003178 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf4>
  {
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 8003094:	68fb      	ldr	r3, [r7, #12]
 8003096:	681b      	ldr	r3, [r3, #0]
 8003098:	695b      	ldr	r3, [r3, #20]
 800309a:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 800309e:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 80030a2:	d123      	bne.n	80030ec <I2C_WaitOnMasterAddressFlagUntilTimeout+0x68>
    {
      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 80030a4:	68fb      	ldr	r3, [r7, #12]
 80030a6:	681b      	ldr	r3, [r3, #0]
 80030a8:	681a      	ldr	r2, [r3, #0]
 80030aa:	68fb      	ldr	r3, [r7, #12]
 80030ac:	681b      	ldr	r3, [r3, #0]
 80030ae:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 80030b2:	601a      	str	r2, [r3, #0]

      /* Clear AF Flag */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 80030b4:	68fb      	ldr	r3, [r7, #12]
 80030b6:	681b      	ldr	r3, [r3, #0]
 80030b8:	f46f 6280 	mvn.w	r2, #1024	@ 0x400
 80030bc:	615a      	str	r2, [r3, #20]

      hi2c->PreviousState       = I2C_STATE_NONE;
 80030be:	68fb      	ldr	r3, [r7, #12]
 80030c0:	2200      	movs	r2, #0
 80030c2:	631a      	str	r2, [r3, #48]	@ 0x30
      hi2c->State               = HAL_I2C_STATE_READY;
 80030c4:	68fb      	ldr	r3, [r7, #12]
 80030c6:	2220      	movs	r2, #32
 80030c8:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
      hi2c->Mode                = HAL_I2C_MODE_NONE;
 80030cc:	68fb      	ldr	r3, [r7, #12]
 80030ce:	2200      	movs	r2, #0
 80030d0:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
      hi2c->ErrorCode           |= HAL_I2C_ERROR_AF;
 80030d4:	68fb      	ldr	r3, [r7, #12]
 80030d6:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80030d8:	f043 0204 	orr.w	r2, r3, #4
 80030dc:	68fb      	ldr	r3, [r7, #12]
 80030de:	641a      	str	r2, [r3, #64]	@ 0x40

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 80030e0:	68fb      	ldr	r3, [r7, #12]
 80030e2:	2200      	movs	r2, #0
 80030e4:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

      return HAL_ERROR;
 80030e8:	2301      	movs	r3, #1
 80030ea:	e067      	b.n	80031bc <I2C_WaitOnMasterAddressFlagUntilTimeout+0x138>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 80030ec:	687b      	ldr	r3, [r7, #4]
 80030ee:	f1b3 3fff 	cmp.w	r3, #4294967295
 80030f2:	d041      	beq.n	8003178 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf4>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 80030f4:	f7fe feac 	bl	8001e50 <HAL_GetTick>
 80030f8:	4602      	mov	r2, r0
 80030fa:	683b      	ldr	r3, [r7, #0]
 80030fc:	1ad3      	subs	r3, r2, r3
 80030fe:	687a      	ldr	r2, [r7, #4]
 8003100:	429a      	cmp	r2, r3
 8003102:	d302      	bcc.n	800310a <I2C_WaitOnMasterAddressFlagUntilTimeout+0x86>
 8003104:	687b      	ldr	r3, [r7, #4]
 8003106:	2b00      	cmp	r3, #0
 8003108:	d136      	bne.n	8003178 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf4>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, Flag) == RESET))
 800310a:	68bb      	ldr	r3, [r7, #8]
 800310c:	0c1b      	lsrs	r3, r3, #16
 800310e:	b2db      	uxtb	r3, r3
 8003110:	2b01      	cmp	r3, #1
 8003112:	d10c      	bne.n	800312e <I2C_WaitOnMasterAddressFlagUntilTimeout+0xaa>
 8003114:	68fb      	ldr	r3, [r7, #12]
 8003116:	681b      	ldr	r3, [r3, #0]
 8003118:	695b      	ldr	r3, [r3, #20]
 800311a:	43da      	mvns	r2, r3
 800311c:	68bb      	ldr	r3, [r7, #8]
 800311e:	4013      	ands	r3, r2
 8003120:	b29b      	uxth	r3, r3
 8003122:	2b00      	cmp	r3, #0
 8003124:	bf14      	ite	ne
 8003126:	2301      	movne	r3, #1
 8003128:	2300      	moveq	r3, #0
 800312a:	b2db      	uxtb	r3, r3
 800312c:	e00b      	b.n	8003146 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xc2>
 800312e:	68fb      	ldr	r3, [r7, #12]
 8003130:	681b      	ldr	r3, [r3, #0]
 8003132:	699b      	ldr	r3, [r3, #24]
 8003134:	43da      	mvns	r2, r3
 8003136:	68bb      	ldr	r3, [r7, #8]
 8003138:	4013      	ands	r3, r2
 800313a:	b29b      	uxth	r3, r3
 800313c:	2b00      	cmp	r3, #0
 800313e:	bf14      	ite	ne
 8003140:	2301      	movne	r3, #1
 8003142:	2300      	moveq	r3, #0
 8003144:	b2db      	uxtb	r3, r3
 8003146:	2b00      	cmp	r3, #0
 8003148:	d016      	beq.n	8003178 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf4>
        {
          hi2c->PreviousState       = I2C_STATE_NONE;
 800314a:	68fb      	ldr	r3, [r7, #12]
 800314c:	2200      	movs	r2, #0
 800314e:	631a      	str	r2, [r3, #48]	@ 0x30
          hi2c->State               = HAL_I2C_STATE_READY;
 8003150:	68fb      	ldr	r3, [r7, #12]
 8003152:	2220      	movs	r2, #32
 8003154:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
          hi2c->Mode                = HAL_I2C_MODE_NONE;
 8003158:	68fb      	ldr	r3, [r7, #12]
 800315a:	2200      	movs	r2, #0
 800315c:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
          hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 8003160:	68fb      	ldr	r3, [r7, #12]
 8003162:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003164:	f043 0220 	orr.w	r2, r3, #32
 8003168:	68fb      	ldr	r3, [r7, #12]
 800316a:	641a      	str	r2, [r3, #64]	@ 0x40

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 800316c:	68fb      	ldr	r3, [r7, #12]
 800316e:	2200      	movs	r2, #0
 8003170:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

          return HAL_ERROR;
 8003174:	2301      	movs	r3, #1
 8003176:	e021      	b.n	80031bc <I2C_WaitOnMasterAddressFlagUntilTimeout+0x138>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == RESET)
 8003178:	68bb      	ldr	r3, [r7, #8]
 800317a:	0c1b      	lsrs	r3, r3, #16
 800317c:	b2db      	uxtb	r3, r3
 800317e:	2b01      	cmp	r3, #1
 8003180:	d10c      	bne.n	800319c <I2C_WaitOnMasterAddressFlagUntilTimeout+0x118>
 8003182:	68fb      	ldr	r3, [r7, #12]
 8003184:	681b      	ldr	r3, [r3, #0]
 8003186:	695b      	ldr	r3, [r3, #20]
 8003188:	43da      	mvns	r2, r3
 800318a:	68bb      	ldr	r3, [r7, #8]
 800318c:	4013      	ands	r3, r2
 800318e:	b29b      	uxth	r3, r3
 8003190:	2b00      	cmp	r3, #0
 8003192:	bf14      	ite	ne
 8003194:	2301      	movne	r3, #1
 8003196:	2300      	moveq	r3, #0
 8003198:	b2db      	uxtb	r3, r3
 800319a:	e00b      	b.n	80031b4 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x130>
 800319c:	68fb      	ldr	r3, [r7, #12]
 800319e:	681b      	ldr	r3, [r3, #0]
 80031a0:	699b      	ldr	r3, [r3, #24]
 80031a2:	43da      	mvns	r2, r3
 80031a4:	68bb      	ldr	r3, [r7, #8]
 80031a6:	4013      	ands	r3, r2
 80031a8:	b29b      	uxth	r3, r3
 80031aa:	2b00      	cmp	r3, #0
 80031ac:	bf14      	ite	ne
 80031ae:	2301      	movne	r3, #1
 80031b0:	2300      	moveq	r3, #0
 80031b2:	b2db      	uxtb	r3, r3
 80031b4:	2b00      	cmp	r3, #0
 80031b6:	f47f af6d 	bne.w	8003094 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x10>
        }
      }
    }
  }
  return HAL_OK;
 80031ba:	2300      	movs	r3, #0
}
 80031bc:	4618      	mov	r0, r3
 80031be:	3710      	adds	r7, #16
 80031c0:	46bd      	mov	sp, r7
 80031c2:	bd80      	pop	{r7, pc}

080031c4 <I2C_WaitOnTXEFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnTXEFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 80031c4:	b580      	push	{r7, lr}
 80031c6:	b084      	sub	sp, #16
 80031c8:	af00      	add	r7, sp, #0
 80031ca:	60f8      	str	r0, [r7, #12]
 80031cc:	60b9      	str	r1, [r7, #8]
 80031ce:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 80031d0:	e034      	b.n	800323c <I2C_WaitOnTXEFlagUntilTimeout+0x78>
  {
    /* Check if a NACK is detected */
    if (I2C_IsAcknowledgeFailed(hi2c) != HAL_OK)
 80031d2:	68f8      	ldr	r0, [r7, #12]
 80031d4:	f000 f8e3 	bl	800339e <I2C_IsAcknowledgeFailed>
 80031d8:	4603      	mov	r3, r0
 80031da:	2b00      	cmp	r3, #0
 80031dc:	d001      	beq.n	80031e2 <I2C_WaitOnTXEFlagUntilTimeout+0x1e>
    {
      return HAL_ERROR;
 80031de:	2301      	movs	r3, #1
 80031e0:	e034      	b.n	800324c <I2C_WaitOnTXEFlagUntilTimeout+0x88>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 80031e2:	68bb      	ldr	r3, [r7, #8]
 80031e4:	f1b3 3fff 	cmp.w	r3, #4294967295
 80031e8:	d028      	beq.n	800323c <I2C_WaitOnTXEFlagUntilTimeout+0x78>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 80031ea:	f7fe fe31 	bl	8001e50 <HAL_GetTick>
 80031ee:	4602      	mov	r2, r0
 80031f0:	687b      	ldr	r3, [r7, #4]
 80031f2:	1ad3      	subs	r3, r2, r3
 80031f4:	68ba      	ldr	r2, [r7, #8]
 80031f6:	429a      	cmp	r2, r3
 80031f8:	d302      	bcc.n	8003200 <I2C_WaitOnTXEFlagUntilTimeout+0x3c>
 80031fa:	68bb      	ldr	r3, [r7, #8]
 80031fc:	2b00      	cmp	r3, #0
 80031fe:	d11d      	bne.n	800323c <I2C_WaitOnTXEFlagUntilTimeout+0x78>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET))
 8003200:	68fb      	ldr	r3, [r7, #12]
 8003202:	681b      	ldr	r3, [r3, #0]
 8003204:	695b      	ldr	r3, [r3, #20]
 8003206:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800320a:	2b80      	cmp	r3, #128	@ 0x80
 800320c:	d016      	beq.n	800323c <I2C_WaitOnTXEFlagUntilTimeout+0x78>
        {
          hi2c->PreviousState       = I2C_STATE_NONE;
 800320e:	68fb      	ldr	r3, [r7, #12]
 8003210:	2200      	movs	r2, #0
 8003212:	631a      	str	r2, [r3, #48]	@ 0x30
          hi2c->State               = HAL_I2C_STATE_READY;
 8003214:	68fb      	ldr	r3, [r7, #12]
 8003216:	2220      	movs	r2, #32
 8003218:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
          hi2c->Mode                = HAL_I2C_MODE_NONE;
 800321c:	68fb      	ldr	r3, [r7, #12]
 800321e:	2200      	movs	r2, #0
 8003220:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
          hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 8003224:	68fb      	ldr	r3, [r7, #12]
 8003226:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003228:	f043 0220 	orr.w	r2, r3, #32
 800322c:	68fb      	ldr	r3, [r7, #12]
 800322e:	641a      	str	r2, [r3, #64]	@ 0x40

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 8003230:	68fb      	ldr	r3, [r7, #12]
 8003232:	2200      	movs	r2, #0
 8003234:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

          return HAL_ERROR;
 8003238:	2301      	movs	r3, #1
 800323a:	e007      	b.n	800324c <I2C_WaitOnTXEFlagUntilTimeout+0x88>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 800323c:	68fb      	ldr	r3, [r7, #12]
 800323e:	681b      	ldr	r3, [r3, #0]
 8003240:	695b      	ldr	r3, [r3, #20]
 8003242:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8003246:	2b80      	cmp	r3, #128	@ 0x80
 8003248:	d1c3      	bne.n	80031d2 <I2C_WaitOnTXEFlagUntilTimeout+0xe>
        }
      }
    }
  }
  return HAL_OK;
 800324a:	2300      	movs	r3, #0
}
 800324c:	4618      	mov	r0, r3
 800324e:	3710      	adds	r7, #16
 8003250:	46bd      	mov	sp, r7
 8003252:	bd80      	pop	{r7, pc}

08003254 <I2C_WaitOnBTFFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnBTFFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 8003254:	b580      	push	{r7, lr}
 8003256:	b084      	sub	sp, #16
 8003258:	af00      	add	r7, sp, #0
 800325a:	60f8      	str	r0, [r7, #12]
 800325c:	60b9      	str	r1, [r7, #8]
 800325e:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == RESET)
 8003260:	e034      	b.n	80032cc <I2C_WaitOnBTFFlagUntilTimeout+0x78>
  {
    /* Check if a NACK is detected */
    if (I2C_IsAcknowledgeFailed(hi2c) != HAL_OK)
 8003262:	68f8      	ldr	r0, [r7, #12]
 8003264:	f000 f89b 	bl	800339e <I2C_IsAcknowledgeFailed>
 8003268:	4603      	mov	r3, r0
 800326a:	2b00      	cmp	r3, #0
 800326c:	d001      	beq.n	8003272 <I2C_WaitOnBTFFlagUntilTimeout+0x1e>
    {
      return HAL_ERROR;
 800326e:	2301      	movs	r3, #1
 8003270:	e034      	b.n	80032dc <I2C_WaitOnBTFFlagUntilTimeout+0x88>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8003272:	68bb      	ldr	r3, [r7, #8]
 8003274:	f1b3 3fff 	cmp.w	r3, #4294967295
 8003278:	d028      	beq.n	80032cc <I2C_WaitOnBTFFlagUntilTimeout+0x78>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 800327a:	f7fe fde9 	bl	8001e50 <HAL_GetTick>
 800327e:	4602      	mov	r2, r0
 8003280:	687b      	ldr	r3, [r7, #4]
 8003282:	1ad3      	subs	r3, r2, r3
 8003284:	68ba      	ldr	r2, [r7, #8]
 8003286:	429a      	cmp	r2, r3
 8003288:	d302      	bcc.n	8003290 <I2C_WaitOnBTFFlagUntilTimeout+0x3c>
 800328a:	68bb      	ldr	r3, [r7, #8]
 800328c:	2b00      	cmp	r3, #0
 800328e:	d11d      	bne.n	80032cc <I2C_WaitOnBTFFlagUntilTimeout+0x78>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == RESET))
 8003290:	68fb      	ldr	r3, [r7, #12]
 8003292:	681b      	ldr	r3, [r3, #0]
 8003294:	695b      	ldr	r3, [r3, #20]
 8003296:	f003 0304 	and.w	r3, r3, #4
 800329a:	2b04      	cmp	r3, #4
 800329c:	d016      	beq.n	80032cc <I2C_WaitOnBTFFlagUntilTimeout+0x78>
        {
          hi2c->PreviousState       = I2C_STATE_NONE;
 800329e:	68fb      	ldr	r3, [r7, #12]
 80032a0:	2200      	movs	r2, #0
 80032a2:	631a      	str	r2, [r3, #48]	@ 0x30
          hi2c->State               = HAL_I2C_STATE_READY;
 80032a4:	68fb      	ldr	r3, [r7, #12]
 80032a6:	2220      	movs	r2, #32
 80032a8:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
          hi2c->Mode                = HAL_I2C_MODE_NONE;
 80032ac:	68fb      	ldr	r3, [r7, #12]
 80032ae:	2200      	movs	r2, #0
 80032b0:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
          hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 80032b4:	68fb      	ldr	r3, [r7, #12]
 80032b6:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80032b8:	f043 0220 	orr.w	r2, r3, #32
 80032bc:	68fb      	ldr	r3, [r7, #12]
 80032be:	641a      	str	r2, [r3, #64]	@ 0x40

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 80032c0:	68fb      	ldr	r3, [r7, #12]
 80032c2:	2200      	movs	r2, #0
 80032c4:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

          return HAL_ERROR;
 80032c8:	2301      	movs	r3, #1
 80032ca:	e007      	b.n	80032dc <I2C_WaitOnBTFFlagUntilTimeout+0x88>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == RESET)
 80032cc:	68fb      	ldr	r3, [r7, #12]
 80032ce:	681b      	ldr	r3, [r3, #0]
 80032d0:	695b      	ldr	r3, [r3, #20]
 80032d2:	f003 0304 	and.w	r3, r3, #4
 80032d6:	2b04      	cmp	r3, #4
 80032d8:	d1c3      	bne.n	8003262 <I2C_WaitOnBTFFlagUntilTimeout+0xe>
        }
      }
    }
  }
  return HAL_OK;
 80032da:	2300      	movs	r3, #0
}
 80032dc:	4618      	mov	r0, r3
 80032de:	3710      	adds	r7, #16
 80032e0:	46bd      	mov	sp, r7
 80032e2:	bd80      	pop	{r7, pc}

080032e4 <I2C_WaitOnRXNEFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnRXNEFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 80032e4:	b580      	push	{r7, lr}
 80032e6:	b084      	sub	sp, #16
 80032e8:	af00      	add	r7, sp, #0
 80032ea:	60f8      	str	r0, [r7, #12]
 80032ec:	60b9      	str	r1, [r7, #8]
 80032ee:	607a      	str	r2, [r7, #4]

  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == RESET)
 80032f0:	e049      	b.n	8003386 <I2C_WaitOnRXNEFlagUntilTimeout+0xa2>
  {
    /* Check if a STOPF is detected */
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == SET)
 80032f2:	68fb      	ldr	r3, [r7, #12]
 80032f4:	681b      	ldr	r3, [r3, #0]
 80032f6:	695b      	ldr	r3, [r3, #20]
 80032f8:	f003 0310 	and.w	r3, r3, #16
 80032fc:	2b10      	cmp	r3, #16
 80032fe:	d119      	bne.n	8003334 <I2C_WaitOnRXNEFlagUntilTimeout+0x50>
    {
      /* Clear STOP Flag */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 8003300:	68fb      	ldr	r3, [r7, #12]
 8003302:	681b      	ldr	r3, [r3, #0]
 8003304:	f06f 0210 	mvn.w	r2, #16
 8003308:	615a      	str	r2, [r3, #20]

      hi2c->PreviousState       = I2C_STATE_NONE;
 800330a:	68fb      	ldr	r3, [r7, #12]
 800330c:	2200      	movs	r2, #0
 800330e:	631a      	str	r2, [r3, #48]	@ 0x30
      hi2c->State               = HAL_I2C_STATE_READY;
 8003310:	68fb      	ldr	r3, [r7, #12]
 8003312:	2220      	movs	r2, #32
 8003314:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
      hi2c->Mode                = HAL_I2C_MODE_NONE;
 8003318:	68fb      	ldr	r3, [r7, #12]
 800331a:	2200      	movs	r2, #0
 800331c:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
      hi2c->ErrorCode           |= HAL_I2C_ERROR_NONE;
 8003320:	68fb      	ldr	r3, [r7, #12]
 8003322:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 8003324:	68fb      	ldr	r3, [r7, #12]
 8003326:	641a      	str	r2, [r3, #64]	@ 0x40

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 8003328:	68fb      	ldr	r3, [r7, #12]
 800332a:	2200      	movs	r2, #0
 800332c:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

      return HAL_ERROR;
 8003330:	2301      	movs	r3, #1
 8003332:	e030      	b.n	8003396 <I2C_WaitOnRXNEFlagUntilTimeout+0xb2>
    }

    /* Check for the Timeout */
    if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8003334:	f7fe fd8c 	bl	8001e50 <HAL_GetTick>
 8003338:	4602      	mov	r2, r0
 800333a:	687b      	ldr	r3, [r7, #4]
 800333c:	1ad3      	subs	r3, r2, r3
 800333e:	68ba      	ldr	r2, [r7, #8]
 8003340:	429a      	cmp	r2, r3
 8003342:	d302      	bcc.n	800334a <I2C_WaitOnRXNEFlagUntilTimeout+0x66>
 8003344:	68bb      	ldr	r3, [r7, #8]
 8003346:	2b00      	cmp	r3, #0
 8003348:	d11d      	bne.n	8003386 <I2C_WaitOnRXNEFlagUntilTimeout+0xa2>
    {
      if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == RESET))
 800334a:	68fb      	ldr	r3, [r7, #12]
 800334c:	681b      	ldr	r3, [r3, #0]
 800334e:	695b      	ldr	r3, [r3, #20]
 8003350:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8003354:	2b40      	cmp	r3, #64	@ 0x40
 8003356:	d016      	beq.n	8003386 <I2C_WaitOnRXNEFlagUntilTimeout+0xa2>
      {
        hi2c->PreviousState       = I2C_STATE_NONE;
 8003358:	68fb      	ldr	r3, [r7, #12]
 800335a:	2200      	movs	r2, #0
 800335c:	631a      	str	r2, [r3, #48]	@ 0x30
        hi2c->State               = HAL_I2C_STATE_READY;
 800335e:	68fb      	ldr	r3, [r7, #12]
 8003360:	2220      	movs	r2, #32
 8003362:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
        hi2c->Mode                = HAL_I2C_MODE_NONE;
 8003366:	68fb      	ldr	r3, [r7, #12]
 8003368:	2200      	movs	r2, #0
 800336a:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
        hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 800336e:	68fb      	ldr	r3, [r7, #12]
 8003370:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003372:	f043 0220 	orr.w	r2, r3, #32
 8003376:	68fb      	ldr	r3, [r7, #12]
 8003378:	641a      	str	r2, [r3, #64]	@ 0x40

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 800337a:	68fb      	ldr	r3, [r7, #12]
 800337c:	2200      	movs	r2, #0
 800337e:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

        return HAL_ERROR;
 8003382:	2301      	movs	r3, #1
 8003384:	e007      	b.n	8003396 <I2C_WaitOnRXNEFlagUntilTimeout+0xb2>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == RESET)
 8003386:	68fb      	ldr	r3, [r7, #12]
 8003388:	681b      	ldr	r3, [r3, #0]
 800338a:	695b      	ldr	r3, [r3, #20]
 800338c:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8003390:	2b40      	cmp	r3, #64	@ 0x40
 8003392:	d1ae      	bne.n	80032f2 <I2C_WaitOnRXNEFlagUntilTimeout+0xe>
      }
    }
  }
  return HAL_OK;
 8003394:	2300      	movs	r3, #0
}
 8003396:	4618      	mov	r0, r3
 8003398:	3710      	adds	r7, #16
 800339a:	46bd      	mov	sp, r7
 800339c:	bd80      	pop	{r7, pc}

0800339e <I2C_IsAcknowledgeFailed>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_IsAcknowledgeFailed(I2C_HandleTypeDef *hi2c)
{
 800339e:	b480      	push	{r7}
 80033a0:	b083      	sub	sp, #12
 80033a2:	af00      	add	r7, sp, #0
 80033a4:	6078      	str	r0, [r7, #4]
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 80033a6:	687b      	ldr	r3, [r7, #4]
 80033a8:	681b      	ldr	r3, [r3, #0]
 80033aa:	695b      	ldr	r3, [r3, #20]
 80033ac:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 80033b0:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 80033b4:	d11b      	bne.n	80033ee <I2C_IsAcknowledgeFailed+0x50>
  {
    /* Clear NACKF Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 80033b6:	687b      	ldr	r3, [r7, #4]
 80033b8:	681b      	ldr	r3, [r3, #0]
 80033ba:	f46f 6280 	mvn.w	r2, #1024	@ 0x400
 80033be:	615a      	str	r2, [r3, #20]

    hi2c->PreviousState       = I2C_STATE_NONE;
 80033c0:	687b      	ldr	r3, [r7, #4]
 80033c2:	2200      	movs	r2, #0
 80033c4:	631a      	str	r2, [r3, #48]	@ 0x30
    hi2c->State               = HAL_I2C_STATE_READY;
 80033c6:	687b      	ldr	r3, [r7, #4]
 80033c8:	2220      	movs	r2, #32
 80033ca:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    hi2c->Mode                = HAL_I2C_MODE_NONE;
 80033ce:	687b      	ldr	r3, [r7, #4]
 80033d0:	2200      	movs	r2, #0
 80033d2:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
    hi2c->ErrorCode           |= HAL_I2C_ERROR_AF;
 80033d6:	687b      	ldr	r3, [r7, #4]
 80033d8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80033da:	f043 0204 	orr.w	r2, r3, #4
 80033de:	687b      	ldr	r3, [r7, #4]
 80033e0:	641a      	str	r2, [r3, #64]	@ 0x40

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 80033e2:	687b      	ldr	r3, [r7, #4]
 80033e4:	2200      	movs	r2, #0
 80033e6:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    return HAL_ERROR;
 80033ea:	2301      	movs	r3, #1
 80033ec:	e000      	b.n	80033f0 <I2C_IsAcknowledgeFailed+0x52>
  }
  return HAL_OK;
 80033ee:	2300      	movs	r3, #0
}
 80033f0:	4618      	mov	r0, r3
 80033f2:	370c      	adds	r7, #12
 80033f4:	46bd      	mov	sp, r7
 80033f6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80033fa:	4770      	bx	lr

080033fc <HAL_RCC_OscConfig>:
  *         supported by this API. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 80033fc:	b580      	push	{r7, lr}
 80033fe:	b086      	sub	sp, #24
 8003400:	af00      	add	r7, sp, #0
 8003402:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t pll_config;
  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 8003404:	687b      	ldr	r3, [r7, #4]
 8003406:	2b00      	cmp	r3, #0
 8003408:	d101      	bne.n	800340e <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 800340a:	2301      	movs	r3, #1
 800340c:	e267      	b.n	80038de <HAL_RCC_OscConfig+0x4e2>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 800340e:	687b      	ldr	r3, [r7, #4]
 8003410:	681b      	ldr	r3, [r3, #0]
 8003412:	f003 0301 	and.w	r3, r3, #1
 8003416:	2b00      	cmp	r3, #0
 8003418:	d075      	beq.n	8003506 <HAL_RCC_OscConfig+0x10a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));
    /* When the HSE is used as system clock or clock source for PLL in these cases HSE will not disabled */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) || \
 800341a:	4b88      	ldr	r3, [pc, #544]	@ (800363c <HAL_RCC_OscConfig+0x240>)
 800341c:	689b      	ldr	r3, [r3, #8]
 800341e:	f003 030c 	and.w	r3, r3, #12
 8003422:	2b04      	cmp	r3, #4
 8003424:	d00c      	beq.n	8003440 <HAL_RCC_OscConfig+0x44>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8003426:	4b85      	ldr	r3, [pc, #532]	@ (800363c <HAL_RCC_OscConfig+0x240>)
 8003428:	689b      	ldr	r3, [r3, #8]
 800342a:	f003 030c 	and.w	r3, r3, #12
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) || \
 800342e:	2b08      	cmp	r3, #8
 8003430:	d112      	bne.n	8003458 <HAL_RCC_OscConfig+0x5c>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8003432:	4b82      	ldr	r3, [pc, #520]	@ (800363c <HAL_RCC_OscConfig+0x240>)
 8003434:	685b      	ldr	r3, [r3, #4]
 8003436:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 800343a:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 800343e:	d10b      	bne.n	8003458 <HAL_RCC_OscConfig+0x5c>
    {
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8003440:	4b7e      	ldr	r3, [pc, #504]	@ (800363c <HAL_RCC_OscConfig+0x240>)
 8003442:	681b      	ldr	r3, [r3, #0]
 8003444:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8003448:	2b00      	cmp	r3, #0
 800344a:	d05b      	beq.n	8003504 <HAL_RCC_OscConfig+0x108>
 800344c:	687b      	ldr	r3, [r7, #4]
 800344e:	685b      	ldr	r3, [r3, #4]
 8003450:	2b00      	cmp	r3, #0
 8003452:	d157      	bne.n	8003504 <HAL_RCC_OscConfig+0x108>
      {
        return HAL_ERROR;
 8003454:	2301      	movs	r3, #1
 8003456:	e242      	b.n	80038de <HAL_RCC_OscConfig+0x4e2>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8003458:	687b      	ldr	r3, [r7, #4]
 800345a:	685b      	ldr	r3, [r3, #4]
 800345c:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8003460:	d106      	bne.n	8003470 <HAL_RCC_OscConfig+0x74>
 8003462:	4b76      	ldr	r3, [pc, #472]	@ (800363c <HAL_RCC_OscConfig+0x240>)
 8003464:	681b      	ldr	r3, [r3, #0]
 8003466:	4a75      	ldr	r2, [pc, #468]	@ (800363c <HAL_RCC_OscConfig+0x240>)
 8003468:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 800346c:	6013      	str	r3, [r2, #0]
 800346e:	e01d      	b.n	80034ac <HAL_RCC_OscConfig+0xb0>
 8003470:	687b      	ldr	r3, [r7, #4]
 8003472:	685b      	ldr	r3, [r3, #4]
 8003474:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 8003478:	d10c      	bne.n	8003494 <HAL_RCC_OscConfig+0x98>
 800347a:	4b70      	ldr	r3, [pc, #448]	@ (800363c <HAL_RCC_OscConfig+0x240>)
 800347c:	681b      	ldr	r3, [r3, #0]
 800347e:	4a6f      	ldr	r2, [pc, #444]	@ (800363c <HAL_RCC_OscConfig+0x240>)
 8003480:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 8003484:	6013      	str	r3, [r2, #0]
 8003486:	4b6d      	ldr	r3, [pc, #436]	@ (800363c <HAL_RCC_OscConfig+0x240>)
 8003488:	681b      	ldr	r3, [r3, #0]
 800348a:	4a6c      	ldr	r2, [pc, #432]	@ (800363c <HAL_RCC_OscConfig+0x240>)
 800348c:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8003490:	6013      	str	r3, [r2, #0]
 8003492:	e00b      	b.n	80034ac <HAL_RCC_OscConfig+0xb0>
 8003494:	4b69      	ldr	r3, [pc, #420]	@ (800363c <HAL_RCC_OscConfig+0x240>)
 8003496:	681b      	ldr	r3, [r3, #0]
 8003498:	4a68      	ldr	r2, [pc, #416]	@ (800363c <HAL_RCC_OscConfig+0x240>)
 800349a:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 800349e:	6013      	str	r3, [r2, #0]
 80034a0:	4b66      	ldr	r3, [pc, #408]	@ (800363c <HAL_RCC_OscConfig+0x240>)
 80034a2:	681b      	ldr	r3, [r3, #0]
 80034a4:	4a65      	ldr	r2, [pc, #404]	@ (800363c <HAL_RCC_OscConfig+0x240>)
 80034a6:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 80034aa:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if ((RCC_OscInitStruct->HSEState) != RCC_HSE_OFF)
 80034ac:	687b      	ldr	r3, [r7, #4]
 80034ae:	685b      	ldr	r3, [r3, #4]
 80034b0:	2b00      	cmp	r3, #0
 80034b2:	d013      	beq.n	80034dc <HAL_RCC_OscConfig+0xe0>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80034b4:	f7fe fccc 	bl	8001e50 <HAL_GetTick>
 80034b8:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80034ba:	e008      	b.n	80034ce <HAL_RCC_OscConfig+0xd2>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 80034bc:	f7fe fcc8 	bl	8001e50 <HAL_GetTick>
 80034c0:	4602      	mov	r2, r0
 80034c2:	693b      	ldr	r3, [r7, #16]
 80034c4:	1ad3      	subs	r3, r2, r3
 80034c6:	2b64      	cmp	r3, #100	@ 0x64
 80034c8:	d901      	bls.n	80034ce <HAL_RCC_OscConfig+0xd2>
          {
            return HAL_TIMEOUT;
 80034ca:	2303      	movs	r3, #3
 80034cc:	e207      	b.n	80038de <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80034ce:	4b5b      	ldr	r3, [pc, #364]	@ (800363c <HAL_RCC_OscConfig+0x240>)
 80034d0:	681b      	ldr	r3, [r3, #0]
 80034d2:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80034d6:	2b00      	cmp	r3, #0
 80034d8:	d0f0      	beq.n	80034bc <HAL_RCC_OscConfig+0xc0>
 80034da:	e014      	b.n	8003506 <HAL_RCC_OscConfig+0x10a>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80034dc:	f7fe fcb8 	bl	8001e50 <HAL_GetTick>
 80034e0:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is bypassed or disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 80034e2:	e008      	b.n	80034f6 <HAL_RCC_OscConfig+0xfa>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 80034e4:	f7fe fcb4 	bl	8001e50 <HAL_GetTick>
 80034e8:	4602      	mov	r2, r0
 80034ea:	693b      	ldr	r3, [r7, #16]
 80034ec:	1ad3      	subs	r3, r2, r3
 80034ee:	2b64      	cmp	r3, #100	@ 0x64
 80034f0:	d901      	bls.n	80034f6 <HAL_RCC_OscConfig+0xfa>
          {
            return HAL_TIMEOUT;
 80034f2:	2303      	movs	r3, #3
 80034f4:	e1f3      	b.n	80038de <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 80034f6:	4b51      	ldr	r3, [pc, #324]	@ (800363c <HAL_RCC_OscConfig+0x240>)
 80034f8:	681b      	ldr	r3, [r3, #0]
 80034fa:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80034fe:	2b00      	cmp	r3, #0
 8003500:	d1f0      	bne.n	80034e4 <HAL_RCC_OscConfig+0xe8>
 8003502:	e000      	b.n	8003506 <HAL_RCC_OscConfig+0x10a>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8003504:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8003506:	687b      	ldr	r3, [r7, #4]
 8003508:	681b      	ldr	r3, [r3, #0]
 800350a:	f003 0302 	and.w	r3, r3, #2
 800350e:	2b00      	cmp	r3, #0
 8003510:	d063      	beq.n	80035da <HAL_RCC_OscConfig+0x1de>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) || \
 8003512:	4b4a      	ldr	r3, [pc, #296]	@ (800363c <HAL_RCC_OscConfig+0x240>)
 8003514:	689b      	ldr	r3, [r3, #8]
 8003516:	f003 030c 	and.w	r3, r3, #12
 800351a:	2b00      	cmp	r3, #0
 800351c:	d00b      	beq.n	8003536 <HAL_RCC_OscConfig+0x13a>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 800351e:	4b47      	ldr	r3, [pc, #284]	@ (800363c <HAL_RCC_OscConfig+0x240>)
 8003520:	689b      	ldr	r3, [r3, #8]
 8003522:	f003 030c 	and.w	r3, r3, #12
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) || \
 8003526:	2b08      	cmp	r3, #8
 8003528:	d11c      	bne.n	8003564 <HAL_RCC_OscConfig+0x168>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 800352a:	4b44      	ldr	r3, [pc, #272]	@ (800363c <HAL_RCC_OscConfig+0x240>)
 800352c:	685b      	ldr	r3, [r3, #4]
 800352e:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8003532:	2b00      	cmp	r3, #0
 8003534:	d116      	bne.n	8003564 <HAL_RCC_OscConfig+0x168>
    {
      /* When HSI is used as system clock it will not disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8003536:	4b41      	ldr	r3, [pc, #260]	@ (800363c <HAL_RCC_OscConfig+0x240>)
 8003538:	681b      	ldr	r3, [r3, #0]
 800353a:	f003 0302 	and.w	r3, r3, #2
 800353e:	2b00      	cmp	r3, #0
 8003540:	d005      	beq.n	800354e <HAL_RCC_OscConfig+0x152>
 8003542:	687b      	ldr	r3, [r7, #4]
 8003544:	68db      	ldr	r3, [r3, #12]
 8003546:	2b01      	cmp	r3, #1
 8003548:	d001      	beq.n	800354e <HAL_RCC_OscConfig+0x152>
      {
        return HAL_ERROR;
 800354a:	2301      	movs	r3, #1
 800354c:	e1c7      	b.n	80038de <HAL_RCC_OscConfig+0x4e2>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 800354e:	4b3b      	ldr	r3, [pc, #236]	@ (800363c <HAL_RCC_OscConfig+0x240>)
 8003550:	681b      	ldr	r3, [r3, #0]
 8003552:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 8003556:	687b      	ldr	r3, [r7, #4]
 8003558:	691b      	ldr	r3, [r3, #16]
 800355a:	00db      	lsls	r3, r3, #3
 800355c:	4937      	ldr	r1, [pc, #220]	@ (800363c <HAL_RCC_OscConfig+0x240>)
 800355e:	4313      	orrs	r3, r2
 8003560:	600b      	str	r3, [r1, #0]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8003562:	e03a      	b.n	80035da <HAL_RCC_OscConfig+0x1de>
      }
    }
    else
    {
      /* Check the HSI State */
      if ((RCC_OscInitStruct->HSIState) != RCC_HSI_OFF)
 8003564:	687b      	ldr	r3, [r7, #4]
 8003566:	68db      	ldr	r3, [r3, #12]
 8003568:	2b00      	cmp	r3, #0
 800356a:	d020      	beq.n	80035ae <HAL_RCC_OscConfig+0x1b2>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 800356c:	4b34      	ldr	r3, [pc, #208]	@ (8003640 <HAL_RCC_OscConfig+0x244>)
 800356e:	2201      	movs	r2, #1
 8003570:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8003572:	f7fe fc6d 	bl	8001e50 <HAL_GetTick>
 8003576:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8003578:	e008      	b.n	800358c <HAL_RCC_OscConfig+0x190>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 800357a:	f7fe fc69 	bl	8001e50 <HAL_GetTick>
 800357e:	4602      	mov	r2, r0
 8003580:	693b      	ldr	r3, [r7, #16]
 8003582:	1ad3      	subs	r3, r2, r3
 8003584:	2b02      	cmp	r3, #2
 8003586:	d901      	bls.n	800358c <HAL_RCC_OscConfig+0x190>
          {
            return HAL_TIMEOUT;
 8003588:	2303      	movs	r3, #3
 800358a:	e1a8      	b.n	80038de <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 800358c:	4b2b      	ldr	r3, [pc, #172]	@ (800363c <HAL_RCC_OscConfig+0x240>)
 800358e:	681b      	ldr	r3, [r3, #0]
 8003590:	f003 0302 	and.w	r3, r3, #2
 8003594:	2b00      	cmp	r3, #0
 8003596:	d0f0      	beq.n	800357a <HAL_RCC_OscConfig+0x17e>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value. */
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8003598:	4b28      	ldr	r3, [pc, #160]	@ (800363c <HAL_RCC_OscConfig+0x240>)
 800359a:	681b      	ldr	r3, [r3, #0]
 800359c:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 80035a0:	687b      	ldr	r3, [r7, #4]
 80035a2:	691b      	ldr	r3, [r3, #16]
 80035a4:	00db      	lsls	r3, r3, #3
 80035a6:	4925      	ldr	r1, [pc, #148]	@ (800363c <HAL_RCC_OscConfig+0x240>)
 80035a8:	4313      	orrs	r3, r2
 80035aa:	600b      	str	r3, [r1, #0]
 80035ac:	e015      	b.n	80035da <HAL_RCC_OscConfig+0x1de>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 80035ae:	4b24      	ldr	r3, [pc, #144]	@ (8003640 <HAL_RCC_OscConfig+0x244>)
 80035b0:	2200      	movs	r2, #0
 80035b2:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80035b4:	f7fe fc4c 	bl	8001e50 <HAL_GetTick>
 80035b8:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 80035ba:	e008      	b.n	80035ce <HAL_RCC_OscConfig+0x1d2>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 80035bc:	f7fe fc48 	bl	8001e50 <HAL_GetTick>
 80035c0:	4602      	mov	r2, r0
 80035c2:	693b      	ldr	r3, [r7, #16]
 80035c4:	1ad3      	subs	r3, r2, r3
 80035c6:	2b02      	cmp	r3, #2
 80035c8:	d901      	bls.n	80035ce <HAL_RCC_OscConfig+0x1d2>
          {
            return HAL_TIMEOUT;
 80035ca:	2303      	movs	r3, #3
 80035cc:	e187      	b.n	80038de <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 80035ce:	4b1b      	ldr	r3, [pc, #108]	@ (800363c <HAL_RCC_OscConfig+0x240>)
 80035d0:	681b      	ldr	r3, [r3, #0]
 80035d2:	f003 0302 	and.w	r3, r3, #2
 80035d6:	2b00      	cmp	r3, #0
 80035d8:	d1f0      	bne.n	80035bc <HAL_RCC_OscConfig+0x1c0>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 80035da:	687b      	ldr	r3, [r7, #4]
 80035dc:	681b      	ldr	r3, [r3, #0]
 80035de:	f003 0308 	and.w	r3, r3, #8
 80035e2:	2b00      	cmp	r3, #0
 80035e4:	d036      	beq.n	8003654 <HAL_RCC_OscConfig+0x258>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if ((RCC_OscInitStruct->LSIState) != RCC_LSI_OFF)
 80035e6:	687b      	ldr	r3, [r7, #4]
 80035e8:	695b      	ldr	r3, [r3, #20]
 80035ea:	2b00      	cmp	r3, #0
 80035ec:	d016      	beq.n	800361c <HAL_RCC_OscConfig+0x220>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 80035ee:	4b15      	ldr	r3, [pc, #84]	@ (8003644 <HAL_RCC_OscConfig+0x248>)
 80035f0:	2201      	movs	r2, #1
 80035f2:	601a      	str	r2, [r3, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80035f4:	f7fe fc2c 	bl	8001e50 <HAL_GetTick>
 80035f8:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 80035fa:	e008      	b.n	800360e <HAL_RCC_OscConfig+0x212>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 80035fc:	f7fe fc28 	bl	8001e50 <HAL_GetTick>
 8003600:	4602      	mov	r2, r0
 8003602:	693b      	ldr	r3, [r7, #16]
 8003604:	1ad3      	subs	r3, r2, r3
 8003606:	2b02      	cmp	r3, #2
 8003608:	d901      	bls.n	800360e <HAL_RCC_OscConfig+0x212>
        {
          return HAL_TIMEOUT;
 800360a:	2303      	movs	r3, #3
 800360c:	e167      	b.n	80038de <HAL_RCC_OscConfig+0x4e2>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 800360e:	4b0b      	ldr	r3, [pc, #44]	@ (800363c <HAL_RCC_OscConfig+0x240>)
 8003610:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8003612:	f003 0302 	and.w	r3, r3, #2
 8003616:	2b00      	cmp	r3, #0
 8003618:	d0f0      	beq.n	80035fc <HAL_RCC_OscConfig+0x200>
 800361a:	e01b      	b.n	8003654 <HAL_RCC_OscConfig+0x258>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 800361c:	4b09      	ldr	r3, [pc, #36]	@ (8003644 <HAL_RCC_OscConfig+0x248>)
 800361e:	2200      	movs	r2, #0
 8003620:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8003622:	f7fe fc15 	bl	8001e50 <HAL_GetTick>
 8003626:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8003628:	e00e      	b.n	8003648 <HAL_RCC_OscConfig+0x24c>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 800362a:	f7fe fc11 	bl	8001e50 <HAL_GetTick>
 800362e:	4602      	mov	r2, r0
 8003630:	693b      	ldr	r3, [r7, #16]
 8003632:	1ad3      	subs	r3, r2, r3
 8003634:	2b02      	cmp	r3, #2
 8003636:	d907      	bls.n	8003648 <HAL_RCC_OscConfig+0x24c>
        {
          return HAL_TIMEOUT;
 8003638:	2303      	movs	r3, #3
 800363a:	e150      	b.n	80038de <HAL_RCC_OscConfig+0x4e2>
 800363c:	40023800 	.word	0x40023800
 8003640:	42470000 	.word	0x42470000
 8003644:	42470e80 	.word	0x42470e80
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8003648:	4b88      	ldr	r3, [pc, #544]	@ (800386c <HAL_RCC_OscConfig+0x470>)
 800364a:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 800364c:	f003 0302 	and.w	r3, r3, #2
 8003650:	2b00      	cmp	r3, #0
 8003652:	d1ea      	bne.n	800362a <HAL_RCC_OscConfig+0x22e>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8003654:	687b      	ldr	r3, [r7, #4]
 8003656:	681b      	ldr	r3, [r3, #0]
 8003658:	f003 0304 	and.w	r3, r3, #4
 800365c:	2b00      	cmp	r3, #0
 800365e:	f000 8097 	beq.w	8003790 <HAL_RCC_OscConfig+0x394>
  {
    FlagStatus       pwrclkchanged = RESET;
 8003662:	2300      	movs	r3, #0
 8003664:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 8003666:	4b81      	ldr	r3, [pc, #516]	@ (800386c <HAL_RCC_OscConfig+0x470>)
 8003668:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800366a:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 800366e:	2b00      	cmp	r3, #0
 8003670:	d10f      	bne.n	8003692 <HAL_RCC_OscConfig+0x296>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8003672:	2300      	movs	r3, #0
 8003674:	60bb      	str	r3, [r7, #8]
 8003676:	4b7d      	ldr	r3, [pc, #500]	@ (800386c <HAL_RCC_OscConfig+0x470>)
 8003678:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800367a:	4a7c      	ldr	r2, [pc, #496]	@ (800386c <HAL_RCC_OscConfig+0x470>)
 800367c:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8003680:	6413      	str	r3, [r2, #64]	@ 0x40
 8003682:	4b7a      	ldr	r3, [pc, #488]	@ (800386c <HAL_RCC_OscConfig+0x470>)
 8003684:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003686:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 800368a:	60bb      	str	r3, [r7, #8]
 800368c:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 800368e:	2301      	movs	r3, #1
 8003690:	75fb      	strb	r3, [r7, #23]
    }

    if (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8003692:	4b77      	ldr	r3, [pc, #476]	@ (8003870 <HAL_RCC_OscConfig+0x474>)
 8003694:	681b      	ldr	r3, [r3, #0]
 8003696:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800369a:	2b00      	cmp	r3, #0
 800369c:	d118      	bne.n	80036d0 <HAL_RCC_OscConfig+0x2d4>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 800369e:	4b74      	ldr	r3, [pc, #464]	@ (8003870 <HAL_RCC_OscConfig+0x474>)
 80036a0:	681b      	ldr	r3, [r3, #0]
 80036a2:	4a73      	ldr	r2, [pc, #460]	@ (8003870 <HAL_RCC_OscConfig+0x474>)
 80036a4:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 80036a8:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 80036aa:	f7fe fbd1 	bl	8001e50 <HAL_GetTick>
 80036ae:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80036b0:	e008      	b.n	80036c4 <HAL_RCC_OscConfig+0x2c8>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 80036b2:	f7fe fbcd 	bl	8001e50 <HAL_GetTick>
 80036b6:	4602      	mov	r2, r0
 80036b8:	693b      	ldr	r3, [r7, #16]
 80036ba:	1ad3      	subs	r3, r2, r3
 80036bc:	2b02      	cmp	r3, #2
 80036be:	d901      	bls.n	80036c4 <HAL_RCC_OscConfig+0x2c8>
        {
          return HAL_TIMEOUT;
 80036c0:	2303      	movs	r3, #3
 80036c2:	e10c      	b.n	80038de <HAL_RCC_OscConfig+0x4e2>
      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80036c4:	4b6a      	ldr	r3, [pc, #424]	@ (8003870 <HAL_RCC_OscConfig+0x474>)
 80036c6:	681b      	ldr	r3, [r3, #0]
 80036c8:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80036cc:	2b00      	cmp	r3, #0
 80036ce:	d0f0      	beq.n	80036b2 <HAL_RCC_OscConfig+0x2b6>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 80036d0:	687b      	ldr	r3, [r7, #4]
 80036d2:	689b      	ldr	r3, [r3, #8]
 80036d4:	2b01      	cmp	r3, #1
 80036d6:	d106      	bne.n	80036e6 <HAL_RCC_OscConfig+0x2ea>
 80036d8:	4b64      	ldr	r3, [pc, #400]	@ (800386c <HAL_RCC_OscConfig+0x470>)
 80036da:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80036dc:	4a63      	ldr	r2, [pc, #396]	@ (800386c <HAL_RCC_OscConfig+0x470>)
 80036de:	f043 0301 	orr.w	r3, r3, #1
 80036e2:	6713      	str	r3, [r2, #112]	@ 0x70
 80036e4:	e01c      	b.n	8003720 <HAL_RCC_OscConfig+0x324>
 80036e6:	687b      	ldr	r3, [r7, #4]
 80036e8:	689b      	ldr	r3, [r3, #8]
 80036ea:	2b05      	cmp	r3, #5
 80036ec:	d10c      	bne.n	8003708 <HAL_RCC_OscConfig+0x30c>
 80036ee:	4b5f      	ldr	r3, [pc, #380]	@ (800386c <HAL_RCC_OscConfig+0x470>)
 80036f0:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80036f2:	4a5e      	ldr	r2, [pc, #376]	@ (800386c <HAL_RCC_OscConfig+0x470>)
 80036f4:	f043 0304 	orr.w	r3, r3, #4
 80036f8:	6713      	str	r3, [r2, #112]	@ 0x70
 80036fa:	4b5c      	ldr	r3, [pc, #368]	@ (800386c <HAL_RCC_OscConfig+0x470>)
 80036fc:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80036fe:	4a5b      	ldr	r2, [pc, #364]	@ (800386c <HAL_RCC_OscConfig+0x470>)
 8003700:	f043 0301 	orr.w	r3, r3, #1
 8003704:	6713      	str	r3, [r2, #112]	@ 0x70
 8003706:	e00b      	b.n	8003720 <HAL_RCC_OscConfig+0x324>
 8003708:	4b58      	ldr	r3, [pc, #352]	@ (800386c <HAL_RCC_OscConfig+0x470>)
 800370a:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800370c:	4a57      	ldr	r2, [pc, #348]	@ (800386c <HAL_RCC_OscConfig+0x470>)
 800370e:	f023 0301 	bic.w	r3, r3, #1
 8003712:	6713      	str	r3, [r2, #112]	@ 0x70
 8003714:	4b55      	ldr	r3, [pc, #340]	@ (800386c <HAL_RCC_OscConfig+0x470>)
 8003716:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8003718:	4a54      	ldr	r2, [pc, #336]	@ (800386c <HAL_RCC_OscConfig+0x470>)
 800371a:	f023 0304 	bic.w	r3, r3, #4
 800371e:	6713      	str	r3, [r2, #112]	@ 0x70
    /* Check the LSE State */
    if ((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 8003720:	687b      	ldr	r3, [r7, #4]
 8003722:	689b      	ldr	r3, [r3, #8]
 8003724:	2b00      	cmp	r3, #0
 8003726:	d015      	beq.n	8003754 <HAL_RCC_OscConfig+0x358>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8003728:	f7fe fb92 	bl	8001e50 <HAL_GetTick>
 800372c:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 800372e:	e00a      	b.n	8003746 <HAL_RCC_OscConfig+0x34a>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8003730:	f7fe fb8e 	bl	8001e50 <HAL_GetTick>
 8003734:	4602      	mov	r2, r0
 8003736:	693b      	ldr	r3, [r7, #16]
 8003738:	1ad3      	subs	r3, r2, r3
 800373a:	f241 3288 	movw	r2, #5000	@ 0x1388
 800373e:	4293      	cmp	r3, r2
 8003740:	d901      	bls.n	8003746 <HAL_RCC_OscConfig+0x34a>
        {
          return HAL_TIMEOUT;
 8003742:	2303      	movs	r3, #3
 8003744:	e0cb      	b.n	80038de <HAL_RCC_OscConfig+0x4e2>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8003746:	4b49      	ldr	r3, [pc, #292]	@ (800386c <HAL_RCC_OscConfig+0x470>)
 8003748:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800374a:	f003 0302 	and.w	r3, r3, #2
 800374e:	2b00      	cmp	r3, #0
 8003750:	d0ee      	beq.n	8003730 <HAL_RCC_OscConfig+0x334>
 8003752:	e014      	b.n	800377e <HAL_RCC_OscConfig+0x382>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8003754:	f7fe fb7c 	bl	8001e50 <HAL_GetTick>
 8003758:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 800375a:	e00a      	b.n	8003772 <HAL_RCC_OscConfig+0x376>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 800375c:	f7fe fb78 	bl	8001e50 <HAL_GetTick>
 8003760:	4602      	mov	r2, r0
 8003762:	693b      	ldr	r3, [r7, #16]
 8003764:	1ad3      	subs	r3, r2, r3
 8003766:	f241 3288 	movw	r2, #5000	@ 0x1388
 800376a:	4293      	cmp	r3, r2
 800376c:	d901      	bls.n	8003772 <HAL_RCC_OscConfig+0x376>
        {
          return HAL_TIMEOUT;
 800376e:	2303      	movs	r3, #3
 8003770:	e0b5      	b.n	80038de <HAL_RCC_OscConfig+0x4e2>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8003772:	4b3e      	ldr	r3, [pc, #248]	@ (800386c <HAL_RCC_OscConfig+0x470>)
 8003774:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8003776:	f003 0302 	and.w	r3, r3, #2
 800377a:	2b00      	cmp	r3, #0
 800377c:	d1ee      	bne.n	800375c <HAL_RCC_OscConfig+0x360>
        }
      }
    }

    /* Restore clock configuration if changed */
    if (pwrclkchanged == SET)
 800377e:	7dfb      	ldrb	r3, [r7, #23]
 8003780:	2b01      	cmp	r3, #1
 8003782:	d105      	bne.n	8003790 <HAL_RCC_OscConfig+0x394>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8003784:	4b39      	ldr	r3, [pc, #228]	@ (800386c <HAL_RCC_OscConfig+0x470>)
 8003786:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003788:	4a38      	ldr	r2, [pc, #224]	@ (800386c <HAL_RCC_OscConfig+0x470>)
 800378a:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 800378e:	6413      	str	r3, [r2, #64]	@ 0x40
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8003790:	687b      	ldr	r3, [r7, #4]
 8003792:	699b      	ldr	r3, [r3, #24]
 8003794:	2b00      	cmp	r3, #0
 8003796:	f000 80a1 	beq.w	80038dc <HAL_RCC_OscConfig+0x4e0>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 800379a:	4b34      	ldr	r3, [pc, #208]	@ (800386c <HAL_RCC_OscConfig+0x470>)
 800379c:	689b      	ldr	r3, [r3, #8]
 800379e:	f003 030c 	and.w	r3, r3, #12
 80037a2:	2b08      	cmp	r3, #8
 80037a4:	d05c      	beq.n	8003860 <HAL_RCC_OscConfig+0x464>
    {
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 80037a6:	687b      	ldr	r3, [r7, #4]
 80037a8:	699b      	ldr	r3, [r3, #24]
 80037aa:	2b02      	cmp	r3, #2
 80037ac:	d141      	bne.n	8003832 <HAL_RCC_OscConfig+0x436>
        assert_param(IS_RCC_PLLN_VALUE(RCC_OscInitStruct->PLL.PLLN));
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 80037ae:	4b31      	ldr	r3, [pc, #196]	@ (8003874 <HAL_RCC_OscConfig+0x478>)
 80037b0:	2200      	movs	r2, #0
 80037b2:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80037b4:	f7fe fb4c 	bl	8001e50 <HAL_GetTick>
 80037b8:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 80037ba:	e008      	b.n	80037ce <HAL_RCC_OscConfig+0x3d2>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80037bc:	f7fe fb48 	bl	8001e50 <HAL_GetTick>
 80037c0:	4602      	mov	r2, r0
 80037c2:	693b      	ldr	r3, [r7, #16]
 80037c4:	1ad3      	subs	r3, r2, r3
 80037c6:	2b02      	cmp	r3, #2
 80037c8:	d901      	bls.n	80037ce <HAL_RCC_OscConfig+0x3d2>
          {
            return HAL_TIMEOUT;
 80037ca:	2303      	movs	r3, #3
 80037cc:	e087      	b.n	80038de <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 80037ce:	4b27      	ldr	r3, [pc, #156]	@ (800386c <HAL_RCC_OscConfig+0x470>)
 80037d0:	681b      	ldr	r3, [r3, #0]
 80037d2:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80037d6:	2b00      	cmp	r3, #0
 80037d8:	d1f0      	bne.n	80037bc <HAL_RCC_OscConfig+0x3c0>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        WRITE_REG(RCC->PLLCFGR, (RCC_OscInitStruct->PLL.PLLSource                                            | \
 80037da:	687b      	ldr	r3, [r7, #4]
 80037dc:	69da      	ldr	r2, [r3, #28]
 80037de:	687b      	ldr	r3, [r7, #4]
 80037e0:	6a1b      	ldr	r3, [r3, #32]
 80037e2:	431a      	orrs	r2, r3
 80037e4:	687b      	ldr	r3, [r7, #4]
 80037e6:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80037e8:	019b      	lsls	r3, r3, #6
 80037ea:	431a      	orrs	r2, r3
 80037ec:	687b      	ldr	r3, [r7, #4]
 80037ee:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80037f0:	085b      	lsrs	r3, r3, #1
 80037f2:	3b01      	subs	r3, #1
 80037f4:	041b      	lsls	r3, r3, #16
 80037f6:	431a      	orrs	r2, r3
 80037f8:	687b      	ldr	r3, [r7, #4]
 80037fa:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80037fc:	061b      	lsls	r3, r3, #24
 80037fe:	491b      	ldr	r1, [pc, #108]	@ (800386c <HAL_RCC_OscConfig+0x470>)
 8003800:	4313      	orrs	r3, r2
 8003802:	604b      	str	r3, [r1, #4]
                                 RCC_OscInitStruct->PLL.PLLM                                                 | \
                                 (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)             | \
                                 (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos) | \
                                 (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)));
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8003804:	4b1b      	ldr	r3, [pc, #108]	@ (8003874 <HAL_RCC_OscConfig+0x478>)
 8003806:	2201      	movs	r2, #1
 8003808:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800380a:	f7fe fb21 	bl	8001e50 <HAL_GetTick>
 800380e:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8003810:	e008      	b.n	8003824 <HAL_RCC_OscConfig+0x428>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8003812:	f7fe fb1d 	bl	8001e50 <HAL_GetTick>
 8003816:	4602      	mov	r2, r0
 8003818:	693b      	ldr	r3, [r7, #16]
 800381a:	1ad3      	subs	r3, r2, r3
 800381c:	2b02      	cmp	r3, #2
 800381e:	d901      	bls.n	8003824 <HAL_RCC_OscConfig+0x428>
          {
            return HAL_TIMEOUT;
 8003820:	2303      	movs	r3, #3
 8003822:	e05c      	b.n	80038de <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8003824:	4b11      	ldr	r3, [pc, #68]	@ (800386c <HAL_RCC_OscConfig+0x470>)
 8003826:	681b      	ldr	r3, [r3, #0]
 8003828:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800382c:	2b00      	cmp	r3, #0
 800382e:	d0f0      	beq.n	8003812 <HAL_RCC_OscConfig+0x416>
 8003830:	e054      	b.n	80038dc <HAL_RCC_OscConfig+0x4e0>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8003832:	4b10      	ldr	r3, [pc, #64]	@ (8003874 <HAL_RCC_OscConfig+0x478>)
 8003834:	2200      	movs	r2, #0
 8003836:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8003838:	f7fe fb0a 	bl	8001e50 <HAL_GetTick>
 800383c:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 800383e:	e008      	b.n	8003852 <HAL_RCC_OscConfig+0x456>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8003840:	f7fe fb06 	bl	8001e50 <HAL_GetTick>
 8003844:	4602      	mov	r2, r0
 8003846:	693b      	ldr	r3, [r7, #16]
 8003848:	1ad3      	subs	r3, r2, r3
 800384a:	2b02      	cmp	r3, #2
 800384c:	d901      	bls.n	8003852 <HAL_RCC_OscConfig+0x456>
          {
            return HAL_TIMEOUT;
 800384e:	2303      	movs	r3, #3
 8003850:	e045      	b.n	80038de <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8003852:	4b06      	ldr	r3, [pc, #24]	@ (800386c <HAL_RCC_OscConfig+0x470>)
 8003854:	681b      	ldr	r3, [r3, #0]
 8003856:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800385a:	2b00      	cmp	r3, #0
 800385c:	d1f0      	bne.n	8003840 <HAL_RCC_OscConfig+0x444>
 800385e:	e03d      	b.n	80038dc <HAL_RCC_OscConfig+0x4e0>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8003860:	687b      	ldr	r3, [r7, #4]
 8003862:	699b      	ldr	r3, [r3, #24]
 8003864:	2b01      	cmp	r3, #1
 8003866:	d107      	bne.n	8003878 <HAL_RCC_OscConfig+0x47c>
      {
        return HAL_ERROR;
 8003868:	2301      	movs	r3, #1
 800386a:	e038      	b.n	80038de <HAL_RCC_OscConfig+0x4e2>
 800386c:	40023800 	.word	0x40023800
 8003870:	40007000 	.word	0x40007000
 8003874:	42470060 	.word	0x42470060
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->PLLCFGR;
 8003878:	4b1b      	ldr	r3, [pc, #108]	@ (80038e8 <HAL_RCC_OscConfig+0x4ec>)
 800387a:	685b      	ldr	r3, [r3, #4]
 800387c:	60fb      	str	r3, [r7, #12]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLR) != (RCC_OscInitStruct->PLL.PLLR << RCC_PLLCFGR_PLLR_Pos)))
#else
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 800387e:	687b      	ldr	r3, [r7, #4]
 8003880:	699b      	ldr	r3, [r3, #24]
 8003882:	2b01      	cmp	r3, #1
 8003884:	d028      	beq.n	80038d8 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8003886:	68fb      	ldr	r3, [r7, #12]
 8003888:	f403 0280 	and.w	r2, r3, #4194304	@ 0x400000
 800388c:	687b      	ldr	r3, [r7, #4]
 800388e:	69db      	ldr	r3, [r3, #28]
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8003890:	429a      	cmp	r2, r3
 8003892:	d121      	bne.n	80038d8 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 8003894:	68fb      	ldr	r3, [r7, #12]
 8003896:	f003 023f 	and.w	r2, r3, #63	@ 0x3f
 800389a:	687b      	ldr	r3, [r7, #4]
 800389c:	6a1b      	ldr	r3, [r3, #32]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 800389e:	429a      	cmp	r2, r3
 80038a0:	d11a      	bne.n	80038d8 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 80038a2:	68fa      	ldr	r2, [r7, #12]
 80038a4:	f647 73c0 	movw	r3, #32704	@ 0x7fc0
 80038a8:	4013      	ands	r3, r2
 80038aa:	687a      	ldr	r2, [r7, #4]
 80038ac:	6a52      	ldr	r2, [r2, #36]	@ 0x24
 80038ae:	0192      	lsls	r2, r2, #6
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 80038b0:	4293      	cmp	r3, r2
 80038b2:	d111      	bne.n	80038d8 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 80038b4:	68fb      	ldr	r3, [r7, #12]
 80038b6:	f403 3240 	and.w	r2, r3, #196608	@ 0x30000
 80038ba:	687b      	ldr	r3, [r7, #4]
 80038bc:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80038be:	085b      	lsrs	r3, r3, #1
 80038c0:	3b01      	subs	r3, #1
 80038c2:	041b      	lsls	r3, r3, #16
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 80038c4:	429a      	cmp	r2, r3
 80038c6:	d107      	bne.n	80038d8 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)))
 80038c8:	68fb      	ldr	r3, [r7, #12]
 80038ca:	f003 6270 	and.w	r2, r3, #251658240	@ 0xf000000
 80038ce:	687b      	ldr	r3, [r7, #4]
 80038d0:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80038d2:	061b      	lsls	r3, r3, #24
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 80038d4:	429a      	cmp	r2, r3
 80038d6:	d001      	beq.n	80038dc <HAL_RCC_OscConfig+0x4e0>
#endif /* RCC_PLLCFGR_PLLR */
        {
          return HAL_ERROR;
 80038d8:	2301      	movs	r3, #1
 80038da:	e000      	b.n	80038de <HAL_RCC_OscConfig+0x4e2>
        }
      }
    }
  }
  return HAL_OK;
 80038dc:	2300      	movs	r3, #0
}
 80038de:	4618      	mov	r0, r3
 80038e0:	3718      	adds	r7, #24
 80038e2:	46bd      	mov	sp, r7
 80038e4:	bd80      	pop	{r7, pc}
 80038e6:	bf00      	nop
 80038e8:	40023800 	.word	0x40023800

080038ec <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 80038ec:	b580      	push	{r7, lr}
 80038ee:	b084      	sub	sp, #16
 80038f0:	af00      	add	r7, sp, #0
 80038f2:	6078      	str	r0, [r7, #4]
 80038f4:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 80038f6:	687b      	ldr	r3, [r7, #4]
 80038f8:	2b00      	cmp	r3, #0
 80038fa:	d101      	bne.n	8003900 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 80038fc:	2301      	movs	r3, #1
 80038fe:	e0cc      	b.n	8003a9a <HAL_RCC_ClockConfig+0x1ae>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 8003900:	4b68      	ldr	r3, [pc, #416]	@ (8003aa4 <HAL_RCC_ClockConfig+0x1b8>)
 8003902:	681b      	ldr	r3, [r3, #0]
 8003904:	f003 0307 	and.w	r3, r3, #7
 8003908:	683a      	ldr	r2, [r7, #0]
 800390a:	429a      	cmp	r2, r3
 800390c:	d90c      	bls.n	8003928 <HAL_RCC_ClockConfig+0x3c>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 800390e:	4b65      	ldr	r3, [pc, #404]	@ (8003aa4 <HAL_RCC_ClockConfig+0x1b8>)
 8003910:	683a      	ldr	r2, [r7, #0]
 8003912:	b2d2      	uxtb	r2, r2
 8003914:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8003916:	4b63      	ldr	r3, [pc, #396]	@ (8003aa4 <HAL_RCC_ClockConfig+0x1b8>)
 8003918:	681b      	ldr	r3, [r3, #0]
 800391a:	f003 0307 	and.w	r3, r3, #7
 800391e:	683a      	ldr	r2, [r7, #0]
 8003920:	429a      	cmp	r2, r3
 8003922:	d001      	beq.n	8003928 <HAL_RCC_ClockConfig+0x3c>
    {
      return HAL_ERROR;
 8003924:	2301      	movs	r3, #1
 8003926:	e0b8      	b.n	8003a9a <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8003928:	687b      	ldr	r3, [r7, #4]
 800392a:	681b      	ldr	r3, [r3, #0]
 800392c:	f003 0302 	and.w	r3, r3, #2
 8003930:	2b00      	cmp	r3, #0
 8003932:	d020      	beq.n	8003976 <HAL_RCC_ClockConfig+0x8a>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8003934:	687b      	ldr	r3, [r7, #4]
 8003936:	681b      	ldr	r3, [r3, #0]
 8003938:	f003 0304 	and.w	r3, r3, #4
 800393c:	2b00      	cmp	r3, #0
 800393e:	d005      	beq.n	800394c <HAL_RCC_ClockConfig+0x60>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8003940:	4b59      	ldr	r3, [pc, #356]	@ (8003aa8 <HAL_RCC_ClockConfig+0x1bc>)
 8003942:	689b      	ldr	r3, [r3, #8]
 8003944:	4a58      	ldr	r2, [pc, #352]	@ (8003aa8 <HAL_RCC_ClockConfig+0x1bc>)
 8003946:	f443 53e0 	orr.w	r3, r3, #7168	@ 0x1c00
 800394a:	6093      	str	r3, [r2, #8]
    }

    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 800394c:	687b      	ldr	r3, [r7, #4]
 800394e:	681b      	ldr	r3, [r3, #0]
 8003950:	f003 0308 	and.w	r3, r3, #8
 8003954:	2b00      	cmp	r3, #0
 8003956:	d005      	beq.n	8003964 <HAL_RCC_ClockConfig+0x78>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 8003958:	4b53      	ldr	r3, [pc, #332]	@ (8003aa8 <HAL_RCC_ClockConfig+0x1bc>)
 800395a:	689b      	ldr	r3, [r3, #8]
 800395c:	4a52      	ldr	r2, [pc, #328]	@ (8003aa8 <HAL_RCC_ClockConfig+0x1bc>)
 800395e:	f443 4360 	orr.w	r3, r3, #57344	@ 0xe000
 8003962:	6093      	str	r3, [r2, #8]
    }

    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8003964:	4b50      	ldr	r3, [pc, #320]	@ (8003aa8 <HAL_RCC_ClockConfig+0x1bc>)
 8003966:	689b      	ldr	r3, [r3, #8]
 8003968:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 800396c:	687b      	ldr	r3, [r7, #4]
 800396e:	689b      	ldr	r3, [r3, #8]
 8003970:	494d      	ldr	r1, [pc, #308]	@ (8003aa8 <HAL_RCC_ClockConfig+0x1bc>)
 8003972:	4313      	orrs	r3, r2
 8003974:	608b      	str	r3, [r1, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8003976:	687b      	ldr	r3, [r7, #4]
 8003978:	681b      	ldr	r3, [r3, #0]
 800397a:	f003 0301 	and.w	r3, r3, #1
 800397e:	2b00      	cmp	r3, #0
 8003980:	d044      	beq.n	8003a0c <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8003982:	687b      	ldr	r3, [r7, #4]
 8003984:	685b      	ldr	r3, [r3, #4]
 8003986:	2b01      	cmp	r3, #1
 8003988:	d107      	bne.n	800399a <HAL_RCC_ClockConfig+0xae>
    {
      /* Check the HSE ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 800398a:	4b47      	ldr	r3, [pc, #284]	@ (8003aa8 <HAL_RCC_ClockConfig+0x1bc>)
 800398c:	681b      	ldr	r3, [r3, #0]
 800398e:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8003992:	2b00      	cmp	r3, #0
 8003994:	d119      	bne.n	80039ca <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8003996:	2301      	movs	r3, #1
 8003998:	e07f      	b.n	8003a9a <HAL_RCC_ClockConfig+0x1ae>
      }
    }
    /* PLL is selected as System Clock Source */
    else if ((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 800399a:	687b      	ldr	r3, [r7, #4]
 800399c:	685b      	ldr	r3, [r3, #4]
 800399e:	2b02      	cmp	r3, #2
 80039a0:	d003      	beq.n	80039aa <HAL_RCC_ClockConfig+0xbe>
             (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLRCLK))
 80039a2:	687b      	ldr	r3, [r7, #4]
 80039a4:	685b      	ldr	r3, [r3, #4]
    else if ((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 80039a6:	2b03      	cmp	r3, #3
 80039a8:	d107      	bne.n	80039ba <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 80039aa:	4b3f      	ldr	r3, [pc, #252]	@ (8003aa8 <HAL_RCC_ClockConfig+0x1bc>)
 80039ac:	681b      	ldr	r3, [r3, #0]
 80039ae:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80039b2:	2b00      	cmp	r3, #0
 80039b4:	d109      	bne.n	80039ca <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 80039b6:	2301      	movs	r3, #1
 80039b8:	e06f      	b.n	8003a9a <HAL_RCC_ClockConfig+0x1ae>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80039ba:	4b3b      	ldr	r3, [pc, #236]	@ (8003aa8 <HAL_RCC_ClockConfig+0x1bc>)
 80039bc:	681b      	ldr	r3, [r3, #0]
 80039be:	f003 0302 	and.w	r3, r3, #2
 80039c2:	2b00      	cmp	r3, #0
 80039c4:	d101      	bne.n	80039ca <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 80039c6:	2301      	movs	r3, #1
 80039c8:	e067      	b.n	8003a9a <HAL_RCC_ClockConfig+0x1ae>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 80039ca:	4b37      	ldr	r3, [pc, #220]	@ (8003aa8 <HAL_RCC_ClockConfig+0x1bc>)
 80039cc:	689b      	ldr	r3, [r3, #8]
 80039ce:	f023 0203 	bic.w	r2, r3, #3
 80039d2:	687b      	ldr	r3, [r7, #4]
 80039d4:	685b      	ldr	r3, [r3, #4]
 80039d6:	4934      	ldr	r1, [pc, #208]	@ (8003aa8 <HAL_RCC_ClockConfig+0x1bc>)
 80039d8:	4313      	orrs	r3, r2
 80039da:	608b      	str	r3, [r1, #8]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 80039dc:	f7fe fa38 	bl	8001e50 <HAL_GetTick>
 80039e0:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80039e2:	e00a      	b.n	80039fa <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 80039e4:	f7fe fa34 	bl	8001e50 <HAL_GetTick>
 80039e8:	4602      	mov	r2, r0
 80039ea:	68fb      	ldr	r3, [r7, #12]
 80039ec:	1ad3      	subs	r3, r2, r3
 80039ee:	f241 3288 	movw	r2, #5000	@ 0x1388
 80039f2:	4293      	cmp	r3, r2
 80039f4:	d901      	bls.n	80039fa <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 80039f6:	2303      	movs	r3, #3
 80039f8:	e04f      	b.n	8003a9a <HAL_RCC_ClockConfig+0x1ae>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80039fa:	4b2b      	ldr	r3, [pc, #172]	@ (8003aa8 <HAL_RCC_ClockConfig+0x1bc>)
 80039fc:	689b      	ldr	r3, [r3, #8]
 80039fe:	f003 020c 	and.w	r2, r3, #12
 8003a02:	687b      	ldr	r3, [r7, #4]
 8003a04:	685b      	ldr	r3, [r3, #4]
 8003a06:	009b      	lsls	r3, r3, #2
 8003a08:	429a      	cmp	r2, r3
 8003a0a:	d1eb      	bne.n	80039e4 <HAL_RCC_ClockConfig+0xf8>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 8003a0c:	4b25      	ldr	r3, [pc, #148]	@ (8003aa4 <HAL_RCC_ClockConfig+0x1b8>)
 8003a0e:	681b      	ldr	r3, [r3, #0]
 8003a10:	f003 0307 	and.w	r3, r3, #7
 8003a14:	683a      	ldr	r2, [r7, #0]
 8003a16:	429a      	cmp	r2, r3
 8003a18:	d20c      	bcs.n	8003a34 <HAL_RCC_ClockConfig+0x148>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8003a1a:	4b22      	ldr	r3, [pc, #136]	@ (8003aa4 <HAL_RCC_ClockConfig+0x1b8>)
 8003a1c:	683a      	ldr	r2, [r7, #0]
 8003a1e:	b2d2      	uxtb	r2, r2
 8003a20:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8003a22:	4b20      	ldr	r3, [pc, #128]	@ (8003aa4 <HAL_RCC_ClockConfig+0x1b8>)
 8003a24:	681b      	ldr	r3, [r3, #0]
 8003a26:	f003 0307 	and.w	r3, r3, #7
 8003a2a:	683a      	ldr	r2, [r7, #0]
 8003a2c:	429a      	cmp	r2, r3
 8003a2e:	d001      	beq.n	8003a34 <HAL_RCC_ClockConfig+0x148>
    {
      return HAL_ERROR;
 8003a30:	2301      	movs	r3, #1
 8003a32:	e032      	b.n	8003a9a <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8003a34:	687b      	ldr	r3, [r7, #4]
 8003a36:	681b      	ldr	r3, [r3, #0]
 8003a38:	f003 0304 	and.w	r3, r3, #4
 8003a3c:	2b00      	cmp	r3, #0
 8003a3e:	d008      	beq.n	8003a52 <HAL_RCC_ClockConfig+0x166>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8003a40:	4b19      	ldr	r3, [pc, #100]	@ (8003aa8 <HAL_RCC_ClockConfig+0x1bc>)
 8003a42:	689b      	ldr	r3, [r3, #8]
 8003a44:	f423 52e0 	bic.w	r2, r3, #7168	@ 0x1c00
 8003a48:	687b      	ldr	r3, [r7, #4]
 8003a4a:	68db      	ldr	r3, [r3, #12]
 8003a4c:	4916      	ldr	r1, [pc, #88]	@ (8003aa8 <HAL_RCC_ClockConfig+0x1bc>)
 8003a4e:	4313      	orrs	r3, r2
 8003a50:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8003a52:	687b      	ldr	r3, [r7, #4]
 8003a54:	681b      	ldr	r3, [r3, #0]
 8003a56:	f003 0308 	and.w	r3, r3, #8
 8003a5a:	2b00      	cmp	r3, #0
 8003a5c:	d009      	beq.n	8003a72 <HAL_RCC_ClockConfig+0x186>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 8003a5e:	4b12      	ldr	r3, [pc, #72]	@ (8003aa8 <HAL_RCC_ClockConfig+0x1bc>)
 8003a60:	689b      	ldr	r3, [r3, #8]
 8003a62:	f423 4260 	bic.w	r2, r3, #57344	@ 0xe000
 8003a66:	687b      	ldr	r3, [r7, #4]
 8003a68:	691b      	ldr	r3, [r3, #16]
 8003a6a:	00db      	lsls	r3, r3, #3
 8003a6c:	490e      	ldr	r1, [pc, #56]	@ (8003aa8 <HAL_RCC_ClockConfig+0x1bc>)
 8003a6e:	4313      	orrs	r3, r2
 8003a70:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos];
 8003a72:	f000 f821 	bl	8003ab8 <HAL_RCC_GetSysClockFreq>
 8003a76:	4602      	mov	r2, r0
 8003a78:	4b0b      	ldr	r3, [pc, #44]	@ (8003aa8 <HAL_RCC_ClockConfig+0x1bc>)
 8003a7a:	689b      	ldr	r3, [r3, #8]
 8003a7c:	091b      	lsrs	r3, r3, #4
 8003a7e:	f003 030f 	and.w	r3, r3, #15
 8003a82:	490a      	ldr	r1, [pc, #40]	@ (8003aac <HAL_RCC_ClockConfig+0x1c0>)
 8003a84:	5ccb      	ldrb	r3, [r1, r3]
 8003a86:	fa22 f303 	lsr.w	r3, r2, r3
 8003a8a:	4a09      	ldr	r2, [pc, #36]	@ (8003ab0 <HAL_RCC_ClockConfig+0x1c4>)
 8003a8c:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings */
  HAL_InitTick(uwTickPrio);
 8003a8e:	4b09      	ldr	r3, [pc, #36]	@ (8003ab4 <HAL_RCC_ClockConfig+0x1c8>)
 8003a90:	681b      	ldr	r3, [r3, #0]
 8003a92:	4618      	mov	r0, r3
 8003a94:	f7fe f998 	bl	8001dc8 <HAL_InitTick>

  return HAL_OK;
 8003a98:	2300      	movs	r3, #0
}
 8003a9a:	4618      	mov	r0, r3
 8003a9c:	3710      	adds	r7, #16
 8003a9e:	46bd      	mov	sp, r7
 8003aa0:	bd80      	pop	{r7, pc}
 8003aa2:	bf00      	nop
 8003aa4:	40023c00 	.word	0x40023c00
 8003aa8:	40023800 	.word	0x40023800
 8003aac:	08009aec 	.word	0x08009aec
 8003ab0:	20000000 	.word	0x20000000
 8003ab4:	20000004 	.word	0x20000004

08003ab8 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
__weak uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8003ab8:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8003abc:	b090      	sub	sp, #64	@ 0x40
 8003abe:	af00      	add	r7, sp, #0
  uint32_t pllm = 0U;
 8003ac0:	2300      	movs	r3, #0
 8003ac2:	637b      	str	r3, [r7, #52]	@ 0x34
  uint32_t pllvco = 0U;
 8003ac4:	2300      	movs	r3, #0
 8003ac6:	63fb      	str	r3, [r7, #60]	@ 0x3c
  uint32_t pllp = 0U;
 8003ac8:	2300      	movs	r3, #0
 8003aca:	633b      	str	r3, [r7, #48]	@ 0x30
  uint32_t sysclockfreq = 0U;
 8003acc:	2300      	movs	r3, #0
 8003ace:	63bb      	str	r3, [r7, #56]	@ 0x38

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (RCC->CFGR & RCC_CFGR_SWS)
 8003ad0:	4b59      	ldr	r3, [pc, #356]	@ (8003c38 <HAL_RCC_GetSysClockFreq+0x180>)
 8003ad2:	689b      	ldr	r3, [r3, #8]
 8003ad4:	f003 030c 	and.w	r3, r3, #12
 8003ad8:	2b08      	cmp	r3, #8
 8003ada:	d00d      	beq.n	8003af8 <HAL_RCC_GetSysClockFreq+0x40>
 8003adc:	2b08      	cmp	r3, #8
 8003ade:	f200 80a1 	bhi.w	8003c24 <HAL_RCC_GetSysClockFreq+0x16c>
 8003ae2:	2b00      	cmp	r3, #0
 8003ae4:	d002      	beq.n	8003aec <HAL_RCC_GetSysClockFreq+0x34>
 8003ae6:	2b04      	cmp	r3, #4
 8003ae8:	d003      	beq.n	8003af2 <HAL_RCC_GetSysClockFreq+0x3a>
 8003aea:	e09b      	b.n	8003c24 <HAL_RCC_GetSysClockFreq+0x16c>
  {
    case RCC_CFGR_SWS_HSI:  /* HSI used as system clock source */
    {
      sysclockfreq = HSI_VALUE;
 8003aec:	4b53      	ldr	r3, [pc, #332]	@ (8003c3c <HAL_RCC_GetSysClockFreq+0x184>)
 8003aee:	63bb      	str	r3, [r7, #56]	@ 0x38
      break;
 8003af0:	e09b      	b.n	8003c2a <HAL_RCC_GetSysClockFreq+0x172>
    }
    case RCC_CFGR_SWS_HSE:  /* HSE used as system clock  source */
    {
      sysclockfreq = HSE_VALUE;
 8003af2:	4b53      	ldr	r3, [pc, #332]	@ (8003c40 <HAL_RCC_GetSysClockFreq+0x188>)
 8003af4:	63bb      	str	r3, [r7, #56]	@ 0x38
      break;
 8003af6:	e098      	b.n	8003c2a <HAL_RCC_GetSysClockFreq+0x172>
    }
    case RCC_CFGR_SWS_PLL:  /* PLL used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLP */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 8003af8:	4b4f      	ldr	r3, [pc, #316]	@ (8003c38 <HAL_RCC_GetSysClockFreq+0x180>)
 8003afa:	685b      	ldr	r3, [r3, #4]
 8003afc:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 8003b00:	637b      	str	r3, [r7, #52]	@ 0x34
      if (__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 8003b02:	4b4d      	ldr	r3, [pc, #308]	@ (8003c38 <HAL_RCC_GetSysClockFreq+0x180>)
 8003b04:	685b      	ldr	r3, [r3, #4]
 8003b06:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8003b0a:	2b00      	cmp	r3, #0
 8003b0c:	d028      	beq.n	8003b60 <HAL_RCC_GetSysClockFreq+0xa8>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSE_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8003b0e:	4b4a      	ldr	r3, [pc, #296]	@ (8003c38 <HAL_RCC_GetSysClockFreq+0x180>)
 8003b10:	685b      	ldr	r3, [r3, #4]
 8003b12:	099b      	lsrs	r3, r3, #6
 8003b14:	2200      	movs	r2, #0
 8003b16:	623b      	str	r3, [r7, #32]
 8003b18:	627a      	str	r2, [r7, #36]	@ 0x24
 8003b1a:	6a3b      	ldr	r3, [r7, #32]
 8003b1c:	f3c3 0008 	ubfx	r0, r3, #0, #9
 8003b20:	2100      	movs	r1, #0
 8003b22:	4b47      	ldr	r3, [pc, #284]	@ (8003c40 <HAL_RCC_GetSysClockFreq+0x188>)
 8003b24:	fb03 f201 	mul.w	r2, r3, r1
 8003b28:	2300      	movs	r3, #0
 8003b2a:	fb00 f303 	mul.w	r3, r0, r3
 8003b2e:	4413      	add	r3, r2
 8003b30:	4a43      	ldr	r2, [pc, #268]	@ (8003c40 <HAL_RCC_GetSysClockFreq+0x188>)
 8003b32:	fba0 1202 	umull	r1, r2, r0, r2
 8003b36:	62fa      	str	r2, [r7, #44]	@ 0x2c
 8003b38:	460a      	mov	r2, r1
 8003b3a:	62ba      	str	r2, [r7, #40]	@ 0x28
 8003b3c:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8003b3e:	4413      	add	r3, r2
 8003b40:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8003b42:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8003b44:	2200      	movs	r2, #0
 8003b46:	61bb      	str	r3, [r7, #24]
 8003b48:	61fa      	str	r2, [r7, #28]
 8003b4a:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 8003b4e:	e9d7 010a 	ldrd	r0, r1, [r7, #40]	@ 0x28
 8003b52:	f7fd f899 	bl	8000c88 <__aeabi_uldivmod>
 8003b56:	4602      	mov	r2, r0
 8003b58:	460b      	mov	r3, r1
 8003b5a:	4613      	mov	r3, r2
 8003b5c:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8003b5e:	e053      	b.n	8003c08 <HAL_RCC_GetSysClockFreq+0x150>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSI_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8003b60:	4b35      	ldr	r3, [pc, #212]	@ (8003c38 <HAL_RCC_GetSysClockFreq+0x180>)
 8003b62:	685b      	ldr	r3, [r3, #4]
 8003b64:	099b      	lsrs	r3, r3, #6
 8003b66:	2200      	movs	r2, #0
 8003b68:	613b      	str	r3, [r7, #16]
 8003b6a:	617a      	str	r2, [r7, #20]
 8003b6c:	693b      	ldr	r3, [r7, #16]
 8003b6e:	f3c3 0a08 	ubfx	sl, r3, #0, #9
 8003b72:	f04f 0b00 	mov.w	fp, #0
 8003b76:	4652      	mov	r2, sl
 8003b78:	465b      	mov	r3, fp
 8003b7a:	f04f 0000 	mov.w	r0, #0
 8003b7e:	f04f 0100 	mov.w	r1, #0
 8003b82:	0159      	lsls	r1, r3, #5
 8003b84:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 8003b88:	0150      	lsls	r0, r2, #5
 8003b8a:	4602      	mov	r2, r0
 8003b8c:	460b      	mov	r3, r1
 8003b8e:	ebb2 080a 	subs.w	r8, r2, sl
 8003b92:	eb63 090b 	sbc.w	r9, r3, fp
 8003b96:	f04f 0200 	mov.w	r2, #0
 8003b9a:	f04f 0300 	mov.w	r3, #0
 8003b9e:	ea4f 1389 	mov.w	r3, r9, lsl #6
 8003ba2:	ea43 6398 	orr.w	r3, r3, r8, lsr #26
 8003ba6:	ea4f 1288 	mov.w	r2, r8, lsl #6
 8003baa:	ebb2 0408 	subs.w	r4, r2, r8
 8003bae:	eb63 0509 	sbc.w	r5, r3, r9
 8003bb2:	f04f 0200 	mov.w	r2, #0
 8003bb6:	f04f 0300 	mov.w	r3, #0
 8003bba:	00eb      	lsls	r3, r5, #3
 8003bbc:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 8003bc0:	00e2      	lsls	r2, r4, #3
 8003bc2:	4614      	mov	r4, r2
 8003bc4:	461d      	mov	r5, r3
 8003bc6:	eb14 030a 	adds.w	r3, r4, sl
 8003bca:	603b      	str	r3, [r7, #0]
 8003bcc:	eb45 030b 	adc.w	r3, r5, fp
 8003bd0:	607b      	str	r3, [r7, #4]
 8003bd2:	f04f 0200 	mov.w	r2, #0
 8003bd6:	f04f 0300 	mov.w	r3, #0
 8003bda:	e9d7 4500 	ldrd	r4, r5, [r7]
 8003bde:	4629      	mov	r1, r5
 8003be0:	028b      	lsls	r3, r1, #10
 8003be2:	4621      	mov	r1, r4
 8003be4:	ea43 5391 	orr.w	r3, r3, r1, lsr #22
 8003be8:	4621      	mov	r1, r4
 8003bea:	028a      	lsls	r2, r1, #10
 8003bec:	4610      	mov	r0, r2
 8003bee:	4619      	mov	r1, r3
 8003bf0:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8003bf2:	2200      	movs	r2, #0
 8003bf4:	60bb      	str	r3, [r7, #8]
 8003bf6:	60fa      	str	r2, [r7, #12]
 8003bf8:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 8003bfc:	f7fd f844 	bl	8000c88 <__aeabi_uldivmod>
 8003c00:	4602      	mov	r2, r0
 8003c02:	460b      	mov	r3, r1
 8003c04:	4613      	mov	r3, r2
 8003c06:	63fb      	str	r3, [r7, #60]	@ 0x3c
      }
      pllp = ((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >> RCC_PLLCFGR_PLLP_Pos) + 1U) * 2U);
 8003c08:	4b0b      	ldr	r3, [pc, #44]	@ (8003c38 <HAL_RCC_GetSysClockFreq+0x180>)
 8003c0a:	685b      	ldr	r3, [r3, #4]
 8003c0c:	0c1b      	lsrs	r3, r3, #16
 8003c0e:	f003 0303 	and.w	r3, r3, #3
 8003c12:	3301      	adds	r3, #1
 8003c14:	005b      	lsls	r3, r3, #1
 8003c16:	633b      	str	r3, [r7, #48]	@ 0x30

      sysclockfreq = pllvco / pllp;
 8003c18:	6bfa      	ldr	r2, [r7, #60]	@ 0x3c
 8003c1a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8003c1c:	fbb2 f3f3 	udiv	r3, r2, r3
 8003c20:	63bb      	str	r3, [r7, #56]	@ 0x38
      break;
 8003c22:	e002      	b.n	8003c2a <HAL_RCC_GetSysClockFreq+0x172>
    }
    default:
    {
      sysclockfreq = HSI_VALUE;
 8003c24:	4b05      	ldr	r3, [pc, #20]	@ (8003c3c <HAL_RCC_GetSysClockFreq+0x184>)
 8003c26:	63bb      	str	r3, [r7, #56]	@ 0x38
      break;
 8003c28:	bf00      	nop
    }
  }
  return sysclockfreq;
 8003c2a:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
}
 8003c2c:	4618      	mov	r0, r3
 8003c2e:	3740      	adds	r7, #64	@ 0x40
 8003c30:	46bd      	mov	sp, r7
 8003c32:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 8003c36:	bf00      	nop
 8003c38:	40023800 	.word	0x40023800
 8003c3c:	00f42400 	.word	0x00f42400
 8003c40:	017d7840 	.word	0x017d7840

08003c44 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8003c44:	b480      	push	{r7}
 8003c46:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8003c48:	4b03      	ldr	r3, [pc, #12]	@ (8003c58 <HAL_RCC_GetHCLKFreq+0x14>)
 8003c4a:	681b      	ldr	r3, [r3, #0]
}
 8003c4c:	4618      	mov	r0, r3
 8003c4e:	46bd      	mov	sp, r7
 8003c50:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003c54:	4770      	bx	lr
 8003c56:	bf00      	nop
 8003c58:	20000000 	.word	0x20000000

08003c5c <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8003c5c:	b580      	push	{r7, lr}
 8003c5e:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos]);
 8003c60:	f7ff fff0 	bl	8003c44 <HAL_RCC_GetHCLKFreq>
 8003c64:	4602      	mov	r2, r0
 8003c66:	4b05      	ldr	r3, [pc, #20]	@ (8003c7c <HAL_RCC_GetPCLK1Freq+0x20>)
 8003c68:	689b      	ldr	r3, [r3, #8]
 8003c6a:	0a9b      	lsrs	r3, r3, #10
 8003c6c:	f003 0307 	and.w	r3, r3, #7
 8003c70:	4903      	ldr	r1, [pc, #12]	@ (8003c80 <HAL_RCC_GetPCLK1Freq+0x24>)
 8003c72:	5ccb      	ldrb	r3, [r1, r3]
 8003c74:	fa22 f303 	lsr.w	r3, r2, r3
}
 8003c78:	4618      	mov	r0, r3
 8003c7a:	bd80      	pop	{r7, pc}
 8003c7c:	40023800 	.word	0x40023800
 8003c80:	08009afc 	.word	0x08009afc

08003c84 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8003c84:	b580      	push	{r7, lr}
 8003c86:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos]);
 8003c88:	f7ff ffdc 	bl	8003c44 <HAL_RCC_GetHCLKFreq>
 8003c8c:	4602      	mov	r2, r0
 8003c8e:	4b05      	ldr	r3, [pc, #20]	@ (8003ca4 <HAL_RCC_GetPCLK2Freq+0x20>)
 8003c90:	689b      	ldr	r3, [r3, #8]
 8003c92:	0b5b      	lsrs	r3, r3, #13
 8003c94:	f003 0307 	and.w	r3, r3, #7
 8003c98:	4903      	ldr	r1, [pc, #12]	@ (8003ca8 <HAL_RCC_GetPCLK2Freq+0x24>)
 8003c9a:	5ccb      	ldrb	r3, [r1, r3]
 8003c9c:	fa22 f303 	lsr.w	r3, r2, r3
}
 8003ca0:	4618      	mov	r0, r3
 8003ca2:	bd80      	pop	{r7, pc}
 8003ca4:	40023800 	.word	0x40023800
 8003ca8:	08009afc 	.word	0x08009afc

08003cac <HAL_UART_Init>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8003cac:	b580      	push	{r7, lr}
 8003cae:	b082      	sub	sp, #8
 8003cb0:	af00      	add	r7, sp, #0
 8003cb2:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8003cb4:	687b      	ldr	r3, [r7, #4]
 8003cb6:	2b00      	cmp	r3, #0
 8003cb8:	d101      	bne.n	8003cbe <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 8003cba:	2301      	movs	r3, #1
 8003cbc:	e042      	b.n	8003d44 <HAL_UART_Init+0x98>
    assert_param(IS_UART_INSTANCE(huart->Instance));
  }
  assert_param(IS_UART_WORD_LENGTH(huart->Init.WordLength));
  assert_param(IS_UART_OVERSAMPLING(huart->Init.OverSampling));

  if (huart->gState == HAL_UART_STATE_RESET)
 8003cbe:	687b      	ldr	r3, [r7, #4]
 8003cc0:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8003cc4:	b2db      	uxtb	r3, r3
 8003cc6:	2b00      	cmp	r3, #0
 8003cc8:	d106      	bne.n	8003cd8 <HAL_UART_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 8003cca:	687b      	ldr	r3, [r7, #4]
 8003ccc:	2200      	movs	r2, #0
 8003cce:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 8003cd2:	6878      	ldr	r0, [r7, #4]
 8003cd4:	f7fd fedc 	bl	8001a90 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8003cd8:	687b      	ldr	r3, [r7, #4]
 8003cda:	2224      	movs	r2, #36	@ 0x24
 8003cdc:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

  /* Disable the peripheral */
  __HAL_UART_DISABLE(huart);
 8003ce0:	687b      	ldr	r3, [r7, #4]
 8003ce2:	681b      	ldr	r3, [r3, #0]
 8003ce4:	68da      	ldr	r2, [r3, #12]
 8003ce6:	687b      	ldr	r3, [r7, #4]
 8003ce8:	681b      	ldr	r3, [r3, #0]
 8003cea:	f422 5200 	bic.w	r2, r2, #8192	@ 0x2000
 8003cee:	60da      	str	r2, [r3, #12]

  /* Set the UART Communication parameters */
  UART_SetConfig(huart);
 8003cf0:	6878      	ldr	r0, [r7, #4]
 8003cf2:	f000 f82b 	bl	8003d4c <UART_SetConfig>

  /* In asynchronous mode, the following bits must be kept cleared:
     - LINEN and CLKEN bits in the USART_CR2 register,
     - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8003cf6:	687b      	ldr	r3, [r7, #4]
 8003cf8:	681b      	ldr	r3, [r3, #0]
 8003cfa:	691a      	ldr	r2, [r3, #16]
 8003cfc:	687b      	ldr	r3, [r7, #4]
 8003cfe:	681b      	ldr	r3, [r3, #0]
 8003d00:	f422 4290 	bic.w	r2, r2, #18432	@ 0x4800
 8003d04:	611a      	str	r2, [r3, #16]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8003d06:	687b      	ldr	r3, [r7, #4]
 8003d08:	681b      	ldr	r3, [r3, #0]
 8003d0a:	695a      	ldr	r2, [r3, #20]
 8003d0c:	687b      	ldr	r3, [r7, #4]
 8003d0e:	681b      	ldr	r3, [r3, #0]
 8003d10:	f022 022a 	bic.w	r2, r2, #42	@ 0x2a
 8003d14:	615a      	str	r2, [r3, #20]

  /* Enable the peripheral */
  __HAL_UART_ENABLE(huart);
 8003d16:	687b      	ldr	r3, [r7, #4]
 8003d18:	681b      	ldr	r3, [r3, #0]
 8003d1a:	68da      	ldr	r2, [r3, #12]
 8003d1c:	687b      	ldr	r3, [r7, #4]
 8003d1e:	681b      	ldr	r3, [r3, #0]
 8003d20:	f442 5200 	orr.w	r2, r2, #8192	@ 0x2000
 8003d24:	60da      	str	r2, [r3, #12]

  /* Initialize the UART state */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8003d26:	687b      	ldr	r3, [r7, #4]
 8003d28:	2200      	movs	r2, #0
 8003d2a:	645a      	str	r2, [r3, #68]	@ 0x44
  huart->gState = HAL_UART_STATE_READY;
 8003d2c:	687b      	ldr	r3, [r7, #4]
 8003d2e:	2220      	movs	r2, #32
 8003d30:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  huart->RxState = HAL_UART_STATE_READY;
 8003d34:	687b      	ldr	r3, [r7, #4]
 8003d36:	2220      	movs	r2, #32
 8003d38:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 8003d3c:	687b      	ldr	r3, [r7, #4]
 8003d3e:	2200      	movs	r2, #0
 8003d40:	635a      	str	r2, [r3, #52]	@ 0x34

  return HAL_OK;
 8003d42:	2300      	movs	r3, #0
}
 8003d44:	4618      	mov	r0, r3
 8003d46:	3708      	adds	r7, #8
 8003d48:	46bd      	mov	sp, r7
 8003d4a:	bd80      	pop	{r7, pc}

08003d4c <UART_SetConfig>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_SetConfig(UART_HandleTypeDef *huart)
{
 8003d4c:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8003d50:	b0c0      	sub	sp, #256	@ 0x100
 8003d52:	af00      	add	r7, sp, #0
 8003d54:	f8c7 00f4 	str.w	r0, [r7, #244]	@ 0xf4
  assert_param(IS_UART_MODE(huart->Init.Mode));

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits
     according to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8003d58:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8003d5c:	681b      	ldr	r3, [r3, #0]
 8003d5e:	691b      	ldr	r3, [r3, #16]
 8003d60:	f423 5040 	bic.w	r0, r3, #12288	@ 0x3000
 8003d64:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8003d68:	68d9      	ldr	r1, [r3, #12]
 8003d6a:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8003d6e:	681a      	ldr	r2, [r3, #0]
 8003d70:	ea40 0301 	orr.w	r3, r0, r1
 8003d74:	6113      	str	r3, [r2, #16]
     Set the M bits according to huart->Init.WordLength value
     Set PCE and PS bits according to huart->Init.Parity value
     Set TE and RE bits according to huart->Init.Mode value
     Set OVER8 bit according to huart->Init.OverSampling value */

  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
 8003d76:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8003d7a:	689a      	ldr	r2, [r3, #8]
 8003d7c:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8003d80:	691b      	ldr	r3, [r3, #16]
 8003d82:	431a      	orrs	r2, r3
 8003d84:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8003d88:	695b      	ldr	r3, [r3, #20]
 8003d8a:	431a      	orrs	r2, r3
 8003d8c:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8003d90:	69db      	ldr	r3, [r3, #28]
 8003d92:	4313      	orrs	r3, r2
 8003d94:	f8c7 30f8 	str.w	r3, [r7, #248]	@ 0xf8
  MODIFY_REG(huart->Instance->CR1,
 8003d98:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8003d9c:	681b      	ldr	r3, [r3, #0]
 8003d9e:	68db      	ldr	r3, [r3, #12]
 8003da0:	f423 4116 	bic.w	r1, r3, #38400	@ 0x9600
 8003da4:	f021 010c 	bic.w	r1, r1, #12
 8003da8:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8003dac:	681a      	ldr	r2, [r3, #0]
 8003dae:	f8d7 30f8 	ldr.w	r3, [r7, #248]	@ 0xf8
 8003db2:	430b      	orrs	r3, r1
 8003db4:	60d3      	str	r3, [r2, #12]
             (uint32_t)(USART_CR1_M | USART_CR1_PCE | USART_CR1_PS | USART_CR1_TE | USART_CR1_RE | USART_CR1_OVER8),
             tmpreg);

  /*-------------------------- USART CR3 Configuration -----------------------*/
  /* Configure the UART HFC: Set CTSE and RTSE bits according to huart->Init.HwFlowCtl value */
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE), huart->Init.HwFlowCtl);
 8003db6:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8003dba:	681b      	ldr	r3, [r3, #0]
 8003dbc:	695b      	ldr	r3, [r3, #20]
 8003dbe:	f423 7040 	bic.w	r0, r3, #768	@ 0x300
 8003dc2:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8003dc6:	6999      	ldr	r1, [r3, #24]
 8003dc8:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8003dcc:	681a      	ldr	r2, [r3, #0]
 8003dce:	ea40 0301 	orr.w	r3, r0, r1
 8003dd2:	6153      	str	r3, [r2, #20]
    if ((huart->Instance == USART1) || (huart->Instance == USART6) || (huart->Instance == UART9) || (huart->Instance == UART10))
    {
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#elif defined(USART6)
    if ((huart->Instance == USART1) || (huart->Instance == USART6))
 8003dd4:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8003dd8:	681a      	ldr	r2, [r3, #0]
 8003dda:	4b8f      	ldr	r3, [pc, #572]	@ (8004018 <UART_SetConfig+0x2cc>)
 8003ddc:	429a      	cmp	r2, r3
 8003dde:	d005      	beq.n	8003dec <UART_SetConfig+0xa0>
 8003de0:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8003de4:	681a      	ldr	r2, [r3, #0]
 8003de6:	4b8d      	ldr	r3, [pc, #564]	@ (800401c <UART_SetConfig+0x2d0>)
 8003de8:	429a      	cmp	r2, r3
 8003dea:	d104      	bne.n	8003df6 <UART_SetConfig+0xaa>
    {
      pclk = HAL_RCC_GetPCLK2Freq();
 8003dec:	f7ff ff4a 	bl	8003c84 <HAL_RCC_GetPCLK2Freq>
 8003df0:	f8c7 00fc 	str.w	r0, [r7, #252]	@ 0xfc
 8003df4:	e003      	b.n	8003dfe <UART_SetConfig+0xb2>
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#endif /* USART6 */
    else
    {
      pclk = HAL_RCC_GetPCLK1Freq();
 8003df6:	f7ff ff31 	bl	8003c5c <HAL_RCC_GetPCLK1Freq>
 8003dfa:	f8c7 00fc 	str.w	r0, [r7, #252]	@ 0xfc
    }
  /*-------------------------- USART BRR Configuration ---------------------*/
  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8003dfe:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8003e02:	69db      	ldr	r3, [r3, #28]
 8003e04:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8003e08:	f040 810c 	bne.w	8004024 <UART_SetConfig+0x2d8>
  {
    huart->Instance->BRR = UART_BRR_SAMPLING8(pclk, huart->Init.BaudRate);
 8003e0c:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8003e10:	2200      	movs	r2, #0
 8003e12:	f8c7 30e8 	str.w	r3, [r7, #232]	@ 0xe8
 8003e16:	f8c7 20ec 	str.w	r2, [r7, #236]	@ 0xec
 8003e1a:	e9d7 453a 	ldrd	r4, r5, [r7, #232]	@ 0xe8
 8003e1e:	4622      	mov	r2, r4
 8003e20:	462b      	mov	r3, r5
 8003e22:	1891      	adds	r1, r2, r2
 8003e24:	65b9      	str	r1, [r7, #88]	@ 0x58
 8003e26:	415b      	adcs	r3, r3
 8003e28:	65fb      	str	r3, [r7, #92]	@ 0x5c
 8003e2a:	e9d7 2316 	ldrd	r2, r3, [r7, #88]	@ 0x58
 8003e2e:	4621      	mov	r1, r4
 8003e30:	eb12 0801 	adds.w	r8, r2, r1
 8003e34:	4629      	mov	r1, r5
 8003e36:	eb43 0901 	adc.w	r9, r3, r1
 8003e3a:	f04f 0200 	mov.w	r2, #0
 8003e3e:	f04f 0300 	mov.w	r3, #0
 8003e42:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 8003e46:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 8003e4a:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 8003e4e:	4690      	mov	r8, r2
 8003e50:	4699      	mov	r9, r3
 8003e52:	4623      	mov	r3, r4
 8003e54:	eb18 0303 	adds.w	r3, r8, r3
 8003e58:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
 8003e5c:	462b      	mov	r3, r5
 8003e5e:	eb49 0303 	adc.w	r3, r9, r3
 8003e62:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
 8003e66:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8003e6a:	685b      	ldr	r3, [r3, #4]
 8003e6c:	2200      	movs	r2, #0
 8003e6e:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
 8003e72:	f8c7 20dc 	str.w	r2, [r7, #220]	@ 0xdc
 8003e76:	e9d7 1236 	ldrd	r1, r2, [r7, #216]	@ 0xd8
 8003e7a:	460b      	mov	r3, r1
 8003e7c:	18db      	adds	r3, r3, r3
 8003e7e:	653b      	str	r3, [r7, #80]	@ 0x50
 8003e80:	4613      	mov	r3, r2
 8003e82:	eb42 0303 	adc.w	r3, r2, r3
 8003e86:	657b      	str	r3, [r7, #84]	@ 0x54
 8003e88:	e9d7 2314 	ldrd	r2, r3, [r7, #80]	@ 0x50
 8003e8c:	e9d7 0138 	ldrd	r0, r1, [r7, #224]	@ 0xe0
 8003e90:	f7fc fefa 	bl	8000c88 <__aeabi_uldivmod>
 8003e94:	4602      	mov	r2, r0
 8003e96:	460b      	mov	r3, r1
 8003e98:	4b61      	ldr	r3, [pc, #388]	@ (8004020 <UART_SetConfig+0x2d4>)
 8003e9a:	fba3 2302 	umull	r2, r3, r3, r2
 8003e9e:	095b      	lsrs	r3, r3, #5
 8003ea0:	011c      	lsls	r4, r3, #4
 8003ea2:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8003ea6:	2200      	movs	r2, #0
 8003ea8:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
 8003eac:	f8c7 20d4 	str.w	r2, [r7, #212]	@ 0xd4
 8003eb0:	e9d7 8934 	ldrd	r8, r9, [r7, #208]	@ 0xd0
 8003eb4:	4642      	mov	r2, r8
 8003eb6:	464b      	mov	r3, r9
 8003eb8:	1891      	adds	r1, r2, r2
 8003eba:	64b9      	str	r1, [r7, #72]	@ 0x48
 8003ebc:	415b      	adcs	r3, r3
 8003ebe:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8003ec0:	e9d7 2312 	ldrd	r2, r3, [r7, #72]	@ 0x48
 8003ec4:	4641      	mov	r1, r8
 8003ec6:	eb12 0a01 	adds.w	sl, r2, r1
 8003eca:	4649      	mov	r1, r9
 8003ecc:	eb43 0b01 	adc.w	fp, r3, r1
 8003ed0:	f04f 0200 	mov.w	r2, #0
 8003ed4:	f04f 0300 	mov.w	r3, #0
 8003ed8:	ea4f 03cb 	mov.w	r3, fp, lsl #3
 8003edc:	ea43 735a 	orr.w	r3, r3, sl, lsr #29
 8003ee0:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 8003ee4:	4692      	mov	sl, r2
 8003ee6:	469b      	mov	fp, r3
 8003ee8:	4643      	mov	r3, r8
 8003eea:	eb1a 0303 	adds.w	r3, sl, r3
 8003eee:	f8c7 30c8 	str.w	r3, [r7, #200]	@ 0xc8
 8003ef2:	464b      	mov	r3, r9
 8003ef4:	eb4b 0303 	adc.w	r3, fp, r3
 8003ef8:	f8c7 30cc 	str.w	r3, [r7, #204]	@ 0xcc
 8003efc:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8003f00:	685b      	ldr	r3, [r3, #4]
 8003f02:	2200      	movs	r2, #0
 8003f04:	f8c7 30c0 	str.w	r3, [r7, #192]	@ 0xc0
 8003f08:	f8c7 20c4 	str.w	r2, [r7, #196]	@ 0xc4
 8003f0c:	e9d7 1230 	ldrd	r1, r2, [r7, #192]	@ 0xc0
 8003f10:	460b      	mov	r3, r1
 8003f12:	18db      	adds	r3, r3, r3
 8003f14:	643b      	str	r3, [r7, #64]	@ 0x40
 8003f16:	4613      	mov	r3, r2
 8003f18:	eb42 0303 	adc.w	r3, r2, r3
 8003f1c:	647b      	str	r3, [r7, #68]	@ 0x44
 8003f1e:	e9d7 2310 	ldrd	r2, r3, [r7, #64]	@ 0x40
 8003f22:	e9d7 0132 	ldrd	r0, r1, [r7, #200]	@ 0xc8
 8003f26:	f7fc feaf 	bl	8000c88 <__aeabi_uldivmod>
 8003f2a:	4602      	mov	r2, r0
 8003f2c:	460b      	mov	r3, r1
 8003f2e:	4611      	mov	r1, r2
 8003f30:	4b3b      	ldr	r3, [pc, #236]	@ (8004020 <UART_SetConfig+0x2d4>)
 8003f32:	fba3 2301 	umull	r2, r3, r3, r1
 8003f36:	095b      	lsrs	r3, r3, #5
 8003f38:	2264      	movs	r2, #100	@ 0x64
 8003f3a:	fb02 f303 	mul.w	r3, r2, r3
 8003f3e:	1acb      	subs	r3, r1, r3
 8003f40:	00db      	lsls	r3, r3, #3
 8003f42:	f103 0232 	add.w	r2, r3, #50	@ 0x32
 8003f46:	4b36      	ldr	r3, [pc, #216]	@ (8004020 <UART_SetConfig+0x2d4>)
 8003f48:	fba3 2302 	umull	r2, r3, r3, r2
 8003f4c:	095b      	lsrs	r3, r3, #5
 8003f4e:	005b      	lsls	r3, r3, #1
 8003f50:	f403 73f8 	and.w	r3, r3, #496	@ 0x1f0
 8003f54:	441c      	add	r4, r3
 8003f56:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8003f5a:	2200      	movs	r2, #0
 8003f5c:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
 8003f60:	f8c7 20bc 	str.w	r2, [r7, #188]	@ 0xbc
 8003f64:	e9d7 892e 	ldrd	r8, r9, [r7, #184]	@ 0xb8
 8003f68:	4642      	mov	r2, r8
 8003f6a:	464b      	mov	r3, r9
 8003f6c:	1891      	adds	r1, r2, r2
 8003f6e:	63b9      	str	r1, [r7, #56]	@ 0x38
 8003f70:	415b      	adcs	r3, r3
 8003f72:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8003f74:	e9d7 230e 	ldrd	r2, r3, [r7, #56]	@ 0x38
 8003f78:	4641      	mov	r1, r8
 8003f7a:	1851      	adds	r1, r2, r1
 8003f7c:	6339      	str	r1, [r7, #48]	@ 0x30
 8003f7e:	4649      	mov	r1, r9
 8003f80:	414b      	adcs	r3, r1
 8003f82:	637b      	str	r3, [r7, #52]	@ 0x34
 8003f84:	f04f 0200 	mov.w	r2, #0
 8003f88:	f04f 0300 	mov.w	r3, #0
 8003f8c:	e9d7 ab0c 	ldrd	sl, fp, [r7, #48]	@ 0x30
 8003f90:	4659      	mov	r1, fp
 8003f92:	00cb      	lsls	r3, r1, #3
 8003f94:	4651      	mov	r1, sl
 8003f96:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 8003f9a:	4651      	mov	r1, sl
 8003f9c:	00ca      	lsls	r2, r1, #3
 8003f9e:	4610      	mov	r0, r2
 8003fa0:	4619      	mov	r1, r3
 8003fa2:	4603      	mov	r3, r0
 8003fa4:	4642      	mov	r2, r8
 8003fa6:	189b      	adds	r3, r3, r2
 8003fa8:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
 8003fac:	464b      	mov	r3, r9
 8003fae:	460a      	mov	r2, r1
 8003fb0:	eb42 0303 	adc.w	r3, r2, r3
 8003fb4:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
 8003fb8:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8003fbc:	685b      	ldr	r3, [r3, #4]
 8003fbe:	2200      	movs	r2, #0
 8003fc0:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
 8003fc4:	f8c7 20ac 	str.w	r2, [r7, #172]	@ 0xac
 8003fc8:	e9d7 122a 	ldrd	r1, r2, [r7, #168]	@ 0xa8
 8003fcc:	460b      	mov	r3, r1
 8003fce:	18db      	adds	r3, r3, r3
 8003fd0:	62bb      	str	r3, [r7, #40]	@ 0x28
 8003fd2:	4613      	mov	r3, r2
 8003fd4:	eb42 0303 	adc.w	r3, r2, r3
 8003fd8:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8003fda:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	@ 0x28
 8003fde:	e9d7 012c 	ldrd	r0, r1, [r7, #176]	@ 0xb0
 8003fe2:	f7fc fe51 	bl	8000c88 <__aeabi_uldivmod>
 8003fe6:	4602      	mov	r2, r0
 8003fe8:	460b      	mov	r3, r1
 8003fea:	4b0d      	ldr	r3, [pc, #52]	@ (8004020 <UART_SetConfig+0x2d4>)
 8003fec:	fba3 1302 	umull	r1, r3, r3, r2
 8003ff0:	095b      	lsrs	r3, r3, #5
 8003ff2:	2164      	movs	r1, #100	@ 0x64
 8003ff4:	fb01 f303 	mul.w	r3, r1, r3
 8003ff8:	1ad3      	subs	r3, r2, r3
 8003ffa:	00db      	lsls	r3, r3, #3
 8003ffc:	3332      	adds	r3, #50	@ 0x32
 8003ffe:	4a08      	ldr	r2, [pc, #32]	@ (8004020 <UART_SetConfig+0x2d4>)
 8004000:	fba2 2303 	umull	r2, r3, r2, r3
 8004004:	095b      	lsrs	r3, r3, #5
 8004006:	f003 0207 	and.w	r2, r3, #7
 800400a:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800400e:	681b      	ldr	r3, [r3, #0]
 8004010:	4422      	add	r2, r4
 8004012:	609a      	str	r2, [r3, #8]
  }
  else
  {
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
  }
}
 8004014:	e106      	b.n	8004224 <UART_SetConfig+0x4d8>
 8004016:	bf00      	nop
 8004018:	40011000 	.word	0x40011000
 800401c:	40011400 	.word	0x40011400
 8004020:	51eb851f 	.word	0x51eb851f
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
 8004024:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8004028:	2200      	movs	r2, #0
 800402a:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
 800402e:	f8c7 20a4 	str.w	r2, [r7, #164]	@ 0xa4
 8004032:	e9d7 8928 	ldrd	r8, r9, [r7, #160]	@ 0xa0
 8004036:	4642      	mov	r2, r8
 8004038:	464b      	mov	r3, r9
 800403a:	1891      	adds	r1, r2, r2
 800403c:	6239      	str	r1, [r7, #32]
 800403e:	415b      	adcs	r3, r3
 8004040:	627b      	str	r3, [r7, #36]	@ 0x24
 8004042:	e9d7 2308 	ldrd	r2, r3, [r7, #32]
 8004046:	4641      	mov	r1, r8
 8004048:	1854      	adds	r4, r2, r1
 800404a:	4649      	mov	r1, r9
 800404c:	eb43 0501 	adc.w	r5, r3, r1
 8004050:	f04f 0200 	mov.w	r2, #0
 8004054:	f04f 0300 	mov.w	r3, #0
 8004058:	00eb      	lsls	r3, r5, #3
 800405a:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 800405e:	00e2      	lsls	r2, r4, #3
 8004060:	4614      	mov	r4, r2
 8004062:	461d      	mov	r5, r3
 8004064:	4643      	mov	r3, r8
 8004066:	18e3      	adds	r3, r4, r3
 8004068:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
 800406c:	464b      	mov	r3, r9
 800406e:	eb45 0303 	adc.w	r3, r5, r3
 8004072:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
 8004076:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800407a:	685b      	ldr	r3, [r3, #4]
 800407c:	2200      	movs	r2, #0
 800407e:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
 8004082:	f8c7 2094 	str.w	r2, [r7, #148]	@ 0x94
 8004086:	f04f 0200 	mov.w	r2, #0
 800408a:	f04f 0300 	mov.w	r3, #0
 800408e:	e9d7 4524 	ldrd	r4, r5, [r7, #144]	@ 0x90
 8004092:	4629      	mov	r1, r5
 8004094:	008b      	lsls	r3, r1, #2
 8004096:	4621      	mov	r1, r4
 8004098:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 800409c:	4621      	mov	r1, r4
 800409e:	008a      	lsls	r2, r1, #2
 80040a0:	e9d7 0126 	ldrd	r0, r1, [r7, #152]	@ 0x98
 80040a4:	f7fc fdf0 	bl	8000c88 <__aeabi_uldivmod>
 80040a8:	4602      	mov	r2, r0
 80040aa:	460b      	mov	r3, r1
 80040ac:	4b60      	ldr	r3, [pc, #384]	@ (8004230 <UART_SetConfig+0x4e4>)
 80040ae:	fba3 2302 	umull	r2, r3, r3, r2
 80040b2:	095b      	lsrs	r3, r3, #5
 80040b4:	011c      	lsls	r4, r3, #4
 80040b6:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 80040ba:	2200      	movs	r2, #0
 80040bc:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
 80040c0:	f8c7 208c 	str.w	r2, [r7, #140]	@ 0x8c
 80040c4:	e9d7 8922 	ldrd	r8, r9, [r7, #136]	@ 0x88
 80040c8:	4642      	mov	r2, r8
 80040ca:	464b      	mov	r3, r9
 80040cc:	1891      	adds	r1, r2, r2
 80040ce:	61b9      	str	r1, [r7, #24]
 80040d0:	415b      	adcs	r3, r3
 80040d2:	61fb      	str	r3, [r7, #28]
 80040d4:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 80040d8:	4641      	mov	r1, r8
 80040da:	1851      	adds	r1, r2, r1
 80040dc:	6139      	str	r1, [r7, #16]
 80040de:	4649      	mov	r1, r9
 80040e0:	414b      	adcs	r3, r1
 80040e2:	617b      	str	r3, [r7, #20]
 80040e4:	f04f 0200 	mov.w	r2, #0
 80040e8:	f04f 0300 	mov.w	r3, #0
 80040ec:	e9d7 ab04 	ldrd	sl, fp, [r7, #16]
 80040f0:	4659      	mov	r1, fp
 80040f2:	00cb      	lsls	r3, r1, #3
 80040f4:	4651      	mov	r1, sl
 80040f6:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 80040fa:	4651      	mov	r1, sl
 80040fc:	00ca      	lsls	r2, r1, #3
 80040fe:	4610      	mov	r0, r2
 8004100:	4619      	mov	r1, r3
 8004102:	4603      	mov	r3, r0
 8004104:	4642      	mov	r2, r8
 8004106:	189b      	adds	r3, r3, r2
 8004108:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
 800410c:	464b      	mov	r3, r9
 800410e:	460a      	mov	r2, r1
 8004110:	eb42 0303 	adc.w	r3, r2, r3
 8004114:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
 8004118:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800411c:	685b      	ldr	r3, [r3, #4]
 800411e:	2200      	movs	r2, #0
 8004120:	67bb      	str	r3, [r7, #120]	@ 0x78
 8004122:	67fa      	str	r2, [r7, #124]	@ 0x7c
 8004124:	f04f 0200 	mov.w	r2, #0
 8004128:	f04f 0300 	mov.w	r3, #0
 800412c:	e9d7 891e 	ldrd	r8, r9, [r7, #120]	@ 0x78
 8004130:	4649      	mov	r1, r9
 8004132:	008b      	lsls	r3, r1, #2
 8004134:	4641      	mov	r1, r8
 8004136:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 800413a:	4641      	mov	r1, r8
 800413c:	008a      	lsls	r2, r1, #2
 800413e:	e9d7 0120 	ldrd	r0, r1, [r7, #128]	@ 0x80
 8004142:	f7fc fda1 	bl	8000c88 <__aeabi_uldivmod>
 8004146:	4602      	mov	r2, r0
 8004148:	460b      	mov	r3, r1
 800414a:	4611      	mov	r1, r2
 800414c:	4b38      	ldr	r3, [pc, #224]	@ (8004230 <UART_SetConfig+0x4e4>)
 800414e:	fba3 2301 	umull	r2, r3, r3, r1
 8004152:	095b      	lsrs	r3, r3, #5
 8004154:	2264      	movs	r2, #100	@ 0x64
 8004156:	fb02 f303 	mul.w	r3, r2, r3
 800415a:	1acb      	subs	r3, r1, r3
 800415c:	011b      	lsls	r3, r3, #4
 800415e:	3332      	adds	r3, #50	@ 0x32
 8004160:	4a33      	ldr	r2, [pc, #204]	@ (8004230 <UART_SetConfig+0x4e4>)
 8004162:	fba2 2303 	umull	r2, r3, r2, r3
 8004166:	095b      	lsrs	r3, r3, #5
 8004168:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 800416c:	441c      	add	r4, r3
 800416e:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8004172:	2200      	movs	r2, #0
 8004174:	673b      	str	r3, [r7, #112]	@ 0x70
 8004176:	677a      	str	r2, [r7, #116]	@ 0x74
 8004178:	e9d7 891c 	ldrd	r8, r9, [r7, #112]	@ 0x70
 800417c:	4642      	mov	r2, r8
 800417e:	464b      	mov	r3, r9
 8004180:	1891      	adds	r1, r2, r2
 8004182:	60b9      	str	r1, [r7, #8]
 8004184:	415b      	adcs	r3, r3
 8004186:	60fb      	str	r3, [r7, #12]
 8004188:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 800418c:	4641      	mov	r1, r8
 800418e:	1851      	adds	r1, r2, r1
 8004190:	6039      	str	r1, [r7, #0]
 8004192:	4649      	mov	r1, r9
 8004194:	414b      	adcs	r3, r1
 8004196:	607b      	str	r3, [r7, #4]
 8004198:	f04f 0200 	mov.w	r2, #0
 800419c:	f04f 0300 	mov.w	r3, #0
 80041a0:	e9d7 ab00 	ldrd	sl, fp, [r7]
 80041a4:	4659      	mov	r1, fp
 80041a6:	00cb      	lsls	r3, r1, #3
 80041a8:	4651      	mov	r1, sl
 80041aa:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 80041ae:	4651      	mov	r1, sl
 80041b0:	00ca      	lsls	r2, r1, #3
 80041b2:	4610      	mov	r0, r2
 80041b4:	4619      	mov	r1, r3
 80041b6:	4603      	mov	r3, r0
 80041b8:	4642      	mov	r2, r8
 80041ba:	189b      	adds	r3, r3, r2
 80041bc:	66bb      	str	r3, [r7, #104]	@ 0x68
 80041be:	464b      	mov	r3, r9
 80041c0:	460a      	mov	r2, r1
 80041c2:	eb42 0303 	adc.w	r3, r2, r3
 80041c6:	66fb      	str	r3, [r7, #108]	@ 0x6c
 80041c8:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80041cc:	685b      	ldr	r3, [r3, #4]
 80041ce:	2200      	movs	r2, #0
 80041d0:	663b      	str	r3, [r7, #96]	@ 0x60
 80041d2:	667a      	str	r2, [r7, #100]	@ 0x64
 80041d4:	f04f 0200 	mov.w	r2, #0
 80041d8:	f04f 0300 	mov.w	r3, #0
 80041dc:	e9d7 8918 	ldrd	r8, r9, [r7, #96]	@ 0x60
 80041e0:	4649      	mov	r1, r9
 80041e2:	008b      	lsls	r3, r1, #2
 80041e4:	4641      	mov	r1, r8
 80041e6:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 80041ea:	4641      	mov	r1, r8
 80041ec:	008a      	lsls	r2, r1, #2
 80041ee:	e9d7 011a 	ldrd	r0, r1, [r7, #104]	@ 0x68
 80041f2:	f7fc fd49 	bl	8000c88 <__aeabi_uldivmod>
 80041f6:	4602      	mov	r2, r0
 80041f8:	460b      	mov	r3, r1
 80041fa:	4b0d      	ldr	r3, [pc, #52]	@ (8004230 <UART_SetConfig+0x4e4>)
 80041fc:	fba3 1302 	umull	r1, r3, r3, r2
 8004200:	095b      	lsrs	r3, r3, #5
 8004202:	2164      	movs	r1, #100	@ 0x64
 8004204:	fb01 f303 	mul.w	r3, r1, r3
 8004208:	1ad3      	subs	r3, r2, r3
 800420a:	011b      	lsls	r3, r3, #4
 800420c:	3332      	adds	r3, #50	@ 0x32
 800420e:	4a08      	ldr	r2, [pc, #32]	@ (8004230 <UART_SetConfig+0x4e4>)
 8004210:	fba2 2303 	umull	r2, r3, r2, r3
 8004214:	095b      	lsrs	r3, r3, #5
 8004216:	f003 020f 	and.w	r2, r3, #15
 800421a:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800421e:	681b      	ldr	r3, [r3, #0]
 8004220:	4422      	add	r2, r4
 8004222:	609a      	str	r2, [r3, #8]
}
 8004224:	bf00      	nop
 8004226:	f507 7780 	add.w	r7, r7, #256	@ 0x100
 800422a:	46bd      	mov	sp, r7
 800422c:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 8004230:	51eb851f 	.word	0x51eb851f

08004234 <ssd1306_Reset>:
#include <stdlib.h>
#include <string.h>  // For memcpy

#if defined(SSD1306_USE_I2C)

void ssd1306_Reset(void) {
 8004234:	b480      	push	{r7}
 8004236:	af00      	add	r7, sp, #0
    /* for I2C - do nothing */
}
 8004238:	bf00      	nop
 800423a:	46bd      	mov	sp, r7
 800423c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004240:	4770      	bx	lr
	...

08004244 <ssd1306_WriteCommand>:

// Send a byte to the command register
void ssd1306_WriteCommand(uint8_t byte) {
 8004244:	b580      	push	{r7, lr}
 8004246:	b086      	sub	sp, #24
 8004248:	af04      	add	r7, sp, #16
 800424a:	4603      	mov	r3, r0
 800424c:	71fb      	strb	r3, [r7, #7]
    HAL_I2C_Mem_Write(&SSD1306_I2C_PORT, SSD1306_I2C_ADDR, 0x00, 1, &byte, 1, HAL_MAX_DELAY);
 800424e:	f04f 33ff 	mov.w	r3, #4294967295
 8004252:	9302      	str	r3, [sp, #8]
 8004254:	2301      	movs	r3, #1
 8004256:	9301      	str	r3, [sp, #4]
 8004258:	1dfb      	adds	r3, r7, #7
 800425a:	9300      	str	r3, [sp, #0]
 800425c:	2301      	movs	r3, #1
 800425e:	2200      	movs	r2, #0
 8004260:	2178      	movs	r1, #120	@ 0x78
 8004262:	4803      	ldr	r0, [pc, #12]	@ (8004270 <ssd1306_WriteCommand+0x2c>)
 8004264:	f7fe f9ea 	bl	800263c <HAL_I2C_Mem_Write>
}
 8004268:	bf00      	nop
 800426a:	3708      	adds	r7, #8
 800426c:	46bd      	mov	sp, r7
 800426e:	bd80      	pop	{r7, pc}
 8004270:	20000228 	.word	0x20000228

08004274 <ssd1306_WriteData>:

// Send data
void ssd1306_WriteData(uint8_t* buffer, size_t buff_size) {
 8004274:	b580      	push	{r7, lr}
 8004276:	b086      	sub	sp, #24
 8004278:	af04      	add	r7, sp, #16
 800427a:	6078      	str	r0, [r7, #4]
 800427c:	6039      	str	r1, [r7, #0]
    HAL_I2C_Mem_Write(&SSD1306_I2C_PORT, SSD1306_I2C_ADDR, 0x40, 1, buffer, buff_size, HAL_MAX_DELAY);
 800427e:	683b      	ldr	r3, [r7, #0]
 8004280:	b29b      	uxth	r3, r3
 8004282:	f04f 32ff 	mov.w	r2, #4294967295
 8004286:	9202      	str	r2, [sp, #8]
 8004288:	9301      	str	r3, [sp, #4]
 800428a:	687b      	ldr	r3, [r7, #4]
 800428c:	9300      	str	r3, [sp, #0]
 800428e:	2301      	movs	r3, #1
 8004290:	2240      	movs	r2, #64	@ 0x40
 8004292:	2178      	movs	r1, #120	@ 0x78
 8004294:	4803      	ldr	r0, [pc, #12]	@ (80042a4 <ssd1306_WriteData+0x30>)
 8004296:	f7fe f9d1 	bl	800263c <HAL_I2C_Mem_Write>
}
 800429a:	bf00      	nop
 800429c:	3708      	adds	r7, #8
 800429e:	46bd      	mov	sp, r7
 80042a0:	bd80      	pop	{r7, pc}
 80042a2:	bf00      	nop
 80042a4:	20000228 	.word	0x20000228

080042a8 <ssd1306_Init>:
    }
    return ret;
}

/* Initialize the oled screen */
void ssd1306_Init(void) {
 80042a8:	b580      	push	{r7, lr}
 80042aa:	af00      	add	r7, sp, #0
    // Reset OLED
    ssd1306_Reset();
 80042ac:	f7ff ffc2 	bl	8004234 <ssd1306_Reset>

    // Wait for the screen to boot
    HAL_Delay(100);
 80042b0:	2064      	movs	r0, #100	@ 0x64
 80042b2:	f7fd fdd9 	bl	8001e68 <HAL_Delay>

    // Init OLED
    ssd1306_SetDisplayOn(0); //display off
 80042b6:	2000      	movs	r0, #0
 80042b8:	f000 f8b4 	bl	8004424 <ssd1306_SetDisplayOn>

    ssd1306_WriteCommand(0x20); //Set Memory Addressing Mode
 80042bc:	2020      	movs	r0, #32
 80042be:	f7ff ffc1 	bl	8004244 <ssd1306_WriteCommand>
    ssd1306_WriteCommand(0x00); // 00b,Horizontal Addressing Mode; 01b,Vertical Addressing Mode;
 80042c2:	2000      	movs	r0, #0
 80042c4:	f7ff ffbe 	bl	8004244 <ssd1306_WriteCommand>
                                // 10b,Page Addressing Mode (RESET); 11b,Invalid

    ssd1306_WriteCommand(0xB0); //Set Page Start Address for Page Addressing Mode,0-7
 80042c8:	20b0      	movs	r0, #176	@ 0xb0
 80042ca:	f7ff ffbb 	bl	8004244 <ssd1306_WriteCommand>

#ifdef SSD1306_MIRROR_VERT
    ssd1306_WriteCommand(0xC0); // Mirror vertically
#else
    ssd1306_WriteCommand(0xC8); //Set COM Output Scan Direction
 80042ce:	20c8      	movs	r0, #200	@ 0xc8
 80042d0:	f7ff ffb8 	bl	8004244 <ssd1306_WriteCommand>
#endif

    ssd1306_WriteCommand(0x00); //---set low column address
 80042d4:	2000      	movs	r0, #0
 80042d6:	f7ff ffb5 	bl	8004244 <ssd1306_WriteCommand>
    ssd1306_WriteCommand(0x10); //---set high column address
 80042da:	2010      	movs	r0, #16
 80042dc:	f7ff ffb2 	bl	8004244 <ssd1306_WriteCommand>

    ssd1306_WriteCommand(0x40); //--set start line address - CHECK
 80042e0:	2040      	movs	r0, #64	@ 0x40
 80042e2:	f7ff ffaf 	bl	8004244 <ssd1306_WriteCommand>

    ssd1306_SetContrast(0xFF);
 80042e6:	20ff      	movs	r0, #255	@ 0xff
 80042e8:	f000 f888 	bl	80043fc <ssd1306_SetContrast>

#ifdef SSD1306_MIRROR_HORIZ
    ssd1306_WriteCommand(0xA0); // Mirror horizontally
#else
    ssd1306_WriteCommand(0xA1); //--set segment re-map 0 to 127 - CHECK
 80042ec:	20a1      	movs	r0, #161	@ 0xa1
 80042ee:	f7ff ffa9 	bl	8004244 <ssd1306_WriteCommand>
#endif

#ifdef SSD1306_INVERSE_COLOR
    ssd1306_WriteCommand(0xA7); //--set inverse color
#else
    ssd1306_WriteCommand(0xA6); //--set normal color
 80042f2:	20a6      	movs	r0, #166	@ 0xa6
 80042f4:	f7ff ffa6 	bl	8004244 <ssd1306_WriteCommand>
// Set multiplex ratio.
#if (SSD1306_HEIGHT == 128)
    // Found in the Luma Python lib for SH1106.
    ssd1306_WriteCommand(0xFF);
#else
    ssd1306_WriteCommand(0xA8); //--set multiplex ratio(1 to 64) - CHECK
 80042f8:	20a8      	movs	r0, #168	@ 0xa8
 80042fa:	f7ff ffa3 	bl	8004244 <ssd1306_WriteCommand>
#endif

#if (SSD1306_HEIGHT == 32)
    ssd1306_WriteCommand(0x1F); //
#elif (SSD1306_HEIGHT == 64)
    ssd1306_WriteCommand(0x3F); //
 80042fe:	203f      	movs	r0, #63	@ 0x3f
 8004300:	f7ff ffa0 	bl	8004244 <ssd1306_WriteCommand>
    ssd1306_WriteCommand(0x3F); // Seems to work for 128px high displays too.
#else
#error "Only 32, 64, or 128 lines of height are supported!"
#endif

    ssd1306_WriteCommand(0xA4); //0xa4,Output follows RAM content;0xa5,Output ignores RAM content
 8004304:	20a4      	movs	r0, #164	@ 0xa4
 8004306:	f7ff ff9d 	bl	8004244 <ssd1306_WriteCommand>

    ssd1306_WriteCommand(0xD3); //-set display offset - CHECK
 800430a:	20d3      	movs	r0, #211	@ 0xd3
 800430c:	f7ff ff9a 	bl	8004244 <ssd1306_WriteCommand>
    ssd1306_WriteCommand(0x00); //-not offset
 8004310:	2000      	movs	r0, #0
 8004312:	f7ff ff97 	bl	8004244 <ssd1306_WriteCommand>

    ssd1306_WriteCommand(0xD5); //--set display clock divide ratio/oscillator frequency
 8004316:	20d5      	movs	r0, #213	@ 0xd5
 8004318:	f7ff ff94 	bl	8004244 <ssd1306_WriteCommand>
    ssd1306_WriteCommand(0xF0); //--set divide ratio
 800431c:	20f0      	movs	r0, #240	@ 0xf0
 800431e:	f7ff ff91 	bl	8004244 <ssd1306_WriteCommand>

    ssd1306_WriteCommand(0xD9); //--set pre-charge period
 8004322:	20d9      	movs	r0, #217	@ 0xd9
 8004324:	f7ff ff8e 	bl	8004244 <ssd1306_WriteCommand>
    ssd1306_WriteCommand(0x22); //
 8004328:	2022      	movs	r0, #34	@ 0x22
 800432a:	f7ff ff8b 	bl	8004244 <ssd1306_WriteCommand>

    ssd1306_WriteCommand(0xDA); //--set com pins hardware configuration - CHECK
 800432e:	20da      	movs	r0, #218	@ 0xda
 8004330:	f7ff ff88 	bl	8004244 <ssd1306_WriteCommand>
#if (SSD1306_HEIGHT == 32)
    ssd1306_WriteCommand(0x02);
#elif (SSD1306_HEIGHT == 64)
    ssd1306_WriteCommand(0x12);
 8004334:	2012      	movs	r0, #18
 8004336:	f7ff ff85 	bl	8004244 <ssd1306_WriteCommand>
    ssd1306_WriteCommand(0x12);
#else
#error "Only 32, 64, or 128 lines of height are supported!"
#endif

    ssd1306_WriteCommand(0xDB); //--set vcomh
 800433a:	20db      	movs	r0, #219	@ 0xdb
 800433c:	f7ff ff82 	bl	8004244 <ssd1306_WriteCommand>
    ssd1306_WriteCommand(0x20); //0x20,0.77xVcc
 8004340:	2020      	movs	r0, #32
 8004342:	f7ff ff7f 	bl	8004244 <ssd1306_WriteCommand>

    ssd1306_WriteCommand(0x8D); //--set DC-DC enable
 8004346:	208d      	movs	r0, #141	@ 0x8d
 8004348:	f7ff ff7c 	bl	8004244 <ssd1306_WriteCommand>
    ssd1306_WriteCommand(0x14); //
 800434c:	2014      	movs	r0, #20
 800434e:	f7ff ff79 	bl	8004244 <ssd1306_WriteCommand>
    ssd1306_SetDisplayOn(1); //--turn on SSD1306 panel
 8004352:	2001      	movs	r0, #1
 8004354:	f000 f866 	bl	8004424 <ssd1306_SetDisplayOn>

    // Clear screen
    ssd1306_Fill(Black);
 8004358:	2000      	movs	r0, #0
 800435a:	f000 f80f 	bl	800437c <ssd1306_Fill>
    
    // Flush buffer to screen
    ssd1306_UpdateScreen();
 800435e:	f000 f825 	bl	80043ac <ssd1306_UpdateScreen>
    
    // Set default values for screen object
    SSD1306.CurrentX = 0;
 8004362:	4b05      	ldr	r3, [pc, #20]	@ (8004378 <ssd1306_Init+0xd0>)
 8004364:	2200      	movs	r2, #0
 8004366:	801a      	strh	r2, [r3, #0]
    SSD1306.CurrentY = 0;
 8004368:	4b03      	ldr	r3, [pc, #12]	@ (8004378 <ssd1306_Init+0xd0>)
 800436a:	2200      	movs	r2, #0
 800436c:	805a      	strh	r2, [r3, #2]
    
    SSD1306.Initialized = 1;
 800436e:	4b02      	ldr	r3, [pc, #8]	@ (8004378 <ssd1306_Init+0xd0>)
 8004370:	2201      	movs	r2, #1
 8004372:	711a      	strb	r2, [r3, #4]
}
 8004374:	bf00      	nop
 8004376:	bd80      	pop	{r7, pc}
 8004378:	200006cc 	.word	0x200006cc

0800437c <ssd1306_Fill>:

/* Fill the whole screen with the given color */
void ssd1306_Fill(SSD1306_COLOR color) {
 800437c:	b580      	push	{r7, lr}
 800437e:	b082      	sub	sp, #8
 8004380:	af00      	add	r7, sp, #0
 8004382:	4603      	mov	r3, r0
 8004384:	71fb      	strb	r3, [r7, #7]
    memset(SSD1306_Buffer, (color == Black) ? 0x00 : 0xFF, sizeof(SSD1306_Buffer));
 8004386:	79fb      	ldrb	r3, [r7, #7]
 8004388:	2b00      	cmp	r3, #0
 800438a:	d101      	bne.n	8004390 <ssd1306_Fill+0x14>
 800438c:	2300      	movs	r3, #0
 800438e:	e000      	b.n	8004392 <ssd1306_Fill+0x16>
 8004390:	23ff      	movs	r3, #255	@ 0xff
 8004392:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 8004396:	4619      	mov	r1, r3
 8004398:	4803      	ldr	r0, [pc, #12]	@ (80043a8 <ssd1306_Fill+0x2c>)
 800439a:	f001 f81e 	bl	80053da <memset>
}
 800439e:	bf00      	nop
 80043a0:	3708      	adds	r7, #8
 80043a2:	46bd      	mov	sp, r7
 80043a4:	bd80      	pop	{r7, pc}
 80043a6:	bf00      	nop
 80043a8:	200002cc 	.word	0x200002cc

080043ac <ssd1306_UpdateScreen>:

/* Write the screenbuffer with changed to the screen */
void ssd1306_UpdateScreen(void) {
 80043ac:	b580      	push	{r7, lr}
 80043ae:	b082      	sub	sp, #8
 80043b0:	af00      	add	r7, sp, #0
    // depends on the screen height:
    //
    //  * 32px   ==  4 pages
    //  * 64px   ==  8 pages
    //  * 128px  ==  16 pages
    for(uint8_t i = 0; i < SSD1306_HEIGHT/8; i++) {
 80043b2:	2300      	movs	r3, #0
 80043b4:	71fb      	strb	r3, [r7, #7]
 80043b6:	e016      	b.n	80043e6 <ssd1306_UpdateScreen+0x3a>
        ssd1306_WriteCommand(0xB0 + i); // Set the current RAM page address.
 80043b8:	79fb      	ldrb	r3, [r7, #7]
 80043ba:	3b50      	subs	r3, #80	@ 0x50
 80043bc:	b2db      	uxtb	r3, r3
 80043be:	4618      	mov	r0, r3
 80043c0:	f7ff ff40 	bl	8004244 <ssd1306_WriteCommand>
        ssd1306_WriteCommand(0x00 + SSD1306_X_OFFSET_LOWER);
 80043c4:	2000      	movs	r0, #0
 80043c6:	f7ff ff3d 	bl	8004244 <ssd1306_WriteCommand>
        ssd1306_WriteCommand(0x10 + SSD1306_X_OFFSET_UPPER);
 80043ca:	2010      	movs	r0, #16
 80043cc:	f7ff ff3a 	bl	8004244 <ssd1306_WriteCommand>
        ssd1306_WriteData(&SSD1306_Buffer[SSD1306_WIDTH*i],SSD1306_WIDTH);
 80043d0:	79fb      	ldrb	r3, [r7, #7]
 80043d2:	01db      	lsls	r3, r3, #7
 80043d4:	4a08      	ldr	r2, [pc, #32]	@ (80043f8 <ssd1306_UpdateScreen+0x4c>)
 80043d6:	4413      	add	r3, r2
 80043d8:	2180      	movs	r1, #128	@ 0x80
 80043da:	4618      	mov	r0, r3
 80043dc:	f7ff ff4a 	bl	8004274 <ssd1306_WriteData>
    for(uint8_t i = 0; i < SSD1306_HEIGHT/8; i++) {
 80043e0:	79fb      	ldrb	r3, [r7, #7]
 80043e2:	3301      	adds	r3, #1
 80043e4:	71fb      	strb	r3, [r7, #7]
 80043e6:	79fb      	ldrb	r3, [r7, #7]
 80043e8:	2b07      	cmp	r3, #7
 80043ea:	d9e5      	bls.n	80043b8 <ssd1306_UpdateScreen+0xc>
    }
}
 80043ec:	bf00      	nop
 80043ee:	bf00      	nop
 80043f0:	3708      	adds	r7, #8
 80043f2:	46bd      	mov	sp, r7
 80043f4:	bd80      	pop	{r7, pc}
 80043f6:	bf00      	nop
 80043f8:	200002cc 	.word	0x200002cc

080043fc <ssd1306_SetContrast>:
        }
    }
    return;
}

void ssd1306_SetContrast(const uint8_t value) {
 80043fc:	b580      	push	{r7, lr}
 80043fe:	b084      	sub	sp, #16
 8004400:	af00      	add	r7, sp, #0
 8004402:	4603      	mov	r3, r0
 8004404:	71fb      	strb	r3, [r7, #7]
    const uint8_t kSetContrastControlRegister = 0x81;
 8004406:	2381      	movs	r3, #129	@ 0x81
 8004408:	73fb      	strb	r3, [r7, #15]
    ssd1306_WriteCommand(kSetContrastControlRegister);
 800440a:	7bfb      	ldrb	r3, [r7, #15]
 800440c:	4618      	mov	r0, r3
 800440e:	f7ff ff19 	bl	8004244 <ssd1306_WriteCommand>
    ssd1306_WriteCommand(value);
 8004412:	79fb      	ldrb	r3, [r7, #7]
 8004414:	4618      	mov	r0, r3
 8004416:	f7ff ff15 	bl	8004244 <ssd1306_WriteCommand>
}
 800441a:	bf00      	nop
 800441c:	3710      	adds	r7, #16
 800441e:	46bd      	mov	sp, r7
 8004420:	bd80      	pop	{r7, pc}
	...

08004424 <ssd1306_SetDisplayOn>:

void ssd1306_SetDisplayOn(const uint8_t on) {
 8004424:	b580      	push	{r7, lr}
 8004426:	b084      	sub	sp, #16
 8004428:	af00      	add	r7, sp, #0
 800442a:	4603      	mov	r3, r0
 800442c:	71fb      	strb	r3, [r7, #7]
    uint8_t value;
    if (on) {
 800442e:	79fb      	ldrb	r3, [r7, #7]
 8004430:	2b00      	cmp	r3, #0
 8004432:	d005      	beq.n	8004440 <ssd1306_SetDisplayOn+0x1c>
        value = 0xAF;   // Display on
 8004434:	23af      	movs	r3, #175	@ 0xaf
 8004436:	73fb      	strb	r3, [r7, #15]
        SSD1306.DisplayOn = 1;
 8004438:	4b08      	ldr	r3, [pc, #32]	@ (800445c <ssd1306_SetDisplayOn+0x38>)
 800443a:	2201      	movs	r2, #1
 800443c:	715a      	strb	r2, [r3, #5]
 800443e:	e004      	b.n	800444a <ssd1306_SetDisplayOn+0x26>
    } else {
        value = 0xAE;   // Display off
 8004440:	23ae      	movs	r3, #174	@ 0xae
 8004442:	73fb      	strb	r3, [r7, #15]
        SSD1306.DisplayOn = 0;
 8004444:	4b05      	ldr	r3, [pc, #20]	@ (800445c <ssd1306_SetDisplayOn+0x38>)
 8004446:	2200      	movs	r2, #0
 8004448:	715a      	strb	r2, [r3, #5]
    }
    ssd1306_WriteCommand(value);
 800444a:	7bfb      	ldrb	r3, [r7, #15]
 800444c:	4618      	mov	r0, r3
 800444e:	f7ff fef9 	bl	8004244 <ssd1306_WriteCommand>
}
 8004452:	bf00      	nop
 8004454:	3710      	adds	r7, #16
 8004456:	46bd      	mov	sp, r7
 8004458:	bd80      	pop	{r7, pc}
 800445a:	bf00      	nop
 800445c:	200006cc 	.word	0x200006cc

08004460 <__cvt>:
 8004460:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 8004464:	ec57 6b10 	vmov	r6, r7, d0
 8004468:	2f00      	cmp	r7, #0
 800446a:	460c      	mov	r4, r1
 800446c:	4619      	mov	r1, r3
 800446e:	463b      	mov	r3, r7
 8004470:	bfbb      	ittet	lt
 8004472:	f107 4300 	addlt.w	r3, r7, #2147483648	@ 0x80000000
 8004476:	461f      	movlt	r7, r3
 8004478:	2300      	movge	r3, #0
 800447a:	232d      	movlt	r3, #45	@ 0x2d
 800447c:	700b      	strb	r3, [r1, #0]
 800447e:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 8004480:	f8dd a030 	ldr.w	sl, [sp, #48]	@ 0x30
 8004484:	4691      	mov	r9, r2
 8004486:	f023 0820 	bic.w	r8, r3, #32
 800448a:	bfbc      	itt	lt
 800448c:	4632      	movlt	r2, r6
 800448e:	4616      	movlt	r6, r2
 8004490:	f1b8 0f46 	cmp.w	r8, #70	@ 0x46
 8004494:	d005      	beq.n	80044a2 <__cvt+0x42>
 8004496:	f1b8 0f45 	cmp.w	r8, #69	@ 0x45
 800449a:	d100      	bne.n	800449e <__cvt+0x3e>
 800449c:	3401      	adds	r4, #1
 800449e:	2102      	movs	r1, #2
 80044a0:	e000      	b.n	80044a4 <__cvt+0x44>
 80044a2:	2103      	movs	r1, #3
 80044a4:	ab03      	add	r3, sp, #12
 80044a6:	9301      	str	r3, [sp, #4]
 80044a8:	ab02      	add	r3, sp, #8
 80044aa:	9300      	str	r3, [sp, #0]
 80044ac:	ec47 6b10 	vmov	d0, r6, r7
 80044b0:	4653      	mov	r3, sl
 80044b2:	4622      	mov	r2, r4
 80044b4:	f001 f8b0 	bl	8005618 <_dtoa_r>
 80044b8:	f1b8 0f47 	cmp.w	r8, #71	@ 0x47
 80044bc:	4605      	mov	r5, r0
 80044be:	d119      	bne.n	80044f4 <__cvt+0x94>
 80044c0:	f019 0f01 	tst.w	r9, #1
 80044c4:	d00e      	beq.n	80044e4 <__cvt+0x84>
 80044c6:	eb00 0904 	add.w	r9, r0, r4
 80044ca:	2200      	movs	r2, #0
 80044cc:	2300      	movs	r3, #0
 80044ce:	4630      	mov	r0, r6
 80044d0:	4639      	mov	r1, r7
 80044d2:	f7fc faf9 	bl	8000ac8 <__aeabi_dcmpeq>
 80044d6:	b108      	cbz	r0, 80044dc <__cvt+0x7c>
 80044d8:	f8cd 900c 	str.w	r9, [sp, #12]
 80044dc:	2230      	movs	r2, #48	@ 0x30
 80044de:	9b03      	ldr	r3, [sp, #12]
 80044e0:	454b      	cmp	r3, r9
 80044e2:	d31e      	bcc.n	8004522 <__cvt+0xc2>
 80044e4:	9b03      	ldr	r3, [sp, #12]
 80044e6:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 80044e8:	1b5b      	subs	r3, r3, r5
 80044ea:	4628      	mov	r0, r5
 80044ec:	6013      	str	r3, [r2, #0]
 80044ee:	b004      	add	sp, #16
 80044f0:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80044f4:	f1b8 0f46 	cmp.w	r8, #70	@ 0x46
 80044f8:	eb00 0904 	add.w	r9, r0, r4
 80044fc:	d1e5      	bne.n	80044ca <__cvt+0x6a>
 80044fe:	7803      	ldrb	r3, [r0, #0]
 8004500:	2b30      	cmp	r3, #48	@ 0x30
 8004502:	d10a      	bne.n	800451a <__cvt+0xba>
 8004504:	2200      	movs	r2, #0
 8004506:	2300      	movs	r3, #0
 8004508:	4630      	mov	r0, r6
 800450a:	4639      	mov	r1, r7
 800450c:	f7fc fadc 	bl	8000ac8 <__aeabi_dcmpeq>
 8004510:	b918      	cbnz	r0, 800451a <__cvt+0xba>
 8004512:	f1c4 0401 	rsb	r4, r4, #1
 8004516:	f8ca 4000 	str.w	r4, [sl]
 800451a:	f8da 3000 	ldr.w	r3, [sl]
 800451e:	4499      	add	r9, r3
 8004520:	e7d3      	b.n	80044ca <__cvt+0x6a>
 8004522:	1c59      	adds	r1, r3, #1
 8004524:	9103      	str	r1, [sp, #12]
 8004526:	701a      	strb	r2, [r3, #0]
 8004528:	e7d9      	b.n	80044de <__cvt+0x7e>

0800452a <__exponent>:
 800452a:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 800452c:	2900      	cmp	r1, #0
 800452e:	bfba      	itte	lt
 8004530:	4249      	neglt	r1, r1
 8004532:	232d      	movlt	r3, #45	@ 0x2d
 8004534:	232b      	movge	r3, #43	@ 0x2b
 8004536:	2909      	cmp	r1, #9
 8004538:	7002      	strb	r2, [r0, #0]
 800453a:	7043      	strb	r3, [r0, #1]
 800453c:	dd29      	ble.n	8004592 <__exponent+0x68>
 800453e:	f10d 0307 	add.w	r3, sp, #7
 8004542:	461d      	mov	r5, r3
 8004544:	270a      	movs	r7, #10
 8004546:	461a      	mov	r2, r3
 8004548:	fbb1 f6f7 	udiv	r6, r1, r7
 800454c:	fb07 1416 	mls	r4, r7, r6, r1
 8004550:	3430      	adds	r4, #48	@ 0x30
 8004552:	f802 4c01 	strb.w	r4, [r2, #-1]
 8004556:	460c      	mov	r4, r1
 8004558:	2c63      	cmp	r4, #99	@ 0x63
 800455a:	f103 33ff 	add.w	r3, r3, #4294967295
 800455e:	4631      	mov	r1, r6
 8004560:	dcf1      	bgt.n	8004546 <__exponent+0x1c>
 8004562:	3130      	adds	r1, #48	@ 0x30
 8004564:	1e94      	subs	r4, r2, #2
 8004566:	f803 1c01 	strb.w	r1, [r3, #-1]
 800456a:	1c41      	adds	r1, r0, #1
 800456c:	4623      	mov	r3, r4
 800456e:	42ab      	cmp	r3, r5
 8004570:	d30a      	bcc.n	8004588 <__exponent+0x5e>
 8004572:	f10d 0309 	add.w	r3, sp, #9
 8004576:	1a9b      	subs	r3, r3, r2
 8004578:	42ac      	cmp	r4, r5
 800457a:	bf88      	it	hi
 800457c:	2300      	movhi	r3, #0
 800457e:	3302      	adds	r3, #2
 8004580:	4403      	add	r3, r0
 8004582:	1a18      	subs	r0, r3, r0
 8004584:	b003      	add	sp, #12
 8004586:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8004588:	f813 6b01 	ldrb.w	r6, [r3], #1
 800458c:	f801 6f01 	strb.w	r6, [r1, #1]!
 8004590:	e7ed      	b.n	800456e <__exponent+0x44>
 8004592:	2330      	movs	r3, #48	@ 0x30
 8004594:	3130      	adds	r1, #48	@ 0x30
 8004596:	7083      	strb	r3, [r0, #2]
 8004598:	70c1      	strb	r1, [r0, #3]
 800459a:	1d03      	adds	r3, r0, #4
 800459c:	e7f1      	b.n	8004582 <__exponent+0x58>
	...

080045a0 <_printf_float>:
 80045a0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80045a4:	b08d      	sub	sp, #52	@ 0x34
 80045a6:	460c      	mov	r4, r1
 80045a8:	f8dd 8058 	ldr.w	r8, [sp, #88]	@ 0x58
 80045ac:	4616      	mov	r6, r2
 80045ae:	461f      	mov	r7, r3
 80045b0:	4605      	mov	r5, r0
 80045b2:	f000 ff1b 	bl	80053ec <_localeconv_r>
 80045b6:	6803      	ldr	r3, [r0, #0]
 80045b8:	9304      	str	r3, [sp, #16]
 80045ba:	4618      	mov	r0, r3
 80045bc:	f7fb fe58 	bl	8000270 <strlen>
 80045c0:	2300      	movs	r3, #0
 80045c2:	930a      	str	r3, [sp, #40]	@ 0x28
 80045c4:	f8d8 3000 	ldr.w	r3, [r8]
 80045c8:	9005      	str	r0, [sp, #20]
 80045ca:	3307      	adds	r3, #7
 80045cc:	f023 0307 	bic.w	r3, r3, #7
 80045d0:	f103 0208 	add.w	r2, r3, #8
 80045d4:	f894 a018 	ldrb.w	sl, [r4, #24]
 80045d8:	f8d4 b000 	ldr.w	fp, [r4]
 80045dc:	f8c8 2000 	str.w	r2, [r8]
 80045e0:	e9d3 8900 	ldrd	r8, r9, [r3]
 80045e4:	f029 4300 	bic.w	r3, r9, #2147483648	@ 0x80000000
 80045e8:	9307      	str	r3, [sp, #28]
 80045ea:	f8cd 8018 	str.w	r8, [sp, #24]
 80045ee:	e9c4 8912 	strd	r8, r9, [r4, #72]	@ 0x48
 80045f2:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 80045f6:	4b9c      	ldr	r3, [pc, #624]	@ (8004868 <_printf_float+0x2c8>)
 80045f8:	f04f 32ff 	mov.w	r2, #4294967295
 80045fc:	f7fc fa96 	bl	8000b2c <__aeabi_dcmpun>
 8004600:	bb70      	cbnz	r0, 8004660 <_printf_float+0xc0>
 8004602:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 8004606:	4b98      	ldr	r3, [pc, #608]	@ (8004868 <_printf_float+0x2c8>)
 8004608:	f04f 32ff 	mov.w	r2, #4294967295
 800460c:	f7fc fa70 	bl	8000af0 <__aeabi_dcmple>
 8004610:	bb30      	cbnz	r0, 8004660 <_printf_float+0xc0>
 8004612:	2200      	movs	r2, #0
 8004614:	2300      	movs	r3, #0
 8004616:	4640      	mov	r0, r8
 8004618:	4649      	mov	r1, r9
 800461a:	f7fc fa5f 	bl	8000adc <__aeabi_dcmplt>
 800461e:	b110      	cbz	r0, 8004626 <_printf_float+0x86>
 8004620:	232d      	movs	r3, #45	@ 0x2d
 8004622:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 8004626:	4a91      	ldr	r2, [pc, #580]	@ (800486c <_printf_float+0x2cc>)
 8004628:	4b91      	ldr	r3, [pc, #580]	@ (8004870 <_printf_float+0x2d0>)
 800462a:	f1ba 0f47 	cmp.w	sl, #71	@ 0x47
 800462e:	bf94      	ite	ls
 8004630:	4690      	movls	r8, r2
 8004632:	4698      	movhi	r8, r3
 8004634:	2303      	movs	r3, #3
 8004636:	6123      	str	r3, [r4, #16]
 8004638:	f02b 0304 	bic.w	r3, fp, #4
 800463c:	6023      	str	r3, [r4, #0]
 800463e:	f04f 0900 	mov.w	r9, #0
 8004642:	9700      	str	r7, [sp, #0]
 8004644:	4633      	mov	r3, r6
 8004646:	aa0b      	add	r2, sp, #44	@ 0x2c
 8004648:	4621      	mov	r1, r4
 800464a:	4628      	mov	r0, r5
 800464c:	f000 f9d2 	bl	80049f4 <_printf_common>
 8004650:	3001      	adds	r0, #1
 8004652:	f040 808d 	bne.w	8004770 <_printf_float+0x1d0>
 8004656:	f04f 30ff 	mov.w	r0, #4294967295
 800465a:	b00d      	add	sp, #52	@ 0x34
 800465c:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8004660:	4642      	mov	r2, r8
 8004662:	464b      	mov	r3, r9
 8004664:	4640      	mov	r0, r8
 8004666:	4649      	mov	r1, r9
 8004668:	f7fc fa60 	bl	8000b2c <__aeabi_dcmpun>
 800466c:	b140      	cbz	r0, 8004680 <_printf_float+0xe0>
 800466e:	464b      	mov	r3, r9
 8004670:	2b00      	cmp	r3, #0
 8004672:	bfbc      	itt	lt
 8004674:	232d      	movlt	r3, #45	@ 0x2d
 8004676:	f884 3043 	strblt.w	r3, [r4, #67]	@ 0x43
 800467a:	4a7e      	ldr	r2, [pc, #504]	@ (8004874 <_printf_float+0x2d4>)
 800467c:	4b7e      	ldr	r3, [pc, #504]	@ (8004878 <_printf_float+0x2d8>)
 800467e:	e7d4      	b.n	800462a <_printf_float+0x8a>
 8004680:	6863      	ldr	r3, [r4, #4]
 8004682:	f00a 02df 	and.w	r2, sl, #223	@ 0xdf
 8004686:	9206      	str	r2, [sp, #24]
 8004688:	1c5a      	adds	r2, r3, #1
 800468a:	d13b      	bne.n	8004704 <_printf_float+0x164>
 800468c:	2306      	movs	r3, #6
 800468e:	6063      	str	r3, [r4, #4]
 8004690:	f44b 6280 	orr.w	r2, fp, #1024	@ 0x400
 8004694:	2300      	movs	r3, #0
 8004696:	6022      	str	r2, [r4, #0]
 8004698:	9303      	str	r3, [sp, #12]
 800469a:	ab0a      	add	r3, sp, #40	@ 0x28
 800469c:	e9cd a301 	strd	sl, r3, [sp, #4]
 80046a0:	ab09      	add	r3, sp, #36	@ 0x24
 80046a2:	9300      	str	r3, [sp, #0]
 80046a4:	6861      	ldr	r1, [r4, #4]
 80046a6:	ec49 8b10 	vmov	d0, r8, r9
 80046aa:	f10d 0323 	add.w	r3, sp, #35	@ 0x23
 80046ae:	4628      	mov	r0, r5
 80046b0:	f7ff fed6 	bl	8004460 <__cvt>
 80046b4:	9b06      	ldr	r3, [sp, #24]
 80046b6:	9909      	ldr	r1, [sp, #36]	@ 0x24
 80046b8:	2b47      	cmp	r3, #71	@ 0x47
 80046ba:	4680      	mov	r8, r0
 80046bc:	d129      	bne.n	8004712 <_printf_float+0x172>
 80046be:	1cc8      	adds	r0, r1, #3
 80046c0:	db02      	blt.n	80046c8 <_printf_float+0x128>
 80046c2:	6863      	ldr	r3, [r4, #4]
 80046c4:	4299      	cmp	r1, r3
 80046c6:	dd41      	ble.n	800474c <_printf_float+0x1ac>
 80046c8:	f1aa 0a02 	sub.w	sl, sl, #2
 80046cc:	fa5f fa8a 	uxtb.w	sl, sl
 80046d0:	3901      	subs	r1, #1
 80046d2:	4652      	mov	r2, sl
 80046d4:	f104 0050 	add.w	r0, r4, #80	@ 0x50
 80046d8:	9109      	str	r1, [sp, #36]	@ 0x24
 80046da:	f7ff ff26 	bl	800452a <__exponent>
 80046de:	9a0a      	ldr	r2, [sp, #40]	@ 0x28
 80046e0:	1813      	adds	r3, r2, r0
 80046e2:	2a01      	cmp	r2, #1
 80046e4:	4681      	mov	r9, r0
 80046e6:	6123      	str	r3, [r4, #16]
 80046e8:	dc02      	bgt.n	80046f0 <_printf_float+0x150>
 80046ea:	6822      	ldr	r2, [r4, #0]
 80046ec:	07d2      	lsls	r2, r2, #31
 80046ee:	d501      	bpl.n	80046f4 <_printf_float+0x154>
 80046f0:	3301      	adds	r3, #1
 80046f2:	6123      	str	r3, [r4, #16]
 80046f4:	f89d 3023 	ldrb.w	r3, [sp, #35]	@ 0x23
 80046f8:	2b00      	cmp	r3, #0
 80046fa:	d0a2      	beq.n	8004642 <_printf_float+0xa2>
 80046fc:	232d      	movs	r3, #45	@ 0x2d
 80046fe:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 8004702:	e79e      	b.n	8004642 <_printf_float+0xa2>
 8004704:	9a06      	ldr	r2, [sp, #24]
 8004706:	2a47      	cmp	r2, #71	@ 0x47
 8004708:	d1c2      	bne.n	8004690 <_printf_float+0xf0>
 800470a:	2b00      	cmp	r3, #0
 800470c:	d1c0      	bne.n	8004690 <_printf_float+0xf0>
 800470e:	2301      	movs	r3, #1
 8004710:	e7bd      	b.n	800468e <_printf_float+0xee>
 8004712:	f1ba 0f65 	cmp.w	sl, #101	@ 0x65
 8004716:	d9db      	bls.n	80046d0 <_printf_float+0x130>
 8004718:	f1ba 0f66 	cmp.w	sl, #102	@ 0x66
 800471c:	d118      	bne.n	8004750 <_printf_float+0x1b0>
 800471e:	2900      	cmp	r1, #0
 8004720:	6863      	ldr	r3, [r4, #4]
 8004722:	dd0b      	ble.n	800473c <_printf_float+0x19c>
 8004724:	6121      	str	r1, [r4, #16]
 8004726:	b913      	cbnz	r3, 800472e <_printf_float+0x18e>
 8004728:	6822      	ldr	r2, [r4, #0]
 800472a:	07d0      	lsls	r0, r2, #31
 800472c:	d502      	bpl.n	8004734 <_printf_float+0x194>
 800472e:	3301      	adds	r3, #1
 8004730:	440b      	add	r3, r1
 8004732:	6123      	str	r3, [r4, #16]
 8004734:	65a1      	str	r1, [r4, #88]	@ 0x58
 8004736:	f04f 0900 	mov.w	r9, #0
 800473a:	e7db      	b.n	80046f4 <_printf_float+0x154>
 800473c:	b913      	cbnz	r3, 8004744 <_printf_float+0x1a4>
 800473e:	6822      	ldr	r2, [r4, #0]
 8004740:	07d2      	lsls	r2, r2, #31
 8004742:	d501      	bpl.n	8004748 <_printf_float+0x1a8>
 8004744:	3302      	adds	r3, #2
 8004746:	e7f4      	b.n	8004732 <_printf_float+0x192>
 8004748:	2301      	movs	r3, #1
 800474a:	e7f2      	b.n	8004732 <_printf_float+0x192>
 800474c:	f04f 0a67 	mov.w	sl, #103	@ 0x67
 8004750:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 8004752:	4299      	cmp	r1, r3
 8004754:	db05      	blt.n	8004762 <_printf_float+0x1c2>
 8004756:	6823      	ldr	r3, [r4, #0]
 8004758:	6121      	str	r1, [r4, #16]
 800475a:	07d8      	lsls	r0, r3, #31
 800475c:	d5ea      	bpl.n	8004734 <_printf_float+0x194>
 800475e:	1c4b      	adds	r3, r1, #1
 8004760:	e7e7      	b.n	8004732 <_printf_float+0x192>
 8004762:	2900      	cmp	r1, #0
 8004764:	bfd4      	ite	le
 8004766:	f1c1 0202 	rsble	r2, r1, #2
 800476a:	2201      	movgt	r2, #1
 800476c:	4413      	add	r3, r2
 800476e:	e7e0      	b.n	8004732 <_printf_float+0x192>
 8004770:	6823      	ldr	r3, [r4, #0]
 8004772:	055a      	lsls	r2, r3, #21
 8004774:	d407      	bmi.n	8004786 <_printf_float+0x1e6>
 8004776:	6923      	ldr	r3, [r4, #16]
 8004778:	4642      	mov	r2, r8
 800477a:	4631      	mov	r1, r6
 800477c:	4628      	mov	r0, r5
 800477e:	47b8      	blx	r7
 8004780:	3001      	adds	r0, #1
 8004782:	d12b      	bne.n	80047dc <_printf_float+0x23c>
 8004784:	e767      	b.n	8004656 <_printf_float+0xb6>
 8004786:	f1ba 0f65 	cmp.w	sl, #101	@ 0x65
 800478a:	f240 80dd 	bls.w	8004948 <_printf_float+0x3a8>
 800478e:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	@ 0x48
 8004792:	2200      	movs	r2, #0
 8004794:	2300      	movs	r3, #0
 8004796:	f7fc f997 	bl	8000ac8 <__aeabi_dcmpeq>
 800479a:	2800      	cmp	r0, #0
 800479c:	d033      	beq.n	8004806 <_printf_float+0x266>
 800479e:	4a37      	ldr	r2, [pc, #220]	@ (800487c <_printf_float+0x2dc>)
 80047a0:	2301      	movs	r3, #1
 80047a2:	4631      	mov	r1, r6
 80047a4:	4628      	mov	r0, r5
 80047a6:	47b8      	blx	r7
 80047a8:	3001      	adds	r0, #1
 80047aa:	f43f af54 	beq.w	8004656 <_printf_float+0xb6>
 80047ae:	e9dd 3809 	ldrd	r3, r8, [sp, #36]	@ 0x24
 80047b2:	4543      	cmp	r3, r8
 80047b4:	db02      	blt.n	80047bc <_printf_float+0x21c>
 80047b6:	6823      	ldr	r3, [r4, #0]
 80047b8:	07d8      	lsls	r0, r3, #31
 80047ba:	d50f      	bpl.n	80047dc <_printf_float+0x23c>
 80047bc:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 80047c0:	4631      	mov	r1, r6
 80047c2:	4628      	mov	r0, r5
 80047c4:	47b8      	blx	r7
 80047c6:	3001      	adds	r0, #1
 80047c8:	f43f af45 	beq.w	8004656 <_printf_float+0xb6>
 80047cc:	f04f 0900 	mov.w	r9, #0
 80047d0:	f108 38ff 	add.w	r8, r8, #4294967295
 80047d4:	f104 0a1a 	add.w	sl, r4, #26
 80047d8:	45c8      	cmp	r8, r9
 80047da:	dc09      	bgt.n	80047f0 <_printf_float+0x250>
 80047dc:	6823      	ldr	r3, [r4, #0]
 80047de:	079b      	lsls	r3, r3, #30
 80047e0:	f100 8103 	bmi.w	80049ea <_printf_float+0x44a>
 80047e4:	68e0      	ldr	r0, [r4, #12]
 80047e6:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 80047e8:	4298      	cmp	r0, r3
 80047ea:	bfb8      	it	lt
 80047ec:	4618      	movlt	r0, r3
 80047ee:	e734      	b.n	800465a <_printf_float+0xba>
 80047f0:	2301      	movs	r3, #1
 80047f2:	4652      	mov	r2, sl
 80047f4:	4631      	mov	r1, r6
 80047f6:	4628      	mov	r0, r5
 80047f8:	47b8      	blx	r7
 80047fa:	3001      	adds	r0, #1
 80047fc:	f43f af2b 	beq.w	8004656 <_printf_float+0xb6>
 8004800:	f109 0901 	add.w	r9, r9, #1
 8004804:	e7e8      	b.n	80047d8 <_printf_float+0x238>
 8004806:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8004808:	2b00      	cmp	r3, #0
 800480a:	dc39      	bgt.n	8004880 <_printf_float+0x2e0>
 800480c:	4a1b      	ldr	r2, [pc, #108]	@ (800487c <_printf_float+0x2dc>)
 800480e:	2301      	movs	r3, #1
 8004810:	4631      	mov	r1, r6
 8004812:	4628      	mov	r0, r5
 8004814:	47b8      	blx	r7
 8004816:	3001      	adds	r0, #1
 8004818:	f43f af1d 	beq.w	8004656 <_printf_float+0xb6>
 800481c:	e9dd 3909 	ldrd	r3, r9, [sp, #36]	@ 0x24
 8004820:	ea59 0303 	orrs.w	r3, r9, r3
 8004824:	d102      	bne.n	800482c <_printf_float+0x28c>
 8004826:	6823      	ldr	r3, [r4, #0]
 8004828:	07d9      	lsls	r1, r3, #31
 800482a:	d5d7      	bpl.n	80047dc <_printf_float+0x23c>
 800482c:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8004830:	4631      	mov	r1, r6
 8004832:	4628      	mov	r0, r5
 8004834:	47b8      	blx	r7
 8004836:	3001      	adds	r0, #1
 8004838:	f43f af0d 	beq.w	8004656 <_printf_float+0xb6>
 800483c:	f04f 0a00 	mov.w	sl, #0
 8004840:	f104 0b1a 	add.w	fp, r4, #26
 8004844:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8004846:	425b      	negs	r3, r3
 8004848:	4553      	cmp	r3, sl
 800484a:	dc01      	bgt.n	8004850 <_printf_float+0x2b0>
 800484c:	464b      	mov	r3, r9
 800484e:	e793      	b.n	8004778 <_printf_float+0x1d8>
 8004850:	2301      	movs	r3, #1
 8004852:	465a      	mov	r2, fp
 8004854:	4631      	mov	r1, r6
 8004856:	4628      	mov	r0, r5
 8004858:	47b8      	blx	r7
 800485a:	3001      	adds	r0, #1
 800485c:	f43f aefb 	beq.w	8004656 <_printf_float+0xb6>
 8004860:	f10a 0a01 	add.w	sl, sl, #1
 8004864:	e7ee      	b.n	8004844 <_printf_float+0x2a4>
 8004866:	bf00      	nop
 8004868:	7fefffff 	.word	0x7fefffff
 800486c:	08009b04 	.word	0x08009b04
 8004870:	08009b08 	.word	0x08009b08
 8004874:	08009b0c 	.word	0x08009b0c
 8004878:	08009b10 	.word	0x08009b10
 800487c:	08009b14 	.word	0x08009b14
 8004880:	6da3      	ldr	r3, [r4, #88]	@ 0x58
 8004882:	f8dd a028 	ldr.w	sl, [sp, #40]	@ 0x28
 8004886:	4553      	cmp	r3, sl
 8004888:	bfa8      	it	ge
 800488a:	4653      	movge	r3, sl
 800488c:	2b00      	cmp	r3, #0
 800488e:	4699      	mov	r9, r3
 8004890:	dc36      	bgt.n	8004900 <_printf_float+0x360>
 8004892:	f04f 0b00 	mov.w	fp, #0
 8004896:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 800489a:	f104 021a 	add.w	r2, r4, #26
 800489e:	6da3      	ldr	r3, [r4, #88]	@ 0x58
 80048a0:	9306      	str	r3, [sp, #24]
 80048a2:	eba3 0309 	sub.w	r3, r3, r9
 80048a6:	455b      	cmp	r3, fp
 80048a8:	dc31      	bgt.n	800490e <_printf_float+0x36e>
 80048aa:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 80048ac:	459a      	cmp	sl, r3
 80048ae:	dc3a      	bgt.n	8004926 <_printf_float+0x386>
 80048b0:	6823      	ldr	r3, [r4, #0]
 80048b2:	07da      	lsls	r2, r3, #31
 80048b4:	d437      	bmi.n	8004926 <_printf_float+0x386>
 80048b6:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 80048b8:	ebaa 0903 	sub.w	r9, sl, r3
 80048bc:	9b06      	ldr	r3, [sp, #24]
 80048be:	ebaa 0303 	sub.w	r3, sl, r3
 80048c2:	4599      	cmp	r9, r3
 80048c4:	bfa8      	it	ge
 80048c6:	4699      	movge	r9, r3
 80048c8:	f1b9 0f00 	cmp.w	r9, #0
 80048cc:	dc33      	bgt.n	8004936 <_printf_float+0x396>
 80048ce:	f04f 0800 	mov.w	r8, #0
 80048d2:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 80048d6:	f104 0b1a 	add.w	fp, r4, #26
 80048da:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 80048dc:	ebaa 0303 	sub.w	r3, sl, r3
 80048e0:	eba3 0309 	sub.w	r3, r3, r9
 80048e4:	4543      	cmp	r3, r8
 80048e6:	f77f af79 	ble.w	80047dc <_printf_float+0x23c>
 80048ea:	2301      	movs	r3, #1
 80048ec:	465a      	mov	r2, fp
 80048ee:	4631      	mov	r1, r6
 80048f0:	4628      	mov	r0, r5
 80048f2:	47b8      	blx	r7
 80048f4:	3001      	adds	r0, #1
 80048f6:	f43f aeae 	beq.w	8004656 <_printf_float+0xb6>
 80048fa:	f108 0801 	add.w	r8, r8, #1
 80048fe:	e7ec      	b.n	80048da <_printf_float+0x33a>
 8004900:	4642      	mov	r2, r8
 8004902:	4631      	mov	r1, r6
 8004904:	4628      	mov	r0, r5
 8004906:	47b8      	blx	r7
 8004908:	3001      	adds	r0, #1
 800490a:	d1c2      	bne.n	8004892 <_printf_float+0x2f2>
 800490c:	e6a3      	b.n	8004656 <_printf_float+0xb6>
 800490e:	2301      	movs	r3, #1
 8004910:	4631      	mov	r1, r6
 8004912:	4628      	mov	r0, r5
 8004914:	9206      	str	r2, [sp, #24]
 8004916:	47b8      	blx	r7
 8004918:	3001      	adds	r0, #1
 800491a:	f43f ae9c 	beq.w	8004656 <_printf_float+0xb6>
 800491e:	9a06      	ldr	r2, [sp, #24]
 8004920:	f10b 0b01 	add.w	fp, fp, #1
 8004924:	e7bb      	b.n	800489e <_printf_float+0x2fe>
 8004926:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 800492a:	4631      	mov	r1, r6
 800492c:	4628      	mov	r0, r5
 800492e:	47b8      	blx	r7
 8004930:	3001      	adds	r0, #1
 8004932:	d1c0      	bne.n	80048b6 <_printf_float+0x316>
 8004934:	e68f      	b.n	8004656 <_printf_float+0xb6>
 8004936:	9a06      	ldr	r2, [sp, #24]
 8004938:	464b      	mov	r3, r9
 800493a:	4442      	add	r2, r8
 800493c:	4631      	mov	r1, r6
 800493e:	4628      	mov	r0, r5
 8004940:	47b8      	blx	r7
 8004942:	3001      	adds	r0, #1
 8004944:	d1c3      	bne.n	80048ce <_printf_float+0x32e>
 8004946:	e686      	b.n	8004656 <_printf_float+0xb6>
 8004948:	f8dd a028 	ldr.w	sl, [sp, #40]	@ 0x28
 800494c:	f1ba 0f01 	cmp.w	sl, #1
 8004950:	dc01      	bgt.n	8004956 <_printf_float+0x3b6>
 8004952:	07db      	lsls	r3, r3, #31
 8004954:	d536      	bpl.n	80049c4 <_printf_float+0x424>
 8004956:	2301      	movs	r3, #1
 8004958:	4642      	mov	r2, r8
 800495a:	4631      	mov	r1, r6
 800495c:	4628      	mov	r0, r5
 800495e:	47b8      	blx	r7
 8004960:	3001      	adds	r0, #1
 8004962:	f43f ae78 	beq.w	8004656 <_printf_float+0xb6>
 8004966:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 800496a:	4631      	mov	r1, r6
 800496c:	4628      	mov	r0, r5
 800496e:	47b8      	blx	r7
 8004970:	3001      	adds	r0, #1
 8004972:	f43f ae70 	beq.w	8004656 <_printf_float+0xb6>
 8004976:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	@ 0x48
 800497a:	2200      	movs	r2, #0
 800497c:	2300      	movs	r3, #0
 800497e:	f10a 3aff 	add.w	sl, sl, #4294967295
 8004982:	f7fc f8a1 	bl	8000ac8 <__aeabi_dcmpeq>
 8004986:	b9c0      	cbnz	r0, 80049ba <_printf_float+0x41a>
 8004988:	4653      	mov	r3, sl
 800498a:	f108 0201 	add.w	r2, r8, #1
 800498e:	4631      	mov	r1, r6
 8004990:	4628      	mov	r0, r5
 8004992:	47b8      	blx	r7
 8004994:	3001      	adds	r0, #1
 8004996:	d10c      	bne.n	80049b2 <_printf_float+0x412>
 8004998:	e65d      	b.n	8004656 <_printf_float+0xb6>
 800499a:	2301      	movs	r3, #1
 800499c:	465a      	mov	r2, fp
 800499e:	4631      	mov	r1, r6
 80049a0:	4628      	mov	r0, r5
 80049a2:	47b8      	blx	r7
 80049a4:	3001      	adds	r0, #1
 80049a6:	f43f ae56 	beq.w	8004656 <_printf_float+0xb6>
 80049aa:	f108 0801 	add.w	r8, r8, #1
 80049ae:	45d0      	cmp	r8, sl
 80049b0:	dbf3      	blt.n	800499a <_printf_float+0x3fa>
 80049b2:	464b      	mov	r3, r9
 80049b4:	f104 0250 	add.w	r2, r4, #80	@ 0x50
 80049b8:	e6df      	b.n	800477a <_printf_float+0x1da>
 80049ba:	f04f 0800 	mov.w	r8, #0
 80049be:	f104 0b1a 	add.w	fp, r4, #26
 80049c2:	e7f4      	b.n	80049ae <_printf_float+0x40e>
 80049c4:	2301      	movs	r3, #1
 80049c6:	4642      	mov	r2, r8
 80049c8:	e7e1      	b.n	800498e <_printf_float+0x3ee>
 80049ca:	2301      	movs	r3, #1
 80049cc:	464a      	mov	r2, r9
 80049ce:	4631      	mov	r1, r6
 80049d0:	4628      	mov	r0, r5
 80049d2:	47b8      	blx	r7
 80049d4:	3001      	adds	r0, #1
 80049d6:	f43f ae3e 	beq.w	8004656 <_printf_float+0xb6>
 80049da:	f108 0801 	add.w	r8, r8, #1
 80049de:	68e3      	ldr	r3, [r4, #12]
 80049e0:	990b      	ldr	r1, [sp, #44]	@ 0x2c
 80049e2:	1a5b      	subs	r3, r3, r1
 80049e4:	4543      	cmp	r3, r8
 80049e6:	dcf0      	bgt.n	80049ca <_printf_float+0x42a>
 80049e8:	e6fc      	b.n	80047e4 <_printf_float+0x244>
 80049ea:	f04f 0800 	mov.w	r8, #0
 80049ee:	f104 0919 	add.w	r9, r4, #25
 80049f2:	e7f4      	b.n	80049de <_printf_float+0x43e>

080049f4 <_printf_common>:
 80049f4:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80049f8:	4616      	mov	r6, r2
 80049fa:	4698      	mov	r8, r3
 80049fc:	688a      	ldr	r2, [r1, #8]
 80049fe:	690b      	ldr	r3, [r1, #16]
 8004a00:	f8dd 9020 	ldr.w	r9, [sp, #32]
 8004a04:	4293      	cmp	r3, r2
 8004a06:	bfb8      	it	lt
 8004a08:	4613      	movlt	r3, r2
 8004a0a:	6033      	str	r3, [r6, #0]
 8004a0c:	f891 2043 	ldrb.w	r2, [r1, #67]	@ 0x43
 8004a10:	4607      	mov	r7, r0
 8004a12:	460c      	mov	r4, r1
 8004a14:	b10a      	cbz	r2, 8004a1a <_printf_common+0x26>
 8004a16:	3301      	adds	r3, #1
 8004a18:	6033      	str	r3, [r6, #0]
 8004a1a:	6823      	ldr	r3, [r4, #0]
 8004a1c:	0699      	lsls	r1, r3, #26
 8004a1e:	bf42      	ittt	mi
 8004a20:	6833      	ldrmi	r3, [r6, #0]
 8004a22:	3302      	addmi	r3, #2
 8004a24:	6033      	strmi	r3, [r6, #0]
 8004a26:	6825      	ldr	r5, [r4, #0]
 8004a28:	f015 0506 	ands.w	r5, r5, #6
 8004a2c:	d106      	bne.n	8004a3c <_printf_common+0x48>
 8004a2e:	f104 0a19 	add.w	sl, r4, #25
 8004a32:	68e3      	ldr	r3, [r4, #12]
 8004a34:	6832      	ldr	r2, [r6, #0]
 8004a36:	1a9b      	subs	r3, r3, r2
 8004a38:	42ab      	cmp	r3, r5
 8004a3a:	dc26      	bgt.n	8004a8a <_printf_common+0x96>
 8004a3c:	f894 3043 	ldrb.w	r3, [r4, #67]	@ 0x43
 8004a40:	6822      	ldr	r2, [r4, #0]
 8004a42:	3b00      	subs	r3, #0
 8004a44:	bf18      	it	ne
 8004a46:	2301      	movne	r3, #1
 8004a48:	0692      	lsls	r2, r2, #26
 8004a4a:	d42b      	bmi.n	8004aa4 <_printf_common+0xb0>
 8004a4c:	f104 0243 	add.w	r2, r4, #67	@ 0x43
 8004a50:	4641      	mov	r1, r8
 8004a52:	4638      	mov	r0, r7
 8004a54:	47c8      	blx	r9
 8004a56:	3001      	adds	r0, #1
 8004a58:	d01e      	beq.n	8004a98 <_printf_common+0xa4>
 8004a5a:	6823      	ldr	r3, [r4, #0]
 8004a5c:	6922      	ldr	r2, [r4, #16]
 8004a5e:	f003 0306 	and.w	r3, r3, #6
 8004a62:	2b04      	cmp	r3, #4
 8004a64:	bf02      	ittt	eq
 8004a66:	68e5      	ldreq	r5, [r4, #12]
 8004a68:	6833      	ldreq	r3, [r6, #0]
 8004a6a:	1aed      	subeq	r5, r5, r3
 8004a6c:	68a3      	ldr	r3, [r4, #8]
 8004a6e:	bf0c      	ite	eq
 8004a70:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 8004a74:	2500      	movne	r5, #0
 8004a76:	4293      	cmp	r3, r2
 8004a78:	bfc4      	itt	gt
 8004a7a:	1a9b      	subgt	r3, r3, r2
 8004a7c:	18ed      	addgt	r5, r5, r3
 8004a7e:	2600      	movs	r6, #0
 8004a80:	341a      	adds	r4, #26
 8004a82:	42b5      	cmp	r5, r6
 8004a84:	d11a      	bne.n	8004abc <_printf_common+0xc8>
 8004a86:	2000      	movs	r0, #0
 8004a88:	e008      	b.n	8004a9c <_printf_common+0xa8>
 8004a8a:	2301      	movs	r3, #1
 8004a8c:	4652      	mov	r2, sl
 8004a8e:	4641      	mov	r1, r8
 8004a90:	4638      	mov	r0, r7
 8004a92:	47c8      	blx	r9
 8004a94:	3001      	adds	r0, #1
 8004a96:	d103      	bne.n	8004aa0 <_printf_common+0xac>
 8004a98:	f04f 30ff 	mov.w	r0, #4294967295
 8004a9c:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8004aa0:	3501      	adds	r5, #1
 8004aa2:	e7c6      	b.n	8004a32 <_printf_common+0x3e>
 8004aa4:	18e1      	adds	r1, r4, r3
 8004aa6:	1c5a      	adds	r2, r3, #1
 8004aa8:	2030      	movs	r0, #48	@ 0x30
 8004aaa:	f881 0043 	strb.w	r0, [r1, #67]	@ 0x43
 8004aae:	4422      	add	r2, r4
 8004ab0:	f894 1045 	ldrb.w	r1, [r4, #69]	@ 0x45
 8004ab4:	f882 1043 	strb.w	r1, [r2, #67]	@ 0x43
 8004ab8:	3302      	adds	r3, #2
 8004aba:	e7c7      	b.n	8004a4c <_printf_common+0x58>
 8004abc:	2301      	movs	r3, #1
 8004abe:	4622      	mov	r2, r4
 8004ac0:	4641      	mov	r1, r8
 8004ac2:	4638      	mov	r0, r7
 8004ac4:	47c8      	blx	r9
 8004ac6:	3001      	adds	r0, #1
 8004ac8:	d0e6      	beq.n	8004a98 <_printf_common+0xa4>
 8004aca:	3601      	adds	r6, #1
 8004acc:	e7d9      	b.n	8004a82 <_printf_common+0x8e>
	...

08004ad0 <_printf_i>:
 8004ad0:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 8004ad4:	7e0f      	ldrb	r7, [r1, #24]
 8004ad6:	9e0c      	ldr	r6, [sp, #48]	@ 0x30
 8004ad8:	2f78      	cmp	r7, #120	@ 0x78
 8004ada:	4691      	mov	r9, r2
 8004adc:	4680      	mov	r8, r0
 8004ade:	460c      	mov	r4, r1
 8004ae0:	469a      	mov	sl, r3
 8004ae2:	f101 0243 	add.w	r2, r1, #67	@ 0x43
 8004ae6:	d807      	bhi.n	8004af8 <_printf_i+0x28>
 8004ae8:	2f62      	cmp	r7, #98	@ 0x62
 8004aea:	d80a      	bhi.n	8004b02 <_printf_i+0x32>
 8004aec:	2f00      	cmp	r7, #0
 8004aee:	f000 80d2 	beq.w	8004c96 <_printf_i+0x1c6>
 8004af2:	2f58      	cmp	r7, #88	@ 0x58
 8004af4:	f000 80b9 	beq.w	8004c6a <_printf_i+0x19a>
 8004af8:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 8004afc:	f884 7042 	strb.w	r7, [r4, #66]	@ 0x42
 8004b00:	e03a      	b.n	8004b78 <_printf_i+0xa8>
 8004b02:	f1a7 0363 	sub.w	r3, r7, #99	@ 0x63
 8004b06:	2b15      	cmp	r3, #21
 8004b08:	d8f6      	bhi.n	8004af8 <_printf_i+0x28>
 8004b0a:	a101      	add	r1, pc, #4	@ (adr r1, 8004b10 <_printf_i+0x40>)
 8004b0c:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 8004b10:	08004b69 	.word	0x08004b69
 8004b14:	08004b7d 	.word	0x08004b7d
 8004b18:	08004af9 	.word	0x08004af9
 8004b1c:	08004af9 	.word	0x08004af9
 8004b20:	08004af9 	.word	0x08004af9
 8004b24:	08004af9 	.word	0x08004af9
 8004b28:	08004b7d 	.word	0x08004b7d
 8004b2c:	08004af9 	.word	0x08004af9
 8004b30:	08004af9 	.word	0x08004af9
 8004b34:	08004af9 	.word	0x08004af9
 8004b38:	08004af9 	.word	0x08004af9
 8004b3c:	08004c7d 	.word	0x08004c7d
 8004b40:	08004ba7 	.word	0x08004ba7
 8004b44:	08004c37 	.word	0x08004c37
 8004b48:	08004af9 	.word	0x08004af9
 8004b4c:	08004af9 	.word	0x08004af9
 8004b50:	08004c9f 	.word	0x08004c9f
 8004b54:	08004af9 	.word	0x08004af9
 8004b58:	08004ba7 	.word	0x08004ba7
 8004b5c:	08004af9 	.word	0x08004af9
 8004b60:	08004af9 	.word	0x08004af9
 8004b64:	08004c3f 	.word	0x08004c3f
 8004b68:	6833      	ldr	r3, [r6, #0]
 8004b6a:	1d1a      	adds	r2, r3, #4
 8004b6c:	681b      	ldr	r3, [r3, #0]
 8004b6e:	6032      	str	r2, [r6, #0]
 8004b70:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 8004b74:	f884 3042 	strb.w	r3, [r4, #66]	@ 0x42
 8004b78:	2301      	movs	r3, #1
 8004b7a:	e09d      	b.n	8004cb8 <_printf_i+0x1e8>
 8004b7c:	6833      	ldr	r3, [r6, #0]
 8004b7e:	6820      	ldr	r0, [r4, #0]
 8004b80:	1d19      	adds	r1, r3, #4
 8004b82:	6031      	str	r1, [r6, #0]
 8004b84:	0606      	lsls	r6, r0, #24
 8004b86:	d501      	bpl.n	8004b8c <_printf_i+0xbc>
 8004b88:	681d      	ldr	r5, [r3, #0]
 8004b8a:	e003      	b.n	8004b94 <_printf_i+0xc4>
 8004b8c:	0645      	lsls	r5, r0, #25
 8004b8e:	d5fb      	bpl.n	8004b88 <_printf_i+0xb8>
 8004b90:	f9b3 5000 	ldrsh.w	r5, [r3]
 8004b94:	2d00      	cmp	r5, #0
 8004b96:	da03      	bge.n	8004ba0 <_printf_i+0xd0>
 8004b98:	232d      	movs	r3, #45	@ 0x2d
 8004b9a:	426d      	negs	r5, r5
 8004b9c:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 8004ba0:	4859      	ldr	r0, [pc, #356]	@ (8004d08 <_printf_i+0x238>)
 8004ba2:	230a      	movs	r3, #10
 8004ba4:	e011      	b.n	8004bca <_printf_i+0xfa>
 8004ba6:	6821      	ldr	r1, [r4, #0]
 8004ba8:	6833      	ldr	r3, [r6, #0]
 8004baa:	0608      	lsls	r0, r1, #24
 8004bac:	f853 5b04 	ldr.w	r5, [r3], #4
 8004bb0:	d402      	bmi.n	8004bb8 <_printf_i+0xe8>
 8004bb2:	0649      	lsls	r1, r1, #25
 8004bb4:	bf48      	it	mi
 8004bb6:	b2ad      	uxthmi	r5, r5
 8004bb8:	2f6f      	cmp	r7, #111	@ 0x6f
 8004bba:	4853      	ldr	r0, [pc, #332]	@ (8004d08 <_printf_i+0x238>)
 8004bbc:	6033      	str	r3, [r6, #0]
 8004bbe:	bf14      	ite	ne
 8004bc0:	230a      	movne	r3, #10
 8004bc2:	2308      	moveq	r3, #8
 8004bc4:	2100      	movs	r1, #0
 8004bc6:	f884 1043 	strb.w	r1, [r4, #67]	@ 0x43
 8004bca:	6866      	ldr	r6, [r4, #4]
 8004bcc:	60a6      	str	r6, [r4, #8]
 8004bce:	2e00      	cmp	r6, #0
 8004bd0:	bfa2      	ittt	ge
 8004bd2:	6821      	ldrge	r1, [r4, #0]
 8004bd4:	f021 0104 	bicge.w	r1, r1, #4
 8004bd8:	6021      	strge	r1, [r4, #0]
 8004bda:	b90d      	cbnz	r5, 8004be0 <_printf_i+0x110>
 8004bdc:	2e00      	cmp	r6, #0
 8004bde:	d04b      	beq.n	8004c78 <_printf_i+0x1a8>
 8004be0:	4616      	mov	r6, r2
 8004be2:	fbb5 f1f3 	udiv	r1, r5, r3
 8004be6:	fb03 5711 	mls	r7, r3, r1, r5
 8004bea:	5dc7      	ldrb	r7, [r0, r7]
 8004bec:	f806 7d01 	strb.w	r7, [r6, #-1]!
 8004bf0:	462f      	mov	r7, r5
 8004bf2:	42bb      	cmp	r3, r7
 8004bf4:	460d      	mov	r5, r1
 8004bf6:	d9f4      	bls.n	8004be2 <_printf_i+0x112>
 8004bf8:	2b08      	cmp	r3, #8
 8004bfa:	d10b      	bne.n	8004c14 <_printf_i+0x144>
 8004bfc:	6823      	ldr	r3, [r4, #0]
 8004bfe:	07df      	lsls	r7, r3, #31
 8004c00:	d508      	bpl.n	8004c14 <_printf_i+0x144>
 8004c02:	6923      	ldr	r3, [r4, #16]
 8004c04:	6861      	ldr	r1, [r4, #4]
 8004c06:	4299      	cmp	r1, r3
 8004c08:	bfde      	ittt	le
 8004c0a:	2330      	movle	r3, #48	@ 0x30
 8004c0c:	f806 3c01 	strble.w	r3, [r6, #-1]
 8004c10:	f106 36ff 	addle.w	r6, r6, #4294967295
 8004c14:	1b92      	subs	r2, r2, r6
 8004c16:	6122      	str	r2, [r4, #16]
 8004c18:	f8cd a000 	str.w	sl, [sp]
 8004c1c:	464b      	mov	r3, r9
 8004c1e:	aa03      	add	r2, sp, #12
 8004c20:	4621      	mov	r1, r4
 8004c22:	4640      	mov	r0, r8
 8004c24:	f7ff fee6 	bl	80049f4 <_printf_common>
 8004c28:	3001      	adds	r0, #1
 8004c2a:	d14a      	bne.n	8004cc2 <_printf_i+0x1f2>
 8004c2c:	f04f 30ff 	mov.w	r0, #4294967295
 8004c30:	b004      	add	sp, #16
 8004c32:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8004c36:	6823      	ldr	r3, [r4, #0]
 8004c38:	f043 0320 	orr.w	r3, r3, #32
 8004c3c:	6023      	str	r3, [r4, #0]
 8004c3e:	4833      	ldr	r0, [pc, #204]	@ (8004d0c <_printf_i+0x23c>)
 8004c40:	2778      	movs	r7, #120	@ 0x78
 8004c42:	f884 7045 	strb.w	r7, [r4, #69]	@ 0x45
 8004c46:	6823      	ldr	r3, [r4, #0]
 8004c48:	6831      	ldr	r1, [r6, #0]
 8004c4a:	061f      	lsls	r7, r3, #24
 8004c4c:	f851 5b04 	ldr.w	r5, [r1], #4
 8004c50:	d402      	bmi.n	8004c58 <_printf_i+0x188>
 8004c52:	065f      	lsls	r7, r3, #25
 8004c54:	bf48      	it	mi
 8004c56:	b2ad      	uxthmi	r5, r5
 8004c58:	6031      	str	r1, [r6, #0]
 8004c5a:	07d9      	lsls	r1, r3, #31
 8004c5c:	bf44      	itt	mi
 8004c5e:	f043 0320 	orrmi.w	r3, r3, #32
 8004c62:	6023      	strmi	r3, [r4, #0]
 8004c64:	b11d      	cbz	r5, 8004c6e <_printf_i+0x19e>
 8004c66:	2310      	movs	r3, #16
 8004c68:	e7ac      	b.n	8004bc4 <_printf_i+0xf4>
 8004c6a:	4827      	ldr	r0, [pc, #156]	@ (8004d08 <_printf_i+0x238>)
 8004c6c:	e7e9      	b.n	8004c42 <_printf_i+0x172>
 8004c6e:	6823      	ldr	r3, [r4, #0]
 8004c70:	f023 0320 	bic.w	r3, r3, #32
 8004c74:	6023      	str	r3, [r4, #0]
 8004c76:	e7f6      	b.n	8004c66 <_printf_i+0x196>
 8004c78:	4616      	mov	r6, r2
 8004c7a:	e7bd      	b.n	8004bf8 <_printf_i+0x128>
 8004c7c:	6833      	ldr	r3, [r6, #0]
 8004c7e:	6825      	ldr	r5, [r4, #0]
 8004c80:	6961      	ldr	r1, [r4, #20]
 8004c82:	1d18      	adds	r0, r3, #4
 8004c84:	6030      	str	r0, [r6, #0]
 8004c86:	062e      	lsls	r6, r5, #24
 8004c88:	681b      	ldr	r3, [r3, #0]
 8004c8a:	d501      	bpl.n	8004c90 <_printf_i+0x1c0>
 8004c8c:	6019      	str	r1, [r3, #0]
 8004c8e:	e002      	b.n	8004c96 <_printf_i+0x1c6>
 8004c90:	0668      	lsls	r0, r5, #25
 8004c92:	d5fb      	bpl.n	8004c8c <_printf_i+0x1bc>
 8004c94:	8019      	strh	r1, [r3, #0]
 8004c96:	2300      	movs	r3, #0
 8004c98:	6123      	str	r3, [r4, #16]
 8004c9a:	4616      	mov	r6, r2
 8004c9c:	e7bc      	b.n	8004c18 <_printf_i+0x148>
 8004c9e:	6833      	ldr	r3, [r6, #0]
 8004ca0:	1d1a      	adds	r2, r3, #4
 8004ca2:	6032      	str	r2, [r6, #0]
 8004ca4:	681e      	ldr	r6, [r3, #0]
 8004ca6:	6862      	ldr	r2, [r4, #4]
 8004ca8:	2100      	movs	r1, #0
 8004caa:	4630      	mov	r0, r6
 8004cac:	f7fb fa90 	bl	80001d0 <memchr>
 8004cb0:	b108      	cbz	r0, 8004cb6 <_printf_i+0x1e6>
 8004cb2:	1b80      	subs	r0, r0, r6
 8004cb4:	6060      	str	r0, [r4, #4]
 8004cb6:	6863      	ldr	r3, [r4, #4]
 8004cb8:	6123      	str	r3, [r4, #16]
 8004cba:	2300      	movs	r3, #0
 8004cbc:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 8004cc0:	e7aa      	b.n	8004c18 <_printf_i+0x148>
 8004cc2:	6923      	ldr	r3, [r4, #16]
 8004cc4:	4632      	mov	r2, r6
 8004cc6:	4649      	mov	r1, r9
 8004cc8:	4640      	mov	r0, r8
 8004cca:	47d0      	blx	sl
 8004ccc:	3001      	adds	r0, #1
 8004cce:	d0ad      	beq.n	8004c2c <_printf_i+0x15c>
 8004cd0:	6823      	ldr	r3, [r4, #0]
 8004cd2:	079b      	lsls	r3, r3, #30
 8004cd4:	d413      	bmi.n	8004cfe <_printf_i+0x22e>
 8004cd6:	68e0      	ldr	r0, [r4, #12]
 8004cd8:	9b03      	ldr	r3, [sp, #12]
 8004cda:	4298      	cmp	r0, r3
 8004cdc:	bfb8      	it	lt
 8004cde:	4618      	movlt	r0, r3
 8004ce0:	e7a6      	b.n	8004c30 <_printf_i+0x160>
 8004ce2:	2301      	movs	r3, #1
 8004ce4:	4632      	mov	r2, r6
 8004ce6:	4649      	mov	r1, r9
 8004ce8:	4640      	mov	r0, r8
 8004cea:	47d0      	blx	sl
 8004cec:	3001      	adds	r0, #1
 8004cee:	d09d      	beq.n	8004c2c <_printf_i+0x15c>
 8004cf0:	3501      	adds	r5, #1
 8004cf2:	68e3      	ldr	r3, [r4, #12]
 8004cf4:	9903      	ldr	r1, [sp, #12]
 8004cf6:	1a5b      	subs	r3, r3, r1
 8004cf8:	42ab      	cmp	r3, r5
 8004cfa:	dcf2      	bgt.n	8004ce2 <_printf_i+0x212>
 8004cfc:	e7eb      	b.n	8004cd6 <_printf_i+0x206>
 8004cfe:	2500      	movs	r5, #0
 8004d00:	f104 0619 	add.w	r6, r4, #25
 8004d04:	e7f5      	b.n	8004cf2 <_printf_i+0x222>
 8004d06:	bf00      	nop
 8004d08:	08009b16 	.word	0x08009b16
 8004d0c:	08009b27 	.word	0x08009b27

08004d10 <_scanf_float>:
 8004d10:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8004d14:	b087      	sub	sp, #28
 8004d16:	4617      	mov	r7, r2
 8004d18:	9303      	str	r3, [sp, #12]
 8004d1a:	688b      	ldr	r3, [r1, #8]
 8004d1c:	1e5a      	subs	r2, r3, #1
 8004d1e:	f5b2 7fae 	cmp.w	r2, #348	@ 0x15c
 8004d22:	bf81      	itttt	hi
 8004d24:	f46f 75ae 	mvnhi.w	r5, #348	@ 0x15c
 8004d28:	eb03 0b05 	addhi.w	fp, r3, r5
 8004d2c:	f240 135d 	movwhi	r3, #349	@ 0x15d
 8004d30:	608b      	strhi	r3, [r1, #8]
 8004d32:	680b      	ldr	r3, [r1, #0]
 8004d34:	460a      	mov	r2, r1
 8004d36:	f04f 0500 	mov.w	r5, #0
 8004d3a:	f443 63f0 	orr.w	r3, r3, #1920	@ 0x780
 8004d3e:	f842 3b1c 	str.w	r3, [r2], #28
 8004d42:	e9cd 5504 	strd	r5, r5, [sp, #16]
 8004d46:	4680      	mov	r8, r0
 8004d48:	460c      	mov	r4, r1
 8004d4a:	bf98      	it	ls
 8004d4c:	f04f 0b00 	movls.w	fp, #0
 8004d50:	9201      	str	r2, [sp, #4]
 8004d52:	4616      	mov	r6, r2
 8004d54:	46aa      	mov	sl, r5
 8004d56:	46a9      	mov	r9, r5
 8004d58:	9502      	str	r5, [sp, #8]
 8004d5a:	68a2      	ldr	r2, [r4, #8]
 8004d5c:	b152      	cbz	r2, 8004d74 <_scanf_float+0x64>
 8004d5e:	683b      	ldr	r3, [r7, #0]
 8004d60:	781b      	ldrb	r3, [r3, #0]
 8004d62:	2b4e      	cmp	r3, #78	@ 0x4e
 8004d64:	d864      	bhi.n	8004e30 <_scanf_float+0x120>
 8004d66:	2b40      	cmp	r3, #64	@ 0x40
 8004d68:	d83c      	bhi.n	8004de4 <_scanf_float+0xd4>
 8004d6a:	f1a3 012b 	sub.w	r1, r3, #43	@ 0x2b
 8004d6e:	b2c8      	uxtb	r0, r1
 8004d70:	280e      	cmp	r0, #14
 8004d72:	d93a      	bls.n	8004dea <_scanf_float+0xda>
 8004d74:	f1b9 0f00 	cmp.w	r9, #0
 8004d78:	d003      	beq.n	8004d82 <_scanf_float+0x72>
 8004d7a:	6823      	ldr	r3, [r4, #0]
 8004d7c:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8004d80:	6023      	str	r3, [r4, #0]
 8004d82:	f10a 3aff 	add.w	sl, sl, #4294967295
 8004d86:	f1ba 0f01 	cmp.w	sl, #1
 8004d8a:	f200 8117 	bhi.w	8004fbc <_scanf_float+0x2ac>
 8004d8e:	9b01      	ldr	r3, [sp, #4]
 8004d90:	429e      	cmp	r6, r3
 8004d92:	f200 8108 	bhi.w	8004fa6 <_scanf_float+0x296>
 8004d96:	2001      	movs	r0, #1
 8004d98:	b007      	add	sp, #28
 8004d9a:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8004d9e:	f1a3 0261 	sub.w	r2, r3, #97	@ 0x61
 8004da2:	2a0d      	cmp	r2, #13
 8004da4:	d8e6      	bhi.n	8004d74 <_scanf_float+0x64>
 8004da6:	a101      	add	r1, pc, #4	@ (adr r1, 8004dac <_scanf_float+0x9c>)
 8004da8:	f851 f022 	ldr.w	pc, [r1, r2, lsl #2]
 8004dac:	08004ef3 	.word	0x08004ef3
 8004db0:	08004d75 	.word	0x08004d75
 8004db4:	08004d75 	.word	0x08004d75
 8004db8:	08004d75 	.word	0x08004d75
 8004dbc:	08004f53 	.word	0x08004f53
 8004dc0:	08004f2b 	.word	0x08004f2b
 8004dc4:	08004d75 	.word	0x08004d75
 8004dc8:	08004d75 	.word	0x08004d75
 8004dcc:	08004f01 	.word	0x08004f01
 8004dd0:	08004d75 	.word	0x08004d75
 8004dd4:	08004d75 	.word	0x08004d75
 8004dd8:	08004d75 	.word	0x08004d75
 8004ddc:	08004d75 	.word	0x08004d75
 8004de0:	08004eb9 	.word	0x08004eb9
 8004de4:	f1a3 0241 	sub.w	r2, r3, #65	@ 0x41
 8004de8:	e7db      	b.n	8004da2 <_scanf_float+0x92>
 8004dea:	290e      	cmp	r1, #14
 8004dec:	d8c2      	bhi.n	8004d74 <_scanf_float+0x64>
 8004dee:	a001      	add	r0, pc, #4	@ (adr r0, 8004df4 <_scanf_float+0xe4>)
 8004df0:	f850 f021 	ldr.w	pc, [r0, r1, lsl #2]
 8004df4:	08004ea9 	.word	0x08004ea9
 8004df8:	08004d75 	.word	0x08004d75
 8004dfc:	08004ea9 	.word	0x08004ea9
 8004e00:	08004f3f 	.word	0x08004f3f
 8004e04:	08004d75 	.word	0x08004d75
 8004e08:	08004e51 	.word	0x08004e51
 8004e0c:	08004e8f 	.word	0x08004e8f
 8004e10:	08004e8f 	.word	0x08004e8f
 8004e14:	08004e8f 	.word	0x08004e8f
 8004e18:	08004e8f 	.word	0x08004e8f
 8004e1c:	08004e8f 	.word	0x08004e8f
 8004e20:	08004e8f 	.word	0x08004e8f
 8004e24:	08004e8f 	.word	0x08004e8f
 8004e28:	08004e8f 	.word	0x08004e8f
 8004e2c:	08004e8f 	.word	0x08004e8f
 8004e30:	2b6e      	cmp	r3, #110	@ 0x6e
 8004e32:	d809      	bhi.n	8004e48 <_scanf_float+0x138>
 8004e34:	2b60      	cmp	r3, #96	@ 0x60
 8004e36:	d8b2      	bhi.n	8004d9e <_scanf_float+0x8e>
 8004e38:	2b54      	cmp	r3, #84	@ 0x54
 8004e3a:	d07b      	beq.n	8004f34 <_scanf_float+0x224>
 8004e3c:	2b59      	cmp	r3, #89	@ 0x59
 8004e3e:	d199      	bne.n	8004d74 <_scanf_float+0x64>
 8004e40:	2d07      	cmp	r5, #7
 8004e42:	d197      	bne.n	8004d74 <_scanf_float+0x64>
 8004e44:	2508      	movs	r5, #8
 8004e46:	e02c      	b.n	8004ea2 <_scanf_float+0x192>
 8004e48:	2b74      	cmp	r3, #116	@ 0x74
 8004e4a:	d073      	beq.n	8004f34 <_scanf_float+0x224>
 8004e4c:	2b79      	cmp	r3, #121	@ 0x79
 8004e4e:	e7f6      	b.n	8004e3e <_scanf_float+0x12e>
 8004e50:	6821      	ldr	r1, [r4, #0]
 8004e52:	05c8      	lsls	r0, r1, #23
 8004e54:	d51b      	bpl.n	8004e8e <_scanf_float+0x17e>
 8004e56:	f021 0180 	bic.w	r1, r1, #128	@ 0x80
 8004e5a:	6021      	str	r1, [r4, #0]
 8004e5c:	f109 0901 	add.w	r9, r9, #1
 8004e60:	f1bb 0f00 	cmp.w	fp, #0
 8004e64:	d003      	beq.n	8004e6e <_scanf_float+0x15e>
 8004e66:	3201      	adds	r2, #1
 8004e68:	f10b 3bff 	add.w	fp, fp, #4294967295
 8004e6c:	60a2      	str	r2, [r4, #8]
 8004e6e:	68a3      	ldr	r3, [r4, #8]
 8004e70:	3b01      	subs	r3, #1
 8004e72:	60a3      	str	r3, [r4, #8]
 8004e74:	6923      	ldr	r3, [r4, #16]
 8004e76:	3301      	adds	r3, #1
 8004e78:	6123      	str	r3, [r4, #16]
 8004e7a:	687b      	ldr	r3, [r7, #4]
 8004e7c:	3b01      	subs	r3, #1
 8004e7e:	2b00      	cmp	r3, #0
 8004e80:	607b      	str	r3, [r7, #4]
 8004e82:	f340 8087 	ble.w	8004f94 <_scanf_float+0x284>
 8004e86:	683b      	ldr	r3, [r7, #0]
 8004e88:	3301      	adds	r3, #1
 8004e8a:	603b      	str	r3, [r7, #0]
 8004e8c:	e765      	b.n	8004d5a <_scanf_float+0x4a>
 8004e8e:	eb1a 0105 	adds.w	r1, sl, r5
 8004e92:	f47f af6f 	bne.w	8004d74 <_scanf_float+0x64>
 8004e96:	6822      	ldr	r2, [r4, #0]
 8004e98:	f422 72c0 	bic.w	r2, r2, #384	@ 0x180
 8004e9c:	6022      	str	r2, [r4, #0]
 8004e9e:	460d      	mov	r5, r1
 8004ea0:	468a      	mov	sl, r1
 8004ea2:	f806 3b01 	strb.w	r3, [r6], #1
 8004ea6:	e7e2      	b.n	8004e6e <_scanf_float+0x15e>
 8004ea8:	6822      	ldr	r2, [r4, #0]
 8004eaa:	0610      	lsls	r0, r2, #24
 8004eac:	f57f af62 	bpl.w	8004d74 <_scanf_float+0x64>
 8004eb0:	f022 0280 	bic.w	r2, r2, #128	@ 0x80
 8004eb4:	6022      	str	r2, [r4, #0]
 8004eb6:	e7f4      	b.n	8004ea2 <_scanf_float+0x192>
 8004eb8:	f1ba 0f00 	cmp.w	sl, #0
 8004ebc:	d10e      	bne.n	8004edc <_scanf_float+0x1cc>
 8004ebe:	f1b9 0f00 	cmp.w	r9, #0
 8004ec2:	d10e      	bne.n	8004ee2 <_scanf_float+0x1d2>
 8004ec4:	6822      	ldr	r2, [r4, #0]
 8004ec6:	f402 61e0 	and.w	r1, r2, #1792	@ 0x700
 8004eca:	f5b1 6fe0 	cmp.w	r1, #1792	@ 0x700
 8004ece:	d108      	bne.n	8004ee2 <_scanf_float+0x1d2>
 8004ed0:	f422 62f0 	bic.w	r2, r2, #1920	@ 0x780
 8004ed4:	6022      	str	r2, [r4, #0]
 8004ed6:	f04f 0a01 	mov.w	sl, #1
 8004eda:	e7e2      	b.n	8004ea2 <_scanf_float+0x192>
 8004edc:	f1ba 0f02 	cmp.w	sl, #2
 8004ee0:	d055      	beq.n	8004f8e <_scanf_float+0x27e>
 8004ee2:	2d01      	cmp	r5, #1
 8004ee4:	d002      	beq.n	8004eec <_scanf_float+0x1dc>
 8004ee6:	2d04      	cmp	r5, #4
 8004ee8:	f47f af44 	bne.w	8004d74 <_scanf_float+0x64>
 8004eec:	3501      	adds	r5, #1
 8004eee:	b2ed      	uxtb	r5, r5
 8004ef0:	e7d7      	b.n	8004ea2 <_scanf_float+0x192>
 8004ef2:	f1ba 0f01 	cmp.w	sl, #1
 8004ef6:	f47f af3d 	bne.w	8004d74 <_scanf_float+0x64>
 8004efa:	f04f 0a02 	mov.w	sl, #2
 8004efe:	e7d0      	b.n	8004ea2 <_scanf_float+0x192>
 8004f00:	b97d      	cbnz	r5, 8004f22 <_scanf_float+0x212>
 8004f02:	f1b9 0f00 	cmp.w	r9, #0
 8004f06:	f47f af38 	bne.w	8004d7a <_scanf_float+0x6a>
 8004f0a:	6822      	ldr	r2, [r4, #0]
 8004f0c:	f402 61e0 	and.w	r1, r2, #1792	@ 0x700
 8004f10:	f5b1 6fe0 	cmp.w	r1, #1792	@ 0x700
 8004f14:	f040 8108 	bne.w	8005128 <_scanf_float+0x418>
 8004f18:	f422 62f0 	bic.w	r2, r2, #1920	@ 0x780
 8004f1c:	6022      	str	r2, [r4, #0]
 8004f1e:	2501      	movs	r5, #1
 8004f20:	e7bf      	b.n	8004ea2 <_scanf_float+0x192>
 8004f22:	2d03      	cmp	r5, #3
 8004f24:	d0e2      	beq.n	8004eec <_scanf_float+0x1dc>
 8004f26:	2d05      	cmp	r5, #5
 8004f28:	e7de      	b.n	8004ee8 <_scanf_float+0x1d8>
 8004f2a:	2d02      	cmp	r5, #2
 8004f2c:	f47f af22 	bne.w	8004d74 <_scanf_float+0x64>
 8004f30:	2503      	movs	r5, #3
 8004f32:	e7b6      	b.n	8004ea2 <_scanf_float+0x192>
 8004f34:	2d06      	cmp	r5, #6
 8004f36:	f47f af1d 	bne.w	8004d74 <_scanf_float+0x64>
 8004f3a:	2507      	movs	r5, #7
 8004f3c:	e7b1      	b.n	8004ea2 <_scanf_float+0x192>
 8004f3e:	6822      	ldr	r2, [r4, #0]
 8004f40:	0591      	lsls	r1, r2, #22
 8004f42:	f57f af17 	bpl.w	8004d74 <_scanf_float+0x64>
 8004f46:	f422 7220 	bic.w	r2, r2, #640	@ 0x280
 8004f4a:	6022      	str	r2, [r4, #0]
 8004f4c:	f8cd 9008 	str.w	r9, [sp, #8]
 8004f50:	e7a7      	b.n	8004ea2 <_scanf_float+0x192>
 8004f52:	6822      	ldr	r2, [r4, #0]
 8004f54:	f402 61a0 	and.w	r1, r2, #1280	@ 0x500
 8004f58:	f5b1 6f80 	cmp.w	r1, #1024	@ 0x400
 8004f5c:	d006      	beq.n	8004f6c <_scanf_float+0x25c>
 8004f5e:	0550      	lsls	r0, r2, #21
 8004f60:	f57f af08 	bpl.w	8004d74 <_scanf_float+0x64>
 8004f64:	f1b9 0f00 	cmp.w	r9, #0
 8004f68:	f000 80de 	beq.w	8005128 <_scanf_float+0x418>
 8004f6c:	0591      	lsls	r1, r2, #22
 8004f6e:	bf58      	it	pl
 8004f70:	9902      	ldrpl	r1, [sp, #8]
 8004f72:	f422 62f0 	bic.w	r2, r2, #1920	@ 0x780
 8004f76:	bf58      	it	pl
 8004f78:	eba9 0101 	subpl.w	r1, r9, r1
 8004f7c:	f442 72c0 	orr.w	r2, r2, #384	@ 0x180
 8004f80:	bf58      	it	pl
 8004f82:	e9cd 1604 	strdpl	r1, r6, [sp, #16]
 8004f86:	6022      	str	r2, [r4, #0]
 8004f88:	f04f 0900 	mov.w	r9, #0
 8004f8c:	e789      	b.n	8004ea2 <_scanf_float+0x192>
 8004f8e:	f04f 0a03 	mov.w	sl, #3
 8004f92:	e786      	b.n	8004ea2 <_scanf_float+0x192>
 8004f94:	f8d4 3180 	ldr.w	r3, [r4, #384]	@ 0x180
 8004f98:	4639      	mov	r1, r7
 8004f9a:	4640      	mov	r0, r8
 8004f9c:	4798      	blx	r3
 8004f9e:	2800      	cmp	r0, #0
 8004fa0:	f43f aedb 	beq.w	8004d5a <_scanf_float+0x4a>
 8004fa4:	e6e6      	b.n	8004d74 <_scanf_float+0x64>
 8004fa6:	f8d4 317c 	ldr.w	r3, [r4, #380]	@ 0x17c
 8004faa:	f816 1d01 	ldrb.w	r1, [r6, #-1]!
 8004fae:	463a      	mov	r2, r7
 8004fb0:	4640      	mov	r0, r8
 8004fb2:	4798      	blx	r3
 8004fb4:	6923      	ldr	r3, [r4, #16]
 8004fb6:	3b01      	subs	r3, #1
 8004fb8:	6123      	str	r3, [r4, #16]
 8004fba:	e6e8      	b.n	8004d8e <_scanf_float+0x7e>
 8004fbc:	1e6b      	subs	r3, r5, #1
 8004fbe:	2b06      	cmp	r3, #6
 8004fc0:	d824      	bhi.n	800500c <_scanf_float+0x2fc>
 8004fc2:	2d02      	cmp	r5, #2
 8004fc4:	d836      	bhi.n	8005034 <_scanf_float+0x324>
 8004fc6:	9b01      	ldr	r3, [sp, #4]
 8004fc8:	429e      	cmp	r6, r3
 8004fca:	f67f aee4 	bls.w	8004d96 <_scanf_float+0x86>
 8004fce:	f8d4 317c 	ldr.w	r3, [r4, #380]	@ 0x17c
 8004fd2:	f816 1d01 	ldrb.w	r1, [r6, #-1]!
 8004fd6:	463a      	mov	r2, r7
 8004fd8:	4640      	mov	r0, r8
 8004fda:	4798      	blx	r3
 8004fdc:	6923      	ldr	r3, [r4, #16]
 8004fde:	3b01      	subs	r3, #1
 8004fe0:	6123      	str	r3, [r4, #16]
 8004fe2:	e7f0      	b.n	8004fc6 <_scanf_float+0x2b6>
 8004fe4:	f8d4 317c 	ldr.w	r3, [r4, #380]	@ 0x17c
 8004fe8:	f81b 1d01 	ldrb.w	r1, [fp, #-1]!
 8004fec:	463a      	mov	r2, r7
 8004fee:	4640      	mov	r0, r8
 8004ff0:	4798      	blx	r3
 8004ff2:	6923      	ldr	r3, [r4, #16]
 8004ff4:	3b01      	subs	r3, #1
 8004ff6:	6123      	str	r3, [r4, #16]
 8004ff8:	f10a 3aff 	add.w	sl, sl, #4294967295
 8004ffc:	fa5f fa8a 	uxtb.w	sl, sl
 8005000:	f1ba 0f02 	cmp.w	sl, #2
 8005004:	d1ee      	bne.n	8004fe4 <_scanf_float+0x2d4>
 8005006:	3d03      	subs	r5, #3
 8005008:	b2ed      	uxtb	r5, r5
 800500a:	1b76      	subs	r6, r6, r5
 800500c:	6823      	ldr	r3, [r4, #0]
 800500e:	05da      	lsls	r2, r3, #23
 8005010:	d530      	bpl.n	8005074 <_scanf_float+0x364>
 8005012:	055b      	lsls	r3, r3, #21
 8005014:	d511      	bpl.n	800503a <_scanf_float+0x32a>
 8005016:	9b01      	ldr	r3, [sp, #4]
 8005018:	429e      	cmp	r6, r3
 800501a:	f67f aebc 	bls.w	8004d96 <_scanf_float+0x86>
 800501e:	f8d4 317c 	ldr.w	r3, [r4, #380]	@ 0x17c
 8005022:	f816 1d01 	ldrb.w	r1, [r6, #-1]!
 8005026:	463a      	mov	r2, r7
 8005028:	4640      	mov	r0, r8
 800502a:	4798      	blx	r3
 800502c:	6923      	ldr	r3, [r4, #16]
 800502e:	3b01      	subs	r3, #1
 8005030:	6123      	str	r3, [r4, #16]
 8005032:	e7f0      	b.n	8005016 <_scanf_float+0x306>
 8005034:	46aa      	mov	sl, r5
 8005036:	46b3      	mov	fp, r6
 8005038:	e7de      	b.n	8004ff8 <_scanf_float+0x2e8>
 800503a:	f816 1c01 	ldrb.w	r1, [r6, #-1]
 800503e:	6923      	ldr	r3, [r4, #16]
 8005040:	2965      	cmp	r1, #101	@ 0x65
 8005042:	f103 33ff 	add.w	r3, r3, #4294967295
 8005046:	f106 35ff 	add.w	r5, r6, #4294967295
 800504a:	6123      	str	r3, [r4, #16]
 800504c:	d00c      	beq.n	8005068 <_scanf_float+0x358>
 800504e:	2945      	cmp	r1, #69	@ 0x45
 8005050:	d00a      	beq.n	8005068 <_scanf_float+0x358>
 8005052:	f8d4 317c 	ldr.w	r3, [r4, #380]	@ 0x17c
 8005056:	463a      	mov	r2, r7
 8005058:	4640      	mov	r0, r8
 800505a:	4798      	blx	r3
 800505c:	6923      	ldr	r3, [r4, #16]
 800505e:	f816 1c02 	ldrb.w	r1, [r6, #-2]
 8005062:	3b01      	subs	r3, #1
 8005064:	1eb5      	subs	r5, r6, #2
 8005066:	6123      	str	r3, [r4, #16]
 8005068:	f8d4 317c 	ldr.w	r3, [r4, #380]	@ 0x17c
 800506c:	463a      	mov	r2, r7
 800506e:	4640      	mov	r0, r8
 8005070:	4798      	blx	r3
 8005072:	462e      	mov	r6, r5
 8005074:	6822      	ldr	r2, [r4, #0]
 8005076:	f012 0210 	ands.w	r2, r2, #16
 800507a:	d001      	beq.n	8005080 <_scanf_float+0x370>
 800507c:	2000      	movs	r0, #0
 800507e:	e68b      	b.n	8004d98 <_scanf_float+0x88>
 8005080:	7032      	strb	r2, [r6, #0]
 8005082:	6823      	ldr	r3, [r4, #0]
 8005084:	f403 63c0 	and.w	r3, r3, #1536	@ 0x600
 8005088:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 800508c:	d11c      	bne.n	80050c8 <_scanf_float+0x3b8>
 800508e:	9b02      	ldr	r3, [sp, #8]
 8005090:	454b      	cmp	r3, r9
 8005092:	eba3 0209 	sub.w	r2, r3, r9
 8005096:	d123      	bne.n	80050e0 <_scanf_float+0x3d0>
 8005098:	9901      	ldr	r1, [sp, #4]
 800509a:	2200      	movs	r2, #0
 800509c:	4640      	mov	r0, r8
 800509e:	f002 fc33 	bl	8007908 <_strtod_r>
 80050a2:	9b03      	ldr	r3, [sp, #12]
 80050a4:	6821      	ldr	r1, [r4, #0]
 80050a6:	681b      	ldr	r3, [r3, #0]
 80050a8:	f011 0f02 	tst.w	r1, #2
 80050ac:	ec57 6b10 	vmov	r6, r7, d0
 80050b0:	f103 0204 	add.w	r2, r3, #4
 80050b4:	d01f      	beq.n	80050f6 <_scanf_float+0x3e6>
 80050b6:	9903      	ldr	r1, [sp, #12]
 80050b8:	600a      	str	r2, [r1, #0]
 80050ba:	681b      	ldr	r3, [r3, #0]
 80050bc:	e9c3 6700 	strd	r6, r7, [r3]
 80050c0:	68e3      	ldr	r3, [r4, #12]
 80050c2:	3301      	adds	r3, #1
 80050c4:	60e3      	str	r3, [r4, #12]
 80050c6:	e7d9      	b.n	800507c <_scanf_float+0x36c>
 80050c8:	9b04      	ldr	r3, [sp, #16]
 80050ca:	2b00      	cmp	r3, #0
 80050cc:	d0e4      	beq.n	8005098 <_scanf_float+0x388>
 80050ce:	9905      	ldr	r1, [sp, #20]
 80050d0:	230a      	movs	r3, #10
 80050d2:	3101      	adds	r1, #1
 80050d4:	4640      	mov	r0, r8
 80050d6:	f002 fc97 	bl	8007a08 <_strtol_r>
 80050da:	9b04      	ldr	r3, [sp, #16]
 80050dc:	9e05      	ldr	r6, [sp, #20]
 80050de:	1ac2      	subs	r2, r0, r3
 80050e0:	f204 136f 	addw	r3, r4, #367	@ 0x16f
 80050e4:	429e      	cmp	r6, r3
 80050e6:	bf28      	it	cs
 80050e8:	f504 76b7 	addcs.w	r6, r4, #366	@ 0x16e
 80050ec:	4910      	ldr	r1, [pc, #64]	@ (8005130 <_scanf_float+0x420>)
 80050ee:	4630      	mov	r0, r6
 80050f0:	f000 f8f6 	bl	80052e0 <siprintf>
 80050f4:	e7d0      	b.n	8005098 <_scanf_float+0x388>
 80050f6:	f011 0f04 	tst.w	r1, #4
 80050fa:	9903      	ldr	r1, [sp, #12]
 80050fc:	600a      	str	r2, [r1, #0]
 80050fe:	d1dc      	bne.n	80050ba <_scanf_float+0x3aa>
 8005100:	681d      	ldr	r5, [r3, #0]
 8005102:	4632      	mov	r2, r6
 8005104:	463b      	mov	r3, r7
 8005106:	4630      	mov	r0, r6
 8005108:	4639      	mov	r1, r7
 800510a:	f7fb fd0f 	bl	8000b2c <__aeabi_dcmpun>
 800510e:	b128      	cbz	r0, 800511c <_scanf_float+0x40c>
 8005110:	4808      	ldr	r0, [pc, #32]	@ (8005134 <_scanf_float+0x424>)
 8005112:	f000 f9f1 	bl	80054f8 <nanf>
 8005116:	ed85 0a00 	vstr	s0, [r5]
 800511a:	e7d1      	b.n	80050c0 <_scanf_float+0x3b0>
 800511c:	4630      	mov	r0, r6
 800511e:	4639      	mov	r1, r7
 8005120:	f7fb fd62 	bl	8000be8 <__aeabi_d2f>
 8005124:	6028      	str	r0, [r5, #0]
 8005126:	e7cb      	b.n	80050c0 <_scanf_float+0x3b0>
 8005128:	f04f 0900 	mov.w	r9, #0
 800512c:	e629      	b.n	8004d82 <_scanf_float+0x72>
 800512e:	bf00      	nop
 8005130:	08009b38 	.word	0x08009b38
 8005134:	08009ecd 	.word	0x08009ecd

08005138 <std>:
 8005138:	2300      	movs	r3, #0
 800513a:	b510      	push	{r4, lr}
 800513c:	4604      	mov	r4, r0
 800513e:	e9c0 3300 	strd	r3, r3, [r0]
 8005142:	e9c0 3304 	strd	r3, r3, [r0, #16]
 8005146:	6083      	str	r3, [r0, #8]
 8005148:	8181      	strh	r1, [r0, #12]
 800514a:	6643      	str	r3, [r0, #100]	@ 0x64
 800514c:	81c2      	strh	r2, [r0, #14]
 800514e:	6183      	str	r3, [r0, #24]
 8005150:	4619      	mov	r1, r3
 8005152:	2208      	movs	r2, #8
 8005154:	305c      	adds	r0, #92	@ 0x5c
 8005156:	f000 f940 	bl	80053da <memset>
 800515a:	4b0d      	ldr	r3, [pc, #52]	@ (8005190 <std+0x58>)
 800515c:	6263      	str	r3, [r4, #36]	@ 0x24
 800515e:	4b0d      	ldr	r3, [pc, #52]	@ (8005194 <std+0x5c>)
 8005160:	62a3      	str	r3, [r4, #40]	@ 0x28
 8005162:	4b0d      	ldr	r3, [pc, #52]	@ (8005198 <std+0x60>)
 8005164:	62e3      	str	r3, [r4, #44]	@ 0x2c
 8005166:	4b0d      	ldr	r3, [pc, #52]	@ (800519c <std+0x64>)
 8005168:	6323      	str	r3, [r4, #48]	@ 0x30
 800516a:	4b0d      	ldr	r3, [pc, #52]	@ (80051a0 <std+0x68>)
 800516c:	6224      	str	r4, [r4, #32]
 800516e:	429c      	cmp	r4, r3
 8005170:	d006      	beq.n	8005180 <std+0x48>
 8005172:	f103 0268 	add.w	r2, r3, #104	@ 0x68
 8005176:	4294      	cmp	r4, r2
 8005178:	d002      	beq.n	8005180 <std+0x48>
 800517a:	33d0      	adds	r3, #208	@ 0xd0
 800517c:	429c      	cmp	r4, r3
 800517e:	d105      	bne.n	800518c <std+0x54>
 8005180:	f104 0058 	add.w	r0, r4, #88	@ 0x58
 8005184:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8005188:	f000 b9a4 	b.w	80054d4 <__retarget_lock_init_recursive>
 800518c:	bd10      	pop	{r4, pc}
 800518e:	bf00      	nop
 8005190:	08005321 	.word	0x08005321
 8005194:	08005343 	.word	0x08005343
 8005198:	0800537b 	.word	0x0800537b
 800519c:	0800539f 	.word	0x0800539f
 80051a0:	200006d4 	.word	0x200006d4

080051a4 <stdio_exit_handler>:
 80051a4:	4a02      	ldr	r2, [pc, #8]	@ (80051b0 <stdio_exit_handler+0xc>)
 80051a6:	4903      	ldr	r1, [pc, #12]	@ (80051b4 <stdio_exit_handler+0x10>)
 80051a8:	4803      	ldr	r0, [pc, #12]	@ (80051b8 <stdio_exit_handler+0x14>)
 80051aa:	f000 b869 	b.w	8005280 <_fwalk_sglue>
 80051ae:	bf00      	nop
 80051b0:	2000000c 	.word	0x2000000c
 80051b4:	08008049 	.word	0x08008049
 80051b8:	2000001c 	.word	0x2000001c

080051bc <cleanup_stdio>:
 80051bc:	6841      	ldr	r1, [r0, #4]
 80051be:	4b0c      	ldr	r3, [pc, #48]	@ (80051f0 <cleanup_stdio+0x34>)
 80051c0:	4299      	cmp	r1, r3
 80051c2:	b510      	push	{r4, lr}
 80051c4:	4604      	mov	r4, r0
 80051c6:	d001      	beq.n	80051cc <cleanup_stdio+0x10>
 80051c8:	f002 ff3e 	bl	8008048 <_fflush_r>
 80051cc:	68a1      	ldr	r1, [r4, #8]
 80051ce:	4b09      	ldr	r3, [pc, #36]	@ (80051f4 <cleanup_stdio+0x38>)
 80051d0:	4299      	cmp	r1, r3
 80051d2:	d002      	beq.n	80051da <cleanup_stdio+0x1e>
 80051d4:	4620      	mov	r0, r4
 80051d6:	f002 ff37 	bl	8008048 <_fflush_r>
 80051da:	68e1      	ldr	r1, [r4, #12]
 80051dc:	4b06      	ldr	r3, [pc, #24]	@ (80051f8 <cleanup_stdio+0x3c>)
 80051de:	4299      	cmp	r1, r3
 80051e0:	d004      	beq.n	80051ec <cleanup_stdio+0x30>
 80051e2:	4620      	mov	r0, r4
 80051e4:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 80051e8:	f002 bf2e 	b.w	8008048 <_fflush_r>
 80051ec:	bd10      	pop	{r4, pc}
 80051ee:	bf00      	nop
 80051f0:	200006d4 	.word	0x200006d4
 80051f4:	2000073c 	.word	0x2000073c
 80051f8:	200007a4 	.word	0x200007a4

080051fc <global_stdio_init.part.0>:
 80051fc:	b510      	push	{r4, lr}
 80051fe:	4b0b      	ldr	r3, [pc, #44]	@ (800522c <global_stdio_init.part.0+0x30>)
 8005200:	4c0b      	ldr	r4, [pc, #44]	@ (8005230 <global_stdio_init.part.0+0x34>)
 8005202:	4a0c      	ldr	r2, [pc, #48]	@ (8005234 <global_stdio_init.part.0+0x38>)
 8005204:	601a      	str	r2, [r3, #0]
 8005206:	4620      	mov	r0, r4
 8005208:	2200      	movs	r2, #0
 800520a:	2104      	movs	r1, #4
 800520c:	f7ff ff94 	bl	8005138 <std>
 8005210:	f104 0068 	add.w	r0, r4, #104	@ 0x68
 8005214:	2201      	movs	r2, #1
 8005216:	2109      	movs	r1, #9
 8005218:	f7ff ff8e 	bl	8005138 <std>
 800521c:	f104 00d0 	add.w	r0, r4, #208	@ 0xd0
 8005220:	2202      	movs	r2, #2
 8005222:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8005226:	2112      	movs	r1, #18
 8005228:	f7ff bf86 	b.w	8005138 <std>
 800522c:	2000080c 	.word	0x2000080c
 8005230:	200006d4 	.word	0x200006d4
 8005234:	080051a5 	.word	0x080051a5

08005238 <__sfp_lock_acquire>:
 8005238:	4801      	ldr	r0, [pc, #4]	@ (8005240 <__sfp_lock_acquire+0x8>)
 800523a:	f000 b94c 	b.w	80054d6 <__retarget_lock_acquire_recursive>
 800523e:	bf00      	nop
 8005240:	20000815 	.word	0x20000815

08005244 <__sfp_lock_release>:
 8005244:	4801      	ldr	r0, [pc, #4]	@ (800524c <__sfp_lock_release+0x8>)
 8005246:	f000 b947 	b.w	80054d8 <__retarget_lock_release_recursive>
 800524a:	bf00      	nop
 800524c:	20000815 	.word	0x20000815

08005250 <__sinit>:
 8005250:	b510      	push	{r4, lr}
 8005252:	4604      	mov	r4, r0
 8005254:	f7ff fff0 	bl	8005238 <__sfp_lock_acquire>
 8005258:	6a23      	ldr	r3, [r4, #32]
 800525a:	b11b      	cbz	r3, 8005264 <__sinit+0x14>
 800525c:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8005260:	f7ff bff0 	b.w	8005244 <__sfp_lock_release>
 8005264:	4b04      	ldr	r3, [pc, #16]	@ (8005278 <__sinit+0x28>)
 8005266:	6223      	str	r3, [r4, #32]
 8005268:	4b04      	ldr	r3, [pc, #16]	@ (800527c <__sinit+0x2c>)
 800526a:	681b      	ldr	r3, [r3, #0]
 800526c:	2b00      	cmp	r3, #0
 800526e:	d1f5      	bne.n	800525c <__sinit+0xc>
 8005270:	f7ff ffc4 	bl	80051fc <global_stdio_init.part.0>
 8005274:	e7f2      	b.n	800525c <__sinit+0xc>
 8005276:	bf00      	nop
 8005278:	080051bd 	.word	0x080051bd
 800527c:	2000080c 	.word	0x2000080c

08005280 <_fwalk_sglue>:
 8005280:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8005284:	4607      	mov	r7, r0
 8005286:	4688      	mov	r8, r1
 8005288:	4614      	mov	r4, r2
 800528a:	2600      	movs	r6, #0
 800528c:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 8005290:	f1b9 0901 	subs.w	r9, r9, #1
 8005294:	d505      	bpl.n	80052a2 <_fwalk_sglue+0x22>
 8005296:	6824      	ldr	r4, [r4, #0]
 8005298:	2c00      	cmp	r4, #0
 800529a:	d1f7      	bne.n	800528c <_fwalk_sglue+0xc>
 800529c:	4630      	mov	r0, r6
 800529e:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 80052a2:	89ab      	ldrh	r3, [r5, #12]
 80052a4:	2b01      	cmp	r3, #1
 80052a6:	d907      	bls.n	80052b8 <_fwalk_sglue+0x38>
 80052a8:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 80052ac:	3301      	adds	r3, #1
 80052ae:	d003      	beq.n	80052b8 <_fwalk_sglue+0x38>
 80052b0:	4629      	mov	r1, r5
 80052b2:	4638      	mov	r0, r7
 80052b4:	47c0      	blx	r8
 80052b6:	4306      	orrs	r6, r0
 80052b8:	3568      	adds	r5, #104	@ 0x68
 80052ba:	e7e9      	b.n	8005290 <_fwalk_sglue+0x10>

080052bc <iprintf>:
 80052bc:	b40f      	push	{r0, r1, r2, r3}
 80052be:	b507      	push	{r0, r1, r2, lr}
 80052c0:	4906      	ldr	r1, [pc, #24]	@ (80052dc <iprintf+0x20>)
 80052c2:	ab04      	add	r3, sp, #16
 80052c4:	6808      	ldr	r0, [r1, #0]
 80052c6:	f853 2b04 	ldr.w	r2, [r3], #4
 80052ca:	6881      	ldr	r1, [r0, #8]
 80052cc:	9301      	str	r3, [sp, #4]
 80052ce:	f002 fd1f 	bl	8007d10 <_vfiprintf_r>
 80052d2:	b003      	add	sp, #12
 80052d4:	f85d eb04 	ldr.w	lr, [sp], #4
 80052d8:	b004      	add	sp, #16
 80052da:	4770      	bx	lr
 80052dc:	20000018 	.word	0x20000018

080052e0 <siprintf>:
 80052e0:	b40e      	push	{r1, r2, r3}
 80052e2:	b500      	push	{lr}
 80052e4:	b09c      	sub	sp, #112	@ 0x70
 80052e6:	ab1d      	add	r3, sp, #116	@ 0x74
 80052e8:	9002      	str	r0, [sp, #8]
 80052ea:	9006      	str	r0, [sp, #24]
 80052ec:	f06f 4100 	mvn.w	r1, #2147483648	@ 0x80000000
 80052f0:	4809      	ldr	r0, [pc, #36]	@ (8005318 <siprintf+0x38>)
 80052f2:	9107      	str	r1, [sp, #28]
 80052f4:	9104      	str	r1, [sp, #16]
 80052f6:	4909      	ldr	r1, [pc, #36]	@ (800531c <siprintf+0x3c>)
 80052f8:	f853 2b04 	ldr.w	r2, [r3], #4
 80052fc:	9105      	str	r1, [sp, #20]
 80052fe:	6800      	ldr	r0, [r0, #0]
 8005300:	9301      	str	r3, [sp, #4]
 8005302:	a902      	add	r1, sp, #8
 8005304:	f002 fbde 	bl	8007ac4 <_svfiprintf_r>
 8005308:	9b02      	ldr	r3, [sp, #8]
 800530a:	2200      	movs	r2, #0
 800530c:	701a      	strb	r2, [r3, #0]
 800530e:	b01c      	add	sp, #112	@ 0x70
 8005310:	f85d eb04 	ldr.w	lr, [sp], #4
 8005314:	b003      	add	sp, #12
 8005316:	4770      	bx	lr
 8005318:	20000018 	.word	0x20000018
 800531c:	ffff0208 	.word	0xffff0208

08005320 <__sread>:
 8005320:	b510      	push	{r4, lr}
 8005322:	460c      	mov	r4, r1
 8005324:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8005328:	f000 f886 	bl	8005438 <_read_r>
 800532c:	2800      	cmp	r0, #0
 800532e:	bfab      	itete	ge
 8005330:	6d63      	ldrge	r3, [r4, #84]	@ 0x54
 8005332:	89a3      	ldrhlt	r3, [r4, #12]
 8005334:	181b      	addge	r3, r3, r0
 8005336:	f423 5380 	biclt.w	r3, r3, #4096	@ 0x1000
 800533a:	bfac      	ite	ge
 800533c:	6563      	strge	r3, [r4, #84]	@ 0x54
 800533e:	81a3      	strhlt	r3, [r4, #12]
 8005340:	bd10      	pop	{r4, pc}

08005342 <__swrite>:
 8005342:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8005346:	461f      	mov	r7, r3
 8005348:	898b      	ldrh	r3, [r1, #12]
 800534a:	05db      	lsls	r3, r3, #23
 800534c:	4605      	mov	r5, r0
 800534e:	460c      	mov	r4, r1
 8005350:	4616      	mov	r6, r2
 8005352:	d505      	bpl.n	8005360 <__swrite+0x1e>
 8005354:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8005358:	2302      	movs	r3, #2
 800535a:	2200      	movs	r2, #0
 800535c:	f000 f85a 	bl	8005414 <_lseek_r>
 8005360:	89a3      	ldrh	r3, [r4, #12]
 8005362:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8005366:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 800536a:	81a3      	strh	r3, [r4, #12]
 800536c:	4632      	mov	r2, r6
 800536e:	463b      	mov	r3, r7
 8005370:	4628      	mov	r0, r5
 8005372:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8005376:	f000 b871 	b.w	800545c <_write_r>

0800537a <__sseek>:
 800537a:	b510      	push	{r4, lr}
 800537c:	460c      	mov	r4, r1
 800537e:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8005382:	f000 f847 	bl	8005414 <_lseek_r>
 8005386:	1c43      	adds	r3, r0, #1
 8005388:	89a3      	ldrh	r3, [r4, #12]
 800538a:	bf15      	itete	ne
 800538c:	6560      	strne	r0, [r4, #84]	@ 0x54
 800538e:	f423 5380 	biceq.w	r3, r3, #4096	@ 0x1000
 8005392:	f443 5380 	orrne.w	r3, r3, #4096	@ 0x1000
 8005396:	81a3      	strheq	r3, [r4, #12]
 8005398:	bf18      	it	ne
 800539a:	81a3      	strhne	r3, [r4, #12]
 800539c:	bd10      	pop	{r4, pc}

0800539e <__sclose>:
 800539e:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80053a2:	f000 b827 	b.w	80053f4 <_close_r>

080053a6 <memmove>:
 80053a6:	4288      	cmp	r0, r1
 80053a8:	b510      	push	{r4, lr}
 80053aa:	eb01 0402 	add.w	r4, r1, r2
 80053ae:	d902      	bls.n	80053b6 <memmove+0x10>
 80053b0:	4284      	cmp	r4, r0
 80053b2:	4623      	mov	r3, r4
 80053b4:	d807      	bhi.n	80053c6 <memmove+0x20>
 80053b6:	1e43      	subs	r3, r0, #1
 80053b8:	42a1      	cmp	r1, r4
 80053ba:	d008      	beq.n	80053ce <memmove+0x28>
 80053bc:	f811 2b01 	ldrb.w	r2, [r1], #1
 80053c0:	f803 2f01 	strb.w	r2, [r3, #1]!
 80053c4:	e7f8      	b.n	80053b8 <memmove+0x12>
 80053c6:	4402      	add	r2, r0
 80053c8:	4601      	mov	r1, r0
 80053ca:	428a      	cmp	r2, r1
 80053cc:	d100      	bne.n	80053d0 <memmove+0x2a>
 80053ce:	bd10      	pop	{r4, pc}
 80053d0:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 80053d4:	f802 4d01 	strb.w	r4, [r2, #-1]!
 80053d8:	e7f7      	b.n	80053ca <memmove+0x24>

080053da <memset>:
 80053da:	4402      	add	r2, r0
 80053dc:	4603      	mov	r3, r0
 80053de:	4293      	cmp	r3, r2
 80053e0:	d100      	bne.n	80053e4 <memset+0xa>
 80053e2:	4770      	bx	lr
 80053e4:	f803 1b01 	strb.w	r1, [r3], #1
 80053e8:	e7f9      	b.n	80053de <memset+0x4>
	...

080053ec <_localeconv_r>:
 80053ec:	4800      	ldr	r0, [pc, #0]	@ (80053f0 <_localeconv_r+0x4>)
 80053ee:	4770      	bx	lr
 80053f0:	20000158 	.word	0x20000158

080053f4 <_close_r>:
 80053f4:	b538      	push	{r3, r4, r5, lr}
 80053f6:	4d06      	ldr	r5, [pc, #24]	@ (8005410 <_close_r+0x1c>)
 80053f8:	2300      	movs	r3, #0
 80053fa:	4604      	mov	r4, r0
 80053fc:	4608      	mov	r0, r1
 80053fe:	602b      	str	r3, [r5, #0]
 8005400:	f7fc fc19 	bl	8001c36 <_close>
 8005404:	1c43      	adds	r3, r0, #1
 8005406:	d102      	bne.n	800540e <_close_r+0x1a>
 8005408:	682b      	ldr	r3, [r5, #0]
 800540a:	b103      	cbz	r3, 800540e <_close_r+0x1a>
 800540c:	6023      	str	r3, [r4, #0]
 800540e:	bd38      	pop	{r3, r4, r5, pc}
 8005410:	20000810 	.word	0x20000810

08005414 <_lseek_r>:
 8005414:	b538      	push	{r3, r4, r5, lr}
 8005416:	4d07      	ldr	r5, [pc, #28]	@ (8005434 <_lseek_r+0x20>)
 8005418:	4604      	mov	r4, r0
 800541a:	4608      	mov	r0, r1
 800541c:	4611      	mov	r1, r2
 800541e:	2200      	movs	r2, #0
 8005420:	602a      	str	r2, [r5, #0]
 8005422:	461a      	mov	r2, r3
 8005424:	f7fc fc2e 	bl	8001c84 <_lseek>
 8005428:	1c43      	adds	r3, r0, #1
 800542a:	d102      	bne.n	8005432 <_lseek_r+0x1e>
 800542c:	682b      	ldr	r3, [r5, #0]
 800542e:	b103      	cbz	r3, 8005432 <_lseek_r+0x1e>
 8005430:	6023      	str	r3, [r4, #0]
 8005432:	bd38      	pop	{r3, r4, r5, pc}
 8005434:	20000810 	.word	0x20000810

08005438 <_read_r>:
 8005438:	b538      	push	{r3, r4, r5, lr}
 800543a:	4d07      	ldr	r5, [pc, #28]	@ (8005458 <_read_r+0x20>)
 800543c:	4604      	mov	r4, r0
 800543e:	4608      	mov	r0, r1
 8005440:	4611      	mov	r1, r2
 8005442:	2200      	movs	r2, #0
 8005444:	602a      	str	r2, [r5, #0]
 8005446:	461a      	mov	r2, r3
 8005448:	f7fc fbbc 	bl	8001bc4 <_read>
 800544c:	1c43      	adds	r3, r0, #1
 800544e:	d102      	bne.n	8005456 <_read_r+0x1e>
 8005450:	682b      	ldr	r3, [r5, #0]
 8005452:	b103      	cbz	r3, 8005456 <_read_r+0x1e>
 8005454:	6023      	str	r3, [r4, #0]
 8005456:	bd38      	pop	{r3, r4, r5, pc}
 8005458:	20000810 	.word	0x20000810

0800545c <_write_r>:
 800545c:	b538      	push	{r3, r4, r5, lr}
 800545e:	4d07      	ldr	r5, [pc, #28]	@ (800547c <_write_r+0x20>)
 8005460:	4604      	mov	r4, r0
 8005462:	4608      	mov	r0, r1
 8005464:	4611      	mov	r1, r2
 8005466:	2200      	movs	r2, #0
 8005468:	602a      	str	r2, [r5, #0]
 800546a:	461a      	mov	r2, r3
 800546c:	f7fc fbc7 	bl	8001bfe <_write>
 8005470:	1c43      	adds	r3, r0, #1
 8005472:	d102      	bne.n	800547a <_write_r+0x1e>
 8005474:	682b      	ldr	r3, [r5, #0]
 8005476:	b103      	cbz	r3, 800547a <_write_r+0x1e>
 8005478:	6023      	str	r3, [r4, #0]
 800547a:	bd38      	pop	{r3, r4, r5, pc}
 800547c:	20000810 	.word	0x20000810

08005480 <__errno>:
 8005480:	4b01      	ldr	r3, [pc, #4]	@ (8005488 <__errno+0x8>)
 8005482:	6818      	ldr	r0, [r3, #0]
 8005484:	4770      	bx	lr
 8005486:	bf00      	nop
 8005488:	20000018 	.word	0x20000018

0800548c <__libc_init_array>:
 800548c:	b570      	push	{r4, r5, r6, lr}
 800548e:	4d0d      	ldr	r5, [pc, #52]	@ (80054c4 <__libc_init_array+0x38>)
 8005490:	4c0d      	ldr	r4, [pc, #52]	@ (80054c8 <__libc_init_array+0x3c>)
 8005492:	1b64      	subs	r4, r4, r5
 8005494:	10a4      	asrs	r4, r4, #2
 8005496:	2600      	movs	r6, #0
 8005498:	42a6      	cmp	r6, r4
 800549a:	d109      	bne.n	80054b0 <__libc_init_array+0x24>
 800549c:	4d0b      	ldr	r5, [pc, #44]	@ (80054cc <__libc_init_array+0x40>)
 800549e:	4c0c      	ldr	r4, [pc, #48]	@ (80054d0 <__libc_init_array+0x44>)
 80054a0:	f004 fabc 	bl	8009a1c <_init>
 80054a4:	1b64      	subs	r4, r4, r5
 80054a6:	10a4      	asrs	r4, r4, #2
 80054a8:	2600      	movs	r6, #0
 80054aa:	42a6      	cmp	r6, r4
 80054ac:	d105      	bne.n	80054ba <__libc_init_array+0x2e>
 80054ae:	bd70      	pop	{r4, r5, r6, pc}
 80054b0:	f855 3b04 	ldr.w	r3, [r5], #4
 80054b4:	4798      	blx	r3
 80054b6:	3601      	adds	r6, #1
 80054b8:	e7ee      	b.n	8005498 <__libc_init_array+0xc>
 80054ba:	f855 3b04 	ldr.w	r3, [r5], #4
 80054be:	4798      	blx	r3
 80054c0:	3601      	adds	r6, #1
 80054c2:	e7f2      	b.n	80054aa <__libc_init_array+0x1e>
 80054c4:	08009f68 	.word	0x08009f68
 80054c8:	08009f68 	.word	0x08009f68
 80054cc:	08009f68 	.word	0x08009f68
 80054d0:	08009f6c 	.word	0x08009f6c

080054d4 <__retarget_lock_init_recursive>:
 80054d4:	4770      	bx	lr

080054d6 <__retarget_lock_acquire_recursive>:
 80054d6:	4770      	bx	lr

080054d8 <__retarget_lock_release_recursive>:
 80054d8:	4770      	bx	lr

080054da <memcpy>:
 80054da:	440a      	add	r2, r1
 80054dc:	4291      	cmp	r1, r2
 80054de:	f100 33ff 	add.w	r3, r0, #4294967295
 80054e2:	d100      	bne.n	80054e6 <memcpy+0xc>
 80054e4:	4770      	bx	lr
 80054e6:	b510      	push	{r4, lr}
 80054e8:	f811 4b01 	ldrb.w	r4, [r1], #1
 80054ec:	f803 4f01 	strb.w	r4, [r3, #1]!
 80054f0:	4291      	cmp	r1, r2
 80054f2:	d1f9      	bne.n	80054e8 <memcpy+0xe>
 80054f4:	bd10      	pop	{r4, pc}
	...

080054f8 <nanf>:
 80054f8:	ed9f 0a01 	vldr	s0, [pc, #4]	@ 8005500 <nanf+0x8>
 80054fc:	4770      	bx	lr
 80054fe:	bf00      	nop
 8005500:	7fc00000 	.word	0x7fc00000

08005504 <quorem>:
 8005504:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8005508:	6903      	ldr	r3, [r0, #16]
 800550a:	690c      	ldr	r4, [r1, #16]
 800550c:	42a3      	cmp	r3, r4
 800550e:	4607      	mov	r7, r0
 8005510:	db7e      	blt.n	8005610 <quorem+0x10c>
 8005512:	3c01      	subs	r4, #1
 8005514:	f101 0814 	add.w	r8, r1, #20
 8005518:	00a3      	lsls	r3, r4, #2
 800551a:	f100 0514 	add.w	r5, r0, #20
 800551e:	9300      	str	r3, [sp, #0]
 8005520:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 8005524:	9301      	str	r3, [sp, #4]
 8005526:	f858 3024 	ldr.w	r3, [r8, r4, lsl #2]
 800552a:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 800552e:	3301      	adds	r3, #1
 8005530:	429a      	cmp	r2, r3
 8005532:	eb08 0984 	add.w	r9, r8, r4, lsl #2
 8005536:	fbb2 f6f3 	udiv	r6, r2, r3
 800553a:	d32e      	bcc.n	800559a <quorem+0x96>
 800553c:	f04f 0a00 	mov.w	sl, #0
 8005540:	46c4      	mov	ip, r8
 8005542:	46ae      	mov	lr, r5
 8005544:	46d3      	mov	fp, sl
 8005546:	f85c 3b04 	ldr.w	r3, [ip], #4
 800554a:	b298      	uxth	r0, r3
 800554c:	fb06 a000 	mla	r0, r6, r0, sl
 8005550:	0c02      	lsrs	r2, r0, #16
 8005552:	0c1b      	lsrs	r3, r3, #16
 8005554:	fb06 2303 	mla	r3, r6, r3, r2
 8005558:	f8de 2000 	ldr.w	r2, [lr]
 800555c:	b280      	uxth	r0, r0
 800555e:	b292      	uxth	r2, r2
 8005560:	1a12      	subs	r2, r2, r0
 8005562:	445a      	add	r2, fp
 8005564:	f8de 0000 	ldr.w	r0, [lr]
 8005568:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 800556c:	b29b      	uxth	r3, r3
 800556e:	ebc3 4322 	rsb	r3, r3, r2, asr #16
 8005572:	eb03 4310 	add.w	r3, r3, r0, lsr #16
 8005576:	b292      	uxth	r2, r2
 8005578:	ea42 4203 	orr.w	r2, r2, r3, lsl #16
 800557c:	45e1      	cmp	r9, ip
 800557e:	f84e 2b04 	str.w	r2, [lr], #4
 8005582:	ea4f 4b23 	mov.w	fp, r3, asr #16
 8005586:	d2de      	bcs.n	8005546 <quorem+0x42>
 8005588:	9b00      	ldr	r3, [sp, #0]
 800558a:	58eb      	ldr	r3, [r5, r3]
 800558c:	b92b      	cbnz	r3, 800559a <quorem+0x96>
 800558e:	9b01      	ldr	r3, [sp, #4]
 8005590:	3b04      	subs	r3, #4
 8005592:	429d      	cmp	r5, r3
 8005594:	461a      	mov	r2, r3
 8005596:	d32f      	bcc.n	80055f8 <quorem+0xf4>
 8005598:	613c      	str	r4, [r7, #16]
 800559a:	4638      	mov	r0, r7
 800559c:	f001 f9c4 	bl	8006928 <__mcmp>
 80055a0:	2800      	cmp	r0, #0
 80055a2:	db25      	blt.n	80055f0 <quorem+0xec>
 80055a4:	4629      	mov	r1, r5
 80055a6:	2000      	movs	r0, #0
 80055a8:	f858 2b04 	ldr.w	r2, [r8], #4
 80055ac:	f8d1 c000 	ldr.w	ip, [r1]
 80055b0:	fa1f fe82 	uxth.w	lr, r2
 80055b4:	fa1f f38c 	uxth.w	r3, ip
 80055b8:	eba3 030e 	sub.w	r3, r3, lr
 80055bc:	4403      	add	r3, r0
 80055be:	0c12      	lsrs	r2, r2, #16
 80055c0:	ebc2 4223 	rsb	r2, r2, r3, asr #16
 80055c4:	eb02 421c 	add.w	r2, r2, ip, lsr #16
 80055c8:	b29b      	uxth	r3, r3
 80055ca:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 80055ce:	45c1      	cmp	r9, r8
 80055d0:	f841 3b04 	str.w	r3, [r1], #4
 80055d4:	ea4f 4022 	mov.w	r0, r2, asr #16
 80055d8:	d2e6      	bcs.n	80055a8 <quorem+0xa4>
 80055da:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 80055de:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 80055e2:	b922      	cbnz	r2, 80055ee <quorem+0xea>
 80055e4:	3b04      	subs	r3, #4
 80055e6:	429d      	cmp	r5, r3
 80055e8:	461a      	mov	r2, r3
 80055ea:	d30b      	bcc.n	8005604 <quorem+0x100>
 80055ec:	613c      	str	r4, [r7, #16]
 80055ee:	3601      	adds	r6, #1
 80055f0:	4630      	mov	r0, r6
 80055f2:	b003      	add	sp, #12
 80055f4:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80055f8:	6812      	ldr	r2, [r2, #0]
 80055fa:	3b04      	subs	r3, #4
 80055fc:	2a00      	cmp	r2, #0
 80055fe:	d1cb      	bne.n	8005598 <quorem+0x94>
 8005600:	3c01      	subs	r4, #1
 8005602:	e7c6      	b.n	8005592 <quorem+0x8e>
 8005604:	6812      	ldr	r2, [r2, #0]
 8005606:	3b04      	subs	r3, #4
 8005608:	2a00      	cmp	r2, #0
 800560a:	d1ef      	bne.n	80055ec <quorem+0xe8>
 800560c:	3c01      	subs	r4, #1
 800560e:	e7ea      	b.n	80055e6 <quorem+0xe2>
 8005610:	2000      	movs	r0, #0
 8005612:	e7ee      	b.n	80055f2 <quorem+0xee>
 8005614:	0000      	movs	r0, r0
	...

08005618 <_dtoa_r>:
 8005618:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800561c:	69c7      	ldr	r7, [r0, #28]
 800561e:	b099      	sub	sp, #100	@ 0x64
 8005620:	ed8d 0b02 	vstr	d0, [sp, #8]
 8005624:	ec55 4b10 	vmov	r4, r5, d0
 8005628:	9e22      	ldr	r6, [sp, #136]	@ 0x88
 800562a:	9109      	str	r1, [sp, #36]	@ 0x24
 800562c:	4683      	mov	fp, r0
 800562e:	920e      	str	r2, [sp, #56]	@ 0x38
 8005630:	9313      	str	r3, [sp, #76]	@ 0x4c
 8005632:	b97f      	cbnz	r7, 8005654 <_dtoa_r+0x3c>
 8005634:	2010      	movs	r0, #16
 8005636:	f000 fdfd 	bl	8006234 <malloc>
 800563a:	4602      	mov	r2, r0
 800563c:	f8cb 001c 	str.w	r0, [fp, #28]
 8005640:	b920      	cbnz	r0, 800564c <_dtoa_r+0x34>
 8005642:	4ba7      	ldr	r3, [pc, #668]	@ (80058e0 <_dtoa_r+0x2c8>)
 8005644:	21ef      	movs	r1, #239	@ 0xef
 8005646:	48a7      	ldr	r0, [pc, #668]	@ (80058e4 <_dtoa_r+0x2cc>)
 8005648:	f002 fde6 	bl	8008218 <__assert_func>
 800564c:	e9c0 7701 	strd	r7, r7, [r0, #4]
 8005650:	6007      	str	r7, [r0, #0]
 8005652:	60c7      	str	r7, [r0, #12]
 8005654:	f8db 301c 	ldr.w	r3, [fp, #28]
 8005658:	6819      	ldr	r1, [r3, #0]
 800565a:	b159      	cbz	r1, 8005674 <_dtoa_r+0x5c>
 800565c:	685a      	ldr	r2, [r3, #4]
 800565e:	604a      	str	r2, [r1, #4]
 8005660:	2301      	movs	r3, #1
 8005662:	4093      	lsls	r3, r2
 8005664:	608b      	str	r3, [r1, #8]
 8005666:	4658      	mov	r0, fp
 8005668:	f000 feda 	bl	8006420 <_Bfree>
 800566c:	f8db 301c 	ldr.w	r3, [fp, #28]
 8005670:	2200      	movs	r2, #0
 8005672:	601a      	str	r2, [r3, #0]
 8005674:	1e2b      	subs	r3, r5, #0
 8005676:	bfb9      	ittee	lt
 8005678:	f023 4300 	biclt.w	r3, r3, #2147483648	@ 0x80000000
 800567c:	9303      	strlt	r3, [sp, #12]
 800567e:	2300      	movge	r3, #0
 8005680:	6033      	strge	r3, [r6, #0]
 8005682:	9f03      	ldr	r7, [sp, #12]
 8005684:	4b98      	ldr	r3, [pc, #608]	@ (80058e8 <_dtoa_r+0x2d0>)
 8005686:	bfbc      	itt	lt
 8005688:	2201      	movlt	r2, #1
 800568a:	6032      	strlt	r2, [r6, #0]
 800568c:	43bb      	bics	r3, r7
 800568e:	d112      	bne.n	80056b6 <_dtoa_r+0x9e>
 8005690:	9a13      	ldr	r2, [sp, #76]	@ 0x4c
 8005692:	f242 730f 	movw	r3, #9999	@ 0x270f
 8005696:	6013      	str	r3, [r2, #0]
 8005698:	f3c7 0313 	ubfx	r3, r7, #0, #20
 800569c:	4323      	orrs	r3, r4
 800569e:	f000 854d 	beq.w	800613c <_dtoa_r+0xb24>
 80056a2:	9b23      	ldr	r3, [sp, #140]	@ 0x8c
 80056a4:	f8df a254 	ldr.w	sl, [pc, #596]	@ 80058fc <_dtoa_r+0x2e4>
 80056a8:	2b00      	cmp	r3, #0
 80056aa:	f000 854f 	beq.w	800614c <_dtoa_r+0xb34>
 80056ae:	f10a 0303 	add.w	r3, sl, #3
 80056b2:	f000 bd49 	b.w	8006148 <_dtoa_r+0xb30>
 80056b6:	ed9d 7b02 	vldr	d7, [sp, #8]
 80056ba:	2200      	movs	r2, #0
 80056bc:	ec51 0b17 	vmov	r0, r1, d7
 80056c0:	2300      	movs	r3, #0
 80056c2:	ed8d 7b0c 	vstr	d7, [sp, #48]	@ 0x30
 80056c6:	f7fb f9ff 	bl	8000ac8 <__aeabi_dcmpeq>
 80056ca:	4680      	mov	r8, r0
 80056cc:	b158      	cbz	r0, 80056e6 <_dtoa_r+0xce>
 80056ce:	9a13      	ldr	r2, [sp, #76]	@ 0x4c
 80056d0:	2301      	movs	r3, #1
 80056d2:	6013      	str	r3, [r2, #0]
 80056d4:	9b23      	ldr	r3, [sp, #140]	@ 0x8c
 80056d6:	b113      	cbz	r3, 80056de <_dtoa_r+0xc6>
 80056d8:	9a23      	ldr	r2, [sp, #140]	@ 0x8c
 80056da:	4b84      	ldr	r3, [pc, #528]	@ (80058ec <_dtoa_r+0x2d4>)
 80056dc:	6013      	str	r3, [r2, #0]
 80056de:	f8df a220 	ldr.w	sl, [pc, #544]	@ 8005900 <_dtoa_r+0x2e8>
 80056e2:	f000 bd33 	b.w	800614c <_dtoa_r+0xb34>
 80056e6:	ed9d 0b0c 	vldr	d0, [sp, #48]	@ 0x30
 80056ea:	aa16      	add	r2, sp, #88	@ 0x58
 80056ec:	a917      	add	r1, sp, #92	@ 0x5c
 80056ee:	4658      	mov	r0, fp
 80056f0:	f001 fa3a 	bl	8006b68 <__d2b>
 80056f4:	f3c7 560a 	ubfx	r6, r7, #20, #11
 80056f8:	4681      	mov	r9, r0
 80056fa:	2e00      	cmp	r6, #0
 80056fc:	d077      	beq.n	80057ee <_dtoa_r+0x1d6>
 80056fe:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 8005700:	f8cd 8050 	str.w	r8, [sp, #80]	@ 0x50
 8005704:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8005708:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 800570c:	f043 537f 	orr.w	r3, r3, #1069547520	@ 0x3fc00000
 8005710:	f443 1340 	orr.w	r3, r3, #3145728	@ 0x300000
 8005714:	f2a6 36ff 	subw	r6, r6, #1023	@ 0x3ff
 8005718:	4619      	mov	r1, r3
 800571a:	2200      	movs	r2, #0
 800571c:	4b74      	ldr	r3, [pc, #464]	@ (80058f0 <_dtoa_r+0x2d8>)
 800571e:	f7fa fdb3 	bl	8000288 <__aeabi_dsub>
 8005722:	a369      	add	r3, pc, #420	@ (adr r3, 80058c8 <_dtoa_r+0x2b0>)
 8005724:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005728:	f7fa ff66 	bl	80005f8 <__aeabi_dmul>
 800572c:	a368      	add	r3, pc, #416	@ (adr r3, 80058d0 <_dtoa_r+0x2b8>)
 800572e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005732:	f7fa fdab 	bl	800028c <__adddf3>
 8005736:	4604      	mov	r4, r0
 8005738:	4630      	mov	r0, r6
 800573a:	460d      	mov	r5, r1
 800573c:	f7fa fef2 	bl	8000524 <__aeabi_i2d>
 8005740:	a365      	add	r3, pc, #404	@ (adr r3, 80058d8 <_dtoa_r+0x2c0>)
 8005742:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005746:	f7fa ff57 	bl	80005f8 <__aeabi_dmul>
 800574a:	4602      	mov	r2, r0
 800574c:	460b      	mov	r3, r1
 800574e:	4620      	mov	r0, r4
 8005750:	4629      	mov	r1, r5
 8005752:	f7fa fd9b 	bl	800028c <__adddf3>
 8005756:	4604      	mov	r4, r0
 8005758:	460d      	mov	r5, r1
 800575a:	f7fb f9fd 	bl	8000b58 <__aeabi_d2iz>
 800575e:	2200      	movs	r2, #0
 8005760:	4607      	mov	r7, r0
 8005762:	2300      	movs	r3, #0
 8005764:	4620      	mov	r0, r4
 8005766:	4629      	mov	r1, r5
 8005768:	f7fb f9b8 	bl	8000adc <__aeabi_dcmplt>
 800576c:	b140      	cbz	r0, 8005780 <_dtoa_r+0x168>
 800576e:	4638      	mov	r0, r7
 8005770:	f7fa fed8 	bl	8000524 <__aeabi_i2d>
 8005774:	4622      	mov	r2, r4
 8005776:	462b      	mov	r3, r5
 8005778:	f7fb f9a6 	bl	8000ac8 <__aeabi_dcmpeq>
 800577c:	b900      	cbnz	r0, 8005780 <_dtoa_r+0x168>
 800577e:	3f01      	subs	r7, #1
 8005780:	2f16      	cmp	r7, #22
 8005782:	d851      	bhi.n	8005828 <_dtoa_r+0x210>
 8005784:	4b5b      	ldr	r3, [pc, #364]	@ (80058f4 <_dtoa_r+0x2dc>)
 8005786:	eb03 03c7 	add.w	r3, r3, r7, lsl #3
 800578a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800578e:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 8005792:	f7fb f9a3 	bl	8000adc <__aeabi_dcmplt>
 8005796:	2800      	cmp	r0, #0
 8005798:	d048      	beq.n	800582c <_dtoa_r+0x214>
 800579a:	3f01      	subs	r7, #1
 800579c:	2300      	movs	r3, #0
 800579e:	9312      	str	r3, [sp, #72]	@ 0x48
 80057a0:	9b16      	ldr	r3, [sp, #88]	@ 0x58
 80057a2:	1b9b      	subs	r3, r3, r6
 80057a4:	1e5a      	subs	r2, r3, #1
 80057a6:	bf44      	itt	mi
 80057a8:	f1c3 0801 	rsbmi	r8, r3, #1
 80057ac:	2300      	movmi	r3, #0
 80057ae:	9208      	str	r2, [sp, #32]
 80057b0:	bf54      	ite	pl
 80057b2:	f04f 0800 	movpl.w	r8, #0
 80057b6:	9308      	strmi	r3, [sp, #32]
 80057b8:	2f00      	cmp	r7, #0
 80057ba:	db39      	blt.n	8005830 <_dtoa_r+0x218>
 80057bc:	9b08      	ldr	r3, [sp, #32]
 80057be:	970f      	str	r7, [sp, #60]	@ 0x3c
 80057c0:	443b      	add	r3, r7
 80057c2:	9308      	str	r3, [sp, #32]
 80057c4:	2300      	movs	r3, #0
 80057c6:	930a      	str	r3, [sp, #40]	@ 0x28
 80057c8:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 80057ca:	2b09      	cmp	r3, #9
 80057cc:	d864      	bhi.n	8005898 <_dtoa_r+0x280>
 80057ce:	2b05      	cmp	r3, #5
 80057d0:	bfc4      	itt	gt
 80057d2:	3b04      	subgt	r3, #4
 80057d4:	9309      	strgt	r3, [sp, #36]	@ 0x24
 80057d6:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 80057d8:	f1a3 0302 	sub.w	r3, r3, #2
 80057dc:	bfcc      	ite	gt
 80057de:	2400      	movgt	r4, #0
 80057e0:	2401      	movle	r4, #1
 80057e2:	2b03      	cmp	r3, #3
 80057e4:	d863      	bhi.n	80058ae <_dtoa_r+0x296>
 80057e6:	e8df f003 	tbb	[pc, r3]
 80057ea:	372a      	.short	0x372a
 80057ec:	5535      	.short	0x5535
 80057ee:	e9dd 6316 	ldrd	r6, r3, [sp, #88]	@ 0x58
 80057f2:	441e      	add	r6, r3
 80057f4:	f206 4332 	addw	r3, r6, #1074	@ 0x432
 80057f8:	2b20      	cmp	r3, #32
 80057fa:	bfc1      	itttt	gt
 80057fc:	f1c3 0340 	rsbgt	r3, r3, #64	@ 0x40
 8005800:	409f      	lslgt	r7, r3
 8005802:	f206 4312 	addwgt	r3, r6, #1042	@ 0x412
 8005806:	fa24 f303 	lsrgt.w	r3, r4, r3
 800580a:	bfd6      	itet	le
 800580c:	f1c3 0320 	rsble	r3, r3, #32
 8005810:	ea47 0003 	orrgt.w	r0, r7, r3
 8005814:	fa04 f003 	lslle.w	r0, r4, r3
 8005818:	f7fa fe74 	bl	8000504 <__aeabi_ui2d>
 800581c:	2201      	movs	r2, #1
 800581e:	f1a1 73f8 	sub.w	r3, r1, #32505856	@ 0x1f00000
 8005822:	3e01      	subs	r6, #1
 8005824:	9214      	str	r2, [sp, #80]	@ 0x50
 8005826:	e777      	b.n	8005718 <_dtoa_r+0x100>
 8005828:	2301      	movs	r3, #1
 800582a:	e7b8      	b.n	800579e <_dtoa_r+0x186>
 800582c:	9012      	str	r0, [sp, #72]	@ 0x48
 800582e:	e7b7      	b.n	80057a0 <_dtoa_r+0x188>
 8005830:	427b      	negs	r3, r7
 8005832:	930a      	str	r3, [sp, #40]	@ 0x28
 8005834:	2300      	movs	r3, #0
 8005836:	eba8 0807 	sub.w	r8, r8, r7
 800583a:	930f      	str	r3, [sp, #60]	@ 0x3c
 800583c:	e7c4      	b.n	80057c8 <_dtoa_r+0x1b0>
 800583e:	2300      	movs	r3, #0
 8005840:	930b      	str	r3, [sp, #44]	@ 0x2c
 8005842:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 8005844:	2b00      	cmp	r3, #0
 8005846:	dc35      	bgt.n	80058b4 <_dtoa_r+0x29c>
 8005848:	2301      	movs	r3, #1
 800584a:	9300      	str	r3, [sp, #0]
 800584c:	9307      	str	r3, [sp, #28]
 800584e:	461a      	mov	r2, r3
 8005850:	920e      	str	r2, [sp, #56]	@ 0x38
 8005852:	e00b      	b.n	800586c <_dtoa_r+0x254>
 8005854:	2301      	movs	r3, #1
 8005856:	e7f3      	b.n	8005840 <_dtoa_r+0x228>
 8005858:	2300      	movs	r3, #0
 800585a:	930b      	str	r3, [sp, #44]	@ 0x2c
 800585c:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 800585e:	18fb      	adds	r3, r7, r3
 8005860:	9300      	str	r3, [sp, #0]
 8005862:	3301      	adds	r3, #1
 8005864:	2b01      	cmp	r3, #1
 8005866:	9307      	str	r3, [sp, #28]
 8005868:	bfb8      	it	lt
 800586a:	2301      	movlt	r3, #1
 800586c:	f8db 001c 	ldr.w	r0, [fp, #28]
 8005870:	2100      	movs	r1, #0
 8005872:	2204      	movs	r2, #4
 8005874:	f102 0514 	add.w	r5, r2, #20
 8005878:	429d      	cmp	r5, r3
 800587a:	d91f      	bls.n	80058bc <_dtoa_r+0x2a4>
 800587c:	6041      	str	r1, [r0, #4]
 800587e:	4658      	mov	r0, fp
 8005880:	f000 fd8e 	bl	80063a0 <_Balloc>
 8005884:	4682      	mov	sl, r0
 8005886:	2800      	cmp	r0, #0
 8005888:	d13c      	bne.n	8005904 <_dtoa_r+0x2ec>
 800588a:	4b1b      	ldr	r3, [pc, #108]	@ (80058f8 <_dtoa_r+0x2e0>)
 800588c:	4602      	mov	r2, r0
 800588e:	f240 11af 	movw	r1, #431	@ 0x1af
 8005892:	e6d8      	b.n	8005646 <_dtoa_r+0x2e>
 8005894:	2301      	movs	r3, #1
 8005896:	e7e0      	b.n	800585a <_dtoa_r+0x242>
 8005898:	2401      	movs	r4, #1
 800589a:	2300      	movs	r3, #0
 800589c:	9309      	str	r3, [sp, #36]	@ 0x24
 800589e:	940b      	str	r4, [sp, #44]	@ 0x2c
 80058a0:	f04f 33ff 	mov.w	r3, #4294967295
 80058a4:	9300      	str	r3, [sp, #0]
 80058a6:	9307      	str	r3, [sp, #28]
 80058a8:	2200      	movs	r2, #0
 80058aa:	2312      	movs	r3, #18
 80058ac:	e7d0      	b.n	8005850 <_dtoa_r+0x238>
 80058ae:	2301      	movs	r3, #1
 80058b0:	930b      	str	r3, [sp, #44]	@ 0x2c
 80058b2:	e7f5      	b.n	80058a0 <_dtoa_r+0x288>
 80058b4:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 80058b6:	9300      	str	r3, [sp, #0]
 80058b8:	9307      	str	r3, [sp, #28]
 80058ba:	e7d7      	b.n	800586c <_dtoa_r+0x254>
 80058bc:	3101      	adds	r1, #1
 80058be:	0052      	lsls	r2, r2, #1
 80058c0:	e7d8      	b.n	8005874 <_dtoa_r+0x25c>
 80058c2:	bf00      	nop
 80058c4:	f3af 8000 	nop.w
 80058c8:	636f4361 	.word	0x636f4361
 80058cc:	3fd287a7 	.word	0x3fd287a7
 80058d0:	8b60c8b3 	.word	0x8b60c8b3
 80058d4:	3fc68a28 	.word	0x3fc68a28
 80058d8:	509f79fb 	.word	0x509f79fb
 80058dc:	3fd34413 	.word	0x3fd34413
 80058e0:	08009b4a 	.word	0x08009b4a
 80058e4:	08009b61 	.word	0x08009b61
 80058e8:	7ff00000 	.word	0x7ff00000
 80058ec:	08009b15 	.word	0x08009b15
 80058f0:	3ff80000 	.word	0x3ff80000
 80058f4:	08009c58 	.word	0x08009c58
 80058f8:	08009bb9 	.word	0x08009bb9
 80058fc:	08009b46 	.word	0x08009b46
 8005900:	08009b14 	.word	0x08009b14
 8005904:	f8db 301c 	ldr.w	r3, [fp, #28]
 8005908:	6018      	str	r0, [r3, #0]
 800590a:	9b07      	ldr	r3, [sp, #28]
 800590c:	2b0e      	cmp	r3, #14
 800590e:	f200 80a4 	bhi.w	8005a5a <_dtoa_r+0x442>
 8005912:	2c00      	cmp	r4, #0
 8005914:	f000 80a1 	beq.w	8005a5a <_dtoa_r+0x442>
 8005918:	2f00      	cmp	r7, #0
 800591a:	dd33      	ble.n	8005984 <_dtoa_r+0x36c>
 800591c:	4bad      	ldr	r3, [pc, #692]	@ (8005bd4 <_dtoa_r+0x5bc>)
 800591e:	f007 020f 	and.w	r2, r7, #15
 8005922:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 8005926:	ed93 7b00 	vldr	d7, [r3]
 800592a:	05f8      	lsls	r0, r7, #23
 800592c:	ed8d 7b04 	vstr	d7, [sp, #16]
 8005930:	ea4f 1427 	mov.w	r4, r7, asr #4
 8005934:	d516      	bpl.n	8005964 <_dtoa_r+0x34c>
 8005936:	4ba8      	ldr	r3, [pc, #672]	@ (8005bd8 <_dtoa_r+0x5c0>)
 8005938:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 800593c:	e9d3 2308 	ldrd	r2, r3, [r3, #32]
 8005940:	f7fa ff84 	bl	800084c <__aeabi_ddiv>
 8005944:	e9cd 0102 	strd	r0, r1, [sp, #8]
 8005948:	f004 040f 	and.w	r4, r4, #15
 800594c:	2603      	movs	r6, #3
 800594e:	4da2      	ldr	r5, [pc, #648]	@ (8005bd8 <_dtoa_r+0x5c0>)
 8005950:	b954      	cbnz	r4, 8005968 <_dtoa_r+0x350>
 8005952:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8005956:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 800595a:	f7fa ff77 	bl	800084c <__aeabi_ddiv>
 800595e:	e9cd 0102 	strd	r0, r1, [sp, #8]
 8005962:	e028      	b.n	80059b6 <_dtoa_r+0x39e>
 8005964:	2602      	movs	r6, #2
 8005966:	e7f2      	b.n	800594e <_dtoa_r+0x336>
 8005968:	07e1      	lsls	r1, r4, #31
 800596a:	d508      	bpl.n	800597e <_dtoa_r+0x366>
 800596c:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8005970:	e9d5 2300 	ldrd	r2, r3, [r5]
 8005974:	f7fa fe40 	bl	80005f8 <__aeabi_dmul>
 8005978:	e9cd 0104 	strd	r0, r1, [sp, #16]
 800597c:	3601      	adds	r6, #1
 800597e:	1064      	asrs	r4, r4, #1
 8005980:	3508      	adds	r5, #8
 8005982:	e7e5      	b.n	8005950 <_dtoa_r+0x338>
 8005984:	f000 80d2 	beq.w	8005b2c <_dtoa_r+0x514>
 8005988:	427c      	negs	r4, r7
 800598a:	4b92      	ldr	r3, [pc, #584]	@ (8005bd4 <_dtoa_r+0x5bc>)
 800598c:	4d92      	ldr	r5, [pc, #584]	@ (8005bd8 <_dtoa_r+0x5c0>)
 800598e:	f004 020f 	and.w	r2, r4, #15
 8005992:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 8005996:	e9d3 2300 	ldrd	r2, r3, [r3]
 800599a:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 800599e:	f7fa fe2b 	bl	80005f8 <__aeabi_dmul>
 80059a2:	e9cd 0102 	strd	r0, r1, [sp, #8]
 80059a6:	1124      	asrs	r4, r4, #4
 80059a8:	2300      	movs	r3, #0
 80059aa:	2602      	movs	r6, #2
 80059ac:	2c00      	cmp	r4, #0
 80059ae:	f040 80b2 	bne.w	8005b16 <_dtoa_r+0x4fe>
 80059b2:	2b00      	cmp	r3, #0
 80059b4:	d1d3      	bne.n	800595e <_dtoa_r+0x346>
 80059b6:	9b12      	ldr	r3, [sp, #72]	@ 0x48
 80059b8:	e9dd 4502 	ldrd	r4, r5, [sp, #8]
 80059bc:	2b00      	cmp	r3, #0
 80059be:	f000 80b7 	beq.w	8005b30 <_dtoa_r+0x518>
 80059c2:	4b86      	ldr	r3, [pc, #536]	@ (8005bdc <_dtoa_r+0x5c4>)
 80059c4:	2200      	movs	r2, #0
 80059c6:	4620      	mov	r0, r4
 80059c8:	4629      	mov	r1, r5
 80059ca:	f7fb f887 	bl	8000adc <__aeabi_dcmplt>
 80059ce:	2800      	cmp	r0, #0
 80059d0:	f000 80ae 	beq.w	8005b30 <_dtoa_r+0x518>
 80059d4:	9b07      	ldr	r3, [sp, #28]
 80059d6:	2b00      	cmp	r3, #0
 80059d8:	f000 80aa 	beq.w	8005b30 <_dtoa_r+0x518>
 80059dc:	9b00      	ldr	r3, [sp, #0]
 80059de:	2b00      	cmp	r3, #0
 80059e0:	dd37      	ble.n	8005a52 <_dtoa_r+0x43a>
 80059e2:	1e7b      	subs	r3, r7, #1
 80059e4:	9304      	str	r3, [sp, #16]
 80059e6:	4620      	mov	r0, r4
 80059e8:	4b7d      	ldr	r3, [pc, #500]	@ (8005be0 <_dtoa_r+0x5c8>)
 80059ea:	2200      	movs	r2, #0
 80059ec:	4629      	mov	r1, r5
 80059ee:	f7fa fe03 	bl	80005f8 <__aeabi_dmul>
 80059f2:	e9cd 0102 	strd	r0, r1, [sp, #8]
 80059f6:	9c00      	ldr	r4, [sp, #0]
 80059f8:	3601      	adds	r6, #1
 80059fa:	4630      	mov	r0, r6
 80059fc:	f7fa fd92 	bl	8000524 <__aeabi_i2d>
 8005a00:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8005a04:	f7fa fdf8 	bl	80005f8 <__aeabi_dmul>
 8005a08:	4b76      	ldr	r3, [pc, #472]	@ (8005be4 <_dtoa_r+0x5cc>)
 8005a0a:	2200      	movs	r2, #0
 8005a0c:	f7fa fc3e 	bl	800028c <__adddf3>
 8005a10:	4605      	mov	r5, r0
 8005a12:	f1a1 7650 	sub.w	r6, r1, #54525952	@ 0x3400000
 8005a16:	2c00      	cmp	r4, #0
 8005a18:	f040 808d 	bne.w	8005b36 <_dtoa_r+0x51e>
 8005a1c:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8005a20:	4b71      	ldr	r3, [pc, #452]	@ (8005be8 <_dtoa_r+0x5d0>)
 8005a22:	2200      	movs	r2, #0
 8005a24:	f7fa fc30 	bl	8000288 <__aeabi_dsub>
 8005a28:	4602      	mov	r2, r0
 8005a2a:	460b      	mov	r3, r1
 8005a2c:	e9cd 2302 	strd	r2, r3, [sp, #8]
 8005a30:	462a      	mov	r2, r5
 8005a32:	4633      	mov	r3, r6
 8005a34:	f7fb f870 	bl	8000b18 <__aeabi_dcmpgt>
 8005a38:	2800      	cmp	r0, #0
 8005a3a:	f040 828b 	bne.w	8005f54 <_dtoa_r+0x93c>
 8005a3e:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8005a42:	462a      	mov	r2, r5
 8005a44:	f106 4300 	add.w	r3, r6, #2147483648	@ 0x80000000
 8005a48:	f7fb f848 	bl	8000adc <__aeabi_dcmplt>
 8005a4c:	2800      	cmp	r0, #0
 8005a4e:	f040 8128 	bne.w	8005ca2 <_dtoa_r+0x68a>
 8005a52:	e9dd 340c 	ldrd	r3, r4, [sp, #48]	@ 0x30
 8005a56:	e9cd 3402 	strd	r3, r4, [sp, #8]
 8005a5a:	9b17      	ldr	r3, [sp, #92]	@ 0x5c
 8005a5c:	2b00      	cmp	r3, #0
 8005a5e:	f2c0 815a 	blt.w	8005d16 <_dtoa_r+0x6fe>
 8005a62:	2f0e      	cmp	r7, #14
 8005a64:	f300 8157 	bgt.w	8005d16 <_dtoa_r+0x6fe>
 8005a68:	4b5a      	ldr	r3, [pc, #360]	@ (8005bd4 <_dtoa_r+0x5bc>)
 8005a6a:	eb03 03c7 	add.w	r3, r3, r7, lsl #3
 8005a6e:	ed93 7b00 	vldr	d7, [r3]
 8005a72:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 8005a74:	2b00      	cmp	r3, #0
 8005a76:	ed8d 7b00 	vstr	d7, [sp]
 8005a7a:	da03      	bge.n	8005a84 <_dtoa_r+0x46c>
 8005a7c:	9b07      	ldr	r3, [sp, #28]
 8005a7e:	2b00      	cmp	r3, #0
 8005a80:	f340 8101 	ble.w	8005c86 <_dtoa_r+0x66e>
 8005a84:	e9dd 4502 	ldrd	r4, r5, [sp, #8]
 8005a88:	4656      	mov	r6, sl
 8005a8a:	e9dd 2300 	ldrd	r2, r3, [sp]
 8005a8e:	4620      	mov	r0, r4
 8005a90:	4629      	mov	r1, r5
 8005a92:	f7fa fedb 	bl	800084c <__aeabi_ddiv>
 8005a96:	f7fb f85f 	bl	8000b58 <__aeabi_d2iz>
 8005a9a:	4680      	mov	r8, r0
 8005a9c:	f7fa fd42 	bl	8000524 <__aeabi_i2d>
 8005aa0:	e9dd 2300 	ldrd	r2, r3, [sp]
 8005aa4:	f7fa fda8 	bl	80005f8 <__aeabi_dmul>
 8005aa8:	4602      	mov	r2, r0
 8005aaa:	460b      	mov	r3, r1
 8005aac:	4620      	mov	r0, r4
 8005aae:	4629      	mov	r1, r5
 8005ab0:	f108 0430 	add.w	r4, r8, #48	@ 0x30
 8005ab4:	f7fa fbe8 	bl	8000288 <__aeabi_dsub>
 8005ab8:	f806 4b01 	strb.w	r4, [r6], #1
 8005abc:	9d07      	ldr	r5, [sp, #28]
 8005abe:	eba6 040a 	sub.w	r4, r6, sl
 8005ac2:	42a5      	cmp	r5, r4
 8005ac4:	4602      	mov	r2, r0
 8005ac6:	460b      	mov	r3, r1
 8005ac8:	f040 8117 	bne.w	8005cfa <_dtoa_r+0x6e2>
 8005acc:	f7fa fbde 	bl	800028c <__adddf3>
 8005ad0:	e9dd 2300 	ldrd	r2, r3, [sp]
 8005ad4:	4604      	mov	r4, r0
 8005ad6:	460d      	mov	r5, r1
 8005ad8:	f7fb f81e 	bl	8000b18 <__aeabi_dcmpgt>
 8005adc:	2800      	cmp	r0, #0
 8005ade:	f040 80f9 	bne.w	8005cd4 <_dtoa_r+0x6bc>
 8005ae2:	e9dd 2300 	ldrd	r2, r3, [sp]
 8005ae6:	4620      	mov	r0, r4
 8005ae8:	4629      	mov	r1, r5
 8005aea:	f7fa ffed 	bl	8000ac8 <__aeabi_dcmpeq>
 8005aee:	b118      	cbz	r0, 8005af8 <_dtoa_r+0x4e0>
 8005af0:	f018 0f01 	tst.w	r8, #1
 8005af4:	f040 80ee 	bne.w	8005cd4 <_dtoa_r+0x6bc>
 8005af8:	4649      	mov	r1, r9
 8005afa:	4658      	mov	r0, fp
 8005afc:	f000 fc90 	bl	8006420 <_Bfree>
 8005b00:	2300      	movs	r3, #0
 8005b02:	7033      	strb	r3, [r6, #0]
 8005b04:	9b13      	ldr	r3, [sp, #76]	@ 0x4c
 8005b06:	3701      	adds	r7, #1
 8005b08:	601f      	str	r7, [r3, #0]
 8005b0a:	9b23      	ldr	r3, [sp, #140]	@ 0x8c
 8005b0c:	2b00      	cmp	r3, #0
 8005b0e:	f000 831d 	beq.w	800614c <_dtoa_r+0xb34>
 8005b12:	601e      	str	r6, [r3, #0]
 8005b14:	e31a      	b.n	800614c <_dtoa_r+0xb34>
 8005b16:	07e2      	lsls	r2, r4, #31
 8005b18:	d505      	bpl.n	8005b26 <_dtoa_r+0x50e>
 8005b1a:	e9d5 2300 	ldrd	r2, r3, [r5]
 8005b1e:	f7fa fd6b 	bl	80005f8 <__aeabi_dmul>
 8005b22:	3601      	adds	r6, #1
 8005b24:	2301      	movs	r3, #1
 8005b26:	1064      	asrs	r4, r4, #1
 8005b28:	3508      	adds	r5, #8
 8005b2a:	e73f      	b.n	80059ac <_dtoa_r+0x394>
 8005b2c:	2602      	movs	r6, #2
 8005b2e:	e742      	b.n	80059b6 <_dtoa_r+0x39e>
 8005b30:	9c07      	ldr	r4, [sp, #28]
 8005b32:	9704      	str	r7, [sp, #16]
 8005b34:	e761      	b.n	80059fa <_dtoa_r+0x3e2>
 8005b36:	4b27      	ldr	r3, [pc, #156]	@ (8005bd4 <_dtoa_r+0x5bc>)
 8005b38:	990b      	ldr	r1, [sp, #44]	@ 0x2c
 8005b3a:	eb03 03c4 	add.w	r3, r3, r4, lsl #3
 8005b3e:	e953 2302 	ldrd	r2, r3, [r3, #-8]
 8005b42:	4454      	add	r4, sl
 8005b44:	2900      	cmp	r1, #0
 8005b46:	d053      	beq.n	8005bf0 <_dtoa_r+0x5d8>
 8005b48:	4928      	ldr	r1, [pc, #160]	@ (8005bec <_dtoa_r+0x5d4>)
 8005b4a:	2000      	movs	r0, #0
 8005b4c:	f7fa fe7e 	bl	800084c <__aeabi_ddiv>
 8005b50:	4633      	mov	r3, r6
 8005b52:	462a      	mov	r2, r5
 8005b54:	f7fa fb98 	bl	8000288 <__aeabi_dsub>
 8005b58:	e9cd 0110 	strd	r0, r1, [sp, #64]	@ 0x40
 8005b5c:	4656      	mov	r6, sl
 8005b5e:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8005b62:	f7fa fff9 	bl	8000b58 <__aeabi_d2iz>
 8005b66:	4605      	mov	r5, r0
 8005b68:	f7fa fcdc 	bl	8000524 <__aeabi_i2d>
 8005b6c:	4602      	mov	r2, r0
 8005b6e:	460b      	mov	r3, r1
 8005b70:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8005b74:	f7fa fb88 	bl	8000288 <__aeabi_dsub>
 8005b78:	3530      	adds	r5, #48	@ 0x30
 8005b7a:	4602      	mov	r2, r0
 8005b7c:	460b      	mov	r3, r1
 8005b7e:	e9cd 2302 	strd	r2, r3, [sp, #8]
 8005b82:	f806 5b01 	strb.w	r5, [r6], #1
 8005b86:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	@ 0x40
 8005b8a:	f7fa ffa7 	bl	8000adc <__aeabi_dcmplt>
 8005b8e:	2800      	cmp	r0, #0
 8005b90:	d171      	bne.n	8005c76 <_dtoa_r+0x65e>
 8005b92:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8005b96:	4911      	ldr	r1, [pc, #68]	@ (8005bdc <_dtoa_r+0x5c4>)
 8005b98:	2000      	movs	r0, #0
 8005b9a:	f7fa fb75 	bl	8000288 <__aeabi_dsub>
 8005b9e:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	@ 0x40
 8005ba2:	f7fa ff9b 	bl	8000adc <__aeabi_dcmplt>
 8005ba6:	2800      	cmp	r0, #0
 8005ba8:	f040 8095 	bne.w	8005cd6 <_dtoa_r+0x6be>
 8005bac:	42a6      	cmp	r6, r4
 8005bae:	f43f af50 	beq.w	8005a52 <_dtoa_r+0x43a>
 8005bb2:	e9dd 0110 	ldrd	r0, r1, [sp, #64]	@ 0x40
 8005bb6:	4b0a      	ldr	r3, [pc, #40]	@ (8005be0 <_dtoa_r+0x5c8>)
 8005bb8:	2200      	movs	r2, #0
 8005bba:	f7fa fd1d 	bl	80005f8 <__aeabi_dmul>
 8005bbe:	4b08      	ldr	r3, [pc, #32]	@ (8005be0 <_dtoa_r+0x5c8>)
 8005bc0:	e9cd 0110 	strd	r0, r1, [sp, #64]	@ 0x40
 8005bc4:	2200      	movs	r2, #0
 8005bc6:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8005bca:	f7fa fd15 	bl	80005f8 <__aeabi_dmul>
 8005bce:	e9cd 0102 	strd	r0, r1, [sp, #8]
 8005bd2:	e7c4      	b.n	8005b5e <_dtoa_r+0x546>
 8005bd4:	08009c58 	.word	0x08009c58
 8005bd8:	08009c30 	.word	0x08009c30
 8005bdc:	3ff00000 	.word	0x3ff00000
 8005be0:	40240000 	.word	0x40240000
 8005be4:	401c0000 	.word	0x401c0000
 8005be8:	40140000 	.word	0x40140000
 8005bec:	3fe00000 	.word	0x3fe00000
 8005bf0:	4631      	mov	r1, r6
 8005bf2:	4628      	mov	r0, r5
 8005bf4:	f7fa fd00 	bl	80005f8 <__aeabi_dmul>
 8005bf8:	e9cd 0110 	strd	r0, r1, [sp, #64]	@ 0x40
 8005bfc:	9415      	str	r4, [sp, #84]	@ 0x54
 8005bfe:	4656      	mov	r6, sl
 8005c00:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8005c04:	f7fa ffa8 	bl	8000b58 <__aeabi_d2iz>
 8005c08:	4605      	mov	r5, r0
 8005c0a:	f7fa fc8b 	bl	8000524 <__aeabi_i2d>
 8005c0e:	4602      	mov	r2, r0
 8005c10:	460b      	mov	r3, r1
 8005c12:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8005c16:	f7fa fb37 	bl	8000288 <__aeabi_dsub>
 8005c1a:	3530      	adds	r5, #48	@ 0x30
 8005c1c:	f806 5b01 	strb.w	r5, [r6], #1
 8005c20:	4602      	mov	r2, r0
 8005c22:	460b      	mov	r3, r1
 8005c24:	42a6      	cmp	r6, r4
 8005c26:	e9cd 2302 	strd	r2, r3, [sp, #8]
 8005c2a:	f04f 0200 	mov.w	r2, #0
 8005c2e:	d124      	bne.n	8005c7a <_dtoa_r+0x662>
 8005c30:	4bac      	ldr	r3, [pc, #688]	@ (8005ee4 <_dtoa_r+0x8cc>)
 8005c32:	e9dd 0110 	ldrd	r0, r1, [sp, #64]	@ 0x40
 8005c36:	f7fa fb29 	bl	800028c <__adddf3>
 8005c3a:	4602      	mov	r2, r0
 8005c3c:	460b      	mov	r3, r1
 8005c3e:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8005c42:	f7fa ff69 	bl	8000b18 <__aeabi_dcmpgt>
 8005c46:	2800      	cmp	r0, #0
 8005c48:	d145      	bne.n	8005cd6 <_dtoa_r+0x6be>
 8005c4a:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	@ 0x40
 8005c4e:	49a5      	ldr	r1, [pc, #660]	@ (8005ee4 <_dtoa_r+0x8cc>)
 8005c50:	2000      	movs	r0, #0
 8005c52:	f7fa fb19 	bl	8000288 <__aeabi_dsub>
 8005c56:	4602      	mov	r2, r0
 8005c58:	460b      	mov	r3, r1
 8005c5a:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8005c5e:	f7fa ff3d 	bl	8000adc <__aeabi_dcmplt>
 8005c62:	2800      	cmp	r0, #0
 8005c64:	f43f aef5 	beq.w	8005a52 <_dtoa_r+0x43a>
 8005c68:	9e15      	ldr	r6, [sp, #84]	@ 0x54
 8005c6a:	1e73      	subs	r3, r6, #1
 8005c6c:	9315      	str	r3, [sp, #84]	@ 0x54
 8005c6e:	f816 3c01 	ldrb.w	r3, [r6, #-1]
 8005c72:	2b30      	cmp	r3, #48	@ 0x30
 8005c74:	d0f8      	beq.n	8005c68 <_dtoa_r+0x650>
 8005c76:	9f04      	ldr	r7, [sp, #16]
 8005c78:	e73e      	b.n	8005af8 <_dtoa_r+0x4e0>
 8005c7a:	4b9b      	ldr	r3, [pc, #620]	@ (8005ee8 <_dtoa_r+0x8d0>)
 8005c7c:	f7fa fcbc 	bl	80005f8 <__aeabi_dmul>
 8005c80:	e9cd 0102 	strd	r0, r1, [sp, #8]
 8005c84:	e7bc      	b.n	8005c00 <_dtoa_r+0x5e8>
 8005c86:	d10c      	bne.n	8005ca2 <_dtoa_r+0x68a>
 8005c88:	4b98      	ldr	r3, [pc, #608]	@ (8005eec <_dtoa_r+0x8d4>)
 8005c8a:	2200      	movs	r2, #0
 8005c8c:	e9dd 0100 	ldrd	r0, r1, [sp]
 8005c90:	f7fa fcb2 	bl	80005f8 <__aeabi_dmul>
 8005c94:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8005c98:	f7fa ff34 	bl	8000b04 <__aeabi_dcmpge>
 8005c9c:	2800      	cmp	r0, #0
 8005c9e:	f000 8157 	beq.w	8005f50 <_dtoa_r+0x938>
 8005ca2:	2400      	movs	r4, #0
 8005ca4:	4625      	mov	r5, r4
 8005ca6:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 8005ca8:	43db      	mvns	r3, r3
 8005caa:	9304      	str	r3, [sp, #16]
 8005cac:	4656      	mov	r6, sl
 8005cae:	2700      	movs	r7, #0
 8005cb0:	4621      	mov	r1, r4
 8005cb2:	4658      	mov	r0, fp
 8005cb4:	f000 fbb4 	bl	8006420 <_Bfree>
 8005cb8:	2d00      	cmp	r5, #0
 8005cba:	d0dc      	beq.n	8005c76 <_dtoa_r+0x65e>
 8005cbc:	b12f      	cbz	r7, 8005cca <_dtoa_r+0x6b2>
 8005cbe:	42af      	cmp	r7, r5
 8005cc0:	d003      	beq.n	8005cca <_dtoa_r+0x6b2>
 8005cc2:	4639      	mov	r1, r7
 8005cc4:	4658      	mov	r0, fp
 8005cc6:	f000 fbab 	bl	8006420 <_Bfree>
 8005cca:	4629      	mov	r1, r5
 8005ccc:	4658      	mov	r0, fp
 8005cce:	f000 fba7 	bl	8006420 <_Bfree>
 8005cd2:	e7d0      	b.n	8005c76 <_dtoa_r+0x65e>
 8005cd4:	9704      	str	r7, [sp, #16]
 8005cd6:	4633      	mov	r3, r6
 8005cd8:	461e      	mov	r6, r3
 8005cda:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 8005cde:	2a39      	cmp	r2, #57	@ 0x39
 8005ce0:	d107      	bne.n	8005cf2 <_dtoa_r+0x6da>
 8005ce2:	459a      	cmp	sl, r3
 8005ce4:	d1f8      	bne.n	8005cd8 <_dtoa_r+0x6c0>
 8005ce6:	9a04      	ldr	r2, [sp, #16]
 8005ce8:	3201      	adds	r2, #1
 8005cea:	9204      	str	r2, [sp, #16]
 8005cec:	2230      	movs	r2, #48	@ 0x30
 8005cee:	f88a 2000 	strb.w	r2, [sl]
 8005cf2:	781a      	ldrb	r2, [r3, #0]
 8005cf4:	3201      	adds	r2, #1
 8005cf6:	701a      	strb	r2, [r3, #0]
 8005cf8:	e7bd      	b.n	8005c76 <_dtoa_r+0x65e>
 8005cfa:	4b7b      	ldr	r3, [pc, #492]	@ (8005ee8 <_dtoa_r+0x8d0>)
 8005cfc:	2200      	movs	r2, #0
 8005cfe:	f7fa fc7b 	bl	80005f8 <__aeabi_dmul>
 8005d02:	2200      	movs	r2, #0
 8005d04:	2300      	movs	r3, #0
 8005d06:	4604      	mov	r4, r0
 8005d08:	460d      	mov	r5, r1
 8005d0a:	f7fa fedd 	bl	8000ac8 <__aeabi_dcmpeq>
 8005d0e:	2800      	cmp	r0, #0
 8005d10:	f43f aebb 	beq.w	8005a8a <_dtoa_r+0x472>
 8005d14:	e6f0      	b.n	8005af8 <_dtoa_r+0x4e0>
 8005d16:	9a0b      	ldr	r2, [sp, #44]	@ 0x2c
 8005d18:	2a00      	cmp	r2, #0
 8005d1a:	f000 80db 	beq.w	8005ed4 <_dtoa_r+0x8bc>
 8005d1e:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 8005d20:	2a01      	cmp	r2, #1
 8005d22:	f300 80bf 	bgt.w	8005ea4 <_dtoa_r+0x88c>
 8005d26:	9a14      	ldr	r2, [sp, #80]	@ 0x50
 8005d28:	2a00      	cmp	r2, #0
 8005d2a:	f000 80b7 	beq.w	8005e9c <_dtoa_r+0x884>
 8005d2e:	f203 4333 	addw	r3, r3, #1075	@ 0x433
 8005d32:	9c0a      	ldr	r4, [sp, #40]	@ 0x28
 8005d34:	4646      	mov	r6, r8
 8005d36:	9a08      	ldr	r2, [sp, #32]
 8005d38:	2101      	movs	r1, #1
 8005d3a:	441a      	add	r2, r3
 8005d3c:	4658      	mov	r0, fp
 8005d3e:	4498      	add	r8, r3
 8005d40:	9208      	str	r2, [sp, #32]
 8005d42:	f000 fc6b 	bl	800661c <__i2b>
 8005d46:	4605      	mov	r5, r0
 8005d48:	b15e      	cbz	r6, 8005d62 <_dtoa_r+0x74a>
 8005d4a:	9b08      	ldr	r3, [sp, #32]
 8005d4c:	2b00      	cmp	r3, #0
 8005d4e:	dd08      	ble.n	8005d62 <_dtoa_r+0x74a>
 8005d50:	42b3      	cmp	r3, r6
 8005d52:	9a08      	ldr	r2, [sp, #32]
 8005d54:	bfa8      	it	ge
 8005d56:	4633      	movge	r3, r6
 8005d58:	eba8 0803 	sub.w	r8, r8, r3
 8005d5c:	1af6      	subs	r6, r6, r3
 8005d5e:	1ad3      	subs	r3, r2, r3
 8005d60:	9308      	str	r3, [sp, #32]
 8005d62:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 8005d64:	b1f3      	cbz	r3, 8005da4 <_dtoa_r+0x78c>
 8005d66:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 8005d68:	2b00      	cmp	r3, #0
 8005d6a:	f000 80b7 	beq.w	8005edc <_dtoa_r+0x8c4>
 8005d6e:	b18c      	cbz	r4, 8005d94 <_dtoa_r+0x77c>
 8005d70:	4629      	mov	r1, r5
 8005d72:	4622      	mov	r2, r4
 8005d74:	4658      	mov	r0, fp
 8005d76:	f000 fd11 	bl	800679c <__pow5mult>
 8005d7a:	464a      	mov	r2, r9
 8005d7c:	4601      	mov	r1, r0
 8005d7e:	4605      	mov	r5, r0
 8005d80:	4658      	mov	r0, fp
 8005d82:	f000 fc61 	bl	8006648 <__multiply>
 8005d86:	4649      	mov	r1, r9
 8005d88:	9004      	str	r0, [sp, #16]
 8005d8a:	4658      	mov	r0, fp
 8005d8c:	f000 fb48 	bl	8006420 <_Bfree>
 8005d90:	9b04      	ldr	r3, [sp, #16]
 8005d92:	4699      	mov	r9, r3
 8005d94:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 8005d96:	1b1a      	subs	r2, r3, r4
 8005d98:	d004      	beq.n	8005da4 <_dtoa_r+0x78c>
 8005d9a:	4649      	mov	r1, r9
 8005d9c:	4658      	mov	r0, fp
 8005d9e:	f000 fcfd 	bl	800679c <__pow5mult>
 8005da2:	4681      	mov	r9, r0
 8005da4:	2101      	movs	r1, #1
 8005da6:	4658      	mov	r0, fp
 8005da8:	f000 fc38 	bl	800661c <__i2b>
 8005dac:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 8005dae:	4604      	mov	r4, r0
 8005db0:	2b00      	cmp	r3, #0
 8005db2:	f000 81cf 	beq.w	8006154 <_dtoa_r+0xb3c>
 8005db6:	461a      	mov	r2, r3
 8005db8:	4601      	mov	r1, r0
 8005dba:	4658      	mov	r0, fp
 8005dbc:	f000 fcee 	bl	800679c <__pow5mult>
 8005dc0:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8005dc2:	2b01      	cmp	r3, #1
 8005dc4:	4604      	mov	r4, r0
 8005dc6:	f300 8095 	bgt.w	8005ef4 <_dtoa_r+0x8dc>
 8005dca:	9b02      	ldr	r3, [sp, #8]
 8005dcc:	2b00      	cmp	r3, #0
 8005dce:	f040 8087 	bne.w	8005ee0 <_dtoa_r+0x8c8>
 8005dd2:	9b03      	ldr	r3, [sp, #12]
 8005dd4:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8005dd8:	2b00      	cmp	r3, #0
 8005dda:	f040 8089 	bne.w	8005ef0 <_dtoa_r+0x8d8>
 8005dde:	9b03      	ldr	r3, [sp, #12]
 8005de0:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 8005de4:	0d1b      	lsrs	r3, r3, #20
 8005de6:	051b      	lsls	r3, r3, #20
 8005de8:	b12b      	cbz	r3, 8005df6 <_dtoa_r+0x7de>
 8005dea:	9b08      	ldr	r3, [sp, #32]
 8005dec:	3301      	adds	r3, #1
 8005dee:	9308      	str	r3, [sp, #32]
 8005df0:	f108 0801 	add.w	r8, r8, #1
 8005df4:	2301      	movs	r3, #1
 8005df6:	930a      	str	r3, [sp, #40]	@ 0x28
 8005df8:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 8005dfa:	2b00      	cmp	r3, #0
 8005dfc:	f000 81b0 	beq.w	8006160 <_dtoa_r+0xb48>
 8005e00:	6923      	ldr	r3, [r4, #16]
 8005e02:	eb04 0383 	add.w	r3, r4, r3, lsl #2
 8005e06:	6918      	ldr	r0, [r3, #16]
 8005e08:	f000 fbbc 	bl	8006584 <__hi0bits>
 8005e0c:	f1c0 0020 	rsb	r0, r0, #32
 8005e10:	9b08      	ldr	r3, [sp, #32]
 8005e12:	4418      	add	r0, r3
 8005e14:	f010 001f 	ands.w	r0, r0, #31
 8005e18:	d077      	beq.n	8005f0a <_dtoa_r+0x8f2>
 8005e1a:	f1c0 0320 	rsb	r3, r0, #32
 8005e1e:	2b04      	cmp	r3, #4
 8005e20:	dd6b      	ble.n	8005efa <_dtoa_r+0x8e2>
 8005e22:	9b08      	ldr	r3, [sp, #32]
 8005e24:	f1c0 001c 	rsb	r0, r0, #28
 8005e28:	4403      	add	r3, r0
 8005e2a:	4480      	add	r8, r0
 8005e2c:	4406      	add	r6, r0
 8005e2e:	9308      	str	r3, [sp, #32]
 8005e30:	f1b8 0f00 	cmp.w	r8, #0
 8005e34:	dd05      	ble.n	8005e42 <_dtoa_r+0x82a>
 8005e36:	4649      	mov	r1, r9
 8005e38:	4642      	mov	r2, r8
 8005e3a:	4658      	mov	r0, fp
 8005e3c:	f000 fd08 	bl	8006850 <__lshift>
 8005e40:	4681      	mov	r9, r0
 8005e42:	9b08      	ldr	r3, [sp, #32]
 8005e44:	2b00      	cmp	r3, #0
 8005e46:	dd05      	ble.n	8005e54 <_dtoa_r+0x83c>
 8005e48:	4621      	mov	r1, r4
 8005e4a:	461a      	mov	r2, r3
 8005e4c:	4658      	mov	r0, fp
 8005e4e:	f000 fcff 	bl	8006850 <__lshift>
 8005e52:	4604      	mov	r4, r0
 8005e54:	9b12      	ldr	r3, [sp, #72]	@ 0x48
 8005e56:	2b00      	cmp	r3, #0
 8005e58:	d059      	beq.n	8005f0e <_dtoa_r+0x8f6>
 8005e5a:	4621      	mov	r1, r4
 8005e5c:	4648      	mov	r0, r9
 8005e5e:	f000 fd63 	bl	8006928 <__mcmp>
 8005e62:	2800      	cmp	r0, #0
 8005e64:	da53      	bge.n	8005f0e <_dtoa_r+0x8f6>
 8005e66:	1e7b      	subs	r3, r7, #1
 8005e68:	9304      	str	r3, [sp, #16]
 8005e6a:	4649      	mov	r1, r9
 8005e6c:	2300      	movs	r3, #0
 8005e6e:	220a      	movs	r2, #10
 8005e70:	4658      	mov	r0, fp
 8005e72:	f000 faf7 	bl	8006464 <__multadd>
 8005e76:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 8005e78:	4681      	mov	r9, r0
 8005e7a:	2b00      	cmp	r3, #0
 8005e7c:	f000 8172 	beq.w	8006164 <_dtoa_r+0xb4c>
 8005e80:	2300      	movs	r3, #0
 8005e82:	4629      	mov	r1, r5
 8005e84:	220a      	movs	r2, #10
 8005e86:	4658      	mov	r0, fp
 8005e88:	f000 faec 	bl	8006464 <__multadd>
 8005e8c:	9b00      	ldr	r3, [sp, #0]
 8005e8e:	2b00      	cmp	r3, #0
 8005e90:	4605      	mov	r5, r0
 8005e92:	dc67      	bgt.n	8005f64 <_dtoa_r+0x94c>
 8005e94:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8005e96:	2b02      	cmp	r3, #2
 8005e98:	dc41      	bgt.n	8005f1e <_dtoa_r+0x906>
 8005e9a:	e063      	b.n	8005f64 <_dtoa_r+0x94c>
 8005e9c:	9b16      	ldr	r3, [sp, #88]	@ 0x58
 8005e9e:	f1c3 0336 	rsb	r3, r3, #54	@ 0x36
 8005ea2:	e746      	b.n	8005d32 <_dtoa_r+0x71a>
 8005ea4:	9b07      	ldr	r3, [sp, #28]
 8005ea6:	1e5c      	subs	r4, r3, #1
 8005ea8:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 8005eaa:	42a3      	cmp	r3, r4
 8005eac:	bfbf      	itttt	lt
 8005eae:	9b0a      	ldrlt	r3, [sp, #40]	@ 0x28
 8005eb0:	9a0f      	ldrlt	r2, [sp, #60]	@ 0x3c
 8005eb2:	940a      	strlt	r4, [sp, #40]	@ 0x28
 8005eb4:	1ae3      	sublt	r3, r4, r3
 8005eb6:	bfb4      	ite	lt
 8005eb8:	18d2      	addlt	r2, r2, r3
 8005eba:	1b1c      	subge	r4, r3, r4
 8005ebc:	9b07      	ldr	r3, [sp, #28]
 8005ebe:	bfbc      	itt	lt
 8005ec0:	920f      	strlt	r2, [sp, #60]	@ 0x3c
 8005ec2:	2400      	movlt	r4, #0
 8005ec4:	2b00      	cmp	r3, #0
 8005ec6:	bfb5      	itete	lt
 8005ec8:	eba8 0603 	sublt.w	r6, r8, r3
 8005ecc:	9b07      	ldrge	r3, [sp, #28]
 8005ece:	2300      	movlt	r3, #0
 8005ed0:	4646      	movge	r6, r8
 8005ed2:	e730      	b.n	8005d36 <_dtoa_r+0x71e>
 8005ed4:	9c0a      	ldr	r4, [sp, #40]	@ 0x28
 8005ed6:	9d0b      	ldr	r5, [sp, #44]	@ 0x2c
 8005ed8:	4646      	mov	r6, r8
 8005eda:	e735      	b.n	8005d48 <_dtoa_r+0x730>
 8005edc:	9a0a      	ldr	r2, [sp, #40]	@ 0x28
 8005ede:	e75c      	b.n	8005d9a <_dtoa_r+0x782>
 8005ee0:	2300      	movs	r3, #0
 8005ee2:	e788      	b.n	8005df6 <_dtoa_r+0x7de>
 8005ee4:	3fe00000 	.word	0x3fe00000
 8005ee8:	40240000 	.word	0x40240000
 8005eec:	40140000 	.word	0x40140000
 8005ef0:	9b02      	ldr	r3, [sp, #8]
 8005ef2:	e780      	b.n	8005df6 <_dtoa_r+0x7de>
 8005ef4:	2300      	movs	r3, #0
 8005ef6:	930a      	str	r3, [sp, #40]	@ 0x28
 8005ef8:	e782      	b.n	8005e00 <_dtoa_r+0x7e8>
 8005efa:	d099      	beq.n	8005e30 <_dtoa_r+0x818>
 8005efc:	9a08      	ldr	r2, [sp, #32]
 8005efe:	331c      	adds	r3, #28
 8005f00:	441a      	add	r2, r3
 8005f02:	4498      	add	r8, r3
 8005f04:	441e      	add	r6, r3
 8005f06:	9208      	str	r2, [sp, #32]
 8005f08:	e792      	b.n	8005e30 <_dtoa_r+0x818>
 8005f0a:	4603      	mov	r3, r0
 8005f0c:	e7f6      	b.n	8005efc <_dtoa_r+0x8e4>
 8005f0e:	9b07      	ldr	r3, [sp, #28]
 8005f10:	9704      	str	r7, [sp, #16]
 8005f12:	2b00      	cmp	r3, #0
 8005f14:	dc20      	bgt.n	8005f58 <_dtoa_r+0x940>
 8005f16:	9300      	str	r3, [sp, #0]
 8005f18:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8005f1a:	2b02      	cmp	r3, #2
 8005f1c:	dd1e      	ble.n	8005f5c <_dtoa_r+0x944>
 8005f1e:	9b00      	ldr	r3, [sp, #0]
 8005f20:	2b00      	cmp	r3, #0
 8005f22:	f47f aec0 	bne.w	8005ca6 <_dtoa_r+0x68e>
 8005f26:	4621      	mov	r1, r4
 8005f28:	2205      	movs	r2, #5
 8005f2a:	4658      	mov	r0, fp
 8005f2c:	f000 fa9a 	bl	8006464 <__multadd>
 8005f30:	4601      	mov	r1, r0
 8005f32:	4604      	mov	r4, r0
 8005f34:	4648      	mov	r0, r9
 8005f36:	f000 fcf7 	bl	8006928 <__mcmp>
 8005f3a:	2800      	cmp	r0, #0
 8005f3c:	f77f aeb3 	ble.w	8005ca6 <_dtoa_r+0x68e>
 8005f40:	4656      	mov	r6, sl
 8005f42:	2331      	movs	r3, #49	@ 0x31
 8005f44:	f806 3b01 	strb.w	r3, [r6], #1
 8005f48:	9b04      	ldr	r3, [sp, #16]
 8005f4a:	3301      	adds	r3, #1
 8005f4c:	9304      	str	r3, [sp, #16]
 8005f4e:	e6ae      	b.n	8005cae <_dtoa_r+0x696>
 8005f50:	9c07      	ldr	r4, [sp, #28]
 8005f52:	9704      	str	r7, [sp, #16]
 8005f54:	4625      	mov	r5, r4
 8005f56:	e7f3      	b.n	8005f40 <_dtoa_r+0x928>
 8005f58:	9b07      	ldr	r3, [sp, #28]
 8005f5a:	9300      	str	r3, [sp, #0]
 8005f5c:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 8005f5e:	2b00      	cmp	r3, #0
 8005f60:	f000 8104 	beq.w	800616c <_dtoa_r+0xb54>
 8005f64:	2e00      	cmp	r6, #0
 8005f66:	dd05      	ble.n	8005f74 <_dtoa_r+0x95c>
 8005f68:	4629      	mov	r1, r5
 8005f6a:	4632      	mov	r2, r6
 8005f6c:	4658      	mov	r0, fp
 8005f6e:	f000 fc6f 	bl	8006850 <__lshift>
 8005f72:	4605      	mov	r5, r0
 8005f74:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 8005f76:	2b00      	cmp	r3, #0
 8005f78:	d05a      	beq.n	8006030 <_dtoa_r+0xa18>
 8005f7a:	6869      	ldr	r1, [r5, #4]
 8005f7c:	4658      	mov	r0, fp
 8005f7e:	f000 fa0f 	bl	80063a0 <_Balloc>
 8005f82:	4606      	mov	r6, r0
 8005f84:	b928      	cbnz	r0, 8005f92 <_dtoa_r+0x97a>
 8005f86:	4b84      	ldr	r3, [pc, #528]	@ (8006198 <_dtoa_r+0xb80>)
 8005f88:	4602      	mov	r2, r0
 8005f8a:	f240 21ef 	movw	r1, #751	@ 0x2ef
 8005f8e:	f7ff bb5a 	b.w	8005646 <_dtoa_r+0x2e>
 8005f92:	692a      	ldr	r2, [r5, #16]
 8005f94:	3202      	adds	r2, #2
 8005f96:	0092      	lsls	r2, r2, #2
 8005f98:	f105 010c 	add.w	r1, r5, #12
 8005f9c:	300c      	adds	r0, #12
 8005f9e:	f7ff fa9c 	bl	80054da <memcpy>
 8005fa2:	2201      	movs	r2, #1
 8005fa4:	4631      	mov	r1, r6
 8005fa6:	4658      	mov	r0, fp
 8005fa8:	f000 fc52 	bl	8006850 <__lshift>
 8005fac:	f10a 0301 	add.w	r3, sl, #1
 8005fb0:	9307      	str	r3, [sp, #28]
 8005fb2:	9b00      	ldr	r3, [sp, #0]
 8005fb4:	4453      	add	r3, sl
 8005fb6:	930b      	str	r3, [sp, #44]	@ 0x2c
 8005fb8:	9b02      	ldr	r3, [sp, #8]
 8005fba:	f003 0301 	and.w	r3, r3, #1
 8005fbe:	462f      	mov	r7, r5
 8005fc0:	930a      	str	r3, [sp, #40]	@ 0x28
 8005fc2:	4605      	mov	r5, r0
 8005fc4:	9b07      	ldr	r3, [sp, #28]
 8005fc6:	4621      	mov	r1, r4
 8005fc8:	3b01      	subs	r3, #1
 8005fca:	4648      	mov	r0, r9
 8005fcc:	9300      	str	r3, [sp, #0]
 8005fce:	f7ff fa99 	bl	8005504 <quorem>
 8005fd2:	4639      	mov	r1, r7
 8005fd4:	9002      	str	r0, [sp, #8]
 8005fd6:	f100 0830 	add.w	r8, r0, #48	@ 0x30
 8005fda:	4648      	mov	r0, r9
 8005fdc:	f000 fca4 	bl	8006928 <__mcmp>
 8005fe0:	462a      	mov	r2, r5
 8005fe2:	9008      	str	r0, [sp, #32]
 8005fe4:	4621      	mov	r1, r4
 8005fe6:	4658      	mov	r0, fp
 8005fe8:	f000 fcba 	bl	8006960 <__mdiff>
 8005fec:	68c2      	ldr	r2, [r0, #12]
 8005fee:	4606      	mov	r6, r0
 8005ff0:	bb02      	cbnz	r2, 8006034 <_dtoa_r+0xa1c>
 8005ff2:	4601      	mov	r1, r0
 8005ff4:	4648      	mov	r0, r9
 8005ff6:	f000 fc97 	bl	8006928 <__mcmp>
 8005ffa:	4602      	mov	r2, r0
 8005ffc:	4631      	mov	r1, r6
 8005ffe:	4658      	mov	r0, fp
 8006000:	920e      	str	r2, [sp, #56]	@ 0x38
 8006002:	f000 fa0d 	bl	8006420 <_Bfree>
 8006006:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8006008:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 800600a:	9e07      	ldr	r6, [sp, #28]
 800600c:	ea43 0102 	orr.w	r1, r3, r2
 8006010:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 8006012:	4319      	orrs	r1, r3
 8006014:	d110      	bne.n	8006038 <_dtoa_r+0xa20>
 8006016:	f1b8 0f39 	cmp.w	r8, #57	@ 0x39
 800601a:	d029      	beq.n	8006070 <_dtoa_r+0xa58>
 800601c:	9b08      	ldr	r3, [sp, #32]
 800601e:	2b00      	cmp	r3, #0
 8006020:	dd02      	ble.n	8006028 <_dtoa_r+0xa10>
 8006022:	9b02      	ldr	r3, [sp, #8]
 8006024:	f103 0831 	add.w	r8, r3, #49	@ 0x31
 8006028:	9b00      	ldr	r3, [sp, #0]
 800602a:	f883 8000 	strb.w	r8, [r3]
 800602e:	e63f      	b.n	8005cb0 <_dtoa_r+0x698>
 8006030:	4628      	mov	r0, r5
 8006032:	e7bb      	b.n	8005fac <_dtoa_r+0x994>
 8006034:	2201      	movs	r2, #1
 8006036:	e7e1      	b.n	8005ffc <_dtoa_r+0x9e4>
 8006038:	9b08      	ldr	r3, [sp, #32]
 800603a:	2b00      	cmp	r3, #0
 800603c:	db04      	blt.n	8006048 <_dtoa_r+0xa30>
 800603e:	9909      	ldr	r1, [sp, #36]	@ 0x24
 8006040:	430b      	orrs	r3, r1
 8006042:	990a      	ldr	r1, [sp, #40]	@ 0x28
 8006044:	430b      	orrs	r3, r1
 8006046:	d120      	bne.n	800608a <_dtoa_r+0xa72>
 8006048:	2a00      	cmp	r2, #0
 800604a:	dded      	ble.n	8006028 <_dtoa_r+0xa10>
 800604c:	4649      	mov	r1, r9
 800604e:	2201      	movs	r2, #1
 8006050:	4658      	mov	r0, fp
 8006052:	f000 fbfd 	bl	8006850 <__lshift>
 8006056:	4621      	mov	r1, r4
 8006058:	4681      	mov	r9, r0
 800605a:	f000 fc65 	bl	8006928 <__mcmp>
 800605e:	2800      	cmp	r0, #0
 8006060:	dc03      	bgt.n	800606a <_dtoa_r+0xa52>
 8006062:	d1e1      	bne.n	8006028 <_dtoa_r+0xa10>
 8006064:	f018 0f01 	tst.w	r8, #1
 8006068:	d0de      	beq.n	8006028 <_dtoa_r+0xa10>
 800606a:	f1b8 0f39 	cmp.w	r8, #57	@ 0x39
 800606e:	d1d8      	bne.n	8006022 <_dtoa_r+0xa0a>
 8006070:	9a00      	ldr	r2, [sp, #0]
 8006072:	2339      	movs	r3, #57	@ 0x39
 8006074:	7013      	strb	r3, [r2, #0]
 8006076:	4633      	mov	r3, r6
 8006078:	461e      	mov	r6, r3
 800607a:	3b01      	subs	r3, #1
 800607c:	f816 2c01 	ldrb.w	r2, [r6, #-1]
 8006080:	2a39      	cmp	r2, #57	@ 0x39
 8006082:	d052      	beq.n	800612a <_dtoa_r+0xb12>
 8006084:	3201      	adds	r2, #1
 8006086:	701a      	strb	r2, [r3, #0]
 8006088:	e612      	b.n	8005cb0 <_dtoa_r+0x698>
 800608a:	2a00      	cmp	r2, #0
 800608c:	dd07      	ble.n	800609e <_dtoa_r+0xa86>
 800608e:	f1b8 0f39 	cmp.w	r8, #57	@ 0x39
 8006092:	d0ed      	beq.n	8006070 <_dtoa_r+0xa58>
 8006094:	9a00      	ldr	r2, [sp, #0]
 8006096:	f108 0301 	add.w	r3, r8, #1
 800609a:	7013      	strb	r3, [r2, #0]
 800609c:	e608      	b.n	8005cb0 <_dtoa_r+0x698>
 800609e:	9b07      	ldr	r3, [sp, #28]
 80060a0:	9a07      	ldr	r2, [sp, #28]
 80060a2:	f803 8c01 	strb.w	r8, [r3, #-1]
 80060a6:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 80060a8:	4293      	cmp	r3, r2
 80060aa:	d028      	beq.n	80060fe <_dtoa_r+0xae6>
 80060ac:	4649      	mov	r1, r9
 80060ae:	2300      	movs	r3, #0
 80060b0:	220a      	movs	r2, #10
 80060b2:	4658      	mov	r0, fp
 80060b4:	f000 f9d6 	bl	8006464 <__multadd>
 80060b8:	42af      	cmp	r7, r5
 80060ba:	4681      	mov	r9, r0
 80060bc:	f04f 0300 	mov.w	r3, #0
 80060c0:	f04f 020a 	mov.w	r2, #10
 80060c4:	4639      	mov	r1, r7
 80060c6:	4658      	mov	r0, fp
 80060c8:	d107      	bne.n	80060da <_dtoa_r+0xac2>
 80060ca:	f000 f9cb 	bl	8006464 <__multadd>
 80060ce:	4607      	mov	r7, r0
 80060d0:	4605      	mov	r5, r0
 80060d2:	9b07      	ldr	r3, [sp, #28]
 80060d4:	3301      	adds	r3, #1
 80060d6:	9307      	str	r3, [sp, #28]
 80060d8:	e774      	b.n	8005fc4 <_dtoa_r+0x9ac>
 80060da:	f000 f9c3 	bl	8006464 <__multadd>
 80060de:	4629      	mov	r1, r5
 80060e0:	4607      	mov	r7, r0
 80060e2:	2300      	movs	r3, #0
 80060e4:	220a      	movs	r2, #10
 80060e6:	4658      	mov	r0, fp
 80060e8:	f000 f9bc 	bl	8006464 <__multadd>
 80060ec:	4605      	mov	r5, r0
 80060ee:	e7f0      	b.n	80060d2 <_dtoa_r+0xaba>
 80060f0:	9b00      	ldr	r3, [sp, #0]
 80060f2:	2b00      	cmp	r3, #0
 80060f4:	bfcc      	ite	gt
 80060f6:	461e      	movgt	r6, r3
 80060f8:	2601      	movle	r6, #1
 80060fa:	4456      	add	r6, sl
 80060fc:	2700      	movs	r7, #0
 80060fe:	4649      	mov	r1, r9
 8006100:	2201      	movs	r2, #1
 8006102:	4658      	mov	r0, fp
 8006104:	f000 fba4 	bl	8006850 <__lshift>
 8006108:	4621      	mov	r1, r4
 800610a:	4681      	mov	r9, r0
 800610c:	f000 fc0c 	bl	8006928 <__mcmp>
 8006110:	2800      	cmp	r0, #0
 8006112:	dcb0      	bgt.n	8006076 <_dtoa_r+0xa5e>
 8006114:	d102      	bne.n	800611c <_dtoa_r+0xb04>
 8006116:	f018 0f01 	tst.w	r8, #1
 800611a:	d1ac      	bne.n	8006076 <_dtoa_r+0xa5e>
 800611c:	4633      	mov	r3, r6
 800611e:	461e      	mov	r6, r3
 8006120:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 8006124:	2a30      	cmp	r2, #48	@ 0x30
 8006126:	d0fa      	beq.n	800611e <_dtoa_r+0xb06>
 8006128:	e5c2      	b.n	8005cb0 <_dtoa_r+0x698>
 800612a:	459a      	cmp	sl, r3
 800612c:	d1a4      	bne.n	8006078 <_dtoa_r+0xa60>
 800612e:	9b04      	ldr	r3, [sp, #16]
 8006130:	3301      	adds	r3, #1
 8006132:	9304      	str	r3, [sp, #16]
 8006134:	2331      	movs	r3, #49	@ 0x31
 8006136:	f88a 3000 	strb.w	r3, [sl]
 800613a:	e5b9      	b.n	8005cb0 <_dtoa_r+0x698>
 800613c:	9b23      	ldr	r3, [sp, #140]	@ 0x8c
 800613e:	f8df a05c 	ldr.w	sl, [pc, #92]	@ 800619c <_dtoa_r+0xb84>
 8006142:	b11b      	cbz	r3, 800614c <_dtoa_r+0xb34>
 8006144:	f10a 0308 	add.w	r3, sl, #8
 8006148:	9a23      	ldr	r2, [sp, #140]	@ 0x8c
 800614a:	6013      	str	r3, [r2, #0]
 800614c:	4650      	mov	r0, sl
 800614e:	b019      	add	sp, #100	@ 0x64
 8006150:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8006154:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8006156:	2b01      	cmp	r3, #1
 8006158:	f77f ae37 	ble.w	8005dca <_dtoa_r+0x7b2>
 800615c:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 800615e:	930a      	str	r3, [sp, #40]	@ 0x28
 8006160:	2001      	movs	r0, #1
 8006162:	e655      	b.n	8005e10 <_dtoa_r+0x7f8>
 8006164:	9b00      	ldr	r3, [sp, #0]
 8006166:	2b00      	cmp	r3, #0
 8006168:	f77f aed6 	ble.w	8005f18 <_dtoa_r+0x900>
 800616c:	4656      	mov	r6, sl
 800616e:	4621      	mov	r1, r4
 8006170:	4648      	mov	r0, r9
 8006172:	f7ff f9c7 	bl	8005504 <quorem>
 8006176:	f100 0830 	add.w	r8, r0, #48	@ 0x30
 800617a:	f806 8b01 	strb.w	r8, [r6], #1
 800617e:	9b00      	ldr	r3, [sp, #0]
 8006180:	eba6 020a 	sub.w	r2, r6, sl
 8006184:	4293      	cmp	r3, r2
 8006186:	ddb3      	ble.n	80060f0 <_dtoa_r+0xad8>
 8006188:	4649      	mov	r1, r9
 800618a:	2300      	movs	r3, #0
 800618c:	220a      	movs	r2, #10
 800618e:	4658      	mov	r0, fp
 8006190:	f000 f968 	bl	8006464 <__multadd>
 8006194:	4681      	mov	r9, r0
 8006196:	e7ea      	b.n	800616e <_dtoa_r+0xb56>
 8006198:	08009bb9 	.word	0x08009bb9
 800619c:	08009b3d 	.word	0x08009b3d

080061a0 <_free_r>:
 80061a0:	b538      	push	{r3, r4, r5, lr}
 80061a2:	4605      	mov	r5, r0
 80061a4:	2900      	cmp	r1, #0
 80061a6:	d041      	beq.n	800622c <_free_r+0x8c>
 80061a8:	f851 3c04 	ldr.w	r3, [r1, #-4]
 80061ac:	1f0c      	subs	r4, r1, #4
 80061ae:	2b00      	cmp	r3, #0
 80061b0:	bfb8      	it	lt
 80061b2:	18e4      	addlt	r4, r4, r3
 80061b4:	f000 f8e8 	bl	8006388 <__malloc_lock>
 80061b8:	4a1d      	ldr	r2, [pc, #116]	@ (8006230 <_free_r+0x90>)
 80061ba:	6813      	ldr	r3, [r2, #0]
 80061bc:	b933      	cbnz	r3, 80061cc <_free_r+0x2c>
 80061be:	6063      	str	r3, [r4, #4]
 80061c0:	6014      	str	r4, [r2, #0]
 80061c2:	4628      	mov	r0, r5
 80061c4:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 80061c8:	f000 b8e4 	b.w	8006394 <__malloc_unlock>
 80061cc:	42a3      	cmp	r3, r4
 80061ce:	d908      	bls.n	80061e2 <_free_r+0x42>
 80061d0:	6820      	ldr	r0, [r4, #0]
 80061d2:	1821      	adds	r1, r4, r0
 80061d4:	428b      	cmp	r3, r1
 80061d6:	bf01      	itttt	eq
 80061d8:	6819      	ldreq	r1, [r3, #0]
 80061da:	685b      	ldreq	r3, [r3, #4]
 80061dc:	1809      	addeq	r1, r1, r0
 80061de:	6021      	streq	r1, [r4, #0]
 80061e0:	e7ed      	b.n	80061be <_free_r+0x1e>
 80061e2:	461a      	mov	r2, r3
 80061e4:	685b      	ldr	r3, [r3, #4]
 80061e6:	b10b      	cbz	r3, 80061ec <_free_r+0x4c>
 80061e8:	42a3      	cmp	r3, r4
 80061ea:	d9fa      	bls.n	80061e2 <_free_r+0x42>
 80061ec:	6811      	ldr	r1, [r2, #0]
 80061ee:	1850      	adds	r0, r2, r1
 80061f0:	42a0      	cmp	r0, r4
 80061f2:	d10b      	bne.n	800620c <_free_r+0x6c>
 80061f4:	6820      	ldr	r0, [r4, #0]
 80061f6:	4401      	add	r1, r0
 80061f8:	1850      	adds	r0, r2, r1
 80061fa:	4283      	cmp	r3, r0
 80061fc:	6011      	str	r1, [r2, #0]
 80061fe:	d1e0      	bne.n	80061c2 <_free_r+0x22>
 8006200:	6818      	ldr	r0, [r3, #0]
 8006202:	685b      	ldr	r3, [r3, #4]
 8006204:	6053      	str	r3, [r2, #4]
 8006206:	4408      	add	r0, r1
 8006208:	6010      	str	r0, [r2, #0]
 800620a:	e7da      	b.n	80061c2 <_free_r+0x22>
 800620c:	d902      	bls.n	8006214 <_free_r+0x74>
 800620e:	230c      	movs	r3, #12
 8006210:	602b      	str	r3, [r5, #0]
 8006212:	e7d6      	b.n	80061c2 <_free_r+0x22>
 8006214:	6820      	ldr	r0, [r4, #0]
 8006216:	1821      	adds	r1, r4, r0
 8006218:	428b      	cmp	r3, r1
 800621a:	bf04      	itt	eq
 800621c:	6819      	ldreq	r1, [r3, #0]
 800621e:	685b      	ldreq	r3, [r3, #4]
 8006220:	6063      	str	r3, [r4, #4]
 8006222:	bf04      	itt	eq
 8006224:	1809      	addeq	r1, r1, r0
 8006226:	6021      	streq	r1, [r4, #0]
 8006228:	6054      	str	r4, [r2, #4]
 800622a:	e7ca      	b.n	80061c2 <_free_r+0x22>
 800622c:	bd38      	pop	{r3, r4, r5, pc}
 800622e:	bf00      	nop
 8006230:	2000081c 	.word	0x2000081c

08006234 <malloc>:
 8006234:	4b02      	ldr	r3, [pc, #8]	@ (8006240 <malloc+0xc>)
 8006236:	4601      	mov	r1, r0
 8006238:	6818      	ldr	r0, [r3, #0]
 800623a:	f000 b825 	b.w	8006288 <_malloc_r>
 800623e:	bf00      	nop
 8006240:	20000018 	.word	0x20000018

08006244 <sbrk_aligned>:
 8006244:	b570      	push	{r4, r5, r6, lr}
 8006246:	4e0f      	ldr	r6, [pc, #60]	@ (8006284 <sbrk_aligned+0x40>)
 8006248:	460c      	mov	r4, r1
 800624a:	6831      	ldr	r1, [r6, #0]
 800624c:	4605      	mov	r5, r0
 800624e:	b911      	cbnz	r1, 8006256 <sbrk_aligned+0x12>
 8006250:	f001 ffc8 	bl	80081e4 <_sbrk_r>
 8006254:	6030      	str	r0, [r6, #0]
 8006256:	4621      	mov	r1, r4
 8006258:	4628      	mov	r0, r5
 800625a:	f001 ffc3 	bl	80081e4 <_sbrk_r>
 800625e:	1c43      	adds	r3, r0, #1
 8006260:	d103      	bne.n	800626a <sbrk_aligned+0x26>
 8006262:	f04f 34ff 	mov.w	r4, #4294967295
 8006266:	4620      	mov	r0, r4
 8006268:	bd70      	pop	{r4, r5, r6, pc}
 800626a:	1cc4      	adds	r4, r0, #3
 800626c:	f024 0403 	bic.w	r4, r4, #3
 8006270:	42a0      	cmp	r0, r4
 8006272:	d0f8      	beq.n	8006266 <sbrk_aligned+0x22>
 8006274:	1a21      	subs	r1, r4, r0
 8006276:	4628      	mov	r0, r5
 8006278:	f001 ffb4 	bl	80081e4 <_sbrk_r>
 800627c:	3001      	adds	r0, #1
 800627e:	d1f2      	bne.n	8006266 <sbrk_aligned+0x22>
 8006280:	e7ef      	b.n	8006262 <sbrk_aligned+0x1e>
 8006282:	bf00      	nop
 8006284:	20000818 	.word	0x20000818

08006288 <_malloc_r>:
 8006288:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800628c:	1ccd      	adds	r5, r1, #3
 800628e:	f025 0503 	bic.w	r5, r5, #3
 8006292:	3508      	adds	r5, #8
 8006294:	2d0c      	cmp	r5, #12
 8006296:	bf38      	it	cc
 8006298:	250c      	movcc	r5, #12
 800629a:	2d00      	cmp	r5, #0
 800629c:	4606      	mov	r6, r0
 800629e:	db01      	blt.n	80062a4 <_malloc_r+0x1c>
 80062a0:	42a9      	cmp	r1, r5
 80062a2:	d904      	bls.n	80062ae <_malloc_r+0x26>
 80062a4:	230c      	movs	r3, #12
 80062a6:	6033      	str	r3, [r6, #0]
 80062a8:	2000      	movs	r0, #0
 80062aa:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 80062ae:	f8df 80d4 	ldr.w	r8, [pc, #212]	@ 8006384 <_malloc_r+0xfc>
 80062b2:	f000 f869 	bl	8006388 <__malloc_lock>
 80062b6:	f8d8 3000 	ldr.w	r3, [r8]
 80062ba:	461c      	mov	r4, r3
 80062bc:	bb44      	cbnz	r4, 8006310 <_malloc_r+0x88>
 80062be:	4629      	mov	r1, r5
 80062c0:	4630      	mov	r0, r6
 80062c2:	f7ff ffbf 	bl	8006244 <sbrk_aligned>
 80062c6:	1c43      	adds	r3, r0, #1
 80062c8:	4604      	mov	r4, r0
 80062ca:	d158      	bne.n	800637e <_malloc_r+0xf6>
 80062cc:	f8d8 4000 	ldr.w	r4, [r8]
 80062d0:	4627      	mov	r7, r4
 80062d2:	2f00      	cmp	r7, #0
 80062d4:	d143      	bne.n	800635e <_malloc_r+0xd6>
 80062d6:	2c00      	cmp	r4, #0
 80062d8:	d04b      	beq.n	8006372 <_malloc_r+0xea>
 80062da:	6823      	ldr	r3, [r4, #0]
 80062dc:	4639      	mov	r1, r7
 80062de:	4630      	mov	r0, r6
 80062e0:	eb04 0903 	add.w	r9, r4, r3
 80062e4:	f001 ff7e 	bl	80081e4 <_sbrk_r>
 80062e8:	4581      	cmp	r9, r0
 80062ea:	d142      	bne.n	8006372 <_malloc_r+0xea>
 80062ec:	6821      	ldr	r1, [r4, #0]
 80062ee:	1a6d      	subs	r5, r5, r1
 80062f0:	4629      	mov	r1, r5
 80062f2:	4630      	mov	r0, r6
 80062f4:	f7ff ffa6 	bl	8006244 <sbrk_aligned>
 80062f8:	3001      	adds	r0, #1
 80062fa:	d03a      	beq.n	8006372 <_malloc_r+0xea>
 80062fc:	6823      	ldr	r3, [r4, #0]
 80062fe:	442b      	add	r3, r5
 8006300:	6023      	str	r3, [r4, #0]
 8006302:	f8d8 3000 	ldr.w	r3, [r8]
 8006306:	685a      	ldr	r2, [r3, #4]
 8006308:	bb62      	cbnz	r2, 8006364 <_malloc_r+0xdc>
 800630a:	f8c8 7000 	str.w	r7, [r8]
 800630e:	e00f      	b.n	8006330 <_malloc_r+0xa8>
 8006310:	6822      	ldr	r2, [r4, #0]
 8006312:	1b52      	subs	r2, r2, r5
 8006314:	d420      	bmi.n	8006358 <_malloc_r+0xd0>
 8006316:	2a0b      	cmp	r2, #11
 8006318:	d917      	bls.n	800634a <_malloc_r+0xc2>
 800631a:	1961      	adds	r1, r4, r5
 800631c:	42a3      	cmp	r3, r4
 800631e:	6025      	str	r5, [r4, #0]
 8006320:	bf18      	it	ne
 8006322:	6059      	strne	r1, [r3, #4]
 8006324:	6863      	ldr	r3, [r4, #4]
 8006326:	bf08      	it	eq
 8006328:	f8c8 1000 	streq.w	r1, [r8]
 800632c:	5162      	str	r2, [r4, r5]
 800632e:	604b      	str	r3, [r1, #4]
 8006330:	4630      	mov	r0, r6
 8006332:	f000 f82f 	bl	8006394 <__malloc_unlock>
 8006336:	f104 000b 	add.w	r0, r4, #11
 800633a:	1d23      	adds	r3, r4, #4
 800633c:	f020 0007 	bic.w	r0, r0, #7
 8006340:	1ac2      	subs	r2, r0, r3
 8006342:	bf1c      	itt	ne
 8006344:	1a1b      	subne	r3, r3, r0
 8006346:	50a3      	strne	r3, [r4, r2]
 8006348:	e7af      	b.n	80062aa <_malloc_r+0x22>
 800634a:	6862      	ldr	r2, [r4, #4]
 800634c:	42a3      	cmp	r3, r4
 800634e:	bf0c      	ite	eq
 8006350:	f8c8 2000 	streq.w	r2, [r8]
 8006354:	605a      	strne	r2, [r3, #4]
 8006356:	e7eb      	b.n	8006330 <_malloc_r+0xa8>
 8006358:	4623      	mov	r3, r4
 800635a:	6864      	ldr	r4, [r4, #4]
 800635c:	e7ae      	b.n	80062bc <_malloc_r+0x34>
 800635e:	463c      	mov	r4, r7
 8006360:	687f      	ldr	r7, [r7, #4]
 8006362:	e7b6      	b.n	80062d2 <_malloc_r+0x4a>
 8006364:	461a      	mov	r2, r3
 8006366:	685b      	ldr	r3, [r3, #4]
 8006368:	42a3      	cmp	r3, r4
 800636a:	d1fb      	bne.n	8006364 <_malloc_r+0xdc>
 800636c:	2300      	movs	r3, #0
 800636e:	6053      	str	r3, [r2, #4]
 8006370:	e7de      	b.n	8006330 <_malloc_r+0xa8>
 8006372:	230c      	movs	r3, #12
 8006374:	6033      	str	r3, [r6, #0]
 8006376:	4630      	mov	r0, r6
 8006378:	f000 f80c 	bl	8006394 <__malloc_unlock>
 800637c:	e794      	b.n	80062a8 <_malloc_r+0x20>
 800637e:	6005      	str	r5, [r0, #0]
 8006380:	e7d6      	b.n	8006330 <_malloc_r+0xa8>
 8006382:	bf00      	nop
 8006384:	2000081c 	.word	0x2000081c

08006388 <__malloc_lock>:
 8006388:	4801      	ldr	r0, [pc, #4]	@ (8006390 <__malloc_lock+0x8>)
 800638a:	f7ff b8a4 	b.w	80054d6 <__retarget_lock_acquire_recursive>
 800638e:	bf00      	nop
 8006390:	20000814 	.word	0x20000814

08006394 <__malloc_unlock>:
 8006394:	4801      	ldr	r0, [pc, #4]	@ (800639c <__malloc_unlock+0x8>)
 8006396:	f7ff b89f 	b.w	80054d8 <__retarget_lock_release_recursive>
 800639a:	bf00      	nop
 800639c:	20000814 	.word	0x20000814

080063a0 <_Balloc>:
 80063a0:	b570      	push	{r4, r5, r6, lr}
 80063a2:	69c6      	ldr	r6, [r0, #28]
 80063a4:	4604      	mov	r4, r0
 80063a6:	460d      	mov	r5, r1
 80063a8:	b976      	cbnz	r6, 80063c8 <_Balloc+0x28>
 80063aa:	2010      	movs	r0, #16
 80063ac:	f7ff ff42 	bl	8006234 <malloc>
 80063b0:	4602      	mov	r2, r0
 80063b2:	61e0      	str	r0, [r4, #28]
 80063b4:	b920      	cbnz	r0, 80063c0 <_Balloc+0x20>
 80063b6:	4b18      	ldr	r3, [pc, #96]	@ (8006418 <_Balloc+0x78>)
 80063b8:	4818      	ldr	r0, [pc, #96]	@ (800641c <_Balloc+0x7c>)
 80063ba:	216b      	movs	r1, #107	@ 0x6b
 80063bc:	f001 ff2c 	bl	8008218 <__assert_func>
 80063c0:	e9c0 6601 	strd	r6, r6, [r0, #4]
 80063c4:	6006      	str	r6, [r0, #0]
 80063c6:	60c6      	str	r6, [r0, #12]
 80063c8:	69e6      	ldr	r6, [r4, #28]
 80063ca:	68f3      	ldr	r3, [r6, #12]
 80063cc:	b183      	cbz	r3, 80063f0 <_Balloc+0x50>
 80063ce:	69e3      	ldr	r3, [r4, #28]
 80063d0:	68db      	ldr	r3, [r3, #12]
 80063d2:	f853 0025 	ldr.w	r0, [r3, r5, lsl #2]
 80063d6:	b9b8      	cbnz	r0, 8006408 <_Balloc+0x68>
 80063d8:	2101      	movs	r1, #1
 80063da:	fa01 f605 	lsl.w	r6, r1, r5
 80063de:	1d72      	adds	r2, r6, #5
 80063e0:	0092      	lsls	r2, r2, #2
 80063e2:	4620      	mov	r0, r4
 80063e4:	f001 ff36 	bl	8008254 <_calloc_r>
 80063e8:	b160      	cbz	r0, 8006404 <_Balloc+0x64>
 80063ea:	e9c0 5601 	strd	r5, r6, [r0, #4]
 80063ee:	e00e      	b.n	800640e <_Balloc+0x6e>
 80063f0:	2221      	movs	r2, #33	@ 0x21
 80063f2:	2104      	movs	r1, #4
 80063f4:	4620      	mov	r0, r4
 80063f6:	f001 ff2d 	bl	8008254 <_calloc_r>
 80063fa:	69e3      	ldr	r3, [r4, #28]
 80063fc:	60f0      	str	r0, [r6, #12]
 80063fe:	68db      	ldr	r3, [r3, #12]
 8006400:	2b00      	cmp	r3, #0
 8006402:	d1e4      	bne.n	80063ce <_Balloc+0x2e>
 8006404:	2000      	movs	r0, #0
 8006406:	bd70      	pop	{r4, r5, r6, pc}
 8006408:	6802      	ldr	r2, [r0, #0]
 800640a:	f843 2025 	str.w	r2, [r3, r5, lsl #2]
 800640e:	2300      	movs	r3, #0
 8006410:	e9c0 3303 	strd	r3, r3, [r0, #12]
 8006414:	e7f7      	b.n	8006406 <_Balloc+0x66>
 8006416:	bf00      	nop
 8006418:	08009b4a 	.word	0x08009b4a
 800641c:	08009bca 	.word	0x08009bca

08006420 <_Bfree>:
 8006420:	b570      	push	{r4, r5, r6, lr}
 8006422:	69c6      	ldr	r6, [r0, #28]
 8006424:	4605      	mov	r5, r0
 8006426:	460c      	mov	r4, r1
 8006428:	b976      	cbnz	r6, 8006448 <_Bfree+0x28>
 800642a:	2010      	movs	r0, #16
 800642c:	f7ff ff02 	bl	8006234 <malloc>
 8006430:	4602      	mov	r2, r0
 8006432:	61e8      	str	r0, [r5, #28]
 8006434:	b920      	cbnz	r0, 8006440 <_Bfree+0x20>
 8006436:	4b09      	ldr	r3, [pc, #36]	@ (800645c <_Bfree+0x3c>)
 8006438:	4809      	ldr	r0, [pc, #36]	@ (8006460 <_Bfree+0x40>)
 800643a:	218f      	movs	r1, #143	@ 0x8f
 800643c:	f001 feec 	bl	8008218 <__assert_func>
 8006440:	e9c0 6601 	strd	r6, r6, [r0, #4]
 8006444:	6006      	str	r6, [r0, #0]
 8006446:	60c6      	str	r6, [r0, #12]
 8006448:	b13c      	cbz	r4, 800645a <_Bfree+0x3a>
 800644a:	69eb      	ldr	r3, [r5, #28]
 800644c:	6862      	ldr	r2, [r4, #4]
 800644e:	68db      	ldr	r3, [r3, #12]
 8006450:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 8006454:	6021      	str	r1, [r4, #0]
 8006456:	f843 4022 	str.w	r4, [r3, r2, lsl #2]
 800645a:	bd70      	pop	{r4, r5, r6, pc}
 800645c:	08009b4a 	.word	0x08009b4a
 8006460:	08009bca 	.word	0x08009bca

08006464 <__multadd>:
 8006464:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8006468:	690d      	ldr	r5, [r1, #16]
 800646a:	4607      	mov	r7, r0
 800646c:	460c      	mov	r4, r1
 800646e:	461e      	mov	r6, r3
 8006470:	f101 0c14 	add.w	ip, r1, #20
 8006474:	2000      	movs	r0, #0
 8006476:	f8dc 3000 	ldr.w	r3, [ip]
 800647a:	b299      	uxth	r1, r3
 800647c:	fb02 6101 	mla	r1, r2, r1, r6
 8006480:	0c1e      	lsrs	r6, r3, #16
 8006482:	0c0b      	lsrs	r3, r1, #16
 8006484:	fb02 3306 	mla	r3, r2, r6, r3
 8006488:	b289      	uxth	r1, r1
 800648a:	3001      	adds	r0, #1
 800648c:	eb01 4103 	add.w	r1, r1, r3, lsl #16
 8006490:	4285      	cmp	r5, r0
 8006492:	f84c 1b04 	str.w	r1, [ip], #4
 8006496:	ea4f 4613 	mov.w	r6, r3, lsr #16
 800649a:	dcec      	bgt.n	8006476 <__multadd+0x12>
 800649c:	b30e      	cbz	r6, 80064e2 <__multadd+0x7e>
 800649e:	68a3      	ldr	r3, [r4, #8]
 80064a0:	42ab      	cmp	r3, r5
 80064a2:	dc19      	bgt.n	80064d8 <__multadd+0x74>
 80064a4:	6861      	ldr	r1, [r4, #4]
 80064a6:	4638      	mov	r0, r7
 80064a8:	3101      	adds	r1, #1
 80064aa:	f7ff ff79 	bl	80063a0 <_Balloc>
 80064ae:	4680      	mov	r8, r0
 80064b0:	b928      	cbnz	r0, 80064be <__multadd+0x5a>
 80064b2:	4602      	mov	r2, r0
 80064b4:	4b0c      	ldr	r3, [pc, #48]	@ (80064e8 <__multadd+0x84>)
 80064b6:	480d      	ldr	r0, [pc, #52]	@ (80064ec <__multadd+0x88>)
 80064b8:	21ba      	movs	r1, #186	@ 0xba
 80064ba:	f001 fead 	bl	8008218 <__assert_func>
 80064be:	6922      	ldr	r2, [r4, #16]
 80064c0:	3202      	adds	r2, #2
 80064c2:	f104 010c 	add.w	r1, r4, #12
 80064c6:	0092      	lsls	r2, r2, #2
 80064c8:	300c      	adds	r0, #12
 80064ca:	f7ff f806 	bl	80054da <memcpy>
 80064ce:	4621      	mov	r1, r4
 80064d0:	4638      	mov	r0, r7
 80064d2:	f7ff ffa5 	bl	8006420 <_Bfree>
 80064d6:	4644      	mov	r4, r8
 80064d8:	eb04 0385 	add.w	r3, r4, r5, lsl #2
 80064dc:	3501      	adds	r5, #1
 80064de:	615e      	str	r6, [r3, #20]
 80064e0:	6125      	str	r5, [r4, #16]
 80064e2:	4620      	mov	r0, r4
 80064e4:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 80064e8:	08009bb9 	.word	0x08009bb9
 80064ec:	08009bca 	.word	0x08009bca

080064f0 <__s2b>:
 80064f0:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 80064f4:	460c      	mov	r4, r1
 80064f6:	4615      	mov	r5, r2
 80064f8:	461f      	mov	r7, r3
 80064fa:	2209      	movs	r2, #9
 80064fc:	3308      	adds	r3, #8
 80064fe:	4606      	mov	r6, r0
 8006500:	fb93 f3f2 	sdiv	r3, r3, r2
 8006504:	2100      	movs	r1, #0
 8006506:	2201      	movs	r2, #1
 8006508:	429a      	cmp	r2, r3
 800650a:	db09      	blt.n	8006520 <__s2b+0x30>
 800650c:	4630      	mov	r0, r6
 800650e:	f7ff ff47 	bl	80063a0 <_Balloc>
 8006512:	b940      	cbnz	r0, 8006526 <__s2b+0x36>
 8006514:	4602      	mov	r2, r0
 8006516:	4b19      	ldr	r3, [pc, #100]	@ (800657c <__s2b+0x8c>)
 8006518:	4819      	ldr	r0, [pc, #100]	@ (8006580 <__s2b+0x90>)
 800651a:	21d3      	movs	r1, #211	@ 0xd3
 800651c:	f001 fe7c 	bl	8008218 <__assert_func>
 8006520:	0052      	lsls	r2, r2, #1
 8006522:	3101      	adds	r1, #1
 8006524:	e7f0      	b.n	8006508 <__s2b+0x18>
 8006526:	9b08      	ldr	r3, [sp, #32]
 8006528:	6143      	str	r3, [r0, #20]
 800652a:	2d09      	cmp	r5, #9
 800652c:	f04f 0301 	mov.w	r3, #1
 8006530:	6103      	str	r3, [r0, #16]
 8006532:	dd16      	ble.n	8006562 <__s2b+0x72>
 8006534:	f104 0909 	add.w	r9, r4, #9
 8006538:	46c8      	mov	r8, r9
 800653a:	442c      	add	r4, r5
 800653c:	f818 3b01 	ldrb.w	r3, [r8], #1
 8006540:	4601      	mov	r1, r0
 8006542:	3b30      	subs	r3, #48	@ 0x30
 8006544:	220a      	movs	r2, #10
 8006546:	4630      	mov	r0, r6
 8006548:	f7ff ff8c 	bl	8006464 <__multadd>
 800654c:	45a0      	cmp	r8, r4
 800654e:	d1f5      	bne.n	800653c <__s2b+0x4c>
 8006550:	f1a5 0408 	sub.w	r4, r5, #8
 8006554:	444c      	add	r4, r9
 8006556:	1b2d      	subs	r5, r5, r4
 8006558:	1963      	adds	r3, r4, r5
 800655a:	42bb      	cmp	r3, r7
 800655c:	db04      	blt.n	8006568 <__s2b+0x78>
 800655e:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8006562:	340a      	adds	r4, #10
 8006564:	2509      	movs	r5, #9
 8006566:	e7f6      	b.n	8006556 <__s2b+0x66>
 8006568:	f814 3b01 	ldrb.w	r3, [r4], #1
 800656c:	4601      	mov	r1, r0
 800656e:	3b30      	subs	r3, #48	@ 0x30
 8006570:	220a      	movs	r2, #10
 8006572:	4630      	mov	r0, r6
 8006574:	f7ff ff76 	bl	8006464 <__multadd>
 8006578:	e7ee      	b.n	8006558 <__s2b+0x68>
 800657a:	bf00      	nop
 800657c:	08009bb9 	.word	0x08009bb9
 8006580:	08009bca 	.word	0x08009bca

08006584 <__hi0bits>:
 8006584:	f5b0 3f80 	cmp.w	r0, #65536	@ 0x10000
 8006588:	4603      	mov	r3, r0
 800658a:	bf36      	itet	cc
 800658c:	0403      	lslcc	r3, r0, #16
 800658e:	2000      	movcs	r0, #0
 8006590:	2010      	movcc	r0, #16
 8006592:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 8006596:	bf3c      	itt	cc
 8006598:	021b      	lslcc	r3, r3, #8
 800659a:	3008      	addcc	r0, #8
 800659c:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 80065a0:	bf3c      	itt	cc
 80065a2:	011b      	lslcc	r3, r3, #4
 80065a4:	3004      	addcc	r0, #4
 80065a6:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 80065aa:	bf3c      	itt	cc
 80065ac:	009b      	lslcc	r3, r3, #2
 80065ae:	3002      	addcc	r0, #2
 80065b0:	2b00      	cmp	r3, #0
 80065b2:	db05      	blt.n	80065c0 <__hi0bits+0x3c>
 80065b4:	f013 4f80 	tst.w	r3, #1073741824	@ 0x40000000
 80065b8:	f100 0001 	add.w	r0, r0, #1
 80065bc:	bf08      	it	eq
 80065be:	2020      	moveq	r0, #32
 80065c0:	4770      	bx	lr

080065c2 <__lo0bits>:
 80065c2:	6803      	ldr	r3, [r0, #0]
 80065c4:	4602      	mov	r2, r0
 80065c6:	f013 0007 	ands.w	r0, r3, #7
 80065ca:	d00b      	beq.n	80065e4 <__lo0bits+0x22>
 80065cc:	07d9      	lsls	r1, r3, #31
 80065ce:	d421      	bmi.n	8006614 <__lo0bits+0x52>
 80065d0:	0798      	lsls	r0, r3, #30
 80065d2:	bf49      	itett	mi
 80065d4:	085b      	lsrmi	r3, r3, #1
 80065d6:	089b      	lsrpl	r3, r3, #2
 80065d8:	2001      	movmi	r0, #1
 80065da:	6013      	strmi	r3, [r2, #0]
 80065dc:	bf5c      	itt	pl
 80065de:	6013      	strpl	r3, [r2, #0]
 80065e0:	2002      	movpl	r0, #2
 80065e2:	4770      	bx	lr
 80065e4:	b299      	uxth	r1, r3
 80065e6:	b909      	cbnz	r1, 80065ec <__lo0bits+0x2a>
 80065e8:	0c1b      	lsrs	r3, r3, #16
 80065ea:	2010      	movs	r0, #16
 80065ec:	b2d9      	uxtb	r1, r3
 80065ee:	b909      	cbnz	r1, 80065f4 <__lo0bits+0x32>
 80065f0:	3008      	adds	r0, #8
 80065f2:	0a1b      	lsrs	r3, r3, #8
 80065f4:	0719      	lsls	r1, r3, #28
 80065f6:	bf04      	itt	eq
 80065f8:	091b      	lsreq	r3, r3, #4
 80065fa:	3004      	addeq	r0, #4
 80065fc:	0799      	lsls	r1, r3, #30
 80065fe:	bf04      	itt	eq
 8006600:	089b      	lsreq	r3, r3, #2
 8006602:	3002      	addeq	r0, #2
 8006604:	07d9      	lsls	r1, r3, #31
 8006606:	d403      	bmi.n	8006610 <__lo0bits+0x4e>
 8006608:	085b      	lsrs	r3, r3, #1
 800660a:	f100 0001 	add.w	r0, r0, #1
 800660e:	d003      	beq.n	8006618 <__lo0bits+0x56>
 8006610:	6013      	str	r3, [r2, #0]
 8006612:	4770      	bx	lr
 8006614:	2000      	movs	r0, #0
 8006616:	4770      	bx	lr
 8006618:	2020      	movs	r0, #32
 800661a:	4770      	bx	lr

0800661c <__i2b>:
 800661c:	b510      	push	{r4, lr}
 800661e:	460c      	mov	r4, r1
 8006620:	2101      	movs	r1, #1
 8006622:	f7ff febd 	bl	80063a0 <_Balloc>
 8006626:	4602      	mov	r2, r0
 8006628:	b928      	cbnz	r0, 8006636 <__i2b+0x1a>
 800662a:	4b05      	ldr	r3, [pc, #20]	@ (8006640 <__i2b+0x24>)
 800662c:	4805      	ldr	r0, [pc, #20]	@ (8006644 <__i2b+0x28>)
 800662e:	f240 1145 	movw	r1, #325	@ 0x145
 8006632:	f001 fdf1 	bl	8008218 <__assert_func>
 8006636:	2301      	movs	r3, #1
 8006638:	6144      	str	r4, [r0, #20]
 800663a:	6103      	str	r3, [r0, #16]
 800663c:	bd10      	pop	{r4, pc}
 800663e:	bf00      	nop
 8006640:	08009bb9 	.word	0x08009bb9
 8006644:	08009bca 	.word	0x08009bca

08006648 <__multiply>:
 8006648:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800664c:	4614      	mov	r4, r2
 800664e:	690a      	ldr	r2, [r1, #16]
 8006650:	6923      	ldr	r3, [r4, #16]
 8006652:	429a      	cmp	r2, r3
 8006654:	bfa8      	it	ge
 8006656:	4623      	movge	r3, r4
 8006658:	460f      	mov	r7, r1
 800665a:	bfa4      	itt	ge
 800665c:	460c      	movge	r4, r1
 800665e:	461f      	movge	r7, r3
 8006660:	f8d4 a010 	ldr.w	sl, [r4, #16]
 8006664:	f8d7 9010 	ldr.w	r9, [r7, #16]
 8006668:	68a3      	ldr	r3, [r4, #8]
 800666a:	6861      	ldr	r1, [r4, #4]
 800666c:	eb0a 0609 	add.w	r6, sl, r9
 8006670:	42b3      	cmp	r3, r6
 8006672:	b085      	sub	sp, #20
 8006674:	bfb8      	it	lt
 8006676:	3101      	addlt	r1, #1
 8006678:	f7ff fe92 	bl	80063a0 <_Balloc>
 800667c:	b930      	cbnz	r0, 800668c <__multiply+0x44>
 800667e:	4602      	mov	r2, r0
 8006680:	4b44      	ldr	r3, [pc, #272]	@ (8006794 <__multiply+0x14c>)
 8006682:	4845      	ldr	r0, [pc, #276]	@ (8006798 <__multiply+0x150>)
 8006684:	f44f 71b1 	mov.w	r1, #354	@ 0x162
 8006688:	f001 fdc6 	bl	8008218 <__assert_func>
 800668c:	f100 0514 	add.w	r5, r0, #20
 8006690:	eb05 0886 	add.w	r8, r5, r6, lsl #2
 8006694:	462b      	mov	r3, r5
 8006696:	2200      	movs	r2, #0
 8006698:	4543      	cmp	r3, r8
 800669a:	d321      	bcc.n	80066e0 <__multiply+0x98>
 800669c:	f107 0114 	add.w	r1, r7, #20
 80066a0:	f104 0214 	add.w	r2, r4, #20
 80066a4:	eb02 028a 	add.w	r2, r2, sl, lsl #2
 80066a8:	eb01 0389 	add.w	r3, r1, r9, lsl #2
 80066ac:	9302      	str	r3, [sp, #8]
 80066ae:	1b13      	subs	r3, r2, r4
 80066b0:	3b15      	subs	r3, #21
 80066b2:	f023 0303 	bic.w	r3, r3, #3
 80066b6:	3304      	adds	r3, #4
 80066b8:	f104 0715 	add.w	r7, r4, #21
 80066bc:	42ba      	cmp	r2, r7
 80066be:	bf38      	it	cc
 80066c0:	2304      	movcc	r3, #4
 80066c2:	9301      	str	r3, [sp, #4]
 80066c4:	9b02      	ldr	r3, [sp, #8]
 80066c6:	9103      	str	r1, [sp, #12]
 80066c8:	428b      	cmp	r3, r1
 80066ca:	d80c      	bhi.n	80066e6 <__multiply+0x9e>
 80066cc:	2e00      	cmp	r6, #0
 80066ce:	dd03      	ble.n	80066d8 <__multiply+0x90>
 80066d0:	f858 3d04 	ldr.w	r3, [r8, #-4]!
 80066d4:	2b00      	cmp	r3, #0
 80066d6:	d05b      	beq.n	8006790 <__multiply+0x148>
 80066d8:	6106      	str	r6, [r0, #16]
 80066da:	b005      	add	sp, #20
 80066dc:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80066e0:	f843 2b04 	str.w	r2, [r3], #4
 80066e4:	e7d8      	b.n	8006698 <__multiply+0x50>
 80066e6:	f8b1 a000 	ldrh.w	sl, [r1]
 80066ea:	f1ba 0f00 	cmp.w	sl, #0
 80066ee:	d024      	beq.n	800673a <__multiply+0xf2>
 80066f0:	f104 0e14 	add.w	lr, r4, #20
 80066f4:	46a9      	mov	r9, r5
 80066f6:	f04f 0c00 	mov.w	ip, #0
 80066fa:	f85e 7b04 	ldr.w	r7, [lr], #4
 80066fe:	f8d9 3000 	ldr.w	r3, [r9]
 8006702:	fa1f fb87 	uxth.w	fp, r7
 8006706:	b29b      	uxth	r3, r3
 8006708:	fb0a 330b 	mla	r3, sl, fp, r3
 800670c:	ea4f 4b17 	mov.w	fp, r7, lsr #16
 8006710:	f8d9 7000 	ldr.w	r7, [r9]
 8006714:	4463      	add	r3, ip
 8006716:	ea4f 4c17 	mov.w	ip, r7, lsr #16
 800671a:	fb0a c70b 	mla	r7, sl, fp, ip
 800671e:	eb07 4713 	add.w	r7, r7, r3, lsr #16
 8006722:	b29b      	uxth	r3, r3
 8006724:	ea43 4307 	orr.w	r3, r3, r7, lsl #16
 8006728:	4572      	cmp	r2, lr
 800672a:	f849 3b04 	str.w	r3, [r9], #4
 800672e:	ea4f 4c17 	mov.w	ip, r7, lsr #16
 8006732:	d8e2      	bhi.n	80066fa <__multiply+0xb2>
 8006734:	9b01      	ldr	r3, [sp, #4]
 8006736:	f845 c003 	str.w	ip, [r5, r3]
 800673a:	9b03      	ldr	r3, [sp, #12]
 800673c:	f8b3 9002 	ldrh.w	r9, [r3, #2]
 8006740:	3104      	adds	r1, #4
 8006742:	f1b9 0f00 	cmp.w	r9, #0
 8006746:	d021      	beq.n	800678c <__multiply+0x144>
 8006748:	682b      	ldr	r3, [r5, #0]
 800674a:	f104 0c14 	add.w	ip, r4, #20
 800674e:	46ae      	mov	lr, r5
 8006750:	f04f 0a00 	mov.w	sl, #0
 8006754:	f8bc b000 	ldrh.w	fp, [ip]
 8006758:	f8be 7002 	ldrh.w	r7, [lr, #2]
 800675c:	fb09 770b 	mla	r7, r9, fp, r7
 8006760:	4457      	add	r7, sl
 8006762:	b29b      	uxth	r3, r3
 8006764:	ea43 4307 	orr.w	r3, r3, r7, lsl #16
 8006768:	f84e 3b04 	str.w	r3, [lr], #4
 800676c:	f85c 3b04 	ldr.w	r3, [ip], #4
 8006770:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 8006774:	f8be 3000 	ldrh.w	r3, [lr]
 8006778:	fb09 330a 	mla	r3, r9, sl, r3
 800677c:	eb03 4317 	add.w	r3, r3, r7, lsr #16
 8006780:	4562      	cmp	r2, ip
 8006782:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 8006786:	d8e5      	bhi.n	8006754 <__multiply+0x10c>
 8006788:	9f01      	ldr	r7, [sp, #4]
 800678a:	51eb      	str	r3, [r5, r7]
 800678c:	3504      	adds	r5, #4
 800678e:	e799      	b.n	80066c4 <__multiply+0x7c>
 8006790:	3e01      	subs	r6, #1
 8006792:	e79b      	b.n	80066cc <__multiply+0x84>
 8006794:	08009bb9 	.word	0x08009bb9
 8006798:	08009bca 	.word	0x08009bca

0800679c <__pow5mult>:
 800679c:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 80067a0:	4615      	mov	r5, r2
 80067a2:	f012 0203 	ands.w	r2, r2, #3
 80067a6:	4607      	mov	r7, r0
 80067a8:	460e      	mov	r6, r1
 80067aa:	d007      	beq.n	80067bc <__pow5mult+0x20>
 80067ac:	4c25      	ldr	r4, [pc, #148]	@ (8006844 <__pow5mult+0xa8>)
 80067ae:	3a01      	subs	r2, #1
 80067b0:	2300      	movs	r3, #0
 80067b2:	f854 2022 	ldr.w	r2, [r4, r2, lsl #2]
 80067b6:	f7ff fe55 	bl	8006464 <__multadd>
 80067ba:	4606      	mov	r6, r0
 80067bc:	10ad      	asrs	r5, r5, #2
 80067be:	d03d      	beq.n	800683c <__pow5mult+0xa0>
 80067c0:	69fc      	ldr	r4, [r7, #28]
 80067c2:	b97c      	cbnz	r4, 80067e4 <__pow5mult+0x48>
 80067c4:	2010      	movs	r0, #16
 80067c6:	f7ff fd35 	bl	8006234 <malloc>
 80067ca:	4602      	mov	r2, r0
 80067cc:	61f8      	str	r0, [r7, #28]
 80067ce:	b928      	cbnz	r0, 80067dc <__pow5mult+0x40>
 80067d0:	4b1d      	ldr	r3, [pc, #116]	@ (8006848 <__pow5mult+0xac>)
 80067d2:	481e      	ldr	r0, [pc, #120]	@ (800684c <__pow5mult+0xb0>)
 80067d4:	f240 11b3 	movw	r1, #435	@ 0x1b3
 80067d8:	f001 fd1e 	bl	8008218 <__assert_func>
 80067dc:	e9c0 4401 	strd	r4, r4, [r0, #4]
 80067e0:	6004      	str	r4, [r0, #0]
 80067e2:	60c4      	str	r4, [r0, #12]
 80067e4:	f8d7 801c 	ldr.w	r8, [r7, #28]
 80067e8:	f8d8 4008 	ldr.w	r4, [r8, #8]
 80067ec:	b94c      	cbnz	r4, 8006802 <__pow5mult+0x66>
 80067ee:	f240 2171 	movw	r1, #625	@ 0x271
 80067f2:	4638      	mov	r0, r7
 80067f4:	f7ff ff12 	bl	800661c <__i2b>
 80067f8:	2300      	movs	r3, #0
 80067fa:	f8c8 0008 	str.w	r0, [r8, #8]
 80067fe:	4604      	mov	r4, r0
 8006800:	6003      	str	r3, [r0, #0]
 8006802:	f04f 0900 	mov.w	r9, #0
 8006806:	07eb      	lsls	r3, r5, #31
 8006808:	d50a      	bpl.n	8006820 <__pow5mult+0x84>
 800680a:	4631      	mov	r1, r6
 800680c:	4622      	mov	r2, r4
 800680e:	4638      	mov	r0, r7
 8006810:	f7ff ff1a 	bl	8006648 <__multiply>
 8006814:	4631      	mov	r1, r6
 8006816:	4680      	mov	r8, r0
 8006818:	4638      	mov	r0, r7
 800681a:	f7ff fe01 	bl	8006420 <_Bfree>
 800681e:	4646      	mov	r6, r8
 8006820:	106d      	asrs	r5, r5, #1
 8006822:	d00b      	beq.n	800683c <__pow5mult+0xa0>
 8006824:	6820      	ldr	r0, [r4, #0]
 8006826:	b938      	cbnz	r0, 8006838 <__pow5mult+0x9c>
 8006828:	4622      	mov	r2, r4
 800682a:	4621      	mov	r1, r4
 800682c:	4638      	mov	r0, r7
 800682e:	f7ff ff0b 	bl	8006648 <__multiply>
 8006832:	6020      	str	r0, [r4, #0]
 8006834:	f8c0 9000 	str.w	r9, [r0]
 8006838:	4604      	mov	r4, r0
 800683a:	e7e4      	b.n	8006806 <__pow5mult+0x6a>
 800683c:	4630      	mov	r0, r6
 800683e:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8006842:	bf00      	nop
 8006844:	08009c24 	.word	0x08009c24
 8006848:	08009b4a 	.word	0x08009b4a
 800684c:	08009bca 	.word	0x08009bca

08006850 <__lshift>:
 8006850:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8006854:	460c      	mov	r4, r1
 8006856:	6849      	ldr	r1, [r1, #4]
 8006858:	6923      	ldr	r3, [r4, #16]
 800685a:	eb03 1862 	add.w	r8, r3, r2, asr #5
 800685e:	68a3      	ldr	r3, [r4, #8]
 8006860:	4607      	mov	r7, r0
 8006862:	4691      	mov	r9, r2
 8006864:	ea4f 1a62 	mov.w	sl, r2, asr #5
 8006868:	f108 0601 	add.w	r6, r8, #1
 800686c:	42b3      	cmp	r3, r6
 800686e:	db0b      	blt.n	8006888 <__lshift+0x38>
 8006870:	4638      	mov	r0, r7
 8006872:	f7ff fd95 	bl	80063a0 <_Balloc>
 8006876:	4605      	mov	r5, r0
 8006878:	b948      	cbnz	r0, 800688e <__lshift+0x3e>
 800687a:	4602      	mov	r2, r0
 800687c:	4b28      	ldr	r3, [pc, #160]	@ (8006920 <__lshift+0xd0>)
 800687e:	4829      	ldr	r0, [pc, #164]	@ (8006924 <__lshift+0xd4>)
 8006880:	f44f 71ef 	mov.w	r1, #478	@ 0x1de
 8006884:	f001 fcc8 	bl	8008218 <__assert_func>
 8006888:	3101      	adds	r1, #1
 800688a:	005b      	lsls	r3, r3, #1
 800688c:	e7ee      	b.n	800686c <__lshift+0x1c>
 800688e:	2300      	movs	r3, #0
 8006890:	f100 0114 	add.w	r1, r0, #20
 8006894:	f100 0210 	add.w	r2, r0, #16
 8006898:	4618      	mov	r0, r3
 800689a:	4553      	cmp	r3, sl
 800689c:	db33      	blt.n	8006906 <__lshift+0xb6>
 800689e:	6920      	ldr	r0, [r4, #16]
 80068a0:	ea2a 7aea 	bic.w	sl, sl, sl, asr #31
 80068a4:	f104 0314 	add.w	r3, r4, #20
 80068a8:	f019 091f 	ands.w	r9, r9, #31
 80068ac:	eb01 018a 	add.w	r1, r1, sl, lsl #2
 80068b0:	eb03 0c80 	add.w	ip, r3, r0, lsl #2
 80068b4:	d02b      	beq.n	800690e <__lshift+0xbe>
 80068b6:	f1c9 0e20 	rsb	lr, r9, #32
 80068ba:	468a      	mov	sl, r1
 80068bc:	2200      	movs	r2, #0
 80068be:	6818      	ldr	r0, [r3, #0]
 80068c0:	fa00 f009 	lsl.w	r0, r0, r9
 80068c4:	4310      	orrs	r0, r2
 80068c6:	f84a 0b04 	str.w	r0, [sl], #4
 80068ca:	f853 2b04 	ldr.w	r2, [r3], #4
 80068ce:	459c      	cmp	ip, r3
 80068d0:	fa22 f20e 	lsr.w	r2, r2, lr
 80068d4:	d8f3      	bhi.n	80068be <__lshift+0x6e>
 80068d6:	ebac 0304 	sub.w	r3, ip, r4
 80068da:	3b15      	subs	r3, #21
 80068dc:	f023 0303 	bic.w	r3, r3, #3
 80068e0:	3304      	adds	r3, #4
 80068e2:	f104 0015 	add.w	r0, r4, #21
 80068e6:	4584      	cmp	ip, r0
 80068e8:	bf38      	it	cc
 80068ea:	2304      	movcc	r3, #4
 80068ec:	50ca      	str	r2, [r1, r3]
 80068ee:	b10a      	cbz	r2, 80068f4 <__lshift+0xa4>
 80068f0:	f108 0602 	add.w	r6, r8, #2
 80068f4:	3e01      	subs	r6, #1
 80068f6:	4638      	mov	r0, r7
 80068f8:	612e      	str	r6, [r5, #16]
 80068fa:	4621      	mov	r1, r4
 80068fc:	f7ff fd90 	bl	8006420 <_Bfree>
 8006900:	4628      	mov	r0, r5
 8006902:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8006906:	f842 0f04 	str.w	r0, [r2, #4]!
 800690a:	3301      	adds	r3, #1
 800690c:	e7c5      	b.n	800689a <__lshift+0x4a>
 800690e:	3904      	subs	r1, #4
 8006910:	f853 2b04 	ldr.w	r2, [r3], #4
 8006914:	f841 2f04 	str.w	r2, [r1, #4]!
 8006918:	459c      	cmp	ip, r3
 800691a:	d8f9      	bhi.n	8006910 <__lshift+0xc0>
 800691c:	e7ea      	b.n	80068f4 <__lshift+0xa4>
 800691e:	bf00      	nop
 8006920:	08009bb9 	.word	0x08009bb9
 8006924:	08009bca 	.word	0x08009bca

08006928 <__mcmp>:
 8006928:	690a      	ldr	r2, [r1, #16]
 800692a:	4603      	mov	r3, r0
 800692c:	6900      	ldr	r0, [r0, #16]
 800692e:	1a80      	subs	r0, r0, r2
 8006930:	b530      	push	{r4, r5, lr}
 8006932:	d10e      	bne.n	8006952 <__mcmp+0x2a>
 8006934:	3314      	adds	r3, #20
 8006936:	3114      	adds	r1, #20
 8006938:	eb03 0482 	add.w	r4, r3, r2, lsl #2
 800693c:	eb01 0182 	add.w	r1, r1, r2, lsl #2
 8006940:	f854 5d04 	ldr.w	r5, [r4, #-4]!
 8006944:	f851 2d04 	ldr.w	r2, [r1, #-4]!
 8006948:	4295      	cmp	r5, r2
 800694a:	d003      	beq.n	8006954 <__mcmp+0x2c>
 800694c:	d205      	bcs.n	800695a <__mcmp+0x32>
 800694e:	f04f 30ff 	mov.w	r0, #4294967295
 8006952:	bd30      	pop	{r4, r5, pc}
 8006954:	42a3      	cmp	r3, r4
 8006956:	d3f3      	bcc.n	8006940 <__mcmp+0x18>
 8006958:	e7fb      	b.n	8006952 <__mcmp+0x2a>
 800695a:	2001      	movs	r0, #1
 800695c:	e7f9      	b.n	8006952 <__mcmp+0x2a>
	...

08006960 <__mdiff>:
 8006960:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8006964:	4689      	mov	r9, r1
 8006966:	4606      	mov	r6, r0
 8006968:	4611      	mov	r1, r2
 800696a:	4648      	mov	r0, r9
 800696c:	4614      	mov	r4, r2
 800696e:	f7ff ffdb 	bl	8006928 <__mcmp>
 8006972:	1e05      	subs	r5, r0, #0
 8006974:	d112      	bne.n	800699c <__mdiff+0x3c>
 8006976:	4629      	mov	r1, r5
 8006978:	4630      	mov	r0, r6
 800697a:	f7ff fd11 	bl	80063a0 <_Balloc>
 800697e:	4602      	mov	r2, r0
 8006980:	b928      	cbnz	r0, 800698e <__mdiff+0x2e>
 8006982:	4b3f      	ldr	r3, [pc, #252]	@ (8006a80 <__mdiff+0x120>)
 8006984:	f240 2137 	movw	r1, #567	@ 0x237
 8006988:	483e      	ldr	r0, [pc, #248]	@ (8006a84 <__mdiff+0x124>)
 800698a:	f001 fc45 	bl	8008218 <__assert_func>
 800698e:	2301      	movs	r3, #1
 8006990:	e9c0 3504 	strd	r3, r5, [r0, #16]
 8006994:	4610      	mov	r0, r2
 8006996:	b003      	add	sp, #12
 8006998:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800699c:	bfbc      	itt	lt
 800699e:	464b      	movlt	r3, r9
 80069a0:	46a1      	movlt	r9, r4
 80069a2:	4630      	mov	r0, r6
 80069a4:	f8d9 1004 	ldr.w	r1, [r9, #4]
 80069a8:	bfba      	itte	lt
 80069aa:	461c      	movlt	r4, r3
 80069ac:	2501      	movlt	r5, #1
 80069ae:	2500      	movge	r5, #0
 80069b0:	f7ff fcf6 	bl	80063a0 <_Balloc>
 80069b4:	4602      	mov	r2, r0
 80069b6:	b918      	cbnz	r0, 80069c0 <__mdiff+0x60>
 80069b8:	4b31      	ldr	r3, [pc, #196]	@ (8006a80 <__mdiff+0x120>)
 80069ba:	f240 2145 	movw	r1, #581	@ 0x245
 80069be:	e7e3      	b.n	8006988 <__mdiff+0x28>
 80069c0:	f8d9 7010 	ldr.w	r7, [r9, #16]
 80069c4:	6926      	ldr	r6, [r4, #16]
 80069c6:	60c5      	str	r5, [r0, #12]
 80069c8:	f109 0310 	add.w	r3, r9, #16
 80069cc:	f109 0514 	add.w	r5, r9, #20
 80069d0:	f104 0e14 	add.w	lr, r4, #20
 80069d4:	f100 0b14 	add.w	fp, r0, #20
 80069d8:	eb05 0887 	add.w	r8, r5, r7, lsl #2
 80069dc:	eb0e 0686 	add.w	r6, lr, r6, lsl #2
 80069e0:	9301      	str	r3, [sp, #4]
 80069e2:	46d9      	mov	r9, fp
 80069e4:	f04f 0c00 	mov.w	ip, #0
 80069e8:	9b01      	ldr	r3, [sp, #4]
 80069ea:	f85e 0b04 	ldr.w	r0, [lr], #4
 80069ee:	f853 af04 	ldr.w	sl, [r3, #4]!
 80069f2:	9301      	str	r3, [sp, #4]
 80069f4:	fa1f f38a 	uxth.w	r3, sl
 80069f8:	4619      	mov	r1, r3
 80069fa:	b283      	uxth	r3, r0
 80069fc:	1acb      	subs	r3, r1, r3
 80069fe:	0c00      	lsrs	r0, r0, #16
 8006a00:	4463      	add	r3, ip
 8006a02:	ebc0 401a 	rsb	r0, r0, sl, lsr #16
 8006a06:	eb00 4023 	add.w	r0, r0, r3, asr #16
 8006a0a:	b29b      	uxth	r3, r3
 8006a0c:	ea43 4300 	orr.w	r3, r3, r0, lsl #16
 8006a10:	4576      	cmp	r6, lr
 8006a12:	f849 3b04 	str.w	r3, [r9], #4
 8006a16:	ea4f 4c20 	mov.w	ip, r0, asr #16
 8006a1a:	d8e5      	bhi.n	80069e8 <__mdiff+0x88>
 8006a1c:	1b33      	subs	r3, r6, r4
 8006a1e:	3b15      	subs	r3, #21
 8006a20:	f023 0303 	bic.w	r3, r3, #3
 8006a24:	3415      	adds	r4, #21
 8006a26:	3304      	adds	r3, #4
 8006a28:	42a6      	cmp	r6, r4
 8006a2a:	bf38      	it	cc
 8006a2c:	2304      	movcc	r3, #4
 8006a2e:	441d      	add	r5, r3
 8006a30:	445b      	add	r3, fp
 8006a32:	461e      	mov	r6, r3
 8006a34:	462c      	mov	r4, r5
 8006a36:	4544      	cmp	r4, r8
 8006a38:	d30e      	bcc.n	8006a58 <__mdiff+0xf8>
 8006a3a:	f108 0103 	add.w	r1, r8, #3
 8006a3e:	1b49      	subs	r1, r1, r5
 8006a40:	f021 0103 	bic.w	r1, r1, #3
 8006a44:	3d03      	subs	r5, #3
 8006a46:	45a8      	cmp	r8, r5
 8006a48:	bf38      	it	cc
 8006a4a:	2100      	movcc	r1, #0
 8006a4c:	440b      	add	r3, r1
 8006a4e:	f853 1d04 	ldr.w	r1, [r3, #-4]!
 8006a52:	b191      	cbz	r1, 8006a7a <__mdiff+0x11a>
 8006a54:	6117      	str	r7, [r2, #16]
 8006a56:	e79d      	b.n	8006994 <__mdiff+0x34>
 8006a58:	f854 1b04 	ldr.w	r1, [r4], #4
 8006a5c:	46e6      	mov	lr, ip
 8006a5e:	0c08      	lsrs	r0, r1, #16
 8006a60:	fa1c fc81 	uxtah	ip, ip, r1
 8006a64:	4471      	add	r1, lr
 8006a66:	eb00 402c 	add.w	r0, r0, ip, asr #16
 8006a6a:	b289      	uxth	r1, r1
 8006a6c:	ea41 4100 	orr.w	r1, r1, r0, lsl #16
 8006a70:	f846 1b04 	str.w	r1, [r6], #4
 8006a74:	ea4f 4c20 	mov.w	ip, r0, asr #16
 8006a78:	e7dd      	b.n	8006a36 <__mdiff+0xd6>
 8006a7a:	3f01      	subs	r7, #1
 8006a7c:	e7e7      	b.n	8006a4e <__mdiff+0xee>
 8006a7e:	bf00      	nop
 8006a80:	08009bb9 	.word	0x08009bb9
 8006a84:	08009bca 	.word	0x08009bca

08006a88 <__ulp>:
 8006a88:	b082      	sub	sp, #8
 8006a8a:	ed8d 0b00 	vstr	d0, [sp]
 8006a8e:	9a01      	ldr	r2, [sp, #4]
 8006a90:	4b0f      	ldr	r3, [pc, #60]	@ (8006ad0 <__ulp+0x48>)
 8006a92:	4013      	ands	r3, r2
 8006a94:	f1a3 7350 	sub.w	r3, r3, #54525952	@ 0x3400000
 8006a98:	2b00      	cmp	r3, #0
 8006a9a:	dc08      	bgt.n	8006aae <__ulp+0x26>
 8006a9c:	425b      	negs	r3, r3
 8006a9e:	f1b3 7fa0 	cmp.w	r3, #20971520	@ 0x1400000
 8006aa2:	ea4f 5223 	mov.w	r2, r3, asr #20
 8006aa6:	da04      	bge.n	8006ab2 <__ulp+0x2a>
 8006aa8:	f44f 2300 	mov.w	r3, #524288	@ 0x80000
 8006aac:	4113      	asrs	r3, r2
 8006aae:	2200      	movs	r2, #0
 8006ab0:	e008      	b.n	8006ac4 <__ulp+0x3c>
 8006ab2:	f1a2 0314 	sub.w	r3, r2, #20
 8006ab6:	2b1e      	cmp	r3, #30
 8006ab8:	bfda      	itte	le
 8006aba:	f04f 4200 	movle.w	r2, #2147483648	@ 0x80000000
 8006abe:	40da      	lsrle	r2, r3
 8006ac0:	2201      	movgt	r2, #1
 8006ac2:	2300      	movs	r3, #0
 8006ac4:	4619      	mov	r1, r3
 8006ac6:	4610      	mov	r0, r2
 8006ac8:	ec41 0b10 	vmov	d0, r0, r1
 8006acc:	b002      	add	sp, #8
 8006ace:	4770      	bx	lr
 8006ad0:	7ff00000 	.word	0x7ff00000

08006ad4 <__b2d>:
 8006ad4:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8006ad8:	6906      	ldr	r6, [r0, #16]
 8006ada:	f100 0814 	add.w	r8, r0, #20
 8006ade:	eb08 0686 	add.w	r6, r8, r6, lsl #2
 8006ae2:	1f37      	subs	r7, r6, #4
 8006ae4:	f856 2c04 	ldr.w	r2, [r6, #-4]
 8006ae8:	4610      	mov	r0, r2
 8006aea:	f7ff fd4b 	bl	8006584 <__hi0bits>
 8006aee:	f1c0 0320 	rsb	r3, r0, #32
 8006af2:	280a      	cmp	r0, #10
 8006af4:	600b      	str	r3, [r1, #0]
 8006af6:	491b      	ldr	r1, [pc, #108]	@ (8006b64 <__b2d+0x90>)
 8006af8:	dc15      	bgt.n	8006b26 <__b2d+0x52>
 8006afa:	f1c0 0c0b 	rsb	ip, r0, #11
 8006afe:	fa22 f30c 	lsr.w	r3, r2, ip
 8006b02:	45b8      	cmp	r8, r7
 8006b04:	ea43 0501 	orr.w	r5, r3, r1
 8006b08:	bf34      	ite	cc
 8006b0a:	f856 3c08 	ldrcc.w	r3, [r6, #-8]
 8006b0e:	2300      	movcs	r3, #0
 8006b10:	3015      	adds	r0, #21
 8006b12:	fa02 f000 	lsl.w	r0, r2, r0
 8006b16:	fa23 f30c 	lsr.w	r3, r3, ip
 8006b1a:	4303      	orrs	r3, r0
 8006b1c:	461c      	mov	r4, r3
 8006b1e:	ec45 4b10 	vmov	d0, r4, r5
 8006b22:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8006b26:	45b8      	cmp	r8, r7
 8006b28:	bf3a      	itte	cc
 8006b2a:	f856 3c08 	ldrcc.w	r3, [r6, #-8]
 8006b2e:	f1a6 0708 	subcc.w	r7, r6, #8
 8006b32:	2300      	movcs	r3, #0
 8006b34:	380b      	subs	r0, #11
 8006b36:	d012      	beq.n	8006b5e <__b2d+0x8a>
 8006b38:	f1c0 0120 	rsb	r1, r0, #32
 8006b3c:	fa23 f401 	lsr.w	r4, r3, r1
 8006b40:	4082      	lsls	r2, r0
 8006b42:	4322      	orrs	r2, r4
 8006b44:	4547      	cmp	r7, r8
 8006b46:	f042 557f 	orr.w	r5, r2, #1069547520	@ 0x3fc00000
 8006b4a:	bf8c      	ite	hi
 8006b4c:	f857 2c04 	ldrhi.w	r2, [r7, #-4]
 8006b50:	2200      	movls	r2, #0
 8006b52:	4083      	lsls	r3, r0
 8006b54:	40ca      	lsrs	r2, r1
 8006b56:	f445 1540 	orr.w	r5, r5, #3145728	@ 0x300000
 8006b5a:	4313      	orrs	r3, r2
 8006b5c:	e7de      	b.n	8006b1c <__b2d+0x48>
 8006b5e:	ea42 0501 	orr.w	r5, r2, r1
 8006b62:	e7db      	b.n	8006b1c <__b2d+0x48>
 8006b64:	3ff00000 	.word	0x3ff00000

08006b68 <__d2b>:
 8006b68:	e92d 43f7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, lr}
 8006b6c:	460f      	mov	r7, r1
 8006b6e:	2101      	movs	r1, #1
 8006b70:	ec59 8b10 	vmov	r8, r9, d0
 8006b74:	4616      	mov	r6, r2
 8006b76:	f7ff fc13 	bl	80063a0 <_Balloc>
 8006b7a:	4604      	mov	r4, r0
 8006b7c:	b930      	cbnz	r0, 8006b8c <__d2b+0x24>
 8006b7e:	4602      	mov	r2, r0
 8006b80:	4b23      	ldr	r3, [pc, #140]	@ (8006c10 <__d2b+0xa8>)
 8006b82:	4824      	ldr	r0, [pc, #144]	@ (8006c14 <__d2b+0xac>)
 8006b84:	f240 310f 	movw	r1, #783	@ 0x30f
 8006b88:	f001 fb46 	bl	8008218 <__assert_func>
 8006b8c:	f3c9 550a 	ubfx	r5, r9, #20, #11
 8006b90:	f3c9 0313 	ubfx	r3, r9, #0, #20
 8006b94:	b10d      	cbz	r5, 8006b9a <__d2b+0x32>
 8006b96:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8006b9a:	9301      	str	r3, [sp, #4]
 8006b9c:	f1b8 0300 	subs.w	r3, r8, #0
 8006ba0:	d023      	beq.n	8006bea <__d2b+0x82>
 8006ba2:	4668      	mov	r0, sp
 8006ba4:	9300      	str	r3, [sp, #0]
 8006ba6:	f7ff fd0c 	bl	80065c2 <__lo0bits>
 8006baa:	e9dd 1200 	ldrd	r1, r2, [sp]
 8006bae:	b1d0      	cbz	r0, 8006be6 <__d2b+0x7e>
 8006bb0:	f1c0 0320 	rsb	r3, r0, #32
 8006bb4:	fa02 f303 	lsl.w	r3, r2, r3
 8006bb8:	430b      	orrs	r3, r1
 8006bba:	40c2      	lsrs	r2, r0
 8006bbc:	6163      	str	r3, [r4, #20]
 8006bbe:	9201      	str	r2, [sp, #4]
 8006bc0:	9b01      	ldr	r3, [sp, #4]
 8006bc2:	61a3      	str	r3, [r4, #24]
 8006bc4:	2b00      	cmp	r3, #0
 8006bc6:	bf0c      	ite	eq
 8006bc8:	2201      	moveq	r2, #1
 8006bca:	2202      	movne	r2, #2
 8006bcc:	6122      	str	r2, [r4, #16]
 8006bce:	b1a5      	cbz	r5, 8006bfa <__d2b+0x92>
 8006bd0:	f2a5 4533 	subw	r5, r5, #1075	@ 0x433
 8006bd4:	4405      	add	r5, r0
 8006bd6:	603d      	str	r5, [r7, #0]
 8006bd8:	f1c0 0035 	rsb	r0, r0, #53	@ 0x35
 8006bdc:	6030      	str	r0, [r6, #0]
 8006bde:	4620      	mov	r0, r4
 8006be0:	b003      	add	sp, #12
 8006be2:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 8006be6:	6161      	str	r1, [r4, #20]
 8006be8:	e7ea      	b.n	8006bc0 <__d2b+0x58>
 8006bea:	a801      	add	r0, sp, #4
 8006bec:	f7ff fce9 	bl	80065c2 <__lo0bits>
 8006bf0:	9b01      	ldr	r3, [sp, #4]
 8006bf2:	6163      	str	r3, [r4, #20]
 8006bf4:	3020      	adds	r0, #32
 8006bf6:	2201      	movs	r2, #1
 8006bf8:	e7e8      	b.n	8006bcc <__d2b+0x64>
 8006bfa:	eb04 0382 	add.w	r3, r4, r2, lsl #2
 8006bfe:	f2a0 4032 	subw	r0, r0, #1074	@ 0x432
 8006c02:	6038      	str	r0, [r7, #0]
 8006c04:	6918      	ldr	r0, [r3, #16]
 8006c06:	f7ff fcbd 	bl	8006584 <__hi0bits>
 8006c0a:	ebc0 1042 	rsb	r0, r0, r2, lsl #5
 8006c0e:	e7e5      	b.n	8006bdc <__d2b+0x74>
 8006c10:	08009bb9 	.word	0x08009bb9
 8006c14:	08009bca 	.word	0x08009bca

08006c18 <__ratio>:
 8006c18:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8006c1c:	b085      	sub	sp, #20
 8006c1e:	e9cd 1000 	strd	r1, r0, [sp]
 8006c22:	a902      	add	r1, sp, #8
 8006c24:	f7ff ff56 	bl	8006ad4 <__b2d>
 8006c28:	9800      	ldr	r0, [sp, #0]
 8006c2a:	a903      	add	r1, sp, #12
 8006c2c:	ec55 4b10 	vmov	r4, r5, d0
 8006c30:	f7ff ff50 	bl	8006ad4 <__b2d>
 8006c34:	9b01      	ldr	r3, [sp, #4]
 8006c36:	6919      	ldr	r1, [r3, #16]
 8006c38:	9b00      	ldr	r3, [sp, #0]
 8006c3a:	691b      	ldr	r3, [r3, #16]
 8006c3c:	1ac9      	subs	r1, r1, r3
 8006c3e:	e9dd 3202 	ldrd	r3, r2, [sp, #8]
 8006c42:	1a9b      	subs	r3, r3, r2
 8006c44:	ec5b ab10 	vmov	sl, fp, d0
 8006c48:	eb03 1341 	add.w	r3, r3, r1, lsl #5
 8006c4c:	2b00      	cmp	r3, #0
 8006c4e:	bfce      	itee	gt
 8006c50:	462a      	movgt	r2, r5
 8006c52:	ebc3 3303 	rsble	r3, r3, r3, lsl #12
 8006c56:	465a      	movle	r2, fp
 8006c58:	462f      	mov	r7, r5
 8006c5a:	46d9      	mov	r9, fp
 8006c5c:	bfcc      	ite	gt
 8006c5e:	eb02 5703 	addgt.w	r7, r2, r3, lsl #20
 8006c62:	eb02 5903 	addle.w	r9, r2, r3, lsl #20
 8006c66:	464b      	mov	r3, r9
 8006c68:	4652      	mov	r2, sl
 8006c6a:	4620      	mov	r0, r4
 8006c6c:	4639      	mov	r1, r7
 8006c6e:	f7f9 fded 	bl	800084c <__aeabi_ddiv>
 8006c72:	ec41 0b10 	vmov	d0, r0, r1
 8006c76:	b005      	add	sp, #20
 8006c78:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}

08006c7c <__copybits>:
 8006c7c:	3901      	subs	r1, #1
 8006c7e:	b570      	push	{r4, r5, r6, lr}
 8006c80:	1149      	asrs	r1, r1, #5
 8006c82:	6914      	ldr	r4, [r2, #16]
 8006c84:	3101      	adds	r1, #1
 8006c86:	f102 0314 	add.w	r3, r2, #20
 8006c8a:	eb00 0181 	add.w	r1, r0, r1, lsl #2
 8006c8e:	eb03 0484 	add.w	r4, r3, r4, lsl #2
 8006c92:	1f05      	subs	r5, r0, #4
 8006c94:	42a3      	cmp	r3, r4
 8006c96:	d30c      	bcc.n	8006cb2 <__copybits+0x36>
 8006c98:	1aa3      	subs	r3, r4, r2
 8006c9a:	3b11      	subs	r3, #17
 8006c9c:	f023 0303 	bic.w	r3, r3, #3
 8006ca0:	3211      	adds	r2, #17
 8006ca2:	42a2      	cmp	r2, r4
 8006ca4:	bf88      	it	hi
 8006ca6:	2300      	movhi	r3, #0
 8006ca8:	4418      	add	r0, r3
 8006caa:	2300      	movs	r3, #0
 8006cac:	4288      	cmp	r0, r1
 8006cae:	d305      	bcc.n	8006cbc <__copybits+0x40>
 8006cb0:	bd70      	pop	{r4, r5, r6, pc}
 8006cb2:	f853 6b04 	ldr.w	r6, [r3], #4
 8006cb6:	f845 6f04 	str.w	r6, [r5, #4]!
 8006cba:	e7eb      	b.n	8006c94 <__copybits+0x18>
 8006cbc:	f840 3b04 	str.w	r3, [r0], #4
 8006cc0:	e7f4      	b.n	8006cac <__copybits+0x30>

08006cc2 <__any_on>:
 8006cc2:	f100 0214 	add.w	r2, r0, #20
 8006cc6:	6900      	ldr	r0, [r0, #16]
 8006cc8:	114b      	asrs	r3, r1, #5
 8006cca:	4298      	cmp	r0, r3
 8006ccc:	b510      	push	{r4, lr}
 8006cce:	db11      	blt.n	8006cf4 <__any_on+0x32>
 8006cd0:	dd0a      	ble.n	8006ce8 <__any_on+0x26>
 8006cd2:	f011 011f 	ands.w	r1, r1, #31
 8006cd6:	d007      	beq.n	8006ce8 <__any_on+0x26>
 8006cd8:	f852 4023 	ldr.w	r4, [r2, r3, lsl #2]
 8006cdc:	fa24 f001 	lsr.w	r0, r4, r1
 8006ce0:	fa00 f101 	lsl.w	r1, r0, r1
 8006ce4:	428c      	cmp	r4, r1
 8006ce6:	d10b      	bne.n	8006d00 <__any_on+0x3e>
 8006ce8:	eb02 0383 	add.w	r3, r2, r3, lsl #2
 8006cec:	4293      	cmp	r3, r2
 8006cee:	d803      	bhi.n	8006cf8 <__any_on+0x36>
 8006cf0:	2000      	movs	r0, #0
 8006cf2:	bd10      	pop	{r4, pc}
 8006cf4:	4603      	mov	r3, r0
 8006cf6:	e7f7      	b.n	8006ce8 <__any_on+0x26>
 8006cf8:	f853 1d04 	ldr.w	r1, [r3, #-4]!
 8006cfc:	2900      	cmp	r1, #0
 8006cfe:	d0f5      	beq.n	8006cec <__any_on+0x2a>
 8006d00:	2001      	movs	r0, #1
 8006d02:	e7f6      	b.n	8006cf2 <__any_on+0x30>

08006d04 <sulp>:
 8006d04:	b570      	push	{r4, r5, r6, lr}
 8006d06:	4604      	mov	r4, r0
 8006d08:	460d      	mov	r5, r1
 8006d0a:	ec45 4b10 	vmov	d0, r4, r5
 8006d0e:	4616      	mov	r6, r2
 8006d10:	f7ff feba 	bl	8006a88 <__ulp>
 8006d14:	ec51 0b10 	vmov	r0, r1, d0
 8006d18:	b17e      	cbz	r6, 8006d3a <sulp+0x36>
 8006d1a:	f3c5 530a 	ubfx	r3, r5, #20, #11
 8006d1e:	f1c3 036b 	rsb	r3, r3, #107	@ 0x6b
 8006d22:	2b00      	cmp	r3, #0
 8006d24:	dd09      	ble.n	8006d3a <sulp+0x36>
 8006d26:	051b      	lsls	r3, r3, #20
 8006d28:	f103 557f 	add.w	r5, r3, #1069547520	@ 0x3fc00000
 8006d2c:	2400      	movs	r4, #0
 8006d2e:	f505 1540 	add.w	r5, r5, #3145728	@ 0x300000
 8006d32:	4622      	mov	r2, r4
 8006d34:	462b      	mov	r3, r5
 8006d36:	f7f9 fc5f 	bl	80005f8 <__aeabi_dmul>
 8006d3a:	ec41 0b10 	vmov	d0, r0, r1
 8006d3e:	bd70      	pop	{r4, r5, r6, pc}

08006d40 <_strtod_l>:
 8006d40:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8006d44:	b09f      	sub	sp, #124	@ 0x7c
 8006d46:	460c      	mov	r4, r1
 8006d48:	9217      	str	r2, [sp, #92]	@ 0x5c
 8006d4a:	2200      	movs	r2, #0
 8006d4c:	921a      	str	r2, [sp, #104]	@ 0x68
 8006d4e:	9005      	str	r0, [sp, #20]
 8006d50:	f04f 0a00 	mov.w	sl, #0
 8006d54:	f04f 0b00 	mov.w	fp, #0
 8006d58:	460a      	mov	r2, r1
 8006d5a:	9219      	str	r2, [sp, #100]	@ 0x64
 8006d5c:	7811      	ldrb	r1, [r2, #0]
 8006d5e:	292b      	cmp	r1, #43	@ 0x2b
 8006d60:	d04a      	beq.n	8006df8 <_strtod_l+0xb8>
 8006d62:	d838      	bhi.n	8006dd6 <_strtod_l+0x96>
 8006d64:	290d      	cmp	r1, #13
 8006d66:	d832      	bhi.n	8006dce <_strtod_l+0x8e>
 8006d68:	2908      	cmp	r1, #8
 8006d6a:	d832      	bhi.n	8006dd2 <_strtod_l+0x92>
 8006d6c:	2900      	cmp	r1, #0
 8006d6e:	d03b      	beq.n	8006de8 <_strtod_l+0xa8>
 8006d70:	2200      	movs	r2, #0
 8006d72:	920b      	str	r2, [sp, #44]	@ 0x2c
 8006d74:	9d19      	ldr	r5, [sp, #100]	@ 0x64
 8006d76:	782a      	ldrb	r2, [r5, #0]
 8006d78:	2a30      	cmp	r2, #48	@ 0x30
 8006d7a:	f040 80b3 	bne.w	8006ee4 <_strtod_l+0x1a4>
 8006d7e:	786a      	ldrb	r2, [r5, #1]
 8006d80:	f002 02df 	and.w	r2, r2, #223	@ 0xdf
 8006d84:	2a58      	cmp	r2, #88	@ 0x58
 8006d86:	d16e      	bne.n	8006e66 <_strtod_l+0x126>
 8006d88:	9302      	str	r3, [sp, #8]
 8006d8a:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 8006d8c:	9301      	str	r3, [sp, #4]
 8006d8e:	ab1a      	add	r3, sp, #104	@ 0x68
 8006d90:	9300      	str	r3, [sp, #0]
 8006d92:	4a8e      	ldr	r2, [pc, #568]	@ (8006fcc <_strtod_l+0x28c>)
 8006d94:	9805      	ldr	r0, [sp, #20]
 8006d96:	ab1b      	add	r3, sp, #108	@ 0x6c
 8006d98:	a919      	add	r1, sp, #100	@ 0x64
 8006d9a:	f001 fad7 	bl	800834c <__gethex>
 8006d9e:	f010 060f 	ands.w	r6, r0, #15
 8006da2:	4604      	mov	r4, r0
 8006da4:	d005      	beq.n	8006db2 <_strtod_l+0x72>
 8006da6:	2e06      	cmp	r6, #6
 8006da8:	d128      	bne.n	8006dfc <_strtod_l+0xbc>
 8006daa:	3501      	adds	r5, #1
 8006dac:	2300      	movs	r3, #0
 8006dae:	9519      	str	r5, [sp, #100]	@ 0x64
 8006db0:	930b      	str	r3, [sp, #44]	@ 0x2c
 8006db2:	9b17      	ldr	r3, [sp, #92]	@ 0x5c
 8006db4:	2b00      	cmp	r3, #0
 8006db6:	f040 858e 	bne.w	80078d6 <_strtod_l+0xb96>
 8006dba:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 8006dbc:	b1cb      	cbz	r3, 8006df2 <_strtod_l+0xb2>
 8006dbe:	4652      	mov	r2, sl
 8006dc0:	f10b 4300 	add.w	r3, fp, #2147483648	@ 0x80000000
 8006dc4:	ec43 2b10 	vmov	d0, r2, r3
 8006dc8:	b01f      	add	sp, #124	@ 0x7c
 8006dca:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8006dce:	2920      	cmp	r1, #32
 8006dd0:	d1ce      	bne.n	8006d70 <_strtod_l+0x30>
 8006dd2:	3201      	adds	r2, #1
 8006dd4:	e7c1      	b.n	8006d5a <_strtod_l+0x1a>
 8006dd6:	292d      	cmp	r1, #45	@ 0x2d
 8006dd8:	d1ca      	bne.n	8006d70 <_strtod_l+0x30>
 8006dda:	2101      	movs	r1, #1
 8006ddc:	910b      	str	r1, [sp, #44]	@ 0x2c
 8006dde:	1c51      	adds	r1, r2, #1
 8006de0:	9119      	str	r1, [sp, #100]	@ 0x64
 8006de2:	7852      	ldrb	r2, [r2, #1]
 8006de4:	2a00      	cmp	r2, #0
 8006de6:	d1c5      	bne.n	8006d74 <_strtod_l+0x34>
 8006de8:	9b17      	ldr	r3, [sp, #92]	@ 0x5c
 8006dea:	9419      	str	r4, [sp, #100]	@ 0x64
 8006dec:	2b00      	cmp	r3, #0
 8006dee:	f040 8570 	bne.w	80078d2 <_strtod_l+0xb92>
 8006df2:	4652      	mov	r2, sl
 8006df4:	465b      	mov	r3, fp
 8006df6:	e7e5      	b.n	8006dc4 <_strtod_l+0x84>
 8006df8:	2100      	movs	r1, #0
 8006dfa:	e7ef      	b.n	8006ddc <_strtod_l+0x9c>
 8006dfc:	9a1a      	ldr	r2, [sp, #104]	@ 0x68
 8006dfe:	b13a      	cbz	r2, 8006e10 <_strtod_l+0xd0>
 8006e00:	2135      	movs	r1, #53	@ 0x35
 8006e02:	a81c      	add	r0, sp, #112	@ 0x70
 8006e04:	f7ff ff3a 	bl	8006c7c <__copybits>
 8006e08:	991a      	ldr	r1, [sp, #104]	@ 0x68
 8006e0a:	9805      	ldr	r0, [sp, #20]
 8006e0c:	f7ff fb08 	bl	8006420 <_Bfree>
 8006e10:	3e01      	subs	r6, #1
 8006e12:	9a1b      	ldr	r2, [sp, #108]	@ 0x6c
 8006e14:	2e04      	cmp	r6, #4
 8006e16:	d806      	bhi.n	8006e26 <_strtod_l+0xe6>
 8006e18:	e8df f006 	tbb	[pc, r6]
 8006e1c:	201d0314 	.word	0x201d0314
 8006e20:	14          	.byte	0x14
 8006e21:	00          	.byte	0x00
 8006e22:	e9dd ab1c 	ldrd	sl, fp, [sp, #112]	@ 0x70
 8006e26:	05e1      	lsls	r1, r4, #23
 8006e28:	bf48      	it	mi
 8006e2a:	f04b 4b00 	orrmi.w	fp, fp, #2147483648	@ 0x80000000
 8006e2e:	f02b 4300 	bic.w	r3, fp, #2147483648	@ 0x80000000
 8006e32:	0d1b      	lsrs	r3, r3, #20
 8006e34:	051b      	lsls	r3, r3, #20
 8006e36:	2b00      	cmp	r3, #0
 8006e38:	d1bb      	bne.n	8006db2 <_strtod_l+0x72>
 8006e3a:	f7fe fb21 	bl	8005480 <__errno>
 8006e3e:	2322      	movs	r3, #34	@ 0x22
 8006e40:	6003      	str	r3, [r0, #0]
 8006e42:	e7b6      	b.n	8006db2 <_strtod_l+0x72>
 8006e44:	e9dd a31c 	ldrd	sl, r3, [sp, #112]	@ 0x70
 8006e48:	f202 4233 	addw	r2, r2, #1075	@ 0x433
 8006e4c:	f423 1380 	bic.w	r3, r3, #1048576	@ 0x100000
 8006e50:	ea43 5b02 	orr.w	fp, r3, r2, lsl #20
 8006e54:	e7e7      	b.n	8006e26 <_strtod_l+0xe6>
 8006e56:	f8df b17c 	ldr.w	fp, [pc, #380]	@ 8006fd4 <_strtod_l+0x294>
 8006e5a:	e7e4      	b.n	8006e26 <_strtod_l+0xe6>
 8006e5c:	f06f 4b00 	mvn.w	fp, #2147483648	@ 0x80000000
 8006e60:	f04f 3aff 	mov.w	sl, #4294967295
 8006e64:	e7df      	b.n	8006e26 <_strtod_l+0xe6>
 8006e66:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 8006e68:	1c5a      	adds	r2, r3, #1
 8006e6a:	9219      	str	r2, [sp, #100]	@ 0x64
 8006e6c:	785b      	ldrb	r3, [r3, #1]
 8006e6e:	2b30      	cmp	r3, #48	@ 0x30
 8006e70:	d0f9      	beq.n	8006e66 <_strtod_l+0x126>
 8006e72:	2b00      	cmp	r3, #0
 8006e74:	d09d      	beq.n	8006db2 <_strtod_l+0x72>
 8006e76:	2301      	movs	r3, #1
 8006e78:	9309      	str	r3, [sp, #36]	@ 0x24
 8006e7a:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 8006e7c:	930c      	str	r3, [sp, #48]	@ 0x30
 8006e7e:	2300      	movs	r3, #0
 8006e80:	9308      	str	r3, [sp, #32]
 8006e82:	930a      	str	r3, [sp, #40]	@ 0x28
 8006e84:	461f      	mov	r7, r3
 8006e86:	220a      	movs	r2, #10
 8006e88:	9819      	ldr	r0, [sp, #100]	@ 0x64
 8006e8a:	7805      	ldrb	r5, [r0, #0]
 8006e8c:	f1a5 0330 	sub.w	r3, r5, #48	@ 0x30
 8006e90:	b2d9      	uxtb	r1, r3
 8006e92:	2909      	cmp	r1, #9
 8006e94:	d928      	bls.n	8006ee8 <_strtod_l+0x1a8>
 8006e96:	494e      	ldr	r1, [pc, #312]	@ (8006fd0 <_strtod_l+0x290>)
 8006e98:	2201      	movs	r2, #1
 8006e9a:	f001 f991 	bl	80081c0 <strncmp>
 8006e9e:	2800      	cmp	r0, #0
 8006ea0:	d032      	beq.n	8006f08 <_strtod_l+0x1c8>
 8006ea2:	2000      	movs	r0, #0
 8006ea4:	462a      	mov	r2, r5
 8006ea6:	4681      	mov	r9, r0
 8006ea8:	463d      	mov	r5, r7
 8006eaa:	4603      	mov	r3, r0
 8006eac:	2a65      	cmp	r2, #101	@ 0x65
 8006eae:	d001      	beq.n	8006eb4 <_strtod_l+0x174>
 8006eb0:	2a45      	cmp	r2, #69	@ 0x45
 8006eb2:	d114      	bne.n	8006ede <_strtod_l+0x19e>
 8006eb4:	b91d      	cbnz	r5, 8006ebe <_strtod_l+0x17e>
 8006eb6:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 8006eb8:	4302      	orrs	r2, r0
 8006eba:	d095      	beq.n	8006de8 <_strtod_l+0xa8>
 8006ebc:	2500      	movs	r5, #0
 8006ebe:	9c19      	ldr	r4, [sp, #100]	@ 0x64
 8006ec0:	1c62      	adds	r2, r4, #1
 8006ec2:	9219      	str	r2, [sp, #100]	@ 0x64
 8006ec4:	7862      	ldrb	r2, [r4, #1]
 8006ec6:	2a2b      	cmp	r2, #43	@ 0x2b
 8006ec8:	d077      	beq.n	8006fba <_strtod_l+0x27a>
 8006eca:	2a2d      	cmp	r2, #45	@ 0x2d
 8006ecc:	d07b      	beq.n	8006fc6 <_strtod_l+0x286>
 8006ece:	f04f 0c00 	mov.w	ip, #0
 8006ed2:	f1a2 0130 	sub.w	r1, r2, #48	@ 0x30
 8006ed6:	2909      	cmp	r1, #9
 8006ed8:	f240 8082 	bls.w	8006fe0 <_strtod_l+0x2a0>
 8006edc:	9419      	str	r4, [sp, #100]	@ 0x64
 8006ede:	f04f 0800 	mov.w	r8, #0
 8006ee2:	e0a2      	b.n	800702a <_strtod_l+0x2ea>
 8006ee4:	2300      	movs	r3, #0
 8006ee6:	e7c7      	b.n	8006e78 <_strtod_l+0x138>
 8006ee8:	2f08      	cmp	r7, #8
 8006eea:	bfd5      	itete	le
 8006eec:	990a      	ldrle	r1, [sp, #40]	@ 0x28
 8006eee:	9908      	ldrgt	r1, [sp, #32]
 8006ef0:	fb02 3301 	mlale	r3, r2, r1, r3
 8006ef4:	fb02 3301 	mlagt	r3, r2, r1, r3
 8006ef8:	f100 0001 	add.w	r0, r0, #1
 8006efc:	bfd4      	ite	le
 8006efe:	930a      	strle	r3, [sp, #40]	@ 0x28
 8006f00:	9308      	strgt	r3, [sp, #32]
 8006f02:	3701      	adds	r7, #1
 8006f04:	9019      	str	r0, [sp, #100]	@ 0x64
 8006f06:	e7bf      	b.n	8006e88 <_strtod_l+0x148>
 8006f08:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 8006f0a:	1c5a      	adds	r2, r3, #1
 8006f0c:	9219      	str	r2, [sp, #100]	@ 0x64
 8006f0e:	785a      	ldrb	r2, [r3, #1]
 8006f10:	b37f      	cbz	r7, 8006f72 <_strtod_l+0x232>
 8006f12:	4681      	mov	r9, r0
 8006f14:	463d      	mov	r5, r7
 8006f16:	f1a2 0330 	sub.w	r3, r2, #48	@ 0x30
 8006f1a:	2b09      	cmp	r3, #9
 8006f1c:	d912      	bls.n	8006f44 <_strtod_l+0x204>
 8006f1e:	2301      	movs	r3, #1
 8006f20:	e7c4      	b.n	8006eac <_strtod_l+0x16c>
 8006f22:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 8006f24:	1c5a      	adds	r2, r3, #1
 8006f26:	9219      	str	r2, [sp, #100]	@ 0x64
 8006f28:	785a      	ldrb	r2, [r3, #1]
 8006f2a:	3001      	adds	r0, #1
 8006f2c:	2a30      	cmp	r2, #48	@ 0x30
 8006f2e:	d0f8      	beq.n	8006f22 <_strtod_l+0x1e2>
 8006f30:	f1a2 0331 	sub.w	r3, r2, #49	@ 0x31
 8006f34:	2b08      	cmp	r3, #8
 8006f36:	f200 84d3 	bhi.w	80078e0 <_strtod_l+0xba0>
 8006f3a:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 8006f3c:	930c      	str	r3, [sp, #48]	@ 0x30
 8006f3e:	4681      	mov	r9, r0
 8006f40:	2000      	movs	r0, #0
 8006f42:	4605      	mov	r5, r0
 8006f44:	3a30      	subs	r2, #48	@ 0x30
 8006f46:	f100 0301 	add.w	r3, r0, #1
 8006f4a:	d02a      	beq.n	8006fa2 <_strtod_l+0x262>
 8006f4c:	4499      	add	r9, r3
 8006f4e:	eb00 0c05 	add.w	ip, r0, r5
 8006f52:	462b      	mov	r3, r5
 8006f54:	210a      	movs	r1, #10
 8006f56:	4563      	cmp	r3, ip
 8006f58:	d10d      	bne.n	8006f76 <_strtod_l+0x236>
 8006f5a:	1c69      	adds	r1, r5, #1
 8006f5c:	4401      	add	r1, r0
 8006f5e:	4428      	add	r0, r5
 8006f60:	2808      	cmp	r0, #8
 8006f62:	dc16      	bgt.n	8006f92 <_strtod_l+0x252>
 8006f64:	980a      	ldr	r0, [sp, #40]	@ 0x28
 8006f66:	230a      	movs	r3, #10
 8006f68:	fb03 2300 	mla	r3, r3, r0, r2
 8006f6c:	930a      	str	r3, [sp, #40]	@ 0x28
 8006f6e:	2300      	movs	r3, #0
 8006f70:	e018      	b.n	8006fa4 <_strtod_l+0x264>
 8006f72:	4638      	mov	r0, r7
 8006f74:	e7da      	b.n	8006f2c <_strtod_l+0x1ec>
 8006f76:	2b08      	cmp	r3, #8
 8006f78:	f103 0301 	add.w	r3, r3, #1
 8006f7c:	dc03      	bgt.n	8006f86 <_strtod_l+0x246>
 8006f7e:	9e0a      	ldr	r6, [sp, #40]	@ 0x28
 8006f80:	434e      	muls	r6, r1
 8006f82:	960a      	str	r6, [sp, #40]	@ 0x28
 8006f84:	e7e7      	b.n	8006f56 <_strtod_l+0x216>
 8006f86:	2b10      	cmp	r3, #16
 8006f88:	bfde      	ittt	le
 8006f8a:	9e08      	ldrle	r6, [sp, #32]
 8006f8c:	434e      	mulle	r6, r1
 8006f8e:	9608      	strle	r6, [sp, #32]
 8006f90:	e7e1      	b.n	8006f56 <_strtod_l+0x216>
 8006f92:	280f      	cmp	r0, #15
 8006f94:	dceb      	bgt.n	8006f6e <_strtod_l+0x22e>
 8006f96:	9808      	ldr	r0, [sp, #32]
 8006f98:	230a      	movs	r3, #10
 8006f9a:	fb03 2300 	mla	r3, r3, r0, r2
 8006f9e:	9308      	str	r3, [sp, #32]
 8006fa0:	e7e5      	b.n	8006f6e <_strtod_l+0x22e>
 8006fa2:	4629      	mov	r1, r5
 8006fa4:	9a19      	ldr	r2, [sp, #100]	@ 0x64
 8006fa6:	1c50      	adds	r0, r2, #1
 8006fa8:	9019      	str	r0, [sp, #100]	@ 0x64
 8006faa:	7852      	ldrb	r2, [r2, #1]
 8006fac:	4618      	mov	r0, r3
 8006fae:	460d      	mov	r5, r1
 8006fb0:	e7b1      	b.n	8006f16 <_strtod_l+0x1d6>
 8006fb2:	f04f 0900 	mov.w	r9, #0
 8006fb6:	2301      	movs	r3, #1
 8006fb8:	e77d      	b.n	8006eb6 <_strtod_l+0x176>
 8006fba:	f04f 0c00 	mov.w	ip, #0
 8006fbe:	1ca2      	adds	r2, r4, #2
 8006fc0:	9219      	str	r2, [sp, #100]	@ 0x64
 8006fc2:	78a2      	ldrb	r2, [r4, #2]
 8006fc4:	e785      	b.n	8006ed2 <_strtod_l+0x192>
 8006fc6:	f04f 0c01 	mov.w	ip, #1
 8006fca:	e7f8      	b.n	8006fbe <_strtod_l+0x27e>
 8006fcc:	08009d38 	.word	0x08009d38
 8006fd0:	08009d20 	.word	0x08009d20
 8006fd4:	7ff00000 	.word	0x7ff00000
 8006fd8:	9a19      	ldr	r2, [sp, #100]	@ 0x64
 8006fda:	1c51      	adds	r1, r2, #1
 8006fdc:	9119      	str	r1, [sp, #100]	@ 0x64
 8006fde:	7852      	ldrb	r2, [r2, #1]
 8006fe0:	2a30      	cmp	r2, #48	@ 0x30
 8006fe2:	d0f9      	beq.n	8006fd8 <_strtod_l+0x298>
 8006fe4:	f1a2 0131 	sub.w	r1, r2, #49	@ 0x31
 8006fe8:	2908      	cmp	r1, #8
 8006fea:	f63f af78 	bhi.w	8006ede <_strtod_l+0x19e>
 8006fee:	3a30      	subs	r2, #48	@ 0x30
 8006ff0:	920e      	str	r2, [sp, #56]	@ 0x38
 8006ff2:	9a19      	ldr	r2, [sp, #100]	@ 0x64
 8006ff4:	920f      	str	r2, [sp, #60]	@ 0x3c
 8006ff6:	f04f 080a 	mov.w	r8, #10
 8006ffa:	9a19      	ldr	r2, [sp, #100]	@ 0x64
 8006ffc:	1c56      	adds	r6, r2, #1
 8006ffe:	9619      	str	r6, [sp, #100]	@ 0x64
 8007000:	7852      	ldrb	r2, [r2, #1]
 8007002:	f1a2 0e30 	sub.w	lr, r2, #48	@ 0x30
 8007006:	f1be 0f09 	cmp.w	lr, #9
 800700a:	d939      	bls.n	8007080 <_strtod_l+0x340>
 800700c:	990f      	ldr	r1, [sp, #60]	@ 0x3c
 800700e:	1a76      	subs	r6, r6, r1
 8007010:	2e08      	cmp	r6, #8
 8007012:	f644 681f 	movw	r8, #19999	@ 0x4e1f
 8007016:	dc03      	bgt.n	8007020 <_strtod_l+0x2e0>
 8007018:	990e      	ldr	r1, [sp, #56]	@ 0x38
 800701a:	4588      	cmp	r8, r1
 800701c:	bfa8      	it	ge
 800701e:	4688      	movge	r8, r1
 8007020:	f1bc 0f00 	cmp.w	ip, #0
 8007024:	d001      	beq.n	800702a <_strtod_l+0x2ea>
 8007026:	f1c8 0800 	rsb	r8, r8, #0
 800702a:	2d00      	cmp	r5, #0
 800702c:	d14e      	bne.n	80070cc <_strtod_l+0x38c>
 800702e:	9909      	ldr	r1, [sp, #36]	@ 0x24
 8007030:	4308      	orrs	r0, r1
 8007032:	f47f aebe 	bne.w	8006db2 <_strtod_l+0x72>
 8007036:	2b00      	cmp	r3, #0
 8007038:	f47f aed6 	bne.w	8006de8 <_strtod_l+0xa8>
 800703c:	2a69      	cmp	r2, #105	@ 0x69
 800703e:	d028      	beq.n	8007092 <_strtod_l+0x352>
 8007040:	dc25      	bgt.n	800708e <_strtod_l+0x34e>
 8007042:	2a49      	cmp	r2, #73	@ 0x49
 8007044:	d025      	beq.n	8007092 <_strtod_l+0x352>
 8007046:	2a4e      	cmp	r2, #78	@ 0x4e
 8007048:	f47f aece 	bne.w	8006de8 <_strtod_l+0xa8>
 800704c:	499b      	ldr	r1, [pc, #620]	@ (80072bc <_strtod_l+0x57c>)
 800704e:	a819      	add	r0, sp, #100	@ 0x64
 8007050:	f001 fb9e 	bl	8008790 <__match>
 8007054:	2800      	cmp	r0, #0
 8007056:	f43f aec7 	beq.w	8006de8 <_strtod_l+0xa8>
 800705a:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 800705c:	781b      	ldrb	r3, [r3, #0]
 800705e:	2b28      	cmp	r3, #40	@ 0x28
 8007060:	d12e      	bne.n	80070c0 <_strtod_l+0x380>
 8007062:	4997      	ldr	r1, [pc, #604]	@ (80072c0 <_strtod_l+0x580>)
 8007064:	aa1c      	add	r2, sp, #112	@ 0x70
 8007066:	a819      	add	r0, sp, #100	@ 0x64
 8007068:	f001 fba6 	bl	80087b8 <__hexnan>
 800706c:	2805      	cmp	r0, #5
 800706e:	d127      	bne.n	80070c0 <_strtod_l+0x380>
 8007070:	9b1d      	ldr	r3, [sp, #116]	@ 0x74
 8007072:	f8dd a070 	ldr.w	sl, [sp, #112]	@ 0x70
 8007076:	f043 4bff 	orr.w	fp, r3, #2139095040	@ 0x7f800000
 800707a:	f44b 0be0 	orr.w	fp, fp, #7340032	@ 0x700000
 800707e:	e698      	b.n	8006db2 <_strtod_l+0x72>
 8007080:	990e      	ldr	r1, [sp, #56]	@ 0x38
 8007082:	fb08 2101 	mla	r1, r8, r1, r2
 8007086:	f1a1 0230 	sub.w	r2, r1, #48	@ 0x30
 800708a:	920e      	str	r2, [sp, #56]	@ 0x38
 800708c:	e7b5      	b.n	8006ffa <_strtod_l+0x2ba>
 800708e:	2a6e      	cmp	r2, #110	@ 0x6e
 8007090:	e7da      	b.n	8007048 <_strtod_l+0x308>
 8007092:	498c      	ldr	r1, [pc, #560]	@ (80072c4 <_strtod_l+0x584>)
 8007094:	a819      	add	r0, sp, #100	@ 0x64
 8007096:	f001 fb7b 	bl	8008790 <__match>
 800709a:	2800      	cmp	r0, #0
 800709c:	f43f aea4 	beq.w	8006de8 <_strtod_l+0xa8>
 80070a0:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 80070a2:	4989      	ldr	r1, [pc, #548]	@ (80072c8 <_strtod_l+0x588>)
 80070a4:	3b01      	subs	r3, #1
 80070a6:	a819      	add	r0, sp, #100	@ 0x64
 80070a8:	9319      	str	r3, [sp, #100]	@ 0x64
 80070aa:	f001 fb71 	bl	8008790 <__match>
 80070ae:	b910      	cbnz	r0, 80070b6 <_strtod_l+0x376>
 80070b0:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 80070b2:	3301      	adds	r3, #1
 80070b4:	9319      	str	r3, [sp, #100]	@ 0x64
 80070b6:	f8df b220 	ldr.w	fp, [pc, #544]	@ 80072d8 <_strtod_l+0x598>
 80070ba:	f04f 0a00 	mov.w	sl, #0
 80070be:	e678      	b.n	8006db2 <_strtod_l+0x72>
 80070c0:	4882      	ldr	r0, [pc, #520]	@ (80072cc <_strtod_l+0x58c>)
 80070c2:	f001 f8a1 	bl	8008208 <nan>
 80070c6:	ec5b ab10 	vmov	sl, fp, d0
 80070ca:	e672      	b.n	8006db2 <_strtod_l+0x72>
 80070cc:	eba8 0309 	sub.w	r3, r8, r9
 80070d0:	980a      	ldr	r0, [sp, #40]	@ 0x28
 80070d2:	9309      	str	r3, [sp, #36]	@ 0x24
 80070d4:	2f00      	cmp	r7, #0
 80070d6:	bf08      	it	eq
 80070d8:	462f      	moveq	r7, r5
 80070da:	2d10      	cmp	r5, #16
 80070dc:	462c      	mov	r4, r5
 80070de:	bfa8      	it	ge
 80070e0:	2410      	movge	r4, #16
 80070e2:	f7f9 fa0f 	bl	8000504 <__aeabi_ui2d>
 80070e6:	2d09      	cmp	r5, #9
 80070e8:	4682      	mov	sl, r0
 80070ea:	468b      	mov	fp, r1
 80070ec:	dc13      	bgt.n	8007116 <_strtod_l+0x3d6>
 80070ee:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 80070f0:	2b00      	cmp	r3, #0
 80070f2:	f43f ae5e 	beq.w	8006db2 <_strtod_l+0x72>
 80070f6:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 80070f8:	dd78      	ble.n	80071ec <_strtod_l+0x4ac>
 80070fa:	2b16      	cmp	r3, #22
 80070fc:	dc5f      	bgt.n	80071be <_strtod_l+0x47e>
 80070fe:	4974      	ldr	r1, [pc, #464]	@ (80072d0 <_strtod_l+0x590>)
 8007100:	eb01 01c3 	add.w	r1, r1, r3, lsl #3
 8007104:	e9d1 0100 	ldrd	r0, r1, [r1]
 8007108:	4652      	mov	r2, sl
 800710a:	465b      	mov	r3, fp
 800710c:	f7f9 fa74 	bl	80005f8 <__aeabi_dmul>
 8007110:	4682      	mov	sl, r0
 8007112:	468b      	mov	fp, r1
 8007114:	e64d      	b.n	8006db2 <_strtod_l+0x72>
 8007116:	4b6e      	ldr	r3, [pc, #440]	@ (80072d0 <_strtod_l+0x590>)
 8007118:	eb03 03c4 	add.w	r3, r3, r4, lsl #3
 800711c:	e953 2312 	ldrd	r2, r3, [r3, #-72]	@ 0x48
 8007120:	f7f9 fa6a 	bl	80005f8 <__aeabi_dmul>
 8007124:	4682      	mov	sl, r0
 8007126:	9808      	ldr	r0, [sp, #32]
 8007128:	468b      	mov	fp, r1
 800712a:	f7f9 f9eb 	bl	8000504 <__aeabi_ui2d>
 800712e:	4602      	mov	r2, r0
 8007130:	460b      	mov	r3, r1
 8007132:	4650      	mov	r0, sl
 8007134:	4659      	mov	r1, fp
 8007136:	f7f9 f8a9 	bl	800028c <__adddf3>
 800713a:	2d0f      	cmp	r5, #15
 800713c:	4682      	mov	sl, r0
 800713e:	468b      	mov	fp, r1
 8007140:	ddd5      	ble.n	80070ee <_strtod_l+0x3ae>
 8007142:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8007144:	1b2c      	subs	r4, r5, r4
 8007146:	441c      	add	r4, r3
 8007148:	2c00      	cmp	r4, #0
 800714a:	f340 8096 	ble.w	800727a <_strtod_l+0x53a>
 800714e:	f014 030f 	ands.w	r3, r4, #15
 8007152:	d00a      	beq.n	800716a <_strtod_l+0x42a>
 8007154:	495e      	ldr	r1, [pc, #376]	@ (80072d0 <_strtod_l+0x590>)
 8007156:	eb01 01c3 	add.w	r1, r1, r3, lsl #3
 800715a:	4652      	mov	r2, sl
 800715c:	465b      	mov	r3, fp
 800715e:	e9d1 0100 	ldrd	r0, r1, [r1]
 8007162:	f7f9 fa49 	bl	80005f8 <__aeabi_dmul>
 8007166:	4682      	mov	sl, r0
 8007168:	468b      	mov	fp, r1
 800716a:	f034 040f 	bics.w	r4, r4, #15
 800716e:	d073      	beq.n	8007258 <_strtod_l+0x518>
 8007170:	f5b4 7f9a 	cmp.w	r4, #308	@ 0x134
 8007174:	dd48      	ble.n	8007208 <_strtod_l+0x4c8>
 8007176:	2400      	movs	r4, #0
 8007178:	46a0      	mov	r8, r4
 800717a:	940a      	str	r4, [sp, #40]	@ 0x28
 800717c:	46a1      	mov	r9, r4
 800717e:	9a05      	ldr	r2, [sp, #20]
 8007180:	f8df b154 	ldr.w	fp, [pc, #340]	@ 80072d8 <_strtod_l+0x598>
 8007184:	2322      	movs	r3, #34	@ 0x22
 8007186:	6013      	str	r3, [r2, #0]
 8007188:	f04f 0a00 	mov.w	sl, #0
 800718c:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 800718e:	2b00      	cmp	r3, #0
 8007190:	f43f ae0f 	beq.w	8006db2 <_strtod_l+0x72>
 8007194:	991a      	ldr	r1, [sp, #104]	@ 0x68
 8007196:	9805      	ldr	r0, [sp, #20]
 8007198:	f7ff f942 	bl	8006420 <_Bfree>
 800719c:	9805      	ldr	r0, [sp, #20]
 800719e:	4649      	mov	r1, r9
 80071a0:	f7ff f93e 	bl	8006420 <_Bfree>
 80071a4:	9805      	ldr	r0, [sp, #20]
 80071a6:	4641      	mov	r1, r8
 80071a8:	f7ff f93a 	bl	8006420 <_Bfree>
 80071ac:	990a      	ldr	r1, [sp, #40]	@ 0x28
 80071ae:	9805      	ldr	r0, [sp, #20]
 80071b0:	f7ff f936 	bl	8006420 <_Bfree>
 80071b4:	9805      	ldr	r0, [sp, #20]
 80071b6:	4621      	mov	r1, r4
 80071b8:	f7ff f932 	bl	8006420 <_Bfree>
 80071bc:	e5f9      	b.n	8006db2 <_strtod_l+0x72>
 80071be:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 80071c0:	f1c5 0325 	rsb	r3, r5, #37	@ 0x25
 80071c4:	4293      	cmp	r3, r2
 80071c6:	dbbc      	blt.n	8007142 <_strtod_l+0x402>
 80071c8:	4c41      	ldr	r4, [pc, #260]	@ (80072d0 <_strtod_l+0x590>)
 80071ca:	f1c5 050f 	rsb	r5, r5, #15
 80071ce:	eb04 01c5 	add.w	r1, r4, r5, lsl #3
 80071d2:	4652      	mov	r2, sl
 80071d4:	465b      	mov	r3, fp
 80071d6:	e9d1 0100 	ldrd	r0, r1, [r1]
 80071da:	f7f9 fa0d 	bl	80005f8 <__aeabi_dmul>
 80071de:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 80071e0:	1b5d      	subs	r5, r3, r5
 80071e2:	eb04 04c5 	add.w	r4, r4, r5, lsl #3
 80071e6:	e9d4 2300 	ldrd	r2, r3, [r4]
 80071ea:	e78f      	b.n	800710c <_strtod_l+0x3cc>
 80071ec:	3316      	adds	r3, #22
 80071ee:	dba8      	blt.n	8007142 <_strtod_l+0x402>
 80071f0:	4b37      	ldr	r3, [pc, #220]	@ (80072d0 <_strtod_l+0x590>)
 80071f2:	eba9 0808 	sub.w	r8, r9, r8
 80071f6:	eb03 08c8 	add.w	r8, r3, r8, lsl #3
 80071fa:	e9d8 2300 	ldrd	r2, r3, [r8]
 80071fe:	4650      	mov	r0, sl
 8007200:	4659      	mov	r1, fp
 8007202:	f7f9 fb23 	bl	800084c <__aeabi_ddiv>
 8007206:	e783      	b.n	8007110 <_strtod_l+0x3d0>
 8007208:	4b32      	ldr	r3, [pc, #200]	@ (80072d4 <_strtod_l+0x594>)
 800720a:	9308      	str	r3, [sp, #32]
 800720c:	2300      	movs	r3, #0
 800720e:	1124      	asrs	r4, r4, #4
 8007210:	4650      	mov	r0, sl
 8007212:	4659      	mov	r1, fp
 8007214:	461e      	mov	r6, r3
 8007216:	2c01      	cmp	r4, #1
 8007218:	dc21      	bgt.n	800725e <_strtod_l+0x51e>
 800721a:	b10b      	cbz	r3, 8007220 <_strtod_l+0x4e0>
 800721c:	4682      	mov	sl, r0
 800721e:	468b      	mov	fp, r1
 8007220:	492c      	ldr	r1, [pc, #176]	@ (80072d4 <_strtod_l+0x594>)
 8007222:	f1ab 7b54 	sub.w	fp, fp, #55574528	@ 0x3500000
 8007226:	eb01 01c6 	add.w	r1, r1, r6, lsl #3
 800722a:	4652      	mov	r2, sl
 800722c:	465b      	mov	r3, fp
 800722e:	e9d1 0100 	ldrd	r0, r1, [r1]
 8007232:	f7f9 f9e1 	bl	80005f8 <__aeabi_dmul>
 8007236:	4b28      	ldr	r3, [pc, #160]	@ (80072d8 <_strtod_l+0x598>)
 8007238:	460a      	mov	r2, r1
 800723a:	400b      	ands	r3, r1
 800723c:	4927      	ldr	r1, [pc, #156]	@ (80072dc <_strtod_l+0x59c>)
 800723e:	428b      	cmp	r3, r1
 8007240:	4682      	mov	sl, r0
 8007242:	d898      	bhi.n	8007176 <_strtod_l+0x436>
 8007244:	f5a1 1180 	sub.w	r1, r1, #1048576	@ 0x100000
 8007248:	428b      	cmp	r3, r1
 800724a:	bf86      	itte	hi
 800724c:	f8df b090 	ldrhi.w	fp, [pc, #144]	@ 80072e0 <_strtod_l+0x5a0>
 8007250:	f04f 3aff 	movhi.w	sl, #4294967295
 8007254:	f102 7b54 	addls.w	fp, r2, #55574528	@ 0x3500000
 8007258:	2300      	movs	r3, #0
 800725a:	9308      	str	r3, [sp, #32]
 800725c:	e07a      	b.n	8007354 <_strtod_l+0x614>
 800725e:	07e2      	lsls	r2, r4, #31
 8007260:	d505      	bpl.n	800726e <_strtod_l+0x52e>
 8007262:	9b08      	ldr	r3, [sp, #32]
 8007264:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007268:	f7f9 f9c6 	bl	80005f8 <__aeabi_dmul>
 800726c:	2301      	movs	r3, #1
 800726e:	9a08      	ldr	r2, [sp, #32]
 8007270:	3208      	adds	r2, #8
 8007272:	3601      	adds	r6, #1
 8007274:	1064      	asrs	r4, r4, #1
 8007276:	9208      	str	r2, [sp, #32]
 8007278:	e7cd      	b.n	8007216 <_strtod_l+0x4d6>
 800727a:	d0ed      	beq.n	8007258 <_strtod_l+0x518>
 800727c:	4264      	negs	r4, r4
 800727e:	f014 020f 	ands.w	r2, r4, #15
 8007282:	d00a      	beq.n	800729a <_strtod_l+0x55a>
 8007284:	4b12      	ldr	r3, [pc, #72]	@ (80072d0 <_strtod_l+0x590>)
 8007286:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 800728a:	4650      	mov	r0, sl
 800728c:	4659      	mov	r1, fp
 800728e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007292:	f7f9 fadb 	bl	800084c <__aeabi_ddiv>
 8007296:	4682      	mov	sl, r0
 8007298:	468b      	mov	fp, r1
 800729a:	1124      	asrs	r4, r4, #4
 800729c:	d0dc      	beq.n	8007258 <_strtod_l+0x518>
 800729e:	2c1f      	cmp	r4, #31
 80072a0:	dd20      	ble.n	80072e4 <_strtod_l+0x5a4>
 80072a2:	2400      	movs	r4, #0
 80072a4:	46a0      	mov	r8, r4
 80072a6:	940a      	str	r4, [sp, #40]	@ 0x28
 80072a8:	46a1      	mov	r9, r4
 80072aa:	9a05      	ldr	r2, [sp, #20]
 80072ac:	2322      	movs	r3, #34	@ 0x22
 80072ae:	f04f 0a00 	mov.w	sl, #0
 80072b2:	f04f 0b00 	mov.w	fp, #0
 80072b6:	6013      	str	r3, [r2, #0]
 80072b8:	e768      	b.n	800718c <_strtod_l+0x44c>
 80072ba:	bf00      	nop
 80072bc:	08009b11 	.word	0x08009b11
 80072c0:	08009d24 	.word	0x08009d24
 80072c4:	08009b09 	.word	0x08009b09
 80072c8:	08009b40 	.word	0x08009b40
 80072cc:	08009ecd 	.word	0x08009ecd
 80072d0:	08009c58 	.word	0x08009c58
 80072d4:	08009c30 	.word	0x08009c30
 80072d8:	7ff00000 	.word	0x7ff00000
 80072dc:	7ca00000 	.word	0x7ca00000
 80072e0:	7fefffff 	.word	0x7fefffff
 80072e4:	f014 0310 	ands.w	r3, r4, #16
 80072e8:	bf18      	it	ne
 80072ea:	236a      	movne	r3, #106	@ 0x6a
 80072ec:	4ea9      	ldr	r6, [pc, #676]	@ (8007594 <_strtod_l+0x854>)
 80072ee:	9308      	str	r3, [sp, #32]
 80072f0:	4650      	mov	r0, sl
 80072f2:	4659      	mov	r1, fp
 80072f4:	2300      	movs	r3, #0
 80072f6:	07e2      	lsls	r2, r4, #31
 80072f8:	d504      	bpl.n	8007304 <_strtod_l+0x5c4>
 80072fa:	e9d6 2300 	ldrd	r2, r3, [r6]
 80072fe:	f7f9 f97b 	bl	80005f8 <__aeabi_dmul>
 8007302:	2301      	movs	r3, #1
 8007304:	1064      	asrs	r4, r4, #1
 8007306:	f106 0608 	add.w	r6, r6, #8
 800730a:	d1f4      	bne.n	80072f6 <_strtod_l+0x5b6>
 800730c:	b10b      	cbz	r3, 8007312 <_strtod_l+0x5d2>
 800730e:	4682      	mov	sl, r0
 8007310:	468b      	mov	fp, r1
 8007312:	9b08      	ldr	r3, [sp, #32]
 8007314:	b1b3      	cbz	r3, 8007344 <_strtod_l+0x604>
 8007316:	f3cb 520a 	ubfx	r2, fp, #20, #11
 800731a:	f1c2 036b 	rsb	r3, r2, #107	@ 0x6b
 800731e:	2b00      	cmp	r3, #0
 8007320:	4659      	mov	r1, fp
 8007322:	dd0f      	ble.n	8007344 <_strtod_l+0x604>
 8007324:	2b1f      	cmp	r3, #31
 8007326:	dd55      	ble.n	80073d4 <_strtod_l+0x694>
 8007328:	2b34      	cmp	r3, #52	@ 0x34
 800732a:	bfde      	ittt	le
 800732c:	f04f 33ff 	movle.w	r3, #4294967295
 8007330:	f1c2 024b 	rsble	r2, r2, #75	@ 0x4b
 8007334:	4093      	lslle	r3, r2
 8007336:	f04f 0a00 	mov.w	sl, #0
 800733a:	bfcc      	ite	gt
 800733c:	f04f 7b5c 	movgt.w	fp, #57671680	@ 0x3700000
 8007340:	ea03 0b01 	andle.w	fp, r3, r1
 8007344:	2200      	movs	r2, #0
 8007346:	2300      	movs	r3, #0
 8007348:	4650      	mov	r0, sl
 800734a:	4659      	mov	r1, fp
 800734c:	f7f9 fbbc 	bl	8000ac8 <__aeabi_dcmpeq>
 8007350:	2800      	cmp	r0, #0
 8007352:	d1a6      	bne.n	80072a2 <_strtod_l+0x562>
 8007354:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 8007356:	9300      	str	r3, [sp, #0]
 8007358:	990c      	ldr	r1, [sp, #48]	@ 0x30
 800735a:	9805      	ldr	r0, [sp, #20]
 800735c:	462b      	mov	r3, r5
 800735e:	463a      	mov	r2, r7
 8007360:	f7ff f8c6 	bl	80064f0 <__s2b>
 8007364:	900a      	str	r0, [sp, #40]	@ 0x28
 8007366:	2800      	cmp	r0, #0
 8007368:	f43f af05 	beq.w	8007176 <_strtod_l+0x436>
 800736c:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 800736e:	2a00      	cmp	r2, #0
 8007370:	eba9 0308 	sub.w	r3, r9, r8
 8007374:	bfa8      	it	ge
 8007376:	2300      	movge	r3, #0
 8007378:	9312      	str	r3, [sp, #72]	@ 0x48
 800737a:	2400      	movs	r4, #0
 800737c:	ea22 73e2 	bic.w	r3, r2, r2, asr #31
 8007380:	9316      	str	r3, [sp, #88]	@ 0x58
 8007382:	46a0      	mov	r8, r4
 8007384:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 8007386:	9805      	ldr	r0, [sp, #20]
 8007388:	6859      	ldr	r1, [r3, #4]
 800738a:	f7ff f809 	bl	80063a0 <_Balloc>
 800738e:	4681      	mov	r9, r0
 8007390:	2800      	cmp	r0, #0
 8007392:	f43f aef4 	beq.w	800717e <_strtod_l+0x43e>
 8007396:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 8007398:	691a      	ldr	r2, [r3, #16]
 800739a:	3202      	adds	r2, #2
 800739c:	f103 010c 	add.w	r1, r3, #12
 80073a0:	0092      	lsls	r2, r2, #2
 80073a2:	300c      	adds	r0, #12
 80073a4:	f7fe f899 	bl	80054da <memcpy>
 80073a8:	ec4b ab10 	vmov	d0, sl, fp
 80073ac:	9805      	ldr	r0, [sp, #20]
 80073ae:	aa1c      	add	r2, sp, #112	@ 0x70
 80073b0:	a91b      	add	r1, sp, #108	@ 0x6c
 80073b2:	e9cd ab0c 	strd	sl, fp, [sp, #48]	@ 0x30
 80073b6:	f7ff fbd7 	bl	8006b68 <__d2b>
 80073ba:	901a      	str	r0, [sp, #104]	@ 0x68
 80073bc:	2800      	cmp	r0, #0
 80073be:	f43f aede 	beq.w	800717e <_strtod_l+0x43e>
 80073c2:	9805      	ldr	r0, [sp, #20]
 80073c4:	2101      	movs	r1, #1
 80073c6:	f7ff f929 	bl	800661c <__i2b>
 80073ca:	4680      	mov	r8, r0
 80073cc:	b948      	cbnz	r0, 80073e2 <_strtod_l+0x6a2>
 80073ce:	f04f 0800 	mov.w	r8, #0
 80073d2:	e6d4      	b.n	800717e <_strtod_l+0x43e>
 80073d4:	f04f 32ff 	mov.w	r2, #4294967295
 80073d8:	fa02 f303 	lsl.w	r3, r2, r3
 80073dc:	ea03 0a0a 	and.w	sl, r3, sl
 80073e0:	e7b0      	b.n	8007344 <_strtod_l+0x604>
 80073e2:	9d1b      	ldr	r5, [sp, #108]	@ 0x6c
 80073e4:	9a1c      	ldr	r2, [sp, #112]	@ 0x70
 80073e6:	2d00      	cmp	r5, #0
 80073e8:	bfab      	itete	ge
 80073ea:	9b12      	ldrge	r3, [sp, #72]	@ 0x48
 80073ec:	9b16      	ldrlt	r3, [sp, #88]	@ 0x58
 80073ee:	9e16      	ldrge	r6, [sp, #88]	@ 0x58
 80073f0:	9f12      	ldrlt	r7, [sp, #72]	@ 0x48
 80073f2:	bfac      	ite	ge
 80073f4:	18ef      	addge	r7, r5, r3
 80073f6:	1b5e      	sublt	r6, r3, r5
 80073f8:	9b08      	ldr	r3, [sp, #32]
 80073fa:	1aed      	subs	r5, r5, r3
 80073fc:	4415      	add	r5, r2
 80073fe:	4b66      	ldr	r3, [pc, #408]	@ (8007598 <_strtod_l+0x858>)
 8007400:	3d01      	subs	r5, #1
 8007402:	429d      	cmp	r5, r3
 8007404:	f1c2 0236 	rsb	r2, r2, #54	@ 0x36
 8007408:	da50      	bge.n	80074ac <_strtod_l+0x76c>
 800740a:	1b5b      	subs	r3, r3, r5
 800740c:	2b1f      	cmp	r3, #31
 800740e:	eba2 0203 	sub.w	r2, r2, r3
 8007412:	f04f 0101 	mov.w	r1, #1
 8007416:	dc3d      	bgt.n	8007494 <_strtod_l+0x754>
 8007418:	fa01 f303 	lsl.w	r3, r1, r3
 800741c:	9313      	str	r3, [sp, #76]	@ 0x4c
 800741e:	2300      	movs	r3, #0
 8007420:	9310      	str	r3, [sp, #64]	@ 0x40
 8007422:	18bd      	adds	r5, r7, r2
 8007424:	9b08      	ldr	r3, [sp, #32]
 8007426:	42af      	cmp	r7, r5
 8007428:	4416      	add	r6, r2
 800742a:	441e      	add	r6, r3
 800742c:	463b      	mov	r3, r7
 800742e:	bfa8      	it	ge
 8007430:	462b      	movge	r3, r5
 8007432:	42b3      	cmp	r3, r6
 8007434:	bfa8      	it	ge
 8007436:	4633      	movge	r3, r6
 8007438:	2b00      	cmp	r3, #0
 800743a:	bfc2      	ittt	gt
 800743c:	1aed      	subgt	r5, r5, r3
 800743e:	1af6      	subgt	r6, r6, r3
 8007440:	1aff      	subgt	r7, r7, r3
 8007442:	9b12      	ldr	r3, [sp, #72]	@ 0x48
 8007444:	2b00      	cmp	r3, #0
 8007446:	dd16      	ble.n	8007476 <_strtod_l+0x736>
 8007448:	4641      	mov	r1, r8
 800744a:	9805      	ldr	r0, [sp, #20]
 800744c:	461a      	mov	r2, r3
 800744e:	f7ff f9a5 	bl	800679c <__pow5mult>
 8007452:	4680      	mov	r8, r0
 8007454:	2800      	cmp	r0, #0
 8007456:	d0ba      	beq.n	80073ce <_strtod_l+0x68e>
 8007458:	4601      	mov	r1, r0
 800745a:	9a1a      	ldr	r2, [sp, #104]	@ 0x68
 800745c:	9805      	ldr	r0, [sp, #20]
 800745e:	f7ff f8f3 	bl	8006648 <__multiply>
 8007462:	900e      	str	r0, [sp, #56]	@ 0x38
 8007464:	2800      	cmp	r0, #0
 8007466:	f43f ae8a 	beq.w	800717e <_strtod_l+0x43e>
 800746a:	991a      	ldr	r1, [sp, #104]	@ 0x68
 800746c:	9805      	ldr	r0, [sp, #20]
 800746e:	f7fe ffd7 	bl	8006420 <_Bfree>
 8007472:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 8007474:	931a      	str	r3, [sp, #104]	@ 0x68
 8007476:	2d00      	cmp	r5, #0
 8007478:	dc1d      	bgt.n	80074b6 <_strtod_l+0x776>
 800747a:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800747c:	2b00      	cmp	r3, #0
 800747e:	dd23      	ble.n	80074c8 <_strtod_l+0x788>
 8007480:	4649      	mov	r1, r9
 8007482:	9a16      	ldr	r2, [sp, #88]	@ 0x58
 8007484:	9805      	ldr	r0, [sp, #20]
 8007486:	f7ff f989 	bl	800679c <__pow5mult>
 800748a:	4681      	mov	r9, r0
 800748c:	b9e0      	cbnz	r0, 80074c8 <_strtod_l+0x788>
 800748e:	f04f 0900 	mov.w	r9, #0
 8007492:	e674      	b.n	800717e <_strtod_l+0x43e>
 8007494:	f1c5 457f 	rsb	r5, r5, #4278190080	@ 0xff000000
 8007498:	f505 057f 	add.w	r5, r5, #16711680	@ 0xff0000
 800749c:	f505 457b 	add.w	r5, r5, #64256	@ 0xfb00
 80074a0:	35e2      	adds	r5, #226	@ 0xe2
 80074a2:	fa01 f305 	lsl.w	r3, r1, r5
 80074a6:	9310      	str	r3, [sp, #64]	@ 0x40
 80074a8:	9113      	str	r1, [sp, #76]	@ 0x4c
 80074aa:	e7ba      	b.n	8007422 <_strtod_l+0x6e2>
 80074ac:	2300      	movs	r3, #0
 80074ae:	9310      	str	r3, [sp, #64]	@ 0x40
 80074b0:	2301      	movs	r3, #1
 80074b2:	9313      	str	r3, [sp, #76]	@ 0x4c
 80074b4:	e7b5      	b.n	8007422 <_strtod_l+0x6e2>
 80074b6:	991a      	ldr	r1, [sp, #104]	@ 0x68
 80074b8:	9805      	ldr	r0, [sp, #20]
 80074ba:	462a      	mov	r2, r5
 80074bc:	f7ff f9c8 	bl	8006850 <__lshift>
 80074c0:	901a      	str	r0, [sp, #104]	@ 0x68
 80074c2:	2800      	cmp	r0, #0
 80074c4:	d1d9      	bne.n	800747a <_strtod_l+0x73a>
 80074c6:	e65a      	b.n	800717e <_strtod_l+0x43e>
 80074c8:	2e00      	cmp	r6, #0
 80074ca:	dd07      	ble.n	80074dc <_strtod_l+0x79c>
 80074cc:	4649      	mov	r1, r9
 80074ce:	9805      	ldr	r0, [sp, #20]
 80074d0:	4632      	mov	r2, r6
 80074d2:	f7ff f9bd 	bl	8006850 <__lshift>
 80074d6:	4681      	mov	r9, r0
 80074d8:	2800      	cmp	r0, #0
 80074da:	d0d8      	beq.n	800748e <_strtod_l+0x74e>
 80074dc:	2f00      	cmp	r7, #0
 80074de:	dd08      	ble.n	80074f2 <_strtod_l+0x7b2>
 80074e0:	4641      	mov	r1, r8
 80074e2:	9805      	ldr	r0, [sp, #20]
 80074e4:	463a      	mov	r2, r7
 80074e6:	f7ff f9b3 	bl	8006850 <__lshift>
 80074ea:	4680      	mov	r8, r0
 80074ec:	2800      	cmp	r0, #0
 80074ee:	f43f ae46 	beq.w	800717e <_strtod_l+0x43e>
 80074f2:	991a      	ldr	r1, [sp, #104]	@ 0x68
 80074f4:	9805      	ldr	r0, [sp, #20]
 80074f6:	464a      	mov	r2, r9
 80074f8:	f7ff fa32 	bl	8006960 <__mdiff>
 80074fc:	4604      	mov	r4, r0
 80074fe:	2800      	cmp	r0, #0
 8007500:	f43f ae3d 	beq.w	800717e <_strtod_l+0x43e>
 8007504:	68c3      	ldr	r3, [r0, #12]
 8007506:	930f      	str	r3, [sp, #60]	@ 0x3c
 8007508:	2300      	movs	r3, #0
 800750a:	60c3      	str	r3, [r0, #12]
 800750c:	4641      	mov	r1, r8
 800750e:	f7ff fa0b 	bl	8006928 <__mcmp>
 8007512:	2800      	cmp	r0, #0
 8007514:	da46      	bge.n	80075a4 <_strtod_l+0x864>
 8007516:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 8007518:	ea53 030a 	orrs.w	r3, r3, sl
 800751c:	d16c      	bne.n	80075f8 <_strtod_l+0x8b8>
 800751e:	f3cb 0313 	ubfx	r3, fp, #0, #20
 8007522:	2b00      	cmp	r3, #0
 8007524:	d168      	bne.n	80075f8 <_strtod_l+0x8b8>
 8007526:	f02b 4300 	bic.w	r3, fp, #2147483648	@ 0x80000000
 800752a:	0d1b      	lsrs	r3, r3, #20
 800752c:	051b      	lsls	r3, r3, #20
 800752e:	f1b3 6fd6 	cmp.w	r3, #112197632	@ 0x6b00000
 8007532:	d961      	bls.n	80075f8 <_strtod_l+0x8b8>
 8007534:	6963      	ldr	r3, [r4, #20]
 8007536:	b913      	cbnz	r3, 800753e <_strtod_l+0x7fe>
 8007538:	6923      	ldr	r3, [r4, #16]
 800753a:	2b01      	cmp	r3, #1
 800753c:	dd5c      	ble.n	80075f8 <_strtod_l+0x8b8>
 800753e:	4621      	mov	r1, r4
 8007540:	2201      	movs	r2, #1
 8007542:	9805      	ldr	r0, [sp, #20]
 8007544:	f7ff f984 	bl	8006850 <__lshift>
 8007548:	4641      	mov	r1, r8
 800754a:	4604      	mov	r4, r0
 800754c:	f7ff f9ec 	bl	8006928 <__mcmp>
 8007550:	2800      	cmp	r0, #0
 8007552:	dd51      	ble.n	80075f8 <_strtod_l+0x8b8>
 8007554:	f02b 4300 	bic.w	r3, fp, #2147483648	@ 0x80000000
 8007558:	9a08      	ldr	r2, [sp, #32]
 800755a:	0d1b      	lsrs	r3, r3, #20
 800755c:	051b      	lsls	r3, r3, #20
 800755e:	2a00      	cmp	r2, #0
 8007560:	d06b      	beq.n	800763a <_strtod_l+0x8fa>
 8007562:	f1b3 6fd6 	cmp.w	r3, #112197632	@ 0x6b00000
 8007566:	d868      	bhi.n	800763a <_strtod_l+0x8fa>
 8007568:	f1b3 7f5c 	cmp.w	r3, #57671680	@ 0x3700000
 800756c:	f67f ae9d 	bls.w	80072aa <_strtod_l+0x56a>
 8007570:	4b0a      	ldr	r3, [pc, #40]	@ (800759c <_strtod_l+0x85c>)
 8007572:	4650      	mov	r0, sl
 8007574:	4659      	mov	r1, fp
 8007576:	2200      	movs	r2, #0
 8007578:	f7f9 f83e 	bl	80005f8 <__aeabi_dmul>
 800757c:	4b08      	ldr	r3, [pc, #32]	@ (80075a0 <_strtod_l+0x860>)
 800757e:	400b      	ands	r3, r1
 8007580:	4682      	mov	sl, r0
 8007582:	468b      	mov	fp, r1
 8007584:	2b00      	cmp	r3, #0
 8007586:	f47f ae05 	bne.w	8007194 <_strtod_l+0x454>
 800758a:	9a05      	ldr	r2, [sp, #20]
 800758c:	2322      	movs	r3, #34	@ 0x22
 800758e:	6013      	str	r3, [r2, #0]
 8007590:	e600      	b.n	8007194 <_strtod_l+0x454>
 8007592:	bf00      	nop
 8007594:	08009d50 	.word	0x08009d50
 8007598:	fffffc02 	.word	0xfffffc02
 800759c:	39500000 	.word	0x39500000
 80075a0:	7ff00000 	.word	0x7ff00000
 80075a4:	f8cd b038 	str.w	fp, [sp, #56]	@ 0x38
 80075a8:	d165      	bne.n	8007676 <_strtod_l+0x936>
 80075aa:	9a0f      	ldr	r2, [sp, #60]	@ 0x3c
 80075ac:	f3cb 0313 	ubfx	r3, fp, #0, #20
 80075b0:	b35a      	cbz	r2, 800760a <_strtod_l+0x8ca>
 80075b2:	4a9f      	ldr	r2, [pc, #636]	@ (8007830 <_strtod_l+0xaf0>)
 80075b4:	4293      	cmp	r3, r2
 80075b6:	d12b      	bne.n	8007610 <_strtod_l+0x8d0>
 80075b8:	9b08      	ldr	r3, [sp, #32]
 80075ba:	4651      	mov	r1, sl
 80075bc:	b303      	cbz	r3, 8007600 <_strtod_l+0x8c0>
 80075be:	4b9d      	ldr	r3, [pc, #628]	@ (8007834 <_strtod_l+0xaf4>)
 80075c0:	465a      	mov	r2, fp
 80075c2:	4013      	ands	r3, r2
 80075c4:	f1b3 6fd4 	cmp.w	r3, #111149056	@ 0x6a00000
 80075c8:	f04f 32ff 	mov.w	r2, #4294967295
 80075cc:	d81b      	bhi.n	8007606 <_strtod_l+0x8c6>
 80075ce:	0d1b      	lsrs	r3, r3, #20
 80075d0:	f1c3 036b 	rsb	r3, r3, #107	@ 0x6b
 80075d4:	fa02 f303 	lsl.w	r3, r2, r3
 80075d8:	4299      	cmp	r1, r3
 80075da:	d119      	bne.n	8007610 <_strtod_l+0x8d0>
 80075dc:	4b96      	ldr	r3, [pc, #600]	@ (8007838 <_strtod_l+0xaf8>)
 80075de:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 80075e0:	429a      	cmp	r2, r3
 80075e2:	d102      	bne.n	80075ea <_strtod_l+0x8aa>
 80075e4:	3101      	adds	r1, #1
 80075e6:	f43f adca 	beq.w	800717e <_strtod_l+0x43e>
 80075ea:	4b92      	ldr	r3, [pc, #584]	@ (8007834 <_strtod_l+0xaf4>)
 80075ec:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 80075ee:	401a      	ands	r2, r3
 80075f0:	f502 1b80 	add.w	fp, r2, #1048576	@ 0x100000
 80075f4:	f04f 0a00 	mov.w	sl, #0
 80075f8:	9b08      	ldr	r3, [sp, #32]
 80075fa:	2b00      	cmp	r3, #0
 80075fc:	d1b8      	bne.n	8007570 <_strtod_l+0x830>
 80075fe:	e5c9      	b.n	8007194 <_strtod_l+0x454>
 8007600:	f04f 33ff 	mov.w	r3, #4294967295
 8007604:	e7e8      	b.n	80075d8 <_strtod_l+0x898>
 8007606:	4613      	mov	r3, r2
 8007608:	e7e6      	b.n	80075d8 <_strtod_l+0x898>
 800760a:	ea53 030a 	orrs.w	r3, r3, sl
 800760e:	d0a1      	beq.n	8007554 <_strtod_l+0x814>
 8007610:	9b10      	ldr	r3, [sp, #64]	@ 0x40
 8007612:	b1db      	cbz	r3, 800764c <_strtod_l+0x90c>
 8007614:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 8007616:	4213      	tst	r3, r2
 8007618:	d0ee      	beq.n	80075f8 <_strtod_l+0x8b8>
 800761a:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 800761c:	9a08      	ldr	r2, [sp, #32]
 800761e:	4650      	mov	r0, sl
 8007620:	4659      	mov	r1, fp
 8007622:	b1bb      	cbz	r3, 8007654 <_strtod_l+0x914>
 8007624:	f7ff fb6e 	bl	8006d04 <sulp>
 8007628:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 800762c:	ec53 2b10 	vmov	r2, r3, d0
 8007630:	f7f8 fe2c 	bl	800028c <__adddf3>
 8007634:	4682      	mov	sl, r0
 8007636:	468b      	mov	fp, r1
 8007638:	e7de      	b.n	80075f8 <_strtod_l+0x8b8>
 800763a:	f5a3 1380 	sub.w	r3, r3, #1048576	@ 0x100000
 800763e:	ea6f 5b13 	mvn.w	fp, r3, lsr #20
 8007642:	ea6f 5b0b 	mvn.w	fp, fp, lsl #20
 8007646:	f04f 3aff 	mov.w	sl, #4294967295
 800764a:	e7d5      	b.n	80075f8 <_strtod_l+0x8b8>
 800764c:	9b13      	ldr	r3, [sp, #76]	@ 0x4c
 800764e:	ea13 0f0a 	tst.w	r3, sl
 8007652:	e7e1      	b.n	8007618 <_strtod_l+0x8d8>
 8007654:	f7ff fb56 	bl	8006d04 <sulp>
 8007658:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 800765c:	ec53 2b10 	vmov	r2, r3, d0
 8007660:	f7f8 fe12 	bl	8000288 <__aeabi_dsub>
 8007664:	2200      	movs	r2, #0
 8007666:	2300      	movs	r3, #0
 8007668:	4682      	mov	sl, r0
 800766a:	468b      	mov	fp, r1
 800766c:	f7f9 fa2c 	bl	8000ac8 <__aeabi_dcmpeq>
 8007670:	2800      	cmp	r0, #0
 8007672:	d0c1      	beq.n	80075f8 <_strtod_l+0x8b8>
 8007674:	e619      	b.n	80072aa <_strtod_l+0x56a>
 8007676:	4641      	mov	r1, r8
 8007678:	4620      	mov	r0, r4
 800767a:	f7ff facd 	bl	8006c18 <__ratio>
 800767e:	ec57 6b10 	vmov	r6, r7, d0
 8007682:	2200      	movs	r2, #0
 8007684:	f04f 4380 	mov.w	r3, #1073741824	@ 0x40000000
 8007688:	4630      	mov	r0, r6
 800768a:	4639      	mov	r1, r7
 800768c:	f7f9 fa30 	bl	8000af0 <__aeabi_dcmple>
 8007690:	2800      	cmp	r0, #0
 8007692:	d06f      	beq.n	8007774 <_strtod_l+0xa34>
 8007694:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 8007696:	2b00      	cmp	r3, #0
 8007698:	d17a      	bne.n	8007790 <_strtod_l+0xa50>
 800769a:	f1ba 0f00 	cmp.w	sl, #0
 800769e:	d158      	bne.n	8007752 <_strtod_l+0xa12>
 80076a0:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 80076a2:	f3c3 0313 	ubfx	r3, r3, #0, #20
 80076a6:	2b00      	cmp	r3, #0
 80076a8:	d15a      	bne.n	8007760 <_strtod_l+0xa20>
 80076aa:	4b64      	ldr	r3, [pc, #400]	@ (800783c <_strtod_l+0xafc>)
 80076ac:	2200      	movs	r2, #0
 80076ae:	4630      	mov	r0, r6
 80076b0:	4639      	mov	r1, r7
 80076b2:	f7f9 fa13 	bl	8000adc <__aeabi_dcmplt>
 80076b6:	2800      	cmp	r0, #0
 80076b8:	d159      	bne.n	800776e <_strtod_l+0xa2e>
 80076ba:	4630      	mov	r0, r6
 80076bc:	4639      	mov	r1, r7
 80076be:	4b60      	ldr	r3, [pc, #384]	@ (8007840 <_strtod_l+0xb00>)
 80076c0:	2200      	movs	r2, #0
 80076c2:	f7f8 ff99 	bl	80005f8 <__aeabi_dmul>
 80076c6:	4606      	mov	r6, r0
 80076c8:	460f      	mov	r7, r1
 80076ca:	f107 4300 	add.w	r3, r7, #2147483648	@ 0x80000000
 80076ce:	9606      	str	r6, [sp, #24]
 80076d0:	9307      	str	r3, [sp, #28]
 80076d2:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
 80076d6:	4d57      	ldr	r5, [pc, #348]	@ (8007834 <_strtod_l+0xaf4>)
 80076d8:	e9cd 2310 	strd	r2, r3, [sp, #64]	@ 0x40
 80076dc:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 80076de:	401d      	ands	r5, r3
 80076e0:	4b58      	ldr	r3, [pc, #352]	@ (8007844 <_strtod_l+0xb04>)
 80076e2:	429d      	cmp	r5, r3
 80076e4:	f040 80b2 	bne.w	800784c <_strtod_l+0xb0c>
 80076e8:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 80076ea:	f1a3 7b54 	sub.w	fp, r3, #55574528	@ 0x3500000
 80076ee:	ec4b ab10 	vmov	d0, sl, fp
 80076f2:	f7ff f9c9 	bl	8006a88 <__ulp>
 80076f6:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
 80076fa:	ec51 0b10 	vmov	r0, r1, d0
 80076fe:	f7f8 ff7b 	bl	80005f8 <__aeabi_dmul>
 8007702:	4652      	mov	r2, sl
 8007704:	465b      	mov	r3, fp
 8007706:	f7f8 fdc1 	bl	800028c <__adddf3>
 800770a:	460b      	mov	r3, r1
 800770c:	4949      	ldr	r1, [pc, #292]	@ (8007834 <_strtod_l+0xaf4>)
 800770e:	4a4e      	ldr	r2, [pc, #312]	@ (8007848 <_strtod_l+0xb08>)
 8007710:	4019      	ands	r1, r3
 8007712:	4291      	cmp	r1, r2
 8007714:	4682      	mov	sl, r0
 8007716:	d942      	bls.n	800779e <_strtod_l+0xa5e>
 8007718:	9a0d      	ldr	r2, [sp, #52]	@ 0x34
 800771a:	4b47      	ldr	r3, [pc, #284]	@ (8007838 <_strtod_l+0xaf8>)
 800771c:	429a      	cmp	r2, r3
 800771e:	d103      	bne.n	8007728 <_strtod_l+0x9e8>
 8007720:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 8007722:	3301      	adds	r3, #1
 8007724:	f43f ad2b 	beq.w	800717e <_strtod_l+0x43e>
 8007728:	f8df b10c 	ldr.w	fp, [pc, #268]	@ 8007838 <_strtod_l+0xaf8>
 800772c:	f04f 3aff 	mov.w	sl, #4294967295
 8007730:	991a      	ldr	r1, [sp, #104]	@ 0x68
 8007732:	9805      	ldr	r0, [sp, #20]
 8007734:	f7fe fe74 	bl	8006420 <_Bfree>
 8007738:	9805      	ldr	r0, [sp, #20]
 800773a:	4649      	mov	r1, r9
 800773c:	f7fe fe70 	bl	8006420 <_Bfree>
 8007740:	9805      	ldr	r0, [sp, #20]
 8007742:	4641      	mov	r1, r8
 8007744:	f7fe fe6c 	bl	8006420 <_Bfree>
 8007748:	9805      	ldr	r0, [sp, #20]
 800774a:	4621      	mov	r1, r4
 800774c:	f7fe fe68 	bl	8006420 <_Bfree>
 8007750:	e618      	b.n	8007384 <_strtod_l+0x644>
 8007752:	f1ba 0f01 	cmp.w	sl, #1
 8007756:	d103      	bne.n	8007760 <_strtod_l+0xa20>
 8007758:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 800775a:	2b00      	cmp	r3, #0
 800775c:	f43f ada5 	beq.w	80072aa <_strtod_l+0x56a>
 8007760:	ed9f 7b2b 	vldr	d7, [pc, #172]	@ 8007810 <_strtod_l+0xad0>
 8007764:	4f35      	ldr	r7, [pc, #212]	@ (800783c <_strtod_l+0xafc>)
 8007766:	ed8d 7b06 	vstr	d7, [sp, #24]
 800776a:	2600      	movs	r6, #0
 800776c:	e7b1      	b.n	80076d2 <_strtod_l+0x992>
 800776e:	4f34      	ldr	r7, [pc, #208]	@ (8007840 <_strtod_l+0xb00>)
 8007770:	2600      	movs	r6, #0
 8007772:	e7aa      	b.n	80076ca <_strtod_l+0x98a>
 8007774:	4b32      	ldr	r3, [pc, #200]	@ (8007840 <_strtod_l+0xb00>)
 8007776:	4630      	mov	r0, r6
 8007778:	4639      	mov	r1, r7
 800777a:	2200      	movs	r2, #0
 800777c:	f7f8 ff3c 	bl	80005f8 <__aeabi_dmul>
 8007780:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 8007782:	4606      	mov	r6, r0
 8007784:	460f      	mov	r7, r1
 8007786:	2b00      	cmp	r3, #0
 8007788:	d09f      	beq.n	80076ca <_strtod_l+0x98a>
 800778a:	e9cd 6706 	strd	r6, r7, [sp, #24]
 800778e:	e7a0      	b.n	80076d2 <_strtod_l+0x992>
 8007790:	ed9f 7b21 	vldr	d7, [pc, #132]	@ 8007818 <_strtod_l+0xad8>
 8007794:	ed8d 7b06 	vstr	d7, [sp, #24]
 8007798:	ec57 6b17 	vmov	r6, r7, d7
 800779c:	e799      	b.n	80076d2 <_strtod_l+0x992>
 800779e:	f103 7b54 	add.w	fp, r3, #55574528	@ 0x3500000
 80077a2:	9b08      	ldr	r3, [sp, #32]
 80077a4:	f8cd b038 	str.w	fp, [sp, #56]	@ 0x38
 80077a8:	2b00      	cmp	r3, #0
 80077aa:	d1c1      	bne.n	8007730 <_strtod_l+0x9f0>
 80077ac:	f02b 4300 	bic.w	r3, fp, #2147483648	@ 0x80000000
 80077b0:	0d1b      	lsrs	r3, r3, #20
 80077b2:	051b      	lsls	r3, r3, #20
 80077b4:	429d      	cmp	r5, r3
 80077b6:	d1bb      	bne.n	8007730 <_strtod_l+0x9f0>
 80077b8:	4630      	mov	r0, r6
 80077ba:	4639      	mov	r1, r7
 80077bc:	f7f9 fa7c 	bl	8000cb8 <__aeabi_d2lz>
 80077c0:	f7f8 feec 	bl	800059c <__aeabi_l2d>
 80077c4:	4602      	mov	r2, r0
 80077c6:	460b      	mov	r3, r1
 80077c8:	4630      	mov	r0, r6
 80077ca:	4639      	mov	r1, r7
 80077cc:	f7f8 fd5c 	bl	8000288 <__aeabi_dsub>
 80077d0:	460b      	mov	r3, r1
 80077d2:	4602      	mov	r2, r0
 80077d4:	e9cd 230c 	strd	r2, r3, [sp, #48]	@ 0x30
 80077d8:	f3cb 0613 	ubfx	r6, fp, #0, #20
 80077dc:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 80077de:	ea46 060a 	orr.w	r6, r6, sl
 80077e2:	431e      	orrs	r6, r3
 80077e4:	d06f      	beq.n	80078c6 <_strtod_l+0xb86>
 80077e6:	a30e      	add	r3, pc, #56	@ (adr r3, 8007820 <_strtod_l+0xae0>)
 80077e8:	e9d3 2300 	ldrd	r2, r3, [r3]
 80077ec:	f7f9 f976 	bl	8000adc <__aeabi_dcmplt>
 80077f0:	2800      	cmp	r0, #0
 80077f2:	f47f accf 	bne.w	8007194 <_strtod_l+0x454>
 80077f6:	a30c      	add	r3, pc, #48	@ (adr r3, 8007828 <_strtod_l+0xae8>)
 80077f8:	e9d3 2300 	ldrd	r2, r3, [r3]
 80077fc:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 8007800:	f7f9 f98a 	bl	8000b18 <__aeabi_dcmpgt>
 8007804:	2800      	cmp	r0, #0
 8007806:	d093      	beq.n	8007730 <_strtod_l+0x9f0>
 8007808:	e4c4      	b.n	8007194 <_strtod_l+0x454>
 800780a:	bf00      	nop
 800780c:	f3af 8000 	nop.w
 8007810:	00000000 	.word	0x00000000
 8007814:	bff00000 	.word	0xbff00000
 8007818:	00000000 	.word	0x00000000
 800781c:	3ff00000 	.word	0x3ff00000
 8007820:	94a03595 	.word	0x94a03595
 8007824:	3fdfffff 	.word	0x3fdfffff
 8007828:	35afe535 	.word	0x35afe535
 800782c:	3fe00000 	.word	0x3fe00000
 8007830:	000fffff 	.word	0x000fffff
 8007834:	7ff00000 	.word	0x7ff00000
 8007838:	7fefffff 	.word	0x7fefffff
 800783c:	3ff00000 	.word	0x3ff00000
 8007840:	3fe00000 	.word	0x3fe00000
 8007844:	7fe00000 	.word	0x7fe00000
 8007848:	7c9fffff 	.word	0x7c9fffff
 800784c:	9b08      	ldr	r3, [sp, #32]
 800784e:	b323      	cbz	r3, 800789a <_strtod_l+0xb5a>
 8007850:	f1b5 6fd4 	cmp.w	r5, #111149056	@ 0x6a00000
 8007854:	d821      	bhi.n	800789a <_strtod_l+0xb5a>
 8007856:	a328      	add	r3, pc, #160	@ (adr r3, 80078f8 <_strtod_l+0xbb8>)
 8007858:	e9d3 2300 	ldrd	r2, r3, [r3]
 800785c:	4630      	mov	r0, r6
 800785e:	4639      	mov	r1, r7
 8007860:	f7f9 f946 	bl	8000af0 <__aeabi_dcmple>
 8007864:	b1a0      	cbz	r0, 8007890 <_strtod_l+0xb50>
 8007866:	4639      	mov	r1, r7
 8007868:	4630      	mov	r0, r6
 800786a:	f7f9 f99d 	bl	8000ba8 <__aeabi_d2uiz>
 800786e:	2801      	cmp	r0, #1
 8007870:	bf38      	it	cc
 8007872:	2001      	movcc	r0, #1
 8007874:	f7f8 fe46 	bl	8000504 <__aeabi_ui2d>
 8007878:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 800787a:	4606      	mov	r6, r0
 800787c:	460f      	mov	r7, r1
 800787e:	b9fb      	cbnz	r3, 80078c0 <_strtod_l+0xb80>
 8007880:	f101 4300 	add.w	r3, r1, #2147483648	@ 0x80000000
 8007884:	9014      	str	r0, [sp, #80]	@ 0x50
 8007886:	9315      	str	r3, [sp, #84]	@ 0x54
 8007888:	e9dd 2314 	ldrd	r2, r3, [sp, #80]	@ 0x50
 800788c:	e9cd 2310 	strd	r2, r3, [sp, #64]	@ 0x40
 8007890:	9b11      	ldr	r3, [sp, #68]	@ 0x44
 8007892:	f103 63d6 	add.w	r3, r3, #112197632	@ 0x6b00000
 8007896:	1b5b      	subs	r3, r3, r5
 8007898:	9311      	str	r3, [sp, #68]	@ 0x44
 800789a:	ed9d 0b0c 	vldr	d0, [sp, #48]	@ 0x30
 800789e:	e9dd ab10 	ldrd	sl, fp, [sp, #64]	@ 0x40
 80078a2:	f7ff f8f1 	bl	8006a88 <__ulp>
 80078a6:	4650      	mov	r0, sl
 80078a8:	ec53 2b10 	vmov	r2, r3, d0
 80078ac:	4659      	mov	r1, fp
 80078ae:	f7f8 fea3 	bl	80005f8 <__aeabi_dmul>
 80078b2:	e9dd 230c 	ldrd	r2, r3, [sp, #48]	@ 0x30
 80078b6:	f7f8 fce9 	bl	800028c <__adddf3>
 80078ba:	4682      	mov	sl, r0
 80078bc:	468b      	mov	fp, r1
 80078be:	e770      	b.n	80077a2 <_strtod_l+0xa62>
 80078c0:	e9cd 6714 	strd	r6, r7, [sp, #80]	@ 0x50
 80078c4:	e7e0      	b.n	8007888 <_strtod_l+0xb48>
 80078c6:	a30e      	add	r3, pc, #56	@ (adr r3, 8007900 <_strtod_l+0xbc0>)
 80078c8:	e9d3 2300 	ldrd	r2, r3, [r3]
 80078cc:	f7f9 f906 	bl	8000adc <__aeabi_dcmplt>
 80078d0:	e798      	b.n	8007804 <_strtod_l+0xac4>
 80078d2:	2300      	movs	r3, #0
 80078d4:	930b      	str	r3, [sp, #44]	@ 0x2c
 80078d6:	9a17      	ldr	r2, [sp, #92]	@ 0x5c
 80078d8:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 80078da:	6013      	str	r3, [r2, #0]
 80078dc:	f7ff ba6d 	b.w	8006dba <_strtod_l+0x7a>
 80078e0:	2a65      	cmp	r2, #101	@ 0x65
 80078e2:	f43f ab66 	beq.w	8006fb2 <_strtod_l+0x272>
 80078e6:	2a45      	cmp	r2, #69	@ 0x45
 80078e8:	f43f ab63 	beq.w	8006fb2 <_strtod_l+0x272>
 80078ec:	2301      	movs	r3, #1
 80078ee:	f7ff bb9e 	b.w	800702e <_strtod_l+0x2ee>
 80078f2:	bf00      	nop
 80078f4:	f3af 8000 	nop.w
 80078f8:	ffc00000 	.word	0xffc00000
 80078fc:	41dfffff 	.word	0x41dfffff
 8007900:	94a03595 	.word	0x94a03595
 8007904:	3fcfffff 	.word	0x3fcfffff

08007908 <_strtod_r>:
 8007908:	4b01      	ldr	r3, [pc, #4]	@ (8007910 <_strtod_r+0x8>)
 800790a:	f7ff ba19 	b.w	8006d40 <_strtod_l>
 800790e:	bf00      	nop
 8007910:	20000068 	.word	0x20000068

08007914 <_strtol_l.constprop.0>:
 8007914:	2b24      	cmp	r3, #36	@ 0x24
 8007916:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800791a:	4686      	mov	lr, r0
 800791c:	4690      	mov	r8, r2
 800791e:	d801      	bhi.n	8007924 <_strtol_l.constprop.0+0x10>
 8007920:	2b01      	cmp	r3, #1
 8007922:	d106      	bne.n	8007932 <_strtol_l.constprop.0+0x1e>
 8007924:	f7fd fdac 	bl	8005480 <__errno>
 8007928:	2316      	movs	r3, #22
 800792a:	6003      	str	r3, [r0, #0]
 800792c:	2000      	movs	r0, #0
 800792e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8007932:	4834      	ldr	r0, [pc, #208]	@ (8007a04 <_strtol_l.constprop.0+0xf0>)
 8007934:	460d      	mov	r5, r1
 8007936:	462a      	mov	r2, r5
 8007938:	f815 4b01 	ldrb.w	r4, [r5], #1
 800793c:	5d06      	ldrb	r6, [r0, r4]
 800793e:	f016 0608 	ands.w	r6, r6, #8
 8007942:	d1f8      	bne.n	8007936 <_strtol_l.constprop.0+0x22>
 8007944:	2c2d      	cmp	r4, #45	@ 0x2d
 8007946:	d12d      	bne.n	80079a4 <_strtol_l.constprop.0+0x90>
 8007948:	782c      	ldrb	r4, [r5, #0]
 800794a:	2601      	movs	r6, #1
 800794c:	1c95      	adds	r5, r2, #2
 800794e:	f033 0210 	bics.w	r2, r3, #16
 8007952:	d109      	bne.n	8007968 <_strtol_l.constprop.0+0x54>
 8007954:	2c30      	cmp	r4, #48	@ 0x30
 8007956:	d12a      	bne.n	80079ae <_strtol_l.constprop.0+0x9a>
 8007958:	782a      	ldrb	r2, [r5, #0]
 800795a:	f002 02df 	and.w	r2, r2, #223	@ 0xdf
 800795e:	2a58      	cmp	r2, #88	@ 0x58
 8007960:	d125      	bne.n	80079ae <_strtol_l.constprop.0+0x9a>
 8007962:	786c      	ldrb	r4, [r5, #1]
 8007964:	2310      	movs	r3, #16
 8007966:	3502      	adds	r5, #2
 8007968:	f106 4c00 	add.w	ip, r6, #2147483648	@ 0x80000000
 800796c:	f10c 3cff 	add.w	ip, ip, #4294967295
 8007970:	2200      	movs	r2, #0
 8007972:	fbbc f9f3 	udiv	r9, ip, r3
 8007976:	4610      	mov	r0, r2
 8007978:	fb03 ca19 	mls	sl, r3, r9, ip
 800797c:	f1a4 0730 	sub.w	r7, r4, #48	@ 0x30
 8007980:	2f09      	cmp	r7, #9
 8007982:	d81b      	bhi.n	80079bc <_strtol_l.constprop.0+0xa8>
 8007984:	463c      	mov	r4, r7
 8007986:	42a3      	cmp	r3, r4
 8007988:	dd27      	ble.n	80079da <_strtol_l.constprop.0+0xc6>
 800798a:	1c57      	adds	r7, r2, #1
 800798c:	d007      	beq.n	800799e <_strtol_l.constprop.0+0x8a>
 800798e:	4581      	cmp	r9, r0
 8007990:	d320      	bcc.n	80079d4 <_strtol_l.constprop.0+0xc0>
 8007992:	d101      	bne.n	8007998 <_strtol_l.constprop.0+0x84>
 8007994:	45a2      	cmp	sl, r4
 8007996:	db1d      	blt.n	80079d4 <_strtol_l.constprop.0+0xc0>
 8007998:	fb00 4003 	mla	r0, r0, r3, r4
 800799c:	2201      	movs	r2, #1
 800799e:	f815 4b01 	ldrb.w	r4, [r5], #1
 80079a2:	e7eb      	b.n	800797c <_strtol_l.constprop.0+0x68>
 80079a4:	2c2b      	cmp	r4, #43	@ 0x2b
 80079a6:	bf04      	itt	eq
 80079a8:	782c      	ldrbeq	r4, [r5, #0]
 80079aa:	1c95      	addeq	r5, r2, #2
 80079ac:	e7cf      	b.n	800794e <_strtol_l.constprop.0+0x3a>
 80079ae:	2b00      	cmp	r3, #0
 80079b0:	d1da      	bne.n	8007968 <_strtol_l.constprop.0+0x54>
 80079b2:	2c30      	cmp	r4, #48	@ 0x30
 80079b4:	bf0c      	ite	eq
 80079b6:	2308      	moveq	r3, #8
 80079b8:	230a      	movne	r3, #10
 80079ba:	e7d5      	b.n	8007968 <_strtol_l.constprop.0+0x54>
 80079bc:	f1a4 0741 	sub.w	r7, r4, #65	@ 0x41
 80079c0:	2f19      	cmp	r7, #25
 80079c2:	d801      	bhi.n	80079c8 <_strtol_l.constprop.0+0xb4>
 80079c4:	3c37      	subs	r4, #55	@ 0x37
 80079c6:	e7de      	b.n	8007986 <_strtol_l.constprop.0+0x72>
 80079c8:	f1a4 0761 	sub.w	r7, r4, #97	@ 0x61
 80079cc:	2f19      	cmp	r7, #25
 80079ce:	d804      	bhi.n	80079da <_strtol_l.constprop.0+0xc6>
 80079d0:	3c57      	subs	r4, #87	@ 0x57
 80079d2:	e7d8      	b.n	8007986 <_strtol_l.constprop.0+0x72>
 80079d4:	f04f 32ff 	mov.w	r2, #4294967295
 80079d8:	e7e1      	b.n	800799e <_strtol_l.constprop.0+0x8a>
 80079da:	1c53      	adds	r3, r2, #1
 80079dc:	d108      	bne.n	80079f0 <_strtol_l.constprop.0+0xdc>
 80079de:	2322      	movs	r3, #34	@ 0x22
 80079e0:	f8ce 3000 	str.w	r3, [lr]
 80079e4:	4660      	mov	r0, ip
 80079e6:	f1b8 0f00 	cmp.w	r8, #0
 80079ea:	d0a0      	beq.n	800792e <_strtol_l.constprop.0+0x1a>
 80079ec:	1e69      	subs	r1, r5, #1
 80079ee:	e006      	b.n	80079fe <_strtol_l.constprop.0+0xea>
 80079f0:	b106      	cbz	r6, 80079f4 <_strtol_l.constprop.0+0xe0>
 80079f2:	4240      	negs	r0, r0
 80079f4:	f1b8 0f00 	cmp.w	r8, #0
 80079f8:	d099      	beq.n	800792e <_strtol_l.constprop.0+0x1a>
 80079fa:	2a00      	cmp	r2, #0
 80079fc:	d1f6      	bne.n	80079ec <_strtol_l.constprop.0+0xd8>
 80079fe:	f8c8 1000 	str.w	r1, [r8]
 8007a02:	e794      	b.n	800792e <_strtol_l.constprop.0+0x1a>
 8007a04:	08009d79 	.word	0x08009d79

08007a08 <_strtol_r>:
 8007a08:	f7ff bf84 	b.w	8007914 <_strtol_l.constprop.0>

08007a0c <__ssputs_r>:
 8007a0c:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8007a10:	688e      	ldr	r6, [r1, #8]
 8007a12:	461f      	mov	r7, r3
 8007a14:	42be      	cmp	r6, r7
 8007a16:	680b      	ldr	r3, [r1, #0]
 8007a18:	4682      	mov	sl, r0
 8007a1a:	460c      	mov	r4, r1
 8007a1c:	4690      	mov	r8, r2
 8007a1e:	d82d      	bhi.n	8007a7c <__ssputs_r+0x70>
 8007a20:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 8007a24:	f412 6f90 	tst.w	r2, #1152	@ 0x480
 8007a28:	d026      	beq.n	8007a78 <__ssputs_r+0x6c>
 8007a2a:	6965      	ldr	r5, [r4, #20]
 8007a2c:	6909      	ldr	r1, [r1, #16]
 8007a2e:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 8007a32:	eba3 0901 	sub.w	r9, r3, r1
 8007a36:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 8007a3a:	1c7b      	adds	r3, r7, #1
 8007a3c:	444b      	add	r3, r9
 8007a3e:	106d      	asrs	r5, r5, #1
 8007a40:	429d      	cmp	r5, r3
 8007a42:	bf38      	it	cc
 8007a44:	461d      	movcc	r5, r3
 8007a46:	0553      	lsls	r3, r2, #21
 8007a48:	d527      	bpl.n	8007a9a <__ssputs_r+0x8e>
 8007a4a:	4629      	mov	r1, r5
 8007a4c:	f7fe fc1c 	bl	8006288 <_malloc_r>
 8007a50:	4606      	mov	r6, r0
 8007a52:	b360      	cbz	r0, 8007aae <__ssputs_r+0xa2>
 8007a54:	6921      	ldr	r1, [r4, #16]
 8007a56:	464a      	mov	r2, r9
 8007a58:	f7fd fd3f 	bl	80054da <memcpy>
 8007a5c:	89a3      	ldrh	r3, [r4, #12]
 8007a5e:	f423 6390 	bic.w	r3, r3, #1152	@ 0x480
 8007a62:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8007a66:	81a3      	strh	r3, [r4, #12]
 8007a68:	6126      	str	r6, [r4, #16]
 8007a6a:	6165      	str	r5, [r4, #20]
 8007a6c:	444e      	add	r6, r9
 8007a6e:	eba5 0509 	sub.w	r5, r5, r9
 8007a72:	6026      	str	r6, [r4, #0]
 8007a74:	60a5      	str	r5, [r4, #8]
 8007a76:	463e      	mov	r6, r7
 8007a78:	42be      	cmp	r6, r7
 8007a7a:	d900      	bls.n	8007a7e <__ssputs_r+0x72>
 8007a7c:	463e      	mov	r6, r7
 8007a7e:	6820      	ldr	r0, [r4, #0]
 8007a80:	4632      	mov	r2, r6
 8007a82:	4641      	mov	r1, r8
 8007a84:	f7fd fc8f 	bl	80053a6 <memmove>
 8007a88:	68a3      	ldr	r3, [r4, #8]
 8007a8a:	1b9b      	subs	r3, r3, r6
 8007a8c:	60a3      	str	r3, [r4, #8]
 8007a8e:	6823      	ldr	r3, [r4, #0]
 8007a90:	4433      	add	r3, r6
 8007a92:	6023      	str	r3, [r4, #0]
 8007a94:	2000      	movs	r0, #0
 8007a96:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8007a9a:	462a      	mov	r2, r5
 8007a9c:	f000 ff39 	bl	8008912 <_realloc_r>
 8007aa0:	4606      	mov	r6, r0
 8007aa2:	2800      	cmp	r0, #0
 8007aa4:	d1e0      	bne.n	8007a68 <__ssputs_r+0x5c>
 8007aa6:	6921      	ldr	r1, [r4, #16]
 8007aa8:	4650      	mov	r0, sl
 8007aaa:	f7fe fb79 	bl	80061a0 <_free_r>
 8007aae:	230c      	movs	r3, #12
 8007ab0:	f8ca 3000 	str.w	r3, [sl]
 8007ab4:	89a3      	ldrh	r3, [r4, #12]
 8007ab6:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8007aba:	81a3      	strh	r3, [r4, #12]
 8007abc:	f04f 30ff 	mov.w	r0, #4294967295
 8007ac0:	e7e9      	b.n	8007a96 <__ssputs_r+0x8a>
	...

08007ac4 <_svfiprintf_r>:
 8007ac4:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8007ac8:	4698      	mov	r8, r3
 8007aca:	898b      	ldrh	r3, [r1, #12]
 8007acc:	061b      	lsls	r3, r3, #24
 8007ace:	b09d      	sub	sp, #116	@ 0x74
 8007ad0:	4607      	mov	r7, r0
 8007ad2:	460d      	mov	r5, r1
 8007ad4:	4614      	mov	r4, r2
 8007ad6:	d510      	bpl.n	8007afa <_svfiprintf_r+0x36>
 8007ad8:	690b      	ldr	r3, [r1, #16]
 8007ada:	b973      	cbnz	r3, 8007afa <_svfiprintf_r+0x36>
 8007adc:	2140      	movs	r1, #64	@ 0x40
 8007ade:	f7fe fbd3 	bl	8006288 <_malloc_r>
 8007ae2:	6028      	str	r0, [r5, #0]
 8007ae4:	6128      	str	r0, [r5, #16]
 8007ae6:	b930      	cbnz	r0, 8007af6 <_svfiprintf_r+0x32>
 8007ae8:	230c      	movs	r3, #12
 8007aea:	603b      	str	r3, [r7, #0]
 8007aec:	f04f 30ff 	mov.w	r0, #4294967295
 8007af0:	b01d      	add	sp, #116	@ 0x74
 8007af2:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8007af6:	2340      	movs	r3, #64	@ 0x40
 8007af8:	616b      	str	r3, [r5, #20]
 8007afa:	2300      	movs	r3, #0
 8007afc:	9309      	str	r3, [sp, #36]	@ 0x24
 8007afe:	2320      	movs	r3, #32
 8007b00:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 8007b04:	f8cd 800c 	str.w	r8, [sp, #12]
 8007b08:	2330      	movs	r3, #48	@ 0x30
 8007b0a:	f8df 819c 	ldr.w	r8, [pc, #412]	@ 8007ca8 <_svfiprintf_r+0x1e4>
 8007b0e:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 8007b12:	f04f 0901 	mov.w	r9, #1
 8007b16:	4623      	mov	r3, r4
 8007b18:	469a      	mov	sl, r3
 8007b1a:	f813 2b01 	ldrb.w	r2, [r3], #1
 8007b1e:	b10a      	cbz	r2, 8007b24 <_svfiprintf_r+0x60>
 8007b20:	2a25      	cmp	r2, #37	@ 0x25
 8007b22:	d1f9      	bne.n	8007b18 <_svfiprintf_r+0x54>
 8007b24:	ebba 0b04 	subs.w	fp, sl, r4
 8007b28:	d00b      	beq.n	8007b42 <_svfiprintf_r+0x7e>
 8007b2a:	465b      	mov	r3, fp
 8007b2c:	4622      	mov	r2, r4
 8007b2e:	4629      	mov	r1, r5
 8007b30:	4638      	mov	r0, r7
 8007b32:	f7ff ff6b 	bl	8007a0c <__ssputs_r>
 8007b36:	3001      	adds	r0, #1
 8007b38:	f000 80a7 	beq.w	8007c8a <_svfiprintf_r+0x1c6>
 8007b3c:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 8007b3e:	445a      	add	r2, fp
 8007b40:	9209      	str	r2, [sp, #36]	@ 0x24
 8007b42:	f89a 3000 	ldrb.w	r3, [sl]
 8007b46:	2b00      	cmp	r3, #0
 8007b48:	f000 809f 	beq.w	8007c8a <_svfiprintf_r+0x1c6>
 8007b4c:	2300      	movs	r3, #0
 8007b4e:	f04f 32ff 	mov.w	r2, #4294967295
 8007b52:	e9cd 2305 	strd	r2, r3, [sp, #20]
 8007b56:	f10a 0a01 	add.w	sl, sl, #1
 8007b5a:	9304      	str	r3, [sp, #16]
 8007b5c:	9307      	str	r3, [sp, #28]
 8007b5e:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 8007b62:	931a      	str	r3, [sp, #104]	@ 0x68
 8007b64:	4654      	mov	r4, sl
 8007b66:	2205      	movs	r2, #5
 8007b68:	f814 1b01 	ldrb.w	r1, [r4], #1
 8007b6c:	484e      	ldr	r0, [pc, #312]	@ (8007ca8 <_svfiprintf_r+0x1e4>)
 8007b6e:	f7f8 fb2f 	bl	80001d0 <memchr>
 8007b72:	9a04      	ldr	r2, [sp, #16]
 8007b74:	b9d8      	cbnz	r0, 8007bae <_svfiprintf_r+0xea>
 8007b76:	06d0      	lsls	r0, r2, #27
 8007b78:	bf44      	itt	mi
 8007b7a:	2320      	movmi	r3, #32
 8007b7c:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 8007b80:	0711      	lsls	r1, r2, #28
 8007b82:	bf44      	itt	mi
 8007b84:	232b      	movmi	r3, #43	@ 0x2b
 8007b86:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 8007b8a:	f89a 3000 	ldrb.w	r3, [sl]
 8007b8e:	2b2a      	cmp	r3, #42	@ 0x2a
 8007b90:	d015      	beq.n	8007bbe <_svfiprintf_r+0xfa>
 8007b92:	9a07      	ldr	r2, [sp, #28]
 8007b94:	4654      	mov	r4, sl
 8007b96:	2000      	movs	r0, #0
 8007b98:	f04f 0c0a 	mov.w	ip, #10
 8007b9c:	4621      	mov	r1, r4
 8007b9e:	f811 3b01 	ldrb.w	r3, [r1], #1
 8007ba2:	3b30      	subs	r3, #48	@ 0x30
 8007ba4:	2b09      	cmp	r3, #9
 8007ba6:	d94b      	bls.n	8007c40 <_svfiprintf_r+0x17c>
 8007ba8:	b1b0      	cbz	r0, 8007bd8 <_svfiprintf_r+0x114>
 8007baa:	9207      	str	r2, [sp, #28]
 8007bac:	e014      	b.n	8007bd8 <_svfiprintf_r+0x114>
 8007bae:	eba0 0308 	sub.w	r3, r0, r8
 8007bb2:	fa09 f303 	lsl.w	r3, r9, r3
 8007bb6:	4313      	orrs	r3, r2
 8007bb8:	9304      	str	r3, [sp, #16]
 8007bba:	46a2      	mov	sl, r4
 8007bbc:	e7d2      	b.n	8007b64 <_svfiprintf_r+0xa0>
 8007bbe:	9b03      	ldr	r3, [sp, #12]
 8007bc0:	1d19      	adds	r1, r3, #4
 8007bc2:	681b      	ldr	r3, [r3, #0]
 8007bc4:	9103      	str	r1, [sp, #12]
 8007bc6:	2b00      	cmp	r3, #0
 8007bc8:	bfbb      	ittet	lt
 8007bca:	425b      	neglt	r3, r3
 8007bcc:	f042 0202 	orrlt.w	r2, r2, #2
 8007bd0:	9307      	strge	r3, [sp, #28]
 8007bd2:	9307      	strlt	r3, [sp, #28]
 8007bd4:	bfb8      	it	lt
 8007bd6:	9204      	strlt	r2, [sp, #16]
 8007bd8:	7823      	ldrb	r3, [r4, #0]
 8007bda:	2b2e      	cmp	r3, #46	@ 0x2e
 8007bdc:	d10a      	bne.n	8007bf4 <_svfiprintf_r+0x130>
 8007bde:	7863      	ldrb	r3, [r4, #1]
 8007be0:	2b2a      	cmp	r3, #42	@ 0x2a
 8007be2:	d132      	bne.n	8007c4a <_svfiprintf_r+0x186>
 8007be4:	9b03      	ldr	r3, [sp, #12]
 8007be6:	1d1a      	adds	r2, r3, #4
 8007be8:	681b      	ldr	r3, [r3, #0]
 8007bea:	9203      	str	r2, [sp, #12]
 8007bec:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 8007bf0:	3402      	adds	r4, #2
 8007bf2:	9305      	str	r3, [sp, #20]
 8007bf4:	f8df a0c0 	ldr.w	sl, [pc, #192]	@ 8007cb8 <_svfiprintf_r+0x1f4>
 8007bf8:	7821      	ldrb	r1, [r4, #0]
 8007bfa:	2203      	movs	r2, #3
 8007bfc:	4650      	mov	r0, sl
 8007bfe:	f7f8 fae7 	bl	80001d0 <memchr>
 8007c02:	b138      	cbz	r0, 8007c14 <_svfiprintf_r+0x150>
 8007c04:	9b04      	ldr	r3, [sp, #16]
 8007c06:	eba0 000a 	sub.w	r0, r0, sl
 8007c0a:	2240      	movs	r2, #64	@ 0x40
 8007c0c:	4082      	lsls	r2, r0
 8007c0e:	4313      	orrs	r3, r2
 8007c10:	3401      	adds	r4, #1
 8007c12:	9304      	str	r3, [sp, #16]
 8007c14:	f814 1b01 	ldrb.w	r1, [r4], #1
 8007c18:	4824      	ldr	r0, [pc, #144]	@ (8007cac <_svfiprintf_r+0x1e8>)
 8007c1a:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 8007c1e:	2206      	movs	r2, #6
 8007c20:	f7f8 fad6 	bl	80001d0 <memchr>
 8007c24:	2800      	cmp	r0, #0
 8007c26:	d036      	beq.n	8007c96 <_svfiprintf_r+0x1d2>
 8007c28:	4b21      	ldr	r3, [pc, #132]	@ (8007cb0 <_svfiprintf_r+0x1ec>)
 8007c2a:	bb1b      	cbnz	r3, 8007c74 <_svfiprintf_r+0x1b0>
 8007c2c:	9b03      	ldr	r3, [sp, #12]
 8007c2e:	3307      	adds	r3, #7
 8007c30:	f023 0307 	bic.w	r3, r3, #7
 8007c34:	3308      	adds	r3, #8
 8007c36:	9303      	str	r3, [sp, #12]
 8007c38:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8007c3a:	4433      	add	r3, r6
 8007c3c:	9309      	str	r3, [sp, #36]	@ 0x24
 8007c3e:	e76a      	b.n	8007b16 <_svfiprintf_r+0x52>
 8007c40:	fb0c 3202 	mla	r2, ip, r2, r3
 8007c44:	460c      	mov	r4, r1
 8007c46:	2001      	movs	r0, #1
 8007c48:	e7a8      	b.n	8007b9c <_svfiprintf_r+0xd8>
 8007c4a:	2300      	movs	r3, #0
 8007c4c:	3401      	adds	r4, #1
 8007c4e:	9305      	str	r3, [sp, #20]
 8007c50:	4619      	mov	r1, r3
 8007c52:	f04f 0c0a 	mov.w	ip, #10
 8007c56:	4620      	mov	r0, r4
 8007c58:	f810 2b01 	ldrb.w	r2, [r0], #1
 8007c5c:	3a30      	subs	r2, #48	@ 0x30
 8007c5e:	2a09      	cmp	r2, #9
 8007c60:	d903      	bls.n	8007c6a <_svfiprintf_r+0x1a6>
 8007c62:	2b00      	cmp	r3, #0
 8007c64:	d0c6      	beq.n	8007bf4 <_svfiprintf_r+0x130>
 8007c66:	9105      	str	r1, [sp, #20]
 8007c68:	e7c4      	b.n	8007bf4 <_svfiprintf_r+0x130>
 8007c6a:	fb0c 2101 	mla	r1, ip, r1, r2
 8007c6e:	4604      	mov	r4, r0
 8007c70:	2301      	movs	r3, #1
 8007c72:	e7f0      	b.n	8007c56 <_svfiprintf_r+0x192>
 8007c74:	ab03      	add	r3, sp, #12
 8007c76:	9300      	str	r3, [sp, #0]
 8007c78:	462a      	mov	r2, r5
 8007c7a:	4b0e      	ldr	r3, [pc, #56]	@ (8007cb4 <_svfiprintf_r+0x1f0>)
 8007c7c:	a904      	add	r1, sp, #16
 8007c7e:	4638      	mov	r0, r7
 8007c80:	f7fc fc8e 	bl	80045a0 <_printf_float>
 8007c84:	1c42      	adds	r2, r0, #1
 8007c86:	4606      	mov	r6, r0
 8007c88:	d1d6      	bne.n	8007c38 <_svfiprintf_r+0x174>
 8007c8a:	89ab      	ldrh	r3, [r5, #12]
 8007c8c:	065b      	lsls	r3, r3, #25
 8007c8e:	f53f af2d 	bmi.w	8007aec <_svfiprintf_r+0x28>
 8007c92:	9809      	ldr	r0, [sp, #36]	@ 0x24
 8007c94:	e72c      	b.n	8007af0 <_svfiprintf_r+0x2c>
 8007c96:	ab03      	add	r3, sp, #12
 8007c98:	9300      	str	r3, [sp, #0]
 8007c9a:	462a      	mov	r2, r5
 8007c9c:	4b05      	ldr	r3, [pc, #20]	@ (8007cb4 <_svfiprintf_r+0x1f0>)
 8007c9e:	a904      	add	r1, sp, #16
 8007ca0:	4638      	mov	r0, r7
 8007ca2:	f7fc ff15 	bl	8004ad0 <_printf_i>
 8007ca6:	e7ed      	b.n	8007c84 <_svfiprintf_r+0x1c0>
 8007ca8:	08009e79 	.word	0x08009e79
 8007cac:	08009e83 	.word	0x08009e83
 8007cb0:	080045a1 	.word	0x080045a1
 8007cb4:	08007a0d 	.word	0x08007a0d
 8007cb8:	08009e7f 	.word	0x08009e7f

08007cbc <__sfputc_r>:
 8007cbc:	6893      	ldr	r3, [r2, #8]
 8007cbe:	3b01      	subs	r3, #1
 8007cc0:	2b00      	cmp	r3, #0
 8007cc2:	b410      	push	{r4}
 8007cc4:	6093      	str	r3, [r2, #8]
 8007cc6:	da08      	bge.n	8007cda <__sfputc_r+0x1e>
 8007cc8:	6994      	ldr	r4, [r2, #24]
 8007cca:	42a3      	cmp	r3, r4
 8007ccc:	db01      	blt.n	8007cd2 <__sfputc_r+0x16>
 8007cce:	290a      	cmp	r1, #10
 8007cd0:	d103      	bne.n	8007cda <__sfputc_r+0x1e>
 8007cd2:	f85d 4b04 	ldr.w	r4, [sp], #4
 8007cd6:	f000 b9df 	b.w	8008098 <__swbuf_r>
 8007cda:	6813      	ldr	r3, [r2, #0]
 8007cdc:	1c58      	adds	r0, r3, #1
 8007cde:	6010      	str	r0, [r2, #0]
 8007ce0:	7019      	strb	r1, [r3, #0]
 8007ce2:	4608      	mov	r0, r1
 8007ce4:	f85d 4b04 	ldr.w	r4, [sp], #4
 8007ce8:	4770      	bx	lr

08007cea <__sfputs_r>:
 8007cea:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8007cec:	4606      	mov	r6, r0
 8007cee:	460f      	mov	r7, r1
 8007cf0:	4614      	mov	r4, r2
 8007cf2:	18d5      	adds	r5, r2, r3
 8007cf4:	42ac      	cmp	r4, r5
 8007cf6:	d101      	bne.n	8007cfc <__sfputs_r+0x12>
 8007cf8:	2000      	movs	r0, #0
 8007cfa:	e007      	b.n	8007d0c <__sfputs_r+0x22>
 8007cfc:	f814 1b01 	ldrb.w	r1, [r4], #1
 8007d00:	463a      	mov	r2, r7
 8007d02:	4630      	mov	r0, r6
 8007d04:	f7ff ffda 	bl	8007cbc <__sfputc_r>
 8007d08:	1c43      	adds	r3, r0, #1
 8007d0a:	d1f3      	bne.n	8007cf4 <__sfputs_r+0xa>
 8007d0c:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
	...

08007d10 <_vfiprintf_r>:
 8007d10:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8007d14:	460d      	mov	r5, r1
 8007d16:	b09d      	sub	sp, #116	@ 0x74
 8007d18:	4614      	mov	r4, r2
 8007d1a:	4698      	mov	r8, r3
 8007d1c:	4606      	mov	r6, r0
 8007d1e:	b118      	cbz	r0, 8007d28 <_vfiprintf_r+0x18>
 8007d20:	6a03      	ldr	r3, [r0, #32]
 8007d22:	b90b      	cbnz	r3, 8007d28 <_vfiprintf_r+0x18>
 8007d24:	f7fd fa94 	bl	8005250 <__sinit>
 8007d28:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 8007d2a:	07d9      	lsls	r1, r3, #31
 8007d2c:	d405      	bmi.n	8007d3a <_vfiprintf_r+0x2a>
 8007d2e:	89ab      	ldrh	r3, [r5, #12]
 8007d30:	059a      	lsls	r2, r3, #22
 8007d32:	d402      	bmi.n	8007d3a <_vfiprintf_r+0x2a>
 8007d34:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 8007d36:	f7fd fbce 	bl	80054d6 <__retarget_lock_acquire_recursive>
 8007d3a:	89ab      	ldrh	r3, [r5, #12]
 8007d3c:	071b      	lsls	r3, r3, #28
 8007d3e:	d501      	bpl.n	8007d44 <_vfiprintf_r+0x34>
 8007d40:	692b      	ldr	r3, [r5, #16]
 8007d42:	b99b      	cbnz	r3, 8007d6c <_vfiprintf_r+0x5c>
 8007d44:	4629      	mov	r1, r5
 8007d46:	4630      	mov	r0, r6
 8007d48:	f000 f9e4 	bl	8008114 <__swsetup_r>
 8007d4c:	b170      	cbz	r0, 8007d6c <_vfiprintf_r+0x5c>
 8007d4e:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 8007d50:	07dc      	lsls	r4, r3, #31
 8007d52:	d504      	bpl.n	8007d5e <_vfiprintf_r+0x4e>
 8007d54:	f04f 30ff 	mov.w	r0, #4294967295
 8007d58:	b01d      	add	sp, #116	@ 0x74
 8007d5a:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8007d5e:	89ab      	ldrh	r3, [r5, #12]
 8007d60:	0598      	lsls	r0, r3, #22
 8007d62:	d4f7      	bmi.n	8007d54 <_vfiprintf_r+0x44>
 8007d64:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 8007d66:	f7fd fbb7 	bl	80054d8 <__retarget_lock_release_recursive>
 8007d6a:	e7f3      	b.n	8007d54 <_vfiprintf_r+0x44>
 8007d6c:	2300      	movs	r3, #0
 8007d6e:	9309      	str	r3, [sp, #36]	@ 0x24
 8007d70:	2320      	movs	r3, #32
 8007d72:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 8007d76:	f8cd 800c 	str.w	r8, [sp, #12]
 8007d7a:	2330      	movs	r3, #48	@ 0x30
 8007d7c:	f8df 81ac 	ldr.w	r8, [pc, #428]	@ 8007f2c <_vfiprintf_r+0x21c>
 8007d80:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 8007d84:	f04f 0901 	mov.w	r9, #1
 8007d88:	4623      	mov	r3, r4
 8007d8a:	469a      	mov	sl, r3
 8007d8c:	f813 2b01 	ldrb.w	r2, [r3], #1
 8007d90:	b10a      	cbz	r2, 8007d96 <_vfiprintf_r+0x86>
 8007d92:	2a25      	cmp	r2, #37	@ 0x25
 8007d94:	d1f9      	bne.n	8007d8a <_vfiprintf_r+0x7a>
 8007d96:	ebba 0b04 	subs.w	fp, sl, r4
 8007d9a:	d00b      	beq.n	8007db4 <_vfiprintf_r+0xa4>
 8007d9c:	465b      	mov	r3, fp
 8007d9e:	4622      	mov	r2, r4
 8007da0:	4629      	mov	r1, r5
 8007da2:	4630      	mov	r0, r6
 8007da4:	f7ff ffa1 	bl	8007cea <__sfputs_r>
 8007da8:	3001      	adds	r0, #1
 8007daa:	f000 80a7 	beq.w	8007efc <_vfiprintf_r+0x1ec>
 8007dae:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 8007db0:	445a      	add	r2, fp
 8007db2:	9209      	str	r2, [sp, #36]	@ 0x24
 8007db4:	f89a 3000 	ldrb.w	r3, [sl]
 8007db8:	2b00      	cmp	r3, #0
 8007dba:	f000 809f 	beq.w	8007efc <_vfiprintf_r+0x1ec>
 8007dbe:	2300      	movs	r3, #0
 8007dc0:	f04f 32ff 	mov.w	r2, #4294967295
 8007dc4:	e9cd 2305 	strd	r2, r3, [sp, #20]
 8007dc8:	f10a 0a01 	add.w	sl, sl, #1
 8007dcc:	9304      	str	r3, [sp, #16]
 8007dce:	9307      	str	r3, [sp, #28]
 8007dd0:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 8007dd4:	931a      	str	r3, [sp, #104]	@ 0x68
 8007dd6:	4654      	mov	r4, sl
 8007dd8:	2205      	movs	r2, #5
 8007dda:	f814 1b01 	ldrb.w	r1, [r4], #1
 8007dde:	4853      	ldr	r0, [pc, #332]	@ (8007f2c <_vfiprintf_r+0x21c>)
 8007de0:	f7f8 f9f6 	bl	80001d0 <memchr>
 8007de4:	9a04      	ldr	r2, [sp, #16]
 8007de6:	b9d8      	cbnz	r0, 8007e20 <_vfiprintf_r+0x110>
 8007de8:	06d1      	lsls	r1, r2, #27
 8007dea:	bf44      	itt	mi
 8007dec:	2320      	movmi	r3, #32
 8007dee:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 8007df2:	0713      	lsls	r3, r2, #28
 8007df4:	bf44      	itt	mi
 8007df6:	232b      	movmi	r3, #43	@ 0x2b
 8007df8:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 8007dfc:	f89a 3000 	ldrb.w	r3, [sl]
 8007e00:	2b2a      	cmp	r3, #42	@ 0x2a
 8007e02:	d015      	beq.n	8007e30 <_vfiprintf_r+0x120>
 8007e04:	9a07      	ldr	r2, [sp, #28]
 8007e06:	4654      	mov	r4, sl
 8007e08:	2000      	movs	r0, #0
 8007e0a:	f04f 0c0a 	mov.w	ip, #10
 8007e0e:	4621      	mov	r1, r4
 8007e10:	f811 3b01 	ldrb.w	r3, [r1], #1
 8007e14:	3b30      	subs	r3, #48	@ 0x30
 8007e16:	2b09      	cmp	r3, #9
 8007e18:	d94b      	bls.n	8007eb2 <_vfiprintf_r+0x1a2>
 8007e1a:	b1b0      	cbz	r0, 8007e4a <_vfiprintf_r+0x13a>
 8007e1c:	9207      	str	r2, [sp, #28]
 8007e1e:	e014      	b.n	8007e4a <_vfiprintf_r+0x13a>
 8007e20:	eba0 0308 	sub.w	r3, r0, r8
 8007e24:	fa09 f303 	lsl.w	r3, r9, r3
 8007e28:	4313      	orrs	r3, r2
 8007e2a:	9304      	str	r3, [sp, #16]
 8007e2c:	46a2      	mov	sl, r4
 8007e2e:	e7d2      	b.n	8007dd6 <_vfiprintf_r+0xc6>
 8007e30:	9b03      	ldr	r3, [sp, #12]
 8007e32:	1d19      	adds	r1, r3, #4
 8007e34:	681b      	ldr	r3, [r3, #0]
 8007e36:	9103      	str	r1, [sp, #12]
 8007e38:	2b00      	cmp	r3, #0
 8007e3a:	bfbb      	ittet	lt
 8007e3c:	425b      	neglt	r3, r3
 8007e3e:	f042 0202 	orrlt.w	r2, r2, #2
 8007e42:	9307      	strge	r3, [sp, #28]
 8007e44:	9307      	strlt	r3, [sp, #28]
 8007e46:	bfb8      	it	lt
 8007e48:	9204      	strlt	r2, [sp, #16]
 8007e4a:	7823      	ldrb	r3, [r4, #0]
 8007e4c:	2b2e      	cmp	r3, #46	@ 0x2e
 8007e4e:	d10a      	bne.n	8007e66 <_vfiprintf_r+0x156>
 8007e50:	7863      	ldrb	r3, [r4, #1]
 8007e52:	2b2a      	cmp	r3, #42	@ 0x2a
 8007e54:	d132      	bne.n	8007ebc <_vfiprintf_r+0x1ac>
 8007e56:	9b03      	ldr	r3, [sp, #12]
 8007e58:	1d1a      	adds	r2, r3, #4
 8007e5a:	681b      	ldr	r3, [r3, #0]
 8007e5c:	9203      	str	r2, [sp, #12]
 8007e5e:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 8007e62:	3402      	adds	r4, #2
 8007e64:	9305      	str	r3, [sp, #20]
 8007e66:	f8df a0d4 	ldr.w	sl, [pc, #212]	@ 8007f3c <_vfiprintf_r+0x22c>
 8007e6a:	7821      	ldrb	r1, [r4, #0]
 8007e6c:	2203      	movs	r2, #3
 8007e6e:	4650      	mov	r0, sl
 8007e70:	f7f8 f9ae 	bl	80001d0 <memchr>
 8007e74:	b138      	cbz	r0, 8007e86 <_vfiprintf_r+0x176>
 8007e76:	9b04      	ldr	r3, [sp, #16]
 8007e78:	eba0 000a 	sub.w	r0, r0, sl
 8007e7c:	2240      	movs	r2, #64	@ 0x40
 8007e7e:	4082      	lsls	r2, r0
 8007e80:	4313      	orrs	r3, r2
 8007e82:	3401      	adds	r4, #1
 8007e84:	9304      	str	r3, [sp, #16]
 8007e86:	f814 1b01 	ldrb.w	r1, [r4], #1
 8007e8a:	4829      	ldr	r0, [pc, #164]	@ (8007f30 <_vfiprintf_r+0x220>)
 8007e8c:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 8007e90:	2206      	movs	r2, #6
 8007e92:	f7f8 f99d 	bl	80001d0 <memchr>
 8007e96:	2800      	cmp	r0, #0
 8007e98:	d03f      	beq.n	8007f1a <_vfiprintf_r+0x20a>
 8007e9a:	4b26      	ldr	r3, [pc, #152]	@ (8007f34 <_vfiprintf_r+0x224>)
 8007e9c:	bb1b      	cbnz	r3, 8007ee6 <_vfiprintf_r+0x1d6>
 8007e9e:	9b03      	ldr	r3, [sp, #12]
 8007ea0:	3307      	adds	r3, #7
 8007ea2:	f023 0307 	bic.w	r3, r3, #7
 8007ea6:	3308      	adds	r3, #8
 8007ea8:	9303      	str	r3, [sp, #12]
 8007eaa:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8007eac:	443b      	add	r3, r7
 8007eae:	9309      	str	r3, [sp, #36]	@ 0x24
 8007eb0:	e76a      	b.n	8007d88 <_vfiprintf_r+0x78>
 8007eb2:	fb0c 3202 	mla	r2, ip, r2, r3
 8007eb6:	460c      	mov	r4, r1
 8007eb8:	2001      	movs	r0, #1
 8007eba:	e7a8      	b.n	8007e0e <_vfiprintf_r+0xfe>
 8007ebc:	2300      	movs	r3, #0
 8007ebe:	3401      	adds	r4, #1
 8007ec0:	9305      	str	r3, [sp, #20]
 8007ec2:	4619      	mov	r1, r3
 8007ec4:	f04f 0c0a 	mov.w	ip, #10
 8007ec8:	4620      	mov	r0, r4
 8007eca:	f810 2b01 	ldrb.w	r2, [r0], #1
 8007ece:	3a30      	subs	r2, #48	@ 0x30
 8007ed0:	2a09      	cmp	r2, #9
 8007ed2:	d903      	bls.n	8007edc <_vfiprintf_r+0x1cc>
 8007ed4:	2b00      	cmp	r3, #0
 8007ed6:	d0c6      	beq.n	8007e66 <_vfiprintf_r+0x156>
 8007ed8:	9105      	str	r1, [sp, #20]
 8007eda:	e7c4      	b.n	8007e66 <_vfiprintf_r+0x156>
 8007edc:	fb0c 2101 	mla	r1, ip, r1, r2
 8007ee0:	4604      	mov	r4, r0
 8007ee2:	2301      	movs	r3, #1
 8007ee4:	e7f0      	b.n	8007ec8 <_vfiprintf_r+0x1b8>
 8007ee6:	ab03      	add	r3, sp, #12
 8007ee8:	9300      	str	r3, [sp, #0]
 8007eea:	462a      	mov	r2, r5
 8007eec:	4b12      	ldr	r3, [pc, #72]	@ (8007f38 <_vfiprintf_r+0x228>)
 8007eee:	a904      	add	r1, sp, #16
 8007ef0:	4630      	mov	r0, r6
 8007ef2:	f7fc fb55 	bl	80045a0 <_printf_float>
 8007ef6:	4607      	mov	r7, r0
 8007ef8:	1c78      	adds	r0, r7, #1
 8007efa:	d1d6      	bne.n	8007eaa <_vfiprintf_r+0x19a>
 8007efc:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 8007efe:	07d9      	lsls	r1, r3, #31
 8007f00:	d405      	bmi.n	8007f0e <_vfiprintf_r+0x1fe>
 8007f02:	89ab      	ldrh	r3, [r5, #12]
 8007f04:	059a      	lsls	r2, r3, #22
 8007f06:	d402      	bmi.n	8007f0e <_vfiprintf_r+0x1fe>
 8007f08:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 8007f0a:	f7fd fae5 	bl	80054d8 <__retarget_lock_release_recursive>
 8007f0e:	89ab      	ldrh	r3, [r5, #12]
 8007f10:	065b      	lsls	r3, r3, #25
 8007f12:	f53f af1f 	bmi.w	8007d54 <_vfiprintf_r+0x44>
 8007f16:	9809      	ldr	r0, [sp, #36]	@ 0x24
 8007f18:	e71e      	b.n	8007d58 <_vfiprintf_r+0x48>
 8007f1a:	ab03      	add	r3, sp, #12
 8007f1c:	9300      	str	r3, [sp, #0]
 8007f1e:	462a      	mov	r2, r5
 8007f20:	4b05      	ldr	r3, [pc, #20]	@ (8007f38 <_vfiprintf_r+0x228>)
 8007f22:	a904      	add	r1, sp, #16
 8007f24:	4630      	mov	r0, r6
 8007f26:	f7fc fdd3 	bl	8004ad0 <_printf_i>
 8007f2a:	e7e4      	b.n	8007ef6 <_vfiprintf_r+0x1e6>
 8007f2c:	08009e79 	.word	0x08009e79
 8007f30:	08009e83 	.word	0x08009e83
 8007f34:	080045a1 	.word	0x080045a1
 8007f38:	08007ceb 	.word	0x08007ceb
 8007f3c:	08009e7f 	.word	0x08009e7f

08007f40 <__sflush_r>:
 8007f40:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 8007f44:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8007f48:	0716      	lsls	r6, r2, #28
 8007f4a:	4605      	mov	r5, r0
 8007f4c:	460c      	mov	r4, r1
 8007f4e:	d454      	bmi.n	8007ffa <__sflush_r+0xba>
 8007f50:	684b      	ldr	r3, [r1, #4]
 8007f52:	2b00      	cmp	r3, #0
 8007f54:	dc02      	bgt.n	8007f5c <__sflush_r+0x1c>
 8007f56:	6c0b      	ldr	r3, [r1, #64]	@ 0x40
 8007f58:	2b00      	cmp	r3, #0
 8007f5a:	dd48      	ble.n	8007fee <__sflush_r+0xae>
 8007f5c:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 8007f5e:	2e00      	cmp	r6, #0
 8007f60:	d045      	beq.n	8007fee <__sflush_r+0xae>
 8007f62:	2300      	movs	r3, #0
 8007f64:	f412 5280 	ands.w	r2, r2, #4096	@ 0x1000
 8007f68:	682f      	ldr	r7, [r5, #0]
 8007f6a:	6a21      	ldr	r1, [r4, #32]
 8007f6c:	602b      	str	r3, [r5, #0]
 8007f6e:	d030      	beq.n	8007fd2 <__sflush_r+0x92>
 8007f70:	6d62      	ldr	r2, [r4, #84]	@ 0x54
 8007f72:	89a3      	ldrh	r3, [r4, #12]
 8007f74:	0759      	lsls	r1, r3, #29
 8007f76:	d505      	bpl.n	8007f84 <__sflush_r+0x44>
 8007f78:	6863      	ldr	r3, [r4, #4]
 8007f7a:	1ad2      	subs	r2, r2, r3
 8007f7c:	6b63      	ldr	r3, [r4, #52]	@ 0x34
 8007f7e:	b10b      	cbz	r3, 8007f84 <__sflush_r+0x44>
 8007f80:	6c23      	ldr	r3, [r4, #64]	@ 0x40
 8007f82:	1ad2      	subs	r2, r2, r3
 8007f84:	2300      	movs	r3, #0
 8007f86:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 8007f88:	6a21      	ldr	r1, [r4, #32]
 8007f8a:	4628      	mov	r0, r5
 8007f8c:	47b0      	blx	r6
 8007f8e:	1c43      	adds	r3, r0, #1
 8007f90:	89a3      	ldrh	r3, [r4, #12]
 8007f92:	d106      	bne.n	8007fa2 <__sflush_r+0x62>
 8007f94:	6829      	ldr	r1, [r5, #0]
 8007f96:	291d      	cmp	r1, #29
 8007f98:	d82b      	bhi.n	8007ff2 <__sflush_r+0xb2>
 8007f9a:	4a2a      	ldr	r2, [pc, #168]	@ (8008044 <__sflush_r+0x104>)
 8007f9c:	410a      	asrs	r2, r1
 8007f9e:	07d6      	lsls	r6, r2, #31
 8007fa0:	d427      	bmi.n	8007ff2 <__sflush_r+0xb2>
 8007fa2:	2200      	movs	r2, #0
 8007fa4:	6062      	str	r2, [r4, #4]
 8007fa6:	04d9      	lsls	r1, r3, #19
 8007fa8:	6922      	ldr	r2, [r4, #16]
 8007faa:	6022      	str	r2, [r4, #0]
 8007fac:	d504      	bpl.n	8007fb8 <__sflush_r+0x78>
 8007fae:	1c42      	adds	r2, r0, #1
 8007fb0:	d101      	bne.n	8007fb6 <__sflush_r+0x76>
 8007fb2:	682b      	ldr	r3, [r5, #0]
 8007fb4:	b903      	cbnz	r3, 8007fb8 <__sflush_r+0x78>
 8007fb6:	6560      	str	r0, [r4, #84]	@ 0x54
 8007fb8:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 8007fba:	602f      	str	r7, [r5, #0]
 8007fbc:	b1b9      	cbz	r1, 8007fee <__sflush_r+0xae>
 8007fbe:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 8007fc2:	4299      	cmp	r1, r3
 8007fc4:	d002      	beq.n	8007fcc <__sflush_r+0x8c>
 8007fc6:	4628      	mov	r0, r5
 8007fc8:	f7fe f8ea 	bl	80061a0 <_free_r>
 8007fcc:	2300      	movs	r3, #0
 8007fce:	6363      	str	r3, [r4, #52]	@ 0x34
 8007fd0:	e00d      	b.n	8007fee <__sflush_r+0xae>
 8007fd2:	2301      	movs	r3, #1
 8007fd4:	4628      	mov	r0, r5
 8007fd6:	47b0      	blx	r6
 8007fd8:	4602      	mov	r2, r0
 8007fda:	1c50      	adds	r0, r2, #1
 8007fdc:	d1c9      	bne.n	8007f72 <__sflush_r+0x32>
 8007fde:	682b      	ldr	r3, [r5, #0]
 8007fe0:	2b00      	cmp	r3, #0
 8007fe2:	d0c6      	beq.n	8007f72 <__sflush_r+0x32>
 8007fe4:	2b1d      	cmp	r3, #29
 8007fe6:	d001      	beq.n	8007fec <__sflush_r+0xac>
 8007fe8:	2b16      	cmp	r3, #22
 8007fea:	d11e      	bne.n	800802a <__sflush_r+0xea>
 8007fec:	602f      	str	r7, [r5, #0]
 8007fee:	2000      	movs	r0, #0
 8007ff0:	e022      	b.n	8008038 <__sflush_r+0xf8>
 8007ff2:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8007ff6:	b21b      	sxth	r3, r3
 8007ff8:	e01b      	b.n	8008032 <__sflush_r+0xf2>
 8007ffa:	690f      	ldr	r7, [r1, #16]
 8007ffc:	2f00      	cmp	r7, #0
 8007ffe:	d0f6      	beq.n	8007fee <__sflush_r+0xae>
 8008000:	0793      	lsls	r3, r2, #30
 8008002:	680e      	ldr	r6, [r1, #0]
 8008004:	bf08      	it	eq
 8008006:	694b      	ldreq	r3, [r1, #20]
 8008008:	600f      	str	r7, [r1, #0]
 800800a:	bf18      	it	ne
 800800c:	2300      	movne	r3, #0
 800800e:	eba6 0807 	sub.w	r8, r6, r7
 8008012:	608b      	str	r3, [r1, #8]
 8008014:	f1b8 0f00 	cmp.w	r8, #0
 8008018:	dde9      	ble.n	8007fee <__sflush_r+0xae>
 800801a:	6a21      	ldr	r1, [r4, #32]
 800801c:	6aa6      	ldr	r6, [r4, #40]	@ 0x28
 800801e:	4643      	mov	r3, r8
 8008020:	463a      	mov	r2, r7
 8008022:	4628      	mov	r0, r5
 8008024:	47b0      	blx	r6
 8008026:	2800      	cmp	r0, #0
 8008028:	dc08      	bgt.n	800803c <__sflush_r+0xfc>
 800802a:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800802e:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8008032:	81a3      	strh	r3, [r4, #12]
 8008034:	f04f 30ff 	mov.w	r0, #4294967295
 8008038:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800803c:	4407      	add	r7, r0
 800803e:	eba8 0800 	sub.w	r8, r8, r0
 8008042:	e7e7      	b.n	8008014 <__sflush_r+0xd4>
 8008044:	dfbffffe 	.word	0xdfbffffe

08008048 <_fflush_r>:
 8008048:	b538      	push	{r3, r4, r5, lr}
 800804a:	690b      	ldr	r3, [r1, #16]
 800804c:	4605      	mov	r5, r0
 800804e:	460c      	mov	r4, r1
 8008050:	b913      	cbnz	r3, 8008058 <_fflush_r+0x10>
 8008052:	2500      	movs	r5, #0
 8008054:	4628      	mov	r0, r5
 8008056:	bd38      	pop	{r3, r4, r5, pc}
 8008058:	b118      	cbz	r0, 8008062 <_fflush_r+0x1a>
 800805a:	6a03      	ldr	r3, [r0, #32]
 800805c:	b90b      	cbnz	r3, 8008062 <_fflush_r+0x1a>
 800805e:	f7fd f8f7 	bl	8005250 <__sinit>
 8008062:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8008066:	2b00      	cmp	r3, #0
 8008068:	d0f3      	beq.n	8008052 <_fflush_r+0xa>
 800806a:	6e62      	ldr	r2, [r4, #100]	@ 0x64
 800806c:	07d0      	lsls	r0, r2, #31
 800806e:	d404      	bmi.n	800807a <_fflush_r+0x32>
 8008070:	0599      	lsls	r1, r3, #22
 8008072:	d402      	bmi.n	800807a <_fflush_r+0x32>
 8008074:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 8008076:	f7fd fa2e 	bl	80054d6 <__retarget_lock_acquire_recursive>
 800807a:	4628      	mov	r0, r5
 800807c:	4621      	mov	r1, r4
 800807e:	f7ff ff5f 	bl	8007f40 <__sflush_r>
 8008082:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 8008084:	07da      	lsls	r2, r3, #31
 8008086:	4605      	mov	r5, r0
 8008088:	d4e4      	bmi.n	8008054 <_fflush_r+0xc>
 800808a:	89a3      	ldrh	r3, [r4, #12]
 800808c:	059b      	lsls	r3, r3, #22
 800808e:	d4e1      	bmi.n	8008054 <_fflush_r+0xc>
 8008090:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 8008092:	f7fd fa21 	bl	80054d8 <__retarget_lock_release_recursive>
 8008096:	e7dd      	b.n	8008054 <_fflush_r+0xc>

08008098 <__swbuf_r>:
 8008098:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800809a:	460e      	mov	r6, r1
 800809c:	4614      	mov	r4, r2
 800809e:	4605      	mov	r5, r0
 80080a0:	b118      	cbz	r0, 80080aa <__swbuf_r+0x12>
 80080a2:	6a03      	ldr	r3, [r0, #32]
 80080a4:	b90b      	cbnz	r3, 80080aa <__swbuf_r+0x12>
 80080a6:	f7fd f8d3 	bl	8005250 <__sinit>
 80080aa:	69a3      	ldr	r3, [r4, #24]
 80080ac:	60a3      	str	r3, [r4, #8]
 80080ae:	89a3      	ldrh	r3, [r4, #12]
 80080b0:	071a      	lsls	r2, r3, #28
 80080b2:	d501      	bpl.n	80080b8 <__swbuf_r+0x20>
 80080b4:	6923      	ldr	r3, [r4, #16]
 80080b6:	b943      	cbnz	r3, 80080ca <__swbuf_r+0x32>
 80080b8:	4621      	mov	r1, r4
 80080ba:	4628      	mov	r0, r5
 80080bc:	f000 f82a 	bl	8008114 <__swsetup_r>
 80080c0:	b118      	cbz	r0, 80080ca <__swbuf_r+0x32>
 80080c2:	f04f 37ff 	mov.w	r7, #4294967295
 80080c6:	4638      	mov	r0, r7
 80080c8:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 80080ca:	6823      	ldr	r3, [r4, #0]
 80080cc:	6922      	ldr	r2, [r4, #16]
 80080ce:	1a98      	subs	r0, r3, r2
 80080d0:	6963      	ldr	r3, [r4, #20]
 80080d2:	b2f6      	uxtb	r6, r6
 80080d4:	4283      	cmp	r3, r0
 80080d6:	4637      	mov	r7, r6
 80080d8:	dc05      	bgt.n	80080e6 <__swbuf_r+0x4e>
 80080da:	4621      	mov	r1, r4
 80080dc:	4628      	mov	r0, r5
 80080de:	f7ff ffb3 	bl	8008048 <_fflush_r>
 80080e2:	2800      	cmp	r0, #0
 80080e4:	d1ed      	bne.n	80080c2 <__swbuf_r+0x2a>
 80080e6:	68a3      	ldr	r3, [r4, #8]
 80080e8:	3b01      	subs	r3, #1
 80080ea:	60a3      	str	r3, [r4, #8]
 80080ec:	6823      	ldr	r3, [r4, #0]
 80080ee:	1c5a      	adds	r2, r3, #1
 80080f0:	6022      	str	r2, [r4, #0]
 80080f2:	701e      	strb	r6, [r3, #0]
 80080f4:	6962      	ldr	r2, [r4, #20]
 80080f6:	1c43      	adds	r3, r0, #1
 80080f8:	429a      	cmp	r2, r3
 80080fa:	d004      	beq.n	8008106 <__swbuf_r+0x6e>
 80080fc:	89a3      	ldrh	r3, [r4, #12]
 80080fe:	07db      	lsls	r3, r3, #31
 8008100:	d5e1      	bpl.n	80080c6 <__swbuf_r+0x2e>
 8008102:	2e0a      	cmp	r6, #10
 8008104:	d1df      	bne.n	80080c6 <__swbuf_r+0x2e>
 8008106:	4621      	mov	r1, r4
 8008108:	4628      	mov	r0, r5
 800810a:	f7ff ff9d 	bl	8008048 <_fflush_r>
 800810e:	2800      	cmp	r0, #0
 8008110:	d0d9      	beq.n	80080c6 <__swbuf_r+0x2e>
 8008112:	e7d6      	b.n	80080c2 <__swbuf_r+0x2a>

08008114 <__swsetup_r>:
 8008114:	b538      	push	{r3, r4, r5, lr}
 8008116:	4b29      	ldr	r3, [pc, #164]	@ (80081bc <__swsetup_r+0xa8>)
 8008118:	4605      	mov	r5, r0
 800811a:	6818      	ldr	r0, [r3, #0]
 800811c:	460c      	mov	r4, r1
 800811e:	b118      	cbz	r0, 8008128 <__swsetup_r+0x14>
 8008120:	6a03      	ldr	r3, [r0, #32]
 8008122:	b90b      	cbnz	r3, 8008128 <__swsetup_r+0x14>
 8008124:	f7fd f894 	bl	8005250 <__sinit>
 8008128:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800812c:	0719      	lsls	r1, r3, #28
 800812e:	d422      	bmi.n	8008176 <__swsetup_r+0x62>
 8008130:	06da      	lsls	r2, r3, #27
 8008132:	d407      	bmi.n	8008144 <__swsetup_r+0x30>
 8008134:	2209      	movs	r2, #9
 8008136:	602a      	str	r2, [r5, #0]
 8008138:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800813c:	81a3      	strh	r3, [r4, #12]
 800813e:	f04f 30ff 	mov.w	r0, #4294967295
 8008142:	e033      	b.n	80081ac <__swsetup_r+0x98>
 8008144:	0758      	lsls	r0, r3, #29
 8008146:	d512      	bpl.n	800816e <__swsetup_r+0x5a>
 8008148:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 800814a:	b141      	cbz	r1, 800815e <__swsetup_r+0x4a>
 800814c:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 8008150:	4299      	cmp	r1, r3
 8008152:	d002      	beq.n	800815a <__swsetup_r+0x46>
 8008154:	4628      	mov	r0, r5
 8008156:	f7fe f823 	bl	80061a0 <_free_r>
 800815a:	2300      	movs	r3, #0
 800815c:	6363      	str	r3, [r4, #52]	@ 0x34
 800815e:	89a3      	ldrh	r3, [r4, #12]
 8008160:	f023 0324 	bic.w	r3, r3, #36	@ 0x24
 8008164:	81a3      	strh	r3, [r4, #12]
 8008166:	2300      	movs	r3, #0
 8008168:	6063      	str	r3, [r4, #4]
 800816a:	6923      	ldr	r3, [r4, #16]
 800816c:	6023      	str	r3, [r4, #0]
 800816e:	89a3      	ldrh	r3, [r4, #12]
 8008170:	f043 0308 	orr.w	r3, r3, #8
 8008174:	81a3      	strh	r3, [r4, #12]
 8008176:	6923      	ldr	r3, [r4, #16]
 8008178:	b94b      	cbnz	r3, 800818e <__swsetup_r+0x7a>
 800817a:	89a3      	ldrh	r3, [r4, #12]
 800817c:	f403 7320 	and.w	r3, r3, #640	@ 0x280
 8008180:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8008184:	d003      	beq.n	800818e <__swsetup_r+0x7a>
 8008186:	4621      	mov	r1, r4
 8008188:	4628      	mov	r0, r5
 800818a:	f000 fc35 	bl	80089f8 <__smakebuf_r>
 800818e:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8008192:	f013 0201 	ands.w	r2, r3, #1
 8008196:	d00a      	beq.n	80081ae <__swsetup_r+0x9a>
 8008198:	2200      	movs	r2, #0
 800819a:	60a2      	str	r2, [r4, #8]
 800819c:	6962      	ldr	r2, [r4, #20]
 800819e:	4252      	negs	r2, r2
 80081a0:	61a2      	str	r2, [r4, #24]
 80081a2:	6922      	ldr	r2, [r4, #16]
 80081a4:	b942      	cbnz	r2, 80081b8 <__swsetup_r+0xa4>
 80081a6:	f013 0080 	ands.w	r0, r3, #128	@ 0x80
 80081aa:	d1c5      	bne.n	8008138 <__swsetup_r+0x24>
 80081ac:	bd38      	pop	{r3, r4, r5, pc}
 80081ae:	0799      	lsls	r1, r3, #30
 80081b0:	bf58      	it	pl
 80081b2:	6962      	ldrpl	r2, [r4, #20]
 80081b4:	60a2      	str	r2, [r4, #8]
 80081b6:	e7f4      	b.n	80081a2 <__swsetup_r+0x8e>
 80081b8:	2000      	movs	r0, #0
 80081ba:	e7f7      	b.n	80081ac <__swsetup_r+0x98>
 80081bc:	20000018 	.word	0x20000018

080081c0 <strncmp>:
 80081c0:	b510      	push	{r4, lr}
 80081c2:	b16a      	cbz	r2, 80081e0 <strncmp+0x20>
 80081c4:	3901      	subs	r1, #1
 80081c6:	1884      	adds	r4, r0, r2
 80081c8:	f810 2b01 	ldrb.w	r2, [r0], #1
 80081cc:	f811 3f01 	ldrb.w	r3, [r1, #1]!
 80081d0:	429a      	cmp	r2, r3
 80081d2:	d103      	bne.n	80081dc <strncmp+0x1c>
 80081d4:	42a0      	cmp	r0, r4
 80081d6:	d001      	beq.n	80081dc <strncmp+0x1c>
 80081d8:	2a00      	cmp	r2, #0
 80081da:	d1f5      	bne.n	80081c8 <strncmp+0x8>
 80081dc:	1ad0      	subs	r0, r2, r3
 80081de:	bd10      	pop	{r4, pc}
 80081e0:	4610      	mov	r0, r2
 80081e2:	e7fc      	b.n	80081de <strncmp+0x1e>

080081e4 <_sbrk_r>:
 80081e4:	b538      	push	{r3, r4, r5, lr}
 80081e6:	4d06      	ldr	r5, [pc, #24]	@ (8008200 <_sbrk_r+0x1c>)
 80081e8:	2300      	movs	r3, #0
 80081ea:	4604      	mov	r4, r0
 80081ec:	4608      	mov	r0, r1
 80081ee:	602b      	str	r3, [r5, #0]
 80081f0:	f7f9 fd56 	bl	8001ca0 <_sbrk>
 80081f4:	1c43      	adds	r3, r0, #1
 80081f6:	d102      	bne.n	80081fe <_sbrk_r+0x1a>
 80081f8:	682b      	ldr	r3, [r5, #0]
 80081fa:	b103      	cbz	r3, 80081fe <_sbrk_r+0x1a>
 80081fc:	6023      	str	r3, [r4, #0]
 80081fe:	bd38      	pop	{r3, r4, r5, pc}
 8008200:	20000810 	.word	0x20000810
 8008204:	00000000 	.word	0x00000000

08008208 <nan>:
 8008208:	ed9f 0b01 	vldr	d0, [pc, #4]	@ 8008210 <nan+0x8>
 800820c:	4770      	bx	lr
 800820e:	bf00      	nop
 8008210:	00000000 	.word	0x00000000
 8008214:	7ff80000 	.word	0x7ff80000

08008218 <__assert_func>:
 8008218:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 800821a:	4614      	mov	r4, r2
 800821c:	461a      	mov	r2, r3
 800821e:	4b09      	ldr	r3, [pc, #36]	@ (8008244 <__assert_func+0x2c>)
 8008220:	681b      	ldr	r3, [r3, #0]
 8008222:	4605      	mov	r5, r0
 8008224:	68d8      	ldr	r0, [r3, #12]
 8008226:	b954      	cbnz	r4, 800823e <__assert_func+0x26>
 8008228:	4b07      	ldr	r3, [pc, #28]	@ (8008248 <__assert_func+0x30>)
 800822a:	461c      	mov	r4, r3
 800822c:	e9cd 3401 	strd	r3, r4, [sp, #4]
 8008230:	9100      	str	r1, [sp, #0]
 8008232:	462b      	mov	r3, r5
 8008234:	4905      	ldr	r1, [pc, #20]	@ (800824c <__assert_func+0x34>)
 8008236:	f000 fba7 	bl	8008988 <fiprintf>
 800823a:	f000 fc3b 	bl	8008ab4 <abort>
 800823e:	4b04      	ldr	r3, [pc, #16]	@ (8008250 <__assert_func+0x38>)
 8008240:	e7f4      	b.n	800822c <__assert_func+0x14>
 8008242:	bf00      	nop
 8008244:	20000018 	.word	0x20000018
 8008248:	08009ecd 	.word	0x08009ecd
 800824c:	08009e9f 	.word	0x08009e9f
 8008250:	08009e92 	.word	0x08009e92

08008254 <_calloc_r>:
 8008254:	b570      	push	{r4, r5, r6, lr}
 8008256:	fba1 5402 	umull	r5, r4, r1, r2
 800825a:	b93c      	cbnz	r4, 800826c <_calloc_r+0x18>
 800825c:	4629      	mov	r1, r5
 800825e:	f7fe f813 	bl	8006288 <_malloc_r>
 8008262:	4606      	mov	r6, r0
 8008264:	b928      	cbnz	r0, 8008272 <_calloc_r+0x1e>
 8008266:	2600      	movs	r6, #0
 8008268:	4630      	mov	r0, r6
 800826a:	bd70      	pop	{r4, r5, r6, pc}
 800826c:	220c      	movs	r2, #12
 800826e:	6002      	str	r2, [r0, #0]
 8008270:	e7f9      	b.n	8008266 <_calloc_r+0x12>
 8008272:	462a      	mov	r2, r5
 8008274:	4621      	mov	r1, r4
 8008276:	f7fd f8b0 	bl	80053da <memset>
 800827a:	e7f5      	b.n	8008268 <_calloc_r+0x14>

0800827c <rshift>:
 800827c:	6903      	ldr	r3, [r0, #16]
 800827e:	ebb3 1f61 	cmp.w	r3, r1, asr #5
 8008282:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 8008286:	ea4f 1261 	mov.w	r2, r1, asr #5
 800828a:	f100 0414 	add.w	r4, r0, #20
 800828e:	dd45      	ble.n	800831c <rshift+0xa0>
 8008290:	f011 011f 	ands.w	r1, r1, #31
 8008294:	eb04 0683 	add.w	r6, r4, r3, lsl #2
 8008298:	eb04 0582 	add.w	r5, r4, r2, lsl #2
 800829c:	d10c      	bne.n	80082b8 <rshift+0x3c>
 800829e:	f100 0710 	add.w	r7, r0, #16
 80082a2:	4629      	mov	r1, r5
 80082a4:	42b1      	cmp	r1, r6
 80082a6:	d334      	bcc.n	8008312 <rshift+0x96>
 80082a8:	1a9b      	subs	r3, r3, r2
 80082aa:	009b      	lsls	r3, r3, #2
 80082ac:	1eea      	subs	r2, r5, #3
 80082ae:	4296      	cmp	r6, r2
 80082b0:	bf38      	it	cc
 80082b2:	2300      	movcc	r3, #0
 80082b4:	4423      	add	r3, r4
 80082b6:	e015      	b.n	80082e4 <rshift+0x68>
 80082b8:	f854 7022 	ldr.w	r7, [r4, r2, lsl #2]
 80082bc:	f1c1 0820 	rsb	r8, r1, #32
 80082c0:	40cf      	lsrs	r7, r1
 80082c2:	f105 0e04 	add.w	lr, r5, #4
 80082c6:	46a1      	mov	r9, r4
 80082c8:	4576      	cmp	r6, lr
 80082ca:	46f4      	mov	ip, lr
 80082cc:	d815      	bhi.n	80082fa <rshift+0x7e>
 80082ce:	1a9a      	subs	r2, r3, r2
 80082d0:	0092      	lsls	r2, r2, #2
 80082d2:	3a04      	subs	r2, #4
 80082d4:	3501      	adds	r5, #1
 80082d6:	42ae      	cmp	r6, r5
 80082d8:	bf38      	it	cc
 80082da:	2200      	movcc	r2, #0
 80082dc:	18a3      	adds	r3, r4, r2
 80082de:	50a7      	str	r7, [r4, r2]
 80082e0:	b107      	cbz	r7, 80082e4 <rshift+0x68>
 80082e2:	3304      	adds	r3, #4
 80082e4:	1b1a      	subs	r2, r3, r4
 80082e6:	42a3      	cmp	r3, r4
 80082e8:	ea4f 02a2 	mov.w	r2, r2, asr #2
 80082ec:	bf08      	it	eq
 80082ee:	2300      	moveq	r3, #0
 80082f0:	6102      	str	r2, [r0, #16]
 80082f2:	bf08      	it	eq
 80082f4:	6143      	streq	r3, [r0, #20]
 80082f6:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 80082fa:	f8dc c000 	ldr.w	ip, [ip]
 80082fe:	fa0c fc08 	lsl.w	ip, ip, r8
 8008302:	ea4c 0707 	orr.w	r7, ip, r7
 8008306:	f849 7b04 	str.w	r7, [r9], #4
 800830a:	f85e 7b04 	ldr.w	r7, [lr], #4
 800830e:	40cf      	lsrs	r7, r1
 8008310:	e7da      	b.n	80082c8 <rshift+0x4c>
 8008312:	f851 cb04 	ldr.w	ip, [r1], #4
 8008316:	f847 cf04 	str.w	ip, [r7, #4]!
 800831a:	e7c3      	b.n	80082a4 <rshift+0x28>
 800831c:	4623      	mov	r3, r4
 800831e:	e7e1      	b.n	80082e4 <rshift+0x68>

08008320 <__hexdig_fun>:
 8008320:	f1a0 0330 	sub.w	r3, r0, #48	@ 0x30
 8008324:	2b09      	cmp	r3, #9
 8008326:	d802      	bhi.n	800832e <__hexdig_fun+0xe>
 8008328:	3820      	subs	r0, #32
 800832a:	b2c0      	uxtb	r0, r0
 800832c:	4770      	bx	lr
 800832e:	f1a0 0361 	sub.w	r3, r0, #97	@ 0x61
 8008332:	2b05      	cmp	r3, #5
 8008334:	d801      	bhi.n	800833a <__hexdig_fun+0x1a>
 8008336:	3847      	subs	r0, #71	@ 0x47
 8008338:	e7f7      	b.n	800832a <__hexdig_fun+0xa>
 800833a:	f1a0 0341 	sub.w	r3, r0, #65	@ 0x41
 800833e:	2b05      	cmp	r3, #5
 8008340:	d801      	bhi.n	8008346 <__hexdig_fun+0x26>
 8008342:	3827      	subs	r0, #39	@ 0x27
 8008344:	e7f1      	b.n	800832a <__hexdig_fun+0xa>
 8008346:	2000      	movs	r0, #0
 8008348:	4770      	bx	lr
	...

0800834c <__gethex>:
 800834c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8008350:	b085      	sub	sp, #20
 8008352:	468a      	mov	sl, r1
 8008354:	9302      	str	r3, [sp, #8]
 8008356:	680b      	ldr	r3, [r1, #0]
 8008358:	9001      	str	r0, [sp, #4]
 800835a:	4690      	mov	r8, r2
 800835c:	1c9c      	adds	r4, r3, #2
 800835e:	46a1      	mov	r9, r4
 8008360:	f814 0b01 	ldrb.w	r0, [r4], #1
 8008364:	2830      	cmp	r0, #48	@ 0x30
 8008366:	d0fa      	beq.n	800835e <__gethex+0x12>
 8008368:	eba9 0303 	sub.w	r3, r9, r3
 800836c:	f1a3 0b02 	sub.w	fp, r3, #2
 8008370:	f7ff ffd6 	bl	8008320 <__hexdig_fun>
 8008374:	4605      	mov	r5, r0
 8008376:	2800      	cmp	r0, #0
 8008378:	d168      	bne.n	800844c <__gethex+0x100>
 800837a:	49a0      	ldr	r1, [pc, #640]	@ (80085fc <__gethex+0x2b0>)
 800837c:	2201      	movs	r2, #1
 800837e:	4648      	mov	r0, r9
 8008380:	f7ff ff1e 	bl	80081c0 <strncmp>
 8008384:	4607      	mov	r7, r0
 8008386:	2800      	cmp	r0, #0
 8008388:	d167      	bne.n	800845a <__gethex+0x10e>
 800838a:	f899 0001 	ldrb.w	r0, [r9, #1]
 800838e:	4626      	mov	r6, r4
 8008390:	f7ff ffc6 	bl	8008320 <__hexdig_fun>
 8008394:	2800      	cmp	r0, #0
 8008396:	d062      	beq.n	800845e <__gethex+0x112>
 8008398:	4623      	mov	r3, r4
 800839a:	7818      	ldrb	r0, [r3, #0]
 800839c:	2830      	cmp	r0, #48	@ 0x30
 800839e:	4699      	mov	r9, r3
 80083a0:	f103 0301 	add.w	r3, r3, #1
 80083a4:	d0f9      	beq.n	800839a <__gethex+0x4e>
 80083a6:	f7ff ffbb 	bl	8008320 <__hexdig_fun>
 80083aa:	fab0 f580 	clz	r5, r0
 80083ae:	096d      	lsrs	r5, r5, #5
 80083b0:	f04f 0b01 	mov.w	fp, #1
 80083b4:	464a      	mov	r2, r9
 80083b6:	4616      	mov	r6, r2
 80083b8:	3201      	adds	r2, #1
 80083ba:	7830      	ldrb	r0, [r6, #0]
 80083bc:	f7ff ffb0 	bl	8008320 <__hexdig_fun>
 80083c0:	2800      	cmp	r0, #0
 80083c2:	d1f8      	bne.n	80083b6 <__gethex+0x6a>
 80083c4:	498d      	ldr	r1, [pc, #564]	@ (80085fc <__gethex+0x2b0>)
 80083c6:	2201      	movs	r2, #1
 80083c8:	4630      	mov	r0, r6
 80083ca:	f7ff fef9 	bl	80081c0 <strncmp>
 80083ce:	2800      	cmp	r0, #0
 80083d0:	d13f      	bne.n	8008452 <__gethex+0x106>
 80083d2:	b944      	cbnz	r4, 80083e6 <__gethex+0x9a>
 80083d4:	1c74      	adds	r4, r6, #1
 80083d6:	4622      	mov	r2, r4
 80083d8:	4616      	mov	r6, r2
 80083da:	3201      	adds	r2, #1
 80083dc:	7830      	ldrb	r0, [r6, #0]
 80083de:	f7ff ff9f 	bl	8008320 <__hexdig_fun>
 80083e2:	2800      	cmp	r0, #0
 80083e4:	d1f8      	bne.n	80083d8 <__gethex+0x8c>
 80083e6:	1ba4      	subs	r4, r4, r6
 80083e8:	00a7      	lsls	r7, r4, #2
 80083ea:	7833      	ldrb	r3, [r6, #0]
 80083ec:	f003 03df 	and.w	r3, r3, #223	@ 0xdf
 80083f0:	2b50      	cmp	r3, #80	@ 0x50
 80083f2:	d13e      	bne.n	8008472 <__gethex+0x126>
 80083f4:	7873      	ldrb	r3, [r6, #1]
 80083f6:	2b2b      	cmp	r3, #43	@ 0x2b
 80083f8:	d033      	beq.n	8008462 <__gethex+0x116>
 80083fa:	2b2d      	cmp	r3, #45	@ 0x2d
 80083fc:	d034      	beq.n	8008468 <__gethex+0x11c>
 80083fe:	1c71      	adds	r1, r6, #1
 8008400:	2400      	movs	r4, #0
 8008402:	7808      	ldrb	r0, [r1, #0]
 8008404:	f7ff ff8c 	bl	8008320 <__hexdig_fun>
 8008408:	1e43      	subs	r3, r0, #1
 800840a:	b2db      	uxtb	r3, r3
 800840c:	2b18      	cmp	r3, #24
 800840e:	d830      	bhi.n	8008472 <__gethex+0x126>
 8008410:	f1a0 0210 	sub.w	r2, r0, #16
 8008414:	f811 0f01 	ldrb.w	r0, [r1, #1]!
 8008418:	f7ff ff82 	bl	8008320 <__hexdig_fun>
 800841c:	f100 3cff 	add.w	ip, r0, #4294967295
 8008420:	fa5f fc8c 	uxtb.w	ip, ip
 8008424:	f1bc 0f18 	cmp.w	ip, #24
 8008428:	f04f 030a 	mov.w	r3, #10
 800842c:	d91e      	bls.n	800846c <__gethex+0x120>
 800842e:	b104      	cbz	r4, 8008432 <__gethex+0xe6>
 8008430:	4252      	negs	r2, r2
 8008432:	4417      	add	r7, r2
 8008434:	f8ca 1000 	str.w	r1, [sl]
 8008438:	b1ed      	cbz	r5, 8008476 <__gethex+0x12a>
 800843a:	f1bb 0f00 	cmp.w	fp, #0
 800843e:	bf0c      	ite	eq
 8008440:	2506      	moveq	r5, #6
 8008442:	2500      	movne	r5, #0
 8008444:	4628      	mov	r0, r5
 8008446:	b005      	add	sp, #20
 8008448:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800844c:	2500      	movs	r5, #0
 800844e:	462c      	mov	r4, r5
 8008450:	e7b0      	b.n	80083b4 <__gethex+0x68>
 8008452:	2c00      	cmp	r4, #0
 8008454:	d1c7      	bne.n	80083e6 <__gethex+0x9a>
 8008456:	4627      	mov	r7, r4
 8008458:	e7c7      	b.n	80083ea <__gethex+0x9e>
 800845a:	464e      	mov	r6, r9
 800845c:	462f      	mov	r7, r5
 800845e:	2501      	movs	r5, #1
 8008460:	e7c3      	b.n	80083ea <__gethex+0x9e>
 8008462:	2400      	movs	r4, #0
 8008464:	1cb1      	adds	r1, r6, #2
 8008466:	e7cc      	b.n	8008402 <__gethex+0xb6>
 8008468:	2401      	movs	r4, #1
 800846a:	e7fb      	b.n	8008464 <__gethex+0x118>
 800846c:	fb03 0002 	mla	r0, r3, r2, r0
 8008470:	e7ce      	b.n	8008410 <__gethex+0xc4>
 8008472:	4631      	mov	r1, r6
 8008474:	e7de      	b.n	8008434 <__gethex+0xe8>
 8008476:	eba6 0309 	sub.w	r3, r6, r9
 800847a:	3b01      	subs	r3, #1
 800847c:	4629      	mov	r1, r5
 800847e:	2b07      	cmp	r3, #7
 8008480:	dc0a      	bgt.n	8008498 <__gethex+0x14c>
 8008482:	9801      	ldr	r0, [sp, #4]
 8008484:	f7fd ff8c 	bl	80063a0 <_Balloc>
 8008488:	4604      	mov	r4, r0
 800848a:	b940      	cbnz	r0, 800849e <__gethex+0x152>
 800848c:	4b5c      	ldr	r3, [pc, #368]	@ (8008600 <__gethex+0x2b4>)
 800848e:	4602      	mov	r2, r0
 8008490:	21e4      	movs	r1, #228	@ 0xe4
 8008492:	485c      	ldr	r0, [pc, #368]	@ (8008604 <__gethex+0x2b8>)
 8008494:	f7ff fec0 	bl	8008218 <__assert_func>
 8008498:	3101      	adds	r1, #1
 800849a:	105b      	asrs	r3, r3, #1
 800849c:	e7ef      	b.n	800847e <__gethex+0x132>
 800849e:	f100 0a14 	add.w	sl, r0, #20
 80084a2:	2300      	movs	r3, #0
 80084a4:	4655      	mov	r5, sl
 80084a6:	469b      	mov	fp, r3
 80084a8:	45b1      	cmp	r9, r6
 80084aa:	d337      	bcc.n	800851c <__gethex+0x1d0>
 80084ac:	f845 bb04 	str.w	fp, [r5], #4
 80084b0:	eba5 050a 	sub.w	r5, r5, sl
 80084b4:	10ad      	asrs	r5, r5, #2
 80084b6:	6125      	str	r5, [r4, #16]
 80084b8:	4658      	mov	r0, fp
 80084ba:	f7fe f863 	bl	8006584 <__hi0bits>
 80084be:	016d      	lsls	r5, r5, #5
 80084c0:	f8d8 6000 	ldr.w	r6, [r8]
 80084c4:	1a2d      	subs	r5, r5, r0
 80084c6:	42b5      	cmp	r5, r6
 80084c8:	dd54      	ble.n	8008574 <__gethex+0x228>
 80084ca:	1bad      	subs	r5, r5, r6
 80084cc:	4629      	mov	r1, r5
 80084ce:	4620      	mov	r0, r4
 80084d0:	f7fe fbf7 	bl	8006cc2 <__any_on>
 80084d4:	4681      	mov	r9, r0
 80084d6:	b178      	cbz	r0, 80084f8 <__gethex+0x1ac>
 80084d8:	1e6b      	subs	r3, r5, #1
 80084da:	1159      	asrs	r1, r3, #5
 80084dc:	f003 021f 	and.w	r2, r3, #31
 80084e0:	f85a 1021 	ldr.w	r1, [sl, r1, lsl #2]
 80084e4:	f04f 0901 	mov.w	r9, #1
 80084e8:	fa09 f202 	lsl.w	r2, r9, r2
 80084ec:	420a      	tst	r2, r1
 80084ee:	d003      	beq.n	80084f8 <__gethex+0x1ac>
 80084f0:	454b      	cmp	r3, r9
 80084f2:	dc36      	bgt.n	8008562 <__gethex+0x216>
 80084f4:	f04f 0902 	mov.w	r9, #2
 80084f8:	4629      	mov	r1, r5
 80084fa:	4620      	mov	r0, r4
 80084fc:	f7ff febe 	bl	800827c <rshift>
 8008500:	442f      	add	r7, r5
 8008502:	f8d8 3008 	ldr.w	r3, [r8, #8]
 8008506:	42bb      	cmp	r3, r7
 8008508:	da42      	bge.n	8008590 <__gethex+0x244>
 800850a:	9801      	ldr	r0, [sp, #4]
 800850c:	4621      	mov	r1, r4
 800850e:	f7fd ff87 	bl	8006420 <_Bfree>
 8008512:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 8008514:	2300      	movs	r3, #0
 8008516:	6013      	str	r3, [r2, #0]
 8008518:	25a3      	movs	r5, #163	@ 0xa3
 800851a:	e793      	b.n	8008444 <__gethex+0xf8>
 800851c:	f816 2d01 	ldrb.w	r2, [r6, #-1]!
 8008520:	2a2e      	cmp	r2, #46	@ 0x2e
 8008522:	d012      	beq.n	800854a <__gethex+0x1fe>
 8008524:	2b20      	cmp	r3, #32
 8008526:	d104      	bne.n	8008532 <__gethex+0x1e6>
 8008528:	f845 bb04 	str.w	fp, [r5], #4
 800852c:	f04f 0b00 	mov.w	fp, #0
 8008530:	465b      	mov	r3, fp
 8008532:	7830      	ldrb	r0, [r6, #0]
 8008534:	9303      	str	r3, [sp, #12]
 8008536:	f7ff fef3 	bl	8008320 <__hexdig_fun>
 800853a:	9b03      	ldr	r3, [sp, #12]
 800853c:	f000 000f 	and.w	r0, r0, #15
 8008540:	4098      	lsls	r0, r3
 8008542:	ea4b 0b00 	orr.w	fp, fp, r0
 8008546:	3304      	adds	r3, #4
 8008548:	e7ae      	b.n	80084a8 <__gethex+0x15c>
 800854a:	45b1      	cmp	r9, r6
 800854c:	d8ea      	bhi.n	8008524 <__gethex+0x1d8>
 800854e:	492b      	ldr	r1, [pc, #172]	@ (80085fc <__gethex+0x2b0>)
 8008550:	9303      	str	r3, [sp, #12]
 8008552:	2201      	movs	r2, #1
 8008554:	4630      	mov	r0, r6
 8008556:	f7ff fe33 	bl	80081c0 <strncmp>
 800855a:	9b03      	ldr	r3, [sp, #12]
 800855c:	2800      	cmp	r0, #0
 800855e:	d1e1      	bne.n	8008524 <__gethex+0x1d8>
 8008560:	e7a2      	b.n	80084a8 <__gethex+0x15c>
 8008562:	1ea9      	subs	r1, r5, #2
 8008564:	4620      	mov	r0, r4
 8008566:	f7fe fbac 	bl	8006cc2 <__any_on>
 800856a:	2800      	cmp	r0, #0
 800856c:	d0c2      	beq.n	80084f4 <__gethex+0x1a8>
 800856e:	f04f 0903 	mov.w	r9, #3
 8008572:	e7c1      	b.n	80084f8 <__gethex+0x1ac>
 8008574:	da09      	bge.n	800858a <__gethex+0x23e>
 8008576:	1b75      	subs	r5, r6, r5
 8008578:	4621      	mov	r1, r4
 800857a:	9801      	ldr	r0, [sp, #4]
 800857c:	462a      	mov	r2, r5
 800857e:	f7fe f967 	bl	8006850 <__lshift>
 8008582:	1b7f      	subs	r7, r7, r5
 8008584:	4604      	mov	r4, r0
 8008586:	f100 0a14 	add.w	sl, r0, #20
 800858a:	f04f 0900 	mov.w	r9, #0
 800858e:	e7b8      	b.n	8008502 <__gethex+0x1b6>
 8008590:	f8d8 5004 	ldr.w	r5, [r8, #4]
 8008594:	42bd      	cmp	r5, r7
 8008596:	dd6f      	ble.n	8008678 <__gethex+0x32c>
 8008598:	1bed      	subs	r5, r5, r7
 800859a:	42ae      	cmp	r6, r5
 800859c:	dc34      	bgt.n	8008608 <__gethex+0x2bc>
 800859e:	f8d8 300c 	ldr.w	r3, [r8, #12]
 80085a2:	2b02      	cmp	r3, #2
 80085a4:	d022      	beq.n	80085ec <__gethex+0x2a0>
 80085a6:	2b03      	cmp	r3, #3
 80085a8:	d024      	beq.n	80085f4 <__gethex+0x2a8>
 80085aa:	2b01      	cmp	r3, #1
 80085ac:	d115      	bne.n	80085da <__gethex+0x28e>
 80085ae:	42ae      	cmp	r6, r5
 80085b0:	d113      	bne.n	80085da <__gethex+0x28e>
 80085b2:	2e01      	cmp	r6, #1
 80085b4:	d10b      	bne.n	80085ce <__gethex+0x282>
 80085b6:	9a02      	ldr	r2, [sp, #8]
 80085b8:	f8d8 3004 	ldr.w	r3, [r8, #4]
 80085bc:	6013      	str	r3, [r2, #0]
 80085be:	2301      	movs	r3, #1
 80085c0:	6123      	str	r3, [r4, #16]
 80085c2:	f8ca 3000 	str.w	r3, [sl]
 80085c6:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 80085c8:	2562      	movs	r5, #98	@ 0x62
 80085ca:	601c      	str	r4, [r3, #0]
 80085cc:	e73a      	b.n	8008444 <__gethex+0xf8>
 80085ce:	1e71      	subs	r1, r6, #1
 80085d0:	4620      	mov	r0, r4
 80085d2:	f7fe fb76 	bl	8006cc2 <__any_on>
 80085d6:	2800      	cmp	r0, #0
 80085d8:	d1ed      	bne.n	80085b6 <__gethex+0x26a>
 80085da:	9801      	ldr	r0, [sp, #4]
 80085dc:	4621      	mov	r1, r4
 80085de:	f7fd ff1f 	bl	8006420 <_Bfree>
 80085e2:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 80085e4:	2300      	movs	r3, #0
 80085e6:	6013      	str	r3, [r2, #0]
 80085e8:	2550      	movs	r5, #80	@ 0x50
 80085ea:	e72b      	b.n	8008444 <__gethex+0xf8>
 80085ec:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 80085ee:	2b00      	cmp	r3, #0
 80085f0:	d1f3      	bne.n	80085da <__gethex+0x28e>
 80085f2:	e7e0      	b.n	80085b6 <__gethex+0x26a>
 80085f4:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 80085f6:	2b00      	cmp	r3, #0
 80085f8:	d1dd      	bne.n	80085b6 <__gethex+0x26a>
 80085fa:	e7ee      	b.n	80085da <__gethex+0x28e>
 80085fc:	08009d20 	.word	0x08009d20
 8008600:	08009bb9 	.word	0x08009bb9
 8008604:	08009ece 	.word	0x08009ece
 8008608:	1e6f      	subs	r7, r5, #1
 800860a:	f1b9 0f00 	cmp.w	r9, #0
 800860e:	d130      	bne.n	8008672 <__gethex+0x326>
 8008610:	b127      	cbz	r7, 800861c <__gethex+0x2d0>
 8008612:	4639      	mov	r1, r7
 8008614:	4620      	mov	r0, r4
 8008616:	f7fe fb54 	bl	8006cc2 <__any_on>
 800861a:	4681      	mov	r9, r0
 800861c:	117a      	asrs	r2, r7, #5
 800861e:	2301      	movs	r3, #1
 8008620:	f85a 2022 	ldr.w	r2, [sl, r2, lsl #2]
 8008624:	f007 071f 	and.w	r7, r7, #31
 8008628:	40bb      	lsls	r3, r7
 800862a:	4213      	tst	r3, r2
 800862c:	4629      	mov	r1, r5
 800862e:	4620      	mov	r0, r4
 8008630:	bf18      	it	ne
 8008632:	f049 0902 	orrne.w	r9, r9, #2
 8008636:	f7ff fe21 	bl	800827c <rshift>
 800863a:	f8d8 7004 	ldr.w	r7, [r8, #4]
 800863e:	1b76      	subs	r6, r6, r5
 8008640:	2502      	movs	r5, #2
 8008642:	f1b9 0f00 	cmp.w	r9, #0
 8008646:	d047      	beq.n	80086d8 <__gethex+0x38c>
 8008648:	f8d8 300c 	ldr.w	r3, [r8, #12]
 800864c:	2b02      	cmp	r3, #2
 800864e:	d015      	beq.n	800867c <__gethex+0x330>
 8008650:	2b03      	cmp	r3, #3
 8008652:	d017      	beq.n	8008684 <__gethex+0x338>
 8008654:	2b01      	cmp	r3, #1
 8008656:	d109      	bne.n	800866c <__gethex+0x320>
 8008658:	f019 0f02 	tst.w	r9, #2
 800865c:	d006      	beq.n	800866c <__gethex+0x320>
 800865e:	f8da 3000 	ldr.w	r3, [sl]
 8008662:	ea49 0903 	orr.w	r9, r9, r3
 8008666:	f019 0f01 	tst.w	r9, #1
 800866a:	d10e      	bne.n	800868a <__gethex+0x33e>
 800866c:	f045 0510 	orr.w	r5, r5, #16
 8008670:	e032      	b.n	80086d8 <__gethex+0x38c>
 8008672:	f04f 0901 	mov.w	r9, #1
 8008676:	e7d1      	b.n	800861c <__gethex+0x2d0>
 8008678:	2501      	movs	r5, #1
 800867a:	e7e2      	b.n	8008642 <__gethex+0x2f6>
 800867c:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 800867e:	f1c3 0301 	rsb	r3, r3, #1
 8008682:	930f      	str	r3, [sp, #60]	@ 0x3c
 8008684:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 8008686:	2b00      	cmp	r3, #0
 8008688:	d0f0      	beq.n	800866c <__gethex+0x320>
 800868a:	f8d4 b010 	ldr.w	fp, [r4, #16]
 800868e:	f104 0314 	add.w	r3, r4, #20
 8008692:	ea4f 0a8b 	mov.w	sl, fp, lsl #2
 8008696:	eb03 018b 	add.w	r1, r3, fp, lsl #2
 800869a:	f04f 0c00 	mov.w	ip, #0
 800869e:	4618      	mov	r0, r3
 80086a0:	f853 2b04 	ldr.w	r2, [r3], #4
 80086a4:	f1b2 3fff 	cmp.w	r2, #4294967295
 80086a8:	d01b      	beq.n	80086e2 <__gethex+0x396>
 80086aa:	3201      	adds	r2, #1
 80086ac:	6002      	str	r2, [r0, #0]
 80086ae:	2d02      	cmp	r5, #2
 80086b0:	f104 0314 	add.w	r3, r4, #20
 80086b4:	d13c      	bne.n	8008730 <__gethex+0x3e4>
 80086b6:	f8d8 2000 	ldr.w	r2, [r8]
 80086ba:	3a01      	subs	r2, #1
 80086bc:	42b2      	cmp	r2, r6
 80086be:	d109      	bne.n	80086d4 <__gethex+0x388>
 80086c0:	1171      	asrs	r1, r6, #5
 80086c2:	2201      	movs	r2, #1
 80086c4:	f853 3021 	ldr.w	r3, [r3, r1, lsl #2]
 80086c8:	f006 061f 	and.w	r6, r6, #31
 80086cc:	fa02 f606 	lsl.w	r6, r2, r6
 80086d0:	421e      	tst	r6, r3
 80086d2:	d13a      	bne.n	800874a <__gethex+0x3fe>
 80086d4:	f045 0520 	orr.w	r5, r5, #32
 80086d8:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 80086da:	601c      	str	r4, [r3, #0]
 80086dc:	9b02      	ldr	r3, [sp, #8]
 80086de:	601f      	str	r7, [r3, #0]
 80086e0:	e6b0      	b.n	8008444 <__gethex+0xf8>
 80086e2:	4299      	cmp	r1, r3
 80086e4:	f843 cc04 	str.w	ip, [r3, #-4]
 80086e8:	d8d9      	bhi.n	800869e <__gethex+0x352>
 80086ea:	68a3      	ldr	r3, [r4, #8]
 80086ec:	459b      	cmp	fp, r3
 80086ee:	db17      	blt.n	8008720 <__gethex+0x3d4>
 80086f0:	6861      	ldr	r1, [r4, #4]
 80086f2:	9801      	ldr	r0, [sp, #4]
 80086f4:	3101      	adds	r1, #1
 80086f6:	f7fd fe53 	bl	80063a0 <_Balloc>
 80086fa:	4681      	mov	r9, r0
 80086fc:	b918      	cbnz	r0, 8008706 <__gethex+0x3ba>
 80086fe:	4b1a      	ldr	r3, [pc, #104]	@ (8008768 <__gethex+0x41c>)
 8008700:	4602      	mov	r2, r0
 8008702:	2184      	movs	r1, #132	@ 0x84
 8008704:	e6c5      	b.n	8008492 <__gethex+0x146>
 8008706:	6922      	ldr	r2, [r4, #16]
 8008708:	3202      	adds	r2, #2
 800870a:	f104 010c 	add.w	r1, r4, #12
 800870e:	0092      	lsls	r2, r2, #2
 8008710:	300c      	adds	r0, #12
 8008712:	f7fc fee2 	bl	80054da <memcpy>
 8008716:	4621      	mov	r1, r4
 8008718:	9801      	ldr	r0, [sp, #4]
 800871a:	f7fd fe81 	bl	8006420 <_Bfree>
 800871e:	464c      	mov	r4, r9
 8008720:	6923      	ldr	r3, [r4, #16]
 8008722:	1c5a      	adds	r2, r3, #1
 8008724:	eb04 0383 	add.w	r3, r4, r3, lsl #2
 8008728:	6122      	str	r2, [r4, #16]
 800872a:	2201      	movs	r2, #1
 800872c:	615a      	str	r2, [r3, #20]
 800872e:	e7be      	b.n	80086ae <__gethex+0x362>
 8008730:	6922      	ldr	r2, [r4, #16]
 8008732:	455a      	cmp	r2, fp
 8008734:	dd0b      	ble.n	800874e <__gethex+0x402>
 8008736:	2101      	movs	r1, #1
 8008738:	4620      	mov	r0, r4
 800873a:	f7ff fd9f 	bl	800827c <rshift>
 800873e:	f8d8 3008 	ldr.w	r3, [r8, #8]
 8008742:	3701      	adds	r7, #1
 8008744:	42bb      	cmp	r3, r7
 8008746:	f6ff aee0 	blt.w	800850a <__gethex+0x1be>
 800874a:	2501      	movs	r5, #1
 800874c:	e7c2      	b.n	80086d4 <__gethex+0x388>
 800874e:	f016 061f 	ands.w	r6, r6, #31
 8008752:	d0fa      	beq.n	800874a <__gethex+0x3fe>
 8008754:	4453      	add	r3, sl
 8008756:	f1c6 0620 	rsb	r6, r6, #32
 800875a:	f853 0c04 	ldr.w	r0, [r3, #-4]
 800875e:	f7fd ff11 	bl	8006584 <__hi0bits>
 8008762:	42b0      	cmp	r0, r6
 8008764:	dbe7      	blt.n	8008736 <__gethex+0x3ea>
 8008766:	e7f0      	b.n	800874a <__gethex+0x3fe>
 8008768:	08009bb9 	.word	0x08009bb9

0800876c <L_shift>:
 800876c:	f1c2 0208 	rsb	r2, r2, #8
 8008770:	0092      	lsls	r2, r2, #2
 8008772:	b570      	push	{r4, r5, r6, lr}
 8008774:	f1c2 0620 	rsb	r6, r2, #32
 8008778:	6843      	ldr	r3, [r0, #4]
 800877a:	6804      	ldr	r4, [r0, #0]
 800877c:	fa03 f506 	lsl.w	r5, r3, r6
 8008780:	432c      	orrs	r4, r5
 8008782:	40d3      	lsrs	r3, r2
 8008784:	6004      	str	r4, [r0, #0]
 8008786:	f840 3f04 	str.w	r3, [r0, #4]!
 800878a:	4288      	cmp	r0, r1
 800878c:	d3f4      	bcc.n	8008778 <L_shift+0xc>
 800878e:	bd70      	pop	{r4, r5, r6, pc}

08008790 <__match>:
 8008790:	b530      	push	{r4, r5, lr}
 8008792:	6803      	ldr	r3, [r0, #0]
 8008794:	3301      	adds	r3, #1
 8008796:	f811 4b01 	ldrb.w	r4, [r1], #1
 800879a:	b914      	cbnz	r4, 80087a2 <__match+0x12>
 800879c:	6003      	str	r3, [r0, #0]
 800879e:	2001      	movs	r0, #1
 80087a0:	bd30      	pop	{r4, r5, pc}
 80087a2:	f813 2b01 	ldrb.w	r2, [r3], #1
 80087a6:	f1a2 0541 	sub.w	r5, r2, #65	@ 0x41
 80087aa:	2d19      	cmp	r5, #25
 80087ac:	bf98      	it	ls
 80087ae:	3220      	addls	r2, #32
 80087b0:	42a2      	cmp	r2, r4
 80087b2:	d0f0      	beq.n	8008796 <__match+0x6>
 80087b4:	2000      	movs	r0, #0
 80087b6:	e7f3      	b.n	80087a0 <__match+0x10>

080087b8 <__hexnan>:
 80087b8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80087bc:	680b      	ldr	r3, [r1, #0]
 80087be:	6801      	ldr	r1, [r0, #0]
 80087c0:	115e      	asrs	r6, r3, #5
 80087c2:	eb02 0686 	add.w	r6, r2, r6, lsl #2
 80087c6:	f013 031f 	ands.w	r3, r3, #31
 80087ca:	b087      	sub	sp, #28
 80087cc:	bf18      	it	ne
 80087ce:	3604      	addne	r6, #4
 80087d0:	2500      	movs	r5, #0
 80087d2:	1f37      	subs	r7, r6, #4
 80087d4:	4682      	mov	sl, r0
 80087d6:	4690      	mov	r8, r2
 80087d8:	9301      	str	r3, [sp, #4]
 80087da:	f846 5c04 	str.w	r5, [r6, #-4]
 80087de:	46b9      	mov	r9, r7
 80087e0:	463c      	mov	r4, r7
 80087e2:	9502      	str	r5, [sp, #8]
 80087e4:	46ab      	mov	fp, r5
 80087e6:	784a      	ldrb	r2, [r1, #1]
 80087e8:	1c4b      	adds	r3, r1, #1
 80087ea:	9303      	str	r3, [sp, #12]
 80087ec:	b342      	cbz	r2, 8008840 <__hexnan+0x88>
 80087ee:	4610      	mov	r0, r2
 80087f0:	9105      	str	r1, [sp, #20]
 80087f2:	9204      	str	r2, [sp, #16]
 80087f4:	f7ff fd94 	bl	8008320 <__hexdig_fun>
 80087f8:	2800      	cmp	r0, #0
 80087fa:	d151      	bne.n	80088a0 <__hexnan+0xe8>
 80087fc:	9a04      	ldr	r2, [sp, #16]
 80087fe:	9905      	ldr	r1, [sp, #20]
 8008800:	2a20      	cmp	r2, #32
 8008802:	d818      	bhi.n	8008836 <__hexnan+0x7e>
 8008804:	9b02      	ldr	r3, [sp, #8]
 8008806:	459b      	cmp	fp, r3
 8008808:	dd13      	ble.n	8008832 <__hexnan+0x7a>
 800880a:	454c      	cmp	r4, r9
 800880c:	d206      	bcs.n	800881c <__hexnan+0x64>
 800880e:	2d07      	cmp	r5, #7
 8008810:	dc04      	bgt.n	800881c <__hexnan+0x64>
 8008812:	462a      	mov	r2, r5
 8008814:	4649      	mov	r1, r9
 8008816:	4620      	mov	r0, r4
 8008818:	f7ff ffa8 	bl	800876c <L_shift>
 800881c:	4544      	cmp	r4, r8
 800881e:	d952      	bls.n	80088c6 <__hexnan+0x10e>
 8008820:	2300      	movs	r3, #0
 8008822:	f1a4 0904 	sub.w	r9, r4, #4
 8008826:	f844 3c04 	str.w	r3, [r4, #-4]
 800882a:	f8cd b008 	str.w	fp, [sp, #8]
 800882e:	464c      	mov	r4, r9
 8008830:	461d      	mov	r5, r3
 8008832:	9903      	ldr	r1, [sp, #12]
 8008834:	e7d7      	b.n	80087e6 <__hexnan+0x2e>
 8008836:	2a29      	cmp	r2, #41	@ 0x29
 8008838:	d157      	bne.n	80088ea <__hexnan+0x132>
 800883a:	3102      	adds	r1, #2
 800883c:	f8ca 1000 	str.w	r1, [sl]
 8008840:	f1bb 0f00 	cmp.w	fp, #0
 8008844:	d051      	beq.n	80088ea <__hexnan+0x132>
 8008846:	454c      	cmp	r4, r9
 8008848:	d206      	bcs.n	8008858 <__hexnan+0xa0>
 800884a:	2d07      	cmp	r5, #7
 800884c:	dc04      	bgt.n	8008858 <__hexnan+0xa0>
 800884e:	462a      	mov	r2, r5
 8008850:	4649      	mov	r1, r9
 8008852:	4620      	mov	r0, r4
 8008854:	f7ff ff8a 	bl	800876c <L_shift>
 8008858:	4544      	cmp	r4, r8
 800885a:	d936      	bls.n	80088ca <__hexnan+0x112>
 800885c:	f1a8 0204 	sub.w	r2, r8, #4
 8008860:	4623      	mov	r3, r4
 8008862:	f853 1b04 	ldr.w	r1, [r3], #4
 8008866:	f842 1f04 	str.w	r1, [r2, #4]!
 800886a:	429f      	cmp	r7, r3
 800886c:	d2f9      	bcs.n	8008862 <__hexnan+0xaa>
 800886e:	1b3b      	subs	r3, r7, r4
 8008870:	f023 0303 	bic.w	r3, r3, #3
 8008874:	3304      	adds	r3, #4
 8008876:	3401      	adds	r4, #1
 8008878:	3e03      	subs	r6, #3
 800887a:	42b4      	cmp	r4, r6
 800887c:	bf88      	it	hi
 800887e:	2304      	movhi	r3, #4
 8008880:	4443      	add	r3, r8
 8008882:	2200      	movs	r2, #0
 8008884:	f843 2b04 	str.w	r2, [r3], #4
 8008888:	429f      	cmp	r7, r3
 800888a:	d2fb      	bcs.n	8008884 <__hexnan+0xcc>
 800888c:	683b      	ldr	r3, [r7, #0]
 800888e:	b91b      	cbnz	r3, 8008898 <__hexnan+0xe0>
 8008890:	4547      	cmp	r7, r8
 8008892:	d128      	bne.n	80088e6 <__hexnan+0x12e>
 8008894:	2301      	movs	r3, #1
 8008896:	603b      	str	r3, [r7, #0]
 8008898:	2005      	movs	r0, #5
 800889a:	b007      	add	sp, #28
 800889c:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80088a0:	3501      	adds	r5, #1
 80088a2:	2d08      	cmp	r5, #8
 80088a4:	f10b 0b01 	add.w	fp, fp, #1
 80088a8:	dd06      	ble.n	80088b8 <__hexnan+0x100>
 80088aa:	4544      	cmp	r4, r8
 80088ac:	d9c1      	bls.n	8008832 <__hexnan+0x7a>
 80088ae:	2300      	movs	r3, #0
 80088b0:	f844 3c04 	str.w	r3, [r4, #-4]
 80088b4:	2501      	movs	r5, #1
 80088b6:	3c04      	subs	r4, #4
 80088b8:	6822      	ldr	r2, [r4, #0]
 80088ba:	f000 000f 	and.w	r0, r0, #15
 80088be:	ea40 1002 	orr.w	r0, r0, r2, lsl #4
 80088c2:	6020      	str	r0, [r4, #0]
 80088c4:	e7b5      	b.n	8008832 <__hexnan+0x7a>
 80088c6:	2508      	movs	r5, #8
 80088c8:	e7b3      	b.n	8008832 <__hexnan+0x7a>
 80088ca:	9b01      	ldr	r3, [sp, #4]
 80088cc:	2b00      	cmp	r3, #0
 80088ce:	d0dd      	beq.n	800888c <__hexnan+0xd4>
 80088d0:	f1c3 0320 	rsb	r3, r3, #32
 80088d4:	f04f 32ff 	mov.w	r2, #4294967295
 80088d8:	40da      	lsrs	r2, r3
 80088da:	f856 3c04 	ldr.w	r3, [r6, #-4]
 80088de:	4013      	ands	r3, r2
 80088e0:	f846 3c04 	str.w	r3, [r6, #-4]
 80088e4:	e7d2      	b.n	800888c <__hexnan+0xd4>
 80088e6:	3f04      	subs	r7, #4
 80088e8:	e7d0      	b.n	800888c <__hexnan+0xd4>
 80088ea:	2004      	movs	r0, #4
 80088ec:	e7d5      	b.n	800889a <__hexnan+0xe2>

080088ee <__ascii_mbtowc>:
 80088ee:	b082      	sub	sp, #8
 80088f0:	b901      	cbnz	r1, 80088f4 <__ascii_mbtowc+0x6>
 80088f2:	a901      	add	r1, sp, #4
 80088f4:	b142      	cbz	r2, 8008908 <__ascii_mbtowc+0x1a>
 80088f6:	b14b      	cbz	r3, 800890c <__ascii_mbtowc+0x1e>
 80088f8:	7813      	ldrb	r3, [r2, #0]
 80088fa:	600b      	str	r3, [r1, #0]
 80088fc:	7812      	ldrb	r2, [r2, #0]
 80088fe:	1e10      	subs	r0, r2, #0
 8008900:	bf18      	it	ne
 8008902:	2001      	movne	r0, #1
 8008904:	b002      	add	sp, #8
 8008906:	4770      	bx	lr
 8008908:	4610      	mov	r0, r2
 800890a:	e7fb      	b.n	8008904 <__ascii_mbtowc+0x16>
 800890c:	f06f 0001 	mvn.w	r0, #1
 8008910:	e7f8      	b.n	8008904 <__ascii_mbtowc+0x16>

08008912 <_realloc_r>:
 8008912:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8008916:	4680      	mov	r8, r0
 8008918:	4615      	mov	r5, r2
 800891a:	460c      	mov	r4, r1
 800891c:	b921      	cbnz	r1, 8008928 <_realloc_r+0x16>
 800891e:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8008922:	4611      	mov	r1, r2
 8008924:	f7fd bcb0 	b.w	8006288 <_malloc_r>
 8008928:	b92a      	cbnz	r2, 8008936 <_realloc_r+0x24>
 800892a:	f7fd fc39 	bl	80061a0 <_free_r>
 800892e:	2400      	movs	r4, #0
 8008930:	4620      	mov	r0, r4
 8008932:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8008936:	f000 f8c4 	bl	8008ac2 <_malloc_usable_size_r>
 800893a:	4285      	cmp	r5, r0
 800893c:	4606      	mov	r6, r0
 800893e:	d802      	bhi.n	8008946 <_realloc_r+0x34>
 8008940:	ebb5 0f50 	cmp.w	r5, r0, lsr #1
 8008944:	d8f4      	bhi.n	8008930 <_realloc_r+0x1e>
 8008946:	4629      	mov	r1, r5
 8008948:	4640      	mov	r0, r8
 800894a:	f7fd fc9d 	bl	8006288 <_malloc_r>
 800894e:	4607      	mov	r7, r0
 8008950:	2800      	cmp	r0, #0
 8008952:	d0ec      	beq.n	800892e <_realloc_r+0x1c>
 8008954:	42b5      	cmp	r5, r6
 8008956:	462a      	mov	r2, r5
 8008958:	4621      	mov	r1, r4
 800895a:	bf28      	it	cs
 800895c:	4632      	movcs	r2, r6
 800895e:	f7fc fdbc 	bl	80054da <memcpy>
 8008962:	4621      	mov	r1, r4
 8008964:	4640      	mov	r0, r8
 8008966:	f7fd fc1b 	bl	80061a0 <_free_r>
 800896a:	463c      	mov	r4, r7
 800896c:	e7e0      	b.n	8008930 <_realloc_r+0x1e>

0800896e <__ascii_wctomb>:
 800896e:	4603      	mov	r3, r0
 8008970:	4608      	mov	r0, r1
 8008972:	b141      	cbz	r1, 8008986 <__ascii_wctomb+0x18>
 8008974:	2aff      	cmp	r2, #255	@ 0xff
 8008976:	d904      	bls.n	8008982 <__ascii_wctomb+0x14>
 8008978:	228a      	movs	r2, #138	@ 0x8a
 800897a:	601a      	str	r2, [r3, #0]
 800897c:	f04f 30ff 	mov.w	r0, #4294967295
 8008980:	4770      	bx	lr
 8008982:	700a      	strb	r2, [r1, #0]
 8008984:	2001      	movs	r0, #1
 8008986:	4770      	bx	lr

08008988 <fiprintf>:
 8008988:	b40e      	push	{r1, r2, r3}
 800898a:	b503      	push	{r0, r1, lr}
 800898c:	4601      	mov	r1, r0
 800898e:	ab03      	add	r3, sp, #12
 8008990:	4805      	ldr	r0, [pc, #20]	@ (80089a8 <fiprintf+0x20>)
 8008992:	f853 2b04 	ldr.w	r2, [r3], #4
 8008996:	6800      	ldr	r0, [r0, #0]
 8008998:	9301      	str	r3, [sp, #4]
 800899a:	f7ff f9b9 	bl	8007d10 <_vfiprintf_r>
 800899e:	b002      	add	sp, #8
 80089a0:	f85d eb04 	ldr.w	lr, [sp], #4
 80089a4:	b003      	add	sp, #12
 80089a6:	4770      	bx	lr
 80089a8:	20000018 	.word	0x20000018

080089ac <__swhatbuf_r>:
 80089ac:	b570      	push	{r4, r5, r6, lr}
 80089ae:	460c      	mov	r4, r1
 80089b0:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80089b4:	2900      	cmp	r1, #0
 80089b6:	b096      	sub	sp, #88	@ 0x58
 80089b8:	4615      	mov	r5, r2
 80089ba:	461e      	mov	r6, r3
 80089bc:	da0d      	bge.n	80089da <__swhatbuf_r+0x2e>
 80089be:	89a3      	ldrh	r3, [r4, #12]
 80089c0:	f013 0f80 	tst.w	r3, #128	@ 0x80
 80089c4:	f04f 0100 	mov.w	r1, #0
 80089c8:	bf14      	ite	ne
 80089ca:	2340      	movne	r3, #64	@ 0x40
 80089cc:	f44f 6380 	moveq.w	r3, #1024	@ 0x400
 80089d0:	2000      	movs	r0, #0
 80089d2:	6031      	str	r1, [r6, #0]
 80089d4:	602b      	str	r3, [r5, #0]
 80089d6:	b016      	add	sp, #88	@ 0x58
 80089d8:	bd70      	pop	{r4, r5, r6, pc}
 80089da:	466a      	mov	r2, sp
 80089dc:	f000 f848 	bl	8008a70 <_fstat_r>
 80089e0:	2800      	cmp	r0, #0
 80089e2:	dbec      	blt.n	80089be <__swhatbuf_r+0x12>
 80089e4:	9901      	ldr	r1, [sp, #4]
 80089e6:	f401 4170 	and.w	r1, r1, #61440	@ 0xf000
 80089ea:	f5a1 5300 	sub.w	r3, r1, #8192	@ 0x2000
 80089ee:	4259      	negs	r1, r3
 80089f0:	4159      	adcs	r1, r3
 80089f2:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 80089f6:	e7eb      	b.n	80089d0 <__swhatbuf_r+0x24>

080089f8 <__smakebuf_r>:
 80089f8:	898b      	ldrh	r3, [r1, #12]
 80089fa:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 80089fc:	079d      	lsls	r5, r3, #30
 80089fe:	4606      	mov	r6, r0
 8008a00:	460c      	mov	r4, r1
 8008a02:	d507      	bpl.n	8008a14 <__smakebuf_r+0x1c>
 8008a04:	f104 0347 	add.w	r3, r4, #71	@ 0x47
 8008a08:	6023      	str	r3, [r4, #0]
 8008a0a:	6123      	str	r3, [r4, #16]
 8008a0c:	2301      	movs	r3, #1
 8008a0e:	6163      	str	r3, [r4, #20]
 8008a10:	b003      	add	sp, #12
 8008a12:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8008a14:	ab01      	add	r3, sp, #4
 8008a16:	466a      	mov	r2, sp
 8008a18:	f7ff ffc8 	bl	80089ac <__swhatbuf_r>
 8008a1c:	9f00      	ldr	r7, [sp, #0]
 8008a1e:	4605      	mov	r5, r0
 8008a20:	4639      	mov	r1, r7
 8008a22:	4630      	mov	r0, r6
 8008a24:	f7fd fc30 	bl	8006288 <_malloc_r>
 8008a28:	b948      	cbnz	r0, 8008a3e <__smakebuf_r+0x46>
 8008a2a:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8008a2e:	059a      	lsls	r2, r3, #22
 8008a30:	d4ee      	bmi.n	8008a10 <__smakebuf_r+0x18>
 8008a32:	f023 0303 	bic.w	r3, r3, #3
 8008a36:	f043 0302 	orr.w	r3, r3, #2
 8008a3a:	81a3      	strh	r3, [r4, #12]
 8008a3c:	e7e2      	b.n	8008a04 <__smakebuf_r+0xc>
 8008a3e:	89a3      	ldrh	r3, [r4, #12]
 8008a40:	6020      	str	r0, [r4, #0]
 8008a42:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8008a46:	81a3      	strh	r3, [r4, #12]
 8008a48:	9b01      	ldr	r3, [sp, #4]
 8008a4a:	e9c4 0704 	strd	r0, r7, [r4, #16]
 8008a4e:	b15b      	cbz	r3, 8008a68 <__smakebuf_r+0x70>
 8008a50:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8008a54:	4630      	mov	r0, r6
 8008a56:	f000 f81d 	bl	8008a94 <_isatty_r>
 8008a5a:	b128      	cbz	r0, 8008a68 <__smakebuf_r+0x70>
 8008a5c:	89a3      	ldrh	r3, [r4, #12]
 8008a5e:	f023 0303 	bic.w	r3, r3, #3
 8008a62:	f043 0301 	orr.w	r3, r3, #1
 8008a66:	81a3      	strh	r3, [r4, #12]
 8008a68:	89a3      	ldrh	r3, [r4, #12]
 8008a6a:	431d      	orrs	r5, r3
 8008a6c:	81a5      	strh	r5, [r4, #12]
 8008a6e:	e7cf      	b.n	8008a10 <__smakebuf_r+0x18>

08008a70 <_fstat_r>:
 8008a70:	b538      	push	{r3, r4, r5, lr}
 8008a72:	4d07      	ldr	r5, [pc, #28]	@ (8008a90 <_fstat_r+0x20>)
 8008a74:	2300      	movs	r3, #0
 8008a76:	4604      	mov	r4, r0
 8008a78:	4608      	mov	r0, r1
 8008a7a:	4611      	mov	r1, r2
 8008a7c:	602b      	str	r3, [r5, #0]
 8008a7e:	f7f9 f8e6 	bl	8001c4e <_fstat>
 8008a82:	1c43      	adds	r3, r0, #1
 8008a84:	d102      	bne.n	8008a8c <_fstat_r+0x1c>
 8008a86:	682b      	ldr	r3, [r5, #0]
 8008a88:	b103      	cbz	r3, 8008a8c <_fstat_r+0x1c>
 8008a8a:	6023      	str	r3, [r4, #0]
 8008a8c:	bd38      	pop	{r3, r4, r5, pc}
 8008a8e:	bf00      	nop
 8008a90:	20000810 	.word	0x20000810

08008a94 <_isatty_r>:
 8008a94:	b538      	push	{r3, r4, r5, lr}
 8008a96:	4d06      	ldr	r5, [pc, #24]	@ (8008ab0 <_isatty_r+0x1c>)
 8008a98:	2300      	movs	r3, #0
 8008a9a:	4604      	mov	r4, r0
 8008a9c:	4608      	mov	r0, r1
 8008a9e:	602b      	str	r3, [r5, #0]
 8008aa0:	f7f9 f8e5 	bl	8001c6e <_isatty>
 8008aa4:	1c43      	adds	r3, r0, #1
 8008aa6:	d102      	bne.n	8008aae <_isatty_r+0x1a>
 8008aa8:	682b      	ldr	r3, [r5, #0]
 8008aaa:	b103      	cbz	r3, 8008aae <_isatty_r+0x1a>
 8008aac:	6023      	str	r3, [r4, #0]
 8008aae:	bd38      	pop	{r3, r4, r5, pc}
 8008ab0:	20000810 	.word	0x20000810

08008ab4 <abort>:
 8008ab4:	b508      	push	{r3, lr}
 8008ab6:	2006      	movs	r0, #6
 8008ab8:	f000 f834 	bl	8008b24 <raise>
 8008abc:	2001      	movs	r0, #1
 8008abe:	f7f9 f876 	bl	8001bae <_exit>

08008ac2 <_malloc_usable_size_r>:
 8008ac2:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8008ac6:	1f18      	subs	r0, r3, #4
 8008ac8:	2b00      	cmp	r3, #0
 8008aca:	bfbc      	itt	lt
 8008acc:	580b      	ldrlt	r3, [r1, r0]
 8008ace:	18c0      	addlt	r0, r0, r3
 8008ad0:	4770      	bx	lr

08008ad2 <_raise_r>:
 8008ad2:	291f      	cmp	r1, #31
 8008ad4:	b538      	push	{r3, r4, r5, lr}
 8008ad6:	4605      	mov	r5, r0
 8008ad8:	460c      	mov	r4, r1
 8008ada:	d904      	bls.n	8008ae6 <_raise_r+0x14>
 8008adc:	2316      	movs	r3, #22
 8008ade:	6003      	str	r3, [r0, #0]
 8008ae0:	f04f 30ff 	mov.w	r0, #4294967295
 8008ae4:	bd38      	pop	{r3, r4, r5, pc}
 8008ae6:	6bc2      	ldr	r2, [r0, #60]	@ 0x3c
 8008ae8:	b112      	cbz	r2, 8008af0 <_raise_r+0x1e>
 8008aea:	f852 3021 	ldr.w	r3, [r2, r1, lsl #2]
 8008aee:	b94b      	cbnz	r3, 8008b04 <_raise_r+0x32>
 8008af0:	4628      	mov	r0, r5
 8008af2:	f000 f831 	bl	8008b58 <_getpid_r>
 8008af6:	4622      	mov	r2, r4
 8008af8:	4601      	mov	r1, r0
 8008afa:	4628      	mov	r0, r5
 8008afc:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8008b00:	f000 b818 	b.w	8008b34 <_kill_r>
 8008b04:	2b01      	cmp	r3, #1
 8008b06:	d00a      	beq.n	8008b1e <_raise_r+0x4c>
 8008b08:	1c59      	adds	r1, r3, #1
 8008b0a:	d103      	bne.n	8008b14 <_raise_r+0x42>
 8008b0c:	2316      	movs	r3, #22
 8008b0e:	6003      	str	r3, [r0, #0]
 8008b10:	2001      	movs	r0, #1
 8008b12:	e7e7      	b.n	8008ae4 <_raise_r+0x12>
 8008b14:	2100      	movs	r1, #0
 8008b16:	f842 1024 	str.w	r1, [r2, r4, lsl #2]
 8008b1a:	4620      	mov	r0, r4
 8008b1c:	4798      	blx	r3
 8008b1e:	2000      	movs	r0, #0
 8008b20:	e7e0      	b.n	8008ae4 <_raise_r+0x12>
	...

08008b24 <raise>:
 8008b24:	4b02      	ldr	r3, [pc, #8]	@ (8008b30 <raise+0xc>)
 8008b26:	4601      	mov	r1, r0
 8008b28:	6818      	ldr	r0, [r3, #0]
 8008b2a:	f7ff bfd2 	b.w	8008ad2 <_raise_r>
 8008b2e:	bf00      	nop
 8008b30:	20000018 	.word	0x20000018

08008b34 <_kill_r>:
 8008b34:	b538      	push	{r3, r4, r5, lr}
 8008b36:	4d07      	ldr	r5, [pc, #28]	@ (8008b54 <_kill_r+0x20>)
 8008b38:	2300      	movs	r3, #0
 8008b3a:	4604      	mov	r4, r0
 8008b3c:	4608      	mov	r0, r1
 8008b3e:	4611      	mov	r1, r2
 8008b40:	602b      	str	r3, [r5, #0]
 8008b42:	f7f9 f824 	bl	8001b8e <_kill>
 8008b46:	1c43      	adds	r3, r0, #1
 8008b48:	d102      	bne.n	8008b50 <_kill_r+0x1c>
 8008b4a:	682b      	ldr	r3, [r5, #0]
 8008b4c:	b103      	cbz	r3, 8008b50 <_kill_r+0x1c>
 8008b4e:	6023      	str	r3, [r4, #0]
 8008b50:	bd38      	pop	{r3, r4, r5, pc}
 8008b52:	bf00      	nop
 8008b54:	20000810 	.word	0x20000810

08008b58 <_getpid_r>:
 8008b58:	f7f9 b811 	b.w	8001b7e <_getpid>

08008b5c <pow>:
 8008b5c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8008b5e:	ed2d 8b02 	vpush	{d8}
 8008b62:	eeb0 8a40 	vmov.f32	s16, s0
 8008b66:	eef0 8a60 	vmov.f32	s17, s1
 8008b6a:	ec55 4b11 	vmov	r4, r5, d1
 8008b6e:	f000 f873 	bl	8008c58 <__ieee754_pow>
 8008b72:	4622      	mov	r2, r4
 8008b74:	462b      	mov	r3, r5
 8008b76:	4620      	mov	r0, r4
 8008b78:	4629      	mov	r1, r5
 8008b7a:	ec57 6b10 	vmov	r6, r7, d0
 8008b7e:	f7f7 ffd5 	bl	8000b2c <__aeabi_dcmpun>
 8008b82:	2800      	cmp	r0, #0
 8008b84:	d13b      	bne.n	8008bfe <pow+0xa2>
 8008b86:	ec51 0b18 	vmov	r0, r1, d8
 8008b8a:	2200      	movs	r2, #0
 8008b8c:	2300      	movs	r3, #0
 8008b8e:	f7f7 ff9b 	bl	8000ac8 <__aeabi_dcmpeq>
 8008b92:	b1b8      	cbz	r0, 8008bc4 <pow+0x68>
 8008b94:	2200      	movs	r2, #0
 8008b96:	2300      	movs	r3, #0
 8008b98:	4620      	mov	r0, r4
 8008b9a:	4629      	mov	r1, r5
 8008b9c:	f7f7 ff94 	bl	8000ac8 <__aeabi_dcmpeq>
 8008ba0:	2800      	cmp	r0, #0
 8008ba2:	d146      	bne.n	8008c32 <pow+0xd6>
 8008ba4:	ec45 4b10 	vmov	d0, r4, r5
 8008ba8:	f000 f848 	bl	8008c3c <finite>
 8008bac:	b338      	cbz	r0, 8008bfe <pow+0xa2>
 8008bae:	2200      	movs	r2, #0
 8008bb0:	2300      	movs	r3, #0
 8008bb2:	4620      	mov	r0, r4
 8008bb4:	4629      	mov	r1, r5
 8008bb6:	f7f7 ff91 	bl	8000adc <__aeabi_dcmplt>
 8008bba:	b300      	cbz	r0, 8008bfe <pow+0xa2>
 8008bbc:	f7fc fc60 	bl	8005480 <__errno>
 8008bc0:	2322      	movs	r3, #34	@ 0x22
 8008bc2:	e01b      	b.n	8008bfc <pow+0xa0>
 8008bc4:	ec47 6b10 	vmov	d0, r6, r7
 8008bc8:	f000 f838 	bl	8008c3c <finite>
 8008bcc:	b9e0      	cbnz	r0, 8008c08 <pow+0xac>
 8008bce:	eeb0 0a48 	vmov.f32	s0, s16
 8008bd2:	eef0 0a68 	vmov.f32	s1, s17
 8008bd6:	f000 f831 	bl	8008c3c <finite>
 8008bda:	b1a8      	cbz	r0, 8008c08 <pow+0xac>
 8008bdc:	ec45 4b10 	vmov	d0, r4, r5
 8008be0:	f000 f82c 	bl	8008c3c <finite>
 8008be4:	b180      	cbz	r0, 8008c08 <pow+0xac>
 8008be6:	4632      	mov	r2, r6
 8008be8:	463b      	mov	r3, r7
 8008bea:	4630      	mov	r0, r6
 8008bec:	4639      	mov	r1, r7
 8008bee:	f7f7 ff9d 	bl	8000b2c <__aeabi_dcmpun>
 8008bf2:	2800      	cmp	r0, #0
 8008bf4:	d0e2      	beq.n	8008bbc <pow+0x60>
 8008bf6:	f7fc fc43 	bl	8005480 <__errno>
 8008bfa:	2321      	movs	r3, #33	@ 0x21
 8008bfc:	6003      	str	r3, [r0, #0]
 8008bfe:	ecbd 8b02 	vpop	{d8}
 8008c02:	ec47 6b10 	vmov	d0, r6, r7
 8008c06:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8008c08:	2200      	movs	r2, #0
 8008c0a:	2300      	movs	r3, #0
 8008c0c:	4630      	mov	r0, r6
 8008c0e:	4639      	mov	r1, r7
 8008c10:	f7f7 ff5a 	bl	8000ac8 <__aeabi_dcmpeq>
 8008c14:	2800      	cmp	r0, #0
 8008c16:	d0f2      	beq.n	8008bfe <pow+0xa2>
 8008c18:	eeb0 0a48 	vmov.f32	s0, s16
 8008c1c:	eef0 0a68 	vmov.f32	s1, s17
 8008c20:	f000 f80c 	bl	8008c3c <finite>
 8008c24:	2800      	cmp	r0, #0
 8008c26:	d0ea      	beq.n	8008bfe <pow+0xa2>
 8008c28:	ec45 4b10 	vmov	d0, r4, r5
 8008c2c:	f000 f806 	bl	8008c3c <finite>
 8008c30:	e7c3      	b.n	8008bba <pow+0x5e>
 8008c32:	4f01      	ldr	r7, [pc, #4]	@ (8008c38 <pow+0xdc>)
 8008c34:	2600      	movs	r6, #0
 8008c36:	e7e2      	b.n	8008bfe <pow+0xa2>
 8008c38:	3ff00000 	.word	0x3ff00000

08008c3c <finite>:
 8008c3c:	b082      	sub	sp, #8
 8008c3e:	ed8d 0b00 	vstr	d0, [sp]
 8008c42:	9801      	ldr	r0, [sp, #4]
 8008c44:	f040 4000 	orr.w	r0, r0, #2147483648	@ 0x80000000
 8008c48:	f500 1080 	add.w	r0, r0, #1048576	@ 0x100000
 8008c4c:	0fc0      	lsrs	r0, r0, #31
 8008c4e:	b002      	add	sp, #8
 8008c50:	4770      	bx	lr
 8008c52:	0000      	movs	r0, r0
 8008c54:	0000      	movs	r0, r0
	...

08008c58 <__ieee754_pow>:
 8008c58:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8008c5c:	b091      	sub	sp, #68	@ 0x44
 8008c5e:	ed8d 1b00 	vstr	d1, [sp]
 8008c62:	e9dd 1900 	ldrd	r1, r9, [sp]
 8008c66:	f029 4a00 	bic.w	sl, r9, #2147483648	@ 0x80000000
 8008c6a:	ea5a 0001 	orrs.w	r0, sl, r1
 8008c6e:	ec57 6b10 	vmov	r6, r7, d0
 8008c72:	d113      	bne.n	8008c9c <__ieee754_pow+0x44>
 8008c74:	19b3      	adds	r3, r6, r6
 8008c76:	f487 2200 	eor.w	r2, r7, #524288	@ 0x80000
 8008c7a:	4152      	adcs	r2, r2
 8008c7c:	4298      	cmp	r0, r3
 8008c7e:	4b98      	ldr	r3, [pc, #608]	@ (8008ee0 <__ieee754_pow+0x288>)
 8008c80:	4193      	sbcs	r3, r2
 8008c82:	f080 84ea 	bcs.w	800965a <__ieee754_pow+0xa02>
 8008c86:	e9dd 2300 	ldrd	r2, r3, [sp]
 8008c8a:	4630      	mov	r0, r6
 8008c8c:	4639      	mov	r1, r7
 8008c8e:	f7f7 fafd 	bl	800028c <__adddf3>
 8008c92:	ec41 0b10 	vmov	d0, r0, r1
 8008c96:	b011      	add	sp, #68	@ 0x44
 8008c98:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8008c9c:	4a91      	ldr	r2, [pc, #580]	@ (8008ee4 <__ieee754_pow+0x28c>)
 8008c9e:	f027 4800 	bic.w	r8, r7, #2147483648	@ 0x80000000
 8008ca2:	4590      	cmp	r8, r2
 8008ca4:	463d      	mov	r5, r7
 8008ca6:	4633      	mov	r3, r6
 8008ca8:	d806      	bhi.n	8008cb8 <__ieee754_pow+0x60>
 8008caa:	d101      	bne.n	8008cb0 <__ieee754_pow+0x58>
 8008cac:	2e00      	cmp	r6, #0
 8008cae:	d1ea      	bne.n	8008c86 <__ieee754_pow+0x2e>
 8008cb0:	4592      	cmp	sl, r2
 8008cb2:	d801      	bhi.n	8008cb8 <__ieee754_pow+0x60>
 8008cb4:	d10e      	bne.n	8008cd4 <__ieee754_pow+0x7c>
 8008cb6:	b169      	cbz	r1, 8008cd4 <__ieee754_pow+0x7c>
 8008cb8:	f105 4540 	add.w	r5, r5, #3221225472	@ 0xc0000000
 8008cbc:	f505 1580 	add.w	r5, r5, #1048576	@ 0x100000
 8008cc0:	431d      	orrs	r5, r3
 8008cc2:	d1e0      	bne.n	8008c86 <__ieee754_pow+0x2e>
 8008cc4:	e9dd 3200 	ldrd	r3, r2, [sp]
 8008cc8:	18db      	adds	r3, r3, r3
 8008cca:	f482 2200 	eor.w	r2, r2, #524288	@ 0x80000
 8008cce:	4152      	adcs	r2, r2
 8008cd0:	429d      	cmp	r5, r3
 8008cd2:	e7d4      	b.n	8008c7e <__ieee754_pow+0x26>
 8008cd4:	2d00      	cmp	r5, #0
 8008cd6:	46c3      	mov	fp, r8
 8008cd8:	da3a      	bge.n	8008d50 <__ieee754_pow+0xf8>
 8008cda:	4a83      	ldr	r2, [pc, #524]	@ (8008ee8 <__ieee754_pow+0x290>)
 8008cdc:	4592      	cmp	sl, r2
 8008cde:	d84d      	bhi.n	8008d7c <__ieee754_pow+0x124>
 8008ce0:	f1a2 7254 	sub.w	r2, r2, #55574528	@ 0x3500000
 8008ce4:	4592      	cmp	sl, r2
 8008ce6:	f240 84c7 	bls.w	8009678 <__ieee754_pow+0xa20>
 8008cea:	ea4f 522a 	mov.w	r2, sl, asr #20
 8008cee:	f2a2 32ff 	subw	r2, r2, #1023	@ 0x3ff
 8008cf2:	2a14      	cmp	r2, #20
 8008cf4:	dd0f      	ble.n	8008d16 <__ieee754_pow+0xbe>
 8008cf6:	f1c2 0234 	rsb	r2, r2, #52	@ 0x34
 8008cfa:	fa21 f402 	lsr.w	r4, r1, r2
 8008cfe:	fa04 f202 	lsl.w	r2, r4, r2
 8008d02:	428a      	cmp	r2, r1
 8008d04:	f040 84b8 	bne.w	8009678 <__ieee754_pow+0xa20>
 8008d08:	f004 0401 	and.w	r4, r4, #1
 8008d0c:	f1c4 0402 	rsb	r4, r4, #2
 8008d10:	2900      	cmp	r1, #0
 8008d12:	d158      	bne.n	8008dc6 <__ieee754_pow+0x16e>
 8008d14:	e00e      	b.n	8008d34 <__ieee754_pow+0xdc>
 8008d16:	2900      	cmp	r1, #0
 8008d18:	d154      	bne.n	8008dc4 <__ieee754_pow+0x16c>
 8008d1a:	f1c2 0214 	rsb	r2, r2, #20
 8008d1e:	fa4a f402 	asr.w	r4, sl, r2
 8008d22:	fa04 f202 	lsl.w	r2, r4, r2
 8008d26:	4552      	cmp	r2, sl
 8008d28:	f040 84a3 	bne.w	8009672 <__ieee754_pow+0xa1a>
 8008d2c:	f004 0401 	and.w	r4, r4, #1
 8008d30:	f1c4 0402 	rsb	r4, r4, #2
 8008d34:	4a6d      	ldr	r2, [pc, #436]	@ (8008eec <__ieee754_pow+0x294>)
 8008d36:	4592      	cmp	sl, r2
 8008d38:	d12e      	bne.n	8008d98 <__ieee754_pow+0x140>
 8008d3a:	f1b9 0f00 	cmp.w	r9, #0
 8008d3e:	f280 8494 	bge.w	800966a <__ieee754_pow+0xa12>
 8008d42:	496a      	ldr	r1, [pc, #424]	@ (8008eec <__ieee754_pow+0x294>)
 8008d44:	4632      	mov	r2, r6
 8008d46:	463b      	mov	r3, r7
 8008d48:	2000      	movs	r0, #0
 8008d4a:	f7f7 fd7f 	bl	800084c <__aeabi_ddiv>
 8008d4e:	e7a0      	b.n	8008c92 <__ieee754_pow+0x3a>
 8008d50:	2400      	movs	r4, #0
 8008d52:	bbc1      	cbnz	r1, 8008dc6 <__ieee754_pow+0x16e>
 8008d54:	4a63      	ldr	r2, [pc, #396]	@ (8008ee4 <__ieee754_pow+0x28c>)
 8008d56:	4592      	cmp	sl, r2
 8008d58:	d1ec      	bne.n	8008d34 <__ieee754_pow+0xdc>
 8008d5a:	f108 4240 	add.w	r2, r8, #3221225472	@ 0xc0000000
 8008d5e:	f502 1280 	add.w	r2, r2, #1048576	@ 0x100000
 8008d62:	431a      	orrs	r2, r3
 8008d64:	f000 8479 	beq.w	800965a <__ieee754_pow+0xa02>
 8008d68:	4b61      	ldr	r3, [pc, #388]	@ (8008ef0 <__ieee754_pow+0x298>)
 8008d6a:	4598      	cmp	r8, r3
 8008d6c:	d908      	bls.n	8008d80 <__ieee754_pow+0x128>
 8008d6e:	f1b9 0f00 	cmp.w	r9, #0
 8008d72:	f2c0 8476 	blt.w	8009662 <__ieee754_pow+0xa0a>
 8008d76:	e9dd 0100 	ldrd	r0, r1, [sp]
 8008d7a:	e78a      	b.n	8008c92 <__ieee754_pow+0x3a>
 8008d7c:	2402      	movs	r4, #2
 8008d7e:	e7e8      	b.n	8008d52 <__ieee754_pow+0xfa>
 8008d80:	f1b9 0f00 	cmp.w	r9, #0
 8008d84:	f04f 0000 	mov.w	r0, #0
 8008d88:	f04f 0100 	mov.w	r1, #0
 8008d8c:	da81      	bge.n	8008c92 <__ieee754_pow+0x3a>
 8008d8e:	e9dd 0300 	ldrd	r0, r3, [sp]
 8008d92:	f103 4100 	add.w	r1, r3, #2147483648	@ 0x80000000
 8008d96:	e77c      	b.n	8008c92 <__ieee754_pow+0x3a>
 8008d98:	f1b9 4f80 	cmp.w	r9, #1073741824	@ 0x40000000
 8008d9c:	d106      	bne.n	8008dac <__ieee754_pow+0x154>
 8008d9e:	4632      	mov	r2, r6
 8008da0:	463b      	mov	r3, r7
 8008da2:	4630      	mov	r0, r6
 8008da4:	4639      	mov	r1, r7
 8008da6:	f7f7 fc27 	bl	80005f8 <__aeabi_dmul>
 8008daa:	e772      	b.n	8008c92 <__ieee754_pow+0x3a>
 8008dac:	4a51      	ldr	r2, [pc, #324]	@ (8008ef4 <__ieee754_pow+0x29c>)
 8008dae:	4591      	cmp	r9, r2
 8008db0:	d109      	bne.n	8008dc6 <__ieee754_pow+0x16e>
 8008db2:	2d00      	cmp	r5, #0
 8008db4:	db07      	blt.n	8008dc6 <__ieee754_pow+0x16e>
 8008db6:	ec47 6b10 	vmov	d0, r6, r7
 8008dba:	b011      	add	sp, #68	@ 0x44
 8008dbc:	e8bd 4ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8008dc0:	f000 bd52 	b.w	8009868 <__ieee754_sqrt>
 8008dc4:	2400      	movs	r4, #0
 8008dc6:	ec47 6b10 	vmov	d0, r6, r7
 8008dca:	9302      	str	r3, [sp, #8]
 8008dcc:	f000 fc88 	bl	80096e0 <fabs>
 8008dd0:	9b02      	ldr	r3, [sp, #8]
 8008dd2:	ec51 0b10 	vmov	r0, r1, d0
 8008dd6:	bb53      	cbnz	r3, 8008e2e <__ieee754_pow+0x1d6>
 8008dd8:	4b44      	ldr	r3, [pc, #272]	@ (8008eec <__ieee754_pow+0x294>)
 8008dda:	f025 4240 	bic.w	r2, r5, #3221225472	@ 0xc0000000
 8008dde:	429a      	cmp	r2, r3
 8008de0:	d002      	beq.n	8008de8 <__ieee754_pow+0x190>
 8008de2:	f1b8 0f00 	cmp.w	r8, #0
 8008de6:	d122      	bne.n	8008e2e <__ieee754_pow+0x1d6>
 8008de8:	f1b9 0f00 	cmp.w	r9, #0
 8008dec:	da05      	bge.n	8008dfa <__ieee754_pow+0x1a2>
 8008dee:	4602      	mov	r2, r0
 8008df0:	460b      	mov	r3, r1
 8008df2:	2000      	movs	r0, #0
 8008df4:	493d      	ldr	r1, [pc, #244]	@ (8008eec <__ieee754_pow+0x294>)
 8008df6:	f7f7 fd29 	bl	800084c <__aeabi_ddiv>
 8008dfa:	2d00      	cmp	r5, #0
 8008dfc:	f6bf af49 	bge.w	8008c92 <__ieee754_pow+0x3a>
 8008e00:	f108 4840 	add.w	r8, r8, #3221225472	@ 0xc0000000
 8008e04:	f508 1880 	add.w	r8, r8, #1048576	@ 0x100000
 8008e08:	ea58 0804 	orrs.w	r8, r8, r4
 8008e0c:	d108      	bne.n	8008e20 <__ieee754_pow+0x1c8>
 8008e0e:	4602      	mov	r2, r0
 8008e10:	460b      	mov	r3, r1
 8008e12:	4610      	mov	r0, r2
 8008e14:	4619      	mov	r1, r3
 8008e16:	f7f7 fa37 	bl	8000288 <__aeabi_dsub>
 8008e1a:	4602      	mov	r2, r0
 8008e1c:	460b      	mov	r3, r1
 8008e1e:	e794      	b.n	8008d4a <__ieee754_pow+0xf2>
 8008e20:	2c01      	cmp	r4, #1
 8008e22:	f47f af36 	bne.w	8008c92 <__ieee754_pow+0x3a>
 8008e26:	f101 4300 	add.w	r3, r1, #2147483648	@ 0x80000000
 8008e2a:	4619      	mov	r1, r3
 8008e2c:	e731      	b.n	8008c92 <__ieee754_pow+0x3a>
 8008e2e:	0feb      	lsrs	r3, r5, #31
 8008e30:	3b01      	subs	r3, #1
 8008e32:	ea53 0204 	orrs.w	r2, r3, r4
 8008e36:	d102      	bne.n	8008e3e <__ieee754_pow+0x1e6>
 8008e38:	4632      	mov	r2, r6
 8008e3a:	463b      	mov	r3, r7
 8008e3c:	e7e9      	b.n	8008e12 <__ieee754_pow+0x1ba>
 8008e3e:	3c01      	subs	r4, #1
 8008e40:	431c      	orrs	r4, r3
 8008e42:	d016      	beq.n	8008e72 <__ieee754_pow+0x21a>
 8008e44:	ed9f 7b22 	vldr	d7, [pc, #136]	@ 8008ed0 <__ieee754_pow+0x278>
 8008e48:	f1ba 4f84 	cmp.w	sl, #1107296256	@ 0x42000000
 8008e4c:	ed8d 7b02 	vstr	d7, [sp, #8]
 8008e50:	f240 8112 	bls.w	8009078 <__ieee754_pow+0x420>
 8008e54:	4b28      	ldr	r3, [pc, #160]	@ (8008ef8 <__ieee754_pow+0x2a0>)
 8008e56:	459a      	cmp	sl, r3
 8008e58:	4b25      	ldr	r3, [pc, #148]	@ (8008ef0 <__ieee754_pow+0x298>)
 8008e5a:	d916      	bls.n	8008e8a <__ieee754_pow+0x232>
 8008e5c:	4598      	cmp	r8, r3
 8008e5e:	d80b      	bhi.n	8008e78 <__ieee754_pow+0x220>
 8008e60:	f1b9 0f00 	cmp.w	r9, #0
 8008e64:	da0b      	bge.n	8008e7e <__ieee754_pow+0x226>
 8008e66:	2000      	movs	r0, #0
 8008e68:	b011      	add	sp, #68	@ 0x44
 8008e6a:	e8bd 4ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8008e6e:	f000 bcf3 	b.w	8009858 <__math_oflow>
 8008e72:	ed9f 7b19 	vldr	d7, [pc, #100]	@ 8008ed8 <__ieee754_pow+0x280>
 8008e76:	e7e7      	b.n	8008e48 <__ieee754_pow+0x1f0>
 8008e78:	f1b9 0f00 	cmp.w	r9, #0
 8008e7c:	dcf3      	bgt.n	8008e66 <__ieee754_pow+0x20e>
 8008e7e:	2000      	movs	r0, #0
 8008e80:	b011      	add	sp, #68	@ 0x44
 8008e82:	e8bd 4ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8008e86:	f000 bcdf 	b.w	8009848 <__math_uflow>
 8008e8a:	4598      	cmp	r8, r3
 8008e8c:	d20c      	bcs.n	8008ea8 <__ieee754_pow+0x250>
 8008e8e:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8008e92:	2200      	movs	r2, #0
 8008e94:	2300      	movs	r3, #0
 8008e96:	f7f7 fe21 	bl	8000adc <__aeabi_dcmplt>
 8008e9a:	3800      	subs	r0, #0
 8008e9c:	bf18      	it	ne
 8008e9e:	2001      	movne	r0, #1
 8008ea0:	f1b9 0f00 	cmp.w	r9, #0
 8008ea4:	daec      	bge.n	8008e80 <__ieee754_pow+0x228>
 8008ea6:	e7df      	b.n	8008e68 <__ieee754_pow+0x210>
 8008ea8:	4b10      	ldr	r3, [pc, #64]	@ (8008eec <__ieee754_pow+0x294>)
 8008eaa:	4598      	cmp	r8, r3
 8008eac:	f04f 0200 	mov.w	r2, #0
 8008eb0:	d924      	bls.n	8008efc <__ieee754_pow+0x2a4>
 8008eb2:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8008eb6:	2300      	movs	r3, #0
 8008eb8:	f7f7 fe10 	bl	8000adc <__aeabi_dcmplt>
 8008ebc:	3800      	subs	r0, #0
 8008ebe:	bf18      	it	ne
 8008ec0:	2001      	movne	r0, #1
 8008ec2:	f1b9 0f00 	cmp.w	r9, #0
 8008ec6:	dccf      	bgt.n	8008e68 <__ieee754_pow+0x210>
 8008ec8:	e7da      	b.n	8008e80 <__ieee754_pow+0x228>
 8008eca:	bf00      	nop
 8008ecc:	f3af 8000 	nop.w
 8008ed0:	00000000 	.word	0x00000000
 8008ed4:	3ff00000 	.word	0x3ff00000
 8008ed8:	00000000 	.word	0x00000000
 8008edc:	bff00000 	.word	0xbff00000
 8008ee0:	fff00000 	.word	0xfff00000
 8008ee4:	7ff00000 	.word	0x7ff00000
 8008ee8:	433fffff 	.word	0x433fffff
 8008eec:	3ff00000 	.word	0x3ff00000
 8008ef0:	3fefffff 	.word	0x3fefffff
 8008ef4:	3fe00000 	.word	0x3fe00000
 8008ef8:	43f00000 	.word	0x43f00000
 8008efc:	4b5a      	ldr	r3, [pc, #360]	@ (8009068 <__ieee754_pow+0x410>)
 8008efe:	f7f7 f9c3 	bl	8000288 <__aeabi_dsub>
 8008f02:	a351      	add	r3, pc, #324	@ (adr r3, 8009048 <__ieee754_pow+0x3f0>)
 8008f04:	e9d3 2300 	ldrd	r2, r3, [r3]
 8008f08:	4604      	mov	r4, r0
 8008f0a:	460d      	mov	r5, r1
 8008f0c:	f7f7 fb74 	bl	80005f8 <__aeabi_dmul>
 8008f10:	a34f      	add	r3, pc, #316	@ (adr r3, 8009050 <__ieee754_pow+0x3f8>)
 8008f12:	e9d3 2300 	ldrd	r2, r3, [r3]
 8008f16:	4606      	mov	r6, r0
 8008f18:	460f      	mov	r7, r1
 8008f1a:	4620      	mov	r0, r4
 8008f1c:	4629      	mov	r1, r5
 8008f1e:	f7f7 fb6b 	bl	80005f8 <__aeabi_dmul>
 8008f22:	4b52      	ldr	r3, [pc, #328]	@ (800906c <__ieee754_pow+0x414>)
 8008f24:	4682      	mov	sl, r0
 8008f26:	468b      	mov	fp, r1
 8008f28:	2200      	movs	r2, #0
 8008f2a:	4620      	mov	r0, r4
 8008f2c:	4629      	mov	r1, r5
 8008f2e:	f7f7 fb63 	bl	80005f8 <__aeabi_dmul>
 8008f32:	4602      	mov	r2, r0
 8008f34:	460b      	mov	r3, r1
 8008f36:	a148      	add	r1, pc, #288	@ (adr r1, 8009058 <__ieee754_pow+0x400>)
 8008f38:	e9d1 0100 	ldrd	r0, r1, [r1]
 8008f3c:	f7f7 f9a4 	bl	8000288 <__aeabi_dsub>
 8008f40:	4622      	mov	r2, r4
 8008f42:	462b      	mov	r3, r5
 8008f44:	f7f7 fb58 	bl	80005f8 <__aeabi_dmul>
 8008f48:	4602      	mov	r2, r0
 8008f4a:	460b      	mov	r3, r1
 8008f4c:	2000      	movs	r0, #0
 8008f4e:	4948      	ldr	r1, [pc, #288]	@ (8009070 <__ieee754_pow+0x418>)
 8008f50:	f7f7 f99a 	bl	8000288 <__aeabi_dsub>
 8008f54:	4622      	mov	r2, r4
 8008f56:	4680      	mov	r8, r0
 8008f58:	4689      	mov	r9, r1
 8008f5a:	462b      	mov	r3, r5
 8008f5c:	4620      	mov	r0, r4
 8008f5e:	4629      	mov	r1, r5
 8008f60:	f7f7 fb4a 	bl	80005f8 <__aeabi_dmul>
 8008f64:	4602      	mov	r2, r0
 8008f66:	460b      	mov	r3, r1
 8008f68:	4640      	mov	r0, r8
 8008f6a:	4649      	mov	r1, r9
 8008f6c:	f7f7 fb44 	bl	80005f8 <__aeabi_dmul>
 8008f70:	a33b      	add	r3, pc, #236	@ (adr r3, 8009060 <__ieee754_pow+0x408>)
 8008f72:	e9d3 2300 	ldrd	r2, r3, [r3]
 8008f76:	f7f7 fb3f 	bl	80005f8 <__aeabi_dmul>
 8008f7a:	4602      	mov	r2, r0
 8008f7c:	460b      	mov	r3, r1
 8008f7e:	4650      	mov	r0, sl
 8008f80:	4659      	mov	r1, fp
 8008f82:	f7f7 f981 	bl	8000288 <__aeabi_dsub>
 8008f86:	4602      	mov	r2, r0
 8008f88:	460b      	mov	r3, r1
 8008f8a:	4680      	mov	r8, r0
 8008f8c:	4689      	mov	r9, r1
 8008f8e:	4630      	mov	r0, r6
 8008f90:	4639      	mov	r1, r7
 8008f92:	f7f7 f97b 	bl	800028c <__adddf3>
 8008f96:	2400      	movs	r4, #0
 8008f98:	4632      	mov	r2, r6
 8008f9a:	463b      	mov	r3, r7
 8008f9c:	4620      	mov	r0, r4
 8008f9e:	460d      	mov	r5, r1
 8008fa0:	f7f7 f972 	bl	8000288 <__aeabi_dsub>
 8008fa4:	4602      	mov	r2, r0
 8008fa6:	460b      	mov	r3, r1
 8008fa8:	4640      	mov	r0, r8
 8008faa:	4649      	mov	r1, r9
 8008fac:	f7f7 f96c 	bl	8000288 <__aeabi_dsub>
 8008fb0:	e9dd 2300 	ldrd	r2, r3, [sp]
 8008fb4:	e9cd 2304 	strd	r2, r3, [sp, #16]
 8008fb8:	2300      	movs	r3, #0
 8008fba:	9304      	str	r3, [sp, #16]
 8008fbc:	e9dd ab04 	ldrd	sl, fp, [sp, #16]
 8008fc0:	4606      	mov	r6, r0
 8008fc2:	460f      	mov	r7, r1
 8008fc4:	4652      	mov	r2, sl
 8008fc6:	465b      	mov	r3, fp
 8008fc8:	e9dd 0100 	ldrd	r0, r1, [sp]
 8008fcc:	f7f7 f95c 	bl	8000288 <__aeabi_dsub>
 8008fd0:	4622      	mov	r2, r4
 8008fd2:	462b      	mov	r3, r5
 8008fd4:	f7f7 fb10 	bl	80005f8 <__aeabi_dmul>
 8008fd8:	e9dd 2300 	ldrd	r2, r3, [sp]
 8008fdc:	4680      	mov	r8, r0
 8008fde:	4689      	mov	r9, r1
 8008fe0:	4630      	mov	r0, r6
 8008fe2:	4639      	mov	r1, r7
 8008fe4:	f7f7 fb08 	bl	80005f8 <__aeabi_dmul>
 8008fe8:	4602      	mov	r2, r0
 8008fea:	460b      	mov	r3, r1
 8008fec:	4640      	mov	r0, r8
 8008fee:	4649      	mov	r1, r9
 8008ff0:	f7f7 f94c 	bl	800028c <__adddf3>
 8008ff4:	4652      	mov	r2, sl
 8008ff6:	465b      	mov	r3, fp
 8008ff8:	4606      	mov	r6, r0
 8008ffa:	460f      	mov	r7, r1
 8008ffc:	4620      	mov	r0, r4
 8008ffe:	4629      	mov	r1, r5
 8009000:	f7f7 fafa 	bl	80005f8 <__aeabi_dmul>
 8009004:	460b      	mov	r3, r1
 8009006:	4602      	mov	r2, r0
 8009008:	4680      	mov	r8, r0
 800900a:	4689      	mov	r9, r1
 800900c:	4630      	mov	r0, r6
 800900e:	4639      	mov	r1, r7
 8009010:	f7f7 f93c 	bl	800028c <__adddf3>
 8009014:	4b17      	ldr	r3, [pc, #92]	@ (8009074 <__ieee754_pow+0x41c>)
 8009016:	4299      	cmp	r1, r3
 8009018:	4604      	mov	r4, r0
 800901a:	460d      	mov	r5, r1
 800901c:	468a      	mov	sl, r1
 800901e:	468b      	mov	fp, r1
 8009020:	f340 82ef 	ble.w	8009602 <__ieee754_pow+0x9aa>
 8009024:	f101 433f 	add.w	r3, r1, #3204448256	@ 0xbf000000
 8009028:	f503 03e0 	add.w	r3, r3, #7340032	@ 0x700000
 800902c:	4303      	orrs	r3, r0
 800902e:	f000 81e8 	beq.w	8009402 <__ieee754_pow+0x7aa>
 8009032:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8009036:	2200      	movs	r2, #0
 8009038:	2300      	movs	r3, #0
 800903a:	f7f7 fd4f 	bl	8000adc <__aeabi_dcmplt>
 800903e:	3800      	subs	r0, #0
 8009040:	bf18      	it	ne
 8009042:	2001      	movne	r0, #1
 8009044:	e710      	b.n	8008e68 <__ieee754_pow+0x210>
 8009046:	bf00      	nop
 8009048:	60000000 	.word	0x60000000
 800904c:	3ff71547 	.word	0x3ff71547
 8009050:	f85ddf44 	.word	0xf85ddf44
 8009054:	3e54ae0b 	.word	0x3e54ae0b
 8009058:	55555555 	.word	0x55555555
 800905c:	3fd55555 	.word	0x3fd55555
 8009060:	652b82fe 	.word	0x652b82fe
 8009064:	3ff71547 	.word	0x3ff71547
 8009068:	3ff00000 	.word	0x3ff00000
 800906c:	3fd00000 	.word	0x3fd00000
 8009070:	3fe00000 	.word	0x3fe00000
 8009074:	408fffff 	.word	0x408fffff
 8009078:	4bd5      	ldr	r3, [pc, #852]	@ (80093d0 <__ieee754_pow+0x778>)
 800907a:	402b      	ands	r3, r5
 800907c:	2200      	movs	r2, #0
 800907e:	b92b      	cbnz	r3, 800908c <__ieee754_pow+0x434>
 8009080:	4bd4      	ldr	r3, [pc, #848]	@ (80093d4 <__ieee754_pow+0x77c>)
 8009082:	f7f7 fab9 	bl	80005f8 <__aeabi_dmul>
 8009086:	f06f 0234 	mvn.w	r2, #52	@ 0x34
 800908a:	468b      	mov	fp, r1
 800908c:	ea4f 532b 	mov.w	r3, fp, asr #20
 8009090:	f2a3 33ff 	subw	r3, r3, #1023	@ 0x3ff
 8009094:	4413      	add	r3, r2
 8009096:	930a      	str	r3, [sp, #40]	@ 0x28
 8009098:	4bcf      	ldr	r3, [pc, #828]	@ (80093d8 <__ieee754_pow+0x780>)
 800909a:	f3cb 0b13 	ubfx	fp, fp, #0, #20
 800909e:	f04b 557f 	orr.w	r5, fp, #1069547520	@ 0x3fc00000
 80090a2:	459b      	cmp	fp, r3
 80090a4:	f445 1540 	orr.w	r5, r5, #3145728	@ 0x300000
 80090a8:	dd08      	ble.n	80090bc <__ieee754_pow+0x464>
 80090aa:	4bcc      	ldr	r3, [pc, #816]	@ (80093dc <__ieee754_pow+0x784>)
 80090ac:	459b      	cmp	fp, r3
 80090ae:	f340 81a5 	ble.w	80093fc <__ieee754_pow+0x7a4>
 80090b2:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 80090b4:	3301      	adds	r3, #1
 80090b6:	930a      	str	r3, [sp, #40]	@ 0x28
 80090b8:	f5a5 1580 	sub.w	r5, r5, #1048576	@ 0x100000
 80090bc:	f04f 0a00 	mov.w	sl, #0
 80090c0:	ea4f 03ca 	mov.w	r3, sl, lsl #3
 80090c4:	930b      	str	r3, [sp, #44]	@ 0x2c
 80090c6:	4bc6      	ldr	r3, [pc, #792]	@ (80093e0 <__ieee754_pow+0x788>)
 80090c8:	eb03 03ca 	add.w	r3, r3, sl, lsl #3
 80090cc:	ed93 7b00 	vldr	d7, [r3]
 80090d0:	4629      	mov	r1, r5
 80090d2:	ec53 2b17 	vmov	r2, r3, d7
 80090d6:	ed8d 7b06 	vstr	d7, [sp, #24]
 80090da:	e9cd 0108 	strd	r0, r1, [sp, #32]
 80090de:	f7f7 f8d3 	bl	8000288 <__aeabi_dsub>
 80090e2:	e9dd 2308 	ldrd	r2, r3, [sp, #32]
 80090e6:	4606      	mov	r6, r0
 80090e8:	460f      	mov	r7, r1
 80090ea:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 80090ee:	f7f7 f8cd 	bl	800028c <__adddf3>
 80090f2:	4602      	mov	r2, r0
 80090f4:	460b      	mov	r3, r1
 80090f6:	2000      	movs	r0, #0
 80090f8:	49ba      	ldr	r1, [pc, #744]	@ (80093e4 <__ieee754_pow+0x78c>)
 80090fa:	f7f7 fba7 	bl	800084c <__aeabi_ddiv>
 80090fe:	e9cd 010c 	strd	r0, r1, [sp, #48]	@ 0x30
 8009102:	4602      	mov	r2, r0
 8009104:	460b      	mov	r3, r1
 8009106:	4630      	mov	r0, r6
 8009108:	4639      	mov	r1, r7
 800910a:	f7f7 fa75 	bl	80005f8 <__aeabi_dmul>
 800910e:	e9cd 0104 	strd	r0, r1, [sp, #16]
 8009112:	e9dd bc04 	ldrd	fp, ip, [sp, #16]
 8009116:	106d      	asrs	r5, r5, #1
 8009118:	f045 5500 	orr.w	r5, r5, #536870912	@ 0x20000000
 800911c:	f04f 0b00 	mov.w	fp, #0
 8009120:	f505 2500 	add.w	r5, r5, #524288	@ 0x80000
 8009124:	4661      	mov	r1, ip
 8009126:	2200      	movs	r2, #0
 8009128:	eb05 438a 	add.w	r3, r5, sl, lsl #18
 800912c:	4658      	mov	r0, fp
 800912e:	46e1      	mov	r9, ip
 8009130:	e9cd bc0e 	strd	fp, ip, [sp, #56]	@ 0x38
 8009134:	4614      	mov	r4, r2
 8009136:	461d      	mov	r5, r3
 8009138:	f7f7 fa5e 	bl	80005f8 <__aeabi_dmul>
 800913c:	4602      	mov	r2, r0
 800913e:	460b      	mov	r3, r1
 8009140:	4630      	mov	r0, r6
 8009142:	4639      	mov	r1, r7
 8009144:	f7f7 f8a0 	bl	8000288 <__aeabi_dsub>
 8009148:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
 800914c:	4606      	mov	r6, r0
 800914e:	460f      	mov	r7, r1
 8009150:	4620      	mov	r0, r4
 8009152:	4629      	mov	r1, r5
 8009154:	f7f7 f898 	bl	8000288 <__aeabi_dsub>
 8009158:	4602      	mov	r2, r0
 800915a:	460b      	mov	r3, r1
 800915c:	e9dd 0108 	ldrd	r0, r1, [sp, #32]
 8009160:	f7f7 f892 	bl	8000288 <__aeabi_dsub>
 8009164:	465a      	mov	r2, fp
 8009166:	464b      	mov	r3, r9
 8009168:	f7f7 fa46 	bl	80005f8 <__aeabi_dmul>
 800916c:	4602      	mov	r2, r0
 800916e:	460b      	mov	r3, r1
 8009170:	4630      	mov	r0, r6
 8009172:	4639      	mov	r1, r7
 8009174:	f7f7 f888 	bl	8000288 <__aeabi_dsub>
 8009178:	e9dd 230c 	ldrd	r2, r3, [sp, #48]	@ 0x30
 800917c:	f7f7 fa3c 	bl	80005f8 <__aeabi_dmul>
 8009180:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8009184:	e9cd 0106 	strd	r0, r1, [sp, #24]
 8009188:	4610      	mov	r0, r2
 800918a:	4619      	mov	r1, r3
 800918c:	f7f7 fa34 	bl	80005f8 <__aeabi_dmul>
 8009190:	a37d      	add	r3, pc, #500	@ (adr r3, 8009388 <__ieee754_pow+0x730>)
 8009192:	e9d3 2300 	ldrd	r2, r3, [r3]
 8009196:	4604      	mov	r4, r0
 8009198:	460d      	mov	r5, r1
 800919a:	f7f7 fa2d 	bl	80005f8 <__aeabi_dmul>
 800919e:	a37c      	add	r3, pc, #496	@ (adr r3, 8009390 <__ieee754_pow+0x738>)
 80091a0:	e9d3 2300 	ldrd	r2, r3, [r3]
 80091a4:	f7f7 f872 	bl	800028c <__adddf3>
 80091a8:	4622      	mov	r2, r4
 80091aa:	462b      	mov	r3, r5
 80091ac:	f7f7 fa24 	bl	80005f8 <__aeabi_dmul>
 80091b0:	a379      	add	r3, pc, #484	@ (adr r3, 8009398 <__ieee754_pow+0x740>)
 80091b2:	e9d3 2300 	ldrd	r2, r3, [r3]
 80091b6:	f7f7 f869 	bl	800028c <__adddf3>
 80091ba:	4622      	mov	r2, r4
 80091bc:	462b      	mov	r3, r5
 80091be:	f7f7 fa1b 	bl	80005f8 <__aeabi_dmul>
 80091c2:	a377      	add	r3, pc, #476	@ (adr r3, 80093a0 <__ieee754_pow+0x748>)
 80091c4:	e9d3 2300 	ldrd	r2, r3, [r3]
 80091c8:	f7f7 f860 	bl	800028c <__adddf3>
 80091cc:	4622      	mov	r2, r4
 80091ce:	462b      	mov	r3, r5
 80091d0:	f7f7 fa12 	bl	80005f8 <__aeabi_dmul>
 80091d4:	a374      	add	r3, pc, #464	@ (adr r3, 80093a8 <__ieee754_pow+0x750>)
 80091d6:	e9d3 2300 	ldrd	r2, r3, [r3]
 80091da:	f7f7 f857 	bl	800028c <__adddf3>
 80091de:	4622      	mov	r2, r4
 80091e0:	462b      	mov	r3, r5
 80091e2:	f7f7 fa09 	bl	80005f8 <__aeabi_dmul>
 80091e6:	a372      	add	r3, pc, #456	@ (adr r3, 80093b0 <__ieee754_pow+0x758>)
 80091e8:	e9d3 2300 	ldrd	r2, r3, [r3]
 80091ec:	f7f7 f84e 	bl	800028c <__adddf3>
 80091f0:	4622      	mov	r2, r4
 80091f2:	4606      	mov	r6, r0
 80091f4:	460f      	mov	r7, r1
 80091f6:	462b      	mov	r3, r5
 80091f8:	4620      	mov	r0, r4
 80091fa:	4629      	mov	r1, r5
 80091fc:	f7f7 f9fc 	bl	80005f8 <__aeabi_dmul>
 8009200:	4602      	mov	r2, r0
 8009202:	460b      	mov	r3, r1
 8009204:	4630      	mov	r0, r6
 8009206:	4639      	mov	r1, r7
 8009208:	f7f7 f9f6 	bl	80005f8 <__aeabi_dmul>
 800920c:	465a      	mov	r2, fp
 800920e:	4604      	mov	r4, r0
 8009210:	460d      	mov	r5, r1
 8009212:	464b      	mov	r3, r9
 8009214:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8009218:	f7f7 f838 	bl	800028c <__adddf3>
 800921c:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
 8009220:	f7f7 f9ea 	bl	80005f8 <__aeabi_dmul>
 8009224:	4622      	mov	r2, r4
 8009226:	462b      	mov	r3, r5
 8009228:	f7f7 f830 	bl	800028c <__adddf3>
 800922c:	465a      	mov	r2, fp
 800922e:	e9cd 0108 	strd	r0, r1, [sp, #32]
 8009232:	464b      	mov	r3, r9
 8009234:	4658      	mov	r0, fp
 8009236:	4649      	mov	r1, r9
 8009238:	f7f7 f9de 	bl	80005f8 <__aeabi_dmul>
 800923c:	4b6a      	ldr	r3, [pc, #424]	@ (80093e8 <__ieee754_pow+0x790>)
 800923e:	2200      	movs	r2, #0
 8009240:	4606      	mov	r6, r0
 8009242:	460f      	mov	r7, r1
 8009244:	f7f7 f822 	bl	800028c <__adddf3>
 8009248:	e9dd 2308 	ldrd	r2, r3, [sp, #32]
 800924c:	f7f7 f81e 	bl	800028c <__adddf3>
 8009250:	46d8      	mov	r8, fp
 8009252:	e9dd bc0e 	ldrd	fp, ip, [sp, #56]	@ 0x38
 8009256:	460d      	mov	r5, r1
 8009258:	465a      	mov	r2, fp
 800925a:	460b      	mov	r3, r1
 800925c:	4640      	mov	r0, r8
 800925e:	4649      	mov	r1, r9
 8009260:	e9cd bc0c 	strd	fp, ip, [sp, #48]	@ 0x30
 8009264:	f7f7 f9c8 	bl	80005f8 <__aeabi_dmul>
 8009268:	465c      	mov	r4, fp
 800926a:	4680      	mov	r8, r0
 800926c:	4689      	mov	r9, r1
 800926e:	4b5e      	ldr	r3, [pc, #376]	@ (80093e8 <__ieee754_pow+0x790>)
 8009270:	2200      	movs	r2, #0
 8009272:	4620      	mov	r0, r4
 8009274:	4629      	mov	r1, r5
 8009276:	f7f7 f807 	bl	8000288 <__aeabi_dsub>
 800927a:	4632      	mov	r2, r6
 800927c:	463b      	mov	r3, r7
 800927e:	f7f7 f803 	bl	8000288 <__aeabi_dsub>
 8009282:	4602      	mov	r2, r0
 8009284:	460b      	mov	r3, r1
 8009286:	e9dd 0108 	ldrd	r0, r1, [sp, #32]
 800928a:	f7f6 fffd 	bl	8000288 <__aeabi_dsub>
 800928e:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8009292:	f7f7 f9b1 	bl	80005f8 <__aeabi_dmul>
 8009296:	4622      	mov	r2, r4
 8009298:	4606      	mov	r6, r0
 800929a:	460f      	mov	r7, r1
 800929c:	462b      	mov	r3, r5
 800929e:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 80092a2:	f7f7 f9a9 	bl	80005f8 <__aeabi_dmul>
 80092a6:	4602      	mov	r2, r0
 80092a8:	460b      	mov	r3, r1
 80092aa:	4630      	mov	r0, r6
 80092ac:	4639      	mov	r1, r7
 80092ae:	f7f6 ffed 	bl	800028c <__adddf3>
 80092b2:	4606      	mov	r6, r0
 80092b4:	460f      	mov	r7, r1
 80092b6:	4602      	mov	r2, r0
 80092b8:	460b      	mov	r3, r1
 80092ba:	4640      	mov	r0, r8
 80092bc:	4649      	mov	r1, r9
 80092be:	f7f6 ffe5 	bl	800028c <__adddf3>
 80092c2:	e9dd bc0c 	ldrd	fp, ip, [sp, #48]	@ 0x30
 80092c6:	a33c      	add	r3, pc, #240	@ (adr r3, 80093b8 <__ieee754_pow+0x760>)
 80092c8:	e9d3 2300 	ldrd	r2, r3, [r3]
 80092cc:	4658      	mov	r0, fp
 80092ce:	e9cd bc08 	strd	fp, ip, [sp, #32]
 80092d2:	460d      	mov	r5, r1
 80092d4:	f7f7 f990 	bl	80005f8 <__aeabi_dmul>
 80092d8:	465c      	mov	r4, fp
 80092da:	e9cd 0104 	strd	r0, r1, [sp, #16]
 80092de:	4642      	mov	r2, r8
 80092e0:	464b      	mov	r3, r9
 80092e2:	4620      	mov	r0, r4
 80092e4:	4629      	mov	r1, r5
 80092e6:	f7f6 ffcf 	bl	8000288 <__aeabi_dsub>
 80092ea:	4602      	mov	r2, r0
 80092ec:	460b      	mov	r3, r1
 80092ee:	4630      	mov	r0, r6
 80092f0:	4639      	mov	r1, r7
 80092f2:	f7f6 ffc9 	bl	8000288 <__aeabi_dsub>
 80092f6:	a332      	add	r3, pc, #200	@ (adr r3, 80093c0 <__ieee754_pow+0x768>)
 80092f8:	e9d3 2300 	ldrd	r2, r3, [r3]
 80092fc:	f7f7 f97c 	bl	80005f8 <__aeabi_dmul>
 8009300:	a331      	add	r3, pc, #196	@ (adr r3, 80093c8 <__ieee754_pow+0x770>)
 8009302:	e9d3 2300 	ldrd	r2, r3, [r3]
 8009306:	4606      	mov	r6, r0
 8009308:	460f      	mov	r7, r1
 800930a:	4620      	mov	r0, r4
 800930c:	4629      	mov	r1, r5
 800930e:	f7f7 f973 	bl	80005f8 <__aeabi_dmul>
 8009312:	4602      	mov	r2, r0
 8009314:	460b      	mov	r3, r1
 8009316:	4630      	mov	r0, r6
 8009318:	4639      	mov	r1, r7
 800931a:	f7f6 ffb7 	bl	800028c <__adddf3>
 800931e:	9a0b      	ldr	r2, [sp, #44]	@ 0x2c
 8009320:	4b32      	ldr	r3, [pc, #200]	@ (80093ec <__ieee754_pow+0x794>)
 8009322:	4413      	add	r3, r2
 8009324:	e9d3 2300 	ldrd	r2, r3, [r3]
 8009328:	f7f6 ffb0 	bl	800028c <__adddf3>
 800932c:	e9cd 0106 	strd	r0, r1, [sp, #24]
 8009330:	980a      	ldr	r0, [sp, #40]	@ 0x28
 8009332:	f7f7 f8f7 	bl	8000524 <__aeabi_i2d>
 8009336:	9a0b      	ldr	r2, [sp, #44]	@ 0x2c
 8009338:	4b2d      	ldr	r3, [pc, #180]	@ (80093f0 <__ieee754_pow+0x798>)
 800933a:	4413      	add	r3, r2
 800933c:	e9d3 8900 	ldrd	r8, r9, [r3]
 8009340:	4606      	mov	r6, r0
 8009342:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
 8009346:	460f      	mov	r7, r1
 8009348:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 800934c:	f7f6 ff9e 	bl	800028c <__adddf3>
 8009350:	4642      	mov	r2, r8
 8009352:	464b      	mov	r3, r9
 8009354:	f7f6 ff9a 	bl	800028c <__adddf3>
 8009358:	4632      	mov	r2, r6
 800935a:	463b      	mov	r3, r7
 800935c:	f7f6 ff96 	bl	800028c <__adddf3>
 8009360:	e9dd bc08 	ldrd	fp, ip, [sp, #32]
 8009364:	4632      	mov	r2, r6
 8009366:	463b      	mov	r3, r7
 8009368:	4658      	mov	r0, fp
 800936a:	460d      	mov	r5, r1
 800936c:	f7f6 ff8c 	bl	8000288 <__aeabi_dsub>
 8009370:	4642      	mov	r2, r8
 8009372:	464b      	mov	r3, r9
 8009374:	f7f6 ff88 	bl	8000288 <__aeabi_dsub>
 8009378:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 800937c:	f7f6 ff84 	bl	8000288 <__aeabi_dsub>
 8009380:	465c      	mov	r4, fp
 8009382:	4602      	mov	r2, r0
 8009384:	e036      	b.n	80093f4 <__ieee754_pow+0x79c>
 8009386:	bf00      	nop
 8009388:	4a454eef 	.word	0x4a454eef
 800938c:	3fca7e28 	.word	0x3fca7e28
 8009390:	93c9db65 	.word	0x93c9db65
 8009394:	3fcd864a 	.word	0x3fcd864a
 8009398:	a91d4101 	.word	0xa91d4101
 800939c:	3fd17460 	.word	0x3fd17460
 80093a0:	518f264d 	.word	0x518f264d
 80093a4:	3fd55555 	.word	0x3fd55555
 80093a8:	db6fabff 	.word	0xdb6fabff
 80093ac:	3fdb6db6 	.word	0x3fdb6db6
 80093b0:	33333303 	.word	0x33333303
 80093b4:	3fe33333 	.word	0x3fe33333
 80093b8:	e0000000 	.word	0xe0000000
 80093bc:	3feec709 	.word	0x3feec709
 80093c0:	dc3a03fd 	.word	0xdc3a03fd
 80093c4:	3feec709 	.word	0x3feec709
 80093c8:	145b01f5 	.word	0x145b01f5
 80093cc:	be3e2fe0 	.word	0xbe3e2fe0
 80093d0:	7ff00000 	.word	0x7ff00000
 80093d4:	43400000 	.word	0x43400000
 80093d8:	0003988e 	.word	0x0003988e
 80093dc:	000bb679 	.word	0x000bb679
 80093e0:	08009f50 	.word	0x08009f50
 80093e4:	3ff00000 	.word	0x3ff00000
 80093e8:	40080000 	.word	0x40080000
 80093ec:	08009f30 	.word	0x08009f30
 80093f0:	08009f40 	.word	0x08009f40
 80093f4:	460b      	mov	r3, r1
 80093f6:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 80093fa:	e5d7      	b.n	8008fac <__ieee754_pow+0x354>
 80093fc:	f04f 0a01 	mov.w	sl, #1
 8009400:	e65e      	b.n	80090c0 <__ieee754_pow+0x468>
 8009402:	a3b4      	add	r3, pc, #720	@ (adr r3, 80096d4 <__ieee754_pow+0xa7c>)
 8009404:	e9d3 2300 	ldrd	r2, r3, [r3]
 8009408:	4630      	mov	r0, r6
 800940a:	4639      	mov	r1, r7
 800940c:	f7f6 ff3e 	bl	800028c <__adddf3>
 8009410:	4642      	mov	r2, r8
 8009412:	e9cd 0100 	strd	r0, r1, [sp]
 8009416:	464b      	mov	r3, r9
 8009418:	4620      	mov	r0, r4
 800941a:	4629      	mov	r1, r5
 800941c:	f7f6 ff34 	bl	8000288 <__aeabi_dsub>
 8009420:	4602      	mov	r2, r0
 8009422:	460b      	mov	r3, r1
 8009424:	e9dd 0100 	ldrd	r0, r1, [sp]
 8009428:	f7f7 fb76 	bl	8000b18 <__aeabi_dcmpgt>
 800942c:	2800      	cmp	r0, #0
 800942e:	f47f ae00 	bne.w	8009032 <__ieee754_pow+0x3da>
 8009432:	ea4f 5a2a 	mov.w	sl, sl, asr #20
 8009436:	f44f 1380 	mov.w	r3, #1048576	@ 0x100000
 800943a:	f2aa 3afe 	subw	sl, sl, #1022	@ 0x3fe
 800943e:	fa43 fa0a 	asr.w	sl, r3, sl
 8009442:	44da      	add	sl, fp
 8009444:	f3ca 510a 	ubfx	r1, sl, #20, #11
 8009448:	489d      	ldr	r0, [pc, #628]	@ (80096c0 <__ieee754_pow+0xa68>)
 800944a:	f2a1 31ff 	subw	r1, r1, #1023	@ 0x3ff
 800944e:	4108      	asrs	r0, r1
 8009450:	ea00 030a 	and.w	r3, r0, sl
 8009454:	f3ca 0a13 	ubfx	sl, sl, #0, #20
 8009458:	f1c1 0114 	rsb	r1, r1, #20
 800945c:	f44a 1a80 	orr.w	sl, sl, #1048576	@ 0x100000
 8009460:	fa4a fa01 	asr.w	sl, sl, r1
 8009464:	f1bb 0f00 	cmp.w	fp, #0
 8009468:	4640      	mov	r0, r8
 800946a:	4649      	mov	r1, r9
 800946c:	f04f 0200 	mov.w	r2, #0
 8009470:	bfb8      	it	lt
 8009472:	f1ca 0a00 	rsblt	sl, sl, #0
 8009476:	f7f6 ff07 	bl	8000288 <__aeabi_dsub>
 800947a:	4680      	mov	r8, r0
 800947c:	4689      	mov	r9, r1
 800947e:	4632      	mov	r2, r6
 8009480:	463b      	mov	r3, r7
 8009482:	4640      	mov	r0, r8
 8009484:	4649      	mov	r1, r9
 8009486:	f7f6 ff01 	bl	800028c <__adddf3>
 800948a:	2400      	movs	r4, #0
 800948c:	a37c      	add	r3, pc, #496	@ (adr r3, 8009680 <__ieee754_pow+0xa28>)
 800948e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8009492:	4620      	mov	r0, r4
 8009494:	460d      	mov	r5, r1
 8009496:	f7f7 f8af 	bl	80005f8 <__aeabi_dmul>
 800949a:	4642      	mov	r2, r8
 800949c:	e9cd 0100 	strd	r0, r1, [sp]
 80094a0:	464b      	mov	r3, r9
 80094a2:	4620      	mov	r0, r4
 80094a4:	4629      	mov	r1, r5
 80094a6:	f7f6 feef 	bl	8000288 <__aeabi_dsub>
 80094aa:	4602      	mov	r2, r0
 80094ac:	460b      	mov	r3, r1
 80094ae:	4630      	mov	r0, r6
 80094b0:	4639      	mov	r1, r7
 80094b2:	f7f6 fee9 	bl	8000288 <__aeabi_dsub>
 80094b6:	a374      	add	r3, pc, #464	@ (adr r3, 8009688 <__ieee754_pow+0xa30>)
 80094b8:	e9d3 2300 	ldrd	r2, r3, [r3]
 80094bc:	f7f7 f89c 	bl	80005f8 <__aeabi_dmul>
 80094c0:	a373      	add	r3, pc, #460	@ (adr r3, 8009690 <__ieee754_pow+0xa38>)
 80094c2:	e9d3 2300 	ldrd	r2, r3, [r3]
 80094c6:	4680      	mov	r8, r0
 80094c8:	4689      	mov	r9, r1
 80094ca:	4620      	mov	r0, r4
 80094cc:	4629      	mov	r1, r5
 80094ce:	f7f7 f893 	bl	80005f8 <__aeabi_dmul>
 80094d2:	4602      	mov	r2, r0
 80094d4:	460b      	mov	r3, r1
 80094d6:	4640      	mov	r0, r8
 80094d8:	4649      	mov	r1, r9
 80094da:	f7f6 fed7 	bl	800028c <__adddf3>
 80094de:	4604      	mov	r4, r0
 80094e0:	460d      	mov	r5, r1
 80094e2:	4602      	mov	r2, r0
 80094e4:	460b      	mov	r3, r1
 80094e6:	e9dd 0100 	ldrd	r0, r1, [sp]
 80094ea:	f7f6 fecf 	bl	800028c <__adddf3>
 80094ee:	e9dd 2300 	ldrd	r2, r3, [sp]
 80094f2:	4680      	mov	r8, r0
 80094f4:	4689      	mov	r9, r1
 80094f6:	f7f6 fec7 	bl	8000288 <__aeabi_dsub>
 80094fa:	4602      	mov	r2, r0
 80094fc:	460b      	mov	r3, r1
 80094fe:	4620      	mov	r0, r4
 8009500:	4629      	mov	r1, r5
 8009502:	f7f6 fec1 	bl	8000288 <__aeabi_dsub>
 8009506:	4642      	mov	r2, r8
 8009508:	4606      	mov	r6, r0
 800950a:	460f      	mov	r7, r1
 800950c:	464b      	mov	r3, r9
 800950e:	4640      	mov	r0, r8
 8009510:	4649      	mov	r1, r9
 8009512:	f7f7 f871 	bl	80005f8 <__aeabi_dmul>
 8009516:	a360      	add	r3, pc, #384	@ (adr r3, 8009698 <__ieee754_pow+0xa40>)
 8009518:	e9d3 2300 	ldrd	r2, r3, [r3]
 800951c:	4604      	mov	r4, r0
 800951e:	460d      	mov	r5, r1
 8009520:	f7f7 f86a 	bl	80005f8 <__aeabi_dmul>
 8009524:	a35e      	add	r3, pc, #376	@ (adr r3, 80096a0 <__ieee754_pow+0xa48>)
 8009526:	e9d3 2300 	ldrd	r2, r3, [r3]
 800952a:	f7f6 fead 	bl	8000288 <__aeabi_dsub>
 800952e:	4622      	mov	r2, r4
 8009530:	462b      	mov	r3, r5
 8009532:	f7f7 f861 	bl	80005f8 <__aeabi_dmul>
 8009536:	a35c      	add	r3, pc, #368	@ (adr r3, 80096a8 <__ieee754_pow+0xa50>)
 8009538:	e9d3 2300 	ldrd	r2, r3, [r3]
 800953c:	f7f6 fea6 	bl	800028c <__adddf3>
 8009540:	4622      	mov	r2, r4
 8009542:	462b      	mov	r3, r5
 8009544:	f7f7 f858 	bl	80005f8 <__aeabi_dmul>
 8009548:	a359      	add	r3, pc, #356	@ (adr r3, 80096b0 <__ieee754_pow+0xa58>)
 800954a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800954e:	f7f6 fe9b 	bl	8000288 <__aeabi_dsub>
 8009552:	4622      	mov	r2, r4
 8009554:	462b      	mov	r3, r5
 8009556:	f7f7 f84f 	bl	80005f8 <__aeabi_dmul>
 800955a:	a357      	add	r3, pc, #348	@ (adr r3, 80096b8 <__ieee754_pow+0xa60>)
 800955c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8009560:	f7f6 fe94 	bl	800028c <__adddf3>
 8009564:	4622      	mov	r2, r4
 8009566:	462b      	mov	r3, r5
 8009568:	f7f7 f846 	bl	80005f8 <__aeabi_dmul>
 800956c:	4602      	mov	r2, r0
 800956e:	460b      	mov	r3, r1
 8009570:	4640      	mov	r0, r8
 8009572:	4649      	mov	r1, r9
 8009574:	f7f6 fe88 	bl	8000288 <__aeabi_dsub>
 8009578:	4604      	mov	r4, r0
 800957a:	460d      	mov	r5, r1
 800957c:	4602      	mov	r2, r0
 800957e:	460b      	mov	r3, r1
 8009580:	4640      	mov	r0, r8
 8009582:	4649      	mov	r1, r9
 8009584:	f7f7 f838 	bl	80005f8 <__aeabi_dmul>
 8009588:	2200      	movs	r2, #0
 800958a:	e9cd 0100 	strd	r0, r1, [sp]
 800958e:	f04f 4380 	mov.w	r3, #1073741824	@ 0x40000000
 8009592:	4620      	mov	r0, r4
 8009594:	4629      	mov	r1, r5
 8009596:	f7f6 fe77 	bl	8000288 <__aeabi_dsub>
 800959a:	4602      	mov	r2, r0
 800959c:	460b      	mov	r3, r1
 800959e:	e9dd 0100 	ldrd	r0, r1, [sp]
 80095a2:	f7f7 f953 	bl	800084c <__aeabi_ddiv>
 80095a6:	4632      	mov	r2, r6
 80095a8:	4604      	mov	r4, r0
 80095aa:	460d      	mov	r5, r1
 80095ac:	463b      	mov	r3, r7
 80095ae:	4640      	mov	r0, r8
 80095b0:	4649      	mov	r1, r9
 80095b2:	f7f7 f821 	bl	80005f8 <__aeabi_dmul>
 80095b6:	4632      	mov	r2, r6
 80095b8:	463b      	mov	r3, r7
 80095ba:	f7f6 fe67 	bl	800028c <__adddf3>
 80095be:	4602      	mov	r2, r0
 80095c0:	460b      	mov	r3, r1
 80095c2:	4620      	mov	r0, r4
 80095c4:	4629      	mov	r1, r5
 80095c6:	f7f6 fe5f 	bl	8000288 <__aeabi_dsub>
 80095ca:	4642      	mov	r2, r8
 80095cc:	464b      	mov	r3, r9
 80095ce:	f7f6 fe5b 	bl	8000288 <__aeabi_dsub>
 80095d2:	460b      	mov	r3, r1
 80095d4:	4602      	mov	r2, r0
 80095d6:	493b      	ldr	r1, [pc, #236]	@ (80096c4 <__ieee754_pow+0xa6c>)
 80095d8:	2000      	movs	r0, #0
 80095da:	f7f6 fe55 	bl	8000288 <__aeabi_dsub>
 80095de:	ec41 0b10 	vmov	d0, r0, r1
 80095e2:	ee10 3a90 	vmov	r3, s1
 80095e6:	eb03 530a 	add.w	r3, r3, sl, lsl #20
 80095ea:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 80095ee:	da30      	bge.n	8009652 <__ieee754_pow+0x9fa>
 80095f0:	4650      	mov	r0, sl
 80095f2:	f000 f87d 	bl	80096f0 <scalbn>
 80095f6:	ec51 0b10 	vmov	r0, r1, d0
 80095fa:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 80095fe:	f7ff bbd2 	b.w	8008da6 <__ieee754_pow+0x14e>
 8009602:	4c31      	ldr	r4, [pc, #196]	@ (80096c8 <__ieee754_pow+0xa70>)
 8009604:	f021 4300 	bic.w	r3, r1, #2147483648	@ 0x80000000
 8009608:	42a3      	cmp	r3, r4
 800960a:	d91a      	bls.n	8009642 <__ieee754_pow+0x9ea>
 800960c:	4b2f      	ldr	r3, [pc, #188]	@ (80096cc <__ieee754_pow+0xa74>)
 800960e:	440b      	add	r3, r1
 8009610:	4303      	orrs	r3, r0
 8009612:	d009      	beq.n	8009628 <__ieee754_pow+0x9d0>
 8009614:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8009618:	2200      	movs	r2, #0
 800961a:	2300      	movs	r3, #0
 800961c:	f7f7 fa5e 	bl	8000adc <__aeabi_dcmplt>
 8009620:	3800      	subs	r0, #0
 8009622:	bf18      	it	ne
 8009624:	2001      	movne	r0, #1
 8009626:	e42b      	b.n	8008e80 <__ieee754_pow+0x228>
 8009628:	4642      	mov	r2, r8
 800962a:	464b      	mov	r3, r9
 800962c:	f7f6 fe2c 	bl	8000288 <__aeabi_dsub>
 8009630:	4632      	mov	r2, r6
 8009632:	463b      	mov	r3, r7
 8009634:	f7f7 fa66 	bl	8000b04 <__aeabi_dcmpge>
 8009638:	2800      	cmp	r0, #0
 800963a:	d1eb      	bne.n	8009614 <__ieee754_pow+0x9bc>
 800963c:	f8df a09c 	ldr.w	sl, [pc, #156]	@ 80096dc <__ieee754_pow+0xa84>
 8009640:	e6f7      	b.n	8009432 <__ieee754_pow+0x7da>
 8009642:	469a      	mov	sl, r3
 8009644:	4b22      	ldr	r3, [pc, #136]	@ (80096d0 <__ieee754_pow+0xa78>)
 8009646:	459a      	cmp	sl, r3
 8009648:	f63f aef3 	bhi.w	8009432 <__ieee754_pow+0x7da>
 800964c:	f8dd a010 	ldr.w	sl, [sp, #16]
 8009650:	e715      	b.n	800947e <__ieee754_pow+0x826>
 8009652:	ec51 0b10 	vmov	r0, r1, d0
 8009656:	4619      	mov	r1, r3
 8009658:	e7cf      	b.n	80095fa <__ieee754_pow+0x9a2>
 800965a:	491a      	ldr	r1, [pc, #104]	@ (80096c4 <__ieee754_pow+0xa6c>)
 800965c:	2000      	movs	r0, #0
 800965e:	f7ff bb18 	b.w	8008c92 <__ieee754_pow+0x3a>
 8009662:	2000      	movs	r0, #0
 8009664:	2100      	movs	r1, #0
 8009666:	f7ff bb14 	b.w	8008c92 <__ieee754_pow+0x3a>
 800966a:	4630      	mov	r0, r6
 800966c:	4639      	mov	r1, r7
 800966e:	f7ff bb10 	b.w	8008c92 <__ieee754_pow+0x3a>
 8009672:	460c      	mov	r4, r1
 8009674:	f7ff bb5e 	b.w	8008d34 <__ieee754_pow+0xdc>
 8009678:	2400      	movs	r4, #0
 800967a:	f7ff bb49 	b.w	8008d10 <__ieee754_pow+0xb8>
 800967e:	bf00      	nop
 8009680:	00000000 	.word	0x00000000
 8009684:	3fe62e43 	.word	0x3fe62e43
 8009688:	fefa39ef 	.word	0xfefa39ef
 800968c:	3fe62e42 	.word	0x3fe62e42
 8009690:	0ca86c39 	.word	0x0ca86c39
 8009694:	be205c61 	.word	0xbe205c61
 8009698:	72bea4d0 	.word	0x72bea4d0
 800969c:	3e663769 	.word	0x3e663769
 80096a0:	c5d26bf1 	.word	0xc5d26bf1
 80096a4:	3ebbbd41 	.word	0x3ebbbd41
 80096a8:	af25de2c 	.word	0xaf25de2c
 80096ac:	3f11566a 	.word	0x3f11566a
 80096b0:	16bebd93 	.word	0x16bebd93
 80096b4:	3f66c16c 	.word	0x3f66c16c
 80096b8:	5555553e 	.word	0x5555553e
 80096bc:	3fc55555 	.word	0x3fc55555
 80096c0:	fff00000 	.word	0xfff00000
 80096c4:	3ff00000 	.word	0x3ff00000
 80096c8:	4090cbff 	.word	0x4090cbff
 80096cc:	3f6f3400 	.word	0x3f6f3400
 80096d0:	3fe00000 	.word	0x3fe00000
 80096d4:	652b82fe 	.word	0x652b82fe
 80096d8:	3c971547 	.word	0x3c971547
 80096dc:	4090cc00 	.word	0x4090cc00

080096e0 <fabs>:
 80096e0:	ec51 0b10 	vmov	r0, r1, d0
 80096e4:	4602      	mov	r2, r0
 80096e6:	f021 4300 	bic.w	r3, r1, #2147483648	@ 0x80000000
 80096ea:	ec43 2b10 	vmov	d0, r2, r3
 80096ee:	4770      	bx	lr

080096f0 <scalbn>:
 80096f0:	b570      	push	{r4, r5, r6, lr}
 80096f2:	ec55 4b10 	vmov	r4, r5, d0
 80096f6:	f3c5 510a 	ubfx	r1, r5, #20, #11
 80096fa:	4606      	mov	r6, r0
 80096fc:	462b      	mov	r3, r5
 80096fe:	b991      	cbnz	r1, 8009726 <scalbn+0x36>
 8009700:	f025 4300 	bic.w	r3, r5, #2147483648	@ 0x80000000
 8009704:	4323      	orrs	r3, r4
 8009706:	d03d      	beq.n	8009784 <scalbn+0x94>
 8009708:	4b35      	ldr	r3, [pc, #212]	@ (80097e0 <scalbn+0xf0>)
 800970a:	4620      	mov	r0, r4
 800970c:	4629      	mov	r1, r5
 800970e:	2200      	movs	r2, #0
 8009710:	f7f6 ff72 	bl	80005f8 <__aeabi_dmul>
 8009714:	4b33      	ldr	r3, [pc, #204]	@ (80097e4 <scalbn+0xf4>)
 8009716:	429e      	cmp	r6, r3
 8009718:	4604      	mov	r4, r0
 800971a:	460d      	mov	r5, r1
 800971c:	da0f      	bge.n	800973e <scalbn+0x4e>
 800971e:	a328      	add	r3, pc, #160	@ (adr r3, 80097c0 <scalbn+0xd0>)
 8009720:	e9d3 2300 	ldrd	r2, r3, [r3]
 8009724:	e01e      	b.n	8009764 <scalbn+0x74>
 8009726:	f240 72ff 	movw	r2, #2047	@ 0x7ff
 800972a:	4291      	cmp	r1, r2
 800972c:	d10b      	bne.n	8009746 <scalbn+0x56>
 800972e:	4622      	mov	r2, r4
 8009730:	4620      	mov	r0, r4
 8009732:	4629      	mov	r1, r5
 8009734:	f7f6 fdaa 	bl	800028c <__adddf3>
 8009738:	4604      	mov	r4, r0
 800973a:	460d      	mov	r5, r1
 800973c:	e022      	b.n	8009784 <scalbn+0x94>
 800973e:	460b      	mov	r3, r1
 8009740:	f3c1 510a 	ubfx	r1, r1, #20, #11
 8009744:	3936      	subs	r1, #54	@ 0x36
 8009746:	f24c 3250 	movw	r2, #50000	@ 0xc350
 800974a:	4296      	cmp	r6, r2
 800974c:	dd0d      	ble.n	800976a <scalbn+0x7a>
 800974e:	2d00      	cmp	r5, #0
 8009750:	a11d      	add	r1, pc, #116	@ (adr r1, 80097c8 <scalbn+0xd8>)
 8009752:	e9d1 0100 	ldrd	r0, r1, [r1]
 8009756:	da02      	bge.n	800975e <scalbn+0x6e>
 8009758:	a11d      	add	r1, pc, #116	@ (adr r1, 80097d0 <scalbn+0xe0>)
 800975a:	e9d1 0100 	ldrd	r0, r1, [r1]
 800975e:	a31a      	add	r3, pc, #104	@ (adr r3, 80097c8 <scalbn+0xd8>)
 8009760:	e9d3 2300 	ldrd	r2, r3, [r3]
 8009764:	f7f6 ff48 	bl	80005f8 <__aeabi_dmul>
 8009768:	e7e6      	b.n	8009738 <scalbn+0x48>
 800976a:	1872      	adds	r2, r6, r1
 800976c:	f240 71fe 	movw	r1, #2046	@ 0x7fe
 8009770:	428a      	cmp	r2, r1
 8009772:	dcec      	bgt.n	800974e <scalbn+0x5e>
 8009774:	2a00      	cmp	r2, #0
 8009776:	dd08      	ble.n	800978a <scalbn+0x9a>
 8009778:	f023 43ff 	bic.w	r3, r3, #2139095040	@ 0x7f800000
 800977c:	f423 03e0 	bic.w	r3, r3, #7340032	@ 0x700000
 8009780:	ea43 5502 	orr.w	r5, r3, r2, lsl #20
 8009784:	ec45 4b10 	vmov	d0, r4, r5
 8009788:	bd70      	pop	{r4, r5, r6, pc}
 800978a:	f112 0f35 	cmn.w	r2, #53	@ 0x35
 800978e:	da08      	bge.n	80097a2 <scalbn+0xb2>
 8009790:	2d00      	cmp	r5, #0
 8009792:	a10b      	add	r1, pc, #44	@ (adr r1, 80097c0 <scalbn+0xd0>)
 8009794:	e9d1 0100 	ldrd	r0, r1, [r1]
 8009798:	dac1      	bge.n	800971e <scalbn+0x2e>
 800979a:	a10f      	add	r1, pc, #60	@ (adr r1, 80097d8 <scalbn+0xe8>)
 800979c:	e9d1 0100 	ldrd	r0, r1, [r1]
 80097a0:	e7bd      	b.n	800971e <scalbn+0x2e>
 80097a2:	f023 43ff 	bic.w	r3, r3, #2139095040	@ 0x7f800000
 80097a6:	3236      	adds	r2, #54	@ 0x36
 80097a8:	f423 03e0 	bic.w	r3, r3, #7340032	@ 0x700000
 80097ac:	ea43 5502 	orr.w	r5, r3, r2, lsl #20
 80097b0:	4620      	mov	r0, r4
 80097b2:	4b0d      	ldr	r3, [pc, #52]	@ (80097e8 <scalbn+0xf8>)
 80097b4:	4629      	mov	r1, r5
 80097b6:	2200      	movs	r2, #0
 80097b8:	e7d4      	b.n	8009764 <scalbn+0x74>
 80097ba:	bf00      	nop
 80097bc:	f3af 8000 	nop.w
 80097c0:	c2f8f359 	.word	0xc2f8f359
 80097c4:	01a56e1f 	.word	0x01a56e1f
 80097c8:	8800759c 	.word	0x8800759c
 80097cc:	7e37e43c 	.word	0x7e37e43c
 80097d0:	8800759c 	.word	0x8800759c
 80097d4:	fe37e43c 	.word	0xfe37e43c
 80097d8:	c2f8f359 	.word	0xc2f8f359
 80097dc:	81a56e1f 	.word	0x81a56e1f
 80097e0:	43500000 	.word	0x43500000
 80097e4:	ffff3cb0 	.word	0xffff3cb0
 80097e8:	3c900000 	.word	0x3c900000

080097ec <with_errno>:
 80097ec:	b510      	push	{r4, lr}
 80097ee:	ed2d 8b02 	vpush	{d8}
 80097f2:	eeb0 8a40 	vmov.f32	s16, s0
 80097f6:	eef0 8a60 	vmov.f32	s17, s1
 80097fa:	4604      	mov	r4, r0
 80097fc:	f7fb fe40 	bl	8005480 <__errno>
 8009800:	eeb0 0a48 	vmov.f32	s0, s16
 8009804:	eef0 0a68 	vmov.f32	s1, s17
 8009808:	ecbd 8b02 	vpop	{d8}
 800980c:	6004      	str	r4, [r0, #0]
 800980e:	bd10      	pop	{r4, pc}

08009810 <xflow>:
 8009810:	4603      	mov	r3, r0
 8009812:	b507      	push	{r0, r1, r2, lr}
 8009814:	ec51 0b10 	vmov	r0, r1, d0
 8009818:	b183      	cbz	r3, 800983c <xflow+0x2c>
 800981a:	4602      	mov	r2, r0
 800981c:	f101 4300 	add.w	r3, r1, #2147483648	@ 0x80000000
 8009820:	e9cd 2300 	strd	r2, r3, [sp]
 8009824:	e9dd 2300 	ldrd	r2, r3, [sp]
 8009828:	f7f6 fee6 	bl	80005f8 <__aeabi_dmul>
 800982c:	ec41 0b10 	vmov	d0, r0, r1
 8009830:	2022      	movs	r0, #34	@ 0x22
 8009832:	b003      	add	sp, #12
 8009834:	f85d eb04 	ldr.w	lr, [sp], #4
 8009838:	f7ff bfd8 	b.w	80097ec <with_errno>
 800983c:	4602      	mov	r2, r0
 800983e:	460b      	mov	r3, r1
 8009840:	e7ee      	b.n	8009820 <xflow+0x10>
 8009842:	0000      	movs	r0, r0
 8009844:	0000      	movs	r0, r0
	...

08009848 <__math_uflow>:
 8009848:	ed9f 0b01 	vldr	d0, [pc, #4]	@ 8009850 <__math_uflow+0x8>
 800984c:	f7ff bfe0 	b.w	8009810 <xflow>
 8009850:	00000000 	.word	0x00000000
 8009854:	10000000 	.word	0x10000000

08009858 <__math_oflow>:
 8009858:	ed9f 0b01 	vldr	d0, [pc, #4]	@ 8009860 <__math_oflow+0x8>
 800985c:	f7ff bfd8 	b.w	8009810 <xflow>
 8009860:	00000000 	.word	0x00000000
 8009864:	70000000 	.word	0x70000000

08009868 <__ieee754_sqrt>:
 8009868:	e92d 4ff8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800986c:	4a68      	ldr	r2, [pc, #416]	@ (8009a10 <__ieee754_sqrt+0x1a8>)
 800986e:	ec55 4b10 	vmov	r4, r5, d0
 8009872:	43aa      	bics	r2, r5
 8009874:	462b      	mov	r3, r5
 8009876:	4621      	mov	r1, r4
 8009878:	d110      	bne.n	800989c <__ieee754_sqrt+0x34>
 800987a:	4622      	mov	r2, r4
 800987c:	4620      	mov	r0, r4
 800987e:	4629      	mov	r1, r5
 8009880:	f7f6 feba 	bl	80005f8 <__aeabi_dmul>
 8009884:	4602      	mov	r2, r0
 8009886:	460b      	mov	r3, r1
 8009888:	4620      	mov	r0, r4
 800988a:	4629      	mov	r1, r5
 800988c:	f7f6 fcfe 	bl	800028c <__adddf3>
 8009890:	4604      	mov	r4, r0
 8009892:	460d      	mov	r5, r1
 8009894:	ec45 4b10 	vmov	d0, r4, r5
 8009898:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800989c:	2d00      	cmp	r5, #0
 800989e:	dc0e      	bgt.n	80098be <__ieee754_sqrt+0x56>
 80098a0:	f025 4200 	bic.w	r2, r5, #2147483648	@ 0x80000000
 80098a4:	4322      	orrs	r2, r4
 80098a6:	d0f5      	beq.n	8009894 <__ieee754_sqrt+0x2c>
 80098a8:	b19d      	cbz	r5, 80098d2 <__ieee754_sqrt+0x6a>
 80098aa:	4622      	mov	r2, r4
 80098ac:	4620      	mov	r0, r4
 80098ae:	4629      	mov	r1, r5
 80098b0:	f7f6 fcea 	bl	8000288 <__aeabi_dsub>
 80098b4:	4602      	mov	r2, r0
 80098b6:	460b      	mov	r3, r1
 80098b8:	f7f6 ffc8 	bl	800084c <__aeabi_ddiv>
 80098bc:	e7e8      	b.n	8009890 <__ieee754_sqrt+0x28>
 80098be:	152a      	asrs	r2, r5, #20
 80098c0:	d115      	bne.n	80098ee <__ieee754_sqrt+0x86>
 80098c2:	2000      	movs	r0, #0
 80098c4:	e009      	b.n	80098da <__ieee754_sqrt+0x72>
 80098c6:	0acb      	lsrs	r3, r1, #11
 80098c8:	3a15      	subs	r2, #21
 80098ca:	0549      	lsls	r1, r1, #21
 80098cc:	2b00      	cmp	r3, #0
 80098ce:	d0fa      	beq.n	80098c6 <__ieee754_sqrt+0x5e>
 80098d0:	e7f7      	b.n	80098c2 <__ieee754_sqrt+0x5a>
 80098d2:	462a      	mov	r2, r5
 80098d4:	e7fa      	b.n	80098cc <__ieee754_sqrt+0x64>
 80098d6:	005b      	lsls	r3, r3, #1
 80098d8:	3001      	adds	r0, #1
 80098da:	02dc      	lsls	r4, r3, #11
 80098dc:	d5fb      	bpl.n	80098d6 <__ieee754_sqrt+0x6e>
 80098de:	1e44      	subs	r4, r0, #1
 80098e0:	1b12      	subs	r2, r2, r4
 80098e2:	f1c0 0420 	rsb	r4, r0, #32
 80098e6:	fa21 f404 	lsr.w	r4, r1, r4
 80098ea:	4323      	orrs	r3, r4
 80098ec:	4081      	lsls	r1, r0
 80098ee:	f3c3 0313 	ubfx	r3, r3, #0, #20
 80098f2:	f2a2 35ff 	subw	r5, r2, #1023	@ 0x3ff
 80098f6:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 80098fa:	07d2      	lsls	r2, r2, #31
 80098fc:	bf5c      	itt	pl
 80098fe:	005b      	lslpl	r3, r3, #1
 8009900:	eb03 73d1 	addpl.w	r3, r3, r1, lsr #31
 8009904:	ea4f 0343 	mov.w	r3, r3, lsl #1
 8009908:	bf58      	it	pl
 800990a:	0049      	lslpl	r1, r1, #1
 800990c:	2600      	movs	r6, #0
 800990e:	eb03 73d1 	add.w	r3, r3, r1, lsr #31
 8009912:	106d      	asrs	r5, r5, #1
 8009914:	0049      	lsls	r1, r1, #1
 8009916:	2016      	movs	r0, #22
 8009918:	4632      	mov	r2, r6
 800991a:	f44f 1400 	mov.w	r4, #2097152	@ 0x200000
 800991e:	1917      	adds	r7, r2, r4
 8009920:	429f      	cmp	r7, r3
 8009922:	bfde      	ittt	le
 8009924:	193a      	addle	r2, r7, r4
 8009926:	1bdb      	suble	r3, r3, r7
 8009928:	1936      	addle	r6, r6, r4
 800992a:	0fcf      	lsrs	r7, r1, #31
 800992c:	3801      	subs	r0, #1
 800992e:	eb07 0343 	add.w	r3, r7, r3, lsl #1
 8009932:	ea4f 0141 	mov.w	r1, r1, lsl #1
 8009936:	ea4f 0454 	mov.w	r4, r4, lsr #1
 800993a:	d1f0      	bne.n	800991e <__ieee754_sqrt+0xb6>
 800993c:	4604      	mov	r4, r0
 800993e:	2720      	movs	r7, #32
 8009940:	f04f 4c00 	mov.w	ip, #2147483648	@ 0x80000000
 8009944:	429a      	cmp	r2, r3
 8009946:	eb00 0e0c 	add.w	lr, r0, ip
 800994a:	db02      	blt.n	8009952 <__ieee754_sqrt+0xea>
 800994c:	d113      	bne.n	8009976 <__ieee754_sqrt+0x10e>
 800994e:	458e      	cmp	lr, r1
 8009950:	d811      	bhi.n	8009976 <__ieee754_sqrt+0x10e>
 8009952:	f1be 0f00 	cmp.w	lr, #0
 8009956:	eb0e 000c 	add.w	r0, lr, ip
 800995a:	da42      	bge.n	80099e2 <__ieee754_sqrt+0x17a>
 800995c:	2800      	cmp	r0, #0
 800995e:	db40      	blt.n	80099e2 <__ieee754_sqrt+0x17a>
 8009960:	f102 0801 	add.w	r8, r2, #1
 8009964:	1a9b      	subs	r3, r3, r2
 8009966:	458e      	cmp	lr, r1
 8009968:	bf88      	it	hi
 800996a:	f103 33ff 	addhi.w	r3, r3, #4294967295
 800996e:	eba1 010e 	sub.w	r1, r1, lr
 8009972:	4464      	add	r4, ip
 8009974:	4642      	mov	r2, r8
 8009976:	ea4f 7ed1 	mov.w	lr, r1, lsr #31
 800997a:	3f01      	subs	r7, #1
 800997c:	eb0e 0343 	add.w	r3, lr, r3, lsl #1
 8009980:	ea4f 0141 	mov.w	r1, r1, lsl #1
 8009984:	ea4f 0c5c 	mov.w	ip, ip, lsr #1
 8009988:	d1dc      	bne.n	8009944 <__ieee754_sqrt+0xdc>
 800998a:	4319      	orrs	r1, r3
 800998c:	d01b      	beq.n	80099c6 <__ieee754_sqrt+0x15e>
 800998e:	f8df a084 	ldr.w	sl, [pc, #132]	@ 8009a14 <__ieee754_sqrt+0x1ac>
 8009992:	f8df b084 	ldr.w	fp, [pc, #132]	@ 8009a18 <__ieee754_sqrt+0x1b0>
 8009996:	e9da 0100 	ldrd	r0, r1, [sl]
 800999a:	e9db 2300 	ldrd	r2, r3, [fp]
 800999e:	f7f6 fc73 	bl	8000288 <__aeabi_dsub>
 80099a2:	e9da 8900 	ldrd	r8, r9, [sl]
 80099a6:	4602      	mov	r2, r0
 80099a8:	460b      	mov	r3, r1
 80099aa:	4640      	mov	r0, r8
 80099ac:	4649      	mov	r1, r9
 80099ae:	f7f7 f89f 	bl	8000af0 <__aeabi_dcmple>
 80099b2:	b140      	cbz	r0, 80099c6 <__ieee754_sqrt+0x15e>
 80099b4:	f1b4 3fff 	cmp.w	r4, #4294967295
 80099b8:	e9da 0100 	ldrd	r0, r1, [sl]
 80099bc:	e9db 2300 	ldrd	r2, r3, [fp]
 80099c0:	d111      	bne.n	80099e6 <__ieee754_sqrt+0x17e>
 80099c2:	3601      	adds	r6, #1
 80099c4:	463c      	mov	r4, r7
 80099c6:	1072      	asrs	r2, r6, #1
 80099c8:	0863      	lsrs	r3, r4, #1
 80099ca:	07f1      	lsls	r1, r6, #31
 80099cc:	f102 527f 	add.w	r2, r2, #1069547520	@ 0x3fc00000
 80099d0:	f502 1200 	add.w	r2, r2, #2097152	@ 0x200000
 80099d4:	bf48      	it	mi
 80099d6:	f043 4300 	orrmi.w	r3, r3, #2147483648	@ 0x80000000
 80099da:	eb02 5105 	add.w	r1, r2, r5, lsl #20
 80099de:	4618      	mov	r0, r3
 80099e0:	e756      	b.n	8009890 <__ieee754_sqrt+0x28>
 80099e2:	4690      	mov	r8, r2
 80099e4:	e7be      	b.n	8009964 <__ieee754_sqrt+0xfc>
 80099e6:	f7f6 fc51 	bl	800028c <__adddf3>
 80099ea:	e9da 8900 	ldrd	r8, r9, [sl]
 80099ee:	4602      	mov	r2, r0
 80099f0:	460b      	mov	r3, r1
 80099f2:	4640      	mov	r0, r8
 80099f4:	4649      	mov	r1, r9
 80099f6:	f7f7 f871 	bl	8000adc <__aeabi_dcmplt>
 80099fa:	b120      	cbz	r0, 8009a06 <__ieee754_sqrt+0x19e>
 80099fc:	1ca0      	adds	r0, r4, #2
 80099fe:	bf08      	it	eq
 8009a00:	3601      	addeq	r6, #1
 8009a02:	3402      	adds	r4, #2
 8009a04:	e7df      	b.n	80099c6 <__ieee754_sqrt+0x15e>
 8009a06:	1c63      	adds	r3, r4, #1
 8009a08:	f023 0401 	bic.w	r4, r3, #1
 8009a0c:	e7db      	b.n	80099c6 <__ieee754_sqrt+0x15e>
 8009a0e:	bf00      	nop
 8009a10:	7ff00000 	.word	0x7ff00000
 8009a14:	200001e0 	.word	0x200001e0
 8009a18:	200001d8 	.word	0x200001d8

08009a1c <_init>:
 8009a1c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8009a1e:	bf00      	nop
 8009a20:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8009a22:	bc08      	pop	{r3}
 8009a24:	469e      	mov	lr, r3
 8009a26:	4770      	bx	lr

08009a28 <_fini>:
 8009a28:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8009a2a:	bf00      	nop
 8009a2c:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8009a2e:	bc08      	pop	{r3}
 8009a30:	469e      	mov	lr, r3
 8009a32:	4770      	bx	lr
