`timescale 1ns / 1ps

module top
(
    
);
    
    
    pc  # (  .WL(32) ) pc(  );
    
    
endmodule
