// Seed: 1926861129
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10,
    id_11,
    id_12,
    id_13
);
  output wire id_13;
  inout wire id_12;
  inout wire id_11;
  inout wire id_10;
  input wire id_9;
  output wire id_8;
  output wire id_7;
  input wire id_6;
  inout wire id_5;
  inout wire id_4;
  inout wire id_3;
  output wire id_2;
  inout wire id_1;
  logic [-1 'b0 : -1] id_14 = 1;
endmodule
module module_1 (
    output tri1 id_0,
    input uwire id_1,
    input supply1 id_2,
    output tri id_3,
    input supply0 id_4,
    input wor id_5,
    input supply1 id_6
    , id_9,
    output wire id_7
);
  assign id_9 = id_2;
  module_0 modCall_1 (
      id_9,
      id_9,
      id_9,
      id_9,
      id_9,
      id_9,
      id_9,
      id_9,
      id_9,
      id_9,
      id_9,
      id_9,
      id_9
  );
  wire id_10, id_11;
  assign id_3 = -1;
endmodule
