/* This code snippet is an example of a multiplexer using a case statement in Verilog. */

module mux(
    input wire [1:0] sel, // select lines
    input wire in0, // data input 0
    input wire in1, // data input 1
    output wire out // multiplexer output
);

  reg out_reg; // register to hold output value

  always @(*) begin // always block
    case(sel) // case statement based on select lines
      2'b00: out_reg = in0; // if select lines are 00, output value is data input 0
      2'b01: out_reg = in1; // if select lines are 01, output value is data input 1
      default: out_reg = 1'bx; // default case, output is undefined
    endcase
    assign out = out_reg; // assign output to output register
  end

endmodule