Classic Timing Analyzer report for AMaiorQueB
Tue Mar 29 14:48:40 2022
Quartus II Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Timing Analyzer Summary
  3. Timing Analyzer Settings
  4. Parallel Compilation
  5. tpd
  6. Timing Analyzer Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2010 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+-------------------------------------------------------------------------------------------------------------------------+
; Timing Analyzer Summary                                                                                                 ;
+------------------------------+-------+---------------+-------------+------+------+------------+----------+--------------+
; Type                         ; Slack ; Required Time ; Actual Time ; From ; To   ; From Clock ; To Clock ; Failed Paths ;
+------------------------------+-------+---------------+-------------+------+------+------------+----------+--------------+
; Worst-case tpd               ; N/A   ; None          ; 17.149 ns   ; B[4] ; O[3] ; --         ; --       ; 0            ;
; Total number of failed paths ;       ;               ;             ;      ;      ;            ;          ; 0            ;
+------------------------------+-------+---------------+-------------+------+------+------------+----------+--------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; Timing Analyzer Settings                                                                                                                            ;
+------------------------------------------------------------------------------------------------------+--------------------+------+----+-------------+
; Option                                                                                               ; Setting            ; From ; To ; Entity Name ;
+------------------------------------------------------------------------------------------------------+--------------------+------+----+-------------+
; Device Name                                                                                          ; EP2C5T144C6        ;      ;    ;             ;
; Timing Models                                                                                        ; Final              ;      ;    ;             ;
; Default hold multicycle                                                                              ; Same as Multicycle ;      ;    ;             ;
; Cut paths between unrelated clock domains                                                            ; On                 ;      ;    ;             ;
; Cut off read during write signal paths                                                               ; On                 ;      ;    ;             ;
; Cut off feedback from I/O pins                                                                       ; On                 ;      ;    ;             ;
; Report Combined Fast/Slow Timing                                                                     ; Off                ;      ;    ;             ;
; Ignore Clock Settings                                                                                ; Off                ;      ;    ;             ;
; Analyze latches as synchronous elements                                                              ; On                 ;      ;    ;             ;
; Enable Recovery/Removal analysis                                                                     ; Off                ;      ;    ;             ;
; Enable Clock Latency                                                                                 ; Off                ;      ;    ;             ;
; Use TimeQuest Timing Analyzer                                                                        ; Off                ;      ;    ;             ;
; Number of source nodes to report per destination node                                                ; 10                 ;      ;    ;             ;
; Number of destination nodes to report                                                                ; 10                 ;      ;    ;             ;
; Number of paths to report                                                                            ; 200                ;      ;    ;             ;
; Report Minimum Timing Checks                                                                         ; Off                ;      ;    ;             ;
; Use Fast Timing Models                                                                               ; Off                ;      ;    ;             ;
; Report IO Paths Separately                                                                           ; Off                ;      ;    ;             ;
; Perform Multicorner Analysis                                                                         ; On                 ;      ;    ;             ;
; Reports the worst-case path for each clock domain and analysis                                       ; Off                ;      ;    ;             ;
; Reports worst-case timing paths for each clock domain and analysis                                   ; On                 ;      ;    ;             ;
; Specifies the maximum number of worst-case timing paths to report for each clock domain and analysis ; 100                ;      ;    ;             ;
; Removes common clock path pessimism (CCPP) during slack computation                                  ; Off                ;      ;    ;             ;
; Output I/O Timing Endpoint                                                                           ; Near End           ;      ;    ;             ;
+------------------------------------------------------------------------------------------------------+--------------------+------+----+-------------+


Parallel compilation was disabled, but you have multiple processors available. Enable parallel compilation to reduce compilation time.
+-------------------------------------+
; Parallel Compilation                ;
+----------------------------+--------+
; Processors                 ; Number ;
+----------------------------+--------+
; Number detected on machine ; 12     ;
; Maximum allowed            ; 1      ;
+----------------------------+--------+


+-----------------------------------------------------------+
; tpd                                                       ;
+-------+-------------------+-----------------+------+------+
; Slack ; Required P2P Time ; Actual P2P Time ; From ; To   ;
+-------+-------------------+-----------------+------+------+
; N/A   ; None              ; 17.149 ns       ; B[4] ; O[3] ;
; N/A   ; None              ; 17.136 ns       ; A[0] ; O[3] ;
; N/A   ; None              ; 17.095 ns       ; A[4] ; O[3] ;
; N/A   ; None              ; 16.941 ns       ; B[0] ; O[3] ;
; N/A   ; None              ; 16.712 ns       ; A[1] ; O[3] ;
; N/A   ; None              ; 16.560 ns       ; B[4] ; O[1] ;
; N/A   ; None              ; 16.547 ns       ; A[0] ; O[1] ;
; N/A   ; None              ; 16.506 ns       ; A[4] ; O[1] ;
; N/A   ; None              ; 16.352 ns       ; B[0] ; O[1] ;
; N/A   ; None              ; 16.351 ns       ; B[4] ; O[4] ;
; N/A   ; None              ; 16.338 ns       ; A[0] ; O[4] ;
; N/A   ; None              ; 16.297 ns       ; A[4] ; O[4] ;
; N/A   ; None              ; 16.188 ns       ; B[4] ; O[2] ;
; N/A   ; None              ; 16.175 ns       ; A[0] ; O[2] ;
; N/A   ; None              ; 16.143 ns       ; B[0] ; O[4] ;
; N/A   ; None              ; 16.134 ns       ; A[4] ; O[2] ;
; N/A   ; None              ; 16.123 ns       ; A[1] ; O[1] ;
; N/A   ; None              ; 16.003 ns       ; A[2] ; O[3] ;
; N/A   ; None              ; 15.980 ns       ; B[0] ; O[2] ;
; N/A   ; None              ; 15.914 ns       ; A[1] ; O[4] ;
; N/A   ; None              ; 15.751 ns       ; A[1] ; O[2] ;
; N/A   ; None              ; 15.414 ns       ; A[2] ; O[1] ;
; N/A   ; None              ; 15.205 ns       ; A[2] ; O[4] ;
; N/A   ; None              ; 15.042 ns       ; A[2] ; O[2] ;
; N/A   ; None              ; 14.617 ns       ; B[4] ; O[5] ;
; N/A   ; None              ; 14.604 ns       ; A[0] ; O[5] ;
; N/A   ; None              ; 14.563 ns       ; A[4] ; O[5] ;
; N/A   ; None              ; 14.409 ns       ; B[0] ; O[5] ;
; N/A   ; None              ; 14.406 ns       ; A[3] ; O[3] ;
; N/A   ; None              ; 14.180 ns       ; A[1] ; O[5] ;
; N/A   ; None              ; 13.817 ns       ; A[3] ; O[1] ;
; N/A   ; None              ; 13.608 ns       ; A[3] ; O[4] ;
; N/A   ; None              ; 13.471 ns       ; A[2] ; O[5] ;
; N/A   ; None              ; 13.445 ns       ; A[3] ; O[2] ;
; N/A   ; None              ; 12.798 ns       ; B[1] ; O[3] ;
; N/A   ; None              ; 12.209 ns       ; B[1] ; O[1] ;
; N/A   ; None              ; 12.000 ns       ; B[1] ; O[4] ;
; N/A   ; None              ; 11.956 ns       ; B[2] ; O[3] ;
; N/A   ; None              ; 11.874 ns       ; A[3] ; O[5] ;
; N/A   ; None              ; 11.837 ns       ; B[1] ; O[2] ;
; N/A   ; None              ; 11.468 ns       ; A[0] ; O[0] ;
; N/A   ; None              ; 11.367 ns       ; B[2] ; O[1] ;
; N/A   ; None              ; 11.158 ns       ; B[2] ; O[4] ;
; N/A   ; None              ; 10.995 ns       ; B[2] ; O[2] ;
; N/A   ; None              ; 10.591 ns       ; B[0] ; O[0] ;
; N/A   ; None              ; 10.299 ns       ; B[3] ; O[3] ;
; N/A   ; None              ; 10.266 ns       ; B[1] ; O[5] ;
; N/A   ; None              ; 9.710 ns        ; B[3] ; O[1] ;
; N/A   ; None              ; 9.501 ns        ; B[3] ; O[4] ;
; N/A   ; None              ; 9.424 ns        ; B[2] ; O[5] ;
; N/A   ; None              ; 9.338 ns        ; B[3] ; O[2] ;
; N/A   ; None              ; 7.767 ns        ; B[3] ; O[5] ;
+-------+-------------------+-----------------+------+------+


+--------------------------+
; Timing Analyzer Messages ;
+--------------------------+
Info: *******************************************************************
Info: Running Quartus II Classic Timing Analyzer
    Info: Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition
    Info: Processing started: Tue Mar 29 14:48:40 2022
Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off ULA -c AMaiorQueB --timing_analysis_only
Info: Longest tpd from source pin "B[4]" to destination pin "O[3]" is 17.149 ns
    Info: 1: + IC(0.000 ns) + CELL(0.820 ns) = 0.820 ns; Loc. = PIN_60; Fanout = 9; PIN Node = 'B[4]'
    Info: 2: + IC(5.544 ns) + CELL(0.437 ns) = 6.801 ns; Loc. = LCCOMB_X20_Y4_N30; Fanout = 1; COMB Node = 'somador:inst2|fullAdder:inst1|inst~1'
    Info: 3: + IC(0.433 ns) + CELL(0.271 ns) = 7.505 ns; Loc. = LCCOMB_X20_Y4_N8; Fanout = 2; COMB Node = 'somador:inst2|fullAdder:inst1|inst~2'
    Info: 4: + IC(0.255 ns) + CELL(0.271 ns) = 8.031 ns; Loc. = LCCOMB_X20_Y4_N12; Fanout = 2; COMB Node = 'somador:inst2|fullAdder:inst2|inst~0'
    Info: 5: + IC(0.951 ns) + CELL(0.438 ns) = 9.420 ns; Loc. = LCCOMB_X26_Y4_N22; Fanout = 2; COMB Node = 'somador:inst2|fullAdder:inst3|inst~0'
    Info: 6: + IC(0.263 ns) + CELL(0.420 ns) = 10.103 ns; Loc. = LCCOMB_X26_Y4_N26; Fanout = 5; COMB Node = 'somador:inst2|fullAdder:inst4|inst~0'
    Info: 7: + IC(0.269 ns) + CELL(0.150 ns) = 10.522 ns; Loc. = LCCOMB_X26_Y4_N30; Fanout = 4; COMB Node = 'somador:inst2|fullAdder:inst5|inst4'
    Info: 8: + IC(1.003 ns) + CELL(0.438 ns) = 11.963 ns; Loc. = LCCOMB_X20_Y4_N6; Fanout = 2; COMB Node = 'C2_5:inst4|inst11'
    Info: 9: + IC(0.273 ns) + CELL(0.438 ns) = 12.674 ns; Loc. = LCCOMB_X20_Y4_N16; Fanout = 1; COMB Node = 'C2_5:inst4|inst7'
    Info: 10: + IC(1.899 ns) + CELL(2.576 ns) = 17.149 ns; Loc. = PIN_27; Fanout = 0; PIN Node = 'O[3]'
    Info: Total cell delay = 6.259 ns ( 36.50 % )
    Info: Total interconnect delay = 10.890 ns ( 63.50 % )
Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 0 warnings
    Info: Peak virtual memory: 171 megabytes
    Info: Processing ended: Tue Mar 29 14:48:40 2022
    Info: Elapsed time: 00:00:00
    Info: Total CPU time (on all processors): 00:00:00


