Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2017.4 (lin64) Build 2086221 Fri Dec 15 20:54:30 MST 2017
| Date         : Mon Aug 20 16:00:57 2018
| Host         : fabricant running 64-bit Linux Mint 18 Sarah
| Command      : report_timing_summary -max_paths 10 -file bmeMultibyte_wrapper_timing_summary_routed.rpt -rpx bmeMultibyte_wrapper_timing_summary_routed.rpx -warn_on_violation
| Design       : bmeMultibyte_wrapper
| Device       : 7z020-clg400
| Speed File   : -1  PRODUCTION 1.11 2014-09-11
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 2 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 2 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      1.601        0.000                      0                 8538        0.016        0.000                      0                 8538        4.020        0.000                       0                  3508  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock       Waveform(ns)       Period(ns)      Frequency(MHz)
-----       ------------       ----------      --------------
clk_fpga_0  {0.000 5.000}      10.000          100.000         
clk_fpga_1  {0.000 10.000}     20.000          50.000          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk_fpga_0          1.601        0.000                      0                 8538        0.016        0.000                      0                 8538        4.020        0.000                       0                  3508  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk_fpga_0
  To Clock:  clk_fpga_0

Setup :            0  Failing Endpoints,  Worst Slack        1.601ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.016ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.020ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.601ns  (required time - arrival time)
  Source:                 bmeMultibyte_i/axi_iic_0/U0/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/INCLUDE_DPHASE_TIMER.dpto_cnt_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bmeMultibyte_i/multibyte_0/inst/multibyte_CTRL_m_axi_U/bus_write/buff_wdata/mem_reg/ADDRARDADDR[11]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        7.427ns  (logic 1.523ns (20.507%)  route 5.904ns (79.493%))
  Logic Levels:           7  (LUT2=1 LUT4=3 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.252ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.754ns = ( 12.754 - 10.000 ) 
    Source Clock Delay      (SCD):    3.135ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  bmeMultibyte_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    bmeMultibyte_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  bmeMultibyte_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3511, routed)        1.841     3.135    bmeMultibyte_i/axi_iic_0/U0/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_aclk
    SLICE_X43Y110        FDRE                                         r  bmeMultibyte_i/axi_iic_0/U0/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/INCLUDE_DPHASE_TIMER.dpto_cnt_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y110        FDRE (Prop_fdre_C_Q)         0.456     3.591 f  bmeMultibyte_i/axi_iic_0/U0/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/INCLUDE_DPHASE_TIMER.dpto_cnt_reg[0]/Q
                         net (fo=5, routed)           0.802     4.393    bmeMultibyte_i/axi_iic_0/U0/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/INCLUDE_DPHASE_TIMER.dpto_cnt_reg[3][0]
    SLICE_X43Y110        LUT4 (Prop_lut4_I0_O)        0.124     4.517 f  bmeMultibyte_i/axi_iic_0/U0/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/s_axi_wready_INST_0_i_1/O
                         net (fo=4, routed)           0.486     5.004    bmeMultibyte_i/axi_iic_0/U0/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/MEM_DECODE_GEN[0].cs_out_i_reg[0]_0
    SLICE_X44Y110        LUT4 (Prop_lut4_I2_O)        0.124     5.128 r  bmeMultibyte_i/axi_iic_0/U0/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/s_axi_wready_INST_0/O
                         net (fo=6, routed)           0.656     5.784    bmeMultibyte_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/m_axi_wready[1]
    SLICE_X42Y106        LUT6 (Prop_lut6_I1_O)        0.124     5.908 f  bmeMultibyte_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/s_axi_wready[1]_INST_0_i_1/O
                         net (fo=3, routed)           0.567     6.475    bmeMultibyte_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/m_ready_d_reg[0]
    SLICE_X41Y105        LUT2 (Prop_lut2_I1_O)        0.120     6.595 r  bmeMultibyte_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/s_axi_wready[1]_INST_0/O
                         net (fo=8, routed)           1.349     7.944    bmeMultibyte_i/multibyte_0/inst/multibyte_CTRL_m_axi_U/bus_write/buff_wdata/m_axi_CTRL_WREADY
    SLICE_X46Y80         LUT4 (Prop_lut4_I1_O)        0.327     8.271 r  bmeMultibyte_i/multibyte_0/inst/multibyte_CTRL_m_axi_U/bus_write/buff_wdata/bus_equal_gen.data_buf[31]_i_1/O
                         net (fo=51, routed)          0.612     8.882    bmeMultibyte_i/multibyte_0/inst/multibyte_CTRL_m_axi_U/bus_write/buff_wdata/p_32_in
    SLICE_X50Y80         LUT6 (Prop_lut6_I3_O)        0.124     9.006 r  bmeMultibyte_i/multibyte_0/inst/multibyte_CTRL_m_axi_U/bus_write/buff_wdata/mem_reg_i_20/O
                         net (fo=2, routed)           0.413     9.419    bmeMultibyte_i/multibyte_0/inst/multibyte_CTRL_m_axi_U/bus_write/buff_wdata/mem_reg_i_20_n_0
    SLICE_X51Y80         LUT5 (Prop_lut5_I2_O)        0.124     9.543 r  bmeMultibyte_i/multibyte_0/inst/multibyte_CTRL_m_axi_U/bus_write/buff_wdata/mem_reg_i_2/O
                         net (fo=2, routed)           1.019    10.562    bmeMultibyte_i/multibyte_0/inst/multibyte_CTRL_m_axi_U/bus_write/buff_wdata/rnext[6]
    RAMB18_X3Y34         RAMB18E1                                     r  bmeMultibyte_i/multibyte_0/inst/multibyte_CTRL_m_axi_U/bus_write/buff_wdata/mem_reg/ADDRARDADDR[11]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  bmeMultibyte_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    bmeMultibyte_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  bmeMultibyte_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3511, routed)        1.575    12.754    bmeMultibyte_i/multibyte_0/inst/multibyte_CTRL_m_axi_U/bus_write/buff_wdata/ap_clk
    RAMB18_X3Y34         RAMB18E1                                     r  bmeMultibyte_i/multibyte_0/inst/multibyte_CTRL_m_axi_U/bus_write/buff_wdata/mem_reg/CLKARDCLK
                         clock pessimism              0.129    12.883    
                         clock uncertainty           -0.154    12.729    
    RAMB18_X3Y34         RAMB18E1 (Setup_ramb18e1_CLKARDCLK_ADDRARDADDR[11])
                                                     -0.566    12.163    bmeMultibyte_i/multibyte_0/inst/multibyte_CTRL_m_axi_U/bus_write/buff_wdata/mem_reg
  -------------------------------------------------------------------
                         required time                         12.163    
                         arrival time                         -10.562    
  -------------------------------------------------------------------
                         slack                                  1.601    

Slack (MET) :             1.856ns  (required time - arrival time)
  Source:                 bmeMultibyte_i/axi_iic_0/U0/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/INCLUDE_DPHASE_TIMER.dpto_cnt_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bmeMultibyte_i/multibyte_0/inst/multibyte_CTRL_m_axi_U/bus_write/buff_wdata/mem_reg/ADDRARDADDR[12]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        7.173ns  (logic 1.523ns (21.234%)  route 5.650ns (78.766%))
  Logic Levels:           7  (LUT2=1 LUT4=3 LUT6=3)
  Clock Path Skew:        -0.252ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.754ns = ( 12.754 - 10.000 ) 
    Source Clock Delay      (SCD):    3.135ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  bmeMultibyte_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    bmeMultibyte_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  bmeMultibyte_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3511, routed)        1.841     3.135    bmeMultibyte_i/axi_iic_0/U0/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_aclk
    SLICE_X43Y110        FDRE                                         r  bmeMultibyte_i/axi_iic_0/U0/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/INCLUDE_DPHASE_TIMER.dpto_cnt_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y110        FDRE (Prop_fdre_C_Q)         0.456     3.591 f  bmeMultibyte_i/axi_iic_0/U0/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/INCLUDE_DPHASE_TIMER.dpto_cnt_reg[0]/Q
                         net (fo=5, routed)           0.802     4.393    bmeMultibyte_i/axi_iic_0/U0/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/INCLUDE_DPHASE_TIMER.dpto_cnt_reg[3][0]
    SLICE_X43Y110        LUT4 (Prop_lut4_I0_O)        0.124     4.517 f  bmeMultibyte_i/axi_iic_0/U0/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/s_axi_wready_INST_0_i_1/O
                         net (fo=4, routed)           0.486     5.004    bmeMultibyte_i/axi_iic_0/U0/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/MEM_DECODE_GEN[0].cs_out_i_reg[0]_0
    SLICE_X44Y110        LUT4 (Prop_lut4_I2_O)        0.124     5.128 r  bmeMultibyte_i/axi_iic_0/U0/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/s_axi_wready_INST_0/O
                         net (fo=6, routed)           0.656     5.784    bmeMultibyte_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/m_axi_wready[1]
    SLICE_X42Y106        LUT6 (Prop_lut6_I1_O)        0.124     5.908 f  bmeMultibyte_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/s_axi_wready[1]_INST_0_i_1/O
                         net (fo=3, routed)           0.567     6.475    bmeMultibyte_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/m_ready_d_reg[0]
    SLICE_X41Y105        LUT2 (Prop_lut2_I1_O)        0.120     6.595 r  bmeMultibyte_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/s_axi_wready[1]_INST_0/O
                         net (fo=8, routed)           1.349     7.944    bmeMultibyte_i/multibyte_0/inst/multibyte_CTRL_m_axi_U/bus_write/buff_wdata/m_axi_CTRL_WREADY
    SLICE_X46Y80         LUT4 (Prop_lut4_I1_O)        0.327     8.271 r  bmeMultibyte_i/multibyte_0/inst/multibyte_CTRL_m_axi_U/bus_write/buff_wdata/bus_equal_gen.data_buf[31]_i_1/O
                         net (fo=51, routed)          0.612     8.882    bmeMultibyte_i/multibyte_0/inst/multibyte_CTRL_m_axi_U/bus_write/buff_wdata/p_32_in
    SLICE_X50Y80         LUT6 (Prop_lut6_I3_O)        0.124     9.006 r  bmeMultibyte_i/multibyte_0/inst/multibyte_CTRL_m_axi_U/bus_write/buff_wdata/mem_reg_i_20/O
                         net (fo=2, routed)           0.305     9.311    bmeMultibyte_i/multibyte_0/inst/multibyte_CTRL_m_axi_U/bus_write/buff_wdata/mem_reg_i_20_n_0
    SLICE_X51Y80         LUT6 (Prop_lut6_I3_O)        0.124     9.435 r  bmeMultibyte_i/multibyte_0/inst/multibyte_CTRL_m_axi_U/bus_write/buff_wdata/mem_reg_i_1/O
                         net (fo=2, routed)           0.873    10.308    bmeMultibyte_i/multibyte_0/inst/multibyte_CTRL_m_axi_U/bus_write/buff_wdata/rnext[7]
    RAMB18_X3Y34         RAMB18E1                                     r  bmeMultibyte_i/multibyte_0/inst/multibyte_CTRL_m_axi_U/bus_write/buff_wdata/mem_reg/ADDRARDADDR[12]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  bmeMultibyte_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    bmeMultibyte_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  bmeMultibyte_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3511, routed)        1.575    12.754    bmeMultibyte_i/multibyte_0/inst/multibyte_CTRL_m_axi_U/bus_write/buff_wdata/ap_clk
    RAMB18_X3Y34         RAMB18E1                                     r  bmeMultibyte_i/multibyte_0/inst/multibyte_CTRL_m_axi_U/bus_write/buff_wdata/mem_reg/CLKARDCLK
                         clock pessimism              0.129    12.883    
                         clock uncertainty           -0.154    12.729    
    RAMB18_X3Y34         RAMB18E1 (Setup_ramb18e1_CLKARDCLK_ADDRARDADDR[12])
                                                     -0.566    12.163    bmeMultibyte_i/multibyte_0/inst/multibyte_CTRL_m_axi_U/bus_write/buff_wdata/mem_reg
  -------------------------------------------------------------------
                         required time                         12.163    
                         arrival time                         -10.308    
  -------------------------------------------------------------------
                         slack                                  1.856    

Slack (MET) :             2.077ns  (required time - arrival time)
  Source:                 bmeMultibyte_i/axi_iic_0/U0/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/INCLUDE_DPHASE_TIMER.dpto_cnt_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bmeMultibyte_i/multibyte_0/inst/multibyte_CTRL_m_axi_U/bus_write/bus_equal_gen.len_cnt_reg[6]/R
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        6.981ns  (logic 1.523ns (21.818%)  route 5.458ns (78.182%))
  Logic Levels:           7  (LUT2=2 LUT4=3 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.359ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.647ns = ( 12.647 - 10.000 ) 
    Source Clock Delay      (SCD):    3.135ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  bmeMultibyte_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    bmeMultibyte_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  bmeMultibyte_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3511, routed)        1.841     3.135    bmeMultibyte_i/axi_iic_0/U0/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_aclk
    SLICE_X43Y110        FDRE                                         r  bmeMultibyte_i/axi_iic_0/U0/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/INCLUDE_DPHASE_TIMER.dpto_cnt_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y110        FDRE (Prop_fdre_C_Q)         0.456     3.591 f  bmeMultibyte_i/axi_iic_0/U0/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/INCLUDE_DPHASE_TIMER.dpto_cnt_reg[0]/Q
                         net (fo=5, routed)           0.802     4.393    bmeMultibyte_i/axi_iic_0/U0/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/INCLUDE_DPHASE_TIMER.dpto_cnt_reg[3][0]
    SLICE_X43Y110        LUT4 (Prop_lut4_I0_O)        0.124     4.517 f  bmeMultibyte_i/axi_iic_0/U0/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/s_axi_wready_INST_0_i_1/O
                         net (fo=4, routed)           0.486     5.004    bmeMultibyte_i/axi_iic_0/U0/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/MEM_DECODE_GEN[0].cs_out_i_reg[0]_0
    SLICE_X44Y110        LUT4 (Prop_lut4_I2_O)        0.124     5.128 r  bmeMultibyte_i/axi_iic_0/U0/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/s_axi_wready_INST_0/O
                         net (fo=6, routed)           0.656     5.784    bmeMultibyte_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/m_axi_wready[1]
    SLICE_X42Y106        LUT6 (Prop_lut6_I1_O)        0.124     5.908 f  bmeMultibyte_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/s_axi_wready[1]_INST_0_i_1/O
                         net (fo=3, routed)           0.567     6.475    bmeMultibyte_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/m_ready_d_reg[0]
    SLICE_X41Y105        LUT2 (Prop_lut2_I1_O)        0.120     6.595 r  bmeMultibyte_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/s_axi_wready[1]_INST_0/O
                         net (fo=8, routed)           1.349     7.944    bmeMultibyte_i/multibyte_0/inst/multibyte_CTRL_m_axi_U/bus_write/buff_wdata/m_axi_CTRL_WREADY
    SLICE_X46Y80         LUT4 (Prop_lut4_I1_O)        0.327     8.271 r  bmeMultibyte_i/multibyte_0/inst/multibyte_CTRL_m_axi_U/bus_write/buff_wdata/bus_equal_gen.data_buf[31]_i_1/O
                         net (fo=51, routed)          0.568     8.838    bmeMultibyte_i/multibyte_0/inst/multibyte_CTRL_m_axi_U/bus_write/bus_equal_gen.fifo_burst/E[0]
    SLICE_X44Y81         LUT5 (Prop_lut5_I3_O)        0.124     8.962 r  bmeMultibyte_i/multibyte_0/inst/multibyte_CTRL_m_axi_U/bus_write/bus_equal_gen.fifo_burst/bus_equal_gen.WLAST_Dummy_i_2/O
                         net (fo=3, routed)           0.315     9.278    bmeMultibyte_i/multibyte_0/inst/multibyte_CTRL_m_axi_U/bus_write/bus_equal_gen.fifo_burst/next_burst
    SLICE_X43Y81         LUT2 (Prop_lut2_I0_O)        0.124     9.402 r  bmeMultibyte_i/multibyte_0/inst/multibyte_CTRL_m_axi_U/bus_write/bus_equal_gen.fifo_burst/bus_equal_gen.len_cnt[7]_i_1/O
                         net (fo=8, routed)           0.714    10.116    bmeMultibyte_i/multibyte_0/inst/multibyte_CTRL_m_axi_U/bus_write/bus_equal_gen.fifo_burst_n_10
    SLICE_X44Y81         FDRE                                         r  bmeMultibyte_i/multibyte_0/inst/multibyte_CTRL_m_axi_U/bus_write/bus_equal_gen.len_cnt_reg[6]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  bmeMultibyte_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    bmeMultibyte_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  bmeMultibyte_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3511, routed)        1.468    12.647    bmeMultibyte_i/multibyte_0/inst/multibyte_CTRL_m_axi_U/bus_write/ap_clk
    SLICE_X44Y81         FDRE                                         r  bmeMultibyte_i/multibyte_0/inst/multibyte_CTRL_m_axi_U/bus_write/bus_equal_gen.len_cnt_reg[6]/C
                         clock pessimism              0.129    12.776    
                         clock uncertainty           -0.154    12.622    
    SLICE_X44Y81         FDRE (Setup_fdre_C_R)       -0.429    12.193    bmeMultibyte_i/multibyte_0/inst/multibyte_CTRL_m_axi_U/bus_write/bus_equal_gen.len_cnt_reg[6]
  -------------------------------------------------------------------
                         required time                         12.193    
                         arrival time                         -10.116    
  -------------------------------------------------------------------
                         slack                                  2.077    

Slack (MET) :             2.077ns  (required time - arrival time)
  Source:                 bmeMultibyte_i/axi_iic_0/U0/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/INCLUDE_DPHASE_TIMER.dpto_cnt_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bmeMultibyte_i/multibyte_0/inst/multibyte_CTRL_m_axi_U/bus_write/bus_equal_gen.len_cnt_reg[7]/R
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        6.981ns  (logic 1.523ns (21.818%)  route 5.458ns (78.182%))
  Logic Levels:           7  (LUT2=2 LUT4=3 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.359ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.647ns = ( 12.647 - 10.000 ) 
    Source Clock Delay      (SCD):    3.135ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  bmeMultibyte_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    bmeMultibyte_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  bmeMultibyte_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3511, routed)        1.841     3.135    bmeMultibyte_i/axi_iic_0/U0/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_aclk
    SLICE_X43Y110        FDRE                                         r  bmeMultibyte_i/axi_iic_0/U0/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/INCLUDE_DPHASE_TIMER.dpto_cnt_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y110        FDRE (Prop_fdre_C_Q)         0.456     3.591 f  bmeMultibyte_i/axi_iic_0/U0/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/INCLUDE_DPHASE_TIMER.dpto_cnt_reg[0]/Q
                         net (fo=5, routed)           0.802     4.393    bmeMultibyte_i/axi_iic_0/U0/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/INCLUDE_DPHASE_TIMER.dpto_cnt_reg[3][0]
    SLICE_X43Y110        LUT4 (Prop_lut4_I0_O)        0.124     4.517 f  bmeMultibyte_i/axi_iic_0/U0/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/s_axi_wready_INST_0_i_1/O
                         net (fo=4, routed)           0.486     5.004    bmeMultibyte_i/axi_iic_0/U0/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/MEM_DECODE_GEN[0].cs_out_i_reg[0]_0
    SLICE_X44Y110        LUT4 (Prop_lut4_I2_O)        0.124     5.128 r  bmeMultibyte_i/axi_iic_0/U0/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/s_axi_wready_INST_0/O
                         net (fo=6, routed)           0.656     5.784    bmeMultibyte_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/m_axi_wready[1]
    SLICE_X42Y106        LUT6 (Prop_lut6_I1_O)        0.124     5.908 f  bmeMultibyte_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/s_axi_wready[1]_INST_0_i_1/O
                         net (fo=3, routed)           0.567     6.475    bmeMultibyte_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/m_ready_d_reg[0]
    SLICE_X41Y105        LUT2 (Prop_lut2_I1_O)        0.120     6.595 r  bmeMultibyte_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/s_axi_wready[1]_INST_0/O
                         net (fo=8, routed)           1.349     7.944    bmeMultibyte_i/multibyte_0/inst/multibyte_CTRL_m_axi_U/bus_write/buff_wdata/m_axi_CTRL_WREADY
    SLICE_X46Y80         LUT4 (Prop_lut4_I1_O)        0.327     8.271 r  bmeMultibyte_i/multibyte_0/inst/multibyte_CTRL_m_axi_U/bus_write/buff_wdata/bus_equal_gen.data_buf[31]_i_1/O
                         net (fo=51, routed)          0.568     8.838    bmeMultibyte_i/multibyte_0/inst/multibyte_CTRL_m_axi_U/bus_write/bus_equal_gen.fifo_burst/E[0]
    SLICE_X44Y81         LUT5 (Prop_lut5_I3_O)        0.124     8.962 r  bmeMultibyte_i/multibyte_0/inst/multibyte_CTRL_m_axi_U/bus_write/bus_equal_gen.fifo_burst/bus_equal_gen.WLAST_Dummy_i_2/O
                         net (fo=3, routed)           0.315     9.278    bmeMultibyte_i/multibyte_0/inst/multibyte_CTRL_m_axi_U/bus_write/bus_equal_gen.fifo_burst/next_burst
    SLICE_X43Y81         LUT2 (Prop_lut2_I0_O)        0.124     9.402 r  bmeMultibyte_i/multibyte_0/inst/multibyte_CTRL_m_axi_U/bus_write/bus_equal_gen.fifo_burst/bus_equal_gen.len_cnt[7]_i_1/O
                         net (fo=8, routed)           0.714    10.116    bmeMultibyte_i/multibyte_0/inst/multibyte_CTRL_m_axi_U/bus_write/bus_equal_gen.fifo_burst_n_10
    SLICE_X44Y81         FDRE                                         r  bmeMultibyte_i/multibyte_0/inst/multibyte_CTRL_m_axi_U/bus_write/bus_equal_gen.len_cnt_reg[7]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  bmeMultibyte_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    bmeMultibyte_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  bmeMultibyte_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3511, routed)        1.468    12.647    bmeMultibyte_i/multibyte_0/inst/multibyte_CTRL_m_axi_U/bus_write/ap_clk
    SLICE_X44Y81         FDRE                                         r  bmeMultibyte_i/multibyte_0/inst/multibyte_CTRL_m_axi_U/bus_write/bus_equal_gen.len_cnt_reg[7]/C
                         clock pessimism              0.129    12.776    
                         clock uncertainty           -0.154    12.622    
    SLICE_X44Y81         FDRE (Setup_fdre_C_R)       -0.429    12.193    bmeMultibyte_i/multibyte_0/inst/multibyte_CTRL_m_axi_U/bus_write/bus_equal_gen.len_cnt_reg[7]
  -------------------------------------------------------------------
                         required time                         12.193    
                         arrival time                         -10.116    
  -------------------------------------------------------------------
                         slack                                  2.077    

Slack (MET) :             2.081ns  (required time - arrival time)
  Source:                 bmeMultibyte_i/axi_iic_0/U0/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/INCLUDE_DPHASE_TIMER.dpto_cnt_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bmeMultibyte_i/multibyte_0/inst/multibyte_CTRL_m_axi_U/bus_write/bus_equal_gen.len_cnt_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        6.976ns  (logic 1.523ns (21.832%)  route 5.453ns (78.168%))
  Logic Levels:           7  (LUT2=2 LUT4=3 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.359ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.647ns = ( 12.647 - 10.000 ) 
    Source Clock Delay      (SCD):    3.135ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  bmeMultibyte_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    bmeMultibyte_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  bmeMultibyte_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3511, routed)        1.841     3.135    bmeMultibyte_i/axi_iic_0/U0/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_aclk
    SLICE_X43Y110        FDRE                                         r  bmeMultibyte_i/axi_iic_0/U0/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/INCLUDE_DPHASE_TIMER.dpto_cnt_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y110        FDRE (Prop_fdre_C_Q)         0.456     3.591 f  bmeMultibyte_i/axi_iic_0/U0/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/INCLUDE_DPHASE_TIMER.dpto_cnt_reg[0]/Q
                         net (fo=5, routed)           0.802     4.393    bmeMultibyte_i/axi_iic_0/U0/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/INCLUDE_DPHASE_TIMER.dpto_cnt_reg[3][0]
    SLICE_X43Y110        LUT4 (Prop_lut4_I0_O)        0.124     4.517 f  bmeMultibyte_i/axi_iic_0/U0/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/s_axi_wready_INST_0_i_1/O
                         net (fo=4, routed)           0.486     5.004    bmeMultibyte_i/axi_iic_0/U0/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/MEM_DECODE_GEN[0].cs_out_i_reg[0]_0
    SLICE_X44Y110        LUT4 (Prop_lut4_I2_O)        0.124     5.128 r  bmeMultibyte_i/axi_iic_0/U0/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/s_axi_wready_INST_0/O
                         net (fo=6, routed)           0.656     5.784    bmeMultibyte_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/m_axi_wready[1]
    SLICE_X42Y106        LUT6 (Prop_lut6_I1_O)        0.124     5.908 f  bmeMultibyte_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/s_axi_wready[1]_INST_0_i_1/O
                         net (fo=3, routed)           0.567     6.475    bmeMultibyte_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/m_ready_d_reg[0]
    SLICE_X41Y105        LUT2 (Prop_lut2_I1_O)        0.120     6.595 r  bmeMultibyte_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/s_axi_wready[1]_INST_0/O
                         net (fo=8, routed)           1.349     7.944    bmeMultibyte_i/multibyte_0/inst/multibyte_CTRL_m_axi_U/bus_write/buff_wdata/m_axi_CTRL_WREADY
    SLICE_X46Y80         LUT4 (Prop_lut4_I1_O)        0.327     8.271 r  bmeMultibyte_i/multibyte_0/inst/multibyte_CTRL_m_axi_U/bus_write/buff_wdata/bus_equal_gen.data_buf[31]_i_1/O
                         net (fo=51, routed)          0.568     8.838    bmeMultibyte_i/multibyte_0/inst/multibyte_CTRL_m_axi_U/bus_write/bus_equal_gen.fifo_burst/E[0]
    SLICE_X44Y81         LUT5 (Prop_lut5_I3_O)        0.124     8.962 r  bmeMultibyte_i/multibyte_0/inst/multibyte_CTRL_m_axi_U/bus_write/bus_equal_gen.fifo_burst/bus_equal_gen.WLAST_Dummy_i_2/O
                         net (fo=3, routed)           0.315     9.278    bmeMultibyte_i/multibyte_0/inst/multibyte_CTRL_m_axi_U/bus_write/bus_equal_gen.fifo_burst/next_burst
    SLICE_X43Y81         LUT2 (Prop_lut2_I0_O)        0.124     9.402 r  bmeMultibyte_i/multibyte_0/inst/multibyte_CTRL_m_axi_U/bus_write/bus_equal_gen.fifo_burst/bus_equal_gen.len_cnt[7]_i_1/O
                         net (fo=8, routed)           0.710    10.111    bmeMultibyte_i/multibyte_0/inst/multibyte_CTRL_m_axi_U/bus_write/bus_equal_gen.fifo_burst_n_10
    SLICE_X45Y81         FDRE                                         r  bmeMultibyte_i/multibyte_0/inst/multibyte_CTRL_m_axi_U/bus_write/bus_equal_gen.len_cnt_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  bmeMultibyte_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    bmeMultibyte_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  bmeMultibyte_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3511, routed)        1.468    12.647    bmeMultibyte_i/multibyte_0/inst/multibyte_CTRL_m_axi_U/bus_write/ap_clk
    SLICE_X45Y81         FDRE                                         r  bmeMultibyte_i/multibyte_0/inst/multibyte_CTRL_m_axi_U/bus_write/bus_equal_gen.len_cnt_reg[1]/C
                         clock pessimism              0.129    12.776    
                         clock uncertainty           -0.154    12.622    
    SLICE_X45Y81         FDRE (Setup_fdre_C_R)       -0.429    12.193    bmeMultibyte_i/multibyte_0/inst/multibyte_CTRL_m_axi_U/bus_write/bus_equal_gen.len_cnt_reg[1]
  -------------------------------------------------------------------
                         required time                         12.193    
                         arrival time                         -10.111    
  -------------------------------------------------------------------
                         slack                                  2.081    

Slack (MET) :             2.081ns  (required time - arrival time)
  Source:                 bmeMultibyte_i/axi_iic_0/U0/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/INCLUDE_DPHASE_TIMER.dpto_cnt_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bmeMultibyte_i/multibyte_0/inst/multibyte_CTRL_m_axi_U/bus_write/bus_equal_gen.len_cnt_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        6.976ns  (logic 1.523ns (21.832%)  route 5.453ns (78.168%))
  Logic Levels:           7  (LUT2=2 LUT4=3 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.359ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.647ns = ( 12.647 - 10.000 ) 
    Source Clock Delay      (SCD):    3.135ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  bmeMultibyte_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    bmeMultibyte_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  bmeMultibyte_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3511, routed)        1.841     3.135    bmeMultibyte_i/axi_iic_0/U0/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_aclk
    SLICE_X43Y110        FDRE                                         r  bmeMultibyte_i/axi_iic_0/U0/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/INCLUDE_DPHASE_TIMER.dpto_cnt_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y110        FDRE (Prop_fdre_C_Q)         0.456     3.591 f  bmeMultibyte_i/axi_iic_0/U0/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/INCLUDE_DPHASE_TIMER.dpto_cnt_reg[0]/Q
                         net (fo=5, routed)           0.802     4.393    bmeMultibyte_i/axi_iic_0/U0/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/INCLUDE_DPHASE_TIMER.dpto_cnt_reg[3][0]
    SLICE_X43Y110        LUT4 (Prop_lut4_I0_O)        0.124     4.517 f  bmeMultibyte_i/axi_iic_0/U0/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/s_axi_wready_INST_0_i_1/O
                         net (fo=4, routed)           0.486     5.004    bmeMultibyte_i/axi_iic_0/U0/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/MEM_DECODE_GEN[0].cs_out_i_reg[0]_0
    SLICE_X44Y110        LUT4 (Prop_lut4_I2_O)        0.124     5.128 r  bmeMultibyte_i/axi_iic_0/U0/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/s_axi_wready_INST_0/O
                         net (fo=6, routed)           0.656     5.784    bmeMultibyte_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/m_axi_wready[1]
    SLICE_X42Y106        LUT6 (Prop_lut6_I1_O)        0.124     5.908 f  bmeMultibyte_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/s_axi_wready[1]_INST_0_i_1/O
                         net (fo=3, routed)           0.567     6.475    bmeMultibyte_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/m_ready_d_reg[0]
    SLICE_X41Y105        LUT2 (Prop_lut2_I1_O)        0.120     6.595 r  bmeMultibyte_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/s_axi_wready[1]_INST_0/O
                         net (fo=8, routed)           1.349     7.944    bmeMultibyte_i/multibyte_0/inst/multibyte_CTRL_m_axi_U/bus_write/buff_wdata/m_axi_CTRL_WREADY
    SLICE_X46Y80         LUT4 (Prop_lut4_I1_O)        0.327     8.271 r  bmeMultibyte_i/multibyte_0/inst/multibyte_CTRL_m_axi_U/bus_write/buff_wdata/bus_equal_gen.data_buf[31]_i_1/O
                         net (fo=51, routed)          0.568     8.838    bmeMultibyte_i/multibyte_0/inst/multibyte_CTRL_m_axi_U/bus_write/bus_equal_gen.fifo_burst/E[0]
    SLICE_X44Y81         LUT5 (Prop_lut5_I3_O)        0.124     8.962 r  bmeMultibyte_i/multibyte_0/inst/multibyte_CTRL_m_axi_U/bus_write/bus_equal_gen.fifo_burst/bus_equal_gen.WLAST_Dummy_i_2/O
                         net (fo=3, routed)           0.315     9.278    bmeMultibyte_i/multibyte_0/inst/multibyte_CTRL_m_axi_U/bus_write/bus_equal_gen.fifo_burst/next_burst
    SLICE_X43Y81         LUT2 (Prop_lut2_I0_O)        0.124     9.402 r  bmeMultibyte_i/multibyte_0/inst/multibyte_CTRL_m_axi_U/bus_write/bus_equal_gen.fifo_burst/bus_equal_gen.len_cnt[7]_i_1/O
                         net (fo=8, routed)           0.710    10.111    bmeMultibyte_i/multibyte_0/inst/multibyte_CTRL_m_axi_U/bus_write/bus_equal_gen.fifo_burst_n_10
    SLICE_X45Y81         FDRE                                         r  bmeMultibyte_i/multibyte_0/inst/multibyte_CTRL_m_axi_U/bus_write/bus_equal_gen.len_cnt_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  bmeMultibyte_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    bmeMultibyte_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  bmeMultibyte_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3511, routed)        1.468    12.647    bmeMultibyte_i/multibyte_0/inst/multibyte_CTRL_m_axi_U/bus_write/ap_clk
    SLICE_X45Y81         FDRE                                         r  bmeMultibyte_i/multibyte_0/inst/multibyte_CTRL_m_axi_U/bus_write/bus_equal_gen.len_cnt_reg[2]/C
                         clock pessimism              0.129    12.776    
                         clock uncertainty           -0.154    12.622    
    SLICE_X45Y81         FDRE (Setup_fdre_C_R)       -0.429    12.193    bmeMultibyte_i/multibyte_0/inst/multibyte_CTRL_m_axi_U/bus_write/bus_equal_gen.len_cnt_reg[2]
  -------------------------------------------------------------------
                         required time                         12.193    
                         arrival time                         -10.111    
  -------------------------------------------------------------------
                         slack                                  2.081    

Slack (MET) :             2.081ns  (required time - arrival time)
  Source:                 bmeMultibyte_i/axi_iic_0/U0/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/INCLUDE_DPHASE_TIMER.dpto_cnt_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bmeMultibyte_i/multibyte_0/inst/multibyte_CTRL_m_axi_U/bus_write/bus_equal_gen.len_cnt_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        6.976ns  (logic 1.523ns (21.832%)  route 5.453ns (78.168%))
  Logic Levels:           7  (LUT2=2 LUT4=3 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.359ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.647ns = ( 12.647 - 10.000 ) 
    Source Clock Delay      (SCD):    3.135ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  bmeMultibyte_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    bmeMultibyte_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  bmeMultibyte_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3511, routed)        1.841     3.135    bmeMultibyte_i/axi_iic_0/U0/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_aclk
    SLICE_X43Y110        FDRE                                         r  bmeMultibyte_i/axi_iic_0/U0/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/INCLUDE_DPHASE_TIMER.dpto_cnt_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y110        FDRE (Prop_fdre_C_Q)         0.456     3.591 f  bmeMultibyte_i/axi_iic_0/U0/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/INCLUDE_DPHASE_TIMER.dpto_cnt_reg[0]/Q
                         net (fo=5, routed)           0.802     4.393    bmeMultibyte_i/axi_iic_0/U0/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/INCLUDE_DPHASE_TIMER.dpto_cnt_reg[3][0]
    SLICE_X43Y110        LUT4 (Prop_lut4_I0_O)        0.124     4.517 f  bmeMultibyte_i/axi_iic_0/U0/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/s_axi_wready_INST_0_i_1/O
                         net (fo=4, routed)           0.486     5.004    bmeMultibyte_i/axi_iic_0/U0/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/MEM_DECODE_GEN[0].cs_out_i_reg[0]_0
    SLICE_X44Y110        LUT4 (Prop_lut4_I2_O)        0.124     5.128 r  bmeMultibyte_i/axi_iic_0/U0/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/s_axi_wready_INST_0/O
                         net (fo=6, routed)           0.656     5.784    bmeMultibyte_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/m_axi_wready[1]
    SLICE_X42Y106        LUT6 (Prop_lut6_I1_O)        0.124     5.908 f  bmeMultibyte_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/s_axi_wready[1]_INST_0_i_1/O
                         net (fo=3, routed)           0.567     6.475    bmeMultibyte_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/m_ready_d_reg[0]
    SLICE_X41Y105        LUT2 (Prop_lut2_I1_O)        0.120     6.595 r  bmeMultibyte_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/s_axi_wready[1]_INST_0/O
                         net (fo=8, routed)           1.349     7.944    bmeMultibyte_i/multibyte_0/inst/multibyte_CTRL_m_axi_U/bus_write/buff_wdata/m_axi_CTRL_WREADY
    SLICE_X46Y80         LUT4 (Prop_lut4_I1_O)        0.327     8.271 r  bmeMultibyte_i/multibyte_0/inst/multibyte_CTRL_m_axi_U/bus_write/buff_wdata/bus_equal_gen.data_buf[31]_i_1/O
                         net (fo=51, routed)          0.568     8.838    bmeMultibyte_i/multibyte_0/inst/multibyte_CTRL_m_axi_U/bus_write/bus_equal_gen.fifo_burst/E[0]
    SLICE_X44Y81         LUT5 (Prop_lut5_I3_O)        0.124     8.962 r  bmeMultibyte_i/multibyte_0/inst/multibyte_CTRL_m_axi_U/bus_write/bus_equal_gen.fifo_burst/bus_equal_gen.WLAST_Dummy_i_2/O
                         net (fo=3, routed)           0.315     9.278    bmeMultibyte_i/multibyte_0/inst/multibyte_CTRL_m_axi_U/bus_write/bus_equal_gen.fifo_burst/next_burst
    SLICE_X43Y81         LUT2 (Prop_lut2_I0_O)        0.124     9.402 r  bmeMultibyte_i/multibyte_0/inst/multibyte_CTRL_m_axi_U/bus_write/bus_equal_gen.fifo_burst/bus_equal_gen.len_cnt[7]_i_1/O
                         net (fo=8, routed)           0.710    10.111    bmeMultibyte_i/multibyte_0/inst/multibyte_CTRL_m_axi_U/bus_write/bus_equal_gen.fifo_burst_n_10
    SLICE_X45Y81         FDRE                                         r  bmeMultibyte_i/multibyte_0/inst/multibyte_CTRL_m_axi_U/bus_write/bus_equal_gen.len_cnt_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  bmeMultibyte_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    bmeMultibyte_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  bmeMultibyte_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3511, routed)        1.468    12.647    bmeMultibyte_i/multibyte_0/inst/multibyte_CTRL_m_axi_U/bus_write/ap_clk
    SLICE_X45Y81         FDRE                                         r  bmeMultibyte_i/multibyte_0/inst/multibyte_CTRL_m_axi_U/bus_write/bus_equal_gen.len_cnt_reg[3]/C
                         clock pessimism              0.129    12.776    
                         clock uncertainty           -0.154    12.622    
    SLICE_X45Y81         FDRE (Setup_fdre_C_R)       -0.429    12.193    bmeMultibyte_i/multibyte_0/inst/multibyte_CTRL_m_axi_U/bus_write/bus_equal_gen.len_cnt_reg[3]
  -------------------------------------------------------------------
                         required time                         12.193    
                         arrival time                         -10.111    
  -------------------------------------------------------------------
                         slack                                  2.081    

Slack (MET) :             2.081ns  (required time - arrival time)
  Source:                 bmeMultibyte_i/axi_iic_0/U0/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/INCLUDE_DPHASE_TIMER.dpto_cnt_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bmeMultibyte_i/multibyte_0/inst/multibyte_CTRL_m_axi_U/bus_write/bus_equal_gen.len_cnt_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        6.976ns  (logic 1.523ns (21.832%)  route 5.453ns (78.168%))
  Logic Levels:           7  (LUT2=2 LUT4=3 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.359ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.647ns = ( 12.647 - 10.000 ) 
    Source Clock Delay      (SCD):    3.135ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  bmeMultibyte_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    bmeMultibyte_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  bmeMultibyte_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3511, routed)        1.841     3.135    bmeMultibyte_i/axi_iic_0/U0/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_aclk
    SLICE_X43Y110        FDRE                                         r  bmeMultibyte_i/axi_iic_0/U0/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/INCLUDE_DPHASE_TIMER.dpto_cnt_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y110        FDRE (Prop_fdre_C_Q)         0.456     3.591 f  bmeMultibyte_i/axi_iic_0/U0/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/INCLUDE_DPHASE_TIMER.dpto_cnt_reg[0]/Q
                         net (fo=5, routed)           0.802     4.393    bmeMultibyte_i/axi_iic_0/U0/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/INCLUDE_DPHASE_TIMER.dpto_cnt_reg[3][0]
    SLICE_X43Y110        LUT4 (Prop_lut4_I0_O)        0.124     4.517 f  bmeMultibyte_i/axi_iic_0/U0/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/s_axi_wready_INST_0_i_1/O
                         net (fo=4, routed)           0.486     5.004    bmeMultibyte_i/axi_iic_0/U0/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/MEM_DECODE_GEN[0].cs_out_i_reg[0]_0
    SLICE_X44Y110        LUT4 (Prop_lut4_I2_O)        0.124     5.128 r  bmeMultibyte_i/axi_iic_0/U0/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/s_axi_wready_INST_0/O
                         net (fo=6, routed)           0.656     5.784    bmeMultibyte_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/m_axi_wready[1]
    SLICE_X42Y106        LUT6 (Prop_lut6_I1_O)        0.124     5.908 f  bmeMultibyte_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/s_axi_wready[1]_INST_0_i_1/O
                         net (fo=3, routed)           0.567     6.475    bmeMultibyte_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/m_ready_d_reg[0]
    SLICE_X41Y105        LUT2 (Prop_lut2_I1_O)        0.120     6.595 r  bmeMultibyte_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/s_axi_wready[1]_INST_0/O
                         net (fo=8, routed)           1.349     7.944    bmeMultibyte_i/multibyte_0/inst/multibyte_CTRL_m_axi_U/bus_write/buff_wdata/m_axi_CTRL_WREADY
    SLICE_X46Y80         LUT4 (Prop_lut4_I1_O)        0.327     8.271 r  bmeMultibyte_i/multibyte_0/inst/multibyte_CTRL_m_axi_U/bus_write/buff_wdata/bus_equal_gen.data_buf[31]_i_1/O
                         net (fo=51, routed)          0.568     8.838    bmeMultibyte_i/multibyte_0/inst/multibyte_CTRL_m_axi_U/bus_write/bus_equal_gen.fifo_burst/E[0]
    SLICE_X44Y81         LUT5 (Prop_lut5_I3_O)        0.124     8.962 r  bmeMultibyte_i/multibyte_0/inst/multibyte_CTRL_m_axi_U/bus_write/bus_equal_gen.fifo_burst/bus_equal_gen.WLAST_Dummy_i_2/O
                         net (fo=3, routed)           0.315     9.278    bmeMultibyte_i/multibyte_0/inst/multibyte_CTRL_m_axi_U/bus_write/bus_equal_gen.fifo_burst/next_burst
    SLICE_X43Y81         LUT2 (Prop_lut2_I0_O)        0.124     9.402 r  bmeMultibyte_i/multibyte_0/inst/multibyte_CTRL_m_axi_U/bus_write/bus_equal_gen.fifo_burst/bus_equal_gen.len_cnt[7]_i_1/O
                         net (fo=8, routed)           0.710    10.111    bmeMultibyte_i/multibyte_0/inst/multibyte_CTRL_m_axi_U/bus_write/bus_equal_gen.fifo_burst_n_10
    SLICE_X45Y81         FDRE                                         r  bmeMultibyte_i/multibyte_0/inst/multibyte_CTRL_m_axi_U/bus_write/bus_equal_gen.len_cnt_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  bmeMultibyte_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    bmeMultibyte_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  bmeMultibyte_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3511, routed)        1.468    12.647    bmeMultibyte_i/multibyte_0/inst/multibyte_CTRL_m_axi_U/bus_write/ap_clk
    SLICE_X45Y81         FDRE                                         r  bmeMultibyte_i/multibyte_0/inst/multibyte_CTRL_m_axi_U/bus_write/bus_equal_gen.len_cnt_reg[4]/C
                         clock pessimism              0.129    12.776    
                         clock uncertainty           -0.154    12.622    
    SLICE_X45Y81         FDRE (Setup_fdre_C_R)       -0.429    12.193    bmeMultibyte_i/multibyte_0/inst/multibyte_CTRL_m_axi_U/bus_write/bus_equal_gen.len_cnt_reg[4]
  -------------------------------------------------------------------
                         required time                         12.193    
                         arrival time                         -10.111    
  -------------------------------------------------------------------
                         slack                                  2.081    

Slack (MET) :             2.081ns  (required time - arrival time)
  Source:                 bmeMultibyte_i/axi_iic_0/U0/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/INCLUDE_DPHASE_TIMER.dpto_cnt_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bmeMultibyte_i/multibyte_0/inst/multibyte_CTRL_m_axi_U/bus_write/bus_equal_gen.len_cnt_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        6.976ns  (logic 1.523ns (21.832%)  route 5.453ns (78.168%))
  Logic Levels:           7  (LUT2=2 LUT4=3 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.359ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.647ns = ( 12.647 - 10.000 ) 
    Source Clock Delay      (SCD):    3.135ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  bmeMultibyte_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    bmeMultibyte_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  bmeMultibyte_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3511, routed)        1.841     3.135    bmeMultibyte_i/axi_iic_0/U0/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_aclk
    SLICE_X43Y110        FDRE                                         r  bmeMultibyte_i/axi_iic_0/U0/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/INCLUDE_DPHASE_TIMER.dpto_cnt_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y110        FDRE (Prop_fdre_C_Q)         0.456     3.591 f  bmeMultibyte_i/axi_iic_0/U0/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/INCLUDE_DPHASE_TIMER.dpto_cnt_reg[0]/Q
                         net (fo=5, routed)           0.802     4.393    bmeMultibyte_i/axi_iic_0/U0/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/INCLUDE_DPHASE_TIMER.dpto_cnt_reg[3][0]
    SLICE_X43Y110        LUT4 (Prop_lut4_I0_O)        0.124     4.517 f  bmeMultibyte_i/axi_iic_0/U0/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/s_axi_wready_INST_0_i_1/O
                         net (fo=4, routed)           0.486     5.004    bmeMultibyte_i/axi_iic_0/U0/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/MEM_DECODE_GEN[0].cs_out_i_reg[0]_0
    SLICE_X44Y110        LUT4 (Prop_lut4_I2_O)        0.124     5.128 r  bmeMultibyte_i/axi_iic_0/U0/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/s_axi_wready_INST_0/O
                         net (fo=6, routed)           0.656     5.784    bmeMultibyte_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/m_axi_wready[1]
    SLICE_X42Y106        LUT6 (Prop_lut6_I1_O)        0.124     5.908 f  bmeMultibyte_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/s_axi_wready[1]_INST_0_i_1/O
                         net (fo=3, routed)           0.567     6.475    bmeMultibyte_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/m_ready_d_reg[0]
    SLICE_X41Y105        LUT2 (Prop_lut2_I1_O)        0.120     6.595 r  bmeMultibyte_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/s_axi_wready[1]_INST_0/O
                         net (fo=8, routed)           1.349     7.944    bmeMultibyte_i/multibyte_0/inst/multibyte_CTRL_m_axi_U/bus_write/buff_wdata/m_axi_CTRL_WREADY
    SLICE_X46Y80         LUT4 (Prop_lut4_I1_O)        0.327     8.271 r  bmeMultibyte_i/multibyte_0/inst/multibyte_CTRL_m_axi_U/bus_write/buff_wdata/bus_equal_gen.data_buf[31]_i_1/O
                         net (fo=51, routed)          0.568     8.838    bmeMultibyte_i/multibyte_0/inst/multibyte_CTRL_m_axi_U/bus_write/bus_equal_gen.fifo_burst/E[0]
    SLICE_X44Y81         LUT5 (Prop_lut5_I3_O)        0.124     8.962 r  bmeMultibyte_i/multibyte_0/inst/multibyte_CTRL_m_axi_U/bus_write/bus_equal_gen.fifo_burst/bus_equal_gen.WLAST_Dummy_i_2/O
                         net (fo=3, routed)           0.315     9.278    bmeMultibyte_i/multibyte_0/inst/multibyte_CTRL_m_axi_U/bus_write/bus_equal_gen.fifo_burst/next_burst
    SLICE_X43Y81         LUT2 (Prop_lut2_I0_O)        0.124     9.402 r  bmeMultibyte_i/multibyte_0/inst/multibyte_CTRL_m_axi_U/bus_write/bus_equal_gen.fifo_burst/bus_equal_gen.len_cnt[7]_i_1/O
                         net (fo=8, routed)           0.710    10.111    bmeMultibyte_i/multibyte_0/inst/multibyte_CTRL_m_axi_U/bus_write/bus_equal_gen.fifo_burst_n_10
    SLICE_X45Y81         FDRE                                         r  bmeMultibyte_i/multibyte_0/inst/multibyte_CTRL_m_axi_U/bus_write/bus_equal_gen.len_cnt_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  bmeMultibyte_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    bmeMultibyte_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  bmeMultibyte_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3511, routed)        1.468    12.647    bmeMultibyte_i/multibyte_0/inst/multibyte_CTRL_m_axi_U/bus_write/ap_clk
    SLICE_X45Y81         FDRE                                         r  bmeMultibyte_i/multibyte_0/inst/multibyte_CTRL_m_axi_U/bus_write/bus_equal_gen.len_cnt_reg[5]/C
                         clock pessimism              0.129    12.776    
                         clock uncertainty           -0.154    12.622    
    SLICE_X45Y81         FDRE (Setup_fdre_C_R)       -0.429    12.193    bmeMultibyte_i/multibyte_0/inst/multibyte_CTRL_m_axi_U/bus_write/bus_equal_gen.len_cnt_reg[5]
  -------------------------------------------------------------------
                         required time                         12.193    
                         arrival time                         -10.111    
  -------------------------------------------------------------------
                         slack                                  2.081    

Slack (MET) :             2.133ns  (required time - arrival time)
  Source:                 bmeMultibyte_i/axi_iic_0/U0/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/INCLUDE_DPHASE_TIMER.dpto_cnt_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bmeMultibyte_i/multibyte_0/inst/multibyte_CTRL_m_axi_U/bus_write/buff_wdata/mem_reg/ADDRARDADDR[6]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        6.895ns  (logic 1.399ns (20.290%)  route 5.496ns (79.710%))
  Logic Levels:           6  (LUT2=1 LUT4=3 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.252ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.754ns = ( 12.754 - 10.000 ) 
    Source Clock Delay      (SCD):    3.135ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  bmeMultibyte_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    bmeMultibyte_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  bmeMultibyte_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3511, routed)        1.841     3.135    bmeMultibyte_i/axi_iic_0/U0/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_aclk
    SLICE_X43Y110        FDRE                                         r  bmeMultibyte_i/axi_iic_0/U0/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/INCLUDE_DPHASE_TIMER.dpto_cnt_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y110        FDRE (Prop_fdre_C_Q)         0.456     3.591 f  bmeMultibyte_i/axi_iic_0/U0/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/INCLUDE_DPHASE_TIMER.dpto_cnt_reg[0]/Q
                         net (fo=5, routed)           0.802     4.393    bmeMultibyte_i/axi_iic_0/U0/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/INCLUDE_DPHASE_TIMER.dpto_cnt_reg[3][0]
    SLICE_X43Y110        LUT4 (Prop_lut4_I0_O)        0.124     4.517 f  bmeMultibyte_i/axi_iic_0/U0/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/s_axi_wready_INST_0_i_1/O
                         net (fo=4, routed)           0.486     5.004    bmeMultibyte_i/axi_iic_0/U0/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/MEM_DECODE_GEN[0].cs_out_i_reg[0]_0
    SLICE_X44Y110        LUT4 (Prop_lut4_I2_O)        0.124     5.128 r  bmeMultibyte_i/axi_iic_0/U0/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/s_axi_wready_INST_0/O
                         net (fo=6, routed)           0.656     5.784    bmeMultibyte_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/m_axi_wready[1]
    SLICE_X42Y106        LUT6 (Prop_lut6_I1_O)        0.124     5.908 f  bmeMultibyte_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/s_axi_wready[1]_INST_0_i_1/O
                         net (fo=3, routed)           0.567     6.475    bmeMultibyte_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/m_ready_d_reg[0]
    SLICE_X41Y105        LUT2 (Prop_lut2_I1_O)        0.120     6.595 r  bmeMultibyte_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/s_axi_wready[1]_INST_0/O
                         net (fo=8, routed)           1.349     7.944    bmeMultibyte_i/multibyte_0/inst/multibyte_CTRL_m_axi_U/bus_write/buff_wdata/m_axi_CTRL_WREADY
    SLICE_X46Y80         LUT4 (Prop_lut4_I1_O)        0.327     8.271 r  bmeMultibyte_i/multibyte_0/inst/multibyte_CTRL_m_axi_U/bus_write/buff_wdata/bus_equal_gen.data_buf[31]_i_1/O
                         net (fo=51, routed)          0.618     8.888    bmeMultibyte_i/multibyte_0/inst/multibyte_CTRL_m_axi_U/bus_write/buff_wdata/p_32_in
    SLICE_X50Y80         LUT5 (Prop_lut5_I2_O)        0.124     9.012 r  bmeMultibyte_i/multibyte_0/inst/multibyte_CTRL_m_axi_U/bus_write/buff_wdata/mem_reg_i_7/O
                         net (fo=2, routed)           1.018    10.030    bmeMultibyte_i/multibyte_0/inst/multibyte_CTRL_m_axi_U/bus_write/buff_wdata/rnext[1]
    RAMB18_X3Y34         RAMB18E1                                     r  bmeMultibyte_i/multibyte_0/inst/multibyte_CTRL_m_axi_U/bus_write/buff_wdata/mem_reg/ADDRARDADDR[6]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  bmeMultibyte_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    bmeMultibyte_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  bmeMultibyte_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3511, routed)        1.575    12.754    bmeMultibyte_i/multibyte_0/inst/multibyte_CTRL_m_axi_U/bus_write/buff_wdata/ap_clk
    RAMB18_X3Y34         RAMB18E1                                     r  bmeMultibyte_i/multibyte_0/inst/multibyte_CTRL_m_axi_U/bus_write/buff_wdata/mem_reg/CLKARDCLK
                         clock pessimism              0.129    12.883    
                         clock uncertainty           -0.154    12.729    
    RAMB18_X3Y34         RAMB18E1 (Setup_ramb18e1_CLKARDCLK_ADDRARDADDR[6])
                                                     -0.566    12.163    bmeMultibyte_i/multibyte_0/inst/multibyte_CTRL_m_axi_U/bus_write/buff_wdata/mem_reg
  -------------------------------------------------------------------
                         required time                         12.163    
                         arrival time                         -10.030    
  -------------------------------------------------------------------
                         slack                                  2.133    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.016ns  (arrival time - required time)
  Source:                 bmeMultibyte_i/ps7_0_axi_periph/s01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg[20]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bmeMultibyte_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_arbiter.m_amesg_i_reg[21]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.486ns  (logic 0.246ns (50.636%)  route 0.240ns (49.364%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.350ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.278ns
    Source Clock Delay      (SCD):    0.893ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  bmeMultibyte_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    bmeMultibyte_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  bmeMultibyte_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3511, routed)        0.557     0.893    bmeMultibyte_i/ps7_0_axi_periph/s01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/aclk
    SLICE_X38Y99         FDRE                                         r  bmeMultibyte_i/ps7_0_axi_periph/s01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y99         FDRE (Prop_fdre_C_Q)         0.148     1.041 r  bmeMultibyte_i/ps7_0_axi_periph/s01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg[20]/Q
                         net (fo=1, routed)           0.240     1.280    bmeMultibyte_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/s_axi_awaddr[52]
    SLICE_X32Y101        LUT6 (Prop_lut6_I3_O)        0.098     1.378 r  bmeMultibyte_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_arbiter.m_amesg_i[21]_i_1/O
                         net (fo=1, routed)           0.000     1.378    bmeMultibyte_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/amesg_mux[21]
    SLICE_X32Y101        FDRE                                         r  bmeMultibyte_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_arbiter.m_amesg_i_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  bmeMultibyte_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    bmeMultibyte_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  bmeMultibyte_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3511, routed)        0.912     1.278    bmeMultibyte_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/aclk
    SLICE_X32Y101        FDRE                                         r  bmeMultibyte_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_arbiter.m_amesg_i_reg[21]/C
                         clock pessimism             -0.035     1.243    
    SLICE_X32Y101        FDRE (Hold_fdre_C_D)         0.120     1.363    bmeMultibyte_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_arbiter.m_amesg_i_reg[21]
  -------------------------------------------------------------------
                         required time                         -1.363    
                         arrival time                           1.378    
  -------------------------------------------------------------------
                         slack                                  0.016    

Slack (MET) :             0.020ns  (arrival time - required time)
  Source:                 bmeMultibyte_i/multibyte_0/inst/sensorData_load_3_reg_1633_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bmeMultibyte_i/multibyte_0/inst/multibyte_CTRL_s_axi_U/int_temperature_msb_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.274ns  (logic 0.141ns (51.510%)  route 0.133ns (48.490%))
  Logic Levels:           0  
  Clock Path Skew:        0.182ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.215ns
    Source Clock Delay      (SCD):    0.998ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  bmeMultibyte_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    bmeMultibyte_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  bmeMultibyte_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3511, routed)        0.662     0.998    bmeMultibyte_i/multibyte_0/inst/ap_clk
    SLICE_X65Y100        FDRE                                         r  bmeMultibyte_i/multibyte_0/inst/sensorData_load_3_reg_1633_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y100        FDRE (Prop_fdre_C_Q)         0.141     1.139 r  bmeMultibyte_i/multibyte_0/inst/sensorData_load_3_reg_1633_reg[5]/Q
                         net (fo=2, routed)           0.133     1.272    bmeMultibyte_i/multibyte_0/inst/multibyte_CTRL_s_axi_U/sensorData_load_3_reg_1633_reg[31][5]
    SLICE_X64Y99         FDRE                                         r  bmeMultibyte_i/multibyte_0/inst/multibyte_CTRL_s_axi_U/int_temperature_msb_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  bmeMultibyte_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    bmeMultibyte_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  bmeMultibyte_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3511, routed)        0.849     1.215    bmeMultibyte_i/multibyte_0/inst/multibyte_CTRL_s_axi_U/ap_clk
    SLICE_X64Y99         FDRE                                         r  bmeMultibyte_i/multibyte_0/inst/multibyte_CTRL_s_axi_U/int_temperature_msb_reg[5]/C
                         clock pessimism             -0.035     1.180    
    SLICE_X64Y99         FDRE (Hold_fdre_C_D)         0.072     1.252    bmeMultibyte_i/multibyte_0/inst/multibyte_CTRL_s_axi_U/int_temperature_msb_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.252    
                         arrival time                           1.272    
  -------------------------------------------------------------------
                         slack                                  0.020    

Slack (MET) :             0.024ns  (arrival time - required time)
  Source:                 bmeMultibyte_i/multibyte_0/inst/multibyte_CTRL_m_axi_U/bus_write/buff_wdata/dout_buf_reg[28]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bmeMultibyte_i/multibyte_0/inst/multibyte_CTRL_m_axi_U/bus_write/bus_equal_gen.data_buf_reg[28]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.358ns  (logic 0.141ns (39.424%)  route 0.217ns (60.576%))
  Logic Levels:           0  
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.186ns
    Source Clock Delay      (SCD):    0.884ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  bmeMultibyte_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    bmeMultibyte_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  bmeMultibyte_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3511, routed)        0.548     0.884    bmeMultibyte_i/multibyte_0/inst/multibyte_CTRL_m_axi_U/bus_write/buff_wdata/ap_clk
    SLICE_X51Y86         FDRE                                         r  bmeMultibyte_i/multibyte_0/inst/multibyte_CTRL_m_axi_U/bus_write/buff_wdata/dout_buf_reg[28]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y86         FDRE (Prop_fdre_C_Q)         0.141     1.025 r  bmeMultibyte_i/multibyte_0/inst/multibyte_CTRL_m_axi_U/bus_write/buff_wdata/dout_buf_reg[28]/Q
                         net (fo=1, routed)           0.217     1.241    bmeMultibyte_i/multibyte_0/inst/multibyte_CTRL_m_axi_U/bus_write/buff_wdata_n_59
    SLICE_X47Y87         FDRE                                         r  bmeMultibyte_i/multibyte_0/inst/multibyte_CTRL_m_axi_U/bus_write/bus_equal_gen.data_buf_reg[28]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  bmeMultibyte_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    bmeMultibyte_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  bmeMultibyte_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3511, routed)        0.820     1.186    bmeMultibyte_i/multibyte_0/inst/multibyte_CTRL_m_axi_U/bus_write/ap_clk
    SLICE_X47Y87         FDRE                                         r  bmeMultibyte_i/multibyte_0/inst/multibyte_CTRL_m_axi_U/bus_write/bus_equal_gen.data_buf_reg[28]/C
                         clock pessimism             -0.035     1.151    
    SLICE_X47Y87         FDRE (Hold_fdre_C_D)         0.066     1.217    bmeMultibyte_i/multibyte_0/inst/multibyte_CTRL_m_axi_U/bus_write/bus_equal_gen.data_buf_reg[28]
  -------------------------------------------------------------------
                         required time                         -1.217    
                         arrival time                           1.241    
  -------------------------------------------------------------------
                         slack                                  0.024    

Slack (MET) :             0.029ns  (arrival time - required time)
  Source:                 bmeMultibyte_i/multibyte_0/inst/multibyte_CTRL_m_axi_U/bus_read/bus_equal_gen.data_buf_reg[27]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bmeMultibyte_i/multibyte_0/inst/multibyte_CTRL_m_axi_U/bus_read/rs_rdata/data_p2_reg[27]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.295ns  (logic 0.128ns (43.404%)  route 0.167ns (56.596%))
  Logic Levels:           0  
  Clock Path Skew:        0.260ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.185ns
    Source Clock Delay      (SCD):    0.890ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  bmeMultibyte_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    bmeMultibyte_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  bmeMultibyte_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3511, routed)        0.554     0.890    bmeMultibyte_i/multibyte_0/inst/multibyte_CTRL_m_axi_U/bus_read/ap_clk
    SLICE_X49Y91         FDRE                                         r  bmeMultibyte_i/multibyte_0/inst/multibyte_CTRL_m_axi_U/bus_read/bus_equal_gen.data_buf_reg[27]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y91         FDRE (Prop_fdre_C_Q)         0.128     1.018 r  bmeMultibyte_i/multibyte_0/inst/multibyte_CTRL_m_axi_U/bus_read/bus_equal_gen.data_buf_reg[27]/Q
                         net (fo=2, routed)           0.167     1.185    bmeMultibyte_i/multibyte_0/inst/multibyte_CTRL_m_axi_U/bus_read/rs_rdata/bus_equal_gen.data_buf_reg[31][27]
    SLICE_X50Y92         FDRE                                         r  bmeMultibyte_i/multibyte_0/inst/multibyte_CTRL_m_axi_U/bus_read/rs_rdata/data_p2_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  bmeMultibyte_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    bmeMultibyte_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  bmeMultibyte_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3511, routed)        0.819     1.185    bmeMultibyte_i/multibyte_0/inst/multibyte_CTRL_m_axi_U/bus_read/rs_rdata/ap_clk
    SLICE_X50Y92         FDRE                                         r  bmeMultibyte_i/multibyte_0/inst/multibyte_CTRL_m_axi_U/bus_read/rs_rdata/data_p2_reg[27]/C
                         clock pessimism             -0.035     1.150    
    SLICE_X50Y92         FDRE (Hold_fdre_C_D)         0.006     1.156    bmeMultibyte_i/multibyte_0/inst/multibyte_CTRL_m_axi_U/bus_read/rs_rdata/data_p2_reg[27]
  -------------------------------------------------------------------
                         required time                         -1.156    
                         arrival time                           1.185    
  -------------------------------------------------------------------
                         slack                                  0.029    

Slack (MET) :             0.035ns  (arrival time - required time)
  Source:                 bmeMultibyte_i/multibyte_0/inst/multibyte_CTRL_m_axi_U/bus_read/buff_rdata/dout_buf_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bmeMultibyte_i/multibyte_0/inst/multibyte_CTRL_m_axi_U/bus_read/bus_equal_gen.data_buf_reg[19]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.370ns  (logic 0.141ns (38.127%)  route 0.229ns (61.873%))
  Logic Levels:           0  
  Clock Path Skew:        0.259ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.185ns
    Source Clock Delay      (SCD):    0.891ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  bmeMultibyte_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    bmeMultibyte_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  bmeMultibyte_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3511, routed)        0.555     0.891    bmeMultibyte_i/multibyte_0/inst/multibyte_CTRL_m_axi_U/bus_read/buff_rdata/ap_clk
    SLICE_X40Y90         FDRE                                         r  bmeMultibyte_i/multibyte_0/inst/multibyte_CTRL_m_axi_U/bus_read/buff_rdata/dout_buf_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y90         FDRE (Prop_fdre_C_Q)         0.141     1.032 r  bmeMultibyte_i/multibyte_0/inst/multibyte_CTRL_m_axi_U/bus_read/buff_rdata/dout_buf_reg[19]/Q
                         net (fo=1, routed)           0.229     1.260    bmeMultibyte_i/multibyte_0/inst/multibyte_CTRL_m_axi_U/bus_read/buff_rdata_n_31
    SLICE_X50Y90         FDRE                                         r  bmeMultibyte_i/multibyte_0/inst/multibyte_CTRL_m_axi_U/bus_read/bus_equal_gen.data_buf_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  bmeMultibyte_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    bmeMultibyte_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  bmeMultibyte_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3511, routed)        0.819     1.185    bmeMultibyte_i/multibyte_0/inst/multibyte_CTRL_m_axi_U/bus_read/ap_clk
    SLICE_X50Y90         FDRE                                         r  bmeMultibyte_i/multibyte_0/inst/multibyte_CTRL_m_axi_U/bus_read/bus_equal_gen.data_buf_reg[19]/C
                         clock pessimism             -0.035     1.150    
    SLICE_X50Y90         FDRE (Hold_fdre_C_D)         0.076     1.226    bmeMultibyte_i/multibyte_0/inst/multibyte_CTRL_m_axi_U/bus_read/bus_equal_gen.data_buf_reg[19]
  -------------------------------------------------------------------
                         required time                         -1.226    
                         arrival time                           1.260    
  -------------------------------------------------------------------
                         slack                                  0.035    

Slack (MET) :             0.036ns  (arrival time - required time)
  Source:                 bmeMultibyte_i/multibyte_0/inst/multibyte_CTRL_m_axi_U/bus_read/buff_rdata/dout_buf_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bmeMultibyte_i/multibyte_0/inst/multibyte_CTRL_m_axi_U/bus_read/bus_equal_gen.data_buf_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.359ns  (logic 0.141ns (39.301%)  route 0.218ns (60.699%))
  Logic Levels:           0  
  Clock Path Skew:        0.259ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.185ns
    Source Clock Delay      (SCD):    0.891ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  bmeMultibyte_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    bmeMultibyte_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  bmeMultibyte_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3511, routed)        0.555     0.891    bmeMultibyte_i/multibyte_0/inst/multibyte_CTRL_m_axi_U/bus_read/buff_rdata/ap_clk
    SLICE_X47Y91         FDRE                                         r  bmeMultibyte_i/multibyte_0/inst/multibyte_CTRL_m_axi_U/bus_read/buff_rdata/dout_buf_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y91         FDRE (Prop_fdre_C_Q)         0.141     1.032 r  bmeMultibyte_i/multibyte_0/inst/multibyte_CTRL_m_axi_U/bus_read/buff_rdata/dout_buf_reg[1]/Q
                         net (fo=1, routed)           0.218     1.249    bmeMultibyte_i/multibyte_0/inst/multibyte_CTRL_m_axi_U/bus_read/buff_rdata_n_49
    SLICE_X50Y90         FDRE                                         r  bmeMultibyte_i/multibyte_0/inst/multibyte_CTRL_m_axi_U/bus_read/bus_equal_gen.data_buf_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  bmeMultibyte_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    bmeMultibyte_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  bmeMultibyte_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3511, routed)        0.819     1.185    bmeMultibyte_i/multibyte_0/inst/multibyte_CTRL_m_axi_U/bus_read/ap_clk
    SLICE_X50Y90         FDRE                                         r  bmeMultibyte_i/multibyte_0/inst/multibyte_CTRL_m_axi_U/bus_read/bus_equal_gen.data_buf_reg[1]/C
                         clock pessimism             -0.035     1.150    
    SLICE_X50Y90         FDRE (Hold_fdre_C_D)         0.063     1.213    bmeMultibyte_i/multibyte_0/inst/multibyte_CTRL_m_axi_U/bus_read/bus_equal_gen.data_buf_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.213    
                         arrival time                           1.249    
  -------------------------------------------------------------------
                         slack                                  0.036    

Slack (MET) :             0.040ns  (arrival time - required time)
  Source:                 bmeMultibyte_i/multibyte_0/inst/multibyte_CTRL_m_axi_U/bus_read/bus_equal_gen.data_buf_reg[22]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bmeMultibyte_i/multibyte_0/inst/multibyte_CTRL_m_axi_U/bus_read/rs_rdata/data_p2_reg[22]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.375ns  (logic 0.141ns (37.593%)  route 0.234ns (62.407%))
  Logic Levels:           0  
  Clock Path Skew:        0.260ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.185ns
    Source Clock Delay      (SCD):    0.890ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  bmeMultibyte_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    bmeMultibyte_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  bmeMultibyte_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3511, routed)        0.554     0.890    bmeMultibyte_i/multibyte_0/inst/multibyte_CTRL_m_axi_U/bus_read/ap_clk
    SLICE_X49Y91         FDRE                                         r  bmeMultibyte_i/multibyte_0/inst/multibyte_CTRL_m_axi_U/bus_read/bus_equal_gen.data_buf_reg[22]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y91         FDRE (Prop_fdre_C_Q)         0.141     1.031 r  bmeMultibyte_i/multibyte_0/inst/multibyte_CTRL_m_axi_U/bus_read/bus_equal_gen.data_buf_reg[22]/Q
                         net (fo=2, routed)           0.234     1.265    bmeMultibyte_i/multibyte_0/inst/multibyte_CTRL_m_axi_U/bus_read/rs_rdata/bus_equal_gen.data_buf_reg[31][22]
    SLICE_X52Y91         FDRE                                         r  bmeMultibyte_i/multibyte_0/inst/multibyte_CTRL_m_axi_U/bus_read/rs_rdata/data_p2_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  bmeMultibyte_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    bmeMultibyte_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  bmeMultibyte_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3511, routed)        0.819     1.185    bmeMultibyte_i/multibyte_0/inst/multibyte_CTRL_m_axi_U/bus_read/rs_rdata/ap_clk
    SLICE_X52Y91         FDRE                                         r  bmeMultibyte_i/multibyte_0/inst/multibyte_CTRL_m_axi_U/bus_read/rs_rdata/data_p2_reg[22]/C
                         clock pessimism             -0.035     1.150    
    SLICE_X52Y91         FDRE (Hold_fdre_C_D)         0.075     1.225    bmeMultibyte_i/multibyte_0/inst/multibyte_CTRL_m_axi_U/bus_read/rs_rdata/data_p2_reg[22]
  -------------------------------------------------------------------
                         required time                         -1.225    
                         arrival time                           1.265    
  -------------------------------------------------------------------
                         slack                                  0.040    

Slack (MET) :             0.040ns  (arrival time - required time)
  Source:                 bmeMultibyte_i/multibyte_0/inst/multibyte_CTRL_m_axi_U/bus_write/buff_wdata/dout_buf_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bmeMultibyte_i/multibyte_0/inst/multibyte_CTRL_m_axi_U/bus_write/bus_equal_gen.data_buf_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.377ns  (logic 0.164ns (43.458%)  route 0.213ns (56.542%))
  Logic Levels:           0  
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.186ns
    Source Clock Delay      (SCD):    0.884ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  bmeMultibyte_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    bmeMultibyte_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  bmeMultibyte_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3511, routed)        0.548     0.884    bmeMultibyte_i/multibyte_0/inst/multibyte_CTRL_m_axi_U/bus_write/buff_wdata/ap_clk
    SLICE_X50Y84         FDRE                                         r  bmeMultibyte_i/multibyte_0/inst/multibyte_CTRL_m_axi_U/bus_write/buff_wdata/dout_buf_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y84         FDRE (Prop_fdre_C_Q)         0.164     1.048 r  bmeMultibyte_i/multibyte_0/inst/multibyte_CTRL_m_axi_U/bus_write/buff_wdata/dout_buf_reg[1]/Q
                         net (fo=1, routed)           0.213     1.261    bmeMultibyte_i/multibyte_0/inst/multibyte_CTRL_m_axi_U/bus_write/buff_wdata_n_86
    SLICE_X47Y87         FDRE                                         r  bmeMultibyte_i/multibyte_0/inst/multibyte_CTRL_m_axi_U/bus_write/bus_equal_gen.data_buf_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  bmeMultibyte_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    bmeMultibyte_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  bmeMultibyte_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3511, routed)        0.820     1.186    bmeMultibyte_i/multibyte_0/inst/multibyte_CTRL_m_axi_U/bus_write/ap_clk
    SLICE_X47Y87         FDRE                                         r  bmeMultibyte_i/multibyte_0/inst/multibyte_CTRL_m_axi_U/bus_write/bus_equal_gen.data_buf_reg[1]/C
                         clock pessimism             -0.035     1.151    
    SLICE_X47Y87         FDRE (Hold_fdre_C_D)         0.070     1.221    bmeMultibyte_i/multibyte_0/inst/multibyte_CTRL_m_axi_U/bus_write/bus_equal_gen.data_buf_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.221    
                         arrival time                           1.261    
  -------------------------------------------------------------------
                         slack                                  0.040    

Slack (MET) :             0.044ns  (arrival time - required time)
  Source:                 bmeMultibyte_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awid_r_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bmeMultibyte_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][19]_srl4/D
                            (rising edge-triggered cell SRL16E clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.260ns  (logic 0.141ns (54.313%)  route 0.119ns (45.687%))
  Logic Levels:           0  
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.295ns
    Source Clock Delay      (SCD):    0.994ns
    Clock Pessimism Removal (CPR):    0.268ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  bmeMultibyte_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    bmeMultibyte_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  bmeMultibyte_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3511, routed)        0.658     0.994    bmeMultibyte_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aclk
    SLICE_X28Y106        FDRE                                         r  bmeMultibyte_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awid_r_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y106        FDRE (Prop_fdre_C_Q)         0.141     1.135 r  bmeMultibyte_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awid_r_reg[11]/Q
                         net (fo=1, routed)           0.119     1.254    bmeMultibyte_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/in[15]
    SLICE_X26Y106        SRL16E                                       r  bmeMultibyte_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][19]_srl4/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  bmeMultibyte_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    bmeMultibyte_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  bmeMultibyte_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3511, routed)        0.929     1.295    bmeMultibyte_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/aclk
    SLICE_X26Y106        SRL16E                                       r  bmeMultibyte_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][19]_srl4/CLK
                         clock pessimism             -0.268     1.027    
    SLICE_X26Y106        SRL16E (Hold_srl16e_CLK_D)
                                                      0.183     1.210    bmeMultibyte_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][19]_srl4
  -------------------------------------------------------------------
                         required time                         -1.210    
                         arrival time                           1.254    
  -------------------------------------------------------------------
                         slack                                  0.044    

Slack (MET) :             0.045ns  (arrival time - required time)
  Source:                 bmeMultibyte_i/multibyte_0/inst/multibyte_CTRL_m_axi_U/bus_write/buff_wdata/dout_buf_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bmeMultibyte_i/multibyte_0/inst/multibyte_CTRL_m_axi_U/bus_write/bus_equal_gen.data_buf_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.386ns  (logic 0.141ns (36.527%)  route 0.245ns (63.473%))
  Logic Levels:           0  
  Clock Path Skew:        0.269ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.188ns
    Source Clock Delay      (SCD):    0.884ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  bmeMultibyte_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    bmeMultibyte_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  bmeMultibyte_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3511, routed)        0.548     0.884    bmeMultibyte_i/multibyte_0/inst/multibyte_CTRL_m_axi_U/bus_write/buff_wdata/ap_clk
    SLICE_X52Y85         FDRE                                         r  bmeMultibyte_i/multibyte_0/inst/multibyte_CTRL_m_axi_U/bus_write/buff_wdata/dout_buf_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y85         FDRE (Prop_fdre_C_Q)         0.141     1.025 r  bmeMultibyte_i/multibyte_0/inst/multibyte_CTRL_m_axi_U/bus_write/buff_wdata/dout_buf_reg[8]/Q
                         net (fo=1, routed)           0.245     1.270    bmeMultibyte_i/multibyte_0/inst/multibyte_CTRL_m_axi_U/bus_write/buff_wdata_n_79
    SLICE_X48Y88         FDRE                                         r  bmeMultibyte_i/multibyte_0/inst/multibyte_CTRL_m_axi_U/bus_write/bus_equal_gen.data_buf_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  bmeMultibyte_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    bmeMultibyte_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  bmeMultibyte_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3511, routed)        0.822     1.188    bmeMultibyte_i/multibyte_0/inst/multibyte_CTRL_m_axi_U/bus_write/ap_clk
    SLICE_X48Y88         FDRE                                         r  bmeMultibyte_i/multibyte_0/inst/multibyte_CTRL_m_axi_U/bus_write/bus_equal_gen.data_buf_reg[8]/C
                         clock pessimism             -0.035     1.153    
    SLICE_X48Y88         FDRE (Hold_fdre_C_D)         0.072     1.225    bmeMultibyte_i/multibyte_0/inst/multibyte_CTRL_m_axi_U/bus_write/bus_equal_gen.data_buf_reg[8]
  -------------------------------------------------------------------
                         required time                         -1.225    
                         arrival time                           1.270    
  -------------------------------------------------------------------
                         slack                                  0.045    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_fpga_0
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { bmeMultibyte_i/processing_system7_0/inst/PS7_i/FCLKCLK[0] }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.944         10.000      7.056      RAMB18_X2Y36    bmeMultibyte_i/multibyte_0/inst/multibyte_CTRL_m_axi_U/bus_read/buff_rdata/mem_reg/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.944         10.000      7.056      RAMB18_X2Y36    bmeMultibyte_i/multibyte_0/inst/multibyte_CTRL_m_axi_U/bus_read/buff_rdata/mem_reg/CLKBWRCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.944         10.000      7.056      RAMB18_X3Y34    bmeMultibyte_i/multibyte_0/inst/multibyte_CTRL_m_axi_U/bus_write/buff_wdata/mem_reg/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.944         10.000      7.056      RAMB18_X3Y34    bmeMultibyte_i/multibyte_0/inst/multibyte_CTRL_m_axi_U/bus_write/buff_wdata/mem_reg/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB36_X3Y18    bmeMultibyte_i/multibyte_0/inst/sensorData_U/multibyte_sensorDbkb_ram_U/ram_reg/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         10.000      7.424      RAMB36_X3Y18    bmeMultibyte_i/multibyte_0/inst/sensorData_U/multibyte_sensorDbkb_ram_U/ram_reg/CLKBWRCLK
Min Period        n/a     BUFG/I              n/a            2.155         10.000      7.845      BUFGCTRL_X0Y16  bmeMultibyte_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/I
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X60Y109   bmeMultibyte_i/axi_iic_0/U0/X_IIC/DYN_MASTER_I/Cr_txModeSelect_clr_reg/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X60Y109   bmeMultibyte_i/axi_iic_0/U0/X_IIC/DYN_MASTER_I/Cr_txModeSelect_set_reg/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X61Y109   bmeMultibyte_i/axi_iic_0/U0/X_IIC/DYN_MASTER_I/ackDataState_d1_reg/C
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X42Y104   bmeMultibyte_i/multibyte_0/inst/multibyte_CTRL_m_axi_U/bus_read/fifo_rreq/mem_reg[4][0]_srl5/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X38Y103   bmeMultibyte_i/multibyte_0/inst/multibyte_CTRL_m_axi_U/bus_read/fifo_rreq/mem_reg[4][10]_srl5/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X42Y104   bmeMultibyte_i/multibyte_0/inst/multibyte_CTRL_m_axi_U/bus_read/fifo_rreq/mem_reg[4][1]_srl5/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X38Y103   bmeMultibyte_i/multibyte_0/inst/multibyte_CTRL_m_axi_U/bus_read/fifo_rreq/mem_reg[4][28]_srl5/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X38Y103   bmeMultibyte_i/multibyte_0/inst/multibyte_CTRL_m_axi_U/bus_read/fifo_rreq/mem_reg[4][32]_srl5/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X38Y103   bmeMultibyte_i/multibyte_0/inst/multibyte_CTRL_m_axi_U/bus_read/fifo_rreq/mem_reg[4][6]_srl5/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X38Y81    bmeMultibyte_i/ps7_0_axi_periph/s01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][0]_srl4/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X38Y81    bmeMultibyte_i/ps7_0_axi_periph/s01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][1]_srl4/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X38Y81    bmeMultibyte_i/ps7_0_axi_periph/s01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][2]_srl4/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X38Y81    bmeMultibyte_i/ps7_0_axi_periph/s01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][3]_srl4/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X46Y85    bmeMultibyte_i/multibyte_0/inst/multibyte_CTRL_m_axi_U/bus_write/fifo_wreq/mem_reg[4][3]_srl5/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X26Y106   bmeMultibyte_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][12]_srl4/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X26Y106   bmeMultibyte_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][13]_srl4/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X26Y106   bmeMultibyte_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][14]_srl4/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X26Y106   bmeMultibyte_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][15]_srl4/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X26Y106   bmeMultibyte_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][16]_srl4/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X26Y106   bmeMultibyte_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][17]_srl4/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X26Y106   bmeMultibyte_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][18]_srl4/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X26Y106   bmeMultibyte_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][19]_srl4/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X26Y108   bmeMultibyte_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bresp_fifo_0/memory_reg[3][0]_srl4/CLK



