/*
 * Copyright (c) 2022 Samsung Electronics Co., Ltd.
 *
 * Author: Youngmin Nam <youngmin.nam@samsung.com>
 *
 * This program is free software; you can redistribute it and/or modify
 * it under the terms of the GNU General Public License version 2 as
 * published by the Free Software Foundation.
 *
 * Device Tree binding constants for S5E9935 interrupt controller.
*/

#ifndef _DT_BINDINGS_INTERRUPT_CONTROLLER_S5E_9935_H
#define _DT_BINDINGS_INTERRUPT_CONTROLLER_S5E_9935_H

#include <dt-bindings/interrupt-controller/arm-gic.h>

#define EXT_INTA0_OUT0	0
#define EXT_INTA0_OUT1	1
#define EXT_INTA0_OUT2	2
#define EXT_INTA0_OUT3	3
#define EXT_INTA0_OUT4	4
#define EXT_INTA0_OUT5	5
#define EXT_INTA0_OUT6	6
#define EXT_INTA0_OUT7	7
#define EXT_INTA1_OUT0	8
#define EXT_INTA1_OUT1	9
#define EXT_INTA1_OUT2	10
#define EXT_INTA1_OUT3	11
#define EXT_INTA1_OUT4	12
#define EXT_INTA1_OUT5	13
#define EXT_INTA1_OUT6	14
#define EXT_INTA1_OUT7	15
#define EXT_INTA2_OUT0	16
#define EXT_INTA2_OUT1	17
#define EXT_INTA2_OUT2	18
#define EXT_INTA2_OUT3	19
#define EXT_INTA2_OUT4	20
#define EXT_INTA2_OUT5	21
#define EXT_INTA2_OUT6	22
#define EXT_INTA2_OUT7	23
#define EXT_INTA3_OUT0	24
#define EXT_INTA3_OUT1	25
#define EXT_INTA3_OUT2	26
#define EXT_INTA3_OUT3	27
#define EXT_INTA3_OUT4	28
#define EXT_INTA3_OUT5	29
#define EXT_INTA3_OUT6	30
#define EXT_INTA3_OUT7	31
#define EXT_INTA4_OUT0	32
#define EXT_INTA4_OUT1	33
#define EXT_INTM14_OUT0	34
#define EXT_INTM20_OUT0	35
#define EXT_INTM21_OUT0	36
#define EXT_INTM22_OUT0	37
#define INTREQ__ALIVE_GNSS_ACTIVE	38
#define INTREQ__CLKMON_MONCLK	39
#define INTREQ__CLKMON_REFSTUCK	40
#define INTREQ__COMB_NONSECURE_INTCOMB_VGPIO2AP	41
#define INTREQ__COMB_SFI_CE_NONSECURE_SYSREG_ALIVE	42
#define INTREQ__COMB_SFI_UCE_NONSECURE_SYSREG_ALIVE	43
#define INTREQ__DBGCORE_UART	44
#define INTREQ__MAILBOX_APM2AP	45
#define INTREQ__MAILBOX_ASM2AP	46
#define INTREQ__MAILBOX_CHUB2AP	47
#define INTREQ__MAILBOX_CP2AP_0	48
#define INTREQ__MAILBOX_CP2AP_1	49
#define INTREQ__MAILBOX_CP2AP_2	50
#define INTREQ__MAILBOX_CP2AP_3	51
#define INTREQ__MAILBOX_CP2AP_4	52
#define INTREQ__MAILBOX_DBGCORE2AP	53
#define INTREQ__MAILBOX_GNSS2AP	54
#define INTREQ__MCT_ALIVE_IRQ_0	55
#define INTREQ__MCT_ALIVE_IRQ_1	56
#define INTREQ__MCT_ALIVE_IRQ_2	57
#define INTREQ__MCT_ALIVE_IRQ_3	58
#define INTREQ__MCT_ALIVE_IRQ_4	59
#define INTREQ__MCT_ALIVE_IRQ_5	60
#define INTREQ__MCT_ALIVE_IRQ_6	61
#define INTREQ__MCT_ALIVE_IRQ_7	62
#define INTREQ__MCT_ALIVE_IRQ_8	63
#define INTREQ__MCT_ALIVE_IRQ_9	64
#define INTREQ__MCT_ALIVE_IRQ_10	65
#define INTREQ__MCT_ALIVE_IRQ_11	66
#define INTREQ__MCT_ALIVE_S_IRQ_0	67
#define INTREQ__MCT_ALIVE_S_IRQ_1	68
#define INTREQ__MCT_ALIVE_S_IRQ_2	69
#define INTREQ__MCT_ALIVE_S_IRQ_3	70
#define INTREQ__NOTIFY	71
#define INTREQ__RTC_0_ALARM_INT	72
#define INTREQ__RTC_0_TIC_INT_0	73
#define INTREQ__RTC_S_ALARM_INT	74
#define INTREQ__RTC_S_TIC_INT_0	75
#define INTREQ__S_MAILBOX_CP2AP	76
#define INTREQ__SPMI_MASTER_PMIC_0	77
#define INTREQ__SPMI_MASTER_PMIC_1	78
#define INTREQ__AUD_ABOX_GIC400	79
#define INTREQ__AUD_WDT	80
#define INTREQ__PPMU_AUD	81
#define INTREQ__SYSMMU_AUD_S1_NS	82
#define INTREQ__SYSMMU_AUD_S1_S	83
#define INTREQ__SYSMMU_AUD_S2_NS	84
#define INTREQ__SYSMMU_AUD_S2_S	85
#define INTREQ__BYRP_0	86
#define INTREQ__BYRP_1	87
#define INTREQ__PPMU_BRP	88
#define INTREQ__SYSMMU_BRP_S0_S1_NS	89
#define INTREQ__SYSMMU_BRP_S0_S1_S	90
#define INTREQ__SYSMMU_BRP_S0_S2_NS	91
#define INTREQ__SYSMMU_BRP_S0_S2_S	92
#define INTREQ__EXT_INTB5_0	93
#define INTREQ__EXT_INTB5_1	94
#define INTREQ__EXT_INTB5_2	95
#define INTREQ__EXT_INTB5_3	96
#define INTREQ__EXT_INTH0_0	97
#define INTREQ__EXT_INTH0_1	98
#define INTREQ__EXT_INTH0_2	99
#define INTREQ__EXT_INTH0_3	100
#define INTREQ__EXT_INTH1_0	101
#define INTREQ__EXT_INTH1_1	102
#define INTREQ__EXT_INTH1_2	103
#define INTREQ__EXT_INTH1_3	104
#define INTREQ__EXT_INTH2_0	105
#define INTREQ__EXT_INTH2_1	106
#define INTREQ__EXT_INTH2_2	107
#define INTREQ__EXT_INTH2_3	108
#define INTREQ__EXT_INTH3_0	109
#define INTREQ__EXT_INTH3_1	110
#define INTREQ__EXT_INTH3_2	111
#define INTREQ__EXT_INTH3_3	112
#define INTREQ__EXT_INTH4_0	113
#define INTREQ__EXT_INTH4_1	114
#define INTREQ__EXT_INTH4_2	115
#define INTREQ__EXT_INTH4_3	116
#define INTREQ__EXT_INTH5_0	117
#define INTREQ__EXT_INTH5_1	118
#define INTREQ__EXT_INTH5_2	119
#define INTREQ__EXT_INTH5_3	120
#define INTREQ__EXT_INTH5_4	121
#define INTREQ__EXT_INTH5_5	122
#define INTREQ__EXT_INTH5_6	123
#define INTREQ__I2C_CHUB	124
#define INTREQ__I3C_CHUB	125
#define INTREQ__MAILBOX_AP_VTS	126
#define INTREQ__SPI_I2C_CHUB0	127
#define INTREQ__SPI_I2C_CHUB1	128
#define INTREQ__TIMER_CHUB	129
#define INTREQ__USI_CHUB0	130
#define INTREQ__USI_CHUB1	131
#define INTREQ__USI_CHUB2	132
#define INTREQ__USI_CHUB3	133
#define INTREQ__WDT_CHUB	134
#define INTREQ__WDT_VTS	135
#define INTRQ_PWM_CHUB_0	136
#define INTRQ_PWM_CHUB_1	137
#define INTRQ_PWM_CHUB_2	138
#define INTRQ_PWM_CHUB_3	139
#define INTREQ__EXT_INTM00	140
#define INTREQ__EXT_INTM01	141
#define INTREQ__EXT_INTM02	142
#define INTREQ__EXT_INTM03	143
#define INTREQ__EXT_INTM04	144
#define INTREQ__EXT_INTM05	145
#define INTREQ__EXT_INTM06	146
#define INTREQ__EXT_INTM07	147
#define INTREQ__EXT_INTM08	148
#define INTREQ__EXT_INTM09	149
#define INTREQ__EXT_INTM10	150
#define INTREQ__EXT_INTM11	151
#define INTREQ__EXT_INTM12	152
#define INTREQ__EXT_INTM13	153
#define INTREQ__EXT_INTM14	154
#define INTREQ__EXT_INTM15	155
#define INTREQ__EXT_INTM16	156
#define INTREQ__EXT_INTM17	157
#define INTREQ__EXT_INTM18	158
#define INTREQ__EXT_INTM19	159
#define INTREQ__EXT_INTM20	160
#define INTREQ__EXT_INTM21	161
#define INTREQ__EXT_INTM22	162
#define INTREQ__EXT_INTM23	163
#define INTREQ__EXT_INTM24	164
#define INTREQ__EXT_INTM25	165
#define INTREQ__EXT_INTM26	166
#define INTREQ__EXT_INTM27	167
#define INTREQ__EXT_INTM29	168
#define INTREQ__EXT_INTM30	169
#define INTREQ__EXT_INTM31	170
#define INTREQ__I2C_CMGP2	171
#define INTREQ__I2C_CMGP3	172
#define INTREQ__I2C_CMGP4	173
#define INTREQ__I2C_CMGP5	174
#define INTREQ__I2C_CMGP6	175
#define INTREQ__SPI_I2C_CMGP0	176
#define INTREQ__SPI_I2C_CMGP1	177
#define INTREQ__USI_CMGP0	178
#define INTREQ__USI_CMGP1	179
#define INTREQ__USI_CMGP2	180
#define INTREQ__USI_CMGP3	181
#define INTREQ__USI_CMGP4	182
#define INTREQ__USI_CMGP5	183
#define INTREQ__USI_CMGP6	184
#define CMU_CPUCL1_PLL_CTRL_MIDH_USER_IRQ	185
#define CMU_CPUCL1_PLL_CTRL_MIDL_USER_IRQ	186
#define CMU_CPUCL2_PLL_CTRL_USER_IRQ	187
#define INTREQ__CPUCL0_CLUSTERCRITIRQ	188
#define INTREQ__CPUCL0_CLUSTERERRIRQ	189
#define INTREQ__CPUCL0_CTIIRQ_9	190
#define INTREQ__CPUCL0_CLUSTERFAULTIRQ	191
#define INTREQ__CPUCL0_CLUSTERPMUIRQ	192
#define INTREQ__CPUCL0_COMPLEXERRIRQ_0	193
#define INTREQ__CPUCL0_COMPLEXERRIRQ_1	194
#define INTREQ__CPUCL0_COMPLEXFAULTIRQ_0	195
#define INTREQ__CPUCL0_COMPLEXFAULTIRQ_1	196
#define INTREQ__CPUCL0_COREERRIRQ_0	197
#define INTREQ__CPUCL0_COREERRIRQ_1	198
#define INTREQ__CPUCL0_COREERRIRQ_2	199
#define INTREQ__CPUCL0_COREERRIRQ_3	200
#define INTREQ__CPUCL0_COREERRIRQ_4	201
#define INTREQ__CPUCL0_COREERRIRQ_5	202
#define INTREQ__CPUCL0_COREERRIRQ_6	203
#define INTREQ__CPUCL0_COREERRIRQ_7	204
#define INTREQ__CPUCL0_COREERRIRQ_8	205
#define INTREQ__CPUCL0_COREFAULTIRQ_0	206
#define INTREQ__CPUCL0_COREFAULTIRQ_1	207
#define INTREQ__CPUCL0_COREFAULTIRQ_2	208
#define INTREQ__CPUCL0_COREFAULTIRQ_3	209
#define INTREQ__CPUCL0_COREFAULTIRQ_4	210
#define INTREQ__CPUCL0_COREFAULTIRQ_5	211
#define INTREQ__CPUCL0_COREFAULTIRQ_6	212
#define INTREQ__CPUCL0_COREFAULTIRQ_7	213
#define INTREQ__CPUCL0_COREFAULTIRQ_8	214
#define INTREQ__CPUCL0_DPM	215
#define INTREQ__CPUCL0_MPAMNSIRQ	216
#define INTREQ__CPUCL0_MPAMSIRQ	217
#define INTREQ__OCP_REATOR_CPUCL0_0	218
#define INTREQ__OCP_REATOR_CPUCL0_1	219
#define INTREQ__OCP_REATOR_CPUCL0_1_H	220
#define INTREQ__OCP_REATOR_CPUCL0_2	221
#define INTREQ__HDCP	222
#define INTREQ__TBASE	223
#define INTREQ__SECURE_LOG	224
#define INTREQ__RPMB	225
#define INTREQ__S2_LV3_TABLE_ALLOC	226
#define INTREQ__DUMMY_S2MPU	227
/*
228
229
*/
#define INTREQ__OCP_REATOR_CPUCL0_3	230
#define INTREQ__PPC_INSTRRET_LOWER_CPUCL0_0	231
#define INTREQ__PPC_INSTRRET_LOWER_CPUCL0_1	232
#define INTREQ__PPC_INSTRRET_LOWER_CPUCL0_2	233
#define INTREQ__PPC_INSTRRET_UPPER_CPUCL0_0	234
#define INTREQ__PPC_INSTRRET_UPPER_CPUCL0_1	235
#define INTREQ__PPC_INSTRRET_UPPER_CPUCL0_2	236
#define INTREQ__PPC_INSTRRUN_LOWER_CPUCL0_0	237
#define INTREQ__PPC_INSTRRUN_LOWER_CPUCL0_1	238
#define INTREQ__PPC_INSTRRUN_LOWER_CPUCL0_2	239
#define INTREQ__PPC_INSTRRUN_UPPER_CPUCL0_0	240
#define INTREQ__PPC_INSTRRUN_UPPER_CPUCL0_1	241
#define INTREQ__PPC_INSTRRUN_UPPER_CPUCL0_2	242
#define O_DDD_IRQ_FAST_1_CPUCL0	243
#define O_DDD_IRQ_FAST_2_CPUCL0	244
#define O_DDD_IRQ_FAST_3_CPUCL0	245
#define O_DDD_IRQ_FAST_4_CPUCL0	246
#define O_DDD_IRQ_FAST_5_CPUCL0	247
#define O_DDD_IRQ_SLOW_1_CPUCL0	248
#define O_DDD_IRQ_SLOW_2_CPUCL0	249
#define O_DDD_IRQ_SLOW_3_CPUCL0	250
#define O_DDD_IRQ_SLOW_4_CPUCL0	251
#define O_DDD_IRQ_SLOW_5_CPUCL0	252
#define O_INTREQ__ADD_CTRL_1_CPUCL0	253
#define O_INTREQ__ADD_CTRL_2_CPUCL0	254
#define O_VOL_ERROR_DDD_HIGH_1_CPUCL0	255
#define O_VOL_ERROR_DDD_HIGH_2_CPUCL0	256
#define O_VOL_ERROR_DDD_HIGH_3_CPUCL0	257
#define O_VOL_ERROR_DDD_HIGH_4_CPUCL0	258
#define O_VOL_ERROR_DDD_HIGH_5_CPUCL0	259
#define O_VOL_ERROR_DDD_LOW_1_CPUCL0	260
#define O_VOL_ERROR_DDD_LOW_2_CPUCL0	261
#define O_VOL_ERROR_DDD_LOW_3_CPUCL0	262
#define O_VOL_ERROR_DDD_LOW_4_CPUCL0	263
#define O_VOL_ERROR_DDD_LOW_5_CPUCL0	264
#define INTREQ__CSIS0	265
#define INTREQ__CSIS1	266
#define INTREQ__CSIS2	267
#define INTREQ__CSIS3	268
#define INTREQ__CSIS4	269
#define INTREQ__CSIS5	270
#define INTREQ__CSIS6	271
#define INTREQ__CSIS_DMA0	272
#define INTREQ__CSIS_DMA1	273
#define INTREQ__CSIS_DMA2	274
#define INTREQ__CSIS_DMA3	275
#define INTREQ__CSIS_DMA4	276
#define INTREQ__MPC	277
#define INTREQ__NFI	278
#define INTREQ__OIS_MCU_CSIS	279
#define INTREQ__OVERFLOW_CSIS_PDP	280
#define INTREQ__PDP0	281
#define INTREQ__PDP1	282
#define INTREQ__PDP2	283
#define INTREQ__PDP3	284
#define INTREQ__PDP4	285
#define INTREQ__PDP5	286
#define INTREQ__PDP6	287
#define INTREQ__PDP7	288
#define INTREQ__PPMU_CSIS	289
#define INTREQ__SENSOR_ABORT	290
#define INTREQ__SYSMMU_CSIS_S0_S1_NS	291
#define INTREQ__SYSMMU_CSIS_S0_S1_S	292
#define INTREQ__SYSMMU_CSIS_S0_S2_NS	293
#define INTREQ__SYSMMU_CSIS_S0_S2_S	294
#define INTREQ__WDTRESET_OIS_MCU	295
#define INTREQ__CSTAT_CH0_0	296
#define INTREQ__CSTAT_CH0_1	297
#define INTREQ__CSTAT_CH1_0	298
#define INTREQ__CSTAT_CH1_1	299
#define INTREQ__CSTAT_CH2_0	300
#define INTREQ__CSTAT_CH2_1	301
#define INTREQ__CSTAT_CH3_0	302
#define INTREQ__CSTAT_CH3_1	303
#define INTREQ__PPMU_CSTAT	304
#define INTREQ__SYSMMU_CSTAT_S0_S1_NS	305
#define INTREQ__SYSMMU_CSTAT_S0_S1_S	306
#define INTREQ__SYSMMU_CSTAT_S0_S2_NS	307
#define INTREQ__SYSMMU_CSTAT_S0_S2_S	308
#define INTREQ__FROM_DNC_OCP_THROTT	309
#define INTREQ__FROM_DNC_PPMU	310
#define INTREQ__FROM_DNC_SYSMMU_DNC_S0_O_STAGE1_NONSEC	311
#define INTREQ__FROM_DNC_SYSMMU_DNC_S0_O_STAGE1_SECURE	312
#define INTREQ__FROM_DNC_SYSMMU_DNC_S0_O_STAGE2_NONSEC	313
#define INTREQ__FROM_DNC_SYSMMU_DNC_S0_O_STAGE2_SECURE	314
#define INTREQ__FROM_DNC_SYSMMU_DNC_S1_O_STAGE1_NONSEC	315
#define INTREQ__FROM_DNC_SYSMMU_DNC_S1_O_STAGE1_SECURE	316
#define INTREQ__FROM_DNC_SYSMMU_DNC_S1_O_STAGE2_NONSEC	317
#define INTREQ__FROM_DNC_SYSMMU_DNC_S1_O_STAGE2_SECURE	318
#define INTREQ__FROM_DNC_TO_HOST_NS_0	319
#define INTREQ__FROM_DNC_TO_HOST_NS_1	320
#define INTREQ__FROM_DNC_TO_HOST_NS_2	321
#define INTREQ__FROM_DNC_TO_HOST_NS_3	322
#define INTREQ__FROM_DNC_TO_HOST_NS_4	323
#define INTREQ__FROM_DNC_TO_HOST_NS_5	324
#define INTREQ__FROM_DNC_TO_HOST_NS_6	325
#define INTREQ__FROM_DNC_TO_HOST_NS_7	326
#define INTREQ__FROM_DNC_TO_HOST_S_0	327
#define INTREQ__FROM_DNC_TO_HOST_S_1	328
#define INTREQ__FROM_DNC_TO_HOST_S_2	329
#define INTREQ__FROM_DNC_TO_HOST_S_3	330
#define INTREQ__FROM_DNC_TO_HOST_S_4	331
#define INTREQ__FROM_DNC_TO_HOST_S_5	332
#define INTREQ__FROM_DNC_TO_HOST_S_6	333
#define INTREQ__FROM_DNC_TO_HOST_S_7	334
#define INTREQ__DPUB_DECON0_DQE_DIMMING_END	335
#define INTREQ__DPUB_DECON0_DQE_DIMMING_START	336
#define INTREQ__DPUB_DECON0_EXTRA	337
#define INTREQ__DPUB_DECON0_FRAME_DONE	338
#define INTREQ__DPUB_DECON0_FRAME_START	339
#define INTREQ__DPUB_DECON1_DQE_DIMMING_END	340
#define INTREQ__DPUB_DECON1_DQE_DIMMING_START	341
#define INTREQ__DPUB_DECON1_EXTRA	342
#define INTREQ__DPUB_DECON1_FRAME_DONE	343
#define INTREQ__DPUB_DECON1_FRAME_START	344
#define INTREQ__DPUB_DECON2_EXTRA	345
#define INTREQ__DPUB_DECON2_FRAME_DONE	346
#define INTREQ__DPUB_DECON2_FRAME_START	347
#define INTREQ__DPUB_DECON3_EXTRA	348
#define INTREQ__DPUB_DECON3_FRAME_DONE	349
#define INTREQ__DPUB_DECON3_FRAME_START	350
#define INTREQ__DPUB_DSIM0	351
#define INTREQ__DPUB_DSIM1	352
#define INTREQ__DPUB_DSIM2	353
#define INTREQ__DPUB_VRR0	354
#define INTREQ__DPUB_VRR1	355
#define INTREQ__DPUF0_DMA_C2A0_MST	356
#define INTREQ__DPUF0_DMA_C2A0_SLV	357
#define INTREQ__DPUF0_DMA_CGCTRL0	358
#define INTREQ__DPUF0_DMA_DSIMFC0	359
#define INTREQ__DPUF0_DMA_DSIMFC1	360
#define INTREQ__DPUF0_DMA_L0	361
#define INTREQ__DPUF0_DMA_L1	362
#define INTREQ__DPUF0_DMA_L2	363
#define INTREQ__DPUF0_DMA_L3	364
#define INTREQ__DPUF0_DMA_L4	365
#define INTREQ__DPUF0_DMA_L5	366
#define INTREQ__DPUF0_DMA_L6	367
#define INTREQ__DPUF0_DMA_L7	368
#define INTREQ__DPUF0_DMA_WB0	369
#define INTREQ__DPUF0_DPP_L0	370
#define INTREQ__DPUF0_DPP_L1	371
#define INTREQ__DPUF0_DPP_L2	372
#define INTREQ__DPUF0_DPP_L3	373
#define INTREQ__DPUF0_DPP_L4	374
#define INTREQ__DPUF0_DPP_L5	375
#define INTREQ__DPUF0_DPP_L6	376
#define INTREQ__DPUF0_DPP_L7	377
#define INTREQ__DPUF0_PPMU_GLUE	378
#define INTREQ__DPUF0_SRAMCON_D0	379
#define INTREQ__DPUF0_SRAMCON_D1	380
#define INTREQ__DPUF0_SRAMCON_D2	381
#define INTREQ__DPUF0_SRAMCON_D3	382
#define INTREQ__DPUF0_SYSMMU_DPUF_S0_S1_NS	383
#define INTREQ__DPUF0_SYSMMU_DPUF_S0_S1_S	384
#define INTREQ__DPUF0_SYSMMU_DPUF_S0_S2_NS	385
#define INTREQ__DPUF0_SYSMMU_DPUF_S0_S2_S	386
#define INTREQ__DPUF0_SYSMMU_DPUF_S1_S1_NS	387
#define INTREQ__DPUF0_SYSMMU_DPUF_S1_S1_S	388
#define INTREQ__DPUF0_SYSMMU_DPUF_S1_S2_NS	389
#define INTREQ__DPUF0_SYSMMU_DPUF_S1_S2_S	390
#define INTREQ__DPUF1_DMA_C2A1_MST	391
#define INTREQ__DPUF1_DMA_C2A1_SLV	392
#define INTREQ__DPUF1_DMA_CGCTRL1	393
#define INTREQ__DPUF1_DMA_DSIMFC2	394
#define INTREQ__DPUF1_DMA_L8	395
#define INTREQ__DPUF1_DMA_L9	396
#define INTREQ__DPUF1_DMA_L10	397
#define INTREQ__DPUF1_DMA_L11	398
#define INTREQ__DPUF1_DMA_L12	399
#define INTREQ__DPUF1_DMA_L13	400
#define INTREQ__DPUF1_DMA_L14	401
#define INTREQ__DPUF1_DMA_L15	402
#define INTREQ__DPUF1_DMA_WB0	403
#define INTREQ__DPUF1_DPP_L8	404
#define INTREQ__DPUF1_DPP_L9	405
#define INTREQ__DPUF1_DPP_L10	406
#define INTREQ__DPUF1_DPP_L11	407
#define INTREQ__DPUF1_DPP_L12	408
#define INTREQ__DPUF1_DPP_L13	409
#define INTREQ__DPUF1_DPP_L14	410
#define INTREQ__DPUF1_DPP_L15	411
#define INTREQ__DPUF1_SRAMCON_D0	412
#define INTREQ__DPUF1_SRAMCON_D1	413
#define INTREQ__DPUF1_SRAMCON_D2	414
#define INTREQ__DPUF1_SRAMCON_D3	415
#define CMU_G3DCORE_PLL_CTRL_USER_IRQ	416
#define INTREQ__ADD_CTRL_G3D	417
#define INTREQ__GPU_INT	418
#define INTREQ__HTU_G3D_INT	419
#define O_DDD_IRQ_FAST_G3D	420
#define O_DDD_IRQ_SLOW_G3D	421
#define O_VOL_ERROR_DDD_HIGH_G3D	422
#define O_VOL_ERROR_DDD_LOW_G3D	423
#define INTREQ__HTU_GNPU	424
#define INTREQ__GNSS_PPMU_IRQ	425
#define INTREQ__GNSS_SW_INT	426
#define INTREQ__GNSS_WAKEUP_INT	427
#define INTREQ__GNSS_WDOG_RESET	428
#define INTREQ__DP_LINK	429
#define INTREQ__PPMU_HSI0	430
#define INTREQ__USB2_REMOTE_CONNECT_GIC	431
#define INTREQ__USB2_REMOTE_TIMER_GIC	432
#define INTREQ__USB2_REMOTE_WAKEUP_GIC	433
#define INTREQ__USB20_PHY_FSVPLUS_MINUS_GIC	434
#define INTREQ__USB32DRD_GIC0	435
#define INTREQ__USB32DRD_GIC1	436
#define INTREQ__USB32DRD_REWA_WAKEUP_REQ	437
#define INTREQ__USBDPPHY_TCA	438
#define O_INTERRUPT_STAGE2_NONSEC	439
#define O_INTERRUPT_STAGE2_SECURE	440
#define INTREQ__GPIO_HSI1	441
#define INTREQ__PCIE_GEN3_1L	442
#define INTREQ__PCIE_GEN3_1L_DOORBELL	443
#define INTREQ__PCIE_GEN3_1L_MSI_0	444
#define INTREQ__PCIE_GEN3_1L_MSI_1	445
#define INTREQ__PCIE_GEN3_1L_MSI_2	446
#define INTREQ__PCIE_GEN3_1L_MSI_3	447
#define INTREQ__PCIE_GEN3_1L_MSI_4	448
#define INTREQ__PCIE_GEN3_1L_PCS	449
#define INTREQ__PCIE_GEN3_2L	450
#define INTREQ__PCIE_GEN3_2L_DOORBELL	451
#define INTREQ__PCIE_GEN3_2L_MSI_0	452
#define INTREQ__PCIE_GEN3_2L_MSI_1	453
#define INTREQ__PCIE_GEN3_2L_MSI_2	454
#define INTREQ__PCIE_GEN3_2L_MSI_3	455
#define INTREQ__PCIE_GEN3_2L_MSI_4	456
#define INTREQ__PCIE_GEN3_2L_PCS	457
#define INTREQ__PCIE_IA__DEBUG_0	458
#define INTREQ__PCIE_IA__DEBUG_1	459
#define INTREQ__PCIE_IA__DEBUG_2	460
#define INTREQ__PPMU_HSI1	461
#define INTREQ__SYSMMU_HSI1_S0_STAGE1_NONSECURE	462
#define INTREQ__SYSMMU_HSI1_S0_STAGE1_SECURE	463
#define INTREQ__SYSMMU_HSI1_S0_STAGE2_NONSECURE	464
#define INTREQ__SYSMMU_HSI1_S0_STAGE2_SECURE	465
#define INTREQ__FROM_ICPU_TO_HOST_0	466
#define INTREQ__FROM_ICPU_TO_HOST_1	467
#define INTREQ__FROM_ICPU_TO_HOST_2	468
#define INTREQ__FROM_ICPU_TO_HOST_3	469
#define INTREQ__FROM_ICPU_TO_HOST_4	470
#define INTREQ__FROM_ICPU_TO_HOST_5	471
#define INTREQ__FROM_ICPU_TO_HOST_6	472
#define INTREQ__FROM_ICPU_TO_HOST_7	473
#define INTREQ__PPMU_ICPU	474
#define INTREQ__SYSMMU_ICPU_S0_S1_NS	475
#define INTREQ__SYSMMU_ICPU_S0_S1_S	476
#define INTREQ__SYSMMU_ICPU_S0_S2_NS	477
#define INTREQ__SYSMMU_ICPU_S0_S2_S	478
#define INTREQ__GDC1_IRQ_0	479
#define INTREQ__GDC1_IRQ_1	480
#define INTREQ__LME_O_INT0	481
#define INTREQ__PPMU_LME	482
#define INTREQ__SYSMMU_LME_S0_S1_NONSECURE	483
#define INTREQ__SYSMMU_LME_S0_S1_SECURE	484
#define INTREQ__SYSMMU_LME_S0_S2_NONSECURE	485
#define INTREQ__SYSMMU_LME_S0_S2_SECURE	486
#define INTREQ__FRC_MC_DBL_ERR	487
#define INTREQ__FRC_MC_DONE	488
#define INTREQ__M2M__JPEG0	489
#define INTREQ__M2M__JPEG1	490
#define INTREQ__M2M__JSQZ	491
#define INTREQ__M2M__M2M	492
#define INTREQ__PPMU_D_M2M	493
#define INTREQ__SYSMMU_M2M_S0_STAGE1_NONSEC	494
#define INTREQ__SYSMMU_M2M_S0_STAGE1_SECURE	495
#define INTREQ__SYSMMU_M2M_S0_STAGE2_NONSEC	496
#define INTREQ__SYSMMU_M2M_S0_STAGE2_SECURE	497
#define INTREQ__MCFP_INTREQ_0	498
#define INTREQ__MCFP_INTREQ_1	499
#define INTREQ__PPMU_MCFP	500
#define INTREQ__SYSMMU_MCFP_S0_S1_NS	501
#define INTREQ__SYSMMU_MCFP_S0_S1_S	502
#define INTREQ__SYSMMU_MCFP_S0_S2_NS	503
#define INTREQ__SYSMMU_MCFP_S0_S2_S	504
#define INTREQ__SYSMMU_MCFP_S1_S1_NS	505
#define INTREQ__SYSMMU_MCFP_S1_S1_S	506
#define INTREQ__SYSMMU_MCFP_S1_S2_NS	507
#define INTREQ__SYSMMU_MCFP_S1_S2_S	508
#define INTREQ__MCSC_INTREQ_0	509
#define INTREQ__MCSC_INTREQ_1	510
#define INTREQ__MFC	511
#define INTREQ__PPMU_MFC	512
#define INTREQ__SYSMMU_MFC_S0_interrupt_s1_ns	513
#define INTREQ__SYSMMU_MFC_S0_interrupt_s1_s	514
#define INTREQ__SYSMMU_MFC_S0_interrupt_s2_ns	515
#define INTREQ__SYSMMU_MFC_S0_interrupt_s2_s	516
#define INTREQ__WFD	517
#define INTREQ__FG	518
#define INTREQ__MFD	519
#define INTREQ__PPMU_MFD	520
#define INTREQ__SYSMMU_MFD_S0_interrupt_s1_ns	521
#define INTREQ__SYSMMU_MFD_S0_interrupt_s1_s	522
#define INTREQ__SYSMMU_MFD_S0_interrupt_s2_ns	523
#define INTREQ__SYSMMU_MFD_S0_interrupt_s2_s	524
#define INTREQ__DMC_ECC_CORERR_MIF0	525
#define INTREQ__DMC_ECC_UNCORERR_MIF0	526
#define INTREQ__DMC_PPMPINT_MIF0	527
#define INTREQ__DMC_TEMPERR_MIF0	528
#define INTREQ__DMC_TEMPHOT_MIF0	529
#define INTREQ__DMC_TZCINT_MIF0	530
#define INTREQ__PPMU_MIF_MIF0	531
#define INTREQ__DMC_ECC_CORERR_MIF1	532
#define INTREQ__DMC_ECC_UNCORERR_MIF1	533
#define INTREQ__DMC_PPMPINT_MIF1	534
#define INTREQ__DMC_TEMPERR_MIF1	535
#define INTREQ__DMC_TEMPHOT_MIF1	536
#define INTREQ__DMC_TZCINT_MIF1	537
#define INTREQ__PPMU_MIF_MIF1	538
#define INTREQ__DMC_ECC_CORERR_MIF2	539
#define INTREQ__DMC_ECC_UNCORERR_MIF2	540
#define INTREQ__DMC_PPMPINT_MIF2	541
#define INTREQ__DMC_TEMPERR_MIF2	542
#define INTREQ__DMC_TEMPHOT_MIF2	543
#define INTREQ__DMC_TZCINT_MIF2	544
#define INTREQ__PPMU_MIF_MIF2	545
#define INTREQ__DMC_ECC_CORERR_MIF3	546
#define INTREQ__DMC_ECC_UNCORERR_MIF3	547
#define INTREQ__DMC_PPMPINT_MIF3	548
#define INTREQ__DMC_TEMPERR_MIF3	549
#define INTREQ__DMC_TEMPHOT_MIF3	550
#define INTREQ__DMC_TZCINT_MIF3	551
#define INTREQ__PPMU_MIF_MIF3	552
#define INTREQ_CPALV_GPIO	553
#define INTREQ_MODEM_PPMU	554
#define INTREQ_RESET_REQ	555
#define INTREQ_WOW_DVFS	556
#define INTREQ__CCI_ERRINT_COR	557
#define INTREQ__CCI_ERRINT_UNCOR	558
#define INTREQ__CCI_TZCINT	559
#define INTREQ__PPC_DEBUG_CCI_PPC_INTR	560
#define INTREQ__PPMU_WOW_GLUE_O_INTREQ__WOW_DVFS_SCI_GIC	561
#define INTREQ__PPMU_WOW_GLUE_O_INTREQ__WOW_DVFS_SMC_GIC	562
#define INTREQ__PPMU_WOW_GLUE_O_PPMU_INTC	563
#define INTREQ__S2MPU_ALIVE_S0_S2_NONSECURE	564
#define INTREQ__S2MPU_ALIVE_S0_S2_SECURE	565
#define INTREQ__SYSMMU_G3D_S2_NONSECURE	566
#define INTREQ__SYSMMU_G3D_S2_SECURE	567
#define INTREQ__SYSMMU_MODEM_S1_NONSECURE	568
#define INTREQ__SYSMMU_MODEM_S1_SECURE	569
#define INTREQ__SYSMMU_MODEM_S2_NONSECURE	570
#define INTREQ__SYSMMU_MODEM_S2_SECURE	571
#define INTREQ__DIT_RxDst00	572
#define INTREQ__DIT_RxDst01	573
#define INTREQ__DIT_RxDst1	574
#define INTREQ__DIT_RxDst02	575
#define INTREQ__DIT_RxDst2	576
#define INTREQ__DIT_RxDst03	577
#define INTREQ__DIT_RxSrc0	578
#define INTREQ__DIT_RxSrc1	579
#define INTREQ__DIT_RxSrc2	580
#define INTREQ__DIT_TxDst0	581
#define INTREQ__DIT_TxDst1	582
#define INTREQ__DIT_TxDst2	583
#define INTREQ__DIT_TxSrc0	584
#define INTREQ__DIT_TxSrc1	585
#define INTREQ__DIT_TxSrc2	586
#define INTREQ__PDMA	587
#define INTREQ__PPMU	588
#define INTREQ__S2MPU_NOCL1B_S2_NS	589
#define INTREQ__S2MPU_NOCL1B_S2_S	590
#define INTREQ__SPDMA	591
#define INTREQ__DBG_UART	592
#define INTREQ__GPIO_PERIC0	593
#define INTREQ__I3C00	594
#define INTREQ__I3C01	595
#define INTREQ__I3C02	596
#define INTREQ__I3C04	597
#define INTREQ__I3C05	598
#define INTREQ__PWM0	599
#define INTREQ__PWM1	600
#define INTREQ__PWM2	601
#define INTREQ__PWM3	602
#define INTREQ__PWM4	603
#define INTREQ__USI04_I2C	604
#define INTREQ__USI04_USI	605
#define INTREQ__USI10_I2C	606
#define INTREQ__USI10_USI	607
#define INTREQ__USI12_I2C	608
#define INTREQ__USI13_I2C	609
#define INTREQ__USI14_I2C	610
#define INTREQ__USI15_I2C	611
#define INTREQ__USI16_I2C	612
#define INTREQ__BT_UART	613
#define INTREQ__GPIO_PERIC1	614
#define INTREQ__PERIC1_I2C	615
#define INTREQ__USI07_SPI_I2C	616
#define INTREQ__USI07_USI	617
#define INTREQ__USI08_SPI_I2C	618
#define INTREQ__USI08_USI	619
#define INTREQ__USI09_I2C	620
#define INTREQ__USI09_USI	621
#define INTREQ__GPIO_PERIC2	622
#define INTREQ__I3C03_OIS	623
#define INTREQ__I3C06	624
#define INTREQ__I3C07	625
#define INTREQ__I3C08	626
#define INTREQ__I3C09	627
#define INTREQ__I3C10	628
#define INTREQ__I3C11	629
#define INTREQ__USI00_SPI_I2C	630
#define INTREQ__USI00_USI	631
#define INTREQ__USI01_SPI_I2C	632
#define INTREQ__USI01_USI	633
#define INTREQ__USI02_I2C	634
#define INTREQ__USI02_USI	635
#define INTREQ__USI03_I2C	636
#define INTREQ__USI03_USI	637
#define INTREQ__USI05_I2C	638
#define INTREQ__USI05_USI_OIS	639
#define INTREQ__USI06_I2C	640
#define INTREQ__USI06_USI_OIS	641
#define INTREQ__USI11_I2C	642
#define INTREQ__USI11_USI	643
#define INTREQ__USI17_I2C	644
#define INTREQ__USI18_I2C	645
#define INTREQ__USI19_I2C	646
#define INTREQ__USI20_I2C	647
#define INTREQ__USI21_I2C	648
#define INTREQ__PPMU_RGBP	649
#define INTREQ__RGBP_0	650
#define INTREQ__RGBP_1	651
#define INTREQ__SYSMMU_RGBP_S0_S1_NS	652
#define INTREQ__SYSMMU_RGBP_S0_S1_S	653
#define INTREQ__SYSMMU_RGBP_S0_S2_NS	654
#define INTREQ__SYSMMU_RGBP_S0_S2_S	655
#define INTREQ__KM	656
#define INTREQ__KMERR	657
#define INTREQ__MAILBOX_PSP_AP	658
#define INTREQ__PPMU_SSP_O_interrupt_upper_or_normal	659
#define INTREQ__S2MPU_S2_NONSECURE	660
#define INTREQ__S2MPU_S2_SECURE	661
#define INTREQ__SC	662
#define INTREQ__SCDMA	663
#define INTREQ__SCDMAERR	664
#define INTREQ__SCERR	665
#define INTREQ_SEMA_ACK_AP	666
#define INTREQ__SEMA_TIMEOUT	667
#define INTREQ__STRONG_0	668
#define INTREQ__STRONG_1	669
#define INTREQ__STRONG_2	670
#define INTREQ__STRONG_3	671
#define INTREQ__STRONG_CPU_WDTRESET	672
#define O_AP_WAKEUP_REQ	673
#define O_STRONG_INVALID_IRQ	674
#define INTREQ__I2C_INTREQ	675
#define INTREQ__I3C_INTREQ	676
#define INTREQ__PDMA_INTREQ	677
#define INTREQ__PPMU_D_UFD	678
#define INTREQ__SYSMMU_UFD_S0_STAGE1_NONSEC	679
#define INTREQ__SYSMMU_UFD_S0_STAGE1_SECURE	680
#define INTREQ__SYSMMU_UFD_S0_STAGE2_NONSEC	681
#define INTREQ__SYSMMU_UFD_S0_STAGE2_SECURE	682
#define INTREQ__UFD_0_INTREQ	683
#define INTREQ__UFD_1_INTREQ	684
#define INTREQ__UFD_2_INTREQ	685
#define INTREQ__GPIO_HSI1UFS	686
#define INTREQ__GPIO_UFS	687
#define INTREQ__MMC_CARD	688
#define INTREQ__PPMU_UFS	689
#define INTREQ__SYSMMU_UFS_S2_NONSECURE	690
#define INTREQ__SYSMMU_UFS_S2_SECURE	691
#define INTREQ__UFS_EMBD	692
#define INTREQ__UFS_EMBD_MCQ0	693
#define INTREQ__UFS_EMBD_MCQ1	694
#define INTREQ__UFS_EMBD_MCQ2	695
#define INTREQ__UFS_EMBD_MCQ3	696
#define INTREQ__UFS_EMBD_MCQ4	697
#define INTREQ__UFS_EMBD_MCQ5	698
#define INTREQ__UFS_EMBD_MCQ6	699
#define INTREQ__UFS_EMBD_MCQ7	700
#define INTREQ__UFS_EMBD_VS	701
#define INTREQ__PPMU_YUVP	702
#define INTREQ__SYSMMU_YUVP_S0_S1_NS	703
#define INTREQ__SYSMMU_YUVP_S0_S1_S	704
#define INTREQ__SYSMMU_YUVP_S0_S2_NS	705
#define INTREQ__SYSMMU_YUVP_S0_S2_S	706
#define INTREQ__YUVP_0	707
#define INTREQ__YUVP_1	708
/*
709
710
711
712
713
714
715
716
717
718
719
720
721
722
723
724
725
726
727
728
729
730
731
732
733
734
735
736
737
738
739
740
741
742
*/
#define INTREQ__TREX_DEBUG	743
#define INTREQ__OTP_CON_BISR	744
#define INTREQ__OTP_CON_TOP	745
#define INTREQ__WDT0	746
#define INTREQ__WDT1	747
#define INTREQ__MCT_G0	748
#define INTREQ__MCT_G1	749
#define INTREQ__MCT_G2	750
#define INTREQ__MCT_G3	751
#define INTREQ__MCT_L0	752
#define INTREQ__MCT_L1	753
#define INTREQ__MCT_L2	754
#define INTREQ__MCT_L3	755
#define INTREQ__MCT_L4	756
#define INTREQ__MCT_L5	757
#define INTREQ__MCT_L6	758
#define INTREQ__MCT_L7	759
#define INTREQ__MCT_SUB_L0	760
#define INTREQ__TMU_TMU_0	761
#define INTREQ__TMU_TMU_1	762
#define INTREQ__TMU_TMU_2	763
#define INTREQ__TMU_TMU_3	764
#define INTREQ__GIC_PMU_INT	765
#define INTREQ__GIC_ERR_INT	766
#define INTREQ__GIC_FAULT_INT	767

#endif /* _DT_BINDINGS_INTERRUPT_CONTROLLER_S5E_9935_H */
