verilog xil_defaultlib --include "../../../../snn_1206.srcs/sources_1/bd/design_1/ipshared/ec67/hdl" --include "../../../../snn_1206.srcs/sources_1/bd/design_1/ipshared/2d50/hdl" --include "../../../../snn_1206.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0" \
"../../../bd/design_1/ip/design_1_processing_system7_0_0/sim/design_1_processing_system7_0_0.v" \
"../../../../snn_1206.srcs/sources_1/bd/design_1/ipshared/9be7/hdl/verilog/fc_snn_top_CTRL_s_axi.v" \
"../../../../snn_1206.srcs/sources_1/bd/design_1/ipshared/9be7/hdl/verilog/fc_snn_top_W_FC_V_0.v" \
"../../../../snn_1206.srcs/sources_1/bd/design_1/ipshared/9be7/hdl/verilog/fc_snn_top_W_FC_V_1.v" \
"../../../../snn_1206.srcs/sources_1/bd/design_1/ipshared/9be7/hdl/verilog/fc_snn_top_W_FC_V_2.v" \
"../../../../snn_1206.srcs/sources_1/bd/design_1/ipshared/9be7/hdl/verilog/fc_snn_top_W_FC_V_3.v" \
"../../../../snn_1206.srcs/sources_1/bd/design_1/ipshared/9be7/hdl/verilog/fc_snn_top_W_FC_V_4.v" \
"../../../../snn_1206.srcs/sources_1/bd/design_1/ipshared/9be7/hdl/verilog/fc_snn_top_W_FC_V_5.v" \
"../../../../snn_1206.srcs/sources_1/bd/design_1/ipshared/9be7/hdl/verilog/fc_snn_top_W_FC_V_6.v" \
"../../../../snn_1206.srcs/sources_1/bd/design_1/ipshared/9be7/hdl/verilog/fc_snn_top_W_FC_V_7.v" \
"../../../../snn_1206.srcs/sources_1/bd/design_1/ipshared/9be7/hdl/verilog/fc_snn_top_W_FC_V_8.v" \
"../../../../snn_1206.srcs/sources_1/bd/design_1/ipshared/9be7/hdl/verilog/fc_snn_top_W_FC_V_9.v" \
"../../../../snn_1206.srcs/sources_1/bd/design_1/ipshared/9be7/hdl/verilog/regslice_core.v" \
"../../../../snn_1206.srcs/sources_1/bd/design_1/ipshared/9be7/hdl/verilog/fc_snn_top.v" \
"../../../bd/design_1/ip/design_1_fc_snn_top_0_0/sim/design_1_fc_snn_top_0_0.v" \
"../../../bd/design_1/ip/design_1_xbar_0/sim/design_1_xbar_0.v" \
"../../../bd/design_1/ip/design_1_xlconcat_0_0/sim/design_1_xlconcat_0_0.v" \
"../../../bd/design_1/ip/design_1_auto_pc_0/sim/design_1_auto_pc_0.v" \
"../../../bd/design_1/ip/design_1_xbar_1/sim/design_1_xbar_1.v" \
"../../../bd/design_1/ip/design_1_auto_us_0/sim/design_1_auto_us_0.v" \
"../../../bd/design_1/ip/design_1_auto_us_1/sim/design_1_auto_us_1.v" \
"../../../bd/design_1/ip/design_1_auto_pc_1/sim/design_1_auto_pc_1.v" \
"../../../bd/design_1/sim/design_1.v" \

verilog xil_defaultlib "glbl.v"

nosort
