Metric,Value
design__lint_error__count,0
design__lint_timing_construct__count,0
design__lint_warning__count,79
design__inferred_latch__count,0
design__instance__count,358
design__instance__area,5942.16
design__instance_unmapped__count,0
synthesis__check_error__count,0
design__max_slew_violation__count__corner:nom_fast_1p32V_m40C,0
design__max_fanout_violation__count__corner:nom_fast_1p32V_m40C,0
design__max_cap_violation__count__corner:nom_fast_1p32V_m40C,0
power__internal__total,0.00037883230834268034
power__switching__total,0.00008866567077348009
power__leakage__total,0.0000014849848639642005
power__total,0.0004689829656854272
clock__skew__worst_hold__corner:nom_fast_1p32V_m40C,-0.25757013917423166
clock__skew__worst_setup__corner:nom_fast_1p32V_m40C,0.25761321582880536
timing__hold__ws__corner:nom_fast_1p32V_m40C,0.10776030373038277
timing__setup__ws__corner:nom_fast_1p32V_m40C,15.30052394756683
timing__hold__tns__corner:nom_fast_1p32V_m40C,0.0
timing__setup__tns__corner:nom_fast_1p32V_m40C,0.0
timing__hold__wns__corner:nom_fast_1p32V_m40C,0
timing__setup__wns__corner:nom_fast_1p32V_m40C,0.0
timing__hold_vio__count__corner:nom_fast_1p32V_m40C,0
timing__hold_r2r__ws__corner:nom_fast_1p32V_m40C,0.107760
timing__hold_r2r_vio__count__corner:nom_fast_1p32V_m40C,0
timing__setup_vio__count__corner:nom_fast_1p32V_m40C,0
timing__setup_r2r__ws__corner:nom_fast_1p32V_m40C,18.505930
timing__setup_r2r_vio__count__corner:nom_fast_1p32V_m40C,0
design__max_slew_violation__count__corner:nom_slow_1p08V_125C,0
design__max_fanout_violation__count__corner:nom_slow_1p08V_125C,0
design__max_cap_violation__count__corner:nom_slow_1p08V_125C,0
clock__skew__worst_hold__corner:nom_slow_1p08V_125C,-0.26351627181768716
clock__skew__worst_setup__corner:nom_slow_1p08V_125C,0.2644766980278775
timing__hold__ws__corner:nom_slow_1p08V_125C,0.6161243911675539
timing__setup__ws__corner:nom_slow_1p08V_125C,14.664616602786282
timing__hold__tns__corner:nom_slow_1p08V_125C,0.0
timing__setup__tns__corner:nom_slow_1p08V_125C,0.0
timing__hold__wns__corner:nom_slow_1p08V_125C,0
timing__setup__wns__corner:nom_slow_1p08V_125C,0.0
timing__hold_vio__count__corner:nom_slow_1p08V_125C,0
timing__hold_r2r__ws__corner:nom_slow_1p08V_125C,0.616124
timing__hold_r2r_vio__count__corner:nom_slow_1p08V_125C,0
timing__setup_vio__count__corner:nom_slow_1p08V_125C,0
timing__setup_r2r__ws__corner:nom_slow_1p08V_125C,16.783497
timing__setup_r2r_vio__count__corner:nom_slow_1p08V_125C,0
design__max_slew_violation__count__corner:nom_typ_1p20V_25C,0
design__max_fanout_violation__count__corner:nom_typ_1p20V_25C,0
design__max_cap_violation__count__corner:nom_typ_1p20V_25C,0
clock__skew__worst_hold__corner:nom_typ_1p20V_25C,-0.2598059063644536
clock__skew__worst_setup__corner:nom_typ_1p20V_25C,0.2601216260460105
timing__hold__ws__corner:nom_typ_1p20V_25C,0.28539871274077544
timing__setup__ws__corner:nom_typ_1p20V_25C,15.063856366446439
timing__hold__tns__corner:nom_typ_1p20V_25C,0.0
timing__setup__tns__corner:nom_typ_1p20V_25C,0.0
timing__hold__wns__corner:nom_typ_1p20V_25C,0
timing__setup__wns__corner:nom_typ_1p20V_25C,0.0
timing__hold_vio__count__corner:nom_typ_1p20V_25C,0
timing__hold_r2r__ws__corner:nom_typ_1p20V_25C,0.285399
timing__hold_r2r_vio__count__corner:nom_typ_1p20V_25C,0
timing__setup_vio__count__corner:nom_typ_1p20V_25C,0
timing__setup_r2r__ws__corner:nom_typ_1p20V_25C,17.893740
timing__setup_r2r_vio__count__corner:nom_typ_1p20V_25C,0
design__max_slew_violation__count,0
design__max_fanout_violation__count,0
design__max_cap_violation__count,0
clock__skew__worst_hold,-0.25757013917423166
clock__skew__worst_setup,0.25761321582880536
timing__hold__ws,0.10776030373038277
timing__setup__ws,14.664616602786282
timing__hold__tns,0.0
timing__setup__tns,0.0
timing__hold__wns,0
timing__setup__wns,0.0
timing__hold_vio__count,0
timing__hold_r2r__ws,0.107760
timing__hold_r2r_vio__count,0
timing__setup_vio__count,0
timing__setup_r2r__ws,16.783497
timing__setup_r2r_vio__count,0
design__die__bbox,0.0 0.0 202.08 154.98
design__core__bbox,2.88 3.78 199.2 151.2
design__io,45
design__die__area,31318.4
design__core__area,28941.5
design__instance__count__stdcell,358
design__instance__area__stdcell,5942.16
design__instance__count__macros,0
design__instance__area__macros,0
design__instance__count__padcells,0
design__instance__area__padcells,0
design__instance__count__cover,0
design__instance__area__cover,0
design__instance__utilization,0.205316
design__instance__utilization__stdcell,0.205316
design__rows,39
design__rows:CoreSite,39
design__sites,15951
design__sites:CoreSite,15951
design__instance__count__class:buffer,2
design__instance__area__class:buffer,14.5152
design__instance__count__class:inverter,15
design__instance__area__class:inverter,81.648
design__instance__count__class:sequential_cell,48
design__instance__area__class:sequential_cell,2264.37
design__instance__count__class:multi_input_combinational_cell,193
design__instance__area__class:multi_input_combinational_cell,2115.59
flow__warnings__count,1
flow__errors__count,0
design__power_grid_violation__count__net:VPWR,0
design__power_grid_violation__count__net:VGND,0
design__power_grid_violation__count,0
design__instance__count__class:timing_repair_buffer,91
design__instance__area__class:timing_repair_buffer,1384.39
timing__drv__floating__nets,0
timing__drv__floating__pins,0
design__instance__displacement__total,0
design__instance__displacement__mean,0
design__instance__displacement__max,0
route__wirelength__estimated,7133.37
design__violations,0
design__instance__count__class:clock_buffer,9
design__instance__area__class:clock_buffer,81.648
design__instance__count__setup_buffer,0
design__instance__count__hold_buffer,72
antenna__violating__nets,0
antenna__violating__pins,0
route__antenna_violation__count,0
antenna_diodes_count,0
route__net,425
route__net__special,2
route__drc_errors__iter:0,102
route__wirelength__iter:0,7664
route__drc_errors__iter:1,57
route__wirelength__iter:1,7548
route__drc_errors__iter:2,53
route__wirelength__iter:2,7611
route__drc_errors__iter:3,17
route__wirelength__iter:3,7522
route__drc_errors__iter:4,3
route__wirelength__iter:4,7488
route__drc_errors__iter:5,0
route__wirelength__iter:5,7492
route__drc_errors,0
route__wirelength,7492
route__vias,1976
route__vias__singlecut,1976
route__vias__multicut,0
design__disconnected_pin__count,11
design__critical_disconnected_pin__count,0
route__wirelength__max,237.54
timing__unannotated_net__count__corner:nom_fast_1p32V_m40C,55
timing__unannotated_net_filtered__count__corner:nom_fast_1p32V_m40C,0
timing__unannotated_net__count__corner:nom_slow_1p08V_125C,55
timing__unannotated_net_filtered__count__corner:nom_slow_1p08V_125C,0
timing__unannotated_net__count__corner:nom_typ_1p20V_25C,55
timing__unannotated_net_filtered__count__corner:nom_typ_1p20V_25C,0
timing__unannotated_net__count,55
timing__unannotated_net_filtered__count,0
design_powergrid__voltage__worst__net:VPWR__corner:nom_typ_1p20V_25C,1.19998
design_powergrid__drop__average__net:VPWR__corner:nom_typ_1p20V_25C,1.19999
design_powergrid__drop__worst__net:VPWR__corner:nom_typ_1p20V_25C,0.0000215626
design_powergrid__voltage__worst__net:VGND__corner:nom_typ_1p20V_25C,0.0000239216
design_powergrid__drop__average__net:VGND__corner:nom_typ_1p20V_25C,0.00000466767
design_powergrid__drop__worst__net:VGND__corner:nom_typ_1p20V_25C,0.0000239216
design_powergrid__voltage__worst,0.0000239216
design_powergrid__voltage__worst__net:VPWR,1.19998
design_powergrid__drop__worst,0.0000239216
design_powergrid__drop__worst__net:VPWR,0.0000215626
design_powergrid__voltage__worst__net:VGND,0.0000239216
design_powergrid__drop__worst__net:VGND,0.0000239216
ir__voltage__worst,1.1999999999999999555910790149937383830547332763671875
ir__drop__avg,0.0000053700000000000002546292170169106583443863200955092906951904296875
ir__drop__worst,0.00002159999999999999986959216269344352667758357711136341094970703125
magic__drc_error__count,0
magic__illegal_overlap__count,0
design__lvs_device_difference__count,0
design__lvs_net_difference__count,0
design__lvs_property_fail__count,0
design__lvs_error__count,0
design__lvs_unmatched_device__count,0
design__lvs_unmatched_net__count,0
design__lvs_unmatched_pin__count,0
