
                           Design Compiler Graphical 
                                 DC Ultra (TM)
                                  DFTMAX (TM)
                              Power Compiler (TM)
                                 DesignWare (R)
                                 DC Expert (TM)
                               Design Vision (TM)
                               HDL Compiler (TM)
                               VHDL Compiler (TM)
                                  DFT Compiler
                               Design Compiler(R)

               Version N-2017.09-SP3 for linux64 - Jan 18, 2018 

                    Copyright (c) 1988 - 2018 Synopsys, Inc.
   This software and the associated documentation are proprietary to Synopsys,
 Inc. This software may only be used in accordance with the terms and conditions
 of a written license agreement with Synopsys, Inc. All other use, reproduction,
            or distribution of this software is strictly prohibited.
Initializing...
Initializing gui preferences from file  /home/under_ksh/.synopsys_dv_prefs.tcl
set_host_options -max_cores 16 
1
set top_module "lxp32c_top"
lxp32c_top
set search_path [list .]
.
# 라이브러리 아래경로 맞게 설정
set project_dir [ sh pwd ] 
/home/under_ksh/lxp32_project/dc
set rtl_dir $project_dir/rtl
/home/under_ksh/lxp32_project/dc/rtl
define_design_lib work -path work
1
# 해당되는 verilog file 추가
set SOURCE_FILES [ glob -directory $rtl_dir *.vhd ]
/home/under_ksh/lxp32_project/dc/rtl/lxp32_alu.vhd /home/under_ksh/lxp32_project/dc/rtl/lxp32_sram.vhd /home/under_ksh/lxp32_project/dc/rtl/lxp32_mul16x16.vhd /home/under_ksh/lxp32_project/dc/rtl/lxp32_ubuf.vhd /home/under_ksh/lxp32_project/dc/rtl/lxp32_cpu.vhd /home/under_ksh/lxp32_project/dc/rtl/lxp32_mul_dsp.vhd /home/under_ksh/lxp32_project/dc/rtl/lxp32_scratchpad.vhd /home/under_ksh/lxp32_project/dc/rtl/lxp32_ram256x32.vhd /home/under_ksh/lxp32_project/dc/rtl/lxp32_decode.vhd /home/under_ksh/lxp32_project/dc/rtl/lxp32_shifter.vhd /home/under_ksh/lxp32_project/dc/rtl/lxp32_fetch.vhd /home/under_ksh/lxp32_project/dc/rtl/lxp32_mul_seq.vhd /home/under_ksh/lxp32_project/dc/rtl/lxp32_compl.vhd /home/under_ksh/lxp32_project/dc/rtl/lxp32_dbus.vhd /home/under_ksh/lxp32_project/dc/rtl/lxp32_execute.vhd /home/under_ksh/lxp32_project/dc/rtl/lxp32_mul_opt.vhd /home/under_ksh/lxp32_project/dc/rtl/lxp32_divider.vhd /home/under_ksh/lxp32_project/dc/rtl/lxp32_interrupt_mux.vhd /home/under_ksh/lxp32_project/dc/rtl/lxp32c_top.vhd /home/under_ksh/lxp32_project/dc/rtl/lxp32_icache.vhd
set sram $rtl_dir/saed32sram.v
/home/under_ksh/lxp32_project/dc/rtl/saed32sram.v
# read verilog files and synthesis
analyze -f verilog $sram -lib work
Running PRESTO HDLC
Compiling source file /home/under_ksh/lxp32_project/dc/rtl/saed32sram.v
Warning:  /home/under_ksh/lxp32_project/dc/rtl/saed32sram.v:102: the undeclared symbol 'RE1' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/under_ksh/lxp32_project/dc/rtl/saed32sram.v:103: the undeclared symbol 'WE1' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/under_ksh/lxp32_project/dc/rtl/saed32sram.v:104: the undeclared symbol 'RE2' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/under_ksh/lxp32_project/dc/rtl/saed32sram.v:105: the undeclared symbol 'WE2' assumed to have the default net type, which is 'wire'. (VER-936)
Presto compilation completed successfully.
Loading db file '/home/espanol/libraries/PDKS/SAED32_EDK_12162019/lib/sram/db_nldm/saed32sram_ss0p95v125c.db'
Loading db file '/home/espanol/libraries/PDKS/SAED32_EDK_12162019/lib/stdcell_hvt/db_nldm/saed32hvt_ss0p95v125c.db'
Loading db file '/home/espanol/libraries/PDKS/SAED32_EDK_12162019/lib/pll/db_nldm/saed32pll_ss0p95v125c_2p25v.db'
Loading db file '/home/espanol/libraries/PDKS/SAED32_EDK_12162019/lib/io_std/db_nldm/saed32io_fc_ss0p95v125c_2p25v.db'
Loading db file '/usr/synopsys/SYN/libraries/syn/dw_foundation.sldb'
1
analyze -format vhdl $SOURCE_FILES -library work
Running PRESTO HDLC
-- Compiling Source File /home/under_ksh/lxp32_project/dc/rtl/lxp32_alu.vhd
Compiling Entity Declaration LXP32_ALU
Compiling Architecture RTL of LXP32_ALU
Warning:  /home/under_ksh/lxp32_project/dc/rtl/lxp32_alu.vhd:52: The architecture rtl has already been analyzed. It is being replaced. (VHD-4)
-- Compiling Source File /home/under_ksh/lxp32_project/dc/rtl/lxp32_sram.vhd
Compiling Entity Declaration LXP32_RAM128X32
Compiling Architecture RTL of LXP32_RAM128X32
Warning:  /home/under_ksh/lxp32_project/dc/rtl/lxp32_sram.vhd:28: The architecture rtl has already been analyzed. It is being replaced. (VHD-4)
-- Compiling Source File /home/under_ksh/lxp32_project/dc/rtl/lxp32_mul16x16.vhd
Compiling Entity Declaration LXP32_MUL16X16
Compiling Architecture RTL of LXP32_MUL16X16
Warning:  /home/under_ksh/lxp32_project/dc/rtl/lxp32_mul16x16.vhd:25: The architecture rtl has already been analyzed. It is being replaced. (VHD-4)
-- Compiling Source File /home/under_ksh/lxp32_project/dc/rtl/lxp32_ubuf.vhd
Compiling Entity Declaration LXP32_UBUF
Compiling Architecture RTL of LXP32_UBUF
Warning:  /home/under_ksh/lxp32_project/dc/rtl/lxp32_ubuf.vhd:33: The architecture rtl has already been analyzed. It is being replaced. (VHD-4)
-- Compiling Source File /home/under_ksh/lxp32_project/dc/rtl/lxp32_cpu.vhd
Compiling Entity Declaration LXP32_CPU
Compiling Architecture RTL of LXP32_CPU
Warning:  /home/under_ksh/lxp32_project/dc/rtl/lxp32_cpu.vhd:41: The architecture rtl has already been analyzed. It is being replaced. (VHD-4)
-- Compiling Source File /home/under_ksh/lxp32_project/dc/rtl/lxp32_mul_dsp.vhd
Compiling Entity Declaration LXP32_MUL_DSP
Compiling Architecture RTL of LXP32_MUL_DSP
Warning:  /home/under_ksh/lxp32_project/dc/rtl/lxp32_mul_dsp.vhd:29: The architecture rtl has already been analyzed. It is being replaced. (VHD-4)
-- Compiling Source File /home/under_ksh/lxp32_project/dc/rtl/lxp32_scratchpad.vhd
Compiling Entity Declaration LXP32_SCRATCHPAD
Compiling Architecture RTL of LXP32_SCRATCHPAD
Warning:  /home/under_ksh/lxp32_project/dc/rtl/lxp32_scratchpad.vhd:30: The architecture rtl has already been analyzed. It is being replaced. (VHD-4)
-- Compiling Source File /home/under_ksh/lxp32_project/dc/rtl/lxp32_ram256x32.vhd
Compiling Entity Declaration LXP32_RAM256X32
Compiling Architecture RTL of LXP32_RAM256X32
Warning:  /home/under_ksh/lxp32_project/dc/rtl/lxp32_ram256x32.vhd:32: The architecture rtl has already been analyzed. It is being replaced. (VHD-4)
-- Compiling Source File /home/under_ksh/lxp32_project/dc/rtl/lxp32_decode.vhd
Compiling Entity Declaration LXP32_DECODE
Compiling Architecture RTL of LXP32_DECODE
Warning:  /home/under_ksh/lxp32_project/dc/rtl/lxp32_decode.vhd:65: The architecture rtl has already been analyzed. It is being replaced. (VHD-4)
-- Compiling Source File /home/under_ksh/lxp32_project/dc/rtl/lxp32_shifter.vhd
Compiling Entity Declaration LXP32_SHIFTER
Compiling Architecture RTL of LXP32_SHIFTER
Warning:  /home/under_ksh/lxp32_project/dc/rtl/lxp32_shifter.vhd:29: The architecture rtl has already been analyzed. It is being replaced. (VHD-4)
-- Compiling Source File /home/under_ksh/lxp32_project/dc/rtl/lxp32_fetch.vhd
Compiling Entity Declaration LXP32_FETCH
Compiling Architecture RTL of LXP32_FETCH
Warning:  /home/under_ksh/lxp32_project/dc/rtl/lxp32_fetch.vhd:40: The architecture rtl has already been analyzed. It is being replaced. (VHD-4)
-- Compiling Source File /home/under_ksh/lxp32_project/dc/rtl/lxp32_mul_seq.vhd
Compiling Entity Declaration LXP32_MUL_SEQ
Compiling Architecture RTL of LXP32_MUL_SEQ
Warning:  /home/under_ksh/lxp32_project/dc/rtl/lxp32_mul_seq.vhd:28: The architecture rtl has already been analyzed. It is being replaced. (VHD-4)
-- Compiling Source File /home/under_ksh/lxp32_project/dc/rtl/lxp32_compl.vhd
Compiling Entity Declaration LXP32_COMPL
Compiling Architecture RTL of LXP32_COMPL
Warning:  /home/under_ksh/lxp32_project/dc/rtl/lxp32_compl.vhd:25: The architecture rtl has already been analyzed. It is being replaced. (VHD-4)
-- Compiling Source File /home/under_ksh/lxp32_project/dc/rtl/lxp32_dbus.vhd
Compiling Entity Declaration LXP32_DBUS
Compiling Architecture RTL of LXP32_DBUS
Warning:  /home/under_ksh/lxp32_project/dc/rtl/lxp32_dbus.vhd:47: The architecture rtl has already been analyzed. It is being replaced. (VHD-4)
-- Compiling Source File /home/under_ksh/lxp32_project/dc/rtl/lxp32_execute.vhd
Compiling Entity Declaration LXP32_EXECUTE
Compiling Architecture RTL of LXP32_EXECUTE
Warning:  /home/under_ksh/lxp32_project/dc/rtl/lxp32_execute.vhd:72: The architecture rtl has already been analyzed. It is being replaced. (VHD-4)
-- Compiling Source File /home/under_ksh/lxp32_project/dc/rtl/lxp32_mul_opt.vhd
Compiling Entity Declaration LXP32_MUL_OPT
Compiling Architecture RTL of LXP32_MUL_OPT
Warning:  /home/under_ksh/lxp32_project/dc/rtl/lxp32_mul_opt.vhd:31: The architecture rtl has already been analyzed. It is being replaced. (VHD-4)
-- Compiling Source File /home/under_ksh/lxp32_project/dc/rtl/lxp32_divider.vhd
Compiling Entity Declaration LXP32_DIVIDER
Compiling Architecture RTL of LXP32_DIVIDER
Warning:  /home/under_ksh/lxp32_project/dc/rtl/lxp32_divider.vhd:30: The architecture rtl has already been analyzed. It is being replaced. (VHD-4)
-- Compiling Source File /home/under_ksh/lxp32_project/dc/rtl/lxp32_interrupt_mux.vhd
Compiling Entity Declaration LXP32_INTERRUPT_MUX
Compiling Architecture RTL of LXP32_INTERRUPT_MUX
Warning:  /home/under_ksh/lxp32_project/dc/rtl/lxp32_interrupt_mux.vhd:34: The architecture rtl has already been analyzed. It is being replaced. (VHD-4)
-- Compiling Source File /home/under_ksh/lxp32_project/dc/rtl/lxp32c_top.vhd
Compiling Entity Declaration LXP32C_TOP
Compiling Architecture RTL of LXP32C_TOP
Warning:  /home/under_ksh/lxp32_project/dc/rtl/lxp32c_top.vhd:62: The architecture rtl has already been analyzed. It is being replaced. (VHD-4)
-- Compiling Source File /home/under_ksh/lxp32_project/dc/rtl/lxp32_icache.vhd
Compiling Entity Declaration LXP32_ICACHE
Compiling Architecture RTL of LXP32_ICACHE
Warning:  /home/under_ksh/lxp32_project/dc/rtl/lxp32_icache.vhd:41: The architecture rtl has already been analyzed. It is being replaced. (VHD-4)
[Failure] WORK.RTL/LXP32_ALU is obsolete (used WORK.LXP32_MUL_OPT is more recent)
[Failure] WORK.RTL/LXP32_ALU is obsolete (used WORK.LXP32_DIVIDER is more recent)
[Failure] WORK.RTL/LXP32_CPU is obsolete (used WORK.LXP32_INTERRUPT_MUX is more recent)
Presto compilation completed successfully.
1
# top module name을 elaborate 뒤에 작성
elaborate $top_module
Loading db file '/usr/synopsys/SYN/libraries/syn/gtech.db'
Loading db file '/usr/synopsys/SYN/libraries/syn/standard.sldb'
  Loading link library 'saed32sram_ss0p95v125c'
  Loading link library 'saed32hvt_ss0p95v125c'
  Loading link library 'saed32pll_ss0p95v125c_2p25v'
  Loading link library 'saed32io_fc_ss0p95v125c_2p25v'
  Loading link library 'gtech'
Running PRESTO HDLC
Presto compilation completed successfully.
Elaborated 1 design.
Current design is now 'lxp32c_top'.
Information: Building the design 'lxp32_cpu' instantiated from design 'lxp32c_top' with
	the parameters "DBUS_RMW=1'h0,DIVIDER_EN=1'h1,MUL_ARCH="dsp",START_ADDR=32'h00000000". (HDL-193)
Presto compilation completed successfully.
Information: Building the design 'lxp32_icache' instantiated from design 'lxp32c_top' with
	the parameters "BURST_SIZE=16,PREFETCH_SIZE=32". (HDL-193)
Warning:  /home/under_ksh/lxp32_project/dc/rtl/lxp32_icache.vhd:56: The initial value for signal 'init' is not supported for synthesis. Presto ignores it.  (ELAB-130)
Warning:  /home/under_ksh/lxp32_project/dc/rtl/lxp32_icache.vhd:59: The initial value for signal 'near_miss' is not supported for synthesis. Presto ignores it.  (ELAB-130)
Warning:  /home/under_ksh/lxp32_project/dc/rtl/lxp32_icache.vhd:61: The initial value for signal 'wrap_cnt' is not supported for synthesis. Presto ignores it.  (ELAB-130)
Warning:  /home/under_ksh/lxp32_project/dc/rtl/lxp32_icache.vhd:62: The initial value for signal 'burst_cnt' is not supported for synthesis. Presto ignores it.  (ELAB-130)
Warning:  /home/under_ksh/lxp32_project/dc/rtl/lxp32_icache.vhd:63: The initial value for signal 'wb_stb' is not supported for synthesis. Presto ignores it.  (ELAB-130)
Warning:  /home/under_ksh/lxp32_project/dc/rtl/lxp32_icache.vhd:70: The initial value for signal 'current_base' is not supported for synthesis. Presto ignores it.  (ELAB-130)
Warning:  /home/under_ksh/lxp32_project/dc/rtl/lxp32_icache.vhd:71: The initial value for signal 'current_offset' is not supported for synthesis. Presto ignores it.  (ELAB-130)
Warning:  /home/under_ksh/lxp32_project/dc/rtl/lxp32_icache.vhd:72: The initial value for signal 'prev_base' is not supported for synthesis. Presto ignores it.  (ELAB-130)
Warning:  /home/under_ksh/lxp32_project/dc/rtl/lxp32_icache.vhd:73: The initial value for signal 'next_base' is not supported for synthesis. Presto ignores it.  (ELAB-130)
Warning:  /home/under_ksh/lxp32_project/dc/rtl/lxp32_icache.vhd:74: The initial value for signal 'start_offset' is not supported for synthesis. Presto ignores it.  (ELAB-130)
Warning:  /home/under_ksh/lxp32_project/dc/rtl/lxp32_icache.vhd:78: The initial value for signal 'miss' is not supported for synthesis. Presto ignores it.  (ELAB-130)

Inferred memory devices in process
	in routine lxp32_icache_BURST_SIZE16_PREFETCH_SIZE32 line 96 in file
		'/home/under_ksh/lxp32_project/dc/rtl/lxp32_icache.vhd'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|   lli_adr_reg_reg   | Flip-flop |  30   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
	in routine lxp32_icache_BURST_SIZE16_PREFETCH_SIZE32 line 178 in file
		'/home/under_ksh/lxp32_project/dc/rtl/lxp32_icache.vhd'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|      miss_reg       | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
	in routine lxp32_icache_BURST_SIZE16_PREFETCH_SIZE32 line 197 in file
		'/home/under_ksh/lxp32_project/dc/rtl/lxp32_icache.vhd'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|      init_reg       | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
	in routine lxp32_icache_BURST_SIZE16_PREFETCH_SIZE32 line 217 in file
		'/home/under_ksh/lxp32_project/dc/rtl/lxp32_icache.vhd'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|    near_miss_reg    | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
	in routine lxp32_icache_BURST_SIZE16_PREFETCH_SIZE32 line 236 in file
		'/home/under_ksh/lxp32_project/dc/rtl/lxp32_icache.vhd'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|    prev_base_reg    | Flip-flop |  22   |  Y  | N  | N  | N  | N  | N  | N  |
|    burst_cnt_reg    | Flip-flop |   5   |  Y  | N  | N  | N  | N  | N  | N  |
|     wb_stb_reg      | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|    wrap_cnt_reg     | Flip-flop |   2   |  Y  | N  | N  | N  | N  | N  | N  |
|     wb_cti_reg      | Flip-flop |   3   |  Y  | N  | N  | N  | N  | N  | N  |
|     burst1_reg      | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
| current_offset_reg  | Flip-flop |   8   |  Y  | N  | N  | N  | N  | N  | N  |
|  start_offset_reg   | Flip-flop |   8   |  Y  | N  | N  | N  | N  | N  | N  |
|  current_base_reg   | Flip-flop |  22   |  Y  | N  | N  | N  | N  | N  | N  |
|    next_base_reg    | Flip-flop |  22   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
Information: Building the design 'lxp32_fetch' instantiated from design 'lxp32_cpu_0_1_dsp_00000000' with
	the parameters "START_ADDR=32'h00000000". (HDL-193)
Warning:  /home/under_ksh/lxp32_project/dc/rtl/lxp32_fetch.vhd:42: The initial value for signal 'init' is not supported for synthesis. Presto ignores it.  (ELAB-130)
Warning:  /home/under_ksh/lxp32_project/dc/rtl/lxp32_fetch.vhd:43: The initial value for signal 'init_cnt' is not supported for synthesis. Presto ignores it.  (ELAB-130)
Warning:  /home/under_ksh/lxp32_project/dc/rtl/lxp32_fetch.vhd:45: The initial value for signal 'fetch_addr' is not supported for synthesis. Presto ignores it.  (ELAB-130)
Warning:  /home/under_ksh/lxp32_project/dc/rtl/lxp32_fetch.vhd:48: The initial value for signal 'suppress_re' is not supported for synthesis. Presto ignores it.  (ELAB-130)
Warning:  /home/under_ksh/lxp32_project/dc/rtl/lxp32_fetch.vhd:50: The initial value for signal 'requested' is not supported for synthesis. Presto ignores it.  (ELAB-130)
Warning:  /home/under_ksh/lxp32_project/dc/rtl/lxp32_fetch.vhd:60: The initial value for signal 'jr' is not supported for synthesis. Presto ignores it.  (ELAB-130)
Warning:  /home/under_ksh/lxp32_project/dc/rtl/lxp32_fetch.vhd:182: Initial values for signals/variables are not supported for synthesis by default. They are ignored. (VHD-7)
'report' output: Fetch: buffer should be empty
'report' output: Fetch: incorrect data
'report' output: Fetch: incorrect current_ip
'report' output: Fetch: incorrect next_ip

Inferred memory devices in process
	in routine lxp32_fetch_00000000 line 80 in file
		'/home/under_ksh/lxp32_project/dc/rtl/lxp32_fetch.vhd'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|    init_cnt_reg     | Flip-flop |   8   |  Y  | N  | N  | N  | N  | N  | N  |
|      init_reg       | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
	in routine lxp32_fetch_00000000 line 99 in file
		'/home/under_ksh/lxp32_project/dc/rtl/lxp32_fetch.vhd'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|   current_ip_reg    | Flip-flop |  30   |  Y  | N  | N  | N  | N  | N  | N  |
|   fetch_addr_reg    | Flip-flop |  30   |  Y  | N  | N  | N  | N  | N  | N  |
|    requested_reg    | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|       jr_reg        | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|   suppress_re_reg   | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|     next_ip_reg     | Flip-flop |  30   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
Information: Building the design 'lxp32_decode'. (HDL-193)
Warning:  /home/under_ksh/lxp32_project/dc/rtl/lxp32_decode.vhd:70: The initial value for signal 'state' is not supported for synthesis. Presto ignores it.  (ELAB-130)
Warning:  /home/under_ksh/lxp32_project/dc/rtl/lxp32_decode.vhd:84: The initial value for signal 'self_busy' is not supported for synthesis. Presto ignores it.  (ELAB-130)
Warning:  /home/under_ksh/lxp32_project/dc/rtl/lxp32_decode.vhd:86: The initial value for signal 'valid_out' is not supported for synthesis. Presto ignores it.  (ELAB-130)
Warning:  /home/under_ksh/lxp32_project/dc/rtl/lxp32_decode.vhd:102: The initial value for signal 'interrupt_ready' is not supported for synthesis. Presto ignores it.  (ELAB-130)

Statistics for case statements in always block at line 120 in file
	'/home/under_ksh/lxp32_project/dc/rtl/lxp32_decode.vhd'
===============================================
|           Line           |  full/ parallel  |
===============================================
|           168            |    auto/auto     |
===============================================

Inferred memory devices in process
	in routine lxp32_decode line 120 in file
		'/home/under_ksh/lxp32_project/dc/rtl/lxp32_decode.vhd'.
=================================================================================
|     Register Name     |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
=================================================================================
|      dst_out_reg      | Flip-flop |   8   |  Y  | N  | N  | N  | N  | N  | N  |
|     valid_out_reg     | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|     self_busy_reg     | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|       state_reg       | Flip-flop |   3   |  Y  | N  | N  | N  | N  | N  | N  |
|  interrupt_ready_reg  | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|   cmd_loadop3_o_reg   | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|   cmd_signed_o_reg    | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|    cmd_dbus_o_reg     | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
| cmd_dbus_store_o_reg  | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|  cmd_dbus_byte_o_reg  | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|   cmd_addsub_o_reg    | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
| cmd_negate_op2_o_reg  | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|     cmd_mul_o_reg     | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|     cmd_div_o_reg     | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|   cmd_div_mod_o_reg   | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|     cmd_cmp_o_reg     | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|    cmd_jump_o_reg     | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|     cmd_and_o_reg     | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|     cmd_xor_o_reg     | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|    cmd_shift_o_reg    | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
| cmd_shift_right_o_reg | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|    rd1_select_reg     | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|    rd1_direct_reg     | Flip-flop |  32   |  Y  | N  | N  | N  | N  | N  | N  |
|    rd2_select_reg     | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|    rd2_direct_reg     | Flip-flop |  32   |  Y  | N  | N  | N  | N  | N  | N  |
|       op3_o_reg       | Flip-flop |  32   |  Y  | N  | N  | N  | N  | N  | N  |
|    jump_type_o_reg    | Flip-flop |   4   |  Y  | N  | N  | N  | N  | N  | N  |
=================================================================================

Inferred memory devices in process
	in routine lxp32_decode line 307 in file
		'/home/under_ksh/lxp32_project/dc/rtl/lxp32_decode.vhd'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|     rd2_reg_reg     | Flip-flop |   8   |  Y  | N  | N  | N  | N  | N  | N  |
|     rd1_reg_reg     | Flip-flop |   8   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
Information: Building the design 'lxp32_execute' instantiated from design 'lxp32_cpu_0_1_dsp_00000000' with
	the parameters "DBUS_RMW=1'h0,DIVIDER_EN=1'h1,MUL_ARCH="dsp"". (HDL-193)
Warning:  /home/under_ksh/lxp32_project/dc/rtl/lxp32_execute.vhd:96: The initial value for signal 'jump_valid' is not supported for synthesis. Presto ignores it.  (ELAB-130)
Warning:  /home/under_ksh/lxp32_project/dc/rtl/lxp32_execute.vhd:115: The initial value for signal 'interrupt_return' is not supported for synthesis. Presto ignores it.  (ELAB-130)

Inferred memory devices in process
	in routine lxp32_execute_0_1_dsp line 173 in file
		'/home/under_ksh/lxp32_project/dc/rtl/lxp32_execute.vhd'.
================================================================================
|    Register Name     |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
================================================================================
|     jump_dst_reg     | Flip-flop |  30   |  Y  | N  | N  | N  | N  | N  | N  |
|    jump_valid_reg    | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
| interrupt_return_reg | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
================================================================================

Inferred memory devices in process
	in routine lxp32_execute_0_1_dsp line 245 in file
		'/home/under_ksh/lxp32_project/dc/rtl/lxp32_execute.vhd'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|     dst_reg_reg     | Flip-flop |   8   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
Information: Building the design 'lxp32_scratchpad'. (HDL-193)

Inferred memory devices in process
	in routine lxp32_scratchpad line 73 in file
		'/home/under_ksh/lxp32_project/dc/rtl/lxp32_scratchpad.vhd'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|    wdata_reg_reg    | Flip-flop |  32   |  Y  | N  | N  | N  | N  | N  | N  |
| ram1_collision_reg  | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
| ram2_collision_reg  | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
Information: Building the design 'lxp32_interrupt_mux'. (HDL-193)
Warning:  /home/under_ksh/lxp32_project/dc/rtl/lxp32_interrupt_mux.vhd:36: The initial value for signal 'irq_reg' is not supported for synthesis. Presto ignores it.  (ELAB-130)
Warning:  /home/under_ksh/lxp32_project/dc/rtl/lxp32_interrupt_mux.vhd:39: The initial value for signal 'state' is not supported for synthesis. Presto ignores it.  (ELAB-130)
Warning:  /home/under_ksh/lxp32_project/dc/rtl/lxp32_interrupt_mux.vhd:41: The initial value for signal 'pending_interrupts' is not supported for synthesis. Presto ignores it.  (ELAB-130)
Warning:  /home/under_ksh/lxp32_project/dc/rtl/lxp32_interrupt_mux.vhd:43: The initial value for signal 'interrupt_valid' is not supported for synthesis. Presto ignores it.  (ELAB-130)
Warning:  /home/under_ksh/lxp32_project/dc/rtl/lxp32_interrupt_mux.vhd:45: The initial value for signal 'interrupts_enabled' is not supported for synthesis. Presto ignores it.  (ELAB-130)
Warning:  /home/under_ksh/lxp32_project/dc/rtl/lxp32_interrupt_mux.vhd:46: The initial value for signal 'interrupts_blocked' is not supported for synthesis. Presto ignores it.  (ELAB-130)

Statistics for case statements in always block at line 56 in file
	'/home/under_ksh/lxp32_project/dc/rtl/lxp32_interrupt_mux.vhd'
===============================================
|           Line           |  full/ parallel  |
===============================================
|            72            |    auto/auto     |
===============================================

Inferred memory devices in process
	in routine lxp32_interrupt_mux line 56 in file
		'/home/under_ksh/lxp32_project/dc/rtl/lxp32_interrupt_mux.vhd'.
==================================================================================
|     Register Name      |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
==================================================================================
| interrupt_vector_o_reg | Flip-flop |   3   |  Y  | N  | N  | N  | N  | N  | N  |
|      irq_reg_reg       | Flip-flop |   8   |  Y  | N  | N  | N  | N  | N  | N  |
| pending_interrupts_reg | Flip-flop |   8   |  Y  | N  | N  | N  | N  | N  | N  |
|       state_reg        | Flip-flop |   2   |  Y  | N  | N  | N  | N  | N  | N  |
|  interrupt_valid_reg   | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
==================================================================================

Inferred memory devices in process
	in routine lxp32_interrupt_mux line 99 in file
		'/home/under_ksh/lxp32_project/dc/rtl/lxp32_interrupt_mux.vhd'.
==================================================================================
|     Register Name      |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
==================================================================================
| interrupts_blocked_reg | Flip-flop |   8   |  Y  | N  | N  | N  | N  | N  | N  |
| interrupts_enabled_reg | Flip-flop |   8   |  Y  | N  | N  | N  | N  | N  | N  |
==================================================================================
Presto compilation completed successfully.
Information: Building the design 'lxp32_ram128x32'. (HDL-193)
Presto compilation completed successfully.
Information: Building the design 'lxp32_ubuf' instantiated from design 'lxp32_fetch_00000000' with
	the parameters "DATA_WIDTH=32". (HDL-193)
Warning:  /home/under_ksh/lxp32_project/dc/rtl/lxp32_ubuf.vhd:38: The initial value for signal 'empty' is not supported for synthesis. Presto ignores it.  (ELAB-130)
Warning:  /home/under_ksh/lxp32_project/dc/rtl/lxp32_ubuf.vhd:39: The initial value for signal 'full' is not supported for synthesis. Presto ignores it.  (ELAB-130)

Inferred memory devices in process
	in routine lxp32_ubuf_DATA_WIDTH32 line 50 in file
		'/home/under_ksh/lxp32_project/dc/rtl/lxp32_ubuf.vhd'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|      regs_reg       | Flip-flop |  64   |  Y  | N  | N  | N  | N  | N  | N  |
|      empty_reg      | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|      full_reg       | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
Information: Building the design 'lxp32_alu' instantiated from design 'lxp32_execute_0_1_dsp' with
	the parameters "DIVIDER_EN=1'h1,MUL_ARCH="dsp"". (HDL-193)
Warning:  /home/under_ksh/lxp32_project/dc/rtl/lxp32_alu.vhd:82: The initial value for signal 'busy' is not supported for synthesis. Presto ignores it.  (ELAB-130)

Inferred memory devices in process
	in routine lxp32_alu_1_dsp line 103 in file
		'/home/under_ksh/lxp32_project/dc/rtl/lxp32_alu.vhd'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|     cmp_s2_reg      | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|     cmp_eq_reg      | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|    cmp_carry_reg    | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|     cmp_s1_reg      | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
	in routine lxp32_alu_1_dsp line 237 in file
		'/home/under_ksh/lxp32_project/dc/rtl/lxp32_alu.vhd'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|      busy_reg       | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
Information: Building the design 'lxp32_dbus' instantiated from design 'lxp32_execute_0_1_dsp' with
	the parameters "RMW=1'h0". (HDL-193)
Warning:  /home/under_ksh/lxp32_project/dc/rtl/lxp32_dbus.vhd:49: The initial value for signal 'strobe' is not supported for synthesis. Presto ignores it.  (ELAB-130)
Warning:  /home/under_ksh/lxp32_project/dc/rtl/lxp32_dbus.vhd:50: The initial value for signal 'we_out' is not supported for synthesis. Presto ignores it.  (ELAB-130)
Warning:  /home/under_ksh/lxp32_project/dc/rtl/lxp32_dbus.vhd:99: DEFAULT branch of CASE statement cannot be reached. (ELAB-311)
'report' output: Misaligned word-granular access on data bus

Statistics for case statements in always block at line 62 in file
	'/home/under_ksh/lxp32_project/dc/rtl/lxp32_dbus.vhd'
===============================================
|           Line           |  full/ parallel  |
===============================================
|            99            |    auto/auto     |
===============================================

Inferred memory devices in process
	in routine lxp32_dbus_0 line 62 in file
		'/home/under_ksh/lxp32_project/dc/rtl/lxp32_dbus.vhd'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|   dbus_dat_o_reg    | Flip-flop |  32   |  Y  | N  | N  | N  | N  | N  | N  |
|     we_out_reg      | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|     strobe_reg      | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|       sig_reg       | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|    byte_mode_reg    | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|       sel_reg       | Flip-flop |   4   |  Y  | N  | N  | N  | N  | N  | N  |
|       we_reg        | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|   dbus_adr_o_reg    | Flip-flop |  30   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
	in routine lxp32_dbus_0 line 150 in file
		'/home/under_ksh/lxp32_project/dc/rtl/lxp32_dbus.vhd'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|   dbus_rdata_reg    | Flip-flop |  32   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
Information: Building the design 'lxp32_ram256x32'. (HDL-193)
Warning:  /home/under_ksh/lxp32_project/dc/rtl/lxp32_ram256x32.vhd:35: The initial value for signal 'ram' is not supported for synthesis. Presto ignores it.  (ELAB-130)
'report' output: Warning: Is_X returns always FALSE: possible synthesis/simulation mismatch.

Inferred memory devices in process
	in routine lxp32_ram256x32 line 46 in file
		'/home/under_ksh/lxp32_project/dc/rtl/lxp32_ram256x32.vhd'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|       ram_reg       | Flip-flop | 8192  |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
	in routine lxp32_ram256x32 line 57 in file
		'/home/under_ksh/lxp32_project/dc/rtl/lxp32_ram256x32.vhd'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|     rdata_o_reg     | Flip-flop |  32   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================
Statistics for MUX_OPs
========================================================
|  block name/line   | Inputs | Outputs | # sel inputs |
========================================================
| lxp32_ram256x32/64 |  256   |   32    |      8       |
========================================================
Presto compilation completed successfully.
Information: Building the design 'lxp32_mul_dsp'. (HDL-193)
Warning:  /home/under_ksh/lxp32_project/dc/rtl/lxp32_mul_dsp.vhd:37: The initial value for signal 'ceo' is not supported for synthesis. Presto ignores it.  (ELAB-130)

Inferred memory devices in process
	in routine lxp32_mul_dsp line 69 in file
		'/home/under_ksh/lxp32_project/dc/rtl/lxp32_mul_dsp.vhd'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|       ceo_reg       | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
Information: Building the design 'lxp32_divider'. (HDL-193)
Warning:  /home/under_ksh/lxp32_project/dc/rtl/lxp32_divider.vhd:42: The initial value for signal 'fsm_ce' is not supported for synthesis. Presto ignores it.  (ELAB-130)
Warning:  /home/under_ksh/lxp32_project/dc/rtl/lxp32_divider.vhd:54: The initial value for signal 'cnt' is not supported for synthesis. Presto ignores it.  (ELAB-130)
Warning:  /home/under_ksh/lxp32_project/dc/rtl/lxp32_divider.vhd:56: The initial value for signal 'ceo' is not supported for synthesis. Presto ignores it.  (ELAB-130)

Inferred memory devices in process
	in routine lxp32_divider line 78 in file
		'/home/under_ksh/lxp32_project/dc/rtl/lxp32_divider.vhd'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|     inv_res_reg     | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|     fsm_ce_reg      | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
| want_remainder_reg  | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
	in routine lxp32_divider line 110 in file
		'/home/under_ksh/lxp32_project/dc/rtl/lxp32_divider.vhd'.
=================================================================================
|     Register Name     |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
=================================================================================
|   sum_subtract_reg    | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|        cnt_reg        | Flip-flop |   6   |  Y  | N  | N  | N  | N  | N  | N  |
|        ceo_reg        | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|      divisor_reg      | Flip-flop |  33   |  Y  | N  | N  | N  | N  | N  | N  |
|     dividend_reg      | Flip-flop |  32   |  Y  | N  | N  | N  | N  | N  | N  |
| partial_remainder_reg | Flip-flop |  33   |  Y  | N  | N  | N  | N  | N  | N  |
=================================================================================

Inferred memory devices in process
	in routine lxp32_divider line 155 in file
		'/home/under_ksh/lxp32_project/dc/rtl/lxp32_divider.vhd'.
=====================================================================================
|       Register Name       |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
=====================================================================================
|  remainder_corrector_reg  | Flip-flop |  32   |  Y  | N  | N  | N  | N  | N  | N  |
| remainder_corrector_1_reg | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|     remainder_pos_reg     | Flip-flop |  32   |  Y  | N  | N  | N  | N  | N  | N  |
=====================================================================================
Presto compilation completed successfully.
Information: Building the design 'lxp32_shifter'. (HDL-193)
Warning:  /home/under_ksh/lxp32_project/dc/rtl/lxp32_shifter.vhd:46: The initial value for signal 'ceo' is not supported for synthesis. Presto ignores it.  (ELAB-130)

Inferred memory devices in process
	in routine lxp32_shifter line 66 in file
		'/home/under_ksh/lxp32_project/dc/rtl/lxp32_shifter.vhd'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|  stage2_right_reg   | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|       ceo_reg       | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|   stage2_data_reg   | Flip-flop |  32   |  Y  | N  | N  | N  | N  | N  | N  |
|    stage2_s_reg     | Flip-flop |   2   |  Y  | N  | N  | N  | N  | N  | N  |
|   stage2_fill_reg   | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
Information: Building the design 'lxp32_mul16x16'. (HDL-193)

Inferred memory devices in process
	in routine lxp32_mul16x16 line 29 in file
		'/home/under_ksh/lxp32_project/dc/rtl/lxp32_mul16x16.vhd'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|       p_o_reg       | Flip-flop |  32   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
Information: Building the design 'lxp32_compl'. (HDL-193)

Inferred memory devices in process
	in routine lxp32_compl line 38 in file
		'/home/under_ksh/lxp32_project/dc/rtl/lxp32_compl.vhd'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|     sum_low_reg     | Flip-flop |  17   |  Y  | N  | N  | N  | N  | N  | N  |
|     d_high_reg      | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
1
set reports_dir $project_dir/reports
/home/under_ksh/lxp32_project/dc/reports
set final_reports_dir $project_dir/final_reports
/home/under_ksh/lxp32_project/dc/final_reports
set design_dir $project_dir/designs
/home/under_ksh/lxp32_project/dc/designs
set outputs_dir $project_dir/outputs
/home/under_ksh/lxp32_project/dc/outputs
if { ! [ file exists $reports_dir ] } { 
    file mkdir $reports_dir
}
if { ! [ file exists $final_reports_dir ] } { 
    file mkdir $final_reports_dir
}
if { ! [ file exists $design_dir] } { 
    file mkdir $design_dir
}
if { ! [ file exists $outputs_dir] } {
    file mkdir $outputs_dir
}
create_clock clk_i -period 2
1
# compile
compile_ultra
Information: Performing power optimization. (PWR-850)
Analyzing: "/home/espanol/libraries/PDKS/SAED32_EDK_12162019/lib/sram/db_nldm/saed32sram_ss0p95v125c.db"
Library analysis succeeded.
Information: Running optimization using a maximum of 16 cores. (OPT-1500)
Information: Evaluating DesignWare library utilization. (UISN-27)

============================================================================
| DesignWare Building Block Library  |         Version         | Available |
============================================================================
| Basic DW Building Blocks           | N-2017.09-DWBB_201709.3 |     *     |
| Licensed DW Building Blocks        | N-2017.09-DWBB_201709.3 |     *     |
============================================================================

Information: Sequential output inversion is enabled.  SVF file must be used for formal verification. (OPT-1208)

Information: There are 170 potential problems in your design. Please run 'check_design' for more information. (LINT-99)

Information: Uniquified 2 instances of design 'lxp32_ram128x32'. (OPT-1056)
Information: Uniquified 2 instances of design 'lxp32_ram256x32'. (OPT-1056)
Information: Uniquified 3 instances of design 'lxp32_mul16x16'. (OPT-1056)
  Simplifying Design 'lxp32c_top'

  Loading target library 'saed32sram_ss0p95v125c'
  Loading target library 'saed32pll_ss0p95v125c_2p25v'
  Loading target library 'saed32io_fc_ss0p95v125c_2p25v'
Loaded alib file './alib-52/saed32sram_ss0p95v125c.db.alib' (placeholder)
Loaded alib file './alib-52/saed32hvt_ss0p95v125c.db.alib'
Loaded alib file './alib-52/saed32pll_ss0p95v125c_2p25v.db.alib' (placeholder)
Loaded alib file './alib-52/saed32io_fc_ss0p95v125c_2p25v.db.alib' (placeholder)
  Building model 'DW01_NAND2'
Information: Ungrouping hierarchy icache_inst before Pass 1 (OPT-776)
Information: Ungrouping hierarchy cpu_inst/fetch_inst before Pass 1 (OPT-776)
Information: Ungrouping hierarchy cpu_inst/decode_inst before Pass 1 (OPT-776)
Information: Ungrouping hierarchy cpu_inst/interrupt_mux_inst before Pass 1 (OPT-776)
Information: Ungrouping hierarchy icache_inst/sram_inst1 before Pass 1 (OPT-776)
Information: Ungrouping hierarchy icache_inst/sram_inst2 before Pass 1 (OPT-776)
Information: Ungrouping hierarchy cpu_inst/fetch_inst/ubuf_inst before Pass 1 (OPT-776)
Information: Ungrouping hierarchy cpu_inst/execute_inst/dbus_inst before Pass 1 (OPT-776)
Information: Ungrouping hierarchy cpu_inst/execute_inst/alu_inst/mul_inst before Pass 1 (OPT-776)
Information: Ungrouping hierarchy cpu_inst/execute_inst/alu_inst/divider_inst before Pass 1 (OPT-776)
Information: Ungrouping hierarchy cpu_inst/execute_inst/alu_inst/shifter_inst before Pass 1 (OPT-776)
Information: Ungrouping hierarchy cpu_inst/execute_inst/alu_inst/mul_inst/mul00_inst before Pass 1 (OPT-776)
Information: Ungrouping hierarchy cpu_inst/execute_inst/alu_inst/divider_inst/compl_op1_inst before Pass 1 (OPT-776)
Information: Ungrouping hierarchy cpu_inst/execute_inst/alu_inst/mul_inst/mul10_inst before Pass 1 (OPT-776)
Information: Ungrouping hierarchy cpu_inst/execute_inst/alu_inst/mul_inst/mul01_inst before Pass 1 (OPT-776)
Information: Ungrouping 15 of 22 hierarchies before Pass 1 (OPT-775)
Information: State dependent leakage is now switched from on to off.

  Beginning Pass 1 Mapping
  ------------------------
.
  Processing 'lxp32_ram256x32_0'
  Processing 'lxp32c_top'
Information: Added key list 'DesignWare' to design 'lxp32c_top'. (DDB-72)
Information: The register 'icache_inst/wb_cti_reg[1]' is a constant and will be removed. (OPT-1206)
 Implement Synthetic for 'lxp32c_top'.
  Processing 'lxp32_execute_0_1_dsp'
  Processing 'lxp32_scratchpad'
Information: Added key list 'DesignWare' to design 'lxp32_scratchpad'. (DDB-72)
  Processing 'lxp32_alu_1_dsp'
Information: Added key list 'DesignWare' to design 'lxp32_alu_1_dsp'. (DDB-72)
 Implement Synthetic for 'lxp32_alu_1_dsp'.
  Processing 'lxp32_cpu_0_1_dsp_00000000'
 Implement Synthetic for 'lxp32_cpu_0_1_dsp_00000000'.

  Updating timing information
Information: Updating design information... (UID-85)
Information: The library cell 'PMT3_HVT' in the library 'saed32hvt_ss0p95v125c' is not characterized for internal power. (PWR-536)
Information: The library cell 'PMT2_HVT' in the library 'saed32hvt_ss0p95v125c' is not characterized for internal power. (PWR-536)
Information: The library cell 'PMT1_HVT' in the library 'saed32hvt_ss0p95v125c' is not characterized for internal power. (PWR-536)
Information: The library cell 'NMT3_HVT' in the library 'saed32hvt_ss0p95v125c' is not characterized for internal power. (PWR-536)
Information: The library cell 'NMT2_HVT' in the library 'saed32hvt_ss0p95v125c' is not characterized for internal power. (PWR-536)
Information: The library cell 'NMT1_HVT' in the library 'saed32hvt_ss0p95v125c' is not characterized for internal power. (PWR-536)
Information: The target library(s) contains cell(s), other than black boxes, that are not characterized for internal power. (PWR-24)
Information: Complementing port 'jump_ready_i' in design 'lxp32_execute_0_1_dsp'.
	 The new name of the port is 'jump_ready_i_BAR'. (OPT-319)
Information: Complementing port 'cmd_shift_right_i' in design 'lxp32_alu_1_dsp'.
	 The new name of the port is 'cmd_shift_right_i_BAR'. (OPT-319)
Information: Complementing port 'cmd_shift_right_i' in design 'lxp32_execute_0_1_dsp'.
	 The new name of the port is 'cmd_shift_right_i_BAR'. (OPT-319)
Information: Complementing port 'valid_i' in design 'lxp32_alu_1_dsp'.
	 The new name of the port is 'valid_i_BAR'. (OPT-319)

Threshold voltage group cell usage:
>> saed32cell_hvt 100.00%, saed32cell_svt 0.00%

  Beginning Mapping Optimizations  (Ultra High effort)
  -------------------------------
Information: Added key list 'DesignWare' to design 'lxp32_cpu_0_1_dsp_00000000'. (DDB-72)
Information: Ungrouping hierarchy cpu_inst/scratchpad_inst 'lxp32_scratchpad' #insts = 162. (OPT-777)
Information: Ungrouping hierarchy cpu_inst/execute_inst/alu_inst 'lxp32_alu_1_dsp' #insts = 1823. (OPT-777)
Information: Added key list 'DesignWare' to design 'lxp32_execute_0_1_dsp'. (DDB-72)
Information: Ungrouping hierarchy cpu_inst 'lxp32_cpu_0_1_dsp_00000000' #insts = 1902. (OPT-777)
  Mapping Optimization (Phase 1)
  Mapping Optimization (Phase 2)
  Mapping Optimization (Phase 3)

Threshold voltage group cell usage:
>> saed32cell_hvt 100.00%, saed32cell_svt 0.00%

  Beginning Constant Register Removal
  -----------------------------------

Threshold voltage group cell usage:
>> saed32cell_hvt 100.00%, saed32cell_svt 0.00%

  Beginning Global Optimizations
  ------------------------------
  Numerical Synthesis (Phase 1)
  Numerical Synthesis (Phase 2)
  Global Optimization (Phase 1)
  Global Optimization (Phase 2)
  Global Optimization (Phase 3)
  Global Optimization (Phase 4)
  Global Optimization (Phase 5)
  Global Optimization (Phase 6)
  Global Optimization (Phase 7)
  Global Optimization (Phase 8)
  Global Optimization (Phase 9)
  Global Optimization (Phase 10)
  Global Optimization (Phase 11)
  Global Optimization (Phase 12)
  Global Optimization (Phase 13)
  Global Optimization (Phase 14)
  Global Optimization (Phase 15)
  Global Optimization (Phase 16)
  Global Optimization (Phase 17)
  Global Optimization (Phase 18)
  Global Optimization (Phase 19)
  Global Optimization (Phase 20)
  Global Optimization (Phase 21)
  Global Optimization (Phase 22)
  Global Optimization (Phase 23)
  Global Optimization (Phase 24)
  Global Optimization (Phase 25)
  Global Optimization (Phase 26)
  Global Optimization (Phase 27)
  Global Optimization (Phase 28)
  Global Optimization (Phase 29)
  Global Optimization (Phase 30)
  Global Optimization (Phase 31)
  Mapping 'lxp32_execute_0_1_dsp_DW_mult_uns_2'

Threshold voltage group cell usage:
>> saed32cell_hvt 100.00%, saed32cell_svt 0.00%

  Beginning Isolate Ports
  -----------------------

Threshold voltage group cell usage:
>> saed32cell_hvt 100.00%, saed32cell_svt 0.00%

  Beginning Delay Optimization
  ----------------------------

                                  TOTAL                                                
   ELAPSED            WORST NEG   SETUP    DESIGN                              LEAKAGE 
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT            POWER  
  --------- --------- --------- --------- --------- ------------------------- ---------
    0:03:57  260076.4      0.85    3705.1      27.5                           4210547968.0000
    0:04:48  260460.4      0.50    3884.8      30.6                           4211652096.0000
    0:04:48  260460.4      0.50    3884.8      30.6                           4211652096.0000
    0:04:54  260458.9      0.50    3884.9      40.0                           4211660800.0000

Threshold voltage group cell usage:
>> saed32cell_hvt 100.00%, saed32cell_svt 0.00%

  Beginning WLM Backend Optimization
  --------------------------------------
    0:05:19  259582.4      0.49    3905.6      39.1                           4182604032.0000
    0:05:27  258385.1      0.49    3924.3      39.1                           4150742784.0000
    0:05:32  258299.2      0.49    3923.6      39.1                           4147443712.0000
    0:05:37  258150.5      0.49    3824.7      38.3                           4120706304.0000
    0:05:37  258150.5      0.49    3824.7      38.3                           4120706304.0000
    0:05:40  258165.5      0.50    3827.6      38.3                           4121309184.0000
    0:05:40  258165.5      0.50    3827.6      38.3                           4121309184.0000
    0:05:40  258165.5      0.50    3827.6      38.3                           4121309184.0000
    0:05:40  258165.5      0.50    3827.6      38.3                           4121309184.0000
    0:05:41  258165.5      0.50    3827.6      38.3                           4121309184.0000
    0:05:41  258165.5      0.50    3827.6      38.3                           4121309184.0000
    0:05:56  258188.9      0.47    3977.8      37.6                           4121668096.0000
    0:05:56  258188.9      0.47    3977.8      37.6                           4121668096.0000
    0:05:57  258189.4      0.47    3977.8      37.6                           4121674752.0000
    0:05:57  258189.4      0.47    3977.8      37.6                           4121674752.0000
    0:05:58  258197.3      0.47    3977.8      37.6                           4121824000.0000
    0:05:58  258197.3      0.47    3977.8      37.6                           4121824000.0000
    0:06:00  258197.3      0.47    3977.8      37.6                           4121824000.0000
    0:06:00  258197.3      0.47    3977.8      37.6                           4121824000.0000
    0:06:00  258197.3      0.47    3977.8      37.6                           4121824000.0000
    0:06:00  258197.3      0.47    3977.8      37.6                           4121824000.0000
    0:06:02  258197.3      0.47    3977.8      37.6                           4121824000.0000


  Beginning Design Rule Fixing  (max_transition)  (max_capacitance)
  ----------------------------

                                  TOTAL                                                
   ELAPSED            WORST NEG   SETUP    DESIGN                              LEAKAGE 
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT            POWER  
  --------- --------- --------- --------- --------- ------------------------- ---------
    0:06:02  258197.3      0.47    3977.8      37.6                           4121824000.0000
  Global Optimization (Phase 32)
  Global Optimization (Phase 33)
  Global Optimization (Phase 34)
    0:06:15  258275.3      0.46    3920.9       0.0                           4125051648.0000
    0:06:16  258278.4      0.46    3920.7       0.5                           4124817664.0000

Threshold voltage group cell usage:
>> saed32cell_hvt 100.00%, saed32cell_svt 0.00%


  Beginning Leakage Power Optimization  (max_leakage_power 0)
  ------------------------------------

                                  TOTAL                                                
   ELAPSED            WORST NEG   SETUP    DESIGN                              LEAKAGE 
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT            POWER  
  --------- --------- --------- --------- --------- ------------------------- ---------
    0:06:16  258278.4      0.46    3920.7       0.5                           4124817664.0000
  Global Optimization (Phase 35)
  Global Optimization (Phase 36)
  Global Optimization (Phase 37)
  Global Optimization (Phase 38)
  Global Optimization (Phase 39)
  Global Optimization (Phase 40)
  Global Optimization (Phase 41)
  Global Optimization (Phase 42)
  Global Optimization (Phase 43)
  Global Optimization (Phase 44)
  Global Optimization (Phase 45)
  Global Optimization (Phase 46)
  Global Optimization (Phase 47)
  Global Optimization (Phase 48)
  Global Optimization (Phase 49)
  Global Optimization (Phase 50)
Information: Complementing port 'cmd_negate_op2_i' in design 'lxp32_execute_0_1_dsp'.
	 The new name of the port is 'cmd_negate_op2_i_BAR'. (OPT-319)
    0:06:53  255902.6      0.50    4337.1       9.3 cpu_inst/execute_inst/alu_inst/mul_inst/mul00_inst/p_o_reg[20]/D 4045006848.0000
    0:06:57  255904.1      0.49    4280.6       9.3                           4045092864.0000
    0:07:03  255973.8      0.48    4071.5       9.9                           4046754816.0000
    0:07:03  255973.8      0.48    4071.5       9.9                           4046754816.0000
    0:07:08  256009.9      0.48    3977.1       2.3                           4048629504.0000
    0:07:09  256009.9      0.48    3977.1       2.3                           4048629504.0000
    0:07:12  256079.0      0.48    4126.6       2.3                           4051265024.0000
    0:07:12  256079.0      0.48    4126.6       2.3                           4051265024.0000
    0:07:12  256079.0      0.48    4126.6       2.3                           4051265024.0000
    0:07:12  256079.0      0.48    4126.6       2.3                           4051265024.0000
    0:07:13  256079.0      0.48    4126.6       2.3                           4051265024.0000
    0:07:13  256079.0      0.48    4126.6       2.3                           4051265024.0000
    0:07:19  256120.7      0.47    4076.6      14.6                           4053277440.0000
    0:07:19  256120.7      0.47    4076.6      14.6                           4053277440.0000
    0:07:23  256112.8      0.47    4086.7      17.3                           4052802048.0000
    0:07:23  256112.8      0.47    4086.7      17.3                           4052802048.0000
    0:07:26  256130.8      0.46    4086.4      17.3                           4053377024.0000
    0:07:26  256130.8      0.46    4086.4      17.3                           4053377024.0000
    0:07:29  256172.3      0.45    4093.0      17.4                           4054600192.0000
    0:07:29  256172.3      0.45    4093.0      17.4                           4054600192.0000
    0:07:36  256209.6      0.44    3952.3      14.6                           4056072448.0000
    0:07:36  256209.6      0.44    3952.3      14.6                           4056072448.0000
    0:07:38  256217.0      0.44    3952.4      14.6                           4056338176.0000

                                  TOTAL                                                
   ELAPSED            WORST NEG   SETUP    DESIGN                              LEAKAGE 
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT            POWER  
  --------- --------- --------- --------- --------- ------------------------- ---------
    0:07:40  256217.0      0.44    3952.4      14.6                           4056338176.0000
    0:07:44  254415.6      0.45    3654.6      11.9                           4023281920.0000
    0:07:51  254360.2      0.44    3656.2      11.9                           4022290176.0000
    0:07:54  254318.5      0.44    3650.3      11.9                           4021389056.0000
    0:07:57  254283.5      0.44    3671.1      11.9                           4020291328.0000
    0:08:01  254256.5      0.44    3667.1      11.8                           4019957504.0000
    0:08:01  254256.5      0.44    3667.1      11.8                           4019957504.0000
    0:08:01  254256.5      0.44    3667.1      11.8                           4019957504.0000
    0:08:04  254364.0      0.44    3532.9      11.8                           4026462464.0000
    0:08:15  254353.4      0.44    3482.7       0.0 cpu_inst/execute_inst/alu_inst/mul_inst/mul00_inst/p_o_reg[19]/D 4027053056.0000
    0:08:20  254374.2      0.44    3501.7       0.0 cpu_inst/execute_inst/alu_inst/mul_inst/mul00_inst/p_o_reg[26]/D 4027399936.0000
    0:08:24  254392.5      0.44    3501.7       0.0                           4027504384.0000
    0:08:28  254413.8      0.43    3443.4       0.0                           4028389376.0000
    0:08:30  254429.3      0.43    3377.9       0.0                           4029402624.0000
    0:08:32  254429.6      0.43    3377.9       0.0                           4029420544.0000
    0:08:50  254368.1      0.43    3374.4       0.0                           4024806656.0000
Loading db file '/home/espanol/libraries/PDKS/SAED32_EDK_12162019/lib/stdcell_hvt/db_nldm/saed32hvt_ss0p95v125c.db'
Loading db file '/home/espanol/libraries/PDKS/SAED32_EDK_12162019/lib/sram/db_nldm/saed32sram_ss0p95v125c.db'
Loading db file '/home/espanol/libraries/PDKS/SAED32_EDK_12162019/lib/pll/db_nldm/saed32pll_ss0p95v125c_2p25v.db'
Loading db file '/home/espanol/libraries/PDKS/SAED32_EDK_12162019/lib/io_std/db_nldm/saed32io_fc_ss0p95v125c_2p25v.db'


Note: Symbol # after min delay cost means estimated hold TNS across all active scenarios 


  Optimization Complete
  ---------------------
Warning: Design 'lxp32c_top' contains 1 high-fanout nets. A fanout number of 1000 will be used for delay calculations involving these nets. (TIM-134)
     Net 'cpu_inst/scratchpad_inst/ram_inst2/clk_i': 17423 load(s), 1 driver(s)
  Loading target library 'saed32sram_ss0p95v125c'
  Loading target library 'saed32pll_ss0p95v125c_2p25v'
  Loading target library 'saed32io_fc_ss0p95v125c_2p25v'
Information: State dependent leakage is now switched from off to on.
Information: Propagating switching activity (low effort zero delay simulation). (PWR-6)
Warning: Design has unannotated black box outputs. (PWR-428)
1
# design and synthetic file
report_design > $design_dir/design
report_synthetic > $design_dir/synthetic
# timing, area and power reports
report_timing > $final_reports_dir/timing.txt
sh cat $final_reports_dir/timing.txt
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : lxp32c_top
Version: N-2017.09-SP3
Date   : Thu Nov 25 01:18:14 2021
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: ss0p95v125c   Library: saed32sram_ss0p95v125c
Wire Load Model Mode: enclosed

  Startpoint: cpu_inst/decode_inst/rd2_select_reg
              (rising edge-triggered flip-flop clocked by clk_i)
  Endpoint: cpu_inst/execute_inst/alu_inst/mul_inst/mul00_inst/p_o_reg[21]
            (rising edge-triggered flip-flop clocked by clk_i)
  Path Group: clk_i
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  lxp32c_top         280000                saed32sram_ss0p95v125c
  lxp32_execute_0_1_dsp
                     16000                 saed32sram_ss0p95v125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  cpu_inst/decode_inst/rd2_select_reg/CLK (DFFX1_HVT)     0.00 #     0.00 r
  cpu_inst/decode_inst/rd2_select_reg/Q (DFFX1_HVT)       0.20       0.20 r
  U506/Y (AND2X2_HVT)                                     0.12       0.32 r
  U457/Y (AO22X1_HVT)                                     0.10       0.42 r
  U462/Y (AO21X2_HVT)                                     0.12       0.54 r
  cpu_inst/execute_inst/op2_i[4] (lxp32_execute_0_1_dsp)
                                                          0.00       0.54 r
  cpu_inst/execute_inst/U627/Y (AND2X1_HVT)               0.10       0.64 r
  cpu_inst/execute_inst/U103/Y (XOR2X2_HVT)               0.14       0.78 f
  cpu_inst/execute_inst/U1303/S (FADDX1_HVT)              0.20       0.98 r
  cpu_inst/execute_inst/U1339/CO (FADDX1_HVT)             0.15       1.13 r
  cpu_inst/execute_inst/U1343/S (FADDX1_HVT)              0.23       1.36 f
  cpu_inst/execute_inst/U106/Y (XOR3X2_HVT)               0.25       1.62 r
  cpu_inst/execute_inst/U125/Y (OR2X1_HVT)                0.09       1.71 r
  cpu_inst/execute_inst/U100/Y (AND2X1_HVT)               0.09       1.79 r
  cpu_inst/execute_inst/U99/Y (NAND3X0_HVT)               0.08       1.87 f
  cpu_inst/execute_inst/U123/Y (OR2X1_HVT)                0.10       1.97 f
  cpu_inst/execute_inst/U122/Y (AND2X1_HVT)               0.08       2.05 f
  cpu_inst/execute_inst/U523/Y (INVX2_HVT)                0.04       2.09 r
  cpu_inst/execute_inst/U94/Y (NAND2X0_HVT)               0.05       2.13 f
  cpu_inst/execute_inst/U93/Y (NAND2X0_HVT)               0.07       2.20 r
  cpu_inst/execute_inst/U557/Y (XNOR2X2_HVT)              0.13       2.34 r
  cpu_inst/execute_inst/alu_inst/mul_inst/mul00_inst/p_o_reg[21]/D (DFFX1_HVT)
                                                          0.00       2.34 r
  data arrival time                                                  2.34

  clock clk_i (rise edge)                                 2.00       2.00
  clock network delay (ideal)                             0.00       2.00
  cpu_inst/execute_inst/alu_inst/mul_inst/mul00_inst/p_o_reg[21]/CLK (DFFX1_HVT)
                                                          0.00       2.00 r
  library setup time                                     -0.09       1.91
  data required time                                                 1.91
  --------------------------------------------------------------------------
  data required time                                                 1.91
  data arrival time                                                 -2.34
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.43


1
# 아래로, 어떤 module을 분석할 것인지 개별 설정 가능
# set current_design PE.v
report_area > $final_reports_dir/area.txt
sh cat $final_reports_dir/area.txt
 
****************************************
Report : area
Design : lxp32c_top
Version: N-2017.09-SP3
Date   : Thu Nov 25 01:18:14 2021
****************************************

Library(s) Used:

    saed32hvt_ss0p95v125c (File: /home/espanol/libraries/PDKS/SAED32_EDK_12162019/lib/stdcell_hvt/db_nldm/saed32hvt_ss0p95v125c.db)
    saed32sram_ss0p95v125c (File: /home/espanol/libraries/PDKS/SAED32_EDK_12162019/lib/sram/db_nldm/saed32sram_ss0p95v125c.db)

Number of ports:                          652
Number of nets:                         54133
Number of cells:                        52935
Number of combinational cells:          35499
Number of sequential cells:             17431
Number of macros/black boxes:               2
Number of buf/inv:                       2184
Number of references:                      56

Combinational area:             101270.794524
Buf/Inv area:                     4265.044706
Noncombinational area:          115110.716416
Macro/Black Box area:            37986.582031
Net Interconnect area:          139308.954585

Total cell area:                254368.092971
Total area:                     393677.047557
1
report_power > $final_reports_dir/power.txt
sh cat $final_reports_dir/power.txt
 
****************************************
Report : power
        -analysis_effort low
Design : lxp32c_top
Version: N-2017.09-SP3
Date   : Thu Nov 25 01:18:14 2021
****************************************


Library(s) Used:

    saed32hvt_ss0p95v125c (File: /home/espanol/libraries/PDKS/SAED32_EDK_12162019/lib/stdcell_hvt/db_nldm/saed32hvt_ss0p95v125c.db)
    saed32sram_ss0p95v125c (File: /home/espanol/libraries/PDKS/SAED32_EDK_12162019/lib/sram/db_nldm/saed32sram_ss0p95v125c.db)


Operating Conditions: ss0p95v125c   Library: saed32sram_ss0p95v125c
Wire Load Model Mode: enclosed

Design        Wire Load Model            Library
------------------------------------------------
lxp32c_top             280000            saed32sram_ss0p95v125c
lxp32_execute_0_1_dsp  16000             saed32sram_ss0p95v125c
lxp32_ram256x32_1      140000            saed32sram_ss0p95v125c
lxp32_ram256x32_0      140000            saed32sram_ss0p95v125c


Global Operating Voltage = 0.95 
Power-specific unit information :
    Voltage Units = 1V
    Capacitance Units = 1.000000ff
    Time Units = 1ns
    Dynamic Power Units = 1uW    (derived from V,C,T units)
    Leakage Power Units = 1pW


  Cell Internal Power  =  49.2943 mW  (100%)
  Net Switching Power  =  60.8066 uW    (0%)
                         ---------
Total Dynamic Power    =  49.3551 mW  (100%)

Cell Leakage Power     =   3.6748 mW


                 Internal         Switching           Leakage            Total
Power Group      Power            Power               Power              Power   (   %    )  Attrs
--------------------------------------------------------------------------------------------------
io_pad             0.0000            0.0000            0.0000            0.0000  (   0.00%)
memory           697.4167            1.3604            0.0000          698.7770  (   1.32%)
black_box          0.0000            0.0000            0.0000            0.0000  (   0.00%)
clock_network      0.0000            0.0000            0.0000            0.0000  (   0.00%)
register       4.8543e+04            8.3774        2.2866e+09        5.0838e+04  (  95.85%)
sequential         0.0000            0.0000            0.0000            0.0000  (   0.00%)
combinational     60.5281           51.0689        1.3882e+09        1.4998e+03  (   2.83%)
--------------------------------------------------------------------------------------------------
Total          4.9300e+04 uW        60.8066 uW     3.6748e+09 pW     5.3036e+04 uW
1
# netlist
# write_file -f verilog -hier -output $outputs_dir/syn.v
# write_file -f ddc -hier -output $outputs_dir/syn.ddc
# sdf, sdc
write_sdf -version 1.0 $outputs_dir/syn.sdf
Information: Annotated 'cell' delays are assumed to include load delay. (UID-282)
Information: Writing timing information to file '/home/under_ksh/lxp32_project/dc/outputs/syn.sdf'. (WT-3)
1
write_sdc $outputs_dir/syn.sdc 
1
# flattened netlist
ungroup -all -flatten
1
write_file -f verilog -hier -output $outputs_dir/flat_syn.v
Writing verilog file '/home/under_ksh/lxp32_project/dc/outputs/flat_syn.v'.
Warning: Verilog 'assign' or 'tran' statements are written out. (VO-4)
1
write_file -f ddc -hier -output $outputs_dir/flat_syn.ddc
Writing ddc file '/home/under_ksh/lxp32_project/dc/outputs/flat_syn.ddc'.
1
1
Warning: Cannot use command line editor for terminal type 'xterm'.  (UI-74)
dc_shell> 
Thank you...
