

================================================================
== Vitis HLS Report for 'correlation_Pipeline_VITIS_LOOP_54_9'
================================================================
* Date:           Mon May  5 03:30:38 2025

* Version:        2022.2.2 (Build 3779808 on Feb 17 2023)
* Project:        correlation
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: virtexuplus
* Target device:  xcu55c-fsvh2892-2L-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  5.00 ns|  3.330 ns|     1.35 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |      410|      410|  2.050 us|  2.050 us|  410|  410|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                   |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |     Loop Name     |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_54_9  |      408|      408|        13|          4|          1|   100|       yes|
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+---------------------+---------+------+---------+---------+-----+
|         Name        | BRAM_18K|  DSP |    FF   |   LUT   | URAM|
+---------------------+---------+------+---------+---------+-----+
|DSP                  |        -|     -|        -|        -|    -|
|Expression           |        -|     -|        0|       86|    -|
|FIFO                 |        -|     -|        -|        -|    -|
|Instance             |        -|     -|        -|        -|    -|
|Memory               |        -|     -|        -|        -|    -|
|Multiplexer          |        -|     -|        -|      116|    -|
|Register             |        -|     -|      302|        -|    -|
+---------------------+---------+------+---------+---------+-----+
|Total                |        0|     0|      302|      202|    0|
+---------------------+---------+------+---------+---------+-----+
|Available SLR        |     1344|  3008|   869120|   434560|  320|
+---------------------+---------+------+---------+---------+-----+
|Utilization SLR (%)  |        0|     0|       ~0|       ~0|    0|
+---------------------+---------+------+---------+---------+-----+
|Available            |     4032|  9024|  2607360|  1303680|  960|
+---------------------+---------+------+---------+---------+-----+
|Utilization (%)      |        0|     0|       ~0|       ~0|    0|
+---------------------+---------+------+---------+---------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +----------------------+----------+----+---+----+------------+------------+
    |     Variable Name    | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +----------------------+----------+----+---+----+------------+------------+
    |add_ln54_fu_139_p2    |         +|   0|  0|  14|           7|           1|
    |add_ln55_1_fu_171_p2  |         +|   0|  0|  20|          13|          13|
    |add_ln55_2_fu_177_p2  |         +|   0|  0|  20|          13|          13|
    |add_ln55_fu_165_p2    |         +|   0|  0|  20|          13|          13|
    |icmp_ln54_fu_133_p2   |      icmp|   0|  0|  10|           7|           6|
    |ap_enable_pp0         |       xor|   0|  0|   2|           1|           2|
    +----------------------+----------+----+---+----+------------+------------+
    |Total                 |          |   0|  0|  86|          54|          48|
    +----------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +----------------------------------+----+-----------+-----+-----------+
    |               Name               | LUT| Input Size| Bits| Total Bits|
    +----------------------------------+----+-----------+-----+-----------+
    |ap_NS_fsm                         |  26|          5|    1|          5|
    |ap_done_int                       |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter0           |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter1           |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter3           |   9|          2|    1|          2|
    |ap_loop_exit_ready_pp0_iter1_reg  |   9|          2|    1|          2|
    |ap_loop_exit_ready_pp0_iter2_reg  |   9|          2|    1|          2|
    |ap_sig_allocacmp_k_1              |   9|          2|    7|         14|
    |ap_sig_allocacmp_p_load           |   9|          2|   64|        128|
    |empty_fu_56                       |   9|          2|   64|        128|
    |k_fu_60                           |   9|          2|    7|         14|
    +----------------------------------+----+-----------+-----+-----------+
    |Total                             | 116|         25|  149|        301|
    +----------------------------------+----+-----------+-----+-----------+

    * Register: 
    +----------------------------------+----+----+-----+-----------+
    |               Name               | FF | LUT| Bits| Const Bits|
    +----------------------------------+----+----+-----+-----------+
    |add_ln55_1_reg_236                |  13|   0|   13|          0|
    |add_ln55_2_reg_241                |  13|   0|   13|          0|
    |ap_CS_fsm                         |   4|   0|    4|          0|
    |ap_done_reg                       |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter0_reg       |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter2           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter3           |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter1_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter2_reg  |   1|   0|    1|          0|
    |data_load_1_reg_261               |  64|   0|   64|          0|
    |data_load_reg_256                 |  64|   0|   64|          0|
    |empty_fu_56                       |  64|   0|   64|          0|
    |icmp_ln54_reg_232                 |   1|   0|    1|          0|
    |icmp_ln54_reg_232_pp0_iter1_reg   |   1|   0|    1|          0|
    |k_fu_60                           |   7|   0|    7|          0|
    |mul1_reg_276                      |  64|   0|   64|          0|
    +----------------------------------+----+----+-----+-----------+
    |Total                             | 302|   0|  302|          0|
    +----------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+---------------------+-----+-----+------------+--------------------------------------+--------------+
|      RTL Ports      | Dir | Bits|  Protocol  |             Source Object            |    C Type    |
+---------------------+-----+-----+------------+--------------------------------------+--------------+
|ap_clk               |   in|    1|  ap_ctrl_hs|  correlation_Pipeline_VITIS_LOOP_54_9|  return value|
|ap_rst               |   in|    1|  ap_ctrl_hs|  correlation_Pipeline_VITIS_LOOP_54_9|  return value|
|ap_start             |   in|    1|  ap_ctrl_hs|  correlation_Pipeline_VITIS_LOOP_54_9|  return value|
|ap_done              |  out|    1|  ap_ctrl_hs|  correlation_Pipeline_VITIS_LOOP_54_9|  return value|
|ap_idle              |  out|    1|  ap_ctrl_hs|  correlation_Pipeline_VITIS_LOOP_54_9|  return value|
|ap_ready             |  out|    1|  ap_ctrl_hs|  correlation_Pipeline_VITIS_LOOP_54_9|  return value|
|grp_fu_674_p_din0    |  out|   64|  ap_ctrl_hs|  correlation_Pipeline_VITIS_LOOP_54_9|  return value|
|grp_fu_674_p_din1    |  out|   64|  ap_ctrl_hs|  correlation_Pipeline_VITIS_LOOP_54_9|  return value|
|grp_fu_674_p_opcode  |  out|    1|  ap_ctrl_hs|  correlation_Pipeline_VITIS_LOOP_54_9|  return value|
|grp_fu_674_p_dout0   |   in|   64|  ap_ctrl_hs|  correlation_Pipeline_VITIS_LOOP_54_9|  return value|
|grp_fu_674_p_ce      |  out|    1|  ap_ctrl_hs|  correlation_Pipeline_VITIS_LOOP_54_9|  return value|
|grp_fu_678_p_din0    |  out|   64|  ap_ctrl_hs|  correlation_Pipeline_VITIS_LOOP_54_9|  return value|
|grp_fu_678_p_din1    |  out|   64|  ap_ctrl_hs|  correlation_Pipeline_VITIS_LOOP_54_9|  return value|
|grp_fu_678_p_dout0   |   in|   64|  ap_ctrl_hs|  correlation_Pipeline_VITIS_LOOP_54_9|  return value|
|grp_fu_678_p_ce      |  out|    1|  ap_ctrl_hs|  correlation_Pipeline_VITIS_LOOP_54_9|  return value|
|zext_ln48            |   in|    7|     ap_none|                             zext_ln48|        scalar|
|data_address0        |  out|   13|   ap_memory|                                  data|         array|
|data_ce0             |  out|    1|   ap_memory|                                  data|         array|
|data_q0              |   in|   64|   ap_memory|                                  data|         array|
|data_address1        |  out|   13|   ap_memory|                                  data|         array|
|data_ce1             |  out|    1|   ap_memory|                                  data|         array|
|data_q1              |   in|   64|   ap_memory|                                  data|         array|
|zext_ln51            |   in|   13|     ap_none|                             zext_ln51|        scalar|
|p_out                |  out|   64|      ap_vld|                                 p_out|       pointer|
|p_out_ap_vld         |  out|    1|      ap_vld|                                 p_out|       pointer|
+---------------------+-----+-----+------------+--------------------------------------+--------------+

