TimeQuest Timing Analyzer report for cpu_core
Thu Apr 18 14:52:52 2019
Quartus II 64-Bit Version 13.1.4 Build 182 03/12/2014 SJ Web Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. TimeQuest Timing Analyzer Summary
  3. Parallel Compilation
  4. Clocks
  5. Slow 1200mV 85C Model Fmax Summary
  6. Timing Closure Recommendations
  7. Slow 1200mV 85C Model Setup Summary
  8. Slow 1200mV 85C Model Hold Summary
  9. Slow 1200mV 85C Model Recovery Summary
 10. Slow 1200mV 85C Model Removal Summary
 11. Slow 1200mV 85C Model Minimum Pulse Width Summary
 12. Slow 1200mV 85C Model Setup: 'i_CORE_CLK'
 13. Slow 1200mV 85C Model Setup: 'instruction_decoder:INST_instruction_decoder|o_BUS_select[0]'
 14. Slow 1200mV 85C Model Hold: 'i_CORE_CLK'
 15. Slow 1200mV 85C Model Hold: 'instruction_decoder:INST_instruction_decoder|o_BUS_select[0]'
 16. Slow 1200mV 85C Model Minimum Pulse Width: 'i_CORE_CLK'
 17. Slow 1200mV 85C Model Minimum Pulse Width: 'instruction_decoder:INST_instruction_decoder|o_BUS_select[0]'
 18. Setup Times
 19. Hold Times
 20. Clock to Output Times
 21. Minimum Clock to Output Times
 22. Slow 1200mV 85C Model Metastability Report
 23. Slow 1200mV 0C Model Fmax Summary
 24. Slow 1200mV 0C Model Setup Summary
 25. Slow 1200mV 0C Model Hold Summary
 26. Slow 1200mV 0C Model Recovery Summary
 27. Slow 1200mV 0C Model Removal Summary
 28. Slow 1200mV 0C Model Minimum Pulse Width Summary
 29. Slow 1200mV 0C Model Setup: 'i_CORE_CLK'
 30. Slow 1200mV 0C Model Setup: 'instruction_decoder:INST_instruction_decoder|o_BUS_select[0]'
 31. Slow 1200mV 0C Model Hold: 'i_CORE_CLK'
 32. Slow 1200mV 0C Model Hold: 'instruction_decoder:INST_instruction_decoder|o_BUS_select[0]'
 33. Slow 1200mV 0C Model Minimum Pulse Width: 'i_CORE_CLK'
 34. Slow 1200mV 0C Model Minimum Pulse Width: 'instruction_decoder:INST_instruction_decoder|o_BUS_select[0]'
 35. Setup Times
 36. Hold Times
 37. Clock to Output Times
 38. Minimum Clock to Output Times
 39. Slow 1200mV 0C Model Metastability Report
 40. Fast 1200mV 0C Model Setup Summary
 41. Fast 1200mV 0C Model Hold Summary
 42. Fast 1200mV 0C Model Recovery Summary
 43. Fast 1200mV 0C Model Removal Summary
 44. Fast 1200mV 0C Model Minimum Pulse Width Summary
 45. Fast 1200mV 0C Model Setup: 'i_CORE_CLK'
 46. Fast 1200mV 0C Model Setup: 'instruction_decoder:INST_instruction_decoder|o_BUS_select[0]'
 47. Fast 1200mV 0C Model Hold: 'i_CORE_CLK'
 48. Fast 1200mV 0C Model Hold: 'instruction_decoder:INST_instruction_decoder|o_BUS_select[0]'
 49. Fast 1200mV 0C Model Minimum Pulse Width: 'i_CORE_CLK'
 50. Fast 1200mV 0C Model Minimum Pulse Width: 'instruction_decoder:INST_instruction_decoder|o_BUS_select[0]'
 51. Setup Times
 52. Hold Times
 53. Clock to Output Times
 54. Minimum Clock to Output Times
 55. Fast 1200mV 0C Model Metastability Report
 56. Multicorner Timing Analysis Summary
 57. Setup Times
 58. Hold Times
 59. Clock to Output Times
 60. Minimum Clock to Output Times
 61. Board Trace Model Assignments
 62. Input Transition Times
 63. Slow Corner Signal Integrity Metrics
 64. Fast Corner Signal Integrity Metrics
 65. Setup Transfers
 66. Hold Transfers
 67. Report TCCS
 68. Report RSKM
 69. Unconstrained Paths
 70. TimeQuest Timing Analyzer Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2014 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+-------------------------------------------------------------------------+
; TimeQuest Timing Analyzer Summary                                       ;
+--------------------+----------------------------------------------------+
; Quartus II Version ; Version 13.1.4 Build 182 03/12/2014 SJ Web Edition ;
; Revision Name      ; cpu_core                                           ;
; Device Family      ; Cyclone III                                        ;
; Device Name        ; EP3C16F256C6                                       ;
; Timing Models      ; Final                                              ;
; Delay Model        ; Combined                                           ;
; Rise/Fall Delays   ; Enabled                                            ;
+--------------------+----------------------------------------------------+


Parallel compilation was disabled, but you have multiple processors available. Enable parallel compilation to reduce compilation time.
+-------------------------------------+
; Parallel Compilation                ;
+----------------------------+--------+
; Processors                 ; Number ;
+----------------------------+--------+
; Number detected on machine ; 12     ;
; Maximum allowed            ; 1      ;
+----------------------------+--------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clocks                                                                                                                                                                                                                                                                                     ;
+--------------------------------------------------------------+------+--------+------------+-------+-------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------+------------------------------------------------------------------+
; Clock Name                                                   ; Type ; Period ; Frequency  ; Rise  ; Fall  ; Duty Cycle ; Divide by ; Multiply by ; Phase ; Offset ; Edge List ; Edge Shift ; Inverted ; Master ; Source ; Targets                                                          ;
+--------------------------------------------------------------+------+--------+------------+-------+-------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------+------------------------------------------------------------------+
; i_CORE_CLK                                                   ; Base ; 1.000  ; 1000.0 MHz ; 0.000 ; 0.500 ;            ;           ;             ;       ;        ;           ;            ;          ;        ;        ; { i_CORE_CLK }                                                   ;
; instruction_decoder:INST_instruction_decoder|o_BUS_select[0] ; Base ; 1.000  ; 1000.0 MHz ; 0.000 ; 0.500 ;            ;           ;             ;       ;        ;           ;            ;          ;        ;        ; { instruction_decoder:INST_instruction_decoder|o_BUS_select[0] } ;
+--------------------------------------------------------------+------+--------+------------+-------+-------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------+------------------------------------------------------------------+


+--------------------------------------------------+
; Slow 1200mV 85C Model Fmax Summary               ;
+------------+-----------------+------------+------+
; Fmax       ; Restricted Fmax ; Clock Name ; Note ;
+------------+-----------------+------------+------+
; 158.91 MHz ; 158.91 MHz      ; i_CORE_CLK ;      ;
+------------+-----------------+------------+------+
This panel reports FMAX for every clock in the design, regardless of the user-specified clock periods.  FMAX is only computed for paths where the source and destination registers or ports are driven by the same clock.  Paths of different clocks, including generated clocks, are ignored.  For paths between a clock and its inversion, FMAX is computed as if the rising and falling edges are scaled along with FMAX, such that the duty cycle (in terms of a percentage) is maintained. Altera recommends that you always use clock constraints and other slack reports for sign-off analysis.


----------------------------------
; Timing Closure Recommendations ;
----------------------------------
HTML report is unavailable in plain text report export.


+---------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup Summary                                                   ;
+--------------------------------------------------------------+--------+---------------+
; Clock                                                        ; Slack  ; End Point TNS ;
+--------------------------------------------------------------+--------+---------------+
; i_CORE_CLK                                                   ; -5.293 ; -489.837      ;
; instruction_decoder:INST_instruction_decoder|o_BUS_select[0] ; -2.046 ; -27.688       ;
+--------------------------------------------------------------+--------+---------------+


+---------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold Summary                                                    ;
+--------------------------------------------------------------+--------+---------------+
; Clock                                                        ; Slack  ; End Point TNS ;
+--------------------------------------------------------------+--------+---------------+
; i_CORE_CLK                                                   ; -0.048 ; -0.048        ;
; instruction_decoder:INST_instruction_decoder|o_BUS_select[0] ; 0.687  ; 0.000         ;
+--------------------------------------------------------------+--------+---------------+


------------------------------------------
; Slow 1200mV 85C Model Recovery Summary ;
------------------------------------------
No paths to report.


-----------------------------------------
; Slow 1200mV 85C Model Removal Summary ;
-----------------------------------------
No paths to report.


+---------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Minimum Pulse Width Summary                                     ;
+--------------------------------------------------------------+--------+---------------+
; Clock                                                        ; Slack  ; End Point TNS ;
+--------------------------------------------------------------+--------+---------------+
; i_CORE_CLK                                                   ; -3.000 ; -469.792      ;
; instruction_decoder:INST_instruction_decoder|o_BUS_select[0] ; 0.419  ; 0.000         ;
+--------------------------------------------------------------+--------+---------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'i_CORE_CLK'                                                                                                                                                                                              ;
+--------+---------------------------------------------------------------------------------------------------------------+-----------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                     ; To Node                                 ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+---------------------------------------------------------------------------------------------------------------+-----------------------------------------+--------------+-------------+--------------+------------+------------+
; -5.293 ; register32x8:INST_GPR|o_GPR_ALU_data_B[1]                                                                     ; ALU:INST_ALU|r_ALU_Result[3]            ; i_CORE_CLK   ; i_CORE_CLK  ; 1.000        ; -0.057     ; 6.231      ;
; -5.278 ; register32x8:INST_GPR|o_GPR_ALU_data_B[0]                                                                     ; ALU:INST_ALU|r_ALU_Result[3]            ; i_CORE_CLK   ; i_CORE_CLK  ; 1.000        ; -0.060     ; 6.213      ;
; -5.240 ; instruction_decoder:INST_instruction_decoder|o_IMM_enable                                                     ; ALU:INST_ALU|r_ALU_Result[3]            ; i_CORE_CLK   ; i_CORE_CLK  ; 1.000        ; -0.061     ; 6.174      ;
; -5.235 ; register32x8:INST_GPR|o_GPR_ALU_data_B[0]                                                                     ; ALU:INST_ALU|r_ALU_Result[4]            ; i_CORE_CLK   ; i_CORE_CLK  ; 1.000        ; -0.057     ; 6.173      ;
; -5.150 ; register32x8:INST_GPR|o_GPR_ALU_data_B[1]                                                                     ; ALU:INST_ALU|r_ALU_Result[4]            ; i_CORE_CLK   ; i_CORE_CLK  ; 1.000        ; -0.054     ; 6.091      ;
; -5.103 ; register32x8:INST_GPR|o_GPR_ALU_data_B[0]                                                                     ; ALU:INST_ALU|r_ALU_Result[2]            ; i_CORE_CLK   ; i_CORE_CLK  ; 1.000        ; -0.083     ; 6.015      ;
; -5.097 ; instruction_decoder:INST_instruction_decoder|o_IMM_enable                                                     ; ALU:INST_ALU|r_ALU_Result[4]            ; i_CORE_CLK   ; i_CORE_CLK  ; 1.000        ; -0.058     ; 6.034      ;
; -5.090 ; register32x8:INST_GPR|o_GPR_ALU_data_B[2]                                                                     ; ALU:INST_ALU|r_ALU_Result[4]            ; i_CORE_CLK   ; i_CORE_CLK  ; 1.000        ; -0.054     ; 6.031      ;
; -5.083 ; instruction_decoder:INST_instruction_decoder|o_Address_MEM[3]                                                 ; ALU:INST_ALU|r_ALU_Result[3]            ; i_CORE_CLK   ; i_CORE_CLK  ; 1.000        ; -0.061     ; 6.017      ;
; -5.043 ; instruction_decoder:INST_instruction_decoder|o_Address_MEM[3]                                                 ; ALU:INST_ALU|r_ALU_Result[4]            ; i_CORE_CLK   ; i_CORE_CLK  ; 1.000        ; -0.058     ; 5.980      ;
; -4.950 ; register32x8:INST_GPR|o_GPR_ALU_data_A[1]                                                                     ; ALU:INST_ALU|r_ALU_Result[3]            ; i_CORE_CLK   ; i_CORE_CLK  ; 1.000        ; -0.060     ; 5.885      ;
; -4.911 ; instruction_decoder:INST_instruction_decoder|o_Address_MEM[3]                                                 ; ALU:INST_ALU|r_ALU_Result[2]            ; i_CORE_CLK   ; i_CORE_CLK  ; 1.000        ; -0.084     ; 5.822      ;
; -4.867 ; instruction_decoder:INST_instruction_decoder|o_IMM_enable                                                     ; ALU:INST_ALU|r_ALU_Result[7]            ; i_CORE_CLK   ; i_CORE_CLK  ; 1.000        ; -0.061     ; 5.801      ;
; -4.857 ; instruction_decoder:INST_instruction_decoder|o_Address_MEM[4]                                                 ; ALU:INST_ALU|r_ALU_Result[3]            ; i_CORE_CLK   ; i_CORE_CLK  ; 1.000        ; -0.061     ; 5.791      ;
; -4.830 ; register32x8:INST_GPR|o_GPR_ALU_data_B[0]                                                                     ; ALU:INST_ALU|r_ALU_Result[1]            ; i_CORE_CLK   ; i_CORE_CLK  ; 1.000        ; -0.083     ; 5.742      ;
; -4.826 ; register32x8:INST_GPR|o_GPR_ALU_data_B[2]                                                                     ; ALU:INST_ALU|r_ALU_Result[3]            ; i_CORE_CLK   ; i_CORE_CLK  ; 1.000        ; -0.057     ; 5.764      ;
; -4.814 ; instruction_decoder:INST_instruction_decoder|o_IMM_enable                                                     ; ALU:INST_ALU|r_ALU_Result[2]            ; i_CORE_CLK   ; i_CORE_CLK  ; 1.000        ; -0.084     ; 5.725      ;
; -4.807 ; register32x8:INST_GPR|o_GPR_ALU_data_A[1]                                                                     ; ALU:INST_ALU|r_ALU_Result[4]            ; i_CORE_CLK   ; i_CORE_CLK  ; 1.000        ; -0.057     ; 5.745      ;
; -4.773 ; register32x8:INST_GPR|o_GPR_ALU_data_B[3]                                                                     ; ALU:INST_ALU|r_ALU_Result[4]            ; i_CORE_CLK   ; i_CORE_CLK  ; 1.000        ; -0.058     ; 5.710      ;
; -4.769 ; register32x8:INST_GPR|o_GPR_ALU_data_B[1]                                                                     ; ALU:INST_ALU|r_ALU_Result[5]            ; i_CORE_CLK   ; i_CORE_CLK  ; 1.000        ; -0.056     ; 5.708      ;
; -4.754 ; register32x8:INST_GPR|o_GPR_ALU_data_B[0]                                                                     ; ALU:INST_ALU|r_ALU_Result[5]            ; i_CORE_CLK   ; i_CORE_CLK  ; 1.000        ; -0.059     ; 5.690      ;
; -4.749 ; register32x8:INST_GPR|o_GPR_ALU_data_A[0]                                                                     ; ALU:INST_ALU|r_ALU_Result[3]            ; i_CORE_CLK   ; i_CORE_CLK  ; 1.000        ; -0.060     ; 5.684      ;
; -4.729 ; register32x8:INST_GPR|o_GPR_ALU_data_A[0]                                                                     ; ALU:INST_ALU|r_ALU_Result[4]            ; i_CORE_CLK   ; i_CORE_CLK  ; 1.000        ; -0.057     ; 5.667      ;
; -4.716 ; instruction_decoder:INST_instruction_decoder|o_IMM_enable                                                     ; ALU:INST_ALU|r_ALU_Result[5]            ; i_CORE_CLK   ; i_CORE_CLK  ; 1.000        ; -0.060     ; 5.651      ;
; -4.714 ; instruction_decoder:INST_instruction_decoder|o_Address_MEM[4]                                                 ; ALU:INST_ALU|r_ALU_Result[4]            ; i_CORE_CLK   ; i_CORE_CLK  ; 1.000        ; -0.058     ; 5.651      ;
; -4.686 ; register32x8:INST_GPR|o_GPR_ALU_data_B[1]                                                                     ; ALU:INST_ALU|r_ALU_Result[2]            ; i_CORE_CLK   ; i_CORE_CLK  ; 1.000        ; -0.080     ; 5.601      ;
; -4.679 ; register32x8:INST_GPR|o_GPR_ALU_data_B[3]                                                                     ; ALU:INST_ALU|r_ALU_Result[5]            ; i_CORE_CLK   ; i_CORE_CLK  ; 1.000        ; -0.060     ; 5.614      ;
; -4.635 ; instruction_decoder:INST_instruction_decoder|o_Address_MEM[3]                                                 ; ALU:INST_ALU|r_ALU_Result[1]            ; i_CORE_CLK   ; i_CORE_CLK  ; 1.000        ; -0.084     ; 5.546      ;
; -4.633 ; register32x8:INST_GPR|o_GPR_ALU_data_B[2]                                                                     ; ALU:INST_ALU|r_ALU_Result[5]            ; i_CORE_CLK   ; i_CORE_CLK  ; 1.000        ; -0.056     ; 5.572      ;
; -4.630 ; register32x8:INST_GPR|o_GPR_ALU_data_B[1]                                                                     ; ALU:INST_ALU|r_ALU_Result[7]            ; i_CORE_CLK   ; i_CORE_CLK  ; 1.000        ; -0.057     ; 5.568      ;
; -4.629 ; instruction_decoder:INST_instruction_decoder|o_Address_MEM[5]                                                 ; ALU:INST_ALU|r_ALU_Result[4]            ; i_CORE_CLK   ; i_CORE_CLK  ; 1.000        ; -0.058     ; 5.566      ;
; -4.615 ; register32x8:INST_GPR|o_GPR_ALU_data_B[0]                                                                     ; ALU:INST_ALU|r_ALU_Result[7]            ; i_CORE_CLK   ; i_CORE_CLK  ; 1.000        ; -0.060     ; 5.550      ;
; -4.599 ; instruction_decoder:INST_instruction_decoder|o_Address_MEM[8]                                                 ; ALU:INST_ALU|r_ALU_Result[7]            ; i_CORE_CLK   ; i_CORE_CLK  ; 1.000        ; -0.063     ; 5.531      ;
; -4.597 ; register32x8:INST_GPR|o_GPR_ALU_data_A[0]                                                                     ; ALU:INST_ALU|r_ALU_Result[2]            ; i_CORE_CLK   ; i_CORE_CLK  ; 1.000        ; -0.083     ; 5.509      ;
; -4.592 ; instruction_decoder:INST_instruction_decoder|o_IMM_enable                                                     ; ALU:INST_ALU|r_ALU_Result[6]            ; i_CORE_CLK   ; i_CORE_CLK  ; 1.000        ; -0.060     ; 5.527      ;
; -4.585 ; register32x8:INST_GPR|o_GPR_ALU_data_B[5]                                                                     ; ALU:INST_ALU|r_ALU_Result[7]            ; i_CORE_CLK   ; i_CORE_CLK  ; 1.000        ; -0.063     ; 5.517      ;
; -4.577 ; register32x8:INST_GPR|o_GPR_ALU_data_B[1]                                                                     ; ALU:INST_ALU|r_ALU_Result[6]            ; i_CORE_CLK   ; i_CORE_CLK  ; 1.000        ; -0.056     ; 5.516      ;
; -4.577 ; instruction_decoder:INST_instruction_decoder|o_OPCODE[1]                                                      ; ALU:INST_ALU|r_ALU_Result[3]            ; i_CORE_CLK   ; i_CORE_CLK  ; 1.000        ; -0.064     ; 5.508      ;
; -4.572 ; register32x8:INST_GPR|o_GPR_ALU_data_B[0]                                                                     ; ALU:INST_ALU|r_ALU_Result[0]            ; i_CORE_CLK   ; i_CORE_CLK  ; 1.000        ; -0.081     ; 5.486      ;
; -4.562 ; register32x8:INST_GPR|o_GPR_ALU_data_B[0]                                                                     ; ALU:INST_ALU|r_ALU_Result[6]            ; i_CORE_CLK   ; i_CORE_CLK  ; 1.000        ; -0.059     ; 5.498      ;
; -4.559 ; instruction_decoder:INST_instruction_decoder|o_Address_MEM[3]                                                 ; ALU:INST_ALU|r_ALU_Result[5]            ; i_CORE_CLK   ; i_CORE_CLK  ; 1.000        ; -0.060     ; 5.494      ;
; -4.540 ; register32x8:INST_GPR|o_GPR_ALU_data_B[3]                                                                     ; ALU:INST_ALU|r_ALU_Result[7]            ; i_CORE_CLK   ; i_CORE_CLK  ; 1.000        ; -0.061     ; 5.474      ;
; -4.516 ; instruction_decoder:INST_instruction_decoder|o_IMM_enable                                                     ; ALU:INST_ALU|r_ALU_Result[1]            ; i_CORE_CLK   ; i_CORE_CLK  ; 1.000        ; -0.084     ; 5.427      ;
; -4.505 ; register32x8:INST_GPR|o_GPR_ALU_data_A[2]                                                                     ; ALU:INST_ALU|r_ALU_Result[4]            ; i_CORE_CLK   ; i_CORE_CLK  ; 1.000        ; -0.057     ; 5.443      ;
; -4.500 ; instruction_decoder:INST_instruction_decoder|o_OPCODE[1]                                                      ; ALU:INST_ALU|r_ALU_Result[4]            ; i_CORE_CLK   ; i_CORE_CLK  ; 1.000        ; -0.061     ; 5.434      ;
; -4.494 ; register32x8:INST_GPR|o_GPR_ALU_data_B[2]                                                                     ; ALU:INST_ALU|r_ALU_Result[7]            ; i_CORE_CLK   ; i_CORE_CLK  ; 1.000        ; -0.057     ; 5.432      ;
; -4.490 ; register32x8:INST_GPR|o_GPR_ALU_data_B[4]                                                                     ; ALU:INST_ALU|r_ALU_Result[6]            ; i_CORE_CLK   ; i_CORE_CLK  ; 1.000        ; -0.056     ; 5.429      ;
; -4.487 ; register32x8:INST_GPR|o_GPR_ALU_data_B[3]                                                                     ; ALU:INST_ALU|r_ALU_Result[6]            ; i_CORE_CLK   ; i_CORE_CLK  ; 1.000        ; -0.060     ; 5.422      ;
; -4.487 ; register32x8:INST_GPR|o_GPR_ALU_data_B[2]                                                                     ; ALU:INST_ALU|r_ALU_Result[6]            ; i_CORE_CLK   ; i_CORE_CLK  ; 1.000        ; -0.056     ; 5.426      ;
; -4.475 ; instruction_decoder:INST_instruction_decoder|o_Address_MEM[5]                                                 ; ALU:INST_ALU|r_ALU_Result[3]            ; i_CORE_CLK   ; i_CORE_CLK  ; 1.000        ; -0.061     ; 5.409      ;
; -4.457 ; register32x8:INST_GPR|o_GPR_ALU_data_B[1]                                                                     ; ALU:INST_ALU|r_ALU_Result[0]            ; i_CORE_CLK   ; i_CORE_CLK  ; 1.000        ; -0.078     ; 5.374      ;
; -4.429 ; register32x8:INST_GPR|o_GPR_ALU_data_B[4]                                                                     ; ALU:INST_ALU|r_ALU_Result[4]            ; i_CORE_CLK   ; i_CORE_CLK  ; 1.000        ; -0.054     ; 5.370      ;
; -4.426 ; register32x8:INST_GPR|o_GPR_ALU_data_A[1]                                                                     ; ALU:INST_ALU|r_ALU_Result[5]            ; i_CORE_CLK   ; i_CORE_CLK  ; 1.000        ; -0.059     ; 5.362      ;
; -4.420 ; instruction_decoder:INST_instruction_decoder|o_Address_MEM[3]                                                 ; ALU:INST_ALU|r_ALU_Result[7]            ; i_CORE_CLK   ; i_CORE_CLK  ; 1.000        ; -0.061     ; 5.354      ;
; -4.417 ; register32x8:INST_GPR|o_GPR_ALU_data_B[4]                                                                     ; ALU:INST_ALU|r_ALU_Result[7]            ; i_CORE_CLK   ; i_CORE_CLK  ; 1.000        ; -0.057     ; 5.355      ;
; -4.414 ; instruction_decoder:INST_instruction_decoder|o_OPCODE[0]                                                      ; ALU:INST_ALU|r_ALU_Result[3]            ; i_CORE_CLK   ; i_CORE_CLK  ; 1.000        ; -0.061     ; 5.348      ;
; -4.413 ; instruction_decoder:INST_instruction_decoder|o_OPCODE[3]                                                      ; ALU:INST_ALU|r_ALU_Result[3]            ; i_CORE_CLK   ; i_CORE_CLK  ; 1.000        ; -0.064     ; 5.344      ;
; -4.412 ; instruction_decoder:INST_instruction_decoder|o_OPCODE[1]                                                      ; ALU:INST_ALU|r_ALU_Result[1]            ; i_CORE_CLK   ; i_CORE_CLK  ; 1.000        ; -0.057     ; 5.350      ;
; -4.404 ; instruction_decoder:INST_instruction_decoder|o_IMM_enable                                                     ; ALU:INST_ALU|r_ALU_Result[0]            ; i_CORE_CLK   ; i_CORE_CLK  ; 1.000        ; -0.082     ; 5.317      ;
; -4.377 ; instruction_decoder:INST_instruction_decoder|o_Address_MEM[3]                                                 ; ALU:INST_ALU|r_ALU_Result[0]            ; i_CORE_CLK   ; i_CORE_CLK  ; 1.000        ; -0.082     ; 5.290      ;
; -4.367 ; DATA_RAM:INST_DATA_RAM|altsyncram:MEMORY_rtl_0|altsyncram_lgn1:auto_generated|ram_block1a7~portb_address_reg0 ; DATA_RAM:INST_DATA_RAM|o_RAM_MC_data[7] ; i_CORE_CLK   ; i_CORE_CLK  ; 1.000        ; -0.386     ; 4.976      ;
; -4.367 ; instruction_decoder:INST_instruction_decoder|o_Address_MEM[3]                                                 ; ALU:INST_ALU|r_ALU_Result[6]            ; i_CORE_CLK   ; i_CORE_CLK  ; 1.000        ; -0.060     ; 5.302      ;
; -4.344 ; instruction_decoder:INST_instruction_decoder|o_OPCODE[1]                                                      ; ALU:INST_ALU|r_ALU_Result[0]            ; i_CORE_CLK   ; i_CORE_CLK  ; 1.000        ; -0.055     ; 5.284      ;
; -4.343 ; register32x8:INST_GPR|o_GPR_ALU_data_A[1]                                                                     ; ALU:INST_ALU|r_ALU_Result[2]            ; i_CORE_CLK   ; i_CORE_CLK  ; 1.000        ; -0.083     ; 5.255      ;
; -4.338 ; instruction_decoder:INST_instruction_decoder|o_OPCODE[1]                                                      ; ALU:INST_ALU|r_ALU_Result[2]            ; i_CORE_CLK   ; i_CORE_CLK  ; 1.000        ; -0.057     ; 5.276      ;
; -4.337 ; register32x8:INST_GPR|o_GPR_ALU_data_B[1]                                                                     ; ALU:INST_ALU|r_ALU_Result[1]            ; i_CORE_CLK   ; i_CORE_CLK  ; 1.000        ; -0.080     ; 5.252      ;
; -4.335 ; register32x8:INST_GPR|o_GPR_ALU_data_B[4]                                                                     ; ALU:INST_ALU|r_ALU_Result[5]            ; i_CORE_CLK   ; i_CORE_CLK  ; 1.000        ; -0.056     ; 5.274      ;
; -4.333 ; instruction_decoder:INST_instruction_decoder|o_Address_MEM[4]                                                 ; ALU:INST_ALU|r_ALU_Result[5]            ; i_CORE_CLK   ; i_CORE_CLK  ; 1.000        ; -0.060     ; 5.268      ;
; -4.330 ; instruction_decoder:INST_instruction_decoder|o_OPCODE[3]                                                      ; ALU:INST_ALU|r_ALU_Result[4]            ; i_CORE_CLK   ; i_CORE_CLK  ; 1.000        ; -0.061     ; 5.264      ;
; -4.326 ; instruction_decoder:INST_instruction_decoder|o_OPCODE[2]                                                      ; ALU:INST_ALU|r_ALU_Result[3]            ; i_CORE_CLK   ; i_CORE_CLK  ; 1.000        ; -0.064     ; 5.257      ;
; -4.312 ; instruction_decoder:INST_instruction_decoder|o_Address_MEM[6]                                                 ; ALU:INST_ALU|r_ALU_Result[4]            ; i_CORE_CLK   ; i_CORE_CLK  ; 1.000        ; -0.058     ; 5.249      ;
; -4.305 ; instruction_decoder:INST_instruction_decoder|o_Address_MEM[7]                                                 ; ALU:INST_ALU|r_ALU_Result[6]            ; i_CORE_CLK   ; i_CORE_CLK  ; 1.000        ; -0.056     ; 5.244      ;
; -4.299 ; register32x8:INST_GPR|o_GPR_ALU_data_A[0]                                                                     ; ALU:INST_ALU|r_ALU_Result[1]            ; i_CORE_CLK   ; i_CORE_CLK  ; 1.000        ; -0.083     ; 5.211      ;
; -4.287 ; register32x8:INST_GPR|o_GPR_ALU_data_A[1]                                                                     ; ALU:INST_ALU|r_ALU_Result[7]            ; i_CORE_CLK   ; i_CORE_CLK  ; 1.000        ; -0.060     ; 5.222      ;
; -4.276 ; register32x8:INST_GPR|o_GPR_ALU_data_B[3]                                                                     ; ALU:INST_ALU|r_ALU_Result[3]            ; i_CORE_CLK   ; i_CORE_CLK  ; 1.000        ; -0.061     ; 5.210      ;
; -4.271 ; instruction_decoder:INST_instruction_decoder|o_OPCODE[0]                                                      ; ALU:INST_ALU|r_ALU_Result[4]            ; i_CORE_CLK   ; i_CORE_CLK  ; 1.000        ; -0.058     ; 5.208      ;
; -4.255 ; instruction_decoder:INST_instruction_decoder|o_Address_MEM[7]                                                 ; ALU:INST_ALU|r_ALU_Result[4]            ; i_CORE_CLK   ; i_CORE_CLK  ; 1.000        ; -0.054     ; 5.196      ;
; -4.251 ; instruction_decoder:INST_instruction_decoder|o_OPCODE[2]                                                      ; ALU:INST_ALU|r_ALU_Result[4]            ; i_CORE_CLK   ; i_CORE_CLK  ; 1.000        ; -0.061     ; 5.185      ;
; -4.250 ; instruction_decoder:INST_instruction_decoder|o_Address_MEM[4]                                                 ; ALU:INST_ALU|r_ALU_Result[2]            ; i_CORE_CLK   ; i_CORE_CLK  ; 1.000        ; -0.084     ; 5.161      ;
; -4.248 ; instruction_decoder:INST_instruction_decoder|o_OPCODE[3]                                                      ; ALU:INST_ALU|r_ALU_Result[1]            ; i_CORE_CLK   ; i_CORE_CLK  ; 1.000        ; -0.057     ; 5.186      ;
; -4.239 ; instruction_decoder:INST_instruction_decoder|o_Address_MEM[7]                                                 ; ALU:INST_ALU|r_ALU_Result[7]            ; i_CORE_CLK   ; i_CORE_CLK  ; 1.000        ; -0.057     ; 5.177      ;
; -4.235 ; register32x8:INST_GPR|o_GPR_ALU_data_A[2]                                                                     ; ALU:INST_ALU|r_ALU_Result[3]            ; i_CORE_CLK   ; i_CORE_CLK  ; 1.000        ; -0.060     ; 5.170      ;
; -4.234 ; register32x8:INST_GPR|o_GPR_ALU_data_A[1]                                                                     ; ALU:INST_ALU|r_ALU_Result[6]            ; i_CORE_CLK   ; i_CORE_CLK  ; 1.000        ; -0.059     ; 5.170      ;
; -4.218 ; instruction_decoder:INST_instruction_decoder|o_Address_MEM[6]                                                 ; ALU:INST_ALU|r_ALU_Result[5]            ; i_CORE_CLK   ; i_CORE_CLK  ; 1.000        ; -0.060     ; 5.153      ;
; -4.217 ; instruction_decoder:INST_instruction_decoder|o_Address_MEM[8]                                                 ; ALU:INST_ALU|r_ALU_Result[6]            ; i_CORE_CLK   ; i_CORE_CLK  ; 1.000        ; -0.062     ; 5.150      ;
; -4.214 ; register32x8:INST_GPR|o_GPR_ALU_data_A[3]                                                                     ; ALU:INST_ALU|r_ALU_Result[4]            ; i_CORE_CLK   ; i_CORE_CLK  ; 1.000        ; -0.057     ; 5.152      ;
; -4.203 ; register32x8:INST_GPR|o_GPR_ALU_data_B[5]                                                                     ; ALU:INST_ALU|r_ALU_Result[6]            ; i_CORE_CLK   ; i_CORE_CLK  ; 1.000        ; -0.062     ; 5.136      ;
; -4.194 ; instruction_decoder:INST_instruction_decoder|o_Address_MEM[4]                                                 ; ALU:INST_ALU|r_ALU_Result[7]            ; i_CORE_CLK   ; i_CORE_CLK  ; 1.000        ; -0.061     ; 5.128      ;
; -4.189 ; DATA_RAM:INST_DATA_RAM|altsyncram:MEMORY_rtl_0|altsyncram_lgn1:auto_generated|ram_block1a8~portb_address_reg0 ; DATA_RAM:INST_DATA_RAM|o_RAM_MC_data[0] ; i_CORE_CLK   ; i_CORE_CLK  ; 1.000        ; -0.380     ; 4.804      ;
; -4.183 ; register32x8:INST_GPR|o_GPR_ALU_data_A[0]                                                                     ; ALU:INST_ALU|r_ALU_Result[5]            ; i_CORE_CLK   ; i_CORE_CLK  ; 1.000        ; -0.059     ; 5.119      ;
; -4.175 ; register32x8:INST_GPR|o_GPR_ALU_data_B[6]                                                                     ; ALU:INST_ALU|r_ALU_Result[7]            ; i_CORE_CLK   ; i_CORE_CLK  ; 1.000        ; -0.063     ; 5.107      ;
; -4.174 ; instruction_decoder:INST_instruction_decoder|o_OPCODE[3]                                                      ; ALU:INST_ALU|r_ALU_Result[0]            ; i_CORE_CLK   ; i_CORE_CLK  ; 1.000        ; -0.055     ; 5.114      ;
; -4.168 ; instruction_decoder:INST_instruction_decoder|o_OPCODE[3]                                                      ; ALU:INST_ALU|r_ALU_Result[2]            ; i_CORE_CLK   ; i_CORE_CLK  ; 1.000        ; -0.057     ; 5.106      ;
; -4.161 ; instruction_decoder:INST_instruction_decoder|o_Address_MEM[7]                                                 ; ALU:INST_ALU|r_ALU_Result[5]            ; i_CORE_CLK   ; i_CORE_CLK  ; 1.000        ; -0.056     ; 5.100      ;
; -4.161 ; instruction_decoder:INST_instruction_decoder|o_OPCODE[2]                                                      ; ALU:INST_ALU|r_ALU_Result[1]            ; i_CORE_CLK   ; i_CORE_CLK  ; 1.000        ; -0.057     ; 5.099      ;
; -4.156 ; instruction_decoder:INST_instruction_decoder|o_OPCODE[0]                                                      ; ALU:INST_ALU|r_ALU_Result[1]            ; i_CORE_CLK   ; i_CORE_CLK  ; 1.000        ; -0.084     ; 5.067      ;
; -4.143 ; register32x8:INST_GPR|o_GPR_ALU_data_B[7]                                                                     ; ALU:INST_ALU|r_ALU_Result[7]            ; i_CORE_CLK   ; i_CORE_CLK  ; 1.000        ; -0.062     ; 5.076      ;
; -4.141 ; instruction_decoder:INST_instruction_decoder|o_Address_MEM[4]                                                 ; ALU:INST_ALU|r_ALU_Result[6]            ; i_CORE_CLK   ; i_CORE_CLK  ; 1.000        ; -0.060     ; 5.076      ;
; -4.137 ; instruction_decoder:INST_instruction_decoder|o_Address_MEM[5]                                                 ; ALU:INST_ALU|r_ALU_Result[5]            ; i_CORE_CLK   ; i_CORE_CLK  ; 1.000        ; -0.060     ; 5.072      ;
; -4.137 ; register32x8:INST_GPR|o_GPR_ALU_data_B[2]                                                                     ; ALU:INST_ALU|r_ALU_Result[2]            ; i_CORE_CLK   ; i_CORE_CLK  ; 1.000        ; -0.080     ; 5.052      ;
+--------+---------------------------------------------------------------------------------------------------------------+-----------------------------------------+--------------+-------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'instruction_decoder:INST_instruction_decoder|o_BUS_select[0]'                                                                                                                                         ;
+--------+--------------------------------------------------------------+--------------------------------------+--------------+--------------------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                    ; To Node                              ; Launch Clock ; Latch Clock                                                  ; Relationship ; Clock Skew ; Data Delay ;
+--------+--------------------------------------------------------------+--------------------------------------+--------------+--------------------------------------------------------------+--------------+------------+------------+
; -2.046 ; instruction_decoder:INST_instruction_decoder|o_BUS_select[1] ; data_bus:INST_data_bus|o_MEMORY[0]   ; i_CORE_CLK   ; instruction_decoder:INST_instruction_decoder|o_BUS_select[0] ; 0.500        ; -0.022     ; 1.640      ;
; -2.043 ; instruction_decoder:INST_instruction_decoder|o_BUS_select[1] ; data_bus:INST_data_bus|o_MEMORY[2]   ; i_CORE_CLK   ; instruction_decoder:INST_instruction_decoder|o_BUS_select[0] ; 0.500        ; -0.023     ; 1.637      ;
; -2.034 ; instruction_decoder:INST_instruction_decoder|o_BUS_select[1] ; data_bus:INST_data_bus|o_MEMORY[3]   ; i_CORE_CLK   ; instruction_decoder:INST_instruction_decoder|o_BUS_select[0] ; 0.500        ; -0.022     ; 1.634      ;
; -1.995 ; ALU:INST_ALU|r_ALU_Result[1]                                 ; data_bus:INST_data_bus|o_MEMORY[1]   ; i_CORE_CLK   ; instruction_decoder:INST_instruction_decoder|o_BUS_select[0] ; 0.500        ; -0.013     ; 1.604      ;
; -1.964 ; instruction_decoder:INST_instruction_decoder|o_BUS_select[1] ; data_bus:INST_data_bus|o_MEMORY[6]   ; i_CORE_CLK   ; instruction_decoder:INST_instruction_decoder|o_BUS_select[0] ; 0.500        ; -0.190     ; 1.509      ;
; -1.948 ; ALU:INST_ALU|r_ALU_Result[2]                                 ; data_bus:INST_data_bus|o_MEMORY[2]   ; i_CORE_CLK   ; instruction_decoder:INST_instruction_decoder|o_BUS_select[0] ; 0.500        ; -0.013     ; 1.552      ;
; -1.924 ; ALU:INST_ALU|r_ALU_Result[0]                                 ; data_bus:INST_data_bus|o_MEMORY[0]   ; i_CORE_CLK   ; instruction_decoder:INST_instruction_decoder|o_BUS_select[0] ; 0.500        ; -0.014     ; 1.526      ;
; -1.827 ; ALU:INST_ALU|r_ALU_Result[7]                                 ; data_bus:INST_data_bus|o_MEMORY[7]   ; i_CORE_CLK   ; instruction_decoder:INST_instruction_decoder|o_BUS_select[0] ; 0.500        ; 0.008      ; 1.455      ;
; -1.808 ; ALU:INST_ALU|r_ALU_Result[1]                                 ; data_bus:INST_data_bus|o_REGISTER[1] ; i_CORE_CLK   ; instruction_decoder:INST_instruction_decoder|o_BUS_select[0] ; 1.000        ; -0.054     ; 1.728      ;
; -1.784 ; instruction_decoder:INST_instruction_decoder|o_BUS_select[1] ; data_bus:INST_data_bus|o_MEMORY[1]   ; i_CORE_CLK   ; instruction_decoder:INST_instruction_decoder|o_BUS_select[0] ; 0.500        ; -0.023     ; 1.383      ;
; -1.771 ; instruction_decoder:INST_instruction_decoder|o_BUS_select[1] ; data_bus:INST_data_bus|o_MEMORY[7]   ; i_CORE_CLK   ; instruction_decoder:INST_instruction_decoder|o_BUS_select[0] ; 0.500        ; 0.006      ; 1.397      ;
; -1.746 ; instruction_decoder:INST_instruction_decoder|o_BUS_select[1] ; data_bus:INST_data_bus|o_MEMORY[4]   ; i_CORE_CLK   ; instruction_decoder:INST_instruction_decoder|o_BUS_select[0] ; 0.500        ; 0.004      ; 1.370      ;
; -1.740 ; instruction_decoder:INST_instruction_decoder|o_BUS_select[1] ; data_bus:INST_data_bus|o_MEMORY[5]   ; i_CORE_CLK   ; instruction_decoder:INST_instruction_decoder|o_BUS_select[0] ; 0.500        ; 0.006      ; 1.370      ;
; -1.740 ; ALU:INST_ALU|r_ALU_Result[3]                                 ; data_bus:INST_data_bus|o_MEMORY[3]   ; i_CORE_CLK   ; instruction_decoder:INST_instruction_decoder|o_BUS_select[0] ; 0.500        ; -0.020     ; 1.342      ;
; -1.683 ; ALU:INST_ALU|r_ALU_Result[4]                                 ; data_bus:INST_data_bus|o_MEMORY[4]   ; i_CORE_CLK   ; instruction_decoder:INST_instruction_decoder|o_BUS_select[0] ; 0.500        ; 0.002      ; 1.305      ;
; -1.675 ; ALU:INST_ALU|r_ALU_Result[6]                                 ; data_bus:INST_data_bus|o_MEMORY[6]   ; i_CORE_CLK   ; instruction_decoder:INST_instruction_decoder|o_BUS_select[0] ; 0.500        ; -0.190     ; 1.220      ;
; -1.644 ; instruction_decoder:INST_instruction_decoder|o_BUS_select[1] ; data_bus:INST_data_bus|o_REGISTER[3] ; i_CORE_CLK   ; instruction_decoder:INST_instruction_decoder|o_BUS_select[0] ; 1.000        ; -0.111     ; 1.637      ;
; -1.630 ; instruction_decoder:INST_instruction_decoder|o_BUS_select[1] ; data_bus:INST_data_bus|o_REGISTER[2] ; i_CORE_CLK   ; instruction_decoder:INST_instruction_decoder|o_BUS_select[0] ; 1.000        ; -0.109     ; 1.637      ;
; -1.630 ; instruction_decoder:INST_instruction_decoder|o_BUS_select[1] ; data_bus:INST_data_bus|o_REGISTER[0] ; i_CORE_CLK   ; instruction_decoder:INST_instruction_decoder|o_BUS_select[0] ; 1.000        ; -0.109     ; 1.637      ;
; -1.604 ; instruction_decoder:INST_instruction_decoder|o_BUS_select[1] ; data_bus:INST_data_bus|o_REGISTER[1] ; i_CORE_CLK   ; instruction_decoder:INST_instruction_decoder|o_BUS_select[0] ; 1.000        ; -0.064     ; 1.514      ;
; -1.535 ; ALU:INST_ALU|r_ALU_Result[2]                                 ; data_bus:INST_data_bus|o_REGISTER[2] ; i_CORE_CLK   ; instruction_decoder:INST_instruction_decoder|o_BUS_select[0] ; 1.000        ; -0.099     ; 1.552      ;
; -1.508 ; ALU:INST_ALU|r_ALU_Result[0]                                 ; data_bus:INST_data_bus|o_REGISTER[0] ; i_CORE_CLK   ; instruction_decoder:INST_instruction_decoder|o_BUS_select[0] ; 1.000        ; -0.101     ; 1.523      ;
; -1.495 ; instruction_decoder:INST_instruction_decoder|o_BUS_select[1] ; data_bus:INST_data_bus|o_REGISTER[6] ; i_CORE_CLK   ; instruction_decoder:INST_instruction_decoder|o_BUS_select[0] ; 1.000        ; -0.240     ; 1.503      ;
; -1.476 ; ALU:INST_ALU|r_ALU_Result[5]                                 ; data_bus:INST_data_bus|o_MEMORY[5]   ; i_CORE_CLK   ; instruction_decoder:INST_instruction_decoder|o_BUS_select[0] ; 0.500        ; 0.006      ; 1.106      ;
; -1.464 ; MEMORY_CONTROL:INST_MEMORY_CONTROL|o_MC_MUX_data[6]          ; data_bus:INST_data_bus|o_MEMORY[6]   ; i_CORE_CLK   ; instruction_decoder:INST_instruction_decoder|o_BUS_select[0] ; 0.500        ; -0.190     ; 1.009      ;
; -1.426 ; ALU:INST_ALU|r_ALU_Result[7]                                 ; data_bus:INST_data_bus|o_REGISTER[7] ; i_CORE_CLK   ; instruction_decoder:INST_instruction_decoder|o_BUS_select[0] ; 1.000        ; -0.078     ; 1.455      ;
; -1.370 ; instruction_decoder:INST_instruction_decoder|o_BUS_select[1] ; data_bus:INST_data_bus|o_REGISTER[7] ; i_CORE_CLK   ; instruction_decoder:INST_instruction_decoder|o_BUS_select[0] ; 1.000        ; -0.080     ; 1.397      ;
; -1.350 ; ALU:INST_ALU|r_ALU_Result[3]                                 ; data_bus:INST_data_bus|o_REGISTER[3] ; i_CORE_CLK   ; instruction_decoder:INST_instruction_decoder|o_BUS_select[0] ; 1.000        ; -0.109     ; 1.345      ;
; -1.334 ; instruction_decoder:INST_instruction_decoder|o_BUS_select[1] ; data_bus:INST_data_bus|o_REGISTER[4] ; i_CORE_CLK   ; instruction_decoder:INST_instruction_decoder|o_BUS_select[0] ; 1.000        ; -0.080     ; 1.369      ;
; -1.326 ; instruction_decoder:INST_instruction_decoder|o_BUS_select[1] ; data_bus:INST_data_bus|o_REGISTER[5] ; i_CORE_CLK   ; instruction_decoder:INST_instruction_decoder|o_BUS_select[0] ; 1.000        ; -0.080     ; 1.371      ;
; -1.272 ; MEMORY_CONTROL:INST_MEMORY_CONTROL|o_MC_MUX_data[1]          ; data_bus:INST_data_bus|o_MEMORY[1]   ; i_CORE_CLK   ; instruction_decoder:INST_instruction_decoder|o_BUS_select[0] ; 0.500        ; -0.018     ; 0.876      ;
; -1.271 ; ALU:INST_ALU|r_ALU_Result[4]                                 ; data_bus:INST_data_bus|o_REGISTER[4] ; i_CORE_CLK   ; instruction_decoder:INST_instruction_decoder|o_BUS_select[0] ; 1.000        ; -0.082     ; 1.304      ;
; -1.271 ; MEMORY_CONTROL:INST_MEMORY_CONTROL|o_MC_MUX_data[2]          ; data_bus:INST_data_bus|o_MEMORY[2]   ; i_CORE_CLK   ; instruction_decoder:INST_instruction_decoder|o_BUS_select[0] ; 0.500        ; -0.018     ; 0.870      ;
; -1.268 ; MEMORY_CONTROL:INST_MEMORY_CONTROL|o_MC_MUX_data[0]          ; data_bus:INST_data_bus|o_MEMORY[0]   ; i_CORE_CLK   ; instruction_decoder:INST_instruction_decoder|o_BUS_select[0] ; 0.500        ; -0.017     ; 0.867      ;
; -1.260 ; MEMORY_CONTROL:INST_MEMORY_CONTROL|o_MC_MUX_data[3]          ; data_bus:INST_data_bus|o_MEMORY[3]   ; i_CORE_CLK   ; instruction_decoder:INST_instruction_decoder|o_BUS_select[0] ; 0.500        ; -0.017     ; 0.865      ;
; -1.243 ; MEMORY_CONTROL:INST_MEMORY_CONTROL|o_MC_MUX_data[4]          ; data_bus:INST_data_bus|o_MEMORY[4]   ; i_CORE_CLK   ; instruction_decoder:INST_instruction_decoder|o_BUS_select[0] ; 0.500        ; 0.004      ; 0.867      ;
; -1.240 ; MEMORY_CONTROL:INST_MEMORY_CONTROL|o_MC_MUX_data[7]          ; data_bus:INST_data_bus|o_MEMORY[7]   ; i_CORE_CLK   ; instruction_decoder:INST_instruction_decoder|o_BUS_select[0] ; 0.500        ; 0.006      ; 0.866      ;
; -1.235 ; MEMORY_CONTROL:INST_MEMORY_CONTROL|o_MC_MUX_data[5]          ; data_bus:INST_data_bus|o_MEMORY[5]   ; i_CORE_CLK   ; instruction_decoder:INST_instruction_decoder|o_BUS_select[0] ; 0.500        ; 0.006      ; 0.865      ;
; -1.206 ; ALU:INST_ALU|r_ALU_Result[6]                                 ; data_bus:INST_data_bus|o_REGISTER[6] ; i_CORE_CLK   ; instruction_decoder:INST_instruction_decoder|o_BUS_select[0] ; 1.000        ; -0.240     ; 1.214      ;
; -1.090 ; MEMORY_CONTROL:INST_MEMORY_CONTROL|o_MC_MUX_data[1]          ; data_bus:INST_data_bus|o_REGISTER[1] ; i_CORE_CLK   ; instruction_decoder:INST_instruction_decoder|o_BUS_select[0] ; 1.000        ; -0.059     ; 1.005      ;
; -1.062 ; ALU:INST_ALU|r_ALU_Result[5]                                 ; data_bus:INST_data_bus|o_REGISTER[5] ; i_CORE_CLK   ; instruction_decoder:INST_instruction_decoder|o_BUS_select[0] ; 1.000        ; -0.080     ; 1.107      ;
; -0.995 ; MEMORY_CONTROL:INST_MEMORY_CONTROL|o_MC_MUX_data[6]          ; data_bus:INST_data_bus|o_REGISTER[6] ; i_CORE_CLK   ; instruction_decoder:INST_instruction_decoder|o_BUS_select[0] ; 1.000        ; -0.240     ; 1.003      ;
; -0.870 ; MEMORY_CONTROL:INST_MEMORY_CONTROL|o_MC_MUX_data[3]          ; data_bus:INST_data_bus|o_REGISTER[3] ; i_CORE_CLK   ; instruction_decoder:INST_instruction_decoder|o_BUS_select[0] ; 1.000        ; -0.106     ; 0.868      ;
; -0.858 ; MEMORY_CONTROL:INST_MEMORY_CONTROL|o_MC_MUX_data[2]          ; data_bus:INST_data_bus|o_REGISTER[2] ; i_CORE_CLK   ; instruction_decoder:INST_instruction_decoder|o_BUS_select[0] ; 1.000        ; -0.104     ; 0.870      ;
; -0.852 ; MEMORY_CONTROL:INST_MEMORY_CONTROL|o_MC_MUX_data[0]          ; data_bus:INST_data_bus|o_REGISTER[0] ; i_CORE_CLK   ; instruction_decoder:INST_instruction_decoder|o_BUS_select[0] ; 1.000        ; -0.104     ; 0.864      ;
; -0.839 ; MEMORY_CONTROL:INST_MEMORY_CONTROL|o_MC_MUX_data[7]          ; data_bus:INST_data_bus|o_REGISTER[7] ; i_CORE_CLK   ; instruction_decoder:INST_instruction_decoder|o_BUS_select[0] ; 1.000        ; -0.080     ; 0.866      ;
; -0.831 ; MEMORY_CONTROL:INST_MEMORY_CONTROL|o_MC_MUX_data[4]          ; data_bus:INST_data_bus|o_REGISTER[4] ; i_CORE_CLK   ; instruction_decoder:INST_instruction_decoder|o_BUS_select[0] ; 1.000        ; -0.080     ; 0.866      ;
; -0.821 ; MEMORY_CONTROL:INST_MEMORY_CONTROL|o_MC_MUX_data[5]          ; data_bus:INST_data_bus|o_REGISTER[5] ; i_CORE_CLK   ; instruction_decoder:INST_instruction_decoder|o_BUS_select[0] ; 1.000        ; -0.080     ; 0.866      ;
+--------+--------------------------------------------------------------+--------------------------------------+--------------+--------------------------------------------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'i_CORE_CLK'                                                                                                                                                                                                                                                                                                               ;
+--------+-----------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                                                                     ; To Node                                                                                                                 ; Launch Clock                                                 ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------+-------------+--------------+------------+------------+
; -0.048 ; instruction_decoder:INST_instruction_decoder|o_BUS_select[0]                                  ; MEMORY_CONTROL:INST_MEMORY_CONTROL|r_MEM_state[0]                                                                       ; instruction_decoder:INST_instruction_decoder|o_BUS_select[0] ; i_CORE_CLK  ; 0.000        ; 2.375      ; 2.713      ;
; 0.087  ; instruction_decoder:INST_instruction_decoder|o_BUS_select[0]                                  ; MEMORY_CONTROL:INST_MEMORY_CONTROL|r_MEM_state[1]                                                                       ; instruction_decoder:INST_instruction_decoder|o_BUS_select[0] ; i_CORE_CLK  ; 0.000        ; 2.375      ; 2.848      ;
; 0.182  ; data_bus:INST_data_bus|o_MEMORY[6]                                                            ; MEMORY_CONTROL:INST_MEMORY_CONTROL|o_MC_RAM_data[6]                                                                     ; instruction_decoder:INST_instruction_decoder|o_BUS_select[0] ; i_CORE_CLK  ; -0.500       ; 0.190      ; 0.059      ;
; 0.329  ; Program_counter:INST_Program_counter|r_PROG_COUNT[7]                                          ; PROGRAM_MEMORY:INST_PROGRAM_MEMORY|altsyncram:RAM_rtl_0|altsyncram_sp71:auto_generated|ram_block1a2~porta_address_reg0  ; i_CORE_CLK                                                   ; i_CORE_CLK  ; 0.000        ; 0.380      ; 0.896      ;
; 0.329  ; instruction_decoder:INST_instruction_decoder|o_REGISTER_C[0]                                  ; register32x8:INST_GPR|altsyncram:r_REGISTER_rtl_0|altsyncram_6bn1:auto_generated|ram_block1a0~porta_address_reg0        ; i_CORE_CLK                                                   ; i_CORE_CLK  ; 0.000        ; 0.373      ; 0.889      ;
; 0.331  ; instruction_decoder:INST_instruction_decoder|o_REGISTER_C[2]                                  ; register32x8:INST_GPR|altsyncram:r_REGISTER_rtl_1|altsyncram_6bn1:auto_generated|ram_block1a0~porta_address_reg0        ; i_CORE_CLK                                                   ; i_CORE_CLK  ; 0.000        ; 0.378      ; 0.896      ;
; 0.331  ; instruction_decoder:INST_instruction_decoder|o_REGISTER_C[3]                                  ; register32x8:INST_GPR|altsyncram:r_REGISTER_rtl_1|altsyncram_6bn1:auto_generated|ram_block1a0~porta_address_reg0        ; i_CORE_CLK                                                   ; i_CORE_CLK  ; 0.000        ; 0.378      ; 0.896      ;
; 0.341  ; Program_counter:INST_Program_counter|r_PROG_COUNT[9]                                          ; PROGRAM_MEMORY:INST_PROGRAM_MEMORY|altsyncram:RAM_rtl_0|altsyncram_sp71:auto_generated|ram_block1a1~porta_address_reg0  ; i_CORE_CLK                                                   ; i_CORE_CLK  ; 0.000        ; 0.386      ; 0.914      ;
; 0.341  ; Program_counter:INST_Program_counter|r_PROG_COUNT[9]                                          ; PROGRAM_MEMORY:INST_PROGRAM_MEMORY|altsyncram:RAM_rtl_0|altsyncram_sp71:auto_generated|ram_block1a0~porta_address_reg0  ; i_CORE_CLK                                                   ; i_CORE_CLK  ; 0.000        ; 0.385      ; 0.913      ;
; 0.343  ; Program_counter:INST_Program_counter|r_PROG_COUNT[4]                                          ; PROGRAM_MEMORY:INST_PROGRAM_MEMORY|altsyncram:RAM_rtl_0|altsyncram_sp71:auto_generated|ram_block1a1~porta_address_reg0  ; i_CORE_CLK                                                   ; i_CORE_CLK  ; 0.000        ; 0.386      ; 0.916      ;
; 0.343  ; instruction_decoder:INST_instruction_decoder|o_REGISTER_C[0]                                  ; register32x8:INST_GPR|altsyncram:r_REGISTER_rtl_1|altsyncram_6bn1:auto_generated|ram_block1a0~porta_address_reg0        ; i_CORE_CLK                                                   ; i_CORE_CLK  ; 0.000        ; 0.378      ; 0.908      ;
; 0.344  ; Program_counter:INST_Program_counter|r_PROG_COUNT[4]                                          ; PROGRAM_MEMORY:INST_PROGRAM_MEMORY|altsyncram:RAM_rtl_0|altsyncram_sp71:auto_generated|ram_block1a0~porta_address_reg0  ; i_CORE_CLK                                                   ; i_CORE_CLK  ; 0.000        ; 0.385      ; 0.916      ;
; 0.345  ; instruction_decoder:INST_instruction_decoder|o_REGISTER_C[3]                                  ; register32x8:INST_GPR|altsyncram:r_REGISTER_rtl_0|altsyncram_6bn1:auto_generated|ram_block1a0~porta_address_reg0        ; i_CORE_CLK                                                   ; i_CORE_CLK  ; 0.000        ; 0.373      ; 0.905      ;
; 0.346  ; Program_counter:INST_Program_counter|r_PROG_COUNT[6]                                          ; PROGRAM_MEMORY:INST_PROGRAM_MEMORY|altsyncram:RAM_rtl_0|altsyncram_sp71:auto_generated|ram_block1a1~porta_address_reg0  ; i_CORE_CLK                                                   ; i_CORE_CLK  ; 0.000        ; 0.386      ; 0.919      ;
; 0.346  ; Program_counter:INST_Program_counter|r_PROG_COUNT[6]                                          ; PROGRAM_MEMORY:INST_PROGRAM_MEMORY|altsyncram:RAM_rtl_0|altsyncram_sp71:auto_generated|ram_block1a0~porta_address_reg0  ; i_CORE_CLK                                                   ; i_CORE_CLK  ; 0.000        ; 0.385      ; 0.918      ;
; 0.351  ; Program_counter:INST_Program_counter|r_PROG_COUNT[8]                                          ; PROGRAM_MEMORY:INST_PROGRAM_MEMORY|altsyncram:RAM_rtl_0|altsyncram_sp71:auto_generated|ram_block1a1~porta_address_reg0  ; i_CORE_CLK                                                   ; i_CORE_CLK  ; 0.000        ; 0.386      ; 0.924      ;
; 0.354  ; data_bus:INST_data_bus|o_MEMORY[2]                                                            ; MEMORY_CONTROL:INST_MEMORY_CONTROL|o_MC_RAM_data[2]                                                                     ; instruction_decoder:INST_instruction_decoder|o_BUS_select[0] ; i_CORE_CLK  ; -0.500       ; 0.018      ; 0.059      ;
; 0.354  ; data_bus:INST_data_bus|o_MEMORY[1]                                                            ; MEMORY_CONTROL:INST_MEMORY_CONTROL|o_MC_RAM_data[1]                                                                     ; instruction_decoder:INST_instruction_decoder|o_BUS_select[0] ; i_CORE_CLK  ; -0.500       ; 0.018      ; 0.059      ;
; 0.355  ; Program_counter:INST_Program_counter|r_PROG_COUNT[4]                                          ; PROGRAM_MEMORY:INST_PROGRAM_MEMORY|altsyncram:RAM_rtl_0|altsyncram_sp71:auto_generated|ram_block1a2~porta_address_reg0  ; i_CORE_CLK                                                   ; i_CORE_CLK  ; 0.000        ; 0.380      ; 0.922      ;
; 0.355  ; data_bus:INST_data_bus|o_MEMORY[0]                                                            ; MEMORY_CONTROL:INST_MEMORY_CONTROL|o_MC_RAM_data[0]                                                                     ; instruction_decoder:INST_instruction_decoder|o_BUS_select[0] ; i_CORE_CLK  ; -0.500       ; 0.017      ; 0.059      ;
; 0.355  ; data_bus:INST_data_bus|o_MEMORY[3]                                                            ; MEMORY_CONTROL:INST_MEMORY_CONTROL|o_MC_RAM_data[3]                                                                     ; instruction_decoder:INST_instruction_decoder|o_BUS_select[0] ; i_CORE_CLK  ; -0.500       ; 0.017      ; 0.059      ;
; 0.358  ; Program_counter:INST_Program_counter|r_PROG_COUNT[3]                                          ; PROGRAM_MEMORY:INST_PROGRAM_MEMORY|altsyncram:RAM_rtl_0|altsyncram_sp71:auto_generated|ram_block1a13~porta_address_reg0 ; i_CORE_CLK                                                   ; i_CORE_CLK  ; 0.000        ; 0.384      ; 0.929      ;
; 0.358  ; ALU:INST_ALU|r_ALU_Result[4]                                                                  ; ALU:INST_ALU|r_ALU_Result[4]                                                                                            ; i_CORE_CLK                                                   ; i_CORE_CLK  ; 0.000        ; 0.062      ; 0.577      ;
; 0.359  ; MEMORY_CONTROL:INST_MEMORY_CONTROL|o_MC_RAM_address[1]                                        ; MEMORY_CONTROL:INST_MEMORY_CONTROL|o_MC_RAM_address[1]                                                                  ; i_CORE_CLK                                                   ; i_CORE_CLK  ; 0.000        ; 0.061      ; 0.577      ;
; 0.359  ; MEMORY_CONTROL:INST_MEMORY_CONTROL|o_MC_RAM_address[2]                                        ; MEMORY_CONTROL:INST_MEMORY_CONTROL|o_MC_RAM_address[2]                                                                  ; i_CORE_CLK                                                   ; i_CORE_CLK  ; 0.000        ; 0.061      ; 0.577      ;
; 0.359  ; MEMORY_CONTROL:INST_MEMORY_CONTROL|o_MC_RAM_address[3]                                        ; MEMORY_CONTROL:INST_MEMORY_CONTROL|o_MC_RAM_address[3]                                                                  ; i_CORE_CLK                                                   ; i_CORE_CLK  ; 0.000        ; 0.061      ; 0.577      ;
; 0.359  ; MEMORY_CONTROL:INST_MEMORY_CONTROL|o_MC_RAM_address[4]                                        ; MEMORY_CONTROL:INST_MEMORY_CONTROL|o_MC_RAM_address[4]                                                                  ; i_CORE_CLK                                                   ; i_CORE_CLK  ; 0.000        ; 0.061      ; 0.577      ;
; 0.359  ; MEMORY_CONTROL:INST_MEMORY_CONTROL|o_MC_RAM_address[5]                                        ; MEMORY_CONTROL:INST_MEMORY_CONTROL|o_MC_RAM_address[5]                                                                  ; i_CORE_CLK                                                   ; i_CORE_CLK  ; 0.000        ; 0.061      ; 0.577      ;
; 0.359  ; MEMORY_CONTROL:INST_MEMORY_CONTROL|o_MC_RAM_address[6]                                        ; MEMORY_CONTROL:INST_MEMORY_CONTROL|o_MC_RAM_address[6]                                                                  ; i_CORE_CLK                                                   ; i_CORE_CLK  ; 0.000        ; 0.061      ; 0.577      ;
; 0.359  ; MEMORY_CONTROL:INST_MEMORY_CONTROL|o_MC_RAM_address[7]                                        ; MEMORY_CONTROL:INST_MEMORY_CONTROL|o_MC_RAM_address[7]                                                                  ; i_CORE_CLK                                                   ; i_CORE_CLK  ; 0.000        ; 0.061      ; 0.577      ;
; 0.359  ; MEMORY_CONTROL:INST_MEMORY_CONTROL|o_MC_RAM_address[8]                                        ; MEMORY_CONTROL:INST_MEMORY_CONTROL|o_MC_RAM_address[8]                                                                  ; i_CORE_CLK                                                   ; i_CORE_CLK  ; 0.000        ; 0.061      ; 0.577      ;
; 0.359  ; MEMORY_CONTROL:INST_MEMORY_CONTROL|o_MC_RAM_address[9]                                        ; MEMORY_CONTROL:INST_MEMORY_CONTROL|o_MC_RAM_address[9]                                                                  ; i_CORE_CLK                                                   ; i_CORE_CLK  ; 0.000        ; 0.061      ; 0.577      ;
; 0.359  ; MEMORY_CONTROL:INST_MEMORY_CONTROL|o_MC_RAM_address[10]                                       ; MEMORY_CONTROL:INST_MEMORY_CONTROL|o_MC_RAM_address[10]                                                                 ; i_CORE_CLK                                                   ; i_CORE_CLK  ; 0.000        ; 0.061      ; 0.577      ;
; 0.359  ; ALU:INST_ALU|r_ALU_Result[7]                                                                  ; ALU:INST_ALU|r_ALU_Result[7]                                                                                            ; i_CORE_CLK                                                   ; i_CORE_CLK  ; 0.000        ; 0.061      ; 0.577      ;
; 0.359  ; ALU:INST_ALU|r_ALU_Result[3]                                                                  ; ALU:INST_ALU|r_ALU_Result[3]                                                                                            ; i_CORE_CLK                                                   ; i_CORE_CLK  ; 0.000        ; 0.061      ; 0.577      ;
; 0.359  ; ALU:INST_ALU|tmp[8]                                                                           ; ALU:INST_ALU|tmp[8]                                                                                                     ; i_CORE_CLK                                                   ; i_CORE_CLK  ; 0.000        ; 0.061      ; 0.577      ;
; 0.359  ; MEMORY_CONTROL:INST_MEMORY_CONTROL|r_MC_CU_ready                                              ; MEMORY_CONTROL:INST_MEMORY_CONTROL|r_MC_CU_ready                                                                        ; i_CORE_CLK                                                   ; i_CORE_CLK  ; 0.000        ; 0.061      ; 0.577      ;
; 0.359  ; ALU:INST_ALU|r_ALU_Result[2]                                                                  ; ALU:INST_ALU|r_ALU_Result[2]                                                                                            ; i_CORE_CLK                                                   ; i_CORE_CLK  ; 0.000        ; 0.061      ; 0.577      ;
; 0.359  ; ALU:INST_ALU|r_ALU_Result[0]                                                                  ; ALU:INST_ALU|r_ALU_Result[0]                                                                                            ; i_CORE_CLK                                                   ; i_CORE_CLK  ; 0.000        ; 0.061      ; 0.577      ;
; 0.359  ; ALU:INST_ALU|r_ALU_Result[1]                                                                  ; ALU:INST_ALU|r_ALU_Result[1]                                                                                            ; i_CORE_CLK                                                   ; i_CORE_CLK  ; 0.000        ; 0.061      ; 0.577      ;
; 0.359  ; MEMORY_CONTROL:INST_MEMORY_CONTROL|o_MC_RAM_write_enable                                      ; MEMORY_CONTROL:INST_MEMORY_CONTROL|o_MC_RAM_write_enable                                                                ; i_CORE_CLK                                                   ; i_CORE_CLK  ; 0.000        ; 0.061      ; 0.577      ;
; 0.362  ; control_unit:INST_control_unit|r_state[1]                                                     ; control_unit:INST_control_unit|r_state[1]                                                                               ; i_CORE_CLK                                                   ; i_CORE_CLK  ; 0.000        ; 0.061      ; 0.580      ;
; 0.362  ; control_unit:INST_control_unit|r_state[3]                                                     ; control_unit:INST_control_unit|r_state[3]                                                                               ; i_CORE_CLK                                                   ; i_CORE_CLK  ; 0.000        ; 0.061      ; 0.580      ;
; 0.362  ; Program_counter:INST_Program_counter|r_PROG_COUNT[3]                                          ; PROGRAM_MEMORY:INST_PROGRAM_MEMORY|altsyncram:RAM_rtl_0|altsyncram_sp71:auto_generated|ram_block1a0~porta_address_reg0  ; i_CORE_CLK                                                   ; i_CORE_CLK  ; 0.000        ; 0.385      ; 0.934      ;
; 0.369  ; Program_counter:INST_Program_counter|r_PROG_COUNT[6]                                          ; PROGRAM_MEMORY:INST_PROGRAM_MEMORY|altsyncram:RAM_rtl_0|altsyncram_sp71:auto_generated|ram_block1a13~porta_address_reg0 ; i_CORE_CLK                                                   ; i_CORE_CLK  ; 0.000        ; 0.384      ; 0.940      ;
; 0.369  ; instruction_decoder:INST_instruction_decoder|o_REGISTER_C[2]                                  ; register32x8:INST_GPR|altsyncram:r_REGISTER_rtl_0|altsyncram_6bn1:auto_generated|ram_block1a0~porta_address_reg0        ; i_CORE_CLK                                                   ; i_CORE_CLK  ; 0.000        ; 0.373      ; 0.929      ;
; 0.370  ; register32x8:INST_GPR|r_REGISTER_rtl_0_bypass[24]                                             ; register32x8:INST_GPR|o_GPR_ALU_data_A[6]                                                                               ; i_CORE_CLK                                                   ; i_CORE_CLK  ; 0.000        ; 0.061      ; 0.588      ;
; 0.370  ; Program_counter:INST_Program_counter|r_PROG_COUNT[3]                                          ; PROGRAM_MEMORY:INST_PROGRAM_MEMORY|altsyncram:RAM_rtl_0|altsyncram_sp71:auto_generated|ram_block1a2~porta_address_reg0  ; i_CORE_CLK                                                   ; i_CORE_CLK  ; 0.000        ; 0.380      ; 0.937      ;
; 0.371  ; register32x8:INST_GPR|r_REGISTER_rtl_1_bypass[12]                                             ; register32x8:INST_GPR|o_GPR_ALU_data_B[0]                                                                               ; i_CORE_CLK                                                   ; i_CORE_CLK  ; 0.000        ; 0.061      ; 0.589      ;
; 0.372  ; register32x8:INST_GPR|r_REGISTER_rtl_1_bypass[14]                                             ; register32x8:INST_GPR|o_GPR_ALU_data_B[1]                                                                               ; i_CORE_CLK                                                   ; i_CORE_CLK  ; 0.000        ; 0.061      ; 0.590      ;
; 0.372  ; register32x8:INST_GPR|r_REGISTER_rtl_1_bypass[20]                                             ; register32x8:INST_GPR|o_GPR_ALU_data_B[4]                                                                               ; i_CORE_CLK                                                   ; i_CORE_CLK  ; 0.000        ; 0.061      ; 0.590      ;
; 0.372  ; data_bus:INST_data_bus|o_REGISTER[6]                                                          ; register32x8:INST_GPR|r_REGISTER_rtl_0_bypass[23]                                                                       ; instruction_decoder:INST_instruction_decoder|o_BUS_select[0] ; i_CORE_CLK  ; 0.000        ; 0.232      ; 0.791      ;
; 0.373  ; branch_control:INST_branch_control|o_ADDRESS[0]                                               ; Program_counter:INST_Program_counter|r_PROG_COUNT[0]                                                                    ; i_CORE_CLK                                                   ; i_CORE_CLK  ; 0.000        ; 0.061      ; 0.591      ;
; 0.375  ; branch_control:INST_branch_control|o_ADDRESS[1]                                               ; Program_counter:INST_Program_counter|r_PROG_COUNT[1]                                                                    ; i_CORE_CLK                                                   ; i_CORE_CLK  ; 0.000        ; 0.061      ; 0.593      ;
; 0.376  ; data_bus:INST_data_bus|o_MEMORY[4]                                                            ; MEMORY_CONTROL:INST_MEMORY_CONTROL|o_MC_RAM_data[4]                                                                     ; instruction_decoder:INST_instruction_decoder|o_BUS_select[0] ; i_CORE_CLK  ; -0.500       ; -0.004     ; 0.059      ;
; 0.377  ; Program_counter:INST_Program_counter|r_PROG_COUNT[8]                                          ; PROGRAM_MEMORY:INST_PROGRAM_MEMORY|altsyncram:RAM_rtl_0|altsyncram_sp71:auto_generated|ram_block1a0~porta_address_reg0  ; i_CORE_CLK                                                   ; i_CORE_CLK  ; 0.000        ; 0.385      ; 0.949      ;
; 0.378  ; data_bus:INST_data_bus|o_MEMORY[5]                                                            ; MEMORY_CONTROL:INST_MEMORY_CONTROL|o_MC_RAM_data[5]                                                                     ; instruction_decoder:INST_instruction_decoder|o_BUS_select[0] ; i_CORE_CLK  ; -0.500       ; -0.006     ; 0.059      ;
; 0.378  ; data_bus:INST_data_bus|o_MEMORY[7]                                                            ; MEMORY_CONTROL:INST_MEMORY_CONTROL|o_MC_RAM_data[7]                                                                     ; instruction_decoder:INST_instruction_decoder|o_BUS_select[0] ; i_CORE_CLK  ; -0.500       ; -0.006     ; 0.059      ;
; 0.387  ; Program_counter:INST_Program_counter|r_PROG_COUNT[3]                                          ; PROGRAM_MEMORY:INST_PROGRAM_MEMORY|altsyncram:RAM_rtl_0|altsyncram_sp71:auto_generated|ram_block1a1~porta_address_reg0  ; i_CORE_CLK                                                   ; i_CORE_CLK  ; 0.000        ; 0.386      ; 0.960      ;
; 0.390  ; data_bus:INST_data_bus|o_REGISTER[6]                                                          ; register32x8:INST_GPR|r_REGISTER_rtl_1_bypass[23]                                                                       ; instruction_decoder:INST_instruction_decoder|o_BUS_select[0] ; i_CORE_CLK  ; 0.000        ; 0.239      ; 0.816      ;
; 0.396  ; data_bus:INST_data_bus|o_REGISTER[0]                                                          ; register32x8:INST_GPR|r_REGISTER_rtl_1_bypass[11]                                                                       ; instruction_decoder:INST_instruction_decoder|o_BUS_select[0] ; i_CORE_CLK  ; 0.000        ; 0.103      ; 0.686      ;
; 0.399  ; instruction_decoder:INST_instruction_decoder|o_REGISTER_C[3]                                  ; register32x8:INST_GPR|r_REGISTER_rtl_1_bypass[7]                                                                        ; i_CORE_CLK                                                   ; i_CORE_CLK  ; 0.000        ; 0.062      ; 0.618      ;
; 0.403  ; instruction_decoder:INST_instruction_decoder|o_REGISTER_C[3]                                  ; register32x8:INST_GPR|r_REGISTER_rtl_0_bypass[7]                                                                        ; i_CORE_CLK                                                   ; i_CORE_CLK  ; 0.000        ; 0.062      ; 0.622      ;
; 0.421  ; MEMORY_CONTROL:INST_MEMORY_CONTROL|r_MEM_state[1]                                             ; MEMORY_CONTROL:INST_MEMORY_CONTROL|r_MC_CU_ready                                                                        ; i_CORE_CLK                                                   ; i_CORE_CLK  ; 0.000        ; 0.061      ; 0.639      ;
; 0.425  ; control_unit:INST_control_unit|r_state[0]                                                     ; control_unit:INST_control_unit|r_state[1]                                                                               ; i_CORE_CLK                                                   ; i_CORE_CLK  ; 0.000        ; 0.061      ; 0.643      ;
; 0.436  ; data_bus:INST_data_bus|o_REGISTER[6]                                                          ; register32x8:INST_GPR|altsyncram:r_REGISTER_rtl_1|altsyncram_6bn1:auto_generated|ram_block1a0~porta_datain_reg0         ; instruction_decoder:INST_instruction_decoder|o_BUS_select[0] ; i_CORE_CLK  ; 0.000        ; 0.559      ; 1.212      ;
; 0.448  ; data_bus:INST_data_bus|o_REGISTER[2]                                                          ; register32x8:INST_GPR|r_REGISTER_rtl_0_bypass[15]                                                                       ; instruction_decoder:INST_instruction_decoder|o_BUS_select[0] ; i_CORE_CLK  ; 0.000        ; 0.103      ; 0.738      ;
; 0.448  ; data_bus:INST_data_bus|o_REGISTER[2]                                                          ; register32x8:INST_GPR|r_REGISTER_rtl_1_bypass[15]                                                                       ; instruction_decoder:INST_instruction_decoder|o_BUS_select[0] ; i_CORE_CLK  ; 0.000        ; 0.103      ; 0.738      ;
; 0.474  ; register32x8:INST_GPR|r_REGISTER_rtl_1_bypass[18]                                             ; register32x8:INST_GPR|o_GPR_ALU_data_B[3]                                                                               ; i_CORE_CLK                                                   ; i_CORE_CLK  ; 0.000        ; 0.062      ; 0.693      ;
; 0.474  ; DATA_RAM:INST_DATA_RAM|MEMORY_rtl_0_bypass[42]                                                ; DATA_RAM:INST_DATA_RAM|o_RAM_MC_data[6]                                                                                 ; i_CORE_CLK                                                   ; i_CORE_CLK  ; 0.000        ; 0.060      ; 0.691      ;
; 0.475  ; DATA_RAM:INST_DATA_RAM|MEMORY_rtl_0_bypass[34]                                                ; DATA_RAM:INST_DATA_RAM|o_RAM_MC_data[2]                                                                                 ; i_CORE_CLK                                                   ; i_CORE_CLK  ; 0.000        ; 0.061      ; 0.693      ;
; 0.476  ; register32x8:INST_GPR|r_REGISTER_rtl_0_bypass[14]                                             ; register32x8:INST_GPR|o_GPR_ALU_data_A[1]                                                                               ; i_CORE_CLK                                                   ; i_CORE_CLK  ; 0.000        ; 0.061      ; 0.694      ;
; 0.480  ; DATA_RAM:INST_DATA_RAM|MEMORY_rtl_0_bypass[43]                                                ; DATA_RAM:INST_DATA_RAM|o_RAM_MC_data[7]                                                                                 ; i_CORE_CLK                                                   ; i_CORE_CLK  ; 0.000        ; 0.061      ; 0.698      ;
; 0.481  ; DATA_RAM:INST_DATA_RAM|MEMORY_rtl_0_bypass[31]                                                ; DATA_RAM:INST_DATA_RAM|o_RAM_MC_data[1]                                                                                 ; i_CORE_CLK                                                   ; i_CORE_CLK  ; 0.000        ; 0.060      ; 0.698      ;
; 0.482  ; DATA_RAM:INST_DATA_RAM|altsyncram:MEMORY_rtl_0|altsyncram_lgn1:auto_generated|addr_store_b[0] ; DATA_RAM:INST_DATA_RAM|altsyncram:MEMORY_rtl_0|altsyncram_lgn1:auto_generated|address_reg_b[0]                          ; i_CORE_CLK                                                   ; i_CORE_CLK  ; 0.000        ; 0.062      ; 0.701      ;
; 0.496  ; data_bus:INST_data_bus|o_REGISTER[1]                                                          ; register32x8:INST_GPR|r_REGISTER_rtl_0_bypass[13]                                                                       ; instruction_decoder:INST_instruction_decoder|o_BUS_select[0] ; i_CORE_CLK  ; 0.000        ; 0.058      ; 0.741      ;
; 0.499  ; data_bus:INST_data_bus|o_REGISTER[1]                                                          ; register32x8:INST_GPR|r_REGISTER_rtl_1_bypass[13]                                                                       ; instruction_decoder:INST_instruction_decoder|o_BUS_select[0] ; i_CORE_CLK  ; 0.000        ; 0.058      ; 0.744      ;
; 0.500  ; data_bus:INST_data_bus|o_REGISTER[3]                                                          ; register32x8:INST_GPR|r_REGISTER_rtl_0_bypass[17]                                                                       ; instruction_decoder:INST_instruction_decoder|o_BUS_select[0] ; i_CORE_CLK  ; 0.000        ; 0.105      ; 0.792      ;
; 0.502  ; data_bus:INST_data_bus|o_REGISTER[3]                                                          ; register32x8:INST_GPR|r_REGISTER_rtl_1_bypass[17]                                                                       ; instruction_decoder:INST_instruction_decoder|o_BUS_select[0] ; i_CORE_CLK  ; 0.000        ; 0.105      ; 0.794      ;
; 0.504  ; data_bus:INST_data_bus|o_REGISTER[4]                                                          ; register32x8:INST_GPR|r_REGISTER_rtl_1_bypass[19]                                                                       ; instruction_decoder:INST_instruction_decoder|o_BUS_select[0] ; i_CORE_CLK  ; 0.000        ; 0.079      ; 0.770      ;
; 0.506  ; Program_counter:INST_Program_counter|r_PROG_COUNT[1]                                          ; PROGRAM_MEMORY:INST_PROGRAM_MEMORY|altsyncram:RAM_rtl_0|altsyncram_sp71:auto_generated|ram_block1a2~porta_address_reg0  ; i_CORE_CLK                                                   ; i_CORE_CLK  ; 0.000        ; 0.380      ; 1.073      ;
; 0.507  ; data_bus:INST_data_bus|o_REGISTER[4]                                                          ; register32x8:INST_GPR|r_REGISTER_rtl_0_bypass[19]                                                                       ; instruction_decoder:INST_instruction_decoder|o_BUS_select[0] ; i_CORE_CLK  ; 0.000        ; 0.079      ; 0.773      ;
; 0.508  ; DATA_RAM:INST_DATA_RAM|MEMORY_rtl_0_bypass[30]                                                ; DATA_RAM:INST_DATA_RAM|o_RAM_MC_data[0]                                                                                 ; i_CORE_CLK                                                   ; i_CORE_CLK  ; 0.000        ; 0.061      ; 0.726      ;
; 0.515  ; data_bus:INST_data_bus|o_REGISTER[6]                                                          ; register32x8:INST_GPR|altsyncram:r_REGISTER_rtl_0|altsyncram_6bn1:auto_generated|ram_block1a0~porta_datain_reg0         ; instruction_decoder:INST_instruction_decoder|o_BUS_select[0] ; i_CORE_CLK  ; 0.000        ; 0.554      ; 1.286      ;
; 0.518  ; data_bus:INST_data_bus|o_REGISTER[5]                                                          ; register32x8:INST_GPR|r_REGISTER_rtl_0_bypass[21]                                                                       ; instruction_decoder:INST_instruction_decoder|o_BUS_select[0] ; i_CORE_CLK  ; 0.000        ; 0.079      ; 0.784      ;
; 0.518  ; data_bus:INST_data_bus|o_REGISTER[5]                                                          ; register32x8:INST_GPR|r_REGISTER_rtl_1_bypass[21]                                                                       ; instruction_decoder:INST_instruction_decoder|o_BUS_select[0] ; i_CORE_CLK  ; 0.000        ; 0.079      ; 0.784      ;
; 0.521  ; data_bus:INST_data_bus|o_REGISTER[2]                                                          ; register32x8:INST_GPR|altsyncram:r_REGISTER_rtl_1|altsyncram_6bn1:auto_generated|ram_block1a0~porta_datain_reg0         ; instruction_decoder:INST_instruction_decoder|o_BUS_select[0] ; i_CORE_CLK  ; 0.000        ; 0.428      ; 1.166      ;
; 0.528  ; data_bus:INST_data_bus|o_REGISTER[0]                                                          ; register32x8:INST_GPR|altsyncram:r_REGISTER_rtl_0|altsyncram_6bn1:auto_generated|ram_block1a0~porta_datain_reg0         ; instruction_decoder:INST_instruction_decoder|o_BUS_select[0] ; i_CORE_CLK  ; 0.000        ; 0.423      ; 1.168      ;
; 0.539  ; MEMORY_CONTROL:INST_MEMORY_CONTROL|o_MC_RAM_address[13]                                       ; DATA_RAM:INST_DATA_RAM|MEMORY_rtl_0_bypass[27]                                                                          ; i_CORE_CLK                                                   ; i_CORE_CLK  ; 0.000        ; 0.062      ; 0.758      ;
; 0.540  ; Program_counter:INST_Program_counter|r_PROG_COUNT[5]                                          ; PROGRAM_MEMORY:INST_PROGRAM_MEMORY|altsyncram:RAM_rtl_0|altsyncram_sp71:auto_generated|ram_block1a2~porta_address_reg0  ; i_CORE_CLK                                                   ; i_CORE_CLK  ; 0.000        ; 0.380      ; 1.107      ;
; 0.540  ; instruction_decoder:INST_instruction_decoder|o_BUS_select[0]                                  ; MEMORY_CONTROL:INST_MEMORY_CONTROL|r_MEM_state[0]                                                                       ; instruction_decoder:INST_instruction_decoder|o_BUS_select[0] ; i_CORE_CLK  ; -0.500       ; 2.375      ; 2.801      ;
; 0.543  ; data_bus:INST_data_bus|o_REGISTER[5]                                                          ; register32x8:INST_GPR|altsyncram:r_REGISTER_rtl_1|altsyncram_6bn1:auto_generated|ram_block1a0~porta_datain_reg0         ; instruction_decoder:INST_instruction_decoder|o_BUS_select[0] ; i_CORE_CLK  ; 0.000        ; 0.399      ; 1.159      ;
; 0.554  ; register32x8:INST_GPR|r_REGISTER_rtl_0_bypass[19]                                             ; register32x8:INST_GPR|o_GPR_ALU_data_A[4]                                                                               ; i_CORE_CLK                                                   ; i_CORE_CLK  ; 0.000        ; 0.061      ; 0.772      ;
; 0.555  ; register32x8:INST_GPR|r_REGISTER_rtl_1_bypass[15]                                             ; register32x8:INST_GPR|o_GPR_ALU_data_B[2]                                                                               ; i_CORE_CLK                                                   ; i_CORE_CLK  ; 0.000        ; 0.061      ; 0.773      ;
; 0.555  ; register32x8:INST_GPR|r_REGISTER_rtl_0_bypass[21]                                             ; register32x8:INST_GPR|o_GPR_ALU_data_A[5]                                                                               ; i_CORE_CLK                                                   ; i_CORE_CLK  ; 0.000        ; 0.061      ; 0.773      ;
; 0.555  ; register32x8:INST_GPR|r_REGISTER_rtl_1_bypass[13]                                             ; register32x8:INST_GPR|o_GPR_ALU_data_B[1]                                                                               ; i_CORE_CLK                                                   ; i_CORE_CLK  ; 0.000        ; 0.061      ; 0.773      ;
; 0.555  ; DATA_RAM:INST_DATA_RAM|MEMORY_rtl_0_bypass[39]                                                ; DATA_RAM:INST_DATA_RAM|o_RAM_MC_data[5]                                                                                 ; i_CORE_CLK                                                   ; i_CORE_CLK  ; 0.000        ; 0.060      ; 0.772      ;
; 0.555  ; MEMORY_CONTROL:INST_MEMORY_CONTROL|r_MEM_state[0]                                             ; MEMORY_CONTROL:INST_MEMORY_CONTROL|o_MC_RAM_write_enable                                                                ; i_CORE_CLK                                                   ; i_CORE_CLK  ; 0.000        ; 0.061      ; 0.773      ;
; 0.557  ; DATA_RAM:INST_DATA_RAM|MEMORY_rtl_0_bypass[29]                                                ; DATA_RAM:INST_DATA_RAM|o_RAM_MC_data[0]                                                                                 ; i_CORE_CLK                                                   ; i_CORE_CLK  ; 0.000        ; 0.061      ; 0.775      ;
; 0.558  ; DATA_RAM:INST_DATA_RAM|MEMORY_rtl_0_bypass[41]                                                ; DATA_RAM:INST_DATA_RAM|o_RAM_MC_data[6]                                                                                 ; i_CORE_CLK                                                   ; i_CORE_CLK  ; 0.000        ; 0.060      ; 0.775      ;
+--------+-----------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------+-------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'instruction_decoder:INST_instruction_decoder|o_BUS_select[0]'                                                                                                                                         ;
+-------+--------------------------------------------------------------+--------------------------------------+--------------+--------------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                    ; To Node                              ; Launch Clock ; Latch Clock                                                  ; Relationship ; Clock Skew ; Data Delay ;
+-------+--------------------------------------------------------------+--------------------------------------+--------------+--------------------------------------------------------------+--------------+------------+------------+
; 0.687 ; MEMORY_CONTROL:INST_MEMORY_CONTROL|o_MC_MUX_data[7]          ; data_bus:INST_data_bus|o_REGISTER[7] ; i_CORE_CLK   ; instruction_decoder:INST_instruction_decoder|o_BUS_select[0] ; 0.000        ; 0.099      ; 0.816      ;
; 0.688 ; MEMORY_CONTROL:INST_MEMORY_CONTROL|o_MC_MUX_data[5]          ; data_bus:INST_data_bus|o_REGISTER[5] ; i_CORE_CLK   ; instruction_decoder:INST_instruction_decoder|o_BUS_select[0] ; 0.000        ; 0.099      ; 0.817      ;
; 0.688 ; MEMORY_CONTROL:INST_MEMORY_CONTROL|o_MC_MUX_data[4]          ; data_bus:INST_data_bus|o_REGISTER[4] ; i_CORE_CLK   ; instruction_decoder:INST_instruction_decoder|o_BUS_select[0] ; 0.000        ; 0.099      ; 0.817      ;
; 0.713 ; MEMORY_CONTROL:INST_MEMORY_CONTROL|o_MC_MUX_data[0]          ; data_bus:INST_data_bus|o_REGISTER[0] ; i_CORE_CLK   ; instruction_decoder:INST_instruction_decoder|o_BUS_select[0] ; 0.000        ; 0.074      ; 0.817      ;
; 0.715 ; MEMORY_CONTROL:INST_MEMORY_CONTROL|o_MC_MUX_data[2]          ; data_bus:INST_data_bus|o_REGISTER[2] ; i_CORE_CLK   ; instruction_decoder:INST_instruction_decoder|o_BUS_select[0] ; 0.000        ; 0.075      ; 0.820      ;
; 0.716 ; MEMORY_CONTROL:INST_MEMORY_CONTROL|o_MC_MUX_data[3]          ; data_bus:INST_data_bus|o_REGISTER[3] ; i_CORE_CLK   ; instruction_decoder:INST_instruction_decoder|o_BUS_select[0] ; 0.000        ; 0.072      ; 0.818      ;
; 0.788 ; MEMORY_CONTROL:INST_MEMORY_CONTROL|o_MC_MUX_data[1]          ; data_bus:INST_data_bus|o_REGISTER[1] ; i_CORE_CLK   ; instruction_decoder:INST_instruction_decoder|o_BUS_select[0] ; 0.000        ; 0.129      ; 0.947      ;
; 0.888 ; ALU:INST_ALU|r_ALU_Result[5]                                 ; data_bus:INST_data_bus|o_REGISTER[5] ; i_CORE_CLK   ; instruction_decoder:INST_instruction_decoder|o_BUS_select[0] ; 0.000        ; 0.100      ; 1.018      ;
; 0.961 ; MEMORY_CONTROL:INST_MEMORY_CONTROL|o_MC_MUX_data[6]          ; data_bus:INST_data_bus|o_REGISTER[6] ; i_CORE_CLK   ; instruction_decoder:INST_instruction_decoder|o_BUS_select[0] ; 0.000        ; -0.068     ; 0.923      ;
; 1.064 ; instruction_decoder:INST_instruction_decoder|o_BUS_select[1] ; data_bus:INST_data_bus|o_REGISTER[7] ; i_CORE_CLK   ; instruction_decoder:INST_instruction_decoder|o_BUS_select[0] ; 0.000        ; 0.100      ; 1.194      ;
; 1.079 ; instruction_decoder:INST_instruction_decoder|o_BUS_select[1] ; data_bus:INST_data_bus|o_REGISTER[5] ; i_CORE_CLK   ; instruction_decoder:INST_instruction_decoder|o_BUS_select[0] ; 0.000        ; 0.100      ; 1.209      ;
; 1.081 ; instruction_decoder:INST_instruction_decoder|o_BUS_select[1] ; data_bus:INST_data_bus|o_REGISTER[4] ; i_CORE_CLK   ; instruction_decoder:INST_instruction_decoder|o_BUS_select[0] ; 0.000        ; 0.100      ; 1.211      ;
; 1.090 ; ALU:INST_ALU|r_ALU_Result[4]                                 ; data_bus:INST_data_bus|o_REGISTER[4] ; i_CORE_CLK   ; instruction_decoder:INST_instruction_decoder|o_BUS_select[0] ; 0.000        ; 0.098      ; 1.218      ;
; 1.097 ; MEMORY_CONTROL:INST_MEMORY_CONTROL|o_MC_MUX_data[7]          ; data_bus:INST_data_bus|o_MEMORY[7]   ; i_CORE_CLK   ; instruction_decoder:INST_instruction_decoder|o_BUS_select[0] ; -0.500       ; 0.190      ; 0.817      ;
; 1.097 ; MEMORY_CONTROL:INST_MEMORY_CONTROL|o_MC_MUX_data[5]          ; data_bus:INST_data_bus|o_MEMORY[5]   ; i_CORE_CLK   ; instruction_decoder:INST_instruction_decoder|o_BUS_select[0] ; -0.500       ; 0.190      ; 0.817      ;
; 1.100 ; MEMORY_CONTROL:INST_MEMORY_CONTROL|o_MC_MUX_data[4]          ; data_bus:INST_data_bus|o_MEMORY[4]   ; i_CORE_CLK   ; instruction_decoder:INST_instruction_decoder|o_BUS_select[0] ; -0.500       ; 0.187      ; 0.817      ;
; 1.120 ; MEMORY_CONTROL:INST_MEMORY_CONTROL|o_MC_MUX_data[3]          ; data_bus:INST_data_bus|o_MEMORY[3]   ; i_CORE_CLK   ; instruction_decoder:INST_instruction_decoder|o_BUS_select[0] ; -0.500       ; 0.166      ; 0.816      ;
; 1.122 ; MEMORY_CONTROL:INST_MEMORY_CONTROL|o_MC_MUX_data[0]          ; data_bus:INST_data_bus|o_MEMORY[0]   ; i_CORE_CLK   ; instruction_decoder:INST_instruction_decoder|o_BUS_select[0] ; -0.500       ; 0.166      ; 0.818      ;
; 1.125 ; MEMORY_CONTROL:INST_MEMORY_CONTROL|o_MC_MUX_data[2]          ; data_bus:INST_data_bus|o_MEMORY[2]   ; i_CORE_CLK   ; instruction_decoder:INST_instruction_decoder|o_BUS_select[0] ; -0.500       ; 0.165      ; 0.820      ;
; 1.131 ; ALU:INST_ALU|r_ALU_Result[6]                                 ; data_bus:INST_data_bus|o_REGISTER[6] ; i_CORE_CLK   ; instruction_decoder:INST_instruction_decoder|o_BUS_select[0] ; 0.000        ; -0.067     ; 1.094      ;
; 1.133 ; MEMORY_CONTROL:INST_MEMORY_CONTROL|o_MC_MUX_data[1]          ; data_bus:INST_data_bus|o_MEMORY[1]   ; i_CORE_CLK   ; instruction_decoder:INST_instruction_decoder|o_BUS_select[0] ; -0.500       ; 0.165      ; 0.828      ;
; 1.141 ; ALU:INST_ALU|r_ALU_Result[7]                                 ; data_bus:INST_data_bus|o_REGISTER[7] ; i_CORE_CLK   ; instruction_decoder:INST_instruction_decoder|o_BUS_select[0] ; 0.000        ; 0.101      ; 1.272      ;
; 1.161 ; ALU:INST_ALU|r_ALU_Result[3]                                 ; data_bus:INST_data_bus|o_REGISTER[3] ; i_CORE_CLK   ; instruction_decoder:INST_instruction_decoder|o_BUS_select[0] ; 0.000        ; 0.068      ; 1.259      ;
; 1.228 ; instruction_decoder:INST_instruction_decoder|o_BUS_select[1] ; data_bus:INST_data_bus|o_REGISTER[1] ; i_CORE_CLK   ; instruction_decoder:INST_instruction_decoder|o_BUS_select[0] ; 0.000        ; 0.124      ; 1.382      ;
; 1.297 ; ALU:INST_ALU|r_ALU_Result[5]                                 ; data_bus:INST_data_bus|o_MEMORY[5]   ; i_CORE_CLK   ; instruction_decoder:INST_instruction_decoder|o_BUS_select[0] ; -0.500       ; 0.191      ; 1.018      ;
; 1.309 ; ALU:INST_ALU|r_ALU_Result[0]                                 ; data_bus:INST_data_bus|o_REGISTER[0] ; i_CORE_CLK   ; instruction_decoder:INST_instruction_decoder|o_BUS_select[0] ; 0.000        ; 0.076      ; 1.415      ;
; 1.311 ; ALU:INST_ALU|r_ALU_Result[2]                                 ; data_bus:INST_data_bus|o_REGISTER[2] ; i_CORE_CLK   ; instruction_decoder:INST_instruction_decoder|o_BUS_select[0] ; 0.000        ; 0.079      ; 1.420      ;
; 1.359 ; instruction_decoder:INST_instruction_decoder|o_BUS_select[1] ; data_bus:INST_data_bus|o_REGISTER[0] ; i_CORE_CLK   ; instruction_decoder:INST_instruction_decoder|o_BUS_select[0] ; 0.000        ; 0.069      ; 1.458      ;
; 1.359 ; instruction_decoder:INST_instruction_decoder|o_BUS_select[1] ; data_bus:INST_data_bus|o_REGISTER[2] ; i_CORE_CLK   ; instruction_decoder:INST_instruction_decoder|o_BUS_select[0] ; 0.000        ; 0.070      ; 1.459      ;
; 1.360 ; instruction_decoder:INST_instruction_decoder|o_BUS_select[1] ; data_bus:INST_data_bus|o_REGISTER[3] ; i_CORE_CLK   ; instruction_decoder:INST_instruction_decoder|o_BUS_select[0] ; 0.000        ; 0.067      ; 1.457      ;
; 1.363 ; instruction_decoder:INST_instruction_decoder|o_BUS_select[1] ; data_bus:INST_data_bus|o_REGISTER[6] ; i_CORE_CLK   ; instruction_decoder:INST_instruction_decoder|o_BUS_select[0] ; 0.000        ; -0.067     ; 1.326      ;
; 1.405 ; ALU:INST_ALU|r_ALU_Result[1]                                 ; data_bus:INST_data_bus|o_REGISTER[1] ; i_CORE_CLK   ; instruction_decoder:INST_instruction_decoder|o_BUS_select[0] ; 0.000        ; 0.133      ; 1.568      ;
; 1.410 ; MEMORY_CONTROL:INST_MEMORY_CONTROL|o_MC_MUX_data[6]          ; data_bus:INST_data_bus|o_MEMORY[6]   ; i_CORE_CLK   ; instruction_decoder:INST_instruction_decoder|o_BUS_select[0] ; -0.500       ; -0.015     ; 0.925      ;
; 1.474 ; instruction_decoder:INST_instruction_decoder|o_BUS_select[1] ; data_bus:INST_data_bus|o_MEMORY[7]   ; i_CORE_CLK   ; instruction_decoder:INST_instruction_decoder|o_BUS_select[0] ; -0.500       ; 0.191      ; 1.195      ;
; 1.487 ; instruction_decoder:INST_instruction_decoder|o_BUS_select[1] ; data_bus:INST_data_bus|o_MEMORY[5]   ; i_CORE_CLK   ; instruction_decoder:INST_instruction_decoder|o_BUS_select[0] ; -0.500       ; 0.191      ; 1.208      ;
; 1.494 ; instruction_decoder:INST_instruction_decoder|o_BUS_select[1] ; data_bus:INST_data_bus|o_MEMORY[4]   ; i_CORE_CLK   ; instruction_decoder:INST_instruction_decoder|o_BUS_select[0] ; -0.500       ; 0.188      ; 1.212      ;
; 1.502 ; ALU:INST_ALU|r_ALU_Result[4]                                 ; data_bus:INST_data_bus|o_MEMORY[4]   ; i_CORE_CLK   ; instruction_decoder:INST_instruction_decoder|o_BUS_select[0] ; -0.500       ; 0.186      ; 1.218      ;
; 1.551 ; ALU:INST_ALU|r_ALU_Result[7]                                 ; data_bus:INST_data_bus|o_MEMORY[7]   ; i_CORE_CLK   ; instruction_decoder:INST_instruction_decoder|o_BUS_select[0] ; -0.500       ; 0.192      ; 1.273      ;
; 1.565 ; ALU:INST_ALU|r_ALU_Result[3]                                 ; data_bus:INST_data_bus|o_MEMORY[3]   ; i_CORE_CLK   ; instruction_decoder:INST_instruction_decoder|o_BUS_select[0] ; -0.500       ; 0.162      ; 1.257      ;
; 1.573 ; instruction_decoder:INST_instruction_decoder|o_BUS_select[1] ; data_bus:INST_data_bus|o_MEMORY[1]   ; i_CORE_CLK   ; instruction_decoder:INST_instruction_decoder|o_BUS_select[0] ; -0.500       ; 0.160      ; 1.263      ;
; 1.580 ; ALU:INST_ALU|r_ALU_Result[6]                                 ; data_bus:INST_data_bus|o_MEMORY[6]   ; i_CORE_CLK   ; instruction_decoder:INST_instruction_decoder|o_BUS_select[0] ; -0.500       ; -0.014     ; 1.096      ;
; 1.718 ; ALU:INST_ALU|r_ALU_Result[0]                                 ; data_bus:INST_data_bus|o_MEMORY[0]   ; i_CORE_CLK   ; instruction_decoder:INST_instruction_decoder|o_BUS_select[0] ; -0.500       ; 0.168      ; 1.416      ;
; 1.721 ; ALU:INST_ALU|r_ALU_Result[2]                                 ; data_bus:INST_data_bus|o_MEMORY[2]   ; i_CORE_CLK   ; instruction_decoder:INST_instruction_decoder|o_BUS_select[0] ; -0.500       ; 0.169      ; 1.420      ;
; 1.743 ; ALU:INST_ALU|r_ALU_Result[1]                                 ; data_bus:INST_data_bus|o_MEMORY[1]   ; i_CORE_CLK   ; instruction_decoder:INST_instruction_decoder|o_BUS_select[0] ; -0.500       ; 0.169      ; 1.442      ;
; 1.764 ; instruction_decoder:INST_instruction_decoder|o_BUS_select[1] ; data_bus:INST_data_bus|o_MEMORY[3]   ; i_CORE_CLK   ; instruction_decoder:INST_instruction_decoder|o_BUS_select[0] ; -0.500       ; 0.161      ; 1.455      ;
; 1.769 ; instruction_decoder:INST_instruction_decoder|o_BUS_select[1] ; data_bus:INST_data_bus|o_MEMORY[2]   ; i_CORE_CLK   ; instruction_decoder:INST_instruction_decoder|o_BUS_select[0] ; -0.500       ; 0.160      ; 1.459      ;
; 1.770 ; instruction_decoder:INST_instruction_decoder|o_BUS_select[1] ; data_bus:INST_data_bus|o_MEMORY[0]   ; i_CORE_CLK   ; instruction_decoder:INST_instruction_decoder|o_BUS_select[0] ; -0.500       ; 0.161      ; 1.461      ;
; 1.812 ; instruction_decoder:INST_instruction_decoder|o_BUS_select[1] ; data_bus:INST_data_bus|o_MEMORY[6]   ; i_CORE_CLK   ; instruction_decoder:INST_instruction_decoder|o_BUS_select[0] ; -0.500       ; -0.014     ; 1.328      ;
+-------+--------------------------------------------------------------+--------------------------------------+--------------+--------------------------------------------------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Minimum Pulse Width: 'i_CORE_CLK'                                                                                                                                                 ;
+--------+--------------+----------------+------------+------------+------------+-------------------------------------------------------------------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type       ; Clock      ; Clock Edge ; Target                                                                                                                  ;
+--------+--------------+----------------+------------+------------+------------+-------------------------------------------------------------------------------------------------------------------------+
; -3.000 ; 1.000        ; 4.000          ; Port Rate  ; i_CORE_CLK ; Rise       ; i_CORE_CLK                                                                                                              ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; i_CORE_CLK ; Rise       ; DATA_RAM:INST_DATA_RAM|altsyncram:MEMORY_rtl_0|altsyncram_lgn1:auto_generated|ram_block1a0~porta_address_reg0           ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; i_CORE_CLK ; Rise       ; DATA_RAM:INST_DATA_RAM|altsyncram:MEMORY_rtl_0|altsyncram_lgn1:auto_generated|ram_block1a0~porta_datain_reg0            ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; i_CORE_CLK ; Rise       ; DATA_RAM:INST_DATA_RAM|altsyncram:MEMORY_rtl_0|altsyncram_lgn1:auto_generated|ram_block1a0~porta_we_reg                 ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; i_CORE_CLK ; Rise       ; DATA_RAM:INST_DATA_RAM|altsyncram:MEMORY_rtl_0|altsyncram_lgn1:auto_generated|ram_block1a0~portb_address_reg0           ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; i_CORE_CLK ; Rise       ; DATA_RAM:INST_DATA_RAM|altsyncram:MEMORY_rtl_0|altsyncram_lgn1:auto_generated|ram_block1a10~porta_address_reg0          ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; i_CORE_CLK ; Rise       ; DATA_RAM:INST_DATA_RAM|altsyncram:MEMORY_rtl_0|altsyncram_lgn1:auto_generated|ram_block1a10~porta_datain_reg0           ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; i_CORE_CLK ; Rise       ; DATA_RAM:INST_DATA_RAM|altsyncram:MEMORY_rtl_0|altsyncram_lgn1:auto_generated|ram_block1a10~porta_we_reg                ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; i_CORE_CLK ; Rise       ; DATA_RAM:INST_DATA_RAM|altsyncram:MEMORY_rtl_0|altsyncram_lgn1:auto_generated|ram_block1a10~portb_address_reg0          ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; i_CORE_CLK ; Rise       ; DATA_RAM:INST_DATA_RAM|altsyncram:MEMORY_rtl_0|altsyncram_lgn1:auto_generated|ram_block1a11~porta_address_reg0          ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; i_CORE_CLK ; Rise       ; DATA_RAM:INST_DATA_RAM|altsyncram:MEMORY_rtl_0|altsyncram_lgn1:auto_generated|ram_block1a11~porta_datain_reg0           ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; i_CORE_CLK ; Rise       ; DATA_RAM:INST_DATA_RAM|altsyncram:MEMORY_rtl_0|altsyncram_lgn1:auto_generated|ram_block1a11~porta_we_reg                ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; i_CORE_CLK ; Rise       ; DATA_RAM:INST_DATA_RAM|altsyncram:MEMORY_rtl_0|altsyncram_lgn1:auto_generated|ram_block1a11~portb_address_reg0          ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; i_CORE_CLK ; Rise       ; DATA_RAM:INST_DATA_RAM|altsyncram:MEMORY_rtl_0|altsyncram_lgn1:auto_generated|ram_block1a12~porta_address_reg0          ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; i_CORE_CLK ; Rise       ; DATA_RAM:INST_DATA_RAM|altsyncram:MEMORY_rtl_0|altsyncram_lgn1:auto_generated|ram_block1a12~porta_datain_reg0           ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; i_CORE_CLK ; Rise       ; DATA_RAM:INST_DATA_RAM|altsyncram:MEMORY_rtl_0|altsyncram_lgn1:auto_generated|ram_block1a12~porta_we_reg                ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; i_CORE_CLK ; Rise       ; DATA_RAM:INST_DATA_RAM|altsyncram:MEMORY_rtl_0|altsyncram_lgn1:auto_generated|ram_block1a12~portb_address_reg0          ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; i_CORE_CLK ; Rise       ; DATA_RAM:INST_DATA_RAM|altsyncram:MEMORY_rtl_0|altsyncram_lgn1:auto_generated|ram_block1a13~porta_address_reg0          ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; i_CORE_CLK ; Rise       ; DATA_RAM:INST_DATA_RAM|altsyncram:MEMORY_rtl_0|altsyncram_lgn1:auto_generated|ram_block1a13~porta_datain_reg0           ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; i_CORE_CLK ; Rise       ; DATA_RAM:INST_DATA_RAM|altsyncram:MEMORY_rtl_0|altsyncram_lgn1:auto_generated|ram_block1a13~porta_we_reg                ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; i_CORE_CLK ; Rise       ; DATA_RAM:INST_DATA_RAM|altsyncram:MEMORY_rtl_0|altsyncram_lgn1:auto_generated|ram_block1a13~portb_address_reg0          ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; i_CORE_CLK ; Rise       ; DATA_RAM:INST_DATA_RAM|altsyncram:MEMORY_rtl_0|altsyncram_lgn1:auto_generated|ram_block1a14~porta_address_reg0          ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; i_CORE_CLK ; Rise       ; DATA_RAM:INST_DATA_RAM|altsyncram:MEMORY_rtl_0|altsyncram_lgn1:auto_generated|ram_block1a14~porta_datain_reg0           ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; i_CORE_CLK ; Rise       ; DATA_RAM:INST_DATA_RAM|altsyncram:MEMORY_rtl_0|altsyncram_lgn1:auto_generated|ram_block1a14~porta_we_reg                ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; i_CORE_CLK ; Rise       ; DATA_RAM:INST_DATA_RAM|altsyncram:MEMORY_rtl_0|altsyncram_lgn1:auto_generated|ram_block1a14~portb_address_reg0          ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; i_CORE_CLK ; Rise       ; DATA_RAM:INST_DATA_RAM|altsyncram:MEMORY_rtl_0|altsyncram_lgn1:auto_generated|ram_block1a15~porta_address_reg0          ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; i_CORE_CLK ; Rise       ; DATA_RAM:INST_DATA_RAM|altsyncram:MEMORY_rtl_0|altsyncram_lgn1:auto_generated|ram_block1a15~porta_datain_reg0           ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; i_CORE_CLK ; Rise       ; DATA_RAM:INST_DATA_RAM|altsyncram:MEMORY_rtl_0|altsyncram_lgn1:auto_generated|ram_block1a15~porta_we_reg                ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; i_CORE_CLK ; Rise       ; DATA_RAM:INST_DATA_RAM|altsyncram:MEMORY_rtl_0|altsyncram_lgn1:auto_generated|ram_block1a15~portb_address_reg0          ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; i_CORE_CLK ; Rise       ; DATA_RAM:INST_DATA_RAM|altsyncram:MEMORY_rtl_0|altsyncram_lgn1:auto_generated|ram_block1a1~porta_address_reg0           ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; i_CORE_CLK ; Rise       ; DATA_RAM:INST_DATA_RAM|altsyncram:MEMORY_rtl_0|altsyncram_lgn1:auto_generated|ram_block1a1~porta_datain_reg0            ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; i_CORE_CLK ; Rise       ; DATA_RAM:INST_DATA_RAM|altsyncram:MEMORY_rtl_0|altsyncram_lgn1:auto_generated|ram_block1a1~porta_we_reg                 ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; i_CORE_CLK ; Rise       ; DATA_RAM:INST_DATA_RAM|altsyncram:MEMORY_rtl_0|altsyncram_lgn1:auto_generated|ram_block1a1~portb_address_reg0           ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; i_CORE_CLK ; Rise       ; DATA_RAM:INST_DATA_RAM|altsyncram:MEMORY_rtl_0|altsyncram_lgn1:auto_generated|ram_block1a2~porta_address_reg0           ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; i_CORE_CLK ; Rise       ; DATA_RAM:INST_DATA_RAM|altsyncram:MEMORY_rtl_0|altsyncram_lgn1:auto_generated|ram_block1a2~porta_datain_reg0            ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; i_CORE_CLK ; Rise       ; DATA_RAM:INST_DATA_RAM|altsyncram:MEMORY_rtl_0|altsyncram_lgn1:auto_generated|ram_block1a2~porta_we_reg                 ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; i_CORE_CLK ; Rise       ; DATA_RAM:INST_DATA_RAM|altsyncram:MEMORY_rtl_0|altsyncram_lgn1:auto_generated|ram_block1a2~portb_address_reg0           ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; i_CORE_CLK ; Rise       ; DATA_RAM:INST_DATA_RAM|altsyncram:MEMORY_rtl_0|altsyncram_lgn1:auto_generated|ram_block1a3~porta_address_reg0           ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; i_CORE_CLK ; Rise       ; DATA_RAM:INST_DATA_RAM|altsyncram:MEMORY_rtl_0|altsyncram_lgn1:auto_generated|ram_block1a3~porta_datain_reg0            ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; i_CORE_CLK ; Rise       ; DATA_RAM:INST_DATA_RAM|altsyncram:MEMORY_rtl_0|altsyncram_lgn1:auto_generated|ram_block1a3~porta_we_reg                 ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; i_CORE_CLK ; Rise       ; DATA_RAM:INST_DATA_RAM|altsyncram:MEMORY_rtl_0|altsyncram_lgn1:auto_generated|ram_block1a3~portb_address_reg0           ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; i_CORE_CLK ; Rise       ; DATA_RAM:INST_DATA_RAM|altsyncram:MEMORY_rtl_0|altsyncram_lgn1:auto_generated|ram_block1a4~porta_address_reg0           ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; i_CORE_CLK ; Rise       ; DATA_RAM:INST_DATA_RAM|altsyncram:MEMORY_rtl_0|altsyncram_lgn1:auto_generated|ram_block1a4~porta_datain_reg0            ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; i_CORE_CLK ; Rise       ; DATA_RAM:INST_DATA_RAM|altsyncram:MEMORY_rtl_0|altsyncram_lgn1:auto_generated|ram_block1a4~porta_we_reg                 ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; i_CORE_CLK ; Rise       ; DATA_RAM:INST_DATA_RAM|altsyncram:MEMORY_rtl_0|altsyncram_lgn1:auto_generated|ram_block1a4~portb_address_reg0           ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; i_CORE_CLK ; Rise       ; DATA_RAM:INST_DATA_RAM|altsyncram:MEMORY_rtl_0|altsyncram_lgn1:auto_generated|ram_block1a5~porta_address_reg0           ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; i_CORE_CLK ; Rise       ; DATA_RAM:INST_DATA_RAM|altsyncram:MEMORY_rtl_0|altsyncram_lgn1:auto_generated|ram_block1a5~porta_datain_reg0            ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; i_CORE_CLK ; Rise       ; DATA_RAM:INST_DATA_RAM|altsyncram:MEMORY_rtl_0|altsyncram_lgn1:auto_generated|ram_block1a5~porta_we_reg                 ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; i_CORE_CLK ; Rise       ; DATA_RAM:INST_DATA_RAM|altsyncram:MEMORY_rtl_0|altsyncram_lgn1:auto_generated|ram_block1a5~portb_address_reg0           ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; i_CORE_CLK ; Rise       ; DATA_RAM:INST_DATA_RAM|altsyncram:MEMORY_rtl_0|altsyncram_lgn1:auto_generated|ram_block1a6~porta_address_reg0           ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; i_CORE_CLK ; Rise       ; DATA_RAM:INST_DATA_RAM|altsyncram:MEMORY_rtl_0|altsyncram_lgn1:auto_generated|ram_block1a6~porta_datain_reg0            ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; i_CORE_CLK ; Rise       ; DATA_RAM:INST_DATA_RAM|altsyncram:MEMORY_rtl_0|altsyncram_lgn1:auto_generated|ram_block1a6~porta_we_reg                 ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; i_CORE_CLK ; Rise       ; DATA_RAM:INST_DATA_RAM|altsyncram:MEMORY_rtl_0|altsyncram_lgn1:auto_generated|ram_block1a6~portb_address_reg0           ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; i_CORE_CLK ; Rise       ; DATA_RAM:INST_DATA_RAM|altsyncram:MEMORY_rtl_0|altsyncram_lgn1:auto_generated|ram_block1a7~porta_address_reg0           ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; i_CORE_CLK ; Rise       ; DATA_RAM:INST_DATA_RAM|altsyncram:MEMORY_rtl_0|altsyncram_lgn1:auto_generated|ram_block1a7~porta_datain_reg0            ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; i_CORE_CLK ; Rise       ; DATA_RAM:INST_DATA_RAM|altsyncram:MEMORY_rtl_0|altsyncram_lgn1:auto_generated|ram_block1a7~porta_we_reg                 ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; i_CORE_CLK ; Rise       ; DATA_RAM:INST_DATA_RAM|altsyncram:MEMORY_rtl_0|altsyncram_lgn1:auto_generated|ram_block1a7~portb_address_reg0           ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; i_CORE_CLK ; Rise       ; DATA_RAM:INST_DATA_RAM|altsyncram:MEMORY_rtl_0|altsyncram_lgn1:auto_generated|ram_block1a8~porta_address_reg0           ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; i_CORE_CLK ; Rise       ; DATA_RAM:INST_DATA_RAM|altsyncram:MEMORY_rtl_0|altsyncram_lgn1:auto_generated|ram_block1a8~porta_datain_reg0            ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; i_CORE_CLK ; Rise       ; DATA_RAM:INST_DATA_RAM|altsyncram:MEMORY_rtl_0|altsyncram_lgn1:auto_generated|ram_block1a8~porta_we_reg                 ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; i_CORE_CLK ; Rise       ; DATA_RAM:INST_DATA_RAM|altsyncram:MEMORY_rtl_0|altsyncram_lgn1:auto_generated|ram_block1a8~portb_address_reg0           ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; i_CORE_CLK ; Rise       ; DATA_RAM:INST_DATA_RAM|altsyncram:MEMORY_rtl_0|altsyncram_lgn1:auto_generated|ram_block1a9~porta_address_reg0           ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; i_CORE_CLK ; Rise       ; DATA_RAM:INST_DATA_RAM|altsyncram:MEMORY_rtl_0|altsyncram_lgn1:auto_generated|ram_block1a9~porta_datain_reg0            ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; i_CORE_CLK ; Rise       ; DATA_RAM:INST_DATA_RAM|altsyncram:MEMORY_rtl_0|altsyncram_lgn1:auto_generated|ram_block1a9~porta_we_reg                 ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; i_CORE_CLK ; Rise       ; DATA_RAM:INST_DATA_RAM|altsyncram:MEMORY_rtl_0|altsyncram_lgn1:auto_generated|ram_block1a9~portb_address_reg0           ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; i_CORE_CLK ; Rise       ; InstrucReg:INST_InstrucReg|r_register[0]                                                                                ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; i_CORE_CLK ; Rise       ; InstrucReg:INST_InstrucReg|r_register[10]                                                                               ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; i_CORE_CLK ; Rise       ; InstrucReg:INST_InstrucReg|r_register[11]                                                                               ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; i_CORE_CLK ; Rise       ; InstrucReg:INST_InstrucReg|r_register[12]                                                                               ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; i_CORE_CLK ; Rise       ; InstrucReg:INST_InstrucReg|r_register[13]                                                                               ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; i_CORE_CLK ; Rise       ; InstrucReg:INST_InstrucReg|r_register[14]                                                                               ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; i_CORE_CLK ; Rise       ; InstrucReg:INST_InstrucReg|r_register[15]                                                                               ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; i_CORE_CLK ; Rise       ; InstrucReg:INST_InstrucReg|r_register[16]                                                                               ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; i_CORE_CLK ; Rise       ; InstrucReg:INST_InstrucReg|r_register[17]                                                                               ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; i_CORE_CLK ; Rise       ; InstrucReg:INST_InstrucReg|r_register[18]                                                                               ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; i_CORE_CLK ; Rise       ; InstrucReg:INST_InstrucReg|r_register[19]                                                                               ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; i_CORE_CLK ; Rise       ; InstrucReg:INST_InstrucReg|r_register[1]                                                                                ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; i_CORE_CLK ; Rise       ; InstrucReg:INST_InstrucReg|r_register[20]                                                                               ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; i_CORE_CLK ; Rise       ; InstrucReg:INST_InstrucReg|r_register[21]                                                                               ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; i_CORE_CLK ; Rise       ; InstrucReg:INST_InstrucReg|r_register[22]                                                                               ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; i_CORE_CLK ; Rise       ; InstrucReg:INST_InstrucReg|r_register[23]                                                                               ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; i_CORE_CLK ; Rise       ; InstrucReg:INST_InstrucReg|r_register[24]                                                                               ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; i_CORE_CLK ; Rise       ; InstrucReg:INST_InstrucReg|r_register[25]                                                                               ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; i_CORE_CLK ; Rise       ; InstrucReg:INST_InstrucReg|r_register[26]                                                                               ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; i_CORE_CLK ; Rise       ; InstrucReg:INST_InstrucReg|r_register[27]                                                                               ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; i_CORE_CLK ; Rise       ; InstrucReg:INST_InstrucReg|r_register[28]                                                                               ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; i_CORE_CLK ; Rise       ; InstrucReg:INST_InstrucReg|r_register[29]                                                                               ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; i_CORE_CLK ; Rise       ; InstrucReg:INST_InstrucReg|r_register[2]                                                                                ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; i_CORE_CLK ; Rise       ; InstrucReg:INST_InstrucReg|r_register[30]                                                                               ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; i_CORE_CLK ; Rise       ; InstrucReg:INST_InstrucReg|r_register[31]                                                                               ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; i_CORE_CLK ; Rise       ; InstrucReg:INST_InstrucReg|r_register[3]                                                                                ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; i_CORE_CLK ; Rise       ; InstrucReg:INST_InstrucReg|r_register[4]                                                                                ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; i_CORE_CLK ; Rise       ; InstrucReg:INST_InstrucReg|r_register[5]                                                                                ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; i_CORE_CLK ; Rise       ; InstrucReg:INST_InstrucReg|r_register[6]                                                                                ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; i_CORE_CLK ; Rise       ; InstrucReg:INST_InstrucReg|r_register[7]                                                                                ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; i_CORE_CLK ; Rise       ; InstrucReg:INST_InstrucReg|r_register[8]                                                                                ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; i_CORE_CLK ; Rise       ; InstrucReg:INST_InstrucReg|r_register[9]                                                                                ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; i_CORE_CLK ; Rise       ; PROGRAM_MEMORY:INST_PROGRAM_MEMORY|altsyncram:RAM_rtl_0|altsyncram_sp71:auto_generated|ram_block1a0~porta_address_reg0  ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; i_CORE_CLK ; Rise       ; PROGRAM_MEMORY:INST_PROGRAM_MEMORY|altsyncram:RAM_rtl_0|altsyncram_sp71:auto_generated|ram_block1a13~porta_address_reg0 ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; i_CORE_CLK ; Rise       ; PROGRAM_MEMORY:INST_PROGRAM_MEMORY|altsyncram:RAM_rtl_0|altsyncram_sp71:auto_generated|ram_block1a1~porta_address_reg0  ;
+--------+--------------+----------------+------------+------------+------------+-------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Minimum Pulse Width: 'instruction_decoder:INST_instruction_decoder|o_BUS_select[0]'                                                                                        ;
+-------+--------------+----------------+------------------+--------------------------------------------------------------+------------+-----------------------------------------------------------+
; Slack ; Actual Width ; Required Width ; Type             ; Clock                                                        ; Clock Edge ; Target                                                    ;
+-------+--------------+----------------+------------------+--------------------------------------------------------------+------------+-----------------------------------------------------------+
; 0.419 ; 0.419        ; 0.000          ; High Pulse Width ; instruction_decoder:INST_instruction_decoder|o_BUS_select[0] ; Fall       ; data_bus:INST_data_bus|o_MEMORY[5]                        ;
; 0.419 ; 0.419        ; 0.000          ; High Pulse Width ; instruction_decoder:INST_instruction_decoder|o_BUS_select[0] ; Fall       ; data_bus:INST_data_bus|o_MEMORY[7]                        ;
; 0.420 ; 0.420        ; 0.000          ; Low Pulse Width  ; instruction_decoder:INST_instruction_decoder|o_BUS_select[0] ; Rise       ; INST_data_bus|o_MEMORY[5]|datac                           ;
; 0.420 ; 0.420        ; 0.000          ; Low Pulse Width  ; instruction_decoder:INST_instruction_decoder|o_BUS_select[0] ; Rise       ; INST_data_bus|o_MEMORY[7]|datac                           ;
; 0.420 ; 0.420        ; 0.000          ; Low Pulse Width  ; instruction_decoder:INST_instruction_decoder|o_BUS_select[0] ; Rise       ; INST_data_bus|o_REGISTER[4]|datac                         ;
; 0.420 ; 0.420        ; 0.000          ; High Pulse Width ; instruction_decoder:INST_instruction_decoder|o_BUS_select[0] ; Fall       ; data_bus:INST_data_bus|o_MEMORY[0]                        ;
; 0.420 ; 0.420        ; 0.000          ; High Pulse Width ; instruction_decoder:INST_instruction_decoder|o_BUS_select[0] ; Fall       ; data_bus:INST_data_bus|o_MEMORY[1]                        ;
; 0.420 ; 0.420        ; 0.000          ; High Pulse Width ; instruction_decoder:INST_instruction_decoder|o_BUS_select[0] ; Fall       ; data_bus:INST_data_bus|o_MEMORY[2]                        ;
; 0.420 ; 0.420        ; 0.000          ; High Pulse Width ; instruction_decoder:INST_instruction_decoder|o_BUS_select[0] ; Fall       ; data_bus:INST_data_bus|o_MEMORY[3]                        ;
; 0.420 ; 0.420        ; 0.000          ; High Pulse Width ; instruction_decoder:INST_instruction_decoder|o_BUS_select[0] ; Fall       ; data_bus:INST_data_bus|o_MEMORY[4]                        ;
; 0.421 ; 0.421        ; 0.000          ; Low Pulse Width  ; instruction_decoder:INST_instruction_decoder|o_BUS_select[0] ; Rise       ; INST_data_bus|o_MEMORY[0]|datac                           ;
; 0.421 ; 0.421        ; 0.000          ; Low Pulse Width  ; instruction_decoder:INST_instruction_decoder|o_BUS_select[0] ; Rise       ; INST_data_bus|o_MEMORY[1]|datac                           ;
; 0.421 ; 0.421        ; 0.000          ; Low Pulse Width  ; instruction_decoder:INST_instruction_decoder|o_BUS_select[0] ; Rise       ; INST_data_bus|o_MEMORY[2]|datac                           ;
; 0.421 ; 0.421        ; 0.000          ; Low Pulse Width  ; instruction_decoder:INST_instruction_decoder|o_BUS_select[0] ; Rise       ; INST_data_bus|o_MEMORY[3]|datac                           ;
; 0.421 ; 0.421        ; 0.000          ; Low Pulse Width  ; instruction_decoder:INST_instruction_decoder|o_BUS_select[0] ; Rise       ; INST_data_bus|o_MEMORY[4]|datac                           ;
; 0.421 ; 0.421        ; 0.000          ; Low Pulse Width  ; instruction_decoder:INST_instruction_decoder|o_BUS_select[0] ; Rise       ; INST_data_bus|o_REGISTER[0]|datac                         ;
; 0.421 ; 0.421        ; 0.000          ; Low Pulse Width  ; instruction_decoder:INST_instruction_decoder|o_BUS_select[0] ; Rise       ; INST_data_bus|o_REGISTER[2]|datac                         ;
; 0.421 ; 0.421        ; 0.000          ; Low Pulse Width  ; instruction_decoder:INST_instruction_decoder|o_BUS_select[0] ; Rise       ; INST_data_bus|o_REGISTER[3]|datac                         ;
; 0.421 ; 0.421        ; 0.000          ; Low Pulse Width  ; instruction_decoder:INST_instruction_decoder|o_BUS_select[0] ; Rise       ; INST_data_bus|o_REGISTER[5]|datac                         ;
; 0.421 ; 0.421        ; 0.000          ; Low Pulse Width  ; instruction_decoder:INST_instruction_decoder|o_BUS_select[0] ; Rise       ; INST_data_bus|o_REGISTER[7]|datac                         ;
; 0.422 ; 0.422        ; 0.000          ; Low Pulse Width  ; instruction_decoder:INST_instruction_decoder|o_BUS_select[0] ; Rise       ; INST_data_bus|o_REGISTER[1]|dataa                         ;
; 0.424 ; 0.424        ; 0.000          ; Low Pulse Width  ; instruction_decoder:INST_instruction_decoder|o_BUS_select[0] ; Rise       ; data_bus:INST_data_bus|o_REGISTER[1]                      ;
; 0.428 ; 0.428        ; 0.000          ; Low Pulse Width  ; instruction_decoder:INST_instruction_decoder|o_BUS_select[0] ; Rise       ; data_bus:INST_data_bus|o_REGISTER[6]                      ;
; 0.430 ; 0.430        ; 0.000          ; Low Pulse Width  ; instruction_decoder:INST_instruction_decoder|o_BUS_select[0] ; Rise       ; data_bus:INST_data_bus|o_REGISTER[4]                      ;
; 0.431 ; 0.431        ; 0.000          ; Low Pulse Width  ; instruction_decoder:INST_instruction_decoder|o_BUS_select[0] ; Rise       ; data_bus:INST_data_bus|o_REGISTER[0]                      ;
; 0.431 ; 0.431        ; 0.000          ; Low Pulse Width  ; instruction_decoder:INST_instruction_decoder|o_BUS_select[0] ; Rise       ; data_bus:INST_data_bus|o_REGISTER[2]                      ;
; 0.431 ; 0.431        ; 0.000          ; Low Pulse Width  ; instruction_decoder:INST_instruction_decoder|o_BUS_select[0] ; Rise       ; data_bus:INST_data_bus|o_REGISTER[3]                      ;
; 0.431 ; 0.431        ; 0.000          ; Low Pulse Width  ; instruction_decoder:INST_instruction_decoder|o_BUS_select[0] ; Rise       ; data_bus:INST_data_bus|o_REGISTER[5]                      ;
; 0.431 ; 0.431        ; 0.000          ; Low Pulse Width  ; instruction_decoder:INST_instruction_decoder|o_BUS_select[0] ; Rise       ; data_bus:INST_data_bus|o_REGISTER[7]                      ;
; 0.437 ; 0.437        ; 0.000          ; Low Pulse Width  ; instruction_decoder:INST_instruction_decoder|o_BUS_select[0] ; Rise       ; INST_data_bus|o_REGISTER[6]|datad                         ;
; 0.438 ; 0.438        ; 0.000          ; Low Pulse Width  ; instruction_decoder:INST_instruction_decoder|o_BUS_select[0] ; Rise       ; INST_data_bus|o_MEMORY[6]|datad                           ;
; 0.454 ; 0.454        ; 0.000          ; Low Pulse Width  ; instruction_decoder:INST_instruction_decoder|o_BUS_select[0] ; Rise       ; INST_instruction_decoder|o_BUS_select[0]~clkctrl|inclk[0] ;
; 0.454 ; 0.454        ; 0.000          ; Low Pulse Width  ; instruction_decoder:INST_instruction_decoder|o_BUS_select[0] ; Rise       ; INST_instruction_decoder|o_BUS_select[0]~clkctrl|outclk   ;
; 0.458 ; 0.458        ; 0.000          ; High Pulse Width ; instruction_decoder:INST_instruction_decoder|o_BUS_select[0] ; Fall       ; data_bus:INST_data_bus|o_MEMORY[6]                        ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; instruction_decoder:INST_instruction_decoder|o_BUS_select[0] ; Rise       ; INST_instruction_decoder|o_BUS_select[0]|q                ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; instruction_decoder:INST_instruction_decoder|o_BUS_select[0] ; Rise       ; INST_instruction_decoder|o_BUS_select[0]|q                ;
; 0.540 ; 0.540        ; 0.000          ; Low Pulse Width  ; instruction_decoder:INST_instruction_decoder|o_BUS_select[0] ; Fall       ; data_bus:INST_data_bus|o_MEMORY[6]                        ;
; 0.544 ; 0.544        ; 0.000          ; High Pulse Width ; instruction_decoder:INST_instruction_decoder|o_BUS_select[0] ; Rise       ; INST_instruction_decoder|o_BUS_select[0]~clkctrl|inclk[0] ;
; 0.544 ; 0.544        ; 0.000          ; High Pulse Width ; instruction_decoder:INST_instruction_decoder|o_BUS_select[0] ; Rise       ; INST_instruction_decoder|o_BUS_select[0]~clkctrl|outclk   ;
; 0.560 ; 0.560        ; 0.000          ; High Pulse Width ; instruction_decoder:INST_instruction_decoder|o_BUS_select[0] ; Rise       ; INST_data_bus|o_MEMORY[6]|datad                           ;
; 0.560 ; 0.560        ; 0.000          ; High Pulse Width ; instruction_decoder:INST_instruction_decoder|o_BUS_select[0] ; Rise       ; INST_data_bus|o_REGISTER[6]|datad                         ;
; 0.565 ; 0.565        ; 0.000          ; High Pulse Width ; instruction_decoder:INST_instruction_decoder|o_BUS_select[0] ; Rise       ; data_bus:INST_data_bus|o_REGISTER[0]                      ;
; 0.565 ; 0.565        ; 0.000          ; High Pulse Width ; instruction_decoder:INST_instruction_decoder|o_BUS_select[0] ; Rise       ; data_bus:INST_data_bus|o_REGISTER[3]                      ;
; 0.566 ; 0.566        ; 0.000          ; High Pulse Width ; instruction_decoder:INST_instruction_decoder|o_BUS_select[0] ; Rise       ; data_bus:INST_data_bus|o_REGISTER[2]                      ;
; 0.566 ; 0.566        ; 0.000          ; High Pulse Width ; instruction_decoder:INST_instruction_decoder|o_BUS_select[0] ; Rise       ; data_bus:INST_data_bus|o_REGISTER[5]                      ;
; 0.566 ; 0.566        ; 0.000          ; High Pulse Width ; instruction_decoder:INST_instruction_decoder|o_BUS_select[0] ; Rise       ; data_bus:INST_data_bus|o_REGISTER[7]                      ;
; 0.567 ; 0.567        ; 0.000          ; High Pulse Width ; instruction_decoder:INST_instruction_decoder|o_BUS_select[0] ; Rise       ; data_bus:INST_data_bus|o_REGISTER[4]                      ;
; 0.569 ; 0.569        ; 0.000          ; High Pulse Width ; instruction_decoder:INST_instruction_decoder|o_BUS_select[0] ; Rise       ; data_bus:INST_data_bus|o_REGISTER[6]                      ;
; 0.572 ; 0.572        ; 0.000          ; High Pulse Width ; instruction_decoder:INST_instruction_decoder|o_BUS_select[0] ; Rise       ; data_bus:INST_data_bus|o_REGISTER[1]                      ;
; 0.575 ; 0.575        ; 0.000          ; High Pulse Width ; instruction_decoder:INST_instruction_decoder|o_BUS_select[0] ; Rise       ; INST_data_bus|o_REGISTER[0]|datac                         ;
; 0.575 ; 0.575        ; 0.000          ; High Pulse Width ; instruction_decoder:INST_instruction_decoder|o_BUS_select[0] ; Rise       ; INST_data_bus|o_REGISTER[1]|dataa                         ;
; 0.575 ; 0.575        ; 0.000          ; High Pulse Width ; instruction_decoder:INST_instruction_decoder|o_BUS_select[0] ; Rise       ; INST_data_bus|o_REGISTER[3]|datac                         ;
; 0.576 ; 0.576        ; 0.000          ; High Pulse Width ; instruction_decoder:INST_instruction_decoder|o_BUS_select[0] ; Rise       ; INST_data_bus|o_MEMORY[0]|datac                           ;
; 0.576 ; 0.576        ; 0.000          ; High Pulse Width ; instruction_decoder:INST_instruction_decoder|o_BUS_select[0] ; Rise       ; INST_data_bus|o_MEMORY[1]|datac                           ;
; 0.576 ; 0.576        ; 0.000          ; High Pulse Width ; instruction_decoder:INST_instruction_decoder|o_BUS_select[0] ; Rise       ; INST_data_bus|o_MEMORY[2]|datac                           ;
; 0.576 ; 0.576        ; 0.000          ; High Pulse Width ; instruction_decoder:INST_instruction_decoder|o_BUS_select[0] ; Rise       ; INST_data_bus|o_MEMORY[3]|datac                           ;
; 0.576 ; 0.576        ; 0.000          ; High Pulse Width ; instruction_decoder:INST_instruction_decoder|o_BUS_select[0] ; Rise       ; INST_data_bus|o_MEMORY[4]|datac                           ;
; 0.576 ; 0.576        ; 0.000          ; High Pulse Width ; instruction_decoder:INST_instruction_decoder|o_BUS_select[0] ; Rise       ; INST_data_bus|o_MEMORY[5]|datac                           ;
; 0.576 ; 0.576        ; 0.000          ; High Pulse Width ; instruction_decoder:INST_instruction_decoder|o_BUS_select[0] ; Rise       ; INST_data_bus|o_MEMORY[7]|datac                           ;
; 0.576 ; 0.576        ; 0.000          ; High Pulse Width ; instruction_decoder:INST_instruction_decoder|o_BUS_select[0] ; Rise       ; INST_data_bus|o_REGISTER[2]|datac                         ;
; 0.576 ; 0.576        ; 0.000          ; High Pulse Width ; instruction_decoder:INST_instruction_decoder|o_BUS_select[0] ; Rise       ; INST_data_bus|o_REGISTER[5]|datac                         ;
; 0.576 ; 0.576        ; 0.000          ; High Pulse Width ; instruction_decoder:INST_instruction_decoder|o_BUS_select[0] ; Rise       ; INST_data_bus|o_REGISTER[7]|datac                         ;
; 0.577 ; 0.577        ; 0.000          ; High Pulse Width ; instruction_decoder:INST_instruction_decoder|o_BUS_select[0] ; Rise       ; INST_data_bus|o_REGISTER[4]|datac                         ;
; 0.577 ; 0.577        ; 0.000          ; Low Pulse Width  ; instruction_decoder:INST_instruction_decoder|o_BUS_select[0] ; Fall       ; data_bus:INST_data_bus|o_MEMORY[0]                        ;
; 0.577 ; 0.577        ; 0.000          ; Low Pulse Width  ; instruction_decoder:INST_instruction_decoder|o_BUS_select[0] ; Fall       ; data_bus:INST_data_bus|o_MEMORY[1]                        ;
; 0.577 ; 0.577        ; 0.000          ; Low Pulse Width  ; instruction_decoder:INST_instruction_decoder|o_BUS_select[0] ; Fall       ; data_bus:INST_data_bus|o_MEMORY[2]                        ;
; 0.577 ; 0.577        ; 0.000          ; Low Pulse Width  ; instruction_decoder:INST_instruction_decoder|o_BUS_select[0] ; Fall       ; data_bus:INST_data_bus|o_MEMORY[3]                        ;
; 0.577 ; 0.577        ; 0.000          ; Low Pulse Width  ; instruction_decoder:INST_instruction_decoder|o_BUS_select[0] ; Fall       ; data_bus:INST_data_bus|o_MEMORY[4]                        ;
; 0.577 ; 0.577        ; 0.000          ; Low Pulse Width  ; instruction_decoder:INST_instruction_decoder|o_BUS_select[0] ; Fall       ; data_bus:INST_data_bus|o_MEMORY[5]                        ;
; 0.577 ; 0.577        ; 0.000          ; Low Pulse Width  ; instruction_decoder:INST_instruction_decoder|o_BUS_select[0] ; Fall       ; data_bus:INST_data_bus|o_MEMORY[7]                        ;
+-------+--------------+----------------+------------------+--------------------------------------------------------------+------------+-----------------------------------------------------------+


+--------------------------------------------------------------------------+
; Setup Times                                                              ;
+--------------+------------+-------+-------+------------+-----------------+
; Data Port    ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference ;
+--------------+------------+-------+-------+------------+-----------------+
; i_CORE_RESET ; i_CORE_CLK ; 4.514 ; 4.908 ; Rise       ; i_CORE_CLK      ;
+--------------+------------+-------+-------+------------+-----------------+


+----------------------------------------------------------------------------+
; Hold Times                                                                 ;
+--------------+------------+--------+--------+------------+-----------------+
; Data Port    ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference ;
+--------------+------------+--------+--------+------------+-----------------+
; i_CORE_RESET ; i_CORE_CLK ; -1.526 ; -1.964 ; Rise       ; i_CORE_CLK      ;
+--------------+------------+--------+--------+------------+-----------------+


+-------------------------------------------------------------------------+
; Clock to Output Times                                                   ;
+-------------+------------+-------+-------+------------+-----------------+
; Data Port   ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference ;
+-------------+------------+-------+-------+------------+-----------------+
; o_DATA[*]   ; i_CORE_CLK ; 7.305 ; 7.413 ; Rise       ; i_CORE_CLK      ;
;  o_DATA[0]  ; i_CORE_CLK ; 6.267 ; 6.351 ; Rise       ; i_CORE_CLK      ;
;  o_DATA[1]  ; i_CORE_CLK ; 6.033 ; 6.003 ; Rise       ; i_CORE_CLK      ;
;  o_DATA[2]  ; i_CORE_CLK ; 5.511 ; 5.504 ; Rise       ; i_CORE_CLK      ;
;  o_DATA[3]  ; i_CORE_CLK ; 5.750 ; 5.736 ; Rise       ; i_CORE_CLK      ;
;  o_DATA[4]  ; i_CORE_CLK ; 5.803 ; 5.816 ; Rise       ; i_CORE_CLK      ;
;  o_DATA[5]  ; i_CORE_CLK ; 7.305 ; 7.413 ; Rise       ; i_CORE_CLK      ;
;  o_DATA[6]  ; i_CORE_CLK ; 5.679 ; 5.692 ; Rise       ; i_CORE_CLK      ;
;  o_DATA[7]  ; i_CORE_CLK ; 6.080 ; 6.109 ; Rise       ; i_CORE_CLK      ;
; o_STATE[*]  ; i_CORE_CLK ; 6.843 ; 6.900 ; Rise       ; i_CORE_CLK      ;
;  o_STATE[0] ; i_CORE_CLK ; 5.822 ; 5.845 ; Rise       ; i_CORE_CLK      ;
;  o_STATE[1] ; i_CORE_CLK ; 5.543 ; 5.553 ; Rise       ; i_CORE_CLK      ;
;  o_STATE[2] ; i_CORE_CLK ; 5.917 ; 5.906 ; Rise       ; i_CORE_CLK      ;
;  o_STATE[3] ; i_CORE_CLK ; 5.461 ; 5.464 ; Rise       ; i_CORE_CLK      ;
;  o_STATE[4] ; i_CORE_CLK ; 6.843 ; 6.900 ; Rise       ; i_CORE_CLK      ;
;  o_STATE[5] ; i_CORE_CLK ; 6.103 ; 6.158 ; Rise       ; i_CORE_CLK      ;
+-------------+------------+-------+-------+------------+-----------------+


+-------------------------------------------------------------------------+
; Minimum Clock to Output Times                                           ;
+-------------+------------+-------+-------+------------+-----------------+
; Data Port   ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference ;
+-------------+------------+-------+-------+------------+-----------------+
; o_DATA[*]   ; i_CORE_CLK ; 5.392 ; 5.384 ; Rise       ; i_CORE_CLK      ;
;  o_DATA[0]  ; i_CORE_CLK ; 6.119 ; 6.198 ; Rise       ; i_CORE_CLK      ;
;  o_DATA[1]  ; i_CORE_CLK ; 5.894 ; 5.863 ; Rise       ; i_CORE_CLK      ;
;  o_DATA[2]  ; i_CORE_CLK ; 5.392 ; 5.384 ; Rise       ; i_CORE_CLK      ;
;  o_DATA[3]  ; i_CORE_CLK ; 5.622 ; 5.606 ; Rise       ; i_CORE_CLK      ;
;  o_DATA[4]  ; i_CORE_CLK ; 5.674 ; 5.685 ; Rise       ; i_CORE_CLK      ;
;  o_DATA[5]  ; i_CORE_CLK ; 7.166 ; 7.273 ; Rise       ; i_CORE_CLK      ;
;  o_DATA[6]  ; i_CORE_CLK ; 5.554 ; 5.564 ; Rise       ; i_CORE_CLK      ;
;  o_DATA[7]  ; i_CORE_CLK ; 5.939 ; 5.965 ; Rise       ; i_CORE_CLK      ;
; o_STATE[*]  ; i_CORE_CLK ; 5.345 ; 5.346 ; Rise       ; i_CORE_CLK      ;
;  o_STATE[0] ; i_CORE_CLK ; 5.690 ; 5.714 ; Rise       ; i_CORE_CLK      ;
;  o_STATE[1] ; i_CORE_CLK ; 5.424 ; 5.432 ; Rise       ; i_CORE_CLK      ;
;  o_STATE[2] ; i_CORE_CLK ; 5.783 ; 5.771 ; Rise       ; i_CORE_CLK      ;
;  o_STATE[3] ; i_CORE_CLK ; 5.345 ; 5.346 ; Rise       ; i_CORE_CLK      ;
;  o_STATE[4] ; i_CORE_CLK ; 6.672 ; 6.725 ; Rise       ; i_CORE_CLK      ;
;  o_STATE[5] ; i_CORE_CLK ; 5.962 ; 6.013 ; Rise       ; i_CORE_CLK      ;
+-------------+------------+-------+-------+------------+-----------------+


----------------------------------------------
; Slow 1200mV 85C Model Metastability Report ;
----------------------------------------------
No synchronizer chains to report.


+--------------------------------------------------+
; Slow 1200mV 0C Model Fmax Summary                ;
+------------+-----------------+------------+------+
; Fmax       ; Restricted Fmax ; Clock Name ; Note ;
+------------+-----------------+------------+------+
; 177.78 MHz ; 177.78 MHz      ; i_CORE_CLK ;      ;
+------------+-----------------+------------+------+
This panel reports FMAX for every clock in the design, regardless of the user-specified clock periods.  FMAX is only computed for paths where the source and destination registers or ports are driven by the same clock.  Paths of different clocks, including generated clocks, are ignored.  For paths between a clock and its inversion, FMAX is computed as if the rising and falling edges are scaled along with FMAX, such that the duty cycle (in terms of a percentage) is maintained. Altera recommends that you always use clock constraints and other slack reports for sign-off analysis.


+---------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup Summary                                                    ;
+--------------------------------------------------------------+--------+---------------+
; Clock                                                        ; Slack  ; End Point TNS ;
+--------------------------------------------------------------+--------+---------------+
; i_CORE_CLK                                                   ; -4.625 ; -412.657      ;
; instruction_decoder:INST_instruction_decoder|o_BUS_select[0] ; -1.860 ; -24.667       ;
+--------------------------------------------------------------+--------+---------------+


+---------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold Summary                                                     ;
+--------------------------------------------------------------+--------+---------------+
; Clock                                                        ; Slack  ; End Point TNS ;
+--------------------------------------------------------------+--------+---------------+
; i_CORE_CLK                                                   ; -0.042 ; -0.042        ;
; instruction_decoder:INST_instruction_decoder|o_BUS_select[0] ; 0.683  ; 0.000         ;
+--------------------------------------------------------------+--------+---------------+


-----------------------------------------
; Slow 1200mV 0C Model Recovery Summary ;
-----------------------------------------
No paths to report.


----------------------------------------
; Slow 1200mV 0C Model Removal Summary ;
----------------------------------------
No paths to report.


+---------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Minimum Pulse Width Summary                                      ;
+--------------------------------------------------------------+--------+---------------+
; Clock                                                        ; Slack  ; End Point TNS ;
+--------------------------------------------------------------+--------+---------------+
; i_CORE_CLK                                                   ; -3.000 ; -469.792      ;
; instruction_decoder:INST_instruction_decoder|o_BUS_select[0] ; 0.435  ; 0.000         ;
+--------------------------------------------------------------+--------+---------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'i_CORE_CLK'                                                                                                                                                                                                ;
+--------+----------------------------------------------------------------------------------------------------------------+-----------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                      ; To Node                                 ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+----------------------------------------------------------------------------------------------------------------+-----------------------------------------+--------------+-------------+--------------+------------+------------+
; -4.625 ; register32x8:INST_GPR|o_GPR_ALU_data_B[0]                                                                      ; ALU:INST_ALU|r_ALU_Result[4]            ; i_CORE_CLK   ; i_CORE_CLK  ; 1.000        ; -0.052     ; 5.568      ;
; -4.621 ; register32x8:INST_GPR|o_GPR_ALU_data_B[0]                                                                      ; ALU:INST_ALU|r_ALU_Result[3]            ; i_CORE_CLK   ; i_CORE_CLK  ; 1.000        ; -0.054     ; 5.562      ;
; -4.611 ; register32x8:INST_GPR|o_GPR_ALU_data_B[1]                                                                      ; ALU:INST_ALU|r_ALU_Result[3]            ; i_CORE_CLK   ; i_CORE_CLK  ; 1.000        ; -0.052     ; 5.554      ;
; -4.563 ; instruction_decoder:INST_instruction_decoder|o_IMM_enable                                                      ; ALU:INST_ALU|r_ALU_Result[3]            ; i_CORE_CLK   ; i_CORE_CLK  ; 1.000        ; -0.054     ; 5.504      ;
; -4.520 ; register32x8:INST_GPR|o_GPR_ALU_data_B[0]                                                                      ; ALU:INST_ALU|r_ALU_Result[2]            ; i_CORE_CLK   ; i_CORE_CLK  ; 1.000        ; -0.074     ; 5.441      ;
; -4.502 ; register32x8:INST_GPR|o_GPR_ALU_data_B[2]                                                                      ; ALU:INST_ALU|r_ALU_Result[4]            ; i_CORE_CLK   ; i_CORE_CLK  ; 1.000        ; -0.050     ; 5.447      ;
; -4.475 ; register32x8:INST_GPR|o_GPR_ALU_data_B[1]                                                                      ; ALU:INST_ALU|r_ALU_Result[4]            ; i_CORE_CLK   ; i_CORE_CLK  ; 1.000        ; -0.050     ; 5.420      ;
; -4.440 ; instruction_decoder:INST_instruction_decoder|o_Address_MEM[3]                                                  ; ALU:INST_ALU|r_ALU_Result[4]            ; i_CORE_CLK   ; i_CORE_CLK  ; 1.000        ; -0.052     ; 5.383      ;
; -4.436 ; instruction_decoder:INST_instruction_decoder|o_Address_MEM[3]                                                  ; ALU:INST_ALU|r_ALU_Result[3]            ; i_CORE_CLK   ; i_CORE_CLK  ; 1.000        ; -0.054     ; 5.377      ;
; -4.427 ; instruction_decoder:INST_instruction_decoder|o_IMM_enable                                                      ; ALU:INST_ALU|r_ALU_Result[4]            ; i_CORE_CLK   ; i_CORE_CLK  ; 1.000        ; -0.052     ; 5.370      ;
; -4.335 ; instruction_decoder:INST_instruction_decoder|o_Address_MEM[3]                                                  ; ALU:INST_ALU|r_ALU_Result[2]            ; i_CORE_CLK   ; i_CORE_CLK  ; 1.000        ; -0.074     ; 5.256      ;
; -4.304 ; register32x8:INST_GPR|o_GPR_ALU_data_A[1]                                                                      ; ALU:INST_ALU|r_ALU_Result[3]            ; i_CORE_CLK   ; i_CORE_CLK  ; 1.000        ; -0.054     ; 5.245      ;
; -4.245 ; instruction_decoder:INST_instruction_decoder|o_IMM_enable                                                      ; ALU:INST_ALU|r_ALU_Result[2]            ; i_CORE_CLK   ; i_CORE_CLK  ; 1.000        ; -0.074     ; 5.166      ;
; -4.235 ; instruction_decoder:INST_instruction_decoder|o_IMM_enable                                                      ; ALU:INST_ALU|r_ALU_Result[7]            ; i_CORE_CLK   ; i_CORE_CLK  ; 1.000        ; -0.054     ; 5.176      ;
; -4.223 ; register32x8:INST_GPR|o_GPR_ALU_data_B[0]                                                                      ; ALU:INST_ALU|r_ALU_Result[1]            ; i_CORE_CLK   ; i_CORE_CLK  ; 1.000        ; -0.074     ; 5.144      ;
; -4.218 ; instruction_decoder:INST_instruction_decoder|o_Address_MEM[4]                                                  ; ALU:INST_ALU|r_ALU_Result[3]            ; i_CORE_CLK   ; i_CORE_CLK  ; 1.000        ; -0.054     ; 5.159      ;
; -4.205 ; register32x8:INST_GPR|o_GPR_ALU_data_B[2]                                                                      ; ALU:INST_ALU|r_ALU_Result[3]            ; i_CORE_CLK   ; i_CORE_CLK  ; 1.000        ; -0.052     ; 5.148      ;
; -4.185 ; register32x8:INST_GPR|o_GPR_ALU_data_B[3]                                                                      ; ALU:INST_ALU|r_ALU_Result[4]            ; i_CORE_CLK   ; i_CORE_CLK  ; 1.000        ; -0.052     ; 5.128      ;
; -4.169 ; register32x8:INST_GPR|o_GPR_ALU_data_A[0]                                                                      ; ALU:INST_ALU|r_ALU_Result[4]            ; i_CORE_CLK   ; i_CORE_CLK  ; 1.000        ; -0.052     ; 5.112      ;
; -4.168 ; register32x8:INST_GPR|o_GPR_ALU_data_A[1]                                                                      ; ALU:INST_ALU|r_ALU_Result[4]            ; i_CORE_CLK   ; i_CORE_CLK  ; 1.000        ; -0.052     ; 5.111      ;
; -4.165 ; register32x8:INST_GPR|o_GPR_ALU_data_A[0]                                                                      ; ALU:INST_ALU|r_ALU_Result[3]            ; i_CORE_CLK   ; i_CORE_CLK  ; 1.000        ; -0.054     ; 5.106      ;
; -4.159 ; register32x8:INST_GPR|o_GPR_ALU_data_B[1]                                                                      ; ALU:INST_ALU|r_ALU_Result[5]            ; i_CORE_CLK   ; i_CORE_CLK  ; 1.000        ; -0.052     ; 5.102      ;
; -4.144 ; register32x8:INST_GPR|o_GPR_ALU_data_B[0]                                                                      ; ALU:INST_ALU|r_ALU_Result[5]            ; i_CORE_CLK   ; i_CORE_CLK  ; 1.000        ; -0.054     ; 5.085      ;
; -4.131 ; register32x8:INST_GPR|o_GPR_ALU_data_B[1]                                                                      ; ALU:INST_ALU|r_ALU_Result[2]            ; i_CORE_CLK   ; i_CORE_CLK  ; 1.000        ; -0.072     ; 5.054      ;
; -4.111 ; instruction_decoder:INST_instruction_decoder|o_IMM_enable                                                      ; ALU:INST_ALU|r_ALU_Result[5]            ; i_CORE_CLK   ; i_CORE_CLK  ; 1.000        ; -0.054     ; 5.052      ;
; -4.092 ; register32x8:INST_GPR|o_GPR_ALU_data_B[3]                                                                      ; ALU:INST_ALU|r_ALU_Result[5]            ; i_CORE_CLK   ; i_CORE_CLK  ; 1.000        ; -0.054     ; 5.033      ;
; -4.082 ; instruction_decoder:INST_instruction_decoder|o_Address_MEM[4]                                                  ; ALU:INST_ALU|r_ALU_Result[4]            ; i_CORE_CLK   ; i_CORE_CLK  ; 1.000        ; -0.052     ; 5.025      ;
; -4.069 ; instruction_decoder:INST_instruction_decoder|o_Address_MEM[5]                                                  ; ALU:INST_ALU|r_ALU_Result[4]            ; i_CORE_CLK   ; i_CORE_CLK  ; 1.000        ; -0.052     ; 5.012      ;
; -4.064 ; register32x8:INST_GPR|o_GPR_ALU_data_A[0]                                                                      ; ALU:INST_ALU|r_ALU_Result[2]            ; i_CORE_CLK   ; i_CORE_CLK  ; 1.000        ; -0.074     ; 4.985      ;
; -4.052 ; instruction_decoder:INST_instruction_decoder|o_Address_MEM[3]                                                  ; ALU:INST_ALU|r_ALU_Result[1]            ; i_CORE_CLK   ; i_CORE_CLK  ; 1.000        ; -0.074     ; 4.973      ;
; -4.047 ; register32x8:INST_GPR|o_GPR_ALU_data_B[2]                                                                      ; ALU:INST_ALU|r_ALU_Result[5]            ; i_CORE_CLK   ; i_CORE_CLK  ; 1.000        ; -0.052     ; 4.990      ;
; -4.025 ; instruction_decoder:INST_instruction_decoder|o_IMM_enable                                                      ; ALU:INST_ALU|r_ALU_Result[6]            ; i_CORE_CLK   ; i_CORE_CLK  ; 1.000        ; -0.054     ; 4.966      ;
; -4.019 ; register32x8:INST_GPR|o_GPR_ALU_data_B[1]                                                                      ; ALU:INST_ALU|r_ALU_Result[7]            ; i_CORE_CLK   ; i_CORE_CLK  ; 1.000        ; -0.052     ; 4.962      ;
; -4.011 ; register32x8:INST_GPR|o_GPR_ALU_data_B[0]                                                                      ; ALU:INST_ALU|r_ALU_Result[0]            ; i_CORE_CLK   ; i_CORE_CLK  ; 1.000        ; -0.074     ; 4.932      ;
; -4.008 ; instruction_decoder:INST_instruction_decoder|o_OPCODE[1]                                                       ; ALU:INST_ALU|r_ALU_Result[3]            ; i_CORE_CLK   ; i_CORE_CLK  ; 1.000        ; -0.057     ; 4.946      ;
; -4.004 ; register32x8:INST_GPR|o_GPR_ALU_data_B[0]                                                                      ; ALU:INST_ALU|r_ALU_Result[7]            ; i_CORE_CLK   ; i_CORE_CLK  ; 1.000        ; -0.054     ; 4.945      ;
; -3.993 ; register32x8:INST_GPR|o_GPR_ALU_data_B[0]                                                                      ; ALU:INST_ALU|r_ALU_Result[6]            ; i_CORE_CLK   ; i_CORE_CLK  ; 1.000        ; -0.054     ; 4.934      ;
; -3.990 ; instruction_decoder:INST_instruction_decoder|o_Address_MEM[8]                                                  ; ALU:INST_ALU|r_ALU_Result[7]            ; i_CORE_CLK   ; i_CORE_CLK  ; 1.000        ; -0.055     ; 4.930      ;
; -3.981 ; register32x8:INST_GPR|o_GPR_ALU_data_B[5]                                                                      ; ALU:INST_ALU|r_ALU_Result[7]            ; i_CORE_CLK   ; i_CORE_CLK  ; 1.000        ; -0.055     ; 4.921      ;
; -3.973 ; instruction_decoder:INST_instruction_decoder|o_Address_MEM[3]                                                  ; ALU:INST_ALU|r_ALU_Result[5]            ; i_CORE_CLK   ; i_CORE_CLK  ; 1.000        ; -0.054     ; 4.914      ;
; -3.972 ; register32x8:INST_GPR|o_GPR_ALU_data_A[2]                                                                      ; ALU:INST_ALU|r_ALU_Result[4]            ; i_CORE_CLK   ; i_CORE_CLK  ; 1.000        ; -0.052     ; 4.915      ;
; -3.956 ; register32x8:INST_GPR|o_GPR_ALU_data_B[4]                                                                      ; ALU:INST_ALU|r_ALU_Result[6]            ; i_CORE_CLK   ; i_CORE_CLK  ; 1.000        ; -0.052     ; 4.899      ;
; -3.952 ; register32x8:INST_GPR|o_GPR_ALU_data_B[3]                                                                      ; ALU:INST_ALU|r_ALU_Result[7]            ; i_CORE_CLK   ; i_CORE_CLK  ; 1.000        ; -0.054     ; 4.893      ;
; -3.950 ; instruction_decoder:INST_instruction_decoder|o_Address_MEM[5]                                                  ; ALU:INST_ALU|r_ALU_Result[3]            ; i_CORE_CLK   ; i_CORE_CLK  ; 1.000        ; -0.054     ; 4.891      ;
; -3.950 ; instruction_decoder:INST_instruction_decoder|o_OPCODE[1]                                                       ; ALU:INST_ALU|r_ALU_Result[4]            ; i_CORE_CLK   ; i_CORE_CLK  ; 1.000        ; -0.055     ; 4.890      ;
; -3.940 ; register32x8:INST_GPR|o_GPR_ALU_data_B[2]                                                                      ; ALU:INST_ALU|r_ALU_Result[6]            ; i_CORE_CLK   ; i_CORE_CLK  ; 1.000        ; -0.052     ; 4.883      ;
; -3.939 ; register32x8:INST_GPR|o_GPR_ALU_data_B[1]                                                                      ; ALU:INST_ALU|r_ALU_Result[6]            ; i_CORE_CLK   ; i_CORE_CLK  ; 1.000        ; -0.052     ; 4.882      ;
; -3.914 ; register32x8:INST_GPR|o_GPR_ALU_data_B[1]                                                                      ; ALU:INST_ALU|r_ALU_Result[0]            ; i_CORE_CLK   ; i_CORE_CLK  ; 1.000        ; -0.072     ; 4.837      ;
; -3.911 ; instruction_decoder:INST_instruction_decoder|o_IMM_enable                                                      ; ALU:INST_ALU|r_ALU_Result[1]            ; i_CORE_CLK   ; i_CORE_CLK  ; 1.000        ; -0.074     ; 4.832      ;
; -3.907 ; register32x8:INST_GPR|o_GPR_ALU_data_B[2]                                                                      ; ALU:INST_ALU|r_ALU_Result[7]            ; i_CORE_CLK   ; i_CORE_CLK  ; 1.000        ; -0.052     ; 4.850      ;
; -3.887 ; instruction_decoder:INST_instruction_decoder|o_OPCODE[1]                                                       ; ALU:INST_ALU|r_ALU_Result[1]            ; i_CORE_CLK   ; i_CORE_CLK  ; 1.000        ; -0.051     ; 4.831      ;
; -3.876 ; register32x8:INST_GPR|o_GPR_ALU_data_B[4]                                                                      ; ALU:INST_ALU|r_ALU_Result[4]            ; i_CORE_CLK   ; i_CORE_CLK  ; 1.000        ; -0.050     ; 4.821      ;
; -3.874 ; register32x8:INST_GPR|o_GPR_ALU_data_B[4]                                                                      ; ALU:INST_ALU|r_ALU_Result[7]            ; i_CORE_CLK   ; i_CORE_CLK  ; 1.000        ; -0.052     ; 4.817      ;
; -3.872 ; register32x8:INST_GPR|o_GPR_ALU_data_B[3]                                                                      ; ALU:INST_ALU|r_ALU_Result[6]            ; i_CORE_CLK   ; i_CORE_CLK  ; 1.000        ; -0.054     ; 4.813      ;
; -3.860 ; instruction_decoder:INST_instruction_decoder|o_OPCODE[3]                                                       ; ALU:INST_ALU|r_ALU_Result[3]            ; i_CORE_CLK   ; i_CORE_CLK  ; 1.000        ; -0.057     ; 4.798      ;
; -3.852 ; register32x8:INST_GPR|o_GPR_ALU_data_A[1]                                                                      ; ALU:INST_ALU|r_ALU_Result[5]            ; i_CORE_CLK   ; i_CORE_CLK  ; 1.000        ; -0.054     ; 4.793      ;
; -3.846 ; instruction_decoder:INST_instruction_decoder|o_IMM_enable                                                      ; ALU:INST_ALU|r_ALU_Result[0]            ; i_CORE_CLK   ; i_CORE_CLK  ; 1.000        ; -0.074     ; 4.767      ;
; -3.841 ; DATA_RAM:INST_DATA_RAM|altsyncram:MEMORY_rtl_0|altsyncram_lgn1:auto_generated|ram_block1a7~portb_address_reg0  ; DATA_RAM:INST_DATA_RAM|o_RAM_MC_data[7] ; i_CORE_CLK   ; i_CORE_CLK  ; 1.000        ; -0.346     ; 4.490      ;
; -3.840 ; instruction_decoder:INST_instruction_decoder|o_Address_MEM[3]                                                  ; ALU:INST_ALU|r_ALU_Result[0]            ; i_CORE_CLK   ; i_CORE_CLK  ; 1.000        ; -0.074     ; 4.761      ;
; -3.833 ; instruction_decoder:INST_instruction_decoder|o_Address_MEM[3]                                                  ; ALU:INST_ALU|r_ALU_Result[7]            ; i_CORE_CLK   ; i_CORE_CLK  ; 1.000        ; -0.054     ; 4.774      ;
; -3.826 ; register32x8:INST_GPR|o_GPR_ALU_data_A[1]                                                                      ; ALU:INST_ALU|r_ALU_Result[2]            ; i_CORE_CLK   ; i_CORE_CLK  ; 1.000        ; -0.074     ; 4.747      ;
; -3.824 ; instruction_decoder:INST_instruction_decoder|o_OPCODE[0]                                                       ; ALU:INST_ALU|r_ALU_Result[3]            ; i_CORE_CLK   ; i_CORE_CLK  ; 1.000        ; -0.054     ; 4.765      ;
; -3.819 ; instruction_decoder:INST_instruction_decoder|o_OPCODE[1]                                                       ; ALU:INST_ALU|r_ALU_Result[2]            ; i_CORE_CLK   ; i_CORE_CLK  ; 1.000        ; -0.051     ; 4.763      ;
; -3.808 ; instruction_decoder:INST_instruction_decoder|o_Address_MEM[3]                                                  ; ALU:INST_ALU|r_ALU_Result[6]            ; i_CORE_CLK   ; i_CORE_CLK  ; 1.000        ; -0.054     ; 4.749      ;
; -3.806 ; instruction_decoder:INST_instruction_decoder|o_OPCODE[3]                                                       ; ALU:INST_ALU|r_ALU_Result[4]            ; i_CORE_CLK   ; i_CORE_CLK  ; 1.000        ; -0.055     ; 4.746      ;
; -3.796 ; register32x8:INST_GPR|o_GPR_ALU_data_B[1]                                                                      ; ALU:INST_ALU|r_ALU_Result[1]            ; i_CORE_CLK   ; i_CORE_CLK  ; 1.000        ; -0.072     ; 4.719      ;
; -3.795 ; instruction_decoder:INST_instruction_decoder|o_OPCODE[1]                                                       ; ALU:INST_ALU|r_ALU_Result[0]            ; i_CORE_CLK   ; i_CORE_CLK  ; 1.000        ; -0.051     ; 4.739      ;
; -3.784 ; instruction_decoder:INST_instruction_decoder|o_OPCODE[2]                                                       ; ALU:INST_ALU|r_ALU_Result[3]            ; i_CORE_CLK   ; i_CORE_CLK  ; 1.000        ; -0.057     ; 4.722      ;
; -3.783 ; register32x8:INST_GPR|o_GPR_ALU_data_B[4]                                                                      ; ALU:INST_ALU|r_ALU_Result[5]            ; i_CORE_CLK   ; i_CORE_CLK  ; 1.000        ; -0.052     ; 4.726      ;
; -3.776 ; instruction_decoder:INST_instruction_decoder|o_Address_MEM[7]                                                  ; ALU:INST_ALU|r_ALU_Result[6]            ; i_CORE_CLK   ; i_CORE_CLK  ; 1.000        ; -0.052     ; 4.719      ;
; -3.766 ; instruction_decoder:INST_instruction_decoder|o_Address_MEM[4]                                                  ; ALU:INST_ALU|r_ALU_Result[5]            ; i_CORE_CLK   ; i_CORE_CLK  ; 1.000        ; -0.054     ; 4.707      ;
; -3.761 ; instruction_decoder:INST_instruction_decoder|o_Address_MEM[6]                                                  ; ALU:INST_ALU|r_ALU_Result[4]            ; i_CORE_CLK   ; i_CORE_CLK  ; 1.000        ; -0.052     ; 4.704      ;
; -3.754 ; register32x8:INST_GPR|o_GPR_ALU_data_B[3]                                                                      ; ALU:INST_ALU|r_ALU_Result[3]            ; i_CORE_CLK   ; i_CORE_CLK  ; 1.000        ; -0.054     ; 4.695      ;
; -3.739 ; instruction_decoder:INST_instruction_decoder|o_OPCODE[3]                                                       ; ALU:INST_ALU|r_ALU_Result[1]            ; i_CORE_CLK   ; i_CORE_CLK  ; 1.000        ; -0.051     ; 4.683      ;
; -3.738 ; instruction_decoder:INST_instruction_decoder|o_Address_MEM[4]                                                  ; ALU:INST_ALU|r_ALU_Result[2]            ; i_CORE_CLK   ; i_CORE_CLK  ; 1.000        ; -0.074     ; 4.659      ;
; -3.732 ; instruction_decoder:INST_instruction_decoder|o_OPCODE[2]                                                       ; ALU:INST_ALU|r_ALU_Result[4]            ; i_CORE_CLK   ; i_CORE_CLK  ; 1.000        ; -0.055     ; 4.672      ;
; -3.730 ; register32x8:INST_GPR|o_GPR_ALU_data_A[0]                                                                      ; ALU:INST_ALU|r_ALU_Result[1]            ; i_CORE_CLK   ; i_CORE_CLK  ; 1.000        ; -0.074     ; 4.651      ;
; -3.719 ; instruction_decoder:INST_instruction_decoder|o_Address_MEM[7]                                                  ; ALU:INST_ALU|r_ALU_Result[4]            ; i_CORE_CLK   ; i_CORE_CLK  ; 1.000        ; -0.050     ; 4.664      ;
; -3.712 ; register32x8:INST_GPR|o_GPR_ALU_data_A[1]                                                                      ; ALU:INST_ALU|r_ALU_Result[7]            ; i_CORE_CLK   ; i_CORE_CLK  ; 1.000        ; -0.054     ; 4.653      ;
; -3.694 ; instruction_decoder:INST_instruction_decoder|o_Address_MEM[7]                                                  ; ALU:INST_ALU|r_ALU_Result[7]            ; i_CORE_CLK   ; i_CORE_CLK  ; 1.000        ; -0.052     ; 4.637      ;
; -3.686 ; instruction_decoder:INST_instruction_decoder|o_OPCODE[0]                                                       ; ALU:INST_ALU|r_ALU_Result[4]            ; i_CORE_CLK   ; i_CORE_CLK  ; 1.000        ; -0.052     ; 4.629      ;
; -3.682 ; instruction_decoder:INST_instruction_decoder|o_Address_MEM[8]                                                  ; ALU:INST_ALU|r_ALU_Result[6]            ; i_CORE_CLK   ; i_CORE_CLK  ; 1.000        ; -0.055     ; 4.622      ;
; -3.675 ; instruction_decoder:INST_instruction_decoder|o_OPCODE[3]                                                       ; ALU:INST_ALU|r_ALU_Result[2]            ; i_CORE_CLK   ; i_CORE_CLK  ; 1.000        ; -0.051     ; 4.619      ;
; -3.673 ; register32x8:INST_GPR|o_GPR_ALU_data_B[5]                                                                      ; ALU:INST_ALU|r_ALU_Result[6]            ; i_CORE_CLK   ; i_CORE_CLK  ; 1.000        ; -0.055     ; 4.613      ;
; -3.671 ; register32x8:INST_GPR|o_GPR_ALU_data_A[2]                                                                      ; ALU:INST_ALU|r_ALU_Result[3]            ; i_CORE_CLK   ; i_CORE_CLK  ; 1.000        ; -0.054     ; 4.612      ;
; -3.671 ; register32x8:INST_GPR|o_GPR_ALU_data_A[3]                                                                      ; ALU:INST_ALU|r_ALU_Result[4]            ; i_CORE_CLK   ; i_CORE_CLK  ; 1.000        ; -0.052     ; 4.614      ;
; -3.668 ; instruction_decoder:INST_instruction_decoder|o_Address_MEM[6]                                                  ; ALU:INST_ALU|r_ALU_Result[5]            ; i_CORE_CLK   ; i_CORE_CLK  ; 1.000        ; -0.054     ; 4.609      ;
; -3.663 ; instruction_decoder:INST_instruction_decoder|o_OPCODE[2]                                                       ; ALU:INST_ALU|r_ALU_Result[1]            ; i_CORE_CLK   ; i_CORE_CLK  ; 1.000        ; -0.051     ; 4.607      ;
; -3.651 ; instruction_decoder:INST_instruction_decoder|o_OPCODE[3]                                                       ; ALU:INST_ALU|r_ALU_Result[0]            ; i_CORE_CLK   ; i_CORE_CLK  ; 1.000        ; -0.051     ; 4.595      ;
; -3.643 ; DATA_RAM:INST_DATA_RAM|altsyncram:MEMORY_rtl_0|altsyncram_lgn1:auto_generated|ram_block1a8~portb_address_reg0  ; DATA_RAM:INST_DATA_RAM|o_RAM_MC_data[0] ; i_CORE_CLK   ; i_CORE_CLK  ; 1.000        ; -0.341     ; 4.297      ;
; -3.640 ; instruction_decoder:INST_instruction_decoder|o_OPCODE[0]                                                       ; ALU:INST_ALU|r_ALU_Result[1]            ; i_CORE_CLK   ; i_CORE_CLK  ; 1.000        ; -0.074     ; 4.561      ;
; -3.635 ; register32x8:INST_GPR|o_GPR_ALU_data_B[7]                                                                      ; ALU:INST_ALU|r_ALU_Result[7]            ; i_CORE_CLK   ; i_CORE_CLK  ; 1.000        ; -0.054     ; 4.576      ;
; -3.634 ; register32x8:INST_GPR|o_GPR_ALU_data_A[0]                                                                      ; ALU:INST_ALU|r_ALU_Result[5]            ; i_CORE_CLK   ; i_CORE_CLK  ; 1.000        ; -0.054     ; 4.575      ;
; -3.632 ; register32x8:INST_GPR|o_GPR_ALU_data_A[1]                                                                      ; ALU:INST_ALU|r_ALU_Result[6]            ; i_CORE_CLK   ; i_CORE_CLK  ; 1.000        ; -0.054     ; 4.573      ;
; -3.626 ; instruction_decoder:INST_instruction_decoder|o_Address_MEM[4]                                                  ; ALU:INST_ALU|r_ALU_Result[7]            ; i_CORE_CLK   ; i_CORE_CLK  ; 1.000        ; -0.054     ; 4.567      ;
; -3.626 ; instruction_decoder:INST_instruction_decoder|o_Address_MEM[7]                                                  ; ALU:INST_ALU|r_ALU_Result[5]            ; i_CORE_CLK   ; i_CORE_CLK  ; 1.000        ; -0.052     ; 4.569      ;
; -3.625 ; register32x8:INST_GPR|o_GPR_ALU_data_B[2]                                                                      ; ALU:INST_ALU|r_ALU_Result[2]            ; i_CORE_CLK   ; i_CORE_CLK  ; 1.000        ; -0.072     ; 4.548      ;
; -3.623 ; register32x8:INST_GPR|o_GPR_ALU_data_B[6]                                                                      ; ALU:INST_ALU|r_ALU_Result[7]            ; i_CORE_CLK   ; i_CORE_CLK  ; 1.000        ; -0.055     ; 4.563      ;
; -3.605 ; DATA_RAM:INST_DATA_RAM|altsyncram:MEMORY_rtl_0|altsyncram_lgn1:auto_generated|ram_block1a15~portb_address_reg0 ; DATA_RAM:INST_DATA_RAM|o_RAM_MC_data[7] ; i_CORE_CLK   ; i_CORE_CLK  ; 1.000        ; -0.345     ; 4.255      ;
; -3.605 ; register32x8:INST_GPR|o_GPR_ALU_data_B[6]                                                                      ; ALU:INST_ALU|r_ALU_Result[6]            ; i_CORE_CLK   ; i_CORE_CLK  ; 1.000        ; -0.055     ; 4.545      ;
+--------+----------------------------------------------------------------------------------------------------------------+-----------------------------------------+--------------+-------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'instruction_decoder:INST_instruction_decoder|o_BUS_select[0]'                                                                                                                                          ;
+--------+--------------------------------------------------------------+--------------------------------------+--------------+--------------------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                    ; To Node                              ; Launch Clock ; Latch Clock                                                  ; Relationship ; Clock Skew ; Data Delay ;
+--------+--------------------------------------------------------------+--------------------------------------+--------------+--------------------------------------------------------------+--------------+------------+------------+
; -1.860 ; instruction_decoder:INST_instruction_decoder|o_BUS_select[1] ; data_bus:INST_data_bus|o_MEMORY[0]   ; i_CORE_CLK   ; instruction_decoder:INST_instruction_decoder|o_BUS_select[0] ; 0.500        ; -0.100     ; 1.468      ;
; -1.855 ; instruction_decoder:INST_instruction_decoder|o_BUS_select[1] ; data_bus:INST_data_bus|o_MEMORY[2]   ; i_CORE_CLK   ; instruction_decoder:INST_instruction_decoder|o_BUS_select[0] ; 0.500        ; -0.101     ; 1.463      ;
; -1.847 ; instruction_decoder:INST_instruction_decoder|o_BUS_select[1] ; data_bus:INST_data_bus|o_MEMORY[3]   ; i_CORE_CLK   ; instruction_decoder:INST_instruction_decoder|o_BUS_select[0] ; 0.500        ; -0.100     ; 1.461      ;
; -1.803 ; ALU:INST_ALU|r_ALU_Result[1]                                 ; data_bus:INST_data_bus|o_MEMORY[1]   ; i_CORE_CLK   ; instruction_decoder:INST_instruction_decoder|o_BUS_select[0] ; 0.500        ; -0.093     ; 1.424      ;
; -1.775 ; ALU:INST_ALU|r_ALU_Result[2]                                 ; data_bus:INST_data_bus|o_MEMORY[2]   ; i_CORE_CLK   ; instruction_decoder:INST_instruction_decoder|o_BUS_select[0] ; 0.500        ; -0.093     ; 1.391      ;
; -1.772 ; instruction_decoder:INST_instruction_decoder|o_BUS_select[1] ; data_bus:INST_data_bus|o_MEMORY[6]   ; i_CORE_CLK   ; instruction_decoder:INST_instruction_decoder|o_BUS_select[0] ; 0.500        ; -0.246     ; 1.340      ;
; -1.754 ; ALU:INST_ALU|r_ALU_Result[0]                                 ; data_bus:INST_data_bus|o_MEMORY[0]   ; i_CORE_CLK   ; instruction_decoder:INST_instruction_decoder|o_BUS_select[0] ; 0.500        ; -0.092     ; 1.370      ;
; -1.654 ; ALU:INST_ALU|r_ALU_Result[7]                                 ; data_bus:INST_data_bus|o_MEMORY[7]   ; i_CORE_CLK   ; instruction_decoder:INST_instruction_decoder|o_BUS_select[0] ; 0.500        ; -0.072     ; 1.294      ;
; -1.640 ; instruction_decoder:INST_instruction_decoder|o_BUS_select[1] ; data_bus:INST_data_bus|o_MEMORY[1]   ; i_CORE_CLK   ; instruction_decoder:INST_instruction_decoder|o_BUS_select[0] ; 0.500        ; -0.101     ; 1.253      ;
; -1.606 ; instruction_decoder:INST_instruction_decoder|o_BUS_select[1] ; data_bus:INST_data_bus|o_MEMORY[7]   ; i_CORE_CLK   ; instruction_decoder:INST_instruction_decoder|o_BUS_select[0] ; 0.500        ; -0.072     ; 1.246      ;
; -1.581 ; ALU:INST_ALU|r_ALU_Result[3]                                 ; data_bus:INST_data_bus|o_MEMORY[3]   ; i_CORE_CLK   ; instruction_decoder:INST_instruction_decoder|o_BUS_select[0] ; 0.500        ; -0.100     ; 1.195      ;
; -1.575 ; instruction_decoder:INST_instruction_decoder|o_BUS_select[1] ; data_bus:INST_data_bus|o_MEMORY[4]   ; i_CORE_CLK   ; instruction_decoder:INST_instruction_decoder|o_BUS_select[0] ; 0.500        ; -0.074     ; 1.213      ;
; -1.569 ; instruction_decoder:INST_instruction_decoder|o_BUS_select[1] ; data_bus:INST_data_bus|o_MEMORY[5]   ; i_CORE_CLK   ; instruction_decoder:INST_instruction_decoder|o_BUS_select[0] ; 0.500        ; -0.072     ; 1.212      ;
; -1.565 ; ALU:INST_ALU|r_ALU_Result[1]                                 ; data_bus:INST_data_bus|o_REGISTER[1] ; i_CORE_CLK   ; instruction_decoder:INST_instruction_decoder|o_BUS_select[0] ; 1.000        ; -0.115     ; 1.538      ;
; -1.525 ; ALU:INST_ALU|r_ALU_Result[4]                                 ; data_bus:INST_data_bus|o_MEMORY[4]   ; i_CORE_CLK   ; instruction_decoder:INST_instruction_decoder|o_BUS_select[0] ; 0.500        ; -0.076     ; 1.161      ;
; -1.517 ; ALU:INST_ALU|r_ALU_Result[6]                                 ; data_bus:INST_data_bus|o_MEMORY[6]   ; i_CORE_CLK   ; instruction_decoder:INST_instruction_decoder|o_BUS_select[0] ; 0.500        ; -0.246     ; 1.085      ;
; -1.451 ; instruction_decoder:INST_instruction_decoder|o_BUS_select[1] ; data_bus:INST_data_bus|o_REGISTER[3] ; i_CORE_CLK   ; instruction_decoder:INST_instruction_decoder|o_BUS_select[0] ; 1.000        ; -0.176     ; 1.463      ;
; -1.434 ; instruction_decoder:INST_instruction_decoder|o_BUS_select[1] ; data_bus:INST_data_bus|o_REGISTER[0] ; i_CORE_CLK   ; instruction_decoder:INST_instruction_decoder|o_BUS_select[0] ; 1.000        ; -0.174     ; 1.465      ;
; -1.431 ; instruction_decoder:INST_instruction_decoder|o_BUS_select[1] ; data_bus:INST_data_bus|o_REGISTER[2] ; i_CORE_CLK   ; instruction_decoder:INST_instruction_decoder|o_BUS_select[0] ; 1.000        ; -0.173     ; 1.463      ;
; -1.416 ; instruction_decoder:INST_instruction_decoder|o_BUS_select[1] ; data_bus:INST_data_bus|o_REGISTER[1] ; i_CORE_CLK   ; instruction_decoder:INST_instruction_decoder|o_BUS_select[0] ; 1.000        ; -0.123     ; 1.381      ;
; -1.351 ; ALU:INST_ALU|r_ALU_Result[2]                                 ; data_bus:INST_data_bus|o_REGISTER[2] ; i_CORE_CLK   ; instruction_decoder:INST_instruction_decoder|o_BUS_select[0] ; 1.000        ; -0.165     ; 1.391      ;
; -1.335 ; ALU:INST_ALU|r_ALU_Result[5]                                 ; data_bus:INST_data_bus|o_MEMORY[5]   ; i_CORE_CLK   ; instruction_decoder:INST_instruction_decoder|o_BUS_select[0] ; 0.500        ; -0.072     ; 0.978      ;
; -1.332 ; MEMORY_CONTROL:INST_MEMORY_CONTROL|o_MC_MUX_data[6]          ; data_bus:INST_data_bus|o_MEMORY[6]   ; i_CORE_CLK   ; instruction_decoder:INST_instruction_decoder|o_BUS_select[0] ; 0.500        ; -0.246     ; 0.900      ;
; -1.328 ; ALU:INST_ALU|r_ALU_Result[0]                                 ; data_bus:INST_data_bus|o_REGISTER[0] ; i_CORE_CLK   ; instruction_decoder:INST_instruction_decoder|o_BUS_select[0] ; 1.000        ; -0.166     ; 1.367      ;
; -1.296 ; instruction_decoder:INST_instruction_decoder|o_BUS_select[1] ; data_bus:INST_data_bus|o_REGISTER[6] ; i_CORE_CLK   ; instruction_decoder:INST_instruction_decoder|o_BUS_select[0] ; 1.000        ; -0.283     ; 1.335      ;
; -1.250 ; ALU:INST_ALU|r_ALU_Result[7]                                 ; data_bus:INST_data_bus|o_REGISTER[7] ; i_CORE_CLK   ; instruction_decoder:INST_instruction_decoder|o_BUS_select[0] ; 1.000        ; -0.146     ; 1.294      ;
; -1.202 ; instruction_decoder:INST_instruction_decoder|o_BUS_select[1] ; data_bus:INST_data_bus|o_REGISTER[7] ; i_CORE_CLK   ; instruction_decoder:INST_instruction_decoder|o_BUS_select[0] ; 1.000        ; -0.146     ; 1.246      ;
; -1.186 ; ALU:INST_ALU|r_ALU_Result[3]                                 ; data_bus:INST_data_bus|o_REGISTER[3] ; i_CORE_CLK   ; instruction_decoder:INST_instruction_decoder|o_BUS_select[0] ; 1.000        ; -0.176     ; 1.198      ;
; -1.172 ; MEMORY_CONTROL:INST_MEMORY_CONTROL|o_MC_MUX_data[1]          ; data_bus:INST_data_bus|o_MEMORY[1]   ; i_CORE_CLK   ; instruction_decoder:INST_instruction_decoder|o_BUS_select[0] ; 0.500        ; -0.098     ; 0.788      ;
; -1.168 ; MEMORY_CONTROL:INST_MEMORY_CONTROL|o_MC_MUX_data[2]          ; data_bus:INST_data_bus|o_MEMORY[2]   ; i_CORE_CLK   ; instruction_decoder:INST_instruction_decoder|o_BUS_select[0] ; 0.500        ; -0.098     ; 0.779      ;
; -1.166 ; MEMORY_CONTROL:INST_MEMORY_CONTROL|o_MC_MUX_data[0]          ; data_bus:INST_data_bus|o_MEMORY[0]   ; i_CORE_CLK   ; instruction_decoder:INST_instruction_decoder|o_BUS_select[0] ; 0.500        ; -0.097     ; 0.777      ;
; -1.158 ; MEMORY_CONTROL:INST_MEMORY_CONTROL|o_MC_MUX_data[3]          ; data_bus:INST_data_bus|o_MEMORY[3]   ; i_CORE_CLK   ; instruction_decoder:INST_instruction_decoder|o_BUS_select[0] ; 0.500        ; -0.097     ; 0.775      ;
; -1.153 ; instruction_decoder:INST_instruction_decoder|o_BUS_select[1] ; data_bus:INST_data_bus|o_REGISTER[4] ; i_CORE_CLK   ; instruction_decoder:INST_instruction_decoder|o_BUS_select[0] ; 1.000        ; -0.145     ; 1.212      ;
; -1.152 ; instruction_decoder:INST_instruction_decoder|o_BUS_select[1] ; data_bus:INST_data_bus|o_REGISTER[5] ; i_CORE_CLK   ; instruction_decoder:INST_instruction_decoder|o_BUS_select[0] ; 1.000        ; -0.146     ; 1.213      ;
; -1.139 ; MEMORY_CONTROL:INST_MEMORY_CONTROL|o_MC_MUX_data[4]          ; data_bus:INST_data_bus|o_MEMORY[4]   ; i_CORE_CLK   ; instruction_decoder:INST_instruction_decoder|o_BUS_select[0] ; 0.500        ; -0.074     ; 0.777      ;
; -1.136 ; MEMORY_CONTROL:INST_MEMORY_CONTROL|o_MC_MUX_data[7]          ; data_bus:INST_data_bus|o_MEMORY[7]   ; i_CORE_CLK   ; instruction_decoder:INST_instruction_decoder|o_BUS_select[0] ; 0.500        ; -0.072     ; 0.776      ;
; -1.133 ; MEMORY_CONTROL:INST_MEMORY_CONTROL|o_MC_MUX_data[5]          ; data_bus:INST_data_bus|o_MEMORY[5]   ; i_CORE_CLK   ; instruction_decoder:INST_instruction_decoder|o_BUS_select[0] ; 0.500        ; -0.072     ; 0.776      ;
; -1.104 ; ALU:INST_ALU|r_ALU_Result[4]                                 ; data_bus:INST_data_bus|o_REGISTER[4] ; i_CORE_CLK   ; instruction_decoder:INST_instruction_decoder|o_BUS_select[0] ; 1.000        ; -0.147     ; 1.161      ;
; -1.041 ; ALU:INST_ALU|r_ALU_Result[6]                                 ; data_bus:INST_data_bus|o_REGISTER[6] ; i_CORE_CLK   ; instruction_decoder:INST_instruction_decoder|o_BUS_select[0] ; 1.000        ; -0.283     ; 1.080      ;
; -0.948 ; MEMORY_CONTROL:INST_MEMORY_CONTROL|o_MC_MUX_data[1]          ; data_bus:INST_data_bus|o_REGISTER[1] ; i_CORE_CLK   ; instruction_decoder:INST_instruction_decoder|o_BUS_select[0] ; 1.000        ; -0.120     ; 0.916      ;
; -0.918 ; ALU:INST_ALU|r_ALU_Result[5]                                 ; data_bus:INST_data_bus|o_REGISTER[5] ; i_CORE_CLK   ; instruction_decoder:INST_instruction_decoder|o_BUS_select[0] ; 1.000        ; -0.146     ; 0.979      ;
; -0.856 ; MEMORY_CONTROL:INST_MEMORY_CONTROL|o_MC_MUX_data[6]          ; data_bus:INST_data_bus|o_REGISTER[6] ; i_CORE_CLK   ; instruction_decoder:INST_instruction_decoder|o_BUS_select[0] ; 1.000        ; -0.283     ; 0.895      ;
; -0.763 ; MEMORY_CONTROL:INST_MEMORY_CONTROL|o_MC_MUX_data[3]          ; data_bus:INST_data_bus|o_REGISTER[3] ; i_CORE_CLK   ; instruction_decoder:INST_instruction_decoder|o_BUS_select[0] ; 1.000        ; -0.173     ; 0.778      ;
; -0.744 ; MEMORY_CONTROL:INST_MEMORY_CONTROL|o_MC_MUX_data[2]          ; data_bus:INST_data_bus|o_REGISTER[2] ; i_CORE_CLK   ; instruction_decoder:INST_instruction_decoder|o_BUS_select[0] ; 1.000        ; -0.170     ; 0.779      ;
; -0.742 ; MEMORY_CONTROL:INST_MEMORY_CONTROL|o_MC_MUX_data[0]          ; data_bus:INST_data_bus|o_REGISTER[0] ; i_CORE_CLK   ; instruction_decoder:INST_instruction_decoder|o_BUS_select[0] ; 1.000        ; -0.171     ; 0.776      ;
; -0.732 ; MEMORY_CONTROL:INST_MEMORY_CONTROL|o_MC_MUX_data[7]          ; data_bus:INST_data_bus|o_REGISTER[7] ; i_CORE_CLK   ; instruction_decoder:INST_instruction_decoder|o_BUS_select[0] ; 1.000        ; -0.146     ; 0.776      ;
; -0.718 ; MEMORY_CONTROL:INST_MEMORY_CONTROL|o_MC_MUX_data[4]          ; data_bus:INST_data_bus|o_REGISTER[4] ; i_CORE_CLK   ; instruction_decoder:INST_instruction_decoder|o_BUS_select[0] ; 1.000        ; -0.145     ; 0.777      ;
; -0.715 ; MEMORY_CONTROL:INST_MEMORY_CONTROL|o_MC_MUX_data[5]          ; data_bus:INST_data_bus|o_REGISTER[5] ; i_CORE_CLK   ; instruction_decoder:INST_instruction_decoder|o_BUS_select[0] ; 1.000        ; -0.146     ; 0.776      ;
+--------+--------------------------------------------------------------+--------------------------------------+--------------+--------------------------------------------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'i_CORE_CLK'                                                                                                                                                                                                                                                                                                                ;
+--------+-----------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                                                                     ; To Node                                                                                                                 ; Launch Clock                                                 ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------+-------------+--------------+------------+------------+
; -0.042 ; instruction_decoder:INST_instruction_decoder|o_BUS_select[0]                                  ; MEMORY_CONTROL:INST_MEMORY_CONTROL|r_MEM_state[0]                                                                       ; instruction_decoder:INST_instruction_decoder|o_BUS_select[0] ; i_CORE_CLK  ; 0.000        ; 2.186      ; 2.498      ;
; 0.053  ; instruction_decoder:INST_instruction_decoder|o_BUS_select[0]                                  ; MEMORY_CONTROL:INST_MEMORY_CONTROL|r_MEM_state[1]                                                                       ; instruction_decoder:INST_instruction_decoder|o_BUS_select[0] ; i_CORE_CLK  ; 0.000        ; 2.186      ; 2.593      ;
; 0.133  ; data_bus:INST_data_bus|o_MEMORY[6]                                                            ; MEMORY_CONTROL:INST_MEMORY_CONTROL|o_MC_RAM_data[6]                                                                     ; instruction_decoder:INST_instruction_decoder|o_BUS_select[0] ; i_CORE_CLK  ; -0.500       ; 0.246      ; 0.053      ;
; 0.272  ; data_bus:INST_data_bus|o_REGISTER[6]                                                          ; register32x8:INST_GPR|r_REGISTER_rtl_0_bypass[23]                                                                       ; instruction_decoder:INST_instruction_decoder|o_BUS_select[0] ; i_CORE_CLK  ; 0.000        ; 0.275      ; 0.721      ;
; 0.281  ; data_bus:INST_data_bus|o_MEMORY[2]                                                            ; MEMORY_CONTROL:INST_MEMORY_CONTROL|o_MC_RAM_data[2]                                                                     ; instruction_decoder:INST_instruction_decoder|o_BUS_select[0] ; i_CORE_CLK  ; -0.500       ; 0.098      ; 0.053      ;
; 0.281  ; data_bus:INST_data_bus|o_MEMORY[1]                                                            ; MEMORY_CONTROL:INST_MEMORY_CONTROL|o_MC_RAM_data[1]                                                                     ; instruction_decoder:INST_instruction_decoder|o_BUS_select[0] ; i_CORE_CLK  ; -0.500       ; 0.098      ; 0.053      ;
; 0.282  ; data_bus:INST_data_bus|o_MEMORY[0]                                                            ; MEMORY_CONTROL:INST_MEMORY_CONTROL|o_MC_RAM_data[0]                                                                     ; instruction_decoder:INST_instruction_decoder|o_BUS_select[0] ; i_CORE_CLK  ; -0.500       ; 0.097      ; 0.053      ;
; 0.282  ; data_bus:INST_data_bus|o_MEMORY[3]                                                            ; MEMORY_CONTROL:INST_MEMORY_CONTROL|o_MC_RAM_data[3]                                                                     ; instruction_decoder:INST_instruction_decoder|o_BUS_select[0] ; i_CORE_CLK  ; -0.500       ; 0.097      ; 0.053      ;
; 0.284  ; data_bus:INST_data_bus|o_REGISTER[0]                                                          ; register32x8:INST_GPR|r_REGISTER_rtl_1_bypass[11]                                                                       ; instruction_decoder:INST_instruction_decoder|o_BUS_select[0] ; i_CORE_CLK  ; 0.000        ; 0.171      ; 0.629      ;
; 0.284  ; data_bus:INST_data_bus|o_REGISTER[6]                                                          ; register32x8:INST_GPR|r_REGISTER_rtl_1_bypass[23]                                                                       ; instruction_decoder:INST_instruction_decoder|o_BUS_select[0] ; i_CORE_CLK  ; 0.000        ; 0.282      ; 0.740      ;
; 0.305  ; data_bus:INST_data_bus|o_MEMORY[4]                                                            ; MEMORY_CONTROL:INST_MEMORY_CONTROL|o_MC_RAM_data[4]                                                                     ; instruction_decoder:INST_instruction_decoder|o_BUS_select[0] ; i_CORE_CLK  ; -0.500       ; 0.074      ; 0.053      ;
; 0.307  ; data_bus:INST_data_bus|o_MEMORY[5]                                                            ; MEMORY_CONTROL:INST_MEMORY_CONTROL|o_MC_RAM_data[5]                                                                     ; instruction_decoder:INST_instruction_decoder|o_BUS_select[0] ; i_CORE_CLK  ; -0.500       ; 0.072      ; 0.053      ;
; 0.307  ; data_bus:INST_data_bus|o_MEMORY[7]                                                            ; MEMORY_CONTROL:INST_MEMORY_CONTROL|o_MC_RAM_data[7]                                                                     ; instruction_decoder:INST_instruction_decoder|o_BUS_select[0] ; i_CORE_CLK  ; -0.500       ; 0.072      ; 0.053      ;
; 0.311  ; data_bus:INST_data_bus|o_REGISTER[2]                                                          ; register32x8:INST_GPR|r_REGISTER_rtl_0_bypass[15]                                                                       ; instruction_decoder:INST_instruction_decoder|o_BUS_select[0] ; i_CORE_CLK  ; 0.000        ; 0.170      ; 0.655      ;
; 0.311  ; data_bus:INST_data_bus|o_REGISTER[2]                                                          ; register32x8:INST_GPR|r_REGISTER_rtl_1_bypass[15]                                                                       ; instruction_decoder:INST_instruction_decoder|o_BUS_select[0] ; i_CORE_CLK  ; 0.000        ; 0.170      ; 0.655      ;
; 0.312  ; MEMORY_CONTROL:INST_MEMORY_CONTROL|o_MC_RAM_address[1]                                        ; MEMORY_CONTROL:INST_MEMORY_CONTROL|o_MC_RAM_address[1]                                                                  ; i_CORE_CLK                                                   ; i_CORE_CLK  ; 0.000        ; 0.055      ; 0.511      ;
; 0.312  ; MEMORY_CONTROL:INST_MEMORY_CONTROL|o_MC_RAM_address[2]                                        ; MEMORY_CONTROL:INST_MEMORY_CONTROL|o_MC_RAM_address[2]                                                                  ; i_CORE_CLK                                                   ; i_CORE_CLK  ; 0.000        ; 0.055      ; 0.511      ;
; 0.312  ; MEMORY_CONTROL:INST_MEMORY_CONTROL|o_MC_RAM_address[3]                                        ; MEMORY_CONTROL:INST_MEMORY_CONTROL|o_MC_RAM_address[3]                                                                  ; i_CORE_CLK                                                   ; i_CORE_CLK  ; 0.000        ; 0.055      ; 0.511      ;
; 0.312  ; MEMORY_CONTROL:INST_MEMORY_CONTROL|o_MC_RAM_address[4]                                        ; MEMORY_CONTROL:INST_MEMORY_CONTROL|o_MC_RAM_address[4]                                                                  ; i_CORE_CLK                                                   ; i_CORE_CLK  ; 0.000        ; 0.055      ; 0.511      ;
; 0.312  ; MEMORY_CONTROL:INST_MEMORY_CONTROL|o_MC_RAM_address[5]                                        ; MEMORY_CONTROL:INST_MEMORY_CONTROL|o_MC_RAM_address[5]                                                                  ; i_CORE_CLK                                                   ; i_CORE_CLK  ; 0.000        ; 0.055      ; 0.511      ;
; 0.312  ; MEMORY_CONTROL:INST_MEMORY_CONTROL|o_MC_RAM_address[6]                                        ; MEMORY_CONTROL:INST_MEMORY_CONTROL|o_MC_RAM_address[6]                                                                  ; i_CORE_CLK                                                   ; i_CORE_CLK  ; 0.000        ; 0.055      ; 0.511      ;
; 0.312  ; MEMORY_CONTROL:INST_MEMORY_CONTROL|o_MC_RAM_address[7]                                        ; MEMORY_CONTROL:INST_MEMORY_CONTROL|o_MC_RAM_address[7]                                                                  ; i_CORE_CLK                                                   ; i_CORE_CLK  ; 0.000        ; 0.055      ; 0.511      ;
; 0.312  ; MEMORY_CONTROL:INST_MEMORY_CONTROL|o_MC_RAM_address[8]                                        ; MEMORY_CONTROL:INST_MEMORY_CONTROL|o_MC_RAM_address[8]                                                                  ; i_CORE_CLK                                                   ; i_CORE_CLK  ; 0.000        ; 0.055      ; 0.511      ;
; 0.312  ; MEMORY_CONTROL:INST_MEMORY_CONTROL|o_MC_RAM_address[9]                                        ; MEMORY_CONTROL:INST_MEMORY_CONTROL|o_MC_RAM_address[9]                                                                  ; i_CORE_CLK                                                   ; i_CORE_CLK  ; 0.000        ; 0.055      ; 0.511      ;
; 0.312  ; MEMORY_CONTROL:INST_MEMORY_CONTROL|o_MC_RAM_address[10]                                       ; MEMORY_CONTROL:INST_MEMORY_CONTROL|o_MC_RAM_address[10]                                                                 ; i_CORE_CLK                                                   ; i_CORE_CLK  ; 0.000        ; 0.055      ; 0.511      ;
; 0.312  ; ALU:INST_ALU|r_ALU_Result[7]                                                                  ; ALU:INST_ALU|r_ALU_Result[7]                                                                                            ; i_CORE_CLK                                                   ; i_CORE_CLK  ; 0.000        ; 0.055      ; 0.511      ;
; 0.312  ; ALU:INST_ALU|r_ALU_Result[4]                                                                  ; ALU:INST_ALU|r_ALU_Result[4]                                                                                            ; i_CORE_CLK                                                   ; i_CORE_CLK  ; 0.000        ; 0.055      ; 0.511      ;
; 0.312  ; ALU:INST_ALU|r_ALU_Result[3]                                                                  ; ALU:INST_ALU|r_ALU_Result[3]                                                                                            ; i_CORE_CLK                                                   ; i_CORE_CLK  ; 0.000        ; 0.055      ; 0.511      ;
; 0.312  ; ALU:INST_ALU|tmp[8]                                                                           ; ALU:INST_ALU|tmp[8]                                                                                                     ; i_CORE_CLK                                                   ; i_CORE_CLK  ; 0.000        ; 0.055      ; 0.511      ;
; 0.313  ; instruction_decoder:INST_instruction_decoder|o_REGISTER_C[0]                                  ; register32x8:INST_GPR|altsyncram:r_REGISTER_rtl_0|altsyncram_6bn1:auto_generated|ram_block1a0~porta_address_reg0        ; i_CORE_CLK                                                   ; i_CORE_CLK  ; 0.000        ; 0.335      ; 0.817      ;
; 0.313  ; MEMORY_CONTROL:INST_MEMORY_CONTROL|r_MC_CU_ready                                              ; MEMORY_CONTROL:INST_MEMORY_CONTROL|r_MC_CU_ready                                                                        ; i_CORE_CLK                                                   ; i_CORE_CLK  ; 0.000        ; 0.054      ; 0.511      ;
; 0.313  ; ALU:INST_ALU|r_ALU_Result[2]                                                                  ; ALU:INST_ALU|r_ALU_Result[2]                                                                                            ; i_CORE_CLK                                                   ; i_CORE_CLK  ; 0.000        ; 0.054      ; 0.511      ;
; 0.313  ; ALU:INST_ALU|r_ALU_Result[0]                                                                  ; ALU:INST_ALU|r_ALU_Result[0]                                                                                            ; i_CORE_CLK                                                   ; i_CORE_CLK  ; 0.000        ; 0.054      ; 0.511      ;
; 0.313  ; ALU:INST_ALU|r_ALU_Result[1]                                                                  ; ALU:INST_ALU|r_ALU_Result[1]                                                                                            ; i_CORE_CLK                                                   ; i_CORE_CLK  ; 0.000        ; 0.054      ; 0.511      ;
; 0.313  ; MEMORY_CONTROL:INST_MEMORY_CONTROL|o_MC_RAM_write_enable                                      ; MEMORY_CONTROL:INST_MEMORY_CONTROL|o_MC_RAM_write_enable                                                                ; i_CORE_CLK                                                   ; i_CORE_CLK  ; 0.000        ; 0.054      ; 0.511      ;
; 0.315  ; instruction_decoder:INST_instruction_decoder|o_REGISTER_C[2]                                  ; register32x8:INST_GPR|altsyncram:r_REGISTER_rtl_1|altsyncram_6bn1:auto_generated|ram_block1a0~porta_address_reg0        ; i_CORE_CLK                                                   ; i_CORE_CLK  ; 0.000        ; 0.338      ; 0.822      ;
; 0.318  ; instruction_decoder:INST_instruction_decoder|o_REGISTER_C[3]                                  ; register32x8:INST_GPR|altsyncram:r_REGISTER_rtl_1|altsyncram_6bn1:auto_generated|ram_block1a0~porta_address_reg0        ; i_CORE_CLK                                                   ; i_CORE_CLK  ; 0.000        ; 0.338      ; 0.825      ;
; 0.321  ; control_unit:INST_control_unit|r_state[1]                                                     ; control_unit:INST_control_unit|r_state[1]                                                                               ; i_CORE_CLK                                                   ; i_CORE_CLK  ; 0.000        ; 0.054      ; 0.519      ;
; 0.321  ; control_unit:INST_control_unit|r_state[3]                                                     ; control_unit:INST_control_unit|r_state[3]                                                                               ; i_CORE_CLK                                                   ; i_CORE_CLK  ; 0.000        ; 0.054      ; 0.519      ;
; 0.322  ; Program_counter:INST_Program_counter|r_PROG_COUNT[7]                                          ; PROGRAM_MEMORY:INST_PROGRAM_MEMORY|altsyncram:RAM_rtl_0|altsyncram_sp71:auto_generated|ram_block1a2~porta_address_reg0  ; i_CORE_CLK                                                   ; i_CORE_CLK  ; 0.000        ; 0.340      ; 0.831      ;
; 0.328  ; instruction_decoder:INST_instruction_decoder|o_REGISTER_C[0]                                  ; register32x8:INST_GPR|altsyncram:r_REGISTER_rtl_1|altsyncram_6bn1:auto_generated|ram_block1a0~porta_address_reg0        ; i_CORE_CLK                                                   ; i_CORE_CLK  ; 0.000        ; 0.338      ; 0.835      ;
; 0.329  ; register32x8:INST_GPR|r_REGISTER_rtl_0_bypass[24]                                             ; register32x8:INST_GPR|o_GPR_ALU_data_A[6]                                                                               ; i_CORE_CLK                                                   ; i_CORE_CLK  ; 0.000        ; 0.055      ; 0.528      ;
; 0.329  ; Program_counter:INST_Program_counter|r_PROG_COUNT[9]                                          ; PROGRAM_MEMORY:INST_PROGRAM_MEMORY|altsyncram:RAM_rtl_0|altsyncram_sp71:auto_generated|ram_block1a1~porta_address_reg0  ; i_CORE_CLK                                                   ; i_CORE_CLK  ; 0.000        ; 0.344      ; 0.842      ;
; 0.329  ; Program_counter:INST_Program_counter|r_PROG_COUNT[9]                                          ; PROGRAM_MEMORY:INST_PROGRAM_MEMORY|altsyncram:RAM_rtl_0|altsyncram_sp71:auto_generated|ram_block1a0~porta_address_reg0  ; i_CORE_CLK                                                   ; i_CORE_CLK  ; 0.000        ; 0.343      ; 0.841      ;
; 0.330  ; register32x8:INST_GPR|r_REGISTER_rtl_1_bypass[12]                                             ; register32x8:INST_GPR|o_GPR_ALU_data_B[0]                                                                               ; i_CORE_CLK                                                   ; i_CORE_CLK  ; 0.000        ; 0.055      ; 0.529      ;
; 0.330  ; register32x8:INST_GPR|r_REGISTER_rtl_1_bypass[14]                                             ; register32x8:INST_GPR|o_GPR_ALU_data_B[1]                                                                               ; i_CORE_CLK                                                   ; i_CORE_CLK  ; 0.000        ; 0.055      ; 0.529      ;
; 0.330  ; instruction_decoder:INST_instruction_decoder|o_REGISTER_C[3]                                  ; register32x8:INST_GPR|altsyncram:r_REGISTER_rtl_0|altsyncram_6bn1:auto_generated|ram_block1a0~porta_address_reg0        ; i_CORE_CLK                                                   ; i_CORE_CLK  ; 0.000        ; 0.335      ; 0.834      ;
; 0.331  ; register32x8:INST_GPR|r_REGISTER_rtl_1_bypass[20]                                             ; register32x8:INST_GPR|o_GPR_ALU_data_B[4]                                                                               ; i_CORE_CLK                                                   ; i_CORE_CLK  ; 0.000        ; 0.055      ; 0.530      ;
; 0.331  ; Program_counter:INST_Program_counter|r_PROG_COUNT[4]                                          ; PROGRAM_MEMORY:INST_PROGRAM_MEMORY|altsyncram:RAM_rtl_0|altsyncram_sp71:auto_generated|ram_block1a1~porta_address_reg0  ; i_CORE_CLK                                                   ; i_CORE_CLK  ; 0.000        ; 0.344      ; 0.844      ;
; 0.332  ; Program_counter:INST_Program_counter|r_PROG_COUNT[4]                                          ; PROGRAM_MEMORY:INST_PROGRAM_MEMORY|altsyncram:RAM_rtl_0|altsyncram_sp71:auto_generated|ram_block1a0~porta_address_reg0  ; i_CORE_CLK                                                   ; i_CORE_CLK  ; 0.000        ; 0.343      ; 0.844      ;
; 0.334  ; Program_counter:INST_Program_counter|r_PROG_COUNT[6]                                          ; PROGRAM_MEMORY:INST_PROGRAM_MEMORY|altsyncram:RAM_rtl_0|altsyncram_sp71:auto_generated|ram_block1a1~porta_address_reg0  ; i_CORE_CLK                                                   ; i_CORE_CLK  ; 0.000        ; 0.344      ; 0.847      ;
; 0.334  ; Program_counter:INST_Program_counter|r_PROG_COUNT[6]                                          ; PROGRAM_MEMORY:INST_PROGRAM_MEMORY|altsyncram:RAM_rtl_0|altsyncram_sp71:auto_generated|ram_block1a0~porta_address_reg0  ; i_CORE_CLK                                                   ; i_CORE_CLK  ; 0.000        ; 0.343      ; 0.846      ;
; 0.338  ; branch_control:INST_branch_control|o_ADDRESS[0]                                               ; Program_counter:INST_Program_counter|r_PROG_COUNT[0]                                                                    ; i_CORE_CLK                                                   ; i_CORE_CLK  ; 0.000        ; 0.055      ; 0.537      ;
; 0.338  ; Program_counter:INST_Program_counter|r_PROG_COUNT[8]                                          ; PROGRAM_MEMORY:INST_PROGRAM_MEMORY|altsyncram:RAM_rtl_0|altsyncram_sp71:auto_generated|ram_block1a1~porta_address_reg0  ; i_CORE_CLK                                                   ; i_CORE_CLK  ; 0.000        ; 0.344      ; 0.851      ;
; 0.340  ; branch_control:INST_branch_control|o_ADDRESS[1]                                               ; Program_counter:INST_Program_counter|r_PROG_COUNT[1]                                                                    ; i_CORE_CLK                                                   ; i_CORE_CLK  ; 0.000        ; 0.055      ; 0.539      ;
; 0.345  ; Program_counter:INST_Program_counter|r_PROG_COUNT[3]                                          ; PROGRAM_MEMORY:INST_PROGRAM_MEMORY|altsyncram:RAM_rtl_0|altsyncram_sp71:auto_generated|ram_block1a13~porta_address_reg0 ; i_CORE_CLK                                                   ; i_CORE_CLK  ; 0.000        ; 0.342      ; 0.856      ;
; 0.346  ; Program_counter:INST_Program_counter|r_PROG_COUNT[4]                                          ; PROGRAM_MEMORY:INST_PROGRAM_MEMORY|altsyncram:RAM_rtl_0|altsyncram_sp71:auto_generated|ram_block1a2~porta_address_reg0  ; i_CORE_CLK                                                   ; i_CORE_CLK  ; 0.000        ; 0.340      ; 0.855      ;
; 0.349  ; Program_counter:INST_Program_counter|r_PROG_COUNT[3]                                          ; PROGRAM_MEMORY:INST_PROGRAM_MEMORY|altsyncram:RAM_rtl_0|altsyncram_sp71:auto_generated|ram_block1a0~porta_address_reg0  ; i_CORE_CLK                                                   ; i_CORE_CLK  ; 0.000        ; 0.343      ; 0.861      ;
; 0.350  ; instruction_decoder:INST_instruction_decoder|o_REGISTER_C[2]                                  ; register32x8:INST_GPR|altsyncram:r_REGISTER_rtl_0|altsyncram_6bn1:auto_generated|ram_block1a0~porta_address_reg0        ; i_CORE_CLK                                                   ; i_CORE_CLK  ; 0.000        ; 0.335      ; 0.854      ;
; 0.352  ; data_bus:INST_data_bus|o_REGISTER[6]                                                          ; register32x8:INST_GPR|altsyncram:r_REGISTER_rtl_1|altsyncram_6bn1:auto_generated|ram_block1a0~porta_datain_reg0         ; instruction_decoder:INST_instruction_decoder|o_BUS_select[0] ; i_CORE_CLK  ; 0.000        ; 0.569      ; 1.120      ;
; 0.355  ; Program_counter:INST_Program_counter|r_PROG_COUNT[6]                                          ; PROGRAM_MEMORY:INST_PROGRAM_MEMORY|altsyncram:RAM_rtl_0|altsyncram_sp71:auto_generated|ram_block1a13~porta_address_reg0 ; i_CORE_CLK                                                   ; i_CORE_CLK  ; 0.000        ; 0.342      ; 0.866      ;
; 0.362  ; Program_counter:INST_Program_counter|r_PROG_COUNT[3]                                          ; PROGRAM_MEMORY:INST_PROGRAM_MEMORY|altsyncram:RAM_rtl_0|altsyncram_sp71:auto_generated|ram_block1a2~porta_address_reg0  ; i_CORE_CLK                                                   ; i_CORE_CLK  ; 0.000        ; 0.340      ; 0.871      ;
; 0.362  ; instruction_decoder:INST_instruction_decoder|o_REGISTER_C[3]                                  ; register32x8:INST_GPR|r_REGISTER_rtl_1_bypass[7]                                                                        ; i_CORE_CLK                                                   ; i_CORE_CLK  ; 0.000        ; 0.055      ; 0.561      ;
; 0.362  ; data_bus:INST_data_bus|o_REGISTER[3]                                                          ; register32x8:INST_GPR|r_REGISTER_rtl_0_bypass[17]                                                                       ; instruction_decoder:INST_instruction_decoder|o_BUS_select[0] ; i_CORE_CLK  ; 0.000        ; 0.173      ; 0.709      ;
; 0.363  ; Program_counter:INST_Program_counter|r_PROG_COUNT[8]                                          ; PROGRAM_MEMORY:INST_PROGRAM_MEMORY|altsyncram:RAM_rtl_0|altsyncram_sp71:auto_generated|ram_block1a0~porta_address_reg0  ; i_CORE_CLK                                                   ; i_CORE_CLK  ; 0.000        ; 0.343      ; 0.875      ;
; 0.364  ; data_bus:INST_data_bus|o_REGISTER[1]                                                          ; register32x8:INST_GPR|r_REGISTER_rtl_0_bypass[13]                                                                       ; instruction_decoder:INST_instruction_decoder|o_BUS_select[0] ; i_CORE_CLK  ; 0.000        ; 0.120      ; 0.658      ;
; 0.365  ; instruction_decoder:INST_instruction_decoder|o_REGISTER_C[3]                                  ; register32x8:INST_GPR|r_REGISTER_rtl_0_bypass[7]                                                                        ; i_CORE_CLK                                                   ; i_CORE_CLK  ; 0.000        ; 0.055      ; 0.564      ;
; 0.365  ; data_bus:INST_data_bus|o_REGISTER[3]                                                          ; register32x8:INST_GPR|r_REGISTER_rtl_1_bypass[17]                                                                       ; instruction_decoder:INST_instruction_decoder|o_BUS_select[0] ; i_CORE_CLK  ; 0.000        ; 0.173      ; 0.712      ;
; 0.367  ; data_bus:INST_data_bus|o_REGISTER[1]                                                          ; register32x8:INST_GPR|r_REGISTER_rtl_1_bypass[13]                                                                       ; instruction_decoder:INST_instruction_decoder|o_BUS_select[0] ; i_CORE_CLK  ; 0.000        ; 0.120      ; 0.661      ;
; 0.373  ; Program_counter:INST_Program_counter|r_PROG_COUNT[3]                                          ; PROGRAM_MEMORY:INST_PROGRAM_MEMORY|altsyncram:RAM_rtl_0|altsyncram_sp71:auto_generated|ram_block1a1~porta_address_reg0  ; i_CORE_CLK                                                   ; i_CORE_CLK  ; 0.000        ; 0.344      ; 0.886      ;
; 0.373  ; MEMORY_CONTROL:INST_MEMORY_CONTROL|r_MEM_state[1]                                             ; MEMORY_CONTROL:INST_MEMORY_CONTROL|r_MC_CU_ready                                                                        ; i_CORE_CLK                                                   ; i_CORE_CLK  ; 0.000        ; 0.054      ; 0.571      ;
; 0.373  ; data_bus:INST_data_bus|o_REGISTER[4]                                                          ; register32x8:INST_GPR|r_REGISTER_rtl_0_bypass[19]                                                                       ; instruction_decoder:INST_instruction_decoder|o_BUS_select[0] ; i_CORE_CLK  ; 0.000        ; 0.144      ; 0.691      ;
; 0.374  ; data_bus:INST_data_bus|o_REGISTER[4]                                                          ; register32x8:INST_GPR|r_REGISTER_rtl_1_bypass[19]                                                                       ; instruction_decoder:INST_instruction_decoder|o_BUS_select[0] ; i_CORE_CLK  ; 0.000        ; 0.144      ; 0.692      ;
; 0.375  ; control_unit:INST_control_unit|r_state[0]                                                     ; control_unit:INST_control_unit|r_state[1]                                                                               ; i_CORE_CLK                                                   ; i_CORE_CLK  ; 0.000        ; 0.054      ; 0.573      ;
; 0.382  ; data_bus:INST_data_bus|o_REGISTER[5]                                                          ; register32x8:INST_GPR|r_REGISTER_rtl_0_bypass[21]                                                                       ; instruction_decoder:INST_instruction_decoder|o_BUS_select[0] ; i_CORE_CLK  ; 0.000        ; 0.145      ; 0.701      ;
; 0.382  ; data_bus:INST_data_bus|o_REGISTER[5]                                                          ; register32x8:INST_GPR|r_REGISTER_rtl_1_bypass[21]                                                                       ; instruction_decoder:INST_instruction_decoder|o_BUS_select[0] ; i_CORE_CLK  ; 0.000        ; 0.145      ; 0.701      ;
; 0.415  ; data_bus:INST_data_bus|o_REGISTER[0]                                                          ; register32x8:INST_GPR|altsyncram:r_REGISTER_rtl_0|altsyncram_6bn1:auto_generated|ram_block1a0~porta_datain_reg0         ; instruction_decoder:INST_instruction_decoder|o_BUS_select[0] ; i_CORE_CLK  ; 0.000        ; 0.457      ; 1.071      ;
; 0.419  ; data_bus:INST_data_bus|o_REGISTER[2]                                                          ; register32x8:INST_GPR|altsyncram:r_REGISTER_rtl_1|altsyncram_6bn1:auto_generated|ram_block1a0~porta_datain_reg0         ; instruction_decoder:INST_instruction_decoder|o_BUS_select[0] ; i_CORE_CLK  ; 0.000        ; 0.459      ; 1.077      ;
; 0.420  ; DATA_RAM:INST_DATA_RAM|MEMORY_rtl_0_bypass[42]                                                ; DATA_RAM:INST_DATA_RAM|o_RAM_MC_data[6]                                                                                 ; i_CORE_CLK                                                   ; i_CORE_CLK  ; 0.000        ; 0.055      ; 0.619      ;
; 0.421  ; DATA_RAM:INST_DATA_RAM|MEMORY_rtl_0_bypass[34]                                                ; DATA_RAM:INST_DATA_RAM|o_RAM_MC_data[2]                                                                                 ; i_CORE_CLK                                                   ; i_CORE_CLK  ; 0.000        ; 0.055      ; 0.620      ;
; 0.422  ; register32x8:INST_GPR|r_REGISTER_rtl_0_bypass[14]                                             ; register32x8:INST_GPR|o_GPR_ALU_data_A[1]                                                                               ; i_CORE_CLK                                                   ; i_CORE_CLK  ; 0.000        ; 0.055      ; 0.621      ;
; 0.423  ; register32x8:INST_GPR|r_REGISTER_rtl_1_bypass[18]                                             ; register32x8:INST_GPR|o_GPR_ALU_data_B[3]                                                                               ; i_CORE_CLK                                                   ; i_CORE_CLK  ; 0.000        ; 0.054      ; 0.621      ;
; 0.424  ; data_bus:INST_data_bus|o_REGISTER[6]                                                          ; register32x8:INST_GPR|altsyncram:r_REGISTER_rtl_0|altsyncram_6bn1:auto_generated|ram_block1a0~porta_datain_reg0         ; instruction_decoder:INST_instruction_decoder|o_BUS_select[0] ; i_CORE_CLK  ; 0.000        ; 0.566      ; 1.189      ;
; 0.425  ; data_bus:INST_data_bus|o_REGISTER[5]                                                          ; register32x8:INST_GPR|altsyncram:r_REGISTER_rtl_1|altsyncram_6bn1:auto_generated|ram_block1a0~porta_datain_reg0         ; instruction_decoder:INST_instruction_decoder|o_BUS_select[0] ; i_CORE_CLK  ; 0.000        ; 0.432      ; 1.056      ;
; 0.432  ; DATA_RAM:INST_DATA_RAM|MEMORY_rtl_0_bypass[43]                                                ; DATA_RAM:INST_DATA_RAM|o_RAM_MC_data[7]                                                                                 ; i_CORE_CLK                                                   ; i_CORE_CLK  ; 0.000        ; 0.055      ; 0.631      ;
; 0.432  ; DATA_RAM:INST_DATA_RAM|MEMORY_rtl_0_bypass[31]                                                ; DATA_RAM:INST_DATA_RAM|o_RAM_MC_data[1]                                                                                 ; i_CORE_CLK                                                   ; i_CORE_CLK  ; 0.000        ; 0.055      ; 0.631      ;
; 0.435  ; DATA_RAM:INST_DATA_RAM|altsyncram:MEMORY_rtl_0|altsyncram_lgn1:auto_generated|addr_store_b[0] ; DATA_RAM:INST_DATA_RAM|altsyncram:MEMORY_rtl_0|altsyncram_lgn1:auto_generated|address_reg_b[0]                          ; i_CORE_CLK                                                   ; i_CORE_CLK  ; 0.000        ; 0.055      ; 0.634      ;
; 0.437  ; data_bus:INST_data_bus|o_REGISTER[2]                                                          ; register32x8:INST_GPR|altsyncram:r_REGISTER_rtl_0|altsyncram_6bn1:auto_generated|ram_block1a0~porta_datain_reg0         ; instruction_decoder:INST_instruction_decoder|o_BUS_select[0] ; i_CORE_CLK  ; 0.000        ; 0.456      ; 1.092      ;
; 0.457  ; instruction_decoder:INST_instruction_decoder|o_BUS_select[0]                                  ; MEMORY_CONTROL:INST_MEMORY_CONTROL|r_MEM_state[0]                                                                       ; instruction_decoder:INST_instruction_decoder|o_BUS_select[0] ; i_CORE_CLK  ; -0.500       ; 2.186      ; 2.497      ;
; 0.459  ; data_bus:INST_data_bus|o_REGISTER[0]                                                          ; register32x8:INST_GPR|altsyncram:r_REGISTER_rtl_1|altsyncram_6bn1:auto_generated|ram_block1a0~porta_datain_reg0         ; instruction_decoder:INST_instruction_decoder|o_BUS_select[0] ; i_CORE_CLK  ; 0.000        ; 0.460      ; 1.118      ;
; 0.463  ; data_bus:INST_data_bus|o_REGISTER[7]                                                          ; register32x8:INST_GPR|altsyncram:r_REGISTER_rtl_1|altsyncram_6bn1:auto_generated|ram_block1a0~porta_datain_reg0         ; instruction_decoder:INST_instruction_decoder|o_BUS_select[0] ; i_CORE_CLK  ; 0.000        ; 0.432      ; 1.094      ;
; 0.466  ; DATA_RAM:INST_DATA_RAM|MEMORY_rtl_0_bypass[30]                                                ; DATA_RAM:INST_DATA_RAM|o_RAM_MC_data[0]                                                                                 ; i_CORE_CLK                                                   ; i_CORE_CLK  ; 0.000        ; 0.055      ; 0.665      ;
; 0.467  ; data_bus:INST_data_bus|o_REGISTER[5]                                                          ; register32x8:INST_GPR|altsyncram:r_REGISTER_rtl_0|altsyncram_6bn1:auto_generated|ram_block1a0~porta_datain_reg0         ; instruction_decoder:INST_instruction_decoder|o_BUS_select[0] ; i_CORE_CLK  ; 0.000        ; 0.429      ; 1.095      ;
; 0.483  ; Program_counter:INST_Program_counter|r_PROG_COUNT[1]                                          ; PROGRAM_MEMORY:INST_PROGRAM_MEMORY|altsyncram:RAM_rtl_0|altsyncram_sp71:auto_generated|ram_block1a2~porta_address_reg0  ; i_CORE_CLK                                                   ; i_CORE_CLK  ; 0.000        ; 0.341      ; 0.993      ;
; 0.484  ; MEMORY_CONTROL:INST_MEMORY_CONTROL|o_MC_RAM_address[13]                                       ; DATA_RAM:INST_DATA_RAM|MEMORY_rtl_0_bypass[27]                                                                          ; i_CORE_CLK                                                   ; i_CORE_CLK  ; 0.000        ; 0.055      ; 0.683      ;
; 0.492  ; data_bus:INST_data_bus|o_REGISTER[3]                                                          ; register32x8:INST_GPR|altsyncram:r_REGISTER_rtl_0|altsyncram_6bn1:auto_generated|ram_block1a0~porta_datain_reg0         ; instruction_decoder:INST_instruction_decoder|o_BUS_select[0] ; i_CORE_CLK  ; 0.000        ; 0.459      ; 1.150      ;
; 0.493  ; data_bus:INST_data_bus|o_REGISTER[3]                                                          ; register32x8:INST_GPR|altsyncram:r_REGISTER_rtl_1|altsyncram_6bn1:auto_generated|ram_block1a0~porta_datain_reg0         ; instruction_decoder:INST_instruction_decoder|o_BUS_select[0] ; i_CORE_CLK  ; 0.000        ; 0.462      ; 1.154      ;
; 0.495  ; data_bus:INST_data_bus|o_REGISTER[7]                                                          ; register32x8:INST_GPR|altsyncram:r_REGISTER_rtl_0|altsyncram_6bn1:auto_generated|ram_block1a0~porta_datain_reg0         ; instruction_decoder:INST_instruction_decoder|o_BUS_select[0] ; i_CORE_CLK  ; 0.000        ; 0.429      ; 1.123      ;
; 0.497  ; DATA_RAM:INST_DATA_RAM|MEMORY_rtl_0_bypass[39]                                                ; DATA_RAM:INST_DATA_RAM|o_RAM_MC_data[5]                                                                                 ; i_CORE_CLK                                                   ; i_CORE_CLK  ; 0.000        ; 0.055      ; 0.696      ;
; 0.498  ; register32x8:INST_GPR|r_REGISTER_rtl_1_bypass[15]                                             ; register32x8:INST_GPR|o_GPR_ALU_data_B[2]                                                                               ; i_CORE_CLK                                                   ; i_CORE_CLK  ; 0.000        ; 0.055      ; 0.697      ;
+--------+-----------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------+-------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'instruction_decoder:INST_instruction_decoder|o_BUS_select[0]'                                                                                                                                          ;
+-------+--------------------------------------------------------------+--------------------------------------+--------------+--------------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                    ; To Node                              ; Launch Clock ; Latch Clock                                                  ; Relationship ; Clock Skew ; Data Delay ;
+-------+--------------------------------------------------------------+--------------------------------------+--------------+--------------------------------------------------------------+--------------+------------+------------+
; 0.683 ; MEMORY_CONTROL:INST_MEMORY_CONTROL|o_MC_MUX_data[4]          ; data_bus:INST_data_bus|o_REGISTER[4] ; i_CORE_CLK   ; instruction_decoder:INST_instruction_decoder|o_BUS_select[0] ; 0.000        ; 0.015      ; 0.728      ;
; 0.684 ; MEMORY_CONTROL:INST_MEMORY_CONTROL|o_MC_MUX_data[7]          ; data_bus:INST_data_bus|o_REGISTER[7] ; i_CORE_CLK   ; instruction_decoder:INST_instruction_decoder|o_BUS_select[0] ; 0.000        ; 0.014      ; 0.728      ;
; 0.685 ; MEMORY_CONTROL:INST_MEMORY_CONTROL|o_MC_MUX_data[5]          ; data_bus:INST_data_bus|o_REGISTER[5] ; i_CORE_CLK   ; instruction_decoder:INST_instruction_decoder|o_BUS_select[0] ; 0.000        ; 0.014      ; 0.729      ;
; 0.709 ; MEMORY_CONTROL:INST_MEMORY_CONTROL|o_MC_MUX_data[0]          ; data_bus:INST_data_bus|o_REGISTER[0] ; i_CORE_CLK   ; instruction_decoder:INST_instruction_decoder|o_BUS_select[0] ; 0.000        ; -0.013     ; 0.726      ;
; 0.714 ; MEMORY_CONTROL:INST_MEMORY_CONTROL|o_MC_MUX_data[2]          ; data_bus:INST_data_bus|o_REGISTER[2] ; i_CORE_CLK   ; instruction_decoder:INST_instruction_decoder|o_BUS_select[0] ; 0.000        ; -0.012     ; 0.732      ;
; 0.714 ; MEMORY_CONTROL:INST_MEMORY_CONTROL|o_MC_MUX_data[3]          ; data_bus:INST_data_bus|o_REGISTER[3] ; i_CORE_CLK   ; instruction_decoder:INST_instruction_decoder|o_BUS_select[0] ; 0.000        ; -0.014     ; 0.730      ;
; 0.772 ; MEMORY_CONTROL:INST_MEMORY_CONTROL|o_MC_MUX_data[1]          ; data_bus:INST_data_bus|o_REGISTER[1] ; i_CORE_CLK   ; instruction_decoder:INST_instruction_decoder|o_BUS_select[0] ; 0.000        ; 0.044      ; 0.846      ;
; 0.890 ; ALU:INST_ALU|r_ALU_Result[5]                                 ; data_bus:INST_data_bus|o_REGISTER[5] ; i_CORE_CLK   ; instruction_decoder:INST_instruction_decoder|o_BUS_select[0] ; 0.000        ; 0.014      ; 0.934      ;
; 0.930 ; MEMORY_CONTROL:INST_MEMORY_CONTROL|o_MC_MUX_data[6]          ; data_bus:INST_data_bus|o_REGISTER[6] ; i_CORE_CLK   ; instruction_decoder:INST_instruction_decoder|o_BUS_select[0] ; 0.000        ; -0.128     ; 0.832      ;
; 1.042 ; instruction_decoder:INST_instruction_decoder|o_BUS_select[1] ; data_bus:INST_data_bus|o_REGISTER[7] ; i_CORE_CLK   ; instruction_decoder:INST_instruction_decoder|o_BUS_select[0] ; 0.000        ; 0.014      ; 1.086      ;
; 1.046 ; instruction_decoder:INST_instruction_decoder|o_BUS_select[1] ; data_bus:INST_data_bus|o_REGISTER[4] ; i_CORE_CLK   ; instruction_decoder:INST_instruction_decoder|o_BUS_select[0] ; 0.000        ; 0.015      ; 1.091      ;
; 1.046 ; instruction_decoder:INST_instruction_decoder|o_BUS_select[1] ; data_bus:INST_data_bus|o_REGISTER[5] ; i_CORE_CLK   ; instruction_decoder:INST_instruction_decoder|o_BUS_select[0] ; 0.000        ; 0.014      ; 1.090      ;
; 1.074 ; ALU:INST_ALU|r_ALU_Result[4]                                 ; data_bus:INST_data_bus|o_REGISTER[4] ; i_CORE_CLK   ; instruction_decoder:INST_instruction_decoder|o_BUS_select[0] ; 0.000        ; 0.013      ; 1.117      ;
; 1.099 ; ALU:INST_ALU|r_ALU_Result[6]                                 ; data_bus:INST_data_bus|o_REGISTER[6] ; i_CORE_CLK   ; instruction_decoder:INST_instruction_decoder|o_BUS_select[0] ; 0.000        ; -0.128     ; 1.001      ;
; 1.106 ; MEMORY_CONTROL:INST_MEMORY_CONTROL|o_MC_MUX_data[5]          ; data_bus:INST_data_bus|o_MEMORY[5]   ; i_CORE_CLK   ; instruction_decoder:INST_instruction_decoder|o_BUS_select[0] ; -0.500       ; 0.091      ; 0.727      ;
; 1.107 ; MEMORY_CONTROL:INST_MEMORY_CONTROL|o_MC_MUX_data[7]          ; data_bus:INST_data_bus|o_MEMORY[7]   ; i_CORE_CLK   ; instruction_decoder:INST_instruction_decoder|o_BUS_select[0] ; -0.500       ; 0.091      ; 0.728      ;
; 1.110 ; MEMORY_CONTROL:INST_MEMORY_CONTROL|o_MC_MUX_data[4]          ; data_bus:INST_data_bus|o_MEMORY[4]   ; i_CORE_CLK   ; instruction_decoder:INST_instruction_decoder|o_BUS_select[0] ; -0.500       ; 0.089      ; 0.729      ;
; 1.115 ; ALU:INST_ALU|r_ALU_Result[7]                                 ; data_bus:INST_data_bus|o_REGISTER[7] ; i_CORE_CLK   ; instruction_decoder:INST_instruction_decoder|o_BUS_select[0] ; 0.000        ; 0.014      ; 1.159      ;
; 1.134 ; MEMORY_CONTROL:INST_MEMORY_CONTROL|o_MC_MUX_data[3]          ; data_bus:INST_data_bus|o_MEMORY[3]   ; i_CORE_CLK   ; instruction_decoder:INST_instruction_decoder|o_BUS_select[0] ; -0.500       ; 0.063      ; 0.727      ;
; 1.136 ; MEMORY_CONTROL:INST_MEMORY_CONTROL|o_MC_MUX_data[0]          ; data_bus:INST_data_bus|o_MEMORY[0]   ; i_CORE_CLK   ; instruction_decoder:INST_instruction_decoder|o_BUS_select[0] ; -0.500       ; 0.063      ; 0.729      ;
; 1.140 ; MEMORY_CONTROL:INST_MEMORY_CONTROL|o_MC_MUX_data[2]          ; data_bus:INST_data_bus|o_MEMORY[2]   ; i_CORE_CLK   ; instruction_decoder:INST_instruction_decoder|o_BUS_select[0] ; -0.500       ; 0.062      ; 0.732      ;
; 1.142 ; ALU:INST_ALU|r_ALU_Result[3]                                 ; data_bus:INST_data_bus|o_REGISTER[3] ; i_CORE_CLK   ; instruction_decoder:INST_instruction_decoder|o_BUS_select[0] ; 0.000        ; -0.016     ; 1.156      ;
; 1.145 ; MEMORY_CONTROL:INST_MEMORY_CONTROL|o_MC_MUX_data[1]          ; data_bus:INST_data_bus|o_MEMORY[1]   ; i_CORE_CLK   ; instruction_decoder:INST_instruction_decoder|o_BUS_select[0] ; -0.500       ; 0.062      ; 0.737      ;
; 1.188 ; instruction_decoder:INST_instruction_decoder|o_BUS_select[1] ; data_bus:INST_data_bus|o_REGISTER[1] ; i_CORE_CLK   ; instruction_decoder:INST_instruction_decoder|o_BUS_select[0] ; 0.000        ; 0.042      ; 1.260      ;
; 1.279 ; ALU:INST_ALU|r_ALU_Result[2]                                 ; data_bus:INST_data_bus|o_REGISTER[2] ; i_CORE_CLK   ; instruction_decoder:INST_instruction_decoder|o_BUS_select[0] ; 0.000        ; -0.007     ; 1.302      ;
; 1.280 ; ALU:INST_ALU|r_ALU_Result[0]                                 ; data_bus:INST_data_bus|o_REGISTER[0] ; i_CORE_CLK   ; instruction_decoder:INST_instruction_decoder|o_BUS_select[0] ; 0.000        ; -0.008     ; 1.302      ;
; 1.298 ; instruction_decoder:INST_instruction_decoder|o_BUS_select[1] ; data_bus:INST_data_bus|o_REGISTER[6] ; i_CORE_CLK   ; instruction_decoder:INST_instruction_decoder|o_BUS_select[0] ; 0.000        ; -0.128     ; 1.200      ;
; 1.310 ; instruction_decoder:INST_instruction_decoder|o_BUS_select[1] ; data_bus:INST_data_bus|o_REGISTER[0] ; i_CORE_CLK   ; instruction_decoder:INST_instruction_decoder|o_BUS_select[0] ; 0.000        ; -0.015     ; 1.325      ;
; 1.311 ; instruction_decoder:INST_instruction_decoder|o_BUS_select[1] ; data_bus:INST_data_bus|o_REGISTER[2] ; i_CORE_CLK   ; instruction_decoder:INST_instruction_decoder|o_BUS_select[0] ; 0.000        ; -0.014     ; 1.327      ;
; 1.312 ; instruction_decoder:INST_instruction_decoder|o_BUS_select[1] ; data_bus:INST_data_bus|o_REGISTER[3] ; i_CORE_CLK   ; instruction_decoder:INST_instruction_decoder|o_BUS_select[0] ; 0.000        ; -0.016     ; 1.326      ;
; 1.314 ; ALU:INST_ALU|r_ALU_Result[5]                                 ; data_bus:INST_data_bus|o_MEMORY[5]   ; i_CORE_CLK   ; instruction_decoder:INST_instruction_decoder|o_BUS_select[0] ; -0.500       ; 0.091      ; 0.935      ;
; 1.356 ; ALU:INST_ALU|r_ALU_Result[1]                                 ; data_bus:INST_data_bus|o_REGISTER[1] ; i_CORE_CLK   ; instruction_decoder:INST_instruction_decoder|o_BUS_select[0] ; 0.000        ; 0.049      ; 1.435      ;
; 1.395 ; MEMORY_CONTROL:INST_MEMORY_CONTROL|o_MC_MUX_data[6]          ; data_bus:INST_data_bus|o_MEMORY[6]   ; i_CORE_CLK   ; instruction_decoder:INST_instruction_decoder|o_BUS_select[0] ; -0.500       ; -0.092     ; 0.833      ;
; 1.466 ; instruction_decoder:INST_instruction_decoder|o_BUS_select[1] ; data_bus:INST_data_bus|o_MEMORY[7]   ; i_CORE_CLK   ; instruction_decoder:INST_instruction_decoder|o_BUS_select[0] ; -0.500       ; 0.091      ; 1.087      ;
; 1.467 ; instruction_decoder:INST_instruction_decoder|o_BUS_select[1] ; data_bus:INST_data_bus|o_MEMORY[5]   ; i_CORE_CLK   ; instruction_decoder:INST_instruction_decoder|o_BUS_select[0] ; -0.500       ; 0.091      ; 1.088      ;
; 1.473 ; instruction_decoder:INST_instruction_decoder|o_BUS_select[1] ; data_bus:INST_data_bus|o_MEMORY[4]   ; i_CORE_CLK   ; instruction_decoder:INST_instruction_decoder|o_BUS_select[0] ; -0.500       ; 0.089      ; 1.092      ;
; 1.501 ; ALU:INST_ALU|r_ALU_Result[4]                                 ; data_bus:INST_data_bus|o_MEMORY[4]   ; i_CORE_CLK   ; instruction_decoder:INST_instruction_decoder|o_BUS_select[0] ; -0.500       ; 0.087      ; 1.118      ;
; 1.539 ; ALU:INST_ALU|r_ALU_Result[7]                                 ; data_bus:INST_data_bus|o_MEMORY[7]   ; i_CORE_CLK   ; instruction_decoder:INST_instruction_decoder|o_BUS_select[0] ; -0.500       ; 0.091      ; 1.160      ;
; 1.561 ; instruction_decoder:INST_instruction_decoder|o_BUS_select[1] ; data_bus:INST_data_bus|o_MEMORY[1]   ; i_CORE_CLK   ; instruction_decoder:INST_instruction_decoder|o_BUS_select[0] ; -0.500       ; 0.060      ; 1.151      ;
; 1.563 ; ALU:INST_ALU|r_ALU_Result[3]                                 ; data_bus:INST_data_bus|o_MEMORY[3]   ; i_CORE_CLK   ; instruction_decoder:INST_instruction_decoder|o_BUS_select[0] ; -0.500       ; 0.061      ; 1.154      ;
; 1.564 ; ALU:INST_ALU|r_ALU_Result[6]                                 ; data_bus:INST_data_bus|o_MEMORY[6]   ; i_CORE_CLK   ; instruction_decoder:INST_instruction_decoder|o_BUS_select[0] ; -0.500       ; -0.092     ; 1.002      ;
; 1.705 ; ALU:INST_ALU|r_ALU_Result[0]                                 ; data_bus:INST_data_bus|o_MEMORY[0]   ; i_CORE_CLK   ; instruction_decoder:INST_instruction_decoder|o_BUS_select[0] ; -0.500       ; 0.068      ; 1.303      ;
; 1.705 ; ALU:INST_ALU|r_ALU_Result[2]                                 ; data_bus:INST_data_bus|o_MEMORY[2]   ; i_CORE_CLK   ; instruction_decoder:INST_instruction_decoder|o_BUS_select[0] ; -0.500       ; 0.067      ; 1.302      ;
; 1.715 ; ALU:INST_ALU|r_ALU_Result[1]                                 ; data_bus:INST_data_bus|o_MEMORY[1]   ; i_CORE_CLK   ; instruction_decoder:INST_instruction_decoder|o_BUS_select[0] ; -0.500       ; 0.067      ; 1.312      ;
; 1.732 ; instruction_decoder:INST_instruction_decoder|o_BUS_select[1] ; data_bus:INST_data_bus|o_MEMORY[3]   ; i_CORE_CLK   ; instruction_decoder:INST_instruction_decoder|o_BUS_select[0] ; -0.500       ; 0.061      ; 1.323      ;
; 1.737 ; instruction_decoder:INST_instruction_decoder|o_BUS_select[1] ; data_bus:INST_data_bus|o_MEMORY[0]   ; i_CORE_CLK   ; instruction_decoder:INST_instruction_decoder|o_BUS_select[0] ; -0.500       ; 0.061      ; 1.328      ;
; 1.737 ; instruction_decoder:INST_instruction_decoder|o_BUS_select[1] ; data_bus:INST_data_bus|o_MEMORY[2]   ; i_CORE_CLK   ; instruction_decoder:INST_instruction_decoder|o_BUS_select[0] ; -0.500       ; 0.060      ; 1.327      ;
; 1.763 ; instruction_decoder:INST_instruction_decoder|o_BUS_select[1] ; data_bus:INST_data_bus|o_MEMORY[6]   ; i_CORE_CLK   ; instruction_decoder:INST_instruction_decoder|o_BUS_select[0] ; -0.500       ; -0.092     ; 1.201      ;
+-------+--------------------------------------------------------------+--------------------------------------+--------------+--------------------------------------------------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Minimum Pulse Width: 'i_CORE_CLK'                                                                                                                                                  ;
+--------+--------------+----------------+------------+------------+------------+-------------------------------------------------------------------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type       ; Clock      ; Clock Edge ; Target                                                                                                                  ;
+--------+--------------+----------------+------------+------------+------------+-------------------------------------------------------------------------------------------------------------------------+
; -3.000 ; 1.000        ; 4.000          ; Port Rate  ; i_CORE_CLK ; Rise       ; i_CORE_CLK                                                                                                              ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; i_CORE_CLK ; Rise       ; DATA_RAM:INST_DATA_RAM|altsyncram:MEMORY_rtl_0|altsyncram_lgn1:auto_generated|ram_block1a0~porta_address_reg0           ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; i_CORE_CLK ; Rise       ; DATA_RAM:INST_DATA_RAM|altsyncram:MEMORY_rtl_0|altsyncram_lgn1:auto_generated|ram_block1a0~porta_datain_reg0            ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; i_CORE_CLK ; Rise       ; DATA_RAM:INST_DATA_RAM|altsyncram:MEMORY_rtl_0|altsyncram_lgn1:auto_generated|ram_block1a0~porta_we_reg                 ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; i_CORE_CLK ; Rise       ; DATA_RAM:INST_DATA_RAM|altsyncram:MEMORY_rtl_0|altsyncram_lgn1:auto_generated|ram_block1a0~portb_address_reg0           ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; i_CORE_CLK ; Rise       ; DATA_RAM:INST_DATA_RAM|altsyncram:MEMORY_rtl_0|altsyncram_lgn1:auto_generated|ram_block1a10~porta_address_reg0          ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; i_CORE_CLK ; Rise       ; DATA_RAM:INST_DATA_RAM|altsyncram:MEMORY_rtl_0|altsyncram_lgn1:auto_generated|ram_block1a10~porta_datain_reg0           ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; i_CORE_CLK ; Rise       ; DATA_RAM:INST_DATA_RAM|altsyncram:MEMORY_rtl_0|altsyncram_lgn1:auto_generated|ram_block1a10~porta_we_reg                ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; i_CORE_CLK ; Rise       ; DATA_RAM:INST_DATA_RAM|altsyncram:MEMORY_rtl_0|altsyncram_lgn1:auto_generated|ram_block1a10~portb_address_reg0          ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; i_CORE_CLK ; Rise       ; DATA_RAM:INST_DATA_RAM|altsyncram:MEMORY_rtl_0|altsyncram_lgn1:auto_generated|ram_block1a11~porta_address_reg0          ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; i_CORE_CLK ; Rise       ; DATA_RAM:INST_DATA_RAM|altsyncram:MEMORY_rtl_0|altsyncram_lgn1:auto_generated|ram_block1a11~porta_datain_reg0           ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; i_CORE_CLK ; Rise       ; DATA_RAM:INST_DATA_RAM|altsyncram:MEMORY_rtl_0|altsyncram_lgn1:auto_generated|ram_block1a11~porta_we_reg                ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; i_CORE_CLK ; Rise       ; DATA_RAM:INST_DATA_RAM|altsyncram:MEMORY_rtl_0|altsyncram_lgn1:auto_generated|ram_block1a11~portb_address_reg0          ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; i_CORE_CLK ; Rise       ; DATA_RAM:INST_DATA_RAM|altsyncram:MEMORY_rtl_0|altsyncram_lgn1:auto_generated|ram_block1a12~porta_address_reg0          ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; i_CORE_CLK ; Rise       ; DATA_RAM:INST_DATA_RAM|altsyncram:MEMORY_rtl_0|altsyncram_lgn1:auto_generated|ram_block1a12~porta_datain_reg0           ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; i_CORE_CLK ; Rise       ; DATA_RAM:INST_DATA_RAM|altsyncram:MEMORY_rtl_0|altsyncram_lgn1:auto_generated|ram_block1a12~porta_we_reg                ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; i_CORE_CLK ; Rise       ; DATA_RAM:INST_DATA_RAM|altsyncram:MEMORY_rtl_0|altsyncram_lgn1:auto_generated|ram_block1a12~portb_address_reg0          ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; i_CORE_CLK ; Rise       ; DATA_RAM:INST_DATA_RAM|altsyncram:MEMORY_rtl_0|altsyncram_lgn1:auto_generated|ram_block1a13~porta_address_reg0          ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; i_CORE_CLK ; Rise       ; DATA_RAM:INST_DATA_RAM|altsyncram:MEMORY_rtl_0|altsyncram_lgn1:auto_generated|ram_block1a13~porta_datain_reg0           ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; i_CORE_CLK ; Rise       ; DATA_RAM:INST_DATA_RAM|altsyncram:MEMORY_rtl_0|altsyncram_lgn1:auto_generated|ram_block1a13~porta_we_reg                ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; i_CORE_CLK ; Rise       ; DATA_RAM:INST_DATA_RAM|altsyncram:MEMORY_rtl_0|altsyncram_lgn1:auto_generated|ram_block1a13~portb_address_reg0          ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; i_CORE_CLK ; Rise       ; DATA_RAM:INST_DATA_RAM|altsyncram:MEMORY_rtl_0|altsyncram_lgn1:auto_generated|ram_block1a14~porta_address_reg0          ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; i_CORE_CLK ; Rise       ; DATA_RAM:INST_DATA_RAM|altsyncram:MEMORY_rtl_0|altsyncram_lgn1:auto_generated|ram_block1a14~porta_datain_reg0           ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; i_CORE_CLK ; Rise       ; DATA_RAM:INST_DATA_RAM|altsyncram:MEMORY_rtl_0|altsyncram_lgn1:auto_generated|ram_block1a14~porta_we_reg                ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; i_CORE_CLK ; Rise       ; DATA_RAM:INST_DATA_RAM|altsyncram:MEMORY_rtl_0|altsyncram_lgn1:auto_generated|ram_block1a14~portb_address_reg0          ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; i_CORE_CLK ; Rise       ; DATA_RAM:INST_DATA_RAM|altsyncram:MEMORY_rtl_0|altsyncram_lgn1:auto_generated|ram_block1a15~porta_address_reg0          ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; i_CORE_CLK ; Rise       ; DATA_RAM:INST_DATA_RAM|altsyncram:MEMORY_rtl_0|altsyncram_lgn1:auto_generated|ram_block1a15~porta_datain_reg0           ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; i_CORE_CLK ; Rise       ; DATA_RAM:INST_DATA_RAM|altsyncram:MEMORY_rtl_0|altsyncram_lgn1:auto_generated|ram_block1a15~porta_we_reg                ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; i_CORE_CLK ; Rise       ; DATA_RAM:INST_DATA_RAM|altsyncram:MEMORY_rtl_0|altsyncram_lgn1:auto_generated|ram_block1a15~portb_address_reg0          ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; i_CORE_CLK ; Rise       ; DATA_RAM:INST_DATA_RAM|altsyncram:MEMORY_rtl_0|altsyncram_lgn1:auto_generated|ram_block1a1~porta_address_reg0           ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; i_CORE_CLK ; Rise       ; DATA_RAM:INST_DATA_RAM|altsyncram:MEMORY_rtl_0|altsyncram_lgn1:auto_generated|ram_block1a1~porta_datain_reg0            ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; i_CORE_CLK ; Rise       ; DATA_RAM:INST_DATA_RAM|altsyncram:MEMORY_rtl_0|altsyncram_lgn1:auto_generated|ram_block1a1~porta_we_reg                 ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; i_CORE_CLK ; Rise       ; DATA_RAM:INST_DATA_RAM|altsyncram:MEMORY_rtl_0|altsyncram_lgn1:auto_generated|ram_block1a1~portb_address_reg0           ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; i_CORE_CLK ; Rise       ; DATA_RAM:INST_DATA_RAM|altsyncram:MEMORY_rtl_0|altsyncram_lgn1:auto_generated|ram_block1a2~porta_address_reg0           ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; i_CORE_CLK ; Rise       ; DATA_RAM:INST_DATA_RAM|altsyncram:MEMORY_rtl_0|altsyncram_lgn1:auto_generated|ram_block1a2~porta_datain_reg0            ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; i_CORE_CLK ; Rise       ; DATA_RAM:INST_DATA_RAM|altsyncram:MEMORY_rtl_0|altsyncram_lgn1:auto_generated|ram_block1a2~porta_we_reg                 ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; i_CORE_CLK ; Rise       ; DATA_RAM:INST_DATA_RAM|altsyncram:MEMORY_rtl_0|altsyncram_lgn1:auto_generated|ram_block1a2~portb_address_reg0           ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; i_CORE_CLK ; Rise       ; DATA_RAM:INST_DATA_RAM|altsyncram:MEMORY_rtl_0|altsyncram_lgn1:auto_generated|ram_block1a3~porta_address_reg0           ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; i_CORE_CLK ; Rise       ; DATA_RAM:INST_DATA_RAM|altsyncram:MEMORY_rtl_0|altsyncram_lgn1:auto_generated|ram_block1a3~porta_datain_reg0            ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; i_CORE_CLK ; Rise       ; DATA_RAM:INST_DATA_RAM|altsyncram:MEMORY_rtl_0|altsyncram_lgn1:auto_generated|ram_block1a3~porta_we_reg                 ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; i_CORE_CLK ; Rise       ; DATA_RAM:INST_DATA_RAM|altsyncram:MEMORY_rtl_0|altsyncram_lgn1:auto_generated|ram_block1a3~portb_address_reg0           ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; i_CORE_CLK ; Rise       ; DATA_RAM:INST_DATA_RAM|altsyncram:MEMORY_rtl_0|altsyncram_lgn1:auto_generated|ram_block1a4~porta_address_reg0           ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; i_CORE_CLK ; Rise       ; DATA_RAM:INST_DATA_RAM|altsyncram:MEMORY_rtl_0|altsyncram_lgn1:auto_generated|ram_block1a4~porta_datain_reg0            ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; i_CORE_CLK ; Rise       ; DATA_RAM:INST_DATA_RAM|altsyncram:MEMORY_rtl_0|altsyncram_lgn1:auto_generated|ram_block1a4~porta_we_reg                 ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; i_CORE_CLK ; Rise       ; DATA_RAM:INST_DATA_RAM|altsyncram:MEMORY_rtl_0|altsyncram_lgn1:auto_generated|ram_block1a4~portb_address_reg0           ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; i_CORE_CLK ; Rise       ; DATA_RAM:INST_DATA_RAM|altsyncram:MEMORY_rtl_0|altsyncram_lgn1:auto_generated|ram_block1a5~porta_address_reg0           ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; i_CORE_CLK ; Rise       ; DATA_RAM:INST_DATA_RAM|altsyncram:MEMORY_rtl_0|altsyncram_lgn1:auto_generated|ram_block1a5~porta_datain_reg0            ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; i_CORE_CLK ; Rise       ; DATA_RAM:INST_DATA_RAM|altsyncram:MEMORY_rtl_0|altsyncram_lgn1:auto_generated|ram_block1a5~porta_we_reg                 ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; i_CORE_CLK ; Rise       ; DATA_RAM:INST_DATA_RAM|altsyncram:MEMORY_rtl_0|altsyncram_lgn1:auto_generated|ram_block1a5~portb_address_reg0           ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; i_CORE_CLK ; Rise       ; DATA_RAM:INST_DATA_RAM|altsyncram:MEMORY_rtl_0|altsyncram_lgn1:auto_generated|ram_block1a6~porta_address_reg0           ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; i_CORE_CLK ; Rise       ; DATA_RAM:INST_DATA_RAM|altsyncram:MEMORY_rtl_0|altsyncram_lgn1:auto_generated|ram_block1a6~porta_datain_reg0            ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; i_CORE_CLK ; Rise       ; DATA_RAM:INST_DATA_RAM|altsyncram:MEMORY_rtl_0|altsyncram_lgn1:auto_generated|ram_block1a6~porta_we_reg                 ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; i_CORE_CLK ; Rise       ; DATA_RAM:INST_DATA_RAM|altsyncram:MEMORY_rtl_0|altsyncram_lgn1:auto_generated|ram_block1a6~portb_address_reg0           ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; i_CORE_CLK ; Rise       ; DATA_RAM:INST_DATA_RAM|altsyncram:MEMORY_rtl_0|altsyncram_lgn1:auto_generated|ram_block1a7~porta_address_reg0           ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; i_CORE_CLK ; Rise       ; DATA_RAM:INST_DATA_RAM|altsyncram:MEMORY_rtl_0|altsyncram_lgn1:auto_generated|ram_block1a7~porta_datain_reg0            ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; i_CORE_CLK ; Rise       ; DATA_RAM:INST_DATA_RAM|altsyncram:MEMORY_rtl_0|altsyncram_lgn1:auto_generated|ram_block1a7~porta_we_reg                 ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; i_CORE_CLK ; Rise       ; DATA_RAM:INST_DATA_RAM|altsyncram:MEMORY_rtl_0|altsyncram_lgn1:auto_generated|ram_block1a7~portb_address_reg0           ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; i_CORE_CLK ; Rise       ; DATA_RAM:INST_DATA_RAM|altsyncram:MEMORY_rtl_0|altsyncram_lgn1:auto_generated|ram_block1a8~porta_address_reg0           ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; i_CORE_CLK ; Rise       ; DATA_RAM:INST_DATA_RAM|altsyncram:MEMORY_rtl_0|altsyncram_lgn1:auto_generated|ram_block1a8~porta_datain_reg0            ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; i_CORE_CLK ; Rise       ; DATA_RAM:INST_DATA_RAM|altsyncram:MEMORY_rtl_0|altsyncram_lgn1:auto_generated|ram_block1a8~porta_we_reg                 ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; i_CORE_CLK ; Rise       ; DATA_RAM:INST_DATA_RAM|altsyncram:MEMORY_rtl_0|altsyncram_lgn1:auto_generated|ram_block1a8~portb_address_reg0           ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; i_CORE_CLK ; Rise       ; DATA_RAM:INST_DATA_RAM|altsyncram:MEMORY_rtl_0|altsyncram_lgn1:auto_generated|ram_block1a9~porta_address_reg0           ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; i_CORE_CLK ; Rise       ; DATA_RAM:INST_DATA_RAM|altsyncram:MEMORY_rtl_0|altsyncram_lgn1:auto_generated|ram_block1a9~porta_datain_reg0            ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; i_CORE_CLK ; Rise       ; DATA_RAM:INST_DATA_RAM|altsyncram:MEMORY_rtl_0|altsyncram_lgn1:auto_generated|ram_block1a9~porta_we_reg                 ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; i_CORE_CLK ; Rise       ; DATA_RAM:INST_DATA_RAM|altsyncram:MEMORY_rtl_0|altsyncram_lgn1:auto_generated|ram_block1a9~portb_address_reg0           ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; i_CORE_CLK ; Rise       ; InstrucReg:INST_InstrucReg|r_register[0]                                                                                ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; i_CORE_CLK ; Rise       ; InstrucReg:INST_InstrucReg|r_register[10]                                                                               ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; i_CORE_CLK ; Rise       ; InstrucReg:INST_InstrucReg|r_register[11]                                                                               ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; i_CORE_CLK ; Rise       ; InstrucReg:INST_InstrucReg|r_register[12]                                                                               ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; i_CORE_CLK ; Rise       ; InstrucReg:INST_InstrucReg|r_register[13]                                                                               ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; i_CORE_CLK ; Rise       ; InstrucReg:INST_InstrucReg|r_register[14]                                                                               ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; i_CORE_CLK ; Rise       ; InstrucReg:INST_InstrucReg|r_register[15]                                                                               ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; i_CORE_CLK ; Rise       ; InstrucReg:INST_InstrucReg|r_register[16]                                                                               ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; i_CORE_CLK ; Rise       ; InstrucReg:INST_InstrucReg|r_register[17]                                                                               ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; i_CORE_CLK ; Rise       ; InstrucReg:INST_InstrucReg|r_register[18]                                                                               ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; i_CORE_CLK ; Rise       ; InstrucReg:INST_InstrucReg|r_register[19]                                                                               ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; i_CORE_CLK ; Rise       ; InstrucReg:INST_InstrucReg|r_register[1]                                                                                ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; i_CORE_CLK ; Rise       ; InstrucReg:INST_InstrucReg|r_register[20]                                                                               ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; i_CORE_CLK ; Rise       ; InstrucReg:INST_InstrucReg|r_register[21]                                                                               ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; i_CORE_CLK ; Rise       ; InstrucReg:INST_InstrucReg|r_register[22]                                                                               ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; i_CORE_CLK ; Rise       ; InstrucReg:INST_InstrucReg|r_register[23]                                                                               ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; i_CORE_CLK ; Rise       ; InstrucReg:INST_InstrucReg|r_register[24]                                                                               ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; i_CORE_CLK ; Rise       ; InstrucReg:INST_InstrucReg|r_register[25]                                                                               ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; i_CORE_CLK ; Rise       ; InstrucReg:INST_InstrucReg|r_register[26]                                                                               ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; i_CORE_CLK ; Rise       ; InstrucReg:INST_InstrucReg|r_register[27]                                                                               ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; i_CORE_CLK ; Rise       ; InstrucReg:INST_InstrucReg|r_register[28]                                                                               ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; i_CORE_CLK ; Rise       ; InstrucReg:INST_InstrucReg|r_register[29]                                                                               ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; i_CORE_CLK ; Rise       ; InstrucReg:INST_InstrucReg|r_register[2]                                                                                ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; i_CORE_CLK ; Rise       ; InstrucReg:INST_InstrucReg|r_register[30]                                                                               ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; i_CORE_CLK ; Rise       ; InstrucReg:INST_InstrucReg|r_register[31]                                                                               ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; i_CORE_CLK ; Rise       ; InstrucReg:INST_InstrucReg|r_register[3]                                                                                ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; i_CORE_CLK ; Rise       ; InstrucReg:INST_InstrucReg|r_register[4]                                                                                ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; i_CORE_CLK ; Rise       ; InstrucReg:INST_InstrucReg|r_register[5]                                                                                ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; i_CORE_CLK ; Rise       ; InstrucReg:INST_InstrucReg|r_register[6]                                                                                ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; i_CORE_CLK ; Rise       ; InstrucReg:INST_InstrucReg|r_register[7]                                                                                ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; i_CORE_CLK ; Rise       ; InstrucReg:INST_InstrucReg|r_register[8]                                                                                ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; i_CORE_CLK ; Rise       ; InstrucReg:INST_InstrucReg|r_register[9]                                                                                ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; i_CORE_CLK ; Rise       ; PROGRAM_MEMORY:INST_PROGRAM_MEMORY|altsyncram:RAM_rtl_0|altsyncram_sp71:auto_generated|ram_block1a0~porta_address_reg0  ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; i_CORE_CLK ; Rise       ; PROGRAM_MEMORY:INST_PROGRAM_MEMORY|altsyncram:RAM_rtl_0|altsyncram_sp71:auto_generated|ram_block1a13~porta_address_reg0 ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; i_CORE_CLK ; Rise       ; PROGRAM_MEMORY:INST_PROGRAM_MEMORY|altsyncram:RAM_rtl_0|altsyncram_sp71:auto_generated|ram_block1a1~porta_address_reg0  ;
+--------+--------------+----------------+------------+------------+------------+-------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Minimum Pulse Width: 'instruction_decoder:INST_instruction_decoder|o_BUS_select[0]'                                                                                         ;
+-------+--------------+----------------+------------------+--------------------------------------------------------------+------------+-----------------------------------------------------------+
; Slack ; Actual Width ; Required Width ; Type             ; Clock                                                        ; Clock Edge ; Target                                                    ;
+-------+--------------+----------------+------------------+--------------------------------------------------------------+------------+-----------------------------------------------------------+
; 0.435 ; 0.435        ; 0.000          ; Low Pulse Width  ; instruction_decoder:INST_instruction_decoder|o_BUS_select[0] ; Rise       ; INST_data_bus|o_MEMORY[4]|datac                           ;
; 0.435 ; 0.435        ; 0.000          ; Low Pulse Width  ; instruction_decoder:INST_instruction_decoder|o_BUS_select[0] ; Rise       ; INST_data_bus|o_MEMORY[5]|datac                           ;
; 0.435 ; 0.435        ; 0.000          ; Low Pulse Width  ; instruction_decoder:INST_instruction_decoder|o_BUS_select[0] ; Rise       ; INST_data_bus|o_MEMORY[7]|datac                           ;
; 0.435 ; 0.435        ; 0.000          ; Low Pulse Width  ; instruction_decoder:INST_instruction_decoder|o_BUS_select[0] ; Rise       ; INST_data_bus|o_REGISTER[4]|datac                         ;
; 0.435 ; 0.435        ; 0.000          ; Low Pulse Width  ; instruction_decoder:INST_instruction_decoder|o_BUS_select[0] ; Rise       ; INST_data_bus|o_REGISTER[5]|datac                         ;
; 0.435 ; 0.435        ; 0.000          ; Low Pulse Width  ; instruction_decoder:INST_instruction_decoder|o_BUS_select[0] ; Rise       ; INST_data_bus|o_REGISTER[7]|datac                         ;
; 0.437 ; 0.437        ; 0.000          ; Low Pulse Width  ; instruction_decoder:INST_instruction_decoder|o_BUS_select[0] ; Rise       ; INST_data_bus|o_MEMORY[0]|datac                           ;
; 0.437 ; 0.437        ; 0.000          ; Low Pulse Width  ; instruction_decoder:INST_instruction_decoder|o_BUS_select[0] ; Rise       ; INST_data_bus|o_MEMORY[1]|datac                           ;
; 0.437 ; 0.437        ; 0.000          ; Low Pulse Width  ; instruction_decoder:INST_instruction_decoder|o_BUS_select[0] ; Rise       ; INST_data_bus|o_MEMORY[2]|datac                           ;
; 0.437 ; 0.437        ; 0.000          ; Low Pulse Width  ; instruction_decoder:INST_instruction_decoder|o_BUS_select[0] ; Rise       ; INST_data_bus|o_MEMORY[3]|datac                           ;
; 0.437 ; 0.437        ; 0.000          ; Low Pulse Width  ; instruction_decoder:INST_instruction_decoder|o_BUS_select[0] ; Rise       ; INST_data_bus|o_REGISTER[0]|datac                         ;
; 0.437 ; 0.437        ; 0.000          ; Low Pulse Width  ; instruction_decoder:INST_instruction_decoder|o_BUS_select[0] ; Rise       ; INST_data_bus|o_REGISTER[2]|datac                         ;
; 0.437 ; 0.437        ; 0.000          ; Low Pulse Width  ; instruction_decoder:INST_instruction_decoder|o_BUS_select[0] ; Rise       ; INST_data_bus|o_REGISTER[3]|datac                         ;
; 0.437 ; 0.437        ; 0.000          ; High Pulse Width ; instruction_decoder:INST_instruction_decoder|o_BUS_select[0] ; Fall       ; data_bus:INST_data_bus|o_MEMORY[4]                        ;
; 0.437 ; 0.437        ; 0.000          ; High Pulse Width ; instruction_decoder:INST_instruction_decoder|o_BUS_select[0] ; Fall       ; data_bus:INST_data_bus|o_MEMORY[5]                        ;
; 0.437 ; 0.437        ; 0.000          ; High Pulse Width ; instruction_decoder:INST_instruction_decoder|o_BUS_select[0] ; Fall       ; data_bus:INST_data_bus|o_MEMORY[7]                        ;
; 0.439 ; 0.439        ; 0.000          ; High Pulse Width ; instruction_decoder:INST_instruction_decoder|o_BUS_select[0] ; Fall       ; data_bus:INST_data_bus|o_MEMORY[0]                        ;
; 0.439 ; 0.439        ; 0.000          ; High Pulse Width ; instruction_decoder:INST_instruction_decoder|o_BUS_select[0] ; Fall       ; data_bus:INST_data_bus|o_MEMORY[1]                        ;
; 0.439 ; 0.439        ; 0.000          ; High Pulse Width ; instruction_decoder:INST_instruction_decoder|o_BUS_select[0] ; Fall       ; data_bus:INST_data_bus|o_MEMORY[2]                        ;
; 0.439 ; 0.439        ; 0.000          ; High Pulse Width ; instruction_decoder:INST_instruction_decoder|o_BUS_select[0] ; Fall       ; data_bus:INST_data_bus|o_MEMORY[3]                        ;
; 0.440 ; 0.440        ; 0.000          ; Low Pulse Width  ; instruction_decoder:INST_instruction_decoder|o_BUS_select[0] ; Rise       ; data_bus:INST_data_bus|o_REGISTER[4]                      ;
; 0.440 ; 0.440        ; 0.000          ; Low Pulse Width  ; instruction_decoder:INST_instruction_decoder|o_BUS_select[0] ; Rise       ; data_bus:INST_data_bus|o_REGISTER[5]                      ;
; 0.440 ; 0.440        ; 0.000          ; Low Pulse Width  ; instruction_decoder:INST_instruction_decoder|o_BUS_select[0] ; Rise       ; data_bus:INST_data_bus|o_REGISTER[7]                      ;
; 0.441 ; 0.441        ; 0.000          ; Low Pulse Width  ; instruction_decoder:INST_instruction_decoder|o_BUS_select[0] ; Rise       ; data_bus:INST_data_bus|o_REGISTER[3]                      ;
; 0.442 ; 0.442        ; 0.000          ; Low Pulse Width  ; instruction_decoder:INST_instruction_decoder|o_BUS_select[0] ; Rise       ; data_bus:INST_data_bus|o_REGISTER[0]                      ;
; 0.442 ; 0.442        ; 0.000          ; Low Pulse Width  ; instruction_decoder:INST_instruction_decoder|o_BUS_select[0] ; Rise       ; data_bus:INST_data_bus|o_REGISTER[2]                      ;
; 0.443 ; 0.443        ; 0.000          ; Low Pulse Width  ; instruction_decoder:INST_instruction_decoder|o_BUS_select[0] ; Rise       ; INST_data_bus|o_REGISTER[1]|dataa                         ;
; 0.444 ; 0.444        ; 0.000          ; Low Pulse Width  ; instruction_decoder:INST_instruction_decoder|o_BUS_select[0] ; Rise       ; data_bus:INST_data_bus|o_REGISTER[6]                      ;
; 0.447 ; 0.447        ; 0.000          ; Low Pulse Width  ; instruction_decoder:INST_instruction_decoder|o_BUS_select[0] ; Rise       ; data_bus:INST_data_bus|o_REGISTER[1]                      ;
; 0.453 ; 0.453        ; 0.000          ; Low Pulse Width  ; instruction_decoder:INST_instruction_decoder|o_BUS_select[0] ; Rise       ; INST_data_bus|o_MEMORY[6]|datad                           ;
; 0.454 ; 0.454        ; 0.000          ; Low Pulse Width  ; instruction_decoder:INST_instruction_decoder|o_BUS_select[0] ; Rise       ; INST_data_bus|o_REGISTER[6]|datad                         ;
; 0.463 ; 0.463        ; 0.000          ; Low Pulse Width  ; instruction_decoder:INST_instruction_decoder|o_BUS_select[0] ; Rise       ; INST_instruction_decoder|o_BUS_select[0]~clkctrl|inclk[0] ;
; 0.463 ; 0.463        ; 0.000          ; Low Pulse Width  ; instruction_decoder:INST_instruction_decoder|o_BUS_select[0] ; Rise       ; INST_instruction_decoder|o_BUS_select[0]~clkctrl|outclk   ;
; 0.477 ; 0.477        ; 0.000          ; High Pulse Width ; instruction_decoder:INST_instruction_decoder|o_BUS_select[0] ; Fall       ; data_bus:INST_data_bus|o_MEMORY[6]                        ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; instruction_decoder:INST_instruction_decoder|o_BUS_select[0] ; Rise       ; INST_instruction_decoder|o_BUS_select[0]|q                ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; instruction_decoder:INST_instruction_decoder|o_BUS_select[0] ; Rise       ; INST_instruction_decoder|o_BUS_select[0]|q                ;
; 0.523 ; 0.523        ; 0.000          ; Low Pulse Width  ; instruction_decoder:INST_instruction_decoder|o_BUS_select[0] ; Fall       ; data_bus:INST_data_bus|o_MEMORY[6]                        ;
; 0.536 ; 0.536        ; 0.000          ; High Pulse Width ; instruction_decoder:INST_instruction_decoder|o_BUS_select[0] ; Rise       ; INST_instruction_decoder|o_BUS_select[0]~clkctrl|inclk[0] ;
; 0.536 ; 0.536        ; 0.000          ; High Pulse Width ; instruction_decoder:INST_instruction_decoder|o_BUS_select[0] ; Rise       ; INST_instruction_decoder|o_BUS_select[0]~clkctrl|outclk   ;
; 0.545 ; 0.545        ; 0.000          ; High Pulse Width ; instruction_decoder:INST_instruction_decoder|o_BUS_select[0] ; Rise       ; INST_data_bus|o_MEMORY[6]|datad                           ;
; 0.545 ; 0.545        ; 0.000          ; High Pulse Width ; instruction_decoder:INST_instruction_decoder|o_BUS_select[0] ; Rise       ; INST_data_bus|o_REGISTER[6]|datad                         ;
; 0.551 ; 0.551        ; 0.000          ; High Pulse Width ; instruction_decoder:INST_instruction_decoder|o_BUS_select[0] ; Rise       ; data_bus:INST_data_bus|o_REGISTER[1]                      ;
; 0.555 ; 0.555        ; 0.000          ; High Pulse Width ; instruction_decoder:INST_instruction_decoder|o_BUS_select[0] ; Rise       ; data_bus:INST_data_bus|o_REGISTER[6]                      ;
; 0.556 ; 0.556        ; 0.000          ; High Pulse Width ; instruction_decoder:INST_instruction_decoder|o_BUS_select[0] ; Rise       ; INST_data_bus|o_REGISTER[1]|dataa                         ;
; 0.558 ; 0.558        ; 0.000          ; High Pulse Width ; instruction_decoder:INST_instruction_decoder|o_BUS_select[0] ; Rise       ; data_bus:INST_data_bus|o_REGISTER[0]                      ;
; 0.558 ; 0.558        ; 0.000          ; High Pulse Width ; instruction_decoder:INST_instruction_decoder|o_BUS_select[0] ; Rise       ; data_bus:INST_data_bus|o_REGISTER[2]                      ;
; 0.558 ; 0.558        ; 0.000          ; High Pulse Width ; instruction_decoder:INST_instruction_decoder|o_BUS_select[0] ; Rise       ; data_bus:INST_data_bus|o_REGISTER[3]                      ;
; 0.559 ; 0.559        ; 0.000          ; Low Pulse Width  ; instruction_decoder:INST_instruction_decoder|o_BUS_select[0] ; Fall       ; data_bus:INST_data_bus|o_MEMORY[0]                        ;
; 0.559 ; 0.559        ; 0.000          ; Low Pulse Width  ; instruction_decoder:INST_instruction_decoder|o_BUS_select[0] ; Fall       ; data_bus:INST_data_bus|o_MEMORY[3]                        ;
; 0.560 ; 0.560        ; 0.000          ; Low Pulse Width  ; instruction_decoder:INST_instruction_decoder|o_BUS_select[0] ; Fall       ; data_bus:INST_data_bus|o_MEMORY[1]                        ;
; 0.560 ; 0.560        ; 0.000          ; Low Pulse Width  ; instruction_decoder:INST_instruction_decoder|o_BUS_select[0] ; Fall       ; data_bus:INST_data_bus|o_MEMORY[2]                        ;
; 0.560 ; 0.560        ; 0.000          ; Low Pulse Width  ; instruction_decoder:INST_instruction_decoder|o_BUS_select[0] ; Fall       ; data_bus:INST_data_bus|o_MEMORY[4]                        ;
; 0.560 ; 0.560        ; 0.000          ; High Pulse Width ; instruction_decoder:INST_instruction_decoder|o_BUS_select[0] ; Rise       ; data_bus:INST_data_bus|o_REGISTER[4]                      ;
; 0.560 ; 0.560        ; 0.000          ; High Pulse Width ; instruction_decoder:INST_instruction_decoder|o_BUS_select[0] ; Rise       ; data_bus:INST_data_bus|o_REGISTER[5]                      ;
; 0.560 ; 0.560        ; 0.000          ; High Pulse Width ; instruction_decoder:INST_instruction_decoder|o_BUS_select[0] ; Rise       ; data_bus:INST_data_bus|o_REGISTER[7]                      ;
; 0.561 ; 0.561        ; 0.000          ; High Pulse Width ; instruction_decoder:INST_instruction_decoder|o_BUS_select[0] ; Rise       ; INST_data_bus|o_MEMORY[0]|datac                           ;
; 0.561 ; 0.561        ; 0.000          ; High Pulse Width ; instruction_decoder:INST_instruction_decoder|o_BUS_select[0] ; Rise       ; INST_data_bus|o_MEMORY[3]|datac                           ;
; 0.561 ; 0.561        ; 0.000          ; High Pulse Width ; instruction_decoder:INST_instruction_decoder|o_BUS_select[0] ; Rise       ; INST_data_bus|o_REGISTER[0]|datac                         ;
; 0.561 ; 0.561        ; 0.000          ; High Pulse Width ; instruction_decoder:INST_instruction_decoder|o_BUS_select[0] ; Rise       ; INST_data_bus|o_REGISTER[2]|datac                         ;
; 0.561 ; 0.561        ; 0.000          ; Low Pulse Width  ; instruction_decoder:INST_instruction_decoder|o_BUS_select[0] ; Fall       ; data_bus:INST_data_bus|o_MEMORY[5]                        ;
; 0.561 ; 0.561        ; 0.000          ; Low Pulse Width  ; instruction_decoder:INST_instruction_decoder|o_BUS_select[0] ; Fall       ; data_bus:INST_data_bus|o_MEMORY[7]                        ;
; 0.562 ; 0.562        ; 0.000          ; High Pulse Width ; instruction_decoder:INST_instruction_decoder|o_BUS_select[0] ; Rise       ; INST_data_bus|o_MEMORY[1]|datac                           ;
; 0.562 ; 0.562        ; 0.000          ; High Pulse Width ; instruction_decoder:INST_instruction_decoder|o_BUS_select[0] ; Rise       ; INST_data_bus|o_MEMORY[2]|datac                           ;
; 0.562 ; 0.562        ; 0.000          ; High Pulse Width ; instruction_decoder:INST_instruction_decoder|o_BUS_select[0] ; Rise       ; INST_data_bus|o_MEMORY[4]|datac                           ;
; 0.562 ; 0.562        ; 0.000          ; High Pulse Width ; instruction_decoder:INST_instruction_decoder|o_BUS_select[0] ; Rise       ; INST_data_bus|o_REGISTER[3]|datac                         ;
; 0.563 ; 0.563        ; 0.000          ; High Pulse Width ; instruction_decoder:INST_instruction_decoder|o_BUS_select[0] ; Rise       ; INST_data_bus|o_MEMORY[5]|datac                           ;
; 0.563 ; 0.563        ; 0.000          ; High Pulse Width ; instruction_decoder:INST_instruction_decoder|o_BUS_select[0] ; Rise       ; INST_data_bus|o_MEMORY[7]|datac                           ;
; 0.563 ; 0.563        ; 0.000          ; High Pulse Width ; instruction_decoder:INST_instruction_decoder|o_BUS_select[0] ; Rise       ; INST_data_bus|o_REGISTER[4]|datac                         ;
; 0.563 ; 0.563        ; 0.000          ; High Pulse Width ; instruction_decoder:INST_instruction_decoder|o_BUS_select[0] ; Rise       ; INST_data_bus|o_REGISTER[5]|datac                         ;
; 0.563 ; 0.563        ; 0.000          ; High Pulse Width ; instruction_decoder:INST_instruction_decoder|o_BUS_select[0] ; Rise       ; INST_data_bus|o_REGISTER[7]|datac                         ;
+-------+--------------+----------------+------------------+--------------------------------------------------------------+------------+-----------------------------------------------------------+


+--------------------------------------------------------------------------+
; Setup Times                                                              ;
+--------------+------------+-------+-------+------------+-----------------+
; Data Port    ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference ;
+--------------+------------+-------+-------+------------+-----------------+
; i_CORE_RESET ; i_CORE_CLK ; 3.990 ; 4.316 ; Rise       ; i_CORE_CLK      ;
+--------------+------------+-------+-------+------------+-----------------+


+----------------------------------------------------------------------------+
; Hold Times                                                                 ;
+--------------+------------+--------+--------+------------+-----------------+
; Data Port    ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference ;
+--------------+------------+--------+--------+------------+-----------------+
; i_CORE_RESET ; i_CORE_CLK ; -1.297 ; -1.672 ; Rise       ; i_CORE_CLK      ;
+--------------+------------+--------+--------+------------+-----------------+


+-------------------------------------------------------------------------+
; Clock to Output Times                                                   ;
+-------------+------------+-------+-------+------------+-----------------+
; Data Port   ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference ;
+-------------+------------+-------+-------+------------+-----------------+
; o_DATA[*]   ; i_CORE_CLK ; 6.989 ; 7.046 ; Rise       ; i_CORE_CLK      ;
;  o_DATA[0]  ; i_CORE_CLK ; 5.929 ; 5.959 ; Rise       ; i_CORE_CLK      ;
;  o_DATA[1]  ; i_CORE_CLK ; 5.719 ; 5.674 ; Rise       ; i_CORE_CLK      ;
;  o_DATA[2]  ; i_CORE_CLK ; 5.232 ; 5.204 ; Rise       ; i_CORE_CLK      ;
;  o_DATA[3]  ; i_CORE_CLK ; 5.458 ; 5.399 ; Rise       ; i_CORE_CLK      ;
;  o_DATA[4]  ; i_CORE_CLK ; 5.505 ; 5.467 ; Rise       ; i_CORE_CLK      ;
;  o_DATA[5]  ; i_CORE_CLK ; 6.989 ; 7.046 ; Rise       ; i_CORE_CLK      ;
;  o_DATA[6]  ; i_CORE_CLK ; 5.387 ; 5.345 ; Rise       ; i_CORE_CLK      ;
;  o_DATA[7]  ; i_CORE_CLK ; 5.759 ; 5.727 ; Rise       ; i_CORE_CLK      ;
; o_STATE[*]  ; i_CORE_CLK ; 6.478 ; 6.433 ; Rise       ; i_CORE_CLK      ;
;  o_STATE[0] ; i_CORE_CLK ; 5.512 ; 5.542 ; Rise       ; i_CORE_CLK      ;
;  o_STATE[1] ; i_CORE_CLK ; 5.255 ; 5.239 ; Rise       ; i_CORE_CLK      ;
;  o_STATE[2] ; i_CORE_CLK ; 5.615 ; 5.543 ; Rise       ; i_CORE_CLK      ;
;  o_STATE[3] ; i_CORE_CLK ; 5.186 ; 5.146 ; Rise       ; i_CORE_CLK      ;
;  o_STATE[4] ; i_CORE_CLK ; 6.478 ; 6.433 ; Rise       ; i_CORE_CLK      ;
;  o_STATE[5] ; i_CORE_CLK ; 5.781 ; 5.776 ; Rise       ; i_CORE_CLK      ;
+-------------+------------+-------+-------+------------+-----------------+


+-------------------------------------------------------------------------+
; Minimum Clock to Output Times                                           ;
+-------------+------------+-------+-------+------------+-----------------+
; Data Port   ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference ;
+-------------+------------+-------+-------+------------+-----------------+
; o_DATA[*]   ; i_CORE_CLK ; 5.126 ; 5.098 ; Rise       ; i_CORE_CLK      ;
;  o_DATA[0]  ; i_CORE_CLK ; 5.796 ; 5.822 ; Rise       ; i_CORE_CLK      ;
;  o_DATA[1]  ; i_CORE_CLK ; 5.594 ; 5.549 ; Rise       ; i_CORE_CLK      ;
;  o_DATA[2]  ; i_CORE_CLK ; 5.126 ; 5.098 ; Rise       ; i_CORE_CLK      ;
;  o_DATA[3]  ; i_CORE_CLK ; 5.342 ; 5.284 ; Rise       ; i_CORE_CLK      ;
;  o_DATA[4]  ; i_CORE_CLK ; 5.389 ; 5.351 ; Rise       ; i_CORE_CLK      ;
;  o_DATA[5]  ; i_CORE_CLK ; 6.864 ; 6.922 ; Rise       ; i_CORE_CLK      ;
;  o_DATA[6]  ; i_CORE_CLK ; 5.274 ; 5.232 ; Rise       ; i_CORE_CLK      ;
;  o_DATA[7]  ; i_CORE_CLK ; 5.631 ; 5.599 ; Rise       ; i_CORE_CLK      ;
; o_STATE[*]  ; i_CORE_CLK ; 5.083 ; 5.042 ; Rise       ; i_CORE_CLK      ;
;  o_STATE[0] ; i_CORE_CLK ; 5.395 ; 5.425 ; Rise       ; i_CORE_CLK      ;
;  o_STATE[1] ; i_CORE_CLK ; 5.149 ; 5.132 ; Rise       ; i_CORE_CLK      ;
;  o_STATE[2] ; i_CORE_CLK ; 5.495 ; 5.423 ; Rise       ; i_CORE_CLK      ;
;  o_STATE[3] ; i_CORE_CLK ; 5.083 ; 5.042 ; Rise       ; i_CORE_CLK      ;
;  o_STATE[4] ; i_CORE_CLK ; 6.323 ; 6.277 ; Rise       ; i_CORE_CLK      ;
;  o_STATE[5] ; i_CORE_CLK ; 5.654 ; 5.647 ; Rise       ; i_CORE_CLK      ;
+-------------+------------+-------+-------+------------+-----------------+


---------------------------------------------
; Slow 1200mV 0C Model Metastability Report ;
---------------------------------------------
No synchronizer chains to report.


+---------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup Summary                                                    ;
+--------------------------------------------------------------+--------+---------------+
; Clock                                                        ; Slack  ; End Point TNS ;
+--------------------------------------------------------------+--------+---------------+
; i_CORE_CLK                                                   ; -2.562 ; -160.664      ;
; instruction_decoder:INST_instruction_decoder|o_BUS_select[0] ; -0.919 ; -10.293       ;
+--------------------------------------------------------------+--------+---------------+


+---------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold Summary                                                     ;
+--------------------------------------------------------------+--------+---------------+
; Clock                                                        ; Slack  ; End Point TNS ;
+--------------------------------------------------------------+--------+---------------+
; i_CORE_CLK                                                   ; -0.123 ; -0.129        ;
; instruction_decoder:INST_instruction_decoder|o_BUS_select[0] ; 0.355  ; 0.000         ;
+--------------------------------------------------------------+--------+---------------+


-----------------------------------------
; Fast 1200mV 0C Model Recovery Summary ;
-----------------------------------------
No paths to report.


----------------------------------------
; Fast 1200mV 0C Model Removal Summary ;
----------------------------------------
No paths to report.


+---------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Minimum Pulse Width Summary                                      ;
+--------------------------------------------------------------+--------+---------------+
; Clock                                                        ; Slack  ; End Point TNS ;
+--------------------------------------------------------------+--------+---------------+
; i_CORE_CLK                                                   ; -3.000 ; -369.053      ;
; instruction_decoder:INST_instruction_decoder|o_BUS_select[0] ; 0.397  ; 0.000         ;
+--------------------------------------------------------------+--------+---------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'i_CORE_CLK'                                                                                                                                                                                               ;
+--------+---------------------------------------------------------------------------------------------------------------+-----------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                     ; To Node                                 ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+---------------------------------------------------------------------------------------------------------------+-----------------------------------------+--------------+-------------+--------------+------------+------------+
; -2.562 ; register32x8:INST_GPR|o_GPR_ALU_data_B[1]                                                                     ; ALU:INST_ALU|r_ALU_Result[3]            ; i_CORE_CLK   ; i_CORE_CLK  ; 1.000        ; -0.034     ; 3.515      ;
; -2.525 ; register32x8:INST_GPR|o_GPR_ALU_data_B[0]                                                                     ; ALU:INST_ALU|r_ALU_Result[3]            ; i_CORE_CLK   ; i_CORE_CLK  ; 1.000        ; -0.035     ; 3.477      ;
; -2.502 ; instruction_decoder:INST_instruction_decoder|o_IMM_enable                                                     ; ALU:INST_ALU|r_ALU_Result[3]            ; i_CORE_CLK   ; i_CORE_CLK  ; 1.000        ; -0.035     ; 3.454      ;
; -2.485 ; register32x8:INST_GPR|o_GPR_ALU_data_B[1]                                                                     ; ALU:INST_ALU|r_ALU_Result[4]            ; i_CORE_CLK   ; i_CORE_CLK  ; 1.000        ; -0.029     ; 3.443      ;
; -2.448 ; register32x8:INST_GPR|o_GPR_ALU_data_B[0]                                                                     ; ALU:INST_ALU|r_ALU_Result[4]            ; i_CORE_CLK   ; i_CORE_CLK  ; 1.000        ; -0.030     ; 3.405      ;
; -2.425 ; instruction_decoder:INST_instruction_decoder|o_IMM_enable                                                     ; ALU:INST_ALU|r_ALU_Result[4]            ; i_CORE_CLK   ; i_CORE_CLK  ; 1.000        ; -0.030     ; 3.382      ;
; -2.414 ; instruction_decoder:INST_instruction_decoder|o_Address_MEM[3]                                                 ; ALU:INST_ALU|r_ALU_Result[3]            ; i_CORE_CLK   ; i_CORE_CLK  ; 1.000        ; -0.035     ; 3.366      ;
; -2.353 ; register32x8:INST_GPR|o_GPR_ALU_data_A[1]                                                                     ; ALU:INST_ALU|r_ALU_Result[3]            ; i_CORE_CLK   ; i_CORE_CLK  ; 1.000        ; -0.035     ; 3.305      ;
; -2.344 ; instruction_decoder:INST_instruction_decoder|o_IMM_enable                                                     ; ALU:INST_ALU|r_ALU_Result[7]            ; i_CORE_CLK   ; i_CORE_CLK  ; 1.000        ; -0.035     ; 3.296      ;
; -2.341 ; register32x8:INST_GPR|o_GPR_ALU_data_B[2]                                                                     ; ALU:INST_ALU|r_ALU_Result[4]            ; i_CORE_CLK   ; i_CORE_CLK  ; 1.000        ; -0.029     ; 3.299      ;
; -2.337 ; instruction_decoder:INST_instruction_decoder|o_Address_MEM[3]                                                 ; ALU:INST_ALU|r_ALU_Result[4]            ; i_CORE_CLK   ; i_CORE_CLK  ; 1.000        ; -0.030     ; 3.294      ;
; -2.333 ; register32x8:INST_GPR|o_GPR_ALU_data_B[0]                                                                     ; ALU:INST_ALU|r_ALU_Result[2]            ; i_CORE_CLK   ; i_CORE_CLK  ; 1.000        ; -0.049     ; 3.271      ;
; -2.303 ; register32x8:INST_GPR|o_GPR_ALU_data_B[2]                                                                     ; ALU:INST_ALU|r_ALU_Result[3]            ; i_CORE_CLK   ; i_CORE_CLK  ; 1.000        ; -0.034     ; 3.256      ;
; -2.293 ; instruction_decoder:INST_instruction_decoder|o_Address_MEM[4]                                                 ; ALU:INST_ALU|r_ALU_Result[3]            ; i_CORE_CLK   ; i_CORE_CLK  ; 1.000        ; -0.035     ; 3.245      ;
; -2.276 ; register32x8:INST_GPR|o_GPR_ALU_data_A[1]                                                                     ; ALU:INST_ALU|r_ALU_Result[4]            ; i_CORE_CLK   ; i_CORE_CLK  ; 1.000        ; -0.030     ; 3.233      ;
; -2.268 ; register32x8:INST_GPR|o_GPR_ALU_data_B[1]                                                                     ; ALU:INST_ALU|r_ALU_Result[5]            ; i_CORE_CLK   ; i_CORE_CLK  ; 1.000        ; -0.032     ; 3.223      ;
; -2.258 ; register32x8:INST_GPR|o_GPR_ALU_data_B[0]                                                                     ; ALU:INST_ALU|r_ALU_Result[1]            ; i_CORE_CLK   ; i_CORE_CLK  ; 1.000        ; -0.049     ; 3.196      ;
; -2.254 ; register32x8:INST_GPR|o_GPR_ALU_data_B[3]                                                                     ; ALU:INST_ALU|r_ALU_Result[4]            ; i_CORE_CLK   ; i_CORE_CLK  ; 1.000        ; -0.031     ; 3.210      ;
; -2.234 ; instruction_decoder:INST_instruction_decoder|o_Address_MEM[3]                                                 ; ALU:INST_ALU|r_ALU_Result[2]            ; i_CORE_CLK   ; i_CORE_CLK  ; 1.000        ; -0.049     ; 3.172      ;
; -2.231 ; register32x8:INST_GPR|o_GPR_ALU_data_B[0]                                                                     ; ALU:INST_ALU|r_ALU_Result[5]            ; i_CORE_CLK   ; i_CORE_CLK  ; 1.000        ; -0.033     ; 3.185      ;
; -2.218 ; register32x8:INST_GPR|o_GPR_ALU_data_B[3]                                                                     ; ALU:INST_ALU|r_ALU_Result[5]            ; i_CORE_CLK   ; i_CORE_CLK  ; 1.000        ; -0.034     ; 3.171      ;
; -2.216 ; instruction_decoder:INST_instruction_decoder|o_Address_MEM[4]                                                 ; ALU:INST_ALU|r_ALU_Result[4]            ; i_CORE_CLK   ; i_CORE_CLK  ; 1.000        ; -0.030     ; 3.173      ;
; -2.212 ; register32x8:INST_GPR|o_GPR_ALU_data_A[0]                                                                     ; ALU:INST_ALU|r_ALU_Result[3]            ; i_CORE_CLK   ; i_CORE_CLK  ; 1.000        ; -0.035     ; 3.164      ;
; -2.208 ; instruction_decoder:INST_instruction_decoder|o_IMM_enable                                                     ; ALU:INST_ALU|r_ALU_Result[5]            ; i_CORE_CLK   ; i_CORE_CLK  ; 1.000        ; -0.033     ; 3.162      ;
; -2.187 ; register32x8:INST_GPR|o_GPR_ALU_data_B[2]                                                                     ; ALU:INST_ALU|r_ALU_Result[5]            ; i_CORE_CLK   ; i_CORE_CLK  ; 1.000        ; -0.032     ; 3.142      ;
; -2.184 ; register32x8:INST_GPR|o_GPR_ALU_data_B[1]                                                                     ; ALU:INST_ALU|r_ALU_Result[0]            ; i_CORE_CLK   ; i_CORE_CLK  ; 1.000        ; -0.047     ; 3.124      ;
; -2.183 ; instruction_decoder:INST_instruction_decoder|o_IMM_enable                                                     ; ALU:INST_ALU|r_ALU_Result[2]            ; i_CORE_CLK   ; i_CORE_CLK  ; 1.000        ; -0.049     ; 3.121      ;
; -2.172 ; register32x8:INST_GPR|o_GPR_ALU_data_B[1]                                                                     ; ALU:INST_ALU|r_ALU_Result[7]            ; i_CORE_CLK   ; i_CORE_CLK  ; 1.000        ; -0.034     ; 3.125      ;
; -2.169 ; register32x8:INST_GPR|o_GPR_ALU_data_B[1]                                                                     ; ALU:INST_ALU|r_ALU_Result[2]            ; i_CORE_CLK   ; i_CORE_CLK  ; 1.000        ; -0.048     ; 3.108      ;
; -2.168 ; register32x8:INST_GPR|o_GPR_ALU_data_B[1]                                                                     ; ALU:INST_ALU|r_ALU_Result[6]            ; i_CORE_CLK   ; i_CORE_CLK  ; 1.000        ; -0.032     ; 3.123      ;
; -2.154 ; instruction_decoder:INST_instruction_decoder|o_Address_MEM[8]                                                 ; ALU:INST_ALU|r_ALU_Result[7]            ; i_CORE_CLK   ; i_CORE_CLK  ; 1.000        ; -0.037     ; 3.104      ;
; -2.150 ; register32x8:INST_GPR|o_GPR_ALU_data_A[0]                                                                     ; ALU:INST_ALU|r_ALU_Result[4]            ; i_CORE_CLK   ; i_CORE_CLK  ; 1.000        ; -0.030     ; 3.107      ;
; -2.147 ; instruction_decoder:INST_instruction_decoder|o_Address_MEM[3]                                                 ; ALU:INST_ALU|r_ALU_Result[1]            ; i_CORE_CLK   ; i_CORE_CLK  ; 1.000        ; -0.049     ; 3.085      ;
; -2.145 ; register32x8:INST_GPR|o_GPR_ALU_data_B[5]                                                                     ; ALU:INST_ALU|r_ALU_Result[7]            ; i_CORE_CLK   ; i_CORE_CLK  ; 1.000        ; -0.037     ; 3.095      ;
; -2.135 ; register32x8:INST_GPR|o_GPR_ALU_data_B[0]                                                                     ; ALU:INST_ALU|r_ALU_Result[7]            ; i_CORE_CLK   ; i_CORE_CLK  ; 1.000        ; -0.035     ; 3.087      ;
; -2.131 ; register32x8:INST_GPR|o_GPR_ALU_data_B[0]                                                                     ; ALU:INST_ALU|r_ALU_Result[6]            ; i_CORE_CLK   ; i_CORE_CLK  ; 1.000        ; -0.033     ; 3.085      ;
; -2.129 ; register32x8:INST_GPR|o_GPR_ALU_data_B[0]                                                                     ; ALU:INST_ALU|r_ALU_Result[0]            ; i_CORE_CLK   ; i_CORE_CLK  ; 1.000        ; -0.048     ; 3.068      ;
; -2.124 ; instruction_decoder:INST_instruction_decoder|o_IMM_enable                                                     ; ALU:INST_ALU|r_ALU_Result[0]            ; i_CORE_CLK   ; i_CORE_CLK  ; 1.000        ; -0.048     ; 3.063      ;
; -2.122 ; register32x8:INST_GPR|o_GPR_ALU_data_B[3]                                                                     ; ALU:INST_ALU|r_ALU_Result[7]            ; i_CORE_CLK   ; i_CORE_CLK  ; 1.000        ; -0.036     ; 3.073      ;
; -2.122 ; instruction_decoder:INST_instruction_decoder|o_IMM_enable                                                     ; ALU:INST_ALU|r_ALU_Result[6]            ; i_CORE_CLK   ; i_CORE_CLK  ; 1.000        ; -0.033     ; 3.076      ;
; -2.120 ; instruction_decoder:INST_instruction_decoder|o_Address_MEM[3]                                                 ; ALU:INST_ALU|r_ALU_Result[5]            ; i_CORE_CLK   ; i_CORE_CLK  ; 1.000        ; -0.033     ; 3.074      ;
; -2.118 ; register32x8:INST_GPR|o_GPR_ALU_data_B[3]                                                                     ; ALU:INST_ALU|r_ALU_Result[6]            ; i_CORE_CLK   ; i_CORE_CLK  ; 1.000        ; -0.034     ; 3.071      ;
; -2.112 ; instruction_decoder:INST_instruction_decoder|o_OPCODE[1]                                                      ; ALU:INST_ALU|r_ALU_Result[3]            ; i_CORE_CLK   ; i_CORE_CLK  ; 1.000        ; -0.039     ; 3.060      ;
; -2.098 ; instruction_decoder:INST_instruction_decoder|o_Address_MEM[5]                                                 ; ALU:INST_ALU|r_ALU_Result[4]            ; i_CORE_CLK   ; i_CORE_CLK  ; 1.000        ; -0.030     ; 3.055      ;
; -2.091 ; register32x8:INST_GPR|o_GPR_ALU_data_B[2]                                                                     ; ALU:INST_ALU|r_ALU_Result[7]            ; i_CORE_CLK   ; i_CORE_CLK  ; 1.000        ; -0.034     ; 3.044      ;
; -2.088 ; instruction_decoder:INST_instruction_decoder|o_Address_MEM[5]                                                 ; ALU:INST_ALU|r_ALU_Result[3]            ; i_CORE_CLK   ; i_CORE_CLK  ; 1.000        ; -0.035     ; 3.040      ;
; -2.087 ; register32x8:INST_GPR|o_GPR_ALU_data_B[2]                                                                     ; ALU:INST_ALU|r_ALU_Result[6]            ; i_CORE_CLK   ; i_CORE_CLK  ; 1.000        ; -0.032     ; 3.042      ;
; -2.078 ; instruction_decoder:INST_instruction_decoder|o_OPCODE[1]                                                      ; ALU:INST_ALU|r_ALU_Result[4]            ; i_CORE_CLK   ; i_CORE_CLK  ; 1.000        ; -0.034     ; 3.031      ;
; -2.074 ; instruction_decoder:INST_instruction_decoder|o_OPCODE[0]                                                      ; ALU:INST_ALU|r_ALU_Result[3]            ; i_CORE_CLK   ; i_CORE_CLK  ; 1.000        ; -0.035     ; 3.026      ;
; -2.064 ; instruction_decoder:INST_instruction_decoder|o_IMM_enable                                                     ; ALU:INST_ALU|r_ALU_Result[1]            ; i_CORE_CLK   ; i_CORE_CLK  ; 1.000        ; -0.049     ; 3.002      ;
; -2.059 ; register32x8:INST_GPR|o_GPR_ALU_data_A[1]                                                                     ; ALU:INST_ALU|r_ALU_Result[5]            ; i_CORE_CLK   ; i_CORE_CLK  ; 1.000        ; -0.033     ; 3.013      ;
; -2.057 ; register32x8:INST_GPR|o_GPR_ALU_data_A[0]                                                                     ; ALU:INST_ALU|r_ALU_Result[2]            ; i_CORE_CLK   ; i_CORE_CLK  ; 1.000        ; -0.049     ; 2.995      ;
; -2.042 ; register32x8:INST_GPR|o_GPR_ALU_data_B[4]                                                                     ; ALU:INST_ALU|r_ALU_Result[4]            ; i_CORE_CLK   ; i_CORE_CLK  ; 1.000        ; -0.029     ; 3.000      ;
; -2.030 ; register32x8:INST_GPR|o_GPR_ALU_data_B[4]                                                                     ; ALU:INST_ALU|r_ALU_Result[7]            ; i_CORE_CLK   ; i_CORE_CLK  ; 1.000        ; -0.034     ; 2.983      ;
; -2.029 ; register32x8:INST_GPR|o_GPR_ALU_data_B[1]                                                                     ; ALU:INST_ALU|r_ALU_Result[1]            ; i_CORE_CLK   ; i_CORE_CLK  ; 1.000        ; -0.048     ; 2.968      ;
; -2.024 ; instruction_decoder:INST_instruction_decoder|o_Address_MEM[3]                                                 ; ALU:INST_ALU|r_ALU_Result[7]            ; i_CORE_CLK   ; i_CORE_CLK  ; 1.000        ; -0.035     ; 2.976      ;
; -2.023 ; instruction_decoder:INST_instruction_decoder|o_OPCODE[3]                                                      ; ALU:INST_ALU|r_ALU_Result[3]            ; i_CORE_CLK   ; i_CORE_CLK  ; 1.000        ; -0.039     ; 2.971      ;
; -2.022 ; register32x8:INST_GPR|o_GPR_ALU_data_A[2]                                                                     ; ALU:INST_ALU|r_ALU_Result[4]            ; i_CORE_CLK   ; i_CORE_CLK  ; 1.000        ; -0.030     ; 2.979      ;
; -2.020 ; instruction_decoder:INST_instruction_decoder|o_Address_MEM[3]                                                 ; ALU:INST_ALU|r_ALU_Result[6]            ; i_CORE_CLK   ; i_CORE_CLK  ; 1.000        ; -0.033     ; 2.974      ;
; -2.018 ; instruction_decoder:INST_instruction_decoder|o_Address_MEM[3]                                                 ; ALU:INST_ALU|r_ALU_Result[0]            ; i_CORE_CLK   ; i_CORE_CLK  ; 1.000        ; -0.048     ; 2.957      ;
; -2.008 ; register32x8:INST_GPR|o_GPR_ALU_data_B[4]                                                                     ; ALU:INST_ALU|r_ALU_Result[6]            ; i_CORE_CLK   ; i_CORE_CLK  ; 1.000        ; -0.032     ; 2.963      ;
; -2.006 ; register32x8:INST_GPR|o_GPR_ALU_data_B[4]                                                                     ; ALU:INST_ALU|r_ALU_Result[5]            ; i_CORE_CLK   ; i_CORE_CLK  ; 1.000        ; -0.032     ; 2.961      ;
; -2.004 ; register32x8:INST_GPR|o_GPR_ALU_data_B[3]                                                                     ; ALU:INST_ALU|r_ALU_Result[3]            ; i_CORE_CLK   ; i_CORE_CLK  ; 1.000        ; -0.036     ; 2.955      ;
; -1.999 ; instruction_decoder:INST_instruction_decoder|o_Address_MEM[4]                                                 ; ALU:INST_ALU|r_ALU_Result[5]            ; i_CORE_CLK   ; i_CORE_CLK  ; 1.000        ; -0.033     ; 2.953      ;
; -1.997 ; instruction_decoder:INST_instruction_decoder|o_OPCODE[0]                                                      ; ALU:INST_ALU|r_ALU_Result[4]            ; i_CORE_CLK   ; i_CORE_CLK  ; 1.000        ; -0.030     ; 2.954      ;
; -1.993 ; instruction_decoder:INST_instruction_decoder|o_OPCODE[1]                                                      ; ALU:INST_ALU|r_ALU_Result[1]            ; i_CORE_CLK   ; i_CORE_CLK  ; 1.000        ; -0.033     ; 2.947      ;
; -1.991 ; instruction_decoder:INST_instruction_decoder|o_OPCODE[1]                                                      ; ALU:INST_ALU|r_ALU_Result[0]            ; i_CORE_CLK   ; i_CORE_CLK  ; 1.000        ; -0.032     ; 2.946      ;
; -1.978 ; instruction_decoder:INST_instruction_decoder|o_OPCODE[2]                                                      ; ALU:INST_ALU|r_ALU_Result[3]            ; i_CORE_CLK   ; i_CORE_CLK  ; 1.000        ; -0.039     ; 2.926      ;
; -1.971 ; instruction_decoder:INST_instruction_decoder|o_OPCODE[3]                                                      ; ALU:INST_ALU|r_ALU_Result[4]            ; i_CORE_CLK   ; i_CORE_CLK  ; 1.000        ; -0.034     ; 2.924      ;
; -1.969 ; register32x8:INST_GPR|o_GPR_ALU_data_B[7]                                                                     ; ALU:INST_ALU|r_ALU_Result[7]            ; i_CORE_CLK   ; i_CORE_CLK  ; 1.000        ; -0.037     ; 2.919      ;
; -1.968 ; instruction_decoder:INST_instruction_decoder|o_Address_MEM[6]                                                 ; ALU:INST_ALU|r_ALU_Result[4]            ; i_CORE_CLK   ; i_CORE_CLK  ; 1.000        ; -0.030     ; 2.925      ;
; -1.965 ; instruction_decoder:INST_instruction_decoder|o_OPCODE[1]                                                      ; ALU:INST_ALU|r_ALU_Result[2]            ; i_CORE_CLK   ; i_CORE_CLK  ; 1.000        ; -0.033     ; 2.919      ;
; -1.963 ; register32x8:INST_GPR|o_GPR_ALU_data_A[1]                                                                     ; ALU:INST_ALU|r_ALU_Result[7]            ; i_CORE_CLK   ; i_CORE_CLK  ; 1.000        ; -0.035     ; 2.915      ;
; -1.961 ; register32x8:INST_GPR|o_GPR_ALU_data_A[1]                                                                     ; ALU:INST_ALU|r_ALU_Result[2]            ; i_CORE_CLK   ; i_CORE_CLK  ; 1.000        ; -0.049     ; 2.899      ;
; -1.959 ; register32x8:INST_GPR|o_GPR_ALU_data_A[1]                                                                     ; ALU:INST_ALU|r_ALU_Result[6]            ; i_CORE_CLK   ; i_CORE_CLK  ; 1.000        ; -0.033     ; 2.913      ;
; -1.950 ; register32x8:INST_GPR|o_GPR_ALU_data_A[2]                                                                     ; ALU:INST_ALU|r_ALU_Result[3]            ; i_CORE_CLK   ; i_CORE_CLK  ; 1.000        ; -0.035     ; 2.902      ;
; -1.944 ; register32x8:INST_GPR|o_GPR_ALU_data_A[0]                                                                     ; ALU:INST_ALU|r_ALU_Result[1]            ; i_CORE_CLK   ; i_CORE_CLK  ; 1.000        ; -0.049     ; 2.882      ;
; -1.942 ; instruction_decoder:INST_instruction_decoder|o_Address_MEM[7]                                                 ; ALU:INST_ALU|r_ALU_Result[4]            ; i_CORE_CLK   ; i_CORE_CLK  ; 1.000        ; -0.028     ; 2.901      ;
; -1.932 ; instruction_decoder:INST_instruction_decoder|o_Address_MEM[6]                                                 ; ALU:INST_ALU|r_ALU_Result[5]            ; i_CORE_CLK   ; i_CORE_CLK  ; 1.000        ; -0.033     ; 2.886      ;
; -1.931 ; instruction_decoder:INST_instruction_decoder|o_OPCODE[2]                                                      ; ALU:INST_ALU|r_ALU_Result[4]            ; i_CORE_CLK   ; i_CORE_CLK  ; 1.000        ; -0.034     ; 2.884      ;
; -1.930 ; instruction_decoder:INST_instruction_decoder|o_Address_MEM[7]                                                 ; ALU:INST_ALU|r_ALU_Result[7]            ; i_CORE_CLK   ; i_CORE_CLK  ; 1.000        ; -0.033     ; 2.884      ;
; -1.920 ; instruction_decoder:INST_instruction_decoder|o_Address_MEM[8]                                                 ; ALU:INST_ALU|r_ALU_Result[6]            ; i_CORE_CLK   ; i_CORE_CLK  ; 1.000        ; -0.035     ; 2.872      ;
; -1.920 ; register32x8:INST_GPR|o_GPR_ALU_data_B[6]                                                                     ; ALU:INST_ALU|r_ALU_Result[7]            ; i_CORE_CLK   ; i_CORE_CLK  ; 1.000        ; -0.037     ; 2.870      ;
; -1.918 ; register32x8:INST_GPR|o_GPR_ALU_data_A[0]                                                                     ; ALU:INST_ALU|r_ALU_Result[5]            ; i_CORE_CLK   ; i_CORE_CLK  ; 1.000        ; -0.033     ; 2.872      ;
; -1.916 ; DATA_RAM:INST_DATA_RAM|altsyncram:MEMORY_rtl_0|altsyncram_lgn1:auto_generated|ram_block1a7~portb_address_reg0 ; DATA_RAM:INST_DATA_RAM|o_RAM_MC_data[7] ; i_CORE_CLK   ; i_CORE_CLK  ; 1.000        ; -0.229     ; 2.674      ;
; -1.915 ; instruction_decoder:INST_instruction_decoder|o_Address_MEM[4]                                                 ; ALU:INST_ALU|r_ALU_Result[0]            ; i_CORE_CLK   ; i_CORE_CLK  ; 1.000        ; -0.048     ; 2.854      ;
; -1.914 ; register32x8:INST_GPR|o_GPR_ALU_data_A[3]                                                                     ; ALU:INST_ALU|r_ALU_Result[4]            ; i_CORE_CLK   ; i_CORE_CLK  ; 1.000        ; -0.030     ; 2.871      ;
; -1.913 ; instruction_decoder:INST_instruction_decoder|o_Address_MEM[7]                                                 ; ALU:INST_ALU|r_ALU_Result[6]            ; i_CORE_CLK   ; i_CORE_CLK  ; 1.000        ; -0.031     ; 2.869      ;
; -1.911 ; register32x8:INST_GPR|o_GPR_ALU_data_B[5]                                                                     ; ALU:INST_ALU|r_ALU_Result[6]            ; i_CORE_CLK   ; i_CORE_CLK  ; 1.000        ; -0.035     ; 2.863      ;
; -1.906 ; instruction_decoder:INST_instruction_decoder|o_Address_MEM[7]                                                 ; ALU:INST_ALU|r_ALU_Result[5]            ; i_CORE_CLK   ; i_CORE_CLK  ; 1.000        ; -0.031     ; 2.862      ;
; -1.904 ; instruction_decoder:INST_instruction_decoder|o_OPCODE[3]                                                      ; ALU:INST_ALU|r_ALU_Result[1]            ; i_CORE_CLK   ; i_CORE_CLK  ; 1.000        ; -0.033     ; 2.858      ;
; -1.903 ; instruction_decoder:INST_instruction_decoder|o_Address_MEM[4]                                                 ; ALU:INST_ALU|r_ALU_Result[7]            ; i_CORE_CLK   ; i_CORE_CLK  ; 1.000        ; -0.035     ; 2.855      ;
; -1.900 ; instruction_decoder:INST_instruction_decoder|o_Address_MEM[4]                                                 ; ALU:INST_ALU|r_ALU_Result[2]            ; i_CORE_CLK   ; i_CORE_CLK  ; 1.000        ; -0.049     ; 2.838      ;
; -1.899 ; instruction_decoder:INST_instruction_decoder|o_Address_MEM[4]                                                 ; ALU:INST_ALU|r_ALU_Result[6]            ; i_CORE_CLK   ; i_CORE_CLK  ; 1.000        ; -0.033     ; 2.853      ;
; -1.886 ; register32x8:INST_GPR|o_GPR_ALU_data_B[2]                                                                     ; ALU:INST_ALU|r_ALU_Result[2]            ; i_CORE_CLK   ; i_CORE_CLK  ; 1.000        ; -0.048     ; 2.825      ;
; -1.886 ; register32x8:INST_GPR|o_GPR_ALU_data_B[6]                                                                     ; ALU:INST_ALU|r_ALU_Result[6]            ; i_CORE_CLK   ; i_CORE_CLK  ; 1.000        ; -0.035     ; 2.838      ;
; -1.884 ; instruction_decoder:INST_instruction_decoder|o_Address_MEM[9]                                                 ; ALU:INST_ALU|r_ALU_Result[7]            ; i_CORE_CLK   ; i_CORE_CLK  ; 1.000        ; -0.037     ; 2.834      ;
; -1.884 ; instruction_decoder:INST_instruction_decoder|o_OPCODE[3]                                                      ; ALU:INST_ALU|r_ALU_Result[0]            ; i_CORE_CLK   ; i_CORE_CLK  ; 1.000        ; -0.032     ; 2.839      ;
; -1.883 ; instruction_decoder:INST_instruction_decoder|o_Address_MEM[5]                                                 ; ALU:INST_ALU|r_ALU_Result[5]            ; i_CORE_CLK   ; i_CORE_CLK  ; 1.000        ; -0.033     ; 2.837      ;
; -1.881 ; instruction_decoder:INST_instruction_decoder|o_OPCODE[0]                                                      ; ALU:INST_ALU|r_ALU_Result[1]            ; i_CORE_CLK   ; i_CORE_CLK  ; 1.000        ; -0.049     ; 2.819      ;
+--------+---------------------------------------------------------------------------------------------------------------+-----------------------------------------+--------------+-------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'instruction_decoder:INST_instruction_decoder|o_BUS_select[0]'                                                                                                                                          ;
+--------+--------------------------------------------------------------+--------------------------------------+--------------+--------------------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                    ; To Node                              ; Launch Clock ; Latch Clock                                                  ; Relationship ; Clock Skew ; Data Delay ;
+--------+--------------------------------------------------------------+--------------------------------------+--------------+--------------------------------------------------------------+--------------+------------+------------+
; -0.919 ; instruction_decoder:INST_instruction_decoder|o_BUS_select[1] ; data_bus:INST_data_bus|o_MEMORY[0]   ; i_CORE_CLK   ; instruction_decoder:INST_instruction_decoder|o_BUS_select[0] ; 0.500        ; 0.024      ; 0.941      ;
; -0.917 ; instruction_decoder:INST_instruction_decoder|o_BUS_select[1] ; data_bus:INST_data_bus|o_MEMORY[2]   ; i_CORE_CLK   ; instruction_decoder:INST_instruction_decoder|o_BUS_select[0] ; 0.500        ; 0.023      ; 0.940      ;
; -0.913 ; instruction_decoder:INST_instruction_decoder|o_BUS_select[1] ; data_bus:INST_data_bus|o_MEMORY[3]   ; i_CORE_CLK   ; instruction_decoder:INST_instruction_decoder|o_BUS_select[0] ; 0.500        ; 0.024      ; 0.937      ;
; -0.887 ; ALU:INST_ALU|r_ALU_Result[2]                                 ; data_bus:INST_data_bus|o_MEMORY[2]   ; i_CORE_CLK   ; instruction_decoder:INST_instruction_decoder|o_BUS_select[0] ; 0.500        ; 0.030      ; 0.917      ;
; -0.876 ; ALU:INST_ALU|r_ALU_Result[0]                                 ; data_bus:INST_data_bus|o_MEMORY[0]   ; i_CORE_CLK   ; instruction_decoder:INST_instruction_decoder|o_BUS_select[0] ; 0.500        ; 0.029      ; 0.903      ;
; -0.871 ; ALU:INST_ALU|r_ALU_Result[1]                                 ; data_bus:INST_data_bus|o_MEMORY[1]   ; i_CORE_CLK   ; instruction_decoder:INST_instruction_decoder|o_BUS_select[0] ; 0.500        ; 0.030      ; 0.901      ;
; -0.844 ; instruction_decoder:INST_instruction_decoder|o_BUS_select[1] ; data_bus:INST_data_bus|o_MEMORY[6]   ; i_CORE_CLK   ; instruction_decoder:INST_instruction_decoder|o_BUS_select[0] ; 0.500        ; -0.066     ; 0.839      ;
; -0.768 ; ALU:INST_ALU|r_ALU_Result[7]                                 ; data_bus:INST_data_bus|o_MEMORY[7]   ; i_CORE_CLK   ; instruction_decoder:INST_instruction_decoder|o_BUS_select[0] ; 0.500        ; 0.048      ; 0.815      ;
; -0.768 ; instruction_decoder:INST_instruction_decoder|o_BUS_select[1] ; data_bus:INST_data_bus|o_MEMORY[1]   ; i_CORE_CLK   ; instruction_decoder:INST_instruction_decoder|o_BUS_select[0] ; 0.500        ; 0.023      ; 0.791      ;
; -0.740 ; ALU:INST_ALU|r_ALU_Result[3]                                 ; data_bus:INST_data_bus|o_MEMORY[3]   ; i_CORE_CLK   ; instruction_decoder:INST_instruction_decoder|o_BUS_select[0] ; 0.500        ; 0.026      ; 0.766      ;
; -0.728 ; instruction_decoder:INST_instruction_decoder|o_BUS_select[1] ; data_bus:INST_data_bus|o_MEMORY[7]   ; i_CORE_CLK   ; instruction_decoder:INST_instruction_decoder|o_BUS_select[0] ; 0.500        ; 0.046      ; 0.773      ;
; -0.720 ; instruction_decoder:INST_instruction_decoder|o_BUS_select[1] ; data_bus:INST_data_bus|o_MEMORY[4]   ; i_CORE_CLK   ; instruction_decoder:INST_instruction_decoder|o_BUS_select[0] ; 0.500        ; 0.044      ; 0.763      ;
; -0.719 ; instruction_decoder:INST_instruction_decoder|o_BUS_select[1] ; data_bus:INST_data_bus|o_MEMORY[5]   ; i_CORE_CLK   ; instruction_decoder:INST_instruction_decoder|o_BUS_select[0] ; 0.500        ; 0.046      ; 0.765      ;
; -0.686 ; ALU:INST_ALU|r_ALU_Result[4]                                 ; data_bus:INST_data_bus|o_MEMORY[4]   ; i_CORE_CLK   ; instruction_decoder:INST_instruction_decoder|o_BUS_select[0] ; 0.500        ; 0.042      ; 0.727      ;
; -0.680 ; ALU:INST_ALU|r_ALU_Result[6]                                 ; data_bus:INST_data_bus|o_MEMORY[6]   ; i_CORE_CLK   ; instruction_decoder:INST_instruction_decoder|o_BUS_select[0] ; 0.500        ; -0.066     ; 0.675      ;
; -0.608 ; ALU:INST_ALU|r_ALU_Result[1]                                 ; data_bus:INST_data_bus|o_REGISTER[1] ; i_CORE_CLK   ; instruction_decoder:INST_instruction_decoder|o_BUS_select[0] ; 1.000        ; -0.048     ; 0.975      ;
; -0.565 ; ALU:INST_ALU|r_ALU_Result[5]                                 ; data_bus:INST_data_bus|o_MEMORY[5]   ; i_CORE_CLK   ; instruction_decoder:INST_instruction_decoder|o_BUS_select[0] ; 0.500        ; 0.046      ; 0.611      ;
; -0.560 ; MEMORY_CONTROL:INST_MEMORY_CONTROL|o_MC_MUX_data[6]          ; data_bus:INST_data_bus|o_MEMORY[6]   ; i_CORE_CLK   ; instruction_decoder:INST_instruction_decoder|o_BUS_select[0] ; 0.500        ; -0.066     ; 0.555      ;
; -0.532 ; instruction_decoder:INST_instruction_decoder|o_BUS_select[1] ; data_bus:INST_data_bus|o_REGISTER[3] ; i_CORE_CLK   ; instruction_decoder:INST_instruction_decoder|o_BUS_select[0] ; 1.000        ; -0.080     ; 0.940      ;
; -0.521 ; instruction_decoder:INST_instruction_decoder|o_BUS_select[1] ; data_bus:INST_data_bus|o_REGISTER[0] ; i_CORE_CLK   ; instruction_decoder:INST_instruction_decoder|o_BUS_select[0] ; 1.000        ; -0.078     ; 0.941      ;
; -0.519 ; instruction_decoder:INST_instruction_decoder|o_BUS_select[1] ; data_bus:INST_data_bus|o_REGISTER[2] ; i_CORE_CLK   ; instruction_decoder:INST_instruction_decoder|o_BUS_select[0] ; 1.000        ; -0.077     ; 0.940      ;
; -0.505 ; instruction_decoder:INST_instruction_decoder|o_BUS_select[1] ; data_bus:INST_data_bus|o_REGISTER[1] ; i_CORE_CLK   ; instruction_decoder:INST_instruction_decoder|o_BUS_select[0] ; 1.000        ; -0.055     ; 0.865      ;
; -0.489 ; ALU:INST_ALU|r_ALU_Result[2]                                 ; data_bus:INST_data_bus|o_REGISTER[2] ; i_CORE_CLK   ; instruction_decoder:INST_instruction_decoder|o_BUS_select[0] ; 1.000        ; -0.070     ; 0.917      ;
; -0.478 ; ALU:INST_ALU|r_ALU_Result[0]                                 ; data_bus:INST_data_bus|o_REGISTER[0] ; i_CORE_CLK   ; instruction_decoder:INST_instruction_decoder|o_BUS_select[0] ; 1.000        ; -0.073     ; 0.903      ;
; -0.455 ; MEMORY_CONTROL:INST_MEMORY_CONTROL|o_MC_MUX_data[1]          ; data_bus:INST_data_bus|o_MEMORY[1]   ; i_CORE_CLK   ; instruction_decoder:INST_instruction_decoder|o_BUS_select[0] ; 0.500        ; 0.027      ; 0.482      ;
; -0.454 ; MEMORY_CONTROL:INST_MEMORY_CONTROL|o_MC_MUX_data[2]          ; data_bus:INST_data_bus|o_MEMORY[2]   ; i_CORE_CLK   ; instruction_decoder:INST_instruction_decoder|o_BUS_select[0] ; 0.500        ; 0.027      ; 0.481      ;
; -0.450 ; MEMORY_CONTROL:INST_MEMORY_CONTROL|o_MC_MUX_data[0]          ; data_bus:INST_data_bus|o_MEMORY[0]   ; i_CORE_CLK   ; instruction_decoder:INST_instruction_decoder|o_BUS_select[0] ; 0.500        ; 0.028      ; 0.476      ;
; -0.448 ; MEMORY_CONTROL:INST_MEMORY_CONTROL|o_MC_MUX_data[3]          ; data_bus:INST_data_bus|o_MEMORY[3]   ; i_CORE_CLK   ; instruction_decoder:INST_instruction_decoder|o_BUS_select[0] ; 0.500        ; 0.028      ; 0.476      ;
; -0.433 ; MEMORY_CONTROL:INST_MEMORY_CONTROL|o_MC_MUX_data[4]          ; data_bus:INST_data_bus|o_MEMORY[4]   ; i_CORE_CLK   ; instruction_decoder:INST_instruction_decoder|o_BUS_select[0] ; 0.500        ; 0.044      ; 0.476      ;
; -0.431 ; MEMORY_CONTROL:INST_MEMORY_CONTROL|o_MC_MUX_data[7]          ; data_bus:INST_data_bus|o_MEMORY[7]   ; i_CORE_CLK   ; instruction_decoder:INST_instruction_decoder|o_BUS_select[0] ; 0.500        ; 0.046      ; 0.476      ;
; -0.430 ; MEMORY_CONTROL:INST_MEMORY_CONTROL|o_MC_MUX_data[5]          ; data_bus:INST_data_bus|o_MEMORY[5]   ; i_CORE_CLK   ; instruction_decoder:INST_instruction_decoder|o_BUS_select[0] ; 0.500        ; 0.046      ; 0.476      ;
; -0.415 ; instruction_decoder:INST_instruction_decoder|o_BUS_select[1] ; data_bus:INST_data_bus|o_REGISTER[6] ; i_CORE_CLK   ; instruction_decoder:INST_instruction_decoder|o_BUS_select[0] ; 1.000        ; -0.146     ; 0.835      ;
; -0.383 ; ALU:INST_ALU|r_ALU_Result[7]                                 ; data_bus:INST_data_bus|o_REGISTER[7] ; i_CORE_CLK   ; instruction_decoder:INST_instruction_decoder|o_BUS_select[0] ; 1.000        ; -0.056     ; 0.816      ;
; -0.359 ; ALU:INST_ALU|r_ALU_Result[3]                                 ; data_bus:INST_data_bus|o_REGISTER[3] ; i_CORE_CLK   ; instruction_decoder:INST_instruction_decoder|o_BUS_select[0] ; 1.000        ; -0.078     ; 0.769      ;
; -0.345 ; instruction_decoder:INST_instruction_decoder|o_BUS_select[1] ; data_bus:INST_data_bus|o_REGISTER[7] ; i_CORE_CLK   ; instruction_decoder:INST_instruction_decoder|o_BUS_select[0] ; 1.000        ; -0.058     ; 0.776      ;
; -0.323 ; instruction_decoder:INST_instruction_decoder|o_BUS_select[1] ; data_bus:INST_data_bus|o_REGISTER[4] ; i_CORE_CLK   ; instruction_decoder:INST_instruction_decoder|o_BUS_select[0] ; 1.000        ; -0.057     ; 0.764      ;
; -0.321 ; instruction_decoder:INST_instruction_decoder|o_BUS_select[1] ; data_bus:INST_data_bus|o_REGISTER[5] ; i_CORE_CLK   ; instruction_decoder:INST_instruction_decoder|o_BUS_select[0] ; 1.000        ; -0.058     ; 0.764      ;
; -0.289 ; ALU:INST_ALU|r_ALU_Result[4]                                 ; data_bus:INST_data_bus|o_REGISTER[4] ; i_CORE_CLK   ; instruction_decoder:INST_instruction_decoder|o_BUS_select[0] ; 1.000        ; -0.059     ; 0.728      ;
; -0.251 ; ALU:INST_ALU|r_ALU_Result[6]                                 ; data_bus:INST_data_bus|o_REGISTER[6] ; i_CORE_CLK   ; instruction_decoder:INST_instruction_decoder|o_BUS_select[0] ; 1.000        ; -0.146     ; 0.671      ;
; -0.192 ; MEMORY_CONTROL:INST_MEMORY_CONTROL|o_MC_MUX_data[1]          ; data_bus:INST_data_bus|o_REGISTER[1] ; i_CORE_CLK   ; instruction_decoder:INST_instruction_decoder|o_BUS_select[0] ; 1.000        ; -0.051     ; 0.556      ;
; -0.167 ; ALU:INST_ALU|r_ALU_Result[5]                                 ; data_bus:INST_data_bus|o_REGISTER[5] ; i_CORE_CLK   ; instruction_decoder:INST_instruction_decoder|o_BUS_select[0] ; 1.000        ; -0.058     ; 0.610      ;
; -0.131 ; MEMORY_CONTROL:INST_MEMORY_CONTROL|o_MC_MUX_data[6]          ; data_bus:INST_data_bus|o_REGISTER[6] ; i_CORE_CLK   ; instruction_decoder:INST_instruction_decoder|o_BUS_select[0] ; 1.000        ; -0.146     ; 0.551      ;
; -0.067 ; MEMORY_CONTROL:INST_MEMORY_CONTROL|o_MC_MUX_data[3]          ; data_bus:INST_data_bus|o_REGISTER[3] ; i_CORE_CLK   ; instruction_decoder:INST_instruction_decoder|o_BUS_select[0] ; 1.000        ; -0.076     ; 0.479      ;
; -0.056 ; MEMORY_CONTROL:INST_MEMORY_CONTROL|o_MC_MUX_data[2]          ; data_bus:INST_data_bus|o_REGISTER[2] ; i_CORE_CLK   ; instruction_decoder:INST_instruction_decoder|o_BUS_select[0] ; 1.000        ; -0.073     ; 0.481      ;
; -0.052 ; MEMORY_CONTROL:INST_MEMORY_CONTROL|o_MC_MUX_data[0]          ; data_bus:INST_data_bus|o_REGISTER[0] ; i_CORE_CLK   ; instruction_decoder:INST_instruction_decoder|o_BUS_select[0] ; 1.000        ; -0.074     ; 0.476      ;
; -0.046 ; MEMORY_CONTROL:INST_MEMORY_CONTROL|o_MC_MUX_data[7]          ; data_bus:INST_data_bus|o_REGISTER[7] ; i_CORE_CLK   ; instruction_decoder:INST_instruction_decoder|o_BUS_select[0] ; 1.000        ; -0.058     ; 0.477      ;
; -0.036 ; MEMORY_CONTROL:INST_MEMORY_CONTROL|o_MC_MUX_data[4]          ; data_bus:INST_data_bus|o_REGISTER[4] ; i_CORE_CLK   ; instruction_decoder:INST_instruction_decoder|o_BUS_select[0] ; 1.000        ; -0.057     ; 0.477      ;
; -0.032 ; MEMORY_CONTROL:INST_MEMORY_CONTROL|o_MC_MUX_data[5]          ; data_bus:INST_data_bus|o_REGISTER[5] ; i_CORE_CLK   ; instruction_decoder:INST_instruction_decoder|o_BUS_select[0] ; 1.000        ; -0.058     ; 0.475      ;
+--------+--------------------------------------------------------------+--------------------------------------+--------------+--------------------------------------------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'i_CORE_CLK'                                                                                                                                                                                                                                                                                                                ;
+--------+-----------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                                                                     ; To Node                                                                                                                 ; Launch Clock                                                 ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------+-------------+--------------+------------+------------+
; -0.123 ; instruction_decoder:INST_instruction_decoder|o_BUS_select[0]                                  ; MEMORY_CONTROL:INST_MEMORY_CONTROL|r_MEM_state[0]                                                                       ; instruction_decoder:INST_instruction_decoder|o_BUS_select[0] ; i_CORE_CLK  ; 0.000        ; 1.371      ; 1.467      ;
; -0.006 ; instruction_decoder:INST_instruction_decoder|o_BUS_select[0]                                  ; MEMORY_CONTROL:INST_MEMORY_CONTROL|r_MEM_state[1]                                                                       ; instruction_decoder:INST_instruction_decoder|o_BUS_select[0] ; i_CORE_CLK  ; 0.000        ; 1.371      ; 1.584      ;
; 0.162  ; Program_counter:INST_Program_counter|r_PROG_COUNT[7]                                          ; PROGRAM_MEMORY:INST_PROGRAM_MEMORY|altsyncram:RAM_rtl_0|altsyncram_sp71:auto_generated|ram_block1a2~porta_address_reg0  ; i_CORE_CLK                                                   ; i_CORE_CLK  ; 0.000        ; 0.221      ; 0.487      ;
; 0.166  ; instruction_decoder:INST_instruction_decoder|o_REGISTER_C[0]                                  ; register32x8:INST_GPR|altsyncram:r_REGISTER_rtl_1|altsyncram_6bn1:auto_generated|ram_block1a0~porta_address_reg0        ; i_CORE_CLK                                                   ; i_CORE_CLK  ; 0.000        ; 0.218      ; 0.488      ;
; 0.166  ; instruction_decoder:INST_instruction_decoder|o_REGISTER_C[3]                                  ; register32x8:INST_GPR|altsyncram:r_REGISTER_rtl_1|altsyncram_6bn1:auto_generated|ram_block1a0~porta_address_reg0        ; i_CORE_CLK                                                   ; i_CORE_CLK  ; 0.000        ; 0.218      ; 0.488      ;
; 0.167  ; instruction_decoder:INST_instruction_decoder|o_REGISTER_C[2]                                  ; register32x8:INST_GPR|altsyncram:r_REGISTER_rtl_1|altsyncram_6bn1:auto_generated|ram_block1a0~porta_address_reg0        ; i_CORE_CLK                                                   ; i_CORE_CLK  ; 0.000        ; 0.218      ; 0.489      ;
; 0.167  ; data_bus:INST_data_bus|o_REGISTER[0]                                                          ; register32x8:INST_GPR|r_REGISTER_rtl_1_bypass[11]                                                                       ; instruction_decoder:INST_instruction_decoder|o_BUS_select[0] ; i_CORE_CLK  ; 0.000        ; 0.074      ; 0.355      ;
; 0.171  ; data_bus:INST_data_bus|o_REGISTER[6]                                                          ; register32x8:INST_GPR|r_REGISTER_rtl_0_bypass[23]                                                                       ; instruction_decoder:INST_instruction_decoder|o_BUS_select[0] ; i_CORE_CLK  ; 0.000        ; 0.141      ; 0.426      ;
; 0.174  ; Program_counter:INST_Program_counter|r_PROG_COUNT[4]                                          ; PROGRAM_MEMORY:INST_PROGRAM_MEMORY|altsyncram:RAM_rtl_0|altsyncram_sp71:auto_generated|ram_block1a2~porta_address_reg0  ; i_CORE_CLK                                                   ; i_CORE_CLK  ; 0.000        ; 0.221      ; 0.499      ;
; 0.175  ; instruction_decoder:INST_instruction_decoder|o_REGISTER_C[0]                                  ; register32x8:INST_GPR|altsyncram:r_REGISTER_rtl_0|altsyncram_6bn1:auto_generated|ram_block1a0~porta_address_reg0        ; i_CORE_CLK                                                   ; i_CORE_CLK  ; 0.000        ; 0.214      ; 0.493      ;
; 0.178  ; Program_counter:INST_Program_counter|r_PROG_COUNT[9]                                          ; PROGRAM_MEMORY:INST_PROGRAM_MEMORY|altsyncram:RAM_rtl_0|altsyncram_sp71:auto_generated|ram_block1a1~porta_address_reg0  ; i_CORE_CLK                                                   ; i_CORE_CLK  ; 0.000        ; 0.227      ; 0.509      ;
; 0.178  ; Program_counter:INST_Program_counter|r_PROG_COUNT[9]                                          ; PROGRAM_MEMORY:INST_PROGRAM_MEMORY|altsyncram:RAM_rtl_0|altsyncram_sp71:auto_generated|ram_block1a0~porta_address_reg0  ; i_CORE_CLK                                                   ; i_CORE_CLK  ; 0.000        ; 0.226      ; 0.508      ;
; 0.179  ; Program_counter:INST_Program_counter|r_PROG_COUNT[3]                                          ; PROGRAM_MEMORY:INST_PROGRAM_MEMORY|altsyncram:RAM_rtl_0|altsyncram_sp71:auto_generated|ram_block1a2~porta_address_reg0  ; i_CORE_CLK                                                   ; i_CORE_CLK  ; 0.000        ; 0.221      ; 0.504      ;
; 0.183  ; Program_counter:INST_Program_counter|r_PROG_COUNT[3]                                          ; PROGRAM_MEMORY:INST_PROGRAM_MEMORY|altsyncram:RAM_rtl_0|altsyncram_sp71:auto_generated|ram_block1a13~porta_address_reg0 ; i_CORE_CLK                                                   ; i_CORE_CLK  ; 0.000        ; 0.225      ; 0.512      ;
; 0.185  ; Program_counter:INST_Program_counter|r_PROG_COUNT[4]                                          ; PROGRAM_MEMORY:INST_PROGRAM_MEMORY|altsyncram:RAM_rtl_0|altsyncram_sp71:auto_generated|ram_block1a1~porta_address_reg0  ; i_CORE_CLK                                                   ; i_CORE_CLK  ; 0.000        ; 0.227      ; 0.516      ;
; 0.185  ; Program_counter:INST_Program_counter|r_PROG_COUNT[4]                                          ; PROGRAM_MEMORY:INST_PROGRAM_MEMORY|altsyncram:RAM_rtl_0|altsyncram_sp71:auto_generated|ram_block1a0~porta_address_reg0  ; i_CORE_CLK                                                   ; i_CORE_CLK  ; 0.000        ; 0.226      ; 0.515      ;
; 0.185  ; instruction_decoder:INST_instruction_decoder|o_REGISTER_C[3]                                  ; register32x8:INST_GPR|altsyncram:r_REGISTER_rtl_0|altsyncram_6bn1:auto_generated|ram_block1a0~porta_address_reg0        ; i_CORE_CLK                                                   ; i_CORE_CLK  ; 0.000        ; 0.214      ; 0.503      ;
; 0.186  ; data_bus:INST_data_bus|o_REGISTER[6]                                                          ; register32x8:INST_GPR|r_REGISTER_rtl_1_bypass[23]                                                                       ; instruction_decoder:INST_instruction_decoder|o_BUS_select[0] ; i_CORE_CLK  ; 0.000        ; 0.145      ; 0.445      ;
; 0.187  ; Program_counter:INST_Program_counter|r_PROG_COUNT[6]                                          ; PROGRAM_MEMORY:INST_PROGRAM_MEMORY|altsyncram:RAM_rtl_0|altsyncram_sp71:auto_generated|ram_block1a1~porta_address_reg0  ; i_CORE_CLK                                                   ; i_CORE_CLK  ; 0.000        ; 0.227      ; 0.518      ;
; 0.187  ; Program_counter:INST_Program_counter|r_PROG_COUNT[6]                                          ; PROGRAM_MEMORY:INST_PROGRAM_MEMORY|altsyncram:RAM_rtl_0|altsyncram_sp71:auto_generated|ram_block1a0~porta_address_reg0  ; i_CORE_CLK                                                   ; i_CORE_CLK  ; 0.000        ; 0.226      ; 0.517      ;
; 0.187  ; ALU:INST_ALU|r_ALU_Result[7]                                                                  ; ALU:INST_ALU|r_ALU_Result[7]                                                                                            ; i_CORE_CLK                                                   ; i_CORE_CLK  ; 0.000        ; 0.036      ; 0.307      ;
; 0.187  ; ALU:INST_ALU|r_ALU_Result[3]                                                                  ; ALU:INST_ALU|r_ALU_Result[3]                                                                                            ; i_CORE_CLK                                                   ; i_CORE_CLK  ; 0.000        ; 0.036      ; 0.307      ;
; 0.187  ; ALU:INST_ALU|tmp[8]                                                                           ; ALU:INST_ALU|tmp[8]                                                                                                     ; i_CORE_CLK                                                   ; i_CORE_CLK  ; 0.000        ; 0.036      ; 0.307      ;
; 0.187  ; ALU:INST_ALU|r_ALU_Result[0]                                                                  ; ALU:INST_ALU|r_ALU_Result[0]                                                                                            ; i_CORE_CLK                                                   ; i_CORE_CLK  ; 0.000        ; 0.036      ; 0.307      ;
; 0.188  ; MEMORY_CONTROL:INST_MEMORY_CONTROL|o_MC_RAM_address[1]                                        ; MEMORY_CONTROL:INST_MEMORY_CONTROL|o_MC_RAM_address[1]                                                                  ; i_CORE_CLK                                                   ; i_CORE_CLK  ; 0.000        ; 0.035      ; 0.307      ;
; 0.188  ; MEMORY_CONTROL:INST_MEMORY_CONTROL|o_MC_RAM_address[2]                                        ; MEMORY_CONTROL:INST_MEMORY_CONTROL|o_MC_RAM_address[2]                                                                  ; i_CORE_CLK                                                   ; i_CORE_CLK  ; 0.000        ; 0.035      ; 0.307      ;
; 0.188  ; MEMORY_CONTROL:INST_MEMORY_CONTROL|o_MC_RAM_address[3]                                        ; MEMORY_CONTROL:INST_MEMORY_CONTROL|o_MC_RAM_address[3]                                                                  ; i_CORE_CLK                                                   ; i_CORE_CLK  ; 0.000        ; 0.035      ; 0.307      ;
; 0.188  ; MEMORY_CONTROL:INST_MEMORY_CONTROL|o_MC_RAM_address[4]                                        ; MEMORY_CONTROL:INST_MEMORY_CONTROL|o_MC_RAM_address[4]                                                                  ; i_CORE_CLK                                                   ; i_CORE_CLK  ; 0.000        ; 0.035      ; 0.307      ;
; 0.188  ; MEMORY_CONTROL:INST_MEMORY_CONTROL|o_MC_RAM_address[5]                                        ; MEMORY_CONTROL:INST_MEMORY_CONTROL|o_MC_RAM_address[5]                                                                  ; i_CORE_CLK                                                   ; i_CORE_CLK  ; 0.000        ; 0.035      ; 0.307      ;
; 0.188  ; MEMORY_CONTROL:INST_MEMORY_CONTROL|o_MC_RAM_address[6]                                        ; MEMORY_CONTROL:INST_MEMORY_CONTROL|o_MC_RAM_address[6]                                                                  ; i_CORE_CLK                                                   ; i_CORE_CLK  ; 0.000        ; 0.035      ; 0.307      ;
; 0.188  ; MEMORY_CONTROL:INST_MEMORY_CONTROL|o_MC_RAM_address[7]                                        ; MEMORY_CONTROL:INST_MEMORY_CONTROL|o_MC_RAM_address[7]                                                                  ; i_CORE_CLK                                                   ; i_CORE_CLK  ; 0.000        ; 0.035      ; 0.307      ;
; 0.188  ; MEMORY_CONTROL:INST_MEMORY_CONTROL|o_MC_RAM_address[8]                                        ; MEMORY_CONTROL:INST_MEMORY_CONTROL|o_MC_RAM_address[8]                                                                  ; i_CORE_CLK                                                   ; i_CORE_CLK  ; 0.000        ; 0.035      ; 0.307      ;
; 0.188  ; MEMORY_CONTROL:INST_MEMORY_CONTROL|o_MC_RAM_address[9]                                        ; MEMORY_CONTROL:INST_MEMORY_CONTROL|o_MC_RAM_address[9]                                                                  ; i_CORE_CLK                                                   ; i_CORE_CLK  ; 0.000        ; 0.035      ; 0.307      ;
; 0.188  ; MEMORY_CONTROL:INST_MEMORY_CONTROL|o_MC_RAM_address[10]                                       ; MEMORY_CONTROL:INST_MEMORY_CONTROL|o_MC_RAM_address[10]                                                                 ; i_CORE_CLK                                                   ; i_CORE_CLK  ; 0.000        ; 0.035      ; 0.307      ;
; 0.188  ; ALU:INST_ALU|r_ALU_Result[4]                                                                  ; ALU:INST_ALU|r_ALU_Result[4]                                                                                            ; i_CORE_CLK                                                   ; i_CORE_CLK  ; 0.000        ; 0.035      ; 0.307      ;
; 0.188  ; MEMORY_CONTROL:INST_MEMORY_CONTROL|r_MC_CU_ready                                              ; MEMORY_CONTROL:INST_MEMORY_CONTROL|r_MC_CU_ready                                                                        ; i_CORE_CLK                                                   ; i_CORE_CLK  ; 0.000        ; 0.035      ; 0.307      ;
; 0.188  ; ALU:INST_ALU|r_ALU_Result[2]                                                                  ; ALU:INST_ALU|r_ALU_Result[2]                                                                                            ; i_CORE_CLK                                                   ; i_CORE_CLK  ; 0.000        ; 0.035      ; 0.307      ;
; 0.188  ; ALU:INST_ALU|r_ALU_Result[1]                                                                  ; ALU:INST_ALU|r_ALU_Result[1]                                                                                            ; i_CORE_CLK                                                   ; i_CORE_CLK  ; 0.000        ; 0.035      ; 0.307      ;
; 0.188  ; MEMORY_CONTROL:INST_MEMORY_CONTROL|o_MC_RAM_write_enable                                      ; MEMORY_CONTROL:INST_MEMORY_CONTROL|o_MC_RAM_write_enable                                                                ; i_CORE_CLK                                                   ; i_CORE_CLK  ; 0.000        ; 0.035      ; 0.307      ;
; 0.189  ; Program_counter:INST_Program_counter|r_PROG_COUNT[6]                                          ; PROGRAM_MEMORY:INST_PROGRAM_MEMORY|altsyncram:RAM_rtl_0|altsyncram_sp71:auto_generated|ram_block1a13~porta_address_reg0 ; i_CORE_CLK                                                   ; i_CORE_CLK  ; 0.000        ; 0.225      ; 0.518      ;
; 0.190  ; Program_counter:INST_Program_counter|r_PROG_COUNT[8]                                          ; PROGRAM_MEMORY:INST_PROGRAM_MEMORY|altsyncram:RAM_rtl_0|altsyncram_sp71:auto_generated|ram_block1a1~porta_address_reg0  ; i_CORE_CLK                                                   ; i_CORE_CLK  ; 0.000        ; 0.227      ; 0.521      ;
; 0.193  ; register32x8:INST_GPR|r_REGISTER_rtl_0_bypass[24]                                             ; register32x8:INST_GPR|o_GPR_ALU_data_A[6]                                                                               ; i_CORE_CLK                                                   ; i_CORE_CLK  ; 0.000        ; 0.035      ; 0.312      ;
; 0.193  ; register32x8:INST_GPR|r_REGISTER_rtl_1_bypass[20]                                             ; register32x8:INST_GPR|o_GPR_ALU_data_B[4]                                                                               ; i_CORE_CLK                                                   ; i_CORE_CLK  ; 0.000        ; 0.036      ; 0.313      ;
; 0.194  ; register32x8:INST_GPR|r_REGISTER_rtl_1_bypass[12]                                             ; register32x8:INST_GPR|o_GPR_ALU_data_B[0]                                                                               ; i_CORE_CLK                                                   ; i_CORE_CLK  ; 0.000        ; 0.035      ; 0.313      ;
; 0.194  ; register32x8:INST_GPR|r_REGISTER_rtl_1_bypass[14]                                             ; register32x8:INST_GPR|o_GPR_ALU_data_B[1]                                                                               ; i_CORE_CLK                                                   ; i_CORE_CLK  ; 0.000        ; 0.036      ; 0.314      ;
; 0.194  ; branch_control:INST_branch_control|o_ADDRESS[0]                                               ; Program_counter:INST_Program_counter|r_PROG_COUNT[0]                                                                    ; i_CORE_CLK                                                   ; i_CORE_CLK  ; 0.000        ; 0.035      ; 0.313      ;
; 0.194  ; Program_counter:INST_Program_counter|r_PROG_COUNT[3]                                          ; PROGRAM_MEMORY:INST_PROGRAM_MEMORY|altsyncram:RAM_rtl_0|altsyncram_sp71:auto_generated|ram_block1a0~porta_address_reg0  ; i_CORE_CLK                                                   ; i_CORE_CLK  ; 0.000        ; 0.226      ; 0.524      ;
; 0.195  ; control_unit:INST_control_unit|r_state[1]                                                     ; control_unit:INST_control_unit|r_state[1]                                                                               ; i_CORE_CLK                                                   ; i_CORE_CLK  ; 0.000        ; 0.035      ; 0.314      ;
; 0.195  ; control_unit:INST_control_unit|r_state[3]                                                     ; control_unit:INST_control_unit|r_state[3]                                                                               ; i_CORE_CLK                                                   ; i_CORE_CLK  ; 0.000        ; 0.035      ; 0.314      ;
; 0.196  ; branch_control:INST_branch_control|o_ADDRESS[1]                                               ; Program_counter:INST_Program_counter|r_PROG_COUNT[1]                                                                    ; i_CORE_CLK                                                   ; i_CORE_CLK  ; 0.000        ; 0.035      ; 0.315      ;
; 0.197  ; data_bus:INST_data_bus|o_REGISTER[2]                                                          ; register32x8:INST_GPR|r_REGISTER_rtl_0_bypass[15]                                                                       ; instruction_decoder:INST_instruction_decoder|o_BUS_select[0] ; i_CORE_CLK  ; 0.000        ; 0.073      ; 0.384      ;
; 0.197  ; data_bus:INST_data_bus|o_REGISTER[2]                                                          ; register32x8:INST_GPR|r_REGISTER_rtl_1_bypass[15]                                                                       ; instruction_decoder:INST_instruction_decoder|o_BUS_select[0] ; i_CORE_CLK  ; 0.000        ; 0.073      ; 0.384      ;
; 0.203  ; Program_counter:INST_Program_counter|r_PROG_COUNT[8]                                          ; PROGRAM_MEMORY:INST_PROGRAM_MEMORY|altsyncram:RAM_rtl_0|altsyncram_sp71:auto_generated|ram_block1a0~porta_address_reg0  ; i_CORE_CLK                                                   ; i_CORE_CLK  ; 0.000        ; 0.226      ; 0.533      ;
; 0.203  ; instruction_decoder:INST_instruction_decoder|o_REGISTER_C[2]                                  ; register32x8:INST_GPR|altsyncram:r_REGISTER_rtl_0|altsyncram_6bn1:auto_generated|ram_block1a0~porta_address_reg0        ; i_CORE_CLK                                                   ; i_CORE_CLK  ; 0.000        ; 0.214      ; 0.521      ;
; 0.207  ; Program_counter:INST_Program_counter|r_PROG_COUNT[3]                                          ; PROGRAM_MEMORY:INST_PROGRAM_MEMORY|altsyncram:RAM_rtl_0|altsyncram_sp71:auto_generated|ram_block1a1~porta_address_reg0  ; i_CORE_CLK                                                   ; i_CORE_CLK  ; 0.000        ; 0.227      ; 0.538      ;
; 0.209  ; instruction_decoder:INST_instruction_decoder|o_REGISTER_C[3]                                  ; register32x8:INST_GPR|r_REGISTER_rtl_1_bypass[7]                                                                        ; i_CORE_CLK                                                   ; i_CORE_CLK  ; 0.000        ; 0.035      ; 0.328      ;
; 0.212  ; data_bus:INST_data_bus|o_REGISTER[6]                                                          ; register32x8:INST_GPR|altsyncram:r_REGISTER_rtl_1|altsyncram_6bn1:auto_generated|ram_block1a0~porta_datain_reg0         ; instruction_decoder:INST_instruction_decoder|o_BUS_select[0] ; i_CORE_CLK  ; 0.000        ; 0.330      ; 0.676      ;
; 0.213  ; instruction_decoder:INST_instruction_decoder|o_REGISTER_C[3]                                  ; register32x8:INST_GPR|r_REGISTER_rtl_0_bypass[7]                                                                        ; i_CORE_CLK                                                   ; i_CORE_CLK  ; 0.000        ; 0.035      ; 0.332      ;
; 0.220  ; data_bus:INST_data_bus|o_REGISTER[1]                                                          ; register32x8:INST_GPR|r_REGISTER_rtl_0_bypass[13]                                                                       ; instruction_decoder:INST_instruction_decoder|o_BUS_select[0] ; i_CORE_CLK  ; 0.000        ; 0.051      ; 0.385      ;
; 0.222  ; data_bus:INST_data_bus|o_REGISTER[1]                                                          ; register32x8:INST_GPR|r_REGISTER_rtl_1_bypass[13]                                                                       ; instruction_decoder:INST_instruction_decoder|o_BUS_select[0] ; i_CORE_CLK  ; 0.000        ; 0.051      ; 0.387      ;
; 0.224  ; MEMORY_CONTROL:INST_MEMORY_CONTROL|r_MEM_state[1]                                             ; MEMORY_CONTROL:INST_MEMORY_CONTROL|r_MC_CU_ready                                                                        ; i_CORE_CLK                                                   ; i_CORE_CLK  ; 0.000        ; 0.035      ; 0.343      ;
; 0.232  ; control_unit:INST_control_unit|r_state[0]                                                     ; control_unit:INST_control_unit|r_state[1]                                                                               ; i_CORE_CLK                                                   ; i_CORE_CLK  ; 0.000        ; 0.035      ; 0.351      ;
; 0.235  ; data_bus:INST_data_bus|o_REGISTER[3]                                                          ; register32x8:INST_GPR|r_REGISTER_rtl_0_bypass[17]                                                                       ; instruction_decoder:INST_instruction_decoder|o_BUS_select[0] ; i_CORE_CLK  ; 0.000        ; 0.076      ; 0.425      ;
; 0.236  ; data_bus:INST_data_bus|o_REGISTER[3]                                                          ; register32x8:INST_GPR|r_REGISTER_rtl_1_bypass[17]                                                                       ; instruction_decoder:INST_instruction_decoder|o_BUS_select[0] ; i_CORE_CLK  ; 0.000        ; 0.076      ; 0.426      ;
; 0.238  ; data_bus:INST_data_bus|o_REGISTER[4]                                                          ; register32x8:INST_GPR|r_REGISTER_rtl_1_bypass[19]                                                                       ; instruction_decoder:INST_instruction_decoder|o_BUS_select[0] ; i_CORE_CLK  ; 0.000        ; 0.056      ; 0.408      ;
; 0.239  ; data_bus:INST_data_bus|o_REGISTER[4]                                                          ; register32x8:INST_GPR|r_REGISTER_rtl_0_bypass[19]                                                                       ; instruction_decoder:INST_instruction_decoder|o_BUS_select[0] ; i_CORE_CLK  ; 0.000        ; 0.056      ; 0.409      ;
; 0.242  ; data_bus:INST_data_bus|o_REGISTER[5]                                                          ; register32x8:INST_GPR|r_REGISTER_rtl_1_bypass[21]                                                                       ; instruction_decoder:INST_instruction_decoder|o_BUS_select[0] ; i_CORE_CLK  ; 0.000        ; 0.057      ; 0.413      ;
; 0.243  ; data_bus:INST_data_bus|o_REGISTER[5]                                                          ; register32x8:INST_GPR|r_REGISTER_rtl_0_bypass[21]                                                                       ; instruction_decoder:INST_instruction_decoder|o_BUS_select[0] ; i_CORE_CLK  ; 0.000        ; 0.057      ; 0.414      ;
; 0.247  ; data_bus:INST_data_bus|o_REGISTER[0]                                                          ; register32x8:INST_GPR|altsyncram:r_REGISTER_rtl_0|altsyncram_6bn1:auto_generated|ram_block1a0~porta_datain_reg0         ; instruction_decoder:INST_instruction_decoder|o_BUS_select[0] ; i_CORE_CLK  ; 0.000        ; 0.258      ; 0.639      ;
; 0.252  ; DATA_RAM:INST_DATA_RAM|MEMORY_rtl_0_bypass[42]                                                ; DATA_RAM:INST_DATA_RAM|o_RAM_MC_data[6]                                                                                 ; i_CORE_CLK                                                   ; i_CORE_CLK  ; 0.000        ; 0.035      ; 0.371      ;
; 0.253  ; register32x8:INST_GPR|r_REGISTER_rtl_1_bypass[18]                                             ; register32x8:INST_GPR|o_GPR_ALU_data_B[3]                                                                               ; i_CORE_CLK                                                   ; i_CORE_CLK  ; 0.000        ; 0.036      ; 0.373      ;
; 0.253  ; Program_counter:INST_Program_counter|r_PROG_COUNT[1]                                          ; PROGRAM_MEMORY:INST_PROGRAM_MEMORY|altsyncram:RAM_rtl_0|altsyncram_sp71:auto_generated|ram_block1a2~porta_address_reg0  ; i_CORE_CLK                                                   ; i_CORE_CLK  ; 0.000        ; 0.221      ; 0.578      ;
; 0.254  ; register32x8:INST_GPR|r_REGISTER_rtl_0_bypass[14]                                             ; register32x8:INST_GPR|o_GPR_ALU_data_A[1]                                                                               ; i_CORE_CLK                                                   ; i_CORE_CLK  ; 0.000        ; 0.035      ; 0.373      ;
; 0.254  ; DATA_RAM:INST_DATA_RAM|MEMORY_rtl_0_bypass[34]                                                ; DATA_RAM:INST_DATA_RAM|o_RAM_MC_data[2]                                                                                 ; i_CORE_CLK                                                   ; i_CORE_CLK  ; 0.000        ; 0.036      ; 0.374      ;
; 0.254  ; DATA_RAM:INST_DATA_RAM|MEMORY_rtl_0_bypass[43]                                                ; DATA_RAM:INST_DATA_RAM|o_RAM_MC_data[7]                                                                                 ; i_CORE_CLK                                                   ; i_CORE_CLK  ; 0.000        ; 0.036      ; 0.374      ;
; 0.254  ; DATA_RAM:INST_DATA_RAM|MEMORY_rtl_0_bypass[31]                                                ; DATA_RAM:INST_DATA_RAM|o_RAM_MC_data[1]                                                                                 ; i_CORE_CLK                                                   ; i_CORE_CLK  ; 0.000        ; 0.035      ; 0.373      ;
; 0.255  ; DATA_RAM:INST_DATA_RAM|altsyncram:MEMORY_rtl_0|altsyncram_lgn1:auto_generated|addr_store_b[0] ; DATA_RAM:INST_DATA_RAM|altsyncram:MEMORY_rtl_0|altsyncram_lgn1:auto_generated|address_reg_b[0]                          ; i_CORE_CLK                                                   ; i_CORE_CLK  ; 0.000        ; 0.036      ; 0.375      ;
; 0.259  ; data_bus:INST_data_bus|o_REGISTER[2]                                                          ; register32x8:INST_GPR|altsyncram:r_REGISTER_rtl_1|altsyncram_6bn1:auto_generated|ram_block1a0~porta_datain_reg0         ; instruction_decoder:INST_instruction_decoder|o_BUS_select[0] ; i_CORE_CLK  ; 0.000        ; 0.261      ; 0.654      ;
; 0.262  ; DATA_RAM:INST_DATA_RAM|MEMORY_rtl_0_bypass[30]                                                ; DATA_RAM:INST_DATA_RAM|o_RAM_MC_data[0]                                                                                 ; i_CORE_CLK                                                   ; i_CORE_CLK  ; 0.000        ; 0.036      ; 0.382      ;
; 0.262  ; data_bus:INST_data_bus|o_REGISTER[5]                                                          ; register32x8:INST_GPR|altsyncram:r_REGISTER_rtl_1|altsyncram_6bn1:auto_generated|ram_block1a0~porta_datain_reg0         ; instruction_decoder:INST_instruction_decoder|o_BUS_select[0] ; i_CORE_CLK  ; 0.000        ; 0.242      ; 0.638      ;
; 0.264  ; data_bus:INST_data_bus|o_REGISTER[6]                                                          ; register32x8:INST_GPR|altsyncram:r_REGISTER_rtl_0|altsyncram_6bn1:auto_generated|ram_block1a0~porta_datain_reg0         ; instruction_decoder:INST_instruction_decoder|o_BUS_select[0] ; i_CORE_CLK  ; 0.000        ; 0.326      ; 0.724      ;
; 0.267  ; data_bus:INST_data_bus|o_REGISTER[2]                                                          ; register32x8:INST_GPR|altsyncram:r_REGISTER_rtl_0|altsyncram_6bn1:auto_generated|ram_block1a0~porta_datain_reg0         ; instruction_decoder:INST_instruction_decoder|o_BUS_select[0] ; i_CORE_CLK  ; 0.000        ; 0.257      ; 0.658      ;
; 0.267  ; data_bus:INST_data_bus|o_REGISTER[0]                                                          ; register32x8:INST_GPR|altsyncram:r_REGISTER_rtl_1|altsyncram_6bn1:auto_generated|ram_block1a0~porta_datain_reg0         ; instruction_decoder:INST_instruction_decoder|o_BUS_select[0] ; i_CORE_CLK  ; 0.000        ; 0.262      ; 0.663      ;
; 0.275  ; Program_counter:INST_Program_counter|r_PROG_COUNT[5]                                          ; PROGRAM_MEMORY:INST_PROGRAM_MEMORY|altsyncram:RAM_rtl_0|altsyncram_sp71:auto_generated|ram_block1a2~porta_address_reg0  ; i_CORE_CLK                                                   ; i_CORE_CLK  ; 0.000        ; 0.221      ; 0.600      ;
; 0.280  ; MEMORY_CONTROL:INST_MEMORY_CONTROL|o_MC_RAM_address[13]                                       ; DATA_RAM:INST_DATA_RAM|MEMORY_rtl_0_bypass[27]                                                                          ; i_CORE_CLK                                                   ; i_CORE_CLK  ; 0.000        ; 0.036      ; 0.400      ;
; 0.286  ; MEMORY_CONTROL:INST_MEMORY_CONTROL|r_MEM_state[0]                                             ; MEMORY_CONTROL:INST_MEMORY_CONTROL|o_MC_RAM_write_enable                                                                ; i_CORE_CLK                                                   ; i_CORE_CLK  ; 0.000        ; 0.034      ; 0.404      ;
; 0.288  ; data_bus:INST_data_bus|o_REGISTER[5]                                                          ; register32x8:INST_GPR|altsyncram:r_REGISTER_rtl_0|altsyncram_6bn1:auto_generated|ram_block1a0~porta_datain_reg0         ; instruction_decoder:INST_instruction_decoder|o_BUS_select[0] ; i_CORE_CLK  ; 0.000        ; 0.238      ; 0.660      ;
; 0.288  ; data_bus:INST_data_bus|o_REGISTER[1]                                                          ; register32x8:INST_GPR|altsyncram:r_REGISTER_rtl_1|altsyncram_6bn1:auto_generated|ram_block1a0~porta_datain_reg0         ; instruction_decoder:INST_instruction_decoder|o_BUS_select[0] ; i_CORE_CLK  ; 0.000        ; 0.239      ; 0.661      ;
; 0.292  ; data_bus:INST_data_bus|o_REGISTER[7]                                                          ; register32x8:INST_GPR|altsyncram:r_REGISTER_rtl_1|altsyncram_6bn1:auto_generated|ram_block1a0~porta_datain_reg0         ; instruction_decoder:INST_instruction_decoder|o_BUS_select[0] ; i_CORE_CLK  ; 0.000        ; 0.242      ; 0.668      ;
; 0.293  ; Program_counter:INST_Program_counter|r_PROG_COUNT[2]                                          ; PROGRAM_MEMORY:INST_PROGRAM_MEMORY|altsyncram:RAM_rtl_0|altsyncram_sp71:auto_generated|ram_block1a13~porta_address_reg0 ; i_CORE_CLK                                                   ; i_CORE_CLK  ; 0.000        ; 0.225      ; 0.622      ;
; 0.294  ; data_bus:INST_data_bus|o_REGISTER[1]                                                          ; register32x8:INST_GPR|altsyncram:r_REGISTER_rtl_0|altsyncram_6bn1:auto_generated|ram_block1a0~porta_datain_reg0         ; instruction_decoder:INST_instruction_decoder|o_BUS_select[0] ; i_CORE_CLK  ; 0.000        ; 0.235      ; 0.663      ;
; 0.295  ; register32x8:INST_GPR|r_REGISTER_rtl_1_bypass[13]                                             ; register32x8:INST_GPR|o_GPR_ALU_data_B[1]                                                                               ; i_CORE_CLK                                                   ; i_CORE_CLK  ; 0.000        ; 0.036      ; 0.415      ;
; 0.296  ; register32x8:INST_GPR|r_REGISTER_rtl_1_bypass[15]                                             ; register32x8:INST_GPR|o_GPR_ALU_data_B[2]                                                                               ; i_CORE_CLK                                                   ; i_CORE_CLK  ; 0.000        ; 0.036      ; 0.416      ;
; 0.296  ; register32x8:INST_GPR|r_REGISTER_rtl_0_bypass[21]                                             ; register32x8:INST_GPR|o_GPR_ALU_data_A[5]                                                                               ; i_CORE_CLK                                                   ; i_CORE_CLK  ; 0.000        ; 0.035      ; 0.415      ;
; 0.296  ; register32x8:INST_GPR|r_REGISTER_rtl_0_bypass[19]                                             ; register32x8:INST_GPR|o_GPR_ALU_data_A[4]                                                                               ; i_CORE_CLK                                                   ; i_CORE_CLK  ; 0.000        ; 0.035      ; 0.415      ;
; 0.296  ; DATA_RAM:INST_DATA_RAM|MEMORY_rtl_0_bypass[39]                                                ; DATA_RAM:INST_DATA_RAM|o_RAM_MC_data[5]                                                                                 ; i_CORE_CLK                                                   ; i_CORE_CLK  ; 0.000        ; 0.035      ; 0.415      ;
; 0.297  ; DATA_RAM:INST_DATA_RAM|MEMORY_rtl_0_bypass[29]                                                ; DATA_RAM:INST_DATA_RAM|o_RAM_MC_data[0]                                                                                 ; i_CORE_CLK                                                   ; i_CORE_CLK  ; 0.000        ; 0.036      ; 0.417      ;
; 0.298  ; Program_counter:INST_Program_counter|r_PROG_COUNT[2]                                          ; PROGRAM_MEMORY:INST_PROGRAM_MEMORY|altsyncram:RAM_rtl_0|altsyncram_sp71:auto_generated|ram_block1a1~porta_address_reg0  ; i_CORE_CLK                                                   ; i_CORE_CLK  ; 0.000        ; 0.227      ; 0.629      ;
; 0.298  ; Program_counter:INST_Program_counter|r_PROG_COUNT[2]                                          ; PROGRAM_MEMORY:INST_PROGRAM_MEMORY|altsyncram:RAM_rtl_0|altsyncram_sp71:auto_generated|ram_block1a0~porta_address_reg0  ; i_CORE_CLK                                                   ; i_CORE_CLK  ; 0.000        ; 0.226      ; 0.628      ;
; 0.299  ; MEMORY_CONTROL:INST_MEMORY_CONTROL|o_MC_RAM_data[2]                                           ; DATA_RAM:INST_DATA_RAM|altsyncram:MEMORY_rtl_0|altsyncram_lgn1:auto_generated|ram_block1a2~porta_datain_reg0            ; i_CORE_CLK                                                   ; i_CORE_CLK  ; 0.000        ; 0.227      ; 0.630      ;
+--------+-----------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------+-------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'instruction_decoder:INST_instruction_decoder|o_BUS_select[0]'                                                                                                                                          ;
+-------+--------------------------------------------------------------+--------------------------------------+--------------+--------------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                    ; To Node                              ; Launch Clock ; Latch Clock                                                  ; Relationship ; Clock Skew ; Data Delay ;
+-------+--------------------------------------------------------------+--------------------------------------+--------------+--------------------------------------------------------------+--------------+------------+------------+
; 0.355 ; MEMORY_CONTROL:INST_MEMORY_CONTROL|o_MC_MUX_data[5]          ; data_bus:INST_data_bus|o_REGISTER[5] ; i_CORE_CLK   ; instruction_decoder:INST_instruction_decoder|o_BUS_select[0] ; 0.000        ; 0.046      ; 0.431      ;
; 0.356 ; MEMORY_CONTROL:INST_MEMORY_CONTROL|o_MC_MUX_data[4]          ; data_bus:INST_data_bus|o_REGISTER[4] ; i_CORE_CLK   ; instruction_decoder:INST_instruction_decoder|o_BUS_select[0] ; 0.000        ; 0.048      ; 0.434      ;
; 0.357 ; MEMORY_CONTROL:INST_MEMORY_CONTROL|o_MC_MUX_data[7]          ; data_bus:INST_data_bus|o_REGISTER[7] ; i_CORE_CLK   ; instruction_decoder:INST_instruction_decoder|o_BUS_select[0] ; 0.000        ; 0.047      ; 0.434      ;
; 0.372 ; MEMORY_CONTROL:INST_MEMORY_CONTROL|o_MC_MUX_data[0]          ; data_bus:INST_data_bus|o_REGISTER[0] ; i_CORE_CLK   ; instruction_decoder:INST_instruction_decoder|o_BUS_select[0] ; 0.000        ; 0.030      ; 0.432      ;
; 0.374 ; MEMORY_CONTROL:INST_MEMORY_CONTROL|o_MC_MUX_data[2]          ; data_bus:INST_data_bus|o_REGISTER[2] ; i_CORE_CLK   ; instruction_decoder:INST_instruction_decoder|o_BUS_select[0] ; 0.000        ; 0.031      ; 0.435      ;
; 0.376 ; MEMORY_CONTROL:INST_MEMORY_CONTROL|o_MC_MUX_data[3]          ; data_bus:INST_data_bus|o_REGISTER[3] ; i_CORE_CLK   ; instruction_decoder:INST_instruction_decoder|o_BUS_select[0] ; 0.000        ; 0.028      ; 0.434      ;
; 0.417 ; MEMORY_CONTROL:INST_MEMORY_CONTROL|o_MC_MUX_data[1]          ; data_bus:INST_data_bus|o_REGISTER[1] ; i_CORE_CLK   ; instruction_decoder:INST_instruction_decoder|o_BUS_select[0] ; 0.000        ; 0.056      ; 0.503      ;
; 0.457 ; ALU:INST_ALU|r_ALU_Result[5]                                 ; data_bus:INST_data_bus|o_REGISTER[5] ; i_CORE_CLK   ; instruction_decoder:INST_instruction_decoder|o_BUS_select[0] ; 0.000        ; 0.046      ; 0.533      ;
; 0.506 ; MEMORY_CONTROL:INST_MEMORY_CONTROL|o_MC_MUX_data[6]          ; data_bus:INST_data_bus|o_REGISTER[6] ; i_CORE_CLK   ; instruction_decoder:INST_instruction_decoder|o_BUS_select[0] ; 0.000        ; -0.045     ; 0.491      ;
; 0.560 ; instruction_decoder:INST_instruction_decoder|o_BUS_select[1] ; data_bus:INST_data_bus|o_REGISTER[7] ; i_CORE_CLK   ; instruction_decoder:INST_instruction_decoder|o_BUS_select[0] ; 0.000        ; 0.047      ; 0.637      ;
; 0.563 ; ALU:INST_ALU|r_ALU_Result[4]                                 ; data_bus:INST_data_bus|o_REGISTER[4] ; i_CORE_CLK   ; instruction_decoder:INST_instruction_decoder|o_BUS_select[0] ; 0.000        ; 0.045      ; 0.638      ;
; 0.574 ; instruction_decoder:INST_instruction_decoder|o_BUS_select[1] ; data_bus:INST_data_bus|o_REGISTER[4] ; i_CORE_CLK   ; instruction_decoder:INST_instruction_decoder|o_BUS_select[0] ; 0.000        ; 0.048      ; 0.652      ;
; 0.575 ; instruction_decoder:INST_instruction_decoder|o_BUS_select[1] ; data_bus:INST_data_bus|o_REGISTER[5] ; i_CORE_CLK   ; instruction_decoder:INST_instruction_decoder|o_BUS_select[0] ; 0.000        ; 0.046      ; 0.651      ;
; 0.593 ; ALU:INST_ALU|r_ALU_Result[6]                                 ; data_bus:INST_data_bus|o_REGISTER[6] ; i_CORE_CLK   ; instruction_decoder:INST_instruction_decoder|o_BUS_select[0] ; 0.000        ; -0.045     ; 0.578      ;
; 0.604 ; ALU:INST_ALU|r_ALU_Result[7]                                 ; data_bus:INST_data_bus|o_REGISTER[7] ; i_CORE_CLK   ; instruction_decoder:INST_instruction_decoder|o_BUS_select[0] ; 0.000        ; 0.049      ; 0.683      ;
; 0.611 ; ALU:INST_ALU|r_ALU_Result[3]                                 ; data_bus:INST_data_bus|o_REGISTER[3] ; i_CORE_CLK   ; instruction_decoder:INST_instruction_decoder|o_BUS_select[0] ; 0.000        ; 0.026      ; 0.667      ;
; 0.670 ; instruction_decoder:INST_instruction_decoder|o_BUS_select[1] ; data_bus:INST_data_bus|o_REGISTER[1] ; i_CORE_CLK   ; instruction_decoder:INST_instruction_decoder|o_BUS_select[0] ; 0.000        ; 0.052      ; 0.752      ;
; 0.714 ; ALU:INST_ALU|r_ALU_Result[2]                                 ; data_bus:INST_data_bus|o_REGISTER[2] ; i_CORE_CLK   ; instruction_decoder:INST_instruction_decoder|o_BUS_select[0] ; 0.000        ; 0.033      ; 0.777      ;
; 0.719 ; ALU:INST_ALU|r_ALU_Result[0]                                 ; data_bus:INST_data_bus|o_REGISTER[0] ; i_CORE_CLK   ; instruction_decoder:INST_instruction_decoder|o_BUS_select[0] ; 0.000        ; 0.031      ; 0.780      ;
; 0.722 ; instruction_decoder:INST_instruction_decoder|o_BUS_select[1] ; data_bus:INST_data_bus|o_REGISTER[6] ; i_CORE_CLK   ; instruction_decoder:INST_instruction_decoder|o_BUS_select[0] ; 0.000        ; -0.045     ; 0.707      ;
; 0.744 ; instruction_decoder:INST_instruction_decoder|o_BUS_select[1] ; data_bus:INST_data_bus|o_REGISTER[2] ; i_CORE_CLK   ; instruction_decoder:INST_instruction_decoder|o_BUS_select[0] ; 0.000        ; 0.027      ; 0.801      ;
; 0.744 ; instruction_decoder:INST_instruction_decoder|o_BUS_select[1] ; data_bus:INST_data_bus|o_REGISTER[0] ; i_CORE_CLK   ; instruction_decoder:INST_instruction_decoder|o_BUS_select[0] ; 0.000        ; 0.026      ; 0.800      ;
; 0.744 ; ALU:INST_ALU|r_ALU_Result[1]                                 ; data_bus:INST_data_bus|o_REGISTER[1] ; i_CORE_CLK   ; instruction_decoder:INST_instruction_decoder|o_BUS_select[0] ; 0.000        ; 0.058      ; 0.832      ;
; 0.746 ; instruction_decoder:INST_instruction_decoder|o_BUS_select[1] ; data_bus:INST_data_bus|o_REGISTER[3] ; i_CORE_CLK   ; instruction_decoder:INST_instruction_decoder|o_BUS_select[0] ; 0.000        ; 0.024      ; 0.800      ;
; 0.747 ; MEMORY_CONTROL:INST_MEMORY_CONTROL|o_MC_MUX_data[7]          ; data_bus:INST_data_bus|o_MEMORY[7]   ; i_CORE_CLK   ; instruction_decoder:INST_instruction_decoder|o_BUS_select[0] ; -0.500       ; 0.155      ; 0.432      ;
; 0.747 ; MEMORY_CONTROL:INST_MEMORY_CONTROL|o_MC_MUX_data[5]          ; data_bus:INST_data_bus|o_MEMORY[5]   ; i_CORE_CLK   ; instruction_decoder:INST_instruction_decoder|o_BUS_select[0] ; -0.500       ; 0.155      ; 0.432      ;
; 0.750 ; MEMORY_CONTROL:INST_MEMORY_CONTROL|o_MC_MUX_data[4]          ; data_bus:INST_data_bus|o_MEMORY[4]   ; i_CORE_CLK   ; instruction_decoder:INST_instruction_decoder|o_BUS_select[0] ; -0.500       ; 0.152      ; 0.432      ;
; 0.766 ; MEMORY_CONTROL:INST_MEMORY_CONTROL|o_MC_MUX_data[0]          ; data_bus:INST_data_bus|o_MEMORY[0]   ; i_CORE_CLK   ; instruction_decoder:INST_instruction_decoder|o_BUS_select[0] ; -0.500       ; 0.135      ; 0.431      ;
; 0.767 ; MEMORY_CONTROL:INST_MEMORY_CONTROL|o_MC_MUX_data[3]          ; data_bus:INST_data_bus|o_MEMORY[3]   ; i_CORE_CLK   ; instruction_decoder:INST_instruction_decoder|o_BUS_select[0] ; -0.500       ; 0.135      ; 0.432      ;
; 0.771 ; MEMORY_CONTROL:INST_MEMORY_CONTROL|o_MC_MUX_data[2]          ; data_bus:INST_data_bus|o_MEMORY[2]   ; i_CORE_CLK   ; instruction_decoder:INST_instruction_decoder|o_BUS_select[0] ; -0.500       ; 0.134      ; 0.435      ;
; 0.776 ; MEMORY_CONTROL:INST_MEMORY_CONTROL|o_MC_MUX_data[1]          ; data_bus:INST_data_bus|o_MEMORY[1]   ; i_CORE_CLK   ; instruction_decoder:INST_instruction_decoder|o_BUS_select[0] ; -0.500       ; 0.134      ; 0.440      ;
; 0.849 ; ALU:INST_ALU|r_ALU_Result[5]                                 ; data_bus:INST_data_bus|o_MEMORY[5]   ; i_CORE_CLK   ; instruction_decoder:INST_instruction_decoder|o_BUS_select[0] ; -0.500       ; 0.155      ; 0.534      ;
; 0.928 ; MEMORY_CONTROL:INST_MEMORY_CONTROL|o_MC_MUX_data[6]          ; data_bus:INST_data_bus|o_MEMORY[6]   ; i_CORE_CLK   ; instruction_decoder:INST_instruction_decoder|o_BUS_select[0] ; -0.500       ; 0.037      ; 0.495      ;
; 0.950 ; instruction_decoder:INST_instruction_decoder|o_BUS_select[1] ; data_bus:INST_data_bus|o_MEMORY[7]   ; i_CORE_CLK   ; instruction_decoder:INST_instruction_decoder|o_BUS_select[0] ; -0.500       ; 0.155      ; 0.635      ;
; 0.957 ; ALU:INST_ALU|r_ALU_Result[4]                                 ; data_bus:INST_data_bus|o_MEMORY[4]   ; i_CORE_CLK   ; instruction_decoder:INST_instruction_decoder|o_BUS_select[0] ; -0.500       ; 0.149      ; 0.636      ;
; 0.967 ; instruction_decoder:INST_instruction_decoder|o_BUS_select[1] ; data_bus:INST_data_bus|o_MEMORY[5]   ; i_CORE_CLK   ; instruction_decoder:INST_instruction_decoder|o_BUS_select[0] ; -0.500       ; 0.155      ; 0.652      ;
; 0.969 ; instruction_decoder:INST_instruction_decoder|o_BUS_select[1] ; data_bus:INST_data_bus|o_MEMORY[4]   ; i_CORE_CLK   ; instruction_decoder:INST_instruction_decoder|o_BUS_select[0] ; -0.500       ; 0.152      ; 0.651      ;
; 0.994 ; ALU:INST_ALU|r_ALU_Result[7]                                 ; data_bus:INST_data_bus|o_MEMORY[7]   ; i_CORE_CLK   ; instruction_decoder:INST_instruction_decoder|o_BUS_select[0] ; -0.500       ; 0.157      ; 0.681      ;
; 1.002 ; ALU:INST_ALU|r_ALU_Result[3]                                 ; data_bus:INST_data_bus|o_MEMORY[3]   ; i_CORE_CLK   ; instruction_decoder:INST_instruction_decoder|o_BUS_select[0] ; -0.500       ; 0.133      ; 0.665      ;
; 1.015 ; ALU:INST_ALU|r_ALU_Result[6]                                 ; data_bus:INST_data_bus|o_MEMORY[6]   ; i_CORE_CLK   ; instruction_decoder:INST_instruction_decoder|o_BUS_select[0] ; -0.500       ; 0.037      ; 0.582      ;
; 1.029 ; instruction_decoder:INST_instruction_decoder|o_BUS_select[1] ; data_bus:INST_data_bus|o_MEMORY[1]   ; i_CORE_CLK   ; instruction_decoder:INST_instruction_decoder|o_BUS_select[0] ; -0.500       ; 0.130      ; 0.689      ;
; 1.103 ; ALU:INST_ALU|r_ALU_Result[1]                                 ; data_bus:INST_data_bus|o_MEMORY[1]   ; i_CORE_CLK   ; instruction_decoder:INST_instruction_decoder|o_BUS_select[0] ; -0.500       ; 0.136      ; 0.769      ;
; 1.111 ; ALU:INST_ALU|r_ALU_Result[2]                                 ; data_bus:INST_data_bus|o_MEMORY[2]   ; i_CORE_CLK   ; instruction_decoder:INST_instruction_decoder|o_BUS_select[0] ; -0.500       ; 0.136      ; 0.777      ;
; 1.113 ; ALU:INST_ALU|r_ALU_Result[0]                                 ; data_bus:INST_data_bus|o_MEMORY[0]   ; i_CORE_CLK   ; instruction_decoder:INST_instruction_decoder|o_BUS_select[0] ; -0.500       ; 0.136      ; 0.779      ;
; 1.136 ; instruction_decoder:INST_instruction_decoder|o_BUS_select[1] ; data_bus:INST_data_bus|o_MEMORY[3]   ; i_CORE_CLK   ; instruction_decoder:INST_instruction_decoder|o_BUS_select[0] ; -0.500       ; 0.131      ; 0.797      ;
; 1.140 ; instruction_decoder:INST_instruction_decoder|o_BUS_select[1] ; data_bus:INST_data_bus|o_MEMORY[0]   ; i_CORE_CLK   ; instruction_decoder:INST_instruction_decoder|o_BUS_select[0] ; -0.500       ; 0.131      ; 0.801      ;
; 1.141 ; instruction_decoder:INST_instruction_decoder|o_BUS_select[1] ; data_bus:INST_data_bus|o_MEMORY[2]   ; i_CORE_CLK   ; instruction_decoder:INST_instruction_decoder|o_BUS_select[0] ; -0.500       ; 0.130      ; 0.801      ;
; 1.144 ; instruction_decoder:INST_instruction_decoder|o_BUS_select[1] ; data_bus:INST_data_bus|o_MEMORY[6]   ; i_CORE_CLK   ; instruction_decoder:INST_instruction_decoder|o_BUS_select[0] ; -0.500       ; 0.037      ; 0.711      ;
+-------+--------------------------------------------------------------+--------------------------------------+--------------+--------------------------------------------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Minimum Pulse Width: 'i_CORE_CLK'                                                                                                                                         ;
+--------+--------------+----------------+------------+------------+------------+----------------------------------------------------------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type       ; Clock      ; Clock Edge ; Target                                                                                                         ;
+--------+--------------+----------------+------------+------------+------------+----------------------------------------------------------------------------------------------------------------+
; -3.000 ; 1.000        ; 4.000          ; Port Rate  ; i_CORE_CLK ; Rise       ; i_CORE_CLK                                                                                                     ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; i_CORE_CLK ; Rise       ; ALU:INST_ALU|r_ALU_Result[0]                                                                                   ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; i_CORE_CLK ; Rise       ; ALU:INST_ALU|r_ALU_Result[1]                                                                                   ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; i_CORE_CLK ; Rise       ; ALU:INST_ALU|r_ALU_Result[2]                                                                                   ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; i_CORE_CLK ; Rise       ; ALU:INST_ALU|r_ALU_Result[3]                                                                                   ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; i_CORE_CLK ; Rise       ; ALU:INST_ALU|r_ALU_Result[4]                                                                                   ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; i_CORE_CLK ; Rise       ; ALU:INST_ALU|r_ALU_Result[5]                                                                                   ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; i_CORE_CLK ; Rise       ; ALU:INST_ALU|r_ALU_Result[6]                                                                                   ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; i_CORE_CLK ; Rise       ; ALU:INST_ALU|r_ALU_Result[7]                                                                                   ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; i_CORE_CLK ; Rise       ; ALU:INST_ALU|r_ALU_carry_flag                                                                                  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; i_CORE_CLK ; Rise       ; ALU:INST_ALU|r_ALU_negative_flag                                                                               ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; i_CORE_CLK ; Rise       ; ALU:INST_ALU|r_ALU_overflow_flag                                                                               ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; i_CORE_CLK ; Rise       ; ALU:INST_ALU|r_ALU_zero_flag                                                                                   ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; i_CORE_CLK ; Rise       ; ALU:INST_ALU|tmp[8]                                                                                            ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; i_CORE_CLK ; Rise       ; DATA_RAM:INST_DATA_RAM|MEMORY_rtl_0_bypass[0]                                                                  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; i_CORE_CLK ; Rise       ; DATA_RAM:INST_DATA_RAM|MEMORY_rtl_0_bypass[10]                                                                 ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; i_CORE_CLK ; Rise       ; DATA_RAM:INST_DATA_RAM|MEMORY_rtl_0_bypass[11]                                                                 ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; i_CORE_CLK ; Rise       ; DATA_RAM:INST_DATA_RAM|MEMORY_rtl_0_bypass[12]                                                                 ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; i_CORE_CLK ; Rise       ; DATA_RAM:INST_DATA_RAM|MEMORY_rtl_0_bypass[13]                                                                 ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; i_CORE_CLK ; Rise       ; DATA_RAM:INST_DATA_RAM|MEMORY_rtl_0_bypass[14]                                                                 ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; i_CORE_CLK ; Rise       ; DATA_RAM:INST_DATA_RAM|MEMORY_rtl_0_bypass[15]                                                                 ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; i_CORE_CLK ; Rise       ; DATA_RAM:INST_DATA_RAM|MEMORY_rtl_0_bypass[16]                                                                 ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; i_CORE_CLK ; Rise       ; DATA_RAM:INST_DATA_RAM|MEMORY_rtl_0_bypass[17]                                                                 ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; i_CORE_CLK ; Rise       ; DATA_RAM:INST_DATA_RAM|MEMORY_rtl_0_bypass[18]                                                                 ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; i_CORE_CLK ; Rise       ; DATA_RAM:INST_DATA_RAM|MEMORY_rtl_0_bypass[19]                                                                 ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; i_CORE_CLK ; Rise       ; DATA_RAM:INST_DATA_RAM|MEMORY_rtl_0_bypass[1]                                                                  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; i_CORE_CLK ; Rise       ; DATA_RAM:INST_DATA_RAM|MEMORY_rtl_0_bypass[20]                                                                 ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; i_CORE_CLK ; Rise       ; DATA_RAM:INST_DATA_RAM|MEMORY_rtl_0_bypass[21]                                                                 ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; i_CORE_CLK ; Rise       ; DATA_RAM:INST_DATA_RAM|MEMORY_rtl_0_bypass[22]                                                                 ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; i_CORE_CLK ; Rise       ; DATA_RAM:INST_DATA_RAM|MEMORY_rtl_0_bypass[23]                                                                 ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; i_CORE_CLK ; Rise       ; DATA_RAM:INST_DATA_RAM|MEMORY_rtl_0_bypass[24]                                                                 ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; i_CORE_CLK ; Rise       ; DATA_RAM:INST_DATA_RAM|MEMORY_rtl_0_bypass[25]                                                                 ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; i_CORE_CLK ; Rise       ; DATA_RAM:INST_DATA_RAM|MEMORY_rtl_0_bypass[26]                                                                 ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; i_CORE_CLK ; Rise       ; DATA_RAM:INST_DATA_RAM|MEMORY_rtl_0_bypass[27]                                                                 ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; i_CORE_CLK ; Rise       ; DATA_RAM:INST_DATA_RAM|MEMORY_rtl_0_bypass[28]                                                                 ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; i_CORE_CLK ; Rise       ; DATA_RAM:INST_DATA_RAM|MEMORY_rtl_0_bypass[29]                                                                 ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; i_CORE_CLK ; Rise       ; DATA_RAM:INST_DATA_RAM|MEMORY_rtl_0_bypass[2]                                                                  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; i_CORE_CLK ; Rise       ; DATA_RAM:INST_DATA_RAM|MEMORY_rtl_0_bypass[30]                                                                 ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; i_CORE_CLK ; Rise       ; DATA_RAM:INST_DATA_RAM|MEMORY_rtl_0_bypass[31]                                                                 ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; i_CORE_CLK ; Rise       ; DATA_RAM:INST_DATA_RAM|MEMORY_rtl_0_bypass[32]                                                                 ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; i_CORE_CLK ; Rise       ; DATA_RAM:INST_DATA_RAM|MEMORY_rtl_0_bypass[33]                                                                 ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; i_CORE_CLK ; Rise       ; DATA_RAM:INST_DATA_RAM|MEMORY_rtl_0_bypass[34]                                                                 ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; i_CORE_CLK ; Rise       ; DATA_RAM:INST_DATA_RAM|MEMORY_rtl_0_bypass[35]                                                                 ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; i_CORE_CLK ; Rise       ; DATA_RAM:INST_DATA_RAM|MEMORY_rtl_0_bypass[36]                                                                 ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; i_CORE_CLK ; Rise       ; DATA_RAM:INST_DATA_RAM|MEMORY_rtl_0_bypass[37]                                                                 ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; i_CORE_CLK ; Rise       ; DATA_RAM:INST_DATA_RAM|MEMORY_rtl_0_bypass[38]                                                                 ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; i_CORE_CLK ; Rise       ; DATA_RAM:INST_DATA_RAM|MEMORY_rtl_0_bypass[39]                                                                 ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; i_CORE_CLK ; Rise       ; DATA_RAM:INST_DATA_RAM|MEMORY_rtl_0_bypass[3]                                                                  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; i_CORE_CLK ; Rise       ; DATA_RAM:INST_DATA_RAM|MEMORY_rtl_0_bypass[40]                                                                 ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; i_CORE_CLK ; Rise       ; DATA_RAM:INST_DATA_RAM|MEMORY_rtl_0_bypass[41]                                                                 ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; i_CORE_CLK ; Rise       ; DATA_RAM:INST_DATA_RAM|MEMORY_rtl_0_bypass[42]                                                                 ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; i_CORE_CLK ; Rise       ; DATA_RAM:INST_DATA_RAM|MEMORY_rtl_0_bypass[43]                                                                 ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; i_CORE_CLK ; Rise       ; DATA_RAM:INST_DATA_RAM|MEMORY_rtl_0_bypass[44]                                                                 ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; i_CORE_CLK ; Rise       ; DATA_RAM:INST_DATA_RAM|MEMORY_rtl_0_bypass[4]                                                                  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; i_CORE_CLK ; Rise       ; DATA_RAM:INST_DATA_RAM|MEMORY_rtl_0_bypass[5]                                                                  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; i_CORE_CLK ; Rise       ; DATA_RAM:INST_DATA_RAM|MEMORY_rtl_0_bypass[6]                                                                  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; i_CORE_CLK ; Rise       ; DATA_RAM:INST_DATA_RAM|MEMORY_rtl_0_bypass[7]                                                                  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; i_CORE_CLK ; Rise       ; DATA_RAM:INST_DATA_RAM|MEMORY_rtl_0_bypass[8]                                                                  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; i_CORE_CLK ; Rise       ; DATA_RAM:INST_DATA_RAM|MEMORY_rtl_0_bypass[9]                                                                  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; i_CORE_CLK ; Rise       ; DATA_RAM:INST_DATA_RAM|altsyncram:MEMORY_rtl_0|altsyncram_lgn1:auto_generated|addr_store_b[0]                  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; i_CORE_CLK ; Rise       ; DATA_RAM:INST_DATA_RAM|altsyncram:MEMORY_rtl_0|altsyncram_lgn1:auto_generated|address_reg_b[0]                 ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; i_CORE_CLK ; Rise       ; DATA_RAM:INST_DATA_RAM|altsyncram:MEMORY_rtl_0|altsyncram_lgn1:auto_generated|ram_block1a0~porta_address_reg0  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; i_CORE_CLK ; Rise       ; DATA_RAM:INST_DATA_RAM|altsyncram:MEMORY_rtl_0|altsyncram_lgn1:auto_generated|ram_block1a0~porta_datain_reg0   ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; i_CORE_CLK ; Rise       ; DATA_RAM:INST_DATA_RAM|altsyncram:MEMORY_rtl_0|altsyncram_lgn1:auto_generated|ram_block1a0~porta_we_reg        ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; i_CORE_CLK ; Rise       ; DATA_RAM:INST_DATA_RAM|altsyncram:MEMORY_rtl_0|altsyncram_lgn1:auto_generated|ram_block1a0~portb_address_reg0  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; i_CORE_CLK ; Rise       ; DATA_RAM:INST_DATA_RAM|altsyncram:MEMORY_rtl_0|altsyncram_lgn1:auto_generated|ram_block1a10~porta_address_reg0 ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; i_CORE_CLK ; Rise       ; DATA_RAM:INST_DATA_RAM|altsyncram:MEMORY_rtl_0|altsyncram_lgn1:auto_generated|ram_block1a10~porta_datain_reg0  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; i_CORE_CLK ; Rise       ; DATA_RAM:INST_DATA_RAM|altsyncram:MEMORY_rtl_0|altsyncram_lgn1:auto_generated|ram_block1a10~porta_we_reg       ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; i_CORE_CLK ; Rise       ; DATA_RAM:INST_DATA_RAM|altsyncram:MEMORY_rtl_0|altsyncram_lgn1:auto_generated|ram_block1a10~portb_address_reg0 ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; i_CORE_CLK ; Rise       ; DATA_RAM:INST_DATA_RAM|altsyncram:MEMORY_rtl_0|altsyncram_lgn1:auto_generated|ram_block1a11~porta_address_reg0 ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; i_CORE_CLK ; Rise       ; DATA_RAM:INST_DATA_RAM|altsyncram:MEMORY_rtl_0|altsyncram_lgn1:auto_generated|ram_block1a11~porta_datain_reg0  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; i_CORE_CLK ; Rise       ; DATA_RAM:INST_DATA_RAM|altsyncram:MEMORY_rtl_0|altsyncram_lgn1:auto_generated|ram_block1a11~porta_we_reg       ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; i_CORE_CLK ; Rise       ; DATA_RAM:INST_DATA_RAM|altsyncram:MEMORY_rtl_0|altsyncram_lgn1:auto_generated|ram_block1a11~portb_address_reg0 ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; i_CORE_CLK ; Rise       ; DATA_RAM:INST_DATA_RAM|altsyncram:MEMORY_rtl_0|altsyncram_lgn1:auto_generated|ram_block1a12~porta_address_reg0 ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; i_CORE_CLK ; Rise       ; DATA_RAM:INST_DATA_RAM|altsyncram:MEMORY_rtl_0|altsyncram_lgn1:auto_generated|ram_block1a12~porta_datain_reg0  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; i_CORE_CLK ; Rise       ; DATA_RAM:INST_DATA_RAM|altsyncram:MEMORY_rtl_0|altsyncram_lgn1:auto_generated|ram_block1a12~porta_we_reg       ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; i_CORE_CLK ; Rise       ; DATA_RAM:INST_DATA_RAM|altsyncram:MEMORY_rtl_0|altsyncram_lgn1:auto_generated|ram_block1a12~portb_address_reg0 ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; i_CORE_CLK ; Rise       ; DATA_RAM:INST_DATA_RAM|altsyncram:MEMORY_rtl_0|altsyncram_lgn1:auto_generated|ram_block1a13~porta_address_reg0 ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; i_CORE_CLK ; Rise       ; DATA_RAM:INST_DATA_RAM|altsyncram:MEMORY_rtl_0|altsyncram_lgn1:auto_generated|ram_block1a13~porta_datain_reg0  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; i_CORE_CLK ; Rise       ; DATA_RAM:INST_DATA_RAM|altsyncram:MEMORY_rtl_0|altsyncram_lgn1:auto_generated|ram_block1a13~porta_we_reg       ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; i_CORE_CLK ; Rise       ; DATA_RAM:INST_DATA_RAM|altsyncram:MEMORY_rtl_0|altsyncram_lgn1:auto_generated|ram_block1a13~portb_address_reg0 ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; i_CORE_CLK ; Rise       ; DATA_RAM:INST_DATA_RAM|altsyncram:MEMORY_rtl_0|altsyncram_lgn1:auto_generated|ram_block1a14~porta_address_reg0 ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; i_CORE_CLK ; Rise       ; DATA_RAM:INST_DATA_RAM|altsyncram:MEMORY_rtl_0|altsyncram_lgn1:auto_generated|ram_block1a14~porta_datain_reg0  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; i_CORE_CLK ; Rise       ; DATA_RAM:INST_DATA_RAM|altsyncram:MEMORY_rtl_0|altsyncram_lgn1:auto_generated|ram_block1a14~porta_we_reg       ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; i_CORE_CLK ; Rise       ; DATA_RAM:INST_DATA_RAM|altsyncram:MEMORY_rtl_0|altsyncram_lgn1:auto_generated|ram_block1a14~portb_address_reg0 ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; i_CORE_CLK ; Rise       ; DATA_RAM:INST_DATA_RAM|altsyncram:MEMORY_rtl_0|altsyncram_lgn1:auto_generated|ram_block1a15~porta_address_reg0 ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; i_CORE_CLK ; Rise       ; DATA_RAM:INST_DATA_RAM|altsyncram:MEMORY_rtl_0|altsyncram_lgn1:auto_generated|ram_block1a15~porta_datain_reg0  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; i_CORE_CLK ; Rise       ; DATA_RAM:INST_DATA_RAM|altsyncram:MEMORY_rtl_0|altsyncram_lgn1:auto_generated|ram_block1a15~porta_we_reg       ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; i_CORE_CLK ; Rise       ; DATA_RAM:INST_DATA_RAM|altsyncram:MEMORY_rtl_0|altsyncram_lgn1:auto_generated|ram_block1a15~portb_address_reg0 ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; i_CORE_CLK ; Rise       ; DATA_RAM:INST_DATA_RAM|altsyncram:MEMORY_rtl_0|altsyncram_lgn1:auto_generated|ram_block1a1~porta_address_reg0  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; i_CORE_CLK ; Rise       ; DATA_RAM:INST_DATA_RAM|altsyncram:MEMORY_rtl_0|altsyncram_lgn1:auto_generated|ram_block1a1~porta_datain_reg0   ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; i_CORE_CLK ; Rise       ; DATA_RAM:INST_DATA_RAM|altsyncram:MEMORY_rtl_0|altsyncram_lgn1:auto_generated|ram_block1a1~porta_we_reg        ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; i_CORE_CLK ; Rise       ; DATA_RAM:INST_DATA_RAM|altsyncram:MEMORY_rtl_0|altsyncram_lgn1:auto_generated|ram_block1a1~portb_address_reg0  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; i_CORE_CLK ; Rise       ; DATA_RAM:INST_DATA_RAM|altsyncram:MEMORY_rtl_0|altsyncram_lgn1:auto_generated|ram_block1a2~porta_address_reg0  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; i_CORE_CLK ; Rise       ; DATA_RAM:INST_DATA_RAM|altsyncram:MEMORY_rtl_0|altsyncram_lgn1:auto_generated|ram_block1a2~porta_datain_reg0   ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; i_CORE_CLK ; Rise       ; DATA_RAM:INST_DATA_RAM|altsyncram:MEMORY_rtl_0|altsyncram_lgn1:auto_generated|ram_block1a2~porta_we_reg        ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; i_CORE_CLK ; Rise       ; DATA_RAM:INST_DATA_RAM|altsyncram:MEMORY_rtl_0|altsyncram_lgn1:auto_generated|ram_block1a2~portb_address_reg0  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; i_CORE_CLK ; Rise       ; DATA_RAM:INST_DATA_RAM|altsyncram:MEMORY_rtl_0|altsyncram_lgn1:auto_generated|ram_block1a3~porta_address_reg0  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; i_CORE_CLK ; Rise       ; DATA_RAM:INST_DATA_RAM|altsyncram:MEMORY_rtl_0|altsyncram_lgn1:auto_generated|ram_block1a3~porta_datain_reg0   ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; i_CORE_CLK ; Rise       ; DATA_RAM:INST_DATA_RAM|altsyncram:MEMORY_rtl_0|altsyncram_lgn1:auto_generated|ram_block1a3~porta_we_reg        ;
+--------+--------------+----------------+------------+------------+------------+----------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Minimum Pulse Width: 'instruction_decoder:INST_instruction_decoder|o_BUS_select[0]'                                                                                         ;
+-------+--------------+----------------+------------------+--------------------------------------------------------------+------------+-----------------------------------------------------------+
; Slack ; Actual Width ; Required Width ; Type             ; Clock                                                        ; Clock Edge ; Target                                                    ;
+-------+--------------+----------------+------------------+--------------------------------------------------------------+------------+-----------------------------------------------------------+
; 0.397 ; 0.397        ; 0.000          ; High Pulse Width ; instruction_decoder:INST_instruction_decoder|o_BUS_select[0] ; Fall       ; data_bus:INST_data_bus|o_MEMORY[5]                        ;
; 0.397 ; 0.397        ; 0.000          ; High Pulse Width ; instruction_decoder:INST_instruction_decoder|o_BUS_select[0] ; Fall       ; data_bus:INST_data_bus|o_MEMORY[7]                        ;
; 0.398 ; 0.398        ; 0.000          ; High Pulse Width ; instruction_decoder:INST_instruction_decoder|o_BUS_select[0] ; Fall       ; data_bus:INST_data_bus|o_MEMORY[4]                        ;
; 0.398 ; 0.398        ; 0.000          ; Low Pulse Width  ; instruction_decoder:INST_instruction_decoder|o_BUS_select[0] ; Rise       ; data_bus:INST_data_bus|o_REGISTER[1]                      ;
; 0.399 ; 0.399        ; 0.000          ; Low Pulse Width  ; instruction_decoder:INST_instruction_decoder|o_BUS_select[0] ; Rise       ; INST_data_bus|o_REGISTER[5]|datac                         ;
; 0.400 ; 0.400        ; 0.000          ; Low Pulse Width  ; instruction_decoder:INST_instruction_decoder|o_BUS_select[0] ; Rise       ; INST_data_bus|o_MEMORY[5]|datac                           ;
; 0.400 ; 0.400        ; 0.000          ; Low Pulse Width  ; instruction_decoder:INST_instruction_decoder|o_BUS_select[0] ; Rise       ; INST_data_bus|o_MEMORY[7]|datac                           ;
; 0.400 ; 0.400        ; 0.000          ; Low Pulse Width  ; instruction_decoder:INST_instruction_decoder|o_BUS_select[0] ; Rise       ; INST_data_bus|o_REGISTER[7]|datac                         ;
; 0.401 ; 0.401        ; 0.000          ; Low Pulse Width  ; instruction_decoder:INST_instruction_decoder|o_BUS_select[0] ; Rise       ; INST_data_bus|o_MEMORY[4]|datac                           ;
; 0.401 ; 0.401        ; 0.000          ; Low Pulse Width  ; instruction_decoder:INST_instruction_decoder|o_BUS_select[0] ; Rise       ; INST_data_bus|o_REGISTER[4]|datac                         ;
; 0.401 ; 0.401        ; 0.000          ; High Pulse Width ; instruction_decoder:INST_instruction_decoder|o_BUS_select[0] ; Fall       ; data_bus:INST_data_bus|o_MEMORY[1]                        ;
; 0.401 ; 0.401        ; 0.000          ; High Pulse Width ; instruction_decoder:INST_instruction_decoder|o_BUS_select[0] ; Fall       ; data_bus:INST_data_bus|o_MEMORY[2]                        ;
; 0.402 ; 0.402        ; 0.000          ; High Pulse Width ; instruction_decoder:INST_instruction_decoder|o_BUS_select[0] ; Fall       ; data_bus:INST_data_bus|o_MEMORY[0]                        ;
; 0.402 ; 0.402        ; 0.000          ; High Pulse Width ; instruction_decoder:INST_instruction_decoder|o_BUS_select[0] ; Fall       ; data_bus:INST_data_bus|o_MEMORY[3]                        ;
; 0.404 ; 0.404        ; 0.000          ; Low Pulse Width  ; instruction_decoder:INST_instruction_decoder|o_BUS_select[0] ; Rise       ; INST_data_bus|o_MEMORY[1]|datac                           ;
; 0.404 ; 0.404        ; 0.000          ; Low Pulse Width  ; instruction_decoder:INST_instruction_decoder|o_BUS_select[0] ; Rise       ; INST_data_bus|o_MEMORY[2]|datac                           ;
; 0.404 ; 0.404        ; 0.000          ; Low Pulse Width  ; instruction_decoder:INST_instruction_decoder|o_BUS_select[0] ; Rise       ; INST_data_bus|o_REGISTER[0]|datac                         ;
; 0.404 ; 0.404        ; 0.000          ; Low Pulse Width  ; instruction_decoder:INST_instruction_decoder|o_BUS_select[0] ; Rise       ; INST_data_bus|o_REGISTER[2]|datac                         ;
; 0.404 ; 0.404        ; 0.000          ; Low Pulse Width  ; instruction_decoder:INST_instruction_decoder|o_BUS_select[0] ; Rise       ; INST_data_bus|o_REGISTER[3]|datac                         ;
; 0.405 ; 0.405        ; 0.000          ; Low Pulse Width  ; instruction_decoder:INST_instruction_decoder|o_BUS_select[0] ; Rise       ; INST_data_bus|o_MEMORY[0]|datac                           ;
; 0.405 ; 0.405        ; 0.000          ; Low Pulse Width  ; instruction_decoder:INST_instruction_decoder|o_BUS_select[0] ; Rise       ; INST_data_bus|o_MEMORY[3]|datac                           ;
; 0.405 ; 0.405        ; 0.000          ; Low Pulse Width  ; instruction_decoder:INST_instruction_decoder|o_BUS_select[0] ; Rise       ; INST_data_bus|o_REGISTER[1]|dataa                         ;
; 0.405 ; 0.405        ; 0.000          ; Low Pulse Width  ; instruction_decoder:INST_instruction_decoder|o_BUS_select[0] ; Rise       ; data_bus:INST_data_bus|o_REGISTER[5]                      ;
; 0.406 ; 0.406        ; 0.000          ; Low Pulse Width  ; instruction_decoder:INST_instruction_decoder|o_BUS_select[0] ; Rise       ; data_bus:INST_data_bus|o_REGISTER[7]                      ;
; 0.407 ; 0.407        ; 0.000          ; Low Pulse Width  ; instruction_decoder:INST_instruction_decoder|o_BUS_select[0] ; Rise       ; data_bus:INST_data_bus|o_REGISTER[4]                      ;
; 0.409 ; 0.409        ; 0.000          ; Low Pulse Width  ; instruction_decoder:INST_instruction_decoder|o_BUS_select[0] ; Rise       ; data_bus:INST_data_bus|o_REGISTER[6]                      ;
; 0.410 ; 0.410        ; 0.000          ; Low Pulse Width  ; instruction_decoder:INST_instruction_decoder|o_BUS_select[0] ; Rise       ; data_bus:INST_data_bus|o_REGISTER[0]                      ;
; 0.410 ; 0.410        ; 0.000          ; Low Pulse Width  ; instruction_decoder:INST_instruction_decoder|o_BUS_select[0] ; Rise       ; data_bus:INST_data_bus|o_REGISTER[2]                      ;
; 0.410 ; 0.410        ; 0.000          ; Low Pulse Width  ; instruction_decoder:INST_instruction_decoder|o_BUS_select[0] ; Rise       ; data_bus:INST_data_bus|o_REGISTER[3]                      ;
; 0.415 ; 0.415        ; 0.000          ; Low Pulse Width  ; instruction_decoder:INST_instruction_decoder|o_BUS_select[0] ; Rise       ; INST_data_bus|o_MEMORY[6]|datad                           ;
; 0.415 ; 0.415        ; 0.000          ; Low Pulse Width  ; instruction_decoder:INST_instruction_decoder|o_BUS_select[0] ; Rise       ; INST_data_bus|o_REGISTER[6]|datad                         ;
; 0.420 ; 0.420        ; 0.000          ; High Pulse Width ; instruction_decoder:INST_instruction_decoder|o_BUS_select[0] ; Fall       ; data_bus:INST_data_bus|o_MEMORY[6]                        ;
; 0.446 ; 0.446        ; 0.000          ; Low Pulse Width  ; instruction_decoder:INST_instruction_decoder|o_BUS_select[0] ; Rise       ; INST_instruction_decoder|o_BUS_select[0]~clkctrl|inclk[0] ;
; 0.446 ; 0.446        ; 0.000          ; Low Pulse Width  ; instruction_decoder:INST_instruction_decoder|o_BUS_select[0] ; Rise       ; INST_instruction_decoder|o_BUS_select[0]~clkctrl|outclk   ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; instruction_decoder:INST_instruction_decoder|o_BUS_select[0] ; Rise       ; INST_instruction_decoder|o_BUS_select[0]|q                ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; instruction_decoder:INST_instruction_decoder|o_BUS_select[0] ; Rise       ; INST_instruction_decoder|o_BUS_select[0]|q                ;
; 0.552 ; 0.552        ; 0.000          ; High Pulse Width ; instruction_decoder:INST_instruction_decoder|o_BUS_select[0] ; Rise       ; INST_instruction_decoder|o_BUS_select[0]~clkctrl|inclk[0] ;
; 0.552 ; 0.552        ; 0.000          ; High Pulse Width ; instruction_decoder:INST_instruction_decoder|o_BUS_select[0] ; Rise       ; INST_instruction_decoder|o_BUS_select[0]~clkctrl|outclk   ;
; 0.578 ; 0.578        ; 0.000          ; Low Pulse Width  ; instruction_decoder:INST_instruction_decoder|o_BUS_select[0] ; Fall       ; data_bus:INST_data_bus|o_MEMORY[6]                        ;
; 0.582 ; 0.582        ; 0.000          ; High Pulse Width ; instruction_decoder:INST_instruction_decoder|o_BUS_select[0] ; Rise       ; INST_data_bus|o_MEMORY[6]|datad                           ;
; 0.582 ; 0.582        ; 0.000          ; High Pulse Width ; instruction_decoder:INST_instruction_decoder|o_BUS_select[0] ; Rise       ; INST_data_bus|o_REGISTER[6]|datad                         ;
; 0.586 ; 0.586        ; 0.000          ; High Pulse Width ; instruction_decoder:INST_instruction_decoder|o_BUS_select[0] ; Rise       ; data_bus:INST_data_bus|o_REGISTER[0]                      ;
; 0.586 ; 0.586        ; 0.000          ; High Pulse Width ; instruction_decoder:INST_instruction_decoder|o_BUS_select[0] ; Rise       ; data_bus:INST_data_bus|o_REGISTER[2]                      ;
; 0.586 ; 0.586        ; 0.000          ; High Pulse Width ; instruction_decoder:INST_instruction_decoder|o_BUS_select[0] ; Rise       ; data_bus:INST_data_bus|o_REGISTER[3]                      ;
; 0.587 ; 0.587        ; 0.000          ; High Pulse Width ; instruction_decoder:INST_instruction_decoder|o_BUS_select[0] ; Rise       ; data_bus:INST_data_bus|o_REGISTER[6]                      ;
; 0.590 ; 0.590        ; 0.000          ; High Pulse Width ; instruction_decoder:INST_instruction_decoder|o_BUS_select[0] ; Rise       ; data_bus:INST_data_bus|o_REGISTER[4]                      ;
; 0.590 ; 0.590        ; 0.000          ; High Pulse Width ; instruction_decoder:INST_instruction_decoder|o_BUS_select[0] ; Rise       ; data_bus:INST_data_bus|o_REGISTER[5]                      ;
; 0.590 ; 0.590        ; 0.000          ; High Pulse Width ; instruction_decoder:INST_instruction_decoder|o_BUS_select[0] ; Rise       ; data_bus:INST_data_bus|o_REGISTER[7]                      ;
; 0.592 ; 0.592        ; 0.000          ; High Pulse Width ; instruction_decoder:INST_instruction_decoder|o_BUS_select[0] ; Rise       ; INST_data_bus|o_MEMORY[0]|datac                           ;
; 0.592 ; 0.592        ; 0.000          ; High Pulse Width ; instruction_decoder:INST_instruction_decoder|o_BUS_select[0] ; Rise       ; INST_data_bus|o_MEMORY[3]|datac                           ;
; 0.592 ; 0.592        ; 0.000          ; High Pulse Width ; instruction_decoder:INST_instruction_decoder|o_BUS_select[0] ; Rise       ; INST_data_bus|o_REGISTER[0]|datac                         ;
; 0.592 ; 0.592        ; 0.000          ; High Pulse Width ; instruction_decoder:INST_instruction_decoder|o_BUS_select[0] ; Rise       ; INST_data_bus|o_REGISTER[1]|dataa                         ;
; 0.592 ; 0.592        ; 0.000          ; High Pulse Width ; instruction_decoder:INST_instruction_decoder|o_BUS_select[0] ; Rise       ; INST_data_bus|o_REGISTER[2]|datac                         ;
; 0.592 ; 0.592        ; 0.000          ; High Pulse Width ; instruction_decoder:INST_instruction_decoder|o_BUS_select[0] ; Rise       ; INST_data_bus|o_REGISTER[3]|datac                         ;
; 0.593 ; 0.593        ; 0.000          ; High Pulse Width ; instruction_decoder:INST_instruction_decoder|o_BUS_select[0] ; Rise       ; INST_data_bus|o_MEMORY[1]|datac                           ;
; 0.593 ; 0.593        ; 0.000          ; High Pulse Width ; instruction_decoder:INST_instruction_decoder|o_BUS_select[0] ; Rise       ; INST_data_bus|o_MEMORY[2]|datac                           ;
; 0.595 ; 0.595        ; 0.000          ; Low Pulse Width  ; instruction_decoder:INST_instruction_decoder|o_BUS_select[0] ; Fall       ; data_bus:INST_data_bus|o_MEMORY[0]                        ;
; 0.595 ; 0.595        ; 0.000          ; Low Pulse Width  ; instruction_decoder:INST_instruction_decoder|o_BUS_select[0] ; Fall       ; data_bus:INST_data_bus|o_MEMORY[3]                        ;
; 0.596 ; 0.596        ; 0.000          ; High Pulse Width ; instruction_decoder:INST_instruction_decoder|o_BUS_select[0] ; Rise       ; INST_data_bus|o_MEMORY[4]|datac                           ;
; 0.596 ; 0.596        ; 0.000          ; High Pulse Width ; instruction_decoder:INST_instruction_decoder|o_BUS_select[0] ; Rise       ; INST_data_bus|o_MEMORY[5]|datac                           ;
; 0.596 ; 0.596        ; 0.000          ; High Pulse Width ; instruction_decoder:INST_instruction_decoder|o_BUS_select[0] ; Rise       ; INST_data_bus|o_MEMORY[7]|datac                           ;
; 0.596 ; 0.596        ; 0.000          ; High Pulse Width ; instruction_decoder:INST_instruction_decoder|o_BUS_select[0] ; Rise       ; INST_data_bus|o_REGISTER[4]|datac                         ;
; 0.596 ; 0.596        ; 0.000          ; High Pulse Width ; instruction_decoder:INST_instruction_decoder|o_BUS_select[0] ; Rise       ; INST_data_bus|o_REGISTER[5]|datac                         ;
; 0.596 ; 0.596        ; 0.000          ; High Pulse Width ; instruction_decoder:INST_instruction_decoder|o_BUS_select[0] ; Rise       ; INST_data_bus|o_REGISTER[7]|datac                         ;
; 0.596 ; 0.596        ; 0.000          ; Low Pulse Width  ; instruction_decoder:INST_instruction_decoder|o_BUS_select[0] ; Fall       ; data_bus:INST_data_bus|o_MEMORY[1]                        ;
; 0.596 ; 0.596        ; 0.000          ; Low Pulse Width  ; instruction_decoder:INST_instruction_decoder|o_BUS_select[0] ; Fall       ; data_bus:INST_data_bus|o_MEMORY[2]                        ;
; 0.598 ; 0.598        ; 0.000          ; High Pulse Width ; instruction_decoder:INST_instruction_decoder|o_BUS_select[0] ; Rise       ; data_bus:INST_data_bus|o_REGISTER[1]                      ;
; 0.599 ; 0.599        ; 0.000          ; Low Pulse Width  ; instruction_decoder:INST_instruction_decoder|o_BUS_select[0] ; Fall       ; data_bus:INST_data_bus|o_MEMORY[4]                        ;
; 0.599 ; 0.599        ; 0.000          ; Low Pulse Width  ; instruction_decoder:INST_instruction_decoder|o_BUS_select[0] ; Fall       ; data_bus:INST_data_bus|o_MEMORY[5]                        ;
; 0.599 ; 0.599        ; 0.000          ; Low Pulse Width  ; instruction_decoder:INST_instruction_decoder|o_BUS_select[0] ; Fall       ; data_bus:INST_data_bus|o_MEMORY[7]                        ;
+-------+--------------+----------------+------------------+--------------------------------------------------------------+------------+-----------------------------------------------------------+


+--------------------------------------------------------------------------+
; Setup Times                                                              ;
+--------------+------------+-------+-------+------------+-----------------+
; Data Port    ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference ;
+--------------+------------+-------+-------+------------+-----------------+
; i_CORE_RESET ; i_CORE_CLK ; 2.517 ; 3.112 ; Rise       ; i_CORE_CLK      ;
+--------------+------------+-------+-------+------------+-----------------+


+----------------------------------------------------------------------------+
; Hold Times                                                                 ;
+--------------+------------+--------+--------+------------+-----------------+
; Data Port    ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference ;
+--------------+------------+--------+--------+------------+-----------------+
; i_CORE_RESET ; i_CORE_CLK ; -0.846 ; -1.434 ; Rise       ; i_CORE_CLK      ;
+--------------+------------+--------+--------+------------+-----------------+


+-------------------------------------------------------------------------+
; Clock to Output Times                                                   ;
+-------------+------------+-------+-------+------------+-----------------+
; Data Port   ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference ;
+-------------+------------+-------+-------+------------+-----------------+
; o_DATA[*]   ; i_CORE_CLK ; 4.477 ; 4.665 ; Rise       ; i_CORE_CLK      ;
;  o_DATA[0]  ; i_CORE_CLK ; 3.736 ; 3.869 ; Rise       ; i_CORE_CLK      ;
;  o_DATA[1]  ; i_CORE_CLK ; 3.538 ; 3.647 ; Rise       ; i_CORE_CLK      ;
;  o_DATA[2]  ; i_CORE_CLK ; 3.253 ; 3.310 ; Rise       ; i_CORE_CLK      ;
;  o_DATA[3]  ; i_CORE_CLK ; 3.366 ; 3.436 ; Rise       ; i_CORE_CLK      ;
;  o_DATA[4]  ; i_CORE_CLK ; 3.431 ; 3.502 ; Rise       ; i_CORE_CLK      ;
;  o_DATA[5]  ; i_CORE_CLK ; 4.477 ; 4.665 ; Rise       ; i_CORE_CLK      ;
;  o_DATA[6]  ; i_CORE_CLK ; 3.360 ; 3.429 ; Rise       ; i_CORE_CLK      ;
;  o_DATA[7]  ; i_CORE_CLK ; 3.586 ; 3.694 ; Rise       ; i_CORE_CLK      ;
; o_STATE[*]  ; i_CORE_CLK ; 4.040 ; 4.221 ; Rise       ; i_CORE_CLK      ;
;  o_STATE[0] ; i_CORE_CLK ; 3.519 ; 3.446 ; Rise       ; i_CORE_CLK      ;
;  o_STATE[1] ; i_CORE_CLK ; 3.282 ; 3.342 ; Rise       ; i_CORE_CLK      ;
;  o_STATE[2] ; i_CORE_CLK ; 3.486 ; 3.557 ; Rise       ; i_CORE_CLK      ;
;  o_STATE[3] ; i_CORE_CLK ; 3.228 ; 3.281 ; Rise       ; i_CORE_CLK      ;
;  o_STATE[4] ; i_CORE_CLK ; 4.040 ; 4.221 ; Rise       ; i_CORE_CLK      ;
;  o_STATE[5] ; i_CORE_CLK ; 3.635 ; 3.721 ; Rise       ; i_CORE_CLK      ;
+-------------+------------+-------+-------+------------+-----------------+


+-------------------------------------------------------------------------+
; Minimum Clock to Output Times                                           ;
+-------------+------------+-------+-------+------------+-----------------+
; Data Port   ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference ;
+-------------+------------+-------+-------+------------+-----------------+
; o_DATA[*]   ; i_CORE_CLK ; 3.185 ; 3.239 ; Rise       ; i_CORE_CLK      ;
;  o_DATA[0]  ; i_CORE_CLK ; 3.648 ; 3.775 ; Rise       ; i_CORE_CLK      ;
;  o_DATA[1]  ; i_CORE_CLK ; 3.458 ; 3.563 ; Rise       ; i_CORE_CLK      ;
;  o_DATA[2]  ; i_CORE_CLK ; 3.185 ; 3.239 ; Rise       ; i_CORE_CLK      ;
;  o_DATA[3]  ; i_CORE_CLK ; 3.292 ; 3.359 ; Rise       ; i_CORE_CLK      ;
;  o_DATA[4]  ; i_CORE_CLK ; 3.357 ; 3.424 ; Rise       ; i_CORE_CLK      ;
;  o_DATA[5]  ; i_CORE_CLK ; 4.397 ; 4.581 ; Rise       ; i_CORE_CLK      ;
;  o_DATA[6]  ; i_CORE_CLK ; 3.287 ; 3.352 ; Rise       ; i_CORE_CLK      ;
;  o_DATA[7]  ; i_CORE_CLK ; 3.504 ; 3.606 ; Rise       ; i_CORE_CLK      ;
; o_STATE[*]  ; i_CORE_CLK ; 3.161 ; 3.212 ; Rise       ; i_CORE_CLK      ;
;  o_STATE[0] ; i_CORE_CLK ; 3.441 ; 3.370 ; Rise       ; i_CORE_CLK      ;
;  o_STATE[1] ; i_CORE_CLK ; 3.213 ; 3.270 ; Rise       ; i_CORE_CLK      ;
;  o_STATE[2] ; i_CORE_CLK ; 3.409 ; 3.477 ; Rise       ; i_CORE_CLK      ;
;  o_STATE[3] ; i_CORE_CLK ; 3.161 ; 3.212 ; Rise       ; i_CORE_CLK      ;
;  o_STATE[4] ; i_CORE_CLK ; 3.940 ; 4.113 ; Rise       ; i_CORE_CLK      ;
;  o_STATE[5] ; i_CORE_CLK ; 3.552 ; 3.634 ; Rise       ; i_CORE_CLK      ;
+-------------+------------+-------+-------+------------+-----------------+


---------------------------------------------
; Fast 1200mV 0C Model Metastability Report ;
---------------------------------------------
No synchronizer chains to report.


+------------------------------------------------------------------------------------------------------------------------------+
; Multicorner Timing Analysis Summary                                                                                          ;
+---------------------------------------------------------------+----------+--------+----------+---------+---------------------+
; Clock                                                         ; Setup    ; Hold   ; Recovery ; Removal ; Minimum Pulse Width ;
+---------------------------------------------------------------+----------+--------+----------+---------+---------------------+
; Worst-case Slack                                              ; -5.293   ; -0.123 ; N/A      ; N/A     ; -3.000              ;
;  i_CORE_CLK                                                   ; -5.293   ; -0.123 ; N/A      ; N/A     ; -3.000              ;
;  instruction_decoder:INST_instruction_decoder|o_BUS_select[0] ; -2.046   ; 0.355  ; N/A      ; N/A     ; 0.397               ;
; Design-wide TNS                                               ; -517.525 ; -0.129 ; 0.0      ; 0.0     ; -469.792            ;
;  i_CORE_CLK                                                   ; -489.837 ; -0.129 ; N/A      ; N/A     ; -469.792            ;
;  instruction_decoder:INST_instruction_decoder|o_BUS_select[0] ; -27.688  ; 0.000  ; N/A      ; N/A     ; 0.000               ;
+---------------------------------------------------------------+----------+--------+----------+---------+---------------------+


+--------------------------------------------------------------------------+
; Setup Times                                                              ;
+--------------+------------+-------+-------+------------+-----------------+
; Data Port    ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference ;
+--------------+------------+-------+-------+------------+-----------------+
; i_CORE_RESET ; i_CORE_CLK ; 4.514 ; 4.908 ; Rise       ; i_CORE_CLK      ;
+--------------+------------+-------+-------+------------+-----------------+


+----------------------------------------------------------------------------+
; Hold Times                                                                 ;
+--------------+------------+--------+--------+------------+-----------------+
; Data Port    ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference ;
+--------------+------------+--------+--------+------------+-----------------+
; i_CORE_RESET ; i_CORE_CLK ; -0.846 ; -1.434 ; Rise       ; i_CORE_CLK      ;
+--------------+------------+--------+--------+------------+-----------------+


+-------------------------------------------------------------------------+
; Clock to Output Times                                                   ;
+-------------+------------+-------+-------+------------+-----------------+
; Data Port   ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference ;
+-------------+------------+-------+-------+------------+-----------------+
; o_DATA[*]   ; i_CORE_CLK ; 7.305 ; 7.413 ; Rise       ; i_CORE_CLK      ;
;  o_DATA[0]  ; i_CORE_CLK ; 6.267 ; 6.351 ; Rise       ; i_CORE_CLK      ;
;  o_DATA[1]  ; i_CORE_CLK ; 6.033 ; 6.003 ; Rise       ; i_CORE_CLK      ;
;  o_DATA[2]  ; i_CORE_CLK ; 5.511 ; 5.504 ; Rise       ; i_CORE_CLK      ;
;  o_DATA[3]  ; i_CORE_CLK ; 5.750 ; 5.736 ; Rise       ; i_CORE_CLK      ;
;  o_DATA[4]  ; i_CORE_CLK ; 5.803 ; 5.816 ; Rise       ; i_CORE_CLK      ;
;  o_DATA[5]  ; i_CORE_CLK ; 7.305 ; 7.413 ; Rise       ; i_CORE_CLK      ;
;  o_DATA[6]  ; i_CORE_CLK ; 5.679 ; 5.692 ; Rise       ; i_CORE_CLK      ;
;  o_DATA[7]  ; i_CORE_CLK ; 6.080 ; 6.109 ; Rise       ; i_CORE_CLK      ;
; o_STATE[*]  ; i_CORE_CLK ; 6.843 ; 6.900 ; Rise       ; i_CORE_CLK      ;
;  o_STATE[0] ; i_CORE_CLK ; 5.822 ; 5.845 ; Rise       ; i_CORE_CLK      ;
;  o_STATE[1] ; i_CORE_CLK ; 5.543 ; 5.553 ; Rise       ; i_CORE_CLK      ;
;  o_STATE[2] ; i_CORE_CLK ; 5.917 ; 5.906 ; Rise       ; i_CORE_CLK      ;
;  o_STATE[3] ; i_CORE_CLK ; 5.461 ; 5.464 ; Rise       ; i_CORE_CLK      ;
;  o_STATE[4] ; i_CORE_CLK ; 6.843 ; 6.900 ; Rise       ; i_CORE_CLK      ;
;  o_STATE[5] ; i_CORE_CLK ; 6.103 ; 6.158 ; Rise       ; i_CORE_CLK      ;
+-------------+------------+-------+-------+------------+-----------------+


+-------------------------------------------------------------------------+
; Minimum Clock to Output Times                                           ;
+-------------+------------+-------+-------+------------+-----------------+
; Data Port   ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference ;
+-------------+------------+-------+-------+------------+-----------------+
; o_DATA[*]   ; i_CORE_CLK ; 3.185 ; 3.239 ; Rise       ; i_CORE_CLK      ;
;  o_DATA[0]  ; i_CORE_CLK ; 3.648 ; 3.775 ; Rise       ; i_CORE_CLK      ;
;  o_DATA[1]  ; i_CORE_CLK ; 3.458 ; 3.563 ; Rise       ; i_CORE_CLK      ;
;  o_DATA[2]  ; i_CORE_CLK ; 3.185 ; 3.239 ; Rise       ; i_CORE_CLK      ;
;  o_DATA[3]  ; i_CORE_CLK ; 3.292 ; 3.359 ; Rise       ; i_CORE_CLK      ;
;  o_DATA[4]  ; i_CORE_CLK ; 3.357 ; 3.424 ; Rise       ; i_CORE_CLK      ;
;  o_DATA[5]  ; i_CORE_CLK ; 4.397 ; 4.581 ; Rise       ; i_CORE_CLK      ;
;  o_DATA[6]  ; i_CORE_CLK ; 3.287 ; 3.352 ; Rise       ; i_CORE_CLK      ;
;  o_DATA[7]  ; i_CORE_CLK ; 3.504 ; 3.606 ; Rise       ; i_CORE_CLK      ;
; o_STATE[*]  ; i_CORE_CLK ; 3.161 ; 3.212 ; Rise       ; i_CORE_CLK      ;
;  o_STATE[0] ; i_CORE_CLK ; 3.441 ; 3.370 ; Rise       ; i_CORE_CLK      ;
;  o_STATE[1] ; i_CORE_CLK ; 3.213 ; 3.270 ; Rise       ; i_CORE_CLK      ;
;  o_STATE[2] ; i_CORE_CLK ; 3.409 ; 3.477 ; Rise       ; i_CORE_CLK      ;
;  o_STATE[3] ; i_CORE_CLK ; 3.161 ; 3.212 ; Rise       ; i_CORE_CLK      ;
;  o_STATE[4] ; i_CORE_CLK ; 3.940 ; 4.113 ; Rise       ; i_CORE_CLK      ;
;  o_STATE[5] ; i_CORE_CLK ; 3.552 ; 3.634 ; Rise       ; i_CORE_CLK      ;
+-------------+------------+-------+-------+------------+-----------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Board Trace Model Assignments                                                                                                                                                                                                                                                                                                                                                                                    ;
+---------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+
; Pin           ; I/O Standard ; Near Tline Length ; Near Tline L per Length ; Near Tline C per Length ; Near Series R ; Near Differential R ; Near Pull-up R ; Near Pull-down R ; Near C ; Far Tline Length ; Far Tline L per Length ; Far Tline C per Length ; Far Series R ; Far Pull-up R ; Far Pull-down R ; Far C ; Termination Voltage ; Far Differential R ; EBD File Name ; EBD Signal Name ; EBD Far-end ;
+---------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+
; o_DATA[0]     ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; o_DATA[1]     ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; o_DATA[2]     ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; o_DATA[3]     ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; o_DATA[4]     ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; o_DATA[5]     ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; o_DATA[6]     ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; o_DATA[7]     ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; o_STATE[0]    ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; o_STATE[1]    ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; o_STATE[2]    ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; o_STATE[3]    ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; o_STATE[4]    ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; o_STATE[5]    ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; o_STATE[6]    ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ~ALTERA_DCLK~ ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ~ALTERA_nCEO~ ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
+---------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+


+----------------------------------------------------------------------------+
; Input Transition Times                                                     ;
+-------------------------+--------------+-----------------+-----------------+
; Pin                     ; I/O Standard ; 10-90 Rise Time ; 90-10 Fall Time ;
+-------------------------+--------------+-----------------+-----------------+
; i_CORE_HALT             ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; i_CORE_CLK              ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; i_CORE_RESET            ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ~ALTERA_ASDO_DATA1~     ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ~ALTERA_FLASH_nCE_nCSO~ ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ~ALTERA_DATA0~          ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
+-------------------------+--------------+-----------------+-----------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Corner Signal Integrity Metrics                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                       ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin           ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; o_DATA[0]     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.08e-06 V                   ; 2.36 V              ; -0.0113 V           ; 0.122 V                              ; 0.022 V                              ; 4.5e-10 s                   ; 4.45e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.08e-06 V                  ; 2.36 V             ; -0.0113 V          ; 0.122 V                             ; 0.022 V                             ; 4.5e-10 s                  ; 4.45e-10 s                 ; Yes                       ; Yes                       ;
; o_DATA[1]     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.08e-06 V                   ; 2.36 V              ; -0.0113 V           ; 0.122 V                              ; 0.022 V                              ; 4.5e-10 s                   ; 4.45e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.08e-06 V                  ; 2.36 V             ; -0.0113 V          ; 0.122 V                             ; 0.022 V                             ; 4.5e-10 s                  ; 4.45e-10 s                 ; Yes                       ; Yes                       ;
; o_DATA[2]     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.08e-06 V                   ; 2.36 V              ; -0.0113 V           ; 0.122 V                              ; 0.022 V                              ; 4.5e-10 s                   ; 4.45e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.08e-06 V                  ; 2.36 V             ; -0.0113 V          ; 0.122 V                             ; 0.022 V                             ; 4.5e-10 s                  ; 4.45e-10 s                 ; Yes                       ; Yes                       ;
; o_DATA[3]     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.08e-06 V                   ; 2.36 V              ; -0.0113 V           ; 0.122 V                              ; 0.022 V                              ; 4.5e-10 s                   ; 4.45e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.08e-06 V                  ; 2.36 V             ; -0.0113 V          ; 0.122 V                             ; 0.022 V                             ; 4.5e-10 s                  ; 4.45e-10 s                 ; Yes                       ; Yes                       ;
; o_DATA[4]     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.08e-06 V                   ; 2.36 V              ; -0.0113 V           ; 0.122 V                              ; 0.022 V                              ; 4.5e-10 s                   ; 4.45e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.08e-06 V                  ; 2.36 V             ; -0.0113 V          ; 0.122 V                             ; 0.022 V                             ; 4.5e-10 s                  ; 4.45e-10 s                 ; Yes                       ; Yes                       ;
; o_DATA[5]     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.08e-06 V                   ; 2.33 V              ; -0.00341 V          ; 0.17 V                               ; 0.084 V                              ; 3.33e-09 s                  ; 3.24e-09 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.08e-06 V                  ; 2.33 V             ; -0.00341 V         ; 0.17 V                              ; 0.084 V                             ; 3.33e-09 s                 ; 3.24e-09 s                 ; Yes                       ; Yes                       ;
; o_DATA[6]     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.08e-06 V                   ; 2.36 V              ; -0.0113 V           ; 0.122 V                              ; 0.022 V                              ; 4.5e-10 s                   ; 4.45e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.08e-06 V                  ; 2.36 V             ; -0.0113 V          ; 0.122 V                             ; 0.022 V                             ; 4.5e-10 s                  ; 4.45e-10 s                 ; Yes                       ; Yes                       ;
; o_DATA[7]     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.08e-06 V                   ; 2.36 V              ; -0.0113 V           ; 0.122 V                              ; 0.022 V                              ; 4.5e-10 s                   ; 4.45e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.08e-06 V                  ; 2.36 V             ; -0.0113 V          ; 0.122 V                             ; 0.022 V                             ; 4.5e-10 s                  ; 4.45e-10 s                 ; Yes                       ; Yes                       ;
; o_STATE[0]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.08e-06 V                   ; 2.36 V              ; -0.0113 V           ; 0.122 V                              ; 0.022 V                              ; 4.5e-10 s                   ; 4.45e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.08e-06 V                  ; 2.36 V             ; -0.0113 V          ; 0.122 V                             ; 0.022 V                             ; 4.5e-10 s                  ; 4.45e-10 s                 ; Yes                       ; Yes                       ;
; o_STATE[1]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.08e-06 V                   ; 2.36 V              ; -0.0113 V           ; 0.122 V                              ; 0.022 V                              ; 4.5e-10 s                   ; 4.45e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.08e-06 V                  ; 2.36 V             ; -0.0113 V          ; 0.122 V                             ; 0.022 V                             ; 4.5e-10 s                  ; 4.45e-10 s                 ; Yes                       ; Yes                       ;
; o_STATE[2]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.08e-06 V                   ; 2.36 V              ; -0.0113 V           ; 0.122 V                              ; 0.022 V                              ; 4.5e-10 s                   ; 4.45e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.08e-06 V                  ; 2.36 V             ; -0.0113 V          ; 0.122 V                             ; 0.022 V                             ; 4.5e-10 s                  ; 4.45e-10 s                 ; Yes                       ; Yes                       ;
; o_STATE[3]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.08e-06 V                   ; 2.36 V              ; -0.0113 V           ; 0.122 V                              ; 0.022 V                              ; 4.5e-10 s                   ; 4.45e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.08e-06 V                  ; 2.36 V             ; -0.0113 V          ; 0.122 V                             ; 0.022 V                             ; 4.5e-10 s                  ; 4.45e-10 s                 ; Yes                       ; Yes                       ;
; o_STATE[4]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.08e-06 V                   ; 2.36 V              ; -0.0113 V           ; 0.122 V                              ; 0.022 V                              ; 4.5e-10 s                   ; 4.45e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.08e-06 V                  ; 2.36 V             ; -0.0113 V          ; 0.122 V                             ; 0.022 V                             ; 4.5e-10 s                  ; 4.45e-10 s                 ; Yes                       ; Yes                       ;
; o_STATE[5]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.08e-06 V                   ; 2.36 V              ; -0.0113 V           ; 0.122 V                              ; 0.022 V                              ; 4.5e-10 s                   ; 4.45e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.08e-06 V                  ; 2.36 V             ; -0.0113 V          ; 0.122 V                             ; 0.022 V                             ; 4.5e-10 s                  ; 4.45e-10 s                 ; Yes                       ; Yes                       ;
; o_STATE[6]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.08e-06 V                   ; 2.36 V              ; -0.0113 V           ; 0.122 V                              ; 0.022 V                              ; 4.5e-10 s                   ; 4.45e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.08e-06 V                  ; 2.36 V             ; -0.0113 V          ; 0.122 V                             ; 0.022 V                             ; 4.5e-10 s                  ; 4.45e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_DCLK~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 5.68e-07 V                   ; 2.35 V              ; -0.0132 V           ; 0.2 V                                ; 0.027 V                              ; 5.26e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 5.68e-07 V                  ; 2.35 V             ; -0.0132 V          ; 0.2 V                               ; 0.027 V                             ; 5.26e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_nCEO~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 9.36e-07 V                   ; 2.35 V              ; -0.00444 V          ; 0.18 V                               ; 0.019 V                              ; 7.23e-10 s                  ; 9.82e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 9.36e-07 V                  ; 2.35 V             ; -0.00444 V         ; 0.18 V                              ; 0.019 V                             ; 7.23e-10 s                 ; 9.82e-10 s                 ; Yes                       ; Yes                       ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Corner Signal Integrity Metrics                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                       ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin           ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; o_DATA[0]     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.11e-08 V                   ; 2.73 V              ; -0.0566 V           ; 0.191 V                              ; 0.12 V                               ; 2.69e-10 s                  ; 2.76e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.11e-08 V                  ; 2.73 V             ; -0.0566 V          ; 0.191 V                             ; 0.12 V                              ; 2.69e-10 s                 ; 2.76e-10 s                 ; Yes                       ; Yes                       ;
; o_DATA[1]     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.11e-08 V                   ; 2.73 V              ; -0.0566 V           ; 0.191 V                              ; 0.12 V                               ; 2.69e-10 s                  ; 2.76e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.11e-08 V                  ; 2.73 V             ; -0.0566 V          ; 0.191 V                             ; 0.12 V                              ; 2.69e-10 s                 ; 2.76e-10 s                 ; Yes                       ; Yes                       ;
; o_DATA[2]     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.11e-08 V                   ; 2.73 V              ; -0.0566 V           ; 0.191 V                              ; 0.12 V                               ; 2.69e-10 s                  ; 2.76e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.11e-08 V                  ; 2.73 V             ; -0.0566 V          ; 0.191 V                             ; 0.12 V                              ; 2.69e-10 s                 ; 2.76e-10 s                 ; Yes                       ; Yes                       ;
; o_DATA[3]     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.11e-08 V                   ; 2.73 V              ; -0.0566 V           ; 0.191 V                              ; 0.12 V                               ; 2.69e-10 s                  ; 2.76e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.11e-08 V                  ; 2.73 V             ; -0.0566 V          ; 0.191 V                             ; 0.12 V                              ; 2.69e-10 s                 ; 2.76e-10 s                 ; Yes                       ; Yes                       ;
; o_DATA[4]     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.11e-08 V                   ; 2.73 V              ; -0.0566 V           ; 0.191 V                              ; 0.12 V                               ; 2.69e-10 s                  ; 2.76e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.11e-08 V                  ; 2.73 V             ; -0.0566 V          ; 0.191 V                             ; 0.12 V                              ; 2.69e-10 s                 ; 2.76e-10 s                 ; Yes                       ; Yes                       ;
; o_DATA[5]     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.11e-08 V                   ; 2.64 V              ; -0.011 V            ; 0.212 V                              ; 0.198 V                              ; 2.38e-09 s                  ; 2.29e-09 s                  ; No                         ; Yes                        ; 2.62 V                      ; 4.11e-08 V                  ; 2.64 V             ; -0.011 V           ; 0.212 V                             ; 0.198 V                             ; 2.38e-09 s                 ; 2.29e-09 s                 ; No                        ; Yes                       ;
; o_DATA[6]     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.11e-08 V                   ; 2.73 V              ; -0.0566 V           ; 0.191 V                              ; 0.12 V                               ; 2.69e-10 s                  ; 2.76e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.11e-08 V                  ; 2.73 V             ; -0.0566 V          ; 0.191 V                             ; 0.12 V                              ; 2.69e-10 s                 ; 2.76e-10 s                 ; Yes                       ; Yes                       ;
; o_DATA[7]     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.11e-08 V                   ; 2.73 V              ; -0.0566 V           ; 0.191 V                              ; 0.12 V                               ; 2.69e-10 s                  ; 2.76e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.11e-08 V                  ; 2.73 V             ; -0.0566 V          ; 0.191 V                             ; 0.12 V                              ; 2.69e-10 s                 ; 2.76e-10 s                 ; Yes                       ; Yes                       ;
; o_STATE[0]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.11e-08 V                   ; 2.73 V              ; -0.0566 V           ; 0.191 V                              ; 0.12 V                               ; 2.69e-10 s                  ; 2.76e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.11e-08 V                  ; 2.73 V             ; -0.0566 V          ; 0.191 V                             ; 0.12 V                              ; 2.69e-10 s                 ; 2.76e-10 s                 ; Yes                       ; Yes                       ;
; o_STATE[1]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.11e-08 V                   ; 2.73 V              ; -0.0566 V           ; 0.191 V                              ; 0.12 V                               ; 2.69e-10 s                  ; 2.76e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.11e-08 V                  ; 2.73 V             ; -0.0566 V          ; 0.191 V                             ; 0.12 V                              ; 2.69e-10 s                 ; 2.76e-10 s                 ; Yes                       ; Yes                       ;
; o_STATE[2]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.11e-08 V                   ; 2.73 V              ; -0.0566 V           ; 0.191 V                              ; 0.12 V                               ; 2.69e-10 s                  ; 2.76e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.11e-08 V                  ; 2.73 V             ; -0.0566 V          ; 0.191 V                             ; 0.12 V                              ; 2.69e-10 s                 ; 2.76e-10 s                 ; Yes                       ; Yes                       ;
; o_STATE[3]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.11e-08 V                   ; 2.73 V              ; -0.0566 V           ; 0.191 V                              ; 0.12 V                               ; 2.69e-10 s                  ; 2.76e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.11e-08 V                  ; 2.73 V             ; -0.0566 V          ; 0.191 V                             ; 0.12 V                              ; 2.69e-10 s                 ; 2.76e-10 s                 ; Yes                       ; Yes                       ;
; o_STATE[4]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.11e-08 V                   ; 2.73 V              ; -0.0566 V           ; 0.191 V                              ; 0.12 V                               ; 2.69e-10 s                  ; 2.76e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.11e-08 V                  ; 2.73 V             ; -0.0566 V          ; 0.191 V                             ; 0.12 V                              ; 2.69e-10 s                 ; 2.76e-10 s                 ; Yes                       ; Yes                       ;
; o_STATE[5]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.11e-08 V                   ; 2.73 V              ; -0.0566 V           ; 0.191 V                              ; 0.12 V                               ; 2.69e-10 s                  ; 2.76e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.11e-08 V                  ; 2.73 V             ; -0.0566 V          ; 0.191 V                             ; 0.12 V                              ; 2.69e-10 s                 ; 2.76e-10 s                 ; Yes                       ; Yes                       ;
; o_STATE[6]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.11e-08 V                   ; 2.73 V              ; -0.0566 V           ; 0.191 V                              ; 0.12 V                               ; 2.69e-10 s                  ; 2.76e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.11e-08 V                  ; 2.73 V             ; -0.0566 V          ; 0.191 V                             ; 0.12 V                              ; 2.69e-10 s                 ; 2.76e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_DCLK~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.22e-08 V                   ; 2.72 V              ; -0.0747 V           ; 0.28 V                               ; 0.169 V                              ; 3.1e-10 s                   ; 3.01e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.22e-08 V                  ; 2.72 V             ; -0.0747 V          ; 0.28 V                              ; 0.169 V                             ; 3.1e-10 s                  ; 3.01e-10 s                 ; No                        ; Yes                       ;
; ~ALTERA_nCEO~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 3.53e-08 V                   ; 2.7 V               ; -0.0212 V           ; 0.204 V                              ; 0.049 V                              ; 4.85e-10 s                  ; 6.73e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 3.53e-08 V                  ; 2.7 V              ; -0.0212 V          ; 0.204 V                             ; 0.049 V                             ; 4.85e-10 s                 ; 6.73e-10 s                 ; No                        ; Yes                       ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Setup Transfers                                                                                                                                                         ;
+--------------------------------------------------------------+--------------------------------------------------------------+----------+----------+----------+----------+
; From Clock                                                   ; To Clock                                                     ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+--------------------------------------------------------------+--------------------------------------------------------------+----------+----------+----------+----------+
; i_CORE_CLK                                                   ; i_CORE_CLK                                                   ; 5190     ; 0        ; 0        ; 0        ;
; instruction_decoder:INST_instruction_decoder|o_BUS_select[0] ; i_CORE_CLK                                                   ; 34       ; 10       ; 0        ; 0        ;
; i_CORE_CLK                                                   ; instruction_decoder:INST_instruction_decoder|o_BUS_select[0] ; 24       ; 0        ; 24       ; 0        ;
+--------------------------------------------------------------+--------------------------------------------------------------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Hold Transfers                                                                                                                                                          ;
+--------------------------------------------------------------+--------------------------------------------------------------+----------+----------+----------+----------+
; From Clock                                                   ; To Clock                                                     ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+--------------------------------------------------------------+--------------------------------------------------------------+----------+----------+----------+----------+
; i_CORE_CLK                                                   ; i_CORE_CLK                                                   ; 5190     ; 0        ; 0        ; 0        ;
; instruction_decoder:INST_instruction_decoder|o_BUS_select[0] ; i_CORE_CLK                                                   ; 34       ; 10       ; 0        ; 0        ;
; i_CORE_CLK                                                   ; instruction_decoder:INST_instruction_decoder|o_BUS_select[0] ; 24       ; 0        ; 24       ; 0        ;
+--------------------------------------------------------------+--------------------------------------------------------------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


---------------
; Report TCCS ;
---------------
No dedicated SERDES Transmitter circuitry present in device or used in design


---------------
; Report RSKM ;
---------------
No non-DPA dedicated SERDES Receiver circuitry present in device or used in design


+------------------------------------------------+
; Unconstrained Paths                            ;
+---------------------------------+-------+------+
; Property                        ; Setup ; Hold ;
+---------------------------------+-------+------+
; Illegal Clocks                  ; 0     ; 0    ;
; Unconstrained Clocks            ; 0     ; 0    ;
; Unconstrained Input Ports       ; 1     ; 1    ;
; Unconstrained Input Port Paths  ; 16    ; 16   ;
; Unconstrained Output Ports      ; 14    ; 14   ;
; Unconstrained Output Port Paths ; 14    ; 14   ;
+---------------------------------+-------+------+


+------------------------------------+
; TimeQuest Timing Analyzer Messages ;
+------------------------------------+
Info: *******************************************************************
Info: Running Quartus II 64-Bit TimeQuest Timing Analyzer
    Info: Version 13.1.4 Build 182 03/12/2014 SJ Web Edition
    Info: Processing started: Thu Apr 18 14:52:50 2019
Info: Command: quartus_sta cpu_core -c cpu_core
Info: qsta_default_script.tcl version: #1
Warning (20028): Parallel compilation is not licensed and has been disabled
Info (21077): Core supply voltage is 1.2V
Info (21077): Low junction temperature is 0 degrees C
Info (21077): High junction temperature is 85 degrees C
Warning (335093): TimeQuest Timing Analyzer is analyzing 16 combinational loops as latches.
Critical Warning (332012): Synopsys Design Constraints File file not found: 'cpu_core.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design.
Info (332142): No user constrained base clocks found in the design. Calling "derive_clocks -period 1.0"
Info (332105): Deriving Clocks
    Info (332105): create_clock -period 1.000 -name i_CORE_CLK i_CORE_CLK
    Info (332105): create_clock -period 1.000 -name instruction_decoder:INST_instruction_decoder|o_BUS_select[0] instruction_decoder:INST_instruction_decoder|o_BUS_select[0]
Info (332143): No user constrained clock uncertainty found in the design. Calling "derive_clock_uncertainty"
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties.
Info: Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON
Info: Analyzing Slow 1200mV 85C Model
Critical Warning (332148): Timing requirements not met
    Info (11105): For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer.
Info (332146): Worst-case setup slack is -5.293
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -5.293            -489.837 i_CORE_CLK 
    Info (332119):    -2.046             -27.688 instruction_decoder:INST_instruction_decoder|o_BUS_select[0] 
Info (332146): Worst-case hold slack is -0.048
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -0.048              -0.048 i_CORE_CLK 
    Info (332119):     0.687               0.000 instruction_decoder:INST_instruction_decoder|o_BUS_select[0] 
Info (332140): No Recovery paths to report
Info (332140): No Removal paths to report
Info (332146): Worst-case minimum pulse width slack is -3.000
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -3.000            -469.792 i_CORE_CLK 
    Info (332119):     0.419               0.000 instruction_decoder:INST_instruction_decoder|o_BUS_select[0] 
Info: Analyzing Slow 1200mV 0C Model
Info (334003): Started post-fitting delay annotation
Info (334004): Delay annotation completed successfully
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties.
Critical Warning (332148): Timing requirements not met
    Info (11105): For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer.
Info (332146): Worst-case setup slack is -4.625
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -4.625            -412.657 i_CORE_CLK 
    Info (332119):    -1.860             -24.667 instruction_decoder:INST_instruction_decoder|o_BUS_select[0] 
Info (332146): Worst-case hold slack is -0.042
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -0.042              -0.042 i_CORE_CLK 
    Info (332119):     0.683               0.000 instruction_decoder:INST_instruction_decoder|o_BUS_select[0] 
Info (332140): No Recovery paths to report
Info (332140): No Removal paths to report
Info (332146): Worst-case minimum pulse width slack is -3.000
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -3.000            -469.792 i_CORE_CLK 
    Info (332119):     0.435               0.000 instruction_decoder:INST_instruction_decoder|o_BUS_select[0] 
Info: Analyzing Fast 1200mV 0C Model
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties.
Critical Warning (332148): Timing requirements not met
    Info (11105): For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer.
Info (332146): Worst-case setup slack is -2.562
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -2.562            -160.664 i_CORE_CLK 
    Info (332119):    -0.919             -10.293 instruction_decoder:INST_instruction_decoder|o_BUS_select[0] 
Info (332146): Worst-case hold slack is -0.123
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -0.123              -0.129 i_CORE_CLK 
    Info (332119):     0.355               0.000 instruction_decoder:INST_instruction_decoder|o_BUS_select[0] 
Info (332140): No Recovery paths to report
Info (332140): No Removal paths to report
Info (332146): Worst-case minimum pulse width slack is -3.000
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -3.000            -369.053 i_CORE_CLK 
    Info (332119):     0.397               0.000 instruction_decoder:INST_instruction_decoder|o_BUS_select[0] 
Info (332102): Design is not fully constrained for setup requirements
Info (332102): Design is not fully constrained for hold requirements
Info: Quartus II 64-Bit TimeQuest Timing Analyzer was successful. 0 errors, 6 warnings
    Info: Peak virtual memory: 4647 megabytes
    Info: Processing ended: Thu Apr 18 14:52:52 2019
    Info: Elapsed time: 00:00:02
    Info: Total CPU time (on all processors): 00:00:02


