Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.2 (win64) Build 3064766 Wed Nov 18 09:12:45 MST 2020
| Date         : Sat Jan 15 20:39:27 2022
| Host         : BrooksRig running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file NARNet_control_sets_placed.rpt
| Design       : NARNet
| Device       : xc7s50
------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Total control sets                                       |   103 |
|    Minimum number of control sets                        |   103 |
|    Addition due to synthesis replication                 |     0 |
|    Addition due to physical synthesis replication        |     0 |
| Unused register locations in slices containing registers |     7 |
+----------------------------------------------------------+-------+
* Control sets can be merged at opt_design using control_set_merge or merge_equivalent_drivers
** Run report_qor_suggestions for automated merging and remapping suggestions


2. Histogram
------------

+--------------------+-------+
|       Fanout       | Count |
+--------------------+-------+
| Total control sets |   103 |
| >= 0 to < 4        |     0 |
| >= 4 to < 6        |     2 |
| >= 6 to < 8        |     1 |
| >= 8 to < 10       |    97 |
| >= 10 to < 12      |     0 |
| >= 12 to < 14      |     0 |
| >= 14 to < 16      |     0 |
| >= 16              |     3 |
+--------------------+-------+
* Control sets can be remapped at either synth_design or opt_design


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |              15 |           13 |
| No           | No                    | Yes                    |               0 |            0 |
| No           | Yes                   | No                     |               0 |            0 |
| Yes          | No                    | No                     |             810 |          293 |
| Yes          | No                    | Yes                    |               0 |            0 |
| Yes          | Yes                   | No                     |              48 |           24 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+------------------------------+-------------------------+-------------------+------------------+----------------+--------------+
|         Clock Signal         |      Enable Signal      |  Set/Reset Signal | Slice Load Count | Bel Load Count | Bels / Slice |
+------------------------------+-------------------------+-------------------+------------------+----------------+--------------+
|  clk_IBUF_BUFG               | tap[4]_i_1_n_0          |                   |                1 |              5 |         5.00 |
|  clk_IBUF_BUFG               | n_reg4[0]_i_1_n_0       |                   |                5 |              5 |         1.00 |
|  clk_IBUF_BUFG               |                         |                   |                5 |              7 |         1.40 |
|  clk_IBUF_BUFG               | b1[1][7]_i_1_n_0        |                   |                4 |              8 |         2.00 |
|  clk_IBUF_BUFG               | b1[2][7]_i_1_n_0        |                   |                3 |              8 |         2.67 |
|  clk_IBUF_BUFG               | b1[4][7]_i_1_n_0        |                   |                3 |              8 |         2.67 |
|  clk_IBUF_BUFG               | b1                      |                   |                5 |              8 |         1.60 |
|  clk_IBUF_BUFG               | b1[3][7]_i_1_n_0        |                   |                2 |              8 |         4.00 |
|  clk_IBUF_BUFG               | b2[7]_i_1_n_0           |                   |                4 |              8 |         2.00 |
|  clk_IBUF_BUFG               | acc_res[7]_i_1_n_0      |                   |                2 |              8 |         4.00 |
|  clk_IBUF_BUFG               | bram_counter[7]_i_1_n_0 |                   |                3 |              8 |         2.67 |
|  clk_IBUF_BUFG               | xdl[16][7]_i_1_n_0      | rst_IBUF          |                3 |              8 |         2.67 |
|  clk_IBUF_BUFG               | y_out_reg[7]_i_1_n_0    |                   |                3 |              8 |         2.67 |
|  wrom/rom_reg_reg[7]_i_2_n_0 |                         |                   |                8 |              8 |         1.00 |
|  clk_IBUF_BUFG               | w1[3][13][7]_i_1_n_0    |                   |                3 |              8 |         2.67 |
|  clk_IBUF_BUFG               | w1[3][15][7]_i_1_n_0    |                   |                2 |              8 |         4.00 |
|  clk_IBUF_BUFG               | w1[0][10][7]_i_1_n_0    |                   |                3 |              8 |         2.67 |
|  clk_IBUF_BUFG               | w1[0][8][7]_i_1_n_0     |                   |                3 |              8 |         2.67 |
|  clk_IBUF_BUFG               | w1[3][1][7]_i_1_n_0     |                   |                2 |              8 |         4.00 |
|  clk_IBUF_BUFG               | w1[3][2][7]_i_1_n_0     |                   |                1 |              8 |         8.00 |
|  clk_IBUF_BUFG               | w1[1][14][7]_i_1_n_0    |                   |                4 |              8 |         2.00 |
|  clk_IBUF_BUFG               | w1[3][11][7]_i_1_n_0    |                   |                2 |              8 |         4.00 |
|  clk_IBUF_BUFG               | w1[0][6][7]_i_1_n_0     |                   |                3 |              8 |         2.67 |
|  clk_IBUF_BUFG               | w1[1][10][7]_i_1_n_0    |                   |                2 |              8 |         4.00 |
|  clk_IBUF_BUFG               | w1[1][12][7]_i_1_n_0    |                   |                2 |              8 |         4.00 |
|  clk_IBUF_BUFG               | w1[1][5][7]_i_1_n_0     |                   |                2 |              8 |         4.00 |
|  clk_IBUF_BUFG               | w1[1][7][7]_i_1_n_0     |                   |                5 |              8 |         1.60 |
|  clk_IBUF_BUFG               | w1[1][9][7]_i_1_n_0     |                   |                6 |              8 |         1.33 |
|  clk_IBUF_BUFG               | w1[0][9][7]_i_1_n_0     |                   |                4 |              8 |         2.00 |
|  clk_IBUF_BUFG               | w1[0][13][7]_i_1_n_0    |                   |                2 |              8 |         4.00 |
|  clk_IBUF_BUFG               | w1[0][4][7]_i_1_n_0     |                   |                2 |              8 |         4.00 |
|  clk_IBUF_BUFG               | w1[2][10][7]_i_1_n_0    |                   |                4 |              8 |         2.00 |
|  clk_IBUF_BUFG               | w1[1][8][7]_i_1_n_0     |                   |                2 |              8 |         4.00 |
|  clk_IBUF_BUFG               | w1[0][14][7]_i_1_n_0    |                   |                2 |              8 |         4.00 |
|  clk_IBUF_BUFG               | w1[0][15][7]_i_1_n_0    |                   |                1 |              8 |         8.00 |
|  clk_IBUF_BUFG               | w1[0][0][7]_i_1_n_0     |                   |                2 |              8 |         4.00 |
|  clk_IBUF_BUFG               | w1[1][0][7]_i_1_n_0     |                   |                4 |              8 |         2.00 |
|  clk_IBUF_BUFG               | w1[1][1][7]_i_1_n_0     |                   |                2 |              8 |         4.00 |
|  clk_IBUF_BUFG               | w1[2][14][7]_i_1_n_0    |                   |                2 |              8 |         4.00 |
|  clk_IBUF_BUFG               | w1[0][2][7]_i_1_n_0     |                   |                2 |              8 |         4.00 |
|  clk_IBUF_BUFG               | w1[1][13][7]_i_1_n_0    |                   |                2 |              8 |         4.00 |
|  clk_IBUF_BUFG               | w1[2][1][7]_i_1_n_0     |                   |                3 |              8 |         2.67 |
|  clk_IBUF_BUFG               | w1[2][3][7]_i_1_n_0     |                   |                2 |              8 |         4.00 |
|  clk_IBUF_BUFG               | w1[1][3][7]_i_1_n_0     |                   |                2 |              8 |         4.00 |
|  clk_IBUF_BUFG               | w1[1][4][7]_i_1_n_0     |                   |                4 |              8 |         2.00 |
|  clk_IBUF_BUFG               | w1[0][11][7]_i_1_n_0    |                   |                3 |              8 |         2.67 |
|  clk_IBUF_BUFG               | w1[1][6][7]_i_1_n_0     |                   |                1 |              8 |         8.00 |
|  clk_IBUF_BUFG               | w1[2][2][7]_i_1_n_0     |                   |                2 |              8 |         4.00 |
|  clk_IBUF_BUFG               | w1[2][5][7]_i_1_n_0     |                   |                2 |              8 |         4.00 |
|  clk_IBUF_BUFG               | w1[1][2][7]_i_1_n_0     |                   |                2 |              8 |         4.00 |
|  clk_IBUF_BUFG               | w1[1][11][7]_i_1_n_0    |                   |                2 |              8 |         4.00 |
|  clk_IBUF_BUFG               | w1[1][15][7]_i_1_n_0    |                   |                2 |              8 |         4.00 |
|  clk_IBUF_BUFG               | w1[2][6][7]_i_1_n_0     |                   |                2 |              8 |         4.00 |
|  clk_IBUF_BUFG               | w1[2][15][7]_i_1_n_0    |                   |                2 |              8 |         4.00 |
|  clk_IBUF_BUFG               | w1[0][5][7]_i_1_n_0     |                   |                2 |              8 |         4.00 |
|  clk_IBUF_BUFG               | w1[0][1][7]_i_1_n_0     |                   |                3 |              8 |         2.67 |
|  clk_IBUF_BUFG               | w1[2][11][7]_i_1_n_0    |                   |                2 |              8 |         4.00 |
|  clk_IBUF_BUFG               | w1[0][12][7]_i_1_n_0    |                   |                3 |              8 |         2.67 |
|  clk_IBUF_BUFG               | w1[0][3][7]_i_1_n_0     |                   |                2 |              8 |         4.00 |
|  clk_IBUF_BUFG               | w1[2][13][7]_i_1_n_0    |                   |                2 |              8 |         4.00 |
|  clk_IBUF_BUFG               | w1[2][0][7]_i_1_n_0     |                   |                3 |              8 |         2.67 |
|  clk_IBUF_BUFG               | w1[2][4][7]_i_1_n_0     |                   |                3 |              8 |         2.67 |
|  clk_IBUF_BUFG               | w1[2][7][7]_i_1_n_0     |                   |                6 |              8 |         1.33 |
|  clk_IBUF_BUFG               | w1[2][8][7]_i_1_n_0     |                   |                3 |              8 |         2.67 |
|  clk_IBUF_BUFG               | w1[2][12][7]_i_1_n_0    |                   |                2 |              8 |         4.00 |
|  clk_IBUF_BUFG               | w1[2][9][7]_i_1_n_0     |                   |                4 |              8 |         2.00 |
|  clk_IBUF_BUFG               | w1[3][0][7]_i_1_n_0     |                   |                2 |              8 |         4.00 |
|  clk_IBUF_BUFG               | w1[3][10][7]_i_1_n_0    |                   |                2 |              8 |         4.00 |
|  clk_IBUF_BUFG               | w1[0][7][7]_i_1_n_0     |                   |                5 |              8 |         1.60 |
|  clk_IBUF_BUFG               | w1[3][12][7]_i_1_n_0    |                   |                2 |              8 |         4.00 |
|  clk_IBUF_BUFG               | w1[3][14][7]_i_1_n_0    |                   |                4 |              8 |         2.00 |
|  clk_IBUF_BUFG               | w1[4][4][7]_i_1_n_0     |                   |                3 |              8 |         2.67 |
|  clk_IBUF_BUFG               | w1[3][8][7]_i_1_n_0     |                   |                2 |              8 |         4.00 |
|  clk_IBUF_BUFG               | w1[4][7][7]_i_1_n_0     |                   |                6 |              8 |         1.33 |
|  clk_IBUF_BUFG               | w1[3][4][7]_i_1_n_0     |                   |                2 |              8 |         4.00 |
|  clk_IBUF_BUFG               | w1[4][0][7]_i_1_n_0     |                   |                5 |              8 |         1.60 |
|  clk_IBUF_BUFG               | w1[4][11][7]_i_1_n_0    |                   |                2 |              8 |         4.00 |
|  clk_IBUF_BUFG               | w1[4][13][7]_i_1_n_0    |                   |                1 |              8 |         8.00 |
|  clk_IBUF_BUFG               | w1[4][10][7]_i_1_n_0    |                   |                3 |              8 |         2.67 |
|  clk_IBUF_BUFG               | w1[3][3][7]_i_1_n_0     |                   |                1 |              8 |         8.00 |
|  clk_IBUF_BUFG               | w1[3][7][7]_i_1_n_0     |                   |                4 |              8 |         2.00 |
|  clk_IBUF_BUFG               | w1[4][2][7]_i_1_n_0     |                   |                4 |              8 |         2.00 |
|  clk_IBUF_BUFG               | w1[4][3][7]_i_1_n_0     |                   |                2 |              8 |         4.00 |
|  clk_IBUF_BUFG               | w1[3][6][7]_i_1_n_0     |                   |                3 |              8 |         2.67 |
|  clk_IBUF_BUFG               | w1[3][9][7]_i_1_n_0     |                   |                5 |              8 |         1.60 |
|  clk_IBUF_BUFG               | w1[3][5][7]_i_1_n_0     |                   |                1 |              8 |         8.00 |
|  clk_IBUF_BUFG               | w1[4][5][7]_i_1_n_0     |                   |                2 |              8 |         4.00 |
|  clk_IBUF_BUFG               | w1[4][1][7]_i_1_n_0     |                   |                5 |              8 |         1.60 |
|  clk_IBUF_BUFG               | w1[4][14][7]_i_1_n_0    |                   |                1 |              8 |         8.00 |
|  clk_IBUF_BUFG               | w1[4][12][7]_i_1_n_0    |                   |                1 |              8 |         8.00 |
|  clk_IBUF_BUFG               | w1[4][9][7]_i_1_n_0     |                   |                5 |              8 |         1.60 |
|  clk_IBUF_BUFG               | w1[4][15][7]_i_1_n_0    |                   |                2 |              8 |         4.00 |
|  clk_IBUF_BUFG               | w1[4][6][7]_i_1_n_0     |                   |                3 |              8 |         2.67 |
|  clk_IBUF_BUFG               | w1[4][8][7]_i_1_n_0     |                   |                1 |              8 |         8.00 |
|  clk_IBUF_BUFG               | w2[2][7]_i_1_n_0        |                   |                4 |              8 |         2.00 |
|  clk_IBUF_BUFG               | w2[4][7]_i_1_n_0        |                   |                5 |              8 |         1.60 |
|  clk_IBUF_BUFG               | x_in_reg[31]_i_1_n_0    |                   |                6 |              8 |         1.33 |
|  clk_IBUF_BUFG               | w2[3][7]_i_1_n_0        |                   |                4 |              8 |         2.00 |
|  clk_IBUF_BUFG               | w2[1][7]_i_1_n_0        |                   |                3 |              8 |         2.67 |
|  clk_IBUF_BUFG               | w2[0][7]_i_1_n_0        |                   |                3 |              8 |         2.67 |
|  clk_IBUF_BUFG               | p_0_in__0               |                   |                2 |             16 |         8.00 |
|  clk_IBUF_BUFG               | b_n4[7]_i_1_n_0         |                   |               19 |             40 |         2.11 |
|  clk_IBUF_BUFG               | n_reg4[0]_i_1_n_0       | n_reg4[7]_i_1_n_0 |               21 |             40 |         1.90 |
+------------------------------+-------------------------+-------------------+------------------+----------------+--------------+


