###############################################################
#  Generated by:      Cadence Innovus 15.23-s045_1
#  OS:                Linux x86_64(Host ID ieng6-ece-11.ucsd.edu)
#  Generated on:      Fri Mar 21 21:15:28 2025
#  Design:            sram_w16
#  Command:           report_timing -max_paths 5 > ${design}.post_route.timing.rpt
###############################################################
Path 1: MET Setup Check with Pin Q_reg_108_/CP 
Endpoint:   Q_reg_108_/D (v) checked with  leading edge of 'clk'
Beginpoint: A[0]         (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: WC_VIEW
Other End Arrival Time          0.168
- Setup                         0.097
+ Phase Shift                   1.000
+ CPPR Adjustment               0.000
= Required Time                 1.072
- Arrival Time                  1.050
= Slack Time                    0.021
     Clock Rise Edge                      0.000
     + Input Delay                        0.200
     = Beginpoint Arrival Time            0.200
     +-----------------------------------------------------------------------+ 
     |    Instance     |     Arc      |  Cell   | Delay | Arrival | Required | 
     |                 |              |         |       |  Time   |   Time   | 
     |-----------------+--------------+---------+-------+---------+----------| 
     |                 | A[0] ^       |         |       |   0.200 |    0.221 | 
     | FE_OFC198_A_0_  | I ^ -> ZN v  | CKND1   | 0.030 |   0.230 |    0.251 | 
     | U1540           | A1 v -> ZN ^ | CKND2D2 | 0.046 |   0.276 |    0.297 | 
     | FE_RC_10_0      | A2 ^ -> Z ^  | OR2D0   | 0.097 |   0.373 |    0.395 | 
     | FE_OFC116_n1370 | I ^ -> ZN v  | CKND4   | 0.099 |   0.473 |    0.494 | 
     | FE_OFC118_n1370 | I v -> ZN ^  | CKND2   | 0.066 |   0.539 |    0.560 | 
     | FE_OFC119_n1370 | I ^ -> ZN v  | INVD6   | 0.090 |   0.629 |    0.650 | 
     | U2310           | B1 v -> ZN ^ | AOI22D0 | 0.137 |   0.765 |    0.786 | 
     | U1868           | A2 ^ -> Z ^  | AN4D0   | 0.171 |   0.936 |    0.958 | 
     | U2050           | A1 ^ -> ZN v | CKND2D1 | 0.113 |   1.049 |    1.071 | 
     | Q_reg_108_      | D v          | EDFQD1  | 0.001 |   1.050 |    1.072 | 
     +-----------------------------------------------------------------------+ 
Path 2: MET Setup Check with Pin memory7_reg_13_/CP 
Endpoint:   memory7_reg_13_/E (^) checked with  leading edge of 'clk'
Beginpoint: A[3]              (v) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: WC_VIEW
Other End Arrival Time          0.159
- Setup                         0.113
+ Phase Shift                   1.000
+ CPPR Adjustment               0.000
= Required Time                 1.046
- Arrival Time                  1.024
= Slack Time                    0.022
     Clock Rise Edge                      0.000
     + Input Delay                        0.200
     = Beginpoint Arrival Time            0.200
     +-----------------------------------------------------------------------+ 
     |    Instance     |     Arc      |  Cell   | Delay | Arrival | Required | 
     |                 |              |         |       |  Time   |   Time   | 
     |-----------------+--------------+---------+-------+---------+----------| 
     |                 | A[3] v       |         |       |   0.200 |    0.222 | 
     | FE_OFC111_A_3_  | I v -> ZN ^  | CKND2   | 0.022 |   0.222 |    0.243 | 
     | U1558           | A2 ^ -> ZN v | CKND2D2 | 0.048 |   0.270 |    0.292 | 
     | U1561           | A2 v -> ZN ^ | NR2XD0  | 0.060 |   0.330 |    0.352 | 
     | FE_OFC127_n1342 | I ^ -> Z ^   | CKBD6   | 0.111 |   0.441 |    0.463 | 
     | FE_OFC140_n1342 | I ^ -> Z ^   | BUFFD1  | 0.117 |   0.558 |    0.580 | 
     | U2057           | A1 ^ -> ZN ^ | INR2D0  | 0.090 |   0.648 |    0.670 | 
     | FE_OFC99_N248   | I ^ -> ZN v  | INVD0   | 0.066 |   0.714 |    0.736 | 
     | FE_OFC101_N248  | I v -> ZN ^  | CKND3   | 0.085 |   0.799 |    0.821 | 
     | FE_OFC151_N248  | I ^ -> Z ^   | BUFFD6  | 0.179 |   0.978 |    1.000 | 
     | memory7_reg_13_ | E ^          | EDFQD1  | 0.046 |   1.024 |    1.046 | 
     +-----------------------------------------------------------------------+ 
Path 3: MET Setup Check with Pin Q_reg_60_/CP 
Endpoint:   Q_reg_60_/D (^) checked with  leading edge of 'clk'
Beginpoint: A[0]        (v) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: WC_VIEW
Other End Arrival Time          0.177
- Setup                         0.099
+ Phase Shift                   1.000
+ CPPR Adjustment               0.000
= Required Time                 1.078
- Arrival Time                  1.055
= Slack Time                    0.022
     Clock Rise Edge                      0.000
     + Input Delay                        0.200
     = Beginpoint Arrival Time            0.200
     +-----------------------------------------------------------------------+ 
     |    Instance     |     Arc      |  Cell   | Delay | Arrival | Required | 
     |                 |              |         |       |  Time   |   Time   | 
     |-----------------+--------------+---------+-------+---------+----------| 
     |                 | A[0] v       |         |       |   0.200 |    0.222 | 
     | FE_OFC198_A_0_  | I v -> ZN ^  | CKND1   | 0.034 |   0.234 |    0.257 | 
     | U1540           | A1 ^ -> ZN v | CKND2D2 | 0.045 |   0.280 |    0.302 | 
     | FE_RC_10_0      | A2 v -> Z v  | OR2D0   | 0.114 |   0.394 |    0.416 | 
     | FE_OFC116_n1370 | I v -> ZN ^  | CKND4   | 0.104 |   0.498 |    0.520 | 
     | FE_OFC118_n1370 | I ^ -> ZN v  | CKND2   | 0.068 |   0.566 |    0.588 | 
     | FE_OFC119_n1370 | I v -> ZN ^  | INVD6   | 0.134 |   0.700 |    0.722 | 
     | U2435           | B1 ^ -> ZN v | AOI22D0 | 0.155 |   0.855 |    0.877 | 
     | U1732           | A2 v -> Z v  | AN4D0   | 0.095 |   0.950 |    0.972 | 
     | U1731           | A1 v -> ZN ^ | CKND2D1 | 0.106 |   1.055 |    1.078 | 
     | Q_reg_60_       | D ^          | EDFQD1  | 0.000 |   1.055 |    1.078 | 
     +-----------------------------------------------------------------------+ 
Path 4: MET Setup Check with Pin Q_reg_110_/CP 
Endpoint:   Q_reg_110_/D (v) checked with  leading edge of 'clk'
Beginpoint: A[0]         (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: WC_VIEW
Other End Arrival Time          0.168
- Setup                         0.086
+ Phase Shift                   1.000
+ CPPR Adjustment               0.000
= Required Time                 1.082
- Arrival Time                  1.058
= Slack Time                    0.024
     Clock Rise Edge                      0.000
     + Input Delay                        0.200
     = Beginpoint Arrival Time            0.200
     +-----------------------------------------------------------------------+ 
     |    Instance     |     Arc      |  Cell   | Delay | Arrival | Required | 
     |                 |              |         |       |  Time   |   Time   | 
     |-----------------+--------------+---------+-------+---------+----------| 
     |                 | A[0] ^       |         |       |   0.200 |    0.224 | 
     | FE_OFC198_A_0_  | I ^ -> ZN v  | CKND1   | 0.030 |   0.230 |    0.254 | 
     | U1540           | A1 v -> ZN ^ | CKND2D2 | 0.046 |   0.276 |    0.300 | 
     | FE_RC_10_0      | A2 ^ -> Z ^  | OR2D0   | 0.097 |   0.373 |    0.397 | 
     | FE_OFC116_n1370 | I ^ -> ZN v  | CKND4   | 0.099 |   0.473 |    0.497 | 
     | FE_OFC118_n1370 | I v -> ZN ^  | CKND2   | 0.066 |   0.539 |    0.563 | 
     | FE_OFC119_n1370 | I ^ -> ZN v  | INVD6   | 0.090 |   0.629 |    0.653 | 
     | U2329           | B1 v -> ZN ^ | AOI22D0 | 0.171 |   0.799 |    0.823 | 
     | U1874           | A2 ^ -> Z ^  | AN4D0   | 0.175 |   0.974 |    0.998 | 
     | U1872           | A1 ^ -> ZN v | CKND2D0 | 0.084 |   1.058 |    1.082 | 
     | Q_reg_110_      | D v          | EDFQD1  | 0.000 |   1.058 |    1.082 | 
     +-----------------------------------------------------------------------+ 
Path 5: MET Setup Check with Pin memory7_reg_0_/CP 
Endpoint:   memory7_reg_0_/E (^) checked with  leading edge of 'clk'
Beginpoint: A[3]             (v) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: WC_VIEW
Other End Arrival Time          0.160
- Setup                         0.113
+ Phase Shift                   1.000
+ CPPR Adjustment               0.000
= Required Time                 1.047
- Arrival Time                  1.023
= Slack Time                    0.025
     Clock Rise Edge                      0.000
     + Input Delay                        0.200
     = Beginpoint Arrival Time            0.200
     +-----------------------------------------------------------------------+ 
     |    Instance     |     Arc      |  Cell   | Delay | Arrival | Required | 
     |                 |              |         |       |  Time   |   Time   | 
     |-----------------+--------------+---------+-------+---------+----------| 
     |                 | A[3] v       |         |       |   0.200 |    0.225 | 
     | FE_OFC111_A_3_  | I v -> ZN ^  | CKND2   | 0.022 |   0.222 |    0.247 | 
     | U1558           | A2 ^ -> ZN v | CKND2D2 | 0.048 |   0.270 |    0.295 | 
     | U1561           | A2 v -> ZN ^ | NR2XD0  | 0.060 |   0.330 |    0.355 | 
     | FE_OFC127_n1342 | I ^ -> Z ^   | CKBD6   | 0.111 |   0.441 |    0.466 | 
     | FE_OFC140_n1342 | I ^ -> Z ^   | BUFFD1  | 0.117 |   0.558 |    0.583 | 
     | U2057           | A1 ^ -> ZN ^ | INR2D0  | 0.090 |   0.648 |    0.673 | 
     | FE_OFC99_N248   | I ^ -> ZN v  | INVD0   | 0.066 |   0.714 |    0.739 | 
     | FE_OFC101_N248  | I v -> ZN ^  | CKND3   | 0.085 |   0.799 |    0.824 | 
     | FE_OFC151_N248  | I ^ -> Z ^   | BUFFD6  | 0.179 |   0.978 |    1.003 | 
     | memory7_reg_0_  | E ^          | EDFQD1  | 0.045 |   1.023 |    1.047 | 
     +-----------------------------------------------------------------------+ 

