# compile verilog/system verilog design source files
verilog xil_defaultlib  \
"../../../../lab6.gen/sources_1/ip/data_mem/sim/data_mem.v" \
"../../../../lab6.gen/sources_1/ip/instruction_mem/sim/instruction_mem.v" \
"../../../../lab6.srcs/sources_1/new/cpu.v" \
"../../../../lab6.srcs/sources_1/new/io.v" \
"../../../../lab6.srcs/sim_1/new/test.v" \

# compile glbl module
verilog xil_defaultlib "glbl.v"

# Do not sort compile order
nosort
