// Seed: 3210700133
program module_0 #(
    parameter id_3 = 32'd58,
    parameter id_6 = 32'd12
) (
    output supply0 id_0
);
  logic id_2;
  wire  _id_3;
  task id_4(output id_5, output _id_6[-1 : id_3]);
    input [1 : id_6] id_7;
  endtask
  id_8 :
  assert property (@(id_8, negedge -1 != -1, id_5 or posedge 1 or negedge 1'b0) id_5)
    @(posedge id_6 or negedge id_3);
endprogram
module module_1 (
    output wor id_0,
    input uwire id_1,
    input wand id_2,
    input wire id_3,
    input supply0 id_4,
    input wire id_5,
    output wire id_6,
    input tri id_7,
    input tri1 id_8,
    output tri1 id_9,
    output supply0 id_10,
    output wire id_11,
    input wor id_12,
    input supply0 id_13,
    output tri id_14,
    input tri1 id_15,
    output supply1 id_16,
    input supply1 id_17,
    input tri id_18,
    output uwire id_19,
    output tri1 id_20,
    input tri id_21,
    input tri id_22,
    output tri1 id_23
    , id_29,
    input tri1 id_24,
    input tri id_25,
    output tri0 id_26,
    output uwire id_27
);
  assign id_9 = id_15;
  module_0 modCall_1 (id_0);
  assign modCall_1.id_8 = 0;
endmodule
