ISim log file
Running: G:\HK7\IClab\W5\lab\PhanMinhNhat_20119147\test_isim_beh.exe -intstyle ise -gui -tclbatch isim.cmd -wdb G:/HK7/IClab/W5/lab/PhanMinhNhat_20119147/test_isim_beh.wdb 
ISim P.20131013 (signature 0x7708f090)
This is a Full version of ISim.
WARNING: File "G:/HK7/IClab/W5/lab/PhanMinhNhat_20119147/PhanMinhNhat.v" Line 29.  For instance uut/hex_bcds/, width 8 of formal port hex is not equal to width 6 of actual signal s.
WARNING: File "G:/HK7/IClab/W5/lab/PhanMinhNhat_20119147/PhanMinhNhat.v" Line 29.  For instance uut/hex_bcdp/, width 8 of formal port hex is not equal to width 6 of actual signal p.
Time resolution is 1 ps
# onerror resume
# wave add /
# run 1000 ns
Simulator is doing circuit initialization process.
Finished circuit initialization process.
