
///////////////////////////////////
// Efinity Synthesis Started 
// Dec 14, 2022 00:37:53
///////////////////////////////////

[EFX-0012 VERI-INFO] default VHDL library search path is now "C:/Efinity/2022.1/sim_models/vhdl/packages/vhdl_2008" (VHDL-1504) 
[EFX-0012 VERI-INFO] analyzing package 't80_pack' (VHDL-1014) (C:\s100projects\T35_ADDR_LINES_W_Z80_2\T35_ADDR_LINES_W_Z80_2\T80_Pack.vhd:51)
[EFX-0012 VERI-INFO] analyzing entity 't80s' (VHDL-1012) (C:\s100projects\T35_ADDR_LINES_W_Z80_2\T35_ADDR_LINES_W_Z80_2\T80s.vhd:73)
[EFX-0012 VERI-INFO] analyzing architecture 'rtl' (VHDL-1010) (C:\s100projects\T35_ADDR_LINES_W_Z80_2\T35_ADDR_LINES_W_Z80_2\T80s.vhd:100)
[EFX-0012 VERI-INFO] analyzing entity 't80_alu' (VHDL-1012) (C:\s100projects\T35_ADDR_LINES_W_Z80_2\T35_ADDR_LINES_W_Z80_2\T80_ALU.vhd:62)
[EFX-0012 VERI-INFO] analyzing architecture 'rtl' (VHDL-1010) (C:\s100projects\T35_ADDR_LINES_W_Z80_2\T35_ADDR_LINES_W_Z80_2\T80_ALU.vhd:88)
[EFX-0012 VERI-INFO] analyzing entity 't80' (VHDL-1012) (C:\s100projects\T35_ADDR_LINES_W_Z80_2\T35_ADDR_LINES_W_Z80_2\T80.vhd:75)
[EFX-0012 VERI-INFO] analyzing architecture 'rtl' (VHDL-1010) (C:\s100projects\T35_ADDR_LINES_W_Z80_2\T35_ADDR_LINES_W_Z80_2\T80.vhd:115)
[EFX-0012 VERI-INFO] analyzing entity 't80_mcode' (VHDL-1012) (C:\s100projects\T35_ADDR_LINES_W_Z80_2\T35_ADDR_LINES_W_Z80_2\T80_MCode.vhd:68)
[EFX-0012 VERI-INFO] analyzing architecture 'rtl' (VHDL-1010) (C:\s100projects\T35_ADDR_LINES_W_Z80_2\T35_ADDR_LINES_W_Z80_2\T80_MCode.vhd:137)
[EFX-0012 VERI-INFO] analyzing entity 't80_reg' (VHDL-1012) (C:\s100projects\T35_ADDR_LINES_W_Z80_2\T35_ADDR_LINES_W_Z80_2\T80_Reg.vhd:56)
[EFX-0012 VERI-INFO] analyzing architecture 'rtl' (VHDL-1010) (C:\s100projects\T35_ADDR_LINES_W_Z80_2\T35_ADDR_LINES_W_Z80_2\T80_Reg.vhd:76)
[EFX-0012 VERI-INFO] processing 'T80s(rtl)' (VHDL-1067) (C:\s100projects\T35_ADDR_LINES_W_Z80_2\T35_ADDR_LINES_W_Z80_2\T80s.vhd:73)
[EFX-0012 VERI-INFO] processing 'T80(iowait=1)(rtl)' (VHDL-1067) (C:\s100projects\T35_ADDR_LINES_W_Z80_2\T35_ADDR_LINES_W_Z80_2\T80.vhd:75)
[EFX-0012 VERI-INFO] processing 'T80_MCode(rtl)' (VHDL-1067) (C:\s100projects\T35_ADDR_LINES_W_Z80_2\T35_ADDR_LINES_W_Z80_2\T80_MCode.vhd:68)
[EFX-0012 VERI-INFO] processing 'T80_ALU(rtl)' (VHDL-1067) (C:\s100projects\T35_ADDR_LINES_W_Z80_2\T35_ADDR_LINES_W_Z80_2\T80_ALU.vhd:62)
[EFX-0012 VERI-INFO] processing 'T80_Reg(rtl)' (VHDL-1067) (C:\s100projects\T35_ADDR_LINES_W_Z80_2\T35_ADDR_LINES_W_Z80_2\T80_Reg.vhd:56)
[EFX-0012 VERI-INFO] extracting RAM for identifier 'RegsH' (VHDL-1754) (C:\s100projects\T35_ADDR_LINES_W_Z80_2\T35_ADDR_LINES_W_Z80_2\T80_Reg.vhd:79)
[EFX-0012 VERI-INFO] extracting RAM for identifier 'RegsL' (VHDL-1754) (C:\s100projects\T35_ADDR_LINES_W_Z80_2\T35_ADDR_LINES_W_Z80_2\T80_Reg.vhd:80)
[EFX-0012 VERI-INFO] compiling module 'EFX_ADD' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:6)
[EFX-0012 VERI-INFO] compiling module 'EFX_FF' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:19)
[EFX-0012 VERI-INFO] compiling module 'EFX_COMB4' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:36)
[EFX-0012 VERI-INFO] compiling module 'EFX_GBUFCE' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:46)
[EFX-0012 VERI-INFO] compiling module 'EFX_IDDR' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:55)
[EFX-0012 VERI-INFO] compiling module 'EFX_ODDR' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:69)
[EFX-0012 VERI-INFO] compiling module 'EFX_IOBUF' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:85)
[EFX-0012 VERI-INFO] compiling module 'EFX_LUT4' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:97)
[EFX-0012 VERI-INFO] compiling module 'EFX_MULT' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:105)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP48' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:140)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP24' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:196)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP12' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:249)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_4K' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:302)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_5K' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:362)
[EFX-0012 VERI-INFO] compiling module 'EFX_DPRAM_5K' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:434)
[EFX-0012 VERI-INFO] compiling module 'RAMB5' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:539)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_10K' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:601)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM10' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:693)
[EFX-0012 VERI-INFO] compiling module 'EFX_DPRAM10' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:794)
[EFX-0012 VERI-INFO] compiling module 'EFX_SRL8' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:924)
[EFX-0012 VERI-INFO] compiling module 'T35_ADDR_LINES_W_Z80_2_top' (VERI-1018) (C:\s100projects\T35_ADDR_LINES_W_Z80_2\T35_ADDR_LINES_W_Z80_2\T35_ADDR_LINES_W_Z80_2_top.v:23)
[EFX-0011 VERI-WARNING] expression size 28 truncated to fit in target size 27 (VERI-1209) (C:\s100projects\T35_ADDR_LINES_W_Z80_2\T35_ADDR_LINES_W_Z80_2\T35_ADDR_LINES_W_Z80_2_top.v:165)
[EFX-0012 VERI-INFO] switching to VHDL mode to elaborate design unit 'T80s' (VERI-1231) (C:\s100projects\T35_ADDR_LINES_W_Z80_2\T35_ADDR_LINES_W_Z80_2\T35_ADDR_LINES_W_Z80_2_top.v:194)
[EFX-0012 VERI-INFO] processing 'T80s(mode=1,t2write=1,iowait=0)(rtl)' (VHDL-1067) (C:\s100projects\T35_ADDR_LINES_W_Z80_2\T35_ADDR_LINES_W_Z80_2\T80s.vhd:73)
[EFX-0012 VERI-INFO] processing 'T80(mode=1)(rtl)' (VHDL-1067) (C:\s100projects\T35_ADDR_LINES_W_Z80_2\T35_ADDR_LINES_W_Z80_2\T80.vhd:75)
[EFX-0012 VERI-INFO] processing 'T80_MCode(mode=1)(rtl)' (VHDL-1067) (C:\s100projects\T35_ADDR_LINES_W_Z80_2\T35_ADDR_LINES_W_Z80_2\T80_MCode.vhd:68)
[EFX-0012 VERI-INFO] processing 'T80_ALU(mode=1)(rtl)' (VHDL-1067) (C:\s100projects\T35_ADDR_LINES_W_Z80_2\T35_ADDR_LINES_W_Z80_2\T80_ALU.vhd:62)
[EFX-0012 VERI-INFO] returning to Verilog mode to proceed with elaboration (VERI-1232) (C:\s100projects\T35_ADDR_LINES_W_Z80_2\T35_ADDR_LINES_W_Z80_2\T35_ADDR_LINES_W_Z80_2_top.v:194)
[EFX-0008 WARNING] Top module not specified. 'T35_ADDR_LINES_W_Z80_2_top' is used as top module for the design.
[EFX-0000 INFO] Setting Synthesis Option: mode=speed
[EFX-0012 VERI-INFO] compiling module 'EFX_ADD' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:6)
[EFX-0012 VERI-INFO] compiling module 'EFX_FF' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:19)
[EFX-0012 VERI-INFO] compiling module 'EFX_COMB4' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:36)
[EFX-0012 VERI-INFO] compiling module 'EFX_GBUFCE' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:46)
[EFX-0012 VERI-INFO] compiling module 'EFX_IDDR' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:55)
[EFX-0012 VERI-INFO] compiling module 'EFX_ODDR' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:69)
[EFX-0012 VERI-INFO] compiling module 'EFX_IOBUF' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:85)
[EFX-0012 VERI-INFO] compiling module 'EFX_LUT4' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:97)
[EFX-0012 VERI-INFO] compiling module 'EFX_MULT' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:105)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP48' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:140)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP24' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:196)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP12' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:249)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_4K' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:302)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_5K' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:362)
[EFX-0012 VERI-INFO] compiling module 'EFX_DPRAM_5K' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:434)
[EFX-0012 VERI-INFO] compiling module 'RAMB5' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:539)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_10K' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:601)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM10' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:693)
[EFX-0012 VERI-INFO] compiling module 'EFX_DPRAM10' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:794)
[EFX-0012 VERI-INFO] compiling module 'EFX_SRL8' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:924)
[EFX-0000 INFO] ... Pre-synthesis checks begin
[EFX-0200 WARNING] Removing redundant signal : F[5]. (C:\s100projects\T35_ADDR_LINES_W_Z80_2\T35_ADDR_LINES_W_Z80_2\T80_MCode.vhd:84)
[EFX-0200 WARNING] Removing redundant signal : F[4]. (C:\s100projects\T35_ADDR_LINES_W_Z80_2\T35_ADDR_LINES_W_Z80_2\T80_MCode.vhd:84)
[EFX-0200 WARNING] Removing redundant signal : F[3]. (C:\s100projects\T35_ADDR_LINES_W_Z80_2\T35_ADDR_LINES_W_Z80_2\T80_MCode.vhd:84)
[EFX-0200 WARNING] Removing redundant signal : F[1]. (C:\s100projects\T35_ADDR_LINES_W_Z80_2\T35_ADDR_LINES_W_Z80_2\T80_MCode.vhd:84)
[EFX-0677 INFO] Zero initialization of uninitialized memory block 'RegsH'. (C:\s100projects\T35_ADDR_LINES_W_Z80_2\T35_ADDR_LINES_W_Z80_2\T80_Reg.vhd:79)
[EFX-0677 INFO] Zero initialization of uninitialized memory block 'RegsL'. (C:\s100projects\T35_ADDR_LINES_W_Z80_2\T35_ADDR_LINES_W_Z80_2\T80_Reg.vhd:80)
[EFX-0266 WARNING] Module Instance 'T1' input pin tied to constant (INT_n=1).
[EFX-0266 WARNING] Module Instance 'T1' input pin tied to constant (NMI_n=1).
[EFX-0266 WARNING] Module Instance 'T1' input pin tied to constant (BUSRQ_n=1).
[EFX-0200 WARNING] Removing redundant signal : z80rdy. (C:\s100projects\T35_ADDR_LINES_W_Z80_2\T35_ADDR_LINES_W_Z80_2\T35_ADDR_LINES_W_Z80_2_top.v:120)
[EFX-0000 INFO] ... Pre-synthesis checks end (Real time : 0s)
[EFX-0000 INFO] ... NameSpace init begin
[EFX-0000 INFO] ... NameSpace init end (Real time : 0s)
[EFX-0000 INFO] ... Mapping design "T35_ADDR_LINES_W_Z80_2_top"
[EFX-0000 INFO] ... Hierarchical pre-synthesis "T80_MCode(mode=1)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "T80_MCode(mode=1)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "T80_ALU(mode=1)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "T80_ALU(mode=1)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "T80_Reg" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "T80_Reg" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "T80(mode=1)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "T80(mode=1)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "T80s(mode=1,t2write=1,iowait=0)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "T80s(mode=1,t2write=1,iowait=0)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "T35_ADDR_LINES_W_Z80_2_top" begin
[EFX-0655 WARNING] Mapping into logic memory block 'T1/u0/Regs/RegsH'. (C:\s100projects\T35_ADDR_LINES_W_Z80_2\T35_ADDR_LINES_W_Z80_2\T80_Reg.vhd:79)
[EFX-0655 WARNING] Mapping into logic memory block 'T1/u0/Regs/RegsL'. (C:\s100projects\T35_ADDR_LINES_W_Z80_2\T35_ADDR_LINES_W_Z80_2\T80_Reg.vhd:80)
[EFX-0000 INFO] ... Clock Enable Synthesis Performed on 224 flops.
[EFX-0000 INFO] ... Hierarchical pre-synthesis "T35_ADDR_LINES_W_Z80_2_top" end (Real time : 1s)
[EFX-0000 INFO] ... Flat optimizations begin
[EFX-0000 INFO] ... Flat optimizations end (Real time : 0s)
[EFX-0000 INFO] ... Flat synthesis begin
[EFX-0000 INFO] ... Flat synthesis end (Real time : 0s)
[EFX-0000 INFO] ... Flat optimizations begin
[EFX-0000 INFO] ... Flat optimizations end (Real time : 0s)
[EFX-0000 INFO] ... Check and break combinational loops begin
[EFX-0000 INFO] ... Check and break combinational loops end (Real time : 0s)
[EFX-0000 INFO] ... Sequential Optimization begin
[EFX-0000 INFO] ... Clock Network counter[12] with 103 loads will be considered for sequential optimization.
[EFX-0000 INFO] ... Clock Network pll0_2MHz with 27 loads will be considered for sequential optimization.
[EFX-0000 INFO] ... Sequential Optimization deduced 135 equivalent points.
[EFX-0000 INFO] ... Sequential Optimization end (Real time : 5s)
[EFX-0000 INFO] ... SOP modeling begin
[EFX-0000 INFO] ... SOP modeling end (Real time : 0s)
[EFX-0000 INFO] ... LUT mapping begin
[EFX-0000 INFO] ... LS, strategy: 3, nd: 73, ed: 230, lv: 3, pw: 225.40
[EFX-0000 INFO] ... LUT mapping end (Real time : 0s)
[EFX-0000 INFO] ... Post-synthesis Verific netlist creation begin
[EFX-0000 INFO] ... Post-synthesis Verific netlist creation end (Real time : 0s)
[EFX-0000 INFO] ... Postmap Retiming Optimization begin
[EFX-0000 INFO] ... Clock Network n163 with 48 loads will be considered for retiming optimization.
[EFX-0000 INFO] ... Clock Network n5 with 27 loads will be considered for retiming optimization.
[EFX-0000 INFO] ... Performed 0 retime moves.
[EFX-0000 INFO] ... Postmap Retiming Optimization end (Real time : 0s)
[EFX-0000 INFO] ... Post-synthesis Verific netlist unification/params processing begin
[EFX-0000 INFO] ... Post-synthesis Verific netlist unification/params processing end (Real time : 0s)
[EFX-0000 INFO] Resource Summary 
[EFX-0000 INFO] =============================== 
[EFX-0000 INFO] EFX_ADD         : 	26
[EFX-0000 INFO] EFX_LUT4        : 	83
[EFX-0000 INFO] EFX_FF          : 	74
[EFX-0000 INFO] EFX_GBUFCE      : 	2
[EFX-0000 INFO] =============================== 
