TRACE::2020-05-30.16:19:19::SCWPlatform::Trying to open the hw design at D:/work/VHDL/lab5_2/hw/lab5_2.xsa
TRACE::2020-05-30.16:19:19::SCWPlatform::DSA given D:/work/VHDL/lab5_2/hw/lab5_2.xsa
TRACE::2020-05-30.16:19:19::SCWPlatform::DSA absoulate path D:/work/VHDL/lab5_2/hw/lab5_2.xsa
TRACE::2020-05-30.16:19:19::SCWPlatform::DSA directory D:/work/VHDL/lab5_2/hw
TRACE::2020-05-30.16:19:19::SCWPlatform:: Platform Path D:/work/VHDL/lab5_2/hw/lab5_2.xsa
TRACE::2020-05-30.16:19:19::SCWPlatform:: Unique name xilinx:arty-a7-35::0.0
TRACE::2020-05-30.16:19:19::SCWPlatform::Do not have an existing db opened. 
TRACE::2020-05-30.16:19:20::SCWPlatform::Opened new HwDB with name design_1_wrapper_2
TRACE::2020-05-30.16:19:20::SCWWriter::formatted JSON is {
	"platformName":	"lab5_2",
	"sprVersion":	"2.0",
	"mode":	"gui",
	"dsaType":	"Fixed",
	"platformDesc":	"lab5_2",
	"platHandOff":	"D:/work/VHDL/lab5/lab5_2/lab5_2.xsa",
	"platIntHandOff":	"<platformDir>/hw/lab5_2.xsa",
	"deviceType":	"FPGA",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	""
}
TRACE::2020-05-30.16:19:20::SCWWriter::formatted JSON is {
	"platformName":	"lab5_2",
	"sprVersion":	"2.0",
	"mode":	"gui",
	"dsaType":	"Fixed",
	"platformDesc":	"lab5_2",
	"platHandOff":	"D:/work/VHDL/lab5/lab5_2/lab5_2.xsa",
	"platIntHandOff":	"<platformDir>/hw/lab5_2.xsa",
	"deviceType":	"FPGA",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	"",
	"platActiveSys":	"lab5_2",
	"systems":	[{
			"systemName":	"lab5_2",
			"systemDesc":	"lab5_2",
			"sysIsBootAutoGen":	"true",
			"systemDispName":	"lab5_2"
		}]
}
TRACE::2020-05-30.16:19:20::SCWPlatform::Boot application domains not present, creating them
TRACE::2020-05-30.16:19:20::SCWPlatform::Pure FPGA device, no boot application will be created.
TRACE::2020-05-30.16:19:20::SCWWriter::formatted JSON is {
	"platformName":	"lab5_2",
	"sprVersion":	"2.0",
	"mode":	"gui",
	"dsaType":	"Fixed",
	"platformDesc":	"lab5_2",
	"platHandOff":	"D:/work/VHDL/lab5/lab5_2/lab5_2.xsa",
	"platIntHandOff":	"<platformDir>/hw/lab5_2.xsa",
	"deviceType":	"FPGA",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	"",
	"platActiveSys":	"lab5_2",
	"systems":	[{
			"systemName":	"lab5_2",
			"systemDesc":	"lab5_2",
			"sysIsBootAutoGen":	"true",
			"systemDispName":	"lab5_2"
		}]
}
TRACE::2020-05-30.16:19:20::SCWWriter::formatted JSON is {
	"platformName":	"lab5_2",
	"sprVersion":	"2.0",
	"mode":	"gui",
	"dsaType":	"Fixed",
	"platformDesc":	"lab5_2",
	"platHandOff":	"D:/work/VHDL/lab5/lab5_2/lab5_2.xsa",
	"platIntHandOff":	"<platformDir>/hw/lab5_2.xsa",
	"deviceType":	"FPGA",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	"",
	"platActiveSys":	"lab5_2",
	"systems":	[{
			"systemName":	"lab5_2",
			"systemDesc":	"lab5_2",
			"sysIsBootAutoGen":	"true",
			"systemDispName":	"lab5_2"
		}]
}
TRACE::2020-05-30.16:19:20::SCWPlatform::Trying to open the hw design at D:/work/VHDL/lab5_2/hw/lab5_2.xsa
TRACE::2020-05-30.16:19:20::SCWPlatform::DSA given D:/work/VHDL/lab5_2/hw/lab5_2.xsa
TRACE::2020-05-30.16:19:20::SCWPlatform::DSA absoulate path D:/work/VHDL/lab5_2/hw/lab5_2.xsa
TRACE::2020-05-30.16:19:20::SCWPlatform::DSA directory D:/work/VHDL/lab5_2/hw
TRACE::2020-05-30.16:19:20::SCWPlatform:: Platform Path D:/work/VHDL/lab5_2/hw/lab5_2.xsa
TRACE::2020-05-30.16:19:20::SCWPlatform:: Unique name xilinx:arty-a7-35::0.0
TRACE::2020-05-30.16:19:20::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_2
TRACE::2020-05-30.16:19:20::SCWPlatform::Opened existing hwdb design_1_wrapper_2
TRACE::2020-05-30.16:19:20::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-05-30.16:19:20::SCWDomain::checking for install qemu data   : 
TRACE::2020-05-30.16:19:20::SCWPlatform::Trying to open the hw design at D:/work/VHDL/lab5_2/hw/lab5_2.xsa
TRACE::2020-05-30.16:19:20::SCWPlatform::DSA given D:/work/VHDL/lab5_2/hw/lab5_2.xsa
TRACE::2020-05-30.16:19:20::SCWPlatform::DSA absoulate path D:/work/VHDL/lab5_2/hw/lab5_2.xsa
TRACE::2020-05-30.16:19:20::SCWPlatform::DSA directory D:/work/VHDL/lab5_2/hw
TRACE::2020-05-30.16:19:20::SCWPlatform:: Platform Path D:/work/VHDL/lab5_2/hw/lab5_2.xsa
TRACE::2020-05-30.16:19:20::SCWPlatform:: Unique name xilinx:arty-a7-35::0.0
TRACE::2020-05-30.16:19:20::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_2
TRACE::2020-05-30.16:19:20::SCWPlatform::Opened existing hwdb design_1_wrapper_2
TRACE::2020-05-30.16:19:20::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-05-30.16:19:20::SCWPlatform::Trying to open the hw design at D:/work/VHDL/lab5_2/hw/lab5_2.xsa
TRACE::2020-05-30.16:19:20::SCWPlatform::DSA given D:/work/VHDL/lab5_2/hw/lab5_2.xsa
TRACE::2020-05-30.16:19:20::SCWPlatform::DSA absoulate path D:/work/VHDL/lab5_2/hw/lab5_2.xsa
TRACE::2020-05-30.16:19:20::SCWPlatform::DSA directory D:/work/VHDL/lab5_2/hw
TRACE::2020-05-30.16:19:20::SCWPlatform:: Platform Path D:/work/VHDL/lab5_2/hw/lab5_2.xsa
TRACE::2020-05-30.16:19:20::SCWPlatform:: Unique name xilinx:arty-a7-35::0.0
TRACE::2020-05-30.16:19:20::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_2
TRACE::2020-05-30.16:19:20::SCWPlatform::Opened existing hwdb design_1_wrapper_2
TRACE::2020-05-30.16:19:20::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-05-30.16:19:20::SCWMssOS::Checking the sw design at  D:/work/VHDL/lab5_2/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2020-05-30.16:19:20::SCWMssOS::DEBUG:  swdes dump  
TRACE::2020-05-30.16:19:20::SCWMssOS::No sw design opened at  D:/work/VHDL/lab5_2/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2020-05-30.16:19:20::SCWMssOS::mss does not exists at D:/work/VHDL/lab5_2/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2020-05-30.16:19:20::SCWMssOS::Creating sw design at  D:/work/VHDL/lab5_2/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2020-05-30.16:19:20::SCWMssOS::Adding the swdes entry, created swdb D:/work/VHDL/lab5_2/microblaze_0/standalone_domain/bsp/system.mss with des name D:/work/VHDL/lab5_2/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2020-05-30.16:19:20::SCWMssOS::updating the scw layer changes to swdes at   D:/work/VHDL/lab5_2/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2020-05-30.16:19:20::SCWMssOS::Writing mss at D:/work/VHDL/lab5_2/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2020-05-30.16:19:20::SCWMssOS::Completed writing the mss file at D:/work/VHDL/lab5_2/microblaze_0/standalone_domain/bsp
TRACE::2020-05-30.16:19:20::SCWMssOS::Picking up changes from newly written mss file into SCW Layer. 
TRACE::2020-05-30.16:19:20::SCWMssOS::Updated the changes from newly written mss file into SCW Layer. 
TRACE::2020-05-30.16:19:20::SCWPlatform::Trying to open the hw design at D:/work/VHDL/lab5_2/hw/lab5_2.xsa
TRACE::2020-05-30.16:19:20::SCWPlatform::DSA given D:/work/VHDL/lab5_2/hw/lab5_2.xsa
TRACE::2020-05-30.16:19:20::SCWPlatform::DSA absoulate path D:/work/VHDL/lab5_2/hw/lab5_2.xsa
TRACE::2020-05-30.16:19:20::SCWPlatform::DSA directory D:/work/VHDL/lab5_2/hw
TRACE::2020-05-30.16:19:20::SCWPlatform:: Platform Path D:/work/VHDL/lab5_2/hw/lab5_2.xsa
TRACE::2020-05-30.16:19:20::SCWPlatform:: Unique name xilinx:arty-a7-35::0.0
TRACE::2020-05-30.16:19:20::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_2
TRACE::2020-05-30.16:19:20::SCWPlatform::Opened existing hwdb design_1_wrapper_2
TRACE::2020-05-30.16:19:20::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-05-30.16:19:20::SCWMssOS::Checking the sw design at  D:/work/VHDL/lab5_2/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2020-05-30.16:19:20::SCWMssOS::DEBUG:  swdes dump  D:/work/VHDL/lab5_2/microblaze_0/standalone_domain/bsp/system.mss|D:/work/VHDL/lab5_2/microblaze_0/standalone_domain/bsp/system.mss||

TRACE::2020-05-30.16:19:20::SCWMssOS::Sw design exists and opened at  D:/work/VHDL/lab5_2/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2020-05-30.16:19:20::SCWPlatform::Trying to open the hw design at D:/work/VHDL/lab5_2/hw/lab5_2.xsa
TRACE::2020-05-30.16:19:20::SCWPlatform::DSA given D:/work/VHDL/lab5_2/hw/lab5_2.xsa
TRACE::2020-05-30.16:19:20::SCWPlatform::DSA absoulate path D:/work/VHDL/lab5_2/hw/lab5_2.xsa
TRACE::2020-05-30.16:19:20::SCWPlatform::DSA directory D:/work/VHDL/lab5_2/hw
TRACE::2020-05-30.16:19:20::SCWPlatform:: Platform Path D:/work/VHDL/lab5_2/hw/lab5_2.xsa
TRACE::2020-05-30.16:19:20::SCWPlatform:: Unique name xilinx:arty-a7-35::0.0
TRACE::2020-05-30.16:19:20::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_2
TRACE::2020-05-30.16:19:20::SCWPlatform::Opened existing hwdb design_1_wrapper_2
TRACE::2020-05-30.16:19:20::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-05-30.16:19:20::SCWMssOS::Checking the sw design at  D:/work/VHDL/lab5_2/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2020-05-30.16:19:20::SCWMssOS::DEBUG:  swdes dump  D:/work/VHDL/lab5_2/microblaze_0/standalone_domain/bsp/system.mss|D:/work/VHDL/lab5_2/microblaze_0/standalone_domain/bsp/system.mss||

TRACE::2020-05-30.16:19:20::SCWMssOS::Sw design exists and opened at  D:/work/VHDL/lab5_2/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2020-05-30.16:19:20::SCWPlatform::Trying to open the hw design at D:/work/VHDL/lab5_2/hw/lab5_2.xsa
TRACE::2020-05-30.16:19:20::SCWPlatform::DSA given D:/work/VHDL/lab5_2/hw/lab5_2.xsa
TRACE::2020-05-30.16:19:20::SCWPlatform::DSA absoulate path D:/work/VHDL/lab5_2/hw/lab5_2.xsa
TRACE::2020-05-30.16:19:20::SCWPlatform::DSA directory D:/work/VHDL/lab5_2/hw
TRACE::2020-05-30.16:19:20::SCWPlatform:: Platform Path D:/work/VHDL/lab5_2/hw/lab5_2.xsa
TRACE::2020-05-30.16:19:20::SCWPlatform:: Unique name xilinx:arty-a7-35::0.0
TRACE::2020-05-30.16:19:20::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_2
TRACE::2020-05-30.16:19:20::SCWPlatform::Opened existing hwdb design_1_wrapper_2
TRACE::2020-05-30.16:19:20::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-05-30.16:19:20::SCWMssOS::Checking the sw design at  D:/work/VHDL/lab5_2/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2020-05-30.16:19:20::SCWMssOS::DEBUG:  swdes dump  D:/work/VHDL/lab5_2/microblaze_0/standalone_domain/bsp/system.mss|D:/work/VHDL/lab5_2/microblaze_0/standalone_domain/bsp/system.mss||

TRACE::2020-05-30.16:19:20::SCWMssOS::Sw design exists and opened at  D:/work/VHDL/lab5_2/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2020-05-30.16:19:20::SCWWriter::formatted JSON is {
	"platformName":	"lab5_2",
	"sprVersion":	"2.0",
	"mode":	"gui",
	"dsaType":	"Fixed",
	"platformDesc":	"lab5_2",
	"platHandOff":	"D:/work/VHDL/lab5/lab5_2/lab5_2.xsa",
	"platIntHandOff":	"<platformDir>/hw/lab5_2.xsa",
	"deviceType":	"FPGA",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	"",
	"platActiveSys":	"lab5_2",
	"systems":	[{
			"systemName":	"lab5_2",
			"systemDesc":	"lab5_2",
			"sysIsBootAutoGen":	"true",
			"systemDispName":	"lab5_2",
			"sysActiveDom":	"standalone_domain",
			"sysDefaultDom":	"standalone_domain",
			"domains":	[{
					"domainName":	"standalone_domain",
					"domainDispName":	"standalone on microblaze_0",
					"domainDesc":	"standalone_domain",
					"processors":	"microblaze_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"debugEnable":	"False",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.1",
					"mssFile":	"",
					"md5Digest":	"",
					"compatibleApp":	"memory_tests",
					"domType":	"mssDomain",
					"arch":	"32-bit",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	[],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}]
		}]
}
TRACE::2020-05-30.16:19:20::SCWPlatform::Trying to open the hw design at D:/work/VHDL/lab5_2/hw/lab5_2.xsa
TRACE::2020-05-30.16:19:20::SCWPlatform::DSA given D:/work/VHDL/lab5_2/hw/lab5_2.xsa
TRACE::2020-05-30.16:19:20::SCWPlatform::DSA absoulate path D:/work/VHDL/lab5_2/hw/lab5_2.xsa
TRACE::2020-05-30.16:19:20::SCWPlatform::DSA directory D:/work/VHDL/lab5_2/hw
TRACE::2020-05-30.16:19:20::SCWPlatform:: Platform Path D:/work/VHDL/lab5_2/hw/lab5_2.xsa
TRACE::2020-05-30.16:19:20::SCWPlatform:: Unique name xilinx:arty-a7-35::0.0
TRACE::2020-05-30.16:19:20::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_2
TRACE::2020-05-30.16:19:20::SCWPlatform::Opened existing hwdb design_1_wrapper_2
TRACE::2020-05-30.16:19:20::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-05-30.16:19:20::SCWMssOS::Checking the sw design at  D:/work/VHDL/lab5_2/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2020-05-30.16:19:20::SCWMssOS::DEBUG:  swdes dump  D:/work/VHDL/lab5_2/microblaze_0/standalone_domain/bsp/system.mss|D:/work/VHDL/lab5_2/microblaze_0/standalone_domain/bsp/system.mss||

TRACE::2020-05-30.16:19:20::SCWMssOS::Sw design exists and opened at  D:/work/VHDL/lab5_2/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2020-05-30.16:19:20::SCWMssOS::Completed writing the mss file at D:/work/VHDL/lab5_2/microblaze_0/standalone_domain/bsp
TRACE::2020-05-30.16:19:20::SCWMssOS::Forcing BSP Sources regeneration.
LOG::2020-05-30.16:19:45::SCWPlatform::Started generating the artifacts platform lab5_2
TRACE::2020-05-30.16:19:45::SCWPlatform::Sanity checking of platform is completed
LOG::2020-05-30.16:19:45::SCWPlatform::Started generating the artifacts for system configuration lab5_2
LOG::2020-05-30.16:19:45::SCWSystem::Checking the domain standalone_domain
LOG::2020-05-30.16:19:45::SCWSystem::Not a boot domain 
LOG::2020-05-30.16:19:45::SCWSystem::Started Processing the domain standalone_domain
TRACE::2020-05-30.16:19:45::SCWDomain::Generating domain artifcats
TRACE::2020-05-30.16:19:45::SCWMssOS::Generating standalone artifcats
TRACE::2020-05-30.16:19:45::SCWMssOS:: Copying the user libraries. 
TRACE::2020-05-30.16:19:45::SCWPlatform::Trying to open the hw design at D:/work/VHDL/lab5_2/hw/lab5_2.xsa
TRACE::2020-05-30.16:19:45::SCWPlatform::DSA given D:/work/VHDL/lab5_2/hw/lab5_2.xsa
TRACE::2020-05-30.16:19:45::SCWPlatform::DSA absoulate path D:/work/VHDL/lab5_2/hw/lab5_2.xsa
TRACE::2020-05-30.16:19:45::SCWPlatform::DSA directory D:/work/VHDL/lab5_2/hw
TRACE::2020-05-30.16:19:45::SCWPlatform:: Platform Path D:/work/VHDL/lab5_2/hw/lab5_2.xsa
TRACE::2020-05-30.16:19:45::SCWPlatform:: Unique name xilinx:arty-a7-35::0.0
TRACE::2020-05-30.16:19:45::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_2
TRACE::2020-05-30.16:19:45::SCWPlatform::Opened existing hwdb design_1_wrapper_2
TRACE::2020-05-30.16:19:45::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-05-30.16:19:45::SCWMssOS::Checking the sw design at  D:/work/VHDL/lab5_2/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2020-05-30.16:19:45::SCWMssOS::DEBUG:  swdes dump  D:/work/VHDL/lab5_2/microblaze_0/standalone_domain/bsp/system.mss|D:/work/VHDL/lab5_2/microblaze_0/standalone_domain/bsp/system.mss||

KEYINFO::2020-05-30.16:19:45::SCWMssOS::Could not open the swdb for D:/work/VHDL/lab5_2/microblaze_0/standalone_domain/bsp/system.mss
KEYINFO::2020-05-30.16:19:45::SCWMssOS::Could not open the sw design at  D:/work/VHDL/lab5_2/microblaze_0/standalone_domain/bsp/system.mss
ERROR: [Hsi 55-1558] Software Design D:/work/VHDL/lab5_2/microblaze_0/standalone_domain/bsp/system.mss is not found

TRACE::2020-05-30.16:19:45::SCWMssOS::Cleared the swdb table entry
TRACE::2020-05-30.16:19:45::SCWMssOS::No sw design opened at  D:/work/VHDL/lab5_2/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2020-05-30.16:19:45::SCWMssOS::mss exists loading the mss file  D:/work/VHDL/lab5_2/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2020-05-30.16:19:45::SCWMssOS::Opened the sw design from mss  D:/work/VHDL/lab5_2/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2020-05-30.16:19:45::SCWMssOS::Adding the swdes entry D:/work/VHDL/lab5_2/microblaze_0/standalone_domain/bsp/system.mss with des name system
TRACE::2020-05-30.16:19:45::SCWMssOS::updating the scw layer about changes
TRACE::2020-05-30.16:19:45::SCWMssOS::Opened the sw design.  D:/work/VHDL/lab5_2/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2020-05-30.16:19:45::SCWMssOS::Completed writing the mss file at D:/work/VHDL/lab5_2/microblaze_0/standalone_domain/bsp
TRACE::2020-05-30.16:19:45::SCWMssOS::Mss edits present, copying mssfile into export location D:/work/VHDL/lab5_2/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2020-05-30.16:19:45::SCWMssOS::bsp generated is upto date with the mss file. Skipping bsp generation.
TRACE::2020-05-30.16:19:45::SCWMssOS::BSP is already built. skipping the bsp build ... 
TRACE::2020-05-30.16:19:45::SCWDomain::Skipping the build for domain :  standalone_domain
TRACE::2020-05-30.16:19:45::SCWMssOS::skipping the bsp build ... 
TRACE::2020-05-30.16:19:45::SCWMssOS::Copying to export directory.
TRACE::2020-05-30.16:19:45::SCWMssOS:: Checking if to create the Supporting Applications
TRACE::2020-05-30.16:19:45::SCWMssOS:: No Linux domain exists, trying to generate FSBL 
LOG::2020-05-30.16:19:45::SCWSystem::Completed Processing the domain standalone_domain
LOG::2020-05-30.16:19:45::SCWSystem::Completed Processing the sysconfig lab5_2
LOG::2020-05-30.16:19:45::SCWPlatform::Completed generating the artifacts for system configuration lab5_2
TRACE::2020-05-30.16:19:45::SCWPlatform::Started preparing the platform 
TRACE::2020-05-30.16:19:45::SCWSystem::Writing the bif file for system config lab5_2
TRACE::2020-05-30.16:19:45::SCWSystem::dir created 
TRACE::2020-05-30.16:19:45::SCWSystem::Writing the bif 
TRACE::2020-05-30.16:19:45::SCWPlatform::Started writing the spfm file 
TRACE::2020-05-30.16:19:45::SCWPlatform::Started writing the xpfm file 
TRACE::2020-05-30.16:19:45::SCWPlatform::Completed generating the platform
TRACE::2020-05-30.16:19:45::SCWPlatform::Trying to open the hw design at D:/work/VHDL/lab5_2/hw/lab5_2.xsa
TRACE::2020-05-30.16:19:45::SCWPlatform::DSA given D:/work/VHDL/lab5_2/hw/lab5_2.xsa
TRACE::2020-05-30.16:19:45::SCWPlatform::DSA absoulate path D:/work/VHDL/lab5_2/hw/lab5_2.xsa
TRACE::2020-05-30.16:19:45::SCWPlatform::DSA directory D:/work/VHDL/lab5_2/hw
TRACE::2020-05-30.16:19:45::SCWPlatform:: Platform Path D:/work/VHDL/lab5_2/hw/lab5_2.xsa
TRACE::2020-05-30.16:19:45::SCWPlatform:: Unique name xilinx:arty-a7-35::0.0
TRACE::2020-05-30.16:19:45::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_2
TRACE::2020-05-30.16:19:45::SCWPlatform::Opened existing hwdb design_1_wrapper_2
TRACE::2020-05-30.16:19:45::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-05-30.16:19:45::SCWMssOS::Checking the sw design at  D:/work/VHDL/lab5_2/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2020-05-30.16:19:45::SCWMssOS::DEBUG:  swdes dump  D:/work/VHDL/lab5_2/microblaze_0/standalone_domain/bsp/system.mss|system||

TRACE::2020-05-30.16:19:45::SCWMssOS::Sw design exists and opened at  D:/work/VHDL/lab5_2/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2020-05-30.16:19:45::SCWPlatform::Trying to open the hw design at D:/work/VHDL/lab5_2/hw/lab5_2.xsa
TRACE::2020-05-30.16:19:45::SCWPlatform::DSA given D:/work/VHDL/lab5_2/hw/lab5_2.xsa
TRACE::2020-05-30.16:19:45::SCWPlatform::DSA absoulate path D:/work/VHDL/lab5_2/hw/lab5_2.xsa
TRACE::2020-05-30.16:19:45::SCWPlatform::DSA directory D:/work/VHDL/lab5_2/hw
TRACE::2020-05-30.16:19:45::SCWPlatform:: Platform Path D:/work/VHDL/lab5_2/hw/lab5_2.xsa
TRACE::2020-05-30.16:19:45::SCWPlatform:: Unique name xilinx:arty-a7-35::0.0
TRACE::2020-05-30.16:19:45::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_2
TRACE::2020-05-30.16:19:45::SCWPlatform::Opened existing hwdb design_1_wrapper_2
TRACE::2020-05-30.16:19:45::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-05-30.16:19:45::SCWMssOS::Checking the sw design at  D:/work/VHDL/lab5_2/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2020-05-30.16:19:45::SCWMssOS::DEBUG:  swdes dump  D:/work/VHDL/lab5_2/microblaze_0/standalone_domain/bsp/system.mss|system||

TRACE::2020-05-30.16:19:45::SCWMssOS::Sw design exists and opened at  D:/work/VHDL/lab5_2/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2020-05-30.16:19:45::SCWPlatform::Trying to open the hw design at D:/work/VHDL/lab5_2/hw/lab5_2.xsa
TRACE::2020-05-30.16:19:45::SCWPlatform::DSA given D:/work/VHDL/lab5_2/hw/lab5_2.xsa
TRACE::2020-05-30.16:19:45::SCWPlatform::DSA absoulate path D:/work/VHDL/lab5_2/hw/lab5_2.xsa
TRACE::2020-05-30.16:19:45::SCWPlatform::DSA directory D:/work/VHDL/lab5_2/hw
TRACE::2020-05-30.16:19:45::SCWPlatform:: Platform Path D:/work/VHDL/lab5_2/hw/lab5_2.xsa
TRACE::2020-05-30.16:19:45::SCWPlatform:: Unique name xilinx:arty-a7-35::0.0
TRACE::2020-05-30.16:19:45::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_2
TRACE::2020-05-30.16:19:45::SCWPlatform::Opened existing hwdb design_1_wrapper_2
TRACE::2020-05-30.16:19:45::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-05-30.16:19:45::SCWMssOS::Checking the sw design at  D:/work/VHDL/lab5_2/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2020-05-30.16:19:45::SCWMssOS::DEBUG:  swdes dump  D:/work/VHDL/lab5_2/microblaze_0/standalone_domain/bsp/system.mss|system||

TRACE::2020-05-30.16:19:45::SCWMssOS::Sw design exists and opened at  D:/work/VHDL/lab5_2/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2020-05-30.16:19:45::SCWWriter::formatted JSON is {
	"platformName":	"lab5_2",
	"sprVersion":	"2.0",
	"mode":	"gui",
	"dsaType":	"Fixed",
	"platformDesc":	"lab5_2",
	"platHandOff":	"D:/work/VHDL/lab5/lab5_2/lab5_2.xsa",
	"platIntHandOff":	"<platformDir>/hw/lab5_2.xsa",
	"deviceType":	"FPGA",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	"",
	"platActiveSys":	"lab5_2",
	"systems":	[{
			"systemName":	"lab5_2",
			"systemDesc":	"lab5_2",
			"sysIsBootAutoGen":	"true",
			"systemDispName":	"lab5_2",
			"sysActiveDom":	"standalone_domain",
			"sysDefaultDom":	"standalone_domain",
			"domains":	[{
					"domainName":	"standalone_domain",
					"domainDispName":	"standalone on microblaze_0",
					"domainDesc":	"standalone_domain",
					"processors":	"microblaze_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"debugEnable":	"False",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.1",
					"mssFile":	"",
					"md5Digest":	"809f2fc985770cb5c6993358030a506d",
					"compatibleApp":	"memory_tests",
					"domType":	"mssDomain",
					"arch":	"32-bit",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	[],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}]
		}]
}
KEYINFO::2020-05-30.16:19:45::SCWPlatform::updated the xpfm file.
TRACE::2020-05-30.16:19:46::SCWPlatform::Trying to open the hw design at D:/work/VHDL/lab5_2/hw/lab5_2.xsa
TRACE::2020-05-30.16:19:46::SCWPlatform::DSA given D:/work/VHDL/lab5_2/hw/lab5_2.xsa
TRACE::2020-05-30.16:19:46::SCWPlatform::DSA absoulate path D:/work/VHDL/lab5_2/hw/lab5_2.xsa
TRACE::2020-05-30.16:19:46::SCWPlatform::DSA directory D:/work/VHDL/lab5_2/hw
TRACE::2020-05-30.16:19:46::SCWPlatform:: Platform Path D:/work/VHDL/lab5_2/hw/lab5_2.xsa
TRACE::2020-05-30.16:19:46::SCWPlatform:: Unique name xilinx:arty-a7-35::0.0
TRACE::2020-05-30.16:19:46::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_2
TRACE::2020-05-30.16:19:46::SCWPlatform::Opened existing hwdb design_1_wrapper_2
TRACE::2020-05-30.16:19:46::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-05-30.16:19:46::SCWMssOS::Checking the sw design at  D:/work/VHDL/lab5_2/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2020-05-30.16:19:46::SCWMssOS::DEBUG:  swdes dump  D:/work/VHDL/lab5_2/microblaze_0/standalone_domain/bsp/system.mss|system||

TRACE::2020-05-30.16:19:46::SCWMssOS::Sw design exists and opened at  D:/work/VHDL/lab5_2/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2020-05-30.16:19:46::SCWPlatform::Trying to open the hw design at D:/work/VHDL/lab5_2/hw/lab5_2.xsa
TRACE::2020-05-30.16:19:46::SCWPlatform::DSA given D:/work/VHDL/lab5_2/hw/lab5_2.xsa
TRACE::2020-05-30.16:19:46::SCWPlatform::DSA absoulate path D:/work/VHDL/lab5_2/hw/lab5_2.xsa
TRACE::2020-05-30.16:19:46::SCWPlatform::DSA directory D:/work/VHDL/lab5_2/hw
TRACE::2020-05-30.16:19:46::SCWPlatform:: Platform Path D:/work/VHDL/lab5_2/hw/lab5_2.xsa
TRACE::2020-05-30.16:19:46::SCWPlatform:: Unique name xilinx:arty-a7-35::0.0
TRACE::2020-05-30.16:19:46::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_2
TRACE::2020-05-30.16:19:46::SCWPlatform::Opened existing hwdb design_1_wrapper_2
TRACE::2020-05-30.16:19:46::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-05-30.16:19:46::SCWMssOS::Checking the sw design at  D:/work/VHDL/lab5_2/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2020-05-30.16:19:46::SCWMssOS::DEBUG:  swdes dump  D:/work/VHDL/lab5_2/microblaze_0/standalone_domain/bsp/system.mss|system||

TRACE::2020-05-30.16:19:46::SCWMssOS::Sw design exists and opened at  D:/work/VHDL/lab5_2/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2020-05-30.16:19:46::SCWPlatform::Trying to open the hw design at D:/work/VHDL/lab5_2/hw/lab5_2.xsa
TRACE::2020-05-30.16:19:46::SCWPlatform::DSA given D:/work/VHDL/lab5_2/hw/lab5_2.xsa
TRACE::2020-05-30.16:19:46::SCWPlatform::DSA absoulate path D:/work/VHDL/lab5_2/hw/lab5_2.xsa
TRACE::2020-05-30.16:19:46::SCWPlatform::DSA directory D:/work/VHDL/lab5_2/hw
TRACE::2020-05-30.16:19:46::SCWPlatform:: Platform Path D:/work/VHDL/lab5_2/hw/lab5_2.xsa
TRACE::2020-05-30.16:19:46::SCWPlatform:: Unique name xilinx:arty-a7-35::0.0
TRACE::2020-05-30.16:19:46::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_2
TRACE::2020-05-30.16:19:46::SCWPlatform::Opened existing hwdb design_1_wrapper_2
TRACE::2020-05-30.16:19:46::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-05-30.16:19:46::SCWMssOS::Checking the sw design at  D:/work/VHDL/lab5_2/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2020-05-30.16:19:46::SCWMssOS::DEBUG:  swdes dump  D:/work/VHDL/lab5_2/microblaze_0/standalone_domain/bsp/system.mss|system||

TRACE::2020-05-30.16:19:46::SCWMssOS::Sw design exists and opened at  D:/work/VHDL/lab5_2/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2020-05-30.16:19:46::SCWPlatform::Trying to open the hw design at D:/work/VHDL/lab5_2/hw/lab5_2.xsa
TRACE::2020-05-30.16:19:46::SCWPlatform::DSA given D:/work/VHDL/lab5_2/hw/lab5_2.xsa
TRACE::2020-05-30.16:19:46::SCWPlatform::DSA absoulate path D:/work/VHDL/lab5_2/hw/lab5_2.xsa
TRACE::2020-05-30.16:19:46::SCWPlatform::DSA directory D:/work/VHDL/lab5_2/hw
TRACE::2020-05-30.16:19:46::SCWPlatform:: Platform Path D:/work/VHDL/lab5_2/hw/lab5_2.xsa
TRACE::2020-05-30.16:19:46::SCWPlatform:: Unique name xilinx:arty-a7-35::0.0
TRACE::2020-05-30.16:19:46::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_2
TRACE::2020-05-30.16:19:46::SCWPlatform::Opened existing hwdb design_1_wrapper_2
TRACE::2020-05-30.16:19:46::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-05-30.16:19:46::SCWMssOS::Checking the sw design at  D:/work/VHDL/lab5_2/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2020-05-30.16:19:46::SCWMssOS::DEBUG:  swdes dump  D:/work/VHDL/lab5_2/microblaze_0/standalone_domain/bsp/system.mss|system||

TRACE::2020-05-30.16:19:46::SCWMssOS::Sw design exists and opened at  D:/work/VHDL/lab5_2/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2020-05-30.16:19:46::SCWWriter::formatted JSON is {
	"platformName":	"lab5_2",
	"sprVersion":	"2.0",
	"mode":	"gui",
	"dsaType":	"Fixed",
	"platformDesc":	"lab5_2",
	"platHandOff":	"D:/work/VHDL/lab5/lab5_2/lab5_2.xsa",
	"platIntHandOff":	"<platformDir>/hw/lab5_2.xsa",
	"deviceType":	"FPGA",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	"",
	"platActiveSys":	"lab5_2",
	"systems":	[{
			"systemName":	"lab5_2",
			"systemDesc":	"lab5_2",
			"sysIsBootAutoGen":	"true",
			"systemDispName":	"lab5_2",
			"sysActiveDom":	"standalone_domain",
			"sysDefaultDom":	"standalone_domain",
			"domains":	[{
					"domainName":	"standalone_domain",
					"domainDispName":	"standalone on microblaze_0",
					"domainDesc":	"standalone_domain",
					"processors":	"microblaze_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"debugEnable":	"False",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.1",
					"mssFile":	"",
					"md5Digest":	"809f2fc985770cb5c6993358030a506d",
					"compatibleApp":	"memory_tests",
					"domType":	"mssDomain",
					"arch":	"32-bit",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	[],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}]
		}]
}
TRACE::2020-05-30.16:19:46::SCWPlatform::Trying to open the hw design at D:/work/VHDL/lab5_2/hw/lab5_2.xsa
TRACE::2020-05-30.16:19:46::SCWPlatform::DSA given D:/work/VHDL/lab5_2/hw/lab5_2.xsa
TRACE::2020-05-30.16:19:46::SCWPlatform::DSA absoulate path D:/work/VHDL/lab5_2/hw/lab5_2.xsa
TRACE::2020-05-30.16:19:46::SCWPlatform::DSA directory D:/work/VHDL/lab5_2/hw
TRACE::2020-05-30.16:19:46::SCWPlatform:: Platform Path D:/work/VHDL/lab5_2/hw/lab5_2.xsa
TRACE::2020-05-30.16:19:46::SCWPlatform:: Unique name xilinx:arty-a7-35::0.0
TRACE::2020-05-30.16:19:46::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_2
TRACE::2020-05-30.16:19:46::SCWPlatform::Opened existing hwdb design_1_wrapper_2
TRACE::2020-05-30.16:19:46::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-05-30.16:19:46::SCWMssOS::Checking the sw design at  D:/work/VHDL/lab5_2/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2020-05-30.16:19:46::SCWMssOS::DEBUG:  swdes dump  D:/work/VHDL/lab5_2/microblaze_0/standalone_domain/bsp/system.mss|system||

TRACE::2020-05-30.16:19:46::SCWMssOS::Sw design exists and opened at  D:/work/VHDL/lab5_2/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2020-05-30.16:19:46::SCWPlatform::Trying to open the hw design at D:/work/VHDL/lab5_2/hw/lab5_2.xsa
TRACE::2020-05-30.16:19:46::SCWPlatform::DSA given D:/work/VHDL/lab5_2/hw/lab5_2.xsa
TRACE::2020-05-30.16:19:46::SCWPlatform::DSA absoulate path D:/work/VHDL/lab5_2/hw/lab5_2.xsa
TRACE::2020-05-30.16:19:46::SCWPlatform::DSA directory D:/work/VHDL/lab5_2/hw
TRACE::2020-05-30.16:19:46::SCWPlatform:: Platform Path D:/work/VHDL/lab5_2/hw/lab5_2.xsa
TRACE::2020-05-30.16:19:46::SCWPlatform:: Unique name xilinx:arty-a7-35::0.0
TRACE::2020-05-30.16:19:46::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_2
TRACE::2020-05-30.16:19:46::SCWPlatform::Opened existing hwdb design_1_wrapper_2
TRACE::2020-05-30.16:19:46::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-05-30.16:19:46::SCWMssOS::Checking the sw design at  D:/work/VHDL/lab5_2/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2020-05-30.16:19:46::SCWMssOS::DEBUG:  swdes dump  D:/work/VHDL/lab5_2/microblaze_0/standalone_domain/bsp/system.mss|system||

TRACE::2020-05-30.16:19:46::SCWMssOS::Sw design exists and opened at  D:/work/VHDL/lab5_2/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2020-05-30.16:19:46::SCWPlatform::Trying to open the hw design at D:/work/VHDL/lab5_2/hw/lab5_2.xsa
TRACE::2020-05-30.16:19:46::SCWPlatform::DSA given D:/work/VHDL/lab5_2/hw/lab5_2.xsa
TRACE::2020-05-30.16:19:46::SCWPlatform::DSA absoulate path D:/work/VHDL/lab5_2/hw/lab5_2.xsa
TRACE::2020-05-30.16:19:46::SCWPlatform::DSA directory D:/work/VHDL/lab5_2/hw
TRACE::2020-05-30.16:19:46::SCWPlatform:: Platform Path D:/work/VHDL/lab5_2/hw/lab5_2.xsa
TRACE::2020-05-30.16:19:46::SCWPlatform:: Unique name xilinx:arty-a7-35::0.0
TRACE::2020-05-30.16:19:46::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_2
TRACE::2020-05-30.16:19:46::SCWPlatform::Opened existing hwdb design_1_wrapper_2
TRACE::2020-05-30.16:19:46::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-05-30.16:19:46::SCWMssOS::Checking the sw design at  D:/work/VHDL/lab5_2/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2020-05-30.16:19:46::SCWMssOS::DEBUG:  swdes dump  D:/work/VHDL/lab5_2/microblaze_0/standalone_domain/bsp/system.mss|system||

TRACE::2020-05-30.16:19:46::SCWMssOS::Sw design exists and opened at  D:/work/VHDL/lab5_2/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2020-05-30.16:19:46::SCWPlatform::Trying to open the hw design at D:/work/VHDL/lab5_2/hw/lab5_2.xsa
TRACE::2020-05-30.16:19:46::SCWPlatform::DSA given D:/work/VHDL/lab5_2/hw/lab5_2.xsa
TRACE::2020-05-30.16:19:46::SCWPlatform::DSA absoulate path D:/work/VHDL/lab5_2/hw/lab5_2.xsa
TRACE::2020-05-30.16:19:46::SCWPlatform::DSA directory D:/work/VHDL/lab5_2/hw
TRACE::2020-05-30.16:19:46::SCWPlatform:: Platform Path D:/work/VHDL/lab5_2/hw/lab5_2.xsa
TRACE::2020-05-30.16:19:46::SCWPlatform:: Unique name xilinx:arty-a7-35::0.0
TRACE::2020-05-30.16:19:46::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_2
TRACE::2020-05-30.16:19:46::SCWPlatform::Opened existing hwdb design_1_wrapper_2
TRACE::2020-05-30.16:19:46::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-05-30.16:19:46::SCWMssOS::Checking the sw design at  D:/work/VHDL/lab5_2/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2020-05-30.16:19:46::SCWMssOS::DEBUG:  swdes dump  D:/work/VHDL/lab5_2/microblaze_0/standalone_domain/bsp/system.mss|system||

TRACE::2020-05-30.16:19:46::SCWMssOS::Sw design exists and opened at  D:/work/VHDL/lab5_2/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2020-05-30.16:19:46::SCWPlatform::Trying to open the hw design at D:/work/VHDL/lab5_2/hw/lab5_2.xsa
TRACE::2020-05-30.16:19:46::SCWPlatform::DSA given D:/work/VHDL/lab5_2/hw/lab5_2.xsa
TRACE::2020-05-30.16:19:46::SCWPlatform::DSA absoulate path D:/work/VHDL/lab5_2/hw/lab5_2.xsa
TRACE::2020-05-30.16:19:46::SCWPlatform::DSA directory D:/work/VHDL/lab5_2/hw
TRACE::2020-05-30.16:19:46::SCWPlatform:: Platform Path D:/work/VHDL/lab5_2/hw/lab5_2.xsa
TRACE::2020-05-30.16:19:46::SCWPlatform:: Unique name xilinx:arty-a7-35::0.0
TRACE::2020-05-30.16:19:46::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_2
TRACE::2020-05-30.16:19:46::SCWPlatform::Opened existing hwdb design_1_wrapper_2
TRACE::2020-05-30.16:19:46::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-05-30.16:19:46::SCWMssOS::Checking the sw design at  D:/work/VHDL/lab5_2/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2020-05-30.16:19:46::SCWMssOS::DEBUG:  swdes dump  D:/work/VHDL/lab5_2/microblaze_0/standalone_domain/bsp/system.mss|system||

TRACE::2020-05-30.16:19:46::SCWMssOS::Sw design exists and opened at  D:/work/VHDL/lab5_2/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2020-05-30.16:19:46::SCWWriter::formatted JSON is {
	"platformName":	"lab5_2",
	"sprVersion":	"2.0",
	"mode":	"gui",
	"dsaType":	"Fixed",
	"platformDesc":	"lab5_2",
	"platHandOff":	"D:/work/VHDL/lab5/lab5_2/lab5_2.xsa",
	"platIntHandOff":	"<platformDir>/hw/lab5_2.xsa",
	"deviceType":	"FPGA",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	"",
	"platActiveSys":	"lab5_2",
	"systems":	[{
			"systemName":	"lab5_2",
			"systemDesc":	"lab5_2",
			"sysIsBootAutoGen":	"true",
			"systemDispName":	"lab5_2",
			"sysActiveDom":	"standalone_domain",
			"sysDefaultDom":	"standalone_domain",
			"domains":	[{
					"domainName":	"standalone_domain",
					"domainDispName":	"standalone on microblaze_0",
					"domainDesc":	"standalone_domain",
					"processors":	"microblaze_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"debugEnable":	"False",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.1",
					"mssFile":	"",
					"md5Digest":	"809f2fc985770cb5c6993358030a506d",
					"compatibleApp":	"memory_tests",
					"domType":	"mssDomain",
					"arch":	"32-bit",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	[],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}]
		}]
}
LOG::2020-05-30.16:19:46::SCWPlatform::Started generating the artifacts platform lab5_2
TRACE::2020-05-30.16:19:46::SCWPlatform::Sanity checking of platform is completed
LOG::2020-05-30.16:19:46::SCWPlatform::Started generating the artifacts for system configuration lab5_2
LOG::2020-05-30.16:19:46::SCWSystem::Started Processing the domain standalone_domain
TRACE::2020-05-30.16:19:46::SCWDomain::Generating domain artifcats
TRACE::2020-05-30.16:19:46::SCWMssOS::Generating standalone artifcats
TRACE::2020-05-30.16:19:46::SCWMssOS:: Copying the user libraries. 
TRACE::2020-05-30.16:19:46::SCWPlatform::Trying to open the hw design at D:/work/VHDL/lab5_2/hw/lab5_2.xsa
TRACE::2020-05-30.16:19:46::SCWPlatform::DSA given D:/work/VHDL/lab5_2/hw/lab5_2.xsa
TRACE::2020-05-30.16:19:46::SCWPlatform::DSA absoulate path D:/work/VHDL/lab5_2/hw/lab5_2.xsa
TRACE::2020-05-30.16:19:46::SCWPlatform::DSA directory D:/work/VHDL/lab5_2/hw
TRACE::2020-05-30.16:19:46::SCWPlatform:: Platform Path D:/work/VHDL/lab5_2/hw/lab5_2.xsa
TRACE::2020-05-30.16:19:46::SCWPlatform:: Unique name xilinx:arty-a7-35::0.0
TRACE::2020-05-30.16:19:46::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_2
TRACE::2020-05-30.16:19:46::SCWPlatform::Opened existing hwdb design_1_wrapper_2
TRACE::2020-05-30.16:19:46::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-05-30.16:19:46::SCWMssOS::Checking the sw design at  D:/work/VHDL/lab5_2/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2020-05-30.16:19:46::SCWMssOS::DEBUG:  swdes dump  D:/work/VHDL/lab5_2/microblaze_0/standalone_domain/bsp/system.mss|system||

TRACE::2020-05-30.16:19:46::SCWMssOS::Sw design exists and opened at  D:/work/VHDL/lab5_2/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2020-05-30.16:19:46::SCWMssOS::Completed writing the mss file at D:/work/VHDL/lab5_2/microblaze_0/standalone_domain/bsp
TRACE::2020-05-30.16:19:46::SCWMssOS::Mss edits present, copying mssfile into export location D:/work/VHDL/lab5_2/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2020-05-30.16:19:46::SCWMssOS::bsp generated is upto date with the mss file. Skipping bsp generation.
TRACE::2020-05-30.16:19:46::SCWMssOS::BSP is already built. skipping the bsp build ... 
TRACE::2020-05-30.16:19:46::SCWDomain::Building the domain as part of full build :  standalone_domain
TRACE::2020-05-30.16:19:46::SCWMssOS::skipping the bsp build ... 
TRACE::2020-05-30.16:19:46::SCWMssOS::Copying to export directory.
TRACE::2020-05-30.16:19:46::SCWMssOS:: Checking if to create the Supporting Applications
TRACE::2020-05-30.16:19:46::SCWMssOS:: No Linux domain exists, trying to generate FSBL 
LOG::2020-05-30.16:19:46::SCWSystem::Completed Processing the domain standalone_domain
LOG::2020-05-30.16:19:46::SCWSystem::Completed Processing the sysconfig lab5_2
LOG::2020-05-30.16:19:46::SCWPlatform::Completed generating the artifacts for system configuration lab5_2
TRACE::2020-05-30.16:19:46::SCWPlatform::Started preparing the platform 
TRACE::2020-05-30.16:19:46::SCWSystem::Writing the bif file for system config lab5_2
TRACE::2020-05-30.16:19:46::SCWSystem::dir created 
TRACE::2020-05-30.16:19:46::SCWSystem::Writing the bif 
TRACE::2020-05-30.16:19:46::SCWPlatform::Started writing the spfm file 
TRACE::2020-05-30.16:19:46::SCWPlatform::Started writing the xpfm file 
TRACE::2020-05-30.16:19:46::SCWPlatform::Completed generating the platform
TRACE::2020-05-30.16:19:46::SCWPlatform::Trying to open the hw design at D:/work/VHDL/lab5_2/hw/lab5_2.xsa
TRACE::2020-05-30.16:19:46::SCWPlatform::DSA given D:/work/VHDL/lab5_2/hw/lab5_2.xsa
TRACE::2020-05-30.16:19:46::SCWPlatform::DSA absoulate path D:/work/VHDL/lab5_2/hw/lab5_2.xsa
TRACE::2020-05-30.16:19:46::SCWPlatform::DSA directory D:/work/VHDL/lab5_2/hw
TRACE::2020-05-30.16:19:46::SCWPlatform:: Platform Path D:/work/VHDL/lab5_2/hw/lab5_2.xsa
TRACE::2020-05-30.16:19:46::SCWPlatform:: Unique name xilinx:arty-a7-35::0.0
TRACE::2020-05-30.16:19:46::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_2
TRACE::2020-05-30.16:19:46::SCWPlatform::Opened existing hwdb design_1_wrapper_2
TRACE::2020-05-30.16:19:46::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-05-30.16:19:46::SCWMssOS::Checking the sw design at  D:/work/VHDL/lab5_2/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2020-05-30.16:19:46::SCWMssOS::DEBUG:  swdes dump  D:/work/VHDL/lab5_2/microblaze_0/standalone_domain/bsp/system.mss|system||

TRACE::2020-05-30.16:19:46::SCWMssOS::Sw design exists and opened at  D:/work/VHDL/lab5_2/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2020-05-30.16:19:46::SCWPlatform::Trying to open the hw design at D:/work/VHDL/lab5_2/hw/lab5_2.xsa
TRACE::2020-05-30.16:19:46::SCWPlatform::DSA given D:/work/VHDL/lab5_2/hw/lab5_2.xsa
TRACE::2020-05-30.16:19:46::SCWPlatform::DSA absoulate path D:/work/VHDL/lab5_2/hw/lab5_2.xsa
TRACE::2020-05-30.16:19:46::SCWPlatform::DSA directory D:/work/VHDL/lab5_2/hw
TRACE::2020-05-30.16:19:46::SCWPlatform:: Platform Path D:/work/VHDL/lab5_2/hw/lab5_2.xsa
TRACE::2020-05-30.16:19:46::SCWPlatform:: Unique name xilinx:arty-a7-35::0.0
TRACE::2020-05-30.16:19:46::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_2
TRACE::2020-05-30.16:19:46::SCWPlatform::Opened existing hwdb design_1_wrapper_2
TRACE::2020-05-30.16:19:46::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-05-30.16:19:46::SCWMssOS::Checking the sw design at  D:/work/VHDL/lab5_2/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2020-05-30.16:19:46::SCWMssOS::DEBUG:  swdes dump  D:/work/VHDL/lab5_2/microblaze_0/standalone_domain/bsp/system.mss|system||

TRACE::2020-05-30.16:19:46::SCWMssOS::Sw design exists and opened at  D:/work/VHDL/lab5_2/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2020-05-30.16:19:46::SCWPlatform::Trying to open the hw design at D:/work/VHDL/lab5_2/hw/lab5_2.xsa
TRACE::2020-05-30.16:19:46::SCWPlatform::DSA given D:/work/VHDL/lab5_2/hw/lab5_2.xsa
TRACE::2020-05-30.16:19:46::SCWPlatform::DSA absoulate path D:/work/VHDL/lab5_2/hw/lab5_2.xsa
TRACE::2020-05-30.16:19:46::SCWPlatform::DSA directory D:/work/VHDL/lab5_2/hw
TRACE::2020-05-30.16:19:46::SCWPlatform:: Platform Path D:/work/VHDL/lab5_2/hw/lab5_2.xsa
TRACE::2020-05-30.16:19:46::SCWPlatform:: Unique name xilinx:arty-a7-35::0.0
TRACE::2020-05-30.16:19:46::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_2
TRACE::2020-05-30.16:19:46::SCWPlatform::Opened existing hwdb design_1_wrapper_2
TRACE::2020-05-30.16:19:46::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-05-30.16:19:46::SCWMssOS::Checking the sw design at  D:/work/VHDL/lab5_2/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2020-05-30.16:19:46::SCWMssOS::DEBUG:  swdes dump  D:/work/VHDL/lab5_2/microblaze_0/standalone_domain/bsp/system.mss|system||

TRACE::2020-05-30.16:19:46::SCWMssOS::Sw design exists and opened at  D:/work/VHDL/lab5_2/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2020-05-30.16:19:46::SCWWriter::formatted JSON is {
	"platformName":	"lab5_2",
	"sprVersion":	"2.0",
	"mode":	"gui",
	"dsaType":	"Fixed",
	"platformDesc":	"lab5_2",
	"platHandOff":	"D:/work/VHDL/lab5/lab5_2/lab5_2.xsa",
	"platIntHandOff":	"<platformDir>/hw/lab5_2.xsa",
	"deviceType":	"FPGA",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	"",
	"platActiveSys":	"lab5_2",
	"systems":	[{
			"systemName":	"lab5_2",
			"systemDesc":	"lab5_2",
			"sysIsBootAutoGen":	"true",
			"systemDispName":	"lab5_2",
			"sysActiveDom":	"standalone_domain",
			"sysDefaultDom":	"standalone_domain",
			"domains":	[{
					"domainName":	"standalone_domain",
					"domainDispName":	"standalone on microblaze_0",
					"domainDesc":	"standalone_domain",
					"processors":	"microblaze_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"debugEnable":	"False",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.1",
					"mssFile":	"",
					"md5Digest":	"809f2fc985770cb5c6993358030a506d",
					"compatibleApp":	"memory_tests",
					"domType":	"mssDomain",
					"arch":	"32-bit",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	[],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}]
		}]
}
KEYINFO::2020-05-30.16:19:46::SCWPlatform::updated the xpfm file.
LOG::2020-05-30.16:20:10::SCWPlatform::Started generating the artifacts platform lab5_2
TRACE::2020-05-30.16:20:10::SCWPlatform::Sanity checking of platform is completed
LOG::2020-05-30.16:20:10::SCWPlatform::Started generating the artifacts for system configuration lab5_2
LOG::2020-05-30.16:20:10::SCWSystem::Checking the domain standalone_domain
LOG::2020-05-30.16:20:10::SCWSystem::Not a boot domain 
LOG::2020-05-30.16:20:10::SCWSystem::Started Processing the domain standalone_domain
TRACE::2020-05-30.16:20:10::SCWDomain::Generating domain artifcats
TRACE::2020-05-30.16:20:10::SCWMssOS::Generating standalone artifcats
TRACE::2020-05-30.16:20:10::SCWMssOS:: Copying the user libraries. 
TRACE::2020-05-30.16:20:10::SCWPlatform::Trying to open the hw design at D:/work/VHDL/lab5_2/hw/lab5_2.xsa
TRACE::2020-05-30.16:20:10::SCWPlatform::DSA given D:/work/VHDL/lab5_2/hw/lab5_2.xsa
TRACE::2020-05-30.16:20:10::SCWPlatform::DSA absoulate path D:/work/VHDL/lab5_2/hw/lab5_2.xsa
TRACE::2020-05-30.16:20:10::SCWPlatform::DSA directory D:/work/VHDL/lab5_2/hw
TRACE::2020-05-30.16:20:10::SCWPlatform:: Platform Path D:/work/VHDL/lab5_2/hw/lab5_2.xsa
TRACE::2020-05-30.16:20:10::SCWPlatform:: Unique name xilinx:arty-a7-35::0.0
TRACE::2020-05-30.16:20:10::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_2
TRACE::2020-05-30.16:20:10::SCWPlatform::Opened existing hwdb design_1_wrapper_2
TRACE::2020-05-30.16:20:10::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-05-30.16:20:10::SCWMssOS::Checking the sw design at  D:/work/VHDL/lab5_2/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2020-05-30.16:20:10::SCWMssOS::DEBUG:  swdes dump  D:/work/VHDL/lab5_2/microblaze_0/standalone_domain/bsp/system.mss|system||

TRACE::2020-05-30.16:20:10::SCWMssOS::Sw design exists and opened at  D:/work/VHDL/lab5_2/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2020-05-30.16:20:10::SCWMssOS::Completed writing the mss file at D:/work/VHDL/lab5_2/microblaze_0/standalone_domain/bsp
TRACE::2020-05-30.16:20:10::SCWMssOS::Mss edits present, copying mssfile into export location D:/work/VHDL/lab5_2/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2020-05-30.16:20:10::SCWMssOS::bsp generated is upto date with the mss file. Skipping bsp generation.
TRACE::2020-05-30.16:20:10::SCWMssOS::BSP is already built. skipping the bsp build ... 
TRACE::2020-05-30.16:20:10::SCWDomain::Building the domain as part of full build :  standalone_domain
TRACE::2020-05-30.16:20:10::SCWMssOS::doing bsp build ... 
TRACE::2020-05-30.16:20:10::SCWMssOS::System Command Ran  D: & cd  D:/work/VHDL/lab5_2/microblaze_0/standalone_domain/bsp & make 
TRACE::2020-05-30.16:20:10::SCWMssOS::"Running Make include in microblaze_0/libsrc/bram_v4_3/src"

TRACE::2020-05-30.16:20:10::SCWMssOS::make -C microblaze_0/libsrc/bram_v4_3/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILE
TRACE::2020-05-30.16:20:10::SCWMssOS::R_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall 
TRACE::2020-05-30.16:20:10::SCWMssOS::-Wextra"

TRACE::2020-05-30.16:20:10::SCWMssOS::"Running Make include in microblaze_0/libsrc/cpu_v2_10/src"

TRACE::2020-05-30.16:20:10::SCWMssOS::make -C microblaze_0/libsrc/cpu_v2_10/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILE
TRACE::2020-05-30.16:20:10::SCWMssOS::R_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall 
TRACE::2020-05-30.16:20:10::SCWMssOS::-Wextra"

TRACE::2020-05-30.16:20:10::SCWMssOS::"Running Make include in microblaze_0/libsrc/myip2_v1_0/src"

TRACE::2020-05-30.16:20:10::SCWMssOS::make -C microblaze_0/libsrc/myip2_v1_0/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPIL
TRACE::2020-05-30.16:20:10::SCWMssOS::ER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall
TRACE::2020-05-30.16:20:10::SCWMssOS:: -Wextra"

TRACE::2020-05-30.16:20:10::SCWMssOS::"Running Make include in microblaze_0/libsrc/standalone_v7_1/src"

TRACE::2020-05-30.16:20:10::SCWMssOS::make -C microblaze_0/libsrc/standalone_v7_1/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "C
TRACE::2020-05-30.16:20:10::SCWMssOS::OMPILER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections 
TRACE::2020-05-30.16:20:10::SCWMssOS::-Wall -Wextra"

TRACE::2020-05-30.16:20:10::SCWMssOS::"Running Make include in microblaze_0/libsrc/uartlite_v3_3/src"

TRACE::2020-05-30.16:20:10::SCWMssOS::make -C microblaze_0/libsrc/uartlite_v3_3/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COM
TRACE::2020-05-30.16:20:10::SCWMssOS::PILER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -W
TRACE::2020-05-30.16:20:10::SCWMssOS::all -Wextra"

TRACE::2020-05-30.16:20:10::SCWMssOS::"Running Make libs in microblaze_0/libsrc/bram_v4_3/src"

TRACE::2020-05-30.16:20:10::SCWMssOS::make -C microblaze_0/libsrc/bram_v4_3/src -s libs  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILER_F
TRACE::2020-05-30.16:20:10::SCWMssOS::LAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -We
TRACE::2020-05-30.16:20:10::SCWMssOS::xtra"

TRACE::2020-05-30.16:20:10::SCWMssOS::"Compiling bram"

TRACE::2020-05-30.16:20:13::SCWMssOS::"Running Make libs in microblaze_0/libsrc/cpu_v2_10/src"

TRACE::2020-05-30.16:20:13::SCWMssOS::make -C microblaze_0/libsrc/cpu_v2_10/src -s libs  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILER_F
TRACE::2020-05-30.16:20:13::SCWMssOS::LAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -We
TRACE::2020-05-30.16:20:13::SCWMssOS::xtra"

TRACE::2020-05-30.16:20:13::SCWMssOS::"Compiling cpu"

TRACE::2020-05-30.16:20:13::SCWMssOS::"Running Make libs in microblaze_0/libsrc/myip2_v1_0/src"

TRACE::2020-05-30.16:20:13::SCWMssOS::make -C microblaze_0/libsrc/myip2_v1_0/src -s libs  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILER_
TRACE::2020-05-30.16:20:13::SCWMssOS::FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -W
TRACE::2020-05-30.16:20:13::SCWMssOS::extra"

TRACE::2020-05-30.16:20:13::SCWMssOS::"Compiling myip2..."

TRACE::2020-05-30.16:20:13::SCWMssOS::"Running Make libs in microblaze_0/libsrc/standalone_v7_1/src"

TRACE::2020-05-30.16:20:13::SCWMssOS::make -C microblaze_0/libsrc/standalone_v7_1/src -s libs  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMP
TRACE::2020-05-30.16:20:13::SCWMssOS::ILER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wa
TRACE::2020-05-30.16:20:13::SCWMssOS::ll -Wextra"

TRACE::2020-05-30.16:20:13::SCWMssOS::"Compiling standalone";

TRACE::2020-05-30.16:20:21::SCWMssOS::"Running Make libs in microblaze_0/libsrc/uartlite_v3_3/src"

TRACE::2020-05-30.16:20:21::SCWMssOS::make -C microblaze_0/libsrc/uartlite_v3_3/src -s libs  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPIL
TRACE::2020-05-30.16:20:21::SCWMssOS::ER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall
TRACE::2020-05-30.16:20:21::SCWMssOS:: -Wextra"

TRACE::2020-05-30.16:20:21::SCWMssOS::"Compiling uartlite"

TRACE::2020-05-30.16:20:22::SCWMssOS::'Finished building libraries'

TRACE::2020-05-30.16:20:22::SCWMssOS::Copying to export directory.
TRACE::2020-05-30.16:20:22::SCWMssOS:: Checking if to create the Supporting Applications
TRACE::2020-05-30.16:20:22::SCWMssOS:: No Linux domain exists, trying to generate FSBL 
LOG::2020-05-30.16:20:22::SCWSystem::Completed Processing the domain standalone_domain
LOG::2020-05-30.16:20:22::SCWSystem::Completed Processing the sysconfig lab5_2
LOG::2020-05-30.16:20:22::SCWPlatform::Completed generating the artifacts for system configuration lab5_2
TRACE::2020-05-30.16:20:22::SCWPlatform::Started preparing the platform 
TRACE::2020-05-30.16:20:22::SCWSystem::Writing the bif file for system config lab5_2
TRACE::2020-05-30.16:20:22::SCWSystem::dir created 
TRACE::2020-05-30.16:20:22::SCWSystem::Writing the bif 
TRACE::2020-05-30.16:20:22::SCWPlatform::Started writing the spfm file 
TRACE::2020-05-30.16:20:22::SCWPlatform::Started writing the xpfm file 
TRACE::2020-05-30.16:20:22::SCWPlatform::Completed generating the platform
TRACE::2020-05-30.16:20:22::SCWPlatform::Trying to open the hw design at D:/work/VHDL/lab5_2/hw/lab5_2.xsa
TRACE::2020-05-30.16:20:22::SCWPlatform::DSA given D:/work/VHDL/lab5_2/hw/lab5_2.xsa
TRACE::2020-05-30.16:20:22::SCWPlatform::DSA absoulate path D:/work/VHDL/lab5_2/hw/lab5_2.xsa
TRACE::2020-05-30.16:20:22::SCWPlatform::DSA directory D:/work/VHDL/lab5_2/hw
TRACE::2020-05-30.16:20:22::SCWPlatform:: Platform Path D:/work/VHDL/lab5_2/hw/lab5_2.xsa
TRACE::2020-05-30.16:20:22::SCWPlatform:: Unique name xilinx:arty-a7-35::0.0
TRACE::2020-05-30.16:20:22::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_2
TRACE::2020-05-30.16:20:22::SCWPlatform::Opened existing hwdb design_1_wrapper_2
TRACE::2020-05-30.16:20:22::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-05-30.16:20:22::SCWMssOS::Checking the sw design at  D:/work/VHDL/lab5_2/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2020-05-30.16:20:22::SCWMssOS::DEBUG:  swdes dump  D:/work/VHDL/lab5_2/microblaze_0/standalone_domain/bsp/system.mss|system||

TRACE::2020-05-30.16:20:22::SCWMssOS::Sw design exists and opened at  D:/work/VHDL/lab5_2/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2020-05-30.16:20:22::SCWPlatform::Trying to open the hw design at D:/work/VHDL/lab5_2/hw/lab5_2.xsa
TRACE::2020-05-30.16:20:22::SCWPlatform::DSA given D:/work/VHDL/lab5_2/hw/lab5_2.xsa
TRACE::2020-05-30.16:20:22::SCWPlatform::DSA absoulate path D:/work/VHDL/lab5_2/hw/lab5_2.xsa
TRACE::2020-05-30.16:20:22::SCWPlatform::DSA directory D:/work/VHDL/lab5_2/hw
TRACE::2020-05-30.16:20:22::SCWPlatform:: Platform Path D:/work/VHDL/lab5_2/hw/lab5_2.xsa
TRACE::2020-05-30.16:20:22::SCWPlatform:: Unique name xilinx:arty-a7-35::0.0
TRACE::2020-05-30.16:20:22::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_2
TRACE::2020-05-30.16:20:22::SCWPlatform::Opened existing hwdb design_1_wrapper_2
TRACE::2020-05-30.16:20:22::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-05-30.16:20:22::SCWMssOS::Checking the sw design at  D:/work/VHDL/lab5_2/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2020-05-30.16:20:22::SCWMssOS::DEBUG:  swdes dump  D:/work/VHDL/lab5_2/microblaze_0/standalone_domain/bsp/system.mss|system||

TRACE::2020-05-30.16:20:22::SCWMssOS::Sw design exists and opened at  D:/work/VHDL/lab5_2/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2020-05-30.16:20:22::SCWPlatform::Trying to open the hw design at D:/work/VHDL/lab5_2/hw/lab5_2.xsa
TRACE::2020-05-30.16:20:22::SCWPlatform::DSA given D:/work/VHDL/lab5_2/hw/lab5_2.xsa
TRACE::2020-05-30.16:20:22::SCWPlatform::DSA absoulate path D:/work/VHDL/lab5_2/hw/lab5_2.xsa
TRACE::2020-05-30.16:20:22::SCWPlatform::DSA directory D:/work/VHDL/lab5_2/hw
TRACE::2020-05-30.16:20:22::SCWPlatform:: Platform Path D:/work/VHDL/lab5_2/hw/lab5_2.xsa
TRACE::2020-05-30.16:20:22::SCWPlatform:: Unique name xilinx:arty-a7-35::0.0
TRACE::2020-05-30.16:20:22::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_2
TRACE::2020-05-30.16:20:22::SCWPlatform::Opened existing hwdb design_1_wrapper_2
TRACE::2020-05-30.16:20:22::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-05-30.16:20:22::SCWMssOS::Checking the sw design at  D:/work/VHDL/lab5_2/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2020-05-30.16:20:22::SCWMssOS::DEBUG:  swdes dump  D:/work/VHDL/lab5_2/microblaze_0/standalone_domain/bsp/system.mss|system||

TRACE::2020-05-30.16:20:22::SCWMssOS::Sw design exists and opened at  D:/work/VHDL/lab5_2/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2020-05-30.16:20:22::SCWWriter::formatted JSON is {
	"platformName":	"lab5_2",
	"sprVersion":	"2.0",
	"mode":	"gui",
	"dsaType":	"Fixed",
	"platformDesc":	"lab5_2",
	"platHandOff":	"D:/work/VHDL/lab5/lab5_2/lab5_2.xsa",
	"platIntHandOff":	"<platformDir>/hw/lab5_2.xsa",
	"deviceType":	"FPGA",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	"",
	"platActiveSys":	"lab5_2",
	"systems":	[{
			"systemName":	"lab5_2",
			"systemDesc":	"lab5_2",
			"sysIsBootAutoGen":	"true",
			"systemDispName":	"lab5_2",
			"sysActiveDom":	"standalone_domain",
			"sysDefaultDom":	"standalone_domain",
			"domains":	[{
					"domainName":	"standalone_domain",
					"domainDispName":	"standalone on microblaze_0",
					"domainDesc":	"standalone_domain",
					"processors":	"microblaze_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"debugEnable":	"False",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.1",
					"mssFile":	"",
					"md5Digest":	"809f2fc985770cb5c6993358030a506d",
					"compatibleApp":	"memory_tests",
					"domType":	"mssDomain",
					"arch":	"32-bit",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	[],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}]
		}]
}
KEYINFO::2020-05-30.16:20:22::SCWPlatform::updated the xpfm file.
TRACE::2020-05-30.16:20:23::SCWPlatform::Trying to open the hw design at D:/work/VHDL/lab5_2/hw/lab5_2.xsa
TRACE::2020-05-30.16:20:23::SCWPlatform::DSA given D:/work/VHDL/lab5_2/hw/lab5_2.xsa
TRACE::2020-05-30.16:20:23::SCWPlatform::DSA absoulate path D:/work/VHDL/lab5_2/hw/lab5_2.xsa
TRACE::2020-05-30.16:20:23::SCWPlatform::DSA directory D:/work/VHDL/lab5_2/hw
TRACE::2020-05-30.16:20:23::SCWPlatform:: Platform Path D:/work/VHDL/lab5_2/hw/lab5_2.xsa
TRACE::2020-05-30.16:20:23::SCWPlatform:: Unique name xilinx:arty-a7-35::0.0
TRACE::2020-05-30.16:20:23::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_2
TRACE::2020-05-30.16:20:23::SCWPlatform::Opened existing hwdb design_1_wrapper_2
TRACE::2020-05-30.16:20:23::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-05-30.16:20:23::SCWMssOS::Checking the sw design at  D:/work/VHDL/lab5_2/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2020-05-30.16:20:23::SCWMssOS::DEBUG:  swdes dump  D:/work/VHDL/lab5_2/microblaze_0/standalone_domain/bsp/system.mss|system||

TRACE::2020-05-30.16:20:23::SCWMssOS::Sw design exists and opened at  D:/work/VHDL/lab5_2/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2020-05-31.14:34:28::SCWPlatform::Clearing the existing platform
TRACE::2020-05-31.14:34:28::SCWSystem::Clearing the existing sysconfig
TRACE::2020-05-31.14:34:28::SCWMssOS::Removing the swdes entry for  D:/work/VHDL/lab5_2/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2020-05-31.14:34:29::SCWSystem::Clearing the domains completed.
TRACE::2020-05-31.14:34:29::SCWPlatform::Clearing the opened hw db.
TRACE::2020-05-31.14:34:29::SCWPlatform::DSA given D:/work/VHDL/lab5_2/hw/lab5_2.xsa
TRACE::2020-05-31.14:34:29::SCWPlatform::DSA absoulate path D:/work/VHDL/lab5_2/hw/lab5_2.xsa
TRACE::2020-05-31.14:34:29::SCWPlatform:: Platform location is D:/work/VHDL/lab5_2/hw
TRACE::2020-05-31.14:34:29::SCWPlatform:: Platform Path D:/work/VHDL/lab5_2/hw/lab5_2.xsa
TRACE::2020-05-31.14:34:29::SCWPlatform:: Unique name xilinx:arty-a7-35::0.0
TRACE::2020-05-31.14:34:29::SCWPlatform::Removing the HwDB with name D:/work/VHDL/lab5_2/hw/lab5_2.xsa
TRACE::2020-05-31.14:34:30::SCWPlatform::Trying to open the hw design at D:/work/VHDL/lab5_2/hw/lab5_2.xsa
TRACE::2020-05-31.14:34:30::SCWPlatform::DSA given D:/work/VHDL/lab5_2/hw/lab5_2.xsa
TRACE::2020-05-31.14:34:30::SCWPlatform::DSA absoulate path D:/work/VHDL/lab5_2/hw/lab5_2.xsa
TRACE::2020-05-31.14:34:30::SCWPlatform::DSA directory D:/work/VHDL/lab5_2/hw
TRACE::2020-05-31.14:34:30::SCWPlatform:: Platform Path D:/work/VHDL/lab5_2/hw/lab5_2.xsa
TRACE::2020-05-31.14:34:30::SCWPlatform:: Unique name xilinx:arty-a7-35::0.0
TRACE::2020-05-31.14:34:30::SCWPlatform::Do not have an existing db opened. 
TRACE::2020-05-31.14:34:32::SCWPlatform::Opened new HwDB with name design_1_wrapper_4
TRACE::2020-05-31.14:34:32::SCWReader::Active system found as  lab5_2
TRACE::2020-05-31.14:34:32::SCWReader::Handling sysconfig lab5_2
TRACE::2020-05-31.14:34:32::SCWDomain::checking for install qemu data   : 
TRACE::2020-05-31.14:34:32::SCWPlatform::Trying to open the hw design at D:/work/VHDL/lab5_2/hw/lab5_2.xsa
TRACE::2020-05-31.14:34:32::SCWPlatform::DSA given D:/work/VHDL/lab5_2/hw/lab5_2.xsa
TRACE::2020-05-31.14:34:32::SCWPlatform::DSA absoulate path D:/work/VHDL/lab5_2/hw/lab5_2.xsa
TRACE::2020-05-31.14:34:32::SCWPlatform::DSA directory D:/work/VHDL/lab5_2/hw
TRACE::2020-05-31.14:34:32::SCWPlatform:: Platform Path D:/work/VHDL/lab5_2/hw/lab5_2.xsa
TRACE::2020-05-31.14:34:32::SCWPlatform:: Unique name xilinx:arty-a7-35::0.0
TRACE::2020-05-31.14:34:32::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_4
TRACE::2020-05-31.14:34:32::SCWPlatform::Opened existing hwdb design_1_wrapper_4
TRACE::2020-05-31.14:34:32::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-05-31.14:34:32::SCWPlatform::Trying to open the hw design at D:/work/VHDL/lab5_2/hw/lab5_2.xsa
TRACE::2020-05-31.14:34:32::SCWPlatform::DSA given D:/work/VHDL/lab5_2/hw/lab5_2.xsa
TRACE::2020-05-31.14:34:32::SCWPlatform::DSA absoulate path D:/work/VHDL/lab5_2/hw/lab5_2.xsa
TRACE::2020-05-31.14:34:32::SCWPlatform::DSA directory D:/work/VHDL/lab5_2/hw
TRACE::2020-05-31.14:34:32::SCWPlatform:: Platform Path D:/work/VHDL/lab5_2/hw/lab5_2.xsa
TRACE::2020-05-31.14:34:32::SCWPlatform:: Unique name xilinx:arty-a7-35::0.0
TRACE::2020-05-31.14:34:32::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_4
TRACE::2020-05-31.14:34:32::SCWPlatform::Opened existing hwdb design_1_wrapper_4
TRACE::2020-05-31.14:34:32::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-05-31.14:34:32::SCWPlatform::Trying to open the hw design at D:/work/VHDL/lab5_2/hw/lab5_2.xsa
TRACE::2020-05-31.14:34:32::SCWPlatform::DSA given D:/work/VHDL/lab5_2/hw/lab5_2.xsa
TRACE::2020-05-31.14:34:32::SCWPlatform::DSA absoulate path D:/work/VHDL/lab5_2/hw/lab5_2.xsa
TRACE::2020-05-31.14:34:32::SCWPlatform::DSA directory D:/work/VHDL/lab5_2/hw
TRACE::2020-05-31.14:34:32::SCWPlatform:: Platform Path D:/work/VHDL/lab5_2/hw/lab5_2.xsa
TRACE::2020-05-31.14:34:32::SCWPlatform:: Unique name xilinx:arty-a7-35::0.0
TRACE::2020-05-31.14:34:32::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_4
TRACE::2020-05-31.14:34:32::SCWPlatform::Opened existing hwdb design_1_wrapper_4
TRACE::2020-05-31.14:34:32::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-05-31.14:34:32::SCWMssOS::Checking the sw design at  D:/work/VHDL/lab5_2/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2020-05-31.14:34:32::SCWMssOS::DEBUG:  swdes dump  
TRACE::2020-05-31.14:34:32::SCWMssOS::No sw design opened at  D:/work/VHDL/lab5_2/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2020-05-31.14:34:32::SCWMssOS::mss exists loading the mss file  D:/work/VHDL/lab5_2/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2020-05-31.14:34:32::SCWMssOS::Opened the sw design from mss  D:/work/VHDL/lab5_2/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2020-05-31.14:34:32::SCWMssOS::Adding the swdes entry D:/work/VHDL/lab5_2/microblaze_0/standalone_domain/bsp/system.mss with des name system
TRACE::2020-05-31.14:34:32::SCWMssOS::updating the scw layer about changes
TRACE::2020-05-31.14:34:33::SCWMssOS::Opened the sw design.  D:/work/VHDL/lab5_2/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2020-05-31.14:34:33::SCWReader::Adding prebuilt librarypaths as   
TRACE::2020-05-31.14:34:33::SCWReader::Adding prebuilt incpaths  as   
TRACE::2020-05-31.14:34:33::SCWPlatform::Trying to open the hw design at D:/work/VHDL/lab5_2/hw/lab5_2.xsa
TRACE::2020-05-31.14:34:33::SCWPlatform::DSA given D:/work/VHDL/lab5_2/hw/lab5_2.xsa
TRACE::2020-05-31.14:34:33::SCWPlatform::DSA absoulate path D:/work/VHDL/lab5_2/hw/lab5_2.xsa
TRACE::2020-05-31.14:34:33::SCWPlatform::DSA directory D:/work/VHDL/lab5_2/hw
TRACE::2020-05-31.14:34:33::SCWPlatform:: Platform Path D:/work/VHDL/lab5_2/hw/lab5_2.xsa
TRACE::2020-05-31.14:34:33::SCWPlatform:: Unique name xilinx:arty-a7-35::0.0
TRACE::2020-05-31.14:34:33::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_4
TRACE::2020-05-31.14:34:33::SCWPlatform::Opened existing hwdb design_1_wrapper_4
TRACE::2020-05-31.14:34:33::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-05-31.14:34:33::SCWMssOS::Checking the sw design at  D:/work/VHDL/lab5_2/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2020-05-31.14:34:33::SCWMssOS::DEBUG:  swdes dump  D:/work/VHDL/lab5_2/microblaze_0/standalone_domain/bsp/system.mss|system||

TRACE::2020-05-31.14:34:33::SCWMssOS::Sw design exists and opened at  D:/work/VHDL/lab5_2/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2020-05-31.14:34:33::SCWReader::No isolation master present  
TRACE::2020-05-31.14:34:39::SCWPlatform::DSA given D:/work/VHDL/lab5_2/tempdsa/lab5_2.xsa
TRACE::2020-05-31.14:34:39::SCWPlatform::DSA absoulate path D:/work/VHDL/lab5_2/tempdsa/lab5_2.xsa
TRACE::2020-05-31.14:34:39::SCWPlatform:: Platform location is D:/work/VHDL/lab5_2/tempdsa
TRACE::2020-05-31.14:34:39::SCWPlatform:: Platform Path D:/work/VHDL/lab5_2/tempdsa/lab5_2.xsa
TRACE::2020-05-31.14:34:39::SCWPlatform:: Unique name xilinx:arty-a7-35::0.0
TRACE::2020-05-31.14:34:39::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-05-31.14:34:39::SCWMssOS::Doing hw sync for the mss in domain: standalone_domain
TRACE::2020-05-31.14:34:39::SCWPlatform::Trying to open the hw design at D:/work/VHDL/lab5_2/hw/lab5_2.xsa
TRACE::2020-05-31.14:34:39::SCWPlatform::DSA given D:/work/VHDL/lab5_2/hw/lab5_2.xsa
TRACE::2020-05-31.14:34:39::SCWPlatform::DSA absoulate path D:/work/VHDL/lab5_2/hw/lab5_2.xsa
TRACE::2020-05-31.14:34:39::SCWPlatform::DSA directory D:/work/VHDL/lab5_2/hw
TRACE::2020-05-31.14:34:39::SCWPlatform:: Platform Path D:/work/VHDL/lab5_2/hw/lab5_2.xsa
TRACE::2020-05-31.14:34:39::SCWPlatform:: Unique name xilinx:arty-a7-35::0.0
TRACE::2020-05-31.14:34:39::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_4
TRACE::2020-05-31.14:34:39::SCWPlatform::Opened existing hwdb design_1_wrapper_4
TRACE::2020-05-31.14:34:39::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-05-31.14:34:39::SCWPlatform::Trying to open the hw design at D:/work/VHDL/lab5_2/hw/lab5_2.xsa
TRACE::2020-05-31.14:34:39::SCWPlatform::DSA given D:/work/VHDL/lab5_2/hw/lab5_2.xsa
TRACE::2020-05-31.14:34:39::SCWPlatform::DSA absoulate path D:/work/VHDL/lab5_2/hw/lab5_2.xsa
TRACE::2020-05-31.14:34:39::SCWPlatform::DSA directory D:/work/VHDL/lab5_2/hw
TRACE::2020-05-31.14:34:39::SCWPlatform:: Platform Path D:/work/VHDL/lab5_2/hw/lab5_2.xsa
TRACE::2020-05-31.14:34:39::SCWPlatform:: Unique name xilinx:arty-a7-35::0.0
TRACE::2020-05-31.14:34:39::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_4
TRACE::2020-05-31.14:34:39::SCWPlatform::Opened existing hwdb design_1_wrapper_4
TRACE::2020-05-31.14:34:39::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-05-31.14:34:39::SCWMssOS::Checking the sw design at  D:/work/VHDL/lab5_2/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2020-05-31.14:34:39::SCWMssOS::DEBUG:  swdes dump  D:/work/VHDL/lab5_2/microblaze_0/standalone_domain/bsp/system.mss|system||

TRACE::2020-05-31.14:34:39::SCWMssOS::Sw design exists and opened at  D:/work/VHDL/lab5_2/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2020-05-31.14:34:39::SCWPlatform::Trying to open the hw design at D:/work/VHDL/lab5_2/tempdsa/lab5_2.xsa
TRACE::2020-05-31.14:34:39::SCWPlatform::DSA given D:/work/VHDL/lab5_2/tempdsa/lab5_2.xsa
TRACE::2020-05-31.14:34:39::SCWPlatform::DSA absoulate path D:/work/VHDL/lab5_2/tempdsa/lab5_2.xsa
TRACE::2020-05-31.14:34:39::SCWPlatform::DSA directory D:/work/VHDL/lab5_2/tempdsa
TRACE::2020-05-31.14:34:39::SCWPlatform:: Platform Path D:/work/VHDL/lab5_2/tempdsa/lab5_2.xsa
TRACE::2020-05-31.14:34:39::SCWPlatform:: Unique name xilinx:arty-a7-35::0.0
TRACE::2020-05-31.14:34:39::SCWPlatform::update - Opened existing hwdb design_1_wrapper_5
TRACE::2020-05-31.14:34:39::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-05-31.14:34:39::SCWMssOS::Completed hw sync for the mss in domain: standalone_domain
TRACE::2020-05-31.14:34:39::SCWPlatform::Trying to open the hw design at D:/work/VHDL/lab5_2/hw/lab5_2.xsa
TRACE::2020-05-31.14:34:39::SCWPlatform::DSA given D:/work/VHDL/lab5_2/hw/lab5_2.xsa
TRACE::2020-05-31.14:34:39::SCWPlatform::DSA absoulate path D:/work/VHDL/lab5_2/hw/lab5_2.xsa
TRACE::2020-05-31.14:34:39::SCWPlatform::DSA directory D:/work/VHDL/lab5_2/hw
TRACE::2020-05-31.14:34:39::SCWPlatform:: Platform Path D:/work/VHDL/lab5_2/hw/lab5_2.xsa
TRACE::2020-05-31.14:34:39::SCWPlatform:: Unique name xilinx:arty-a7-35::0.0
TRACE::2020-05-31.14:34:39::SCWPlatform::Do not have an existing db opened. 
TRACE::2020-05-31.14:34:39::SCWPlatform::Opened new HwDB with name design_1_wrapper_6
TRACE::2020-05-31.14:34:39::SCWPlatform::Trying to open the hw design at D:/work/VHDL/lab5_2/hw/lab5_2.xsa
TRACE::2020-05-31.14:34:39::SCWPlatform::DSA given D:/work/VHDL/lab5_2/hw/lab5_2.xsa
TRACE::2020-05-31.14:34:39::SCWPlatform::DSA absoulate path D:/work/VHDL/lab5_2/hw/lab5_2.xsa
TRACE::2020-05-31.14:34:39::SCWPlatform::DSA directory D:/work/VHDL/lab5_2/hw
TRACE::2020-05-31.14:34:39::SCWPlatform:: Platform Path D:/work/VHDL/lab5_2/hw/lab5_2.xsa
TRACE::2020-05-31.14:34:39::SCWPlatform:: Unique name xilinx:arty-a7-35::0.0
TRACE::2020-05-31.14:34:39::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_6
TRACE::2020-05-31.14:34:39::SCWPlatform::Opened existing hwdb design_1_wrapper_6
TRACE::2020-05-31.14:34:39::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-05-31.14:34:39::SCWMssOS::Checking the sw design at  D:/work/VHDL/lab5_2/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2020-05-31.14:34:39::SCWMssOS::DEBUG:  swdes dump  D:/work/VHDL/lab5_2/microblaze_0/standalone_domain/bsp/system.mss|system||

TRACE::2020-05-31.14:34:39::SCWMssOS::Sw design exists and opened at  D:/work/VHDL/lab5_2/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2020-05-31.14:34:39::SCWWriter::formatted JSON is {
	"platformName":	"lab5_2",
	"sprVersion":	"2.0",
	"mode":	"gui",
	"dsaType":	"Fixed",
	"platformDesc":	"lab5_2",
	"platHandOff":	"D:/work/VHDL/lab5/lab5_2/lab5_2.xsa",
	"platIntHandOff":	"<platformDir>/hw/lab5_2.xsa",
	"deviceType":	"FPGA",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	"",
	"platActiveSys":	"lab5_2",
	"systems":	[{
			"systemName":	"lab5_2",
			"systemDesc":	"lab5_2",
			"sysIsBootAutoGen":	"true",
			"systemDispName":	"lab5_2",
			"sysActiveDom":	"standalone_domain",
			"sysDefaultDom":	"standalone_domain",
			"domains":	[{
					"domainName":	"standalone_domain",
					"domainDispName":	"standalone on microblaze_0",
					"domainDesc":	"standalone_domain",
					"processors":	"microblaze_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"debugEnable":	"False",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.1",
					"mssFile":	"",
					"md5Digest":	"809f2fc985770cb5c6993358030a506d",
					"compatibleApp":	"",
					"domType":	"mssDomain",
					"arch":	"32-bit",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	[],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}]
		}]
}
LOG::2020-05-31.14:34:53::SCWPlatform::Started generating the artifacts platform lab5_2
TRACE::2020-05-31.14:34:53::SCWPlatform::Sanity checking of platform is completed
LOG::2020-05-31.14:34:53::SCWPlatform::Started generating the artifacts for system configuration lab5_2
LOG::2020-05-31.14:34:53::SCWSystem::Checking the domain standalone_domain
LOG::2020-05-31.14:34:53::SCWSystem::Not a boot domain 
LOG::2020-05-31.14:34:53::SCWSystem::Started Processing the domain standalone_domain
TRACE::2020-05-31.14:34:53::SCWDomain::Generating domain artifcats
TRACE::2020-05-31.14:34:53::SCWMssOS::Generating standalone artifcats
TRACE::2020-05-31.14:34:53::SCWMssOS:: Copying the user libraries. 
TRACE::2020-05-31.14:34:53::SCWPlatform::Trying to open the hw design at D:/work/VHDL/lab5_2/hw/lab5_2.xsa
TRACE::2020-05-31.14:34:53::SCWPlatform::DSA given D:/work/VHDL/lab5_2/hw/lab5_2.xsa
TRACE::2020-05-31.14:34:53::SCWPlatform::DSA absoulate path D:/work/VHDL/lab5_2/hw/lab5_2.xsa
TRACE::2020-05-31.14:34:53::SCWPlatform::DSA directory D:/work/VHDL/lab5_2/hw
TRACE::2020-05-31.14:34:53::SCWPlatform:: Platform Path D:/work/VHDL/lab5_2/hw/lab5_2.xsa
TRACE::2020-05-31.14:34:53::SCWPlatform:: Unique name xilinx:arty-a7-35::0.0
TRACE::2020-05-31.14:34:53::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_6
TRACE::2020-05-31.14:34:53::SCWPlatform::Opened existing hwdb design_1_wrapper_6
TRACE::2020-05-31.14:34:53::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-05-31.14:34:53::SCWMssOS::Checking the sw design at  D:/work/VHDL/lab5_2/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2020-05-31.14:34:53::SCWMssOS::DEBUG:  swdes dump  D:/work/VHDL/lab5_2/microblaze_0/standalone_domain/bsp/system.mss|system||

TRACE::2020-05-31.14:34:53::SCWMssOS::Sw design exists and opened at  D:/work/VHDL/lab5_2/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2020-05-31.14:34:53::SCWMssOS::Completed writing the mss file at D:/work/VHDL/lab5_2/microblaze_0/standalone_domain/bsp
TRACE::2020-05-31.14:34:53::SCWMssOS::Mss edits present, copying mssfile into export location D:/work/VHDL/lab5_2/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2020-05-31.14:34:53::SCWMssOS::bsp generated is upto date with the mss file. Skipping bsp generation.
TRACE::2020-05-31.14:34:53::SCWMssOS::BSP is already built. skipping the bsp build ... 
TRACE::2020-05-31.14:34:53::SCWDomain::Skipping the build for domain :  standalone_domain
TRACE::2020-05-31.14:34:53::SCWMssOS::skipping the bsp build ... 
TRACE::2020-05-31.14:34:53::SCWMssOS::Copying to export directory.
TRACE::2020-05-31.14:34:54::SCWMssOS:: Checking if to create the Supporting Applications
TRACE::2020-05-31.14:34:54::SCWMssOS:: No Linux domain exists, trying to generate FSBL 
LOG::2020-05-31.14:34:54::SCWSystem::Completed Processing the domain standalone_domain
LOG::2020-05-31.14:34:54::SCWSystem::Completed Processing the sysconfig lab5_2
LOG::2020-05-31.14:34:54::SCWPlatform::Completed generating the artifacts for system configuration lab5_2
TRACE::2020-05-31.14:34:54::SCWPlatform::Started preparing the platform 
TRACE::2020-05-31.14:34:54::SCWSystem::Writing the bif file for system config lab5_2
TRACE::2020-05-31.14:34:54::SCWSystem::dir created 
TRACE::2020-05-31.14:34:54::SCWSystem::Writing the bif 
TRACE::2020-05-31.14:34:54::SCWPlatform::Started writing the spfm file 
TRACE::2020-05-31.14:34:54::SCWPlatform::Started writing the xpfm file 
TRACE::2020-05-31.14:34:54::SCWPlatform::Completed generating the platform
TRACE::2020-05-31.14:34:54::SCWPlatform::Trying to open the hw design at D:/work/VHDL/lab5_2/hw/lab5_2.xsa
TRACE::2020-05-31.14:34:54::SCWPlatform::DSA given D:/work/VHDL/lab5_2/hw/lab5_2.xsa
TRACE::2020-05-31.14:34:54::SCWPlatform::DSA absoulate path D:/work/VHDL/lab5_2/hw/lab5_2.xsa
TRACE::2020-05-31.14:34:54::SCWPlatform::DSA directory D:/work/VHDL/lab5_2/hw
TRACE::2020-05-31.14:34:54::SCWPlatform:: Platform Path D:/work/VHDL/lab5_2/hw/lab5_2.xsa
TRACE::2020-05-31.14:34:54::SCWPlatform:: Unique name xilinx:arty-a7-35::0.0
TRACE::2020-05-31.14:34:54::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_6
TRACE::2020-05-31.14:34:54::SCWPlatform::Opened existing hwdb design_1_wrapper_6
TRACE::2020-05-31.14:34:54::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-05-31.14:34:54::SCWMssOS::Checking the sw design at  D:/work/VHDL/lab5_2/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2020-05-31.14:34:54::SCWMssOS::DEBUG:  swdes dump  D:/work/VHDL/lab5_2/microblaze_0/standalone_domain/bsp/system.mss|system||

TRACE::2020-05-31.14:34:54::SCWMssOS::Sw design exists and opened at  D:/work/VHDL/lab5_2/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2020-05-31.14:34:54::SCWWriter::formatted JSON is {
	"platformName":	"lab5_2",
	"sprVersion":	"2.0",
	"mode":	"gui",
	"dsaType":	"Fixed",
	"platformDesc":	"lab5_2",
	"platHandOff":	"D:/work/VHDL/lab5/lab5_2/lab5_2.xsa",
	"platIntHandOff":	"<platformDir>/hw/lab5_2.xsa",
	"deviceType":	"FPGA",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	"",
	"platActiveSys":	"lab5_2",
	"systems":	[{
			"systemName":	"lab5_2",
			"systemDesc":	"lab5_2",
			"sysIsBootAutoGen":	"true",
			"systemDispName":	"lab5_2",
			"sysActiveDom":	"standalone_domain",
			"sysDefaultDom":	"standalone_domain",
			"domains":	[{
					"domainName":	"standalone_domain",
					"domainDispName":	"standalone on microblaze_0",
					"domainDesc":	"standalone_domain",
					"processors":	"microblaze_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"debugEnable":	"False",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.1",
					"mssFile":	"",
					"md5Digest":	"809f2fc985770cb5c6993358030a506d",
					"compatibleApp":	"",
					"domType":	"mssDomain",
					"arch":	"32-bit",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	[],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}]
		}]
}
KEYINFO::2020-05-31.14:34:54::SCWPlatform::updated the xpfm file.
TRACE::2020-05-31.14:35:10::SCWPlatform::Trying to open the hw design at D:/work/VHDL/lab5_2/hw/lab5_2.xsa
TRACE::2020-05-31.14:35:10::SCWPlatform::DSA given D:/work/VHDL/lab5_2/hw/lab5_2.xsa
TRACE::2020-05-31.14:35:10::SCWPlatform::DSA absoulate path D:/work/VHDL/lab5_2/hw/lab5_2.xsa
TRACE::2020-05-31.14:35:10::SCWPlatform::DSA directory D:/work/VHDL/lab5_2/hw
TRACE::2020-05-31.14:35:10::SCWPlatform:: Platform Path D:/work/VHDL/lab5_2/hw/lab5_2.xsa
TRACE::2020-05-31.14:35:10::SCWPlatform:: Unique name xilinx:arty-a7-35::0.0
TRACE::2020-05-31.14:35:10::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_6
TRACE::2020-05-31.14:35:10::SCWPlatform::Opened existing hwdb design_1_wrapper_6
TRACE::2020-05-31.14:35:10::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-05-31.14:35:10::SCWMssOS::Checking the sw design at  D:/work/VHDL/lab5_2/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2020-05-31.14:35:10::SCWMssOS::DEBUG:  swdes dump  D:/work/VHDL/lab5_2/microblaze_0/standalone_domain/bsp/system.mss|system||

TRACE::2020-05-31.14:35:10::SCWMssOS::Sw design exists and opened at  D:/work/VHDL/lab5_2/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2020-06-01.22:04:49::SCWPlatform::Trying to open the hw design at D:/work/VHDL/lab5_2/hw/lab5_2.xsa
TRACE::2020-06-01.22:04:49::SCWPlatform::DSA given D:/work/VHDL/lab5_2/hw/lab5_2.xsa
TRACE::2020-06-01.22:04:49::SCWPlatform::DSA absoulate path D:/work/VHDL/lab5_2/hw/lab5_2.xsa
TRACE::2020-06-01.22:04:53::SCWPlatform::DSA directory D:/work/VHDL/lab5_2/hw
TRACE::2020-06-01.22:04:54::SCWPlatform:: Platform Path D:/work/VHDL/lab5_2/hw/lab5_2.xsa
TRACE::2020-06-01.22:04:54::SCWPlatform:: Unique name xilinx:arty-a7-35::0.0
TRACE::2020-06-01.22:04:54::SCWPlatform::Do not have an existing db opened. 
TRACE::2020-06-01.22:04:54::SCWPlatform::Opened new HwDB with name design_1_wrapper
TRACE::2020-06-01.22:04:54::SCWReader::Active system found as  lab5_2
TRACE::2020-06-01.22:04:54::SCWReader::Handling sysconfig lab5_2
TRACE::2020-06-01.22:04:54::SCWDomain::checking for install qemu data   : 
TRACE::2020-06-01.22:04:54::SCWPlatform::Trying to open the hw design at D:/work/VHDL/lab5_2/hw/lab5_2.xsa
TRACE::2020-06-01.22:04:54::SCWPlatform::DSA given D:/work/VHDL/lab5_2/hw/lab5_2.xsa
TRACE::2020-06-01.22:04:54::SCWPlatform::DSA absoulate path D:/work/VHDL/lab5_2/hw/lab5_2.xsa
TRACE::2020-06-01.22:04:54::SCWPlatform::DSA directory D:/work/VHDL/lab5_2/hw
TRACE::2020-06-01.22:04:54::SCWPlatform:: Platform Path D:/work/VHDL/lab5_2/hw/lab5_2.xsa
TRACE::2020-06-01.22:04:54::SCWPlatform:: Unique name xilinx:arty-a7-35::0.0
TRACE::2020-06-01.22:04:54::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper
TRACE::2020-06-01.22:04:54::SCWPlatform::Opened existing hwdb design_1_wrapper
TRACE::2020-06-01.22:04:54::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-06-01.22:04:54::SCWPlatform::Trying to open the hw design at D:/work/VHDL/lab5_2/hw/lab5_2.xsa
TRACE::2020-06-01.22:04:54::SCWPlatform::DSA given D:/work/VHDL/lab5_2/hw/lab5_2.xsa
TRACE::2020-06-01.22:04:54::SCWPlatform::DSA absoulate path D:/work/VHDL/lab5_2/hw/lab5_2.xsa
TRACE::2020-06-01.22:04:54::SCWPlatform::DSA directory D:/work/VHDL/lab5_2/hw
TRACE::2020-06-01.22:04:54::SCWPlatform:: Platform Path D:/work/VHDL/lab5_2/hw/lab5_2.xsa
TRACE::2020-06-01.22:04:54::SCWPlatform:: Unique name xilinx:arty-a7-35::0.0
TRACE::2020-06-01.22:04:54::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper
TRACE::2020-06-01.22:04:54::SCWPlatform::Opened existing hwdb design_1_wrapper
TRACE::2020-06-01.22:04:54::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-06-01.22:04:54::SCWPlatform::Trying to open the hw design at D:/work/VHDL/lab5_2/hw/lab5_2.xsa
TRACE::2020-06-01.22:04:54::SCWPlatform::DSA given D:/work/VHDL/lab5_2/hw/lab5_2.xsa
TRACE::2020-06-01.22:04:54::SCWPlatform::DSA absoulate path D:/work/VHDL/lab5_2/hw/lab5_2.xsa
TRACE::2020-06-01.22:04:54::SCWPlatform::DSA directory D:/work/VHDL/lab5_2/hw
TRACE::2020-06-01.22:04:54::SCWPlatform:: Platform Path D:/work/VHDL/lab5_2/hw/lab5_2.xsa
TRACE::2020-06-01.22:04:54::SCWPlatform:: Unique name xilinx:arty-a7-35::0.0
TRACE::2020-06-01.22:04:54::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper
TRACE::2020-06-01.22:04:54::SCWPlatform::Opened existing hwdb design_1_wrapper
TRACE::2020-06-01.22:04:54::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-06-01.22:04:54::SCWMssOS::Checking the sw design at  D:/work/VHDL/lab5_2/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2020-06-01.22:04:54::SCWMssOS::DEBUG:  swdes dump  
TRACE::2020-06-01.22:04:54::SCWMssOS::No sw design opened at  D:/work/VHDL/lab5_2/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2020-06-01.22:04:54::SCWMssOS::mss exists loading the mss file  D:/work/VHDL/lab5_2/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2020-06-01.22:04:54::SCWMssOS::Opened the sw design from mss  D:/work/VHDL/lab5_2/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2020-06-01.22:04:54::SCWMssOS::Adding the swdes entry D:/work/VHDL/lab5_2/microblaze_0/standalone_domain/bsp/system.mss with des name system
TRACE::2020-06-01.22:04:54::SCWMssOS::updating the scw layer about changes
TRACE::2020-06-01.22:04:54::SCWMssOS::Opened the sw design.  D:/work/VHDL/lab5_2/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2020-06-01.22:04:54::SCWReader::Adding prebuilt librarypaths as   
TRACE::2020-06-01.22:04:54::SCWReader::Adding prebuilt incpaths  as   
TRACE::2020-06-01.22:04:54::SCWPlatform::Trying to open the hw design at D:/work/VHDL/lab5_2/hw/lab5_2.xsa
TRACE::2020-06-01.22:04:54::SCWPlatform::DSA given D:/work/VHDL/lab5_2/hw/lab5_2.xsa
TRACE::2020-06-01.22:04:54::SCWPlatform::DSA absoulate path D:/work/VHDL/lab5_2/hw/lab5_2.xsa
TRACE::2020-06-01.22:04:54::SCWPlatform::DSA directory D:/work/VHDL/lab5_2/hw
TRACE::2020-06-01.22:04:54::SCWPlatform:: Platform Path D:/work/VHDL/lab5_2/hw/lab5_2.xsa
TRACE::2020-06-01.22:04:54::SCWPlatform:: Unique name xilinx:arty-a7-35::0.0
TRACE::2020-06-01.22:04:54::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper
TRACE::2020-06-01.22:04:54::SCWPlatform::Opened existing hwdb design_1_wrapper
TRACE::2020-06-01.22:04:54::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-06-01.22:04:54::SCWMssOS::Checking the sw design at  D:/work/VHDL/lab5_2/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2020-06-01.22:04:54::SCWMssOS::DEBUG:  swdes dump  D:/work/VHDL/lab5_2/microblaze_0/standalone_domain/bsp/system.mss|system||

TRACE::2020-06-01.22:04:54::SCWMssOS::Sw design exists and opened at  D:/work/VHDL/lab5_2/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2020-06-01.22:04:54::SCWReader::No isolation master present  
TRACE::2020-06-01.22:04:54::SCWPlatform::Clearing the existing platform
TRACE::2020-06-01.22:04:54::SCWSystem::Clearing the existing sysconfig
TRACE::2020-06-01.22:04:54::SCWMssOS::Removing the swdes entry for  D:/work/VHDL/lab5_2/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2020-06-01.22:04:54::SCWSystem::Clearing the domains completed.
TRACE::2020-06-01.22:04:54::SCWPlatform::Clearing the opened hw db.
TRACE::2020-06-01.22:04:54::SCWPlatform::DSA given D:/work/VHDL/lab5_2/hw/lab5_2.xsa
TRACE::2020-06-01.22:04:54::SCWPlatform::DSA absoulate path D:/work/VHDL/lab5_2/hw/lab5_2.xsa
TRACE::2020-06-01.22:04:54::SCWPlatform:: Platform location is D:/work/VHDL/lab5_2/hw
TRACE::2020-06-01.22:04:54::SCWPlatform:: Platform Path D:/work/VHDL/lab5_2/hw/lab5_2.xsa
TRACE::2020-06-01.22:04:54::SCWPlatform:: Unique name xilinx:arty-a7-35::0.0
TRACE::2020-06-01.22:04:54::SCWPlatform::Removing the HwDB with name D:/work/VHDL/lab5_2/hw/lab5_2.xsa
TRACE::2020-06-01.22:04:54::SCWPlatform::Trying to open the hw design at D:/work/VHDL/lab5_2/hw/lab5_2.xsa
TRACE::2020-06-01.22:04:54::SCWPlatform::DSA given D:/work/VHDL/lab5_2/hw/lab5_2.xsa
TRACE::2020-06-01.22:04:54::SCWPlatform::DSA absoulate path D:/work/VHDL/lab5_2/hw/lab5_2.xsa
TRACE::2020-06-01.22:04:54::SCWPlatform::DSA directory D:/work/VHDL/lab5_2/hw
TRACE::2020-06-01.22:04:54::SCWPlatform:: Platform Path D:/work/VHDL/lab5_2/hw/lab5_2.xsa
TRACE::2020-06-01.22:04:54::SCWPlatform:: Unique name xilinx:arty-a7-35::0.0
TRACE::2020-06-01.22:04:54::SCWPlatform::Do not have an existing db opened. 
TRACE::2020-06-01.22:04:54::SCWPlatform::Opened new HwDB with name design_1_wrapper_0
TRACE::2020-06-01.22:04:54::SCWReader::Active system found as  lab5_2
TRACE::2020-06-01.22:04:54::SCWReader::Handling sysconfig lab5_2
TRACE::2020-06-01.22:04:54::SCWDomain::checking for install qemu data   : 
TRACE::2020-06-01.22:04:54::SCWPlatform::Trying to open the hw design at D:/work/VHDL/lab5_2/hw/lab5_2.xsa
TRACE::2020-06-01.22:04:54::SCWPlatform::DSA given D:/work/VHDL/lab5_2/hw/lab5_2.xsa
TRACE::2020-06-01.22:04:54::SCWPlatform::DSA absoulate path D:/work/VHDL/lab5_2/hw/lab5_2.xsa
TRACE::2020-06-01.22:04:54::SCWPlatform::DSA directory D:/work/VHDL/lab5_2/hw
TRACE::2020-06-01.22:04:54::SCWPlatform:: Platform Path D:/work/VHDL/lab5_2/hw/lab5_2.xsa
TRACE::2020-06-01.22:04:54::SCWPlatform:: Unique name xilinx:arty-a7-35::0.0
TRACE::2020-06-01.22:04:54::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2020-06-01.22:04:54::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2020-06-01.22:04:54::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-06-01.22:04:54::SCWPlatform::Trying to open the hw design at D:/work/VHDL/lab5_2/hw/lab5_2.xsa
TRACE::2020-06-01.22:04:54::SCWPlatform::DSA given D:/work/VHDL/lab5_2/hw/lab5_2.xsa
TRACE::2020-06-01.22:04:54::SCWPlatform::DSA absoulate path D:/work/VHDL/lab5_2/hw/lab5_2.xsa
TRACE::2020-06-01.22:04:54::SCWPlatform::DSA directory D:/work/VHDL/lab5_2/hw
TRACE::2020-06-01.22:04:54::SCWPlatform:: Platform Path D:/work/VHDL/lab5_2/hw/lab5_2.xsa
TRACE::2020-06-01.22:04:54::SCWPlatform:: Unique name xilinx:arty-a7-35::0.0
TRACE::2020-06-01.22:04:54::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2020-06-01.22:04:54::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2020-06-01.22:04:54::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-06-01.22:04:54::SCWPlatform::Trying to open the hw design at D:/work/VHDL/lab5_2/hw/lab5_2.xsa
TRACE::2020-06-01.22:04:54::SCWPlatform::DSA given D:/work/VHDL/lab5_2/hw/lab5_2.xsa
TRACE::2020-06-01.22:04:54::SCWPlatform::DSA absoulate path D:/work/VHDL/lab5_2/hw/lab5_2.xsa
TRACE::2020-06-01.22:04:54::SCWPlatform::DSA directory D:/work/VHDL/lab5_2/hw
TRACE::2020-06-01.22:04:54::SCWPlatform:: Platform Path D:/work/VHDL/lab5_2/hw/lab5_2.xsa
TRACE::2020-06-01.22:04:54::SCWPlatform:: Unique name xilinx:arty-a7-35::0.0
TRACE::2020-06-01.22:04:54::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2020-06-01.22:04:54::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2020-06-01.22:04:54::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-06-01.22:04:54::SCWMssOS::Checking the sw design at  D:/work/VHDL/lab5_2/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2020-06-01.22:04:54::SCWMssOS::DEBUG:  swdes dump  
TRACE::2020-06-01.22:04:54::SCWMssOS::No sw design opened at  D:/work/VHDL/lab5_2/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2020-06-01.22:04:54::SCWMssOS::mss exists loading the mss file  D:/work/VHDL/lab5_2/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2020-06-01.22:04:54::SCWMssOS::Opened the sw design from mss  D:/work/VHDL/lab5_2/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2020-06-01.22:04:54::SCWMssOS::Adding the swdes entry D:/work/VHDL/lab5_2/microblaze_0/standalone_domain/bsp/system.mss with des name system
TRACE::2020-06-01.22:04:54::SCWMssOS::updating the scw layer about changes
TRACE::2020-06-01.22:04:54::SCWMssOS::Opened the sw design.  D:/work/VHDL/lab5_2/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2020-06-01.22:04:54::SCWReader::Adding prebuilt librarypaths as   
TRACE::2020-06-01.22:04:54::SCWReader::Adding prebuilt incpaths  as   
TRACE::2020-06-01.22:04:54::SCWPlatform::Trying to open the hw design at D:/work/VHDL/lab5_2/hw/lab5_2.xsa
TRACE::2020-06-01.22:04:54::SCWPlatform::DSA given D:/work/VHDL/lab5_2/hw/lab5_2.xsa
TRACE::2020-06-01.22:04:54::SCWPlatform::DSA absoulate path D:/work/VHDL/lab5_2/hw/lab5_2.xsa
TRACE::2020-06-01.22:04:54::SCWPlatform::DSA directory D:/work/VHDL/lab5_2/hw
TRACE::2020-06-01.22:04:54::SCWPlatform:: Platform Path D:/work/VHDL/lab5_2/hw/lab5_2.xsa
TRACE::2020-06-01.22:04:54::SCWPlatform:: Unique name xilinx:arty-a7-35::0.0
TRACE::2020-06-01.22:04:54::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2020-06-01.22:04:54::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2020-06-01.22:04:54::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-06-01.22:04:54::SCWMssOS::Checking the sw design at  D:/work/VHDL/lab5_2/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2020-06-01.22:04:54::SCWMssOS::DEBUG:  swdes dump  D:/work/VHDL/lab5_2/microblaze_0/standalone_domain/bsp/system.mss|system||

TRACE::2020-06-01.22:04:54::SCWMssOS::Sw design exists and opened at  D:/work/VHDL/lab5_2/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2020-06-01.22:04:54::SCWReader::No isolation master present  
TRACE::2020-06-01.22:04:54::SCWPlatform::Clearing the existing platform
TRACE::2020-06-01.22:04:54::SCWSystem::Clearing the existing sysconfig
TRACE::2020-06-01.22:04:54::SCWMssOS::Removing the swdes entry for  D:/work/VHDL/lab5_2/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2020-06-01.22:04:54::SCWSystem::Clearing the domains completed.
TRACE::2020-06-01.22:04:54::SCWPlatform::Clearing the opened hw db.
TRACE::2020-06-01.22:04:54::SCWPlatform::DSA given D:/work/VHDL/lab5_2/hw/lab5_2.xsa
TRACE::2020-06-01.22:04:54::SCWPlatform::DSA absoulate path D:/work/VHDL/lab5_2/hw/lab5_2.xsa
TRACE::2020-06-01.22:04:54::SCWPlatform:: Platform location is D:/work/VHDL/lab5_2/hw
TRACE::2020-06-01.22:04:54::SCWPlatform:: Platform Path D:/work/VHDL/lab5_2/hw/lab5_2.xsa
TRACE::2020-06-01.22:04:54::SCWPlatform:: Unique name xilinx:arty-a7-35::0.0
TRACE::2020-06-01.22:04:54::SCWPlatform::Removing the HwDB with name D:/work/VHDL/lab5_2/hw/lab5_2.xsa
TRACE::2020-06-01.22:04:54::SCWPlatform::Trying to open the hw design at D:/work/VHDL/lab5_2/hw/lab5_2.xsa
TRACE::2020-06-01.22:04:54::SCWPlatform::DSA given D:/work/VHDL/lab5_2/hw/lab5_2.xsa
TRACE::2020-06-01.22:04:54::SCWPlatform::DSA absoulate path D:/work/VHDL/lab5_2/hw/lab5_2.xsa
TRACE::2020-06-01.22:04:54::SCWPlatform::DSA directory D:/work/VHDL/lab5_2/hw
TRACE::2020-06-01.22:04:54::SCWPlatform:: Platform Path D:/work/VHDL/lab5_2/hw/lab5_2.xsa
TRACE::2020-06-01.22:04:54::SCWPlatform:: Unique name xilinx:arty-a7-35::0.0
TRACE::2020-06-01.22:04:54::SCWPlatform::Do not have an existing db opened. 
TRACE::2020-06-01.22:04:54::SCWPlatform::Opened new HwDB with name design_1_wrapper_1
TRACE::2020-06-01.22:04:54::SCWReader::Active system found as  lab5_2
TRACE::2020-06-01.22:04:54::SCWReader::Handling sysconfig lab5_2
TRACE::2020-06-01.22:04:54::SCWDomain::checking for install qemu data   : 
TRACE::2020-06-01.22:04:54::SCWPlatform::Trying to open the hw design at D:/work/VHDL/lab5_2/hw/lab5_2.xsa
TRACE::2020-06-01.22:04:54::SCWPlatform::DSA given D:/work/VHDL/lab5_2/hw/lab5_2.xsa
TRACE::2020-06-01.22:04:54::SCWPlatform::DSA absoulate path D:/work/VHDL/lab5_2/hw/lab5_2.xsa
TRACE::2020-06-01.22:04:54::SCWPlatform::DSA directory D:/work/VHDL/lab5_2/hw
TRACE::2020-06-01.22:04:54::SCWPlatform:: Platform Path D:/work/VHDL/lab5_2/hw/lab5_2.xsa
TRACE::2020-06-01.22:04:54::SCWPlatform:: Unique name xilinx:arty-a7-35::0.0
TRACE::2020-06-01.22:04:54::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_1
TRACE::2020-06-01.22:04:54::SCWPlatform::Opened existing hwdb design_1_wrapper_1
TRACE::2020-06-01.22:04:54::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-06-01.22:04:54::SCWPlatform::Trying to open the hw design at D:/work/VHDL/lab5_2/hw/lab5_2.xsa
TRACE::2020-06-01.22:04:54::SCWPlatform::DSA given D:/work/VHDL/lab5_2/hw/lab5_2.xsa
TRACE::2020-06-01.22:04:54::SCWPlatform::DSA absoulate path D:/work/VHDL/lab5_2/hw/lab5_2.xsa
TRACE::2020-06-01.22:04:54::SCWPlatform::DSA directory D:/work/VHDL/lab5_2/hw
TRACE::2020-06-01.22:04:54::SCWPlatform:: Platform Path D:/work/VHDL/lab5_2/hw/lab5_2.xsa
TRACE::2020-06-01.22:04:54::SCWPlatform:: Unique name xilinx:arty-a7-35::0.0
TRACE::2020-06-01.22:04:54::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_1
TRACE::2020-06-01.22:04:54::SCWPlatform::Opened existing hwdb design_1_wrapper_1
TRACE::2020-06-01.22:04:54::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-06-01.22:04:54::SCWPlatform::Trying to open the hw design at D:/work/VHDL/lab5_2/hw/lab5_2.xsa
TRACE::2020-06-01.22:04:54::SCWPlatform::DSA given D:/work/VHDL/lab5_2/hw/lab5_2.xsa
TRACE::2020-06-01.22:04:54::SCWPlatform::DSA absoulate path D:/work/VHDL/lab5_2/hw/lab5_2.xsa
TRACE::2020-06-01.22:04:54::SCWPlatform::DSA directory D:/work/VHDL/lab5_2/hw
TRACE::2020-06-01.22:04:54::SCWPlatform:: Platform Path D:/work/VHDL/lab5_2/hw/lab5_2.xsa
TRACE::2020-06-01.22:04:54::SCWPlatform:: Unique name xilinx:arty-a7-35::0.0
TRACE::2020-06-01.22:04:54::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_1
TRACE::2020-06-01.22:04:54::SCWPlatform::Opened existing hwdb design_1_wrapper_1
TRACE::2020-06-01.22:04:54::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-06-01.22:04:54::SCWMssOS::Checking the sw design at  D:/work/VHDL/lab5_2/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2020-06-01.22:04:54::SCWMssOS::DEBUG:  swdes dump  
TRACE::2020-06-01.22:04:54::SCWMssOS::No sw design opened at  D:/work/VHDL/lab5_2/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2020-06-01.22:04:54::SCWMssOS::mss exists loading the mss file  D:/work/VHDL/lab5_2/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2020-06-01.22:04:54::SCWMssOS::Opened the sw design from mss  D:/work/VHDL/lab5_2/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2020-06-01.22:04:54::SCWMssOS::Adding the swdes entry D:/work/VHDL/lab5_2/microblaze_0/standalone_domain/bsp/system.mss with des name system
TRACE::2020-06-01.22:04:54::SCWMssOS::updating the scw layer about changes
TRACE::2020-06-01.22:04:54::SCWMssOS::Opened the sw design.  D:/work/VHDL/lab5_2/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2020-06-01.22:04:54::SCWReader::Adding prebuilt librarypaths as   
TRACE::2020-06-01.22:04:54::SCWReader::Adding prebuilt incpaths  as   
TRACE::2020-06-01.22:04:54::SCWPlatform::Trying to open the hw design at D:/work/VHDL/lab5_2/hw/lab5_2.xsa
TRACE::2020-06-01.22:04:54::SCWPlatform::DSA given D:/work/VHDL/lab5_2/hw/lab5_2.xsa
TRACE::2020-06-01.22:04:54::SCWPlatform::DSA absoulate path D:/work/VHDL/lab5_2/hw/lab5_2.xsa
TRACE::2020-06-01.22:04:54::SCWPlatform::DSA directory D:/work/VHDL/lab5_2/hw
TRACE::2020-06-01.22:04:54::SCWPlatform:: Platform Path D:/work/VHDL/lab5_2/hw/lab5_2.xsa
TRACE::2020-06-01.22:04:54::SCWPlatform:: Unique name xilinx:arty-a7-35::0.0
TRACE::2020-06-01.22:04:54::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_1
TRACE::2020-06-01.22:04:54::SCWPlatform::Opened existing hwdb design_1_wrapper_1
TRACE::2020-06-01.22:04:54::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-06-01.22:04:54::SCWMssOS::Checking the sw design at  D:/work/VHDL/lab5_2/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2020-06-01.22:04:54::SCWMssOS::DEBUG:  swdes dump  D:/work/VHDL/lab5_2/microblaze_0/standalone_domain/bsp/system.mss|system||

TRACE::2020-06-01.22:04:54::SCWMssOS::Sw design exists and opened at  D:/work/VHDL/lab5_2/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2020-06-01.22:04:54::SCWReader::No isolation master present  
TRACE::2020-06-01.22:05:06::SCWPlatform::DSA given D:/work/VHDL/lab5_2/tempdsa/lab5_2.xsa
TRACE::2020-06-01.22:05:06::SCWPlatform::DSA absoulate path D:/work/VHDL/lab5_2/tempdsa/lab5_2.xsa
TRACE::2020-06-01.22:05:06::SCWPlatform:: Platform location is D:/work/VHDL/lab5_2/tempdsa
TRACE::2020-06-01.22:05:06::SCWPlatform:: Platform Path D:/work/VHDL/lab5_2/tempdsa/lab5_2.xsa
TRACE::2020-06-01.22:05:06::SCWPlatform:: Unique name xilinx:arty-a7-35::0.0
TRACE::2020-06-01.22:05:06::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-06-01.22:05:06::SCWMssOS::Doing hw sync for the mss in domain: standalone_domain
TRACE::2020-06-01.22:05:06::SCWPlatform::Trying to open the hw design at D:/work/VHDL/lab5_2/hw/lab5_2.xsa
TRACE::2020-06-01.22:05:06::SCWPlatform::DSA given D:/work/VHDL/lab5_2/hw/lab5_2.xsa
TRACE::2020-06-01.22:05:06::SCWPlatform::DSA absoulate path D:/work/VHDL/lab5_2/hw/lab5_2.xsa
TRACE::2020-06-01.22:05:06::SCWPlatform::DSA directory D:/work/VHDL/lab5_2/hw
TRACE::2020-06-01.22:05:06::SCWPlatform:: Platform Path D:/work/VHDL/lab5_2/hw/lab5_2.xsa
TRACE::2020-06-01.22:05:06::SCWPlatform:: Unique name xilinx:arty-a7-35::0.0
TRACE::2020-06-01.22:05:06::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_1
TRACE::2020-06-01.22:05:06::SCWPlatform::Opened existing hwdb design_1_wrapper_1
TRACE::2020-06-01.22:05:06::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-06-01.22:05:06::SCWPlatform::Trying to open the hw design at D:/work/VHDL/lab5_2/hw/lab5_2.xsa
TRACE::2020-06-01.22:05:06::SCWPlatform::DSA given D:/work/VHDL/lab5_2/hw/lab5_2.xsa
TRACE::2020-06-01.22:05:06::SCWPlatform::DSA absoulate path D:/work/VHDL/lab5_2/hw/lab5_2.xsa
TRACE::2020-06-01.22:05:06::SCWPlatform::DSA directory D:/work/VHDL/lab5_2/hw
TRACE::2020-06-01.22:05:06::SCWPlatform:: Platform Path D:/work/VHDL/lab5_2/hw/lab5_2.xsa
TRACE::2020-06-01.22:05:06::SCWPlatform:: Unique name xilinx:arty-a7-35::0.0
TRACE::2020-06-01.22:05:06::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_1
TRACE::2020-06-01.22:05:06::SCWPlatform::Opened existing hwdb design_1_wrapper_1
TRACE::2020-06-01.22:05:06::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-06-01.22:05:06::SCWMssOS::Checking the sw design at  D:/work/VHDL/lab5_2/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2020-06-01.22:05:06::SCWMssOS::DEBUG:  swdes dump  D:/work/VHDL/lab5_2/microblaze_0/standalone_domain/bsp/system.mss|system||

TRACE::2020-06-01.22:05:06::SCWMssOS::Sw design exists and opened at  D:/work/VHDL/lab5_2/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2020-06-01.22:05:06::SCWPlatform::Trying to open the hw design at D:/work/VHDL/lab5_2/tempdsa/lab5_2.xsa
TRACE::2020-06-01.22:05:06::SCWPlatform::DSA given D:/work/VHDL/lab5_2/tempdsa/lab5_2.xsa
TRACE::2020-06-01.22:05:06::SCWPlatform::DSA absoulate path D:/work/VHDL/lab5_2/tempdsa/lab5_2.xsa
TRACE::2020-06-01.22:05:06::SCWPlatform::DSA directory D:/work/VHDL/lab5_2/tempdsa
TRACE::2020-06-01.22:05:06::SCWPlatform:: Platform Path D:/work/VHDL/lab5_2/tempdsa/lab5_2.xsa
TRACE::2020-06-01.22:05:06::SCWPlatform:: Unique name xilinx:arty-a7-35::0.0
TRACE::2020-06-01.22:05:06::SCWPlatform::update - Opened existing hwdb design_1_wrapper_2
TRACE::2020-06-01.22:05:06::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-06-01.22:05:06::SCWMssOS::Completed hw sync for the mss in domain: standalone_domain
TRACE::2020-06-01.22:05:06::SCWPlatform::Trying to open the hw design at D:/work/VHDL/lab5_2/hw/lab5_2.xsa
TRACE::2020-06-01.22:05:06::SCWPlatform::DSA given D:/work/VHDL/lab5_2/hw/lab5_2.xsa
TRACE::2020-06-01.22:05:06::SCWPlatform::DSA absoulate path D:/work/VHDL/lab5_2/hw/lab5_2.xsa
TRACE::2020-06-01.22:05:06::SCWPlatform::DSA directory D:/work/VHDL/lab5_2/hw
TRACE::2020-06-01.22:05:06::SCWPlatform:: Platform Path D:/work/VHDL/lab5_2/hw/lab5_2.xsa
TRACE::2020-06-01.22:05:06::SCWPlatform:: Unique name xilinx:arty-a7-35::0.0
TRACE::2020-06-01.22:05:06::SCWPlatform::Do not have an existing db opened. 
TRACE::2020-06-01.22:05:06::SCWPlatform::Opened new HwDB with name design_1_wrapper_3
TRACE::2020-06-01.22:05:06::SCWPlatform::Trying to open the hw design at D:/work/VHDL/lab5_2/hw/lab5_2.xsa
TRACE::2020-06-01.22:05:06::SCWPlatform::DSA given D:/work/VHDL/lab5_2/hw/lab5_2.xsa
TRACE::2020-06-01.22:05:06::SCWPlatform::DSA absoulate path D:/work/VHDL/lab5_2/hw/lab5_2.xsa
TRACE::2020-06-01.22:05:06::SCWPlatform::DSA directory D:/work/VHDL/lab5_2/hw
TRACE::2020-06-01.22:05:06::SCWPlatform:: Platform Path D:/work/VHDL/lab5_2/hw/lab5_2.xsa
TRACE::2020-06-01.22:05:06::SCWPlatform:: Unique name xilinx:arty-a7-35::0.0
TRACE::2020-06-01.22:05:06::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_3
TRACE::2020-06-01.22:05:06::SCWPlatform::Opened existing hwdb design_1_wrapper_3
TRACE::2020-06-01.22:05:06::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-06-01.22:05:06::SCWMssOS::Checking the sw design at  D:/work/VHDL/lab5_2/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2020-06-01.22:05:06::SCWMssOS::DEBUG:  swdes dump  D:/work/VHDL/lab5_2/microblaze_0/standalone_domain/bsp/system.mss|system||

TRACE::2020-06-01.22:05:06::SCWMssOS::Sw design exists and opened at  D:/work/VHDL/lab5_2/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2020-06-01.22:05:06::SCWWriter::formatted JSON is {
	"platformName":	"lab5_2",
	"sprVersion":	"2.0",
	"mode":	"gui",
	"dsaType":	"Fixed",
	"platformDesc":	"lab5_2",
	"platHandOff":	"D:/work/VHDL/lab5/lab5_2/lab5_2.xsa",
	"platIntHandOff":	"<platformDir>/hw/lab5_2.xsa",
	"deviceType":	"FPGA",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	"",
	"platActiveSys":	"lab5_2",
	"systems":	[{
			"systemName":	"lab5_2",
			"systemDesc":	"lab5_2",
			"sysIsBootAutoGen":	"true",
			"systemDispName":	"lab5_2",
			"sysActiveDom":	"standalone_domain",
			"sysDefaultDom":	"standalone_domain",
			"domains":	[{
					"domainName":	"standalone_domain",
					"domainDispName":	"standalone on microblaze_0",
					"domainDesc":	"standalone_domain",
					"processors":	"microblaze_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"debugEnable":	"False",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.1",
					"mssFile":	"",
					"md5Digest":	"809f2fc985770cb5c6993358030a506d",
					"compatibleApp":	"",
					"domType":	"mssDomain",
					"arch":	"32-bit",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	[],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}]
		}]
}
LOG::2020-06-01.22:05:16::SCWPlatform::Started generating the artifacts platform lab5_2
TRACE::2020-06-01.22:05:16::SCWPlatform::Sanity checking of platform is completed
LOG::2020-06-01.22:05:16::SCWPlatform::Started generating the artifacts for system configuration lab5_2
LOG::2020-06-01.22:05:16::SCWSystem::Checking the domain standalone_domain
LOG::2020-06-01.22:05:16::SCWSystem::Not a boot domain 
LOG::2020-06-01.22:05:16::SCWSystem::Started Processing the domain standalone_domain
TRACE::2020-06-01.22:05:16::SCWDomain::Generating domain artifcats
TRACE::2020-06-01.22:05:16::SCWMssOS::Generating standalone artifcats
TRACE::2020-06-01.22:05:16::SCWMssOS:: Copying the user libraries. 
TRACE::2020-06-01.22:05:16::SCWPlatform::Trying to open the hw design at D:/work/VHDL/lab5_2/hw/lab5_2.xsa
TRACE::2020-06-01.22:05:16::SCWPlatform::DSA given D:/work/VHDL/lab5_2/hw/lab5_2.xsa
TRACE::2020-06-01.22:05:16::SCWPlatform::DSA absoulate path D:/work/VHDL/lab5_2/hw/lab5_2.xsa
TRACE::2020-06-01.22:05:16::SCWPlatform::DSA directory D:/work/VHDL/lab5_2/hw
TRACE::2020-06-01.22:05:16::SCWPlatform:: Platform Path D:/work/VHDL/lab5_2/hw/lab5_2.xsa
TRACE::2020-06-01.22:05:16::SCWPlatform:: Unique name xilinx:arty-a7-35::0.0
TRACE::2020-06-01.22:05:16::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_3
TRACE::2020-06-01.22:05:16::SCWPlatform::Opened existing hwdb design_1_wrapper_3
TRACE::2020-06-01.22:05:16::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-06-01.22:05:16::SCWMssOS::Checking the sw design at  D:/work/VHDL/lab5_2/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2020-06-01.22:05:16::SCWMssOS::DEBUG:  swdes dump  D:/work/VHDL/lab5_2/microblaze_0/standalone_domain/bsp/system.mss|system||

TRACE::2020-06-01.22:05:16::SCWMssOS::Sw design exists and opened at  D:/work/VHDL/lab5_2/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2020-06-01.22:05:16::SCWMssOS::Completed writing the mss file at D:/work/VHDL/lab5_2/microblaze_0/standalone_domain/bsp
TRACE::2020-06-01.22:05:16::SCWMssOS::Mss edits present, copying mssfile into export location D:/work/VHDL/lab5_2/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2020-06-01.22:05:16::SCWMssOS::bsp generated is upto date with the mss file. Skipping bsp generation.
TRACE::2020-06-01.22:05:16::SCWMssOS::BSP is already built. skipping the bsp build ... 
TRACE::2020-06-01.22:05:16::SCWDomain::Skipping the build for domain :  standalone_domain
TRACE::2020-06-01.22:05:16::SCWMssOS::skipping the bsp build ... 
TRACE::2020-06-01.22:05:16::SCWMssOS::Copying to export directory.
TRACE::2020-06-01.22:05:17::SCWMssOS:: Checking if to create the Supporting Applications
TRACE::2020-06-01.22:05:17::SCWMssOS:: No Linux domain exists, trying to generate FSBL 
LOG::2020-06-01.22:05:17::SCWSystem::Completed Processing the domain standalone_domain
LOG::2020-06-01.22:05:17::SCWSystem::Completed Processing the sysconfig lab5_2
LOG::2020-06-01.22:05:17::SCWPlatform::Completed generating the artifacts for system configuration lab5_2
TRACE::2020-06-01.22:05:17::SCWPlatform::Started preparing the platform 
TRACE::2020-06-01.22:05:17::SCWSystem::Writing the bif file for system config lab5_2
TRACE::2020-06-01.22:05:17::SCWSystem::dir created 
TRACE::2020-06-01.22:05:17::SCWSystem::Writing the bif 
TRACE::2020-06-01.22:05:17::SCWPlatform::Started writing the spfm file 
TRACE::2020-06-01.22:05:17::SCWPlatform::Started writing the xpfm file 
TRACE::2020-06-01.22:05:17::SCWPlatform::Completed generating the platform
TRACE::2020-06-01.22:05:17::SCWPlatform::Trying to open the hw design at D:/work/VHDL/lab5_2/hw/lab5_2.xsa
TRACE::2020-06-01.22:05:17::SCWPlatform::DSA given D:/work/VHDL/lab5_2/hw/lab5_2.xsa
TRACE::2020-06-01.22:05:17::SCWPlatform::DSA absoulate path D:/work/VHDL/lab5_2/hw/lab5_2.xsa
TRACE::2020-06-01.22:05:17::SCWPlatform::DSA directory D:/work/VHDL/lab5_2/hw
TRACE::2020-06-01.22:05:17::SCWPlatform:: Platform Path D:/work/VHDL/lab5_2/hw/lab5_2.xsa
TRACE::2020-06-01.22:05:17::SCWPlatform:: Unique name xilinx:arty-a7-35::0.0
TRACE::2020-06-01.22:05:17::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_3
TRACE::2020-06-01.22:05:17::SCWPlatform::Opened existing hwdb design_1_wrapper_3
TRACE::2020-06-01.22:05:17::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-06-01.22:05:17::SCWMssOS::Checking the sw design at  D:/work/VHDL/lab5_2/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2020-06-01.22:05:17::SCWMssOS::DEBUG:  swdes dump  D:/work/VHDL/lab5_2/microblaze_0/standalone_domain/bsp/system.mss|system||

TRACE::2020-06-01.22:05:17::SCWMssOS::Sw design exists and opened at  D:/work/VHDL/lab5_2/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2020-06-01.22:05:17::SCWWriter::formatted JSON is {
	"platformName":	"lab5_2",
	"sprVersion":	"2.0",
	"mode":	"gui",
	"dsaType":	"Fixed",
	"platformDesc":	"lab5_2",
	"platHandOff":	"D:/work/VHDL/lab5/lab5_2/lab5_2.xsa",
	"platIntHandOff":	"<platformDir>/hw/lab5_2.xsa",
	"deviceType":	"FPGA",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	"",
	"platActiveSys":	"lab5_2",
	"systems":	[{
			"systemName":	"lab5_2",
			"systemDesc":	"lab5_2",
			"sysIsBootAutoGen":	"true",
			"systemDispName":	"lab5_2",
			"sysActiveDom":	"standalone_domain",
			"sysDefaultDom":	"standalone_domain",
			"domains":	[{
					"domainName":	"standalone_domain",
					"domainDispName":	"standalone on microblaze_0",
					"domainDesc":	"standalone_domain",
					"processors":	"microblaze_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"debugEnable":	"False",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.1",
					"mssFile":	"",
					"md5Digest":	"809f2fc985770cb5c6993358030a506d",
					"compatibleApp":	"",
					"domType":	"mssDomain",
					"arch":	"32-bit",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	[],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}]
		}]
}
KEYINFO::2020-06-01.22:05:17::SCWPlatform::updated the xpfm file.
TRACE::2020-06-01.22:05:18::SCWPlatform::Trying to open the hw design at D:/work/VHDL/lab5_2/hw/lab5_2.xsa
TRACE::2020-06-01.22:05:18::SCWPlatform::DSA given D:/work/VHDL/lab5_2/hw/lab5_2.xsa
TRACE::2020-06-01.22:05:18::SCWPlatform::DSA absoulate path D:/work/VHDL/lab5_2/hw/lab5_2.xsa
TRACE::2020-06-01.22:05:18::SCWPlatform::DSA directory D:/work/VHDL/lab5_2/hw
TRACE::2020-06-01.22:05:18::SCWPlatform:: Platform Path D:/work/VHDL/lab5_2/hw/lab5_2.xsa
TRACE::2020-06-01.22:05:18::SCWPlatform:: Unique name xilinx:arty-a7-35::0.0
TRACE::2020-06-01.22:05:18::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_3
TRACE::2020-06-01.22:05:18::SCWPlatform::Opened existing hwdb design_1_wrapper_3
TRACE::2020-06-01.22:05:18::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-06-01.22:05:18::SCWMssOS::Checking the sw design at  D:/work/VHDL/lab5_2/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2020-06-01.22:05:18::SCWMssOS::DEBUG:  swdes dump  D:/work/VHDL/lab5_2/microblaze_0/standalone_domain/bsp/system.mss|system||

TRACE::2020-06-01.22:05:18::SCWMssOS::Sw design exists and opened at  D:/work/VHDL/lab5_2/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2020-06-01.22:29:04::SCWPlatform::Trying to open the hw design at D:/work/VHDL/lab5_2/hw/lab5_2.xsa
TRACE::2020-06-01.22:29:04::SCWPlatform::DSA given D:/work/VHDL/lab5_2/hw/lab5_2.xsa
TRACE::2020-06-01.22:29:04::SCWPlatform::DSA absoulate path D:/work/VHDL/lab5_2/hw/lab5_2.xsa
TRACE::2020-06-01.22:29:07::SCWPlatform::DSA directory D:/work/VHDL/lab5_2/hw
TRACE::2020-06-01.22:29:08::SCWPlatform:: Platform Path D:/work/VHDL/lab5_2/hw/lab5_2.xsa
TRACE::2020-06-01.22:29:08::SCWPlatform:: Unique name xilinx:arty-a7-35::0.0
TRACE::2020-06-01.22:29:08::SCWPlatform::Do not have an existing db opened. 
TRACE::2020-06-01.22:29:08::SCWPlatform::Opened new HwDB with name design_1_wrapper_0
TRACE::2020-06-01.22:29:08::SCWReader::Active system found as  lab5_2
TRACE::2020-06-01.22:29:08::SCWReader::Handling sysconfig lab5_2
TRACE::2020-06-01.22:29:08::SCWDomain::checking for install qemu data   : 
TRACE::2020-06-01.22:29:08::SCWPlatform::Trying to open the hw design at D:/work/VHDL/lab5_2/hw/lab5_2.xsa
TRACE::2020-06-01.22:29:08::SCWPlatform::DSA given D:/work/VHDL/lab5_2/hw/lab5_2.xsa
TRACE::2020-06-01.22:29:08::SCWPlatform::DSA absoulate path D:/work/VHDL/lab5_2/hw/lab5_2.xsa
TRACE::2020-06-01.22:29:08::SCWPlatform::DSA directory D:/work/VHDL/lab5_2/hw
TRACE::2020-06-01.22:29:08::SCWPlatform:: Platform Path D:/work/VHDL/lab5_2/hw/lab5_2.xsa
TRACE::2020-06-01.22:29:08::SCWPlatform:: Unique name xilinx:arty-a7-35::0.0
TRACE::2020-06-01.22:29:08::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2020-06-01.22:29:08::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2020-06-01.22:29:08::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-06-01.22:29:08::SCWPlatform::Trying to open the hw design at D:/work/VHDL/lab5_2/hw/lab5_2.xsa
TRACE::2020-06-01.22:29:08::SCWPlatform::DSA given D:/work/VHDL/lab5_2/hw/lab5_2.xsa
TRACE::2020-06-01.22:29:08::SCWPlatform::DSA absoulate path D:/work/VHDL/lab5_2/hw/lab5_2.xsa
TRACE::2020-06-01.22:29:08::SCWPlatform::DSA directory D:/work/VHDL/lab5_2/hw
TRACE::2020-06-01.22:29:08::SCWPlatform:: Platform Path D:/work/VHDL/lab5_2/hw/lab5_2.xsa
TRACE::2020-06-01.22:29:08::SCWPlatform:: Unique name xilinx:arty-a7-35::0.0
TRACE::2020-06-01.22:29:08::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2020-06-01.22:29:08::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2020-06-01.22:29:08::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-06-01.22:29:08::SCWPlatform::Trying to open the hw design at D:/work/VHDL/lab5_2/hw/lab5_2.xsa
TRACE::2020-06-01.22:29:08::SCWPlatform::DSA given D:/work/VHDL/lab5_2/hw/lab5_2.xsa
TRACE::2020-06-01.22:29:08::SCWPlatform::DSA absoulate path D:/work/VHDL/lab5_2/hw/lab5_2.xsa
TRACE::2020-06-01.22:29:08::SCWPlatform::DSA directory D:/work/VHDL/lab5_2/hw
TRACE::2020-06-01.22:29:08::SCWPlatform:: Platform Path D:/work/VHDL/lab5_2/hw/lab5_2.xsa
TRACE::2020-06-01.22:29:08::SCWPlatform:: Unique name xilinx:arty-a7-35::0.0
TRACE::2020-06-01.22:29:08::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2020-06-01.22:29:08::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2020-06-01.22:29:08::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-06-01.22:29:08::SCWMssOS::Checking the sw design at  D:/work/VHDL/lab5_2/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2020-06-01.22:29:08::SCWMssOS::DEBUG:  swdes dump  
TRACE::2020-06-01.22:29:08::SCWMssOS::No sw design opened at  D:/work/VHDL/lab5_2/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2020-06-01.22:29:08::SCWMssOS::mss exists loading the mss file  D:/work/VHDL/lab5_2/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2020-06-01.22:29:08::SCWMssOS::Opened the sw design from mss  D:/work/VHDL/lab5_2/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2020-06-01.22:29:08::SCWMssOS::Adding the swdes entry D:/work/VHDL/lab5_2/microblaze_0/standalone_domain/bsp/system.mss with des name system
TRACE::2020-06-01.22:29:08::SCWMssOS::updating the scw layer about changes
TRACE::2020-06-01.22:29:08::SCWMssOS::Opened the sw design.  D:/work/VHDL/lab5_2/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2020-06-01.22:29:08::SCWReader::Adding prebuilt librarypaths as   
TRACE::2020-06-01.22:29:08::SCWReader::Adding prebuilt incpaths  as   
TRACE::2020-06-01.22:29:08::SCWPlatform::Trying to open the hw design at D:/work/VHDL/lab5_2/hw/lab5_2.xsa
TRACE::2020-06-01.22:29:08::SCWPlatform::DSA given D:/work/VHDL/lab5_2/hw/lab5_2.xsa
TRACE::2020-06-01.22:29:08::SCWPlatform::DSA absoulate path D:/work/VHDL/lab5_2/hw/lab5_2.xsa
TRACE::2020-06-01.22:29:08::SCWPlatform::DSA directory D:/work/VHDL/lab5_2/hw
TRACE::2020-06-01.22:29:08::SCWPlatform:: Platform Path D:/work/VHDL/lab5_2/hw/lab5_2.xsa
TRACE::2020-06-01.22:29:08::SCWPlatform:: Unique name xilinx:arty-a7-35::0.0
TRACE::2020-06-01.22:29:08::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2020-06-01.22:29:08::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2020-06-01.22:29:08::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-06-01.22:29:08::SCWMssOS::Checking the sw design at  D:/work/VHDL/lab5_2/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2020-06-01.22:29:08::SCWMssOS::DEBUG:  swdes dump  D:/work/VHDL/lab5_2/microblaze_0/standalone_domain/bsp/system.mss|system||

TRACE::2020-06-01.22:29:08::SCWMssOS::Sw design exists and opened at  D:/work/VHDL/lab5_2/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2020-06-01.22:29:08::SCWReader::No isolation master present  
LOG::2020-06-01.22:29:08::SCWPlatform::Started generating the artifacts platform lab5_2
TRACE::2020-06-01.22:29:08::SCWPlatform::Sanity checking of platform is completed
LOG::2020-06-01.22:29:09::SCWPlatform::Started generating the artifacts for system configuration lab5_2
LOG::2020-06-01.22:29:09::SCWSystem::Checking the domain standalone_domain
LOG::2020-06-01.22:29:09::SCWSystem::Not a boot domain 
LOG::2020-06-01.22:29:09::SCWSystem::Started Processing the domain standalone_domain
TRACE::2020-06-01.22:29:09::SCWDomain::Generating domain artifcats
TRACE::2020-06-01.22:29:09::SCWMssOS::Generating standalone artifcats
TRACE::2020-06-01.22:29:09::SCWMssOS:: Copying the user libraries. 
TRACE::2020-06-01.22:29:09::SCWPlatform::Trying to open the hw design at D:/work/VHDL/lab5_2/hw/lab5_2.xsa
TRACE::2020-06-01.22:29:09::SCWPlatform::DSA given D:/work/VHDL/lab5_2/hw/lab5_2.xsa
TRACE::2020-06-01.22:29:09::SCWPlatform::DSA absoulate path D:/work/VHDL/lab5_2/hw/lab5_2.xsa
TRACE::2020-06-01.22:29:09::SCWPlatform::DSA directory D:/work/VHDL/lab5_2/hw
TRACE::2020-06-01.22:29:09::SCWPlatform:: Platform Path D:/work/VHDL/lab5_2/hw/lab5_2.xsa
TRACE::2020-06-01.22:29:09::SCWPlatform:: Unique name xilinx:arty-a7-35::0.0
TRACE::2020-06-01.22:29:09::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2020-06-01.22:29:09::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2020-06-01.22:29:09::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-06-01.22:29:09::SCWMssOS::Checking the sw design at  D:/work/VHDL/lab5_2/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2020-06-01.22:29:09::SCWMssOS::DEBUG:  swdes dump  D:/work/VHDL/lab5_2/microblaze_0/standalone_domain/bsp/system.mss|system||

TRACE::2020-06-01.22:29:09::SCWMssOS::Sw design exists and opened at  D:/work/VHDL/lab5_2/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2020-06-01.22:29:09::SCWMssOS::Completed writing the mss file at D:/work/VHDL/lab5_2/microblaze_0/standalone_domain/bsp
TRACE::2020-06-01.22:29:09::SCWMssOS::Mss edits present, copying mssfile into export location D:/work/VHDL/lab5_2/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2020-06-01.22:29:09::SCWMssOS::bsp generated is upto date with the mss file. Skipping bsp generation.
TRACE::2020-06-01.22:29:09::SCWMssOS::BSP is already built. skipping the bsp build ... 
TRACE::2020-06-01.22:29:09::SCWDomain::Building the domain as part of full build :  standalone_domain
TRACE::2020-06-01.22:29:09::SCWMssOS::doing bsp build ... 
TRACE::2020-06-01.22:29:09::SCWMssOS::System Command Ran  D: & cd  D:/work/VHDL/lab5_2/microblaze_0/standalone_domain/bsp & make 
TRACE::2020-06-01.22:29:09::SCWMssOS::"Running Make include in microblaze_0/libsrc/bram_v4_3/src"

TRACE::2020-06-01.22:29:09::SCWMssOS::make -C microblaze_0/libsrc/bram_v4_3/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILE
TRACE::2020-06-01.22:29:09::SCWMssOS::R_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall 
TRACE::2020-06-01.22:29:09::SCWMssOS::-Wextra"

TRACE::2020-06-01.22:29:09::SCWMssOS::"Running Make include in microblaze_0/libsrc/cpu_v2_10/src"

TRACE::2020-06-01.22:29:09::SCWMssOS::make -C microblaze_0/libsrc/cpu_v2_10/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILE
TRACE::2020-06-01.22:29:09::SCWMssOS::R_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall 
TRACE::2020-06-01.22:29:09::SCWMssOS::-Wextra"

TRACE::2020-06-01.22:29:09::SCWMssOS::"Running Make include in microblaze_0/libsrc/myip2_v1_0/src"

TRACE::2020-06-01.22:29:09::SCWMssOS::make -C microblaze_0/libsrc/myip2_v1_0/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPIL
TRACE::2020-06-01.22:29:09::SCWMssOS::ER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall
TRACE::2020-06-01.22:29:09::SCWMssOS:: -Wextra"

TRACE::2020-06-01.22:29:09::SCWMssOS::"Running Make include in microblaze_0/libsrc/standalone_v7_1/src"

TRACE::2020-06-01.22:29:09::SCWMssOS::make -C microblaze_0/libsrc/standalone_v7_1/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "C
TRACE::2020-06-01.22:29:09::SCWMssOS::OMPILER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections 
TRACE::2020-06-01.22:29:09::SCWMssOS::-Wall -Wextra"

TRACE::2020-06-01.22:29:10::SCWMssOS::"Running Make include in microblaze_0/libsrc/uartlite_v3_3/src"

TRACE::2020-06-01.22:29:10::SCWMssOS::make -C microblaze_0/libsrc/uartlite_v3_3/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COM
TRACE::2020-06-01.22:29:10::SCWMssOS::PILER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -W
TRACE::2020-06-01.22:29:10::SCWMssOS::all -Wextra"

TRACE::2020-06-01.22:29:11::SCWMssOS::"Running Make libs in microblaze_0/libsrc/bram_v4_3/src"

TRACE::2020-06-01.22:29:11::SCWMssOS::make -C microblaze_0/libsrc/bram_v4_3/src -s libs  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILER_F
TRACE::2020-06-01.22:29:11::SCWMssOS::LAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -We
TRACE::2020-06-01.22:29:11::SCWMssOS::xtra"

TRACE::2020-06-01.22:29:11::SCWMssOS::"Compiling bram"

TRACE::2020-06-01.22:29:16::SCWMssOS::"Running Make libs in microblaze_0/libsrc/cpu_v2_10/src"

TRACE::2020-06-01.22:29:16::SCWMssOS::make -C microblaze_0/libsrc/cpu_v2_10/src -s libs  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILER_F
TRACE::2020-06-01.22:29:16::SCWMssOS::LAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -We
TRACE::2020-06-01.22:29:16::SCWMssOS::xtra"

TRACE::2020-06-01.22:29:16::SCWMssOS::"Compiling cpu"

TRACE::2020-06-01.22:29:16::SCWMssOS::"Running Make libs in microblaze_0/libsrc/myip2_v1_0/src"

TRACE::2020-06-01.22:29:16::SCWMssOS::make -C microblaze_0/libsrc/myip2_v1_0/src -s libs  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILER_
TRACE::2020-06-01.22:29:16::SCWMssOS::FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -W
TRACE::2020-06-01.22:29:16::SCWMssOS::extra"

TRACE::2020-06-01.22:29:16::SCWMssOS::"Compiling myip2..."

TRACE::2020-06-01.22:29:18::SCWMssOS::"Running Make libs in microblaze_0/libsrc/standalone_v7_1/src"

TRACE::2020-06-01.22:29:18::SCWMssOS::make -C microblaze_0/libsrc/standalone_v7_1/src -s libs  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMP
TRACE::2020-06-01.22:29:18::SCWMssOS::ILER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wa
TRACE::2020-06-01.22:29:18::SCWMssOS::ll -Wextra"

TRACE::2020-06-01.22:29:18::SCWMssOS::"Compiling standalone";

TRACE::2020-06-01.22:29:23::SCWMssOS::"Running Make libs in microblaze_0/libsrc/uartlite_v3_3/src"

TRACE::2020-06-01.22:29:23::SCWMssOS::make -C microblaze_0/libsrc/uartlite_v3_3/src -s libs  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPIL
TRACE::2020-06-01.22:29:23::SCWMssOS::ER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall
TRACE::2020-06-01.22:29:23::SCWMssOS:: -Wextra"

TRACE::2020-06-01.22:29:23::SCWMssOS::"Compiling uartlite"

TRACE::2020-06-01.22:29:24::SCWMssOS::'Finished building libraries'

TRACE::2020-06-01.22:29:24::SCWMssOS::Copying to export directory.
TRACE::2020-06-01.22:29:24::SCWMssOS:: Checking if to create the Supporting Applications
TRACE::2020-06-01.22:29:24::SCWMssOS:: No Linux domain exists, trying to generate FSBL 
LOG::2020-06-01.22:29:24::SCWSystem::Completed Processing the domain standalone_domain
LOG::2020-06-01.22:29:24::SCWSystem::Completed Processing the sysconfig lab5_2
LOG::2020-06-01.22:29:24::SCWPlatform::Completed generating the artifacts for system configuration lab5_2
TRACE::2020-06-01.22:29:24::SCWPlatform::Started preparing the platform 
TRACE::2020-06-01.22:29:24::SCWSystem::Writing the bif file for system config lab5_2
TRACE::2020-06-01.22:29:24::SCWSystem::dir created 
TRACE::2020-06-01.22:29:24::SCWSystem::Writing the bif 
TRACE::2020-06-01.22:29:24::SCWPlatform::Started writing the spfm file 
TRACE::2020-06-01.22:29:24::SCWPlatform::Started writing the xpfm file 
TRACE::2020-06-01.22:29:24::SCWPlatform::Completed generating the platform
TRACE::2020-06-01.22:29:24::SCWPlatform::Trying to open the hw design at D:/work/VHDL/lab5_2/hw/lab5_2.xsa
TRACE::2020-06-01.22:29:24::SCWPlatform::DSA given D:/work/VHDL/lab5_2/hw/lab5_2.xsa
TRACE::2020-06-01.22:29:24::SCWPlatform::DSA absoulate path D:/work/VHDL/lab5_2/hw/lab5_2.xsa
TRACE::2020-06-01.22:29:24::SCWPlatform::DSA directory D:/work/VHDL/lab5_2/hw
TRACE::2020-06-01.22:29:24::SCWPlatform:: Platform Path D:/work/VHDL/lab5_2/hw/lab5_2.xsa
TRACE::2020-06-01.22:29:24::SCWPlatform:: Unique name xilinx:arty-a7-35::0.0
TRACE::2020-06-01.22:29:24::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2020-06-01.22:29:24::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2020-06-01.22:29:24::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-06-01.22:29:24::SCWMssOS::Checking the sw design at  D:/work/VHDL/lab5_2/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2020-06-01.22:29:24::SCWMssOS::DEBUG:  swdes dump  D:/work/VHDL/lab5_2/microblaze_0/standalone_domain/bsp/system.mss|system||

TRACE::2020-06-01.22:29:24::SCWMssOS::Sw design exists and opened at  D:/work/VHDL/lab5_2/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2020-06-01.22:29:24::SCWWriter::formatted JSON is {
	"platformName":	"lab5_2",
	"sprVersion":	"2.0",
	"mode":	"gui",
	"dsaType":	"Fixed",
	"platformDesc":	"lab5_2",
	"platHandOff":	"D:/work/VHDL/lab5/lab5_2/lab5_2.xsa",
	"platIntHandOff":	"<platformDir>/hw/lab5_2.xsa",
	"deviceType":	"FPGA",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	"",
	"platActiveSys":	"lab5_2",
	"systems":	[{
			"systemName":	"lab5_2",
			"systemDesc":	"lab5_2",
			"sysIsBootAutoGen":	"true",
			"systemDispName":	"lab5_2",
			"sysActiveDom":	"standalone_domain",
			"sysDefaultDom":	"standalone_domain",
			"domains":	[{
					"domainName":	"standalone_domain",
					"domainDispName":	"standalone on microblaze_0",
					"domainDesc":	"standalone_domain",
					"processors":	"microblaze_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"debugEnable":	"False",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.1",
					"mssFile":	"",
					"md5Digest":	"809f2fc985770cb5c6993358030a506d",
					"compatibleApp":	"",
					"domType":	"mssDomain",
					"arch":	"32-bit",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	[],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}]
		}]
}
KEYINFO::2020-06-01.22:29:24::SCWPlatform::updated the xpfm file.
TRACE::2020-06-01.22:29:25::SCWPlatform::Trying to open the hw design at D:/work/VHDL/lab5_2/hw/lab5_2.xsa
TRACE::2020-06-01.22:29:25::SCWPlatform::DSA given D:/work/VHDL/lab5_2/hw/lab5_2.xsa
TRACE::2020-06-01.22:29:25::SCWPlatform::DSA absoulate path D:/work/VHDL/lab5_2/hw/lab5_2.xsa
TRACE::2020-06-01.22:29:25::SCWPlatform::DSA directory D:/work/VHDL/lab5_2/hw
TRACE::2020-06-01.22:29:25::SCWPlatform:: Platform Path D:/work/VHDL/lab5_2/hw/lab5_2.xsa
TRACE::2020-06-01.22:29:25::SCWPlatform:: Unique name xilinx:arty-a7-35::0.0
TRACE::2020-06-01.22:29:25::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2020-06-01.22:29:25::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2020-06-01.22:29:25::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-06-01.22:29:25::SCWMssOS::Checking the sw design at  D:/work/VHDL/lab5_2/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2020-06-01.22:29:25::SCWMssOS::DEBUG:  swdes dump  D:/work/VHDL/lab5_2/microblaze_0/standalone_domain/bsp/system.mss|system||

TRACE::2020-06-01.22:29:25::SCWMssOS::Sw design exists and opened at  D:/work/VHDL/lab5_2/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2020-06-01.22:29:43::SCWPlatform::Clearing the existing platform
TRACE::2020-06-01.22:29:43::SCWSystem::Clearing the existing sysconfig
TRACE::2020-06-01.22:29:43::SCWMssOS::Removing the swdes entry for  D:/work/VHDL/lab5_2/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2020-06-01.22:29:43::SCWSystem::Clearing the domains completed.
TRACE::2020-06-01.22:29:43::SCWPlatform::Clearing the opened hw db.
TRACE::2020-06-01.22:29:43::SCWPlatform::DSA given D:/work/VHDL/lab5_2/hw/lab5_2.xsa
TRACE::2020-06-01.22:29:43::SCWPlatform::DSA absoulate path D:/work/VHDL/lab5_2/hw/lab5_2.xsa
TRACE::2020-06-01.22:29:43::SCWPlatform:: Platform location is D:/work/VHDL/lab5_2/hw
TRACE::2020-06-01.22:29:43::SCWPlatform:: Platform Path D:/work/VHDL/lab5_2/hw/lab5_2.xsa
TRACE::2020-06-01.22:29:43::SCWPlatform:: Unique name xilinx:arty-a7-35::0.0
TRACE::2020-06-01.22:29:43::SCWPlatform::Removing the HwDB with name D:/work/VHDL/lab5_2/hw/lab5_2.xsa
TRACE::2020-06-01.22:29:43::SCWPlatform::Trying to open the hw design at D:/work/VHDL/lab5_2/hw/lab5_2.xsa
TRACE::2020-06-01.22:29:43::SCWPlatform::DSA given D:/work/VHDL/lab5_2/hw/lab5_2.xsa
TRACE::2020-06-01.22:29:43::SCWPlatform::DSA absoulate path D:/work/VHDL/lab5_2/hw/lab5_2.xsa
TRACE::2020-06-01.22:29:43::SCWPlatform::DSA directory D:/work/VHDL/lab5_2/hw
TRACE::2020-06-01.22:29:43::SCWPlatform:: Platform Path D:/work/VHDL/lab5_2/hw/lab5_2.xsa
TRACE::2020-06-01.22:29:43::SCWPlatform:: Unique name xilinx:arty-a7-35::0.0
TRACE::2020-06-01.22:29:43::SCWPlatform::Do not have an existing db opened. 
TRACE::2020-06-01.22:29:43::SCWPlatform::Opened new HwDB with name design_1_wrapper_1
TRACE::2020-06-01.22:29:43::SCWReader::Active system found as  lab5_2
TRACE::2020-06-01.22:29:43::SCWReader::Handling sysconfig lab5_2
TRACE::2020-06-01.22:29:43::SCWDomain::checking for install qemu data   : 
TRACE::2020-06-01.22:29:43::SCWPlatform::Trying to open the hw design at D:/work/VHDL/lab5_2/hw/lab5_2.xsa
TRACE::2020-06-01.22:29:43::SCWPlatform::DSA given D:/work/VHDL/lab5_2/hw/lab5_2.xsa
TRACE::2020-06-01.22:29:43::SCWPlatform::DSA absoulate path D:/work/VHDL/lab5_2/hw/lab5_2.xsa
TRACE::2020-06-01.22:29:43::SCWPlatform::DSA directory D:/work/VHDL/lab5_2/hw
TRACE::2020-06-01.22:29:43::SCWPlatform:: Platform Path D:/work/VHDL/lab5_2/hw/lab5_2.xsa
TRACE::2020-06-01.22:29:43::SCWPlatform:: Unique name xilinx:arty-a7-35::0.0
TRACE::2020-06-01.22:29:43::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_1
TRACE::2020-06-01.22:29:43::SCWPlatform::Opened existing hwdb design_1_wrapper_1
TRACE::2020-06-01.22:29:43::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-06-01.22:29:43::SCWPlatform::Trying to open the hw design at D:/work/VHDL/lab5_2/hw/lab5_2.xsa
TRACE::2020-06-01.22:29:43::SCWPlatform::DSA given D:/work/VHDL/lab5_2/hw/lab5_2.xsa
TRACE::2020-06-01.22:29:43::SCWPlatform::DSA absoulate path D:/work/VHDL/lab5_2/hw/lab5_2.xsa
TRACE::2020-06-01.22:29:43::SCWPlatform::DSA directory D:/work/VHDL/lab5_2/hw
TRACE::2020-06-01.22:29:43::SCWPlatform:: Platform Path D:/work/VHDL/lab5_2/hw/lab5_2.xsa
TRACE::2020-06-01.22:29:43::SCWPlatform:: Unique name xilinx:arty-a7-35::0.0
TRACE::2020-06-01.22:29:43::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_1
TRACE::2020-06-01.22:29:43::SCWPlatform::Opened existing hwdb design_1_wrapper_1
TRACE::2020-06-01.22:29:43::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-06-01.22:29:43::SCWPlatform::Trying to open the hw design at D:/work/VHDL/lab5_2/hw/lab5_2.xsa
TRACE::2020-06-01.22:29:43::SCWPlatform::DSA given D:/work/VHDL/lab5_2/hw/lab5_2.xsa
TRACE::2020-06-01.22:29:43::SCWPlatform::DSA absoulate path D:/work/VHDL/lab5_2/hw/lab5_2.xsa
TRACE::2020-06-01.22:29:43::SCWPlatform::DSA directory D:/work/VHDL/lab5_2/hw
TRACE::2020-06-01.22:29:43::SCWPlatform:: Platform Path D:/work/VHDL/lab5_2/hw/lab5_2.xsa
TRACE::2020-06-01.22:29:43::SCWPlatform:: Unique name xilinx:arty-a7-35::0.0
TRACE::2020-06-01.22:29:43::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_1
TRACE::2020-06-01.22:29:43::SCWPlatform::Opened existing hwdb design_1_wrapper_1
TRACE::2020-06-01.22:29:43::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-06-01.22:29:43::SCWMssOS::Checking the sw design at  D:/work/VHDL/lab5_2/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2020-06-01.22:29:43::SCWMssOS::DEBUG:  swdes dump  
TRACE::2020-06-01.22:29:43::SCWMssOS::No sw design opened at  D:/work/VHDL/lab5_2/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2020-06-01.22:29:43::SCWMssOS::mss exists loading the mss file  D:/work/VHDL/lab5_2/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2020-06-01.22:29:43::SCWMssOS::Opened the sw design from mss  D:/work/VHDL/lab5_2/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2020-06-01.22:29:43::SCWMssOS::Adding the swdes entry D:/work/VHDL/lab5_2/microblaze_0/standalone_domain/bsp/system.mss with des name system
TRACE::2020-06-01.22:29:43::SCWMssOS::updating the scw layer about changes
TRACE::2020-06-01.22:29:43::SCWMssOS::Opened the sw design.  D:/work/VHDL/lab5_2/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2020-06-01.22:29:43::SCWReader::Adding prebuilt librarypaths as   
TRACE::2020-06-01.22:29:43::SCWReader::Adding prebuilt incpaths  as   
TRACE::2020-06-01.22:29:43::SCWPlatform::Trying to open the hw design at D:/work/VHDL/lab5_2/hw/lab5_2.xsa
TRACE::2020-06-01.22:29:43::SCWPlatform::DSA given D:/work/VHDL/lab5_2/hw/lab5_2.xsa
TRACE::2020-06-01.22:29:43::SCWPlatform::DSA absoulate path D:/work/VHDL/lab5_2/hw/lab5_2.xsa
TRACE::2020-06-01.22:29:43::SCWPlatform::DSA directory D:/work/VHDL/lab5_2/hw
TRACE::2020-06-01.22:29:43::SCWPlatform:: Platform Path D:/work/VHDL/lab5_2/hw/lab5_2.xsa
TRACE::2020-06-01.22:29:43::SCWPlatform:: Unique name xilinx:arty-a7-35::0.0
TRACE::2020-06-01.22:29:43::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_1
TRACE::2020-06-01.22:29:43::SCWPlatform::Opened existing hwdb design_1_wrapper_1
TRACE::2020-06-01.22:29:43::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-06-01.22:29:43::SCWMssOS::Checking the sw design at  D:/work/VHDL/lab5_2/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2020-06-01.22:29:43::SCWMssOS::DEBUG:  swdes dump  D:/work/VHDL/lab5_2/microblaze_0/standalone_domain/bsp/system.mss|system||

TRACE::2020-06-01.22:29:43::SCWMssOS::Sw design exists and opened at  D:/work/VHDL/lab5_2/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2020-06-01.22:29:43::SCWReader::No isolation master present  
TRACE::2020-06-01.22:29:46::SCWPlatform::DSA given D:/work/VHDL/lab5_2/tempdsa/lab5_2.xsa
TRACE::2020-06-01.22:29:46::SCWPlatform::DSA absoulate path D:/work/VHDL/lab5_2/tempdsa/lab5_2.xsa
TRACE::2020-06-01.22:29:46::SCWPlatform:: Platform location is D:/work/VHDL/lab5_2/tempdsa
TRACE::2020-06-01.22:29:46::SCWPlatform:: Platform Path D:/work/VHDL/lab5_2/tempdsa/lab5_2.xsa
TRACE::2020-06-01.22:29:46::SCWPlatform:: Unique name xilinx:arty-a7-35::0.0
TRACE::2020-06-01.22:29:46::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-06-01.22:29:46::SCWMssOS::Doing hw sync for the mss in domain: standalone_domain
TRACE::2020-06-01.22:29:46::SCWPlatform::Trying to open the hw design at D:/work/VHDL/lab5_2/hw/lab5_2.xsa
TRACE::2020-06-01.22:29:46::SCWPlatform::DSA given D:/work/VHDL/lab5_2/hw/lab5_2.xsa
TRACE::2020-06-01.22:29:46::SCWPlatform::DSA absoulate path D:/work/VHDL/lab5_2/hw/lab5_2.xsa
TRACE::2020-06-01.22:29:46::SCWPlatform::DSA directory D:/work/VHDL/lab5_2/hw
TRACE::2020-06-01.22:29:46::SCWPlatform:: Platform Path D:/work/VHDL/lab5_2/hw/lab5_2.xsa
TRACE::2020-06-01.22:29:46::SCWPlatform:: Unique name xilinx:arty-a7-35::0.0
TRACE::2020-06-01.22:29:46::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_1
TRACE::2020-06-01.22:29:46::SCWPlatform::Opened existing hwdb design_1_wrapper_1
TRACE::2020-06-01.22:29:46::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-06-01.22:29:46::SCWPlatform::Trying to open the hw design at D:/work/VHDL/lab5_2/hw/lab5_2.xsa
TRACE::2020-06-01.22:29:46::SCWPlatform::DSA given D:/work/VHDL/lab5_2/hw/lab5_2.xsa
TRACE::2020-06-01.22:29:46::SCWPlatform::DSA absoulate path D:/work/VHDL/lab5_2/hw/lab5_2.xsa
TRACE::2020-06-01.22:29:46::SCWPlatform::DSA directory D:/work/VHDL/lab5_2/hw
TRACE::2020-06-01.22:29:46::SCWPlatform:: Platform Path D:/work/VHDL/lab5_2/hw/lab5_2.xsa
TRACE::2020-06-01.22:29:46::SCWPlatform:: Unique name xilinx:arty-a7-35::0.0
TRACE::2020-06-01.22:29:46::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_1
TRACE::2020-06-01.22:29:46::SCWPlatform::Opened existing hwdb design_1_wrapper_1
TRACE::2020-06-01.22:29:46::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-06-01.22:29:46::SCWMssOS::Checking the sw design at  D:/work/VHDL/lab5_2/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2020-06-01.22:29:46::SCWMssOS::DEBUG:  swdes dump  D:/work/VHDL/lab5_2/microblaze_0/standalone_domain/bsp/system.mss|system||

TRACE::2020-06-01.22:29:46::SCWMssOS::Sw design exists and opened at  D:/work/VHDL/lab5_2/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2020-06-01.22:29:46::SCWPlatform::Trying to open the hw design at D:/work/VHDL/lab5_2/tempdsa/lab5_2.xsa
TRACE::2020-06-01.22:29:46::SCWPlatform::DSA given D:/work/VHDL/lab5_2/tempdsa/lab5_2.xsa
TRACE::2020-06-01.22:29:46::SCWPlatform::DSA absoulate path D:/work/VHDL/lab5_2/tempdsa/lab5_2.xsa
TRACE::2020-06-01.22:29:46::SCWPlatform::DSA directory D:/work/VHDL/lab5_2/tempdsa
TRACE::2020-06-01.22:29:46::SCWPlatform:: Platform Path D:/work/VHDL/lab5_2/tempdsa/lab5_2.xsa
TRACE::2020-06-01.22:29:46::SCWPlatform:: Unique name xilinx:arty-a7-35::0.0
TRACE::2020-06-01.22:29:46::SCWPlatform::update - Opened existing hwdb design_1_wrapper_2
TRACE::2020-06-01.22:29:46::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-06-01.22:29:46::SCWMssOS::Completed hw sync for the mss in domain: standalone_domain
TRACE::2020-06-01.22:29:46::SCWPlatform::Trying to open the hw design at D:/work/VHDL/lab5_2/hw/lab5_2.xsa
TRACE::2020-06-01.22:29:46::SCWPlatform::DSA given D:/work/VHDL/lab5_2/hw/lab5_2.xsa
TRACE::2020-06-01.22:29:46::SCWPlatform::DSA absoulate path D:/work/VHDL/lab5_2/hw/lab5_2.xsa
TRACE::2020-06-01.22:29:46::SCWPlatform::DSA directory D:/work/VHDL/lab5_2/hw
TRACE::2020-06-01.22:29:46::SCWPlatform:: Platform Path D:/work/VHDL/lab5_2/hw/lab5_2.xsa
TRACE::2020-06-01.22:29:46::SCWPlatform:: Unique name xilinx:arty-a7-35::0.0
TRACE::2020-06-01.22:29:46::SCWPlatform::Do not have an existing db opened. 
TRACE::2020-06-01.22:29:46::SCWPlatform::Opened new HwDB with name design_1_wrapper_3
TRACE::2020-06-01.22:29:46::SCWPlatform::Trying to open the hw design at D:/work/VHDL/lab5_2/hw/lab5_2.xsa
TRACE::2020-06-01.22:29:46::SCWPlatform::DSA given D:/work/VHDL/lab5_2/hw/lab5_2.xsa
TRACE::2020-06-01.22:29:46::SCWPlatform::DSA absoulate path D:/work/VHDL/lab5_2/hw/lab5_2.xsa
TRACE::2020-06-01.22:29:46::SCWPlatform::DSA directory D:/work/VHDL/lab5_2/hw
TRACE::2020-06-01.22:29:46::SCWPlatform:: Platform Path D:/work/VHDL/lab5_2/hw/lab5_2.xsa
TRACE::2020-06-01.22:29:46::SCWPlatform:: Unique name xilinx:arty-a7-35::0.0
TRACE::2020-06-01.22:29:46::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_3
TRACE::2020-06-01.22:29:46::SCWPlatform::Opened existing hwdb design_1_wrapper_3
TRACE::2020-06-01.22:29:46::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-06-01.22:29:46::SCWMssOS::Checking the sw design at  D:/work/VHDL/lab5_2/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2020-06-01.22:29:46::SCWMssOS::DEBUG:  swdes dump  D:/work/VHDL/lab5_2/microblaze_0/standalone_domain/bsp/system.mss|system||

TRACE::2020-06-01.22:29:46::SCWMssOS::Sw design exists and opened at  D:/work/VHDL/lab5_2/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2020-06-01.22:29:46::SCWWriter::formatted JSON is {
	"platformName":	"lab5_2",
	"sprVersion":	"2.0",
	"mode":	"gui",
	"dsaType":	"Fixed",
	"platformDesc":	"lab5_2",
	"platHandOff":	"D:/work/VHDL/lab5/lab5_2/lab5_2.xsa",
	"platIntHandOff":	"<platformDir>/hw/lab5_2.xsa",
	"deviceType":	"FPGA",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	"",
	"platActiveSys":	"lab5_2",
	"systems":	[{
			"systemName":	"lab5_2",
			"systemDesc":	"lab5_2",
			"sysIsBootAutoGen":	"true",
			"systemDispName":	"lab5_2",
			"sysActiveDom":	"standalone_domain",
			"sysDefaultDom":	"standalone_domain",
			"domains":	[{
					"domainName":	"standalone_domain",
					"domainDispName":	"standalone on microblaze_0",
					"domainDesc":	"standalone_domain",
					"processors":	"microblaze_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"debugEnable":	"False",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.1",
					"mssFile":	"",
					"md5Digest":	"809f2fc985770cb5c6993358030a506d",
					"compatibleApp":	"",
					"domType":	"mssDomain",
					"arch":	"32-bit",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	[],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}]
		}]
}
LOG::2020-06-01.22:29:54::SCWPlatform::Started generating the artifacts platform lab5_2
TRACE::2020-06-01.22:29:54::SCWPlatform::Sanity checking of platform is completed
LOG::2020-06-01.22:29:54::SCWPlatform::Started generating the artifacts for system configuration lab5_2
LOG::2020-06-01.22:29:54::SCWSystem::Checking the domain standalone_domain
LOG::2020-06-01.22:29:54::SCWSystem::Not a boot domain 
LOG::2020-06-01.22:29:54::SCWSystem::Started Processing the domain standalone_domain
TRACE::2020-06-01.22:29:54::SCWDomain::Generating domain artifcats
TRACE::2020-06-01.22:29:54::SCWMssOS::Generating standalone artifcats
TRACE::2020-06-01.22:29:54::SCWMssOS:: Copying the user libraries. 
TRACE::2020-06-01.22:29:54::SCWPlatform::Trying to open the hw design at D:/work/VHDL/lab5_2/hw/lab5_2.xsa
TRACE::2020-06-01.22:29:54::SCWPlatform::DSA given D:/work/VHDL/lab5_2/hw/lab5_2.xsa
TRACE::2020-06-01.22:29:54::SCWPlatform::DSA absoulate path D:/work/VHDL/lab5_2/hw/lab5_2.xsa
TRACE::2020-06-01.22:29:54::SCWPlatform::DSA directory D:/work/VHDL/lab5_2/hw
TRACE::2020-06-01.22:29:54::SCWPlatform:: Platform Path D:/work/VHDL/lab5_2/hw/lab5_2.xsa
TRACE::2020-06-01.22:29:54::SCWPlatform:: Unique name xilinx:arty-a7-35::0.0
TRACE::2020-06-01.22:29:54::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_3
TRACE::2020-06-01.22:29:54::SCWPlatform::Opened existing hwdb design_1_wrapper_3
TRACE::2020-06-01.22:29:54::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-06-01.22:29:54::SCWMssOS::Checking the sw design at  D:/work/VHDL/lab5_2/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2020-06-01.22:29:54::SCWMssOS::DEBUG:  swdes dump  D:/work/VHDL/lab5_2/microblaze_0/standalone_domain/bsp/system.mss|system||

TRACE::2020-06-01.22:29:54::SCWMssOS::Sw design exists and opened at  D:/work/VHDL/lab5_2/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2020-06-01.22:29:54::SCWMssOS::Completed writing the mss file at D:/work/VHDL/lab5_2/microblaze_0/standalone_domain/bsp
TRACE::2020-06-01.22:29:54::SCWMssOS::Mss edits present, copying mssfile into export location D:/work/VHDL/lab5_2/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2020-06-01.22:29:54::SCWMssOS::bsp generated is upto date with the mss file. Skipping bsp generation.
TRACE::2020-06-01.22:29:54::SCWMssOS::BSP is already built. skipping the bsp build ... 
TRACE::2020-06-01.22:29:54::SCWDomain::Skipping the build for domain :  standalone_domain
TRACE::2020-06-01.22:29:54::SCWMssOS::skipping the bsp build ... 
TRACE::2020-06-01.22:29:54::SCWMssOS::Copying to export directory.
TRACE::2020-06-01.22:29:54::SCWMssOS:: Checking if to create the Supporting Applications
TRACE::2020-06-01.22:29:54::SCWMssOS:: No Linux domain exists, trying to generate FSBL 
LOG::2020-06-01.22:29:54::SCWSystem::Completed Processing the domain standalone_domain
LOG::2020-06-01.22:29:54::SCWSystem::Completed Processing the sysconfig lab5_2
LOG::2020-06-01.22:29:54::SCWPlatform::Completed generating the artifacts for system configuration lab5_2
TRACE::2020-06-01.22:29:54::SCWPlatform::Started preparing the platform 
TRACE::2020-06-01.22:29:54::SCWSystem::Writing the bif file for system config lab5_2
TRACE::2020-06-01.22:29:54::SCWSystem::dir created 
TRACE::2020-06-01.22:29:54::SCWSystem::Writing the bif 
TRACE::2020-06-01.22:29:54::SCWPlatform::Started writing the spfm file 
TRACE::2020-06-01.22:29:54::SCWPlatform::Started writing the xpfm file 
TRACE::2020-06-01.22:29:54::SCWPlatform::Completed generating the platform
TRACE::2020-06-01.22:29:54::SCWPlatform::Trying to open the hw design at D:/work/VHDL/lab5_2/hw/lab5_2.xsa
TRACE::2020-06-01.22:29:54::SCWPlatform::DSA given D:/work/VHDL/lab5_2/hw/lab5_2.xsa
TRACE::2020-06-01.22:29:54::SCWPlatform::DSA absoulate path D:/work/VHDL/lab5_2/hw/lab5_2.xsa
TRACE::2020-06-01.22:29:54::SCWPlatform::DSA directory D:/work/VHDL/lab5_2/hw
TRACE::2020-06-01.22:29:54::SCWPlatform:: Platform Path D:/work/VHDL/lab5_2/hw/lab5_2.xsa
TRACE::2020-06-01.22:29:54::SCWPlatform:: Unique name xilinx:arty-a7-35::0.0
TRACE::2020-06-01.22:29:54::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_3
TRACE::2020-06-01.22:29:54::SCWPlatform::Opened existing hwdb design_1_wrapper_3
TRACE::2020-06-01.22:29:54::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-06-01.22:29:54::SCWMssOS::Checking the sw design at  D:/work/VHDL/lab5_2/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2020-06-01.22:29:54::SCWMssOS::DEBUG:  swdes dump  D:/work/VHDL/lab5_2/microblaze_0/standalone_domain/bsp/system.mss|system||

TRACE::2020-06-01.22:29:54::SCWMssOS::Sw design exists and opened at  D:/work/VHDL/lab5_2/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2020-06-01.22:29:54::SCWWriter::formatted JSON is {
	"platformName":	"lab5_2",
	"sprVersion":	"2.0",
	"mode":	"gui",
	"dsaType":	"Fixed",
	"platformDesc":	"lab5_2",
	"platHandOff":	"D:/work/VHDL/lab5/lab5_2/lab5_2.xsa",
	"platIntHandOff":	"<platformDir>/hw/lab5_2.xsa",
	"deviceType":	"FPGA",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	"",
	"platActiveSys":	"lab5_2",
	"systems":	[{
			"systemName":	"lab5_2",
			"systemDesc":	"lab5_2",
			"sysIsBootAutoGen":	"true",
			"systemDispName":	"lab5_2",
			"sysActiveDom":	"standalone_domain",
			"sysDefaultDom":	"standalone_domain",
			"domains":	[{
					"domainName":	"standalone_domain",
					"domainDispName":	"standalone on microblaze_0",
					"domainDesc":	"standalone_domain",
					"processors":	"microblaze_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"debugEnable":	"False",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.1",
					"mssFile":	"",
					"md5Digest":	"809f2fc985770cb5c6993358030a506d",
					"compatibleApp":	"",
					"domType":	"mssDomain",
					"arch":	"32-bit",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	[],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}]
		}]
}
KEYINFO::2020-06-01.22:29:54::SCWPlatform::updated the xpfm file.
TRACE::2020-06-01.22:29:55::SCWPlatform::Trying to open the hw design at D:/work/VHDL/lab5_2/hw/lab5_2.xsa
TRACE::2020-06-01.22:29:55::SCWPlatform::DSA given D:/work/VHDL/lab5_2/hw/lab5_2.xsa
TRACE::2020-06-01.22:29:55::SCWPlatform::DSA absoulate path D:/work/VHDL/lab5_2/hw/lab5_2.xsa
TRACE::2020-06-01.22:29:55::SCWPlatform::DSA directory D:/work/VHDL/lab5_2/hw
TRACE::2020-06-01.22:29:55::SCWPlatform:: Platform Path D:/work/VHDL/lab5_2/hw/lab5_2.xsa
TRACE::2020-06-01.22:29:55::SCWPlatform:: Unique name xilinx:arty-a7-35::0.0
TRACE::2020-06-01.22:29:55::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_3
TRACE::2020-06-01.22:29:55::SCWPlatform::Opened existing hwdb design_1_wrapper_3
TRACE::2020-06-01.22:29:55::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-06-01.22:29:55::SCWMssOS::Checking the sw design at  D:/work/VHDL/lab5_2/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2020-06-01.22:29:55::SCWMssOS::DEBUG:  swdes dump  D:/work/VHDL/lab5_2/microblaze_0/standalone_domain/bsp/system.mss|system||

TRACE::2020-06-01.22:29:55::SCWMssOS::Sw design exists and opened at  D:/work/VHDL/lab5_2/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2020-06-01.22:30:29::SCWPlatform::Clearing the existing platform
TRACE::2020-06-01.22:30:29::SCWSystem::Clearing the existing sysconfig
TRACE::2020-06-01.22:30:29::SCWMssOS::Removing the swdes entry for  D:/work/VHDL/lab5_2/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2020-06-01.22:30:29::SCWSystem::Clearing the domains completed.
TRACE::2020-06-01.22:30:29::SCWPlatform::Clearing the opened hw db.
TRACE::2020-06-01.22:30:29::SCWPlatform::DSA given D:/work/VHDL/lab5_2/hw/lab5_2.xsa
TRACE::2020-06-01.22:30:29::SCWPlatform::DSA absoulate path D:/work/VHDL/lab5_2/hw/lab5_2.xsa
TRACE::2020-06-01.22:30:29::SCWPlatform:: Platform location is D:/work/VHDL/lab5_2/hw
TRACE::2020-06-01.22:30:29::SCWPlatform:: Platform Path D:/work/VHDL/lab5_2/hw/lab5_2.xsa
TRACE::2020-06-01.22:30:29::SCWPlatform:: Unique name xilinx:arty-a7-35::0.0
TRACE::2020-06-01.22:30:29::SCWPlatform::Removing the HwDB with name D:/work/VHDL/lab5_2/hw/lab5_2.xsa
TRACE::2020-06-01.22:30:29::SCWPlatform::Trying to open the hw design at D:/work/VHDL/lab5_2/hw/lab5_2.xsa
TRACE::2020-06-01.22:30:29::SCWPlatform::DSA given D:/work/VHDL/lab5_2/hw/lab5_2.xsa
TRACE::2020-06-01.22:30:29::SCWPlatform::DSA absoulate path D:/work/VHDL/lab5_2/hw/lab5_2.xsa
TRACE::2020-06-01.22:30:29::SCWPlatform::DSA directory D:/work/VHDL/lab5_2/hw
TRACE::2020-06-01.22:30:29::SCWPlatform:: Platform Path D:/work/VHDL/lab5_2/hw/lab5_2.xsa
TRACE::2020-06-01.22:30:29::SCWPlatform:: Unique name xilinx:arty-a7-35::0.0
TRACE::2020-06-01.22:30:29::SCWPlatform::Do not have an existing db opened. 
TRACE::2020-06-01.22:30:29::SCWPlatform::Opened new HwDB with name design_1_wrapper_4
TRACE::2020-06-01.22:30:29::SCWReader::Active system found as  lab5_2
TRACE::2020-06-01.22:30:29::SCWReader::Handling sysconfig lab5_2
TRACE::2020-06-01.22:30:29::SCWDomain::checking for install qemu data   : 
TRACE::2020-06-01.22:30:29::SCWPlatform::Trying to open the hw design at D:/work/VHDL/lab5_2/hw/lab5_2.xsa
TRACE::2020-06-01.22:30:29::SCWPlatform::DSA given D:/work/VHDL/lab5_2/hw/lab5_2.xsa
TRACE::2020-06-01.22:30:29::SCWPlatform::DSA absoulate path D:/work/VHDL/lab5_2/hw/lab5_2.xsa
TRACE::2020-06-01.22:30:29::SCWPlatform::DSA directory D:/work/VHDL/lab5_2/hw
TRACE::2020-06-01.22:30:29::SCWPlatform:: Platform Path D:/work/VHDL/lab5_2/hw/lab5_2.xsa
TRACE::2020-06-01.22:30:29::SCWPlatform:: Unique name xilinx:arty-a7-35::0.0
TRACE::2020-06-01.22:30:29::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_4
TRACE::2020-06-01.22:30:29::SCWPlatform::Opened existing hwdb design_1_wrapper_4
TRACE::2020-06-01.22:30:29::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-06-01.22:30:29::SCWPlatform::Trying to open the hw design at D:/work/VHDL/lab5_2/hw/lab5_2.xsa
TRACE::2020-06-01.22:30:29::SCWPlatform::DSA given D:/work/VHDL/lab5_2/hw/lab5_2.xsa
TRACE::2020-06-01.22:30:29::SCWPlatform::DSA absoulate path D:/work/VHDL/lab5_2/hw/lab5_2.xsa
TRACE::2020-06-01.22:30:29::SCWPlatform::DSA directory D:/work/VHDL/lab5_2/hw
TRACE::2020-06-01.22:30:29::SCWPlatform:: Platform Path D:/work/VHDL/lab5_2/hw/lab5_2.xsa
TRACE::2020-06-01.22:30:29::SCWPlatform:: Unique name xilinx:arty-a7-35::0.0
TRACE::2020-06-01.22:30:29::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_4
TRACE::2020-06-01.22:30:29::SCWPlatform::Opened existing hwdb design_1_wrapper_4
TRACE::2020-06-01.22:30:29::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-06-01.22:30:29::SCWPlatform::Trying to open the hw design at D:/work/VHDL/lab5_2/hw/lab5_2.xsa
TRACE::2020-06-01.22:30:29::SCWPlatform::DSA given D:/work/VHDL/lab5_2/hw/lab5_2.xsa
TRACE::2020-06-01.22:30:29::SCWPlatform::DSA absoulate path D:/work/VHDL/lab5_2/hw/lab5_2.xsa
TRACE::2020-06-01.22:30:29::SCWPlatform::DSA directory D:/work/VHDL/lab5_2/hw
TRACE::2020-06-01.22:30:29::SCWPlatform:: Platform Path D:/work/VHDL/lab5_2/hw/lab5_2.xsa
TRACE::2020-06-01.22:30:29::SCWPlatform:: Unique name xilinx:arty-a7-35::0.0
TRACE::2020-06-01.22:30:29::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_4
TRACE::2020-06-01.22:30:29::SCWPlatform::Opened existing hwdb design_1_wrapper_4
TRACE::2020-06-01.22:30:29::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-06-01.22:30:29::SCWMssOS::Checking the sw design at  D:/work/VHDL/lab5_2/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2020-06-01.22:30:29::SCWMssOS::DEBUG:  swdes dump  
TRACE::2020-06-01.22:30:29::SCWMssOS::No sw design opened at  D:/work/VHDL/lab5_2/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2020-06-01.22:30:29::SCWMssOS::mss exists loading the mss file  D:/work/VHDL/lab5_2/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2020-06-01.22:30:29::SCWMssOS::Opened the sw design from mss  D:/work/VHDL/lab5_2/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2020-06-01.22:30:29::SCWMssOS::Adding the swdes entry D:/work/VHDL/lab5_2/microblaze_0/standalone_domain/bsp/system.mss with des name system
TRACE::2020-06-01.22:30:29::SCWMssOS::updating the scw layer about changes
TRACE::2020-06-01.22:30:29::SCWMssOS::Opened the sw design.  D:/work/VHDL/lab5_2/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2020-06-01.22:30:29::SCWReader::Adding prebuilt librarypaths as   
TRACE::2020-06-01.22:30:29::SCWReader::Adding prebuilt incpaths  as   
TRACE::2020-06-01.22:30:29::SCWPlatform::Trying to open the hw design at D:/work/VHDL/lab5_2/hw/lab5_2.xsa
TRACE::2020-06-01.22:30:29::SCWPlatform::DSA given D:/work/VHDL/lab5_2/hw/lab5_2.xsa
TRACE::2020-06-01.22:30:29::SCWPlatform::DSA absoulate path D:/work/VHDL/lab5_2/hw/lab5_2.xsa
TRACE::2020-06-01.22:30:29::SCWPlatform::DSA directory D:/work/VHDL/lab5_2/hw
TRACE::2020-06-01.22:30:29::SCWPlatform:: Platform Path D:/work/VHDL/lab5_2/hw/lab5_2.xsa
TRACE::2020-06-01.22:30:29::SCWPlatform:: Unique name xilinx:arty-a7-35::0.0
TRACE::2020-06-01.22:30:29::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_4
TRACE::2020-06-01.22:30:29::SCWPlatform::Opened existing hwdb design_1_wrapper_4
TRACE::2020-06-01.22:30:29::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-06-01.22:30:29::SCWMssOS::Checking the sw design at  D:/work/VHDL/lab5_2/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2020-06-01.22:30:29::SCWMssOS::DEBUG:  swdes dump  D:/work/VHDL/lab5_2/microblaze_0/standalone_domain/bsp/system.mss|system||

TRACE::2020-06-01.22:30:29::SCWMssOS::Sw design exists and opened at  D:/work/VHDL/lab5_2/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2020-06-01.22:30:29::SCWReader::No isolation master present  
TRACE::2020-06-01.22:30:31::SCWPlatform::DSA given D:/work/VHDL/lab5_2/tempdsa/lab5_2.xsa
TRACE::2020-06-01.22:30:31::SCWPlatform::DSA absoulate path D:/work/VHDL/lab5_2/tempdsa/lab5_2.xsa
TRACE::2020-06-01.22:30:31::SCWPlatform:: Platform location is D:/work/VHDL/lab5_2/tempdsa
TRACE::2020-06-01.22:30:31::SCWPlatform:: Platform Path D:/work/VHDL/lab5_2/tempdsa/lab5_2.xsa
TRACE::2020-06-01.22:30:31::SCWPlatform:: Unique name xilinx:arty-a7-35::0.0
TRACE::2020-06-01.22:30:31::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-06-01.22:30:31::SCWMssOS::Doing hw sync for the mss in domain: standalone_domain
TRACE::2020-06-01.22:30:31::SCWPlatform::Trying to open the hw design at D:/work/VHDL/lab5_2/hw/lab5_2.xsa
TRACE::2020-06-01.22:30:31::SCWPlatform::DSA given D:/work/VHDL/lab5_2/hw/lab5_2.xsa
TRACE::2020-06-01.22:30:31::SCWPlatform::DSA absoulate path D:/work/VHDL/lab5_2/hw/lab5_2.xsa
TRACE::2020-06-01.22:30:31::SCWPlatform::DSA directory D:/work/VHDL/lab5_2/hw
TRACE::2020-06-01.22:30:31::SCWPlatform:: Platform Path D:/work/VHDL/lab5_2/hw/lab5_2.xsa
TRACE::2020-06-01.22:30:31::SCWPlatform:: Unique name xilinx:arty-a7-35::0.0
TRACE::2020-06-01.22:30:31::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_4
TRACE::2020-06-01.22:30:31::SCWPlatform::Opened existing hwdb design_1_wrapper_4
TRACE::2020-06-01.22:30:31::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-06-01.22:30:31::SCWPlatform::Trying to open the hw design at D:/work/VHDL/lab5_2/hw/lab5_2.xsa
TRACE::2020-06-01.22:30:31::SCWPlatform::DSA given D:/work/VHDL/lab5_2/hw/lab5_2.xsa
TRACE::2020-06-01.22:30:31::SCWPlatform::DSA absoulate path D:/work/VHDL/lab5_2/hw/lab5_2.xsa
TRACE::2020-06-01.22:30:31::SCWPlatform::DSA directory D:/work/VHDL/lab5_2/hw
TRACE::2020-06-01.22:30:31::SCWPlatform:: Platform Path D:/work/VHDL/lab5_2/hw/lab5_2.xsa
TRACE::2020-06-01.22:30:31::SCWPlatform:: Unique name xilinx:arty-a7-35::0.0
TRACE::2020-06-01.22:30:31::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_4
TRACE::2020-06-01.22:30:31::SCWPlatform::Opened existing hwdb design_1_wrapper_4
TRACE::2020-06-01.22:30:31::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-06-01.22:30:31::SCWMssOS::Checking the sw design at  D:/work/VHDL/lab5_2/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2020-06-01.22:30:31::SCWMssOS::DEBUG:  swdes dump  D:/work/VHDL/lab5_2/microblaze_0/standalone_domain/bsp/system.mss|system||

TRACE::2020-06-01.22:30:31::SCWMssOS::Sw design exists and opened at  D:/work/VHDL/lab5_2/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2020-06-01.22:30:31::SCWPlatform::Trying to open the hw design at D:/work/VHDL/lab5_2/tempdsa/lab5_2.xsa
TRACE::2020-06-01.22:30:31::SCWPlatform::DSA given D:/work/VHDL/lab5_2/tempdsa/lab5_2.xsa
TRACE::2020-06-01.22:30:31::SCWPlatform::DSA absoulate path D:/work/VHDL/lab5_2/tempdsa/lab5_2.xsa
TRACE::2020-06-01.22:30:31::SCWPlatform::DSA directory D:/work/VHDL/lab5_2/tempdsa
TRACE::2020-06-01.22:30:31::SCWPlatform:: Platform Path D:/work/VHDL/lab5_2/tempdsa/lab5_2.xsa
TRACE::2020-06-01.22:30:31::SCWPlatform:: Unique name xilinx:arty-a7-35::0.0
TRACE::2020-06-01.22:30:31::SCWPlatform::update - Opened existing hwdb design_1_wrapper_5
TRACE::2020-06-01.22:30:31::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-06-01.22:30:31::SCWMssOS::Completed hw sync for the mss in domain: standalone_domain
TRACE::2020-06-01.22:30:31::SCWPlatform::Trying to open the hw design at D:/work/VHDL/lab5_2/hw/lab5_2.xsa
TRACE::2020-06-01.22:30:31::SCWPlatform::DSA given D:/work/VHDL/lab5_2/hw/lab5_2.xsa
TRACE::2020-06-01.22:30:31::SCWPlatform::DSA absoulate path D:/work/VHDL/lab5_2/hw/lab5_2.xsa
TRACE::2020-06-01.22:30:31::SCWPlatform::DSA directory D:/work/VHDL/lab5_2/hw
TRACE::2020-06-01.22:30:31::SCWPlatform:: Platform Path D:/work/VHDL/lab5_2/hw/lab5_2.xsa
TRACE::2020-06-01.22:30:31::SCWPlatform:: Unique name xilinx:arty-a7-35::0.0
TRACE::2020-06-01.22:30:31::SCWPlatform::Do not have an existing db opened. 
TRACE::2020-06-01.22:30:32::SCWPlatform::Opened new HwDB with name design_1_wrapper_6
TRACE::2020-06-01.22:30:32::SCWPlatform::Trying to open the hw design at D:/work/VHDL/lab5_2/hw/lab5_2.xsa
TRACE::2020-06-01.22:30:32::SCWPlatform::DSA given D:/work/VHDL/lab5_2/hw/lab5_2.xsa
TRACE::2020-06-01.22:30:32::SCWPlatform::DSA absoulate path D:/work/VHDL/lab5_2/hw/lab5_2.xsa
TRACE::2020-06-01.22:30:32::SCWPlatform::DSA directory D:/work/VHDL/lab5_2/hw
TRACE::2020-06-01.22:30:32::SCWPlatform:: Platform Path D:/work/VHDL/lab5_2/hw/lab5_2.xsa
TRACE::2020-06-01.22:30:32::SCWPlatform:: Unique name xilinx:arty-a7-35::0.0
TRACE::2020-06-01.22:30:32::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_6
TRACE::2020-06-01.22:30:32::SCWPlatform::Opened existing hwdb design_1_wrapper_6
TRACE::2020-06-01.22:30:32::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-06-01.22:30:32::SCWMssOS::Checking the sw design at  D:/work/VHDL/lab5_2/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2020-06-01.22:30:32::SCWMssOS::DEBUG:  swdes dump  D:/work/VHDL/lab5_2/microblaze_0/standalone_domain/bsp/system.mss|system||

TRACE::2020-06-01.22:30:32::SCWMssOS::Sw design exists and opened at  D:/work/VHDL/lab5_2/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2020-06-01.22:30:32::SCWWriter::formatted JSON is {
	"platformName":	"lab5_2",
	"sprVersion":	"2.0",
	"mode":	"gui",
	"dsaType":	"Fixed",
	"platformDesc":	"lab5_2",
	"platHandOff":	"D:/work/VHDL/lab5/lab5_2/lab5_2.xsa",
	"platIntHandOff":	"<platformDir>/hw/lab5_2.xsa",
	"deviceType":	"FPGA",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	"",
	"platActiveSys":	"lab5_2",
	"systems":	[{
			"systemName":	"lab5_2",
			"systemDesc":	"lab5_2",
			"sysIsBootAutoGen":	"true",
			"systemDispName":	"lab5_2",
			"sysActiveDom":	"standalone_domain",
			"sysDefaultDom":	"standalone_domain",
			"domains":	[{
					"domainName":	"standalone_domain",
					"domainDispName":	"standalone on microblaze_0",
					"domainDesc":	"standalone_domain",
					"processors":	"microblaze_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"debugEnable":	"False",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.1",
					"mssFile":	"",
					"md5Digest":	"809f2fc985770cb5c6993358030a506d",
					"compatibleApp":	"",
					"domType":	"mssDomain",
					"arch":	"32-bit",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	[],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}]
		}]
}
LOG::2020-06-01.22:30:40::SCWPlatform::Started generating the artifacts platform lab5_2
TRACE::2020-06-01.22:30:40::SCWPlatform::Sanity checking of platform is completed
TRACE::2020-06-01.22:30:40::SCWPlatform::Removing directory failed. Attepting second time.
TRACE::2020-06-01.22:30:40::SCWPlatform::Removing directory failed, for second time.
LOG::2020-06-01.22:30:40::SCWPlatform::Started generating the artifacts for system configuration lab5_2
LOG::2020-06-01.22:30:40::SCWSystem::Checking the domain standalone_domain
LOG::2020-06-01.22:30:40::SCWSystem::Not a boot domain 
LOG::2020-06-01.22:30:40::SCWSystem::Started Processing the domain standalone_domain
TRACE::2020-06-01.22:30:40::SCWDomain::Generating domain artifcats
TRACE::2020-06-01.22:30:40::SCWMssOS::Generating standalone artifcats
TRACE::2020-06-01.22:30:40::SCWMssOS:: Copying the user libraries. 
TRACE::2020-06-01.22:30:40::SCWPlatform::Trying to open the hw design at D:/work/VHDL/lab5_2/hw/lab5_2.xsa
TRACE::2020-06-01.22:30:40::SCWPlatform::DSA given D:/work/VHDL/lab5_2/hw/lab5_2.xsa
TRACE::2020-06-01.22:30:40::SCWPlatform::DSA absoulate path D:/work/VHDL/lab5_2/hw/lab5_2.xsa
TRACE::2020-06-01.22:30:40::SCWPlatform::DSA directory D:/work/VHDL/lab5_2/hw
TRACE::2020-06-01.22:30:40::SCWPlatform:: Platform Path D:/work/VHDL/lab5_2/hw/lab5_2.xsa
TRACE::2020-06-01.22:30:40::SCWPlatform:: Unique name xilinx:arty-a7-35::0.0
TRACE::2020-06-01.22:30:40::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_6
TRACE::2020-06-01.22:30:40::SCWPlatform::Opened existing hwdb design_1_wrapper_6
TRACE::2020-06-01.22:30:40::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-06-01.22:30:40::SCWMssOS::Checking the sw design at  D:/work/VHDL/lab5_2/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2020-06-01.22:30:40::SCWMssOS::DEBUG:  swdes dump  D:/work/VHDL/lab5_2/microblaze_0/standalone_domain/bsp/system.mss|system||

TRACE::2020-06-01.22:30:40::SCWMssOS::Sw design exists and opened at  D:/work/VHDL/lab5_2/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2020-06-01.22:30:40::SCWMssOS::Completed writing the mss file at D:/work/VHDL/lab5_2/microblaze_0/standalone_domain/bsp
TRACE::2020-06-01.22:30:40::SCWMssOS::Mss edits present, copying mssfile into export location D:/work/VHDL/lab5_2/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2020-06-01.22:30:40::SCWMssOS::bsp generated is upto date with the mss file. Skipping bsp generation.
TRACE::2020-06-01.22:30:40::SCWMssOS::BSP is already built. skipping the bsp build ... 
TRACE::2020-06-01.22:30:40::SCWDomain::Skipping the build for domain :  standalone_domain
TRACE::2020-06-01.22:30:40::SCWMssOS::skipping the bsp build ... 
TRACE::2020-06-01.22:30:40::SCWMssOS::Copying to export directory.
TRACE::2020-06-01.22:30:40::SCWMssOS:: Checking if to create the Supporting Applications
TRACE::2020-06-01.22:30:40::SCWMssOS:: No Linux domain exists, trying to generate FSBL 
LOG::2020-06-01.22:30:40::SCWSystem::Completed Processing the domain standalone_domain
LOG::2020-06-01.22:30:40::SCWSystem::Completed Processing the sysconfig lab5_2
LOG::2020-06-01.22:30:40::SCWPlatform::Completed generating the artifacts for system configuration lab5_2
TRACE::2020-06-01.22:30:40::SCWPlatform::Started preparing the platform 
TRACE::2020-06-01.22:30:40::SCWSystem::Writing the bif file for system config lab5_2
TRACE::2020-06-01.22:30:40::SCWSystem::dir created 
TRACE::2020-06-01.22:30:40::SCWSystem::Writing the bif 
TRACE::2020-06-01.22:30:40::SCWPlatform::Started writing the spfm file 
TRACE::2020-06-01.22:30:40::SCWPlatform::Started writing the xpfm file 
TRACE::2020-06-01.22:30:40::SCWPlatform::Completed generating the platform
TRACE::2020-06-01.22:30:40::SCWPlatform::Trying to open the hw design at D:/work/VHDL/lab5_2/hw/lab5_2.xsa
TRACE::2020-06-01.22:30:40::SCWPlatform::DSA given D:/work/VHDL/lab5_2/hw/lab5_2.xsa
TRACE::2020-06-01.22:30:40::SCWPlatform::DSA absoulate path D:/work/VHDL/lab5_2/hw/lab5_2.xsa
TRACE::2020-06-01.22:30:40::SCWPlatform::DSA directory D:/work/VHDL/lab5_2/hw
TRACE::2020-06-01.22:30:40::SCWPlatform:: Platform Path D:/work/VHDL/lab5_2/hw/lab5_2.xsa
TRACE::2020-06-01.22:30:40::SCWPlatform:: Unique name xilinx:arty-a7-35::0.0
TRACE::2020-06-01.22:30:40::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_6
TRACE::2020-06-01.22:30:40::SCWPlatform::Opened existing hwdb design_1_wrapper_6
TRACE::2020-06-01.22:30:40::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-06-01.22:30:40::SCWMssOS::Checking the sw design at  D:/work/VHDL/lab5_2/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2020-06-01.22:30:40::SCWMssOS::DEBUG:  swdes dump  D:/work/VHDL/lab5_2/microblaze_0/standalone_domain/bsp/system.mss|system||

TRACE::2020-06-01.22:30:40::SCWMssOS::Sw design exists and opened at  D:/work/VHDL/lab5_2/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2020-06-01.22:30:40::SCWWriter::formatted JSON is {
	"platformName":	"lab5_2",
	"sprVersion":	"2.0",
	"mode":	"gui",
	"dsaType":	"Fixed",
	"platformDesc":	"lab5_2",
	"platHandOff":	"D:/work/VHDL/lab5/lab5_2/lab5_2.xsa",
	"platIntHandOff":	"<platformDir>/hw/lab5_2.xsa",
	"deviceType":	"FPGA",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	"",
	"platActiveSys":	"lab5_2",
	"systems":	[{
			"systemName":	"lab5_2",
			"systemDesc":	"lab5_2",
			"sysIsBootAutoGen":	"true",
			"systemDispName":	"lab5_2",
			"sysActiveDom":	"standalone_domain",
			"sysDefaultDom":	"standalone_domain",
			"domains":	[{
					"domainName":	"standalone_domain",
					"domainDispName":	"standalone on microblaze_0",
					"domainDesc":	"standalone_domain",
					"processors":	"microblaze_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"debugEnable":	"False",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.1",
					"mssFile":	"",
					"md5Digest":	"809f2fc985770cb5c6993358030a506d",
					"compatibleApp":	"",
					"domType":	"mssDomain",
					"arch":	"32-bit",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	[],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}]
		}]
}
KEYINFO::2020-06-01.22:30:40::SCWPlatform::updated the xpfm file.
TRACE::2020-06-01.22:30:40::SCWPlatform::Trying to open the hw design at D:/work/VHDL/lab5_2/hw/lab5_2.xsa
TRACE::2020-06-01.22:30:40::SCWPlatform::DSA given D:/work/VHDL/lab5_2/hw/lab5_2.xsa
TRACE::2020-06-01.22:30:40::SCWPlatform::DSA absoulate path D:/work/VHDL/lab5_2/hw/lab5_2.xsa
TRACE::2020-06-01.22:30:40::SCWPlatform::DSA directory D:/work/VHDL/lab5_2/hw
TRACE::2020-06-01.22:30:40::SCWPlatform:: Platform Path D:/work/VHDL/lab5_2/hw/lab5_2.xsa
TRACE::2020-06-01.22:30:40::SCWPlatform:: Unique name xilinx:arty-a7-35::0.0
TRACE::2020-06-01.22:30:40::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_6
TRACE::2020-06-01.22:30:40::SCWPlatform::Opened existing hwdb design_1_wrapper_6
TRACE::2020-06-01.22:30:40::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-06-01.22:30:40::SCWMssOS::Checking the sw design at  D:/work/VHDL/lab5_2/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2020-06-01.22:30:40::SCWMssOS::DEBUG:  swdes dump  D:/work/VHDL/lab5_2/microblaze_0/standalone_domain/bsp/system.mss|system||

TRACE::2020-06-01.22:30:40::SCWMssOS::Sw design exists and opened at  D:/work/VHDL/lab5_2/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2020-06-01.22:30:58::SCWPlatform::Clearing the existing platform
TRACE::2020-06-01.22:30:58::SCWSystem::Clearing the existing sysconfig
TRACE::2020-06-01.22:30:58::SCWMssOS::Removing the swdes entry for  D:/work/VHDL/lab5_2/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2020-06-01.22:30:58::SCWSystem::Clearing the domains completed.
TRACE::2020-06-01.22:30:58::SCWPlatform::Clearing the opened hw db.
TRACE::2020-06-01.22:30:58::SCWPlatform::DSA given D:/work/VHDL/lab5_2/hw/lab5_2.xsa
TRACE::2020-06-01.22:30:58::SCWPlatform::DSA absoulate path D:/work/VHDL/lab5_2/hw/lab5_2.xsa
TRACE::2020-06-01.22:30:58::SCWPlatform:: Platform location is D:/work/VHDL/lab5_2/hw
TRACE::2020-06-01.22:30:58::SCWPlatform:: Platform Path D:/work/VHDL/lab5_2/hw/lab5_2.xsa
TRACE::2020-06-01.22:30:58::SCWPlatform:: Unique name xilinx:arty-a7-35::0.0
TRACE::2020-06-01.22:30:58::SCWPlatform::Removing the HwDB with name D:/work/VHDL/lab5_2/hw/lab5_2.xsa
TRACE::2020-06-01.22:30:58::SCWPlatform::Trying to open the hw design at D:/work/VHDL/lab5_2/hw/lab5_2.xsa
TRACE::2020-06-01.22:30:58::SCWPlatform::DSA given D:/work/VHDL/lab5_2/hw/lab5_2.xsa
TRACE::2020-06-01.22:30:58::SCWPlatform::DSA absoulate path D:/work/VHDL/lab5_2/hw/lab5_2.xsa
TRACE::2020-06-01.22:30:58::SCWPlatform::DSA directory D:/work/VHDL/lab5_2/hw
TRACE::2020-06-01.22:30:58::SCWPlatform:: Platform Path D:/work/VHDL/lab5_2/hw/lab5_2.xsa
TRACE::2020-06-01.22:30:58::SCWPlatform:: Unique name xilinx:arty-a7-35::0.0
TRACE::2020-06-01.22:30:58::SCWPlatform::Do not have an existing db opened. 
TRACE::2020-06-01.22:30:58::SCWPlatform::Opened new HwDB with name design_1_wrapper_7
TRACE::2020-06-01.22:30:58::SCWReader::Active system found as  lab5_2
TRACE::2020-06-01.22:30:58::SCWReader::Handling sysconfig lab5_2
TRACE::2020-06-01.22:30:58::SCWDomain::checking for install qemu data   : 
TRACE::2020-06-01.22:30:58::SCWPlatform::Trying to open the hw design at D:/work/VHDL/lab5_2/hw/lab5_2.xsa
TRACE::2020-06-01.22:30:58::SCWPlatform::DSA given D:/work/VHDL/lab5_2/hw/lab5_2.xsa
TRACE::2020-06-01.22:30:58::SCWPlatform::DSA absoulate path D:/work/VHDL/lab5_2/hw/lab5_2.xsa
TRACE::2020-06-01.22:30:58::SCWPlatform::DSA directory D:/work/VHDL/lab5_2/hw
TRACE::2020-06-01.22:30:58::SCWPlatform:: Platform Path D:/work/VHDL/lab5_2/hw/lab5_2.xsa
TRACE::2020-06-01.22:30:58::SCWPlatform:: Unique name xilinx:arty-a7-35::0.0
TRACE::2020-06-01.22:30:58::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_7
TRACE::2020-06-01.22:30:58::SCWPlatform::Opened existing hwdb design_1_wrapper_7
TRACE::2020-06-01.22:30:58::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-06-01.22:30:58::SCWPlatform::Trying to open the hw design at D:/work/VHDL/lab5_2/hw/lab5_2.xsa
TRACE::2020-06-01.22:30:58::SCWPlatform::DSA given D:/work/VHDL/lab5_2/hw/lab5_2.xsa
TRACE::2020-06-01.22:30:58::SCWPlatform::DSA absoulate path D:/work/VHDL/lab5_2/hw/lab5_2.xsa
TRACE::2020-06-01.22:30:58::SCWPlatform::DSA directory D:/work/VHDL/lab5_2/hw
TRACE::2020-06-01.22:30:58::SCWPlatform:: Platform Path D:/work/VHDL/lab5_2/hw/lab5_2.xsa
TRACE::2020-06-01.22:30:58::SCWPlatform:: Unique name xilinx:arty-a7-35::0.0
TRACE::2020-06-01.22:30:58::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_7
TRACE::2020-06-01.22:30:58::SCWPlatform::Opened existing hwdb design_1_wrapper_7
TRACE::2020-06-01.22:30:58::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-06-01.22:30:58::SCWPlatform::Trying to open the hw design at D:/work/VHDL/lab5_2/hw/lab5_2.xsa
TRACE::2020-06-01.22:30:58::SCWPlatform::DSA given D:/work/VHDL/lab5_2/hw/lab5_2.xsa
TRACE::2020-06-01.22:30:58::SCWPlatform::DSA absoulate path D:/work/VHDL/lab5_2/hw/lab5_2.xsa
TRACE::2020-06-01.22:30:58::SCWPlatform::DSA directory D:/work/VHDL/lab5_2/hw
TRACE::2020-06-01.22:30:58::SCWPlatform:: Platform Path D:/work/VHDL/lab5_2/hw/lab5_2.xsa
TRACE::2020-06-01.22:30:58::SCWPlatform:: Unique name xilinx:arty-a7-35::0.0
TRACE::2020-06-01.22:30:58::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_7
TRACE::2020-06-01.22:30:58::SCWPlatform::Opened existing hwdb design_1_wrapper_7
TRACE::2020-06-01.22:30:58::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-06-01.22:30:58::SCWMssOS::Checking the sw design at  D:/work/VHDL/lab5_2/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2020-06-01.22:30:58::SCWMssOS::DEBUG:  swdes dump  
TRACE::2020-06-01.22:30:58::SCWMssOS::No sw design opened at  D:/work/VHDL/lab5_2/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2020-06-01.22:30:58::SCWMssOS::mss exists loading the mss file  D:/work/VHDL/lab5_2/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2020-06-01.22:30:58::SCWMssOS::Opened the sw design from mss  D:/work/VHDL/lab5_2/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2020-06-01.22:30:58::SCWMssOS::Adding the swdes entry D:/work/VHDL/lab5_2/microblaze_0/standalone_domain/bsp/system.mss with des name system
TRACE::2020-06-01.22:30:58::SCWMssOS::updating the scw layer about changes
TRACE::2020-06-01.22:30:58::SCWMssOS::Opened the sw design.  D:/work/VHDL/lab5_2/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2020-06-01.22:30:58::SCWReader::Adding prebuilt librarypaths as   
TRACE::2020-06-01.22:30:58::SCWReader::Adding prebuilt incpaths  as   
TRACE::2020-06-01.22:30:58::SCWPlatform::Trying to open the hw design at D:/work/VHDL/lab5_2/hw/lab5_2.xsa
TRACE::2020-06-01.22:30:58::SCWPlatform::DSA given D:/work/VHDL/lab5_2/hw/lab5_2.xsa
TRACE::2020-06-01.22:30:58::SCWPlatform::DSA absoulate path D:/work/VHDL/lab5_2/hw/lab5_2.xsa
TRACE::2020-06-01.22:30:58::SCWPlatform::DSA directory D:/work/VHDL/lab5_2/hw
TRACE::2020-06-01.22:30:58::SCWPlatform:: Platform Path D:/work/VHDL/lab5_2/hw/lab5_2.xsa
TRACE::2020-06-01.22:30:58::SCWPlatform:: Unique name xilinx:arty-a7-35::0.0
TRACE::2020-06-01.22:30:58::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_7
TRACE::2020-06-01.22:30:58::SCWPlatform::Opened existing hwdb design_1_wrapper_7
TRACE::2020-06-01.22:30:58::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-06-01.22:30:58::SCWMssOS::Checking the sw design at  D:/work/VHDL/lab5_2/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2020-06-01.22:30:58::SCWMssOS::DEBUG:  swdes dump  D:/work/VHDL/lab5_2/microblaze_0/standalone_domain/bsp/system.mss|system||

TRACE::2020-06-01.22:30:58::SCWMssOS::Sw design exists and opened at  D:/work/VHDL/lab5_2/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2020-06-01.22:30:58::SCWReader::No isolation master present  
TRACE::2020-06-01.22:31:26::SCWPlatform::DSA given D:/work/VHDL/lab5_2/tempdsa/lab5_2.xsa
TRACE::2020-06-01.22:31:26::SCWPlatform::DSA absoulate path D:/work/VHDL/lab5_2/tempdsa/lab5_2.xsa
TRACE::2020-06-01.22:31:26::SCWPlatform:: Platform location is D:/work/VHDL/lab5_2/tempdsa
TRACE::2020-06-01.22:31:26::SCWPlatform:: Platform Path D:/work/VHDL/lab5_2/tempdsa/lab5_2.xsa
TRACE::2020-06-01.22:31:26::SCWPlatform:: Unique name xilinx:arty-a7-35::0.0
TRACE::2020-06-01.22:31:26::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-06-01.22:31:26::SCWMssOS::Doing hw sync for the mss in domain: standalone_domain
TRACE::2020-06-01.22:31:26::SCWPlatform::Trying to open the hw design at D:/work/VHDL/lab5_2/hw/lab5_2.xsa
TRACE::2020-06-01.22:31:26::SCWPlatform::DSA given D:/work/VHDL/lab5_2/hw/lab5_2.xsa
TRACE::2020-06-01.22:31:26::SCWPlatform::DSA absoulate path D:/work/VHDL/lab5_2/hw/lab5_2.xsa
TRACE::2020-06-01.22:31:26::SCWPlatform::DSA directory D:/work/VHDL/lab5_2/hw
TRACE::2020-06-01.22:31:26::SCWPlatform:: Platform Path D:/work/VHDL/lab5_2/hw/lab5_2.xsa
TRACE::2020-06-01.22:31:26::SCWPlatform:: Unique name xilinx:arty-a7-35::0.0
TRACE::2020-06-01.22:31:26::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_7
TRACE::2020-06-01.22:31:26::SCWPlatform::Opened existing hwdb design_1_wrapper_7
TRACE::2020-06-01.22:31:26::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-06-01.22:31:26::SCWPlatform::Trying to open the hw design at D:/work/VHDL/lab5_2/hw/lab5_2.xsa
TRACE::2020-06-01.22:31:26::SCWPlatform::DSA given D:/work/VHDL/lab5_2/hw/lab5_2.xsa
TRACE::2020-06-01.22:31:26::SCWPlatform::DSA absoulate path D:/work/VHDL/lab5_2/hw/lab5_2.xsa
TRACE::2020-06-01.22:31:26::SCWPlatform::DSA directory D:/work/VHDL/lab5_2/hw
TRACE::2020-06-01.22:31:26::SCWPlatform:: Platform Path D:/work/VHDL/lab5_2/hw/lab5_2.xsa
TRACE::2020-06-01.22:31:26::SCWPlatform:: Unique name xilinx:arty-a7-35::0.0
TRACE::2020-06-01.22:31:26::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_7
TRACE::2020-06-01.22:31:26::SCWPlatform::Opened existing hwdb design_1_wrapper_7
TRACE::2020-06-01.22:31:26::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-06-01.22:31:26::SCWMssOS::Checking the sw design at  D:/work/VHDL/lab5_2/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2020-06-01.22:31:26::SCWMssOS::DEBUG:  swdes dump  D:/work/VHDL/lab5_2/microblaze_0/standalone_domain/bsp/system.mss|system||

TRACE::2020-06-01.22:31:26::SCWMssOS::Sw design exists and opened at  D:/work/VHDL/lab5_2/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2020-06-01.22:31:26::SCWPlatform::Trying to open the hw design at D:/work/VHDL/lab5_2/tempdsa/lab5_2.xsa
TRACE::2020-06-01.22:31:26::SCWPlatform::DSA given D:/work/VHDL/lab5_2/tempdsa/lab5_2.xsa
TRACE::2020-06-01.22:31:26::SCWPlatform::DSA absoulate path D:/work/VHDL/lab5_2/tempdsa/lab5_2.xsa
TRACE::2020-06-01.22:31:26::SCWPlatform::DSA directory D:/work/VHDL/lab5_2/tempdsa
TRACE::2020-06-01.22:31:26::SCWPlatform:: Platform Path D:/work/VHDL/lab5_2/tempdsa/lab5_2.xsa
TRACE::2020-06-01.22:31:26::SCWPlatform:: Unique name xilinx:arty-a7-35::0.0
TRACE::2020-06-01.22:31:26::SCWPlatform::update - Opened existing hwdb design_1_wrapper_8
TRACE::2020-06-01.22:31:26::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-06-01.22:31:26::SCWMssOS::Completed hw sync for the mss in domain: standalone_domain
TRACE::2020-06-01.22:31:26::SCWPlatform::Trying to open the hw design at D:/work/VHDL/lab5_2/hw/lab5_2.xsa
TRACE::2020-06-01.22:31:26::SCWPlatform::DSA given D:/work/VHDL/lab5_2/hw/lab5_2.xsa
TRACE::2020-06-01.22:31:26::SCWPlatform::DSA absoulate path D:/work/VHDL/lab5_2/hw/lab5_2.xsa
TRACE::2020-06-01.22:31:26::SCWPlatform::DSA directory D:/work/VHDL/lab5_2/hw
TRACE::2020-06-01.22:31:26::SCWPlatform:: Platform Path D:/work/VHDL/lab5_2/hw/lab5_2.xsa
TRACE::2020-06-01.22:31:26::SCWPlatform:: Unique name xilinx:arty-a7-35::0.0
TRACE::2020-06-01.22:31:26::SCWPlatform::Do not have an existing db opened. 
TRACE::2020-06-01.22:31:26::SCWPlatform::Opened new HwDB with name design_1_wrapper_9
TRACE::2020-06-01.22:31:26::SCWPlatform::Trying to open the hw design at D:/work/VHDL/lab5_2/hw/lab5_2.xsa
TRACE::2020-06-01.22:31:26::SCWPlatform::DSA given D:/work/VHDL/lab5_2/hw/lab5_2.xsa
TRACE::2020-06-01.22:31:26::SCWPlatform::DSA absoulate path D:/work/VHDL/lab5_2/hw/lab5_2.xsa
TRACE::2020-06-01.22:31:26::SCWPlatform::DSA directory D:/work/VHDL/lab5_2/hw
TRACE::2020-06-01.22:31:26::SCWPlatform:: Platform Path D:/work/VHDL/lab5_2/hw/lab5_2.xsa
TRACE::2020-06-01.22:31:26::SCWPlatform:: Unique name xilinx:arty-a7-35::0.0
TRACE::2020-06-01.22:31:26::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_9
TRACE::2020-06-01.22:31:26::SCWPlatform::Opened existing hwdb design_1_wrapper_9
TRACE::2020-06-01.22:31:26::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-06-01.22:31:26::SCWMssOS::Checking the sw design at  D:/work/VHDL/lab5_2/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2020-06-01.22:31:26::SCWMssOS::DEBUG:  swdes dump  D:/work/VHDL/lab5_2/microblaze_0/standalone_domain/bsp/system.mss|system||

TRACE::2020-06-01.22:31:26::SCWMssOS::Sw design exists and opened at  D:/work/VHDL/lab5_2/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2020-06-01.22:31:26::SCWWriter::formatted JSON is {
	"platformName":	"lab5_2",
	"sprVersion":	"2.0",
	"mode":	"gui",
	"dsaType":	"Fixed",
	"platformDesc":	"lab5_2",
	"platHandOff":	"D:/work/VHDL/lab5/lab5_2/lab5_2.xsa",
	"platIntHandOff":	"<platformDir>/hw/lab5_2.xsa",
	"deviceType":	"FPGA",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	"",
	"platActiveSys":	"lab5_2",
	"systems":	[{
			"systemName":	"lab5_2",
			"systemDesc":	"lab5_2",
			"sysIsBootAutoGen":	"true",
			"systemDispName":	"lab5_2",
			"sysActiveDom":	"standalone_domain",
			"sysDefaultDom":	"standalone_domain",
			"domains":	[{
					"domainName":	"standalone_domain",
					"domainDispName":	"standalone on microblaze_0",
					"domainDesc":	"standalone_domain",
					"processors":	"microblaze_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"debugEnable":	"False",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.1",
					"mssFile":	"",
					"md5Digest":	"809f2fc985770cb5c6993358030a506d",
					"compatibleApp":	"",
					"domType":	"mssDomain",
					"arch":	"32-bit",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	[],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}]
		}]
}
LOG::2020-06-01.22:31:34::SCWPlatform::Started generating the artifacts platform lab5_2
TRACE::2020-06-01.22:31:34::SCWPlatform::Sanity checking of platform is completed
LOG::2020-06-01.22:31:34::SCWPlatform::Started generating the artifacts for system configuration lab5_2
LOG::2020-06-01.22:31:34::SCWSystem::Checking the domain standalone_domain
LOG::2020-06-01.22:31:34::SCWSystem::Not a boot domain 
LOG::2020-06-01.22:31:34::SCWSystem::Started Processing the domain standalone_domain
TRACE::2020-06-01.22:31:34::SCWDomain::Generating domain artifcats
TRACE::2020-06-01.22:31:34::SCWMssOS::Generating standalone artifcats
TRACE::2020-06-01.22:31:34::SCWMssOS:: Copying the user libraries. 
TRACE::2020-06-01.22:31:34::SCWPlatform::Trying to open the hw design at D:/work/VHDL/lab5_2/hw/lab5_2.xsa
TRACE::2020-06-01.22:31:34::SCWPlatform::DSA given D:/work/VHDL/lab5_2/hw/lab5_2.xsa
TRACE::2020-06-01.22:31:34::SCWPlatform::DSA absoulate path D:/work/VHDL/lab5_2/hw/lab5_2.xsa
TRACE::2020-06-01.22:31:34::SCWPlatform::DSA directory D:/work/VHDL/lab5_2/hw
TRACE::2020-06-01.22:31:34::SCWPlatform:: Platform Path D:/work/VHDL/lab5_2/hw/lab5_2.xsa
TRACE::2020-06-01.22:31:34::SCWPlatform:: Unique name xilinx:arty-a7-35::0.0
TRACE::2020-06-01.22:31:34::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_9
TRACE::2020-06-01.22:31:34::SCWPlatform::Opened existing hwdb design_1_wrapper_9
TRACE::2020-06-01.22:31:34::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-06-01.22:31:34::SCWMssOS::Checking the sw design at  D:/work/VHDL/lab5_2/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2020-06-01.22:31:34::SCWMssOS::DEBUG:  swdes dump  D:/work/VHDL/lab5_2/microblaze_0/standalone_domain/bsp/system.mss|system||

TRACE::2020-06-01.22:31:34::SCWMssOS::Sw design exists and opened at  D:/work/VHDL/lab5_2/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2020-06-01.22:31:34::SCWMssOS::Completed writing the mss file at D:/work/VHDL/lab5_2/microblaze_0/standalone_domain/bsp
TRACE::2020-06-01.22:31:34::SCWMssOS::Mss edits present, copying mssfile into export location D:/work/VHDL/lab5_2/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2020-06-01.22:31:34::SCWMssOS::bsp generated is upto date with the mss file. Skipping bsp generation.
TRACE::2020-06-01.22:31:34::SCWMssOS::BSP is already built. skipping the bsp build ... 
TRACE::2020-06-01.22:31:34::SCWDomain::Skipping the build for domain :  standalone_domain
TRACE::2020-06-01.22:31:34::SCWMssOS::skipping the bsp build ... 
TRACE::2020-06-01.22:31:34::SCWMssOS::Copying to export directory.
TRACE::2020-06-01.22:31:34::SCWMssOS:: Checking if to create the Supporting Applications
TRACE::2020-06-01.22:31:34::SCWMssOS:: No Linux domain exists, trying to generate FSBL 
LOG::2020-06-01.22:31:34::SCWSystem::Completed Processing the domain standalone_domain
LOG::2020-06-01.22:31:34::SCWSystem::Completed Processing the sysconfig lab5_2
LOG::2020-06-01.22:31:34::SCWPlatform::Completed generating the artifacts for system configuration lab5_2
TRACE::2020-06-01.22:31:34::SCWPlatform::Started preparing the platform 
TRACE::2020-06-01.22:31:34::SCWSystem::Writing the bif file for system config lab5_2
TRACE::2020-06-01.22:31:34::SCWSystem::dir created 
TRACE::2020-06-01.22:31:34::SCWSystem::Writing the bif 
TRACE::2020-06-01.22:31:34::SCWPlatform::Started writing the spfm file 
TRACE::2020-06-01.22:31:34::SCWPlatform::Started writing the xpfm file 
TRACE::2020-06-01.22:31:34::SCWPlatform::Completed generating the platform
TRACE::2020-06-01.22:31:34::SCWPlatform::Trying to open the hw design at D:/work/VHDL/lab5_2/hw/lab5_2.xsa
TRACE::2020-06-01.22:31:34::SCWPlatform::DSA given D:/work/VHDL/lab5_2/hw/lab5_2.xsa
TRACE::2020-06-01.22:31:34::SCWPlatform::DSA absoulate path D:/work/VHDL/lab5_2/hw/lab5_2.xsa
TRACE::2020-06-01.22:31:34::SCWPlatform::DSA directory D:/work/VHDL/lab5_2/hw
TRACE::2020-06-01.22:31:34::SCWPlatform:: Platform Path D:/work/VHDL/lab5_2/hw/lab5_2.xsa
TRACE::2020-06-01.22:31:34::SCWPlatform:: Unique name xilinx:arty-a7-35::0.0
TRACE::2020-06-01.22:31:34::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_9
TRACE::2020-06-01.22:31:34::SCWPlatform::Opened existing hwdb design_1_wrapper_9
TRACE::2020-06-01.22:31:34::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-06-01.22:31:34::SCWMssOS::Checking the sw design at  D:/work/VHDL/lab5_2/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2020-06-01.22:31:34::SCWMssOS::DEBUG:  swdes dump  D:/work/VHDL/lab5_2/microblaze_0/standalone_domain/bsp/system.mss|system||

TRACE::2020-06-01.22:31:34::SCWMssOS::Sw design exists and opened at  D:/work/VHDL/lab5_2/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2020-06-01.22:31:34::SCWWriter::formatted JSON is {
	"platformName":	"lab5_2",
	"sprVersion":	"2.0",
	"mode":	"gui",
	"dsaType":	"Fixed",
	"platformDesc":	"lab5_2",
	"platHandOff":	"D:/work/VHDL/lab5/lab5_2/lab5_2.xsa",
	"platIntHandOff":	"<platformDir>/hw/lab5_2.xsa",
	"deviceType":	"FPGA",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	"",
	"platActiveSys":	"lab5_2",
	"systems":	[{
			"systemName":	"lab5_2",
			"systemDesc":	"lab5_2",
			"sysIsBootAutoGen":	"true",
			"systemDispName":	"lab5_2",
			"sysActiveDom":	"standalone_domain",
			"sysDefaultDom":	"standalone_domain",
			"domains":	[{
					"domainName":	"standalone_domain",
					"domainDispName":	"standalone on microblaze_0",
					"domainDesc":	"standalone_domain",
					"processors":	"microblaze_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"debugEnable":	"False",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.1",
					"mssFile":	"",
					"md5Digest":	"809f2fc985770cb5c6993358030a506d",
					"compatibleApp":	"",
					"domType":	"mssDomain",
					"arch":	"32-bit",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	[],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}]
		}]
}
KEYINFO::2020-06-01.22:31:34::SCWPlatform::updated the xpfm file.
TRACE::2020-06-01.22:31:34::SCWPlatform::Trying to open the hw design at D:/work/VHDL/lab5_2/hw/lab5_2.xsa
TRACE::2020-06-01.22:31:34::SCWPlatform::DSA given D:/work/VHDL/lab5_2/hw/lab5_2.xsa
TRACE::2020-06-01.22:31:34::SCWPlatform::DSA absoulate path D:/work/VHDL/lab5_2/hw/lab5_2.xsa
TRACE::2020-06-01.22:31:34::SCWPlatform::DSA directory D:/work/VHDL/lab5_2/hw
TRACE::2020-06-01.22:31:34::SCWPlatform:: Platform Path D:/work/VHDL/lab5_2/hw/lab5_2.xsa
TRACE::2020-06-01.22:31:34::SCWPlatform:: Unique name xilinx:arty-a7-35::0.0
TRACE::2020-06-01.22:31:34::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_9
TRACE::2020-06-01.22:31:34::SCWPlatform::Opened existing hwdb design_1_wrapper_9
TRACE::2020-06-01.22:31:34::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-06-01.22:31:34::SCWMssOS::Checking the sw design at  D:/work/VHDL/lab5_2/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2020-06-01.22:31:34::SCWMssOS::DEBUG:  swdes dump  D:/work/VHDL/lab5_2/microblaze_0/standalone_domain/bsp/system.mss|system||

TRACE::2020-06-01.22:31:34::SCWMssOS::Sw design exists and opened at  D:/work/VHDL/lab5_2/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2020-06-02.23:08:02::SCWPlatform::Trying to open the hw design at D:/work/VHDL/lab5_2/hw/lab5_2.xsa
TRACE::2020-06-02.23:08:02::SCWPlatform::DSA given D:/work/VHDL/lab5_2/hw/lab5_2.xsa
TRACE::2020-06-02.23:08:02::SCWPlatform::DSA absoulate path D:/work/VHDL/lab5_2/hw/lab5_2.xsa
TRACE::2020-06-02.23:08:18::SCWPlatform::DSA directory D:/work/VHDL/lab5_2/hw
TRACE::2020-06-02.23:08:18::SCWPlatform:: Platform Path D:/work/VHDL/lab5_2/hw/lab5_2.xsa
TRACE::2020-06-02.23:08:18::SCWPlatform:: Unique name xilinx:arty-a7-35::0.0
TRACE::2020-06-02.23:08:18::SCWPlatform::Do not have an existing db opened. 
TRACE::2020-06-02.23:08:18::SCWPlatform::Opened new HwDB with name design_1_wrapper_0
TRACE::2020-06-02.23:08:18::SCWReader::Active system found as  lab5_2
TRACE::2020-06-02.23:08:18::SCWReader::Handling sysconfig lab5_2
TRACE::2020-06-02.23:08:19::SCWDomain::checking for install qemu data   : 
TRACE::2020-06-02.23:08:19::SCWPlatform::Trying to open the hw design at D:/work/VHDL/lab5_2/hw/lab5_2.xsa
TRACE::2020-06-02.23:08:19::SCWPlatform::DSA given D:/work/VHDL/lab5_2/hw/lab5_2.xsa
TRACE::2020-06-02.23:08:19::SCWPlatform::DSA absoulate path D:/work/VHDL/lab5_2/hw/lab5_2.xsa
TRACE::2020-06-02.23:08:19::SCWPlatform::DSA directory D:/work/VHDL/lab5_2/hw
TRACE::2020-06-02.23:08:19::SCWPlatform:: Platform Path D:/work/VHDL/lab5_2/hw/lab5_2.xsa
TRACE::2020-06-02.23:08:19::SCWPlatform:: Unique name xilinx:arty-a7-35::0.0
TRACE::2020-06-02.23:08:19::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2020-06-02.23:08:19::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2020-06-02.23:08:19::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-06-02.23:08:19::SCWPlatform::Trying to open the hw design at D:/work/VHDL/lab5_2/hw/lab5_2.xsa
TRACE::2020-06-02.23:08:19::SCWPlatform::DSA given D:/work/VHDL/lab5_2/hw/lab5_2.xsa
TRACE::2020-06-02.23:08:19::SCWPlatform::DSA absoulate path D:/work/VHDL/lab5_2/hw/lab5_2.xsa
TRACE::2020-06-02.23:08:19::SCWPlatform::DSA directory D:/work/VHDL/lab5_2/hw
TRACE::2020-06-02.23:08:19::SCWPlatform:: Platform Path D:/work/VHDL/lab5_2/hw/lab5_2.xsa
TRACE::2020-06-02.23:08:19::SCWPlatform:: Unique name xilinx:arty-a7-35::0.0
TRACE::2020-06-02.23:08:19::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2020-06-02.23:08:19::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2020-06-02.23:08:19::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-06-02.23:08:19::SCWPlatform::Trying to open the hw design at D:/work/VHDL/lab5_2/hw/lab5_2.xsa
TRACE::2020-06-02.23:08:19::SCWPlatform::DSA given D:/work/VHDL/lab5_2/hw/lab5_2.xsa
TRACE::2020-06-02.23:08:19::SCWPlatform::DSA absoulate path D:/work/VHDL/lab5_2/hw/lab5_2.xsa
TRACE::2020-06-02.23:08:19::SCWPlatform::DSA directory D:/work/VHDL/lab5_2/hw
TRACE::2020-06-02.23:08:19::SCWPlatform:: Platform Path D:/work/VHDL/lab5_2/hw/lab5_2.xsa
TRACE::2020-06-02.23:08:19::SCWPlatform:: Unique name xilinx:arty-a7-35::0.0
TRACE::2020-06-02.23:08:19::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2020-06-02.23:08:19::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2020-06-02.23:08:19::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-06-02.23:08:19::SCWMssOS::Checking the sw design at  D:/work/VHDL/lab5_2/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2020-06-02.23:08:19::SCWMssOS::DEBUG:  swdes dump  
TRACE::2020-06-02.23:08:19::SCWMssOS::No sw design opened at  D:/work/VHDL/lab5_2/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2020-06-02.23:08:19::SCWMssOS::mss exists loading the mss file  D:/work/VHDL/lab5_2/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2020-06-02.23:08:19::SCWMssOS::Opened the sw design from mss  D:/work/VHDL/lab5_2/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2020-06-02.23:08:19::SCWMssOS::Adding the swdes entry D:/work/VHDL/lab5_2/microblaze_0/standalone_domain/bsp/system.mss with des name system
TRACE::2020-06-02.23:08:19::SCWMssOS::updating the scw layer about changes
TRACE::2020-06-02.23:08:19::SCWMssOS::Opened the sw design.  D:/work/VHDL/lab5_2/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2020-06-02.23:08:19::SCWReader::Adding prebuilt librarypaths as   
TRACE::2020-06-02.23:08:19::SCWReader::Adding prebuilt incpaths  as   
TRACE::2020-06-02.23:08:19::SCWPlatform::Trying to open the hw design at D:/work/VHDL/lab5_2/hw/lab5_2.xsa
TRACE::2020-06-02.23:08:19::SCWPlatform::DSA given D:/work/VHDL/lab5_2/hw/lab5_2.xsa
TRACE::2020-06-02.23:08:19::SCWPlatform::DSA absoulate path D:/work/VHDL/lab5_2/hw/lab5_2.xsa
TRACE::2020-06-02.23:08:19::SCWPlatform::DSA directory D:/work/VHDL/lab5_2/hw
TRACE::2020-06-02.23:08:19::SCWPlatform:: Platform Path D:/work/VHDL/lab5_2/hw/lab5_2.xsa
TRACE::2020-06-02.23:08:19::SCWPlatform:: Unique name xilinx:arty-a7-35::0.0
TRACE::2020-06-02.23:08:19::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2020-06-02.23:08:19::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2020-06-02.23:08:19::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-06-02.23:08:19::SCWMssOS::Checking the sw design at  D:/work/VHDL/lab5_2/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2020-06-02.23:08:19::SCWMssOS::DEBUG:  swdes dump  D:/work/VHDL/lab5_2/microblaze_0/standalone_domain/bsp/system.mss|system||

TRACE::2020-06-02.23:08:19::SCWMssOS::Sw design exists and opened at  D:/work/VHDL/lab5_2/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2020-06-02.23:08:19::SCWReader::No isolation master present  
TRACE::2020-06-02.23:08:25::SCWPlatform::DSA given D:/work/VHDL/lab5_2/tempdsa/lab5_2.xsa
TRACE::2020-06-02.23:08:25::SCWPlatform::DSA absoulate path D:/work/VHDL/lab5_2/tempdsa/lab5_2.xsa
TRACE::2020-06-02.23:08:25::SCWPlatform:: Platform location is D:/work/VHDL/lab5_2/tempdsa
TRACE::2020-06-02.23:08:25::SCWPlatform:: Platform Path D:/work/VHDL/lab5_2/tempdsa/lab5_2.xsa
TRACE::2020-06-02.23:08:25::SCWPlatform:: Unique name xilinx:arty-a7-35::0.0
TRACE::2020-06-02.23:08:25::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-06-02.23:08:25::SCWMssOS::Doing hw sync for the mss in domain: standalone_domain
TRACE::2020-06-02.23:08:25::SCWPlatform::Trying to open the hw design at D:/work/VHDL/lab5_2/hw/lab5_2.xsa
TRACE::2020-06-02.23:08:25::SCWPlatform::DSA given D:/work/VHDL/lab5_2/hw/lab5_2.xsa
TRACE::2020-06-02.23:08:25::SCWPlatform::DSA absoulate path D:/work/VHDL/lab5_2/hw/lab5_2.xsa
TRACE::2020-06-02.23:08:25::SCWPlatform::DSA directory D:/work/VHDL/lab5_2/hw
TRACE::2020-06-02.23:08:25::SCWPlatform:: Platform Path D:/work/VHDL/lab5_2/hw/lab5_2.xsa
TRACE::2020-06-02.23:08:25::SCWPlatform:: Unique name xilinx:arty-a7-35::0.0
TRACE::2020-06-02.23:08:25::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2020-06-02.23:08:25::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2020-06-02.23:08:25::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-06-02.23:08:25::SCWPlatform::Trying to open the hw design at D:/work/VHDL/lab5_2/hw/lab5_2.xsa
TRACE::2020-06-02.23:08:25::SCWPlatform::DSA given D:/work/VHDL/lab5_2/hw/lab5_2.xsa
TRACE::2020-06-02.23:08:25::SCWPlatform::DSA absoulate path D:/work/VHDL/lab5_2/hw/lab5_2.xsa
TRACE::2020-06-02.23:08:25::SCWPlatform::DSA directory D:/work/VHDL/lab5_2/hw
TRACE::2020-06-02.23:08:25::SCWPlatform:: Platform Path D:/work/VHDL/lab5_2/hw/lab5_2.xsa
TRACE::2020-06-02.23:08:25::SCWPlatform:: Unique name xilinx:arty-a7-35::0.0
TRACE::2020-06-02.23:08:25::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2020-06-02.23:08:25::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2020-06-02.23:08:25::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-06-02.23:08:25::SCWMssOS::Checking the sw design at  D:/work/VHDL/lab5_2/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2020-06-02.23:08:25::SCWMssOS::DEBUG:  swdes dump  D:/work/VHDL/lab5_2/microblaze_0/standalone_domain/bsp/system.mss|system||

TRACE::2020-06-02.23:08:25::SCWMssOS::Sw design exists and opened at  D:/work/VHDL/lab5_2/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2020-06-02.23:08:25::SCWPlatform::Trying to open the hw design at D:/work/VHDL/lab5_2/tempdsa/lab5_2.xsa
TRACE::2020-06-02.23:08:25::SCWPlatform::DSA given D:/work/VHDL/lab5_2/tempdsa/lab5_2.xsa
TRACE::2020-06-02.23:08:25::SCWPlatform::DSA absoulate path D:/work/VHDL/lab5_2/tempdsa/lab5_2.xsa
TRACE::2020-06-02.23:08:25::SCWPlatform::DSA directory D:/work/VHDL/lab5_2/tempdsa
TRACE::2020-06-02.23:08:25::SCWPlatform:: Platform Path D:/work/VHDL/lab5_2/tempdsa/lab5_2.xsa
TRACE::2020-06-02.23:08:25::SCWPlatform:: Unique name xilinx:arty-a7-35::0.0
TRACE::2020-06-02.23:08:25::SCWPlatform::update - Opened existing hwdb design_1_wrapper_1
TRACE::2020-06-02.23:08:25::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-06-02.23:08:25::SCWMssOS::Completed hw sync for the mss in domain: standalone_domain
TRACE::2020-06-02.23:08:25::SCWPlatform::Trying to open the hw design at D:/work/VHDL/lab5_2/hw/lab5_2.xsa
TRACE::2020-06-02.23:08:25::SCWPlatform::DSA given D:/work/VHDL/lab5_2/hw/lab5_2.xsa
TRACE::2020-06-02.23:08:25::SCWPlatform::DSA absoulate path D:/work/VHDL/lab5_2/hw/lab5_2.xsa
TRACE::2020-06-02.23:08:25::SCWPlatform::DSA directory D:/work/VHDL/lab5_2/hw
TRACE::2020-06-02.23:08:25::SCWPlatform:: Platform Path D:/work/VHDL/lab5_2/hw/lab5_2.xsa
TRACE::2020-06-02.23:08:25::SCWPlatform:: Unique name xilinx:arty-a7-35::0.0
TRACE::2020-06-02.23:08:25::SCWPlatform::Do not have an existing db opened. 
TRACE::2020-06-02.23:08:25::SCWPlatform::Opened new HwDB with name design_1_wrapper_2
TRACE::2020-06-02.23:08:25::SCWPlatform::Trying to open the hw design at D:/work/VHDL/lab5_2/hw/lab5_2.xsa
TRACE::2020-06-02.23:08:25::SCWPlatform::DSA given D:/work/VHDL/lab5_2/hw/lab5_2.xsa
TRACE::2020-06-02.23:08:25::SCWPlatform::DSA absoulate path D:/work/VHDL/lab5_2/hw/lab5_2.xsa
TRACE::2020-06-02.23:08:25::SCWPlatform::DSA directory D:/work/VHDL/lab5_2/hw
TRACE::2020-06-02.23:08:25::SCWPlatform:: Platform Path D:/work/VHDL/lab5_2/hw/lab5_2.xsa
TRACE::2020-06-02.23:08:25::SCWPlatform:: Unique name xilinx:arty-a7-35::0.0
TRACE::2020-06-02.23:08:25::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_2
TRACE::2020-06-02.23:08:25::SCWPlatform::Opened existing hwdb design_1_wrapper_2
TRACE::2020-06-02.23:08:25::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-06-02.23:08:25::SCWMssOS::Checking the sw design at  D:/work/VHDL/lab5_2/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2020-06-02.23:08:25::SCWMssOS::DEBUG:  swdes dump  D:/work/VHDL/lab5_2/microblaze_0/standalone_domain/bsp/system.mss|system||

TRACE::2020-06-02.23:08:25::SCWMssOS::Sw design exists and opened at  D:/work/VHDL/lab5_2/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2020-06-02.23:08:25::SCWWriter::formatted JSON is {
	"platformName":	"lab5_2",
	"sprVersion":	"2.0",
	"mode":	"gui",
	"dsaType":	"Fixed",
	"platformDesc":	"lab5_2",
	"platHandOff":	"D:/work/VHDL/lab5/lab5_2/lab5_2.xsa",
	"platIntHandOff":	"<platformDir>/hw/lab5_2.xsa",
	"deviceType":	"FPGA",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	"",
	"platActiveSys":	"lab5_2",
	"systems":	[{
			"systemName":	"lab5_2",
			"systemDesc":	"lab5_2",
			"sysIsBootAutoGen":	"true",
			"systemDispName":	"lab5_2",
			"sysActiveDom":	"standalone_domain",
			"sysDefaultDom":	"standalone_domain",
			"domains":	[{
					"domainName":	"standalone_domain",
					"domainDispName":	"standalone on microblaze_0",
					"domainDesc":	"standalone_domain",
					"processors":	"microblaze_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"debugEnable":	"False",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.1",
					"mssFile":	"",
					"md5Digest":	"809f2fc985770cb5c6993358030a506d",
					"compatibleApp":	"",
					"domType":	"mssDomain",
					"arch":	"32-bit",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	[],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}]
		}]
}
LOG::2020-06-02.23:08:45::SCWPlatform::Started generating the artifacts platform lab5_2
TRACE::2020-06-02.23:08:45::SCWPlatform::Sanity checking of platform is completed
LOG::2020-06-02.23:08:45::SCWPlatform::Started generating the artifacts for system configuration lab5_2
LOG::2020-06-02.23:08:45::SCWSystem::Checking the domain standalone_domain
LOG::2020-06-02.23:08:45::SCWSystem::Not a boot domain 
LOG::2020-06-02.23:08:45::SCWSystem::Started Processing the domain standalone_domain
TRACE::2020-06-02.23:08:45::SCWDomain::Generating domain artifcats
TRACE::2020-06-02.23:08:45::SCWMssOS::Generating standalone artifcats
TRACE::2020-06-02.23:08:45::SCWMssOS:: Copying the user libraries. 
TRACE::2020-06-02.23:08:45::SCWPlatform::Trying to open the hw design at D:/work/VHDL/lab5_2/hw/lab5_2.xsa
TRACE::2020-06-02.23:08:45::SCWPlatform::DSA given D:/work/VHDL/lab5_2/hw/lab5_2.xsa
TRACE::2020-06-02.23:08:45::SCWPlatform::DSA absoulate path D:/work/VHDL/lab5_2/hw/lab5_2.xsa
TRACE::2020-06-02.23:08:45::SCWPlatform::DSA directory D:/work/VHDL/lab5_2/hw
TRACE::2020-06-02.23:08:45::SCWPlatform:: Platform Path D:/work/VHDL/lab5_2/hw/lab5_2.xsa
TRACE::2020-06-02.23:08:45::SCWPlatform:: Unique name xilinx:arty-a7-35::0.0
TRACE::2020-06-02.23:08:45::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_2
TRACE::2020-06-02.23:08:45::SCWPlatform::Opened existing hwdb design_1_wrapper_2
TRACE::2020-06-02.23:08:45::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-06-02.23:08:45::SCWMssOS::Checking the sw design at  D:/work/VHDL/lab5_2/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2020-06-02.23:08:45::SCWMssOS::DEBUG:  swdes dump  D:/work/VHDL/lab5_2/microblaze_0/standalone_domain/bsp/system.mss|system||

TRACE::2020-06-02.23:08:45::SCWMssOS::Sw design exists and opened at  D:/work/VHDL/lab5_2/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2020-06-02.23:08:45::SCWMssOS::Completed writing the mss file at D:/work/VHDL/lab5_2/microblaze_0/standalone_domain/bsp
TRACE::2020-06-02.23:08:45::SCWMssOS::Mss edits present, copying mssfile into export location D:/work/VHDL/lab5_2/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2020-06-02.23:08:45::SCWMssOS::bsp generated is upto date with the mss file. Skipping bsp generation.
TRACE::2020-06-02.23:08:45::SCWMssOS::BSP is already built. skipping the bsp build ... 
TRACE::2020-06-02.23:08:45::SCWDomain::Skipping the build for domain :  standalone_domain
TRACE::2020-06-02.23:08:45::SCWMssOS::skipping the bsp build ... 
TRACE::2020-06-02.23:08:45::SCWMssOS::Copying to export directory.
TRACE::2020-06-02.23:08:46::SCWMssOS:: Checking if to create the Supporting Applications
TRACE::2020-06-02.23:08:46::SCWMssOS:: No Linux domain exists, trying to generate FSBL 
LOG::2020-06-02.23:08:46::SCWSystem::Completed Processing the domain standalone_domain
LOG::2020-06-02.23:08:46::SCWSystem::Completed Processing the sysconfig lab5_2
LOG::2020-06-02.23:08:46::SCWPlatform::Completed generating the artifacts for system configuration lab5_2
TRACE::2020-06-02.23:08:46::SCWPlatform::Started preparing the platform 
TRACE::2020-06-02.23:08:46::SCWSystem::Writing the bif file for system config lab5_2
TRACE::2020-06-02.23:08:46::SCWSystem::dir created 
TRACE::2020-06-02.23:08:46::SCWSystem::Writing the bif 
TRACE::2020-06-02.23:08:46::SCWPlatform::Started writing the spfm file 
TRACE::2020-06-02.23:08:46::SCWPlatform::Started writing the xpfm file 
TRACE::2020-06-02.23:08:46::SCWPlatform::Completed generating the platform
TRACE::2020-06-02.23:08:46::SCWPlatform::Trying to open the hw design at D:/work/VHDL/lab5_2/hw/lab5_2.xsa
TRACE::2020-06-02.23:08:46::SCWPlatform::DSA given D:/work/VHDL/lab5_2/hw/lab5_2.xsa
TRACE::2020-06-02.23:08:46::SCWPlatform::DSA absoulate path D:/work/VHDL/lab5_2/hw/lab5_2.xsa
TRACE::2020-06-02.23:08:46::SCWPlatform::DSA directory D:/work/VHDL/lab5_2/hw
TRACE::2020-06-02.23:08:46::SCWPlatform:: Platform Path D:/work/VHDL/lab5_2/hw/lab5_2.xsa
TRACE::2020-06-02.23:08:46::SCWPlatform:: Unique name xilinx:arty-a7-35::0.0
TRACE::2020-06-02.23:08:46::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_2
TRACE::2020-06-02.23:08:46::SCWPlatform::Opened existing hwdb design_1_wrapper_2
TRACE::2020-06-02.23:08:46::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-06-02.23:08:46::SCWMssOS::Checking the sw design at  D:/work/VHDL/lab5_2/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2020-06-02.23:08:46::SCWMssOS::DEBUG:  swdes dump  D:/work/VHDL/lab5_2/microblaze_0/standalone_domain/bsp/system.mss|system||

TRACE::2020-06-02.23:08:46::SCWMssOS::Sw design exists and opened at  D:/work/VHDL/lab5_2/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2020-06-02.23:08:46::SCWWriter::formatted JSON is {
	"platformName":	"lab5_2",
	"sprVersion":	"2.0",
	"mode":	"gui",
	"dsaType":	"Fixed",
	"platformDesc":	"lab5_2",
	"platHandOff":	"D:/work/VHDL/lab5/lab5_2/lab5_2.xsa",
	"platIntHandOff":	"<platformDir>/hw/lab5_2.xsa",
	"deviceType":	"FPGA",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	"",
	"platActiveSys":	"lab5_2",
	"systems":	[{
			"systemName":	"lab5_2",
			"systemDesc":	"lab5_2",
			"sysIsBootAutoGen":	"true",
			"systemDispName":	"lab5_2",
			"sysActiveDom":	"standalone_domain",
			"sysDefaultDom":	"standalone_domain",
			"domains":	[{
					"domainName":	"standalone_domain",
					"domainDispName":	"standalone on microblaze_0",
					"domainDesc":	"standalone_domain",
					"processors":	"microblaze_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"debugEnable":	"False",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.1",
					"mssFile":	"",
					"md5Digest":	"809f2fc985770cb5c6993358030a506d",
					"compatibleApp":	"",
					"domType":	"mssDomain",
					"arch":	"32-bit",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	[],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}]
		}]
}
KEYINFO::2020-06-02.23:08:46::SCWPlatform::updated the xpfm file.
TRACE::2020-06-02.23:08:56::SCWPlatform::Trying to open the hw design at D:/work/VHDL/lab5_2/hw/lab5_2.xsa
TRACE::2020-06-02.23:08:56::SCWPlatform::DSA given D:/work/VHDL/lab5_2/hw/lab5_2.xsa
TRACE::2020-06-02.23:08:56::SCWPlatform::DSA absoulate path D:/work/VHDL/lab5_2/hw/lab5_2.xsa
TRACE::2020-06-02.23:08:56::SCWPlatform::DSA directory D:/work/VHDL/lab5_2/hw
TRACE::2020-06-02.23:08:56::SCWPlatform:: Platform Path D:/work/VHDL/lab5_2/hw/lab5_2.xsa
TRACE::2020-06-02.23:08:56::SCWPlatform:: Unique name xilinx:arty-a7-35::0.0
TRACE::2020-06-02.23:08:56::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_2
TRACE::2020-06-02.23:08:56::SCWPlatform::Opened existing hwdb design_1_wrapper_2
TRACE::2020-06-02.23:08:56::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-06-02.23:08:56::SCWMssOS::Checking the sw design at  D:/work/VHDL/lab5_2/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2020-06-02.23:08:56::SCWMssOS::DEBUG:  swdes dump  D:/work/VHDL/lab5_2/microblaze_0/standalone_domain/bsp/system.mss|system||

TRACE::2020-06-02.23:08:56::SCWMssOS::Sw design exists and opened at  D:/work/VHDL/lab5_2/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2020-06-04.21:47:07::SCWPlatform::Clearing the existing platform
TRACE::2020-06-04.21:47:07::SCWSystem::Clearing the existing sysconfig
TRACE::2020-06-04.21:47:07::SCWMssOS::Removing the swdes entry for  D:/work/VHDL/lab5_2/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2020-06-04.21:47:08::SCWSystem::Clearing the domains completed.
TRACE::2020-06-04.21:47:08::SCWPlatform::Clearing the opened hw db.
TRACE::2020-06-04.21:47:08::SCWPlatform::DSA given D:/work/VHDL/lab5_2/hw/lab5_2.xsa
TRACE::2020-06-04.21:47:08::SCWPlatform::DSA absoulate path D:/work/VHDL/lab5_2/hw/lab5_2.xsa
TRACE::2020-06-04.21:47:08::SCWPlatform:: Platform location is D:/work/VHDL/lab5_2/hw
TRACE::2020-06-04.21:47:08::SCWPlatform:: Platform Path D:/work/VHDL/lab5_2/hw/lab5_2.xsa
TRACE::2020-06-04.21:47:08::SCWPlatform:: Unique name xilinx:arty-a7-35::0.0
TRACE::2020-06-04.21:47:08::SCWPlatform::Removing the HwDB with name D:/work/VHDL/lab5_2/hw/lab5_2.xsa
TRACE::2020-06-04.21:47:09::SCWPlatform::Trying to open the hw design at D:/work/VHDL/lab5_2/hw/lab5_2.xsa
TRACE::2020-06-04.21:47:09::SCWPlatform::DSA given D:/work/VHDL/lab5_2/hw/lab5_2.xsa
TRACE::2020-06-04.21:47:09::SCWPlatform::DSA absoulate path D:/work/VHDL/lab5_2/hw/lab5_2.xsa
TRACE::2020-06-04.21:47:09::SCWPlatform::DSA directory D:/work/VHDL/lab5_2/hw
TRACE::2020-06-04.21:47:09::SCWPlatform:: Platform Path D:/work/VHDL/lab5_2/hw/lab5_2.xsa
TRACE::2020-06-04.21:47:09::SCWPlatform:: Unique name xilinx:arty-a7-35::0.0
TRACE::2020-06-04.21:47:09::SCWPlatform::Do not have an existing db opened. 
TRACE::2020-06-04.21:47:10::SCWPlatform::Opened new HwDB with name design_1_wrapper_4
TRACE::2020-06-04.21:47:10::SCWReader::Active system found as  lab5_2
TRACE::2020-06-04.21:47:10::SCWReader::Handling sysconfig lab5_2
TRACE::2020-06-04.21:47:10::SCWDomain::checking for install qemu data   : 
TRACE::2020-06-04.21:47:10::SCWPlatform::Trying to open the hw design at D:/work/VHDL/lab5_2/hw/lab5_2.xsa
TRACE::2020-06-04.21:47:10::SCWPlatform::DSA given D:/work/VHDL/lab5_2/hw/lab5_2.xsa
TRACE::2020-06-04.21:47:10::SCWPlatform::DSA absoulate path D:/work/VHDL/lab5_2/hw/lab5_2.xsa
TRACE::2020-06-04.21:47:10::SCWPlatform::DSA directory D:/work/VHDL/lab5_2/hw
TRACE::2020-06-04.21:47:10::SCWPlatform:: Platform Path D:/work/VHDL/lab5_2/hw/lab5_2.xsa
TRACE::2020-06-04.21:47:10::SCWPlatform:: Unique name xilinx:arty-a7-35::0.0
TRACE::2020-06-04.21:47:10::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_4
TRACE::2020-06-04.21:47:10::SCWPlatform::Opened existing hwdb design_1_wrapper_4
TRACE::2020-06-04.21:47:10::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-06-04.21:47:10::SCWPlatform::Trying to open the hw design at D:/work/VHDL/lab5_2/hw/lab5_2.xsa
TRACE::2020-06-04.21:47:10::SCWPlatform::DSA given D:/work/VHDL/lab5_2/hw/lab5_2.xsa
TRACE::2020-06-04.21:47:10::SCWPlatform::DSA absoulate path D:/work/VHDL/lab5_2/hw/lab5_2.xsa
TRACE::2020-06-04.21:47:10::SCWPlatform::DSA directory D:/work/VHDL/lab5_2/hw
TRACE::2020-06-04.21:47:10::SCWPlatform:: Platform Path D:/work/VHDL/lab5_2/hw/lab5_2.xsa
TRACE::2020-06-04.21:47:10::SCWPlatform:: Unique name xilinx:arty-a7-35::0.0
TRACE::2020-06-04.21:47:10::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_4
TRACE::2020-06-04.21:47:10::SCWPlatform::Opened existing hwdb design_1_wrapper_4
TRACE::2020-06-04.21:47:10::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-06-04.21:47:10::SCWPlatform::Trying to open the hw design at D:/work/VHDL/lab5_2/hw/lab5_2.xsa
TRACE::2020-06-04.21:47:10::SCWPlatform::DSA given D:/work/VHDL/lab5_2/hw/lab5_2.xsa
TRACE::2020-06-04.21:47:10::SCWPlatform::DSA absoulate path D:/work/VHDL/lab5_2/hw/lab5_2.xsa
TRACE::2020-06-04.21:47:10::SCWPlatform::DSA directory D:/work/VHDL/lab5_2/hw
TRACE::2020-06-04.21:47:10::SCWPlatform:: Platform Path D:/work/VHDL/lab5_2/hw/lab5_2.xsa
TRACE::2020-06-04.21:47:10::SCWPlatform:: Unique name xilinx:arty-a7-35::0.0
TRACE::2020-06-04.21:47:10::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_4
TRACE::2020-06-04.21:47:10::SCWPlatform::Opened existing hwdb design_1_wrapper_4
TRACE::2020-06-04.21:47:10::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-06-04.21:47:10::SCWMssOS::Checking the sw design at  D:/work/VHDL/lab5_2/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2020-06-04.21:47:10::SCWMssOS::DEBUG:  swdes dump  
TRACE::2020-06-04.21:47:10::SCWMssOS::No sw design opened at  D:/work/VHDL/lab5_2/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2020-06-04.21:47:10::SCWMssOS::mss exists loading the mss file  D:/work/VHDL/lab5_2/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2020-06-04.21:47:10::SCWMssOS::Opened the sw design from mss  D:/work/VHDL/lab5_2/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2020-06-04.21:47:10::SCWMssOS::Adding the swdes entry D:/work/VHDL/lab5_2/microblaze_0/standalone_domain/bsp/system.mss with des name system
TRACE::2020-06-04.21:47:10::SCWMssOS::updating the scw layer about changes
TRACE::2020-06-04.21:47:10::SCWMssOS::Opened the sw design.  D:/work/VHDL/lab5_2/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2020-06-04.21:47:10::SCWReader::Adding prebuilt librarypaths as   
TRACE::2020-06-04.21:47:10::SCWReader::Adding prebuilt incpaths  as   
TRACE::2020-06-04.21:47:10::SCWPlatform::Trying to open the hw design at D:/work/VHDL/lab5_2/hw/lab5_2.xsa
TRACE::2020-06-04.21:47:10::SCWPlatform::DSA given D:/work/VHDL/lab5_2/hw/lab5_2.xsa
TRACE::2020-06-04.21:47:10::SCWPlatform::DSA absoulate path D:/work/VHDL/lab5_2/hw/lab5_2.xsa
TRACE::2020-06-04.21:47:10::SCWPlatform::DSA directory D:/work/VHDL/lab5_2/hw
TRACE::2020-06-04.21:47:10::SCWPlatform:: Platform Path D:/work/VHDL/lab5_2/hw/lab5_2.xsa
TRACE::2020-06-04.21:47:10::SCWPlatform:: Unique name xilinx:arty-a7-35::0.0
TRACE::2020-06-04.21:47:10::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_4
TRACE::2020-06-04.21:47:10::SCWPlatform::Opened existing hwdb design_1_wrapper_4
TRACE::2020-06-04.21:47:10::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-06-04.21:47:10::SCWMssOS::Checking the sw design at  D:/work/VHDL/lab5_2/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2020-06-04.21:47:10::SCWMssOS::DEBUG:  swdes dump  D:/work/VHDL/lab5_2/microblaze_0/standalone_domain/bsp/system.mss|system||

TRACE::2020-06-04.21:47:10::SCWMssOS::Sw design exists and opened at  D:/work/VHDL/lab5_2/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2020-06-04.21:47:10::SCWReader::No isolation master present  
TRACE::2020-06-04.21:48:35::SCWPlatform::DSA given D:/work/VHDL/lab5_2/tempdsa/lab5_2.xsa
TRACE::2020-06-04.21:48:35::SCWPlatform::DSA absoulate path D:/work/VHDL/lab5_2/tempdsa/lab5_2.xsa
TRACE::2020-06-04.21:48:35::SCWPlatform:: Platform location is D:/work/VHDL/lab5_2/tempdsa
TRACE::2020-06-04.21:48:35::SCWPlatform:: Platform Path D:/work/VHDL/lab5_2/tempdsa/lab5_2.xsa
TRACE::2020-06-04.21:48:35::SCWPlatform:: Unique name xilinx:arty-a7-35::0.0
TRACE::2020-06-04.21:48:36::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-06-04.21:48:36::SCWMssOS::Doing hw sync for the mss in domain: standalone_domain
TRACE::2020-06-04.21:48:36::SCWPlatform::Trying to open the hw design at D:/work/VHDL/lab5_2/hw/lab5_2.xsa
TRACE::2020-06-04.21:48:36::SCWPlatform::DSA given D:/work/VHDL/lab5_2/hw/lab5_2.xsa
TRACE::2020-06-04.21:48:36::SCWPlatform::DSA absoulate path D:/work/VHDL/lab5_2/hw/lab5_2.xsa
TRACE::2020-06-04.21:48:36::SCWPlatform::DSA directory D:/work/VHDL/lab5_2/hw
TRACE::2020-06-04.21:48:36::SCWPlatform:: Platform Path D:/work/VHDL/lab5_2/hw/lab5_2.xsa
TRACE::2020-06-04.21:48:36::SCWPlatform:: Unique name xilinx:arty-a7-35::0.0
TRACE::2020-06-04.21:48:36::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_4
TRACE::2020-06-04.21:48:36::SCWPlatform::Opened existing hwdb design_1_wrapper_4
TRACE::2020-06-04.21:48:36::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-06-04.21:48:36::SCWPlatform::Trying to open the hw design at D:/work/VHDL/lab5_2/hw/lab5_2.xsa
TRACE::2020-06-04.21:48:36::SCWPlatform::DSA given D:/work/VHDL/lab5_2/hw/lab5_2.xsa
TRACE::2020-06-04.21:48:36::SCWPlatform::DSA absoulate path D:/work/VHDL/lab5_2/hw/lab5_2.xsa
TRACE::2020-06-04.21:48:36::SCWPlatform::DSA directory D:/work/VHDL/lab5_2/hw
TRACE::2020-06-04.21:48:36::SCWPlatform:: Platform Path D:/work/VHDL/lab5_2/hw/lab5_2.xsa
TRACE::2020-06-04.21:48:36::SCWPlatform:: Unique name xilinx:arty-a7-35::0.0
TRACE::2020-06-04.21:48:36::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_4
TRACE::2020-06-04.21:48:36::SCWPlatform::Opened existing hwdb design_1_wrapper_4
TRACE::2020-06-04.21:48:36::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-06-04.21:48:36::SCWMssOS::Checking the sw design at  D:/work/VHDL/lab5_2/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2020-06-04.21:48:36::SCWMssOS::DEBUG:  swdes dump  D:/work/VHDL/lab5_2/microblaze_0/standalone_domain/bsp/system.mss|system||

TRACE::2020-06-04.21:48:36::SCWMssOS::Sw design exists and opened at  D:/work/VHDL/lab5_2/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2020-06-04.21:48:36::SCWPlatform::Trying to open the hw design at D:/work/VHDL/lab5_2/tempdsa/lab5_2.xsa
TRACE::2020-06-04.21:48:36::SCWPlatform::DSA given D:/work/VHDL/lab5_2/tempdsa/lab5_2.xsa
TRACE::2020-06-04.21:48:36::SCWPlatform::DSA absoulate path D:/work/VHDL/lab5_2/tempdsa/lab5_2.xsa
TRACE::2020-06-04.21:48:36::SCWPlatform::DSA directory D:/work/VHDL/lab5_2/tempdsa
TRACE::2020-06-04.21:48:36::SCWPlatform:: Platform Path D:/work/VHDL/lab5_2/tempdsa/lab5_2.xsa
TRACE::2020-06-04.21:48:36::SCWPlatform:: Unique name xilinx:arty-a7-35::0.0
TRACE::2020-06-04.21:48:36::SCWPlatform::update - Opened existing hwdb design_1_wrapper_5
TRACE::2020-06-04.21:48:36::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-06-04.21:48:36::SCWMssOS::Completed hw sync for the mss in domain: standalone_domain
TRACE::2020-06-04.21:48:36::SCWPlatform::Trying to open the hw design at D:/work/VHDL/lab5_2/hw/lab5_2.xsa
TRACE::2020-06-04.21:48:36::SCWPlatform::DSA given D:/work/VHDL/lab5_2/hw/lab5_2.xsa
TRACE::2020-06-04.21:48:36::SCWPlatform::DSA absoulate path D:/work/VHDL/lab5_2/hw/lab5_2.xsa
TRACE::2020-06-04.21:48:36::SCWPlatform::DSA directory D:/work/VHDL/lab5_2/hw
TRACE::2020-06-04.21:48:36::SCWPlatform:: Platform Path D:/work/VHDL/lab5_2/hw/lab5_2.xsa
TRACE::2020-06-04.21:48:36::SCWPlatform:: Unique name xilinx:arty-a7-35::0.0
TRACE::2020-06-04.21:48:36::SCWPlatform::Do not have an existing db opened. 
TRACE::2020-06-04.21:48:36::SCWPlatform::Opened new HwDB with name design_1_wrapper_6
TRACE::2020-06-04.21:48:36::SCWPlatform::Trying to open the hw design at D:/work/VHDL/lab5_2/hw/lab5_2.xsa
TRACE::2020-06-04.21:48:36::SCWPlatform::DSA given D:/work/VHDL/lab5_2/hw/lab5_2.xsa
TRACE::2020-06-04.21:48:36::SCWPlatform::DSA absoulate path D:/work/VHDL/lab5_2/hw/lab5_2.xsa
TRACE::2020-06-04.21:48:36::SCWPlatform::DSA directory D:/work/VHDL/lab5_2/hw
TRACE::2020-06-04.21:48:36::SCWPlatform:: Platform Path D:/work/VHDL/lab5_2/hw/lab5_2.xsa
TRACE::2020-06-04.21:48:36::SCWPlatform:: Unique name xilinx:arty-a7-35::0.0
TRACE::2020-06-04.21:48:36::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_6
TRACE::2020-06-04.21:48:36::SCWPlatform::Opened existing hwdb design_1_wrapper_6
TRACE::2020-06-04.21:48:36::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-06-04.21:48:36::SCWMssOS::Checking the sw design at  D:/work/VHDL/lab5_2/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2020-06-04.21:48:36::SCWMssOS::DEBUG:  swdes dump  D:/work/VHDL/lab5_2/microblaze_0/standalone_domain/bsp/system.mss|system||

TRACE::2020-06-04.21:48:36::SCWMssOS::Sw design exists and opened at  D:/work/VHDL/lab5_2/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2020-06-04.21:48:36::SCWWriter::formatted JSON is {
	"platformName":	"lab5_2",
	"sprVersion":	"2.0",
	"mode":	"gui",
	"dsaType":	"Fixed",
	"platformDesc":	"lab5_2",
	"platHandOff":	"D:/work/VHDL/lab5/lab5_2/lab5_2.xsa",
	"platIntHandOff":	"<platformDir>/hw/lab5_2.xsa",
	"deviceType":	"FPGA",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	"",
	"platActiveSys":	"lab5_2",
	"systems":	[{
			"systemName":	"lab5_2",
			"systemDesc":	"lab5_2",
			"sysIsBootAutoGen":	"true",
			"systemDispName":	"lab5_2",
			"sysActiveDom":	"standalone_domain",
			"sysDefaultDom":	"standalone_domain",
			"domains":	[{
					"domainName":	"standalone_domain",
					"domainDispName":	"standalone on microblaze_0",
					"domainDesc":	"standalone_domain",
					"processors":	"microblaze_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"debugEnable":	"False",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.1",
					"mssFile":	"",
					"md5Digest":	"809f2fc985770cb5c6993358030a506d",
					"compatibleApp":	"",
					"domType":	"mssDomain",
					"arch":	"32-bit",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	[],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}]
		}]
}
LOG::2020-06-04.21:48:52::SCWPlatform::Started generating the artifacts platform lab5_2
TRACE::2020-06-04.21:48:52::SCWPlatform::Sanity checking of platform is completed
LOG::2020-06-04.21:48:52::SCWPlatform::Started generating the artifacts for system configuration lab5_2
LOG::2020-06-04.21:48:52::SCWSystem::Checking the domain standalone_domain
LOG::2020-06-04.21:48:52::SCWSystem::Not a boot domain 
LOG::2020-06-04.21:48:52::SCWSystem::Started Processing the domain standalone_domain
TRACE::2020-06-04.21:48:52::SCWDomain::Generating domain artifcats
TRACE::2020-06-04.21:48:52::SCWMssOS::Generating standalone artifcats
TRACE::2020-06-04.21:48:52::SCWMssOS:: Copying the user libraries. 
TRACE::2020-06-04.21:48:52::SCWPlatform::Trying to open the hw design at D:/work/VHDL/lab5_2/hw/lab5_2.xsa
TRACE::2020-06-04.21:48:52::SCWPlatform::DSA given D:/work/VHDL/lab5_2/hw/lab5_2.xsa
TRACE::2020-06-04.21:48:52::SCWPlatform::DSA absoulate path D:/work/VHDL/lab5_2/hw/lab5_2.xsa
TRACE::2020-06-04.21:48:52::SCWPlatform::DSA directory D:/work/VHDL/lab5_2/hw
TRACE::2020-06-04.21:48:52::SCWPlatform:: Platform Path D:/work/VHDL/lab5_2/hw/lab5_2.xsa
TRACE::2020-06-04.21:48:52::SCWPlatform:: Unique name xilinx:arty-a7-35::0.0
TRACE::2020-06-04.21:48:52::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_6
TRACE::2020-06-04.21:48:52::SCWPlatform::Opened existing hwdb design_1_wrapper_6
TRACE::2020-06-04.21:48:52::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-06-04.21:48:52::SCWMssOS::Checking the sw design at  D:/work/VHDL/lab5_2/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2020-06-04.21:48:52::SCWMssOS::DEBUG:  swdes dump  D:/work/VHDL/lab5_2/microblaze_0/standalone_domain/bsp/system.mss|system||

TRACE::2020-06-04.21:48:52::SCWMssOS::Sw design exists and opened at  D:/work/VHDL/lab5_2/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2020-06-04.21:48:52::SCWMssOS::Completed writing the mss file at D:/work/VHDL/lab5_2/microblaze_0/standalone_domain/bsp
TRACE::2020-06-04.21:48:52::SCWMssOS::Mss edits present, copying mssfile into export location D:/work/VHDL/lab5_2/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2020-06-04.21:48:52::SCWMssOS::bsp generated is upto date with the mss file. Skipping bsp generation.
TRACE::2020-06-04.21:48:52::SCWMssOS::BSP is already built. skipping the bsp build ... 
TRACE::2020-06-04.21:48:52::SCWDomain::Skipping the build for domain :  standalone_domain
TRACE::2020-06-04.21:48:52::SCWMssOS::skipping the bsp build ... 
TRACE::2020-06-04.21:48:52::SCWMssOS::Copying to export directory.
TRACE::2020-06-04.21:48:53::SCWMssOS:: Checking if to create the Supporting Applications
TRACE::2020-06-04.21:48:53::SCWMssOS:: No Linux domain exists, trying to generate FSBL 
LOG::2020-06-04.21:48:53::SCWSystem::Completed Processing the domain standalone_domain
LOG::2020-06-04.21:48:53::SCWSystem::Completed Processing the sysconfig lab5_2
LOG::2020-06-04.21:48:53::SCWPlatform::Completed generating the artifacts for system configuration lab5_2
TRACE::2020-06-04.21:48:53::SCWPlatform::Started preparing the platform 
TRACE::2020-06-04.21:48:53::SCWSystem::Writing the bif file for system config lab5_2
TRACE::2020-06-04.21:48:53::SCWSystem::dir created 
TRACE::2020-06-04.21:48:53::SCWSystem::Writing the bif 
TRACE::2020-06-04.21:48:53::SCWPlatform::Started writing the spfm file 
TRACE::2020-06-04.21:48:53::SCWPlatform::Started writing the xpfm file 
TRACE::2020-06-04.21:48:53::SCWPlatform::Completed generating the platform
TRACE::2020-06-04.21:48:53::SCWPlatform::Trying to open the hw design at D:/work/VHDL/lab5_2/hw/lab5_2.xsa
TRACE::2020-06-04.21:48:53::SCWPlatform::DSA given D:/work/VHDL/lab5_2/hw/lab5_2.xsa
TRACE::2020-06-04.21:48:53::SCWPlatform::DSA absoulate path D:/work/VHDL/lab5_2/hw/lab5_2.xsa
TRACE::2020-06-04.21:48:53::SCWPlatform::DSA directory D:/work/VHDL/lab5_2/hw
TRACE::2020-06-04.21:48:53::SCWPlatform:: Platform Path D:/work/VHDL/lab5_2/hw/lab5_2.xsa
TRACE::2020-06-04.21:48:53::SCWPlatform:: Unique name xilinx:arty-a7-35::0.0
TRACE::2020-06-04.21:48:53::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_6
TRACE::2020-06-04.21:48:53::SCWPlatform::Opened existing hwdb design_1_wrapper_6
TRACE::2020-06-04.21:48:53::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-06-04.21:48:53::SCWMssOS::Checking the sw design at  D:/work/VHDL/lab5_2/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2020-06-04.21:48:53::SCWMssOS::DEBUG:  swdes dump  D:/work/VHDL/lab5_2/microblaze_0/standalone_domain/bsp/system.mss|system||

TRACE::2020-06-04.21:48:53::SCWMssOS::Sw design exists and opened at  D:/work/VHDL/lab5_2/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2020-06-04.21:48:53::SCWWriter::formatted JSON is {
	"platformName":	"lab5_2",
	"sprVersion":	"2.0",
	"mode":	"gui",
	"dsaType":	"Fixed",
	"platformDesc":	"lab5_2",
	"platHandOff":	"D:/work/VHDL/lab5/lab5_2/lab5_2.xsa",
	"platIntHandOff":	"<platformDir>/hw/lab5_2.xsa",
	"deviceType":	"FPGA",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	"",
	"platActiveSys":	"lab5_2",
	"systems":	[{
			"systemName":	"lab5_2",
			"systemDesc":	"lab5_2",
			"sysIsBootAutoGen":	"true",
			"systemDispName":	"lab5_2",
			"sysActiveDom":	"standalone_domain",
			"sysDefaultDom":	"standalone_domain",
			"domains":	[{
					"domainName":	"standalone_domain",
					"domainDispName":	"standalone on microblaze_0",
					"domainDesc":	"standalone_domain",
					"processors":	"microblaze_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"debugEnable":	"False",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.1",
					"mssFile":	"",
					"md5Digest":	"809f2fc985770cb5c6993358030a506d",
					"compatibleApp":	"",
					"domType":	"mssDomain",
					"arch":	"32-bit",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	[],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}]
		}]
}
KEYINFO::2020-06-04.21:48:53::SCWPlatform::updated the xpfm file.
TRACE::2020-06-04.21:49:03::SCWPlatform::Trying to open the hw design at D:/work/VHDL/lab5_2/hw/lab5_2.xsa
TRACE::2020-06-04.21:49:03::SCWPlatform::DSA given D:/work/VHDL/lab5_2/hw/lab5_2.xsa
TRACE::2020-06-04.21:49:03::SCWPlatform::DSA absoulate path D:/work/VHDL/lab5_2/hw/lab5_2.xsa
TRACE::2020-06-04.21:49:03::SCWPlatform::DSA directory D:/work/VHDL/lab5_2/hw
TRACE::2020-06-04.21:49:03::SCWPlatform:: Platform Path D:/work/VHDL/lab5_2/hw/lab5_2.xsa
TRACE::2020-06-04.21:49:03::SCWPlatform:: Unique name xilinx:arty-a7-35::0.0
TRACE::2020-06-04.21:49:03::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_6
TRACE::2020-06-04.21:49:03::SCWPlatform::Opened existing hwdb design_1_wrapper_6
TRACE::2020-06-04.21:49:03::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-06-04.21:49:03::SCWMssOS::Checking the sw design at  D:/work/VHDL/lab5_2/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2020-06-04.21:49:03::SCWMssOS::DEBUG:  swdes dump  D:/work/VHDL/lab5_2/microblaze_0/standalone_domain/bsp/system.mss|system||

TRACE::2020-06-04.21:49:03::SCWMssOS::Sw design exists and opened at  D:/work/VHDL/lab5_2/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2020-06-06.08:17:05::SCWPlatform::Clearing the existing platform
TRACE::2020-06-06.08:17:05::SCWSystem::Clearing the existing sysconfig
TRACE::2020-06-06.08:17:05::SCWMssOS::Removing the swdes entry for  D:/work/VHDL/lab5_2/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2020-06-06.08:17:05::SCWSystem::Clearing the domains completed.
TRACE::2020-06-06.08:17:05::SCWPlatform::Clearing the opened hw db.
TRACE::2020-06-06.08:17:05::SCWPlatform::DSA given D:/work/VHDL/lab5_2/hw/lab5_2.xsa
TRACE::2020-06-06.08:17:05::SCWPlatform::DSA absoulate path D:/work/VHDL/lab5_2/hw/lab5_2.xsa
TRACE::2020-06-06.08:17:05::SCWPlatform:: Platform location is D:/work/VHDL/lab5_2/hw
TRACE::2020-06-06.08:17:06::SCWPlatform:: Platform Path D:/work/VHDL/lab5_2/hw/lab5_2.xsa
TRACE::2020-06-06.08:17:06::SCWPlatform:: Unique name xilinx:arty-a7-35::0.0
TRACE::2020-06-06.08:17:06::SCWPlatform::Removing the HwDB with name D:/work/VHDL/lab5_2/hw/lab5_2.xsa
TRACE::2020-06-06.08:17:08::SCWPlatform::Trying to open the hw design at D:/work/VHDL/lab5_2/hw/lab5_2.xsa
TRACE::2020-06-06.08:17:08::SCWPlatform::DSA given D:/work/VHDL/lab5_2/hw/lab5_2.xsa
TRACE::2020-06-06.08:17:08::SCWPlatform::DSA absoulate path D:/work/VHDL/lab5_2/hw/lab5_2.xsa
TRACE::2020-06-06.08:17:08::SCWPlatform::DSA directory D:/work/VHDL/lab5_2/hw
TRACE::2020-06-06.08:17:08::SCWPlatform:: Platform Path D:/work/VHDL/lab5_2/hw/lab5_2.xsa
TRACE::2020-06-06.08:17:08::SCWPlatform:: Unique name xilinx:arty-a7-35::0.0
TRACE::2020-06-06.08:17:08::SCWPlatform::Do not have an existing db opened. 
TRACE::2020-06-06.08:17:13::SCWPlatform::Opened new HwDB with name design_1_wrapper_8
TRACE::2020-06-06.08:17:13::SCWReader::Active system found as  lab5_2
TRACE::2020-06-06.08:17:13::SCWReader::Handling sysconfig lab5_2
TRACE::2020-06-06.08:17:14::SCWDomain::checking for install qemu data   : 
TRACE::2020-06-06.08:17:14::SCWPlatform::Trying to open the hw design at D:/work/VHDL/lab5_2/hw/lab5_2.xsa
TRACE::2020-06-06.08:17:14::SCWPlatform::DSA given D:/work/VHDL/lab5_2/hw/lab5_2.xsa
TRACE::2020-06-06.08:17:14::SCWPlatform::DSA absoulate path D:/work/VHDL/lab5_2/hw/lab5_2.xsa
TRACE::2020-06-06.08:17:14::SCWPlatform::DSA directory D:/work/VHDL/lab5_2/hw
TRACE::2020-06-06.08:17:14::SCWPlatform:: Platform Path D:/work/VHDL/lab5_2/hw/lab5_2.xsa
TRACE::2020-06-06.08:17:14::SCWPlatform:: Unique name xilinx:arty-a7-35::0.0
TRACE::2020-06-06.08:17:14::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_8
TRACE::2020-06-06.08:17:14::SCWPlatform::Opened existing hwdb design_1_wrapper_8
TRACE::2020-06-06.08:17:14::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-06-06.08:17:14::SCWPlatform::Trying to open the hw design at D:/work/VHDL/lab5_2/hw/lab5_2.xsa
TRACE::2020-06-06.08:17:14::SCWPlatform::DSA given D:/work/VHDL/lab5_2/hw/lab5_2.xsa
TRACE::2020-06-06.08:17:14::SCWPlatform::DSA absoulate path D:/work/VHDL/lab5_2/hw/lab5_2.xsa
TRACE::2020-06-06.08:17:14::SCWPlatform::DSA directory D:/work/VHDL/lab5_2/hw
TRACE::2020-06-06.08:17:14::SCWPlatform:: Platform Path D:/work/VHDL/lab5_2/hw/lab5_2.xsa
TRACE::2020-06-06.08:17:14::SCWPlatform:: Unique name xilinx:arty-a7-35::0.0
TRACE::2020-06-06.08:17:14::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_8
TRACE::2020-06-06.08:17:14::SCWPlatform::Opened existing hwdb design_1_wrapper_8
TRACE::2020-06-06.08:17:14::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-06-06.08:17:14::SCWPlatform::Trying to open the hw design at D:/work/VHDL/lab5_2/hw/lab5_2.xsa
TRACE::2020-06-06.08:17:14::SCWPlatform::DSA given D:/work/VHDL/lab5_2/hw/lab5_2.xsa
TRACE::2020-06-06.08:17:14::SCWPlatform::DSA absoulate path D:/work/VHDL/lab5_2/hw/lab5_2.xsa
TRACE::2020-06-06.08:17:14::SCWPlatform::DSA directory D:/work/VHDL/lab5_2/hw
TRACE::2020-06-06.08:17:14::SCWPlatform:: Platform Path D:/work/VHDL/lab5_2/hw/lab5_2.xsa
TRACE::2020-06-06.08:17:14::SCWPlatform:: Unique name xilinx:arty-a7-35::0.0
TRACE::2020-06-06.08:17:14::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_8
TRACE::2020-06-06.08:17:14::SCWPlatform::Opened existing hwdb design_1_wrapper_8
TRACE::2020-06-06.08:17:14::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-06-06.08:17:14::SCWMssOS::Checking the sw design at  D:/work/VHDL/lab5_2/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2020-06-06.08:17:14::SCWMssOS::DEBUG:  swdes dump  
TRACE::2020-06-06.08:17:14::SCWMssOS::No sw design opened at  D:/work/VHDL/lab5_2/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2020-06-06.08:17:14::SCWMssOS::mss exists loading the mss file  D:/work/VHDL/lab5_2/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2020-06-06.08:17:14::SCWMssOS::Opened the sw design from mss  D:/work/VHDL/lab5_2/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2020-06-06.08:17:14::SCWMssOS::Adding the swdes entry D:/work/VHDL/lab5_2/microblaze_0/standalone_domain/bsp/system.mss with des name system
TRACE::2020-06-06.08:17:14::SCWMssOS::updating the scw layer about changes
TRACE::2020-06-06.08:17:15::SCWMssOS::Opened the sw design.  D:/work/VHDL/lab5_2/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2020-06-06.08:17:15::SCWReader::Adding prebuilt librarypaths as   
TRACE::2020-06-06.08:17:15::SCWReader::Adding prebuilt incpaths  as   
TRACE::2020-06-06.08:17:15::SCWPlatform::Trying to open the hw design at D:/work/VHDL/lab5_2/hw/lab5_2.xsa
TRACE::2020-06-06.08:17:15::SCWPlatform::DSA given D:/work/VHDL/lab5_2/hw/lab5_2.xsa
TRACE::2020-06-06.08:17:15::SCWPlatform::DSA absoulate path D:/work/VHDL/lab5_2/hw/lab5_2.xsa
TRACE::2020-06-06.08:17:15::SCWPlatform::DSA directory D:/work/VHDL/lab5_2/hw
TRACE::2020-06-06.08:17:15::SCWPlatform:: Platform Path D:/work/VHDL/lab5_2/hw/lab5_2.xsa
TRACE::2020-06-06.08:17:15::SCWPlatform:: Unique name xilinx:arty-a7-35::0.0
TRACE::2020-06-06.08:17:15::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_8
TRACE::2020-06-06.08:17:15::SCWPlatform::Opened existing hwdb design_1_wrapper_8
TRACE::2020-06-06.08:17:15::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-06-06.08:17:15::SCWMssOS::Checking the sw design at  D:/work/VHDL/lab5_2/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2020-06-06.08:17:15::SCWMssOS::DEBUG:  swdes dump  D:/work/VHDL/lab5_2/microblaze_0/standalone_domain/bsp/system.mss|system||

TRACE::2020-06-06.08:17:15::SCWMssOS::Sw design exists and opened at  D:/work/VHDL/lab5_2/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2020-06-06.08:17:15::SCWReader::No isolation master present  
TRACE::2020-06-06.08:17:36::SCWPlatform::DSA given D:/work/VHDL/lab5_2/tempdsa/lab5_2.xsa
TRACE::2020-06-06.08:17:36::SCWPlatform::DSA absoulate path D:/work/VHDL/lab5_2/tempdsa/lab5_2.xsa
TRACE::2020-06-06.08:17:36::SCWPlatform:: Platform location is D:/work/VHDL/lab5_2/tempdsa
TRACE::2020-06-06.08:17:36::SCWPlatform:: Platform Path D:/work/VHDL/lab5_2/tempdsa/lab5_2.xsa
TRACE::2020-06-06.08:17:36::SCWPlatform:: Unique name xilinx:arty-a7-35::0.0
TRACE::2020-06-06.08:17:36::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-06-06.08:17:36::SCWMssOS::Doing hw sync for the mss in domain: standalone_domain
TRACE::2020-06-06.08:17:36::SCWPlatform::Trying to open the hw design at D:/work/VHDL/lab5_2/hw/lab5_2.xsa
TRACE::2020-06-06.08:17:36::SCWPlatform::DSA given D:/work/VHDL/lab5_2/hw/lab5_2.xsa
TRACE::2020-06-06.08:17:36::SCWPlatform::DSA absoulate path D:/work/VHDL/lab5_2/hw/lab5_2.xsa
TRACE::2020-06-06.08:17:36::SCWPlatform::DSA directory D:/work/VHDL/lab5_2/hw
TRACE::2020-06-06.08:17:36::SCWPlatform:: Platform Path D:/work/VHDL/lab5_2/hw/lab5_2.xsa
TRACE::2020-06-06.08:17:36::SCWPlatform:: Unique name xilinx:arty-a7-35::0.0
TRACE::2020-06-06.08:17:36::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_8
TRACE::2020-06-06.08:17:36::SCWPlatform::Opened existing hwdb design_1_wrapper_8
TRACE::2020-06-06.08:17:36::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-06-06.08:17:36::SCWPlatform::Trying to open the hw design at D:/work/VHDL/lab5_2/hw/lab5_2.xsa
TRACE::2020-06-06.08:17:36::SCWPlatform::DSA given D:/work/VHDL/lab5_2/hw/lab5_2.xsa
TRACE::2020-06-06.08:17:36::SCWPlatform::DSA absoulate path D:/work/VHDL/lab5_2/hw/lab5_2.xsa
TRACE::2020-06-06.08:17:36::SCWPlatform::DSA directory D:/work/VHDL/lab5_2/hw
TRACE::2020-06-06.08:17:36::SCWPlatform:: Platform Path D:/work/VHDL/lab5_2/hw/lab5_2.xsa
TRACE::2020-06-06.08:17:36::SCWPlatform:: Unique name xilinx:arty-a7-35::0.0
TRACE::2020-06-06.08:17:36::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_8
TRACE::2020-06-06.08:17:36::SCWPlatform::Opened existing hwdb design_1_wrapper_8
TRACE::2020-06-06.08:17:36::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-06-06.08:17:36::SCWMssOS::Checking the sw design at  D:/work/VHDL/lab5_2/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2020-06-06.08:17:36::SCWMssOS::DEBUG:  swdes dump  D:/work/VHDL/lab5_2/microblaze_0/standalone_domain/bsp/system.mss|system||

TRACE::2020-06-06.08:17:36::SCWMssOS::Sw design exists and opened at  D:/work/VHDL/lab5_2/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2020-06-06.08:17:36::SCWPlatform::Trying to open the hw design at D:/work/VHDL/lab5_2/tempdsa/lab5_2.xsa
TRACE::2020-06-06.08:17:36::SCWPlatform::DSA given D:/work/VHDL/lab5_2/tempdsa/lab5_2.xsa
TRACE::2020-06-06.08:17:36::SCWPlatform::DSA absoulate path D:/work/VHDL/lab5_2/tempdsa/lab5_2.xsa
TRACE::2020-06-06.08:17:36::SCWPlatform::DSA directory D:/work/VHDL/lab5_2/tempdsa
TRACE::2020-06-06.08:17:36::SCWPlatform:: Platform Path D:/work/VHDL/lab5_2/tempdsa/lab5_2.xsa
TRACE::2020-06-06.08:17:36::SCWPlatform:: Unique name xilinx:arty-a7-35::0.0
TRACE::2020-06-06.08:17:36::SCWPlatform::update - Opened existing hwdb design_1_wrapper_9
TRACE::2020-06-06.08:17:36::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-06-06.08:17:36::SCWMssOS::Completed hw sync for the mss in domain: standalone_domain
TRACE::2020-06-06.08:17:37::SCWPlatform::Trying to open the hw design at D:/work/VHDL/lab5_2/hw/lab5_2.xsa
TRACE::2020-06-06.08:17:37::SCWPlatform::DSA given D:/work/VHDL/lab5_2/hw/lab5_2.xsa
TRACE::2020-06-06.08:17:37::SCWPlatform::DSA absoulate path D:/work/VHDL/lab5_2/hw/lab5_2.xsa
TRACE::2020-06-06.08:17:37::SCWPlatform::DSA directory D:/work/VHDL/lab5_2/hw
TRACE::2020-06-06.08:17:37::SCWPlatform:: Platform Path D:/work/VHDL/lab5_2/hw/lab5_2.xsa
TRACE::2020-06-06.08:17:37::SCWPlatform:: Unique name xilinx:arty-a7-35::0.0
TRACE::2020-06-06.08:17:37::SCWPlatform::Do not have an existing db opened. 
TRACE::2020-06-06.08:17:37::SCWPlatform::Opened new HwDB with name design_1_wrapper_10
TRACE::2020-06-06.08:17:37::SCWPlatform::Trying to open the hw design at D:/work/VHDL/lab5_2/hw/lab5_2.xsa
TRACE::2020-06-06.08:17:37::SCWPlatform::DSA given D:/work/VHDL/lab5_2/hw/lab5_2.xsa
TRACE::2020-06-06.08:17:37::SCWPlatform::DSA absoulate path D:/work/VHDL/lab5_2/hw/lab5_2.xsa
TRACE::2020-06-06.08:17:37::SCWPlatform::DSA directory D:/work/VHDL/lab5_2/hw
TRACE::2020-06-06.08:17:37::SCWPlatform:: Platform Path D:/work/VHDL/lab5_2/hw/lab5_2.xsa
TRACE::2020-06-06.08:17:37::SCWPlatform:: Unique name xilinx:arty-a7-35::0.0
TRACE::2020-06-06.08:17:37::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_10
TRACE::2020-06-06.08:17:37::SCWPlatform::Opened existing hwdb design_1_wrapper_10
TRACE::2020-06-06.08:17:37::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-06-06.08:17:37::SCWMssOS::Checking the sw design at  D:/work/VHDL/lab5_2/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2020-06-06.08:17:37::SCWMssOS::DEBUG:  swdes dump  D:/work/VHDL/lab5_2/microblaze_0/standalone_domain/bsp/system.mss|system||

TRACE::2020-06-06.08:17:37::SCWMssOS::Sw design exists and opened at  D:/work/VHDL/lab5_2/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2020-06-06.08:17:37::SCWWriter::formatted JSON is {
	"platformName":	"lab5_2",
	"sprVersion":	"2.0",
	"mode":	"gui",
	"dsaType":	"Fixed",
	"platformDesc":	"lab5_2",
	"platHandOff":	"D:/work/VHDL/lab5/lab5_2/lab5_2.xsa",
	"platIntHandOff":	"<platformDir>/hw/lab5_2.xsa",
	"deviceType":	"FPGA",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	"",
	"platActiveSys":	"lab5_2",
	"systems":	[{
			"systemName":	"lab5_2",
			"systemDesc":	"lab5_2",
			"sysIsBootAutoGen":	"true",
			"systemDispName":	"lab5_2",
			"sysActiveDom":	"standalone_domain",
			"sysDefaultDom":	"standalone_domain",
			"domains":	[{
					"domainName":	"standalone_domain",
					"domainDispName":	"standalone on microblaze_0",
					"domainDesc":	"standalone_domain",
					"processors":	"microblaze_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"debugEnable":	"False",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.1",
					"mssFile":	"",
					"md5Digest":	"809f2fc985770cb5c6993358030a506d",
					"compatibleApp":	"",
					"domType":	"mssDomain",
					"arch":	"32-bit",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	[],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}]
		}]
}
LOG::2020-06-06.08:18:40::SCWPlatform::Started generating the artifacts platform lab5_2
TRACE::2020-06-06.08:18:40::SCWPlatform::Sanity checking of platform is completed
LOG::2020-06-06.08:18:41::SCWPlatform::Started generating the artifacts for system configuration lab5_2
LOG::2020-06-06.08:18:41::SCWSystem::Checking the domain standalone_domain
LOG::2020-06-06.08:18:41::SCWSystem::Not a boot domain 
LOG::2020-06-06.08:18:41::SCWSystem::Started Processing the domain standalone_domain
TRACE::2020-06-06.08:18:41::SCWDomain::Generating domain artifcats
TRACE::2020-06-06.08:18:41::SCWMssOS::Generating standalone artifcats
TRACE::2020-06-06.08:18:41::SCWMssOS:: Copying the user libraries. 
TRACE::2020-06-06.08:18:41::SCWPlatform::Trying to open the hw design at D:/work/VHDL/lab5_2/hw/lab5_2.xsa
TRACE::2020-06-06.08:18:41::SCWPlatform::DSA given D:/work/VHDL/lab5_2/hw/lab5_2.xsa
TRACE::2020-06-06.08:18:41::SCWPlatform::DSA absoulate path D:/work/VHDL/lab5_2/hw/lab5_2.xsa
TRACE::2020-06-06.08:18:41::SCWPlatform::DSA directory D:/work/VHDL/lab5_2/hw
TRACE::2020-06-06.08:18:41::SCWPlatform:: Platform Path D:/work/VHDL/lab5_2/hw/lab5_2.xsa
TRACE::2020-06-06.08:18:41::SCWPlatform:: Unique name xilinx:arty-a7-35::0.0
TRACE::2020-06-06.08:18:41::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_10
TRACE::2020-06-06.08:18:41::SCWPlatform::Opened existing hwdb design_1_wrapper_10
TRACE::2020-06-06.08:18:41::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-06-06.08:18:41::SCWMssOS::Checking the sw design at  D:/work/VHDL/lab5_2/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2020-06-06.08:18:41::SCWMssOS::DEBUG:  swdes dump  D:/work/VHDL/lab5_2/microblaze_0/standalone_domain/bsp/system.mss|system||

TRACE::2020-06-06.08:18:41::SCWMssOS::Sw design exists and opened at  D:/work/VHDL/lab5_2/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2020-06-06.08:18:41::SCWMssOS::Completed writing the mss file at D:/work/VHDL/lab5_2/microblaze_0/standalone_domain/bsp
TRACE::2020-06-06.08:18:41::SCWMssOS::Mss edits present, copying mssfile into export location D:/work/VHDL/lab5_2/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2020-06-06.08:18:41::SCWMssOS::bsp generated is upto date with the mss file. Skipping bsp generation.
TRACE::2020-06-06.08:18:41::SCWMssOS::BSP is already built. skipping the bsp build ... 
TRACE::2020-06-06.08:18:41::SCWDomain::Skipping the build for domain :  standalone_domain
TRACE::2020-06-06.08:18:41::SCWMssOS::skipping the bsp build ... 
TRACE::2020-06-06.08:18:41::SCWMssOS::Copying to export directory.
TRACE::2020-06-06.08:18:43::SCWMssOS:: Checking if to create the Supporting Applications
TRACE::2020-06-06.08:18:43::SCWMssOS:: No Linux domain exists, trying to generate FSBL 
LOG::2020-06-06.08:18:43::SCWSystem::Completed Processing the domain standalone_domain
LOG::2020-06-06.08:18:43::SCWSystem::Completed Processing the sysconfig lab5_2
LOG::2020-06-06.08:18:43::SCWPlatform::Completed generating the artifacts for system configuration lab5_2
TRACE::2020-06-06.08:18:43::SCWPlatform::Started preparing the platform 
TRACE::2020-06-06.08:18:43::SCWSystem::Writing the bif file for system config lab5_2
TRACE::2020-06-06.08:18:43::SCWSystem::dir created 
TRACE::2020-06-06.08:18:43::SCWSystem::Writing the bif 
TRACE::2020-06-06.08:18:43::SCWPlatform::Started writing the spfm file 
TRACE::2020-06-06.08:18:43::SCWPlatform::Started writing the xpfm file 
TRACE::2020-06-06.08:18:43::SCWPlatform::Completed generating the platform
TRACE::2020-06-06.08:18:43::SCWPlatform::Trying to open the hw design at D:/work/VHDL/lab5_2/hw/lab5_2.xsa
TRACE::2020-06-06.08:18:43::SCWPlatform::DSA given D:/work/VHDL/lab5_2/hw/lab5_2.xsa
TRACE::2020-06-06.08:18:43::SCWPlatform::DSA absoulate path D:/work/VHDL/lab5_2/hw/lab5_2.xsa
TRACE::2020-06-06.08:18:43::SCWPlatform::DSA directory D:/work/VHDL/lab5_2/hw
TRACE::2020-06-06.08:18:43::SCWPlatform:: Platform Path D:/work/VHDL/lab5_2/hw/lab5_2.xsa
TRACE::2020-06-06.08:18:43::SCWPlatform:: Unique name xilinx:arty-a7-35::0.0
TRACE::2020-06-06.08:18:43::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_10
TRACE::2020-06-06.08:18:43::SCWPlatform::Opened existing hwdb design_1_wrapper_10
TRACE::2020-06-06.08:18:43::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-06-06.08:18:43::SCWMssOS::Checking the sw design at  D:/work/VHDL/lab5_2/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2020-06-06.08:18:43::SCWMssOS::DEBUG:  swdes dump  D:/work/VHDL/lab5_2/microblaze_0/standalone_domain/bsp/system.mss|system||

TRACE::2020-06-06.08:18:43::SCWMssOS::Sw design exists and opened at  D:/work/VHDL/lab5_2/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2020-06-06.08:18:43::SCWWriter::formatted JSON is {
	"platformName":	"lab5_2",
	"sprVersion":	"2.0",
	"mode":	"gui",
	"dsaType":	"Fixed",
	"platformDesc":	"lab5_2",
	"platHandOff":	"D:/work/VHDL/lab5/lab5_2/lab5_2.xsa",
	"platIntHandOff":	"<platformDir>/hw/lab5_2.xsa",
	"deviceType":	"FPGA",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	"",
	"platActiveSys":	"lab5_2",
	"systems":	[{
			"systemName":	"lab5_2",
			"systemDesc":	"lab5_2",
			"sysIsBootAutoGen":	"true",
			"systemDispName":	"lab5_2",
			"sysActiveDom":	"standalone_domain",
			"sysDefaultDom":	"standalone_domain",
			"domains":	[{
					"domainName":	"standalone_domain",
					"domainDispName":	"standalone on microblaze_0",
					"domainDesc":	"standalone_domain",
					"processors":	"microblaze_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"debugEnable":	"False",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.1",
					"mssFile":	"",
					"md5Digest":	"809f2fc985770cb5c6993358030a506d",
					"compatibleApp":	"",
					"domType":	"mssDomain",
					"arch":	"32-bit",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	[],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}]
		}]
}
KEYINFO::2020-06-06.08:18:43::SCWPlatform::updated the xpfm file.
TRACE::2020-06-06.08:19:20::SCWPlatform::Trying to open the hw design at D:/work/VHDL/lab5_2/hw/lab5_2.xsa
TRACE::2020-06-06.08:19:20::SCWPlatform::DSA given D:/work/VHDL/lab5_2/hw/lab5_2.xsa
TRACE::2020-06-06.08:19:20::SCWPlatform::DSA absoulate path D:/work/VHDL/lab5_2/hw/lab5_2.xsa
TRACE::2020-06-06.08:19:20::SCWPlatform::DSA directory D:/work/VHDL/lab5_2/hw
TRACE::2020-06-06.08:19:20::SCWPlatform:: Platform Path D:/work/VHDL/lab5_2/hw/lab5_2.xsa
TRACE::2020-06-06.08:19:20::SCWPlatform:: Unique name xilinx:arty-a7-35::0.0
TRACE::2020-06-06.08:19:20::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_10
TRACE::2020-06-06.08:19:20::SCWPlatform::Opened existing hwdb design_1_wrapper_10
TRACE::2020-06-06.08:19:20::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-06-06.08:19:20::SCWMssOS::Checking the sw design at  D:/work/VHDL/lab5_2/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2020-06-06.08:19:20::SCWMssOS::DEBUG:  swdes dump  D:/work/VHDL/lab5_2/microblaze_0/standalone_domain/bsp/system.mss|system||

TRACE::2020-06-06.08:19:20::SCWMssOS::Sw design exists and opened at  D:/work/VHDL/lab5_2/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2020-06-06.16:41:29::SCWPlatform::Clearing the existing platform
TRACE::2020-06-06.16:41:29::SCWSystem::Clearing the existing sysconfig
TRACE::2020-06-06.16:41:29::SCWMssOS::Removing the swdes entry for  D:/work/VHDL/lab5_2/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2020-06-06.16:41:30::SCWSystem::Clearing the domains completed.
TRACE::2020-06-06.16:41:30::SCWPlatform::Clearing the opened hw db.
TRACE::2020-06-06.16:41:30::SCWPlatform::DSA given D:/work/VHDL/lab5_2/hw/lab5_2.xsa
TRACE::2020-06-06.16:41:30::SCWPlatform::DSA absoulate path D:/work/VHDL/lab5_2/hw/lab5_2.xsa
TRACE::2020-06-06.16:41:30::SCWPlatform:: Platform location is D:/work/VHDL/lab5_2/hw
TRACE::2020-06-06.16:41:30::SCWPlatform:: Platform Path D:/work/VHDL/lab5_2/hw/lab5_2.xsa
TRACE::2020-06-06.16:41:30::SCWPlatform:: Unique name xilinx:arty-a7-35::0.0
TRACE::2020-06-06.16:41:30::SCWPlatform::Removing the HwDB with name D:/work/VHDL/lab5_2/hw/lab5_2.xsa
TRACE::2020-06-06.16:41:32::SCWPlatform::Trying to open the hw design at D:/work/VHDL/lab5_2/hw/lab5_2.xsa
TRACE::2020-06-06.16:41:32::SCWPlatform::DSA given D:/work/VHDL/lab5_2/hw/lab5_2.xsa
TRACE::2020-06-06.16:41:32::SCWPlatform::DSA absoulate path D:/work/VHDL/lab5_2/hw/lab5_2.xsa
TRACE::2020-06-06.16:41:32::SCWPlatform::DSA directory D:/work/VHDL/lab5_2/hw
TRACE::2020-06-06.16:41:32::SCWPlatform:: Platform Path D:/work/VHDL/lab5_2/hw/lab5_2.xsa
TRACE::2020-06-06.16:41:32::SCWPlatform:: Unique name xilinx:arty-a7-35::0.0
TRACE::2020-06-06.16:41:32::SCWPlatform::Do not have an existing db opened. 
TRACE::2020-06-06.16:41:34::SCWPlatform::Opened new HwDB with name design_1_wrapper_12
TRACE::2020-06-06.16:41:34::SCWReader::Active system found as  lab5_2
TRACE::2020-06-06.16:41:34::SCWReader::Handling sysconfig lab5_2
TRACE::2020-06-06.16:41:34::SCWDomain::checking for install qemu data   : 
TRACE::2020-06-06.16:41:34::SCWPlatform::Trying to open the hw design at D:/work/VHDL/lab5_2/hw/lab5_2.xsa
TRACE::2020-06-06.16:41:34::SCWPlatform::DSA given D:/work/VHDL/lab5_2/hw/lab5_2.xsa
TRACE::2020-06-06.16:41:34::SCWPlatform::DSA absoulate path D:/work/VHDL/lab5_2/hw/lab5_2.xsa
TRACE::2020-06-06.16:41:34::SCWPlatform::DSA directory D:/work/VHDL/lab5_2/hw
TRACE::2020-06-06.16:41:34::SCWPlatform:: Platform Path D:/work/VHDL/lab5_2/hw/lab5_2.xsa
TRACE::2020-06-06.16:41:34::SCWPlatform:: Unique name xilinx:arty-a7-35::0.0
TRACE::2020-06-06.16:41:34::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_12
TRACE::2020-06-06.16:41:34::SCWPlatform::Opened existing hwdb design_1_wrapper_12
TRACE::2020-06-06.16:41:34::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-06-06.16:41:34::SCWPlatform::Trying to open the hw design at D:/work/VHDL/lab5_2/hw/lab5_2.xsa
TRACE::2020-06-06.16:41:34::SCWPlatform::DSA given D:/work/VHDL/lab5_2/hw/lab5_2.xsa
TRACE::2020-06-06.16:41:34::SCWPlatform::DSA absoulate path D:/work/VHDL/lab5_2/hw/lab5_2.xsa
TRACE::2020-06-06.16:41:34::SCWPlatform::DSA directory D:/work/VHDL/lab5_2/hw
TRACE::2020-06-06.16:41:34::SCWPlatform:: Platform Path D:/work/VHDL/lab5_2/hw/lab5_2.xsa
TRACE::2020-06-06.16:41:34::SCWPlatform:: Unique name xilinx:arty-a7-35::0.0
TRACE::2020-06-06.16:41:34::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_12
TRACE::2020-06-06.16:41:34::SCWPlatform::Opened existing hwdb design_1_wrapper_12
TRACE::2020-06-06.16:41:34::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-06-06.16:41:34::SCWPlatform::Trying to open the hw design at D:/work/VHDL/lab5_2/hw/lab5_2.xsa
TRACE::2020-06-06.16:41:34::SCWPlatform::DSA given D:/work/VHDL/lab5_2/hw/lab5_2.xsa
TRACE::2020-06-06.16:41:34::SCWPlatform::DSA absoulate path D:/work/VHDL/lab5_2/hw/lab5_2.xsa
TRACE::2020-06-06.16:41:34::SCWPlatform::DSA directory D:/work/VHDL/lab5_2/hw
TRACE::2020-06-06.16:41:34::SCWPlatform:: Platform Path D:/work/VHDL/lab5_2/hw/lab5_2.xsa
TRACE::2020-06-06.16:41:34::SCWPlatform:: Unique name xilinx:arty-a7-35::0.0
TRACE::2020-06-06.16:41:34::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_12
TRACE::2020-06-06.16:41:34::SCWPlatform::Opened existing hwdb design_1_wrapper_12
TRACE::2020-06-06.16:41:34::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-06-06.16:41:34::SCWMssOS::Checking the sw design at  D:/work/VHDL/lab5_2/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2020-06-06.16:41:34::SCWMssOS::DEBUG:  swdes dump  
TRACE::2020-06-06.16:41:34::SCWMssOS::No sw design opened at  D:/work/VHDL/lab5_2/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2020-06-06.16:41:34::SCWMssOS::mss exists loading the mss file  D:/work/VHDL/lab5_2/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2020-06-06.16:41:35::SCWMssOS::Opened the sw design from mss  D:/work/VHDL/lab5_2/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2020-06-06.16:41:35::SCWMssOS::Adding the swdes entry D:/work/VHDL/lab5_2/microblaze_0/standalone_domain/bsp/system.mss with des name system
TRACE::2020-06-06.16:41:35::SCWMssOS::updating the scw layer about changes
TRACE::2020-06-06.16:41:35::SCWMssOS::Opened the sw design.  D:/work/VHDL/lab5_2/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2020-06-06.16:41:35::SCWReader::Adding prebuilt librarypaths as   
TRACE::2020-06-06.16:41:35::SCWReader::Adding prebuilt incpaths  as   
TRACE::2020-06-06.16:41:35::SCWPlatform::Trying to open the hw design at D:/work/VHDL/lab5_2/hw/lab5_2.xsa
TRACE::2020-06-06.16:41:35::SCWPlatform::DSA given D:/work/VHDL/lab5_2/hw/lab5_2.xsa
TRACE::2020-06-06.16:41:35::SCWPlatform::DSA absoulate path D:/work/VHDL/lab5_2/hw/lab5_2.xsa
TRACE::2020-06-06.16:41:35::SCWPlatform::DSA directory D:/work/VHDL/lab5_2/hw
TRACE::2020-06-06.16:41:35::SCWPlatform:: Platform Path D:/work/VHDL/lab5_2/hw/lab5_2.xsa
TRACE::2020-06-06.16:41:35::SCWPlatform:: Unique name xilinx:arty-a7-35::0.0
TRACE::2020-06-06.16:41:35::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_12
TRACE::2020-06-06.16:41:35::SCWPlatform::Opened existing hwdb design_1_wrapper_12
TRACE::2020-06-06.16:41:35::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-06-06.16:41:35::SCWMssOS::Checking the sw design at  D:/work/VHDL/lab5_2/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2020-06-06.16:41:35::SCWMssOS::DEBUG:  swdes dump  D:/work/VHDL/lab5_2/microblaze_0/standalone_domain/bsp/system.mss|system||

TRACE::2020-06-06.16:41:35::SCWMssOS::Sw design exists and opened at  D:/work/VHDL/lab5_2/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2020-06-06.16:41:35::SCWReader::No isolation master present  
TRACE::2020-06-06.16:41:39::SCWPlatform::DSA given D:/work/VHDL/lab5_2/tempdsa/lab5_2.xsa
TRACE::2020-06-06.16:41:39::SCWPlatform::DSA absoulate path D:/work/VHDL/lab5_2/tempdsa/lab5_2.xsa
TRACE::2020-06-06.16:41:39::SCWPlatform:: Platform location is D:/work/VHDL/lab5_2/tempdsa
TRACE::2020-06-06.16:41:39::SCWPlatform:: Platform Path D:/work/VHDL/lab5_2/tempdsa/lab5_2.xsa
TRACE::2020-06-06.16:41:39::SCWPlatform:: Unique name xilinx:arty-a7-35::0.0
TRACE::2020-06-06.16:41:40::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-06-06.16:41:40::SCWMssOS::Doing hw sync for the mss in domain: standalone_domain
TRACE::2020-06-06.16:41:40::SCWPlatform::Trying to open the hw design at D:/work/VHDL/lab5_2/hw/lab5_2.xsa
TRACE::2020-06-06.16:41:40::SCWPlatform::DSA given D:/work/VHDL/lab5_2/hw/lab5_2.xsa
TRACE::2020-06-06.16:41:40::SCWPlatform::DSA absoulate path D:/work/VHDL/lab5_2/hw/lab5_2.xsa
TRACE::2020-06-06.16:41:40::SCWPlatform::DSA directory D:/work/VHDL/lab5_2/hw
TRACE::2020-06-06.16:41:40::SCWPlatform:: Platform Path D:/work/VHDL/lab5_2/hw/lab5_2.xsa
TRACE::2020-06-06.16:41:40::SCWPlatform:: Unique name xilinx:arty-a7-35::0.0
TRACE::2020-06-06.16:41:40::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_12
TRACE::2020-06-06.16:41:40::SCWPlatform::Opened existing hwdb design_1_wrapper_12
TRACE::2020-06-06.16:41:40::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-06-06.16:41:40::SCWPlatform::Trying to open the hw design at D:/work/VHDL/lab5_2/hw/lab5_2.xsa
TRACE::2020-06-06.16:41:40::SCWPlatform::DSA given D:/work/VHDL/lab5_2/hw/lab5_2.xsa
TRACE::2020-06-06.16:41:40::SCWPlatform::DSA absoulate path D:/work/VHDL/lab5_2/hw/lab5_2.xsa
TRACE::2020-06-06.16:41:40::SCWPlatform::DSA directory D:/work/VHDL/lab5_2/hw
TRACE::2020-06-06.16:41:40::SCWPlatform:: Platform Path D:/work/VHDL/lab5_2/hw/lab5_2.xsa
TRACE::2020-06-06.16:41:40::SCWPlatform:: Unique name xilinx:arty-a7-35::0.0
TRACE::2020-06-06.16:41:40::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_12
TRACE::2020-06-06.16:41:40::SCWPlatform::Opened existing hwdb design_1_wrapper_12
TRACE::2020-06-06.16:41:40::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-06-06.16:41:40::SCWMssOS::Checking the sw design at  D:/work/VHDL/lab5_2/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2020-06-06.16:41:40::SCWMssOS::DEBUG:  swdes dump  D:/work/VHDL/lab5_2/microblaze_0/standalone_domain/bsp/system.mss|system||

TRACE::2020-06-06.16:41:40::SCWMssOS::Sw design exists and opened at  D:/work/VHDL/lab5_2/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2020-06-06.16:41:40::SCWPlatform::Trying to open the hw design at D:/work/VHDL/lab5_2/tempdsa/lab5_2.xsa
TRACE::2020-06-06.16:41:40::SCWPlatform::DSA given D:/work/VHDL/lab5_2/tempdsa/lab5_2.xsa
TRACE::2020-06-06.16:41:40::SCWPlatform::DSA absoulate path D:/work/VHDL/lab5_2/tempdsa/lab5_2.xsa
TRACE::2020-06-06.16:41:40::SCWPlatform::DSA directory D:/work/VHDL/lab5_2/tempdsa
TRACE::2020-06-06.16:41:40::SCWPlatform:: Platform Path D:/work/VHDL/lab5_2/tempdsa/lab5_2.xsa
TRACE::2020-06-06.16:41:40::SCWPlatform:: Unique name xilinx:arty-a7-35::0.0
TRACE::2020-06-06.16:41:40::SCWPlatform::update - Opened existing hwdb design_1_wrapper_13
TRACE::2020-06-06.16:41:40::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-06-06.16:41:40::SCWMssOS::Completed hw sync for the mss in domain: standalone_domain
TRACE::2020-06-06.16:41:40::SCWPlatform::Trying to open the hw design at D:/work/VHDL/lab5_2/hw/lab5_2.xsa
TRACE::2020-06-06.16:41:40::SCWPlatform::DSA given D:/work/VHDL/lab5_2/hw/lab5_2.xsa
TRACE::2020-06-06.16:41:40::SCWPlatform::DSA absoulate path D:/work/VHDL/lab5_2/hw/lab5_2.xsa
TRACE::2020-06-06.16:41:40::SCWPlatform::DSA directory D:/work/VHDL/lab5_2/hw
TRACE::2020-06-06.16:41:40::SCWPlatform:: Platform Path D:/work/VHDL/lab5_2/hw/lab5_2.xsa
TRACE::2020-06-06.16:41:40::SCWPlatform:: Unique name xilinx:arty-a7-35::0.0
TRACE::2020-06-06.16:41:40::SCWPlatform::Do not have an existing db opened. 
TRACE::2020-06-06.16:41:40::SCWPlatform::Opened new HwDB with name design_1_wrapper_14
TRACE::2020-06-06.16:41:40::SCWPlatform::Trying to open the hw design at D:/work/VHDL/lab5_2/hw/lab5_2.xsa
TRACE::2020-06-06.16:41:40::SCWPlatform::DSA given D:/work/VHDL/lab5_2/hw/lab5_2.xsa
TRACE::2020-06-06.16:41:40::SCWPlatform::DSA absoulate path D:/work/VHDL/lab5_2/hw/lab5_2.xsa
TRACE::2020-06-06.16:41:40::SCWPlatform::DSA directory D:/work/VHDL/lab5_2/hw
TRACE::2020-06-06.16:41:40::SCWPlatform:: Platform Path D:/work/VHDL/lab5_2/hw/lab5_2.xsa
TRACE::2020-06-06.16:41:40::SCWPlatform:: Unique name xilinx:arty-a7-35::0.0
TRACE::2020-06-06.16:41:40::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_14
TRACE::2020-06-06.16:41:40::SCWPlatform::Opened existing hwdb design_1_wrapper_14
TRACE::2020-06-06.16:41:40::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-06-06.16:41:40::SCWMssOS::Checking the sw design at  D:/work/VHDL/lab5_2/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2020-06-06.16:41:40::SCWMssOS::DEBUG:  swdes dump  D:/work/VHDL/lab5_2/microblaze_0/standalone_domain/bsp/system.mss|system||

TRACE::2020-06-06.16:41:40::SCWMssOS::Sw design exists and opened at  D:/work/VHDL/lab5_2/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2020-06-06.16:41:40::SCWWriter::formatted JSON is {
	"platformName":	"lab5_2",
	"sprVersion":	"2.0",
	"mode":	"gui",
	"dsaType":	"Fixed",
	"platformDesc":	"lab5_2",
	"platHandOff":	"D:/work/VHDL/lab5/lab5_2/lab5_2.xsa",
	"platIntHandOff":	"<platformDir>/hw/lab5_2.xsa",
	"deviceType":	"FPGA",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	"",
	"platActiveSys":	"lab5_2",
	"systems":	[{
			"systemName":	"lab5_2",
			"systemDesc":	"lab5_2",
			"sysIsBootAutoGen":	"true",
			"systemDispName":	"lab5_2",
			"sysActiveDom":	"standalone_domain",
			"sysDefaultDom":	"standalone_domain",
			"domains":	[{
					"domainName":	"standalone_domain",
					"domainDispName":	"standalone on microblaze_0",
					"domainDesc":	"standalone_domain",
					"processors":	"microblaze_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"debugEnable":	"False",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.1",
					"mssFile":	"",
					"md5Digest":	"809f2fc985770cb5c6993358030a506d",
					"compatibleApp":	"",
					"domType":	"mssDomain",
					"arch":	"32-bit",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	[],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}]
		}]
}
LOG::2020-06-06.16:42:20::SCWPlatform::Started generating the artifacts platform lab5_2
TRACE::2020-06-06.16:42:20::SCWPlatform::Sanity checking of platform is completed
LOG::2020-06-06.16:42:20::SCWPlatform::Started generating the artifacts for system configuration lab5_2
LOG::2020-06-06.16:42:20::SCWSystem::Checking the domain standalone_domain
LOG::2020-06-06.16:42:20::SCWSystem::Not a boot domain 
LOG::2020-06-06.16:42:20::SCWSystem::Started Processing the domain standalone_domain
TRACE::2020-06-06.16:42:20::SCWDomain::Generating domain artifcats
TRACE::2020-06-06.16:42:20::SCWMssOS::Generating standalone artifcats
TRACE::2020-06-06.16:42:20::SCWMssOS:: Copying the user libraries. 
TRACE::2020-06-06.16:42:20::SCWPlatform::Trying to open the hw design at D:/work/VHDL/lab5_2/hw/lab5_2.xsa
TRACE::2020-06-06.16:42:20::SCWPlatform::DSA given D:/work/VHDL/lab5_2/hw/lab5_2.xsa
TRACE::2020-06-06.16:42:20::SCWPlatform::DSA absoulate path D:/work/VHDL/lab5_2/hw/lab5_2.xsa
TRACE::2020-06-06.16:42:20::SCWPlatform::DSA directory D:/work/VHDL/lab5_2/hw
TRACE::2020-06-06.16:42:20::SCWPlatform:: Platform Path D:/work/VHDL/lab5_2/hw/lab5_2.xsa
TRACE::2020-06-06.16:42:20::SCWPlatform:: Unique name xilinx:arty-a7-35::0.0
TRACE::2020-06-06.16:42:20::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_14
TRACE::2020-06-06.16:42:20::SCWPlatform::Opened existing hwdb design_1_wrapper_14
TRACE::2020-06-06.16:42:20::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-06-06.16:42:20::SCWMssOS::Checking the sw design at  D:/work/VHDL/lab5_2/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2020-06-06.16:42:20::SCWMssOS::DEBUG:  swdes dump  D:/work/VHDL/lab5_2/microblaze_0/standalone_domain/bsp/system.mss|system||

TRACE::2020-06-06.16:42:20::SCWMssOS::Sw design exists and opened at  D:/work/VHDL/lab5_2/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2020-06-06.16:42:20::SCWMssOS::Completed writing the mss file at D:/work/VHDL/lab5_2/microblaze_0/standalone_domain/bsp
TRACE::2020-06-06.16:42:20::SCWMssOS::Mss edits present, copying mssfile into export location D:/work/VHDL/lab5_2/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2020-06-06.16:42:20::SCWMssOS::bsp generated is upto date with the mss file. Skipping bsp generation.
TRACE::2020-06-06.16:42:20::SCWMssOS::BSP is already built. skipping the bsp build ... 
TRACE::2020-06-06.16:42:20::SCWDomain::Skipping the build for domain :  standalone_domain
TRACE::2020-06-06.16:42:20::SCWMssOS::skipping the bsp build ... 
TRACE::2020-06-06.16:42:20::SCWMssOS::Copying to export directory.
TRACE::2020-06-06.16:42:21::SCWMssOS:: Checking if to create the Supporting Applications
TRACE::2020-06-06.16:42:21::SCWMssOS:: No Linux domain exists, trying to generate FSBL 
LOG::2020-06-06.16:42:21::SCWSystem::Completed Processing the domain standalone_domain
LOG::2020-06-06.16:42:21::SCWSystem::Completed Processing the sysconfig lab5_2
LOG::2020-06-06.16:42:21::SCWPlatform::Completed generating the artifacts for system configuration lab5_2
TRACE::2020-06-06.16:42:21::SCWPlatform::Started preparing the platform 
TRACE::2020-06-06.16:42:21::SCWSystem::Writing the bif file for system config lab5_2
TRACE::2020-06-06.16:42:21::SCWSystem::dir created 
TRACE::2020-06-06.16:42:21::SCWSystem::Writing the bif 
TRACE::2020-06-06.16:42:21::SCWPlatform::Started writing the spfm file 
TRACE::2020-06-06.16:42:21::SCWPlatform::Started writing the xpfm file 
TRACE::2020-06-06.16:42:21::SCWPlatform::Completed generating the platform
TRACE::2020-06-06.16:42:21::SCWPlatform::Trying to open the hw design at D:/work/VHDL/lab5_2/hw/lab5_2.xsa
TRACE::2020-06-06.16:42:21::SCWPlatform::DSA given D:/work/VHDL/lab5_2/hw/lab5_2.xsa
TRACE::2020-06-06.16:42:21::SCWPlatform::DSA absoulate path D:/work/VHDL/lab5_2/hw/lab5_2.xsa
TRACE::2020-06-06.16:42:21::SCWPlatform::DSA directory D:/work/VHDL/lab5_2/hw
TRACE::2020-06-06.16:42:21::SCWPlatform:: Platform Path D:/work/VHDL/lab5_2/hw/lab5_2.xsa
TRACE::2020-06-06.16:42:21::SCWPlatform:: Unique name xilinx:arty-a7-35::0.0
TRACE::2020-06-06.16:42:21::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_14
TRACE::2020-06-06.16:42:21::SCWPlatform::Opened existing hwdb design_1_wrapper_14
TRACE::2020-06-06.16:42:21::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-06-06.16:42:21::SCWMssOS::Checking the sw design at  D:/work/VHDL/lab5_2/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2020-06-06.16:42:21::SCWMssOS::DEBUG:  swdes dump  D:/work/VHDL/lab5_2/microblaze_0/standalone_domain/bsp/system.mss|system||

TRACE::2020-06-06.16:42:21::SCWMssOS::Sw design exists and opened at  D:/work/VHDL/lab5_2/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2020-06-06.16:42:21::SCWWriter::formatted JSON is {
	"platformName":	"lab5_2",
	"sprVersion":	"2.0",
	"mode":	"gui",
	"dsaType":	"Fixed",
	"platformDesc":	"lab5_2",
	"platHandOff":	"D:/work/VHDL/lab5/lab5_2/lab5_2.xsa",
	"platIntHandOff":	"<platformDir>/hw/lab5_2.xsa",
	"deviceType":	"FPGA",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	"",
	"platActiveSys":	"lab5_2",
	"systems":	[{
			"systemName":	"lab5_2",
			"systemDesc":	"lab5_2",
			"sysIsBootAutoGen":	"true",
			"systemDispName":	"lab5_2",
			"sysActiveDom":	"standalone_domain",
			"sysDefaultDom":	"standalone_domain",
			"domains":	[{
					"domainName":	"standalone_domain",
					"domainDispName":	"standalone on microblaze_0",
					"domainDesc":	"standalone_domain",
					"processors":	"microblaze_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"debugEnable":	"False",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.1",
					"mssFile":	"",
					"md5Digest":	"809f2fc985770cb5c6993358030a506d",
					"compatibleApp":	"",
					"domType":	"mssDomain",
					"arch":	"32-bit",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	[],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}]
		}]
}
KEYINFO::2020-06-06.16:42:21::SCWPlatform::updated the xpfm file.
TRACE::2020-06-06.16:42:28::SCWPlatform::Trying to open the hw design at D:/work/VHDL/lab5_2/hw/lab5_2.xsa
TRACE::2020-06-06.16:42:28::SCWPlatform::DSA given D:/work/VHDL/lab5_2/hw/lab5_2.xsa
TRACE::2020-06-06.16:42:28::SCWPlatform::DSA absoulate path D:/work/VHDL/lab5_2/hw/lab5_2.xsa
TRACE::2020-06-06.16:42:28::SCWPlatform::DSA directory D:/work/VHDL/lab5_2/hw
TRACE::2020-06-06.16:42:28::SCWPlatform:: Platform Path D:/work/VHDL/lab5_2/hw/lab5_2.xsa
TRACE::2020-06-06.16:42:28::SCWPlatform:: Unique name xilinx:arty-a7-35::0.0
TRACE::2020-06-06.16:42:28::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_14
TRACE::2020-06-06.16:42:28::SCWPlatform::Opened existing hwdb design_1_wrapper_14
TRACE::2020-06-06.16:42:28::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-06-06.16:42:28::SCWMssOS::Checking the sw design at  D:/work/VHDL/lab5_2/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2020-06-06.16:42:28::SCWMssOS::DEBUG:  swdes dump  D:/work/VHDL/lab5_2/microblaze_0/standalone_domain/bsp/system.mss|system||

TRACE::2020-06-06.16:42:28::SCWMssOS::Sw design exists and opened at  D:/work/VHDL/lab5_2/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2020-06-06.17:39:26::SCWPlatform::Clearing the existing platform
TRACE::2020-06-06.17:39:26::SCWSystem::Clearing the existing sysconfig
TRACE::2020-06-06.17:39:27::SCWMssOS::Removing the swdes entry for  D:/work/VHDL/lab5_2/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2020-06-06.17:39:27::SCWSystem::Clearing the domains completed.
TRACE::2020-06-06.17:39:27::SCWPlatform::Clearing the opened hw db.
TRACE::2020-06-06.17:39:27::SCWPlatform::DSA given D:/work/VHDL/lab5_2/hw/lab5_2.xsa
TRACE::2020-06-06.17:39:27::SCWPlatform::DSA absoulate path D:/work/VHDL/lab5_2/hw/lab5_2.xsa
TRACE::2020-06-06.17:39:27::SCWPlatform:: Platform location is D:/work/VHDL/lab5_2/hw
TRACE::2020-06-06.17:39:28::SCWPlatform:: Platform Path D:/work/VHDL/lab5_2/hw/lab5_2.xsa
TRACE::2020-06-06.17:39:28::SCWPlatform:: Unique name xilinx:arty-a7-35::0.0
TRACE::2020-06-06.17:39:28::SCWPlatform::Removing the HwDB with name D:/work/VHDL/lab5_2/hw/lab5_2.xsa
TRACE::2020-06-06.17:39:29::SCWPlatform::Trying to open the hw design at D:/work/VHDL/lab5_2/hw/lab5_2.xsa
TRACE::2020-06-06.17:39:29::SCWPlatform::DSA given D:/work/VHDL/lab5_2/hw/lab5_2.xsa
TRACE::2020-06-06.17:39:29::SCWPlatform::DSA absoulate path D:/work/VHDL/lab5_2/hw/lab5_2.xsa
TRACE::2020-06-06.17:39:29::SCWPlatform::DSA directory D:/work/VHDL/lab5_2/hw
TRACE::2020-06-06.17:39:29::SCWPlatform:: Platform Path D:/work/VHDL/lab5_2/hw/lab5_2.xsa
TRACE::2020-06-06.17:39:29::SCWPlatform:: Unique name xilinx:arty-a7-35::0.0
TRACE::2020-06-06.17:39:29::SCWPlatform::Do not have an existing db opened. 
TRACE::2020-06-06.17:39:33::SCWPlatform::Opened new HwDB with name design_1_wrapper_16
TRACE::2020-06-06.17:39:33::SCWReader::Active system found as  lab5_2
TRACE::2020-06-06.17:39:33::SCWReader::Handling sysconfig lab5_2
TRACE::2020-06-06.17:39:34::SCWDomain::checking for install qemu data   : 
TRACE::2020-06-06.17:39:34::SCWPlatform::Trying to open the hw design at D:/work/VHDL/lab5_2/hw/lab5_2.xsa
TRACE::2020-06-06.17:39:34::SCWPlatform::DSA given D:/work/VHDL/lab5_2/hw/lab5_2.xsa
TRACE::2020-06-06.17:39:34::SCWPlatform::DSA absoulate path D:/work/VHDL/lab5_2/hw/lab5_2.xsa
TRACE::2020-06-06.17:39:34::SCWPlatform::DSA directory D:/work/VHDL/lab5_2/hw
TRACE::2020-06-06.17:39:34::SCWPlatform:: Platform Path D:/work/VHDL/lab5_2/hw/lab5_2.xsa
TRACE::2020-06-06.17:39:34::SCWPlatform:: Unique name xilinx:arty-a7-35::0.0
TRACE::2020-06-06.17:39:34::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_16
TRACE::2020-06-06.17:39:34::SCWPlatform::Opened existing hwdb design_1_wrapper_16
TRACE::2020-06-06.17:39:34::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-06-06.17:39:34::SCWPlatform::Trying to open the hw design at D:/work/VHDL/lab5_2/hw/lab5_2.xsa
TRACE::2020-06-06.17:39:34::SCWPlatform::DSA given D:/work/VHDL/lab5_2/hw/lab5_2.xsa
TRACE::2020-06-06.17:39:34::SCWPlatform::DSA absoulate path D:/work/VHDL/lab5_2/hw/lab5_2.xsa
TRACE::2020-06-06.17:39:34::SCWPlatform::DSA directory D:/work/VHDL/lab5_2/hw
TRACE::2020-06-06.17:39:34::SCWPlatform:: Platform Path D:/work/VHDL/lab5_2/hw/lab5_2.xsa
TRACE::2020-06-06.17:39:34::SCWPlatform:: Unique name xilinx:arty-a7-35::0.0
TRACE::2020-06-06.17:39:34::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_16
TRACE::2020-06-06.17:39:34::SCWPlatform::Opened existing hwdb design_1_wrapper_16
TRACE::2020-06-06.17:39:34::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-06-06.17:39:34::SCWPlatform::Trying to open the hw design at D:/work/VHDL/lab5_2/hw/lab5_2.xsa
TRACE::2020-06-06.17:39:34::SCWPlatform::DSA given D:/work/VHDL/lab5_2/hw/lab5_2.xsa
TRACE::2020-06-06.17:39:34::SCWPlatform::DSA absoulate path D:/work/VHDL/lab5_2/hw/lab5_2.xsa
TRACE::2020-06-06.17:39:34::SCWPlatform::DSA directory D:/work/VHDL/lab5_2/hw
TRACE::2020-06-06.17:39:34::SCWPlatform:: Platform Path D:/work/VHDL/lab5_2/hw/lab5_2.xsa
TRACE::2020-06-06.17:39:34::SCWPlatform:: Unique name xilinx:arty-a7-35::0.0
TRACE::2020-06-06.17:39:34::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_16
TRACE::2020-06-06.17:39:34::SCWPlatform::Opened existing hwdb design_1_wrapper_16
TRACE::2020-06-06.17:39:34::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-06-06.17:39:34::SCWMssOS::Checking the sw design at  D:/work/VHDL/lab5_2/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2020-06-06.17:39:34::SCWMssOS::DEBUG:  swdes dump  
TRACE::2020-06-06.17:39:34::SCWMssOS::No sw design opened at  D:/work/VHDL/lab5_2/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2020-06-06.17:39:34::SCWMssOS::mss exists loading the mss file  D:/work/VHDL/lab5_2/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2020-06-06.17:39:34::SCWMssOS::Opened the sw design from mss  D:/work/VHDL/lab5_2/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2020-06-06.17:39:34::SCWMssOS::Adding the swdes entry D:/work/VHDL/lab5_2/microblaze_0/standalone_domain/bsp/system.mss with des name system
TRACE::2020-06-06.17:39:34::SCWMssOS::updating the scw layer about changes
TRACE::2020-06-06.17:39:35::SCWMssOS::Opened the sw design.  D:/work/VHDL/lab5_2/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2020-06-06.17:39:35::SCWReader::Adding prebuilt librarypaths as   
TRACE::2020-06-06.17:39:35::SCWReader::Adding prebuilt incpaths  as   
TRACE::2020-06-06.17:39:35::SCWPlatform::Trying to open the hw design at D:/work/VHDL/lab5_2/hw/lab5_2.xsa
TRACE::2020-06-06.17:39:35::SCWPlatform::DSA given D:/work/VHDL/lab5_2/hw/lab5_2.xsa
TRACE::2020-06-06.17:39:35::SCWPlatform::DSA absoulate path D:/work/VHDL/lab5_2/hw/lab5_2.xsa
TRACE::2020-06-06.17:39:35::SCWPlatform::DSA directory D:/work/VHDL/lab5_2/hw
TRACE::2020-06-06.17:39:35::SCWPlatform:: Platform Path D:/work/VHDL/lab5_2/hw/lab5_2.xsa
TRACE::2020-06-06.17:39:35::SCWPlatform:: Unique name xilinx:arty-a7-35::0.0
TRACE::2020-06-06.17:39:35::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_16
TRACE::2020-06-06.17:39:35::SCWPlatform::Opened existing hwdb design_1_wrapper_16
TRACE::2020-06-06.17:39:35::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-06-06.17:39:35::SCWMssOS::Checking the sw design at  D:/work/VHDL/lab5_2/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2020-06-06.17:39:35::SCWMssOS::DEBUG:  swdes dump  D:/work/VHDL/lab5_2/microblaze_0/standalone_domain/bsp/system.mss|system||

TRACE::2020-06-06.17:39:35::SCWMssOS::Sw design exists and opened at  D:/work/VHDL/lab5_2/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2020-06-06.17:39:35::SCWReader::No isolation master present  
TRACE::2020-06-06.17:40:29::SCWPlatform::DSA given D:/work/VHDL/lab5_2/tempdsa/lab5_2.xsa
TRACE::2020-06-06.17:40:29::SCWPlatform::DSA absoulate path D:/work/VHDL/lab5_2/tempdsa/lab5_2.xsa
TRACE::2020-06-06.17:40:29::SCWPlatform:: Platform location is D:/work/VHDL/lab5_2/tempdsa
TRACE::2020-06-06.17:40:29::SCWPlatform:: Platform Path D:/work/VHDL/lab5_2/tempdsa/lab5_2.xsa
TRACE::2020-06-06.17:40:29::SCWPlatform:: Unique name xilinx:arty-a7-35::0.0
TRACE::2020-06-06.17:40:30::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-06-06.17:40:30::SCWMssOS::Doing hw sync for the mss in domain: standalone_domain
TRACE::2020-06-06.17:40:30::SCWPlatform::Trying to open the hw design at D:/work/VHDL/lab5_2/hw/lab5_2.xsa
TRACE::2020-06-06.17:40:30::SCWPlatform::DSA given D:/work/VHDL/lab5_2/hw/lab5_2.xsa
TRACE::2020-06-06.17:40:30::SCWPlatform::DSA absoulate path D:/work/VHDL/lab5_2/hw/lab5_2.xsa
TRACE::2020-06-06.17:40:30::SCWPlatform::DSA directory D:/work/VHDL/lab5_2/hw
TRACE::2020-06-06.17:40:30::SCWPlatform:: Platform Path D:/work/VHDL/lab5_2/hw/lab5_2.xsa
TRACE::2020-06-06.17:40:30::SCWPlatform:: Unique name xilinx:arty-a7-35::0.0
TRACE::2020-06-06.17:40:30::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_16
TRACE::2020-06-06.17:40:30::SCWPlatform::Opened existing hwdb design_1_wrapper_16
TRACE::2020-06-06.17:40:30::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-06-06.17:40:30::SCWPlatform::Trying to open the hw design at D:/work/VHDL/lab5_2/hw/lab5_2.xsa
TRACE::2020-06-06.17:40:30::SCWPlatform::DSA given D:/work/VHDL/lab5_2/hw/lab5_2.xsa
TRACE::2020-06-06.17:40:30::SCWPlatform::DSA absoulate path D:/work/VHDL/lab5_2/hw/lab5_2.xsa
TRACE::2020-06-06.17:40:30::SCWPlatform::DSA directory D:/work/VHDL/lab5_2/hw
TRACE::2020-06-06.17:40:30::SCWPlatform:: Platform Path D:/work/VHDL/lab5_2/hw/lab5_2.xsa
TRACE::2020-06-06.17:40:30::SCWPlatform:: Unique name xilinx:arty-a7-35::0.0
TRACE::2020-06-06.17:40:30::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_16
TRACE::2020-06-06.17:40:30::SCWPlatform::Opened existing hwdb design_1_wrapper_16
TRACE::2020-06-06.17:40:30::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-06-06.17:40:30::SCWMssOS::Checking the sw design at  D:/work/VHDL/lab5_2/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2020-06-06.17:40:30::SCWMssOS::DEBUG:  swdes dump  D:/work/VHDL/lab5_2/microblaze_0/standalone_domain/bsp/system.mss|system||

TRACE::2020-06-06.17:40:30::SCWMssOS::Sw design exists and opened at  D:/work/VHDL/lab5_2/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2020-06-06.17:40:30::SCWPlatform::Trying to open the hw design at D:/work/VHDL/lab5_2/tempdsa/lab5_2.xsa
TRACE::2020-06-06.17:40:30::SCWPlatform::DSA given D:/work/VHDL/lab5_2/tempdsa/lab5_2.xsa
TRACE::2020-06-06.17:40:30::SCWPlatform::DSA absoulate path D:/work/VHDL/lab5_2/tempdsa/lab5_2.xsa
TRACE::2020-06-06.17:40:30::SCWPlatform::DSA directory D:/work/VHDL/lab5_2/tempdsa
TRACE::2020-06-06.17:40:30::SCWPlatform:: Platform Path D:/work/VHDL/lab5_2/tempdsa/lab5_2.xsa
TRACE::2020-06-06.17:40:30::SCWPlatform:: Unique name xilinx:arty-a7-35::0.0
TRACE::2020-06-06.17:40:30::SCWPlatform::update - Opened existing hwdb design_1_wrapper_17
TRACE::2020-06-06.17:40:30::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-06-06.17:40:30::SCWMssOS::Completed hw sync for the mss in domain: standalone_domain
TRACE::2020-06-06.17:40:30::SCWPlatform::Trying to open the hw design at D:/work/VHDL/lab5_2/hw/lab5_2.xsa
TRACE::2020-06-06.17:40:30::SCWPlatform::DSA given D:/work/VHDL/lab5_2/hw/lab5_2.xsa
TRACE::2020-06-06.17:40:30::SCWPlatform::DSA absoulate path D:/work/VHDL/lab5_2/hw/lab5_2.xsa
TRACE::2020-06-06.17:40:30::SCWPlatform::DSA directory D:/work/VHDL/lab5_2/hw
TRACE::2020-06-06.17:40:30::SCWPlatform:: Platform Path D:/work/VHDL/lab5_2/hw/lab5_2.xsa
TRACE::2020-06-06.17:40:30::SCWPlatform:: Unique name xilinx:arty-a7-35::0.0
TRACE::2020-06-06.17:40:30::SCWPlatform::Do not have an existing db opened. 
TRACE::2020-06-06.17:40:30::SCWPlatform::Opened new HwDB with name design_1_wrapper_18
TRACE::2020-06-06.17:40:30::SCWPlatform::Trying to open the hw design at D:/work/VHDL/lab5_2/hw/lab5_2.xsa
TRACE::2020-06-06.17:40:30::SCWPlatform::DSA given D:/work/VHDL/lab5_2/hw/lab5_2.xsa
TRACE::2020-06-06.17:40:30::SCWPlatform::DSA absoulate path D:/work/VHDL/lab5_2/hw/lab5_2.xsa
TRACE::2020-06-06.17:40:30::SCWPlatform::DSA directory D:/work/VHDL/lab5_2/hw
TRACE::2020-06-06.17:40:30::SCWPlatform:: Platform Path D:/work/VHDL/lab5_2/hw/lab5_2.xsa
TRACE::2020-06-06.17:40:30::SCWPlatform:: Unique name xilinx:arty-a7-35::0.0
TRACE::2020-06-06.17:40:30::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_18
TRACE::2020-06-06.17:40:30::SCWPlatform::Opened existing hwdb design_1_wrapper_18
TRACE::2020-06-06.17:40:30::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-06-06.17:40:30::SCWMssOS::Checking the sw design at  D:/work/VHDL/lab5_2/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2020-06-06.17:40:30::SCWMssOS::DEBUG:  swdes dump  D:/work/VHDL/lab5_2/microblaze_0/standalone_domain/bsp/system.mss|system||

TRACE::2020-06-06.17:40:30::SCWMssOS::Sw design exists and opened at  D:/work/VHDL/lab5_2/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2020-06-06.17:40:30::SCWWriter::formatted JSON is {
	"platformName":	"lab5_2",
	"sprVersion":	"2.0",
	"mode":	"gui",
	"dsaType":	"Fixed",
	"platformDesc":	"lab5_2",
	"platHandOff":	"D:/work/VHDL/lab5/lab5_2/lab5_2.xsa",
	"platIntHandOff":	"<platformDir>/hw/lab5_2.xsa",
	"deviceType":	"FPGA",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	"",
	"platActiveSys":	"lab5_2",
	"systems":	[{
			"systemName":	"lab5_2",
			"systemDesc":	"lab5_2",
			"sysIsBootAutoGen":	"true",
			"systemDispName":	"lab5_2",
			"sysActiveDom":	"standalone_domain",
			"sysDefaultDom":	"standalone_domain",
			"domains":	[{
					"domainName":	"standalone_domain",
					"domainDispName":	"standalone on microblaze_0",
					"domainDesc":	"standalone_domain",
					"processors":	"microblaze_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"debugEnable":	"False",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.1",
					"mssFile":	"",
					"md5Digest":	"809f2fc985770cb5c6993358030a506d",
					"compatibleApp":	"",
					"domType":	"mssDomain",
					"arch":	"32-bit",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	[],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}]
		}]
}
LOG::2020-06-06.17:40:44::SCWPlatform::Started generating the artifacts platform lab5_2
TRACE::2020-06-06.17:40:44::SCWPlatform::Sanity checking of platform is completed
LOG::2020-06-06.17:40:44::SCWPlatform::Started generating the artifacts for system configuration lab5_2
LOG::2020-06-06.17:40:44::SCWSystem::Checking the domain standalone_domain
LOG::2020-06-06.17:40:44::SCWSystem::Not a boot domain 
LOG::2020-06-06.17:40:44::SCWSystem::Started Processing the domain standalone_domain
TRACE::2020-06-06.17:40:44::SCWDomain::Generating domain artifcats
TRACE::2020-06-06.17:40:44::SCWMssOS::Generating standalone artifcats
TRACE::2020-06-06.17:40:44::SCWMssOS:: Copying the user libraries. 
TRACE::2020-06-06.17:40:44::SCWPlatform::Trying to open the hw design at D:/work/VHDL/lab5_2/hw/lab5_2.xsa
TRACE::2020-06-06.17:40:44::SCWPlatform::DSA given D:/work/VHDL/lab5_2/hw/lab5_2.xsa
TRACE::2020-06-06.17:40:44::SCWPlatform::DSA absoulate path D:/work/VHDL/lab5_2/hw/lab5_2.xsa
TRACE::2020-06-06.17:40:44::SCWPlatform::DSA directory D:/work/VHDL/lab5_2/hw
TRACE::2020-06-06.17:40:44::SCWPlatform:: Platform Path D:/work/VHDL/lab5_2/hw/lab5_2.xsa
TRACE::2020-06-06.17:40:44::SCWPlatform:: Unique name xilinx:arty-a7-35::0.0
TRACE::2020-06-06.17:40:44::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_18
TRACE::2020-06-06.17:40:44::SCWPlatform::Opened existing hwdb design_1_wrapper_18
TRACE::2020-06-06.17:40:44::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-06-06.17:40:44::SCWMssOS::Checking the sw design at  D:/work/VHDL/lab5_2/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2020-06-06.17:40:44::SCWMssOS::DEBUG:  swdes dump  D:/work/VHDL/lab5_2/microblaze_0/standalone_domain/bsp/system.mss|system||

TRACE::2020-06-06.17:40:44::SCWMssOS::Sw design exists and opened at  D:/work/VHDL/lab5_2/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2020-06-06.17:40:44::SCWMssOS::Completed writing the mss file at D:/work/VHDL/lab5_2/microblaze_0/standalone_domain/bsp
TRACE::2020-06-06.17:40:44::SCWMssOS::Mss edits present, copying mssfile into export location D:/work/VHDL/lab5_2/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2020-06-06.17:40:44::SCWMssOS::bsp generated is upto date with the mss file. Skipping bsp generation.
TRACE::2020-06-06.17:40:44::SCWMssOS::BSP is already built. skipping the bsp build ... 
TRACE::2020-06-06.17:40:44::SCWDomain::Skipping the build for domain :  standalone_domain
TRACE::2020-06-06.17:40:44::SCWMssOS::skipping the bsp build ... 
TRACE::2020-06-06.17:40:44::SCWMssOS::Copying to export directory.
TRACE::2020-06-06.17:40:45::SCWMssOS:: Checking if to create the Supporting Applications
TRACE::2020-06-06.17:40:45::SCWMssOS:: No Linux domain exists, trying to generate FSBL 
LOG::2020-06-06.17:40:45::SCWSystem::Completed Processing the domain standalone_domain
LOG::2020-06-06.17:40:45::SCWSystem::Completed Processing the sysconfig lab5_2
LOG::2020-06-06.17:40:45::SCWPlatform::Completed generating the artifacts for system configuration lab5_2
TRACE::2020-06-06.17:40:45::SCWPlatform::Started preparing the platform 
TRACE::2020-06-06.17:40:45::SCWSystem::Writing the bif file for system config lab5_2
TRACE::2020-06-06.17:40:45::SCWSystem::dir created 
TRACE::2020-06-06.17:40:45::SCWSystem::Writing the bif 
TRACE::2020-06-06.17:40:45::SCWPlatform::Started writing the spfm file 
TRACE::2020-06-06.17:40:45::SCWPlatform::Started writing the xpfm file 
TRACE::2020-06-06.17:40:45::SCWPlatform::Completed generating the platform
TRACE::2020-06-06.17:40:45::SCWPlatform::Trying to open the hw design at D:/work/VHDL/lab5_2/hw/lab5_2.xsa
TRACE::2020-06-06.17:40:45::SCWPlatform::DSA given D:/work/VHDL/lab5_2/hw/lab5_2.xsa
TRACE::2020-06-06.17:40:45::SCWPlatform::DSA absoulate path D:/work/VHDL/lab5_2/hw/lab5_2.xsa
TRACE::2020-06-06.17:40:45::SCWPlatform::DSA directory D:/work/VHDL/lab5_2/hw
TRACE::2020-06-06.17:40:45::SCWPlatform:: Platform Path D:/work/VHDL/lab5_2/hw/lab5_2.xsa
TRACE::2020-06-06.17:40:45::SCWPlatform:: Unique name xilinx:arty-a7-35::0.0
TRACE::2020-06-06.17:40:45::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_18
TRACE::2020-06-06.17:40:45::SCWPlatform::Opened existing hwdb design_1_wrapper_18
TRACE::2020-06-06.17:40:45::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-06-06.17:40:45::SCWMssOS::Checking the sw design at  D:/work/VHDL/lab5_2/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2020-06-06.17:40:45::SCWMssOS::DEBUG:  swdes dump  D:/work/VHDL/lab5_2/microblaze_0/standalone_domain/bsp/system.mss|system||

TRACE::2020-06-06.17:40:45::SCWMssOS::Sw design exists and opened at  D:/work/VHDL/lab5_2/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2020-06-06.17:40:45::SCWWriter::formatted JSON is {
	"platformName":	"lab5_2",
	"sprVersion":	"2.0",
	"mode":	"gui",
	"dsaType":	"Fixed",
	"platformDesc":	"lab5_2",
	"platHandOff":	"D:/work/VHDL/lab5/lab5_2/lab5_2.xsa",
	"platIntHandOff":	"<platformDir>/hw/lab5_2.xsa",
	"deviceType":	"FPGA",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	"",
	"platActiveSys":	"lab5_2",
	"systems":	[{
			"systemName":	"lab5_2",
			"systemDesc":	"lab5_2",
			"sysIsBootAutoGen":	"true",
			"systemDispName":	"lab5_2",
			"sysActiveDom":	"standalone_domain",
			"sysDefaultDom":	"standalone_domain",
			"domains":	[{
					"domainName":	"standalone_domain",
					"domainDispName":	"standalone on microblaze_0",
					"domainDesc":	"standalone_domain",
					"processors":	"microblaze_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"debugEnable":	"False",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.1",
					"mssFile":	"",
					"md5Digest":	"809f2fc985770cb5c6993358030a506d",
					"compatibleApp":	"",
					"domType":	"mssDomain",
					"arch":	"32-bit",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	[],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}]
		}]
}
KEYINFO::2020-06-06.17:40:45::SCWPlatform::updated the xpfm file.
TRACE::2020-06-06.17:40:51::SCWPlatform::Trying to open the hw design at D:/work/VHDL/lab5_2/hw/lab5_2.xsa
TRACE::2020-06-06.17:40:51::SCWPlatform::DSA given D:/work/VHDL/lab5_2/hw/lab5_2.xsa
TRACE::2020-06-06.17:40:51::SCWPlatform::DSA absoulate path D:/work/VHDL/lab5_2/hw/lab5_2.xsa
TRACE::2020-06-06.17:40:51::SCWPlatform::DSA directory D:/work/VHDL/lab5_2/hw
TRACE::2020-06-06.17:40:51::SCWPlatform:: Platform Path D:/work/VHDL/lab5_2/hw/lab5_2.xsa
TRACE::2020-06-06.17:40:51::SCWPlatform:: Unique name xilinx:arty-a7-35::0.0
TRACE::2020-06-06.17:40:51::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_18
TRACE::2020-06-06.17:40:51::SCWPlatform::Opened existing hwdb design_1_wrapper_18
TRACE::2020-06-06.17:40:51::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-06-06.17:40:51::SCWMssOS::Checking the sw design at  D:/work/VHDL/lab5_2/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2020-06-06.17:40:51::SCWMssOS::DEBUG:  swdes dump  D:/work/VHDL/lab5_2/microblaze_0/standalone_domain/bsp/system.mss|system||

TRACE::2020-06-06.17:40:51::SCWMssOS::Sw design exists and opened at  D:/work/VHDL/lab5_2/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2020-06-06.17:44:16::SCWPlatform::Trying to open the hw design at D:/work/VHDL/lab5_2/hw/lab5_2.xsa
TRACE::2020-06-06.17:44:16::SCWPlatform::DSA given D:/work/VHDL/lab5_2/hw/lab5_2.xsa
TRACE::2020-06-06.17:44:16::SCWPlatform::DSA absoulate path D:/work/VHDL/lab5_2/hw/lab5_2.xsa
TRACE::2020-06-06.17:44:21::SCWPlatform::DSA directory D:/work/VHDL/lab5_2/hw
TRACE::2020-06-06.17:44:21::SCWPlatform:: Platform Path D:/work/VHDL/lab5_2/hw/lab5_2.xsa
TRACE::2020-06-06.17:44:21::SCWPlatform:: Unique name xilinx:arty-a7-35::0.0
TRACE::2020-06-06.17:44:21::SCWPlatform::Do not have an existing db opened. 
TRACE::2020-06-06.17:44:21::SCWPlatform::Opened new HwDB with name design_1_wrapper_0
TRACE::2020-06-06.17:44:21::SCWReader::Active system found as  lab5_2
TRACE::2020-06-06.17:44:21::SCWReader::Handling sysconfig lab5_2
TRACE::2020-06-06.17:44:21::SCWDomain::checking for install qemu data   : 
TRACE::2020-06-06.17:44:21::SCWPlatform::Trying to open the hw design at D:/work/VHDL/lab5_2/hw/lab5_2.xsa
TRACE::2020-06-06.17:44:21::SCWPlatform::DSA given D:/work/VHDL/lab5_2/hw/lab5_2.xsa
TRACE::2020-06-06.17:44:21::SCWPlatform::DSA absoulate path D:/work/VHDL/lab5_2/hw/lab5_2.xsa
TRACE::2020-06-06.17:44:21::SCWPlatform::DSA directory D:/work/VHDL/lab5_2/hw
TRACE::2020-06-06.17:44:21::SCWPlatform:: Platform Path D:/work/VHDL/lab5_2/hw/lab5_2.xsa
TRACE::2020-06-06.17:44:21::SCWPlatform:: Unique name xilinx:arty-a7-35::0.0
TRACE::2020-06-06.17:44:21::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2020-06-06.17:44:21::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2020-06-06.17:44:21::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-06-06.17:44:21::SCWPlatform::Trying to open the hw design at D:/work/VHDL/lab5_2/hw/lab5_2.xsa
TRACE::2020-06-06.17:44:21::SCWPlatform::DSA given D:/work/VHDL/lab5_2/hw/lab5_2.xsa
TRACE::2020-06-06.17:44:21::SCWPlatform::DSA absoulate path D:/work/VHDL/lab5_2/hw/lab5_2.xsa
TRACE::2020-06-06.17:44:21::SCWPlatform::DSA directory D:/work/VHDL/lab5_2/hw
TRACE::2020-06-06.17:44:21::SCWPlatform:: Platform Path D:/work/VHDL/lab5_2/hw/lab5_2.xsa
TRACE::2020-06-06.17:44:21::SCWPlatform:: Unique name xilinx:arty-a7-35::0.0
TRACE::2020-06-06.17:44:21::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2020-06-06.17:44:21::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2020-06-06.17:44:21::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-06-06.17:44:21::SCWPlatform::Trying to open the hw design at D:/work/VHDL/lab5_2/hw/lab5_2.xsa
TRACE::2020-06-06.17:44:21::SCWPlatform::DSA given D:/work/VHDL/lab5_2/hw/lab5_2.xsa
TRACE::2020-06-06.17:44:21::SCWPlatform::DSA absoulate path D:/work/VHDL/lab5_2/hw/lab5_2.xsa
TRACE::2020-06-06.17:44:21::SCWPlatform::DSA directory D:/work/VHDL/lab5_2/hw
TRACE::2020-06-06.17:44:21::SCWPlatform:: Platform Path D:/work/VHDL/lab5_2/hw/lab5_2.xsa
TRACE::2020-06-06.17:44:21::SCWPlatform:: Unique name xilinx:arty-a7-35::0.0
TRACE::2020-06-06.17:44:21::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2020-06-06.17:44:21::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2020-06-06.17:44:21::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-06-06.17:44:21::SCWMssOS::Checking the sw design at  D:/work/VHDL/lab5_2/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2020-06-06.17:44:21::SCWMssOS::DEBUG:  swdes dump  
TRACE::2020-06-06.17:44:21::SCWMssOS::No sw design opened at  D:/work/VHDL/lab5_2/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2020-06-06.17:44:21::SCWMssOS::mss exists loading the mss file  D:/work/VHDL/lab5_2/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2020-06-06.17:44:21::SCWMssOS::Opened the sw design from mss  D:/work/VHDL/lab5_2/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2020-06-06.17:44:21::SCWMssOS::Adding the swdes entry D:/work/VHDL/lab5_2/microblaze_0/standalone_domain/bsp/system.mss with des name system
TRACE::2020-06-06.17:44:21::SCWMssOS::updating the scw layer about changes
TRACE::2020-06-06.17:44:21::SCWMssOS::Opened the sw design.  D:/work/VHDL/lab5_2/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2020-06-06.17:44:21::SCWReader::Adding prebuilt librarypaths as   
TRACE::2020-06-06.17:44:21::SCWReader::Adding prebuilt incpaths  as   
TRACE::2020-06-06.17:44:21::SCWPlatform::Trying to open the hw design at D:/work/VHDL/lab5_2/hw/lab5_2.xsa
TRACE::2020-06-06.17:44:21::SCWPlatform::DSA given D:/work/VHDL/lab5_2/hw/lab5_2.xsa
TRACE::2020-06-06.17:44:21::SCWPlatform::DSA absoulate path D:/work/VHDL/lab5_2/hw/lab5_2.xsa
TRACE::2020-06-06.17:44:21::SCWPlatform::DSA directory D:/work/VHDL/lab5_2/hw
TRACE::2020-06-06.17:44:21::SCWPlatform:: Platform Path D:/work/VHDL/lab5_2/hw/lab5_2.xsa
TRACE::2020-06-06.17:44:21::SCWPlatform:: Unique name xilinx:arty-a7-35::0.0
TRACE::2020-06-06.17:44:21::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2020-06-06.17:44:21::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2020-06-06.17:44:21::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-06-06.17:44:21::SCWMssOS::Checking the sw design at  D:/work/VHDL/lab5_2/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2020-06-06.17:44:21::SCWMssOS::DEBUG:  swdes dump  D:/work/VHDL/lab5_2/microblaze_0/standalone_domain/bsp/system.mss|system||

TRACE::2020-06-06.17:44:21::SCWMssOS::Sw design exists and opened at  D:/work/VHDL/lab5_2/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2020-06-06.17:44:21::SCWReader::No isolation master present  
LOG::2020-06-06.17:44:21::SCWPlatform::Started generating the artifacts platform lab5_2
TRACE::2020-06-06.17:44:21::SCWPlatform::Sanity checking of platform is completed
LOG::2020-06-06.17:44:21::SCWPlatform::Started generating the artifacts for system configuration lab5_2
LOG::2020-06-06.17:44:21::SCWSystem::Checking the domain standalone_domain
LOG::2020-06-06.17:44:21::SCWSystem::Not a boot domain 
LOG::2020-06-06.17:44:21::SCWSystem::Started Processing the domain standalone_domain
TRACE::2020-06-06.17:44:21::SCWDomain::Generating domain artifcats
TRACE::2020-06-06.17:44:21::SCWMssOS::Generating standalone artifcats
TRACE::2020-06-06.17:44:21::SCWMssOS:: Copying the user libraries. 
TRACE::2020-06-06.17:44:21::SCWPlatform::Trying to open the hw design at D:/work/VHDL/lab5_2/hw/lab5_2.xsa
TRACE::2020-06-06.17:44:21::SCWPlatform::DSA given D:/work/VHDL/lab5_2/hw/lab5_2.xsa
TRACE::2020-06-06.17:44:21::SCWPlatform::DSA absoulate path D:/work/VHDL/lab5_2/hw/lab5_2.xsa
TRACE::2020-06-06.17:44:21::SCWPlatform::DSA directory D:/work/VHDL/lab5_2/hw
TRACE::2020-06-06.17:44:21::SCWPlatform:: Platform Path D:/work/VHDL/lab5_2/hw/lab5_2.xsa
TRACE::2020-06-06.17:44:21::SCWPlatform:: Unique name xilinx:arty-a7-35::0.0
TRACE::2020-06-06.17:44:21::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2020-06-06.17:44:21::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2020-06-06.17:44:21::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-06-06.17:44:21::SCWMssOS::Checking the sw design at  D:/work/VHDL/lab5_2/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2020-06-06.17:44:21::SCWMssOS::DEBUG:  swdes dump  D:/work/VHDL/lab5_2/microblaze_0/standalone_domain/bsp/system.mss|system||

TRACE::2020-06-06.17:44:21::SCWMssOS::Sw design exists and opened at  D:/work/VHDL/lab5_2/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2020-06-06.17:44:21::SCWMssOS::Completed writing the mss file at D:/work/VHDL/lab5_2/microblaze_0/standalone_domain/bsp
TRACE::2020-06-06.17:44:21::SCWMssOS::Mss edits present, copying mssfile into export location D:/work/VHDL/lab5_2/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2020-06-06.17:44:21::SCWMssOS::bsp generated is upto date with the mss file. Skipping bsp generation.
TRACE::2020-06-06.17:44:21::SCWMssOS::BSP is already built. skipping the bsp build ... 
TRACE::2020-06-06.17:44:21::SCWDomain::Skipping the build for domain :  standalone_domain
TRACE::2020-06-06.17:44:21::SCWMssOS::skipping the bsp build ... 
TRACE::2020-06-06.17:44:21::SCWMssOS::Copying to export directory.
TRACE::2020-06-06.17:44:21::SCWMssOS:: Checking if to create the Supporting Applications
TRACE::2020-06-06.17:44:21::SCWMssOS:: No Linux domain exists, trying to generate FSBL 
LOG::2020-06-06.17:44:21::SCWSystem::Completed Processing the domain standalone_domain
LOG::2020-06-06.17:44:21::SCWSystem::Completed Processing the sysconfig lab5_2
LOG::2020-06-06.17:44:21::SCWPlatform::Completed generating the artifacts for system configuration lab5_2
TRACE::2020-06-06.17:44:21::SCWPlatform::Started preparing the platform 
TRACE::2020-06-06.17:44:21::SCWSystem::Writing the bif file for system config lab5_2
TRACE::2020-06-06.17:44:21::SCWSystem::dir created 
TRACE::2020-06-06.17:44:21::SCWSystem::Writing the bif 
TRACE::2020-06-06.17:44:21::SCWPlatform::Started writing the spfm file 
TRACE::2020-06-06.17:44:21::SCWPlatform::Started writing the xpfm file 
TRACE::2020-06-06.17:44:21::SCWPlatform::Completed generating the platform
TRACE::2020-06-06.17:44:21::SCWPlatform::Trying to open the hw design at D:/work/VHDL/lab5_2/hw/lab5_2.xsa
TRACE::2020-06-06.17:44:21::SCWPlatform::DSA given D:/work/VHDL/lab5_2/hw/lab5_2.xsa
TRACE::2020-06-06.17:44:21::SCWPlatform::DSA absoulate path D:/work/VHDL/lab5_2/hw/lab5_2.xsa
TRACE::2020-06-06.17:44:21::SCWPlatform::DSA directory D:/work/VHDL/lab5_2/hw
TRACE::2020-06-06.17:44:21::SCWPlatform:: Platform Path D:/work/VHDL/lab5_2/hw/lab5_2.xsa
TRACE::2020-06-06.17:44:21::SCWPlatform:: Unique name xilinx:arty-a7-35::0.0
TRACE::2020-06-06.17:44:21::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2020-06-06.17:44:21::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2020-06-06.17:44:21::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-06-06.17:44:21::SCWMssOS::Checking the sw design at  D:/work/VHDL/lab5_2/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2020-06-06.17:44:21::SCWMssOS::DEBUG:  swdes dump  D:/work/VHDL/lab5_2/microblaze_0/standalone_domain/bsp/system.mss|system||

TRACE::2020-06-06.17:44:21::SCWMssOS::Sw design exists and opened at  D:/work/VHDL/lab5_2/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2020-06-06.17:44:21::SCWWriter::formatted JSON is {
	"platformName":	"lab5_2",
	"sprVersion":	"2.0",
	"mode":	"gui",
	"dsaType":	"Fixed",
	"platformDesc":	"lab5_2",
	"platHandOff":	"D:/work/VHDL/lab5/lab5_2/lab5_2.xsa",
	"platIntHandOff":	"<platformDir>/hw/lab5_2.xsa",
	"deviceType":	"FPGA",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	"",
	"platActiveSys":	"lab5_2",
	"systems":	[{
			"systemName":	"lab5_2",
			"systemDesc":	"lab5_2",
			"sysIsBootAutoGen":	"true",
			"systemDispName":	"lab5_2",
			"sysActiveDom":	"standalone_domain",
			"sysDefaultDom":	"standalone_domain",
			"domains":	[{
					"domainName":	"standalone_domain",
					"domainDispName":	"standalone on microblaze_0",
					"domainDesc":	"standalone_domain",
					"processors":	"microblaze_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"debugEnable":	"False",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.1",
					"mssFile":	"",
					"md5Digest":	"809f2fc985770cb5c6993358030a506d",
					"compatibleApp":	"",
					"domType":	"mssDomain",
					"arch":	"32-bit",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	[],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}]
		}]
}
KEYINFO::2020-06-06.17:44:21::SCWPlatform::updated the xpfm file.
TRACE::2020-06-06.17:44:22::SCWPlatform::Trying to open the hw design at D:/work/VHDL/lab5_2/hw/lab5_2.xsa
TRACE::2020-06-06.17:44:22::SCWPlatform::DSA given D:/work/VHDL/lab5_2/hw/lab5_2.xsa
TRACE::2020-06-06.17:44:22::SCWPlatform::DSA absoulate path D:/work/VHDL/lab5_2/hw/lab5_2.xsa
TRACE::2020-06-06.17:44:22::SCWPlatform::DSA directory D:/work/VHDL/lab5_2/hw
TRACE::2020-06-06.17:44:22::SCWPlatform:: Platform Path D:/work/VHDL/lab5_2/hw/lab5_2.xsa
TRACE::2020-06-06.17:44:22::SCWPlatform:: Unique name xilinx:arty-a7-35::0.0
TRACE::2020-06-06.17:44:22::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2020-06-06.17:44:22::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2020-06-06.17:44:22::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-06-06.17:44:22::SCWMssOS::Checking the sw design at  D:/work/VHDL/lab5_2/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2020-06-06.17:44:22::SCWMssOS::DEBUG:  swdes dump  D:/work/VHDL/lab5_2/microblaze_0/standalone_domain/bsp/system.mss|system||

TRACE::2020-06-06.17:44:22::SCWMssOS::Sw design exists and opened at  D:/work/VHDL/lab5_2/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2020-06-06.19:21:38::SCWPlatform::Trying to open the hw design at D:/work/VHDL/lab5_2/hw/lab5_2.xsa
TRACE::2020-06-06.19:21:38::SCWPlatform::DSA given D:/work/VHDL/lab5_2/hw/lab5_2.xsa
TRACE::2020-06-06.19:21:38::SCWPlatform::DSA absoulate path D:/work/VHDL/lab5_2/hw/lab5_2.xsa
TRACE::2020-06-06.19:21:44::SCWPlatform::DSA directory D:/work/VHDL/lab5_2/hw
TRACE::2020-06-06.19:21:45::SCWPlatform:: Platform Path D:/work/VHDL/lab5_2/hw/lab5_2.xsa
TRACE::2020-06-06.19:21:45::SCWPlatform:: Unique name xilinx:arty-a7-35::0.0
TRACE::2020-06-06.19:21:45::SCWPlatform::Do not have an existing db opened. 
TRACE::2020-06-06.19:21:45::SCWPlatform::Opened new HwDB with name design_1_wrapper
TRACE::2020-06-06.19:21:45::SCWReader::Active system found as  lab5_2
TRACE::2020-06-06.19:21:45::SCWReader::Handling sysconfig lab5_2
TRACE::2020-06-06.19:21:45::SCWDomain::checking for install qemu data   : 
TRACE::2020-06-06.19:21:45::SCWPlatform::Trying to open the hw design at D:/work/VHDL/lab5_2/hw/lab5_2.xsa
TRACE::2020-06-06.19:21:45::SCWPlatform::DSA given D:/work/VHDL/lab5_2/hw/lab5_2.xsa
TRACE::2020-06-06.19:21:45::SCWPlatform::DSA absoulate path D:/work/VHDL/lab5_2/hw/lab5_2.xsa
TRACE::2020-06-06.19:21:45::SCWPlatform::DSA directory D:/work/VHDL/lab5_2/hw
TRACE::2020-06-06.19:21:45::SCWPlatform:: Platform Path D:/work/VHDL/lab5_2/hw/lab5_2.xsa
TRACE::2020-06-06.19:21:45::SCWPlatform:: Unique name xilinx:arty-a7-35::0.0
TRACE::2020-06-06.19:21:45::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper
TRACE::2020-06-06.19:21:45::SCWPlatform::Opened existing hwdb design_1_wrapper
TRACE::2020-06-06.19:21:45::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-06-06.19:21:45::SCWPlatform::Trying to open the hw design at D:/work/VHDL/lab5_2/hw/lab5_2.xsa
TRACE::2020-06-06.19:21:45::SCWPlatform::DSA given D:/work/VHDL/lab5_2/hw/lab5_2.xsa
TRACE::2020-06-06.19:21:45::SCWPlatform::DSA absoulate path D:/work/VHDL/lab5_2/hw/lab5_2.xsa
TRACE::2020-06-06.19:21:45::SCWPlatform::DSA directory D:/work/VHDL/lab5_2/hw
TRACE::2020-06-06.19:21:45::SCWPlatform:: Platform Path D:/work/VHDL/lab5_2/hw/lab5_2.xsa
TRACE::2020-06-06.19:21:45::SCWPlatform:: Unique name xilinx:arty-a7-35::0.0
TRACE::2020-06-06.19:21:45::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper
TRACE::2020-06-06.19:21:45::SCWPlatform::Opened existing hwdb design_1_wrapper
TRACE::2020-06-06.19:21:45::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-06-06.19:21:45::SCWPlatform::Trying to open the hw design at D:/work/VHDL/lab5_2/hw/lab5_2.xsa
TRACE::2020-06-06.19:21:45::SCWPlatform::DSA given D:/work/VHDL/lab5_2/hw/lab5_2.xsa
TRACE::2020-06-06.19:21:45::SCWPlatform::DSA absoulate path D:/work/VHDL/lab5_2/hw/lab5_2.xsa
TRACE::2020-06-06.19:21:45::SCWPlatform::DSA directory D:/work/VHDL/lab5_2/hw
TRACE::2020-06-06.19:21:45::SCWPlatform:: Platform Path D:/work/VHDL/lab5_2/hw/lab5_2.xsa
TRACE::2020-06-06.19:21:45::SCWPlatform:: Unique name xilinx:arty-a7-35::0.0
TRACE::2020-06-06.19:21:45::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper
TRACE::2020-06-06.19:21:45::SCWPlatform::Opened existing hwdb design_1_wrapper
TRACE::2020-06-06.19:21:45::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-06-06.19:21:45::SCWMssOS::Checking the sw design at  D:/work/VHDL/lab5_2/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2020-06-06.19:21:45::SCWMssOS::DEBUG:  swdes dump  
TRACE::2020-06-06.19:21:45::SCWMssOS::No sw design opened at  D:/work/VHDL/lab5_2/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2020-06-06.19:21:45::SCWMssOS::mss exists loading the mss file  D:/work/VHDL/lab5_2/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2020-06-06.19:21:46::SCWMssOS::Opened the sw design from mss  D:/work/VHDL/lab5_2/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2020-06-06.19:21:46::SCWMssOS::Adding the swdes entry D:/work/VHDL/lab5_2/microblaze_0/standalone_domain/bsp/system.mss with des name system
TRACE::2020-06-06.19:21:46::SCWMssOS::updating the scw layer about changes
TRACE::2020-06-06.19:21:46::SCWMssOS::Opened the sw design.  D:/work/VHDL/lab5_2/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2020-06-06.19:21:46::SCWReader::Adding prebuilt librarypaths as   
TRACE::2020-06-06.19:21:46::SCWReader::Adding prebuilt incpaths  as   
TRACE::2020-06-06.19:21:46::SCWPlatform::Trying to open the hw design at D:/work/VHDL/lab5_2/hw/lab5_2.xsa
TRACE::2020-06-06.19:21:46::SCWPlatform::DSA given D:/work/VHDL/lab5_2/hw/lab5_2.xsa
TRACE::2020-06-06.19:21:46::SCWPlatform::DSA absoulate path D:/work/VHDL/lab5_2/hw/lab5_2.xsa
TRACE::2020-06-06.19:21:46::SCWPlatform::DSA directory D:/work/VHDL/lab5_2/hw
TRACE::2020-06-06.19:21:46::SCWPlatform:: Platform Path D:/work/VHDL/lab5_2/hw/lab5_2.xsa
TRACE::2020-06-06.19:21:46::SCWPlatform:: Unique name xilinx:arty-a7-35::0.0
TRACE::2020-06-06.19:21:46::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper
TRACE::2020-06-06.19:21:46::SCWPlatform::Opened existing hwdb design_1_wrapper
TRACE::2020-06-06.19:21:46::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-06-06.19:21:46::SCWMssOS::Checking the sw design at  D:/work/VHDL/lab5_2/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2020-06-06.19:21:46::SCWMssOS::DEBUG:  swdes dump  D:/work/VHDL/lab5_2/microblaze_0/standalone_domain/bsp/system.mss|system||

TRACE::2020-06-06.19:21:46::SCWMssOS::Sw design exists and opened at  D:/work/VHDL/lab5_2/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2020-06-06.19:21:46::SCWReader::No isolation master present  
TRACE::2020-06-06.19:22:09::SCWPlatform::DSA given D:/work/VHDL/lab5_2/tempdsa/lab5_2.xsa
TRACE::2020-06-06.19:22:09::SCWPlatform::DSA absoulate path D:/work/VHDL/lab5_2/tempdsa/lab5_2.xsa
TRACE::2020-06-06.19:22:09::SCWPlatform:: Platform location is D:/work/VHDL/lab5_2/tempdsa
TRACE::2020-06-06.19:22:09::SCWPlatform:: Platform Path D:/work/VHDL/lab5_2/tempdsa/lab5_2.xsa
TRACE::2020-06-06.19:22:09::SCWPlatform:: Unique name xilinx:arty-a7-35::0.0
TRACE::2020-06-06.19:22:10::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-06-06.19:22:10::SCWMssOS::Doing hw sync for the mss in domain: standalone_domain
TRACE::2020-06-06.19:22:10::SCWPlatform::Trying to open the hw design at D:/work/VHDL/lab5_2/hw/lab5_2.xsa
TRACE::2020-06-06.19:22:10::SCWPlatform::DSA given D:/work/VHDL/lab5_2/hw/lab5_2.xsa
TRACE::2020-06-06.19:22:10::SCWPlatform::DSA absoulate path D:/work/VHDL/lab5_2/hw/lab5_2.xsa
TRACE::2020-06-06.19:22:10::SCWPlatform::DSA directory D:/work/VHDL/lab5_2/hw
TRACE::2020-06-06.19:22:10::SCWPlatform:: Platform Path D:/work/VHDL/lab5_2/hw/lab5_2.xsa
TRACE::2020-06-06.19:22:10::SCWPlatform:: Unique name xilinx:arty-a7-35::0.0
TRACE::2020-06-06.19:22:10::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper
TRACE::2020-06-06.19:22:10::SCWPlatform::Opened existing hwdb design_1_wrapper
TRACE::2020-06-06.19:22:10::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-06-06.19:22:10::SCWPlatform::Trying to open the hw design at D:/work/VHDL/lab5_2/hw/lab5_2.xsa
TRACE::2020-06-06.19:22:10::SCWPlatform::DSA given D:/work/VHDL/lab5_2/hw/lab5_2.xsa
TRACE::2020-06-06.19:22:10::SCWPlatform::DSA absoulate path D:/work/VHDL/lab5_2/hw/lab5_2.xsa
TRACE::2020-06-06.19:22:10::SCWPlatform::DSA directory D:/work/VHDL/lab5_2/hw
TRACE::2020-06-06.19:22:10::SCWPlatform:: Platform Path D:/work/VHDL/lab5_2/hw/lab5_2.xsa
TRACE::2020-06-06.19:22:10::SCWPlatform:: Unique name xilinx:arty-a7-35::0.0
TRACE::2020-06-06.19:22:10::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper
TRACE::2020-06-06.19:22:10::SCWPlatform::Opened existing hwdb design_1_wrapper
TRACE::2020-06-06.19:22:10::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-06-06.19:22:10::SCWMssOS::Checking the sw design at  D:/work/VHDL/lab5_2/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2020-06-06.19:22:10::SCWMssOS::DEBUG:  swdes dump  D:/work/VHDL/lab5_2/microblaze_0/standalone_domain/bsp/system.mss|system||

TRACE::2020-06-06.19:22:10::SCWMssOS::Sw design exists and opened at  D:/work/VHDL/lab5_2/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2020-06-06.19:22:10::SCWPlatform::Trying to open the hw design at D:/work/VHDL/lab5_2/tempdsa/lab5_2.xsa
TRACE::2020-06-06.19:22:10::SCWPlatform::DSA given D:/work/VHDL/lab5_2/tempdsa/lab5_2.xsa
TRACE::2020-06-06.19:22:10::SCWPlatform::DSA absoulate path D:/work/VHDL/lab5_2/tempdsa/lab5_2.xsa
TRACE::2020-06-06.19:22:10::SCWPlatform::DSA directory D:/work/VHDL/lab5_2/tempdsa
TRACE::2020-06-06.19:22:10::SCWPlatform:: Platform Path D:/work/VHDL/lab5_2/tempdsa/lab5_2.xsa
TRACE::2020-06-06.19:22:10::SCWPlatform:: Unique name xilinx:arty-a7-35::0.0
TRACE::2020-06-06.19:22:10::SCWPlatform::update - Opened existing hwdb design_1_wrapper_0
TRACE::2020-06-06.19:22:10::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-06-06.19:22:10::SCWMssOS::Completed hw sync for the mss in domain: standalone_domain
TRACE::2020-06-06.19:22:10::SCWPlatform::Trying to open the hw design at D:/work/VHDL/lab5_2/hw/lab5_2.xsa
TRACE::2020-06-06.19:22:10::SCWPlatform::DSA given D:/work/VHDL/lab5_2/hw/lab5_2.xsa
TRACE::2020-06-06.19:22:10::SCWPlatform::DSA absoulate path D:/work/VHDL/lab5_2/hw/lab5_2.xsa
TRACE::2020-06-06.19:22:10::SCWPlatform::DSA directory D:/work/VHDL/lab5_2/hw
TRACE::2020-06-06.19:22:10::SCWPlatform:: Platform Path D:/work/VHDL/lab5_2/hw/lab5_2.xsa
TRACE::2020-06-06.19:22:10::SCWPlatform:: Unique name xilinx:arty-a7-35::0.0
TRACE::2020-06-06.19:22:10::SCWPlatform::Do not have an existing db opened. 
TRACE::2020-06-06.19:22:10::SCWPlatform::Opened new HwDB with name design_1_wrapper_1
TRACE::2020-06-06.19:22:10::SCWPlatform::Trying to open the hw design at D:/work/VHDL/lab5_2/hw/lab5_2.xsa
TRACE::2020-06-06.19:22:10::SCWPlatform::DSA given D:/work/VHDL/lab5_2/hw/lab5_2.xsa
TRACE::2020-06-06.19:22:10::SCWPlatform::DSA absoulate path D:/work/VHDL/lab5_2/hw/lab5_2.xsa
TRACE::2020-06-06.19:22:10::SCWPlatform::DSA directory D:/work/VHDL/lab5_2/hw
TRACE::2020-06-06.19:22:10::SCWPlatform:: Platform Path D:/work/VHDL/lab5_2/hw/lab5_2.xsa
TRACE::2020-06-06.19:22:10::SCWPlatform:: Unique name xilinx:arty-a7-35::0.0
TRACE::2020-06-06.19:22:10::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_1
TRACE::2020-06-06.19:22:10::SCWPlatform::Opened existing hwdb design_1_wrapper_1
TRACE::2020-06-06.19:22:10::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-06-06.19:22:10::SCWMssOS::Checking the sw design at  D:/work/VHDL/lab5_2/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2020-06-06.19:22:10::SCWMssOS::DEBUG:  swdes dump  D:/work/VHDL/lab5_2/microblaze_0/standalone_domain/bsp/system.mss|system||

TRACE::2020-06-06.19:22:10::SCWMssOS::Sw design exists and opened at  D:/work/VHDL/lab5_2/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2020-06-06.19:22:10::SCWWriter::formatted JSON is {
	"platformName":	"lab5_2",
	"sprVersion":	"2.0",
	"mode":	"gui",
	"dsaType":	"Fixed",
	"platformDesc":	"lab5_2",
	"platHandOff":	"D:/work/VHDL/lab5/lab5_2/lab5_2.xsa",
	"platIntHandOff":	"<platformDir>/hw/lab5_2.xsa",
	"deviceType":	"FPGA",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	"",
	"platActiveSys":	"lab5_2",
	"systems":	[{
			"systemName":	"lab5_2",
			"systemDesc":	"lab5_2",
			"sysIsBootAutoGen":	"true",
			"systemDispName":	"lab5_2",
			"sysActiveDom":	"standalone_domain",
			"sysDefaultDom":	"standalone_domain",
			"domains":	[{
					"domainName":	"standalone_domain",
					"domainDispName":	"standalone on microblaze_0",
					"domainDesc":	"standalone_domain",
					"processors":	"microblaze_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"debugEnable":	"False",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.1",
					"mssFile":	"",
					"md5Digest":	"809f2fc985770cb5c6993358030a506d",
					"compatibleApp":	"",
					"domType":	"mssDomain",
					"arch":	"32-bit",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	[],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}]
		}]
}
LOG::2020-06-06.19:22:29::SCWPlatform::Started generating the artifacts platform lab5_2
TRACE::2020-06-06.19:22:29::SCWPlatform::Sanity checking of platform is completed
LOG::2020-06-06.19:22:29::SCWPlatform::Started generating the artifacts for system configuration lab5_2
LOG::2020-06-06.19:22:29::SCWSystem::Checking the domain standalone_domain
LOG::2020-06-06.19:22:29::SCWSystem::Not a boot domain 
LOG::2020-06-06.19:22:29::SCWSystem::Started Processing the domain standalone_domain
TRACE::2020-06-06.19:22:29::SCWDomain::Generating domain artifcats
TRACE::2020-06-06.19:22:29::SCWMssOS::Generating standalone artifcats
TRACE::2020-06-06.19:22:29::SCWMssOS:: Copying the user libraries. 
TRACE::2020-06-06.19:22:29::SCWPlatform::Trying to open the hw design at D:/work/VHDL/lab5_2/hw/lab5_2.xsa
TRACE::2020-06-06.19:22:29::SCWPlatform::DSA given D:/work/VHDL/lab5_2/hw/lab5_2.xsa
TRACE::2020-06-06.19:22:29::SCWPlatform::DSA absoulate path D:/work/VHDL/lab5_2/hw/lab5_2.xsa
TRACE::2020-06-06.19:22:29::SCWPlatform::DSA directory D:/work/VHDL/lab5_2/hw
TRACE::2020-06-06.19:22:29::SCWPlatform:: Platform Path D:/work/VHDL/lab5_2/hw/lab5_2.xsa
TRACE::2020-06-06.19:22:29::SCWPlatform:: Unique name xilinx:arty-a7-35::0.0
TRACE::2020-06-06.19:22:29::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_1
TRACE::2020-06-06.19:22:29::SCWPlatform::Opened existing hwdb design_1_wrapper_1
TRACE::2020-06-06.19:22:29::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-06-06.19:22:29::SCWMssOS::Checking the sw design at  D:/work/VHDL/lab5_2/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2020-06-06.19:22:29::SCWMssOS::DEBUG:  swdes dump  D:/work/VHDL/lab5_2/microblaze_0/standalone_domain/bsp/system.mss|system||

TRACE::2020-06-06.19:22:29::SCWMssOS::Sw design exists and opened at  D:/work/VHDL/lab5_2/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2020-06-06.19:22:29::SCWMssOS::Completed writing the mss file at D:/work/VHDL/lab5_2/microblaze_0/standalone_domain/bsp
TRACE::2020-06-06.19:22:29::SCWMssOS::Mss edits present, copying mssfile into export location D:/work/VHDL/lab5_2/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2020-06-06.19:22:29::SCWMssOS::bsp generated is upto date with the mss file. Skipping bsp generation.
TRACE::2020-06-06.19:22:29::SCWMssOS::BSP is already built. skipping the bsp build ... 
TRACE::2020-06-06.19:22:29::SCWDomain::Skipping the build for domain :  standalone_domain
TRACE::2020-06-06.19:22:29::SCWMssOS::skipping the bsp build ... 
TRACE::2020-06-06.19:22:29::SCWMssOS::Copying to export directory.
TRACE::2020-06-06.19:22:31::SCWMssOS:: Checking if to create the Supporting Applications
TRACE::2020-06-06.19:22:31::SCWMssOS:: No Linux domain exists, trying to generate FSBL 
LOG::2020-06-06.19:22:31::SCWSystem::Completed Processing the domain standalone_domain
LOG::2020-06-06.19:22:31::SCWSystem::Completed Processing the sysconfig lab5_2
LOG::2020-06-06.19:22:31::SCWPlatform::Completed generating the artifacts for system configuration lab5_2
TRACE::2020-06-06.19:22:31::SCWPlatform::Started preparing the platform 
TRACE::2020-06-06.19:22:31::SCWSystem::Writing the bif file for system config lab5_2
TRACE::2020-06-06.19:22:31::SCWSystem::dir created 
TRACE::2020-06-06.19:22:31::SCWSystem::Writing the bif 
TRACE::2020-06-06.19:22:31::SCWPlatform::Started writing the spfm file 
TRACE::2020-06-06.19:22:31::SCWPlatform::Started writing the xpfm file 
TRACE::2020-06-06.19:22:31::SCWPlatform::Completed generating the platform
TRACE::2020-06-06.19:22:31::SCWPlatform::Trying to open the hw design at D:/work/VHDL/lab5_2/hw/lab5_2.xsa
TRACE::2020-06-06.19:22:31::SCWPlatform::DSA given D:/work/VHDL/lab5_2/hw/lab5_2.xsa
TRACE::2020-06-06.19:22:31::SCWPlatform::DSA absoulate path D:/work/VHDL/lab5_2/hw/lab5_2.xsa
TRACE::2020-06-06.19:22:31::SCWPlatform::DSA directory D:/work/VHDL/lab5_2/hw
TRACE::2020-06-06.19:22:31::SCWPlatform:: Platform Path D:/work/VHDL/lab5_2/hw/lab5_2.xsa
TRACE::2020-06-06.19:22:31::SCWPlatform:: Unique name xilinx:arty-a7-35::0.0
TRACE::2020-06-06.19:22:31::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_1
TRACE::2020-06-06.19:22:31::SCWPlatform::Opened existing hwdb design_1_wrapper_1
TRACE::2020-06-06.19:22:31::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-06-06.19:22:31::SCWMssOS::Checking the sw design at  D:/work/VHDL/lab5_2/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2020-06-06.19:22:31::SCWMssOS::DEBUG:  swdes dump  D:/work/VHDL/lab5_2/microblaze_0/standalone_domain/bsp/system.mss|system||

TRACE::2020-06-06.19:22:31::SCWMssOS::Sw design exists and opened at  D:/work/VHDL/lab5_2/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2020-06-06.19:22:31::SCWWriter::formatted JSON is {
	"platformName":	"lab5_2",
	"sprVersion":	"2.0",
	"mode":	"gui",
	"dsaType":	"Fixed",
	"platformDesc":	"lab5_2",
	"platHandOff":	"D:/work/VHDL/lab5/lab5_2/lab5_2.xsa",
	"platIntHandOff":	"<platformDir>/hw/lab5_2.xsa",
	"deviceType":	"FPGA",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	"",
	"platActiveSys":	"lab5_2",
	"systems":	[{
			"systemName":	"lab5_2",
			"systemDesc":	"lab5_2",
			"sysIsBootAutoGen":	"true",
			"systemDispName":	"lab5_2",
			"sysActiveDom":	"standalone_domain",
			"sysDefaultDom":	"standalone_domain",
			"domains":	[{
					"domainName":	"standalone_domain",
					"domainDispName":	"standalone on microblaze_0",
					"domainDesc":	"standalone_domain",
					"processors":	"microblaze_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"debugEnable":	"False",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.1",
					"mssFile":	"",
					"md5Digest":	"809f2fc985770cb5c6993358030a506d",
					"compatibleApp":	"",
					"domType":	"mssDomain",
					"arch":	"32-bit",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	[],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}]
		}]
}
KEYINFO::2020-06-06.19:22:31::SCWPlatform::updated the xpfm file.
TRACE::2020-06-06.19:22:32::SCWPlatform::Trying to open the hw design at D:/work/VHDL/lab5_2/hw/lab5_2.xsa
TRACE::2020-06-06.19:22:32::SCWPlatform::DSA given D:/work/VHDL/lab5_2/hw/lab5_2.xsa
TRACE::2020-06-06.19:22:32::SCWPlatform::DSA absoulate path D:/work/VHDL/lab5_2/hw/lab5_2.xsa
TRACE::2020-06-06.19:22:32::SCWPlatform::DSA directory D:/work/VHDL/lab5_2/hw
TRACE::2020-06-06.19:22:32::SCWPlatform:: Platform Path D:/work/VHDL/lab5_2/hw/lab5_2.xsa
TRACE::2020-06-06.19:22:32::SCWPlatform:: Unique name xilinx:arty-a7-35::0.0
TRACE::2020-06-06.19:22:32::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_1
TRACE::2020-06-06.19:22:32::SCWPlatform::Opened existing hwdb design_1_wrapper_1
TRACE::2020-06-06.19:22:32::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-06-06.19:22:32::SCWMssOS::Checking the sw design at  D:/work/VHDL/lab5_2/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2020-06-06.19:22:32::SCWMssOS::DEBUG:  swdes dump  D:/work/VHDL/lab5_2/microblaze_0/standalone_domain/bsp/system.mss|system||

TRACE::2020-06-06.19:22:32::SCWMssOS::Sw design exists and opened at  D:/work/VHDL/lab5_2/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2020-06-06.20:53:04::SCWPlatform::Trying to open the hw design at D:/work/VHDL/lab5_2/hw/lab5_2.xsa
TRACE::2020-06-06.20:53:04::SCWPlatform::DSA given D:/work/VHDL/lab5_2/hw/lab5_2.xsa
TRACE::2020-06-06.20:53:04::SCWPlatform::DSA absoulate path D:/work/VHDL/lab5_2/hw/lab5_2.xsa
TRACE::2020-06-06.20:53:08::SCWPlatform::DSA directory D:/work/VHDL/lab5_2/hw
TRACE::2020-06-06.20:53:08::SCWPlatform:: Platform Path D:/work/VHDL/lab5_2/hw/lab5_2.xsa
TRACE::2020-06-06.20:53:08::SCWPlatform:: Unique name xilinx:arty-a7-35::0.0
TRACE::2020-06-06.20:53:08::SCWPlatform::Do not have an existing db opened. 
TRACE::2020-06-06.20:53:09::SCWPlatform::Opened new HwDB with name design_1_wrapper
TRACE::2020-06-06.20:53:09::SCWReader::Active system found as  lab5_2
TRACE::2020-06-06.20:53:09::SCWReader::Handling sysconfig lab5_2
TRACE::2020-06-06.20:53:09::SCWDomain::checking for install qemu data   : 
TRACE::2020-06-06.20:53:09::SCWPlatform::Trying to open the hw design at D:/work/VHDL/lab5_2/hw/lab5_2.xsa
TRACE::2020-06-06.20:53:09::SCWPlatform::DSA given D:/work/VHDL/lab5_2/hw/lab5_2.xsa
TRACE::2020-06-06.20:53:09::SCWPlatform::DSA absoulate path D:/work/VHDL/lab5_2/hw/lab5_2.xsa
TRACE::2020-06-06.20:53:09::SCWPlatform::DSA directory D:/work/VHDL/lab5_2/hw
TRACE::2020-06-06.20:53:09::SCWPlatform:: Platform Path D:/work/VHDL/lab5_2/hw/lab5_2.xsa
TRACE::2020-06-06.20:53:09::SCWPlatform:: Unique name xilinx:arty-a7-35::0.0
TRACE::2020-06-06.20:53:09::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper
TRACE::2020-06-06.20:53:09::SCWPlatform::Opened existing hwdb design_1_wrapper
TRACE::2020-06-06.20:53:09::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-06-06.20:53:09::SCWPlatform::Trying to open the hw design at D:/work/VHDL/lab5_2/hw/lab5_2.xsa
TRACE::2020-06-06.20:53:09::SCWPlatform::DSA given D:/work/VHDL/lab5_2/hw/lab5_2.xsa
TRACE::2020-06-06.20:53:09::SCWPlatform::DSA absoulate path D:/work/VHDL/lab5_2/hw/lab5_2.xsa
TRACE::2020-06-06.20:53:09::SCWPlatform::DSA directory D:/work/VHDL/lab5_2/hw
TRACE::2020-06-06.20:53:09::SCWPlatform:: Platform Path D:/work/VHDL/lab5_2/hw/lab5_2.xsa
TRACE::2020-06-06.20:53:09::SCWPlatform:: Unique name xilinx:arty-a7-35::0.0
TRACE::2020-06-06.20:53:09::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper
TRACE::2020-06-06.20:53:09::SCWPlatform::Opened existing hwdb design_1_wrapper
TRACE::2020-06-06.20:53:09::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-06-06.20:53:09::SCWPlatform::Trying to open the hw design at D:/work/VHDL/lab5_2/hw/lab5_2.xsa
TRACE::2020-06-06.20:53:09::SCWPlatform::DSA given D:/work/VHDL/lab5_2/hw/lab5_2.xsa
TRACE::2020-06-06.20:53:09::SCWPlatform::DSA absoulate path D:/work/VHDL/lab5_2/hw/lab5_2.xsa
TRACE::2020-06-06.20:53:09::SCWPlatform::DSA directory D:/work/VHDL/lab5_2/hw
TRACE::2020-06-06.20:53:09::SCWPlatform:: Platform Path D:/work/VHDL/lab5_2/hw/lab5_2.xsa
TRACE::2020-06-06.20:53:09::SCWPlatform:: Unique name xilinx:arty-a7-35::0.0
TRACE::2020-06-06.20:53:09::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper
TRACE::2020-06-06.20:53:09::SCWPlatform::Opened existing hwdb design_1_wrapper
TRACE::2020-06-06.20:53:09::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-06-06.20:53:09::SCWMssOS::Checking the sw design at  D:/work/VHDL/lab5_2/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2020-06-06.20:53:09::SCWMssOS::DEBUG:  swdes dump  
TRACE::2020-06-06.20:53:09::SCWMssOS::No sw design opened at  D:/work/VHDL/lab5_2/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2020-06-06.20:53:09::SCWMssOS::mss exists loading the mss file  D:/work/VHDL/lab5_2/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2020-06-06.20:53:09::SCWMssOS::Opened the sw design from mss  D:/work/VHDL/lab5_2/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2020-06-06.20:53:09::SCWMssOS::Adding the swdes entry D:/work/VHDL/lab5_2/microblaze_0/standalone_domain/bsp/system.mss with des name system
TRACE::2020-06-06.20:53:09::SCWMssOS::updating the scw layer about changes
TRACE::2020-06-06.20:53:09::SCWMssOS::Opened the sw design.  D:/work/VHDL/lab5_2/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2020-06-06.20:53:09::SCWReader::Adding prebuilt librarypaths as   
TRACE::2020-06-06.20:53:09::SCWReader::Adding prebuilt incpaths  as   
TRACE::2020-06-06.20:53:09::SCWPlatform::Trying to open the hw design at D:/work/VHDL/lab5_2/hw/lab5_2.xsa
TRACE::2020-06-06.20:53:09::SCWPlatform::DSA given D:/work/VHDL/lab5_2/hw/lab5_2.xsa
TRACE::2020-06-06.20:53:09::SCWPlatform::DSA absoulate path D:/work/VHDL/lab5_2/hw/lab5_2.xsa
TRACE::2020-06-06.20:53:09::SCWPlatform::DSA directory D:/work/VHDL/lab5_2/hw
TRACE::2020-06-06.20:53:09::SCWPlatform:: Platform Path D:/work/VHDL/lab5_2/hw/lab5_2.xsa
TRACE::2020-06-06.20:53:09::SCWPlatform:: Unique name xilinx:arty-a7-35::0.0
TRACE::2020-06-06.20:53:09::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper
TRACE::2020-06-06.20:53:09::SCWPlatform::Opened existing hwdb design_1_wrapper
TRACE::2020-06-06.20:53:09::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-06-06.20:53:09::SCWMssOS::Checking the sw design at  D:/work/VHDL/lab5_2/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2020-06-06.20:53:09::SCWMssOS::DEBUG:  swdes dump  D:/work/VHDL/lab5_2/microblaze_0/standalone_domain/bsp/system.mss|system||

TRACE::2020-06-06.20:53:09::SCWMssOS::Sw design exists and opened at  D:/work/VHDL/lab5_2/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2020-06-06.20:53:09::SCWReader::No isolation master present  
TRACE::2020-06-06.20:53:17::SCWPlatform::DSA given D:/work/VHDL/lab5_2/tempdsa/lab5_2.xsa
TRACE::2020-06-06.20:53:17::SCWPlatform::DSA absoulate path D:/work/VHDL/lab5_2/tempdsa/lab5_2.xsa
TRACE::2020-06-06.20:53:17::SCWPlatform:: Platform location is D:/work/VHDL/lab5_2/tempdsa
TRACE::2020-06-06.20:53:17::SCWPlatform:: Platform Path D:/work/VHDL/lab5_2/tempdsa/lab5_2.xsa
TRACE::2020-06-06.20:53:17::SCWPlatform:: Unique name xilinx:arty-a7-35::0.0
TRACE::2020-06-06.20:53:17::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-06-06.20:53:17::SCWMssOS::Doing hw sync for the mss in domain: standalone_domain
TRACE::2020-06-06.20:53:17::SCWPlatform::Trying to open the hw design at D:/work/VHDL/lab5_2/hw/lab5_2.xsa
TRACE::2020-06-06.20:53:17::SCWPlatform::DSA given D:/work/VHDL/lab5_2/hw/lab5_2.xsa
TRACE::2020-06-06.20:53:17::SCWPlatform::DSA absoulate path D:/work/VHDL/lab5_2/hw/lab5_2.xsa
TRACE::2020-06-06.20:53:17::SCWPlatform::DSA directory D:/work/VHDL/lab5_2/hw
TRACE::2020-06-06.20:53:17::SCWPlatform:: Platform Path D:/work/VHDL/lab5_2/hw/lab5_2.xsa
TRACE::2020-06-06.20:53:17::SCWPlatform:: Unique name xilinx:arty-a7-35::0.0
TRACE::2020-06-06.20:53:17::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper
TRACE::2020-06-06.20:53:17::SCWPlatform::Opened existing hwdb design_1_wrapper
TRACE::2020-06-06.20:53:17::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-06-06.20:53:17::SCWPlatform::Trying to open the hw design at D:/work/VHDL/lab5_2/hw/lab5_2.xsa
TRACE::2020-06-06.20:53:17::SCWPlatform::DSA given D:/work/VHDL/lab5_2/hw/lab5_2.xsa
TRACE::2020-06-06.20:53:17::SCWPlatform::DSA absoulate path D:/work/VHDL/lab5_2/hw/lab5_2.xsa
TRACE::2020-06-06.20:53:17::SCWPlatform::DSA directory D:/work/VHDL/lab5_2/hw
TRACE::2020-06-06.20:53:17::SCWPlatform:: Platform Path D:/work/VHDL/lab5_2/hw/lab5_2.xsa
TRACE::2020-06-06.20:53:17::SCWPlatform:: Unique name xilinx:arty-a7-35::0.0
TRACE::2020-06-06.20:53:17::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper
TRACE::2020-06-06.20:53:17::SCWPlatform::Opened existing hwdb design_1_wrapper
TRACE::2020-06-06.20:53:17::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-06-06.20:53:17::SCWMssOS::Checking the sw design at  D:/work/VHDL/lab5_2/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2020-06-06.20:53:17::SCWMssOS::DEBUG:  swdes dump  D:/work/VHDL/lab5_2/microblaze_0/standalone_domain/bsp/system.mss|system||

TRACE::2020-06-06.20:53:17::SCWMssOS::Sw design exists and opened at  D:/work/VHDL/lab5_2/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2020-06-06.20:53:17::SCWPlatform::Trying to open the hw design at D:/work/VHDL/lab5_2/tempdsa/lab5_2.xsa
TRACE::2020-06-06.20:53:17::SCWPlatform::DSA given D:/work/VHDL/lab5_2/tempdsa/lab5_2.xsa
TRACE::2020-06-06.20:53:17::SCWPlatform::DSA absoulate path D:/work/VHDL/lab5_2/tempdsa/lab5_2.xsa
TRACE::2020-06-06.20:53:17::SCWPlatform::DSA directory D:/work/VHDL/lab5_2/tempdsa
TRACE::2020-06-06.20:53:17::SCWPlatform:: Platform Path D:/work/VHDL/lab5_2/tempdsa/lab5_2.xsa
TRACE::2020-06-06.20:53:17::SCWPlatform:: Unique name xilinx:arty-a7-35::0.0
TRACE::2020-06-06.20:53:17::SCWPlatform::update - Opened existing hwdb design_1_wrapper_0
TRACE::2020-06-06.20:53:17::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-06-06.20:53:17::SCWMssOS::Completed hw sync for the mss in domain: standalone_domain
TRACE::2020-06-06.20:53:17::SCWPlatform::Trying to open the hw design at D:/work/VHDL/lab5_2/hw/lab5_2.xsa
TRACE::2020-06-06.20:53:17::SCWPlatform::DSA given D:/work/VHDL/lab5_2/hw/lab5_2.xsa
TRACE::2020-06-06.20:53:17::SCWPlatform::DSA absoulate path D:/work/VHDL/lab5_2/hw/lab5_2.xsa
TRACE::2020-06-06.20:53:17::SCWPlatform::DSA directory D:/work/VHDL/lab5_2/hw
TRACE::2020-06-06.20:53:17::SCWPlatform:: Platform Path D:/work/VHDL/lab5_2/hw/lab5_2.xsa
TRACE::2020-06-06.20:53:17::SCWPlatform:: Unique name xilinx:arty-a7-35::0.0
TRACE::2020-06-06.20:53:17::SCWPlatform::Do not have an existing db opened. 
TRACE::2020-06-06.20:53:17::SCWPlatform::Opened new HwDB with name design_1_wrapper_1
TRACE::2020-06-06.20:53:17::SCWPlatform::Trying to open the hw design at D:/work/VHDL/lab5_2/hw/lab5_2.xsa
TRACE::2020-06-06.20:53:17::SCWPlatform::DSA given D:/work/VHDL/lab5_2/hw/lab5_2.xsa
TRACE::2020-06-06.20:53:17::SCWPlatform::DSA absoulate path D:/work/VHDL/lab5_2/hw/lab5_2.xsa
TRACE::2020-06-06.20:53:17::SCWPlatform::DSA directory D:/work/VHDL/lab5_2/hw
TRACE::2020-06-06.20:53:17::SCWPlatform:: Platform Path D:/work/VHDL/lab5_2/hw/lab5_2.xsa
TRACE::2020-06-06.20:53:17::SCWPlatform:: Unique name xilinx:arty-a7-35::0.0
TRACE::2020-06-06.20:53:17::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_1
TRACE::2020-06-06.20:53:17::SCWPlatform::Opened existing hwdb design_1_wrapper_1
TRACE::2020-06-06.20:53:17::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-06-06.20:53:17::SCWMssOS::Checking the sw design at  D:/work/VHDL/lab5_2/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2020-06-06.20:53:17::SCWMssOS::DEBUG:  swdes dump  D:/work/VHDL/lab5_2/microblaze_0/standalone_domain/bsp/system.mss|system||

TRACE::2020-06-06.20:53:17::SCWMssOS::Sw design exists and opened at  D:/work/VHDL/lab5_2/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2020-06-06.20:53:17::SCWWriter::formatted JSON is {
	"platformName":	"lab5_2",
	"sprVersion":	"2.0",
	"mode":	"gui",
	"dsaType":	"Fixed",
	"platformDesc":	"lab5_2",
	"platHandOff":	"D:/work/VHDL/lab5/lab5_2/lab5_2.xsa",
	"platIntHandOff":	"<platformDir>/hw/lab5_2.xsa",
	"deviceType":	"FPGA",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	"",
	"platActiveSys":	"lab5_2",
	"systems":	[{
			"systemName":	"lab5_2",
			"systemDesc":	"lab5_2",
			"sysIsBootAutoGen":	"true",
			"systemDispName":	"lab5_2",
			"sysActiveDom":	"standalone_domain",
			"sysDefaultDom":	"standalone_domain",
			"domains":	[{
					"domainName":	"standalone_domain",
					"domainDispName":	"standalone on microblaze_0",
					"domainDesc":	"standalone_domain",
					"processors":	"microblaze_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"debugEnable":	"False",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.1",
					"mssFile":	"",
					"md5Digest":	"809f2fc985770cb5c6993358030a506d",
					"compatibleApp":	"",
					"domType":	"mssDomain",
					"arch":	"32-bit",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	[],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}]
		}]
}
LOG::2020-06-06.20:53:33::SCWPlatform::Started generating the artifacts platform lab5_2
TRACE::2020-06-06.20:53:33::SCWPlatform::Sanity checking of platform is completed
LOG::2020-06-06.20:53:33::SCWPlatform::Started generating the artifacts for system configuration lab5_2
LOG::2020-06-06.20:53:33::SCWSystem::Checking the domain standalone_domain
LOG::2020-06-06.20:53:33::SCWSystem::Not a boot domain 
LOG::2020-06-06.20:53:33::SCWSystem::Started Processing the domain standalone_domain
TRACE::2020-06-06.20:53:33::SCWDomain::Generating domain artifcats
TRACE::2020-06-06.20:53:33::SCWMssOS::Generating standalone artifcats
TRACE::2020-06-06.20:53:33::SCWMssOS:: Copying the user libraries. 
TRACE::2020-06-06.20:53:33::SCWPlatform::Trying to open the hw design at D:/work/VHDL/lab5_2/hw/lab5_2.xsa
TRACE::2020-06-06.20:53:33::SCWPlatform::DSA given D:/work/VHDL/lab5_2/hw/lab5_2.xsa
TRACE::2020-06-06.20:53:33::SCWPlatform::DSA absoulate path D:/work/VHDL/lab5_2/hw/lab5_2.xsa
TRACE::2020-06-06.20:53:33::SCWPlatform::DSA directory D:/work/VHDL/lab5_2/hw
TRACE::2020-06-06.20:53:33::SCWPlatform:: Platform Path D:/work/VHDL/lab5_2/hw/lab5_2.xsa
TRACE::2020-06-06.20:53:33::SCWPlatform:: Unique name xilinx:arty-a7-35::0.0
TRACE::2020-06-06.20:53:33::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_1
TRACE::2020-06-06.20:53:33::SCWPlatform::Opened existing hwdb design_1_wrapper_1
TRACE::2020-06-06.20:53:33::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-06-06.20:53:33::SCWMssOS::Checking the sw design at  D:/work/VHDL/lab5_2/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2020-06-06.20:53:33::SCWMssOS::DEBUG:  swdes dump  D:/work/VHDL/lab5_2/microblaze_0/standalone_domain/bsp/system.mss|system||

TRACE::2020-06-06.20:53:33::SCWMssOS::Sw design exists and opened at  D:/work/VHDL/lab5_2/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2020-06-06.20:53:33::SCWMssOS::Completed writing the mss file at D:/work/VHDL/lab5_2/microblaze_0/standalone_domain/bsp
TRACE::2020-06-06.20:53:33::SCWMssOS::Mss edits present, copying mssfile into export location D:/work/VHDL/lab5_2/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2020-06-06.20:53:33::SCWMssOS::bsp generated is upto date with the mss file. Skipping bsp generation.
TRACE::2020-06-06.20:53:33::SCWMssOS::BSP is already built. skipping the bsp build ... 
TRACE::2020-06-06.20:53:33::SCWDomain::Skipping the build for domain :  standalone_domain
TRACE::2020-06-06.20:53:33::SCWMssOS::skipping the bsp build ... 
TRACE::2020-06-06.20:53:33::SCWMssOS::Copying to export directory.
TRACE::2020-06-06.20:53:35::SCWMssOS:: Checking if to create the Supporting Applications
TRACE::2020-06-06.20:53:35::SCWMssOS:: No Linux domain exists, trying to generate FSBL 
LOG::2020-06-06.20:53:35::SCWSystem::Completed Processing the domain standalone_domain
LOG::2020-06-06.20:53:35::SCWSystem::Completed Processing the sysconfig lab5_2
LOG::2020-06-06.20:53:35::SCWPlatform::Completed generating the artifacts for system configuration lab5_2
TRACE::2020-06-06.20:53:35::SCWPlatform::Started preparing the platform 
TRACE::2020-06-06.20:53:35::SCWSystem::Writing the bif file for system config lab5_2
TRACE::2020-06-06.20:53:35::SCWSystem::dir created 
TRACE::2020-06-06.20:53:35::SCWSystem::Writing the bif 
TRACE::2020-06-06.20:53:35::SCWPlatform::Started writing the spfm file 
TRACE::2020-06-06.20:53:35::SCWPlatform::Started writing the xpfm file 
TRACE::2020-06-06.20:53:35::SCWPlatform::Completed generating the platform
TRACE::2020-06-06.20:53:35::SCWPlatform::Trying to open the hw design at D:/work/VHDL/lab5_2/hw/lab5_2.xsa
TRACE::2020-06-06.20:53:35::SCWPlatform::DSA given D:/work/VHDL/lab5_2/hw/lab5_2.xsa
TRACE::2020-06-06.20:53:35::SCWPlatform::DSA absoulate path D:/work/VHDL/lab5_2/hw/lab5_2.xsa
TRACE::2020-06-06.20:53:35::SCWPlatform::DSA directory D:/work/VHDL/lab5_2/hw
TRACE::2020-06-06.20:53:35::SCWPlatform:: Platform Path D:/work/VHDL/lab5_2/hw/lab5_2.xsa
TRACE::2020-06-06.20:53:35::SCWPlatform:: Unique name xilinx:arty-a7-35::0.0
TRACE::2020-06-06.20:53:35::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_1
TRACE::2020-06-06.20:53:35::SCWPlatform::Opened existing hwdb design_1_wrapper_1
TRACE::2020-06-06.20:53:35::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-06-06.20:53:35::SCWMssOS::Checking the sw design at  D:/work/VHDL/lab5_2/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2020-06-06.20:53:35::SCWMssOS::DEBUG:  swdes dump  D:/work/VHDL/lab5_2/microblaze_0/standalone_domain/bsp/system.mss|system||

TRACE::2020-06-06.20:53:35::SCWMssOS::Sw design exists and opened at  D:/work/VHDL/lab5_2/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2020-06-06.20:53:35::SCWWriter::formatted JSON is {
	"platformName":	"lab5_2",
	"sprVersion":	"2.0",
	"mode":	"gui",
	"dsaType":	"Fixed",
	"platformDesc":	"lab5_2",
	"platHandOff":	"D:/work/VHDL/lab5/lab5_2/lab5_2.xsa",
	"platIntHandOff":	"<platformDir>/hw/lab5_2.xsa",
	"deviceType":	"FPGA",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	"",
	"platActiveSys":	"lab5_2",
	"systems":	[{
			"systemName":	"lab5_2",
			"systemDesc":	"lab5_2",
			"sysIsBootAutoGen":	"true",
			"systemDispName":	"lab5_2",
			"sysActiveDom":	"standalone_domain",
			"sysDefaultDom":	"standalone_domain",
			"domains":	[{
					"domainName":	"standalone_domain",
					"domainDispName":	"standalone on microblaze_0",
					"domainDesc":	"standalone_domain",
					"processors":	"microblaze_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"debugEnable":	"False",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.1",
					"mssFile":	"",
					"md5Digest":	"809f2fc985770cb5c6993358030a506d",
					"compatibleApp":	"",
					"domType":	"mssDomain",
					"arch":	"32-bit",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	[],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}]
		}]
}
KEYINFO::2020-06-06.20:53:35::SCWPlatform::updated the xpfm file.
TRACE::2020-06-06.20:53:35::SCWPlatform::Trying to open the hw design at D:/work/VHDL/lab5_2/hw/lab5_2.xsa
TRACE::2020-06-06.20:53:35::SCWPlatform::DSA given D:/work/VHDL/lab5_2/hw/lab5_2.xsa
TRACE::2020-06-06.20:53:35::SCWPlatform::DSA absoulate path D:/work/VHDL/lab5_2/hw/lab5_2.xsa
TRACE::2020-06-06.20:53:35::SCWPlatform::DSA directory D:/work/VHDL/lab5_2/hw
TRACE::2020-06-06.20:53:35::SCWPlatform:: Platform Path D:/work/VHDL/lab5_2/hw/lab5_2.xsa
TRACE::2020-06-06.20:53:35::SCWPlatform:: Unique name xilinx:arty-a7-35::0.0
TRACE::2020-06-06.20:53:35::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_1
TRACE::2020-06-06.20:53:35::SCWPlatform::Opened existing hwdb design_1_wrapper_1
TRACE::2020-06-06.20:53:35::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-06-06.20:53:35::SCWMssOS::Checking the sw design at  D:/work/VHDL/lab5_2/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2020-06-06.20:53:35::SCWMssOS::DEBUG:  swdes dump  D:/work/VHDL/lab5_2/microblaze_0/standalone_domain/bsp/system.mss|system||

TRACE::2020-06-06.20:53:35::SCWMssOS::Sw design exists and opened at  D:/work/VHDL/lab5_2/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2020-06-08.22:04:47::SCWPlatform::Trying to open the hw design at D:/work/VHDL/lab5_2/hw/lab5_2.xsa
TRACE::2020-06-08.22:04:47::SCWPlatform::DSA given D:/work/VHDL/lab5_2/hw/lab5_2.xsa
TRACE::2020-06-08.22:04:47::SCWPlatform::DSA absoulate path D:/work/VHDL/lab5_2/hw/lab5_2.xsa
TRACE::2020-06-08.22:04:50::SCWPlatform::DSA directory D:/work/VHDL/lab5_2/hw
TRACE::2020-06-08.22:04:51::SCWPlatform:: Platform Path D:/work/VHDL/lab5_2/hw/lab5_2.xsa
TRACE::2020-06-08.22:04:51::SCWPlatform:: Unique name xilinx:arty-a7-35::0.0
TRACE::2020-06-08.22:04:51::SCWPlatform::Do not have an existing db opened. 
TRACE::2020-06-08.22:04:51::SCWPlatform::Opened new HwDB with name design_1_wrapper
TRACE::2020-06-08.22:04:51::SCWReader::Active system found as  lab5_2
TRACE::2020-06-08.22:04:51::SCWReader::Handling sysconfig lab5_2
TRACE::2020-06-08.22:04:51::SCWDomain::checking for install qemu data   : 
TRACE::2020-06-08.22:04:51::SCWPlatform::Trying to open the hw design at D:/work/VHDL/lab5_2/hw/lab5_2.xsa
TRACE::2020-06-08.22:04:51::SCWPlatform::DSA given D:/work/VHDL/lab5_2/hw/lab5_2.xsa
TRACE::2020-06-08.22:04:51::SCWPlatform::DSA absoulate path D:/work/VHDL/lab5_2/hw/lab5_2.xsa
TRACE::2020-06-08.22:04:51::SCWPlatform::DSA directory D:/work/VHDL/lab5_2/hw
TRACE::2020-06-08.22:04:51::SCWPlatform:: Platform Path D:/work/VHDL/lab5_2/hw/lab5_2.xsa
TRACE::2020-06-08.22:04:51::SCWPlatform:: Unique name xilinx:arty-a7-35::0.0
TRACE::2020-06-08.22:04:51::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper
TRACE::2020-06-08.22:04:51::SCWPlatform::Opened existing hwdb design_1_wrapper
TRACE::2020-06-08.22:04:51::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-06-08.22:04:51::SCWPlatform::Trying to open the hw design at D:/work/VHDL/lab5_2/hw/lab5_2.xsa
TRACE::2020-06-08.22:04:51::SCWPlatform::DSA given D:/work/VHDL/lab5_2/hw/lab5_2.xsa
TRACE::2020-06-08.22:04:51::SCWPlatform::DSA absoulate path D:/work/VHDL/lab5_2/hw/lab5_2.xsa
TRACE::2020-06-08.22:04:51::SCWPlatform::DSA directory D:/work/VHDL/lab5_2/hw
TRACE::2020-06-08.22:04:51::SCWPlatform:: Platform Path D:/work/VHDL/lab5_2/hw/lab5_2.xsa
TRACE::2020-06-08.22:04:51::SCWPlatform:: Unique name xilinx:arty-a7-35::0.0
TRACE::2020-06-08.22:04:51::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper
TRACE::2020-06-08.22:04:51::SCWPlatform::Opened existing hwdb design_1_wrapper
TRACE::2020-06-08.22:04:51::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-06-08.22:04:51::SCWPlatform::Trying to open the hw design at D:/work/VHDL/lab5_2/hw/lab5_2.xsa
TRACE::2020-06-08.22:04:51::SCWPlatform::DSA given D:/work/VHDL/lab5_2/hw/lab5_2.xsa
TRACE::2020-06-08.22:04:51::SCWPlatform::DSA absoulate path D:/work/VHDL/lab5_2/hw/lab5_2.xsa
TRACE::2020-06-08.22:04:51::SCWPlatform::DSA directory D:/work/VHDL/lab5_2/hw
TRACE::2020-06-08.22:04:51::SCWPlatform:: Platform Path D:/work/VHDL/lab5_2/hw/lab5_2.xsa
TRACE::2020-06-08.22:04:51::SCWPlatform:: Unique name xilinx:arty-a7-35::0.0
TRACE::2020-06-08.22:04:51::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper
TRACE::2020-06-08.22:04:51::SCWPlatform::Opened existing hwdb design_1_wrapper
TRACE::2020-06-08.22:04:51::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-06-08.22:04:51::SCWMssOS::Checking the sw design at  D:/work/VHDL/lab5_2/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2020-06-08.22:04:51::SCWMssOS::DEBUG:  swdes dump  
TRACE::2020-06-08.22:04:51::SCWMssOS::No sw design opened at  D:/work/VHDL/lab5_2/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2020-06-08.22:04:51::SCWMssOS::mss exists loading the mss file  D:/work/VHDL/lab5_2/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2020-06-08.22:04:51::SCWMssOS::Opened the sw design from mss  D:/work/VHDL/lab5_2/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2020-06-08.22:04:51::SCWMssOS::Adding the swdes entry D:/work/VHDL/lab5_2/microblaze_0/standalone_domain/bsp/system.mss with des name system
TRACE::2020-06-08.22:04:51::SCWMssOS::updating the scw layer about changes
TRACE::2020-06-08.22:04:51::SCWMssOS::Opened the sw design.  D:/work/VHDL/lab5_2/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2020-06-08.22:04:51::SCWReader::Adding prebuilt librarypaths as   
TRACE::2020-06-08.22:04:51::SCWReader::Adding prebuilt incpaths  as   
TRACE::2020-06-08.22:04:51::SCWPlatform::Trying to open the hw design at D:/work/VHDL/lab5_2/hw/lab5_2.xsa
TRACE::2020-06-08.22:04:51::SCWPlatform::DSA given D:/work/VHDL/lab5_2/hw/lab5_2.xsa
TRACE::2020-06-08.22:04:51::SCWPlatform::DSA absoulate path D:/work/VHDL/lab5_2/hw/lab5_2.xsa
TRACE::2020-06-08.22:04:51::SCWPlatform::DSA directory D:/work/VHDL/lab5_2/hw
TRACE::2020-06-08.22:04:51::SCWPlatform:: Platform Path D:/work/VHDL/lab5_2/hw/lab5_2.xsa
TRACE::2020-06-08.22:04:51::SCWPlatform:: Unique name xilinx:arty-a7-35::0.0
TRACE::2020-06-08.22:04:51::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper
TRACE::2020-06-08.22:04:51::SCWPlatform::Opened existing hwdb design_1_wrapper
TRACE::2020-06-08.22:04:51::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-06-08.22:04:51::SCWMssOS::Checking the sw design at  D:/work/VHDL/lab5_2/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2020-06-08.22:04:51::SCWMssOS::DEBUG:  swdes dump  D:/work/VHDL/lab5_2/microblaze_0/standalone_domain/bsp/system.mss|system||

TRACE::2020-06-08.22:04:51::SCWMssOS::Sw design exists and opened at  D:/work/VHDL/lab5_2/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2020-06-08.22:04:51::SCWReader::No isolation master present  
TRACE::2020-06-08.22:04:54::SCWPlatform::DSA given D:/work/VHDL/lab5_2/tempdsa/lab5_2.xsa
TRACE::2020-06-08.22:04:54::SCWPlatform::DSA absoulate path D:/work/VHDL/lab5_2/tempdsa/lab5_2.xsa
TRACE::2020-06-08.22:04:54::SCWPlatform:: Platform location is D:/work/VHDL/lab5_2/tempdsa
TRACE::2020-06-08.22:04:54::SCWPlatform:: Platform Path D:/work/VHDL/lab5_2/tempdsa/lab5_2.xsa
TRACE::2020-06-08.22:04:54::SCWPlatform:: Unique name xilinx:arty-a7-35::0.0
TRACE::2020-06-08.22:04:54::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-06-08.22:04:54::SCWMssOS::Doing hw sync for the mss in domain: standalone_domain
TRACE::2020-06-08.22:04:54::SCWPlatform::Trying to open the hw design at D:/work/VHDL/lab5_2/hw/lab5_2.xsa
TRACE::2020-06-08.22:04:54::SCWPlatform::DSA given D:/work/VHDL/lab5_2/hw/lab5_2.xsa
TRACE::2020-06-08.22:04:54::SCWPlatform::DSA absoulate path D:/work/VHDL/lab5_2/hw/lab5_2.xsa
TRACE::2020-06-08.22:04:54::SCWPlatform::DSA directory D:/work/VHDL/lab5_2/hw
TRACE::2020-06-08.22:04:54::SCWPlatform:: Platform Path D:/work/VHDL/lab5_2/hw/lab5_2.xsa
TRACE::2020-06-08.22:04:54::SCWPlatform:: Unique name xilinx:arty-a7-35::0.0
TRACE::2020-06-08.22:04:54::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper
TRACE::2020-06-08.22:04:54::SCWPlatform::Opened existing hwdb design_1_wrapper
TRACE::2020-06-08.22:04:54::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-06-08.22:04:54::SCWPlatform::Trying to open the hw design at D:/work/VHDL/lab5_2/hw/lab5_2.xsa
TRACE::2020-06-08.22:04:54::SCWPlatform::DSA given D:/work/VHDL/lab5_2/hw/lab5_2.xsa
TRACE::2020-06-08.22:04:54::SCWPlatform::DSA absoulate path D:/work/VHDL/lab5_2/hw/lab5_2.xsa
TRACE::2020-06-08.22:04:54::SCWPlatform::DSA directory D:/work/VHDL/lab5_2/hw
TRACE::2020-06-08.22:04:54::SCWPlatform:: Platform Path D:/work/VHDL/lab5_2/hw/lab5_2.xsa
TRACE::2020-06-08.22:04:54::SCWPlatform:: Unique name xilinx:arty-a7-35::0.0
TRACE::2020-06-08.22:04:54::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper
TRACE::2020-06-08.22:04:54::SCWPlatform::Opened existing hwdb design_1_wrapper
TRACE::2020-06-08.22:04:54::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-06-08.22:04:54::SCWMssOS::Checking the sw design at  D:/work/VHDL/lab5_2/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2020-06-08.22:04:54::SCWMssOS::DEBUG:  swdes dump  D:/work/VHDL/lab5_2/microblaze_0/standalone_domain/bsp/system.mss|system||

TRACE::2020-06-08.22:04:54::SCWMssOS::Sw design exists and opened at  D:/work/VHDL/lab5_2/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2020-06-08.22:04:54::SCWPlatform::Trying to open the hw design at D:/work/VHDL/lab5_2/tempdsa/lab5_2.xsa
TRACE::2020-06-08.22:04:54::SCWPlatform::DSA given D:/work/VHDL/lab5_2/tempdsa/lab5_2.xsa
TRACE::2020-06-08.22:04:54::SCWPlatform::DSA absoulate path D:/work/VHDL/lab5_2/tempdsa/lab5_2.xsa
TRACE::2020-06-08.22:04:54::SCWPlatform::DSA directory D:/work/VHDL/lab5_2/tempdsa
TRACE::2020-06-08.22:04:54::SCWPlatform:: Platform Path D:/work/VHDL/lab5_2/tempdsa/lab5_2.xsa
TRACE::2020-06-08.22:04:54::SCWPlatform:: Unique name xilinx:arty-a7-35::0.0
TRACE::2020-06-08.22:04:54::SCWPlatform::update - Opened existing hwdb design_1_wrapper_0
TRACE::2020-06-08.22:04:54::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-06-08.22:04:54::SCWMssOS::Completed hw sync for the mss in domain: standalone_domain
TRACE::2020-06-08.22:04:54::SCWPlatform::Trying to open the hw design at D:/work/VHDL/lab5_2/hw/lab5_2.xsa
TRACE::2020-06-08.22:04:54::SCWPlatform::DSA given D:/work/VHDL/lab5_2/hw/lab5_2.xsa
TRACE::2020-06-08.22:04:54::SCWPlatform::DSA absoulate path D:/work/VHDL/lab5_2/hw/lab5_2.xsa
TRACE::2020-06-08.22:04:54::SCWPlatform::DSA directory D:/work/VHDL/lab5_2/hw
TRACE::2020-06-08.22:04:54::SCWPlatform:: Platform Path D:/work/VHDL/lab5_2/hw/lab5_2.xsa
TRACE::2020-06-08.22:04:54::SCWPlatform:: Unique name xilinx:arty-a7-35::0.0
TRACE::2020-06-08.22:04:54::SCWPlatform::Do not have an existing db opened. 
TRACE::2020-06-08.22:04:55::SCWPlatform::Opened new HwDB with name design_1_wrapper_1
TRACE::2020-06-08.22:04:55::SCWPlatform::Trying to open the hw design at D:/work/VHDL/lab5_2/hw/lab5_2.xsa
TRACE::2020-06-08.22:04:55::SCWPlatform::DSA given D:/work/VHDL/lab5_2/hw/lab5_2.xsa
TRACE::2020-06-08.22:04:55::SCWPlatform::DSA absoulate path D:/work/VHDL/lab5_2/hw/lab5_2.xsa
TRACE::2020-06-08.22:04:55::SCWPlatform::DSA directory D:/work/VHDL/lab5_2/hw
TRACE::2020-06-08.22:04:55::SCWPlatform:: Platform Path D:/work/VHDL/lab5_2/hw/lab5_2.xsa
TRACE::2020-06-08.22:04:55::SCWPlatform:: Unique name xilinx:arty-a7-35::0.0
TRACE::2020-06-08.22:04:55::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_1
TRACE::2020-06-08.22:04:55::SCWPlatform::Opened existing hwdb design_1_wrapper_1
TRACE::2020-06-08.22:04:55::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-06-08.22:04:55::SCWMssOS::Checking the sw design at  D:/work/VHDL/lab5_2/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2020-06-08.22:04:55::SCWMssOS::DEBUG:  swdes dump  D:/work/VHDL/lab5_2/microblaze_0/standalone_domain/bsp/system.mss|system||

TRACE::2020-06-08.22:04:55::SCWMssOS::Sw design exists and opened at  D:/work/VHDL/lab5_2/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2020-06-08.22:04:55::SCWWriter::formatted JSON is {
	"platformName":	"lab5_2",
	"sprVersion":	"2.0",
	"mode":	"gui",
	"dsaType":	"Fixed",
	"platformDesc":	"lab5_2",
	"platHandOff":	"D:/work/VHDL/lab5/lab5_2/lab5_2.xsa",
	"platIntHandOff":	"<platformDir>/hw/lab5_2.xsa",
	"deviceType":	"FPGA",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	"",
	"platActiveSys":	"lab5_2",
	"systems":	[{
			"systemName":	"lab5_2",
			"systemDesc":	"lab5_2",
			"sysIsBootAutoGen":	"true",
			"systemDispName":	"lab5_2",
			"sysActiveDom":	"standalone_domain",
			"sysDefaultDom":	"standalone_domain",
			"domains":	[{
					"domainName":	"standalone_domain",
					"domainDispName":	"standalone on microblaze_0",
					"domainDesc":	"standalone_domain",
					"processors":	"microblaze_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"debugEnable":	"False",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.1",
					"mssFile":	"",
					"md5Digest":	"809f2fc985770cb5c6993358030a506d",
					"compatibleApp":	"",
					"domType":	"mssDomain",
					"arch":	"32-bit",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	[],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}]
		}]
}
LOG::2020-06-08.22:05:07::SCWPlatform::Started generating the artifacts platform lab5_2
TRACE::2020-06-08.22:05:07::SCWPlatform::Sanity checking of platform is completed
LOG::2020-06-08.22:05:07::SCWPlatform::Started generating the artifacts for system configuration lab5_2
LOG::2020-06-08.22:05:07::SCWSystem::Checking the domain standalone_domain
LOG::2020-06-08.22:05:07::SCWSystem::Not a boot domain 
LOG::2020-06-08.22:05:07::SCWSystem::Started Processing the domain standalone_domain
TRACE::2020-06-08.22:05:07::SCWDomain::Generating domain artifcats
TRACE::2020-06-08.22:05:07::SCWMssOS::Generating standalone artifcats
TRACE::2020-06-08.22:05:07::SCWMssOS:: Copying the user libraries. 
TRACE::2020-06-08.22:05:07::SCWPlatform::Trying to open the hw design at D:/work/VHDL/lab5_2/hw/lab5_2.xsa
TRACE::2020-06-08.22:05:07::SCWPlatform::DSA given D:/work/VHDL/lab5_2/hw/lab5_2.xsa
TRACE::2020-06-08.22:05:07::SCWPlatform::DSA absoulate path D:/work/VHDL/lab5_2/hw/lab5_2.xsa
TRACE::2020-06-08.22:05:07::SCWPlatform::DSA directory D:/work/VHDL/lab5_2/hw
TRACE::2020-06-08.22:05:07::SCWPlatform:: Platform Path D:/work/VHDL/lab5_2/hw/lab5_2.xsa
TRACE::2020-06-08.22:05:07::SCWPlatform:: Unique name xilinx:arty-a7-35::0.0
TRACE::2020-06-08.22:05:07::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_1
TRACE::2020-06-08.22:05:07::SCWPlatform::Opened existing hwdb design_1_wrapper_1
TRACE::2020-06-08.22:05:07::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-06-08.22:05:07::SCWMssOS::Checking the sw design at  D:/work/VHDL/lab5_2/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2020-06-08.22:05:07::SCWMssOS::DEBUG:  swdes dump  D:/work/VHDL/lab5_2/microblaze_0/standalone_domain/bsp/system.mss|system||

TRACE::2020-06-08.22:05:07::SCWMssOS::Sw design exists and opened at  D:/work/VHDL/lab5_2/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2020-06-08.22:05:07::SCWMssOS::Completed writing the mss file at D:/work/VHDL/lab5_2/microblaze_0/standalone_domain/bsp
TRACE::2020-06-08.22:05:07::SCWMssOS::Mss edits present, copying mssfile into export location D:/work/VHDL/lab5_2/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2020-06-08.22:05:07::SCWMssOS::bsp generated is upto date with the mss file. Skipping bsp generation.
TRACE::2020-06-08.22:05:07::SCWMssOS::BSP is already built. skipping the bsp build ... 
TRACE::2020-06-08.22:05:07::SCWDomain::Skipping the build for domain :  standalone_domain
TRACE::2020-06-08.22:05:07::SCWMssOS::skipping the bsp build ... 
TRACE::2020-06-08.22:05:07::SCWMssOS::Copying to export directory.
TRACE::2020-06-08.22:05:08::SCWMssOS:: Checking if to create the Supporting Applications
TRACE::2020-06-08.22:05:08::SCWMssOS:: No Linux domain exists, trying to generate FSBL 
LOG::2020-06-08.22:05:08::SCWSystem::Completed Processing the domain standalone_domain
LOG::2020-06-08.22:05:08::SCWSystem::Completed Processing the sysconfig lab5_2
LOG::2020-06-08.22:05:08::SCWPlatform::Completed generating the artifacts for system configuration lab5_2
TRACE::2020-06-08.22:05:08::SCWPlatform::Started preparing the platform 
TRACE::2020-06-08.22:05:08::SCWSystem::Writing the bif file for system config lab5_2
TRACE::2020-06-08.22:05:08::SCWSystem::dir created 
TRACE::2020-06-08.22:05:08::SCWSystem::Writing the bif 
TRACE::2020-06-08.22:05:08::SCWPlatform::Started writing the spfm file 
TRACE::2020-06-08.22:05:08::SCWPlatform::Started writing the xpfm file 
TRACE::2020-06-08.22:05:08::SCWPlatform::Completed generating the platform
TRACE::2020-06-08.22:05:08::SCWPlatform::Trying to open the hw design at D:/work/VHDL/lab5_2/hw/lab5_2.xsa
TRACE::2020-06-08.22:05:08::SCWPlatform::DSA given D:/work/VHDL/lab5_2/hw/lab5_2.xsa
TRACE::2020-06-08.22:05:08::SCWPlatform::DSA absoulate path D:/work/VHDL/lab5_2/hw/lab5_2.xsa
TRACE::2020-06-08.22:05:08::SCWPlatform::DSA directory D:/work/VHDL/lab5_2/hw
TRACE::2020-06-08.22:05:08::SCWPlatform:: Platform Path D:/work/VHDL/lab5_2/hw/lab5_2.xsa
TRACE::2020-06-08.22:05:08::SCWPlatform:: Unique name xilinx:arty-a7-35::0.0
TRACE::2020-06-08.22:05:08::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_1
TRACE::2020-06-08.22:05:08::SCWPlatform::Opened existing hwdb design_1_wrapper_1
TRACE::2020-06-08.22:05:08::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-06-08.22:05:08::SCWMssOS::Checking the sw design at  D:/work/VHDL/lab5_2/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2020-06-08.22:05:08::SCWMssOS::DEBUG:  swdes dump  D:/work/VHDL/lab5_2/microblaze_0/standalone_domain/bsp/system.mss|system||

TRACE::2020-06-08.22:05:08::SCWMssOS::Sw design exists and opened at  D:/work/VHDL/lab5_2/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2020-06-08.22:05:08::SCWWriter::formatted JSON is {
	"platformName":	"lab5_2",
	"sprVersion":	"2.0",
	"mode":	"gui",
	"dsaType":	"Fixed",
	"platformDesc":	"lab5_2",
	"platHandOff":	"D:/work/VHDL/lab5/lab5_2/lab5_2.xsa",
	"platIntHandOff":	"<platformDir>/hw/lab5_2.xsa",
	"deviceType":	"FPGA",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	"",
	"platActiveSys":	"lab5_2",
	"systems":	[{
			"systemName":	"lab5_2",
			"systemDesc":	"lab5_2",
			"sysIsBootAutoGen":	"true",
			"systemDispName":	"lab5_2",
			"sysActiveDom":	"standalone_domain",
			"sysDefaultDom":	"standalone_domain",
			"domains":	[{
					"domainName":	"standalone_domain",
					"domainDispName":	"standalone on microblaze_0",
					"domainDesc":	"standalone_domain",
					"processors":	"microblaze_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"debugEnable":	"False",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.1",
					"mssFile":	"",
					"md5Digest":	"809f2fc985770cb5c6993358030a506d",
					"compatibleApp":	"",
					"domType":	"mssDomain",
					"arch":	"32-bit",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	[],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}]
		}]
}
KEYINFO::2020-06-08.22:05:08::SCWPlatform::updated the xpfm file.
TRACE::2020-06-08.22:05:09::SCWPlatform::Trying to open the hw design at D:/work/VHDL/lab5_2/hw/lab5_2.xsa
TRACE::2020-06-08.22:05:09::SCWPlatform::DSA given D:/work/VHDL/lab5_2/hw/lab5_2.xsa
TRACE::2020-06-08.22:05:09::SCWPlatform::DSA absoulate path D:/work/VHDL/lab5_2/hw/lab5_2.xsa
TRACE::2020-06-08.22:05:09::SCWPlatform::DSA directory D:/work/VHDL/lab5_2/hw
TRACE::2020-06-08.22:05:09::SCWPlatform:: Platform Path D:/work/VHDL/lab5_2/hw/lab5_2.xsa
TRACE::2020-06-08.22:05:09::SCWPlatform:: Unique name xilinx:arty-a7-35::0.0
TRACE::2020-06-08.22:05:09::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_1
TRACE::2020-06-08.22:05:09::SCWPlatform::Opened existing hwdb design_1_wrapper_1
TRACE::2020-06-08.22:05:09::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-06-08.22:05:09::SCWMssOS::Checking the sw design at  D:/work/VHDL/lab5_2/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2020-06-08.22:05:09::SCWMssOS::DEBUG:  swdes dump  D:/work/VHDL/lab5_2/microblaze_0/standalone_domain/bsp/system.mss|system||

TRACE::2020-06-08.22:05:09::SCWMssOS::Sw design exists and opened at  D:/work/VHDL/lab5_2/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2020-06-13.13:32:41::SCWPlatform::Clearing the existing platform
TRACE::2020-06-13.13:32:41::SCWSystem::Clearing the existing sysconfig
TRACE::2020-06-13.13:32:42::SCWMssOS::Removing the swdes entry for  D:/work/VHDL/lab5_2/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2020-06-13.13:32:42::SCWSystem::Clearing the domains completed.
TRACE::2020-06-13.13:32:42::SCWPlatform::Clearing the opened hw db.
TRACE::2020-06-13.13:32:42::SCWPlatform::DSA given D:/work/VHDL/lab5_2/hw/lab5_2.xsa
TRACE::2020-06-13.13:32:42::SCWPlatform::DSA absoulate path D:/work/VHDL/lab5_2/hw/lab5_2.xsa
TRACE::2020-06-13.13:32:42::SCWPlatform:: Platform location is D:/work/VHDL/lab5_2/hw
TRACE::2020-06-13.13:32:42::SCWPlatform:: Platform Path D:/work/VHDL/lab5_2/hw/lab5_2.xsa
TRACE::2020-06-13.13:32:42::SCWPlatform:: Unique name xilinx:arty-a7-35::0.0
TRACE::2020-06-13.13:32:42::SCWPlatform::Removing the HwDB with name D:/work/VHDL/lab5_2/hw/lab5_2.xsa
TRACE::2020-06-13.13:32:43::SCWPlatform::Trying to open the hw design at D:/work/VHDL/lab5_2/hw/lab5_2.xsa
TRACE::2020-06-13.13:32:43::SCWPlatform::DSA given D:/work/VHDL/lab5_2/hw/lab5_2.xsa
TRACE::2020-06-13.13:32:43::SCWPlatform::DSA absoulate path D:/work/VHDL/lab5_2/hw/lab5_2.xsa
TRACE::2020-06-13.13:32:43::SCWPlatform::DSA directory D:/work/VHDL/lab5_2/hw
TRACE::2020-06-13.13:32:43::SCWPlatform:: Platform Path D:/work/VHDL/lab5_2/hw/lab5_2.xsa
TRACE::2020-06-13.13:32:43::SCWPlatform:: Unique name xilinx:arty-a7-35::0.0
TRACE::2020-06-13.13:32:43::SCWPlatform::Do not have an existing db opened. 
TRACE::2020-06-13.13:32:44::SCWPlatform::Opened new HwDB with name design_1_wrapper_3
TRACE::2020-06-13.13:32:44::SCWReader::Active system found as  lab5_2
TRACE::2020-06-13.13:32:44::SCWReader::Handling sysconfig lab5_2
TRACE::2020-06-13.13:32:44::SCWDomain::checking for install qemu data   : 
TRACE::2020-06-13.13:32:44::SCWPlatform::Trying to open the hw design at D:/work/VHDL/lab5_2/hw/lab5_2.xsa
TRACE::2020-06-13.13:32:44::SCWPlatform::DSA given D:/work/VHDL/lab5_2/hw/lab5_2.xsa
TRACE::2020-06-13.13:32:44::SCWPlatform::DSA absoulate path D:/work/VHDL/lab5_2/hw/lab5_2.xsa
TRACE::2020-06-13.13:32:44::SCWPlatform::DSA directory D:/work/VHDL/lab5_2/hw
TRACE::2020-06-13.13:32:44::SCWPlatform:: Platform Path D:/work/VHDL/lab5_2/hw/lab5_2.xsa
TRACE::2020-06-13.13:32:44::SCWPlatform:: Unique name xilinx:arty-a7-35::0.0
TRACE::2020-06-13.13:32:44::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_3
TRACE::2020-06-13.13:32:44::SCWPlatform::Opened existing hwdb design_1_wrapper_3
TRACE::2020-06-13.13:32:44::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-06-13.13:32:44::SCWPlatform::Trying to open the hw design at D:/work/VHDL/lab5_2/hw/lab5_2.xsa
TRACE::2020-06-13.13:32:44::SCWPlatform::DSA given D:/work/VHDL/lab5_2/hw/lab5_2.xsa
TRACE::2020-06-13.13:32:44::SCWPlatform::DSA absoulate path D:/work/VHDL/lab5_2/hw/lab5_2.xsa
TRACE::2020-06-13.13:32:44::SCWPlatform::DSA directory D:/work/VHDL/lab5_2/hw
TRACE::2020-06-13.13:32:44::SCWPlatform:: Platform Path D:/work/VHDL/lab5_2/hw/lab5_2.xsa
TRACE::2020-06-13.13:32:44::SCWPlatform:: Unique name xilinx:arty-a7-35::0.0
TRACE::2020-06-13.13:32:44::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_3
TRACE::2020-06-13.13:32:44::SCWPlatform::Opened existing hwdb design_1_wrapper_3
TRACE::2020-06-13.13:32:44::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-06-13.13:32:44::SCWPlatform::Trying to open the hw design at D:/work/VHDL/lab5_2/hw/lab5_2.xsa
TRACE::2020-06-13.13:32:44::SCWPlatform::DSA given D:/work/VHDL/lab5_2/hw/lab5_2.xsa
TRACE::2020-06-13.13:32:44::SCWPlatform::DSA absoulate path D:/work/VHDL/lab5_2/hw/lab5_2.xsa
TRACE::2020-06-13.13:32:44::SCWPlatform::DSA directory D:/work/VHDL/lab5_2/hw
TRACE::2020-06-13.13:32:44::SCWPlatform:: Platform Path D:/work/VHDL/lab5_2/hw/lab5_2.xsa
TRACE::2020-06-13.13:32:44::SCWPlatform:: Unique name xilinx:arty-a7-35::0.0
TRACE::2020-06-13.13:32:44::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_3
TRACE::2020-06-13.13:32:44::SCWPlatform::Opened existing hwdb design_1_wrapper_3
TRACE::2020-06-13.13:32:44::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-06-13.13:32:44::SCWMssOS::Checking the sw design at  D:/work/VHDL/lab5_2/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2020-06-13.13:32:44::SCWMssOS::DEBUG:  swdes dump  
TRACE::2020-06-13.13:32:44::SCWMssOS::No sw design opened at  D:/work/VHDL/lab5_2/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2020-06-13.13:32:44::SCWMssOS::mss exists loading the mss file  D:/work/VHDL/lab5_2/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2020-06-13.13:32:45::SCWMssOS::Opened the sw design from mss  D:/work/VHDL/lab5_2/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2020-06-13.13:32:45::SCWMssOS::Adding the swdes entry D:/work/VHDL/lab5_2/microblaze_0/standalone_domain/bsp/system.mss with des name system
TRACE::2020-06-13.13:32:45::SCWMssOS::updating the scw layer about changes
TRACE::2020-06-13.13:32:45::SCWMssOS::Opened the sw design.  D:/work/VHDL/lab5_2/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2020-06-13.13:32:45::SCWReader::Adding prebuilt librarypaths as   
TRACE::2020-06-13.13:32:45::SCWReader::Adding prebuilt incpaths  as   
TRACE::2020-06-13.13:32:45::SCWPlatform::Trying to open the hw design at D:/work/VHDL/lab5_2/hw/lab5_2.xsa
TRACE::2020-06-13.13:32:45::SCWPlatform::DSA given D:/work/VHDL/lab5_2/hw/lab5_2.xsa
TRACE::2020-06-13.13:32:45::SCWPlatform::DSA absoulate path D:/work/VHDL/lab5_2/hw/lab5_2.xsa
TRACE::2020-06-13.13:32:45::SCWPlatform::DSA directory D:/work/VHDL/lab5_2/hw
TRACE::2020-06-13.13:32:45::SCWPlatform:: Platform Path D:/work/VHDL/lab5_2/hw/lab5_2.xsa
TRACE::2020-06-13.13:32:45::SCWPlatform:: Unique name xilinx:arty-a7-35::0.0
TRACE::2020-06-13.13:32:45::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_3
TRACE::2020-06-13.13:32:45::SCWPlatform::Opened existing hwdb design_1_wrapper_3
TRACE::2020-06-13.13:32:45::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-06-13.13:32:45::SCWMssOS::Checking the sw design at  D:/work/VHDL/lab5_2/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2020-06-13.13:32:45::SCWMssOS::DEBUG:  swdes dump  D:/work/VHDL/lab5_2/microblaze_0/standalone_domain/bsp/system.mss|system||

TRACE::2020-06-13.13:32:45::SCWMssOS::Sw design exists and opened at  D:/work/VHDL/lab5_2/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2020-06-13.13:32:45::SCWReader::No isolation master present  
TRACE::2020-06-13.13:32:48::SCWPlatform::DSA given D:/work/VHDL/lab5_2/tempdsa/lab5_2.xsa
TRACE::2020-06-13.13:32:48::SCWPlatform::DSA absoulate path D:/work/VHDL/lab5_2/tempdsa/lab5_2.xsa
TRACE::2020-06-13.13:32:48::SCWPlatform:: Platform location is D:/work/VHDL/lab5_2/tempdsa
TRACE::2020-06-13.13:32:48::SCWPlatform:: Platform Path D:/work/VHDL/lab5_2/tempdsa/lab5_2.xsa
TRACE::2020-06-13.13:32:48::SCWPlatform:: Unique name xilinx:arty-a7-35::0.0
TRACE::2020-06-13.13:32:49::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-06-13.13:32:49::SCWMssOS::Doing hw sync for the mss in domain: standalone_domain
TRACE::2020-06-13.13:32:49::SCWPlatform::Trying to open the hw design at D:/work/VHDL/lab5_2/hw/lab5_2.xsa
TRACE::2020-06-13.13:32:49::SCWPlatform::DSA given D:/work/VHDL/lab5_2/hw/lab5_2.xsa
TRACE::2020-06-13.13:32:49::SCWPlatform::DSA absoulate path D:/work/VHDL/lab5_2/hw/lab5_2.xsa
TRACE::2020-06-13.13:32:49::SCWPlatform::DSA directory D:/work/VHDL/lab5_2/hw
TRACE::2020-06-13.13:32:49::SCWPlatform:: Platform Path D:/work/VHDL/lab5_2/hw/lab5_2.xsa
TRACE::2020-06-13.13:32:49::SCWPlatform:: Unique name xilinx:arty-a7-35::0.0
TRACE::2020-06-13.13:32:49::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_3
TRACE::2020-06-13.13:32:49::SCWPlatform::Opened existing hwdb design_1_wrapper_3
TRACE::2020-06-13.13:32:49::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-06-13.13:32:49::SCWPlatform::Trying to open the hw design at D:/work/VHDL/lab5_2/hw/lab5_2.xsa
TRACE::2020-06-13.13:32:49::SCWPlatform::DSA given D:/work/VHDL/lab5_2/hw/lab5_2.xsa
TRACE::2020-06-13.13:32:49::SCWPlatform::DSA absoulate path D:/work/VHDL/lab5_2/hw/lab5_2.xsa
TRACE::2020-06-13.13:32:49::SCWPlatform::DSA directory D:/work/VHDL/lab5_2/hw
TRACE::2020-06-13.13:32:49::SCWPlatform:: Platform Path D:/work/VHDL/lab5_2/hw/lab5_2.xsa
TRACE::2020-06-13.13:32:49::SCWPlatform:: Unique name xilinx:arty-a7-35::0.0
TRACE::2020-06-13.13:32:49::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_3
TRACE::2020-06-13.13:32:49::SCWPlatform::Opened existing hwdb design_1_wrapper_3
TRACE::2020-06-13.13:32:49::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-06-13.13:32:49::SCWMssOS::Checking the sw design at  D:/work/VHDL/lab5_2/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2020-06-13.13:32:49::SCWMssOS::DEBUG:  swdes dump  D:/work/VHDL/lab5_2/microblaze_0/standalone_domain/bsp/system.mss|system||

TRACE::2020-06-13.13:32:49::SCWMssOS::Sw design exists and opened at  D:/work/VHDL/lab5_2/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2020-06-13.13:32:49::SCWPlatform::Trying to open the hw design at D:/work/VHDL/lab5_2/tempdsa/lab5_2.xsa
TRACE::2020-06-13.13:32:49::SCWPlatform::DSA given D:/work/VHDL/lab5_2/tempdsa/lab5_2.xsa
TRACE::2020-06-13.13:32:49::SCWPlatform::DSA absoulate path D:/work/VHDL/lab5_2/tempdsa/lab5_2.xsa
TRACE::2020-06-13.13:32:49::SCWPlatform::DSA directory D:/work/VHDL/lab5_2/tempdsa
TRACE::2020-06-13.13:32:49::SCWPlatform:: Platform Path D:/work/VHDL/lab5_2/tempdsa/lab5_2.xsa
TRACE::2020-06-13.13:32:49::SCWPlatform:: Unique name xilinx:arty-a7-35::0.0
TRACE::2020-06-13.13:32:49::SCWPlatform::update - Opened existing hwdb design_1_wrapper_4
TRACE::2020-06-13.13:32:49::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-06-13.13:32:49::SCWMssOS::Completed hw sync for the mss in domain: standalone_domain
TRACE::2020-06-13.13:32:49::SCWPlatform::Trying to open the hw design at D:/work/VHDL/lab5_2/hw/lab5_2.xsa
TRACE::2020-06-13.13:32:49::SCWPlatform::DSA given D:/work/VHDL/lab5_2/hw/lab5_2.xsa
TRACE::2020-06-13.13:32:49::SCWPlatform::DSA absoulate path D:/work/VHDL/lab5_2/hw/lab5_2.xsa
TRACE::2020-06-13.13:32:49::SCWPlatform::DSA directory D:/work/VHDL/lab5_2/hw
TRACE::2020-06-13.13:32:49::SCWPlatform:: Platform Path D:/work/VHDL/lab5_2/hw/lab5_2.xsa
TRACE::2020-06-13.13:32:49::SCWPlatform:: Unique name xilinx:arty-a7-35::0.0
TRACE::2020-06-13.13:32:49::SCWPlatform::Do not have an existing db opened. 
TRACE::2020-06-13.13:32:49::SCWPlatform::Opened new HwDB with name design_1_wrapper_5
TRACE::2020-06-13.13:32:49::SCWPlatform::Trying to open the hw design at D:/work/VHDL/lab5_2/hw/lab5_2.xsa
TRACE::2020-06-13.13:32:49::SCWPlatform::DSA given D:/work/VHDL/lab5_2/hw/lab5_2.xsa
TRACE::2020-06-13.13:32:49::SCWPlatform::DSA absoulate path D:/work/VHDL/lab5_2/hw/lab5_2.xsa
TRACE::2020-06-13.13:32:49::SCWPlatform::DSA directory D:/work/VHDL/lab5_2/hw
TRACE::2020-06-13.13:32:49::SCWPlatform:: Platform Path D:/work/VHDL/lab5_2/hw/lab5_2.xsa
TRACE::2020-06-13.13:32:49::SCWPlatform:: Unique name xilinx:arty-a7-35::0.0
TRACE::2020-06-13.13:32:49::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_5
TRACE::2020-06-13.13:32:49::SCWPlatform::Opened existing hwdb design_1_wrapper_5
TRACE::2020-06-13.13:32:49::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-06-13.13:32:49::SCWMssOS::Checking the sw design at  D:/work/VHDL/lab5_2/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2020-06-13.13:32:49::SCWMssOS::DEBUG:  swdes dump  D:/work/VHDL/lab5_2/microblaze_0/standalone_domain/bsp/system.mss|system||

TRACE::2020-06-13.13:32:49::SCWMssOS::Sw design exists and opened at  D:/work/VHDL/lab5_2/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2020-06-13.13:32:49::SCWWriter::formatted JSON is {
	"platformName":	"lab5_2",
	"sprVersion":	"2.0",
	"mode":	"gui",
	"dsaType":	"Fixed",
	"platformDesc":	"lab5_2",
	"platHandOff":	"D:/work/VHDL/lab5/lab5_2/lab5_2.xsa",
	"platIntHandOff":	"<platformDir>/hw/lab5_2.xsa",
	"deviceType":	"FPGA",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	"",
	"platActiveSys":	"lab5_2",
	"systems":	[{
			"systemName":	"lab5_2",
			"systemDesc":	"lab5_2",
			"sysIsBootAutoGen":	"true",
			"systemDispName":	"lab5_2",
			"sysActiveDom":	"standalone_domain",
			"sysDefaultDom":	"standalone_domain",
			"domains":	[{
					"domainName":	"standalone_domain",
					"domainDispName":	"standalone on microblaze_0",
					"domainDesc":	"standalone_domain",
					"processors":	"microblaze_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"debugEnable":	"False",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.1",
					"mssFile":	"",
					"md5Digest":	"809f2fc985770cb5c6993358030a506d",
					"compatibleApp":	"",
					"domType":	"mssDomain",
					"arch":	"32-bit",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	[],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}]
		}]
}
LOG::2020-06-13.13:33:01::SCWPlatform::Started generating the artifacts platform lab5_2
TRACE::2020-06-13.13:33:01::SCWPlatform::Sanity checking of platform is completed
LOG::2020-06-13.13:33:01::SCWPlatform::Started generating the artifacts for system configuration lab5_2
LOG::2020-06-13.13:33:01::SCWSystem::Checking the domain standalone_domain
LOG::2020-06-13.13:33:01::SCWSystem::Not a boot domain 
LOG::2020-06-13.13:33:02::SCWSystem::Started Processing the domain standalone_domain
TRACE::2020-06-13.13:33:02::SCWDomain::Generating domain artifcats
TRACE::2020-06-13.13:33:02::SCWMssOS::Generating standalone artifcats
TRACE::2020-06-13.13:33:02::SCWMssOS:: Copying the user libraries. 
TRACE::2020-06-13.13:33:02::SCWPlatform::Trying to open the hw design at D:/work/VHDL/lab5_2/hw/lab5_2.xsa
TRACE::2020-06-13.13:33:02::SCWPlatform::DSA given D:/work/VHDL/lab5_2/hw/lab5_2.xsa
TRACE::2020-06-13.13:33:02::SCWPlatform::DSA absoulate path D:/work/VHDL/lab5_2/hw/lab5_2.xsa
TRACE::2020-06-13.13:33:02::SCWPlatform::DSA directory D:/work/VHDL/lab5_2/hw
TRACE::2020-06-13.13:33:02::SCWPlatform:: Platform Path D:/work/VHDL/lab5_2/hw/lab5_2.xsa
TRACE::2020-06-13.13:33:02::SCWPlatform:: Unique name xilinx:arty-a7-35::0.0
TRACE::2020-06-13.13:33:02::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_5
TRACE::2020-06-13.13:33:02::SCWPlatform::Opened existing hwdb design_1_wrapper_5
TRACE::2020-06-13.13:33:02::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-06-13.13:33:02::SCWMssOS::Checking the sw design at  D:/work/VHDL/lab5_2/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2020-06-13.13:33:02::SCWMssOS::DEBUG:  swdes dump  D:/work/VHDL/lab5_2/microblaze_0/standalone_domain/bsp/system.mss|system||

TRACE::2020-06-13.13:33:02::SCWMssOS::Sw design exists and opened at  D:/work/VHDL/lab5_2/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2020-06-13.13:33:02::SCWMssOS::Completed writing the mss file at D:/work/VHDL/lab5_2/microblaze_0/standalone_domain/bsp
TRACE::2020-06-13.13:33:02::SCWMssOS::Mss edits present, copying mssfile into export location D:/work/VHDL/lab5_2/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2020-06-13.13:33:02::SCWMssOS::bsp generated is upto date with the mss file. Skipping bsp generation.
TRACE::2020-06-13.13:33:02::SCWMssOS::BSP is already built. skipping the bsp build ... 
TRACE::2020-06-13.13:33:02::SCWDomain::Skipping the build for domain :  standalone_domain
TRACE::2020-06-13.13:33:02::SCWMssOS::skipping the bsp build ... 
TRACE::2020-06-13.13:33:02::SCWMssOS::Copying to export directory.
TRACE::2020-06-13.13:33:03::SCWMssOS:: Checking if to create the Supporting Applications
TRACE::2020-06-13.13:33:03::SCWMssOS:: No Linux domain exists, trying to generate FSBL 
LOG::2020-06-13.13:33:03::SCWSystem::Completed Processing the domain standalone_domain
LOG::2020-06-13.13:33:03::SCWSystem::Completed Processing the sysconfig lab5_2
LOG::2020-06-13.13:33:03::SCWPlatform::Completed generating the artifacts for system configuration lab5_2
TRACE::2020-06-13.13:33:03::SCWPlatform::Started preparing the platform 
TRACE::2020-06-13.13:33:03::SCWSystem::Writing the bif file for system config lab5_2
TRACE::2020-06-13.13:33:03::SCWSystem::dir created 
TRACE::2020-06-13.13:33:03::SCWSystem::Writing the bif 
TRACE::2020-06-13.13:33:03::SCWPlatform::Started writing the spfm file 
TRACE::2020-06-13.13:33:03::SCWPlatform::Started writing the xpfm file 
TRACE::2020-06-13.13:33:03::SCWPlatform::Completed generating the platform
TRACE::2020-06-13.13:33:03::SCWPlatform::Trying to open the hw design at D:/work/VHDL/lab5_2/hw/lab5_2.xsa
TRACE::2020-06-13.13:33:03::SCWPlatform::DSA given D:/work/VHDL/lab5_2/hw/lab5_2.xsa
TRACE::2020-06-13.13:33:03::SCWPlatform::DSA absoulate path D:/work/VHDL/lab5_2/hw/lab5_2.xsa
TRACE::2020-06-13.13:33:03::SCWPlatform::DSA directory D:/work/VHDL/lab5_2/hw
TRACE::2020-06-13.13:33:03::SCWPlatform:: Platform Path D:/work/VHDL/lab5_2/hw/lab5_2.xsa
TRACE::2020-06-13.13:33:03::SCWPlatform:: Unique name xilinx:arty-a7-35::0.0
TRACE::2020-06-13.13:33:03::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_5
TRACE::2020-06-13.13:33:03::SCWPlatform::Opened existing hwdb design_1_wrapper_5
TRACE::2020-06-13.13:33:03::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-06-13.13:33:03::SCWMssOS::Checking the sw design at  D:/work/VHDL/lab5_2/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2020-06-13.13:33:03::SCWMssOS::DEBUG:  swdes dump  D:/work/VHDL/lab5_2/microblaze_0/standalone_domain/bsp/system.mss|system||

TRACE::2020-06-13.13:33:03::SCWMssOS::Sw design exists and opened at  D:/work/VHDL/lab5_2/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2020-06-13.13:33:03::SCWWriter::formatted JSON is {
	"platformName":	"lab5_2",
	"sprVersion":	"2.0",
	"mode":	"gui",
	"dsaType":	"Fixed",
	"platformDesc":	"lab5_2",
	"platHandOff":	"D:/work/VHDL/lab5/lab5_2/lab5_2.xsa",
	"platIntHandOff":	"<platformDir>/hw/lab5_2.xsa",
	"deviceType":	"FPGA",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	"",
	"platActiveSys":	"lab5_2",
	"systems":	[{
			"systemName":	"lab5_2",
			"systemDesc":	"lab5_2",
			"sysIsBootAutoGen":	"true",
			"systemDispName":	"lab5_2",
			"sysActiveDom":	"standalone_domain",
			"sysDefaultDom":	"standalone_domain",
			"domains":	[{
					"domainName":	"standalone_domain",
					"domainDispName":	"standalone on microblaze_0",
					"domainDesc":	"standalone_domain",
					"processors":	"microblaze_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"debugEnable":	"False",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.1",
					"mssFile":	"",
					"md5Digest":	"809f2fc985770cb5c6993358030a506d",
					"compatibleApp":	"",
					"domType":	"mssDomain",
					"arch":	"32-bit",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	[],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}]
		}]
}
KEYINFO::2020-06-13.13:33:03::SCWPlatform::updated the xpfm file.
TRACE::2020-06-13.13:33:13::SCWPlatform::Trying to open the hw design at D:/work/VHDL/lab5_2/hw/lab5_2.xsa
TRACE::2020-06-13.13:33:13::SCWPlatform::DSA given D:/work/VHDL/lab5_2/hw/lab5_2.xsa
TRACE::2020-06-13.13:33:13::SCWPlatform::DSA absoulate path D:/work/VHDL/lab5_2/hw/lab5_2.xsa
TRACE::2020-06-13.13:33:13::SCWPlatform::DSA directory D:/work/VHDL/lab5_2/hw
TRACE::2020-06-13.13:33:13::SCWPlatform:: Platform Path D:/work/VHDL/lab5_2/hw/lab5_2.xsa
TRACE::2020-06-13.13:33:13::SCWPlatform:: Unique name xilinx:arty-a7-35::0.0
TRACE::2020-06-13.13:33:13::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_5
TRACE::2020-06-13.13:33:13::SCWPlatform::Opened existing hwdb design_1_wrapper_5
TRACE::2020-06-13.13:33:13::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-06-13.13:33:13::SCWMssOS::Checking the sw design at  D:/work/VHDL/lab5_2/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2020-06-13.13:33:13::SCWMssOS::DEBUG:  swdes dump  D:/work/VHDL/lab5_2/microblaze_0/standalone_domain/bsp/system.mss|system||

TRACE::2020-06-13.13:33:13::SCWMssOS::Sw design exists and opened at  D:/work/VHDL/lab5_2/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2020-06-13.21:26:10::SCWPlatform::Clearing the existing platform
TRACE::2020-06-13.21:26:10::SCWSystem::Clearing the existing sysconfig
TRACE::2020-06-13.21:26:10::SCWMssOS::Removing the swdes entry for  D:/work/VHDL/lab5_2/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2020-06-13.21:26:11::SCWSystem::Clearing the domains completed.
TRACE::2020-06-13.21:26:11::SCWPlatform::Clearing the opened hw db.
TRACE::2020-06-13.21:26:11::SCWPlatform::DSA given D:/work/VHDL/lab5_2/hw/lab5_2.xsa
TRACE::2020-06-13.21:26:11::SCWPlatform::DSA absoulate path D:/work/VHDL/lab5_2/hw/lab5_2.xsa
TRACE::2020-06-13.21:26:11::SCWPlatform:: Platform location is D:/work/VHDL/lab5_2/hw
TRACE::2020-06-13.21:26:11::SCWPlatform:: Platform Path D:/work/VHDL/lab5_2/hw/lab5_2.xsa
TRACE::2020-06-13.21:26:11::SCWPlatform:: Unique name xilinx:arty-a7-35::0.0
TRACE::2020-06-13.21:26:11::SCWPlatform::Removing the HwDB with name D:/work/VHDL/lab5_2/hw/lab5_2.xsa
TRACE::2020-06-13.21:26:13::SCWPlatform::Trying to open the hw design at D:/work/VHDL/lab5_2/hw/lab5_2.xsa
TRACE::2020-06-13.21:26:13::SCWPlatform::DSA given D:/work/VHDL/lab5_2/hw/lab5_2.xsa
TRACE::2020-06-13.21:26:13::SCWPlatform::DSA absoulate path D:/work/VHDL/lab5_2/hw/lab5_2.xsa
TRACE::2020-06-13.21:26:13::SCWPlatform::DSA directory D:/work/VHDL/lab5_2/hw
TRACE::2020-06-13.21:26:13::SCWPlatform:: Platform Path D:/work/VHDL/lab5_2/hw/lab5_2.xsa
TRACE::2020-06-13.21:26:13::SCWPlatform:: Unique name xilinx:arty-a7-35::0.0
TRACE::2020-06-13.21:26:13::SCWPlatform::Do not have an existing db opened. 
TRACE::2020-06-13.21:26:14::SCWPlatform::Opened new HwDB with name design_1_wrapper_7
TRACE::2020-06-13.21:26:14::SCWReader::Active system found as  lab5_2
TRACE::2020-06-13.21:26:14::SCWReader::Handling sysconfig lab5_2
TRACE::2020-06-13.21:26:14::SCWDomain::checking for install qemu data   : 
TRACE::2020-06-13.21:26:14::SCWPlatform::Trying to open the hw design at D:/work/VHDL/lab5_2/hw/lab5_2.xsa
TRACE::2020-06-13.21:26:14::SCWPlatform::DSA given D:/work/VHDL/lab5_2/hw/lab5_2.xsa
TRACE::2020-06-13.21:26:14::SCWPlatform::DSA absoulate path D:/work/VHDL/lab5_2/hw/lab5_2.xsa
TRACE::2020-06-13.21:26:14::SCWPlatform::DSA directory D:/work/VHDL/lab5_2/hw
TRACE::2020-06-13.21:26:14::SCWPlatform:: Platform Path D:/work/VHDL/lab5_2/hw/lab5_2.xsa
TRACE::2020-06-13.21:26:14::SCWPlatform:: Unique name xilinx:arty-a7-35::0.0
TRACE::2020-06-13.21:26:14::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_7
TRACE::2020-06-13.21:26:14::SCWPlatform::Opened existing hwdb design_1_wrapper_7
TRACE::2020-06-13.21:26:14::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-06-13.21:26:14::SCWPlatform::Trying to open the hw design at D:/work/VHDL/lab5_2/hw/lab5_2.xsa
TRACE::2020-06-13.21:26:14::SCWPlatform::DSA given D:/work/VHDL/lab5_2/hw/lab5_2.xsa
TRACE::2020-06-13.21:26:14::SCWPlatform::DSA absoulate path D:/work/VHDL/lab5_2/hw/lab5_2.xsa
TRACE::2020-06-13.21:26:14::SCWPlatform::DSA directory D:/work/VHDL/lab5_2/hw
TRACE::2020-06-13.21:26:14::SCWPlatform:: Platform Path D:/work/VHDL/lab5_2/hw/lab5_2.xsa
TRACE::2020-06-13.21:26:14::SCWPlatform:: Unique name xilinx:arty-a7-35::0.0
TRACE::2020-06-13.21:26:14::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_7
TRACE::2020-06-13.21:26:14::SCWPlatform::Opened existing hwdb design_1_wrapper_7
TRACE::2020-06-13.21:26:14::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-06-13.21:26:14::SCWPlatform::Trying to open the hw design at D:/work/VHDL/lab5_2/hw/lab5_2.xsa
TRACE::2020-06-13.21:26:14::SCWPlatform::DSA given D:/work/VHDL/lab5_2/hw/lab5_2.xsa
TRACE::2020-06-13.21:26:14::SCWPlatform::DSA absoulate path D:/work/VHDL/lab5_2/hw/lab5_2.xsa
TRACE::2020-06-13.21:26:14::SCWPlatform::DSA directory D:/work/VHDL/lab5_2/hw
TRACE::2020-06-13.21:26:14::SCWPlatform:: Platform Path D:/work/VHDL/lab5_2/hw/lab5_2.xsa
TRACE::2020-06-13.21:26:14::SCWPlatform:: Unique name xilinx:arty-a7-35::0.0
TRACE::2020-06-13.21:26:14::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_7
TRACE::2020-06-13.21:26:14::SCWPlatform::Opened existing hwdb design_1_wrapper_7
TRACE::2020-06-13.21:26:14::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-06-13.21:26:14::SCWMssOS::Checking the sw design at  D:/work/VHDL/lab5_2/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2020-06-13.21:26:14::SCWMssOS::DEBUG:  swdes dump  
TRACE::2020-06-13.21:26:14::SCWMssOS::No sw design opened at  D:/work/VHDL/lab5_2/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2020-06-13.21:26:14::SCWMssOS::mss exists loading the mss file  D:/work/VHDL/lab5_2/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2020-06-13.21:26:14::SCWMssOS::Opened the sw design from mss  D:/work/VHDL/lab5_2/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2020-06-13.21:26:14::SCWMssOS::Adding the swdes entry D:/work/VHDL/lab5_2/microblaze_0/standalone_domain/bsp/system.mss with des name system
TRACE::2020-06-13.21:26:14::SCWMssOS::updating the scw layer about changes
TRACE::2020-06-13.21:26:14::SCWMssOS::Opened the sw design.  D:/work/VHDL/lab5_2/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2020-06-13.21:26:14::SCWReader::Adding prebuilt librarypaths as   
TRACE::2020-06-13.21:26:14::SCWReader::Adding prebuilt incpaths  as   
TRACE::2020-06-13.21:26:14::SCWPlatform::Trying to open the hw design at D:/work/VHDL/lab5_2/hw/lab5_2.xsa
TRACE::2020-06-13.21:26:14::SCWPlatform::DSA given D:/work/VHDL/lab5_2/hw/lab5_2.xsa
TRACE::2020-06-13.21:26:14::SCWPlatform::DSA absoulate path D:/work/VHDL/lab5_2/hw/lab5_2.xsa
TRACE::2020-06-13.21:26:14::SCWPlatform::DSA directory D:/work/VHDL/lab5_2/hw
TRACE::2020-06-13.21:26:14::SCWPlatform:: Platform Path D:/work/VHDL/lab5_2/hw/lab5_2.xsa
TRACE::2020-06-13.21:26:14::SCWPlatform:: Unique name xilinx:arty-a7-35::0.0
TRACE::2020-06-13.21:26:14::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_7
TRACE::2020-06-13.21:26:14::SCWPlatform::Opened existing hwdb design_1_wrapper_7
TRACE::2020-06-13.21:26:14::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-06-13.21:26:14::SCWMssOS::Checking the sw design at  D:/work/VHDL/lab5_2/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2020-06-13.21:26:14::SCWMssOS::DEBUG:  swdes dump  D:/work/VHDL/lab5_2/microblaze_0/standalone_domain/bsp/system.mss|system||

TRACE::2020-06-13.21:26:14::SCWMssOS::Sw design exists and opened at  D:/work/VHDL/lab5_2/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2020-06-13.21:26:14::SCWReader::No isolation master present  
TRACE::2020-06-13.21:26:19::SCWPlatform::DSA given D:/work/VHDL/lab5_2/tempdsa/lab5_2.xsa
TRACE::2020-06-13.21:26:19::SCWPlatform::DSA absoulate path D:/work/VHDL/lab5_2/tempdsa/lab5_2.xsa
TRACE::2020-06-13.21:26:19::SCWPlatform:: Platform location is D:/work/VHDL/lab5_2/tempdsa
TRACE::2020-06-13.21:26:19::SCWPlatform:: Platform Path D:/work/VHDL/lab5_2/tempdsa/lab5_2.xsa
TRACE::2020-06-13.21:26:19::SCWPlatform:: Unique name xilinx:arty-a7-35::0.0
TRACE::2020-06-13.21:26:19::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-06-13.21:26:19::SCWMssOS::Doing hw sync for the mss in domain: standalone_domain
TRACE::2020-06-13.21:26:19::SCWPlatform::Trying to open the hw design at D:/work/VHDL/lab5_2/hw/lab5_2.xsa
TRACE::2020-06-13.21:26:19::SCWPlatform::DSA given D:/work/VHDL/lab5_2/hw/lab5_2.xsa
TRACE::2020-06-13.21:26:19::SCWPlatform::DSA absoulate path D:/work/VHDL/lab5_2/hw/lab5_2.xsa
TRACE::2020-06-13.21:26:19::SCWPlatform::DSA directory D:/work/VHDL/lab5_2/hw
TRACE::2020-06-13.21:26:19::SCWPlatform:: Platform Path D:/work/VHDL/lab5_2/hw/lab5_2.xsa
TRACE::2020-06-13.21:26:19::SCWPlatform:: Unique name xilinx:arty-a7-35::0.0
TRACE::2020-06-13.21:26:19::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_7
TRACE::2020-06-13.21:26:19::SCWPlatform::Opened existing hwdb design_1_wrapper_7
TRACE::2020-06-13.21:26:19::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-06-13.21:26:19::SCWPlatform::Trying to open the hw design at D:/work/VHDL/lab5_2/hw/lab5_2.xsa
TRACE::2020-06-13.21:26:19::SCWPlatform::DSA given D:/work/VHDL/lab5_2/hw/lab5_2.xsa
TRACE::2020-06-13.21:26:19::SCWPlatform::DSA absoulate path D:/work/VHDL/lab5_2/hw/lab5_2.xsa
TRACE::2020-06-13.21:26:19::SCWPlatform::DSA directory D:/work/VHDL/lab5_2/hw
TRACE::2020-06-13.21:26:19::SCWPlatform:: Platform Path D:/work/VHDL/lab5_2/hw/lab5_2.xsa
TRACE::2020-06-13.21:26:19::SCWPlatform:: Unique name xilinx:arty-a7-35::0.0
TRACE::2020-06-13.21:26:19::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_7
TRACE::2020-06-13.21:26:19::SCWPlatform::Opened existing hwdb design_1_wrapper_7
TRACE::2020-06-13.21:26:19::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-06-13.21:26:19::SCWMssOS::Checking the sw design at  D:/work/VHDL/lab5_2/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2020-06-13.21:26:19::SCWMssOS::DEBUG:  swdes dump  D:/work/VHDL/lab5_2/microblaze_0/standalone_domain/bsp/system.mss|system||

TRACE::2020-06-13.21:26:19::SCWMssOS::Sw design exists and opened at  D:/work/VHDL/lab5_2/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2020-06-13.21:26:19::SCWPlatform::Trying to open the hw design at D:/work/VHDL/lab5_2/tempdsa/lab5_2.xsa
TRACE::2020-06-13.21:26:19::SCWPlatform::DSA given D:/work/VHDL/lab5_2/tempdsa/lab5_2.xsa
TRACE::2020-06-13.21:26:19::SCWPlatform::DSA absoulate path D:/work/VHDL/lab5_2/tempdsa/lab5_2.xsa
TRACE::2020-06-13.21:26:19::SCWPlatform::DSA directory D:/work/VHDL/lab5_2/tempdsa
TRACE::2020-06-13.21:26:19::SCWPlatform:: Platform Path D:/work/VHDL/lab5_2/tempdsa/lab5_2.xsa
TRACE::2020-06-13.21:26:19::SCWPlatform:: Unique name xilinx:arty-a7-35::0.0
TRACE::2020-06-13.21:26:19::SCWPlatform::update - Opened existing hwdb design_1_wrapper_8
TRACE::2020-06-13.21:26:19::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-06-13.21:26:19::SCWMssOS::Completed hw sync for the mss in domain: standalone_domain
TRACE::2020-06-13.21:26:19::SCWPlatform::Trying to open the hw design at D:/work/VHDL/lab5_2/hw/lab5_2.xsa
TRACE::2020-06-13.21:26:19::SCWPlatform::DSA given D:/work/VHDL/lab5_2/hw/lab5_2.xsa
TRACE::2020-06-13.21:26:19::SCWPlatform::DSA absoulate path D:/work/VHDL/lab5_2/hw/lab5_2.xsa
TRACE::2020-06-13.21:26:19::SCWPlatform::DSA directory D:/work/VHDL/lab5_2/hw
TRACE::2020-06-13.21:26:19::SCWPlatform:: Platform Path D:/work/VHDL/lab5_2/hw/lab5_2.xsa
TRACE::2020-06-13.21:26:19::SCWPlatform:: Unique name xilinx:arty-a7-35::0.0
TRACE::2020-06-13.21:26:19::SCWPlatform::Do not have an existing db opened. 
TRACE::2020-06-13.21:26:20::SCWPlatform::Opened new HwDB with name design_1_wrapper_9
TRACE::2020-06-13.21:26:20::SCWPlatform::Trying to open the hw design at D:/work/VHDL/lab5_2/hw/lab5_2.xsa
TRACE::2020-06-13.21:26:20::SCWPlatform::DSA given D:/work/VHDL/lab5_2/hw/lab5_2.xsa
TRACE::2020-06-13.21:26:20::SCWPlatform::DSA absoulate path D:/work/VHDL/lab5_2/hw/lab5_2.xsa
TRACE::2020-06-13.21:26:20::SCWPlatform::DSA directory D:/work/VHDL/lab5_2/hw
TRACE::2020-06-13.21:26:20::SCWPlatform:: Platform Path D:/work/VHDL/lab5_2/hw/lab5_2.xsa
TRACE::2020-06-13.21:26:20::SCWPlatform:: Unique name xilinx:arty-a7-35::0.0
TRACE::2020-06-13.21:26:20::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_9
TRACE::2020-06-13.21:26:20::SCWPlatform::Opened existing hwdb design_1_wrapper_9
TRACE::2020-06-13.21:26:20::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-06-13.21:26:20::SCWMssOS::Checking the sw design at  D:/work/VHDL/lab5_2/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2020-06-13.21:26:20::SCWMssOS::DEBUG:  swdes dump  D:/work/VHDL/lab5_2/microblaze_0/standalone_domain/bsp/system.mss|system||

TRACE::2020-06-13.21:26:20::SCWMssOS::Sw design exists and opened at  D:/work/VHDL/lab5_2/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2020-06-13.21:26:20::SCWWriter::formatted JSON is {
	"platformName":	"lab5_2",
	"sprVersion":	"2.0",
	"mode":	"gui",
	"dsaType":	"Fixed",
	"platformDesc":	"lab5_2",
	"platHandOff":	"D:/work/VHDL/lab5/lab5_2/lab5_2.xsa",
	"platIntHandOff":	"<platformDir>/hw/lab5_2.xsa",
	"deviceType":	"FPGA",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	"",
	"platActiveSys":	"lab5_2",
	"systems":	[{
			"systemName":	"lab5_2",
			"systemDesc":	"lab5_2",
			"sysIsBootAutoGen":	"true",
			"systemDispName":	"lab5_2",
			"sysActiveDom":	"standalone_domain",
			"sysDefaultDom":	"standalone_domain",
			"domains":	[{
					"domainName":	"standalone_domain",
					"domainDispName":	"standalone on microblaze_0",
					"domainDesc":	"standalone_domain",
					"processors":	"microblaze_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"debugEnable":	"False",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.1",
					"mssFile":	"",
					"md5Digest":	"809f2fc985770cb5c6993358030a506d",
					"compatibleApp":	"",
					"domType":	"mssDomain",
					"arch":	"32-bit",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	[],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}]
		}]
}
LOG::2020-06-13.21:26:51::SCWPlatform::Started generating the artifacts platform lab5_2
TRACE::2020-06-13.21:26:51::SCWPlatform::Sanity checking of platform is completed
LOG::2020-06-13.21:26:53::SCWPlatform::Started generating the artifacts for system configuration lab5_2
LOG::2020-06-13.21:26:53::SCWSystem::Checking the domain standalone_domain
LOG::2020-06-13.21:26:53::SCWSystem::Not a boot domain 
LOG::2020-06-13.21:26:53::SCWSystem::Started Processing the domain standalone_domain
TRACE::2020-06-13.21:26:53::SCWDomain::Generating domain artifcats
TRACE::2020-06-13.21:26:53::SCWMssOS::Generating standalone artifcats
TRACE::2020-06-13.21:26:53::SCWMssOS:: Copying the user libraries. 
TRACE::2020-06-13.21:26:53::SCWPlatform::Trying to open the hw design at D:/work/VHDL/lab5_2/hw/lab5_2.xsa
TRACE::2020-06-13.21:26:53::SCWPlatform::DSA given D:/work/VHDL/lab5_2/hw/lab5_2.xsa
TRACE::2020-06-13.21:26:53::SCWPlatform::DSA absoulate path D:/work/VHDL/lab5_2/hw/lab5_2.xsa
TRACE::2020-06-13.21:26:53::SCWPlatform::DSA directory D:/work/VHDL/lab5_2/hw
TRACE::2020-06-13.21:26:53::SCWPlatform:: Platform Path D:/work/VHDL/lab5_2/hw/lab5_2.xsa
TRACE::2020-06-13.21:26:53::SCWPlatform:: Unique name xilinx:arty-a7-35::0.0
TRACE::2020-06-13.21:26:53::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_9
TRACE::2020-06-13.21:26:53::SCWPlatform::Opened existing hwdb design_1_wrapper_9
TRACE::2020-06-13.21:26:53::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-06-13.21:26:53::SCWMssOS::Checking the sw design at  D:/work/VHDL/lab5_2/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2020-06-13.21:26:53::SCWMssOS::DEBUG:  swdes dump  D:/work/VHDL/lab5_2/microblaze_0/standalone_domain/bsp/system.mss|system||

TRACE::2020-06-13.21:26:53::SCWMssOS::Sw design exists and opened at  D:/work/VHDL/lab5_2/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2020-06-13.21:26:53::SCWMssOS::Completed writing the mss file at D:/work/VHDL/lab5_2/microblaze_0/standalone_domain/bsp
TRACE::2020-06-13.21:26:53::SCWMssOS::Mss edits present, copying mssfile into export location D:/work/VHDL/lab5_2/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2020-06-13.21:26:53::SCWMssOS::bsp generated is upto date with the mss file. Skipping bsp generation.
TRACE::2020-06-13.21:26:53::SCWMssOS::BSP is already built. skipping the bsp build ... 
TRACE::2020-06-13.21:26:53::SCWDomain::Skipping the build for domain :  standalone_domain
TRACE::2020-06-13.21:26:53::SCWMssOS::skipping the bsp build ... 
TRACE::2020-06-13.21:26:53::SCWMssOS::Copying to export directory.
TRACE::2020-06-13.21:26:56::SCWMssOS:: Checking if to create the Supporting Applications
TRACE::2020-06-13.21:26:56::SCWMssOS:: No Linux domain exists, trying to generate FSBL 
LOG::2020-06-13.21:26:56::SCWSystem::Completed Processing the domain standalone_domain
LOG::2020-06-13.21:26:56::SCWSystem::Completed Processing the sysconfig lab5_2
LOG::2020-06-13.21:26:56::SCWPlatform::Completed generating the artifacts for system configuration lab5_2
TRACE::2020-06-13.21:26:56::SCWPlatform::Started preparing the platform 
TRACE::2020-06-13.21:26:56::SCWSystem::Writing the bif file for system config lab5_2
TRACE::2020-06-13.21:26:56::SCWSystem::dir created 
TRACE::2020-06-13.21:26:56::SCWSystem::Writing the bif 
TRACE::2020-06-13.21:26:56::SCWPlatform::Started writing the spfm file 
TRACE::2020-06-13.21:26:56::SCWPlatform::Started writing the xpfm file 
TRACE::2020-06-13.21:26:56::SCWPlatform::Completed generating the platform
TRACE::2020-06-13.21:26:56::SCWPlatform::Trying to open the hw design at D:/work/VHDL/lab5_2/hw/lab5_2.xsa
TRACE::2020-06-13.21:26:56::SCWPlatform::DSA given D:/work/VHDL/lab5_2/hw/lab5_2.xsa
TRACE::2020-06-13.21:26:56::SCWPlatform::DSA absoulate path D:/work/VHDL/lab5_2/hw/lab5_2.xsa
TRACE::2020-06-13.21:26:56::SCWPlatform::DSA directory D:/work/VHDL/lab5_2/hw
TRACE::2020-06-13.21:26:56::SCWPlatform:: Platform Path D:/work/VHDL/lab5_2/hw/lab5_2.xsa
TRACE::2020-06-13.21:26:56::SCWPlatform:: Unique name xilinx:arty-a7-35::0.0
TRACE::2020-06-13.21:26:56::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_9
TRACE::2020-06-13.21:26:56::SCWPlatform::Opened existing hwdb design_1_wrapper_9
TRACE::2020-06-13.21:26:56::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-06-13.21:26:56::SCWMssOS::Checking the sw design at  D:/work/VHDL/lab5_2/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2020-06-13.21:26:56::SCWMssOS::DEBUG:  swdes dump  D:/work/VHDL/lab5_2/microblaze_0/standalone_domain/bsp/system.mss|system||

TRACE::2020-06-13.21:26:56::SCWMssOS::Sw design exists and opened at  D:/work/VHDL/lab5_2/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2020-06-13.21:26:56::SCWWriter::formatted JSON is {
	"platformName":	"lab5_2",
	"sprVersion":	"2.0",
	"mode":	"gui",
	"dsaType":	"Fixed",
	"platformDesc":	"lab5_2",
	"platHandOff":	"D:/work/VHDL/lab5/lab5_2/lab5_2.xsa",
	"platIntHandOff":	"<platformDir>/hw/lab5_2.xsa",
	"deviceType":	"FPGA",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	"",
	"platActiveSys":	"lab5_2",
	"systems":	[{
			"systemName":	"lab5_2",
			"systemDesc":	"lab5_2",
			"sysIsBootAutoGen":	"true",
			"systemDispName":	"lab5_2",
			"sysActiveDom":	"standalone_domain",
			"sysDefaultDom":	"standalone_domain",
			"domains":	[{
					"domainName":	"standalone_domain",
					"domainDispName":	"standalone on microblaze_0",
					"domainDesc":	"standalone_domain",
					"processors":	"microblaze_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"debugEnable":	"False",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.1",
					"mssFile":	"",
					"md5Digest":	"809f2fc985770cb5c6993358030a506d",
					"compatibleApp":	"",
					"domType":	"mssDomain",
					"arch":	"32-bit",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	[],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}]
		}]
}
KEYINFO::2020-06-13.21:26:56::SCWPlatform::updated the xpfm file.
TRACE::2020-06-13.21:27:14::SCWPlatform::Trying to open the hw design at D:/work/VHDL/lab5_2/hw/lab5_2.xsa
TRACE::2020-06-13.21:27:14::SCWPlatform::DSA given D:/work/VHDL/lab5_2/hw/lab5_2.xsa
TRACE::2020-06-13.21:27:14::SCWPlatform::DSA absoulate path D:/work/VHDL/lab5_2/hw/lab5_2.xsa
TRACE::2020-06-13.21:27:14::SCWPlatform::DSA directory D:/work/VHDL/lab5_2/hw
TRACE::2020-06-13.21:27:14::SCWPlatform:: Platform Path D:/work/VHDL/lab5_2/hw/lab5_2.xsa
TRACE::2020-06-13.21:27:14::SCWPlatform:: Unique name xilinx:arty-a7-35::0.0
TRACE::2020-06-13.21:27:14::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_9
TRACE::2020-06-13.21:27:14::SCWPlatform::Opened existing hwdb design_1_wrapper_9
TRACE::2020-06-13.21:27:14::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-06-13.21:27:14::SCWMssOS::Checking the sw design at  D:/work/VHDL/lab5_2/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2020-06-13.21:27:14::SCWMssOS::DEBUG:  swdes dump  D:/work/VHDL/lab5_2/microblaze_0/standalone_domain/bsp/system.mss|system||

TRACE::2020-06-13.21:27:14::SCWMssOS::Sw design exists and opened at  D:/work/VHDL/lab5_2/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2020-06-13.22:20:02::SCWPlatform::Clearing the existing platform
TRACE::2020-06-13.22:20:02::SCWSystem::Clearing the existing sysconfig
TRACE::2020-06-13.22:20:02::SCWMssOS::Removing the swdes entry for  D:/work/VHDL/lab5_2/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2020-06-13.22:20:02::SCWSystem::Clearing the domains completed.
TRACE::2020-06-13.22:20:02::SCWPlatform::Clearing the opened hw db.
TRACE::2020-06-13.22:20:02::SCWPlatform::DSA given D:/work/VHDL/lab5_2/hw/lab5_2.xsa
TRACE::2020-06-13.22:20:02::SCWPlatform::DSA absoulate path D:/work/VHDL/lab5_2/hw/lab5_2.xsa
TRACE::2020-06-13.22:20:02::SCWPlatform:: Platform location is D:/work/VHDL/lab5_2/hw
TRACE::2020-06-13.22:20:03::SCWPlatform:: Platform Path D:/work/VHDL/lab5_2/hw/lab5_2.xsa
TRACE::2020-06-13.22:20:03::SCWPlatform:: Unique name xilinx:arty-a7-35::0.0
TRACE::2020-06-13.22:20:03::SCWPlatform::Removing the HwDB with name D:/work/VHDL/lab5_2/hw/lab5_2.xsa
TRACE::2020-06-13.22:20:06::SCWPlatform::Trying to open the hw design at D:/work/VHDL/lab5_2/hw/lab5_2.xsa
TRACE::2020-06-13.22:20:06::SCWPlatform::DSA given D:/work/VHDL/lab5_2/hw/lab5_2.xsa
TRACE::2020-06-13.22:20:06::SCWPlatform::DSA absoulate path D:/work/VHDL/lab5_2/hw/lab5_2.xsa
TRACE::2020-06-13.22:20:06::SCWPlatform::DSA directory D:/work/VHDL/lab5_2/hw
TRACE::2020-06-13.22:20:06::SCWPlatform:: Platform Path D:/work/VHDL/lab5_2/hw/lab5_2.xsa
TRACE::2020-06-13.22:20:06::SCWPlatform:: Unique name xilinx:arty-a7-35::0.0
TRACE::2020-06-13.22:20:06::SCWPlatform::Do not have an existing db opened. 
TRACE::2020-06-13.22:20:09::SCWPlatform::Opened new HwDB with name design_1_wrapper_11
TRACE::2020-06-13.22:20:09::SCWReader::Active system found as  lab5_2
TRACE::2020-06-13.22:20:09::SCWReader::Handling sysconfig lab5_2
TRACE::2020-06-13.22:20:09::SCWDomain::checking for install qemu data   : 
TRACE::2020-06-13.22:20:09::SCWPlatform::Trying to open the hw design at D:/work/VHDL/lab5_2/hw/lab5_2.xsa
TRACE::2020-06-13.22:20:09::SCWPlatform::DSA given D:/work/VHDL/lab5_2/hw/lab5_2.xsa
TRACE::2020-06-13.22:20:09::SCWPlatform::DSA absoulate path D:/work/VHDL/lab5_2/hw/lab5_2.xsa
TRACE::2020-06-13.22:20:09::SCWPlatform::DSA directory D:/work/VHDL/lab5_2/hw
TRACE::2020-06-13.22:20:09::SCWPlatform:: Platform Path D:/work/VHDL/lab5_2/hw/lab5_2.xsa
TRACE::2020-06-13.22:20:09::SCWPlatform:: Unique name xilinx:arty-a7-35::0.0
TRACE::2020-06-13.22:20:09::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_11
TRACE::2020-06-13.22:20:09::SCWPlatform::Opened existing hwdb design_1_wrapper_11
TRACE::2020-06-13.22:20:09::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-06-13.22:20:09::SCWPlatform::Trying to open the hw design at D:/work/VHDL/lab5_2/hw/lab5_2.xsa
TRACE::2020-06-13.22:20:09::SCWPlatform::DSA given D:/work/VHDL/lab5_2/hw/lab5_2.xsa
TRACE::2020-06-13.22:20:09::SCWPlatform::DSA absoulate path D:/work/VHDL/lab5_2/hw/lab5_2.xsa
TRACE::2020-06-13.22:20:09::SCWPlatform::DSA directory D:/work/VHDL/lab5_2/hw
TRACE::2020-06-13.22:20:09::SCWPlatform:: Platform Path D:/work/VHDL/lab5_2/hw/lab5_2.xsa
TRACE::2020-06-13.22:20:09::SCWPlatform:: Unique name xilinx:arty-a7-35::0.0
TRACE::2020-06-13.22:20:09::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_11
TRACE::2020-06-13.22:20:09::SCWPlatform::Opened existing hwdb design_1_wrapper_11
TRACE::2020-06-13.22:20:09::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-06-13.22:20:09::SCWPlatform::Trying to open the hw design at D:/work/VHDL/lab5_2/hw/lab5_2.xsa
TRACE::2020-06-13.22:20:09::SCWPlatform::DSA given D:/work/VHDL/lab5_2/hw/lab5_2.xsa
TRACE::2020-06-13.22:20:09::SCWPlatform::DSA absoulate path D:/work/VHDL/lab5_2/hw/lab5_2.xsa
TRACE::2020-06-13.22:20:09::SCWPlatform::DSA directory D:/work/VHDL/lab5_2/hw
TRACE::2020-06-13.22:20:09::SCWPlatform:: Platform Path D:/work/VHDL/lab5_2/hw/lab5_2.xsa
TRACE::2020-06-13.22:20:09::SCWPlatform:: Unique name xilinx:arty-a7-35::0.0
TRACE::2020-06-13.22:20:09::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_11
TRACE::2020-06-13.22:20:09::SCWPlatform::Opened existing hwdb design_1_wrapper_11
TRACE::2020-06-13.22:20:09::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-06-13.22:20:09::SCWMssOS::Checking the sw design at  D:/work/VHDL/lab5_2/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2020-06-13.22:20:09::SCWMssOS::DEBUG:  swdes dump  
TRACE::2020-06-13.22:20:09::SCWMssOS::No sw design opened at  D:/work/VHDL/lab5_2/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2020-06-13.22:20:09::SCWMssOS::mss exists loading the mss file  D:/work/VHDL/lab5_2/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2020-06-13.22:20:09::SCWMssOS::Opened the sw design from mss  D:/work/VHDL/lab5_2/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2020-06-13.22:20:09::SCWMssOS::Adding the swdes entry D:/work/VHDL/lab5_2/microblaze_0/standalone_domain/bsp/system.mss with des name system
TRACE::2020-06-13.22:20:09::SCWMssOS::updating the scw layer about changes
TRACE::2020-06-13.22:20:10::SCWMssOS::Opened the sw design.  D:/work/VHDL/lab5_2/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2020-06-13.22:20:10::SCWReader::Adding prebuilt librarypaths as   
TRACE::2020-06-13.22:20:10::SCWReader::Adding prebuilt incpaths  as   
TRACE::2020-06-13.22:20:10::SCWPlatform::Trying to open the hw design at D:/work/VHDL/lab5_2/hw/lab5_2.xsa
TRACE::2020-06-13.22:20:10::SCWPlatform::DSA given D:/work/VHDL/lab5_2/hw/lab5_2.xsa
TRACE::2020-06-13.22:20:10::SCWPlatform::DSA absoulate path D:/work/VHDL/lab5_2/hw/lab5_2.xsa
TRACE::2020-06-13.22:20:10::SCWPlatform::DSA directory D:/work/VHDL/lab5_2/hw
TRACE::2020-06-13.22:20:10::SCWPlatform:: Platform Path D:/work/VHDL/lab5_2/hw/lab5_2.xsa
TRACE::2020-06-13.22:20:10::SCWPlatform:: Unique name xilinx:arty-a7-35::0.0
TRACE::2020-06-13.22:20:10::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_11
TRACE::2020-06-13.22:20:10::SCWPlatform::Opened existing hwdb design_1_wrapper_11
TRACE::2020-06-13.22:20:10::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-06-13.22:20:10::SCWMssOS::Checking the sw design at  D:/work/VHDL/lab5_2/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2020-06-13.22:20:10::SCWMssOS::DEBUG:  swdes dump  D:/work/VHDL/lab5_2/microblaze_0/standalone_domain/bsp/system.mss|system||

TRACE::2020-06-13.22:20:10::SCWMssOS::Sw design exists and opened at  D:/work/VHDL/lab5_2/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2020-06-13.22:20:10::SCWReader::No isolation master present  
TRACE::2020-06-13.22:20:17::SCWPlatform::DSA given D:/work/VHDL/lab5_2/tempdsa/lab5_2.xsa
TRACE::2020-06-13.22:20:17::SCWPlatform::DSA absoulate path D:/work/VHDL/lab5_2/tempdsa/lab5_2.xsa
TRACE::2020-06-13.22:20:17::SCWPlatform:: Platform location is D:/work/VHDL/lab5_2/tempdsa
TRACE::2020-06-13.22:20:17::SCWPlatform:: Platform Path D:/work/VHDL/lab5_2/tempdsa/lab5_2.xsa
TRACE::2020-06-13.22:20:17::SCWPlatform:: Unique name xilinx:arty-a7-35::0.0
TRACE::2020-06-13.22:20:19::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-06-13.22:20:19::SCWMssOS::Doing hw sync for the mss in domain: standalone_domain
TRACE::2020-06-13.22:20:19::SCWPlatform::Trying to open the hw design at D:/work/VHDL/lab5_2/hw/lab5_2.xsa
TRACE::2020-06-13.22:20:19::SCWPlatform::DSA given D:/work/VHDL/lab5_2/hw/lab5_2.xsa
TRACE::2020-06-13.22:20:19::SCWPlatform::DSA absoulate path D:/work/VHDL/lab5_2/hw/lab5_2.xsa
TRACE::2020-06-13.22:20:19::SCWPlatform::DSA directory D:/work/VHDL/lab5_2/hw
TRACE::2020-06-13.22:20:19::SCWPlatform:: Platform Path D:/work/VHDL/lab5_2/hw/lab5_2.xsa
TRACE::2020-06-13.22:20:19::SCWPlatform:: Unique name xilinx:arty-a7-35::0.0
TRACE::2020-06-13.22:20:19::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_11
TRACE::2020-06-13.22:20:19::SCWPlatform::Opened existing hwdb design_1_wrapper_11
TRACE::2020-06-13.22:20:19::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-06-13.22:20:19::SCWPlatform::Trying to open the hw design at D:/work/VHDL/lab5_2/hw/lab5_2.xsa
TRACE::2020-06-13.22:20:19::SCWPlatform::DSA given D:/work/VHDL/lab5_2/hw/lab5_2.xsa
TRACE::2020-06-13.22:20:19::SCWPlatform::DSA absoulate path D:/work/VHDL/lab5_2/hw/lab5_2.xsa
TRACE::2020-06-13.22:20:19::SCWPlatform::DSA directory D:/work/VHDL/lab5_2/hw
TRACE::2020-06-13.22:20:19::SCWPlatform:: Platform Path D:/work/VHDL/lab5_2/hw/lab5_2.xsa
TRACE::2020-06-13.22:20:19::SCWPlatform:: Unique name xilinx:arty-a7-35::0.0
TRACE::2020-06-13.22:20:19::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_11
TRACE::2020-06-13.22:20:19::SCWPlatform::Opened existing hwdb design_1_wrapper_11
TRACE::2020-06-13.22:20:19::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-06-13.22:20:19::SCWMssOS::Checking the sw design at  D:/work/VHDL/lab5_2/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2020-06-13.22:20:19::SCWMssOS::DEBUG:  swdes dump  D:/work/VHDL/lab5_2/microblaze_0/standalone_domain/bsp/system.mss|system||

TRACE::2020-06-13.22:20:19::SCWMssOS::Sw design exists and opened at  D:/work/VHDL/lab5_2/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2020-06-13.22:20:19::SCWPlatform::Trying to open the hw design at D:/work/VHDL/lab5_2/tempdsa/lab5_2.xsa
TRACE::2020-06-13.22:20:19::SCWPlatform::DSA given D:/work/VHDL/lab5_2/tempdsa/lab5_2.xsa
TRACE::2020-06-13.22:20:19::SCWPlatform::DSA absoulate path D:/work/VHDL/lab5_2/tempdsa/lab5_2.xsa
TRACE::2020-06-13.22:20:19::SCWPlatform::DSA directory D:/work/VHDL/lab5_2/tempdsa
TRACE::2020-06-13.22:20:19::SCWPlatform:: Platform Path D:/work/VHDL/lab5_2/tempdsa/lab5_2.xsa
TRACE::2020-06-13.22:20:19::SCWPlatform:: Unique name xilinx:arty-a7-35::0.0
TRACE::2020-06-13.22:20:19::SCWPlatform::update - Opened existing hwdb design_1_wrapper_12
TRACE::2020-06-13.22:20:19::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-06-13.22:20:19::SCWMssOS::Completed hw sync for the mss in domain: standalone_domain
TRACE::2020-06-13.22:20:19::SCWPlatform::Trying to open the hw design at D:/work/VHDL/lab5_2/hw/lab5_2.xsa
TRACE::2020-06-13.22:20:19::SCWPlatform::DSA given D:/work/VHDL/lab5_2/hw/lab5_2.xsa
TRACE::2020-06-13.22:20:19::SCWPlatform::DSA absoulate path D:/work/VHDL/lab5_2/hw/lab5_2.xsa
TRACE::2020-06-13.22:20:19::SCWPlatform::DSA directory D:/work/VHDL/lab5_2/hw
TRACE::2020-06-13.22:20:19::SCWPlatform:: Platform Path D:/work/VHDL/lab5_2/hw/lab5_2.xsa
TRACE::2020-06-13.22:20:19::SCWPlatform:: Unique name xilinx:arty-a7-35::0.0
TRACE::2020-06-13.22:20:19::SCWPlatform::Do not have an existing db opened. 
TRACE::2020-06-13.22:20:19::SCWPlatform::Opened new HwDB with name design_1_wrapper_13
TRACE::2020-06-13.22:20:19::SCWPlatform::Trying to open the hw design at D:/work/VHDL/lab5_2/hw/lab5_2.xsa
TRACE::2020-06-13.22:20:19::SCWPlatform::DSA given D:/work/VHDL/lab5_2/hw/lab5_2.xsa
TRACE::2020-06-13.22:20:19::SCWPlatform::DSA absoulate path D:/work/VHDL/lab5_2/hw/lab5_2.xsa
TRACE::2020-06-13.22:20:19::SCWPlatform::DSA directory D:/work/VHDL/lab5_2/hw
TRACE::2020-06-13.22:20:19::SCWPlatform:: Platform Path D:/work/VHDL/lab5_2/hw/lab5_2.xsa
TRACE::2020-06-13.22:20:19::SCWPlatform:: Unique name xilinx:arty-a7-35::0.0
TRACE::2020-06-13.22:20:19::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_13
TRACE::2020-06-13.22:20:19::SCWPlatform::Opened existing hwdb design_1_wrapper_13
TRACE::2020-06-13.22:20:19::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-06-13.22:20:19::SCWMssOS::Checking the sw design at  D:/work/VHDL/lab5_2/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2020-06-13.22:20:19::SCWMssOS::DEBUG:  swdes dump  D:/work/VHDL/lab5_2/microblaze_0/standalone_domain/bsp/system.mss|system||

TRACE::2020-06-13.22:20:19::SCWMssOS::Sw design exists and opened at  D:/work/VHDL/lab5_2/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2020-06-13.22:20:19::SCWWriter::formatted JSON is {
	"platformName":	"lab5_2",
	"sprVersion":	"2.0",
	"mode":	"gui",
	"dsaType":	"Fixed",
	"platformDesc":	"lab5_2",
	"platHandOff":	"D:/work/VHDL/lab5/lab5_2/lab5_2.xsa",
	"platIntHandOff":	"<platformDir>/hw/lab5_2.xsa",
	"deviceType":	"FPGA",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	"",
	"platActiveSys":	"lab5_2",
	"systems":	[{
			"systemName":	"lab5_2",
			"systemDesc":	"lab5_2",
			"sysIsBootAutoGen":	"true",
			"systemDispName":	"lab5_2",
			"sysActiveDom":	"standalone_domain",
			"sysDefaultDom":	"standalone_domain",
			"domains":	[{
					"domainName":	"standalone_domain",
					"domainDispName":	"standalone on microblaze_0",
					"domainDesc":	"standalone_domain",
					"processors":	"microblaze_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"debugEnable":	"False",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.1",
					"mssFile":	"",
					"md5Digest":	"809f2fc985770cb5c6993358030a506d",
					"compatibleApp":	"",
					"domType":	"mssDomain",
					"arch":	"32-bit",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	[],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}]
		}]
}
LOG::2020-06-13.22:20:33::SCWPlatform::Started generating the artifacts platform lab5_2
TRACE::2020-06-13.22:20:33::SCWPlatform::Sanity checking of platform is completed
LOG::2020-06-13.22:20:34::SCWPlatform::Started generating the artifacts for system configuration lab5_2
LOG::2020-06-13.22:20:34::SCWSystem::Checking the domain standalone_domain
LOG::2020-06-13.22:20:34::SCWSystem::Not a boot domain 
LOG::2020-06-13.22:20:34::SCWSystem::Started Processing the domain standalone_domain
TRACE::2020-06-13.22:20:34::SCWDomain::Generating domain artifcats
TRACE::2020-06-13.22:20:34::SCWMssOS::Generating standalone artifcats
TRACE::2020-06-13.22:20:34::SCWMssOS:: Copying the user libraries. 
TRACE::2020-06-13.22:20:34::SCWPlatform::Trying to open the hw design at D:/work/VHDL/lab5_2/hw/lab5_2.xsa
TRACE::2020-06-13.22:20:34::SCWPlatform::DSA given D:/work/VHDL/lab5_2/hw/lab5_2.xsa
TRACE::2020-06-13.22:20:34::SCWPlatform::DSA absoulate path D:/work/VHDL/lab5_2/hw/lab5_2.xsa
TRACE::2020-06-13.22:20:34::SCWPlatform::DSA directory D:/work/VHDL/lab5_2/hw
TRACE::2020-06-13.22:20:34::SCWPlatform:: Platform Path D:/work/VHDL/lab5_2/hw/lab5_2.xsa
TRACE::2020-06-13.22:20:34::SCWPlatform:: Unique name xilinx:arty-a7-35::0.0
TRACE::2020-06-13.22:20:34::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_13
TRACE::2020-06-13.22:20:34::SCWPlatform::Opened existing hwdb design_1_wrapper_13
TRACE::2020-06-13.22:20:34::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-06-13.22:20:34::SCWMssOS::Checking the sw design at  D:/work/VHDL/lab5_2/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2020-06-13.22:20:34::SCWMssOS::DEBUG:  swdes dump  D:/work/VHDL/lab5_2/microblaze_0/standalone_domain/bsp/system.mss|system||

TRACE::2020-06-13.22:20:34::SCWMssOS::Sw design exists and opened at  D:/work/VHDL/lab5_2/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2020-06-13.22:20:34::SCWMssOS::Completed writing the mss file at D:/work/VHDL/lab5_2/microblaze_0/standalone_domain/bsp
TRACE::2020-06-13.22:20:34::SCWMssOS::Mss edits present, copying mssfile into export location D:/work/VHDL/lab5_2/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2020-06-13.22:20:34::SCWMssOS::bsp generated is upto date with the mss file. Skipping bsp generation.
TRACE::2020-06-13.22:20:34::SCWMssOS::BSP is already built. skipping the bsp build ... 
TRACE::2020-06-13.22:20:34::SCWDomain::Skipping the build for domain :  standalone_domain
TRACE::2020-06-13.22:20:34::SCWMssOS::skipping the bsp build ... 
TRACE::2020-06-13.22:20:34::SCWMssOS::Copying to export directory.
TRACE::2020-06-13.22:20:36::SCWMssOS:: Checking if to create the Supporting Applications
TRACE::2020-06-13.22:20:36::SCWMssOS:: No Linux domain exists, trying to generate FSBL 
LOG::2020-06-13.22:20:36::SCWSystem::Completed Processing the domain standalone_domain
LOG::2020-06-13.22:20:36::SCWSystem::Completed Processing the sysconfig lab5_2
LOG::2020-06-13.22:20:36::SCWPlatform::Completed generating the artifacts for system configuration lab5_2
TRACE::2020-06-13.22:20:36::SCWPlatform::Started preparing the platform 
TRACE::2020-06-13.22:20:36::SCWSystem::Writing the bif file for system config lab5_2
TRACE::2020-06-13.22:20:36::SCWSystem::dir created 
TRACE::2020-06-13.22:20:36::SCWSystem::Writing the bif 
TRACE::2020-06-13.22:20:36::SCWPlatform::Started writing the spfm file 
TRACE::2020-06-13.22:20:36::SCWPlatform::Started writing the xpfm file 
TRACE::2020-06-13.22:20:36::SCWPlatform::Completed generating the platform
TRACE::2020-06-13.22:20:36::SCWPlatform::Trying to open the hw design at D:/work/VHDL/lab5_2/hw/lab5_2.xsa
TRACE::2020-06-13.22:20:36::SCWPlatform::DSA given D:/work/VHDL/lab5_2/hw/lab5_2.xsa
TRACE::2020-06-13.22:20:36::SCWPlatform::DSA absoulate path D:/work/VHDL/lab5_2/hw/lab5_2.xsa
TRACE::2020-06-13.22:20:36::SCWPlatform::DSA directory D:/work/VHDL/lab5_2/hw
TRACE::2020-06-13.22:20:36::SCWPlatform:: Platform Path D:/work/VHDL/lab5_2/hw/lab5_2.xsa
TRACE::2020-06-13.22:20:36::SCWPlatform:: Unique name xilinx:arty-a7-35::0.0
TRACE::2020-06-13.22:20:36::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_13
TRACE::2020-06-13.22:20:36::SCWPlatform::Opened existing hwdb design_1_wrapper_13
TRACE::2020-06-13.22:20:36::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-06-13.22:20:36::SCWMssOS::Checking the sw design at  D:/work/VHDL/lab5_2/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2020-06-13.22:20:36::SCWMssOS::DEBUG:  swdes dump  D:/work/VHDL/lab5_2/microblaze_0/standalone_domain/bsp/system.mss|system||

TRACE::2020-06-13.22:20:36::SCWMssOS::Sw design exists and opened at  D:/work/VHDL/lab5_2/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2020-06-13.22:20:36::SCWWriter::formatted JSON is {
	"platformName":	"lab5_2",
	"sprVersion":	"2.0",
	"mode":	"gui",
	"dsaType":	"Fixed",
	"platformDesc":	"lab5_2",
	"platHandOff":	"D:/work/VHDL/lab5/lab5_2/lab5_2.xsa",
	"platIntHandOff":	"<platformDir>/hw/lab5_2.xsa",
	"deviceType":	"FPGA",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	"",
	"platActiveSys":	"lab5_2",
	"systems":	[{
			"systemName":	"lab5_2",
			"systemDesc":	"lab5_2",
			"sysIsBootAutoGen":	"true",
			"systemDispName":	"lab5_2",
			"sysActiveDom":	"standalone_domain",
			"sysDefaultDom":	"standalone_domain",
			"domains":	[{
					"domainName":	"standalone_domain",
					"domainDispName":	"standalone on microblaze_0",
					"domainDesc":	"standalone_domain",
					"processors":	"microblaze_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"debugEnable":	"False",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.1",
					"mssFile":	"",
					"md5Digest":	"809f2fc985770cb5c6993358030a506d",
					"compatibleApp":	"",
					"domType":	"mssDomain",
					"arch":	"32-bit",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	[],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}]
		}]
}
KEYINFO::2020-06-13.22:20:36::SCWPlatform::updated the xpfm file.
TRACE::2020-06-13.22:20:42::SCWPlatform::Trying to open the hw design at D:/work/VHDL/lab5_2/hw/lab5_2.xsa
TRACE::2020-06-13.22:20:42::SCWPlatform::DSA given D:/work/VHDL/lab5_2/hw/lab5_2.xsa
TRACE::2020-06-13.22:20:42::SCWPlatform::DSA absoulate path D:/work/VHDL/lab5_2/hw/lab5_2.xsa
TRACE::2020-06-13.22:20:42::SCWPlatform::DSA directory D:/work/VHDL/lab5_2/hw
TRACE::2020-06-13.22:20:42::SCWPlatform:: Platform Path D:/work/VHDL/lab5_2/hw/lab5_2.xsa
TRACE::2020-06-13.22:20:42::SCWPlatform:: Unique name xilinx:arty-a7-35::0.0
TRACE::2020-06-13.22:20:42::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_13
TRACE::2020-06-13.22:20:42::SCWPlatform::Opened existing hwdb design_1_wrapper_13
TRACE::2020-06-13.22:20:42::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-06-13.22:20:42::SCWMssOS::Checking the sw design at  D:/work/VHDL/lab5_2/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2020-06-13.22:20:42::SCWMssOS::DEBUG:  swdes dump  D:/work/VHDL/lab5_2/microblaze_0/standalone_domain/bsp/system.mss|system||

TRACE::2020-06-13.22:20:42::SCWMssOS::Sw design exists and opened at  D:/work/VHDL/lab5_2/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2020-06-14.15:44:10::SCWPlatform::Clearing the existing platform
TRACE::2020-06-14.15:44:10::SCWSystem::Clearing the existing sysconfig
TRACE::2020-06-14.15:44:10::SCWMssOS::Removing the swdes entry for  D:/work/VHDL/lab5_2/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2020-06-14.15:44:10::SCWSystem::Clearing the domains completed.
TRACE::2020-06-14.15:44:10::SCWPlatform::Clearing the opened hw db.
TRACE::2020-06-14.15:44:10::SCWPlatform::DSA given D:/work/VHDL/lab5_2/hw/lab5_2.xsa
TRACE::2020-06-14.15:44:10::SCWPlatform::DSA absoulate path D:/work/VHDL/lab5_2/hw/lab5_2.xsa
TRACE::2020-06-14.15:44:10::SCWPlatform:: Platform location is D:/work/VHDL/lab5_2/hw
TRACE::2020-06-14.15:44:11::SCWPlatform:: Platform Path D:/work/VHDL/lab5_2/hw/lab5_2.xsa
TRACE::2020-06-14.15:44:11::SCWPlatform:: Unique name xilinx:arty-a7-35::0.0
TRACE::2020-06-14.15:44:11::SCWPlatform::Removing the HwDB with name D:/work/VHDL/lab5_2/hw/lab5_2.xsa
TRACE::2020-06-14.15:44:12::SCWPlatform::Trying to open the hw design at D:/work/VHDL/lab5_2/hw/lab5_2.xsa
TRACE::2020-06-14.15:44:12::SCWPlatform::DSA given D:/work/VHDL/lab5_2/hw/lab5_2.xsa
TRACE::2020-06-14.15:44:12::SCWPlatform::DSA absoulate path D:/work/VHDL/lab5_2/hw/lab5_2.xsa
TRACE::2020-06-14.15:44:12::SCWPlatform::DSA directory D:/work/VHDL/lab5_2/hw
TRACE::2020-06-14.15:44:12::SCWPlatform:: Platform Path D:/work/VHDL/lab5_2/hw/lab5_2.xsa
TRACE::2020-06-14.15:44:12::SCWPlatform:: Unique name xilinx:arty-a7-35::0.0
TRACE::2020-06-14.15:44:12::SCWPlatform::Do not have an existing db opened. 
TRACE::2020-06-14.15:44:15::SCWPlatform::Opened new HwDB with name design_1_wrapper_15
TRACE::2020-06-14.15:44:15::SCWReader::Active system found as  lab5_2
TRACE::2020-06-14.15:44:15::SCWReader::Handling sysconfig lab5_2
TRACE::2020-06-14.15:44:15::SCWDomain::checking for install qemu data   : 
TRACE::2020-06-14.15:44:15::SCWPlatform::Trying to open the hw design at D:/work/VHDL/lab5_2/hw/lab5_2.xsa
TRACE::2020-06-14.15:44:15::SCWPlatform::DSA given D:/work/VHDL/lab5_2/hw/lab5_2.xsa
TRACE::2020-06-14.15:44:15::SCWPlatform::DSA absoulate path D:/work/VHDL/lab5_2/hw/lab5_2.xsa
TRACE::2020-06-14.15:44:15::SCWPlatform::DSA directory D:/work/VHDL/lab5_2/hw
TRACE::2020-06-14.15:44:15::SCWPlatform:: Platform Path D:/work/VHDL/lab5_2/hw/lab5_2.xsa
TRACE::2020-06-14.15:44:15::SCWPlatform:: Unique name xilinx:arty-a7-35::0.0
TRACE::2020-06-14.15:44:15::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_15
TRACE::2020-06-14.15:44:15::SCWPlatform::Opened existing hwdb design_1_wrapper_15
TRACE::2020-06-14.15:44:15::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-06-14.15:44:15::SCWPlatform::Trying to open the hw design at D:/work/VHDL/lab5_2/hw/lab5_2.xsa
TRACE::2020-06-14.15:44:15::SCWPlatform::DSA given D:/work/VHDL/lab5_2/hw/lab5_2.xsa
TRACE::2020-06-14.15:44:15::SCWPlatform::DSA absoulate path D:/work/VHDL/lab5_2/hw/lab5_2.xsa
TRACE::2020-06-14.15:44:15::SCWPlatform::DSA directory D:/work/VHDL/lab5_2/hw
TRACE::2020-06-14.15:44:15::SCWPlatform:: Platform Path D:/work/VHDL/lab5_2/hw/lab5_2.xsa
TRACE::2020-06-14.15:44:15::SCWPlatform:: Unique name xilinx:arty-a7-35::0.0
TRACE::2020-06-14.15:44:15::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_15
TRACE::2020-06-14.15:44:15::SCWPlatform::Opened existing hwdb design_1_wrapper_15
TRACE::2020-06-14.15:44:15::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-06-14.15:44:15::SCWPlatform::Trying to open the hw design at D:/work/VHDL/lab5_2/hw/lab5_2.xsa
TRACE::2020-06-14.15:44:15::SCWPlatform::DSA given D:/work/VHDL/lab5_2/hw/lab5_2.xsa
TRACE::2020-06-14.15:44:15::SCWPlatform::DSA absoulate path D:/work/VHDL/lab5_2/hw/lab5_2.xsa
TRACE::2020-06-14.15:44:15::SCWPlatform::DSA directory D:/work/VHDL/lab5_2/hw
TRACE::2020-06-14.15:44:15::SCWPlatform:: Platform Path D:/work/VHDL/lab5_2/hw/lab5_2.xsa
TRACE::2020-06-14.15:44:15::SCWPlatform:: Unique name xilinx:arty-a7-35::0.0
TRACE::2020-06-14.15:44:15::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_15
TRACE::2020-06-14.15:44:15::SCWPlatform::Opened existing hwdb design_1_wrapper_15
TRACE::2020-06-14.15:44:15::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-06-14.15:44:15::SCWMssOS::Checking the sw design at  D:/work/VHDL/lab5_2/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2020-06-14.15:44:15::SCWMssOS::DEBUG:  swdes dump  
TRACE::2020-06-14.15:44:15::SCWMssOS::No sw design opened at  D:/work/VHDL/lab5_2/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2020-06-14.15:44:15::SCWMssOS::mss exists loading the mss file  D:/work/VHDL/lab5_2/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2020-06-14.15:44:15::SCWMssOS::Opened the sw design from mss  D:/work/VHDL/lab5_2/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2020-06-14.15:44:15::SCWMssOS::Adding the swdes entry D:/work/VHDL/lab5_2/microblaze_0/standalone_domain/bsp/system.mss with des name system
TRACE::2020-06-14.15:44:15::SCWMssOS::updating the scw layer about changes
TRACE::2020-06-14.15:44:15::SCWMssOS::Opened the sw design.  D:/work/VHDL/lab5_2/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2020-06-14.15:44:15::SCWReader::Adding prebuilt librarypaths as   
TRACE::2020-06-14.15:44:15::SCWReader::Adding prebuilt incpaths  as   
TRACE::2020-06-14.15:44:15::SCWPlatform::Trying to open the hw design at D:/work/VHDL/lab5_2/hw/lab5_2.xsa
TRACE::2020-06-14.15:44:15::SCWPlatform::DSA given D:/work/VHDL/lab5_2/hw/lab5_2.xsa
TRACE::2020-06-14.15:44:15::SCWPlatform::DSA absoulate path D:/work/VHDL/lab5_2/hw/lab5_2.xsa
TRACE::2020-06-14.15:44:15::SCWPlatform::DSA directory D:/work/VHDL/lab5_2/hw
TRACE::2020-06-14.15:44:15::SCWPlatform:: Platform Path D:/work/VHDL/lab5_2/hw/lab5_2.xsa
TRACE::2020-06-14.15:44:15::SCWPlatform:: Unique name xilinx:arty-a7-35::0.0
TRACE::2020-06-14.15:44:15::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_15
TRACE::2020-06-14.15:44:15::SCWPlatform::Opened existing hwdb design_1_wrapper_15
TRACE::2020-06-14.15:44:15::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-06-14.15:44:15::SCWMssOS::Checking the sw design at  D:/work/VHDL/lab5_2/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2020-06-14.15:44:15::SCWMssOS::DEBUG:  swdes dump  D:/work/VHDL/lab5_2/microblaze_0/standalone_domain/bsp/system.mss|system||

TRACE::2020-06-14.15:44:15::SCWMssOS::Sw design exists and opened at  D:/work/VHDL/lab5_2/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2020-06-14.15:44:15::SCWReader::No isolation master present  
TRACE::2020-06-14.15:44:20::SCWPlatform::DSA given D:/work/VHDL/lab5_2/tempdsa/lab5_2.xsa
TRACE::2020-06-14.15:44:20::SCWPlatform::DSA absoulate path D:/work/VHDL/lab5_2/tempdsa/lab5_2.xsa
TRACE::2020-06-14.15:44:20::SCWPlatform:: Platform location is D:/work/VHDL/lab5_2/tempdsa
TRACE::2020-06-14.15:44:20::SCWPlatform:: Platform Path D:/work/VHDL/lab5_2/tempdsa/lab5_2.xsa
TRACE::2020-06-14.15:44:20::SCWPlatform:: Unique name xilinx:arty-a7-35::0.0
TRACE::2020-06-14.15:44:20::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-06-14.15:44:20::SCWMssOS::Doing hw sync for the mss in domain: standalone_domain
TRACE::2020-06-14.15:44:20::SCWPlatform::Trying to open the hw design at D:/work/VHDL/lab5_2/hw/lab5_2.xsa
TRACE::2020-06-14.15:44:20::SCWPlatform::DSA given D:/work/VHDL/lab5_2/hw/lab5_2.xsa
TRACE::2020-06-14.15:44:20::SCWPlatform::DSA absoulate path D:/work/VHDL/lab5_2/hw/lab5_2.xsa
TRACE::2020-06-14.15:44:20::SCWPlatform::DSA directory D:/work/VHDL/lab5_2/hw
TRACE::2020-06-14.15:44:20::SCWPlatform:: Platform Path D:/work/VHDL/lab5_2/hw/lab5_2.xsa
TRACE::2020-06-14.15:44:20::SCWPlatform:: Unique name xilinx:arty-a7-35::0.0
TRACE::2020-06-14.15:44:20::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_15
TRACE::2020-06-14.15:44:20::SCWPlatform::Opened existing hwdb design_1_wrapper_15
TRACE::2020-06-14.15:44:20::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-06-14.15:44:20::SCWPlatform::Trying to open the hw design at D:/work/VHDL/lab5_2/hw/lab5_2.xsa
TRACE::2020-06-14.15:44:20::SCWPlatform::DSA given D:/work/VHDL/lab5_2/hw/lab5_2.xsa
TRACE::2020-06-14.15:44:20::SCWPlatform::DSA absoulate path D:/work/VHDL/lab5_2/hw/lab5_2.xsa
TRACE::2020-06-14.15:44:20::SCWPlatform::DSA directory D:/work/VHDL/lab5_2/hw
TRACE::2020-06-14.15:44:20::SCWPlatform:: Platform Path D:/work/VHDL/lab5_2/hw/lab5_2.xsa
TRACE::2020-06-14.15:44:20::SCWPlatform:: Unique name xilinx:arty-a7-35::0.0
TRACE::2020-06-14.15:44:20::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_15
TRACE::2020-06-14.15:44:20::SCWPlatform::Opened existing hwdb design_1_wrapper_15
TRACE::2020-06-14.15:44:20::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-06-14.15:44:20::SCWMssOS::Checking the sw design at  D:/work/VHDL/lab5_2/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2020-06-14.15:44:20::SCWMssOS::DEBUG:  swdes dump  D:/work/VHDL/lab5_2/microblaze_0/standalone_domain/bsp/system.mss|system||

TRACE::2020-06-14.15:44:20::SCWMssOS::Sw design exists and opened at  D:/work/VHDL/lab5_2/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2020-06-14.15:44:20::SCWPlatform::Trying to open the hw design at D:/work/VHDL/lab5_2/tempdsa/lab5_2.xsa
TRACE::2020-06-14.15:44:20::SCWPlatform::DSA given D:/work/VHDL/lab5_2/tempdsa/lab5_2.xsa
TRACE::2020-06-14.15:44:20::SCWPlatform::DSA absoulate path D:/work/VHDL/lab5_2/tempdsa/lab5_2.xsa
TRACE::2020-06-14.15:44:20::SCWPlatform::DSA directory D:/work/VHDL/lab5_2/tempdsa
TRACE::2020-06-14.15:44:20::SCWPlatform:: Platform Path D:/work/VHDL/lab5_2/tempdsa/lab5_2.xsa
TRACE::2020-06-14.15:44:20::SCWPlatform:: Unique name xilinx:arty-a7-35::0.0
TRACE::2020-06-14.15:44:20::SCWPlatform::update - Opened existing hwdb design_1_wrapper_16
TRACE::2020-06-14.15:44:20::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-06-14.15:44:20::SCWMssOS::Completed hw sync for the mss in domain: standalone_domain
TRACE::2020-06-14.15:44:20::SCWPlatform::Trying to open the hw design at D:/work/VHDL/lab5_2/hw/lab5_2.xsa
TRACE::2020-06-14.15:44:20::SCWPlatform::DSA given D:/work/VHDL/lab5_2/hw/lab5_2.xsa
TRACE::2020-06-14.15:44:20::SCWPlatform::DSA absoulate path D:/work/VHDL/lab5_2/hw/lab5_2.xsa
TRACE::2020-06-14.15:44:20::SCWPlatform::DSA directory D:/work/VHDL/lab5_2/hw
TRACE::2020-06-14.15:44:20::SCWPlatform:: Platform Path D:/work/VHDL/lab5_2/hw/lab5_2.xsa
TRACE::2020-06-14.15:44:20::SCWPlatform:: Unique name xilinx:arty-a7-35::0.0
TRACE::2020-06-14.15:44:20::SCWPlatform::Do not have an existing db opened. 
TRACE::2020-06-14.15:44:21::SCWPlatform::Opened new HwDB with name design_1_wrapper_17
TRACE::2020-06-14.15:44:21::SCWPlatform::Trying to open the hw design at D:/work/VHDL/lab5_2/hw/lab5_2.xsa
TRACE::2020-06-14.15:44:21::SCWPlatform::DSA given D:/work/VHDL/lab5_2/hw/lab5_2.xsa
TRACE::2020-06-14.15:44:21::SCWPlatform::DSA absoulate path D:/work/VHDL/lab5_2/hw/lab5_2.xsa
TRACE::2020-06-14.15:44:21::SCWPlatform::DSA directory D:/work/VHDL/lab5_2/hw
TRACE::2020-06-14.15:44:21::SCWPlatform:: Platform Path D:/work/VHDL/lab5_2/hw/lab5_2.xsa
TRACE::2020-06-14.15:44:21::SCWPlatform:: Unique name xilinx:arty-a7-35::0.0
TRACE::2020-06-14.15:44:21::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_17
TRACE::2020-06-14.15:44:21::SCWPlatform::Opened existing hwdb design_1_wrapper_17
TRACE::2020-06-14.15:44:21::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-06-14.15:44:21::SCWMssOS::Checking the sw design at  D:/work/VHDL/lab5_2/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2020-06-14.15:44:21::SCWMssOS::DEBUG:  swdes dump  D:/work/VHDL/lab5_2/microblaze_0/standalone_domain/bsp/system.mss|system||

TRACE::2020-06-14.15:44:21::SCWMssOS::Sw design exists and opened at  D:/work/VHDL/lab5_2/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2020-06-14.15:44:21::SCWWriter::formatted JSON is {
	"platformName":	"lab5_2",
	"sprVersion":	"2.0",
	"mode":	"gui",
	"dsaType":	"Fixed",
	"platformDesc":	"lab5_2",
	"platHandOff":	"D:/work/VHDL/lab5/lab5_2/lab5_2.xsa",
	"platIntHandOff":	"<platformDir>/hw/lab5_2.xsa",
	"deviceType":	"FPGA",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	"",
	"platActiveSys":	"lab5_2",
	"systems":	[{
			"systemName":	"lab5_2",
			"systemDesc":	"lab5_2",
			"sysIsBootAutoGen":	"true",
			"systemDispName":	"lab5_2",
			"sysActiveDom":	"standalone_domain",
			"sysDefaultDom":	"standalone_domain",
			"domains":	[{
					"domainName":	"standalone_domain",
					"domainDispName":	"standalone on microblaze_0",
					"domainDesc":	"standalone_domain",
					"processors":	"microblaze_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"debugEnable":	"False",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.1",
					"mssFile":	"",
					"md5Digest":	"809f2fc985770cb5c6993358030a506d",
					"compatibleApp":	"",
					"domType":	"mssDomain",
					"arch":	"32-bit",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	[],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}]
		}]
}
LOG::2020-06-14.15:44:34::SCWPlatform::Started generating the artifacts platform lab5_2
TRACE::2020-06-14.15:44:34::SCWPlatform::Sanity checking of platform is completed
LOG::2020-06-14.15:44:34::SCWPlatform::Started generating the artifacts for system configuration lab5_2
LOG::2020-06-14.15:44:34::SCWSystem::Checking the domain standalone_domain
LOG::2020-06-14.15:44:34::SCWSystem::Not a boot domain 
LOG::2020-06-14.15:44:34::SCWSystem::Started Processing the domain standalone_domain
TRACE::2020-06-14.15:44:34::SCWDomain::Generating domain artifcats
TRACE::2020-06-14.15:44:34::SCWMssOS::Generating standalone artifcats
TRACE::2020-06-14.15:44:34::SCWMssOS:: Copying the user libraries. 
TRACE::2020-06-14.15:44:34::SCWPlatform::Trying to open the hw design at D:/work/VHDL/lab5_2/hw/lab5_2.xsa
TRACE::2020-06-14.15:44:34::SCWPlatform::DSA given D:/work/VHDL/lab5_2/hw/lab5_2.xsa
TRACE::2020-06-14.15:44:34::SCWPlatform::DSA absoulate path D:/work/VHDL/lab5_2/hw/lab5_2.xsa
TRACE::2020-06-14.15:44:34::SCWPlatform::DSA directory D:/work/VHDL/lab5_2/hw
TRACE::2020-06-14.15:44:34::SCWPlatform:: Platform Path D:/work/VHDL/lab5_2/hw/lab5_2.xsa
TRACE::2020-06-14.15:44:34::SCWPlatform:: Unique name xilinx:arty-a7-35::0.0
TRACE::2020-06-14.15:44:34::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_17
TRACE::2020-06-14.15:44:34::SCWPlatform::Opened existing hwdb design_1_wrapper_17
TRACE::2020-06-14.15:44:34::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-06-14.15:44:34::SCWMssOS::Checking the sw design at  D:/work/VHDL/lab5_2/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2020-06-14.15:44:34::SCWMssOS::DEBUG:  swdes dump  D:/work/VHDL/lab5_2/microblaze_0/standalone_domain/bsp/system.mss|system||

TRACE::2020-06-14.15:44:34::SCWMssOS::Sw design exists and opened at  D:/work/VHDL/lab5_2/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2020-06-14.15:44:34::SCWMssOS::Completed writing the mss file at D:/work/VHDL/lab5_2/microblaze_0/standalone_domain/bsp
TRACE::2020-06-14.15:44:34::SCWMssOS::Mss edits present, copying mssfile into export location D:/work/VHDL/lab5_2/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2020-06-14.15:44:34::SCWMssOS::bsp generated is upto date with the mss file. Skipping bsp generation.
TRACE::2020-06-14.15:44:34::SCWMssOS::BSP is already built. skipping the bsp build ... 
TRACE::2020-06-14.15:44:34::SCWDomain::Skipping the build for domain :  standalone_domain
TRACE::2020-06-14.15:44:34::SCWMssOS::skipping the bsp build ... 
TRACE::2020-06-14.15:44:34::SCWMssOS::Copying to export directory.
TRACE::2020-06-14.15:44:36::SCWMssOS:: Checking if to create the Supporting Applications
TRACE::2020-06-14.15:44:36::SCWMssOS:: No Linux domain exists, trying to generate FSBL 
LOG::2020-06-14.15:44:36::SCWSystem::Completed Processing the domain standalone_domain
LOG::2020-06-14.15:44:36::SCWSystem::Completed Processing the sysconfig lab5_2
LOG::2020-06-14.15:44:36::SCWPlatform::Completed generating the artifacts for system configuration lab5_2
TRACE::2020-06-14.15:44:36::SCWPlatform::Started preparing the platform 
TRACE::2020-06-14.15:44:36::SCWSystem::Writing the bif file for system config lab5_2
TRACE::2020-06-14.15:44:36::SCWSystem::dir created 
TRACE::2020-06-14.15:44:36::SCWSystem::Writing the bif 
TRACE::2020-06-14.15:44:36::SCWPlatform::Started writing the spfm file 
TRACE::2020-06-14.15:44:36::SCWPlatform::Started writing the xpfm file 
TRACE::2020-06-14.15:44:36::SCWPlatform::Completed generating the platform
TRACE::2020-06-14.15:44:36::SCWPlatform::Trying to open the hw design at D:/work/VHDL/lab5_2/hw/lab5_2.xsa
TRACE::2020-06-14.15:44:36::SCWPlatform::DSA given D:/work/VHDL/lab5_2/hw/lab5_2.xsa
TRACE::2020-06-14.15:44:36::SCWPlatform::DSA absoulate path D:/work/VHDL/lab5_2/hw/lab5_2.xsa
TRACE::2020-06-14.15:44:36::SCWPlatform::DSA directory D:/work/VHDL/lab5_2/hw
TRACE::2020-06-14.15:44:36::SCWPlatform:: Platform Path D:/work/VHDL/lab5_2/hw/lab5_2.xsa
TRACE::2020-06-14.15:44:36::SCWPlatform:: Unique name xilinx:arty-a7-35::0.0
TRACE::2020-06-14.15:44:36::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_17
TRACE::2020-06-14.15:44:36::SCWPlatform::Opened existing hwdb design_1_wrapper_17
TRACE::2020-06-14.15:44:36::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-06-14.15:44:36::SCWMssOS::Checking the sw design at  D:/work/VHDL/lab5_2/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2020-06-14.15:44:36::SCWMssOS::DEBUG:  swdes dump  D:/work/VHDL/lab5_2/microblaze_0/standalone_domain/bsp/system.mss|system||

TRACE::2020-06-14.15:44:36::SCWMssOS::Sw design exists and opened at  D:/work/VHDL/lab5_2/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2020-06-14.15:44:36::SCWWriter::formatted JSON is {
	"platformName":	"lab5_2",
	"sprVersion":	"2.0",
	"mode":	"gui",
	"dsaType":	"Fixed",
	"platformDesc":	"lab5_2",
	"platHandOff":	"D:/work/VHDL/lab5/lab5_2/lab5_2.xsa",
	"platIntHandOff":	"<platformDir>/hw/lab5_2.xsa",
	"deviceType":	"FPGA",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	"",
	"platActiveSys":	"lab5_2",
	"systems":	[{
			"systemName":	"lab5_2",
			"systemDesc":	"lab5_2",
			"sysIsBootAutoGen":	"true",
			"systemDispName":	"lab5_2",
			"sysActiveDom":	"standalone_domain",
			"sysDefaultDom":	"standalone_domain",
			"domains":	[{
					"domainName":	"standalone_domain",
					"domainDispName":	"standalone on microblaze_0",
					"domainDesc":	"standalone_domain",
					"processors":	"microblaze_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"debugEnable":	"False",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.1",
					"mssFile":	"",
					"md5Digest":	"809f2fc985770cb5c6993358030a506d",
					"compatibleApp":	"",
					"domType":	"mssDomain",
					"arch":	"32-bit",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	[],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}]
		}]
}
KEYINFO::2020-06-14.15:44:36::SCWPlatform::updated the xpfm file.
TRACE::2020-06-14.15:44:44::SCWPlatform::Trying to open the hw design at D:/work/VHDL/lab5_2/hw/lab5_2.xsa
TRACE::2020-06-14.15:44:44::SCWPlatform::DSA given D:/work/VHDL/lab5_2/hw/lab5_2.xsa
TRACE::2020-06-14.15:44:44::SCWPlatform::DSA absoulate path D:/work/VHDL/lab5_2/hw/lab5_2.xsa
TRACE::2020-06-14.15:44:44::SCWPlatform::DSA directory D:/work/VHDL/lab5_2/hw
TRACE::2020-06-14.15:44:44::SCWPlatform:: Platform Path D:/work/VHDL/lab5_2/hw/lab5_2.xsa
TRACE::2020-06-14.15:44:44::SCWPlatform:: Unique name xilinx:arty-a7-35::0.0
TRACE::2020-06-14.15:44:44::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_17
TRACE::2020-06-14.15:44:44::SCWPlatform::Opened existing hwdb design_1_wrapper_17
TRACE::2020-06-14.15:44:44::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-06-14.15:44:44::SCWMssOS::Checking the sw design at  D:/work/VHDL/lab5_2/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2020-06-14.15:44:44::SCWMssOS::DEBUG:  swdes dump  D:/work/VHDL/lab5_2/microblaze_0/standalone_domain/bsp/system.mss|system||

TRACE::2020-06-14.15:44:44::SCWMssOS::Sw design exists and opened at  D:/work/VHDL/lab5_2/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2020-06-15.21:15:18::SCWPlatform::Trying to open the hw design at D:/work/VHDL/lab5_2/hw/lab5_2.xsa
TRACE::2020-06-15.21:15:18::SCWPlatform::DSA given D:/work/VHDL/lab5_2/hw/lab5_2.xsa
TRACE::2020-06-15.21:15:18::SCWPlatform::DSA absoulate path D:/work/VHDL/lab5_2/hw/lab5_2.xsa
TRACE::2020-06-15.21:15:28::SCWPlatform::DSA directory D:/work/VHDL/lab5_2/hw
TRACE::2020-06-15.21:15:28::SCWPlatform:: Platform Path D:/work/VHDL/lab5_2/hw/lab5_2.xsa
TRACE::2020-06-15.21:15:28::SCWPlatform:: Unique name xilinx:arty-a7-35::0.0
TRACE::2020-06-15.21:15:28::SCWPlatform::Do not have an existing db opened. 
TRACE::2020-06-15.21:15:29::SCWPlatform::Opened new HwDB with name design_1_wrapper
TRACE::2020-06-15.21:15:29::SCWReader::Active system found as  lab5_2
TRACE::2020-06-15.21:15:29::SCWReader::Handling sysconfig lab5_2
TRACE::2020-06-15.21:15:29::SCWDomain::checking for install qemu data   : 
TRACE::2020-06-15.21:15:29::SCWPlatform::Trying to open the hw design at D:/work/VHDL/lab5_2/hw/lab5_2.xsa
TRACE::2020-06-15.21:15:29::SCWPlatform::DSA given D:/work/VHDL/lab5_2/hw/lab5_2.xsa
TRACE::2020-06-15.21:15:29::SCWPlatform::DSA absoulate path D:/work/VHDL/lab5_2/hw/lab5_2.xsa
TRACE::2020-06-15.21:15:29::SCWPlatform::DSA directory D:/work/VHDL/lab5_2/hw
TRACE::2020-06-15.21:15:29::SCWPlatform:: Platform Path D:/work/VHDL/lab5_2/hw/lab5_2.xsa
TRACE::2020-06-15.21:15:29::SCWPlatform:: Unique name xilinx:arty-a7-35::0.0
TRACE::2020-06-15.21:15:29::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper
TRACE::2020-06-15.21:15:29::SCWPlatform::Opened existing hwdb design_1_wrapper
TRACE::2020-06-15.21:15:29::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-06-15.21:15:29::SCWPlatform::Trying to open the hw design at D:/work/VHDL/lab5_2/hw/lab5_2.xsa
TRACE::2020-06-15.21:15:29::SCWPlatform::DSA given D:/work/VHDL/lab5_2/hw/lab5_2.xsa
TRACE::2020-06-15.21:15:29::SCWPlatform::DSA absoulate path D:/work/VHDL/lab5_2/hw/lab5_2.xsa
TRACE::2020-06-15.21:15:29::SCWPlatform::DSA directory D:/work/VHDL/lab5_2/hw
TRACE::2020-06-15.21:15:29::SCWPlatform:: Platform Path D:/work/VHDL/lab5_2/hw/lab5_2.xsa
TRACE::2020-06-15.21:15:29::SCWPlatform:: Unique name xilinx:arty-a7-35::0.0
TRACE::2020-06-15.21:15:29::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper
TRACE::2020-06-15.21:15:29::SCWPlatform::Opened existing hwdb design_1_wrapper
TRACE::2020-06-15.21:15:29::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-06-15.21:15:29::SCWPlatform::Trying to open the hw design at D:/work/VHDL/lab5_2/hw/lab5_2.xsa
TRACE::2020-06-15.21:15:29::SCWPlatform::DSA given D:/work/VHDL/lab5_2/hw/lab5_2.xsa
TRACE::2020-06-15.21:15:29::SCWPlatform::DSA absoulate path D:/work/VHDL/lab5_2/hw/lab5_2.xsa
TRACE::2020-06-15.21:15:29::SCWPlatform::DSA directory D:/work/VHDL/lab5_2/hw
TRACE::2020-06-15.21:15:29::SCWPlatform:: Platform Path D:/work/VHDL/lab5_2/hw/lab5_2.xsa
TRACE::2020-06-15.21:15:29::SCWPlatform:: Unique name xilinx:arty-a7-35::0.0
TRACE::2020-06-15.21:15:29::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper
TRACE::2020-06-15.21:15:29::SCWPlatform::Opened existing hwdb design_1_wrapper
TRACE::2020-06-15.21:15:29::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-06-15.21:15:29::SCWMssOS::Checking the sw design at  D:/work/VHDL/lab5_2/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2020-06-15.21:15:29::SCWMssOS::DEBUG:  swdes dump  
TRACE::2020-06-15.21:15:29::SCWMssOS::No sw design opened at  D:/work/VHDL/lab5_2/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2020-06-15.21:15:29::SCWMssOS::mss exists loading the mss file  D:/work/VHDL/lab5_2/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2020-06-15.21:15:29::SCWMssOS::Opened the sw design from mss  D:/work/VHDL/lab5_2/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2020-06-15.21:15:29::SCWMssOS::Adding the swdes entry D:/work/VHDL/lab5_2/microblaze_0/standalone_domain/bsp/system.mss with des name system
TRACE::2020-06-15.21:15:29::SCWMssOS::updating the scw layer about changes
TRACE::2020-06-15.21:15:29::SCWMssOS::Opened the sw design.  D:/work/VHDL/lab5_2/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2020-06-15.21:15:29::SCWReader::Adding prebuilt librarypaths as   
TRACE::2020-06-15.21:15:29::SCWReader::Adding prebuilt incpaths  as   
TRACE::2020-06-15.21:15:29::SCWPlatform::Trying to open the hw design at D:/work/VHDL/lab5_2/hw/lab5_2.xsa
TRACE::2020-06-15.21:15:29::SCWPlatform::DSA given D:/work/VHDL/lab5_2/hw/lab5_2.xsa
TRACE::2020-06-15.21:15:29::SCWPlatform::DSA absoulate path D:/work/VHDL/lab5_2/hw/lab5_2.xsa
TRACE::2020-06-15.21:15:29::SCWPlatform::DSA directory D:/work/VHDL/lab5_2/hw
TRACE::2020-06-15.21:15:29::SCWPlatform:: Platform Path D:/work/VHDL/lab5_2/hw/lab5_2.xsa
TRACE::2020-06-15.21:15:29::SCWPlatform:: Unique name xilinx:arty-a7-35::0.0
TRACE::2020-06-15.21:15:29::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper
TRACE::2020-06-15.21:15:29::SCWPlatform::Opened existing hwdb design_1_wrapper
TRACE::2020-06-15.21:15:29::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-06-15.21:15:29::SCWMssOS::Checking the sw design at  D:/work/VHDL/lab5_2/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2020-06-15.21:15:29::SCWMssOS::DEBUG:  swdes dump  D:/work/VHDL/lab5_2/microblaze_0/standalone_domain/bsp/system.mss|system||

TRACE::2020-06-15.21:15:29::SCWMssOS::Sw design exists and opened at  D:/work/VHDL/lab5_2/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2020-06-15.21:15:29::SCWReader::No isolation master present  
TRACE::2020-06-15.21:15:29::SCWPlatform::Trying to open the hw design at D:/work/VHDL/lab5_2/hw/lab5_2.xsa
TRACE::2020-06-15.21:15:29::SCWPlatform::DSA given D:/work/VHDL/lab5_2/hw/lab5_2.xsa
TRACE::2020-06-15.21:15:29::SCWPlatform::DSA absoulate path D:/work/VHDL/lab5_2/hw/lab5_2.xsa
TRACE::2020-06-15.21:15:29::SCWPlatform::DSA directory D:/work/VHDL/lab5_2/hw
TRACE::2020-06-15.21:15:29::SCWPlatform:: Platform Path D:/work/VHDL/lab5_2/hw/lab5_2.xsa
TRACE::2020-06-15.21:15:29::SCWPlatform:: Unique name xilinx:arty-a7-35::0.0
TRACE::2020-06-15.21:15:29::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper
TRACE::2020-06-15.21:15:29::SCWPlatform::Opened existing hwdb design_1_wrapper
TRACE::2020-06-15.21:15:29::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-06-15.21:15:29::SCWMssOS::Checking the sw design at  D:/work/VHDL/lab5_2/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2020-06-15.21:15:29::SCWMssOS::DEBUG:  swdes dump  D:/work/VHDL/lab5_2/microblaze_0/standalone_domain/bsp/system.mss|system||

TRACE::2020-06-15.21:15:29::SCWMssOS::Sw design exists and opened at  D:/work/VHDL/lab5_2/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2020-06-15.21:15:29::SCWWriter::formatted JSON is {
	"platformName":	"lab5_2",
	"sprVersion":	"2.0",
	"mode":	"gui",
	"dsaType":	"Fixed",
	"platformDesc":	"lab5_2",
	"platHandOff":	"D:/work/VHDL/lab5/lab5_2/lab5_2.xsa",
	"platIntHandOff":	"<platformDir>/hw/lab5_2.xsa",
	"deviceType":	"FPGA",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	"",
	"platActiveSys":	"lab5_2",
	"systems":	[{
			"systemName":	"lab5_2",
			"systemDesc":	"lab5_2",
			"sysIsBootAutoGen":	"true",
			"systemDispName":	"lab5_2",
			"sysActiveDom":	"standalone_domain",
			"sysDefaultDom":	"standalone_domain",
			"domains":	[{
					"domainName":	"standalone_domain",
					"domainDispName":	"standalone on microblaze_0",
					"domainDesc":	"standalone_domain",
					"processors":	"microblaze_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"debugEnable":	"False",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.1",
					"mssFile":	"",
					"md5Digest":	"809f2fc985770cb5c6993358030a506d",
					"compatibleApp":	"",
					"domType":	"mssDomain",
					"arch":	"32-bit",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	[],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}]
		}]
}
TRACE::2020-06-15.21:15:29::SCWPlatform::Trying to open the hw design at D:/work/VHDL/lab5_2/hw/lab5_2.xsa
TRACE::2020-06-15.21:15:29::SCWPlatform::DSA given D:/work/VHDL/lab5_2/hw/lab5_2.xsa
TRACE::2020-06-15.21:15:29::SCWPlatform::DSA absoulate path D:/work/VHDL/lab5_2/hw/lab5_2.xsa
TRACE::2020-06-15.21:15:29::SCWPlatform::DSA directory D:/work/VHDL/lab5_2/hw
TRACE::2020-06-15.21:15:29::SCWPlatform:: Platform Path D:/work/VHDL/lab5_2/hw/lab5_2.xsa
TRACE::2020-06-15.21:15:29::SCWPlatform:: Unique name xilinx:arty-a7-35::0.0
TRACE::2020-06-15.21:15:29::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper
TRACE::2020-06-15.21:15:29::SCWPlatform::Opened existing hwdb design_1_wrapper
TRACE::2020-06-15.21:15:29::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-06-15.21:15:29::SCWMssOS::Checking the sw design at  D:/work/VHDL/lab5_2/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2020-06-15.21:15:29::SCWMssOS::DEBUG:  swdes dump  D:/work/VHDL/lab5_2/microblaze_0/standalone_domain/bsp/system.mss|system||

TRACE::2020-06-15.21:15:29::SCWMssOS::Sw design exists and opened at  D:/work/VHDL/lab5_2/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2020-06-15.21:15:29::SCWMssOS::Removing the swdes entry for  D:/work/VHDL/lab5_2/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2020-06-15.21:16:23::SCWPlatform::DSA given D:/work/VHDL/lab5_2/tempdsa/lab5_2.xsa
TRACE::2020-06-15.21:16:23::SCWPlatform::DSA absoulate path D:/work/VHDL/lab5_2/tempdsa/lab5_2.xsa
TRACE::2020-06-15.21:16:23::SCWPlatform:: Platform location is D:/work/VHDL/lab5_2/tempdsa
TRACE::2020-06-15.21:16:23::SCWPlatform:: Platform Path D:/work/VHDL/lab5_2/tempdsa/lab5_2.xsa
TRACE::2020-06-15.21:16:23::SCWPlatform:: Unique name xilinx:arty-a7-35::0.0
TRACE::2020-06-15.21:16:23::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-06-15.21:16:23::SCWMssOS::Doing hw sync for the mss in domain: standalone_domain
TRACE::2020-06-15.21:16:23::SCWPlatform::Trying to open the hw design at D:/work/VHDL/lab5_2/hw/lab5_2.xsa
TRACE::2020-06-15.21:16:23::SCWPlatform::DSA given D:/work/VHDL/lab5_2/hw/lab5_2.xsa
TRACE::2020-06-15.21:16:23::SCWPlatform::DSA absoulate path D:/work/VHDL/lab5_2/hw/lab5_2.xsa
TRACE::2020-06-15.21:16:23::SCWPlatform::DSA directory D:/work/VHDL/lab5_2/hw
TRACE::2020-06-15.21:16:23::SCWPlatform:: Platform Path D:/work/VHDL/lab5_2/hw/lab5_2.xsa
TRACE::2020-06-15.21:16:23::SCWPlatform:: Unique name xilinx:arty-a7-35::0.0
TRACE::2020-06-15.21:16:23::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper
TRACE::2020-06-15.21:16:23::SCWPlatform::Opened existing hwdb design_1_wrapper
TRACE::2020-06-15.21:16:23::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-06-15.21:16:23::SCWPlatform::Trying to open the hw design at D:/work/VHDL/lab5_2/hw/lab5_2.xsa
TRACE::2020-06-15.21:16:23::SCWPlatform::DSA given D:/work/VHDL/lab5_2/hw/lab5_2.xsa
TRACE::2020-06-15.21:16:23::SCWPlatform::DSA absoulate path D:/work/VHDL/lab5_2/hw/lab5_2.xsa
TRACE::2020-06-15.21:16:23::SCWPlatform::DSA directory D:/work/VHDL/lab5_2/hw
TRACE::2020-06-15.21:16:23::SCWPlatform:: Platform Path D:/work/VHDL/lab5_2/hw/lab5_2.xsa
TRACE::2020-06-15.21:16:23::SCWPlatform:: Unique name xilinx:arty-a7-35::0.0
TRACE::2020-06-15.21:16:23::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper
TRACE::2020-06-15.21:16:23::SCWPlatform::Opened existing hwdb design_1_wrapper
TRACE::2020-06-15.21:16:23::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-06-15.21:16:23::SCWMssOS::Checking the sw design at  D:/work/VHDL/lab5_2/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2020-06-15.21:16:23::SCWMssOS::DEBUG:  swdes dump  
TRACE::2020-06-15.21:16:23::SCWMssOS::No sw design opened at  D:/work/VHDL/lab5_2/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2020-06-15.21:16:23::SCWMssOS::mss exists loading the mss file  D:/work/VHDL/lab5_2/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2020-06-15.21:16:23::SCWMssOS::Opened the sw design from mss  D:/work/VHDL/lab5_2/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2020-06-15.21:16:23::SCWMssOS::Adding the swdes entry D:/work/VHDL/lab5_2/microblaze_0/standalone_domain/bsp/system.mss with des name system
TRACE::2020-06-15.21:16:23::SCWMssOS::updating the scw layer about changes
TRACE::2020-06-15.21:16:23::SCWMssOS::Opened the sw design.  D:/work/VHDL/lab5_2/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2020-06-15.21:16:23::SCWPlatform::Trying to open the hw design at D:/work/VHDL/lab5_2/tempdsa/lab5_2.xsa
TRACE::2020-06-15.21:16:23::SCWPlatform::DSA given D:/work/VHDL/lab5_2/tempdsa/lab5_2.xsa
TRACE::2020-06-15.21:16:23::SCWPlatform::DSA absoulate path D:/work/VHDL/lab5_2/tempdsa/lab5_2.xsa
TRACE::2020-06-15.21:16:23::SCWPlatform::DSA directory D:/work/VHDL/lab5_2/tempdsa
TRACE::2020-06-15.21:16:23::SCWPlatform:: Platform Path D:/work/VHDL/lab5_2/tempdsa/lab5_2.xsa
TRACE::2020-06-15.21:16:23::SCWPlatform:: Unique name xilinx:arty-a7-35::0.0
TRACE::2020-06-15.21:16:23::SCWPlatform::update - Opened existing hwdb design_1_wrapper_0
TRACE::2020-06-15.21:16:23::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-06-15.21:16:23::SCWMssOS::Completed hw sync for the mss in domain: standalone_domain
TRACE::2020-06-15.21:16:23::SCWPlatform::Trying to open the hw design at D:/work/VHDL/lab5_2/hw/lab5_2.xsa
TRACE::2020-06-15.21:16:23::SCWPlatform::DSA given D:/work/VHDL/lab5_2/hw/lab5_2.xsa
TRACE::2020-06-15.21:16:23::SCWPlatform::DSA absoulate path D:/work/VHDL/lab5_2/hw/lab5_2.xsa
TRACE::2020-06-15.21:16:23::SCWPlatform::DSA directory D:/work/VHDL/lab5_2/hw
TRACE::2020-06-15.21:16:23::SCWPlatform:: Platform Path D:/work/VHDL/lab5_2/hw/lab5_2.xsa
TRACE::2020-06-15.21:16:23::SCWPlatform:: Unique name xilinx:arty-a7-35::0.0
TRACE::2020-06-15.21:16:23::SCWPlatform::Do not have an existing db opened. 
TRACE::2020-06-15.21:16:23::SCWPlatform::Opened new HwDB with name design_1_wrapper_1
TRACE::2020-06-15.21:16:23::SCWPlatform::Trying to open the hw design at D:/work/VHDL/lab5_2/hw/lab5_2.xsa
TRACE::2020-06-15.21:16:23::SCWPlatform::DSA given D:/work/VHDL/lab5_2/hw/lab5_2.xsa
TRACE::2020-06-15.21:16:23::SCWPlatform::DSA absoulate path D:/work/VHDL/lab5_2/hw/lab5_2.xsa
TRACE::2020-06-15.21:16:23::SCWPlatform::DSA directory D:/work/VHDL/lab5_2/hw
TRACE::2020-06-15.21:16:23::SCWPlatform:: Platform Path D:/work/VHDL/lab5_2/hw/lab5_2.xsa
TRACE::2020-06-15.21:16:23::SCWPlatform:: Unique name xilinx:arty-a7-35::0.0
TRACE::2020-06-15.21:16:23::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_1
TRACE::2020-06-15.21:16:23::SCWPlatform::Opened existing hwdb design_1_wrapper_1
TRACE::2020-06-15.21:16:23::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-06-15.21:16:23::SCWMssOS::Checking the sw design at  D:/work/VHDL/lab5_2/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2020-06-15.21:16:23::SCWMssOS::DEBUG:  swdes dump  D:/work/VHDL/lab5_2/microblaze_0/standalone_domain/bsp/system.mss|system||

TRACE::2020-06-15.21:16:23::SCWMssOS::Sw design exists and opened at  D:/work/VHDL/lab5_2/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2020-06-15.21:16:23::SCWWriter::formatted JSON is {
	"platformName":	"lab5_2",
	"sprVersion":	"2.0",
	"mode":	"gui",
	"dsaType":	"Fixed",
	"platformDesc":	"lab5_2",
	"platHandOff":	"D:/work/VHDL/lab5/lab5_2/lab5_2.xsa",
	"platIntHandOff":	"<platformDir>/hw/lab5_2.xsa",
	"deviceType":	"FPGA",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	"",
	"platActiveSys":	"lab5_2",
	"systems":	[{
			"systemName":	"lab5_2",
			"systemDesc":	"lab5_2",
			"sysIsBootAutoGen":	"true",
			"systemDispName":	"lab5_2",
			"sysActiveDom":	"standalone_domain",
			"sysDefaultDom":	"standalone_domain",
			"domains":	[{
					"domainName":	"standalone_domain",
					"domainDispName":	"standalone on microblaze_0",
					"domainDesc":	"standalone_domain",
					"processors":	"microblaze_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"debugEnable":	"False",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.1",
					"mssFile":	"",
					"md5Digest":	"809f2fc985770cb5c6993358030a506d",
					"compatibleApp":	"",
					"domType":	"mssDomain",
					"arch":	"32-bit",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	[],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}]
		}]
}
LOG::2020-06-15.21:16:23::SCWPlatform::Started generating the artifacts platform lab5_2
TRACE::2020-06-15.21:16:23::SCWPlatform::Sanity checking of platform is completed
LOG::2020-06-15.21:16:23::SCWPlatform::Started generating the artifacts for system configuration lab5_2
LOG::2020-06-15.21:16:23::SCWSystem::Checking the domain standalone_domain
LOG::2020-06-15.21:16:23::SCWSystem::Not a boot domain 
LOG::2020-06-15.21:16:23::SCWSystem::Started Processing the domain standalone_domain
TRACE::2020-06-15.21:16:23::SCWDomain::Generating domain artifcats
TRACE::2020-06-15.21:16:23::SCWMssOS::Generating standalone artifcats
TRACE::2020-06-15.21:16:23::SCWMssOS:: Copying the user libraries. 
TRACE::2020-06-15.21:16:23::SCWPlatform::Trying to open the hw design at D:/work/VHDL/lab5_2/hw/lab5_2.xsa
TRACE::2020-06-15.21:16:23::SCWPlatform::DSA given D:/work/VHDL/lab5_2/hw/lab5_2.xsa
TRACE::2020-06-15.21:16:23::SCWPlatform::DSA absoulate path D:/work/VHDL/lab5_2/hw/lab5_2.xsa
TRACE::2020-06-15.21:16:23::SCWPlatform::DSA directory D:/work/VHDL/lab5_2/hw
TRACE::2020-06-15.21:16:23::SCWPlatform:: Platform Path D:/work/VHDL/lab5_2/hw/lab5_2.xsa
TRACE::2020-06-15.21:16:23::SCWPlatform:: Unique name xilinx:arty-a7-35::0.0
TRACE::2020-06-15.21:16:23::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_1
TRACE::2020-06-15.21:16:23::SCWPlatform::Opened existing hwdb design_1_wrapper_1
TRACE::2020-06-15.21:16:23::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-06-15.21:16:23::SCWMssOS::Checking the sw design at  D:/work/VHDL/lab5_2/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2020-06-15.21:16:23::SCWMssOS::DEBUG:  swdes dump  D:/work/VHDL/lab5_2/microblaze_0/standalone_domain/bsp/system.mss|system||

TRACE::2020-06-15.21:16:23::SCWMssOS::Sw design exists and opened at  D:/work/VHDL/lab5_2/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2020-06-15.21:16:23::SCWMssOS::Completed writing the mss file at D:/work/VHDL/lab5_2/microblaze_0/standalone_domain/bsp
TRACE::2020-06-15.21:16:23::SCWMssOS::Mss edits present, copying mssfile into export location D:/work/VHDL/lab5_2/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2020-06-15.21:16:23::SCWMssOS::bsp generated is upto date with the mss file. Skipping bsp generation.
TRACE::2020-06-15.21:16:23::SCWMssOS::BSP is already built. skipping the bsp build ... 
TRACE::2020-06-15.21:16:23::SCWDomain::Skipping the build for domain :  standalone_domain
TRACE::2020-06-15.21:16:23::SCWMssOS::skipping the bsp build ... 
TRACE::2020-06-15.21:16:23::SCWMssOS::Copying to export directory.
TRACE::2020-06-15.21:16:26::SCWMssOS:: Checking if to create the Supporting Applications
TRACE::2020-06-15.21:16:26::SCWMssOS:: No Linux domain exists, trying to generate FSBL 
LOG::2020-06-15.21:16:26::SCWSystem::Completed Processing the domain standalone_domain
LOG::2020-06-15.21:16:26::SCWSystem::Completed Processing the sysconfig lab5_2
LOG::2020-06-15.21:16:26::SCWPlatform::Completed generating the artifacts for system configuration lab5_2
TRACE::2020-06-15.21:16:26::SCWPlatform::Started preparing the platform 
TRACE::2020-06-15.21:16:26::SCWSystem::Writing the bif file for system config lab5_2
TRACE::2020-06-15.21:16:26::SCWSystem::dir created 
TRACE::2020-06-15.21:16:26::SCWSystem::Writing the bif 
TRACE::2020-06-15.21:16:26::SCWPlatform::Started writing the spfm file 
TRACE::2020-06-15.21:16:26::SCWPlatform::Started writing the xpfm file 
TRACE::2020-06-15.21:16:26::SCWPlatform::Completed generating the platform
TRACE::2020-06-15.21:16:26::SCWPlatform::Trying to open the hw design at D:/work/VHDL/lab5_2/hw/lab5_2.xsa
TRACE::2020-06-15.21:16:26::SCWPlatform::DSA given D:/work/VHDL/lab5_2/hw/lab5_2.xsa
TRACE::2020-06-15.21:16:26::SCWPlatform::DSA absoulate path D:/work/VHDL/lab5_2/hw/lab5_2.xsa
TRACE::2020-06-15.21:16:26::SCWPlatform::DSA directory D:/work/VHDL/lab5_2/hw
TRACE::2020-06-15.21:16:26::SCWPlatform:: Platform Path D:/work/VHDL/lab5_2/hw/lab5_2.xsa
TRACE::2020-06-15.21:16:26::SCWPlatform:: Unique name xilinx:arty-a7-35::0.0
TRACE::2020-06-15.21:16:26::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_1
TRACE::2020-06-15.21:16:26::SCWPlatform::Opened existing hwdb design_1_wrapper_1
TRACE::2020-06-15.21:16:26::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-06-15.21:16:26::SCWMssOS::Checking the sw design at  D:/work/VHDL/lab5_2/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2020-06-15.21:16:26::SCWMssOS::DEBUG:  swdes dump  D:/work/VHDL/lab5_2/microblaze_0/standalone_domain/bsp/system.mss|system||

TRACE::2020-06-15.21:16:26::SCWMssOS::Sw design exists and opened at  D:/work/VHDL/lab5_2/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2020-06-15.21:16:26::SCWWriter::formatted JSON is {
	"platformName":	"lab5_2",
	"sprVersion":	"2.0",
	"mode":	"gui",
	"dsaType":	"Fixed",
	"platformDesc":	"lab5_2",
	"platHandOff":	"D:/work/VHDL/lab5/lab5_2/lab5_2.xsa",
	"platIntHandOff":	"<platformDir>/hw/lab5_2.xsa",
	"deviceType":	"FPGA",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	"",
	"platActiveSys":	"lab5_2",
	"systems":	[{
			"systemName":	"lab5_2",
			"systemDesc":	"lab5_2",
			"sysIsBootAutoGen":	"true",
			"systemDispName":	"lab5_2",
			"sysActiveDom":	"standalone_domain",
			"sysDefaultDom":	"standalone_domain",
			"domains":	[{
					"domainName":	"standalone_domain",
					"domainDispName":	"standalone on microblaze_0",
					"domainDesc":	"standalone_domain",
					"processors":	"microblaze_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"debugEnable":	"False",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.1",
					"mssFile":	"",
					"md5Digest":	"809f2fc985770cb5c6993358030a506d",
					"compatibleApp":	"",
					"domType":	"mssDomain",
					"arch":	"32-bit",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	[],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}]
		}]
}
KEYINFO::2020-06-15.21:16:26::SCWPlatform::updated the xpfm file.
TRACE::2020-06-15.21:16:27::SCWPlatform::Trying to open the hw design at D:/work/VHDL/lab5_2/hw/lab5_2.xsa
TRACE::2020-06-15.21:16:27::SCWPlatform::DSA given D:/work/VHDL/lab5_2/hw/lab5_2.xsa
TRACE::2020-06-15.21:16:27::SCWPlatform::DSA absoulate path D:/work/VHDL/lab5_2/hw/lab5_2.xsa
TRACE::2020-06-15.21:16:27::SCWPlatform::DSA directory D:/work/VHDL/lab5_2/hw
TRACE::2020-06-15.21:16:27::SCWPlatform:: Platform Path D:/work/VHDL/lab5_2/hw/lab5_2.xsa
TRACE::2020-06-15.21:16:27::SCWPlatform:: Unique name xilinx:arty-a7-35::0.0
TRACE::2020-06-15.21:16:27::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_1
TRACE::2020-06-15.21:16:27::SCWPlatform::Opened existing hwdb design_1_wrapper_1
TRACE::2020-06-15.21:16:27::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-06-15.21:16:27::SCWMssOS::Checking the sw design at  D:/work/VHDL/lab5_2/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2020-06-15.21:16:27::SCWMssOS::DEBUG:  swdes dump  D:/work/VHDL/lab5_2/microblaze_0/standalone_domain/bsp/system.mss|system||

TRACE::2020-06-15.21:16:27::SCWMssOS::Sw design exists and opened at  D:/work/VHDL/lab5_2/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2020-06-16.20:33:11::SCWPlatform::Clearing the existing platform
TRACE::2020-06-16.20:33:11::SCWSystem::Clearing the existing sysconfig
TRACE::2020-06-16.20:33:12::SCWMssOS::Removing the swdes entry for  D:/work/VHDL/lab5_2/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2020-06-16.20:33:14::SCWSystem::Clearing the domains completed.
TRACE::2020-06-16.20:33:14::SCWPlatform::Clearing the opened hw db.
TRACE::2020-06-16.20:33:14::SCWPlatform::DSA given D:/work/VHDL/lab5_2/hw/lab5_2.xsa
TRACE::2020-06-16.20:33:14::SCWPlatform::DSA absoulate path D:/work/VHDL/lab5_2/hw/lab5_2.xsa
TRACE::2020-06-16.20:33:14::SCWPlatform:: Platform location is D:/work/VHDL/lab5_2/hw
TRACE::2020-06-16.20:33:18::SCWPlatform:: Platform Path D:/work/VHDL/lab5_2/hw/lab5_2.xsa
TRACE::2020-06-16.20:33:18::SCWPlatform:: Unique name xilinx:arty-a7-35::0.0
TRACE::2020-06-16.20:33:19::SCWPlatform::Removing the HwDB with name D:/work/VHDL/lab5_2/hw/lab5_2.xsa
TRACE::2020-06-16.20:33:23::SCWPlatform::Trying to open the hw design at D:/work/VHDL/lab5_2/hw/lab5_2.xsa
TRACE::2020-06-16.20:33:23::SCWPlatform::DSA given D:/work/VHDL/lab5_2/hw/lab5_2.xsa
TRACE::2020-06-16.20:33:23::SCWPlatform::DSA absoulate path D:/work/VHDL/lab5_2/hw/lab5_2.xsa
TRACE::2020-06-16.20:33:23::SCWPlatform::DSA directory D:/work/VHDL/lab5_2/hw
TRACE::2020-06-16.20:33:23::SCWPlatform:: Platform Path D:/work/VHDL/lab5_2/hw/lab5_2.xsa
TRACE::2020-06-16.20:33:23::SCWPlatform:: Unique name xilinx:arty-a7-35::0.0
TRACE::2020-06-16.20:33:23::SCWPlatform::Do not have an existing db opened. 
TRACE::2020-06-16.20:33:27::SCWPlatform::Opened new HwDB with name design_1_wrapper_3
TRACE::2020-06-16.20:33:27::SCWReader::Active system found as  lab5_2
TRACE::2020-06-16.20:33:27::SCWReader::Handling sysconfig lab5_2
TRACE::2020-06-16.20:33:27::SCWDomain::checking for install qemu data   : 
TRACE::2020-06-16.20:33:27::SCWPlatform::Trying to open the hw design at D:/work/VHDL/lab5_2/hw/lab5_2.xsa
TRACE::2020-06-16.20:33:27::SCWPlatform::DSA given D:/work/VHDL/lab5_2/hw/lab5_2.xsa
TRACE::2020-06-16.20:33:27::SCWPlatform::DSA absoulate path D:/work/VHDL/lab5_2/hw/lab5_2.xsa
TRACE::2020-06-16.20:33:27::SCWPlatform::DSA directory D:/work/VHDL/lab5_2/hw
TRACE::2020-06-16.20:33:27::SCWPlatform:: Platform Path D:/work/VHDL/lab5_2/hw/lab5_2.xsa
TRACE::2020-06-16.20:33:27::SCWPlatform:: Unique name xilinx:arty-a7-35::0.0
TRACE::2020-06-16.20:33:27::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_3
TRACE::2020-06-16.20:33:27::SCWPlatform::Opened existing hwdb design_1_wrapper_3
TRACE::2020-06-16.20:33:27::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-06-16.20:33:27::SCWPlatform::Trying to open the hw design at D:/work/VHDL/lab5_2/hw/lab5_2.xsa
TRACE::2020-06-16.20:33:27::SCWPlatform::DSA given D:/work/VHDL/lab5_2/hw/lab5_2.xsa
TRACE::2020-06-16.20:33:27::SCWPlatform::DSA absoulate path D:/work/VHDL/lab5_2/hw/lab5_2.xsa
TRACE::2020-06-16.20:33:27::SCWPlatform::DSA directory D:/work/VHDL/lab5_2/hw
TRACE::2020-06-16.20:33:27::SCWPlatform:: Platform Path D:/work/VHDL/lab5_2/hw/lab5_2.xsa
TRACE::2020-06-16.20:33:27::SCWPlatform:: Unique name xilinx:arty-a7-35::0.0
TRACE::2020-06-16.20:33:27::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_3
TRACE::2020-06-16.20:33:27::SCWPlatform::Opened existing hwdb design_1_wrapper_3
TRACE::2020-06-16.20:33:27::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-06-16.20:33:27::SCWPlatform::Trying to open the hw design at D:/work/VHDL/lab5_2/hw/lab5_2.xsa
TRACE::2020-06-16.20:33:27::SCWPlatform::DSA given D:/work/VHDL/lab5_2/hw/lab5_2.xsa
TRACE::2020-06-16.20:33:27::SCWPlatform::DSA absoulate path D:/work/VHDL/lab5_2/hw/lab5_2.xsa
TRACE::2020-06-16.20:33:27::SCWPlatform::DSA directory D:/work/VHDL/lab5_2/hw
TRACE::2020-06-16.20:33:27::SCWPlatform:: Platform Path D:/work/VHDL/lab5_2/hw/lab5_2.xsa
TRACE::2020-06-16.20:33:27::SCWPlatform:: Unique name xilinx:arty-a7-35::0.0
TRACE::2020-06-16.20:33:27::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_3
TRACE::2020-06-16.20:33:27::SCWPlatform::Opened existing hwdb design_1_wrapper_3
TRACE::2020-06-16.20:33:27::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-06-16.20:33:27::SCWMssOS::Checking the sw design at  D:/work/VHDL/lab5_2/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2020-06-16.20:33:27::SCWMssOS::DEBUG:  swdes dump  
TRACE::2020-06-16.20:33:27::SCWMssOS::No sw design opened at  D:/work/VHDL/lab5_2/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2020-06-16.20:33:27::SCWMssOS::mss exists loading the mss file  D:/work/VHDL/lab5_2/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2020-06-16.20:33:27::SCWMssOS::Opened the sw design from mss  D:/work/VHDL/lab5_2/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2020-06-16.20:33:27::SCWMssOS::Adding the swdes entry D:/work/VHDL/lab5_2/microblaze_0/standalone_domain/bsp/system.mss with des name system
TRACE::2020-06-16.20:33:27::SCWMssOS::updating the scw layer about changes
TRACE::2020-06-16.20:33:28::SCWMssOS::Opened the sw design.  D:/work/VHDL/lab5_2/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2020-06-16.20:33:28::SCWReader::Adding prebuilt librarypaths as   
TRACE::2020-06-16.20:33:28::SCWReader::Adding prebuilt incpaths  as   
TRACE::2020-06-16.20:33:28::SCWPlatform::Trying to open the hw design at D:/work/VHDL/lab5_2/hw/lab5_2.xsa
TRACE::2020-06-16.20:33:28::SCWPlatform::DSA given D:/work/VHDL/lab5_2/hw/lab5_2.xsa
TRACE::2020-06-16.20:33:28::SCWPlatform::DSA absoulate path D:/work/VHDL/lab5_2/hw/lab5_2.xsa
TRACE::2020-06-16.20:33:28::SCWPlatform::DSA directory D:/work/VHDL/lab5_2/hw
TRACE::2020-06-16.20:33:28::SCWPlatform:: Platform Path D:/work/VHDL/lab5_2/hw/lab5_2.xsa
TRACE::2020-06-16.20:33:28::SCWPlatform:: Unique name xilinx:arty-a7-35::0.0
TRACE::2020-06-16.20:33:28::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_3
TRACE::2020-06-16.20:33:28::SCWPlatform::Opened existing hwdb design_1_wrapper_3
TRACE::2020-06-16.20:33:28::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-06-16.20:33:28::SCWMssOS::Checking the sw design at  D:/work/VHDL/lab5_2/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2020-06-16.20:33:28::SCWMssOS::DEBUG:  swdes dump  D:/work/VHDL/lab5_2/microblaze_0/standalone_domain/bsp/system.mss|system||

TRACE::2020-06-16.20:33:28::SCWMssOS::Sw design exists and opened at  D:/work/VHDL/lab5_2/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2020-06-16.20:33:28::SCWReader::No isolation master present  
TRACE::2020-06-16.20:33:53::SCWPlatform::DSA given D:/work/VHDL/lab5_2/tempdsa/lab5_2.xsa
TRACE::2020-06-16.20:33:53::SCWPlatform::DSA absoulate path D:/work/VHDL/lab5_2/tempdsa/lab5_2.xsa
TRACE::2020-06-16.20:33:53::SCWPlatform:: Platform location is D:/work/VHDL/lab5_2/tempdsa
TRACE::2020-06-16.20:33:53::SCWPlatform:: Platform Path D:/work/VHDL/lab5_2/tempdsa/lab5_2.xsa
TRACE::2020-06-16.20:33:53::SCWPlatform:: Unique name xilinx:arty-a7-35::0.0
TRACE::2020-06-16.20:33:54::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-06-16.20:33:54::SCWMssOS::Doing hw sync for the mss in domain: standalone_domain
TRACE::2020-06-16.20:33:54::SCWPlatform::Trying to open the hw design at D:/work/VHDL/lab5_2/hw/lab5_2.xsa
TRACE::2020-06-16.20:33:54::SCWPlatform::DSA given D:/work/VHDL/lab5_2/hw/lab5_2.xsa
TRACE::2020-06-16.20:33:54::SCWPlatform::DSA absoulate path D:/work/VHDL/lab5_2/hw/lab5_2.xsa
TRACE::2020-06-16.20:33:54::SCWPlatform::DSA directory D:/work/VHDL/lab5_2/hw
TRACE::2020-06-16.20:33:54::SCWPlatform:: Platform Path D:/work/VHDL/lab5_2/hw/lab5_2.xsa
TRACE::2020-06-16.20:33:54::SCWPlatform:: Unique name xilinx:arty-a7-35::0.0
TRACE::2020-06-16.20:33:54::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_3
TRACE::2020-06-16.20:33:54::SCWPlatform::Opened existing hwdb design_1_wrapper_3
TRACE::2020-06-16.20:33:54::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-06-16.20:33:54::SCWPlatform::Trying to open the hw design at D:/work/VHDL/lab5_2/hw/lab5_2.xsa
TRACE::2020-06-16.20:33:54::SCWPlatform::DSA given D:/work/VHDL/lab5_2/hw/lab5_2.xsa
TRACE::2020-06-16.20:33:54::SCWPlatform::DSA absoulate path D:/work/VHDL/lab5_2/hw/lab5_2.xsa
TRACE::2020-06-16.20:33:54::SCWPlatform::DSA directory D:/work/VHDL/lab5_2/hw
TRACE::2020-06-16.20:33:54::SCWPlatform:: Platform Path D:/work/VHDL/lab5_2/hw/lab5_2.xsa
TRACE::2020-06-16.20:33:54::SCWPlatform:: Unique name xilinx:arty-a7-35::0.0
TRACE::2020-06-16.20:33:54::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_3
TRACE::2020-06-16.20:33:54::SCWPlatform::Opened existing hwdb design_1_wrapper_3
TRACE::2020-06-16.20:33:54::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-06-16.20:33:54::SCWMssOS::Checking the sw design at  D:/work/VHDL/lab5_2/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2020-06-16.20:33:54::SCWMssOS::DEBUG:  swdes dump  D:/work/VHDL/lab5_2/microblaze_0/standalone_domain/bsp/system.mss|system||

TRACE::2020-06-16.20:33:54::SCWMssOS::Sw design exists and opened at  D:/work/VHDL/lab5_2/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2020-06-16.20:33:54::SCWPlatform::Trying to open the hw design at D:/work/VHDL/lab5_2/tempdsa/lab5_2.xsa
TRACE::2020-06-16.20:33:54::SCWPlatform::DSA given D:/work/VHDL/lab5_2/tempdsa/lab5_2.xsa
TRACE::2020-06-16.20:33:54::SCWPlatform::DSA absoulate path D:/work/VHDL/lab5_2/tempdsa/lab5_2.xsa
TRACE::2020-06-16.20:33:54::SCWPlatform::DSA directory D:/work/VHDL/lab5_2/tempdsa
TRACE::2020-06-16.20:33:54::SCWPlatform:: Platform Path D:/work/VHDL/lab5_2/tempdsa/lab5_2.xsa
TRACE::2020-06-16.20:33:54::SCWPlatform:: Unique name xilinx:arty-a7-35::0.0
TRACE::2020-06-16.20:33:54::SCWPlatform::update - Opened existing hwdb design_1_wrapper_4
TRACE::2020-06-16.20:33:54::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-06-16.20:33:54::SCWMssOS::Completed hw sync for the mss in domain: standalone_domain
TRACE::2020-06-16.20:33:54::SCWPlatform::Trying to open the hw design at D:/work/VHDL/lab5_2/hw/lab5_2.xsa
TRACE::2020-06-16.20:33:54::SCWPlatform::DSA given D:/work/VHDL/lab5_2/hw/lab5_2.xsa
TRACE::2020-06-16.20:33:54::SCWPlatform::DSA absoulate path D:/work/VHDL/lab5_2/hw/lab5_2.xsa
TRACE::2020-06-16.20:33:54::SCWPlatform::DSA directory D:/work/VHDL/lab5_2/hw
TRACE::2020-06-16.20:33:54::SCWPlatform:: Platform Path D:/work/VHDL/lab5_2/hw/lab5_2.xsa
TRACE::2020-06-16.20:33:54::SCWPlatform:: Unique name xilinx:arty-a7-35::0.0
TRACE::2020-06-16.20:33:54::SCWPlatform::Do not have an existing db opened. 
TRACE::2020-06-16.20:33:54::SCWPlatform::Opened new HwDB with name design_1_wrapper_5
TRACE::2020-06-16.20:33:54::SCWPlatform::Trying to open the hw design at D:/work/VHDL/lab5_2/hw/lab5_2.xsa
TRACE::2020-06-16.20:33:54::SCWPlatform::DSA given D:/work/VHDL/lab5_2/hw/lab5_2.xsa
TRACE::2020-06-16.20:33:54::SCWPlatform::DSA absoulate path D:/work/VHDL/lab5_2/hw/lab5_2.xsa
TRACE::2020-06-16.20:33:54::SCWPlatform::DSA directory D:/work/VHDL/lab5_2/hw
TRACE::2020-06-16.20:33:54::SCWPlatform:: Platform Path D:/work/VHDL/lab5_2/hw/lab5_2.xsa
TRACE::2020-06-16.20:33:54::SCWPlatform:: Unique name xilinx:arty-a7-35::0.0
TRACE::2020-06-16.20:33:54::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_5
TRACE::2020-06-16.20:33:54::SCWPlatform::Opened existing hwdb design_1_wrapper_5
TRACE::2020-06-16.20:33:54::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-06-16.20:33:54::SCWMssOS::Checking the sw design at  D:/work/VHDL/lab5_2/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2020-06-16.20:33:54::SCWMssOS::DEBUG:  swdes dump  D:/work/VHDL/lab5_2/microblaze_0/standalone_domain/bsp/system.mss|system||

TRACE::2020-06-16.20:33:54::SCWMssOS::Sw design exists and opened at  D:/work/VHDL/lab5_2/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2020-06-16.20:33:54::SCWWriter::formatted JSON is {
	"platformName":	"lab5_2",
	"sprVersion":	"2.0",
	"mode":	"gui",
	"dsaType":	"Fixed",
	"platformDesc":	"lab5_2",
	"platHandOff":	"D:/work/VHDL/lab5/lab5_2/lab5_2.xsa",
	"platIntHandOff":	"<platformDir>/hw/lab5_2.xsa",
	"deviceType":	"FPGA",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	"",
	"platActiveSys":	"lab5_2",
	"systems":	[{
			"systemName":	"lab5_2",
			"systemDesc":	"lab5_2",
			"sysIsBootAutoGen":	"true",
			"systemDispName":	"lab5_2",
			"sysActiveDom":	"standalone_domain",
			"sysDefaultDom":	"standalone_domain",
			"domains":	[{
					"domainName":	"standalone_domain",
					"domainDispName":	"standalone on microblaze_0",
					"domainDesc":	"standalone_domain",
					"processors":	"microblaze_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"debugEnable":	"False",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.1",
					"mssFile":	"",
					"md5Digest":	"809f2fc985770cb5c6993358030a506d",
					"compatibleApp":	"",
					"domType":	"mssDomain",
					"arch":	"32-bit",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	[],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}]
		}]
}
LOG::2020-06-16.20:34:17::SCWPlatform::Started generating the artifacts platform lab5_2
TRACE::2020-06-16.20:34:17::SCWPlatform::Sanity checking of platform is completed
LOG::2020-06-16.20:34:17::SCWPlatform::Started generating the artifacts for system configuration lab5_2
LOG::2020-06-16.20:34:17::SCWSystem::Checking the domain standalone_domain
LOG::2020-06-16.20:34:17::SCWSystem::Not a boot domain 
LOG::2020-06-16.20:34:17::SCWSystem::Started Processing the domain standalone_domain
TRACE::2020-06-16.20:34:17::SCWDomain::Generating domain artifcats
TRACE::2020-06-16.20:34:17::SCWMssOS::Generating standalone artifcats
TRACE::2020-06-16.20:34:17::SCWMssOS:: Copying the user libraries. 
TRACE::2020-06-16.20:34:17::SCWPlatform::Trying to open the hw design at D:/work/VHDL/lab5_2/hw/lab5_2.xsa
TRACE::2020-06-16.20:34:17::SCWPlatform::DSA given D:/work/VHDL/lab5_2/hw/lab5_2.xsa
TRACE::2020-06-16.20:34:17::SCWPlatform::DSA absoulate path D:/work/VHDL/lab5_2/hw/lab5_2.xsa
TRACE::2020-06-16.20:34:17::SCWPlatform::DSA directory D:/work/VHDL/lab5_2/hw
TRACE::2020-06-16.20:34:17::SCWPlatform:: Platform Path D:/work/VHDL/lab5_2/hw/lab5_2.xsa
TRACE::2020-06-16.20:34:17::SCWPlatform:: Unique name xilinx:arty-a7-35::0.0
TRACE::2020-06-16.20:34:17::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_5
TRACE::2020-06-16.20:34:17::SCWPlatform::Opened existing hwdb design_1_wrapper_5
TRACE::2020-06-16.20:34:17::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-06-16.20:34:17::SCWMssOS::Checking the sw design at  D:/work/VHDL/lab5_2/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2020-06-16.20:34:17::SCWMssOS::DEBUG:  swdes dump  D:/work/VHDL/lab5_2/microblaze_0/standalone_domain/bsp/system.mss|system||

TRACE::2020-06-16.20:34:17::SCWMssOS::Sw design exists and opened at  D:/work/VHDL/lab5_2/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2020-06-16.20:34:17::SCWMssOS::Completed writing the mss file at D:/work/VHDL/lab5_2/microblaze_0/standalone_domain/bsp
TRACE::2020-06-16.20:34:17::SCWMssOS::Mss edits present, copying mssfile into export location D:/work/VHDL/lab5_2/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2020-06-16.20:34:17::SCWMssOS::bsp generated is upto date with the mss file. Skipping bsp generation.
TRACE::2020-06-16.20:34:17::SCWMssOS::BSP is already built. skipping the bsp build ... 
TRACE::2020-06-16.20:34:17::SCWDomain::Skipping the build for domain :  standalone_domain
TRACE::2020-06-16.20:34:17::SCWMssOS::skipping the bsp build ... 
TRACE::2020-06-16.20:34:17::SCWMssOS::Copying to export directory.
TRACE::2020-06-16.20:34:18::SCWMssOS:: Checking if to create the Supporting Applications
TRACE::2020-06-16.20:34:18::SCWMssOS:: No Linux domain exists, trying to generate FSBL 
LOG::2020-06-16.20:34:18::SCWSystem::Completed Processing the domain standalone_domain
LOG::2020-06-16.20:34:18::SCWSystem::Completed Processing the sysconfig lab5_2
LOG::2020-06-16.20:34:18::SCWPlatform::Completed generating the artifacts for system configuration lab5_2
TRACE::2020-06-16.20:34:18::SCWPlatform::Started preparing the platform 
TRACE::2020-06-16.20:34:18::SCWSystem::Writing the bif file for system config lab5_2
TRACE::2020-06-16.20:34:18::SCWSystem::dir created 
TRACE::2020-06-16.20:34:18::SCWSystem::Writing the bif 
TRACE::2020-06-16.20:34:18::SCWPlatform::Started writing the spfm file 
TRACE::2020-06-16.20:34:18::SCWPlatform::Started writing the xpfm file 
TRACE::2020-06-16.20:34:18::SCWPlatform::Completed generating the platform
TRACE::2020-06-16.20:34:18::SCWPlatform::Trying to open the hw design at D:/work/VHDL/lab5_2/hw/lab5_2.xsa
TRACE::2020-06-16.20:34:18::SCWPlatform::DSA given D:/work/VHDL/lab5_2/hw/lab5_2.xsa
TRACE::2020-06-16.20:34:18::SCWPlatform::DSA absoulate path D:/work/VHDL/lab5_2/hw/lab5_2.xsa
TRACE::2020-06-16.20:34:18::SCWPlatform::DSA directory D:/work/VHDL/lab5_2/hw
TRACE::2020-06-16.20:34:18::SCWPlatform:: Platform Path D:/work/VHDL/lab5_2/hw/lab5_2.xsa
TRACE::2020-06-16.20:34:18::SCWPlatform:: Unique name xilinx:arty-a7-35::0.0
TRACE::2020-06-16.20:34:18::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_5
TRACE::2020-06-16.20:34:18::SCWPlatform::Opened existing hwdb design_1_wrapper_5
TRACE::2020-06-16.20:34:18::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-06-16.20:34:18::SCWMssOS::Checking the sw design at  D:/work/VHDL/lab5_2/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2020-06-16.20:34:18::SCWMssOS::DEBUG:  swdes dump  D:/work/VHDL/lab5_2/microblaze_0/standalone_domain/bsp/system.mss|system||

TRACE::2020-06-16.20:34:18::SCWMssOS::Sw design exists and opened at  D:/work/VHDL/lab5_2/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2020-06-16.20:34:18::SCWWriter::formatted JSON is {
	"platformName":	"lab5_2",
	"sprVersion":	"2.0",
	"mode":	"gui",
	"dsaType":	"Fixed",
	"platformDesc":	"lab5_2",
	"platHandOff":	"D:/work/VHDL/lab5/lab5_2/lab5_2.xsa",
	"platIntHandOff":	"<platformDir>/hw/lab5_2.xsa",
	"deviceType":	"FPGA",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	"",
	"platActiveSys":	"lab5_2",
	"systems":	[{
			"systemName":	"lab5_2",
			"systemDesc":	"lab5_2",
			"sysIsBootAutoGen":	"true",
			"systemDispName":	"lab5_2",
			"sysActiveDom":	"standalone_domain",
			"sysDefaultDom":	"standalone_domain",
			"domains":	[{
					"domainName":	"standalone_domain",
					"domainDispName":	"standalone on microblaze_0",
					"domainDesc":	"standalone_domain",
					"processors":	"microblaze_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"debugEnable":	"False",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.1",
					"mssFile":	"",
					"md5Digest":	"809f2fc985770cb5c6993358030a506d",
					"compatibleApp":	"",
					"domType":	"mssDomain",
					"arch":	"32-bit",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	[],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}]
		}]
}
KEYINFO::2020-06-16.20:34:18::SCWPlatform::updated the xpfm file.
TRACE::2020-06-16.20:34:37::SCWPlatform::Trying to open the hw design at D:/work/VHDL/lab5_2/hw/lab5_2.xsa
TRACE::2020-06-16.20:34:37::SCWPlatform::DSA given D:/work/VHDL/lab5_2/hw/lab5_2.xsa
TRACE::2020-06-16.20:34:37::SCWPlatform::DSA absoulate path D:/work/VHDL/lab5_2/hw/lab5_2.xsa
TRACE::2020-06-16.20:34:37::SCWPlatform::DSA directory D:/work/VHDL/lab5_2/hw
TRACE::2020-06-16.20:34:37::SCWPlatform:: Platform Path D:/work/VHDL/lab5_2/hw/lab5_2.xsa
TRACE::2020-06-16.20:34:37::SCWPlatform:: Unique name xilinx:arty-a7-35::0.0
TRACE::2020-06-16.20:34:37::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_5
TRACE::2020-06-16.20:34:37::SCWPlatform::Opened existing hwdb design_1_wrapper_5
TRACE::2020-06-16.20:34:37::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-06-16.20:34:37::SCWMssOS::Checking the sw design at  D:/work/VHDL/lab5_2/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2020-06-16.20:34:37::SCWMssOS::DEBUG:  swdes dump  D:/work/VHDL/lab5_2/microblaze_0/standalone_domain/bsp/system.mss|system||

TRACE::2020-06-16.20:34:37::SCWMssOS::Sw design exists and opened at  D:/work/VHDL/lab5_2/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2020-06-21.15:26:29::SCWPlatform::Trying to open the hw design at D:/work/VHDL/lab5_2/hw/lab5_2.xsa
TRACE::2020-06-21.15:26:29::SCWPlatform::DSA given D:/work/VHDL/lab5_2/hw/lab5_2.xsa
TRACE::2020-06-21.15:26:29::SCWPlatform::DSA absoulate path D:/work/VHDL/lab5_2/hw/lab5_2.xsa
TRACE::2020-06-21.15:26:32::SCWPlatform::DSA directory D:/work/VHDL/lab5_2/hw
TRACE::2020-06-21.15:26:32::SCWPlatform:: Platform Path D:/work/VHDL/lab5_2/hw/lab5_2.xsa
TRACE::2020-06-21.15:26:32::SCWPlatform:: Unique name xilinx:arty-a7-35::0.0
TRACE::2020-06-21.15:26:32::SCWPlatform::Do not have an existing db opened. 
TRACE::2020-06-21.15:26:33::SCWPlatform::Opened new HwDB with name design_1_wrapper
TRACE::2020-06-21.15:26:33::SCWReader::Active system found as  lab5_2
TRACE::2020-06-21.15:26:33::SCWReader::Handling sysconfig lab5_2
TRACE::2020-06-21.15:26:33::SCWDomain::checking for install qemu data   : 
TRACE::2020-06-21.15:26:33::SCWPlatform::Trying to open the hw design at D:/work/VHDL/lab5_2/hw/lab5_2.xsa
TRACE::2020-06-21.15:26:33::SCWPlatform::DSA given D:/work/VHDL/lab5_2/hw/lab5_2.xsa
TRACE::2020-06-21.15:26:33::SCWPlatform::DSA absoulate path D:/work/VHDL/lab5_2/hw/lab5_2.xsa
TRACE::2020-06-21.15:26:33::SCWPlatform::DSA directory D:/work/VHDL/lab5_2/hw
TRACE::2020-06-21.15:26:33::SCWPlatform:: Platform Path D:/work/VHDL/lab5_2/hw/lab5_2.xsa
TRACE::2020-06-21.15:26:33::SCWPlatform:: Unique name xilinx:arty-a7-35::0.0
TRACE::2020-06-21.15:26:33::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper
TRACE::2020-06-21.15:26:33::SCWPlatform::Opened existing hwdb design_1_wrapper
TRACE::2020-06-21.15:26:33::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-06-21.15:26:33::SCWPlatform::Trying to open the hw design at D:/work/VHDL/lab5_2/hw/lab5_2.xsa
TRACE::2020-06-21.15:26:33::SCWPlatform::DSA given D:/work/VHDL/lab5_2/hw/lab5_2.xsa
TRACE::2020-06-21.15:26:33::SCWPlatform::DSA absoulate path D:/work/VHDL/lab5_2/hw/lab5_2.xsa
TRACE::2020-06-21.15:26:33::SCWPlatform::DSA directory D:/work/VHDL/lab5_2/hw
TRACE::2020-06-21.15:26:33::SCWPlatform:: Platform Path D:/work/VHDL/lab5_2/hw/lab5_2.xsa
TRACE::2020-06-21.15:26:33::SCWPlatform:: Unique name xilinx:arty-a7-35::0.0
TRACE::2020-06-21.15:26:33::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper
TRACE::2020-06-21.15:26:33::SCWPlatform::Opened existing hwdb design_1_wrapper
TRACE::2020-06-21.15:26:33::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-06-21.15:26:33::SCWPlatform::Trying to open the hw design at D:/work/VHDL/lab5_2/hw/lab5_2.xsa
TRACE::2020-06-21.15:26:33::SCWPlatform::DSA given D:/work/VHDL/lab5_2/hw/lab5_2.xsa
TRACE::2020-06-21.15:26:33::SCWPlatform::DSA absoulate path D:/work/VHDL/lab5_2/hw/lab5_2.xsa
TRACE::2020-06-21.15:26:33::SCWPlatform::DSA directory D:/work/VHDL/lab5_2/hw
TRACE::2020-06-21.15:26:33::SCWPlatform:: Platform Path D:/work/VHDL/lab5_2/hw/lab5_2.xsa
TRACE::2020-06-21.15:26:33::SCWPlatform:: Unique name xilinx:arty-a7-35::0.0
TRACE::2020-06-21.15:26:33::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper
TRACE::2020-06-21.15:26:33::SCWPlatform::Opened existing hwdb design_1_wrapper
TRACE::2020-06-21.15:26:33::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-06-21.15:26:33::SCWMssOS::Checking the sw design at  D:/work/VHDL/lab5_2/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2020-06-21.15:26:33::SCWMssOS::DEBUG:  swdes dump  
TRACE::2020-06-21.15:26:33::SCWMssOS::No sw design opened at  D:/work/VHDL/lab5_2/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2020-06-21.15:26:33::SCWMssOS::mss exists loading the mss file  D:/work/VHDL/lab5_2/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2020-06-21.15:26:33::SCWMssOS::Opened the sw design from mss  D:/work/VHDL/lab5_2/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2020-06-21.15:26:33::SCWMssOS::Adding the swdes entry D:/work/VHDL/lab5_2/microblaze_0/standalone_domain/bsp/system.mss with des name system
TRACE::2020-06-21.15:26:33::SCWMssOS::updating the scw layer about changes
TRACE::2020-06-21.15:26:33::SCWMssOS::Opened the sw design.  D:/work/VHDL/lab5_2/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2020-06-21.15:26:33::SCWReader::Adding prebuilt librarypaths as   
TRACE::2020-06-21.15:26:33::SCWReader::Adding prebuilt incpaths  as   
TRACE::2020-06-21.15:26:33::SCWPlatform::Trying to open the hw design at D:/work/VHDL/lab5_2/hw/lab5_2.xsa
TRACE::2020-06-21.15:26:33::SCWPlatform::DSA given D:/work/VHDL/lab5_2/hw/lab5_2.xsa
TRACE::2020-06-21.15:26:33::SCWPlatform::DSA absoulate path D:/work/VHDL/lab5_2/hw/lab5_2.xsa
TRACE::2020-06-21.15:26:33::SCWPlatform::DSA directory D:/work/VHDL/lab5_2/hw
TRACE::2020-06-21.15:26:33::SCWPlatform:: Platform Path D:/work/VHDL/lab5_2/hw/lab5_2.xsa
TRACE::2020-06-21.15:26:33::SCWPlatform:: Unique name xilinx:arty-a7-35::0.0
TRACE::2020-06-21.15:26:33::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper
TRACE::2020-06-21.15:26:33::SCWPlatform::Opened existing hwdb design_1_wrapper
TRACE::2020-06-21.15:26:33::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-06-21.15:26:33::SCWMssOS::Checking the sw design at  D:/work/VHDL/lab5_2/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2020-06-21.15:26:33::SCWMssOS::DEBUG:  swdes dump  D:/work/VHDL/lab5_2/microblaze_0/standalone_domain/bsp/system.mss|system||

TRACE::2020-06-21.15:26:33::SCWMssOS::Sw design exists and opened at  D:/work/VHDL/lab5_2/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2020-06-21.15:26:33::SCWReader::No isolation master present  
TRACE::2020-06-21.15:26:33::SCWPlatform::Trying to open the hw design at D:/work/VHDL/lab5_2/hw/lab5_2.xsa
TRACE::2020-06-21.15:26:33::SCWPlatform::DSA given D:/work/VHDL/lab5_2/hw/lab5_2.xsa
TRACE::2020-06-21.15:26:33::SCWPlatform::DSA absoulate path D:/work/VHDL/lab5_2/hw/lab5_2.xsa
TRACE::2020-06-21.15:26:33::SCWPlatform::DSA directory D:/work/VHDL/lab5_2/hw
TRACE::2020-06-21.15:26:33::SCWPlatform:: Platform Path D:/work/VHDL/lab5_2/hw/lab5_2.xsa
TRACE::2020-06-21.15:26:33::SCWPlatform:: Unique name xilinx:arty-a7-35::0.0
TRACE::2020-06-21.15:26:33::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper
TRACE::2020-06-21.15:26:33::SCWPlatform::Opened existing hwdb design_1_wrapper
TRACE::2020-06-21.15:26:33::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-06-21.15:26:33::SCWMssOS::Checking the sw design at  D:/work/VHDL/lab5_2/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2020-06-21.15:26:33::SCWMssOS::DEBUG:  swdes dump  D:/work/VHDL/lab5_2/microblaze_0/standalone_domain/bsp/system.mss|system||

TRACE::2020-06-21.15:26:33::SCWMssOS::Sw design exists and opened at  D:/work/VHDL/lab5_2/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2020-06-21.15:26:33::SCWWriter::formatted JSON is {
	"platformName":	"lab5_2",
	"sprVersion":	"2.0",
	"mode":	"gui",
	"dsaType":	"Fixed",
	"platformDesc":	"lab5_2",
	"platHandOff":	"D:/work/VHDL/lab5/lab5_2/lab5_2.xsa",
	"platIntHandOff":	"<platformDir>/hw/lab5_2.xsa",
	"deviceType":	"FPGA",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	"",
	"platActiveSys":	"lab5_2",
	"systems":	[{
			"systemName":	"lab5_2",
			"systemDesc":	"lab5_2",
			"sysIsBootAutoGen":	"true",
			"systemDispName":	"lab5_2",
			"sysActiveDom":	"standalone_domain",
			"sysDefaultDom":	"standalone_domain",
			"domains":	[{
					"domainName":	"standalone_domain",
					"domainDispName":	"standalone on microblaze_0",
					"domainDesc":	"standalone_domain",
					"processors":	"microblaze_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"debugEnable":	"False",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.1",
					"mssFile":	"",
					"md5Digest":	"809f2fc985770cb5c6993358030a506d",
					"compatibleApp":	"",
					"domType":	"mssDomain",
					"arch":	"32-bit",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	[],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}]
		}]
}
TRACE::2020-06-21.15:26:33::SCWPlatform::Trying to open the hw design at D:/work/VHDL/lab5_2/hw/lab5_2.xsa
TRACE::2020-06-21.15:26:33::SCWPlatform::DSA given D:/work/VHDL/lab5_2/hw/lab5_2.xsa
TRACE::2020-06-21.15:26:33::SCWPlatform::DSA absoulate path D:/work/VHDL/lab5_2/hw/lab5_2.xsa
TRACE::2020-06-21.15:26:33::SCWPlatform::DSA directory D:/work/VHDL/lab5_2/hw
TRACE::2020-06-21.15:26:33::SCWPlatform:: Platform Path D:/work/VHDL/lab5_2/hw/lab5_2.xsa
TRACE::2020-06-21.15:26:33::SCWPlatform:: Unique name xilinx:arty-a7-35::0.0
TRACE::2020-06-21.15:26:33::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper
TRACE::2020-06-21.15:26:33::SCWPlatform::Opened existing hwdb design_1_wrapper
TRACE::2020-06-21.15:26:33::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-06-21.15:26:33::SCWMssOS::Checking the sw design at  D:/work/VHDL/lab5_2/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2020-06-21.15:26:33::SCWMssOS::DEBUG:  swdes dump  D:/work/VHDL/lab5_2/microblaze_0/standalone_domain/bsp/system.mss|system||

TRACE::2020-06-21.15:26:33::SCWMssOS::Sw design exists and opened at  D:/work/VHDL/lab5_2/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2020-06-21.15:26:33::SCWMssOS::Removing the swdes entry for  D:/work/VHDL/lab5_2/microblaze_0/standalone_domain/bsp/system.mss
LOG::2020-06-21.15:26:54::SCWPlatform::Started generating the artifacts platform lab5_2
TRACE::2020-06-21.15:26:54::SCWPlatform::Sanity checking of platform is completed
LOG::2020-06-21.15:26:55::SCWPlatform::Started generating the artifacts for system configuration lab5_2
LOG::2020-06-21.15:26:55::SCWSystem::Checking the domain standalone_domain
LOG::2020-06-21.15:26:55::SCWSystem::Not a boot domain 
LOG::2020-06-21.15:26:55::SCWSystem::Started Processing the domain standalone_domain
TRACE::2020-06-21.15:26:55::SCWDomain::Generating domain artifcats
TRACE::2020-06-21.15:26:55::SCWMssOS::Generating standalone artifcats
TRACE::2020-06-21.15:26:55::SCWMssOS:: Copying the user libraries. 
TRACE::2020-06-21.15:26:55::SCWPlatform::Trying to open the hw design at D:/work/VHDL/lab5_2/hw/lab5_2.xsa
TRACE::2020-06-21.15:26:55::SCWPlatform::DSA given D:/work/VHDL/lab5_2/hw/lab5_2.xsa
TRACE::2020-06-21.15:26:55::SCWPlatform::DSA absoulate path D:/work/VHDL/lab5_2/hw/lab5_2.xsa
TRACE::2020-06-21.15:26:55::SCWPlatform::DSA directory D:/work/VHDL/lab5_2/hw
TRACE::2020-06-21.15:26:55::SCWPlatform:: Platform Path D:/work/VHDL/lab5_2/hw/lab5_2.xsa
TRACE::2020-06-21.15:26:55::SCWPlatform:: Unique name xilinx:arty-a7-35::0.0
TRACE::2020-06-21.15:26:55::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper
TRACE::2020-06-21.15:26:55::SCWPlatform::Opened existing hwdb design_1_wrapper
TRACE::2020-06-21.15:26:55::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-06-21.15:26:55::SCWMssOS::Checking the sw design at  D:/work/VHDL/lab5_2/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2020-06-21.15:26:55::SCWMssOS::DEBUG:  swdes dump  
TRACE::2020-06-21.15:26:55::SCWMssOS::No sw design opened at  D:/work/VHDL/lab5_2/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2020-06-21.15:26:55::SCWMssOS::mss exists loading the mss file  D:/work/VHDL/lab5_2/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2020-06-21.15:26:55::SCWMssOS::Opened the sw design from mss  D:/work/VHDL/lab5_2/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2020-06-21.15:26:55::SCWMssOS::Adding the swdes entry D:/work/VHDL/lab5_2/microblaze_0/standalone_domain/bsp/system.mss with des name system
TRACE::2020-06-21.15:26:55::SCWMssOS::updating the scw layer about changes
TRACE::2020-06-21.15:26:55::SCWMssOS::Opened the sw design.  D:/work/VHDL/lab5_2/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2020-06-21.15:26:55::SCWMssOS::Completed writing the mss file at D:/work/VHDL/lab5_2/microblaze_0/standalone_domain/bsp
TRACE::2020-06-21.15:26:55::SCWMssOS::Mss edits present, copying mssfile into export location D:/work/VHDL/lab5_2/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2020-06-21.15:26:55::SCWMssOS::bsp generated is upto date with the mss file. Skipping bsp generation.
TRACE::2020-06-21.15:26:55::SCWMssOS::BSP is already built. skipping the bsp build ... 
TRACE::2020-06-21.15:26:55::SCWDomain::Skipping the build for domain :  standalone_domain
TRACE::2020-06-21.15:26:55::SCWMssOS::skipping the bsp build ... 
TRACE::2020-06-21.15:26:55::SCWMssOS::Copying to export directory.
TRACE::2020-06-21.15:26:55::SCWMssOS:: Checking if to create the Supporting Applications
TRACE::2020-06-21.15:26:55::SCWMssOS:: No Linux domain exists, trying to generate FSBL 
LOG::2020-06-21.15:26:55::SCWSystem::Completed Processing the domain standalone_domain
LOG::2020-06-21.15:26:55::SCWSystem::Completed Processing the sysconfig lab5_2
LOG::2020-06-21.15:26:55::SCWPlatform::Completed generating the artifacts for system configuration lab5_2
TRACE::2020-06-21.15:26:55::SCWPlatform::Started preparing the platform 
TRACE::2020-06-21.15:26:55::SCWSystem::Writing the bif file for system config lab5_2
TRACE::2020-06-21.15:26:55::SCWSystem::dir created 
TRACE::2020-06-21.15:26:55::SCWSystem::Writing the bif 
TRACE::2020-06-21.15:26:55::SCWPlatform::Started writing the spfm file 
TRACE::2020-06-21.15:26:55::SCWPlatform::Started writing the xpfm file 
TRACE::2020-06-21.15:26:55::SCWPlatform::Completed generating the platform
TRACE::2020-06-21.15:26:55::SCWPlatform::Trying to open the hw design at D:/work/VHDL/lab5_2/hw/lab5_2.xsa
TRACE::2020-06-21.15:26:55::SCWPlatform::DSA given D:/work/VHDL/lab5_2/hw/lab5_2.xsa
TRACE::2020-06-21.15:26:55::SCWPlatform::DSA absoulate path D:/work/VHDL/lab5_2/hw/lab5_2.xsa
TRACE::2020-06-21.15:26:55::SCWPlatform::DSA directory D:/work/VHDL/lab5_2/hw
TRACE::2020-06-21.15:26:55::SCWPlatform:: Platform Path D:/work/VHDL/lab5_2/hw/lab5_2.xsa
TRACE::2020-06-21.15:26:55::SCWPlatform:: Unique name xilinx:arty-a7-35::0.0
TRACE::2020-06-21.15:26:55::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper
TRACE::2020-06-21.15:26:55::SCWPlatform::Opened existing hwdb design_1_wrapper
TRACE::2020-06-21.15:26:55::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-06-21.15:26:55::SCWMssOS::Checking the sw design at  D:/work/VHDL/lab5_2/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2020-06-21.15:26:55::SCWMssOS::DEBUG:  swdes dump  D:/work/VHDL/lab5_2/microblaze_0/standalone_domain/bsp/system.mss|system||

TRACE::2020-06-21.15:26:55::SCWMssOS::Sw design exists and opened at  D:/work/VHDL/lab5_2/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2020-06-21.15:26:55::SCWWriter::formatted JSON is {
	"platformName":	"lab5_2",
	"sprVersion":	"2.0",
	"mode":	"gui",
	"dsaType":	"Fixed",
	"platformDesc":	"lab5_2",
	"platHandOff":	"D:/work/VHDL/lab5/lab5_2/lab5_2.xsa",
	"platIntHandOff":	"<platformDir>/hw/lab5_2.xsa",
	"deviceType":	"FPGA",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	"",
	"platActiveSys":	"lab5_2",
	"systems":	[{
			"systemName":	"lab5_2",
			"systemDesc":	"lab5_2",
			"sysIsBootAutoGen":	"true",
			"systemDispName":	"lab5_2",
			"sysActiveDom":	"standalone_domain",
			"sysDefaultDom":	"standalone_domain",
			"domains":	[{
					"domainName":	"standalone_domain",
					"domainDispName":	"standalone on microblaze_0",
					"domainDesc":	"standalone_domain",
					"processors":	"microblaze_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"debugEnable":	"False",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.1",
					"mssFile":	"",
					"md5Digest":	"809f2fc985770cb5c6993358030a506d",
					"compatibleApp":	"",
					"domType":	"mssDomain",
					"arch":	"32-bit",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	[],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}]
		}]
}
KEYINFO::2020-06-21.15:26:55::SCWPlatform::updated the xpfm file.
TRACE::2020-06-21.15:26:56::SCWPlatform::Trying to open the hw design at D:/work/VHDL/lab5_2/hw/lab5_2.xsa
TRACE::2020-06-21.15:26:56::SCWPlatform::DSA given D:/work/VHDL/lab5_2/hw/lab5_2.xsa
TRACE::2020-06-21.15:26:56::SCWPlatform::DSA absoulate path D:/work/VHDL/lab5_2/hw/lab5_2.xsa
TRACE::2020-06-21.15:26:56::SCWPlatform::DSA directory D:/work/VHDL/lab5_2/hw
TRACE::2020-06-21.15:26:56::SCWPlatform:: Platform Path D:/work/VHDL/lab5_2/hw/lab5_2.xsa
TRACE::2020-06-21.15:26:56::SCWPlatform:: Unique name xilinx:arty-a7-35::0.0
TRACE::2020-06-21.15:26:56::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper
TRACE::2020-06-21.15:26:56::SCWPlatform::Opened existing hwdb design_1_wrapper
TRACE::2020-06-21.15:26:56::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-06-21.15:26:56::SCWMssOS::Checking the sw design at  D:/work/VHDL/lab5_2/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2020-06-21.15:26:56::SCWMssOS::DEBUG:  swdes dump  D:/work/VHDL/lab5_2/microblaze_0/standalone_domain/bsp/system.mss|system||

TRACE::2020-06-21.15:26:56::SCWMssOS::Sw design exists and opened at  D:/work/VHDL/lab5_2/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2020-06-21.15:27:17::SCWPlatform::Clearing the existing platform
TRACE::2020-06-21.15:27:17::SCWSystem::Clearing the existing sysconfig
TRACE::2020-06-21.15:27:17::SCWMssOS::Removing the swdes entry for  D:/work/VHDL/lab5_2/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2020-06-21.15:27:17::SCWSystem::Clearing the domains completed.
TRACE::2020-06-21.15:27:17::SCWPlatform::Clearing the opened hw db.
TRACE::2020-06-21.15:27:17::SCWPlatform::DSA given D:/work/VHDL/lab5_2/hw/lab5_2.xsa
TRACE::2020-06-21.15:27:17::SCWPlatform::DSA absoulate path D:/work/VHDL/lab5_2/hw/lab5_2.xsa
TRACE::2020-06-21.15:27:17::SCWPlatform:: Platform location is D:/work/VHDL/lab5_2/hw
TRACE::2020-06-21.15:27:17::SCWPlatform:: Platform Path D:/work/VHDL/lab5_2/hw/lab5_2.xsa
TRACE::2020-06-21.15:27:17::SCWPlatform:: Unique name xilinx:arty-a7-35::0.0
TRACE::2020-06-21.15:27:17::SCWPlatform::Removing the HwDB with name D:/work/VHDL/lab5_2/hw/lab5_2.xsa
TRACE::2020-06-21.15:27:17::SCWPlatform::Trying to open the hw design at D:/work/VHDL/lab5_2/hw/lab5_2.xsa
TRACE::2020-06-21.15:27:17::SCWPlatform::DSA given D:/work/VHDL/lab5_2/hw/lab5_2.xsa
TRACE::2020-06-21.15:27:17::SCWPlatform::DSA absoulate path D:/work/VHDL/lab5_2/hw/lab5_2.xsa
TRACE::2020-06-21.15:27:17::SCWPlatform::DSA directory D:/work/VHDL/lab5_2/hw
TRACE::2020-06-21.15:27:17::SCWPlatform:: Platform Path D:/work/VHDL/lab5_2/hw/lab5_2.xsa
TRACE::2020-06-21.15:27:17::SCWPlatform:: Unique name xilinx:arty-a7-35::0.0
TRACE::2020-06-21.15:27:17::SCWPlatform::Do not have an existing db opened. 
TRACE::2020-06-21.15:27:17::SCWPlatform::Opened new HwDB with name design_1_wrapper_1
TRACE::2020-06-21.15:27:17::SCWReader::Active system found as  lab5_2
TRACE::2020-06-21.15:27:17::SCWReader::Handling sysconfig lab5_2
TRACE::2020-06-21.15:27:17::SCWDomain::checking for install qemu data   : 
TRACE::2020-06-21.15:27:17::SCWPlatform::Trying to open the hw design at D:/work/VHDL/lab5_2/hw/lab5_2.xsa
TRACE::2020-06-21.15:27:17::SCWPlatform::DSA given D:/work/VHDL/lab5_2/hw/lab5_2.xsa
TRACE::2020-06-21.15:27:17::SCWPlatform::DSA absoulate path D:/work/VHDL/lab5_2/hw/lab5_2.xsa
TRACE::2020-06-21.15:27:17::SCWPlatform::DSA directory D:/work/VHDL/lab5_2/hw
TRACE::2020-06-21.15:27:17::SCWPlatform:: Platform Path D:/work/VHDL/lab5_2/hw/lab5_2.xsa
TRACE::2020-06-21.15:27:17::SCWPlatform:: Unique name xilinx:arty-a7-35::0.0
TRACE::2020-06-21.15:27:17::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_1
TRACE::2020-06-21.15:27:17::SCWPlatform::Opened existing hwdb design_1_wrapper_1
TRACE::2020-06-21.15:27:17::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-06-21.15:27:17::SCWPlatform::Trying to open the hw design at D:/work/VHDL/lab5_2/hw/lab5_2.xsa
TRACE::2020-06-21.15:27:17::SCWPlatform::DSA given D:/work/VHDL/lab5_2/hw/lab5_2.xsa
TRACE::2020-06-21.15:27:17::SCWPlatform::DSA absoulate path D:/work/VHDL/lab5_2/hw/lab5_2.xsa
TRACE::2020-06-21.15:27:17::SCWPlatform::DSA directory D:/work/VHDL/lab5_2/hw
TRACE::2020-06-21.15:27:17::SCWPlatform:: Platform Path D:/work/VHDL/lab5_2/hw/lab5_2.xsa
TRACE::2020-06-21.15:27:17::SCWPlatform:: Unique name xilinx:arty-a7-35::0.0
TRACE::2020-06-21.15:27:17::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_1
TRACE::2020-06-21.15:27:17::SCWPlatform::Opened existing hwdb design_1_wrapper_1
TRACE::2020-06-21.15:27:17::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-06-21.15:27:17::SCWPlatform::Trying to open the hw design at D:/work/VHDL/lab5_2/hw/lab5_2.xsa
TRACE::2020-06-21.15:27:17::SCWPlatform::DSA given D:/work/VHDL/lab5_2/hw/lab5_2.xsa
TRACE::2020-06-21.15:27:17::SCWPlatform::DSA absoulate path D:/work/VHDL/lab5_2/hw/lab5_2.xsa
TRACE::2020-06-21.15:27:17::SCWPlatform::DSA directory D:/work/VHDL/lab5_2/hw
TRACE::2020-06-21.15:27:17::SCWPlatform:: Platform Path D:/work/VHDL/lab5_2/hw/lab5_2.xsa
TRACE::2020-06-21.15:27:17::SCWPlatform:: Unique name xilinx:arty-a7-35::0.0
TRACE::2020-06-21.15:27:17::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_1
TRACE::2020-06-21.15:27:17::SCWPlatform::Opened existing hwdb design_1_wrapper_1
TRACE::2020-06-21.15:27:17::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-06-21.15:27:17::SCWMssOS::Checking the sw design at  D:/work/VHDL/lab5_2/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2020-06-21.15:27:17::SCWMssOS::DEBUG:  swdes dump  
TRACE::2020-06-21.15:27:17::SCWMssOS::No sw design opened at  D:/work/VHDL/lab5_2/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2020-06-21.15:27:17::SCWMssOS::mss exists loading the mss file  D:/work/VHDL/lab5_2/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2020-06-21.15:27:17::SCWMssOS::Opened the sw design from mss  D:/work/VHDL/lab5_2/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2020-06-21.15:27:17::SCWMssOS::Adding the swdes entry D:/work/VHDL/lab5_2/microblaze_0/standalone_domain/bsp/system.mss with des name system
TRACE::2020-06-21.15:27:17::SCWMssOS::updating the scw layer about changes
TRACE::2020-06-21.15:27:17::SCWMssOS::Opened the sw design.  D:/work/VHDL/lab5_2/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2020-06-21.15:27:17::SCWReader::Adding prebuilt librarypaths as   
TRACE::2020-06-21.15:27:17::SCWReader::Adding prebuilt incpaths  as   
TRACE::2020-06-21.15:27:17::SCWPlatform::Trying to open the hw design at D:/work/VHDL/lab5_2/hw/lab5_2.xsa
TRACE::2020-06-21.15:27:17::SCWPlatform::DSA given D:/work/VHDL/lab5_2/hw/lab5_2.xsa
TRACE::2020-06-21.15:27:17::SCWPlatform::DSA absoulate path D:/work/VHDL/lab5_2/hw/lab5_2.xsa
TRACE::2020-06-21.15:27:17::SCWPlatform::DSA directory D:/work/VHDL/lab5_2/hw
TRACE::2020-06-21.15:27:17::SCWPlatform:: Platform Path D:/work/VHDL/lab5_2/hw/lab5_2.xsa
TRACE::2020-06-21.15:27:17::SCWPlatform:: Unique name xilinx:arty-a7-35::0.0
TRACE::2020-06-21.15:27:17::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_1
TRACE::2020-06-21.15:27:17::SCWPlatform::Opened existing hwdb design_1_wrapper_1
TRACE::2020-06-21.15:27:17::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-06-21.15:27:17::SCWMssOS::Checking the sw design at  D:/work/VHDL/lab5_2/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2020-06-21.15:27:17::SCWMssOS::DEBUG:  swdes dump  D:/work/VHDL/lab5_2/microblaze_0/standalone_domain/bsp/system.mss|system||

TRACE::2020-06-21.15:27:17::SCWMssOS::Sw design exists and opened at  D:/work/VHDL/lab5_2/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2020-06-21.15:27:17::SCWReader::No isolation master present  
TRACE::2020-06-21.15:27:20::SCWPlatform::DSA given D:/work/VHDL/lab5_2/tempdsa/lab5_2.xsa
TRACE::2020-06-21.15:27:20::SCWPlatform::DSA absoulate path D:/work/VHDL/lab5_2/tempdsa/lab5_2.xsa
TRACE::2020-06-21.15:27:20::SCWPlatform:: Platform location is D:/work/VHDL/lab5_2/tempdsa
TRACE::2020-06-21.15:27:20::SCWPlatform:: Platform Path D:/work/VHDL/lab5_2/tempdsa/lab5_2.xsa
TRACE::2020-06-21.15:27:20::SCWPlatform:: Unique name xilinx:arty-a7-35::0.0
TRACE::2020-06-21.15:27:20::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-06-21.15:27:20::SCWMssOS::Doing hw sync for the mss in domain: standalone_domain
TRACE::2020-06-21.15:27:20::SCWPlatform::Trying to open the hw design at D:/work/VHDL/lab5_2/hw/lab5_2.xsa
TRACE::2020-06-21.15:27:20::SCWPlatform::DSA given D:/work/VHDL/lab5_2/hw/lab5_2.xsa
TRACE::2020-06-21.15:27:20::SCWPlatform::DSA absoulate path D:/work/VHDL/lab5_2/hw/lab5_2.xsa
TRACE::2020-06-21.15:27:20::SCWPlatform::DSA directory D:/work/VHDL/lab5_2/hw
TRACE::2020-06-21.15:27:20::SCWPlatform:: Platform Path D:/work/VHDL/lab5_2/hw/lab5_2.xsa
TRACE::2020-06-21.15:27:20::SCWPlatform:: Unique name xilinx:arty-a7-35::0.0
TRACE::2020-06-21.15:27:20::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_1
TRACE::2020-06-21.15:27:20::SCWPlatform::Opened existing hwdb design_1_wrapper_1
TRACE::2020-06-21.15:27:20::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-06-21.15:27:20::SCWPlatform::Trying to open the hw design at D:/work/VHDL/lab5_2/hw/lab5_2.xsa
TRACE::2020-06-21.15:27:20::SCWPlatform::DSA given D:/work/VHDL/lab5_2/hw/lab5_2.xsa
TRACE::2020-06-21.15:27:20::SCWPlatform::DSA absoulate path D:/work/VHDL/lab5_2/hw/lab5_2.xsa
TRACE::2020-06-21.15:27:20::SCWPlatform::DSA directory D:/work/VHDL/lab5_2/hw
TRACE::2020-06-21.15:27:20::SCWPlatform:: Platform Path D:/work/VHDL/lab5_2/hw/lab5_2.xsa
TRACE::2020-06-21.15:27:20::SCWPlatform:: Unique name xilinx:arty-a7-35::0.0
TRACE::2020-06-21.15:27:20::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_1
TRACE::2020-06-21.15:27:20::SCWPlatform::Opened existing hwdb design_1_wrapper_1
TRACE::2020-06-21.15:27:20::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-06-21.15:27:20::SCWMssOS::Checking the sw design at  D:/work/VHDL/lab5_2/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2020-06-21.15:27:20::SCWMssOS::DEBUG:  swdes dump  D:/work/VHDL/lab5_2/microblaze_0/standalone_domain/bsp/system.mss|system||

TRACE::2020-06-21.15:27:20::SCWMssOS::Sw design exists and opened at  D:/work/VHDL/lab5_2/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2020-06-21.15:27:20::SCWPlatform::Trying to open the hw design at D:/work/VHDL/lab5_2/tempdsa/lab5_2.xsa
TRACE::2020-06-21.15:27:20::SCWPlatform::DSA given D:/work/VHDL/lab5_2/tempdsa/lab5_2.xsa
TRACE::2020-06-21.15:27:20::SCWPlatform::DSA absoulate path D:/work/VHDL/lab5_2/tempdsa/lab5_2.xsa
TRACE::2020-06-21.15:27:20::SCWPlatform::DSA directory D:/work/VHDL/lab5_2/tempdsa
TRACE::2020-06-21.15:27:20::SCWPlatform:: Platform Path D:/work/VHDL/lab5_2/tempdsa/lab5_2.xsa
TRACE::2020-06-21.15:27:20::SCWPlatform:: Unique name xilinx:arty-a7-35::0.0
TRACE::2020-06-21.15:27:20::SCWPlatform::update - Opened existing hwdb design_1_wrapper_2
TRACE::2020-06-21.15:27:20::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-06-21.15:27:20::SCWMssOS::Completed hw sync for the mss in domain: standalone_domain
TRACE::2020-06-21.15:27:20::SCWPlatform::Trying to open the hw design at D:/work/VHDL/lab5_2/hw/lab5_2.xsa
TRACE::2020-06-21.15:27:20::SCWPlatform::DSA given D:/work/VHDL/lab5_2/hw/lab5_2.xsa
TRACE::2020-06-21.15:27:20::SCWPlatform::DSA absoulate path D:/work/VHDL/lab5_2/hw/lab5_2.xsa
TRACE::2020-06-21.15:27:20::SCWPlatform::DSA directory D:/work/VHDL/lab5_2/hw
TRACE::2020-06-21.15:27:20::SCWPlatform:: Platform Path D:/work/VHDL/lab5_2/hw/lab5_2.xsa
TRACE::2020-06-21.15:27:20::SCWPlatform:: Unique name xilinx:arty-a7-35::0.0
TRACE::2020-06-21.15:27:20::SCWPlatform::Do not have an existing db opened. 
TRACE::2020-06-21.15:27:21::SCWPlatform::Opened new HwDB with name design_1_wrapper_3
TRACE::2020-06-21.15:27:21::SCWPlatform::Trying to open the hw design at D:/work/VHDL/lab5_2/hw/lab5_2.xsa
TRACE::2020-06-21.15:27:21::SCWPlatform::DSA given D:/work/VHDL/lab5_2/hw/lab5_2.xsa
TRACE::2020-06-21.15:27:21::SCWPlatform::DSA absoulate path D:/work/VHDL/lab5_2/hw/lab5_2.xsa
TRACE::2020-06-21.15:27:21::SCWPlatform::DSA directory D:/work/VHDL/lab5_2/hw
TRACE::2020-06-21.15:27:21::SCWPlatform:: Platform Path D:/work/VHDL/lab5_2/hw/lab5_2.xsa
TRACE::2020-06-21.15:27:21::SCWPlatform:: Unique name xilinx:arty-a7-35::0.0
TRACE::2020-06-21.15:27:21::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_3
TRACE::2020-06-21.15:27:21::SCWPlatform::Opened existing hwdb design_1_wrapper_3
TRACE::2020-06-21.15:27:21::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-06-21.15:27:21::SCWMssOS::Checking the sw design at  D:/work/VHDL/lab5_2/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2020-06-21.15:27:21::SCWMssOS::DEBUG:  swdes dump  D:/work/VHDL/lab5_2/microblaze_0/standalone_domain/bsp/system.mss|system||

TRACE::2020-06-21.15:27:21::SCWMssOS::Sw design exists and opened at  D:/work/VHDL/lab5_2/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2020-06-21.15:27:21::SCWWriter::formatted JSON is {
	"platformName":	"lab5_2",
	"sprVersion":	"2.0",
	"mode":	"gui",
	"dsaType":	"Fixed",
	"platformDesc":	"lab5_2",
	"platHandOff":	"D:/work/VHDL/lab5/lab5_2/lab5_2.xsa",
	"platIntHandOff":	"<platformDir>/hw/lab5_2.xsa",
	"deviceType":	"FPGA",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	"",
	"platActiveSys":	"lab5_2",
	"systems":	[{
			"systemName":	"lab5_2",
			"systemDesc":	"lab5_2",
			"sysIsBootAutoGen":	"true",
			"systemDispName":	"lab5_2",
			"sysActiveDom":	"standalone_domain",
			"sysDefaultDom":	"standalone_domain",
			"domains":	[{
					"domainName":	"standalone_domain",
					"domainDispName":	"standalone on microblaze_0",
					"domainDesc":	"standalone_domain",
					"processors":	"microblaze_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"debugEnable":	"False",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.1",
					"mssFile":	"",
					"md5Digest":	"809f2fc985770cb5c6993358030a506d",
					"compatibleApp":	"",
					"domType":	"mssDomain",
					"arch":	"32-bit",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	[],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}]
		}]
}
LOG::2020-06-21.15:27:30::SCWPlatform::Started generating the artifacts platform lab5_2
TRACE::2020-06-21.15:27:30::SCWPlatform::Sanity checking of platform is completed
LOG::2020-06-21.15:27:30::SCWPlatform::Started generating the artifacts for system configuration lab5_2
LOG::2020-06-21.15:27:30::SCWSystem::Checking the domain standalone_domain
LOG::2020-06-21.15:27:30::SCWSystem::Not a boot domain 
LOG::2020-06-21.15:27:30::SCWSystem::Started Processing the domain standalone_domain
TRACE::2020-06-21.15:27:30::SCWDomain::Generating domain artifcats
TRACE::2020-06-21.15:27:30::SCWMssOS::Generating standalone artifcats
TRACE::2020-06-21.15:27:30::SCWMssOS:: Copying the user libraries. 
TRACE::2020-06-21.15:27:30::SCWPlatform::Trying to open the hw design at D:/work/VHDL/lab5_2/hw/lab5_2.xsa
TRACE::2020-06-21.15:27:30::SCWPlatform::DSA given D:/work/VHDL/lab5_2/hw/lab5_2.xsa
TRACE::2020-06-21.15:27:30::SCWPlatform::DSA absoulate path D:/work/VHDL/lab5_2/hw/lab5_2.xsa
TRACE::2020-06-21.15:27:30::SCWPlatform::DSA directory D:/work/VHDL/lab5_2/hw
TRACE::2020-06-21.15:27:30::SCWPlatform:: Platform Path D:/work/VHDL/lab5_2/hw/lab5_2.xsa
TRACE::2020-06-21.15:27:30::SCWPlatform:: Unique name xilinx:arty-a7-35::0.0
TRACE::2020-06-21.15:27:30::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_3
TRACE::2020-06-21.15:27:30::SCWPlatform::Opened existing hwdb design_1_wrapper_3
TRACE::2020-06-21.15:27:30::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-06-21.15:27:30::SCWMssOS::Checking the sw design at  D:/work/VHDL/lab5_2/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2020-06-21.15:27:30::SCWMssOS::DEBUG:  swdes dump  D:/work/VHDL/lab5_2/microblaze_0/standalone_domain/bsp/system.mss|system||

TRACE::2020-06-21.15:27:30::SCWMssOS::Sw design exists and opened at  D:/work/VHDL/lab5_2/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2020-06-21.15:27:30::SCWMssOS::Completed writing the mss file at D:/work/VHDL/lab5_2/microblaze_0/standalone_domain/bsp
TRACE::2020-06-21.15:27:30::SCWMssOS::Mss edits present, copying mssfile into export location D:/work/VHDL/lab5_2/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2020-06-21.15:27:30::SCWMssOS::bsp generated is upto date with the mss file. Skipping bsp generation.
TRACE::2020-06-21.15:27:30::SCWMssOS::BSP is already built. skipping the bsp build ... 
TRACE::2020-06-21.15:27:30::SCWDomain::Skipping the build for domain :  standalone_domain
TRACE::2020-06-21.15:27:30::SCWMssOS::skipping the bsp build ... 
TRACE::2020-06-21.15:27:30::SCWMssOS::Copying to export directory.
TRACE::2020-06-21.15:27:31::SCWMssOS:: Checking if to create the Supporting Applications
TRACE::2020-06-21.15:27:31::SCWMssOS:: No Linux domain exists, trying to generate FSBL 
LOG::2020-06-21.15:27:31::SCWSystem::Completed Processing the domain standalone_domain
LOG::2020-06-21.15:27:31::SCWSystem::Completed Processing the sysconfig lab5_2
LOG::2020-06-21.15:27:31::SCWPlatform::Completed generating the artifacts for system configuration lab5_2
TRACE::2020-06-21.15:27:31::SCWPlatform::Started preparing the platform 
TRACE::2020-06-21.15:27:31::SCWSystem::Writing the bif file for system config lab5_2
TRACE::2020-06-21.15:27:31::SCWSystem::dir created 
TRACE::2020-06-21.15:27:31::SCWSystem::Writing the bif 
TRACE::2020-06-21.15:27:31::SCWPlatform::Started writing the spfm file 
TRACE::2020-06-21.15:27:31::SCWPlatform::Started writing the xpfm file 
TRACE::2020-06-21.15:27:31::SCWPlatform::Completed generating the platform
TRACE::2020-06-21.15:27:31::SCWPlatform::Trying to open the hw design at D:/work/VHDL/lab5_2/hw/lab5_2.xsa
TRACE::2020-06-21.15:27:31::SCWPlatform::DSA given D:/work/VHDL/lab5_2/hw/lab5_2.xsa
TRACE::2020-06-21.15:27:31::SCWPlatform::DSA absoulate path D:/work/VHDL/lab5_2/hw/lab5_2.xsa
TRACE::2020-06-21.15:27:31::SCWPlatform::DSA directory D:/work/VHDL/lab5_2/hw
TRACE::2020-06-21.15:27:31::SCWPlatform:: Platform Path D:/work/VHDL/lab5_2/hw/lab5_2.xsa
TRACE::2020-06-21.15:27:31::SCWPlatform:: Unique name xilinx:arty-a7-35::0.0
TRACE::2020-06-21.15:27:31::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_3
TRACE::2020-06-21.15:27:31::SCWPlatform::Opened existing hwdb design_1_wrapper_3
TRACE::2020-06-21.15:27:31::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-06-21.15:27:31::SCWMssOS::Checking the sw design at  D:/work/VHDL/lab5_2/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2020-06-21.15:27:31::SCWMssOS::DEBUG:  swdes dump  D:/work/VHDL/lab5_2/microblaze_0/standalone_domain/bsp/system.mss|system||

TRACE::2020-06-21.15:27:31::SCWMssOS::Sw design exists and opened at  D:/work/VHDL/lab5_2/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2020-06-21.15:27:31::SCWWriter::formatted JSON is {
	"platformName":	"lab5_2",
	"sprVersion":	"2.0",
	"mode":	"gui",
	"dsaType":	"Fixed",
	"platformDesc":	"lab5_2",
	"platHandOff":	"D:/work/VHDL/lab5/lab5_2/lab5_2.xsa",
	"platIntHandOff":	"<platformDir>/hw/lab5_2.xsa",
	"deviceType":	"FPGA",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	"",
	"platActiveSys":	"lab5_2",
	"systems":	[{
			"systemName":	"lab5_2",
			"systemDesc":	"lab5_2",
			"sysIsBootAutoGen":	"true",
			"systemDispName":	"lab5_2",
			"sysActiveDom":	"standalone_domain",
			"sysDefaultDom":	"standalone_domain",
			"domains":	[{
					"domainName":	"standalone_domain",
					"domainDispName":	"standalone on microblaze_0",
					"domainDesc":	"standalone_domain",
					"processors":	"microblaze_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"debugEnable":	"False",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.1",
					"mssFile":	"",
					"md5Digest":	"809f2fc985770cb5c6993358030a506d",
					"compatibleApp":	"",
					"domType":	"mssDomain",
					"arch":	"32-bit",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	[],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}]
		}]
}
KEYINFO::2020-06-21.15:27:31::SCWPlatform::updated the xpfm file.
TRACE::2020-06-21.15:27:31::SCWPlatform::Trying to open the hw design at D:/work/VHDL/lab5_2/hw/lab5_2.xsa
TRACE::2020-06-21.15:27:31::SCWPlatform::DSA given D:/work/VHDL/lab5_2/hw/lab5_2.xsa
TRACE::2020-06-21.15:27:31::SCWPlatform::DSA absoulate path D:/work/VHDL/lab5_2/hw/lab5_2.xsa
TRACE::2020-06-21.15:27:31::SCWPlatform::DSA directory D:/work/VHDL/lab5_2/hw
TRACE::2020-06-21.15:27:31::SCWPlatform:: Platform Path D:/work/VHDL/lab5_2/hw/lab5_2.xsa
TRACE::2020-06-21.15:27:31::SCWPlatform:: Unique name xilinx:arty-a7-35::0.0
TRACE::2020-06-21.15:27:31::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_3
TRACE::2020-06-21.15:27:31::SCWPlatform::Opened existing hwdb design_1_wrapper_3
TRACE::2020-06-21.15:27:31::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-06-21.15:27:31::SCWMssOS::Checking the sw design at  D:/work/VHDL/lab5_2/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2020-06-21.15:27:31::SCWMssOS::DEBUG:  swdes dump  D:/work/VHDL/lab5_2/microblaze_0/standalone_domain/bsp/system.mss|system||

TRACE::2020-06-21.15:27:31::SCWMssOS::Sw design exists and opened at  D:/work/VHDL/lab5_2/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2020-06-21.21:20:25::SCWPlatform::Clearing the existing platform
TRACE::2020-06-21.21:20:26::SCWSystem::Clearing the existing sysconfig
TRACE::2020-06-21.21:20:26::SCWMssOS::Removing the swdes entry for  D:/work/VHDL/lab5_2/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2020-06-21.21:20:26::SCWSystem::Clearing the domains completed.
TRACE::2020-06-21.21:20:26::SCWPlatform::Clearing the opened hw db.
TRACE::2020-06-21.21:20:26::SCWPlatform::DSA given D:/work/VHDL/lab5_2/hw/lab5_2.xsa
TRACE::2020-06-21.21:20:26::SCWPlatform::DSA absoulate path D:/work/VHDL/lab5_2/hw/lab5_2.xsa
TRACE::2020-06-21.21:20:26::SCWPlatform:: Platform location is D:/work/VHDL/lab5_2/hw
TRACE::2020-06-21.21:20:27::SCWPlatform:: Platform Path D:/work/VHDL/lab5_2/hw/lab5_2.xsa
TRACE::2020-06-21.21:20:27::SCWPlatform:: Unique name xilinx:arty-a7-35::0.0
TRACE::2020-06-21.21:20:27::SCWPlatform::Removing the HwDB with name D:/work/VHDL/lab5_2/hw/lab5_2.xsa
TRACE::2020-06-21.21:20:30::SCWPlatform::Trying to open the hw design at D:/work/VHDL/lab5_2/hw/lab5_2.xsa
TRACE::2020-06-21.21:20:30::SCWPlatform::DSA given D:/work/VHDL/lab5_2/hw/lab5_2.xsa
TRACE::2020-06-21.21:20:30::SCWPlatform::DSA absoulate path D:/work/VHDL/lab5_2/hw/lab5_2.xsa
TRACE::2020-06-21.21:20:30::SCWPlatform::DSA directory D:/work/VHDL/lab5_2/hw
TRACE::2020-06-21.21:20:30::SCWPlatform:: Platform Path D:/work/VHDL/lab5_2/hw/lab5_2.xsa
TRACE::2020-06-21.21:20:30::SCWPlatform:: Unique name xilinx:arty-a7-35::0.0
TRACE::2020-06-21.21:20:30::SCWPlatform::Do not have an existing db opened. 
TRACE::2020-06-21.21:20:34::SCWPlatform::Opened new HwDB with name design_1_wrapper_5
TRACE::2020-06-21.21:20:34::SCWReader::Active system found as  lab5_2
TRACE::2020-06-21.21:20:34::SCWReader::Handling sysconfig lab5_2
TRACE::2020-06-21.21:20:34::SCWDomain::checking for install qemu data   : 
TRACE::2020-06-21.21:20:34::SCWPlatform::Trying to open the hw design at D:/work/VHDL/lab5_2/hw/lab5_2.xsa
TRACE::2020-06-21.21:20:34::SCWPlatform::DSA given D:/work/VHDL/lab5_2/hw/lab5_2.xsa
TRACE::2020-06-21.21:20:34::SCWPlatform::DSA absoulate path D:/work/VHDL/lab5_2/hw/lab5_2.xsa
TRACE::2020-06-21.21:20:34::SCWPlatform::DSA directory D:/work/VHDL/lab5_2/hw
TRACE::2020-06-21.21:20:34::SCWPlatform:: Platform Path D:/work/VHDL/lab5_2/hw/lab5_2.xsa
TRACE::2020-06-21.21:20:34::SCWPlatform:: Unique name xilinx:arty-a7-35::0.0
TRACE::2020-06-21.21:20:34::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_5
TRACE::2020-06-21.21:20:34::SCWPlatform::Opened existing hwdb design_1_wrapper_5
TRACE::2020-06-21.21:20:34::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-06-21.21:20:34::SCWPlatform::Trying to open the hw design at D:/work/VHDL/lab5_2/hw/lab5_2.xsa
TRACE::2020-06-21.21:20:34::SCWPlatform::DSA given D:/work/VHDL/lab5_2/hw/lab5_2.xsa
TRACE::2020-06-21.21:20:34::SCWPlatform::DSA absoulate path D:/work/VHDL/lab5_2/hw/lab5_2.xsa
TRACE::2020-06-21.21:20:34::SCWPlatform::DSA directory D:/work/VHDL/lab5_2/hw
TRACE::2020-06-21.21:20:34::SCWPlatform:: Platform Path D:/work/VHDL/lab5_2/hw/lab5_2.xsa
TRACE::2020-06-21.21:20:34::SCWPlatform:: Unique name xilinx:arty-a7-35::0.0
TRACE::2020-06-21.21:20:34::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_5
TRACE::2020-06-21.21:20:34::SCWPlatform::Opened existing hwdb design_1_wrapper_5
TRACE::2020-06-21.21:20:34::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-06-21.21:20:34::SCWPlatform::Trying to open the hw design at D:/work/VHDL/lab5_2/hw/lab5_2.xsa
TRACE::2020-06-21.21:20:34::SCWPlatform::DSA given D:/work/VHDL/lab5_2/hw/lab5_2.xsa
TRACE::2020-06-21.21:20:34::SCWPlatform::DSA absoulate path D:/work/VHDL/lab5_2/hw/lab5_2.xsa
TRACE::2020-06-21.21:20:34::SCWPlatform::DSA directory D:/work/VHDL/lab5_2/hw
TRACE::2020-06-21.21:20:34::SCWPlatform:: Platform Path D:/work/VHDL/lab5_2/hw/lab5_2.xsa
TRACE::2020-06-21.21:20:34::SCWPlatform:: Unique name xilinx:arty-a7-35::0.0
TRACE::2020-06-21.21:20:34::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_5
TRACE::2020-06-21.21:20:34::SCWPlatform::Opened existing hwdb design_1_wrapper_5
TRACE::2020-06-21.21:20:34::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-06-21.21:20:34::SCWMssOS::Checking the sw design at  D:/work/VHDL/lab5_2/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2020-06-21.21:20:34::SCWMssOS::DEBUG:  swdes dump  
TRACE::2020-06-21.21:20:34::SCWMssOS::No sw design opened at  D:/work/VHDL/lab5_2/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2020-06-21.21:20:34::SCWMssOS::mss exists loading the mss file  D:/work/VHDL/lab5_2/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2020-06-21.21:20:34::SCWMssOS::Opened the sw design from mss  D:/work/VHDL/lab5_2/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2020-06-21.21:20:34::SCWMssOS::Adding the swdes entry D:/work/VHDL/lab5_2/microblaze_0/standalone_domain/bsp/system.mss with des name system
TRACE::2020-06-21.21:20:34::SCWMssOS::updating the scw layer about changes
TRACE::2020-06-21.21:20:34::SCWMssOS::Opened the sw design.  D:/work/VHDL/lab5_2/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2020-06-21.21:20:34::SCWReader::Adding prebuilt librarypaths as   
TRACE::2020-06-21.21:20:34::SCWReader::Adding prebuilt incpaths  as   
TRACE::2020-06-21.21:20:34::SCWPlatform::Trying to open the hw design at D:/work/VHDL/lab5_2/hw/lab5_2.xsa
TRACE::2020-06-21.21:20:34::SCWPlatform::DSA given D:/work/VHDL/lab5_2/hw/lab5_2.xsa
TRACE::2020-06-21.21:20:34::SCWPlatform::DSA absoulate path D:/work/VHDL/lab5_2/hw/lab5_2.xsa
TRACE::2020-06-21.21:20:34::SCWPlatform::DSA directory D:/work/VHDL/lab5_2/hw
TRACE::2020-06-21.21:20:34::SCWPlatform:: Platform Path D:/work/VHDL/lab5_2/hw/lab5_2.xsa
TRACE::2020-06-21.21:20:34::SCWPlatform:: Unique name xilinx:arty-a7-35::0.0
TRACE::2020-06-21.21:20:34::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_5
TRACE::2020-06-21.21:20:34::SCWPlatform::Opened existing hwdb design_1_wrapper_5
TRACE::2020-06-21.21:20:34::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-06-21.21:20:34::SCWMssOS::Checking the sw design at  D:/work/VHDL/lab5_2/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2020-06-21.21:20:34::SCWMssOS::DEBUG:  swdes dump  D:/work/VHDL/lab5_2/microblaze_0/standalone_domain/bsp/system.mss|system||

TRACE::2020-06-21.21:20:34::SCWMssOS::Sw design exists and opened at  D:/work/VHDL/lab5_2/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2020-06-21.21:20:34::SCWReader::No isolation master present  
TRACE::2020-06-21.21:24:14::SCWPlatform::DSA given D:/work/VHDL/lab5_2/tempdsa/lab5_2.xsa
TRACE::2020-06-21.21:24:14::SCWPlatform::DSA absoulate path D:/work/VHDL/lab5_2/tempdsa/lab5_2.xsa
TRACE::2020-06-21.21:24:14::SCWPlatform:: Platform location is D:/work/VHDL/lab5_2/tempdsa
TRACE::2020-06-21.21:24:14::SCWPlatform:: Platform Path D:/work/VHDL/lab5_2/tempdsa/lab5_2.xsa
TRACE::2020-06-21.21:24:14::SCWPlatform:: Unique name xilinx:arty-a7-35::0.0
TRACE::2020-06-21.21:24:14::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-06-21.21:24:14::SCWMssOS::Doing hw sync for the mss in domain: standalone_domain
TRACE::2020-06-21.21:24:14::SCWPlatform::Trying to open the hw design at D:/work/VHDL/lab5_2/hw/lab5_2.xsa
TRACE::2020-06-21.21:24:14::SCWPlatform::DSA given D:/work/VHDL/lab5_2/hw/lab5_2.xsa
TRACE::2020-06-21.21:24:14::SCWPlatform::DSA absoulate path D:/work/VHDL/lab5_2/hw/lab5_2.xsa
TRACE::2020-06-21.21:24:14::SCWPlatform::DSA directory D:/work/VHDL/lab5_2/hw
TRACE::2020-06-21.21:24:14::SCWPlatform:: Platform Path D:/work/VHDL/lab5_2/hw/lab5_2.xsa
TRACE::2020-06-21.21:24:14::SCWPlatform:: Unique name xilinx:arty-a7-35::0.0
TRACE::2020-06-21.21:24:14::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_5
TRACE::2020-06-21.21:24:14::SCWPlatform::Opened existing hwdb design_1_wrapper_5
TRACE::2020-06-21.21:24:14::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-06-21.21:24:14::SCWPlatform::Trying to open the hw design at D:/work/VHDL/lab5_2/hw/lab5_2.xsa
TRACE::2020-06-21.21:24:14::SCWPlatform::DSA given D:/work/VHDL/lab5_2/hw/lab5_2.xsa
TRACE::2020-06-21.21:24:14::SCWPlatform::DSA absoulate path D:/work/VHDL/lab5_2/hw/lab5_2.xsa
TRACE::2020-06-21.21:24:14::SCWPlatform::DSA directory D:/work/VHDL/lab5_2/hw
TRACE::2020-06-21.21:24:14::SCWPlatform:: Platform Path D:/work/VHDL/lab5_2/hw/lab5_2.xsa
TRACE::2020-06-21.21:24:14::SCWPlatform:: Unique name xilinx:arty-a7-35::0.0
TRACE::2020-06-21.21:24:14::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_5
TRACE::2020-06-21.21:24:14::SCWPlatform::Opened existing hwdb design_1_wrapper_5
TRACE::2020-06-21.21:24:14::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-06-21.21:24:14::SCWMssOS::Checking the sw design at  D:/work/VHDL/lab5_2/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2020-06-21.21:24:14::SCWMssOS::DEBUG:  swdes dump  D:/work/VHDL/lab5_2/microblaze_0/standalone_domain/bsp/system.mss|system||

TRACE::2020-06-21.21:24:14::SCWMssOS::Sw design exists and opened at  D:/work/VHDL/lab5_2/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2020-06-21.21:24:14::SCWPlatform::Trying to open the hw design at D:/work/VHDL/lab5_2/tempdsa/lab5_2.xsa
TRACE::2020-06-21.21:24:14::SCWPlatform::DSA given D:/work/VHDL/lab5_2/tempdsa/lab5_2.xsa
TRACE::2020-06-21.21:24:14::SCWPlatform::DSA absoulate path D:/work/VHDL/lab5_2/tempdsa/lab5_2.xsa
TRACE::2020-06-21.21:24:14::SCWPlatform::DSA directory D:/work/VHDL/lab5_2/tempdsa
TRACE::2020-06-21.21:24:14::SCWPlatform:: Platform Path D:/work/VHDL/lab5_2/tempdsa/lab5_2.xsa
TRACE::2020-06-21.21:24:14::SCWPlatform:: Unique name xilinx:arty-a7-35::0.0
TRACE::2020-06-21.21:24:14::SCWPlatform::update - Opened existing hwdb design_1_wrapper_6
TRACE::2020-06-21.21:24:14::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-06-21.21:24:14::SCWMssOS::Completed hw sync for the mss in domain: standalone_domain
TRACE::2020-06-21.21:24:14::SCWPlatform::Trying to open the hw design at D:/work/VHDL/lab5_2/hw/lab5_2.xsa
TRACE::2020-06-21.21:24:14::SCWPlatform::DSA given D:/work/VHDL/lab5_2/hw/lab5_2.xsa
TRACE::2020-06-21.21:24:14::SCWPlatform::DSA absoulate path D:/work/VHDL/lab5_2/hw/lab5_2.xsa
TRACE::2020-06-21.21:24:14::SCWPlatform::DSA directory D:/work/VHDL/lab5_2/hw
TRACE::2020-06-21.21:24:14::SCWPlatform:: Platform Path D:/work/VHDL/lab5_2/hw/lab5_2.xsa
TRACE::2020-06-21.21:24:14::SCWPlatform:: Unique name xilinx:arty-a7-35::0.0
TRACE::2020-06-21.21:24:14::SCWPlatform::Do not have an existing db opened. 
TRACE::2020-06-21.21:24:14::SCWPlatform::Opened new HwDB with name design_1_wrapper_7
TRACE::2020-06-21.21:24:14::SCWPlatform::Trying to open the hw design at D:/work/VHDL/lab5_2/hw/lab5_2.xsa
TRACE::2020-06-21.21:24:14::SCWPlatform::DSA given D:/work/VHDL/lab5_2/hw/lab5_2.xsa
TRACE::2020-06-21.21:24:14::SCWPlatform::DSA absoulate path D:/work/VHDL/lab5_2/hw/lab5_2.xsa
TRACE::2020-06-21.21:24:14::SCWPlatform::DSA directory D:/work/VHDL/lab5_2/hw
TRACE::2020-06-21.21:24:14::SCWPlatform:: Platform Path D:/work/VHDL/lab5_2/hw/lab5_2.xsa
TRACE::2020-06-21.21:24:14::SCWPlatform:: Unique name xilinx:arty-a7-35::0.0
TRACE::2020-06-21.21:24:14::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_7
TRACE::2020-06-21.21:24:14::SCWPlatform::Opened existing hwdb design_1_wrapper_7
TRACE::2020-06-21.21:24:14::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-06-21.21:24:14::SCWMssOS::Checking the sw design at  D:/work/VHDL/lab5_2/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2020-06-21.21:24:14::SCWMssOS::DEBUG:  swdes dump  D:/work/VHDL/lab5_2/microblaze_0/standalone_domain/bsp/system.mss|system||

TRACE::2020-06-21.21:24:14::SCWMssOS::Sw design exists and opened at  D:/work/VHDL/lab5_2/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2020-06-21.21:24:14::SCWWriter::formatted JSON is {
	"platformName":	"lab5_2",
	"sprVersion":	"2.0",
	"mode":	"gui",
	"dsaType":	"Fixed",
	"platformDesc":	"lab5_2",
	"platHandOff":	"D:/work/VHDL/lab5/lab5_2/lab5_2.xsa",
	"platIntHandOff":	"<platformDir>/hw/lab5_2.xsa",
	"deviceType":	"FPGA",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	"",
	"platActiveSys":	"lab5_2",
	"systems":	[{
			"systemName":	"lab5_2",
			"systemDesc":	"lab5_2",
			"sysIsBootAutoGen":	"true",
			"systemDispName":	"lab5_2",
			"sysActiveDom":	"standalone_domain",
			"sysDefaultDom":	"standalone_domain",
			"domains":	[{
					"domainName":	"standalone_domain",
					"domainDispName":	"standalone on microblaze_0",
					"domainDesc":	"standalone_domain",
					"processors":	"microblaze_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"debugEnable":	"False",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.1",
					"mssFile":	"",
					"md5Digest":	"809f2fc985770cb5c6993358030a506d",
					"compatibleApp":	"",
					"domType":	"mssDomain",
					"arch":	"32-bit",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	[],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}]
		}]
}
LOG::2020-06-21.21:24:29::SCWPlatform::Started generating the artifacts platform lab5_2
TRACE::2020-06-21.21:24:29::SCWPlatform::Sanity checking of platform is completed
LOG::2020-06-21.21:24:29::SCWPlatform::Started generating the artifacts for system configuration lab5_2
LOG::2020-06-21.21:24:29::SCWSystem::Checking the domain standalone_domain
LOG::2020-06-21.21:24:29::SCWSystem::Not a boot domain 
LOG::2020-06-21.21:24:29::SCWSystem::Started Processing the domain standalone_domain
TRACE::2020-06-21.21:24:29::SCWDomain::Generating domain artifcats
TRACE::2020-06-21.21:24:29::SCWMssOS::Generating standalone artifcats
TRACE::2020-06-21.21:24:29::SCWMssOS:: Copying the user libraries. 
TRACE::2020-06-21.21:24:29::SCWPlatform::Trying to open the hw design at D:/work/VHDL/lab5_2/hw/lab5_2.xsa
TRACE::2020-06-21.21:24:29::SCWPlatform::DSA given D:/work/VHDL/lab5_2/hw/lab5_2.xsa
TRACE::2020-06-21.21:24:29::SCWPlatform::DSA absoulate path D:/work/VHDL/lab5_2/hw/lab5_2.xsa
TRACE::2020-06-21.21:24:29::SCWPlatform::DSA directory D:/work/VHDL/lab5_2/hw
TRACE::2020-06-21.21:24:29::SCWPlatform:: Platform Path D:/work/VHDL/lab5_2/hw/lab5_2.xsa
TRACE::2020-06-21.21:24:29::SCWPlatform:: Unique name xilinx:arty-a7-35::0.0
TRACE::2020-06-21.21:24:29::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_7
TRACE::2020-06-21.21:24:29::SCWPlatform::Opened existing hwdb design_1_wrapper_7
TRACE::2020-06-21.21:24:29::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-06-21.21:24:29::SCWMssOS::Checking the sw design at  D:/work/VHDL/lab5_2/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2020-06-21.21:24:29::SCWMssOS::DEBUG:  swdes dump  D:/work/VHDL/lab5_2/microblaze_0/standalone_domain/bsp/system.mss|system||

TRACE::2020-06-21.21:24:29::SCWMssOS::Sw design exists and opened at  D:/work/VHDL/lab5_2/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2020-06-21.21:24:29::SCWMssOS::Completed writing the mss file at D:/work/VHDL/lab5_2/microblaze_0/standalone_domain/bsp
TRACE::2020-06-21.21:24:29::SCWMssOS::Mss edits present, copying mssfile into export location D:/work/VHDL/lab5_2/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2020-06-21.21:24:29::SCWMssOS::bsp generated is upto date with the mss file. Skipping bsp generation.
TRACE::2020-06-21.21:24:29::SCWMssOS::BSP is already built. skipping the bsp build ... 
TRACE::2020-06-21.21:24:29::SCWDomain::Skipping the build for domain :  standalone_domain
TRACE::2020-06-21.21:24:29::SCWMssOS::skipping the bsp build ... 
TRACE::2020-06-21.21:24:29::SCWMssOS::Copying to export directory.
TRACE::2020-06-21.21:24:30::SCWMssOS:: Checking if to create the Supporting Applications
TRACE::2020-06-21.21:24:30::SCWMssOS:: No Linux domain exists, trying to generate FSBL 
LOG::2020-06-21.21:24:30::SCWSystem::Completed Processing the domain standalone_domain
LOG::2020-06-21.21:24:30::SCWSystem::Completed Processing the sysconfig lab5_2
LOG::2020-06-21.21:24:30::SCWPlatform::Completed generating the artifacts for system configuration lab5_2
TRACE::2020-06-21.21:24:30::SCWPlatform::Started preparing the platform 
TRACE::2020-06-21.21:24:30::SCWSystem::Writing the bif file for system config lab5_2
TRACE::2020-06-21.21:24:30::SCWSystem::dir created 
TRACE::2020-06-21.21:24:30::SCWSystem::Writing the bif 
TRACE::2020-06-21.21:24:30::SCWPlatform::Started writing the spfm file 
TRACE::2020-06-21.21:24:30::SCWPlatform::Started writing the xpfm file 
TRACE::2020-06-21.21:24:30::SCWPlatform::Completed generating the platform
TRACE::2020-06-21.21:24:30::SCWPlatform::Trying to open the hw design at D:/work/VHDL/lab5_2/hw/lab5_2.xsa
TRACE::2020-06-21.21:24:30::SCWPlatform::DSA given D:/work/VHDL/lab5_2/hw/lab5_2.xsa
TRACE::2020-06-21.21:24:30::SCWPlatform::DSA absoulate path D:/work/VHDL/lab5_2/hw/lab5_2.xsa
TRACE::2020-06-21.21:24:30::SCWPlatform::DSA directory D:/work/VHDL/lab5_2/hw
TRACE::2020-06-21.21:24:30::SCWPlatform:: Platform Path D:/work/VHDL/lab5_2/hw/lab5_2.xsa
TRACE::2020-06-21.21:24:30::SCWPlatform:: Unique name xilinx:arty-a7-35::0.0
TRACE::2020-06-21.21:24:30::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_7
TRACE::2020-06-21.21:24:30::SCWPlatform::Opened existing hwdb design_1_wrapper_7
TRACE::2020-06-21.21:24:30::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-06-21.21:24:30::SCWMssOS::Checking the sw design at  D:/work/VHDL/lab5_2/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2020-06-21.21:24:30::SCWMssOS::DEBUG:  swdes dump  D:/work/VHDL/lab5_2/microblaze_0/standalone_domain/bsp/system.mss|system||

TRACE::2020-06-21.21:24:30::SCWMssOS::Sw design exists and opened at  D:/work/VHDL/lab5_2/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2020-06-21.21:24:30::SCWWriter::formatted JSON is {
	"platformName":	"lab5_2",
	"sprVersion":	"2.0",
	"mode":	"gui",
	"dsaType":	"Fixed",
	"platformDesc":	"lab5_2",
	"platHandOff":	"D:/work/VHDL/lab5/lab5_2/lab5_2.xsa",
	"platIntHandOff":	"<platformDir>/hw/lab5_2.xsa",
	"deviceType":	"FPGA",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	"",
	"platActiveSys":	"lab5_2",
	"systems":	[{
			"systemName":	"lab5_2",
			"systemDesc":	"lab5_2",
			"sysIsBootAutoGen":	"true",
			"systemDispName":	"lab5_2",
			"sysActiveDom":	"standalone_domain",
			"sysDefaultDom":	"standalone_domain",
			"domains":	[{
					"domainName":	"standalone_domain",
					"domainDispName":	"standalone on microblaze_0",
					"domainDesc":	"standalone_domain",
					"processors":	"microblaze_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"debugEnable":	"False",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.1",
					"mssFile":	"",
					"md5Digest":	"809f2fc985770cb5c6993358030a506d",
					"compatibleApp":	"",
					"domType":	"mssDomain",
					"arch":	"32-bit",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	[],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}]
		}]
}
KEYINFO::2020-06-21.21:24:30::SCWPlatform::updated the xpfm file.
TRACE::2020-06-21.21:24:38::SCWPlatform::Trying to open the hw design at D:/work/VHDL/lab5_2/hw/lab5_2.xsa
TRACE::2020-06-21.21:24:38::SCWPlatform::DSA given D:/work/VHDL/lab5_2/hw/lab5_2.xsa
TRACE::2020-06-21.21:24:38::SCWPlatform::DSA absoulate path D:/work/VHDL/lab5_2/hw/lab5_2.xsa
TRACE::2020-06-21.21:24:38::SCWPlatform::DSA directory D:/work/VHDL/lab5_2/hw
TRACE::2020-06-21.21:24:38::SCWPlatform:: Platform Path D:/work/VHDL/lab5_2/hw/lab5_2.xsa
TRACE::2020-06-21.21:24:38::SCWPlatform:: Unique name xilinx:arty-a7-35::0.0
TRACE::2020-06-21.21:24:38::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_7
TRACE::2020-06-21.21:24:38::SCWPlatform::Opened existing hwdb design_1_wrapper_7
TRACE::2020-06-21.21:24:38::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-06-21.21:24:38::SCWMssOS::Checking the sw design at  D:/work/VHDL/lab5_2/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2020-06-21.21:24:38::SCWMssOS::DEBUG:  swdes dump  D:/work/VHDL/lab5_2/microblaze_0/standalone_domain/bsp/system.mss|system||

TRACE::2020-06-21.21:24:38::SCWMssOS::Sw design exists and opened at  D:/work/VHDL/lab5_2/microblaze_0/standalone_domain/bsp/system.mss
