// ==============================================================
// Generated by Vitis HLS v2023.2
// Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
// Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
// ==============================================================

`timescale 1 ns / 1 ps 

module LeNet_wrapper_pool_2u_20u_24u_s (
        ap_clk,
        ap_rst,
        ap_start,
        start_full_n,
        ap_done,
        ap_continue,
        ap_idle,
        ap_ready,
        start_out,
        start_write,
        connect_2_dout,
        connect_2_num_data_valid,
        connect_2_fifo_cap,
        connect_2_empty_n,
        connect_2_read,
        connect_3_din,
        connect_3_num_data_valid,
        connect_3_fifo_cap,
        connect_3_full_n,
        connect_3_write
);

parameter    ap_ST_fsm_state1 = 38'd1;
parameter    ap_ST_fsm_state2 = 38'd2;
parameter    ap_ST_fsm_state3 = 38'd4;
parameter    ap_ST_fsm_state4 = 38'd8;
parameter    ap_ST_fsm_state5 = 38'd16;
parameter    ap_ST_fsm_state6 = 38'd32;
parameter    ap_ST_fsm_state7 = 38'd64;
parameter    ap_ST_fsm_state8 = 38'd128;
parameter    ap_ST_fsm_state9 = 38'd256;
parameter    ap_ST_fsm_state10 = 38'd512;
parameter    ap_ST_fsm_state11 = 38'd1024;
parameter    ap_ST_fsm_state12 = 38'd2048;
parameter    ap_ST_fsm_state13 = 38'd4096;
parameter    ap_ST_fsm_state14 = 38'd8192;
parameter    ap_ST_fsm_state15 = 38'd16384;
parameter    ap_ST_fsm_state16 = 38'd32768;
parameter    ap_ST_fsm_state17 = 38'd65536;
parameter    ap_ST_fsm_state18 = 38'd131072;
parameter    ap_ST_fsm_state19 = 38'd262144;
parameter    ap_ST_fsm_state20 = 38'd524288;
parameter    ap_ST_fsm_state21 = 38'd1048576;
parameter    ap_ST_fsm_state22 = 38'd2097152;
parameter    ap_ST_fsm_state23 = 38'd4194304;
parameter    ap_ST_fsm_state24 = 38'd8388608;
parameter    ap_ST_fsm_state25 = 38'd16777216;
parameter    ap_ST_fsm_state26 = 38'd33554432;
parameter    ap_ST_fsm_state27 = 38'd67108864;
parameter    ap_ST_fsm_state28 = 38'd134217728;
parameter    ap_ST_fsm_state29 = 38'd268435456;
parameter    ap_ST_fsm_state30 = 38'd536870912;
parameter    ap_ST_fsm_state31 = 38'd1073741824;
parameter    ap_ST_fsm_state32 = 38'd2147483648;
parameter    ap_ST_fsm_state33 = 38'd4294967296;
parameter    ap_ST_fsm_state34 = 38'd8589934592;
parameter    ap_ST_fsm_state35 = 38'd17179869184;
parameter    ap_ST_fsm_state36 = 38'd34359738368;
parameter    ap_ST_fsm_state37 = 38'd68719476736;
parameter    ap_ST_fsm_state38 = 38'd137438953472;

input   ap_clk;
input   ap_rst;
input   ap_start;
input   start_full_n;
output   ap_done;
input   ap_continue;
output   ap_idle;
output   ap_ready;
output   start_out;
output   start_write;
input  [31:0] connect_2_dout;
input  [2:0] connect_2_num_data_valid;
input  [2:0] connect_2_fifo_cap;
input   connect_2_empty_n;
output   connect_2_read;
output  [31:0] connect_3_din;
input  [6:0] connect_3_num_data_valid;
input  [6:0] connect_3_fifo_cap;
input   connect_3_full_n;
output   connect_3_write;

reg ap_done;
reg ap_idle;
reg start_write;
reg connect_2_read;
reg[31:0] connect_3_din;
reg connect_3_write;

reg    real_start;
reg    start_once_reg;
reg    ap_done_reg;
(* fsm_encoding = "none" *) reg   [37:0] ap_CS_fsm;
wire    ap_CS_fsm_state1;
reg    internal_ap_ready;
reg   [31:0] IFMCH_curr_1;
reg   [31:0] IFMDim_curr_1;
reg    connect_2_blk_n;
wire    ap_CS_fsm_state2;
wire    ap_CS_fsm_state3;
wire    ap_CS_fsm_state4;
wire    ap_CS_fsm_state5;
wire    ap_CS_fsm_state6;
wire    ap_CS_fsm_state7;
wire    ap_CS_fsm_state8;
reg    connect_3_blk_n;
reg   [31:0] valIn_13_reg_601;
reg    ap_block_state1;
reg   [31:0] valIn_14_reg_607;
reg    ap_block_state2;
reg  signed [31:0] valIn_15_reg_612;
reg    ap_block_state3;
reg  signed [31:0] valIn_16_reg_618;
reg    ap_block_state4;
reg  signed [31:0] valIn_17_reg_623;
reg    ap_block_state6;
reg   [31:0] valIn_18_reg_629;
reg    ap_block_state7;
wire   [0:0] icmp_ln137_fu_480_p2;
reg   [0:0] icmp_ln137_reg_637;
reg    ap_block_state8;
wire  signed [31:0] KER_size_0_fu_485_p2;
reg  signed [31:0] KER_size_0_reg_641;
wire    ap_CS_fsm_state27;
wire   [30:0] trunc_ln_fu_493_p4;
reg   [30:0] trunc_ln_reg_653;
wire   [62:0] zext_ln138_fu_507_p1;
wire  signed [31:0] KER_size_1_fu_527_p2;
reg  signed [31:0] KER_size_1_reg_678;
wire    ap_CS_fsm_state28;
wire   [31:0] KER_bound_fu_531_p2;
reg   [31:0] KER_bound_reg_683;
wire    ap_CS_fsm_state29;
wire   [32:0] tmp_5_fu_535_p3;
reg   [32:0] tmp_5_reg_688;
wire    ap_CS_fsm_state32;
wire   [31:0] tmp_7_fu_542_p3;
reg   [31:0] tmp_7_reg_693;
wire   [62:0] grp_fu_457_p2;
reg   [62:0] mul_ln138_reg_698;
wire   [62:0] grp_fu_461_p2;
reg   [62:0] mul_ln138_2_reg_703;
wire   [62:0] add_ln139_fu_557_p2;
reg   [62:0] add_ln139_reg_711;
wire    ap_CS_fsm_state33;
wire   [31:0] add_ln141_fu_568_p2;
reg   [31:0] add_ln141_reg_719;
wire    ap_CS_fsm_state34;
wire   [3:0] trunc_ln142_fu_587_p1;
reg   [3:0] trunc_ln142_reg_724;
wire   [30:0] add_ln142_fu_591_p2;
reg   [30:0] add_ln142_reg_729;
reg   [4:0] buf_address0;
reg    buf_ce0;
wire   [31:0] buf_q0;
reg   [4:0] buf_address1;
reg    buf_ce1;
reg    buf_we1;
reg   [31:0] buf_d1;
reg   [4:0] buf_1_address0;
reg    buf_1_ce0;
wire   [31:0] buf_1_q0;
reg   [4:0] buf_1_address1;
reg    buf_1_ce1;
reg    buf_1_we1;
reg   [31:0] buf_1_d1;
reg   [4:0] buf_2_address0;
reg    buf_2_ce0;
wire   [31:0] buf_2_q0;
reg   [4:0] buf_2_address1;
reg    buf_2_ce1;
reg    buf_2_we1;
reg   [31:0] buf_2_d1;
reg   [4:0] buf_3_address0;
reg    buf_3_ce0;
wire   [31:0] buf_3_q0;
reg   [4:0] buf_3_address1;
reg    buf_3_ce1;
reg    buf_3_we1;
reg   [31:0] buf_3_d1;
reg   [4:0] buf_4_address0;
reg    buf_4_ce0;
wire   [31:0] buf_4_q0;
reg   [4:0] buf_4_address1;
reg    buf_4_ce1;
reg    buf_4_we1;
reg   [31:0] buf_4_d1;
reg   [4:0] buf_5_address0;
reg    buf_5_ce0;
wire   [31:0] buf_5_q0;
reg   [4:0] buf_5_address1;
reg    buf_5_ce1;
reg    buf_5_we1;
reg   [31:0] buf_5_d1;
reg   [4:0] buf_6_address0;
reg    buf_6_ce0;
wire   [31:0] buf_6_q0;
reg   [4:0] buf_6_address1;
reg    buf_6_ce1;
reg    buf_6_we1;
reg   [31:0] buf_6_d1;
reg   [4:0] buf_7_address0;
reg    buf_7_ce0;
wire   [31:0] buf_7_q0;
reg   [4:0] buf_7_address1;
reg    buf_7_ce1;
reg    buf_7_we1;
reg   [31:0] buf_7_d1;
reg   [4:0] buf_8_address0;
reg    buf_8_ce0;
wire   [31:0] buf_8_q0;
reg   [4:0] buf_8_address1;
reg    buf_8_ce1;
reg    buf_8_we1;
reg   [31:0] buf_8_d1;
reg   [4:0] buf_9_address0;
reg    buf_9_ce0;
wire   [31:0] buf_9_q0;
reg   [4:0] buf_9_address1;
reg    buf_9_ce1;
reg    buf_9_we1;
reg   [31:0] buf_9_d1;
reg   [4:0] buf_10_address0;
reg    buf_10_ce0;
wire   [31:0] buf_10_q0;
reg   [4:0] buf_10_address1;
reg    buf_10_ce1;
reg    buf_10_we1;
reg   [31:0] buf_10_d1;
reg   [4:0] buf_11_address0;
reg    buf_11_ce0;
wire   [31:0] buf_11_q0;
reg   [4:0] buf_11_address1;
reg    buf_11_ce1;
reg    buf_11_we1;
reg   [31:0] buf_11_d1;
reg    acc_ce0;
wire   [31:0] acc_q0;
reg   [4:0] acc_address1;
reg    acc_ce1;
reg    acc_we1;
reg   [31:0] acc_d1;
wire   [31:0] acc_q1;
wire    grp_pool_2u_20u_24u_Pipeline_VITIS_LOOP_123_1_fu_384_ap_start;
wire    grp_pool_2u_20u_24u_Pipeline_VITIS_LOOP_123_1_fu_384_ap_done;
wire    grp_pool_2u_20u_24u_Pipeline_VITIS_LOOP_123_1_fu_384_ap_idle;
wire    grp_pool_2u_20u_24u_Pipeline_VITIS_LOOP_123_1_fu_384_ap_ready;
wire   [4:0] grp_pool_2u_20u_24u_Pipeline_VITIS_LOOP_123_1_fu_384_buf_11_address1;
wire    grp_pool_2u_20u_24u_Pipeline_VITIS_LOOP_123_1_fu_384_buf_11_ce1;
wire    grp_pool_2u_20u_24u_Pipeline_VITIS_LOOP_123_1_fu_384_buf_11_we1;
wire   [31:0] grp_pool_2u_20u_24u_Pipeline_VITIS_LOOP_123_1_fu_384_buf_11_d1;
wire   [4:0] grp_pool_2u_20u_24u_Pipeline_VITIS_LOOP_123_1_fu_384_buf_10_address1;
wire    grp_pool_2u_20u_24u_Pipeline_VITIS_LOOP_123_1_fu_384_buf_10_ce1;
wire    grp_pool_2u_20u_24u_Pipeline_VITIS_LOOP_123_1_fu_384_buf_10_we1;
wire   [31:0] grp_pool_2u_20u_24u_Pipeline_VITIS_LOOP_123_1_fu_384_buf_10_d1;
wire   [4:0] grp_pool_2u_20u_24u_Pipeline_VITIS_LOOP_123_1_fu_384_buf_9_address1;
wire    grp_pool_2u_20u_24u_Pipeline_VITIS_LOOP_123_1_fu_384_buf_9_ce1;
wire    grp_pool_2u_20u_24u_Pipeline_VITIS_LOOP_123_1_fu_384_buf_9_we1;
wire   [31:0] grp_pool_2u_20u_24u_Pipeline_VITIS_LOOP_123_1_fu_384_buf_9_d1;
wire   [4:0] grp_pool_2u_20u_24u_Pipeline_VITIS_LOOP_123_1_fu_384_buf_8_address1;
wire    grp_pool_2u_20u_24u_Pipeline_VITIS_LOOP_123_1_fu_384_buf_8_ce1;
wire    grp_pool_2u_20u_24u_Pipeline_VITIS_LOOP_123_1_fu_384_buf_8_we1;
wire   [31:0] grp_pool_2u_20u_24u_Pipeline_VITIS_LOOP_123_1_fu_384_buf_8_d1;
wire   [4:0] grp_pool_2u_20u_24u_Pipeline_VITIS_LOOP_123_1_fu_384_buf_7_address1;
wire    grp_pool_2u_20u_24u_Pipeline_VITIS_LOOP_123_1_fu_384_buf_7_ce1;
wire    grp_pool_2u_20u_24u_Pipeline_VITIS_LOOP_123_1_fu_384_buf_7_we1;
wire   [31:0] grp_pool_2u_20u_24u_Pipeline_VITIS_LOOP_123_1_fu_384_buf_7_d1;
wire   [4:0] grp_pool_2u_20u_24u_Pipeline_VITIS_LOOP_123_1_fu_384_buf_6_address1;
wire    grp_pool_2u_20u_24u_Pipeline_VITIS_LOOP_123_1_fu_384_buf_6_ce1;
wire    grp_pool_2u_20u_24u_Pipeline_VITIS_LOOP_123_1_fu_384_buf_6_we1;
wire   [31:0] grp_pool_2u_20u_24u_Pipeline_VITIS_LOOP_123_1_fu_384_buf_6_d1;
wire   [4:0] grp_pool_2u_20u_24u_Pipeline_VITIS_LOOP_123_1_fu_384_buf_5_address1;
wire    grp_pool_2u_20u_24u_Pipeline_VITIS_LOOP_123_1_fu_384_buf_5_ce1;
wire    grp_pool_2u_20u_24u_Pipeline_VITIS_LOOP_123_1_fu_384_buf_5_we1;
wire   [31:0] grp_pool_2u_20u_24u_Pipeline_VITIS_LOOP_123_1_fu_384_buf_5_d1;
wire   [4:0] grp_pool_2u_20u_24u_Pipeline_VITIS_LOOP_123_1_fu_384_buf_4_address1;
wire    grp_pool_2u_20u_24u_Pipeline_VITIS_LOOP_123_1_fu_384_buf_4_ce1;
wire    grp_pool_2u_20u_24u_Pipeline_VITIS_LOOP_123_1_fu_384_buf_4_we1;
wire   [31:0] grp_pool_2u_20u_24u_Pipeline_VITIS_LOOP_123_1_fu_384_buf_4_d1;
wire   [4:0] grp_pool_2u_20u_24u_Pipeline_VITIS_LOOP_123_1_fu_384_buf_3_address1;
wire    grp_pool_2u_20u_24u_Pipeline_VITIS_LOOP_123_1_fu_384_buf_3_ce1;
wire    grp_pool_2u_20u_24u_Pipeline_VITIS_LOOP_123_1_fu_384_buf_3_we1;
wire   [31:0] grp_pool_2u_20u_24u_Pipeline_VITIS_LOOP_123_1_fu_384_buf_3_d1;
wire   [4:0] grp_pool_2u_20u_24u_Pipeline_VITIS_LOOP_123_1_fu_384_buf_2_address1;
wire    grp_pool_2u_20u_24u_Pipeline_VITIS_LOOP_123_1_fu_384_buf_2_ce1;
wire    grp_pool_2u_20u_24u_Pipeline_VITIS_LOOP_123_1_fu_384_buf_2_we1;
wire   [31:0] grp_pool_2u_20u_24u_Pipeline_VITIS_LOOP_123_1_fu_384_buf_2_d1;
wire   [4:0] grp_pool_2u_20u_24u_Pipeline_VITIS_LOOP_123_1_fu_384_buf_1_address1;
wire    grp_pool_2u_20u_24u_Pipeline_VITIS_LOOP_123_1_fu_384_buf_1_ce1;
wire    grp_pool_2u_20u_24u_Pipeline_VITIS_LOOP_123_1_fu_384_buf_1_we1;
wire   [31:0] grp_pool_2u_20u_24u_Pipeline_VITIS_LOOP_123_1_fu_384_buf_1_d1;
wire   [4:0] grp_pool_2u_20u_24u_Pipeline_VITIS_LOOP_123_1_fu_384_buf_r_address1;
wire    grp_pool_2u_20u_24u_Pipeline_VITIS_LOOP_123_1_fu_384_buf_r_ce1;
wire    grp_pool_2u_20u_24u_Pipeline_VITIS_LOOP_123_1_fu_384_buf_r_we1;
wire   [31:0] grp_pool_2u_20u_24u_Pipeline_VITIS_LOOP_123_1_fu_384_buf_r_d1;
wire    grp_pool_2u_20u_24u_Pipeline_VITIS_LOOP_194_13_fu_400_ap_start;
wire    grp_pool_2u_20u_24u_Pipeline_VITIS_LOOP_194_13_fu_400_ap_done;
wire    grp_pool_2u_20u_24u_Pipeline_VITIS_LOOP_194_13_fu_400_ap_idle;
wire    grp_pool_2u_20u_24u_Pipeline_VITIS_LOOP_194_13_fu_400_ap_ready;
wire    grp_pool_2u_20u_24u_Pipeline_VITIS_LOOP_194_13_fu_400_connect_2_read;
wire   [31:0] grp_pool_2u_20u_24u_Pipeline_VITIS_LOOP_194_13_fu_400_connect_3_din;
wire    grp_pool_2u_20u_24u_Pipeline_VITIS_LOOP_194_13_fu_400_connect_3_write;
wire    grp_pool_2u_20u_24u_Pipeline_VITIS_LOOP_144_8_VITIS_LOOP_145_9_fu_409_ap_start;
wire    grp_pool_2u_20u_24u_Pipeline_VITIS_LOOP_144_8_VITIS_LOOP_145_9_fu_409_ap_done;
wire    grp_pool_2u_20u_24u_Pipeline_VITIS_LOOP_144_8_VITIS_LOOP_145_9_fu_409_ap_idle;
wire    grp_pool_2u_20u_24u_Pipeline_VITIS_LOOP_144_8_VITIS_LOOP_145_9_fu_409_ap_ready;
wire    grp_pool_2u_20u_24u_Pipeline_VITIS_LOOP_144_8_VITIS_LOOP_145_9_fu_409_connect_2_read;
wire   [4:0] grp_pool_2u_20u_24u_Pipeline_VITIS_LOOP_144_8_VITIS_LOOP_145_9_fu_409_acc_address0;
wire    grp_pool_2u_20u_24u_Pipeline_VITIS_LOOP_144_8_VITIS_LOOP_145_9_fu_409_acc_ce0;
wire   [4:0] grp_pool_2u_20u_24u_Pipeline_VITIS_LOOP_144_8_VITIS_LOOP_145_9_fu_409_acc_address1;
wire    grp_pool_2u_20u_24u_Pipeline_VITIS_LOOP_144_8_VITIS_LOOP_145_9_fu_409_acc_ce1;
wire    grp_pool_2u_20u_24u_Pipeline_VITIS_LOOP_144_8_VITIS_LOOP_145_9_fu_409_acc_we1;
wire   [31:0] grp_pool_2u_20u_24u_Pipeline_VITIS_LOOP_144_8_VITIS_LOOP_145_9_fu_409_acc_d1;
wire    grp_pool_2u_20u_24u_Pipeline_VITIS_LOOP_167_11_VITIS_LOOP_168_12_fu_418_ap_start;
wire    grp_pool_2u_20u_24u_Pipeline_VITIS_LOOP_167_11_VITIS_LOOP_168_12_fu_418_ap_done;
wire    grp_pool_2u_20u_24u_Pipeline_VITIS_LOOP_167_11_VITIS_LOOP_168_12_fu_418_ap_idle;
wire    grp_pool_2u_20u_24u_Pipeline_VITIS_LOOP_167_11_VITIS_LOOP_168_12_fu_418_ap_ready;
wire   [31:0] grp_pool_2u_20u_24u_Pipeline_VITIS_LOOP_167_11_VITIS_LOOP_168_12_fu_418_connect_3_din;
wire    grp_pool_2u_20u_24u_Pipeline_VITIS_LOOP_167_11_VITIS_LOOP_168_12_fu_418_connect_3_write;
wire   [4:0] grp_pool_2u_20u_24u_Pipeline_VITIS_LOOP_167_11_VITIS_LOOP_168_12_fu_418_acc_address1;
wire    grp_pool_2u_20u_24u_Pipeline_VITIS_LOOP_167_11_VITIS_LOOP_168_12_fu_418_acc_ce1;
wire    grp_pool_2u_20u_24u_Pipeline_VITIS_LOOP_167_11_VITIS_LOOP_168_12_fu_418_acc_we1;
wire   [31:0] grp_pool_2u_20u_24u_Pipeline_VITIS_LOOP_167_11_VITIS_LOOP_168_12_fu_418_acc_d1;
wire   [4:0] grp_pool_2u_20u_24u_Pipeline_VITIS_LOOP_167_11_VITIS_LOOP_168_12_fu_418_buf_11_address0;
wire    grp_pool_2u_20u_24u_Pipeline_VITIS_LOOP_167_11_VITIS_LOOP_168_12_fu_418_buf_11_ce0;
wire   [4:0] grp_pool_2u_20u_24u_Pipeline_VITIS_LOOP_167_11_VITIS_LOOP_168_12_fu_418_buf_11_address1;
wire    grp_pool_2u_20u_24u_Pipeline_VITIS_LOOP_167_11_VITIS_LOOP_168_12_fu_418_buf_11_ce1;
wire    grp_pool_2u_20u_24u_Pipeline_VITIS_LOOP_167_11_VITIS_LOOP_168_12_fu_418_buf_11_we1;
wire   [31:0] grp_pool_2u_20u_24u_Pipeline_VITIS_LOOP_167_11_VITIS_LOOP_168_12_fu_418_buf_11_d1;
wire   [4:0] grp_pool_2u_20u_24u_Pipeline_VITIS_LOOP_167_11_VITIS_LOOP_168_12_fu_418_buf_10_address0;
wire    grp_pool_2u_20u_24u_Pipeline_VITIS_LOOP_167_11_VITIS_LOOP_168_12_fu_418_buf_10_ce0;
wire   [4:0] grp_pool_2u_20u_24u_Pipeline_VITIS_LOOP_167_11_VITIS_LOOP_168_12_fu_418_buf_10_address1;
wire    grp_pool_2u_20u_24u_Pipeline_VITIS_LOOP_167_11_VITIS_LOOP_168_12_fu_418_buf_10_ce1;
wire    grp_pool_2u_20u_24u_Pipeline_VITIS_LOOP_167_11_VITIS_LOOP_168_12_fu_418_buf_10_we1;
wire   [31:0] grp_pool_2u_20u_24u_Pipeline_VITIS_LOOP_167_11_VITIS_LOOP_168_12_fu_418_buf_10_d1;
wire   [4:0] grp_pool_2u_20u_24u_Pipeline_VITIS_LOOP_167_11_VITIS_LOOP_168_12_fu_418_buf_9_address0;
wire    grp_pool_2u_20u_24u_Pipeline_VITIS_LOOP_167_11_VITIS_LOOP_168_12_fu_418_buf_9_ce0;
wire   [4:0] grp_pool_2u_20u_24u_Pipeline_VITIS_LOOP_167_11_VITIS_LOOP_168_12_fu_418_buf_9_address1;
wire    grp_pool_2u_20u_24u_Pipeline_VITIS_LOOP_167_11_VITIS_LOOP_168_12_fu_418_buf_9_ce1;
wire    grp_pool_2u_20u_24u_Pipeline_VITIS_LOOP_167_11_VITIS_LOOP_168_12_fu_418_buf_9_we1;
wire   [31:0] grp_pool_2u_20u_24u_Pipeline_VITIS_LOOP_167_11_VITIS_LOOP_168_12_fu_418_buf_9_d1;
wire   [4:0] grp_pool_2u_20u_24u_Pipeline_VITIS_LOOP_167_11_VITIS_LOOP_168_12_fu_418_buf_8_address0;
wire    grp_pool_2u_20u_24u_Pipeline_VITIS_LOOP_167_11_VITIS_LOOP_168_12_fu_418_buf_8_ce0;
wire   [4:0] grp_pool_2u_20u_24u_Pipeline_VITIS_LOOP_167_11_VITIS_LOOP_168_12_fu_418_buf_8_address1;
wire    grp_pool_2u_20u_24u_Pipeline_VITIS_LOOP_167_11_VITIS_LOOP_168_12_fu_418_buf_8_ce1;
wire    grp_pool_2u_20u_24u_Pipeline_VITIS_LOOP_167_11_VITIS_LOOP_168_12_fu_418_buf_8_we1;
wire   [31:0] grp_pool_2u_20u_24u_Pipeline_VITIS_LOOP_167_11_VITIS_LOOP_168_12_fu_418_buf_8_d1;
wire   [4:0] grp_pool_2u_20u_24u_Pipeline_VITIS_LOOP_167_11_VITIS_LOOP_168_12_fu_418_buf_7_address0;
wire    grp_pool_2u_20u_24u_Pipeline_VITIS_LOOP_167_11_VITIS_LOOP_168_12_fu_418_buf_7_ce0;
wire   [4:0] grp_pool_2u_20u_24u_Pipeline_VITIS_LOOP_167_11_VITIS_LOOP_168_12_fu_418_buf_7_address1;
wire    grp_pool_2u_20u_24u_Pipeline_VITIS_LOOP_167_11_VITIS_LOOP_168_12_fu_418_buf_7_ce1;
wire    grp_pool_2u_20u_24u_Pipeline_VITIS_LOOP_167_11_VITIS_LOOP_168_12_fu_418_buf_7_we1;
wire   [31:0] grp_pool_2u_20u_24u_Pipeline_VITIS_LOOP_167_11_VITIS_LOOP_168_12_fu_418_buf_7_d1;
wire   [4:0] grp_pool_2u_20u_24u_Pipeline_VITIS_LOOP_167_11_VITIS_LOOP_168_12_fu_418_buf_6_address0;
wire    grp_pool_2u_20u_24u_Pipeline_VITIS_LOOP_167_11_VITIS_LOOP_168_12_fu_418_buf_6_ce0;
wire   [4:0] grp_pool_2u_20u_24u_Pipeline_VITIS_LOOP_167_11_VITIS_LOOP_168_12_fu_418_buf_6_address1;
wire    grp_pool_2u_20u_24u_Pipeline_VITIS_LOOP_167_11_VITIS_LOOP_168_12_fu_418_buf_6_ce1;
wire    grp_pool_2u_20u_24u_Pipeline_VITIS_LOOP_167_11_VITIS_LOOP_168_12_fu_418_buf_6_we1;
wire   [31:0] grp_pool_2u_20u_24u_Pipeline_VITIS_LOOP_167_11_VITIS_LOOP_168_12_fu_418_buf_6_d1;
wire   [4:0] grp_pool_2u_20u_24u_Pipeline_VITIS_LOOP_167_11_VITIS_LOOP_168_12_fu_418_buf_5_address0;
wire    grp_pool_2u_20u_24u_Pipeline_VITIS_LOOP_167_11_VITIS_LOOP_168_12_fu_418_buf_5_ce0;
wire   [4:0] grp_pool_2u_20u_24u_Pipeline_VITIS_LOOP_167_11_VITIS_LOOP_168_12_fu_418_buf_5_address1;
wire    grp_pool_2u_20u_24u_Pipeline_VITIS_LOOP_167_11_VITIS_LOOP_168_12_fu_418_buf_5_ce1;
wire    grp_pool_2u_20u_24u_Pipeline_VITIS_LOOP_167_11_VITIS_LOOP_168_12_fu_418_buf_5_we1;
wire   [31:0] grp_pool_2u_20u_24u_Pipeline_VITIS_LOOP_167_11_VITIS_LOOP_168_12_fu_418_buf_5_d1;
wire   [4:0] grp_pool_2u_20u_24u_Pipeline_VITIS_LOOP_167_11_VITIS_LOOP_168_12_fu_418_buf_4_address0;
wire    grp_pool_2u_20u_24u_Pipeline_VITIS_LOOP_167_11_VITIS_LOOP_168_12_fu_418_buf_4_ce0;
wire   [4:0] grp_pool_2u_20u_24u_Pipeline_VITIS_LOOP_167_11_VITIS_LOOP_168_12_fu_418_buf_4_address1;
wire    grp_pool_2u_20u_24u_Pipeline_VITIS_LOOP_167_11_VITIS_LOOP_168_12_fu_418_buf_4_ce1;
wire    grp_pool_2u_20u_24u_Pipeline_VITIS_LOOP_167_11_VITIS_LOOP_168_12_fu_418_buf_4_we1;
wire   [31:0] grp_pool_2u_20u_24u_Pipeline_VITIS_LOOP_167_11_VITIS_LOOP_168_12_fu_418_buf_4_d1;
wire   [4:0] grp_pool_2u_20u_24u_Pipeline_VITIS_LOOP_167_11_VITIS_LOOP_168_12_fu_418_buf_3_address0;
wire    grp_pool_2u_20u_24u_Pipeline_VITIS_LOOP_167_11_VITIS_LOOP_168_12_fu_418_buf_3_ce0;
wire   [4:0] grp_pool_2u_20u_24u_Pipeline_VITIS_LOOP_167_11_VITIS_LOOP_168_12_fu_418_buf_3_address1;
wire    grp_pool_2u_20u_24u_Pipeline_VITIS_LOOP_167_11_VITIS_LOOP_168_12_fu_418_buf_3_ce1;
wire    grp_pool_2u_20u_24u_Pipeline_VITIS_LOOP_167_11_VITIS_LOOP_168_12_fu_418_buf_3_we1;
wire   [31:0] grp_pool_2u_20u_24u_Pipeline_VITIS_LOOP_167_11_VITIS_LOOP_168_12_fu_418_buf_3_d1;
wire   [4:0] grp_pool_2u_20u_24u_Pipeline_VITIS_LOOP_167_11_VITIS_LOOP_168_12_fu_418_buf_2_address0;
wire    grp_pool_2u_20u_24u_Pipeline_VITIS_LOOP_167_11_VITIS_LOOP_168_12_fu_418_buf_2_ce0;
wire   [4:0] grp_pool_2u_20u_24u_Pipeline_VITIS_LOOP_167_11_VITIS_LOOP_168_12_fu_418_buf_2_address1;
wire    grp_pool_2u_20u_24u_Pipeline_VITIS_LOOP_167_11_VITIS_LOOP_168_12_fu_418_buf_2_ce1;
wire    grp_pool_2u_20u_24u_Pipeline_VITIS_LOOP_167_11_VITIS_LOOP_168_12_fu_418_buf_2_we1;
wire   [31:0] grp_pool_2u_20u_24u_Pipeline_VITIS_LOOP_167_11_VITIS_LOOP_168_12_fu_418_buf_2_d1;
wire   [4:0] grp_pool_2u_20u_24u_Pipeline_VITIS_LOOP_167_11_VITIS_LOOP_168_12_fu_418_buf_1_address0;
wire    grp_pool_2u_20u_24u_Pipeline_VITIS_LOOP_167_11_VITIS_LOOP_168_12_fu_418_buf_1_ce0;
wire   [4:0] grp_pool_2u_20u_24u_Pipeline_VITIS_LOOP_167_11_VITIS_LOOP_168_12_fu_418_buf_1_address1;
wire    grp_pool_2u_20u_24u_Pipeline_VITIS_LOOP_167_11_VITIS_LOOP_168_12_fu_418_buf_1_ce1;
wire    grp_pool_2u_20u_24u_Pipeline_VITIS_LOOP_167_11_VITIS_LOOP_168_12_fu_418_buf_1_we1;
wire   [31:0] grp_pool_2u_20u_24u_Pipeline_VITIS_LOOP_167_11_VITIS_LOOP_168_12_fu_418_buf_1_d1;
wire   [4:0] grp_pool_2u_20u_24u_Pipeline_VITIS_LOOP_167_11_VITIS_LOOP_168_12_fu_418_buf_r_address0;
wire    grp_pool_2u_20u_24u_Pipeline_VITIS_LOOP_167_11_VITIS_LOOP_168_12_fu_418_buf_r_ce0;
wire   [4:0] grp_pool_2u_20u_24u_Pipeline_VITIS_LOOP_167_11_VITIS_LOOP_168_12_fu_418_buf_r_address1;
wire    grp_pool_2u_20u_24u_Pipeline_VITIS_LOOP_167_11_VITIS_LOOP_168_12_fu_418_buf_r_ce1;
wire    grp_pool_2u_20u_24u_Pipeline_VITIS_LOOP_167_11_VITIS_LOOP_168_12_fu_418_buf_r_we1;
wire   [31:0] grp_pool_2u_20u_24u_Pipeline_VITIS_LOOP_167_11_VITIS_LOOP_168_12_fu_418_buf_r_d1;
wire    grp_pool_2u_20u_24u_Pipeline_VITIS_LOOP_153_10_fu_439_ap_start;
wire    grp_pool_2u_20u_24u_Pipeline_VITIS_LOOP_153_10_fu_439_ap_done;
wire    grp_pool_2u_20u_24u_Pipeline_VITIS_LOOP_153_10_fu_439_ap_idle;
wire    grp_pool_2u_20u_24u_Pipeline_VITIS_LOOP_153_10_fu_439_ap_ready;
wire   [4:0] grp_pool_2u_20u_24u_Pipeline_VITIS_LOOP_153_10_fu_439_buf_11_address0;
wire    grp_pool_2u_20u_24u_Pipeline_VITIS_LOOP_153_10_fu_439_buf_11_ce0;
wire   [4:0] grp_pool_2u_20u_24u_Pipeline_VITIS_LOOP_153_10_fu_439_buf_11_address1;
wire    grp_pool_2u_20u_24u_Pipeline_VITIS_LOOP_153_10_fu_439_buf_11_ce1;
wire    grp_pool_2u_20u_24u_Pipeline_VITIS_LOOP_153_10_fu_439_buf_11_we1;
wire   [31:0] grp_pool_2u_20u_24u_Pipeline_VITIS_LOOP_153_10_fu_439_buf_11_d1;
wire   [4:0] grp_pool_2u_20u_24u_Pipeline_VITIS_LOOP_153_10_fu_439_buf_10_address0;
wire    grp_pool_2u_20u_24u_Pipeline_VITIS_LOOP_153_10_fu_439_buf_10_ce0;
wire   [4:0] grp_pool_2u_20u_24u_Pipeline_VITIS_LOOP_153_10_fu_439_buf_10_address1;
wire    grp_pool_2u_20u_24u_Pipeline_VITIS_LOOP_153_10_fu_439_buf_10_ce1;
wire    grp_pool_2u_20u_24u_Pipeline_VITIS_LOOP_153_10_fu_439_buf_10_we1;
wire   [31:0] grp_pool_2u_20u_24u_Pipeline_VITIS_LOOP_153_10_fu_439_buf_10_d1;
wire   [4:0] grp_pool_2u_20u_24u_Pipeline_VITIS_LOOP_153_10_fu_439_buf_9_address0;
wire    grp_pool_2u_20u_24u_Pipeline_VITIS_LOOP_153_10_fu_439_buf_9_ce0;
wire   [4:0] grp_pool_2u_20u_24u_Pipeline_VITIS_LOOP_153_10_fu_439_buf_9_address1;
wire    grp_pool_2u_20u_24u_Pipeline_VITIS_LOOP_153_10_fu_439_buf_9_ce1;
wire    grp_pool_2u_20u_24u_Pipeline_VITIS_LOOP_153_10_fu_439_buf_9_we1;
wire   [31:0] grp_pool_2u_20u_24u_Pipeline_VITIS_LOOP_153_10_fu_439_buf_9_d1;
wire   [4:0] grp_pool_2u_20u_24u_Pipeline_VITIS_LOOP_153_10_fu_439_buf_8_address0;
wire    grp_pool_2u_20u_24u_Pipeline_VITIS_LOOP_153_10_fu_439_buf_8_ce0;
wire   [4:0] grp_pool_2u_20u_24u_Pipeline_VITIS_LOOP_153_10_fu_439_buf_8_address1;
wire    grp_pool_2u_20u_24u_Pipeline_VITIS_LOOP_153_10_fu_439_buf_8_ce1;
wire    grp_pool_2u_20u_24u_Pipeline_VITIS_LOOP_153_10_fu_439_buf_8_we1;
wire   [31:0] grp_pool_2u_20u_24u_Pipeline_VITIS_LOOP_153_10_fu_439_buf_8_d1;
wire   [4:0] grp_pool_2u_20u_24u_Pipeline_VITIS_LOOP_153_10_fu_439_buf_7_address0;
wire    grp_pool_2u_20u_24u_Pipeline_VITIS_LOOP_153_10_fu_439_buf_7_ce0;
wire   [4:0] grp_pool_2u_20u_24u_Pipeline_VITIS_LOOP_153_10_fu_439_buf_7_address1;
wire    grp_pool_2u_20u_24u_Pipeline_VITIS_LOOP_153_10_fu_439_buf_7_ce1;
wire    grp_pool_2u_20u_24u_Pipeline_VITIS_LOOP_153_10_fu_439_buf_7_we1;
wire   [31:0] grp_pool_2u_20u_24u_Pipeline_VITIS_LOOP_153_10_fu_439_buf_7_d1;
wire   [4:0] grp_pool_2u_20u_24u_Pipeline_VITIS_LOOP_153_10_fu_439_buf_6_address0;
wire    grp_pool_2u_20u_24u_Pipeline_VITIS_LOOP_153_10_fu_439_buf_6_ce0;
wire   [4:0] grp_pool_2u_20u_24u_Pipeline_VITIS_LOOP_153_10_fu_439_buf_6_address1;
wire    grp_pool_2u_20u_24u_Pipeline_VITIS_LOOP_153_10_fu_439_buf_6_ce1;
wire    grp_pool_2u_20u_24u_Pipeline_VITIS_LOOP_153_10_fu_439_buf_6_we1;
wire   [31:0] grp_pool_2u_20u_24u_Pipeline_VITIS_LOOP_153_10_fu_439_buf_6_d1;
wire   [4:0] grp_pool_2u_20u_24u_Pipeline_VITIS_LOOP_153_10_fu_439_buf_5_address0;
wire    grp_pool_2u_20u_24u_Pipeline_VITIS_LOOP_153_10_fu_439_buf_5_ce0;
wire   [4:0] grp_pool_2u_20u_24u_Pipeline_VITIS_LOOP_153_10_fu_439_buf_5_address1;
wire    grp_pool_2u_20u_24u_Pipeline_VITIS_LOOP_153_10_fu_439_buf_5_ce1;
wire    grp_pool_2u_20u_24u_Pipeline_VITIS_LOOP_153_10_fu_439_buf_5_we1;
wire   [31:0] grp_pool_2u_20u_24u_Pipeline_VITIS_LOOP_153_10_fu_439_buf_5_d1;
wire   [4:0] grp_pool_2u_20u_24u_Pipeline_VITIS_LOOP_153_10_fu_439_buf_4_address0;
wire    grp_pool_2u_20u_24u_Pipeline_VITIS_LOOP_153_10_fu_439_buf_4_ce0;
wire   [4:0] grp_pool_2u_20u_24u_Pipeline_VITIS_LOOP_153_10_fu_439_buf_4_address1;
wire    grp_pool_2u_20u_24u_Pipeline_VITIS_LOOP_153_10_fu_439_buf_4_ce1;
wire    grp_pool_2u_20u_24u_Pipeline_VITIS_LOOP_153_10_fu_439_buf_4_we1;
wire   [31:0] grp_pool_2u_20u_24u_Pipeline_VITIS_LOOP_153_10_fu_439_buf_4_d1;
wire   [4:0] grp_pool_2u_20u_24u_Pipeline_VITIS_LOOP_153_10_fu_439_buf_3_address0;
wire    grp_pool_2u_20u_24u_Pipeline_VITIS_LOOP_153_10_fu_439_buf_3_ce0;
wire   [4:0] grp_pool_2u_20u_24u_Pipeline_VITIS_LOOP_153_10_fu_439_buf_3_address1;
wire    grp_pool_2u_20u_24u_Pipeline_VITIS_LOOP_153_10_fu_439_buf_3_ce1;
wire    grp_pool_2u_20u_24u_Pipeline_VITIS_LOOP_153_10_fu_439_buf_3_we1;
wire   [31:0] grp_pool_2u_20u_24u_Pipeline_VITIS_LOOP_153_10_fu_439_buf_3_d1;
wire   [4:0] grp_pool_2u_20u_24u_Pipeline_VITIS_LOOP_153_10_fu_439_buf_2_address0;
wire    grp_pool_2u_20u_24u_Pipeline_VITIS_LOOP_153_10_fu_439_buf_2_ce0;
wire   [4:0] grp_pool_2u_20u_24u_Pipeline_VITIS_LOOP_153_10_fu_439_buf_2_address1;
wire    grp_pool_2u_20u_24u_Pipeline_VITIS_LOOP_153_10_fu_439_buf_2_ce1;
wire    grp_pool_2u_20u_24u_Pipeline_VITIS_LOOP_153_10_fu_439_buf_2_we1;
wire   [31:0] grp_pool_2u_20u_24u_Pipeline_VITIS_LOOP_153_10_fu_439_buf_2_d1;
wire   [4:0] grp_pool_2u_20u_24u_Pipeline_VITIS_LOOP_153_10_fu_439_buf_1_address0;
wire    grp_pool_2u_20u_24u_Pipeline_VITIS_LOOP_153_10_fu_439_buf_1_ce0;
wire   [4:0] grp_pool_2u_20u_24u_Pipeline_VITIS_LOOP_153_10_fu_439_buf_1_address1;
wire    grp_pool_2u_20u_24u_Pipeline_VITIS_LOOP_153_10_fu_439_buf_1_ce1;
wire    grp_pool_2u_20u_24u_Pipeline_VITIS_LOOP_153_10_fu_439_buf_1_we1;
wire   [31:0] grp_pool_2u_20u_24u_Pipeline_VITIS_LOOP_153_10_fu_439_buf_1_d1;
wire   [4:0] grp_pool_2u_20u_24u_Pipeline_VITIS_LOOP_153_10_fu_439_buf_r_address0;
wire    grp_pool_2u_20u_24u_Pipeline_VITIS_LOOP_153_10_fu_439_buf_r_ce0;
wire   [4:0] grp_pool_2u_20u_24u_Pipeline_VITIS_LOOP_153_10_fu_439_buf_r_address1;
wire    grp_pool_2u_20u_24u_Pipeline_VITIS_LOOP_153_10_fu_439_buf_r_ce1;
wire    grp_pool_2u_20u_24u_Pipeline_VITIS_LOOP_153_10_fu_439_buf_r_we1;
wire   [31:0] grp_pool_2u_20u_24u_Pipeline_VITIS_LOOP_153_10_fu_439_buf_r_d1;
wire   [4:0] grp_pool_2u_20u_24u_Pipeline_VITIS_LOOP_153_10_fu_439_acc_address1;
wire    grp_pool_2u_20u_24u_Pipeline_VITIS_LOOP_153_10_fu_439_acc_ce1;
wire    grp_pool_2u_20u_24u_Pipeline_VITIS_LOOP_153_10_fu_439_acc_we1;
wire   [31:0] grp_pool_2u_20u_24u_Pipeline_VITIS_LOOP_153_10_fu_439_acc_d1;
reg   [31:0] indvar_flatten6_reg_362;
wire   [0:0] icmp_ln139_fu_552_p2;
wire    ap_CS_fsm_state37;
reg   [30:0] xp_reg_373;
reg    grp_pool_2u_20u_24u_Pipeline_VITIS_LOOP_123_1_fu_384_ap_start_reg;
reg    ap_block_state8_ignore_call13;
wire    ap_CS_fsm_state9;
reg    grp_pool_2u_20u_24u_Pipeline_VITIS_LOOP_194_13_fu_400_ap_start_reg;
wire    ap_CS_fsm_state30;
wire    ap_CS_fsm_state31;
reg    grp_pool_2u_20u_24u_Pipeline_VITIS_LOOP_144_8_VITIS_LOOP_145_9_fu_409_ap_start_reg;
wire   [0:0] icmp_ln141_fu_563_p2;
wire    ap_CS_fsm_state35;
reg    grp_pool_2u_20u_24u_Pipeline_VITIS_LOOP_167_11_VITIS_LOOP_168_12_fu_418_ap_start_reg;
wire    ap_CS_fsm_state38;
reg    grp_pool_2u_20u_24u_Pipeline_VITIS_LOOP_153_10_fu_439_ap_start_reg;
wire    ap_CS_fsm_state36;
wire    ap_CS_fsm_state10;
wire    ap_CS_fsm_state11;
wire    ap_CS_fsm_state12;
wire    ap_CS_fsm_state13;
wire    ap_CS_fsm_state14;
wire    ap_CS_fsm_state15;
wire    ap_CS_fsm_state16;
wire    ap_CS_fsm_state17;
wire    ap_CS_fsm_state18;
wire    ap_CS_fsm_state19;
wire    ap_CS_fsm_state20;
wire    ap_CS_fsm_state21;
wire    ap_CS_fsm_state22;
wire    ap_CS_fsm_state23;
wire    ap_CS_fsm_state24;
wire    ap_CS_fsm_state25;
wire    ap_CS_fsm_state26;
wire   [0:0] icmp_ln109_fu_465_p2;
reg   [62:0] indvar_flatten20_fu_174;
reg    ap_block_state5;
wire   [30:0] grp_fu_457_p0;
wire   [31:0] grp_fu_457_p1;
wire   [31:0] grp_fu_461_p0;
wire   [30:0] grp_fu_461_p1;
wire   [0:0] icmp_ln142_fu_574_p2;
wire   [30:0] select_ln141_fu_579_p3;
reg    ap_block_state31_on_subcall_done;
reg   [37:0] ap_NS_fsm;
reg    ap_ST_fsm_state1_blk;
reg    ap_ST_fsm_state2_blk;
reg    ap_ST_fsm_state3_blk;
reg    ap_ST_fsm_state4_blk;
reg    ap_ST_fsm_state5_blk;
reg    ap_ST_fsm_state6_blk;
reg    ap_ST_fsm_state7_blk;
reg    ap_ST_fsm_state8_blk;
reg    ap_ST_fsm_state9_blk;
wire    ap_ST_fsm_state10_blk;
wire    ap_ST_fsm_state11_blk;
wire    ap_ST_fsm_state12_blk;
wire    ap_ST_fsm_state13_blk;
wire    ap_ST_fsm_state14_blk;
wire    ap_ST_fsm_state15_blk;
wire    ap_ST_fsm_state16_blk;
wire    ap_ST_fsm_state17_blk;
wire    ap_ST_fsm_state18_blk;
wire    ap_ST_fsm_state19_blk;
wire    ap_ST_fsm_state20_blk;
wire    ap_ST_fsm_state21_blk;
wire    ap_ST_fsm_state22_blk;
wire    ap_ST_fsm_state23_blk;
wire    ap_ST_fsm_state24_blk;
wire    ap_ST_fsm_state25_blk;
wire    ap_ST_fsm_state26_blk;
wire    ap_ST_fsm_state27_blk;
wire    ap_ST_fsm_state28_blk;
wire    ap_ST_fsm_state29_blk;
wire    ap_ST_fsm_state30_blk;
reg    ap_ST_fsm_state31_blk;
wire    ap_ST_fsm_state32_blk;
wire    ap_ST_fsm_state33_blk;
wire    ap_ST_fsm_state34_blk;
reg    ap_ST_fsm_state35_blk;
wire    ap_ST_fsm_state36_blk;
reg    ap_ST_fsm_state37_blk;
reg    ap_ST_fsm_state38_blk;
wire   [62:0] grp_fu_457_p10;
wire   [62:0] grp_fu_461_p00;
wire    ap_ce_reg;

// power-on initialization
initial begin
#0 start_once_reg = 1'b0;
#0 ap_done_reg = 1'b0;
#0 ap_CS_fsm = 38'd1;
#0 IFMCH_curr_1 = 32'd0;
#0 IFMDim_curr_1 = 32'd0;
#0 grp_pool_2u_20u_24u_Pipeline_VITIS_LOOP_123_1_fu_384_ap_start_reg = 1'b0;
#0 grp_pool_2u_20u_24u_Pipeline_VITIS_LOOP_194_13_fu_400_ap_start_reg = 1'b0;
#0 grp_pool_2u_20u_24u_Pipeline_VITIS_LOOP_144_8_VITIS_LOOP_145_9_fu_409_ap_start_reg = 1'b0;
#0 grp_pool_2u_20u_24u_Pipeline_VITIS_LOOP_167_11_VITIS_LOOP_168_12_fu_418_ap_start_reg = 1'b0;
#0 grp_pool_2u_20u_24u_Pipeline_VITIS_LOOP_153_10_fu_439_ap_start_reg = 1'b0;
#0 indvar_flatten20_fu_174 = 63'd0;
end

LeNet_wrapper_pool_2u_20u_24u_s_buf_RAM_2P_LUTRAM_1R1W #(
    .DataWidth( 32 ),
    .AddressRange( 20 ),
    .AddressWidth( 5 ))
buf_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(buf_address0),
    .ce0(buf_ce0),
    .q0(buf_q0),
    .address1(buf_address1),
    .ce1(buf_ce1),
    .we1(buf_we1),
    .d1(buf_d1)
);

LeNet_wrapper_pool_2u_20u_24u_s_buf_RAM_2P_LUTRAM_1R1W #(
    .DataWidth( 32 ),
    .AddressRange( 20 ),
    .AddressWidth( 5 ))
buf_1_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(buf_1_address0),
    .ce0(buf_1_ce0),
    .q0(buf_1_q0),
    .address1(buf_1_address1),
    .ce1(buf_1_ce1),
    .we1(buf_1_we1),
    .d1(buf_1_d1)
);

LeNet_wrapper_pool_2u_20u_24u_s_buf_RAM_2P_LUTRAM_1R1W #(
    .DataWidth( 32 ),
    .AddressRange( 20 ),
    .AddressWidth( 5 ))
buf_2_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(buf_2_address0),
    .ce0(buf_2_ce0),
    .q0(buf_2_q0),
    .address1(buf_2_address1),
    .ce1(buf_2_ce1),
    .we1(buf_2_we1),
    .d1(buf_2_d1)
);

LeNet_wrapper_pool_2u_20u_24u_s_buf_RAM_2P_LUTRAM_1R1W #(
    .DataWidth( 32 ),
    .AddressRange( 20 ),
    .AddressWidth( 5 ))
buf_3_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(buf_3_address0),
    .ce0(buf_3_ce0),
    .q0(buf_3_q0),
    .address1(buf_3_address1),
    .ce1(buf_3_ce1),
    .we1(buf_3_we1),
    .d1(buf_3_d1)
);

LeNet_wrapper_pool_2u_20u_24u_s_buf_RAM_2P_LUTRAM_1R1W #(
    .DataWidth( 32 ),
    .AddressRange( 20 ),
    .AddressWidth( 5 ))
buf_4_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(buf_4_address0),
    .ce0(buf_4_ce0),
    .q0(buf_4_q0),
    .address1(buf_4_address1),
    .ce1(buf_4_ce1),
    .we1(buf_4_we1),
    .d1(buf_4_d1)
);

LeNet_wrapper_pool_2u_20u_24u_s_buf_RAM_2P_LUTRAM_1R1W #(
    .DataWidth( 32 ),
    .AddressRange( 20 ),
    .AddressWidth( 5 ))
buf_5_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(buf_5_address0),
    .ce0(buf_5_ce0),
    .q0(buf_5_q0),
    .address1(buf_5_address1),
    .ce1(buf_5_ce1),
    .we1(buf_5_we1),
    .d1(buf_5_d1)
);

LeNet_wrapper_pool_2u_20u_24u_s_buf_RAM_2P_LUTRAM_1R1W #(
    .DataWidth( 32 ),
    .AddressRange( 20 ),
    .AddressWidth( 5 ))
buf_6_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(buf_6_address0),
    .ce0(buf_6_ce0),
    .q0(buf_6_q0),
    .address1(buf_6_address1),
    .ce1(buf_6_ce1),
    .we1(buf_6_we1),
    .d1(buf_6_d1)
);

LeNet_wrapper_pool_2u_20u_24u_s_buf_RAM_2P_LUTRAM_1R1W #(
    .DataWidth( 32 ),
    .AddressRange( 20 ),
    .AddressWidth( 5 ))
buf_7_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(buf_7_address0),
    .ce0(buf_7_ce0),
    .q0(buf_7_q0),
    .address1(buf_7_address1),
    .ce1(buf_7_ce1),
    .we1(buf_7_we1),
    .d1(buf_7_d1)
);

LeNet_wrapper_pool_2u_20u_24u_s_buf_RAM_2P_LUTRAM_1R1W #(
    .DataWidth( 32 ),
    .AddressRange( 20 ),
    .AddressWidth( 5 ))
buf_8_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(buf_8_address0),
    .ce0(buf_8_ce0),
    .q0(buf_8_q0),
    .address1(buf_8_address1),
    .ce1(buf_8_ce1),
    .we1(buf_8_we1),
    .d1(buf_8_d1)
);

LeNet_wrapper_pool_2u_20u_24u_s_buf_RAM_2P_LUTRAM_1R1W #(
    .DataWidth( 32 ),
    .AddressRange( 20 ),
    .AddressWidth( 5 ))
buf_9_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(buf_9_address0),
    .ce0(buf_9_ce0),
    .q0(buf_9_q0),
    .address1(buf_9_address1),
    .ce1(buf_9_ce1),
    .we1(buf_9_we1),
    .d1(buf_9_d1)
);

LeNet_wrapper_pool_2u_20u_24u_s_buf_RAM_2P_LUTRAM_1R1W #(
    .DataWidth( 32 ),
    .AddressRange( 20 ),
    .AddressWidth( 5 ))
buf_10_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(buf_10_address0),
    .ce0(buf_10_ce0),
    .q0(buf_10_q0),
    .address1(buf_10_address1),
    .ce1(buf_10_ce1),
    .we1(buf_10_we1),
    .d1(buf_10_d1)
);

LeNet_wrapper_pool_2u_20u_24u_s_buf_RAM_2P_LUTRAM_1R1W #(
    .DataWidth( 32 ),
    .AddressRange( 20 ),
    .AddressWidth( 5 ))
buf_11_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(buf_11_address0),
    .ce0(buf_11_ce0),
    .q0(buf_11_q0),
    .address1(buf_11_address1),
    .ce1(buf_11_ce1),
    .we1(buf_11_we1),
    .d1(buf_11_d1)
);

LeNet_wrapper_pool_2u_20u_24u_s_acc_RAM_2P_LUTRAM_1R1W #(
    .DataWidth( 32 ),
    .AddressRange( 20 ),
    .AddressWidth( 5 ))
acc_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(grp_pool_2u_20u_24u_Pipeline_VITIS_LOOP_144_8_VITIS_LOOP_145_9_fu_409_acc_address0),
    .ce0(acc_ce0),
    .q0(acc_q0),
    .address1(acc_address1),
    .ce1(acc_ce1),
    .we1(acc_we1),
    .d1(acc_d1),
    .q1(acc_q1)
);

LeNet_wrapper_pool_2u_20u_24u_Pipeline_VITIS_LOOP_123_1 grp_pool_2u_20u_24u_Pipeline_VITIS_LOOP_123_1_fu_384(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .ap_start(grp_pool_2u_20u_24u_Pipeline_VITIS_LOOP_123_1_fu_384_ap_start),
    .ap_done(grp_pool_2u_20u_24u_Pipeline_VITIS_LOOP_123_1_fu_384_ap_done),
    .ap_idle(grp_pool_2u_20u_24u_Pipeline_VITIS_LOOP_123_1_fu_384_ap_idle),
    .ap_ready(grp_pool_2u_20u_24u_Pipeline_VITIS_LOOP_123_1_fu_384_ap_ready),
    .buf_11_address1(grp_pool_2u_20u_24u_Pipeline_VITIS_LOOP_123_1_fu_384_buf_11_address1),
    .buf_11_ce1(grp_pool_2u_20u_24u_Pipeline_VITIS_LOOP_123_1_fu_384_buf_11_ce1),
    .buf_11_we1(grp_pool_2u_20u_24u_Pipeline_VITIS_LOOP_123_1_fu_384_buf_11_we1),
    .buf_11_d1(grp_pool_2u_20u_24u_Pipeline_VITIS_LOOP_123_1_fu_384_buf_11_d1),
    .buf_10_address1(grp_pool_2u_20u_24u_Pipeline_VITIS_LOOP_123_1_fu_384_buf_10_address1),
    .buf_10_ce1(grp_pool_2u_20u_24u_Pipeline_VITIS_LOOP_123_1_fu_384_buf_10_ce1),
    .buf_10_we1(grp_pool_2u_20u_24u_Pipeline_VITIS_LOOP_123_1_fu_384_buf_10_we1),
    .buf_10_d1(grp_pool_2u_20u_24u_Pipeline_VITIS_LOOP_123_1_fu_384_buf_10_d1),
    .buf_9_address1(grp_pool_2u_20u_24u_Pipeline_VITIS_LOOP_123_1_fu_384_buf_9_address1),
    .buf_9_ce1(grp_pool_2u_20u_24u_Pipeline_VITIS_LOOP_123_1_fu_384_buf_9_ce1),
    .buf_9_we1(grp_pool_2u_20u_24u_Pipeline_VITIS_LOOP_123_1_fu_384_buf_9_we1),
    .buf_9_d1(grp_pool_2u_20u_24u_Pipeline_VITIS_LOOP_123_1_fu_384_buf_9_d1),
    .buf_8_address1(grp_pool_2u_20u_24u_Pipeline_VITIS_LOOP_123_1_fu_384_buf_8_address1),
    .buf_8_ce1(grp_pool_2u_20u_24u_Pipeline_VITIS_LOOP_123_1_fu_384_buf_8_ce1),
    .buf_8_we1(grp_pool_2u_20u_24u_Pipeline_VITIS_LOOP_123_1_fu_384_buf_8_we1),
    .buf_8_d1(grp_pool_2u_20u_24u_Pipeline_VITIS_LOOP_123_1_fu_384_buf_8_d1),
    .buf_7_address1(grp_pool_2u_20u_24u_Pipeline_VITIS_LOOP_123_1_fu_384_buf_7_address1),
    .buf_7_ce1(grp_pool_2u_20u_24u_Pipeline_VITIS_LOOP_123_1_fu_384_buf_7_ce1),
    .buf_7_we1(grp_pool_2u_20u_24u_Pipeline_VITIS_LOOP_123_1_fu_384_buf_7_we1),
    .buf_7_d1(grp_pool_2u_20u_24u_Pipeline_VITIS_LOOP_123_1_fu_384_buf_7_d1),
    .buf_6_address1(grp_pool_2u_20u_24u_Pipeline_VITIS_LOOP_123_1_fu_384_buf_6_address1),
    .buf_6_ce1(grp_pool_2u_20u_24u_Pipeline_VITIS_LOOP_123_1_fu_384_buf_6_ce1),
    .buf_6_we1(grp_pool_2u_20u_24u_Pipeline_VITIS_LOOP_123_1_fu_384_buf_6_we1),
    .buf_6_d1(grp_pool_2u_20u_24u_Pipeline_VITIS_LOOP_123_1_fu_384_buf_6_d1),
    .buf_5_address1(grp_pool_2u_20u_24u_Pipeline_VITIS_LOOP_123_1_fu_384_buf_5_address1),
    .buf_5_ce1(grp_pool_2u_20u_24u_Pipeline_VITIS_LOOP_123_1_fu_384_buf_5_ce1),
    .buf_5_we1(grp_pool_2u_20u_24u_Pipeline_VITIS_LOOP_123_1_fu_384_buf_5_we1),
    .buf_5_d1(grp_pool_2u_20u_24u_Pipeline_VITIS_LOOP_123_1_fu_384_buf_5_d1),
    .buf_4_address1(grp_pool_2u_20u_24u_Pipeline_VITIS_LOOP_123_1_fu_384_buf_4_address1),
    .buf_4_ce1(grp_pool_2u_20u_24u_Pipeline_VITIS_LOOP_123_1_fu_384_buf_4_ce1),
    .buf_4_we1(grp_pool_2u_20u_24u_Pipeline_VITIS_LOOP_123_1_fu_384_buf_4_we1),
    .buf_4_d1(grp_pool_2u_20u_24u_Pipeline_VITIS_LOOP_123_1_fu_384_buf_4_d1),
    .buf_3_address1(grp_pool_2u_20u_24u_Pipeline_VITIS_LOOP_123_1_fu_384_buf_3_address1),
    .buf_3_ce1(grp_pool_2u_20u_24u_Pipeline_VITIS_LOOP_123_1_fu_384_buf_3_ce1),
    .buf_3_we1(grp_pool_2u_20u_24u_Pipeline_VITIS_LOOP_123_1_fu_384_buf_3_we1),
    .buf_3_d1(grp_pool_2u_20u_24u_Pipeline_VITIS_LOOP_123_1_fu_384_buf_3_d1),
    .buf_2_address1(grp_pool_2u_20u_24u_Pipeline_VITIS_LOOP_123_1_fu_384_buf_2_address1),
    .buf_2_ce1(grp_pool_2u_20u_24u_Pipeline_VITIS_LOOP_123_1_fu_384_buf_2_ce1),
    .buf_2_we1(grp_pool_2u_20u_24u_Pipeline_VITIS_LOOP_123_1_fu_384_buf_2_we1),
    .buf_2_d1(grp_pool_2u_20u_24u_Pipeline_VITIS_LOOP_123_1_fu_384_buf_2_d1),
    .buf_1_address1(grp_pool_2u_20u_24u_Pipeline_VITIS_LOOP_123_1_fu_384_buf_1_address1),
    .buf_1_ce1(grp_pool_2u_20u_24u_Pipeline_VITIS_LOOP_123_1_fu_384_buf_1_ce1),
    .buf_1_we1(grp_pool_2u_20u_24u_Pipeline_VITIS_LOOP_123_1_fu_384_buf_1_we1),
    .buf_1_d1(grp_pool_2u_20u_24u_Pipeline_VITIS_LOOP_123_1_fu_384_buf_1_d1),
    .buf_r_address1(grp_pool_2u_20u_24u_Pipeline_VITIS_LOOP_123_1_fu_384_buf_r_address1),
    .buf_r_ce1(grp_pool_2u_20u_24u_Pipeline_VITIS_LOOP_123_1_fu_384_buf_r_ce1),
    .buf_r_we1(grp_pool_2u_20u_24u_Pipeline_VITIS_LOOP_123_1_fu_384_buf_r_we1),
    .buf_r_d1(grp_pool_2u_20u_24u_Pipeline_VITIS_LOOP_123_1_fu_384_buf_r_d1)
);

LeNet_wrapper_pool_2u_20u_24u_Pipeline_VITIS_LOOP_194_13 grp_pool_2u_20u_24u_Pipeline_VITIS_LOOP_194_13_fu_400(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .ap_start(grp_pool_2u_20u_24u_Pipeline_VITIS_LOOP_194_13_fu_400_ap_start),
    .ap_done(grp_pool_2u_20u_24u_Pipeline_VITIS_LOOP_194_13_fu_400_ap_done),
    .ap_idle(grp_pool_2u_20u_24u_Pipeline_VITIS_LOOP_194_13_fu_400_ap_idle),
    .ap_ready(grp_pool_2u_20u_24u_Pipeline_VITIS_LOOP_194_13_fu_400_ap_ready),
    .connect_2_dout(connect_2_dout),
    .connect_2_num_data_valid(3'd0),
    .connect_2_fifo_cap(3'd0),
    .connect_2_empty_n(connect_2_empty_n),
    .connect_2_read(grp_pool_2u_20u_24u_Pipeline_VITIS_LOOP_194_13_fu_400_connect_2_read),
    .connect_3_din(grp_pool_2u_20u_24u_Pipeline_VITIS_LOOP_194_13_fu_400_connect_3_din),
    .connect_3_num_data_valid(7'd0),
    .connect_3_fifo_cap(7'd0),
    .connect_3_full_n(connect_3_full_n),
    .connect_3_write(grp_pool_2u_20u_24u_Pipeline_VITIS_LOOP_194_13_fu_400_connect_3_write),
    .KER_bound(KER_bound_reg_683)
);

LeNet_wrapper_pool_2u_20u_24u_Pipeline_VITIS_LOOP_144_8_VITIS_LOOP_145_9 grp_pool_2u_20u_24u_Pipeline_VITIS_LOOP_144_8_VITIS_LOOP_145_9_fu_409(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .ap_start(grp_pool_2u_20u_24u_Pipeline_VITIS_LOOP_144_8_VITIS_LOOP_145_9_fu_409_ap_start),
    .ap_done(grp_pool_2u_20u_24u_Pipeline_VITIS_LOOP_144_8_VITIS_LOOP_145_9_fu_409_ap_done),
    .ap_idle(grp_pool_2u_20u_24u_Pipeline_VITIS_LOOP_144_8_VITIS_LOOP_145_9_fu_409_ap_idle),
    .ap_ready(grp_pool_2u_20u_24u_Pipeline_VITIS_LOOP_144_8_VITIS_LOOP_145_9_fu_409_ap_ready),
    .connect_2_dout(connect_2_dout),
    .connect_2_num_data_valid(3'd0),
    .connect_2_fifo_cap(3'd0),
    .connect_2_empty_n(connect_2_empty_n),
    .connect_2_read(grp_pool_2u_20u_24u_Pipeline_VITIS_LOOP_144_8_VITIS_LOOP_145_9_fu_409_connect_2_read),
    .zext_ln138(tmp_5_reg_688),
    .IFMCH_curr_1_load(IFMCH_curr_1),
    .acc_address0(grp_pool_2u_20u_24u_Pipeline_VITIS_LOOP_144_8_VITIS_LOOP_145_9_fu_409_acc_address0),
    .acc_ce0(grp_pool_2u_20u_24u_Pipeline_VITIS_LOOP_144_8_VITIS_LOOP_145_9_fu_409_acc_ce0),
    .acc_q0(acc_q0),
    .acc_address1(grp_pool_2u_20u_24u_Pipeline_VITIS_LOOP_144_8_VITIS_LOOP_145_9_fu_409_acc_address1),
    .acc_ce1(grp_pool_2u_20u_24u_Pipeline_VITIS_LOOP_144_8_VITIS_LOOP_145_9_fu_409_acc_ce1),
    .acc_we1(grp_pool_2u_20u_24u_Pipeline_VITIS_LOOP_144_8_VITIS_LOOP_145_9_fu_409_acc_we1),
    .acc_d1(grp_pool_2u_20u_24u_Pipeline_VITIS_LOOP_144_8_VITIS_LOOP_145_9_fu_409_acc_d1)
);

LeNet_wrapper_pool_2u_20u_24u_Pipeline_VITIS_LOOP_167_11_VITIS_LOOP_168_12 grp_pool_2u_20u_24u_Pipeline_VITIS_LOOP_167_11_VITIS_LOOP_168_12_fu_418(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .ap_start(grp_pool_2u_20u_24u_Pipeline_VITIS_LOOP_167_11_VITIS_LOOP_168_12_fu_418_ap_start),
    .ap_done(grp_pool_2u_20u_24u_Pipeline_VITIS_LOOP_167_11_VITIS_LOOP_168_12_fu_418_ap_done),
    .ap_idle(grp_pool_2u_20u_24u_Pipeline_VITIS_LOOP_167_11_VITIS_LOOP_168_12_fu_418_ap_idle),
    .ap_ready(grp_pool_2u_20u_24u_Pipeline_VITIS_LOOP_167_11_VITIS_LOOP_168_12_fu_418_ap_ready),
    .connect_3_din(grp_pool_2u_20u_24u_Pipeline_VITIS_LOOP_167_11_VITIS_LOOP_168_12_fu_418_connect_3_din),
    .connect_3_num_data_valid(7'd0),
    .connect_3_fifo_cap(7'd0),
    .connect_3_full_n(connect_3_full_n),
    .connect_3_write(grp_pool_2u_20u_24u_Pipeline_VITIS_LOOP_167_11_VITIS_LOOP_168_12_fu_418_connect_3_write),
    .mul_ln138(mul_ln138_reg_698),
    .acc_address1(grp_pool_2u_20u_24u_Pipeline_VITIS_LOOP_167_11_VITIS_LOOP_168_12_fu_418_acc_address1),
    .acc_ce1(grp_pool_2u_20u_24u_Pipeline_VITIS_LOOP_167_11_VITIS_LOOP_168_12_fu_418_acc_ce1),
    .acc_we1(grp_pool_2u_20u_24u_Pipeline_VITIS_LOOP_167_11_VITIS_LOOP_168_12_fu_418_acc_we1),
    .acc_d1(grp_pool_2u_20u_24u_Pipeline_VITIS_LOOP_167_11_VITIS_LOOP_168_12_fu_418_acc_d1),
    .IFMCH_curr_1_load(IFMCH_curr_1),
    .buf_11_address0(grp_pool_2u_20u_24u_Pipeline_VITIS_LOOP_167_11_VITIS_LOOP_168_12_fu_418_buf_11_address0),
    .buf_11_ce0(grp_pool_2u_20u_24u_Pipeline_VITIS_LOOP_167_11_VITIS_LOOP_168_12_fu_418_buf_11_ce0),
    .buf_11_q0(buf_11_q0),
    .buf_11_address1(grp_pool_2u_20u_24u_Pipeline_VITIS_LOOP_167_11_VITIS_LOOP_168_12_fu_418_buf_11_address1),
    .buf_11_ce1(grp_pool_2u_20u_24u_Pipeline_VITIS_LOOP_167_11_VITIS_LOOP_168_12_fu_418_buf_11_ce1),
    .buf_11_we1(grp_pool_2u_20u_24u_Pipeline_VITIS_LOOP_167_11_VITIS_LOOP_168_12_fu_418_buf_11_we1),
    .buf_11_d1(grp_pool_2u_20u_24u_Pipeline_VITIS_LOOP_167_11_VITIS_LOOP_168_12_fu_418_buf_11_d1),
    .buf_10_address0(grp_pool_2u_20u_24u_Pipeline_VITIS_LOOP_167_11_VITIS_LOOP_168_12_fu_418_buf_10_address0),
    .buf_10_ce0(grp_pool_2u_20u_24u_Pipeline_VITIS_LOOP_167_11_VITIS_LOOP_168_12_fu_418_buf_10_ce0),
    .buf_10_q0(buf_10_q0),
    .buf_10_address1(grp_pool_2u_20u_24u_Pipeline_VITIS_LOOP_167_11_VITIS_LOOP_168_12_fu_418_buf_10_address1),
    .buf_10_ce1(grp_pool_2u_20u_24u_Pipeline_VITIS_LOOP_167_11_VITIS_LOOP_168_12_fu_418_buf_10_ce1),
    .buf_10_we1(grp_pool_2u_20u_24u_Pipeline_VITIS_LOOP_167_11_VITIS_LOOP_168_12_fu_418_buf_10_we1),
    .buf_10_d1(grp_pool_2u_20u_24u_Pipeline_VITIS_LOOP_167_11_VITIS_LOOP_168_12_fu_418_buf_10_d1),
    .buf_9_address0(grp_pool_2u_20u_24u_Pipeline_VITIS_LOOP_167_11_VITIS_LOOP_168_12_fu_418_buf_9_address0),
    .buf_9_ce0(grp_pool_2u_20u_24u_Pipeline_VITIS_LOOP_167_11_VITIS_LOOP_168_12_fu_418_buf_9_ce0),
    .buf_9_q0(buf_9_q0),
    .buf_9_address1(grp_pool_2u_20u_24u_Pipeline_VITIS_LOOP_167_11_VITIS_LOOP_168_12_fu_418_buf_9_address1),
    .buf_9_ce1(grp_pool_2u_20u_24u_Pipeline_VITIS_LOOP_167_11_VITIS_LOOP_168_12_fu_418_buf_9_ce1),
    .buf_9_we1(grp_pool_2u_20u_24u_Pipeline_VITIS_LOOP_167_11_VITIS_LOOP_168_12_fu_418_buf_9_we1),
    .buf_9_d1(grp_pool_2u_20u_24u_Pipeline_VITIS_LOOP_167_11_VITIS_LOOP_168_12_fu_418_buf_9_d1),
    .buf_8_address0(grp_pool_2u_20u_24u_Pipeline_VITIS_LOOP_167_11_VITIS_LOOP_168_12_fu_418_buf_8_address0),
    .buf_8_ce0(grp_pool_2u_20u_24u_Pipeline_VITIS_LOOP_167_11_VITIS_LOOP_168_12_fu_418_buf_8_ce0),
    .buf_8_q0(buf_8_q0),
    .buf_8_address1(grp_pool_2u_20u_24u_Pipeline_VITIS_LOOP_167_11_VITIS_LOOP_168_12_fu_418_buf_8_address1),
    .buf_8_ce1(grp_pool_2u_20u_24u_Pipeline_VITIS_LOOP_167_11_VITIS_LOOP_168_12_fu_418_buf_8_ce1),
    .buf_8_we1(grp_pool_2u_20u_24u_Pipeline_VITIS_LOOP_167_11_VITIS_LOOP_168_12_fu_418_buf_8_we1),
    .buf_8_d1(grp_pool_2u_20u_24u_Pipeline_VITIS_LOOP_167_11_VITIS_LOOP_168_12_fu_418_buf_8_d1),
    .buf_7_address0(grp_pool_2u_20u_24u_Pipeline_VITIS_LOOP_167_11_VITIS_LOOP_168_12_fu_418_buf_7_address0),
    .buf_7_ce0(grp_pool_2u_20u_24u_Pipeline_VITIS_LOOP_167_11_VITIS_LOOP_168_12_fu_418_buf_7_ce0),
    .buf_7_q0(buf_7_q0),
    .buf_7_address1(grp_pool_2u_20u_24u_Pipeline_VITIS_LOOP_167_11_VITIS_LOOP_168_12_fu_418_buf_7_address1),
    .buf_7_ce1(grp_pool_2u_20u_24u_Pipeline_VITIS_LOOP_167_11_VITIS_LOOP_168_12_fu_418_buf_7_ce1),
    .buf_7_we1(grp_pool_2u_20u_24u_Pipeline_VITIS_LOOP_167_11_VITIS_LOOP_168_12_fu_418_buf_7_we1),
    .buf_7_d1(grp_pool_2u_20u_24u_Pipeline_VITIS_LOOP_167_11_VITIS_LOOP_168_12_fu_418_buf_7_d1),
    .buf_6_address0(grp_pool_2u_20u_24u_Pipeline_VITIS_LOOP_167_11_VITIS_LOOP_168_12_fu_418_buf_6_address0),
    .buf_6_ce0(grp_pool_2u_20u_24u_Pipeline_VITIS_LOOP_167_11_VITIS_LOOP_168_12_fu_418_buf_6_ce0),
    .buf_6_q0(buf_6_q0),
    .buf_6_address1(grp_pool_2u_20u_24u_Pipeline_VITIS_LOOP_167_11_VITIS_LOOP_168_12_fu_418_buf_6_address1),
    .buf_6_ce1(grp_pool_2u_20u_24u_Pipeline_VITIS_LOOP_167_11_VITIS_LOOP_168_12_fu_418_buf_6_ce1),
    .buf_6_we1(grp_pool_2u_20u_24u_Pipeline_VITIS_LOOP_167_11_VITIS_LOOP_168_12_fu_418_buf_6_we1),
    .buf_6_d1(grp_pool_2u_20u_24u_Pipeline_VITIS_LOOP_167_11_VITIS_LOOP_168_12_fu_418_buf_6_d1),
    .buf_5_address0(grp_pool_2u_20u_24u_Pipeline_VITIS_LOOP_167_11_VITIS_LOOP_168_12_fu_418_buf_5_address0),
    .buf_5_ce0(grp_pool_2u_20u_24u_Pipeline_VITIS_LOOP_167_11_VITIS_LOOP_168_12_fu_418_buf_5_ce0),
    .buf_5_q0(buf_5_q0),
    .buf_5_address1(grp_pool_2u_20u_24u_Pipeline_VITIS_LOOP_167_11_VITIS_LOOP_168_12_fu_418_buf_5_address1),
    .buf_5_ce1(grp_pool_2u_20u_24u_Pipeline_VITIS_LOOP_167_11_VITIS_LOOP_168_12_fu_418_buf_5_ce1),
    .buf_5_we1(grp_pool_2u_20u_24u_Pipeline_VITIS_LOOP_167_11_VITIS_LOOP_168_12_fu_418_buf_5_we1),
    .buf_5_d1(grp_pool_2u_20u_24u_Pipeline_VITIS_LOOP_167_11_VITIS_LOOP_168_12_fu_418_buf_5_d1),
    .buf_4_address0(grp_pool_2u_20u_24u_Pipeline_VITIS_LOOP_167_11_VITIS_LOOP_168_12_fu_418_buf_4_address0),
    .buf_4_ce0(grp_pool_2u_20u_24u_Pipeline_VITIS_LOOP_167_11_VITIS_LOOP_168_12_fu_418_buf_4_ce0),
    .buf_4_q0(buf_4_q0),
    .buf_4_address1(grp_pool_2u_20u_24u_Pipeline_VITIS_LOOP_167_11_VITIS_LOOP_168_12_fu_418_buf_4_address1),
    .buf_4_ce1(grp_pool_2u_20u_24u_Pipeline_VITIS_LOOP_167_11_VITIS_LOOP_168_12_fu_418_buf_4_ce1),
    .buf_4_we1(grp_pool_2u_20u_24u_Pipeline_VITIS_LOOP_167_11_VITIS_LOOP_168_12_fu_418_buf_4_we1),
    .buf_4_d1(grp_pool_2u_20u_24u_Pipeline_VITIS_LOOP_167_11_VITIS_LOOP_168_12_fu_418_buf_4_d1),
    .buf_3_address0(grp_pool_2u_20u_24u_Pipeline_VITIS_LOOP_167_11_VITIS_LOOP_168_12_fu_418_buf_3_address0),
    .buf_3_ce0(grp_pool_2u_20u_24u_Pipeline_VITIS_LOOP_167_11_VITIS_LOOP_168_12_fu_418_buf_3_ce0),
    .buf_3_q0(buf_3_q0),
    .buf_3_address1(grp_pool_2u_20u_24u_Pipeline_VITIS_LOOP_167_11_VITIS_LOOP_168_12_fu_418_buf_3_address1),
    .buf_3_ce1(grp_pool_2u_20u_24u_Pipeline_VITIS_LOOP_167_11_VITIS_LOOP_168_12_fu_418_buf_3_ce1),
    .buf_3_we1(grp_pool_2u_20u_24u_Pipeline_VITIS_LOOP_167_11_VITIS_LOOP_168_12_fu_418_buf_3_we1),
    .buf_3_d1(grp_pool_2u_20u_24u_Pipeline_VITIS_LOOP_167_11_VITIS_LOOP_168_12_fu_418_buf_3_d1),
    .buf_2_address0(grp_pool_2u_20u_24u_Pipeline_VITIS_LOOP_167_11_VITIS_LOOP_168_12_fu_418_buf_2_address0),
    .buf_2_ce0(grp_pool_2u_20u_24u_Pipeline_VITIS_LOOP_167_11_VITIS_LOOP_168_12_fu_418_buf_2_ce0),
    .buf_2_q0(buf_2_q0),
    .buf_2_address1(grp_pool_2u_20u_24u_Pipeline_VITIS_LOOP_167_11_VITIS_LOOP_168_12_fu_418_buf_2_address1),
    .buf_2_ce1(grp_pool_2u_20u_24u_Pipeline_VITIS_LOOP_167_11_VITIS_LOOP_168_12_fu_418_buf_2_ce1),
    .buf_2_we1(grp_pool_2u_20u_24u_Pipeline_VITIS_LOOP_167_11_VITIS_LOOP_168_12_fu_418_buf_2_we1),
    .buf_2_d1(grp_pool_2u_20u_24u_Pipeline_VITIS_LOOP_167_11_VITIS_LOOP_168_12_fu_418_buf_2_d1),
    .buf_1_address0(grp_pool_2u_20u_24u_Pipeline_VITIS_LOOP_167_11_VITIS_LOOP_168_12_fu_418_buf_1_address0),
    .buf_1_ce0(grp_pool_2u_20u_24u_Pipeline_VITIS_LOOP_167_11_VITIS_LOOP_168_12_fu_418_buf_1_ce0),
    .buf_1_q0(buf_1_q0),
    .buf_1_address1(grp_pool_2u_20u_24u_Pipeline_VITIS_LOOP_167_11_VITIS_LOOP_168_12_fu_418_buf_1_address1),
    .buf_1_ce1(grp_pool_2u_20u_24u_Pipeline_VITIS_LOOP_167_11_VITIS_LOOP_168_12_fu_418_buf_1_ce1),
    .buf_1_we1(grp_pool_2u_20u_24u_Pipeline_VITIS_LOOP_167_11_VITIS_LOOP_168_12_fu_418_buf_1_we1),
    .buf_1_d1(grp_pool_2u_20u_24u_Pipeline_VITIS_LOOP_167_11_VITIS_LOOP_168_12_fu_418_buf_1_d1),
    .buf_r_address0(grp_pool_2u_20u_24u_Pipeline_VITIS_LOOP_167_11_VITIS_LOOP_168_12_fu_418_buf_r_address0),
    .buf_r_ce0(grp_pool_2u_20u_24u_Pipeline_VITIS_LOOP_167_11_VITIS_LOOP_168_12_fu_418_buf_r_ce0),
    .buf_r_q0(buf_q0),
    .buf_r_address1(grp_pool_2u_20u_24u_Pipeline_VITIS_LOOP_167_11_VITIS_LOOP_168_12_fu_418_buf_r_address1),
    .buf_r_ce1(grp_pool_2u_20u_24u_Pipeline_VITIS_LOOP_167_11_VITIS_LOOP_168_12_fu_418_buf_r_ce1),
    .buf_r_we1(grp_pool_2u_20u_24u_Pipeline_VITIS_LOOP_167_11_VITIS_LOOP_168_12_fu_418_buf_r_we1),
    .buf_r_d1(grp_pool_2u_20u_24u_Pipeline_VITIS_LOOP_167_11_VITIS_LOOP_168_12_fu_418_buf_r_d1)
);

LeNet_wrapper_pool_2u_20u_24u_Pipeline_VITIS_LOOP_153_10 grp_pool_2u_20u_24u_Pipeline_VITIS_LOOP_153_10_fu_439(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .ap_start(grp_pool_2u_20u_24u_Pipeline_VITIS_LOOP_153_10_fu_439_ap_start),
    .ap_done(grp_pool_2u_20u_24u_Pipeline_VITIS_LOOP_153_10_fu_439_ap_done),
    .ap_idle(grp_pool_2u_20u_24u_Pipeline_VITIS_LOOP_153_10_fu_439_ap_idle),
    .ap_ready(grp_pool_2u_20u_24u_Pipeline_VITIS_LOOP_153_10_fu_439_ap_ready),
    .buf_11_address0(grp_pool_2u_20u_24u_Pipeline_VITIS_LOOP_153_10_fu_439_buf_11_address0),
    .buf_11_ce0(grp_pool_2u_20u_24u_Pipeline_VITIS_LOOP_153_10_fu_439_buf_11_ce0),
    .buf_11_q0(buf_11_q0),
    .buf_11_address1(grp_pool_2u_20u_24u_Pipeline_VITIS_LOOP_153_10_fu_439_buf_11_address1),
    .buf_11_ce1(grp_pool_2u_20u_24u_Pipeline_VITIS_LOOP_153_10_fu_439_buf_11_ce1),
    .buf_11_we1(grp_pool_2u_20u_24u_Pipeline_VITIS_LOOP_153_10_fu_439_buf_11_we1),
    .buf_11_d1(grp_pool_2u_20u_24u_Pipeline_VITIS_LOOP_153_10_fu_439_buf_11_d1),
    .buf_10_address0(grp_pool_2u_20u_24u_Pipeline_VITIS_LOOP_153_10_fu_439_buf_10_address0),
    .buf_10_ce0(grp_pool_2u_20u_24u_Pipeline_VITIS_LOOP_153_10_fu_439_buf_10_ce0),
    .buf_10_q0(buf_10_q0),
    .buf_10_address1(grp_pool_2u_20u_24u_Pipeline_VITIS_LOOP_153_10_fu_439_buf_10_address1),
    .buf_10_ce1(grp_pool_2u_20u_24u_Pipeline_VITIS_LOOP_153_10_fu_439_buf_10_ce1),
    .buf_10_we1(grp_pool_2u_20u_24u_Pipeline_VITIS_LOOP_153_10_fu_439_buf_10_we1),
    .buf_10_d1(grp_pool_2u_20u_24u_Pipeline_VITIS_LOOP_153_10_fu_439_buf_10_d1),
    .buf_9_address0(grp_pool_2u_20u_24u_Pipeline_VITIS_LOOP_153_10_fu_439_buf_9_address0),
    .buf_9_ce0(grp_pool_2u_20u_24u_Pipeline_VITIS_LOOP_153_10_fu_439_buf_9_ce0),
    .buf_9_q0(buf_9_q0),
    .buf_9_address1(grp_pool_2u_20u_24u_Pipeline_VITIS_LOOP_153_10_fu_439_buf_9_address1),
    .buf_9_ce1(grp_pool_2u_20u_24u_Pipeline_VITIS_LOOP_153_10_fu_439_buf_9_ce1),
    .buf_9_we1(grp_pool_2u_20u_24u_Pipeline_VITIS_LOOP_153_10_fu_439_buf_9_we1),
    .buf_9_d1(grp_pool_2u_20u_24u_Pipeline_VITIS_LOOP_153_10_fu_439_buf_9_d1),
    .buf_8_address0(grp_pool_2u_20u_24u_Pipeline_VITIS_LOOP_153_10_fu_439_buf_8_address0),
    .buf_8_ce0(grp_pool_2u_20u_24u_Pipeline_VITIS_LOOP_153_10_fu_439_buf_8_ce0),
    .buf_8_q0(buf_8_q0),
    .buf_8_address1(grp_pool_2u_20u_24u_Pipeline_VITIS_LOOP_153_10_fu_439_buf_8_address1),
    .buf_8_ce1(grp_pool_2u_20u_24u_Pipeline_VITIS_LOOP_153_10_fu_439_buf_8_ce1),
    .buf_8_we1(grp_pool_2u_20u_24u_Pipeline_VITIS_LOOP_153_10_fu_439_buf_8_we1),
    .buf_8_d1(grp_pool_2u_20u_24u_Pipeline_VITIS_LOOP_153_10_fu_439_buf_8_d1),
    .buf_7_address0(grp_pool_2u_20u_24u_Pipeline_VITIS_LOOP_153_10_fu_439_buf_7_address0),
    .buf_7_ce0(grp_pool_2u_20u_24u_Pipeline_VITIS_LOOP_153_10_fu_439_buf_7_ce0),
    .buf_7_q0(buf_7_q0),
    .buf_7_address1(grp_pool_2u_20u_24u_Pipeline_VITIS_LOOP_153_10_fu_439_buf_7_address1),
    .buf_7_ce1(grp_pool_2u_20u_24u_Pipeline_VITIS_LOOP_153_10_fu_439_buf_7_ce1),
    .buf_7_we1(grp_pool_2u_20u_24u_Pipeline_VITIS_LOOP_153_10_fu_439_buf_7_we1),
    .buf_7_d1(grp_pool_2u_20u_24u_Pipeline_VITIS_LOOP_153_10_fu_439_buf_7_d1),
    .buf_6_address0(grp_pool_2u_20u_24u_Pipeline_VITIS_LOOP_153_10_fu_439_buf_6_address0),
    .buf_6_ce0(grp_pool_2u_20u_24u_Pipeline_VITIS_LOOP_153_10_fu_439_buf_6_ce0),
    .buf_6_q0(buf_6_q0),
    .buf_6_address1(grp_pool_2u_20u_24u_Pipeline_VITIS_LOOP_153_10_fu_439_buf_6_address1),
    .buf_6_ce1(grp_pool_2u_20u_24u_Pipeline_VITIS_LOOP_153_10_fu_439_buf_6_ce1),
    .buf_6_we1(grp_pool_2u_20u_24u_Pipeline_VITIS_LOOP_153_10_fu_439_buf_6_we1),
    .buf_6_d1(grp_pool_2u_20u_24u_Pipeline_VITIS_LOOP_153_10_fu_439_buf_6_d1),
    .buf_5_address0(grp_pool_2u_20u_24u_Pipeline_VITIS_LOOP_153_10_fu_439_buf_5_address0),
    .buf_5_ce0(grp_pool_2u_20u_24u_Pipeline_VITIS_LOOP_153_10_fu_439_buf_5_ce0),
    .buf_5_q0(buf_5_q0),
    .buf_5_address1(grp_pool_2u_20u_24u_Pipeline_VITIS_LOOP_153_10_fu_439_buf_5_address1),
    .buf_5_ce1(grp_pool_2u_20u_24u_Pipeline_VITIS_LOOP_153_10_fu_439_buf_5_ce1),
    .buf_5_we1(grp_pool_2u_20u_24u_Pipeline_VITIS_LOOP_153_10_fu_439_buf_5_we1),
    .buf_5_d1(grp_pool_2u_20u_24u_Pipeline_VITIS_LOOP_153_10_fu_439_buf_5_d1),
    .buf_4_address0(grp_pool_2u_20u_24u_Pipeline_VITIS_LOOP_153_10_fu_439_buf_4_address0),
    .buf_4_ce0(grp_pool_2u_20u_24u_Pipeline_VITIS_LOOP_153_10_fu_439_buf_4_ce0),
    .buf_4_q0(buf_4_q0),
    .buf_4_address1(grp_pool_2u_20u_24u_Pipeline_VITIS_LOOP_153_10_fu_439_buf_4_address1),
    .buf_4_ce1(grp_pool_2u_20u_24u_Pipeline_VITIS_LOOP_153_10_fu_439_buf_4_ce1),
    .buf_4_we1(grp_pool_2u_20u_24u_Pipeline_VITIS_LOOP_153_10_fu_439_buf_4_we1),
    .buf_4_d1(grp_pool_2u_20u_24u_Pipeline_VITIS_LOOP_153_10_fu_439_buf_4_d1),
    .buf_3_address0(grp_pool_2u_20u_24u_Pipeline_VITIS_LOOP_153_10_fu_439_buf_3_address0),
    .buf_3_ce0(grp_pool_2u_20u_24u_Pipeline_VITIS_LOOP_153_10_fu_439_buf_3_ce0),
    .buf_3_q0(buf_3_q0),
    .buf_3_address1(grp_pool_2u_20u_24u_Pipeline_VITIS_LOOP_153_10_fu_439_buf_3_address1),
    .buf_3_ce1(grp_pool_2u_20u_24u_Pipeline_VITIS_LOOP_153_10_fu_439_buf_3_ce1),
    .buf_3_we1(grp_pool_2u_20u_24u_Pipeline_VITIS_LOOP_153_10_fu_439_buf_3_we1),
    .buf_3_d1(grp_pool_2u_20u_24u_Pipeline_VITIS_LOOP_153_10_fu_439_buf_3_d1),
    .buf_2_address0(grp_pool_2u_20u_24u_Pipeline_VITIS_LOOP_153_10_fu_439_buf_2_address0),
    .buf_2_ce0(grp_pool_2u_20u_24u_Pipeline_VITIS_LOOP_153_10_fu_439_buf_2_ce0),
    .buf_2_q0(buf_2_q0),
    .buf_2_address1(grp_pool_2u_20u_24u_Pipeline_VITIS_LOOP_153_10_fu_439_buf_2_address1),
    .buf_2_ce1(grp_pool_2u_20u_24u_Pipeline_VITIS_LOOP_153_10_fu_439_buf_2_ce1),
    .buf_2_we1(grp_pool_2u_20u_24u_Pipeline_VITIS_LOOP_153_10_fu_439_buf_2_we1),
    .buf_2_d1(grp_pool_2u_20u_24u_Pipeline_VITIS_LOOP_153_10_fu_439_buf_2_d1),
    .buf_1_address0(grp_pool_2u_20u_24u_Pipeline_VITIS_LOOP_153_10_fu_439_buf_1_address0),
    .buf_1_ce0(grp_pool_2u_20u_24u_Pipeline_VITIS_LOOP_153_10_fu_439_buf_1_ce0),
    .buf_1_q0(buf_1_q0),
    .buf_1_address1(grp_pool_2u_20u_24u_Pipeline_VITIS_LOOP_153_10_fu_439_buf_1_address1),
    .buf_1_ce1(grp_pool_2u_20u_24u_Pipeline_VITIS_LOOP_153_10_fu_439_buf_1_ce1),
    .buf_1_we1(grp_pool_2u_20u_24u_Pipeline_VITIS_LOOP_153_10_fu_439_buf_1_we1),
    .buf_1_d1(grp_pool_2u_20u_24u_Pipeline_VITIS_LOOP_153_10_fu_439_buf_1_d1),
    .buf_r_address0(grp_pool_2u_20u_24u_Pipeline_VITIS_LOOP_153_10_fu_439_buf_r_address0),
    .buf_r_ce0(grp_pool_2u_20u_24u_Pipeline_VITIS_LOOP_153_10_fu_439_buf_r_ce0),
    .buf_r_q0(buf_q0),
    .buf_r_address1(grp_pool_2u_20u_24u_Pipeline_VITIS_LOOP_153_10_fu_439_buf_r_address1),
    .buf_r_ce1(grp_pool_2u_20u_24u_Pipeline_VITIS_LOOP_153_10_fu_439_buf_r_ce1),
    .buf_r_we1(grp_pool_2u_20u_24u_Pipeline_VITIS_LOOP_153_10_fu_439_buf_r_we1),
    .buf_r_d1(grp_pool_2u_20u_24u_Pipeline_VITIS_LOOP_153_10_fu_439_buf_r_d1),
    .empty(trunc_ln142_reg_724),
    .acc_address1(grp_pool_2u_20u_24u_Pipeline_VITIS_LOOP_153_10_fu_439_acc_address1),
    .acc_ce1(grp_pool_2u_20u_24u_Pipeline_VITIS_LOOP_153_10_fu_439_acc_ce1),
    .acc_we1(grp_pool_2u_20u_24u_Pipeline_VITIS_LOOP_153_10_fu_439_acc_we1),
    .acc_d1(grp_pool_2u_20u_24u_Pipeline_VITIS_LOOP_153_10_fu_439_acc_d1),
    .acc_q1(acc_q1)
);

LeNet_wrapper_mul_31ns_32ns_63_2_1 #(
    .ID( 1 ),
    .NUM_STAGE( 2 ),
    .din0_WIDTH( 31 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 63 ))
mul_31ns_32ns_63_2_1_U168(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_457_p0),
    .din1(grp_fu_457_p1),
    .ce(1'b1),
    .dout(grp_fu_457_p2)
);

LeNet_wrapper_mul_32ns_31ns_63_2_1 #(
    .ID( 1 ),
    .NUM_STAGE( 2 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 31 ),
    .dout_WIDTH( 63 ))
mul_32ns_31ns_63_2_1_U169(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_461_p0),
    .din1(grp_fu_461_p1),
    .ce(1'b1),
    .dout(grp_fu_461_p2)
);

LeNet_wrapper_mul_32s_32s_32_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 32 ))
mul_32s_32s_32_1_1_U170(
    .din0(valIn_17_reg_623),
    .din1(valIn_15_reg_612),
    .dout(KER_size_0_fu_485_p2)
);

LeNet_wrapper_mul_32s_32s_32_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 32 ))
mul_32s_32s_32_1_1_U171(
    .din0(valIn_15_reg_612),
    .din1(KER_size_0_reg_641),
    .dout(KER_size_1_fu_527_p2)
);

LeNet_wrapper_mul_32s_32s_32_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 32 ))
mul_32s_32s_32_1_1_U172(
    .din0(valIn_16_reg_618),
    .din1(KER_size_1_reg_678),
    .dout(KER_bound_fu_531_p2)
);

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_CS_fsm <= ap_ST_fsm_state1;
    end else begin
        ap_CS_fsm <= ap_NS_fsm;
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_done_reg <= 1'b0;
    end else begin
        if ((ap_continue == 1'b1)) begin
            ap_done_reg <= 1'b0;
        end else if (((1'b1 == ap_CS_fsm_state31) & (1'b0 == ap_block_state31_on_subcall_done))) begin
            ap_done_reg <= 1'b1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        grp_pool_2u_20u_24u_Pipeline_VITIS_LOOP_123_1_fu_384_ap_start_reg <= 1'b0;
    end else begin
        if (((1'b1 == ap_CS_fsm_state8) & (1'b0 == ap_block_state8_ignore_call13))) begin
            grp_pool_2u_20u_24u_Pipeline_VITIS_LOOP_123_1_fu_384_ap_start_reg <= 1'b1;
        end else if ((grp_pool_2u_20u_24u_Pipeline_VITIS_LOOP_123_1_fu_384_ap_ready == 1'b1)) begin
            grp_pool_2u_20u_24u_Pipeline_VITIS_LOOP_123_1_fu_384_ap_start_reg <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        grp_pool_2u_20u_24u_Pipeline_VITIS_LOOP_144_8_VITIS_LOOP_145_9_fu_409_ap_start_reg <= 1'b0;
    end else begin
        if (((icmp_ln141_fu_563_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state34))) begin
            grp_pool_2u_20u_24u_Pipeline_VITIS_LOOP_144_8_VITIS_LOOP_145_9_fu_409_ap_start_reg <= 1'b1;
        end else if ((grp_pool_2u_20u_24u_Pipeline_VITIS_LOOP_144_8_VITIS_LOOP_145_9_fu_409_ap_ready == 1'b1)) begin
            grp_pool_2u_20u_24u_Pipeline_VITIS_LOOP_144_8_VITIS_LOOP_145_9_fu_409_ap_start_reg <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        grp_pool_2u_20u_24u_Pipeline_VITIS_LOOP_153_10_fu_439_ap_start_reg <= 1'b0;
    end else begin
        if ((1'b1 == ap_CS_fsm_state36)) begin
            grp_pool_2u_20u_24u_Pipeline_VITIS_LOOP_153_10_fu_439_ap_start_reg <= 1'b1;
        end else if ((grp_pool_2u_20u_24u_Pipeline_VITIS_LOOP_153_10_fu_439_ap_ready == 1'b1)) begin
            grp_pool_2u_20u_24u_Pipeline_VITIS_LOOP_153_10_fu_439_ap_start_reg <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        grp_pool_2u_20u_24u_Pipeline_VITIS_LOOP_167_11_VITIS_LOOP_168_12_fu_418_ap_start_reg <= 1'b0;
    end else begin
        if (((icmp_ln141_fu_563_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state34))) begin
            grp_pool_2u_20u_24u_Pipeline_VITIS_LOOP_167_11_VITIS_LOOP_168_12_fu_418_ap_start_reg <= 1'b1;
        end else if ((grp_pool_2u_20u_24u_Pipeline_VITIS_LOOP_167_11_VITIS_LOOP_168_12_fu_418_ap_ready == 1'b1)) begin
            grp_pool_2u_20u_24u_Pipeline_VITIS_LOOP_167_11_VITIS_LOOP_168_12_fu_418_ap_start_reg <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        grp_pool_2u_20u_24u_Pipeline_VITIS_LOOP_194_13_fu_400_ap_start_reg <= 1'b0;
    end else begin
        if ((1'b1 == ap_CS_fsm_state30)) begin
            grp_pool_2u_20u_24u_Pipeline_VITIS_LOOP_194_13_fu_400_ap_start_reg <= 1'b1;
        end else if ((grp_pool_2u_20u_24u_Pipeline_VITIS_LOOP_194_13_fu_400_ap_ready == 1'b1)) begin
            grp_pool_2u_20u_24u_Pipeline_VITIS_LOOP_194_13_fu_400_ap_start_reg <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        start_once_reg <= 1'b0;
    end else begin
        if (((internal_ap_ready == 1'b0) & (real_start == 1'b1))) begin
            start_once_reg <= 1'b1;
        end else if ((internal_ap_ready == 1'b1)) begin
            start_once_reg <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state27) & (icmp_ln137_reg_637 == 1'd1))) begin
        indvar_flatten20_fu_174 <= 63'd0;
    end else if (((icmp_ln141_fu_563_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state34))) begin
        indvar_flatten20_fu_174 <= add_ln139_reg_711;
    end
end

always @ (posedge ap_clk) begin
    if (((grp_pool_2u_20u_24u_Pipeline_VITIS_LOOP_153_10_fu_439_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state37))) begin
        indvar_flatten6_reg_362 <= add_ln141_reg_719;
    end else if (((icmp_ln139_fu_552_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state33))) begin
        indvar_flatten6_reg_362 <= 32'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((grp_pool_2u_20u_24u_Pipeline_VITIS_LOOP_153_10_fu_439_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state37))) begin
        xp_reg_373 <= add_ln142_reg_729;
    end else if (((icmp_ln139_fu_552_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state33))) begin
        xp_reg_373 <= 31'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln109_fu_465_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state8) & (1'b0 == ap_block_state8))) begin
        IFMCH_curr_1 <= valIn_17_reg_623;
        IFMDim_curr_1 <= valIn_18_reg_629;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state29)) begin
        KER_bound_reg_683 <= KER_bound_fu_531_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state27)) begin
        KER_size_0_reg_641 <= KER_size_0_fu_485_p2;
        trunc_ln_reg_653 <= {{IFMDim_curr_1[31:1]}};
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state28)) begin
        KER_size_1_reg_678 <= KER_size_1_fu_527_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state33)) begin
        add_ln139_reg_711 <= add_ln139_fu_557_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state34)) begin
        add_ln141_reg_719 <= add_ln141_fu_568_p2;
        add_ln142_reg_729 <= add_ln142_fu_591_p2;
        trunc_ln142_reg_724 <= trunc_ln142_fu_587_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state8) & (1'b0 == ap_block_state8))) begin
        icmp_ln137_reg_637 <= icmp_ln137_fu_480_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state32)) begin
        mul_ln138_2_reg_703 <= grp_fu_461_p2;
        mul_ln138_reg_698 <= grp_fu_457_p2;
        tmp_5_reg_688[32 : 1] <= tmp_5_fu_535_p3[32 : 1];
        tmp_7_reg_693[31 : 1] <= tmp_7_fu_542_p3[31 : 1];
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state1) & (1'b0 == ap_block_state1))) begin
        valIn_13_reg_601 <= connect_2_dout;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state2) & (1'b0 == ap_block_state2))) begin
        valIn_14_reg_607 <= connect_2_dout;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state3) & (1'b0 == ap_block_state3))) begin
        valIn_15_reg_612 <= connect_2_dout;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state4) & (1'b0 == ap_block_state4))) begin
        valIn_16_reg_618 <= connect_2_dout;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state6) & (1'b0 == ap_block_state6))) begin
        valIn_17_reg_623 <= connect_2_dout;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state7) & (1'b0 == ap_block_state7))) begin
        valIn_18_reg_629 <= connect_2_dout;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state27)) begin
        acc_address1 = 64'd19;
    end else if ((1'b1 == ap_CS_fsm_state26)) begin
        acc_address1 = 64'd18;
    end else if ((1'b1 == ap_CS_fsm_state25)) begin
        acc_address1 = 64'd17;
    end else if ((1'b1 == ap_CS_fsm_state24)) begin
        acc_address1 = 64'd16;
    end else if ((1'b1 == ap_CS_fsm_state23)) begin
        acc_address1 = 64'd15;
    end else if ((1'b1 == ap_CS_fsm_state22)) begin
        acc_address1 = 64'd14;
    end else if ((1'b1 == ap_CS_fsm_state21)) begin
        acc_address1 = 64'd13;
    end else if ((1'b1 == ap_CS_fsm_state20)) begin
        acc_address1 = 64'd12;
    end else if ((1'b1 == ap_CS_fsm_state19)) begin
        acc_address1 = 64'd11;
    end else if ((1'b1 == ap_CS_fsm_state18)) begin
        acc_address1 = 64'd10;
    end else if ((1'b1 == ap_CS_fsm_state17)) begin
        acc_address1 = 64'd9;
    end else if ((1'b1 == ap_CS_fsm_state16)) begin
        acc_address1 = 64'd8;
    end else if ((1'b1 == ap_CS_fsm_state15)) begin
        acc_address1 = 64'd7;
    end else if ((1'b1 == ap_CS_fsm_state14)) begin
        acc_address1 = 64'd6;
    end else if ((1'b1 == ap_CS_fsm_state13)) begin
        acc_address1 = 64'd5;
    end else if ((1'b1 == ap_CS_fsm_state12)) begin
        acc_address1 = 64'd4;
    end else if ((1'b1 == ap_CS_fsm_state11)) begin
        acc_address1 = 64'd3;
    end else if ((1'b1 == ap_CS_fsm_state10)) begin
        acc_address1 = 64'd2;
    end else if ((1'b1 == ap_CS_fsm_state9)) begin
        acc_address1 = 64'd1;
    end else if ((1'b1 == ap_CS_fsm_state8)) begin
        acc_address1 = 64'd0;
    end else if ((1'b1 == ap_CS_fsm_state37)) begin
        acc_address1 = grp_pool_2u_20u_24u_Pipeline_VITIS_LOOP_153_10_fu_439_acc_address1;
    end else if ((1'b1 == ap_CS_fsm_state38)) begin
        acc_address1 = grp_pool_2u_20u_24u_Pipeline_VITIS_LOOP_167_11_VITIS_LOOP_168_12_fu_418_acc_address1;
    end else if ((1'b1 == ap_CS_fsm_state35)) begin
        acc_address1 = grp_pool_2u_20u_24u_Pipeline_VITIS_LOOP_144_8_VITIS_LOOP_145_9_fu_409_acc_address1;
    end else begin
        acc_address1 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state35)) begin
        acc_ce0 = grp_pool_2u_20u_24u_Pipeline_VITIS_LOOP_144_8_VITIS_LOOP_145_9_fu_409_acc_ce0;
    end else begin
        acc_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state26) | (1'b1 == ap_CS_fsm_state25) | (1'b1 == ap_CS_fsm_state24) | (1'b1 == ap_CS_fsm_state23) | (1'b1 == ap_CS_fsm_state22) | (1'b1 == ap_CS_fsm_state21) | (1'b1 == ap_CS_fsm_state20) | (1'b1 == ap_CS_fsm_state19) | (1'b1 == ap_CS_fsm_state18) | (1'b1 == ap_CS_fsm_state17) | (1'b1 == ap_CS_fsm_state16) | (1'b1 == ap_CS_fsm_state15) | (1'b1 == ap_CS_fsm_state14) | (1'b1 == ap_CS_fsm_state13) | (1'b1 == ap_CS_fsm_state12) | (1'b1 == ap_CS_fsm_state11) | (1'b1 == ap_CS_fsm_state10) | (1'b1 == ap_CS_fsm_state27) | ((grp_pool_2u_20u_24u_Pipeline_VITIS_LOOP_123_1_fu_384_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state9)) | ((1'b1 == ap_CS_fsm_state8) & (1'b0 == ap_block_state8)))) begin
        acc_ce1 = 1'b1;
    end else if ((1'b1 == ap_CS_fsm_state37)) begin
        acc_ce1 = grp_pool_2u_20u_24u_Pipeline_VITIS_LOOP_153_10_fu_439_acc_ce1;
    end else if ((1'b1 == ap_CS_fsm_state38)) begin
        acc_ce1 = grp_pool_2u_20u_24u_Pipeline_VITIS_LOOP_167_11_VITIS_LOOP_168_12_fu_418_acc_ce1;
    end else if ((1'b1 == ap_CS_fsm_state35)) begin
        acc_ce1 = grp_pool_2u_20u_24u_Pipeline_VITIS_LOOP_144_8_VITIS_LOOP_145_9_fu_409_acc_ce1;
    end else begin
        acc_ce1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state26) | (1'b1 == ap_CS_fsm_state25) | (1'b1 == ap_CS_fsm_state24) | (1'b1 == ap_CS_fsm_state23) | (1'b1 == ap_CS_fsm_state22) | (1'b1 == ap_CS_fsm_state21) | (1'b1 == ap_CS_fsm_state20) | (1'b1 == ap_CS_fsm_state19) | (1'b1 == ap_CS_fsm_state18) | (1'b1 == ap_CS_fsm_state17) | (1'b1 == ap_CS_fsm_state16) | (1'b1 == ap_CS_fsm_state15) | (1'b1 == ap_CS_fsm_state14) | (1'b1 == ap_CS_fsm_state13) | (1'b1 == ap_CS_fsm_state12) | (1'b1 == ap_CS_fsm_state11) | (1'b1 == ap_CS_fsm_state10) | (1'b1 == ap_CS_fsm_state9) | (1'b1 == ap_CS_fsm_state27) | (1'b1 == ap_CS_fsm_state8))) begin
        acc_d1 = 32'd4293967297;
    end else if ((1'b1 == ap_CS_fsm_state37)) begin
        acc_d1 = grp_pool_2u_20u_24u_Pipeline_VITIS_LOOP_153_10_fu_439_acc_d1;
    end else if ((1'b1 == ap_CS_fsm_state38)) begin
        acc_d1 = grp_pool_2u_20u_24u_Pipeline_VITIS_LOOP_167_11_VITIS_LOOP_168_12_fu_418_acc_d1;
    end else if ((1'b1 == ap_CS_fsm_state35)) begin
        acc_d1 = grp_pool_2u_20u_24u_Pipeline_VITIS_LOOP_144_8_VITIS_LOOP_145_9_fu_409_acc_d1;
    end else begin
        acc_d1 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state26) | (1'b1 == ap_CS_fsm_state25) | (1'b1 == ap_CS_fsm_state24) | (1'b1 == ap_CS_fsm_state23) | (1'b1 == ap_CS_fsm_state22) | (1'b1 == ap_CS_fsm_state21) | (1'b1 == ap_CS_fsm_state20) | (1'b1 == ap_CS_fsm_state19) | (1'b1 == ap_CS_fsm_state18) | (1'b1 == ap_CS_fsm_state17) | (1'b1 == ap_CS_fsm_state16) | (1'b1 == ap_CS_fsm_state15) | (1'b1 == ap_CS_fsm_state14) | (1'b1 == ap_CS_fsm_state13) | (1'b1 == ap_CS_fsm_state12) | (1'b1 == ap_CS_fsm_state11) | (1'b1 == ap_CS_fsm_state10) | (1'b1 == ap_CS_fsm_state27) | ((grp_pool_2u_20u_24u_Pipeline_VITIS_LOOP_123_1_fu_384_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state9)) | ((1'b1 == ap_CS_fsm_state8) & (1'b0 == ap_block_state8)))) begin
        acc_we1 = 1'b1;
    end else if ((1'b1 == ap_CS_fsm_state37)) begin
        acc_we1 = grp_pool_2u_20u_24u_Pipeline_VITIS_LOOP_153_10_fu_439_acc_we1;
    end else if ((1'b1 == ap_CS_fsm_state38)) begin
        acc_we1 = grp_pool_2u_20u_24u_Pipeline_VITIS_LOOP_167_11_VITIS_LOOP_168_12_fu_418_acc_we1;
    end else if ((1'b1 == ap_CS_fsm_state35)) begin
        acc_we1 = grp_pool_2u_20u_24u_Pipeline_VITIS_LOOP_144_8_VITIS_LOOP_145_9_fu_409_acc_we1;
    end else begin
        acc_we1 = 1'b0;
    end
end

assign ap_ST_fsm_state10_blk = 1'b0;

assign ap_ST_fsm_state11_blk = 1'b0;

assign ap_ST_fsm_state12_blk = 1'b0;

assign ap_ST_fsm_state13_blk = 1'b0;

assign ap_ST_fsm_state14_blk = 1'b0;

assign ap_ST_fsm_state15_blk = 1'b0;

assign ap_ST_fsm_state16_blk = 1'b0;

assign ap_ST_fsm_state17_blk = 1'b0;

assign ap_ST_fsm_state18_blk = 1'b0;

assign ap_ST_fsm_state19_blk = 1'b0;

always @ (*) begin
    if ((1'b1 == ap_block_state1)) begin
        ap_ST_fsm_state1_blk = 1'b1;
    end else begin
        ap_ST_fsm_state1_blk = 1'b0;
    end
end

assign ap_ST_fsm_state20_blk = 1'b0;

assign ap_ST_fsm_state21_blk = 1'b0;

assign ap_ST_fsm_state22_blk = 1'b0;

assign ap_ST_fsm_state23_blk = 1'b0;

assign ap_ST_fsm_state24_blk = 1'b0;

assign ap_ST_fsm_state25_blk = 1'b0;

assign ap_ST_fsm_state26_blk = 1'b0;

assign ap_ST_fsm_state27_blk = 1'b0;

assign ap_ST_fsm_state28_blk = 1'b0;

assign ap_ST_fsm_state29_blk = 1'b0;

always @ (*) begin
    if ((1'b1 == ap_block_state2)) begin
        ap_ST_fsm_state2_blk = 1'b1;
    end else begin
        ap_ST_fsm_state2_blk = 1'b0;
    end
end

assign ap_ST_fsm_state30_blk = 1'b0;

always @ (*) begin
    if ((1'b1 == ap_block_state31_on_subcall_done)) begin
        ap_ST_fsm_state31_blk = 1'b1;
    end else begin
        ap_ST_fsm_state31_blk = 1'b0;
    end
end

assign ap_ST_fsm_state32_blk = 1'b0;

assign ap_ST_fsm_state33_blk = 1'b0;

assign ap_ST_fsm_state34_blk = 1'b0;

always @ (*) begin
    if ((grp_pool_2u_20u_24u_Pipeline_VITIS_LOOP_144_8_VITIS_LOOP_145_9_fu_409_ap_done == 1'b0)) begin
        ap_ST_fsm_state35_blk = 1'b1;
    end else begin
        ap_ST_fsm_state35_blk = 1'b0;
    end
end

assign ap_ST_fsm_state36_blk = 1'b0;

always @ (*) begin
    if ((grp_pool_2u_20u_24u_Pipeline_VITIS_LOOP_153_10_fu_439_ap_done == 1'b0)) begin
        ap_ST_fsm_state37_blk = 1'b1;
    end else begin
        ap_ST_fsm_state37_blk = 1'b0;
    end
end

always @ (*) begin
    if ((grp_pool_2u_20u_24u_Pipeline_VITIS_LOOP_167_11_VITIS_LOOP_168_12_fu_418_ap_done == 1'b0)) begin
        ap_ST_fsm_state38_blk = 1'b1;
    end else begin
        ap_ST_fsm_state38_blk = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_block_state3)) begin
        ap_ST_fsm_state3_blk = 1'b1;
    end else begin
        ap_ST_fsm_state3_blk = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_block_state4)) begin
        ap_ST_fsm_state4_blk = 1'b1;
    end else begin
        ap_ST_fsm_state4_blk = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_block_state5)) begin
        ap_ST_fsm_state5_blk = 1'b1;
    end else begin
        ap_ST_fsm_state5_blk = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_block_state6)) begin
        ap_ST_fsm_state6_blk = 1'b1;
    end else begin
        ap_ST_fsm_state6_blk = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_block_state7)) begin
        ap_ST_fsm_state7_blk = 1'b1;
    end else begin
        ap_ST_fsm_state7_blk = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_block_state8)) begin
        ap_ST_fsm_state8_blk = 1'b1;
    end else begin
        ap_ST_fsm_state8_blk = 1'b0;
    end
end

always @ (*) begin
    if ((grp_pool_2u_20u_24u_Pipeline_VITIS_LOOP_123_1_fu_384_ap_done == 1'b0)) begin
        ap_ST_fsm_state9_blk = 1'b1;
    end else begin
        ap_ST_fsm_state9_blk = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state31) & (1'b0 == ap_block_state31_on_subcall_done))) begin
        ap_done = 1'b1;
    end else begin
        ap_done = ap_done_reg;
    end
end

always @ (*) begin
    if (((real_start == 1'b0) & (1'b1 == ap_CS_fsm_state1))) begin
        ap_idle = 1'b1;
    end else begin
        ap_idle = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state37)) begin
        buf_10_address0 = grp_pool_2u_20u_24u_Pipeline_VITIS_LOOP_153_10_fu_439_buf_10_address0;
    end else if ((1'b1 == ap_CS_fsm_state38)) begin
        buf_10_address0 = grp_pool_2u_20u_24u_Pipeline_VITIS_LOOP_167_11_VITIS_LOOP_168_12_fu_418_buf_10_address0;
    end else begin
        buf_10_address0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state37)) begin
        buf_10_address1 = grp_pool_2u_20u_24u_Pipeline_VITIS_LOOP_153_10_fu_439_buf_10_address1;
    end else if ((1'b1 == ap_CS_fsm_state38)) begin
        buf_10_address1 = grp_pool_2u_20u_24u_Pipeline_VITIS_LOOP_167_11_VITIS_LOOP_168_12_fu_418_buf_10_address1;
    end else if ((1'b1 == ap_CS_fsm_state9)) begin
        buf_10_address1 = grp_pool_2u_20u_24u_Pipeline_VITIS_LOOP_123_1_fu_384_buf_10_address1;
    end else begin
        buf_10_address1 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state37)) begin
        buf_10_ce0 = grp_pool_2u_20u_24u_Pipeline_VITIS_LOOP_153_10_fu_439_buf_10_ce0;
    end else if ((1'b1 == ap_CS_fsm_state38)) begin
        buf_10_ce0 = grp_pool_2u_20u_24u_Pipeline_VITIS_LOOP_167_11_VITIS_LOOP_168_12_fu_418_buf_10_ce0;
    end else begin
        buf_10_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state37)) begin
        buf_10_ce1 = grp_pool_2u_20u_24u_Pipeline_VITIS_LOOP_153_10_fu_439_buf_10_ce1;
    end else if ((1'b1 == ap_CS_fsm_state38)) begin
        buf_10_ce1 = grp_pool_2u_20u_24u_Pipeline_VITIS_LOOP_167_11_VITIS_LOOP_168_12_fu_418_buf_10_ce1;
    end else if ((1'b1 == ap_CS_fsm_state9)) begin
        buf_10_ce1 = grp_pool_2u_20u_24u_Pipeline_VITIS_LOOP_123_1_fu_384_buf_10_ce1;
    end else begin
        buf_10_ce1 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state37)) begin
        buf_10_d1 = grp_pool_2u_20u_24u_Pipeline_VITIS_LOOP_153_10_fu_439_buf_10_d1;
    end else if ((1'b1 == ap_CS_fsm_state38)) begin
        buf_10_d1 = grp_pool_2u_20u_24u_Pipeline_VITIS_LOOP_167_11_VITIS_LOOP_168_12_fu_418_buf_10_d1;
    end else if ((1'b1 == ap_CS_fsm_state9)) begin
        buf_10_d1 = grp_pool_2u_20u_24u_Pipeline_VITIS_LOOP_123_1_fu_384_buf_10_d1;
    end else begin
        buf_10_d1 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state37)) begin
        buf_10_we1 = grp_pool_2u_20u_24u_Pipeline_VITIS_LOOP_153_10_fu_439_buf_10_we1;
    end else if ((1'b1 == ap_CS_fsm_state38)) begin
        buf_10_we1 = grp_pool_2u_20u_24u_Pipeline_VITIS_LOOP_167_11_VITIS_LOOP_168_12_fu_418_buf_10_we1;
    end else if ((1'b1 == ap_CS_fsm_state9)) begin
        buf_10_we1 = grp_pool_2u_20u_24u_Pipeline_VITIS_LOOP_123_1_fu_384_buf_10_we1;
    end else begin
        buf_10_we1 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state37)) begin
        buf_11_address0 = grp_pool_2u_20u_24u_Pipeline_VITIS_LOOP_153_10_fu_439_buf_11_address0;
    end else if ((1'b1 == ap_CS_fsm_state38)) begin
        buf_11_address0 = grp_pool_2u_20u_24u_Pipeline_VITIS_LOOP_167_11_VITIS_LOOP_168_12_fu_418_buf_11_address0;
    end else begin
        buf_11_address0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state37)) begin
        buf_11_address1 = grp_pool_2u_20u_24u_Pipeline_VITIS_LOOP_153_10_fu_439_buf_11_address1;
    end else if ((1'b1 == ap_CS_fsm_state38)) begin
        buf_11_address1 = grp_pool_2u_20u_24u_Pipeline_VITIS_LOOP_167_11_VITIS_LOOP_168_12_fu_418_buf_11_address1;
    end else if ((1'b1 == ap_CS_fsm_state9)) begin
        buf_11_address1 = grp_pool_2u_20u_24u_Pipeline_VITIS_LOOP_123_1_fu_384_buf_11_address1;
    end else begin
        buf_11_address1 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state37)) begin
        buf_11_ce0 = grp_pool_2u_20u_24u_Pipeline_VITIS_LOOP_153_10_fu_439_buf_11_ce0;
    end else if ((1'b1 == ap_CS_fsm_state38)) begin
        buf_11_ce0 = grp_pool_2u_20u_24u_Pipeline_VITIS_LOOP_167_11_VITIS_LOOP_168_12_fu_418_buf_11_ce0;
    end else begin
        buf_11_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state37)) begin
        buf_11_ce1 = grp_pool_2u_20u_24u_Pipeline_VITIS_LOOP_153_10_fu_439_buf_11_ce1;
    end else if ((1'b1 == ap_CS_fsm_state38)) begin
        buf_11_ce1 = grp_pool_2u_20u_24u_Pipeline_VITIS_LOOP_167_11_VITIS_LOOP_168_12_fu_418_buf_11_ce1;
    end else if ((1'b1 == ap_CS_fsm_state9)) begin
        buf_11_ce1 = grp_pool_2u_20u_24u_Pipeline_VITIS_LOOP_123_1_fu_384_buf_11_ce1;
    end else begin
        buf_11_ce1 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state37)) begin
        buf_11_d1 = grp_pool_2u_20u_24u_Pipeline_VITIS_LOOP_153_10_fu_439_buf_11_d1;
    end else if ((1'b1 == ap_CS_fsm_state38)) begin
        buf_11_d1 = grp_pool_2u_20u_24u_Pipeline_VITIS_LOOP_167_11_VITIS_LOOP_168_12_fu_418_buf_11_d1;
    end else if ((1'b1 == ap_CS_fsm_state9)) begin
        buf_11_d1 = grp_pool_2u_20u_24u_Pipeline_VITIS_LOOP_123_1_fu_384_buf_11_d1;
    end else begin
        buf_11_d1 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state37)) begin
        buf_11_we1 = grp_pool_2u_20u_24u_Pipeline_VITIS_LOOP_153_10_fu_439_buf_11_we1;
    end else if ((1'b1 == ap_CS_fsm_state38)) begin
        buf_11_we1 = grp_pool_2u_20u_24u_Pipeline_VITIS_LOOP_167_11_VITIS_LOOP_168_12_fu_418_buf_11_we1;
    end else if ((1'b1 == ap_CS_fsm_state9)) begin
        buf_11_we1 = grp_pool_2u_20u_24u_Pipeline_VITIS_LOOP_123_1_fu_384_buf_11_we1;
    end else begin
        buf_11_we1 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state37)) begin
        buf_1_address0 = grp_pool_2u_20u_24u_Pipeline_VITIS_LOOP_153_10_fu_439_buf_1_address0;
    end else if ((1'b1 == ap_CS_fsm_state38)) begin
        buf_1_address0 = grp_pool_2u_20u_24u_Pipeline_VITIS_LOOP_167_11_VITIS_LOOP_168_12_fu_418_buf_1_address0;
    end else begin
        buf_1_address0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state37)) begin
        buf_1_address1 = grp_pool_2u_20u_24u_Pipeline_VITIS_LOOP_153_10_fu_439_buf_1_address1;
    end else if ((1'b1 == ap_CS_fsm_state38)) begin
        buf_1_address1 = grp_pool_2u_20u_24u_Pipeline_VITIS_LOOP_167_11_VITIS_LOOP_168_12_fu_418_buf_1_address1;
    end else if ((1'b1 == ap_CS_fsm_state9)) begin
        buf_1_address1 = grp_pool_2u_20u_24u_Pipeline_VITIS_LOOP_123_1_fu_384_buf_1_address1;
    end else begin
        buf_1_address1 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state37)) begin
        buf_1_ce0 = grp_pool_2u_20u_24u_Pipeline_VITIS_LOOP_153_10_fu_439_buf_1_ce0;
    end else if ((1'b1 == ap_CS_fsm_state38)) begin
        buf_1_ce0 = grp_pool_2u_20u_24u_Pipeline_VITIS_LOOP_167_11_VITIS_LOOP_168_12_fu_418_buf_1_ce0;
    end else begin
        buf_1_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state37)) begin
        buf_1_ce1 = grp_pool_2u_20u_24u_Pipeline_VITIS_LOOP_153_10_fu_439_buf_1_ce1;
    end else if ((1'b1 == ap_CS_fsm_state38)) begin
        buf_1_ce1 = grp_pool_2u_20u_24u_Pipeline_VITIS_LOOP_167_11_VITIS_LOOP_168_12_fu_418_buf_1_ce1;
    end else if ((1'b1 == ap_CS_fsm_state9)) begin
        buf_1_ce1 = grp_pool_2u_20u_24u_Pipeline_VITIS_LOOP_123_1_fu_384_buf_1_ce1;
    end else begin
        buf_1_ce1 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state37)) begin
        buf_1_d1 = grp_pool_2u_20u_24u_Pipeline_VITIS_LOOP_153_10_fu_439_buf_1_d1;
    end else if ((1'b1 == ap_CS_fsm_state38)) begin
        buf_1_d1 = grp_pool_2u_20u_24u_Pipeline_VITIS_LOOP_167_11_VITIS_LOOP_168_12_fu_418_buf_1_d1;
    end else if ((1'b1 == ap_CS_fsm_state9)) begin
        buf_1_d1 = grp_pool_2u_20u_24u_Pipeline_VITIS_LOOP_123_1_fu_384_buf_1_d1;
    end else begin
        buf_1_d1 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state37)) begin
        buf_1_we1 = grp_pool_2u_20u_24u_Pipeline_VITIS_LOOP_153_10_fu_439_buf_1_we1;
    end else if ((1'b1 == ap_CS_fsm_state38)) begin
        buf_1_we1 = grp_pool_2u_20u_24u_Pipeline_VITIS_LOOP_167_11_VITIS_LOOP_168_12_fu_418_buf_1_we1;
    end else if ((1'b1 == ap_CS_fsm_state9)) begin
        buf_1_we1 = grp_pool_2u_20u_24u_Pipeline_VITIS_LOOP_123_1_fu_384_buf_1_we1;
    end else begin
        buf_1_we1 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state37)) begin
        buf_2_address0 = grp_pool_2u_20u_24u_Pipeline_VITIS_LOOP_153_10_fu_439_buf_2_address0;
    end else if ((1'b1 == ap_CS_fsm_state38)) begin
        buf_2_address0 = grp_pool_2u_20u_24u_Pipeline_VITIS_LOOP_167_11_VITIS_LOOP_168_12_fu_418_buf_2_address0;
    end else begin
        buf_2_address0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state37)) begin
        buf_2_address1 = grp_pool_2u_20u_24u_Pipeline_VITIS_LOOP_153_10_fu_439_buf_2_address1;
    end else if ((1'b1 == ap_CS_fsm_state38)) begin
        buf_2_address1 = grp_pool_2u_20u_24u_Pipeline_VITIS_LOOP_167_11_VITIS_LOOP_168_12_fu_418_buf_2_address1;
    end else if ((1'b1 == ap_CS_fsm_state9)) begin
        buf_2_address1 = grp_pool_2u_20u_24u_Pipeline_VITIS_LOOP_123_1_fu_384_buf_2_address1;
    end else begin
        buf_2_address1 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state37)) begin
        buf_2_ce0 = grp_pool_2u_20u_24u_Pipeline_VITIS_LOOP_153_10_fu_439_buf_2_ce0;
    end else if ((1'b1 == ap_CS_fsm_state38)) begin
        buf_2_ce0 = grp_pool_2u_20u_24u_Pipeline_VITIS_LOOP_167_11_VITIS_LOOP_168_12_fu_418_buf_2_ce0;
    end else begin
        buf_2_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state37)) begin
        buf_2_ce1 = grp_pool_2u_20u_24u_Pipeline_VITIS_LOOP_153_10_fu_439_buf_2_ce1;
    end else if ((1'b1 == ap_CS_fsm_state38)) begin
        buf_2_ce1 = grp_pool_2u_20u_24u_Pipeline_VITIS_LOOP_167_11_VITIS_LOOP_168_12_fu_418_buf_2_ce1;
    end else if ((1'b1 == ap_CS_fsm_state9)) begin
        buf_2_ce1 = grp_pool_2u_20u_24u_Pipeline_VITIS_LOOP_123_1_fu_384_buf_2_ce1;
    end else begin
        buf_2_ce1 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state37)) begin
        buf_2_d1 = grp_pool_2u_20u_24u_Pipeline_VITIS_LOOP_153_10_fu_439_buf_2_d1;
    end else if ((1'b1 == ap_CS_fsm_state38)) begin
        buf_2_d1 = grp_pool_2u_20u_24u_Pipeline_VITIS_LOOP_167_11_VITIS_LOOP_168_12_fu_418_buf_2_d1;
    end else if ((1'b1 == ap_CS_fsm_state9)) begin
        buf_2_d1 = grp_pool_2u_20u_24u_Pipeline_VITIS_LOOP_123_1_fu_384_buf_2_d1;
    end else begin
        buf_2_d1 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state37)) begin
        buf_2_we1 = grp_pool_2u_20u_24u_Pipeline_VITIS_LOOP_153_10_fu_439_buf_2_we1;
    end else if ((1'b1 == ap_CS_fsm_state38)) begin
        buf_2_we1 = grp_pool_2u_20u_24u_Pipeline_VITIS_LOOP_167_11_VITIS_LOOP_168_12_fu_418_buf_2_we1;
    end else if ((1'b1 == ap_CS_fsm_state9)) begin
        buf_2_we1 = grp_pool_2u_20u_24u_Pipeline_VITIS_LOOP_123_1_fu_384_buf_2_we1;
    end else begin
        buf_2_we1 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state37)) begin
        buf_3_address0 = grp_pool_2u_20u_24u_Pipeline_VITIS_LOOP_153_10_fu_439_buf_3_address0;
    end else if ((1'b1 == ap_CS_fsm_state38)) begin
        buf_3_address0 = grp_pool_2u_20u_24u_Pipeline_VITIS_LOOP_167_11_VITIS_LOOP_168_12_fu_418_buf_3_address0;
    end else begin
        buf_3_address0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state37)) begin
        buf_3_address1 = grp_pool_2u_20u_24u_Pipeline_VITIS_LOOP_153_10_fu_439_buf_3_address1;
    end else if ((1'b1 == ap_CS_fsm_state38)) begin
        buf_3_address1 = grp_pool_2u_20u_24u_Pipeline_VITIS_LOOP_167_11_VITIS_LOOP_168_12_fu_418_buf_3_address1;
    end else if ((1'b1 == ap_CS_fsm_state9)) begin
        buf_3_address1 = grp_pool_2u_20u_24u_Pipeline_VITIS_LOOP_123_1_fu_384_buf_3_address1;
    end else begin
        buf_3_address1 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state37)) begin
        buf_3_ce0 = grp_pool_2u_20u_24u_Pipeline_VITIS_LOOP_153_10_fu_439_buf_3_ce0;
    end else if ((1'b1 == ap_CS_fsm_state38)) begin
        buf_3_ce0 = grp_pool_2u_20u_24u_Pipeline_VITIS_LOOP_167_11_VITIS_LOOP_168_12_fu_418_buf_3_ce0;
    end else begin
        buf_3_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state37)) begin
        buf_3_ce1 = grp_pool_2u_20u_24u_Pipeline_VITIS_LOOP_153_10_fu_439_buf_3_ce1;
    end else if ((1'b1 == ap_CS_fsm_state38)) begin
        buf_3_ce1 = grp_pool_2u_20u_24u_Pipeline_VITIS_LOOP_167_11_VITIS_LOOP_168_12_fu_418_buf_3_ce1;
    end else if ((1'b1 == ap_CS_fsm_state9)) begin
        buf_3_ce1 = grp_pool_2u_20u_24u_Pipeline_VITIS_LOOP_123_1_fu_384_buf_3_ce1;
    end else begin
        buf_3_ce1 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state37)) begin
        buf_3_d1 = grp_pool_2u_20u_24u_Pipeline_VITIS_LOOP_153_10_fu_439_buf_3_d1;
    end else if ((1'b1 == ap_CS_fsm_state38)) begin
        buf_3_d1 = grp_pool_2u_20u_24u_Pipeline_VITIS_LOOP_167_11_VITIS_LOOP_168_12_fu_418_buf_3_d1;
    end else if ((1'b1 == ap_CS_fsm_state9)) begin
        buf_3_d1 = grp_pool_2u_20u_24u_Pipeline_VITIS_LOOP_123_1_fu_384_buf_3_d1;
    end else begin
        buf_3_d1 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state37)) begin
        buf_3_we1 = grp_pool_2u_20u_24u_Pipeline_VITIS_LOOP_153_10_fu_439_buf_3_we1;
    end else if ((1'b1 == ap_CS_fsm_state38)) begin
        buf_3_we1 = grp_pool_2u_20u_24u_Pipeline_VITIS_LOOP_167_11_VITIS_LOOP_168_12_fu_418_buf_3_we1;
    end else if ((1'b1 == ap_CS_fsm_state9)) begin
        buf_3_we1 = grp_pool_2u_20u_24u_Pipeline_VITIS_LOOP_123_1_fu_384_buf_3_we1;
    end else begin
        buf_3_we1 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state37)) begin
        buf_4_address0 = grp_pool_2u_20u_24u_Pipeline_VITIS_LOOP_153_10_fu_439_buf_4_address0;
    end else if ((1'b1 == ap_CS_fsm_state38)) begin
        buf_4_address0 = grp_pool_2u_20u_24u_Pipeline_VITIS_LOOP_167_11_VITIS_LOOP_168_12_fu_418_buf_4_address0;
    end else begin
        buf_4_address0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state37)) begin
        buf_4_address1 = grp_pool_2u_20u_24u_Pipeline_VITIS_LOOP_153_10_fu_439_buf_4_address1;
    end else if ((1'b1 == ap_CS_fsm_state38)) begin
        buf_4_address1 = grp_pool_2u_20u_24u_Pipeline_VITIS_LOOP_167_11_VITIS_LOOP_168_12_fu_418_buf_4_address1;
    end else if ((1'b1 == ap_CS_fsm_state9)) begin
        buf_4_address1 = grp_pool_2u_20u_24u_Pipeline_VITIS_LOOP_123_1_fu_384_buf_4_address1;
    end else begin
        buf_4_address1 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state37)) begin
        buf_4_ce0 = grp_pool_2u_20u_24u_Pipeline_VITIS_LOOP_153_10_fu_439_buf_4_ce0;
    end else if ((1'b1 == ap_CS_fsm_state38)) begin
        buf_4_ce0 = grp_pool_2u_20u_24u_Pipeline_VITIS_LOOP_167_11_VITIS_LOOP_168_12_fu_418_buf_4_ce0;
    end else begin
        buf_4_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state37)) begin
        buf_4_ce1 = grp_pool_2u_20u_24u_Pipeline_VITIS_LOOP_153_10_fu_439_buf_4_ce1;
    end else if ((1'b1 == ap_CS_fsm_state38)) begin
        buf_4_ce1 = grp_pool_2u_20u_24u_Pipeline_VITIS_LOOP_167_11_VITIS_LOOP_168_12_fu_418_buf_4_ce1;
    end else if ((1'b1 == ap_CS_fsm_state9)) begin
        buf_4_ce1 = grp_pool_2u_20u_24u_Pipeline_VITIS_LOOP_123_1_fu_384_buf_4_ce1;
    end else begin
        buf_4_ce1 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state37)) begin
        buf_4_d1 = grp_pool_2u_20u_24u_Pipeline_VITIS_LOOP_153_10_fu_439_buf_4_d1;
    end else if ((1'b1 == ap_CS_fsm_state38)) begin
        buf_4_d1 = grp_pool_2u_20u_24u_Pipeline_VITIS_LOOP_167_11_VITIS_LOOP_168_12_fu_418_buf_4_d1;
    end else if ((1'b1 == ap_CS_fsm_state9)) begin
        buf_4_d1 = grp_pool_2u_20u_24u_Pipeline_VITIS_LOOP_123_1_fu_384_buf_4_d1;
    end else begin
        buf_4_d1 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state37)) begin
        buf_4_we1 = grp_pool_2u_20u_24u_Pipeline_VITIS_LOOP_153_10_fu_439_buf_4_we1;
    end else if ((1'b1 == ap_CS_fsm_state38)) begin
        buf_4_we1 = grp_pool_2u_20u_24u_Pipeline_VITIS_LOOP_167_11_VITIS_LOOP_168_12_fu_418_buf_4_we1;
    end else if ((1'b1 == ap_CS_fsm_state9)) begin
        buf_4_we1 = grp_pool_2u_20u_24u_Pipeline_VITIS_LOOP_123_1_fu_384_buf_4_we1;
    end else begin
        buf_4_we1 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state37)) begin
        buf_5_address0 = grp_pool_2u_20u_24u_Pipeline_VITIS_LOOP_153_10_fu_439_buf_5_address0;
    end else if ((1'b1 == ap_CS_fsm_state38)) begin
        buf_5_address0 = grp_pool_2u_20u_24u_Pipeline_VITIS_LOOP_167_11_VITIS_LOOP_168_12_fu_418_buf_5_address0;
    end else begin
        buf_5_address0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state37)) begin
        buf_5_address1 = grp_pool_2u_20u_24u_Pipeline_VITIS_LOOP_153_10_fu_439_buf_5_address1;
    end else if ((1'b1 == ap_CS_fsm_state38)) begin
        buf_5_address1 = grp_pool_2u_20u_24u_Pipeline_VITIS_LOOP_167_11_VITIS_LOOP_168_12_fu_418_buf_5_address1;
    end else if ((1'b1 == ap_CS_fsm_state9)) begin
        buf_5_address1 = grp_pool_2u_20u_24u_Pipeline_VITIS_LOOP_123_1_fu_384_buf_5_address1;
    end else begin
        buf_5_address1 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state37)) begin
        buf_5_ce0 = grp_pool_2u_20u_24u_Pipeline_VITIS_LOOP_153_10_fu_439_buf_5_ce0;
    end else if ((1'b1 == ap_CS_fsm_state38)) begin
        buf_5_ce0 = grp_pool_2u_20u_24u_Pipeline_VITIS_LOOP_167_11_VITIS_LOOP_168_12_fu_418_buf_5_ce0;
    end else begin
        buf_5_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state37)) begin
        buf_5_ce1 = grp_pool_2u_20u_24u_Pipeline_VITIS_LOOP_153_10_fu_439_buf_5_ce1;
    end else if ((1'b1 == ap_CS_fsm_state38)) begin
        buf_5_ce1 = grp_pool_2u_20u_24u_Pipeline_VITIS_LOOP_167_11_VITIS_LOOP_168_12_fu_418_buf_5_ce1;
    end else if ((1'b1 == ap_CS_fsm_state9)) begin
        buf_5_ce1 = grp_pool_2u_20u_24u_Pipeline_VITIS_LOOP_123_1_fu_384_buf_5_ce1;
    end else begin
        buf_5_ce1 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state37)) begin
        buf_5_d1 = grp_pool_2u_20u_24u_Pipeline_VITIS_LOOP_153_10_fu_439_buf_5_d1;
    end else if ((1'b1 == ap_CS_fsm_state38)) begin
        buf_5_d1 = grp_pool_2u_20u_24u_Pipeline_VITIS_LOOP_167_11_VITIS_LOOP_168_12_fu_418_buf_5_d1;
    end else if ((1'b1 == ap_CS_fsm_state9)) begin
        buf_5_d1 = grp_pool_2u_20u_24u_Pipeline_VITIS_LOOP_123_1_fu_384_buf_5_d1;
    end else begin
        buf_5_d1 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state37)) begin
        buf_5_we1 = grp_pool_2u_20u_24u_Pipeline_VITIS_LOOP_153_10_fu_439_buf_5_we1;
    end else if ((1'b1 == ap_CS_fsm_state38)) begin
        buf_5_we1 = grp_pool_2u_20u_24u_Pipeline_VITIS_LOOP_167_11_VITIS_LOOP_168_12_fu_418_buf_5_we1;
    end else if ((1'b1 == ap_CS_fsm_state9)) begin
        buf_5_we1 = grp_pool_2u_20u_24u_Pipeline_VITIS_LOOP_123_1_fu_384_buf_5_we1;
    end else begin
        buf_5_we1 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state37)) begin
        buf_6_address0 = grp_pool_2u_20u_24u_Pipeline_VITIS_LOOP_153_10_fu_439_buf_6_address0;
    end else if ((1'b1 == ap_CS_fsm_state38)) begin
        buf_6_address0 = grp_pool_2u_20u_24u_Pipeline_VITIS_LOOP_167_11_VITIS_LOOP_168_12_fu_418_buf_6_address0;
    end else begin
        buf_6_address0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state37)) begin
        buf_6_address1 = grp_pool_2u_20u_24u_Pipeline_VITIS_LOOP_153_10_fu_439_buf_6_address1;
    end else if ((1'b1 == ap_CS_fsm_state38)) begin
        buf_6_address1 = grp_pool_2u_20u_24u_Pipeline_VITIS_LOOP_167_11_VITIS_LOOP_168_12_fu_418_buf_6_address1;
    end else if ((1'b1 == ap_CS_fsm_state9)) begin
        buf_6_address1 = grp_pool_2u_20u_24u_Pipeline_VITIS_LOOP_123_1_fu_384_buf_6_address1;
    end else begin
        buf_6_address1 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state37)) begin
        buf_6_ce0 = grp_pool_2u_20u_24u_Pipeline_VITIS_LOOP_153_10_fu_439_buf_6_ce0;
    end else if ((1'b1 == ap_CS_fsm_state38)) begin
        buf_6_ce0 = grp_pool_2u_20u_24u_Pipeline_VITIS_LOOP_167_11_VITIS_LOOP_168_12_fu_418_buf_6_ce0;
    end else begin
        buf_6_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state37)) begin
        buf_6_ce1 = grp_pool_2u_20u_24u_Pipeline_VITIS_LOOP_153_10_fu_439_buf_6_ce1;
    end else if ((1'b1 == ap_CS_fsm_state38)) begin
        buf_6_ce1 = grp_pool_2u_20u_24u_Pipeline_VITIS_LOOP_167_11_VITIS_LOOP_168_12_fu_418_buf_6_ce1;
    end else if ((1'b1 == ap_CS_fsm_state9)) begin
        buf_6_ce1 = grp_pool_2u_20u_24u_Pipeline_VITIS_LOOP_123_1_fu_384_buf_6_ce1;
    end else begin
        buf_6_ce1 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state37)) begin
        buf_6_d1 = grp_pool_2u_20u_24u_Pipeline_VITIS_LOOP_153_10_fu_439_buf_6_d1;
    end else if ((1'b1 == ap_CS_fsm_state38)) begin
        buf_6_d1 = grp_pool_2u_20u_24u_Pipeline_VITIS_LOOP_167_11_VITIS_LOOP_168_12_fu_418_buf_6_d1;
    end else if ((1'b1 == ap_CS_fsm_state9)) begin
        buf_6_d1 = grp_pool_2u_20u_24u_Pipeline_VITIS_LOOP_123_1_fu_384_buf_6_d1;
    end else begin
        buf_6_d1 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state37)) begin
        buf_6_we1 = grp_pool_2u_20u_24u_Pipeline_VITIS_LOOP_153_10_fu_439_buf_6_we1;
    end else if ((1'b1 == ap_CS_fsm_state38)) begin
        buf_6_we1 = grp_pool_2u_20u_24u_Pipeline_VITIS_LOOP_167_11_VITIS_LOOP_168_12_fu_418_buf_6_we1;
    end else if ((1'b1 == ap_CS_fsm_state9)) begin
        buf_6_we1 = grp_pool_2u_20u_24u_Pipeline_VITIS_LOOP_123_1_fu_384_buf_6_we1;
    end else begin
        buf_6_we1 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state37)) begin
        buf_7_address0 = grp_pool_2u_20u_24u_Pipeline_VITIS_LOOP_153_10_fu_439_buf_7_address0;
    end else if ((1'b1 == ap_CS_fsm_state38)) begin
        buf_7_address0 = grp_pool_2u_20u_24u_Pipeline_VITIS_LOOP_167_11_VITIS_LOOP_168_12_fu_418_buf_7_address0;
    end else begin
        buf_7_address0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state37)) begin
        buf_7_address1 = grp_pool_2u_20u_24u_Pipeline_VITIS_LOOP_153_10_fu_439_buf_7_address1;
    end else if ((1'b1 == ap_CS_fsm_state38)) begin
        buf_7_address1 = grp_pool_2u_20u_24u_Pipeline_VITIS_LOOP_167_11_VITIS_LOOP_168_12_fu_418_buf_7_address1;
    end else if ((1'b1 == ap_CS_fsm_state9)) begin
        buf_7_address1 = grp_pool_2u_20u_24u_Pipeline_VITIS_LOOP_123_1_fu_384_buf_7_address1;
    end else begin
        buf_7_address1 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state37)) begin
        buf_7_ce0 = grp_pool_2u_20u_24u_Pipeline_VITIS_LOOP_153_10_fu_439_buf_7_ce0;
    end else if ((1'b1 == ap_CS_fsm_state38)) begin
        buf_7_ce0 = grp_pool_2u_20u_24u_Pipeline_VITIS_LOOP_167_11_VITIS_LOOP_168_12_fu_418_buf_7_ce0;
    end else begin
        buf_7_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state37)) begin
        buf_7_ce1 = grp_pool_2u_20u_24u_Pipeline_VITIS_LOOP_153_10_fu_439_buf_7_ce1;
    end else if ((1'b1 == ap_CS_fsm_state38)) begin
        buf_7_ce1 = grp_pool_2u_20u_24u_Pipeline_VITIS_LOOP_167_11_VITIS_LOOP_168_12_fu_418_buf_7_ce1;
    end else if ((1'b1 == ap_CS_fsm_state9)) begin
        buf_7_ce1 = grp_pool_2u_20u_24u_Pipeline_VITIS_LOOP_123_1_fu_384_buf_7_ce1;
    end else begin
        buf_7_ce1 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state37)) begin
        buf_7_d1 = grp_pool_2u_20u_24u_Pipeline_VITIS_LOOP_153_10_fu_439_buf_7_d1;
    end else if ((1'b1 == ap_CS_fsm_state38)) begin
        buf_7_d1 = grp_pool_2u_20u_24u_Pipeline_VITIS_LOOP_167_11_VITIS_LOOP_168_12_fu_418_buf_7_d1;
    end else if ((1'b1 == ap_CS_fsm_state9)) begin
        buf_7_d1 = grp_pool_2u_20u_24u_Pipeline_VITIS_LOOP_123_1_fu_384_buf_7_d1;
    end else begin
        buf_7_d1 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state37)) begin
        buf_7_we1 = grp_pool_2u_20u_24u_Pipeline_VITIS_LOOP_153_10_fu_439_buf_7_we1;
    end else if ((1'b1 == ap_CS_fsm_state38)) begin
        buf_7_we1 = grp_pool_2u_20u_24u_Pipeline_VITIS_LOOP_167_11_VITIS_LOOP_168_12_fu_418_buf_7_we1;
    end else if ((1'b1 == ap_CS_fsm_state9)) begin
        buf_7_we1 = grp_pool_2u_20u_24u_Pipeline_VITIS_LOOP_123_1_fu_384_buf_7_we1;
    end else begin
        buf_7_we1 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state37)) begin
        buf_8_address0 = grp_pool_2u_20u_24u_Pipeline_VITIS_LOOP_153_10_fu_439_buf_8_address0;
    end else if ((1'b1 == ap_CS_fsm_state38)) begin
        buf_8_address0 = grp_pool_2u_20u_24u_Pipeline_VITIS_LOOP_167_11_VITIS_LOOP_168_12_fu_418_buf_8_address0;
    end else begin
        buf_8_address0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state37)) begin
        buf_8_address1 = grp_pool_2u_20u_24u_Pipeline_VITIS_LOOP_153_10_fu_439_buf_8_address1;
    end else if ((1'b1 == ap_CS_fsm_state38)) begin
        buf_8_address1 = grp_pool_2u_20u_24u_Pipeline_VITIS_LOOP_167_11_VITIS_LOOP_168_12_fu_418_buf_8_address1;
    end else if ((1'b1 == ap_CS_fsm_state9)) begin
        buf_8_address1 = grp_pool_2u_20u_24u_Pipeline_VITIS_LOOP_123_1_fu_384_buf_8_address1;
    end else begin
        buf_8_address1 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state37)) begin
        buf_8_ce0 = grp_pool_2u_20u_24u_Pipeline_VITIS_LOOP_153_10_fu_439_buf_8_ce0;
    end else if ((1'b1 == ap_CS_fsm_state38)) begin
        buf_8_ce0 = grp_pool_2u_20u_24u_Pipeline_VITIS_LOOP_167_11_VITIS_LOOP_168_12_fu_418_buf_8_ce0;
    end else begin
        buf_8_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state37)) begin
        buf_8_ce1 = grp_pool_2u_20u_24u_Pipeline_VITIS_LOOP_153_10_fu_439_buf_8_ce1;
    end else if ((1'b1 == ap_CS_fsm_state38)) begin
        buf_8_ce1 = grp_pool_2u_20u_24u_Pipeline_VITIS_LOOP_167_11_VITIS_LOOP_168_12_fu_418_buf_8_ce1;
    end else if ((1'b1 == ap_CS_fsm_state9)) begin
        buf_8_ce1 = grp_pool_2u_20u_24u_Pipeline_VITIS_LOOP_123_1_fu_384_buf_8_ce1;
    end else begin
        buf_8_ce1 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state37)) begin
        buf_8_d1 = grp_pool_2u_20u_24u_Pipeline_VITIS_LOOP_153_10_fu_439_buf_8_d1;
    end else if ((1'b1 == ap_CS_fsm_state38)) begin
        buf_8_d1 = grp_pool_2u_20u_24u_Pipeline_VITIS_LOOP_167_11_VITIS_LOOP_168_12_fu_418_buf_8_d1;
    end else if ((1'b1 == ap_CS_fsm_state9)) begin
        buf_8_d1 = grp_pool_2u_20u_24u_Pipeline_VITIS_LOOP_123_1_fu_384_buf_8_d1;
    end else begin
        buf_8_d1 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state37)) begin
        buf_8_we1 = grp_pool_2u_20u_24u_Pipeline_VITIS_LOOP_153_10_fu_439_buf_8_we1;
    end else if ((1'b1 == ap_CS_fsm_state38)) begin
        buf_8_we1 = grp_pool_2u_20u_24u_Pipeline_VITIS_LOOP_167_11_VITIS_LOOP_168_12_fu_418_buf_8_we1;
    end else if ((1'b1 == ap_CS_fsm_state9)) begin
        buf_8_we1 = grp_pool_2u_20u_24u_Pipeline_VITIS_LOOP_123_1_fu_384_buf_8_we1;
    end else begin
        buf_8_we1 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state37)) begin
        buf_9_address0 = grp_pool_2u_20u_24u_Pipeline_VITIS_LOOP_153_10_fu_439_buf_9_address0;
    end else if ((1'b1 == ap_CS_fsm_state38)) begin
        buf_9_address0 = grp_pool_2u_20u_24u_Pipeline_VITIS_LOOP_167_11_VITIS_LOOP_168_12_fu_418_buf_9_address0;
    end else begin
        buf_9_address0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state37)) begin
        buf_9_address1 = grp_pool_2u_20u_24u_Pipeline_VITIS_LOOP_153_10_fu_439_buf_9_address1;
    end else if ((1'b1 == ap_CS_fsm_state38)) begin
        buf_9_address1 = grp_pool_2u_20u_24u_Pipeline_VITIS_LOOP_167_11_VITIS_LOOP_168_12_fu_418_buf_9_address1;
    end else if ((1'b1 == ap_CS_fsm_state9)) begin
        buf_9_address1 = grp_pool_2u_20u_24u_Pipeline_VITIS_LOOP_123_1_fu_384_buf_9_address1;
    end else begin
        buf_9_address1 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state37)) begin
        buf_9_ce0 = grp_pool_2u_20u_24u_Pipeline_VITIS_LOOP_153_10_fu_439_buf_9_ce0;
    end else if ((1'b1 == ap_CS_fsm_state38)) begin
        buf_9_ce0 = grp_pool_2u_20u_24u_Pipeline_VITIS_LOOP_167_11_VITIS_LOOP_168_12_fu_418_buf_9_ce0;
    end else begin
        buf_9_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state37)) begin
        buf_9_ce1 = grp_pool_2u_20u_24u_Pipeline_VITIS_LOOP_153_10_fu_439_buf_9_ce1;
    end else if ((1'b1 == ap_CS_fsm_state38)) begin
        buf_9_ce1 = grp_pool_2u_20u_24u_Pipeline_VITIS_LOOP_167_11_VITIS_LOOP_168_12_fu_418_buf_9_ce1;
    end else if ((1'b1 == ap_CS_fsm_state9)) begin
        buf_9_ce1 = grp_pool_2u_20u_24u_Pipeline_VITIS_LOOP_123_1_fu_384_buf_9_ce1;
    end else begin
        buf_9_ce1 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state37)) begin
        buf_9_d1 = grp_pool_2u_20u_24u_Pipeline_VITIS_LOOP_153_10_fu_439_buf_9_d1;
    end else if ((1'b1 == ap_CS_fsm_state38)) begin
        buf_9_d1 = grp_pool_2u_20u_24u_Pipeline_VITIS_LOOP_167_11_VITIS_LOOP_168_12_fu_418_buf_9_d1;
    end else if ((1'b1 == ap_CS_fsm_state9)) begin
        buf_9_d1 = grp_pool_2u_20u_24u_Pipeline_VITIS_LOOP_123_1_fu_384_buf_9_d1;
    end else begin
        buf_9_d1 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state37)) begin
        buf_9_we1 = grp_pool_2u_20u_24u_Pipeline_VITIS_LOOP_153_10_fu_439_buf_9_we1;
    end else if ((1'b1 == ap_CS_fsm_state38)) begin
        buf_9_we1 = grp_pool_2u_20u_24u_Pipeline_VITIS_LOOP_167_11_VITIS_LOOP_168_12_fu_418_buf_9_we1;
    end else if ((1'b1 == ap_CS_fsm_state9)) begin
        buf_9_we1 = grp_pool_2u_20u_24u_Pipeline_VITIS_LOOP_123_1_fu_384_buf_9_we1;
    end else begin
        buf_9_we1 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state37)) begin
        buf_address0 = grp_pool_2u_20u_24u_Pipeline_VITIS_LOOP_153_10_fu_439_buf_r_address0;
    end else if ((1'b1 == ap_CS_fsm_state38)) begin
        buf_address0 = grp_pool_2u_20u_24u_Pipeline_VITIS_LOOP_167_11_VITIS_LOOP_168_12_fu_418_buf_r_address0;
    end else begin
        buf_address0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state37)) begin
        buf_address1 = grp_pool_2u_20u_24u_Pipeline_VITIS_LOOP_153_10_fu_439_buf_r_address1;
    end else if ((1'b1 == ap_CS_fsm_state38)) begin
        buf_address1 = grp_pool_2u_20u_24u_Pipeline_VITIS_LOOP_167_11_VITIS_LOOP_168_12_fu_418_buf_r_address1;
    end else if ((1'b1 == ap_CS_fsm_state9)) begin
        buf_address1 = grp_pool_2u_20u_24u_Pipeline_VITIS_LOOP_123_1_fu_384_buf_r_address1;
    end else begin
        buf_address1 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state37)) begin
        buf_ce0 = grp_pool_2u_20u_24u_Pipeline_VITIS_LOOP_153_10_fu_439_buf_r_ce0;
    end else if ((1'b1 == ap_CS_fsm_state38)) begin
        buf_ce0 = grp_pool_2u_20u_24u_Pipeline_VITIS_LOOP_167_11_VITIS_LOOP_168_12_fu_418_buf_r_ce0;
    end else begin
        buf_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state37)) begin
        buf_ce1 = grp_pool_2u_20u_24u_Pipeline_VITIS_LOOP_153_10_fu_439_buf_r_ce1;
    end else if ((1'b1 == ap_CS_fsm_state38)) begin
        buf_ce1 = grp_pool_2u_20u_24u_Pipeline_VITIS_LOOP_167_11_VITIS_LOOP_168_12_fu_418_buf_r_ce1;
    end else if ((1'b1 == ap_CS_fsm_state9)) begin
        buf_ce1 = grp_pool_2u_20u_24u_Pipeline_VITIS_LOOP_123_1_fu_384_buf_r_ce1;
    end else begin
        buf_ce1 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state37)) begin
        buf_d1 = grp_pool_2u_20u_24u_Pipeline_VITIS_LOOP_153_10_fu_439_buf_r_d1;
    end else if ((1'b1 == ap_CS_fsm_state38)) begin
        buf_d1 = grp_pool_2u_20u_24u_Pipeline_VITIS_LOOP_167_11_VITIS_LOOP_168_12_fu_418_buf_r_d1;
    end else if ((1'b1 == ap_CS_fsm_state9)) begin
        buf_d1 = grp_pool_2u_20u_24u_Pipeline_VITIS_LOOP_123_1_fu_384_buf_r_d1;
    end else begin
        buf_d1 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state37)) begin
        buf_we1 = grp_pool_2u_20u_24u_Pipeline_VITIS_LOOP_153_10_fu_439_buf_r_we1;
    end else if ((1'b1 == ap_CS_fsm_state38)) begin
        buf_we1 = grp_pool_2u_20u_24u_Pipeline_VITIS_LOOP_167_11_VITIS_LOOP_168_12_fu_418_buf_r_we1;
    end else if ((1'b1 == ap_CS_fsm_state9)) begin
        buf_we1 = grp_pool_2u_20u_24u_Pipeline_VITIS_LOOP_123_1_fu_384_buf_r_we1;
    end else begin
        buf_we1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state2) | (1'b1 == ap_CS_fsm_state8) | (1'b1 == ap_CS_fsm_state7) | (1'b1 == ap_CS_fsm_state6) | (1'b1 == ap_CS_fsm_state5) | (1'b1 == ap_CS_fsm_state4) | (1'b1 == ap_CS_fsm_state3) | (~((ap_done_reg == 1'b1) | (real_start == 1'b0)) & (1'b1 == ap_CS_fsm_state1)))) begin
        connect_2_blk_n = connect_2_empty_n;
    end else begin
        connect_2_blk_n = 1'b1;
    end
end

always @ (*) begin
    if ((((1'b1 == ap_CS_fsm_state2) & (1'b0 == ap_block_state2)) | ((1'b1 == ap_CS_fsm_state1) & (1'b0 == ap_block_state1)) | ((1'b1 == ap_CS_fsm_state8) & (1'b0 == ap_block_state8)) | ((1'b1 == ap_CS_fsm_state7) & (1'b0 == ap_block_state7)) | ((1'b1 == ap_CS_fsm_state6) & (1'b0 == ap_block_state6)) | ((1'b1 == ap_CS_fsm_state5) & (1'b0 == ap_block_state5)) | ((1'b1 == ap_CS_fsm_state4) & (1'b0 == ap_block_state4)) | ((1'b1 == ap_CS_fsm_state3) & (1'b0 == ap_block_state3)))) begin
        connect_2_read = 1'b1;
    end else if ((1'b1 == ap_CS_fsm_state35)) begin
        connect_2_read = grp_pool_2u_20u_24u_Pipeline_VITIS_LOOP_144_8_VITIS_LOOP_145_9_fu_409_connect_2_read;
    end else if (((1'b1 == ap_CS_fsm_state31) & (icmp_ln137_reg_637 == 1'd0))) begin
        connect_2_read = grp_pool_2u_20u_24u_Pipeline_VITIS_LOOP_194_13_fu_400_connect_2_read;
    end else begin
        connect_2_read = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state2) | (1'b1 == ap_CS_fsm_state8) | (1'b1 == ap_CS_fsm_state7) | (1'b1 == ap_CS_fsm_state6) | (1'b1 == ap_CS_fsm_state5) | (1'b1 == ap_CS_fsm_state4) | (1'b1 == ap_CS_fsm_state3) | (~((ap_done_reg == 1'b1) | (real_start == 1'b0)) & (1'b1 == ap_CS_fsm_state1)))) begin
        connect_3_blk_n = connect_3_full_n;
    end else begin
        connect_3_blk_n = 1'b1;
    end
end

always @ (*) begin
    if ((((1'b1 == ap_CS_fsm_state2) & (1'b0 == ap_block_state2)) | ((1'b1 == ap_CS_fsm_state1) & (1'b0 == ap_block_state1)) | ((1'b1 == ap_CS_fsm_state8) & (1'b0 == ap_block_state8)) | ((1'b1 == ap_CS_fsm_state7) & (1'b0 == ap_block_state7)) | ((1'b1 == ap_CS_fsm_state6) & (1'b0 == ap_block_state6)) | ((1'b1 == ap_CS_fsm_state5) & (1'b0 == ap_block_state5)) | ((1'b1 == ap_CS_fsm_state4) & (1'b0 == ap_block_state4)) | ((1'b1 == ap_CS_fsm_state3) & (1'b0 == ap_block_state3)))) begin
        connect_3_din = connect_2_dout;
    end else if ((1'b1 == ap_CS_fsm_state38)) begin
        connect_3_din = grp_pool_2u_20u_24u_Pipeline_VITIS_LOOP_167_11_VITIS_LOOP_168_12_fu_418_connect_3_din;
    end else if (((1'b1 == ap_CS_fsm_state31) & (icmp_ln137_reg_637 == 1'd0))) begin
        connect_3_din = grp_pool_2u_20u_24u_Pipeline_VITIS_LOOP_194_13_fu_400_connect_3_din;
    end else begin
        connect_3_din = grp_pool_2u_20u_24u_Pipeline_VITIS_LOOP_167_11_VITIS_LOOP_168_12_fu_418_connect_3_din;
    end
end

always @ (*) begin
    if ((((1'b1 == ap_CS_fsm_state2) & (1'b0 == ap_block_state2)) | ((1'b1 == ap_CS_fsm_state1) & (1'b0 == ap_block_state1)) | ((1'b1 == ap_CS_fsm_state8) & (1'b0 == ap_block_state8)) | ((1'b1 == ap_CS_fsm_state7) & (1'b0 == ap_block_state7)) | ((1'b1 == ap_CS_fsm_state6) & (1'b0 == ap_block_state6)) | ((1'b1 == ap_CS_fsm_state5) & (1'b0 == ap_block_state5)) | ((1'b1 == ap_CS_fsm_state4) & (1'b0 == ap_block_state4)) | ((1'b1 == ap_CS_fsm_state3) & (1'b0 == ap_block_state3)))) begin
        connect_3_write = 1'b1;
    end else if ((1'b1 == ap_CS_fsm_state38)) begin
        connect_3_write = grp_pool_2u_20u_24u_Pipeline_VITIS_LOOP_167_11_VITIS_LOOP_168_12_fu_418_connect_3_write;
    end else if (((1'b1 == ap_CS_fsm_state31) & (icmp_ln137_reg_637 == 1'd0))) begin
        connect_3_write = grp_pool_2u_20u_24u_Pipeline_VITIS_LOOP_194_13_fu_400_connect_3_write;
    end else begin
        connect_3_write = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state31) & (1'b0 == ap_block_state31_on_subcall_done))) begin
        internal_ap_ready = 1'b1;
    end else begin
        internal_ap_ready = 1'b0;
    end
end

always @ (*) begin
    if (((start_once_reg == 1'b0) & (start_full_n == 1'b0))) begin
        real_start = 1'b0;
    end else begin
        real_start = ap_start;
    end
end

always @ (*) begin
    if (((start_once_reg == 1'b0) & (real_start == 1'b1))) begin
        start_write = 1'b1;
    end else begin
        start_write = 1'b0;
    end
end

always @ (*) begin
    case (ap_CS_fsm)
        ap_ST_fsm_state1 : begin
            if (((1'b1 == ap_CS_fsm_state1) & (1'b0 == ap_block_state1))) begin
                ap_NS_fsm = ap_ST_fsm_state2;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state1;
            end
        end
        ap_ST_fsm_state2 : begin
            if (((1'b1 == ap_CS_fsm_state2) & (1'b0 == ap_block_state2))) begin
                ap_NS_fsm = ap_ST_fsm_state3;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state2;
            end
        end
        ap_ST_fsm_state3 : begin
            if (((1'b1 == ap_CS_fsm_state3) & (1'b0 == ap_block_state3))) begin
                ap_NS_fsm = ap_ST_fsm_state4;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state3;
            end
        end
        ap_ST_fsm_state4 : begin
            if (((1'b1 == ap_CS_fsm_state4) & (1'b0 == ap_block_state4))) begin
                ap_NS_fsm = ap_ST_fsm_state5;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state4;
            end
        end
        ap_ST_fsm_state5 : begin
            if (((1'b1 == ap_CS_fsm_state5) & (1'b0 == ap_block_state5))) begin
                ap_NS_fsm = ap_ST_fsm_state6;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state5;
            end
        end
        ap_ST_fsm_state6 : begin
            if (((1'b1 == ap_CS_fsm_state6) & (1'b0 == ap_block_state6))) begin
                ap_NS_fsm = ap_ST_fsm_state7;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state6;
            end
        end
        ap_ST_fsm_state7 : begin
            if (((1'b1 == ap_CS_fsm_state7) & (1'b0 == ap_block_state7))) begin
                ap_NS_fsm = ap_ST_fsm_state8;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state7;
            end
        end
        ap_ST_fsm_state8 : begin
            if (((1'b1 == ap_CS_fsm_state8) & (1'b0 == ap_block_state8))) begin
                ap_NS_fsm = ap_ST_fsm_state9;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state8;
            end
        end
        ap_ST_fsm_state9 : begin
            if (((grp_pool_2u_20u_24u_Pipeline_VITIS_LOOP_123_1_fu_384_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state9))) begin
                ap_NS_fsm = ap_ST_fsm_state10;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state9;
            end
        end
        ap_ST_fsm_state10 : begin
            ap_NS_fsm = ap_ST_fsm_state11;
        end
        ap_ST_fsm_state11 : begin
            ap_NS_fsm = ap_ST_fsm_state12;
        end
        ap_ST_fsm_state12 : begin
            ap_NS_fsm = ap_ST_fsm_state13;
        end
        ap_ST_fsm_state13 : begin
            ap_NS_fsm = ap_ST_fsm_state14;
        end
        ap_ST_fsm_state14 : begin
            ap_NS_fsm = ap_ST_fsm_state15;
        end
        ap_ST_fsm_state15 : begin
            ap_NS_fsm = ap_ST_fsm_state16;
        end
        ap_ST_fsm_state16 : begin
            ap_NS_fsm = ap_ST_fsm_state17;
        end
        ap_ST_fsm_state17 : begin
            ap_NS_fsm = ap_ST_fsm_state18;
        end
        ap_ST_fsm_state18 : begin
            ap_NS_fsm = ap_ST_fsm_state19;
        end
        ap_ST_fsm_state19 : begin
            ap_NS_fsm = ap_ST_fsm_state20;
        end
        ap_ST_fsm_state20 : begin
            ap_NS_fsm = ap_ST_fsm_state21;
        end
        ap_ST_fsm_state21 : begin
            ap_NS_fsm = ap_ST_fsm_state22;
        end
        ap_ST_fsm_state22 : begin
            ap_NS_fsm = ap_ST_fsm_state23;
        end
        ap_ST_fsm_state23 : begin
            ap_NS_fsm = ap_ST_fsm_state24;
        end
        ap_ST_fsm_state24 : begin
            ap_NS_fsm = ap_ST_fsm_state25;
        end
        ap_ST_fsm_state25 : begin
            ap_NS_fsm = ap_ST_fsm_state26;
        end
        ap_ST_fsm_state26 : begin
            ap_NS_fsm = ap_ST_fsm_state27;
        end
        ap_ST_fsm_state27 : begin
            if (((1'b1 == ap_CS_fsm_state27) & (icmp_ln137_reg_637 == 1'd1))) begin
                ap_NS_fsm = ap_ST_fsm_state32;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state28;
            end
        end
        ap_ST_fsm_state28 : begin
            ap_NS_fsm = ap_ST_fsm_state29;
        end
        ap_ST_fsm_state29 : begin
            ap_NS_fsm = ap_ST_fsm_state30;
        end
        ap_ST_fsm_state30 : begin
            ap_NS_fsm = ap_ST_fsm_state31;
        end
        ap_ST_fsm_state31 : begin
            if (((1'b1 == ap_CS_fsm_state31) & (1'b0 == ap_block_state31_on_subcall_done))) begin
                ap_NS_fsm = ap_ST_fsm_state1;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state31;
            end
        end
        ap_ST_fsm_state32 : begin
            ap_NS_fsm = ap_ST_fsm_state33;
        end
        ap_ST_fsm_state33 : begin
            if (((icmp_ln139_fu_552_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state33))) begin
                ap_NS_fsm = ap_ST_fsm_state31;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state34;
            end
        end
        ap_ST_fsm_state34 : begin
            if (((icmp_ln141_fu_563_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state34))) begin
                ap_NS_fsm = ap_ST_fsm_state38;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state35;
            end
        end
        ap_ST_fsm_state35 : begin
            if (((grp_pool_2u_20u_24u_Pipeline_VITIS_LOOP_144_8_VITIS_LOOP_145_9_fu_409_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state35))) begin
                ap_NS_fsm = ap_ST_fsm_state36;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state35;
            end
        end
        ap_ST_fsm_state36 : begin
            ap_NS_fsm = ap_ST_fsm_state37;
        end
        ap_ST_fsm_state37 : begin
            if (((grp_pool_2u_20u_24u_Pipeline_VITIS_LOOP_153_10_fu_439_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state37))) begin
                ap_NS_fsm = ap_ST_fsm_state34;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state37;
            end
        end
        ap_ST_fsm_state38 : begin
            if (((grp_pool_2u_20u_24u_Pipeline_VITIS_LOOP_167_11_VITIS_LOOP_168_12_fu_418_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state38))) begin
                ap_NS_fsm = ap_ST_fsm_state33;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state38;
            end
        end
        default : begin
            ap_NS_fsm = 'bx;
        end
    endcase
end

assign add_ln139_fu_557_p2 = (indvar_flatten20_fu_174 + 63'd1);

assign add_ln141_fu_568_p2 = (indvar_flatten6_reg_362 + 32'd1);

assign add_ln142_fu_591_p2 = (select_ln141_fu_579_p3 + 31'd1);

assign ap_CS_fsm_state1 = ap_CS_fsm[32'd0];

assign ap_CS_fsm_state10 = ap_CS_fsm[32'd9];

assign ap_CS_fsm_state11 = ap_CS_fsm[32'd10];

assign ap_CS_fsm_state12 = ap_CS_fsm[32'd11];

assign ap_CS_fsm_state13 = ap_CS_fsm[32'd12];

assign ap_CS_fsm_state14 = ap_CS_fsm[32'd13];

assign ap_CS_fsm_state15 = ap_CS_fsm[32'd14];

assign ap_CS_fsm_state16 = ap_CS_fsm[32'd15];

assign ap_CS_fsm_state17 = ap_CS_fsm[32'd16];

assign ap_CS_fsm_state18 = ap_CS_fsm[32'd17];

assign ap_CS_fsm_state19 = ap_CS_fsm[32'd18];

assign ap_CS_fsm_state2 = ap_CS_fsm[32'd1];

assign ap_CS_fsm_state20 = ap_CS_fsm[32'd19];

assign ap_CS_fsm_state21 = ap_CS_fsm[32'd20];

assign ap_CS_fsm_state22 = ap_CS_fsm[32'd21];

assign ap_CS_fsm_state23 = ap_CS_fsm[32'd22];

assign ap_CS_fsm_state24 = ap_CS_fsm[32'd23];

assign ap_CS_fsm_state25 = ap_CS_fsm[32'd24];

assign ap_CS_fsm_state26 = ap_CS_fsm[32'd25];

assign ap_CS_fsm_state27 = ap_CS_fsm[32'd26];

assign ap_CS_fsm_state28 = ap_CS_fsm[32'd27];

assign ap_CS_fsm_state29 = ap_CS_fsm[32'd28];

assign ap_CS_fsm_state3 = ap_CS_fsm[32'd2];

assign ap_CS_fsm_state30 = ap_CS_fsm[32'd29];

assign ap_CS_fsm_state31 = ap_CS_fsm[32'd30];

assign ap_CS_fsm_state32 = ap_CS_fsm[32'd31];

assign ap_CS_fsm_state33 = ap_CS_fsm[32'd32];

assign ap_CS_fsm_state34 = ap_CS_fsm[32'd33];

assign ap_CS_fsm_state35 = ap_CS_fsm[32'd34];

assign ap_CS_fsm_state36 = ap_CS_fsm[32'd35];

assign ap_CS_fsm_state37 = ap_CS_fsm[32'd36];

assign ap_CS_fsm_state38 = ap_CS_fsm[32'd37];

assign ap_CS_fsm_state4 = ap_CS_fsm[32'd3];

assign ap_CS_fsm_state5 = ap_CS_fsm[32'd4];

assign ap_CS_fsm_state6 = ap_CS_fsm[32'd5];

assign ap_CS_fsm_state7 = ap_CS_fsm[32'd6];

assign ap_CS_fsm_state8 = ap_CS_fsm[32'd7];

assign ap_CS_fsm_state9 = ap_CS_fsm[32'd8];

always @ (*) begin
    ap_block_state1 = ((connect_3_full_n == 1'b0) | (connect_2_empty_n == 1'b0) | (ap_done_reg == 1'b1) | (real_start == 1'b0));
end

always @ (*) begin
    ap_block_state2 = ((connect_3_full_n == 1'b0) | (connect_2_empty_n == 1'b0));
end

always @ (*) begin
    ap_block_state3 = ((connect_3_full_n == 1'b0) | (connect_2_empty_n == 1'b0));
end

always @ (*) begin
    ap_block_state31_on_subcall_done = ((grp_pool_2u_20u_24u_Pipeline_VITIS_LOOP_194_13_fu_400_ap_done == 1'b0) & (icmp_ln137_reg_637 == 1'd0));
end

always @ (*) begin
    ap_block_state4 = ((connect_3_full_n == 1'b0) | (connect_2_empty_n == 1'b0));
end

always @ (*) begin
    ap_block_state5 = ((connect_3_full_n == 1'b0) | (connect_2_empty_n == 1'b0));
end

always @ (*) begin
    ap_block_state6 = ((connect_3_full_n == 1'b0) | (connect_2_empty_n == 1'b0));
end

always @ (*) begin
    ap_block_state7 = ((connect_3_full_n == 1'b0) | (connect_2_empty_n == 1'b0));
end

always @ (*) begin
    ap_block_state8 = ((connect_3_full_n == 1'b0) | (connect_2_empty_n == 1'b0));
end

always @ (*) begin
    ap_block_state8_ignore_call13 = ((connect_3_full_n == 1'b0) | (connect_2_empty_n == 1'b0));
end

assign ap_ready = internal_ap_ready;

assign grp_fu_457_p0 = zext_ln138_fu_507_p1;

assign grp_fu_457_p1 = grp_fu_457_p10;

assign grp_fu_457_p10 = IFMCH_curr_1;

assign grp_fu_461_p0 = grp_fu_461_p00;

assign grp_fu_461_p00 = valIn_14_reg_607;

assign grp_fu_461_p1 = zext_ln138_fu_507_p1;

assign grp_pool_2u_20u_24u_Pipeline_VITIS_LOOP_123_1_fu_384_ap_start = grp_pool_2u_20u_24u_Pipeline_VITIS_LOOP_123_1_fu_384_ap_start_reg;

assign grp_pool_2u_20u_24u_Pipeline_VITIS_LOOP_144_8_VITIS_LOOP_145_9_fu_409_ap_start = grp_pool_2u_20u_24u_Pipeline_VITIS_LOOP_144_8_VITIS_LOOP_145_9_fu_409_ap_start_reg;

assign grp_pool_2u_20u_24u_Pipeline_VITIS_LOOP_153_10_fu_439_ap_start = grp_pool_2u_20u_24u_Pipeline_VITIS_LOOP_153_10_fu_439_ap_start_reg;

assign grp_pool_2u_20u_24u_Pipeline_VITIS_LOOP_167_11_VITIS_LOOP_168_12_fu_418_ap_start = grp_pool_2u_20u_24u_Pipeline_VITIS_LOOP_167_11_VITIS_LOOP_168_12_fu_418_ap_start_reg;

assign grp_pool_2u_20u_24u_Pipeline_VITIS_LOOP_194_13_fu_400_ap_start = grp_pool_2u_20u_24u_Pipeline_VITIS_LOOP_194_13_fu_400_ap_start_reg;

assign icmp_ln109_fu_465_p2 = ((valIn_13_reg_601 == 32'd1) ? 1'b1 : 1'b0);

assign icmp_ln137_fu_480_p2 = ((valIn_13_reg_601 == 32'd0) ? 1'b1 : 1'b0);

assign icmp_ln139_fu_552_p2 = ((indvar_flatten20_fu_174 == mul_ln138_2_reg_703) ? 1'b1 : 1'b0);

assign icmp_ln141_fu_563_p2 = ((indvar_flatten6_reg_362 == tmp_7_reg_693) ? 1'b1 : 1'b0);

assign icmp_ln142_fu_574_p2 = ((xp_reg_373 == trunc_ln_reg_653) ? 1'b1 : 1'b0);

assign select_ln141_fu_579_p3 = ((icmp_ln142_fu_574_p2[0:0] == 1'b1) ? 31'd0 : xp_reg_373);

assign start_out = real_start;

assign tmp_5_fu_535_p3 = {{IFMCH_curr_1}, {1'd0}};

assign tmp_7_fu_542_p3 = {{trunc_ln_reg_653}, {1'd0}};

assign trunc_ln142_fu_587_p1 = select_ln141_fu_579_p3[3:0];

assign trunc_ln_fu_493_p4 = {{IFMDim_curr_1[31:1]}};

assign zext_ln138_fu_507_p1 = trunc_ln_fu_493_p4;

always @ (posedge ap_clk) begin
    tmp_5_reg_688[0] <= 1'b0;
    tmp_7_reg_693[0] <= 1'b0;
end

endmodule //LeNet_wrapper_pool_2u_20u_24u_s
