{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1744929763093 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 24.1std.0 Build 1077 03/04/2025 SC Lite Edition " "Version 24.1std.0 Build 1077 03/04/2025 SC Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1744929763093 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Apr 18 05:42:43 2025 " "Processing started: Fri Apr 18 05:42:43 2025" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1744929763093 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1744929763093 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off pipelined_processor -c pipelined_processor " "Command: quartus_map --read_settings_files=on --write_settings_files=off pipelined_processor -c pipelined_processor" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1744929763093 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1744929763192 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "16 24 " "Parallel compilation is enabled and will use 16 of the 24 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1744929763192 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "riscv_pipeline.v 1 1 " "Found 1 design units, including 1 entities, in source file riscv_pipeline.v" { { "Info" "ISGN_ENTITY_NAME" "1 riscv_pipeline " "Found entity 1: riscv_pipeline" {  } { { "riscv_pipeline.v" "" { Text "/home/taolam/risc-v_project/pipelined/riscv_pipeline.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1744929766339 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1744929766339 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "imem.v 1 1 " "Found 1 design units, including 1 entities, in source file imem.v" { { "Info" "ISGN_ENTITY_NAME" "1 imem " "Found entity 1: imem" {  } { { "imem.v" "" { Text "/home/taolam/risc-v_project/pipelined/imem.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1744929766339 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1744929766339 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "regfile.v 1 1 " "Found 1 design units, including 1 entities, in source file regfile.v" { { "Info" "ISGN_ENTITY_NAME" "1 regfile " "Found entity 1: regfile" {  } { { "regfile.v" "" { Text "/home/taolam/risc-v_project/pipelined/regfile.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1744929766339 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1744929766339 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alu.v 1 1 " "Found 1 design units, including 1 entities, in source file alu.v" { { "Info" "ISGN_ENTITY_NAME" "1 alu " "Found entity 1: alu" {  } { { "alu.v" "" { Text "/home/taolam/risc-v_project/pipelined/alu.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1744929766339 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1744929766339 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "dmem.v 1 1 " "Found 1 design units, including 1 entities, in source file dmem.v" { { "Info" "ISGN_ENTITY_NAME" "1 dmem " "Found entity 1: dmem" {  } { { "dmem.v" "" { Text "/home/taolam/risc-v_project/pipelined/dmem.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1744929766339 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1744929766339 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "control_unit.v 1 1 " "Found 1 design units, including 1 entities, in source file control_unit.v" { { "Info" "ISGN_ENTITY_NAME" "1 control_unit " "Found entity 1: control_unit" {  } { { "control_unit.v" "" { Text "/home/taolam/risc-v_project/pipelined/control_unit.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1744929766340 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1744929766340 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "forwarding_unit.v 1 1 " "Found 1 design units, including 1 entities, in source file forwarding_unit.v" { { "Info" "ISGN_ENTITY_NAME" "1 forwarding_unit " "Found entity 1: forwarding_unit" {  } { { "forwarding_unit.v" "" { Text "/home/taolam/risc-v_project/pipelined/forwarding_unit.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1744929766340 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1744929766340 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "hazard_detection.v 1 1 " "Found 1 design units, including 1 entities, in source file hazard_detection.v" { { "Info" "ISGN_ENTITY_NAME" "1 hazard_detection " "Found entity 1: hazard_detection" {  } { { "hazard_detection.v" "" { Text "/home/taolam/risc-v_project/pipelined/hazard_detection.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1744929766340 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1744929766340 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "if_stage.v 1 1 " "Found 1 design units, including 1 entities, in source file if_stage.v" { { "Info" "ISGN_ENTITY_NAME" "1 if_stage " "Found entity 1: if_stage" {  } { { "if_stage.v" "" { Text "/home/taolam/risc-v_project/pipelined/if_stage.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1744929766340 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1744929766340 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "id_stage.v 1 1 " "Found 1 design units, including 1 entities, in source file id_stage.v" { { "Info" "ISGN_ENTITY_NAME" "1 id_stage " "Found entity 1: id_stage" {  } { { "id_stage.v" "" { Text "/home/taolam/risc-v_project/pipelined/id_stage.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1744929766340 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1744929766340 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ex_stage.v 1 1 " "Found 1 design units, including 1 entities, in source file ex_stage.v" { { "Info" "ISGN_ENTITY_NAME" "1 ex_stage " "Found entity 1: ex_stage" {  } { { "ex_stage.v" "" { Text "/home/taolam/risc-v_project/pipelined/ex_stage.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1744929766340 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1744929766340 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mem_stage.v 1 1 " "Found 1 design units, including 1 entities, in source file mem_stage.v" { { "Info" "ISGN_ENTITY_NAME" "1 mem_stage " "Found entity 1: mem_stage" {  } { { "mem_stage.v" "" { Text "/home/taolam/risc-v_project/pipelined/mem_stage.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1744929766340 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1744929766340 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "wb_stage.v 1 1 " "Found 1 design units, including 1 entities, in source file wb_stage.v" { { "Info" "ISGN_ENTITY_NAME" "1 wb_stage " "Found entity 1: wb_stage" {  } { { "wb_stage.v" "" { Text "/home/taolam/risc-v_project/pipelined/wb_stage.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1744929766341 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1744929766341 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "tb_riscv_pipeline.v 1 1 " "Found 1 design units, including 1 entities, in source file tb_riscv_pipeline.v" { { "Info" "ISGN_ENTITY_NAME" "1 tb_riscv_pipeline " "Found entity 1: tb_riscv_pipeline" {  } { { "tb_riscv_pipeline.v" "" { Text "/home/taolam/risc-v_project/pipelined/tb_riscv_pipeline.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1744929766341 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1744929766341 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "riscv_pipeline " "Elaborating entity \"riscv_pipeline\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1744929766356 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "if_stage if_stage:if_inst " "Elaborating entity \"if_stage\" for hierarchy \"if_stage:if_inst\"" {  } { { "riscv_pipeline.v" "if_inst" { Text "/home/taolam/risc-v_project/pipelined/riscv_pipeline.v" 29 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1744929766361 ""}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "pc_reg if_stage.v(9) " "Verilog HDL Always Construct warning at if_stage.v(9): inferring latch(es) for variable \"pc_reg\", which holds its previous value in one or more paths through the always construct" {  } { { "if_stage.v" "" { Text "/home/taolam/risc-v_project/pipelined/if_stage.v" 9 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1744929766361 "|riscv_pipeline|if_stage:if_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pc_reg\[0\] if_stage.v(9) " "Inferred latch for \"pc_reg\[0\]\" at if_stage.v(9)" {  } { { "if_stage.v" "" { Text "/home/taolam/risc-v_project/pipelined/if_stage.v" 9 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1744929766361 "|riscv_pipeline|if_stage:if_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pc_reg\[1\] if_stage.v(9) " "Inferred latch for \"pc_reg\[1\]\" at if_stage.v(9)" {  } { { "if_stage.v" "" { Text "/home/taolam/risc-v_project/pipelined/if_stage.v" 9 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1744929766361 "|riscv_pipeline|if_stage:if_inst"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "imem if_stage:if_inst\|imem:imem_inst " "Elaborating entity \"imem\" for hierarchy \"if_stage:if_inst\|imem:imem_inst\"" {  } { { "if_stage.v" "imem_inst" { Text "/home/taolam/risc-v_project/pipelined/if_stage.v" 7 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1744929766363 ""}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "mem.data_a 0 imem.v(5) " "Net \"mem.data_a\" at imem.v(5) has no driver or initial value, using a default initial value '0'" {  } { { "imem.v" "" { Text "/home/taolam/risc-v_project/pipelined/imem.v" 5 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1744929766366 "|riscv_pipeline|if_stage:if_inst|imem:imem_inst"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "mem.waddr_a 0 imem.v(5) " "Net \"mem.waddr_a\" at imem.v(5) has no driver or initial value, using a default initial value '0'" {  } { { "imem.v" "" { Text "/home/taolam/risc-v_project/pipelined/imem.v" 5 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1744929766366 "|riscv_pipeline|if_stage:if_inst|imem:imem_inst"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "mem.we_a 0 imem.v(5) " "Net \"mem.we_a\" at imem.v(5) has no driver or initial value, using a default initial value '0'" {  } { { "imem.v" "" { Text "/home/taolam/risc-v_project/pipelined/imem.v" 5 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1744929766366 "|riscv_pipeline|if_stage:if_inst|imem:imem_inst"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "id_stage id_stage:id_inst " "Elaborating entity \"id_stage\" for hierarchy \"id_stage:id_inst\"" {  } { { "riscv_pipeline.v" "id_inst" { Text "/home/taolam/risc-v_project/pipelined/riscv_pipeline.v" 35 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1744929766367 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "regfile id_stage:id_inst\|regfile:regs " "Elaborating entity \"regfile\" for hierarchy \"id_stage:id_inst\|regfile:regs\"" {  } { { "id_stage.v" "regs" { Text "/home/taolam/risc-v_project/pipelined/id_stage.v" 19 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1744929766371 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "control_unit id_stage:id_inst\|control_unit:ctrl " "Elaborating entity \"control_unit\" for hierarchy \"id_stage:id_inst\|control_unit:ctrl\"" {  } { { "id_stage.v" "ctrl" { Text "/home/taolam/risc-v_project/pipelined/id_stage.v" 21 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1744929766374 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ex_stage ex_stage:ex_inst " "Elaborating entity \"ex_stage\" for hierarchy \"ex_stage:ex_inst\"" {  } { { "riscv_pipeline.v" "ex_inst" { Text "/home/taolam/risc-v_project/pipelined/riscv_pipeline.v" 43 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1744929766375 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alu ex_stage:ex_inst\|alu:alu_inst " "Elaborating entity \"alu\" for hierarchy \"ex_stage:ex_inst\|alu:alu_inst\"" {  } { { "ex_stage.v" "alu_inst" { Text "/home/taolam/risc-v_project/pipelined/ex_stage.v" 22 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1744929766379 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mem_stage mem_stage:mem_inst " "Elaborating entity \"mem_stage\" for hierarchy \"mem_stage:mem_inst\"" {  } { { "riscv_pipeline.v" "mem_inst" { Text "/home/taolam/risc-v_project/pipelined/riscv_pipeline.v" 47 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1744929766381 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dmem mem_stage:mem_inst\|dmem:dmem_inst " "Elaborating entity \"dmem\" for hierarchy \"mem_stage:mem_inst\|dmem:dmem_inst\"" {  } { { "mem_stage.v" "dmem_inst" { Text "/home/taolam/risc-v_project/pipelined/mem_stage.v" 13 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1744929766384 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "wb_stage wb_stage:wb_inst " "Elaborating entity \"wb_stage\" for hierarchy \"wb_stage:wb_inst\"" {  } { { "riscv_pipeline.v" "wb_inst" { Text "/home/taolam/risc-v_project/pipelined/riscv_pipeline.v" 49 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1744929766387 ""}
{ "Warning" "WSGN_EMPTY_SHELL" "wb_stage " "Entity \"wb_stage\" contains only dangling pins" {  } { { "riscv_pipeline.v" "wb_inst" { Text "/home/taolam/risc-v_project/pipelined/riscv_pipeline.v" 49 0 0 } }  } 0 12158 "Entity \"%1!s!\" contains only dangling pins" 0 0 "Analysis & Synthesis" 0 -1 1744929766387 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "forwarding_unit forwarding_unit:fwd " "Elaborating entity \"forwarding_unit\" for hierarchy \"forwarding_unit:fwd\"" {  } { { "riscv_pipeline.v" "fwd" { Text "/home/taolam/risc-v_project/pipelined/riscv_pipeline.v" 54 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1744929766388 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "hazard_detection hazard_detection:hazard " "Elaborating entity \"hazard_detection\" for hierarchy \"hazard_detection:hazard\"" {  } { { "riscv_pipeline.v" "hazard" { Text "/home/taolam/risc-v_project/pipelined/riscv_pipeline.v" 56 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1744929766389 ""}
{ "Info" "IINFER_UNINFERRED_RAM_SUMMARY" "2 " "Found 2 instances of uninferred RAM logic" { { "Info" "IINFER_READ_LOGIC_IS_ASYNCHRONOUS" "mem_stage:mem_inst\|dmem:dmem_inst\|mem " "RAM logic \"mem_stage:mem_inst\|dmem:dmem_inst\|mem\" is uninferred due to asynchronous read logic" {  } { { "dmem.v" "mem" { Text "/home/taolam/risc-v_project/pipelined/dmem.v" 7 -1 0 } }  } 0 276007 "RAM logic \"%1!s!\" is uninferred due to asynchronous read logic" 0 0 "Design Software" 0 -1 1744929766539 ""} { "Info" "IINFER_READ_LOGIC_IS_ASYNCHRONOUS" "id_stage:id_inst\|regfile:regs\|regs " "RAM logic \"id_stage:id_inst\|regfile:regs\|regs\" is uninferred due to asynchronous read logic" {  } { { "regfile.v" "regs" { Text "/home/taolam/risc-v_project/pipelined/regfile.v" 7 -1 0 } }  } 0 276007 "RAM logic \"%1!s!\" is uninferred due to asynchronous read logic" 0 0 "Design Software" 0 -1 1744929766539 ""}  } {  } 0 276014 "Found %1!d! instances of uninferred RAM logic" 0 0 "Analysis & Synthesis" 0 -1 1744929766539 ""}
{ "Warning" "WCDB_CDB_RAM_MIF_CONTAIN_DONT_CARE" "/home/taolam/risc-v_project/pipelined/db/pipelined_processor.ram0_imem_37c714.hdl.mif " "Memory Initialization File or Hexadecimal (Intel-Format) File \"/home/taolam/risc-v_project/pipelined/db/pipelined_processor.ram0_imem_37c714.hdl.mif\" contains \"don't care\" values -- overwriting them with 0s" {  } {  } 0 127007 "Memory Initialization File or Hexadecimal (Intel-Format) File \"%1!s!\" contains \"don't care\" values -- overwriting them with 0s" 0 0 "Analysis & Synthesis" 0 -1 1744929766542 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "pc\[0\] GND " "Pin \"pc\[0\]\" is stuck at GND" {  } { { "riscv_pipeline.v" "" { Text "/home/taolam/risc-v_project/pipelined/riscv_pipeline.v" 3 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1744929766716 "|riscv_pipeline|pc[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "pc\[1\] GND " "Pin \"pc\[1\]\" is stuck at GND" {  } { { "riscv_pipeline.v" "" { Text "/home/taolam/risc-v_project/pipelined/riscv_pipeline.v" 3 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1744929766716 "|riscv_pipeline|pc[1]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1744929766716 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1744929766757 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "800 " "800 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1744929766922 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1744929766973 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1744929766973 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "595 " "Implemented 595 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "2 " "Implemented 2 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1744929767001 ""} { "Info" "ICUT_CUT_TM_OPINS" "64 " "Implemented 64 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1744929767001 ""} { "Info" "ICUT_CUT_TM_LCELLS" "529 " "Implemented 529 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1744929767001 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1744929767001 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 10 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 10 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "518 " "Peak virtual memory: 518 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1744929767004 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Apr 18 05:42:47 2025 " "Processing ended: Fri Apr 18 05:42:47 2025" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1744929767004 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:04 " "Elapsed time: 00:00:04" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1744929767004 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:11 " "Total CPU time (on all processors): 00:00:11" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1744929767004 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1744929767004 ""}
