Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.2 (win64) Build 5239630 Fri Nov 08 22:35:27 MST 2024
| Date         : Wed May  7 08:17:19 2025
| Host         : LAPTOP-1SQM85NC running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file I2C_Test_wrapper_timing_summary_routed.rpt -pb I2C_Test_wrapper_timing_summary_routed.pb -rpx I2C_Test_wrapper_timing_summary_routed.rpx -warn_on_violation
| Design       : I2C_Test_wrapper
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
| Design State : Routed
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity  Description                    Violations  
---------  --------  -----------------------------  ----------  
TIMING-18  Warning   Missing input or output delay  8           

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (3)
6. checking no_output_delay (5)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (3)
------------------------------
 There are 3 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (5)
-------------------------------
 There are 5 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     77.158        0.000                      0                  529        0.173        0.000                      0                  529       41.160        0.000                       0                   213  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 41.660}     83.330          12.000          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin        77.158        0.000                      0                  380        0.173        0.000                      0                  380       41.160        0.000                       0                   213  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group         From Clock         To Clock               WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------         ----------         --------               -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
**async_default**  sys_clk_pin        sys_clk_pin             78.670        0.000                      0                  149        0.833        0.000                      0                  149  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)        sys_clk_pin                 
(none)                      sys_clk_pin   


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack       77.158ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.173ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       41.160ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             77.158ns  (required time - arrival time)
  Source:                 I2C_Test_i/Read_Sensorsmod_0/U0/Main.sec_cnt_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            I2C_Test_i/Read_Sensorsmod_0/U0/Main.sec_cnt_reg[25]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            83.330ns  (sys_clk_pin rise@83.330ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.218ns  (logic 2.435ns (39.163%)  route 3.783ns (60.837%))
  Logic Levels:           11  (CARRY4=7 LUT2=1 LUT3=1 LUT6=2)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.861ns = ( 88.191 - 83.330 ) 
    Source Clock Delay      (SCD):    5.161ns
    Clock Pessimism Removal (CPR):    0.271ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.448    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.544 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=212, routed)         1.617     5.161    I2C_Test_i/Read_Sensorsmod_0/U0/sysclk
    SLICE_X2Y67          FDCE                                         r  I2C_Test_i/Read_Sensorsmod_0/U0/Main.sec_cnt_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y67          FDCE (Prop_fdce_C_Q)         0.518     5.679 f  I2C_Test_i/Read_Sensorsmod_0/U0/Main.sec_cnt_reg[8]/Q
                         net (fo=2, routed)           0.682     6.361    I2C_Test_i/Read_Sensorsmod_0/U0/Main.sec_cnt_reg[8]
    SLICE_X3Y67          LUT3 (Prop_lut3_I2_O)        0.124     6.485 r  I2C_Test_i/Read_Sensorsmod_0/U0/FSM_sequential_state[2]_i_8/O
                         net (fo=2, routed)           0.817     7.302    I2C_Test_i/Read_Sensorsmod_0/U0/FSM_sequential_state[2]_i_8_n_0
    SLICE_X3Y68          LUT6 (Prop_lut6_I1_O)        0.124     7.426 f  I2C_Test_i/Read_Sensorsmod_0/U0/Main.sec_cnt[0]_i_9/O
                         net (fo=1, routed)           0.575     8.001    I2C_Test_i/Read_Sensorsmod_0/U0/Main.sec_cnt[0]_i_9_n_0
    SLICE_X4Y70          LUT6 (Prop_lut6_I5_O)        0.124     8.125 f  I2C_Test_i/Read_Sensorsmod_0/U0/Main.sec_cnt[0]_i_8/O
                         net (fo=27, routed)          1.709     9.833    I2C_Test_i/Read_Sensorsmod_0/U0/Main.sec_cnt[0]_i_8_n_0
    SLICE_X2Y65          LUT2 (Prop_lut2_I1_O)        0.124     9.957 r  I2C_Test_i/Read_Sensorsmod_0/U0/Main.sec_cnt[0]_i_7/O
                         net (fo=1, routed)           0.000     9.957    I2C_Test_i/Read_Sensorsmod_0/U0/Main.sec_cnt[0]_i_7_n_0
    SLICE_X2Y65          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    10.470 r  I2C_Test_i/Read_Sensorsmod_0/U0/Main.sec_cnt_reg[0]_i_2/CO[3]
                         net (fo=1, routed)           0.000    10.470    I2C_Test_i/Read_Sensorsmod_0/U0/Main.sec_cnt_reg[0]_i_2_n_0
    SLICE_X2Y66          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.587 r  I2C_Test_i/Read_Sensorsmod_0/U0/Main.sec_cnt_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.587    I2C_Test_i/Read_Sensorsmod_0/U0/Main.sec_cnt_reg[4]_i_1_n_0
    SLICE_X2Y67          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.704 r  I2C_Test_i/Read_Sensorsmod_0/U0/Main.sec_cnt_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.704    I2C_Test_i/Read_Sensorsmod_0/U0/Main.sec_cnt_reg[8]_i_1_n_0
    SLICE_X2Y68          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.821 r  I2C_Test_i/Read_Sensorsmod_0/U0/Main.sec_cnt_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.821    I2C_Test_i/Read_Sensorsmod_0/U0/Main.sec_cnt_reg[12]_i_1_n_0
    SLICE_X2Y69          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.938 r  I2C_Test_i/Read_Sensorsmod_0/U0/Main.sec_cnt_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.938    I2C_Test_i/Read_Sensorsmod_0/U0/Main.sec_cnt_reg[16]_i_1_n_0
    SLICE_X2Y70          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.055 r  I2C_Test_i/Read_Sensorsmod_0/U0/Main.sec_cnt_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.055    I2C_Test_i/Read_Sensorsmod_0/U0/Main.sec_cnt_reg[20]_i_1_n_0
    SLICE_X2Y71          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    11.378 r  I2C_Test_i/Read_Sensorsmod_0/U0/Main.sec_cnt_reg[24]_i_1/O[1]
                         net (fo=1, routed)           0.000    11.378    I2C_Test_i/Read_Sensorsmod_0/U0/Main.sec_cnt_reg[24]_i_1_n_6
    SLICE_X2Y71          FDCE                                         r  I2C_Test_i/Read_Sensorsmod_0/U0/Main.sec_cnt_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     83.330    83.330 r  
    L17                                               0.000    83.330 r  sysclk (IN)
                         net (fo=0)                   0.000    83.330    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         1.406    84.736 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           1.868    86.604    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    86.695 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=212, routed)         1.497    88.191    I2C_Test_i/Read_Sensorsmod_0/U0/sysclk
    SLICE_X2Y71          FDCE                                         r  I2C_Test_i/Read_Sensorsmod_0/U0/Main.sec_cnt_reg[25]/C
                         clock pessimism              0.271    88.463    
                         clock uncertainty           -0.035    88.427    
    SLICE_X2Y71          FDCE (Setup_fdce_C_D)        0.109    88.536    I2C_Test_i/Read_Sensorsmod_0/U0/Main.sec_cnt_reg[25]
  -------------------------------------------------------------------
                         required time                         88.536    
                         arrival time                         -11.378    
  -------------------------------------------------------------------
                         slack                                 77.158    

Slack (MET) :             77.262ns  (required time - arrival time)
  Source:                 I2C_Test_i/Read_Sensorsmod_0/U0/Main.sec_cnt_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            I2C_Test_i/Read_Sensorsmod_0/U0/Main.sec_cnt_reg[24]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            83.330ns  (sys_clk_pin rise@83.330ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.114ns  (logic 2.331ns (38.128%)  route 3.783ns (61.872%))
  Logic Levels:           11  (CARRY4=7 LUT2=1 LUT3=1 LUT6=2)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.861ns = ( 88.191 - 83.330 ) 
    Source Clock Delay      (SCD):    5.161ns
    Clock Pessimism Removal (CPR):    0.271ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.448    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.544 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=212, routed)         1.617     5.161    I2C_Test_i/Read_Sensorsmod_0/U0/sysclk
    SLICE_X2Y67          FDCE                                         r  I2C_Test_i/Read_Sensorsmod_0/U0/Main.sec_cnt_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y67          FDCE (Prop_fdce_C_Q)         0.518     5.679 f  I2C_Test_i/Read_Sensorsmod_0/U0/Main.sec_cnt_reg[8]/Q
                         net (fo=2, routed)           0.682     6.361    I2C_Test_i/Read_Sensorsmod_0/U0/Main.sec_cnt_reg[8]
    SLICE_X3Y67          LUT3 (Prop_lut3_I2_O)        0.124     6.485 r  I2C_Test_i/Read_Sensorsmod_0/U0/FSM_sequential_state[2]_i_8/O
                         net (fo=2, routed)           0.817     7.302    I2C_Test_i/Read_Sensorsmod_0/U0/FSM_sequential_state[2]_i_8_n_0
    SLICE_X3Y68          LUT6 (Prop_lut6_I1_O)        0.124     7.426 f  I2C_Test_i/Read_Sensorsmod_0/U0/Main.sec_cnt[0]_i_9/O
                         net (fo=1, routed)           0.575     8.001    I2C_Test_i/Read_Sensorsmod_0/U0/Main.sec_cnt[0]_i_9_n_0
    SLICE_X4Y70          LUT6 (Prop_lut6_I5_O)        0.124     8.125 f  I2C_Test_i/Read_Sensorsmod_0/U0/Main.sec_cnt[0]_i_8/O
                         net (fo=27, routed)          1.709     9.833    I2C_Test_i/Read_Sensorsmod_0/U0/Main.sec_cnt[0]_i_8_n_0
    SLICE_X2Y65          LUT2 (Prop_lut2_I1_O)        0.124     9.957 r  I2C_Test_i/Read_Sensorsmod_0/U0/Main.sec_cnt[0]_i_7/O
                         net (fo=1, routed)           0.000     9.957    I2C_Test_i/Read_Sensorsmod_0/U0/Main.sec_cnt[0]_i_7_n_0
    SLICE_X2Y65          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    10.470 r  I2C_Test_i/Read_Sensorsmod_0/U0/Main.sec_cnt_reg[0]_i_2/CO[3]
                         net (fo=1, routed)           0.000    10.470    I2C_Test_i/Read_Sensorsmod_0/U0/Main.sec_cnt_reg[0]_i_2_n_0
    SLICE_X2Y66          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.587 r  I2C_Test_i/Read_Sensorsmod_0/U0/Main.sec_cnt_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.587    I2C_Test_i/Read_Sensorsmod_0/U0/Main.sec_cnt_reg[4]_i_1_n_0
    SLICE_X2Y67          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.704 r  I2C_Test_i/Read_Sensorsmod_0/U0/Main.sec_cnt_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.704    I2C_Test_i/Read_Sensorsmod_0/U0/Main.sec_cnt_reg[8]_i_1_n_0
    SLICE_X2Y68          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.821 r  I2C_Test_i/Read_Sensorsmod_0/U0/Main.sec_cnt_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.821    I2C_Test_i/Read_Sensorsmod_0/U0/Main.sec_cnt_reg[12]_i_1_n_0
    SLICE_X2Y69          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.938 r  I2C_Test_i/Read_Sensorsmod_0/U0/Main.sec_cnt_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.938    I2C_Test_i/Read_Sensorsmod_0/U0/Main.sec_cnt_reg[16]_i_1_n_0
    SLICE_X2Y70          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.055 r  I2C_Test_i/Read_Sensorsmod_0/U0/Main.sec_cnt_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.055    I2C_Test_i/Read_Sensorsmod_0/U0/Main.sec_cnt_reg[20]_i_1_n_0
    SLICE_X2Y71          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    11.274 r  I2C_Test_i/Read_Sensorsmod_0/U0/Main.sec_cnt_reg[24]_i_1/O[0]
                         net (fo=1, routed)           0.000    11.274    I2C_Test_i/Read_Sensorsmod_0/U0/Main.sec_cnt_reg[24]_i_1_n_7
    SLICE_X2Y71          FDCE                                         r  I2C_Test_i/Read_Sensorsmod_0/U0/Main.sec_cnt_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     83.330    83.330 r  
    L17                                               0.000    83.330 r  sysclk (IN)
                         net (fo=0)                   0.000    83.330    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         1.406    84.736 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           1.868    86.604    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    86.695 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=212, routed)         1.497    88.191    I2C_Test_i/Read_Sensorsmod_0/U0/sysclk
    SLICE_X2Y71          FDCE                                         r  I2C_Test_i/Read_Sensorsmod_0/U0/Main.sec_cnt_reg[24]/C
                         clock pessimism              0.271    88.463    
                         clock uncertainty           -0.035    88.427    
    SLICE_X2Y71          FDCE (Setup_fdce_C_D)        0.109    88.536    I2C_Test_i/Read_Sensorsmod_0/U0/Main.sec_cnt_reg[24]
  -------------------------------------------------------------------
                         required time                         88.536    
                         arrival time                         -11.274    
  -------------------------------------------------------------------
                         slack                                 77.262    

Slack (MET) :             77.276ns  (required time - arrival time)
  Source:                 I2C_Test_i/Read_Sensorsmod_0/U0/Main.sec_cnt_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            I2C_Test_i/Read_Sensorsmod_0/U0/Main.sec_cnt_reg[21]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            83.330ns  (sys_clk_pin rise@83.330ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.101ns  (logic 2.318ns (37.996%)  route 3.783ns (62.004%))
  Logic Levels:           10  (CARRY4=6 LUT2=1 LUT3=1 LUT6=2)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.862ns = ( 88.192 - 83.330 ) 
    Source Clock Delay      (SCD):    5.161ns
    Clock Pessimism Removal (CPR):    0.271ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.448    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.544 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=212, routed)         1.617     5.161    I2C_Test_i/Read_Sensorsmod_0/U0/sysclk
    SLICE_X2Y67          FDCE                                         r  I2C_Test_i/Read_Sensorsmod_0/U0/Main.sec_cnt_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y67          FDCE (Prop_fdce_C_Q)         0.518     5.679 f  I2C_Test_i/Read_Sensorsmod_0/U0/Main.sec_cnt_reg[8]/Q
                         net (fo=2, routed)           0.682     6.361    I2C_Test_i/Read_Sensorsmod_0/U0/Main.sec_cnt_reg[8]
    SLICE_X3Y67          LUT3 (Prop_lut3_I2_O)        0.124     6.485 r  I2C_Test_i/Read_Sensorsmod_0/U0/FSM_sequential_state[2]_i_8/O
                         net (fo=2, routed)           0.817     7.302    I2C_Test_i/Read_Sensorsmod_0/U0/FSM_sequential_state[2]_i_8_n_0
    SLICE_X3Y68          LUT6 (Prop_lut6_I1_O)        0.124     7.426 f  I2C_Test_i/Read_Sensorsmod_0/U0/Main.sec_cnt[0]_i_9/O
                         net (fo=1, routed)           0.575     8.001    I2C_Test_i/Read_Sensorsmod_0/U0/Main.sec_cnt[0]_i_9_n_0
    SLICE_X4Y70          LUT6 (Prop_lut6_I5_O)        0.124     8.125 f  I2C_Test_i/Read_Sensorsmod_0/U0/Main.sec_cnt[0]_i_8/O
                         net (fo=27, routed)          1.709     9.833    I2C_Test_i/Read_Sensorsmod_0/U0/Main.sec_cnt[0]_i_8_n_0
    SLICE_X2Y65          LUT2 (Prop_lut2_I1_O)        0.124     9.957 r  I2C_Test_i/Read_Sensorsmod_0/U0/Main.sec_cnt[0]_i_7/O
                         net (fo=1, routed)           0.000     9.957    I2C_Test_i/Read_Sensorsmod_0/U0/Main.sec_cnt[0]_i_7_n_0
    SLICE_X2Y65          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    10.470 r  I2C_Test_i/Read_Sensorsmod_0/U0/Main.sec_cnt_reg[0]_i_2/CO[3]
                         net (fo=1, routed)           0.000    10.470    I2C_Test_i/Read_Sensorsmod_0/U0/Main.sec_cnt_reg[0]_i_2_n_0
    SLICE_X2Y66          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.587 r  I2C_Test_i/Read_Sensorsmod_0/U0/Main.sec_cnt_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.587    I2C_Test_i/Read_Sensorsmod_0/U0/Main.sec_cnt_reg[4]_i_1_n_0
    SLICE_X2Y67          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.704 r  I2C_Test_i/Read_Sensorsmod_0/U0/Main.sec_cnt_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.704    I2C_Test_i/Read_Sensorsmod_0/U0/Main.sec_cnt_reg[8]_i_1_n_0
    SLICE_X2Y68          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.821 r  I2C_Test_i/Read_Sensorsmod_0/U0/Main.sec_cnt_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.821    I2C_Test_i/Read_Sensorsmod_0/U0/Main.sec_cnt_reg[12]_i_1_n_0
    SLICE_X2Y69          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.938 r  I2C_Test_i/Read_Sensorsmod_0/U0/Main.sec_cnt_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.938    I2C_Test_i/Read_Sensorsmod_0/U0/Main.sec_cnt_reg[16]_i_1_n_0
    SLICE_X2Y70          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    11.261 r  I2C_Test_i/Read_Sensorsmod_0/U0/Main.sec_cnt_reg[20]_i_1/O[1]
                         net (fo=1, routed)           0.000    11.261    I2C_Test_i/Read_Sensorsmod_0/U0/Main.sec_cnt_reg[20]_i_1_n_6
    SLICE_X2Y70          FDCE                                         r  I2C_Test_i/Read_Sensorsmod_0/U0/Main.sec_cnt_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     83.330    83.330 r  
    L17                                               0.000    83.330 r  sysclk (IN)
                         net (fo=0)                   0.000    83.330    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         1.406    84.736 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           1.868    86.604    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    86.695 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=212, routed)         1.498    88.192    I2C_Test_i/Read_Sensorsmod_0/U0/sysclk
    SLICE_X2Y70          FDCE                                         r  I2C_Test_i/Read_Sensorsmod_0/U0/Main.sec_cnt_reg[21]/C
                         clock pessimism              0.271    88.464    
                         clock uncertainty           -0.035    88.428    
    SLICE_X2Y70          FDCE (Setup_fdce_C_D)        0.109    88.537    I2C_Test_i/Read_Sensorsmod_0/U0/Main.sec_cnt_reg[21]
  -------------------------------------------------------------------
                         required time                         88.537    
                         arrival time                         -11.261    
  -------------------------------------------------------------------
                         slack                                 77.276    

Slack (MET) :             77.284ns  (required time - arrival time)
  Source:                 I2C_Test_i/Read_Sensorsmod_0/U0/Main.sec_cnt_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            I2C_Test_i/Read_Sensorsmod_0/U0/Main.sec_cnt_reg[23]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            83.330ns  (sys_clk_pin rise@83.330ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.093ns  (logic 2.310ns (37.915%)  route 3.783ns (62.085%))
  Logic Levels:           10  (CARRY4=6 LUT2=1 LUT3=1 LUT6=2)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.862ns = ( 88.192 - 83.330 ) 
    Source Clock Delay      (SCD):    5.161ns
    Clock Pessimism Removal (CPR):    0.271ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.448    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.544 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=212, routed)         1.617     5.161    I2C_Test_i/Read_Sensorsmod_0/U0/sysclk
    SLICE_X2Y67          FDCE                                         r  I2C_Test_i/Read_Sensorsmod_0/U0/Main.sec_cnt_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y67          FDCE (Prop_fdce_C_Q)         0.518     5.679 f  I2C_Test_i/Read_Sensorsmod_0/U0/Main.sec_cnt_reg[8]/Q
                         net (fo=2, routed)           0.682     6.361    I2C_Test_i/Read_Sensorsmod_0/U0/Main.sec_cnt_reg[8]
    SLICE_X3Y67          LUT3 (Prop_lut3_I2_O)        0.124     6.485 r  I2C_Test_i/Read_Sensorsmod_0/U0/FSM_sequential_state[2]_i_8/O
                         net (fo=2, routed)           0.817     7.302    I2C_Test_i/Read_Sensorsmod_0/U0/FSM_sequential_state[2]_i_8_n_0
    SLICE_X3Y68          LUT6 (Prop_lut6_I1_O)        0.124     7.426 f  I2C_Test_i/Read_Sensorsmod_0/U0/Main.sec_cnt[0]_i_9/O
                         net (fo=1, routed)           0.575     8.001    I2C_Test_i/Read_Sensorsmod_0/U0/Main.sec_cnt[0]_i_9_n_0
    SLICE_X4Y70          LUT6 (Prop_lut6_I5_O)        0.124     8.125 f  I2C_Test_i/Read_Sensorsmod_0/U0/Main.sec_cnt[0]_i_8/O
                         net (fo=27, routed)          1.709     9.833    I2C_Test_i/Read_Sensorsmod_0/U0/Main.sec_cnt[0]_i_8_n_0
    SLICE_X2Y65          LUT2 (Prop_lut2_I1_O)        0.124     9.957 r  I2C_Test_i/Read_Sensorsmod_0/U0/Main.sec_cnt[0]_i_7/O
                         net (fo=1, routed)           0.000     9.957    I2C_Test_i/Read_Sensorsmod_0/U0/Main.sec_cnt[0]_i_7_n_0
    SLICE_X2Y65          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    10.470 r  I2C_Test_i/Read_Sensorsmod_0/U0/Main.sec_cnt_reg[0]_i_2/CO[3]
                         net (fo=1, routed)           0.000    10.470    I2C_Test_i/Read_Sensorsmod_0/U0/Main.sec_cnt_reg[0]_i_2_n_0
    SLICE_X2Y66          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.587 r  I2C_Test_i/Read_Sensorsmod_0/U0/Main.sec_cnt_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.587    I2C_Test_i/Read_Sensorsmod_0/U0/Main.sec_cnt_reg[4]_i_1_n_0
    SLICE_X2Y67          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.704 r  I2C_Test_i/Read_Sensorsmod_0/U0/Main.sec_cnt_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.704    I2C_Test_i/Read_Sensorsmod_0/U0/Main.sec_cnt_reg[8]_i_1_n_0
    SLICE_X2Y68          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.821 r  I2C_Test_i/Read_Sensorsmod_0/U0/Main.sec_cnt_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.821    I2C_Test_i/Read_Sensorsmod_0/U0/Main.sec_cnt_reg[12]_i_1_n_0
    SLICE_X2Y69          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.938 r  I2C_Test_i/Read_Sensorsmod_0/U0/Main.sec_cnt_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.938    I2C_Test_i/Read_Sensorsmod_0/U0/Main.sec_cnt_reg[16]_i_1_n_0
    SLICE_X2Y70          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    11.253 r  I2C_Test_i/Read_Sensorsmod_0/U0/Main.sec_cnt_reg[20]_i_1/O[3]
                         net (fo=1, routed)           0.000    11.253    I2C_Test_i/Read_Sensorsmod_0/U0/Main.sec_cnt_reg[20]_i_1_n_4
    SLICE_X2Y70          FDCE                                         r  I2C_Test_i/Read_Sensorsmod_0/U0/Main.sec_cnt_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     83.330    83.330 r  
    L17                                               0.000    83.330 r  sysclk (IN)
                         net (fo=0)                   0.000    83.330    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         1.406    84.736 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           1.868    86.604    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    86.695 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=212, routed)         1.498    88.192    I2C_Test_i/Read_Sensorsmod_0/U0/sysclk
    SLICE_X2Y70          FDCE                                         r  I2C_Test_i/Read_Sensorsmod_0/U0/Main.sec_cnt_reg[23]/C
                         clock pessimism              0.271    88.464    
                         clock uncertainty           -0.035    88.428    
    SLICE_X2Y70          FDCE (Setup_fdce_C_D)        0.109    88.537    I2C_Test_i/Read_Sensorsmod_0/U0/Main.sec_cnt_reg[23]
  -------------------------------------------------------------------
                         required time                         88.537    
                         arrival time                         -11.253    
  -------------------------------------------------------------------
                         slack                                 77.284    

Slack (MET) :             77.360ns  (required time - arrival time)
  Source:                 I2C_Test_i/Read_Sensorsmod_0/U0/Main.sec_cnt_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            I2C_Test_i/Read_Sensorsmod_0/U0/Main.sec_cnt_reg[22]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            83.330ns  (sys_clk_pin rise@83.330ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.017ns  (logic 2.234ns (37.131%)  route 3.783ns (62.869%))
  Logic Levels:           10  (CARRY4=6 LUT2=1 LUT3=1 LUT6=2)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.862ns = ( 88.192 - 83.330 ) 
    Source Clock Delay      (SCD):    5.161ns
    Clock Pessimism Removal (CPR):    0.271ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.448    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.544 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=212, routed)         1.617     5.161    I2C_Test_i/Read_Sensorsmod_0/U0/sysclk
    SLICE_X2Y67          FDCE                                         r  I2C_Test_i/Read_Sensorsmod_0/U0/Main.sec_cnt_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y67          FDCE (Prop_fdce_C_Q)         0.518     5.679 f  I2C_Test_i/Read_Sensorsmod_0/U0/Main.sec_cnt_reg[8]/Q
                         net (fo=2, routed)           0.682     6.361    I2C_Test_i/Read_Sensorsmod_0/U0/Main.sec_cnt_reg[8]
    SLICE_X3Y67          LUT3 (Prop_lut3_I2_O)        0.124     6.485 r  I2C_Test_i/Read_Sensorsmod_0/U0/FSM_sequential_state[2]_i_8/O
                         net (fo=2, routed)           0.817     7.302    I2C_Test_i/Read_Sensorsmod_0/U0/FSM_sequential_state[2]_i_8_n_0
    SLICE_X3Y68          LUT6 (Prop_lut6_I1_O)        0.124     7.426 f  I2C_Test_i/Read_Sensorsmod_0/U0/Main.sec_cnt[0]_i_9/O
                         net (fo=1, routed)           0.575     8.001    I2C_Test_i/Read_Sensorsmod_0/U0/Main.sec_cnt[0]_i_9_n_0
    SLICE_X4Y70          LUT6 (Prop_lut6_I5_O)        0.124     8.125 f  I2C_Test_i/Read_Sensorsmod_0/U0/Main.sec_cnt[0]_i_8/O
                         net (fo=27, routed)          1.709     9.833    I2C_Test_i/Read_Sensorsmod_0/U0/Main.sec_cnt[0]_i_8_n_0
    SLICE_X2Y65          LUT2 (Prop_lut2_I1_O)        0.124     9.957 r  I2C_Test_i/Read_Sensorsmod_0/U0/Main.sec_cnt[0]_i_7/O
                         net (fo=1, routed)           0.000     9.957    I2C_Test_i/Read_Sensorsmod_0/U0/Main.sec_cnt[0]_i_7_n_0
    SLICE_X2Y65          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    10.470 r  I2C_Test_i/Read_Sensorsmod_0/U0/Main.sec_cnt_reg[0]_i_2/CO[3]
                         net (fo=1, routed)           0.000    10.470    I2C_Test_i/Read_Sensorsmod_0/U0/Main.sec_cnt_reg[0]_i_2_n_0
    SLICE_X2Y66          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.587 r  I2C_Test_i/Read_Sensorsmod_0/U0/Main.sec_cnt_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.587    I2C_Test_i/Read_Sensorsmod_0/U0/Main.sec_cnt_reg[4]_i_1_n_0
    SLICE_X2Y67          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.704 r  I2C_Test_i/Read_Sensorsmod_0/U0/Main.sec_cnt_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.704    I2C_Test_i/Read_Sensorsmod_0/U0/Main.sec_cnt_reg[8]_i_1_n_0
    SLICE_X2Y68          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.821 r  I2C_Test_i/Read_Sensorsmod_0/U0/Main.sec_cnt_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.821    I2C_Test_i/Read_Sensorsmod_0/U0/Main.sec_cnt_reg[12]_i_1_n_0
    SLICE_X2Y69          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.938 r  I2C_Test_i/Read_Sensorsmod_0/U0/Main.sec_cnt_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.938    I2C_Test_i/Read_Sensorsmod_0/U0/Main.sec_cnt_reg[16]_i_1_n_0
    SLICE_X2Y70          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    11.177 r  I2C_Test_i/Read_Sensorsmod_0/U0/Main.sec_cnt_reg[20]_i_1/O[2]
                         net (fo=1, routed)           0.000    11.177    I2C_Test_i/Read_Sensorsmod_0/U0/Main.sec_cnt_reg[20]_i_1_n_5
    SLICE_X2Y70          FDCE                                         r  I2C_Test_i/Read_Sensorsmod_0/U0/Main.sec_cnt_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     83.330    83.330 r  
    L17                                               0.000    83.330 r  sysclk (IN)
                         net (fo=0)                   0.000    83.330    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         1.406    84.736 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           1.868    86.604    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    86.695 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=212, routed)         1.498    88.192    I2C_Test_i/Read_Sensorsmod_0/U0/sysclk
    SLICE_X2Y70          FDCE                                         r  I2C_Test_i/Read_Sensorsmod_0/U0/Main.sec_cnt_reg[22]/C
                         clock pessimism              0.271    88.464    
                         clock uncertainty           -0.035    88.428    
    SLICE_X2Y70          FDCE (Setup_fdce_C_D)        0.109    88.537    I2C_Test_i/Read_Sensorsmod_0/U0/Main.sec_cnt_reg[22]
  -------------------------------------------------------------------
                         required time                         88.537    
                         arrival time                         -11.177    
  -------------------------------------------------------------------
                         slack                                 77.360    

Slack (MET) :             77.380ns  (required time - arrival time)
  Source:                 I2C_Test_i/Read_Sensorsmod_0/U0/Main.sec_cnt_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            I2C_Test_i/Read_Sensorsmod_0/U0/Main.sec_cnt_reg[20]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            83.330ns  (sys_clk_pin rise@83.330ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.997ns  (logic 2.214ns (36.921%)  route 3.783ns (63.079%))
  Logic Levels:           10  (CARRY4=6 LUT2=1 LUT3=1 LUT6=2)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.862ns = ( 88.192 - 83.330 ) 
    Source Clock Delay      (SCD):    5.161ns
    Clock Pessimism Removal (CPR):    0.271ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.448    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.544 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=212, routed)         1.617     5.161    I2C_Test_i/Read_Sensorsmod_0/U0/sysclk
    SLICE_X2Y67          FDCE                                         r  I2C_Test_i/Read_Sensorsmod_0/U0/Main.sec_cnt_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y67          FDCE (Prop_fdce_C_Q)         0.518     5.679 f  I2C_Test_i/Read_Sensorsmod_0/U0/Main.sec_cnt_reg[8]/Q
                         net (fo=2, routed)           0.682     6.361    I2C_Test_i/Read_Sensorsmod_0/U0/Main.sec_cnt_reg[8]
    SLICE_X3Y67          LUT3 (Prop_lut3_I2_O)        0.124     6.485 r  I2C_Test_i/Read_Sensorsmod_0/U0/FSM_sequential_state[2]_i_8/O
                         net (fo=2, routed)           0.817     7.302    I2C_Test_i/Read_Sensorsmod_0/U0/FSM_sequential_state[2]_i_8_n_0
    SLICE_X3Y68          LUT6 (Prop_lut6_I1_O)        0.124     7.426 f  I2C_Test_i/Read_Sensorsmod_0/U0/Main.sec_cnt[0]_i_9/O
                         net (fo=1, routed)           0.575     8.001    I2C_Test_i/Read_Sensorsmod_0/U0/Main.sec_cnt[0]_i_9_n_0
    SLICE_X4Y70          LUT6 (Prop_lut6_I5_O)        0.124     8.125 f  I2C_Test_i/Read_Sensorsmod_0/U0/Main.sec_cnt[0]_i_8/O
                         net (fo=27, routed)          1.709     9.833    I2C_Test_i/Read_Sensorsmod_0/U0/Main.sec_cnt[0]_i_8_n_0
    SLICE_X2Y65          LUT2 (Prop_lut2_I1_O)        0.124     9.957 r  I2C_Test_i/Read_Sensorsmod_0/U0/Main.sec_cnt[0]_i_7/O
                         net (fo=1, routed)           0.000     9.957    I2C_Test_i/Read_Sensorsmod_0/U0/Main.sec_cnt[0]_i_7_n_0
    SLICE_X2Y65          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    10.470 r  I2C_Test_i/Read_Sensorsmod_0/U0/Main.sec_cnt_reg[0]_i_2/CO[3]
                         net (fo=1, routed)           0.000    10.470    I2C_Test_i/Read_Sensorsmod_0/U0/Main.sec_cnt_reg[0]_i_2_n_0
    SLICE_X2Y66          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.587 r  I2C_Test_i/Read_Sensorsmod_0/U0/Main.sec_cnt_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.587    I2C_Test_i/Read_Sensorsmod_0/U0/Main.sec_cnt_reg[4]_i_1_n_0
    SLICE_X2Y67          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.704 r  I2C_Test_i/Read_Sensorsmod_0/U0/Main.sec_cnt_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.704    I2C_Test_i/Read_Sensorsmod_0/U0/Main.sec_cnt_reg[8]_i_1_n_0
    SLICE_X2Y68          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.821 r  I2C_Test_i/Read_Sensorsmod_0/U0/Main.sec_cnt_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.821    I2C_Test_i/Read_Sensorsmod_0/U0/Main.sec_cnt_reg[12]_i_1_n_0
    SLICE_X2Y69          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.938 r  I2C_Test_i/Read_Sensorsmod_0/U0/Main.sec_cnt_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.938    I2C_Test_i/Read_Sensorsmod_0/U0/Main.sec_cnt_reg[16]_i_1_n_0
    SLICE_X2Y70          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    11.157 r  I2C_Test_i/Read_Sensorsmod_0/U0/Main.sec_cnt_reg[20]_i_1/O[0]
                         net (fo=1, routed)           0.000    11.157    I2C_Test_i/Read_Sensorsmod_0/U0/Main.sec_cnt_reg[20]_i_1_n_7
    SLICE_X2Y70          FDCE                                         r  I2C_Test_i/Read_Sensorsmod_0/U0/Main.sec_cnt_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     83.330    83.330 r  
    L17                                               0.000    83.330 r  sysclk (IN)
                         net (fo=0)                   0.000    83.330    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         1.406    84.736 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           1.868    86.604    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    86.695 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=212, routed)         1.498    88.192    I2C_Test_i/Read_Sensorsmod_0/U0/sysclk
    SLICE_X2Y70          FDCE                                         r  I2C_Test_i/Read_Sensorsmod_0/U0/Main.sec_cnt_reg[20]/C
                         clock pessimism              0.271    88.464    
                         clock uncertainty           -0.035    88.428    
    SLICE_X2Y70          FDCE (Setup_fdce_C_D)        0.109    88.537    I2C_Test_i/Read_Sensorsmod_0/U0/Main.sec_cnt_reg[20]
  -------------------------------------------------------------------
                         required time                         88.537    
                         arrival time                         -11.157    
  -------------------------------------------------------------------
                         slack                                 77.380    

Slack (MET) :             77.393ns  (required time - arrival time)
  Source:                 I2C_Test_i/Read_Sensorsmod_0/U0/Main.sec_cnt_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            I2C_Test_i/Read_Sensorsmod_0/U0/Main.sec_cnt_reg[17]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            83.330ns  (sys_clk_pin rise@83.330ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.984ns  (logic 2.201ns (36.784%)  route 3.783ns (63.216%))
  Logic Levels:           9  (CARRY4=5 LUT2=1 LUT3=1 LUT6=2)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.862ns = ( 88.192 - 83.330 ) 
    Source Clock Delay      (SCD):    5.161ns
    Clock Pessimism Removal (CPR):    0.271ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.448    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.544 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=212, routed)         1.617     5.161    I2C_Test_i/Read_Sensorsmod_0/U0/sysclk
    SLICE_X2Y67          FDCE                                         r  I2C_Test_i/Read_Sensorsmod_0/U0/Main.sec_cnt_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y67          FDCE (Prop_fdce_C_Q)         0.518     5.679 f  I2C_Test_i/Read_Sensorsmod_0/U0/Main.sec_cnt_reg[8]/Q
                         net (fo=2, routed)           0.682     6.361    I2C_Test_i/Read_Sensorsmod_0/U0/Main.sec_cnt_reg[8]
    SLICE_X3Y67          LUT3 (Prop_lut3_I2_O)        0.124     6.485 r  I2C_Test_i/Read_Sensorsmod_0/U0/FSM_sequential_state[2]_i_8/O
                         net (fo=2, routed)           0.817     7.302    I2C_Test_i/Read_Sensorsmod_0/U0/FSM_sequential_state[2]_i_8_n_0
    SLICE_X3Y68          LUT6 (Prop_lut6_I1_O)        0.124     7.426 f  I2C_Test_i/Read_Sensorsmod_0/U0/Main.sec_cnt[0]_i_9/O
                         net (fo=1, routed)           0.575     8.001    I2C_Test_i/Read_Sensorsmod_0/U0/Main.sec_cnt[0]_i_9_n_0
    SLICE_X4Y70          LUT6 (Prop_lut6_I5_O)        0.124     8.125 f  I2C_Test_i/Read_Sensorsmod_0/U0/Main.sec_cnt[0]_i_8/O
                         net (fo=27, routed)          1.709     9.833    I2C_Test_i/Read_Sensorsmod_0/U0/Main.sec_cnt[0]_i_8_n_0
    SLICE_X2Y65          LUT2 (Prop_lut2_I1_O)        0.124     9.957 r  I2C_Test_i/Read_Sensorsmod_0/U0/Main.sec_cnt[0]_i_7/O
                         net (fo=1, routed)           0.000     9.957    I2C_Test_i/Read_Sensorsmod_0/U0/Main.sec_cnt[0]_i_7_n_0
    SLICE_X2Y65          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    10.470 r  I2C_Test_i/Read_Sensorsmod_0/U0/Main.sec_cnt_reg[0]_i_2/CO[3]
                         net (fo=1, routed)           0.000    10.470    I2C_Test_i/Read_Sensorsmod_0/U0/Main.sec_cnt_reg[0]_i_2_n_0
    SLICE_X2Y66          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.587 r  I2C_Test_i/Read_Sensorsmod_0/U0/Main.sec_cnt_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.587    I2C_Test_i/Read_Sensorsmod_0/U0/Main.sec_cnt_reg[4]_i_1_n_0
    SLICE_X2Y67          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.704 r  I2C_Test_i/Read_Sensorsmod_0/U0/Main.sec_cnt_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.704    I2C_Test_i/Read_Sensorsmod_0/U0/Main.sec_cnt_reg[8]_i_1_n_0
    SLICE_X2Y68          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.821 r  I2C_Test_i/Read_Sensorsmod_0/U0/Main.sec_cnt_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.821    I2C_Test_i/Read_Sensorsmod_0/U0/Main.sec_cnt_reg[12]_i_1_n_0
    SLICE_X2Y69          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    11.144 r  I2C_Test_i/Read_Sensorsmod_0/U0/Main.sec_cnt_reg[16]_i_1/O[1]
                         net (fo=1, routed)           0.000    11.144    I2C_Test_i/Read_Sensorsmod_0/U0/Main.sec_cnt_reg[16]_i_1_n_6
    SLICE_X2Y69          FDCE                                         r  I2C_Test_i/Read_Sensorsmod_0/U0/Main.sec_cnt_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     83.330    83.330 r  
    L17                                               0.000    83.330 r  sysclk (IN)
                         net (fo=0)                   0.000    83.330    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         1.406    84.736 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           1.868    86.604    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    86.695 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=212, routed)         1.498    88.192    I2C_Test_i/Read_Sensorsmod_0/U0/sysclk
    SLICE_X2Y69          FDCE                                         r  I2C_Test_i/Read_Sensorsmod_0/U0/Main.sec_cnt_reg[17]/C
                         clock pessimism              0.271    88.464    
                         clock uncertainty           -0.035    88.428    
    SLICE_X2Y69          FDCE (Setup_fdce_C_D)        0.109    88.537    I2C_Test_i/Read_Sensorsmod_0/U0/Main.sec_cnt_reg[17]
  -------------------------------------------------------------------
                         required time                         88.537    
                         arrival time                         -11.144    
  -------------------------------------------------------------------
                         slack                                 77.393    

Slack (MET) :             77.401ns  (required time - arrival time)
  Source:                 I2C_Test_i/Read_Sensorsmod_0/U0/Main.sec_cnt_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            I2C_Test_i/Read_Sensorsmod_0/U0/Main.sec_cnt_reg[19]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            83.330ns  (sys_clk_pin rise@83.330ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.976ns  (logic 2.193ns (36.699%)  route 3.783ns (63.301%))
  Logic Levels:           9  (CARRY4=5 LUT2=1 LUT3=1 LUT6=2)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.862ns = ( 88.192 - 83.330 ) 
    Source Clock Delay      (SCD):    5.161ns
    Clock Pessimism Removal (CPR):    0.271ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.448    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.544 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=212, routed)         1.617     5.161    I2C_Test_i/Read_Sensorsmod_0/U0/sysclk
    SLICE_X2Y67          FDCE                                         r  I2C_Test_i/Read_Sensorsmod_0/U0/Main.sec_cnt_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y67          FDCE (Prop_fdce_C_Q)         0.518     5.679 f  I2C_Test_i/Read_Sensorsmod_0/U0/Main.sec_cnt_reg[8]/Q
                         net (fo=2, routed)           0.682     6.361    I2C_Test_i/Read_Sensorsmod_0/U0/Main.sec_cnt_reg[8]
    SLICE_X3Y67          LUT3 (Prop_lut3_I2_O)        0.124     6.485 r  I2C_Test_i/Read_Sensorsmod_0/U0/FSM_sequential_state[2]_i_8/O
                         net (fo=2, routed)           0.817     7.302    I2C_Test_i/Read_Sensorsmod_0/U0/FSM_sequential_state[2]_i_8_n_0
    SLICE_X3Y68          LUT6 (Prop_lut6_I1_O)        0.124     7.426 f  I2C_Test_i/Read_Sensorsmod_0/U0/Main.sec_cnt[0]_i_9/O
                         net (fo=1, routed)           0.575     8.001    I2C_Test_i/Read_Sensorsmod_0/U0/Main.sec_cnt[0]_i_9_n_0
    SLICE_X4Y70          LUT6 (Prop_lut6_I5_O)        0.124     8.125 f  I2C_Test_i/Read_Sensorsmod_0/U0/Main.sec_cnt[0]_i_8/O
                         net (fo=27, routed)          1.709     9.833    I2C_Test_i/Read_Sensorsmod_0/U0/Main.sec_cnt[0]_i_8_n_0
    SLICE_X2Y65          LUT2 (Prop_lut2_I1_O)        0.124     9.957 r  I2C_Test_i/Read_Sensorsmod_0/U0/Main.sec_cnt[0]_i_7/O
                         net (fo=1, routed)           0.000     9.957    I2C_Test_i/Read_Sensorsmod_0/U0/Main.sec_cnt[0]_i_7_n_0
    SLICE_X2Y65          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    10.470 r  I2C_Test_i/Read_Sensorsmod_0/U0/Main.sec_cnt_reg[0]_i_2/CO[3]
                         net (fo=1, routed)           0.000    10.470    I2C_Test_i/Read_Sensorsmod_0/U0/Main.sec_cnt_reg[0]_i_2_n_0
    SLICE_X2Y66          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.587 r  I2C_Test_i/Read_Sensorsmod_0/U0/Main.sec_cnt_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.587    I2C_Test_i/Read_Sensorsmod_0/U0/Main.sec_cnt_reg[4]_i_1_n_0
    SLICE_X2Y67          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.704 r  I2C_Test_i/Read_Sensorsmod_0/U0/Main.sec_cnt_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.704    I2C_Test_i/Read_Sensorsmod_0/U0/Main.sec_cnt_reg[8]_i_1_n_0
    SLICE_X2Y68          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.821 r  I2C_Test_i/Read_Sensorsmod_0/U0/Main.sec_cnt_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.821    I2C_Test_i/Read_Sensorsmod_0/U0/Main.sec_cnt_reg[12]_i_1_n_0
    SLICE_X2Y69          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    11.136 r  I2C_Test_i/Read_Sensorsmod_0/U0/Main.sec_cnt_reg[16]_i_1/O[3]
                         net (fo=1, routed)           0.000    11.136    I2C_Test_i/Read_Sensorsmod_0/U0/Main.sec_cnt_reg[16]_i_1_n_4
    SLICE_X2Y69          FDCE                                         r  I2C_Test_i/Read_Sensorsmod_0/U0/Main.sec_cnt_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     83.330    83.330 r  
    L17                                               0.000    83.330 r  sysclk (IN)
                         net (fo=0)                   0.000    83.330    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         1.406    84.736 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           1.868    86.604    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    86.695 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=212, routed)         1.498    88.192    I2C_Test_i/Read_Sensorsmod_0/U0/sysclk
    SLICE_X2Y69          FDCE                                         r  I2C_Test_i/Read_Sensorsmod_0/U0/Main.sec_cnt_reg[19]/C
                         clock pessimism              0.271    88.464    
                         clock uncertainty           -0.035    88.428    
    SLICE_X2Y69          FDCE (Setup_fdce_C_D)        0.109    88.537    I2C_Test_i/Read_Sensorsmod_0/U0/Main.sec_cnt_reg[19]
  -------------------------------------------------------------------
                         required time                         88.537    
                         arrival time                         -11.136    
  -------------------------------------------------------------------
                         slack                                 77.401    

Slack (MET) :             77.477ns  (required time - arrival time)
  Source:                 I2C_Test_i/Read_Sensorsmod_0/U0/Main.sec_cnt_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            I2C_Test_i/Read_Sensorsmod_0/U0/Main.sec_cnt_reg[18]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            83.330ns  (sys_clk_pin rise@83.330ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.900ns  (logic 2.117ns (35.884%)  route 3.783ns (64.116%))
  Logic Levels:           9  (CARRY4=5 LUT2=1 LUT3=1 LUT6=2)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.862ns = ( 88.192 - 83.330 ) 
    Source Clock Delay      (SCD):    5.161ns
    Clock Pessimism Removal (CPR):    0.271ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.448    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.544 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=212, routed)         1.617     5.161    I2C_Test_i/Read_Sensorsmod_0/U0/sysclk
    SLICE_X2Y67          FDCE                                         r  I2C_Test_i/Read_Sensorsmod_0/U0/Main.sec_cnt_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y67          FDCE (Prop_fdce_C_Q)         0.518     5.679 f  I2C_Test_i/Read_Sensorsmod_0/U0/Main.sec_cnt_reg[8]/Q
                         net (fo=2, routed)           0.682     6.361    I2C_Test_i/Read_Sensorsmod_0/U0/Main.sec_cnt_reg[8]
    SLICE_X3Y67          LUT3 (Prop_lut3_I2_O)        0.124     6.485 r  I2C_Test_i/Read_Sensorsmod_0/U0/FSM_sequential_state[2]_i_8/O
                         net (fo=2, routed)           0.817     7.302    I2C_Test_i/Read_Sensorsmod_0/U0/FSM_sequential_state[2]_i_8_n_0
    SLICE_X3Y68          LUT6 (Prop_lut6_I1_O)        0.124     7.426 f  I2C_Test_i/Read_Sensorsmod_0/U0/Main.sec_cnt[0]_i_9/O
                         net (fo=1, routed)           0.575     8.001    I2C_Test_i/Read_Sensorsmod_0/U0/Main.sec_cnt[0]_i_9_n_0
    SLICE_X4Y70          LUT6 (Prop_lut6_I5_O)        0.124     8.125 f  I2C_Test_i/Read_Sensorsmod_0/U0/Main.sec_cnt[0]_i_8/O
                         net (fo=27, routed)          1.709     9.833    I2C_Test_i/Read_Sensorsmod_0/U0/Main.sec_cnt[0]_i_8_n_0
    SLICE_X2Y65          LUT2 (Prop_lut2_I1_O)        0.124     9.957 r  I2C_Test_i/Read_Sensorsmod_0/U0/Main.sec_cnt[0]_i_7/O
                         net (fo=1, routed)           0.000     9.957    I2C_Test_i/Read_Sensorsmod_0/U0/Main.sec_cnt[0]_i_7_n_0
    SLICE_X2Y65          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    10.470 r  I2C_Test_i/Read_Sensorsmod_0/U0/Main.sec_cnt_reg[0]_i_2/CO[3]
                         net (fo=1, routed)           0.000    10.470    I2C_Test_i/Read_Sensorsmod_0/U0/Main.sec_cnt_reg[0]_i_2_n_0
    SLICE_X2Y66          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.587 r  I2C_Test_i/Read_Sensorsmod_0/U0/Main.sec_cnt_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.587    I2C_Test_i/Read_Sensorsmod_0/U0/Main.sec_cnt_reg[4]_i_1_n_0
    SLICE_X2Y67          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.704 r  I2C_Test_i/Read_Sensorsmod_0/U0/Main.sec_cnt_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.704    I2C_Test_i/Read_Sensorsmod_0/U0/Main.sec_cnt_reg[8]_i_1_n_0
    SLICE_X2Y68          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.821 r  I2C_Test_i/Read_Sensorsmod_0/U0/Main.sec_cnt_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.821    I2C_Test_i/Read_Sensorsmod_0/U0/Main.sec_cnt_reg[12]_i_1_n_0
    SLICE_X2Y69          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    11.060 r  I2C_Test_i/Read_Sensorsmod_0/U0/Main.sec_cnt_reg[16]_i_1/O[2]
                         net (fo=1, routed)           0.000    11.060    I2C_Test_i/Read_Sensorsmod_0/U0/Main.sec_cnt_reg[16]_i_1_n_5
    SLICE_X2Y69          FDCE                                         r  I2C_Test_i/Read_Sensorsmod_0/U0/Main.sec_cnt_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     83.330    83.330 r  
    L17                                               0.000    83.330 r  sysclk (IN)
                         net (fo=0)                   0.000    83.330    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         1.406    84.736 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           1.868    86.604    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    86.695 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=212, routed)         1.498    88.192    I2C_Test_i/Read_Sensorsmod_0/U0/sysclk
    SLICE_X2Y69          FDCE                                         r  I2C_Test_i/Read_Sensorsmod_0/U0/Main.sec_cnt_reg[18]/C
                         clock pessimism              0.271    88.464    
                         clock uncertainty           -0.035    88.428    
    SLICE_X2Y69          FDCE (Setup_fdce_C_D)        0.109    88.537    I2C_Test_i/Read_Sensorsmod_0/U0/Main.sec_cnt_reg[18]
  -------------------------------------------------------------------
                         required time                         88.537    
                         arrival time                         -11.060    
  -------------------------------------------------------------------
                         slack                                 77.477    

Slack (MET) :             77.497ns  (required time - arrival time)
  Source:                 I2C_Test_i/Read_Sensorsmod_0/U0/Main.sec_cnt_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            I2C_Test_i/Read_Sensorsmod_0/U0/Main.sec_cnt_reg[16]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            83.330ns  (sys_clk_pin rise@83.330ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.880ns  (logic 2.097ns (35.666%)  route 3.783ns (64.334%))
  Logic Levels:           9  (CARRY4=5 LUT2=1 LUT3=1 LUT6=2)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.862ns = ( 88.192 - 83.330 ) 
    Source Clock Delay      (SCD):    5.161ns
    Clock Pessimism Removal (CPR):    0.271ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.448    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.544 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=212, routed)         1.617     5.161    I2C_Test_i/Read_Sensorsmod_0/U0/sysclk
    SLICE_X2Y67          FDCE                                         r  I2C_Test_i/Read_Sensorsmod_0/U0/Main.sec_cnt_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y67          FDCE (Prop_fdce_C_Q)         0.518     5.679 f  I2C_Test_i/Read_Sensorsmod_0/U0/Main.sec_cnt_reg[8]/Q
                         net (fo=2, routed)           0.682     6.361    I2C_Test_i/Read_Sensorsmod_0/U0/Main.sec_cnt_reg[8]
    SLICE_X3Y67          LUT3 (Prop_lut3_I2_O)        0.124     6.485 r  I2C_Test_i/Read_Sensorsmod_0/U0/FSM_sequential_state[2]_i_8/O
                         net (fo=2, routed)           0.817     7.302    I2C_Test_i/Read_Sensorsmod_0/U0/FSM_sequential_state[2]_i_8_n_0
    SLICE_X3Y68          LUT6 (Prop_lut6_I1_O)        0.124     7.426 f  I2C_Test_i/Read_Sensorsmod_0/U0/Main.sec_cnt[0]_i_9/O
                         net (fo=1, routed)           0.575     8.001    I2C_Test_i/Read_Sensorsmod_0/U0/Main.sec_cnt[0]_i_9_n_0
    SLICE_X4Y70          LUT6 (Prop_lut6_I5_O)        0.124     8.125 f  I2C_Test_i/Read_Sensorsmod_0/U0/Main.sec_cnt[0]_i_8/O
                         net (fo=27, routed)          1.709     9.833    I2C_Test_i/Read_Sensorsmod_0/U0/Main.sec_cnt[0]_i_8_n_0
    SLICE_X2Y65          LUT2 (Prop_lut2_I1_O)        0.124     9.957 r  I2C_Test_i/Read_Sensorsmod_0/U0/Main.sec_cnt[0]_i_7/O
                         net (fo=1, routed)           0.000     9.957    I2C_Test_i/Read_Sensorsmod_0/U0/Main.sec_cnt[0]_i_7_n_0
    SLICE_X2Y65          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    10.470 r  I2C_Test_i/Read_Sensorsmod_0/U0/Main.sec_cnt_reg[0]_i_2/CO[3]
                         net (fo=1, routed)           0.000    10.470    I2C_Test_i/Read_Sensorsmod_0/U0/Main.sec_cnt_reg[0]_i_2_n_0
    SLICE_X2Y66          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.587 r  I2C_Test_i/Read_Sensorsmod_0/U0/Main.sec_cnt_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.587    I2C_Test_i/Read_Sensorsmod_0/U0/Main.sec_cnt_reg[4]_i_1_n_0
    SLICE_X2Y67          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.704 r  I2C_Test_i/Read_Sensorsmod_0/U0/Main.sec_cnt_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.704    I2C_Test_i/Read_Sensorsmod_0/U0/Main.sec_cnt_reg[8]_i_1_n_0
    SLICE_X2Y68          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.821 r  I2C_Test_i/Read_Sensorsmod_0/U0/Main.sec_cnt_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.821    I2C_Test_i/Read_Sensorsmod_0/U0/Main.sec_cnt_reg[12]_i_1_n_0
    SLICE_X2Y69          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    11.040 r  I2C_Test_i/Read_Sensorsmod_0/U0/Main.sec_cnt_reg[16]_i_1/O[0]
                         net (fo=1, routed)           0.000    11.040    I2C_Test_i/Read_Sensorsmod_0/U0/Main.sec_cnt_reg[16]_i_1_n_7
    SLICE_X2Y69          FDCE                                         r  I2C_Test_i/Read_Sensorsmod_0/U0/Main.sec_cnt_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     83.330    83.330 r  
    L17                                               0.000    83.330 r  sysclk (IN)
                         net (fo=0)                   0.000    83.330    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         1.406    84.736 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           1.868    86.604    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    86.695 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=212, routed)         1.498    88.192    I2C_Test_i/Read_Sensorsmod_0/U0/sysclk
    SLICE_X2Y69          FDCE                                         r  I2C_Test_i/Read_Sensorsmod_0/U0/Main.sec_cnt_reg[16]/C
                         clock pessimism              0.271    88.464    
                         clock uncertainty           -0.035    88.428    
    SLICE_X2Y69          FDCE (Setup_fdce_C_D)        0.109    88.537    I2C_Test_i/Read_Sensorsmod_0/U0/Main.sec_cnt_reg[16]
  -------------------------------------------------------------------
                         required time                         88.537    
                         arrival time                         -11.040    
  -------------------------------------------------------------------
                         slack                                 77.497    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.173ns  (arrival time - required time)
  Source:                 I2C_Test_i/Read_Sensorsmod_0/U0/o_TX_data_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            I2C_Test_i/UART_TXmod_0/U0/r_TX_Data_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.280ns  (logic 0.164ns (58.670%)  route 0.116ns (41.330%))
  Logic Levels:           0  
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.973ns
    Source Clock Delay      (SCD):    1.459ns
    Clock Pessimism Removal (CPR):    0.479ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.878    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.904 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=212, routed)         0.555     1.459    I2C_Test_i/Read_Sensorsmod_0/U0/sysclk
    SLICE_X10Y70         FDRE                                         r  I2C_Test_i/Read_Sensorsmod_0/U0/o_TX_data_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y70         FDRE (Prop_fdre_C_Q)         0.164     1.623 r  I2C_Test_i/Read_Sensorsmod_0/U0/o_TX_data_reg[3]/Q
                         net (fo=1, routed)           0.116     1.738    I2C_Test_i/UART_TXmod_0/U0/i_TX_Byte[3]
    SLICE_X9Y69          FDRE                                         r  I2C_Test_i/UART_TXmod_0/U0/r_TX_Data_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.120    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.149 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=212, routed)         0.823     1.973    I2C_Test_i/UART_TXmod_0/U0/sysclk
    SLICE_X9Y69          FDRE                                         r  I2C_Test_i/UART_TXmod_0/U0/r_TX_Data_reg[3]/C
                         clock pessimism             -0.479     1.494    
    SLICE_X9Y69          FDRE (Hold_fdre_C_D)         0.072     1.566    I2C_Test_i/UART_TXmod_0/U0/r_TX_Data_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.566    
                         arrival time                           1.738    
  -------------------------------------------------------------------
                         slack                                  0.173    

Slack (MET) :             0.175ns  (arrival time - required time)
  Source:                 I2C_Test_i/I2Cmod_0/U0/stretch_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            I2C_Test_i/I2Cmod_0/U0/count_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.308ns  (logic 0.186ns (60.486%)  route 0.122ns (39.514%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.967ns
    Source Clock Delay      (SCD):    1.455ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.878    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.904 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=212, routed)         0.551     1.455    I2C_Test_i/I2Cmod_0/U0/sysclk
    SLICE_X11Y75         FDCE                                         r  I2C_Test_i/I2Cmod_0/U0/stretch_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y75         FDCE (Prop_fdce_C_Q)         0.141     1.596 r  I2C_Test_i/I2Cmod_0/U0/stretch_reg/Q
                         net (fo=8, routed)           0.122     1.717    I2C_Test_i/I2Cmod_0/U0/stretch__0
    SLICE_X10Y75         LUT6 (Prop_lut6_I0_O)        0.045     1.762 r  I2C_Test_i/I2Cmod_0/U0/count[0]_i_1/O
                         net (fo=1, routed)           0.000     1.762    I2C_Test_i/I2Cmod_0/U0/count_0[0]
    SLICE_X10Y75         FDCE                                         r  I2C_Test_i/I2Cmod_0/U0/count_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.120    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.149 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=212, routed)         0.817     1.967    I2C_Test_i/I2Cmod_0/U0/sysclk
    SLICE_X10Y75         FDCE                                         r  I2C_Test_i/I2Cmod_0/U0/count_reg[0]/C
                         clock pessimism             -0.499     1.468    
    SLICE_X10Y75         FDCE (Hold_fdce_C_D)         0.120     1.588    I2C_Test_i/I2Cmod_0/U0/count_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.588    
                         arrival time                           1.762    
  -------------------------------------------------------------------
                         slack                                  0.175    

Slack (MET) :             0.193ns  (arrival time - required time)
  Source:                 I2C_Test_i/Read_Sensorsmod_0/U0/temp_data_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            I2C_Test_i/Read_Sensorsmod_0/U0/o_TX_data_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.326ns  (logic 0.186ns (57.037%)  route 0.140ns (42.963%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.972ns
    Source Clock Delay      (SCD):    1.459ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.878    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.904 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=212, routed)         0.555     1.459    I2C_Test_i/Read_Sensorsmod_0/U0/sysclk
    SLICE_X11Y70         FDCE                                         r  I2C_Test_i/Read_Sensorsmod_0/U0/temp_data_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y70         FDCE (Prop_fdce_C_Q)         0.141     1.600 r  I2C_Test_i/Read_Sensorsmod_0/U0/temp_data_reg[3]/Q
                         net (fo=1, routed)           0.140     1.740    I2C_Test_i/Read_Sensorsmod_0/U0/temp_data_reg_n_0_[3]
    SLICE_X10Y70         LUT6 (Prop_lut6_I1_O)        0.045     1.785 r  I2C_Test_i/Read_Sensorsmod_0/U0/o_TX_data[3]_i_1/O
                         net (fo=1, routed)           0.000     1.785    I2C_Test_i/Read_Sensorsmod_0/U0/o_TX_data_0[3]
    SLICE_X10Y70         FDRE                                         r  I2C_Test_i/Read_Sensorsmod_0/U0/o_TX_data_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.120    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.149 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=212, routed)         0.822     1.972    I2C_Test_i/Read_Sensorsmod_0/U0/sysclk
    SLICE_X10Y70         FDRE                                         r  I2C_Test_i/Read_Sensorsmod_0/U0/o_TX_data_reg[3]/C
                         clock pessimism             -0.500     1.472    
    SLICE_X10Y70         FDRE (Hold_fdre_C_D)         0.120     1.592    I2C_Test_i/Read_Sensorsmod_0/U0/o_TX_data_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.592    
                         arrival time                           1.785    
  -------------------------------------------------------------------
                         slack                                  0.193    

Slack (MET) :             0.198ns  (arrival time - required time)
  Source:                 I2C_Test_i/Read_Sensorsmod_0/U0/o_i2c_data_wr_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            I2C_Test_i/I2Cmod_0/U0/data_tx_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.276ns  (logic 0.141ns (51.042%)  route 0.135ns (48.958%))
  Logic Levels:           0  
  Clock Path Skew:        0.012ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.995ns
    Source Clock Delay      (SCD):    1.483ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.878    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.904 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=212, routed)         0.579     1.483    I2C_Test_i/Read_Sensorsmod_0/U0/sysclk
    SLICE_X5Y73          FDRE                                         r  I2C_Test_i/Read_Sensorsmod_0/U0/o_i2c_data_wr_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y73          FDRE (Prop_fdre_C_Q)         0.141     1.624 r  I2C_Test_i/Read_Sensorsmod_0/U0/o_i2c_data_wr_reg[7]/Q
                         net (fo=8, routed)           0.135     1.759    I2C_Test_i/I2Cmod_0/U0/data_wr[1]
    SLICE_X5Y74          FDRE                                         r  I2C_Test_i/I2Cmod_0/U0/data_tx_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.120    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.149 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=212, routed)         0.845     1.995    I2C_Test_i/I2Cmod_0/U0/sysclk
    SLICE_X5Y74          FDRE                                         r  I2C_Test_i/I2Cmod_0/U0/data_tx_reg[1]/C
                         clock pessimism             -0.500     1.495    
    SLICE_X5Y74          FDRE (Hold_fdre_C_D)         0.066     1.561    I2C_Test_i/I2Cmod_0/U0/data_tx_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.561    
                         arrival time                           1.759    
  -------------------------------------------------------------------
                         slack                                  0.198    

Slack (MET) :             0.198ns  (arrival time - required time)
  Source:                 I2C_Test_i/Read_Sensorsmod_0/U0/o_i2c_address_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            I2C_Test_i/I2Cmod_0/U0/addr_rw_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.262ns  (logic 0.141ns (53.725%)  route 0.121ns (46.275%))
  Logic Levels:           0  
  Clock Path Skew:        0.012ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.997ns
    Source Clock Delay      (SCD):    1.485ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.878    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.904 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=212, routed)         0.581     1.485    I2C_Test_i/Read_Sensorsmod_0/U0/sysclk
    SLICE_X1Y73          FDRE                                         r  I2C_Test_i/Read_Sensorsmod_0/U0/o_i2c_address_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y73          FDRE (Prop_fdre_C_Q)         0.141     1.626 r  I2C_Test_i/Read_Sensorsmod_0/U0/o_i2c_address_reg[4]/Q
                         net (fo=6, routed)           0.121     1.747    I2C_Test_i/I2Cmod_0/U0/D[2]
    SLICE_X2Y74          FDRE                                         r  I2C_Test_i/I2Cmod_0/U0/addr_rw_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.120    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.149 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=212, routed)         0.847     1.997    I2C_Test_i/I2Cmod_0/U0/sysclk
    SLICE_X2Y74          FDRE                                         r  I2C_Test_i/I2Cmod_0/U0/addr_rw_reg[2]/C
                         clock pessimism             -0.500     1.497    
    SLICE_X2Y74          FDRE (Hold_fdre_C_D)         0.052     1.549    I2C_Test_i/I2Cmod_0/U0/addr_rw_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.549    
                         arrival time                           1.747    
  -------------------------------------------------------------------
                         slack                                  0.198    

Slack (MET) :             0.201ns  (arrival time - required time)
  Source:                 I2C_Test_i/I2Cmod_0/U0/data_rd_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            I2C_Test_i/Read_Sensorsmod_0/U0/rtc_data_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.312ns  (logic 0.164ns (52.612%)  route 0.148ns (47.388%))
  Logic Levels:           0  
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.970ns
    Source Clock Delay      (SCD):    1.456ns
    Clock Pessimism Removal (CPR):    0.479ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.878    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.904 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=212, routed)         0.552     1.456    I2C_Test_i/I2Cmod_0/U0/sysclk
    SLICE_X8Y73          FDCE                                         r  I2C_Test_i/I2Cmod_0/U0/data_rd_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y73          FDCE (Prop_fdce_C_Q)         0.164     1.620 r  I2C_Test_i/I2Cmod_0/U0/data_rd_reg[2]/Q
                         net (fo=8, routed)           0.148     1.767    I2C_Test_i/Read_Sensorsmod_0/U0/i_data_read[2]
    SLICE_X10Y72         FDCE                                         r  I2C_Test_i/Read_Sensorsmod_0/U0/rtc_data_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.120    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.149 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=212, routed)         0.820     1.970    I2C_Test_i/Read_Sensorsmod_0/U0/sysclk
    SLICE_X10Y72         FDCE                                         r  I2C_Test_i/Read_Sensorsmod_0/U0/rtc_data_reg[2]/C
                         clock pessimism             -0.479     1.491    
    SLICE_X10Y72         FDCE (Hold_fdce_C_D)         0.076     1.567    I2C_Test_i/Read_Sensorsmod_0/U0/rtc_data_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.567    
                         arrival time                           1.767    
  -------------------------------------------------------------------
                         slack                                  0.201    

Slack (MET) :             0.201ns  (arrival time - required time)
  Source:                 I2C_Test_i/Read_Sensorsmod_0/U0/o_i2c_data_wr_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            I2C_Test_i/I2Cmod_0/U0/data_tx_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.283ns  (logic 0.141ns (49.774%)  route 0.142ns (50.226%))
  Logic Levels:           0  
  Clock Path Skew:        0.012ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.995ns
    Source Clock Delay      (SCD):    1.483ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.878    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.904 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=212, routed)         0.579     1.483    I2C_Test_i/Read_Sensorsmod_0/U0/sysclk
    SLICE_X5Y73          FDRE                                         r  I2C_Test_i/Read_Sensorsmod_0/U0/o_i2c_data_wr_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y73          FDRE (Prop_fdre_C_Q)         0.141     1.624 r  I2C_Test_i/Read_Sensorsmod_0/U0/o_i2c_data_wr_reg[7]/Q
                         net (fo=8, routed)           0.142     1.766    I2C_Test_i/I2Cmod_0/U0/data_wr[0]
    SLICE_X5Y74          FDRE                                         r  I2C_Test_i/I2Cmod_0/U0/data_tx_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.120    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.149 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=212, routed)         0.845     1.995    I2C_Test_i/I2Cmod_0/U0/sysclk
    SLICE_X5Y74          FDRE                                         r  I2C_Test_i/I2Cmod_0/U0/data_tx_reg[0]/C
                         clock pessimism             -0.500     1.495    
    SLICE_X5Y74          FDRE (Hold_fdre_C_D)         0.070     1.565    I2C_Test_i/I2Cmod_0/U0/data_tx_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.565    
                         arrival time                           1.766    
  -------------------------------------------------------------------
                         slack                                  0.201    

Slack (MET) :             0.205ns  (arrival time - required time)
  Source:                 I2C_Test_i/Read_Sensorsmod_0/U0/o_i2c_address_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            I2C_Test_i/I2Cmod_0/U0/addr_rw_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.283ns  (logic 0.141ns (49.774%)  route 0.142ns (50.226%))
  Logic Levels:           0  
  Clock Path Skew:        0.012ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.997ns
    Source Clock Delay      (SCD):    1.485ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.878    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.904 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=212, routed)         0.581     1.485    I2C_Test_i/Read_Sensorsmod_0/U0/sysclk
    SLICE_X1Y73          FDRE                                         r  I2C_Test_i/Read_Sensorsmod_0/U0/o_i2c_address_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y73          FDRE (Prop_fdre_C_Q)         0.141     1.626 r  I2C_Test_i/Read_Sensorsmod_0/U0/o_i2c_address_reg[4]/Q
                         net (fo=6, routed)           0.142     1.768    I2C_Test_i/I2Cmod_0/U0/D[3]
    SLICE_X1Y74          FDRE                                         r  I2C_Test_i/I2Cmod_0/U0/addr_rw_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.120    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.149 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=212, routed)         0.847     1.997    I2C_Test_i/I2Cmod_0/U0/sysclk
    SLICE_X1Y74          FDRE                                         r  I2C_Test_i/I2Cmod_0/U0/addr_rw_reg[3]/C
                         clock pessimism             -0.500     1.497    
    SLICE_X1Y74          FDRE (Hold_fdre_C_D)         0.066     1.563    I2C_Test_i/I2Cmod_0/U0/addr_rw_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.563    
                         arrival time                           1.768    
  -------------------------------------------------------------------
                         slack                                  0.205    

Slack (MET) :             0.209ns  (arrival time - required time)
  Source:                 I2C_Test_i/I2Cmod_0/U0/data_rd_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            I2C_Test_i/Read_Sensorsmod_0/U0/rtc_data_reg[12]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.292ns  (logic 0.164ns (56.094%)  route 0.128ns (43.906%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.968ns
    Source Clock Delay      (SCD):    1.456ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.878    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.904 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=212, routed)         0.552     1.456    I2C_Test_i/I2Cmod_0/U0/sysclk
    SLICE_X8Y73          FDCE                                         r  I2C_Test_i/I2Cmod_0/U0/data_rd_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y73          FDCE (Prop_fdce_C_Q)         0.164     1.620 r  I2C_Test_i/I2Cmod_0/U0/data_rd_reg[4]/Q
                         net (fo=8, routed)           0.128     1.748    I2C_Test_i/Read_Sensorsmod_0/U0/i_data_read[4]
    SLICE_X9Y73          FDCE                                         r  I2C_Test_i/Read_Sensorsmod_0/U0/rtc_data_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.120    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.149 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=212, routed)         0.818     1.968    I2C_Test_i/Read_Sensorsmod_0/U0/sysclk
    SLICE_X9Y73          FDCE                                         r  I2C_Test_i/Read_Sensorsmod_0/U0/rtc_data_reg[12]/C
                         clock pessimism             -0.499     1.469    
    SLICE_X9Y73          FDCE (Hold_fdce_C_D)         0.070     1.539    I2C_Test_i/Read_Sensorsmod_0/U0/rtc_data_reg[12]
  -------------------------------------------------------------------
                         required time                         -1.539    
                         arrival time                           1.748    
  -------------------------------------------------------------------
                         slack                                  0.209    

Slack (MET) :             0.218ns  (arrival time - required time)
  Source:                 I2C_Test_i/I2Cmod_0/U0/data_rd_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            I2C_Test_i/Read_Sensorsmod_0/U0/rtc_data_reg[17]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.323ns  (logic 0.164ns (50.822%)  route 0.159ns (49.178%))
  Logic Levels:           0  
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.970ns
    Source Clock Delay      (SCD):    1.456ns
    Clock Pessimism Removal (CPR):    0.479ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.878    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.904 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=212, routed)         0.552     1.456    I2C_Test_i/I2Cmod_0/U0/sysclk
    SLICE_X8Y73          FDCE                                         r  I2C_Test_i/I2Cmod_0/U0/data_rd_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y73          FDCE (Prop_fdce_C_Q)         0.164     1.620 r  I2C_Test_i/I2Cmod_0/U0/data_rd_reg[1]/Q
                         net (fo=8, routed)           0.159     1.778    I2C_Test_i/Read_Sensorsmod_0/U0/i_data_read[1]
    SLICE_X11Y72         FDCE                                         r  I2C_Test_i/Read_Sensorsmod_0/U0/rtc_data_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.120    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.149 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=212, routed)         0.820     1.970    I2C_Test_i/Read_Sensorsmod_0/U0/sysclk
    SLICE_X11Y72         FDCE                                         r  I2C_Test_i/Read_Sensorsmod_0/U0/rtc_data_reg[17]/C
                         clock pessimism             -0.479     1.491    
    SLICE_X11Y72         FDCE (Hold_fdce_C_D)         0.070     1.561    I2C_Test_i/Read_Sensorsmod_0/U0/rtc_data_reg[17]
  -------------------------------------------------------------------
                         required time                         -1.561    
                         arrival time                           1.778    
  -------------------------------------------------------------------
                         slack                                  0.218    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 41.660 }
Period(ns):         83.330
Sources:            { sysclk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I   n/a            2.155         83.330      81.175     BUFGCTRL_X0Y0  sysclk_IBUF_BUFG_inst/I
Min Period        n/a     FDPE/C   n/a            1.000         83.330      82.330     SLICE_X4Y75    I2C_Test_i/I2Cmod_0/U0/FSM_onehot_state_reg[0]/C
Min Period        n/a     FDCE/C   n/a            1.000         83.330      82.330     SLICE_X3Y75    I2C_Test_i/I2Cmod_0/U0/FSM_onehot_state_reg[1]/C
Min Period        n/a     FDCE/C   n/a            1.000         83.330      82.330     SLICE_X3Y75    I2C_Test_i/I2Cmod_0/U0/FSM_onehot_state_reg[2]/C
Min Period        n/a     FDCE/C   n/a            1.000         83.330      82.330     SLICE_X3Y75    I2C_Test_i/I2Cmod_0/U0/FSM_onehot_state_reg[3]/C
Min Period        n/a     FDCE/C   n/a            1.000         83.330      82.330     SLICE_X3Y75    I2C_Test_i/I2Cmod_0/U0/FSM_onehot_state_reg[4]/C
Min Period        n/a     FDCE/C   n/a            1.000         83.330      82.330     SLICE_X4Y75    I2C_Test_i/I2Cmod_0/U0/FSM_onehot_state_reg[5]/C
Min Period        n/a     FDCE/C   n/a            1.000         83.330      82.330     SLICE_X4Y74    I2C_Test_i/I2Cmod_0/U0/FSM_onehot_state_reg[6]/C
Min Period        n/a     FDCE/C   n/a            1.000         83.330      82.330     SLICE_X4Y75    I2C_Test_i/I2Cmod_0/U0/FSM_onehot_state_reg[7]/C
Min Period        n/a     FDCE/C   n/a            1.000         83.330      82.330     SLICE_X4Y75    I2C_Test_i/I2Cmod_0/U0/FSM_onehot_state_reg[8]/C
Low Pulse Width   Slow    FDPE/C   n/a            0.500         41.670      41.170     SLICE_X4Y75    I2C_Test_i/I2Cmod_0/U0/FSM_onehot_state_reg[0]/C
Low Pulse Width   Fast    FDPE/C   n/a            0.500         41.670      41.170     SLICE_X4Y75    I2C_Test_i/I2Cmod_0/U0/FSM_onehot_state_reg[0]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         41.670      41.170     SLICE_X3Y75    I2C_Test_i/I2Cmod_0/U0/FSM_onehot_state_reg[1]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         41.670      41.170     SLICE_X3Y75    I2C_Test_i/I2Cmod_0/U0/FSM_onehot_state_reg[1]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         41.670      41.170     SLICE_X3Y75    I2C_Test_i/I2Cmod_0/U0/FSM_onehot_state_reg[2]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         41.670      41.170     SLICE_X3Y75    I2C_Test_i/I2Cmod_0/U0/FSM_onehot_state_reg[2]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         41.670      41.170     SLICE_X3Y75    I2C_Test_i/I2Cmod_0/U0/FSM_onehot_state_reg[3]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         41.670      41.170     SLICE_X3Y75    I2C_Test_i/I2Cmod_0/U0/FSM_onehot_state_reg[3]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         41.670      41.170     SLICE_X3Y75    I2C_Test_i/I2Cmod_0/U0/FSM_onehot_state_reg[4]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         41.670      41.170     SLICE_X3Y75    I2C_Test_i/I2Cmod_0/U0/FSM_onehot_state_reg[4]/C
High Pulse Width  Slow    FDPE/C   n/a            0.500         41.660      41.160     SLICE_X4Y75    I2C_Test_i/I2Cmod_0/U0/FSM_onehot_state_reg[0]/C
High Pulse Width  Fast    FDPE/C   n/a            0.500         41.660      41.160     SLICE_X4Y75    I2C_Test_i/I2Cmod_0/U0/FSM_onehot_state_reg[0]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         41.660      41.160     SLICE_X3Y75    I2C_Test_i/I2Cmod_0/U0/FSM_onehot_state_reg[1]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         41.660      41.160     SLICE_X3Y75    I2C_Test_i/I2Cmod_0/U0/FSM_onehot_state_reg[1]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         41.660      41.160     SLICE_X3Y75    I2C_Test_i/I2Cmod_0/U0/FSM_onehot_state_reg[2]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         41.660      41.160     SLICE_X3Y75    I2C_Test_i/I2Cmod_0/U0/FSM_onehot_state_reg[2]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         41.660      41.160     SLICE_X3Y75    I2C_Test_i/I2Cmod_0/U0/FSM_onehot_state_reg[3]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         41.660      41.160     SLICE_X3Y75    I2C_Test_i/I2Cmod_0/U0/FSM_onehot_state_reg[3]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         41.660      41.160     SLICE_X3Y75    I2C_Test_i/I2Cmod_0/U0/FSM_onehot_state_reg[4]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         41.660      41.160     SLICE_X3Y75    I2C_Test_i/I2Cmod_0/U0/FSM_onehot_state_reg[4]/C



---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack       78.670ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.833ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             78.670ns  (required time - arrival time)
  Source:                 I2C_Test_i/Switchmod_0/U0/o_signal_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            I2C_Test_i/Read_Sensorsmod_0/U0/alt_data_reg[3]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            83.330ns  (sys_clk_pin rise@83.330ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.113ns  (logic 0.580ns (14.102%)  route 3.533ns (85.898%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.107ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.788ns = ( 88.118 - 83.330 ) 
    Source Clock Delay      (SCD):    5.153ns
    Clock Pessimism Removal (CPR):    0.257ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.448    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.544 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=212, routed)         1.609     5.153    I2C_Test_i/Switchmod_0/U0/sysclk
    SLICE_X0Y77          FDRE                                         r  I2C_Test_i/Switchmod_0/U0/o_signal_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y77          FDRE (Prop_fdre_C_Q)         0.456     5.609 r  I2C_Test_i/Switchmod_0/U0/o_signal_reg/Q
                         net (fo=22, routed)          1.156     6.765    I2C_Test_i/Read_Sensorsmod_0/U0/reset_n
    SLICE_X2Y73          LUT1 (Prop_lut1_I0_O)        0.124     6.889 f  I2C_Test_i/Read_Sensorsmod_0/U0/o_i2c_ena_i_2/O
                         net (fo=120, routed)         2.376     9.265    I2C_Test_i/Read_Sensorsmod_0/U0/o_i2c_ena_i_2_n_0
    SLICE_X11Y74         FDCE                                         f  I2C_Test_i/Read_Sensorsmod_0/U0/alt_data_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     83.330    83.330 r  
    L17                                               0.000    83.330 r  sysclk (IN)
                         net (fo=0)                   0.000    83.330    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         1.406    84.736 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           1.868    86.604    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    86.695 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=212, routed)         1.424    88.118    I2C_Test_i/Read_Sensorsmod_0/U0/sysclk
    SLICE_X11Y74         FDCE                                         r  I2C_Test_i/Read_Sensorsmod_0/U0/alt_data_reg[3]/C
                         clock pessimism              0.257    88.376    
                         clock uncertainty           -0.035    88.340    
    SLICE_X11Y74         FDCE (Recov_fdce_C_CLR)     -0.405    87.935    I2C_Test_i/Read_Sensorsmod_0/U0/alt_data_reg[3]
  -------------------------------------------------------------------
                         required time                         87.935    
                         arrival time                          -9.265    
  -------------------------------------------------------------------
                         slack                                 78.670    

Slack (MET) :             78.670ns  (required time - arrival time)
  Source:                 I2C_Test_i/Switchmod_0/U0/o_signal_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            I2C_Test_i/Read_Sensorsmod_0/U0/alt_data_reg[5]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            83.330ns  (sys_clk_pin rise@83.330ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.113ns  (logic 0.580ns (14.102%)  route 3.533ns (85.898%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.107ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.788ns = ( 88.118 - 83.330 ) 
    Source Clock Delay      (SCD):    5.153ns
    Clock Pessimism Removal (CPR):    0.257ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.448    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.544 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=212, routed)         1.609     5.153    I2C_Test_i/Switchmod_0/U0/sysclk
    SLICE_X0Y77          FDRE                                         r  I2C_Test_i/Switchmod_0/U0/o_signal_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y77          FDRE (Prop_fdre_C_Q)         0.456     5.609 r  I2C_Test_i/Switchmod_0/U0/o_signal_reg/Q
                         net (fo=22, routed)          1.156     6.765    I2C_Test_i/Read_Sensorsmod_0/U0/reset_n
    SLICE_X2Y73          LUT1 (Prop_lut1_I0_O)        0.124     6.889 f  I2C_Test_i/Read_Sensorsmod_0/U0/o_i2c_ena_i_2/O
                         net (fo=120, routed)         2.376     9.265    I2C_Test_i/Read_Sensorsmod_0/U0/o_i2c_ena_i_2_n_0
    SLICE_X11Y74         FDCE                                         f  I2C_Test_i/Read_Sensorsmod_0/U0/alt_data_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     83.330    83.330 r  
    L17                                               0.000    83.330 r  sysclk (IN)
                         net (fo=0)                   0.000    83.330    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         1.406    84.736 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           1.868    86.604    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    86.695 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=212, routed)         1.424    88.118    I2C_Test_i/Read_Sensorsmod_0/U0/sysclk
    SLICE_X11Y74         FDCE                                         r  I2C_Test_i/Read_Sensorsmod_0/U0/alt_data_reg[5]/C
                         clock pessimism              0.257    88.376    
                         clock uncertainty           -0.035    88.340    
    SLICE_X11Y74         FDCE (Recov_fdce_C_CLR)     -0.405    87.935    I2C_Test_i/Read_Sensorsmod_0/U0/alt_data_reg[5]
  -------------------------------------------------------------------
                         required time                         87.935    
                         arrival time                          -9.265    
  -------------------------------------------------------------------
                         slack                                 78.670    

Slack (MET) :             78.670ns  (required time - arrival time)
  Source:                 I2C_Test_i/Switchmod_0/U0/o_signal_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            I2C_Test_i/Read_Sensorsmod_0/U0/alt_data_reg[7]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            83.330ns  (sys_clk_pin rise@83.330ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.113ns  (logic 0.580ns (14.102%)  route 3.533ns (85.898%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.107ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.788ns = ( 88.118 - 83.330 ) 
    Source Clock Delay      (SCD):    5.153ns
    Clock Pessimism Removal (CPR):    0.257ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.448    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.544 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=212, routed)         1.609     5.153    I2C_Test_i/Switchmod_0/U0/sysclk
    SLICE_X0Y77          FDRE                                         r  I2C_Test_i/Switchmod_0/U0/o_signal_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y77          FDRE (Prop_fdre_C_Q)         0.456     5.609 r  I2C_Test_i/Switchmod_0/U0/o_signal_reg/Q
                         net (fo=22, routed)          1.156     6.765    I2C_Test_i/Read_Sensorsmod_0/U0/reset_n
    SLICE_X2Y73          LUT1 (Prop_lut1_I0_O)        0.124     6.889 f  I2C_Test_i/Read_Sensorsmod_0/U0/o_i2c_ena_i_2/O
                         net (fo=120, routed)         2.376     9.265    I2C_Test_i/Read_Sensorsmod_0/U0/o_i2c_ena_i_2_n_0
    SLICE_X11Y74         FDCE                                         f  I2C_Test_i/Read_Sensorsmod_0/U0/alt_data_reg[7]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     83.330    83.330 r  
    L17                                               0.000    83.330 r  sysclk (IN)
                         net (fo=0)                   0.000    83.330    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         1.406    84.736 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           1.868    86.604    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    86.695 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=212, routed)         1.424    88.118    I2C_Test_i/Read_Sensorsmod_0/U0/sysclk
    SLICE_X11Y74         FDCE                                         r  I2C_Test_i/Read_Sensorsmod_0/U0/alt_data_reg[7]/C
                         clock pessimism              0.257    88.376    
                         clock uncertainty           -0.035    88.340    
    SLICE_X11Y74         FDCE (Recov_fdce_C_CLR)     -0.405    87.935    I2C_Test_i/Read_Sensorsmod_0/U0/alt_data_reg[7]
  -------------------------------------------------------------------
                         required time                         87.935    
                         arrival time                          -9.265    
  -------------------------------------------------------------------
                         slack                                 78.670    

Slack (MET) :             78.756ns  (required time - arrival time)
  Source:                 I2C_Test_i/Switchmod_0/U0/o_signal_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            I2C_Test_i/Read_Sensorsmod_0/U0/alt_data_reg[18]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            83.330ns  (sys_clk_pin rise@83.330ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.113ns  (logic 0.580ns (14.102%)  route 3.533ns (85.898%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.107ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.788ns = ( 88.118 - 83.330 ) 
    Source Clock Delay      (SCD):    5.153ns
    Clock Pessimism Removal (CPR):    0.257ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.448    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.544 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=212, routed)         1.609     5.153    I2C_Test_i/Switchmod_0/U0/sysclk
    SLICE_X0Y77          FDRE                                         r  I2C_Test_i/Switchmod_0/U0/o_signal_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y77          FDRE (Prop_fdre_C_Q)         0.456     5.609 r  I2C_Test_i/Switchmod_0/U0/o_signal_reg/Q
                         net (fo=22, routed)          1.156     6.765    I2C_Test_i/Read_Sensorsmod_0/U0/reset_n
    SLICE_X2Y73          LUT1 (Prop_lut1_I0_O)        0.124     6.889 f  I2C_Test_i/Read_Sensorsmod_0/U0/o_i2c_ena_i_2/O
                         net (fo=120, routed)         2.376     9.265    I2C_Test_i/Read_Sensorsmod_0/U0/o_i2c_ena_i_2_n_0
    SLICE_X10Y74         FDCE                                         f  I2C_Test_i/Read_Sensorsmod_0/U0/alt_data_reg[18]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     83.330    83.330 r  
    L17                                               0.000    83.330 r  sysclk (IN)
                         net (fo=0)                   0.000    83.330    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         1.406    84.736 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           1.868    86.604    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    86.695 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=212, routed)         1.424    88.118    I2C_Test_i/Read_Sensorsmod_0/U0/sysclk
    SLICE_X10Y74         FDCE                                         r  I2C_Test_i/Read_Sensorsmod_0/U0/alt_data_reg[18]/C
                         clock pessimism              0.257    88.376    
                         clock uncertainty           -0.035    88.340    
    SLICE_X10Y74         FDCE (Recov_fdce_C_CLR)     -0.319    88.021    I2C_Test_i/Read_Sensorsmod_0/U0/alt_data_reg[18]
  -------------------------------------------------------------------
                         required time                         88.021    
                         arrival time                          -9.265    
  -------------------------------------------------------------------
                         slack                                 78.756    

Slack (MET) :             78.866ns  (required time - arrival time)
  Source:                 I2C_Test_i/Switchmod_0/U0/o_signal_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            I2C_Test_i/Read_Sensorsmod_0/U0/FSM_sequential_state_reg[0]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            83.330ns  (sys_clk_pin rise@83.330ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.987ns  (logic 0.580ns (14.546%)  route 3.407ns (85.454%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.859ns = ( 88.189 - 83.330 ) 
    Source Clock Delay      (SCD):    5.153ns
    Clock Pessimism Removal (CPR):    0.257ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.448    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.544 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=212, routed)         1.609     5.153    I2C_Test_i/Switchmod_0/U0/sysclk
    SLICE_X0Y77          FDRE                                         r  I2C_Test_i/Switchmod_0/U0/o_signal_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y77          FDRE (Prop_fdre_C_Q)         0.456     5.609 r  I2C_Test_i/Switchmod_0/U0/o_signal_reg/Q
                         net (fo=22, routed)          1.156     6.765    I2C_Test_i/Read_Sensorsmod_0/U0/reset_n
    SLICE_X2Y73          LUT1 (Prop_lut1_I0_O)        0.124     6.889 f  I2C_Test_i/Read_Sensorsmod_0/U0/o_i2c_ena_i_2/O
                         net (fo=120, routed)         2.251     9.140    I2C_Test_i/Read_Sensorsmod_0/U0/o_i2c_ena_i_2_n_0
    SLICE_X1Y72          FDCE                                         f  I2C_Test_i/Read_Sensorsmod_0/U0/FSM_sequential_state_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     83.330    83.330 r  
    L17                                               0.000    83.330 r  sysclk (IN)
                         net (fo=0)                   0.000    83.330    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         1.406    84.736 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           1.868    86.604    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    86.695 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=212, routed)         1.495    88.189    I2C_Test_i/Read_Sensorsmod_0/U0/sysclk
    SLICE_X1Y72          FDCE                                         r  I2C_Test_i/Read_Sensorsmod_0/U0/FSM_sequential_state_reg[0]/C
                         clock pessimism              0.257    88.447    
                         clock uncertainty           -0.035    88.411    
    SLICE_X1Y72          FDCE (Recov_fdce_C_CLR)     -0.405    88.006    I2C_Test_i/Read_Sensorsmod_0/U0/FSM_sequential_state_reg[0]
  -------------------------------------------------------------------
                         required time                         88.006    
                         arrival time                          -9.140    
  -------------------------------------------------------------------
                         slack                                 78.866    

Slack (MET) :             78.866ns  (required time - arrival time)
  Source:                 I2C_Test_i/Switchmod_0/U0/o_signal_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            I2C_Test_i/Read_Sensorsmod_0/U0/FSM_sequential_state_reg[1]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            83.330ns  (sys_clk_pin rise@83.330ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.987ns  (logic 0.580ns (14.546%)  route 3.407ns (85.454%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.859ns = ( 88.189 - 83.330 ) 
    Source Clock Delay      (SCD):    5.153ns
    Clock Pessimism Removal (CPR):    0.257ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.448    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.544 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=212, routed)         1.609     5.153    I2C_Test_i/Switchmod_0/U0/sysclk
    SLICE_X0Y77          FDRE                                         r  I2C_Test_i/Switchmod_0/U0/o_signal_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y77          FDRE (Prop_fdre_C_Q)         0.456     5.609 r  I2C_Test_i/Switchmod_0/U0/o_signal_reg/Q
                         net (fo=22, routed)          1.156     6.765    I2C_Test_i/Read_Sensorsmod_0/U0/reset_n
    SLICE_X2Y73          LUT1 (Prop_lut1_I0_O)        0.124     6.889 f  I2C_Test_i/Read_Sensorsmod_0/U0/o_i2c_ena_i_2/O
                         net (fo=120, routed)         2.251     9.140    I2C_Test_i/Read_Sensorsmod_0/U0/o_i2c_ena_i_2_n_0
    SLICE_X1Y72          FDCE                                         f  I2C_Test_i/Read_Sensorsmod_0/U0/FSM_sequential_state_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     83.330    83.330 r  
    L17                                               0.000    83.330 r  sysclk (IN)
                         net (fo=0)                   0.000    83.330    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         1.406    84.736 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           1.868    86.604    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    86.695 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=212, routed)         1.495    88.189    I2C_Test_i/Read_Sensorsmod_0/U0/sysclk
    SLICE_X1Y72          FDCE                                         r  I2C_Test_i/Read_Sensorsmod_0/U0/FSM_sequential_state_reg[1]/C
                         clock pessimism              0.257    88.447    
                         clock uncertainty           -0.035    88.411    
    SLICE_X1Y72          FDCE (Recov_fdce_C_CLR)     -0.405    88.006    I2C_Test_i/Read_Sensorsmod_0/U0/FSM_sequential_state_reg[1]
  -------------------------------------------------------------------
                         required time                         88.006    
                         arrival time                          -9.140    
  -------------------------------------------------------------------
                         slack                                 78.866    

Slack (MET) :             78.866ns  (required time - arrival time)
  Source:                 I2C_Test_i/Switchmod_0/U0/o_signal_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            I2C_Test_i/Read_Sensorsmod_0/U0/FSM_sequential_state_reg[2]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            83.330ns  (sys_clk_pin rise@83.330ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.987ns  (logic 0.580ns (14.546%)  route 3.407ns (85.454%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.859ns = ( 88.189 - 83.330 ) 
    Source Clock Delay      (SCD):    5.153ns
    Clock Pessimism Removal (CPR):    0.257ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.448    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.544 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=212, routed)         1.609     5.153    I2C_Test_i/Switchmod_0/U0/sysclk
    SLICE_X0Y77          FDRE                                         r  I2C_Test_i/Switchmod_0/U0/o_signal_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y77          FDRE (Prop_fdre_C_Q)         0.456     5.609 r  I2C_Test_i/Switchmod_0/U0/o_signal_reg/Q
                         net (fo=22, routed)          1.156     6.765    I2C_Test_i/Read_Sensorsmod_0/U0/reset_n
    SLICE_X2Y73          LUT1 (Prop_lut1_I0_O)        0.124     6.889 f  I2C_Test_i/Read_Sensorsmod_0/U0/o_i2c_ena_i_2/O
                         net (fo=120, routed)         2.251     9.140    I2C_Test_i/Read_Sensorsmod_0/U0/o_i2c_ena_i_2_n_0
    SLICE_X1Y72          FDCE                                         f  I2C_Test_i/Read_Sensorsmod_0/U0/FSM_sequential_state_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     83.330    83.330 r  
    L17                                               0.000    83.330 r  sysclk (IN)
                         net (fo=0)                   0.000    83.330    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         1.406    84.736 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           1.868    86.604    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    86.695 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=212, routed)         1.495    88.189    I2C_Test_i/Read_Sensorsmod_0/U0/sysclk
    SLICE_X1Y72          FDCE                                         r  I2C_Test_i/Read_Sensorsmod_0/U0/FSM_sequential_state_reg[2]/C
                         clock pessimism              0.257    88.447    
                         clock uncertainty           -0.035    88.411    
    SLICE_X1Y72          FDCE (Recov_fdce_C_CLR)     -0.405    88.006    I2C_Test_i/Read_Sensorsmod_0/U0/FSM_sequential_state_reg[2]
  -------------------------------------------------------------------
                         required time                         88.006    
                         arrival time                          -9.140    
  -------------------------------------------------------------------
                         slack                                 78.866    

Slack (MET) :             78.866ns  (required time - arrival time)
  Source:                 I2C_Test_i/Switchmod_0/U0/o_signal_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            I2C_Test_i/Read_Sensorsmod_0/U0/Main.sensor_cnt_reg[1]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            83.330ns  (sys_clk_pin rise@83.330ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.987ns  (logic 0.580ns (14.546%)  route 3.407ns (85.454%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.859ns = ( 88.189 - 83.330 ) 
    Source Clock Delay      (SCD):    5.153ns
    Clock Pessimism Removal (CPR):    0.257ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.448    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.544 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=212, routed)         1.609     5.153    I2C_Test_i/Switchmod_0/U0/sysclk
    SLICE_X0Y77          FDRE                                         r  I2C_Test_i/Switchmod_0/U0/o_signal_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y77          FDRE (Prop_fdre_C_Q)         0.456     5.609 r  I2C_Test_i/Switchmod_0/U0/o_signal_reg/Q
                         net (fo=22, routed)          1.156     6.765    I2C_Test_i/Read_Sensorsmod_0/U0/reset_n
    SLICE_X2Y73          LUT1 (Prop_lut1_I0_O)        0.124     6.889 f  I2C_Test_i/Read_Sensorsmod_0/U0/o_i2c_ena_i_2/O
                         net (fo=120, routed)         2.251     9.140    I2C_Test_i/Read_Sensorsmod_0/U0/o_i2c_ena_i_2_n_0
    SLICE_X1Y72          FDCE                                         f  I2C_Test_i/Read_Sensorsmod_0/U0/Main.sensor_cnt_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     83.330    83.330 r  
    L17                                               0.000    83.330 r  sysclk (IN)
                         net (fo=0)                   0.000    83.330    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         1.406    84.736 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           1.868    86.604    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    86.695 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=212, routed)         1.495    88.189    I2C_Test_i/Read_Sensorsmod_0/U0/sysclk
    SLICE_X1Y72          FDCE                                         r  I2C_Test_i/Read_Sensorsmod_0/U0/Main.sensor_cnt_reg[1]/C
                         clock pessimism              0.257    88.447    
                         clock uncertainty           -0.035    88.411    
    SLICE_X1Y72          FDCE (Recov_fdce_C_CLR)     -0.405    88.006    I2C_Test_i/Read_Sensorsmod_0/U0/Main.sensor_cnt_reg[1]
  -------------------------------------------------------------------
                         required time                         88.006    
                         arrival time                          -9.140    
  -------------------------------------------------------------------
                         slack                                 78.866    

Slack (MET) :             79.027ns  (required time - arrival time)
  Source:                 I2C_Test_i/Switchmod_0/U0/o_signal_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            I2C_Test_i/Read_Sensorsmod_0/U0/rtc_data_reg[16]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            83.330ns  (sys_clk_pin rise@83.330ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.757ns  (logic 0.580ns (15.437%)  route 3.177ns (84.563%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.105ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.790ns = ( 88.120 - 83.330 ) 
    Source Clock Delay      (SCD):    5.153ns
    Clock Pessimism Removal (CPR):    0.257ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.448    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.544 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=212, routed)         1.609     5.153    I2C_Test_i/Switchmod_0/U0/sysclk
    SLICE_X0Y77          FDRE                                         r  I2C_Test_i/Switchmod_0/U0/o_signal_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y77          FDRE (Prop_fdre_C_Q)         0.456     5.609 r  I2C_Test_i/Switchmod_0/U0/o_signal_reg/Q
                         net (fo=22, routed)          1.156     6.765    I2C_Test_i/Read_Sensorsmod_0/U0/reset_n
    SLICE_X2Y73          LUT1 (Prop_lut1_I0_O)        0.124     6.889 f  I2C_Test_i/Read_Sensorsmod_0/U0/o_i2c_ena_i_2/O
                         net (fo=120, routed)         2.021     8.910    I2C_Test_i/Read_Sensorsmod_0/U0/o_i2c_ena_i_2_n_0
    SLICE_X11Y73         FDCE                                         f  I2C_Test_i/Read_Sensorsmod_0/U0/rtc_data_reg[16]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     83.330    83.330 r  
    L17                                               0.000    83.330 r  sysclk (IN)
                         net (fo=0)                   0.000    83.330    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         1.406    84.736 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           1.868    86.604    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    86.695 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=212, routed)         1.426    88.120    I2C_Test_i/Read_Sensorsmod_0/U0/sysclk
    SLICE_X11Y73         FDCE                                         r  I2C_Test_i/Read_Sensorsmod_0/U0/rtc_data_reg[16]/C
                         clock pessimism              0.257    88.378    
                         clock uncertainty           -0.035    88.342    
    SLICE_X11Y73         FDCE (Recov_fdce_C_CLR)     -0.405    87.937    I2C_Test_i/Read_Sensorsmod_0/U0/rtc_data_reg[16]
  -------------------------------------------------------------------
                         required time                         87.937    
                         arrival time                          -8.910    
  -------------------------------------------------------------------
                         slack                                 79.027    

Slack (MET) :             79.027ns  (required time - arrival time)
  Source:                 I2C_Test_i/Switchmod_0/U0/o_signal_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            I2C_Test_i/Read_Sensorsmod_0/U0/rtc_data_reg[18]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            83.330ns  (sys_clk_pin rise@83.330ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.757ns  (logic 0.580ns (15.437%)  route 3.177ns (84.563%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.105ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.790ns = ( 88.120 - 83.330 ) 
    Source Clock Delay      (SCD):    5.153ns
    Clock Pessimism Removal (CPR):    0.257ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.448    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.544 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=212, routed)         1.609     5.153    I2C_Test_i/Switchmod_0/U0/sysclk
    SLICE_X0Y77          FDRE                                         r  I2C_Test_i/Switchmod_0/U0/o_signal_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y77          FDRE (Prop_fdre_C_Q)         0.456     5.609 r  I2C_Test_i/Switchmod_0/U0/o_signal_reg/Q
                         net (fo=22, routed)          1.156     6.765    I2C_Test_i/Read_Sensorsmod_0/U0/reset_n
    SLICE_X2Y73          LUT1 (Prop_lut1_I0_O)        0.124     6.889 f  I2C_Test_i/Read_Sensorsmod_0/U0/o_i2c_ena_i_2/O
                         net (fo=120, routed)         2.021     8.910    I2C_Test_i/Read_Sensorsmod_0/U0/o_i2c_ena_i_2_n_0
    SLICE_X11Y73         FDCE                                         f  I2C_Test_i/Read_Sensorsmod_0/U0/rtc_data_reg[18]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     83.330    83.330 r  
    L17                                               0.000    83.330 r  sysclk (IN)
                         net (fo=0)                   0.000    83.330    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         1.406    84.736 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           1.868    86.604    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    86.695 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=212, routed)         1.426    88.120    I2C_Test_i/Read_Sensorsmod_0/U0/sysclk
    SLICE_X11Y73         FDCE                                         r  I2C_Test_i/Read_Sensorsmod_0/U0/rtc_data_reg[18]/C
                         clock pessimism              0.257    88.378    
                         clock uncertainty           -0.035    88.342    
    SLICE_X11Y73         FDCE (Recov_fdce_C_CLR)     -0.405    87.937    I2C_Test_i/Read_Sensorsmod_0/U0/rtc_data_reg[18]
  -------------------------------------------------------------------
                         required time                         87.937    
                         arrival time                          -8.910    
  -------------------------------------------------------------------
                         slack                                 79.027    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.833ns  (arrival time - required time)
  Source:                 I2C_Test_i/Switchmod_0/U0/o_signal_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            I2C_Test_i/Read_Sensorsmod_0/U0/Main.conv_cnt_reg[16]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.772ns  (logic 0.186ns (24.081%)  route 0.586ns (75.919%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.031ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.997ns
    Source Clock Delay      (SCD):    1.487ns
    Clock Pessimism Removal (CPR):    0.479ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.878    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.904 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=212, routed)         0.583     1.487    I2C_Test_i/Switchmod_0/U0/sysclk
    SLICE_X0Y77          FDRE                                         r  I2C_Test_i/Switchmod_0/U0/o_signal_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y77          FDRE (Prop_fdre_C_Q)         0.141     1.628 r  I2C_Test_i/Switchmod_0/U0/o_signal_reg/Q
                         net (fo=22, routed)          0.448     2.076    I2C_Test_i/Read_Sensorsmod_0/U0/reset_n
    SLICE_X2Y73          LUT1 (Prop_lut1_I0_O)        0.045     2.121 f  I2C_Test_i/Read_Sensorsmod_0/U0/o_i2c_ena_i_2/O
                         net (fo=120, routed)         0.138     2.259    I2C_Test_i/Read_Sensorsmod_0/U0/o_i2c_ena_i_2_n_0
    SLICE_X3Y74          FDCE                                         f  I2C_Test_i/Read_Sensorsmod_0/U0/Main.conv_cnt_reg[16]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.120    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.149 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=212, routed)         0.847     1.997    I2C_Test_i/Read_Sensorsmod_0/U0/sysclk
    SLICE_X3Y74          FDCE                                         r  I2C_Test_i/Read_Sensorsmod_0/U0/Main.conv_cnt_reg[16]/C
                         clock pessimism             -0.479     1.518    
    SLICE_X3Y74          FDCE (Remov_fdce_C_CLR)     -0.092     1.426    I2C_Test_i/Read_Sensorsmod_0/U0/Main.conv_cnt_reg[16]
  -------------------------------------------------------------------
                         required time                         -1.426    
                         arrival time                           2.259    
  -------------------------------------------------------------------
                         slack                                  0.833    

Slack (MET) :             0.882ns  (arrival time - required time)
  Source:                 I2C_Test_i/Switchmod_0/U0/o_signal_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            I2C_Test_i/Read_Sensorsmod_0/U0/led2_reg/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.847ns  (logic 0.186ns (21.957%)  route 0.661ns (78.043%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.032ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.998ns
    Source Clock Delay      (SCD):    1.487ns
    Clock Pessimism Removal (CPR):    0.479ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.878    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.904 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=212, routed)         0.583     1.487    I2C_Test_i/Switchmod_0/U0/sysclk
    SLICE_X0Y77          FDRE                                         r  I2C_Test_i/Switchmod_0/U0/o_signal_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y77          FDRE (Prop_fdre_C_Q)         0.141     1.628 r  I2C_Test_i/Switchmod_0/U0/o_signal_reg/Q
                         net (fo=22, routed)          0.448     2.076    I2C_Test_i/Read_Sensorsmod_0/U0/reset_n
    SLICE_X2Y73          LUT1 (Prop_lut1_I0_O)        0.045     2.121 f  I2C_Test_i/Read_Sensorsmod_0/U0/o_i2c_ena_i_2/O
                         net (fo=120, routed)         0.213     2.334    I2C_Test_i/Read_Sensorsmod_0/U0/o_i2c_ena_i_2_n_0
    SLICE_X2Y73          FDCE                                         f  I2C_Test_i/Read_Sensorsmod_0/U0/led2_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.120    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.149 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=212, routed)         0.848     1.998    I2C_Test_i/Read_Sensorsmod_0/U0/sysclk
    SLICE_X2Y73          FDCE                                         r  I2C_Test_i/Read_Sensorsmod_0/U0/led2_reg/C
                         clock pessimism             -0.479     1.519    
    SLICE_X2Y73          FDCE (Remov_fdce_C_CLR)     -0.067     1.452    I2C_Test_i/Read_Sensorsmod_0/U0/led2_reg
  -------------------------------------------------------------------
                         required time                         -1.452    
                         arrival time                           2.334    
  -------------------------------------------------------------------
                         slack                                  0.882    

Slack (MET) :             0.897ns  (arrival time - required time)
  Source:                 I2C_Test_i/Switchmod_0/U0/o_signal_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            I2C_Test_i/Read_Sensorsmod_0/U0/Main.sec_cnt_reg[24]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.865ns  (logic 0.186ns (21.500%)  route 0.679ns (78.500%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.001ns
    Source Clock Delay      (SCD):    1.487ns
    Clock Pessimism Removal (CPR):    0.479ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.878    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.904 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=212, routed)         0.583     1.487    I2C_Test_i/Switchmod_0/U0/sysclk
    SLICE_X0Y77          FDRE                                         r  I2C_Test_i/Switchmod_0/U0/o_signal_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y77          FDRE (Prop_fdre_C_Q)         0.141     1.628 r  I2C_Test_i/Switchmod_0/U0/o_signal_reg/Q
                         net (fo=22, routed)          0.448     2.076    I2C_Test_i/Read_Sensorsmod_0/U0/reset_n
    SLICE_X2Y73          LUT1 (Prop_lut1_I0_O)        0.045     2.121 f  I2C_Test_i/Read_Sensorsmod_0/U0/o_i2c_ena_i_2/O
                         net (fo=120, routed)         0.231     2.352    I2C_Test_i/Read_Sensorsmod_0/U0/o_i2c_ena_i_2_n_0
    SLICE_X2Y71          FDCE                                         f  I2C_Test_i/Read_Sensorsmod_0/U0/Main.sec_cnt_reg[24]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.120    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.149 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=212, routed)         0.851     2.001    I2C_Test_i/Read_Sensorsmod_0/U0/sysclk
    SLICE_X2Y71          FDCE                                         r  I2C_Test_i/Read_Sensorsmod_0/U0/Main.sec_cnt_reg[24]/C
                         clock pessimism             -0.479     1.522    
    SLICE_X2Y71          FDCE (Remov_fdce_C_CLR)     -0.067     1.455    I2C_Test_i/Read_Sensorsmod_0/U0/Main.sec_cnt_reg[24]
  -------------------------------------------------------------------
                         required time                         -1.455    
                         arrival time                           2.352    
  -------------------------------------------------------------------
                         slack                                  0.897    

Slack (MET) :             0.897ns  (arrival time - required time)
  Source:                 I2C_Test_i/Switchmod_0/U0/o_signal_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            I2C_Test_i/Read_Sensorsmod_0/U0/Main.sec_cnt_reg[25]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.865ns  (logic 0.186ns (21.500%)  route 0.679ns (78.500%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.001ns
    Source Clock Delay      (SCD):    1.487ns
    Clock Pessimism Removal (CPR):    0.479ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.878    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.904 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=212, routed)         0.583     1.487    I2C_Test_i/Switchmod_0/U0/sysclk
    SLICE_X0Y77          FDRE                                         r  I2C_Test_i/Switchmod_0/U0/o_signal_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y77          FDRE (Prop_fdre_C_Q)         0.141     1.628 r  I2C_Test_i/Switchmod_0/U0/o_signal_reg/Q
                         net (fo=22, routed)          0.448     2.076    I2C_Test_i/Read_Sensorsmod_0/U0/reset_n
    SLICE_X2Y73          LUT1 (Prop_lut1_I0_O)        0.045     2.121 f  I2C_Test_i/Read_Sensorsmod_0/U0/o_i2c_ena_i_2/O
                         net (fo=120, routed)         0.231     2.352    I2C_Test_i/Read_Sensorsmod_0/U0/o_i2c_ena_i_2_n_0
    SLICE_X2Y71          FDCE                                         f  I2C_Test_i/Read_Sensorsmod_0/U0/Main.sec_cnt_reg[25]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.120    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.149 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=212, routed)         0.851     2.001    I2C_Test_i/Read_Sensorsmod_0/U0/sysclk
    SLICE_X2Y71          FDCE                                         r  I2C_Test_i/Read_Sensorsmod_0/U0/Main.sec_cnt_reg[25]/C
                         clock pessimism             -0.479     1.522    
    SLICE_X2Y71          FDCE (Remov_fdce_C_CLR)     -0.067     1.455    I2C_Test_i/Read_Sensorsmod_0/U0/Main.sec_cnt_reg[25]
  -------------------------------------------------------------------
                         required time                         -1.455    
                         arrival time                           2.352    
  -------------------------------------------------------------------
                         slack                                  0.897    

Slack (MET) :             0.907ns  (arrival time - required time)
  Source:                 I2C_Test_i/Switchmod_0/U0/o_signal_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            I2C_Test_i/Read_Sensorsmod_0/U0/Main.conv_cnt_reg[12]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.847ns  (logic 0.186ns (21.957%)  route 0.661ns (78.043%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.032ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.998ns
    Source Clock Delay      (SCD):    1.487ns
    Clock Pessimism Removal (CPR):    0.479ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.878    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.904 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=212, routed)         0.583     1.487    I2C_Test_i/Switchmod_0/U0/sysclk
    SLICE_X0Y77          FDRE                                         r  I2C_Test_i/Switchmod_0/U0/o_signal_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y77          FDRE (Prop_fdre_C_Q)         0.141     1.628 r  I2C_Test_i/Switchmod_0/U0/o_signal_reg/Q
                         net (fo=22, routed)          0.448     2.076    I2C_Test_i/Read_Sensorsmod_0/U0/reset_n
    SLICE_X2Y73          LUT1 (Prop_lut1_I0_O)        0.045     2.121 f  I2C_Test_i/Read_Sensorsmod_0/U0/o_i2c_ena_i_2/O
                         net (fo=120, routed)         0.213     2.334    I2C_Test_i/Read_Sensorsmod_0/U0/o_i2c_ena_i_2_n_0
    SLICE_X3Y73          FDCE                                         f  I2C_Test_i/Read_Sensorsmod_0/U0/Main.conv_cnt_reg[12]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.120    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.149 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=212, routed)         0.848     1.998    I2C_Test_i/Read_Sensorsmod_0/U0/sysclk
    SLICE_X3Y73          FDCE                                         r  I2C_Test_i/Read_Sensorsmod_0/U0/Main.conv_cnt_reg[12]/C
                         clock pessimism             -0.479     1.519    
    SLICE_X3Y73          FDCE (Remov_fdce_C_CLR)     -0.092     1.427    I2C_Test_i/Read_Sensorsmod_0/U0/Main.conv_cnt_reg[12]
  -------------------------------------------------------------------
                         required time                         -1.427    
                         arrival time                           2.334    
  -------------------------------------------------------------------
                         slack                                  0.907    

Slack (MET) :             0.907ns  (arrival time - required time)
  Source:                 I2C_Test_i/Switchmod_0/U0/o_signal_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            I2C_Test_i/Read_Sensorsmod_0/U0/Main.conv_cnt_reg[13]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.847ns  (logic 0.186ns (21.957%)  route 0.661ns (78.043%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.032ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.998ns
    Source Clock Delay      (SCD):    1.487ns
    Clock Pessimism Removal (CPR):    0.479ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.878    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.904 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=212, routed)         0.583     1.487    I2C_Test_i/Switchmod_0/U0/sysclk
    SLICE_X0Y77          FDRE                                         r  I2C_Test_i/Switchmod_0/U0/o_signal_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y77          FDRE (Prop_fdre_C_Q)         0.141     1.628 r  I2C_Test_i/Switchmod_0/U0/o_signal_reg/Q
                         net (fo=22, routed)          0.448     2.076    I2C_Test_i/Read_Sensorsmod_0/U0/reset_n
    SLICE_X2Y73          LUT1 (Prop_lut1_I0_O)        0.045     2.121 f  I2C_Test_i/Read_Sensorsmod_0/U0/o_i2c_ena_i_2/O
                         net (fo=120, routed)         0.213     2.334    I2C_Test_i/Read_Sensorsmod_0/U0/o_i2c_ena_i_2_n_0
    SLICE_X3Y73          FDCE                                         f  I2C_Test_i/Read_Sensorsmod_0/U0/Main.conv_cnt_reg[13]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.120    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.149 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=212, routed)         0.848     1.998    I2C_Test_i/Read_Sensorsmod_0/U0/sysclk
    SLICE_X3Y73          FDCE                                         r  I2C_Test_i/Read_Sensorsmod_0/U0/Main.conv_cnt_reg[13]/C
                         clock pessimism             -0.479     1.519    
    SLICE_X3Y73          FDCE (Remov_fdce_C_CLR)     -0.092     1.427    I2C_Test_i/Read_Sensorsmod_0/U0/Main.conv_cnt_reg[13]
  -------------------------------------------------------------------
                         required time                         -1.427    
                         arrival time                           2.334    
  -------------------------------------------------------------------
                         slack                                  0.907    

Slack (MET) :             0.907ns  (arrival time - required time)
  Source:                 I2C_Test_i/Switchmod_0/U0/o_signal_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            I2C_Test_i/Read_Sensorsmod_0/U0/Main.conv_cnt_reg[14]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.847ns  (logic 0.186ns (21.957%)  route 0.661ns (78.043%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.032ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.998ns
    Source Clock Delay      (SCD):    1.487ns
    Clock Pessimism Removal (CPR):    0.479ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.878    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.904 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=212, routed)         0.583     1.487    I2C_Test_i/Switchmod_0/U0/sysclk
    SLICE_X0Y77          FDRE                                         r  I2C_Test_i/Switchmod_0/U0/o_signal_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y77          FDRE (Prop_fdre_C_Q)         0.141     1.628 r  I2C_Test_i/Switchmod_0/U0/o_signal_reg/Q
                         net (fo=22, routed)          0.448     2.076    I2C_Test_i/Read_Sensorsmod_0/U0/reset_n
    SLICE_X2Y73          LUT1 (Prop_lut1_I0_O)        0.045     2.121 f  I2C_Test_i/Read_Sensorsmod_0/U0/o_i2c_ena_i_2/O
                         net (fo=120, routed)         0.213     2.334    I2C_Test_i/Read_Sensorsmod_0/U0/o_i2c_ena_i_2_n_0
    SLICE_X3Y73          FDCE                                         f  I2C_Test_i/Read_Sensorsmod_0/U0/Main.conv_cnt_reg[14]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.120    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.149 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=212, routed)         0.848     1.998    I2C_Test_i/Read_Sensorsmod_0/U0/sysclk
    SLICE_X3Y73          FDCE                                         r  I2C_Test_i/Read_Sensorsmod_0/U0/Main.conv_cnt_reg[14]/C
                         clock pessimism             -0.479     1.519    
    SLICE_X3Y73          FDCE (Remov_fdce_C_CLR)     -0.092     1.427    I2C_Test_i/Read_Sensorsmod_0/U0/Main.conv_cnt_reg[14]
  -------------------------------------------------------------------
                         required time                         -1.427    
                         arrival time                           2.334    
  -------------------------------------------------------------------
                         slack                                  0.907    

Slack (MET) :             0.907ns  (arrival time - required time)
  Source:                 I2C_Test_i/Switchmod_0/U0/o_signal_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            I2C_Test_i/Read_Sensorsmod_0/U0/Main.conv_cnt_reg[15]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.847ns  (logic 0.186ns (21.957%)  route 0.661ns (78.043%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.032ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.998ns
    Source Clock Delay      (SCD):    1.487ns
    Clock Pessimism Removal (CPR):    0.479ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.878    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.904 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=212, routed)         0.583     1.487    I2C_Test_i/Switchmod_0/U0/sysclk
    SLICE_X0Y77          FDRE                                         r  I2C_Test_i/Switchmod_0/U0/o_signal_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y77          FDRE (Prop_fdre_C_Q)         0.141     1.628 r  I2C_Test_i/Switchmod_0/U0/o_signal_reg/Q
                         net (fo=22, routed)          0.448     2.076    I2C_Test_i/Read_Sensorsmod_0/U0/reset_n
    SLICE_X2Y73          LUT1 (Prop_lut1_I0_O)        0.045     2.121 f  I2C_Test_i/Read_Sensorsmod_0/U0/o_i2c_ena_i_2/O
                         net (fo=120, routed)         0.213     2.334    I2C_Test_i/Read_Sensorsmod_0/U0/o_i2c_ena_i_2_n_0
    SLICE_X3Y73          FDCE                                         f  I2C_Test_i/Read_Sensorsmod_0/U0/Main.conv_cnt_reg[15]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.120    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.149 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=212, routed)         0.848     1.998    I2C_Test_i/Read_Sensorsmod_0/U0/sysclk
    SLICE_X3Y73          FDCE                                         r  I2C_Test_i/Read_Sensorsmod_0/U0/Main.conv_cnt_reg[15]/C
                         clock pessimism             -0.479     1.519    
    SLICE_X3Y73          FDCE (Remov_fdce_C_CLR)     -0.092     1.427    I2C_Test_i/Read_Sensorsmod_0/U0/Main.conv_cnt_reg[15]
  -------------------------------------------------------------------
                         required time                         -1.427    
                         arrival time                           2.334    
  -------------------------------------------------------------------
                         slack                                  0.907    

Slack (MET) :             0.922ns  (arrival time - required time)
  Source:                 I2C_Test_i/Switchmod_0/U0/o_signal_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            I2C_Test_i/Read_Sensorsmod_0/U0/Main.conv_cnt_reg[4]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.865ns  (logic 0.186ns (21.500%)  route 0.679ns (78.500%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.001ns
    Source Clock Delay      (SCD):    1.487ns
    Clock Pessimism Removal (CPR):    0.479ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.878    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.904 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=212, routed)         0.583     1.487    I2C_Test_i/Switchmod_0/U0/sysclk
    SLICE_X0Y77          FDRE                                         r  I2C_Test_i/Switchmod_0/U0/o_signal_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y77          FDRE (Prop_fdre_C_Q)         0.141     1.628 r  I2C_Test_i/Switchmod_0/U0/o_signal_reg/Q
                         net (fo=22, routed)          0.448     2.076    I2C_Test_i/Read_Sensorsmod_0/U0/reset_n
    SLICE_X2Y73          LUT1 (Prop_lut1_I0_O)        0.045     2.121 f  I2C_Test_i/Read_Sensorsmod_0/U0/o_i2c_ena_i_2/O
                         net (fo=120, routed)         0.231     2.352    I2C_Test_i/Read_Sensorsmod_0/U0/o_i2c_ena_i_2_n_0
    SLICE_X3Y71          FDCE                                         f  I2C_Test_i/Read_Sensorsmod_0/U0/Main.conv_cnt_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.120    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.149 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=212, routed)         0.851     2.001    I2C_Test_i/Read_Sensorsmod_0/U0/sysclk
    SLICE_X3Y71          FDCE                                         r  I2C_Test_i/Read_Sensorsmod_0/U0/Main.conv_cnt_reg[4]/C
                         clock pessimism             -0.479     1.522    
    SLICE_X3Y71          FDCE (Remov_fdce_C_CLR)     -0.092     1.430    I2C_Test_i/Read_Sensorsmod_0/U0/Main.conv_cnt_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.430    
                         arrival time                           2.352    
  -------------------------------------------------------------------
                         slack                                  0.922    

Slack (MET) :             0.922ns  (arrival time - required time)
  Source:                 I2C_Test_i/Switchmod_0/U0/o_signal_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            I2C_Test_i/Read_Sensorsmod_0/U0/Main.conv_cnt_reg[5]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.865ns  (logic 0.186ns (21.500%)  route 0.679ns (78.500%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.001ns
    Source Clock Delay      (SCD):    1.487ns
    Clock Pessimism Removal (CPR):    0.479ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.878    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.904 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=212, routed)         0.583     1.487    I2C_Test_i/Switchmod_0/U0/sysclk
    SLICE_X0Y77          FDRE                                         r  I2C_Test_i/Switchmod_0/U0/o_signal_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y77          FDRE (Prop_fdre_C_Q)         0.141     1.628 r  I2C_Test_i/Switchmod_0/U0/o_signal_reg/Q
                         net (fo=22, routed)          0.448     2.076    I2C_Test_i/Read_Sensorsmod_0/U0/reset_n
    SLICE_X2Y73          LUT1 (Prop_lut1_I0_O)        0.045     2.121 f  I2C_Test_i/Read_Sensorsmod_0/U0/o_i2c_ena_i_2/O
                         net (fo=120, routed)         0.231     2.352    I2C_Test_i/Read_Sensorsmod_0/U0/o_i2c_ena_i_2_n_0
    SLICE_X3Y71          FDCE                                         f  I2C_Test_i/Read_Sensorsmod_0/U0/Main.conv_cnt_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.120    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.149 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=212, routed)         0.851     2.001    I2C_Test_i/Read_Sensorsmod_0/U0/sysclk
    SLICE_X3Y71          FDCE                                         r  I2C_Test_i/Read_Sensorsmod_0/U0/Main.conv_cnt_reg[5]/C
                         clock pessimism             -0.479     1.522    
    SLICE_X3Y71          FDCE (Remov_fdce_C_CLR)     -0.092     1.430    I2C_Test_i/Read_Sensorsmod_0/U0/Main.conv_cnt_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.430    
                         arrival time                           2.352    
  -------------------------------------------------------------------
                         slack                                  0.922    





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  sys_clk_pin
  To Clock:  

Max Delay             5 Endpoints
Min Delay             5 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 I2C_Test_i/I2Cmod_0/U0/FSM_onehot_state_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            SDA
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.367ns  (logic 4.107ns (49.088%)  route 4.260ns (50.912%))
  Logic Levels:           2  (LUT4=1 OBUFT=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.448    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.544 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=212, routed)         1.606     5.150    I2C_Test_i/I2Cmod_0/U0/sysclk
    SLICE_X3Y75          FDCE                                         r  I2C_Test_i/I2Cmod_0/U0/FSM_onehot_state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y75          FDCE (Prop_fdce_C_Q)         0.456     5.606 r  I2C_Test_i/I2Cmod_0/U0/FSM_onehot_state_reg[1]/Q
                         net (fo=6, routed)           1.010     6.615    I2C_Test_i/I2Cmod_0/U0/FSM_onehot_state_reg_n_0_[1]
    SLICE_X4Y76          LUT4 (Prop_lut4_I3_O)        0.124     6.739 f  I2C_Test_i/I2Cmod_0/U0/sda_t_INST_0/O
                         net (fo=1, routed)           3.250     9.989    SDA_iobuf/T
    A16                  OBUFT (TriStatE_obuft_T_O)
                                                      3.527    13.516 r  SDA_iobuf/OBUFT/O
                         net (fo=1, unset)            0.000    13.516    SDA
    A16                                                               r  SDA (INOUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 I2C_Test_i/I2Cmod_0/U0/scl_ena_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            SCL
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.178ns  (logic 4.106ns (50.207%)  route 4.072ns (49.793%))
  Logic Levels:           2  (LUT2=1 OBUFT=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.448    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.544 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=212, routed)         1.605     5.149    I2C_Test_i/I2Cmod_0/U0/sysclk
    SLICE_X5Y76          FDCE                                         r  I2C_Test_i/I2Cmod_0/U0/scl_ena_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y76          FDCE (Prop_fdce_C_Q)         0.456     5.605 r  I2C_Test_i/I2Cmod_0/U0/scl_ena_reg/Q
                         net (fo=2, routed)           0.680     6.284    I2C_Test_i/I2Cmod_0/U0/scl_ena_reg_n_0
    SLICE_X10Y76         LUT2 (Prop_lut2_I1_O)        0.124     6.408 f  I2C_Test_i/I2Cmod_0/U0/scl_t_INST_0/O
                         net (fo=1, routed)           3.392     9.800    SCL_iobuf/T
    K3                   OBUFT (TriStatE_obuft_T_O)
                                                      3.526    13.326 r  SCL_iobuf/OBUFT/O
                         net (fo=1, unset)            0.000    13.326    SCL
    K3                                                                r  SCL (INOUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 I2C_Test_i/Switchmod_0/U0/o_signal_reg_lopt_replica/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            led1
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.272ns  (logic 3.964ns (54.513%)  route 3.308ns (45.487%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.448    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.544 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=212, routed)         1.609     5.153    I2C_Test_i/Switchmod_0/U0/sysclk
    SLICE_X0Y77          FDRE                                         r  I2C_Test_i/Switchmod_0/U0/o_signal_reg_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y77          FDRE (Prop_fdre_C_Q)         0.456     5.609 r  I2C_Test_i/Switchmod_0/U0/o_signal_reg_lopt_replica/Q
                         net (fo=1, routed)           3.308     8.916    lopt
    A17                  OBUF (Prop_obuf_I_O)         3.508    12.424 r  led1_OBUF_inst/O
                         net (fo=0)                   0.000    12.424    led1
    A17                                                               r  led1 (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 I2C_Test_i/Read_Sensorsmod_0/U0/led2_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            led2
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.076ns  (logic 4.010ns (56.671%)  route 3.066ns (43.329%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.448    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.544 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=212, routed)         1.608     5.152    I2C_Test_i/Read_Sensorsmod_0/U0/sysclk
    SLICE_X2Y73          FDCE                                         r  I2C_Test_i/Read_Sensorsmod_0/U0/led2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y73          FDCE (Prop_fdce_C_Q)         0.518     5.670 r  I2C_Test_i/Read_Sensorsmod_0/U0/led2_reg/Q
                         net (fo=2, routed)           3.066     8.736    led2_OBUF
    C16                  OBUF (Prop_obuf_I_O)         3.492    12.228 r  led2_OBUF_inst/O
                         net (fo=0)                   0.000    12.228    led2
    C16                                                               r  led2 (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 I2C_Test_i/UART_TXmod_0/U0/o_TX_Serial_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            uart_rxd_out
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.650ns  (logic 3.981ns (59.864%)  route 2.669ns (40.136%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.448    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.544 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=212, routed)         1.612     5.156    I2C_Test_i/UART_TXmod_0/U0/sysclk
    SLICE_X5Y68          FDRE                                         r  I2C_Test_i/UART_TXmod_0/U0/o_TX_Serial_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y68          FDRE (Prop_fdre_C_Q)         0.456     5.612 r  I2C_Test_i/UART_TXmod_0/U0/o_TX_Serial_reg/Q
                         net (fo=2, routed)           2.669     8.280    uart_rxd_out_OBUF
    J18                  OBUF (Prop_obuf_I_O)         3.525    11.805 r  uart_rxd_out_OBUF_inst/O
                         net (fo=0)                   0.000    11.805    uart_rxd_out
    J18                                                               r  uart_rxd_out (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 I2C_Test_i/UART_TXmod_0/U0/o_TX_Serial_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            uart_rxd_out
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.100ns  (logic 1.367ns (65.092%)  route 0.733ns (34.908%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.878    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.904 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=212, routed)         0.584     1.488    I2C_Test_i/UART_TXmod_0/U0/sysclk
    SLICE_X5Y68          FDRE                                         r  I2C_Test_i/UART_TXmod_0/U0/o_TX_Serial_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y68          FDRE (Prop_fdre_C_Q)         0.141     1.629 r  I2C_Test_i/UART_TXmod_0/U0/o_TX_Serial_reg/Q
                         net (fo=2, routed)           0.733     2.362    uart_rxd_out_OBUF
    J18                  OBUF (Prop_obuf_I_O)         1.226     3.587 r  uart_rxd_out_OBUF_inst/O
                         net (fo=0)                   0.000     3.587    uart_rxd_out
    J18                                                               r  uart_rxd_out (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 I2C_Test_i/Read_Sensorsmod_0/U0/led2_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            led2
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.254ns  (logic 1.357ns (60.236%)  route 0.896ns (39.764%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.878    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.904 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=212, routed)         0.581     1.485    I2C_Test_i/Read_Sensorsmod_0/U0/sysclk
    SLICE_X2Y73          FDCE                                         r  I2C_Test_i/Read_Sensorsmod_0/U0/led2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y73          FDCE (Prop_fdce_C_Q)         0.164     1.649 r  I2C_Test_i/Read_Sensorsmod_0/U0/led2_reg/Q
                         net (fo=2, routed)           0.896     2.545    led2_OBUF
    C16                  OBUF (Prop_obuf_I_O)         1.193     3.738 r  led2_OBUF_inst/O
                         net (fo=0)                   0.000     3.738    led2
    C16                                                               r  led2 (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 I2C_Test_i/Switchmod_0/U0/o_signal_reg_lopt_replica/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            led1
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.395ns  (logic 1.350ns (56.377%)  route 1.045ns (43.623%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.878    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.904 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=212, routed)         0.583     1.487    I2C_Test_i/Switchmod_0/U0/sysclk
    SLICE_X0Y77          FDRE                                         r  I2C_Test_i/Switchmod_0/U0/o_signal_reg_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y77          FDRE (Prop_fdre_C_Q)         0.141     1.628 r  I2C_Test_i/Switchmod_0/U0/o_signal_reg_lopt_replica/Q
                         net (fo=1, routed)           1.045     2.672    lopt
    A17                  OBUF (Prop_obuf_I_O)         1.209     3.881 r  led1_OBUF_inst/O
                         net (fo=0)                   0.000     3.881    led1
    A17                                                               r  led1 (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 I2C_Test_i/I2Cmod_0/U0/sda_int_reg/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            SDA
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.509ns  (logic 1.010ns (40.255%)  route 1.499ns (59.745%))
  Logic Levels:           2  (LUT4=1 OBUFT=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.878    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.904 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=212, routed)         0.578     1.482    I2C_Test_i/I2Cmod_0/U0/sysclk
    SLICE_X5Y75          FDPE                                         r  I2C_Test_i/I2Cmod_0/U0/sda_int_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y75          FDPE (Prop_fdpe_C_Q)         0.141     1.623 r  I2C_Test_i/I2Cmod_0/U0/sda_int_reg/Q
                         net (fo=2, routed)           0.204     1.827    I2C_Test_i/I2Cmod_0/U0/sda_int_reg_n_0
    SLICE_X4Y76          LUT4 (Prop_lut4_I0_O)        0.045     1.872 r  I2C_Test_i/I2Cmod_0/U0/sda_t_INST_0/O
                         net (fo=1, routed)           1.295     3.167    SDA_iobuf/T
    A16                  OBUFT (TriStatD_obuft_T_O)
                                                      0.824     3.991 r  SDA_iobuf/OBUFT/O
                         net (fo=1, unset)            0.000     3.991    SDA
    A16                                                               r  SDA (INOUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 I2C_Test_i/I2Cmod_0/U0/scl_clk_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            SCL
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.617ns  (logic 1.033ns (39.469%)  route 1.584ns (60.531%))
  Logic Levels:           2  (LUT2=1 OBUFT=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.878    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.904 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=212, routed)         0.552     1.456    I2C_Test_i/I2Cmod_0/U0/sysclk
    SLICE_X10Y76         FDRE                                         r  I2C_Test_i/I2Cmod_0/U0/scl_clk_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y76         FDRE (Prop_fdre_C_Q)         0.164     1.620 r  I2C_Test_i/I2Cmod_0/U0/scl_clk_reg/Q
                         net (fo=2, routed)           0.174     1.794    I2C_Test_i/I2Cmod_0/U0/scl_clk
    SLICE_X10Y76         LUT2 (Prop_lut2_I0_O)        0.045     1.839 r  I2C_Test_i/I2Cmod_0/U0/scl_t_INST_0/O
                         net (fo=1, routed)           1.410     3.249    SCL_iobuf/T
    K3                   OBUFT (TriStatD_obuft_T_O)
                                                      0.824     4.073 r  SCL_iobuf/OBUFT/O
                         net (fo=1, unset)            0.000     4.073    SCL
    K3                                                                r  SCL (INOUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  sys_clk_pin

Max Delay            13 Endpoints
Min Delay            13 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 SDA
                            (input port)
  Destination:            I2C_Test_i/I2Cmod_0/U0/data_rx_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.168ns  (logic 1.581ns (30.591%)  route 3.587ns (69.409%))
  Logic Levels:           2  (IBUF=1 LUT5=1)
  Clock Path Skew:        4.787ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.787ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A16                                               0.000     0.000 r  SDA (INOUT)
                         net (fo=1, unset)            0.000     0.000    SDA_iobuf/IO
    A16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  SDA_iobuf/IBUF/O
                         net (fo=8, routed)           3.587     5.044    I2C_Test_i/I2Cmod_0/U0/sda_i
    SLICE_X8Y74          LUT5 (Prop_lut5_I0_O)        0.124     5.168 r  I2C_Test_i/I2Cmod_0/U0/data_rx[7]_i_1/O
                         net (fo=1, routed)           0.000     5.168    I2C_Test_i/I2Cmod_0/U0/data_rx[7]_i_1_n_0
    SLICE_X8Y74          FDRE                                         r  I2C_Test_i/I2Cmod_0/U0/data_rx_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         1.406     1.406 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.274    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.365 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=212, routed)         1.423     4.787    I2C_Test_i/I2Cmod_0/U0/sysclk
    SLICE_X8Y74          FDRE                                         r  I2C_Test_i/I2Cmod_0/U0/data_rx_reg[7]/C

Slack:                    inf
  Source:                 SDA
                            (input port)
  Destination:            I2C_Test_i/I2Cmod_0/U0/data_rx_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.149ns  (logic 1.581ns (30.704%)  route 3.568ns (69.296%))
  Logic Levels:           2  (IBUF=1 LUT5=1)
  Clock Path Skew:        4.787ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.787ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A16                                               0.000     0.000 r  SDA (INOUT)
                         net (fo=1, unset)            0.000     0.000    SDA_iobuf/IO
    A16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  SDA_iobuf/IBUF/O
                         net (fo=8, routed)           3.568     5.025    I2C_Test_i/I2Cmod_0/U0/sda_i
    SLICE_X8Y74          LUT5 (Prop_lut5_I0_O)        0.124     5.149 r  I2C_Test_i/I2Cmod_0/U0/data_rx[3]_i_1/O
                         net (fo=1, routed)           0.000     5.149    I2C_Test_i/I2Cmod_0/U0/data_rx[3]_i_1_n_0
    SLICE_X8Y74          FDRE                                         r  I2C_Test_i/I2Cmod_0/U0/data_rx_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         1.406     1.406 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.274    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.365 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=212, routed)         1.423     4.787    I2C_Test_i/I2Cmod_0/U0/sysclk
    SLICE_X8Y74          FDRE                                         r  I2C_Test_i/I2Cmod_0/U0/data_rx_reg[3]/C

Slack:                    inf
  Source:                 SDA
                            (input port)
  Destination:            I2C_Test_i/I2Cmod_0/U0/data_rx_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.132ns  (logic 1.581ns (30.803%)  route 3.552ns (69.197%))
  Logic Levels:           2  (IBUF=1 LUT5=1)
  Clock Path Skew:        4.787ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.787ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A16                                               0.000     0.000 r  SDA (INOUT)
                         net (fo=1, unset)            0.000     0.000    SDA_iobuf/IO
    A16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  SDA_iobuf/IBUF/O
                         net (fo=8, routed)           3.552     5.008    I2C_Test_i/I2Cmod_0/U0/sda_i
    SLICE_X8Y75          LUT5 (Prop_lut5_I0_O)        0.124     5.132 r  I2C_Test_i/I2Cmod_0/U0/data_rx[5]_i_1/O
                         net (fo=1, routed)           0.000     5.132    I2C_Test_i/I2Cmod_0/U0/data_rx[5]_i_1_n_0
    SLICE_X8Y75          FDRE                                         r  I2C_Test_i/I2Cmod_0/U0/data_rx_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         1.406     1.406 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.274    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.365 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=212, routed)         1.423     4.787    I2C_Test_i/I2Cmod_0/U0/sysclk
    SLICE_X8Y75          FDRE                                         r  I2C_Test_i/I2Cmod_0/U0/data_rx_reg[5]/C

Slack:                    inf
  Source:                 SDA
                            (input port)
  Destination:            I2C_Test_i/I2Cmod_0/U0/data_rx_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.971ns  (logic 1.581ns (31.803%)  route 3.390ns (68.197%))
  Logic Levels:           2  (IBUF=1 LUT5=1)
  Clock Path Skew:        4.787ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.787ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A16                                               0.000     0.000 r  SDA (INOUT)
                         net (fo=1, unset)            0.000     0.000    SDA_iobuf/IO
    A16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  SDA_iobuf/IBUF/O
                         net (fo=8, routed)           3.390     4.847    I2C_Test_i/I2Cmod_0/U0/sda_i
    SLICE_X8Y75          LUT5 (Prop_lut5_I0_O)        0.124     4.971 r  I2C_Test_i/I2Cmod_0/U0/data_rx[0]_i_1/O
                         net (fo=1, routed)           0.000     4.971    I2C_Test_i/I2Cmod_0/U0/data_rx[0]_i_1_n_0
    SLICE_X8Y75          FDRE                                         r  I2C_Test_i/I2Cmod_0/U0/data_rx_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         1.406     1.406 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.274    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.365 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=212, routed)         1.423     4.787    I2C_Test_i/I2Cmod_0/U0/sysclk
    SLICE_X8Y75          FDRE                                         r  I2C_Test_i/I2Cmod_0/U0/data_rx_reg[0]/C

Slack:                    inf
  Source:                 SDA
                            (input port)
  Destination:            I2C_Test_i/I2Cmod_0/U0/data_rx_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.842ns  (logic 1.581ns (32.649%)  route 3.261ns (67.351%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        4.854ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.854ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A16                                               0.000     0.000 r  SDA (INOUT)
                         net (fo=1, unset)            0.000     0.000    SDA_iobuf/IO
    A16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  SDA_iobuf/IBUF/O
                         net (fo=8, routed)           3.261     4.718    I2C_Test_i/I2Cmod_0/U0/sda_i
    SLICE_X7Y74          LUT6 (Prop_lut6_I0_O)        0.124     4.842 r  I2C_Test_i/I2Cmod_0/U0/data_rx[4]_i_1/O
                         net (fo=1, routed)           0.000     4.842    I2C_Test_i/I2Cmod_0/U0/data_rx[4]_i_1_n_0
    SLICE_X7Y74          FDRE                                         r  I2C_Test_i/I2Cmod_0/U0/data_rx_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         1.406     1.406 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.274    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.365 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=212, routed)         1.490     4.854    I2C_Test_i/I2Cmod_0/U0/sysclk
    SLICE_X7Y74          FDRE                                         r  I2C_Test_i/I2Cmod_0/U0/data_rx_reg[4]/C

Slack:                    inf
  Source:                 SDA
                            (input port)
  Destination:            I2C_Test_i/I2Cmod_0/U0/data_rx_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.765ns  (logic 1.581ns (33.178%)  route 3.184ns (66.822%))
  Logic Levels:           2  (IBUF=1 LUT5=1)
  Clock Path Skew:        4.787ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.787ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A16                                               0.000     0.000 r  SDA (INOUT)
                         net (fo=1, unset)            0.000     0.000    SDA_iobuf/IO
    A16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  SDA_iobuf/IBUF/O
                         net (fo=8, routed)           3.184     4.641    I2C_Test_i/I2Cmod_0/U0/sda_i
    SLICE_X8Y74          LUT5 (Prop_lut5_I0_O)        0.124     4.765 r  I2C_Test_i/I2Cmod_0/U0/data_rx[2]_i_1/O
                         net (fo=1, routed)           0.000     4.765    I2C_Test_i/I2Cmod_0/U0/data_rx[2]_i_1_n_0
    SLICE_X8Y74          FDRE                                         r  I2C_Test_i/I2Cmod_0/U0/data_rx_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         1.406     1.406 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.274    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.365 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=212, routed)         1.423     4.787    I2C_Test_i/I2Cmod_0/U0/sysclk
    SLICE_X8Y74          FDRE                                         r  I2C_Test_i/I2Cmod_0/U0/data_rx_reg[2]/C

Slack:                    inf
  Source:                 SDA
                            (input port)
  Destination:            I2C_Test_i/I2Cmod_0/U0/data_rx_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.754ns  (logic 1.581ns (33.255%)  route 3.173ns (66.745%))
  Logic Levels:           2  (IBUF=1 LUT5=1)
  Clock Path Skew:        4.787ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.787ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A16                                               0.000     0.000 r  SDA (INOUT)
                         net (fo=1, unset)            0.000     0.000    SDA_iobuf/IO
    A16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  SDA_iobuf/IBUF/O
                         net (fo=8, routed)           3.173     4.630    I2C_Test_i/I2Cmod_0/U0/sda_i
    SLICE_X8Y74          LUT5 (Prop_lut5_I0_O)        0.124     4.754 r  I2C_Test_i/I2Cmod_0/U0/data_rx[1]_i_1/O
                         net (fo=1, routed)           0.000     4.754    I2C_Test_i/I2Cmod_0/U0/data_rx[1]_i_1_n_0
    SLICE_X8Y74          FDRE                                         r  I2C_Test_i/I2Cmod_0/U0/data_rx_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         1.406     1.406 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.274    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.365 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=212, routed)         1.423     4.787    I2C_Test_i/I2Cmod_0/U0/sysclk
    SLICE_X8Y74          FDRE                                         r  I2C_Test_i/I2Cmod_0/U0/data_rx_reg[1]/C

Slack:                    inf
  Source:                 btn0
                            (input port)
  Destination:            I2C_Test_i/Switchmod_0/U0/o_signal_reg_lopt_replica/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.698ns  (logic 1.613ns (34.335%)  route 3.085ns (65.665%))
  Logic Levels:           2  (IBUF=1 LUT3=1)
  Clock Path Skew:        4.859ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.859ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A18                                               0.000     0.000 r  btn0 (IN)
                         net (fo=0)                   0.000     0.000    btn0
    A18                  IBUF (Prop_ibuf_I_O)         1.463     1.463 r  btn0_IBUF_inst/O
                         net (fo=3, routed)           2.510     3.973    I2C_Test_i/Switchmod_0/U0/i_signal
    SLICE_X0Y77          LUT3 (Prop_lut3_I1_O)        0.150     4.123 r  I2C_Test_i/Switchmod_0/U0/o_signal_i_1/O
                         net (fo=2, routed)           0.575     4.698    I2C_Test_i/Switchmod_0/U0/o_signal_i_1_n_0
    SLICE_X0Y77          FDRE                                         r  I2C_Test_i/Switchmod_0/U0/o_signal_reg_lopt_replica/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         1.406     1.406 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.274    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.365 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=212, routed)         1.495     4.859    I2C_Test_i/Switchmod_0/U0/sysclk
    SLICE_X0Y77          FDRE                                         r  I2C_Test_i/Switchmod_0/U0/o_signal_reg_lopt_replica/C

Slack:                    inf
  Source:                 SDA
                            (input port)
  Destination:            I2C_Test_i/I2Cmod_0/U0/data_rx_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.568ns  (logic 1.581ns (34.609%)  route 2.987ns (65.391%))
  Logic Levels:           2  (IBUF=1 LUT5=1)
  Clock Path Skew:        4.787ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.787ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A16                                               0.000     0.000 r  SDA (INOUT)
                         net (fo=1, unset)            0.000     0.000    SDA_iobuf/IO
    A16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  SDA_iobuf/IBUF/O
                         net (fo=8, routed)           2.987     4.444    I2C_Test_i/I2Cmod_0/U0/sda_i
    SLICE_X8Y75          LUT5 (Prop_lut5_I0_O)        0.124     4.568 r  I2C_Test_i/I2Cmod_0/U0/data_rx[6]_i_1/O
                         net (fo=1, routed)           0.000     4.568    I2C_Test_i/I2Cmod_0/U0/data_rx[6]_i_1_n_0
    SLICE_X8Y75          FDRE                                         r  I2C_Test_i/I2Cmod_0/U0/data_rx_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         1.406     1.406 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.274    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.365 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=212, routed)         1.423     4.787    I2C_Test_i/I2Cmod_0/U0/sysclk
    SLICE_X8Y75          FDRE                                         r  I2C_Test_i/I2Cmod_0/U0/data_rx_reg[6]/C

Slack:                    inf
  Source:                 btn0
                            (input port)
  Destination:            I2C_Test_i/Switchmod_0/U0/o_signal_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.506ns  (logic 1.613ns (35.800%)  route 2.893ns (64.200%))
  Logic Levels:           2  (IBUF=1 LUT3=1)
  Clock Path Skew:        4.859ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.859ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A18                                               0.000     0.000 r  btn0 (IN)
                         net (fo=0)                   0.000     0.000    btn0
    A18                  IBUF (Prop_ibuf_I_O)         1.463     1.463 r  btn0_IBUF_inst/O
                         net (fo=3, routed)           2.510     3.973    I2C_Test_i/Switchmod_0/U0/i_signal
    SLICE_X0Y77          LUT3 (Prop_lut3_I1_O)        0.150     4.123 r  I2C_Test_i/Switchmod_0/U0/o_signal_i_1/O
                         net (fo=2, routed)           0.382     4.506    I2C_Test_i/Switchmod_0/U0/o_signal_i_1_n_0
    SLICE_X0Y77          FDRE                                         r  I2C_Test_i/Switchmod_0/U0/o_signal_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         1.406     1.406 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.274    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.365 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=212, routed)         1.495     4.859    I2C_Test_i/Switchmod_0/U0/sysclk
    SLICE_X0Y77          FDRE                                         r  I2C_Test_i/Switchmod_0/U0/o_signal_reg/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 btn0
                            (input port)
  Destination:            I2C_Test_i/Switchmod_0/U0/i_signal_prev_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.145ns  (logic 0.231ns (20.172%)  route 0.914ns (79.828%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.000ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A18                                               0.000     0.000 r  btn0 (IN)
                         net (fo=0)                   0.000     0.000    btn0
    A18                  IBUF (Prop_ibuf_I_O)         0.231     0.231 r  btn0_IBUF_inst/O
                         net (fo=3, routed)           0.914     1.145    I2C_Test_i/Switchmod_0/U0/i_signal
    SLICE_X0Y77          FDRE                                         r  I2C_Test_i/Switchmod_0/U0/i_signal_prev_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.120    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.149 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=212, routed)         0.850     2.000    I2C_Test_i/Switchmod_0/U0/sysclk
    SLICE_X0Y77          FDRE                                         r  I2C_Test_i/Switchmod_0/U0/i_signal_prev_reg/C

Slack:                    inf
  Source:                 btn0
                            (input port)
  Destination:            I2C_Test_i/Switchmod_0/U0/State_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.280ns  (logic 0.276ns (21.558%)  route 1.004ns (78.442%))
  Logic Levels:           2  (IBUF=1 LUT3=1)
  Clock Path Skew:        2.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.000ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A18                                               0.000     0.000 r  btn0 (IN)
                         net (fo=0)                   0.000     0.000    btn0
    A18                  IBUF (Prop_ibuf_I_O)         0.231     0.231 r  btn0_IBUF_inst/O
                         net (fo=3, routed)           1.004     1.235    I2C_Test_i/Switchmod_0/U0/i_signal
    SLICE_X0Y77          LUT3 (Prop_lut3_I0_O)        0.045     1.280 r  I2C_Test_i/Switchmod_0/U0/State_i_1/O
                         net (fo=1, routed)           0.000     1.280    I2C_Test_i/Switchmod_0/U0/State_i_1_n_0
    SLICE_X0Y77          FDRE                                         r  I2C_Test_i/Switchmod_0/U0/State_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.120    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.149 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=212, routed)         0.850     2.000    I2C_Test_i/Switchmod_0/U0/sysclk
    SLICE_X0Y77          FDRE                                         r  I2C_Test_i/Switchmod_0/U0/State_reg/C

Slack:                    inf
  Source:                 btn0
                            (input port)
  Destination:            I2C_Test_i/Switchmod_0/U0/o_signal_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.401ns  (logic 0.277ns (19.776%)  route 1.124ns (80.224%))
  Logic Levels:           2  (IBUF=1 LUT3=1)
  Clock Path Skew:        2.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.000ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A18                                               0.000     0.000 r  btn0 (IN)
                         net (fo=0)                   0.000     0.000    btn0
    A18                  IBUF (Prop_ibuf_I_O)         0.231     0.231 r  btn0_IBUF_inst/O
                         net (fo=3, routed)           1.004     1.235    I2C_Test_i/Switchmod_0/U0/i_signal
    SLICE_X0Y77          LUT3 (Prop_lut3_I1_O)        0.046     1.281 r  I2C_Test_i/Switchmod_0/U0/o_signal_i_1/O
                         net (fo=2, routed)           0.119     1.401    I2C_Test_i/Switchmod_0/U0/o_signal_i_1_n_0
    SLICE_X0Y77          FDRE                                         r  I2C_Test_i/Switchmod_0/U0/o_signal_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.120    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.149 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=212, routed)         0.850     2.000    I2C_Test_i/Switchmod_0/U0/sysclk
    SLICE_X0Y77          FDRE                                         r  I2C_Test_i/Switchmod_0/U0/o_signal_reg/C

Slack:                    inf
  Source:                 SCL
                            (input port)
  Destination:            I2C_Test_i/I2Cmod_0/U0/stretch_reg/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.405ns  (logic 0.269ns (19.119%)  route 1.137ns (80.881%))
  Logic Levels:           2  (IBUF=1 LUT3=1)
  Clock Path Skew:        1.967ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.967ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    K3                                                0.000     0.000 f  SCL (INOUT)
                         net (fo=1, unset)            0.000     0.000    SCL_iobuf/IO
    K3                   IBUF (Prop_ibuf_I_O)         0.224     0.224 f  SCL_iobuf/IBUF/O
                         net (fo=1, routed)           1.137     1.360    I2C_Test_i/I2Cmod_0/U0/scl_i
    SLICE_X11Y75         LUT3 (Prop_lut3_I0_O)        0.045     1.405 r  I2C_Test_i/I2Cmod_0/U0/stretch_i_1/O
                         net (fo=1, routed)           0.000     1.405    I2C_Test_i/I2Cmod_0/U0/stretch_i_1_n_0
    SLICE_X11Y75         FDCE                                         r  I2C_Test_i/I2Cmod_0/U0/stretch_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.120    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.149 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=212, routed)         0.817     1.967    I2C_Test_i/I2Cmod_0/U0/sysclk
    SLICE_X11Y75         FDCE                                         r  I2C_Test_i/I2Cmod_0/U0/stretch_reg/C

Slack:                    inf
  Source:                 btn0
                            (input port)
  Destination:            I2C_Test_i/Switchmod_0/U0/o_signal_reg_lopt_replica/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.464ns  (logic 0.277ns (18.922%)  route 1.187ns (81.078%))
  Logic Levels:           2  (IBUF=1 LUT3=1)
  Clock Path Skew:        2.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.000ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A18                                               0.000     0.000 r  btn0 (IN)
                         net (fo=0)                   0.000     0.000    btn0
    A18                  IBUF (Prop_ibuf_I_O)         0.231     0.231 r  btn0_IBUF_inst/O
                         net (fo=3, routed)           1.004     1.235    I2C_Test_i/Switchmod_0/U0/i_signal
    SLICE_X0Y77          LUT3 (Prop_lut3_I1_O)        0.046     1.281 r  I2C_Test_i/Switchmod_0/U0/o_signal_i_1/O
                         net (fo=2, routed)           0.183     1.464    I2C_Test_i/Switchmod_0/U0/o_signal_i_1_n_0
    SLICE_X0Y77          FDRE                                         r  I2C_Test_i/Switchmod_0/U0/o_signal_reg_lopt_replica/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.120    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.149 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=212, routed)         0.850     2.000    I2C_Test_i/Switchmod_0/U0/sysclk
    SLICE_X0Y77          FDRE                                         r  I2C_Test_i/Switchmod_0/U0/o_signal_reg_lopt_replica/C

Slack:                    inf
  Source:                 SDA
                            (input port)
  Destination:            I2C_Test_i/I2Cmod_0/U0/data_rx_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.570ns  (logic 0.270ns (17.197%)  route 1.300ns (82.803%))
  Logic Levels:           2  (IBUF=1 LUT5=1)
  Clock Path Skew:        1.967ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.967ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A16                                               0.000     0.000 r  SDA (INOUT)
                         net (fo=1, unset)            0.000     0.000    SDA_iobuf/IO
    A16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  SDA_iobuf/IBUF/O
                         net (fo=8, routed)           1.300     1.525    I2C_Test_i/I2Cmod_0/U0/sda_i
    SLICE_X8Y75          LUT5 (Prop_lut5_I0_O)        0.045     1.570 r  I2C_Test_i/I2Cmod_0/U0/data_rx[6]_i_1/O
                         net (fo=1, routed)           0.000     1.570    I2C_Test_i/I2Cmod_0/U0/data_rx[6]_i_1_n_0
    SLICE_X8Y75          FDRE                                         r  I2C_Test_i/I2Cmod_0/U0/data_rx_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.120    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.149 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=212, routed)         0.817     1.967    I2C_Test_i/I2Cmod_0/U0/sysclk
    SLICE_X8Y75          FDRE                                         r  I2C_Test_i/I2Cmod_0/U0/data_rx_reg[6]/C

Slack:                    inf
  Source:                 SDA
                            (input port)
  Destination:            I2C_Test_i/I2Cmod_0/U0/data_rx_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.605ns  (logic 0.270ns (16.819%)  route 1.335ns (83.181%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        1.995ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.995ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A16                                               0.000     0.000 r  SDA (INOUT)
                         net (fo=1, unset)            0.000     0.000    SDA_iobuf/IO
    A16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  SDA_iobuf/IBUF/O
                         net (fo=8, routed)           1.335     1.560    I2C_Test_i/I2Cmod_0/U0/sda_i
    SLICE_X7Y74          LUT6 (Prop_lut6_I0_O)        0.045     1.605 r  I2C_Test_i/I2Cmod_0/U0/data_rx[4]_i_1/O
                         net (fo=1, routed)           0.000     1.605    I2C_Test_i/I2Cmod_0/U0/data_rx[4]_i_1_n_0
    SLICE_X7Y74          FDRE                                         r  I2C_Test_i/I2Cmod_0/U0/data_rx_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.120    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.149 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=212, routed)         0.845     1.995    I2C_Test_i/I2Cmod_0/U0/sysclk
    SLICE_X7Y74          FDRE                                         r  I2C_Test_i/I2Cmod_0/U0/data_rx_reg[4]/C

Slack:                    inf
  Source:                 SDA
                            (input port)
  Destination:            I2C_Test_i/I2Cmod_0/U0/data_rx_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.673ns  (logic 0.270ns (16.138%)  route 1.403ns (83.862%))
  Logic Levels:           2  (IBUF=1 LUT5=1)
  Clock Path Skew:        1.967ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.967ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A16                                               0.000     0.000 r  SDA (INOUT)
                         net (fo=1, unset)            0.000     0.000    SDA_iobuf/IO
    A16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  SDA_iobuf/IBUF/O
                         net (fo=8, routed)           1.403     1.628    I2C_Test_i/I2Cmod_0/U0/sda_i
    SLICE_X8Y75          LUT5 (Prop_lut5_I0_O)        0.045     1.673 r  I2C_Test_i/I2Cmod_0/U0/data_rx[0]_i_1/O
                         net (fo=1, routed)           0.000     1.673    I2C_Test_i/I2Cmod_0/U0/data_rx[0]_i_1_n_0
    SLICE_X8Y75          FDRE                                         r  I2C_Test_i/I2Cmod_0/U0/data_rx_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.120    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.149 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=212, routed)         0.817     1.967    I2C_Test_i/I2Cmod_0/U0/sysclk
    SLICE_X8Y75          FDRE                                         r  I2C_Test_i/I2Cmod_0/U0/data_rx_reg[0]/C

Slack:                    inf
  Source:                 SDA
                            (input port)
  Destination:            I2C_Test_i/I2Cmod_0/U0/data_rx_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.676ns  (logic 0.270ns (16.109%)  route 1.406ns (83.891%))
  Logic Levels:           2  (IBUF=1 LUT5=1)
  Clock Path Skew:        1.967ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.967ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A16                                               0.000     0.000 r  SDA (INOUT)
                         net (fo=1, unset)            0.000     0.000    SDA_iobuf/IO
    A16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  SDA_iobuf/IBUF/O
                         net (fo=8, routed)           1.406     1.631    I2C_Test_i/I2Cmod_0/U0/sda_i
    SLICE_X8Y74          LUT5 (Prop_lut5_I0_O)        0.045     1.676 r  I2C_Test_i/I2Cmod_0/U0/data_rx[1]_i_1/O
                         net (fo=1, routed)           0.000     1.676    I2C_Test_i/I2Cmod_0/U0/data_rx[1]_i_1_n_0
    SLICE_X8Y74          FDRE                                         r  I2C_Test_i/I2Cmod_0/U0/data_rx_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.120    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.149 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=212, routed)         0.817     1.967    I2C_Test_i/I2Cmod_0/U0/sysclk
    SLICE_X8Y74          FDRE                                         r  I2C_Test_i/I2Cmod_0/U0/data_rx_reg[1]/C

Slack:                    inf
  Source:                 SDA
                            (input port)
  Destination:            I2C_Test_i/I2Cmod_0/U0/data_rx_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.680ns  (logic 0.270ns (16.071%)  route 1.410ns (83.929%))
  Logic Levels:           2  (IBUF=1 LUT5=1)
  Clock Path Skew:        1.967ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.967ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A16                                               0.000     0.000 r  SDA (INOUT)
                         net (fo=1, unset)            0.000     0.000    SDA_iobuf/IO
    A16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  SDA_iobuf/IBUF/O
                         net (fo=8, routed)           1.410     1.635    I2C_Test_i/I2Cmod_0/U0/sda_i
    SLICE_X8Y74          LUT5 (Prop_lut5_I0_O)        0.045     1.680 r  I2C_Test_i/I2Cmod_0/U0/data_rx[2]_i_1/O
                         net (fo=1, routed)           0.000     1.680    I2C_Test_i/I2Cmod_0/U0/data_rx[2]_i_1_n_0
    SLICE_X8Y74          FDRE                                         r  I2C_Test_i/I2Cmod_0/U0/data_rx_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.120    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.149 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=212, routed)         0.817     1.967    I2C_Test_i/I2Cmod_0/U0/sysclk
    SLICE_X8Y74          FDRE                                         r  I2C_Test_i/I2Cmod_0/U0/data_rx_reg[2]/C





