Global frequency set at 1000000000000 ticks per second
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (8192 Mbytes) does not match the address range assigned (256 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (8192 Mbytes) does not match the address range assigned (2048 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (8192 Mbytes) does not match the address range assigned (256 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (8192 Mbytes) does not match the address range assigned (2048 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (8192 Mbytes) does not match the address range assigned (256 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (8192 Mbytes) does not match the address range assigned (2048 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (8192 Mbytes) does not match the address range assigned (256 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (8192 Mbytes) does not match the address range assigned (2048 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (8192 Mbytes) does not match the address range assigned (256 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (8192 Mbytes) does not match the address range assigned (2048 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (8192 Mbytes) does not match the address range assigned (256 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (8192 Mbytes) does not match the address range assigned (2048 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (8192 Mbytes) does not match the address range assigned (256 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (8192 Mbytes) does not match the address range assigned (2048 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (8192 Mbytes) does not match the address range assigned (256 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (8192 Mbytes) does not match the address range assigned (2048 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (8192 Mbytes) does not match the address range assigned (256 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (8192 Mbytes) does not match the address range assigned (2048 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (8192 Mbytes) does not match the address range assigned (256 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (8192 Mbytes) does not match the address range assigned (2048 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (8192 Mbytes) does not match the address range assigned (256 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (8192 Mbytes) does not match the address range assigned (2048 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (8192 Mbytes) does not match the address range assigned (256 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (8192 Mbytes) does not match the address range assigned (2048 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (8192 Mbytes) does not match the address range assigned (256 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (8192 Mbytes) does not match the address range assigned (2048 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (8192 Mbytes) does not match the address range assigned (256 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (8192 Mbytes) does not match the address range assigned (2048 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (8192 Mbytes) does not match the address range assigned (256 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (8192 Mbytes) does not match the address range assigned (2048 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (8192 Mbytes) does not match the address range assigned (256 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (8192 Mbytes) does not match the address range assigned (2048 Mbytes)
build/X86/sim/kernel_workload.cc:46: info: kernel located at: parsec_disk_image/vmlinux-4.4.186
build/X86/mem/physical.cc:94: warn: Not reserving swap space. May cause SIGSEGV on actual usage
build/X86/dev/serial/terminal.cc:170: warn: Sockets disabled, not accepting terminal connections
build/X86/base/statistics.hh:280: warn: One of the stats is a legacy stat. Legacy stat is a stat that does not belong to any statistics::Group. Legacy stat is deprecated.
build/X86/base/statistics.hh:280: warn: One of the stats is a legacy stat. Legacy stat is a stat that does not belong to any statistics::Group. Legacy stat is deprecated.
build/X86/base/statistics.hh:280: warn: One of the stats is a legacy stat. Legacy stat is a stat that does not belong to any statistics::Group. Legacy stat is deprecated.
build/X86/base/statistics.hh:280: warn: One of the stats is a legacy stat. Legacy stat is a stat that does not belong to any statistics::Group. Legacy stat is deprecated.
build/X86/mem/ruby/network/garnet/GarnetNetwork.cc:124: info: Garnet version 3.0
build/X86/base/remote_gdb.cc:381: warn: Sockets disabled, not accepting gdb connections
build/X86/dev/intel_8254_timer.cc:128: warn: Reading current count from inactive timer.
build/X86/sim/simulate.cc:194: info: Entering event queue @ 0.  Starting simulation...
gem5 Simulator System.  https://www.gem5.org
gem5 is copyrighted software; use the --copyright option for details.

gem5 version 22.0.0.2
gem5 compiled Mar 20 2023 15:13:00
gem5 started Mar 20 2023 15:53:25
gem5 executing on mnemosyne09.ecn.purdue.edu, pid 6730
command line: ./build/X86/gem5.fast -d ./parsec_results/parsec_noci_largemem_18GHz_500kB/100m/freqmine/mesh_noci/ configs/auto_top/auto_top_fs.py -I 100000000 --benchmark_parsec freqmine -r 1 --checkpoint-dir ./parsec_checkpoints/largemem/freqmine --router_map_file configs/topologies/paper_solutions/mesh_noci.map --flat_vn_map_file configs/topologies/vn_maps/mesh_noci_naive_hops.vn --flat_nr_map_file configs/topologies/nr_list/mesh_noci_naive.nrl --topology FS_NoCI_EscapeVirtualNetworks --noi_routers 64 --noc_clk 1.8GHz --sys-clock 1.8GHz --ruby-clock 1.8GHz --noi_clk 4GHz --num-cpus 64 --mem_or_coh mem --num-dirs 16 --num-l2caches 64 --l2_size 500kB --num_chiplets 4 --mem-size 32GB --caches --ruby --network garnet --kernel parsec_disk_image/vmlinux-4.4.186 --disk-image parsec_disk_image/x86-parsec --cpu-type X86O3CPU --restore-with-cpu X86O3CPU --routing-algorithm 2 --use_escape_vns --vcs-per-vnet 10 --evn_deadlock_partition 1 --evn_n_deadlock_free 1 --evn_min_n_deadlock_free 9

info: Standard input is not a terminal, disabling listeners.
l1_caches(64)=[<m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7fcdce003668>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7fcdce00c6d8>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7fcdce0146d8>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7fcdce01f6d8>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7fcdce0276d8>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7fcdcdfb16d8>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7fcdcdfb96d8>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7fcdcdfc36d8>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7fcdcdfcc6d8>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7fcdcdfd46d8>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7fcdcdfde6d8>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7fcdcdfe66d8>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7fcdcdf706d8>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7fcdcdf786d8>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7fcdcdf826d8>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7fcdcdf8a6d8>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7fcdcdf956d8>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7fcdcdf9d6d8>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7fcdcdfa66d8>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7fcdcdf2f6d8>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7fcdcdf376d8>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7fcdcdf416d8>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7fcdcdf4a6d8>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7fcdcdf546d8>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7fcdcdf5d6d8>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7fcdcdf666d8>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7fcdcdeef6d8>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7fcdcdef86d8>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7fcdcdf026d8>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7fcdcdf0b6d8>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7fcdcdf146d8>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7fcdcdf1c6d8>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7fcdcdf266d8>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7fcdcdeae6d8>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7fcdcdeb76d8>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7fcdcdec06d8>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7fcdcdeca6d8>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7fcdcded36d8>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7fcdcdedc6d8>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7fcdcdee56d8>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7fcdcde6f6d8>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7fcdcde786d8>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7fcdcde806d8>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7fcdcde896d8>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7fcdcde926d8>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7fcdcde9b6d8>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7fcdcdea46d8>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7fcdcde2d6d8>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7fcdcde366d8>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7fcdcde406d8>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7fcdcde496d8>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7fcdcde536d8>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7fcdcde5c6d8>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7fcdcde656d8>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7fcdcddee6d8>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7fcdcddf76d8>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7fcdcde006d8>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7fcdcde096d8>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7fcdcde126d8>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7fcdcde1a6d8>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7fcdcde246d8>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7fcdcde2c6d8>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7fcdcddb66d8>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7fcdcddbe6d8>]
l2_caches(64)=[<m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7fcdcddca3c8>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7fcdcddcae10>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7fcdcddd2898>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7fcdcddda320>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7fcdcdddad68>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7fcdcdde37f0>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7fcdcddec278>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7fcdcddeccc0>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7fcdcdd75748>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7fcdcdd7e1d0>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7fcdcdd7ec18>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7fcdcdd866a0>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7fcdcdd90128>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7fcdcdd90b70>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7fcdcdd985f8>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7fcdcdda2080>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7fcdcdda2ac8>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7fcdcddab550>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7fcdcddabf98>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7fcdcdd34a20>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7fcdcdd3c4a8>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7fcdcdd3cef0>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7fcdcdd45978>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7fcdcdd4f400>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7fcdcdd4fe48>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7fcdcdd588d0>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7fcdcdd60358>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7fcdcdd60da0>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7fcdcdd6a828>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7fcdcdcf32b0>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7fcdcdcf3cf8>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7fcdcdcfc780>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7fcdcdd05208>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7fcdcdd05c50>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7fcdcdd0e6d8>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7fcdcdd17160>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7fcdcdd17ba8>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7fcdcdd1f630>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7fcdcdd280b8>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7fcdcdd28b00>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7fcdcdcb2588>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7fcdcdcb2fd0>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7fcdcdcbca58>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7fcdcdcc54e0>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7fcdcdcc5f28>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7fcdcdcce9b0>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7fcdcdcd6438>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7fcdcdcd6e80>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7fcdcdcdf908>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7fcdcdce8390>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7fcdcdce8dd8>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7fcdcdc71860>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7fcdcdc792e8>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7fcdcdc79d30>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7fcdcdc837b8>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7fcdcdc8c240>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7fcdcdc8cc88>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7fcdcdc95710>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7fcdced4b0b8>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7fcdced4bb70>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7fcdcdca45f8>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7fcdcdc2e080>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7fcdcdc2eac8>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7fcdcdc37550>]
dirs(16)=[<m5.objects.Directory_Controller.Directory_Controller object at 0x7fcdcdc37e80>, <m5.objects.Directory_Controller.Directory_Controller object at 0x7fcdcdc3e0f0>, <m5.objects.Directory_Controller.Directory_Controller object at 0x7fcdcdc3e320>, <m5.objects.Directory_Controller.Directory_Controller object at 0x7fcdcdc3e550>, <m5.objects.Directory_Controller.Directory_Controller object at 0x7fcdcdc3e780>, <m5.objects.Directory_Controller.Directory_Controller object at 0x7fcdcdc3e9b0>, <m5.objects.Directory_Controller.Directory_Controller object at 0x7fcdcdc3ebe0>, <m5.objects.Directory_Controller.Directory_Controller object at 0x7fcdcdc3ee10>, <m5.objects.Directory_Controller.Directory_Controller object at 0x7fcdcdc4b080>, <m5.objects.Directory_Controller.Directory_Controller object at 0x7fcdcdc4b2b0>, <m5.objects.Directory_Controller.Directory_Controller object at 0x7fcdcdc4b4e0>, <m5.objects.Directory_Controller.Directory_Controller object at 0x7fcdcdc4b710>, <m5.objects.Directory_Controller.Directory_Controller object at 0x7fcdcdc4b940>, <m5.objects.Directory_Controller.Directory_Controller object at 0x7fcdcdc4bb70>, <m5.objects.Directory_Controller.Directory_Controller object at 0x7fcdcdc4bda0>, <m5.objects.Directory_Controller.Directory_Controller object at 0x7fcdcdc4bfd0>]
dmas(2)=[<m5.objects.DMA_Controller.DMA_Controller object at 0x7fcdcdbfdef0>, <m5.objects.DMA_Controller.DMA_Controller object at 0x7fcdcdc06550>]
others(0)=[]
ingesting configs/topologies/nr_list/mesh_noci_naive.nrl
ingesting configs/topologies/vn_maps/mesh_noci_naive_hops.vn
ingesting configs/topologies/paper_solutions/mesh_noci.map
Running the simulation
Beginning X86O3CPU simulation
Later, None simulation
**** REAL SIMULATION ****
warn: Physical memory size specified is 32GB which is greater than 3GB.  Twice the number of memory controllers would be created.
warn: system.workload.acpi_description_table_pointer.rsdt adopting orphan SimObject param 'entries'
warn: No dot file generated. Please install pydot to generate the dot file and pdf.
build/X86/sim/simulate.cc:194: info: Entering event queue @ 37198828285500.  Starting simulation...
build/X86/mem/ruby/system/Sequencer.cc:613: warn: Replacement policy updates recently became the responsibility of SLICC state machines. Make sure to setMRU() near callbacks in .sm files!
build/X86/dev/x86/pc.cc:117: warn: Don't know what interrupt to clear for console.
build/X86/arch/x86/generated/exec-ns.cc.inc:27: warn: instruction 'verw_Mw_or_Rv' unimplemented
build/X86/sim/power_state.cc:106: warn: PowerState: Already in the requested power state, request ignored
build/X86/arch/x86/generated/exec-ns.cc.inc:27: warn: instruction 'verw_Mw_or_Rv' unimplemented
Exiting @ tick 37248688895000 because a thread reached the max instruction count
