Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2025 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2025.1 (win64) Build 6140274 Thu May 22 00:12:29 MDT 2025
| Date         : Thu Aug 14 11:40:49 2025
| Host         : Keelan-Laptop running 64-bit major release  (build 9200)
| Command      : report_timing_summary -file C:/Users/Keelan-Reilly.Keelan-Laptop/Desktop/timing_summary.rpt
| Design       : fpga_top
| Device       : 7a200t-fbg676
| Speed File   : -2  PRODUCTION 1.23 2018-06-13
| Design State : Routed
---------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity  Description                    Violations  
---------  --------  -----------------------------  ----------  
TIMING-18  Warning   Missing input or output delay  11          

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (10)
6. checking no_output_delay (1)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (10)
-------------------------------
 There are 10 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (1)
-------------------------------
 There is 1 port with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      0.009        0.000                      0                  709        0.152        0.000                      0                  709        1.500        0.000                       0                   384  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock     Waveform(ns)         Period(ns)      Frequency(MHz)
-----     ------------         ----------      --------------
core_clk  {0.000 2.000}        4.000           250.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
core_clk            0.009        0.000                      0                  709        0.152        0.000                      0                  709        1.500        0.000                       0                   384  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  core_clk
  To Clock:  core_clk

Setup :            0  Failing Endpoints,  Worst Slack        0.009ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.152ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        1.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.009ns  (required time - arrival time)
  Source:                 u_pr/cnt_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by core_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            u_pr/cnt_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by core_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             core_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (core_clk rise@4.000ns - core_clk rise@0.000ns)
  Data Path Delay:        3.883ns  (logic 2.174ns (55.993%)  route 1.709ns (44.007%))
  Logic Levels:           6  (CARRY4=4 LUT6=2)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.956ns = ( 7.956 - 4.000 ) 
    Source Clock Delay      (SCD):    4.291ns
    Clock Pessimism Removal (CPR):    0.310ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock core_clk rise edge)
                                                      0.000     0.000 r  
    L22                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L22                  IBUF (Prop_ibuf_I_O)         0.893     0.893 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.827     2.720    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     2.801 r  clk_IBUF_BUFG_inst/O
                         net (fo=383, routed)         1.491     4.291    u_pr/clk_IBUF_BUFG
    SLICE_X9Y117         FDCE                                         r  u_pr/cnt_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y117         FDCE (Prop_fdce_C_Q)         0.379     4.670 r  u_pr/cnt_reg[1]/Q
                         net (fo=11, routed)          0.249     4.920    u_pr/cnt_reg_n_0_[1]
    SLICE_X8Y117         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.528     5.448 r  u_pr/state0_carry/CO[3]
                         net (fo=1, routed)           0.000     5.448    u_pr/state0_carry_n_0
    SLICE_X8Y118         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     5.548 r  u_pr/state0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     5.548    u_pr/state0_carry__0_n_0
    SLICE_X8Y119         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.262     5.810 r  u_pr/state0_carry__1/O[3]
                         net (fo=1, routed)           0.663     6.472    u_pr/state0_carry__1_n_4
    SLICE_X7Y120         LUT6 (Prop_lut6_I5_O)        0.250     6.722 r  u_pr/state0__29_carry__0_i_2/O
                         net (fo=1, routed)           0.000     6.722    u_pr/state0__29_carry__0_i_2_n_0
    SLICE_X7Y120         CARRY4 (Prop_carry4_S[0]_CO[1])
                                                      0.380     7.102 f  u_pr/state0__29_carry__0/CO[1]
                         net (fo=17, routed)          0.545     7.647    u_pr/state0__29_carry__0_n_2
    SLICE_X9Y119         LUT6 (Prop_lut6_I5_O)        0.275     7.922 r  u_pr/cnt[0]_i_1/O
                         net (fo=2, routed)           0.252     8.174    u_pr/cnt[0]
    SLICE_X9Y118         FDCE                                         r  u_pr/cnt_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock core_clk rise edge)
                                                      4.000     4.000 r  
    L22                                               0.000     4.000 r  clk (IN)
                         net (fo=0)                   0.000     4.000    clk
    L22                  IBUF (Prop_ibuf_I_O)         0.762     4.762 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.734     6.496    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077     6.573 r  clk_IBUF_BUFG_inst/O
                         net (fo=383, routed)         1.383     7.956    u_pr/clk_IBUF_BUFG
    SLICE_X9Y118         FDCE                                         r  u_pr/cnt_reg[0]/C
                         clock pessimism              0.310     8.265    
                         clock uncertainty           -0.035     8.230    
    SLICE_X9Y118         FDCE (Setup_fdce_C_D)       -0.047     8.183    u_pr/cnt_reg[0]
  -------------------------------------------------------------------
                         required time                          8.183    
                         arrival time                          -8.174    
  -------------------------------------------------------------------
                         slack                                  0.009    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.152ns  (arrival time - required time)
  Source:                 u_pr/type_reg_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by core_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            u_pr/msg_type_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by core_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             core_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (core_clk rise@0.000ns - core_clk rise@0.000ns)
  Data Path Delay:        0.241ns  (logic 0.141ns (58.601%)  route 0.100ns (41.399%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.072ns
    Source Clock Delay      (SCD):    1.549ns
    Clock Pessimism Removal (CPR):    0.509ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock core_clk rise edge)
                                                      0.000     0.000 r  
    L22                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L22                  IBUF (Prop_ibuf_I_O)         0.190     0.190 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.690     0.880    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.906 r  clk_IBUF_BUFG_inst/O
                         net (fo=383, routed)         0.644     1.549    u_pr/clk_IBUF_BUFG
    SLICE_X4Y121         FDCE                                         r  u_pr/type_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y121         FDCE (Prop_fdce_C_Q)         0.141     1.690 r  u_pr/type_reg_reg[3]/Q
                         net (fo=1, routed)           0.100     1.790    u_pr/type_reg_reg_n_0_[3]
    SLICE_X6Y122         FDCE                                         r  u_pr/msg_type_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock core_clk rise edge)
                                                      0.000     0.000 r  
    L22                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L22                  IBUF (Prop_ibuf_I_O)         0.378     0.378 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.750     1.128    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.157 r  clk_IBUF_BUFG_inst/O
                         net (fo=383, routed)         0.915     2.072    u_pr/clk_IBUF_BUFG
    SLICE_X6Y122         FDCE                                         r  u_pr/msg_type_reg[3]/C
                         clock pessimism             -0.509     1.562    
    SLICE_X6Y122         FDCE (Hold_fdce_C_D)         0.076     1.638    u_pr/msg_type_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.638    
                         arrival time                           1.790    
  -------------------------------------------------------------------
                         slack                                  0.152    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         core_clk
Waveform(ns):       { 0.000 2.000 }
Period(ns):         4.000
Sources:            { clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I   n/a            1.592         4.000       2.408      BUFGCTRL_X0Y0  clk_IBUF_BUFG_inst/I
Low Pulse Width   Slow    FDPE/C   n/a            0.500         2.000       1.500      SLICE_X6Y123   u_pr/FSM_onehot_state_reg[0]/C
High Pulse Width  Slow    FDPE/C   n/a            0.500         2.000       1.500      SLICE_X6Y123   u_pr/FSM_onehot_state_reg[0]/C



