
*** Running vivado
    with args -log SystemTop.vdi -applog -m64 -product Vivado -messageDb vivado.pb -mode batch -source SystemTop.tcl -notrace


****** Vivado v2024.2 (64-bit)
  **** SW Build 5239630 on Fri Nov 08 22:34:34 MST 2024
  **** IP Build 5239520 on Sun Nov 10 16:12:51 MST 2024
  **** SharedData Build 5239561 on Fri Nov 08 14:39:27 MST 2024
  **** Start of session at: Sun Apr 27 20:24:30 2025
    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
    ** Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.

source SystemTop.tcl -notrace
Command: link_design -top SystemTop -part xc7z007sclg400-1
Design is defaulting to srcset: sources_1
Design is defaulting to constrset: constrs_1
INFO: [Device 21-403] Loading part xc7z007sclg400-1
INFO: [Project 1-454] Reading design checkpoint '/home/moonknight/Documents/spring25/risc/RISC_2/RISC_2.gen/sources_1/ip/ila_1/ila_1.dcp' for cell 'pipeline_ila'
Netlist sorting complete. Time (s): cpu = 00:00:00.15 ; elapsed = 00:00:00.15 . Memory (MB): peak = 1576.895 ; gain = 0.000 ; free physical = 3546 ; free virtual = 11659
INFO: [Netlist 29-17] Analyzing 4168 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2024.2
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Chipscope 16-324] Core: pipeline_ila UUID: ba8a70df-3512-536f-954b-5bdf97281cbf 
Parsing XDC File [/home/moonknight/Documents/spring25/risc/RISC_2/RISC_2.gen/sources_1/ip/ila_1/ila_v6_2/constraints/ila_impl.xdc] for cell 'pipeline_ila/inst'
Finished Parsing XDC File [/home/moonknight/Documents/spring25/risc/RISC_2/RISC_2.gen/sources_1/ip/ila_1/ila_v6_2/constraints/ila_impl.xdc] for cell 'pipeline_ila/inst'
Parsing XDC File [/home/moonknight/Documents/spring25/risc/RISC_2/RISC_2.gen/sources_1/ip/ila_1/ila_v6_2/constraints/ila.xdc] for cell 'pipeline_ila/inst'
Finished Parsing XDC File [/home/moonknight/Documents/spring25/risc/RISC_2/RISC_2.gen/sources_1/ip/ila_1/ila_v6_2/constraints/ila.xdc] for cell 'pipeline_ila/inst'
Parsing XDC File [/home/moonknight/Documents/spring25/risc/RISC_2/RISC_2.srcs/constrs_1/new/blackboard.xdc]
Finished Parsing XDC File [/home/moonknight/Documents/spring25/risc/RISC_2/RISC_2.srcs/constrs_1/new/blackboard.xdc]
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-1687] 2 scoped IP constraints or related sub-commands were skipped due to synthesis logic optimizations usually triggered by constant connectivity or unconnected output pins. To review the skipped constraints and messages, run the command 'set_param netlist.IPMsgFiltering false' before opening the design.
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 1859.078 ; gain = 0.000 ; free physical = 3307 ; free virtual = 11471
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 2484 instances were transformed.
  CFGLUT5 => CFGLUT5 (SRL16E, SRLC32E): 2452 instances
  RAM64M => RAM64M (RAMD64E(x4)): 32 instances

10 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
link_design completed successfully
link_design: Time (s): cpu = 00:00:17 ; elapsed = 00:00:16 . Memory (MB): peak = 1859.078 ; gain = 414.441 ; free physical = 3307 ; free virtual = 11471
Command: opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z007s'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z007s'
Running DRC as a precondition to command opt_design

Starting DRC Task
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Project 1-461] DRC finished with 0 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.44 . Memory (MB): peak = 1986.195 ; gain = 127.117 ; free physical = 3254 ; free virtual = 11414

Starting Cache Timing Information Task
INFO: [Timing 38-35] Done setting XDC timing constraints.
Ending Cache Timing Information Task | Checksum: 2f5852f2f

Time (s): cpu = 00:00:06 ; elapsed = 00:00:05 . Memory (MB): peak = 2397.117 ; gain = 410.922 ; free physical = 2852 ; free virtual = 10994

Starting Logic Optimization Task

Phase 1 Initialization

Phase 1.1 Core Generation And Design Setup

Phase 1.1.1 Generate And Synthesize Debug Cores
INFO: [Chipscope 16-329] Generating Script for core instance : dbg_hub 
INFO: [IP_Flow 19-3806] Processing IP xilinx.com:ip:xsdbm:3.0 for cell dbg_hub_CV.
INFO: [Chipscope 16-469] Using cached IP synthesis design for IP xilinx.com:ip:xsdbm:3.0, cache-ID = 7a59bbb3751b591b.
Done building netlist checker database: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2769.758 ; gain = 0.000 ; free physical = 2536 ; free virtual = 10671
Netlist sorting complete. Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2769.758 ; gain = 0.000 ; free physical = 2524 ; free virtual = 10664
Phase 1.1.1 Generate And Synthesize Debug Cores | Checksum: 201c87def

Time (s): cpu = 00:00:13 ; elapsed = 00:00:14 . Memory (MB): peak = 2769.758 ; gain = 23.781 ; free physical = 2524 ; free virtual = 10664
Phase 1.1 Core Generation And Design Setup | Checksum: 201c87def

Time (s): cpu = 00:00:13 ; elapsed = 00:00:14 . Memory (MB): peak = 2769.758 ; gain = 23.781 ; free physical = 2524 ; free virtual = 10664

Phase 1.2 Setup Constraints And Sort Netlist
Phase 1.2 Setup Constraints And Sort Netlist | Checksum: 201c87def

Time (s): cpu = 00:00:13 ; elapsed = 00:00:14 . Memory (MB): peak = 2769.758 ; gain = 23.781 ; free physical = 2524 ; free virtual = 10664
Phase 1 Initialization | Checksum: 201c87def

Time (s): cpu = 00:00:13 ; elapsed = 00:00:14 . Memory (MB): peak = 2769.758 ; gain = 23.781 ; free physical = 2524 ; free virtual = 10664

Phase 2 Timer Update And Timing Data Collection

Phase 2.1 Timer Update
Phase 2.1 Timer Update | Checksum: 201c87def

Time (s): cpu = 00:00:14 ; elapsed = 00:00:14 . Memory (MB): peak = 2769.758 ; gain = 23.781 ; free physical = 2539 ; free virtual = 10676

Phase 2.2 Timing Data Collection
Phase 2.2 Timing Data Collection | Checksum: 201c87def

Time (s): cpu = 00:00:14 ; elapsed = 00:00:14 . Memory (MB): peak = 2769.758 ; gain = 23.781 ; free physical = 2537 ; free virtual = 10674
Phase 2 Timer Update And Timing Data Collection | Checksum: 201c87def

Time (s): cpu = 00:00:14 ; elapsed = 00:00:14 . Memory (MB): peak = 2769.758 ; gain = 23.781 ; free physical = 2537 ; free virtual = 10674

Phase 3 Retarget
INFO: [Opt 31-1851] Number of loadless carry chains removed were: 0
INFO: [Opt 31-1834] Total Chains To Be Transformed Were: 0 AND Number of Transformed insts Created are: 0
INFO: [Opt 31-1566] Pulled 2 inverters resulting in an inversion of 19 pins
INFO: [Opt 31-138] Pushed 1 inverter(s) to 1 load pin(s).
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 3 Retarget | Checksum: 30b3407c9

Time (s): cpu = 00:00:14 ; elapsed = 00:00:14 . Memory (MB): peak = 2769.758 ; gain = 23.781 ; free physical = 2480 ; free virtual = 10623
Retarget | Checksum: 30b3407c9
INFO: [Opt 31-389] Phase Retarget created 25 cells and removed 34 cells
INFO: [Opt 31-1021] In phase Retarget, 66 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 

Phase 4 Constant propagation
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Phase 4 Constant propagation | Checksum: 27ddbb580

Time (s): cpu = 00:00:14 ; elapsed = 00:00:14 . Memory (MB): peak = 2769.758 ; gain = 23.781 ; free physical = 2470 ; free virtual = 10617
Constant propagation | Checksum: 27ddbb580
INFO: [Opt 31-389] Phase Constant propagation created 2 cells and removed 19 cells
INFO: [Opt 31-1021] In phase Constant propagation, 49 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 

Phase 5 Sweep
INFO: [Constraints 18-11670] Building netlist checker database with flags, 0x8
Done building netlist checker database: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2769.758 ; gain = 0.000 ; free physical = 2470 ; free virtual = 10617
INFO: [Constraints 18-11670] Building netlist checker database with flags, 0x8
Done building netlist checker database: Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 2769.758 ; gain = 0.000 ; free physical = 2465 ; free virtual = 10618
Phase 5 Sweep | Checksum: 2f57a89ed

Time (s): cpu = 00:00:15 ; elapsed = 00:00:15 . Memory (MB): peak = 2769.758 ; gain = 23.781 ; free physical = 2465 ; free virtual = 10618
Sweep | Checksum: 2f57a89ed
INFO: [Opt 31-389] Phase Sweep created 8 cells and removed 46 cells
INFO: [Opt 31-1021] In phase Sweep, 1698 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 

Phase 6 BUFG optimization
Phase 6 BUFG optimization | Checksum: 2f57a89ed

Time (s): cpu = 00:00:15 ; elapsed = 00:00:15 . Memory (MB): peak = 2801.773 ; gain = 55.797 ; free physical = 2464 ; free virtual = 10618
BUFG optimization | Checksum: 2f57a89ed
INFO: [Opt 31-662] Phase BUFG optimization created 0 cells of which 0 are BUFGs and removed 0 cells.

Phase 7 Shift Register Optimization
INFO: [Opt 31-1064] SRL Remap converted 0 SRLs to 0 registers and converted 0 registers of register chains to 0 SRLs
Phase 7 Shift Register Optimization | Checksum: 2f57a89ed

Time (s): cpu = 00:00:15 ; elapsed = 00:00:15 . Memory (MB): peak = 2801.773 ; gain = 55.797 ; free physical = 2464 ; free virtual = 10618
Shift Register Optimization | Checksum: 2f57a89ed
INFO: [Opt 31-389] Phase Shift Register Optimization created 0 cells and removed 0 cells

Phase 8 Post Processing Netlist
Phase 8 Post Processing Netlist | Checksum: 36487d20b

Time (s): cpu = 00:00:15 ; elapsed = 00:00:15 . Memory (MB): peak = 2801.773 ; gain = 55.797 ; free physical = 2464 ; free virtual = 10618
Post Processing Netlist | Checksum: 36487d20b
INFO: [Opt 31-389] Phase Post Processing Netlist created 0 cells and removed 0 cells
INFO: [Opt 31-1021] In phase Post Processing Netlist, 57 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 

Phase 9 Finalization

Phase 9.1 Finalizing Design Cores and Updating Shapes
Phase 9.1 Finalizing Design Cores and Updating Shapes | Checksum: 30d609b59

Time (s): cpu = 00:00:15 ; elapsed = 00:00:15 . Memory (MB): peak = 2801.773 ; gain = 55.797 ; free physical = 2464 ; free virtual = 10618

Phase 9.2 Verifying Netlist Connectivity

Starting Connectivity Check Task

Time (s): cpu = 00:00:00.03 ; elapsed = 00:00:00.02 . Memory (MB): peak = 2801.773 ; gain = 0.000 ; free physical = 2464 ; free virtual = 10618
Phase 9.2 Verifying Netlist Connectivity | Checksum: 30d609b59

Time (s): cpu = 00:00:15 ; elapsed = 00:00:15 . Memory (MB): peak = 2801.773 ; gain = 55.797 ; free physical = 2464 ; free virtual = 10618
Phase 9 Finalization | Checksum: 30d609b59

Time (s): cpu = 00:00:15 ; elapsed = 00:00:15 . Memory (MB): peak = 2801.773 ; gain = 55.797 ; free physical = 2464 ; free virtual = 10618
Opt_design Change Summary
=========================


-------------------------------------------------------------------------------------------------------------------------
|  Phase                        |  #Cells created  |  #Cells Removed  |  #Constrained objects preventing optimizations  |
-------------------------------------------------------------------------------------------------------------------------
|  Retarget                     |              25  |              34  |                                             66  |
|  Constant propagation         |               2  |              19  |                                             49  |
|  Sweep                        |               8  |              46  |                                           1698  |
|  BUFG optimization            |               0  |               0  |                                              0  |
|  Shift Register Optimization  |               0  |               0  |                                              0  |
|  Post Processing Netlist      |               0  |               0  |                                             57  |
-------------------------------------------------------------------------------------------------------------------------


Ending Logic Optimization Task | Checksum: 30d609b59

Time (s): cpu = 00:00:15 ; elapsed = 00:00:15 . Memory (MB): peak = 2801.773 ; gain = 55.797 ; free physical = 2464 ; free virtual = 10618

Starting Power Optimization Task
INFO: [Pwropt 34-132] Skipping clock gating for clocks with a period < 2.00 ns.
INFO: [Timing 38-35] Done setting XDC timing constraints.
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
INFO: [Pwropt 34-9] Applying IDT optimizations ...
INFO: [Pwropt 34-10] Applying ODC optimizations ...


Starting PowerOpt Patch Enables Task
INFO: [Pwropt 34-162] WRITE_MODE attribute of 0 BRAM(s) out of a total of 41 has been updated to save power. Run report_power_opt to get a complete listing of the BRAMs updated.
INFO: [Pwropt 34-201] Structural ODC has moved 0 WE to EN ports
Number of BRAM Ports augmented: 25 newly gated: 0 Total Ports: 82
Ending PowerOpt Patch Enables Task | Checksum: 28989bec6

Time (s): cpu = 00:00:00.14 ; elapsed = 00:00:00.14 . Memory (MB): peak = 3168.617 ; gain = 0.000 ; free physical = 2245 ; free virtual = 10388
Ending Power Optimization Task | Checksum: 28989bec6

Time (s): cpu = 00:00:09 ; elapsed = 00:00:04 . Memory (MB): peak = 3168.617 ; gain = 366.844 ; free physical = 2245 ; free virtual = 10388

Starting Final Cleanup Task
Ending Final Cleanup Task | Checksum: 28989bec6

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3168.617 ; gain = 0.000 ; free physical = 2245 ; free virtual = 10388

Starting Netlist Obfuscation Task
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 3168.617 ; gain = 0.000 ; free physical = 2245 ; free virtual = 10388
Ending Netlist Obfuscation Task | Checksum: 2a4dc9e01

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3168.617 ; gain = 0.000 ; free physical = 2245 ; free virtual = 10388
INFO: [Common 17-83] Releasing license: Implementation
48 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
opt_design completed successfully
opt_design: Time (s): cpu = 00:00:33 ; elapsed = 00:00:26 . Memory (MB): peak = 3168.617 ; gain = 1309.539 ; free physical = 2245 ; free virtual = 10388
INFO: [Vivado 12-24828] Executing command : report_drc -file SystemTop_drc_opted.rpt -pb SystemTop_drc_opted.pb -rpx SystemTop_drc_opted.rpx
Command: report_drc -file SystemTop_drc_opted.rpt -pb SystemTop_drc_opted.pb -rpx SystemTop_drc_opted.rpx
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 2-168] The results of DRC are in file /home/moonknight/Documents/spring25/risc/RISC_2/RISC_2.runs/impl_1/SystemTop_drc_opted.rpt.
report_drc completed successfully
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Timing 38-480] Writing timing data to binary archive.
Wrote PlaceDB: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3168.617 ; gain = 0.000 ; free physical = 2237 ; free virtual = 10382
Wrote PulsedLatchDB: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3168.617 ; gain = 0.000 ; free physical = 2237 ; free virtual = 10382
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Wrote RouteStorage: Time (s): cpu = 00:00:00.19 ; elapsed = 00:00:00.04 . Memory (MB): peak = 3168.617 ; gain = 0.000 ; free physical = 2231 ; free virtual = 10379
Wrote Netlist Cache: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3168.617 ; gain = 0.000 ; free physical = 2231 ; free virtual = 10379
Write ShapeDB Complete: Time (s): cpu = 00:00:00.22 ; elapsed = 00:00:00.04 . Memory (MB): peak = 3168.617 ; gain = 0.000 ; free physical = 2230 ; free virtual = 10379
Wrote Device Cache: Time (s): cpu = 00:00:00.03 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3168.617 ; gain = 0.000 ; free physical = 2230 ; free virtual = 10379
Write Physdb Complete: Time (s): cpu = 00:00:00.24 ; elapsed = 00:00:00.05 . Memory (MB): peak = 3168.617 ; gain = 0.000 ; free physical = 2229 ; free virtual = 10379
INFO: [Common 17-1381] The checkpoint '/home/moonknight/Documents/spring25/risc/RISC_2/RISC_2.runs/impl_1/SystemTop_opt.dcp' has been generated.
INFO: [Chipscope 16-240] Debug cores have already been implemented
Command: place_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z007s'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z007s'
INFO: [Common 17-83] Releasing license: Implementation
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command place_design
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
INFO: [Place 30-611] Multithreading enabled for place_design using a maximum of 8 CPUs

Starting Placer Task

Phase 1 Placer Initialization

Phase 1.1 Placer Initialization Netlist Sorting
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3168.617 ; gain = 0.000 ; free physical = 2215 ; free virtual = 10358
Phase 1.1 Placer Initialization Netlist Sorting | Checksum: 2421aed1c

Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3168.617 ; gain = 0.000 ; free physical = 2215 ; free virtual = 10358
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3168.617 ; gain = 0.000 ; free physical = 2215 ; free virtual = 10358

Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device
Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device | Checksum: 1e6c74362

Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.96 . Memory (MB): peak = 3168.617 ; gain = 0.000 ; free physical = 2218 ; free virtual = 10363

Phase 1.3 Build Placer Netlist Model
Phase 1.3 Build Placer Netlist Model | Checksum: 2839cb04b

Time (s): cpu = 00:00:10 ; elapsed = 00:00:04 . Memory (MB): peak = 3168.617 ; gain = 0.000 ; free physical = 2185 ; free virtual = 10349

Phase 1.4 Constrain Clocks/Macros
Phase 1.4 Constrain Clocks/Macros | Checksum: 2839cb04b

Time (s): cpu = 00:00:11 ; elapsed = 00:00:04 . Memory (MB): peak = 3168.617 ; gain = 0.000 ; free physical = 2182 ; free virtual = 10346
Phase 1 Placer Initialization | Checksum: 2839cb04b

Time (s): cpu = 00:00:11 ; elapsed = 00:00:04 . Memory (MB): peak = 3168.617 ; gain = 0.000 ; free physical = 2177 ; free virtual = 10340

Phase 2 Global Placement

Phase 2.1 Floorplanning
Phase 2.1 Floorplanning | Checksum: 241de786c

Time (s): cpu = 00:00:14 ; elapsed = 00:00:05 . Memory (MB): peak = 3168.617 ; gain = 0.000 ; free physical = 2168 ; free virtual = 10350

Phase 2.2 Update Timing before SLR Path Opt
Phase 2.2 Update Timing before SLR Path Opt | Checksum: 2cba28eb9

Time (s): cpu = 00:00:16 ; elapsed = 00:00:06 . Memory (MB): peak = 3168.617 ; gain = 0.000 ; free physical = 2012 ; free virtual = 10219

Phase 2.3 Post-Processing in Floorplanning
Phase 2.3 Post-Processing in Floorplanning | Checksum: 294cf8a72

Time (s): cpu = 00:00:16 ; elapsed = 00:00:06 . Memory (MB): peak = 3168.617 ; gain = 0.000 ; free physical = 2012 ; free virtual = 10219

Phase 2.4 Global Place Phase1
Phase 2.4 Global Place Phase1 | Checksum: 27e3190c7

Time (s): cpu = 00:00:59 ; elapsed = 00:00:17 . Memory (MB): peak = 3168.617 ; gain = 0.000 ; free physical = 1855 ; free virtual = 10119

Phase 2.5 Global Place Phase2

Phase 2.5.1 UpdateTiming Before Physical Synthesis
Phase 2.5.1 UpdateTiming Before Physical Synthesis | Checksum: 23802d53c

Time (s): cpu = 00:01:02 ; elapsed = 00:00:18 . Memory (MB): peak = 3168.617 ; gain = 0.000 ; free physical = 1850 ; free virtual = 10114

Phase 2.5.2 Physical Synthesis In Placer
INFO: [Physopt 32-1035] Found 212 LUTNM shape to break, 527 LUT instances to create LUTNM shape
INFO: [Physopt 32-1044] Break lutnm for timing: one critical 32, two critical 180, total 212, new lutff created 0
INFO: [Physopt 32-1138] End 1 Pass. Optimized 464 nets or LUTs. Breaked 212 LUTs, combined 252 existing LUTs and moved 0 existing LUT
INFO: [Physopt 32-65] No nets found for high-fanout optimization.
INFO: [Physopt 32-232] Optimized 0 net. Created 0 new instance.
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-456] No candidate cells for DSP register optimization found in the design.
INFO: [Physopt 32-775] End 2 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-1123] No candidate cells found for Shift Register to Pipeline optimization
INFO: [Physopt 32-775] End 2 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-1402] Pass 1: Identified 33 candidate cells for Shift Register optimization.
INFO: [Physopt 32-775] End 1 Pass. Optimized 7 nets or cells. Created 14 new cells, deleted 0 existing cell and moved 0 existing cell
Netlist sorting complete. Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.02 . Memory (MB): peak = 3168.617 ; gain = 0.000 ; free physical = 1800 ; free virtual = 10054
INFO: [Physopt 32-526] No candidate cells for BRAM register optimization found in the design
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-846] No candidate cells for URAM register optimization found in the design
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-846] No candidate cells for URAM register optimization found in the design
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-949] No candidate nets found for dynamic/static region interface net replication
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3168.617 ; gain = 0.000 ; free physical = 1781 ; free virtual = 10035

Summary of Physical Synthesis Optimizations
============================================


-----------------------------------------------------------------------------------------------------------------------------------------------------------
|  Optimization                                     |  Added Cells  |  Removed Cells  |  Optimized Cells/Nets  |  Dont Touch  |  Iterations  |  Elapsed   |
-----------------------------------------------------------------------------------------------------------------------------------------------------------
|  LUT Combining                                    |          212  |            252  |                   464  |           0  |           1  |  00:00:00  |
|  Retime                                           |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Very High Fanout                                 |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  DSP Register                                     |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Shift Register to Pipeline                       |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Shift Register                                   |           14  |              0  |                     7  |           0  |           1  |  00:00:00  |
|  BRAM Register                                    |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  URAM Register                                    |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Dynamic/Static Region Interface Net Replication  |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Total                                            |          226  |            252  |                   471  |           0  |           9  |  00:00:01  |
-----------------------------------------------------------------------------------------------------------------------------------------------------------


Phase 2.5.2 Physical Synthesis In Placer | Checksum: 1d8a69ff7

Time (s): cpu = 00:01:07 ; elapsed = 00:00:20 . Memory (MB): peak = 3168.617 ; gain = 0.000 ; free physical = 1801 ; free virtual = 10055
Phase 2.5 Global Place Phase2 | Checksum: 2ac8738ac

Time (s): cpu = 00:01:09 ; elapsed = 00:00:21 . Memory (MB): peak = 3168.617 ; gain = 0.000 ; free physical = 1810 ; free virtual = 10058
Phase 2 Global Placement | Checksum: 2ac8738ac

Time (s): cpu = 00:01:09 ; elapsed = 00:00:21 . Memory (MB): peak = 3168.617 ; gain = 0.000 ; free physical = 1810 ; free virtual = 10058

Phase 3 Detail Placement

Phase 3.1 Commit Multi Column Macros
Phase 3.1 Commit Multi Column Macros | Checksum: 28c904dee

Time (s): cpu = 00:01:12 ; elapsed = 00:00:21 . Memory (MB): peak = 3168.617 ; gain = 0.000 ; free physical = 1825 ; free virtual = 10071

Phase 3.2 Commit Most Macros & LUTRAMs
Phase 3.2 Commit Most Macros & LUTRAMs | Checksum: 1a0da591a

Time (s): cpu = 00:01:18 ; elapsed = 00:00:24 . Memory (MB): peak = 3168.617 ; gain = 0.000 ; free physical = 1854 ; free virtual = 10082

Phase 3.3 Area Swap Optimization
Phase 3.3 Area Swap Optimization | Checksum: 1a8d7f2b1

Time (s): cpu = 00:01:19 ; elapsed = 00:00:25 . Memory (MB): peak = 3168.617 ; gain = 0.000 ; free physical = 1854 ; free virtual = 10082

Phase 3.4 Pipeline Register Optimization
Phase 3.4 Pipeline Register Optimization | Checksum: 1ae87c2ae

Time (s): cpu = 00:01:19 ; elapsed = 00:00:25 . Memory (MB): peak = 3168.617 ; gain = 0.000 ; free physical = 1854 ; free virtual = 10082

Phase 3.5 Fast Optimization
Phase 3.5 Fast Optimization | Checksum: 205c14b77

Time (s): cpu = 00:01:29 ; elapsed = 00:00:28 . Memory (MB): peak = 3168.617 ; gain = 0.000 ; free physical = 1914 ; free virtual = 10134

Phase 3.6 Small Shape Detail Placement
Phase 3.6 Small Shape Detail Placement | Checksum: 1e4fda01a

Time (s): cpu = 00:01:36 ; elapsed = 00:00:34 . Memory (MB): peak = 3168.617 ; gain = 0.000 ; free physical = 1770 ; free virtual = 10023

Phase 3.7 Re-assign LUT pins
Phase 3.7 Re-assign LUT pins | Checksum: 22a0d5f58

Time (s): cpu = 00:01:37 ; elapsed = 00:00:34 . Memory (MB): peak = 3168.617 ; gain = 0.000 ; free physical = 1768 ; free virtual = 10019

Phase 3.8 Pipeline Register Optimization
Phase 3.8 Pipeline Register Optimization | Checksum: 1c1518ac0

Time (s): cpu = 00:01:37 ; elapsed = 00:00:34 . Memory (MB): peak = 3168.617 ; gain = 0.000 ; free physical = 1768 ; free virtual = 10019

Phase 3.9 Fast Optimization
Phase 3.9 Fast Optimization | Checksum: 22367d43d

Time (s): cpu = 00:01:53 ; elapsed = 00:00:41 . Memory (MB): peak = 3168.617 ; gain = 0.000 ; free physical = 1773 ; free virtual = 9998
Phase 3 Detail Placement | Checksum: 22367d43d

Time (s): cpu = 00:01:53 ; elapsed = 00:00:41 . Memory (MB): peak = 3168.617 ; gain = 0.000 ; free physical = 1773 ; free virtual = 9998

Phase 4 Post Placement Optimization and Clean-Up

Phase 4.1 Post Commit Optimization
INFO: [Timing 38-35] Done setting XDC timing constraints.

Phase 4.1.1 Post Placement Optimization
Post Placement Optimization Initialization | Checksum: 25d418856

Phase 4.1.1.1 BUFG Insertion

Starting Physical Synthesis Task

Phase 1 Physical Synthesis Initialization
INFO: [Physopt 32-721] Multithreading enabled for phys_opt_design using a maximum of 8 CPUs
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-9.030 | TNS=-1907.405 |
Phase 1 Physical Synthesis Initialization | Checksum: 1ae50bc64

Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.68 . Memory (MB): peak = 3168.617 ; gain = 0.000 ; free physical = 1848 ; free virtual = 10058
INFO: [Physopt 32-712] Optimization is not feasible on net reset due to MARK_DEBUG attribute.
INFO: [Place 46-56] BUFG insertion identified 0 candidate nets. Inserted BUFG: 0, Replicated BUFG Driver: 0, Skipped due to Placement/Routing Conflicts: 0, Skipped due to Timing Degradation: 0, Skipped due to netlist editing failed: 0.
Ending Physical Synthesis Task | Checksum: 2b01652e5

Time (s): cpu = 00:00:03 ; elapsed = 00:00:00.86 . Memory (MB): peak = 3168.617 ; gain = 0.000 ; free physical = 1848 ; free virtual = 10058
Phase 4.1.1.1 BUFG Insertion | Checksum: 25d418856

Time (s): cpu = 00:02:07 ; elapsed = 00:00:44 . Memory (MB): peak = 3168.617 ; gain = 0.000 ; free physical = 1848 ; free virtual = 10058

Phase 4.1.1.2 Post Placement Timing Optimization
INFO: [Place 30-746] Post Placement Timing Summary WNS=-7.333. For the most accurate timing information please run report_timing.
Phase 4.1.1.2 Post Placement Timing Optimization | Checksum: 2a41b8d10

Time (s): cpu = 00:02:43 ; elapsed = 00:01:06 . Memory (MB): peak = 3168.617 ; gain = 0.000 ; free physical = 2112 ; free virtual = 10274

Time (s): cpu = 00:02:43 ; elapsed = 00:01:06 . Memory (MB): peak = 3168.617 ; gain = 0.000 ; free physical = 2112 ; free virtual = 10274
Phase 4.1 Post Commit Optimization | Checksum: 2a41b8d10

Time (s): cpu = 00:02:43 ; elapsed = 00:01:07 . Memory (MB): peak = 3168.617 ; gain = 0.000 ; free physical = 2111 ; free virtual = 10274

Phase 4.2 Post Placement Cleanup
Phase 4.2 Post Placement Cleanup | Checksum: 2a41b8d10

Time (s): cpu = 00:02:44 ; elapsed = 00:01:07 . Memory (MB): peak = 3168.617 ; gain = 0.000 ; free physical = 2114 ; free virtual = 10274

Phase 4.3 Placer Reporting

Phase 4.3.1 Print Estimated Congestion
INFO: [Place 30-612] Post-Placement Estimated Congestion 
 ____________________________________________________
|           | Global Congestion | Short Congestion  |
| Direction | Region Size       | Region Size       |
|___________|___________________|___________________|
|      North|                2x2|                8x8|
|___________|___________________|___________________|
|      South|                1x1|                2x2|
|___________|___________________|___________________|
|       East|                8x8|                8x8|
|___________|___________________|___________________|
|       West|                1x1|                1x1|
|___________|___________________|___________________|

Phase 4.3.1 Print Estimated Congestion | Checksum: 2a41b8d10

Time (s): cpu = 00:02:44 ; elapsed = 00:01:07 . Memory (MB): peak = 3168.617 ; gain = 0.000 ; free physical = 2114 ; free virtual = 10274
Phase 4.3 Placer Reporting | Checksum: 2a41b8d10

Time (s): cpu = 00:02:44 ; elapsed = 00:01:07 . Memory (MB): peak = 3168.617 ; gain = 0.000 ; free physical = 2114 ; free virtual = 10274

Phase 4.4 Final Placement Cleanup
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 3168.617 ; gain = 0.000 ; free physical = 2114 ; free virtual = 10271

Time (s): cpu = 00:02:44 ; elapsed = 00:01:07 . Memory (MB): peak = 3168.617 ; gain = 0.000 ; free physical = 2114 ; free virtual = 10271
Phase 4 Post Placement Optimization and Clean-Up | Checksum: 2a713a903

Time (s): cpu = 00:02:44 ; elapsed = 00:01:07 . Memory (MB): peak = 3168.617 ; gain = 0.000 ; free physical = 2114 ; free virtual = 10271
Ending Placer Task | Checksum: 237c5fd53

Time (s): cpu = 00:02:45 ; elapsed = 00:01:07 . Memory (MB): peak = 3168.617 ; gain = 0.000 ; free physical = 2114 ; free virtual = 10271
92 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
place_design completed successfully
place_design: Time (s): cpu = 00:02:48 ; elapsed = 00:01:08 . Memory (MB): peak = 3168.617 ; gain = 0.000 ; free physical = 2114 ; free virtual = 10271
INFO: [Vivado 12-24838] Running report commands "report_control_sets, report_io, report_utilization" in parallel.
Running report generation with 3 threads.
INFO: [Vivado 12-24828] Executing command : report_io -file SystemTop_io_placed.rpt
report_io: Time (s): cpu = 00:00:00.35 ; elapsed = 00:00:00.17 . Memory (MB): peak = 3168.617 ; gain = 0.000 ; free physical = 2105 ; free virtual = 10261
INFO: [Vivado 12-24828] Executing command : report_control_sets -verbose -file SystemTop_control_sets_placed.rpt
report_control_sets: Time (s): cpu = 00:00:00.39 ; elapsed = 00:00:00.19 . Memory (MB): peak = 3168.617 ; gain = 0.000 ; free physical = 2102 ; free virtual = 10259
INFO: [Vivado 12-24828] Executing command : report_utilization -file SystemTop_utilization_placed.rpt -pb SystemTop_utilization_placed.pb
INFO: [Timing 38-480] Writing timing data to binary archive.
Write ShapeDB Complete: Time (s): cpu = 00:00:00.35 ; elapsed = 00:00:00.07 . Memory (MB): peak = 3168.617 ; gain = 0.000 ; free physical = 2090 ; free virtual = 10263
Wrote PlaceDB: Time (s): cpu = 00:00:03 ; elapsed = 00:00:01 . Memory (MB): peak = 3168.617 ; gain = 0.000 ; free physical = 2069 ; free virtual = 10265
Wrote PulsedLatchDB: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3168.617 ; gain = 0.000 ; free physical = 2069 ; free virtual = 10265
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Wrote RouteStorage: Time (s): cpu = 00:00:00.04 ; elapsed = 00:00:00.04 . Memory (MB): peak = 3168.617 ; gain = 0.000 ; free physical = 2069 ; free virtual = 10265
Wrote Netlist Cache: Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.02 . Memory (MB): peak = 3168.617 ; gain = 0.000 ; free physical = 2069 ; free virtual = 10267
Wrote Device Cache: Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 3168.617 ; gain = 0.000 ; free physical = 2061 ; free virtual = 10259
Write Physdb Complete: Time (s): cpu = 00:00:03 ; elapsed = 00:00:01 . Memory (MB): peak = 3168.617 ; gain = 0.000 ; free physical = 2061 ; free virtual = 10259
INFO: [Common 17-1381] The checkpoint '/home/moonknight/Documents/spring25/risc/RISC_2/RISC_2.runs/impl_1/SystemTop_placed.dcp' has been generated.
Command: phys_opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z007s'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z007s'

Starting Initial Update Timing Task

Time (s): cpu = 00:00:10 ; elapsed = 00:00:02 . Memory (MB): peak = 3168.617 ; gain = 0.000 ; free physical = 2078 ; free virtual = 10261
INFO: [Vivado_Tcl 4-1435] PhysOpt_Tcl_Interface Runtime Before Starting Physical Synthesis Task | CPU: 9.95s |  WALL: 2.55s
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3168.617 ; gain = 0.000 ; free physical = 2078 ; free virtual = 10259

Starting Physical Synthesis Task

Phase 1 Physical Synthesis Initialization
INFO: [Physopt 32-721] Multithreading enabled for phys_opt_design using a maximum of 8 CPUs
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-7.420 | TNS=-1598.522 |
Phase 1 Physical Synthesis Initialization | Checksum: 140c6f636

Time (s): cpu = 00:00:06 ; elapsed = 00:00:03 . Memory (MB): peak = 3168.617 ; gain = 0.000 ; free physical = 1648 ; free virtual = 9872
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-7.420 | TNS=-1598.522 |

Phase 2 DSP Register Optimization
INFO: [Physopt 32-456] No candidate cells for DSP register optimization found in the design.
INFO: [Physopt 32-775] End 2 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Phase 2 DSP Register Optimization | Checksum: 140c6f636

Time (s): cpu = 00:00:06 ; elapsed = 00:00:03 . Memory (MB): peak = 3168.617 ; gain = 0.000 ; free physical = 1629 ; free virtual = 9869

Phase 3 Critical Path Optimization
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-7.420 | TNS=-1598.522 |
INFO: [Physopt 32-663] Processed net pipeline_ila/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[37].U_M/allx_typeA_match_detection.ltlib_v1_0_2_allx_typeA_inst/all_in[42].  Re-placed instance pipeline_ila/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[37].U_M/allx_typeA_match_detection.ltlib_v1_0_2_allx_typeA_inst/probeDelay1_reg[21]
INFO: [Physopt 32-735] Processed net pipeline_ila/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[37].U_M/allx_typeA_match_detection.ltlib_v1_0_2_allx_typeA_inst/all_in[42]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-7.409 | TNS=-1598.215 |
INFO: [Physopt 32-663] Processed net pipeline_ila/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[36].U_M/allx_typeA_match_detection.ltlib_v1_0_2_allx_typeA_inst/all_in[42].  Re-placed instance pipeline_ila/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[36].U_M/allx_typeA_match_detection.ltlib_v1_0_2_allx_typeA_inst/probeDelay1_reg[21]
INFO: [Physopt 32-735] Processed net pipeline_ila/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[36].U_M/allx_typeA_match_detection.ltlib_v1_0_2_allx_typeA_inst/all_in[42]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-7.333 | TNS=-1597.944 |
INFO: [Physopt 32-702] Processed net instruction_fetch/memif_addr[13]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net ram1/ram_reg_1_0_0[1]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net instruction_decode/jump_enable_out. Optimizations did not improve timing on the net.
INFO: [Physopt 32-710] Processed net instruction_decode/jump_enable_out. Critical path length was reduced through logic transformation on cell instruction_decode/jump_enable_out_INST_0_comp.
INFO: [Physopt 32-735] Processed net instruction_decode/jump_enable_out_INST_0_i_3_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-7.326 | TNS=-1595.832 |
INFO: [Physopt 32-663] Processed net pipeline_ila/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[36].U_M/allx_typeA_match_detection.ltlib_v1_0_2_allx_typeA_inst/all_in[32].  Re-placed instance pipeline_ila/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[36].U_M/allx_typeA_match_detection.ltlib_v1_0_2_allx_typeA_inst/probeDelay1_reg[16]
INFO: [Physopt 32-735] Processed net pipeline_ila/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[36].U_M/allx_typeA_match_detection.ltlib_v1_0_2_allx_typeA_inst/all_in[32]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-7.322 | TNS=-1595.111 |
INFO: [Physopt 32-663] Processed net pipeline_ila/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[36].U_M/allx_typeA_match_detection.ltlib_v1_0_2_allx_typeA_inst/all_in[60].  Re-placed instance pipeline_ila/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[36].U_M/allx_typeA_match_detection.ltlib_v1_0_2_allx_typeA_inst/probeDelay1_reg[30]
INFO: [Physopt 32-735] Processed net pipeline_ila/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[36].U_M/allx_typeA_match_detection.ltlib_v1_0_2_allx_typeA_inst/all_in[60]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-7.303 | TNS=-1594.906 |
INFO: [Physopt 32-663] Processed net pipeline_ila/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[37].U_M/allx_typeA_match_detection.ltlib_v1_0_2_allx_typeA_inst/all_in[28].  Re-placed instance pipeline_ila/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[37].U_M/allx_typeA_match_detection.ltlib_v1_0_2_allx_typeA_inst/probeDelay1_reg[14]
INFO: [Physopt 32-735] Processed net pipeline_ila/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[37].U_M/allx_typeA_match_detection.ltlib_v1_0_2_allx_typeA_inst/all_in[28]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-7.296 | TNS=-1594.719 |
INFO: [Physopt 32-663] Processed net pipeline_ila/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[37].U_M/allx_typeA_match_detection.ltlib_v1_0_2_allx_typeA_inst/all_in[52].  Re-placed instance pipeline_ila/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[37].U_M/allx_typeA_match_detection.ltlib_v1_0_2_allx_typeA_inst/probeDelay1_reg[26]
INFO: [Physopt 32-735] Processed net pipeline_ila/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[37].U_M/allx_typeA_match_detection.ltlib_v1_0_2_allx_typeA_inst/all_in[52]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-7.274 | TNS=-1594.361 |
INFO: [Physopt 32-702] Processed net ram1/ram_reg_2_1_0[1]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-663] Processed net instruction_decode/jump_enable_out_INST_0_i_3_n_0.  Re-placed instance instruction_decode/jump_enable_out_INST_0_i_3_comp
INFO: [Physopt 32-735] Processed net instruction_decode/jump_enable_out_INST_0_i_3_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-7.257 | TNS=-1586.800 |
INFO: [Physopt 32-663] Processed net pipeline_ila/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[37].U_M/allx_typeA_match_detection.ltlib_v1_0_2_allx_typeA_inst/all_in[44].  Re-placed instance pipeline_ila/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[37].U_M/allx_typeA_match_detection.ltlib_v1_0_2_allx_typeA_inst/probeDelay1_reg[22]
INFO: [Physopt 32-735] Processed net pipeline_ila/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[37].U_M/allx_typeA_match_detection.ltlib_v1_0_2_allx_typeA_inst/all_in[44]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-7.237 | TNS=-1586.490 |
INFO: [Physopt 32-663] Processed net pipeline_ila/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[36].U_M/allx_typeA_match_detection.ltlib_v1_0_2_allx_typeA_inst/all_in[44].  Re-placed instance pipeline_ila/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[36].U_M/allx_typeA_match_detection.ltlib_v1_0_2_allx_typeA_inst/probeDelay1_reg[22]
INFO: [Physopt 32-735] Processed net pipeline_ila/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[36].U_M/allx_typeA_match_detection.ltlib_v1_0_2_allx_typeA_inst/all_in[44]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-7.225 | TNS=-1586.210 |
INFO: [Physopt 32-663] Processed net pipeline_ila/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[36].U_M/allx_typeA_match_detection.ltlib_v1_0_2_allx_typeA_inst/all_in[26].  Re-placed instance pipeline_ila/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[36].U_M/allx_typeA_match_detection.ltlib_v1_0_2_allx_typeA_inst/probeDelay1_reg[13]
INFO: [Physopt 32-735] Processed net pipeline_ila/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[36].U_M/allx_typeA_match_detection.ltlib_v1_0_2_allx_typeA_inst/all_in[26]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-7.206 | TNS=-1585.948 |
INFO: [Physopt 32-663] Processed net pipeline_ila/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[36].U_M/allx_typeA_match_detection.ltlib_v1_0_2_allx_typeA_inst/all_in[56].  Re-placed instance pipeline_ila/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[36].U_M/allx_typeA_match_detection.ltlib_v1_0_2_allx_typeA_inst/probeDelay1_reg[28]
INFO: [Physopt 32-735] Processed net pipeline_ila/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[36].U_M/allx_typeA_match_detection.ltlib_v1_0_2_allx_typeA_inst/all_in[56]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-7.202 | TNS=-1585.276 |
INFO: [Physopt 32-702] Processed net pipeline_ila/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[36].U_M/allx_typeA_match_detection.ltlib_v1_0_2_allx_typeA_inst/all_in[62]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net ram1/ram_reg_0_3_0[1]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-663] Processed net instruction_decode/jump_addr_out[31].  Re-placed instance instruction_decode/jump_addr_out[31]_INST_0
INFO: [Physopt 32-735] Processed net instruction_decode/jump_addr_out[31]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-7.164 | TNS=-1585.223 |
INFO: [Physopt 32-663] Processed net pipeline_ila/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[36].U_M/allx_typeA_match_detection.ltlib_v1_0_2_allx_typeA_inst/all_in[34].  Re-placed instance pipeline_ila/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[36].U_M/allx_typeA_match_detection.ltlib_v1_0_2_allx_typeA_inst/probeDelay1_reg[17]
INFO: [Physopt 32-735] Processed net pipeline_ila/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[36].U_M/allx_typeA_match_detection.ltlib_v1_0_2_allx_typeA_inst/all_in[34]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-7.146 | TNS=-1585.182 |
INFO: [Physopt 32-663] Processed net pipeline_ila/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[37].U_M/allx_typeA_match_detection.ltlib_v1_0_2_allx_typeA_inst/all_in[60].  Re-placed instance pipeline_ila/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[37].U_M/allx_typeA_match_detection.ltlib_v1_0_2_allx_typeA_inst/probeDelay1_reg[30]
INFO: [Physopt 32-735] Processed net pipeline_ila/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[37].U_M/allx_typeA_match_detection.ltlib_v1_0_2_allx_typeA_inst/all_in[60]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-7.144 | TNS=-1585.172 |
INFO: [Physopt 32-663] Processed net instruction_decode/jump_addr_out[31].  Re-placed instance instruction_decode/jump_addr_out[31]_INST_0
INFO: [Physopt 32-735] Processed net instruction_decode/jump_addr_out[31]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-7.142 | TNS=-1584.999 |
INFO: [Physopt 32-702] Processed net pipeline_ila/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[37].U_M/allx_typeA_match_detection.ltlib_v1_0_2_allx_typeA_inst/all_in[36]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-663] Processed net instruction_decode/jump_addr_out[18].  Re-placed instance instruction_decode/jump_addr_out[18]_INST_0
INFO: [Physopt 32-735] Processed net instruction_decode/jump_addr_out[18]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-7.137 | TNS=-1584.609 |
INFO: [Physopt 32-702] Processed net pipeline_ila/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[36].U_M/allx_typeA_match_detection.ltlib_v1_0_2_allx_typeA_inst/all_in[42]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-663] Processed net instruction_decode/jump_addr_out[21].  Re-placed instance instruction_decode/jump_addr_out[21]_INST_0
INFO: [Physopt 32-735] Processed net instruction_decode/jump_addr_out[21]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-7.136 | TNS=-1584.497 |
INFO: [Physopt 32-702] Processed net pipeline_ila/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[37].U_M/allx_typeA_match_detection.ltlib_v1_0_2_allx_typeA_inst/all_in[60]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-663] Processed net instruction_decode/jump_addr_out[30].  Re-placed instance instruction_decode/jump_addr_out[30]_INST_0
INFO: [Physopt 32-735] Processed net instruction_decode/jump_addr_out[30]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-7.127 | TNS=-1584.417 |
INFO: [Physopt 32-1483] Netlist edit fails for net instruction_decode/jump_enable_out_INST_0_i_1_n_0 and pin pipeline_ila/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[36].U_M_i_1_comp/I1. Please check constraints such as DONT_TOUCH on the instance, net and hierarchal instance between driver and loads.
INFO: [Physopt 32-1483] Netlist edit fails for net instruction_decode/jump_addr_out[31]_repN and pin pipeline_ila/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[36].U_M_i_1/I0. Please check constraints such as DONT_TOUCH on the instance, net and hierarchal instance between driver and loads.
INFO: [Physopt 32-1483] Netlist edit fails for net instruction_decode/jump_addr_out[31]_repN and pin pipeline_ila/inst/ila_core_inst/shifted_data_in_reg[7][371]_srl8/D. Please check constraints such as DONT_TOUCH on the instance, net and hierarchal instance between driver and loads.
INFO: [Physopt 32-571] Net instruction_decode/jump_addr_out[31] was not replicated.
INFO: [Physopt 32-702] Processed net instruction_decode/jump_addr_out[31]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net instruction_decode/jump_addr_reg01_out[31]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net instruction_decode/jump_addr_out[27]_INST_0_i_3_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net instruction_decode/jump_addr_out[23]_INST_0_i_3_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net instruction_decode/jump_addr_out[19]_INST_0_i_3_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net instruction_decode/jump_addr_out[15]_INST_0_i_3_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net instruction_decode/jump_addr_out[11]_INST_0_i_3_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net instruction_decode/jump_addr_out[7]_INST_0_i_3_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net instruction_decode/jump_addr_out[3]_INST_0_i_3_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 20 pins.
INFO: [Physopt 32-735] Processed net instruction_decode/jump_addr_out[3]_INST_0_i_17_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-7.064 | TNS=-1565.693 |
INFO: [Physopt 32-702] Processed net instruction_decode/jump_enable_out_INST_0_i_6_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net instruction_decode/data4. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net instruction_decode/jump_enable_out_INST_0_i_20_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net instruction_decode/jump_enable_out_INST_0_i_57_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net instruction_decode/jump_enable_out_INST_0_i_92_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 34 pins.
INFO: [Physopt 32-735] Processed net instruction_decode/jump_enable_out_INST_0_i_123_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-7.048 | TNS=-1565.117 |
INFO: [Physopt 32-702] Processed net ram1/ram_reg_1_3_0[1]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 34 pins.
INFO: [Physopt 32-735] Processed net instruction_decode/jump_enable_out_INST_0_i_98_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-7.042 | TNS=-1564.901 |
INFO: [Physopt 32-702] Processed net instruction_decode/jump_enable_out_INST_0_i_124_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net instruction_decode/rs1_df_data[5]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-710] Processed net instruction_decode/rs1_df_data[5]. Critical path length was reduced through logic transformation on cell instruction_decode/regif_rs1_data_out[5]_i_1_comp.
INFO: [Physopt 32-735] Processed net instruction_decode/regif_rs1_data_out[5]_i_2_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-7.034 | TNS=-1564.265 |
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 34 pins.
INFO: [Physopt 32-735] Processed net instruction_decode/jump_enable_out_INST_0_i_64_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-7.033 | TNS=-1564.229 |
INFO: [Physopt 32-702] Processed net ram1/ram_reg_3_0_0[0]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net instruction_decode/jump_enable_out_INST_0_i_27_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net instruction_decode/rs1_df_data[27]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-710] Processed net instruction_decode/rs1_df_data[27]. Critical path length was reduced through logic transformation on cell instruction_decode/regif_rs1_data_out[27]_i_1_comp.
INFO: [Physopt 32-735] Processed net instruction_decode/regif_rs1_data_out[27]_i_2_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-7.025 | TNS=-1563.540 |
INFO: [Physopt 32-702] Processed net instruction_decode/jump_enable_out_INST_0_i_123_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-134] Processed net instruction_decode/rs2_df_data[6]. Rewiring did not optimize the net.
INFO: [Physopt 32-702] Processed net instruction_decode/rs2_df_data[6]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-710] Processed net instruction_decode/rs2_df_data[6]. Critical path length was reduced through logic transformation on cell instruction_decode/regif_rs2_data_out[6]_i_1_comp.
INFO: [Physopt 32-735] Processed net instruction_decode/regif_rs2_data_out[6]_i_2_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-7.024 | TNS=-1563.175 |
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 34 pins.
INFO: [Physopt 32-735] Processed net instruction_decode/jump_enable_out_INST_0_i_99_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-7.023 | TNS=-1563.139 |
INFO: [Physopt 32-702] Processed net instruction_decode/jump_enable_out_INST_0_i_125_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net instruction_decode/rs1_df_data[3]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net instruction_decode/regif_rs1_data_out[3]_i_2_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-710] Processed net instruction_decode/regif_rs1_data_out[3]_i_2_n_0. Critical path length was reduced through logic transformation on cell instruction_decode/regif_rs1_data_out[3]_i_2_comp.
INFO: [Physopt 32-735] Processed net execute/alu_1/df_ex_data_out[3]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-7.021 | TNS=-1562.770 |
INFO: [Physopt 32-134] Processed net instruction_decode/rs2_df_data[5]. Rewiring did not optimize the net.
INFO: [Physopt 32-702] Processed net instruction_decode/rs2_df_data[5]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-710] Processed net instruction_decode/rs2_df_data[5]. Critical path length was reduced through logic transformation on cell instruction_decode/regif_rs2_data_out[5]_i_1_comp.
INFO: [Physopt 32-735] Processed net instruction_decode/regif_rs2_data_out[5]_i_2_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-7.020 | TNS=-1562.358 |
INFO: [Physopt 32-702] Processed net ram1/ram_reg_2_0_0[1]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net instruction_decode/jump_enable_out_INST_0_i_25_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-134] Processed net instruction_decode/rs1_df_data[31]. Rewiring did not optimize the net.
INFO: [Physopt 32-702] Processed net instruction_decode/rs1_df_data[31]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-710] Processed net instruction_decode/rs1_df_data[31]. Critical path length was reduced through logic transformation on cell instruction_decode/regif_rs1_data_out[31]_i_1_comp.
INFO: [Physopt 32-735] Processed net instruction_decode/regif_rs1_data_out[31]_i_2_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-7.019 | TNS=-1561.910 |
INFO: [Physopt 32-702] Processed net instruction_decode/jump_enable_out_INST_0_i_97_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-134] Processed net instruction_decode/rs2_df_data[14]. Rewiring did not optimize the net.
INFO: [Physopt 32-702] Processed net instruction_decode/rs2_df_data[14]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-710] Processed net instruction_decode/rs2_df_data[14]. Critical path length was reduced through logic transformation on cell instruction_decode/regif_rs2_data_out[14]_i_1_comp.
INFO: [Physopt 32-735] Processed net instruction_decode/regif_rs2_data_out[14]_i_2_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-7.016 | TNS=-1561.272 |
INFO: [Physopt 32-702] Processed net instruction_decode/rs1_df_data[26]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-710] Processed net instruction_decode/rs1_df_data[26]. Critical path length was reduced through logic transformation on cell instruction_decode/regif_rs1_data_out[26]_i_1_comp.
INFO: [Physopt 32-735] Processed net instruction_decode/regif_rs1_data_out[26]_i_2_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-7.013 | TNS=-1560.914 |
INFO: [Physopt 32-702] Processed net instruction_decode/jump_enable_out_INST_0_i_3_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net instruction_decode/data0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net instruction_decode/jump_enable_out_INST_0_i_16_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 26 pins.
INFO: [Physopt 32-735] Processed net instruction_decode/jump_enable_out_INST_0_i_54_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-7.006 | TNS=-1560.662 |
INFO: [Physopt 32-134] Processed net instruction_decode/rs1_df_data[30]. Rewiring did not optimize the net.
INFO: [Physopt 32-702] Processed net instruction_decode/rs1_df_data[30]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-710] Processed net instruction_decode/rs1_df_data[30]. Critical path length was reduced through logic transformation on cell instruction_decode/regif_rs1_data_out[30]_i_1_comp.
INFO: [Physopt 32-735] Processed net instruction_decode/regif_rs1_data_out[30]_i_2_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-7.004 | TNS=-1560.270 |
INFO: [Physopt 32-702] Processed net instruction_decode/jump_enable_out_INST_0_i_100_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net instruction_decode/rs1_df_data[9]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net instruction_decode/regif_rs1_data_out[9]_i_2_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-1483] Netlist edit fails for net execute/alu_1/df_ex_data_out[9]_repN and pin pipeline_ila/inst/ila_core_inst/shifted_data_in_reg[7][381]_srl8/D. Please check constraints such as DONT_TOUCH on the instance, net and hierarchal instance between driver and loads.
INFO: [Physopt 32-1483] Netlist edit fails for net execute/alu_1/df_ex_data_out[9]_repN and pin pipeline_ila/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[38].U_M_i_23/I0. Please check constraints such as DONT_TOUCH on the instance, net and hierarchal instance between driver and loads.
INFO: [Physopt 32-571] Net execute/alu_1/df_ex_data_out[9] was not replicated.
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 24 pins.
INFO: [Physopt 32-735] Processed net execute/alu_1/df_ex_data_out[9]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-7.004 | TNS=-1559.436 |
INFO: [Physopt 32-134] Processed net instruction_decode/rs2_df_data[7]. Rewiring did not optimize the net.
INFO: [Physopt 32-702] Processed net instruction_decode/rs2_df_data[7]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-710] Processed net instruction_decode/rs2_df_data[7]. Critical path length was reduced through logic transformation on cell instruction_decode/regif_rs2_data_out[7]_i_1_comp.
INFO: [Physopt 32-735] Processed net instruction_decode/regif_rs2_data_out[7]_i_2_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-7.004 | TNS=-1559.124 |
INFO: [Physopt 32-702] Processed net ram1/ram_reg_2_1_0[0]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net instruction_decode/jump_enable_out_INST_0_i_126_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-134] Processed net instruction_decode/rs1_df_data[0]. Rewiring did not optimize the net.
INFO: [Physopt 32-702] Processed net instruction_decode/rs1_df_data[0]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-710] Processed net instruction_decode/rs1_df_data[0]. Critical path length was reduced through logic transformation on cell instruction_decode/regif_rs1_data_out[0]_i_1_comp.
INFO: [Physopt 32-735] Processed net instruction_decode/regif_rs1_data_out[0]_i_2_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-7.004 | TNS=-1559.100 |
INFO: [Physopt 32-702] Processed net instruction_fetch/memif_addr[13]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net ram1/ram_reg_1_3_0[1]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net instruction_decode/jump_enable_out. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net instruction_decode/jump_enable_out_INST_0_i_6_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net instruction_decode/data4. Optimizations did not improve timing on the net.
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 34 pins.
INFO: [Physopt 32-735] Processed net instruction_decode/jump_enable_out_INST_0_i_125_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-6.989 | TNS=-1558.560 |
INFO: [Physopt 32-702] Processed net ram1/ram_reg_2_0_0[1]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net instruction_decode/jump_enable_out_INST_0_i_25_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net instruction_decode/rs2_df_data[31]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net instruction_decode/regif_rs2_data_out[31]_i_2_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net execute/alu_1/df_ex_data_out[31]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net execute/alu_1/df_ex_data_out[31]_INST_0_i_3_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net execute/alu_1/df_ex_data_out[31]_INST_0_i_10_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net execute/alu_1/df_ex_data_out[31]_INST_0_i_30_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net execute/alu_1/data0[31]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net execute/alu_1/regif_rs1_data_out_reg[9]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net writeback/df_wb_data_out[9]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net writeback/df_wb_data_out[9]_INST_0_i_1_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net writeback/df_wb_data_out[1]_INST_0_i_1_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-663] Processed net ram1/memif_rdata[17].  Re-placed instance ram1/memory_access_i_15
INFO: [Physopt 32-735] Processed net ram1/memif_rdata[17]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-6.989 | TNS=-1556.483 |
INFO: [Physopt 32-702] Processed net instruction_decode/jump_enable_out_INST_0_i_99_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net instruction_decode/rs2_df_data[11]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net instruction_decode/regif_rs2_data_out[11]_i_2_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net execute/alu_1/df_ex_data_out[11]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net execute/alu_1/df_ex_data_out[11]_INST_0_i_4_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net execute/alu_1/df_ex_data_out[11]_INST_0_i_16_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net execute/alu_1/df_ex_data_out[11]_INST_0_i_29_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 20 pins.
INFO: [Physopt 32-735] Processed net execute/alu_1/df_ex_data_out[9]_INST_0_i_27_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-6.987 | TNS=-1554.671 |
INFO: [Physopt 32-702] Processed net ram1/ram_reg_2_1_0[0]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net instruction_decode/jump_enable_out_INST_0_i_126_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net instruction_decode/rs1_df_data[1]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net instruction_decode/regif_rs1_data_out[1]_i_2_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 14 pins.
INFO: [Physopt 32-735] Processed net execute/alu_1/df_ex_data_out[1]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-6.986 | TNS=-1552.659 |
INFO: [Physopt 32-702] Processed net ram1/ram_reg_1_0_0[1]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 34 pins.
INFO: [Physopt 32-735] Processed net instruction_decode/jump_enable_out_INST_0_i_62_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-6.986 | TNS=-1552.659 |
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 34 pins.
INFO: [Physopt 32-735] Processed net instruction_decode/jump_enable_out_INST_0_i_123_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-6.982 | TNS=-1552.515 |
INFO: [Physopt 32-702] Processed net execute/alu_1/regif_rs1_data_out_reg[1]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net writeback/df_wb_data_out[1]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net writeback/df_wb_data_out[1]_INST_0_i_4_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net writeback/df_wb_data_out[9]_INST_0_i_2_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-663] Processed net ram1/memif_rdata[9].  Re-placed instance ram1/memory_access_i_23
INFO: [Physopt 32-735] Processed net ram1/memif_rdata[9]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-6.980 | TNS=-1551.712 |
INFO: [Physopt 32-702] Processed net ram1/memif_data[4]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 24 pins.
INFO: [Physopt 32-735] Processed net instruction_decode/rs1_df_data[0]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-6.971 | TNS=-1551.142 |
INFO: [Physopt 32-702] Processed net ram1/ram_reg_3_0_0[1]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net writeback/df_wb_data_out[9]_INST_0_i_3_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 17 pins.
INFO: [Physopt 32-735] Processed net ram1/memif_rdata[25]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-6.965 | TNS=-1548.065 |
INFO: [Physopt 32-702] Processed net ram1/ram_reg_3_0_0[0]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 34 pins.
INFO: [Physopt 32-735] Processed net instruction_decode/jump_enable_out_INST_0_i_27_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-6.962 | TNS=-1547.957 |
INFO: [Physopt 32-702] Processed net instruction_decode/jump_enable_out_INST_0_i_125_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net instruction_decode/rs1_df_data[2]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net instruction_decode/regif_rs1_data_out[2]_i_2_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 24 pins.
INFO: [Physopt 32-735] Processed net execute/alu_1/df_ex_data_out[2]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-6.960 | TNS=-1547.327 |
INFO: [Physopt 32-702] Processed net instruction_decode/rs1_df_data[3]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-663] Processed net instruction_decode/regif_rs1_data_out[3]_i_2_n_0.  Re-placed instance instruction_decode/regif_rs1_data_out[3]_i_2_comp
INFO: [Physopt 32-735] Processed net instruction_decode/regif_rs1_data_out[3]_i_2_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-6.956 | TNS=-1546.622 |
INFO: [Physopt 32-702] Processed net ram1/ram_reg_2_1_0[1]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net instruction_decode/jump_enable_out_INST_0_i_64_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net instruction_decode/rs1_df_data[18]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net instruction_decode/regif_rs1_data_out[18]_i_2_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 19 pins.
INFO: [Physopt 32-735] Processed net execute/alu_1/df_ex_data_out[18]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-6.955 | TNS=-1545.578 |
INFO: [Physopt 32-702] Processed net pipeline_ila/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[36].U_M/allx_typeA_match_detection.ltlib_v1_0_2_allx_typeA_inst/all_in[62]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net ram1/ram_reg_0_3_0[1]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net instruction_decode/jump_addr_out[31]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net instruction_decode/jump_addr_reg01_out[31]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 18 pins.
INFO: [Physopt 32-735] Processed net instruction_decode/jump_addr_out[7]_INST_0_i_22_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-6.947 | TNS=-1541.886 |
INFO: [Physopt 32-702] Processed net instruction_decode/rs2_df_data[3]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net instruction_decode/regif_rs2_data_out[3]_i_2_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net execute/alu_1/df_ex_data_out[3]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net execute/alu_1/df_ex_data_out[3]_INST_0_i_4_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net execute/alu_1/df_ex_data_out[3]_INST_0_i_14_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 21 pins.
INFO: [Physopt 32-735] Processed net execute/alu_1/df_ex_data_out[3]_INST_0_i_27_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-6.944 | TNS=-1541.423 |
INFO: [Physopt 32-702] Processed net instruction_decode/jump_enable_out_INST_0_i_124_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net instruction_decode/rs1_df_data[4]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net instruction_decode/regif_rs1_data_out[4]_i_2_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 23 pins.
INFO: [Physopt 32-735] Processed net execute/alu_1/df_ex_data_out[4]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-6.942 | TNS=-1537.376 |
INFO: [Physopt 32-702] Processed net instruction_decode/jump_enable_out_INST_0_i_63_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net instruction_decode/rs1_df_data[20]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net instruction_decode/regif_rs1_data_out[20]_i_2_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 22 pins.
INFO: [Physopt 32-735] Processed net execute/alu_1/df_ex_data_out[20]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-6.924 | TNS=-1536.074 |
INFO: [Physopt 32-702] Processed net ram1/ram_reg_2_3_0[1]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net instruction_decode/jump_enable_out_INST_0_i_65_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net instruction_decode/rs1_df_data[17]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net instruction_decode/regif_rs1_data_out[17]_i_2_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 23 pins.
INFO: [Physopt 32-735] Processed net execute/alu_1/df_ex_data_out[17]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-6.918 | TNS=-1535.258 |
INFO: [Physopt 32-702] Processed net instruction_decode/jump_enable_out_INST_0_i_62_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net instruction_decode/rs2_df_data[23]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net instruction_decode/regif_rs2_data_out[23]_i_2_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-663] Processed net execute/alu_1/df_ex_data_out[23].  Re-placed instance execute/alu_1/df_ex_data_out[23]_INST_0
INFO: [Physopt 32-735] Processed net execute/alu_1/df_ex_data_out[23]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-6.915 | TNS=-1534.995 |
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 23 pins.
INFO: [Physopt 32-735] Processed net execute/alu_1/df_ex_data_out[12]_INST_0_i_19_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-6.912 | TNS=-1534.232 |
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 25 pins.
INFO: [Physopt 32-735] Processed net instruction_decode/jump_addr_out[15]_INST_0_i_24_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-6.910 | TNS=-1534.088 |
INFO: [Physopt 32-702] Processed net instruction_decode/jump_enable_out_INST_0_i_98_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net instruction_decode/rs1_df_data[13]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net instruction_decode/regif_rs1_data_out[13]_i_2_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 23 pins.
INFO: [Physopt 32-735] Processed net execute/alu_1/df_ex_data_out[13]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-6.909 | TNS=-1531.922 |
INFO: [Physopt 32-702] Processed net instruction_decode/jump_addr_out[15]_INST_0_i_24_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net instruction_decode/rs1_df_data[12]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net instruction_decode/regif_rs1_data_out[12]_i_2_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net execute/alu_1/df_ex_data_out[12]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net execute/alu_1/df_ex_data_out[12]_INST_0_i_4_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net execute/alu_1/df_ex_data_out[12]_INST_0_i_16_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 22 pins.
INFO: [Physopt 32-735] Processed net execute/alu_1/df_ex_data_out[12]_INST_0_i_23_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-6.903 | TNS=-1529.067 |
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 23 pins.
INFO: [Physopt 32-735] Processed net execute/alu_1/df_ex_data_out[23]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-6.901 | TNS=-1527.062 |
INFO: [Physopt 32-702] Processed net instruction_decode/rs1_df_data[21]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net instruction_decode/regif_rs1_data_out[21]_i_2_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 22 pins.
INFO: [Physopt 32-735] Processed net execute/alu_1/df_ex_data_out[21]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-6.894 | TNS=-1526.076 |
INFO: [Physopt 32-702] Processed net instruction_decode/jump_enable_out_INST_0_i_3_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net instruction_decode/data0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 20 pins.
INFO: [Physopt 32-735] Processed net instruction_decode/jump_enable_out_INST_0_i_19_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-6.891 | TNS=-1525.968 |
INFO: [Physopt 32-702] Processed net execute/alu_1/regif_rs1_data_out_reg[7]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net writeback/df_wb_data_out[7]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net writeback/df_wb_data_out[7]_INST_0_i_3_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net writeback/df_wb_data_out[7]_INST_0_i_6_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 19 pins.
INFO: [Physopt 32-735] Processed net ram1/memif_rdata[7]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-6.890 | TNS=-1523.935 |
INFO: [Physopt 32-702] Processed net instruction_decode/jump_enable_out_INST_0_i_100_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net instruction_decode/rs1_df_data[8]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net instruction_decode/regif_rs1_data_out[8]_i_2_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net execute/alu_1/df_ex_data_out[8]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 22 pins.
INFO: [Physopt 32-735] Processed net execute/alu_1/df_ex_data_out[8]_INST_0_i_4_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-6.873 | TNS=-1518.929 |
INFO: [Physopt 32-702] Processed net instruction_decode/jump_enable_out_INST_0_i_123_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net instruction_decode/rs1_df_data[7]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net instruction_decode/regif_rs1_data_out[7]_i_2_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net execute/alu_1/df_ex_data_out[7]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net execute/alu_1/df_ex_data_out[7]_INST_0_i_1_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 24 pins.
INFO: [Physopt 32-735] Processed net execute/alu_1/df_ex_data_out[8]_INST_0_i_5_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-6.873 | TNS=-1518.856 |
INFO: [Physopt 32-702] Processed net execute/alu_1/df_ex_data_out[1]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net execute/alu_1/df_ex_data_out[1]_INST_0_i_1_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net execute/alu_1/df_ex_data_out[1]_INST_0_i_6_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 21 pins.
INFO: [Physopt 32-735] Processed net execute/alu_1/df_ex_data_out[2]_INST_0_i_19_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-6.869 | TNS=-1518.064 |
INFO: [Physopt 32-702] Processed net execute/alu_1/df_ex_data_out[2]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net execute/alu_1/df_ex_data_out[2]_INST_0_i_1_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net execute/alu_1/df_ex_data_out[2]_INST_0_i_6_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net execute/alu_1/df_ex_data_out[2]_INST_0_i_18_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net execute/alu_1/rd_data0_carry_n_5. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net execute/alu_1/regif_rs1_data_out_reg[0]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net writeback/df_wb_data_out[0]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 21 pins.
INFO: [Physopt 32-735] Processed net writeback/df_wb_data_out[0]_INST_0_i_3_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-6.864 | TNS=-1516.949 |
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 21 pins.
INFO: [Physopt 32-735] Processed net execute/alu_1/df_ex_data_out[3]_INST_0_i_27_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-6.862 | TNS=-1516.817 |
INFO: [Physopt 32-702] Processed net instruction_decode/rs1_df_data[16]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net instruction_decode/regif_rs1_data_out[16]_i_2_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 21 pins.
INFO: [Physopt 32-735] Processed net execute/alu_1/df_ex_data_out[16]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-6.861 | TNS=-1515.149 |
INFO: [Physopt 32-702] Processed net instruction_decode/jump_enable_out_INST_0_i_26_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net instruction_decode/rs1_df_data[28]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net instruction_decode/regif_rs1_data_out[28]_i_2_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net execute/alu_1/df_ex_data_out[28]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net execute/alu_1/df_ex_data_out[28]_INST_0_i_2_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net execute/alu_1/df_ex_data_out[29]_INST_0_i_12_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 18 pins.
INFO: [Physopt 32-735] Processed net execute/alu_1/df_ex_data_out[31]_INST_0_i_48_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-6.861 | TNS=-1514.321 |
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 22 pins.
INFO: [Physopt 32-735] Processed net execute/alu_1/df_ex_data_out[28]_INST_0_i_1_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-6.860 | TNS=-1513.151 |
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 18 pins.
INFO: [Physopt 32-735] Processed net ram1/memif_rdata[17]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-6.854 | TNS=-1511.619 |
INFO: [Physopt 32-702] Processed net instruction_decode/rs2_df_data[0]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net instruction_decode/regif_rs2_data_out[0]_i_2_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net execute/alu_1/df_ex_data_out[0]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net execute/alu_1/df_ex_data_out[0]_INST_0_i_1_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net execute/alu_1/df_ex_data_out[0]_INST_0_i_5_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 23 pins.
INFO: [Physopt 32-735] Processed net execute/alu_1/df_ex_data_out[0]_INST_0_i_18_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-6.852 | TNS=-1511.071 |
INFO: [Physopt 32-702] Processed net execute/alu_1/df_ex_data_out[3]_INST_0_i_27_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 23 pins.
INFO: [Physopt 32-735] Processed net execute/alu_1/df_ex_data_out[7]_INST_0_i_15_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-6.849 | TNS=-1510.596 |
INFO: [Physopt 32-702] Processed net execute/alu_1/regif_rs1_data_out_reg[2]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net writeback/df_wb_data_out[2]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net writeback/df_wb_data_out[2]_INST_0_i_1_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net writeback/df_wb_data_out[10]_INST_0_i_3_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-663] Processed net ram1/memif_rdata[18].  Re-placed instance ram1/memory_access_i_14
INFO: [Physopt 32-735] Processed net ram1/memif_rdata[18]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-6.846 | TNS=-1510.121 |
INFO: [Physopt 32-702] Processed net execute/alu_1/df_ex_data_out[20]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 24 pins.
INFO: [Physopt 32-735] Processed net execute/alu_1/df_ex_data_out[20]_INST_0_i_1_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-6.843 | TNS=-1509.677 |
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 21 pins.
INFO: [Physopt 32-735] Processed net ram1/memif_rdata[18]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-6.840 | TNS=-1508.579 |
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 24 pins.
INFO: [Physopt 32-735] Processed net execute/alu_1/df_ex_data_out[8]_INST_0_i_5_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-6.838 | TNS=-1508.285 |
INFO: [Physopt 32-702] Processed net execute/alu_1/df_ex_data_out[8]_INST_0_i_5_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 23 pins.
INFO: [Physopt 32-735] Processed net execute/alu_1/df_ex_data_out[9]_INST_0_i_29_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-6.836 | TNS=-1506.733 |
INFO: [Physopt 32-702] Processed net writeback/p_7_in0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 19 pins.
INFO: [Physopt 32-735] Processed net ram1/memif_rdata[23]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-6.830 | TNS=-1502.860 |
INFO: [Physopt 32-702] Processed net ram1/ram_reg_3_3_0[1]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net writeback/p_6_in0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 19 pins.
INFO: [Physopt 32-735] Processed net ram1/memif_rdata[31]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-6.830 | TNS=-1501.880 |
INFO: [Physopt 32-702] Processed net instruction_decode/rs2_df_data[19]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net instruction_decode/regif_rs2_data_out[19]_i_2_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 22 pins.
INFO: [Physopt 32-735] Processed net execute/alu_1/df_ex_data_out[19]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-6.821 | TNS=-1500.884 |
INFO: [Physopt 32-702] Processed net instruction_decode/data3. Optimizations did not improve timing on the net.
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 34 pins.
INFO: [Physopt 32-735] Processed net instruction_decode/jump_enable_out_INST_0_i_106_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-6.819 | TNS=-1500.812 |
INFO: [Physopt 32-702] Processed net instruction_decode/data1. Optimizations did not improve timing on the net.
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 26 pins.
INFO: [Physopt 32-735] Processed net instruction_decode/jump_enable_out_INST_0_i_50_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-6.819 | TNS=-1500.812 |
INFO: [Physopt 32-702] Processed net writeback/df_wb_data_out[0]_INST_0_i_3_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net writeback/df_wb_data_out[8]_INST_0_i_3_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 14 pins.
INFO: [Physopt 32-735] Processed net ram1/memif_rdata[24]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-6.809 | TNS=-1498.931 |
INFO: [Physopt 32-702] Processed net instruction_decode/regif_rs1_data_out[3]_i_2_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 18 pins.
INFO: [Physopt 32-735] Processed net execute/alu_1/df_ex_data_out[3]_repN. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-6.801 | TNS=-1498.429 |
INFO: [Physopt 32-702] Processed net ram1/ram_reg_0_2_0[0]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net execute/alu_1/regif_rs1_data_out_reg[4]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net writeback/df_wb_data_out[4]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net writeback/df_wb_data_out[4]_INST_0_i_1_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net writeback/df_wb_data_out[4]_INST_0_i_3_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 10 pins.
INFO: [Physopt 32-735] Processed net ram1/memif_rdata[4]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-6.799 | TNS=-1495.281 |
INFO: [Physopt 32-702] Processed net instruction_decode/rs2_df_data[22]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net instruction_decode/regif_rs2_data_out[22]_i_2_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net execute/alu_1/df_ex_data_out[22]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 24 pins.
INFO: [Physopt 32-735] Processed net execute/alu_1/df_ex_data_out[22]_INST_0_i_1_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-6.794 | TNS=-1495.071 |
INFO: [Physopt 32-702] Processed net instruction_decode/rs1_df_data[9]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-663] Processed net instruction_decode/regif_rs1_data_out[31]_i_3_n_0.  Re-placed instance instruction_decode/regif_rs1_data_out[31]_i_3
INFO: [Physopt 32-735] Processed net instruction_decode/regif_rs1_data_out[31]_i_3_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-6.794 | TNS=-1495.053 |
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 24 pins.
INFO: [Physopt 32-735] Processed net execute/alu_1/df_ex_data_out[22]_INST_0_i_1_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-6.794 | TNS=-1495.005 |
INFO: [Physopt 32-702] Processed net instruction_decode/regif_rs1_data_out[9]_i_2_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 24 pins.
INFO: [Physopt 32-735] Processed net execute/alu_1/df_ex_data_out[9]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-6.792 | TNS=-1494.917 |
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 34 pins.
INFO: [Physopt 32-735] Processed net instruction_decode/jump_enable_out_INST_0_i_97_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-6.791 | TNS=-1494.881 |
INFO: [Physopt 32-702] Processed net execute/alu_1/df_ex_data_out[9]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 24 pins.
INFO: [Physopt 32-735] Processed net execute/alu_1/df_ex_data_out[9]_INST_0_i_1_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-6.790 | TNS=-1494.807 |
INFO: [Physopt 32-702] Processed net execute/alu_1/df_ex_data_out[20]_INST_0_i_1_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 23 pins.
INFO: [Physopt 32-735] Processed net execute/alu_1/df_ex_data_out[20]_INST_0_i_5_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-6.790 | TNS=-1494.717 |
INFO: [Physopt 32-702] Processed net execute/alu_1/df_ex_data_out[9]_INST_0_i_5_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net execute/alu_1/df_ex_data_out[9]_INST_0_i_17_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 23 pins.
INFO: [Physopt 32-735] Processed net execute/alu_1/df_ex_data_out[10]_INST_0_i_19_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-6.789 | TNS=-1494.356 |
INFO: [Physopt 32-702] Processed net ram1/ram_reg_2_2_0[0]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 24 pins.
INFO: [Physopt 32-735] Processed net execute/alu_1/df_ex_data_out[3]_INST_0_i_11_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-6.788 | TNS=-1493.957 |
INFO: [Common 17-14] Message 'Physopt 32-619' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
Netlist sorting complete. Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.02 . Memory (MB): peak = 3168.617 ; gain = 0.000 ; free physical = 2254 ; free virtual = 10436
Phase 3 Critical Path Optimization | Checksum: 10a8888e7

Time (s): cpu = 00:02:53 ; elapsed = 00:00:39 . Memory (MB): peak = 3168.617 ; gain = 0.000 ; free physical = 2254 ; free virtual = 10436

Phase 4 Critical Path Optimization
INFO: [Physopt 32-702] Processed net instruction_fetch/memif_addr[13]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net ram1/ram_reg_1_3_0[1]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net instruction_decode/jump_enable_out. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net instruction_decode/jump_enable_out_INST_0_i_6_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net instruction_decode/data4. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net instruction_decode/jump_enable_out_INST_0_i_20_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net instruction_decode/jump_enable_out_INST_0_i_57_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net instruction_decode/jump_enable_out_INST_0_i_92_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net instruction_decode/jump_enable_out_INST_0_i_123_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net instruction_decode/rs1_df_data[7]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-710] Processed net instruction_decode/rs1_df_data[7]. Critical path length was reduced through logic transformation on cell instruction_decode/regif_rs1_data_out[7]_i_1_comp.
INFO: [Physopt 32-735] Processed net instruction_decode/regif_rs1_data_out[7]_i_2_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-702] Processed net ram1/ram_reg_2_1_0[1]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 34 pins.
INFO: [Physopt 32-735] Processed net instruction_decode/jump_enable_out_INST_0_i_62_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-702] Processed net instruction_decode/jump_enable_out_INST_0_i_99_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-134] Processed net instruction_decode/rs2_df_data[11]. Rewiring did not optimize the net.
INFO: [Physopt 32-702] Processed net instruction_decode/rs2_df_data[11]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net instruction_decode/regif_rs2_data_out[11]_i_2_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-1483] Netlist edit fails for net execute/alu_1/df_ex_data_out[11]_repN and pin pipeline_ila/inst/ila_core_inst/shifted_data_in_reg[7][383]_srl8/D. Please check constraints such as DONT_TOUCH on the instance, net and hierarchal instance between driver and loads.
INFO: [Physopt 32-1483] Netlist edit fails for net execute/alu_1/df_ex_data_out[11]_repN and pin pipeline_ila/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[38].U_M_i_21/I0. Please check constraints such as DONT_TOUCH on the instance, net and hierarchal instance between driver and loads.
INFO: [Physopt 32-571] Net execute/alu_1/df_ex_data_out[11] was not replicated.
INFO: [Physopt 32-702] Processed net execute/alu_1/df_ex_data_out[11]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-710] Processed net execute/alu_1/df_ex_data_out[11]. Critical path length was reduced through logic transformation on cell execute/alu_1/df_ex_data_out[11]_INST_0_comp.
INFO: [Physopt 32-735] Processed net execute/alu_1/df_ex_data_out[11]_INST_0_i_4_n_0. Optimization improves timing on the net.
INFO: [Common 17-14] Message 'Physopt 32-735' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Physopt 32-702] Processed net instruction_decode/rs1_df_data[6]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-710] Processed net instruction_decode/rs1_df_data[6]. Critical path length was reduced through logic transformation on cell instruction_decode/regif_rs1_data_out[6]_i_1_comp.
INFO: [Physopt 32-702] Processed net ram1/ram_reg_3_1_0[0]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net instruction_decode/jump_enable_out_INST_0_i_126_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net instruction_decode/rs1_df_data[1]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net instruction_decode/regif_rs1_data_out[1]_i_2_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-1483] Netlist edit fails for net execute/alu_1/df_ex_data_out[1]_repN and pin pipeline_ila/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[38].U_M_i_31/I0. Please check constraints such as DONT_TOUCH on the instance, net and hierarchal instance between driver and loads.
INFO: [Physopt 32-1483] Netlist edit fails for net execute/alu_1/df_ex_data_out[1]_repN and pin pipeline_ila/inst/ila_core_inst/shifted_data_in_reg[7][373]_srl8_srlopt/D. Please check constraints such as DONT_TOUCH on the instance, net and hierarchal instance between driver and loads.
INFO: [Physopt 32-702] Processed net execute/alu_1/df_ex_data_out[1]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-710] Processed net execute/alu_1/df_ex_data_out[1]. Critical path length was reduced through logic transformation on cell execute/alu_1/df_ex_data_out[1]_INST_0_comp.
INFO: [Physopt 32-702] Processed net instruction_decode/jump_enable_out_INST_0_i_63_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net instruction_decode/rs1_df_data[20]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-710] Processed net instruction_decode/rs1_df_data[20]. Critical path length was reduced through logic transformation on cell instruction_decode/regif_rs1_data_out[20]_i_1_comp.
INFO: [Physopt 32-702] Processed net execute/alu_1/df_ex_data_out[11]_INST_0_i_4_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net execute/alu_1/df_ex_data_out[11]_INST_0_i_16_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net execute/alu_1/df_ex_data_out[11]_INST_0_i_29_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 24 pins.
INFO: [Physopt 32-702] Processed net ram1/memif_data[4]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net instruction_decode/jump_enable_out_INST_0_i_125_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net instruction_decode/rs1_df_data[2]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net register_file/rs1_data[2]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net register_file/rs1_data[2]_INST_0_i_4_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 22 pins.
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 22 pins.
INFO: [Physopt 32-702] Processed net pipeline_ila/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[36].U_M/allx_typeA_match_detection.ltlib_v1_0_2_allx_typeA_inst/all_in[52]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-663] Processed net instruction_decode/jump_addr_out[26].  Re-placed instance instruction_decode/jump_addr_out[26]_INST_0
INFO: [Physopt 32-702] Processed net instruction_decode/jump_enable_out_INST_0_i_98_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net instruction_decode/rs1_df_data[12]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-710] Processed net instruction_decode/rs1_df_data[12]. Critical path length was reduced through logic transformation on cell instruction_decode/regif_rs1_data_out[12]_i_1_comp.
INFO: [Physopt 32-702] Processed net ram1/ram_reg_1_0_0[0]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-134] Processed net instruction_decode/rs2_df_data[2]. Rewiring did not optimize the net.
INFO: [Physopt 32-702] Processed net instruction_decode/rs2_df_data[2]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net instruction_decode/regif_rs2_data_out[2]_i_2_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-710] Processed net instruction_decode/regif_rs2_data_out[2]_i_2_n_0. Critical path length was reduced through logic transformation on cell instruction_decode/regif_rs2_data_out[2]_i_2_comp.
INFO: [Physopt 32-702] Processed net ram1/ram_reg_0_3_0[1]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net instruction_decode/jump_enable_out_INST_0_i_25_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-134] Processed net instruction_decode/rs2_df_data[31]. Rewiring did not optimize the net.
INFO: [Physopt 32-702] Processed net instruction_decode/rs2_df_data[31]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-710] Processed net instruction_decode/rs2_df_data[31]. Critical path length was reduced through logic transformation on cell instruction_decode/regif_rs2_data_out[31]_i_1_comp.
INFO: [Physopt 32-702] Processed net instruction_decode/jump_enable_out_INST_0_i_3_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net instruction_decode/data0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net instruction_decode/jump_enable_out_INST_0_i_16_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 26 pins.
INFO: [Physopt 32-702] Processed net instruction_decode/data1. Optimizations did not improve timing on the net.
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 19 pins.
INFO: [Physopt 32-702] Processed net instruction_decode/jump_enable_out_INST_0_i_100_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net instruction_decode/rs1_df_data[8]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-710] Processed net instruction_decode/rs1_df_data[8]. Critical path length was reduced through logic transformation on cell instruction_decode/regif_rs1_data_out[8]_i_1_comp.
INFO: [Physopt 32-702] Processed net instruction_decode/jump_enable_out_INST_0_i_28_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net instruction_decode/rs1_df_data[25]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net instruction_decode/regif_rs1_data_out[25]_i_2_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-710] Processed net instruction_decode/regif_rs1_data_out[25]_i_2_n_0. Critical path length was reduced through logic transformation on cell instruction_decode/regif_rs1_data_out[25]_i_2_comp.
INFO: [Physopt 32-702] Processed net instruction_decode/jump_enable_out_INST_0_i_27_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-134] Processed net instruction_decode/rs2_df_data[26]. Rewiring did not optimize the net.
INFO: [Physopt 32-702] Processed net instruction_decode/rs2_df_data[26]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-710] Processed net instruction_decode/rs2_df_data[26]. Critical path length was reduced through logic transformation on cell instruction_decode/regif_rs2_data_out[26]_i_1_comp.
INFO: [Physopt 32-702] Processed net instruction_decode/rs2_df_data[7]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-1483] Netlist edit fails for net execute/alu_1/df_ex_data_out[7]_repN and pin pipeline_ila/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[38].U_M_i_25/I0. Please check constraints such as DONT_TOUCH on the instance, net and hierarchal instance between driver and loads.
INFO: [Physopt 32-1483] Netlist edit fails for net execute/alu_1/df_ex_data_out[7]_repN and pin pipeline_ila/inst/ila_core_inst/shifted_data_in_reg[7][379]_srl8/D. Please check constraints such as DONT_TOUCH on the instance, net and hierarchal instance between driver and loads.
INFO: [Physopt 32-702] Processed net execute/alu_1/df_ex_data_out[7]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-663] Processed net execute/alu_1/df_ex_data_out[7]_INST_0_i_2_n_0.  Re-placed instance execute/alu_1/df_ex_data_out[7]_INST_0_i_2
INFO: [Physopt 32-702] Processed net instruction_decode/rs1_df_data[0]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-663] Processed net register_file/rs1_data[0].  Re-placed instance register_file/rs1_data[0]_INST_0
INFO: [Physopt 32-702] Processed net instruction_decode/rs1_df_data[9]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net instruction_decode/regif_rs1_data_out[9]_i_2_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-1483] Netlist edit fails for net execute/alu_1/df_ex_data_out[9]_repN and pin pipeline_ila/inst/ila_core_inst/shifted_data_in_reg[7][381]_srl8/D. Please check constraints such as DONT_TOUCH on the instance, net and hierarchal instance between driver and loads.
INFO: [Physopt 32-1483] Netlist edit fails for net execute/alu_1/df_ex_data_out[9]_repN and pin pipeline_ila/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[38].U_M_i_23/I0. Please check constraints such as DONT_TOUCH on the instance, net and hierarchal instance between driver and loads.
INFO: [Physopt 32-571] Net execute/alu_1/df_ex_data_out[9] was not replicated.
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 24 pins.
INFO: [Physopt 32-702] Processed net instruction_decode/jump_enable_out_INST_0_i_97_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net instruction_decode/rs1_df_data[15]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net instruction_decode/regif_rs1_data_out[15]_i_2_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-1483] Netlist edit fails for net execute/alu_1/df_ex_data_out[15]_repN and pin pipeline_ila/inst/ila_core_inst/shifted_data_in_reg[7][387]_srl8/D. Please check constraints such as DONT_TOUCH on the instance, net and hierarchal instance between driver and loads.
INFO: [Physopt 32-1483] Netlist edit fails for net execute/alu_1/df_ex_data_out[15]_repN and pin pipeline_ila/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[38].U_M_i_17/I0. Please check constraints such as DONT_TOUCH on the instance, net and hierarchal instance between driver and loads.
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 23 pins.
INFO: [Physopt 32-134] Processed net instruction_decode/rs2_df_data[12]. Rewiring did not optimize the net.
INFO: [Physopt 32-702] Processed net instruction_decode/rs2_df_data[12]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-710] Processed net instruction_decode/rs2_df_data[12]. Critical path length was reduced through logic transformation on cell instruction_decode/regif_rs2_data_out[12]_i_1_comp.
INFO: [Physopt 32-134] Processed net instruction_decode/rs2_df_data[0]. Rewiring did not optimize the net.
INFO: [Physopt 32-702] Processed net instruction_decode/rs2_df_data[0]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net instruction_decode/regif_rs2_data_out[0]_i_2_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-1483] Netlist edit fails for net execute/alu_1/df_ex_data_out[0]_repN and pin pipeline_ila/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[38].U_M_i_32/I0. Please check constraints such as DONT_TOUCH on the instance, net and hierarchal instance between driver and loads.
INFO: [Physopt 32-1483] Netlist edit fails for net execute/alu_1/df_ex_data_out[0]_repN and pin pipeline_ila/inst/ila_core_inst/shifted_data_in_reg[7][372]_srl8/D. Please check constraints such as DONT_TOUCH on the instance, net and hierarchal instance between driver and loads.
INFO: [Physopt 32-702] Processed net execute/alu_1/df_ex_data_out[0]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net execute/alu_1/df_ex_data_out[0]_INST_0_i_1_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-710] Processed net execute/alu_1/df_ex_data_out[0]_INST_0_i_1_n_0. Critical path length was reduced through logic transformation on cell execute/alu_1/df_ex_data_out[0]_INST_0_i_1_comp.
INFO: [Physopt 32-663] Processed net execute/alu_1/df_ex_data_out[1]_INST_0_i_3_n_0_repN.  Re-placed instance execute/alu_1/df_ex_data_out[1]_INST_0_i_3_comp
INFO: [Physopt 32-702] Processed net execute/alu_1/df_ex_data_out[11]_INST_0_i_5_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-710] Processed net execute/alu_1/df_ex_data_out[11]_INST_0_i_5_n_0. Critical path length was reduced through logic transformation on cell execute/alu_1/df_ex_data_out[11]_INST_0_i_5_comp.
INFO: [Physopt 32-1483] Netlist edit fails for net execute/alu_1/df_ex_data_out[6]_repN and pin pipeline_ila/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[38].U_M_i_26/I0. Please check constraints such as DONT_TOUCH on the instance, net and hierarchal instance between driver and loads.
INFO: [Physopt 32-1483] Netlist edit fails for net execute/alu_1/df_ex_data_out[6]_repN and pin pipeline_ila/inst/ila_core_inst/shifted_data_in_reg[7][378]_srl8/D. Please check constraints such as DONT_TOUCH on the instance, net and hierarchal instance between driver and loads.
INFO: [Physopt 32-702] Processed net execute/alu_1/df_ex_data_out[6]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-663] Processed net execute/alu_1/df_ex_data_out[6]_INST_0_i_1_n_0.  Re-placed instance execute/alu_1/df_ex_data_out[6]_INST_0_i_1
INFO: [Physopt 32-702] Processed net instruction_fetch/memif_addr[13]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net ram1/ram_reg_1_0_0[0]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net instruction_decode/jump_enable_out. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net instruction_decode/jump_enable_out_INST_0_i_6_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net instruction_decode/data4. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net instruction_decode/jump_enable_out_INST_0_i_126_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net instruction_decode/rs1_df_data[1]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net instruction_decode/regif_rs1_data_out[1]_i_2_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net execute/alu_1/df_ex_data_out[1]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net execute/alu_1/df_ex_data_out[1]_INST_0_i_3_n_0_repN. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net execute/alu_1/df_ex_data_out[1]_INST_0_i_4_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net execute/alu_1/alu_out01_out[1]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net execute/alu_1/regif_rs1_data_out_reg[0]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net writeback/df_wb_data_out[0]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net writeback/df_wb_data_out[0]_INST_0_i_3_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net writeback/df_wb_data_out[8]_INST_0_i_2_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 7 pins.
INFO: [Physopt 32-702] Processed net ram1/ram_reg_2_1_0[1]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net instruction_decode/jump_enable_out_INST_0_i_62_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net instruction_decode/rs2_df_data[22]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net instruction_decode/regif_rs2_data_out[22]_i_2_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net execute/alu_1/df_ex_data_out[22]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 21 pins.
INFO: [Physopt 32-702] Processed net ram1/ram_reg_1_3_0[1]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net instruction_decode/data3. Optimizations did not improve timing on the net.
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 34 pins.
INFO: [Physopt 32-702] Processed net instruction_decode/jump_enable_out_INST_0_i_64_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net instruction_decode/rs1_df_data[18]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net instruction_decode/regif_rs1_data_out[18]_i_2_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net execute/alu_1/df_ex_data_out[18]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 22 pins.
INFO: [Physopt 32-702] Processed net instruction_decode/jump_enable_out_INST_0_i_27_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net instruction_decode/rs2_df_data[27]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net instruction_decode/regif_rs2_data_out[27]_i_2_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 23 pins.
INFO: [Physopt 32-702] Processed net ram1/memif_data[4]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-663] Processed net instruction_decode/rs1_df_data1.  Re-placed instance instruction_decode/regif_rs1_data_out[31]_i_8
INFO: [Physopt 32-702] Processed net ram1/ram_reg_1_0_0[1]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net instruction_decode/jump_enable_out_INST_0_i_125_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net instruction_decode/rs1_df_data[3]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net instruction_decode/regif_rs1_data_out[3]_i_2_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net execute/alu_1/df_ex_data_out[3]_repN. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net execute/alu_1/df_ex_data_out[3]_INST_0_i_1_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net execute/alu_1/alu_out01_out[3]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net execute/alu_1/regif_rs1_data_out_reg[1]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net writeback/df_wb_data_out[1]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net writeback/df_wb_data_out[1]_INST_0_i_4_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net writeback/df_wb_data_out[9]_INST_0_i_2_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 16 pins.
INFO: [Physopt 32-702] Processed net ram1/ram_reg_2_2_0[0]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net instruction_decode/jump_enable_out_INST_0_i_123_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net instruction_decode/rs2_df_data[7]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 18 pins.
INFO: [Physopt 32-702] Processed net execute/alu_1/df_ex_data_out[1]_INST_0_i_1_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net execute/alu_1/df_ex_data_out[1]_INST_0_i_6_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net execute/alu_1/df_ex_data_out[2]_INST_0_i_19_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-663] Processed net execute/alu_1/df_ex_data_out[3]_INST_0_i_25_n_0.  Re-placed instance execute/alu_1/df_ex_data_out[3]_INST_0_i_25
INFO: [Physopt 32-702] Processed net ram1/ram_reg_0_3_0[1]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net execute/alu_1/df_ex_data_out[18]_INST_0_i_3_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net execute/alu_1/df_ex_data_out[18]_INST_0_i_9_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 20 pins.
INFO: [Physopt 32-663] Processed net register_file/rs2_data[7].  Re-placed instance register_file/rs2_data[7]_INST_0
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 21 pins.
Netlist sorting complete. Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.03 . Memory (MB): peak = 3168.617 ; gain = 0.000 ; free physical = 2214 ; free virtual = 10390
Phase 4 Critical Path Optimization | Checksum: 16121138b

Time (s): cpu = 00:05:14 ; elapsed = 00:01:09 . Memory (MB): peak = 3168.617 ; gain = 0.000 ; free physical = 2214 ; free virtual = 10390
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 3168.617 ; gain = 0.000 ; free physical = 2214 ; free virtual = 10390
INFO: [Physopt 32-603] Post Physical Optimization Timing Summary | WNS=-6.693 | TNS=-1465.378 |

Summary of Physical Synthesis Optimizations
============================================


-------------------------------------------------------------------------------------------------------------------------------------------------------------
|  Optimization   |  WNS Gain (ns)  |  TNS Gain (ns)  |  Added Cells  |  Removed Cells  |  Optimized Cells/Nets  |  Dont Touch  |  Iterations  |  Elapsed   |
-------------------------------------------------------------------------------------------------------------------------------------------------------------
|  DSP Register   |          0.000  |          0.000  |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Critical Path  |          0.727  |        133.143  |            0  |              0  |                   136  |           0  |           2  |  00:01:06  |
|  Total          |          0.727  |        133.143  |            0  |              0  |                   136  |           0  |           3  |  00:01:06  |
-------------------------------------------------------------------------------------------------------------------------------------------------------------


Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3168.617 ; gain = 0.000 ; free physical = 2214 ; free virtual = 10390
Ending Physical Synthesis Task | Checksum: 184603dc7

Time (s): cpu = 00:05:15 ; elapsed = 00:01:10 . Memory (MB): peak = 3168.617 ; gain = 0.000 ; free physical = 2214 ; free virtual = 10390
INFO: [Common 17-83] Releasing license: Implementation
797 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
phys_opt_design completed successfully
phys_opt_design: Time (s): cpu = 00:05:24 ; elapsed = 00:01:12 . Memory (MB): peak = 3168.617 ; gain = 0.000 ; free physical = 2214 ; free virtual = 10390
INFO: [Timing 38-480] Writing timing data to binary archive.
Write ShapeDB Complete: Time (s): cpu = 00:00:00.34 ; elapsed = 00:00:00.07 . Memory (MB): peak = 3168.617 ; gain = 0.000 ; free physical = 2211 ; free virtual = 10393
Wrote PlaceDB: Time (s): cpu = 00:00:03 ; elapsed = 00:00:01 . Memory (MB): peak = 3168.617 ; gain = 0.000 ; free physical = 2181 ; free virtual = 10387
Wrote PulsedLatchDB: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3168.617 ; gain = 0.000 ; free physical = 2181 ; free virtual = 10387
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Wrote RouteStorage: Time (s): cpu = 00:00:00.05 ; elapsed = 00:00:00.05 . Memory (MB): peak = 3168.617 ; gain = 0.000 ; free physical = 2181 ; free virtual = 10387
Wrote Netlist Cache: Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.02 . Memory (MB): peak = 3168.617 ; gain = 0.000 ; free physical = 2181 ; free virtual = 10389
Wrote Device Cache: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3168.617 ; gain = 0.000 ; free physical = 2181 ; free virtual = 10389
Write Physdb Complete: Time (s): cpu = 00:00:03 ; elapsed = 00:00:01 . Memory (MB): peak = 3168.617 ; gain = 0.000 ; free physical = 2181 ; free virtual = 10389
INFO: [Common 17-1381] The checkpoint '/home/moonknight/Documents/spring25/risc/RISC_2/RISC_2.runs/impl_1/SystemTop_physopt.dcp' has been generated.
Command: route_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z007s'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z007s'
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.


Starting Routing Task
INFO: [Route 35-254] Multithreading enabled for route_design using a maximum of 8 CPUs

Phase 1 Build RT Design
Checksum: PlaceDB: 83a7b5a6 ConstDB: 0 ShapeSum: b64e6f3 RouteDB: a5dfeff8
Post Restoration Checksum: NetGraph: 4b4b479 | NumContArr: f3de0763 | Constraints: c2a8fa9d | Timing: c2a8fa9d
Phase 1 Build RT Design | Checksum: 27de4b116

Time (s): cpu = 00:00:19 ; elapsed = 00:00:10 . Memory (MB): peak = 3168.617 ; gain = 0.000 ; free physical = 2037 ; free virtual = 10265

Phase 2 Router Initialization

Phase 2.1 Fix Topology Constraints
Phase 2.1 Fix Topology Constraints | Checksum: 27de4b116

Time (s): cpu = 00:00:19 ; elapsed = 00:00:10 . Memory (MB): peak = 3168.617 ; gain = 0.000 ; free physical = 2037 ; free virtual = 10264

Phase 2.2 Pre Route Cleanup
Phase 2.2 Pre Route Cleanup | Checksum: 27de4b116

Time (s): cpu = 00:00:20 ; elapsed = 00:00:10 . Memory (MB): peak = 3168.617 ; gain = 0.000 ; free physical = 2037 ; free virtual = 10264
 Number of Nodes with overlaps = 0

Phase 2.3 Update Timing
Phase 2.3 Update Timing | Checksum: 1eec52068

Time (s): cpu = 00:00:36 ; elapsed = 00:00:15 . Memory (MB): peak = 3168.617 ; gain = 0.000 ; free physical = 2068 ; free virtual = 10307
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-6.468 | TNS=-1345.212| WHS=-0.192 | THS=-470.230|


Phase 2.4 Update Timing for Bus Skew

Phase 2.4.1 Update Timing
Phase 2.4.1 Update Timing | Checksum: 1f70bfcf0

Time (s): cpu = 00:00:49 ; elapsed = 00:00:19 . Memory (MB): peak = 3168.617 ; gain = 0.000 ; free physical = 1830 ; free virtual = 10167
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-6.468 | TNS=-1464.999| WHS=-0.162 | THS=-1.080 |

Phase 2.4 Update Timing for Bus Skew | Checksum: 2ae3a5b1a

Time (s): cpu = 00:00:49 ; elapsed = 00:00:19 . Memory (MB): peak = 3168.617 ; gain = 0.000 ; free physical = 1830 ; free virtual = 10168

Router Utilization Summary
  Global Vertical Routing Utilization    = 0 %
  Global Horizontal Routing Utilization  = 0 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 25532
    (Failed Nets is the sum of unrouted and partially routed nets)
  Number of Unrouted Nets             = 25532
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

Phase 2 Router Initialization | Checksum: 1fd6e4a40

Time (s): cpu = 00:00:50 ; elapsed = 00:00:19 . Memory (MB): peak = 3168.617 ; gain = 0.000 ; free physical = 1809 ; free virtual = 10178

Phase 3 Global Routing
Phase 3 Global Routing | Checksum: 1fd6e4a40

Time (s): cpu = 00:00:50 ; elapsed = 00:00:19 . Memory (MB): peak = 3168.617 ; gain = 0.000 ; free physical = 1809 ; free virtual = 10180

Phase 4 Initial Routing

Phase 4.1 Initial Net Routing Pass
Phase 4.1 Initial Net Routing Pass | Checksum: 1bb9a8981

Time (s): cpu = 00:01:05 ; elapsed = 00:00:22 . Memory (MB): peak = 3168.617 ; gain = 0.000 ; free physical = 1596 ; free virtual = 10074
Phase 4 Initial Routing | Checksum: 1bb9a8981

Time (s): cpu = 00:01:05 ; elapsed = 00:00:22 . Memory (MB): peak = 3168.617 ; gain = 0.000 ; free physical = 1583 ; free virtual = 10070

Phase 5 Rip-up And Reroute

Phase 5.1 Global Iteration 0
 Number of Nodes with overlaps = 6698
 Number of Nodes with overlaps = 2555
 Number of Nodes with overlaps = 1058
 Number of Nodes with overlaps = 442
 Number of Nodes with overlaps = 169
 Number of Nodes with overlaps = 79
 Number of Nodes with overlaps = 36
 Number of Nodes with overlaps = 29
 Number of Nodes with overlaps = 18
 Number of Nodes with overlaps = 7
 Number of Nodes with overlaps = 5
 Number of Nodes with overlaps = 8
 Number of Nodes with overlaps = 15
 Number of Nodes with overlaps = 10
 Number of Nodes with overlaps = 11
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-8.596 | TNS=-3450.424| WHS=N/A    | THS=N/A    |

Phase 5.1 Global Iteration 0 | Checksum: 33b22ae22

Time (s): cpu = 00:03:25 ; elapsed = 00:01:14 . Memory (MB): peak = 3168.617 ; gain = 0.000 ; free physical = 2001 ; free virtual = 10248

Phase 5.2 Global Iteration 1
 Number of Nodes with overlaps = 2301
 Number of Nodes with overlaps = 1079
 Number of Nodes with overlaps = 364
 Number of Nodes with overlaps = 127
 Number of Nodes with overlaps = 103
 Number of Nodes with overlaps = 61
 Number of Nodes with overlaps = 30
 Number of Nodes with overlaps = 17
 Number of Nodes with overlaps = 10
 Number of Nodes with overlaps = 8
 Number of Nodes with overlaps = 2
 Number of Nodes with overlaps = 3
 Number of Nodes with overlaps = 3
 Number of Nodes with overlaps = 3
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-8.351 | TNS=-3619.909| WHS=N/A    | THS=N/A    |

Phase 5.2 Global Iteration 1 | Checksum: 16facc846

Time (s): cpu = 00:04:58 ; elapsed = 00:01:54 . Memory (MB): peak = 3168.617 ; gain = 0.000 ; free physical = 2006 ; free virtual = 10245

Phase 5.3 Global Iteration 2
 Number of Nodes with overlaps = 2264
Phase 5.3 Global Iteration 2 | Checksum: 2a6435a09

Time (s): cpu = 00:05:02 ; elapsed = 00:01:58 . Memory (MB): peak = 3168.617 ; gain = 0.000 ; free physical = 1995 ; free virtual = 10245
Phase 5 Rip-up And Reroute | Checksum: 2a6435a09

Time (s): cpu = 00:05:02 ; elapsed = 00:01:58 . Memory (MB): peak = 3168.617 ; gain = 0.000 ; free physical = 1995 ; free virtual = 10245

Phase 6 Delay and Skew Optimization

Phase 6.1 Delay CleanUp

Phase 6.1.1 Update Timing
Phase 6.1.1 Update Timing | Checksum: 26caf5375

Time (s): cpu = 00:05:06 ; elapsed = 00:01:59 . Memory (MB): peak = 3168.617 ; gain = 0.000 ; free physical = 2010 ; free virtual = 10240
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-8.237 | TNS=-3535.248| WHS=N/A    | THS=N/A    |

 Number of Nodes with overlaps = 0
Phase 6.1 Delay CleanUp | Checksum: 2667b12b0

Time (s): cpu = 00:05:23 ; elapsed = 00:02:02 . Memory (MB): peak = 3168.617 ; gain = 0.000 ; free physical = 2001 ; free virtual = 10232

Phase 6.2 Clock Skew Optimization
Phase 6.2 Clock Skew Optimization | Checksum: 2667b12b0

Time (s): cpu = 00:05:23 ; elapsed = 00:02:02 . Memory (MB): peak = 3168.617 ; gain = 0.000 ; free physical = 2001 ; free virtual = 10232
Phase 6 Delay and Skew Optimization | Checksum: 2667b12b0

Time (s): cpu = 00:05:23 ; elapsed = 00:02:02 . Memory (MB): peak = 3168.617 ; gain = 0.000 ; free physical = 2001 ; free virtual = 10232

Phase 7 Post Hold Fix

Phase 7.1 Hold Fix Iter
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-8.187 | TNS=-3369.727| WHS=0.020  | THS=0.000  |

Phase 7.1 Hold Fix Iter | Checksum: 2bdbf0259

Time (s): cpu = 00:05:28 ; elapsed = 00:02:03 . Memory (MB): peak = 3168.617 ; gain = 0.000 ; free physical = 2003 ; free virtual = 10235
Phase 7 Post Hold Fix | Checksum: 2bdbf0259

Time (s): cpu = 00:05:28 ; elapsed = 00:02:03 . Memory (MB): peak = 3168.617 ; gain = 0.000 ; free physical = 2003 ; free virtual = 10235

Phase 8 Route finalize

Router Utilization Summary
  Global Vertical Routing Utilization    = 23.7689 %
  Global Horizontal Routing Utilization  = 27.9455 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 0
    (Failed Nets is the sum of unrouted and partially routed nets)
  Number of Unrouted Nets             = 0
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0


--GLOBAL Congestion:
Utilization threshold used for congestion level computation: 0.85
Congestion Report
North Dir 1x1 Area, Max Cong = 81.0811%, No Congested Regions.
South Dir 1x1 Area, Max Cong = 94.5946%, Congestion bounded by tiles (Lower Left Tile -> Upper Right Tile):
   INT_R_X11Y23 -> INT_R_X11Y23
   INT_L_X14Y22 -> INT_L_X14Y22
   INT_L_X14Y21 -> INT_L_X14Y21
   INT_L_X14Y16 -> INT_L_X14Y16
   INT_L_X16Y13 -> INT_L_X16Y13
East Dir 4x4 Area, Max Cong = 87.3162%, Congestion bounded by tiles (Lower Left Tile -> Upper Right Tile):
   INT_L_X12Y28 -> INT_R_X15Y31
   INT_L_X12Y20 -> INT_R_X15Y23
West Dir 1x1 Area, Max Cong = 92.6471%, Congestion bounded by tiles (Lower Left Tile -> Upper Right Tile):
   INT_L_X28Y37 -> INT_L_X28Y37
   INT_R_X25Y32 -> INT_R_X25Y32

------------------------------
Reporting congestion hotspots
------------------------------
Direction: North
----------------
Congested clusters found at Level 0
Effective congestion level: 0 Aspect Ratio: 1 Sparse Ratio: 0
Direction: South
----------------
Congested clusters found at Level 0
Effective congestion level: 1 Aspect Ratio: 0.333333 Sparse Ratio: 0.75
Direction: East
----------------
Congested clusters found at Level 2
Effective congestion level: 2 Aspect Ratio: 1 Sparse Ratio: 1
Direction: West
----------------
Congested clusters found at Level 0
Effective congestion level: 1 Aspect Ratio: 0.5 Sparse Ratio: 0.5

Phase 8 Route finalize | Checksum: 2bdbf0259

Time (s): cpu = 00:05:28 ; elapsed = 00:02:03 . Memory (MB): peak = 3168.617 ; gain = 0.000 ; free physical = 2003 ; free virtual = 10235

Phase 9 Verifying routed nets

 Verification completed successfully
Phase 9 Verifying routed nets | Checksum: 2bdbf0259

Time (s): cpu = 00:05:28 ; elapsed = 00:02:03 . Memory (MB): peak = 3168.617 ; gain = 0.000 ; free physical = 2003 ; free virtual = 10235

Phase 10 Depositing Routes
Phase 10 Depositing Routes | Checksum: 2b395ff5d

Time (s): cpu = 00:05:31 ; elapsed = 00:02:04 . Memory (MB): peak = 3168.617 ; gain = 0.000 ; free physical = 2002 ; free virtual = 10233

Phase 11 Post Process Routing
Phase 11 Post Process Routing | Checksum: 2b395ff5d

Time (s): cpu = 00:05:31 ; elapsed = 00:02:04 . Memory (MB): peak = 3168.617 ; gain = 0.000 ; free physical = 2002 ; free virtual = 10233

Phase 12 Post Router Timing
INFO: [Route 35-57] Estimated Timing Summary | WNS=-8.187 | TNS=-3369.727| WHS=0.020  | THS=0.000  |

WARNING: [Route 35-328] Router estimated timing not met.
Resolution: For a complete and accurate timing signoff, report_timing_summary must be run after route_design. Alternatively, route_design can be run with the -timing_summary option to enable a complete timing signoff at the end of route_design.
Phase 12 Post Router Timing | Checksum: 2b395ff5d

Time (s): cpu = 00:05:31 ; elapsed = 00:02:04 . Memory (MB): peak = 3168.617 ; gain = 0.000 ; free physical = 2002 ; free virtual = 10233
Total Elapsed time in route_design: 124.3 secs

Phase 13 Post-Route Event Processing
Phase 13 Post-Route Event Processing | Checksum: 1680e162a

Time (s): cpu = 00:05:32 ; elapsed = 00:02:04 . Memory (MB): peak = 3168.617 ; gain = 0.000 ; free physical = 2002 ; free virtual = 10233
INFO: [Route 35-16] Router Completed Successfully
Ending Routing Task | Checksum: 1680e162a

Time (s): cpu = 00:05:32 ; elapsed = 00:02:04 . Memory (MB): peak = 3168.617 ; gain = 0.000 ; free physical = 2004 ; free virtual = 10235

Routing Is Done.
INFO: [Common 17-83] Releasing license: Implementation
813 Infos, 1 Warnings, 0 Critical Warnings and 0 Errors encountered.
route_design completed successfully
route_design: Time (s): cpu = 00:05:34 ; elapsed = 00:02:05 . Memory (MB): peak = 3168.617 ; gain = 0.000 ; free physical = 2016 ; free virtual = 10250
INFO: [Vivado 12-24828] Executing command : report_drc -file SystemTop_drc_routed.rpt -pb SystemTop_drc_routed.pb -rpx SystemTop_drc_routed.rpx
Command: report_drc -file SystemTop_drc_routed.rpt -pb SystemTop_drc_routed.pb -rpx SystemTop_drc_routed.rpx
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 2-168] The results of DRC are in file /home/moonknight/Documents/spring25/risc/RISC_2/RISC_2.runs/impl_1/SystemTop_drc_routed.rpt.
report_drc completed successfully
INFO: [Vivado 12-24828] Executing command : report_methodology -file SystemTop_methodology_drc_routed.rpt -pb SystemTop_methodology_drc_routed.pb -rpx SystemTop_methodology_drc_routed.rpx
Command: report_methodology -file SystemTop_methodology_drc_routed.rpt -pb SystemTop_methodology_drc_routed.pb -rpx SystemTop_methodology_drc_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [DRC 23-133] Running Methodology with 8 threads
INFO: [Vivado_Tcl 2-1520] The results of Report Methodology are in file /home/moonknight/Documents/spring25/risc/RISC_2/RISC_2.runs/impl_1/SystemTop_methodology_drc_routed.rpt.
report_methodology completed successfully
report_methodology: Time (s): cpu = 00:00:33 ; elapsed = 00:00:07 . Memory (MB): peak = 3168.617 ; gain = 0.000 ; free physical = 1962 ; free virtual = 10212
INFO: [Vivado 12-24828] Executing command : report_timing_summary -max_paths 10 -report_unconstrained -file SystemTop_timing_summary_routed.rpt -pb SystemTop_timing_summary_routed.pb -rpx SystemTop_timing_summary_routed.rpx -warn_on_violation 
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
CRITICAL WARNING: [Timing 38-282] The design failed to meet the timing requirements. Please see the timing summary report for details on the timing violations.
WARNING: [Timing 38-436] There are set_bus_skew constraint(s) in this design. Please run report_bus_skew to ensure that bus skew requirements are met.
INFO: [Vivado 12-24838] Running report commands "report_bus_skew, report_incremental_reuse, report_route_status" in parallel.
Running report generation with 3 threads.
INFO: [Vivado 12-24828] Executing command : report_incremental_reuse -file SystemTop_incremental_reuse_routed.rpt
INFO: [Vivado_Tcl 4-1062] Incremental flow is disabled. No incremental reuse Info to report.
INFO: [Vivado 12-24828] Executing command : report_bus_skew -warn_on_violation -file SystemTop_bus_skew_routed.rpt -pb SystemTop_bus_skew_routed.pb -rpx SystemTop_bus_skew_routed.rpx
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
INFO: [Vivado 12-24828] Executing command : report_route_status -file SystemTop_route_status.rpt -pb SystemTop_route_status.pb
INFO: [Vivado 12-24828] Executing command : report_power -file SystemTop_power_routed.rpt -pb SystemTop_power_summary_routed.pb -rpx SystemTop_power_routed.rpx
Command: report_power -file SystemTop_power_routed.rpt -pb SystemTop_power_summary_routed.pb -rpx SystemTop_power_routed.rpx
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
WARNING: [Power 33-332] Found switching activity that implies high-fanout reset nets being asserted for excessive periods of time which may result in inaccurate power analysis.
Resolution: To review and fix problems, please run Power Constraints Advisor in the GUI from Tools > Power Constraints Advisor or run report_power with the -advisory option to generate a text report.
833 Infos, 3 Warnings, 1 Critical Warnings and 0 Errors encountered.
report_power completed successfully
INFO: [Vivado 12-24828] Executing command : report_clock_utilization -file SystemTop_clock_utilization_routed.rpt
generate_parallel_reports: Time (s): cpu = 00:01:12 ; elapsed = 00:00:19 . Memory (MB): peak = 3225.250 ; gain = 56.633 ; free physical = 1749 ; free virtual = 10059
INFO: [Timing 38-480] Writing timing data to binary archive.
Write ShapeDB Complete: Time (s): cpu = 00:00:00.49 ; elapsed = 00:00:00.1 . Memory (MB): peak = 3225.250 ; gain = 0.000 ; free physical = 1736 ; free virtual = 10053
Wrote PlaceDB: Time (s): cpu = 00:00:04 ; elapsed = 00:00:02 . Memory (MB): peak = 3225.250 ; gain = 0.000 ; free physical = 1618 ; free virtual = 10008
Wrote PulsedLatchDB: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3225.250 ; gain = 0.000 ; free physical = 1618 ; free virtual = 10008
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Wrote RouteStorage: Time (s): cpu = 00:00:00.38 ; elapsed = 00:00:00.22 . Memory (MB): peak = 3225.250 ; gain = 0.000 ; free physical = 1625 ; free virtual = 10018
Wrote Netlist Cache: Time (s): cpu = 00:00:00.03 ; elapsed = 00:00:00.02 . Memory (MB): peak = 3225.250 ; gain = 0.000 ; free physical = 1625 ; free virtual = 10020
Wrote Device Cache: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3225.250 ; gain = 0.000 ; free physical = 1624 ; free virtual = 10019
Write Physdb Complete: Time (s): cpu = 00:00:05 ; elapsed = 00:00:02 . Memory (MB): peak = 3225.250 ; gain = 0.000 ; free physical = 1624 ; free virtual = 10019
INFO: [Common 17-1381] The checkpoint '/home/moonknight/Documents/spring25/risc/RISC_2/RISC_2.runs/impl_1/SystemTop_routed.dcp' has been generated.
Command: write_bitstream -force SystemTop.bit
Attempting to get a license for feature 'Implementation' and/or device 'xc7z007s'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z007s'
Running DRC as a precondition to command write_bitstream
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado 12-3199] DRC finished with 0 Errors
INFO: [Vivado 12-3200] Please refer to the DRC report (report_drc) for more information.
INFO: [Designutils 20-2272] Running write_bitstream with 8 threads.
Loading data files...
Loading site data...
Loading route data...
Processing options...
Creating bitmap...
Creating bitstream...
Writing bitstream ./SystemTop.bit...
INFO: [Vivado 12-1842] Bitgen Completed Successfully.
INFO: [Project 1-1876] WebTalk data collection is mandatory when using a ULT device. To see the specific WebTalk data collected for your design, open the usage_statistics_webtalk.html or usage_statistics_webtalk.xml file in the implementation directory.
INFO: [Common 17-83] Releasing license: Implementation
845 Infos, 3 Warnings, 1 Critical Warnings and 0 Errors encountered.
write_bitstream completed successfully
write_bitstream: Time (s): cpu = 00:00:46 ; elapsed = 00:00:15 . Memory (MB): peak = 3567.652 ; gain = 342.402 ; free physical = 1178 ; free virtual = 9503
INFO: [Common 17-206] Exiting Vivado at Sun Apr 27 20:30:27 2025...
