
mcp2562.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000188  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         000079c8  08000190  08000190  00010190  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000434  08007b58  08007b58  00017b58  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08007f8c  08007f8c  000201e4  2**0
                  CONTENTS
  4 .ARM          00000000  08007f8c  08007f8c  000201e4  2**0
                  CONTENTS
  5 .preinit_array 00000000  08007f8c  08007f8c  000201e4  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08007f8c  08007f8c  00017f8c  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  08007f90  08007f90  00017f90  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         000001e4  20000000  08007f94  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .ccmram       00000000  10000000  10000000  000201e4  2**0
                  CONTENTS
 10 .bss          00000180  200001e4  200001e4  000201e4  2**2
                  ALLOC
 11 ._user_heap_stack 00000604  20000364  20000364  000201e4  2**0
                  ALLOC
 12 .ARM.attributes 00000030  00000000  00000000  000201e4  2**0
                  CONTENTS, READONLY
 13 .debug_info   00011879  00000000  00000000  00020214  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_abbrev 000026ac  00000000  00000000  00031a8d  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_aranges 00000e68  00000000  00000000  00034140  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_ranges 00000d60  00000000  00000000  00034fa8  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_macro  0001de61  00000000  00000000  00035d08  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_line   00013274  00000000  00000000  00053b69  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .debug_str    000a90ca  00000000  00000000  00066ddd  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 20 .comment      00000050  00000000  00000000  0010fea7  2**0
                  CONTENTS, READONLY
 21 .debug_frame  00004c34  00000000  00000000  0010fef8  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

08000190 <__do_global_dtors_aux>:
 8000190:	b510      	push	{r4, lr}
 8000192:	4c05      	ldr	r4, [pc, #20]	; (80001a8 <__do_global_dtors_aux+0x18>)
 8000194:	7823      	ldrb	r3, [r4, #0]
 8000196:	b933      	cbnz	r3, 80001a6 <__do_global_dtors_aux+0x16>
 8000198:	4b04      	ldr	r3, [pc, #16]	; (80001ac <__do_global_dtors_aux+0x1c>)
 800019a:	b113      	cbz	r3, 80001a2 <__do_global_dtors_aux+0x12>
 800019c:	4804      	ldr	r0, [pc, #16]	; (80001b0 <__do_global_dtors_aux+0x20>)
 800019e:	f3af 8000 	nop.w
 80001a2:	2301      	movs	r3, #1
 80001a4:	7023      	strb	r3, [r4, #0]
 80001a6:	bd10      	pop	{r4, pc}
 80001a8:	200001e4 	.word	0x200001e4
 80001ac:	00000000 	.word	0x00000000
 80001b0:	08007b40 	.word	0x08007b40

080001b4 <frame_dummy>:
 80001b4:	b508      	push	{r3, lr}
 80001b6:	4b03      	ldr	r3, [pc, #12]	; (80001c4 <frame_dummy+0x10>)
 80001b8:	b11b      	cbz	r3, 80001c2 <frame_dummy+0xe>
 80001ba:	4903      	ldr	r1, [pc, #12]	; (80001c8 <frame_dummy+0x14>)
 80001bc:	4803      	ldr	r0, [pc, #12]	; (80001cc <frame_dummy+0x18>)
 80001be:	f3af 8000 	nop.w
 80001c2:	bd08      	pop	{r3, pc}
 80001c4:	00000000 	.word	0x00000000
 80001c8:	200001e8 	.word	0x200001e8
 80001cc:	08007b40 	.word	0x08007b40

080001d0 <strlen>:
 80001d0:	4603      	mov	r3, r0
 80001d2:	f813 2b01 	ldrb.w	r2, [r3], #1
 80001d6:	2a00      	cmp	r2, #0
 80001d8:	d1fb      	bne.n	80001d2 <strlen+0x2>
 80001da:	1a18      	subs	r0, r3, r0
 80001dc:	3801      	subs	r0, #1
 80001de:	4770      	bx	lr

080001e0 <memchr>:
 80001e0:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 80001e4:	2a10      	cmp	r2, #16
 80001e6:	db2b      	blt.n	8000240 <memchr+0x60>
 80001e8:	f010 0f07 	tst.w	r0, #7
 80001ec:	d008      	beq.n	8000200 <memchr+0x20>
 80001ee:	f810 3b01 	ldrb.w	r3, [r0], #1
 80001f2:	3a01      	subs	r2, #1
 80001f4:	428b      	cmp	r3, r1
 80001f6:	d02d      	beq.n	8000254 <memchr+0x74>
 80001f8:	f010 0f07 	tst.w	r0, #7
 80001fc:	b342      	cbz	r2, 8000250 <memchr+0x70>
 80001fe:	d1f6      	bne.n	80001ee <memchr+0xe>
 8000200:	b4f0      	push	{r4, r5, r6, r7}
 8000202:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8000206:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 800020a:	f022 0407 	bic.w	r4, r2, #7
 800020e:	f07f 0700 	mvns.w	r7, #0
 8000212:	2300      	movs	r3, #0
 8000214:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000218:	3c08      	subs	r4, #8
 800021a:	ea85 0501 	eor.w	r5, r5, r1
 800021e:	ea86 0601 	eor.w	r6, r6, r1
 8000222:	fa85 f547 	uadd8	r5, r5, r7
 8000226:	faa3 f587 	sel	r5, r3, r7
 800022a:	fa86 f647 	uadd8	r6, r6, r7
 800022e:	faa5 f687 	sel	r6, r5, r7
 8000232:	b98e      	cbnz	r6, 8000258 <memchr+0x78>
 8000234:	d1ee      	bne.n	8000214 <memchr+0x34>
 8000236:	bcf0      	pop	{r4, r5, r6, r7}
 8000238:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 800023c:	f002 0207 	and.w	r2, r2, #7
 8000240:	b132      	cbz	r2, 8000250 <memchr+0x70>
 8000242:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000246:	3a01      	subs	r2, #1
 8000248:	ea83 0301 	eor.w	r3, r3, r1
 800024c:	b113      	cbz	r3, 8000254 <memchr+0x74>
 800024e:	d1f8      	bne.n	8000242 <memchr+0x62>
 8000250:	2000      	movs	r0, #0
 8000252:	4770      	bx	lr
 8000254:	3801      	subs	r0, #1
 8000256:	4770      	bx	lr
 8000258:	2d00      	cmp	r5, #0
 800025a:	bf06      	itte	eq
 800025c:	4635      	moveq	r5, r6
 800025e:	3803      	subeq	r0, #3
 8000260:	3807      	subne	r0, #7
 8000262:	f015 0f01 	tst.w	r5, #1
 8000266:	d107      	bne.n	8000278 <memchr+0x98>
 8000268:	3001      	adds	r0, #1
 800026a:	f415 7f80 	tst.w	r5, #256	; 0x100
 800026e:	bf02      	ittt	eq
 8000270:	3001      	addeq	r0, #1
 8000272:	f415 3fc0 	tsteq.w	r5, #98304	; 0x18000
 8000276:	3001      	addeq	r0, #1
 8000278:	bcf0      	pop	{r4, r5, r6, r7}
 800027a:	3801      	subs	r0, #1
 800027c:	4770      	bx	lr
 800027e:	bf00      	nop

08000280 <__aeabi_drsub>:
 8000280:	f081 4100 	eor.w	r1, r1, #2147483648	; 0x80000000
 8000284:	e002      	b.n	800028c <__adddf3>
 8000286:	bf00      	nop

08000288 <__aeabi_dsub>:
 8000288:	f083 4300 	eor.w	r3, r3, #2147483648	; 0x80000000

0800028c <__adddf3>:
 800028c:	b530      	push	{r4, r5, lr}
 800028e:	ea4f 0441 	mov.w	r4, r1, lsl #1
 8000292:	ea4f 0543 	mov.w	r5, r3, lsl #1
 8000296:	ea94 0f05 	teq	r4, r5
 800029a:	bf08      	it	eq
 800029c:	ea90 0f02 	teqeq	r0, r2
 80002a0:	bf1f      	itttt	ne
 80002a2:	ea54 0c00 	orrsne.w	ip, r4, r0
 80002a6:	ea55 0c02 	orrsne.w	ip, r5, r2
 80002aa:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 80002ae:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80002b2:	f000 80e2 	beq.w	800047a <__adddf3+0x1ee>
 80002b6:	ea4f 5454 	mov.w	r4, r4, lsr #21
 80002ba:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 80002be:	bfb8      	it	lt
 80002c0:	426d      	neglt	r5, r5
 80002c2:	dd0c      	ble.n	80002de <__adddf3+0x52>
 80002c4:	442c      	add	r4, r5
 80002c6:	ea80 0202 	eor.w	r2, r0, r2
 80002ca:	ea81 0303 	eor.w	r3, r1, r3
 80002ce:	ea82 0000 	eor.w	r0, r2, r0
 80002d2:	ea83 0101 	eor.w	r1, r3, r1
 80002d6:	ea80 0202 	eor.w	r2, r0, r2
 80002da:	ea81 0303 	eor.w	r3, r1, r3
 80002de:	2d36      	cmp	r5, #54	; 0x36
 80002e0:	bf88      	it	hi
 80002e2:	bd30      	pophi	{r4, r5, pc}
 80002e4:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 80002e8:	ea4f 3101 	mov.w	r1, r1, lsl #12
 80002ec:	f44f 1c80 	mov.w	ip, #1048576	; 0x100000
 80002f0:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 80002f4:	d002      	beq.n	80002fc <__adddf3+0x70>
 80002f6:	4240      	negs	r0, r0
 80002f8:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80002fc:	f013 4f00 	tst.w	r3, #2147483648	; 0x80000000
 8000300:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000304:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 8000308:	d002      	beq.n	8000310 <__adddf3+0x84>
 800030a:	4252      	negs	r2, r2
 800030c:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000310:	ea94 0f05 	teq	r4, r5
 8000314:	f000 80a7 	beq.w	8000466 <__adddf3+0x1da>
 8000318:	f1a4 0401 	sub.w	r4, r4, #1
 800031c:	f1d5 0e20 	rsbs	lr, r5, #32
 8000320:	db0d      	blt.n	800033e <__adddf3+0xb2>
 8000322:	fa02 fc0e 	lsl.w	ip, r2, lr
 8000326:	fa22 f205 	lsr.w	r2, r2, r5
 800032a:	1880      	adds	r0, r0, r2
 800032c:	f141 0100 	adc.w	r1, r1, #0
 8000330:	fa03 f20e 	lsl.w	r2, r3, lr
 8000334:	1880      	adds	r0, r0, r2
 8000336:	fa43 f305 	asr.w	r3, r3, r5
 800033a:	4159      	adcs	r1, r3
 800033c:	e00e      	b.n	800035c <__adddf3+0xd0>
 800033e:	f1a5 0520 	sub.w	r5, r5, #32
 8000342:	f10e 0e20 	add.w	lr, lr, #32
 8000346:	2a01      	cmp	r2, #1
 8000348:	fa03 fc0e 	lsl.w	ip, r3, lr
 800034c:	bf28      	it	cs
 800034e:	f04c 0c02 	orrcs.w	ip, ip, #2
 8000352:	fa43 f305 	asr.w	r3, r3, r5
 8000356:	18c0      	adds	r0, r0, r3
 8000358:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 800035c:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 8000360:	d507      	bpl.n	8000372 <__adddf3+0xe6>
 8000362:	f04f 0e00 	mov.w	lr, #0
 8000366:	f1dc 0c00 	rsbs	ip, ip, #0
 800036a:	eb7e 0000 	sbcs.w	r0, lr, r0
 800036e:	eb6e 0101 	sbc.w	r1, lr, r1
 8000372:	f5b1 1f80 	cmp.w	r1, #1048576	; 0x100000
 8000376:	d31b      	bcc.n	80003b0 <__adddf3+0x124>
 8000378:	f5b1 1f00 	cmp.w	r1, #2097152	; 0x200000
 800037c:	d30c      	bcc.n	8000398 <__adddf3+0x10c>
 800037e:	0849      	lsrs	r1, r1, #1
 8000380:	ea5f 0030 	movs.w	r0, r0, rrx
 8000384:	ea4f 0c3c 	mov.w	ip, ip, rrx
 8000388:	f104 0401 	add.w	r4, r4, #1
 800038c:	ea4f 5244 	mov.w	r2, r4, lsl #21
 8000390:	f512 0f80 	cmn.w	r2, #4194304	; 0x400000
 8000394:	f080 809a 	bcs.w	80004cc <__adddf3+0x240>
 8000398:	f1bc 4f00 	cmp.w	ip, #2147483648	; 0x80000000
 800039c:	bf08      	it	eq
 800039e:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80003a2:	f150 0000 	adcs.w	r0, r0, #0
 80003a6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80003aa:	ea41 0105 	orr.w	r1, r1, r5
 80003ae:	bd30      	pop	{r4, r5, pc}
 80003b0:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 80003b4:	4140      	adcs	r0, r0
 80003b6:	eb41 0101 	adc.w	r1, r1, r1
 80003ba:	3c01      	subs	r4, #1
 80003bc:	bf28      	it	cs
 80003be:	f5b1 1f80 	cmpcs.w	r1, #1048576	; 0x100000
 80003c2:	d2e9      	bcs.n	8000398 <__adddf3+0x10c>
 80003c4:	f091 0f00 	teq	r1, #0
 80003c8:	bf04      	itt	eq
 80003ca:	4601      	moveq	r1, r0
 80003cc:	2000      	moveq	r0, #0
 80003ce:	fab1 f381 	clz	r3, r1
 80003d2:	bf08      	it	eq
 80003d4:	3320      	addeq	r3, #32
 80003d6:	f1a3 030b 	sub.w	r3, r3, #11
 80003da:	f1b3 0220 	subs.w	r2, r3, #32
 80003de:	da0c      	bge.n	80003fa <__adddf3+0x16e>
 80003e0:	320c      	adds	r2, #12
 80003e2:	dd08      	ble.n	80003f6 <__adddf3+0x16a>
 80003e4:	f102 0c14 	add.w	ip, r2, #20
 80003e8:	f1c2 020c 	rsb	r2, r2, #12
 80003ec:	fa01 f00c 	lsl.w	r0, r1, ip
 80003f0:	fa21 f102 	lsr.w	r1, r1, r2
 80003f4:	e00c      	b.n	8000410 <__adddf3+0x184>
 80003f6:	f102 0214 	add.w	r2, r2, #20
 80003fa:	bfd8      	it	le
 80003fc:	f1c2 0c20 	rsble	ip, r2, #32
 8000400:	fa01 f102 	lsl.w	r1, r1, r2
 8000404:	fa20 fc0c 	lsr.w	ip, r0, ip
 8000408:	bfdc      	itt	le
 800040a:	ea41 010c 	orrle.w	r1, r1, ip
 800040e:	4090      	lslle	r0, r2
 8000410:	1ae4      	subs	r4, r4, r3
 8000412:	bfa2      	ittt	ge
 8000414:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 8000418:	4329      	orrge	r1, r5
 800041a:	bd30      	popge	{r4, r5, pc}
 800041c:	ea6f 0404 	mvn.w	r4, r4
 8000420:	3c1f      	subs	r4, #31
 8000422:	da1c      	bge.n	800045e <__adddf3+0x1d2>
 8000424:	340c      	adds	r4, #12
 8000426:	dc0e      	bgt.n	8000446 <__adddf3+0x1ba>
 8000428:	f104 0414 	add.w	r4, r4, #20
 800042c:	f1c4 0220 	rsb	r2, r4, #32
 8000430:	fa20 f004 	lsr.w	r0, r0, r4
 8000434:	fa01 f302 	lsl.w	r3, r1, r2
 8000438:	ea40 0003 	orr.w	r0, r0, r3
 800043c:	fa21 f304 	lsr.w	r3, r1, r4
 8000440:	ea45 0103 	orr.w	r1, r5, r3
 8000444:	bd30      	pop	{r4, r5, pc}
 8000446:	f1c4 040c 	rsb	r4, r4, #12
 800044a:	f1c4 0220 	rsb	r2, r4, #32
 800044e:	fa20 f002 	lsr.w	r0, r0, r2
 8000452:	fa01 f304 	lsl.w	r3, r1, r4
 8000456:	ea40 0003 	orr.w	r0, r0, r3
 800045a:	4629      	mov	r1, r5
 800045c:	bd30      	pop	{r4, r5, pc}
 800045e:	fa21 f004 	lsr.w	r0, r1, r4
 8000462:	4629      	mov	r1, r5
 8000464:	bd30      	pop	{r4, r5, pc}
 8000466:	f094 0f00 	teq	r4, #0
 800046a:	f483 1380 	eor.w	r3, r3, #1048576	; 0x100000
 800046e:	bf06      	itte	eq
 8000470:	f481 1180 	eoreq.w	r1, r1, #1048576	; 0x100000
 8000474:	3401      	addeq	r4, #1
 8000476:	3d01      	subne	r5, #1
 8000478:	e74e      	b.n	8000318 <__adddf3+0x8c>
 800047a:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 800047e:	bf18      	it	ne
 8000480:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 8000484:	d029      	beq.n	80004da <__adddf3+0x24e>
 8000486:	ea94 0f05 	teq	r4, r5
 800048a:	bf08      	it	eq
 800048c:	ea90 0f02 	teqeq	r0, r2
 8000490:	d005      	beq.n	800049e <__adddf3+0x212>
 8000492:	ea54 0c00 	orrs.w	ip, r4, r0
 8000496:	bf04      	itt	eq
 8000498:	4619      	moveq	r1, r3
 800049a:	4610      	moveq	r0, r2
 800049c:	bd30      	pop	{r4, r5, pc}
 800049e:	ea91 0f03 	teq	r1, r3
 80004a2:	bf1e      	ittt	ne
 80004a4:	2100      	movne	r1, #0
 80004a6:	2000      	movne	r0, #0
 80004a8:	bd30      	popne	{r4, r5, pc}
 80004aa:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 80004ae:	d105      	bne.n	80004bc <__adddf3+0x230>
 80004b0:	0040      	lsls	r0, r0, #1
 80004b2:	4149      	adcs	r1, r1
 80004b4:	bf28      	it	cs
 80004b6:	f041 4100 	orrcs.w	r1, r1, #2147483648	; 0x80000000
 80004ba:	bd30      	pop	{r4, r5, pc}
 80004bc:	f514 0480 	adds.w	r4, r4, #4194304	; 0x400000
 80004c0:	bf3c      	itt	cc
 80004c2:	f501 1180 	addcc.w	r1, r1, #1048576	; 0x100000
 80004c6:	bd30      	popcc	{r4, r5, pc}
 80004c8:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 80004cc:	f045 41fe 	orr.w	r1, r5, #2130706432	; 0x7f000000
 80004d0:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 80004d4:	f04f 0000 	mov.w	r0, #0
 80004d8:	bd30      	pop	{r4, r5, pc}
 80004da:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80004de:	bf1a      	itte	ne
 80004e0:	4619      	movne	r1, r3
 80004e2:	4610      	movne	r0, r2
 80004e4:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 80004e8:	bf1c      	itt	ne
 80004ea:	460b      	movne	r3, r1
 80004ec:	4602      	movne	r2, r0
 80004ee:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80004f2:	bf06      	itte	eq
 80004f4:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 80004f8:	ea91 0f03 	teqeq	r1, r3
 80004fc:	f441 2100 	orrne.w	r1, r1, #524288	; 0x80000
 8000500:	bd30      	pop	{r4, r5, pc}
 8000502:	bf00      	nop

08000504 <__aeabi_ui2d>:
 8000504:	f090 0f00 	teq	r0, #0
 8000508:	bf04      	itt	eq
 800050a:	2100      	moveq	r1, #0
 800050c:	4770      	bxeq	lr
 800050e:	b530      	push	{r4, r5, lr}
 8000510:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000514:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000518:	f04f 0500 	mov.w	r5, #0
 800051c:	f04f 0100 	mov.w	r1, #0
 8000520:	e750      	b.n	80003c4 <__adddf3+0x138>
 8000522:	bf00      	nop

08000524 <__aeabi_i2d>:
 8000524:	f090 0f00 	teq	r0, #0
 8000528:	bf04      	itt	eq
 800052a:	2100      	moveq	r1, #0
 800052c:	4770      	bxeq	lr
 800052e:	b530      	push	{r4, r5, lr}
 8000530:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000534:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000538:	f010 4500 	ands.w	r5, r0, #2147483648	; 0x80000000
 800053c:	bf48      	it	mi
 800053e:	4240      	negmi	r0, r0
 8000540:	f04f 0100 	mov.w	r1, #0
 8000544:	e73e      	b.n	80003c4 <__adddf3+0x138>
 8000546:	bf00      	nop

08000548 <__aeabi_f2d>:
 8000548:	0042      	lsls	r2, r0, #1
 800054a:	ea4f 01e2 	mov.w	r1, r2, asr #3
 800054e:	ea4f 0131 	mov.w	r1, r1, rrx
 8000552:	ea4f 7002 	mov.w	r0, r2, lsl #28
 8000556:	bf1f      	itttt	ne
 8000558:	f012 437f 	andsne.w	r3, r2, #4278190080	; 0xff000000
 800055c:	f093 4f7f 	teqne	r3, #4278190080	; 0xff000000
 8000560:	f081 5160 	eorne.w	r1, r1, #939524096	; 0x38000000
 8000564:	4770      	bxne	lr
 8000566:	f032 427f 	bics.w	r2, r2, #4278190080	; 0xff000000
 800056a:	bf08      	it	eq
 800056c:	4770      	bxeq	lr
 800056e:	f093 4f7f 	teq	r3, #4278190080	; 0xff000000
 8000572:	bf04      	itt	eq
 8000574:	f441 2100 	orreq.w	r1, r1, #524288	; 0x80000
 8000578:	4770      	bxeq	lr
 800057a:	b530      	push	{r4, r5, lr}
 800057c:	f44f 7460 	mov.w	r4, #896	; 0x380
 8000580:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 8000584:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 8000588:	e71c      	b.n	80003c4 <__adddf3+0x138>
 800058a:	bf00      	nop

0800058c <__aeabi_ul2d>:
 800058c:	ea50 0201 	orrs.w	r2, r0, r1
 8000590:	bf08      	it	eq
 8000592:	4770      	bxeq	lr
 8000594:	b530      	push	{r4, r5, lr}
 8000596:	f04f 0500 	mov.w	r5, #0
 800059a:	e00a      	b.n	80005b2 <__aeabi_l2d+0x16>

0800059c <__aeabi_l2d>:
 800059c:	ea50 0201 	orrs.w	r2, r0, r1
 80005a0:	bf08      	it	eq
 80005a2:	4770      	bxeq	lr
 80005a4:	b530      	push	{r4, r5, lr}
 80005a6:	f011 4500 	ands.w	r5, r1, #2147483648	; 0x80000000
 80005aa:	d502      	bpl.n	80005b2 <__aeabi_l2d+0x16>
 80005ac:	4240      	negs	r0, r0
 80005ae:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80005b2:	f44f 6480 	mov.w	r4, #1024	; 0x400
 80005b6:	f104 0432 	add.w	r4, r4, #50	; 0x32
 80005ba:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 80005be:	f43f aed8 	beq.w	8000372 <__adddf3+0xe6>
 80005c2:	f04f 0203 	mov.w	r2, #3
 80005c6:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80005ca:	bf18      	it	ne
 80005cc:	3203      	addne	r2, #3
 80005ce:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80005d2:	bf18      	it	ne
 80005d4:	3203      	addne	r2, #3
 80005d6:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 80005da:	f1c2 0320 	rsb	r3, r2, #32
 80005de:	fa00 fc03 	lsl.w	ip, r0, r3
 80005e2:	fa20 f002 	lsr.w	r0, r0, r2
 80005e6:	fa01 fe03 	lsl.w	lr, r1, r3
 80005ea:	ea40 000e 	orr.w	r0, r0, lr
 80005ee:	fa21 f102 	lsr.w	r1, r1, r2
 80005f2:	4414      	add	r4, r2
 80005f4:	e6bd      	b.n	8000372 <__adddf3+0xe6>
 80005f6:	bf00      	nop

080005f8 <__aeabi_dmul>:
 80005f8:	b570      	push	{r4, r5, r6, lr}
 80005fa:	f04f 0cff 	mov.w	ip, #255	; 0xff
 80005fe:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 8000602:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 8000606:	bf1d      	ittte	ne
 8000608:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 800060c:	ea94 0f0c 	teqne	r4, ip
 8000610:	ea95 0f0c 	teqne	r5, ip
 8000614:	f000 f8de 	bleq	80007d4 <__aeabi_dmul+0x1dc>
 8000618:	442c      	add	r4, r5
 800061a:	ea81 0603 	eor.w	r6, r1, r3
 800061e:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 8000622:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 8000626:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 800062a:	bf18      	it	ne
 800062c:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 8000630:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000634:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8000638:	d038      	beq.n	80006ac <__aeabi_dmul+0xb4>
 800063a:	fba0 ce02 	umull	ip, lr, r0, r2
 800063e:	f04f 0500 	mov.w	r5, #0
 8000642:	fbe1 e502 	umlal	lr, r5, r1, r2
 8000646:	f006 4200 	and.w	r2, r6, #2147483648	; 0x80000000
 800064a:	fbe0 e503 	umlal	lr, r5, r0, r3
 800064e:	f04f 0600 	mov.w	r6, #0
 8000652:	fbe1 5603 	umlal	r5, r6, r1, r3
 8000656:	f09c 0f00 	teq	ip, #0
 800065a:	bf18      	it	ne
 800065c:	f04e 0e01 	orrne.w	lr, lr, #1
 8000660:	f1a4 04ff 	sub.w	r4, r4, #255	; 0xff
 8000664:	f5b6 7f00 	cmp.w	r6, #512	; 0x200
 8000668:	f564 7440 	sbc.w	r4, r4, #768	; 0x300
 800066c:	d204      	bcs.n	8000678 <__aeabi_dmul+0x80>
 800066e:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 8000672:	416d      	adcs	r5, r5
 8000674:	eb46 0606 	adc.w	r6, r6, r6
 8000678:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 800067c:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 8000680:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 8000684:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 8000688:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 800068c:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 8000690:	bf88      	it	hi
 8000692:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 8000696:	d81e      	bhi.n	80006d6 <__aeabi_dmul+0xde>
 8000698:	f1be 4f00 	cmp.w	lr, #2147483648	; 0x80000000
 800069c:	bf08      	it	eq
 800069e:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 80006a2:	f150 0000 	adcs.w	r0, r0, #0
 80006a6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80006aa:	bd70      	pop	{r4, r5, r6, pc}
 80006ac:	f006 4600 	and.w	r6, r6, #2147483648	; 0x80000000
 80006b0:	ea46 0101 	orr.w	r1, r6, r1
 80006b4:	ea40 0002 	orr.w	r0, r0, r2
 80006b8:	ea81 0103 	eor.w	r1, r1, r3
 80006bc:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 80006c0:	bfc2      	ittt	gt
 80006c2:	ebd4 050c 	rsbsgt	r5, r4, ip
 80006c6:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80006ca:	bd70      	popgt	{r4, r5, r6, pc}
 80006cc:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 80006d0:	f04f 0e00 	mov.w	lr, #0
 80006d4:	3c01      	subs	r4, #1
 80006d6:	f300 80ab 	bgt.w	8000830 <__aeabi_dmul+0x238>
 80006da:	f114 0f36 	cmn.w	r4, #54	; 0x36
 80006de:	bfde      	ittt	le
 80006e0:	2000      	movle	r0, #0
 80006e2:	f001 4100 	andle.w	r1, r1, #2147483648	; 0x80000000
 80006e6:	bd70      	pople	{r4, r5, r6, pc}
 80006e8:	f1c4 0400 	rsb	r4, r4, #0
 80006ec:	3c20      	subs	r4, #32
 80006ee:	da35      	bge.n	800075c <__aeabi_dmul+0x164>
 80006f0:	340c      	adds	r4, #12
 80006f2:	dc1b      	bgt.n	800072c <__aeabi_dmul+0x134>
 80006f4:	f104 0414 	add.w	r4, r4, #20
 80006f8:	f1c4 0520 	rsb	r5, r4, #32
 80006fc:	fa00 f305 	lsl.w	r3, r0, r5
 8000700:	fa20 f004 	lsr.w	r0, r0, r4
 8000704:	fa01 f205 	lsl.w	r2, r1, r5
 8000708:	ea40 0002 	orr.w	r0, r0, r2
 800070c:	f001 4200 	and.w	r2, r1, #2147483648	; 0x80000000
 8000710:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 8000714:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 8000718:	fa21 f604 	lsr.w	r6, r1, r4
 800071c:	eb42 0106 	adc.w	r1, r2, r6
 8000720:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000724:	bf08      	it	eq
 8000726:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800072a:	bd70      	pop	{r4, r5, r6, pc}
 800072c:	f1c4 040c 	rsb	r4, r4, #12
 8000730:	f1c4 0520 	rsb	r5, r4, #32
 8000734:	fa00 f304 	lsl.w	r3, r0, r4
 8000738:	fa20 f005 	lsr.w	r0, r0, r5
 800073c:	fa01 f204 	lsl.w	r2, r1, r4
 8000740:	ea40 0002 	orr.w	r0, r0, r2
 8000744:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000748:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 800074c:	f141 0100 	adc.w	r1, r1, #0
 8000750:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000754:	bf08      	it	eq
 8000756:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800075a:	bd70      	pop	{r4, r5, r6, pc}
 800075c:	f1c4 0520 	rsb	r5, r4, #32
 8000760:	fa00 f205 	lsl.w	r2, r0, r5
 8000764:	ea4e 0e02 	orr.w	lr, lr, r2
 8000768:	fa20 f304 	lsr.w	r3, r0, r4
 800076c:	fa01 f205 	lsl.w	r2, r1, r5
 8000770:	ea43 0302 	orr.w	r3, r3, r2
 8000774:	fa21 f004 	lsr.w	r0, r1, r4
 8000778:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 800077c:	fa21 f204 	lsr.w	r2, r1, r4
 8000780:	ea20 0002 	bic.w	r0, r0, r2
 8000784:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 8000788:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 800078c:	bf08      	it	eq
 800078e:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 8000792:	bd70      	pop	{r4, r5, r6, pc}
 8000794:	f094 0f00 	teq	r4, #0
 8000798:	d10f      	bne.n	80007ba <__aeabi_dmul+0x1c2>
 800079a:	f001 4600 	and.w	r6, r1, #2147483648	; 0x80000000
 800079e:	0040      	lsls	r0, r0, #1
 80007a0:	eb41 0101 	adc.w	r1, r1, r1
 80007a4:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 80007a8:	bf08      	it	eq
 80007aa:	3c01      	subeq	r4, #1
 80007ac:	d0f7      	beq.n	800079e <__aeabi_dmul+0x1a6>
 80007ae:	ea41 0106 	orr.w	r1, r1, r6
 80007b2:	f095 0f00 	teq	r5, #0
 80007b6:	bf18      	it	ne
 80007b8:	4770      	bxne	lr
 80007ba:	f003 4600 	and.w	r6, r3, #2147483648	; 0x80000000
 80007be:	0052      	lsls	r2, r2, #1
 80007c0:	eb43 0303 	adc.w	r3, r3, r3
 80007c4:	f413 1f80 	tst.w	r3, #1048576	; 0x100000
 80007c8:	bf08      	it	eq
 80007ca:	3d01      	subeq	r5, #1
 80007cc:	d0f7      	beq.n	80007be <__aeabi_dmul+0x1c6>
 80007ce:	ea43 0306 	orr.w	r3, r3, r6
 80007d2:	4770      	bx	lr
 80007d4:	ea94 0f0c 	teq	r4, ip
 80007d8:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80007dc:	bf18      	it	ne
 80007de:	ea95 0f0c 	teqne	r5, ip
 80007e2:	d00c      	beq.n	80007fe <__aeabi_dmul+0x206>
 80007e4:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80007e8:	bf18      	it	ne
 80007ea:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80007ee:	d1d1      	bne.n	8000794 <__aeabi_dmul+0x19c>
 80007f0:	ea81 0103 	eor.w	r1, r1, r3
 80007f4:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 80007f8:	f04f 0000 	mov.w	r0, #0
 80007fc:	bd70      	pop	{r4, r5, r6, pc}
 80007fe:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000802:	bf06      	itte	eq
 8000804:	4610      	moveq	r0, r2
 8000806:	4619      	moveq	r1, r3
 8000808:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800080c:	d019      	beq.n	8000842 <__aeabi_dmul+0x24a>
 800080e:	ea94 0f0c 	teq	r4, ip
 8000812:	d102      	bne.n	800081a <__aeabi_dmul+0x222>
 8000814:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 8000818:	d113      	bne.n	8000842 <__aeabi_dmul+0x24a>
 800081a:	ea95 0f0c 	teq	r5, ip
 800081e:	d105      	bne.n	800082c <__aeabi_dmul+0x234>
 8000820:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 8000824:	bf1c      	itt	ne
 8000826:	4610      	movne	r0, r2
 8000828:	4619      	movne	r1, r3
 800082a:	d10a      	bne.n	8000842 <__aeabi_dmul+0x24a>
 800082c:	ea81 0103 	eor.w	r1, r1, r3
 8000830:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000834:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 8000838:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 800083c:	f04f 0000 	mov.w	r0, #0
 8000840:	bd70      	pop	{r4, r5, r6, pc}
 8000842:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 8000846:	f441 0178 	orr.w	r1, r1, #16252928	; 0xf80000
 800084a:	bd70      	pop	{r4, r5, r6, pc}

0800084c <__aeabi_ddiv>:
 800084c:	b570      	push	{r4, r5, r6, lr}
 800084e:	f04f 0cff 	mov.w	ip, #255	; 0xff
 8000852:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 8000856:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 800085a:	bf1d      	ittte	ne
 800085c:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 8000860:	ea94 0f0c 	teqne	r4, ip
 8000864:	ea95 0f0c 	teqne	r5, ip
 8000868:	f000 f8a7 	bleq	80009ba <__aeabi_ddiv+0x16e>
 800086c:	eba4 0405 	sub.w	r4, r4, r5
 8000870:	ea81 0e03 	eor.w	lr, r1, r3
 8000874:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000878:	ea4f 3101 	mov.w	r1, r1, lsl #12
 800087c:	f000 8088 	beq.w	8000990 <__aeabi_ddiv+0x144>
 8000880:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000884:	f04f 5580 	mov.w	r5, #268435456	; 0x10000000
 8000888:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 800088c:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 8000890:	ea4f 2202 	mov.w	r2, r2, lsl #8
 8000894:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 8000898:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 800089c:	ea4f 2600 	mov.w	r6, r0, lsl #8
 80008a0:	f00e 4100 	and.w	r1, lr, #2147483648	; 0x80000000
 80008a4:	429d      	cmp	r5, r3
 80008a6:	bf08      	it	eq
 80008a8:	4296      	cmpeq	r6, r2
 80008aa:	f144 04fd 	adc.w	r4, r4, #253	; 0xfd
 80008ae:	f504 7440 	add.w	r4, r4, #768	; 0x300
 80008b2:	d202      	bcs.n	80008ba <__aeabi_ddiv+0x6e>
 80008b4:	085b      	lsrs	r3, r3, #1
 80008b6:	ea4f 0232 	mov.w	r2, r2, rrx
 80008ba:	1ab6      	subs	r6, r6, r2
 80008bc:	eb65 0503 	sbc.w	r5, r5, r3
 80008c0:	085b      	lsrs	r3, r3, #1
 80008c2:	ea4f 0232 	mov.w	r2, r2, rrx
 80008c6:	f44f 1080 	mov.w	r0, #1048576	; 0x100000
 80008ca:	f44f 2c00 	mov.w	ip, #524288	; 0x80000
 80008ce:	ebb6 0e02 	subs.w	lr, r6, r2
 80008d2:	eb75 0e03 	sbcs.w	lr, r5, r3
 80008d6:	bf22      	ittt	cs
 80008d8:	1ab6      	subcs	r6, r6, r2
 80008da:	4675      	movcs	r5, lr
 80008dc:	ea40 000c 	orrcs.w	r0, r0, ip
 80008e0:	085b      	lsrs	r3, r3, #1
 80008e2:	ea4f 0232 	mov.w	r2, r2, rrx
 80008e6:	ebb6 0e02 	subs.w	lr, r6, r2
 80008ea:	eb75 0e03 	sbcs.w	lr, r5, r3
 80008ee:	bf22      	ittt	cs
 80008f0:	1ab6      	subcs	r6, r6, r2
 80008f2:	4675      	movcs	r5, lr
 80008f4:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 80008f8:	085b      	lsrs	r3, r3, #1
 80008fa:	ea4f 0232 	mov.w	r2, r2, rrx
 80008fe:	ebb6 0e02 	subs.w	lr, r6, r2
 8000902:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000906:	bf22      	ittt	cs
 8000908:	1ab6      	subcs	r6, r6, r2
 800090a:	4675      	movcs	r5, lr
 800090c:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 8000910:	085b      	lsrs	r3, r3, #1
 8000912:	ea4f 0232 	mov.w	r2, r2, rrx
 8000916:	ebb6 0e02 	subs.w	lr, r6, r2
 800091a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800091e:	bf22      	ittt	cs
 8000920:	1ab6      	subcs	r6, r6, r2
 8000922:	4675      	movcs	r5, lr
 8000924:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 8000928:	ea55 0e06 	orrs.w	lr, r5, r6
 800092c:	d018      	beq.n	8000960 <__aeabi_ddiv+0x114>
 800092e:	ea4f 1505 	mov.w	r5, r5, lsl #4
 8000932:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 8000936:	ea4f 1606 	mov.w	r6, r6, lsl #4
 800093a:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 800093e:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 8000942:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 8000946:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 800094a:	d1c0      	bne.n	80008ce <__aeabi_ddiv+0x82>
 800094c:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000950:	d10b      	bne.n	800096a <__aeabi_ddiv+0x11e>
 8000952:	ea41 0100 	orr.w	r1, r1, r0
 8000956:	f04f 0000 	mov.w	r0, #0
 800095a:	f04f 4c00 	mov.w	ip, #2147483648	; 0x80000000
 800095e:	e7b6      	b.n	80008ce <__aeabi_ddiv+0x82>
 8000960:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000964:	bf04      	itt	eq
 8000966:	4301      	orreq	r1, r0
 8000968:	2000      	moveq	r0, #0
 800096a:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 800096e:	bf88      	it	hi
 8000970:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 8000974:	f63f aeaf 	bhi.w	80006d6 <__aeabi_dmul+0xde>
 8000978:	ebb5 0c03 	subs.w	ip, r5, r3
 800097c:	bf04      	itt	eq
 800097e:	ebb6 0c02 	subseq.w	ip, r6, r2
 8000982:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 8000986:	f150 0000 	adcs.w	r0, r0, #0
 800098a:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800098e:	bd70      	pop	{r4, r5, r6, pc}
 8000990:	f00e 4e00 	and.w	lr, lr, #2147483648	; 0x80000000
 8000994:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 8000998:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 800099c:	bfc2      	ittt	gt
 800099e:	ebd4 050c 	rsbsgt	r5, r4, ip
 80009a2:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80009a6:	bd70      	popgt	{r4, r5, r6, pc}
 80009a8:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 80009ac:	f04f 0e00 	mov.w	lr, #0
 80009b0:	3c01      	subs	r4, #1
 80009b2:	e690      	b.n	80006d6 <__aeabi_dmul+0xde>
 80009b4:	ea45 0e06 	orr.w	lr, r5, r6
 80009b8:	e68d      	b.n	80006d6 <__aeabi_dmul+0xde>
 80009ba:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80009be:	ea94 0f0c 	teq	r4, ip
 80009c2:	bf08      	it	eq
 80009c4:	ea95 0f0c 	teqeq	r5, ip
 80009c8:	f43f af3b 	beq.w	8000842 <__aeabi_dmul+0x24a>
 80009cc:	ea94 0f0c 	teq	r4, ip
 80009d0:	d10a      	bne.n	80009e8 <__aeabi_ddiv+0x19c>
 80009d2:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80009d6:	f47f af34 	bne.w	8000842 <__aeabi_dmul+0x24a>
 80009da:	ea95 0f0c 	teq	r5, ip
 80009de:	f47f af25 	bne.w	800082c <__aeabi_dmul+0x234>
 80009e2:	4610      	mov	r0, r2
 80009e4:	4619      	mov	r1, r3
 80009e6:	e72c      	b.n	8000842 <__aeabi_dmul+0x24a>
 80009e8:	ea95 0f0c 	teq	r5, ip
 80009ec:	d106      	bne.n	80009fc <__aeabi_ddiv+0x1b0>
 80009ee:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 80009f2:	f43f aefd 	beq.w	80007f0 <__aeabi_dmul+0x1f8>
 80009f6:	4610      	mov	r0, r2
 80009f8:	4619      	mov	r1, r3
 80009fa:	e722      	b.n	8000842 <__aeabi_dmul+0x24a>
 80009fc:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000a00:	bf18      	it	ne
 8000a02:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8000a06:	f47f aec5 	bne.w	8000794 <__aeabi_dmul+0x19c>
 8000a0a:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 8000a0e:	f47f af0d 	bne.w	800082c <__aeabi_dmul+0x234>
 8000a12:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 8000a16:	f47f aeeb 	bne.w	80007f0 <__aeabi_dmul+0x1f8>
 8000a1a:	e712      	b.n	8000842 <__aeabi_dmul+0x24a>

08000a1c <__gedf2>:
 8000a1c:	f04f 3cff 	mov.w	ip, #4294967295
 8000a20:	e006      	b.n	8000a30 <__cmpdf2+0x4>
 8000a22:	bf00      	nop

08000a24 <__ledf2>:
 8000a24:	f04f 0c01 	mov.w	ip, #1
 8000a28:	e002      	b.n	8000a30 <__cmpdf2+0x4>
 8000a2a:	bf00      	nop

08000a2c <__cmpdf2>:
 8000a2c:	f04f 0c01 	mov.w	ip, #1
 8000a30:	f84d cd04 	str.w	ip, [sp, #-4]!
 8000a34:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a38:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a3c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a40:	bf18      	it	ne
 8000a42:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
 8000a46:	d01b      	beq.n	8000a80 <__cmpdf2+0x54>
 8000a48:	b001      	add	sp, #4
 8000a4a:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
 8000a4e:	bf0c      	ite	eq
 8000a50:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
 8000a54:	ea91 0f03 	teqne	r1, r3
 8000a58:	bf02      	ittt	eq
 8000a5a:	ea90 0f02 	teqeq	r0, r2
 8000a5e:	2000      	moveq	r0, #0
 8000a60:	4770      	bxeq	lr
 8000a62:	f110 0f00 	cmn.w	r0, #0
 8000a66:	ea91 0f03 	teq	r1, r3
 8000a6a:	bf58      	it	pl
 8000a6c:	4299      	cmppl	r1, r3
 8000a6e:	bf08      	it	eq
 8000a70:	4290      	cmpeq	r0, r2
 8000a72:	bf2c      	ite	cs
 8000a74:	17d8      	asrcs	r0, r3, #31
 8000a76:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
 8000a7a:	f040 0001 	orr.w	r0, r0, #1
 8000a7e:	4770      	bx	lr
 8000a80:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a84:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a88:	d102      	bne.n	8000a90 <__cmpdf2+0x64>
 8000a8a:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000a8e:	d107      	bne.n	8000aa0 <__cmpdf2+0x74>
 8000a90:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a94:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a98:	d1d6      	bne.n	8000a48 <__cmpdf2+0x1c>
 8000a9a:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000a9e:	d0d3      	beq.n	8000a48 <__cmpdf2+0x1c>
 8000aa0:	f85d 0b04 	ldr.w	r0, [sp], #4
 8000aa4:	4770      	bx	lr
 8000aa6:	bf00      	nop

08000aa8 <__aeabi_cdrcmple>:
 8000aa8:	4684      	mov	ip, r0
 8000aaa:	4610      	mov	r0, r2
 8000aac:	4662      	mov	r2, ip
 8000aae:	468c      	mov	ip, r1
 8000ab0:	4619      	mov	r1, r3
 8000ab2:	4663      	mov	r3, ip
 8000ab4:	e000      	b.n	8000ab8 <__aeabi_cdcmpeq>
 8000ab6:	bf00      	nop

08000ab8 <__aeabi_cdcmpeq>:
 8000ab8:	b501      	push	{r0, lr}
 8000aba:	f7ff ffb7 	bl	8000a2c <__cmpdf2>
 8000abe:	2800      	cmp	r0, #0
 8000ac0:	bf48      	it	mi
 8000ac2:	f110 0f00 	cmnmi.w	r0, #0
 8000ac6:	bd01      	pop	{r0, pc}

08000ac8 <__aeabi_dcmpeq>:
 8000ac8:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000acc:	f7ff fff4 	bl	8000ab8 <__aeabi_cdcmpeq>
 8000ad0:	bf0c      	ite	eq
 8000ad2:	2001      	moveq	r0, #1
 8000ad4:	2000      	movne	r0, #0
 8000ad6:	f85d fb08 	ldr.w	pc, [sp], #8
 8000ada:	bf00      	nop

08000adc <__aeabi_dcmplt>:
 8000adc:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000ae0:	f7ff ffea 	bl	8000ab8 <__aeabi_cdcmpeq>
 8000ae4:	bf34      	ite	cc
 8000ae6:	2001      	movcc	r0, #1
 8000ae8:	2000      	movcs	r0, #0
 8000aea:	f85d fb08 	ldr.w	pc, [sp], #8
 8000aee:	bf00      	nop

08000af0 <__aeabi_dcmple>:
 8000af0:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000af4:	f7ff ffe0 	bl	8000ab8 <__aeabi_cdcmpeq>
 8000af8:	bf94      	ite	ls
 8000afa:	2001      	movls	r0, #1
 8000afc:	2000      	movhi	r0, #0
 8000afe:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b02:	bf00      	nop

08000b04 <__aeabi_dcmpge>:
 8000b04:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b08:	f7ff ffce 	bl	8000aa8 <__aeabi_cdrcmple>
 8000b0c:	bf94      	ite	ls
 8000b0e:	2001      	movls	r0, #1
 8000b10:	2000      	movhi	r0, #0
 8000b12:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b16:	bf00      	nop

08000b18 <__aeabi_dcmpgt>:
 8000b18:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b1c:	f7ff ffc4 	bl	8000aa8 <__aeabi_cdrcmple>
 8000b20:	bf34      	ite	cc
 8000b22:	2001      	movcc	r0, #1
 8000b24:	2000      	movcs	r0, #0
 8000b26:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b2a:	bf00      	nop

08000b2c <__aeabi_dcmpun>:
 8000b2c:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000b30:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b34:	d102      	bne.n	8000b3c <__aeabi_dcmpun+0x10>
 8000b36:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000b3a:	d10a      	bne.n	8000b52 <__aeabi_dcmpun+0x26>
 8000b3c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000b40:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b44:	d102      	bne.n	8000b4c <__aeabi_dcmpun+0x20>
 8000b46:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000b4a:	d102      	bne.n	8000b52 <__aeabi_dcmpun+0x26>
 8000b4c:	f04f 0000 	mov.w	r0, #0
 8000b50:	4770      	bx	lr
 8000b52:	f04f 0001 	mov.w	r0, #1
 8000b56:	4770      	bx	lr

08000b58 <__aeabi_d2iz>:
 8000b58:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000b5c:	f512 1200 	adds.w	r2, r2, #2097152	; 0x200000
 8000b60:	d215      	bcs.n	8000b8e <__aeabi_d2iz+0x36>
 8000b62:	d511      	bpl.n	8000b88 <__aeabi_d2iz+0x30>
 8000b64:	f46f 7378 	mvn.w	r3, #992	; 0x3e0
 8000b68:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000b6c:	d912      	bls.n	8000b94 <__aeabi_d2iz+0x3c>
 8000b6e:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000b72:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8000b76:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000b7a:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 8000b7e:	fa23 f002 	lsr.w	r0, r3, r2
 8000b82:	bf18      	it	ne
 8000b84:	4240      	negne	r0, r0
 8000b86:	4770      	bx	lr
 8000b88:	f04f 0000 	mov.w	r0, #0
 8000b8c:	4770      	bx	lr
 8000b8e:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000b92:	d105      	bne.n	8000ba0 <__aeabi_d2iz+0x48>
 8000b94:	f011 4000 	ands.w	r0, r1, #2147483648	; 0x80000000
 8000b98:	bf08      	it	eq
 8000b9a:	f06f 4000 	mvneq.w	r0, #2147483648	; 0x80000000
 8000b9e:	4770      	bx	lr
 8000ba0:	f04f 0000 	mov.w	r0, #0
 8000ba4:	4770      	bx	lr
 8000ba6:	bf00      	nop

08000ba8 <MX_CAN_Init>:

CAN_HandleTypeDef hcan;

/* CAN init function */
void MX_CAN_Init(void)
{
 8000ba8:	b580      	push	{r7, lr}
 8000baa:	b08a      	sub	sp, #40	; 0x28
 8000bac:	af00      	add	r7, sp, #0
  /* USER CODE END CAN_Init 0 */

  /* USER CODE BEGIN CAN_Init 1 */

  /* USER CODE END CAN_Init 1 */
  hcan.Instance = CAN;
 8000bae:	4b2a      	ldr	r3, [pc, #168]	; (8000c58 <MX_CAN_Init+0xb0>)
 8000bb0:	4a2a      	ldr	r2, [pc, #168]	; (8000c5c <MX_CAN_Init+0xb4>)
 8000bb2:	601a      	str	r2, [r3, #0]
  hcan.Init.Prescaler = 3;
 8000bb4:	4b28      	ldr	r3, [pc, #160]	; (8000c58 <MX_CAN_Init+0xb0>)
 8000bb6:	2203      	movs	r2, #3
 8000bb8:	605a      	str	r2, [r3, #4]
  hcan.Init.Mode = CAN_MODE_NORMAL;
 8000bba:	4b27      	ldr	r3, [pc, #156]	; (8000c58 <MX_CAN_Init+0xb0>)
 8000bbc:	2200      	movs	r2, #0
 8000bbe:	609a      	str	r2, [r3, #8]
  hcan.Init.SyncJumpWidth = CAN_SJW_1TQ;
 8000bc0:	4b25      	ldr	r3, [pc, #148]	; (8000c58 <MX_CAN_Init+0xb0>)
 8000bc2:	2200      	movs	r2, #0
 8000bc4:	60da      	str	r2, [r3, #12]
  hcan.Init.TimeSeg1 = CAN_BS1_12TQ;
 8000bc6:	4b24      	ldr	r3, [pc, #144]	; (8000c58 <MX_CAN_Init+0xb0>)
 8000bc8:	f44f 2230 	mov.w	r2, #720896	; 0xb0000
 8000bcc:	611a      	str	r2, [r3, #16]
  hcan.Init.TimeSeg2 = CAN_BS2_3TQ;
 8000bce:	4b22      	ldr	r3, [pc, #136]	; (8000c58 <MX_CAN_Init+0xb0>)
 8000bd0:	f44f 1200 	mov.w	r2, #2097152	; 0x200000
 8000bd4:	615a      	str	r2, [r3, #20]
  hcan.Init.TimeTriggeredMode = DISABLE;
 8000bd6:	4b20      	ldr	r3, [pc, #128]	; (8000c58 <MX_CAN_Init+0xb0>)
 8000bd8:	2200      	movs	r2, #0
 8000bda:	761a      	strb	r2, [r3, #24]
  hcan.Init.AutoBusOff = DISABLE;
 8000bdc:	4b1e      	ldr	r3, [pc, #120]	; (8000c58 <MX_CAN_Init+0xb0>)
 8000bde:	2200      	movs	r2, #0
 8000be0:	765a      	strb	r2, [r3, #25]
  hcan.Init.AutoWakeUp = DISABLE;
 8000be2:	4b1d      	ldr	r3, [pc, #116]	; (8000c58 <MX_CAN_Init+0xb0>)
 8000be4:	2200      	movs	r2, #0
 8000be6:	769a      	strb	r2, [r3, #26]
  hcan.Init.AutoRetransmission = DISABLE;
 8000be8:	4b1b      	ldr	r3, [pc, #108]	; (8000c58 <MX_CAN_Init+0xb0>)
 8000bea:	2200      	movs	r2, #0
 8000bec:	76da      	strb	r2, [r3, #27]
  hcan.Init.ReceiveFifoLocked = DISABLE;
 8000bee:	4b1a      	ldr	r3, [pc, #104]	; (8000c58 <MX_CAN_Init+0xb0>)
 8000bf0:	2200      	movs	r2, #0
 8000bf2:	771a      	strb	r2, [r3, #28]
  hcan.Init.TransmitFifoPriority = DISABLE;
 8000bf4:	4b18      	ldr	r3, [pc, #96]	; (8000c58 <MX_CAN_Init+0xb0>)
 8000bf6:	2200      	movs	r2, #0
 8000bf8:	775a      	strb	r2, [r3, #29]
  if (HAL_CAN_Init(&hcan) != HAL_OK)
 8000bfa:	4817      	ldr	r0, [pc, #92]	; (8000c58 <MX_CAN_Init+0xb0>)
 8000bfc:	f000 fce4 	bl	80015c8 <HAL_CAN_Init>
 8000c00:	4603      	mov	r3, r0
 8000c02:	2b00      	cmp	r3, #0
 8000c04:	d001      	beq.n	8000c0a <MX_CAN_Init+0x62>
  {
    Error_Handler();
 8000c06:	f000 fa05 	bl	8001014 <Error_Handler>
  }
  /* USER CODE BEGIN CAN_Init 2 */
   CAN_FilterTypeDef sFilterConfig;
   sFilterConfig.FilterBank = 0;
 8000c0a:	2300      	movs	r3, #0
 8000c0c:	617b      	str	r3, [r7, #20]
   sFilterConfig.FilterMode = CAN_FILTERMODE_IDLIST;
 8000c0e:	2301      	movs	r3, #1
 8000c10:	61bb      	str	r3, [r7, #24]
   sFilterConfig.FilterScale = CAN_FILTERSCALE_16BIT;
 8000c12:	2300      	movs	r3, #0
 8000c14:	61fb      	str	r3, [r7, #28]

  // // F303K8(1)
   sFilterConfig.FilterIdHigh = 0x456 << 5;
 8000c16:	f648 23c0 	movw	r3, #35520	; 0x8ac0
 8000c1a:	603b      	str	r3, [r7, #0]
   sFilterConfig.FilterIdLow = 0x456 << 5;
 8000c1c:	f648 23c0 	movw	r3, #35520	; 0x8ac0
 8000c20:	607b      	str	r3, [r7, #4]
   sFilterConfig.FilterMaskIdHigh = 0x456 << 5;
 8000c22:	f648 23c0 	movw	r3, #35520	; 0x8ac0
 8000c26:	60bb      	str	r3, [r7, #8]
   sFilterConfig.FilterMaskIdLow = 0x456 << 5;
 8000c28:	f648 23c0 	movw	r3, #35520	; 0x8ac0
 8000c2c:	60fb      	str	r3, [r7, #12]
//   sFilterConfig.FilterIdHigh = 0x123 << 5;
//   sFilterConfig.FilterIdLow = 0x123 << 5;
//   sFilterConfig.FilterMaskIdHigh = 0x123 << 5;
//   sFilterConfig.FilterMaskIdLow = 0x123 << 5;

   sFilterConfig.FilterFIFOAssignment = CAN_RX_FIFO0;
 8000c2e:	2300      	movs	r3, #0
 8000c30:	613b      	str	r3, [r7, #16]
   sFilterConfig.FilterActivation = ENABLE;
 8000c32:	2301      	movs	r3, #1
 8000c34:	623b      	str	r3, [r7, #32]

   sFilterConfig.SlaveStartFilterBank = 14;
 8000c36:	230e      	movs	r3, #14
 8000c38:	627b      	str	r3, [r7, #36]	; 0x24

   if (HAL_CAN_ConfigFilter(&hcan, &sFilterConfig) != HAL_OK)
 8000c3a:	463b      	mov	r3, r7
 8000c3c:	4619      	mov	r1, r3
 8000c3e:	4806      	ldr	r0, [pc, #24]	; (8000c58 <MX_CAN_Init+0xb0>)
 8000c40:	f000 fdbd 	bl	80017be <HAL_CAN_ConfigFilter>
 8000c44:	4603      	mov	r3, r0
 8000c46:	2b00      	cmp	r3, #0
 8000c48:	d001      	beq.n	8000c4e <MX_CAN_Init+0xa6>
   {
     Error_Handler();
 8000c4a:	f000 f9e3 	bl	8001014 <Error_Handler>
   }
  /* USER CODE END CAN_Init 2 */

}
 8000c4e:	bf00      	nop
 8000c50:	3728      	adds	r7, #40	; 0x28
 8000c52:	46bd      	mov	sp, r7
 8000c54:	bd80      	pop	{r7, pc}
 8000c56:	bf00      	nop
 8000c58:	20000200 	.word	0x20000200
 8000c5c:	40006400 	.word	0x40006400

08000c60 <HAL_CAN_MspInit>:

void HAL_CAN_MspInit(CAN_HandleTypeDef* canHandle)
{
 8000c60:	b580      	push	{r7, lr}
 8000c62:	b08a      	sub	sp, #40	; 0x28
 8000c64:	af00      	add	r7, sp, #0
 8000c66:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000c68:	f107 0314 	add.w	r3, r7, #20
 8000c6c:	2200      	movs	r2, #0
 8000c6e:	601a      	str	r2, [r3, #0]
 8000c70:	605a      	str	r2, [r3, #4]
 8000c72:	609a      	str	r2, [r3, #8]
 8000c74:	60da      	str	r2, [r3, #12]
 8000c76:	611a      	str	r2, [r3, #16]
  if(canHandle->Instance==CAN)
 8000c78:	687b      	ldr	r3, [r7, #4]
 8000c7a:	681b      	ldr	r3, [r3, #0]
 8000c7c:	4a1c      	ldr	r2, [pc, #112]	; (8000cf0 <HAL_CAN_MspInit+0x90>)
 8000c7e:	4293      	cmp	r3, r2
 8000c80:	d131      	bne.n	8000ce6 <HAL_CAN_MspInit+0x86>
  {
  /* USER CODE BEGIN CAN_MspInit 0 */

  /* USER CODE END CAN_MspInit 0 */
    /* CAN clock enable */
    __HAL_RCC_CAN1_CLK_ENABLE();
 8000c82:	4b1c      	ldr	r3, [pc, #112]	; (8000cf4 <HAL_CAN_MspInit+0x94>)
 8000c84:	69db      	ldr	r3, [r3, #28]
 8000c86:	4a1b      	ldr	r2, [pc, #108]	; (8000cf4 <HAL_CAN_MspInit+0x94>)
 8000c88:	f043 7300 	orr.w	r3, r3, #33554432	; 0x2000000
 8000c8c:	61d3      	str	r3, [r2, #28]
 8000c8e:	4b19      	ldr	r3, [pc, #100]	; (8000cf4 <HAL_CAN_MspInit+0x94>)
 8000c90:	69db      	ldr	r3, [r3, #28]
 8000c92:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8000c96:	613b      	str	r3, [r7, #16]
 8000c98:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8000c9a:	4b16      	ldr	r3, [pc, #88]	; (8000cf4 <HAL_CAN_MspInit+0x94>)
 8000c9c:	695b      	ldr	r3, [r3, #20]
 8000c9e:	4a15      	ldr	r2, [pc, #84]	; (8000cf4 <HAL_CAN_MspInit+0x94>)
 8000ca0:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8000ca4:	6153      	str	r3, [r2, #20]
 8000ca6:	4b13      	ldr	r3, [pc, #76]	; (8000cf4 <HAL_CAN_MspInit+0x94>)
 8000ca8:	695b      	ldr	r3, [r3, #20]
 8000caa:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8000cae:	60fb      	str	r3, [r7, #12]
 8000cb0:	68fb      	ldr	r3, [r7, #12]
    /**CAN GPIO Configuration
    PA11     ------> CAN_RX
    PA12     ------> CAN_TX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_11|GPIO_PIN_12;
 8000cb2:	f44f 53c0 	mov.w	r3, #6144	; 0x1800
 8000cb6:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000cb8:	2302      	movs	r3, #2
 8000cba:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000cbc:	2300      	movs	r3, #0
 8000cbe:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 8000cc0:	2303      	movs	r3, #3
 8000cc2:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF9_CAN;
 8000cc4:	2309      	movs	r3, #9
 8000cc6:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000cc8:	f107 0314 	add.w	r3, r7, #20
 8000ccc:	4619      	mov	r1, r3
 8000cce:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8000cd2:	f001 fc11 	bl	80024f8 <HAL_GPIO_Init>

    /* CAN interrupt Init */
    HAL_NVIC_SetPriority(CAN_RX0_IRQn, 0, 0);
 8000cd6:	2200      	movs	r2, #0
 8000cd8:	2100      	movs	r1, #0
 8000cda:	2014      	movs	r0, #20
 8000cdc:	f001 fbd5 	bl	800248a <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(CAN_RX0_IRQn);
 8000ce0:	2014      	movs	r0, #20
 8000ce2:	f001 fbee 	bl	80024c2 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN CAN_MspInit 1 */

  /* USER CODE END CAN_MspInit 1 */
  }
}
 8000ce6:	bf00      	nop
 8000ce8:	3728      	adds	r7, #40	; 0x28
 8000cea:	46bd      	mov	sp, r7
 8000cec:	bd80      	pop	{r7, pc}
 8000cee:	bf00      	nop
 8000cf0:	40006400 	.word	0x40006400
 8000cf4:	40021000 	.word	0x40021000

08000cf8 <MX_GPIO_Init>:
        * Output
        * EVENT_OUT
        * EXTI
*/
void MX_GPIO_Init(void)
{
 8000cf8:	b580      	push	{r7, lr}
 8000cfa:	b088      	sub	sp, #32
 8000cfc:	af00      	add	r7, sp, #0

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000cfe:	f107 030c 	add.w	r3, r7, #12
 8000d02:	2200      	movs	r2, #0
 8000d04:	601a      	str	r2, [r3, #0]
 8000d06:	605a      	str	r2, [r3, #4]
 8000d08:	609a      	str	r2, [r3, #8]
 8000d0a:	60da      	str	r2, [r3, #12]
 8000d0c:	611a      	str	r2, [r3, #16]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOF_CLK_ENABLE();
 8000d0e:	4b1d      	ldr	r3, [pc, #116]	; (8000d84 <MX_GPIO_Init+0x8c>)
 8000d10:	695b      	ldr	r3, [r3, #20]
 8000d12:	4a1c      	ldr	r2, [pc, #112]	; (8000d84 <MX_GPIO_Init+0x8c>)
 8000d14:	f443 0380 	orr.w	r3, r3, #4194304	; 0x400000
 8000d18:	6153      	str	r3, [r2, #20]
 8000d1a:	4b1a      	ldr	r3, [pc, #104]	; (8000d84 <MX_GPIO_Init+0x8c>)
 8000d1c:	695b      	ldr	r3, [r3, #20]
 8000d1e:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8000d22:	60bb      	str	r3, [r7, #8]
 8000d24:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8000d26:	4b17      	ldr	r3, [pc, #92]	; (8000d84 <MX_GPIO_Init+0x8c>)
 8000d28:	695b      	ldr	r3, [r3, #20]
 8000d2a:	4a16      	ldr	r2, [pc, #88]	; (8000d84 <MX_GPIO_Init+0x8c>)
 8000d2c:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8000d30:	6153      	str	r3, [r2, #20]
 8000d32:	4b14      	ldr	r3, [pc, #80]	; (8000d84 <MX_GPIO_Init+0x8c>)
 8000d34:	695b      	ldr	r3, [r3, #20]
 8000d36:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8000d3a:	607b      	str	r3, [r7, #4]
 8000d3c:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8000d3e:	4b11      	ldr	r3, [pc, #68]	; (8000d84 <MX_GPIO_Init+0x8c>)
 8000d40:	695b      	ldr	r3, [r3, #20]
 8000d42:	4a10      	ldr	r2, [pc, #64]	; (8000d84 <MX_GPIO_Init+0x8c>)
 8000d44:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8000d48:	6153      	str	r3, [r2, #20]
 8000d4a:	4b0e      	ldr	r3, [pc, #56]	; (8000d84 <MX_GPIO_Init+0x8c>)
 8000d4c:	695b      	ldr	r3, [r3, #20]
 8000d4e:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 8000d52:	603b      	str	r3, [r7, #0]
 8000d54:	683b      	ldr	r3, [r7, #0]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(LED_green_GPIO_Port, LED_green_Pin, GPIO_PIN_RESET);
 8000d56:	2200      	movs	r2, #0
 8000d58:	2108      	movs	r1, #8
 8000d5a:	480b      	ldr	r0, [pc, #44]	; (8000d88 <MX_GPIO_Init+0x90>)
 8000d5c:	f001 fd3e 	bl	80027dc <HAL_GPIO_WritePin>

  /*Configure GPIO pin : PtPin */
  GPIO_InitStruct.Pin = LED_green_Pin;
 8000d60:	2308      	movs	r3, #8
 8000d62:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000d64:	2301      	movs	r3, #1
 8000d66:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000d68:	2300      	movs	r3, #0
 8000d6a:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000d6c:	2300      	movs	r3, #0
 8000d6e:	61bb      	str	r3, [r7, #24]
  HAL_GPIO_Init(LED_green_GPIO_Port, &GPIO_InitStruct);
 8000d70:	f107 030c 	add.w	r3, r7, #12
 8000d74:	4619      	mov	r1, r3
 8000d76:	4804      	ldr	r0, [pc, #16]	; (8000d88 <MX_GPIO_Init+0x90>)
 8000d78:	f001 fbbe 	bl	80024f8 <HAL_GPIO_Init>

}
 8000d7c:	bf00      	nop
 8000d7e:	3720      	adds	r7, #32
 8000d80:	46bd      	mov	sp, r7
 8000d82:	bd80      	pop	{r7, pc}
 8000d84:	40021000 	.word	0x40021000
 8000d88:	48000400 	.word	0x48000400

08000d8c <Toggle_GPIO>:
{
  return HAL_GPIO_ReadPin(GPIO.GPIOx, GPIO.GPIO_PIN_x);
}

void Toggle_GPIO(GPIO_Value GPIO)
{
 8000d8c:	b580      	push	{r7, lr}
 8000d8e:	b082      	sub	sp, #8
 8000d90:	af00      	add	r7, sp, #0
 8000d92:	463b      	mov	r3, r7
 8000d94:	e883 0003 	stmia.w	r3, {r0, r1}
  HAL_GPIO_TogglePin(GPIO.GPIOx, GPIO.GPIO_PIN_x);
 8000d98:	683b      	ldr	r3, [r7, #0]
 8000d9a:	88ba      	ldrh	r2, [r7, #4]
 8000d9c:	4611      	mov	r1, r2
 8000d9e:	4618      	mov	r0, r3
 8000da0:	f001 fd34 	bl	800280c <HAL_GPIO_TogglePin>
}
 8000da4:	bf00      	nop
 8000da6:	3708      	adds	r7, #8
 8000da8:	46bd      	mov	sp, r7
 8000daa:	bd80      	pop	{r7, pc}

08000dac <Write_GPIO>:

void Write_GPIO(GPIO_Value GPIO, GPIO_PinState PinState)
{
 8000dac:	b580      	push	{r7, lr}
 8000dae:	b084      	sub	sp, #16
 8000db0:	af00      	add	r7, sp, #0
 8000db2:	f107 0308 	add.w	r3, r7, #8
 8000db6:	e883 0003 	stmia.w	r3, {r0, r1}
 8000dba:	4613      	mov	r3, r2
 8000dbc:	71fb      	strb	r3, [r7, #7]
  HAL_GPIO_WritePin(GPIO.GPIOx, GPIO.GPIO_PIN_x, PinState);
 8000dbe:	68bb      	ldr	r3, [r7, #8]
 8000dc0:	89b9      	ldrh	r1, [r7, #12]
 8000dc2:	79fa      	ldrb	r2, [r7, #7]
 8000dc4:	4618      	mov	r0, r3
 8000dc6:	f001 fd09 	bl	80027dc <HAL_GPIO_WritePin>
}
 8000dca:	bf00      	nop
 8000dcc:	3710      	adds	r7, #16
 8000dce:	46bd      	mov	sp, r7
 8000dd0:	bd80      	pop	{r7, pc}
	...

08000dd4 <HAL_TIM_PeriodElapsedCallback>:
/* USER CODE BEGIN 0 */

// LED for operational acceptance testing
int cnt1kHz = 0;
void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim)
{
 8000dd4:	b480      	push	{r7}
 8000dd6:	b083      	sub	sp, #12
 8000dd8:	af00      	add	r7, sp, #0
 8000dda:	6078      	str	r0, [r7, #4]
  if (htim == &htim1) // interruption 1kHz
 8000ddc:	687b      	ldr	r3, [r7, #4]
 8000dde:	4a0c      	ldr	r2, [pc, #48]	; (8000e10 <HAL_TIM_PeriodElapsedCallback+0x3c>)
 8000de0:	4293      	cmp	r3, r2
 8000de2:	d10f      	bne.n	8000e04 <HAL_TIM_PeriodElapsedCallback+0x30>
  {
	  cnt1kHz = (cnt1kHz + 1) % 1000;
 8000de4:	4b0b      	ldr	r3, [pc, #44]	; (8000e14 <HAL_TIM_PeriodElapsedCallback+0x40>)
 8000de6:	681b      	ldr	r3, [r3, #0]
 8000de8:	1c5a      	adds	r2, r3, #1
 8000dea:	4b0b      	ldr	r3, [pc, #44]	; (8000e18 <HAL_TIM_PeriodElapsedCallback+0x44>)
 8000dec:	fb83 1302 	smull	r1, r3, r3, r2
 8000df0:	1199      	asrs	r1, r3, #6
 8000df2:	17d3      	asrs	r3, r2, #31
 8000df4:	1acb      	subs	r3, r1, r3
 8000df6:	f44f 717a 	mov.w	r1, #1000	; 0x3e8
 8000dfa:	fb01 f303 	mul.w	r3, r1, r3
 8000dfe:	1ad3      	subs	r3, r2, r3
 8000e00:	4a04      	ldr	r2, [pc, #16]	; (8000e14 <HAL_TIM_PeriodElapsedCallback+0x40>)
 8000e02:	6013      	str	r3, [r2, #0]
//    else
//    {
//    	Write_GPIO(USER_LED, GPIO_PIN_RESET);
//    }
  }
}
 8000e04:	bf00      	nop
 8000e06:	370c      	adds	r7, #12
 8000e08:	46bd      	mov	sp, r7
 8000e0a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000e0e:	4770      	bx	lr
 8000e10:	2000027c 	.word	0x2000027c
 8000e14:	20000270 	.word	0x20000270
 8000e18:	10624dd3 	.word	0x10624dd3

08000e1c <HAL_CAN_RxFifo0MsgPendingCallback>:

 void HAL_CAN_RxFifo0MsgPendingCallback(CAN_HandleTypeDef *hcan)
{
 8000e1c:	b580      	push	{r7, lr}
 8000e1e:	b084      	sub	sp, #16
 8000e20:	af02      	add	r7, sp, #8
 8000e22:	6078      	str	r0, [r7, #4]
   if (HAL_CAN_GetRxMessage(hcan, CAN_RX_FIFO0, &RxHeader, RxData) != HAL_OK)
 8000e24:	4b11      	ldr	r3, [pc, #68]	; (8000e6c <HAL_CAN_RxFifo0MsgPendingCallback+0x50>)
 8000e26:	4a12      	ldr	r2, [pc, #72]	; (8000e70 <HAL_CAN_RxFifo0MsgPendingCallback+0x54>)
 8000e28:	2100      	movs	r1, #0
 8000e2a:	6878      	ldr	r0, [r7, #4]
 8000e2c:	f000 feda 	bl	8001be4 <HAL_CAN_GetRxMessage>
 8000e30:	4603      	mov	r3, r0
 8000e32:	2b00      	cmp	r3, #0
 8000e34:	d001      	beq.n	8000e3a <HAL_CAN_RxFifo0MsgPendingCallback+0x1e>
   {
     Error_Handler();
 8000e36:	f000 f8ed 	bl	8001014 <Error_Handler>
   }
//	 HAL_CAN_GetRxMessage(&hcan, CAN_RX_FIFO0, &RxHeader, RxData);
   printf("id=%d [0]=%d [1]=%d [2]=%d\r\n", RxHeader.StdId, RxData[0], RxData[1], RxData[2]);
 8000e3a:	4b0d      	ldr	r3, [pc, #52]	; (8000e70 <HAL_CAN_RxFifo0MsgPendingCallback+0x54>)
 8000e3c:	6819      	ldr	r1, [r3, #0]
 8000e3e:	4b0b      	ldr	r3, [pc, #44]	; (8000e6c <HAL_CAN_RxFifo0MsgPendingCallback+0x50>)
 8000e40:	781b      	ldrb	r3, [r3, #0]
 8000e42:	461a      	mov	r2, r3
 8000e44:	4b09      	ldr	r3, [pc, #36]	; (8000e6c <HAL_CAN_RxFifo0MsgPendingCallback+0x50>)
 8000e46:	785b      	ldrb	r3, [r3, #1]
 8000e48:	4618      	mov	r0, r3
 8000e4a:	4b08      	ldr	r3, [pc, #32]	; (8000e6c <HAL_CAN_RxFifo0MsgPendingCallback+0x50>)
 8000e4c:	789b      	ldrb	r3, [r3, #2]
 8000e4e:	9300      	str	r3, [sp, #0]
 8000e50:	4603      	mov	r3, r0
 8000e52:	4808      	ldr	r0, [pc, #32]	; (8000e74 <HAL_CAN_RxFifo0MsgPendingCallback+0x58>)
 8000e54:	f004 fdb0 	bl	80059b8 <iprintf>
   Toggle_GPIO(USER_LED);
 8000e58:	4b07      	ldr	r3, [pc, #28]	; (8000e78 <HAL_CAN_RxFifo0MsgPendingCallback+0x5c>)
 8000e5a:	e893 0003 	ldmia.w	r3, {r0, r1}
 8000e5e:	f7ff ff95 	bl	8000d8c <Toggle_GPIO>
 }
 8000e62:	bf00      	nop
 8000e64:	3708      	adds	r7, #8
 8000e66:	46bd      	mov	sp, r7
 8000e68:	bd80      	pop	{r7, pc}
 8000e6a:	bf00      	nop
 8000e6c:	20000264 	.word	0x20000264
 8000e70:	20000240 	.word	0x20000240
 8000e74:	08007b58 	.word	0x08007b58
 8000e78:	20000000 	.word	0x20000000

08000e7c <CAN_Send>:

uint8_t cnt = 0;
void CAN_Send(){
 8000e7c:	b580      	push	{r7, lr}
 8000e7e:	af00      	add	r7, sp, #0
//			Toggle_GPIO(USER_LED);
			HAL_Delay(100);
 8000e80:	2064      	movs	r0, #100	; 0x64
 8000e82:	f000 fb7d 	bl	8001580 <HAL_Delay>

		    // F303K8(1)
	        TxHeader.StdId = 0x123;
 8000e86:	4b1b      	ldr	r3, [pc, #108]	; (8000ef4 <CAN_Send+0x78>)
 8000e88:	f240 1223 	movw	r2, #291	; 0x123
 8000e8c:	601a      	str	r2, [r3, #0]
	        // F303K8(2)
//	        TxHeader.StdId = 0x456;
	        TxHeader.RTR = CAN_RTR_DATA;
 8000e8e:	4b19      	ldr	r3, [pc, #100]	; (8000ef4 <CAN_Send+0x78>)
 8000e90:	2200      	movs	r2, #0
 8000e92:	60da      	str	r2, [r3, #12]
	        TxHeader.IDE = CAN_ID_STD;
 8000e94:	4b17      	ldr	r3, [pc, #92]	; (8000ef4 <CAN_Send+0x78>)
 8000e96:	2200      	movs	r2, #0
 8000e98:	609a      	str	r2, [r3, #8]
	        TxHeader.DLC = 8;
 8000e9a:	4b16      	ldr	r3, [pc, #88]	; (8000ef4 <CAN_Send+0x78>)
 8000e9c:	2208      	movs	r2, #8
 8000e9e:	611a      	str	r2, [r3, #16]
	        TxHeader.TransmitGlobalTime = DISABLE;
 8000ea0:	4b14      	ldr	r3, [pc, #80]	; (8000ef4 <CAN_Send+0x78>)
 8000ea2:	2200      	movs	r2, #0
 8000ea4:	751a      	strb	r2, [r3, #20]
	        TxData[0] = 100;
 8000ea6:	4b14      	ldr	r3, [pc, #80]	; (8000ef8 <CAN_Send+0x7c>)
 8000ea8:	2264      	movs	r2, #100	; 0x64
 8000eaa:	701a      	strb	r2, [r3, #0]
	        TxData[1] = 200;
 8000eac:	4b12      	ldr	r3, [pc, #72]	; (8000ef8 <CAN_Send+0x7c>)
 8000eae:	22c8      	movs	r2, #200	; 0xc8
 8000eb0:	705a      	strb	r2, [r3, #1]
	        TxData[2] = cnt;
 8000eb2:	4b12      	ldr	r3, [pc, #72]	; (8000efc <CAN_Send+0x80>)
 8000eb4:	781a      	ldrb	r2, [r3, #0]
 8000eb6:	4b10      	ldr	r3, [pc, #64]	; (8000ef8 <CAN_Send+0x7c>)
 8000eb8:	709a      	strb	r2, [r3, #2]
//	        }
//	        while (HAL_CAN_GetTxMailboxesFreeLevel(&hcan) != 3)
//	        {
//	        }

	        if(0 < HAL_CAN_GetTxMailboxesFreeLevel(&hcan)){
 8000eba:	4811      	ldr	r0, [pc, #68]	; (8000f00 <CAN_Send+0x84>)
 8000ebc:	f000 fe5d 	bl	8001b7a <HAL_CAN_GetTxMailboxesFreeLevel>
 8000ec0:	4603      	mov	r3, r0
 8000ec2:	2b00      	cmp	r3, #0
 8000ec4:	d005      	beq.n	8000ed2 <CAN_Send+0x56>
	            HAL_CAN_AddTxMessage(&hcan, &TxHeader, TxData, &TxMailbox);
 8000ec6:	4b0f      	ldr	r3, [pc, #60]	; (8000f04 <CAN_Send+0x88>)
 8000ec8:	4a0b      	ldr	r2, [pc, #44]	; (8000ef8 <CAN_Send+0x7c>)
 8000eca:	490a      	ldr	r1, [pc, #40]	; (8000ef4 <CAN_Send+0x78>)
 8000ecc:	480c      	ldr	r0, [pc, #48]	; (8000f00 <CAN_Send+0x84>)
 8000ece:	f000 fd84 	bl	80019da <HAL_CAN_AddTxMessage>
	        }

	        if (cnt > 250)
 8000ed2:	4b0a      	ldr	r3, [pc, #40]	; (8000efc <CAN_Send+0x80>)
 8000ed4:	781b      	ldrb	r3, [r3, #0]
 8000ed6:	2bfa      	cmp	r3, #250	; 0xfa
 8000ed8:	d903      	bls.n	8000ee2 <CAN_Send+0x66>
	        {
	          cnt = 0;
 8000eda:	4b08      	ldr	r3, [pc, #32]	; (8000efc <CAN_Send+0x80>)
 8000edc:	2200      	movs	r2, #0
 8000ede:	701a      	strb	r2, [r3, #0]
	        }
	        else
	        {
	          cnt++;
	        }
}
 8000ee0:	e005      	b.n	8000eee <CAN_Send+0x72>
	          cnt++;
 8000ee2:	4b06      	ldr	r3, [pc, #24]	; (8000efc <CAN_Send+0x80>)
 8000ee4:	781b      	ldrb	r3, [r3, #0]
 8000ee6:	3301      	adds	r3, #1
 8000ee8:	b2da      	uxtb	r2, r3
 8000eea:	4b04      	ldr	r3, [pc, #16]	; (8000efc <CAN_Send+0x80>)
 8000eec:	701a      	strb	r2, [r3, #0]
}
 8000eee:	bf00      	nop
 8000ef0:	bd80      	pop	{r7, pc}
 8000ef2:	bf00      	nop
 8000ef4:	20000228 	.word	0x20000228
 8000ef8:	2000025c 	.word	0x2000025c
 8000efc:	20000274 	.word	0x20000274
 8000f00:	20000200 	.word	0x20000200
 8000f04:	2000026c 	.word	0x2000026c

08000f08 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8000f08:	b580      	push	{r7, lr}
 8000f0a:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8000f0c:	f000 fad2 	bl	80014b4 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8000f10:	f000 f826 	bl	8000f60 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8000f14:	f7ff fef0 	bl	8000cf8 <MX_GPIO_Init>
  MX_USART2_UART_Init();
 8000f18:	f000 fa2e 	bl	8001378 <MX_USART2_UART_Init>
  MX_TIM1_Init();
 8000f1c:	f000 f9b2 	bl	8001284 <MX_TIM1_Init>
  MX_CAN_Init();
 8000f20:	f7ff fe42 	bl	8000ba8 <MX_CAN_Init>
  /* USER CODE BEGIN 2 */
  HAL_CAN_Start(&hcan);
 8000f24:	480b      	ldr	r0, [pc, #44]	; (8000f54 <main+0x4c>)
 8000f26:	f000 fd14 	bl	8001952 <HAL_CAN_Start>
  if(HAL_CAN_ActivateNotification(&hcan, CAN_IT_RX_FIFO0_MSG_PENDING) != HAL_OK){
 8000f2a:	2102      	movs	r1, #2
 8000f2c:	4809      	ldr	r0, [pc, #36]	; (8000f54 <main+0x4c>)
 8000f2e:	f000 ff7b 	bl	8001e28 <HAL_CAN_ActivateNotification>
 8000f32:	4603      	mov	r3, r0
 8000f34:	2b00      	cmp	r3, #0
 8000f36:	d001      	beq.n	8000f3c <main+0x34>
	  Error_Handler();
 8000f38:	f000 f86c 	bl	8001014 <Error_Handler>
  }

  HAL_TIM_Base_Start_IT(&htim1);
 8000f3c:	4806      	ldr	r0, [pc, #24]	; (8000f58 <main+0x50>)
 8000f3e:	f003 f871 	bl	8004024 <HAL_TIM_Base_Start_IT>
  Write_GPIO(USER_LED, GPIO_PIN_SET);
 8000f42:	4b06      	ldr	r3, [pc, #24]	; (8000f5c <main+0x54>)
 8000f44:	2201      	movs	r2, #1
 8000f46:	e893 0003 	ldmia.w	r3, {r0, r1}
 8000f4a:	f7ff ff2f 	bl	8000dac <Write_GPIO>

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1)
  {
	  CAN_Send();
 8000f4e:	f7ff ff95 	bl	8000e7c <CAN_Send>
 8000f52:	e7fc      	b.n	8000f4e <main+0x46>
 8000f54:	20000200 	.word	0x20000200
 8000f58:	2000027c 	.word	0x2000027c
 8000f5c:	20000000 	.word	0x20000000

08000f60 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8000f60:	b580      	push	{r7, lr}
 8000f62:	b096      	sub	sp, #88	; 0x58
 8000f64:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8000f66:	f107 0330 	add.w	r3, r7, #48	; 0x30
 8000f6a:	2228      	movs	r2, #40	; 0x28
 8000f6c:	2100      	movs	r1, #0
 8000f6e:	4618      	mov	r0, r3
 8000f70:	f004 f8b0 	bl	80050d4 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8000f74:	f107 031c 	add.w	r3, r7, #28
 8000f78:	2200      	movs	r2, #0
 8000f7a:	601a      	str	r2, [r3, #0]
 8000f7c:	605a      	str	r2, [r3, #4]
 8000f7e:	609a      	str	r2, [r3, #8]
 8000f80:	60da      	str	r2, [r3, #12]
 8000f82:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 8000f84:	1d3b      	adds	r3, r7, #4
 8000f86:	2200      	movs	r2, #0
 8000f88:	601a      	str	r2, [r3, #0]
 8000f8a:	605a      	str	r2, [r3, #4]
 8000f8c:	609a      	str	r2, [r3, #8]
 8000f8e:	60da      	str	r2, [r3, #12]
 8000f90:	611a      	str	r2, [r3, #16]
 8000f92:	615a      	str	r2, [r3, #20]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 8000f94:	2302      	movs	r3, #2
 8000f96:	633b      	str	r3, [r7, #48]	; 0x30
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 8000f98:	2301      	movs	r3, #1
 8000f9a:	643b      	str	r3, [r7, #64]	; 0x40
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 8000f9c:	2310      	movs	r3, #16
 8000f9e:	647b      	str	r3, [r7, #68]	; 0x44
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8000fa0:	2302      	movs	r3, #2
 8000fa2:	64fb      	str	r3, [r7, #76]	; 0x4c
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSI;
 8000fa4:	2300      	movs	r3, #0
 8000fa6:	653b      	str	r3, [r7, #80]	; 0x50
  RCC_OscInitStruct.PLL.PLLMUL = RCC_PLL_MUL12;
 8000fa8:	f44f 1320 	mov.w	r3, #2621440	; 0x280000
 8000fac:	657b      	str	r3, [r7, #84]	; 0x54
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8000fae:	f107 0330 	add.w	r3, r7, #48	; 0x30
 8000fb2:	4618      	mov	r0, r3
 8000fb4:	f001 fc44 	bl	8002840 <HAL_RCC_OscConfig>
 8000fb8:	4603      	mov	r3, r0
 8000fba:	2b00      	cmp	r3, #0
 8000fbc:	d001      	beq.n	8000fc2 <SystemClock_Config+0x62>
  {
    Error_Handler();
 8000fbe:	f000 f829 	bl	8001014 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8000fc2:	230f      	movs	r3, #15
 8000fc4:	61fb      	str	r3, [r7, #28]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8000fc6:	2302      	movs	r3, #2
 8000fc8:	623b      	str	r3, [r7, #32]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8000fca:	2300      	movs	r3, #0
 8000fcc:	627b      	str	r3, [r7, #36]	; 0x24
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV2;
 8000fce:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8000fd2:	62bb      	str	r3, [r7, #40]	; 0x28
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV2;
 8000fd4:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8000fd8:	62fb      	str	r3, [r7, #44]	; 0x2c

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_1) != HAL_OK)
 8000fda:	f107 031c 	add.w	r3, r7, #28
 8000fde:	2101      	movs	r1, #1
 8000fe0:	4618      	mov	r0, r3
 8000fe2:	f002 fc6b 	bl	80038bc <HAL_RCC_ClockConfig>
 8000fe6:	4603      	mov	r3, r0
 8000fe8:	2b00      	cmp	r3, #0
 8000fea:	d001      	beq.n	8000ff0 <SystemClock_Config+0x90>
  {
    Error_Handler();
 8000fec:	f000 f812 	bl	8001014 <Error_Handler>
  }
  PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_TIM1;
 8000ff0:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8000ff4:	607b      	str	r3, [r7, #4]
  PeriphClkInit.Tim1ClockSelection = RCC_TIM1CLK_HCLK;
 8000ff6:	2300      	movs	r3, #0
 8000ff8:	61bb      	str	r3, [r7, #24]
  if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 8000ffa:	1d3b      	adds	r3, r7, #4
 8000ffc:	4618      	mov	r0, r3
 8000ffe:	f002 fe93 	bl	8003d28 <HAL_RCCEx_PeriphCLKConfig>
 8001002:	4603      	mov	r3, r0
 8001004:	2b00      	cmp	r3, #0
 8001006:	d001      	beq.n	800100c <SystemClock_Config+0xac>
  {
    Error_Handler();
 8001008:	f000 f804 	bl	8001014 <Error_Handler>
  }
}
 800100c:	bf00      	nop
 800100e:	3758      	adds	r7, #88	; 0x58
 8001010:	46bd      	mov	sp, r7
 8001012:	bd80      	pop	{r7, pc}

08001014 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8001014:	b480      	push	{r7}
 8001016:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8001018:	b672      	cpsid	i
}
 800101a:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 800101c:	e7fe      	b.n	800101c <Error_Handler+0x8>
	...

08001020 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8001020:	b480      	push	{r7}
 8001022:	b083      	sub	sp, #12
 8001024:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8001026:	4b0f      	ldr	r3, [pc, #60]	; (8001064 <HAL_MspInit+0x44>)
 8001028:	699b      	ldr	r3, [r3, #24]
 800102a:	4a0e      	ldr	r2, [pc, #56]	; (8001064 <HAL_MspInit+0x44>)
 800102c:	f043 0301 	orr.w	r3, r3, #1
 8001030:	6193      	str	r3, [r2, #24]
 8001032:	4b0c      	ldr	r3, [pc, #48]	; (8001064 <HAL_MspInit+0x44>)
 8001034:	699b      	ldr	r3, [r3, #24]
 8001036:	f003 0301 	and.w	r3, r3, #1
 800103a:	607b      	str	r3, [r7, #4]
 800103c:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 800103e:	4b09      	ldr	r3, [pc, #36]	; (8001064 <HAL_MspInit+0x44>)
 8001040:	69db      	ldr	r3, [r3, #28]
 8001042:	4a08      	ldr	r2, [pc, #32]	; (8001064 <HAL_MspInit+0x44>)
 8001044:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8001048:	61d3      	str	r3, [r2, #28]
 800104a:	4b06      	ldr	r3, [pc, #24]	; (8001064 <HAL_MspInit+0x44>)
 800104c:	69db      	ldr	r3, [r3, #28]
 800104e:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8001052:	603b      	str	r3, [r7, #0]
 8001054:	683b      	ldr	r3, [r7, #0]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8001056:	bf00      	nop
 8001058:	370c      	adds	r7, #12
 800105a:	46bd      	mov	sp, r7
 800105c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001060:	4770      	bx	lr
 8001062:	bf00      	nop
 8001064:	40021000 	.word	0x40021000

08001068 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8001068:	b480      	push	{r7}
 800106a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
  while (1)
 800106c:	e7fe      	b.n	800106c <NMI_Handler+0x4>

0800106e <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 800106e:	b480      	push	{r7}
 8001070:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8001072:	e7fe      	b.n	8001072 <HardFault_Handler+0x4>

08001074 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8001074:	b480      	push	{r7}
 8001076:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8001078:	e7fe      	b.n	8001078 <MemManage_Handler+0x4>

0800107a <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 800107a:	b480      	push	{r7}
 800107c:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 800107e:	e7fe      	b.n	800107e <BusFault_Handler+0x4>

08001080 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8001080:	b480      	push	{r7}
 8001082:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8001084:	e7fe      	b.n	8001084 <UsageFault_Handler+0x4>

08001086 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8001086:	b480      	push	{r7}
 8001088:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 800108a:	bf00      	nop
 800108c:	46bd      	mov	sp, r7
 800108e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001092:	4770      	bx	lr

08001094 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8001094:	b480      	push	{r7}
 8001096:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8001098:	bf00      	nop
 800109a:	46bd      	mov	sp, r7
 800109c:	f85d 7b04 	ldr.w	r7, [sp], #4
 80010a0:	4770      	bx	lr

080010a2 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 80010a2:	b480      	push	{r7}
 80010a4:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 80010a6:	bf00      	nop
 80010a8:	46bd      	mov	sp, r7
 80010aa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80010ae:	4770      	bx	lr

080010b0 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 80010b0:	b580      	push	{r7, lr}
 80010b2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 80010b4:	f000 fa44 	bl	8001540 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 80010b8:	bf00      	nop
 80010ba:	bd80      	pop	{r7, pc}

080010bc <CAN_RX0_IRQHandler>:

/**
  * @brief This function handles CAN RX0 interrupt.
  */
void CAN_RX0_IRQHandler(void)
{
 80010bc:	b580      	push	{r7, lr}
 80010be:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN CAN_RX0_IRQn 0 */

  /* USER CODE END CAN_RX0_IRQn 0 */
  HAL_CAN_IRQHandler(&hcan);
 80010c0:	4802      	ldr	r0, [pc, #8]	; (80010cc <CAN_RX0_IRQHandler+0x10>)
 80010c2:	f000 fed7 	bl	8001e74 <HAL_CAN_IRQHandler>
  /* USER CODE BEGIN CAN_RX0_IRQn 1 */

  /* USER CODE END CAN_RX0_IRQn 1 */
}
 80010c6:	bf00      	nop
 80010c8:	bd80      	pop	{r7, pc}
 80010ca:	bf00      	nop
 80010cc:	20000200 	.word	0x20000200

080010d0 <TIM1_UP_TIM16_IRQHandler>:

/**
  * @brief This function handles TIM1 update and TIM16 interrupts.
  */
void TIM1_UP_TIM16_IRQHandler(void)
{
 80010d0:	b580      	push	{r7, lr}
 80010d2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM1_UP_TIM16_IRQn 0 */

  /* USER CODE END TIM1_UP_TIM16_IRQn 0 */
  HAL_TIM_IRQHandler(&htim1);
 80010d4:	4802      	ldr	r0, [pc, #8]	; (80010e0 <TIM1_UP_TIM16_IRQHandler+0x10>)
 80010d6:	f003 f801 	bl	80040dc <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM1_UP_TIM16_IRQn 1 */

  /* USER CODE END TIM1_UP_TIM16_IRQn 1 */
}
 80010da:	bf00      	nop
 80010dc:	bd80      	pop	{r7, pc}
 80010de:	bf00      	nop
 80010e0:	2000027c 	.word	0x2000027c

080010e4 <_getpid>:
void initialise_monitor_handles()
{
}

int _getpid(void)
{
 80010e4:	b480      	push	{r7}
 80010e6:	af00      	add	r7, sp, #0
  return 1;
 80010e8:	2301      	movs	r3, #1
}
 80010ea:	4618      	mov	r0, r3
 80010ec:	46bd      	mov	sp, r7
 80010ee:	f85d 7b04 	ldr.w	r7, [sp], #4
 80010f2:	4770      	bx	lr

080010f4 <_kill>:

int _kill(int pid, int sig)
{
 80010f4:	b580      	push	{r7, lr}
 80010f6:	b082      	sub	sp, #8
 80010f8:	af00      	add	r7, sp, #0
 80010fa:	6078      	str	r0, [r7, #4]
 80010fc:	6039      	str	r1, [r7, #0]
  (void)pid;
  (void)sig;
  errno = EINVAL;
 80010fe:	f003 ffbf 	bl	8005080 <__errno>
 8001102:	4603      	mov	r3, r0
 8001104:	2216      	movs	r2, #22
 8001106:	601a      	str	r2, [r3, #0]
  return -1;
 8001108:	f04f 33ff 	mov.w	r3, #4294967295
}
 800110c:	4618      	mov	r0, r3
 800110e:	3708      	adds	r7, #8
 8001110:	46bd      	mov	sp, r7
 8001112:	bd80      	pop	{r7, pc}

08001114 <_exit>:

void _exit (int status)
{
 8001114:	b580      	push	{r7, lr}
 8001116:	b082      	sub	sp, #8
 8001118:	af00      	add	r7, sp, #0
 800111a:	6078      	str	r0, [r7, #4]
  _kill(status, -1);
 800111c:	f04f 31ff 	mov.w	r1, #4294967295
 8001120:	6878      	ldr	r0, [r7, #4]
 8001122:	f7ff ffe7 	bl	80010f4 <_kill>
  while (1) {}    /* Make sure we hang here */
 8001126:	e7fe      	b.n	8001126 <_exit+0x12>

08001128 <_read>:
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 8001128:	b580      	push	{r7, lr}
 800112a:	b086      	sub	sp, #24
 800112c:	af00      	add	r7, sp, #0
 800112e:	60f8      	str	r0, [r7, #12]
 8001130:	60b9      	str	r1, [r7, #8]
 8001132:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8001134:	2300      	movs	r3, #0
 8001136:	617b      	str	r3, [r7, #20]
 8001138:	e00a      	b.n	8001150 <_read+0x28>
  {
    *ptr++ = __io_getchar();
 800113a:	f3af 8000 	nop.w
 800113e:	4601      	mov	r1, r0
 8001140:	68bb      	ldr	r3, [r7, #8]
 8001142:	1c5a      	adds	r2, r3, #1
 8001144:	60ba      	str	r2, [r7, #8]
 8001146:	b2ca      	uxtb	r2, r1
 8001148:	701a      	strb	r2, [r3, #0]
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 800114a:	697b      	ldr	r3, [r7, #20]
 800114c:	3301      	adds	r3, #1
 800114e:	617b      	str	r3, [r7, #20]
 8001150:	697a      	ldr	r2, [r7, #20]
 8001152:	687b      	ldr	r3, [r7, #4]
 8001154:	429a      	cmp	r2, r3
 8001156:	dbf0      	blt.n	800113a <_read+0x12>
  }

  return len;
 8001158:	687b      	ldr	r3, [r7, #4]
}
 800115a:	4618      	mov	r0, r3
 800115c:	3718      	adds	r7, #24
 800115e:	46bd      	mov	sp, r7
 8001160:	bd80      	pop	{r7, pc}
	...

08001164 <_write>:
//    __io_putchar(*ptr++);
//  }
//  return len;
//}

int _write(int file, char *ptr, int len) {
 8001164:	b580      	push	{r7, lr}
 8001166:	b084      	sub	sp, #16
 8001168:	af00      	add	r7, sp, #0
 800116a:	60f8      	str	r0, [r7, #12]
 800116c:	60b9      	str	r1, [r7, #8]
 800116e:	607a      	str	r2, [r7, #4]
	HAL_UART_Transmit(&huart2, (uint8_t*) ptr, len, 10);
 8001170:	687b      	ldr	r3, [r7, #4]
 8001172:	b29a      	uxth	r2, r3
 8001174:	230a      	movs	r3, #10
 8001176:	68b9      	ldr	r1, [r7, #8]
 8001178:	4803      	ldr	r0, [pc, #12]	; (8001188 <_write+0x24>)
 800117a:	f003 fbab 	bl	80048d4 <HAL_UART_Transmit>
	return len;
 800117e:	687b      	ldr	r3, [r7, #4]
}
 8001180:	4618      	mov	r0, r3
 8001182:	3710      	adds	r7, #16
 8001184:	46bd      	mov	sp, r7
 8001186:	bd80      	pop	{r7, pc}
 8001188:	200002c8 	.word	0x200002c8

0800118c <_close>:

int _close(int file)
{
 800118c:	b480      	push	{r7}
 800118e:	b083      	sub	sp, #12
 8001190:	af00      	add	r7, sp, #0
 8001192:	6078      	str	r0, [r7, #4]
  (void)file;
  return -1;
 8001194:	f04f 33ff 	mov.w	r3, #4294967295
}
 8001198:	4618      	mov	r0, r3
 800119a:	370c      	adds	r7, #12
 800119c:	46bd      	mov	sp, r7
 800119e:	f85d 7b04 	ldr.w	r7, [sp], #4
 80011a2:	4770      	bx	lr

080011a4 <_fstat>:


int _fstat(int file, struct stat *st)
{
 80011a4:	b480      	push	{r7}
 80011a6:	b083      	sub	sp, #12
 80011a8:	af00      	add	r7, sp, #0
 80011aa:	6078      	str	r0, [r7, #4]
 80011ac:	6039      	str	r1, [r7, #0]
  (void)file;
  st->st_mode = S_IFCHR;
 80011ae:	683b      	ldr	r3, [r7, #0]
 80011b0:	f44f 5200 	mov.w	r2, #8192	; 0x2000
 80011b4:	605a      	str	r2, [r3, #4]
  return 0;
 80011b6:	2300      	movs	r3, #0
}
 80011b8:	4618      	mov	r0, r3
 80011ba:	370c      	adds	r7, #12
 80011bc:	46bd      	mov	sp, r7
 80011be:	f85d 7b04 	ldr.w	r7, [sp], #4
 80011c2:	4770      	bx	lr

080011c4 <_isatty>:

int _isatty(int file)
{
 80011c4:	b480      	push	{r7}
 80011c6:	b083      	sub	sp, #12
 80011c8:	af00      	add	r7, sp, #0
 80011ca:	6078      	str	r0, [r7, #4]
  (void)file;
  return 1;
 80011cc:	2301      	movs	r3, #1
}
 80011ce:	4618      	mov	r0, r3
 80011d0:	370c      	adds	r7, #12
 80011d2:	46bd      	mov	sp, r7
 80011d4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80011d8:	4770      	bx	lr

080011da <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 80011da:	b480      	push	{r7}
 80011dc:	b085      	sub	sp, #20
 80011de:	af00      	add	r7, sp, #0
 80011e0:	60f8      	str	r0, [r7, #12]
 80011e2:	60b9      	str	r1, [r7, #8]
 80011e4:	607a      	str	r2, [r7, #4]
  (void)file;
  (void)ptr;
  (void)dir;
  return 0;
 80011e6:	2300      	movs	r3, #0
}
 80011e8:	4618      	mov	r0, r3
 80011ea:	3714      	adds	r7, #20
 80011ec:	46bd      	mov	sp, r7
 80011ee:	f85d 7b04 	ldr.w	r7, [sp], #4
 80011f2:	4770      	bx	lr

080011f4 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 80011f4:	b580      	push	{r7, lr}
 80011f6:	b086      	sub	sp, #24
 80011f8:	af00      	add	r7, sp, #0
 80011fa:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 80011fc:	4a14      	ldr	r2, [pc, #80]	; (8001250 <_sbrk+0x5c>)
 80011fe:	4b15      	ldr	r3, [pc, #84]	; (8001254 <_sbrk+0x60>)
 8001200:	1ad3      	subs	r3, r2, r3
 8001202:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8001204:	697b      	ldr	r3, [r7, #20]
 8001206:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8001208:	4b13      	ldr	r3, [pc, #76]	; (8001258 <_sbrk+0x64>)
 800120a:	681b      	ldr	r3, [r3, #0]
 800120c:	2b00      	cmp	r3, #0
 800120e:	d102      	bne.n	8001216 <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8001210:	4b11      	ldr	r3, [pc, #68]	; (8001258 <_sbrk+0x64>)
 8001212:	4a12      	ldr	r2, [pc, #72]	; (800125c <_sbrk+0x68>)
 8001214:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 8001216:	4b10      	ldr	r3, [pc, #64]	; (8001258 <_sbrk+0x64>)
 8001218:	681a      	ldr	r2, [r3, #0]
 800121a:	687b      	ldr	r3, [r7, #4]
 800121c:	4413      	add	r3, r2
 800121e:	693a      	ldr	r2, [r7, #16]
 8001220:	429a      	cmp	r2, r3
 8001222:	d207      	bcs.n	8001234 <_sbrk+0x40>
  {
    errno = ENOMEM;
 8001224:	f003 ff2c 	bl	8005080 <__errno>
 8001228:	4603      	mov	r3, r0
 800122a:	220c      	movs	r2, #12
 800122c:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 800122e:	f04f 33ff 	mov.w	r3, #4294967295
 8001232:	e009      	b.n	8001248 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8001234:	4b08      	ldr	r3, [pc, #32]	; (8001258 <_sbrk+0x64>)
 8001236:	681b      	ldr	r3, [r3, #0]
 8001238:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 800123a:	4b07      	ldr	r3, [pc, #28]	; (8001258 <_sbrk+0x64>)
 800123c:	681a      	ldr	r2, [r3, #0]
 800123e:	687b      	ldr	r3, [r7, #4]
 8001240:	4413      	add	r3, r2
 8001242:	4a05      	ldr	r2, [pc, #20]	; (8001258 <_sbrk+0x64>)
 8001244:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 8001246:	68fb      	ldr	r3, [r7, #12]
}
 8001248:	4618      	mov	r0, r3
 800124a:	3718      	adds	r7, #24
 800124c:	46bd      	mov	sp, r7
 800124e:	bd80      	pop	{r7, pc}
 8001250:	20003000 	.word	0x20003000
 8001254:	00000400 	.word	0x00000400
 8001258:	20000278 	.word	0x20000278
 800125c:	20000368 	.word	0x20000368

08001260 <SystemInit>:
  * @brief  Setup the microcontroller system
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 8001260:	b480      	push	{r7}
 8001262:	af00      	add	r7, sp, #0
/* FPU settings --------------------------------------------------------------*/
#if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
  SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 8001264:	4b06      	ldr	r3, [pc, #24]	; (8001280 <SystemInit+0x20>)
 8001266:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800126a:	4a05      	ldr	r2, [pc, #20]	; (8001280 <SystemInit+0x20>)
 800126c:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 8001270:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8001274:	bf00      	nop
 8001276:	46bd      	mov	sp, r7
 8001278:	f85d 7b04 	ldr.w	r7, [sp], #4
 800127c:	4770      	bx	lr
 800127e:	bf00      	nop
 8001280:	e000ed00 	.word	0xe000ed00

08001284 <MX_TIM1_Init>:

TIM_HandleTypeDef htim1;

/* TIM1 init function */
void MX_TIM1_Init(void)
{
 8001284:	b580      	push	{r7, lr}
 8001286:	b088      	sub	sp, #32
 8001288:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM1_Init 0 */

  /* USER CODE END TIM1_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 800128a:	f107 0310 	add.w	r3, r7, #16
 800128e:	2200      	movs	r2, #0
 8001290:	601a      	str	r2, [r3, #0]
 8001292:	605a      	str	r2, [r3, #4]
 8001294:	609a      	str	r2, [r3, #8]
 8001296:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8001298:	1d3b      	adds	r3, r7, #4
 800129a:	2200      	movs	r2, #0
 800129c:	601a      	str	r2, [r3, #0]
 800129e:	605a      	str	r2, [r3, #4]
 80012a0:	609a      	str	r2, [r3, #8]

  /* USER CODE BEGIN TIM1_Init 1 */

  /* USER CODE END TIM1_Init 1 */
  htim1.Instance = TIM1;
 80012a2:	4b20      	ldr	r3, [pc, #128]	; (8001324 <MX_TIM1_Init+0xa0>)
 80012a4:	4a20      	ldr	r2, [pc, #128]	; (8001328 <MX_TIM1_Init+0xa4>)
 80012a6:	601a      	str	r2, [r3, #0]
  htim1.Init.Prescaler = 48-1;
 80012a8:	4b1e      	ldr	r3, [pc, #120]	; (8001324 <MX_TIM1_Init+0xa0>)
 80012aa:	222f      	movs	r2, #47	; 0x2f
 80012ac:	605a      	str	r2, [r3, #4]
  htim1.Init.CounterMode = TIM_COUNTERMODE_UP;
 80012ae:	4b1d      	ldr	r3, [pc, #116]	; (8001324 <MX_TIM1_Init+0xa0>)
 80012b0:	2200      	movs	r2, #0
 80012b2:	609a      	str	r2, [r3, #8]
  htim1.Init.Period = 1000-1;
 80012b4:	4b1b      	ldr	r3, [pc, #108]	; (8001324 <MX_TIM1_Init+0xa0>)
 80012b6:	f240 32e7 	movw	r2, #999	; 0x3e7
 80012ba:	60da      	str	r2, [r3, #12]
  htim1.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 80012bc:	4b19      	ldr	r3, [pc, #100]	; (8001324 <MX_TIM1_Init+0xa0>)
 80012be:	2200      	movs	r2, #0
 80012c0:	611a      	str	r2, [r3, #16]
  htim1.Init.RepetitionCounter = 0;
 80012c2:	4b18      	ldr	r3, [pc, #96]	; (8001324 <MX_TIM1_Init+0xa0>)
 80012c4:	2200      	movs	r2, #0
 80012c6:	615a      	str	r2, [r3, #20]
  htim1.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 80012c8:	4b16      	ldr	r3, [pc, #88]	; (8001324 <MX_TIM1_Init+0xa0>)
 80012ca:	2200      	movs	r2, #0
 80012cc:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim1) != HAL_OK)
 80012ce:	4815      	ldr	r0, [pc, #84]	; (8001324 <MX_TIM1_Init+0xa0>)
 80012d0:	f002 fe50 	bl	8003f74 <HAL_TIM_Base_Init>
 80012d4:	4603      	mov	r3, r0
 80012d6:	2b00      	cmp	r3, #0
 80012d8:	d001      	beq.n	80012de <MX_TIM1_Init+0x5a>
  {
    Error_Handler();
 80012da:	f7ff fe9b 	bl	8001014 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 80012de:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 80012e2:	613b      	str	r3, [r7, #16]
  if (HAL_TIM_ConfigClockSource(&htim1, &sClockSourceConfig) != HAL_OK)
 80012e4:	f107 0310 	add.w	r3, r7, #16
 80012e8:	4619      	mov	r1, r3
 80012ea:	480e      	ldr	r0, [pc, #56]	; (8001324 <MX_TIM1_Init+0xa0>)
 80012ec:	f003 f815 	bl	800431a <HAL_TIM_ConfigClockSource>
 80012f0:	4603      	mov	r3, r0
 80012f2:	2b00      	cmp	r3, #0
 80012f4:	d001      	beq.n	80012fa <MX_TIM1_Init+0x76>
  {
    Error_Handler();
 80012f6:	f7ff fe8d 	bl	8001014 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 80012fa:	2300      	movs	r3, #0
 80012fc:	607b      	str	r3, [r7, #4]
  sMasterConfig.MasterOutputTrigger2 = TIM_TRGO2_RESET;
 80012fe:	2300      	movs	r3, #0
 8001300:	60bb      	str	r3, [r7, #8]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8001302:	2300      	movs	r3, #0
 8001304:	60fb      	str	r3, [r7, #12]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim1, &sMasterConfig) != HAL_OK)
 8001306:	1d3b      	adds	r3, r7, #4
 8001308:	4619      	mov	r1, r3
 800130a:	4806      	ldr	r0, [pc, #24]	; (8001324 <MX_TIM1_Init+0xa0>)
 800130c:	f003 fa08 	bl	8004720 <HAL_TIMEx_MasterConfigSynchronization>
 8001310:	4603      	mov	r3, r0
 8001312:	2b00      	cmp	r3, #0
 8001314:	d001      	beq.n	800131a <MX_TIM1_Init+0x96>
  {
    Error_Handler();
 8001316:	f7ff fe7d 	bl	8001014 <Error_Handler>
  }
  /* USER CODE BEGIN TIM1_Init 2 */

  /* USER CODE END TIM1_Init 2 */

}
 800131a:	bf00      	nop
 800131c:	3720      	adds	r7, #32
 800131e:	46bd      	mov	sp, r7
 8001320:	bd80      	pop	{r7, pc}
 8001322:	bf00      	nop
 8001324:	2000027c 	.word	0x2000027c
 8001328:	40012c00 	.word	0x40012c00

0800132c <HAL_TIM_Base_MspInit>:

void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* tim_baseHandle)
{
 800132c:	b580      	push	{r7, lr}
 800132e:	b084      	sub	sp, #16
 8001330:	af00      	add	r7, sp, #0
 8001332:	6078      	str	r0, [r7, #4]

  if(tim_baseHandle->Instance==TIM1)
 8001334:	687b      	ldr	r3, [r7, #4]
 8001336:	681b      	ldr	r3, [r3, #0]
 8001338:	4a0d      	ldr	r2, [pc, #52]	; (8001370 <HAL_TIM_Base_MspInit+0x44>)
 800133a:	4293      	cmp	r3, r2
 800133c:	d113      	bne.n	8001366 <HAL_TIM_Base_MspInit+0x3a>
  {
  /* USER CODE BEGIN TIM1_MspInit 0 */

  /* USER CODE END TIM1_MspInit 0 */
    /* TIM1 clock enable */
    __HAL_RCC_TIM1_CLK_ENABLE();
 800133e:	4b0d      	ldr	r3, [pc, #52]	; (8001374 <HAL_TIM_Base_MspInit+0x48>)
 8001340:	699b      	ldr	r3, [r3, #24]
 8001342:	4a0c      	ldr	r2, [pc, #48]	; (8001374 <HAL_TIM_Base_MspInit+0x48>)
 8001344:	f443 6300 	orr.w	r3, r3, #2048	; 0x800
 8001348:	6193      	str	r3, [r2, #24]
 800134a:	4b0a      	ldr	r3, [pc, #40]	; (8001374 <HAL_TIM_Base_MspInit+0x48>)
 800134c:	699b      	ldr	r3, [r3, #24]
 800134e:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8001352:	60fb      	str	r3, [r7, #12]
 8001354:	68fb      	ldr	r3, [r7, #12]

    /* TIM1 interrupt Init */
    HAL_NVIC_SetPriority(TIM1_UP_TIM16_IRQn, 0, 0);
 8001356:	2200      	movs	r2, #0
 8001358:	2100      	movs	r1, #0
 800135a:	2019      	movs	r0, #25
 800135c:	f001 f895 	bl	800248a <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM1_UP_TIM16_IRQn);
 8001360:	2019      	movs	r0, #25
 8001362:	f001 f8ae 	bl	80024c2 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN TIM1_MspInit 1 */

  /* USER CODE END TIM1_MspInit 1 */
  }
}
 8001366:	bf00      	nop
 8001368:	3710      	adds	r7, #16
 800136a:	46bd      	mov	sp, r7
 800136c:	bd80      	pop	{r7, pc}
 800136e:	bf00      	nop
 8001370:	40012c00 	.word	0x40012c00
 8001374:	40021000 	.word	0x40021000

08001378 <MX_USART2_UART_Init>:
UART_HandleTypeDef huart2;

/* USART2 init function */

void MX_USART2_UART_Init(void)
{
 8001378:	b580      	push	{r7, lr}
 800137a:	af00      	add	r7, sp, #0
  /* USER CODE END USART2_Init 0 */

  /* USER CODE BEGIN USART2_Init 1 */

  /* USER CODE END USART2_Init 1 */
  huart2.Instance = USART2;
 800137c:	4b14      	ldr	r3, [pc, #80]	; (80013d0 <MX_USART2_UART_Init+0x58>)
 800137e:	4a15      	ldr	r2, [pc, #84]	; (80013d4 <MX_USART2_UART_Init+0x5c>)
 8001380:	601a      	str	r2, [r3, #0]
  huart2.Init.BaudRate = 115200;
 8001382:	4b13      	ldr	r3, [pc, #76]	; (80013d0 <MX_USART2_UART_Init+0x58>)
 8001384:	f44f 32e1 	mov.w	r2, #115200	; 0x1c200
 8001388:	605a      	str	r2, [r3, #4]
  huart2.Init.WordLength = UART_WORDLENGTH_8B;
 800138a:	4b11      	ldr	r3, [pc, #68]	; (80013d0 <MX_USART2_UART_Init+0x58>)
 800138c:	2200      	movs	r2, #0
 800138e:	609a      	str	r2, [r3, #8]
  huart2.Init.StopBits = UART_STOPBITS_1;
 8001390:	4b0f      	ldr	r3, [pc, #60]	; (80013d0 <MX_USART2_UART_Init+0x58>)
 8001392:	2200      	movs	r2, #0
 8001394:	60da      	str	r2, [r3, #12]
  huart2.Init.Parity = UART_PARITY_NONE;
 8001396:	4b0e      	ldr	r3, [pc, #56]	; (80013d0 <MX_USART2_UART_Init+0x58>)
 8001398:	2200      	movs	r2, #0
 800139a:	611a      	str	r2, [r3, #16]
  huart2.Init.Mode = UART_MODE_TX_RX;
 800139c:	4b0c      	ldr	r3, [pc, #48]	; (80013d0 <MX_USART2_UART_Init+0x58>)
 800139e:	220c      	movs	r2, #12
 80013a0:	615a      	str	r2, [r3, #20]
  huart2.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 80013a2:	4b0b      	ldr	r3, [pc, #44]	; (80013d0 <MX_USART2_UART_Init+0x58>)
 80013a4:	2200      	movs	r2, #0
 80013a6:	619a      	str	r2, [r3, #24]
  huart2.Init.OverSampling = UART_OVERSAMPLING_16;
 80013a8:	4b09      	ldr	r3, [pc, #36]	; (80013d0 <MX_USART2_UART_Init+0x58>)
 80013aa:	2200      	movs	r2, #0
 80013ac:	61da      	str	r2, [r3, #28]
  huart2.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 80013ae:	4b08      	ldr	r3, [pc, #32]	; (80013d0 <MX_USART2_UART_Init+0x58>)
 80013b0:	2200      	movs	r2, #0
 80013b2:	621a      	str	r2, [r3, #32]
  huart2.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 80013b4:	4b06      	ldr	r3, [pc, #24]	; (80013d0 <MX_USART2_UART_Init+0x58>)
 80013b6:	2200      	movs	r2, #0
 80013b8:	625a      	str	r2, [r3, #36]	; 0x24
  if (HAL_UART_Init(&huart2) != HAL_OK)
 80013ba:	4805      	ldr	r0, [pc, #20]	; (80013d0 <MX_USART2_UART_Init+0x58>)
 80013bc:	f003 fa3c 	bl	8004838 <HAL_UART_Init>
 80013c0:	4603      	mov	r3, r0
 80013c2:	2b00      	cmp	r3, #0
 80013c4:	d001      	beq.n	80013ca <MX_USART2_UART_Init+0x52>
  {
    Error_Handler();
 80013c6:	f7ff fe25 	bl	8001014 <Error_Handler>
  }
  /* USER CODE BEGIN USART2_Init 2 */

  /* USER CODE END USART2_Init 2 */

}
 80013ca:	bf00      	nop
 80013cc:	bd80      	pop	{r7, pc}
 80013ce:	bf00      	nop
 80013d0:	200002c8 	.word	0x200002c8
 80013d4:	40004400 	.word	0x40004400

080013d8 <HAL_UART_MspInit>:

void HAL_UART_MspInit(UART_HandleTypeDef* uartHandle)
{
 80013d8:	b580      	push	{r7, lr}
 80013da:	b08a      	sub	sp, #40	; 0x28
 80013dc:	af00      	add	r7, sp, #0
 80013de:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80013e0:	f107 0314 	add.w	r3, r7, #20
 80013e4:	2200      	movs	r2, #0
 80013e6:	601a      	str	r2, [r3, #0]
 80013e8:	605a      	str	r2, [r3, #4]
 80013ea:	609a      	str	r2, [r3, #8]
 80013ec:	60da      	str	r2, [r3, #12]
 80013ee:	611a      	str	r2, [r3, #16]
  if(uartHandle->Instance==USART2)
 80013f0:	687b      	ldr	r3, [r7, #4]
 80013f2:	681b      	ldr	r3, [r3, #0]
 80013f4:	4a18      	ldr	r2, [pc, #96]	; (8001458 <HAL_UART_MspInit+0x80>)
 80013f6:	4293      	cmp	r3, r2
 80013f8:	d129      	bne.n	800144e <HAL_UART_MspInit+0x76>
  {
  /* USER CODE BEGIN USART2_MspInit 0 */

  /* USER CODE END USART2_MspInit 0 */
    /* USART2 clock enable */
    __HAL_RCC_USART2_CLK_ENABLE();
 80013fa:	4b18      	ldr	r3, [pc, #96]	; (800145c <HAL_UART_MspInit+0x84>)
 80013fc:	69db      	ldr	r3, [r3, #28]
 80013fe:	4a17      	ldr	r2, [pc, #92]	; (800145c <HAL_UART_MspInit+0x84>)
 8001400:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8001404:	61d3      	str	r3, [r2, #28]
 8001406:	4b15      	ldr	r3, [pc, #84]	; (800145c <HAL_UART_MspInit+0x84>)
 8001408:	69db      	ldr	r3, [r3, #28]
 800140a:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800140e:	613b      	str	r3, [r7, #16]
 8001410:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8001412:	4b12      	ldr	r3, [pc, #72]	; (800145c <HAL_UART_MspInit+0x84>)
 8001414:	695b      	ldr	r3, [r3, #20]
 8001416:	4a11      	ldr	r2, [pc, #68]	; (800145c <HAL_UART_MspInit+0x84>)
 8001418:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 800141c:	6153      	str	r3, [r2, #20]
 800141e:	4b0f      	ldr	r3, [pc, #60]	; (800145c <HAL_UART_MspInit+0x84>)
 8001420:	695b      	ldr	r3, [r3, #20]
 8001422:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8001426:	60fb      	str	r3, [r7, #12]
 8001428:	68fb      	ldr	r3, [r7, #12]
    /**USART2 GPIO Configuration
    PA2     ------> USART2_TX
    PA15     ------> USART2_RX
    */
    GPIO_InitStruct.Pin = VCP_TX_Pin|VCP_RX_Pin;
 800142a:	f248 0304 	movw	r3, #32772	; 0x8004
 800142e:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001430:	2302      	movs	r3, #2
 8001432:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001434:	2300      	movs	r3, #0
 8001436:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 8001438:	2303      	movs	r3, #3
 800143a:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF7_USART2;
 800143c:	2307      	movs	r3, #7
 800143e:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001440:	f107 0314 	add.w	r3, r7, #20
 8001444:	4619      	mov	r1, r3
 8001446:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 800144a:	f001 f855 	bl	80024f8 <HAL_GPIO_Init>

  /* USER CODE BEGIN USART2_MspInit 1 */

  /* USER CODE END USART2_MspInit 1 */
  }
}
 800144e:	bf00      	nop
 8001450:	3728      	adds	r7, #40	; 0x28
 8001452:	46bd      	mov	sp, r7
 8001454:	bd80      	pop	{r7, pc}
 8001456:	bf00      	nop
 8001458:	40004400 	.word	0x40004400
 800145c:	40021000 	.word	0x40021000

08001460 <Reset_Handler>:

    .section	.text.Reset_Handler
	.weak	Reset_Handler
	.type	Reset_Handler, %function
Reset_Handler:
  ldr   sp, =_estack    /* Atollic update: set stack pointer */
 8001460:	f8df d034 	ldr.w	sp, [pc, #52]	; 8001498 <LoopForever+0x2>
  
/* Call the clock system initialization function.*/
    bl  SystemInit
 8001464:	f7ff fefc 	bl	8001260 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 8001468:	480c      	ldr	r0, [pc, #48]	; (800149c <LoopForever+0x6>)
  ldr r1, =_edata
 800146a:	490d      	ldr	r1, [pc, #52]	; (80014a0 <LoopForever+0xa>)
  ldr r2, =_sidata
 800146c:	4a0d      	ldr	r2, [pc, #52]	; (80014a4 <LoopForever+0xe>)
  movs r3, #0
 800146e:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8001470:	e002      	b.n	8001478 <LoopCopyDataInit>

08001472 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8001472:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8001474:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8001476:	3304      	adds	r3, #4

08001478 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8001478:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 800147a:	428c      	cmp	r4, r1
  bcc CopyDataInit
 800147c:	d3f9      	bcc.n	8001472 <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 800147e:	4a0a      	ldr	r2, [pc, #40]	; (80014a8 <LoopForever+0x12>)
  ldr r4, =_ebss
 8001480:	4c0a      	ldr	r4, [pc, #40]	; (80014ac <LoopForever+0x16>)
  movs r3, #0
 8001482:	2300      	movs	r3, #0
  b LoopFillZerobss
 8001484:	e001      	b.n	800148a <LoopFillZerobss>

08001486 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8001486:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8001488:	3204      	adds	r2, #4

0800148a <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 800148a:	42a2      	cmp	r2, r4
  bcc FillZerobss
 800148c:	d3fb      	bcc.n	8001486 <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 800148e:	f003 fdfd 	bl	800508c <__libc_init_array>
/* Call the application's entry point.*/
	bl	main
 8001492:	f7ff fd39 	bl	8000f08 <main>

08001496 <LoopForever>:

LoopForever:
    b LoopForever
 8001496:	e7fe      	b.n	8001496 <LoopForever>
  ldr   sp, =_estack    /* Atollic update: set stack pointer */
 8001498:	20003000 	.word	0x20003000
  ldr r0, =_sdata
 800149c:	20000000 	.word	0x20000000
  ldr r1, =_edata
 80014a0:	200001e4 	.word	0x200001e4
  ldr r2, =_sidata
 80014a4:	08007f94 	.word	0x08007f94
  ldr r2, =_sbss
 80014a8:	200001e4 	.word	0x200001e4
  ldr r4, =_ebss
 80014ac:	20000364 	.word	0x20000364

080014b0 <ADC1_2_IRQHandler>:
 * @retval : None
*/
    .section	.text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
	b	Infinite_Loop
 80014b0:	e7fe      	b.n	80014b0 <ADC1_2_IRQHandler>
	...

080014b4 <HAL_Init>:
  *         In the default implementation,Systick is used as source of time base.
  *       The tick variable is incremented each 1ms in its ISR.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 80014b4:	b580      	push	{r7, lr}
 80014b6:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch */
#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 80014b8:	4b08      	ldr	r3, [pc, #32]	; (80014dc <HAL_Init+0x28>)
 80014ba:	681b      	ldr	r3, [r3, #0]
 80014bc:	4a07      	ldr	r2, [pc, #28]	; (80014dc <HAL_Init+0x28>)
 80014be:	f043 0310 	orr.w	r3, r3, #16
 80014c2:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 80014c4:	2003      	movs	r0, #3
 80014c6:	f000 ffd5 	bl	8002474 <HAL_NVIC_SetPriorityGrouping>

  /* Enable systick and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 80014ca:	2000      	movs	r0, #0
 80014cc:	f000 f808 	bl	80014e0 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 80014d0:	f7ff fda6 	bl	8001020 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 80014d4:	2300      	movs	r3, #0
}
 80014d6:	4618      	mov	r0, r3
 80014d8:	bd80      	pop	{r7, pc}
 80014da:	bf00      	nop
 80014dc:	40022000 	.word	0x40022000

080014e0 <HAL_InitTick>:
  *         implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 80014e0:	b580      	push	{r7, lr}
 80014e2:	b082      	sub	sp, #8
 80014e4:	af00      	add	r7, sp, #0
 80014e6:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 80014e8:	4b12      	ldr	r3, [pc, #72]	; (8001534 <HAL_InitTick+0x54>)
 80014ea:	681a      	ldr	r2, [r3, #0]
 80014ec:	4b12      	ldr	r3, [pc, #72]	; (8001538 <HAL_InitTick+0x58>)
 80014ee:	781b      	ldrb	r3, [r3, #0]
 80014f0:	4619      	mov	r1, r3
 80014f2:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 80014f6:	fbb3 f3f1 	udiv	r3, r3, r1
 80014fa:	fbb2 f3f3 	udiv	r3, r2, r3
 80014fe:	4618      	mov	r0, r3
 8001500:	f000 ffed 	bl	80024de <HAL_SYSTICK_Config>
 8001504:	4603      	mov	r3, r0
 8001506:	2b00      	cmp	r3, #0
 8001508:	d001      	beq.n	800150e <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 800150a:	2301      	movs	r3, #1
 800150c:	e00e      	b.n	800152c <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 800150e:	687b      	ldr	r3, [r7, #4]
 8001510:	2b0f      	cmp	r3, #15
 8001512:	d80a      	bhi.n	800152a <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8001514:	2200      	movs	r2, #0
 8001516:	6879      	ldr	r1, [r7, #4]
 8001518:	f04f 30ff 	mov.w	r0, #4294967295
 800151c:	f000 ffb5 	bl	800248a <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8001520:	4a06      	ldr	r2, [pc, #24]	; (800153c <HAL_InitTick+0x5c>)
 8001522:	687b      	ldr	r3, [r7, #4]
 8001524:	6013      	str	r3, [r2, #0]
  else
  {
    return HAL_ERROR;
  }
   /* Return function status */
  return HAL_OK;
 8001526:	2300      	movs	r3, #0
 8001528:	e000      	b.n	800152c <HAL_InitTick+0x4c>
    return HAL_ERROR;
 800152a:	2301      	movs	r3, #1
}
 800152c:	4618      	mov	r0, r3
 800152e:	3708      	adds	r7, #8
 8001530:	46bd      	mov	sp, r7
 8001532:	bd80      	pop	{r7, pc}
 8001534:	20000008 	.word	0x20000008
 8001538:	20000010 	.word	0x20000010
 800153c:	2000000c 	.word	0x2000000c

08001540 <HAL_IncTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *         implementations  in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8001540:	b480      	push	{r7}
 8001542:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8001544:	4b06      	ldr	r3, [pc, #24]	; (8001560 <HAL_IncTick+0x20>)
 8001546:	781b      	ldrb	r3, [r3, #0]
 8001548:	461a      	mov	r2, r3
 800154a:	4b06      	ldr	r3, [pc, #24]	; (8001564 <HAL_IncTick+0x24>)
 800154c:	681b      	ldr	r3, [r3, #0]
 800154e:	4413      	add	r3, r2
 8001550:	4a04      	ldr	r2, [pc, #16]	; (8001564 <HAL_IncTick+0x24>)
 8001552:	6013      	str	r3, [r2, #0]
}
 8001554:	bf00      	nop
 8001556:	46bd      	mov	sp, r7
 8001558:	f85d 7b04 	ldr.w	r7, [sp], #4
 800155c:	4770      	bx	lr
 800155e:	bf00      	nop
 8001560:	20000010 	.word	0x20000010
 8001564:	20000350 	.word	0x20000350

08001568 <HAL_GetTick>:
  * @note   The function is declared as __Weak  to be overwritten  in case of other 
  *         implementations  in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8001568:	b480      	push	{r7}
 800156a:	af00      	add	r7, sp, #0
  return uwTick;  
 800156c:	4b03      	ldr	r3, [pc, #12]	; (800157c <HAL_GetTick+0x14>)
 800156e:	681b      	ldr	r3, [r3, #0]
}
 8001570:	4618      	mov	r0, r3
 8001572:	46bd      	mov	sp, r7
 8001574:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001578:	4770      	bx	lr
 800157a:	bf00      	nop
 800157c:	20000350 	.word	0x20000350

08001580 <HAL_Delay>:
  *         implementations  in user file.
  * @param  Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8001580:	b580      	push	{r7, lr}
 8001582:	b084      	sub	sp, #16
 8001584:	af00      	add	r7, sp, #0
 8001586:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8001588:	f7ff ffee 	bl	8001568 <HAL_GetTick>
 800158c:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 800158e:	687b      	ldr	r3, [r7, #4]
 8001590:	60fb      	str	r3, [r7, #12]
  
  /* Add freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 8001592:	68fb      	ldr	r3, [r7, #12]
 8001594:	f1b3 3fff 	cmp.w	r3, #4294967295
 8001598:	d005      	beq.n	80015a6 <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 800159a:	4b0a      	ldr	r3, [pc, #40]	; (80015c4 <HAL_Delay+0x44>)
 800159c:	781b      	ldrb	r3, [r3, #0]
 800159e:	461a      	mov	r2, r3
 80015a0:	68fb      	ldr	r3, [r7, #12]
 80015a2:	4413      	add	r3, r2
 80015a4:	60fb      	str	r3, [r7, #12]
  }
  
  while((HAL_GetTick() - tickstart) < wait)
 80015a6:	bf00      	nop
 80015a8:	f7ff ffde 	bl	8001568 <HAL_GetTick>
 80015ac:	4602      	mov	r2, r0
 80015ae:	68bb      	ldr	r3, [r7, #8]
 80015b0:	1ad3      	subs	r3, r2, r3
 80015b2:	68fa      	ldr	r2, [r7, #12]
 80015b4:	429a      	cmp	r2, r3
 80015b6:	d8f7      	bhi.n	80015a8 <HAL_Delay+0x28>
  {
  }
}
 80015b8:	bf00      	nop
 80015ba:	bf00      	nop
 80015bc:	3710      	adds	r7, #16
 80015be:	46bd      	mov	sp, r7
 80015c0:	bd80      	pop	{r7, pc}
 80015c2:	bf00      	nop
 80015c4:	20000010 	.word	0x20000010

080015c8 <HAL_CAN_Init>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_CAN_Init(CAN_HandleTypeDef *hcan)
{
 80015c8:	b580      	push	{r7, lr}
 80015ca:	b084      	sub	sp, #16
 80015cc:	af00      	add	r7, sp, #0
 80015ce:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Check CAN handle */
  if (hcan == NULL)
 80015d0:	687b      	ldr	r3, [r7, #4]
 80015d2:	2b00      	cmp	r3, #0
 80015d4:	d101      	bne.n	80015da <HAL_CAN_Init+0x12>
  {
    return HAL_ERROR;
 80015d6:	2301      	movs	r3, #1
 80015d8:	e0ed      	b.n	80017b6 <HAL_CAN_Init+0x1ee>
    /* Init the low level hardware: CLOCK, NVIC */
    hcan->MspInitCallback(hcan);
  }

#else
  if (hcan->State == HAL_CAN_STATE_RESET)
 80015da:	687b      	ldr	r3, [r7, #4]
 80015dc:	f893 3020 	ldrb.w	r3, [r3, #32]
 80015e0:	b2db      	uxtb	r3, r3
 80015e2:	2b00      	cmp	r3, #0
 80015e4:	d102      	bne.n	80015ec <HAL_CAN_Init+0x24>
  {
    /* Init the low level hardware: CLOCK, NVIC */
    HAL_CAN_MspInit(hcan);
 80015e6:	6878      	ldr	r0, [r7, #4]
 80015e8:	f7ff fb3a 	bl	8000c60 <HAL_CAN_MspInit>
  }
#endif /* (USE_HAL_CAN_REGISTER_CALLBACKS) */

  /* Request initialisation */
  SET_BIT(hcan->Instance->MCR, CAN_MCR_INRQ);
 80015ec:	687b      	ldr	r3, [r7, #4]
 80015ee:	681b      	ldr	r3, [r3, #0]
 80015f0:	681a      	ldr	r2, [r3, #0]
 80015f2:	687b      	ldr	r3, [r7, #4]
 80015f4:	681b      	ldr	r3, [r3, #0]
 80015f6:	f042 0201 	orr.w	r2, r2, #1
 80015fa:	601a      	str	r2, [r3, #0]

  /* Get tick */
  tickstart = HAL_GetTick();
 80015fc:	f7ff ffb4 	bl	8001568 <HAL_GetTick>
 8001600:	60f8      	str	r0, [r7, #12]

  /* Wait initialisation acknowledge */
  while ((hcan->Instance->MSR & CAN_MSR_INAK) == 0U)
 8001602:	e012      	b.n	800162a <HAL_CAN_Init+0x62>
  {
    if ((HAL_GetTick() - tickstart) > CAN_TIMEOUT_VALUE)
 8001604:	f7ff ffb0 	bl	8001568 <HAL_GetTick>
 8001608:	4602      	mov	r2, r0
 800160a:	68fb      	ldr	r3, [r7, #12]
 800160c:	1ad3      	subs	r3, r2, r3
 800160e:	2b0a      	cmp	r3, #10
 8001610:	d90b      	bls.n	800162a <HAL_CAN_Init+0x62>
    {
      /* Update error code */
      hcan->ErrorCode |= HAL_CAN_ERROR_TIMEOUT;
 8001612:	687b      	ldr	r3, [r7, #4]
 8001614:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001616:	f443 3200 	orr.w	r2, r3, #131072	; 0x20000
 800161a:	687b      	ldr	r3, [r7, #4]
 800161c:	625a      	str	r2, [r3, #36]	; 0x24

      /* Change CAN state */
      hcan->State = HAL_CAN_STATE_ERROR;
 800161e:	687b      	ldr	r3, [r7, #4]
 8001620:	2205      	movs	r2, #5
 8001622:	f883 2020 	strb.w	r2, [r3, #32]

      return HAL_ERROR;
 8001626:	2301      	movs	r3, #1
 8001628:	e0c5      	b.n	80017b6 <HAL_CAN_Init+0x1ee>
  while ((hcan->Instance->MSR & CAN_MSR_INAK) == 0U)
 800162a:	687b      	ldr	r3, [r7, #4]
 800162c:	681b      	ldr	r3, [r3, #0]
 800162e:	685b      	ldr	r3, [r3, #4]
 8001630:	f003 0301 	and.w	r3, r3, #1
 8001634:	2b00      	cmp	r3, #0
 8001636:	d0e5      	beq.n	8001604 <HAL_CAN_Init+0x3c>
    }
  }

  /* Exit from sleep mode */
  CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_SLEEP);
 8001638:	687b      	ldr	r3, [r7, #4]
 800163a:	681b      	ldr	r3, [r3, #0]
 800163c:	681a      	ldr	r2, [r3, #0]
 800163e:	687b      	ldr	r3, [r7, #4]
 8001640:	681b      	ldr	r3, [r3, #0]
 8001642:	f022 0202 	bic.w	r2, r2, #2
 8001646:	601a      	str	r2, [r3, #0]

  /* Get tick */
  tickstart = HAL_GetTick();
 8001648:	f7ff ff8e 	bl	8001568 <HAL_GetTick>
 800164c:	60f8      	str	r0, [r7, #12]

  /* Check Sleep mode leave acknowledge */
  while ((hcan->Instance->MSR & CAN_MSR_SLAK) != 0U)
 800164e:	e012      	b.n	8001676 <HAL_CAN_Init+0xae>
  {
    if ((HAL_GetTick() - tickstart) > CAN_TIMEOUT_VALUE)
 8001650:	f7ff ff8a 	bl	8001568 <HAL_GetTick>
 8001654:	4602      	mov	r2, r0
 8001656:	68fb      	ldr	r3, [r7, #12]
 8001658:	1ad3      	subs	r3, r2, r3
 800165a:	2b0a      	cmp	r3, #10
 800165c:	d90b      	bls.n	8001676 <HAL_CAN_Init+0xae>
    {
      /* Update error code */
      hcan->ErrorCode |= HAL_CAN_ERROR_TIMEOUT;
 800165e:	687b      	ldr	r3, [r7, #4]
 8001660:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001662:	f443 3200 	orr.w	r2, r3, #131072	; 0x20000
 8001666:	687b      	ldr	r3, [r7, #4]
 8001668:	625a      	str	r2, [r3, #36]	; 0x24

      /* Change CAN state */
      hcan->State = HAL_CAN_STATE_ERROR;
 800166a:	687b      	ldr	r3, [r7, #4]
 800166c:	2205      	movs	r2, #5
 800166e:	f883 2020 	strb.w	r2, [r3, #32]

      return HAL_ERROR;
 8001672:	2301      	movs	r3, #1
 8001674:	e09f      	b.n	80017b6 <HAL_CAN_Init+0x1ee>
  while ((hcan->Instance->MSR & CAN_MSR_SLAK) != 0U)
 8001676:	687b      	ldr	r3, [r7, #4]
 8001678:	681b      	ldr	r3, [r3, #0]
 800167a:	685b      	ldr	r3, [r3, #4]
 800167c:	f003 0302 	and.w	r3, r3, #2
 8001680:	2b00      	cmp	r3, #0
 8001682:	d1e5      	bne.n	8001650 <HAL_CAN_Init+0x88>
    }
  }

  /* Set the time triggered communication mode */
  if (hcan->Init.TimeTriggeredMode == ENABLE)
 8001684:	687b      	ldr	r3, [r7, #4]
 8001686:	7e1b      	ldrb	r3, [r3, #24]
 8001688:	2b01      	cmp	r3, #1
 800168a:	d108      	bne.n	800169e <HAL_CAN_Init+0xd6>
  {
    SET_BIT(hcan->Instance->MCR, CAN_MCR_TTCM);
 800168c:	687b      	ldr	r3, [r7, #4]
 800168e:	681b      	ldr	r3, [r3, #0]
 8001690:	681a      	ldr	r2, [r3, #0]
 8001692:	687b      	ldr	r3, [r7, #4]
 8001694:	681b      	ldr	r3, [r3, #0]
 8001696:	f042 0280 	orr.w	r2, r2, #128	; 0x80
 800169a:	601a      	str	r2, [r3, #0]
 800169c:	e007      	b.n	80016ae <HAL_CAN_Init+0xe6>
  }
  else
  {
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_TTCM);
 800169e:	687b      	ldr	r3, [r7, #4]
 80016a0:	681b      	ldr	r3, [r3, #0]
 80016a2:	681a      	ldr	r2, [r3, #0]
 80016a4:	687b      	ldr	r3, [r7, #4]
 80016a6:	681b      	ldr	r3, [r3, #0]
 80016a8:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 80016ac:	601a      	str	r2, [r3, #0]
  }

  /* Set the automatic bus-off management */
  if (hcan->Init.AutoBusOff == ENABLE)
 80016ae:	687b      	ldr	r3, [r7, #4]
 80016b0:	7e5b      	ldrb	r3, [r3, #25]
 80016b2:	2b01      	cmp	r3, #1
 80016b4:	d108      	bne.n	80016c8 <HAL_CAN_Init+0x100>
  {
    SET_BIT(hcan->Instance->MCR, CAN_MCR_ABOM);
 80016b6:	687b      	ldr	r3, [r7, #4]
 80016b8:	681b      	ldr	r3, [r3, #0]
 80016ba:	681a      	ldr	r2, [r3, #0]
 80016bc:	687b      	ldr	r3, [r7, #4]
 80016be:	681b      	ldr	r3, [r3, #0]
 80016c0:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 80016c4:	601a      	str	r2, [r3, #0]
 80016c6:	e007      	b.n	80016d8 <HAL_CAN_Init+0x110>
  }
  else
  {
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_ABOM);
 80016c8:	687b      	ldr	r3, [r7, #4]
 80016ca:	681b      	ldr	r3, [r3, #0]
 80016cc:	681a      	ldr	r2, [r3, #0]
 80016ce:	687b      	ldr	r3, [r7, #4]
 80016d0:	681b      	ldr	r3, [r3, #0]
 80016d2:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 80016d6:	601a      	str	r2, [r3, #0]
  }

  /* Set the automatic wake-up mode */
  if (hcan->Init.AutoWakeUp == ENABLE)
 80016d8:	687b      	ldr	r3, [r7, #4]
 80016da:	7e9b      	ldrb	r3, [r3, #26]
 80016dc:	2b01      	cmp	r3, #1
 80016de:	d108      	bne.n	80016f2 <HAL_CAN_Init+0x12a>
  {
    SET_BIT(hcan->Instance->MCR, CAN_MCR_AWUM);
 80016e0:	687b      	ldr	r3, [r7, #4]
 80016e2:	681b      	ldr	r3, [r3, #0]
 80016e4:	681a      	ldr	r2, [r3, #0]
 80016e6:	687b      	ldr	r3, [r7, #4]
 80016e8:	681b      	ldr	r3, [r3, #0]
 80016ea:	f042 0220 	orr.w	r2, r2, #32
 80016ee:	601a      	str	r2, [r3, #0]
 80016f0:	e007      	b.n	8001702 <HAL_CAN_Init+0x13a>
  }
  else
  {
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_AWUM);
 80016f2:	687b      	ldr	r3, [r7, #4]
 80016f4:	681b      	ldr	r3, [r3, #0]
 80016f6:	681a      	ldr	r2, [r3, #0]
 80016f8:	687b      	ldr	r3, [r7, #4]
 80016fa:	681b      	ldr	r3, [r3, #0]
 80016fc:	f022 0220 	bic.w	r2, r2, #32
 8001700:	601a      	str	r2, [r3, #0]
  }

  /* Set the automatic retransmission */
  if (hcan->Init.AutoRetransmission == ENABLE)
 8001702:	687b      	ldr	r3, [r7, #4]
 8001704:	7edb      	ldrb	r3, [r3, #27]
 8001706:	2b01      	cmp	r3, #1
 8001708:	d108      	bne.n	800171c <HAL_CAN_Init+0x154>
  {
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_NART);
 800170a:	687b      	ldr	r3, [r7, #4]
 800170c:	681b      	ldr	r3, [r3, #0]
 800170e:	681a      	ldr	r2, [r3, #0]
 8001710:	687b      	ldr	r3, [r7, #4]
 8001712:	681b      	ldr	r3, [r3, #0]
 8001714:	f022 0210 	bic.w	r2, r2, #16
 8001718:	601a      	str	r2, [r3, #0]
 800171a:	e007      	b.n	800172c <HAL_CAN_Init+0x164>
  }
  else
  {
    SET_BIT(hcan->Instance->MCR, CAN_MCR_NART);
 800171c:	687b      	ldr	r3, [r7, #4]
 800171e:	681b      	ldr	r3, [r3, #0]
 8001720:	681a      	ldr	r2, [r3, #0]
 8001722:	687b      	ldr	r3, [r7, #4]
 8001724:	681b      	ldr	r3, [r3, #0]
 8001726:	f042 0210 	orr.w	r2, r2, #16
 800172a:	601a      	str	r2, [r3, #0]
  }

  /* Set the receive FIFO locked mode */
  if (hcan->Init.ReceiveFifoLocked == ENABLE)
 800172c:	687b      	ldr	r3, [r7, #4]
 800172e:	7f1b      	ldrb	r3, [r3, #28]
 8001730:	2b01      	cmp	r3, #1
 8001732:	d108      	bne.n	8001746 <HAL_CAN_Init+0x17e>
  {
    SET_BIT(hcan->Instance->MCR, CAN_MCR_RFLM);
 8001734:	687b      	ldr	r3, [r7, #4]
 8001736:	681b      	ldr	r3, [r3, #0]
 8001738:	681a      	ldr	r2, [r3, #0]
 800173a:	687b      	ldr	r3, [r7, #4]
 800173c:	681b      	ldr	r3, [r3, #0]
 800173e:	f042 0208 	orr.w	r2, r2, #8
 8001742:	601a      	str	r2, [r3, #0]
 8001744:	e007      	b.n	8001756 <HAL_CAN_Init+0x18e>
  }
  else
  {
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_RFLM);
 8001746:	687b      	ldr	r3, [r7, #4]
 8001748:	681b      	ldr	r3, [r3, #0]
 800174a:	681a      	ldr	r2, [r3, #0]
 800174c:	687b      	ldr	r3, [r7, #4]
 800174e:	681b      	ldr	r3, [r3, #0]
 8001750:	f022 0208 	bic.w	r2, r2, #8
 8001754:	601a      	str	r2, [r3, #0]
  }

  /* Set the transmit FIFO priority */
  if (hcan->Init.TransmitFifoPriority == ENABLE)
 8001756:	687b      	ldr	r3, [r7, #4]
 8001758:	7f5b      	ldrb	r3, [r3, #29]
 800175a:	2b01      	cmp	r3, #1
 800175c:	d108      	bne.n	8001770 <HAL_CAN_Init+0x1a8>
  {
    SET_BIT(hcan->Instance->MCR, CAN_MCR_TXFP);
 800175e:	687b      	ldr	r3, [r7, #4]
 8001760:	681b      	ldr	r3, [r3, #0]
 8001762:	681a      	ldr	r2, [r3, #0]
 8001764:	687b      	ldr	r3, [r7, #4]
 8001766:	681b      	ldr	r3, [r3, #0]
 8001768:	f042 0204 	orr.w	r2, r2, #4
 800176c:	601a      	str	r2, [r3, #0]
 800176e:	e007      	b.n	8001780 <HAL_CAN_Init+0x1b8>
  }
  else
  {
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_TXFP);
 8001770:	687b      	ldr	r3, [r7, #4]
 8001772:	681b      	ldr	r3, [r3, #0]
 8001774:	681a      	ldr	r2, [r3, #0]
 8001776:	687b      	ldr	r3, [r7, #4]
 8001778:	681b      	ldr	r3, [r3, #0]
 800177a:	f022 0204 	bic.w	r2, r2, #4
 800177e:	601a      	str	r2, [r3, #0]
  }

  /* Set the bit timing register */
  WRITE_REG(hcan->Instance->BTR, (uint32_t)(hcan->Init.Mode           |
 8001780:	687b      	ldr	r3, [r7, #4]
 8001782:	689a      	ldr	r2, [r3, #8]
 8001784:	687b      	ldr	r3, [r7, #4]
 8001786:	68db      	ldr	r3, [r3, #12]
 8001788:	431a      	orrs	r2, r3
 800178a:	687b      	ldr	r3, [r7, #4]
 800178c:	691b      	ldr	r3, [r3, #16]
 800178e:	431a      	orrs	r2, r3
 8001790:	687b      	ldr	r3, [r7, #4]
 8001792:	695b      	ldr	r3, [r3, #20]
 8001794:	ea42 0103 	orr.w	r1, r2, r3
 8001798:	687b      	ldr	r3, [r7, #4]
 800179a:	685b      	ldr	r3, [r3, #4]
 800179c:	1e5a      	subs	r2, r3, #1
 800179e:	687b      	ldr	r3, [r7, #4]
 80017a0:	681b      	ldr	r3, [r3, #0]
 80017a2:	430a      	orrs	r2, r1
 80017a4:	61da      	str	r2, [r3, #28]
                                            hcan->Init.TimeSeg1       |
                                            hcan->Init.TimeSeg2       |
                                            (hcan->Init.Prescaler - 1U)));

  /* Initialize the error code */
  hcan->ErrorCode = HAL_CAN_ERROR_NONE;
 80017a6:	687b      	ldr	r3, [r7, #4]
 80017a8:	2200      	movs	r2, #0
 80017aa:	625a      	str	r2, [r3, #36]	; 0x24

  /* Initialize the CAN state */
  hcan->State = HAL_CAN_STATE_READY;
 80017ac:	687b      	ldr	r3, [r7, #4]
 80017ae:	2201      	movs	r2, #1
 80017b0:	f883 2020 	strb.w	r2, [r3, #32]

  /* Return function status */
  return HAL_OK;
 80017b4:	2300      	movs	r3, #0
}
 80017b6:	4618      	mov	r0, r3
 80017b8:	3710      	adds	r7, #16
 80017ba:	46bd      	mov	sp, r7
 80017bc:	bd80      	pop	{r7, pc}

080017be <HAL_CAN_ConfigFilter>:
  * @param  sFilterConfig pointer to a CAN_FilterTypeDef structure that
  *         contains the filter configuration information.
  * @retval None
  */
HAL_StatusTypeDef HAL_CAN_ConfigFilter(CAN_HandleTypeDef *hcan, const CAN_FilterTypeDef *sFilterConfig)
{
 80017be:	b480      	push	{r7}
 80017c0:	b087      	sub	sp, #28
 80017c2:	af00      	add	r7, sp, #0
 80017c4:	6078      	str	r0, [r7, #4]
 80017c6:	6039      	str	r1, [r7, #0]
  uint32_t filternbrbitpos;
  CAN_TypeDef *can_ip = hcan->Instance;
 80017c8:	687b      	ldr	r3, [r7, #4]
 80017ca:	681b      	ldr	r3, [r3, #0]
 80017cc:	617b      	str	r3, [r7, #20]
  HAL_CAN_StateTypeDef state = hcan->State;
 80017ce:	687b      	ldr	r3, [r7, #4]
 80017d0:	f893 3020 	ldrb.w	r3, [r3, #32]
 80017d4:	74fb      	strb	r3, [r7, #19]

  if ((state == HAL_CAN_STATE_READY) ||
 80017d6:	7cfb      	ldrb	r3, [r7, #19]
 80017d8:	2b01      	cmp	r3, #1
 80017da:	d003      	beq.n	80017e4 <HAL_CAN_ConfigFilter+0x26>
 80017dc:	7cfb      	ldrb	r3, [r7, #19]
 80017de:	2b02      	cmp	r3, #2
 80017e0:	f040 80aa 	bne.w	8001938 <HAL_CAN_ConfigFilter+0x17a>

    /* Check the parameters */
    assert_param(IS_CAN_FILTER_BANK_SINGLE(sFilterConfig->FilterBank));

    /* Initialisation mode for the filter */
    SET_BIT(can_ip->FMR, CAN_FMR_FINIT);
 80017e4:	697b      	ldr	r3, [r7, #20]
 80017e6:	f8d3 3200 	ldr.w	r3, [r3, #512]	; 0x200
 80017ea:	f043 0201 	orr.w	r2, r3, #1
 80017ee:	697b      	ldr	r3, [r7, #20]
 80017f0:	f8c3 2200 	str.w	r2, [r3, #512]	; 0x200

    /* Convert filter number into bit position */
    filternbrbitpos = (uint32_t)1 << (sFilterConfig->FilterBank & 0x1FU);
 80017f4:	683b      	ldr	r3, [r7, #0]
 80017f6:	695b      	ldr	r3, [r3, #20]
 80017f8:	f003 031f 	and.w	r3, r3, #31
 80017fc:	2201      	movs	r2, #1
 80017fe:	fa02 f303 	lsl.w	r3, r2, r3
 8001802:	60fb      	str	r3, [r7, #12]

    /* Filter Deactivation */
    CLEAR_BIT(can_ip->FA1R, filternbrbitpos);
 8001804:	697b      	ldr	r3, [r7, #20]
 8001806:	f8d3 221c 	ldr.w	r2, [r3, #540]	; 0x21c
 800180a:	68fb      	ldr	r3, [r7, #12]
 800180c:	43db      	mvns	r3, r3
 800180e:	401a      	ands	r2, r3
 8001810:	697b      	ldr	r3, [r7, #20]
 8001812:	f8c3 221c 	str.w	r2, [r3, #540]	; 0x21c

    /* Filter Scale */
    if (sFilterConfig->FilterScale == CAN_FILTERSCALE_16BIT)
 8001816:	683b      	ldr	r3, [r7, #0]
 8001818:	69db      	ldr	r3, [r3, #28]
 800181a:	2b00      	cmp	r3, #0
 800181c:	d123      	bne.n	8001866 <HAL_CAN_ConfigFilter+0xa8>
    {
      /* 16-bit scale for the filter */
      CLEAR_BIT(can_ip->FS1R, filternbrbitpos);
 800181e:	697b      	ldr	r3, [r7, #20]
 8001820:	f8d3 220c 	ldr.w	r2, [r3, #524]	; 0x20c
 8001824:	68fb      	ldr	r3, [r7, #12]
 8001826:	43db      	mvns	r3, r3
 8001828:	401a      	ands	r2, r3
 800182a:	697b      	ldr	r3, [r7, #20]
 800182c:	f8c3 220c 	str.w	r2, [r3, #524]	; 0x20c

      /* First 16-bit identifier and First 16-bit mask */
      /* Or First 16-bit identifier and Second 16-bit identifier */
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR1 =
        ((0x0000FFFFU & (uint32_t)sFilterConfig->FilterMaskIdLow) << 16U) |
 8001830:	683b      	ldr	r3, [r7, #0]
 8001832:	68db      	ldr	r3, [r3, #12]
 8001834:	0419      	lsls	r1, r3, #16
        (0x0000FFFFU & (uint32_t)sFilterConfig->FilterIdLow);
 8001836:	683b      	ldr	r3, [r7, #0]
 8001838:	685b      	ldr	r3, [r3, #4]
 800183a:	b29b      	uxth	r3, r3
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR1 =
 800183c:	683a      	ldr	r2, [r7, #0]
 800183e:	6952      	ldr	r2, [r2, #20]
        ((0x0000FFFFU & (uint32_t)sFilterConfig->FilterMaskIdLow) << 16U) |
 8001840:	4319      	orrs	r1, r3
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR1 =
 8001842:	697b      	ldr	r3, [r7, #20]
 8001844:	3248      	adds	r2, #72	; 0x48
 8001846:	f843 1032 	str.w	r1, [r3, r2, lsl #3]

      /* Second 16-bit identifier and Second 16-bit mask */
      /* Or Third 16-bit identifier and Fourth 16-bit identifier */
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR2 =
        ((0x0000FFFFU & (uint32_t)sFilterConfig->FilterMaskIdHigh) << 16U) |
 800184a:	683b      	ldr	r3, [r7, #0]
 800184c:	689b      	ldr	r3, [r3, #8]
 800184e:	0419      	lsls	r1, r3, #16
        (0x0000FFFFU & (uint32_t)sFilterConfig->FilterIdHigh);
 8001850:	683b      	ldr	r3, [r7, #0]
 8001852:	681b      	ldr	r3, [r3, #0]
 8001854:	b29a      	uxth	r2, r3
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR2 =
 8001856:	683b      	ldr	r3, [r7, #0]
 8001858:	695b      	ldr	r3, [r3, #20]
        ((0x0000FFFFU & (uint32_t)sFilterConfig->FilterMaskIdHigh) << 16U) |
 800185a:	430a      	orrs	r2, r1
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR2 =
 800185c:	6979      	ldr	r1, [r7, #20]
 800185e:	3348      	adds	r3, #72	; 0x48
 8001860:	00db      	lsls	r3, r3, #3
 8001862:	440b      	add	r3, r1
 8001864:	605a      	str	r2, [r3, #4]
    }

    if (sFilterConfig->FilterScale == CAN_FILTERSCALE_32BIT)
 8001866:	683b      	ldr	r3, [r7, #0]
 8001868:	69db      	ldr	r3, [r3, #28]
 800186a:	2b01      	cmp	r3, #1
 800186c:	d122      	bne.n	80018b4 <HAL_CAN_ConfigFilter+0xf6>
    {
      /* 32-bit scale for the filter */
      SET_BIT(can_ip->FS1R, filternbrbitpos);
 800186e:	697b      	ldr	r3, [r7, #20]
 8001870:	f8d3 220c 	ldr.w	r2, [r3, #524]	; 0x20c
 8001874:	68fb      	ldr	r3, [r7, #12]
 8001876:	431a      	orrs	r2, r3
 8001878:	697b      	ldr	r3, [r7, #20]
 800187a:	f8c3 220c 	str.w	r2, [r3, #524]	; 0x20c

      /* 32-bit identifier or First 32-bit identifier */
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR1 =
        ((0x0000FFFFU & (uint32_t)sFilterConfig->FilterIdHigh) << 16U) |
 800187e:	683b      	ldr	r3, [r7, #0]
 8001880:	681b      	ldr	r3, [r3, #0]
 8001882:	0419      	lsls	r1, r3, #16
        (0x0000FFFFU & (uint32_t)sFilterConfig->FilterIdLow);
 8001884:	683b      	ldr	r3, [r7, #0]
 8001886:	685b      	ldr	r3, [r3, #4]
 8001888:	b29b      	uxth	r3, r3
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR1 =
 800188a:	683a      	ldr	r2, [r7, #0]
 800188c:	6952      	ldr	r2, [r2, #20]
        ((0x0000FFFFU & (uint32_t)sFilterConfig->FilterIdHigh) << 16U) |
 800188e:	4319      	orrs	r1, r3
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR1 =
 8001890:	697b      	ldr	r3, [r7, #20]
 8001892:	3248      	adds	r2, #72	; 0x48
 8001894:	f843 1032 	str.w	r1, [r3, r2, lsl #3]

      /* 32-bit mask or Second 32-bit identifier */
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR2 =
        ((0x0000FFFFU & (uint32_t)sFilterConfig->FilterMaskIdHigh) << 16U) |
 8001898:	683b      	ldr	r3, [r7, #0]
 800189a:	689b      	ldr	r3, [r3, #8]
 800189c:	0419      	lsls	r1, r3, #16
        (0x0000FFFFU & (uint32_t)sFilterConfig->FilterMaskIdLow);
 800189e:	683b      	ldr	r3, [r7, #0]
 80018a0:	68db      	ldr	r3, [r3, #12]
 80018a2:	b29a      	uxth	r2, r3
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR2 =
 80018a4:	683b      	ldr	r3, [r7, #0]
 80018a6:	695b      	ldr	r3, [r3, #20]
        ((0x0000FFFFU & (uint32_t)sFilterConfig->FilterMaskIdHigh) << 16U) |
 80018a8:	430a      	orrs	r2, r1
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR2 =
 80018aa:	6979      	ldr	r1, [r7, #20]
 80018ac:	3348      	adds	r3, #72	; 0x48
 80018ae:	00db      	lsls	r3, r3, #3
 80018b0:	440b      	add	r3, r1
 80018b2:	605a      	str	r2, [r3, #4]
    }

    /* Filter Mode */
    if (sFilterConfig->FilterMode == CAN_FILTERMODE_IDMASK)
 80018b4:	683b      	ldr	r3, [r7, #0]
 80018b6:	699b      	ldr	r3, [r3, #24]
 80018b8:	2b00      	cmp	r3, #0
 80018ba:	d109      	bne.n	80018d0 <HAL_CAN_ConfigFilter+0x112>
    {
      /* Id/Mask mode for the filter*/
      CLEAR_BIT(can_ip->FM1R, filternbrbitpos);
 80018bc:	697b      	ldr	r3, [r7, #20]
 80018be:	f8d3 2204 	ldr.w	r2, [r3, #516]	; 0x204
 80018c2:	68fb      	ldr	r3, [r7, #12]
 80018c4:	43db      	mvns	r3, r3
 80018c6:	401a      	ands	r2, r3
 80018c8:	697b      	ldr	r3, [r7, #20]
 80018ca:	f8c3 2204 	str.w	r2, [r3, #516]	; 0x204
 80018ce:	e007      	b.n	80018e0 <HAL_CAN_ConfigFilter+0x122>
    }
    else /* CAN_FilterInitStruct->CAN_FilterMode == CAN_FilterMode_IdList */
    {
      /* Identifier list mode for the filter*/
      SET_BIT(can_ip->FM1R, filternbrbitpos);
 80018d0:	697b      	ldr	r3, [r7, #20]
 80018d2:	f8d3 2204 	ldr.w	r2, [r3, #516]	; 0x204
 80018d6:	68fb      	ldr	r3, [r7, #12]
 80018d8:	431a      	orrs	r2, r3
 80018da:	697b      	ldr	r3, [r7, #20]
 80018dc:	f8c3 2204 	str.w	r2, [r3, #516]	; 0x204
    }

    /* Filter FIFO assignment */
    if (sFilterConfig->FilterFIFOAssignment == CAN_FILTER_FIFO0)
 80018e0:	683b      	ldr	r3, [r7, #0]
 80018e2:	691b      	ldr	r3, [r3, #16]
 80018e4:	2b00      	cmp	r3, #0
 80018e6:	d109      	bne.n	80018fc <HAL_CAN_ConfigFilter+0x13e>
    {
      /* FIFO 0 assignation for the filter */
      CLEAR_BIT(can_ip->FFA1R, filternbrbitpos);
 80018e8:	697b      	ldr	r3, [r7, #20]
 80018ea:	f8d3 2214 	ldr.w	r2, [r3, #532]	; 0x214
 80018ee:	68fb      	ldr	r3, [r7, #12]
 80018f0:	43db      	mvns	r3, r3
 80018f2:	401a      	ands	r2, r3
 80018f4:	697b      	ldr	r3, [r7, #20]
 80018f6:	f8c3 2214 	str.w	r2, [r3, #532]	; 0x214
 80018fa:	e007      	b.n	800190c <HAL_CAN_ConfigFilter+0x14e>
    }
    else
    {
      /* FIFO 1 assignation for the filter */
      SET_BIT(can_ip->FFA1R, filternbrbitpos);
 80018fc:	697b      	ldr	r3, [r7, #20]
 80018fe:	f8d3 2214 	ldr.w	r2, [r3, #532]	; 0x214
 8001902:	68fb      	ldr	r3, [r7, #12]
 8001904:	431a      	orrs	r2, r3
 8001906:	697b      	ldr	r3, [r7, #20]
 8001908:	f8c3 2214 	str.w	r2, [r3, #532]	; 0x214
    }

    /* Filter activation */
    if (sFilterConfig->FilterActivation == CAN_FILTER_ENABLE)
 800190c:	683b      	ldr	r3, [r7, #0]
 800190e:	6a1b      	ldr	r3, [r3, #32]
 8001910:	2b01      	cmp	r3, #1
 8001912:	d107      	bne.n	8001924 <HAL_CAN_ConfigFilter+0x166>
    {
      SET_BIT(can_ip->FA1R, filternbrbitpos);
 8001914:	697b      	ldr	r3, [r7, #20]
 8001916:	f8d3 221c 	ldr.w	r2, [r3, #540]	; 0x21c
 800191a:	68fb      	ldr	r3, [r7, #12]
 800191c:	431a      	orrs	r2, r3
 800191e:	697b      	ldr	r3, [r7, #20]
 8001920:	f8c3 221c 	str.w	r2, [r3, #540]	; 0x21c
    }

    /* Leave the initialisation mode for the filter */
    CLEAR_BIT(can_ip->FMR, CAN_FMR_FINIT);
 8001924:	697b      	ldr	r3, [r7, #20]
 8001926:	f8d3 3200 	ldr.w	r3, [r3, #512]	; 0x200
 800192a:	f023 0201 	bic.w	r2, r3, #1
 800192e:	697b      	ldr	r3, [r7, #20]
 8001930:	f8c3 2200 	str.w	r2, [r3, #512]	; 0x200

    /* Return function status */
    return HAL_OK;
 8001934:	2300      	movs	r3, #0
 8001936:	e006      	b.n	8001946 <HAL_CAN_ConfigFilter+0x188>
  }
  else
  {
    /* Update error code */
    hcan->ErrorCode |= HAL_CAN_ERROR_NOT_INITIALIZED;
 8001938:	687b      	ldr	r3, [r7, #4]
 800193a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800193c:	f443 2280 	orr.w	r2, r3, #262144	; 0x40000
 8001940:	687b      	ldr	r3, [r7, #4]
 8001942:	625a      	str	r2, [r3, #36]	; 0x24

    return HAL_ERROR;
 8001944:	2301      	movs	r3, #1
  }
}
 8001946:	4618      	mov	r0, r3
 8001948:	371c      	adds	r7, #28
 800194a:	46bd      	mov	sp, r7
 800194c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001950:	4770      	bx	lr

08001952 <HAL_CAN_Start>:
  * @param  hcan pointer to an CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_CAN_Start(CAN_HandleTypeDef *hcan)
{
 8001952:	b580      	push	{r7, lr}
 8001954:	b084      	sub	sp, #16
 8001956:	af00      	add	r7, sp, #0
 8001958:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  if (hcan->State == HAL_CAN_STATE_READY)
 800195a:	687b      	ldr	r3, [r7, #4]
 800195c:	f893 3020 	ldrb.w	r3, [r3, #32]
 8001960:	b2db      	uxtb	r3, r3
 8001962:	2b01      	cmp	r3, #1
 8001964:	d12e      	bne.n	80019c4 <HAL_CAN_Start+0x72>
  {
    /* Change CAN peripheral state */
    hcan->State = HAL_CAN_STATE_LISTENING;
 8001966:	687b      	ldr	r3, [r7, #4]
 8001968:	2202      	movs	r2, #2
 800196a:	f883 2020 	strb.w	r2, [r3, #32]

    /* Request leave initialisation */
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_INRQ);
 800196e:	687b      	ldr	r3, [r7, #4]
 8001970:	681b      	ldr	r3, [r3, #0]
 8001972:	681a      	ldr	r2, [r3, #0]
 8001974:	687b      	ldr	r3, [r7, #4]
 8001976:	681b      	ldr	r3, [r3, #0]
 8001978:	f022 0201 	bic.w	r2, r2, #1
 800197c:	601a      	str	r2, [r3, #0]

    /* Get tick */
    tickstart = HAL_GetTick();
 800197e:	f7ff fdf3 	bl	8001568 <HAL_GetTick>
 8001982:	60f8      	str	r0, [r7, #12]

    /* Wait the acknowledge */
    while ((hcan->Instance->MSR & CAN_MSR_INAK) != 0U)
 8001984:	e012      	b.n	80019ac <HAL_CAN_Start+0x5a>
    {
      /* Check for the Timeout */
      if ((HAL_GetTick() - tickstart) > CAN_TIMEOUT_VALUE)
 8001986:	f7ff fdef 	bl	8001568 <HAL_GetTick>
 800198a:	4602      	mov	r2, r0
 800198c:	68fb      	ldr	r3, [r7, #12]
 800198e:	1ad3      	subs	r3, r2, r3
 8001990:	2b0a      	cmp	r3, #10
 8001992:	d90b      	bls.n	80019ac <HAL_CAN_Start+0x5a>
      {
        /* Update error code */
        hcan->ErrorCode |= HAL_CAN_ERROR_TIMEOUT;
 8001994:	687b      	ldr	r3, [r7, #4]
 8001996:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001998:	f443 3200 	orr.w	r2, r3, #131072	; 0x20000
 800199c:	687b      	ldr	r3, [r7, #4]
 800199e:	625a      	str	r2, [r3, #36]	; 0x24

        /* Change CAN state */
        hcan->State = HAL_CAN_STATE_ERROR;
 80019a0:	687b      	ldr	r3, [r7, #4]
 80019a2:	2205      	movs	r2, #5
 80019a4:	f883 2020 	strb.w	r2, [r3, #32]

        return HAL_ERROR;
 80019a8:	2301      	movs	r3, #1
 80019aa:	e012      	b.n	80019d2 <HAL_CAN_Start+0x80>
    while ((hcan->Instance->MSR & CAN_MSR_INAK) != 0U)
 80019ac:	687b      	ldr	r3, [r7, #4]
 80019ae:	681b      	ldr	r3, [r3, #0]
 80019b0:	685b      	ldr	r3, [r3, #4]
 80019b2:	f003 0301 	and.w	r3, r3, #1
 80019b6:	2b00      	cmp	r3, #0
 80019b8:	d1e5      	bne.n	8001986 <HAL_CAN_Start+0x34>
      }
    }

    /* Reset the CAN ErrorCode */
    hcan->ErrorCode = HAL_CAN_ERROR_NONE;
 80019ba:	687b      	ldr	r3, [r7, #4]
 80019bc:	2200      	movs	r2, #0
 80019be:	625a      	str	r2, [r3, #36]	; 0x24

    /* Return function status */
    return HAL_OK;
 80019c0:	2300      	movs	r3, #0
 80019c2:	e006      	b.n	80019d2 <HAL_CAN_Start+0x80>
  }
  else
  {
    /* Update error code */
    hcan->ErrorCode |= HAL_CAN_ERROR_NOT_READY;
 80019c4:	687b      	ldr	r3, [r7, #4]
 80019c6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80019c8:	f443 2200 	orr.w	r2, r3, #524288	; 0x80000
 80019cc:	687b      	ldr	r3, [r7, #4]
 80019ce:	625a      	str	r2, [r3, #36]	; 0x24

    return HAL_ERROR;
 80019d0:	2301      	movs	r3, #1
  }
}
 80019d2:	4618      	mov	r0, r3
 80019d4:	3710      	adds	r7, #16
 80019d6:	46bd      	mov	sp, r7
 80019d8:	bd80      	pop	{r7, pc}

080019da <HAL_CAN_AddTxMessage>:
  *         This parameter can be a value of @arg CAN_Tx_Mailboxes.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_CAN_AddTxMessage(CAN_HandleTypeDef *hcan, const CAN_TxHeaderTypeDef *pHeader,
                                       const uint8_t aData[], uint32_t *pTxMailbox)
{
 80019da:	b480      	push	{r7}
 80019dc:	b089      	sub	sp, #36	; 0x24
 80019de:	af00      	add	r7, sp, #0
 80019e0:	60f8      	str	r0, [r7, #12]
 80019e2:	60b9      	str	r1, [r7, #8]
 80019e4:	607a      	str	r2, [r7, #4]
 80019e6:	603b      	str	r3, [r7, #0]
  uint32_t transmitmailbox;
  HAL_CAN_StateTypeDef state = hcan->State;
 80019e8:	68fb      	ldr	r3, [r7, #12]
 80019ea:	f893 3020 	ldrb.w	r3, [r3, #32]
 80019ee:	77fb      	strb	r3, [r7, #31]
  uint32_t tsr = READ_REG(hcan->Instance->TSR);
 80019f0:	68fb      	ldr	r3, [r7, #12]
 80019f2:	681b      	ldr	r3, [r3, #0]
 80019f4:	689b      	ldr	r3, [r3, #8]
 80019f6:	61bb      	str	r3, [r7, #24]
  {
    assert_param(IS_CAN_EXTID(pHeader->ExtId));
  }
  assert_param(IS_FUNCTIONAL_STATE(pHeader->TransmitGlobalTime));

  if ((state == HAL_CAN_STATE_READY) ||
 80019f8:	7ffb      	ldrb	r3, [r7, #31]
 80019fa:	2b01      	cmp	r3, #1
 80019fc:	d003      	beq.n	8001a06 <HAL_CAN_AddTxMessage+0x2c>
 80019fe:	7ffb      	ldrb	r3, [r7, #31]
 8001a00:	2b02      	cmp	r3, #2
 8001a02:	f040 80ad 	bne.w	8001b60 <HAL_CAN_AddTxMessage+0x186>
      (state == HAL_CAN_STATE_LISTENING))
  {
    /* Check that all the Tx mailboxes are not full */
    if (((tsr & CAN_TSR_TME0) != 0U) ||
 8001a06:	69bb      	ldr	r3, [r7, #24]
 8001a08:	f003 6380 	and.w	r3, r3, #67108864	; 0x4000000
 8001a0c:	2b00      	cmp	r3, #0
 8001a0e:	d10a      	bne.n	8001a26 <HAL_CAN_AddTxMessage+0x4c>
        ((tsr & CAN_TSR_TME1) != 0U) ||
 8001a10:	69bb      	ldr	r3, [r7, #24]
 8001a12:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
    if (((tsr & CAN_TSR_TME0) != 0U) ||
 8001a16:	2b00      	cmp	r3, #0
 8001a18:	d105      	bne.n	8001a26 <HAL_CAN_AddTxMessage+0x4c>
        ((tsr & CAN_TSR_TME2) != 0U))
 8001a1a:	69bb      	ldr	r3, [r7, #24]
 8001a1c:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
        ((tsr & CAN_TSR_TME1) != 0U) ||
 8001a20:	2b00      	cmp	r3, #0
 8001a22:	f000 8095 	beq.w	8001b50 <HAL_CAN_AddTxMessage+0x176>
    {
      /* Select an empty transmit mailbox */
      transmitmailbox = (tsr & CAN_TSR_CODE) >> CAN_TSR_CODE_Pos;
 8001a26:	69bb      	ldr	r3, [r7, #24]
 8001a28:	0e1b      	lsrs	r3, r3, #24
 8001a2a:	f003 0303 	and.w	r3, r3, #3
 8001a2e:	617b      	str	r3, [r7, #20]

      /* Store the Tx mailbox */
      *pTxMailbox = (uint32_t)1 << transmitmailbox;
 8001a30:	2201      	movs	r2, #1
 8001a32:	697b      	ldr	r3, [r7, #20]
 8001a34:	409a      	lsls	r2, r3
 8001a36:	683b      	ldr	r3, [r7, #0]
 8001a38:	601a      	str	r2, [r3, #0]

      /* Set up the Id */
      if (pHeader->IDE == CAN_ID_STD)
 8001a3a:	68bb      	ldr	r3, [r7, #8]
 8001a3c:	689b      	ldr	r3, [r3, #8]
 8001a3e:	2b00      	cmp	r3, #0
 8001a40:	d10d      	bne.n	8001a5e <HAL_CAN_AddTxMessage+0x84>
      {
        hcan->Instance->sTxMailBox[transmitmailbox].TIR = ((pHeader->StdId << CAN_TI0R_STID_Pos) |
 8001a42:	68bb      	ldr	r3, [r7, #8]
 8001a44:	681b      	ldr	r3, [r3, #0]
 8001a46:	055a      	lsls	r2, r3, #21
                                                           pHeader->RTR);
 8001a48:	68bb      	ldr	r3, [r7, #8]
 8001a4a:	68db      	ldr	r3, [r3, #12]
        hcan->Instance->sTxMailBox[transmitmailbox].TIR = ((pHeader->StdId << CAN_TI0R_STID_Pos) |
 8001a4c:	68f9      	ldr	r1, [r7, #12]
 8001a4e:	6809      	ldr	r1, [r1, #0]
 8001a50:	431a      	orrs	r2, r3
 8001a52:	697b      	ldr	r3, [r7, #20]
 8001a54:	3318      	adds	r3, #24
 8001a56:	011b      	lsls	r3, r3, #4
 8001a58:	440b      	add	r3, r1
 8001a5a:	601a      	str	r2, [r3, #0]
 8001a5c:	e00f      	b.n	8001a7e <HAL_CAN_AddTxMessage+0xa4>
      }
      else
      {
        hcan->Instance->sTxMailBox[transmitmailbox].TIR = ((pHeader->ExtId << CAN_TI0R_EXID_Pos) |
 8001a5e:	68bb      	ldr	r3, [r7, #8]
 8001a60:	685b      	ldr	r3, [r3, #4]
 8001a62:	00da      	lsls	r2, r3, #3
                                                           pHeader->IDE |
 8001a64:	68bb      	ldr	r3, [r7, #8]
 8001a66:	689b      	ldr	r3, [r3, #8]
        hcan->Instance->sTxMailBox[transmitmailbox].TIR = ((pHeader->ExtId << CAN_TI0R_EXID_Pos) |
 8001a68:	431a      	orrs	r2, r3
                                                           pHeader->RTR);
 8001a6a:	68bb      	ldr	r3, [r7, #8]
 8001a6c:	68db      	ldr	r3, [r3, #12]
        hcan->Instance->sTxMailBox[transmitmailbox].TIR = ((pHeader->ExtId << CAN_TI0R_EXID_Pos) |
 8001a6e:	68f9      	ldr	r1, [r7, #12]
 8001a70:	6809      	ldr	r1, [r1, #0]
                                                           pHeader->IDE |
 8001a72:	431a      	orrs	r2, r3
        hcan->Instance->sTxMailBox[transmitmailbox].TIR = ((pHeader->ExtId << CAN_TI0R_EXID_Pos) |
 8001a74:	697b      	ldr	r3, [r7, #20]
 8001a76:	3318      	adds	r3, #24
 8001a78:	011b      	lsls	r3, r3, #4
 8001a7a:	440b      	add	r3, r1
 8001a7c:	601a      	str	r2, [r3, #0]
      }

      /* Set up the DLC */
      hcan->Instance->sTxMailBox[transmitmailbox].TDTR = (pHeader->DLC);
 8001a7e:	68fb      	ldr	r3, [r7, #12]
 8001a80:	6819      	ldr	r1, [r3, #0]
 8001a82:	68bb      	ldr	r3, [r7, #8]
 8001a84:	691a      	ldr	r2, [r3, #16]
 8001a86:	697b      	ldr	r3, [r7, #20]
 8001a88:	3318      	adds	r3, #24
 8001a8a:	011b      	lsls	r3, r3, #4
 8001a8c:	440b      	add	r3, r1
 8001a8e:	3304      	adds	r3, #4
 8001a90:	601a      	str	r2, [r3, #0]

      /* Set up the Transmit Global Time mode */
      if (pHeader->TransmitGlobalTime == ENABLE)
 8001a92:	68bb      	ldr	r3, [r7, #8]
 8001a94:	7d1b      	ldrb	r3, [r3, #20]
 8001a96:	2b01      	cmp	r3, #1
 8001a98:	d111      	bne.n	8001abe <HAL_CAN_AddTxMessage+0xe4>
      {
        SET_BIT(hcan->Instance->sTxMailBox[transmitmailbox].TDTR, CAN_TDT0R_TGT);
 8001a9a:	68fb      	ldr	r3, [r7, #12]
 8001a9c:	681a      	ldr	r2, [r3, #0]
 8001a9e:	697b      	ldr	r3, [r7, #20]
 8001aa0:	3318      	adds	r3, #24
 8001aa2:	011b      	lsls	r3, r3, #4
 8001aa4:	4413      	add	r3, r2
 8001aa6:	3304      	adds	r3, #4
 8001aa8:	681b      	ldr	r3, [r3, #0]
 8001aaa:	68fa      	ldr	r2, [r7, #12]
 8001aac:	6811      	ldr	r1, [r2, #0]
 8001aae:	f443 7280 	orr.w	r2, r3, #256	; 0x100
 8001ab2:	697b      	ldr	r3, [r7, #20]
 8001ab4:	3318      	adds	r3, #24
 8001ab6:	011b      	lsls	r3, r3, #4
 8001ab8:	440b      	add	r3, r1
 8001aba:	3304      	adds	r3, #4
 8001abc:	601a      	str	r2, [r3, #0]
      }

      /* Set up the data field */
      WRITE_REG(hcan->Instance->sTxMailBox[transmitmailbox].TDHR,
 8001abe:	687b      	ldr	r3, [r7, #4]
 8001ac0:	3307      	adds	r3, #7
 8001ac2:	781b      	ldrb	r3, [r3, #0]
 8001ac4:	061a      	lsls	r2, r3, #24
 8001ac6:	687b      	ldr	r3, [r7, #4]
 8001ac8:	3306      	adds	r3, #6
 8001aca:	781b      	ldrb	r3, [r3, #0]
 8001acc:	041b      	lsls	r3, r3, #16
 8001ace:	431a      	orrs	r2, r3
 8001ad0:	687b      	ldr	r3, [r7, #4]
 8001ad2:	3305      	adds	r3, #5
 8001ad4:	781b      	ldrb	r3, [r3, #0]
 8001ad6:	021b      	lsls	r3, r3, #8
 8001ad8:	4313      	orrs	r3, r2
 8001ada:	687a      	ldr	r2, [r7, #4]
 8001adc:	3204      	adds	r2, #4
 8001ade:	7812      	ldrb	r2, [r2, #0]
 8001ae0:	4610      	mov	r0, r2
 8001ae2:	68fa      	ldr	r2, [r7, #12]
 8001ae4:	6811      	ldr	r1, [r2, #0]
 8001ae6:	ea43 0200 	orr.w	r2, r3, r0
 8001aea:	697b      	ldr	r3, [r7, #20]
 8001aec:	011b      	lsls	r3, r3, #4
 8001aee:	440b      	add	r3, r1
 8001af0:	f503 73c6 	add.w	r3, r3, #396	; 0x18c
 8001af4:	601a      	str	r2, [r3, #0]
                ((uint32_t)aData[7] << CAN_TDH0R_DATA7_Pos) |
                ((uint32_t)aData[6] << CAN_TDH0R_DATA6_Pos) |
                ((uint32_t)aData[5] << CAN_TDH0R_DATA5_Pos) |
                ((uint32_t)aData[4] << CAN_TDH0R_DATA4_Pos));
      WRITE_REG(hcan->Instance->sTxMailBox[transmitmailbox].TDLR,
 8001af6:	687b      	ldr	r3, [r7, #4]
 8001af8:	3303      	adds	r3, #3
 8001afa:	781b      	ldrb	r3, [r3, #0]
 8001afc:	061a      	lsls	r2, r3, #24
 8001afe:	687b      	ldr	r3, [r7, #4]
 8001b00:	3302      	adds	r3, #2
 8001b02:	781b      	ldrb	r3, [r3, #0]
 8001b04:	041b      	lsls	r3, r3, #16
 8001b06:	431a      	orrs	r2, r3
 8001b08:	687b      	ldr	r3, [r7, #4]
 8001b0a:	3301      	adds	r3, #1
 8001b0c:	781b      	ldrb	r3, [r3, #0]
 8001b0e:	021b      	lsls	r3, r3, #8
 8001b10:	4313      	orrs	r3, r2
 8001b12:	687a      	ldr	r2, [r7, #4]
 8001b14:	7812      	ldrb	r2, [r2, #0]
 8001b16:	4610      	mov	r0, r2
 8001b18:	68fa      	ldr	r2, [r7, #12]
 8001b1a:	6811      	ldr	r1, [r2, #0]
 8001b1c:	ea43 0200 	orr.w	r2, r3, r0
 8001b20:	697b      	ldr	r3, [r7, #20]
 8001b22:	011b      	lsls	r3, r3, #4
 8001b24:	440b      	add	r3, r1
 8001b26:	f503 73c4 	add.w	r3, r3, #392	; 0x188
 8001b2a:	601a      	str	r2, [r3, #0]
                ((uint32_t)aData[2] << CAN_TDL0R_DATA2_Pos) |
                ((uint32_t)aData[1] << CAN_TDL0R_DATA1_Pos) |
                ((uint32_t)aData[0] << CAN_TDL0R_DATA0_Pos));

      /* Request transmission */
      SET_BIT(hcan->Instance->sTxMailBox[transmitmailbox].TIR, CAN_TI0R_TXRQ);
 8001b2c:	68fb      	ldr	r3, [r7, #12]
 8001b2e:	681a      	ldr	r2, [r3, #0]
 8001b30:	697b      	ldr	r3, [r7, #20]
 8001b32:	3318      	adds	r3, #24
 8001b34:	011b      	lsls	r3, r3, #4
 8001b36:	4413      	add	r3, r2
 8001b38:	681b      	ldr	r3, [r3, #0]
 8001b3a:	68fa      	ldr	r2, [r7, #12]
 8001b3c:	6811      	ldr	r1, [r2, #0]
 8001b3e:	f043 0201 	orr.w	r2, r3, #1
 8001b42:	697b      	ldr	r3, [r7, #20]
 8001b44:	3318      	adds	r3, #24
 8001b46:	011b      	lsls	r3, r3, #4
 8001b48:	440b      	add	r3, r1
 8001b4a:	601a      	str	r2, [r3, #0]

      /* Return function status */
      return HAL_OK;
 8001b4c:	2300      	movs	r3, #0
 8001b4e:	e00e      	b.n	8001b6e <HAL_CAN_AddTxMessage+0x194>
    }
    else
    {
      /* Update error code */
      hcan->ErrorCode |= HAL_CAN_ERROR_PARAM;
 8001b50:	68fb      	ldr	r3, [r7, #12]
 8001b52:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001b54:	f443 1200 	orr.w	r2, r3, #2097152	; 0x200000
 8001b58:	68fb      	ldr	r3, [r7, #12]
 8001b5a:	625a      	str	r2, [r3, #36]	; 0x24

      return HAL_ERROR;
 8001b5c:	2301      	movs	r3, #1
 8001b5e:	e006      	b.n	8001b6e <HAL_CAN_AddTxMessage+0x194>
    }
  }
  else
  {
    /* Update error code */
    hcan->ErrorCode |= HAL_CAN_ERROR_NOT_INITIALIZED;
 8001b60:	68fb      	ldr	r3, [r7, #12]
 8001b62:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001b64:	f443 2280 	orr.w	r2, r3, #262144	; 0x40000
 8001b68:	68fb      	ldr	r3, [r7, #12]
 8001b6a:	625a      	str	r2, [r3, #36]	; 0x24

    return HAL_ERROR;
 8001b6c:	2301      	movs	r3, #1
  }
}
 8001b6e:	4618      	mov	r0, r3
 8001b70:	3724      	adds	r7, #36	; 0x24
 8001b72:	46bd      	mov	sp, r7
 8001b74:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001b78:	4770      	bx	lr

08001b7a <HAL_CAN_GetTxMailboxesFreeLevel>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval Number of free Tx Mailboxes.
  */
uint32_t HAL_CAN_GetTxMailboxesFreeLevel(const CAN_HandleTypeDef *hcan)
{
 8001b7a:	b480      	push	{r7}
 8001b7c:	b085      	sub	sp, #20
 8001b7e:	af00      	add	r7, sp, #0
 8001b80:	6078      	str	r0, [r7, #4]
  uint32_t freelevel = 0U;
 8001b82:	2300      	movs	r3, #0
 8001b84:	60fb      	str	r3, [r7, #12]
  HAL_CAN_StateTypeDef state = hcan->State;
 8001b86:	687b      	ldr	r3, [r7, #4]
 8001b88:	f893 3020 	ldrb.w	r3, [r3, #32]
 8001b8c:	72fb      	strb	r3, [r7, #11]

  if ((state == HAL_CAN_STATE_READY) ||
 8001b8e:	7afb      	ldrb	r3, [r7, #11]
 8001b90:	2b01      	cmp	r3, #1
 8001b92:	d002      	beq.n	8001b9a <HAL_CAN_GetTxMailboxesFreeLevel+0x20>
 8001b94:	7afb      	ldrb	r3, [r7, #11]
 8001b96:	2b02      	cmp	r3, #2
 8001b98:	d11d      	bne.n	8001bd6 <HAL_CAN_GetTxMailboxesFreeLevel+0x5c>
      (state == HAL_CAN_STATE_LISTENING))
  {
    /* Check Tx Mailbox 0 status */
    if ((hcan->Instance->TSR & CAN_TSR_TME0) != 0U)
 8001b9a:	687b      	ldr	r3, [r7, #4]
 8001b9c:	681b      	ldr	r3, [r3, #0]
 8001b9e:	689b      	ldr	r3, [r3, #8]
 8001ba0:	f003 6380 	and.w	r3, r3, #67108864	; 0x4000000
 8001ba4:	2b00      	cmp	r3, #0
 8001ba6:	d002      	beq.n	8001bae <HAL_CAN_GetTxMailboxesFreeLevel+0x34>
    {
      freelevel++;
 8001ba8:	68fb      	ldr	r3, [r7, #12]
 8001baa:	3301      	adds	r3, #1
 8001bac:	60fb      	str	r3, [r7, #12]
    }

    /* Check Tx Mailbox 1 status */
    if ((hcan->Instance->TSR & CAN_TSR_TME1) != 0U)
 8001bae:	687b      	ldr	r3, [r7, #4]
 8001bb0:	681b      	ldr	r3, [r3, #0]
 8001bb2:	689b      	ldr	r3, [r3, #8]
 8001bb4:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 8001bb8:	2b00      	cmp	r3, #0
 8001bba:	d002      	beq.n	8001bc2 <HAL_CAN_GetTxMailboxesFreeLevel+0x48>
    {
      freelevel++;
 8001bbc:	68fb      	ldr	r3, [r7, #12]
 8001bbe:	3301      	adds	r3, #1
 8001bc0:	60fb      	str	r3, [r7, #12]
    }

    /* Check Tx Mailbox 2 status */
    if ((hcan->Instance->TSR & CAN_TSR_TME2) != 0U)
 8001bc2:	687b      	ldr	r3, [r7, #4]
 8001bc4:	681b      	ldr	r3, [r3, #0]
 8001bc6:	689b      	ldr	r3, [r3, #8]
 8001bc8:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8001bcc:	2b00      	cmp	r3, #0
 8001bce:	d002      	beq.n	8001bd6 <HAL_CAN_GetTxMailboxesFreeLevel+0x5c>
    {
      freelevel++;
 8001bd0:	68fb      	ldr	r3, [r7, #12]
 8001bd2:	3301      	adds	r3, #1
 8001bd4:	60fb      	str	r3, [r7, #12]
    }
  }

  /* Return Tx Mailboxes free level */
  return freelevel;
 8001bd6:	68fb      	ldr	r3, [r7, #12]
}
 8001bd8:	4618      	mov	r0, r3
 8001bda:	3714      	adds	r7, #20
 8001bdc:	46bd      	mov	sp, r7
 8001bde:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001be2:	4770      	bx	lr

08001be4 <HAL_CAN_GetRxMessage>:
  * @param  aData array where the payload of the Rx frame will be stored.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_CAN_GetRxMessage(CAN_HandleTypeDef *hcan, uint32_t RxFifo,
                                       CAN_RxHeaderTypeDef *pHeader, uint8_t aData[])
{
 8001be4:	b480      	push	{r7}
 8001be6:	b087      	sub	sp, #28
 8001be8:	af00      	add	r7, sp, #0
 8001bea:	60f8      	str	r0, [r7, #12]
 8001bec:	60b9      	str	r1, [r7, #8]
 8001bee:	607a      	str	r2, [r7, #4]
 8001bf0:	603b      	str	r3, [r7, #0]
  HAL_CAN_StateTypeDef state = hcan->State;
 8001bf2:	68fb      	ldr	r3, [r7, #12]
 8001bf4:	f893 3020 	ldrb.w	r3, [r3, #32]
 8001bf8:	75fb      	strb	r3, [r7, #23]

  assert_param(IS_CAN_RX_FIFO(RxFifo));

  if ((state == HAL_CAN_STATE_READY) ||
 8001bfa:	7dfb      	ldrb	r3, [r7, #23]
 8001bfc:	2b01      	cmp	r3, #1
 8001bfe:	d003      	beq.n	8001c08 <HAL_CAN_GetRxMessage+0x24>
 8001c00:	7dfb      	ldrb	r3, [r7, #23]
 8001c02:	2b02      	cmp	r3, #2
 8001c04:	f040 8103 	bne.w	8001e0e <HAL_CAN_GetRxMessage+0x22a>
      (state == HAL_CAN_STATE_LISTENING))
  {
    /* Check the Rx FIFO */
    if (RxFifo == CAN_RX_FIFO0) /* Rx element is assigned to Rx FIFO 0 */
 8001c08:	68bb      	ldr	r3, [r7, #8]
 8001c0a:	2b00      	cmp	r3, #0
 8001c0c:	d10e      	bne.n	8001c2c <HAL_CAN_GetRxMessage+0x48>
    {
      /* Check that the Rx FIFO 0 is not empty */
      if ((hcan->Instance->RF0R & CAN_RF0R_FMP0) == 0U)
 8001c0e:	68fb      	ldr	r3, [r7, #12]
 8001c10:	681b      	ldr	r3, [r3, #0]
 8001c12:	68db      	ldr	r3, [r3, #12]
 8001c14:	f003 0303 	and.w	r3, r3, #3
 8001c18:	2b00      	cmp	r3, #0
 8001c1a:	d116      	bne.n	8001c4a <HAL_CAN_GetRxMessage+0x66>
      {
        /* Update error code */
        hcan->ErrorCode |= HAL_CAN_ERROR_PARAM;
 8001c1c:	68fb      	ldr	r3, [r7, #12]
 8001c1e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001c20:	f443 1200 	orr.w	r2, r3, #2097152	; 0x200000
 8001c24:	68fb      	ldr	r3, [r7, #12]
 8001c26:	625a      	str	r2, [r3, #36]	; 0x24

        return HAL_ERROR;
 8001c28:	2301      	movs	r3, #1
 8001c2a:	e0f7      	b.n	8001e1c <HAL_CAN_GetRxMessage+0x238>
      }
    }
    else /* Rx element is assigned to Rx FIFO 1 */
    {
      /* Check that the Rx FIFO 1 is not empty */
      if ((hcan->Instance->RF1R & CAN_RF1R_FMP1) == 0U)
 8001c2c:	68fb      	ldr	r3, [r7, #12]
 8001c2e:	681b      	ldr	r3, [r3, #0]
 8001c30:	691b      	ldr	r3, [r3, #16]
 8001c32:	f003 0303 	and.w	r3, r3, #3
 8001c36:	2b00      	cmp	r3, #0
 8001c38:	d107      	bne.n	8001c4a <HAL_CAN_GetRxMessage+0x66>
      {
        /* Update error code */
        hcan->ErrorCode |= HAL_CAN_ERROR_PARAM;
 8001c3a:	68fb      	ldr	r3, [r7, #12]
 8001c3c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001c3e:	f443 1200 	orr.w	r2, r3, #2097152	; 0x200000
 8001c42:	68fb      	ldr	r3, [r7, #12]
 8001c44:	625a      	str	r2, [r3, #36]	; 0x24

        return HAL_ERROR;
 8001c46:	2301      	movs	r3, #1
 8001c48:	e0e8      	b.n	8001e1c <HAL_CAN_GetRxMessage+0x238>
      }
    }

    /* Get the header */
    pHeader->IDE = CAN_RI0R_IDE & hcan->Instance->sFIFOMailBox[RxFifo].RIR;
 8001c4a:	68fb      	ldr	r3, [r7, #12]
 8001c4c:	681a      	ldr	r2, [r3, #0]
 8001c4e:	68bb      	ldr	r3, [r7, #8]
 8001c50:	331b      	adds	r3, #27
 8001c52:	011b      	lsls	r3, r3, #4
 8001c54:	4413      	add	r3, r2
 8001c56:	681b      	ldr	r3, [r3, #0]
 8001c58:	f003 0204 	and.w	r2, r3, #4
 8001c5c:	687b      	ldr	r3, [r7, #4]
 8001c5e:	609a      	str	r2, [r3, #8]
    if (pHeader->IDE == CAN_ID_STD)
 8001c60:	687b      	ldr	r3, [r7, #4]
 8001c62:	689b      	ldr	r3, [r3, #8]
 8001c64:	2b00      	cmp	r3, #0
 8001c66:	d10c      	bne.n	8001c82 <HAL_CAN_GetRxMessage+0x9e>
    {
      pHeader->StdId = (CAN_RI0R_STID & hcan->Instance->sFIFOMailBox[RxFifo].RIR) >> CAN_TI0R_STID_Pos;
 8001c68:	68fb      	ldr	r3, [r7, #12]
 8001c6a:	681a      	ldr	r2, [r3, #0]
 8001c6c:	68bb      	ldr	r3, [r7, #8]
 8001c6e:	331b      	adds	r3, #27
 8001c70:	011b      	lsls	r3, r3, #4
 8001c72:	4413      	add	r3, r2
 8001c74:	681b      	ldr	r3, [r3, #0]
 8001c76:	0d5b      	lsrs	r3, r3, #21
 8001c78:	f3c3 020a 	ubfx	r2, r3, #0, #11
 8001c7c:	687b      	ldr	r3, [r7, #4]
 8001c7e:	601a      	str	r2, [r3, #0]
 8001c80:	e00b      	b.n	8001c9a <HAL_CAN_GetRxMessage+0xb6>
    }
    else
    {
      pHeader->ExtId = ((CAN_RI0R_EXID | CAN_RI0R_STID) &
                        hcan->Instance->sFIFOMailBox[RxFifo].RIR) >> CAN_RI0R_EXID_Pos;
 8001c82:	68fb      	ldr	r3, [r7, #12]
 8001c84:	681a      	ldr	r2, [r3, #0]
 8001c86:	68bb      	ldr	r3, [r7, #8]
 8001c88:	331b      	adds	r3, #27
 8001c8a:	011b      	lsls	r3, r3, #4
 8001c8c:	4413      	add	r3, r2
 8001c8e:	681b      	ldr	r3, [r3, #0]
 8001c90:	08db      	lsrs	r3, r3, #3
 8001c92:	f023 4260 	bic.w	r2, r3, #3758096384	; 0xe0000000
      pHeader->ExtId = ((CAN_RI0R_EXID | CAN_RI0R_STID) &
 8001c96:	687b      	ldr	r3, [r7, #4]
 8001c98:	605a      	str	r2, [r3, #4]
    }
    pHeader->RTR = (CAN_RI0R_RTR & hcan->Instance->sFIFOMailBox[RxFifo].RIR);
 8001c9a:	68fb      	ldr	r3, [r7, #12]
 8001c9c:	681a      	ldr	r2, [r3, #0]
 8001c9e:	68bb      	ldr	r3, [r7, #8]
 8001ca0:	331b      	adds	r3, #27
 8001ca2:	011b      	lsls	r3, r3, #4
 8001ca4:	4413      	add	r3, r2
 8001ca6:	681b      	ldr	r3, [r3, #0]
 8001ca8:	f003 0202 	and.w	r2, r3, #2
 8001cac:	687b      	ldr	r3, [r7, #4]
 8001cae:	60da      	str	r2, [r3, #12]
    if (((CAN_RDT0R_DLC & hcan->Instance->sFIFOMailBox[RxFifo].RDTR) >> CAN_RDT0R_DLC_Pos) >= 8U)
 8001cb0:	68fb      	ldr	r3, [r7, #12]
 8001cb2:	681a      	ldr	r2, [r3, #0]
 8001cb4:	68bb      	ldr	r3, [r7, #8]
 8001cb6:	331b      	adds	r3, #27
 8001cb8:	011b      	lsls	r3, r3, #4
 8001cba:	4413      	add	r3, r2
 8001cbc:	3304      	adds	r3, #4
 8001cbe:	681b      	ldr	r3, [r3, #0]
 8001cc0:	f003 0308 	and.w	r3, r3, #8
 8001cc4:	2b00      	cmp	r3, #0
 8001cc6:	d003      	beq.n	8001cd0 <HAL_CAN_GetRxMessage+0xec>
    {
      /* Truncate DLC to 8 if received field is over range */
      pHeader->DLC = 8U;
 8001cc8:	687b      	ldr	r3, [r7, #4]
 8001cca:	2208      	movs	r2, #8
 8001ccc:	611a      	str	r2, [r3, #16]
 8001cce:	e00b      	b.n	8001ce8 <HAL_CAN_GetRxMessage+0x104>
    }
    else
    {
      pHeader->DLC = (CAN_RDT0R_DLC & hcan->Instance->sFIFOMailBox[RxFifo].RDTR) >> CAN_RDT0R_DLC_Pos;
 8001cd0:	68fb      	ldr	r3, [r7, #12]
 8001cd2:	681a      	ldr	r2, [r3, #0]
 8001cd4:	68bb      	ldr	r3, [r7, #8]
 8001cd6:	331b      	adds	r3, #27
 8001cd8:	011b      	lsls	r3, r3, #4
 8001cda:	4413      	add	r3, r2
 8001cdc:	3304      	adds	r3, #4
 8001cde:	681b      	ldr	r3, [r3, #0]
 8001ce0:	f003 020f 	and.w	r2, r3, #15
 8001ce4:	687b      	ldr	r3, [r7, #4]
 8001ce6:	611a      	str	r2, [r3, #16]
    }
    pHeader->FilterMatchIndex = (CAN_RDT0R_FMI & hcan->Instance->sFIFOMailBox[RxFifo].RDTR) >> CAN_RDT0R_FMI_Pos;
 8001ce8:	68fb      	ldr	r3, [r7, #12]
 8001cea:	681a      	ldr	r2, [r3, #0]
 8001cec:	68bb      	ldr	r3, [r7, #8]
 8001cee:	331b      	adds	r3, #27
 8001cf0:	011b      	lsls	r3, r3, #4
 8001cf2:	4413      	add	r3, r2
 8001cf4:	3304      	adds	r3, #4
 8001cf6:	681b      	ldr	r3, [r3, #0]
 8001cf8:	0a1b      	lsrs	r3, r3, #8
 8001cfa:	b2da      	uxtb	r2, r3
 8001cfc:	687b      	ldr	r3, [r7, #4]
 8001cfe:	619a      	str	r2, [r3, #24]
    pHeader->Timestamp = (CAN_RDT0R_TIME & hcan->Instance->sFIFOMailBox[RxFifo].RDTR) >> CAN_RDT0R_TIME_Pos;
 8001d00:	68fb      	ldr	r3, [r7, #12]
 8001d02:	681a      	ldr	r2, [r3, #0]
 8001d04:	68bb      	ldr	r3, [r7, #8]
 8001d06:	331b      	adds	r3, #27
 8001d08:	011b      	lsls	r3, r3, #4
 8001d0a:	4413      	add	r3, r2
 8001d0c:	3304      	adds	r3, #4
 8001d0e:	681b      	ldr	r3, [r3, #0]
 8001d10:	0c1b      	lsrs	r3, r3, #16
 8001d12:	b29a      	uxth	r2, r3
 8001d14:	687b      	ldr	r3, [r7, #4]
 8001d16:	615a      	str	r2, [r3, #20]

    /* Get the data */
    aData[0] = (uint8_t)((CAN_RDL0R_DATA0 & hcan->Instance->sFIFOMailBox[RxFifo].RDLR) >> CAN_RDL0R_DATA0_Pos);
 8001d18:	68fb      	ldr	r3, [r7, #12]
 8001d1a:	681a      	ldr	r2, [r3, #0]
 8001d1c:	68bb      	ldr	r3, [r7, #8]
 8001d1e:	011b      	lsls	r3, r3, #4
 8001d20:	4413      	add	r3, r2
 8001d22:	f503 73dc 	add.w	r3, r3, #440	; 0x1b8
 8001d26:	681b      	ldr	r3, [r3, #0]
 8001d28:	b2da      	uxtb	r2, r3
 8001d2a:	683b      	ldr	r3, [r7, #0]
 8001d2c:	701a      	strb	r2, [r3, #0]
    aData[1] = (uint8_t)((CAN_RDL0R_DATA1 & hcan->Instance->sFIFOMailBox[RxFifo].RDLR) >> CAN_RDL0R_DATA1_Pos);
 8001d2e:	68fb      	ldr	r3, [r7, #12]
 8001d30:	681a      	ldr	r2, [r3, #0]
 8001d32:	68bb      	ldr	r3, [r7, #8]
 8001d34:	011b      	lsls	r3, r3, #4
 8001d36:	4413      	add	r3, r2
 8001d38:	f503 73dc 	add.w	r3, r3, #440	; 0x1b8
 8001d3c:	681b      	ldr	r3, [r3, #0]
 8001d3e:	0a1a      	lsrs	r2, r3, #8
 8001d40:	683b      	ldr	r3, [r7, #0]
 8001d42:	3301      	adds	r3, #1
 8001d44:	b2d2      	uxtb	r2, r2
 8001d46:	701a      	strb	r2, [r3, #0]
    aData[2] = (uint8_t)((CAN_RDL0R_DATA2 & hcan->Instance->sFIFOMailBox[RxFifo].RDLR) >> CAN_RDL0R_DATA2_Pos);
 8001d48:	68fb      	ldr	r3, [r7, #12]
 8001d4a:	681a      	ldr	r2, [r3, #0]
 8001d4c:	68bb      	ldr	r3, [r7, #8]
 8001d4e:	011b      	lsls	r3, r3, #4
 8001d50:	4413      	add	r3, r2
 8001d52:	f503 73dc 	add.w	r3, r3, #440	; 0x1b8
 8001d56:	681b      	ldr	r3, [r3, #0]
 8001d58:	0c1a      	lsrs	r2, r3, #16
 8001d5a:	683b      	ldr	r3, [r7, #0]
 8001d5c:	3302      	adds	r3, #2
 8001d5e:	b2d2      	uxtb	r2, r2
 8001d60:	701a      	strb	r2, [r3, #0]
    aData[3] = (uint8_t)((CAN_RDL0R_DATA3 & hcan->Instance->sFIFOMailBox[RxFifo].RDLR) >> CAN_RDL0R_DATA3_Pos);
 8001d62:	68fb      	ldr	r3, [r7, #12]
 8001d64:	681a      	ldr	r2, [r3, #0]
 8001d66:	68bb      	ldr	r3, [r7, #8]
 8001d68:	011b      	lsls	r3, r3, #4
 8001d6a:	4413      	add	r3, r2
 8001d6c:	f503 73dc 	add.w	r3, r3, #440	; 0x1b8
 8001d70:	681b      	ldr	r3, [r3, #0]
 8001d72:	0e1a      	lsrs	r2, r3, #24
 8001d74:	683b      	ldr	r3, [r7, #0]
 8001d76:	3303      	adds	r3, #3
 8001d78:	b2d2      	uxtb	r2, r2
 8001d7a:	701a      	strb	r2, [r3, #0]
    aData[4] = (uint8_t)((CAN_RDH0R_DATA4 & hcan->Instance->sFIFOMailBox[RxFifo].RDHR) >> CAN_RDH0R_DATA4_Pos);
 8001d7c:	68fb      	ldr	r3, [r7, #12]
 8001d7e:	681a      	ldr	r2, [r3, #0]
 8001d80:	68bb      	ldr	r3, [r7, #8]
 8001d82:	011b      	lsls	r3, r3, #4
 8001d84:	4413      	add	r3, r2
 8001d86:	f503 73de 	add.w	r3, r3, #444	; 0x1bc
 8001d8a:	681a      	ldr	r2, [r3, #0]
 8001d8c:	683b      	ldr	r3, [r7, #0]
 8001d8e:	3304      	adds	r3, #4
 8001d90:	b2d2      	uxtb	r2, r2
 8001d92:	701a      	strb	r2, [r3, #0]
    aData[5] = (uint8_t)((CAN_RDH0R_DATA5 & hcan->Instance->sFIFOMailBox[RxFifo].RDHR) >> CAN_RDH0R_DATA5_Pos);
 8001d94:	68fb      	ldr	r3, [r7, #12]
 8001d96:	681a      	ldr	r2, [r3, #0]
 8001d98:	68bb      	ldr	r3, [r7, #8]
 8001d9a:	011b      	lsls	r3, r3, #4
 8001d9c:	4413      	add	r3, r2
 8001d9e:	f503 73de 	add.w	r3, r3, #444	; 0x1bc
 8001da2:	681b      	ldr	r3, [r3, #0]
 8001da4:	0a1a      	lsrs	r2, r3, #8
 8001da6:	683b      	ldr	r3, [r7, #0]
 8001da8:	3305      	adds	r3, #5
 8001daa:	b2d2      	uxtb	r2, r2
 8001dac:	701a      	strb	r2, [r3, #0]
    aData[6] = (uint8_t)((CAN_RDH0R_DATA6 & hcan->Instance->sFIFOMailBox[RxFifo].RDHR) >> CAN_RDH0R_DATA6_Pos);
 8001dae:	68fb      	ldr	r3, [r7, #12]
 8001db0:	681a      	ldr	r2, [r3, #0]
 8001db2:	68bb      	ldr	r3, [r7, #8]
 8001db4:	011b      	lsls	r3, r3, #4
 8001db6:	4413      	add	r3, r2
 8001db8:	f503 73de 	add.w	r3, r3, #444	; 0x1bc
 8001dbc:	681b      	ldr	r3, [r3, #0]
 8001dbe:	0c1a      	lsrs	r2, r3, #16
 8001dc0:	683b      	ldr	r3, [r7, #0]
 8001dc2:	3306      	adds	r3, #6
 8001dc4:	b2d2      	uxtb	r2, r2
 8001dc6:	701a      	strb	r2, [r3, #0]
    aData[7] = (uint8_t)((CAN_RDH0R_DATA7 & hcan->Instance->sFIFOMailBox[RxFifo].RDHR) >> CAN_RDH0R_DATA7_Pos);
 8001dc8:	68fb      	ldr	r3, [r7, #12]
 8001dca:	681a      	ldr	r2, [r3, #0]
 8001dcc:	68bb      	ldr	r3, [r7, #8]
 8001dce:	011b      	lsls	r3, r3, #4
 8001dd0:	4413      	add	r3, r2
 8001dd2:	f503 73de 	add.w	r3, r3, #444	; 0x1bc
 8001dd6:	681b      	ldr	r3, [r3, #0]
 8001dd8:	0e1a      	lsrs	r2, r3, #24
 8001dda:	683b      	ldr	r3, [r7, #0]
 8001ddc:	3307      	adds	r3, #7
 8001dde:	b2d2      	uxtb	r2, r2
 8001de0:	701a      	strb	r2, [r3, #0]

    /* Release the FIFO */
    if (RxFifo == CAN_RX_FIFO0) /* Rx element is assigned to Rx FIFO 0 */
 8001de2:	68bb      	ldr	r3, [r7, #8]
 8001de4:	2b00      	cmp	r3, #0
 8001de6:	d108      	bne.n	8001dfa <HAL_CAN_GetRxMessage+0x216>
    {
      /* Release RX FIFO 0 */
      SET_BIT(hcan->Instance->RF0R, CAN_RF0R_RFOM0);
 8001de8:	68fb      	ldr	r3, [r7, #12]
 8001dea:	681b      	ldr	r3, [r3, #0]
 8001dec:	68da      	ldr	r2, [r3, #12]
 8001dee:	68fb      	ldr	r3, [r7, #12]
 8001df0:	681b      	ldr	r3, [r3, #0]
 8001df2:	f042 0220 	orr.w	r2, r2, #32
 8001df6:	60da      	str	r2, [r3, #12]
 8001df8:	e007      	b.n	8001e0a <HAL_CAN_GetRxMessage+0x226>
    }
    else /* Rx element is assigned to Rx FIFO 1 */
    {
      /* Release RX FIFO 1 */
      SET_BIT(hcan->Instance->RF1R, CAN_RF1R_RFOM1);
 8001dfa:	68fb      	ldr	r3, [r7, #12]
 8001dfc:	681b      	ldr	r3, [r3, #0]
 8001dfe:	691a      	ldr	r2, [r3, #16]
 8001e00:	68fb      	ldr	r3, [r7, #12]
 8001e02:	681b      	ldr	r3, [r3, #0]
 8001e04:	f042 0220 	orr.w	r2, r2, #32
 8001e08:	611a      	str	r2, [r3, #16]
    }

    /* Return function status */
    return HAL_OK;
 8001e0a:	2300      	movs	r3, #0
 8001e0c:	e006      	b.n	8001e1c <HAL_CAN_GetRxMessage+0x238>
  }
  else
  {
    /* Update error code */
    hcan->ErrorCode |= HAL_CAN_ERROR_NOT_INITIALIZED;
 8001e0e:	68fb      	ldr	r3, [r7, #12]
 8001e10:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001e12:	f443 2280 	orr.w	r2, r3, #262144	; 0x40000
 8001e16:	68fb      	ldr	r3, [r7, #12]
 8001e18:	625a      	str	r2, [r3, #36]	; 0x24

    return HAL_ERROR;
 8001e1a:	2301      	movs	r3, #1
  }
}
 8001e1c:	4618      	mov	r0, r3
 8001e1e:	371c      	adds	r7, #28
 8001e20:	46bd      	mov	sp, r7
 8001e22:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001e26:	4770      	bx	lr

08001e28 <HAL_CAN_ActivateNotification>:
  * @param  ActiveITs indicates which interrupts will be enabled.
  *         This parameter can be any combination of @arg CAN_Interrupts.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_CAN_ActivateNotification(CAN_HandleTypeDef *hcan, uint32_t ActiveITs)
{
 8001e28:	b480      	push	{r7}
 8001e2a:	b085      	sub	sp, #20
 8001e2c:	af00      	add	r7, sp, #0
 8001e2e:	6078      	str	r0, [r7, #4]
 8001e30:	6039      	str	r1, [r7, #0]
  HAL_CAN_StateTypeDef state = hcan->State;
 8001e32:	687b      	ldr	r3, [r7, #4]
 8001e34:	f893 3020 	ldrb.w	r3, [r3, #32]
 8001e38:	73fb      	strb	r3, [r7, #15]

  /* Check function parameters */
  assert_param(IS_CAN_IT(ActiveITs));

  if ((state == HAL_CAN_STATE_READY) ||
 8001e3a:	7bfb      	ldrb	r3, [r7, #15]
 8001e3c:	2b01      	cmp	r3, #1
 8001e3e:	d002      	beq.n	8001e46 <HAL_CAN_ActivateNotification+0x1e>
 8001e40:	7bfb      	ldrb	r3, [r7, #15]
 8001e42:	2b02      	cmp	r3, #2
 8001e44:	d109      	bne.n	8001e5a <HAL_CAN_ActivateNotification+0x32>
      (state == HAL_CAN_STATE_LISTENING))
  {
    /* Enable the selected interrupts */
    __HAL_CAN_ENABLE_IT(hcan, ActiveITs);
 8001e46:	687b      	ldr	r3, [r7, #4]
 8001e48:	681b      	ldr	r3, [r3, #0]
 8001e4a:	6959      	ldr	r1, [r3, #20]
 8001e4c:	687b      	ldr	r3, [r7, #4]
 8001e4e:	681b      	ldr	r3, [r3, #0]
 8001e50:	683a      	ldr	r2, [r7, #0]
 8001e52:	430a      	orrs	r2, r1
 8001e54:	615a      	str	r2, [r3, #20]

    /* Return function status */
    return HAL_OK;
 8001e56:	2300      	movs	r3, #0
 8001e58:	e006      	b.n	8001e68 <HAL_CAN_ActivateNotification+0x40>
  }
  else
  {
    /* Update error code */
    hcan->ErrorCode |= HAL_CAN_ERROR_NOT_INITIALIZED;
 8001e5a:	687b      	ldr	r3, [r7, #4]
 8001e5c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001e5e:	f443 2280 	orr.w	r2, r3, #262144	; 0x40000
 8001e62:	687b      	ldr	r3, [r7, #4]
 8001e64:	625a      	str	r2, [r3, #36]	; 0x24

    return HAL_ERROR;
 8001e66:	2301      	movs	r3, #1
  }
}
 8001e68:	4618      	mov	r0, r3
 8001e6a:	3714      	adds	r7, #20
 8001e6c:	46bd      	mov	sp, r7
 8001e6e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001e72:	4770      	bx	lr

08001e74 <HAL_CAN_IRQHandler>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
void HAL_CAN_IRQHandler(CAN_HandleTypeDef *hcan)
{
 8001e74:	b580      	push	{r7, lr}
 8001e76:	b08a      	sub	sp, #40	; 0x28
 8001e78:	af00      	add	r7, sp, #0
 8001e7a:	6078      	str	r0, [r7, #4]
  uint32_t errorcode = HAL_CAN_ERROR_NONE;
 8001e7c:	2300      	movs	r3, #0
 8001e7e:	627b      	str	r3, [r7, #36]	; 0x24
  uint32_t interrupts = READ_REG(hcan->Instance->IER);
 8001e80:	687b      	ldr	r3, [r7, #4]
 8001e82:	681b      	ldr	r3, [r3, #0]
 8001e84:	695b      	ldr	r3, [r3, #20]
 8001e86:	623b      	str	r3, [r7, #32]
  uint32_t msrflags = READ_REG(hcan->Instance->MSR);
 8001e88:	687b      	ldr	r3, [r7, #4]
 8001e8a:	681b      	ldr	r3, [r3, #0]
 8001e8c:	685b      	ldr	r3, [r3, #4]
 8001e8e:	61fb      	str	r3, [r7, #28]
  uint32_t tsrflags = READ_REG(hcan->Instance->TSR);
 8001e90:	687b      	ldr	r3, [r7, #4]
 8001e92:	681b      	ldr	r3, [r3, #0]
 8001e94:	689b      	ldr	r3, [r3, #8]
 8001e96:	61bb      	str	r3, [r7, #24]
  uint32_t rf0rflags = READ_REG(hcan->Instance->RF0R);
 8001e98:	687b      	ldr	r3, [r7, #4]
 8001e9a:	681b      	ldr	r3, [r3, #0]
 8001e9c:	68db      	ldr	r3, [r3, #12]
 8001e9e:	617b      	str	r3, [r7, #20]
  uint32_t rf1rflags = READ_REG(hcan->Instance->RF1R);
 8001ea0:	687b      	ldr	r3, [r7, #4]
 8001ea2:	681b      	ldr	r3, [r3, #0]
 8001ea4:	691b      	ldr	r3, [r3, #16]
 8001ea6:	613b      	str	r3, [r7, #16]
  uint32_t esrflags = READ_REG(hcan->Instance->ESR);
 8001ea8:	687b      	ldr	r3, [r7, #4]
 8001eaa:	681b      	ldr	r3, [r3, #0]
 8001eac:	699b      	ldr	r3, [r3, #24]
 8001eae:	60fb      	str	r3, [r7, #12]

  /* Transmit Mailbox empty interrupt management *****************************/
  if ((interrupts & CAN_IT_TX_MAILBOX_EMPTY) != 0U)
 8001eb0:	6a3b      	ldr	r3, [r7, #32]
 8001eb2:	f003 0301 	and.w	r3, r3, #1
 8001eb6:	2b00      	cmp	r3, #0
 8001eb8:	d07c      	beq.n	8001fb4 <HAL_CAN_IRQHandler+0x140>
  {
    /* Transmit Mailbox 0 management *****************************************/
    if ((tsrflags & CAN_TSR_RQCP0) != 0U)
 8001eba:	69bb      	ldr	r3, [r7, #24]
 8001ebc:	f003 0301 	and.w	r3, r3, #1
 8001ec0:	2b00      	cmp	r3, #0
 8001ec2:	d023      	beq.n	8001f0c <HAL_CAN_IRQHandler+0x98>
    {
      /* Clear the Transmission Complete flag (and TXOK0,ALST0,TERR0 bits) */
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_RQCP0);
 8001ec4:	687b      	ldr	r3, [r7, #4]
 8001ec6:	681b      	ldr	r3, [r3, #0]
 8001ec8:	2201      	movs	r2, #1
 8001eca:	609a      	str	r2, [r3, #8]

      if ((tsrflags & CAN_TSR_TXOK0) != 0U)
 8001ecc:	69bb      	ldr	r3, [r7, #24]
 8001ece:	f003 0302 	and.w	r3, r3, #2
 8001ed2:	2b00      	cmp	r3, #0
 8001ed4:	d003      	beq.n	8001ede <HAL_CAN_IRQHandler+0x6a>
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
        /* Call registered callback*/
        hcan->TxMailbox0CompleteCallback(hcan);
#else
        /* Call weak (surcharged) callback */
        HAL_CAN_TxMailbox0CompleteCallback(hcan);
 8001ed6:	6878      	ldr	r0, [r7, #4]
 8001ed8:	f000 f983 	bl	80021e2 <HAL_CAN_TxMailbox0CompleteCallback>
 8001edc:	e016      	b.n	8001f0c <HAL_CAN_IRQHandler+0x98>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
      }
      else
      {
        if ((tsrflags & CAN_TSR_ALST0) != 0U)
 8001ede:	69bb      	ldr	r3, [r7, #24]
 8001ee0:	f003 0304 	and.w	r3, r3, #4
 8001ee4:	2b00      	cmp	r3, #0
 8001ee6:	d004      	beq.n	8001ef2 <HAL_CAN_IRQHandler+0x7e>
        {
          /* Update error code */
          errorcode |= HAL_CAN_ERROR_TX_ALST0;
 8001ee8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001eea:	f443 6300 	orr.w	r3, r3, #2048	; 0x800
 8001eee:	627b      	str	r3, [r7, #36]	; 0x24
 8001ef0:	e00c      	b.n	8001f0c <HAL_CAN_IRQHandler+0x98>
        }
        else if ((tsrflags & CAN_TSR_TERR0) != 0U)
 8001ef2:	69bb      	ldr	r3, [r7, #24]
 8001ef4:	f003 0308 	and.w	r3, r3, #8
 8001ef8:	2b00      	cmp	r3, #0
 8001efa:	d004      	beq.n	8001f06 <HAL_CAN_IRQHandler+0x92>
        {
          /* Update error code */
          errorcode |= HAL_CAN_ERROR_TX_TERR0;
 8001efc:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001efe:	f443 5380 	orr.w	r3, r3, #4096	; 0x1000
 8001f02:	627b      	str	r3, [r7, #36]	; 0x24
 8001f04:	e002      	b.n	8001f0c <HAL_CAN_IRQHandler+0x98>
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
          /* Call registered callback*/
          hcan->TxMailbox0AbortCallback(hcan);
#else
          /* Call weak (surcharged) callback */
          HAL_CAN_TxMailbox0AbortCallback(hcan);
 8001f06:	6878      	ldr	r0, [r7, #4]
 8001f08:	f000 f989 	bl	800221e <HAL_CAN_TxMailbox0AbortCallback>
        }
      }
    }

    /* Transmit Mailbox 1 management *****************************************/
    if ((tsrflags & CAN_TSR_RQCP1) != 0U)
 8001f0c:	69bb      	ldr	r3, [r7, #24]
 8001f0e:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8001f12:	2b00      	cmp	r3, #0
 8001f14:	d024      	beq.n	8001f60 <HAL_CAN_IRQHandler+0xec>
    {
      /* Clear the Transmission Complete flag (and TXOK1,ALST1,TERR1 bits) */
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_RQCP1);
 8001f16:	687b      	ldr	r3, [r7, #4]
 8001f18:	681b      	ldr	r3, [r3, #0]
 8001f1a:	f44f 7280 	mov.w	r2, #256	; 0x100
 8001f1e:	609a      	str	r2, [r3, #8]

      if ((tsrflags & CAN_TSR_TXOK1) != 0U)
 8001f20:	69bb      	ldr	r3, [r7, #24]
 8001f22:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8001f26:	2b00      	cmp	r3, #0
 8001f28:	d003      	beq.n	8001f32 <HAL_CAN_IRQHandler+0xbe>
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
        /* Call registered callback*/
        hcan->TxMailbox1CompleteCallback(hcan);
#else
        /* Call weak (surcharged) callback */
        HAL_CAN_TxMailbox1CompleteCallback(hcan);
 8001f2a:	6878      	ldr	r0, [r7, #4]
 8001f2c:	f000 f963 	bl	80021f6 <HAL_CAN_TxMailbox1CompleteCallback>
 8001f30:	e016      	b.n	8001f60 <HAL_CAN_IRQHandler+0xec>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
      }
      else
      {
        if ((tsrflags & CAN_TSR_ALST1) != 0U)
 8001f32:	69bb      	ldr	r3, [r7, #24]
 8001f34:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8001f38:	2b00      	cmp	r3, #0
 8001f3a:	d004      	beq.n	8001f46 <HAL_CAN_IRQHandler+0xd2>
        {
          /* Update error code */
          errorcode |= HAL_CAN_ERROR_TX_ALST1;
 8001f3c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001f3e:	f443 5300 	orr.w	r3, r3, #8192	; 0x2000
 8001f42:	627b      	str	r3, [r7, #36]	; 0x24
 8001f44:	e00c      	b.n	8001f60 <HAL_CAN_IRQHandler+0xec>
        }
        else if ((tsrflags & CAN_TSR_TERR1) != 0U)
 8001f46:	69bb      	ldr	r3, [r7, #24]
 8001f48:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8001f4c:	2b00      	cmp	r3, #0
 8001f4e:	d004      	beq.n	8001f5a <HAL_CAN_IRQHandler+0xe6>
        {
          /* Update error code */
          errorcode |= HAL_CAN_ERROR_TX_TERR1;
 8001f50:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001f52:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8001f56:	627b      	str	r3, [r7, #36]	; 0x24
 8001f58:	e002      	b.n	8001f60 <HAL_CAN_IRQHandler+0xec>
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
          /* Call registered callback*/
          hcan->TxMailbox1AbortCallback(hcan);
#else
          /* Call weak (surcharged) callback */
          HAL_CAN_TxMailbox1AbortCallback(hcan);
 8001f5a:	6878      	ldr	r0, [r7, #4]
 8001f5c:	f000 f969 	bl	8002232 <HAL_CAN_TxMailbox1AbortCallback>
        }
      }
    }

    /* Transmit Mailbox 2 management *****************************************/
    if ((tsrflags & CAN_TSR_RQCP2) != 0U)
 8001f60:	69bb      	ldr	r3, [r7, #24]
 8001f62:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8001f66:	2b00      	cmp	r3, #0
 8001f68:	d024      	beq.n	8001fb4 <HAL_CAN_IRQHandler+0x140>
    {
      /* Clear the Transmission Complete flag (and TXOK2,ALST2,TERR2 bits) */
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_RQCP2);
 8001f6a:	687b      	ldr	r3, [r7, #4]
 8001f6c:	681b      	ldr	r3, [r3, #0]
 8001f6e:	f44f 3280 	mov.w	r2, #65536	; 0x10000
 8001f72:	609a      	str	r2, [r3, #8]

      if ((tsrflags & CAN_TSR_TXOK2) != 0U)
 8001f74:	69bb      	ldr	r3, [r7, #24]
 8001f76:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8001f7a:	2b00      	cmp	r3, #0
 8001f7c:	d003      	beq.n	8001f86 <HAL_CAN_IRQHandler+0x112>
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
        /* Call registered callback*/
        hcan->TxMailbox2CompleteCallback(hcan);
#else
        /* Call weak (surcharged) callback */
        HAL_CAN_TxMailbox2CompleteCallback(hcan);
 8001f7e:	6878      	ldr	r0, [r7, #4]
 8001f80:	f000 f943 	bl	800220a <HAL_CAN_TxMailbox2CompleteCallback>
 8001f84:	e016      	b.n	8001fb4 <HAL_CAN_IRQHandler+0x140>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
      }
      else
      {
        if ((tsrflags & CAN_TSR_ALST2) != 0U)
 8001f86:	69bb      	ldr	r3, [r7, #24]
 8001f88:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 8001f8c:	2b00      	cmp	r3, #0
 8001f8e:	d004      	beq.n	8001f9a <HAL_CAN_IRQHandler+0x126>
        {
          /* Update error code */
          errorcode |= HAL_CAN_ERROR_TX_ALST2;
 8001f90:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001f92:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 8001f96:	627b      	str	r3, [r7, #36]	; 0x24
 8001f98:	e00c      	b.n	8001fb4 <HAL_CAN_IRQHandler+0x140>
        }
        else if ((tsrflags & CAN_TSR_TERR2) != 0U)
 8001f9a:	69bb      	ldr	r3, [r7, #24]
 8001f9c:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 8001fa0:	2b00      	cmp	r3, #0
 8001fa2:	d004      	beq.n	8001fae <HAL_CAN_IRQHandler+0x13a>
        {
          /* Update error code */
          errorcode |= HAL_CAN_ERROR_TX_TERR2;
 8001fa4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001fa6:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8001faa:	627b      	str	r3, [r7, #36]	; 0x24
 8001fac:	e002      	b.n	8001fb4 <HAL_CAN_IRQHandler+0x140>
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
          /* Call registered callback*/
          hcan->TxMailbox2AbortCallback(hcan);
#else
          /* Call weak (surcharged) callback */
          HAL_CAN_TxMailbox2AbortCallback(hcan);
 8001fae:	6878      	ldr	r0, [r7, #4]
 8001fb0:	f000 f949 	bl	8002246 <HAL_CAN_TxMailbox2AbortCallback>
      }
    }
  }

  /* Receive FIFO 0 overrun interrupt management *****************************/
  if ((interrupts & CAN_IT_RX_FIFO0_OVERRUN) != 0U)
 8001fb4:	6a3b      	ldr	r3, [r7, #32]
 8001fb6:	f003 0308 	and.w	r3, r3, #8
 8001fba:	2b00      	cmp	r3, #0
 8001fbc:	d00c      	beq.n	8001fd8 <HAL_CAN_IRQHandler+0x164>
  {
    if ((rf0rflags & CAN_RF0R_FOVR0) != 0U)
 8001fbe:	697b      	ldr	r3, [r7, #20]
 8001fc0:	f003 0310 	and.w	r3, r3, #16
 8001fc4:	2b00      	cmp	r3, #0
 8001fc6:	d007      	beq.n	8001fd8 <HAL_CAN_IRQHandler+0x164>
    {
      /* Set CAN error code to Rx Fifo 0 overrun error */
      errorcode |= HAL_CAN_ERROR_RX_FOV0;
 8001fc8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001fca:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 8001fce:	627b      	str	r3, [r7, #36]	; 0x24

      /* Clear FIFO0 Overrun Flag */
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_FOV0);
 8001fd0:	687b      	ldr	r3, [r7, #4]
 8001fd2:	681b      	ldr	r3, [r3, #0]
 8001fd4:	2210      	movs	r2, #16
 8001fd6:	60da      	str	r2, [r3, #12]
    }
  }

  /* Receive FIFO 0 full interrupt management ********************************/
  if ((interrupts & CAN_IT_RX_FIFO0_FULL) != 0U)
 8001fd8:	6a3b      	ldr	r3, [r7, #32]
 8001fda:	f003 0304 	and.w	r3, r3, #4
 8001fde:	2b00      	cmp	r3, #0
 8001fe0:	d00b      	beq.n	8001ffa <HAL_CAN_IRQHandler+0x186>
  {
    if ((rf0rflags & CAN_RF0R_FULL0) != 0U)
 8001fe2:	697b      	ldr	r3, [r7, #20]
 8001fe4:	f003 0308 	and.w	r3, r3, #8
 8001fe8:	2b00      	cmp	r3, #0
 8001fea:	d006      	beq.n	8001ffa <HAL_CAN_IRQHandler+0x186>
    {
      /* Clear FIFO 0 full Flag */
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_FF0);
 8001fec:	687b      	ldr	r3, [r7, #4]
 8001fee:	681b      	ldr	r3, [r3, #0]
 8001ff0:	2208      	movs	r2, #8
 8001ff2:	60da      	str	r2, [r3, #12]
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
      /* Call registered callback*/
      hcan->RxFifo0FullCallback(hcan);
#else
      /* Call weak (surcharged) callback */
      HAL_CAN_RxFifo0FullCallback(hcan);
 8001ff4:	6878      	ldr	r0, [r7, #4]
 8001ff6:	f000 f930 	bl	800225a <HAL_CAN_RxFifo0FullCallback>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
    }
  }

  /* Receive FIFO 0 message pending interrupt management *********************/
  if ((interrupts & CAN_IT_RX_FIFO0_MSG_PENDING) != 0U)
 8001ffa:	6a3b      	ldr	r3, [r7, #32]
 8001ffc:	f003 0302 	and.w	r3, r3, #2
 8002000:	2b00      	cmp	r3, #0
 8002002:	d009      	beq.n	8002018 <HAL_CAN_IRQHandler+0x1a4>
  {
    /* Check if message is still pending */
    if ((hcan->Instance->RF0R & CAN_RF0R_FMP0) != 0U)
 8002004:	687b      	ldr	r3, [r7, #4]
 8002006:	681b      	ldr	r3, [r3, #0]
 8002008:	68db      	ldr	r3, [r3, #12]
 800200a:	f003 0303 	and.w	r3, r3, #3
 800200e:	2b00      	cmp	r3, #0
 8002010:	d002      	beq.n	8002018 <HAL_CAN_IRQHandler+0x1a4>
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
      /* Call registered callback*/
      hcan->RxFifo0MsgPendingCallback(hcan);
#else
      /* Call weak (surcharged) callback */
      HAL_CAN_RxFifo0MsgPendingCallback(hcan);
 8002012:	6878      	ldr	r0, [r7, #4]
 8002014:	f7fe ff02 	bl	8000e1c <HAL_CAN_RxFifo0MsgPendingCallback>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
    }
  }

  /* Receive FIFO 1 overrun interrupt management *****************************/
  if ((interrupts & CAN_IT_RX_FIFO1_OVERRUN) != 0U)
 8002018:	6a3b      	ldr	r3, [r7, #32]
 800201a:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800201e:	2b00      	cmp	r3, #0
 8002020:	d00c      	beq.n	800203c <HAL_CAN_IRQHandler+0x1c8>
  {
    if ((rf1rflags & CAN_RF1R_FOVR1) != 0U)
 8002022:	693b      	ldr	r3, [r7, #16]
 8002024:	f003 0310 	and.w	r3, r3, #16
 8002028:	2b00      	cmp	r3, #0
 800202a:	d007      	beq.n	800203c <HAL_CAN_IRQHandler+0x1c8>
    {
      /* Set CAN error code to Rx Fifo 1 overrun error */
      errorcode |= HAL_CAN_ERROR_RX_FOV1;
 800202c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800202e:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 8002032:	627b      	str	r3, [r7, #36]	; 0x24

      /* Clear FIFO1 Overrun Flag */
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_FOV1);
 8002034:	687b      	ldr	r3, [r7, #4]
 8002036:	681b      	ldr	r3, [r3, #0]
 8002038:	2210      	movs	r2, #16
 800203a:	611a      	str	r2, [r3, #16]
    }
  }

  /* Receive FIFO 1 full interrupt management ********************************/
  if ((interrupts & CAN_IT_RX_FIFO1_FULL) != 0U)
 800203c:	6a3b      	ldr	r3, [r7, #32]
 800203e:	f003 0320 	and.w	r3, r3, #32
 8002042:	2b00      	cmp	r3, #0
 8002044:	d00b      	beq.n	800205e <HAL_CAN_IRQHandler+0x1ea>
  {
    if ((rf1rflags & CAN_RF1R_FULL1) != 0U)
 8002046:	693b      	ldr	r3, [r7, #16]
 8002048:	f003 0308 	and.w	r3, r3, #8
 800204c:	2b00      	cmp	r3, #0
 800204e:	d006      	beq.n	800205e <HAL_CAN_IRQHandler+0x1ea>
    {
      /* Clear FIFO 1 full Flag */
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_FF1);
 8002050:	687b      	ldr	r3, [r7, #4]
 8002052:	681b      	ldr	r3, [r3, #0]
 8002054:	2208      	movs	r2, #8
 8002056:	611a      	str	r2, [r3, #16]
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
      /* Call registered callback*/
      hcan->RxFifo1FullCallback(hcan);
#else
      /* Call weak (surcharged) callback */
      HAL_CAN_RxFifo1FullCallback(hcan);
 8002058:	6878      	ldr	r0, [r7, #4]
 800205a:	f000 f912 	bl	8002282 <HAL_CAN_RxFifo1FullCallback>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
    }
  }

  /* Receive FIFO 1 message pending interrupt management *********************/
  if ((interrupts & CAN_IT_RX_FIFO1_MSG_PENDING) != 0U)
 800205e:	6a3b      	ldr	r3, [r7, #32]
 8002060:	f003 0310 	and.w	r3, r3, #16
 8002064:	2b00      	cmp	r3, #0
 8002066:	d009      	beq.n	800207c <HAL_CAN_IRQHandler+0x208>
  {
    /* Check if message is still pending */
    if ((hcan->Instance->RF1R & CAN_RF1R_FMP1) != 0U)
 8002068:	687b      	ldr	r3, [r7, #4]
 800206a:	681b      	ldr	r3, [r3, #0]
 800206c:	691b      	ldr	r3, [r3, #16]
 800206e:	f003 0303 	and.w	r3, r3, #3
 8002072:	2b00      	cmp	r3, #0
 8002074:	d002      	beq.n	800207c <HAL_CAN_IRQHandler+0x208>
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
      /* Call registered callback*/
      hcan->RxFifo1MsgPendingCallback(hcan);
#else
      /* Call weak (surcharged) callback */
      HAL_CAN_RxFifo1MsgPendingCallback(hcan);
 8002076:	6878      	ldr	r0, [r7, #4]
 8002078:	f000 f8f9 	bl	800226e <HAL_CAN_RxFifo1MsgPendingCallback>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
    }
  }

  /* Sleep interrupt management *********************************************/
  if ((interrupts & CAN_IT_SLEEP_ACK) != 0U)
 800207c:	6a3b      	ldr	r3, [r7, #32]
 800207e:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8002082:	2b00      	cmp	r3, #0
 8002084:	d00b      	beq.n	800209e <HAL_CAN_IRQHandler+0x22a>
  {
    if ((msrflags & CAN_MSR_SLAKI) != 0U)
 8002086:	69fb      	ldr	r3, [r7, #28]
 8002088:	f003 0310 	and.w	r3, r3, #16
 800208c:	2b00      	cmp	r3, #0
 800208e:	d006      	beq.n	800209e <HAL_CAN_IRQHandler+0x22a>
    {
      /* Clear Sleep interrupt Flag */
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_SLAKI);
 8002090:	687b      	ldr	r3, [r7, #4]
 8002092:	681b      	ldr	r3, [r3, #0]
 8002094:	2210      	movs	r2, #16
 8002096:	605a      	str	r2, [r3, #4]
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
      /* Call registered callback*/
      hcan->SleepCallback(hcan);
#else
      /* Call weak (surcharged) callback */
      HAL_CAN_SleepCallback(hcan);
 8002098:	6878      	ldr	r0, [r7, #4]
 800209a:	f000 f8fc 	bl	8002296 <HAL_CAN_SleepCallback>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
    }
  }

  /* WakeUp interrupt management *********************************************/
  if ((interrupts & CAN_IT_WAKEUP) != 0U)
 800209e:	6a3b      	ldr	r3, [r7, #32]
 80020a0:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 80020a4:	2b00      	cmp	r3, #0
 80020a6:	d00b      	beq.n	80020c0 <HAL_CAN_IRQHandler+0x24c>
  {
    if ((msrflags & CAN_MSR_WKUI) != 0U)
 80020a8:	69fb      	ldr	r3, [r7, #28]
 80020aa:	f003 0308 	and.w	r3, r3, #8
 80020ae:	2b00      	cmp	r3, #0
 80020b0:	d006      	beq.n	80020c0 <HAL_CAN_IRQHandler+0x24c>
    {
      /* Clear WakeUp Flag */
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_WKU);
 80020b2:	687b      	ldr	r3, [r7, #4]
 80020b4:	681b      	ldr	r3, [r3, #0]
 80020b6:	2208      	movs	r2, #8
 80020b8:	605a      	str	r2, [r3, #4]
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
      /* Call registered callback*/
      hcan->WakeUpFromRxMsgCallback(hcan);
#else
      /* Call weak (surcharged) callback */
      HAL_CAN_WakeUpFromRxMsgCallback(hcan);
 80020ba:	6878      	ldr	r0, [r7, #4]
 80020bc:	f000 f8f5 	bl	80022aa <HAL_CAN_WakeUpFromRxMsgCallback>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
    }
  }

  /* Error interrupts management *********************************************/
  if ((interrupts & CAN_IT_ERROR) != 0U)
 80020c0:	6a3b      	ldr	r3, [r7, #32]
 80020c2:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 80020c6:	2b00      	cmp	r3, #0
 80020c8:	d07b      	beq.n	80021c2 <HAL_CAN_IRQHandler+0x34e>
  {
    if ((msrflags & CAN_MSR_ERRI) != 0U)
 80020ca:	69fb      	ldr	r3, [r7, #28]
 80020cc:	f003 0304 	and.w	r3, r3, #4
 80020d0:	2b00      	cmp	r3, #0
 80020d2:	d072      	beq.n	80021ba <HAL_CAN_IRQHandler+0x346>
    {
      /* Check Error Warning Flag */
      if (((interrupts & CAN_IT_ERROR_WARNING) != 0U) &&
 80020d4:	6a3b      	ldr	r3, [r7, #32]
 80020d6:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80020da:	2b00      	cmp	r3, #0
 80020dc:	d008      	beq.n	80020f0 <HAL_CAN_IRQHandler+0x27c>
          ((esrflags & CAN_ESR_EWGF) != 0U))
 80020de:	68fb      	ldr	r3, [r7, #12]
 80020e0:	f003 0301 	and.w	r3, r3, #1
      if (((interrupts & CAN_IT_ERROR_WARNING) != 0U) &&
 80020e4:	2b00      	cmp	r3, #0
 80020e6:	d003      	beq.n	80020f0 <HAL_CAN_IRQHandler+0x27c>
      {
        /* Set CAN error code to Error Warning */
        errorcode |= HAL_CAN_ERROR_EWG;
 80020e8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80020ea:	f043 0301 	orr.w	r3, r3, #1
 80020ee:	627b      	str	r3, [r7, #36]	; 0x24

        /* No need for clear of Error Warning Flag as read-only */
      }

      /* Check Error Passive Flag */
      if (((interrupts & CAN_IT_ERROR_PASSIVE) != 0U) &&
 80020f0:	6a3b      	ldr	r3, [r7, #32]
 80020f2:	f403 7300 	and.w	r3, r3, #512	; 0x200
 80020f6:	2b00      	cmp	r3, #0
 80020f8:	d008      	beq.n	800210c <HAL_CAN_IRQHandler+0x298>
          ((esrflags & CAN_ESR_EPVF) != 0U))
 80020fa:	68fb      	ldr	r3, [r7, #12]
 80020fc:	f003 0302 	and.w	r3, r3, #2
      if (((interrupts & CAN_IT_ERROR_PASSIVE) != 0U) &&
 8002100:	2b00      	cmp	r3, #0
 8002102:	d003      	beq.n	800210c <HAL_CAN_IRQHandler+0x298>
      {
        /* Set CAN error code to Error Passive */
        errorcode |= HAL_CAN_ERROR_EPV;
 8002104:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002106:	f043 0302 	orr.w	r3, r3, #2
 800210a:	627b      	str	r3, [r7, #36]	; 0x24

        /* No need for clear of Error Passive Flag as read-only */
      }

      /* Check Bus-off Flag */
      if (((interrupts & CAN_IT_BUSOFF) != 0U) &&
 800210c:	6a3b      	ldr	r3, [r7, #32]
 800210e:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8002112:	2b00      	cmp	r3, #0
 8002114:	d008      	beq.n	8002128 <HAL_CAN_IRQHandler+0x2b4>
          ((esrflags & CAN_ESR_BOFF) != 0U))
 8002116:	68fb      	ldr	r3, [r7, #12]
 8002118:	f003 0304 	and.w	r3, r3, #4
      if (((interrupts & CAN_IT_BUSOFF) != 0U) &&
 800211c:	2b00      	cmp	r3, #0
 800211e:	d003      	beq.n	8002128 <HAL_CAN_IRQHandler+0x2b4>
      {
        /* Set CAN error code to Bus-Off */
        errorcode |= HAL_CAN_ERROR_BOF;
 8002120:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002122:	f043 0304 	orr.w	r3, r3, #4
 8002126:	627b      	str	r3, [r7, #36]	; 0x24

        /* No need for clear of Error Bus-Off as read-only */
      }

      /* Check Last Error Code Flag */
      if (((interrupts & CAN_IT_LAST_ERROR_CODE) != 0U) &&
 8002128:	6a3b      	ldr	r3, [r7, #32]
 800212a:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 800212e:	2b00      	cmp	r3, #0
 8002130:	d043      	beq.n	80021ba <HAL_CAN_IRQHandler+0x346>
          ((esrflags & CAN_ESR_LEC) != 0U))
 8002132:	68fb      	ldr	r3, [r7, #12]
 8002134:	f003 0370 	and.w	r3, r3, #112	; 0x70
      if (((interrupts & CAN_IT_LAST_ERROR_CODE) != 0U) &&
 8002138:	2b00      	cmp	r3, #0
 800213a:	d03e      	beq.n	80021ba <HAL_CAN_IRQHandler+0x346>
      {
        switch (esrflags & CAN_ESR_LEC)
 800213c:	68fb      	ldr	r3, [r7, #12]
 800213e:	f003 0370 	and.w	r3, r3, #112	; 0x70
 8002142:	2b60      	cmp	r3, #96	; 0x60
 8002144:	d02b      	beq.n	800219e <HAL_CAN_IRQHandler+0x32a>
 8002146:	2b60      	cmp	r3, #96	; 0x60
 8002148:	d82e      	bhi.n	80021a8 <HAL_CAN_IRQHandler+0x334>
 800214a:	2b50      	cmp	r3, #80	; 0x50
 800214c:	d022      	beq.n	8002194 <HAL_CAN_IRQHandler+0x320>
 800214e:	2b50      	cmp	r3, #80	; 0x50
 8002150:	d82a      	bhi.n	80021a8 <HAL_CAN_IRQHandler+0x334>
 8002152:	2b40      	cmp	r3, #64	; 0x40
 8002154:	d019      	beq.n	800218a <HAL_CAN_IRQHandler+0x316>
 8002156:	2b40      	cmp	r3, #64	; 0x40
 8002158:	d826      	bhi.n	80021a8 <HAL_CAN_IRQHandler+0x334>
 800215a:	2b30      	cmp	r3, #48	; 0x30
 800215c:	d010      	beq.n	8002180 <HAL_CAN_IRQHandler+0x30c>
 800215e:	2b30      	cmp	r3, #48	; 0x30
 8002160:	d822      	bhi.n	80021a8 <HAL_CAN_IRQHandler+0x334>
 8002162:	2b10      	cmp	r3, #16
 8002164:	d002      	beq.n	800216c <HAL_CAN_IRQHandler+0x2f8>
 8002166:	2b20      	cmp	r3, #32
 8002168:	d005      	beq.n	8002176 <HAL_CAN_IRQHandler+0x302>
          case (CAN_ESR_LEC_2 | CAN_ESR_LEC_1):
            /* Set CAN error code to CRC error */
            errorcode |= HAL_CAN_ERROR_CRC;
            break;
          default:
            break;
 800216a:	e01d      	b.n	80021a8 <HAL_CAN_IRQHandler+0x334>
            errorcode |= HAL_CAN_ERROR_STF;
 800216c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800216e:	f043 0308 	orr.w	r3, r3, #8
 8002172:	627b      	str	r3, [r7, #36]	; 0x24
            break;
 8002174:	e019      	b.n	80021aa <HAL_CAN_IRQHandler+0x336>
            errorcode |= HAL_CAN_ERROR_FOR;
 8002176:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002178:	f043 0310 	orr.w	r3, r3, #16
 800217c:	627b      	str	r3, [r7, #36]	; 0x24
            break;
 800217e:	e014      	b.n	80021aa <HAL_CAN_IRQHandler+0x336>
            errorcode |= HAL_CAN_ERROR_ACK;
 8002180:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002182:	f043 0320 	orr.w	r3, r3, #32
 8002186:	627b      	str	r3, [r7, #36]	; 0x24
            break;
 8002188:	e00f      	b.n	80021aa <HAL_CAN_IRQHandler+0x336>
            errorcode |= HAL_CAN_ERROR_BR;
 800218a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800218c:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8002190:	627b      	str	r3, [r7, #36]	; 0x24
            break;
 8002192:	e00a      	b.n	80021aa <HAL_CAN_IRQHandler+0x336>
            errorcode |= HAL_CAN_ERROR_BD;
 8002194:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002196:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800219a:	627b      	str	r3, [r7, #36]	; 0x24
            break;
 800219c:	e005      	b.n	80021aa <HAL_CAN_IRQHandler+0x336>
            errorcode |= HAL_CAN_ERROR_CRC;
 800219e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80021a0:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 80021a4:	627b      	str	r3, [r7, #36]	; 0x24
            break;
 80021a6:	e000      	b.n	80021aa <HAL_CAN_IRQHandler+0x336>
            break;
 80021a8:	bf00      	nop
        }

        /* Clear Last error code Flag */
        CLEAR_BIT(hcan->Instance->ESR, CAN_ESR_LEC);
 80021aa:	687b      	ldr	r3, [r7, #4]
 80021ac:	681b      	ldr	r3, [r3, #0]
 80021ae:	699a      	ldr	r2, [r3, #24]
 80021b0:	687b      	ldr	r3, [r7, #4]
 80021b2:	681b      	ldr	r3, [r3, #0]
 80021b4:	f022 0270 	bic.w	r2, r2, #112	; 0x70
 80021b8:	619a      	str	r2, [r3, #24]
      }
    }

    /* Clear ERRI Flag */
    __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_ERRI);
 80021ba:	687b      	ldr	r3, [r7, #4]
 80021bc:	681b      	ldr	r3, [r3, #0]
 80021be:	2204      	movs	r2, #4
 80021c0:	605a      	str	r2, [r3, #4]
  }

  /* Call the Error call Back in case of Errors */
  if (errorcode != HAL_CAN_ERROR_NONE)
 80021c2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80021c4:	2b00      	cmp	r3, #0
 80021c6:	d008      	beq.n	80021da <HAL_CAN_IRQHandler+0x366>
  {
    /* Update error code in handle */
    hcan->ErrorCode |= errorcode;
 80021c8:	687b      	ldr	r3, [r7, #4]
 80021ca:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 80021cc:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80021ce:	431a      	orrs	r2, r3
 80021d0:	687b      	ldr	r3, [r7, #4]
 80021d2:	625a      	str	r2, [r3, #36]	; 0x24
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
    /* Call registered callback*/
    hcan->ErrorCallback(hcan);
#else
    /* Call weak (surcharged) callback */
    HAL_CAN_ErrorCallback(hcan);
 80021d4:	6878      	ldr	r0, [r7, #4]
 80021d6:	f000 f872 	bl	80022be <HAL_CAN_ErrorCallback>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
  }
}
 80021da:	bf00      	nop
 80021dc:	3728      	adds	r7, #40	; 0x28
 80021de:	46bd      	mov	sp, r7
 80021e0:	bd80      	pop	{r7, pc}

080021e2 <HAL_CAN_TxMailbox0CompleteCallback>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_TxMailbox0CompleteCallback(CAN_HandleTypeDef *hcan)
{
 80021e2:	b480      	push	{r7}
 80021e4:	b083      	sub	sp, #12
 80021e6:	af00      	add	r7, sp, #0
 80021e8:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_TxMailbox0CompleteCallback could be implemented in the
            user file
   */
}
 80021ea:	bf00      	nop
 80021ec:	370c      	adds	r7, #12
 80021ee:	46bd      	mov	sp, r7
 80021f0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80021f4:	4770      	bx	lr

080021f6 <HAL_CAN_TxMailbox1CompleteCallback>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_TxMailbox1CompleteCallback(CAN_HandleTypeDef *hcan)
{
 80021f6:	b480      	push	{r7}
 80021f8:	b083      	sub	sp, #12
 80021fa:	af00      	add	r7, sp, #0
 80021fc:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_TxMailbox1CompleteCallback could be implemented in the
            user file
   */
}
 80021fe:	bf00      	nop
 8002200:	370c      	adds	r7, #12
 8002202:	46bd      	mov	sp, r7
 8002204:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002208:	4770      	bx	lr

0800220a <HAL_CAN_TxMailbox2CompleteCallback>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_TxMailbox2CompleteCallback(CAN_HandleTypeDef *hcan)
{
 800220a:	b480      	push	{r7}
 800220c:	b083      	sub	sp, #12
 800220e:	af00      	add	r7, sp, #0
 8002210:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_TxMailbox2CompleteCallback could be implemented in the
            user file
   */
}
 8002212:	bf00      	nop
 8002214:	370c      	adds	r7, #12
 8002216:	46bd      	mov	sp, r7
 8002218:	f85d 7b04 	ldr.w	r7, [sp], #4
 800221c:	4770      	bx	lr

0800221e <HAL_CAN_TxMailbox0AbortCallback>:
  * @param  hcan pointer to an CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_TxMailbox0AbortCallback(CAN_HandleTypeDef *hcan)
{
 800221e:	b480      	push	{r7}
 8002220:	b083      	sub	sp, #12
 8002222:	af00      	add	r7, sp, #0
 8002224:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_TxMailbox0AbortCallback could be implemented in the
            user file
   */
}
 8002226:	bf00      	nop
 8002228:	370c      	adds	r7, #12
 800222a:	46bd      	mov	sp, r7
 800222c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002230:	4770      	bx	lr

08002232 <HAL_CAN_TxMailbox1AbortCallback>:
  * @param  hcan pointer to an CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_TxMailbox1AbortCallback(CAN_HandleTypeDef *hcan)
{
 8002232:	b480      	push	{r7}
 8002234:	b083      	sub	sp, #12
 8002236:	af00      	add	r7, sp, #0
 8002238:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_TxMailbox1AbortCallback could be implemented in the
            user file
   */
}
 800223a:	bf00      	nop
 800223c:	370c      	adds	r7, #12
 800223e:	46bd      	mov	sp, r7
 8002240:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002244:	4770      	bx	lr

08002246 <HAL_CAN_TxMailbox2AbortCallback>:
  * @param  hcan pointer to an CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_TxMailbox2AbortCallback(CAN_HandleTypeDef *hcan)
{
 8002246:	b480      	push	{r7}
 8002248:	b083      	sub	sp, #12
 800224a:	af00      	add	r7, sp, #0
 800224c:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_TxMailbox2AbortCallback could be implemented in the
            user file
   */
}
 800224e:	bf00      	nop
 8002250:	370c      	adds	r7, #12
 8002252:	46bd      	mov	sp, r7
 8002254:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002258:	4770      	bx	lr

0800225a <HAL_CAN_RxFifo0FullCallback>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_RxFifo0FullCallback(CAN_HandleTypeDef *hcan)
{
 800225a:	b480      	push	{r7}
 800225c:	b083      	sub	sp, #12
 800225e:	af00      	add	r7, sp, #0
 8002260:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_RxFifo0FullCallback could be implemented in the user
            file
   */
}
 8002262:	bf00      	nop
 8002264:	370c      	adds	r7, #12
 8002266:	46bd      	mov	sp, r7
 8002268:	f85d 7b04 	ldr.w	r7, [sp], #4
 800226c:	4770      	bx	lr

0800226e <HAL_CAN_RxFifo1MsgPendingCallback>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_RxFifo1MsgPendingCallback(CAN_HandleTypeDef *hcan)
{
 800226e:	b480      	push	{r7}
 8002270:	b083      	sub	sp, #12
 8002272:	af00      	add	r7, sp, #0
 8002274:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_RxFifo1MsgPendingCallback could be implemented in the
            user file
   */
}
 8002276:	bf00      	nop
 8002278:	370c      	adds	r7, #12
 800227a:	46bd      	mov	sp, r7
 800227c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002280:	4770      	bx	lr

08002282 <HAL_CAN_RxFifo1FullCallback>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_RxFifo1FullCallback(CAN_HandleTypeDef *hcan)
{
 8002282:	b480      	push	{r7}
 8002284:	b083      	sub	sp, #12
 8002286:	af00      	add	r7, sp, #0
 8002288:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_RxFifo1FullCallback could be implemented in the user
            file
   */
}
 800228a:	bf00      	nop
 800228c:	370c      	adds	r7, #12
 800228e:	46bd      	mov	sp, r7
 8002290:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002294:	4770      	bx	lr

08002296 <HAL_CAN_SleepCallback>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_SleepCallback(CAN_HandleTypeDef *hcan)
{
 8002296:	b480      	push	{r7}
 8002298:	b083      	sub	sp, #12
 800229a:	af00      	add	r7, sp, #0
 800229c:	6078      	str	r0, [r7, #4]
  UNUSED(hcan);

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_SleepCallback could be implemented in the user file
   */
}
 800229e:	bf00      	nop
 80022a0:	370c      	adds	r7, #12
 80022a2:	46bd      	mov	sp, r7
 80022a4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80022a8:	4770      	bx	lr

080022aa <HAL_CAN_WakeUpFromRxMsgCallback>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_WakeUpFromRxMsgCallback(CAN_HandleTypeDef *hcan)
{
 80022aa:	b480      	push	{r7}
 80022ac:	b083      	sub	sp, #12
 80022ae:	af00      	add	r7, sp, #0
 80022b0:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_WakeUpFromRxMsgCallback could be implemented in the
            user file
   */
}
 80022b2:	bf00      	nop
 80022b4:	370c      	adds	r7, #12
 80022b6:	46bd      	mov	sp, r7
 80022b8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80022bc:	4770      	bx	lr

080022be <HAL_CAN_ErrorCallback>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_ErrorCallback(CAN_HandleTypeDef *hcan)
{
 80022be:	b480      	push	{r7}
 80022c0:	b083      	sub	sp, #12
 80022c2:	af00      	add	r7, sp, #0
 80022c4:	6078      	str	r0, [r7, #4]
  UNUSED(hcan);

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_ErrorCallback could be implemented in the user file
   */
}
 80022c6:	bf00      	nop
 80022c8:	370c      	adds	r7, #12
 80022ca:	46bd      	mov	sp, r7
 80022cc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80022d0:	4770      	bx	lr
	...

080022d4 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 80022d4:	b480      	push	{r7}
 80022d6:	b085      	sub	sp, #20
 80022d8:	af00      	add	r7, sp, #0
 80022da:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 80022dc:	687b      	ldr	r3, [r7, #4]
 80022de:	f003 0307 	and.w	r3, r3, #7
 80022e2:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 80022e4:	4b0c      	ldr	r3, [pc, #48]	; (8002318 <__NVIC_SetPriorityGrouping+0x44>)
 80022e6:	68db      	ldr	r3, [r3, #12]
 80022e8:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 80022ea:	68ba      	ldr	r2, [r7, #8]
 80022ec:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 80022f0:	4013      	ands	r3, r2
 80022f2:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 80022f4:	68fb      	ldr	r3, [r7, #12]
 80022f6:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 80022f8:	68bb      	ldr	r3, [r7, #8]
 80022fa:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 80022fc:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 8002300:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8002304:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8002306:	4a04      	ldr	r2, [pc, #16]	; (8002318 <__NVIC_SetPriorityGrouping+0x44>)
 8002308:	68bb      	ldr	r3, [r7, #8]
 800230a:	60d3      	str	r3, [r2, #12]
}
 800230c:	bf00      	nop
 800230e:	3714      	adds	r7, #20
 8002310:	46bd      	mov	sp, r7
 8002312:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002316:	4770      	bx	lr
 8002318:	e000ed00 	.word	0xe000ed00

0800231c <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 800231c:	b480      	push	{r7}
 800231e:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8002320:	4b04      	ldr	r3, [pc, #16]	; (8002334 <__NVIC_GetPriorityGrouping+0x18>)
 8002322:	68db      	ldr	r3, [r3, #12]
 8002324:	0a1b      	lsrs	r3, r3, #8
 8002326:	f003 0307 	and.w	r3, r3, #7
}
 800232a:	4618      	mov	r0, r3
 800232c:	46bd      	mov	sp, r7
 800232e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002332:	4770      	bx	lr
 8002334:	e000ed00 	.word	0xe000ed00

08002338 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8002338:	b480      	push	{r7}
 800233a:	b083      	sub	sp, #12
 800233c:	af00      	add	r7, sp, #0
 800233e:	4603      	mov	r3, r0
 8002340:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8002342:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002346:	2b00      	cmp	r3, #0
 8002348:	db0b      	blt.n	8002362 <__NVIC_EnableIRQ+0x2a>
  {
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 800234a:	79fb      	ldrb	r3, [r7, #7]
 800234c:	f003 021f 	and.w	r2, r3, #31
 8002350:	4907      	ldr	r1, [pc, #28]	; (8002370 <__NVIC_EnableIRQ+0x38>)
 8002352:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002356:	095b      	lsrs	r3, r3, #5
 8002358:	2001      	movs	r0, #1
 800235a:	fa00 f202 	lsl.w	r2, r0, r2
 800235e:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  }
}
 8002362:	bf00      	nop
 8002364:	370c      	adds	r7, #12
 8002366:	46bd      	mov	sp, r7
 8002368:	f85d 7b04 	ldr.w	r7, [sp], #4
 800236c:	4770      	bx	lr
 800236e:	bf00      	nop
 8002370:	e000e100 	.word	0xe000e100

08002374 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8002374:	b480      	push	{r7}
 8002376:	b083      	sub	sp, #12
 8002378:	af00      	add	r7, sp, #0
 800237a:	4603      	mov	r3, r0
 800237c:	6039      	str	r1, [r7, #0]
 800237e:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8002380:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002384:	2b00      	cmp	r3, #0
 8002386:	db0a      	blt.n	800239e <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8002388:	683b      	ldr	r3, [r7, #0]
 800238a:	b2da      	uxtb	r2, r3
 800238c:	490c      	ldr	r1, [pc, #48]	; (80023c0 <__NVIC_SetPriority+0x4c>)
 800238e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002392:	0112      	lsls	r2, r2, #4
 8002394:	b2d2      	uxtb	r2, r2
 8002396:	440b      	add	r3, r1
 8002398:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 800239c:	e00a      	b.n	80023b4 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 800239e:	683b      	ldr	r3, [r7, #0]
 80023a0:	b2da      	uxtb	r2, r3
 80023a2:	4908      	ldr	r1, [pc, #32]	; (80023c4 <__NVIC_SetPriority+0x50>)
 80023a4:	79fb      	ldrb	r3, [r7, #7]
 80023a6:	f003 030f 	and.w	r3, r3, #15
 80023aa:	3b04      	subs	r3, #4
 80023ac:	0112      	lsls	r2, r2, #4
 80023ae:	b2d2      	uxtb	r2, r2
 80023b0:	440b      	add	r3, r1
 80023b2:	761a      	strb	r2, [r3, #24]
}
 80023b4:	bf00      	nop
 80023b6:	370c      	adds	r7, #12
 80023b8:	46bd      	mov	sp, r7
 80023ba:	f85d 7b04 	ldr.w	r7, [sp], #4
 80023be:	4770      	bx	lr
 80023c0:	e000e100 	.word	0xe000e100
 80023c4:	e000ed00 	.word	0xe000ed00

080023c8 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 80023c8:	b480      	push	{r7}
 80023ca:	b089      	sub	sp, #36	; 0x24
 80023cc:	af00      	add	r7, sp, #0
 80023ce:	60f8      	str	r0, [r7, #12]
 80023d0:	60b9      	str	r1, [r7, #8]
 80023d2:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 80023d4:	68fb      	ldr	r3, [r7, #12]
 80023d6:	f003 0307 	and.w	r3, r3, #7
 80023da:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 80023dc:	69fb      	ldr	r3, [r7, #28]
 80023de:	f1c3 0307 	rsb	r3, r3, #7
 80023e2:	2b04      	cmp	r3, #4
 80023e4:	bf28      	it	cs
 80023e6:	2304      	movcs	r3, #4
 80023e8:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 80023ea:	69fb      	ldr	r3, [r7, #28]
 80023ec:	3304      	adds	r3, #4
 80023ee:	2b06      	cmp	r3, #6
 80023f0:	d902      	bls.n	80023f8 <NVIC_EncodePriority+0x30>
 80023f2:	69fb      	ldr	r3, [r7, #28]
 80023f4:	3b03      	subs	r3, #3
 80023f6:	e000      	b.n	80023fa <NVIC_EncodePriority+0x32>
 80023f8:	2300      	movs	r3, #0
 80023fa:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80023fc:	f04f 32ff 	mov.w	r2, #4294967295
 8002400:	69bb      	ldr	r3, [r7, #24]
 8002402:	fa02 f303 	lsl.w	r3, r2, r3
 8002406:	43da      	mvns	r2, r3
 8002408:	68bb      	ldr	r3, [r7, #8]
 800240a:	401a      	ands	r2, r3
 800240c:	697b      	ldr	r3, [r7, #20]
 800240e:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8002410:	f04f 31ff 	mov.w	r1, #4294967295
 8002414:	697b      	ldr	r3, [r7, #20]
 8002416:	fa01 f303 	lsl.w	r3, r1, r3
 800241a:	43d9      	mvns	r1, r3
 800241c:	687b      	ldr	r3, [r7, #4]
 800241e:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8002420:	4313      	orrs	r3, r2
         );
}
 8002422:	4618      	mov	r0, r3
 8002424:	3724      	adds	r7, #36	; 0x24
 8002426:	46bd      	mov	sp, r7
 8002428:	f85d 7b04 	ldr.w	r7, [sp], #4
 800242c:	4770      	bx	lr
	...

08002430 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8002430:	b580      	push	{r7, lr}
 8002432:	b082      	sub	sp, #8
 8002434:	af00      	add	r7, sp, #0
 8002436:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8002438:	687b      	ldr	r3, [r7, #4]
 800243a:	3b01      	subs	r3, #1
 800243c:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 8002440:	d301      	bcc.n	8002446 <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 8002442:	2301      	movs	r3, #1
 8002444:	e00f      	b.n	8002466 <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8002446:	4a0a      	ldr	r2, [pc, #40]	; (8002470 <SysTick_Config+0x40>)
 8002448:	687b      	ldr	r3, [r7, #4]
 800244a:	3b01      	subs	r3, #1
 800244c:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 800244e:	210f      	movs	r1, #15
 8002450:	f04f 30ff 	mov.w	r0, #4294967295
 8002454:	f7ff ff8e 	bl	8002374 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8002458:	4b05      	ldr	r3, [pc, #20]	; (8002470 <SysTick_Config+0x40>)
 800245a:	2200      	movs	r2, #0
 800245c:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 800245e:	4b04      	ldr	r3, [pc, #16]	; (8002470 <SysTick_Config+0x40>)
 8002460:	2207      	movs	r2, #7
 8002462:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8002464:	2300      	movs	r3, #0
}
 8002466:	4618      	mov	r0, r3
 8002468:	3708      	adds	r7, #8
 800246a:	46bd      	mov	sp, r7
 800246c:	bd80      	pop	{r7, pc}
 800246e:	bf00      	nop
 8002470:	e000e010 	.word	0xe000e010

08002474 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ pre-emption is no more possible.
  *         The pending IRQ priority will be managed only by the subpriority.
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8002474:	b580      	push	{r7, lr}
 8002476:	b082      	sub	sp, #8
 8002478:	af00      	add	r7, sp, #0
 800247a:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));

  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 800247c:	6878      	ldr	r0, [r7, #4]
 800247e:	f7ff ff29 	bl	80022d4 <__NVIC_SetPriorityGrouping>
}
 8002482:	bf00      	nop
 8002484:	3708      	adds	r7, #8
 8002486:	46bd      	mov	sp, r7
 8002488:	bd80      	pop	{r7, pc}

0800248a <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15 as described in the table CORTEX_NVIC_Priority_Table
  *         A lower priority value indicates a higher priority.
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{
 800248a:	b580      	push	{r7, lr}
 800248c:	b086      	sub	sp, #24
 800248e:	af00      	add	r7, sp, #0
 8002490:	4603      	mov	r3, r0
 8002492:	60b9      	str	r1, [r7, #8]
 8002494:	607a      	str	r2, [r7, #4]
 8002496:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 8002498:	2300      	movs	r3, #0
 800249a:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 800249c:	f7ff ff3e 	bl	800231c <__NVIC_GetPriorityGrouping>
 80024a0:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 80024a2:	687a      	ldr	r2, [r7, #4]
 80024a4:	68b9      	ldr	r1, [r7, #8]
 80024a6:	6978      	ldr	r0, [r7, #20]
 80024a8:	f7ff ff8e 	bl	80023c8 <NVIC_EncodePriority>
 80024ac:	4602      	mov	r2, r0
 80024ae:	f997 300f 	ldrsb.w	r3, [r7, #15]
 80024b2:	4611      	mov	r1, r2
 80024b4:	4618      	mov	r0, r3
 80024b6:	f7ff ff5d 	bl	8002374 <__NVIC_SetPriority>
}
 80024ba:	bf00      	nop
 80024bc:	3718      	adds	r7, #24
 80024be:	46bd      	mov	sp, r7
 80024c0:	bd80      	pop	{r7, pc}

080024c2 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f3xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 80024c2:	b580      	push	{r7, lr}
 80024c4:	b082      	sub	sp, #8
 80024c6:	af00      	add	r7, sp, #0
 80024c8:	4603      	mov	r3, r0
 80024ca:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 80024cc:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80024d0:	4618      	mov	r0, r3
 80024d2:	f7ff ff31 	bl	8002338 <__NVIC_EnableIRQ>
}
 80024d6:	bf00      	nop
 80024d8:	3708      	adds	r7, #8
 80024da:	46bd      	mov	sp, r7
 80024dc:	bd80      	pop	{r7, pc}

080024de <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 80024de:	b580      	push	{r7, lr}
 80024e0:	b082      	sub	sp, #8
 80024e2:	af00      	add	r7, sp, #0
 80024e4:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 80024e6:	6878      	ldr	r0, [r7, #4]
 80024e8:	f7ff ffa2 	bl	8002430 <SysTick_Config>
 80024ec:	4603      	mov	r3, r0
}
 80024ee:	4618      	mov	r0, r3
 80024f0:	3708      	adds	r7, #8
 80024f2:	46bd      	mov	sp, r7
 80024f4:	bd80      	pop	{r7, pc}
	...

080024f8 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 80024f8:	b480      	push	{r7}
 80024fa:	b087      	sub	sp, #28
 80024fc:	af00      	add	r7, sp, #0
 80024fe:	6078      	str	r0, [r7, #4]
 8002500:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 8002502:	2300      	movs	r3, #0
 8002504:	617b      	str	r3, [r7, #20]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8002506:	e14e      	b.n	80027a6 <HAL_GPIO_Init+0x2ae>
  {
    /* Get current io position */
    iocurrent = (GPIO_Init->Pin) & (1uL << position);
 8002508:	683b      	ldr	r3, [r7, #0]
 800250a:	681a      	ldr	r2, [r3, #0]
 800250c:	2101      	movs	r1, #1
 800250e:	697b      	ldr	r3, [r7, #20]
 8002510:	fa01 f303 	lsl.w	r3, r1, r3
 8002514:	4013      	ands	r3, r2
 8002516:	60fb      	str	r3, [r7, #12]

    if (iocurrent != 0x00u)
 8002518:	68fb      	ldr	r3, [r7, #12]
 800251a:	2b00      	cmp	r3, #0
 800251c:	f000 8140 	beq.w	80027a0 <HAL_GPIO_Init+0x2a8>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF))
 8002520:	683b      	ldr	r3, [r7, #0]
 8002522:	685b      	ldr	r3, [r3, #4]
 8002524:	f003 0303 	and.w	r3, r3, #3
 8002528:	2b01      	cmp	r3, #1
 800252a:	d005      	beq.n	8002538 <HAL_GPIO_Init+0x40>
 800252c:	683b      	ldr	r3, [r7, #0]
 800252e:	685b      	ldr	r3, [r3, #4]
 8002530:	f003 0303 	and.w	r3, r3, #3
 8002534:	2b02      	cmp	r3, #2
 8002536:	d130      	bne.n	800259a <HAL_GPIO_Init+0xa2>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 8002538:	687b      	ldr	r3, [r7, #4]
 800253a:	689b      	ldr	r3, [r3, #8]
 800253c:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2u));
 800253e:	697b      	ldr	r3, [r7, #20]
 8002540:	005b      	lsls	r3, r3, #1
 8002542:	2203      	movs	r2, #3
 8002544:	fa02 f303 	lsl.w	r3, r2, r3
 8002548:	43db      	mvns	r3, r3
 800254a:	693a      	ldr	r2, [r7, #16]
 800254c:	4013      	ands	r3, r2
 800254e:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_Init->Speed << (position * 2u));
 8002550:	683b      	ldr	r3, [r7, #0]
 8002552:	68da      	ldr	r2, [r3, #12]
 8002554:	697b      	ldr	r3, [r7, #20]
 8002556:	005b      	lsls	r3, r3, #1
 8002558:	fa02 f303 	lsl.w	r3, r2, r3
 800255c:	693a      	ldr	r2, [r7, #16]
 800255e:	4313      	orrs	r3, r2
 8002560:	613b      	str	r3, [r7, #16]
        GPIOx->OSPEEDR = temp;
 8002562:	687b      	ldr	r3, [r7, #4]
 8002564:	693a      	ldr	r2, [r7, #16]
 8002566:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8002568:	687b      	ldr	r3, [r7, #4]
 800256a:	685b      	ldr	r3, [r3, #4]
 800256c:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 800256e:	2201      	movs	r2, #1
 8002570:	697b      	ldr	r3, [r7, #20]
 8002572:	fa02 f303 	lsl.w	r3, r2, r3
 8002576:	43db      	mvns	r3, r3
 8002578:	693a      	ldr	r2, [r7, #16]
 800257a:	4013      	ands	r3, r2
 800257c:	613b      	str	r3, [r7, #16]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 800257e:	683b      	ldr	r3, [r7, #0]
 8002580:	685b      	ldr	r3, [r3, #4]
 8002582:	091b      	lsrs	r3, r3, #4
 8002584:	f003 0201 	and.w	r2, r3, #1
 8002588:	697b      	ldr	r3, [r7, #20]
 800258a:	fa02 f303 	lsl.w	r3, r2, r3
 800258e:	693a      	ldr	r2, [r7, #16]
 8002590:	4313      	orrs	r3, r2
 8002592:	613b      	str	r3, [r7, #16]
        GPIOx->OTYPER = temp;
 8002594:	687b      	ldr	r3, [r7, #4]
 8002596:	693a      	ldr	r2, [r7, #16]
 8002598:	605a      	str	r2, [r3, #4]
      }

      if((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 800259a:	683b      	ldr	r3, [r7, #0]
 800259c:	685b      	ldr	r3, [r3, #4]
 800259e:	f003 0303 	and.w	r3, r3, #3
 80025a2:	2b03      	cmp	r3, #3
 80025a4:	d017      	beq.n	80025d6 <HAL_GPIO_Init+0xde>
      {
        /* Check the Pull parameter */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 80025a6:	687b      	ldr	r3, [r7, #4]
 80025a8:	68db      	ldr	r3, [r3, #12]
 80025aa:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2u));
 80025ac:	697b      	ldr	r3, [r7, #20]
 80025ae:	005b      	lsls	r3, r3, #1
 80025b0:	2203      	movs	r2, #3
 80025b2:	fa02 f303 	lsl.w	r3, r2, r3
 80025b6:	43db      	mvns	r3, r3
 80025b8:	693a      	ldr	r2, [r7, #16]
 80025ba:	4013      	ands	r3, r2
 80025bc:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Pull) << (position * 2u));
 80025be:	683b      	ldr	r3, [r7, #0]
 80025c0:	689a      	ldr	r2, [r3, #8]
 80025c2:	697b      	ldr	r3, [r7, #20]
 80025c4:	005b      	lsls	r3, r3, #1
 80025c6:	fa02 f303 	lsl.w	r3, r2, r3
 80025ca:	693a      	ldr	r2, [r7, #16]
 80025cc:	4313      	orrs	r3, r2
 80025ce:	613b      	str	r3, [r7, #16]
        GPIOx->PUPDR = temp;
 80025d0:	687b      	ldr	r3, [r7, #4]
 80025d2:	693a      	ldr	r2, [r7, #16]
 80025d4:	60da      	str	r2, [r3, #12]
      }

      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 80025d6:	683b      	ldr	r3, [r7, #0]
 80025d8:	685b      	ldr	r3, [r3, #4]
 80025da:	f003 0303 	and.w	r3, r3, #3
 80025de:	2b02      	cmp	r3, #2
 80025e0:	d123      	bne.n	800262a <HAL_GPIO_Init+0x132>
        /* Check the Alternate function parameters */
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3u];
 80025e2:	697b      	ldr	r3, [r7, #20]
 80025e4:	08da      	lsrs	r2, r3, #3
 80025e6:	687b      	ldr	r3, [r7, #4]
 80025e8:	3208      	adds	r2, #8
 80025ea:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80025ee:	613b      	str	r3, [r7, #16]
        temp &= ~(0xFu << ((position & 0x07u) * 4u));
 80025f0:	697b      	ldr	r3, [r7, #20]
 80025f2:	f003 0307 	and.w	r3, r3, #7
 80025f6:	009b      	lsls	r3, r3, #2
 80025f8:	220f      	movs	r2, #15
 80025fa:	fa02 f303 	lsl.w	r3, r2, r3
 80025fe:	43db      	mvns	r3, r3
 8002600:	693a      	ldr	r2, [r7, #16]
 8002602:	4013      	ands	r3, r2
 8002604:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07u) * 4u));
 8002606:	683b      	ldr	r3, [r7, #0]
 8002608:	691a      	ldr	r2, [r3, #16]
 800260a:	697b      	ldr	r3, [r7, #20]
 800260c:	f003 0307 	and.w	r3, r3, #7
 8002610:	009b      	lsls	r3, r3, #2
 8002612:	fa02 f303 	lsl.w	r3, r2, r3
 8002616:	693a      	ldr	r2, [r7, #16]
 8002618:	4313      	orrs	r3, r2
 800261a:	613b      	str	r3, [r7, #16]
        GPIOx->AFR[position >> 3u] = temp;
 800261c:	697b      	ldr	r3, [r7, #20]
 800261e:	08da      	lsrs	r2, r3, #3
 8002620:	687b      	ldr	r3, [r7, #4]
 8002622:	3208      	adds	r2, #8
 8002624:	6939      	ldr	r1, [r7, #16]
 8002626:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 800262a:	687b      	ldr	r3, [r7, #4]
 800262c:	681b      	ldr	r3, [r3, #0]
 800262e:	613b      	str	r3, [r7, #16]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2u));
 8002630:	697b      	ldr	r3, [r7, #20]
 8002632:	005b      	lsls	r3, r3, #1
 8002634:	2203      	movs	r2, #3
 8002636:	fa02 f303 	lsl.w	r3, r2, r3
 800263a:	43db      	mvns	r3, r3
 800263c:	693a      	ldr	r2, [r7, #16]
 800263e:	4013      	ands	r3, r2
 8002640:	613b      	str	r3, [r7, #16]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2u));
 8002642:	683b      	ldr	r3, [r7, #0]
 8002644:	685b      	ldr	r3, [r3, #4]
 8002646:	f003 0203 	and.w	r2, r3, #3
 800264a:	697b      	ldr	r3, [r7, #20]
 800264c:	005b      	lsls	r3, r3, #1
 800264e:	fa02 f303 	lsl.w	r3, r2, r3
 8002652:	693a      	ldr	r2, [r7, #16]
 8002654:	4313      	orrs	r3, r2
 8002656:	613b      	str	r3, [r7, #16]
      GPIOx->MODER = temp;
 8002658:	687b      	ldr	r3, [r7, #4]
 800265a:	693a      	ldr	r2, [r7, #16]
 800265c:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) != 0x00u)
 800265e:	683b      	ldr	r3, [r7, #0]
 8002660:	685b      	ldr	r3, [r3, #4]
 8002662:	f403 3340 	and.w	r3, r3, #196608	; 0x30000
 8002666:	2b00      	cmp	r3, #0
 8002668:	f000 809a 	beq.w	80027a0 <HAL_GPIO_Init+0x2a8>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 800266c:	4b55      	ldr	r3, [pc, #340]	; (80027c4 <HAL_GPIO_Init+0x2cc>)
 800266e:	699b      	ldr	r3, [r3, #24]
 8002670:	4a54      	ldr	r2, [pc, #336]	; (80027c4 <HAL_GPIO_Init+0x2cc>)
 8002672:	f043 0301 	orr.w	r3, r3, #1
 8002676:	6193      	str	r3, [r2, #24]
 8002678:	4b52      	ldr	r3, [pc, #328]	; (80027c4 <HAL_GPIO_Init+0x2cc>)
 800267a:	699b      	ldr	r3, [r3, #24]
 800267c:	f003 0301 	and.w	r3, r3, #1
 8002680:	60bb      	str	r3, [r7, #8]
 8002682:	68bb      	ldr	r3, [r7, #8]

        temp = SYSCFG->EXTICR[position >> 2u];
 8002684:	4a50      	ldr	r2, [pc, #320]	; (80027c8 <HAL_GPIO_Init+0x2d0>)
 8002686:	697b      	ldr	r3, [r7, #20]
 8002688:	089b      	lsrs	r3, r3, #2
 800268a:	3302      	adds	r3, #2
 800268c:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8002690:	613b      	str	r3, [r7, #16]
        temp &= ~(0x0FuL << (4u * (position & 0x03u)));
 8002692:	697b      	ldr	r3, [r7, #20]
 8002694:	f003 0303 	and.w	r3, r3, #3
 8002698:	009b      	lsls	r3, r3, #2
 800269a:	220f      	movs	r2, #15
 800269c:	fa02 f303 	lsl.w	r3, r2, r3
 80026a0:	43db      	mvns	r3, r3
 80026a2:	693a      	ldr	r2, [r7, #16]
 80026a4:	4013      	ands	r3, r2
 80026a6:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_GET_INDEX(GPIOx) << (4u * (position & 0x03u)));
 80026a8:	687b      	ldr	r3, [r7, #4]
 80026aa:	f1b3 4f90 	cmp.w	r3, #1207959552	; 0x48000000
 80026ae:	d013      	beq.n	80026d8 <HAL_GPIO_Init+0x1e0>
 80026b0:	687b      	ldr	r3, [r7, #4]
 80026b2:	4a46      	ldr	r2, [pc, #280]	; (80027cc <HAL_GPIO_Init+0x2d4>)
 80026b4:	4293      	cmp	r3, r2
 80026b6:	d00d      	beq.n	80026d4 <HAL_GPIO_Init+0x1dc>
 80026b8:	687b      	ldr	r3, [r7, #4]
 80026ba:	4a45      	ldr	r2, [pc, #276]	; (80027d0 <HAL_GPIO_Init+0x2d8>)
 80026bc:	4293      	cmp	r3, r2
 80026be:	d007      	beq.n	80026d0 <HAL_GPIO_Init+0x1d8>
 80026c0:	687b      	ldr	r3, [r7, #4]
 80026c2:	4a44      	ldr	r2, [pc, #272]	; (80027d4 <HAL_GPIO_Init+0x2dc>)
 80026c4:	4293      	cmp	r3, r2
 80026c6:	d101      	bne.n	80026cc <HAL_GPIO_Init+0x1d4>
 80026c8:	2303      	movs	r3, #3
 80026ca:	e006      	b.n	80026da <HAL_GPIO_Init+0x1e2>
 80026cc:	2305      	movs	r3, #5
 80026ce:	e004      	b.n	80026da <HAL_GPIO_Init+0x1e2>
 80026d0:	2302      	movs	r3, #2
 80026d2:	e002      	b.n	80026da <HAL_GPIO_Init+0x1e2>
 80026d4:	2301      	movs	r3, #1
 80026d6:	e000      	b.n	80026da <HAL_GPIO_Init+0x1e2>
 80026d8:	2300      	movs	r3, #0
 80026da:	697a      	ldr	r2, [r7, #20]
 80026dc:	f002 0203 	and.w	r2, r2, #3
 80026e0:	0092      	lsls	r2, r2, #2
 80026e2:	4093      	lsls	r3, r2
 80026e4:	693a      	ldr	r2, [r7, #16]
 80026e6:	4313      	orrs	r3, r2
 80026e8:	613b      	str	r3, [r7, #16]
        SYSCFG->EXTICR[position >> 2u] = temp;
 80026ea:	4937      	ldr	r1, [pc, #220]	; (80027c8 <HAL_GPIO_Init+0x2d0>)
 80026ec:	697b      	ldr	r3, [r7, #20]
 80026ee:	089b      	lsrs	r3, r3, #2
 80026f0:	3302      	adds	r3, #2
 80026f2:	693a      	ldr	r2, [r7, #16]
 80026f4:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 80026f8:	4b37      	ldr	r3, [pc, #220]	; (80027d8 <HAL_GPIO_Init+0x2e0>)
 80026fa:	689b      	ldr	r3, [r3, #8]
 80026fc:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 80026fe:	68fb      	ldr	r3, [r7, #12]
 8002700:	43db      	mvns	r3, r3
 8002702:	693a      	ldr	r2, [r7, #16]
 8002704:	4013      	ands	r3, r2
 8002706:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & TRIGGER_RISING) != 0x00u)
 8002708:	683b      	ldr	r3, [r7, #0]
 800270a:	685b      	ldr	r3, [r3, #4]
 800270c:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8002710:	2b00      	cmp	r3, #0
 8002712:	d003      	beq.n	800271c <HAL_GPIO_Init+0x224>
        {
          temp |= iocurrent;
 8002714:	693a      	ldr	r2, [r7, #16]
 8002716:	68fb      	ldr	r3, [r7, #12]
 8002718:	4313      	orrs	r3, r2
 800271a:	613b      	str	r3, [r7, #16]
        }
        EXTI->RTSR = temp;
 800271c:	4a2e      	ldr	r2, [pc, #184]	; (80027d8 <HAL_GPIO_Init+0x2e0>)
 800271e:	693b      	ldr	r3, [r7, #16]
 8002720:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 8002722:	4b2d      	ldr	r3, [pc, #180]	; (80027d8 <HAL_GPIO_Init+0x2e0>)
 8002724:	68db      	ldr	r3, [r3, #12]
 8002726:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8002728:	68fb      	ldr	r3, [r7, #12]
 800272a:	43db      	mvns	r3, r3
 800272c:	693a      	ldr	r2, [r7, #16]
 800272e:	4013      	ands	r3, r2
 8002730:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00u)
 8002732:	683b      	ldr	r3, [r7, #0]
 8002734:	685b      	ldr	r3, [r3, #4]
 8002736:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 800273a:	2b00      	cmp	r3, #0
 800273c:	d003      	beq.n	8002746 <HAL_GPIO_Init+0x24e>
        {
          temp |= iocurrent;
 800273e:	693a      	ldr	r2, [r7, #16]
 8002740:	68fb      	ldr	r3, [r7, #12]
 8002742:	4313      	orrs	r3, r2
 8002744:	613b      	str	r3, [r7, #16]
        }
        EXTI->FTSR = temp;
 8002746:	4a24      	ldr	r2, [pc, #144]	; (80027d8 <HAL_GPIO_Init+0x2e0>)
 8002748:	693b      	ldr	r3, [r7, #16]
 800274a:	60d3      	str	r3, [r2, #12]

        temp = EXTI->EMR;
 800274c:	4b22      	ldr	r3, [pc, #136]	; (80027d8 <HAL_GPIO_Init+0x2e0>)
 800274e:	685b      	ldr	r3, [r3, #4]
 8002750:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8002752:	68fb      	ldr	r3, [r7, #12]
 8002754:	43db      	mvns	r3, r3
 8002756:	693a      	ldr	r2, [r7, #16]
 8002758:	4013      	ands	r3, r2
 800275a:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & EXTI_EVT) != 0x00u)
 800275c:	683b      	ldr	r3, [r7, #0]
 800275e:	685b      	ldr	r3, [r3, #4]
 8002760:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8002764:	2b00      	cmp	r3, #0
 8002766:	d003      	beq.n	8002770 <HAL_GPIO_Init+0x278>
        {
          temp |= iocurrent;
 8002768:	693a      	ldr	r2, [r7, #16]
 800276a:	68fb      	ldr	r3, [r7, #12]
 800276c:	4313      	orrs	r3, r2
 800276e:	613b      	str	r3, [r7, #16]
        }
        EXTI->EMR = temp;
 8002770:	4a19      	ldr	r2, [pc, #100]	; (80027d8 <HAL_GPIO_Init+0x2e0>)
 8002772:	693b      	ldr	r3, [r7, #16]
 8002774:	6053      	str	r3, [r2, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 8002776:	4b18      	ldr	r3, [pc, #96]	; (80027d8 <HAL_GPIO_Init+0x2e0>)
 8002778:	681b      	ldr	r3, [r3, #0]
 800277a:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 800277c:	68fb      	ldr	r3, [r7, #12]
 800277e:	43db      	mvns	r3, r3
 8002780:	693a      	ldr	r2, [r7, #16]
 8002782:	4013      	ands	r3, r2
 8002784:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & EXTI_IT) != 0x00u)
 8002786:	683b      	ldr	r3, [r7, #0]
 8002788:	685b      	ldr	r3, [r3, #4]
 800278a:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 800278e:	2b00      	cmp	r3, #0
 8002790:	d003      	beq.n	800279a <HAL_GPIO_Init+0x2a2>
        {
          temp |= iocurrent;
 8002792:	693a      	ldr	r2, [r7, #16]
 8002794:	68fb      	ldr	r3, [r7, #12]
 8002796:	4313      	orrs	r3, r2
 8002798:	613b      	str	r3, [r7, #16]
        }
        EXTI->IMR = temp;
 800279a:	4a0f      	ldr	r2, [pc, #60]	; (80027d8 <HAL_GPIO_Init+0x2e0>)
 800279c:	693b      	ldr	r3, [r7, #16]
 800279e:	6013      	str	r3, [r2, #0]
      }
    }

    position++;
 80027a0:	697b      	ldr	r3, [r7, #20]
 80027a2:	3301      	adds	r3, #1
 80027a4:	617b      	str	r3, [r7, #20]
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 80027a6:	683b      	ldr	r3, [r7, #0]
 80027a8:	681a      	ldr	r2, [r3, #0]
 80027aa:	697b      	ldr	r3, [r7, #20]
 80027ac:	fa22 f303 	lsr.w	r3, r2, r3
 80027b0:	2b00      	cmp	r3, #0
 80027b2:	f47f aea9 	bne.w	8002508 <HAL_GPIO_Init+0x10>
  }
}
 80027b6:	bf00      	nop
 80027b8:	bf00      	nop
 80027ba:	371c      	adds	r7, #28
 80027bc:	46bd      	mov	sp, r7
 80027be:	f85d 7b04 	ldr.w	r7, [sp], #4
 80027c2:	4770      	bx	lr
 80027c4:	40021000 	.word	0x40021000
 80027c8:	40010000 	.word	0x40010000
 80027cc:	48000400 	.word	0x48000400
 80027d0:	48000800 	.word	0x48000800
 80027d4:	48000c00 	.word	0x48000c00
 80027d8:	40010400 	.word	0x40010400

080027dc <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 80027dc:	b480      	push	{r7}
 80027de:	b083      	sub	sp, #12
 80027e0:	af00      	add	r7, sp, #0
 80027e2:	6078      	str	r0, [r7, #4]
 80027e4:	460b      	mov	r3, r1
 80027e6:	807b      	strh	r3, [r7, #2]
 80027e8:	4613      	mov	r3, r2
 80027ea:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 80027ec:	787b      	ldrb	r3, [r7, #1]
 80027ee:	2b00      	cmp	r3, #0
 80027f0:	d003      	beq.n	80027fa <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin;
 80027f2:	887a      	ldrh	r2, [r7, #2]
 80027f4:	687b      	ldr	r3, [r7, #4]
 80027f6:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BRR = (uint32_t)GPIO_Pin;
  }
}
 80027f8:	e002      	b.n	8002800 <HAL_GPIO_WritePin+0x24>
    GPIOx->BRR = (uint32_t)GPIO_Pin;
 80027fa:	887a      	ldrh	r2, [r7, #2]
 80027fc:	687b      	ldr	r3, [r7, #4]
 80027fe:	629a      	str	r2, [r3, #40]	; 0x28
}
 8002800:	bf00      	nop
 8002802:	370c      	adds	r7, #12
 8002804:	46bd      	mov	sp, r7
 8002806:	f85d 7b04 	ldr.w	r7, [sp], #4
 800280a:	4770      	bx	lr

0800280c <HAL_GPIO_TogglePin>:
  * @param  GPIOx where x can be (A..F) to select the GPIO peripheral for STM32F3 family
  * @param  GPIO_Pin specifies the pin to be toggled.
  * @retval None
  */
void HAL_GPIO_TogglePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin)
{
 800280c:	b480      	push	{r7}
 800280e:	b085      	sub	sp, #20
 8002810:	af00      	add	r7, sp, #0
 8002812:	6078      	str	r0, [r7, #4]
 8002814:	460b      	mov	r3, r1
 8002816:	807b      	strh	r3, [r7, #2]

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  /* get current Output Data Register value */
  odr = GPIOx->ODR;
 8002818:	687b      	ldr	r3, [r7, #4]
 800281a:	695b      	ldr	r3, [r3, #20]
 800281c:	60fb      	str	r3, [r7, #12]

  /* Set selected pins that were at low level, and reset ones that were high */
  GPIOx->BSRR = ((odr & GPIO_Pin) << GPIO_NUMBER) | (~odr & GPIO_Pin);
 800281e:	887a      	ldrh	r2, [r7, #2]
 8002820:	68fb      	ldr	r3, [r7, #12]
 8002822:	4013      	ands	r3, r2
 8002824:	041a      	lsls	r2, r3, #16
 8002826:	68fb      	ldr	r3, [r7, #12]
 8002828:	43d9      	mvns	r1, r3
 800282a:	887b      	ldrh	r3, [r7, #2]
 800282c:	400b      	ands	r3, r1
 800282e:	431a      	orrs	r2, r3
 8002830:	687b      	ldr	r3, [r7, #4]
 8002832:	619a      	str	r2, [r3, #24]
}
 8002834:	bf00      	nop
 8002836:	3714      	adds	r7, #20
 8002838:	46bd      	mov	sp, r7
 800283a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800283e:	4770      	bx	lr

08002840 <HAL_RCC_OscConfig>:
  *         supported by this macro. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8002840:	b580      	push	{r7, lr}
 8002842:	f5ad 7d00 	sub.w	sp, sp, #512	; 0x200
 8002846:	af00      	add	r7, sp, #0
 8002848:	f507 7300 	add.w	r3, r7, #512	; 0x200
 800284c:	f5a3 73fe 	sub.w	r3, r3, #508	; 0x1fc
 8002850:	6018      	str	r0, [r3, #0]
#if defined(RCC_CFGR_PLLSRC_HSI_PREDIV)
  uint32_t pll_config2;
#endif /* RCC_CFGR_PLLSRC_HSI_PREDIV */

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 8002852:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8002856:	f5a3 73fe 	sub.w	r3, r3, #508	; 0x1fc
 800285a:	681b      	ldr	r3, [r3, #0]
 800285c:	2b00      	cmp	r3, #0
 800285e:	d102      	bne.n	8002866 <HAL_RCC_OscConfig+0x26>
  {
    return HAL_ERROR;
 8002860:	2301      	movs	r3, #1
 8002862:	f001 b823 	b.w	80038ac <HAL_RCC_OscConfig+0x106c>

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*------------------------------- HSE Configuration ------------------------*/ 
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8002866:	f507 7300 	add.w	r3, r7, #512	; 0x200
 800286a:	f5a3 73fe 	sub.w	r3, r3, #508	; 0x1fc
 800286e:	681b      	ldr	r3, [r3, #0]
 8002870:	681b      	ldr	r3, [r3, #0]
 8002872:	f003 0301 	and.w	r3, r3, #1
 8002876:	2b00      	cmp	r3, #0
 8002878:	f000 817d 	beq.w	8002b76 <HAL_RCC_OscConfig+0x336>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSE) 
 800287c:	4bbc      	ldr	r3, [pc, #752]	; (8002b70 <HAL_RCC_OscConfig+0x330>)
 800287e:	685b      	ldr	r3, [r3, #4]
 8002880:	f003 030c 	and.w	r3, r3, #12
 8002884:	2b04      	cmp	r3, #4
 8002886:	d00c      	beq.n	80028a2 <HAL_RCC_OscConfig+0x62>
       || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSE)))
 8002888:	4bb9      	ldr	r3, [pc, #740]	; (8002b70 <HAL_RCC_OscConfig+0x330>)
 800288a:	685b      	ldr	r3, [r3, #4]
 800288c:	f003 030c 	and.w	r3, r3, #12
 8002890:	2b08      	cmp	r3, #8
 8002892:	d15c      	bne.n	800294e <HAL_RCC_OscConfig+0x10e>
 8002894:	4bb6      	ldr	r3, [pc, #728]	; (8002b70 <HAL_RCC_OscConfig+0x330>)
 8002896:	685b      	ldr	r3, [r3, #4]
 8002898:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 800289c:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 80028a0:	d155      	bne.n	800294e <HAL_RCC_OscConfig+0x10e>
 80028a2:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 80028a6:	f8c7 31f0 	str.w	r3, [r7, #496]	; 0x1f0
  uint32_t result;

#if ((defined (__ARM_ARCH_7M__      ) && (__ARM_ARCH_7M__      == 1)) || \
     (defined (__ARM_ARCH_7EM__     ) && (__ARM_ARCH_7EM__     == 1)) || \
     (defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1))    )
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80028aa:	f8d7 31f0 	ldr.w	r3, [r7, #496]	; 0x1f0
 80028ae:	fa93 f3a3 	rbit	r3, r3
 80028b2:	f8c7 31ec 	str.w	r3, [r7, #492]	; 0x1ec
    result |= value & 1U;
    s--;
  }
  result <<= s;                        /* shift when v's highest bits are zero */
#endif
  return result;
 80028b6:	f8d7 31ec 	ldr.w	r3, [r7, #492]	; 0x1ec
    {
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80028ba:	fab3 f383 	clz	r3, r3
 80028be:	b2db      	uxtb	r3, r3
 80028c0:	095b      	lsrs	r3, r3, #5
 80028c2:	b2db      	uxtb	r3, r3
 80028c4:	f043 0301 	orr.w	r3, r3, #1
 80028c8:	b2db      	uxtb	r3, r3
 80028ca:	2b01      	cmp	r3, #1
 80028cc:	d102      	bne.n	80028d4 <HAL_RCC_OscConfig+0x94>
 80028ce:	4ba8      	ldr	r3, [pc, #672]	; (8002b70 <HAL_RCC_OscConfig+0x330>)
 80028d0:	681b      	ldr	r3, [r3, #0]
 80028d2:	e015      	b.n	8002900 <HAL_RCC_OscConfig+0xc0>
 80028d4:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 80028d8:	f8c7 31e8 	str.w	r3, [r7, #488]	; 0x1e8
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80028dc:	f8d7 31e8 	ldr.w	r3, [r7, #488]	; 0x1e8
 80028e0:	fa93 f3a3 	rbit	r3, r3
 80028e4:	f8c7 31e4 	str.w	r3, [r7, #484]	; 0x1e4
 80028e8:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 80028ec:	f8c7 31e0 	str.w	r3, [r7, #480]	; 0x1e0
 80028f0:	f8d7 31e0 	ldr.w	r3, [r7, #480]	; 0x1e0
 80028f4:	fa93 f3a3 	rbit	r3, r3
 80028f8:	f8c7 31dc 	str.w	r3, [r7, #476]	; 0x1dc
 80028fc:	4b9c      	ldr	r3, [pc, #624]	; (8002b70 <HAL_RCC_OscConfig+0x330>)
 80028fe:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002900:	f44f 3200 	mov.w	r2, #131072	; 0x20000
 8002904:	f8c7 21d8 	str.w	r2, [r7, #472]	; 0x1d8
 8002908:	f8d7 21d8 	ldr.w	r2, [r7, #472]	; 0x1d8
 800290c:	fa92 f2a2 	rbit	r2, r2
 8002910:	f8c7 21d4 	str.w	r2, [r7, #468]	; 0x1d4
  return result;
 8002914:	f8d7 21d4 	ldr.w	r2, [r7, #468]	; 0x1d4
 8002918:	fab2 f282 	clz	r2, r2
 800291c:	b2d2      	uxtb	r2, r2
 800291e:	f042 0220 	orr.w	r2, r2, #32
 8002922:	b2d2      	uxtb	r2, r2
 8002924:	f002 021f 	and.w	r2, r2, #31
 8002928:	2101      	movs	r1, #1
 800292a:	fa01 f202 	lsl.w	r2, r1, r2
 800292e:	4013      	ands	r3, r2
 8002930:	2b00      	cmp	r3, #0
 8002932:	f000 811f 	beq.w	8002b74 <HAL_RCC_OscConfig+0x334>
 8002936:	f507 7300 	add.w	r3, r7, #512	; 0x200
 800293a:	f5a3 73fe 	sub.w	r3, r3, #508	; 0x1fc
 800293e:	681b      	ldr	r3, [r3, #0]
 8002940:	685b      	ldr	r3, [r3, #4]
 8002942:	2b00      	cmp	r3, #0
 8002944:	f040 8116 	bne.w	8002b74 <HAL_RCC_OscConfig+0x334>
      {
        return HAL_ERROR;
 8002948:	2301      	movs	r3, #1
 800294a:	f000 bfaf 	b.w	80038ac <HAL_RCC_OscConfig+0x106c>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 800294e:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8002952:	f5a3 73fe 	sub.w	r3, r3, #508	; 0x1fc
 8002956:	681b      	ldr	r3, [r3, #0]
 8002958:	685b      	ldr	r3, [r3, #4]
 800295a:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 800295e:	d106      	bne.n	800296e <HAL_RCC_OscConfig+0x12e>
 8002960:	4b83      	ldr	r3, [pc, #524]	; (8002b70 <HAL_RCC_OscConfig+0x330>)
 8002962:	681b      	ldr	r3, [r3, #0]
 8002964:	4a82      	ldr	r2, [pc, #520]	; (8002b70 <HAL_RCC_OscConfig+0x330>)
 8002966:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 800296a:	6013      	str	r3, [r2, #0]
 800296c:	e036      	b.n	80029dc <HAL_RCC_OscConfig+0x19c>
 800296e:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8002972:	f5a3 73fe 	sub.w	r3, r3, #508	; 0x1fc
 8002976:	681b      	ldr	r3, [r3, #0]
 8002978:	685b      	ldr	r3, [r3, #4]
 800297a:	2b00      	cmp	r3, #0
 800297c:	d10c      	bne.n	8002998 <HAL_RCC_OscConfig+0x158>
 800297e:	4b7c      	ldr	r3, [pc, #496]	; (8002b70 <HAL_RCC_OscConfig+0x330>)
 8002980:	681b      	ldr	r3, [r3, #0]
 8002982:	4a7b      	ldr	r2, [pc, #492]	; (8002b70 <HAL_RCC_OscConfig+0x330>)
 8002984:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8002988:	6013      	str	r3, [r2, #0]
 800298a:	4b79      	ldr	r3, [pc, #484]	; (8002b70 <HAL_RCC_OscConfig+0x330>)
 800298c:	681b      	ldr	r3, [r3, #0]
 800298e:	4a78      	ldr	r2, [pc, #480]	; (8002b70 <HAL_RCC_OscConfig+0x330>)
 8002990:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8002994:	6013      	str	r3, [r2, #0]
 8002996:	e021      	b.n	80029dc <HAL_RCC_OscConfig+0x19c>
 8002998:	f507 7300 	add.w	r3, r7, #512	; 0x200
 800299c:	f5a3 73fe 	sub.w	r3, r3, #508	; 0x1fc
 80029a0:	681b      	ldr	r3, [r3, #0]
 80029a2:	685b      	ldr	r3, [r3, #4]
 80029a4:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 80029a8:	d10c      	bne.n	80029c4 <HAL_RCC_OscConfig+0x184>
 80029aa:	4b71      	ldr	r3, [pc, #452]	; (8002b70 <HAL_RCC_OscConfig+0x330>)
 80029ac:	681b      	ldr	r3, [r3, #0]
 80029ae:	4a70      	ldr	r2, [pc, #448]	; (8002b70 <HAL_RCC_OscConfig+0x330>)
 80029b0:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 80029b4:	6013      	str	r3, [r2, #0]
 80029b6:	4b6e      	ldr	r3, [pc, #440]	; (8002b70 <HAL_RCC_OscConfig+0x330>)
 80029b8:	681b      	ldr	r3, [r3, #0]
 80029ba:	4a6d      	ldr	r2, [pc, #436]	; (8002b70 <HAL_RCC_OscConfig+0x330>)
 80029bc:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 80029c0:	6013      	str	r3, [r2, #0]
 80029c2:	e00b      	b.n	80029dc <HAL_RCC_OscConfig+0x19c>
 80029c4:	4b6a      	ldr	r3, [pc, #424]	; (8002b70 <HAL_RCC_OscConfig+0x330>)
 80029c6:	681b      	ldr	r3, [r3, #0]
 80029c8:	4a69      	ldr	r2, [pc, #420]	; (8002b70 <HAL_RCC_OscConfig+0x330>)
 80029ca:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 80029ce:	6013      	str	r3, [r2, #0]
 80029d0:	4b67      	ldr	r3, [pc, #412]	; (8002b70 <HAL_RCC_OscConfig+0x330>)
 80029d2:	681b      	ldr	r3, [r3, #0]
 80029d4:	4a66      	ldr	r2, [pc, #408]	; (8002b70 <HAL_RCC_OscConfig+0x330>)
 80029d6:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 80029da:	6013      	str	r3, [r2, #0]
      
#if defined(RCC_CFGR_PLLSRC_HSI_DIV2)
      /* Configure the HSE predivision factor --------------------------------*/
      __HAL_RCC_HSE_PREDIV_CONFIG(RCC_OscInitStruct->HSEPredivValue);
 80029dc:	4b64      	ldr	r3, [pc, #400]	; (8002b70 <HAL_RCC_OscConfig+0x330>)
 80029de:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80029e0:	f023 020f 	bic.w	r2, r3, #15
 80029e4:	f507 7300 	add.w	r3, r7, #512	; 0x200
 80029e8:	f5a3 73fe 	sub.w	r3, r3, #508	; 0x1fc
 80029ec:	681b      	ldr	r3, [r3, #0]
 80029ee:	689b      	ldr	r3, [r3, #8]
 80029f0:	495f      	ldr	r1, [pc, #380]	; (8002b70 <HAL_RCC_OscConfig+0x330>)
 80029f2:	4313      	orrs	r3, r2
 80029f4:	62cb      	str	r3, [r1, #44]	; 0x2c
#endif /* RCC_CFGR_PLLSRC_HSI_DIV2 */

       /* Check the HSE State */
      if(RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 80029f6:	f507 7300 	add.w	r3, r7, #512	; 0x200
 80029fa:	f5a3 73fe 	sub.w	r3, r3, #508	; 0x1fc
 80029fe:	681b      	ldr	r3, [r3, #0]
 8002a00:	685b      	ldr	r3, [r3, #4]
 8002a02:	2b00      	cmp	r3, #0
 8002a04:	d059      	beq.n	8002aba <HAL_RCC_OscConfig+0x27a>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002a06:	f7fe fdaf 	bl	8001568 <HAL_GetTick>
 8002a0a:	f8c7 01f8 	str.w	r0, [r7, #504]	; 0x1f8
        
        /* Wait till HSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8002a0e:	e00a      	b.n	8002a26 <HAL_RCC_OscConfig+0x1e6>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8002a10:	f7fe fdaa 	bl	8001568 <HAL_GetTick>
 8002a14:	4602      	mov	r2, r0
 8002a16:	f8d7 31f8 	ldr.w	r3, [r7, #504]	; 0x1f8
 8002a1a:	1ad3      	subs	r3, r2, r3
 8002a1c:	2b64      	cmp	r3, #100	; 0x64
 8002a1e:	d902      	bls.n	8002a26 <HAL_RCC_OscConfig+0x1e6>
          {
            return HAL_TIMEOUT;
 8002a20:	2303      	movs	r3, #3
 8002a22:	f000 bf43 	b.w	80038ac <HAL_RCC_OscConfig+0x106c>
 8002a26:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 8002a2a:	f8c7 31d0 	str.w	r3, [r7, #464]	; 0x1d0
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002a2e:	f8d7 31d0 	ldr.w	r3, [r7, #464]	; 0x1d0
 8002a32:	fa93 f3a3 	rbit	r3, r3
 8002a36:	f8c7 31cc 	str.w	r3, [r7, #460]	; 0x1cc
  return result;
 8002a3a:	f8d7 31cc 	ldr.w	r3, [r7, #460]	; 0x1cc
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8002a3e:	fab3 f383 	clz	r3, r3
 8002a42:	b2db      	uxtb	r3, r3
 8002a44:	095b      	lsrs	r3, r3, #5
 8002a46:	b2db      	uxtb	r3, r3
 8002a48:	f043 0301 	orr.w	r3, r3, #1
 8002a4c:	b2db      	uxtb	r3, r3
 8002a4e:	2b01      	cmp	r3, #1
 8002a50:	d102      	bne.n	8002a58 <HAL_RCC_OscConfig+0x218>
 8002a52:	4b47      	ldr	r3, [pc, #284]	; (8002b70 <HAL_RCC_OscConfig+0x330>)
 8002a54:	681b      	ldr	r3, [r3, #0]
 8002a56:	e015      	b.n	8002a84 <HAL_RCC_OscConfig+0x244>
 8002a58:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 8002a5c:	f8c7 31c8 	str.w	r3, [r7, #456]	; 0x1c8
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002a60:	f8d7 31c8 	ldr.w	r3, [r7, #456]	; 0x1c8
 8002a64:	fa93 f3a3 	rbit	r3, r3
 8002a68:	f8c7 31c4 	str.w	r3, [r7, #452]	; 0x1c4
 8002a6c:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 8002a70:	f8c7 31c0 	str.w	r3, [r7, #448]	; 0x1c0
 8002a74:	f8d7 31c0 	ldr.w	r3, [r7, #448]	; 0x1c0
 8002a78:	fa93 f3a3 	rbit	r3, r3
 8002a7c:	f8c7 31bc 	str.w	r3, [r7, #444]	; 0x1bc
 8002a80:	4b3b      	ldr	r3, [pc, #236]	; (8002b70 <HAL_RCC_OscConfig+0x330>)
 8002a82:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002a84:	f44f 3200 	mov.w	r2, #131072	; 0x20000
 8002a88:	f8c7 21b8 	str.w	r2, [r7, #440]	; 0x1b8
 8002a8c:	f8d7 21b8 	ldr.w	r2, [r7, #440]	; 0x1b8
 8002a90:	fa92 f2a2 	rbit	r2, r2
 8002a94:	f8c7 21b4 	str.w	r2, [r7, #436]	; 0x1b4
  return result;
 8002a98:	f8d7 21b4 	ldr.w	r2, [r7, #436]	; 0x1b4
 8002a9c:	fab2 f282 	clz	r2, r2
 8002aa0:	b2d2      	uxtb	r2, r2
 8002aa2:	f042 0220 	orr.w	r2, r2, #32
 8002aa6:	b2d2      	uxtb	r2, r2
 8002aa8:	f002 021f 	and.w	r2, r2, #31
 8002aac:	2101      	movs	r1, #1
 8002aae:	fa01 f202 	lsl.w	r2, r1, r2
 8002ab2:	4013      	ands	r3, r2
 8002ab4:	2b00      	cmp	r3, #0
 8002ab6:	d0ab      	beq.n	8002a10 <HAL_RCC_OscConfig+0x1d0>
 8002ab8:	e05d      	b.n	8002b76 <HAL_RCC_OscConfig+0x336>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002aba:	f7fe fd55 	bl	8001568 <HAL_GetTick>
 8002abe:	f8c7 01f8 	str.w	r0, [r7, #504]	; 0x1f8
        
        /* Wait till HSE is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8002ac2:	e00a      	b.n	8002ada <HAL_RCC_OscConfig+0x29a>
        {
           if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8002ac4:	f7fe fd50 	bl	8001568 <HAL_GetTick>
 8002ac8:	4602      	mov	r2, r0
 8002aca:	f8d7 31f8 	ldr.w	r3, [r7, #504]	; 0x1f8
 8002ace:	1ad3      	subs	r3, r2, r3
 8002ad0:	2b64      	cmp	r3, #100	; 0x64
 8002ad2:	d902      	bls.n	8002ada <HAL_RCC_OscConfig+0x29a>
          {
            return HAL_TIMEOUT;
 8002ad4:	2303      	movs	r3, #3
 8002ad6:	f000 bee9 	b.w	80038ac <HAL_RCC_OscConfig+0x106c>
 8002ada:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 8002ade:	f8c7 31b0 	str.w	r3, [r7, #432]	; 0x1b0
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002ae2:	f8d7 31b0 	ldr.w	r3, [r7, #432]	; 0x1b0
 8002ae6:	fa93 f3a3 	rbit	r3, r3
 8002aea:	f8c7 31ac 	str.w	r3, [r7, #428]	; 0x1ac
  return result;
 8002aee:	f8d7 31ac 	ldr.w	r3, [r7, #428]	; 0x1ac
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8002af2:	fab3 f383 	clz	r3, r3
 8002af6:	b2db      	uxtb	r3, r3
 8002af8:	095b      	lsrs	r3, r3, #5
 8002afa:	b2db      	uxtb	r3, r3
 8002afc:	f043 0301 	orr.w	r3, r3, #1
 8002b00:	b2db      	uxtb	r3, r3
 8002b02:	2b01      	cmp	r3, #1
 8002b04:	d102      	bne.n	8002b0c <HAL_RCC_OscConfig+0x2cc>
 8002b06:	4b1a      	ldr	r3, [pc, #104]	; (8002b70 <HAL_RCC_OscConfig+0x330>)
 8002b08:	681b      	ldr	r3, [r3, #0]
 8002b0a:	e015      	b.n	8002b38 <HAL_RCC_OscConfig+0x2f8>
 8002b0c:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 8002b10:	f8c7 31a8 	str.w	r3, [r7, #424]	; 0x1a8
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002b14:	f8d7 31a8 	ldr.w	r3, [r7, #424]	; 0x1a8
 8002b18:	fa93 f3a3 	rbit	r3, r3
 8002b1c:	f8c7 31a4 	str.w	r3, [r7, #420]	; 0x1a4
 8002b20:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 8002b24:	f8c7 31a0 	str.w	r3, [r7, #416]	; 0x1a0
 8002b28:	f8d7 31a0 	ldr.w	r3, [r7, #416]	; 0x1a0
 8002b2c:	fa93 f3a3 	rbit	r3, r3
 8002b30:	f8c7 319c 	str.w	r3, [r7, #412]	; 0x19c
 8002b34:	4b0e      	ldr	r3, [pc, #56]	; (8002b70 <HAL_RCC_OscConfig+0x330>)
 8002b36:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002b38:	f44f 3200 	mov.w	r2, #131072	; 0x20000
 8002b3c:	f8c7 2198 	str.w	r2, [r7, #408]	; 0x198
 8002b40:	f8d7 2198 	ldr.w	r2, [r7, #408]	; 0x198
 8002b44:	fa92 f2a2 	rbit	r2, r2
 8002b48:	f8c7 2194 	str.w	r2, [r7, #404]	; 0x194
  return result;
 8002b4c:	f8d7 2194 	ldr.w	r2, [r7, #404]	; 0x194
 8002b50:	fab2 f282 	clz	r2, r2
 8002b54:	b2d2      	uxtb	r2, r2
 8002b56:	f042 0220 	orr.w	r2, r2, #32
 8002b5a:	b2d2      	uxtb	r2, r2
 8002b5c:	f002 021f 	and.w	r2, r2, #31
 8002b60:	2101      	movs	r1, #1
 8002b62:	fa01 f202 	lsl.w	r2, r1, r2
 8002b66:	4013      	ands	r3, r2
 8002b68:	2b00      	cmp	r3, #0
 8002b6a:	d1ab      	bne.n	8002ac4 <HAL_RCC_OscConfig+0x284>
 8002b6c:	e003      	b.n	8002b76 <HAL_RCC_OscConfig+0x336>
 8002b6e:	bf00      	nop
 8002b70:	40021000 	.word	0x40021000
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8002b74:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/ 
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8002b76:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8002b7a:	f5a3 73fe 	sub.w	r3, r3, #508	; 0x1fc
 8002b7e:	681b      	ldr	r3, [r3, #0]
 8002b80:	681b      	ldr	r3, [r3, #0]
 8002b82:	f003 0302 	and.w	r3, r3, #2
 8002b86:	2b00      	cmp	r3, #0
 8002b88:	f000 817d 	beq.w	8002e86 <HAL_RCC_OscConfig+0x646>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));
    
    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */ 
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI) 
 8002b8c:	4ba6      	ldr	r3, [pc, #664]	; (8002e28 <HAL_RCC_OscConfig+0x5e8>)
 8002b8e:	685b      	ldr	r3, [r3, #4]
 8002b90:	f003 030c 	and.w	r3, r3, #12
 8002b94:	2b00      	cmp	r3, #0
 8002b96:	d00b      	beq.n	8002bb0 <HAL_RCC_OscConfig+0x370>
       || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSI)))
 8002b98:	4ba3      	ldr	r3, [pc, #652]	; (8002e28 <HAL_RCC_OscConfig+0x5e8>)
 8002b9a:	685b      	ldr	r3, [r3, #4]
 8002b9c:	f003 030c 	and.w	r3, r3, #12
 8002ba0:	2b08      	cmp	r3, #8
 8002ba2:	d172      	bne.n	8002c8a <HAL_RCC_OscConfig+0x44a>
 8002ba4:	4ba0      	ldr	r3, [pc, #640]	; (8002e28 <HAL_RCC_OscConfig+0x5e8>)
 8002ba6:	685b      	ldr	r3, [r3, #4]
 8002ba8:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8002bac:	2b00      	cmp	r3, #0
 8002bae:	d16c      	bne.n	8002c8a <HAL_RCC_OscConfig+0x44a>
 8002bb0:	2302      	movs	r3, #2
 8002bb2:	f8c7 3190 	str.w	r3, [r7, #400]	; 0x190
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002bb6:	f8d7 3190 	ldr.w	r3, [r7, #400]	; 0x190
 8002bba:	fa93 f3a3 	rbit	r3, r3
 8002bbe:	f8c7 318c 	str.w	r3, [r7, #396]	; 0x18c
  return result;
 8002bc2:	f8d7 318c 	ldr.w	r3, [r7, #396]	; 0x18c
    {
      /* When HSI is used as system clock it will not disabled */
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8002bc6:	fab3 f383 	clz	r3, r3
 8002bca:	b2db      	uxtb	r3, r3
 8002bcc:	095b      	lsrs	r3, r3, #5
 8002bce:	b2db      	uxtb	r3, r3
 8002bd0:	f043 0301 	orr.w	r3, r3, #1
 8002bd4:	b2db      	uxtb	r3, r3
 8002bd6:	2b01      	cmp	r3, #1
 8002bd8:	d102      	bne.n	8002be0 <HAL_RCC_OscConfig+0x3a0>
 8002bda:	4b93      	ldr	r3, [pc, #588]	; (8002e28 <HAL_RCC_OscConfig+0x5e8>)
 8002bdc:	681b      	ldr	r3, [r3, #0]
 8002bde:	e013      	b.n	8002c08 <HAL_RCC_OscConfig+0x3c8>
 8002be0:	2302      	movs	r3, #2
 8002be2:	f8c7 3188 	str.w	r3, [r7, #392]	; 0x188
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002be6:	f8d7 3188 	ldr.w	r3, [r7, #392]	; 0x188
 8002bea:	fa93 f3a3 	rbit	r3, r3
 8002bee:	f8c7 3184 	str.w	r3, [r7, #388]	; 0x184
 8002bf2:	2302      	movs	r3, #2
 8002bf4:	f8c7 3180 	str.w	r3, [r7, #384]	; 0x180
 8002bf8:	f8d7 3180 	ldr.w	r3, [r7, #384]	; 0x180
 8002bfc:	fa93 f3a3 	rbit	r3, r3
 8002c00:	f8c7 317c 	str.w	r3, [r7, #380]	; 0x17c
 8002c04:	4b88      	ldr	r3, [pc, #544]	; (8002e28 <HAL_RCC_OscConfig+0x5e8>)
 8002c06:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002c08:	2202      	movs	r2, #2
 8002c0a:	f8c7 2178 	str.w	r2, [r7, #376]	; 0x178
 8002c0e:	f8d7 2178 	ldr.w	r2, [r7, #376]	; 0x178
 8002c12:	fa92 f2a2 	rbit	r2, r2
 8002c16:	f8c7 2174 	str.w	r2, [r7, #372]	; 0x174
  return result;
 8002c1a:	f8d7 2174 	ldr.w	r2, [r7, #372]	; 0x174
 8002c1e:	fab2 f282 	clz	r2, r2
 8002c22:	b2d2      	uxtb	r2, r2
 8002c24:	f042 0220 	orr.w	r2, r2, #32
 8002c28:	b2d2      	uxtb	r2, r2
 8002c2a:	f002 021f 	and.w	r2, r2, #31
 8002c2e:	2101      	movs	r1, #1
 8002c30:	fa01 f202 	lsl.w	r2, r1, r2
 8002c34:	4013      	ands	r3, r2
 8002c36:	2b00      	cmp	r3, #0
 8002c38:	d00a      	beq.n	8002c50 <HAL_RCC_OscConfig+0x410>
 8002c3a:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8002c3e:	f5a3 73fe 	sub.w	r3, r3, #508	; 0x1fc
 8002c42:	681b      	ldr	r3, [r3, #0]
 8002c44:	691b      	ldr	r3, [r3, #16]
 8002c46:	2b01      	cmp	r3, #1
 8002c48:	d002      	beq.n	8002c50 <HAL_RCC_OscConfig+0x410>
      {
        return HAL_ERROR;
 8002c4a:	2301      	movs	r3, #1
 8002c4c:	f000 be2e 	b.w	80038ac <HAL_RCC_OscConfig+0x106c>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8002c50:	4b75      	ldr	r3, [pc, #468]	; (8002e28 <HAL_RCC_OscConfig+0x5e8>)
 8002c52:	681b      	ldr	r3, [r3, #0]
 8002c54:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8002c58:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8002c5c:	f5a3 73fe 	sub.w	r3, r3, #508	; 0x1fc
 8002c60:	681b      	ldr	r3, [r3, #0]
 8002c62:	695b      	ldr	r3, [r3, #20]
 8002c64:	21f8      	movs	r1, #248	; 0xf8
 8002c66:	f8c7 1170 	str.w	r1, [r7, #368]	; 0x170
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002c6a:	f8d7 1170 	ldr.w	r1, [r7, #368]	; 0x170
 8002c6e:	fa91 f1a1 	rbit	r1, r1
 8002c72:	f8c7 116c 	str.w	r1, [r7, #364]	; 0x16c
  return result;
 8002c76:	f8d7 116c 	ldr.w	r1, [r7, #364]	; 0x16c
 8002c7a:	fab1 f181 	clz	r1, r1
 8002c7e:	b2c9      	uxtb	r1, r1
 8002c80:	408b      	lsls	r3, r1
 8002c82:	4969      	ldr	r1, [pc, #420]	; (8002e28 <HAL_RCC_OscConfig+0x5e8>)
 8002c84:	4313      	orrs	r3, r2
 8002c86:	600b      	str	r3, [r1, #0]
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8002c88:	e0fd      	b.n	8002e86 <HAL_RCC_OscConfig+0x646>
      }
    }
    else
    {
      /* Check the HSI State */
      if(RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 8002c8a:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8002c8e:	f5a3 73fe 	sub.w	r3, r3, #508	; 0x1fc
 8002c92:	681b      	ldr	r3, [r3, #0]
 8002c94:	691b      	ldr	r3, [r3, #16]
 8002c96:	2b00      	cmp	r3, #0
 8002c98:	f000 8088 	beq.w	8002dac <HAL_RCC_OscConfig+0x56c>
 8002c9c:	2301      	movs	r3, #1
 8002c9e:	f8c7 3168 	str.w	r3, [r7, #360]	; 0x168
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002ca2:	f8d7 3168 	ldr.w	r3, [r7, #360]	; 0x168
 8002ca6:	fa93 f3a3 	rbit	r3, r3
 8002caa:	f8c7 3164 	str.w	r3, [r7, #356]	; 0x164
  return result;
 8002cae:	f8d7 3164 	ldr.w	r3, [r7, #356]	; 0x164
      {
       /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8002cb2:	fab3 f383 	clz	r3, r3
 8002cb6:	b2db      	uxtb	r3, r3
 8002cb8:	f103 5384 	add.w	r3, r3, #276824064	; 0x10800000
 8002cbc:	f503 1384 	add.w	r3, r3, #1081344	; 0x108000
 8002cc0:	009b      	lsls	r3, r3, #2
 8002cc2:	461a      	mov	r2, r3
 8002cc4:	2301      	movs	r3, #1
 8002cc6:	6013      	str	r3, [r2, #0]
        
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002cc8:	f7fe fc4e 	bl	8001568 <HAL_GetTick>
 8002ccc:	f8c7 01f8 	str.w	r0, [r7, #504]	; 0x1f8
        
        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8002cd0:	e00a      	b.n	8002ce8 <HAL_RCC_OscConfig+0x4a8>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8002cd2:	f7fe fc49 	bl	8001568 <HAL_GetTick>
 8002cd6:	4602      	mov	r2, r0
 8002cd8:	f8d7 31f8 	ldr.w	r3, [r7, #504]	; 0x1f8
 8002cdc:	1ad3      	subs	r3, r2, r3
 8002cde:	2b02      	cmp	r3, #2
 8002ce0:	d902      	bls.n	8002ce8 <HAL_RCC_OscConfig+0x4a8>
          {
            return HAL_TIMEOUT;
 8002ce2:	2303      	movs	r3, #3
 8002ce4:	f000 bde2 	b.w	80038ac <HAL_RCC_OscConfig+0x106c>
 8002ce8:	2302      	movs	r3, #2
 8002cea:	f8c7 3160 	str.w	r3, [r7, #352]	; 0x160
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002cee:	f8d7 3160 	ldr.w	r3, [r7, #352]	; 0x160
 8002cf2:	fa93 f3a3 	rbit	r3, r3
 8002cf6:	f8c7 315c 	str.w	r3, [r7, #348]	; 0x15c
  return result;
 8002cfa:	f8d7 315c 	ldr.w	r3, [r7, #348]	; 0x15c
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8002cfe:	fab3 f383 	clz	r3, r3
 8002d02:	b2db      	uxtb	r3, r3
 8002d04:	095b      	lsrs	r3, r3, #5
 8002d06:	b2db      	uxtb	r3, r3
 8002d08:	f043 0301 	orr.w	r3, r3, #1
 8002d0c:	b2db      	uxtb	r3, r3
 8002d0e:	2b01      	cmp	r3, #1
 8002d10:	d102      	bne.n	8002d18 <HAL_RCC_OscConfig+0x4d8>
 8002d12:	4b45      	ldr	r3, [pc, #276]	; (8002e28 <HAL_RCC_OscConfig+0x5e8>)
 8002d14:	681b      	ldr	r3, [r3, #0]
 8002d16:	e013      	b.n	8002d40 <HAL_RCC_OscConfig+0x500>
 8002d18:	2302      	movs	r3, #2
 8002d1a:	f8c7 3158 	str.w	r3, [r7, #344]	; 0x158
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002d1e:	f8d7 3158 	ldr.w	r3, [r7, #344]	; 0x158
 8002d22:	fa93 f3a3 	rbit	r3, r3
 8002d26:	f8c7 3154 	str.w	r3, [r7, #340]	; 0x154
 8002d2a:	2302      	movs	r3, #2
 8002d2c:	f8c7 3150 	str.w	r3, [r7, #336]	; 0x150
 8002d30:	f8d7 3150 	ldr.w	r3, [r7, #336]	; 0x150
 8002d34:	fa93 f3a3 	rbit	r3, r3
 8002d38:	f8c7 314c 	str.w	r3, [r7, #332]	; 0x14c
 8002d3c:	4b3a      	ldr	r3, [pc, #232]	; (8002e28 <HAL_RCC_OscConfig+0x5e8>)
 8002d3e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002d40:	2202      	movs	r2, #2
 8002d42:	f8c7 2148 	str.w	r2, [r7, #328]	; 0x148
 8002d46:	f8d7 2148 	ldr.w	r2, [r7, #328]	; 0x148
 8002d4a:	fa92 f2a2 	rbit	r2, r2
 8002d4e:	f8c7 2144 	str.w	r2, [r7, #324]	; 0x144
  return result;
 8002d52:	f8d7 2144 	ldr.w	r2, [r7, #324]	; 0x144
 8002d56:	fab2 f282 	clz	r2, r2
 8002d5a:	b2d2      	uxtb	r2, r2
 8002d5c:	f042 0220 	orr.w	r2, r2, #32
 8002d60:	b2d2      	uxtb	r2, r2
 8002d62:	f002 021f 	and.w	r2, r2, #31
 8002d66:	2101      	movs	r1, #1
 8002d68:	fa01 f202 	lsl.w	r2, r1, r2
 8002d6c:	4013      	ands	r3, r2
 8002d6e:	2b00      	cmp	r3, #0
 8002d70:	d0af      	beq.n	8002cd2 <HAL_RCC_OscConfig+0x492>
          }
        }
                
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8002d72:	4b2d      	ldr	r3, [pc, #180]	; (8002e28 <HAL_RCC_OscConfig+0x5e8>)
 8002d74:	681b      	ldr	r3, [r3, #0]
 8002d76:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8002d7a:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8002d7e:	f5a3 73fe 	sub.w	r3, r3, #508	; 0x1fc
 8002d82:	681b      	ldr	r3, [r3, #0]
 8002d84:	695b      	ldr	r3, [r3, #20]
 8002d86:	21f8      	movs	r1, #248	; 0xf8
 8002d88:	f8c7 1140 	str.w	r1, [r7, #320]	; 0x140
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002d8c:	f8d7 1140 	ldr.w	r1, [r7, #320]	; 0x140
 8002d90:	fa91 f1a1 	rbit	r1, r1
 8002d94:	f8c7 113c 	str.w	r1, [r7, #316]	; 0x13c
  return result;
 8002d98:	f8d7 113c 	ldr.w	r1, [r7, #316]	; 0x13c
 8002d9c:	fab1 f181 	clz	r1, r1
 8002da0:	b2c9      	uxtb	r1, r1
 8002da2:	408b      	lsls	r3, r1
 8002da4:	4920      	ldr	r1, [pc, #128]	; (8002e28 <HAL_RCC_OscConfig+0x5e8>)
 8002da6:	4313      	orrs	r3, r2
 8002da8:	600b      	str	r3, [r1, #0]
 8002daa:	e06c      	b.n	8002e86 <HAL_RCC_OscConfig+0x646>
 8002dac:	2301      	movs	r3, #1
 8002dae:	f8c7 3138 	str.w	r3, [r7, #312]	; 0x138
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002db2:	f8d7 3138 	ldr.w	r3, [r7, #312]	; 0x138
 8002db6:	fa93 f3a3 	rbit	r3, r3
 8002dba:	f8c7 3134 	str.w	r3, [r7, #308]	; 0x134
  return result;
 8002dbe:	f8d7 3134 	ldr.w	r3, [r7, #308]	; 0x134
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8002dc2:	fab3 f383 	clz	r3, r3
 8002dc6:	b2db      	uxtb	r3, r3
 8002dc8:	f103 5384 	add.w	r3, r3, #276824064	; 0x10800000
 8002dcc:	f503 1384 	add.w	r3, r3, #1081344	; 0x108000
 8002dd0:	009b      	lsls	r3, r3, #2
 8002dd2:	461a      	mov	r2, r3
 8002dd4:	2300      	movs	r3, #0
 8002dd6:	6013      	str	r3, [r2, #0]
        
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002dd8:	f7fe fbc6 	bl	8001568 <HAL_GetTick>
 8002ddc:	f8c7 01f8 	str.w	r0, [r7, #504]	; 0x1f8
        
        /* Wait till HSI is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8002de0:	e00a      	b.n	8002df8 <HAL_RCC_OscConfig+0x5b8>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8002de2:	f7fe fbc1 	bl	8001568 <HAL_GetTick>
 8002de6:	4602      	mov	r2, r0
 8002de8:	f8d7 31f8 	ldr.w	r3, [r7, #504]	; 0x1f8
 8002dec:	1ad3      	subs	r3, r2, r3
 8002dee:	2b02      	cmp	r3, #2
 8002df0:	d902      	bls.n	8002df8 <HAL_RCC_OscConfig+0x5b8>
          {
            return HAL_TIMEOUT;
 8002df2:	2303      	movs	r3, #3
 8002df4:	f000 bd5a 	b.w	80038ac <HAL_RCC_OscConfig+0x106c>
 8002df8:	2302      	movs	r3, #2
 8002dfa:	f8c7 3130 	str.w	r3, [r7, #304]	; 0x130
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002dfe:	f8d7 3130 	ldr.w	r3, [r7, #304]	; 0x130
 8002e02:	fa93 f3a3 	rbit	r3, r3
 8002e06:	f8c7 312c 	str.w	r3, [r7, #300]	; 0x12c
  return result;
 8002e0a:	f8d7 312c 	ldr.w	r3, [r7, #300]	; 0x12c
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8002e0e:	fab3 f383 	clz	r3, r3
 8002e12:	b2db      	uxtb	r3, r3
 8002e14:	095b      	lsrs	r3, r3, #5
 8002e16:	b2db      	uxtb	r3, r3
 8002e18:	f043 0301 	orr.w	r3, r3, #1
 8002e1c:	b2db      	uxtb	r3, r3
 8002e1e:	2b01      	cmp	r3, #1
 8002e20:	d104      	bne.n	8002e2c <HAL_RCC_OscConfig+0x5ec>
 8002e22:	4b01      	ldr	r3, [pc, #4]	; (8002e28 <HAL_RCC_OscConfig+0x5e8>)
 8002e24:	681b      	ldr	r3, [r3, #0]
 8002e26:	e015      	b.n	8002e54 <HAL_RCC_OscConfig+0x614>
 8002e28:	40021000 	.word	0x40021000
 8002e2c:	2302      	movs	r3, #2
 8002e2e:	f8c7 3128 	str.w	r3, [r7, #296]	; 0x128
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002e32:	f8d7 3128 	ldr.w	r3, [r7, #296]	; 0x128
 8002e36:	fa93 f3a3 	rbit	r3, r3
 8002e3a:	f8c7 3124 	str.w	r3, [r7, #292]	; 0x124
 8002e3e:	2302      	movs	r3, #2
 8002e40:	f8c7 3120 	str.w	r3, [r7, #288]	; 0x120
 8002e44:	f8d7 3120 	ldr.w	r3, [r7, #288]	; 0x120
 8002e48:	fa93 f3a3 	rbit	r3, r3
 8002e4c:	f8c7 311c 	str.w	r3, [r7, #284]	; 0x11c
 8002e50:	4bc8      	ldr	r3, [pc, #800]	; (8003174 <HAL_RCC_OscConfig+0x934>)
 8002e52:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002e54:	2202      	movs	r2, #2
 8002e56:	f8c7 2118 	str.w	r2, [r7, #280]	; 0x118
 8002e5a:	f8d7 2118 	ldr.w	r2, [r7, #280]	; 0x118
 8002e5e:	fa92 f2a2 	rbit	r2, r2
 8002e62:	f8c7 2114 	str.w	r2, [r7, #276]	; 0x114
  return result;
 8002e66:	f8d7 2114 	ldr.w	r2, [r7, #276]	; 0x114
 8002e6a:	fab2 f282 	clz	r2, r2
 8002e6e:	b2d2      	uxtb	r2, r2
 8002e70:	f042 0220 	orr.w	r2, r2, #32
 8002e74:	b2d2      	uxtb	r2, r2
 8002e76:	f002 021f 	and.w	r2, r2, #31
 8002e7a:	2101      	movs	r1, #1
 8002e7c:	fa01 f202 	lsl.w	r2, r1, r2
 8002e80:	4013      	ands	r3, r2
 8002e82:	2b00      	cmp	r3, #0
 8002e84:	d1ad      	bne.n	8002de2 <HAL_RCC_OscConfig+0x5a2>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/ 
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8002e86:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8002e8a:	f5a3 73fe 	sub.w	r3, r3, #508	; 0x1fc
 8002e8e:	681b      	ldr	r3, [r3, #0]
 8002e90:	681b      	ldr	r3, [r3, #0]
 8002e92:	f003 0308 	and.w	r3, r3, #8
 8002e96:	2b00      	cmp	r3, #0
 8002e98:	f000 8110 	beq.w	80030bc <HAL_RCC_OscConfig+0x87c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));
    
    /* Check the LSI State */
    if(RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 8002e9c:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8002ea0:	f5a3 73fe 	sub.w	r3, r3, #508	; 0x1fc
 8002ea4:	681b      	ldr	r3, [r3, #0]
 8002ea6:	699b      	ldr	r3, [r3, #24]
 8002ea8:	2b00      	cmp	r3, #0
 8002eaa:	d079      	beq.n	8002fa0 <HAL_RCC_OscConfig+0x760>
 8002eac:	2301      	movs	r3, #1
 8002eae:	f8c7 3110 	str.w	r3, [r7, #272]	; 0x110
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002eb2:	f8d7 3110 	ldr.w	r3, [r7, #272]	; 0x110
 8002eb6:	fa93 f3a3 	rbit	r3, r3
 8002eba:	f8c7 310c 	str.w	r3, [r7, #268]	; 0x10c
  return result;
 8002ebe:	f8d7 310c 	ldr.w	r3, [r7, #268]	; 0x10c
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8002ec2:	fab3 f383 	clz	r3, r3
 8002ec6:	b2db      	uxtb	r3, r3
 8002ec8:	461a      	mov	r2, r3
 8002eca:	4bab      	ldr	r3, [pc, #684]	; (8003178 <HAL_RCC_OscConfig+0x938>)
 8002ecc:	4413      	add	r3, r2
 8002ece:	009b      	lsls	r3, r3, #2
 8002ed0:	461a      	mov	r2, r3
 8002ed2:	2301      	movs	r3, #1
 8002ed4:	6013      	str	r3, [r2, #0]
      
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8002ed6:	f7fe fb47 	bl	8001568 <HAL_GetTick>
 8002eda:	f8c7 01f8 	str.w	r0, [r7, #504]	; 0x1f8
      
      /* Wait till LSI is ready */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8002ede:	e00a      	b.n	8002ef6 <HAL_RCC_OscConfig+0x6b6>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8002ee0:	f7fe fb42 	bl	8001568 <HAL_GetTick>
 8002ee4:	4602      	mov	r2, r0
 8002ee6:	f8d7 31f8 	ldr.w	r3, [r7, #504]	; 0x1f8
 8002eea:	1ad3      	subs	r3, r2, r3
 8002eec:	2b02      	cmp	r3, #2
 8002eee:	d902      	bls.n	8002ef6 <HAL_RCC_OscConfig+0x6b6>
        {
          return HAL_TIMEOUT;
 8002ef0:	2303      	movs	r3, #3
 8002ef2:	f000 bcdb 	b.w	80038ac <HAL_RCC_OscConfig+0x106c>
 8002ef6:	2302      	movs	r3, #2
 8002ef8:	f8c7 3108 	str.w	r3, [r7, #264]	; 0x108
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002efc:	f8d7 3108 	ldr.w	r3, [r7, #264]	; 0x108
 8002f00:	fa93 f3a3 	rbit	r3, r3
 8002f04:	f8c7 3104 	str.w	r3, [r7, #260]	; 0x104
 8002f08:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8002f0c:	f5a3 7380 	sub.w	r3, r3, #256	; 0x100
 8002f10:	2202      	movs	r2, #2
 8002f12:	601a      	str	r2, [r3, #0]
 8002f14:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8002f18:	f5a3 7380 	sub.w	r3, r3, #256	; 0x100
 8002f1c:	681b      	ldr	r3, [r3, #0]
 8002f1e:	fa93 f2a3 	rbit	r2, r3
 8002f22:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8002f26:	f5a3 7382 	sub.w	r3, r3, #260	; 0x104
 8002f2a:	601a      	str	r2, [r3, #0]
 8002f2c:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8002f30:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 8002f34:	2202      	movs	r2, #2
 8002f36:	601a      	str	r2, [r3, #0]
 8002f38:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8002f3c:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 8002f40:	681b      	ldr	r3, [r3, #0]
 8002f42:	fa93 f2a3 	rbit	r2, r3
 8002f46:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8002f4a:	f5a3 7386 	sub.w	r3, r3, #268	; 0x10c
 8002f4e:	601a      	str	r2, [r3, #0]
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8002f50:	4b88      	ldr	r3, [pc, #544]	; (8003174 <HAL_RCC_OscConfig+0x934>)
 8002f52:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 8002f54:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8002f58:	f5a3 7388 	sub.w	r3, r3, #272	; 0x110
 8002f5c:	2102      	movs	r1, #2
 8002f5e:	6019      	str	r1, [r3, #0]
 8002f60:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8002f64:	f5a3 7388 	sub.w	r3, r3, #272	; 0x110
 8002f68:	681b      	ldr	r3, [r3, #0]
 8002f6a:	fa93 f1a3 	rbit	r1, r3
 8002f6e:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8002f72:	f5a3 738a 	sub.w	r3, r3, #276	; 0x114
 8002f76:	6019      	str	r1, [r3, #0]
  return result;
 8002f78:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8002f7c:	f5a3 738a 	sub.w	r3, r3, #276	; 0x114
 8002f80:	681b      	ldr	r3, [r3, #0]
 8002f82:	fab3 f383 	clz	r3, r3
 8002f86:	b2db      	uxtb	r3, r3
 8002f88:	f043 0360 	orr.w	r3, r3, #96	; 0x60
 8002f8c:	b2db      	uxtb	r3, r3
 8002f8e:	f003 031f 	and.w	r3, r3, #31
 8002f92:	2101      	movs	r1, #1
 8002f94:	fa01 f303 	lsl.w	r3, r1, r3
 8002f98:	4013      	ands	r3, r2
 8002f9a:	2b00      	cmp	r3, #0
 8002f9c:	d0a0      	beq.n	8002ee0 <HAL_RCC_OscConfig+0x6a0>
 8002f9e:	e08d      	b.n	80030bc <HAL_RCC_OscConfig+0x87c>
 8002fa0:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8002fa4:	f5a3 738c 	sub.w	r3, r3, #280	; 0x118
 8002fa8:	2201      	movs	r2, #1
 8002faa:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002fac:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8002fb0:	f5a3 738c 	sub.w	r3, r3, #280	; 0x118
 8002fb4:	681b      	ldr	r3, [r3, #0]
 8002fb6:	fa93 f2a3 	rbit	r2, r3
 8002fba:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8002fbe:	f5a3 738e 	sub.w	r3, r3, #284	; 0x11c
 8002fc2:	601a      	str	r2, [r3, #0]
  return result;
 8002fc4:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8002fc8:	f5a3 738e 	sub.w	r3, r3, #284	; 0x11c
 8002fcc:	681b      	ldr	r3, [r3, #0]
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8002fce:	fab3 f383 	clz	r3, r3
 8002fd2:	b2db      	uxtb	r3, r3
 8002fd4:	461a      	mov	r2, r3
 8002fd6:	4b68      	ldr	r3, [pc, #416]	; (8003178 <HAL_RCC_OscConfig+0x938>)
 8002fd8:	4413      	add	r3, r2
 8002fda:	009b      	lsls	r3, r3, #2
 8002fdc:	461a      	mov	r2, r3
 8002fde:	2300      	movs	r3, #0
 8002fe0:	6013      	str	r3, [r2, #0]
      
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8002fe2:	f7fe fac1 	bl	8001568 <HAL_GetTick>
 8002fe6:	f8c7 01f8 	str.w	r0, [r7, #504]	; 0x1f8
      
      /* Wait till LSI is disabled */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8002fea:	e00a      	b.n	8003002 <HAL_RCC_OscConfig+0x7c2>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8002fec:	f7fe fabc 	bl	8001568 <HAL_GetTick>
 8002ff0:	4602      	mov	r2, r0
 8002ff2:	f8d7 31f8 	ldr.w	r3, [r7, #504]	; 0x1f8
 8002ff6:	1ad3      	subs	r3, r2, r3
 8002ff8:	2b02      	cmp	r3, #2
 8002ffa:	d902      	bls.n	8003002 <HAL_RCC_OscConfig+0x7c2>
        {
          return HAL_TIMEOUT;
 8002ffc:	2303      	movs	r3, #3
 8002ffe:	f000 bc55 	b.w	80038ac <HAL_RCC_OscConfig+0x106c>
 8003002:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8003006:	f5a3 7390 	sub.w	r3, r3, #288	; 0x120
 800300a:	2202      	movs	r2, #2
 800300c:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800300e:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8003012:	f5a3 7390 	sub.w	r3, r3, #288	; 0x120
 8003016:	681b      	ldr	r3, [r3, #0]
 8003018:	fa93 f2a3 	rbit	r2, r3
 800301c:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8003020:	f5a3 7392 	sub.w	r3, r3, #292	; 0x124
 8003024:	601a      	str	r2, [r3, #0]
 8003026:	f507 7300 	add.w	r3, r7, #512	; 0x200
 800302a:	f5a3 7394 	sub.w	r3, r3, #296	; 0x128
 800302e:	2202      	movs	r2, #2
 8003030:	601a      	str	r2, [r3, #0]
 8003032:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8003036:	f5a3 7394 	sub.w	r3, r3, #296	; 0x128
 800303a:	681b      	ldr	r3, [r3, #0]
 800303c:	fa93 f2a3 	rbit	r2, r3
 8003040:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8003044:	f5a3 7396 	sub.w	r3, r3, #300	; 0x12c
 8003048:	601a      	str	r2, [r3, #0]
 800304a:	f507 7300 	add.w	r3, r7, #512	; 0x200
 800304e:	f5a3 7398 	sub.w	r3, r3, #304	; 0x130
 8003052:	2202      	movs	r2, #2
 8003054:	601a      	str	r2, [r3, #0]
 8003056:	f507 7300 	add.w	r3, r7, #512	; 0x200
 800305a:	f5a3 7398 	sub.w	r3, r3, #304	; 0x130
 800305e:	681b      	ldr	r3, [r3, #0]
 8003060:	fa93 f2a3 	rbit	r2, r3
 8003064:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8003068:	f5a3 739a 	sub.w	r3, r3, #308	; 0x134
 800306c:	601a      	str	r2, [r3, #0]
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 800306e:	4b41      	ldr	r3, [pc, #260]	; (8003174 <HAL_RCC_OscConfig+0x934>)
 8003070:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 8003072:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8003076:	f5a3 739c 	sub.w	r3, r3, #312	; 0x138
 800307a:	2102      	movs	r1, #2
 800307c:	6019      	str	r1, [r3, #0]
 800307e:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8003082:	f5a3 739c 	sub.w	r3, r3, #312	; 0x138
 8003086:	681b      	ldr	r3, [r3, #0]
 8003088:	fa93 f1a3 	rbit	r1, r3
 800308c:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8003090:	f5a3 739e 	sub.w	r3, r3, #316	; 0x13c
 8003094:	6019      	str	r1, [r3, #0]
  return result;
 8003096:	f507 7300 	add.w	r3, r7, #512	; 0x200
 800309a:	f5a3 739e 	sub.w	r3, r3, #316	; 0x13c
 800309e:	681b      	ldr	r3, [r3, #0]
 80030a0:	fab3 f383 	clz	r3, r3
 80030a4:	b2db      	uxtb	r3, r3
 80030a6:	f043 0360 	orr.w	r3, r3, #96	; 0x60
 80030aa:	b2db      	uxtb	r3, r3
 80030ac:	f003 031f 	and.w	r3, r3, #31
 80030b0:	2101      	movs	r1, #1
 80030b2:	fa01 f303 	lsl.w	r3, r1, r3
 80030b6:	4013      	ands	r3, r2
 80030b8:	2b00      	cmp	r3, #0
 80030ba:	d197      	bne.n	8002fec <HAL_RCC_OscConfig+0x7ac>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/ 
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 80030bc:	f507 7300 	add.w	r3, r7, #512	; 0x200
 80030c0:	f5a3 73fe 	sub.w	r3, r3, #508	; 0x1fc
 80030c4:	681b      	ldr	r3, [r3, #0]
 80030c6:	681b      	ldr	r3, [r3, #0]
 80030c8:	f003 0304 	and.w	r3, r3, #4
 80030cc:	2b00      	cmp	r3, #0
 80030ce:	f000 81a1 	beq.w	8003414 <HAL_RCC_OscConfig+0xbd4>
  {
    FlagStatus       pwrclkchanged = RESET;
 80030d2:	2300      	movs	r3, #0
 80030d4:	f887 31ff 	strb.w	r3, [r7, #511]	; 0x1ff
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 80030d8:	4b26      	ldr	r3, [pc, #152]	; (8003174 <HAL_RCC_OscConfig+0x934>)
 80030da:	69db      	ldr	r3, [r3, #28]
 80030dc:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80030e0:	2b00      	cmp	r3, #0
 80030e2:	d116      	bne.n	8003112 <HAL_RCC_OscConfig+0x8d2>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 80030e4:	4b23      	ldr	r3, [pc, #140]	; (8003174 <HAL_RCC_OscConfig+0x934>)
 80030e6:	69db      	ldr	r3, [r3, #28]
 80030e8:	4a22      	ldr	r2, [pc, #136]	; (8003174 <HAL_RCC_OscConfig+0x934>)
 80030ea:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 80030ee:	61d3      	str	r3, [r2, #28]
 80030f0:	4b20      	ldr	r3, [pc, #128]	; (8003174 <HAL_RCC_OscConfig+0x934>)
 80030f2:	69db      	ldr	r3, [r3, #28]
 80030f4:	f003 5280 	and.w	r2, r3, #268435456	; 0x10000000
 80030f8:	f507 7300 	add.w	r3, r7, #512	; 0x200
 80030fc:	f5a3 73fc 	sub.w	r3, r3, #504	; 0x1f8
 8003100:	601a      	str	r2, [r3, #0]
 8003102:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8003106:	f5a3 73fc 	sub.w	r3, r3, #504	; 0x1f8
 800310a:	681b      	ldr	r3, [r3, #0]
      pwrclkchanged = SET;
 800310c:	2301      	movs	r3, #1
 800310e:	f887 31ff 	strb.w	r3, [r7, #511]	; 0x1ff
    }
    
    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8003112:	4b1a      	ldr	r3, [pc, #104]	; (800317c <HAL_RCC_OscConfig+0x93c>)
 8003114:	681b      	ldr	r3, [r3, #0]
 8003116:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800311a:	2b00      	cmp	r3, #0
 800311c:	d11a      	bne.n	8003154 <HAL_RCC_OscConfig+0x914>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 800311e:	4b17      	ldr	r3, [pc, #92]	; (800317c <HAL_RCC_OscConfig+0x93c>)
 8003120:	681b      	ldr	r3, [r3, #0]
 8003122:	4a16      	ldr	r2, [pc, #88]	; (800317c <HAL_RCC_OscConfig+0x93c>)
 8003124:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8003128:	6013      	str	r3, [r2, #0]
      
      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 800312a:	f7fe fa1d 	bl	8001568 <HAL_GetTick>
 800312e:	f8c7 01f8 	str.w	r0, [r7, #504]	; 0x1f8

      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8003132:	e009      	b.n	8003148 <HAL_RCC_OscConfig+0x908>
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8003134:	f7fe fa18 	bl	8001568 <HAL_GetTick>
 8003138:	4602      	mov	r2, r0
 800313a:	f8d7 31f8 	ldr.w	r3, [r7, #504]	; 0x1f8
 800313e:	1ad3      	subs	r3, r2, r3
 8003140:	2b64      	cmp	r3, #100	; 0x64
 8003142:	d901      	bls.n	8003148 <HAL_RCC_OscConfig+0x908>
        {
          return HAL_TIMEOUT;
 8003144:	2303      	movs	r3, #3
 8003146:	e3b1      	b.n	80038ac <HAL_RCC_OscConfig+0x106c>
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8003148:	4b0c      	ldr	r3, [pc, #48]	; (800317c <HAL_RCC_OscConfig+0x93c>)
 800314a:	681b      	ldr	r3, [r3, #0]
 800314c:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8003150:	2b00      	cmp	r3, #0
 8003152:	d0ef      	beq.n	8003134 <HAL_RCC_OscConfig+0x8f4>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8003154:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8003158:	f5a3 73fe 	sub.w	r3, r3, #508	; 0x1fc
 800315c:	681b      	ldr	r3, [r3, #0]
 800315e:	68db      	ldr	r3, [r3, #12]
 8003160:	2b01      	cmp	r3, #1
 8003162:	d10d      	bne.n	8003180 <HAL_RCC_OscConfig+0x940>
 8003164:	4b03      	ldr	r3, [pc, #12]	; (8003174 <HAL_RCC_OscConfig+0x934>)
 8003166:	6a1b      	ldr	r3, [r3, #32]
 8003168:	4a02      	ldr	r2, [pc, #8]	; (8003174 <HAL_RCC_OscConfig+0x934>)
 800316a:	f043 0301 	orr.w	r3, r3, #1
 800316e:	6213      	str	r3, [r2, #32]
 8003170:	e03c      	b.n	80031ec <HAL_RCC_OscConfig+0x9ac>
 8003172:	bf00      	nop
 8003174:	40021000 	.word	0x40021000
 8003178:	10908120 	.word	0x10908120
 800317c:	40007000 	.word	0x40007000
 8003180:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8003184:	f5a3 73fe 	sub.w	r3, r3, #508	; 0x1fc
 8003188:	681b      	ldr	r3, [r3, #0]
 800318a:	68db      	ldr	r3, [r3, #12]
 800318c:	2b00      	cmp	r3, #0
 800318e:	d10c      	bne.n	80031aa <HAL_RCC_OscConfig+0x96a>
 8003190:	4bc1      	ldr	r3, [pc, #772]	; (8003498 <HAL_RCC_OscConfig+0xc58>)
 8003192:	6a1b      	ldr	r3, [r3, #32]
 8003194:	4ac0      	ldr	r2, [pc, #768]	; (8003498 <HAL_RCC_OscConfig+0xc58>)
 8003196:	f023 0301 	bic.w	r3, r3, #1
 800319a:	6213      	str	r3, [r2, #32]
 800319c:	4bbe      	ldr	r3, [pc, #760]	; (8003498 <HAL_RCC_OscConfig+0xc58>)
 800319e:	6a1b      	ldr	r3, [r3, #32]
 80031a0:	4abd      	ldr	r2, [pc, #756]	; (8003498 <HAL_RCC_OscConfig+0xc58>)
 80031a2:	f023 0304 	bic.w	r3, r3, #4
 80031a6:	6213      	str	r3, [r2, #32]
 80031a8:	e020      	b.n	80031ec <HAL_RCC_OscConfig+0x9ac>
 80031aa:	f507 7300 	add.w	r3, r7, #512	; 0x200
 80031ae:	f5a3 73fe 	sub.w	r3, r3, #508	; 0x1fc
 80031b2:	681b      	ldr	r3, [r3, #0]
 80031b4:	68db      	ldr	r3, [r3, #12]
 80031b6:	2b05      	cmp	r3, #5
 80031b8:	d10c      	bne.n	80031d4 <HAL_RCC_OscConfig+0x994>
 80031ba:	4bb7      	ldr	r3, [pc, #732]	; (8003498 <HAL_RCC_OscConfig+0xc58>)
 80031bc:	6a1b      	ldr	r3, [r3, #32]
 80031be:	4ab6      	ldr	r2, [pc, #728]	; (8003498 <HAL_RCC_OscConfig+0xc58>)
 80031c0:	f043 0304 	orr.w	r3, r3, #4
 80031c4:	6213      	str	r3, [r2, #32]
 80031c6:	4bb4      	ldr	r3, [pc, #720]	; (8003498 <HAL_RCC_OscConfig+0xc58>)
 80031c8:	6a1b      	ldr	r3, [r3, #32]
 80031ca:	4ab3      	ldr	r2, [pc, #716]	; (8003498 <HAL_RCC_OscConfig+0xc58>)
 80031cc:	f043 0301 	orr.w	r3, r3, #1
 80031d0:	6213      	str	r3, [r2, #32]
 80031d2:	e00b      	b.n	80031ec <HAL_RCC_OscConfig+0x9ac>
 80031d4:	4bb0      	ldr	r3, [pc, #704]	; (8003498 <HAL_RCC_OscConfig+0xc58>)
 80031d6:	6a1b      	ldr	r3, [r3, #32]
 80031d8:	4aaf      	ldr	r2, [pc, #700]	; (8003498 <HAL_RCC_OscConfig+0xc58>)
 80031da:	f023 0301 	bic.w	r3, r3, #1
 80031de:	6213      	str	r3, [r2, #32]
 80031e0:	4bad      	ldr	r3, [pc, #692]	; (8003498 <HAL_RCC_OscConfig+0xc58>)
 80031e2:	6a1b      	ldr	r3, [r3, #32]
 80031e4:	4aac      	ldr	r2, [pc, #688]	; (8003498 <HAL_RCC_OscConfig+0xc58>)
 80031e6:	f023 0304 	bic.w	r3, r3, #4
 80031ea:	6213      	str	r3, [r2, #32]
    /* Check the LSE State */
    if(RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 80031ec:	f507 7300 	add.w	r3, r7, #512	; 0x200
 80031f0:	f5a3 73fe 	sub.w	r3, r3, #508	; 0x1fc
 80031f4:	681b      	ldr	r3, [r3, #0]
 80031f6:	68db      	ldr	r3, [r3, #12]
 80031f8:	2b00      	cmp	r3, #0
 80031fa:	f000 8081 	beq.w	8003300 <HAL_RCC_OscConfig+0xac0>
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 80031fe:	f7fe f9b3 	bl	8001568 <HAL_GetTick>
 8003202:	f8c7 01f8 	str.w	r0, [r7, #504]	; 0x1f8
      
      /* Wait till LSE is ready */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8003206:	e00b      	b.n	8003220 <HAL_RCC_OscConfig+0x9e0>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8003208:	f7fe f9ae 	bl	8001568 <HAL_GetTick>
 800320c:	4602      	mov	r2, r0
 800320e:	f8d7 31f8 	ldr.w	r3, [r7, #504]	; 0x1f8
 8003212:	1ad3      	subs	r3, r2, r3
 8003214:	f241 3288 	movw	r2, #5000	; 0x1388
 8003218:	4293      	cmp	r3, r2
 800321a:	d901      	bls.n	8003220 <HAL_RCC_OscConfig+0x9e0>
        {
          return HAL_TIMEOUT;
 800321c:	2303      	movs	r3, #3
 800321e:	e345      	b.n	80038ac <HAL_RCC_OscConfig+0x106c>
 8003220:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8003224:	f5a3 73a0 	sub.w	r3, r3, #320	; 0x140
 8003228:	2202      	movs	r2, #2
 800322a:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800322c:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8003230:	f5a3 73a0 	sub.w	r3, r3, #320	; 0x140
 8003234:	681b      	ldr	r3, [r3, #0]
 8003236:	fa93 f2a3 	rbit	r2, r3
 800323a:	f507 7300 	add.w	r3, r7, #512	; 0x200
 800323e:	f5a3 73a2 	sub.w	r3, r3, #324	; 0x144
 8003242:	601a      	str	r2, [r3, #0]
 8003244:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8003248:	f5a3 73a4 	sub.w	r3, r3, #328	; 0x148
 800324c:	2202      	movs	r2, #2
 800324e:	601a      	str	r2, [r3, #0]
 8003250:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8003254:	f5a3 73a4 	sub.w	r3, r3, #328	; 0x148
 8003258:	681b      	ldr	r3, [r3, #0]
 800325a:	fa93 f2a3 	rbit	r2, r3
 800325e:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8003262:	f5a3 73a6 	sub.w	r3, r3, #332	; 0x14c
 8003266:	601a      	str	r2, [r3, #0]
  return result;
 8003268:	f507 7300 	add.w	r3, r7, #512	; 0x200
 800326c:	f5a3 73a6 	sub.w	r3, r3, #332	; 0x14c
 8003270:	681b      	ldr	r3, [r3, #0]
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8003272:	fab3 f383 	clz	r3, r3
 8003276:	b2db      	uxtb	r3, r3
 8003278:	095b      	lsrs	r3, r3, #5
 800327a:	b2db      	uxtb	r3, r3
 800327c:	f043 0302 	orr.w	r3, r3, #2
 8003280:	b2db      	uxtb	r3, r3
 8003282:	2b02      	cmp	r3, #2
 8003284:	d102      	bne.n	800328c <HAL_RCC_OscConfig+0xa4c>
 8003286:	4b84      	ldr	r3, [pc, #528]	; (8003498 <HAL_RCC_OscConfig+0xc58>)
 8003288:	6a1b      	ldr	r3, [r3, #32]
 800328a:	e013      	b.n	80032b4 <HAL_RCC_OscConfig+0xa74>
 800328c:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8003290:	f5a3 73a8 	sub.w	r3, r3, #336	; 0x150
 8003294:	2202      	movs	r2, #2
 8003296:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003298:	f507 7300 	add.w	r3, r7, #512	; 0x200
 800329c:	f5a3 73a8 	sub.w	r3, r3, #336	; 0x150
 80032a0:	681b      	ldr	r3, [r3, #0]
 80032a2:	fa93 f2a3 	rbit	r2, r3
 80032a6:	f507 7300 	add.w	r3, r7, #512	; 0x200
 80032aa:	f5a3 73aa 	sub.w	r3, r3, #340	; 0x154
 80032ae:	601a      	str	r2, [r3, #0]
 80032b0:	4b79      	ldr	r3, [pc, #484]	; (8003498 <HAL_RCC_OscConfig+0xc58>)
 80032b2:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80032b4:	f507 7200 	add.w	r2, r7, #512	; 0x200
 80032b8:	f5a2 72ac 	sub.w	r2, r2, #344	; 0x158
 80032bc:	2102      	movs	r1, #2
 80032be:	6011      	str	r1, [r2, #0]
 80032c0:	f507 7200 	add.w	r2, r7, #512	; 0x200
 80032c4:	f5a2 72ac 	sub.w	r2, r2, #344	; 0x158
 80032c8:	6812      	ldr	r2, [r2, #0]
 80032ca:	fa92 f1a2 	rbit	r1, r2
 80032ce:	f507 7200 	add.w	r2, r7, #512	; 0x200
 80032d2:	f5a2 72ae 	sub.w	r2, r2, #348	; 0x15c
 80032d6:	6011      	str	r1, [r2, #0]
  return result;
 80032d8:	f507 7200 	add.w	r2, r7, #512	; 0x200
 80032dc:	f5a2 72ae 	sub.w	r2, r2, #348	; 0x15c
 80032e0:	6812      	ldr	r2, [r2, #0]
 80032e2:	fab2 f282 	clz	r2, r2
 80032e6:	b2d2      	uxtb	r2, r2
 80032e8:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 80032ec:	b2d2      	uxtb	r2, r2
 80032ee:	f002 021f 	and.w	r2, r2, #31
 80032f2:	2101      	movs	r1, #1
 80032f4:	fa01 f202 	lsl.w	r2, r1, r2
 80032f8:	4013      	ands	r3, r2
 80032fa:	2b00      	cmp	r3, #0
 80032fc:	d084      	beq.n	8003208 <HAL_RCC_OscConfig+0x9c8>
 80032fe:	e07f      	b.n	8003400 <HAL_RCC_OscConfig+0xbc0>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8003300:	f7fe f932 	bl	8001568 <HAL_GetTick>
 8003304:	f8c7 01f8 	str.w	r0, [r7, #504]	; 0x1f8
      
      /* Wait till LSE is disabled */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8003308:	e00b      	b.n	8003322 <HAL_RCC_OscConfig+0xae2>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 800330a:	f7fe f92d 	bl	8001568 <HAL_GetTick>
 800330e:	4602      	mov	r2, r0
 8003310:	f8d7 31f8 	ldr.w	r3, [r7, #504]	; 0x1f8
 8003314:	1ad3      	subs	r3, r2, r3
 8003316:	f241 3288 	movw	r2, #5000	; 0x1388
 800331a:	4293      	cmp	r3, r2
 800331c:	d901      	bls.n	8003322 <HAL_RCC_OscConfig+0xae2>
        {
          return HAL_TIMEOUT;
 800331e:	2303      	movs	r3, #3
 8003320:	e2c4      	b.n	80038ac <HAL_RCC_OscConfig+0x106c>
 8003322:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8003326:	f5a3 73b0 	sub.w	r3, r3, #352	; 0x160
 800332a:	2202      	movs	r2, #2
 800332c:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800332e:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8003332:	f5a3 73b0 	sub.w	r3, r3, #352	; 0x160
 8003336:	681b      	ldr	r3, [r3, #0]
 8003338:	fa93 f2a3 	rbit	r2, r3
 800333c:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8003340:	f5a3 73b2 	sub.w	r3, r3, #356	; 0x164
 8003344:	601a      	str	r2, [r3, #0]
 8003346:	f507 7300 	add.w	r3, r7, #512	; 0x200
 800334a:	f5a3 73b4 	sub.w	r3, r3, #360	; 0x168
 800334e:	2202      	movs	r2, #2
 8003350:	601a      	str	r2, [r3, #0]
 8003352:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8003356:	f5a3 73b4 	sub.w	r3, r3, #360	; 0x168
 800335a:	681b      	ldr	r3, [r3, #0]
 800335c:	fa93 f2a3 	rbit	r2, r3
 8003360:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8003364:	f5a3 73b6 	sub.w	r3, r3, #364	; 0x16c
 8003368:	601a      	str	r2, [r3, #0]
  return result;
 800336a:	f507 7300 	add.w	r3, r7, #512	; 0x200
 800336e:	f5a3 73b6 	sub.w	r3, r3, #364	; 0x16c
 8003372:	681b      	ldr	r3, [r3, #0]
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8003374:	fab3 f383 	clz	r3, r3
 8003378:	b2db      	uxtb	r3, r3
 800337a:	095b      	lsrs	r3, r3, #5
 800337c:	b2db      	uxtb	r3, r3
 800337e:	f043 0302 	orr.w	r3, r3, #2
 8003382:	b2db      	uxtb	r3, r3
 8003384:	2b02      	cmp	r3, #2
 8003386:	d102      	bne.n	800338e <HAL_RCC_OscConfig+0xb4e>
 8003388:	4b43      	ldr	r3, [pc, #268]	; (8003498 <HAL_RCC_OscConfig+0xc58>)
 800338a:	6a1b      	ldr	r3, [r3, #32]
 800338c:	e013      	b.n	80033b6 <HAL_RCC_OscConfig+0xb76>
 800338e:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8003392:	f5a3 73b8 	sub.w	r3, r3, #368	; 0x170
 8003396:	2202      	movs	r2, #2
 8003398:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800339a:	f507 7300 	add.w	r3, r7, #512	; 0x200
 800339e:	f5a3 73b8 	sub.w	r3, r3, #368	; 0x170
 80033a2:	681b      	ldr	r3, [r3, #0]
 80033a4:	fa93 f2a3 	rbit	r2, r3
 80033a8:	f507 7300 	add.w	r3, r7, #512	; 0x200
 80033ac:	f5a3 73ba 	sub.w	r3, r3, #372	; 0x174
 80033b0:	601a      	str	r2, [r3, #0]
 80033b2:	4b39      	ldr	r3, [pc, #228]	; (8003498 <HAL_RCC_OscConfig+0xc58>)
 80033b4:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80033b6:	f507 7200 	add.w	r2, r7, #512	; 0x200
 80033ba:	f5a2 72bc 	sub.w	r2, r2, #376	; 0x178
 80033be:	2102      	movs	r1, #2
 80033c0:	6011      	str	r1, [r2, #0]
 80033c2:	f507 7200 	add.w	r2, r7, #512	; 0x200
 80033c6:	f5a2 72bc 	sub.w	r2, r2, #376	; 0x178
 80033ca:	6812      	ldr	r2, [r2, #0]
 80033cc:	fa92 f1a2 	rbit	r1, r2
 80033d0:	f507 7200 	add.w	r2, r7, #512	; 0x200
 80033d4:	f5a2 72be 	sub.w	r2, r2, #380	; 0x17c
 80033d8:	6011      	str	r1, [r2, #0]
  return result;
 80033da:	f507 7200 	add.w	r2, r7, #512	; 0x200
 80033de:	f5a2 72be 	sub.w	r2, r2, #380	; 0x17c
 80033e2:	6812      	ldr	r2, [r2, #0]
 80033e4:	fab2 f282 	clz	r2, r2
 80033e8:	b2d2      	uxtb	r2, r2
 80033ea:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 80033ee:	b2d2      	uxtb	r2, r2
 80033f0:	f002 021f 	and.w	r2, r2, #31
 80033f4:	2101      	movs	r1, #1
 80033f6:	fa01 f202 	lsl.w	r2, r1, r2
 80033fa:	4013      	ands	r3, r2
 80033fc:	2b00      	cmp	r3, #0
 80033fe:	d184      	bne.n	800330a <HAL_RCC_OscConfig+0xaca>
        }
      }
    }

    /* Require to disable power clock if necessary */
    if(pwrclkchanged == SET)
 8003400:	f897 31ff 	ldrb.w	r3, [r7, #511]	; 0x1ff
 8003404:	2b01      	cmp	r3, #1
 8003406:	d105      	bne.n	8003414 <HAL_RCC_OscConfig+0xbd4>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8003408:	4b23      	ldr	r3, [pc, #140]	; (8003498 <HAL_RCC_OscConfig+0xc58>)
 800340a:	69db      	ldr	r3, [r3, #28]
 800340c:	4a22      	ldr	r2, [pc, #136]	; (8003498 <HAL_RCC_OscConfig+0xc58>)
 800340e:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8003412:	61d3      	str	r3, [r2, #28]
  }

  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8003414:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8003418:	f5a3 73fe 	sub.w	r3, r3, #508	; 0x1fc
 800341c:	681b      	ldr	r3, [r3, #0]
 800341e:	69db      	ldr	r3, [r3, #28]
 8003420:	2b00      	cmp	r3, #0
 8003422:	f000 8242 	beq.w	80038aa <HAL_RCC_OscConfig+0x106a>
  {
    /* Check if the PLL is used as system clock or not */
    if(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 8003426:	4b1c      	ldr	r3, [pc, #112]	; (8003498 <HAL_RCC_OscConfig+0xc58>)
 8003428:	685b      	ldr	r3, [r3, #4]
 800342a:	f003 030c 	and.w	r3, r3, #12
 800342e:	2b08      	cmp	r3, #8
 8003430:	f000 8213 	beq.w	800385a <HAL_RCC_OscConfig+0x101a>
    { 
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8003434:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8003438:	f5a3 73fe 	sub.w	r3, r3, #508	; 0x1fc
 800343c:	681b      	ldr	r3, [r3, #0]
 800343e:	69db      	ldr	r3, [r3, #28]
 8003440:	2b02      	cmp	r3, #2
 8003442:	f040 8162 	bne.w	800370a <HAL_RCC_OscConfig+0xeca>
 8003446:	f507 7300 	add.w	r3, r7, #512	; 0x200
 800344a:	f5a3 73c0 	sub.w	r3, r3, #384	; 0x180
 800344e:	f04f 7280 	mov.w	r2, #16777216	; 0x1000000
 8003452:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003454:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8003458:	f5a3 73c0 	sub.w	r3, r3, #384	; 0x180
 800345c:	681b      	ldr	r3, [r3, #0]
 800345e:	fa93 f2a3 	rbit	r2, r3
 8003462:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8003466:	f5a3 73c2 	sub.w	r3, r3, #388	; 0x184
 800346a:	601a      	str	r2, [r3, #0]
  return result;
 800346c:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8003470:	f5a3 73c2 	sub.w	r3, r3, #388	; 0x184
 8003474:	681b      	ldr	r3, [r3, #0]
#if   defined(RCC_CFGR_PLLSRC_HSI_PREDIV)
        assert_param(IS_RCC_PREDIV(RCC_OscInitStruct->PLL.PREDIV));
#endif
  
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8003476:	fab3 f383 	clz	r3, r3
 800347a:	b2db      	uxtb	r3, r3
 800347c:	f103 5384 	add.w	r3, r3, #276824064	; 0x10800000
 8003480:	f503 1384 	add.w	r3, r3, #1081344	; 0x108000
 8003484:	009b      	lsls	r3, r3, #2
 8003486:	461a      	mov	r2, r3
 8003488:	2300      	movs	r3, #0
 800348a:	6013      	str	r3, [r2, #0]
        
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800348c:	f7fe f86c 	bl	8001568 <HAL_GetTick>
 8003490:	f8c7 01f8 	str.w	r0, [r7, #504]	; 0x1f8
        
        /* Wait till PLL is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8003494:	e00c      	b.n	80034b0 <HAL_RCC_OscConfig+0xc70>
 8003496:	bf00      	nop
 8003498:	40021000 	.word	0x40021000
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 800349c:	f7fe f864 	bl	8001568 <HAL_GetTick>
 80034a0:	4602      	mov	r2, r0
 80034a2:	f8d7 31f8 	ldr.w	r3, [r7, #504]	; 0x1f8
 80034a6:	1ad3      	subs	r3, r2, r3
 80034a8:	2b02      	cmp	r3, #2
 80034aa:	d901      	bls.n	80034b0 <HAL_RCC_OscConfig+0xc70>
          {
            return HAL_TIMEOUT;
 80034ac:	2303      	movs	r3, #3
 80034ae:	e1fd      	b.n	80038ac <HAL_RCC_OscConfig+0x106c>
 80034b0:	f507 7300 	add.w	r3, r7, #512	; 0x200
 80034b4:	f5a3 73c4 	sub.w	r3, r3, #392	; 0x188
 80034b8:	f04f 7200 	mov.w	r2, #33554432	; 0x2000000
 80034bc:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80034be:	f507 7300 	add.w	r3, r7, #512	; 0x200
 80034c2:	f5a3 73c4 	sub.w	r3, r3, #392	; 0x188
 80034c6:	681b      	ldr	r3, [r3, #0]
 80034c8:	fa93 f2a3 	rbit	r2, r3
 80034cc:	f507 7300 	add.w	r3, r7, #512	; 0x200
 80034d0:	f5a3 73c6 	sub.w	r3, r3, #396	; 0x18c
 80034d4:	601a      	str	r2, [r3, #0]
  return result;
 80034d6:	f507 7300 	add.w	r3, r7, #512	; 0x200
 80034da:	f5a3 73c6 	sub.w	r3, r3, #396	; 0x18c
 80034de:	681b      	ldr	r3, [r3, #0]
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 80034e0:	fab3 f383 	clz	r3, r3
 80034e4:	b2db      	uxtb	r3, r3
 80034e6:	095b      	lsrs	r3, r3, #5
 80034e8:	b2db      	uxtb	r3, r3
 80034ea:	f043 0301 	orr.w	r3, r3, #1
 80034ee:	b2db      	uxtb	r3, r3
 80034f0:	2b01      	cmp	r3, #1
 80034f2:	d102      	bne.n	80034fa <HAL_RCC_OscConfig+0xcba>
 80034f4:	4bb0      	ldr	r3, [pc, #704]	; (80037b8 <HAL_RCC_OscConfig+0xf78>)
 80034f6:	681b      	ldr	r3, [r3, #0]
 80034f8:	e027      	b.n	800354a <HAL_RCC_OscConfig+0xd0a>
 80034fa:	f507 7300 	add.w	r3, r7, #512	; 0x200
 80034fe:	f5a3 73c8 	sub.w	r3, r3, #400	; 0x190
 8003502:	f04f 7200 	mov.w	r2, #33554432	; 0x2000000
 8003506:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003508:	f507 7300 	add.w	r3, r7, #512	; 0x200
 800350c:	f5a3 73c8 	sub.w	r3, r3, #400	; 0x190
 8003510:	681b      	ldr	r3, [r3, #0]
 8003512:	fa93 f2a3 	rbit	r2, r3
 8003516:	f507 7300 	add.w	r3, r7, #512	; 0x200
 800351a:	f5a3 73ca 	sub.w	r3, r3, #404	; 0x194
 800351e:	601a      	str	r2, [r3, #0]
 8003520:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8003524:	f5a3 73cc 	sub.w	r3, r3, #408	; 0x198
 8003528:	f04f 7200 	mov.w	r2, #33554432	; 0x2000000
 800352c:	601a      	str	r2, [r3, #0]
 800352e:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8003532:	f5a3 73cc 	sub.w	r3, r3, #408	; 0x198
 8003536:	681b      	ldr	r3, [r3, #0]
 8003538:	fa93 f2a3 	rbit	r2, r3
 800353c:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8003540:	f5a3 73ce 	sub.w	r3, r3, #412	; 0x19c
 8003544:	601a      	str	r2, [r3, #0]
 8003546:	4b9c      	ldr	r3, [pc, #624]	; (80037b8 <HAL_RCC_OscConfig+0xf78>)
 8003548:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800354a:	f507 7200 	add.w	r2, r7, #512	; 0x200
 800354e:	f5a2 72d0 	sub.w	r2, r2, #416	; 0x1a0
 8003552:	f04f 7100 	mov.w	r1, #33554432	; 0x2000000
 8003556:	6011      	str	r1, [r2, #0]
 8003558:	f507 7200 	add.w	r2, r7, #512	; 0x200
 800355c:	f5a2 72d0 	sub.w	r2, r2, #416	; 0x1a0
 8003560:	6812      	ldr	r2, [r2, #0]
 8003562:	fa92 f1a2 	rbit	r1, r2
 8003566:	f507 7200 	add.w	r2, r7, #512	; 0x200
 800356a:	f5a2 72d2 	sub.w	r2, r2, #420	; 0x1a4
 800356e:	6011      	str	r1, [r2, #0]
  return result;
 8003570:	f507 7200 	add.w	r2, r7, #512	; 0x200
 8003574:	f5a2 72d2 	sub.w	r2, r2, #420	; 0x1a4
 8003578:	6812      	ldr	r2, [r2, #0]
 800357a:	fab2 f282 	clz	r2, r2
 800357e:	b2d2      	uxtb	r2, r2
 8003580:	f042 0220 	orr.w	r2, r2, #32
 8003584:	b2d2      	uxtb	r2, r2
 8003586:	f002 021f 	and.w	r2, r2, #31
 800358a:	2101      	movs	r1, #1
 800358c:	fa01 f202 	lsl.w	r2, r1, r2
 8003590:	4013      	ands	r3, r2
 8003592:	2b00      	cmp	r3, #0
 8003594:	d182      	bne.n	800349c <HAL_RCC_OscConfig+0xc5c>
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
                             RCC_OscInitStruct->PLL.PREDIV,
                             RCC_OscInitStruct->PLL.PLLMUL);
#else
      /* Configure the main PLL clock source and multiplication factor. */
      __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8003596:	4b88      	ldr	r3, [pc, #544]	; (80037b8 <HAL_RCC_OscConfig+0xf78>)
 8003598:	685b      	ldr	r3, [r3, #4]
 800359a:	f423 1274 	bic.w	r2, r3, #3997696	; 0x3d0000
 800359e:	f507 7300 	add.w	r3, r7, #512	; 0x200
 80035a2:	f5a3 73fe 	sub.w	r3, r3, #508	; 0x1fc
 80035a6:	681b      	ldr	r3, [r3, #0]
 80035a8:	6a59      	ldr	r1, [r3, #36]	; 0x24
 80035aa:	f507 7300 	add.w	r3, r7, #512	; 0x200
 80035ae:	f5a3 73fe 	sub.w	r3, r3, #508	; 0x1fc
 80035b2:	681b      	ldr	r3, [r3, #0]
 80035b4:	6a1b      	ldr	r3, [r3, #32]
 80035b6:	430b      	orrs	r3, r1
 80035b8:	497f      	ldr	r1, [pc, #508]	; (80037b8 <HAL_RCC_OscConfig+0xf78>)
 80035ba:	4313      	orrs	r3, r2
 80035bc:	604b      	str	r3, [r1, #4]
 80035be:	f507 7300 	add.w	r3, r7, #512	; 0x200
 80035c2:	f5a3 73d4 	sub.w	r3, r3, #424	; 0x1a8
 80035c6:	f04f 7280 	mov.w	r2, #16777216	; 0x1000000
 80035ca:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80035cc:	f507 7300 	add.w	r3, r7, #512	; 0x200
 80035d0:	f5a3 73d4 	sub.w	r3, r3, #424	; 0x1a8
 80035d4:	681b      	ldr	r3, [r3, #0]
 80035d6:	fa93 f2a3 	rbit	r2, r3
 80035da:	f507 7300 	add.w	r3, r7, #512	; 0x200
 80035de:	f5a3 73d6 	sub.w	r3, r3, #428	; 0x1ac
 80035e2:	601a      	str	r2, [r3, #0]
  return result;
 80035e4:	f507 7300 	add.w	r3, r7, #512	; 0x200
 80035e8:	f5a3 73d6 	sub.w	r3, r3, #428	; 0x1ac
 80035ec:	681b      	ldr	r3, [r3, #0]
                           RCC_OscInitStruct->PLL.PLLMUL);
#endif /* RCC_CFGR_PLLSRC_HSI_PREDIV */
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 80035ee:	fab3 f383 	clz	r3, r3
 80035f2:	b2db      	uxtb	r3, r3
 80035f4:	f103 5384 	add.w	r3, r3, #276824064	; 0x10800000
 80035f8:	f503 1384 	add.w	r3, r3, #1081344	; 0x108000
 80035fc:	009b      	lsls	r3, r3, #2
 80035fe:	461a      	mov	r2, r3
 8003600:	2301      	movs	r3, #1
 8003602:	6013      	str	r3, [r2, #0]
        
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8003604:	f7fd ffb0 	bl	8001568 <HAL_GetTick>
 8003608:	f8c7 01f8 	str.w	r0, [r7, #504]	; 0x1f8
        
        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 800360c:	e009      	b.n	8003622 <HAL_RCC_OscConfig+0xde2>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 800360e:	f7fd ffab 	bl	8001568 <HAL_GetTick>
 8003612:	4602      	mov	r2, r0
 8003614:	f8d7 31f8 	ldr.w	r3, [r7, #504]	; 0x1f8
 8003618:	1ad3      	subs	r3, r2, r3
 800361a:	2b02      	cmp	r3, #2
 800361c:	d901      	bls.n	8003622 <HAL_RCC_OscConfig+0xde2>
          {
            return HAL_TIMEOUT;
 800361e:	2303      	movs	r3, #3
 8003620:	e144      	b.n	80038ac <HAL_RCC_OscConfig+0x106c>
 8003622:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8003626:	f5a3 73d8 	sub.w	r3, r3, #432	; 0x1b0
 800362a:	f04f 7200 	mov.w	r2, #33554432	; 0x2000000
 800362e:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003630:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8003634:	f5a3 73d8 	sub.w	r3, r3, #432	; 0x1b0
 8003638:	681b      	ldr	r3, [r3, #0]
 800363a:	fa93 f2a3 	rbit	r2, r3
 800363e:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8003642:	f5a3 73da 	sub.w	r3, r3, #436	; 0x1b4
 8003646:	601a      	str	r2, [r3, #0]
  return result;
 8003648:	f507 7300 	add.w	r3, r7, #512	; 0x200
 800364c:	f5a3 73da 	sub.w	r3, r3, #436	; 0x1b4
 8003650:	681b      	ldr	r3, [r3, #0]
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 8003652:	fab3 f383 	clz	r3, r3
 8003656:	b2db      	uxtb	r3, r3
 8003658:	095b      	lsrs	r3, r3, #5
 800365a:	b2db      	uxtb	r3, r3
 800365c:	f043 0301 	orr.w	r3, r3, #1
 8003660:	b2db      	uxtb	r3, r3
 8003662:	2b01      	cmp	r3, #1
 8003664:	d102      	bne.n	800366c <HAL_RCC_OscConfig+0xe2c>
 8003666:	4b54      	ldr	r3, [pc, #336]	; (80037b8 <HAL_RCC_OscConfig+0xf78>)
 8003668:	681b      	ldr	r3, [r3, #0]
 800366a:	e027      	b.n	80036bc <HAL_RCC_OscConfig+0xe7c>
 800366c:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8003670:	f5a3 73dc 	sub.w	r3, r3, #440	; 0x1b8
 8003674:	f04f 7200 	mov.w	r2, #33554432	; 0x2000000
 8003678:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800367a:	f507 7300 	add.w	r3, r7, #512	; 0x200
 800367e:	f5a3 73dc 	sub.w	r3, r3, #440	; 0x1b8
 8003682:	681b      	ldr	r3, [r3, #0]
 8003684:	fa93 f2a3 	rbit	r2, r3
 8003688:	f507 7300 	add.w	r3, r7, #512	; 0x200
 800368c:	f5a3 73de 	sub.w	r3, r3, #444	; 0x1bc
 8003690:	601a      	str	r2, [r3, #0]
 8003692:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8003696:	f5a3 73e0 	sub.w	r3, r3, #448	; 0x1c0
 800369a:	f04f 7200 	mov.w	r2, #33554432	; 0x2000000
 800369e:	601a      	str	r2, [r3, #0]
 80036a0:	f507 7300 	add.w	r3, r7, #512	; 0x200
 80036a4:	f5a3 73e0 	sub.w	r3, r3, #448	; 0x1c0
 80036a8:	681b      	ldr	r3, [r3, #0]
 80036aa:	fa93 f2a3 	rbit	r2, r3
 80036ae:	f507 7300 	add.w	r3, r7, #512	; 0x200
 80036b2:	f5a3 73e2 	sub.w	r3, r3, #452	; 0x1c4
 80036b6:	601a      	str	r2, [r3, #0]
 80036b8:	4b3f      	ldr	r3, [pc, #252]	; (80037b8 <HAL_RCC_OscConfig+0xf78>)
 80036ba:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80036bc:	f507 7200 	add.w	r2, r7, #512	; 0x200
 80036c0:	f5a2 72e4 	sub.w	r2, r2, #456	; 0x1c8
 80036c4:	f04f 7100 	mov.w	r1, #33554432	; 0x2000000
 80036c8:	6011      	str	r1, [r2, #0]
 80036ca:	f507 7200 	add.w	r2, r7, #512	; 0x200
 80036ce:	f5a2 72e4 	sub.w	r2, r2, #456	; 0x1c8
 80036d2:	6812      	ldr	r2, [r2, #0]
 80036d4:	fa92 f1a2 	rbit	r1, r2
 80036d8:	f507 7200 	add.w	r2, r7, #512	; 0x200
 80036dc:	f5a2 72e6 	sub.w	r2, r2, #460	; 0x1cc
 80036e0:	6011      	str	r1, [r2, #0]
  return result;
 80036e2:	f507 7200 	add.w	r2, r7, #512	; 0x200
 80036e6:	f5a2 72e6 	sub.w	r2, r2, #460	; 0x1cc
 80036ea:	6812      	ldr	r2, [r2, #0]
 80036ec:	fab2 f282 	clz	r2, r2
 80036f0:	b2d2      	uxtb	r2, r2
 80036f2:	f042 0220 	orr.w	r2, r2, #32
 80036f6:	b2d2      	uxtb	r2, r2
 80036f8:	f002 021f 	and.w	r2, r2, #31
 80036fc:	2101      	movs	r1, #1
 80036fe:	fa01 f202 	lsl.w	r2, r1, r2
 8003702:	4013      	ands	r3, r2
 8003704:	2b00      	cmp	r3, #0
 8003706:	d082      	beq.n	800360e <HAL_RCC_OscConfig+0xdce>
 8003708:	e0cf      	b.n	80038aa <HAL_RCC_OscConfig+0x106a>
 800370a:	f507 7300 	add.w	r3, r7, #512	; 0x200
 800370e:	f5a3 73e8 	sub.w	r3, r3, #464	; 0x1d0
 8003712:	f04f 7280 	mov.w	r2, #16777216	; 0x1000000
 8003716:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003718:	f507 7300 	add.w	r3, r7, #512	; 0x200
 800371c:	f5a3 73e8 	sub.w	r3, r3, #464	; 0x1d0
 8003720:	681b      	ldr	r3, [r3, #0]
 8003722:	fa93 f2a3 	rbit	r2, r3
 8003726:	f507 7300 	add.w	r3, r7, #512	; 0x200
 800372a:	f5a3 73ea 	sub.w	r3, r3, #468	; 0x1d4
 800372e:	601a      	str	r2, [r3, #0]
  return result;
 8003730:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8003734:	f5a3 73ea 	sub.w	r3, r3, #468	; 0x1d4
 8003738:	681b      	ldr	r3, [r3, #0]
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 800373a:	fab3 f383 	clz	r3, r3
 800373e:	b2db      	uxtb	r3, r3
 8003740:	f103 5384 	add.w	r3, r3, #276824064	; 0x10800000
 8003744:	f503 1384 	add.w	r3, r3, #1081344	; 0x108000
 8003748:	009b      	lsls	r3, r3, #2
 800374a:	461a      	mov	r2, r3
 800374c:	2300      	movs	r3, #0
 800374e:	6013      	str	r3, [r2, #0]
 
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8003750:	f7fd ff0a 	bl	8001568 <HAL_GetTick>
 8003754:	f8c7 01f8 	str.w	r0, [r7, #504]	; 0x1f8
        
        /* Wait till PLL is disabled */  
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8003758:	e009      	b.n	800376e <HAL_RCC_OscConfig+0xf2e>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 800375a:	f7fd ff05 	bl	8001568 <HAL_GetTick>
 800375e:	4602      	mov	r2, r0
 8003760:	f8d7 31f8 	ldr.w	r3, [r7, #504]	; 0x1f8
 8003764:	1ad3      	subs	r3, r2, r3
 8003766:	2b02      	cmp	r3, #2
 8003768:	d901      	bls.n	800376e <HAL_RCC_OscConfig+0xf2e>
          {
            return HAL_TIMEOUT;
 800376a:	2303      	movs	r3, #3
 800376c:	e09e      	b.n	80038ac <HAL_RCC_OscConfig+0x106c>
 800376e:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8003772:	f5a3 73ec 	sub.w	r3, r3, #472	; 0x1d8
 8003776:	f04f 7200 	mov.w	r2, #33554432	; 0x2000000
 800377a:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800377c:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8003780:	f5a3 73ec 	sub.w	r3, r3, #472	; 0x1d8
 8003784:	681b      	ldr	r3, [r3, #0]
 8003786:	fa93 f2a3 	rbit	r2, r3
 800378a:	f507 7300 	add.w	r3, r7, #512	; 0x200
 800378e:	f5a3 73ee 	sub.w	r3, r3, #476	; 0x1dc
 8003792:	601a      	str	r2, [r3, #0]
  return result;
 8003794:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8003798:	f5a3 73ee 	sub.w	r3, r3, #476	; 0x1dc
 800379c:	681b      	ldr	r3, [r3, #0]
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 800379e:	fab3 f383 	clz	r3, r3
 80037a2:	b2db      	uxtb	r3, r3
 80037a4:	095b      	lsrs	r3, r3, #5
 80037a6:	b2db      	uxtb	r3, r3
 80037a8:	f043 0301 	orr.w	r3, r3, #1
 80037ac:	b2db      	uxtb	r3, r3
 80037ae:	2b01      	cmp	r3, #1
 80037b0:	d104      	bne.n	80037bc <HAL_RCC_OscConfig+0xf7c>
 80037b2:	4b01      	ldr	r3, [pc, #4]	; (80037b8 <HAL_RCC_OscConfig+0xf78>)
 80037b4:	681b      	ldr	r3, [r3, #0]
 80037b6:	e029      	b.n	800380c <HAL_RCC_OscConfig+0xfcc>
 80037b8:	40021000 	.word	0x40021000
 80037bc:	f507 7300 	add.w	r3, r7, #512	; 0x200
 80037c0:	f5a3 73f0 	sub.w	r3, r3, #480	; 0x1e0
 80037c4:	f04f 7200 	mov.w	r2, #33554432	; 0x2000000
 80037c8:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80037ca:	f507 7300 	add.w	r3, r7, #512	; 0x200
 80037ce:	f5a3 73f0 	sub.w	r3, r3, #480	; 0x1e0
 80037d2:	681b      	ldr	r3, [r3, #0]
 80037d4:	fa93 f2a3 	rbit	r2, r3
 80037d8:	f507 7300 	add.w	r3, r7, #512	; 0x200
 80037dc:	f5a3 73f2 	sub.w	r3, r3, #484	; 0x1e4
 80037e0:	601a      	str	r2, [r3, #0]
 80037e2:	f507 7300 	add.w	r3, r7, #512	; 0x200
 80037e6:	f5a3 73f4 	sub.w	r3, r3, #488	; 0x1e8
 80037ea:	f04f 7200 	mov.w	r2, #33554432	; 0x2000000
 80037ee:	601a      	str	r2, [r3, #0]
 80037f0:	f507 7300 	add.w	r3, r7, #512	; 0x200
 80037f4:	f5a3 73f4 	sub.w	r3, r3, #488	; 0x1e8
 80037f8:	681b      	ldr	r3, [r3, #0]
 80037fa:	fa93 f2a3 	rbit	r2, r3
 80037fe:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8003802:	f5a3 73f6 	sub.w	r3, r3, #492	; 0x1ec
 8003806:	601a      	str	r2, [r3, #0]
 8003808:	4b2b      	ldr	r3, [pc, #172]	; (80038b8 <HAL_RCC_OscConfig+0x1078>)
 800380a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800380c:	f507 7200 	add.w	r2, r7, #512	; 0x200
 8003810:	f5a2 72f8 	sub.w	r2, r2, #496	; 0x1f0
 8003814:	f04f 7100 	mov.w	r1, #33554432	; 0x2000000
 8003818:	6011      	str	r1, [r2, #0]
 800381a:	f507 7200 	add.w	r2, r7, #512	; 0x200
 800381e:	f5a2 72f8 	sub.w	r2, r2, #496	; 0x1f0
 8003822:	6812      	ldr	r2, [r2, #0]
 8003824:	fa92 f1a2 	rbit	r1, r2
 8003828:	f507 7200 	add.w	r2, r7, #512	; 0x200
 800382c:	f5a2 72fa 	sub.w	r2, r2, #500	; 0x1f4
 8003830:	6011      	str	r1, [r2, #0]
  return result;
 8003832:	f507 7200 	add.w	r2, r7, #512	; 0x200
 8003836:	f5a2 72fa 	sub.w	r2, r2, #500	; 0x1f4
 800383a:	6812      	ldr	r2, [r2, #0]
 800383c:	fab2 f282 	clz	r2, r2
 8003840:	b2d2      	uxtb	r2, r2
 8003842:	f042 0220 	orr.w	r2, r2, #32
 8003846:	b2d2      	uxtb	r2, r2
 8003848:	f002 021f 	and.w	r2, r2, #31
 800384c:	2101      	movs	r1, #1
 800384e:	fa01 f202 	lsl.w	r2, r1, r2
 8003852:	4013      	ands	r3, r2
 8003854:	2b00      	cmp	r3, #0
 8003856:	d180      	bne.n	800375a <HAL_RCC_OscConfig+0xf1a>
 8003858:	e027      	b.n	80038aa <HAL_RCC_OscConfig+0x106a>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 800385a:	f507 7300 	add.w	r3, r7, #512	; 0x200
 800385e:	f5a3 73fe 	sub.w	r3, r3, #508	; 0x1fc
 8003862:	681b      	ldr	r3, [r3, #0]
 8003864:	69db      	ldr	r3, [r3, #28]
 8003866:	2b01      	cmp	r3, #1
 8003868:	d101      	bne.n	800386e <HAL_RCC_OscConfig+0x102e>
      {
        return HAL_ERROR;
 800386a:	2301      	movs	r3, #1
 800386c:	e01e      	b.n	80038ac <HAL_RCC_OscConfig+0x106c>
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->CFGR;
 800386e:	4b12      	ldr	r3, [pc, #72]	; (80038b8 <HAL_RCC_OscConfig+0x1078>)
 8003870:	685b      	ldr	r3, [r3, #4]
 8003872:	f8c7 31f4 	str.w	r3, [r7, #500]	; 0x1f4
        pll_config2 = RCC->CFGR2;
        if((READ_BIT(pll_config, RCC_CFGR_PLLSRC)   != RCC_OscInitStruct->PLL.PLLSource) ||      
           (READ_BIT(pll_config, RCC_CFGR_PLLMUL)   != RCC_OscInitStruct->PLL.PLLMUL)    ||      
           (READ_BIT(pll_config2, RCC_CFGR2_PREDIV)  != RCC_OscInitStruct->PLL.PREDIV))     
#else
        if((READ_BIT(pll_config, RCC_CFGR_PLLSRC)   != RCC_OscInitStruct->PLL.PLLSource) ||      
 8003876:	f8d7 31f4 	ldr.w	r3, [r7, #500]	; 0x1f4
 800387a:	f403 3280 	and.w	r2, r3, #65536	; 0x10000
 800387e:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8003882:	f5a3 73fe 	sub.w	r3, r3, #508	; 0x1fc
 8003886:	681b      	ldr	r3, [r3, #0]
 8003888:	6a1b      	ldr	r3, [r3, #32]
 800388a:	429a      	cmp	r2, r3
 800388c:	d10b      	bne.n	80038a6 <HAL_RCC_OscConfig+0x1066>
           (READ_BIT(pll_config, RCC_CFGR_PLLMUL)   != RCC_OscInitStruct->PLL.PLLMUL))
 800388e:	f8d7 31f4 	ldr.w	r3, [r7, #500]	; 0x1f4
 8003892:	f403 1270 	and.w	r2, r3, #3932160	; 0x3c0000
 8003896:	f507 7300 	add.w	r3, r7, #512	; 0x200
 800389a:	f5a3 73fe 	sub.w	r3, r3, #508	; 0x1fc
 800389e:	681b      	ldr	r3, [r3, #0]
 80038a0:	6a5b      	ldr	r3, [r3, #36]	; 0x24
        if((READ_BIT(pll_config, RCC_CFGR_PLLSRC)   != RCC_OscInitStruct->PLL.PLLSource) ||      
 80038a2:	429a      	cmp	r2, r3
 80038a4:	d001      	beq.n	80038aa <HAL_RCC_OscConfig+0x106a>
#endif
        {
          return HAL_ERROR;
 80038a6:	2301      	movs	r3, #1
 80038a8:	e000      	b.n	80038ac <HAL_RCC_OscConfig+0x106c>
        }
      }
    }
  }

  return HAL_OK;
 80038aa:	2300      	movs	r3, #0
}
 80038ac:	4618      	mov	r0, r3
 80038ae:	f507 7700 	add.w	r7, r7, #512	; 0x200
 80038b2:	46bd      	mov	sp, r7
 80038b4:	bd80      	pop	{r7, pc}
 80038b6:	bf00      	nop
 80038b8:	40021000 	.word	0x40021000

080038bc <HAL_RCC_ClockConfig>:
  *         You can use @ref HAL_RCC_GetClockConfig() function to know which clock is
  *         currently used as system clock source.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 80038bc:	b580      	push	{r7, lr}
 80038be:	b09e      	sub	sp, #120	; 0x78
 80038c0:	af00      	add	r7, sp, #0
 80038c2:	6078      	str	r0, [r7, #4]
 80038c4:	6039      	str	r1, [r7, #0]
  uint32_t tickstart = 0U;
 80038c6:	2300      	movs	r3, #0
 80038c8:	677b      	str	r3, [r7, #116]	; 0x74

  /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 80038ca:	687b      	ldr	r3, [r7, #4]
 80038cc:	2b00      	cmp	r3, #0
 80038ce:	d101      	bne.n	80038d4 <HAL_RCC_ClockConfig+0x18>
  {
    return HAL_ERROR;
 80038d0:	2301      	movs	r3, #1
 80038d2:	e162      	b.n	8003b9a <HAL_RCC_ClockConfig+0x2de>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY) 
  must be correctly programmed according to the frequency of the CPU clock 
    (HCLK) of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 80038d4:	4b90      	ldr	r3, [pc, #576]	; (8003b18 <HAL_RCC_ClockConfig+0x25c>)
 80038d6:	681b      	ldr	r3, [r3, #0]
 80038d8:	f003 0307 	and.w	r3, r3, #7
 80038dc:	683a      	ldr	r2, [r7, #0]
 80038de:	429a      	cmp	r2, r3
 80038e0:	d910      	bls.n	8003904 <HAL_RCC_ClockConfig+0x48>
  {    
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80038e2:	4b8d      	ldr	r3, [pc, #564]	; (8003b18 <HAL_RCC_ClockConfig+0x25c>)
 80038e4:	681b      	ldr	r3, [r3, #0]
 80038e6:	f023 0207 	bic.w	r2, r3, #7
 80038ea:	498b      	ldr	r1, [pc, #556]	; (8003b18 <HAL_RCC_ClockConfig+0x25c>)
 80038ec:	683b      	ldr	r3, [r7, #0]
 80038ee:	4313      	orrs	r3, r2
 80038f0:	600b      	str	r3, [r1, #0]
    
    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 80038f2:	4b89      	ldr	r3, [pc, #548]	; (8003b18 <HAL_RCC_ClockConfig+0x25c>)
 80038f4:	681b      	ldr	r3, [r3, #0]
 80038f6:	f003 0307 	and.w	r3, r3, #7
 80038fa:	683a      	ldr	r2, [r7, #0]
 80038fc:	429a      	cmp	r2, r3
 80038fe:	d001      	beq.n	8003904 <HAL_RCC_ClockConfig+0x48>
    {
      return HAL_ERROR;
 8003900:	2301      	movs	r3, #1
 8003902:	e14a      	b.n	8003b9a <HAL_RCC_ClockConfig+0x2de>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8003904:	687b      	ldr	r3, [r7, #4]
 8003906:	681b      	ldr	r3, [r3, #0]
 8003908:	f003 0302 	and.w	r3, r3, #2
 800390c:	2b00      	cmp	r3, #0
 800390e:	d008      	beq.n	8003922 <HAL_RCC_ClockConfig+0x66>
  {
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8003910:	4b82      	ldr	r3, [pc, #520]	; (8003b1c <HAL_RCC_ClockConfig+0x260>)
 8003912:	685b      	ldr	r3, [r3, #4]
 8003914:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8003918:	687b      	ldr	r3, [r7, #4]
 800391a:	689b      	ldr	r3, [r3, #8]
 800391c:	497f      	ldr	r1, [pc, #508]	; (8003b1c <HAL_RCC_ClockConfig+0x260>)
 800391e:	4313      	orrs	r3, r2
 8003920:	604b      	str	r3, [r1, #4]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/ 
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8003922:	687b      	ldr	r3, [r7, #4]
 8003924:	681b      	ldr	r3, [r3, #0]
 8003926:	f003 0301 	and.w	r3, r3, #1
 800392a:	2b00      	cmp	r3, #0
 800392c:	f000 80dc 	beq.w	8003ae8 <HAL_RCC_ClockConfig+0x22c>
  {    
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));
    
    /* HSE is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8003930:	687b      	ldr	r3, [r7, #4]
 8003932:	685b      	ldr	r3, [r3, #4]
 8003934:	2b01      	cmp	r3, #1
 8003936:	d13c      	bne.n	80039b2 <HAL_RCC_ClockConfig+0xf6>
 8003938:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 800393c:	673b      	str	r3, [r7, #112]	; 0x70
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800393e:	6f3b      	ldr	r3, [r7, #112]	; 0x70
 8003940:	fa93 f3a3 	rbit	r3, r3
 8003944:	66fb      	str	r3, [r7, #108]	; 0x6c
  return result;
 8003946:	6efb      	ldr	r3, [r7, #108]	; 0x6c
    {
      /* Check the HSE ready flag */  
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8003948:	fab3 f383 	clz	r3, r3
 800394c:	b2db      	uxtb	r3, r3
 800394e:	095b      	lsrs	r3, r3, #5
 8003950:	b2db      	uxtb	r3, r3
 8003952:	f043 0301 	orr.w	r3, r3, #1
 8003956:	b2db      	uxtb	r3, r3
 8003958:	2b01      	cmp	r3, #1
 800395a:	d102      	bne.n	8003962 <HAL_RCC_ClockConfig+0xa6>
 800395c:	4b6f      	ldr	r3, [pc, #444]	; (8003b1c <HAL_RCC_ClockConfig+0x260>)
 800395e:	681b      	ldr	r3, [r3, #0]
 8003960:	e00f      	b.n	8003982 <HAL_RCC_ClockConfig+0xc6>
 8003962:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 8003966:	66bb      	str	r3, [r7, #104]	; 0x68
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003968:	6ebb      	ldr	r3, [r7, #104]	; 0x68
 800396a:	fa93 f3a3 	rbit	r3, r3
 800396e:	667b      	str	r3, [r7, #100]	; 0x64
 8003970:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 8003974:	663b      	str	r3, [r7, #96]	; 0x60
 8003976:	6e3b      	ldr	r3, [r7, #96]	; 0x60
 8003978:	fa93 f3a3 	rbit	r3, r3
 800397c:	65fb      	str	r3, [r7, #92]	; 0x5c
 800397e:	4b67      	ldr	r3, [pc, #412]	; (8003b1c <HAL_RCC_ClockConfig+0x260>)
 8003980:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003982:	f44f 3200 	mov.w	r2, #131072	; 0x20000
 8003986:	65ba      	str	r2, [r7, #88]	; 0x58
 8003988:	6dba      	ldr	r2, [r7, #88]	; 0x58
 800398a:	fa92 f2a2 	rbit	r2, r2
 800398e:	657a      	str	r2, [r7, #84]	; 0x54
  return result;
 8003990:	6d7a      	ldr	r2, [r7, #84]	; 0x54
 8003992:	fab2 f282 	clz	r2, r2
 8003996:	b2d2      	uxtb	r2, r2
 8003998:	f042 0220 	orr.w	r2, r2, #32
 800399c:	b2d2      	uxtb	r2, r2
 800399e:	f002 021f 	and.w	r2, r2, #31
 80039a2:	2101      	movs	r1, #1
 80039a4:	fa01 f202 	lsl.w	r2, r1, r2
 80039a8:	4013      	ands	r3, r2
 80039aa:	2b00      	cmp	r3, #0
 80039ac:	d17b      	bne.n	8003aa6 <HAL_RCC_ClockConfig+0x1ea>
      {
        return HAL_ERROR;
 80039ae:	2301      	movs	r3, #1
 80039b0:	e0f3      	b.n	8003b9a <HAL_RCC_ClockConfig+0x2de>
      }
    }
    /* PLL is selected as System Clock Source */
    else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 80039b2:	687b      	ldr	r3, [r7, #4]
 80039b4:	685b      	ldr	r3, [r3, #4]
 80039b6:	2b02      	cmp	r3, #2
 80039b8:	d13c      	bne.n	8003a34 <HAL_RCC_ClockConfig+0x178>
 80039ba:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 80039be:	653b      	str	r3, [r7, #80]	; 0x50
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80039c0:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 80039c2:	fa93 f3a3 	rbit	r3, r3
 80039c6:	64fb      	str	r3, [r7, #76]	; 0x4c
  return result;
 80039c8:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
    {
      /* Check the PLL ready flag */  
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 80039ca:	fab3 f383 	clz	r3, r3
 80039ce:	b2db      	uxtb	r3, r3
 80039d0:	095b      	lsrs	r3, r3, #5
 80039d2:	b2db      	uxtb	r3, r3
 80039d4:	f043 0301 	orr.w	r3, r3, #1
 80039d8:	b2db      	uxtb	r3, r3
 80039da:	2b01      	cmp	r3, #1
 80039dc:	d102      	bne.n	80039e4 <HAL_RCC_ClockConfig+0x128>
 80039de:	4b4f      	ldr	r3, [pc, #316]	; (8003b1c <HAL_RCC_ClockConfig+0x260>)
 80039e0:	681b      	ldr	r3, [r3, #0]
 80039e2:	e00f      	b.n	8003a04 <HAL_RCC_ClockConfig+0x148>
 80039e4:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 80039e8:	64bb      	str	r3, [r7, #72]	; 0x48
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80039ea:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 80039ec:	fa93 f3a3 	rbit	r3, r3
 80039f0:	647b      	str	r3, [r7, #68]	; 0x44
 80039f2:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 80039f6:	643b      	str	r3, [r7, #64]	; 0x40
 80039f8:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 80039fa:	fa93 f3a3 	rbit	r3, r3
 80039fe:	63fb      	str	r3, [r7, #60]	; 0x3c
 8003a00:	4b46      	ldr	r3, [pc, #280]	; (8003b1c <HAL_RCC_ClockConfig+0x260>)
 8003a02:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003a04:	f04f 7200 	mov.w	r2, #33554432	; 0x2000000
 8003a08:	63ba      	str	r2, [r7, #56]	; 0x38
 8003a0a:	6bba      	ldr	r2, [r7, #56]	; 0x38
 8003a0c:	fa92 f2a2 	rbit	r2, r2
 8003a10:	637a      	str	r2, [r7, #52]	; 0x34
  return result;
 8003a12:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 8003a14:	fab2 f282 	clz	r2, r2
 8003a18:	b2d2      	uxtb	r2, r2
 8003a1a:	f042 0220 	orr.w	r2, r2, #32
 8003a1e:	b2d2      	uxtb	r2, r2
 8003a20:	f002 021f 	and.w	r2, r2, #31
 8003a24:	2101      	movs	r1, #1
 8003a26:	fa01 f202 	lsl.w	r2, r1, r2
 8003a2a:	4013      	ands	r3, r2
 8003a2c:	2b00      	cmp	r3, #0
 8003a2e:	d13a      	bne.n	8003aa6 <HAL_RCC_ClockConfig+0x1ea>
      {
        return HAL_ERROR;
 8003a30:	2301      	movs	r3, #1
 8003a32:	e0b2      	b.n	8003b9a <HAL_RCC_ClockConfig+0x2de>
 8003a34:	2302      	movs	r3, #2
 8003a36:	633b      	str	r3, [r7, #48]	; 0x30
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003a38:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8003a3a:	fa93 f3a3 	rbit	r3, r3
 8003a3e:	62fb      	str	r3, [r7, #44]	; 0x2c
  return result;
 8003a40:	6afb      	ldr	r3, [r7, #44]	; 0x2c
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */  
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8003a42:	fab3 f383 	clz	r3, r3
 8003a46:	b2db      	uxtb	r3, r3
 8003a48:	095b      	lsrs	r3, r3, #5
 8003a4a:	b2db      	uxtb	r3, r3
 8003a4c:	f043 0301 	orr.w	r3, r3, #1
 8003a50:	b2db      	uxtb	r3, r3
 8003a52:	2b01      	cmp	r3, #1
 8003a54:	d102      	bne.n	8003a5c <HAL_RCC_ClockConfig+0x1a0>
 8003a56:	4b31      	ldr	r3, [pc, #196]	; (8003b1c <HAL_RCC_ClockConfig+0x260>)
 8003a58:	681b      	ldr	r3, [r3, #0]
 8003a5a:	e00d      	b.n	8003a78 <HAL_RCC_ClockConfig+0x1bc>
 8003a5c:	2302      	movs	r3, #2
 8003a5e:	62bb      	str	r3, [r7, #40]	; 0x28
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003a60:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8003a62:	fa93 f3a3 	rbit	r3, r3
 8003a66:	627b      	str	r3, [r7, #36]	; 0x24
 8003a68:	2302      	movs	r3, #2
 8003a6a:	623b      	str	r3, [r7, #32]
 8003a6c:	6a3b      	ldr	r3, [r7, #32]
 8003a6e:	fa93 f3a3 	rbit	r3, r3
 8003a72:	61fb      	str	r3, [r7, #28]
 8003a74:	4b29      	ldr	r3, [pc, #164]	; (8003b1c <HAL_RCC_ClockConfig+0x260>)
 8003a76:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003a78:	2202      	movs	r2, #2
 8003a7a:	61ba      	str	r2, [r7, #24]
 8003a7c:	69ba      	ldr	r2, [r7, #24]
 8003a7e:	fa92 f2a2 	rbit	r2, r2
 8003a82:	617a      	str	r2, [r7, #20]
  return result;
 8003a84:	697a      	ldr	r2, [r7, #20]
 8003a86:	fab2 f282 	clz	r2, r2
 8003a8a:	b2d2      	uxtb	r2, r2
 8003a8c:	f042 0220 	orr.w	r2, r2, #32
 8003a90:	b2d2      	uxtb	r2, r2
 8003a92:	f002 021f 	and.w	r2, r2, #31
 8003a96:	2101      	movs	r1, #1
 8003a98:	fa01 f202 	lsl.w	r2, r1, r2
 8003a9c:	4013      	ands	r3, r2
 8003a9e:	2b00      	cmp	r3, #0
 8003aa0:	d101      	bne.n	8003aa6 <HAL_RCC_ClockConfig+0x1ea>
      {
        return HAL_ERROR;
 8003aa2:	2301      	movs	r3, #1
 8003aa4:	e079      	b.n	8003b9a <HAL_RCC_ClockConfig+0x2de>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8003aa6:	4b1d      	ldr	r3, [pc, #116]	; (8003b1c <HAL_RCC_ClockConfig+0x260>)
 8003aa8:	685b      	ldr	r3, [r3, #4]
 8003aaa:	f023 0203 	bic.w	r2, r3, #3
 8003aae:	687b      	ldr	r3, [r7, #4]
 8003ab0:	685b      	ldr	r3, [r3, #4]
 8003ab2:	491a      	ldr	r1, [pc, #104]	; (8003b1c <HAL_RCC_ClockConfig+0x260>)
 8003ab4:	4313      	orrs	r3, r2
 8003ab6:	604b      	str	r3, [r1, #4]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 8003ab8:	f7fd fd56 	bl	8001568 <HAL_GetTick>
 8003abc:	6778      	str	r0, [r7, #116]	; 0x74
    
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8003abe:	e00a      	b.n	8003ad6 <HAL_RCC_ClockConfig+0x21a>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8003ac0:	f7fd fd52 	bl	8001568 <HAL_GetTick>
 8003ac4:	4602      	mov	r2, r0
 8003ac6:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 8003ac8:	1ad3      	subs	r3, r2, r3
 8003aca:	f241 3288 	movw	r2, #5000	; 0x1388
 8003ace:	4293      	cmp	r3, r2
 8003ad0:	d901      	bls.n	8003ad6 <HAL_RCC_ClockConfig+0x21a>
      {
        return HAL_TIMEOUT;
 8003ad2:	2303      	movs	r3, #3
 8003ad4:	e061      	b.n	8003b9a <HAL_RCC_ClockConfig+0x2de>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8003ad6:	4b11      	ldr	r3, [pc, #68]	; (8003b1c <HAL_RCC_ClockConfig+0x260>)
 8003ad8:	685b      	ldr	r3, [r3, #4]
 8003ada:	f003 020c 	and.w	r2, r3, #12
 8003ade:	687b      	ldr	r3, [r7, #4]
 8003ae0:	685b      	ldr	r3, [r3, #4]
 8003ae2:	009b      	lsls	r3, r3, #2
 8003ae4:	429a      	cmp	r2, r3
 8003ae6:	d1eb      	bne.n	8003ac0 <HAL_RCC_ClockConfig+0x204>
      }
    }
  }
  /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 8003ae8:	4b0b      	ldr	r3, [pc, #44]	; (8003b18 <HAL_RCC_ClockConfig+0x25c>)
 8003aea:	681b      	ldr	r3, [r3, #0]
 8003aec:	f003 0307 	and.w	r3, r3, #7
 8003af0:	683a      	ldr	r2, [r7, #0]
 8003af2:	429a      	cmp	r2, r3
 8003af4:	d214      	bcs.n	8003b20 <HAL_RCC_ClockConfig+0x264>
  {    
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8003af6:	4b08      	ldr	r3, [pc, #32]	; (8003b18 <HAL_RCC_ClockConfig+0x25c>)
 8003af8:	681b      	ldr	r3, [r3, #0]
 8003afa:	f023 0207 	bic.w	r2, r3, #7
 8003afe:	4906      	ldr	r1, [pc, #24]	; (8003b18 <HAL_RCC_ClockConfig+0x25c>)
 8003b00:	683b      	ldr	r3, [r7, #0]
 8003b02:	4313      	orrs	r3, r2
 8003b04:	600b      	str	r3, [r1, #0]
    
    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8003b06:	4b04      	ldr	r3, [pc, #16]	; (8003b18 <HAL_RCC_ClockConfig+0x25c>)
 8003b08:	681b      	ldr	r3, [r3, #0]
 8003b0a:	f003 0307 	and.w	r3, r3, #7
 8003b0e:	683a      	ldr	r2, [r7, #0]
 8003b10:	429a      	cmp	r2, r3
 8003b12:	d005      	beq.n	8003b20 <HAL_RCC_ClockConfig+0x264>
    {
      return HAL_ERROR;
 8003b14:	2301      	movs	r3, #1
 8003b16:	e040      	b.n	8003b9a <HAL_RCC_ClockConfig+0x2de>
 8003b18:	40022000 	.word	0x40022000
 8003b1c:	40021000 	.word	0x40021000
    }
  }    

  /*-------------------------- PCLK1 Configuration ---------------------------*/ 
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8003b20:	687b      	ldr	r3, [r7, #4]
 8003b22:	681b      	ldr	r3, [r3, #0]
 8003b24:	f003 0304 	and.w	r3, r3, #4
 8003b28:	2b00      	cmp	r3, #0
 8003b2a:	d008      	beq.n	8003b3e <HAL_RCC_ClockConfig+0x282>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8003b2c:	4b1d      	ldr	r3, [pc, #116]	; (8003ba4 <HAL_RCC_ClockConfig+0x2e8>)
 8003b2e:	685b      	ldr	r3, [r3, #4]
 8003b30:	f423 62e0 	bic.w	r2, r3, #1792	; 0x700
 8003b34:	687b      	ldr	r3, [r7, #4]
 8003b36:	68db      	ldr	r3, [r3, #12]
 8003b38:	491a      	ldr	r1, [pc, #104]	; (8003ba4 <HAL_RCC_ClockConfig+0x2e8>)
 8003b3a:	4313      	orrs	r3, r2
 8003b3c:	604b      	str	r3, [r1, #4]
  }
  
  /*-------------------------- PCLK2 Configuration ---------------------------*/ 
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8003b3e:	687b      	ldr	r3, [r7, #4]
 8003b40:	681b      	ldr	r3, [r3, #0]
 8003b42:	f003 0308 	and.w	r3, r3, #8
 8003b46:	2b00      	cmp	r3, #0
 8003b48:	d009      	beq.n	8003b5e <HAL_RCC_ClockConfig+0x2a2>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 8003b4a:	4b16      	ldr	r3, [pc, #88]	; (8003ba4 <HAL_RCC_ClockConfig+0x2e8>)
 8003b4c:	685b      	ldr	r3, [r3, #4]
 8003b4e:	f423 5260 	bic.w	r2, r3, #14336	; 0x3800
 8003b52:	687b      	ldr	r3, [r7, #4]
 8003b54:	691b      	ldr	r3, [r3, #16]
 8003b56:	00db      	lsls	r3, r3, #3
 8003b58:	4912      	ldr	r1, [pc, #72]	; (8003ba4 <HAL_RCC_ClockConfig+0x2e8>)
 8003b5a:	4313      	orrs	r3, r2
 8003b5c:	604b      	str	r3, [r1, #4]
  }
 
  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE)>> RCC_CFGR_HPRE_BITNUMBER];
 8003b5e:	f000 f829 	bl	8003bb4 <HAL_RCC_GetSysClockFreq>
 8003b62:	4601      	mov	r1, r0
 8003b64:	4b0f      	ldr	r3, [pc, #60]	; (8003ba4 <HAL_RCC_ClockConfig+0x2e8>)
 8003b66:	685b      	ldr	r3, [r3, #4]
 8003b68:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 8003b6c:	22f0      	movs	r2, #240	; 0xf0
 8003b6e:	613a      	str	r2, [r7, #16]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003b70:	693a      	ldr	r2, [r7, #16]
 8003b72:	fa92 f2a2 	rbit	r2, r2
 8003b76:	60fa      	str	r2, [r7, #12]
  return result;
 8003b78:	68fa      	ldr	r2, [r7, #12]
 8003b7a:	fab2 f282 	clz	r2, r2
 8003b7e:	b2d2      	uxtb	r2, r2
 8003b80:	40d3      	lsrs	r3, r2
 8003b82:	4a09      	ldr	r2, [pc, #36]	; (8003ba8 <HAL_RCC_ClockConfig+0x2ec>)
 8003b84:	5cd3      	ldrb	r3, [r2, r3]
 8003b86:	fa21 f303 	lsr.w	r3, r1, r3
 8003b8a:	4a08      	ldr	r2, [pc, #32]	; (8003bac <HAL_RCC_ClockConfig+0x2f0>)
 8003b8c:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  HAL_InitTick (uwTickPrio);
 8003b8e:	4b08      	ldr	r3, [pc, #32]	; (8003bb0 <HAL_RCC_ClockConfig+0x2f4>)
 8003b90:	681b      	ldr	r3, [r3, #0]
 8003b92:	4618      	mov	r0, r3
 8003b94:	f7fd fca4 	bl	80014e0 <HAL_InitTick>
  
  return HAL_OK;
 8003b98:	2300      	movs	r3, #0
}
 8003b9a:	4618      	mov	r0, r3
 8003b9c:	3778      	adds	r7, #120	; 0x78
 8003b9e:	46bd      	mov	sp, r7
 8003ba0:	bd80      	pop	{r7, pc}
 8003ba2:	bf00      	nop
 8003ba4:	40021000 	.word	0x40021000
 8003ba8:	08007b78 	.word	0x08007b78
 8003bac:	20000008 	.word	0x20000008
 8003bb0:	2000000c 	.word	0x2000000c

08003bb4 <HAL_RCC_GetSysClockFreq>:
  *         right SYSCLK value. Otherwise, any configuration based on this function will be incorrect.
  *         
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8003bb4:	b480      	push	{r7}
 8003bb6:	b08b      	sub	sp, #44	; 0x2c
 8003bb8:	af00      	add	r7, sp, #0
  uint32_t tmpreg = 0U, prediv = 0U, pllclk = 0U, pllmul = 0U;
 8003bba:	2300      	movs	r3, #0
 8003bbc:	61fb      	str	r3, [r7, #28]
 8003bbe:	2300      	movs	r3, #0
 8003bc0:	61bb      	str	r3, [r7, #24]
 8003bc2:	2300      	movs	r3, #0
 8003bc4:	627b      	str	r3, [r7, #36]	; 0x24
 8003bc6:	2300      	movs	r3, #0
 8003bc8:	617b      	str	r3, [r7, #20]
  uint32_t sysclockfreq = 0U;
 8003bca:	2300      	movs	r3, #0
 8003bcc:	623b      	str	r3, [r7, #32]
  
  tmpreg = RCC->CFGR;
 8003bce:	4b29      	ldr	r3, [pc, #164]	; (8003c74 <HAL_RCC_GetSysClockFreq+0xc0>)
 8003bd0:	685b      	ldr	r3, [r3, #4]
 8003bd2:	61fb      	str	r3, [r7, #28]
  
  /* Get SYSCLK source -------------------------------------------------------*/
  switch (tmpreg & RCC_CFGR_SWS)
 8003bd4:	69fb      	ldr	r3, [r7, #28]
 8003bd6:	f003 030c 	and.w	r3, r3, #12
 8003bda:	2b04      	cmp	r3, #4
 8003bdc:	d002      	beq.n	8003be4 <HAL_RCC_GetSysClockFreq+0x30>
 8003bde:	2b08      	cmp	r3, #8
 8003be0:	d003      	beq.n	8003bea <HAL_RCC_GetSysClockFreq+0x36>
 8003be2:	e03c      	b.n	8003c5e <HAL_RCC_GetSysClockFreq+0xaa>
  {
    case RCC_SYSCLKSOURCE_STATUS_HSE:  /* HSE used as system clock */
    {
      sysclockfreq = HSE_VALUE;
 8003be4:	4b24      	ldr	r3, [pc, #144]	; (8003c78 <HAL_RCC_GetSysClockFreq+0xc4>)
 8003be6:	623b      	str	r3, [r7, #32]
      break;
 8003be8:	e03c      	b.n	8003c64 <HAL_RCC_GetSysClockFreq+0xb0>
    }
    case RCC_SYSCLKSOURCE_STATUS_PLLCLK:  /* PLL used as system clock */
    {
      pllmul = aPLLMULFactorTable[(uint32_t)(tmpreg & RCC_CFGR_PLLMUL) >> POSITION_VAL(RCC_CFGR_PLLMUL)];
 8003bea:	69fb      	ldr	r3, [r7, #28]
 8003bec:	f403 1370 	and.w	r3, r3, #3932160	; 0x3c0000
 8003bf0:	f44f 1270 	mov.w	r2, #3932160	; 0x3c0000
 8003bf4:	60ba      	str	r2, [r7, #8]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003bf6:	68ba      	ldr	r2, [r7, #8]
 8003bf8:	fa92 f2a2 	rbit	r2, r2
 8003bfc:	607a      	str	r2, [r7, #4]
  return result;
 8003bfe:	687a      	ldr	r2, [r7, #4]
 8003c00:	fab2 f282 	clz	r2, r2
 8003c04:	b2d2      	uxtb	r2, r2
 8003c06:	40d3      	lsrs	r3, r2
 8003c08:	4a1c      	ldr	r2, [pc, #112]	; (8003c7c <HAL_RCC_GetSysClockFreq+0xc8>)
 8003c0a:	5cd3      	ldrb	r3, [r2, r3]
 8003c0c:	617b      	str	r3, [r7, #20]
      prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR2 & RCC_CFGR2_PREDIV) >> POSITION_VAL(RCC_CFGR2_PREDIV)];
 8003c0e:	4b19      	ldr	r3, [pc, #100]	; (8003c74 <HAL_RCC_GetSysClockFreq+0xc0>)
 8003c10:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003c12:	f003 030f 	and.w	r3, r3, #15
 8003c16:	220f      	movs	r2, #15
 8003c18:	613a      	str	r2, [r7, #16]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003c1a:	693a      	ldr	r2, [r7, #16]
 8003c1c:	fa92 f2a2 	rbit	r2, r2
 8003c20:	60fa      	str	r2, [r7, #12]
  return result;
 8003c22:	68fa      	ldr	r2, [r7, #12]
 8003c24:	fab2 f282 	clz	r2, r2
 8003c28:	b2d2      	uxtb	r2, r2
 8003c2a:	40d3      	lsrs	r3, r2
 8003c2c:	4a14      	ldr	r2, [pc, #80]	; (8003c80 <HAL_RCC_GetSysClockFreq+0xcc>)
 8003c2e:	5cd3      	ldrb	r3, [r2, r3]
 8003c30:	61bb      	str	r3, [r7, #24]
#if defined(RCC_CFGR_PLLSRC_HSI_DIV2)
      if ((tmpreg & RCC_CFGR_PLLSRC) != RCC_PLLSOURCE_HSI)
 8003c32:	69fb      	ldr	r3, [r7, #28]
 8003c34:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8003c38:	2b00      	cmp	r3, #0
 8003c3a:	d008      	beq.n	8003c4e <HAL_RCC_GetSysClockFreq+0x9a>
      {
        /* HSE used as PLL clock source : PLLCLK = HSE/PREDIV * PLLMUL */
        pllclk = (uint32_t)((uint64_t) HSE_VALUE / (uint64_t) (prediv)) * ((uint64_t) pllmul);
 8003c3c:	4a0e      	ldr	r2, [pc, #56]	; (8003c78 <HAL_RCC_GetSysClockFreq+0xc4>)
 8003c3e:	69bb      	ldr	r3, [r7, #24]
 8003c40:	fbb2 f2f3 	udiv	r2, r2, r3
 8003c44:	697b      	ldr	r3, [r7, #20]
 8003c46:	fb02 f303 	mul.w	r3, r2, r3
 8003c4a:	627b      	str	r3, [r7, #36]	; 0x24
 8003c4c:	e004      	b.n	8003c58 <HAL_RCC_GetSysClockFreq+0xa4>
      }
      else
      {
        /* HSI used as PLL clock source : PLLCLK = HSI/2 * PLLMUL */
        pllclk = (uint32_t)((uint64_t) (HSI_VALUE >> 1U) * ((uint64_t) pllmul));
 8003c4e:	697b      	ldr	r3, [r7, #20]
 8003c50:	4a0c      	ldr	r2, [pc, #48]	; (8003c84 <HAL_RCC_GetSysClockFreq+0xd0>)
 8003c52:	fb02 f303 	mul.w	r3, r2, r3
 8003c56:	627b      	str	r3, [r7, #36]	; 0x24
      {
        /* HSI used as PLL clock source : PLLCLK = HSI/PREDIV * PLLMUL */
        pllclk = (uint32_t)((uint64_t) HSI_VALUE / (uint64_t) (prediv)) * ((uint64_t) pllmul);
      }
#endif /* RCC_CFGR_PLLSRC_HSI_DIV2 */
      sysclockfreq = pllclk;
 8003c58:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003c5a:	623b      	str	r3, [r7, #32]
      break;
 8003c5c:	e002      	b.n	8003c64 <HAL_RCC_GetSysClockFreq+0xb0>
    }
    case RCC_SYSCLKSOURCE_STATUS_HSI:  /* HSI used as system clock source */
    default: /* HSI used as system clock */
    {
      sysclockfreq = HSI_VALUE;
 8003c5e:	4b06      	ldr	r3, [pc, #24]	; (8003c78 <HAL_RCC_GetSysClockFreq+0xc4>)
 8003c60:	623b      	str	r3, [r7, #32]
      break;
 8003c62:	bf00      	nop
    }
  }
  return sysclockfreq;
 8003c64:	6a3b      	ldr	r3, [r7, #32]
}
 8003c66:	4618      	mov	r0, r3
 8003c68:	372c      	adds	r7, #44	; 0x2c
 8003c6a:	46bd      	mov	sp, r7
 8003c6c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003c70:	4770      	bx	lr
 8003c72:	bf00      	nop
 8003c74:	40021000 	.word	0x40021000
 8003c78:	007a1200 	.word	0x007a1200
 8003c7c:	08007b90 	.word	0x08007b90
 8003c80:	08007ba0 	.word	0x08007ba0
 8003c84:	003d0900 	.word	0x003d0900

08003c88 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency 
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8003c88:	b480      	push	{r7}
 8003c8a:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8003c8c:	4b03      	ldr	r3, [pc, #12]	; (8003c9c <HAL_RCC_GetHCLKFreq+0x14>)
 8003c8e:	681b      	ldr	r3, [r3, #0]
}
 8003c90:	4618      	mov	r0, r3
 8003c92:	46bd      	mov	sp, r7
 8003c94:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003c98:	4770      	bx	lr
 8003c9a:	bf00      	nop
 8003c9c:	20000008 	.word	0x20000008

08003ca0 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8003ca0:	b580      	push	{r7, lr}
 8003ca2:	b082      	sub	sp, #8
 8003ca4:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_BITNUMBER]);
 8003ca6:	f7ff ffef 	bl	8003c88 <HAL_RCC_GetHCLKFreq>
 8003caa:	4601      	mov	r1, r0
 8003cac:	4b0b      	ldr	r3, [pc, #44]	; (8003cdc <HAL_RCC_GetPCLK1Freq+0x3c>)
 8003cae:	685b      	ldr	r3, [r3, #4]
 8003cb0:	f403 63e0 	and.w	r3, r3, #1792	; 0x700
 8003cb4:	f44f 62e0 	mov.w	r2, #1792	; 0x700
 8003cb8:	607a      	str	r2, [r7, #4]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003cba:	687a      	ldr	r2, [r7, #4]
 8003cbc:	fa92 f2a2 	rbit	r2, r2
 8003cc0:	603a      	str	r2, [r7, #0]
  return result;
 8003cc2:	683a      	ldr	r2, [r7, #0]
 8003cc4:	fab2 f282 	clz	r2, r2
 8003cc8:	b2d2      	uxtb	r2, r2
 8003cca:	40d3      	lsrs	r3, r2
 8003ccc:	4a04      	ldr	r2, [pc, #16]	; (8003ce0 <HAL_RCC_GetPCLK1Freq+0x40>)
 8003cce:	5cd3      	ldrb	r3, [r2, r3]
 8003cd0:	fa21 f303 	lsr.w	r3, r1, r3
}    
 8003cd4:	4618      	mov	r0, r3
 8003cd6:	3708      	adds	r7, #8
 8003cd8:	46bd      	mov	sp, r7
 8003cda:	bd80      	pop	{r7, pc}
 8003cdc:	40021000 	.word	0x40021000
 8003ce0:	08007b88 	.word	0x08007b88

08003ce4 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8003ce4:	b580      	push	{r7, lr}
 8003ce6:	b082      	sub	sp, #8
 8003ce8:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq()>> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_BITNUMBER]);
 8003cea:	f7ff ffcd 	bl	8003c88 <HAL_RCC_GetHCLKFreq>
 8003cee:	4601      	mov	r1, r0
 8003cf0:	4b0b      	ldr	r3, [pc, #44]	; (8003d20 <HAL_RCC_GetPCLK2Freq+0x3c>)
 8003cf2:	685b      	ldr	r3, [r3, #4]
 8003cf4:	f403 5360 	and.w	r3, r3, #14336	; 0x3800
 8003cf8:	f44f 5260 	mov.w	r2, #14336	; 0x3800
 8003cfc:	607a      	str	r2, [r7, #4]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003cfe:	687a      	ldr	r2, [r7, #4]
 8003d00:	fa92 f2a2 	rbit	r2, r2
 8003d04:	603a      	str	r2, [r7, #0]
  return result;
 8003d06:	683a      	ldr	r2, [r7, #0]
 8003d08:	fab2 f282 	clz	r2, r2
 8003d0c:	b2d2      	uxtb	r2, r2
 8003d0e:	40d3      	lsrs	r3, r2
 8003d10:	4a04      	ldr	r2, [pc, #16]	; (8003d24 <HAL_RCC_GetPCLK2Freq+0x40>)
 8003d12:	5cd3      	ldrb	r3, [r2, r3]
 8003d14:	fa21 f303 	lsr.w	r3, r1, r3
} 
 8003d18:	4618      	mov	r0, r3
 8003d1a:	3708      	adds	r7, #8
 8003d1c:	46bd      	mov	sp, r7
 8003d1e:	bd80      	pop	{r7, pc}
 8003d20:	40021000 	.word	0x40021000
 8003d24:	08007b88 	.word	0x08007b88

08003d28 <HAL_RCCEx_PeriphCLKConfig>:
  *         When the TIMx clock source is PLL clock, so the TIMx clock is PLL clock x 2.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 8003d28:	b580      	push	{r7, lr}
 8003d2a:	b092      	sub	sp, #72	; 0x48
 8003d2c:	af00      	add	r7, sp, #0
 8003d2e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U;
 8003d30:	2300      	movs	r3, #0
 8003d32:	643b      	str	r3, [r7, #64]	; 0x40
  uint32_t temp_reg = 0U;
 8003d34:	2300      	movs	r3, #0
 8003d36:	63fb      	str	r3, [r7, #60]	; 0x3c
  FlagStatus       pwrclkchanged = RESET;
 8003d38:	2300      	movs	r3, #0
 8003d3a:	f887 3047 	strb.w	r3, [r7, #71]	; 0x47
    
  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));
  
  /*---------------------------- RTC configuration -------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == (RCC_PERIPHCLK_RTC))
 8003d3e:	687b      	ldr	r3, [r7, #4]
 8003d40:	681b      	ldr	r3, [r3, #0]
 8003d42:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8003d46:	2b00      	cmp	r3, #0
 8003d48:	f000 80cd 	beq.w	8003ee6 <HAL_RCCEx_PeriphCLKConfig+0x1be>


    /* As soon as function is called to change RTC clock source, activation of the 
       power domain is done. */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 8003d4c:	4b86      	ldr	r3, [pc, #536]	; (8003f68 <HAL_RCCEx_PeriphCLKConfig+0x240>)
 8003d4e:	69db      	ldr	r3, [r3, #28]
 8003d50:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8003d54:	2b00      	cmp	r3, #0
 8003d56:	d10e      	bne.n	8003d76 <HAL_RCCEx_PeriphCLKConfig+0x4e>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8003d58:	4b83      	ldr	r3, [pc, #524]	; (8003f68 <HAL_RCCEx_PeriphCLKConfig+0x240>)
 8003d5a:	69db      	ldr	r3, [r3, #28]
 8003d5c:	4a82      	ldr	r2, [pc, #520]	; (8003f68 <HAL_RCCEx_PeriphCLKConfig+0x240>)
 8003d5e:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8003d62:	61d3      	str	r3, [r2, #28]
 8003d64:	4b80      	ldr	r3, [pc, #512]	; (8003f68 <HAL_RCCEx_PeriphCLKConfig+0x240>)
 8003d66:	69db      	ldr	r3, [r3, #28]
 8003d68:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8003d6c:	60bb      	str	r3, [r7, #8]
 8003d6e:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8003d70:	2301      	movs	r3, #1
 8003d72:	f887 3047 	strb.w	r3, [r7, #71]	; 0x47
    }
    
    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8003d76:	4b7d      	ldr	r3, [pc, #500]	; (8003f6c <HAL_RCCEx_PeriphCLKConfig+0x244>)
 8003d78:	681b      	ldr	r3, [r3, #0]
 8003d7a:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8003d7e:	2b00      	cmp	r3, #0
 8003d80:	d118      	bne.n	8003db4 <HAL_RCCEx_PeriphCLKConfig+0x8c>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8003d82:	4b7a      	ldr	r3, [pc, #488]	; (8003f6c <HAL_RCCEx_PeriphCLKConfig+0x244>)
 8003d84:	681b      	ldr	r3, [r3, #0]
 8003d86:	4a79      	ldr	r2, [pc, #484]	; (8003f6c <HAL_RCCEx_PeriphCLKConfig+0x244>)
 8003d88:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8003d8c:	6013      	str	r3, [r2, #0]
      
      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8003d8e:	f7fd fbeb 	bl	8001568 <HAL_GetTick>
 8003d92:	6438      	str	r0, [r7, #64]	; 0x40
      
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8003d94:	e008      	b.n	8003da8 <HAL_RCCEx_PeriphCLKConfig+0x80>
      {
          if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8003d96:	f7fd fbe7 	bl	8001568 <HAL_GetTick>
 8003d9a:	4602      	mov	r2, r0
 8003d9c:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8003d9e:	1ad3      	subs	r3, r2, r3
 8003da0:	2b64      	cmp	r3, #100	; 0x64
 8003da2:	d901      	bls.n	8003da8 <HAL_RCCEx_PeriphCLKConfig+0x80>
        {
          return HAL_TIMEOUT;
 8003da4:	2303      	movs	r3, #3
 8003da6:	e0db      	b.n	8003f60 <HAL_RCCEx_PeriphCLKConfig+0x238>
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8003da8:	4b70      	ldr	r3, [pc, #448]	; (8003f6c <HAL_RCCEx_PeriphCLKConfig+0x244>)
 8003daa:	681b      	ldr	r3, [r3, #0]
 8003dac:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8003db0:	2b00      	cmp	r3, #0
 8003db2:	d0f0      	beq.n	8003d96 <HAL_RCCEx_PeriphCLKConfig+0x6e>
        }
      }
    }
    
    /* Reset the Backup domain only if the RTC Clock source selection is modified from reset value */ 
    temp_reg = (RCC->BDCR & RCC_BDCR_RTCSEL);
 8003db4:	4b6c      	ldr	r3, [pc, #432]	; (8003f68 <HAL_RCCEx_PeriphCLKConfig+0x240>)
 8003db6:	6a1b      	ldr	r3, [r3, #32]
 8003db8:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8003dbc:	63fb      	str	r3, [r7, #60]	; 0x3c
    if((temp_reg != 0x00000000U) && (temp_reg != (PeriphClkInit->RTCClockSelection & RCC_BDCR_RTCSEL)))
 8003dbe:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8003dc0:	2b00      	cmp	r3, #0
 8003dc2:	d07d      	beq.n	8003ec0 <HAL_RCCEx_PeriphCLKConfig+0x198>
 8003dc4:	687b      	ldr	r3, [r7, #4]
 8003dc6:	685b      	ldr	r3, [r3, #4]
 8003dc8:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8003dcc:	6bfa      	ldr	r2, [r7, #60]	; 0x3c
 8003dce:	429a      	cmp	r2, r3
 8003dd0:	d076      	beq.n	8003ec0 <HAL_RCCEx_PeriphCLKConfig+0x198>
    {
      /* Store the content of BDCR register before the reset of Backup Domain */
      temp_reg = (RCC->BDCR & ~(RCC_BDCR_RTCSEL));
 8003dd2:	4b65      	ldr	r3, [pc, #404]	; (8003f68 <HAL_RCCEx_PeriphCLKConfig+0x240>)
 8003dd4:	6a1b      	ldr	r3, [r3, #32]
 8003dd6:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8003dda:	63fb      	str	r3, [r7, #60]	; 0x3c
 8003ddc:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 8003de0:	633b      	str	r3, [r7, #48]	; 0x30
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003de2:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8003de4:	fa93 f3a3 	rbit	r3, r3
 8003de8:	62fb      	str	r3, [r7, #44]	; 0x2c
  return result;
 8003dea:	6afb      	ldr	r3, [r7, #44]	; 0x2c
      /* RTC Clock selection can be changed only if the Backup Domain is reset */
      __HAL_RCC_BACKUPRESET_FORCE();
 8003dec:	fab3 f383 	clz	r3, r3
 8003df0:	b2db      	uxtb	r3, r3
 8003df2:	461a      	mov	r2, r3
 8003df4:	4b5e      	ldr	r3, [pc, #376]	; (8003f70 <HAL_RCCEx_PeriphCLKConfig+0x248>)
 8003df6:	4413      	add	r3, r2
 8003df8:	009b      	lsls	r3, r3, #2
 8003dfa:	461a      	mov	r2, r3
 8003dfc:	2301      	movs	r3, #1
 8003dfe:	6013      	str	r3, [r2, #0]
 8003e00:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 8003e04:	63bb      	str	r3, [r7, #56]	; 0x38
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003e06:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8003e08:	fa93 f3a3 	rbit	r3, r3
 8003e0c:	637b      	str	r3, [r7, #52]	; 0x34
  return result;
 8003e0e:	6b7b      	ldr	r3, [r7, #52]	; 0x34
      __HAL_RCC_BACKUPRESET_RELEASE();
 8003e10:	fab3 f383 	clz	r3, r3
 8003e14:	b2db      	uxtb	r3, r3
 8003e16:	461a      	mov	r2, r3
 8003e18:	4b55      	ldr	r3, [pc, #340]	; (8003f70 <HAL_RCCEx_PeriphCLKConfig+0x248>)
 8003e1a:	4413      	add	r3, r2
 8003e1c:	009b      	lsls	r3, r3, #2
 8003e1e:	461a      	mov	r2, r3
 8003e20:	2300      	movs	r3, #0
 8003e22:	6013      	str	r3, [r2, #0]
      /* Restore the Content of BDCR register */
      RCC->BDCR = temp_reg;
 8003e24:	4a50      	ldr	r2, [pc, #320]	; (8003f68 <HAL_RCCEx_PeriphCLKConfig+0x240>)
 8003e26:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8003e28:	6213      	str	r3, [r2, #32]
    
      /* Wait for LSERDY if LSE was enabled */
      if (HAL_IS_BIT_SET(temp_reg, RCC_BDCR_LSEON))
 8003e2a:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8003e2c:	f003 0301 	and.w	r3, r3, #1
 8003e30:	2b00      	cmp	r3, #0
 8003e32:	d045      	beq.n	8003ec0 <HAL_RCCEx_PeriphCLKConfig+0x198>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8003e34:	f7fd fb98 	bl	8001568 <HAL_GetTick>
 8003e38:	6438      	str	r0, [r7, #64]	; 0x40
        
        /* Wait till LSE is ready */  
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8003e3a:	e00a      	b.n	8003e52 <HAL_RCCEx_PeriphCLKConfig+0x12a>
        {
            if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8003e3c:	f7fd fb94 	bl	8001568 <HAL_GetTick>
 8003e40:	4602      	mov	r2, r0
 8003e42:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8003e44:	1ad3      	subs	r3, r2, r3
 8003e46:	f241 3288 	movw	r2, #5000	; 0x1388
 8003e4a:	4293      	cmp	r3, r2
 8003e4c:	d901      	bls.n	8003e52 <HAL_RCCEx_PeriphCLKConfig+0x12a>
          {
            return HAL_TIMEOUT;
 8003e4e:	2303      	movs	r3, #3
 8003e50:	e086      	b.n	8003f60 <HAL_RCCEx_PeriphCLKConfig+0x238>
 8003e52:	2302      	movs	r3, #2
 8003e54:	62bb      	str	r3, [r7, #40]	; 0x28
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003e56:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8003e58:	fa93 f3a3 	rbit	r3, r3
 8003e5c:	627b      	str	r3, [r7, #36]	; 0x24
 8003e5e:	2302      	movs	r3, #2
 8003e60:	623b      	str	r3, [r7, #32]
 8003e62:	6a3b      	ldr	r3, [r7, #32]
 8003e64:	fa93 f3a3 	rbit	r3, r3
 8003e68:	61fb      	str	r3, [r7, #28]
  return result;
 8003e6a:	69fb      	ldr	r3, [r7, #28]
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8003e6c:	fab3 f383 	clz	r3, r3
 8003e70:	b2db      	uxtb	r3, r3
 8003e72:	095b      	lsrs	r3, r3, #5
 8003e74:	b2db      	uxtb	r3, r3
 8003e76:	f043 0302 	orr.w	r3, r3, #2
 8003e7a:	b2db      	uxtb	r3, r3
 8003e7c:	2b02      	cmp	r3, #2
 8003e7e:	d102      	bne.n	8003e86 <HAL_RCCEx_PeriphCLKConfig+0x15e>
 8003e80:	4b39      	ldr	r3, [pc, #228]	; (8003f68 <HAL_RCCEx_PeriphCLKConfig+0x240>)
 8003e82:	6a1b      	ldr	r3, [r3, #32]
 8003e84:	e007      	b.n	8003e96 <HAL_RCCEx_PeriphCLKConfig+0x16e>
 8003e86:	2302      	movs	r3, #2
 8003e88:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003e8a:	69bb      	ldr	r3, [r7, #24]
 8003e8c:	fa93 f3a3 	rbit	r3, r3
 8003e90:	617b      	str	r3, [r7, #20]
 8003e92:	4b35      	ldr	r3, [pc, #212]	; (8003f68 <HAL_RCCEx_PeriphCLKConfig+0x240>)
 8003e94:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003e96:	2202      	movs	r2, #2
 8003e98:	613a      	str	r2, [r7, #16]
 8003e9a:	693a      	ldr	r2, [r7, #16]
 8003e9c:	fa92 f2a2 	rbit	r2, r2
 8003ea0:	60fa      	str	r2, [r7, #12]
  return result;
 8003ea2:	68fa      	ldr	r2, [r7, #12]
 8003ea4:	fab2 f282 	clz	r2, r2
 8003ea8:	b2d2      	uxtb	r2, r2
 8003eaa:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 8003eae:	b2d2      	uxtb	r2, r2
 8003eb0:	f002 021f 	and.w	r2, r2, #31
 8003eb4:	2101      	movs	r1, #1
 8003eb6:	fa01 f202 	lsl.w	r2, r1, r2
 8003eba:	4013      	ands	r3, r2
 8003ebc:	2b00      	cmp	r3, #0
 8003ebe:	d0bd      	beq.n	8003e3c <HAL_RCCEx_PeriphCLKConfig+0x114>
          }      
        }  
      }
    }
    __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection); 
 8003ec0:	4b29      	ldr	r3, [pc, #164]	; (8003f68 <HAL_RCCEx_PeriphCLKConfig+0x240>)
 8003ec2:	6a1b      	ldr	r3, [r3, #32]
 8003ec4:	f423 7240 	bic.w	r2, r3, #768	; 0x300
 8003ec8:	687b      	ldr	r3, [r7, #4]
 8003eca:	685b      	ldr	r3, [r3, #4]
 8003ecc:	4926      	ldr	r1, [pc, #152]	; (8003f68 <HAL_RCCEx_PeriphCLKConfig+0x240>)
 8003ece:	4313      	orrs	r3, r2
 8003ed0:	620b      	str	r3, [r1, #32]

    /* Require to disable power clock if necessary */
    if(pwrclkchanged == SET)
 8003ed2:	f897 3047 	ldrb.w	r3, [r7, #71]	; 0x47
 8003ed6:	2b01      	cmp	r3, #1
 8003ed8:	d105      	bne.n	8003ee6 <HAL_RCCEx_PeriphCLKConfig+0x1be>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8003eda:	4b23      	ldr	r3, [pc, #140]	; (8003f68 <HAL_RCCEx_PeriphCLKConfig+0x240>)
 8003edc:	69db      	ldr	r3, [r3, #28]
 8003ede:	4a22      	ldr	r2, [pc, #136]	; (8003f68 <HAL_RCCEx_PeriphCLKConfig+0x240>)
 8003ee0:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8003ee4:	61d3      	str	r3, [r2, #28]
    }
  }

  /*------------------------------- USART1 Configuration ------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART1) == RCC_PERIPHCLK_USART1)
 8003ee6:	687b      	ldr	r3, [r7, #4]
 8003ee8:	681b      	ldr	r3, [r3, #0]
 8003eea:	f003 0301 	and.w	r3, r3, #1
 8003eee:	2b00      	cmp	r3, #0
 8003ef0:	d008      	beq.n	8003f04 <HAL_RCCEx_PeriphCLKConfig+0x1dc>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART1CLKSOURCE(PeriphClkInit->Usart1ClockSelection));
    
    /* Configure the USART1 clock source */
    __HAL_RCC_USART1_CONFIG(PeriphClkInit->Usart1ClockSelection);
 8003ef2:	4b1d      	ldr	r3, [pc, #116]	; (8003f68 <HAL_RCCEx_PeriphCLKConfig+0x240>)
 8003ef4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003ef6:	f023 0203 	bic.w	r2, r3, #3
 8003efa:	687b      	ldr	r3, [r7, #4]
 8003efc:	689b      	ldr	r3, [r3, #8]
 8003efe:	491a      	ldr	r1, [pc, #104]	; (8003f68 <HAL_RCCEx_PeriphCLKConfig+0x240>)
 8003f00:	4313      	orrs	r3, r2
 8003f02:	630b      	str	r3, [r1, #48]	; 0x30
    __HAL_RCC_USART3_CONFIG(PeriphClkInit->Usart3ClockSelection);
  }
#endif /* RCC_CFGR3_USART3SW */

  /*------------------------------ I2C1 Configuration ------------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C1) == RCC_PERIPHCLK_I2C1)
 8003f04:	687b      	ldr	r3, [r7, #4]
 8003f06:	681b      	ldr	r3, [r3, #0]
 8003f08:	f003 0320 	and.w	r3, r3, #32
 8003f0c:	2b00      	cmp	r3, #0
 8003f0e:	d008      	beq.n	8003f22 <HAL_RCCEx_PeriphCLKConfig+0x1fa>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C1CLKSOURCE(PeriphClkInit->I2c1ClockSelection));
    
    /* Configure the I2C1 clock source */
    __HAL_RCC_I2C1_CONFIG(PeriphClkInit->I2c1ClockSelection);
 8003f10:	4b15      	ldr	r3, [pc, #84]	; (8003f68 <HAL_RCCEx_PeriphCLKConfig+0x240>)
 8003f12:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003f14:	f023 0210 	bic.w	r2, r3, #16
 8003f18:	687b      	ldr	r3, [r7, #4]
 8003f1a:	68db      	ldr	r3, [r3, #12]
 8003f1c:	4912      	ldr	r1, [pc, #72]	; (8003f68 <HAL_RCCEx_PeriphCLKConfig+0x240>)
 8003f1e:	4313      	orrs	r3, r2
 8003f20:	630b      	str	r3, [r1, #48]	; 0x30
#if defined(STM32F302xE) || defined(STM32F303xE) || defined(STM32F398xx)\
 || defined(STM32F302xC) || defined(STM32F303xC) || defined(STM32F358xx)\
 || defined(STM32F303x8) || defined(STM32F334x8) || defined(STM32F328xx)
      
  /*------------------------------ ADC1 & ADC2 clock Configuration -------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC12) == RCC_PERIPHCLK_ADC12)
 8003f22:	687b      	ldr	r3, [r7, #4]
 8003f24:	681b      	ldr	r3, [r3, #0]
 8003f26:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8003f2a:	2b00      	cmp	r3, #0
 8003f2c:	d008      	beq.n	8003f40 <HAL_RCCEx_PeriphCLKConfig+0x218>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ADC12PLLCLK_DIV(PeriphClkInit->Adc12ClockSelection));
    
    /* Configure the ADC12 clock source */
    __HAL_RCC_ADC12_CONFIG(PeriphClkInit->Adc12ClockSelection);
 8003f2e:	4b0e      	ldr	r3, [pc, #56]	; (8003f68 <HAL_RCCEx_PeriphCLKConfig+0x240>)
 8003f30:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003f32:	f423 72f8 	bic.w	r2, r3, #496	; 0x1f0
 8003f36:	687b      	ldr	r3, [r7, #4]
 8003f38:	691b      	ldr	r3, [r3, #16]
 8003f3a:	490b      	ldr	r1, [pc, #44]	; (8003f68 <HAL_RCCEx_PeriphCLKConfig+0x240>)
 8003f3c:	4313      	orrs	r3, r2
 8003f3e:	62cb      	str	r3, [r1, #44]	; 0x2c
 || defined(STM32F302xC) || defined(STM32F303xC) || defined(STM32F358xx)\
 || defined(STM32F303x8) || defined(STM32F334x8) || defined(STM32F328xx)\
 || defined(STM32F301x8) || defined(STM32F302x8) || defined(STM32F318xx)

  /*------------------------------ TIM1 clock Configuration ----------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_TIM1) == RCC_PERIPHCLK_TIM1)
 8003f40:	687b      	ldr	r3, [r7, #4]
 8003f42:	681b      	ldr	r3, [r3, #0]
 8003f44:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 8003f48:	2b00      	cmp	r3, #0
 8003f4a:	d008      	beq.n	8003f5e <HAL_RCCEx_PeriphCLKConfig+0x236>
  {
    /* Check the parameters */
    assert_param(IS_RCC_TIM1CLKSOURCE(PeriphClkInit->Tim1ClockSelection));
    
    /* Configure the TIM1 clock source */
    __HAL_RCC_TIM1_CONFIG(PeriphClkInit->Tim1ClockSelection);
 8003f4c:	4b06      	ldr	r3, [pc, #24]	; (8003f68 <HAL_RCCEx_PeriphCLKConfig+0x240>)
 8003f4e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003f50:	f423 7280 	bic.w	r2, r3, #256	; 0x100
 8003f54:	687b      	ldr	r3, [r7, #4]
 8003f56:	695b      	ldr	r3, [r3, #20]
 8003f58:	4903      	ldr	r1, [pc, #12]	; (8003f68 <HAL_RCCEx_PeriphCLKConfig+0x240>)
 8003f5a:	4313      	orrs	r3, r2
 8003f5c:	630b      	str	r3, [r1, #48]	; 0x30
    __HAL_RCC_TIM20_CONFIG(PeriphClkInit->Tim20ClockSelection);
  }
#endif /* STM32F303xE || STM32F398xx */  

  
  return HAL_OK;
 8003f5e:	2300      	movs	r3, #0
}
 8003f60:	4618      	mov	r0, r3
 8003f62:	3748      	adds	r7, #72	; 0x48
 8003f64:	46bd      	mov	sp, r7
 8003f66:	bd80      	pop	{r7, pc}
 8003f68:	40021000 	.word	0x40021000
 8003f6c:	40007000 	.word	0x40007000
 8003f70:	10908100 	.word	0x10908100

08003f74 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 8003f74:	b580      	push	{r7, lr}
 8003f76:	b082      	sub	sp, #8
 8003f78:	af00      	add	r7, sp, #0
 8003f7a:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8003f7c:	687b      	ldr	r3, [r7, #4]
 8003f7e:	2b00      	cmp	r3, #0
 8003f80:	d101      	bne.n	8003f86 <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 8003f82:	2301      	movs	r3, #1
 8003f84:	e049      	b.n	800401a <HAL_TIM_Base_Init+0xa6>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8003f86:	687b      	ldr	r3, [r7, #4]
 8003f88:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8003f8c:	b2db      	uxtb	r3, r3
 8003f8e:	2b00      	cmp	r3, #0
 8003f90:	d106      	bne.n	8003fa0 <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8003f92:	687b      	ldr	r3, [r7, #4]
 8003f94:	2200      	movs	r2, #0
 8003f96:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 8003f9a:	6878      	ldr	r0, [r7, #4]
 8003f9c:	f7fd f9c6 	bl	800132c <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8003fa0:	687b      	ldr	r3, [r7, #4]
 8003fa2:	2202      	movs	r2, #2
 8003fa4:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8003fa8:	687b      	ldr	r3, [r7, #4]
 8003faa:	681a      	ldr	r2, [r3, #0]
 8003fac:	687b      	ldr	r3, [r7, #4]
 8003fae:	3304      	adds	r3, #4
 8003fb0:	4619      	mov	r1, r3
 8003fb2:	4610      	mov	r0, r2
 8003fb4:	f000 faa2 	bl	80044fc <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8003fb8:	687b      	ldr	r3, [r7, #4]
 8003fba:	2201      	movs	r2, #1
 8003fbc:	f883 2048 	strb.w	r2, [r3, #72]	; 0x48

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8003fc0:	687b      	ldr	r3, [r7, #4]
 8003fc2:	2201      	movs	r2, #1
 8003fc4:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 8003fc8:	687b      	ldr	r3, [r7, #4]
 8003fca:	2201      	movs	r2, #1
 8003fcc:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 8003fd0:	687b      	ldr	r3, [r7, #4]
 8003fd2:	2201      	movs	r2, #1
 8003fd4:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 8003fd8:	687b      	ldr	r3, [r7, #4]
 8003fda:	2201      	movs	r2, #1
 8003fdc:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
 8003fe0:	687b      	ldr	r3, [r7, #4]
 8003fe2:	2201      	movs	r2, #1
 8003fe4:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 8003fe8:	687b      	ldr	r3, [r7, #4]
 8003fea:	2201      	movs	r2, #1
 8003fec:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8003ff0:	687b      	ldr	r3, [r7, #4]
 8003ff2:	2201      	movs	r2, #1
 8003ff4:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 8003ff8:	687b      	ldr	r3, [r7, #4]
 8003ffa:	2201      	movs	r2, #1
 8003ffc:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
 8004000:	687b      	ldr	r3, [r7, #4]
 8004002:	2201      	movs	r2, #1
 8004004:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46
 8004008:	687b      	ldr	r3, [r7, #4]
 800400a:	2201      	movs	r2, #1
 800400c:	f883 2047 	strb.w	r2, [r3, #71]	; 0x47

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8004010:	687b      	ldr	r3, [r7, #4]
 8004012:	2201      	movs	r2, #1
 8004014:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 8004018:	2300      	movs	r3, #0
}
 800401a:	4618      	mov	r0, r3
 800401c:	3708      	adds	r7, #8
 800401e:	46bd      	mov	sp, r7
 8004020:	bd80      	pop	{r7, pc}
	...

08004024 <HAL_TIM_Base_Start_IT>:
  * @brief  Starts the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
 8004024:	b480      	push	{r7}
 8004026:	b085      	sub	sp, #20
 8004028:	af00      	add	r7, sp, #0
 800402a:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 800402c:	687b      	ldr	r3, [r7, #4]
 800402e:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8004032:	b2db      	uxtb	r3, r3
 8004034:	2b01      	cmp	r3, #1
 8004036:	d001      	beq.n	800403c <HAL_TIM_Base_Start_IT+0x18>
  {
    return HAL_ERROR;
 8004038:	2301      	movs	r3, #1
 800403a:	e040      	b.n	80040be <HAL_TIM_Base_Start_IT+0x9a>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 800403c:	687b      	ldr	r3, [r7, #4]
 800403e:	2202      	movs	r2, #2
 8004040:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 8004044:	687b      	ldr	r3, [r7, #4]
 8004046:	681b      	ldr	r3, [r3, #0]
 8004048:	68da      	ldr	r2, [r3, #12]
 800404a:	687b      	ldr	r3, [r7, #4]
 800404c:	681b      	ldr	r3, [r3, #0]
 800404e:	f042 0201 	orr.w	r2, r2, #1
 8004052:	60da      	str	r2, [r3, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8004054:	687b      	ldr	r3, [r7, #4]
 8004056:	681b      	ldr	r3, [r3, #0]
 8004058:	4a1c      	ldr	r2, [pc, #112]	; (80040cc <HAL_TIM_Base_Start_IT+0xa8>)
 800405a:	4293      	cmp	r3, r2
 800405c:	d00e      	beq.n	800407c <HAL_TIM_Base_Start_IT+0x58>
 800405e:	687b      	ldr	r3, [r7, #4]
 8004060:	681b      	ldr	r3, [r3, #0]
 8004062:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8004066:	d009      	beq.n	800407c <HAL_TIM_Base_Start_IT+0x58>
 8004068:	687b      	ldr	r3, [r7, #4]
 800406a:	681b      	ldr	r3, [r3, #0]
 800406c:	4a18      	ldr	r2, [pc, #96]	; (80040d0 <HAL_TIM_Base_Start_IT+0xac>)
 800406e:	4293      	cmp	r3, r2
 8004070:	d004      	beq.n	800407c <HAL_TIM_Base_Start_IT+0x58>
 8004072:	687b      	ldr	r3, [r7, #4]
 8004074:	681b      	ldr	r3, [r3, #0]
 8004076:	4a17      	ldr	r2, [pc, #92]	; (80040d4 <HAL_TIM_Base_Start_IT+0xb0>)
 8004078:	4293      	cmp	r3, r2
 800407a:	d115      	bne.n	80040a8 <HAL_TIM_Base_Start_IT+0x84>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 800407c:	687b      	ldr	r3, [r7, #4]
 800407e:	681b      	ldr	r3, [r3, #0]
 8004080:	689a      	ldr	r2, [r3, #8]
 8004082:	4b15      	ldr	r3, [pc, #84]	; (80040d8 <HAL_TIM_Base_Start_IT+0xb4>)
 8004084:	4013      	ands	r3, r2
 8004086:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8004088:	68fb      	ldr	r3, [r7, #12]
 800408a:	2b06      	cmp	r3, #6
 800408c:	d015      	beq.n	80040ba <HAL_TIM_Base_Start_IT+0x96>
 800408e:	68fb      	ldr	r3, [r7, #12]
 8004090:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8004094:	d011      	beq.n	80040ba <HAL_TIM_Base_Start_IT+0x96>
    {
      __HAL_TIM_ENABLE(htim);
 8004096:	687b      	ldr	r3, [r7, #4]
 8004098:	681b      	ldr	r3, [r3, #0]
 800409a:	681a      	ldr	r2, [r3, #0]
 800409c:	687b      	ldr	r3, [r7, #4]
 800409e:	681b      	ldr	r3, [r3, #0]
 80040a0:	f042 0201 	orr.w	r2, r2, #1
 80040a4:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80040a6:	e008      	b.n	80040ba <HAL_TIM_Base_Start_IT+0x96>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 80040a8:	687b      	ldr	r3, [r7, #4]
 80040aa:	681b      	ldr	r3, [r3, #0]
 80040ac:	681a      	ldr	r2, [r3, #0]
 80040ae:	687b      	ldr	r3, [r7, #4]
 80040b0:	681b      	ldr	r3, [r3, #0]
 80040b2:	f042 0201 	orr.w	r2, r2, #1
 80040b6:	601a      	str	r2, [r3, #0]
 80040b8:	e000      	b.n	80040bc <HAL_TIM_Base_Start_IT+0x98>
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80040ba:	bf00      	nop
  }

  /* Return function status */
  return HAL_OK;
 80040bc:	2300      	movs	r3, #0
}
 80040be:	4618      	mov	r0, r3
 80040c0:	3714      	adds	r7, #20
 80040c2:	46bd      	mov	sp, r7
 80040c4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80040c8:	4770      	bx	lr
 80040ca:	bf00      	nop
 80040cc:	40012c00 	.word	0x40012c00
 80040d0:	40000400 	.word	0x40000400
 80040d4:	40014000 	.word	0x40014000
 80040d8:	00010007 	.word	0x00010007

080040dc <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 80040dc:	b580      	push	{r7, lr}
 80040de:	b082      	sub	sp, #8
 80040e0:	af00      	add	r7, sp, #0
 80040e2:	6078      	str	r0, [r7, #4]
  /* Capture compare 1 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC1) != RESET)
 80040e4:	687b      	ldr	r3, [r7, #4]
 80040e6:	681b      	ldr	r3, [r3, #0]
 80040e8:	691b      	ldr	r3, [r3, #16]
 80040ea:	f003 0302 	and.w	r3, r3, #2
 80040ee:	2b02      	cmp	r3, #2
 80040f0:	d122      	bne.n	8004138 <HAL_TIM_IRQHandler+0x5c>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC1) != RESET)
 80040f2:	687b      	ldr	r3, [r7, #4]
 80040f4:	681b      	ldr	r3, [r3, #0]
 80040f6:	68db      	ldr	r3, [r3, #12]
 80040f8:	f003 0302 	and.w	r3, r3, #2
 80040fc:	2b02      	cmp	r3, #2
 80040fe:	d11b      	bne.n	8004138 <HAL_TIM_IRQHandler+0x5c>
    {
      {
        __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC1);
 8004100:	687b      	ldr	r3, [r7, #4]
 8004102:	681b      	ldr	r3, [r3, #0]
 8004104:	f06f 0202 	mvn.w	r2, #2
 8004108:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 800410a:	687b      	ldr	r3, [r7, #4]
 800410c:	2201      	movs	r2, #1
 800410e:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 8004110:	687b      	ldr	r3, [r7, #4]
 8004112:	681b      	ldr	r3, [r3, #0]
 8004114:	699b      	ldr	r3, [r3, #24]
 8004116:	f003 0303 	and.w	r3, r3, #3
 800411a:	2b00      	cmp	r3, #0
 800411c:	d003      	beq.n	8004126 <HAL_TIM_IRQHandler+0x4a>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 800411e:	6878      	ldr	r0, [r7, #4]
 8004120:	f000 f9ce 	bl	80044c0 <HAL_TIM_IC_CaptureCallback>
 8004124:	e005      	b.n	8004132 <HAL_TIM_IRQHandler+0x56>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 8004126:	6878      	ldr	r0, [r7, #4]
 8004128:	f000 f9c0 	bl	80044ac <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 800412c:	6878      	ldr	r0, [r7, #4]
 800412e:	f000 f9d1 	bl	80044d4 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8004132:	687b      	ldr	r3, [r7, #4]
 8004134:	2200      	movs	r2, #0
 8004136:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC2) != RESET)
 8004138:	687b      	ldr	r3, [r7, #4]
 800413a:	681b      	ldr	r3, [r3, #0]
 800413c:	691b      	ldr	r3, [r3, #16]
 800413e:	f003 0304 	and.w	r3, r3, #4
 8004142:	2b04      	cmp	r3, #4
 8004144:	d122      	bne.n	800418c <HAL_TIM_IRQHandler+0xb0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC2) != RESET)
 8004146:	687b      	ldr	r3, [r7, #4]
 8004148:	681b      	ldr	r3, [r3, #0]
 800414a:	68db      	ldr	r3, [r3, #12]
 800414c:	f003 0304 	and.w	r3, r3, #4
 8004150:	2b04      	cmp	r3, #4
 8004152:	d11b      	bne.n	800418c <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC2);
 8004154:	687b      	ldr	r3, [r7, #4]
 8004156:	681b      	ldr	r3, [r3, #0]
 8004158:	f06f 0204 	mvn.w	r2, #4
 800415c:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 800415e:	687b      	ldr	r3, [r7, #4]
 8004160:	2202      	movs	r2, #2
 8004162:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 8004164:	687b      	ldr	r3, [r7, #4]
 8004166:	681b      	ldr	r3, [r3, #0]
 8004168:	699b      	ldr	r3, [r3, #24]
 800416a:	f403 7340 	and.w	r3, r3, #768	; 0x300
 800416e:	2b00      	cmp	r3, #0
 8004170:	d003      	beq.n	800417a <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8004172:	6878      	ldr	r0, [r7, #4]
 8004174:	f000 f9a4 	bl	80044c0 <HAL_TIM_IC_CaptureCallback>
 8004178:	e005      	b.n	8004186 <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 800417a:	6878      	ldr	r0, [r7, #4]
 800417c:	f000 f996 	bl	80044ac <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8004180:	6878      	ldr	r0, [r7, #4]
 8004182:	f000 f9a7 	bl	80044d4 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8004186:	687b      	ldr	r3, [r7, #4]
 8004188:	2200      	movs	r2, #0
 800418a:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC3) != RESET)
 800418c:	687b      	ldr	r3, [r7, #4]
 800418e:	681b      	ldr	r3, [r3, #0]
 8004190:	691b      	ldr	r3, [r3, #16]
 8004192:	f003 0308 	and.w	r3, r3, #8
 8004196:	2b08      	cmp	r3, #8
 8004198:	d122      	bne.n	80041e0 <HAL_TIM_IRQHandler+0x104>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC3) != RESET)
 800419a:	687b      	ldr	r3, [r7, #4]
 800419c:	681b      	ldr	r3, [r3, #0]
 800419e:	68db      	ldr	r3, [r3, #12]
 80041a0:	f003 0308 	and.w	r3, r3, #8
 80041a4:	2b08      	cmp	r3, #8
 80041a6:	d11b      	bne.n	80041e0 <HAL_TIM_IRQHandler+0x104>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC3);
 80041a8:	687b      	ldr	r3, [r7, #4]
 80041aa:	681b      	ldr	r3, [r3, #0]
 80041ac:	f06f 0208 	mvn.w	r2, #8
 80041b0:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 80041b2:	687b      	ldr	r3, [r7, #4]
 80041b4:	2204      	movs	r2, #4
 80041b6:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 80041b8:	687b      	ldr	r3, [r7, #4]
 80041ba:	681b      	ldr	r3, [r3, #0]
 80041bc:	69db      	ldr	r3, [r3, #28]
 80041be:	f003 0303 	and.w	r3, r3, #3
 80041c2:	2b00      	cmp	r3, #0
 80041c4:	d003      	beq.n	80041ce <HAL_TIM_IRQHandler+0xf2>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 80041c6:	6878      	ldr	r0, [r7, #4]
 80041c8:	f000 f97a 	bl	80044c0 <HAL_TIM_IC_CaptureCallback>
 80041cc:	e005      	b.n	80041da <HAL_TIM_IRQHandler+0xfe>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 80041ce:	6878      	ldr	r0, [r7, #4]
 80041d0:	f000 f96c 	bl	80044ac <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 80041d4:	6878      	ldr	r0, [r7, #4]
 80041d6:	f000 f97d 	bl	80044d4 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80041da:	687b      	ldr	r3, [r7, #4]
 80041dc:	2200      	movs	r2, #0
 80041de:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC4) != RESET)
 80041e0:	687b      	ldr	r3, [r7, #4]
 80041e2:	681b      	ldr	r3, [r3, #0]
 80041e4:	691b      	ldr	r3, [r3, #16]
 80041e6:	f003 0310 	and.w	r3, r3, #16
 80041ea:	2b10      	cmp	r3, #16
 80041ec:	d122      	bne.n	8004234 <HAL_TIM_IRQHandler+0x158>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC4) != RESET)
 80041ee:	687b      	ldr	r3, [r7, #4]
 80041f0:	681b      	ldr	r3, [r3, #0]
 80041f2:	68db      	ldr	r3, [r3, #12]
 80041f4:	f003 0310 	and.w	r3, r3, #16
 80041f8:	2b10      	cmp	r3, #16
 80041fa:	d11b      	bne.n	8004234 <HAL_TIM_IRQHandler+0x158>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC4);
 80041fc:	687b      	ldr	r3, [r7, #4]
 80041fe:	681b      	ldr	r3, [r3, #0]
 8004200:	f06f 0210 	mvn.w	r2, #16
 8004204:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 8004206:	687b      	ldr	r3, [r7, #4]
 8004208:	2208      	movs	r2, #8
 800420a:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 800420c:	687b      	ldr	r3, [r7, #4]
 800420e:	681b      	ldr	r3, [r3, #0]
 8004210:	69db      	ldr	r3, [r3, #28]
 8004212:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8004216:	2b00      	cmp	r3, #0
 8004218:	d003      	beq.n	8004222 <HAL_TIM_IRQHandler+0x146>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 800421a:	6878      	ldr	r0, [r7, #4]
 800421c:	f000 f950 	bl	80044c0 <HAL_TIM_IC_CaptureCallback>
 8004220:	e005      	b.n	800422e <HAL_TIM_IRQHandler+0x152>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8004222:	6878      	ldr	r0, [r7, #4]
 8004224:	f000 f942 	bl	80044ac <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8004228:	6878      	ldr	r0, [r7, #4]
 800422a:	f000 f953 	bl	80044d4 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800422e:	687b      	ldr	r3, [r7, #4]
 8004230:	2200      	movs	r2, #0
 8004232:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_UPDATE) != RESET)
 8004234:	687b      	ldr	r3, [r7, #4]
 8004236:	681b      	ldr	r3, [r3, #0]
 8004238:	691b      	ldr	r3, [r3, #16]
 800423a:	f003 0301 	and.w	r3, r3, #1
 800423e:	2b01      	cmp	r3, #1
 8004240:	d10e      	bne.n	8004260 <HAL_TIM_IRQHandler+0x184>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_UPDATE) != RESET)
 8004242:	687b      	ldr	r3, [r7, #4]
 8004244:	681b      	ldr	r3, [r3, #0]
 8004246:	68db      	ldr	r3, [r3, #12]
 8004248:	f003 0301 	and.w	r3, r3, #1
 800424c:	2b01      	cmp	r3, #1
 800424e:	d107      	bne.n	8004260 <HAL_TIM_IRQHandler+0x184>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_UPDATE);
 8004250:	687b      	ldr	r3, [r7, #4]
 8004252:	681b      	ldr	r3, [r3, #0]
 8004254:	f06f 0201 	mvn.w	r2, #1
 8004258:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 800425a:	6878      	ldr	r0, [r7, #4]
 800425c:	f7fc fdba 	bl	8000dd4 <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_BREAK) != RESET)
 8004260:	687b      	ldr	r3, [r7, #4]
 8004262:	681b      	ldr	r3, [r3, #0]
 8004264:	691b      	ldr	r3, [r3, #16]
 8004266:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800426a:	2b80      	cmp	r3, #128	; 0x80
 800426c:	d10e      	bne.n	800428c <HAL_TIM_IRQHandler+0x1b0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_BREAK) != RESET)
 800426e:	687b      	ldr	r3, [r7, #4]
 8004270:	681b      	ldr	r3, [r3, #0]
 8004272:	68db      	ldr	r3, [r3, #12]
 8004274:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8004278:	2b80      	cmp	r3, #128	; 0x80
 800427a:	d107      	bne.n	800428c <HAL_TIM_IRQHandler+0x1b0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_BREAK);
 800427c:	687b      	ldr	r3, [r7, #4]
 800427e:	681b      	ldr	r3, [r3, #0]
 8004280:	f06f 0280 	mvn.w	r2, #128	; 0x80
 8004284:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 8004286:	6878      	ldr	r0, [r7, #4]
 8004288:	f000 fac2 	bl	8004810 <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
#if defined(TIM_BDTR_BK2E)
  /* TIM Break2 input event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_BREAK2) != RESET)
 800428c:	687b      	ldr	r3, [r7, #4]
 800428e:	681b      	ldr	r3, [r3, #0]
 8004290:	691b      	ldr	r3, [r3, #16]
 8004292:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8004296:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 800429a:	d10e      	bne.n	80042ba <HAL_TIM_IRQHandler+0x1de>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_BREAK) != RESET)
 800429c:	687b      	ldr	r3, [r7, #4]
 800429e:	681b      	ldr	r3, [r3, #0]
 80042a0:	68db      	ldr	r3, [r3, #12]
 80042a2:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80042a6:	2b80      	cmp	r3, #128	; 0x80
 80042a8:	d107      	bne.n	80042ba <HAL_TIM_IRQHandler+0x1de>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK2);
 80042aa:	687b      	ldr	r3, [r7, #4]
 80042ac:	681b      	ldr	r3, [r3, #0]
 80042ae:	f46f 7280 	mvn.w	r2, #256	; 0x100
 80042b2:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->Break2Callback(htim);
#else
      HAL_TIMEx_Break2Callback(htim);
 80042b4:	6878      	ldr	r0, [r7, #4]
 80042b6:	f000 fab5 	bl	8004824 <HAL_TIMEx_Break2Callback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
#endif /* TIM_BDTR_BK2E */
  /* TIM Trigger detection event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_TRIGGER) != RESET)
 80042ba:	687b      	ldr	r3, [r7, #4]
 80042bc:	681b      	ldr	r3, [r3, #0]
 80042be:	691b      	ldr	r3, [r3, #16]
 80042c0:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80042c4:	2b40      	cmp	r3, #64	; 0x40
 80042c6:	d10e      	bne.n	80042e6 <HAL_TIM_IRQHandler+0x20a>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_TRIGGER) != RESET)
 80042c8:	687b      	ldr	r3, [r7, #4]
 80042ca:	681b      	ldr	r3, [r3, #0]
 80042cc:	68db      	ldr	r3, [r3, #12]
 80042ce:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80042d2:	2b40      	cmp	r3, #64	; 0x40
 80042d4:	d107      	bne.n	80042e6 <HAL_TIM_IRQHandler+0x20a>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_TRIGGER);
 80042d6:	687b      	ldr	r3, [r7, #4]
 80042d8:	681b      	ldr	r3, [r3, #0]
 80042da:	f06f 0240 	mvn.w	r2, #64	; 0x40
 80042de:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 80042e0:	6878      	ldr	r0, [r7, #4]
 80042e2:	f000 f901 	bl	80044e8 <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_COM) != RESET)
 80042e6:	687b      	ldr	r3, [r7, #4]
 80042e8:	681b      	ldr	r3, [r3, #0]
 80042ea:	691b      	ldr	r3, [r3, #16]
 80042ec:	f003 0320 	and.w	r3, r3, #32
 80042f0:	2b20      	cmp	r3, #32
 80042f2:	d10e      	bne.n	8004312 <HAL_TIM_IRQHandler+0x236>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_COM) != RESET)
 80042f4:	687b      	ldr	r3, [r7, #4]
 80042f6:	681b      	ldr	r3, [r3, #0]
 80042f8:	68db      	ldr	r3, [r3, #12]
 80042fa:	f003 0320 	and.w	r3, r3, #32
 80042fe:	2b20      	cmp	r3, #32
 8004300:	d107      	bne.n	8004312 <HAL_TIM_IRQHandler+0x236>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_FLAG_COM);
 8004302:	687b      	ldr	r3, [r7, #4]
 8004304:	681b      	ldr	r3, [r3, #0]
 8004306:	f06f 0220 	mvn.w	r2, #32
 800430a:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 800430c:	6878      	ldr	r0, [r7, #4]
 800430e:	f000 fa75 	bl	80047fc <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 8004312:	bf00      	nop
 8004314:	3708      	adds	r7, #8
 8004316:	46bd      	mov	sp, r7
 8004318:	bd80      	pop	{r7, pc}

0800431a <HAL_TIM_ConfigClockSource>:
  * @param  sClockSourceConfig pointer to a TIM_ClockConfigTypeDef structure that
  *         contains the clock source information for the TIM peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_ConfigClockSource(TIM_HandleTypeDef *htim, const TIM_ClockConfigTypeDef *sClockSourceConfig)
{
 800431a:	b580      	push	{r7, lr}
 800431c:	b084      	sub	sp, #16
 800431e:	af00      	add	r7, sp, #0
 8004320:	6078      	str	r0, [r7, #4]
 8004322:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 8004324:	2300      	movs	r3, #0
 8004326:	73fb      	strb	r3, [r7, #15]
  uint32_t tmpsmcr;

  /* Process Locked */
  __HAL_LOCK(htim);
 8004328:	687b      	ldr	r3, [r7, #4]
 800432a:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 800432e:	2b01      	cmp	r3, #1
 8004330:	d101      	bne.n	8004336 <HAL_TIM_ConfigClockSource+0x1c>
 8004332:	2302      	movs	r3, #2
 8004334:	e0b6      	b.n	80044a4 <HAL_TIM_ConfigClockSource+0x18a>
 8004336:	687b      	ldr	r3, [r7, #4]
 8004338:	2201      	movs	r2, #1
 800433a:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 800433e:	687b      	ldr	r3, [r7, #4]
 8004340:	2202      	movs	r2, #2
 8004342:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Check the parameters */
  assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));

  /* Reset the SMS, TS, ECE, ETPS and ETRF bits */
  tmpsmcr = htim->Instance->SMCR;
 8004346:	687b      	ldr	r3, [r7, #4]
 8004348:	681b      	ldr	r3, [r3, #0]
 800434a:	689b      	ldr	r3, [r3, #8]
 800434c:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 800434e:	68bb      	ldr	r3, [r7, #8]
 8004350:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8004354:	f023 0377 	bic.w	r3, r3, #119	; 0x77
 8004358:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 800435a:	68bb      	ldr	r3, [r7, #8]
 800435c:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 8004360:	60bb      	str	r3, [r7, #8]
  htim->Instance->SMCR = tmpsmcr;
 8004362:	687b      	ldr	r3, [r7, #4]
 8004364:	681b      	ldr	r3, [r3, #0]
 8004366:	68ba      	ldr	r2, [r7, #8]
 8004368:	609a      	str	r2, [r3, #8]

  switch (sClockSourceConfig->ClockSource)
 800436a:	683b      	ldr	r3, [r7, #0]
 800436c:	681b      	ldr	r3, [r3, #0]
 800436e:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8004372:	d03e      	beq.n	80043f2 <HAL_TIM_ConfigClockSource+0xd8>
 8004374:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8004378:	f200 8087 	bhi.w	800448a <HAL_TIM_ConfigClockSource+0x170>
 800437c:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8004380:	f000 8086 	beq.w	8004490 <HAL_TIM_ConfigClockSource+0x176>
 8004384:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8004388:	d87f      	bhi.n	800448a <HAL_TIM_ConfigClockSource+0x170>
 800438a:	2b70      	cmp	r3, #112	; 0x70
 800438c:	d01a      	beq.n	80043c4 <HAL_TIM_ConfigClockSource+0xaa>
 800438e:	2b70      	cmp	r3, #112	; 0x70
 8004390:	d87b      	bhi.n	800448a <HAL_TIM_ConfigClockSource+0x170>
 8004392:	2b60      	cmp	r3, #96	; 0x60
 8004394:	d050      	beq.n	8004438 <HAL_TIM_ConfigClockSource+0x11e>
 8004396:	2b60      	cmp	r3, #96	; 0x60
 8004398:	d877      	bhi.n	800448a <HAL_TIM_ConfigClockSource+0x170>
 800439a:	2b50      	cmp	r3, #80	; 0x50
 800439c:	d03c      	beq.n	8004418 <HAL_TIM_ConfigClockSource+0xfe>
 800439e:	2b50      	cmp	r3, #80	; 0x50
 80043a0:	d873      	bhi.n	800448a <HAL_TIM_ConfigClockSource+0x170>
 80043a2:	2b40      	cmp	r3, #64	; 0x40
 80043a4:	d058      	beq.n	8004458 <HAL_TIM_ConfigClockSource+0x13e>
 80043a6:	2b40      	cmp	r3, #64	; 0x40
 80043a8:	d86f      	bhi.n	800448a <HAL_TIM_ConfigClockSource+0x170>
 80043aa:	2b30      	cmp	r3, #48	; 0x30
 80043ac:	d064      	beq.n	8004478 <HAL_TIM_ConfigClockSource+0x15e>
 80043ae:	2b30      	cmp	r3, #48	; 0x30
 80043b0:	d86b      	bhi.n	800448a <HAL_TIM_ConfigClockSource+0x170>
 80043b2:	2b20      	cmp	r3, #32
 80043b4:	d060      	beq.n	8004478 <HAL_TIM_ConfigClockSource+0x15e>
 80043b6:	2b20      	cmp	r3, #32
 80043b8:	d867      	bhi.n	800448a <HAL_TIM_ConfigClockSource+0x170>
 80043ba:	2b00      	cmp	r3, #0
 80043bc:	d05c      	beq.n	8004478 <HAL_TIM_ConfigClockSource+0x15e>
 80043be:	2b10      	cmp	r3, #16
 80043c0:	d05a      	beq.n	8004478 <HAL_TIM_ConfigClockSource+0x15e>
 80043c2:	e062      	b.n	800448a <HAL_TIM_ConfigClockSource+0x170>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 80043c4:	687b      	ldr	r3, [r7, #4]
 80043c6:	6818      	ldr	r0, [r3, #0]
 80043c8:	683b      	ldr	r3, [r7, #0]
 80043ca:	6899      	ldr	r1, [r3, #8]
 80043cc:	683b      	ldr	r3, [r7, #0]
 80043ce:	685a      	ldr	r2, [r3, #4]
 80043d0:	683b      	ldr	r3, [r7, #0]
 80043d2:	68db      	ldr	r3, [r3, #12]
 80043d4:	f000 f984 	bl	80046e0 <TIM_ETR_SetConfig>
                        sClockSourceConfig->ClockPrescaler,
                        sClockSourceConfig->ClockPolarity,
                        sClockSourceConfig->ClockFilter);

      /* Select the External clock mode1 and the ETRF trigger */
      tmpsmcr = htim->Instance->SMCR;
 80043d8:	687b      	ldr	r3, [r7, #4]
 80043da:	681b      	ldr	r3, [r3, #0]
 80043dc:	689b      	ldr	r3, [r3, #8]
 80043de:	60bb      	str	r3, [r7, #8]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 80043e0:	68bb      	ldr	r3, [r7, #8]
 80043e2:	f043 0377 	orr.w	r3, r3, #119	; 0x77
 80043e6:	60bb      	str	r3, [r7, #8]
      /* Write to TIMx SMCR */
      htim->Instance->SMCR = tmpsmcr;
 80043e8:	687b      	ldr	r3, [r7, #4]
 80043ea:	681b      	ldr	r3, [r3, #0]
 80043ec:	68ba      	ldr	r2, [r7, #8]
 80043ee:	609a      	str	r2, [r3, #8]
      break;
 80043f0:	e04f      	b.n	8004492 <HAL_TIM_ConfigClockSource+0x178>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 80043f2:	687b      	ldr	r3, [r7, #4]
 80043f4:	6818      	ldr	r0, [r3, #0]
 80043f6:	683b      	ldr	r3, [r7, #0]
 80043f8:	6899      	ldr	r1, [r3, #8]
 80043fa:	683b      	ldr	r3, [r7, #0]
 80043fc:	685a      	ldr	r2, [r3, #4]
 80043fe:	683b      	ldr	r3, [r7, #0]
 8004400:	68db      	ldr	r3, [r3, #12]
 8004402:	f000 f96d 	bl	80046e0 <TIM_ETR_SetConfig>
                        sClockSourceConfig->ClockPrescaler,
                        sClockSourceConfig->ClockPolarity,
                        sClockSourceConfig->ClockFilter);
      /* Enable the External clock mode2 */
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 8004406:	687b      	ldr	r3, [r7, #4]
 8004408:	681b      	ldr	r3, [r3, #0]
 800440a:	689a      	ldr	r2, [r3, #8]
 800440c:	687b      	ldr	r3, [r7, #4]
 800440e:	681b      	ldr	r3, [r3, #0]
 8004410:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 8004414:	609a      	str	r2, [r3, #8]
      break;
 8004416:	e03c      	b.n	8004492 <HAL_TIM_ConfigClockSource+0x178>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 8004418:	687b      	ldr	r3, [r7, #4]
 800441a:	6818      	ldr	r0, [r3, #0]
 800441c:	683b      	ldr	r3, [r7, #0]
 800441e:	6859      	ldr	r1, [r3, #4]
 8004420:	683b      	ldr	r3, [r7, #0]
 8004422:	68db      	ldr	r3, [r3, #12]
 8004424:	461a      	mov	r2, r3
 8004426:	f000 f8e1 	bl	80045ec <TIM_TI1_ConfigInputStage>
                               sClockSourceConfig->ClockPolarity,
                               sClockSourceConfig->ClockFilter);
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
 800442a:	687b      	ldr	r3, [r7, #4]
 800442c:	681b      	ldr	r3, [r3, #0]
 800442e:	2150      	movs	r1, #80	; 0x50
 8004430:	4618      	mov	r0, r3
 8004432:	f000 f93a 	bl	80046aa <TIM_ITRx_SetConfig>
      break;
 8004436:	e02c      	b.n	8004492 <HAL_TIM_ConfigClockSource+0x178>

      /* Check TI2 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI2_ConfigInputStage(htim->Instance,
 8004438:	687b      	ldr	r3, [r7, #4]
 800443a:	6818      	ldr	r0, [r3, #0]
 800443c:	683b      	ldr	r3, [r7, #0]
 800443e:	6859      	ldr	r1, [r3, #4]
 8004440:	683b      	ldr	r3, [r7, #0]
 8004442:	68db      	ldr	r3, [r3, #12]
 8004444:	461a      	mov	r2, r3
 8004446:	f000 f900 	bl	800464a <TIM_TI2_ConfigInputStage>
                               sClockSourceConfig->ClockPolarity,
                               sClockSourceConfig->ClockFilter);
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
 800444a:	687b      	ldr	r3, [r7, #4]
 800444c:	681b      	ldr	r3, [r3, #0]
 800444e:	2160      	movs	r1, #96	; 0x60
 8004450:	4618      	mov	r0, r3
 8004452:	f000 f92a 	bl	80046aa <TIM_ITRx_SetConfig>
      break;
 8004456:	e01c      	b.n	8004492 <HAL_TIM_ConfigClockSource+0x178>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 8004458:	687b      	ldr	r3, [r7, #4]
 800445a:	6818      	ldr	r0, [r3, #0]
 800445c:	683b      	ldr	r3, [r7, #0]
 800445e:	6859      	ldr	r1, [r3, #4]
 8004460:	683b      	ldr	r3, [r7, #0]
 8004462:	68db      	ldr	r3, [r3, #12]
 8004464:	461a      	mov	r2, r3
 8004466:	f000 f8c1 	bl	80045ec <TIM_TI1_ConfigInputStage>
                               sClockSourceConfig->ClockPolarity,
                               sClockSourceConfig->ClockFilter);
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
 800446a:	687b      	ldr	r3, [r7, #4]
 800446c:	681b      	ldr	r3, [r3, #0]
 800446e:	2140      	movs	r1, #64	; 0x40
 8004470:	4618      	mov	r0, r3
 8004472:	f000 f91a 	bl	80046aa <TIM_ITRx_SetConfig>
      break;
 8004476:	e00c      	b.n	8004492 <HAL_TIM_ConfigClockSource+0x178>
    case TIM_CLOCKSOURCE_ITR3:
    {
      /* Check whether or not the timer instance supports internal trigger input */
      assert_param(IS_TIM_CLOCKSOURCE_ITRX_INSTANCE(htim->Instance));

      TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
 8004478:	687b      	ldr	r3, [r7, #4]
 800447a:	681a      	ldr	r2, [r3, #0]
 800447c:	683b      	ldr	r3, [r7, #0]
 800447e:	681b      	ldr	r3, [r3, #0]
 8004480:	4619      	mov	r1, r3
 8004482:	4610      	mov	r0, r2
 8004484:	f000 f911 	bl	80046aa <TIM_ITRx_SetConfig>
      break;
 8004488:	e003      	b.n	8004492 <HAL_TIM_ConfigClockSource+0x178>
    }

    default:
      status = HAL_ERROR;
 800448a:	2301      	movs	r3, #1
 800448c:	73fb      	strb	r3, [r7, #15]
      break;
 800448e:	e000      	b.n	8004492 <HAL_TIM_ConfigClockSource+0x178>
      break;
 8004490:	bf00      	nop
  }
  htim->State = HAL_TIM_STATE_READY;
 8004492:	687b      	ldr	r3, [r7, #4]
 8004494:	2201      	movs	r2, #1
 8004496:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 800449a:	687b      	ldr	r3, [r7, #4]
 800449c:	2200      	movs	r2, #0
 800449e:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return status;
 80044a2:	7bfb      	ldrb	r3, [r7, #15]
}
 80044a4:	4618      	mov	r0, r3
 80044a6:	3710      	adds	r7, #16
 80044a8:	46bd      	mov	sp, r7
 80044aa:	bd80      	pop	{r7, pc}

080044ac <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 80044ac:	b480      	push	{r7}
 80044ae:	b083      	sub	sp, #12
 80044b0:	af00      	add	r7, sp, #0
 80044b2:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 80044b4:	bf00      	nop
 80044b6:	370c      	adds	r7, #12
 80044b8:	46bd      	mov	sp, r7
 80044ba:	f85d 7b04 	ldr.w	r7, [sp], #4
 80044be:	4770      	bx	lr

080044c0 <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 80044c0:	b480      	push	{r7}
 80044c2:	b083      	sub	sp, #12
 80044c4:	af00      	add	r7, sp, #0
 80044c6:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 80044c8:	bf00      	nop
 80044ca:	370c      	adds	r7, #12
 80044cc:	46bd      	mov	sp, r7
 80044ce:	f85d 7b04 	ldr.w	r7, [sp], #4
 80044d2:	4770      	bx	lr

080044d4 <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 80044d4:	b480      	push	{r7}
 80044d6:	b083      	sub	sp, #12
 80044d8:	af00      	add	r7, sp, #0
 80044da:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 80044dc:	bf00      	nop
 80044de:	370c      	adds	r7, #12
 80044e0:	46bd      	mov	sp, r7
 80044e2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80044e6:	4770      	bx	lr

080044e8 <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 80044e8:	b480      	push	{r7}
 80044ea:	b083      	sub	sp, #12
 80044ec:	af00      	add	r7, sp, #0
 80044ee:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 80044f0:	bf00      	nop
 80044f2:	370c      	adds	r7, #12
 80044f4:	46bd      	mov	sp, r7
 80044f6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80044fa:	4770      	bx	lr

080044fc <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, const TIM_Base_InitTypeDef *Structure)
{
 80044fc:	b480      	push	{r7}
 80044fe:	b085      	sub	sp, #20
 8004500:	af00      	add	r7, sp, #0
 8004502:	6078      	str	r0, [r7, #4]
 8004504:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 8004506:	687b      	ldr	r3, [r7, #4]
 8004508:	681b      	ldr	r3, [r3, #0]
 800450a:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 800450c:	687b      	ldr	r3, [r7, #4]
 800450e:	4a32      	ldr	r2, [pc, #200]	; (80045d8 <TIM_Base_SetConfig+0xdc>)
 8004510:	4293      	cmp	r3, r2
 8004512:	d007      	beq.n	8004524 <TIM_Base_SetConfig+0x28>
 8004514:	687b      	ldr	r3, [r7, #4]
 8004516:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 800451a:	d003      	beq.n	8004524 <TIM_Base_SetConfig+0x28>
 800451c:	687b      	ldr	r3, [r7, #4]
 800451e:	4a2f      	ldr	r2, [pc, #188]	; (80045dc <TIM_Base_SetConfig+0xe0>)
 8004520:	4293      	cmp	r3, r2
 8004522:	d108      	bne.n	8004536 <TIM_Base_SetConfig+0x3a>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8004524:	68fb      	ldr	r3, [r7, #12]
 8004526:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800452a:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 800452c:	683b      	ldr	r3, [r7, #0]
 800452e:	685b      	ldr	r3, [r3, #4]
 8004530:	68fa      	ldr	r2, [r7, #12]
 8004532:	4313      	orrs	r3, r2
 8004534:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 8004536:	687b      	ldr	r3, [r7, #4]
 8004538:	4a27      	ldr	r2, [pc, #156]	; (80045d8 <TIM_Base_SetConfig+0xdc>)
 800453a:	4293      	cmp	r3, r2
 800453c:	d013      	beq.n	8004566 <TIM_Base_SetConfig+0x6a>
 800453e:	687b      	ldr	r3, [r7, #4]
 8004540:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8004544:	d00f      	beq.n	8004566 <TIM_Base_SetConfig+0x6a>
 8004546:	687b      	ldr	r3, [r7, #4]
 8004548:	4a24      	ldr	r2, [pc, #144]	; (80045dc <TIM_Base_SetConfig+0xe0>)
 800454a:	4293      	cmp	r3, r2
 800454c:	d00b      	beq.n	8004566 <TIM_Base_SetConfig+0x6a>
 800454e:	687b      	ldr	r3, [r7, #4]
 8004550:	4a23      	ldr	r2, [pc, #140]	; (80045e0 <TIM_Base_SetConfig+0xe4>)
 8004552:	4293      	cmp	r3, r2
 8004554:	d007      	beq.n	8004566 <TIM_Base_SetConfig+0x6a>
 8004556:	687b      	ldr	r3, [r7, #4]
 8004558:	4a22      	ldr	r2, [pc, #136]	; (80045e4 <TIM_Base_SetConfig+0xe8>)
 800455a:	4293      	cmp	r3, r2
 800455c:	d003      	beq.n	8004566 <TIM_Base_SetConfig+0x6a>
 800455e:	687b      	ldr	r3, [r7, #4]
 8004560:	4a21      	ldr	r2, [pc, #132]	; (80045e8 <TIM_Base_SetConfig+0xec>)
 8004562:	4293      	cmp	r3, r2
 8004564:	d108      	bne.n	8004578 <TIM_Base_SetConfig+0x7c>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 8004566:	68fb      	ldr	r3, [r7, #12]
 8004568:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 800456c:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 800456e:	683b      	ldr	r3, [r7, #0]
 8004570:	68db      	ldr	r3, [r3, #12]
 8004572:	68fa      	ldr	r2, [r7, #12]
 8004574:	4313      	orrs	r3, r2
 8004576:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8004578:	68fb      	ldr	r3, [r7, #12]
 800457a:	f023 0280 	bic.w	r2, r3, #128	; 0x80
 800457e:	683b      	ldr	r3, [r7, #0]
 8004580:	695b      	ldr	r3, [r3, #20]
 8004582:	4313      	orrs	r3, r2
 8004584:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 8004586:	687b      	ldr	r3, [r7, #4]
 8004588:	68fa      	ldr	r2, [r7, #12]
 800458a:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 800458c:	683b      	ldr	r3, [r7, #0]
 800458e:	689a      	ldr	r2, [r3, #8]
 8004590:	687b      	ldr	r3, [r7, #4]
 8004592:	62da      	str	r2, [r3, #44]	; 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 8004594:	683b      	ldr	r3, [r7, #0]
 8004596:	681a      	ldr	r2, [r3, #0]
 8004598:	687b      	ldr	r3, [r7, #4]
 800459a:	629a      	str	r2, [r3, #40]	; 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 800459c:	687b      	ldr	r3, [r7, #4]
 800459e:	4a0e      	ldr	r2, [pc, #56]	; (80045d8 <TIM_Base_SetConfig+0xdc>)
 80045a0:	4293      	cmp	r3, r2
 80045a2:	d00b      	beq.n	80045bc <TIM_Base_SetConfig+0xc0>
 80045a4:	687b      	ldr	r3, [r7, #4]
 80045a6:	4a0e      	ldr	r2, [pc, #56]	; (80045e0 <TIM_Base_SetConfig+0xe4>)
 80045a8:	4293      	cmp	r3, r2
 80045aa:	d007      	beq.n	80045bc <TIM_Base_SetConfig+0xc0>
 80045ac:	687b      	ldr	r3, [r7, #4]
 80045ae:	4a0d      	ldr	r2, [pc, #52]	; (80045e4 <TIM_Base_SetConfig+0xe8>)
 80045b0:	4293      	cmp	r3, r2
 80045b2:	d003      	beq.n	80045bc <TIM_Base_SetConfig+0xc0>
 80045b4:	687b      	ldr	r3, [r7, #4]
 80045b6:	4a0c      	ldr	r2, [pc, #48]	; (80045e8 <TIM_Base_SetConfig+0xec>)
 80045b8:	4293      	cmp	r3, r2
 80045ba:	d103      	bne.n	80045c4 <TIM_Base_SetConfig+0xc8>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 80045bc:	683b      	ldr	r3, [r7, #0]
 80045be:	691a      	ldr	r2, [r3, #16]
 80045c0:	687b      	ldr	r3, [r7, #4]
 80045c2:	631a      	str	r2, [r3, #48]	; 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 80045c4:	687b      	ldr	r3, [r7, #4]
 80045c6:	2201      	movs	r2, #1
 80045c8:	615a      	str	r2, [r3, #20]
}
 80045ca:	bf00      	nop
 80045cc:	3714      	adds	r7, #20
 80045ce:	46bd      	mov	sp, r7
 80045d0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80045d4:	4770      	bx	lr
 80045d6:	bf00      	nop
 80045d8:	40012c00 	.word	0x40012c00
 80045dc:	40000400 	.word	0x40000400
 80045e0:	40014000 	.word	0x40014000
 80045e4:	40014400 	.word	0x40014400
 80045e8:	40014800 	.word	0x40014800

080045ec <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 80045ec:	b480      	push	{r7}
 80045ee:	b087      	sub	sp, #28
 80045f0:	af00      	add	r7, sp, #0
 80045f2:	60f8      	str	r0, [r7, #12]
 80045f4:	60b9      	str	r1, [r7, #8]
 80045f6:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 80045f8:	68fb      	ldr	r3, [r7, #12]
 80045fa:	6a1b      	ldr	r3, [r3, #32]
 80045fc:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 80045fe:	68fb      	ldr	r3, [r7, #12]
 8004600:	6a1b      	ldr	r3, [r3, #32]
 8004602:	f023 0201 	bic.w	r2, r3, #1
 8004606:	68fb      	ldr	r3, [r7, #12]
 8004608:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 800460a:	68fb      	ldr	r3, [r7, #12]
 800460c:	699b      	ldr	r3, [r3, #24]
 800460e:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 8004610:	693b      	ldr	r3, [r7, #16]
 8004612:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 8004616:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 8004618:	687b      	ldr	r3, [r7, #4]
 800461a:	011b      	lsls	r3, r3, #4
 800461c:	693a      	ldr	r2, [r7, #16]
 800461e:	4313      	orrs	r3, r2
 8004620:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 8004622:	697b      	ldr	r3, [r7, #20]
 8004624:	f023 030a 	bic.w	r3, r3, #10
 8004628:	617b      	str	r3, [r7, #20]
  tmpccer |= TIM_ICPolarity;
 800462a:	697a      	ldr	r2, [r7, #20]
 800462c:	68bb      	ldr	r3, [r7, #8]
 800462e:	4313      	orrs	r3, r2
 8004630:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 8004632:	68fb      	ldr	r3, [r7, #12]
 8004634:	693a      	ldr	r2, [r7, #16]
 8004636:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8004638:	68fb      	ldr	r3, [r7, #12]
 800463a:	697a      	ldr	r2, [r7, #20]
 800463c:	621a      	str	r2, [r3, #32]
}
 800463e:	bf00      	nop
 8004640:	371c      	adds	r7, #28
 8004642:	46bd      	mov	sp, r7
 8004644:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004648:	4770      	bx	lr

0800464a <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 800464a:	b480      	push	{r7}
 800464c:	b087      	sub	sp, #28
 800464e:	af00      	add	r7, sp, #0
 8004650:	60f8      	str	r0, [r7, #12]
 8004652:	60b9      	str	r1, [r7, #8]
 8004654:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8004656:	68fb      	ldr	r3, [r7, #12]
 8004658:	6a1b      	ldr	r3, [r3, #32]
 800465a:	f023 0210 	bic.w	r2, r3, #16
 800465e:	68fb      	ldr	r3, [r7, #12]
 8004660:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8004662:	68fb      	ldr	r3, [r7, #12]
 8004664:	699b      	ldr	r3, [r3, #24]
 8004666:	617b      	str	r3, [r7, #20]
  tmpccer = TIMx->CCER;
 8004668:	68fb      	ldr	r3, [r7, #12]
 800466a:	6a1b      	ldr	r3, [r3, #32]
 800466c:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 800466e:	697b      	ldr	r3, [r7, #20]
 8004670:	f423 4370 	bic.w	r3, r3, #61440	; 0xf000
 8004674:	617b      	str	r3, [r7, #20]
  tmpccmr1 |= (TIM_ICFilter << 12U);
 8004676:	687b      	ldr	r3, [r7, #4]
 8004678:	031b      	lsls	r3, r3, #12
 800467a:	697a      	ldr	r2, [r7, #20]
 800467c:	4313      	orrs	r3, r2
 800467e:	617b      	str	r3, [r7, #20]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 8004680:	693b      	ldr	r3, [r7, #16]
 8004682:	f023 03a0 	bic.w	r3, r3, #160	; 0xa0
 8004686:	613b      	str	r3, [r7, #16]
  tmpccer |= (TIM_ICPolarity << 4U);
 8004688:	68bb      	ldr	r3, [r7, #8]
 800468a:	011b      	lsls	r3, r3, #4
 800468c:	693a      	ldr	r2, [r7, #16]
 800468e:	4313      	orrs	r3, r2
 8004690:	613b      	str	r3, [r7, #16]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 8004692:	68fb      	ldr	r3, [r7, #12]
 8004694:	697a      	ldr	r2, [r7, #20]
 8004696:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8004698:	68fb      	ldr	r3, [r7, #12]
 800469a:	693a      	ldr	r2, [r7, #16]
 800469c:	621a      	str	r2, [r3, #32]
}
 800469e:	bf00      	nop
 80046a0:	371c      	adds	r7, #28
 80046a2:	46bd      	mov	sp, r7
 80046a4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80046a8:	4770      	bx	lr

080046aa <TIM_ITRx_SetConfig>:
  *            @arg TIM_TS_TI2FP2: Filtered Timer Input 2
  *            @arg TIM_TS_ETRF: External Trigger input
  * @retval None
  */
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint32_t InputTriggerSource)
{
 80046aa:	b480      	push	{r7}
 80046ac:	b085      	sub	sp, #20
 80046ae:	af00      	add	r7, sp, #0
 80046b0:	6078      	str	r0, [r7, #4]
 80046b2:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 80046b4:	687b      	ldr	r3, [r7, #4]
 80046b6:	689b      	ldr	r3, [r3, #8]
 80046b8:	60fb      	str	r3, [r7, #12]
  /* Reset the TS Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 80046ba:	68fb      	ldr	r3, [r7, #12]
 80046bc:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 80046c0:	60fb      	str	r3, [r7, #12]
  /* Set the Input Trigger source and the slave mode*/
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 80046c2:	683a      	ldr	r2, [r7, #0]
 80046c4:	68fb      	ldr	r3, [r7, #12]
 80046c6:	4313      	orrs	r3, r2
 80046c8:	f043 0307 	orr.w	r3, r3, #7
 80046cc:	60fb      	str	r3, [r7, #12]
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 80046ce:	687b      	ldr	r3, [r7, #4]
 80046d0:	68fa      	ldr	r2, [r7, #12]
 80046d2:	609a      	str	r2, [r3, #8]
}
 80046d4:	bf00      	nop
 80046d6:	3714      	adds	r7, #20
 80046d8:	46bd      	mov	sp, r7
 80046da:	f85d 7b04 	ldr.w	r7, [sp], #4
 80046de:	4770      	bx	lr

080046e0 <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 80046e0:	b480      	push	{r7}
 80046e2:	b087      	sub	sp, #28
 80046e4:	af00      	add	r7, sp, #0
 80046e6:	60f8      	str	r0, [r7, #12]
 80046e8:	60b9      	str	r1, [r7, #8]
 80046ea:	607a      	str	r2, [r7, #4]
 80046ec:	603b      	str	r3, [r7, #0]
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 80046ee:	68fb      	ldr	r3, [r7, #12]
 80046f0:	689b      	ldr	r3, [r3, #8]
 80046f2:	617b      	str	r3, [r7, #20]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 80046f4:	697b      	ldr	r3, [r7, #20]
 80046f6:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 80046fa:	617b      	str	r3, [r7, #20]

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 80046fc:	683b      	ldr	r3, [r7, #0]
 80046fe:	021a      	lsls	r2, r3, #8
 8004700:	687b      	ldr	r3, [r7, #4]
 8004702:	431a      	orrs	r2, r3
 8004704:	68bb      	ldr	r3, [r7, #8]
 8004706:	4313      	orrs	r3, r2
 8004708:	697a      	ldr	r2, [r7, #20]
 800470a:	4313      	orrs	r3, r2
 800470c:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 800470e:	68fb      	ldr	r3, [r7, #12]
 8004710:	697a      	ldr	r2, [r7, #20]
 8004712:	609a      	str	r2, [r3, #8]
}
 8004714:	bf00      	nop
 8004716:	371c      	adds	r7, #28
 8004718:	46bd      	mov	sp, r7
 800471a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800471e:	4770      	bx	lr

08004720 <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        const TIM_MasterConfigTypeDef *sMasterConfig)
{
 8004720:	b480      	push	{r7}
 8004722:	b085      	sub	sp, #20
 8004724:	af00      	add	r7, sp, #0
 8004726:	6078      	str	r0, [r7, #4]
 8004728:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 800472a:	687b      	ldr	r3, [r7, #4]
 800472c:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8004730:	2b01      	cmp	r3, #1
 8004732:	d101      	bne.n	8004738 <HAL_TIMEx_MasterConfigSynchronization+0x18>
 8004734:	2302      	movs	r3, #2
 8004736:	e054      	b.n	80047e2 <HAL_TIMEx_MasterConfigSynchronization+0xc2>
 8004738:	687b      	ldr	r3, [r7, #4]
 800473a:	2201      	movs	r2, #1
 800473c:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 8004740:	687b      	ldr	r3, [r7, #4]
 8004742:	2202      	movs	r2, #2
 8004744:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 8004748:	687b      	ldr	r3, [r7, #4]
 800474a:	681b      	ldr	r3, [r3, #0]
 800474c:	685b      	ldr	r3, [r3, #4]
 800474e:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 8004750:	687b      	ldr	r3, [r7, #4]
 8004752:	681b      	ldr	r3, [r3, #0]
 8004754:	689b      	ldr	r3, [r3, #8]
 8004756:	60bb      	str	r3, [r7, #8]

#if defined(TIM_CR2_MMS2)
  /* If the timer supports ADC synchronization through TRGO2, set the master mode selection 2 */
  if (IS_TIM_TRGO2_INSTANCE(htim->Instance))
 8004758:	687b      	ldr	r3, [r7, #4]
 800475a:	681b      	ldr	r3, [r3, #0]
 800475c:	4a24      	ldr	r2, [pc, #144]	; (80047f0 <HAL_TIMEx_MasterConfigSynchronization+0xd0>)
 800475e:	4293      	cmp	r3, r2
 8004760:	d108      	bne.n	8004774 <HAL_TIMEx_MasterConfigSynchronization+0x54>
  {
    /* Check the parameters */
    assert_param(IS_TIM_TRGO2_SOURCE(sMasterConfig->MasterOutputTrigger2));

    /* Clear the MMS2 bits */
    tmpcr2 &= ~TIM_CR2_MMS2;
 8004762:	68fb      	ldr	r3, [r7, #12]
 8004764:	f423 0370 	bic.w	r3, r3, #15728640	; 0xf00000
 8004768:	60fb      	str	r3, [r7, #12]
    /* Select the TRGO2 source*/
    tmpcr2 |= sMasterConfig->MasterOutputTrigger2;
 800476a:	683b      	ldr	r3, [r7, #0]
 800476c:	685b      	ldr	r3, [r3, #4]
 800476e:	68fa      	ldr	r2, [r7, #12]
 8004770:	4313      	orrs	r3, r2
 8004772:	60fb      	str	r3, [r7, #12]
  }
#endif /* TIM_CR2_MMS2 */

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 8004774:	68fb      	ldr	r3, [r7, #12]
 8004776:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800477a:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 800477c:	683b      	ldr	r3, [r7, #0]
 800477e:	681b      	ldr	r3, [r3, #0]
 8004780:	68fa      	ldr	r2, [r7, #12]
 8004782:	4313      	orrs	r3, r2
 8004784:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 8004786:	687b      	ldr	r3, [r7, #4]
 8004788:	681b      	ldr	r3, [r3, #0]
 800478a:	68fa      	ldr	r2, [r7, #12]
 800478c:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 800478e:	687b      	ldr	r3, [r7, #4]
 8004790:	681b      	ldr	r3, [r3, #0]
 8004792:	4a17      	ldr	r2, [pc, #92]	; (80047f0 <HAL_TIMEx_MasterConfigSynchronization+0xd0>)
 8004794:	4293      	cmp	r3, r2
 8004796:	d00e      	beq.n	80047b6 <HAL_TIMEx_MasterConfigSynchronization+0x96>
 8004798:	687b      	ldr	r3, [r7, #4]
 800479a:	681b      	ldr	r3, [r3, #0]
 800479c:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 80047a0:	d009      	beq.n	80047b6 <HAL_TIMEx_MasterConfigSynchronization+0x96>
 80047a2:	687b      	ldr	r3, [r7, #4]
 80047a4:	681b      	ldr	r3, [r3, #0]
 80047a6:	4a13      	ldr	r2, [pc, #76]	; (80047f4 <HAL_TIMEx_MasterConfigSynchronization+0xd4>)
 80047a8:	4293      	cmp	r3, r2
 80047aa:	d004      	beq.n	80047b6 <HAL_TIMEx_MasterConfigSynchronization+0x96>
 80047ac:	687b      	ldr	r3, [r7, #4]
 80047ae:	681b      	ldr	r3, [r3, #0]
 80047b0:	4a11      	ldr	r2, [pc, #68]	; (80047f8 <HAL_TIMEx_MasterConfigSynchronization+0xd8>)
 80047b2:	4293      	cmp	r3, r2
 80047b4:	d10c      	bne.n	80047d0 <HAL_TIMEx_MasterConfigSynchronization+0xb0>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 80047b6:	68bb      	ldr	r3, [r7, #8]
 80047b8:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 80047bc:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 80047be:	683b      	ldr	r3, [r7, #0]
 80047c0:	689b      	ldr	r3, [r3, #8]
 80047c2:	68ba      	ldr	r2, [r7, #8]
 80047c4:	4313      	orrs	r3, r2
 80047c6:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 80047c8:	687b      	ldr	r3, [r7, #4]
 80047ca:	681b      	ldr	r3, [r3, #0]
 80047cc:	68ba      	ldr	r2, [r7, #8]
 80047ce:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 80047d0:	687b      	ldr	r3, [r7, #4]
 80047d2:	2201      	movs	r2, #1
 80047d4:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 80047d8:	687b      	ldr	r3, [r7, #4]
 80047da:	2200      	movs	r2, #0
 80047dc:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 80047e0:	2300      	movs	r3, #0
}
 80047e2:	4618      	mov	r0, r3
 80047e4:	3714      	adds	r7, #20
 80047e6:	46bd      	mov	sp, r7
 80047e8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80047ec:	4770      	bx	lr
 80047ee:	bf00      	nop
 80047f0:	40012c00 	.word	0x40012c00
 80047f4:	40000400 	.word	0x40000400
 80047f8:	40014000 	.word	0x40014000

080047fc <HAL_TIMEx_CommutCallback>:
  * @brief  Hall commutation changed callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 80047fc:	b480      	push	{r7}
 80047fe:	b083      	sub	sp, #12
 8004800:	af00      	add	r7, sp, #0
 8004802:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 8004804:	bf00      	nop
 8004806:	370c      	adds	r7, #12
 8004808:	46bd      	mov	sp, r7
 800480a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800480e:	4770      	bx	lr

08004810 <HAL_TIMEx_BreakCallback>:
  * @brief  Hall Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 8004810:	b480      	push	{r7}
 8004812:	b083      	sub	sp, #12
 8004814:	af00      	add	r7, sp, #0
 8004816:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 8004818:	bf00      	nop
 800481a:	370c      	adds	r7, #12
 800481c:	46bd      	mov	sp, r7
 800481e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004822:	4770      	bx	lr

08004824 <HAL_TIMEx_Break2Callback>:
  * @brief  Hall Break2 detection callback in non blocking mode
  * @param  htim: TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_Break2Callback(TIM_HandleTypeDef *htim)
{
 8004824:	b480      	push	{r7}
 8004826:	b083      	sub	sp, #12
 8004828:	af00      	add	r7, sp, #0
 800482a:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_TIMEx_Break2Callback could be implemented in the user file
   */
}
 800482c:	bf00      	nop
 800482e:	370c      	adds	r7, #12
 8004830:	46bd      	mov	sp, r7
 8004832:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004836:	4770      	bx	lr

08004838 <HAL_UART_Init>:
  *        parameters in the UART_InitTypeDef and initialize the associated handle.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8004838:	b580      	push	{r7, lr}
 800483a:	b082      	sub	sp, #8
 800483c:	af00      	add	r7, sp, #0
 800483e:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8004840:	687b      	ldr	r3, [r7, #4]
 8004842:	2b00      	cmp	r3, #0
 8004844:	d101      	bne.n	800484a <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 8004846:	2301      	movs	r3, #1
 8004848:	e040      	b.n	80048cc <HAL_UART_Init+0x94>
  {
    /* Check the parameters */
    assert_param(IS_UART_INSTANCE(huart->Instance));
  }

  if (huart->gState == HAL_UART_STATE_RESET)
 800484a:	687b      	ldr	r3, [r7, #4]
 800484c:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 800484e:	2b00      	cmp	r3, #0
 8004850:	d106      	bne.n	8004860 <HAL_UART_Init+0x28>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 8004852:	687b      	ldr	r3, [r7, #4]
 8004854:	2200      	movs	r2, #0
 8004856:	f883 2078 	strb.w	r2, [r3, #120]	; 0x78

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 800485a:	6878      	ldr	r0, [r7, #4]
 800485c:	f7fc fdbc 	bl	80013d8 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8004860:	687b      	ldr	r3, [r7, #4]
 8004862:	2224      	movs	r2, #36	; 0x24
 8004864:	67da      	str	r2, [r3, #124]	; 0x7c

  __HAL_UART_DISABLE(huart);
 8004866:	687b      	ldr	r3, [r7, #4]
 8004868:	681b      	ldr	r3, [r3, #0]
 800486a:	681a      	ldr	r2, [r3, #0]
 800486c:	687b      	ldr	r3, [r7, #4]
 800486e:	681b      	ldr	r3, [r3, #0]
 8004870:	f022 0201 	bic.w	r2, r2, #1
 8004874:	601a      	str	r2, [r3, #0]

  /* Set the UART Communication parameters */
  if (UART_SetConfig(huart) == HAL_ERROR)
 8004876:	6878      	ldr	r0, [r7, #4]
 8004878:	f000 f8b6 	bl	80049e8 <UART_SetConfig>
 800487c:	4603      	mov	r3, r0
 800487e:	2b01      	cmp	r3, #1
 8004880:	d101      	bne.n	8004886 <HAL_UART_Init+0x4e>
  {
    return HAL_ERROR;
 8004882:	2301      	movs	r3, #1
 8004884:	e022      	b.n	80048cc <HAL_UART_Init+0x94>
  }

  if (huart->AdvancedInit.AdvFeatureInit != UART_ADVFEATURE_NO_INIT)
 8004886:	687b      	ldr	r3, [r7, #4]
 8004888:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800488a:	2b00      	cmp	r3, #0
 800488c:	d002      	beq.n	8004894 <HAL_UART_Init+0x5c>
  {
    UART_AdvFeatureConfig(huart);
 800488e:	6878      	ldr	r0, [r7, #4]
 8004890:	f000 f9e0 	bl	8004c54 <UART_AdvFeatureConfig>
  }

  /* In asynchronous mode, the following bits must be kept cleared:
  - LINEN and CLKEN bits in the USART_CR2 register,
  - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8004894:	687b      	ldr	r3, [r7, #4]
 8004896:	681b      	ldr	r3, [r3, #0]
 8004898:	685a      	ldr	r2, [r3, #4]
 800489a:	687b      	ldr	r3, [r7, #4]
 800489c:	681b      	ldr	r3, [r3, #0]
 800489e:	f422 4290 	bic.w	r2, r2, #18432	; 0x4800
 80048a2:	605a      	str	r2, [r3, #4]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 80048a4:	687b      	ldr	r3, [r7, #4]
 80048a6:	681b      	ldr	r3, [r3, #0]
 80048a8:	689a      	ldr	r2, [r3, #8]
 80048aa:	687b      	ldr	r3, [r7, #4]
 80048ac:	681b      	ldr	r3, [r3, #0]
 80048ae:	f022 022a 	bic.w	r2, r2, #42	; 0x2a
 80048b2:	609a      	str	r2, [r3, #8]

  __HAL_UART_ENABLE(huart);
 80048b4:	687b      	ldr	r3, [r7, #4]
 80048b6:	681b      	ldr	r3, [r3, #0]
 80048b8:	681a      	ldr	r2, [r3, #0]
 80048ba:	687b      	ldr	r3, [r7, #4]
 80048bc:	681b      	ldr	r3, [r3, #0]
 80048be:	f042 0201 	orr.w	r2, r2, #1
 80048c2:	601a      	str	r2, [r3, #0]

  /* TEACK and/or REACK to check before moving huart->gState and huart->RxState to Ready */
  return (UART_CheckIdleState(huart));
 80048c4:	6878      	ldr	r0, [r7, #4]
 80048c6:	f000 fa67 	bl	8004d98 <UART_CheckIdleState>
 80048ca:	4603      	mov	r3, r0
}
 80048cc:	4618      	mov	r0, r3
 80048ce:	3708      	adds	r7, #8
 80048d0:	46bd      	mov	sp, r7
 80048d2:	bd80      	pop	{r7, pc}

080048d4 <HAL_UART_Transmit>:
  * @param Size    Amount of data elements (u8 or u16) to be sent.
  * @param Timeout Timeout duration.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 80048d4:	b580      	push	{r7, lr}
 80048d6:	b08a      	sub	sp, #40	; 0x28
 80048d8:	af02      	add	r7, sp, #8
 80048da:	60f8      	str	r0, [r7, #12]
 80048dc:	60b9      	str	r1, [r7, #8]
 80048de:	603b      	str	r3, [r7, #0]
 80048e0:	4613      	mov	r3, r2
 80048e2:	80fb      	strh	r3, [r7, #6]
  const uint8_t  *pdata8bits;
  const uint16_t *pdata16bits;
  uint32_t tickstart;

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 80048e4:	68fb      	ldr	r3, [r7, #12]
 80048e6:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 80048e8:	2b20      	cmp	r3, #32
 80048ea:	d178      	bne.n	80049de <HAL_UART_Transmit+0x10a>
  {
    if ((pData == NULL) || (Size == 0U))
 80048ec:	68bb      	ldr	r3, [r7, #8]
 80048ee:	2b00      	cmp	r3, #0
 80048f0:	d002      	beq.n	80048f8 <HAL_UART_Transmit+0x24>
 80048f2:	88fb      	ldrh	r3, [r7, #6]
 80048f4:	2b00      	cmp	r3, #0
 80048f6:	d101      	bne.n	80048fc <HAL_UART_Transmit+0x28>
    {
      return  HAL_ERROR;
 80048f8:	2301      	movs	r3, #1
 80048fa:	e071      	b.n	80049e0 <HAL_UART_Transmit+0x10c>
    }

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 80048fc:	68fb      	ldr	r3, [r7, #12]
 80048fe:	2200      	movs	r2, #0
 8004900:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84
    huart->gState = HAL_UART_STATE_BUSY_TX;
 8004904:	68fb      	ldr	r3, [r7, #12]
 8004906:	2221      	movs	r2, #33	; 0x21
 8004908:	67da      	str	r2, [r3, #124]	; 0x7c

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 800490a:	f7fc fe2d 	bl	8001568 <HAL_GetTick>
 800490e:	6178      	str	r0, [r7, #20]

    huart->TxXferSize  = Size;
 8004910:	68fb      	ldr	r3, [r7, #12]
 8004912:	88fa      	ldrh	r2, [r7, #6]
 8004914:	f8a3 2050 	strh.w	r2, [r3, #80]	; 0x50
    huart->TxXferCount = Size;
 8004918:	68fb      	ldr	r3, [r7, #12]
 800491a:	88fa      	ldrh	r2, [r7, #6]
 800491c:	f8a3 2052 	strh.w	r2, [r3, #82]	; 0x52

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8004920:	68fb      	ldr	r3, [r7, #12]
 8004922:	689b      	ldr	r3, [r3, #8]
 8004924:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8004928:	d108      	bne.n	800493c <HAL_UART_Transmit+0x68>
 800492a:	68fb      	ldr	r3, [r7, #12]
 800492c:	691b      	ldr	r3, [r3, #16]
 800492e:	2b00      	cmp	r3, #0
 8004930:	d104      	bne.n	800493c <HAL_UART_Transmit+0x68>
    {
      pdata8bits  = NULL;
 8004932:	2300      	movs	r3, #0
 8004934:	61fb      	str	r3, [r7, #28]
      pdata16bits = (const uint16_t *) pData;
 8004936:	68bb      	ldr	r3, [r7, #8]
 8004938:	61bb      	str	r3, [r7, #24]
 800493a:	e003      	b.n	8004944 <HAL_UART_Transmit+0x70>
    }
    else
    {
      pdata8bits  = pData;
 800493c:	68bb      	ldr	r3, [r7, #8]
 800493e:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 8004940:	2300      	movs	r3, #0
 8004942:	61bb      	str	r3, [r7, #24]
    }

    while (huart->TxXferCount > 0U)
 8004944:	e030      	b.n	80049a8 <HAL_UART_Transmit+0xd4>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 8004946:	683b      	ldr	r3, [r7, #0]
 8004948:	9300      	str	r3, [sp, #0]
 800494a:	697b      	ldr	r3, [r7, #20]
 800494c:	2200      	movs	r2, #0
 800494e:	2180      	movs	r1, #128	; 0x80
 8004950:	68f8      	ldr	r0, [r7, #12]
 8004952:	f000 fac9 	bl	8004ee8 <UART_WaitOnFlagUntilTimeout>
 8004956:	4603      	mov	r3, r0
 8004958:	2b00      	cmp	r3, #0
 800495a:	d004      	beq.n	8004966 <HAL_UART_Transmit+0x92>
      {

        huart->gState = HAL_UART_STATE_READY;
 800495c:	68fb      	ldr	r3, [r7, #12]
 800495e:	2220      	movs	r2, #32
 8004960:	67da      	str	r2, [r3, #124]	; 0x7c

        return HAL_TIMEOUT;
 8004962:	2303      	movs	r3, #3
 8004964:	e03c      	b.n	80049e0 <HAL_UART_Transmit+0x10c>
      }
      if (pdata8bits == NULL)
 8004966:	69fb      	ldr	r3, [r7, #28]
 8004968:	2b00      	cmp	r3, #0
 800496a:	d10b      	bne.n	8004984 <HAL_UART_Transmit+0xb0>
      {
        huart->Instance->TDR = (uint16_t)(*pdata16bits & 0x01FFU);
 800496c:	69bb      	ldr	r3, [r7, #24]
 800496e:	881a      	ldrh	r2, [r3, #0]
 8004970:	68fb      	ldr	r3, [r7, #12]
 8004972:	681b      	ldr	r3, [r3, #0]
 8004974:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8004978:	b292      	uxth	r2, r2
 800497a:	851a      	strh	r2, [r3, #40]	; 0x28
        pdata16bits++;
 800497c:	69bb      	ldr	r3, [r7, #24]
 800497e:	3302      	adds	r3, #2
 8004980:	61bb      	str	r3, [r7, #24]
 8004982:	e008      	b.n	8004996 <HAL_UART_Transmit+0xc2>
      }
      else
      {
        huart->Instance->TDR = (uint8_t)(*pdata8bits & 0xFFU);
 8004984:	69fb      	ldr	r3, [r7, #28]
 8004986:	781a      	ldrb	r2, [r3, #0]
 8004988:	68fb      	ldr	r3, [r7, #12]
 800498a:	681b      	ldr	r3, [r3, #0]
 800498c:	b292      	uxth	r2, r2
 800498e:	851a      	strh	r2, [r3, #40]	; 0x28
        pdata8bits++;
 8004990:	69fb      	ldr	r3, [r7, #28]
 8004992:	3301      	adds	r3, #1
 8004994:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 8004996:	68fb      	ldr	r3, [r7, #12]
 8004998:	f8b3 3052 	ldrh.w	r3, [r3, #82]	; 0x52
 800499c:	b29b      	uxth	r3, r3
 800499e:	3b01      	subs	r3, #1
 80049a0:	b29a      	uxth	r2, r3
 80049a2:	68fb      	ldr	r3, [r7, #12]
 80049a4:	f8a3 2052 	strh.w	r2, [r3, #82]	; 0x52
    while (huart->TxXferCount > 0U)
 80049a8:	68fb      	ldr	r3, [r7, #12]
 80049aa:	f8b3 3052 	ldrh.w	r3, [r3, #82]	; 0x52
 80049ae:	b29b      	uxth	r3, r3
 80049b0:	2b00      	cmp	r3, #0
 80049b2:	d1c8      	bne.n	8004946 <HAL_UART_Transmit+0x72>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 80049b4:	683b      	ldr	r3, [r7, #0]
 80049b6:	9300      	str	r3, [sp, #0]
 80049b8:	697b      	ldr	r3, [r7, #20]
 80049ba:	2200      	movs	r2, #0
 80049bc:	2140      	movs	r1, #64	; 0x40
 80049be:	68f8      	ldr	r0, [r7, #12]
 80049c0:	f000 fa92 	bl	8004ee8 <UART_WaitOnFlagUntilTimeout>
 80049c4:	4603      	mov	r3, r0
 80049c6:	2b00      	cmp	r3, #0
 80049c8:	d004      	beq.n	80049d4 <HAL_UART_Transmit+0x100>
    {
      huart->gState = HAL_UART_STATE_READY;
 80049ca:	68fb      	ldr	r3, [r7, #12]
 80049cc:	2220      	movs	r2, #32
 80049ce:	67da      	str	r2, [r3, #124]	; 0x7c

      return HAL_TIMEOUT;
 80049d0:	2303      	movs	r3, #3
 80049d2:	e005      	b.n	80049e0 <HAL_UART_Transmit+0x10c>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 80049d4:	68fb      	ldr	r3, [r7, #12]
 80049d6:	2220      	movs	r2, #32
 80049d8:	67da      	str	r2, [r3, #124]	; 0x7c

    return HAL_OK;
 80049da:	2300      	movs	r3, #0
 80049dc:	e000      	b.n	80049e0 <HAL_UART_Transmit+0x10c>
  }
  else
  {
    return HAL_BUSY;
 80049de:	2302      	movs	r3, #2
  }
}
 80049e0:	4618      	mov	r0, r3
 80049e2:	3720      	adds	r7, #32
 80049e4:	46bd      	mov	sp, r7
 80049e6:	bd80      	pop	{r7, pc}

080049e8 <UART_SetConfig>:
  * @brief Configure the UART peripheral.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_SetConfig(UART_HandleTypeDef *huart)
{
 80049e8:	b580      	push	{r7, lr}
 80049ea:	b088      	sub	sp, #32
 80049ec:	af00      	add	r7, sp, #0
 80049ee:	6078      	str	r0, [r7, #4]
  uint32_t tmpreg;
  uint16_t brrtemp;
  UART_ClockSourceTypeDef clocksource;
  uint32_t usartdiv;
  HAL_StatusTypeDef ret               = HAL_OK;
 80049f0:	2300      	movs	r3, #0
 80049f2:	77bb      	strb	r3, [r7, #30]
  *  the UART Word Length, Parity, Mode and oversampling:
  *  set the M bits according to huart->Init.WordLength value
  *  set PCE and PS bits according to huart->Init.Parity value
  *  set TE and RE bits according to huart->Init.Mode value
  *  set OVER8 bit according to huart->Init.OverSampling value */
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 80049f4:	687b      	ldr	r3, [r7, #4]
 80049f6:	689a      	ldr	r2, [r3, #8]
 80049f8:	687b      	ldr	r3, [r7, #4]
 80049fa:	691b      	ldr	r3, [r3, #16]
 80049fc:	431a      	orrs	r2, r3
 80049fe:	687b      	ldr	r3, [r7, #4]
 8004a00:	695b      	ldr	r3, [r3, #20]
 8004a02:	431a      	orrs	r2, r3
 8004a04:	687b      	ldr	r3, [r7, #4]
 8004a06:	69db      	ldr	r3, [r3, #28]
 8004a08:	4313      	orrs	r3, r2
 8004a0a:	617b      	str	r3, [r7, #20]
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 8004a0c:	687b      	ldr	r3, [r7, #4]
 8004a0e:	681b      	ldr	r3, [r3, #0]
 8004a10:	681a      	ldr	r2, [r3, #0]
 8004a12:	4b8a      	ldr	r3, [pc, #552]	; (8004c3c <UART_SetConfig+0x254>)
 8004a14:	4013      	ands	r3, r2
 8004a16:	687a      	ldr	r2, [r7, #4]
 8004a18:	6812      	ldr	r2, [r2, #0]
 8004a1a:	6979      	ldr	r1, [r7, #20]
 8004a1c:	430b      	orrs	r3, r1
 8004a1e:	6013      	str	r3, [r2, #0]

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits according
  * to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8004a20:	687b      	ldr	r3, [r7, #4]
 8004a22:	681b      	ldr	r3, [r3, #0]
 8004a24:	685b      	ldr	r3, [r3, #4]
 8004a26:	f423 5140 	bic.w	r1, r3, #12288	; 0x3000
 8004a2a:	687b      	ldr	r3, [r7, #4]
 8004a2c:	68da      	ldr	r2, [r3, #12]
 8004a2e:	687b      	ldr	r3, [r7, #4]
 8004a30:	681b      	ldr	r3, [r3, #0]
 8004a32:	430a      	orrs	r2, r1
 8004a34:	605a      	str	r2, [r3, #4]
  /* Configure
  * - UART HardWare Flow Control: set CTSE and RTSE bits according
  *   to huart->Init.HwFlowCtl value
  * - one-bit sampling method versus three samples' majority rule according
  *   to huart->Init.OneBitSampling (not applicable to LPUART) */
  tmpreg = (uint32_t)huart->Init.HwFlowCtl;
 8004a36:	687b      	ldr	r3, [r7, #4]
 8004a38:	699b      	ldr	r3, [r3, #24]
 8004a3a:	617b      	str	r3, [r7, #20]

  tmpreg |= huart->Init.OneBitSampling;
 8004a3c:	687b      	ldr	r3, [r7, #4]
 8004a3e:	6a1b      	ldr	r3, [r3, #32]
 8004a40:	697a      	ldr	r2, [r7, #20]
 8004a42:	4313      	orrs	r3, r2
 8004a44:	617b      	str	r3, [r7, #20]
  MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);
 8004a46:	687b      	ldr	r3, [r7, #4]
 8004a48:	681b      	ldr	r3, [r3, #0]
 8004a4a:	689b      	ldr	r3, [r3, #8]
 8004a4c:	f423 6130 	bic.w	r1, r3, #2816	; 0xb00
 8004a50:	687b      	ldr	r3, [r7, #4]
 8004a52:	681b      	ldr	r3, [r3, #0]
 8004a54:	697a      	ldr	r2, [r7, #20]
 8004a56:	430a      	orrs	r2, r1
 8004a58:	609a      	str	r2, [r3, #8]


  /*-------------------------- USART BRR Configuration -----------------------*/
  UART_GETCLOCKSOURCE(huart, clocksource);
 8004a5a:	687b      	ldr	r3, [r7, #4]
 8004a5c:	681b      	ldr	r3, [r3, #0]
 8004a5e:	4a78      	ldr	r2, [pc, #480]	; (8004c40 <UART_SetConfig+0x258>)
 8004a60:	4293      	cmp	r3, r2
 8004a62:	d120      	bne.n	8004aa6 <UART_SetConfig+0xbe>
 8004a64:	4b77      	ldr	r3, [pc, #476]	; (8004c44 <UART_SetConfig+0x25c>)
 8004a66:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004a68:	f003 0303 	and.w	r3, r3, #3
 8004a6c:	2b03      	cmp	r3, #3
 8004a6e:	d817      	bhi.n	8004aa0 <UART_SetConfig+0xb8>
 8004a70:	a201      	add	r2, pc, #4	; (adr r2, 8004a78 <UART_SetConfig+0x90>)
 8004a72:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8004a76:	bf00      	nop
 8004a78:	08004a89 	.word	0x08004a89
 8004a7c:	08004a95 	.word	0x08004a95
 8004a80:	08004a9b 	.word	0x08004a9b
 8004a84:	08004a8f 	.word	0x08004a8f
 8004a88:	2300      	movs	r3, #0
 8004a8a:	77fb      	strb	r3, [r7, #31]
 8004a8c:	e01d      	b.n	8004aca <UART_SetConfig+0xe2>
 8004a8e:	2302      	movs	r3, #2
 8004a90:	77fb      	strb	r3, [r7, #31]
 8004a92:	e01a      	b.n	8004aca <UART_SetConfig+0xe2>
 8004a94:	2304      	movs	r3, #4
 8004a96:	77fb      	strb	r3, [r7, #31]
 8004a98:	e017      	b.n	8004aca <UART_SetConfig+0xe2>
 8004a9a:	2308      	movs	r3, #8
 8004a9c:	77fb      	strb	r3, [r7, #31]
 8004a9e:	e014      	b.n	8004aca <UART_SetConfig+0xe2>
 8004aa0:	2310      	movs	r3, #16
 8004aa2:	77fb      	strb	r3, [r7, #31]
 8004aa4:	e011      	b.n	8004aca <UART_SetConfig+0xe2>
 8004aa6:	687b      	ldr	r3, [r7, #4]
 8004aa8:	681b      	ldr	r3, [r3, #0]
 8004aaa:	4a67      	ldr	r2, [pc, #412]	; (8004c48 <UART_SetConfig+0x260>)
 8004aac:	4293      	cmp	r3, r2
 8004aae:	d102      	bne.n	8004ab6 <UART_SetConfig+0xce>
 8004ab0:	2300      	movs	r3, #0
 8004ab2:	77fb      	strb	r3, [r7, #31]
 8004ab4:	e009      	b.n	8004aca <UART_SetConfig+0xe2>
 8004ab6:	687b      	ldr	r3, [r7, #4]
 8004ab8:	681b      	ldr	r3, [r3, #0]
 8004aba:	4a64      	ldr	r2, [pc, #400]	; (8004c4c <UART_SetConfig+0x264>)
 8004abc:	4293      	cmp	r3, r2
 8004abe:	d102      	bne.n	8004ac6 <UART_SetConfig+0xde>
 8004ac0:	2300      	movs	r3, #0
 8004ac2:	77fb      	strb	r3, [r7, #31]
 8004ac4:	e001      	b.n	8004aca <UART_SetConfig+0xe2>
 8004ac6:	2310      	movs	r3, #16
 8004ac8:	77fb      	strb	r3, [r7, #31]

  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8004aca:	687b      	ldr	r3, [r7, #4]
 8004acc:	69db      	ldr	r3, [r3, #28]
 8004ace:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8004ad2:	d15a      	bne.n	8004b8a <UART_SetConfig+0x1a2>
  {
    switch (clocksource)
 8004ad4:	7ffb      	ldrb	r3, [r7, #31]
 8004ad6:	2b08      	cmp	r3, #8
 8004ad8:	d827      	bhi.n	8004b2a <UART_SetConfig+0x142>
 8004ada:	a201      	add	r2, pc, #4	; (adr r2, 8004ae0 <UART_SetConfig+0xf8>)
 8004adc:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8004ae0:	08004b05 	.word	0x08004b05
 8004ae4:	08004b0d 	.word	0x08004b0d
 8004ae8:	08004b15 	.word	0x08004b15
 8004aec:	08004b2b 	.word	0x08004b2b
 8004af0:	08004b1b 	.word	0x08004b1b
 8004af4:	08004b2b 	.word	0x08004b2b
 8004af8:	08004b2b 	.word	0x08004b2b
 8004afc:	08004b2b 	.word	0x08004b2b
 8004b00:	08004b23 	.word	0x08004b23
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8004b04:	f7ff f8cc 	bl	8003ca0 <HAL_RCC_GetPCLK1Freq>
 8004b08:	61b8      	str	r0, [r7, #24]
        break;
 8004b0a:	e013      	b.n	8004b34 <UART_SetConfig+0x14c>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 8004b0c:	f7ff f8ea 	bl	8003ce4 <HAL_RCC_GetPCLK2Freq>
 8004b10:	61b8      	str	r0, [r7, #24]
        break;
 8004b12:	e00f      	b.n	8004b34 <UART_SetConfig+0x14c>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 8004b14:	4b4e      	ldr	r3, [pc, #312]	; (8004c50 <UART_SetConfig+0x268>)
 8004b16:	61bb      	str	r3, [r7, #24]
        break;
 8004b18:	e00c      	b.n	8004b34 <UART_SetConfig+0x14c>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 8004b1a:	f7ff f84b 	bl	8003bb4 <HAL_RCC_GetSysClockFreq>
 8004b1e:	61b8      	str	r0, [r7, #24]
        break;
 8004b20:	e008      	b.n	8004b34 <UART_SetConfig+0x14c>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8004b22:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 8004b26:	61bb      	str	r3, [r7, #24]
        break;
 8004b28:	e004      	b.n	8004b34 <UART_SetConfig+0x14c>
      default:
        pclk = 0U;
 8004b2a:	2300      	movs	r3, #0
 8004b2c:	61bb      	str	r3, [r7, #24]
        ret = HAL_ERROR;
 8004b2e:	2301      	movs	r3, #1
 8004b30:	77bb      	strb	r3, [r7, #30]
        break;
 8004b32:	bf00      	nop
    }

    /* USARTDIV must be greater than or equal to 0d16 */
    if (pclk != 0U)
 8004b34:	69bb      	ldr	r3, [r7, #24]
 8004b36:	2b00      	cmp	r3, #0
 8004b38:	d074      	beq.n	8004c24 <UART_SetConfig+0x23c>
    {
      usartdiv = (uint32_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate));
 8004b3a:	69bb      	ldr	r3, [r7, #24]
 8004b3c:	005a      	lsls	r2, r3, #1
 8004b3e:	687b      	ldr	r3, [r7, #4]
 8004b40:	685b      	ldr	r3, [r3, #4]
 8004b42:	085b      	lsrs	r3, r3, #1
 8004b44:	441a      	add	r2, r3
 8004b46:	687b      	ldr	r3, [r7, #4]
 8004b48:	685b      	ldr	r3, [r3, #4]
 8004b4a:	fbb2 f3f3 	udiv	r3, r2, r3
 8004b4e:	613b      	str	r3, [r7, #16]
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 8004b50:	693b      	ldr	r3, [r7, #16]
 8004b52:	2b0f      	cmp	r3, #15
 8004b54:	d916      	bls.n	8004b84 <UART_SetConfig+0x19c>
 8004b56:	693b      	ldr	r3, [r7, #16]
 8004b58:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8004b5c:	d212      	bcs.n	8004b84 <UART_SetConfig+0x19c>
      {
        brrtemp = (uint16_t)(usartdiv & 0xFFF0U);
 8004b5e:	693b      	ldr	r3, [r7, #16]
 8004b60:	b29b      	uxth	r3, r3
 8004b62:	f023 030f 	bic.w	r3, r3, #15
 8004b66:	81fb      	strh	r3, [r7, #14]
        brrtemp |= (uint16_t)((usartdiv & (uint16_t)0x000FU) >> 1U);
 8004b68:	693b      	ldr	r3, [r7, #16]
 8004b6a:	085b      	lsrs	r3, r3, #1
 8004b6c:	b29b      	uxth	r3, r3
 8004b6e:	f003 0307 	and.w	r3, r3, #7
 8004b72:	b29a      	uxth	r2, r3
 8004b74:	89fb      	ldrh	r3, [r7, #14]
 8004b76:	4313      	orrs	r3, r2
 8004b78:	81fb      	strh	r3, [r7, #14]
        huart->Instance->BRR = brrtemp;
 8004b7a:	687b      	ldr	r3, [r7, #4]
 8004b7c:	681b      	ldr	r3, [r3, #0]
 8004b7e:	89fa      	ldrh	r2, [r7, #14]
 8004b80:	60da      	str	r2, [r3, #12]
 8004b82:	e04f      	b.n	8004c24 <UART_SetConfig+0x23c>
      }
      else
      {
        ret = HAL_ERROR;
 8004b84:	2301      	movs	r3, #1
 8004b86:	77bb      	strb	r3, [r7, #30]
 8004b88:	e04c      	b.n	8004c24 <UART_SetConfig+0x23c>
      }
    }
  }
  else
  {
    switch (clocksource)
 8004b8a:	7ffb      	ldrb	r3, [r7, #31]
 8004b8c:	2b08      	cmp	r3, #8
 8004b8e:	d828      	bhi.n	8004be2 <UART_SetConfig+0x1fa>
 8004b90:	a201      	add	r2, pc, #4	; (adr r2, 8004b98 <UART_SetConfig+0x1b0>)
 8004b92:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8004b96:	bf00      	nop
 8004b98:	08004bbd 	.word	0x08004bbd
 8004b9c:	08004bc5 	.word	0x08004bc5
 8004ba0:	08004bcd 	.word	0x08004bcd
 8004ba4:	08004be3 	.word	0x08004be3
 8004ba8:	08004bd3 	.word	0x08004bd3
 8004bac:	08004be3 	.word	0x08004be3
 8004bb0:	08004be3 	.word	0x08004be3
 8004bb4:	08004be3 	.word	0x08004be3
 8004bb8:	08004bdb 	.word	0x08004bdb
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8004bbc:	f7ff f870 	bl	8003ca0 <HAL_RCC_GetPCLK1Freq>
 8004bc0:	61b8      	str	r0, [r7, #24]
        break;
 8004bc2:	e013      	b.n	8004bec <UART_SetConfig+0x204>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 8004bc4:	f7ff f88e 	bl	8003ce4 <HAL_RCC_GetPCLK2Freq>
 8004bc8:	61b8      	str	r0, [r7, #24]
        break;
 8004bca:	e00f      	b.n	8004bec <UART_SetConfig+0x204>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 8004bcc:	4b20      	ldr	r3, [pc, #128]	; (8004c50 <UART_SetConfig+0x268>)
 8004bce:	61bb      	str	r3, [r7, #24]
        break;
 8004bd0:	e00c      	b.n	8004bec <UART_SetConfig+0x204>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 8004bd2:	f7fe ffef 	bl	8003bb4 <HAL_RCC_GetSysClockFreq>
 8004bd6:	61b8      	str	r0, [r7, #24]
        break;
 8004bd8:	e008      	b.n	8004bec <UART_SetConfig+0x204>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8004bda:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 8004bde:	61bb      	str	r3, [r7, #24]
        break;
 8004be0:	e004      	b.n	8004bec <UART_SetConfig+0x204>
      default:
        pclk = 0U;
 8004be2:	2300      	movs	r3, #0
 8004be4:	61bb      	str	r3, [r7, #24]
        ret = HAL_ERROR;
 8004be6:	2301      	movs	r3, #1
 8004be8:	77bb      	strb	r3, [r7, #30]
        break;
 8004bea:	bf00      	nop
    }

    if (pclk != 0U)
 8004bec:	69bb      	ldr	r3, [r7, #24]
 8004bee:	2b00      	cmp	r3, #0
 8004bf0:	d018      	beq.n	8004c24 <UART_SetConfig+0x23c>
    {
      /* USARTDIV must be greater than or equal to 0d16 */
      usartdiv = (uint32_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate));
 8004bf2:	687b      	ldr	r3, [r7, #4]
 8004bf4:	685b      	ldr	r3, [r3, #4]
 8004bf6:	085a      	lsrs	r2, r3, #1
 8004bf8:	69bb      	ldr	r3, [r7, #24]
 8004bfa:	441a      	add	r2, r3
 8004bfc:	687b      	ldr	r3, [r7, #4]
 8004bfe:	685b      	ldr	r3, [r3, #4]
 8004c00:	fbb2 f3f3 	udiv	r3, r2, r3
 8004c04:	613b      	str	r3, [r7, #16]
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 8004c06:	693b      	ldr	r3, [r7, #16]
 8004c08:	2b0f      	cmp	r3, #15
 8004c0a:	d909      	bls.n	8004c20 <UART_SetConfig+0x238>
 8004c0c:	693b      	ldr	r3, [r7, #16]
 8004c0e:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8004c12:	d205      	bcs.n	8004c20 <UART_SetConfig+0x238>
      {
        huart->Instance->BRR = (uint16_t)usartdiv;
 8004c14:	693b      	ldr	r3, [r7, #16]
 8004c16:	b29a      	uxth	r2, r3
 8004c18:	687b      	ldr	r3, [r7, #4]
 8004c1a:	681b      	ldr	r3, [r3, #0]
 8004c1c:	60da      	str	r2, [r3, #12]
 8004c1e:	e001      	b.n	8004c24 <UART_SetConfig+0x23c>
      }
      else
      {
        ret = HAL_ERROR;
 8004c20:	2301      	movs	r3, #1
 8004c22:	77bb      	strb	r3, [r7, #30]
    }
  }


  /* Clear ISR function pointers */
  huart->RxISR = NULL;
 8004c24:	687b      	ldr	r3, [r7, #4]
 8004c26:	2200      	movs	r2, #0
 8004c28:	669a      	str	r2, [r3, #104]	; 0x68
  huart->TxISR = NULL;
 8004c2a:	687b      	ldr	r3, [r7, #4]
 8004c2c:	2200      	movs	r2, #0
 8004c2e:	66da      	str	r2, [r3, #108]	; 0x6c

  return ret;
 8004c30:	7fbb      	ldrb	r3, [r7, #30]
}
 8004c32:	4618      	mov	r0, r3
 8004c34:	3720      	adds	r7, #32
 8004c36:	46bd      	mov	sp, r7
 8004c38:	bd80      	pop	{r7, pc}
 8004c3a:	bf00      	nop
 8004c3c:	efff69f3 	.word	0xefff69f3
 8004c40:	40013800 	.word	0x40013800
 8004c44:	40021000 	.word	0x40021000
 8004c48:	40004400 	.word	0x40004400
 8004c4c:	40004800 	.word	0x40004800
 8004c50:	007a1200 	.word	0x007a1200

08004c54 <UART_AdvFeatureConfig>:
  * @brief Configure the UART peripheral advanced features.
  * @param huart UART handle.
  * @retval None
  */
void UART_AdvFeatureConfig(UART_HandleTypeDef *huart)
{
 8004c54:	b480      	push	{r7}
 8004c56:	b083      	sub	sp, #12
 8004c58:	af00      	add	r7, sp, #0
 8004c5a:	6078      	str	r0, [r7, #4]
  /* Check whether the set of advanced features to configure is properly set */
  assert_param(IS_UART_ADVFEATURE_INIT(huart->AdvancedInit.AdvFeatureInit));

  /* if required, configure TX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_TXINVERT_INIT))
 8004c5c:	687b      	ldr	r3, [r7, #4]
 8004c5e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004c60:	f003 0301 	and.w	r3, r3, #1
 8004c64:	2b00      	cmp	r3, #0
 8004c66:	d00a      	beq.n	8004c7e <UART_AdvFeatureConfig+0x2a>
  {
    assert_param(IS_UART_ADVFEATURE_TXINV(huart->AdvancedInit.TxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_TXINV, huart->AdvancedInit.TxPinLevelInvert);
 8004c68:	687b      	ldr	r3, [r7, #4]
 8004c6a:	681b      	ldr	r3, [r3, #0]
 8004c6c:	685b      	ldr	r3, [r3, #4]
 8004c6e:	f423 3100 	bic.w	r1, r3, #131072	; 0x20000
 8004c72:	687b      	ldr	r3, [r7, #4]
 8004c74:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 8004c76:	687b      	ldr	r3, [r7, #4]
 8004c78:	681b      	ldr	r3, [r3, #0]
 8004c7a:	430a      	orrs	r2, r1
 8004c7c:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXINVERT_INIT))
 8004c7e:	687b      	ldr	r3, [r7, #4]
 8004c80:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004c82:	f003 0302 	and.w	r3, r3, #2
 8004c86:	2b00      	cmp	r3, #0
 8004c88:	d00a      	beq.n	8004ca0 <UART_AdvFeatureConfig+0x4c>
  {
    assert_param(IS_UART_ADVFEATURE_RXINV(huart->AdvancedInit.RxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_RXINV, huart->AdvancedInit.RxPinLevelInvert);
 8004c8a:	687b      	ldr	r3, [r7, #4]
 8004c8c:	681b      	ldr	r3, [r3, #0]
 8004c8e:	685b      	ldr	r3, [r3, #4]
 8004c90:	f423 3180 	bic.w	r1, r3, #65536	; 0x10000
 8004c94:	687b      	ldr	r3, [r7, #4]
 8004c96:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8004c98:	687b      	ldr	r3, [r7, #4]
 8004c9a:	681b      	ldr	r3, [r3, #0]
 8004c9c:	430a      	orrs	r2, r1
 8004c9e:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure data inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DATAINVERT_INIT))
 8004ca0:	687b      	ldr	r3, [r7, #4]
 8004ca2:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004ca4:	f003 0304 	and.w	r3, r3, #4
 8004ca8:	2b00      	cmp	r3, #0
 8004caa:	d00a      	beq.n	8004cc2 <UART_AdvFeatureConfig+0x6e>
  {
    assert_param(IS_UART_ADVFEATURE_DATAINV(huart->AdvancedInit.DataInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_DATAINV, huart->AdvancedInit.DataInvert);
 8004cac:	687b      	ldr	r3, [r7, #4]
 8004cae:	681b      	ldr	r3, [r3, #0]
 8004cb0:	685b      	ldr	r3, [r3, #4]
 8004cb2:	f423 2180 	bic.w	r1, r3, #262144	; 0x40000
 8004cb6:	687b      	ldr	r3, [r7, #4]
 8004cb8:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8004cba:	687b      	ldr	r3, [r7, #4]
 8004cbc:	681b      	ldr	r3, [r3, #0]
 8004cbe:	430a      	orrs	r2, r1
 8004cc0:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX/TX pins swap */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_SWAP_INIT))
 8004cc2:	687b      	ldr	r3, [r7, #4]
 8004cc4:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004cc6:	f003 0308 	and.w	r3, r3, #8
 8004cca:	2b00      	cmp	r3, #0
 8004ccc:	d00a      	beq.n	8004ce4 <UART_AdvFeatureConfig+0x90>
  {
    assert_param(IS_UART_ADVFEATURE_SWAP(huart->AdvancedInit.Swap));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_SWAP, huart->AdvancedInit.Swap);
 8004cce:	687b      	ldr	r3, [r7, #4]
 8004cd0:	681b      	ldr	r3, [r3, #0]
 8004cd2:	685b      	ldr	r3, [r3, #4]
 8004cd4:	f423 4100 	bic.w	r1, r3, #32768	; 0x8000
 8004cd8:	687b      	ldr	r3, [r7, #4]
 8004cda:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8004cdc:	687b      	ldr	r3, [r7, #4]
 8004cde:	681b      	ldr	r3, [r3, #0]
 8004ce0:	430a      	orrs	r2, r1
 8004ce2:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX overrun detection disabling */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXOVERRUNDISABLE_INIT))
 8004ce4:	687b      	ldr	r3, [r7, #4]
 8004ce6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004ce8:	f003 0310 	and.w	r3, r3, #16
 8004cec:	2b00      	cmp	r3, #0
 8004cee:	d00a      	beq.n	8004d06 <UART_AdvFeatureConfig+0xb2>
  {
    assert_param(IS_UART_OVERRUN(huart->AdvancedInit.OverrunDisable));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_OVRDIS, huart->AdvancedInit.OverrunDisable);
 8004cf0:	687b      	ldr	r3, [r7, #4]
 8004cf2:	681b      	ldr	r3, [r3, #0]
 8004cf4:	689b      	ldr	r3, [r3, #8]
 8004cf6:	f423 5180 	bic.w	r1, r3, #4096	; 0x1000
 8004cfa:	687b      	ldr	r3, [r7, #4]
 8004cfc:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8004cfe:	687b      	ldr	r3, [r7, #4]
 8004d00:	681b      	ldr	r3, [r3, #0]
 8004d02:	430a      	orrs	r2, r1
 8004d04:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure DMA disabling on reception error */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DMADISABLEONERROR_INIT))
 8004d06:	687b      	ldr	r3, [r7, #4]
 8004d08:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004d0a:	f003 0320 	and.w	r3, r3, #32
 8004d0e:	2b00      	cmp	r3, #0
 8004d10:	d00a      	beq.n	8004d28 <UART_AdvFeatureConfig+0xd4>
  {
    assert_param(IS_UART_ADVFEATURE_DMAONRXERROR(huart->AdvancedInit.DMADisableonRxError));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_DDRE, huart->AdvancedInit.DMADisableonRxError);
 8004d12:	687b      	ldr	r3, [r7, #4]
 8004d14:	681b      	ldr	r3, [r3, #0]
 8004d16:	689b      	ldr	r3, [r3, #8]
 8004d18:	f423 5100 	bic.w	r1, r3, #8192	; 0x2000
 8004d1c:	687b      	ldr	r3, [r7, #4]
 8004d1e:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 8004d20:	687b      	ldr	r3, [r7, #4]
 8004d22:	681b      	ldr	r3, [r3, #0]
 8004d24:	430a      	orrs	r2, r1
 8004d26:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure auto Baud rate detection scheme */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_AUTOBAUDRATE_INIT))
 8004d28:	687b      	ldr	r3, [r7, #4]
 8004d2a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004d2c:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8004d30:	2b00      	cmp	r3, #0
 8004d32:	d01a      	beq.n	8004d6a <UART_AdvFeatureConfig+0x116>
  {
    assert_param(IS_USART_AUTOBAUDRATE_DETECTION_INSTANCE(huart->Instance));
    assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATE(huart->AdvancedInit.AutoBaudRateEnable));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_ABREN, huart->AdvancedInit.AutoBaudRateEnable);
 8004d34:	687b      	ldr	r3, [r7, #4]
 8004d36:	681b      	ldr	r3, [r3, #0]
 8004d38:	685b      	ldr	r3, [r3, #4]
 8004d3a:	f423 1180 	bic.w	r1, r3, #1048576	; 0x100000
 8004d3e:	687b      	ldr	r3, [r7, #4]
 8004d40:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8004d42:	687b      	ldr	r3, [r7, #4]
 8004d44:	681b      	ldr	r3, [r3, #0]
 8004d46:	430a      	orrs	r2, r1
 8004d48:	605a      	str	r2, [r3, #4]
    /* set auto Baudrate detection parameters if detection is enabled */
    if (huart->AdvancedInit.AutoBaudRateEnable == UART_ADVFEATURE_AUTOBAUDRATE_ENABLE)
 8004d4a:	687b      	ldr	r3, [r7, #4]
 8004d4c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004d4e:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 8004d52:	d10a      	bne.n	8004d6a <UART_AdvFeatureConfig+0x116>
    {
      assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATEMODE(huart->AdvancedInit.AutoBaudRateMode));
      MODIFY_REG(huart->Instance->CR2, USART_CR2_ABRMODE, huart->AdvancedInit.AutoBaudRateMode);
 8004d54:	687b      	ldr	r3, [r7, #4]
 8004d56:	681b      	ldr	r3, [r3, #0]
 8004d58:	685b      	ldr	r3, [r3, #4]
 8004d5a:	f423 01c0 	bic.w	r1, r3, #6291456	; 0x600000
 8004d5e:	687b      	ldr	r3, [r7, #4]
 8004d60:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 8004d62:	687b      	ldr	r3, [r7, #4]
 8004d64:	681b      	ldr	r3, [r3, #0]
 8004d66:	430a      	orrs	r2, r1
 8004d68:	605a      	str	r2, [r3, #4]
    }
  }

  /* if required, configure MSB first on communication line */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_MSBFIRST_INIT))
 8004d6a:	687b      	ldr	r3, [r7, #4]
 8004d6c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004d6e:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8004d72:	2b00      	cmp	r3, #0
 8004d74:	d00a      	beq.n	8004d8c <UART_AdvFeatureConfig+0x138>
  {
    assert_param(IS_UART_ADVFEATURE_MSBFIRST(huart->AdvancedInit.MSBFirst));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_MSBFIRST, huart->AdvancedInit.MSBFirst);
 8004d76:	687b      	ldr	r3, [r7, #4]
 8004d78:	681b      	ldr	r3, [r3, #0]
 8004d7a:	685b      	ldr	r3, [r3, #4]
 8004d7c:	f423 2100 	bic.w	r1, r3, #524288	; 0x80000
 8004d80:	687b      	ldr	r3, [r7, #4]
 8004d82:	6c9a      	ldr	r2, [r3, #72]	; 0x48
 8004d84:	687b      	ldr	r3, [r7, #4]
 8004d86:	681b      	ldr	r3, [r3, #0]
 8004d88:	430a      	orrs	r2, r1
 8004d8a:	605a      	str	r2, [r3, #4]
  }
}
 8004d8c:	bf00      	nop
 8004d8e:	370c      	adds	r7, #12
 8004d90:	46bd      	mov	sp, r7
 8004d92:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004d96:	4770      	bx	lr

08004d98 <UART_CheckIdleState>:
  * @brief Check the UART Idle State.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_CheckIdleState(UART_HandleTypeDef *huart)
{
 8004d98:	b580      	push	{r7, lr}
 8004d9a:	b098      	sub	sp, #96	; 0x60
 8004d9c:	af02      	add	r7, sp, #8
 8004d9e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Initialize the UART ErrorCode */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8004da0:	687b      	ldr	r3, [r7, #4]
 8004da2:	2200      	movs	r2, #0
 8004da4:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84

  /* Init tickstart for timeout management */
  tickstart = HAL_GetTick();
 8004da8:	f7fc fbde 	bl	8001568 <HAL_GetTick>
 8004dac:	6578      	str	r0, [r7, #84]	; 0x54

  /* Check if the Transmitter is enabled */
  if ((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
 8004dae:	687b      	ldr	r3, [r7, #4]
 8004db0:	681b      	ldr	r3, [r3, #0]
 8004db2:	681b      	ldr	r3, [r3, #0]
 8004db4:	f003 0308 	and.w	r3, r3, #8
 8004db8:	2b08      	cmp	r3, #8
 8004dba:	d12e      	bne.n	8004e1a <UART_CheckIdleState+0x82>
  {
    /* Wait until TEACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_TEACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 8004dbc:	f06f 437e 	mvn.w	r3, #4261412864	; 0xfe000000
 8004dc0:	9300      	str	r3, [sp, #0]
 8004dc2:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 8004dc4:	2200      	movs	r2, #0
 8004dc6:	f44f 1100 	mov.w	r1, #2097152	; 0x200000
 8004dca:	6878      	ldr	r0, [r7, #4]
 8004dcc:	f000 f88c 	bl	8004ee8 <UART_WaitOnFlagUntilTimeout>
 8004dd0:	4603      	mov	r3, r0
 8004dd2:	2b00      	cmp	r3, #0
 8004dd4:	d021      	beq.n	8004e1a <UART_CheckIdleState+0x82>
    {
      /* Disable TXE interrupt for the interrupt process */
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE));
 8004dd6:	687b      	ldr	r3, [r7, #4]
 8004dd8:	681b      	ldr	r3, [r3, #0]
 8004dda:	63bb      	str	r3, [r7, #56]	; 0x38
 */
__STATIC_FORCEINLINE uint32_t __LDREXW(volatile uint32_t *addr)
{
    uint32_t result;

   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004ddc:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8004dde:	e853 3f00 	ldrex	r3, [r3]
 8004de2:	637b      	str	r3, [r7, #52]	; 0x34
   return(result);
 8004de4:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8004de6:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 8004dea:	653b      	str	r3, [r7, #80]	; 0x50
 8004dec:	687b      	ldr	r3, [r7, #4]
 8004dee:	681b      	ldr	r3, [r3, #0]
 8004df0:	461a      	mov	r2, r3
 8004df2:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8004df4:	647b      	str	r3, [r7, #68]	; 0x44
 8004df6:	643a      	str	r2, [r7, #64]	; 0x40
 */
__STATIC_FORCEINLINE uint32_t __STREXW(uint32_t value, volatile uint32_t *addr)
{
   uint32_t result;

   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004df8:	6c39      	ldr	r1, [r7, #64]	; 0x40
 8004dfa:	6c7a      	ldr	r2, [r7, #68]	; 0x44
 8004dfc:	e841 2300 	strex	r3, r2, [r1]
 8004e00:	63fb      	str	r3, [r7, #60]	; 0x3c
   return(result);
 8004e02:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8004e04:	2b00      	cmp	r3, #0
 8004e06:	d1e6      	bne.n	8004dd6 <UART_CheckIdleState+0x3e>

      huart->gState = HAL_UART_STATE_READY;
 8004e08:	687b      	ldr	r3, [r7, #4]
 8004e0a:	2220      	movs	r2, #32
 8004e0c:	67da      	str	r2, [r3, #124]	; 0x7c

      __HAL_UNLOCK(huart);
 8004e0e:	687b      	ldr	r3, [r7, #4]
 8004e10:	2200      	movs	r2, #0
 8004e12:	f883 2078 	strb.w	r2, [r3, #120]	; 0x78

      /* Timeout occurred */
      return HAL_TIMEOUT;
 8004e16:	2303      	movs	r3, #3
 8004e18:	e062      	b.n	8004ee0 <UART_CheckIdleState+0x148>
    }
  }

  /* Check if the Receiver is enabled */
  if ((huart->Instance->CR1 & USART_CR1_RE) == USART_CR1_RE)
 8004e1a:	687b      	ldr	r3, [r7, #4]
 8004e1c:	681b      	ldr	r3, [r3, #0]
 8004e1e:	681b      	ldr	r3, [r3, #0]
 8004e20:	f003 0304 	and.w	r3, r3, #4
 8004e24:	2b04      	cmp	r3, #4
 8004e26:	d149      	bne.n	8004ebc <UART_CheckIdleState+0x124>
  {
    /* Wait until REACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_REACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 8004e28:	f06f 437e 	mvn.w	r3, #4261412864	; 0xfe000000
 8004e2c:	9300      	str	r3, [sp, #0]
 8004e2e:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 8004e30:	2200      	movs	r2, #0
 8004e32:	f44f 0180 	mov.w	r1, #4194304	; 0x400000
 8004e36:	6878      	ldr	r0, [r7, #4]
 8004e38:	f000 f856 	bl	8004ee8 <UART_WaitOnFlagUntilTimeout>
 8004e3c:	4603      	mov	r3, r0
 8004e3e:	2b00      	cmp	r3, #0
 8004e40:	d03c      	beq.n	8004ebc <UART_CheckIdleState+0x124>
    {
      /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error)
      interrupts for the interrupt process */
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8004e42:	687b      	ldr	r3, [r7, #4]
 8004e44:	681b      	ldr	r3, [r3, #0]
 8004e46:	627b      	str	r3, [r7, #36]	; 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004e48:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004e4a:	e853 3f00 	ldrex	r3, [r3]
 8004e4e:	623b      	str	r3, [r7, #32]
   return(result);
 8004e50:	6a3b      	ldr	r3, [r7, #32]
 8004e52:	f423 7390 	bic.w	r3, r3, #288	; 0x120
 8004e56:	64fb      	str	r3, [r7, #76]	; 0x4c
 8004e58:	687b      	ldr	r3, [r7, #4]
 8004e5a:	681b      	ldr	r3, [r3, #0]
 8004e5c:	461a      	mov	r2, r3
 8004e5e:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8004e60:	633b      	str	r3, [r7, #48]	; 0x30
 8004e62:	62fa      	str	r2, [r7, #44]	; 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004e64:	6af9      	ldr	r1, [r7, #44]	; 0x2c
 8004e66:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8004e68:	e841 2300 	strex	r3, r2, [r1]
 8004e6c:	62bb      	str	r3, [r7, #40]	; 0x28
   return(result);
 8004e6e:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8004e70:	2b00      	cmp	r3, #0
 8004e72:	d1e6      	bne.n	8004e42 <UART_CheckIdleState+0xaa>
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8004e74:	687b      	ldr	r3, [r7, #4]
 8004e76:	681b      	ldr	r3, [r3, #0]
 8004e78:	3308      	adds	r3, #8
 8004e7a:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004e7c:	693b      	ldr	r3, [r7, #16]
 8004e7e:	e853 3f00 	ldrex	r3, [r3]
 8004e82:	60fb      	str	r3, [r7, #12]
   return(result);
 8004e84:	68fb      	ldr	r3, [r7, #12]
 8004e86:	f023 0301 	bic.w	r3, r3, #1
 8004e8a:	64bb      	str	r3, [r7, #72]	; 0x48
 8004e8c:	687b      	ldr	r3, [r7, #4]
 8004e8e:	681b      	ldr	r3, [r3, #0]
 8004e90:	3308      	adds	r3, #8
 8004e92:	6cba      	ldr	r2, [r7, #72]	; 0x48
 8004e94:	61fa      	str	r2, [r7, #28]
 8004e96:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004e98:	69b9      	ldr	r1, [r7, #24]
 8004e9a:	69fa      	ldr	r2, [r7, #28]
 8004e9c:	e841 2300 	strex	r3, r2, [r1]
 8004ea0:	617b      	str	r3, [r7, #20]
   return(result);
 8004ea2:	697b      	ldr	r3, [r7, #20]
 8004ea4:	2b00      	cmp	r3, #0
 8004ea6:	d1e5      	bne.n	8004e74 <UART_CheckIdleState+0xdc>

      huart->RxState = HAL_UART_STATE_READY;
 8004ea8:	687b      	ldr	r3, [r7, #4]
 8004eaa:	2220      	movs	r2, #32
 8004eac:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80

      __HAL_UNLOCK(huart);
 8004eb0:	687b      	ldr	r3, [r7, #4]
 8004eb2:	2200      	movs	r2, #0
 8004eb4:	f883 2078 	strb.w	r2, [r3, #120]	; 0x78

      /* Timeout occurred */
      return HAL_TIMEOUT;
 8004eb8:	2303      	movs	r3, #3
 8004eba:	e011      	b.n	8004ee0 <UART_CheckIdleState+0x148>
    }
  }

  /* Initialize the UART State */
  huart->gState = HAL_UART_STATE_READY;
 8004ebc:	687b      	ldr	r3, [r7, #4]
 8004ebe:	2220      	movs	r2, #32
 8004ec0:	67da      	str	r2, [r3, #124]	; 0x7c
  huart->RxState = HAL_UART_STATE_READY;
 8004ec2:	687b      	ldr	r3, [r7, #4]
 8004ec4:	2220      	movs	r2, #32
 8004ec6:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8004eca:	687b      	ldr	r3, [r7, #4]
 8004ecc:	2200      	movs	r2, #0
 8004ece:	661a      	str	r2, [r3, #96]	; 0x60
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 8004ed0:	687b      	ldr	r3, [r7, #4]
 8004ed2:	2200      	movs	r2, #0
 8004ed4:	665a      	str	r2, [r3, #100]	; 0x64

  __HAL_UNLOCK(huart);
 8004ed6:	687b      	ldr	r3, [r7, #4]
 8004ed8:	2200      	movs	r2, #0
 8004eda:	f883 2078 	strb.w	r2, [r3, #120]	; 0x78

  return HAL_OK;
 8004ede:	2300      	movs	r3, #0
}
 8004ee0:	4618      	mov	r0, r3
 8004ee2:	3758      	adds	r7, #88	; 0x58
 8004ee4:	46bd      	mov	sp, r7
 8004ee6:	bd80      	pop	{r7, pc}

08004ee8 <UART_WaitOnFlagUntilTimeout>:
  * @param Timeout   Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                              uint32_t Tickstart, uint32_t Timeout)
{
 8004ee8:	b580      	push	{r7, lr}
 8004eea:	b084      	sub	sp, #16
 8004eec:	af00      	add	r7, sp, #0
 8004eee:	60f8      	str	r0, [r7, #12]
 8004ef0:	60b9      	str	r1, [r7, #8]
 8004ef2:	603b      	str	r3, [r7, #0]
 8004ef4:	4613      	mov	r3, r2
 8004ef6:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8004ef8:	e049      	b.n	8004f8e <UART_WaitOnFlagUntilTimeout+0xa6>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8004efa:	69bb      	ldr	r3, [r7, #24]
 8004efc:	f1b3 3fff 	cmp.w	r3, #4294967295
 8004f00:	d045      	beq.n	8004f8e <UART_WaitOnFlagUntilTimeout+0xa6>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8004f02:	f7fc fb31 	bl	8001568 <HAL_GetTick>
 8004f06:	4602      	mov	r2, r0
 8004f08:	683b      	ldr	r3, [r7, #0]
 8004f0a:	1ad3      	subs	r3, r2, r3
 8004f0c:	69ba      	ldr	r2, [r7, #24]
 8004f0e:	429a      	cmp	r2, r3
 8004f10:	d302      	bcc.n	8004f18 <UART_WaitOnFlagUntilTimeout+0x30>
 8004f12:	69bb      	ldr	r3, [r7, #24]
 8004f14:	2b00      	cmp	r3, #0
 8004f16:	d101      	bne.n	8004f1c <UART_WaitOnFlagUntilTimeout+0x34>
      {

        return HAL_TIMEOUT;
 8004f18:	2303      	movs	r3, #3
 8004f1a:	e048      	b.n	8004fae <UART_WaitOnFlagUntilTimeout+0xc6>
      }

      if (READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U)
 8004f1c:	68fb      	ldr	r3, [r7, #12]
 8004f1e:	681b      	ldr	r3, [r3, #0]
 8004f20:	681b      	ldr	r3, [r3, #0]
 8004f22:	f003 0304 	and.w	r3, r3, #4
 8004f26:	2b00      	cmp	r3, #0
 8004f28:	d031      	beq.n	8004f8e <UART_WaitOnFlagUntilTimeout+0xa6>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_ORE) == SET)
 8004f2a:	68fb      	ldr	r3, [r7, #12]
 8004f2c:	681b      	ldr	r3, [r3, #0]
 8004f2e:	69db      	ldr	r3, [r3, #28]
 8004f30:	f003 0308 	and.w	r3, r3, #8
 8004f34:	2b08      	cmp	r3, #8
 8004f36:	d110      	bne.n	8004f5a <UART_WaitOnFlagUntilTimeout+0x72>
        {
           /* Clear Overrun Error flag*/
           __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF);
 8004f38:	68fb      	ldr	r3, [r7, #12]
 8004f3a:	681b      	ldr	r3, [r3, #0]
 8004f3c:	2208      	movs	r2, #8
 8004f3e:	621a      	str	r2, [r3, #32]

           /* Blocking error : transfer is aborted
           Set the UART state ready to be able to start again the process,
           Disable Rx Interrupts if ongoing */
           UART_EndRxTransfer(huart);
 8004f40:	68f8      	ldr	r0, [r7, #12]
 8004f42:	f000 f838 	bl	8004fb6 <UART_EndRxTransfer>

           huart->ErrorCode = HAL_UART_ERROR_ORE;
 8004f46:	68fb      	ldr	r3, [r7, #12]
 8004f48:	2208      	movs	r2, #8
 8004f4a:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84

           /* Process Unlocked */
           __HAL_UNLOCK(huart);
 8004f4e:	68fb      	ldr	r3, [r7, #12]
 8004f50:	2200      	movs	r2, #0
 8004f52:	f883 2078 	strb.w	r2, [r3, #120]	; 0x78

           return HAL_ERROR;
 8004f56:	2301      	movs	r3, #1
 8004f58:	e029      	b.n	8004fae <UART_WaitOnFlagUntilTimeout+0xc6>
        }
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_RTOF) == SET)
 8004f5a:	68fb      	ldr	r3, [r7, #12]
 8004f5c:	681b      	ldr	r3, [r3, #0]
 8004f5e:	69db      	ldr	r3, [r3, #28]
 8004f60:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8004f64:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 8004f68:	d111      	bne.n	8004f8e <UART_WaitOnFlagUntilTimeout+0xa6>
        {
          /* Clear Receiver Timeout flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 8004f6a:	68fb      	ldr	r3, [r7, #12]
 8004f6c:	681b      	ldr	r3, [r3, #0]
 8004f6e:	f44f 6200 	mov.w	r2, #2048	; 0x800
 8004f72:	621a      	str	r2, [r3, #32]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 8004f74:	68f8      	ldr	r0, [r7, #12]
 8004f76:	f000 f81e 	bl	8004fb6 <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_RTO;
 8004f7a:	68fb      	ldr	r3, [r7, #12]
 8004f7c:	2220      	movs	r2, #32
 8004f7e:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 8004f82:	68fb      	ldr	r3, [r7, #12]
 8004f84:	2200      	movs	r2, #0
 8004f86:	f883 2078 	strb.w	r2, [r3, #120]	; 0x78

          return HAL_TIMEOUT;
 8004f8a:	2303      	movs	r3, #3
 8004f8c:	e00f      	b.n	8004fae <UART_WaitOnFlagUntilTimeout+0xc6>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8004f8e:	68fb      	ldr	r3, [r7, #12]
 8004f90:	681b      	ldr	r3, [r3, #0]
 8004f92:	69da      	ldr	r2, [r3, #28]
 8004f94:	68bb      	ldr	r3, [r7, #8]
 8004f96:	4013      	ands	r3, r2
 8004f98:	68ba      	ldr	r2, [r7, #8]
 8004f9a:	429a      	cmp	r2, r3
 8004f9c:	bf0c      	ite	eq
 8004f9e:	2301      	moveq	r3, #1
 8004fa0:	2300      	movne	r3, #0
 8004fa2:	b2db      	uxtb	r3, r3
 8004fa4:	461a      	mov	r2, r3
 8004fa6:	79fb      	ldrb	r3, [r7, #7]
 8004fa8:	429a      	cmp	r2, r3
 8004faa:	d0a6      	beq.n	8004efa <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 8004fac:	2300      	movs	r3, #0
}
 8004fae:	4618      	mov	r0, r3
 8004fb0:	3710      	adds	r7, #16
 8004fb2:	46bd      	mov	sp, r7
 8004fb4:	bd80      	pop	{r7, pc}

08004fb6 <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 8004fb6:	b480      	push	{r7}
 8004fb8:	b095      	sub	sp, #84	; 0x54
 8004fba:	af00      	add	r7, sp, #0
 8004fbc:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8004fbe:	687b      	ldr	r3, [r7, #4]
 8004fc0:	681b      	ldr	r3, [r3, #0]
 8004fc2:	637b      	str	r3, [r7, #52]	; 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004fc4:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8004fc6:	e853 3f00 	ldrex	r3, [r3]
 8004fca:	633b      	str	r3, [r7, #48]	; 0x30
   return(result);
 8004fcc:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8004fce:	f423 7390 	bic.w	r3, r3, #288	; 0x120
 8004fd2:	64fb      	str	r3, [r7, #76]	; 0x4c
 8004fd4:	687b      	ldr	r3, [r7, #4]
 8004fd6:	681b      	ldr	r3, [r3, #0]
 8004fd8:	461a      	mov	r2, r3
 8004fda:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8004fdc:	643b      	str	r3, [r7, #64]	; 0x40
 8004fde:	63fa      	str	r2, [r7, #60]	; 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004fe0:	6bf9      	ldr	r1, [r7, #60]	; 0x3c
 8004fe2:	6c3a      	ldr	r2, [r7, #64]	; 0x40
 8004fe4:	e841 2300 	strex	r3, r2, [r1]
 8004fe8:	63bb      	str	r3, [r7, #56]	; 0x38
   return(result);
 8004fea:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8004fec:	2b00      	cmp	r3, #0
 8004fee:	d1e6      	bne.n	8004fbe <UART_EndRxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8004ff0:	687b      	ldr	r3, [r7, #4]
 8004ff2:	681b      	ldr	r3, [r3, #0]
 8004ff4:	3308      	adds	r3, #8
 8004ff6:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004ff8:	6a3b      	ldr	r3, [r7, #32]
 8004ffa:	e853 3f00 	ldrex	r3, [r3]
 8004ffe:	61fb      	str	r3, [r7, #28]
   return(result);
 8005000:	69fb      	ldr	r3, [r7, #28]
 8005002:	f023 0301 	bic.w	r3, r3, #1
 8005006:	64bb      	str	r3, [r7, #72]	; 0x48
 8005008:	687b      	ldr	r3, [r7, #4]
 800500a:	681b      	ldr	r3, [r3, #0]
 800500c:	3308      	adds	r3, #8
 800500e:	6cba      	ldr	r2, [r7, #72]	; 0x48
 8005010:	62fa      	str	r2, [r7, #44]	; 0x2c
 8005012:	62bb      	str	r3, [r7, #40]	; 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005014:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 8005016:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 8005018:	e841 2300 	strex	r3, r2, [r1]
 800501c:	627b      	str	r3, [r7, #36]	; 0x24
   return(result);
 800501e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005020:	2b00      	cmp	r3, #0
 8005022:	d1e5      	bne.n	8004ff0 <UART_EndRxTransfer+0x3a>

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8005024:	687b      	ldr	r3, [r7, #4]
 8005026:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8005028:	2b01      	cmp	r3, #1
 800502a:	d118      	bne.n	800505e <UART_EndRxTransfer+0xa8>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800502c:	687b      	ldr	r3, [r7, #4]
 800502e:	681b      	ldr	r3, [r3, #0]
 8005030:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005032:	68fb      	ldr	r3, [r7, #12]
 8005034:	e853 3f00 	ldrex	r3, [r3]
 8005038:	60bb      	str	r3, [r7, #8]
   return(result);
 800503a:	68bb      	ldr	r3, [r7, #8]
 800503c:	f023 0310 	bic.w	r3, r3, #16
 8005040:	647b      	str	r3, [r7, #68]	; 0x44
 8005042:	687b      	ldr	r3, [r7, #4]
 8005044:	681b      	ldr	r3, [r3, #0]
 8005046:	461a      	mov	r2, r3
 8005048:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 800504a:	61bb      	str	r3, [r7, #24]
 800504c:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800504e:	6979      	ldr	r1, [r7, #20]
 8005050:	69ba      	ldr	r2, [r7, #24]
 8005052:	e841 2300 	strex	r3, r2, [r1]
 8005056:	613b      	str	r3, [r7, #16]
   return(result);
 8005058:	693b      	ldr	r3, [r7, #16]
 800505a:	2b00      	cmp	r3, #0
 800505c:	d1e6      	bne.n	800502c <UART_EndRxTransfer+0x76>
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 800505e:	687b      	ldr	r3, [r7, #4]
 8005060:	2220      	movs	r2, #32
 8005062:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8005066:	687b      	ldr	r3, [r7, #4]
 8005068:	2200      	movs	r2, #0
 800506a:	661a      	str	r2, [r3, #96]	; 0x60

  /* Reset RxIsr function pointer */
  huart->RxISR = NULL;
 800506c:	687b      	ldr	r3, [r7, #4]
 800506e:	2200      	movs	r2, #0
 8005070:	669a      	str	r2, [r3, #104]	; 0x68
}
 8005072:	bf00      	nop
 8005074:	3754      	adds	r7, #84	; 0x54
 8005076:	46bd      	mov	sp, r7
 8005078:	f85d 7b04 	ldr.w	r7, [sp], #4
 800507c:	4770      	bx	lr
	...

08005080 <__errno>:
 8005080:	4b01      	ldr	r3, [pc, #4]	; (8005088 <__errno+0x8>)
 8005082:	6818      	ldr	r0, [r3, #0]
 8005084:	4770      	bx	lr
 8005086:	bf00      	nop
 8005088:	20000014 	.word	0x20000014

0800508c <__libc_init_array>:
 800508c:	b570      	push	{r4, r5, r6, lr}
 800508e:	4d0d      	ldr	r5, [pc, #52]	; (80050c4 <__libc_init_array+0x38>)
 8005090:	4c0d      	ldr	r4, [pc, #52]	; (80050c8 <__libc_init_array+0x3c>)
 8005092:	1b64      	subs	r4, r4, r5
 8005094:	10a4      	asrs	r4, r4, #2
 8005096:	2600      	movs	r6, #0
 8005098:	42a6      	cmp	r6, r4
 800509a:	d109      	bne.n	80050b0 <__libc_init_array+0x24>
 800509c:	4d0b      	ldr	r5, [pc, #44]	; (80050cc <__libc_init_array+0x40>)
 800509e:	4c0c      	ldr	r4, [pc, #48]	; (80050d0 <__libc_init_array+0x44>)
 80050a0:	f002 fd4e 	bl	8007b40 <_init>
 80050a4:	1b64      	subs	r4, r4, r5
 80050a6:	10a4      	asrs	r4, r4, #2
 80050a8:	2600      	movs	r6, #0
 80050aa:	42a6      	cmp	r6, r4
 80050ac:	d105      	bne.n	80050ba <__libc_init_array+0x2e>
 80050ae:	bd70      	pop	{r4, r5, r6, pc}
 80050b0:	f855 3b04 	ldr.w	r3, [r5], #4
 80050b4:	4798      	blx	r3
 80050b6:	3601      	adds	r6, #1
 80050b8:	e7ee      	b.n	8005098 <__libc_init_array+0xc>
 80050ba:	f855 3b04 	ldr.w	r3, [r5], #4
 80050be:	4798      	blx	r3
 80050c0:	3601      	adds	r6, #1
 80050c2:	e7f2      	b.n	80050aa <__libc_init_array+0x1e>
 80050c4:	08007f8c 	.word	0x08007f8c
 80050c8:	08007f8c 	.word	0x08007f8c
 80050cc:	08007f8c 	.word	0x08007f8c
 80050d0:	08007f90 	.word	0x08007f90

080050d4 <memset>:
 80050d4:	4402      	add	r2, r0
 80050d6:	4603      	mov	r3, r0
 80050d8:	4293      	cmp	r3, r2
 80050da:	d100      	bne.n	80050de <memset+0xa>
 80050dc:	4770      	bx	lr
 80050de:	f803 1b01 	strb.w	r1, [r3], #1
 80050e2:	e7f9      	b.n	80050d8 <memset+0x4>

080050e4 <__cvt>:
 80050e4:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 80050e8:	ec55 4b10 	vmov	r4, r5, d0
 80050ec:	2d00      	cmp	r5, #0
 80050ee:	460e      	mov	r6, r1
 80050f0:	4619      	mov	r1, r3
 80050f2:	462b      	mov	r3, r5
 80050f4:	bfbb      	ittet	lt
 80050f6:	f105 4300 	addlt.w	r3, r5, #2147483648	; 0x80000000
 80050fa:	461d      	movlt	r5, r3
 80050fc:	2300      	movge	r3, #0
 80050fe:	232d      	movlt	r3, #45	; 0x2d
 8005100:	700b      	strb	r3, [r1, #0]
 8005102:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 8005104:	f8dd a030 	ldr.w	sl, [sp, #48]	; 0x30
 8005108:	4691      	mov	r9, r2
 800510a:	f023 0820 	bic.w	r8, r3, #32
 800510e:	bfbc      	itt	lt
 8005110:	4622      	movlt	r2, r4
 8005112:	4614      	movlt	r4, r2
 8005114:	f1b8 0f46 	cmp.w	r8, #70	; 0x46
 8005118:	d005      	beq.n	8005126 <__cvt+0x42>
 800511a:	f1b8 0f45 	cmp.w	r8, #69	; 0x45
 800511e:	d100      	bne.n	8005122 <__cvt+0x3e>
 8005120:	3601      	adds	r6, #1
 8005122:	2102      	movs	r1, #2
 8005124:	e000      	b.n	8005128 <__cvt+0x44>
 8005126:	2103      	movs	r1, #3
 8005128:	ab03      	add	r3, sp, #12
 800512a:	9301      	str	r3, [sp, #4]
 800512c:	ab02      	add	r3, sp, #8
 800512e:	9300      	str	r3, [sp, #0]
 8005130:	ec45 4b10 	vmov	d0, r4, r5
 8005134:	4653      	mov	r3, sl
 8005136:	4632      	mov	r2, r6
 8005138:	f000 fce2 	bl	8005b00 <_dtoa_r>
 800513c:	f1b8 0f47 	cmp.w	r8, #71	; 0x47
 8005140:	4607      	mov	r7, r0
 8005142:	d102      	bne.n	800514a <__cvt+0x66>
 8005144:	f019 0f01 	tst.w	r9, #1
 8005148:	d022      	beq.n	8005190 <__cvt+0xac>
 800514a:	f1b8 0f46 	cmp.w	r8, #70	; 0x46
 800514e:	eb07 0906 	add.w	r9, r7, r6
 8005152:	d110      	bne.n	8005176 <__cvt+0x92>
 8005154:	783b      	ldrb	r3, [r7, #0]
 8005156:	2b30      	cmp	r3, #48	; 0x30
 8005158:	d10a      	bne.n	8005170 <__cvt+0x8c>
 800515a:	2200      	movs	r2, #0
 800515c:	2300      	movs	r3, #0
 800515e:	4620      	mov	r0, r4
 8005160:	4629      	mov	r1, r5
 8005162:	f7fb fcb1 	bl	8000ac8 <__aeabi_dcmpeq>
 8005166:	b918      	cbnz	r0, 8005170 <__cvt+0x8c>
 8005168:	f1c6 0601 	rsb	r6, r6, #1
 800516c:	f8ca 6000 	str.w	r6, [sl]
 8005170:	f8da 3000 	ldr.w	r3, [sl]
 8005174:	4499      	add	r9, r3
 8005176:	2200      	movs	r2, #0
 8005178:	2300      	movs	r3, #0
 800517a:	4620      	mov	r0, r4
 800517c:	4629      	mov	r1, r5
 800517e:	f7fb fca3 	bl	8000ac8 <__aeabi_dcmpeq>
 8005182:	b108      	cbz	r0, 8005188 <__cvt+0xa4>
 8005184:	f8cd 900c 	str.w	r9, [sp, #12]
 8005188:	2230      	movs	r2, #48	; 0x30
 800518a:	9b03      	ldr	r3, [sp, #12]
 800518c:	454b      	cmp	r3, r9
 800518e:	d307      	bcc.n	80051a0 <__cvt+0xbc>
 8005190:	9b03      	ldr	r3, [sp, #12]
 8005192:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 8005194:	1bdb      	subs	r3, r3, r7
 8005196:	4638      	mov	r0, r7
 8005198:	6013      	str	r3, [r2, #0]
 800519a:	b004      	add	sp, #16
 800519c:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80051a0:	1c59      	adds	r1, r3, #1
 80051a2:	9103      	str	r1, [sp, #12]
 80051a4:	701a      	strb	r2, [r3, #0]
 80051a6:	e7f0      	b.n	800518a <__cvt+0xa6>

080051a8 <__exponent>:
 80051a8:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 80051aa:	4603      	mov	r3, r0
 80051ac:	2900      	cmp	r1, #0
 80051ae:	bfb8      	it	lt
 80051b0:	4249      	neglt	r1, r1
 80051b2:	f803 2b02 	strb.w	r2, [r3], #2
 80051b6:	bfb4      	ite	lt
 80051b8:	222d      	movlt	r2, #45	; 0x2d
 80051ba:	222b      	movge	r2, #43	; 0x2b
 80051bc:	2909      	cmp	r1, #9
 80051be:	7042      	strb	r2, [r0, #1]
 80051c0:	dd2a      	ble.n	8005218 <__exponent+0x70>
 80051c2:	f10d 0407 	add.w	r4, sp, #7
 80051c6:	46a4      	mov	ip, r4
 80051c8:	270a      	movs	r7, #10
 80051ca:	46a6      	mov	lr, r4
 80051cc:	460a      	mov	r2, r1
 80051ce:	fb91 f6f7 	sdiv	r6, r1, r7
 80051d2:	fb07 1516 	mls	r5, r7, r6, r1
 80051d6:	3530      	adds	r5, #48	; 0x30
 80051d8:	2a63      	cmp	r2, #99	; 0x63
 80051da:	f104 34ff 	add.w	r4, r4, #4294967295
 80051de:	f80e 5c01 	strb.w	r5, [lr, #-1]
 80051e2:	4631      	mov	r1, r6
 80051e4:	dcf1      	bgt.n	80051ca <__exponent+0x22>
 80051e6:	3130      	adds	r1, #48	; 0x30
 80051e8:	f1ae 0502 	sub.w	r5, lr, #2
 80051ec:	f804 1c01 	strb.w	r1, [r4, #-1]
 80051f0:	1c44      	adds	r4, r0, #1
 80051f2:	4629      	mov	r1, r5
 80051f4:	4561      	cmp	r1, ip
 80051f6:	d30a      	bcc.n	800520e <__exponent+0x66>
 80051f8:	f10d 0209 	add.w	r2, sp, #9
 80051fc:	eba2 020e 	sub.w	r2, r2, lr
 8005200:	4565      	cmp	r5, ip
 8005202:	bf88      	it	hi
 8005204:	2200      	movhi	r2, #0
 8005206:	4413      	add	r3, r2
 8005208:	1a18      	subs	r0, r3, r0
 800520a:	b003      	add	sp, #12
 800520c:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800520e:	f811 2b01 	ldrb.w	r2, [r1], #1
 8005212:	f804 2f01 	strb.w	r2, [r4, #1]!
 8005216:	e7ed      	b.n	80051f4 <__exponent+0x4c>
 8005218:	2330      	movs	r3, #48	; 0x30
 800521a:	3130      	adds	r1, #48	; 0x30
 800521c:	7083      	strb	r3, [r0, #2]
 800521e:	70c1      	strb	r1, [r0, #3]
 8005220:	1d03      	adds	r3, r0, #4
 8005222:	e7f1      	b.n	8005208 <__exponent+0x60>

08005224 <_printf_float>:
 8005224:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8005228:	ed2d 8b02 	vpush	{d8}
 800522c:	b08d      	sub	sp, #52	; 0x34
 800522e:	460c      	mov	r4, r1
 8005230:	f8dd 8060 	ldr.w	r8, [sp, #96]	; 0x60
 8005234:	4616      	mov	r6, r2
 8005236:	461f      	mov	r7, r3
 8005238:	4605      	mov	r5, r0
 800523a:	f001 fb45 	bl	80068c8 <_localeconv_r>
 800523e:	f8d0 a000 	ldr.w	sl, [r0]
 8005242:	4650      	mov	r0, sl
 8005244:	f7fa ffc4 	bl	80001d0 <strlen>
 8005248:	2300      	movs	r3, #0
 800524a:	930a      	str	r3, [sp, #40]	; 0x28
 800524c:	6823      	ldr	r3, [r4, #0]
 800524e:	9305      	str	r3, [sp, #20]
 8005250:	f8d8 3000 	ldr.w	r3, [r8]
 8005254:	f894 b018 	ldrb.w	fp, [r4, #24]
 8005258:	3307      	adds	r3, #7
 800525a:	f023 0307 	bic.w	r3, r3, #7
 800525e:	f103 0208 	add.w	r2, r3, #8
 8005262:	f8c8 2000 	str.w	r2, [r8]
 8005266:	e9d3 2300 	ldrd	r2, r3, [r3]
 800526a:	e9c4 2312 	strd	r2, r3, [r4, #72]	; 0x48
 800526e:	e9d4 8912 	ldrd	r8, r9, [r4, #72]	; 0x48
 8005272:	f029 4300 	bic.w	r3, r9, #2147483648	; 0x80000000
 8005276:	9307      	str	r3, [sp, #28]
 8005278:	f8cd 8018 	str.w	r8, [sp, #24]
 800527c:	ee08 0a10 	vmov	s16, r0
 8005280:	4b9f      	ldr	r3, [pc, #636]	; (8005500 <_printf_float+0x2dc>)
 8005282:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 8005286:	f04f 32ff 	mov.w	r2, #4294967295
 800528a:	f7fb fc4f 	bl	8000b2c <__aeabi_dcmpun>
 800528e:	bb88      	cbnz	r0, 80052f4 <_printf_float+0xd0>
 8005290:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 8005294:	4b9a      	ldr	r3, [pc, #616]	; (8005500 <_printf_float+0x2dc>)
 8005296:	f04f 32ff 	mov.w	r2, #4294967295
 800529a:	f7fb fc29 	bl	8000af0 <__aeabi_dcmple>
 800529e:	bb48      	cbnz	r0, 80052f4 <_printf_float+0xd0>
 80052a0:	2200      	movs	r2, #0
 80052a2:	2300      	movs	r3, #0
 80052a4:	4640      	mov	r0, r8
 80052a6:	4649      	mov	r1, r9
 80052a8:	f7fb fc18 	bl	8000adc <__aeabi_dcmplt>
 80052ac:	b110      	cbz	r0, 80052b4 <_printf_float+0x90>
 80052ae:	232d      	movs	r3, #45	; 0x2d
 80052b0:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 80052b4:	4b93      	ldr	r3, [pc, #588]	; (8005504 <_printf_float+0x2e0>)
 80052b6:	4894      	ldr	r0, [pc, #592]	; (8005508 <_printf_float+0x2e4>)
 80052b8:	f1bb 0f47 	cmp.w	fp, #71	; 0x47
 80052bc:	bf94      	ite	ls
 80052be:	4698      	movls	r8, r3
 80052c0:	4680      	movhi	r8, r0
 80052c2:	2303      	movs	r3, #3
 80052c4:	6123      	str	r3, [r4, #16]
 80052c6:	9b05      	ldr	r3, [sp, #20]
 80052c8:	f023 0204 	bic.w	r2, r3, #4
 80052cc:	6022      	str	r2, [r4, #0]
 80052ce:	f04f 0900 	mov.w	r9, #0
 80052d2:	9700      	str	r7, [sp, #0]
 80052d4:	4633      	mov	r3, r6
 80052d6:	aa0b      	add	r2, sp, #44	; 0x2c
 80052d8:	4621      	mov	r1, r4
 80052da:	4628      	mov	r0, r5
 80052dc:	f000 f9d8 	bl	8005690 <_printf_common>
 80052e0:	3001      	adds	r0, #1
 80052e2:	f040 8090 	bne.w	8005406 <_printf_float+0x1e2>
 80052e6:	f04f 30ff 	mov.w	r0, #4294967295
 80052ea:	b00d      	add	sp, #52	; 0x34
 80052ec:	ecbd 8b02 	vpop	{d8}
 80052f0:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80052f4:	4642      	mov	r2, r8
 80052f6:	464b      	mov	r3, r9
 80052f8:	4640      	mov	r0, r8
 80052fa:	4649      	mov	r1, r9
 80052fc:	f7fb fc16 	bl	8000b2c <__aeabi_dcmpun>
 8005300:	b140      	cbz	r0, 8005314 <_printf_float+0xf0>
 8005302:	464b      	mov	r3, r9
 8005304:	2b00      	cmp	r3, #0
 8005306:	bfbc      	itt	lt
 8005308:	232d      	movlt	r3, #45	; 0x2d
 800530a:	f884 3043 	strblt.w	r3, [r4, #67]	; 0x43
 800530e:	487f      	ldr	r0, [pc, #508]	; (800550c <_printf_float+0x2e8>)
 8005310:	4b7f      	ldr	r3, [pc, #508]	; (8005510 <_printf_float+0x2ec>)
 8005312:	e7d1      	b.n	80052b8 <_printf_float+0x94>
 8005314:	6863      	ldr	r3, [r4, #4]
 8005316:	f00b 02df 	and.w	r2, fp, #223	; 0xdf
 800531a:	9206      	str	r2, [sp, #24]
 800531c:	1c5a      	adds	r2, r3, #1
 800531e:	d13f      	bne.n	80053a0 <_printf_float+0x17c>
 8005320:	2306      	movs	r3, #6
 8005322:	6063      	str	r3, [r4, #4]
 8005324:	9b05      	ldr	r3, [sp, #20]
 8005326:	6861      	ldr	r1, [r4, #4]
 8005328:	f443 6280 	orr.w	r2, r3, #1024	; 0x400
 800532c:	2300      	movs	r3, #0
 800532e:	9303      	str	r3, [sp, #12]
 8005330:	ab0a      	add	r3, sp, #40	; 0x28
 8005332:	e9cd b301 	strd	fp, r3, [sp, #4]
 8005336:	ab09      	add	r3, sp, #36	; 0x24
 8005338:	ec49 8b10 	vmov	d0, r8, r9
 800533c:	9300      	str	r3, [sp, #0]
 800533e:	6022      	str	r2, [r4, #0]
 8005340:	f10d 0323 	add.w	r3, sp, #35	; 0x23
 8005344:	4628      	mov	r0, r5
 8005346:	f7ff fecd 	bl	80050e4 <__cvt>
 800534a:	9b06      	ldr	r3, [sp, #24]
 800534c:	9909      	ldr	r1, [sp, #36]	; 0x24
 800534e:	2b47      	cmp	r3, #71	; 0x47
 8005350:	4680      	mov	r8, r0
 8005352:	d108      	bne.n	8005366 <_printf_float+0x142>
 8005354:	1cc8      	adds	r0, r1, #3
 8005356:	db02      	blt.n	800535e <_printf_float+0x13a>
 8005358:	6863      	ldr	r3, [r4, #4]
 800535a:	4299      	cmp	r1, r3
 800535c:	dd41      	ble.n	80053e2 <_printf_float+0x1be>
 800535e:	f1ab 0b02 	sub.w	fp, fp, #2
 8005362:	fa5f fb8b 	uxtb.w	fp, fp
 8005366:	f1bb 0f65 	cmp.w	fp, #101	; 0x65
 800536a:	d820      	bhi.n	80053ae <_printf_float+0x18a>
 800536c:	3901      	subs	r1, #1
 800536e:	465a      	mov	r2, fp
 8005370:	f104 0050 	add.w	r0, r4, #80	; 0x50
 8005374:	9109      	str	r1, [sp, #36]	; 0x24
 8005376:	f7ff ff17 	bl	80051a8 <__exponent>
 800537a:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 800537c:	1813      	adds	r3, r2, r0
 800537e:	2a01      	cmp	r2, #1
 8005380:	4681      	mov	r9, r0
 8005382:	6123      	str	r3, [r4, #16]
 8005384:	dc02      	bgt.n	800538c <_printf_float+0x168>
 8005386:	6822      	ldr	r2, [r4, #0]
 8005388:	07d2      	lsls	r2, r2, #31
 800538a:	d501      	bpl.n	8005390 <_printf_float+0x16c>
 800538c:	3301      	adds	r3, #1
 800538e:	6123      	str	r3, [r4, #16]
 8005390:	f89d 3023 	ldrb.w	r3, [sp, #35]	; 0x23
 8005394:	2b00      	cmp	r3, #0
 8005396:	d09c      	beq.n	80052d2 <_printf_float+0xae>
 8005398:	232d      	movs	r3, #45	; 0x2d
 800539a:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 800539e:	e798      	b.n	80052d2 <_printf_float+0xae>
 80053a0:	9a06      	ldr	r2, [sp, #24]
 80053a2:	2a47      	cmp	r2, #71	; 0x47
 80053a4:	d1be      	bne.n	8005324 <_printf_float+0x100>
 80053a6:	2b00      	cmp	r3, #0
 80053a8:	d1bc      	bne.n	8005324 <_printf_float+0x100>
 80053aa:	2301      	movs	r3, #1
 80053ac:	e7b9      	b.n	8005322 <_printf_float+0xfe>
 80053ae:	f1bb 0f66 	cmp.w	fp, #102	; 0x66
 80053b2:	d118      	bne.n	80053e6 <_printf_float+0x1c2>
 80053b4:	2900      	cmp	r1, #0
 80053b6:	6863      	ldr	r3, [r4, #4]
 80053b8:	dd0b      	ble.n	80053d2 <_printf_float+0x1ae>
 80053ba:	6121      	str	r1, [r4, #16]
 80053bc:	b913      	cbnz	r3, 80053c4 <_printf_float+0x1a0>
 80053be:	6822      	ldr	r2, [r4, #0]
 80053c0:	07d0      	lsls	r0, r2, #31
 80053c2:	d502      	bpl.n	80053ca <_printf_float+0x1a6>
 80053c4:	3301      	adds	r3, #1
 80053c6:	440b      	add	r3, r1
 80053c8:	6123      	str	r3, [r4, #16]
 80053ca:	65a1      	str	r1, [r4, #88]	; 0x58
 80053cc:	f04f 0900 	mov.w	r9, #0
 80053d0:	e7de      	b.n	8005390 <_printf_float+0x16c>
 80053d2:	b913      	cbnz	r3, 80053da <_printf_float+0x1b6>
 80053d4:	6822      	ldr	r2, [r4, #0]
 80053d6:	07d2      	lsls	r2, r2, #31
 80053d8:	d501      	bpl.n	80053de <_printf_float+0x1ba>
 80053da:	3302      	adds	r3, #2
 80053dc:	e7f4      	b.n	80053c8 <_printf_float+0x1a4>
 80053de:	2301      	movs	r3, #1
 80053e0:	e7f2      	b.n	80053c8 <_printf_float+0x1a4>
 80053e2:	f04f 0b67 	mov.w	fp, #103	; 0x67
 80053e6:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 80053e8:	4299      	cmp	r1, r3
 80053ea:	db05      	blt.n	80053f8 <_printf_float+0x1d4>
 80053ec:	6823      	ldr	r3, [r4, #0]
 80053ee:	6121      	str	r1, [r4, #16]
 80053f0:	07d8      	lsls	r0, r3, #31
 80053f2:	d5ea      	bpl.n	80053ca <_printf_float+0x1a6>
 80053f4:	1c4b      	adds	r3, r1, #1
 80053f6:	e7e7      	b.n	80053c8 <_printf_float+0x1a4>
 80053f8:	2900      	cmp	r1, #0
 80053fa:	bfd4      	ite	le
 80053fc:	f1c1 0202 	rsble	r2, r1, #2
 8005400:	2201      	movgt	r2, #1
 8005402:	4413      	add	r3, r2
 8005404:	e7e0      	b.n	80053c8 <_printf_float+0x1a4>
 8005406:	6823      	ldr	r3, [r4, #0]
 8005408:	055a      	lsls	r2, r3, #21
 800540a:	d407      	bmi.n	800541c <_printf_float+0x1f8>
 800540c:	6923      	ldr	r3, [r4, #16]
 800540e:	4642      	mov	r2, r8
 8005410:	4631      	mov	r1, r6
 8005412:	4628      	mov	r0, r5
 8005414:	47b8      	blx	r7
 8005416:	3001      	adds	r0, #1
 8005418:	d12c      	bne.n	8005474 <_printf_float+0x250>
 800541a:	e764      	b.n	80052e6 <_printf_float+0xc2>
 800541c:	f1bb 0f65 	cmp.w	fp, #101	; 0x65
 8005420:	f240 80e0 	bls.w	80055e4 <_printf_float+0x3c0>
 8005424:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	; 0x48
 8005428:	2200      	movs	r2, #0
 800542a:	2300      	movs	r3, #0
 800542c:	f7fb fb4c 	bl	8000ac8 <__aeabi_dcmpeq>
 8005430:	2800      	cmp	r0, #0
 8005432:	d034      	beq.n	800549e <_printf_float+0x27a>
 8005434:	4a37      	ldr	r2, [pc, #220]	; (8005514 <_printf_float+0x2f0>)
 8005436:	2301      	movs	r3, #1
 8005438:	4631      	mov	r1, r6
 800543a:	4628      	mov	r0, r5
 800543c:	47b8      	blx	r7
 800543e:	3001      	adds	r0, #1
 8005440:	f43f af51 	beq.w	80052e6 <_printf_float+0xc2>
 8005444:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 8005448:	429a      	cmp	r2, r3
 800544a:	db02      	blt.n	8005452 <_printf_float+0x22e>
 800544c:	6823      	ldr	r3, [r4, #0]
 800544e:	07d8      	lsls	r0, r3, #31
 8005450:	d510      	bpl.n	8005474 <_printf_float+0x250>
 8005452:	ee18 3a10 	vmov	r3, s16
 8005456:	4652      	mov	r2, sl
 8005458:	4631      	mov	r1, r6
 800545a:	4628      	mov	r0, r5
 800545c:	47b8      	blx	r7
 800545e:	3001      	adds	r0, #1
 8005460:	f43f af41 	beq.w	80052e6 <_printf_float+0xc2>
 8005464:	f04f 0800 	mov.w	r8, #0
 8005468:	f104 091a 	add.w	r9, r4, #26
 800546c:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800546e:	3b01      	subs	r3, #1
 8005470:	4543      	cmp	r3, r8
 8005472:	dc09      	bgt.n	8005488 <_printf_float+0x264>
 8005474:	6823      	ldr	r3, [r4, #0]
 8005476:	079b      	lsls	r3, r3, #30
 8005478:	f100 8105 	bmi.w	8005686 <_printf_float+0x462>
 800547c:	68e0      	ldr	r0, [r4, #12]
 800547e:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8005480:	4298      	cmp	r0, r3
 8005482:	bfb8      	it	lt
 8005484:	4618      	movlt	r0, r3
 8005486:	e730      	b.n	80052ea <_printf_float+0xc6>
 8005488:	2301      	movs	r3, #1
 800548a:	464a      	mov	r2, r9
 800548c:	4631      	mov	r1, r6
 800548e:	4628      	mov	r0, r5
 8005490:	47b8      	blx	r7
 8005492:	3001      	adds	r0, #1
 8005494:	f43f af27 	beq.w	80052e6 <_printf_float+0xc2>
 8005498:	f108 0801 	add.w	r8, r8, #1
 800549c:	e7e6      	b.n	800546c <_printf_float+0x248>
 800549e:	9b09      	ldr	r3, [sp, #36]	; 0x24
 80054a0:	2b00      	cmp	r3, #0
 80054a2:	dc39      	bgt.n	8005518 <_printf_float+0x2f4>
 80054a4:	4a1b      	ldr	r2, [pc, #108]	; (8005514 <_printf_float+0x2f0>)
 80054a6:	2301      	movs	r3, #1
 80054a8:	4631      	mov	r1, r6
 80054aa:	4628      	mov	r0, r5
 80054ac:	47b8      	blx	r7
 80054ae:	3001      	adds	r0, #1
 80054b0:	f43f af19 	beq.w	80052e6 <_printf_float+0xc2>
 80054b4:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 80054b8:	4313      	orrs	r3, r2
 80054ba:	d102      	bne.n	80054c2 <_printf_float+0x29e>
 80054bc:	6823      	ldr	r3, [r4, #0]
 80054be:	07d9      	lsls	r1, r3, #31
 80054c0:	d5d8      	bpl.n	8005474 <_printf_float+0x250>
 80054c2:	ee18 3a10 	vmov	r3, s16
 80054c6:	4652      	mov	r2, sl
 80054c8:	4631      	mov	r1, r6
 80054ca:	4628      	mov	r0, r5
 80054cc:	47b8      	blx	r7
 80054ce:	3001      	adds	r0, #1
 80054d0:	f43f af09 	beq.w	80052e6 <_printf_float+0xc2>
 80054d4:	f04f 0900 	mov.w	r9, #0
 80054d8:	f104 0a1a 	add.w	sl, r4, #26
 80054dc:	9b09      	ldr	r3, [sp, #36]	; 0x24
 80054de:	425b      	negs	r3, r3
 80054e0:	454b      	cmp	r3, r9
 80054e2:	dc01      	bgt.n	80054e8 <_printf_float+0x2c4>
 80054e4:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 80054e6:	e792      	b.n	800540e <_printf_float+0x1ea>
 80054e8:	2301      	movs	r3, #1
 80054ea:	4652      	mov	r2, sl
 80054ec:	4631      	mov	r1, r6
 80054ee:	4628      	mov	r0, r5
 80054f0:	47b8      	blx	r7
 80054f2:	3001      	adds	r0, #1
 80054f4:	f43f aef7 	beq.w	80052e6 <_printf_float+0xc2>
 80054f8:	f109 0901 	add.w	r9, r9, #1
 80054fc:	e7ee      	b.n	80054dc <_printf_float+0x2b8>
 80054fe:	bf00      	nop
 8005500:	7fefffff 	.word	0x7fefffff
 8005504:	08007bb4 	.word	0x08007bb4
 8005508:	08007bb8 	.word	0x08007bb8
 800550c:	08007bc0 	.word	0x08007bc0
 8005510:	08007bbc 	.word	0x08007bbc
 8005514:	08007bc4 	.word	0x08007bc4
 8005518:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 800551a:	6da3      	ldr	r3, [r4, #88]	; 0x58
 800551c:	429a      	cmp	r2, r3
 800551e:	bfa8      	it	ge
 8005520:	461a      	movge	r2, r3
 8005522:	2a00      	cmp	r2, #0
 8005524:	4691      	mov	r9, r2
 8005526:	dc37      	bgt.n	8005598 <_printf_float+0x374>
 8005528:	f04f 0b00 	mov.w	fp, #0
 800552c:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 8005530:	f104 021a 	add.w	r2, r4, #26
 8005534:	6da3      	ldr	r3, [r4, #88]	; 0x58
 8005536:	9305      	str	r3, [sp, #20]
 8005538:	eba3 0309 	sub.w	r3, r3, r9
 800553c:	455b      	cmp	r3, fp
 800553e:	dc33      	bgt.n	80055a8 <_printf_float+0x384>
 8005540:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 8005544:	429a      	cmp	r2, r3
 8005546:	db3b      	blt.n	80055c0 <_printf_float+0x39c>
 8005548:	6823      	ldr	r3, [r4, #0]
 800554a:	07da      	lsls	r2, r3, #31
 800554c:	d438      	bmi.n	80055c0 <_printf_float+0x39c>
 800554e:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8005550:	9a05      	ldr	r2, [sp, #20]
 8005552:	9909      	ldr	r1, [sp, #36]	; 0x24
 8005554:	1a9a      	subs	r2, r3, r2
 8005556:	eba3 0901 	sub.w	r9, r3, r1
 800555a:	4591      	cmp	r9, r2
 800555c:	bfa8      	it	ge
 800555e:	4691      	movge	r9, r2
 8005560:	f1b9 0f00 	cmp.w	r9, #0
 8005564:	dc35      	bgt.n	80055d2 <_printf_float+0x3ae>
 8005566:	f04f 0800 	mov.w	r8, #0
 800556a:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 800556e:	f104 0a1a 	add.w	sl, r4, #26
 8005572:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 8005576:	1a9b      	subs	r3, r3, r2
 8005578:	eba3 0309 	sub.w	r3, r3, r9
 800557c:	4543      	cmp	r3, r8
 800557e:	f77f af79 	ble.w	8005474 <_printf_float+0x250>
 8005582:	2301      	movs	r3, #1
 8005584:	4652      	mov	r2, sl
 8005586:	4631      	mov	r1, r6
 8005588:	4628      	mov	r0, r5
 800558a:	47b8      	blx	r7
 800558c:	3001      	adds	r0, #1
 800558e:	f43f aeaa 	beq.w	80052e6 <_printf_float+0xc2>
 8005592:	f108 0801 	add.w	r8, r8, #1
 8005596:	e7ec      	b.n	8005572 <_printf_float+0x34e>
 8005598:	4613      	mov	r3, r2
 800559a:	4631      	mov	r1, r6
 800559c:	4642      	mov	r2, r8
 800559e:	4628      	mov	r0, r5
 80055a0:	47b8      	blx	r7
 80055a2:	3001      	adds	r0, #1
 80055a4:	d1c0      	bne.n	8005528 <_printf_float+0x304>
 80055a6:	e69e      	b.n	80052e6 <_printf_float+0xc2>
 80055a8:	2301      	movs	r3, #1
 80055aa:	4631      	mov	r1, r6
 80055ac:	4628      	mov	r0, r5
 80055ae:	9205      	str	r2, [sp, #20]
 80055b0:	47b8      	blx	r7
 80055b2:	3001      	adds	r0, #1
 80055b4:	f43f ae97 	beq.w	80052e6 <_printf_float+0xc2>
 80055b8:	9a05      	ldr	r2, [sp, #20]
 80055ba:	f10b 0b01 	add.w	fp, fp, #1
 80055be:	e7b9      	b.n	8005534 <_printf_float+0x310>
 80055c0:	ee18 3a10 	vmov	r3, s16
 80055c4:	4652      	mov	r2, sl
 80055c6:	4631      	mov	r1, r6
 80055c8:	4628      	mov	r0, r5
 80055ca:	47b8      	blx	r7
 80055cc:	3001      	adds	r0, #1
 80055ce:	d1be      	bne.n	800554e <_printf_float+0x32a>
 80055d0:	e689      	b.n	80052e6 <_printf_float+0xc2>
 80055d2:	9a05      	ldr	r2, [sp, #20]
 80055d4:	464b      	mov	r3, r9
 80055d6:	4442      	add	r2, r8
 80055d8:	4631      	mov	r1, r6
 80055da:	4628      	mov	r0, r5
 80055dc:	47b8      	blx	r7
 80055de:	3001      	adds	r0, #1
 80055e0:	d1c1      	bne.n	8005566 <_printf_float+0x342>
 80055e2:	e680      	b.n	80052e6 <_printf_float+0xc2>
 80055e4:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 80055e6:	2a01      	cmp	r2, #1
 80055e8:	dc01      	bgt.n	80055ee <_printf_float+0x3ca>
 80055ea:	07db      	lsls	r3, r3, #31
 80055ec:	d538      	bpl.n	8005660 <_printf_float+0x43c>
 80055ee:	2301      	movs	r3, #1
 80055f0:	4642      	mov	r2, r8
 80055f2:	4631      	mov	r1, r6
 80055f4:	4628      	mov	r0, r5
 80055f6:	47b8      	blx	r7
 80055f8:	3001      	adds	r0, #1
 80055fa:	f43f ae74 	beq.w	80052e6 <_printf_float+0xc2>
 80055fe:	ee18 3a10 	vmov	r3, s16
 8005602:	4652      	mov	r2, sl
 8005604:	4631      	mov	r1, r6
 8005606:	4628      	mov	r0, r5
 8005608:	47b8      	blx	r7
 800560a:	3001      	adds	r0, #1
 800560c:	f43f ae6b 	beq.w	80052e6 <_printf_float+0xc2>
 8005610:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	; 0x48
 8005614:	2200      	movs	r2, #0
 8005616:	2300      	movs	r3, #0
 8005618:	f7fb fa56 	bl	8000ac8 <__aeabi_dcmpeq>
 800561c:	b9d8      	cbnz	r0, 8005656 <_printf_float+0x432>
 800561e:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8005620:	f108 0201 	add.w	r2, r8, #1
 8005624:	3b01      	subs	r3, #1
 8005626:	4631      	mov	r1, r6
 8005628:	4628      	mov	r0, r5
 800562a:	47b8      	blx	r7
 800562c:	3001      	adds	r0, #1
 800562e:	d10e      	bne.n	800564e <_printf_float+0x42a>
 8005630:	e659      	b.n	80052e6 <_printf_float+0xc2>
 8005632:	2301      	movs	r3, #1
 8005634:	4652      	mov	r2, sl
 8005636:	4631      	mov	r1, r6
 8005638:	4628      	mov	r0, r5
 800563a:	47b8      	blx	r7
 800563c:	3001      	adds	r0, #1
 800563e:	f43f ae52 	beq.w	80052e6 <_printf_float+0xc2>
 8005642:	f108 0801 	add.w	r8, r8, #1
 8005646:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8005648:	3b01      	subs	r3, #1
 800564a:	4543      	cmp	r3, r8
 800564c:	dcf1      	bgt.n	8005632 <_printf_float+0x40e>
 800564e:	464b      	mov	r3, r9
 8005650:	f104 0250 	add.w	r2, r4, #80	; 0x50
 8005654:	e6dc      	b.n	8005410 <_printf_float+0x1ec>
 8005656:	f04f 0800 	mov.w	r8, #0
 800565a:	f104 0a1a 	add.w	sl, r4, #26
 800565e:	e7f2      	b.n	8005646 <_printf_float+0x422>
 8005660:	2301      	movs	r3, #1
 8005662:	4642      	mov	r2, r8
 8005664:	e7df      	b.n	8005626 <_printf_float+0x402>
 8005666:	2301      	movs	r3, #1
 8005668:	464a      	mov	r2, r9
 800566a:	4631      	mov	r1, r6
 800566c:	4628      	mov	r0, r5
 800566e:	47b8      	blx	r7
 8005670:	3001      	adds	r0, #1
 8005672:	f43f ae38 	beq.w	80052e6 <_printf_float+0xc2>
 8005676:	f108 0801 	add.w	r8, r8, #1
 800567a:	68e3      	ldr	r3, [r4, #12]
 800567c:	990b      	ldr	r1, [sp, #44]	; 0x2c
 800567e:	1a5b      	subs	r3, r3, r1
 8005680:	4543      	cmp	r3, r8
 8005682:	dcf0      	bgt.n	8005666 <_printf_float+0x442>
 8005684:	e6fa      	b.n	800547c <_printf_float+0x258>
 8005686:	f04f 0800 	mov.w	r8, #0
 800568a:	f104 0919 	add.w	r9, r4, #25
 800568e:	e7f4      	b.n	800567a <_printf_float+0x456>

08005690 <_printf_common>:
 8005690:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8005694:	4616      	mov	r6, r2
 8005696:	4699      	mov	r9, r3
 8005698:	688a      	ldr	r2, [r1, #8]
 800569a:	690b      	ldr	r3, [r1, #16]
 800569c:	f8dd 8020 	ldr.w	r8, [sp, #32]
 80056a0:	4293      	cmp	r3, r2
 80056a2:	bfb8      	it	lt
 80056a4:	4613      	movlt	r3, r2
 80056a6:	6033      	str	r3, [r6, #0]
 80056a8:	f891 2043 	ldrb.w	r2, [r1, #67]	; 0x43
 80056ac:	4607      	mov	r7, r0
 80056ae:	460c      	mov	r4, r1
 80056b0:	b10a      	cbz	r2, 80056b6 <_printf_common+0x26>
 80056b2:	3301      	adds	r3, #1
 80056b4:	6033      	str	r3, [r6, #0]
 80056b6:	6823      	ldr	r3, [r4, #0]
 80056b8:	0699      	lsls	r1, r3, #26
 80056ba:	bf42      	ittt	mi
 80056bc:	6833      	ldrmi	r3, [r6, #0]
 80056be:	3302      	addmi	r3, #2
 80056c0:	6033      	strmi	r3, [r6, #0]
 80056c2:	6825      	ldr	r5, [r4, #0]
 80056c4:	f015 0506 	ands.w	r5, r5, #6
 80056c8:	d106      	bne.n	80056d8 <_printf_common+0x48>
 80056ca:	f104 0a19 	add.w	sl, r4, #25
 80056ce:	68e3      	ldr	r3, [r4, #12]
 80056d0:	6832      	ldr	r2, [r6, #0]
 80056d2:	1a9b      	subs	r3, r3, r2
 80056d4:	42ab      	cmp	r3, r5
 80056d6:	dc26      	bgt.n	8005726 <_printf_common+0x96>
 80056d8:	f894 2043 	ldrb.w	r2, [r4, #67]	; 0x43
 80056dc:	1e13      	subs	r3, r2, #0
 80056de:	6822      	ldr	r2, [r4, #0]
 80056e0:	bf18      	it	ne
 80056e2:	2301      	movne	r3, #1
 80056e4:	0692      	lsls	r2, r2, #26
 80056e6:	d42b      	bmi.n	8005740 <_printf_common+0xb0>
 80056e8:	f104 0243 	add.w	r2, r4, #67	; 0x43
 80056ec:	4649      	mov	r1, r9
 80056ee:	4638      	mov	r0, r7
 80056f0:	47c0      	blx	r8
 80056f2:	3001      	adds	r0, #1
 80056f4:	d01e      	beq.n	8005734 <_printf_common+0xa4>
 80056f6:	6823      	ldr	r3, [r4, #0]
 80056f8:	68e5      	ldr	r5, [r4, #12]
 80056fa:	6832      	ldr	r2, [r6, #0]
 80056fc:	f003 0306 	and.w	r3, r3, #6
 8005700:	2b04      	cmp	r3, #4
 8005702:	bf08      	it	eq
 8005704:	1aad      	subeq	r5, r5, r2
 8005706:	68a3      	ldr	r3, [r4, #8]
 8005708:	6922      	ldr	r2, [r4, #16]
 800570a:	bf0c      	ite	eq
 800570c:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 8005710:	2500      	movne	r5, #0
 8005712:	4293      	cmp	r3, r2
 8005714:	bfc4      	itt	gt
 8005716:	1a9b      	subgt	r3, r3, r2
 8005718:	18ed      	addgt	r5, r5, r3
 800571a:	2600      	movs	r6, #0
 800571c:	341a      	adds	r4, #26
 800571e:	42b5      	cmp	r5, r6
 8005720:	d11a      	bne.n	8005758 <_printf_common+0xc8>
 8005722:	2000      	movs	r0, #0
 8005724:	e008      	b.n	8005738 <_printf_common+0xa8>
 8005726:	2301      	movs	r3, #1
 8005728:	4652      	mov	r2, sl
 800572a:	4649      	mov	r1, r9
 800572c:	4638      	mov	r0, r7
 800572e:	47c0      	blx	r8
 8005730:	3001      	adds	r0, #1
 8005732:	d103      	bne.n	800573c <_printf_common+0xac>
 8005734:	f04f 30ff 	mov.w	r0, #4294967295
 8005738:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800573c:	3501      	adds	r5, #1
 800573e:	e7c6      	b.n	80056ce <_printf_common+0x3e>
 8005740:	18e1      	adds	r1, r4, r3
 8005742:	1c5a      	adds	r2, r3, #1
 8005744:	2030      	movs	r0, #48	; 0x30
 8005746:	f881 0043 	strb.w	r0, [r1, #67]	; 0x43
 800574a:	4422      	add	r2, r4
 800574c:	f894 1045 	ldrb.w	r1, [r4, #69]	; 0x45
 8005750:	f882 1043 	strb.w	r1, [r2, #67]	; 0x43
 8005754:	3302      	adds	r3, #2
 8005756:	e7c7      	b.n	80056e8 <_printf_common+0x58>
 8005758:	2301      	movs	r3, #1
 800575a:	4622      	mov	r2, r4
 800575c:	4649      	mov	r1, r9
 800575e:	4638      	mov	r0, r7
 8005760:	47c0      	blx	r8
 8005762:	3001      	adds	r0, #1
 8005764:	d0e6      	beq.n	8005734 <_printf_common+0xa4>
 8005766:	3601      	adds	r6, #1
 8005768:	e7d9      	b.n	800571e <_printf_common+0x8e>
	...

0800576c <_printf_i>:
 800576c:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 8005770:	7e0f      	ldrb	r7, [r1, #24]
 8005772:	9d0c      	ldr	r5, [sp, #48]	; 0x30
 8005774:	2f78      	cmp	r7, #120	; 0x78
 8005776:	4691      	mov	r9, r2
 8005778:	4680      	mov	r8, r0
 800577a:	460c      	mov	r4, r1
 800577c:	469a      	mov	sl, r3
 800577e:	f101 0243 	add.w	r2, r1, #67	; 0x43
 8005782:	d807      	bhi.n	8005794 <_printf_i+0x28>
 8005784:	2f62      	cmp	r7, #98	; 0x62
 8005786:	d80a      	bhi.n	800579e <_printf_i+0x32>
 8005788:	2f00      	cmp	r7, #0
 800578a:	f000 80d8 	beq.w	800593e <_printf_i+0x1d2>
 800578e:	2f58      	cmp	r7, #88	; 0x58
 8005790:	f000 80a3 	beq.w	80058da <_printf_i+0x16e>
 8005794:	f104 0542 	add.w	r5, r4, #66	; 0x42
 8005798:	f884 7042 	strb.w	r7, [r4, #66]	; 0x42
 800579c:	e03a      	b.n	8005814 <_printf_i+0xa8>
 800579e:	f1a7 0363 	sub.w	r3, r7, #99	; 0x63
 80057a2:	2b15      	cmp	r3, #21
 80057a4:	d8f6      	bhi.n	8005794 <_printf_i+0x28>
 80057a6:	a101      	add	r1, pc, #4	; (adr r1, 80057ac <_printf_i+0x40>)
 80057a8:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 80057ac:	08005805 	.word	0x08005805
 80057b0:	08005819 	.word	0x08005819
 80057b4:	08005795 	.word	0x08005795
 80057b8:	08005795 	.word	0x08005795
 80057bc:	08005795 	.word	0x08005795
 80057c0:	08005795 	.word	0x08005795
 80057c4:	08005819 	.word	0x08005819
 80057c8:	08005795 	.word	0x08005795
 80057cc:	08005795 	.word	0x08005795
 80057d0:	08005795 	.word	0x08005795
 80057d4:	08005795 	.word	0x08005795
 80057d8:	08005925 	.word	0x08005925
 80057dc:	08005849 	.word	0x08005849
 80057e0:	08005907 	.word	0x08005907
 80057e4:	08005795 	.word	0x08005795
 80057e8:	08005795 	.word	0x08005795
 80057ec:	08005947 	.word	0x08005947
 80057f0:	08005795 	.word	0x08005795
 80057f4:	08005849 	.word	0x08005849
 80057f8:	08005795 	.word	0x08005795
 80057fc:	08005795 	.word	0x08005795
 8005800:	0800590f 	.word	0x0800590f
 8005804:	682b      	ldr	r3, [r5, #0]
 8005806:	1d1a      	adds	r2, r3, #4
 8005808:	681b      	ldr	r3, [r3, #0]
 800580a:	602a      	str	r2, [r5, #0]
 800580c:	f104 0542 	add.w	r5, r4, #66	; 0x42
 8005810:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 8005814:	2301      	movs	r3, #1
 8005816:	e0a3      	b.n	8005960 <_printf_i+0x1f4>
 8005818:	6820      	ldr	r0, [r4, #0]
 800581a:	6829      	ldr	r1, [r5, #0]
 800581c:	0606      	lsls	r6, r0, #24
 800581e:	f101 0304 	add.w	r3, r1, #4
 8005822:	d50a      	bpl.n	800583a <_printf_i+0xce>
 8005824:	680e      	ldr	r6, [r1, #0]
 8005826:	602b      	str	r3, [r5, #0]
 8005828:	2e00      	cmp	r6, #0
 800582a:	da03      	bge.n	8005834 <_printf_i+0xc8>
 800582c:	232d      	movs	r3, #45	; 0x2d
 800582e:	4276      	negs	r6, r6
 8005830:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8005834:	485e      	ldr	r0, [pc, #376]	; (80059b0 <_printf_i+0x244>)
 8005836:	230a      	movs	r3, #10
 8005838:	e019      	b.n	800586e <_printf_i+0x102>
 800583a:	680e      	ldr	r6, [r1, #0]
 800583c:	602b      	str	r3, [r5, #0]
 800583e:	f010 0f40 	tst.w	r0, #64	; 0x40
 8005842:	bf18      	it	ne
 8005844:	b236      	sxthne	r6, r6
 8005846:	e7ef      	b.n	8005828 <_printf_i+0xbc>
 8005848:	682b      	ldr	r3, [r5, #0]
 800584a:	6820      	ldr	r0, [r4, #0]
 800584c:	1d19      	adds	r1, r3, #4
 800584e:	6029      	str	r1, [r5, #0]
 8005850:	0601      	lsls	r1, r0, #24
 8005852:	d501      	bpl.n	8005858 <_printf_i+0xec>
 8005854:	681e      	ldr	r6, [r3, #0]
 8005856:	e002      	b.n	800585e <_printf_i+0xf2>
 8005858:	0646      	lsls	r6, r0, #25
 800585a:	d5fb      	bpl.n	8005854 <_printf_i+0xe8>
 800585c:	881e      	ldrh	r6, [r3, #0]
 800585e:	4854      	ldr	r0, [pc, #336]	; (80059b0 <_printf_i+0x244>)
 8005860:	2f6f      	cmp	r7, #111	; 0x6f
 8005862:	bf0c      	ite	eq
 8005864:	2308      	moveq	r3, #8
 8005866:	230a      	movne	r3, #10
 8005868:	2100      	movs	r1, #0
 800586a:	f884 1043 	strb.w	r1, [r4, #67]	; 0x43
 800586e:	6865      	ldr	r5, [r4, #4]
 8005870:	60a5      	str	r5, [r4, #8]
 8005872:	2d00      	cmp	r5, #0
 8005874:	bfa2      	ittt	ge
 8005876:	6821      	ldrge	r1, [r4, #0]
 8005878:	f021 0104 	bicge.w	r1, r1, #4
 800587c:	6021      	strge	r1, [r4, #0]
 800587e:	b90e      	cbnz	r6, 8005884 <_printf_i+0x118>
 8005880:	2d00      	cmp	r5, #0
 8005882:	d04d      	beq.n	8005920 <_printf_i+0x1b4>
 8005884:	4615      	mov	r5, r2
 8005886:	fbb6 f1f3 	udiv	r1, r6, r3
 800588a:	fb03 6711 	mls	r7, r3, r1, r6
 800588e:	5dc7      	ldrb	r7, [r0, r7]
 8005890:	f805 7d01 	strb.w	r7, [r5, #-1]!
 8005894:	4637      	mov	r7, r6
 8005896:	42bb      	cmp	r3, r7
 8005898:	460e      	mov	r6, r1
 800589a:	d9f4      	bls.n	8005886 <_printf_i+0x11a>
 800589c:	2b08      	cmp	r3, #8
 800589e:	d10b      	bne.n	80058b8 <_printf_i+0x14c>
 80058a0:	6823      	ldr	r3, [r4, #0]
 80058a2:	07de      	lsls	r6, r3, #31
 80058a4:	d508      	bpl.n	80058b8 <_printf_i+0x14c>
 80058a6:	6923      	ldr	r3, [r4, #16]
 80058a8:	6861      	ldr	r1, [r4, #4]
 80058aa:	4299      	cmp	r1, r3
 80058ac:	bfde      	ittt	le
 80058ae:	2330      	movle	r3, #48	; 0x30
 80058b0:	f805 3c01 	strble.w	r3, [r5, #-1]
 80058b4:	f105 35ff 	addle.w	r5, r5, #4294967295
 80058b8:	1b52      	subs	r2, r2, r5
 80058ba:	6122      	str	r2, [r4, #16]
 80058bc:	f8cd a000 	str.w	sl, [sp]
 80058c0:	464b      	mov	r3, r9
 80058c2:	aa03      	add	r2, sp, #12
 80058c4:	4621      	mov	r1, r4
 80058c6:	4640      	mov	r0, r8
 80058c8:	f7ff fee2 	bl	8005690 <_printf_common>
 80058cc:	3001      	adds	r0, #1
 80058ce:	d14c      	bne.n	800596a <_printf_i+0x1fe>
 80058d0:	f04f 30ff 	mov.w	r0, #4294967295
 80058d4:	b004      	add	sp, #16
 80058d6:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80058da:	4835      	ldr	r0, [pc, #212]	; (80059b0 <_printf_i+0x244>)
 80058dc:	f881 7045 	strb.w	r7, [r1, #69]	; 0x45
 80058e0:	6829      	ldr	r1, [r5, #0]
 80058e2:	6823      	ldr	r3, [r4, #0]
 80058e4:	f851 6b04 	ldr.w	r6, [r1], #4
 80058e8:	6029      	str	r1, [r5, #0]
 80058ea:	061d      	lsls	r5, r3, #24
 80058ec:	d514      	bpl.n	8005918 <_printf_i+0x1ac>
 80058ee:	07df      	lsls	r7, r3, #31
 80058f0:	bf44      	itt	mi
 80058f2:	f043 0320 	orrmi.w	r3, r3, #32
 80058f6:	6023      	strmi	r3, [r4, #0]
 80058f8:	b91e      	cbnz	r6, 8005902 <_printf_i+0x196>
 80058fa:	6823      	ldr	r3, [r4, #0]
 80058fc:	f023 0320 	bic.w	r3, r3, #32
 8005900:	6023      	str	r3, [r4, #0]
 8005902:	2310      	movs	r3, #16
 8005904:	e7b0      	b.n	8005868 <_printf_i+0xfc>
 8005906:	6823      	ldr	r3, [r4, #0]
 8005908:	f043 0320 	orr.w	r3, r3, #32
 800590c:	6023      	str	r3, [r4, #0]
 800590e:	2378      	movs	r3, #120	; 0x78
 8005910:	4828      	ldr	r0, [pc, #160]	; (80059b4 <_printf_i+0x248>)
 8005912:	f884 3045 	strb.w	r3, [r4, #69]	; 0x45
 8005916:	e7e3      	b.n	80058e0 <_printf_i+0x174>
 8005918:	0659      	lsls	r1, r3, #25
 800591a:	bf48      	it	mi
 800591c:	b2b6      	uxthmi	r6, r6
 800591e:	e7e6      	b.n	80058ee <_printf_i+0x182>
 8005920:	4615      	mov	r5, r2
 8005922:	e7bb      	b.n	800589c <_printf_i+0x130>
 8005924:	682b      	ldr	r3, [r5, #0]
 8005926:	6826      	ldr	r6, [r4, #0]
 8005928:	6961      	ldr	r1, [r4, #20]
 800592a:	1d18      	adds	r0, r3, #4
 800592c:	6028      	str	r0, [r5, #0]
 800592e:	0635      	lsls	r5, r6, #24
 8005930:	681b      	ldr	r3, [r3, #0]
 8005932:	d501      	bpl.n	8005938 <_printf_i+0x1cc>
 8005934:	6019      	str	r1, [r3, #0]
 8005936:	e002      	b.n	800593e <_printf_i+0x1d2>
 8005938:	0670      	lsls	r0, r6, #25
 800593a:	d5fb      	bpl.n	8005934 <_printf_i+0x1c8>
 800593c:	8019      	strh	r1, [r3, #0]
 800593e:	2300      	movs	r3, #0
 8005940:	6123      	str	r3, [r4, #16]
 8005942:	4615      	mov	r5, r2
 8005944:	e7ba      	b.n	80058bc <_printf_i+0x150>
 8005946:	682b      	ldr	r3, [r5, #0]
 8005948:	1d1a      	adds	r2, r3, #4
 800594a:	602a      	str	r2, [r5, #0]
 800594c:	681d      	ldr	r5, [r3, #0]
 800594e:	6862      	ldr	r2, [r4, #4]
 8005950:	2100      	movs	r1, #0
 8005952:	4628      	mov	r0, r5
 8005954:	f7fa fc44 	bl	80001e0 <memchr>
 8005958:	b108      	cbz	r0, 800595e <_printf_i+0x1f2>
 800595a:	1b40      	subs	r0, r0, r5
 800595c:	6060      	str	r0, [r4, #4]
 800595e:	6863      	ldr	r3, [r4, #4]
 8005960:	6123      	str	r3, [r4, #16]
 8005962:	2300      	movs	r3, #0
 8005964:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8005968:	e7a8      	b.n	80058bc <_printf_i+0x150>
 800596a:	6923      	ldr	r3, [r4, #16]
 800596c:	462a      	mov	r2, r5
 800596e:	4649      	mov	r1, r9
 8005970:	4640      	mov	r0, r8
 8005972:	47d0      	blx	sl
 8005974:	3001      	adds	r0, #1
 8005976:	d0ab      	beq.n	80058d0 <_printf_i+0x164>
 8005978:	6823      	ldr	r3, [r4, #0]
 800597a:	079b      	lsls	r3, r3, #30
 800597c:	d413      	bmi.n	80059a6 <_printf_i+0x23a>
 800597e:	68e0      	ldr	r0, [r4, #12]
 8005980:	9b03      	ldr	r3, [sp, #12]
 8005982:	4298      	cmp	r0, r3
 8005984:	bfb8      	it	lt
 8005986:	4618      	movlt	r0, r3
 8005988:	e7a4      	b.n	80058d4 <_printf_i+0x168>
 800598a:	2301      	movs	r3, #1
 800598c:	4632      	mov	r2, r6
 800598e:	4649      	mov	r1, r9
 8005990:	4640      	mov	r0, r8
 8005992:	47d0      	blx	sl
 8005994:	3001      	adds	r0, #1
 8005996:	d09b      	beq.n	80058d0 <_printf_i+0x164>
 8005998:	3501      	adds	r5, #1
 800599a:	68e3      	ldr	r3, [r4, #12]
 800599c:	9903      	ldr	r1, [sp, #12]
 800599e:	1a5b      	subs	r3, r3, r1
 80059a0:	42ab      	cmp	r3, r5
 80059a2:	dcf2      	bgt.n	800598a <_printf_i+0x21e>
 80059a4:	e7eb      	b.n	800597e <_printf_i+0x212>
 80059a6:	2500      	movs	r5, #0
 80059a8:	f104 0619 	add.w	r6, r4, #25
 80059ac:	e7f5      	b.n	800599a <_printf_i+0x22e>
 80059ae:	bf00      	nop
 80059b0:	08007bc6 	.word	0x08007bc6
 80059b4:	08007bd7 	.word	0x08007bd7

080059b8 <iprintf>:
 80059b8:	b40f      	push	{r0, r1, r2, r3}
 80059ba:	4b0a      	ldr	r3, [pc, #40]	; (80059e4 <iprintf+0x2c>)
 80059bc:	b513      	push	{r0, r1, r4, lr}
 80059be:	681c      	ldr	r4, [r3, #0]
 80059c0:	b124      	cbz	r4, 80059cc <iprintf+0x14>
 80059c2:	69a3      	ldr	r3, [r4, #24]
 80059c4:	b913      	cbnz	r3, 80059cc <iprintf+0x14>
 80059c6:	4620      	mov	r0, r4
 80059c8:	f000 fee0 	bl	800678c <__sinit>
 80059cc:	ab05      	add	r3, sp, #20
 80059ce:	9a04      	ldr	r2, [sp, #16]
 80059d0:	68a1      	ldr	r1, [r4, #8]
 80059d2:	9301      	str	r3, [sp, #4]
 80059d4:	4620      	mov	r0, r4
 80059d6:	f001 fc39 	bl	800724c <_vfiprintf_r>
 80059da:	b002      	add	sp, #8
 80059dc:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 80059e0:	b004      	add	sp, #16
 80059e2:	4770      	bx	lr
 80059e4:	20000014 	.word	0x20000014

080059e8 <quorem>:
 80059e8:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80059ec:	6903      	ldr	r3, [r0, #16]
 80059ee:	690c      	ldr	r4, [r1, #16]
 80059f0:	42a3      	cmp	r3, r4
 80059f2:	4607      	mov	r7, r0
 80059f4:	f2c0 8081 	blt.w	8005afa <quorem+0x112>
 80059f8:	3c01      	subs	r4, #1
 80059fa:	f101 0814 	add.w	r8, r1, #20
 80059fe:	f100 0514 	add.w	r5, r0, #20
 8005a02:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 8005a06:	9301      	str	r3, [sp, #4]
 8005a08:	f858 3024 	ldr.w	r3, [r8, r4, lsl #2]
 8005a0c:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 8005a10:	3301      	adds	r3, #1
 8005a12:	429a      	cmp	r2, r3
 8005a14:	ea4f 0b84 	mov.w	fp, r4, lsl #2
 8005a18:	eb08 0984 	add.w	r9, r8, r4, lsl #2
 8005a1c:	fbb2 f6f3 	udiv	r6, r2, r3
 8005a20:	d331      	bcc.n	8005a86 <quorem+0x9e>
 8005a22:	f04f 0e00 	mov.w	lr, #0
 8005a26:	4640      	mov	r0, r8
 8005a28:	46ac      	mov	ip, r5
 8005a2a:	46f2      	mov	sl, lr
 8005a2c:	f850 2b04 	ldr.w	r2, [r0], #4
 8005a30:	b293      	uxth	r3, r2
 8005a32:	fb06 e303 	mla	r3, r6, r3, lr
 8005a36:	ea4f 4e13 	mov.w	lr, r3, lsr #16
 8005a3a:	b29b      	uxth	r3, r3
 8005a3c:	ebaa 0303 	sub.w	r3, sl, r3
 8005a40:	f8dc a000 	ldr.w	sl, [ip]
 8005a44:	0c12      	lsrs	r2, r2, #16
 8005a46:	fa13 f38a 	uxtah	r3, r3, sl
 8005a4a:	fb06 e202 	mla	r2, r6, r2, lr
 8005a4e:	9300      	str	r3, [sp, #0]
 8005a50:	9b00      	ldr	r3, [sp, #0]
 8005a52:	ea4f 4e12 	mov.w	lr, r2, lsr #16
 8005a56:	b292      	uxth	r2, r2
 8005a58:	ebc2 421a 	rsb	r2, r2, sl, lsr #16
 8005a5c:	eb02 4223 	add.w	r2, r2, r3, asr #16
 8005a60:	f8bd 3000 	ldrh.w	r3, [sp]
 8005a64:	4581      	cmp	r9, r0
 8005a66:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8005a6a:	f84c 3b04 	str.w	r3, [ip], #4
 8005a6e:	ea4f 4a22 	mov.w	sl, r2, asr #16
 8005a72:	d2db      	bcs.n	8005a2c <quorem+0x44>
 8005a74:	f855 300b 	ldr.w	r3, [r5, fp]
 8005a78:	b92b      	cbnz	r3, 8005a86 <quorem+0x9e>
 8005a7a:	9b01      	ldr	r3, [sp, #4]
 8005a7c:	3b04      	subs	r3, #4
 8005a7e:	429d      	cmp	r5, r3
 8005a80:	461a      	mov	r2, r3
 8005a82:	d32e      	bcc.n	8005ae2 <quorem+0xfa>
 8005a84:	613c      	str	r4, [r7, #16]
 8005a86:	4638      	mov	r0, r7
 8005a88:	f001 f9be 	bl	8006e08 <__mcmp>
 8005a8c:	2800      	cmp	r0, #0
 8005a8e:	db24      	blt.n	8005ada <quorem+0xf2>
 8005a90:	3601      	adds	r6, #1
 8005a92:	4628      	mov	r0, r5
 8005a94:	f04f 0c00 	mov.w	ip, #0
 8005a98:	f858 2b04 	ldr.w	r2, [r8], #4
 8005a9c:	f8d0 e000 	ldr.w	lr, [r0]
 8005aa0:	b293      	uxth	r3, r2
 8005aa2:	ebac 0303 	sub.w	r3, ip, r3
 8005aa6:	0c12      	lsrs	r2, r2, #16
 8005aa8:	fa13 f38e 	uxtah	r3, r3, lr
 8005aac:	ebc2 421e 	rsb	r2, r2, lr, lsr #16
 8005ab0:	eb02 4223 	add.w	r2, r2, r3, asr #16
 8005ab4:	b29b      	uxth	r3, r3
 8005ab6:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8005aba:	45c1      	cmp	r9, r8
 8005abc:	f840 3b04 	str.w	r3, [r0], #4
 8005ac0:	ea4f 4c22 	mov.w	ip, r2, asr #16
 8005ac4:	d2e8      	bcs.n	8005a98 <quorem+0xb0>
 8005ac6:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 8005aca:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 8005ace:	b922      	cbnz	r2, 8005ada <quorem+0xf2>
 8005ad0:	3b04      	subs	r3, #4
 8005ad2:	429d      	cmp	r5, r3
 8005ad4:	461a      	mov	r2, r3
 8005ad6:	d30a      	bcc.n	8005aee <quorem+0x106>
 8005ad8:	613c      	str	r4, [r7, #16]
 8005ada:	4630      	mov	r0, r6
 8005adc:	b003      	add	sp, #12
 8005ade:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8005ae2:	6812      	ldr	r2, [r2, #0]
 8005ae4:	3b04      	subs	r3, #4
 8005ae6:	2a00      	cmp	r2, #0
 8005ae8:	d1cc      	bne.n	8005a84 <quorem+0x9c>
 8005aea:	3c01      	subs	r4, #1
 8005aec:	e7c7      	b.n	8005a7e <quorem+0x96>
 8005aee:	6812      	ldr	r2, [r2, #0]
 8005af0:	3b04      	subs	r3, #4
 8005af2:	2a00      	cmp	r2, #0
 8005af4:	d1f0      	bne.n	8005ad8 <quorem+0xf0>
 8005af6:	3c01      	subs	r4, #1
 8005af8:	e7eb      	b.n	8005ad2 <quorem+0xea>
 8005afa:	2000      	movs	r0, #0
 8005afc:	e7ee      	b.n	8005adc <quorem+0xf4>
	...

08005b00 <_dtoa_r>:
 8005b00:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8005b04:	ed2d 8b04 	vpush	{d8-d9}
 8005b08:	ec57 6b10 	vmov	r6, r7, d0
 8005b0c:	b093      	sub	sp, #76	; 0x4c
 8005b0e:	6a45      	ldr	r5, [r0, #36]	; 0x24
 8005b10:	f8dd 8080 	ldr.w	r8, [sp, #128]	; 0x80
 8005b14:	9106      	str	r1, [sp, #24]
 8005b16:	ee10 aa10 	vmov	sl, s0
 8005b1a:	4604      	mov	r4, r0
 8005b1c:	9209      	str	r2, [sp, #36]	; 0x24
 8005b1e:	930c      	str	r3, [sp, #48]	; 0x30
 8005b20:	46bb      	mov	fp, r7
 8005b22:	b975      	cbnz	r5, 8005b42 <_dtoa_r+0x42>
 8005b24:	2010      	movs	r0, #16
 8005b26:	f000 fed7 	bl	80068d8 <malloc>
 8005b2a:	4602      	mov	r2, r0
 8005b2c:	6260      	str	r0, [r4, #36]	; 0x24
 8005b2e:	b920      	cbnz	r0, 8005b3a <_dtoa_r+0x3a>
 8005b30:	4ba7      	ldr	r3, [pc, #668]	; (8005dd0 <_dtoa_r+0x2d0>)
 8005b32:	21ea      	movs	r1, #234	; 0xea
 8005b34:	48a7      	ldr	r0, [pc, #668]	; (8005dd4 <_dtoa_r+0x2d4>)
 8005b36:	f001 fddf 	bl	80076f8 <__assert_func>
 8005b3a:	e9c0 5501 	strd	r5, r5, [r0, #4]
 8005b3e:	6005      	str	r5, [r0, #0]
 8005b40:	60c5      	str	r5, [r0, #12]
 8005b42:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8005b44:	6819      	ldr	r1, [r3, #0]
 8005b46:	b151      	cbz	r1, 8005b5e <_dtoa_r+0x5e>
 8005b48:	685a      	ldr	r2, [r3, #4]
 8005b4a:	604a      	str	r2, [r1, #4]
 8005b4c:	2301      	movs	r3, #1
 8005b4e:	4093      	lsls	r3, r2
 8005b50:	608b      	str	r3, [r1, #8]
 8005b52:	4620      	mov	r0, r4
 8005b54:	f000 ff16 	bl	8006984 <_Bfree>
 8005b58:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8005b5a:	2200      	movs	r2, #0
 8005b5c:	601a      	str	r2, [r3, #0]
 8005b5e:	1e3b      	subs	r3, r7, #0
 8005b60:	bfaa      	itet	ge
 8005b62:	2300      	movge	r3, #0
 8005b64:	f023 4b00 	biclt.w	fp, r3, #2147483648	; 0x80000000
 8005b68:	f8c8 3000 	strge.w	r3, [r8]
 8005b6c:	4b9a      	ldr	r3, [pc, #616]	; (8005dd8 <_dtoa_r+0x2d8>)
 8005b6e:	bfbc      	itt	lt
 8005b70:	2201      	movlt	r2, #1
 8005b72:	f8c8 2000 	strlt.w	r2, [r8]
 8005b76:	ea33 030b 	bics.w	r3, r3, fp
 8005b7a:	d11b      	bne.n	8005bb4 <_dtoa_r+0xb4>
 8005b7c:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 8005b7e:	f242 730f 	movw	r3, #9999	; 0x270f
 8005b82:	6013      	str	r3, [r2, #0]
 8005b84:	f3cb 0313 	ubfx	r3, fp, #0, #20
 8005b88:	4333      	orrs	r3, r6
 8005b8a:	f000 8592 	beq.w	80066b2 <_dtoa_r+0xbb2>
 8005b8e:	9b21      	ldr	r3, [sp, #132]	; 0x84
 8005b90:	b963      	cbnz	r3, 8005bac <_dtoa_r+0xac>
 8005b92:	4b92      	ldr	r3, [pc, #584]	; (8005ddc <_dtoa_r+0x2dc>)
 8005b94:	e022      	b.n	8005bdc <_dtoa_r+0xdc>
 8005b96:	4b92      	ldr	r3, [pc, #584]	; (8005de0 <_dtoa_r+0x2e0>)
 8005b98:	9301      	str	r3, [sp, #4]
 8005b9a:	3308      	adds	r3, #8
 8005b9c:	9a21      	ldr	r2, [sp, #132]	; 0x84
 8005b9e:	6013      	str	r3, [r2, #0]
 8005ba0:	9801      	ldr	r0, [sp, #4]
 8005ba2:	b013      	add	sp, #76	; 0x4c
 8005ba4:	ecbd 8b04 	vpop	{d8-d9}
 8005ba8:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8005bac:	4b8b      	ldr	r3, [pc, #556]	; (8005ddc <_dtoa_r+0x2dc>)
 8005bae:	9301      	str	r3, [sp, #4]
 8005bb0:	3303      	adds	r3, #3
 8005bb2:	e7f3      	b.n	8005b9c <_dtoa_r+0x9c>
 8005bb4:	2200      	movs	r2, #0
 8005bb6:	2300      	movs	r3, #0
 8005bb8:	4650      	mov	r0, sl
 8005bba:	4659      	mov	r1, fp
 8005bbc:	f7fa ff84 	bl	8000ac8 <__aeabi_dcmpeq>
 8005bc0:	ec4b ab19 	vmov	d9, sl, fp
 8005bc4:	4680      	mov	r8, r0
 8005bc6:	b158      	cbz	r0, 8005be0 <_dtoa_r+0xe0>
 8005bc8:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 8005bca:	2301      	movs	r3, #1
 8005bcc:	6013      	str	r3, [r2, #0]
 8005bce:	9b21      	ldr	r3, [sp, #132]	; 0x84
 8005bd0:	2b00      	cmp	r3, #0
 8005bd2:	f000 856b 	beq.w	80066ac <_dtoa_r+0xbac>
 8005bd6:	4883      	ldr	r0, [pc, #524]	; (8005de4 <_dtoa_r+0x2e4>)
 8005bd8:	6018      	str	r0, [r3, #0]
 8005bda:	1e43      	subs	r3, r0, #1
 8005bdc:	9301      	str	r3, [sp, #4]
 8005bde:	e7df      	b.n	8005ba0 <_dtoa_r+0xa0>
 8005be0:	ec4b ab10 	vmov	d0, sl, fp
 8005be4:	aa10      	add	r2, sp, #64	; 0x40
 8005be6:	a911      	add	r1, sp, #68	; 0x44
 8005be8:	4620      	mov	r0, r4
 8005bea:	f001 f9b3 	bl	8006f54 <__d2b>
 8005bee:	f3cb 550a 	ubfx	r5, fp, #20, #11
 8005bf2:	ee08 0a10 	vmov	s16, r0
 8005bf6:	2d00      	cmp	r5, #0
 8005bf8:	f000 8084 	beq.w	8005d04 <_dtoa_r+0x204>
 8005bfc:	ee19 3a90 	vmov	r3, s19
 8005c00:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8005c04:	f043 577f 	orr.w	r7, r3, #1069547520	; 0x3fc00000
 8005c08:	4656      	mov	r6, sl
 8005c0a:	f447 1740 	orr.w	r7, r7, #3145728	; 0x300000
 8005c0e:	f2a5 35ff 	subw	r5, r5, #1023	; 0x3ff
 8005c12:	f8cd 8038 	str.w	r8, [sp, #56]	; 0x38
 8005c16:	4b74      	ldr	r3, [pc, #464]	; (8005de8 <_dtoa_r+0x2e8>)
 8005c18:	2200      	movs	r2, #0
 8005c1a:	4630      	mov	r0, r6
 8005c1c:	4639      	mov	r1, r7
 8005c1e:	f7fa fb33 	bl	8000288 <__aeabi_dsub>
 8005c22:	a365      	add	r3, pc, #404	; (adr r3, 8005db8 <_dtoa_r+0x2b8>)
 8005c24:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005c28:	f7fa fce6 	bl	80005f8 <__aeabi_dmul>
 8005c2c:	a364      	add	r3, pc, #400	; (adr r3, 8005dc0 <_dtoa_r+0x2c0>)
 8005c2e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005c32:	f7fa fb2b 	bl	800028c <__adddf3>
 8005c36:	4606      	mov	r6, r0
 8005c38:	4628      	mov	r0, r5
 8005c3a:	460f      	mov	r7, r1
 8005c3c:	f7fa fc72 	bl	8000524 <__aeabi_i2d>
 8005c40:	a361      	add	r3, pc, #388	; (adr r3, 8005dc8 <_dtoa_r+0x2c8>)
 8005c42:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005c46:	f7fa fcd7 	bl	80005f8 <__aeabi_dmul>
 8005c4a:	4602      	mov	r2, r0
 8005c4c:	460b      	mov	r3, r1
 8005c4e:	4630      	mov	r0, r6
 8005c50:	4639      	mov	r1, r7
 8005c52:	f7fa fb1b 	bl	800028c <__adddf3>
 8005c56:	4606      	mov	r6, r0
 8005c58:	460f      	mov	r7, r1
 8005c5a:	f7fa ff7d 	bl	8000b58 <__aeabi_d2iz>
 8005c5e:	2200      	movs	r2, #0
 8005c60:	9000      	str	r0, [sp, #0]
 8005c62:	2300      	movs	r3, #0
 8005c64:	4630      	mov	r0, r6
 8005c66:	4639      	mov	r1, r7
 8005c68:	f7fa ff38 	bl	8000adc <__aeabi_dcmplt>
 8005c6c:	b150      	cbz	r0, 8005c84 <_dtoa_r+0x184>
 8005c6e:	9800      	ldr	r0, [sp, #0]
 8005c70:	f7fa fc58 	bl	8000524 <__aeabi_i2d>
 8005c74:	4632      	mov	r2, r6
 8005c76:	463b      	mov	r3, r7
 8005c78:	f7fa ff26 	bl	8000ac8 <__aeabi_dcmpeq>
 8005c7c:	b910      	cbnz	r0, 8005c84 <_dtoa_r+0x184>
 8005c7e:	9b00      	ldr	r3, [sp, #0]
 8005c80:	3b01      	subs	r3, #1
 8005c82:	9300      	str	r3, [sp, #0]
 8005c84:	9b00      	ldr	r3, [sp, #0]
 8005c86:	2b16      	cmp	r3, #22
 8005c88:	d85a      	bhi.n	8005d40 <_dtoa_r+0x240>
 8005c8a:	9a00      	ldr	r2, [sp, #0]
 8005c8c:	4b57      	ldr	r3, [pc, #348]	; (8005dec <_dtoa_r+0x2ec>)
 8005c8e:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 8005c92:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005c96:	ec51 0b19 	vmov	r0, r1, d9
 8005c9a:	f7fa ff1f 	bl	8000adc <__aeabi_dcmplt>
 8005c9e:	2800      	cmp	r0, #0
 8005ca0:	d050      	beq.n	8005d44 <_dtoa_r+0x244>
 8005ca2:	9b00      	ldr	r3, [sp, #0]
 8005ca4:	3b01      	subs	r3, #1
 8005ca6:	9300      	str	r3, [sp, #0]
 8005ca8:	2300      	movs	r3, #0
 8005caa:	930b      	str	r3, [sp, #44]	; 0x2c
 8005cac:	9b10      	ldr	r3, [sp, #64]	; 0x40
 8005cae:	1b5d      	subs	r5, r3, r5
 8005cb0:	1e6b      	subs	r3, r5, #1
 8005cb2:	9305      	str	r3, [sp, #20]
 8005cb4:	bf45      	ittet	mi
 8005cb6:	f1c5 0301 	rsbmi	r3, r5, #1
 8005cba:	9304      	strmi	r3, [sp, #16]
 8005cbc:	2300      	movpl	r3, #0
 8005cbe:	2300      	movmi	r3, #0
 8005cc0:	bf4c      	ite	mi
 8005cc2:	9305      	strmi	r3, [sp, #20]
 8005cc4:	9304      	strpl	r3, [sp, #16]
 8005cc6:	9b00      	ldr	r3, [sp, #0]
 8005cc8:	2b00      	cmp	r3, #0
 8005cca:	db3d      	blt.n	8005d48 <_dtoa_r+0x248>
 8005ccc:	9b05      	ldr	r3, [sp, #20]
 8005cce:	9a00      	ldr	r2, [sp, #0]
 8005cd0:	920a      	str	r2, [sp, #40]	; 0x28
 8005cd2:	4413      	add	r3, r2
 8005cd4:	9305      	str	r3, [sp, #20]
 8005cd6:	2300      	movs	r3, #0
 8005cd8:	9307      	str	r3, [sp, #28]
 8005cda:	9b06      	ldr	r3, [sp, #24]
 8005cdc:	2b09      	cmp	r3, #9
 8005cde:	f200 8089 	bhi.w	8005df4 <_dtoa_r+0x2f4>
 8005ce2:	2b05      	cmp	r3, #5
 8005ce4:	bfc4      	itt	gt
 8005ce6:	3b04      	subgt	r3, #4
 8005ce8:	9306      	strgt	r3, [sp, #24]
 8005cea:	9b06      	ldr	r3, [sp, #24]
 8005cec:	f1a3 0302 	sub.w	r3, r3, #2
 8005cf0:	bfcc      	ite	gt
 8005cf2:	2500      	movgt	r5, #0
 8005cf4:	2501      	movle	r5, #1
 8005cf6:	2b03      	cmp	r3, #3
 8005cf8:	f200 8087 	bhi.w	8005e0a <_dtoa_r+0x30a>
 8005cfc:	e8df f003 	tbb	[pc, r3]
 8005d00:	59383a2d 	.word	0x59383a2d
 8005d04:	e9dd 5310 	ldrd	r5, r3, [sp, #64]	; 0x40
 8005d08:	441d      	add	r5, r3
 8005d0a:	f205 4332 	addw	r3, r5, #1074	; 0x432
 8005d0e:	2b20      	cmp	r3, #32
 8005d10:	bfc1      	itttt	gt
 8005d12:	f1c3 0340 	rsbgt	r3, r3, #64	; 0x40
 8005d16:	f205 4012 	addwgt	r0, r5, #1042	; 0x412
 8005d1a:	fa0b f303 	lslgt.w	r3, fp, r3
 8005d1e:	fa26 f000 	lsrgt.w	r0, r6, r0
 8005d22:	bfda      	itte	le
 8005d24:	f1c3 0320 	rsble	r3, r3, #32
 8005d28:	fa06 f003 	lslle.w	r0, r6, r3
 8005d2c:	4318      	orrgt	r0, r3
 8005d2e:	f7fa fbe9 	bl	8000504 <__aeabi_ui2d>
 8005d32:	2301      	movs	r3, #1
 8005d34:	4606      	mov	r6, r0
 8005d36:	f1a1 77f8 	sub.w	r7, r1, #32505856	; 0x1f00000
 8005d3a:	3d01      	subs	r5, #1
 8005d3c:	930e      	str	r3, [sp, #56]	; 0x38
 8005d3e:	e76a      	b.n	8005c16 <_dtoa_r+0x116>
 8005d40:	2301      	movs	r3, #1
 8005d42:	e7b2      	b.n	8005caa <_dtoa_r+0x1aa>
 8005d44:	900b      	str	r0, [sp, #44]	; 0x2c
 8005d46:	e7b1      	b.n	8005cac <_dtoa_r+0x1ac>
 8005d48:	9b04      	ldr	r3, [sp, #16]
 8005d4a:	9a00      	ldr	r2, [sp, #0]
 8005d4c:	1a9b      	subs	r3, r3, r2
 8005d4e:	9304      	str	r3, [sp, #16]
 8005d50:	4253      	negs	r3, r2
 8005d52:	9307      	str	r3, [sp, #28]
 8005d54:	2300      	movs	r3, #0
 8005d56:	930a      	str	r3, [sp, #40]	; 0x28
 8005d58:	e7bf      	b.n	8005cda <_dtoa_r+0x1da>
 8005d5a:	2300      	movs	r3, #0
 8005d5c:	9308      	str	r3, [sp, #32]
 8005d5e:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8005d60:	2b00      	cmp	r3, #0
 8005d62:	dc55      	bgt.n	8005e10 <_dtoa_r+0x310>
 8005d64:	2301      	movs	r3, #1
 8005d66:	e9cd 3302 	strd	r3, r3, [sp, #8]
 8005d6a:	461a      	mov	r2, r3
 8005d6c:	9209      	str	r2, [sp, #36]	; 0x24
 8005d6e:	e00c      	b.n	8005d8a <_dtoa_r+0x28a>
 8005d70:	2301      	movs	r3, #1
 8005d72:	e7f3      	b.n	8005d5c <_dtoa_r+0x25c>
 8005d74:	2300      	movs	r3, #0
 8005d76:	9a09      	ldr	r2, [sp, #36]	; 0x24
 8005d78:	9308      	str	r3, [sp, #32]
 8005d7a:	9b00      	ldr	r3, [sp, #0]
 8005d7c:	4413      	add	r3, r2
 8005d7e:	9302      	str	r3, [sp, #8]
 8005d80:	3301      	adds	r3, #1
 8005d82:	2b01      	cmp	r3, #1
 8005d84:	9303      	str	r3, [sp, #12]
 8005d86:	bfb8      	it	lt
 8005d88:	2301      	movlt	r3, #1
 8005d8a:	6a60      	ldr	r0, [r4, #36]	; 0x24
 8005d8c:	2200      	movs	r2, #0
 8005d8e:	6042      	str	r2, [r0, #4]
 8005d90:	2204      	movs	r2, #4
 8005d92:	f102 0614 	add.w	r6, r2, #20
 8005d96:	429e      	cmp	r6, r3
 8005d98:	6841      	ldr	r1, [r0, #4]
 8005d9a:	d93d      	bls.n	8005e18 <_dtoa_r+0x318>
 8005d9c:	4620      	mov	r0, r4
 8005d9e:	f000 fdb1 	bl	8006904 <_Balloc>
 8005da2:	9001      	str	r0, [sp, #4]
 8005da4:	2800      	cmp	r0, #0
 8005da6:	d13b      	bne.n	8005e20 <_dtoa_r+0x320>
 8005da8:	4b11      	ldr	r3, [pc, #68]	; (8005df0 <_dtoa_r+0x2f0>)
 8005daa:	4602      	mov	r2, r0
 8005dac:	f44f 71d5 	mov.w	r1, #426	; 0x1aa
 8005db0:	e6c0      	b.n	8005b34 <_dtoa_r+0x34>
 8005db2:	2301      	movs	r3, #1
 8005db4:	e7df      	b.n	8005d76 <_dtoa_r+0x276>
 8005db6:	bf00      	nop
 8005db8:	636f4361 	.word	0x636f4361
 8005dbc:	3fd287a7 	.word	0x3fd287a7
 8005dc0:	8b60c8b3 	.word	0x8b60c8b3
 8005dc4:	3fc68a28 	.word	0x3fc68a28
 8005dc8:	509f79fb 	.word	0x509f79fb
 8005dcc:	3fd34413 	.word	0x3fd34413
 8005dd0:	08007bf5 	.word	0x08007bf5
 8005dd4:	08007c0c 	.word	0x08007c0c
 8005dd8:	7ff00000 	.word	0x7ff00000
 8005ddc:	08007bf1 	.word	0x08007bf1
 8005de0:	08007be8 	.word	0x08007be8
 8005de4:	08007bc5 	.word	0x08007bc5
 8005de8:	3ff80000 	.word	0x3ff80000
 8005dec:	08007d60 	.word	0x08007d60
 8005df0:	08007c67 	.word	0x08007c67
 8005df4:	2501      	movs	r5, #1
 8005df6:	2300      	movs	r3, #0
 8005df8:	9306      	str	r3, [sp, #24]
 8005dfa:	9508      	str	r5, [sp, #32]
 8005dfc:	f04f 33ff 	mov.w	r3, #4294967295
 8005e00:	e9cd 3302 	strd	r3, r3, [sp, #8]
 8005e04:	2200      	movs	r2, #0
 8005e06:	2312      	movs	r3, #18
 8005e08:	e7b0      	b.n	8005d6c <_dtoa_r+0x26c>
 8005e0a:	2301      	movs	r3, #1
 8005e0c:	9308      	str	r3, [sp, #32]
 8005e0e:	e7f5      	b.n	8005dfc <_dtoa_r+0x2fc>
 8005e10:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8005e12:	e9cd 3302 	strd	r3, r3, [sp, #8]
 8005e16:	e7b8      	b.n	8005d8a <_dtoa_r+0x28a>
 8005e18:	3101      	adds	r1, #1
 8005e1a:	6041      	str	r1, [r0, #4]
 8005e1c:	0052      	lsls	r2, r2, #1
 8005e1e:	e7b8      	b.n	8005d92 <_dtoa_r+0x292>
 8005e20:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8005e22:	9a01      	ldr	r2, [sp, #4]
 8005e24:	601a      	str	r2, [r3, #0]
 8005e26:	9b03      	ldr	r3, [sp, #12]
 8005e28:	2b0e      	cmp	r3, #14
 8005e2a:	f200 809d 	bhi.w	8005f68 <_dtoa_r+0x468>
 8005e2e:	2d00      	cmp	r5, #0
 8005e30:	f000 809a 	beq.w	8005f68 <_dtoa_r+0x468>
 8005e34:	9b00      	ldr	r3, [sp, #0]
 8005e36:	2b00      	cmp	r3, #0
 8005e38:	dd32      	ble.n	8005ea0 <_dtoa_r+0x3a0>
 8005e3a:	4ab7      	ldr	r2, [pc, #732]	; (8006118 <_dtoa_r+0x618>)
 8005e3c:	f003 030f 	and.w	r3, r3, #15
 8005e40:	eb02 03c3 	add.w	r3, r2, r3, lsl #3
 8005e44:	e9d3 8900 	ldrd	r8, r9, [r3]
 8005e48:	9b00      	ldr	r3, [sp, #0]
 8005e4a:	05d8      	lsls	r0, r3, #23
 8005e4c:	ea4f 1723 	mov.w	r7, r3, asr #4
 8005e50:	d516      	bpl.n	8005e80 <_dtoa_r+0x380>
 8005e52:	4bb2      	ldr	r3, [pc, #712]	; (800611c <_dtoa_r+0x61c>)
 8005e54:	ec51 0b19 	vmov	r0, r1, d9
 8005e58:	e9d3 2308 	ldrd	r2, r3, [r3, #32]
 8005e5c:	f7fa fcf6 	bl	800084c <__aeabi_ddiv>
 8005e60:	f007 070f 	and.w	r7, r7, #15
 8005e64:	4682      	mov	sl, r0
 8005e66:	468b      	mov	fp, r1
 8005e68:	2503      	movs	r5, #3
 8005e6a:	4eac      	ldr	r6, [pc, #688]	; (800611c <_dtoa_r+0x61c>)
 8005e6c:	b957      	cbnz	r7, 8005e84 <_dtoa_r+0x384>
 8005e6e:	4642      	mov	r2, r8
 8005e70:	464b      	mov	r3, r9
 8005e72:	4650      	mov	r0, sl
 8005e74:	4659      	mov	r1, fp
 8005e76:	f7fa fce9 	bl	800084c <__aeabi_ddiv>
 8005e7a:	4682      	mov	sl, r0
 8005e7c:	468b      	mov	fp, r1
 8005e7e:	e028      	b.n	8005ed2 <_dtoa_r+0x3d2>
 8005e80:	2502      	movs	r5, #2
 8005e82:	e7f2      	b.n	8005e6a <_dtoa_r+0x36a>
 8005e84:	07f9      	lsls	r1, r7, #31
 8005e86:	d508      	bpl.n	8005e9a <_dtoa_r+0x39a>
 8005e88:	4640      	mov	r0, r8
 8005e8a:	4649      	mov	r1, r9
 8005e8c:	e9d6 2300 	ldrd	r2, r3, [r6]
 8005e90:	f7fa fbb2 	bl	80005f8 <__aeabi_dmul>
 8005e94:	3501      	adds	r5, #1
 8005e96:	4680      	mov	r8, r0
 8005e98:	4689      	mov	r9, r1
 8005e9a:	107f      	asrs	r7, r7, #1
 8005e9c:	3608      	adds	r6, #8
 8005e9e:	e7e5      	b.n	8005e6c <_dtoa_r+0x36c>
 8005ea0:	f000 809b 	beq.w	8005fda <_dtoa_r+0x4da>
 8005ea4:	9b00      	ldr	r3, [sp, #0]
 8005ea6:	4f9d      	ldr	r7, [pc, #628]	; (800611c <_dtoa_r+0x61c>)
 8005ea8:	425e      	negs	r6, r3
 8005eaa:	4b9b      	ldr	r3, [pc, #620]	; (8006118 <_dtoa_r+0x618>)
 8005eac:	f006 020f 	and.w	r2, r6, #15
 8005eb0:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 8005eb4:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005eb8:	ec51 0b19 	vmov	r0, r1, d9
 8005ebc:	f7fa fb9c 	bl	80005f8 <__aeabi_dmul>
 8005ec0:	1136      	asrs	r6, r6, #4
 8005ec2:	4682      	mov	sl, r0
 8005ec4:	468b      	mov	fp, r1
 8005ec6:	2300      	movs	r3, #0
 8005ec8:	2502      	movs	r5, #2
 8005eca:	2e00      	cmp	r6, #0
 8005ecc:	d17a      	bne.n	8005fc4 <_dtoa_r+0x4c4>
 8005ece:	2b00      	cmp	r3, #0
 8005ed0:	d1d3      	bne.n	8005e7a <_dtoa_r+0x37a>
 8005ed2:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8005ed4:	2b00      	cmp	r3, #0
 8005ed6:	f000 8082 	beq.w	8005fde <_dtoa_r+0x4de>
 8005eda:	4b91      	ldr	r3, [pc, #580]	; (8006120 <_dtoa_r+0x620>)
 8005edc:	2200      	movs	r2, #0
 8005ede:	4650      	mov	r0, sl
 8005ee0:	4659      	mov	r1, fp
 8005ee2:	f7fa fdfb 	bl	8000adc <__aeabi_dcmplt>
 8005ee6:	2800      	cmp	r0, #0
 8005ee8:	d079      	beq.n	8005fde <_dtoa_r+0x4de>
 8005eea:	9b03      	ldr	r3, [sp, #12]
 8005eec:	2b00      	cmp	r3, #0
 8005eee:	d076      	beq.n	8005fde <_dtoa_r+0x4de>
 8005ef0:	9b02      	ldr	r3, [sp, #8]
 8005ef2:	2b00      	cmp	r3, #0
 8005ef4:	dd36      	ble.n	8005f64 <_dtoa_r+0x464>
 8005ef6:	9b00      	ldr	r3, [sp, #0]
 8005ef8:	4650      	mov	r0, sl
 8005efa:	4659      	mov	r1, fp
 8005efc:	1e5f      	subs	r7, r3, #1
 8005efe:	2200      	movs	r2, #0
 8005f00:	4b88      	ldr	r3, [pc, #544]	; (8006124 <_dtoa_r+0x624>)
 8005f02:	f7fa fb79 	bl	80005f8 <__aeabi_dmul>
 8005f06:	9e02      	ldr	r6, [sp, #8]
 8005f08:	4682      	mov	sl, r0
 8005f0a:	468b      	mov	fp, r1
 8005f0c:	3501      	adds	r5, #1
 8005f0e:	4628      	mov	r0, r5
 8005f10:	f7fa fb08 	bl	8000524 <__aeabi_i2d>
 8005f14:	4652      	mov	r2, sl
 8005f16:	465b      	mov	r3, fp
 8005f18:	f7fa fb6e 	bl	80005f8 <__aeabi_dmul>
 8005f1c:	4b82      	ldr	r3, [pc, #520]	; (8006128 <_dtoa_r+0x628>)
 8005f1e:	2200      	movs	r2, #0
 8005f20:	f7fa f9b4 	bl	800028c <__adddf3>
 8005f24:	46d0      	mov	r8, sl
 8005f26:	46d9      	mov	r9, fp
 8005f28:	4682      	mov	sl, r0
 8005f2a:	f1a1 7b50 	sub.w	fp, r1, #54525952	; 0x3400000
 8005f2e:	2e00      	cmp	r6, #0
 8005f30:	d158      	bne.n	8005fe4 <_dtoa_r+0x4e4>
 8005f32:	4b7e      	ldr	r3, [pc, #504]	; (800612c <_dtoa_r+0x62c>)
 8005f34:	2200      	movs	r2, #0
 8005f36:	4640      	mov	r0, r8
 8005f38:	4649      	mov	r1, r9
 8005f3a:	f7fa f9a5 	bl	8000288 <__aeabi_dsub>
 8005f3e:	4652      	mov	r2, sl
 8005f40:	465b      	mov	r3, fp
 8005f42:	4680      	mov	r8, r0
 8005f44:	4689      	mov	r9, r1
 8005f46:	f7fa fde7 	bl	8000b18 <__aeabi_dcmpgt>
 8005f4a:	2800      	cmp	r0, #0
 8005f4c:	f040 8295 	bne.w	800647a <_dtoa_r+0x97a>
 8005f50:	4652      	mov	r2, sl
 8005f52:	f10b 4300 	add.w	r3, fp, #2147483648	; 0x80000000
 8005f56:	4640      	mov	r0, r8
 8005f58:	4649      	mov	r1, r9
 8005f5a:	f7fa fdbf 	bl	8000adc <__aeabi_dcmplt>
 8005f5e:	2800      	cmp	r0, #0
 8005f60:	f040 8289 	bne.w	8006476 <_dtoa_r+0x976>
 8005f64:	ec5b ab19 	vmov	sl, fp, d9
 8005f68:	9b11      	ldr	r3, [sp, #68]	; 0x44
 8005f6a:	2b00      	cmp	r3, #0
 8005f6c:	f2c0 8148 	blt.w	8006200 <_dtoa_r+0x700>
 8005f70:	9a00      	ldr	r2, [sp, #0]
 8005f72:	2a0e      	cmp	r2, #14
 8005f74:	f300 8144 	bgt.w	8006200 <_dtoa_r+0x700>
 8005f78:	4b67      	ldr	r3, [pc, #412]	; (8006118 <_dtoa_r+0x618>)
 8005f7a:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 8005f7e:	e9d3 8900 	ldrd	r8, r9, [r3]
 8005f82:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8005f84:	2b00      	cmp	r3, #0
 8005f86:	f280 80d5 	bge.w	8006134 <_dtoa_r+0x634>
 8005f8a:	9b03      	ldr	r3, [sp, #12]
 8005f8c:	2b00      	cmp	r3, #0
 8005f8e:	f300 80d1 	bgt.w	8006134 <_dtoa_r+0x634>
 8005f92:	f040 826f 	bne.w	8006474 <_dtoa_r+0x974>
 8005f96:	4b65      	ldr	r3, [pc, #404]	; (800612c <_dtoa_r+0x62c>)
 8005f98:	2200      	movs	r2, #0
 8005f9a:	4640      	mov	r0, r8
 8005f9c:	4649      	mov	r1, r9
 8005f9e:	f7fa fb2b 	bl	80005f8 <__aeabi_dmul>
 8005fa2:	4652      	mov	r2, sl
 8005fa4:	465b      	mov	r3, fp
 8005fa6:	f7fa fdad 	bl	8000b04 <__aeabi_dcmpge>
 8005faa:	9e03      	ldr	r6, [sp, #12]
 8005fac:	4637      	mov	r7, r6
 8005fae:	2800      	cmp	r0, #0
 8005fb0:	f040 8245 	bne.w	800643e <_dtoa_r+0x93e>
 8005fb4:	9d01      	ldr	r5, [sp, #4]
 8005fb6:	2331      	movs	r3, #49	; 0x31
 8005fb8:	f805 3b01 	strb.w	r3, [r5], #1
 8005fbc:	9b00      	ldr	r3, [sp, #0]
 8005fbe:	3301      	adds	r3, #1
 8005fc0:	9300      	str	r3, [sp, #0]
 8005fc2:	e240      	b.n	8006446 <_dtoa_r+0x946>
 8005fc4:	07f2      	lsls	r2, r6, #31
 8005fc6:	d505      	bpl.n	8005fd4 <_dtoa_r+0x4d4>
 8005fc8:	e9d7 2300 	ldrd	r2, r3, [r7]
 8005fcc:	f7fa fb14 	bl	80005f8 <__aeabi_dmul>
 8005fd0:	3501      	adds	r5, #1
 8005fd2:	2301      	movs	r3, #1
 8005fd4:	1076      	asrs	r6, r6, #1
 8005fd6:	3708      	adds	r7, #8
 8005fd8:	e777      	b.n	8005eca <_dtoa_r+0x3ca>
 8005fda:	2502      	movs	r5, #2
 8005fdc:	e779      	b.n	8005ed2 <_dtoa_r+0x3d2>
 8005fde:	9f00      	ldr	r7, [sp, #0]
 8005fe0:	9e03      	ldr	r6, [sp, #12]
 8005fe2:	e794      	b.n	8005f0e <_dtoa_r+0x40e>
 8005fe4:	9901      	ldr	r1, [sp, #4]
 8005fe6:	4b4c      	ldr	r3, [pc, #304]	; (8006118 <_dtoa_r+0x618>)
 8005fe8:	4431      	add	r1, r6
 8005fea:	910d      	str	r1, [sp, #52]	; 0x34
 8005fec:	9908      	ldr	r1, [sp, #32]
 8005fee:	eb03 03c6 	add.w	r3, r3, r6, lsl #3
 8005ff2:	e953 2302 	ldrd	r2, r3, [r3, #-8]
 8005ff6:	2900      	cmp	r1, #0
 8005ff8:	d043      	beq.n	8006082 <_dtoa_r+0x582>
 8005ffa:	494d      	ldr	r1, [pc, #308]	; (8006130 <_dtoa_r+0x630>)
 8005ffc:	2000      	movs	r0, #0
 8005ffe:	f7fa fc25 	bl	800084c <__aeabi_ddiv>
 8006002:	4652      	mov	r2, sl
 8006004:	465b      	mov	r3, fp
 8006006:	f7fa f93f 	bl	8000288 <__aeabi_dsub>
 800600a:	9d01      	ldr	r5, [sp, #4]
 800600c:	4682      	mov	sl, r0
 800600e:	468b      	mov	fp, r1
 8006010:	4649      	mov	r1, r9
 8006012:	4640      	mov	r0, r8
 8006014:	f7fa fda0 	bl	8000b58 <__aeabi_d2iz>
 8006018:	4606      	mov	r6, r0
 800601a:	f7fa fa83 	bl	8000524 <__aeabi_i2d>
 800601e:	4602      	mov	r2, r0
 8006020:	460b      	mov	r3, r1
 8006022:	4640      	mov	r0, r8
 8006024:	4649      	mov	r1, r9
 8006026:	f7fa f92f 	bl	8000288 <__aeabi_dsub>
 800602a:	3630      	adds	r6, #48	; 0x30
 800602c:	f805 6b01 	strb.w	r6, [r5], #1
 8006030:	4652      	mov	r2, sl
 8006032:	465b      	mov	r3, fp
 8006034:	4680      	mov	r8, r0
 8006036:	4689      	mov	r9, r1
 8006038:	f7fa fd50 	bl	8000adc <__aeabi_dcmplt>
 800603c:	2800      	cmp	r0, #0
 800603e:	d163      	bne.n	8006108 <_dtoa_r+0x608>
 8006040:	4642      	mov	r2, r8
 8006042:	464b      	mov	r3, r9
 8006044:	4936      	ldr	r1, [pc, #216]	; (8006120 <_dtoa_r+0x620>)
 8006046:	2000      	movs	r0, #0
 8006048:	f7fa f91e 	bl	8000288 <__aeabi_dsub>
 800604c:	4652      	mov	r2, sl
 800604e:	465b      	mov	r3, fp
 8006050:	f7fa fd44 	bl	8000adc <__aeabi_dcmplt>
 8006054:	2800      	cmp	r0, #0
 8006056:	f040 80b5 	bne.w	80061c4 <_dtoa_r+0x6c4>
 800605a:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 800605c:	429d      	cmp	r5, r3
 800605e:	d081      	beq.n	8005f64 <_dtoa_r+0x464>
 8006060:	4b30      	ldr	r3, [pc, #192]	; (8006124 <_dtoa_r+0x624>)
 8006062:	2200      	movs	r2, #0
 8006064:	4650      	mov	r0, sl
 8006066:	4659      	mov	r1, fp
 8006068:	f7fa fac6 	bl	80005f8 <__aeabi_dmul>
 800606c:	4b2d      	ldr	r3, [pc, #180]	; (8006124 <_dtoa_r+0x624>)
 800606e:	4682      	mov	sl, r0
 8006070:	468b      	mov	fp, r1
 8006072:	4640      	mov	r0, r8
 8006074:	4649      	mov	r1, r9
 8006076:	2200      	movs	r2, #0
 8006078:	f7fa fabe 	bl	80005f8 <__aeabi_dmul>
 800607c:	4680      	mov	r8, r0
 800607e:	4689      	mov	r9, r1
 8006080:	e7c6      	b.n	8006010 <_dtoa_r+0x510>
 8006082:	4650      	mov	r0, sl
 8006084:	4659      	mov	r1, fp
 8006086:	f7fa fab7 	bl	80005f8 <__aeabi_dmul>
 800608a:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 800608c:	9d01      	ldr	r5, [sp, #4]
 800608e:	930f      	str	r3, [sp, #60]	; 0x3c
 8006090:	4682      	mov	sl, r0
 8006092:	468b      	mov	fp, r1
 8006094:	4649      	mov	r1, r9
 8006096:	4640      	mov	r0, r8
 8006098:	f7fa fd5e 	bl	8000b58 <__aeabi_d2iz>
 800609c:	4606      	mov	r6, r0
 800609e:	f7fa fa41 	bl	8000524 <__aeabi_i2d>
 80060a2:	3630      	adds	r6, #48	; 0x30
 80060a4:	4602      	mov	r2, r0
 80060a6:	460b      	mov	r3, r1
 80060a8:	4640      	mov	r0, r8
 80060aa:	4649      	mov	r1, r9
 80060ac:	f7fa f8ec 	bl	8000288 <__aeabi_dsub>
 80060b0:	f805 6b01 	strb.w	r6, [r5], #1
 80060b4:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 80060b6:	429d      	cmp	r5, r3
 80060b8:	4680      	mov	r8, r0
 80060ba:	4689      	mov	r9, r1
 80060bc:	f04f 0200 	mov.w	r2, #0
 80060c0:	d124      	bne.n	800610c <_dtoa_r+0x60c>
 80060c2:	4b1b      	ldr	r3, [pc, #108]	; (8006130 <_dtoa_r+0x630>)
 80060c4:	4650      	mov	r0, sl
 80060c6:	4659      	mov	r1, fp
 80060c8:	f7fa f8e0 	bl	800028c <__adddf3>
 80060cc:	4602      	mov	r2, r0
 80060ce:	460b      	mov	r3, r1
 80060d0:	4640      	mov	r0, r8
 80060d2:	4649      	mov	r1, r9
 80060d4:	f7fa fd20 	bl	8000b18 <__aeabi_dcmpgt>
 80060d8:	2800      	cmp	r0, #0
 80060da:	d173      	bne.n	80061c4 <_dtoa_r+0x6c4>
 80060dc:	4652      	mov	r2, sl
 80060de:	465b      	mov	r3, fp
 80060e0:	4913      	ldr	r1, [pc, #76]	; (8006130 <_dtoa_r+0x630>)
 80060e2:	2000      	movs	r0, #0
 80060e4:	f7fa f8d0 	bl	8000288 <__aeabi_dsub>
 80060e8:	4602      	mov	r2, r0
 80060ea:	460b      	mov	r3, r1
 80060ec:	4640      	mov	r0, r8
 80060ee:	4649      	mov	r1, r9
 80060f0:	f7fa fcf4 	bl	8000adc <__aeabi_dcmplt>
 80060f4:	2800      	cmp	r0, #0
 80060f6:	f43f af35 	beq.w	8005f64 <_dtoa_r+0x464>
 80060fa:	9d0f      	ldr	r5, [sp, #60]	; 0x3c
 80060fc:	1e6b      	subs	r3, r5, #1
 80060fe:	930f      	str	r3, [sp, #60]	; 0x3c
 8006100:	f815 3c01 	ldrb.w	r3, [r5, #-1]
 8006104:	2b30      	cmp	r3, #48	; 0x30
 8006106:	d0f8      	beq.n	80060fa <_dtoa_r+0x5fa>
 8006108:	9700      	str	r7, [sp, #0]
 800610a:	e049      	b.n	80061a0 <_dtoa_r+0x6a0>
 800610c:	4b05      	ldr	r3, [pc, #20]	; (8006124 <_dtoa_r+0x624>)
 800610e:	f7fa fa73 	bl	80005f8 <__aeabi_dmul>
 8006112:	4680      	mov	r8, r0
 8006114:	4689      	mov	r9, r1
 8006116:	e7bd      	b.n	8006094 <_dtoa_r+0x594>
 8006118:	08007d60 	.word	0x08007d60
 800611c:	08007d38 	.word	0x08007d38
 8006120:	3ff00000 	.word	0x3ff00000
 8006124:	40240000 	.word	0x40240000
 8006128:	401c0000 	.word	0x401c0000
 800612c:	40140000 	.word	0x40140000
 8006130:	3fe00000 	.word	0x3fe00000
 8006134:	9d01      	ldr	r5, [sp, #4]
 8006136:	4656      	mov	r6, sl
 8006138:	465f      	mov	r7, fp
 800613a:	4642      	mov	r2, r8
 800613c:	464b      	mov	r3, r9
 800613e:	4630      	mov	r0, r6
 8006140:	4639      	mov	r1, r7
 8006142:	f7fa fb83 	bl	800084c <__aeabi_ddiv>
 8006146:	f7fa fd07 	bl	8000b58 <__aeabi_d2iz>
 800614a:	4682      	mov	sl, r0
 800614c:	f7fa f9ea 	bl	8000524 <__aeabi_i2d>
 8006150:	4642      	mov	r2, r8
 8006152:	464b      	mov	r3, r9
 8006154:	f7fa fa50 	bl	80005f8 <__aeabi_dmul>
 8006158:	4602      	mov	r2, r0
 800615a:	460b      	mov	r3, r1
 800615c:	4630      	mov	r0, r6
 800615e:	4639      	mov	r1, r7
 8006160:	f10a 0630 	add.w	r6, sl, #48	; 0x30
 8006164:	f7fa f890 	bl	8000288 <__aeabi_dsub>
 8006168:	f805 6b01 	strb.w	r6, [r5], #1
 800616c:	9e01      	ldr	r6, [sp, #4]
 800616e:	9f03      	ldr	r7, [sp, #12]
 8006170:	1bae      	subs	r6, r5, r6
 8006172:	42b7      	cmp	r7, r6
 8006174:	4602      	mov	r2, r0
 8006176:	460b      	mov	r3, r1
 8006178:	d135      	bne.n	80061e6 <_dtoa_r+0x6e6>
 800617a:	f7fa f887 	bl	800028c <__adddf3>
 800617e:	4642      	mov	r2, r8
 8006180:	464b      	mov	r3, r9
 8006182:	4606      	mov	r6, r0
 8006184:	460f      	mov	r7, r1
 8006186:	f7fa fcc7 	bl	8000b18 <__aeabi_dcmpgt>
 800618a:	b9d0      	cbnz	r0, 80061c2 <_dtoa_r+0x6c2>
 800618c:	4642      	mov	r2, r8
 800618e:	464b      	mov	r3, r9
 8006190:	4630      	mov	r0, r6
 8006192:	4639      	mov	r1, r7
 8006194:	f7fa fc98 	bl	8000ac8 <__aeabi_dcmpeq>
 8006198:	b110      	cbz	r0, 80061a0 <_dtoa_r+0x6a0>
 800619a:	f01a 0f01 	tst.w	sl, #1
 800619e:	d110      	bne.n	80061c2 <_dtoa_r+0x6c2>
 80061a0:	4620      	mov	r0, r4
 80061a2:	ee18 1a10 	vmov	r1, s16
 80061a6:	f000 fbed 	bl	8006984 <_Bfree>
 80061aa:	2300      	movs	r3, #0
 80061ac:	9800      	ldr	r0, [sp, #0]
 80061ae:	702b      	strb	r3, [r5, #0]
 80061b0:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 80061b2:	3001      	adds	r0, #1
 80061b4:	6018      	str	r0, [r3, #0]
 80061b6:	9b21      	ldr	r3, [sp, #132]	; 0x84
 80061b8:	2b00      	cmp	r3, #0
 80061ba:	f43f acf1 	beq.w	8005ba0 <_dtoa_r+0xa0>
 80061be:	601d      	str	r5, [r3, #0]
 80061c0:	e4ee      	b.n	8005ba0 <_dtoa_r+0xa0>
 80061c2:	9f00      	ldr	r7, [sp, #0]
 80061c4:	462b      	mov	r3, r5
 80061c6:	461d      	mov	r5, r3
 80061c8:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 80061cc:	2a39      	cmp	r2, #57	; 0x39
 80061ce:	d106      	bne.n	80061de <_dtoa_r+0x6de>
 80061d0:	9a01      	ldr	r2, [sp, #4]
 80061d2:	429a      	cmp	r2, r3
 80061d4:	d1f7      	bne.n	80061c6 <_dtoa_r+0x6c6>
 80061d6:	9901      	ldr	r1, [sp, #4]
 80061d8:	2230      	movs	r2, #48	; 0x30
 80061da:	3701      	adds	r7, #1
 80061dc:	700a      	strb	r2, [r1, #0]
 80061de:	781a      	ldrb	r2, [r3, #0]
 80061e0:	3201      	adds	r2, #1
 80061e2:	701a      	strb	r2, [r3, #0]
 80061e4:	e790      	b.n	8006108 <_dtoa_r+0x608>
 80061e6:	4ba6      	ldr	r3, [pc, #664]	; (8006480 <_dtoa_r+0x980>)
 80061e8:	2200      	movs	r2, #0
 80061ea:	f7fa fa05 	bl	80005f8 <__aeabi_dmul>
 80061ee:	2200      	movs	r2, #0
 80061f0:	2300      	movs	r3, #0
 80061f2:	4606      	mov	r6, r0
 80061f4:	460f      	mov	r7, r1
 80061f6:	f7fa fc67 	bl	8000ac8 <__aeabi_dcmpeq>
 80061fa:	2800      	cmp	r0, #0
 80061fc:	d09d      	beq.n	800613a <_dtoa_r+0x63a>
 80061fe:	e7cf      	b.n	80061a0 <_dtoa_r+0x6a0>
 8006200:	9a08      	ldr	r2, [sp, #32]
 8006202:	2a00      	cmp	r2, #0
 8006204:	f000 80d7 	beq.w	80063b6 <_dtoa_r+0x8b6>
 8006208:	9a06      	ldr	r2, [sp, #24]
 800620a:	2a01      	cmp	r2, #1
 800620c:	f300 80ba 	bgt.w	8006384 <_dtoa_r+0x884>
 8006210:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 8006212:	2a00      	cmp	r2, #0
 8006214:	f000 80b2 	beq.w	800637c <_dtoa_r+0x87c>
 8006218:	f203 4333 	addw	r3, r3, #1075	; 0x433
 800621c:	9e07      	ldr	r6, [sp, #28]
 800621e:	9d04      	ldr	r5, [sp, #16]
 8006220:	9a04      	ldr	r2, [sp, #16]
 8006222:	441a      	add	r2, r3
 8006224:	9204      	str	r2, [sp, #16]
 8006226:	9a05      	ldr	r2, [sp, #20]
 8006228:	2101      	movs	r1, #1
 800622a:	441a      	add	r2, r3
 800622c:	4620      	mov	r0, r4
 800622e:	9205      	str	r2, [sp, #20]
 8006230:	f000 fc60 	bl	8006af4 <__i2b>
 8006234:	4607      	mov	r7, r0
 8006236:	2d00      	cmp	r5, #0
 8006238:	dd0c      	ble.n	8006254 <_dtoa_r+0x754>
 800623a:	9b05      	ldr	r3, [sp, #20]
 800623c:	2b00      	cmp	r3, #0
 800623e:	dd09      	ble.n	8006254 <_dtoa_r+0x754>
 8006240:	42ab      	cmp	r3, r5
 8006242:	9a04      	ldr	r2, [sp, #16]
 8006244:	bfa8      	it	ge
 8006246:	462b      	movge	r3, r5
 8006248:	1ad2      	subs	r2, r2, r3
 800624a:	9204      	str	r2, [sp, #16]
 800624c:	9a05      	ldr	r2, [sp, #20]
 800624e:	1aed      	subs	r5, r5, r3
 8006250:	1ad3      	subs	r3, r2, r3
 8006252:	9305      	str	r3, [sp, #20]
 8006254:	9b07      	ldr	r3, [sp, #28]
 8006256:	b31b      	cbz	r3, 80062a0 <_dtoa_r+0x7a0>
 8006258:	9b08      	ldr	r3, [sp, #32]
 800625a:	2b00      	cmp	r3, #0
 800625c:	f000 80af 	beq.w	80063be <_dtoa_r+0x8be>
 8006260:	2e00      	cmp	r6, #0
 8006262:	dd13      	ble.n	800628c <_dtoa_r+0x78c>
 8006264:	4639      	mov	r1, r7
 8006266:	4632      	mov	r2, r6
 8006268:	4620      	mov	r0, r4
 800626a:	f000 fd03 	bl	8006c74 <__pow5mult>
 800626e:	ee18 2a10 	vmov	r2, s16
 8006272:	4601      	mov	r1, r0
 8006274:	4607      	mov	r7, r0
 8006276:	4620      	mov	r0, r4
 8006278:	f000 fc52 	bl	8006b20 <__multiply>
 800627c:	ee18 1a10 	vmov	r1, s16
 8006280:	4680      	mov	r8, r0
 8006282:	4620      	mov	r0, r4
 8006284:	f000 fb7e 	bl	8006984 <_Bfree>
 8006288:	ee08 8a10 	vmov	s16, r8
 800628c:	9b07      	ldr	r3, [sp, #28]
 800628e:	1b9a      	subs	r2, r3, r6
 8006290:	d006      	beq.n	80062a0 <_dtoa_r+0x7a0>
 8006292:	ee18 1a10 	vmov	r1, s16
 8006296:	4620      	mov	r0, r4
 8006298:	f000 fcec 	bl	8006c74 <__pow5mult>
 800629c:	ee08 0a10 	vmov	s16, r0
 80062a0:	2101      	movs	r1, #1
 80062a2:	4620      	mov	r0, r4
 80062a4:	f000 fc26 	bl	8006af4 <__i2b>
 80062a8:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 80062aa:	2b00      	cmp	r3, #0
 80062ac:	4606      	mov	r6, r0
 80062ae:	f340 8088 	ble.w	80063c2 <_dtoa_r+0x8c2>
 80062b2:	461a      	mov	r2, r3
 80062b4:	4601      	mov	r1, r0
 80062b6:	4620      	mov	r0, r4
 80062b8:	f000 fcdc 	bl	8006c74 <__pow5mult>
 80062bc:	9b06      	ldr	r3, [sp, #24]
 80062be:	2b01      	cmp	r3, #1
 80062c0:	4606      	mov	r6, r0
 80062c2:	f340 8081 	ble.w	80063c8 <_dtoa_r+0x8c8>
 80062c6:	f04f 0800 	mov.w	r8, #0
 80062ca:	6933      	ldr	r3, [r6, #16]
 80062cc:	eb06 0383 	add.w	r3, r6, r3, lsl #2
 80062d0:	6918      	ldr	r0, [r3, #16]
 80062d2:	f000 fbbf 	bl	8006a54 <__hi0bits>
 80062d6:	f1c0 0020 	rsb	r0, r0, #32
 80062da:	9b05      	ldr	r3, [sp, #20]
 80062dc:	4418      	add	r0, r3
 80062de:	f010 001f 	ands.w	r0, r0, #31
 80062e2:	f000 8092 	beq.w	800640a <_dtoa_r+0x90a>
 80062e6:	f1c0 0320 	rsb	r3, r0, #32
 80062ea:	2b04      	cmp	r3, #4
 80062ec:	f340 808a 	ble.w	8006404 <_dtoa_r+0x904>
 80062f0:	f1c0 001c 	rsb	r0, r0, #28
 80062f4:	9b04      	ldr	r3, [sp, #16]
 80062f6:	4403      	add	r3, r0
 80062f8:	9304      	str	r3, [sp, #16]
 80062fa:	9b05      	ldr	r3, [sp, #20]
 80062fc:	4403      	add	r3, r0
 80062fe:	4405      	add	r5, r0
 8006300:	9305      	str	r3, [sp, #20]
 8006302:	9b04      	ldr	r3, [sp, #16]
 8006304:	2b00      	cmp	r3, #0
 8006306:	dd07      	ble.n	8006318 <_dtoa_r+0x818>
 8006308:	ee18 1a10 	vmov	r1, s16
 800630c:	461a      	mov	r2, r3
 800630e:	4620      	mov	r0, r4
 8006310:	f000 fd0a 	bl	8006d28 <__lshift>
 8006314:	ee08 0a10 	vmov	s16, r0
 8006318:	9b05      	ldr	r3, [sp, #20]
 800631a:	2b00      	cmp	r3, #0
 800631c:	dd05      	ble.n	800632a <_dtoa_r+0x82a>
 800631e:	4631      	mov	r1, r6
 8006320:	461a      	mov	r2, r3
 8006322:	4620      	mov	r0, r4
 8006324:	f000 fd00 	bl	8006d28 <__lshift>
 8006328:	4606      	mov	r6, r0
 800632a:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 800632c:	2b00      	cmp	r3, #0
 800632e:	d06e      	beq.n	800640e <_dtoa_r+0x90e>
 8006330:	ee18 0a10 	vmov	r0, s16
 8006334:	4631      	mov	r1, r6
 8006336:	f000 fd67 	bl	8006e08 <__mcmp>
 800633a:	2800      	cmp	r0, #0
 800633c:	da67      	bge.n	800640e <_dtoa_r+0x90e>
 800633e:	9b00      	ldr	r3, [sp, #0]
 8006340:	3b01      	subs	r3, #1
 8006342:	ee18 1a10 	vmov	r1, s16
 8006346:	9300      	str	r3, [sp, #0]
 8006348:	220a      	movs	r2, #10
 800634a:	2300      	movs	r3, #0
 800634c:	4620      	mov	r0, r4
 800634e:	f000 fb3b 	bl	80069c8 <__multadd>
 8006352:	9b08      	ldr	r3, [sp, #32]
 8006354:	ee08 0a10 	vmov	s16, r0
 8006358:	2b00      	cmp	r3, #0
 800635a:	f000 81b1 	beq.w	80066c0 <_dtoa_r+0xbc0>
 800635e:	2300      	movs	r3, #0
 8006360:	4639      	mov	r1, r7
 8006362:	220a      	movs	r2, #10
 8006364:	4620      	mov	r0, r4
 8006366:	f000 fb2f 	bl	80069c8 <__multadd>
 800636a:	9b02      	ldr	r3, [sp, #8]
 800636c:	2b00      	cmp	r3, #0
 800636e:	4607      	mov	r7, r0
 8006370:	f300 808e 	bgt.w	8006490 <_dtoa_r+0x990>
 8006374:	9b06      	ldr	r3, [sp, #24]
 8006376:	2b02      	cmp	r3, #2
 8006378:	dc51      	bgt.n	800641e <_dtoa_r+0x91e>
 800637a:	e089      	b.n	8006490 <_dtoa_r+0x990>
 800637c:	9b10      	ldr	r3, [sp, #64]	; 0x40
 800637e:	f1c3 0336 	rsb	r3, r3, #54	; 0x36
 8006382:	e74b      	b.n	800621c <_dtoa_r+0x71c>
 8006384:	9b03      	ldr	r3, [sp, #12]
 8006386:	1e5e      	subs	r6, r3, #1
 8006388:	9b07      	ldr	r3, [sp, #28]
 800638a:	42b3      	cmp	r3, r6
 800638c:	bfbf      	itttt	lt
 800638e:	9b07      	ldrlt	r3, [sp, #28]
 8006390:	9607      	strlt	r6, [sp, #28]
 8006392:	1af2      	sublt	r2, r6, r3
 8006394:	9b0a      	ldrlt	r3, [sp, #40]	; 0x28
 8006396:	bfb6      	itet	lt
 8006398:	189b      	addlt	r3, r3, r2
 800639a:	1b9e      	subge	r6, r3, r6
 800639c:	930a      	strlt	r3, [sp, #40]	; 0x28
 800639e:	9b03      	ldr	r3, [sp, #12]
 80063a0:	bfb8      	it	lt
 80063a2:	2600      	movlt	r6, #0
 80063a4:	2b00      	cmp	r3, #0
 80063a6:	bfb7      	itett	lt
 80063a8:	e9dd 2303 	ldrdlt	r2, r3, [sp, #12]
 80063ac:	e9dd 3503 	ldrdge	r3, r5, [sp, #12]
 80063b0:	1a9d      	sublt	r5, r3, r2
 80063b2:	2300      	movlt	r3, #0
 80063b4:	e734      	b.n	8006220 <_dtoa_r+0x720>
 80063b6:	9e07      	ldr	r6, [sp, #28]
 80063b8:	9d04      	ldr	r5, [sp, #16]
 80063ba:	9f08      	ldr	r7, [sp, #32]
 80063bc:	e73b      	b.n	8006236 <_dtoa_r+0x736>
 80063be:	9a07      	ldr	r2, [sp, #28]
 80063c0:	e767      	b.n	8006292 <_dtoa_r+0x792>
 80063c2:	9b06      	ldr	r3, [sp, #24]
 80063c4:	2b01      	cmp	r3, #1
 80063c6:	dc18      	bgt.n	80063fa <_dtoa_r+0x8fa>
 80063c8:	f1ba 0f00 	cmp.w	sl, #0
 80063cc:	d115      	bne.n	80063fa <_dtoa_r+0x8fa>
 80063ce:	f3cb 0313 	ubfx	r3, fp, #0, #20
 80063d2:	b993      	cbnz	r3, 80063fa <_dtoa_r+0x8fa>
 80063d4:	f02b 4300 	bic.w	r3, fp, #2147483648	; 0x80000000
 80063d8:	0d1b      	lsrs	r3, r3, #20
 80063da:	051b      	lsls	r3, r3, #20
 80063dc:	b183      	cbz	r3, 8006400 <_dtoa_r+0x900>
 80063de:	9b04      	ldr	r3, [sp, #16]
 80063e0:	3301      	adds	r3, #1
 80063e2:	9304      	str	r3, [sp, #16]
 80063e4:	9b05      	ldr	r3, [sp, #20]
 80063e6:	3301      	adds	r3, #1
 80063e8:	9305      	str	r3, [sp, #20]
 80063ea:	f04f 0801 	mov.w	r8, #1
 80063ee:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 80063f0:	2b00      	cmp	r3, #0
 80063f2:	f47f af6a 	bne.w	80062ca <_dtoa_r+0x7ca>
 80063f6:	2001      	movs	r0, #1
 80063f8:	e76f      	b.n	80062da <_dtoa_r+0x7da>
 80063fa:	f04f 0800 	mov.w	r8, #0
 80063fe:	e7f6      	b.n	80063ee <_dtoa_r+0x8ee>
 8006400:	4698      	mov	r8, r3
 8006402:	e7f4      	b.n	80063ee <_dtoa_r+0x8ee>
 8006404:	f43f af7d 	beq.w	8006302 <_dtoa_r+0x802>
 8006408:	4618      	mov	r0, r3
 800640a:	301c      	adds	r0, #28
 800640c:	e772      	b.n	80062f4 <_dtoa_r+0x7f4>
 800640e:	9b03      	ldr	r3, [sp, #12]
 8006410:	2b00      	cmp	r3, #0
 8006412:	dc37      	bgt.n	8006484 <_dtoa_r+0x984>
 8006414:	9b06      	ldr	r3, [sp, #24]
 8006416:	2b02      	cmp	r3, #2
 8006418:	dd34      	ble.n	8006484 <_dtoa_r+0x984>
 800641a:	9b03      	ldr	r3, [sp, #12]
 800641c:	9302      	str	r3, [sp, #8]
 800641e:	9b02      	ldr	r3, [sp, #8]
 8006420:	b96b      	cbnz	r3, 800643e <_dtoa_r+0x93e>
 8006422:	4631      	mov	r1, r6
 8006424:	2205      	movs	r2, #5
 8006426:	4620      	mov	r0, r4
 8006428:	f000 face 	bl	80069c8 <__multadd>
 800642c:	4601      	mov	r1, r0
 800642e:	4606      	mov	r6, r0
 8006430:	ee18 0a10 	vmov	r0, s16
 8006434:	f000 fce8 	bl	8006e08 <__mcmp>
 8006438:	2800      	cmp	r0, #0
 800643a:	f73f adbb 	bgt.w	8005fb4 <_dtoa_r+0x4b4>
 800643e:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8006440:	9d01      	ldr	r5, [sp, #4]
 8006442:	43db      	mvns	r3, r3
 8006444:	9300      	str	r3, [sp, #0]
 8006446:	f04f 0800 	mov.w	r8, #0
 800644a:	4631      	mov	r1, r6
 800644c:	4620      	mov	r0, r4
 800644e:	f000 fa99 	bl	8006984 <_Bfree>
 8006452:	2f00      	cmp	r7, #0
 8006454:	f43f aea4 	beq.w	80061a0 <_dtoa_r+0x6a0>
 8006458:	f1b8 0f00 	cmp.w	r8, #0
 800645c:	d005      	beq.n	800646a <_dtoa_r+0x96a>
 800645e:	45b8      	cmp	r8, r7
 8006460:	d003      	beq.n	800646a <_dtoa_r+0x96a>
 8006462:	4641      	mov	r1, r8
 8006464:	4620      	mov	r0, r4
 8006466:	f000 fa8d 	bl	8006984 <_Bfree>
 800646a:	4639      	mov	r1, r7
 800646c:	4620      	mov	r0, r4
 800646e:	f000 fa89 	bl	8006984 <_Bfree>
 8006472:	e695      	b.n	80061a0 <_dtoa_r+0x6a0>
 8006474:	2600      	movs	r6, #0
 8006476:	4637      	mov	r7, r6
 8006478:	e7e1      	b.n	800643e <_dtoa_r+0x93e>
 800647a:	9700      	str	r7, [sp, #0]
 800647c:	4637      	mov	r7, r6
 800647e:	e599      	b.n	8005fb4 <_dtoa_r+0x4b4>
 8006480:	40240000 	.word	0x40240000
 8006484:	9b08      	ldr	r3, [sp, #32]
 8006486:	2b00      	cmp	r3, #0
 8006488:	f000 80ca 	beq.w	8006620 <_dtoa_r+0xb20>
 800648c:	9b03      	ldr	r3, [sp, #12]
 800648e:	9302      	str	r3, [sp, #8]
 8006490:	2d00      	cmp	r5, #0
 8006492:	dd05      	ble.n	80064a0 <_dtoa_r+0x9a0>
 8006494:	4639      	mov	r1, r7
 8006496:	462a      	mov	r2, r5
 8006498:	4620      	mov	r0, r4
 800649a:	f000 fc45 	bl	8006d28 <__lshift>
 800649e:	4607      	mov	r7, r0
 80064a0:	f1b8 0f00 	cmp.w	r8, #0
 80064a4:	d05b      	beq.n	800655e <_dtoa_r+0xa5e>
 80064a6:	6879      	ldr	r1, [r7, #4]
 80064a8:	4620      	mov	r0, r4
 80064aa:	f000 fa2b 	bl	8006904 <_Balloc>
 80064ae:	4605      	mov	r5, r0
 80064b0:	b928      	cbnz	r0, 80064be <_dtoa_r+0x9be>
 80064b2:	4b87      	ldr	r3, [pc, #540]	; (80066d0 <_dtoa_r+0xbd0>)
 80064b4:	4602      	mov	r2, r0
 80064b6:	f240 21ea 	movw	r1, #746	; 0x2ea
 80064ba:	f7ff bb3b 	b.w	8005b34 <_dtoa_r+0x34>
 80064be:	693a      	ldr	r2, [r7, #16]
 80064c0:	3202      	adds	r2, #2
 80064c2:	0092      	lsls	r2, r2, #2
 80064c4:	f107 010c 	add.w	r1, r7, #12
 80064c8:	300c      	adds	r0, #12
 80064ca:	f000 fa0d 	bl	80068e8 <memcpy>
 80064ce:	2201      	movs	r2, #1
 80064d0:	4629      	mov	r1, r5
 80064d2:	4620      	mov	r0, r4
 80064d4:	f000 fc28 	bl	8006d28 <__lshift>
 80064d8:	9b01      	ldr	r3, [sp, #4]
 80064da:	f103 0901 	add.w	r9, r3, #1
 80064de:	e9dd 2301 	ldrd	r2, r3, [sp, #4]
 80064e2:	4413      	add	r3, r2
 80064e4:	9305      	str	r3, [sp, #20]
 80064e6:	f00a 0301 	and.w	r3, sl, #1
 80064ea:	46b8      	mov	r8, r7
 80064ec:	9304      	str	r3, [sp, #16]
 80064ee:	4607      	mov	r7, r0
 80064f0:	4631      	mov	r1, r6
 80064f2:	ee18 0a10 	vmov	r0, s16
 80064f6:	f7ff fa77 	bl	80059e8 <quorem>
 80064fa:	4641      	mov	r1, r8
 80064fc:	9002      	str	r0, [sp, #8]
 80064fe:	f100 0a30 	add.w	sl, r0, #48	; 0x30
 8006502:	ee18 0a10 	vmov	r0, s16
 8006506:	f000 fc7f 	bl	8006e08 <__mcmp>
 800650a:	463a      	mov	r2, r7
 800650c:	9003      	str	r0, [sp, #12]
 800650e:	4631      	mov	r1, r6
 8006510:	4620      	mov	r0, r4
 8006512:	f000 fc95 	bl	8006e40 <__mdiff>
 8006516:	68c2      	ldr	r2, [r0, #12]
 8006518:	f109 3bff 	add.w	fp, r9, #4294967295
 800651c:	4605      	mov	r5, r0
 800651e:	bb02      	cbnz	r2, 8006562 <_dtoa_r+0xa62>
 8006520:	4601      	mov	r1, r0
 8006522:	ee18 0a10 	vmov	r0, s16
 8006526:	f000 fc6f 	bl	8006e08 <__mcmp>
 800652a:	4602      	mov	r2, r0
 800652c:	4629      	mov	r1, r5
 800652e:	4620      	mov	r0, r4
 8006530:	9207      	str	r2, [sp, #28]
 8006532:	f000 fa27 	bl	8006984 <_Bfree>
 8006536:	e9dd 3206 	ldrd	r3, r2, [sp, #24]
 800653a:	ea43 0102 	orr.w	r1, r3, r2
 800653e:	9b04      	ldr	r3, [sp, #16]
 8006540:	430b      	orrs	r3, r1
 8006542:	464d      	mov	r5, r9
 8006544:	d10f      	bne.n	8006566 <_dtoa_r+0xa66>
 8006546:	f1ba 0f39 	cmp.w	sl, #57	; 0x39
 800654a:	d02a      	beq.n	80065a2 <_dtoa_r+0xaa2>
 800654c:	9b03      	ldr	r3, [sp, #12]
 800654e:	2b00      	cmp	r3, #0
 8006550:	dd02      	ble.n	8006558 <_dtoa_r+0xa58>
 8006552:	9b02      	ldr	r3, [sp, #8]
 8006554:	f103 0a31 	add.w	sl, r3, #49	; 0x31
 8006558:	f88b a000 	strb.w	sl, [fp]
 800655c:	e775      	b.n	800644a <_dtoa_r+0x94a>
 800655e:	4638      	mov	r0, r7
 8006560:	e7ba      	b.n	80064d8 <_dtoa_r+0x9d8>
 8006562:	2201      	movs	r2, #1
 8006564:	e7e2      	b.n	800652c <_dtoa_r+0xa2c>
 8006566:	9b03      	ldr	r3, [sp, #12]
 8006568:	2b00      	cmp	r3, #0
 800656a:	db04      	blt.n	8006576 <_dtoa_r+0xa76>
 800656c:	9906      	ldr	r1, [sp, #24]
 800656e:	430b      	orrs	r3, r1
 8006570:	9904      	ldr	r1, [sp, #16]
 8006572:	430b      	orrs	r3, r1
 8006574:	d122      	bne.n	80065bc <_dtoa_r+0xabc>
 8006576:	2a00      	cmp	r2, #0
 8006578:	ddee      	ble.n	8006558 <_dtoa_r+0xa58>
 800657a:	ee18 1a10 	vmov	r1, s16
 800657e:	2201      	movs	r2, #1
 8006580:	4620      	mov	r0, r4
 8006582:	f000 fbd1 	bl	8006d28 <__lshift>
 8006586:	4631      	mov	r1, r6
 8006588:	ee08 0a10 	vmov	s16, r0
 800658c:	f000 fc3c 	bl	8006e08 <__mcmp>
 8006590:	2800      	cmp	r0, #0
 8006592:	dc03      	bgt.n	800659c <_dtoa_r+0xa9c>
 8006594:	d1e0      	bne.n	8006558 <_dtoa_r+0xa58>
 8006596:	f01a 0f01 	tst.w	sl, #1
 800659a:	d0dd      	beq.n	8006558 <_dtoa_r+0xa58>
 800659c:	f1ba 0f39 	cmp.w	sl, #57	; 0x39
 80065a0:	d1d7      	bne.n	8006552 <_dtoa_r+0xa52>
 80065a2:	2339      	movs	r3, #57	; 0x39
 80065a4:	f88b 3000 	strb.w	r3, [fp]
 80065a8:	462b      	mov	r3, r5
 80065aa:	461d      	mov	r5, r3
 80065ac:	3b01      	subs	r3, #1
 80065ae:	f815 2c01 	ldrb.w	r2, [r5, #-1]
 80065b2:	2a39      	cmp	r2, #57	; 0x39
 80065b4:	d071      	beq.n	800669a <_dtoa_r+0xb9a>
 80065b6:	3201      	adds	r2, #1
 80065b8:	701a      	strb	r2, [r3, #0]
 80065ba:	e746      	b.n	800644a <_dtoa_r+0x94a>
 80065bc:	2a00      	cmp	r2, #0
 80065be:	dd07      	ble.n	80065d0 <_dtoa_r+0xad0>
 80065c0:	f1ba 0f39 	cmp.w	sl, #57	; 0x39
 80065c4:	d0ed      	beq.n	80065a2 <_dtoa_r+0xaa2>
 80065c6:	f10a 0301 	add.w	r3, sl, #1
 80065ca:	f88b 3000 	strb.w	r3, [fp]
 80065ce:	e73c      	b.n	800644a <_dtoa_r+0x94a>
 80065d0:	9b05      	ldr	r3, [sp, #20]
 80065d2:	f809 ac01 	strb.w	sl, [r9, #-1]
 80065d6:	4599      	cmp	r9, r3
 80065d8:	d047      	beq.n	800666a <_dtoa_r+0xb6a>
 80065da:	ee18 1a10 	vmov	r1, s16
 80065de:	2300      	movs	r3, #0
 80065e0:	220a      	movs	r2, #10
 80065e2:	4620      	mov	r0, r4
 80065e4:	f000 f9f0 	bl	80069c8 <__multadd>
 80065e8:	45b8      	cmp	r8, r7
 80065ea:	ee08 0a10 	vmov	s16, r0
 80065ee:	f04f 0300 	mov.w	r3, #0
 80065f2:	f04f 020a 	mov.w	r2, #10
 80065f6:	4641      	mov	r1, r8
 80065f8:	4620      	mov	r0, r4
 80065fa:	d106      	bne.n	800660a <_dtoa_r+0xb0a>
 80065fc:	f000 f9e4 	bl	80069c8 <__multadd>
 8006600:	4680      	mov	r8, r0
 8006602:	4607      	mov	r7, r0
 8006604:	f109 0901 	add.w	r9, r9, #1
 8006608:	e772      	b.n	80064f0 <_dtoa_r+0x9f0>
 800660a:	f000 f9dd 	bl	80069c8 <__multadd>
 800660e:	4639      	mov	r1, r7
 8006610:	4680      	mov	r8, r0
 8006612:	2300      	movs	r3, #0
 8006614:	220a      	movs	r2, #10
 8006616:	4620      	mov	r0, r4
 8006618:	f000 f9d6 	bl	80069c8 <__multadd>
 800661c:	4607      	mov	r7, r0
 800661e:	e7f1      	b.n	8006604 <_dtoa_r+0xb04>
 8006620:	9b03      	ldr	r3, [sp, #12]
 8006622:	9302      	str	r3, [sp, #8]
 8006624:	9d01      	ldr	r5, [sp, #4]
 8006626:	ee18 0a10 	vmov	r0, s16
 800662a:	4631      	mov	r1, r6
 800662c:	f7ff f9dc 	bl	80059e8 <quorem>
 8006630:	f100 0a30 	add.w	sl, r0, #48	; 0x30
 8006634:	9b01      	ldr	r3, [sp, #4]
 8006636:	f805 ab01 	strb.w	sl, [r5], #1
 800663a:	1aea      	subs	r2, r5, r3
 800663c:	9b02      	ldr	r3, [sp, #8]
 800663e:	4293      	cmp	r3, r2
 8006640:	dd09      	ble.n	8006656 <_dtoa_r+0xb56>
 8006642:	ee18 1a10 	vmov	r1, s16
 8006646:	2300      	movs	r3, #0
 8006648:	220a      	movs	r2, #10
 800664a:	4620      	mov	r0, r4
 800664c:	f000 f9bc 	bl	80069c8 <__multadd>
 8006650:	ee08 0a10 	vmov	s16, r0
 8006654:	e7e7      	b.n	8006626 <_dtoa_r+0xb26>
 8006656:	9b02      	ldr	r3, [sp, #8]
 8006658:	2b00      	cmp	r3, #0
 800665a:	bfc8      	it	gt
 800665c:	461d      	movgt	r5, r3
 800665e:	9b01      	ldr	r3, [sp, #4]
 8006660:	bfd8      	it	le
 8006662:	2501      	movle	r5, #1
 8006664:	441d      	add	r5, r3
 8006666:	f04f 0800 	mov.w	r8, #0
 800666a:	ee18 1a10 	vmov	r1, s16
 800666e:	2201      	movs	r2, #1
 8006670:	4620      	mov	r0, r4
 8006672:	f000 fb59 	bl	8006d28 <__lshift>
 8006676:	4631      	mov	r1, r6
 8006678:	ee08 0a10 	vmov	s16, r0
 800667c:	f000 fbc4 	bl	8006e08 <__mcmp>
 8006680:	2800      	cmp	r0, #0
 8006682:	dc91      	bgt.n	80065a8 <_dtoa_r+0xaa8>
 8006684:	d102      	bne.n	800668c <_dtoa_r+0xb8c>
 8006686:	f01a 0f01 	tst.w	sl, #1
 800668a:	d18d      	bne.n	80065a8 <_dtoa_r+0xaa8>
 800668c:	462b      	mov	r3, r5
 800668e:	461d      	mov	r5, r3
 8006690:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 8006694:	2a30      	cmp	r2, #48	; 0x30
 8006696:	d0fa      	beq.n	800668e <_dtoa_r+0xb8e>
 8006698:	e6d7      	b.n	800644a <_dtoa_r+0x94a>
 800669a:	9a01      	ldr	r2, [sp, #4]
 800669c:	429a      	cmp	r2, r3
 800669e:	d184      	bne.n	80065aa <_dtoa_r+0xaaa>
 80066a0:	9b00      	ldr	r3, [sp, #0]
 80066a2:	3301      	adds	r3, #1
 80066a4:	9300      	str	r3, [sp, #0]
 80066a6:	2331      	movs	r3, #49	; 0x31
 80066a8:	7013      	strb	r3, [r2, #0]
 80066aa:	e6ce      	b.n	800644a <_dtoa_r+0x94a>
 80066ac:	4b09      	ldr	r3, [pc, #36]	; (80066d4 <_dtoa_r+0xbd4>)
 80066ae:	f7ff ba95 	b.w	8005bdc <_dtoa_r+0xdc>
 80066b2:	9b21      	ldr	r3, [sp, #132]	; 0x84
 80066b4:	2b00      	cmp	r3, #0
 80066b6:	f47f aa6e 	bne.w	8005b96 <_dtoa_r+0x96>
 80066ba:	4b07      	ldr	r3, [pc, #28]	; (80066d8 <_dtoa_r+0xbd8>)
 80066bc:	f7ff ba8e 	b.w	8005bdc <_dtoa_r+0xdc>
 80066c0:	9b02      	ldr	r3, [sp, #8]
 80066c2:	2b00      	cmp	r3, #0
 80066c4:	dcae      	bgt.n	8006624 <_dtoa_r+0xb24>
 80066c6:	9b06      	ldr	r3, [sp, #24]
 80066c8:	2b02      	cmp	r3, #2
 80066ca:	f73f aea8 	bgt.w	800641e <_dtoa_r+0x91e>
 80066ce:	e7a9      	b.n	8006624 <_dtoa_r+0xb24>
 80066d0:	08007c67 	.word	0x08007c67
 80066d4:	08007bc4 	.word	0x08007bc4
 80066d8:	08007be8 	.word	0x08007be8

080066dc <std>:
 80066dc:	2300      	movs	r3, #0
 80066de:	b510      	push	{r4, lr}
 80066e0:	4604      	mov	r4, r0
 80066e2:	e9c0 3300 	strd	r3, r3, [r0]
 80066e6:	e9c0 3304 	strd	r3, r3, [r0, #16]
 80066ea:	6083      	str	r3, [r0, #8]
 80066ec:	8181      	strh	r1, [r0, #12]
 80066ee:	6643      	str	r3, [r0, #100]	; 0x64
 80066f0:	81c2      	strh	r2, [r0, #14]
 80066f2:	6183      	str	r3, [r0, #24]
 80066f4:	4619      	mov	r1, r3
 80066f6:	2208      	movs	r2, #8
 80066f8:	305c      	adds	r0, #92	; 0x5c
 80066fa:	f7fe fceb 	bl	80050d4 <memset>
 80066fe:	4b05      	ldr	r3, [pc, #20]	; (8006714 <std+0x38>)
 8006700:	6263      	str	r3, [r4, #36]	; 0x24
 8006702:	4b05      	ldr	r3, [pc, #20]	; (8006718 <std+0x3c>)
 8006704:	62a3      	str	r3, [r4, #40]	; 0x28
 8006706:	4b05      	ldr	r3, [pc, #20]	; (800671c <std+0x40>)
 8006708:	62e3      	str	r3, [r4, #44]	; 0x2c
 800670a:	4b05      	ldr	r3, [pc, #20]	; (8006720 <std+0x44>)
 800670c:	6224      	str	r4, [r4, #32]
 800670e:	6323      	str	r3, [r4, #48]	; 0x30
 8006710:	bd10      	pop	{r4, pc}
 8006712:	bf00      	nop
 8006714:	080074cd 	.word	0x080074cd
 8006718:	080074ef 	.word	0x080074ef
 800671c:	08007527 	.word	0x08007527
 8006720:	0800754b 	.word	0x0800754b

08006724 <_cleanup_r>:
 8006724:	4901      	ldr	r1, [pc, #4]	; (800672c <_cleanup_r+0x8>)
 8006726:	f000 b8af 	b.w	8006888 <_fwalk_reent>
 800672a:	bf00      	nop
 800672c:	08007861 	.word	0x08007861

08006730 <__sfmoreglue>:
 8006730:	b570      	push	{r4, r5, r6, lr}
 8006732:	2268      	movs	r2, #104	; 0x68
 8006734:	1e4d      	subs	r5, r1, #1
 8006736:	4355      	muls	r5, r2
 8006738:	460e      	mov	r6, r1
 800673a:	f105 0174 	add.w	r1, r5, #116	; 0x74
 800673e:	f000 fce7 	bl	8007110 <_malloc_r>
 8006742:	4604      	mov	r4, r0
 8006744:	b140      	cbz	r0, 8006758 <__sfmoreglue+0x28>
 8006746:	2100      	movs	r1, #0
 8006748:	e9c0 1600 	strd	r1, r6, [r0]
 800674c:	300c      	adds	r0, #12
 800674e:	60a0      	str	r0, [r4, #8]
 8006750:	f105 0268 	add.w	r2, r5, #104	; 0x68
 8006754:	f7fe fcbe 	bl	80050d4 <memset>
 8006758:	4620      	mov	r0, r4
 800675a:	bd70      	pop	{r4, r5, r6, pc}

0800675c <__sfp_lock_acquire>:
 800675c:	4801      	ldr	r0, [pc, #4]	; (8006764 <__sfp_lock_acquire+0x8>)
 800675e:	f000 b8b8 	b.w	80068d2 <__retarget_lock_acquire_recursive>
 8006762:	bf00      	nop
 8006764:	20000355 	.word	0x20000355

08006768 <__sfp_lock_release>:
 8006768:	4801      	ldr	r0, [pc, #4]	; (8006770 <__sfp_lock_release+0x8>)
 800676a:	f000 b8b3 	b.w	80068d4 <__retarget_lock_release_recursive>
 800676e:	bf00      	nop
 8006770:	20000355 	.word	0x20000355

08006774 <__sinit_lock_acquire>:
 8006774:	4801      	ldr	r0, [pc, #4]	; (800677c <__sinit_lock_acquire+0x8>)
 8006776:	f000 b8ac 	b.w	80068d2 <__retarget_lock_acquire_recursive>
 800677a:	bf00      	nop
 800677c:	20000356 	.word	0x20000356

08006780 <__sinit_lock_release>:
 8006780:	4801      	ldr	r0, [pc, #4]	; (8006788 <__sinit_lock_release+0x8>)
 8006782:	f000 b8a7 	b.w	80068d4 <__retarget_lock_release_recursive>
 8006786:	bf00      	nop
 8006788:	20000356 	.word	0x20000356

0800678c <__sinit>:
 800678c:	b510      	push	{r4, lr}
 800678e:	4604      	mov	r4, r0
 8006790:	f7ff fff0 	bl	8006774 <__sinit_lock_acquire>
 8006794:	69a3      	ldr	r3, [r4, #24]
 8006796:	b11b      	cbz	r3, 80067a0 <__sinit+0x14>
 8006798:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800679c:	f7ff bff0 	b.w	8006780 <__sinit_lock_release>
 80067a0:	e9c4 3312 	strd	r3, r3, [r4, #72]	; 0x48
 80067a4:	6523      	str	r3, [r4, #80]	; 0x50
 80067a6:	4b13      	ldr	r3, [pc, #76]	; (80067f4 <__sinit+0x68>)
 80067a8:	4a13      	ldr	r2, [pc, #76]	; (80067f8 <__sinit+0x6c>)
 80067aa:	681b      	ldr	r3, [r3, #0]
 80067ac:	62a2      	str	r2, [r4, #40]	; 0x28
 80067ae:	42a3      	cmp	r3, r4
 80067b0:	bf04      	itt	eq
 80067b2:	2301      	moveq	r3, #1
 80067b4:	61a3      	streq	r3, [r4, #24]
 80067b6:	4620      	mov	r0, r4
 80067b8:	f000 f820 	bl	80067fc <__sfp>
 80067bc:	6060      	str	r0, [r4, #4]
 80067be:	4620      	mov	r0, r4
 80067c0:	f000 f81c 	bl	80067fc <__sfp>
 80067c4:	60a0      	str	r0, [r4, #8]
 80067c6:	4620      	mov	r0, r4
 80067c8:	f000 f818 	bl	80067fc <__sfp>
 80067cc:	2200      	movs	r2, #0
 80067ce:	60e0      	str	r0, [r4, #12]
 80067d0:	2104      	movs	r1, #4
 80067d2:	6860      	ldr	r0, [r4, #4]
 80067d4:	f7ff ff82 	bl	80066dc <std>
 80067d8:	68a0      	ldr	r0, [r4, #8]
 80067da:	2201      	movs	r2, #1
 80067dc:	2109      	movs	r1, #9
 80067de:	f7ff ff7d 	bl	80066dc <std>
 80067e2:	68e0      	ldr	r0, [r4, #12]
 80067e4:	2202      	movs	r2, #2
 80067e6:	2112      	movs	r1, #18
 80067e8:	f7ff ff78 	bl	80066dc <std>
 80067ec:	2301      	movs	r3, #1
 80067ee:	61a3      	str	r3, [r4, #24]
 80067f0:	e7d2      	b.n	8006798 <__sinit+0xc>
 80067f2:	bf00      	nop
 80067f4:	08007bb0 	.word	0x08007bb0
 80067f8:	08006725 	.word	0x08006725

080067fc <__sfp>:
 80067fc:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80067fe:	4607      	mov	r7, r0
 8006800:	f7ff ffac 	bl	800675c <__sfp_lock_acquire>
 8006804:	4b1e      	ldr	r3, [pc, #120]	; (8006880 <__sfp+0x84>)
 8006806:	681e      	ldr	r6, [r3, #0]
 8006808:	69b3      	ldr	r3, [r6, #24]
 800680a:	b913      	cbnz	r3, 8006812 <__sfp+0x16>
 800680c:	4630      	mov	r0, r6
 800680e:	f7ff ffbd 	bl	800678c <__sinit>
 8006812:	3648      	adds	r6, #72	; 0x48
 8006814:	e9d6 3401 	ldrd	r3, r4, [r6, #4]
 8006818:	3b01      	subs	r3, #1
 800681a:	d503      	bpl.n	8006824 <__sfp+0x28>
 800681c:	6833      	ldr	r3, [r6, #0]
 800681e:	b30b      	cbz	r3, 8006864 <__sfp+0x68>
 8006820:	6836      	ldr	r6, [r6, #0]
 8006822:	e7f7      	b.n	8006814 <__sfp+0x18>
 8006824:	f9b4 500c 	ldrsh.w	r5, [r4, #12]
 8006828:	b9d5      	cbnz	r5, 8006860 <__sfp+0x64>
 800682a:	4b16      	ldr	r3, [pc, #88]	; (8006884 <__sfp+0x88>)
 800682c:	60e3      	str	r3, [r4, #12]
 800682e:	f104 0058 	add.w	r0, r4, #88	; 0x58
 8006832:	6665      	str	r5, [r4, #100]	; 0x64
 8006834:	f000 f84c 	bl	80068d0 <__retarget_lock_init_recursive>
 8006838:	f7ff ff96 	bl	8006768 <__sfp_lock_release>
 800683c:	e9c4 5501 	strd	r5, r5, [r4, #4]
 8006840:	e9c4 5504 	strd	r5, r5, [r4, #16]
 8006844:	6025      	str	r5, [r4, #0]
 8006846:	61a5      	str	r5, [r4, #24]
 8006848:	2208      	movs	r2, #8
 800684a:	4629      	mov	r1, r5
 800684c:	f104 005c 	add.w	r0, r4, #92	; 0x5c
 8006850:	f7fe fc40 	bl	80050d4 <memset>
 8006854:	e9c4 550d 	strd	r5, r5, [r4, #52]	; 0x34
 8006858:	e9c4 5512 	strd	r5, r5, [r4, #72]	; 0x48
 800685c:	4620      	mov	r0, r4
 800685e:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8006860:	3468      	adds	r4, #104	; 0x68
 8006862:	e7d9      	b.n	8006818 <__sfp+0x1c>
 8006864:	2104      	movs	r1, #4
 8006866:	4638      	mov	r0, r7
 8006868:	f7ff ff62 	bl	8006730 <__sfmoreglue>
 800686c:	4604      	mov	r4, r0
 800686e:	6030      	str	r0, [r6, #0]
 8006870:	2800      	cmp	r0, #0
 8006872:	d1d5      	bne.n	8006820 <__sfp+0x24>
 8006874:	f7ff ff78 	bl	8006768 <__sfp_lock_release>
 8006878:	230c      	movs	r3, #12
 800687a:	603b      	str	r3, [r7, #0]
 800687c:	e7ee      	b.n	800685c <__sfp+0x60>
 800687e:	bf00      	nop
 8006880:	08007bb0 	.word	0x08007bb0
 8006884:	ffff0001 	.word	0xffff0001

08006888 <_fwalk_reent>:
 8006888:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800688c:	4606      	mov	r6, r0
 800688e:	4688      	mov	r8, r1
 8006890:	f100 0448 	add.w	r4, r0, #72	; 0x48
 8006894:	2700      	movs	r7, #0
 8006896:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 800689a:	f1b9 0901 	subs.w	r9, r9, #1
 800689e:	d505      	bpl.n	80068ac <_fwalk_reent+0x24>
 80068a0:	6824      	ldr	r4, [r4, #0]
 80068a2:	2c00      	cmp	r4, #0
 80068a4:	d1f7      	bne.n	8006896 <_fwalk_reent+0xe>
 80068a6:	4638      	mov	r0, r7
 80068a8:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 80068ac:	89ab      	ldrh	r3, [r5, #12]
 80068ae:	2b01      	cmp	r3, #1
 80068b0:	d907      	bls.n	80068c2 <_fwalk_reent+0x3a>
 80068b2:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 80068b6:	3301      	adds	r3, #1
 80068b8:	d003      	beq.n	80068c2 <_fwalk_reent+0x3a>
 80068ba:	4629      	mov	r1, r5
 80068bc:	4630      	mov	r0, r6
 80068be:	47c0      	blx	r8
 80068c0:	4307      	orrs	r7, r0
 80068c2:	3568      	adds	r5, #104	; 0x68
 80068c4:	e7e9      	b.n	800689a <_fwalk_reent+0x12>
	...

080068c8 <_localeconv_r>:
 80068c8:	4800      	ldr	r0, [pc, #0]	; (80068cc <_localeconv_r+0x4>)
 80068ca:	4770      	bx	lr
 80068cc:	20000168 	.word	0x20000168

080068d0 <__retarget_lock_init_recursive>:
 80068d0:	4770      	bx	lr

080068d2 <__retarget_lock_acquire_recursive>:
 80068d2:	4770      	bx	lr

080068d4 <__retarget_lock_release_recursive>:
 80068d4:	4770      	bx	lr
	...

080068d8 <malloc>:
 80068d8:	4b02      	ldr	r3, [pc, #8]	; (80068e4 <malloc+0xc>)
 80068da:	4601      	mov	r1, r0
 80068dc:	6818      	ldr	r0, [r3, #0]
 80068de:	f000 bc17 	b.w	8007110 <_malloc_r>
 80068e2:	bf00      	nop
 80068e4:	20000014 	.word	0x20000014

080068e8 <memcpy>:
 80068e8:	440a      	add	r2, r1
 80068ea:	4291      	cmp	r1, r2
 80068ec:	f100 33ff 	add.w	r3, r0, #4294967295
 80068f0:	d100      	bne.n	80068f4 <memcpy+0xc>
 80068f2:	4770      	bx	lr
 80068f4:	b510      	push	{r4, lr}
 80068f6:	f811 4b01 	ldrb.w	r4, [r1], #1
 80068fa:	f803 4f01 	strb.w	r4, [r3, #1]!
 80068fe:	4291      	cmp	r1, r2
 8006900:	d1f9      	bne.n	80068f6 <memcpy+0xe>
 8006902:	bd10      	pop	{r4, pc}

08006904 <_Balloc>:
 8006904:	b570      	push	{r4, r5, r6, lr}
 8006906:	6a46      	ldr	r6, [r0, #36]	; 0x24
 8006908:	4604      	mov	r4, r0
 800690a:	460d      	mov	r5, r1
 800690c:	b976      	cbnz	r6, 800692c <_Balloc+0x28>
 800690e:	2010      	movs	r0, #16
 8006910:	f7ff ffe2 	bl	80068d8 <malloc>
 8006914:	4602      	mov	r2, r0
 8006916:	6260      	str	r0, [r4, #36]	; 0x24
 8006918:	b920      	cbnz	r0, 8006924 <_Balloc+0x20>
 800691a:	4b18      	ldr	r3, [pc, #96]	; (800697c <_Balloc+0x78>)
 800691c:	4818      	ldr	r0, [pc, #96]	; (8006980 <_Balloc+0x7c>)
 800691e:	2166      	movs	r1, #102	; 0x66
 8006920:	f000 feea 	bl	80076f8 <__assert_func>
 8006924:	e9c0 6601 	strd	r6, r6, [r0, #4]
 8006928:	6006      	str	r6, [r0, #0]
 800692a:	60c6      	str	r6, [r0, #12]
 800692c:	6a66      	ldr	r6, [r4, #36]	; 0x24
 800692e:	68f3      	ldr	r3, [r6, #12]
 8006930:	b183      	cbz	r3, 8006954 <_Balloc+0x50>
 8006932:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8006934:	68db      	ldr	r3, [r3, #12]
 8006936:	f853 0025 	ldr.w	r0, [r3, r5, lsl #2]
 800693a:	b9b8      	cbnz	r0, 800696c <_Balloc+0x68>
 800693c:	2101      	movs	r1, #1
 800693e:	fa01 f605 	lsl.w	r6, r1, r5
 8006942:	1d72      	adds	r2, r6, #5
 8006944:	0092      	lsls	r2, r2, #2
 8006946:	4620      	mov	r0, r4
 8006948:	f000 fb60 	bl	800700c <_calloc_r>
 800694c:	b160      	cbz	r0, 8006968 <_Balloc+0x64>
 800694e:	e9c0 5601 	strd	r5, r6, [r0, #4]
 8006952:	e00e      	b.n	8006972 <_Balloc+0x6e>
 8006954:	2221      	movs	r2, #33	; 0x21
 8006956:	2104      	movs	r1, #4
 8006958:	4620      	mov	r0, r4
 800695a:	f000 fb57 	bl	800700c <_calloc_r>
 800695e:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8006960:	60f0      	str	r0, [r6, #12]
 8006962:	68db      	ldr	r3, [r3, #12]
 8006964:	2b00      	cmp	r3, #0
 8006966:	d1e4      	bne.n	8006932 <_Balloc+0x2e>
 8006968:	2000      	movs	r0, #0
 800696a:	bd70      	pop	{r4, r5, r6, pc}
 800696c:	6802      	ldr	r2, [r0, #0]
 800696e:	f843 2025 	str.w	r2, [r3, r5, lsl #2]
 8006972:	2300      	movs	r3, #0
 8006974:	e9c0 3303 	strd	r3, r3, [r0, #12]
 8006978:	e7f7      	b.n	800696a <_Balloc+0x66>
 800697a:	bf00      	nop
 800697c:	08007bf5 	.word	0x08007bf5
 8006980:	08007cd8 	.word	0x08007cd8

08006984 <_Bfree>:
 8006984:	b570      	push	{r4, r5, r6, lr}
 8006986:	6a46      	ldr	r6, [r0, #36]	; 0x24
 8006988:	4605      	mov	r5, r0
 800698a:	460c      	mov	r4, r1
 800698c:	b976      	cbnz	r6, 80069ac <_Bfree+0x28>
 800698e:	2010      	movs	r0, #16
 8006990:	f7ff ffa2 	bl	80068d8 <malloc>
 8006994:	4602      	mov	r2, r0
 8006996:	6268      	str	r0, [r5, #36]	; 0x24
 8006998:	b920      	cbnz	r0, 80069a4 <_Bfree+0x20>
 800699a:	4b09      	ldr	r3, [pc, #36]	; (80069c0 <_Bfree+0x3c>)
 800699c:	4809      	ldr	r0, [pc, #36]	; (80069c4 <_Bfree+0x40>)
 800699e:	218a      	movs	r1, #138	; 0x8a
 80069a0:	f000 feaa 	bl	80076f8 <__assert_func>
 80069a4:	e9c0 6601 	strd	r6, r6, [r0, #4]
 80069a8:	6006      	str	r6, [r0, #0]
 80069aa:	60c6      	str	r6, [r0, #12]
 80069ac:	b13c      	cbz	r4, 80069be <_Bfree+0x3a>
 80069ae:	6a6b      	ldr	r3, [r5, #36]	; 0x24
 80069b0:	6862      	ldr	r2, [r4, #4]
 80069b2:	68db      	ldr	r3, [r3, #12]
 80069b4:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 80069b8:	6021      	str	r1, [r4, #0]
 80069ba:	f843 4022 	str.w	r4, [r3, r2, lsl #2]
 80069be:	bd70      	pop	{r4, r5, r6, pc}
 80069c0:	08007bf5 	.word	0x08007bf5
 80069c4:	08007cd8 	.word	0x08007cd8

080069c8 <__multadd>:
 80069c8:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80069cc:	690d      	ldr	r5, [r1, #16]
 80069ce:	4607      	mov	r7, r0
 80069d0:	460c      	mov	r4, r1
 80069d2:	461e      	mov	r6, r3
 80069d4:	f101 0c14 	add.w	ip, r1, #20
 80069d8:	2000      	movs	r0, #0
 80069da:	f8dc 3000 	ldr.w	r3, [ip]
 80069de:	b299      	uxth	r1, r3
 80069e0:	fb02 6101 	mla	r1, r2, r1, r6
 80069e4:	0c1e      	lsrs	r6, r3, #16
 80069e6:	0c0b      	lsrs	r3, r1, #16
 80069e8:	fb02 3306 	mla	r3, r2, r6, r3
 80069ec:	b289      	uxth	r1, r1
 80069ee:	3001      	adds	r0, #1
 80069f0:	eb01 4103 	add.w	r1, r1, r3, lsl #16
 80069f4:	4285      	cmp	r5, r0
 80069f6:	f84c 1b04 	str.w	r1, [ip], #4
 80069fa:	ea4f 4613 	mov.w	r6, r3, lsr #16
 80069fe:	dcec      	bgt.n	80069da <__multadd+0x12>
 8006a00:	b30e      	cbz	r6, 8006a46 <__multadd+0x7e>
 8006a02:	68a3      	ldr	r3, [r4, #8]
 8006a04:	42ab      	cmp	r3, r5
 8006a06:	dc19      	bgt.n	8006a3c <__multadd+0x74>
 8006a08:	6861      	ldr	r1, [r4, #4]
 8006a0a:	4638      	mov	r0, r7
 8006a0c:	3101      	adds	r1, #1
 8006a0e:	f7ff ff79 	bl	8006904 <_Balloc>
 8006a12:	4680      	mov	r8, r0
 8006a14:	b928      	cbnz	r0, 8006a22 <__multadd+0x5a>
 8006a16:	4602      	mov	r2, r0
 8006a18:	4b0c      	ldr	r3, [pc, #48]	; (8006a4c <__multadd+0x84>)
 8006a1a:	480d      	ldr	r0, [pc, #52]	; (8006a50 <__multadd+0x88>)
 8006a1c:	21b5      	movs	r1, #181	; 0xb5
 8006a1e:	f000 fe6b 	bl	80076f8 <__assert_func>
 8006a22:	6922      	ldr	r2, [r4, #16]
 8006a24:	3202      	adds	r2, #2
 8006a26:	f104 010c 	add.w	r1, r4, #12
 8006a2a:	0092      	lsls	r2, r2, #2
 8006a2c:	300c      	adds	r0, #12
 8006a2e:	f7ff ff5b 	bl	80068e8 <memcpy>
 8006a32:	4621      	mov	r1, r4
 8006a34:	4638      	mov	r0, r7
 8006a36:	f7ff ffa5 	bl	8006984 <_Bfree>
 8006a3a:	4644      	mov	r4, r8
 8006a3c:	eb04 0385 	add.w	r3, r4, r5, lsl #2
 8006a40:	3501      	adds	r5, #1
 8006a42:	615e      	str	r6, [r3, #20]
 8006a44:	6125      	str	r5, [r4, #16]
 8006a46:	4620      	mov	r0, r4
 8006a48:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8006a4c:	08007c67 	.word	0x08007c67
 8006a50:	08007cd8 	.word	0x08007cd8

08006a54 <__hi0bits>:
 8006a54:	0c03      	lsrs	r3, r0, #16
 8006a56:	041b      	lsls	r3, r3, #16
 8006a58:	b9d3      	cbnz	r3, 8006a90 <__hi0bits+0x3c>
 8006a5a:	0400      	lsls	r0, r0, #16
 8006a5c:	2310      	movs	r3, #16
 8006a5e:	f010 4f7f 	tst.w	r0, #4278190080	; 0xff000000
 8006a62:	bf04      	itt	eq
 8006a64:	0200      	lsleq	r0, r0, #8
 8006a66:	3308      	addeq	r3, #8
 8006a68:	f010 4f70 	tst.w	r0, #4026531840	; 0xf0000000
 8006a6c:	bf04      	itt	eq
 8006a6e:	0100      	lsleq	r0, r0, #4
 8006a70:	3304      	addeq	r3, #4
 8006a72:	f010 4f40 	tst.w	r0, #3221225472	; 0xc0000000
 8006a76:	bf04      	itt	eq
 8006a78:	0080      	lsleq	r0, r0, #2
 8006a7a:	3302      	addeq	r3, #2
 8006a7c:	2800      	cmp	r0, #0
 8006a7e:	db05      	blt.n	8006a8c <__hi0bits+0x38>
 8006a80:	f010 4f80 	tst.w	r0, #1073741824	; 0x40000000
 8006a84:	f103 0301 	add.w	r3, r3, #1
 8006a88:	bf08      	it	eq
 8006a8a:	2320      	moveq	r3, #32
 8006a8c:	4618      	mov	r0, r3
 8006a8e:	4770      	bx	lr
 8006a90:	2300      	movs	r3, #0
 8006a92:	e7e4      	b.n	8006a5e <__hi0bits+0xa>

08006a94 <__lo0bits>:
 8006a94:	6803      	ldr	r3, [r0, #0]
 8006a96:	f013 0207 	ands.w	r2, r3, #7
 8006a9a:	4601      	mov	r1, r0
 8006a9c:	d00b      	beq.n	8006ab6 <__lo0bits+0x22>
 8006a9e:	07da      	lsls	r2, r3, #31
 8006aa0:	d423      	bmi.n	8006aea <__lo0bits+0x56>
 8006aa2:	0798      	lsls	r0, r3, #30
 8006aa4:	bf49      	itett	mi
 8006aa6:	085b      	lsrmi	r3, r3, #1
 8006aa8:	089b      	lsrpl	r3, r3, #2
 8006aaa:	2001      	movmi	r0, #1
 8006aac:	600b      	strmi	r3, [r1, #0]
 8006aae:	bf5c      	itt	pl
 8006ab0:	600b      	strpl	r3, [r1, #0]
 8006ab2:	2002      	movpl	r0, #2
 8006ab4:	4770      	bx	lr
 8006ab6:	b298      	uxth	r0, r3
 8006ab8:	b9a8      	cbnz	r0, 8006ae6 <__lo0bits+0x52>
 8006aba:	0c1b      	lsrs	r3, r3, #16
 8006abc:	2010      	movs	r0, #16
 8006abe:	b2da      	uxtb	r2, r3
 8006ac0:	b90a      	cbnz	r2, 8006ac6 <__lo0bits+0x32>
 8006ac2:	3008      	adds	r0, #8
 8006ac4:	0a1b      	lsrs	r3, r3, #8
 8006ac6:	071a      	lsls	r2, r3, #28
 8006ac8:	bf04      	itt	eq
 8006aca:	091b      	lsreq	r3, r3, #4
 8006acc:	3004      	addeq	r0, #4
 8006ace:	079a      	lsls	r2, r3, #30
 8006ad0:	bf04      	itt	eq
 8006ad2:	089b      	lsreq	r3, r3, #2
 8006ad4:	3002      	addeq	r0, #2
 8006ad6:	07da      	lsls	r2, r3, #31
 8006ad8:	d403      	bmi.n	8006ae2 <__lo0bits+0x4e>
 8006ada:	085b      	lsrs	r3, r3, #1
 8006adc:	f100 0001 	add.w	r0, r0, #1
 8006ae0:	d005      	beq.n	8006aee <__lo0bits+0x5a>
 8006ae2:	600b      	str	r3, [r1, #0]
 8006ae4:	4770      	bx	lr
 8006ae6:	4610      	mov	r0, r2
 8006ae8:	e7e9      	b.n	8006abe <__lo0bits+0x2a>
 8006aea:	2000      	movs	r0, #0
 8006aec:	4770      	bx	lr
 8006aee:	2020      	movs	r0, #32
 8006af0:	4770      	bx	lr
	...

08006af4 <__i2b>:
 8006af4:	b510      	push	{r4, lr}
 8006af6:	460c      	mov	r4, r1
 8006af8:	2101      	movs	r1, #1
 8006afa:	f7ff ff03 	bl	8006904 <_Balloc>
 8006afe:	4602      	mov	r2, r0
 8006b00:	b928      	cbnz	r0, 8006b0e <__i2b+0x1a>
 8006b02:	4b05      	ldr	r3, [pc, #20]	; (8006b18 <__i2b+0x24>)
 8006b04:	4805      	ldr	r0, [pc, #20]	; (8006b1c <__i2b+0x28>)
 8006b06:	f44f 71a0 	mov.w	r1, #320	; 0x140
 8006b0a:	f000 fdf5 	bl	80076f8 <__assert_func>
 8006b0e:	2301      	movs	r3, #1
 8006b10:	6144      	str	r4, [r0, #20]
 8006b12:	6103      	str	r3, [r0, #16]
 8006b14:	bd10      	pop	{r4, pc}
 8006b16:	bf00      	nop
 8006b18:	08007c67 	.word	0x08007c67
 8006b1c:	08007cd8 	.word	0x08007cd8

08006b20 <__multiply>:
 8006b20:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8006b24:	4691      	mov	r9, r2
 8006b26:	690a      	ldr	r2, [r1, #16]
 8006b28:	f8d9 3010 	ldr.w	r3, [r9, #16]
 8006b2c:	429a      	cmp	r2, r3
 8006b2e:	bfb8      	it	lt
 8006b30:	460b      	movlt	r3, r1
 8006b32:	460c      	mov	r4, r1
 8006b34:	bfbc      	itt	lt
 8006b36:	464c      	movlt	r4, r9
 8006b38:	4699      	movlt	r9, r3
 8006b3a:	6927      	ldr	r7, [r4, #16]
 8006b3c:	f8d9 a010 	ldr.w	sl, [r9, #16]
 8006b40:	68a3      	ldr	r3, [r4, #8]
 8006b42:	6861      	ldr	r1, [r4, #4]
 8006b44:	eb07 060a 	add.w	r6, r7, sl
 8006b48:	42b3      	cmp	r3, r6
 8006b4a:	b085      	sub	sp, #20
 8006b4c:	bfb8      	it	lt
 8006b4e:	3101      	addlt	r1, #1
 8006b50:	f7ff fed8 	bl	8006904 <_Balloc>
 8006b54:	b930      	cbnz	r0, 8006b64 <__multiply+0x44>
 8006b56:	4602      	mov	r2, r0
 8006b58:	4b44      	ldr	r3, [pc, #272]	; (8006c6c <__multiply+0x14c>)
 8006b5a:	4845      	ldr	r0, [pc, #276]	; (8006c70 <__multiply+0x150>)
 8006b5c:	f240 115d 	movw	r1, #349	; 0x15d
 8006b60:	f000 fdca 	bl	80076f8 <__assert_func>
 8006b64:	f100 0514 	add.w	r5, r0, #20
 8006b68:	eb05 0886 	add.w	r8, r5, r6, lsl #2
 8006b6c:	462b      	mov	r3, r5
 8006b6e:	2200      	movs	r2, #0
 8006b70:	4543      	cmp	r3, r8
 8006b72:	d321      	bcc.n	8006bb8 <__multiply+0x98>
 8006b74:	f104 0314 	add.w	r3, r4, #20
 8006b78:	eb03 0787 	add.w	r7, r3, r7, lsl #2
 8006b7c:	f109 0314 	add.w	r3, r9, #20
 8006b80:	eb03 028a 	add.w	r2, r3, sl, lsl #2
 8006b84:	9202      	str	r2, [sp, #8]
 8006b86:	1b3a      	subs	r2, r7, r4
 8006b88:	3a15      	subs	r2, #21
 8006b8a:	f022 0203 	bic.w	r2, r2, #3
 8006b8e:	3204      	adds	r2, #4
 8006b90:	f104 0115 	add.w	r1, r4, #21
 8006b94:	428f      	cmp	r7, r1
 8006b96:	bf38      	it	cc
 8006b98:	2204      	movcc	r2, #4
 8006b9a:	9201      	str	r2, [sp, #4]
 8006b9c:	9a02      	ldr	r2, [sp, #8]
 8006b9e:	9303      	str	r3, [sp, #12]
 8006ba0:	429a      	cmp	r2, r3
 8006ba2:	d80c      	bhi.n	8006bbe <__multiply+0x9e>
 8006ba4:	2e00      	cmp	r6, #0
 8006ba6:	dd03      	ble.n	8006bb0 <__multiply+0x90>
 8006ba8:	f858 3d04 	ldr.w	r3, [r8, #-4]!
 8006bac:	2b00      	cmp	r3, #0
 8006bae:	d05a      	beq.n	8006c66 <__multiply+0x146>
 8006bb0:	6106      	str	r6, [r0, #16]
 8006bb2:	b005      	add	sp, #20
 8006bb4:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8006bb8:	f843 2b04 	str.w	r2, [r3], #4
 8006bbc:	e7d8      	b.n	8006b70 <__multiply+0x50>
 8006bbe:	f8b3 a000 	ldrh.w	sl, [r3]
 8006bc2:	f1ba 0f00 	cmp.w	sl, #0
 8006bc6:	d024      	beq.n	8006c12 <__multiply+0xf2>
 8006bc8:	f104 0e14 	add.w	lr, r4, #20
 8006bcc:	46a9      	mov	r9, r5
 8006bce:	f04f 0c00 	mov.w	ip, #0
 8006bd2:	f85e 2b04 	ldr.w	r2, [lr], #4
 8006bd6:	f8d9 1000 	ldr.w	r1, [r9]
 8006bda:	fa1f fb82 	uxth.w	fp, r2
 8006bde:	b289      	uxth	r1, r1
 8006be0:	fb0a 110b 	mla	r1, sl, fp, r1
 8006be4:	ea4f 4b12 	mov.w	fp, r2, lsr #16
 8006be8:	f8d9 2000 	ldr.w	r2, [r9]
 8006bec:	4461      	add	r1, ip
 8006bee:	ea4f 4c12 	mov.w	ip, r2, lsr #16
 8006bf2:	fb0a c20b 	mla	r2, sl, fp, ip
 8006bf6:	eb02 4211 	add.w	r2, r2, r1, lsr #16
 8006bfa:	b289      	uxth	r1, r1
 8006bfc:	ea41 4102 	orr.w	r1, r1, r2, lsl #16
 8006c00:	4577      	cmp	r7, lr
 8006c02:	f849 1b04 	str.w	r1, [r9], #4
 8006c06:	ea4f 4c12 	mov.w	ip, r2, lsr #16
 8006c0a:	d8e2      	bhi.n	8006bd2 <__multiply+0xb2>
 8006c0c:	9a01      	ldr	r2, [sp, #4]
 8006c0e:	f845 c002 	str.w	ip, [r5, r2]
 8006c12:	9a03      	ldr	r2, [sp, #12]
 8006c14:	f8b2 9002 	ldrh.w	r9, [r2, #2]
 8006c18:	3304      	adds	r3, #4
 8006c1a:	f1b9 0f00 	cmp.w	r9, #0
 8006c1e:	d020      	beq.n	8006c62 <__multiply+0x142>
 8006c20:	6829      	ldr	r1, [r5, #0]
 8006c22:	f104 0c14 	add.w	ip, r4, #20
 8006c26:	46ae      	mov	lr, r5
 8006c28:	f04f 0a00 	mov.w	sl, #0
 8006c2c:	f8bc b000 	ldrh.w	fp, [ip]
 8006c30:	f8be 2002 	ldrh.w	r2, [lr, #2]
 8006c34:	fb09 220b 	mla	r2, r9, fp, r2
 8006c38:	4492      	add	sl, r2
 8006c3a:	b289      	uxth	r1, r1
 8006c3c:	ea41 410a 	orr.w	r1, r1, sl, lsl #16
 8006c40:	f84e 1b04 	str.w	r1, [lr], #4
 8006c44:	f85c 2b04 	ldr.w	r2, [ip], #4
 8006c48:	f8be 1000 	ldrh.w	r1, [lr]
 8006c4c:	0c12      	lsrs	r2, r2, #16
 8006c4e:	fb09 1102 	mla	r1, r9, r2, r1
 8006c52:	eb01 411a 	add.w	r1, r1, sl, lsr #16
 8006c56:	4567      	cmp	r7, ip
 8006c58:	ea4f 4a11 	mov.w	sl, r1, lsr #16
 8006c5c:	d8e6      	bhi.n	8006c2c <__multiply+0x10c>
 8006c5e:	9a01      	ldr	r2, [sp, #4]
 8006c60:	50a9      	str	r1, [r5, r2]
 8006c62:	3504      	adds	r5, #4
 8006c64:	e79a      	b.n	8006b9c <__multiply+0x7c>
 8006c66:	3e01      	subs	r6, #1
 8006c68:	e79c      	b.n	8006ba4 <__multiply+0x84>
 8006c6a:	bf00      	nop
 8006c6c:	08007c67 	.word	0x08007c67
 8006c70:	08007cd8 	.word	0x08007cd8

08006c74 <__pow5mult>:
 8006c74:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8006c78:	4615      	mov	r5, r2
 8006c7a:	f012 0203 	ands.w	r2, r2, #3
 8006c7e:	4606      	mov	r6, r0
 8006c80:	460f      	mov	r7, r1
 8006c82:	d007      	beq.n	8006c94 <__pow5mult+0x20>
 8006c84:	4c25      	ldr	r4, [pc, #148]	; (8006d1c <__pow5mult+0xa8>)
 8006c86:	3a01      	subs	r2, #1
 8006c88:	2300      	movs	r3, #0
 8006c8a:	f854 2022 	ldr.w	r2, [r4, r2, lsl #2]
 8006c8e:	f7ff fe9b 	bl	80069c8 <__multadd>
 8006c92:	4607      	mov	r7, r0
 8006c94:	10ad      	asrs	r5, r5, #2
 8006c96:	d03d      	beq.n	8006d14 <__pow5mult+0xa0>
 8006c98:	6a74      	ldr	r4, [r6, #36]	; 0x24
 8006c9a:	b97c      	cbnz	r4, 8006cbc <__pow5mult+0x48>
 8006c9c:	2010      	movs	r0, #16
 8006c9e:	f7ff fe1b 	bl	80068d8 <malloc>
 8006ca2:	4602      	mov	r2, r0
 8006ca4:	6270      	str	r0, [r6, #36]	; 0x24
 8006ca6:	b928      	cbnz	r0, 8006cb4 <__pow5mult+0x40>
 8006ca8:	4b1d      	ldr	r3, [pc, #116]	; (8006d20 <__pow5mult+0xac>)
 8006caa:	481e      	ldr	r0, [pc, #120]	; (8006d24 <__pow5mult+0xb0>)
 8006cac:	f44f 71d7 	mov.w	r1, #430	; 0x1ae
 8006cb0:	f000 fd22 	bl	80076f8 <__assert_func>
 8006cb4:	e9c0 4401 	strd	r4, r4, [r0, #4]
 8006cb8:	6004      	str	r4, [r0, #0]
 8006cba:	60c4      	str	r4, [r0, #12]
 8006cbc:	f8d6 8024 	ldr.w	r8, [r6, #36]	; 0x24
 8006cc0:	f8d8 4008 	ldr.w	r4, [r8, #8]
 8006cc4:	b94c      	cbnz	r4, 8006cda <__pow5mult+0x66>
 8006cc6:	f240 2171 	movw	r1, #625	; 0x271
 8006cca:	4630      	mov	r0, r6
 8006ccc:	f7ff ff12 	bl	8006af4 <__i2b>
 8006cd0:	2300      	movs	r3, #0
 8006cd2:	f8c8 0008 	str.w	r0, [r8, #8]
 8006cd6:	4604      	mov	r4, r0
 8006cd8:	6003      	str	r3, [r0, #0]
 8006cda:	f04f 0900 	mov.w	r9, #0
 8006cde:	07eb      	lsls	r3, r5, #31
 8006ce0:	d50a      	bpl.n	8006cf8 <__pow5mult+0x84>
 8006ce2:	4639      	mov	r1, r7
 8006ce4:	4622      	mov	r2, r4
 8006ce6:	4630      	mov	r0, r6
 8006ce8:	f7ff ff1a 	bl	8006b20 <__multiply>
 8006cec:	4639      	mov	r1, r7
 8006cee:	4680      	mov	r8, r0
 8006cf0:	4630      	mov	r0, r6
 8006cf2:	f7ff fe47 	bl	8006984 <_Bfree>
 8006cf6:	4647      	mov	r7, r8
 8006cf8:	106d      	asrs	r5, r5, #1
 8006cfa:	d00b      	beq.n	8006d14 <__pow5mult+0xa0>
 8006cfc:	6820      	ldr	r0, [r4, #0]
 8006cfe:	b938      	cbnz	r0, 8006d10 <__pow5mult+0x9c>
 8006d00:	4622      	mov	r2, r4
 8006d02:	4621      	mov	r1, r4
 8006d04:	4630      	mov	r0, r6
 8006d06:	f7ff ff0b 	bl	8006b20 <__multiply>
 8006d0a:	6020      	str	r0, [r4, #0]
 8006d0c:	f8c0 9000 	str.w	r9, [r0]
 8006d10:	4604      	mov	r4, r0
 8006d12:	e7e4      	b.n	8006cde <__pow5mult+0x6a>
 8006d14:	4638      	mov	r0, r7
 8006d16:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8006d1a:	bf00      	nop
 8006d1c:	08007e28 	.word	0x08007e28
 8006d20:	08007bf5 	.word	0x08007bf5
 8006d24:	08007cd8 	.word	0x08007cd8

08006d28 <__lshift>:
 8006d28:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8006d2c:	460c      	mov	r4, r1
 8006d2e:	6849      	ldr	r1, [r1, #4]
 8006d30:	6923      	ldr	r3, [r4, #16]
 8006d32:	eb03 1862 	add.w	r8, r3, r2, asr #5
 8006d36:	68a3      	ldr	r3, [r4, #8]
 8006d38:	4607      	mov	r7, r0
 8006d3a:	4691      	mov	r9, r2
 8006d3c:	ea4f 1a62 	mov.w	sl, r2, asr #5
 8006d40:	f108 0601 	add.w	r6, r8, #1
 8006d44:	42b3      	cmp	r3, r6
 8006d46:	db0b      	blt.n	8006d60 <__lshift+0x38>
 8006d48:	4638      	mov	r0, r7
 8006d4a:	f7ff fddb 	bl	8006904 <_Balloc>
 8006d4e:	4605      	mov	r5, r0
 8006d50:	b948      	cbnz	r0, 8006d66 <__lshift+0x3e>
 8006d52:	4602      	mov	r2, r0
 8006d54:	4b2a      	ldr	r3, [pc, #168]	; (8006e00 <__lshift+0xd8>)
 8006d56:	482b      	ldr	r0, [pc, #172]	; (8006e04 <__lshift+0xdc>)
 8006d58:	f240 11d9 	movw	r1, #473	; 0x1d9
 8006d5c:	f000 fccc 	bl	80076f8 <__assert_func>
 8006d60:	3101      	adds	r1, #1
 8006d62:	005b      	lsls	r3, r3, #1
 8006d64:	e7ee      	b.n	8006d44 <__lshift+0x1c>
 8006d66:	2300      	movs	r3, #0
 8006d68:	f100 0114 	add.w	r1, r0, #20
 8006d6c:	f100 0210 	add.w	r2, r0, #16
 8006d70:	4618      	mov	r0, r3
 8006d72:	4553      	cmp	r3, sl
 8006d74:	db37      	blt.n	8006de6 <__lshift+0xbe>
 8006d76:	6920      	ldr	r0, [r4, #16]
 8006d78:	ea2a 7aea 	bic.w	sl, sl, sl, asr #31
 8006d7c:	f104 0314 	add.w	r3, r4, #20
 8006d80:	f019 091f 	ands.w	r9, r9, #31
 8006d84:	eb01 018a 	add.w	r1, r1, sl, lsl #2
 8006d88:	eb03 0080 	add.w	r0, r3, r0, lsl #2
 8006d8c:	d02f      	beq.n	8006dee <__lshift+0xc6>
 8006d8e:	f1c9 0e20 	rsb	lr, r9, #32
 8006d92:	468a      	mov	sl, r1
 8006d94:	f04f 0c00 	mov.w	ip, #0
 8006d98:	681a      	ldr	r2, [r3, #0]
 8006d9a:	fa02 f209 	lsl.w	r2, r2, r9
 8006d9e:	ea42 020c 	orr.w	r2, r2, ip
 8006da2:	f84a 2b04 	str.w	r2, [sl], #4
 8006da6:	f853 2b04 	ldr.w	r2, [r3], #4
 8006daa:	4298      	cmp	r0, r3
 8006dac:	fa22 fc0e 	lsr.w	ip, r2, lr
 8006db0:	d8f2      	bhi.n	8006d98 <__lshift+0x70>
 8006db2:	1b03      	subs	r3, r0, r4
 8006db4:	3b15      	subs	r3, #21
 8006db6:	f023 0303 	bic.w	r3, r3, #3
 8006dba:	3304      	adds	r3, #4
 8006dbc:	f104 0215 	add.w	r2, r4, #21
 8006dc0:	4290      	cmp	r0, r2
 8006dc2:	bf38      	it	cc
 8006dc4:	2304      	movcc	r3, #4
 8006dc6:	f841 c003 	str.w	ip, [r1, r3]
 8006dca:	f1bc 0f00 	cmp.w	ip, #0
 8006dce:	d001      	beq.n	8006dd4 <__lshift+0xac>
 8006dd0:	f108 0602 	add.w	r6, r8, #2
 8006dd4:	3e01      	subs	r6, #1
 8006dd6:	4638      	mov	r0, r7
 8006dd8:	612e      	str	r6, [r5, #16]
 8006dda:	4621      	mov	r1, r4
 8006ddc:	f7ff fdd2 	bl	8006984 <_Bfree>
 8006de0:	4628      	mov	r0, r5
 8006de2:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8006de6:	f842 0f04 	str.w	r0, [r2, #4]!
 8006dea:	3301      	adds	r3, #1
 8006dec:	e7c1      	b.n	8006d72 <__lshift+0x4a>
 8006dee:	3904      	subs	r1, #4
 8006df0:	f853 2b04 	ldr.w	r2, [r3], #4
 8006df4:	f841 2f04 	str.w	r2, [r1, #4]!
 8006df8:	4298      	cmp	r0, r3
 8006dfa:	d8f9      	bhi.n	8006df0 <__lshift+0xc8>
 8006dfc:	e7ea      	b.n	8006dd4 <__lshift+0xac>
 8006dfe:	bf00      	nop
 8006e00:	08007c67 	.word	0x08007c67
 8006e04:	08007cd8 	.word	0x08007cd8

08006e08 <__mcmp>:
 8006e08:	b530      	push	{r4, r5, lr}
 8006e0a:	6902      	ldr	r2, [r0, #16]
 8006e0c:	690c      	ldr	r4, [r1, #16]
 8006e0e:	1b12      	subs	r2, r2, r4
 8006e10:	d10e      	bne.n	8006e30 <__mcmp+0x28>
 8006e12:	f100 0314 	add.w	r3, r0, #20
 8006e16:	3114      	adds	r1, #20
 8006e18:	eb03 0084 	add.w	r0, r3, r4, lsl #2
 8006e1c:	eb01 0184 	add.w	r1, r1, r4, lsl #2
 8006e20:	f850 5d04 	ldr.w	r5, [r0, #-4]!
 8006e24:	f851 4d04 	ldr.w	r4, [r1, #-4]!
 8006e28:	42a5      	cmp	r5, r4
 8006e2a:	d003      	beq.n	8006e34 <__mcmp+0x2c>
 8006e2c:	d305      	bcc.n	8006e3a <__mcmp+0x32>
 8006e2e:	2201      	movs	r2, #1
 8006e30:	4610      	mov	r0, r2
 8006e32:	bd30      	pop	{r4, r5, pc}
 8006e34:	4283      	cmp	r3, r0
 8006e36:	d3f3      	bcc.n	8006e20 <__mcmp+0x18>
 8006e38:	e7fa      	b.n	8006e30 <__mcmp+0x28>
 8006e3a:	f04f 32ff 	mov.w	r2, #4294967295
 8006e3e:	e7f7      	b.n	8006e30 <__mcmp+0x28>

08006e40 <__mdiff>:
 8006e40:	e92d 4ff8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8006e44:	460c      	mov	r4, r1
 8006e46:	4606      	mov	r6, r0
 8006e48:	4611      	mov	r1, r2
 8006e4a:	4620      	mov	r0, r4
 8006e4c:	4690      	mov	r8, r2
 8006e4e:	f7ff ffdb 	bl	8006e08 <__mcmp>
 8006e52:	1e05      	subs	r5, r0, #0
 8006e54:	d110      	bne.n	8006e78 <__mdiff+0x38>
 8006e56:	4629      	mov	r1, r5
 8006e58:	4630      	mov	r0, r6
 8006e5a:	f7ff fd53 	bl	8006904 <_Balloc>
 8006e5e:	b930      	cbnz	r0, 8006e6e <__mdiff+0x2e>
 8006e60:	4b3a      	ldr	r3, [pc, #232]	; (8006f4c <__mdiff+0x10c>)
 8006e62:	4602      	mov	r2, r0
 8006e64:	f240 2132 	movw	r1, #562	; 0x232
 8006e68:	4839      	ldr	r0, [pc, #228]	; (8006f50 <__mdiff+0x110>)
 8006e6a:	f000 fc45 	bl	80076f8 <__assert_func>
 8006e6e:	2301      	movs	r3, #1
 8006e70:	e9c0 3504 	strd	r3, r5, [r0, #16]
 8006e74:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8006e78:	bfa4      	itt	ge
 8006e7a:	4643      	movge	r3, r8
 8006e7c:	46a0      	movge	r8, r4
 8006e7e:	4630      	mov	r0, r6
 8006e80:	f8d8 1004 	ldr.w	r1, [r8, #4]
 8006e84:	bfa6      	itte	ge
 8006e86:	461c      	movge	r4, r3
 8006e88:	2500      	movge	r5, #0
 8006e8a:	2501      	movlt	r5, #1
 8006e8c:	f7ff fd3a 	bl	8006904 <_Balloc>
 8006e90:	b920      	cbnz	r0, 8006e9c <__mdiff+0x5c>
 8006e92:	4b2e      	ldr	r3, [pc, #184]	; (8006f4c <__mdiff+0x10c>)
 8006e94:	4602      	mov	r2, r0
 8006e96:	f44f 7110 	mov.w	r1, #576	; 0x240
 8006e9a:	e7e5      	b.n	8006e68 <__mdiff+0x28>
 8006e9c:	f8d8 7010 	ldr.w	r7, [r8, #16]
 8006ea0:	6926      	ldr	r6, [r4, #16]
 8006ea2:	60c5      	str	r5, [r0, #12]
 8006ea4:	f104 0914 	add.w	r9, r4, #20
 8006ea8:	f108 0514 	add.w	r5, r8, #20
 8006eac:	f100 0e14 	add.w	lr, r0, #20
 8006eb0:	eb05 0c87 	add.w	ip, r5, r7, lsl #2
 8006eb4:	eb09 0686 	add.w	r6, r9, r6, lsl #2
 8006eb8:	f108 0210 	add.w	r2, r8, #16
 8006ebc:	46f2      	mov	sl, lr
 8006ebe:	2100      	movs	r1, #0
 8006ec0:	f859 3b04 	ldr.w	r3, [r9], #4
 8006ec4:	f852 bf04 	ldr.w	fp, [r2, #4]!
 8006ec8:	fa1f f883 	uxth.w	r8, r3
 8006ecc:	fa11 f18b 	uxtah	r1, r1, fp
 8006ed0:	0c1b      	lsrs	r3, r3, #16
 8006ed2:	eba1 0808 	sub.w	r8, r1, r8
 8006ed6:	ebc3 431b 	rsb	r3, r3, fp, lsr #16
 8006eda:	eb03 4328 	add.w	r3, r3, r8, asr #16
 8006ede:	fa1f f888 	uxth.w	r8, r8
 8006ee2:	1419      	asrs	r1, r3, #16
 8006ee4:	454e      	cmp	r6, r9
 8006ee6:	ea48 4303 	orr.w	r3, r8, r3, lsl #16
 8006eea:	f84a 3b04 	str.w	r3, [sl], #4
 8006eee:	d8e7      	bhi.n	8006ec0 <__mdiff+0x80>
 8006ef0:	1b33      	subs	r3, r6, r4
 8006ef2:	3b15      	subs	r3, #21
 8006ef4:	f023 0303 	bic.w	r3, r3, #3
 8006ef8:	3304      	adds	r3, #4
 8006efa:	3415      	adds	r4, #21
 8006efc:	42a6      	cmp	r6, r4
 8006efe:	bf38      	it	cc
 8006f00:	2304      	movcc	r3, #4
 8006f02:	441d      	add	r5, r3
 8006f04:	4473      	add	r3, lr
 8006f06:	469e      	mov	lr, r3
 8006f08:	462e      	mov	r6, r5
 8006f0a:	4566      	cmp	r6, ip
 8006f0c:	d30e      	bcc.n	8006f2c <__mdiff+0xec>
 8006f0e:	f10c 0203 	add.w	r2, ip, #3
 8006f12:	1b52      	subs	r2, r2, r5
 8006f14:	f022 0203 	bic.w	r2, r2, #3
 8006f18:	3d03      	subs	r5, #3
 8006f1a:	45ac      	cmp	ip, r5
 8006f1c:	bf38      	it	cc
 8006f1e:	2200      	movcc	r2, #0
 8006f20:	441a      	add	r2, r3
 8006f22:	f852 3d04 	ldr.w	r3, [r2, #-4]!
 8006f26:	b17b      	cbz	r3, 8006f48 <__mdiff+0x108>
 8006f28:	6107      	str	r7, [r0, #16]
 8006f2a:	e7a3      	b.n	8006e74 <__mdiff+0x34>
 8006f2c:	f856 8b04 	ldr.w	r8, [r6], #4
 8006f30:	fa11 f288 	uxtah	r2, r1, r8
 8006f34:	1414      	asrs	r4, r2, #16
 8006f36:	eb04 4418 	add.w	r4, r4, r8, lsr #16
 8006f3a:	b292      	uxth	r2, r2
 8006f3c:	ea42 4204 	orr.w	r2, r2, r4, lsl #16
 8006f40:	f84e 2b04 	str.w	r2, [lr], #4
 8006f44:	1421      	asrs	r1, r4, #16
 8006f46:	e7e0      	b.n	8006f0a <__mdiff+0xca>
 8006f48:	3f01      	subs	r7, #1
 8006f4a:	e7ea      	b.n	8006f22 <__mdiff+0xe2>
 8006f4c:	08007c67 	.word	0x08007c67
 8006f50:	08007cd8 	.word	0x08007cd8

08006f54 <__d2b>:
 8006f54:	e92d 43f7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, lr}
 8006f58:	4689      	mov	r9, r1
 8006f5a:	2101      	movs	r1, #1
 8006f5c:	ec57 6b10 	vmov	r6, r7, d0
 8006f60:	4690      	mov	r8, r2
 8006f62:	f7ff fccf 	bl	8006904 <_Balloc>
 8006f66:	4604      	mov	r4, r0
 8006f68:	b930      	cbnz	r0, 8006f78 <__d2b+0x24>
 8006f6a:	4602      	mov	r2, r0
 8006f6c:	4b25      	ldr	r3, [pc, #148]	; (8007004 <__d2b+0xb0>)
 8006f6e:	4826      	ldr	r0, [pc, #152]	; (8007008 <__d2b+0xb4>)
 8006f70:	f240 310a 	movw	r1, #778	; 0x30a
 8006f74:	f000 fbc0 	bl	80076f8 <__assert_func>
 8006f78:	f3c7 550a 	ubfx	r5, r7, #20, #11
 8006f7c:	f3c7 0313 	ubfx	r3, r7, #0, #20
 8006f80:	bb35      	cbnz	r5, 8006fd0 <__d2b+0x7c>
 8006f82:	2e00      	cmp	r6, #0
 8006f84:	9301      	str	r3, [sp, #4]
 8006f86:	d028      	beq.n	8006fda <__d2b+0x86>
 8006f88:	4668      	mov	r0, sp
 8006f8a:	9600      	str	r6, [sp, #0]
 8006f8c:	f7ff fd82 	bl	8006a94 <__lo0bits>
 8006f90:	9900      	ldr	r1, [sp, #0]
 8006f92:	b300      	cbz	r0, 8006fd6 <__d2b+0x82>
 8006f94:	9a01      	ldr	r2, [sp, #4]
 8006f96:	f1c0 0320 	rsb	r3, r0, #32
 8006f9a:	fa02 f303 	lsl.w	r3, r2, r3
 8006f9e:	430b      	orrs	r3, r1
 8006fa0:	40c2      	lsrs	r2, r0
 8006fa2:	6163      	str	r3, [r4, #20]
 8006fa4:	9201      	str	r2, [sp, #4]
 8006fa6:	9b01      	ldr	r3, [sp, #4]
 8006fa8:	61a3      	str	r3, [r4, #24]
 8006faa:	2b00      	cmp	r3, #0
 8006fac:	bf14      	ite	ne
 8006fae:	2202      	movne	r2, #2
 8006fb0:	2201      	moveq	r2, #1
 8006fb2:	6122      	str	r2, [r4, #16]
 8006fb4:	b1d5      	cbz	r5, 8006fec <__d2b+0x98>
 8006fb6:	f2a5 4533 	subw	r5, r5, #1075	; 0x433
 8006fba:	4405      	add	r5, r0
 8006fbc:	f8c9 5000 	str.w	r5, [r9]
 8006fc0:	f1c0 0035 	rsb	r0, r0, #53	; 0x35
 8006fc4:	f8c8 0000 	str.w	r0, [r8]
 8006fc8:	4620      	mov	r0, r4
 8006fca:	b003      	add	sp, #12
 8006fcc:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 8006fd0:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8006fd4:	e7d5      	b.n	8006f82 <__d2b+0x2e>
 8006fd6:	6161      	str	r1, [r4, #20]
 8006fd8:	e7e5      	b.n	8006fa6 <__d2b+0x52>
 8006fda:	a801      	add	r0, sp, #4
 8006fdc:	f7ff fd5a 	bl	8006a94 <__lo0bits>
 8006fe0:	9b01      	ldr	r3, [sp, #4]
 8006fe2:	6163      	str	r3, [r4, #20]
 8006fe4:	2201      	movs	r2, #1
 8006fe6:	6122      	str	r2, [r4, #16]
 8006fe8:	3020      	adds	r0, #32
 8006fea:	e7e3      	b.n	8006fb4 <__d2b+0x60>
 8006fec:	eb04 0382 	add.w	r3, r4, r2, lsl #2
 8006ff0:	f2a0 4032 	subw	r0, r0, #1074	; 0x432
 8006ff4:	f8c9 0000 	str.w	r0, [r9]
 8006ff8:	6918      	ldr	r0, [r3, #16]
 8006ffa:	f7ff fd2b 	bl	8006a54 <__hi0bits>
 8006ffe:	ebc0 1042 	rsb	r0, r0, r2, lsl #5
 8007002:	e7df      	b.n	8006fc4 <__d2b+0x70>
 8007004:	08007c67 	.word	0x08007c67
 8007008:	08007cd8 	.word	0x08007cd8

0800700c <_calloc_r>:
 800700c:	b537      	push	{r0, r1, r2, r4, r5, lr}
 800700e:	fba1 2402 	umull	r2, r4, r1, r2
 8007012:	b94c      	cbnz	r4, 8007028 <_calloc_r+0x1c>
 8007014:	4611      	mov	r1, r2
 8007016:	9201      	str	r2, [sp, #4]
 8007018:	f000 f87a 	bl	8007110 <_malloc_r>
 800701c:	9a01      	ldr	r2, [sp, #4]
 800701e:	4605      	mov	r5, r0
 8007020:	b930      	cbnz	r0, 8007030 <_calloc_r+0x24>
 8007022:	4628      	mov	r0, r5
 8007024:	b003      	add	sp, #12
 8007026:	bd30      	pop	{r4, r5, pc}
 8007028:	220c      	movs	r2, #12
 800702a:	6002      	str	r2, [r0, #0]
 800702c:	2500      	movs	r5, #0
 800702e:	e7f8      	b.n	8007022 <_calloc_r+0x16>
 8007030:	4621      	mov	r1, r4
 8007032:	f7fe f84f 	bl	80050d4 <memset>
 8007036:	e7f4      	b.n	8007022 <_calloc_r+0x16>

08007038 <_free_r>:
 8007038:	b537      	push	{r0, r1, r2, r4, r5, lr}
 800703a:	2900      	cmp	r1, #0
 800703c:	d044      	beq.n	80070c8 <_free_r+0x90>
 800703e:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8007042:	9001      	str	r0, [sp, #4]
 8007044:	2b00      	cmp	r3, #0
 8007046:	f1a1 0404 	sub.w	r4, r1, #4
 800704a:	bfb8      	it	lt
 800704c:	18e4      	addlt	r4, r4, r3
 800704e:	f000 fcdf 	bl	8007a10 <__malloc_lock>
 8007052:	4a1e      	ldr	r2, [pc, #120]	; (80070cc <_free_r+0x94>)
 8007054:	9801      	ldr	r0, [sp, #4]
 8007056:	6813      	ldr	r3, [r2, #0]
 8007058:	b933      	cbnz	r3, 8007068 <_free_r+0x30>
 800705a:	6063      	str	r3, [r4, #4]
 800705c:	6014      	str	r4, [r2, #0]
 800705e:	b003      	add	sp, #12
 8007060:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 8007064:	f000 bcda 	b.w	8007a1c <__malloc_unlock>
 8007068:	42a3      	cmp	r3, r4
 800706a:	d908      	bls.n	800707e <_free_r+0x46>
 800706c:	6825      	ldr	r5, [r4, #0]
 800706e:	1961      	adds	r1, r4, r5
 8007070:	428b      	cmp	r3, r1
 8007072:	bf01      	itttt	eq
 8007074:	6819      	ldreq	r1, [r3, #0]
 8007076:	685b      	ldreq	r3, [r3, #4]
 8007078:	1949      	addeq	r1, r1, r5
 800707a:	6021      	streq	r1, [r4, #0]
 800707c:	e7ed      	b.n	800705a <_free_r+0x22>
 800707e:	461a      	mov	r2, r3
 8007080:	685b      	ldr	r3, [r3, #4]
 8007082:	b10b      	cbz	r3, 8007088 <_free_r+0x50>
 8007084:	42a3      	cmp	r3, r4
 8007086:	d9fa      	bls.n	800707e <_free_r+0x46>
 8007088:	6811      	ldr	r1, [r2, #0]
 800708a:	1855      	adds	r5, r2, r1
 800708c:	42a5      	cmp	r5, r4
 800708e:	d10b      	bne.n	80070a8 <_free_r+0x70>
 8007090:	6824      	ldr	r4, [r4, #0]
 8007092:	4421      	add	r1, r4
 8007094:	1854      	adds	r4, r2, r1
 8007096:	42a3      	cmp	r3, r4
 8007098:	6011      	str	r1, [r2, #0]
 800709a:	d1e0      	bne.n	800705e <_free_r+0x26>
 800709c:	681c      	ldr	r4, [r3, #0]
 800709e:	685b      	ldr	r3, [r3, #4]
 80070a0:	6053      	str	r3, [r2, #4]
 80070a2:	4421      	add	r1, r4
 80070a4:	6011      	str	r1, [r2, #0]
 80070a6:	e7da      	b.n	800705e <_free_r+0x26>
 80070a8:	d902      	bls.n	80070b0 <_free_r+0x78>
 80070aa:	230c      	movs	r3, #12
 80070ac:	6003      	str	r3, [r0, #0]
 80070ae:	e7d6      	b.n	800705e <_free_r+0x26>
 80070b0:	6825      	ldr	r5, [r4, #0]
 80070b2:	1961      	adds	r1, r4, r5
 80070b4:	428b      	cmp	r3, r1
 80070b6:	bf04      	itt	eq
 80070b8:	6819      	ldreq	r1, [r3, #0]
 80070ba:	685b      	ldreq	r3, [r3, #4]
 80070bc:	6063      	str	r3, [r4, #4]
 80070be:	bf04      	itt	eq
 80070c0:	1949      	addeq	r1, r1, r5
 80070c2:	6021      	streq	r1, [r4, #0]
 80070c4:	6054      	str	r4, [r2, #4]
 80070c6:	e7ca      	b.n	800705e <_free_r+0x26>
 80070c8:	b003      	add	sp, #12
 80070ca:	bd30      	pop	{r4, r5, pc}
 80070cc:	20000358 	.word	0x20000358

080070d0 <sbrk_aligned>:
 80070d0:	b570      	push	{r4, r5, r6, lr}
 80070d2:	4e0e      	ldr	r6, [pc, #56]	; (800710c <sbrk_aligned+0x3c>)
 80070d4:	460c      	mov	r4, r1
 80070d6:	6831      	ldr	r1, [r6, #0]
 80070d8:	4605      	mov	r5, r0
 80070da:	b911      	cbnz	r1, 80070e2 <sbrk_aligned+0x12>
 80070dc:	f000 f9e6 	bl	80074ac <_sbrk_r>
 80070e0:	6030      	str	r0, [r6, #0]
 80070e2:	4621      	mov	r1, r4
 80070e4:	4628      	mov	r0, r5
 80070e6:	f000 f9e1 	bl	80074ac <_sbrk_r>
 80070ea:	1c43      	adds	r3, r0, #1
 80070ec:	d00a      	beq.n	8007104 <sbrk_aligned+0x34>
 80070ee:	1cc4      	adds	r4, r0, #3
 80070f0:	f024 0403 	bic.w	r4, r4, #3
 80070f4:	42a0      	cmp	r0, r4
 80070f6:	d007      	beq.n	8007108 <sbrk_aligned+0x38>
 80070f8:	1a21      	subs	r1, r4, r0
 80070fa:	4628      	mov	r0, r5
 80070fc:	f000 f9d6 	bl	80074ac <_sbrk_r>
 8007100:	3001      	adds	r0, #1
 8007102:	d101      	bne.n	8007108 <sbrk_aligned+0x38>
 8007104:	f04f 34ff 	mov.w	r4, #4294967295
 8007108:	4620      	mov	r0, r4
 800710a:	bd70      	pop	{r4, r5, r6, pc}
 800710c:	2000035c 	.word	0x2000035c

08007110 <_malloc_r>:
 8007110:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8007114:	1ccd      	adds	r5, r1, #3
 8007116:	f025 0503 	bic.w	r5, r5, #3
 800711a:	3508      	adds	r5, #8
 800711c:	2d0c      	cmp	r5, #12
 800711e:	bf38      	it	cc
 8007120:	250c      	movcc	r5, #12
 8007122:	2d00      	cmp	r5, #0
 8007124:	4607      	mov	r7, r0
 8007126:	db01      	blt.n	800712c <_malloc_r+0x1c>
 8007128:	42a9      	cmp	r1, r5
 800712a:	d905      	bls.n	8007138 <_malloc_r+0x28>
 800712c:	230c      	movs	r3, #12
 800712e:	603b      	str	r3, [r7, #0]
 8007130:	2600      	movs	r6, #0
 8007132:	4630      	mov	r0, r6
 8007134:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8007138:	4e2e      	ldr	r6, [pc, #184]	; (80071f4 <_malloc_r+0xe4>)
 800713a:	f000 fc69 	bl	8007a10 <__malloc_lock>
 800713e:	6833      	ldr	r3, [r6, #0]
 8007140:	461c      	mov	r4, r3
 8007142:	bb34      	cbnz	r4, 8007192 <_malloc_r+0x82>
 8007144:	4629      	mov	r1, r5
 8007146:	4638      	mov	r0, r7
 8007148:	f7ff ffc2 	bl	80070d0 <sbrk_aligned>
 800714c:	1c43      	adds	r3, r0, #1
 800714e:	4604      	mov	r4, r0
 8007150:	d14d      	bne.n	80071ee <_malloc_r+0xde>
 8007152:	6834      	ldr	r4, [r6, #0]
 8007154:	4626      	mov	r6, r4
 8007156:	2e00      	cmp	r6, #0
 8007158:	d140      	bne.n	80071dc <_malloc_r+0xcc>
 800715a:	6823      	ldr	r3, [r4, #0]
 800715c:	4631      	mov	r1, r6
 800715e:	4638      	mov	r0, r7
 8007160:	eb04 0803 	add.w	r8, r4, r3
 8007164:	f000 f9a2 	bl	80074ac <_sbrk_r>
 8007168:	4580      	cmp	r8, r0
 800716a:	d13a      	bne.n	80071e2 <_malloc_r+0xd2>
 800716c:	6821      	ldr	r1, [r4, #0]
 800716e:	3503      	adds	r5, #3
 8007170:	1a6d      	subs	r5, r5, r1
 8007172:	f025 0503 	bic.w	r5, r5, #3
 8007176:	3508      	adds	r5, #8
 8007178:	2d0c      	cmp	r5, #12
 800717a:	bf38      	it	cc
 800717c:	250c      	movcc	r5, #12
 800717e:	4629      	mov	r1, r5
 8007180:	4638      	mov	r0, r7
 8007182:	f7ff ffa5 	bl	80070d0 <sbrk_aligned>
 8007186:	3001      	adds	r0, #1
 8007188:	d02b      	beq.n	80071e2 <_malloc_r+0xd2>
 800718a:	6823      	ldr	r3, [r4, #0]
 800718c:	442b      	add	r3, r5
 800718e:	6023      	str	r3, [r4, #0]
 8007190:	e00e      	b.n	80071b0 <_malloc_r+0xa0>
 8007192:	6822      	ldr	r2, [r4, #0]
 8007194:	1b52      	subs	r2, r2, r5
 8007196:	d41e      	bmi.n	80071d6 <_malloc_r+0xc6>
 8007198:	2a0b      	cmp	r2, #11
 800719a:	d916      	bls.n	80071ca <_malloc_r+0xba>
 800719c:	1961      	adds	r1, r4, r5
 800719e:	42a3      	cmp	r3, r4
 80071a0:	6025      	str	r5, [r4, #0]
 80071a2:	bf18      	it	ne
 80071a4:	6059      	strne	r1, [r3, #4]
 80071a6:	6863      	ldr	r3, [r4, #4]
 80071a8:	bf08      	it	eq
 80071aa:	6031      	streq	r1, [r6, #0]
 80071ac:	5162      	str	r2, [r4, r5]
 80071ae:	604b      	str	r3, [r1, #4]
 80071b0:	4638      	mov	r0, r7
 80071b2:	f104 060b 	add.w	r6, r4, #11
 80071b6:	f000 fc31 	bl	8007a1c <__malloc_unlock>
 80071ba:	f026 0607 	bic.w	r6, r6, #7
 80071be:	1d23      	adds	r3, r4, #4
 80071c0:	1af2      	subs	r2, r6, r3
 80071c2:	d0b6      	beq.n	8007132 <_malloc_r+0x22>
 80071c4:	1b9b      	subs	r3, r3, r6
 80071c6:	50a3      	str	r3, [r4, r2]
 80071c8:	e7b3      	b.n	8007132 <_malloc_r+0x22>
 80071ca:	6862      	ldr	r2, [r4, #4]
 80071cc:	42a3      	cmp	r3, r4
 80071ce:	bf0c      	ite	eq
 80071d0:	6032      	streq	r2, [r6, #0]
 80071d2:	605a      	strne	r2, [r3, #4]
 80071d4:	e7ec      	b.n	80071b0 <_malloc_r+0xa0>
 80071d6:	4623      	mov	r3, r4
 80071d8:	6864      	ldr	r4, [r4, #4]
 80071da:	e7b2      	b.n	8007142 <_malloc_r+0x32>
 80071dc:	4634      	mov	r4, r6
 80071de:	6876      	ldr	r6, [r6, #4]
 80071e0:	e7b9      	b.n	8007156 <_malloc_r+0x46>
 80071e2:	230c      	movs	r3, #12
 80071e4:	603b      	str	r3, [r7, #0]
 80071e6:	4638      	mov	r0, r7
 80071e8:	f000 fc18 	bl	8007a1c <__malloc_unlock>
 80071ec:	e7a1      	b.n	8007132 <_malloc_r+0x22>
 80071ee:	6025      	str	r5, [r4, #0]
 80071f0:	e7de      	b.n	80071b0 <_malloc_r+0xa0>
 80071f2:	bf00      	nop
 80071f4:	20000358 	.word	0x20000358

080071f8 <__sfputc_r>:
 80071f8:	6893      	ldr	r3, [r2, #8]
 80071fa:	3b01      	subs	r3, #1
 80071fc:	2b00      	cmp	r3, #0
 80071fe:	b410      	push	{r4}
 8007200:	6093      	str	r3, [r2, #8]
 8007202:	da08      	bge.n	8007216 <__sfputc_r+0x1e>
 8007204:	6994      	ldr	r4, [r2, #24]
 8007206:	42a3      	cmp	r3, r4
 8007208:	db01      	blt.n	800720e <__sfputc_r+0x16>
 800720a:	290a      	cmp	r1, #10
 800720c:	d103      	bne.n	8007216 <__sfputc_r+0x1e>
 800720e:	f85d 4b04 	ldr.w	r4, [sp], #4
 8007212:	f000 b99f 	b.w	8007554 <__swbuf_r>
 8007216:	6813      	ldr	r3, [r2, #0]
 8007218:	1c58      	adds	r0, r3, #1
 800721a:	6010      	str	r0, [r2, #0]
 800721c:	7019      	strb	r1, [r3, #0]
 800721e:	4608      	mov	r0, r1
 8007220:	f85d 4b04 	ldr.w	r4, [sp], #4
 8007224:	4770      	bx	lr

08007226 <__sfputs_r>:
 8007226:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8007228:	4606      	mov	r6, r0
 800722a:	460f      	mov	r7, r1
 800722c:	4614      	mov	r4, r2
 800722e:	18d5      	adds	r5, r2, r3
 8007230:	42ac      	cmp	r4, r5
 8007232:	d101      	bne.n	8007238 <__sfputs_r+0x12>
 8007234:	2000      	movs	r0, #0
 8007236:	e007      	b.n	8007248 <__sfputs_r+0x22>
 8007238:	f814 1b01 	ldrb.w	r1, [r4], #1
 800723c:	463a      	mov	r2, r7
 800723e:	4630      	mov	r0, r6
 8007240:	f7ff ffda 	bl	80071f8 <__sfputc_r>
 8007244:	1c43      	adds	r3, r0, #1
 8007246:	d1f3      	bne.n	8007230 <__sfputs_r+0xa>
 8007248:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
	...

0800724c <_vfiprintf_r>:
 800724c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8007250:	460d      	mov	r5, r1
 8007252:	b09d      	sub	sp, #116	; 0x74
 8007254:	4614      	mov	r4, r2
 8007256:	4698      	mov	r8, r3
 8007258:	4606      	mov	r6, r0
 800725a:	b118      	cbz	r0, 8007264 <_vfiprintf_r+0x18>
 800725c:	6983      	ldr	r3, [r0, #24]
 800725e:	b90b      	cbnz	r3, 8007264 <_vfiprintf_r+0x18>
 8007260:	f7ff fa94 	bl	800678c <__sinit>
 8007264:	4b89      	ldr	r3, [pc, #548]	; (800748c <_vfiprintf_r+0x240>)
 8007266:	429d      	cmp	r5, r3
 8007268:	d11b      	bne.n	80072a2 <_vfiprintf_r+0x56>
 800726a:	6875      	ldr	r5, [r6, #4]
 800726c:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 800726e:	07d9      	lsls	r1, r3, #31
 8007270:	d405      	bmi.n	800727e <_vfiprintf_r+0x32>
 8007272:	89ab      	ldrh	r3, [r5, #12]
 8007274:	059a      	lsls	r2, r3, #22
 8007276:	d402      	bmi.n	800727e <_vfiprintf_r+0x32>
 8007278:	6da8      	ldr	r0, [r5, #88]	; 0x58
 800727a:	f7ff fb2a 	bl	80068d2 <__retarget_lock_acquire_recursive>
 800727e:	89ab      	ldrh	r3, [r5, #12]
 8007280:	071b      	lsls	r3, r3, #28
 8007282:	d501      	bpl.n	8007288 <_vfiprintf_r+0x3c>
 8007284:	692b      	ldr	r3, [r5, #16]
 8007286:	b9eb      	cbnz	r3, 80072c4 <_vfiprintf_r+0x78>
 8007288:	4629      	mov	r1, r5
 800728a:	4630      	mov	r0, r6
 800728c:	f000 f9c6 	bl	800761c <__swsetup_r>
 8007290:	b1c0      	cbz	r0, 80072c4 <_vfiprintf_r+0x78>
 8007292:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 8007294:	07dc      	lsls	r4, r3, #31
 8007296:	d50e      	bpl.n	80072b6 <_vfiprintf_r+0x6a>
 8007298:	f04f 30ff 	mov.w	r0, #4294967295
 800729c:	b01d      	add	sp, #116	; 0x74
 800729e:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80072a2:	4b7b      	ldr	r3, [pc, #492]	; (8007490 <_vfiprintf_r+0x244>)
 80072a4:	429d      	cmp	r5, r3
 80072a6:	d101      	bne.n	80072ac <_vfiprintf_r+0x60>
 80072a8:	68b5      	ldr	r5, [r6, #8]
 80072aa:	e7df      	b.n	800726c <_vfiprintf_r+0x20>
 80072ac:	4b79      	ldr	r3, [pc, #484]	; (8007494 <_vfiprintf_r+0x248>)
 80072ae:	429d      	cmp	r5, r3
 80072b0:	bf08      	it	eq
 80072b2:	68f5      	ldreq	r5, [r6, #12]
 80072b4:	e7da      	b.n	800726c <_vfiprintf_r+0x20>
 80072b6:	89ab      	ldrh	r3, [r5, #12]
 80072b8:	0598      	lsls	r0, r3, #22
 80072ba:	d4ed      	bmi.n	8007298 <_vfiprintf_r+0x4c>
 80072bc:	6da8      	ldr	r0, [r5, #88]	; 0x58
 80072be:	f7ff fb09 	bl	80068d4 <__retarget_lock_release_recursive>
 80072c2:	e7e9      	b.n	8007298 <_vfiprintf_r+0x4c>
 80072c4:	2300      	movs	r3, #0
 80072c6:	9309      	str	r3, [sp, #36]	; 0x24
 80072c8:	2320      	movs	r3, #32
 80072ca:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 80072ce:	f8cd 800c 	str.w	r8, [sp, #12]
 80072d2:	2330      	movs	r3, #48	; 0x30
 80072d4:	f8df 81c0 	ldr.w	r8, [pc, #448]	; 8007498 <_vfiprintf_r+0x24c>
 80072d8:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 80072dc:	f04f 0901 	mov.w	r9, #1
 80072e0:	4623      	mov	r3, r4
 80072e2:	469a      	mov	sl, r3
 80072e4:	f813 2b01 	ldrb.w	r2, [r3], #1
 80072e8:	b10a      	cbz	r2, 80072ee <_vfiprintf_r+0xa2>
 80072ea:	2a25      	cmp	r2, #37	; 0x25
 80072ec:	d1f9      	bne.n	80072e2 <_vfiprintf_r+0x96>
 80072ee:	ebba 0b04 	subs.w	fp, sl, r4
 80072f2:	d00b      	beq.n	800730c <_vfiprintf_r+0xc0>
 80072f4:	465b      	mov	r3, fp
 80072f6:	4622      	mov	r2, r4
 80072f8:	4629      	mov	r1, r5
 80072fa:	4630      	mov	r0, r6
 80072fc:	f7ff ff93 	bl	8007226 <__sfputs_r>
 8007300:	3001      	adds	r0, #1
 8007302:	f000 80aa 	beq.w	800745a <_vfiprintf_r+0x20e>
 8007306:	9a09      	ldr	r2, [sp, #36]	; 0x24
 8007308:	445a      	add	r2, fp
 800730a:	9209      	str	r2, [sp, #36]	; 0x24
 800730c:	f89a 3000 	ldrb.w	r3, [sl]
 8007310:	2b00      	cmp	r3, #0
 8007312:	f000 80a2 	beq.w	800745a <_vfiprintf_r+0x20e>
 8007316:	2300      	movs	r3, #0
 8007318:	f04f 32ff 	mov.w	r2, #4294967295
 800731c:	e9cd 2305 	strd	r2, r3, [sp, #20]
 8007320:	f10a 0a01 	add.w	sl, sl, #1
 8007324:	9304      	str	r3, [sp, #16]
 8007326:	9307      	str	r3, [sp, #28]
 8007328:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 800732c:	931a      	str	r3, [sp, #104]	; 0x68
 800732e:	4654      	mov	r4, sl
 8007330:	2205      	movs	r2, #5
 8007332:	f814 1b01 	ldrb.w	r1, [r4], #1
 8007336:	4858      	ldr	r0, [pc, #352]	; (8007498 <_vfiprintf_r+0x24c>)
 8007338:	f7f8 ff52 	bl	80001e0 <memchr>
 800733c:	9a04      	ldr	r2, [sp, #16]
 800733e:	b9d8      	cbnz	r0, 8007378 <_vfiprintf_r+0x12c>
 8007340:	06d1      	lsls	r1, r2, #27
 8007342:	bf44      	itt	mi
 8007344:	2320      	movmi	r3, #32
 8007346:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 800734a:	0713      	lsls	r3, r2, #28
 800734c:	bf44      	itt	mi
 800734e:	232b      	movmi	r3, #43	; 0x2b
 8007350:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 8007354:	f89a 3000 	ldrb.w	r3, [sl]
 8007358:	2b2a      	cmp	r3, #42	; 0x2a
 800735a:	d015      	beq.n	8007388 <_vfiprintf_r+0x13c>
 800735c:	9a07      	ldr	r2, [sp, #28]
 800735e:	4654      	mov	r4, sl
 8007360:	2000      	movs	r0, #0
 8007362:	f04f 0c0a 	mov.w	ip, #10
 8007366:	4621      	mov	r1, r4
 8007368:	f811 3b01 	ldrb.w	r3, [r1], #1
 800736c:	3b30      	subs	r3, #48	; 0x30
 800736e:	2b09      	cmp	r3, #9
 8007370:	d94e      	bls.n	8007410 <_vfiprintf_r+0x1c4>
 8007372:	b1b0      	cbz	r0, 80073a2 <_vfiprintf_r+0x156>
 8007374:	9207      	str	r2, [sp, #28]
 8007376:	e014      	b.n	80073a2 <_vfiprintf_r+0x156>
 8007378:	eba0 0308 	sub.w	r3, r0, r8
 800737c:	fa09 f303 	lsl.w	r3, r9, r3
 8007380:	4313      	orrs	r3, r2
 8007382:	9304      	str	r3, [sp, #16]
 8007384:	46a2      	mov	sl, r4
 8007386:	e7d2      	b.n	800732e <_vfiprintf_r+0xe2>
 8007388:	9b03      	ldr	r3, [sp, #12]
 800738a:	1d19      	adds	r1, r3, #4
 800738c:	681b      	ldr	r3, [r3, #0]
 800738e:	9103      	str	r1, [sp, #12]
 8007390:	2b00      	cmp	r3, #0
 8007392:	bfbb      	ittet	lt
 8007394:	425b      	neglt	r3, r3
 8007396:	f042 0202 	orrlt.w	r2, r2, #2
 800739a:	9307      	strge	r3, [sp, #28]
 800739c:	9307      	strlt	r3, [sp, #28]
 800739e:	bfb8      	it	lt
 80073a0:	9204      	strlt	r2, [sp, #16]
 80073a2:	7823      	ldrb	r3, [r4, #0]
 80073a4:	2b2e      	cmp	r3, #46	; 0x2e
 80073a6:	d10c      	bne.n	80073c2 <_vfiprintf_r+0x176>
 80073a8:	7863      	ldrb	r3, [r4, #1]
 80073aa:	2b2a      	cmp	r3, #42	; 0x2a
 80073ac:	d135      	bne.n	800741a <_vfiprintf_r+0x1ce>
 80073ae:	9b03      	ldr	r3, [sp, #12]
 80073b0:	1d1a      	adds	r2, r3, #4
 80073b2:	681b      	ldr	r3, [r3, #0]
 80073b4:	9203      	str	r2, [sp, #12]
 80073b6:	2b00      	cmp	r3, #0
 80073b8:	bfb8      	it	lt
 80073ba:	f04f 33ff 	movlt.w	r3, #4294967295
 80073be:	3402      	adds	r4, #2
 80073c0:	9305      	str	r3, [sp, #20]
 80073c2:	f8df a0e4 	ldr.w	sl, [pc, #228]	; 80074a8 <_vfiprintf_r+0x25c>
 80073c6:	7821      	ldrb	r1, [r4, #0]
 80073c8:	2203      	movs	r2, #3
 80073ca:	4650      	mov	r0, sl
 80073cc:	f7f8 ff08 	bl	80001e0 <memchr>
 80073d0:	b140      	cbz	r0, 80073e4 <_vfiprintf_r+0x198>
 80073d2:	2340      	movs	r3, #64	; 0x40
 80073d4:	eba0 000a 	sub.w	r0, r0, sl
 80073d8:	fa03 f000 	lsl.w	r0, r3, r0
 80073dc:	9b04      	ldr	r3, [sp, #16]
 80073de:	4303      	orrs	r3, r0
 80073e0:	3401      	adds	r4, #1
 80073e2:	9304      	str	r3, [sp, #16]
 80073e4:	f814 1b01 	ldrb.w	r1, [r4], #1
 80073e8:	482c      	ldr	r0, [pc, #176]	; (800749c <_vfiprintf_r+0x250>)
 80073ea:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 80073ee:	2206      	movs	r2, #6
 80073f0:	f7f8 fef6 	bl	80001e0 <memchr>
 80073f4:	2800      	cmp	r0, #0
 80073f6:	d03f      	beq.n	8007478 <_vfiprintf_r+0x22c>
 80073f8:	4b29      	ldr	r3, [pc, #164]	; (80074a0 <_vfiprintf_r+0x254>)
 80073fa:	bb1b      	cbnz	r3, 8007444 <_vfiprintf_r+0x1f8>
 80073fc:	9b03      	ldr	r3, [sp, #12]
 80073fe:	3307      	adds	r3, #7
 8007400:	f023 0307 	bic.w	r3, r3, #7
 8007404:	3308      	adds	r3, #8
 8007406:	9303      	str	r3, [sp, #12]
 8007408:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800740a:	443b      	add	r3, r7
 800740c:	9309      	str	r3, [sp, #36]	; 0x24
 800740e:	e767      	b.n	80072e0 <_vfiprintf_r+0x94>
 8007410:	fb0c 3202 	mla	r2, ip, r2, r3
 8007414:	460c      	mov	r4, r1
 8007416:	2001      	movs	r0, #1
 8007418:	e7a5      	b.n	8007366 <_vfiprintf_r+0x11a>
 800741a:	2300      	movs	r3, #0
 800741c:	3401      	adds	r4, #1
 800741e:	9305      	str	r3, [sp, #20]
 8007420:	4619      	mov	r1, r3
 8007422:	f04f 0c0a 	mov.w	ip, #10
 8007426:	4620      	mov	r0, r4
 8007428:	f810 2b01 	ldrb.w	r2, [r0], #1
 800742c:	3a30      	subs	r2, #48	; 0x30
 800742e:	2a09      	cmp	r2, #9
 8007430:	d903      	bls.n	800743a <_vfiprintf_r+0x1ee>
 8007432:	2b00      	cmp	r3, #0
 8007434:	d0c5      	beq.n	80073c2 <_vfiprintf_r+0x176>
 8007436:	9105      	str	r1, [sp, #20]
 8007438:	e7c3      	b.n	80073c2 <_vfiprintf_r+0x176>
 800743a:	fb0c 2101 	mla	r1, ip, r1, r2
 800743e:	4604      	mov	r4, r0
 8007440:	2301      	movs	r3, #1
 8007442:	e7f0      	b.n	8007426 <_vfiprintf_r+0x1da>
 8007444:	ab03      	add	r3, sp, #12
 8007446:	9300      	str	r3, [sp, #0]
 8007448:	462a      	mov	r2, r5
 800744a:	4b16      	ldr	r3, [pc, #88]	; (80074a4 <_vfiprintf_r+0x258>)
 800744c:	a904      	add	r1, sp, #16
 800744e:	4630      	mov	r0, r6
 8007450:	f7fd fee8 	bl	8005224 <_printf_float>
 8007454:	4607      	mov	r7, r0
 8007456:	1c78      	adds	r0, r7, #1
 8007458:	d1d6      	bne.n	8007408 <_vfiprintf_r+0x1bc>
 800745a:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 800745c:	07d9      	lsls	r1, r3, #31
 800745e:	d405      	bmi.n	800746c <_vfiprintf_r+0x220>
 8007460:	89ab      	ldrh	r3, [r5, #12]
 8007462:	059a      	lsls	r2, r3, #22
 8007464:	d402      	bmi.n	800746c <_vfiprintf_r+0x220>
 8007466:	6da8      	ldr	r0, [r5, #88]	; 0x58
 8007468:	f7ff fa34 	bl	80068d4 <__retarget_lock_release_recursive>
 800746c:	89ab      	ldrh	r3, [r5, #12]
 800746e:	065b      	lsls	r3, r3, #25
 8007470:	f53f af12 	bmi.w	8007298 <_vfiprintf_r+0x4c>
 8007474:	9809      	ldr	r0, [sp, #36]	; 0x24
 8007476:	e711      	b.n	800729c <_vfiprintf_r+0x50>
 8007478:	ab03      	add	r3, sp, #12
 800747a:	9300      	str	r3, [sp, #0]
 800747c:	462a      	mov	r2, r5
 800747e:	4b09      	ldr	r3, [pc, #36]	; (80074a4 <_vfiprintf_r+0x258>)
 8007480:	a904      	add	r1, sp, #16
 8007482:	4630      	mov	r0, r6
 8007484:	f7fe f972 	bl	800576c <_printf_i>
 8007488:	e7e4      	b.n	8007454 <_vfiprintf_r+0x208>
 800748a:	bf00      	nop
 800748c:	08007c98 	.word	0x08007c98
 8007490:	08007cb8 	.word	0x08007cb8
 8007494:	08007c78 	.word	0x08007c78
 8007498:	08007e34 	.word	0x08007e34
 800749c:	08007e3e 	.word	0x08007e3e
 80074a0:	08005225 	.word	0x08005225
 80074a4:	08007227 	.word	0x08007227
 80074a8:	08007e3a 	.word	0x08007e3a

080074ac <_sbrk_r>:
 80074ac:	b538      	push	{r3, r4, r5, lr}
 80074ae:	4d06      	ldr	r5, [pc, #24]	; (80074c8 <_sbrk_r+0x1c>)
 80074b0:	2300      	movs	r3, #0
 80074b2:	4604      	mov	r4, r0
 80074b4:	4608      	mov	r0, r1
 80074b6:	602b      	str	r3, [r5, #0]
 80074b8:	f7f9 fe9c 	bl	80011f4 <_sbrk>
 80074bc:	1c43      	adds	r3, r0, #1
 80074be:	d102      	bne.n	80074c6 <_sbrk_r+0x1a>
 80074c0:	682b      	ldr	r3, [r5, #0]
 80074c2:	b103      	cbz	r3, 80074c6 <_sbrk_r+0x1a>
 80074c4:	6023      	str	r3, [r4, #0]
 80074c6:	bd38      	pop	{r3, r4, r5, pc}
 80074c8:	20000360 	.word	0x20000360

080074cc <__sread>:
 80074cc:	b510      	push	{r4, lr}
 80074ce:	460c      	mov	r4, r1
 80074d0:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80074d4:	f000 faa8 	bl	8007a28 <_read_r>
 80074d8:	2800      	cmp	r0, #0
 80074da:	bfab      	itete	ge
 80074dc:	6d63      	ldrge	r3, [r4, #84]	; 0x54
 80074de:	89a3      	ldrhlt	r3, [r4, #12]
 80074e0:	181b      	addge	r3, r3, r0
 80074e2:	f423 5380 	biclt.w	r3, r3, #4096	; 0x1000
 80074e6:	bfac      	ite	ge
 80074e8:	6563      	strge	r3, [r4, #84]	; 0x54
 80074ea:	81a3      	strhlt	r3, [r4, #12]
 80074ec:	bd10      	pop	{r4, pc}

080074ee <__swrite>:
 80074ee:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80074f2:	461f      	mov	r7, r3
 80074f4:	898b      	ldrh	r3, [r1, #12]
 80074f6:	05db      	lsls	r3, r3, #23
 80074f8:	4605      	mov	r5, r0
 80074fa:	460c      	mov	r4, r1
 80074fc:	4616      	mov	r6, r2
 80074fe:	d505      	bpl.n	800750c <__swrite+0x1e>
 8007500:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8007504:	2302      	movs	r3, #2
 8007506:	2200      	movs	r2, #0
 8007508:	f000 f9f8 	bl	80078fc <_lseek_r>
 800750c:	89a3      	ldrh	r3, [r4, #12]
 800750e:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8007512:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 8007516:	81a3      	strh	r3, [r4, #12]
 8007518:	4632      	mov	r2, r6
 800751a:	463b      	mov	r3, r7
 800751c:	4628      	mov	r0, r5
 800751e:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8007522:	f000 b869 	b.w	80075f8 <_write_r>

08007526 <__sseek>:
 8007526:	b510      	push	{r4, lr}
 8007528:	460c      	mov	r4, r1
 800752a:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800752e:	f000 f9e5 	bl	80078fc <_lseek_r>
 8007532:	1c43      	adds	r3, r0, #1
 8007534:	89a3      	ldrh	r3, [r4, #12]
 8007536:	bf15      	itete	ne
 8007538:	6560      	strne	r0, [r4, #84]	; 0x54
 800753a:	f423 5380 	biceq.w	r3, r3, #4096	; 0x1000
 800753e:	f443 5380 	orrne.w	r3, r3, #4096	; 0x1000
 8007542:	81a3      	strheq	r3, [r4, #12]
 8007544:	bf18      	it	ne
 8007546:	81a3      	strhne	r3, [r4, #12]
 8007548:	bd10      	pop	{r4, pc}

0800754a <__sclose>:
 800754a:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800754e:	f000 b8f1 	b.w	8007734 <_close_r>
	...

08007554 <__swbuf_r>:
 8007554:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8007556:	460e      	mov	r6, r1
 8007558:	4614      	mov	r4, r2
 800755a:	4605      	mov	r5, r0
 800755c:	b118      	cbz	r0, 8007566 <__swbuf_r+0x12>
 800755e:	6983      	ldr	r3, [r0, #24]
 8007560:	b90b      	cbnz	r3, 8007566 <__swbuf_r+0x12>
 8007562:	f7ff f913 	bl	800678c <__sinit>
 8007566:	4b21      	ldr	r3, [pc, #132]	; (80075ec <__swbuf_r+0x98>)
 8007568:	429c      	cmp	r4, r3
 800756a:	d12b      	bne.n	80075c4 <__swbuf_r+0x70>
 800756c:	686c      	ldr	r4, [r5, #4]
 800756e:	69a3      	ldr	r3, [r4, #24]
 8007570:	60a3      	str	r3, [r4, #8]
 8007572:	89a3      	ldrh	r3, [r4, #12]
 8007574:	071a      	lsls	r2, r3, #28
 8007576:	d52f      	bpl.n	80075d8 <__swbuf_r+0x84>
 8007578:	6923      	ldr	r3, [r4, #16]
 800757a:	b36b      	cbz	r3, 80075d8 <__swbuf_r+0x84>
 800757c:	6923      	ldr	r3, [r4, #16]
 800757e:	6820      	ldr	r0, [r4, #0]
 8007580:	1ac0      	subs	r0, r0, r3
 8007582:	6963      	ldr	r3, [r4, #20]
 8007584:	b2f6      	uxtb	r6, r6
 8007586:	4283      	cmp	r3, r0
 8007588:	4637      	mov	r7, r6
 800758a:	dc04      	bgt.n	8007596 <__swbuf_r+0x42>
 800758c:	4621      	mov	r1, r4
 800758e:	4628      	mov	r0, r5
 8007590:	f000 f966 	bl	8007860 <_fflush_r>
 8007594:	bb30      	cbnz	r0, 80075e4 <__swbuf_r+0x90>
 8007596:	68a3      	ldr	r3, [r4, #8]
 8007598:	3b01      	subs	r3, #1
 800759a:	60a3      	str	r3, [r4, #8]
 800759c:	6823      	ldr	r3, [r4, #0]
 800759e:	1c5a      	adds	r2, r3, #1
 80075a0:	6022      	str	r2, [r4, #0]
 80075a2:	701e      	strb	r6, [r3, #0]
 80075a4:	6963      	ldr	r3, [r4, #20]
 80075a6:	3001      	adds	r0, #1
 80075a8:	4283      	cmp	r3, r0
 80075aa:	d004      	beq.n	80075b6 <__swbuf_r+0x62>
 80075ac:	89a3      	ldrh	r3, [r4, #12]
 80075ae:	07db      	lsls	r3, r3, #31
 80075b0:	d506      	bpl.n	80075c0 <__swbuf_r+0x6c>
 80075b2:	2e0a      	cmp	r6, #10
 80075b4:	d104      	bne.n	80075c0 <__swbuf_r+0x6c>
 80075b6:	4621      	mov	r1, r4
 80075b8:	4628      	mov	r0, r5
 80075ba:	f000 f951 	bl	8007860 <_fflush_r>
 80075be:	b988      	cbnz	r0, 80075e4 <__swbuf_r+0x90>
 80075c0:	4638      	mov	r0, r7
 80075c2:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 80075c4:	4b0a      	ldr	r3, [pc, #40]	; (80075f0 <__swbuf_r+0x9c>)
 80075c6:	429c      	cmp	r4, r3
 80075c8:	d101      	bne.n	80075ce <__swbuf_r+0x7a>
 80075ca:	68ac      	ldr	r4, [r5, #8]
 80075cc:	e7cf      	b.n	800756e <__swbuf_r+0x1a>
 80075ce:	4b09      	ldr	r3, [pc, #36]	; (80075f4 <__swbuf_r+0xa0>)
 80075d0:	429c      	cmp	r4, r3
 80075d2:	bf08      	it	eq
 80075d4:	68ec      	ldreq	r4, [r5, #12]
 80075d6:	e7ca      	b.n	800756e <__swbuf_r+0x1a>
 80075d8:	4621      	mov	r1, r4
 80075da:	4628      	mov	r0, r5
 80075dc:	f000 f81e 	bl	800761c <__swsetup_r>
 80075e0:	2800      	cmp	r0, #0
 80075e2:	d0cb      	beq.n	800757c <__swbuf_r+0x28>
 80075e4:	f04f 37ff 	mov.w	r7, #4294967295
 80075e8:	e7ea      	b.n	80075c0 <__swbuf_r+0x6c>
 80075ea:	bf00      	nop
 80075ec:	08007c98 	.word	0x08007c98
 80075f0:	08007cb8 	.word	0x08007cb8
 80075f4:	08007c78 	.word	0x08007c78

080075f8 <_write_r>:
 80075f8:	b538      	push	{r3, r4, r5, lr}
 80075fa:	4d07      	ldr	r5, [pc, #28]	; (8007618 <_write_r+0x20>)
 80075fc:	4604      	mov	r4, r0
 80075fe:	4608      	mov	r0, r1
 8007600:	4611      	mov	r1, r2
 8007602:	2200      	movs	r2, #0
 8007604:	602a      	str	r2, [r5, #0]
 8007606:	461a      	mov	r2, r3
 8007608:	f7f9 fdac 	bl	8001164 <_write>
 800760c:	1c43      	adds	r3, r0, #1
 800760e:	d102      	bne.n	8007616 <_write_r+0x1e>
 8007610:	682b      	ldr	r3, [r5, #0]
 8007612:	b103      	cbz	r3, 8007616 <_write_r+0x1e>
 8007614:	6023      	str	r3, [r4, #0]
 8007616:	bd38      	pop	{r3, r4, r5, pc}
 8007618:	20000360 	.word	0x20000360

0800761c <__swsetup_r>:
 800761c:	4b32      	ldr	r3, [pc, #200]	; (80076e8 <__swsetup_r+0xcc>)
 800761e:	b570      	push	{r4, r5, r6, lr}
 8007620:	681d      	ldr	r5, [r3, #0]
 8007622:	4606      	mov	r6, r0
 8007624:	460c      	mov	r4, r1
 8007626:	b125      	cbz	r5, 8007632 <__swsetup_r+0x16>
 8007628:	69ab      	ldr	r3, [r5, #24]
 800762a:	b913      	cbnz	r3, 8007632 <__swsetup_r+0x16>
 800762c:	4628      	mov	r0, r5
 800762e:	f7ff f8ad 	bl	800678c <__sinit>
 8007632:	4b2e      	ldr	r3, [pc, #184]	; (80076ec <__swsetup_r+0xd0>)
 8007634:	429c      	cmp	r4, r3
 8007636:	d10f      	bne.n	8007658 <__swsetup_r+0x3c>
 8007638:	686c      	ldr	r4, [r5, #4]
 800763a:	89a3      	ldrh	r3, [r4, #12]
 800763c:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 8007640:	0719      	lsls	r1, r3, #28
 8007642:	d42c      	bmi.n	800769e <__swsetup_r+0x82>
 8007644:	06dd      	lsls	r5, r3, #27
 8007646:	d411      	bmi.n	800766c <__swsetup_r+0x50>
 8007648:	2309      	movs	r3, #9
 800764a:	6033      	str	r3, [r6, #0]
 800764c:	f042 0340 	orr.w	r3, r2, #64	; 0x40
 8007650:	81a3      	strh	r3, [r4, #12]
 8007652:	f04f 30ff 	mov.w	r0, #4294967295
 8007656:	e03e      	b.n	80076d6 <__swsetup_r+0xba>
 8007658:	4b25      	ldr	r3, [pc, #148]	; (80076f0 <__swsetup_r+0xd4>)
 800765a:	429c      	cmp	r4, r3
 800765c:	d101      	bne.n	8007662 <__swsetup_r+0x46>
 800765e:	68ac      	ldr	r4, [r5, #8]
 8007660:	e7eb      	b.n	800763a <__swsetup_r+0x1e>
 8007662:	4b24      	ldr	r3, [pc, #144]	; (80076f4 <__swsetup_r+0xd8>)
 8007664:	429c      	cmp	r4, r3
 8007666:	bf08      	it	eq
 8007668:	68ec      	ldreq	r4, [r5, #12]
 800766a:	e7e6      	b.n	800763a <__swsetup_r+0x1e>
 800766c:	0758      	lsls	r0, r3, #29
 800766e:	d512      	bpl.n	8007696 <__swsetup_r+0x7a>
 8007670:	6b61      	ldr	r1, [r4, #52]	; 0x34
 8007672:	b141      	cbz	r1, 8007686 <__swsetup_r+0x6a>
 8007674:	f104 0344 	add.w	r3, r4, #68	; 0x44
 8007678:	4299      	cmp	r1, r3
 800767a:	d002      	beq.n	8007682 <__swsetup_r+0x66>
 800767c:	4630      	mov	r0, r6
 800767e:	f7ff fcdb 	bl	8007038 <_free_r>
 8007682:	2300      	movs	r3, #0
 8007684:	6363      	str	r3, [r4, #52]	; 0x34
 8007686:	89a3      	ldrh	r3, [r4, #12]
 8007688:	f023 0324 	bic.w	r3, r3, #36	; 0x24
 800768c:	81a3      	strh	r3, [r4, #12]
 800768e:	2300      	movs	r3, #0
 8007690:	6063      	str	r3, [r4, #4]
 8007692:	6923      	ldr	r3, [r4, #16]
 8007694:	6023      	str	r3, [r4, #0]
 8007696:	89a3      	ldrh	r3, [r4, #12]
 8007698:	f043 0308 	orr.w	r3, r3, #8
 800769c:	81a3      	strh	r3, [r4, #12]
 800769e:	6923      	ldr	r3, [r4, #16]
 80076a0:	b94b      	cbnz	r3, 80076b6 <__swsetup_r+0x9a>
 80076a2:	89a3      	ldrh	r3, [r4, #12]
 80076a4:	f403 7320 	and.w	r3, r3, #640	; 0x280
 80076a8:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 80076ac:	d003      	beq.n	80076b6 <__swsetup_r+0x9a>
 80076ae:	4621      	mov	r1, r4
 80076b0:	4630      	mov	r0, r6
 80076b2:	f000 f95b 	bl	800796c <__smakebuf_r>
 80076b6:	89a0      	ldrh	r0, [r4, #12]
 80076b8:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 80076bc:	f010 0301 	ands.w	r3, r0, #1
 80076c0:	d00a      	beq.n	80076d8 <__swsetup_r+0xbc>
 80076c2:	2300      	movs	r3, #0
 80076c4:	60a3      	str	r3, [r4, #8]
 80076c6:	6963      	ldr	r3, [r4, #20]
 80076c8:	425b      	negs	r3, r3
 80076ca:	61a3      	str	r3, [r4, #24]
 80076cc:	6923      	ldr	r3, [r4, #16]
 80076ce:	b943      	cbnz	r3, 80076e2 <__swsetup_r+0xc6>
 80076d0:	f010 0080 	ands.w	r0, r0, #128	; 0x80
 80076d4:	d1ba      	bne.n	800764c <__swsetup_r+0x30>
 80076d6:	bd70      	pop	{r4, r5, r6, pc}
 80076d8:	0781      	lsls	r1, r0, #30
 80076da:	bf58      	it	pl
 80076dc:	6963      	ldrpl	r3, [r4, #20]
 80076de:	60a3      	str	r3, [r4, #8]
 80076e0:	e7f4      	b.n	80076cc <__swsetup_r+0xb0>
 80076e2:	2000      	movs	r0, #0
 80076e4:	e7f7      	b.n	80076d6 <__swsetup_r+0xba>
 80076e6:	bf00      	nop
 80076e8:	20000014 	.word	0x20000014
 80076ec:	08007c98 	.word	0x08007c98
 80076f0:	08007cb8 	.word	0x08007cb8
 80076f4:	08007c78 	.word	0x08007c78

080076f8 <__assert_func>:
 80076f8:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 80076fa:	4614      	mov	r4, r2
 80076fc:	461a      	mov	r2, r3
 80076fe:	4b09      	ldr	r3, [pc, #36]	; (8007724 <__assert_func+0x2c>)
 8007700:	681b      	ldr	r3, [r3, #0]
 8007702:	4605      	mov	r5, r0
 8007704:	68d8      	ldr	r0, [r3, #12]
 8007706:	b14c      	cbz	r4, 800771c <__assert_func+0x24>
 8007708:	4b07      	ldr	r3, [pc, #28]	; (8007728 <__assert_func+0x30>)
 800770a:	9100      	str	r1, [sp, #0]
 800770c:	e9cd 3401 	strd	r3, r4, [sp, #4]
 8007710:	4906      	ldr	r1, [pc, #24]	; (800772c <__assert_func+0x34>)
 8007712:	462b      	mov	r3, r5
 8007714:	f000 f8e0 	bl	80078d8 <fiprintf>
 8007718:	f000 f9a5 	bl	8007a66 <abort>
 800771c:	4b04      	ldr	r3, [pc, #16]	; (8007730 <__assert_func+0x38>)
 800771e:	461c      	mov	r4, r3
 8007720:	e7f3      	b.n	800770a <__assert_func+0x12>
 8007722:	bf00      	nop
 8007724:	20000014 	.word	0x20000014
 8007728:	08007e45 	.word	0x08007e45
 800772c:	08007e52 	.word	0x08007e52
 8007730:	08007e80 	.word	0x08007e80

08007734 <_close_r>:
 8007734:	b538      	push	{r3, r4, r5, lr}
 8007736:	4d06      	ldr	r5, [pc, #24]	; (8007750 <_close_r+0x1c>)
 8007738:	2300      	movs	r3, #0
 800773a:	4604      	mov	r4, r0
 800773c:	4608      	mov	r0, r1
 800773e:	602b      	str	r3, [r5, #0]
 8007740:	f7f9 fd24 	bl	800118c <_close>
 8007744:	1c43      	adds	r3, r0, #1
 8007746:	d102      	bne.n	800774e <_close_r+0x1a>
 8007748:	682b      	ldr	r3, [r5, #0]
 800774a:	b103      	cbz	r3, 800774e <_close_r+0x1a>
 800774c:	6023      	str	r3, [r4, #0]
 800774e:	bd38      	pop	{r3, r4, r5, pc}
 8007750:	20000360 	.word	0x20000360

08007754 <__sflush_r>:
 8007754:	898a      	ldrh	r2, [r1, #12]
 8007756:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800775a:	4605      	mov	r5, r0
 800775c:	0710      	lsls	r0, r2, #28
 800775e:	460c      	mov	r4, r1
 8007760:	d458      	bmi.n	8007814 <__sflush_r+0xc0>
 8007762:	684b      	ldr	r3, [r1, #4]
 8007764:	2b00      	cmp	r3, #0
 8007766:	dc05      	bgt.n	8007774 <__sflush_r+0x20>
 8007768:	6c0b      	ldr	r3, [r1, #64]	; 0x40
 800776a:	2b00      	cmp	r3, #0
 800776c:	dc02      	bgt.n	8007774 <__sflush_r+0x20>
 800776e:	2000      	movs	r0, #0
 8007770:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8007774:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 8007776:	2e00      	cmp	r6, #0
 8007778:	d0f9      	beq.n	800776e <__sflush_r+0x1a>
 800777a:	2300      	movs	r3, #0
 800777c:	f412 5280 	ands.w	r2, r2, #4096	; 0x1000
 8007780:	682f      	ldr	r7, [r5, #0]
 8007782:	602b      	str	r3, [r5, #0]
 8007784:	d032      	beq.n	80077ec <__sflush_r+0x98>
 8007786:	6d60      	ldr	r0, [r4, #84]	; 0x54
 8007788:	89a3      	ldrh	r3, [r4, #12]
 800778a:	075a      	lsls	r2, r3, #29
 800778c:	d505      	bpl.n	800779a <__sflush_r+0x46>
 800778e:	6863      	ldr	r3, [r4, #4]
 8007790:	1ac0      	subs	r0, r0, r3
 8007792:	6b63      	ldr	r3, [r4, #52]	; 0x34
 8007794:	b10b      	cbz	r3, 800779a <__sflush_r+0x46>
 8007796:	6c23      	ldr	r3, [r4, #64]	; 0x40
 8007798:	1ac0      	subs	r0, r0, r3
 800779a:	2300      	movs	r3, #0
 800779c:	4602      	mov	r2, r0
 800779e:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 80077a0:	6a21      	ldr	r1, [r4, #32]
 80077a2:	4628      	mov	r0, r5
 80077a4:	47b0      	blx	r6
 80077a6:	1c43      	adds	r3, r0, #1
 80077a8:	89a3      	ldrh	r3, [r4, #12]
 80077aa:	d106      	bne.n	80077ba <__sflush_r+0x66>
 80077ac:	6829      	ldr	r1, [r5, #0]
 80077ae:	291d      	cmp	r1, #29
 80077b0:	d82c      	bhi.n	800780c <__sflush_r+0xb8>
 80077b2:	4a2a      	ldr	r2, [pc, #168]	; (800785c <__sflush_r+0x108>)
 80077b4:	40ca      	lsrs	r2, r1
 80077b6:	07d6      	lsls	r6, r2, #31
 80077b8:	d528      	bpl.n	800780c <__sflush_r+0xb8>
 80077ba:	2200      	movs	r2, #0
 80077bc:	6062      	str	r2, [r4, #4]
 80077be:	04d9      	lsls	r1, r3, #19
 80077c0:	6922      	ldr	r2, [r4, #16]
 80077c2:	6022      	str	r2, [r4, #0]
 80077c4:	d504      	bpl.n	80077d0 <__sflush_r+0x7c>
 80077c6:	1c42      	adds	r2, r0, #1
 80077c8:	d101      	bne.n	80077ce <__sflush_r+0x7a>
 80077ca:	682b      	ldr	r3, [r5, #0]
 80077cc:	b903      	cbnz	r3, 80077d0 <__sflush_r+0x7c>
 80077ce:	6560      	str	r0, [r4, #84]	; 0x54
 80077d0:	6b61      	ldr	r1, [r4, #52]	; 0x34
 80077d2:	602f      	str	r7, [r5, #0]
 80077d4:	2900      	cmp	r1, #0
 80077d6:	d0ca      	beq.n	800776e <__sflush_r+0x1a>
 80077d8:	f104 0344 	add.w	r3, r4, #68	; 0x44
 80077dc:	4299      	cmp	r1, r3
 80077de:	d002      	beq.n	80077e6 <__sflush_r+0x92>
 80077e0:	4628      	mov	r0, r5
 80077e2:	f7ff fc29 	bl	8007038 <_free_r>
 80077e6:	2000      	movs	r0, #0
 80077e8:	6360      	str	r0, [r4, #52]	; 0x34
 80077ea:	e7c1      	b.n	8007770 <__sflush_r+0x1c>
 80077ec:	6a21      	ldr	r1, [r4, #32]
 80077ee:	2301      	movs	r3, #1
 80077f0:	4628      	mov	r0, r5
 80077f2:	47b0      	blx	r6
 80077f4:	1c41      	adds	r1, r0, #1
 80077f6:	d1c7      	bne.n	8007788 <__sflush_r+0x34>
 80077f8:	682b      	ldr	r3, [r5, #0]
 80077fa:	2b00      	cmp	r3, #0
 80077fc:	d0c4      	beq.n	8007788 <__sflush_r+0x34>
 80077fe:	2b1d      	cmp	r3, #29
 8007800:	d001      	beq.n	8007806 <__sflush_r+0xb2>
 8007802:	2b16      	cmp	r3, #22
 8007804:	d101      	bne.n	800780a <__sflush_r+0xb6>
 8007806:	602f      	str	r7, [r5, #0]
 8007808:	e7b1      	b.n	800776e <__sflush_r+0x1a>
 800780a:	89a3      	ldrh	r3, [r4, #12]
 800780c:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8007810:	81a3      	strh	r3, [r4, #12]
 8007812:	e7ad      	b.n	8007770 <__sflush_r+0x1c>
 8007814:	690f      	ldr	r7, [r1, #16]
 8007816:	2f00      	cmp	r7, #0
 8007818:	d0a9      	beq.n	800776e <__sflush_r+0x1a>
 800781a:	0793      	lsls	r3, r2, #30
 800781c:	680e      	ldr	r6, [r1, #0]
 800781e:	bf08      	it	eq
 8007820:	694b      	ldreq	r3, [r1, #20]
 8007822:	600f      	str	r7, [r1, #0]
 8007824:	bf18      	it	ne
 8007826:	2300      	movne	r3, #0
 8007828:	eba6 0807 	sub.w	r8, r6, r7
 800782c:	608b      	str	r3, [r1, #8]
 800782e:	f1b8 0f00 	cmp.w	r8, #0
 8007832:	dd9c      	ble.n	800776e <__sflush_r+0x1a>
 8007834:	6a21      	ldr	r1, [r4, #32]
 8007836:	6aa6      	ldr	r6, [r4, #40]	; 0x28
 8007838:	4643      	mov	r3, r8
 800783a:	463a      	mov	r2, r7
 800783c:	4628      	mov	r0, r5
 800783e:	47b0      	blx	r6
 8007840:	2800      	cmp	r0, #0
 8007842:	dc06      	bgt.n	8007852 <__sflush_r+0xfe>
 8007844:	89a3      	ldrh	r3, [r4, #12]
 8007846:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800784a:	81a3      	strh	r3, [r4, #12]
 800784c:	f04f 30ff 	mov.w	r0, #4294967295
 8007850:	e78e      	b.n	8007770 <__sflush_r+0x1c>
 8007852:	4407      	add	r7, r0
 8007854:	eba8 0800 	sub.w	r8, r8, r0
 8007858:	e7e9      	b.n	800782e <__sflush_r+0xda>
 800785a:	bf00      	nop
 800785c:	20400001 	.word	0x20400001

08007860 <_fflush_r>:
 8007860:	b538      	push	{r3, r4, r5, lr}
 8007862:	690b      	ldr	r3, [r1, #16]
 8007864:	4605      	mov	r5, r0
 8007866:	460c      	mov	r4, r1
 8007868:	b913      	cbnz	r3, 8007870 <_fflush_r+0x10>
 800786a:	2500      	movs	r5, #0
 800786c:	4628      	mov	r0, r5
 800786e:	bd38      	pop	{r3, r4, r5, pc}
 8007870:	b118      	cbz	r0, 800787a <_fflush_r+0x1a>
 8007872:	6983      	ldr	r3, [r0, #24]
 8007874:	b90b      	cbnz	r3, 800787a <_fflush_r+0x1a>
 8007876:	f7fe ff89 	bl	800678c <__sinit>
 800787a:	4b14      	ldr	r3, [pc, #80]	; (80078cc <_fflush_r+0x6c>)
 800787c:	429c      	cmp	r4, r3
 800787e:	d11b      	bne.n	80078b8 <_fflush_r+0x58>
 8007880:	686c      	ldr	r4, [r5, #4]
 8007882:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8007886:	2b00      	cmp	r3, #0
 8007888:	d0ef      	beq.n	800786a <_fflush_r+0xa>
 800788a:	6e62      	ldr	r2, [r4, #100]	; 0x64
 800788c:	07d0      	lsls	r0, r2, #31
 800788e:	d404      	bmi.n	800789a <_fflush_r+0x3a>
 8007890:	0599      	lsls	r1, r3, #22
 8007892:	d402      	bmi.n	800789a <_fflush_r+0x3a>
 8007894:	6da0      	ldr	r0, [r4, #88]	; 0x58
 8007896:	f7ff f81c 	bl	80068d2 <__retarget_lock_acquire_recursive>
 800789a:	4628      	mov	r0, r5
 800789c:	4621      	mov	r1, r4
 800789e:	f7ff ff59 	bl	8007754 <__sflush_r>
 80078a2:	6e63      	ldr	r3, [r4, #100]	; 0x64
 80078a4:	07da      	lsls	r2, r3, #31
 80078a6:	4605      	mov	r5, r0
 80078a8:	d4e0      	bmi.n	800786c <_fflush_r+0xc>
 80078aa:	89a3      	ldrh	r3, [r4, #12]
 80078ac:	059b      	lsls	r3, r3, #22
 80078ae:	d4dd      	bmi.n	800786c <_fflush_r+0xc>
 80078b0:	6da0      	ldr	r0, [r4, #88]	; 0x58
 80078b2:	f7ff f80f 	bl	80068d4 <__retarget_lock_release_recursive>
 80078b6:	e7d9      	b.n	800786c <_fflush_r+0xc>
 80078b8:	4b05      	ldr	r3, [pc, #20]	; (80078d0 <_fflush_r+0x70>)
 80078ba:	429c      	cmp	r4, r3
 80078bc:	d101      	bne.n	80078c2 <_fflush_r+0x62>
 80078be:	68ac      	ldr	r4, [r5, #8]
 80078c0:	e7df      	b.n	8007882 <_fflush_r+0x22>
 80078c2:	4b04      	ldr	r3, [pc, #16]	; (80078d4 <_fflush_r+0x74>)
 80078c4:	429c      	cmp	r4, r3
 80078c6:	bf08      	it	eq
 80078c8:	68ec      	ldreq	r4, [r5, #12]
 80078ca:	e7da      	b.n	8007882 <_fflush_r+0x22>
 80078cc:	08007c98 	.word	0x08007c98
 80078d0:	08007cb8 	.word	0x08007cb8
 80078d4:	08007c78 	.word	0x08007c78

080078d8 <fiprintf>:
 80078d8:	b40e      	push	{r1, r2, r3}
 80078da:	b503      	push	{r0, r1, lr}
 80078dc:	4601      	mov	r1, r0
 80078de:	ab03      	add	r3, sp, #12
 80078e0:	4805      	ldr	r0, [pc, #20]	; (80078f8 <fiprintf+0x20>)
 80078e2:	f853 2b04 	ldr.w	r2, [r3], #4
 80078e6:	6800      	ldr	r0, [r0, #0]
 80078e8:	9301      	str	r3, [sp, #4]
 80078ea:	f7ff fcaf 	bl	800724c <_vfiprintf_r>
 80078ee:	b002      	add	sp, #8
 80078f0:	f85d eb04 	ldr.w	lr, [sp], #4
 80078f4:	b003      	add	sp, #12
 80078f6:	4770      	bx	lr
 80078f8:	20000014 	.word	0x20000014

080078fc <_lseek_r>:
 80078fc:	b538      	push	{r3, r4, r5, lr}
 80078fe:	4d07      	ldr	r5, [pc, #28]	; (800791c <_lseek_r+0x20>)
 8007900:	4604      	mov	r4, r0
 8007902:	4608      	mov	r0, r1
 8007904:	4611      	mov	r1, r2
 8007906:	2200      	movs	r2, #0
 8007908:	602a      	str	r2, [r5, #0]
 800790a:	461a      	mov	r2, r3
 800790c:	f7f9 fc65 	bl	80011da <_lseek>
 8007910:	1c43      	adds	r3, r0, #1
 8007912:	d102      	bne.n	800791a <_lseek_r+0x1e>
 8007914:	682b      	ldr	r3, [r5, #0]
 8007916:	b103      	cbz	r3, 800791a <_lseek_r+0x1e>
 8007918:	6023      	str	r3, [r4, #0]
 800791a:	bd38      	pop	{r3, r4, r5, pc}
 800791c:	20000360 	.word	0x20000360

08007920 <__swhatbuf_r>:
 8007920:	b570      	push	{r4, r5, r6, lr}
 8007922:	460e      	mov	r6, r1
 8007924:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8007928:	2900      	cmp	r1, #0
 800792a:	b096      	sub	sp, #88	; 0x58
 800792c:	4614      	mov	r4, r2
 800792e:	461d      	mov	r5, r3
 8007930:	da08      	bge.n	8007944 <__swhatbuf_r+0x24>
 8007932:	f9b6 300c 	ldrsh.w	r3, [r6, #12]
 8007936:	2200      	movs	r2, #0
 8007938:	602a      	str	r2, [r5, #0]
 800793a:	061a      	lsls	r2, r3, #24
 800793c:	d410      	bmi.n	8007960 <__swhatbuf_r+0x40>
 800793e:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8007942:	e00e      	b.n	8007962 <__swhatbuf_r+0x42>
 8007944:	466a      	mov	r2, sp
 8007946:	f000 f895 	bl	8007a74 <_fstat_r>
 800794a:	2800      	cmp	r0, #0
 800794c:	dbf1      	blt.n	8007932 <__swhatbuf_r+0x12>
 800794e:	9a01      	ldr	r2, [sp, #4]
 8007950:	f402 4270 	and.w	r2, r2, #61440	; 0xf000
 8007954:	f5a2 5300 	sub.w	r3, r2, #8192	; 0x2000
 8007958:	425a      	negs	r2, r3
 800795a:	415a      	adcs	r2, r3
 800795c:	602a      	str	r2, [r5, #0]
 800795e:	e7ee      	b.n	800793e <__swhatbuf_r+0x1e>
 8007960:	2340      	movs	r3, #64	; 0x40
 8007962:	2000      	movs	r0, #0
 8007964:	6023      	str	r3, [r4, #0]
 8007966:	b016      	add	sp, #88	; 0x58
 8007968:	bd70      	pop	{r4, r5, r6, pc}
	...

0800796c <__smakebuf_r>:
 800796c:	898b      	ldrh	r3, [r1, #12]
 800796e:	b573      	push	{r0, r1, r4, r5, r6, lr}
 8007970:	079d      	lsls	r5, r3, #30
 8007972:	4606      	mov	r6, r0
 8007974:	460c      	mov	r4, r1
 8007976:	d507      	bpl.n	8007988 <__smakebuf_r+0x1c>
 8007978:	f104 0347 	add.w	r3, r4, #71	; 0x47
 800797c:	6023      	str	r3, [r4, #0]
 800797e:	6123      	str	r3, [r4, #16]
 8007980:	2301      	movs	r3, #1
 8007982:	6163      	str	r3, [r4, #20]
 8007984:	b002      	add	sp, #8
 8007986:	bd70      	pop	{r4, r5, r6, pc}
 8007988:	ab01      	add	r3, sp, #4
 800798a:	466a      	mov	r2, sp
 800798c:	f7ff ffc8 	bl	8007920 <__swhatbuf_r>
 8007990:	9900      	ldr	r1, [sp, #0]
 8007992:	4605      	mov	r5, r0
 8007994:	4630      	mov	r0, r6
 8007996:	f7ff fbbb 	bl	8007110 <_malloc_r>
 800799a:	b948      	cbnz	r0, 80079b0 <__smakebuf_r+0x44>
 800799c:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 80079a0:	059a      	lsls	r2, r3, #22
 80079a2:	d4ef      	bmi.n	8007984 <__smakebuf_r+0x18>
 80079a4:	f023 0303 	bic.w	r3, r3, #3
 80079a8:	f043 0302 	orr.w	r3, r3, #2
 80079ac:	81a3      	strh	r3, [r4, #12]
 80079ae:	e7e3      	b.n	8007978 <__smakebuf_r+0xc>
 80079b0:	4b0d      	ldr	r3, [pc, #52]	; (80079e8 <__smakebuf_r+0x7c>)
 80079b2:	62b3      	str	r3, [r6, #40]	; 0x28
 80079b4:	89a3      	ldrh	r3, [r4, #12]
 80079b6:	6020      	str	r0, [r4, #0]
 80079b8:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 80079bc:	81a3      	strh	r3, [r4, #12]
 80079be:	9b00      	ldr	r3, [sp, #0]
 80079c0:	6163      	str	r3, [r4, #20]
 80079c2:	9b01      	ldr	r3, [sp, #4]
 80079c4:	6120      	str	r0, [r4, #16]
 80079c6:	b15b      	cbz	r3, 80079e0 <__smakebuf_r+0x74>
 80079c8:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 80079cc:	4630      	mov	r0, r6
 80079ce:	f000 f863 	bl	8007a98 <_isatty_r>
 80079d2:	b128      	cbz	r0, 80079e0 <__smakebuf_r+0x74>
 80079d4:	89a3      	ldrh	r3, [r4, #12]
 80079d6:	f023 0303 	bic.w	r3, r3, #3
 80079da:	f043 0301 	orr.w	r3, r3, #1
 80079de:	81a3      	strh	r3, [r4, #12]
 80079e0:	89a0      	ldrh	r0, [r4, #12]
 80079e2:	4305      	orrs	r5, r0
 80079e4:	81a5      	strh	r5, [r4, #12]
 80079e6:	e7cd      	b.n	8007984 <__smakebuf_r+0x18>
 80079e8:	08006725 	.word	0x08006725

080079ec <__ascii_mbtowc>:
 80079ec:	b082      	sub	sp, #8
 80079ee:	b901      	cbnz	r1, 80079f2 <__ascii_mbtowc+0x6>
 80079f0:	a901      	add	r1, sp, #4
 80079f2:	b142      	cbz	r2, 8007a06 <__ascii_mbtowc+0x1a>
 80079f4:	b14b      	cbz	r3, 8007a0a <__ascii_mbtowc+0x1e>
 80079f6:	7813      	ldrb	r3, [r2, #0]
 80079f8:	600b      	str	r3, [r1, #0]
 80079fa:	7812      	ldrb	r2, [r2, #0]
 80079fc:	1e10      	subs	r0, r2, #0
 80079fe:	bf18      	it	ne
 8007a00:	2001      	movne	r0, #1
 8007a02:	b002      	add	sp, #8
 8007a04:	4770      	bx	lr
 8007a06:	4610      	mov	r0, r2
 8007a08:	e7fb      	b.n	8007a02 <__ascii_mbtowc+0x16>
 8007a0a:	f06f 0001 	mvn.w	r0, #1
 8007a0e:	e7f8      	b.n	8007a02 <__ascii_mbtowc+0x16>

08007a10 <__malloc_lock>:
 8007a10:	4801      	ldr	r0, [pc, #4]	; (8007a18 <__malloc_lock+0x8>)
 8007a12:	f7fe bf5e 	b.w	80068d2 <__retarget_lock_acquire_recursive>
 8007a16:	bf00      	nop
 8007a18:	20000354 	.word	0x20000354

08007a1c <__malloc_unlock>:
 8007a1c:	4801      	ldr	r0, [pc, #4]	; (8007a24 <__malloc_unlock+0x8>)
 8007a1e:	f7fe bf59 	b.w	80068d4 <__retarget_lock_release_recursive>
 8007a22:	bf00      	nop
 8007a24:	20000354 	.word	0x20000354

08007a28 <_read_r>:
 8007a28:	b538      	push	{r3, r4, r5, lr}
 8007a2a:	4d07      	ldr	r5, [pc, #28]	; (8007a48 <_read_r+0x20>)
 8007a2c:	4604      	mov	r4, r0
 8007a2e:	4608      	mov	r0, r1
 8007a30:	4611      	mov	r1, r2
 8007a32:	2200      	movs	r2, #0
 8007a34:	602a      	str	r2, [r5, #0]
 8007a36:	461a      	mov	r2, r3
 8007a38:	f7f9 fb76 	bl	8001128 <_read>
 8007a3c:	1c43      	adds	r3, r0, #1
 8007a3e:	d102      	bne.n	8007a46 <_read_r+0x1e>
 8007a40:	682b      	ldr	r3, [r5, #0]
 8007a42:	b103      	cbz	r3, 8007a46 <_read_r+0x1e>
 8007a44:	6023      	str	r3, [r4, #0]
 8007a46:	bd38      	pop	{r3, r4, r5, pc}
 8007a48:	20000360 	.word	0x20000360

08007a4c <__ascii_wctomb>:
 8007a4c:	b149      	cbz	r1, 8007a62 <__ascii_wctomb+0x16>
 8007a4e:	2aff      	cmp	r2, #255	; 0xff
 8007a50:	bf85      	ittet	hi
 8007a52:	238a      	movhi	r3, #138	; 0x8a
 8007a54:	6003      	strhi	r3, [r0, #0]
 8007a56:	700a      	strbls	r2, [r1, #0]
 8007a58:	f04f 30ff 	movhi.w	r0, #4294967295
 8007a5c:	bf98      	it	ls
 8007a5e:	2001      	movls	r0, #1
 8007a60:	4770      	bx	lr
 8007a62:	4608      	mov	r0, r1
 8007a64:	4770      	bx	lr

08007a66 <abort>:
 8007a66:	b508      	push	{r3, lr}
 8007a68:	2006      	movs	r0, #6
 8007a6a:	f000 f84d 	bl	8007b08 <raise>
 8007a6e:	2001      	movs	r0, #1
 8007a70:	f7f9 fb50 	bl	8001114 <_exit>

08007a74 <_fstat_r>:
 8007a74:	b538      	push	{r3, r4, r5, lr}
 8007a76:	4d07      	ldr	r5, [pc, #28]	; (8007a94 <_fstat_r+0x20>)
 8007a78:	2300      	movs	r3, #0
 8007a7a:	4604      	mov	r4, r0
 8007a7c:	4608      	mov	r0, r1
 8007a7e:	4611      	mov	r1, r2
 8007a80:	602b      	str	r3, [r5, #0]
 8007a82:	f7f9 fb8f 	bl	80011a4 <_fstat>
 8007a86:	1c43      	adds	r3, r0, #1
 8007a88:	d102      	bne.n	8007a90 <_fstat_r+0x1c>
 8007a8a:	682b      	ldr	r3, [r5, #0]
 8007a8c:	b103      	cbz	r3, 8007a90 <_fstat_r+0x1c>
 8007a8e:	6023      	str	r3, [r4, #0]
 8007a90:	bd38      	pop	{r3, r4, r5, pc}
 8007a92:	bf00      	nop
 8007a94:	20000360 	.word	0x20000360

08007a98 <_isatty_r>:
 8007a98:	b538      	push	{r3, r4, r5, lr}
 8007a9a:	4d06      	ldr	r5, [pc, #24]	; (8007ab4 <_isatty_r+0x1c>)
 8007a9c:	2300      	movs	r3, #0
 8007a9e:	4604      	mov	r4, r0
 8007aa0:	4608      	mov	r0, r1
 8007aa2:	602b      	str	r3, [r5, #0]
 8007aa4:	f7f9 fb8e 	bl	80011c4 <_isatty>
 8007aa8:	1c43      	adds	r3, r0, #1
 8007aaa:	d102      	bne.n	8007ab2 <_isatty_r+0x1a>
 8007aac:	682b      	ldr	r3, [r5, #0]
 8007aae:	b103      	cbz	r3, 8007ab2 <_isatty_r+0x1a>
 8007ab0:	6023      	str	r3, [r4, #0]
 8007ab2:	bd38      	pop	{r3, r4, r5, pc}
 8007ab4:	20000360 	.word	0x20000360

08007ab8 <_raise_r>:
 8007ab8:	291f      	cmp	r1, #31
 8007aba:	b538      	push	{r3, r4, r5, lr}
 8007abc:	4604      	mov	r4, r0
 8007abe:	460d      	mov	r5, r1
 8007ac0:	d904      	bls.n	8007acc <_raise_r+0x14>
 8007ac2:	2316      	movs	r3, #22
 8007ac4:	6003      	str	r3, [r0, #0]
 8007ac6:	f04f 30ff 	mov.w	r0, #4294967295
 8007aca:	bd38      	pop	{r3, r4, r5, pc}
 8007acc:	6c42      	ldr	r2, [r0, #68]	; 0x44
 8007ace:	b112      	cbz	r2, 8007ad6 <_raise_r+0x1e>
 8007ad0:	f852 3021 	ldr.w	r3, [r2, r1, lsl #2]
 8007ad4:	b94b      	cbnz	r3, 8007aea <_raise_r+0x32>
 8007ad6:	4620      	mov	r0, r4
 8007ad8:	f000 f830 	bl	8007b3c <_getpid_r>
 8007adc:	462a      	mov	r2, r5
 8007ade:	4601      	mov	r1, r0
 8007ae0:	4620      	mov	r0, r4
 8007ae2:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8007ae6:	f000 b817 	b.w	8007b18 <_kill_r>
 8007aea:	2b01      	cmp	r3, #1
 8007aec:	d00a      	beq.n	8007b04 <_raise_r+0x4c>
 8007aee:	1c59      	adds	r1, r3, #1
 8007af0:	d103      	bne.n	8007afa <_raise_r+0x42>
 8007af2:	2316      	movs	r3, #22
 8007af4:	6003      	str	r3, [r0, #0]
 8007af6:	2001      	movs	r0, #1
 8007af8:	e7e7      	b.n	8007aca <_raise_r+0x12>
 8007afa:	2400      	movs	r4, #0
 8007afc:	f842 4025 	str.w	r4, [r2, r5, lsl #2]
 8007b00:	4628      	mov	r0, r5
 8007b02:	4798      	blx	r3
 8007b04:	2000      	movs	r0, #0
 8007b06:	e7e0      	b.n	8007aca <_raise_r+0x12>

08007b08 <raise>:
 8007b08:	4b02      	ldr	r3, [pc, #8]	; (8007b14 <raise+0xc>)
 8007b0a:	4601      	mov	r1, r0
 8007b0c:	6818      	ldr	r0, [r3, #0]
 8007b0e:	f7ff bfd3 	b.w	8007ab8 <_raise_r>
 8007b12:	bf00      	nop
 8007b14:	20000014 	.word	0x20000014

08007b18 <_kill_r>:
 8007b18:	b538      	push	{r3, r4, r5, lr}
 8007b1a:	4d07      	ldr	r5, [pc, #28]	; (8007b38 <_kill_r+0x20>)
 8007b1c:	2300      	movs	r3, #0
 8007b1e:	4604      	mov	r4, r0
 8007b20:	4608      	mov	r0, r1
 8007b22:	4611      	mov	r1, r2
 8007b24:	602b      	str	r3, [r5, #0]
 8007b26:	f7f9 fae5 	bl	80010f4 <_kill>
 8007b2a:	1c43      	adds	r3, r0, #1
 8007b2c:	d102      	bne.n	8007b34 <_kill_r+0x1c>
 8007b2e:	682b      	ldr	r3, [r5, #0]
 8007b30:	b103      	cbz	r3, 8007b34 <_kill_r+0x1c>
 8007b32:	6023      	str	r3, [r4, #0]
 8007b34:	bd38      	pop	{r3, r4, r5, pc}
 8007b36:	bf00      	nop
 8007b38:	20000360 	.word	0x20000360

08007b3c <_getpid_r>:
 8007b3c:	f7f9 bad2 	b.w	80010e4 <_getpid>

08007b40 <_init>:
 8007b40:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8007b42:	bf00      	nop
 8007b44:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8007b46:	bc08      	pop	{r3}
 8007b48:	469e      	mov	lr, r3
 8007b4a:	4770      	bx	lr

08007b4c <_fini>:
 8007b4c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8007b4e:	bf00      	nop
 8007b50:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8007b52:	bc08      	pop	{r3}
 8007b54:	469e      	mov	lr, r3
 8007b56:	4770      	bx	lr
