// ==============================================================
// RTL generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and OpenCL
// Version: 2019.2
// Copyright (C) 1986-2019 Xilinx, Inc. All Rights Reserved.
// 
// ===========================================================

`timescale 1 ns / 1 ps 

module conv_2d_cl_ss_ap_fixed_ap_fixed_16_4_5_3_0_config5_s (
        ap_clk,
        ap_rst,
        ap_start,
        start_full_n,
        ap_done,
        ap_continue,
        ap_idle,
        ap_ready,
        start_out,
        start_write,
        data_V_V_dout,
        data_V_V_empty_n,
        data_V_V_read,
        res_V_V_din,
        res_V_V_full_n,
        res_V_V_write
);

parameter    ap_ST_fsm_state1 = 24'd1;
parameter    ap_ST_fsm_state2 = 24'd2;
parameter    ap_ST_fsm_state3 = 24'd4;
parameter    ap_ST_fsm_state4 = 24'd8;
parameter    ap_ST_fsm_pp0_stage0 = 24'd16;
parameter    ap_ST_fsm_state7 = 24'd32;
parameter    ap_ST_fsm_state8 = 24'd64;
parameter    ap_ST_fsm_state9 = 24'd128;
parameter    ap_ST_fsm_state10 = 24'd256;
parameter    ap_ST_fsm_state11 = 24'd512;
parameter    ap_ST_fsm_state12 = 24'd1024;
parameter    ap_ST_fsm_state13 = 24'd2048;
parameter    ap_ST_fsm_state14 = 24'd4096;
parameter    ap_ST_fsm_state15 = 24'd8192;
parameter    ap_ST_fsm_state16 = 24'd16384;
parameter    ap_ST_fsm_state17 = 24'd32768;
parameter    ap_ST_fsm_state18 = 24'd65536;
parameter    ap_ST_fsm_state19 = 24'd131072;
parameter    ap_ST_fsm_state20 = 24'd262144;
parameter    ap_ST_fsm_state21 = 24'd524288;
parameter    ap_ST_fsm_state22 = 24'd1048576;
parameter    ap_ST_fsm_state23 = 24'd2097152;
parameter    ap_ST_fsm_state24 = 24'd4194304;
parameter    ap_ST_fsm_state25 = 24'd8388608;

input   ap_clk;
input   ap_rst;
input   ap_start;
input   start_full_n;
output   ap_done;
input   ap_continue;
output   ap_idle;
output   ap_ready;
output   start_out;
output   start_write;
input  [15:0] data_V_V_dout;
input   data_V_V_empty_n;
output   data_V_V_read;
output  [15:0] res_V_V_din;
input   res_V_V_full_n;
output   res_V_V_write;

reg ap_done;
reg ap_idle;
reg start_write;
reg data_V_V_read;
reg res_V_V_write;

reg    real_start;
reg    start_once_reg;
reg    ap_done_reg;
(* fsm_encoding = "none" *) reg   [23:0] ap_CS_fsm;
wire    ap_CS_fsm_state1;
reg    internal_ap_ready;
reg   [8:0] layer_in_V_4_address0;
reg    layer_in_V_4_ce0;
reg    layer_in_V_4_we0;
wire   [15:0] layer_in_V_4_q0;
reg   [31:0] sX_1;
reg   [31:0] sY_1;
reg   [31:0] pY_1;
reg   [31:0] pX_1;
wire   [8:0] w5_V_address0;
reg    w5_V_ce0;
wire   [190:0] w5_V_q0;
reg    data_V_V_blk_n;
wire    ap_CS_fsm_state3;
wire   [0:0] icmp_ln316_fu_1275_p2;
reg    res_V_V_blk_n;
wire    ap_CS_fsm_state24;
reg   [15:0] acc_V_31_0_reg_743;
reg   [15:0] acc_V_30_0_reg_756;
reg   [15:0] acc_V_29_0_reg_769;
reg   [15:0] acc_V_28_0_reg_782;
reg   [15:0] acc_V_27_0_reg_795;
reg   [15:0] acc_V_26_0_reg_808;
reg   [15:0] acc_V_25_0_reg_821;
reg   [15:0] acc_V_24_0_reg_834;
reg   [15:0] acc_V_23_0_reg_847;
reg   [15:0] acc_V_22_0_reg_860;
reg   [15:0] acc_V_21_0_reg_873;
reg   [15:0] acc_V_20_0_reg_886;
reg   [15:0] acc_V_19_0_reg_899;
reg   [15:0] acc_V_18_0_reg_912;
reg   [15:0] acc_V_17_0_reg_925;
reg   [15:0] acc_V_16_0_reg_938;
reg   [15:0] acc_V_15_0_reg_951;
reg   [15:0] acc_V_14_0_reg_964;
reg   [15:0] acc_V_13_0_reg_977;
reg   [15:0] acc_V_12_0_reg_990;
reg   [15:0] acc_V_11_0_reg_1003;
reg   [15:0] acc_V_10_0_reg_1016;
reg   [15:0] acc_V_9_0_reg_1029;
reg   [15:0] acc_V_8_0_reg_1042;
reg   [15:0] acc_V_7_0_reg_1055;
reg   [15:0] acc_V_6_0_reg_1068;
reg   [15:0] acc_V_5_0_reg_1081;
reg   [15:0] acc_V_4_0_reg_1094;
reg   [15:0] acc_V_3_0_reg_1107;
reg   [15:0] acc_V_2_0_reg_1120;
reg   [15:0] acc_V_1_0_reg_1133;
reg   [15:0] acc_V_0_0_reg_1146;
reg   [8:0] in_index_reg_1159;
reg    ap_block_state1;
wire   [10:0] i_fu_1269_p2;
reg   [10:0] i_reg_2804;
wire    ap_CS_fsm_state2;
wire   [5:0] i1_fu_1281_p2;
reg    ap_block_state3;
reg   [31:0] sX_1_load_reg_2817;
wire    ap_CS_fsm_state4;
wire    grp_cnnshift_arr_ap_fixed_ap_fixed_16_4_5_3_0_config5_s_fu_1192_ap_ready;
wire    grp_cnnshift_arr_ap_fixed_ap_fixed_16_4_5_3_0_config5_s_fu_1192_ap_done;
wire   [0:0] icmp_ln327_fu_1296_p2;
reg   [0:0] icmp_ln327_reg_2822;
reg   [31:0] sY_1_load_reg_2827;
wire   [0:0] icmp_ln327_4_fu_1306_p2;
reg   [0:0] icmp_ln327_4_reg_2832;
reg   [31:0] pY_1_load_reg_2837;
reg   [31:0] pX_1_load_reg_2843;
wire   [0:0] and_ln327_4_fu_1364_p2;
reg   [0:0] and_ln327_4_reg_2849;
wire   [0:0] icmp_ln324_fu_1370_p2;
reg   [0:0] icmp_ln324_reg_2853;
wire    ap_CS_fsm_pp0_stage0;
wire    ap_block_state5_pp0_stage0_iter0;
wire    ap_block_state6_pp0_stage0_iter1;
wire    ap_block_pp0_stage0_11001;
wire   [8:0] ir_fu_1376_p2;
reg    ap_enable_reg_pp0_iter0;
wire   [15:0] acc_0_V_fu_2129_p2;
reg    ap_enable_reg_pp0_iter1;
wire   [15:0] acc_1_V_fu_2135_p2;
wire   [15:0] acc_2_V_fu_2141_p2;
wire   [15:0] acc_3_V_fu_2147_p2;
wire   [15:0] acc_4_V_fu_2153_p2;
wire   [15:0] acc_5_V_fu_2159_p2;
wire   [15:0] acc_6_V_fu_2165_p2;
wire   [15:0] acc_7_V_fu_2171_p2;
wire   [15:0] acc_8_V_fu_2177_p2;
wire   [15:0] acc_9_V_fu_2183_p2;
wire   [15:0] acc_10_V_fu_2189_p2;
wire   [15:0] acc_11_V_fu_2195_p2;
wire   [15:0] acc_12_V_fu_2201_p2;
wire   [15:0] acc_13_V_fu_2207_p2;
wire   [15:0] acc_14_V_fu_2213_p2;
wire   [15:0] acc_15_V_fu_2219_p2;
wire   [15:0] acc_16_V_fu_2225_p2;
wire   [15:0] acc_17_V_fu_2231_p2;
wire   [15:0] acc_18_V_fu_2237_p2;
wire   [15:0] acc_19_V_fu_2243_p2;
wire   [15:0] acc_20_V_fu_2249_p2;
wire   [15:0] acc_21_V_fu_2255_p2;
wire   [15:0] acc_22_V_fu_2261_p2;
wire   [15:0] acc_23_V_fu_2267_p2;
wire   [15:0] acc_24_V_fu_2273_p2;
wire   [15:0] acc_25_V_fu_2279_p2;
wire   [15:0] acc_26_V_fu_2285_p2;
wire   [15:0] acc_27_V_fu_2291_p2;
wire   [15:0] acc_28_V_fu_2297_p2;
wire   [15:0] acc_29_V_fu_2303_p2;
wire   [15:0] acc_30_V_fu_2309_p2;
wire   [15:0] acc_31_V_fu_2315_p2;
wire   [5:0] i_ic_fu_2327_p2;
reg   [5:0] i_ic_reg_3035;
wire    ap_CS_fsm_state23;
wire   [0:0] icmp_ln339_fu_2321_p2;
wire   [0:0] icmp_ln347_fu_2338_p2;
reg   [0:0] icmp_ln347_reg_3045;
wire   [31:0] select_ln357_fu_2405_p3;
wire   [0:0] icmp_ln351_fu_2384_p2;
wire    ap_block_pp0_stage0_subdone;
reg    ap_condition_pp0_exit_iter0_state5;
reg   [4:0] tmpdata_V_address0;
reg    tmpdata_V_ce0;
reg    tmpdata_V_we0;
wire   [15:0] tmpdata_V_q0;
reg   [4:0] layer_out_i_address0;
reg    layer_out_i_ce0;
reg    layer_out_i_we0;
reg   [15:0] layer_out_i_d0;
wire   [15:0] layer_out_i_q0;
reg   [4:0] layer_out_i_address1;
reg    layer_out_i_ce1;
reg    layer_out_i_we1;
reg   [15:0] layer_out_i_d1;
wire    grp_cnnshift_arr_ap_fixed_ap_fixed_16_4_5_3_0_config5_s_fu_1192_ap_start;
wire    grp_cnnshift_arr_ap_fixed_ap_fixed_16_4_5_3_0_config5_s_fu_1192_ap_idle;
wire   [4:0] grp_cnnshift_arr_ap_fixed_ap_fixed_16_4_5_3_0_config5_s_fu_1192_data_V_address0;
wire    grp_cnnshift_arr_ap_fixed_ap_fixed_16_4_5_3_0_config5_s_fu_1192_data_V_ce0;
wire   [8:0] grp_cnnshift_arr_ap_fixed_ap_fixed_16_4_5_3_0_config5_s_fu_1192_output_V_address0;
wire    grp_cnnshift_arr_ap_fixed_ap_fixed_16_4_5_3_0_config5_s_fu_1192_output_V_ce0;
wire    grp_cnnshift_arr_ap_fixed_ap_fixed_16_4_5_3_0_config5_s_fu_1192_output_V_we0;
wire   [15:0] grp_cnnshift_arr_ap_fixed_ap_fixed_16_4_5_3_0_config5_s_fu_1192_output_V_d0;
reg   [10:0] i_0_i_reg_721;
wire    ap_CS_fsm_state25;
reg   [5:0] i1_0_i_reg_732;
wire   [0:0] icmp_ln313_fu_1263_p2;
wire    ap_block_pp0_stage0;
reg   [5:0] i_ic_0_i_reg_1170;
wire    ap_CS_fsm_state22;
reg   [31:0] storemerge_i_reg_1181;
reg    grp_cnnshift_arr_ap_fixed_ap_fixed_16_4_5_3_0_config5_s_fu_1192_ap_start_reg;
reg    ap_block_state3_ignore_call0;
wire   [63:0] zext_ln318_fu_1287_p1;
wire   [63:0] zext_ln332_fu_1382_p1;
wire   [63:0] zext_ln341_fu_2333_p1;
wire   [31:0] select_ln362_fu_2359_p3;
wire   [31:0] add_ln355_fu_2389_p2;
wire   [31:0] add_ln360_fu_2343_p2;
wire    ap_CS_fsm_state7;
wire    ap_CS_fsm_state8;
wire    ap_CS_fsm_state9;
wire    ap_CS_fsm_state10;
wire    ap_CS_fsm_state11;
wire    ap_CS_fsm_state12;
wire    ap_CS_fsm_state13;
wire    ap_CS_fsm_state14;
wire    ap_CS_fsm_state15;
wire    ap_CS_fsm_state16;
wire    ap_CS_fsm_state17;
wire    ap_CS_fsm_state18;
wire    ap_CS_fsm_state19;
wire    ap_CS_fsm_state20;
wire    ap_CS_fsm_state21;
wire   [30:0] tmp_5_fu_1316_p4;
wire   [30:0] tmp_6_fu_1336_p4;
wire   [0:0] icmp_ln327_5_fu_1326_p2;
wire   [0:0] icmp_ln327_6_fu_1346_p2;
wire   [0:0] and_ln327_3_fu_1358_p2;
wire   [0:0] and_ln327_fu_1352_p2;
wire  signed [5:0] trunc_ln332_fu_1388_p1;
wire  signed [20:0] mul_ln1118_fu_2424_p2;
wire  signed [5:0] tmp_80_fu_1409_p4;
wire  signed [20:0] mul_ln1118_68_fu_2431_p2;
wire  signed [5:0] tmp_81_fu_1432_p4;
wire  signed [20:0] mul_ln1118_69_fu_2438_p2;
wire  signed [5:0] tmp_82_fu_1455_p4;
wire  signed [20:0] mul_ln1118_70_fu_2445_p2;
wire  signed [5:0] tmp_83_fu_1478_p4;
wire  signed [20:0] mul_ln1118_71_fu_2452_p2;
wire  signed [5:0] tmp_84_fu_1501_p4;
wire  signed [20:0] mul_ln1118_72_fu_2459_p2;
wire  signed [5:0] tmp_85_fu_1524_p4;
wire  signed [20:0] mul_ln1118_73_fu_2466_p2;
wire  signed [5:0] tmp_86_fu_1547_p4;
wire  signed [20:0] mul_ln1118_74_fu_2473_p2;
wire  signed [5:0] tmp_87_fu_1570_p4;
wire  signed [20:0] mul_ln1118_75_fu_2480_p2;
wire  signed [5:0] tmp_88_fu_1593_p4;
wire  signed [20:0] mul_ln1118_76_fu_2487_p2;
wire  signed [5:0] tmp_89_fu_1616_p4;
wire  signed [20:0] mul_ln1118_77_fu_2494_p2;
wire  signed [5:0] tmp_90_fu_1639_p4;
wire  signed [20:0] mul_ln1118_78_fu_2501_p2;
wire  signed [5:0] tmp_91_fu_1662_p4;
wire  signed [20:0] mul_ln1118_79_fu_2508_p2;
wire  signed [5:0] tmp_92_fu_1685_p4;
wire  signed [20:0] mul_ln1118_80_fu_2515_p2;
wire  signed [5:0] tmp_93_fu_1708_p4;
wire  signed [20:0] mul_ln1118_81_fu_2522_p2;
wire  signed [5:0] tmp_94_fu_1731_p4;
wire  signed [20:0] mul_ln1118_82_fu_2529_p2;
wire  signed [5:0] tmp_95_fu_1754_p4;
wire  signed [20:0] mul_ln1118_83_fu_2536_p2;
wire  signed [5:0] tmp_96_fu_1777_p4;
wire  signed [20:0] mul_ln1118_84_fu_2543_p2;
wire  signed [5:0] tmp_97_fu_1800_p4;
wire  signed [20:0] mul_ln1118_85_fu_2550_p2;
wire  signed [5:0] tmp_98_fu_1823_p4;
wire  signed [20:0] mul_ln1118_86_fu_2557_p2;
wire  signed [5:0] tmp_99_fu_1846_p4;
wire  signed [20:0] mul_ln1118_87_fu_2564_p2;
wire  signed [5:0] tmp_100_fu_1869_p4;
wire  signed [20:0] mul_ln1118_88_fu_2571_p2;
wire  signed [5:0] tmp_101_fu_1892_p4;
wire  signed [20:0] mul_ln1118_89_fu_2578_p2;
wire  signed [5:0] tmp_102_fu_1915_p4;
wire  signed [20:0] mul_ln1118_90_fu_2585_p2;
wire  signed [5:0] tmp_103_fu_1938_p4;
wire  signed [20:0] mul_ln1118_91_fu_2592_p2;
wire  signed [5:0] tmp_104_fu_1961_p4;
wire  signed [20:0] mul_ln1118_92_fu_2599_p2;
wire  signed [5:0] tmp_105_fu_1984_p4;
wire  signed [20:0] mul_ln1118_93_fu_2606_p2;
wire  signed [5:0] tmp_106_fu_2007_p4;
wire  signed [20:0] mul_ln1118_94_fu_2613_p2;
wire  signed [5:0] tmp_107_fu_2030_p4;
wire  signed [20:0] mul_ln1118_95_fu_2620_p2;
wire  signed [5:0] tmp_108_fu_2053_p4;
wire  signed [20:0] mul_ln1118_96_fu_2627_p2;
wire  signed [5:0] tmp_109_fu_2076_p4;
wire  signed [20:0] mul_ln1118_97_fu_2634_p2;
wire   [4:0] tmp_3_fu_2099_p4;
wire  signed [4:0] mul_ln1118_98_fu_2113_p0;
wire  signed [15:0] mul_ln1118_98_fu_2113_p1;
wire  signed [20:0] sext_ln1116_cast_fu_1392_p1;
wire   [20:0] mul_ln1118_98_fu_2113_p2;
wire   [15:0] trunc_ln_fu_1400_p4;
wire   [15:0] trunc_ln708_1_fu_1423_p4;
wire   [15:0] trunc_ln708_2_fu_1446_p4;
wire   [15:0] trunc_ln708_3_fu_1469_p4;
wire   [15:0] trunc_ln708_4_fu_1492_p4;
wire   [15:0] trunc_ln708_5_fu_1515_p4;
wire   [15:0] trunc_ln708_6_fu_1538_p4;
wire   [15:0] trunc_ln708_7_fu_1561_p4;
wire   [15:0] trunc_ln708_8_fu_1584_p4;
wire   [15:0] trunc_ln708_9_fu_1607_p4;
wire   [15:0] trunc_ln708_10_fu_1630_p4;
wire   [15:0] trunc_ln708_11_fu_1653_p4;
wire   [15:0] trunc_ln708_12_fu_1676_p4;
wire   [15:0] trunc_ln708_13_fu_1699_p4;
wire   [15:0] trunc_ln708_14_fu_1722_p4;
wire   [15:0] trunc_ln708_15_fu_1745_p4;
wire   [15:0] trunc_ln708_16_fu_1768_p4;
wire   [15:0] trunc_ln708_17_fu_1791_p4;
wire   [15:0] trunc_ln708_18_fu_1814_p4;
wire   [15:0] trunc_ln708_19_fu_1837_p4;
wire   [15:0] trunc_ln708_20_fu_1860_p4;
wire   [15:0] trunc_ln708_21_fu_1883_p4;
wire   [15:0] trunc_ln708_22_fu_1906_p4;
wire   [15:0] trunc_ln708_23_fu_1929_p4;
wire   [15:0] trunc_ln708_24_fu_1952_p4;
wire   [15:0] trunc_ln708_25_fu_1975_p4;
wire   [15:0] trunc_ln708_26_fu_1998_p4;
wire   [15:0] trunc_ln708_27_fu_2021_p4;
wire   [15:0] trunc_ln708_28_fu_2044_p4;
wire   [15:0] trunc_ln708_29_fu_2067_p4;
wire   [15:0] trunc_ln708_30_fu_2090_p4;
wire   [15:0] trunc_ln708_31_fu_2119_p4;
wire   [31:0] add_ln362_fu_2354_p2;
wire   [31:0] add_ln357_fu_2400_p2;
wire  signed [15:0] mul_ln1118_fu_2424_p1;
wire  signed [15:0] mul_ln1118_68_fu_2431_p1;
wire  signed [15:0] mul_ln1118_69_fu_2438_p1;
wire  signed [15:0] mul_ln1118_70_fu_2445_p1;
wire  signed [15:0] mul_ln1118_71_fu_2452_p1;
wire  signed [15:0] mul_ln1118_72_fu_2459_p1;
wire  signed [15:0] mul_ln1118_73_fu_2466_p1;
wire  signed [15:0] mul_ln1118_74_fu_2473_p1;
wire  signed [15:0] mul_ln1118_75_fu_2480_p1;
wire  signed [15:0] mul_ln1118_76_fu_2487_p1;
wire  signed [15:0] mul_ln1118_77_fu_2494_p1;
wire  signed [15:0] mul_ln1118_78_fu_2501_p1;
wire  signed [15:0] mul_ln1118_79_fu_2508_p1;
wire  signed [15:0] mul_ln1118_80_fu_2515_p1;
wire  signed [15:0] mul_ln1118_81_fu_2522_p1;
wire  signed [15:0] mul_ln1118_82_fu_2529_p1;
wire  signed [15:0] mul_ln1118_83_fu_2536_p1;
wire  signed [15:0] mul_ln1118_84_fu_2543_p1;
wire  signed [15:0] mul_ln1118_85_fu_2550_p1;
wire  signed [15:0] mul_ln1118_86_fu_2557_p1;
wire  signed [15:0] mul_ln1118_87_fu_2564_p1;
wire  signed [15:0] mul_ln1118_88_fu_2571_p1;
wire  signed [15:0] mul_ln1118_89_fu_2578_p1;
wire  signed [15:0] mul_ln1118_90_fu_2585_p1;
wire  signed [15:0] mul_ln1118_91_fu_2592_p1;
wire  signed [15:0] mul_ln1118_92_fu_2599_p1;
wire  signed [15:0] mul_ln1118_93_fu_2606_p1;
wire  signed [15:0] mul_ln1118_94_fu_2613_p1;
wire  signed [15:0] mul_ln1118_95_fu_2620_p1;
wire  signed [15:0] mul_ln1118_96_fu_2627_p1;
wire  signed [15:0] mul_ln1118_97_fu_2634_p1;
reg   [23:0] ap_NS_fsm;
reg    ap_idle_pp0;
wire    ap_enable_pp0;
reg    ap_condition_997;
reg    ap_condition_999;
reg    ap_condition_405;
reg    ap_condition_532;

// power-on initialization
initial begin
#0 start_once_reg = 1'b0;
#0 ap_done_reg = 1'b0;
#0 ap_CS_fsm = 24'd1;
#0 sX_1 = 32'd0;
#0 sY_1 = 32'd0;
#0 pY_1 = 32'd0;
#0 pX_1 = 32'd0;
#0 ap_enable_reg_pp0_iter0 = 1'b0;
#0 ap_enable_reg_pp0_iter1 = 1'b0;
#0 grp_cnnshift_arr_ap_fixed_ap_fixed_16_4_5_3_0_config5_s_fu_1192_ap_start_reg = 1'b0;
end

conv_2d_cl_ss_ap_fixed_ap_fixed_16_4_5_3_0_config5_s_layebkl #(
    .DataWidth( 16 ),
    .AddressRange( 288 ),
    .AddressWidth( 9 ))
layer_in_V_4_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(layer_in_V_4_address0),
    .ce0(layer_in_V_4_ce0),
    .we0(layer_in_V_4_we0),
    .d0(grp_cnnshift_arr_ap_fixed_ap_fixed_16_4_5_3_0_config5_s_fu_1192_output_V_d0),
    .q0(layer_in_V_4_q0)
);

conv_2d_cl_ss_ap_fixed_ap_fixed_16_4_5_3_0_config5_s_w5_V #(
    .DataWidth( 191 ),
    .AddressRange( 288 ),
    .AddressWidth( 9 ))
w5_V_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(w5_V_address0),
    .ce0(w5_V_ce0),
    .q0(w5_V_q0)
);

conv_2d_cl_ss_ap_fixed_ap_fixed_16_4_5_3_0_config5_s_tmpdbll #(
    .DataWidth( 16 ),
    .AddressRange( 32 ),
    .AddressWidth( 5 ))
tmpdata_V_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(tmpdata_V_address0),
    .ce0(tmpdata_V_ce0),
    .we0(tmpdata_V_we0),
    .d0(data_V_V_dout),
    .q0(tmpdata_V_q0)
);

conv_2d_cl_ss_ap_fixed_ap_fixed_16_4_5_3_0_config2_s_layeMgi #(
    .DataWidth( 16 ),
    .AddressRange( 32 ),
    .AddressWidth( 5 ))
layer_out_i_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(layer_out_i_address0),
    .ce0(layer_out_i_ce0),
    .we0(layer_out_i_we0),
    .d0(layer_out_i_d0),
    .q0(layer_out_i_q0),
    .address1(layer_out_i_address1),
    .ce1(layer_out_i_ce1),
    .we1(layer_out_i_we1),
    .d1(layer_out_i_d1)
);

cnnshift_arr_ap_fixed_ap_fixed_16_4_5_3_0_config5_s grp_cnnshift_arr_ap_fixed_ap_fixed_16_4_5_3_0_config5_s_fu_1192(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .ap_start(grp_cnnshift_arr_ap_fixed_ap_fixed_16_4_5_3_0_config5_s_fu_1192_ap_start),
    .ap_done(grp_cnnshift_arr_ap_fixed_ap_fixed_16_4_5_3_0_config5_s_fu_1192_ap_done),
    .ap_idle(grp_cnnshift_arr_ap_fixed_ap_fixed_16_4_5_3_0_config5_s_fu_1192_ap_idle),
    .ap_ready(grp_cnnshift_arr_ap_fixed_ap_fixed_16_4_5_3_0_config5_s_fu_1192_ap_ready),
    .data_V_address0(grp_cnnshift_arr_ap_fixed_ap_fixed_16_4_5_3_0_config5_s_fu_1192_data_V_address0),
    .data_V_ce0(grp_cnnshift_arr_ap_fixed_ap_fixed_16_4_5_3_0_config5_s_fu_1192_data_V_ce0),
    .data_V_q0(tmpdata_V_q0),
    .output_V_address0(grp_cnnshift_arr_ap_fixed_ap_fixed_16_4_5_3_0_config5_s_fu_1192_output_V_address0),
    .output_V_ce0(grp_cnnshift_arr_ap_fixed_ap_fixed_16_4_5_3_0_config5_s_fu_1192_output_V_ce0),
    .output_V_we0(grp_cnnshift_arr_ap_fixed_ap_fixed_16_4_5_3_0_config5_s_fu_1192_output_V_we0),
    .output_V_d0(grp_cnnshift_arr_ap_fixed_ap_fixed_16_4_5_3_0_config5_s_fu_1192_output_V_d0),
    .output_V_q0(layer_in_V_4_q0)
);

myproject_mul_mul_6s_16s_21_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 6 ),
    .din1_WIDTH( 16 ),
    .dout_WIDTH( 21 ))
myproject_mul_mul_6s_16s_21_1_1_U52(
    .din0(trunc_ln332_fu_1388_p1),
    .din1(mul_ln1118_fu_2424_p1),
    .dout(mul_ln1118_fu_2424_p2)
);

myproject_mul_mul_6s_16s_21_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 6 ),
    .din1_WIDTH( 16 ),
    .dout_WIDTH( 21 ))
myproject_mul_mul_6s_16s_21_1_1_U53(
    .din0(tmp_80_fu_1409_p4),
    .din1(mul_ln1118_68_fu_2431_p1),
    .dout(mul_ln1118_68_fu_2431_p2)
);

myproject_mul_mul_6s_16s_21_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 6 ),
    .din1_WIDTH( 16 ),
    .dout_WIDTH( 21 ))
myproject_mul_mul_6s_16s_21_1_1_U54(
    .din0(tmp_81_fu_1432_p4),
    .din1(mul_ln1118_69_fu_2438_p1),
    .dout(mul_ln1118_69_fu_2438_p2)
);

myproject_mul_mul_6s_16s_21_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 6 ),
    .din1_WIDTH( 16 ),
    .dout_WIDTH( 21 ))
myproject_mul_mul_6s_16s_21_1_1_U55(
    .din0(tmp_82_fu_1455_p4),
    .din1(mul_ln1118_70_fu_2445_p1),
    .dout(mul_ln1118_70_fu_2445_p2)
);

myproject_mul_mul_6s_16s_21_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 6 ),
    .din1_WIDTH( 16 ),
    .dout_WIDTH( 21 ))
myproject_mul_mul_6s_16s_21_1_1_U56(
    .din0(tmp_83_fu_1478_p4),
    .din1(mul_ln1118_71_fu_2452_p1),
    .dout(mul_ln1118_71_fu_2452_p2)
);

myproject_mul_mul_6s_16s_21_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 6 ),
    .din1_WIDTH( 16 ),
    .dout_WIDTH( 21 ))
myproject_mul_mul_6s_16s_21_1_1_U57(
    .din0(tmp_84_fu_1501_p4),
    .din1(mul_ln1118_72_fu_2459_p1),
    .dout(mul_ln1118_72_fu_2459_p2)
);

myproject_mul_mul_6s_16s_21_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 6 ),
    .din1_WIDTH( 16 ),
    .dout_WIDTH( 21 ))
myproject_mul_mul_6s_16s_21_1_1_U58(
    .din0(tmp_85_fu_1524_p4),
    .din1(mul_ln1118_73_fu_2466_p1),
    .dout(mul_ln1118_73_fu_2466_p2)
);

myproject_mul_mul_6s_16s_21_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 6 ),
    .din1_WIDTH( 16 ),
    .dout_WIDTH( 21 ))
myproject_mul_mul_6s_16s_21_1_1_U59(
    .din0(tmp_86_fu_1547_p4),
    .din1(mul_ln1118_74_fu_2473_p1),
    .dout(mul_ln1118_74_fu_2473_p2)
);

myproject_mul_mul_6s_16s_21_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 6 ),
    .din1_WIDTH( 16 ),
    .dout_WIDTH( 21 ))
myproject_mul_mul_6s_16s_21_1_1_U60(
    .din0(tmp_87_fu_1570_p4),
    .din1(mul_ln1118_75_fu_2480_p1),
    .dout(mul_ln1118_75_fu_2480_p2)
);

myproject_mul_mul_6s_16s_21_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 6 ),
    .din1_WIDTH( 16 ),
    .dout_WIDTH( 21 ))
myproject_mul_mul_6s_16s_21_1_1_U61(
    .din0(tmp_88_fu_1593_p4),
    .din1(mul_ln1118_76_fu_2487_p1),
    .dout(mul_ln1118_76_fu_2487_p2)
);

myproject_mul_mul_6s_16s_21_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 6 ),
    .din1_WIDTH( 16 ),
    .dout_WIDTH( 21 ))
myproject_mul_mul_6s_16s_21_1_1_U62(
    .din0(tmp_89_fu_1616_p4),
    .din1(mul_ln1118_77_fu_2494_p1),
    .dout(mul_ln1118_77_fu_2494_p2)
);

myproject_mul_mul_6s_16s_21_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 6 ),
    .din1_WIDTH( 16 ),
    .dout_WIDTH( 21 ))
myproject_mul_mul_6s_16s_21_1_1_U63(
    .din0(tmp_90_fu_1639_p4),
    .din1(mul_ln1118_78_fu_2501_p1),
    .dout(mul_ln1118_78_fu_2501_p2)
);

myproject_mul_mul_6s_16s_21_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 6 ),
    .din1_WIDTH( 16 ),
    .dout_WIDTH( 21 ))
myproject_mul_mul_6s_16s_21_1_1_U64(
    .din0(tmp_91_fu_1662_p4),
    .din1(mul_ln1118_79_fu_2508_p1),
    .dout(mul_ln1118_79_fu_2508_p2)
);

myproject_mul_mul_6s_16s_21_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 6 ),
    .din1_WIDTH( 16 ),
    .dout_WIDTH( 21 ))
myproject_mul_mul_6s_16s_21_1_1_U65(
    .din0(tmp_92_fu_1685_p4),
    .din1(mul_ln1118_80_fu_2515_p1),
    .dout(mul_ln1118_80_fu_2515_p2)
);

myproject_mul_mul_6s_16s_21_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 6 ),
    .din1_WIDTH( 16 ),
    .dout_WIDTH( 21 ))
myproject_mul_mul_6s_16s_21_1_1_U66(
    .din0(tmp_93_fu_1708_p4),
    .din1(mul_ln1118_81_fu_2522_p1),
    .dout(mul_ln1118_81_fu_2522_p2)
);

myproject_mul_mul_6s_16s_21_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 6 ),
    .din1_WIDTH( 16 ),
    .dout_WIDTH( 21 ))
myproject_mul_mul_6s_16s_21_1_1_U67(
    .din0(tmp_94_fu_1731_p4),
    .din1(mul_ln1118_82_fu_2529_p1),
    .dout(mul_ln1118_82_fu_2529_p2)
);

myproject_mul_mul_6s_16s_21_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 6 ),
    .din1_WIDTH( 16 ),
    .dout_WIDTH( 21 ))
myproject_mul_mul_6s_16s_21_1_1_U68(
    .din0(tmp_95_fu_1754_p4),
    .din1(mul_ln1118_83_fu_2536_p1),
    .dout(mul_ln1118_83_fu_2536_p2)
);

myproject_mul_mul_6s_16s_21_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 6 ),
    .din1_WIDTH( 16 ),
    .dout_WIDTH( 21 ))
myproject_mul_mul_6s_16s_21_1_1_U69(
    .din0(tmp_96_fu_1777_p4),
    .din1(mul_ln1118_84_fu_2543_p1),
    .dout(mul_ln1118_84_fu_2543_p2)
);

myproject_mul_mul_6s_16s_21_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 6 ),
    .din1_WIDTH( 16 ),
    .dout_WIDTH( 21 ))
myproject_mul_mul_6s_16s_21_1_1_U70(
    .din0(tmp_97_fu_1800_p4),
    .din1(mul_ln1118_85_fu_2550_p1),
    .dout(mul_ln1118_85_fu_2550_p2)
);

myproject_mul_mul_6s_16s_21_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 6 ),
    .din1_WIDTH( 16 ),
    .dout_WIDTH( 21 ))
myproject_mul_mul_6s_16s_21_1_1_U71(
    .din0(tmp_98_fu_1823_p4),
    .din1(mul_ln1118_86_fu_2557_p1),
    .dout(mul_ln1118_86_fu_2557_p2)
);

myproject_mul_mul_6s_16s_21_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 6 ),
    .din1_WIDTH( 16 ),
    .dout_WIDTH( 21 ))
myproject_mul_mul_6s_16s_21_1_1_U72(
    .din0(tmp_99_fu_1846_p4),
    .din1(mul_ln1118_87_fu_2564_p1),
    .dout(mul_ln1118_87_fu_2564_p2)
);

myproject_mul_mul_6s_16s_21_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 6 ),
    .din1_WIDTH( 16 ),
    .dout_WIDTH( 21 ))
myproject_mul_mul_6s_16s_21_1_1_U73(
    .din0(tmp_100_fu_1869_p4),
    .din1(mul_ln1118_88_fu_2571_p1),
    .dout(mul_ln1118_88_fu_2571_p2)
);

myproject_mul_mul_6s_16s_21_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 6 ),
    .din1_WIDTH( 16 ),
    .dout_WIDTH( 21 ))
myproject_mul_mul_6s_16s_21_1_1_U74(
    .din0(tmp_101_fu_1892_p4),
    .din1(mul_ln1118_89_fu_2578_p1),
    .dout(mul_ln1118_89_fu_2578_p2)
);

myproject_mul_mul_6s_16s_21_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 6 ),
    .din1_WIDTH( 16 ),
    .dout_WIDTH( 21 ))
myproject_mul_mul_6s_16s_21_1_1_U75(
    .din0(tmp_102_fu_1915_p4),
    .din1(mul_ln1118_90_fu_2585_p1),
    .dout(mul_ln1118_90_fu_2585_p2)
);

myproject_mul_mul_6s_16s_21_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 6 ),
    .din1_WIDTH( 16 ),
    .dout_WIDTH( 21 ))
myproject_mul_mul_6s_16s_21_1_1_U76(
    .din0(tmp_103_fu_1938_p4),
    .din1(mul_ln1118_91_fu_2592_p1),
    .dout(mul_ln1118_91_fu_2592_p2)
);

myproject_mul_mul_6s_16s_21_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 6 ),
    .din1_WIDTH( 16 ),
    .dout_WIDTH( 21 ))
myproject_mul_mul_6s_16s_21_1_1_U77(
    .din0(tmp_104_fu_1961_p4),
    .din1(mul_ln1118_92_fu_2599_p1),
    .dout(mul_ln1118_92_fu_2599_p2)
);

myproject_mul_mul_6s_16s_21_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 6 ),
    .din1_WIDTH( 16 ),
    .dout_WIDTH( 21 ))
myproject_mul_mul_6s_16s_21_1_1_U78(
    .din0(tmp_105_fu_1984_p4),
    .din1(mul_ln1118_93_fu_2606_p1),
    .dout(mul_ln1118_93_fu_2606_p2)
);

myproject_mul_mul_6s_16s_21_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 6 ),
    .din1_WIDTH( 16 ),
    .dout_WIDTH( 21 ))
myproject_mul_mul_6s_16s_21_1_1_U79(
    .din0(tmp_106_fu_2007_p4),
    .din1(mul_ln1118_94_fu_2613_p1),
    .dout(mul_ln1118_94_fu_2613_p2)
);

myproject_mul_mul_6s_16s_21_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 6 ),
    .din1_WIDTH( 16 ),
    .dout_WIDTH( 21 ))
myproject_mul_mul_6s_16s_21_1_1_U80(
    .din0(tmp_107_fu_2030_p4),
    .din1(mul_ln1118_95_fu_2620_p1),
    .dout(mul_ln1118_95_fu_2620_p2)
);

myproject_mul_mul_6s_16s_21_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 6 ),
    .din1_WIDTH( 16 ),
    .dout_WIDTH( 21 ))
myproject_mul_mul_6s_16s_21_1_1_U81(
    .din0(tmp_108_fu_2053_p4),
    .din1(mul_ln1118_96_fu_2627_p1),
    .dout(mul_ln1118_96_fu_2627_p2)
);

myproject_mul_mul_6s_16s_21_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 6 ),
    .din1_WIDTH( 16 ),
    .dout_WIDTH( 21 ))
myproject_mul_mul_6s_16s_21_1_1_U82(
    .din0(tmp_109_fu_2076_p4),
    .din1(mul_ln1118_97_fu_2634_p1),
    .dout(mul_ln1118_97_fu_2634_p2)
);

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_CS_fsm <= ap_ST_fsm_state1;
    end else begin
        ap_CS_fsm <= ap_NS_fsm;
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_done_reg <= 1'b0;
    end else begin
        if ((ap_continue == 1'b1)) begin
            ap_done_reg <= 1'b0;
        end else if (((icmp_ln313_fu_1263_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state2))) begin
            ap_done_reg <= 1'b1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter0 <= 1'b0;
    end else begin
        if (((1'b0 == ap_block_pp0_stage0_subdone) & (1'b1 == ap_condition_pp0_exit_iter0_state5) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
            ap_enable_reg_pp0_iter0 <= 1'b0;
        end else if (((1'd1 == and_ln327_4_fu_1364_p2) & (grp_cnnshift_arr_ap_fixed_ap_fixed_16_4_5_3_0_config5_s_fu_1192_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state4))) begin
            ap_enable_reg_pp0_iter0 <= 1'b1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter1 <= 1'b0;
    end else begin
        if (((1'b0 == ap_block_pp0_stage0_subdone) & (1'b1 == ap_condition_pp0_exit_iter0_state5))) begin
            ap_enable_reg_pp0_iter1 <= (1'b1 ^ ap_condition_pp0_exit_iter0_state5);
        end else if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter1 <= ap_enable_reg_pp0_iter0;
        end else if (((1'd1 == and_ln327_4_fu_1364_p2) & (grp_cnnshift_arr_ap_fixed_ap_fixed_16_4_5_3_0_config5_s_fu_1192_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state4))) begin
            ap_enable_reg_pp0_iter1 <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        grp_cnnshift_arr_ap_fixed_ap_fixed_16_4_5_3_0_config5_s_fu_1192_ap_start_reg <= 1'b0;
    end else begin
        if ((~((icmp_ln316_fu_1275_p2 == 1'd0) & (data_V_V_empty_n == 1'b0)) & (icmp_ln316_fu_1275_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state3))) begin
            grp_cnnshift_arr_ap_fixed_ap_fixed_16_4_5_3_0_config5_s_fu_1192_ap_start_reg <= 1'b1;
        end else if ((grp_cnnshift_arr_ap_fixed_ap_fixed_16_4_5_3_0_config5_s_fu_1192_ap_ready == 1'b1)) begin
            grp_cnnshift_arr_ap_fixed_ap_fixed_16_4_5_3_0_config5_s_fu_1192_ap_start_reg <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        start_once_reg <= 1'b0;
    end else begin
        if (((internal_ap_ready == 1'b0) & (real_start == 1'b1))) begin
            start_once_reg <= 1'b1;
        end else if ((internal_ap_ready == 1'b1)) begin
            start_once_reg <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln324_reg_2853 == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        acc_V_0_0_reg_1146 <= acc_0_V_fu_2129_p2;
    end else if (((1'd1 == and_ln327_4_fu_1364_p2) & (grp_cnnshift_arr_ap_fixed_ap_fixed_16_4_5_3_0_config5_s_fu_1192_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state4))) begin
        acc_V_0_0_reg_1146 <= 16'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln324_reg_2853 == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        acc_V_10_0_reg_1016 <= acc_10_V_fu_2189_p2;
    end else if (((1'd1 == and_ln327_4_fu_1364_p2) & (grp_cnnshift_arr_ap_fixed_ap_fixed_16_4_5_3_0_config5_s_fu_1192_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state4))) begin
        acc_V_10_0_reg_1016 <= 16'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln324_reg_2853 == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        acc_V_11_0_reg_1003 <= acc_11_V_fu_2195_p2;
    end else if (((1'd1 == and_ln327_4_fu_1364_p2) & (grp_cnnshift_arr_ap_fixed_ap_fixed_16_4_5_3_0_config5_s_fu_1192_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state4))) begin
        acc_V_11_0_reg_1003 <= 16'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln324_reg_2853 == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        acc_V_12_0_reg_990 <= acc_12_V_fu_2201_p2;
    end else if (((1'd1 == and_ln327_4_fu_1364_p2) & (grp_cnnshift_arr_ap_fixed_ap_fixed_16_4_5_3_0_config5_s_fu_1192_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state4))) begin
        acc_V_12_0_reg_990 <= 16'd256;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln324_reg_2853 == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        acc_V_13_0_reg_977 <= acc_13_V_fu_2207_p2;
    end else if (((1'd1 == and_ln327_4_fu_1364_p2) & (grp_cnnshift_arr_ap_fixed_ap_fixed_16_4_5_3_0_config5_s_fu_1192_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state4))) begin
        acc_V_13_0_reg_977 <= 16'd256;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln324_reg_2853 == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        acc_V_14_0_reg_964 <= acc_14_V_fu_2213_p2;
    end else if (((1'd1 == and_ln327_4_fu_1364_p2) & (grp_cnnshift_arr_ap_fixed_ap_fixed_16_4_5_3_0_config5_s_fu_1192_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state4))) begin
        acc_V_14_0_reg_964 <= 16'd128;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln324_reg_2853 == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        acc_V_15_0_reg_951 <= acc_15_V_fu_2219_p2;
    end else if (((1'd1 == and_ln327_4_fu_1364_p2) & (grp_cnnshift_arr_ap_fixed_ap_fixed_16_4_5_3_0_config5_s_fu_1192_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state4))) begin
        acc_V_15_0_reg_951 <= 16'd128;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln324_reg_2853 == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        acc_V_16_0_reg_938 <= acc_16_V_fu_2225_p2;
    end else if (((1'd1 == and_ln327_4_fu_1364_p2) & (grp_cnnshift_arr_ap_fixed_ap_fixed_16_4_5_3_0_config5_s_fu_1192_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state4))) begin
        acc_V_16_0_reg_938 <= 16'd256;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln324_reg_2853 == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        acc_V_17_0_reg_925 <= acc_17_V_fu_2231_p2;
    end else if (((1'd1 == and_ln327_4_fu_1364_p2) & (grp_cnnshift_arr_ap_fixed_ap_fixed_16_4_5_3_0_config5_s_fu_1192_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state4))) begin
        acc_V_17_0_reg_925 <= 16'd65408;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln324_reg_2853 == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        acc_V_18_0_reg_912 <= acc_18_V_fu_2237_p2;
    end else if (((1'd1 == and_ln327_4_fu_1364_p2) & (grp_cnnshift_arr_ap_fixed_ap_fixed_16_4_5_3_0_config5_s_fu_1192_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state4))) begin
        acc_V_18_0_reg_912 <= 16'd128;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln324_reg_2853 == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        acc_V_19_0_reg_899 <= acc_19_V_fu_2243_p2;
    end else if (((1'd1 == and_ln327_4_fu_1364_p2) & (grp_cnnshift_arr_ap_fixed_ap_fixed_16_4_5_3_0_config5_s_fu_1192_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state4))) begin
        acc_V_19_0_reg_899 <= 16'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln324_reg_2853 == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        acc_V_1_0_reg_1133 <= acc_1_V_fu_2135_p2;
    end else if (((1'd1 == and_ln327_4_fu_1364_p2) & (grp_cnnshift_arr_ap_fixed_ap_fixed_16_4_5_3_0_config5_s_fu_1192_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state4))) begin
        acc_V_1_0_reg_1133 <= 16'd256;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln324_reg_2853 == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        acc_V_20_0_reg_886 <= acc_20_V_fu_2249_p2;
    end else if (((1'd1 == and_ln327_4_fu_1364_p2) & (grp_cnnshift_arr_ap_fixed_ap_fixed_16_4_5_3_0_config5_s_fu_1192_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state4))) begin
        acc_V_20_0_reg_886 <= 16'd256;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln324_reg_2853 == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        acc_V_21_0_reg_873 <= acc_21_V_fu_2255_p2;
    end else if (((1'd1 == and_ln327_4_fu_1364_p2) & (grp_cnnshift_arr_ap_fixed_ap_fixed_16_4_5_3_0_config5_s_fu_1192_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state4))) begin
        acc_V_21_0_reg_873 <= 16'd128;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln324_reg_2853 == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        acc_V_22_0_reg_860 <= acc_22_V_fu_2261_p2;
    end else if (((1'd1 == and_ln327_4_fu_1364_p2) & (grp_cnnshift_arr_ap_fixed_ap_fixed_16_4_5_3_0_config5_s_fu_1192_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state4))) begin
        acc_V_22_0_reg_860 <= 16'd256;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln324_reg_2853 == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        acc_V_23_0_reg_847 <= acc_23_V_fu_2267_p2;
    end else if (((1'd1 == and_ln327_4_fu_1364_p2) & (grp_cnnshift_arr_ap_fixed_ap_fixed_16_4_5_3_0_config5_s_fu_1192_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state4))) begin
        acc_V_23_0_reg_847 <= 16'd65408;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln324_reg_2853 == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        acc_V_24_0_reg_834 <= acc_24_V_fu_2273_p2;
    end else if (((1'd1 == and_ln327_4_fu_1364_p2) & (grp_cnnshift_arr_ap_fixed_ap_fixed_16_4_5_3_0_config5_s_fu_1192_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state4))) begin
        acc_V_24_0_reg_834 <= 16'd128;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln324_reg_2853 == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        acc_V_25_0_reg_821 <= acc_25_V_fu_2279_p2;
    end else if (((1'd1 == and_ln327_4_fu_1364_p2) & (grp_cnnshift_arr_ap_fixed_ap_fixed_16_4_5_3_0_config5_s_fu_1192_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state4))) begin
        acc_V_25_0_reg_821 <= 16'd65152;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln324_reg_2853 == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        acc_V_26_0_reg_808 <= acc_26_V_fu_2285_p2;
    end else if (((1'd1 == and_ln327_4_fu_1364_p2) & (grp_cnnshift_arr_ap_fixed_ap_fixed_16_4_5_3_0_config5_s_fu_1192_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state4))) begin
        acc_V_26_0_reg_808 <= 16'd384;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln324_reg_2853 == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        acc_V_27_0_reg_795 <= acc_27_V_fu_2291_p2;
    end else if (((1'd1 == and_ln327_4_fu_1364_p2) & (grp_cnnshift_arr_ap_fixed_ap_fixed_16_4_5_3_0_config5_s_fu_1192_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state4))) begin
        acc_V_27_0_reg_795 <= 16'd256;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln324_reg_2853 == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        acc_V_28_0_reg_782 <= acc_28_V_fu_2297_p2;
    end else if (((1'd1 == and_ln327_4_fu_1364_p2) & (grp_cnnshift_arr_ap_fixed_ap_fixed_16_4_5_3_0_config5_s_fu_1192_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state4))) begin
        acc_V_28_0_reg_782 <= 16'd384;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln324_reg_2853 == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        acc_V_29_0_reg_769 <= acc_29_V_fu_2303_p2;
    end else if (((1'd1 == and_ln327_4_fu_1364_p2) & (grp_cnnshift_arr_ap_fixed_ap_fixed_16_4_5_3_0_config5_s_fu_1192_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state4))) begin
        acc_V_29_0_reg_769 <= 16'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln324_reg_2853 == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        acc_V_2_0_reg_1120 <= acc_2_V_fu_2141_p2;
    end else if (((1'd1 == and_ln327_4_fu_1364_p2) & (grp_cnnshift_arr_ap_fixed_ap_fixed_16_4_5_3_0_config5_s_fu_1192_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state4))) begin
        acc_V_2_0_reg_1120 <= 16'd128;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln324_reg_2853 == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        acc_V_30_0_reg_756 <= acc_30_V_fu_2309_p2;
    end else if (((1'd1 == and_ln327_4_fu_1364_p2) & (grp_cnnshift_arr_ap_fixed_ap_fixed_16_4_5_3_0_config5_s_fu_1192_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state4))) begin
        acc_V_30_0_reg_756 <= 16'd128;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln324_reg_2853 == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        acc_V_31_0_reg_743 <= acc_31_V_fu_2315_p2;
    end else if (((1'd1 == and_ln327_4_fu_1364_p2) & (grp_cnnshift_arr_ap_fixed_ap_fixed_16_4_5_3_0_config5_s_fu_1192_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state4))) begin
        acc_V_31_0_reg_743 <= 16'd256;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln324_reg_2853 == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        acc_V_3_0_reg_1107 <= acc_3_V_fu_2147_p2;
    end else if (((1'd1 == and_ln327_4_fu_1364_p2) & (grp_cnnshift_arr_ap_fixed_ap_fixed_16_4_5_3_0_config5_s_fu_1192_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state4))) begin
        acc_V_3_0_reg_1107 <= 16'd128;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln324_reg_2853 == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        acc_V_4_0_reg_1094 <= acc_4_V_fu_2153_p2;
    end else if (((1'd1 == and_ln327_4_fu_1364_p2) & (grp_cnnshift_arr_ap_fixed_ap_fixed_16_4_5_3_0_config5_s_fu_1192_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state4))) begin
        acc_V_4_0_reg_1094 <= 16'd65280;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln324_reg_2853 == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        acc_V_5_0_reg_1081 <= acc_5_V_fu_2159_p2;
    end else if (((1'd1 == and_ln327_4_fu_1364_p2) & (grp_cnnshift_arr_ap_fixed_ap_fixed_16_4_5_3_0_config5_s_fu_1192_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state4))) begin
        acc_V_5_0_reg_1081 <= 16'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln324_reg_2853 == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        acc_V_6_0_reg_1068 <= acc_6_V_fu_2165_p2;
    end else if (((1'd1 == and_ln327_4_fu_1364_p2) & (grp_cnnshift_arr_ap_fixed_ap_fixed_16_4_5_3_0_config5_s_fu_1192_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state4))) begin
        acc_V_6_0_reg_1068 <= 16'd256;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln324_reg_2853 == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        acc_V_7_0_reg_1055 <= acc_7_V_fu_2171_p2;
    end else if (((1'd1 == and_ln327_4_fu_1364_p2) & (grp_cnnshift_arr_ap_fixed_ap_fixed_16_4_5_3_0_config5_s_fu_1192_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state4))) begin
        acc_V_7_0_reg_1055 <= 16'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln324_reg_2853 == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        acc_V_8_0_reg_1042 <= acc_8_V_fu_2177_p2;
    end else if (((1'd1 == and_ln327_4_fu_1364_p2) & (grp_cnnshift_arr_ap_fixed_ap_fixed_16_4_5_3_0_config5_s_fu_1192_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state4))) begin
        acc_V_8_0_reg_1042 <= 16'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln324_reg_2853 == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        acc_V_9_0_reg_1029 <= acc_9_V_fu_2183_p2;
    end else if (((1'd1 == and_ln327_4_fu_1364_p2) & (grp_cnnshift_arr_ap_fixed_ap_fixed_16_4_5_3_0_config5_s_fu_1192_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state4))) begin
        acc_V_9_0_reg_1029 <= 16'd256;
    end
end

always @ (posedge ap_clk) begin
    if ((~((icmp_ln316_fu_1275_p2 == 1'd0) & (data_V_V_empty_n == 1'b0)) & (icmp_ln316_fu_1275_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state3))) begin
        i1_0_i_reg_732 <= i1_fu_1281_p2;
    end else if (((icmp_ln313_fu_1263_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state2))) begin
        i1_0_i_reg_732 <= 6'd0;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state25)) begin
        i_0_i_reg_721 <= i_reg_2804;
    end else if ((~((ap_done_reg == 1'b1) | (real_start == 1'b0)) & (1'b1 == ap_CS_fsm_state1))) begin
        i_0_i_reg_721 <= 11'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((res_V_V_full_n == 1'b1) & (1'b1 == ap_CS_fsm_state24))) begin
        i_ic_0_i_reg_1170 <= i_ic_reg_3035;
    end else if ((1'b1 == ap_CS_fsm_state22)) begin
        i_ic_0_i_reg_1170 <= 6'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln324_fu_1370_p2 == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        in_index_reg_1159 <= ir_fu_1376_p2;
    end else if (((1'd1 == and_ln327_4_fu_1364_p2) & (grp_cnnshift_arr_ap_fixed_ap_fixed_16_4_5_3_0_config5_s_fu_1192_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state4))) begin
        in_index_reg_1159 <= 9'd0;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state23)) begin
        if ((1'b1 == ap_condition_999)) begin
            pX_1 <= 32'd0;
        end else if ((1'b1 == ap_condition_997)) begin
            pX_1 <= add_ln360_fu_2343_p2;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state23)) begin
        if ((1'b1 == ap_condition_532)) begin
            pY_1 <= 32'd0;
        end else if ((1'b1 == ap_condition_405)) begin
            pY_1 <= add_ln355_fu_2389_p2;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state23)) begin
        if ((1'b1 == ap_condition_999)) begin
            sX_1 <= 32'd0;
        end else if ((1'b1 == ap_condition_997)) begin
            sX_1 <= select_ln362_fu_2359_p3;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state23)) begin
        if ((1'b1 == ap_condition_532)) begin
            storemerge_i_reg_1181 <= 32'd0;
        end else if ((1'b1 == ap_condition_405)) begin
            storemerge_i_reg_1181 <= select_ln357_fu_2405_p3;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((grp_cnnshift_arr_ap_fixed_ap_fixed_16_4_5_3_0_config5_s_fu_1192_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state4))) begin
        and_ln327_4_reg_2849 <= and_ln327_4_fu_1364_p2;
        icmp_ln327_4_reg_2832 <= icmp_ln327_4_fu_1306_p2;
        icmp_ln327_reg_2822 <= icmp_ln327_fu_1296_p2;
        pX_1_load_reg_2843 <= pX_1;
        pY_1_load_reg_2837 <= pY_1;
        sX_1_load_reg_2817 <= sX_1;
        sY_1_load_reg_2827 <= sY_1;
    end
end

always @ (posedge ap_clk) begin
    if (((1'd1 == and_ln327_4_reg_2849) & (1'b1 == ap_CS_fsm_state23))) begin
        i_ic_reg_3035 <= i_ic_fu_2327_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state2)) begin
        i_reg_2804 <= i_fu_1269_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        icmp_ln324_reg_2853 <= icmp_ln324_fu_1370_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state23) & ((1'd0 == and_ln327_4_reg_2849) | (icmp_ln339_fu_2321_p2 == 1'd1)))) begin
        icmp_ln347_reg_3045 <= icmp_ln347_fu_2338_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln347_reg_3045 == 1'd1) & (1'b1 == ap_CS_fsm_state25))) begin
        sY_1 <= storemerge_i_reg_1181;
    end
end

always @ (*) begin
    if ((icmp_ln324_fu_1370_p2 == 1'd1)) begin
        ap_condition_pp0_exit_iter0_state5 = 1'b1;
    end else begin
        ap_condition_pp0_exit_iter0_state5 = 1'b0;
    end
end

always @ (*) begin
    if (((icmp_ln313_fu_1263_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state2))) begin
        ap_done = 1'b1;
    end else begin
        ap_done = ap_done_reg;
    end
end

always @ (*) begin
    if (((real_start == 1'b0) & (1'b1 == ap_CS_fsm_state1))) begin
        ap_idle = 1'b1;
    end else begin
        ap_idle = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter1 == 1'b0) & (ap_enable_reg_pp0_iter0 == 1'b0))) begin
        ap_idle_pp0 = 1'b1;
    end else begin
        ap_idle_pp0 = 1'b0;
    end
end

always @ (*) begin
    if (((icmp_ln316_fu_1275_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state3))) begin
        data_V_V_blk_n = data_V_V_empty_n;
    end else begin
        data_V_V_blk_n = 1'b1;
    end
end

always @ (*) begin
    if ((~((icmp_ln316_fu_1275_p2 == 1'd0) & (data_V_V_empty_n == 1'b0)) & (icmp_ln316_fu_1275_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state3))) begin
        data_V_V_read = 1'b1;
    end else begin
        data_V_V_read = 1'b0;
    end
end

always @ (*) begin
    if (((icmp_ln313_fu_1263_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state2))) begin
        internal_ap_ready = 1'b1;
    end else begin
        internal_ap_ready = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        layer_in_V_4_address0 = zext_ln332_fu_1382_p1;
    end else if ((1'b1 == ap_CS_fsm_state4)) begin
        layer_in_V_4_address0 = grp_cnnshift_arr_ap_fixed_ap_fixed_16_4_5_3_0_config5_s_fu_1192_output_V_address0;
    end else begin
        layer_in_V_4_address0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        layer_in_V_4_ce0 = 1'b1;
    end else if ((1'b1 == ap_CS_fsm_state4)) begin
        layer_in_V_4_ce0 = grp_cnnshift_arr_ap_fixed_ap_fixed_16_4_5_3_0_config5_s_fu_1192_output_V_ce0;
    end else begin
        layer_in_V_4_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state4)) begin
        layer_in_V_4_we0 = grp_cnnshift_arr_ap_fixed_ap_fixed_16_4_5_3_0_config5_s_fu_1192_output_V_we0;
    end else begin
        layer_in_V_4_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state23)) begin
        layer_out_i_address0 = zext_ln341_fu_2333_p1;
    end else if ((1'b1 == ap_CS_fsm_state22)) begin
        layer_out_i_address0 = 64'd30;
    end else if ((1'b1 == ap_CS_fsm_state21)) begin
        layer_out_i_address0 = 64'd28;
    end else if ((1'b1 == ap_CS_fsm_state20)) begin
        layer_out_i_address0 = 64'd26;
    end else if ((1'b1 == ap_CS_fsm_state19)) begin
        layer_out_i_address0 = 64'd24;
    end else if ((1'b1 == ap_CS_fsm_state18)) begin
        layer_out_i_address0 = 64'd22;
    end else if ((1'b1 == ap_CS_fsm_state17)) begin
        layer_out_i_address0 = 64'd20;
    end else if ((1'b1 == ap_CS_fsm_state16)) begin
        layer_out_i_address0 = 64'd18;
    end else if ((1'b1 == ap_CS_fsm_state15)) begin
        layer_out_i_address0 = 64'd16;
    end else if ((1'b1 == ap_CS_fsm_state14)) begin
        layer_out_i_address0 = 64'd14;
    end else if ((1'b1 == ap_CS_fsm_state13)) begin
        layer_out_i_address0 = 64'd12;
    end else if ((1'b1 == ap_CS_fsm_state12)) begin
        layer_out_i_address0 = 64'd10;
    end else if ((1'b1 == ap_CS_fsm_state11)) begin
        layer_out_i_address0 = 64'd8;
    end else if ((1'b1 == ap_CS_fsm_state10)) begin
        layer_out_i_address0 = 64'd6;
    end else if ((1'b1 == ap_CS_fsm_state9)) begin
        layer_out_i_address0 = 64'd4;
    end else if ((1'b1 == ap_CS_fsm_state8)) begin
        layer_out_i_address0 = 64'd2;
    end else if ((1'b1 == ap_CS_fsm_state7)) begin
        layer_out_i_address0 = 64'd0;
    end else begin
        layer_out_i_address0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state22)) begin
        layer_out_i_address1 = 64'd31;
    end else if ((1'b1 == ap_CS_fsm_state21)) begin
        layer_out_i_address1 = 64'd29;
    end else if ((1'b1 == ap_CS_fsm_state20)) begin
        layer_out_i_address1 = 64'd27;
    end else if ((1'b1 == ap_CS_fsm_state19)) begin
        layer_out_i_address1 = 64'd25;
    end else if ((1'b1 == ap_CS_fsm_state18)) begin
        layer_out_i_address1 = 64'd23;
    end else if ((1'b1 == ap_CS_fsm_state17)) begin
        layer_out_i_address1 = 64'd21;
    end else if ((1'b1 == ap_CS_fsm_state16)) begin
        layer_out_i_address1 = 64'd19;
    end else if ((1'b1 == ap_CS_fsm_state15)) begin
        layer_out_i_address1 = 64'd17;
    end else if ((1'b1 == ap_CS_fsm_state14)) begin
        layer_out_i_address1 = 64'd15;
    end else if ((1'b1 == ap_CS_fsm_state13)) begin
        layer_out_i_address1 = 64'd13;
    end else if ((1'b1 == ap_CS_fsm_state12)) begin
        layer_out_i_address1 = 64'd11;
    end else if ((1'b1 == ap_CS_fsm_state11)) begin
        layer_out_i_address1 = 64'd9;
    end else if ((1'b1 == ap_CS_fsm_state10)) begin
        layer_out_i_address1 = 64'd7;
    end else if ((1'b1 == ap_CS_fsm_state9)) begin
        layer_out_i_address1 = 64'd5;
    end else if ((1'b1 == ap_CS_fsm_state8)) begin
        layer_out_i_address1 = 64'd3;
    end else if ((1'b1 == ap_CS_fsm_state7)) begin
        layer_out_i_address1 = 64'd1;
    end else begin
        layer_out_i_address1 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state22) | (1'b1 == ap_CS_fsm_state23) | (1'b1 == ap_CS_fsm_state21) | (1'b1 == ap_CS_fsm_state20) | (1'b1 == ap_CS_fsm_state19) | (1'b1 == ap_CS_fsm_state18) | (1'b1 == ap_CS_fsm_state17) | (1'b1 == ap_CS_fsm_state16) | (1'b1 == ap_CS_fsm_state15) | (1'b1 == ap_CS_fsm_state14) | (1'b1 == ap_CS_fsm_state13) | (1'b1 == ap_CS_fsm_state12) | (1'b1 == ap_CS_fsm_state11) | (1'b1 == ap_CS_fsm_state10) | (1'b1 == ap_CS_fsm_state9) | (1'b1 == ap_CS_fsm_state8) | (1'b1 == ap_CS_fsm_state7))) begin
        layer_out_i_ce0 = 1'b1;
    end else begin
        layer_out_i_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state22) | (1'b1 == ap_CS_fsm_state21) | (1'b1 == ap_CS_fsm_state20) | (1'b1 == ap_CS_fsm_state19) | (1'b1 == ap_CS_fsm_state18) | (1'b1 == ap_CS_fsm_state17) | (1'b1 == ap_CS_fsm_state16) | (1'b1 == ap_CS_fsm_state15) | (1'b1 == ap_CS_fsm_state14) | (1'b1 == ap_CS_fsm_state13) | (1'b1 == ap_CS_fsm_state12) | (1'b1 == ap_CS_fsm_state11) | (1'b1 == ap_CS_fsm_state10) | (1'b1 == ap_CS_fsm_state9) | (1'b1 == ap_CS_fsm_state8) | (1'b1 == ap_CS_fsm_state7))) begin
        layer_out_i_ce1 = 1'b1;
    end else begin
        layer_out_i_ce1 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state22)) begin
        layer_out_i_d0 = acc_V_30_0_reg_756;
    end else if ((1'b1 == ap_CS_fsm_state21)) begin
        layer_out_i_d0 = acc_V_28_0_reg_782;
    end else if ((1'b1 == ap_CS_fsm_state20)) begin
        layer_out_i_d0 = acc_V_26_0_reg_808;
    end else if ((1'b1 == ap_CS_fsm_state19)) begin
        layer_out_i_d0 = acc_V_24_0_reg_834;
    end else if ((1'b1 == ap_CS_fsm_state18)) begin
        layer_out_i_d0 = acc_V_22_0_reg_860;
    end else if ((1'b1 == ap_CS_fsm_state17)) begin
        layer_out_i_d0 = acc_V_20_0_reg_886;
    end else if ((1'b1 == ap_CS_fsm_state16)) begin
        layer_out_i_d0 = acc_V_18_0_reg_912;
    end else if ((1'b1 == ap_CS_fsm_state15)) begin
        layer_out_i_d0 = acc_V_16_0_reg_938;
    end else if ((1'b1 == ap_CS_fsm_state14)) begin
        layer_out_i_d0 = acc_V_14_0_reg_964;
    end else if ((1'b1 == ap_CS_fsm_state13)) begin
        layer_out_i_d0 = acc_V_12_0_reg_990;
    end else if ((1'b1 == ap_CS_fsm_state12)) begin
        layer_out_i_d0 = acc_V_10_0_reg_1016;
    end else if ((1'b1 == ap_CS_fsm_state11)) begin
        layer_out_i_d0 = acc_V_8_0_reg_1042;
    end else if ((1'b1 == ap_CS_fsm_state10)) begin
        layer_out_i_d0 = acc_V_6_0_reg_1068;
    end else if ((1'b1 == ap_CS_fsm_state9)) begin
        layer_out_i_d0 = acc_V_4_0_reg_1094;
    end else if ((1'b1 == ap_CS_fsm_state8)) begin
        layer_out_i_d0 = acc_V_2_0_reg_1120;
    end else if ((1'b1 == ap_CS_fsm_state7)) begin
        layer_out_i_d0 = acc_V_0_0_reg_1146;
    end else begin
        layer_out_i_d0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state22)) begin
        layer_out_i_d1 = acc_V_31_0_reg_743;
    end else if ((1'b1 == ap_CS_fsm_state21)) begin
        layer_out_i_d1 = acc_V_29_0_reg_769;
    end else if ((1'b1 == ap_CS_fsm_state20)) begin
        layer_out_i_d1 = acc_V_27_0_reg_795;
    end else if ((1'b1 == ap_CS_fsm_state19)) begin
        layer_out_i_d1 = acc_V_25_0_reg_821;
    end else if ((1'b1 == ap_CS_fsm_state18)) begin
        layer_out_i_d1 = acc_V_23_0_reg_847;
    end else if ((1'b1 == ap_CS_fsm_state17)) begin
        layer_out_i_d1 = acc_V_21_0_reg_873;
    end else if ((1'b1 == ap_CS_fsm_state16)) begin
        layer_out_i_d1 = acc_V_19_0_reg_899;
    end else if ((1'b1 == ap_CS_fsm_state15)) begin
        layer_out_i_d1 = acc_V_17_0_reg_925;
    end else if ((1'b1 == ap_CS_fsm_state14)) begin
        layer_out_i_d1 = acc_V_15_0_reg_951;
    end else if ((1'b1 == ap_CS_fsm_state13)) begin
        layer_out_i_d1 = acc_V_13_0_reg_977;
    end else if ((1'b1 == ap_CS_fsm_state12)) begin
        layer_out_i_d1 = acc_V_11_0_reg_1003;
    end else if ((1'b1 == ap_CS_fsm_state11)) begin
        layer_out_i_d1 = acc_V_9_0_reg_1029;
    end else if ((1'b1 == ap_CS_fsm_state10)) begin
        layer_out_i_d1 = acc_V_7_0_reg_1055;
    end else if ((1'b1 == ap_CS_fsm_state9)) begin
        layer_out_i_d1 = acc_V_5_0_reg_1081;
    end else if ((1'b1 == ap_CS_fsm_state8)) begin
        layer_out_i_d1 = acc_V_3_0_reg_1107;
    end else if ((1'b1 == ap_CS_fsm_state7)) begin
        layer_out_i_d1 = acc_V_1_0_reg_1133;
    end else begin
        layer_out_i_d1 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state22) | (1'b1 == ap_CS_fsm_state21) | (1'b1 == ap_CS_fsm_state20) | (1'b1 == ap_CS_fsm_state19) | (1'b1 == ap_CS_fsm_state18) | (1'b1 == ap_CS_fsm_state17) | (1'b1 == ap_CS_fsm_state16) | (1'b1 == ap_CS_fsm_state15) | (1'b1 == ap_CS_fsm_state14) | (1'b1 == ap_CS_fsm_state13) | (1'b1 == ap_CS_fsm_state12) | (1'b1 == ap_CS_fsm_state11) | (1'b1 == ap_CS_fsm_state10) | (1'b1 == ap_CS_fsm_state9) | (1'b1 == ap_CS_fsm_state8) | (1'b1 == ap_CS_fsm_state7))) begin
        layer_out_i_we0 = 1'b1;
    end else begin
        layer_out_i_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state22) | (1'b1 == ap_CS_fsm_state21) | (1'b1 == ap_CS_fsm_state20) | (1'b1 == ap_CS_fsm_state19) | (1'b1 == ap_CS_fsm_state18) | (1'b1 == ap_CS_fsm_state17) | (1'b1 == ap_CS_fsm_state16) | (1'b1 == ap_CS_fsm_state15) | (1'b1 == ap_CS_fsm_state14) | (1'b1 == ap_CS_fsm_state13) | (1'b1 == ap_CS_fsm_state12) | (1'b1 == ap_CS_fsm_state11) | (1'b1 == ap_CS_fsm_state10) | (1'b1 == ap_CS_fsm_state9) | (1'b1 == ap_CS_fsm_state8) | (1'b1 == ap_CS_fsm_state7))) begin
        layer_out_i_we1 = 1'b1;
    end else begin
        layer_out_i_we1 = 1'b0;
    end
end

always @ (*) begin
    if (((start_once_reg == 1'b0) & (start_full_n == 1'b0))) begin
        real_start = 1'b0;
    end else begin
        real_start = ap_start;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state24)) begin
        res_V_V_blk_n = res_V_V_full_n;
    end else begin
        res_V_V_blk_n = 1'b1;
    end
end

always @ (*) begin
    if (((res_V_V_full_n == 1'b1) & (1'b1 == ap_CS_fsm_state24))) begin
        res_V_V_write = 1'b1;
    end else begin
        res_V_V_write = 1'b0;
    end
end

always @ (*) begin
    if (((start_once_reg == 1'b0) & (real_start == 1'b1))) begin
        start_write = 1'b1;
    end else begin
        start_write = 1'b0;
    end
end

always @ (*) begin
    if (((icmp_ln316_fu_1275_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state3))) begin
        tmpdata_V_address0 = zext_ln318_fu_1287_p1;
    end else if ((1'b1 == ap_CS_fsm_state4)) begin
        tmpdata_V_address0 = grp_cnnshift_arr_ap_fixed_ap_fixed_16_4_5_3_0_config5_s_fu_1192_data_V_address0;
    end else begin
        tmpdata_V_address0 = 'bx;
    end
end

always @ (*) begin
    if ((~((icmp_ln316_fu_1275_p2 == 1'd0) & (data_V_V_empty_n == 1'b0)) & (icmp_ln316_fu_1275_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state3))) begin
        tmpdata_V_ce0 = 1'b1;
    end else if ((1'b1 == ap_CS_fsm_state4)) begin
        tmpdata_V_ce0 = grp_cnnshift_arr_ap_fixed_ap_fixed_16_4_5_3_0_config5_s_fu_1192_data_V_ce0;
    end else begin
        tmpdata_V_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((~((icmp_ln316_fu_1275_p2 == 1'd0) & (data_V_V_empty_n == 1'b0)) & (icmp_ln316_fu_1275_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state3))) begin
        tmpdata_V_we0 = 1'b1;
    end else begin
        tmpdata_V_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        w5_V_ce0 = 1'b1;
    end else begin
        w5_V_ce0 = 1'b0;
    end
end

always @ (*) begin
    case (ap_CS_fsm)
        ap_ST_fsm_state1 : begin
            if ((~((ap_done_reg == 1'b1) | (real_start == 1'b0)) & (1'b1 == ap_CS_fsm_state1))) begin
                ap_NS_fsm = ap_ST_fsm_state2;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state1;
            end
        end
        ap_ST_fsm_state2 : begin
            if (((icmp_ln313_fu_1263_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state2))) begin
                ap_NS_fsm = ap_ST_fsm_state1;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state3;
            end
        end
        ap_ST_fsm_state3 : begin
            if ((~((icmp_ln316_fu_1275_p2 == 1'd0) & (data_V_V_empty_n == 1'b0)) & (icmp_ln316_fu_1275_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state3))) begin
                ap_NS_fsm = ap_ST_fsm_state3;
            end else if ((~((icmp_ln316_fu_1275_p2 == 1'd0) & (data_V_V_empty_n == 1'b0)) & (icmp_ln316_fu_1275_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state3))) begin
                ap_NS_fsm = ap_ST_fsm_state4;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state3;
            end
        end
        ap_ST_fsm_state4 : begin
            if (((1'd1 == and_ln327_4_fu_1364_p2) & (grp_cnnshift_arr_ap_fixed_ap_fixed_16_4_5_3_0_config5_s_fu_1192_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state4))) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage0;
            end else if (((1'd0 == and_ln327_4_fu_1364_p2) & (grp_cnnshift_arr_ap_fixed_ap_fixed_16_4_5_3_0_config5_s_fu_1192_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state4))) begin
                ap_NS_fsm = ap_ST_fsm_state23;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state4;
            end
        end
        ap_ST_fsm_pp0_stage0 : begin
            if (~((1'b0 == ap_block_pp0_stage0_subdone) & (icmp_ln324_fu_1370_p2 == 1'd1) & (ap_enable_reg_pp0_iter0 == 1'b1))) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage0;
            end else if (((1'b0 == ap_block_pp0_stage0_subdone) & (icmp_ln324_fu_1370_p2 == 1'd1) & (ap_enable_reg_pp0_iter0 == 1'b1))) begin
                ap_NS_fsm = ap_ST_fsm_state7;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage0;
            end
        end
        ap_ST_fsm_state7 : begin
            ap_NS_fsm = ap_ST_fsm_state8;
        end
        ap_ST_fsm_state8 : begin
            ap_NS_fsm = ap_ST_fsm_state9;
        end
        ap_ST_fsm_state9 : begin
            ap_NS_fsm = ap_ST_fsm_state10;
        end
        ap_ST_fsm_state10 : begin
            ap_NS_fsm = ap_ST_fsm_state11;
        end
        ap_ST_fsm_state11 : begin
            ap_NS_fsm = ap_ST_fsm_state12;
        end
        ap_ST_fsm_state12 : begin
            ap_NS_fsm = ap_ST_fsm_state13;
        end
        ap_ST_fsm_state13 : begin
            ap_NS_fsm = ap_ST_fsm_state14;
        end
        ap_ST_fsm_state14 : begin
            ap_NS_fsm = ap_ST_fsm_state15;
        end
        ap_ST_fsm_state15 : begin
            ap_NS_fsm = ap_ST_fsm_state16;
        end
        ap_ST_fsm_state16 : begin
            ap_NS_fsm = ap_ST_fsm_state17;
        end
        ap_ST_fsm_state17 : begin
            ap_NS_fsm = ap_ST_fsm_state18;
        end
        ap_ST_fsm_state18 : begin
            ap_NS_fsm = ap_ST_fsm_state19;
        end
        ap_ST_fsm_state19 : begin
            ap_NS_fsm = ap_ST_fsm_state20;
        end
        ap_ST_fsm_state20 : begin
            ap_NS_fsm = ap_ST_fsm_state21;
        end
        ap_ST_fsm_state21 : begin
            ap_NS_fsm = ap_ST_fsm_state22;
        end
        ap_ST_fsm_state22 : begin
            ap_NS_fsm = ap_ST_fsm_state23;
        end
        ap_ST_fsm_state23 : begin
            if (((1'b1 == ap_CS_fsm_state23) & ((1'd0 == and_ln327_4_reg_2849) | (icmp_ln339_fu_2321_p2 == 1'd1)))) begin
                ap_NS_fsm = ap_ST_fsm_state25;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state24;
            end
        end
        ap_ST_fsm_state24 : begin
            if (((res_V_V_full_n == 1'b1) & (1'b1 == ap_CS_fsm_state24))) begin
                ap_NS_fsm = ap_ST_fsm_state23;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state24;
            end
        end
        ap_ST_fsm_state25 : begin
            ap_NS_fsm = ap_ST_fsm_state2;
        end
        default : begin
            ap_NS_fsm = 'bx;
        end
    endcase
end

assign acc_0_V_fu_2129_p2 = (acc_V_0_0_reg_1146 + trunc_ln_fu_1400_p4);

assign acc_10_V_fu_2189_p2 = (acc_V_10_0_reg_1016 + trunc_ln708_10_fu_1630_p4);

assign acc_11_V_fu_2195_p2 = (acc_V_11_0_reg_1003 + trunc_ln708_11_fu_1653_p4);

assign acc_12_V_fu_2201_p2 = (acc_V_12_0_reg_990 + trunc_ln708_12_fu_1676_p4);

assign acc_13_V_fu_2207_p2 = (acc_V_13_0_reg_977 + trunc_ln708_13_fu_1699_p4);

assign acc_14_V_fu_2213_p2 = (acc_V_14_0_reg_964 + trunc_ln708_14_fu_1722_p4);

assign acc_15_V_fu_2219_p2 = (acc_V_15_0_reg_951 + trunc_ln708_15_fu_1745_p4);

assign acc_16_V_fu_2225_p2 = (acc_V_16_0_reg_938 + trunc_ln708_16_fu_1768_p4);

assign acc_17_V_fu_2231_p2 = (acc_V_17_0_reg_925 + trunc_ln708_17_fu_1791_p4);

assign acc_18_V_fu_2237_p2 = (acc_V_18_0_reg_912 + trunc_ln708_18_fu_1814_p4);

assign acc_19_V_fu_2243_p2 = (acc_V_19_0_reg_899 + trunc_ln708_19_fu_1837_p4);

assign acc_1_V_fu_2135_p2 = (acc_V_1_0_reg_1133 + trunc_ln708_1_fu_1423_p4);

assign acc_20_V_fu_2249_p2 = (acc_V_20_0_reg_886 + trunc_ln708_20_fu_1860_p4);

assign acc_21_V_fu_2255_p2 = (acc_V_21_0_reg_873 + trunc_ln708_21_fu_1883_p4);

assign acc_22_V_fu_2261_p2 = (acc_V_22_0_reg_860 + trunc_ln708_22_fu_1906_p4);

assign acc_23_V_fu_2267_p2 = (acc_V_23_0_reg_847 + trunc_ln708_23_fu_1929_p4);

assign acc_24_V_fu_2273_p2 = (acc_V_24_0_reg_834 + trunc_ln708_24_fu_1952_p4);

assign acc_25_V_fu_2279_p2 = (acc_V_25_0_reg_821 + trunc_ln708_25_fu_1975_p4);

assign acc_26_V_fu_2285_p2 = (acc_V_26_0_reg_808 + trunc_ln708_26_fu_1998_p4);

assign acc_27_V_fu_2291_p2 = (acc_V_27_0_reg_795 + trunc_ln708_27_fu_2021_p4);

assign acc_28_V_fu_2297_p2 = (acc_V_28_0_reg_782 + trunc_ln708_28_fu_2044_p4);

assign acc_29_V_fu_2303_p2 = (acc_V_29_0_reg_769 + trunc_ln708_29_fu_2067_p4);

assign acc_2_V_fu_2141_p2 = (acc_V_2_0_reg_1120 + trunc_ln708_2_fu_1446_p4);

assign acc_30_V_fu_2309_p2 = (acc_V_30_0_reg_756 + trunc_ln708_30_fu_2090_p4);

assign acc_31_V_fu_2315_p2 = (acc_V_31_0_reg_743 + trunc_ln708_31_fu_2119_p4);

assign acc_3_V_fu_2147_p2 = (acc_V_3_0_reg_1107 + trunc_ln708_3_fu_1469_p4);

assign acc_4_V_fu_2153_p2 = (acc_V_4_0_reg_1094 + trunc_ln708_4_fu_1492_p4);

assign acc_5_V_fu_2159_p2 = (acc_V_5_0_reg_1081 + trunc_ln708_5_fu_1515_p4);

assign acc_6_V_fu_2165_p2 = (acc_V_6_0_reg_1068 + trunc_ln708_6_fu_1538_p4);

assign acc_7_V_fu_2171_p2 = (acc_V_7_0_reg_1055 + trunc_ln708_7_fu_1561_p4);

assign acc_8_V_fu_2177_p2 = (acc_V_8_0_reg_1042 + trunc_ln708_8_fu_1584_p4);

assign acc_9_V_fu_2183_p2 = (acc_V_9_0_reg_1029 + trunc_ln708_9_fu_1607_p4);

assign add_ln355_fu_2389_p2 = (pY_1_load_reg_2837 + 32'd1);

assign add_ln357_fu_2400_p2 = (sY_1_load_reg_2827 + 32'd1);

assign add_ln360_fu_2343_p2 = (pX_1_load_reg_2843 + 32'd1);

assign add_ln362_fu_2354_p2 = (sX_1_load_reg_2817 + 32'd1);

assign and_ln327_3_fu_1358_p2 = (icmp_ln327_6_fu_1346_p2 & icmp_ln327_5_fu_1326_p2);

assign and_ln327_4_fu_1364_p2 = (and_ln327_fu_1352_p2 & and_ln327_3_fu_1358_p2);

assign and_ln327_fu_1352_p2 = (icmp_ln327_fu_1296_p2 & icmp_ln327_4_fu_1306_p2);

assign ap_CS_fsm_pp0_stage0 = ap_CS_fsm[32'd4];

assign ap_CS_fsm_state1 = ap_CS_fsm[32'd0];

assign ap_CS_fsm_state10 = ap_CS_fsm[32'd8];

assign ap_CS_fsm_state11 = ap_CS_fsm[32'd9];

assign ap_CS_fsm_state12 = ap_CS_fsm[32'd10];

assign ap_CS_fsm_state13 = ap_CS_fsm[32'd11];

assign ap_CS_fsm_state14 = ap_CS_fsm[32'd12];

assign ap_CS_fsm_state15 = ap_CS_fsm[32'd13];

assign ap_CS_fsm_state16 = ap_CS_fsm[32'd14];

assign ap_CS_fsm_state17 = ap_CS_fsm[32'd15];

assign ap_CS_fsm_state18 = ap_CS_fsm[32'd16];

assign ap_CS_fsm_state19 = ap_CS_fsm[32'd17];

assign ap_CS_fsm_state2 = ap_CS_fsm[32'd1];

assign ap_CS_fsm_state20 = ap_CS_fsm[32'd18];

assign ap_CS_fsm_state21 = ap_CS_fsm[32'd19];

assign ap_CS_fsm_state22 = ap_CS_fsm[32'd20];

assign ap_CS_fsm_state23 = ap_CS_fsm[32'd21];

assign ap_CS_fsm_state24 = ap_CS_fsm[32'd22];

assign ap_CS_fsm_state25 = ap_CS_fsm[32'd23];

assign ap_CS_fsm_state3 = ap_CS_fsm[32'd2];

assign ap_CS_fsm_state4 = ap_CS_fsm[32'd3];

assign ap_CS_fsm_state7 = ap_CS_fsm[32'd5];

assign ap_CS_fsm_state8 = ap_CS_fsm[32'd6];

assign ap_CS_fsm_state9 = ap_CS_fsm[32'd7];

assign ap_block_pp0_stage0 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage0_11001 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage0_subdone = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_state1 = ((ap_done_reg == 1'b1) | (real_start == 1'b0));
end

always @ (*) begin
    ap_block_state3 = ((icmp_ln316_fu_1275_p2 == 1'd0) & (data_V_V_empty_n == 1'b0));
end

always @ (*) begin
    ap_block_state3_ignore_call0 = ((icmp_ln316_fu_1275_p2 == 1'd0) & (data_V_V_empty_n == 1'b0));
end

assign ap_block_state5_pp0_stage0_iter0 = ~(1'b1 == 1'b1);

assign ap_block_state6_pp0_stage0_iter1 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_condition_405 = (((icmp_ln351_fu_2384_p2 == 1'd0) & (1'd0 == and_ln327_4_reg_2849) & (icmp_ln347_fu_2338_p2 == 1'd1)) | ((icmp_ln351_fu_2384_p2 == 1'd0) & (icmp_ln347_fu_2338_p2 == 1'd1) & (icmp_ln339_fu_2321_p2 == 1'd1)));
end

always @ (*) begin
    ap_condition_532 = (((1'd0 == and_ln327_4_reg_2849) & (icmp_ln351_fu_2384_p2 == 1'd1) & (icmp_ln347_fu_2338_p2 == 1'd1)) | ((icmp_ln351_fu_2384_p2 == 1'd1) & (icmp_ln347_fu_2338_p2 == 1'd1) & (icmp_ln339_fu_2321_p2 == 1'd1)));
end

always @ (*) begin
    ap_condition_997 = (((icmp_ln347_fu_2338_p2 == 1'd0) & (1'd0 == and_ln327_4_reg_2849)) | ((icmp_ln347_fu_2338_p2 == 1'd0) & (icmp_ln339_fu_2321_p2 == 1'd1)));
end

always @ (*) begin
    ap_condition_999 = (((1'd0 == and_ln327_4_reg_2849) & (icmp_ln347_fu_2338_p2 == 1'd1)) | ((icmp_ln347_fu_2338_p2 == 1'd1) & (icmp_ln339_fu_2321_p2 == 1'd1)));
end

assign ap_enable_pp0 = (ap_idle_pp0 ^ 1'b1);

assign ap_ready = internal_ap_ready;

assign grp_cnnshift_arr_ap_fixed_ap_fixed_16_4_5_3_0_config5_s_fu_1192_ap_start = grp_cnnshift_arr_ap_fixed_ap_fixed_16_4_5_3_0_config5_s_fu_1192_ap_start_reg;

assign i1_fu_1281_p2 = (i1_0_i_reg_732 + 6'd1);

assign i_fu_1269_p2 = (i_0_i_reg_721 + 11'd1);

assign i_ic_fu_2327_p2 = (i_ic_0_i_reg_1170 + 6'd1);

assign icmp_ln313_fu_1263_p2 = ((i_0_i_reg_721 == 11'd1024) ? 1'b1 : 1'b0);

assign icmp_ln316_fu_1275_p2 = ((i1_0_i_reg_732 == 6'd32) ? 1'b1 : 1'b0);

assign icmp_ln324_fu_1370_p2 = ((in_index_reg_1159 == 9'd288) ? 1'b1 : 1'b0);

assign icmp_ln327_4_fu_1306_p2 = ((sY_1 == 32'd2) ? 1'b1 : 1'b0);

assign icmp_ln327_5_fu_1326_p2 = (($signed(tmp_5_fu_1316_p4) > $signed(31'd0)) ? 1'b1 : 1'b0);

assign icmp_ln327_6_fu_1346_p2 = (($signed(tmp_6_fu_1336_p4) > $signed(31'd0)) ? 1'b1 : 1'b0);

assign icmp_ln327_fu_1296_p2 = ((sX_1 == 32'd2) ? 1'b1 : 1'b0);

assign icmp_ln339_fu_2321_p2 = ((i_ic_0_i_reg_1170 == 6'd32) ? 1'b1 : 1'b0);

assign icmp_ln347_fu_2338_p2 = ((pX_1_load_reg_2843 == 32'd31) ? 1'b1 : 1'b0);

assign icmp_ln351_fu_2384_p2 = ((pY_1_load_reg_2837 == 32'd31) ? 1'b1 : 1'b0);

assign ir_fu_1376_p2 = (in_index_reg_1159 + 9'd1);

assign mul_ln1118_68_fu_2431_p1 = sext_ln1116_cast_fu_1392_p1;

assign mul_ln1118_69_fu_2438_p1 = sext_ln1116_cast_fu_1392_p1;

assign mul_ln1118_70_fu_2445_p1 = sext_ln1116_cast_fu_1392_p1;

assign mul_ln1118_71_fu_2452_p1 = sext_ln1116_cast_fu_1392_p1;

assign mul_ln1118_72_fu_2459_p1 = sext_ln1116_cast_fu_1392_p1;

assign mul_ln1118_73_fu_2466_p1 = sext_ln1116_cast_fu_1392_p1;

assign mul_ln1118_74_fu_2473_p1 = sext_ln1116_cast_fu_1392_p1;

assign mul_ln1118_75_fu_2480_p1 = sext_ln1116_cast_fu_1392_p1;

assign mul_ln1118_76_fu_2487_p1 = sext_ln1116_cast_fu_1392_p1;

assign mul_ln1118_77_fu_2494_p1 = sext_ln1116_cast_fu_1392_p1;

assign mul_ln1118_78_fu_2501_p1 = sext_ln1116_cast_fu_1392_p1;

assign mul_ln1118_79_fu_2508_p1 = sext_ln1116_cast_fu_1392_p1;

assign mul_ln1118_80_fu_2515_p1 = sext_ln1116_cast_fu_1392_p1;

assign mul_ln1118_81_fu_2522_p1 = sext_ln1116_cast_fu_1392_p1;

assign mul_ln1118_82_fu_2529_p1 = sext_ln1116_cast_fu_1392_p1;

assign mul_ln1118_83_fu_2536_p1 = sext_ln1116_cast_fu_1392_p1;

assign mul_ln1118_84_fu_2543_p1 = sext_ln1116_cast_fu_1392_p1;

assign mul_ln1118_85_fu_2550_p1 = sext_ln1116_cast_fu_1392_p1;

assign mul_ln1118_86_fu_2557_p1 = sext_ln1116_cast_fu_1392_p1;

assign mul_ln1118_87_fu_2564_p1 = sext_ln1116_cast_fu_1392_p1;

assign mul_ln1118_88_fu_2571_p1 = sext_ln1116_cast_fu_1392_p1;

assign mul_ln1118_89_fu_2578_p1 = sext_ln1116_cast_fu_1392_p1;

assign mul_ln1118_90_fu_2585_p1 = sext_ln1116_cast_fu_1392_p1;

assign mul_ln1118_91_fu_2592_p1 = sext_ln1116_cast_fu_1392_p1;

assign mul_ln1118_92_fu_2599_p1 = sext_ln1116_cast_fu_1392_p1;

assign mul_ln1118_93_fu_2606_p1 = sext_ln1116_cast_fu_1392_p1;

assign mul_ln1118_94_fu_2613_p1 = sext_ln1116_cast_fu_1392_p1;

assign mul_ln1118_95_fu_2620_p1 = sext_ln1116_cast_fu_1392_p1;

assign mul_ln1118_96_fu_2627_p1 = sext_ln1116_cast_fu_1392_p1;

assign mul_ln1118_97_fu_2634_p1 = sext_ln1116_cast_fu_1392_p1;

assign mul_ln1118_98_fu_2113_p0 = tmp_3_fu_2099_p4;

assign mul_ln1118_98_fu_2113_p1 = sext_ln1116_cast_fu_1392_p1;

assign mul_ln1118_98_fu_2113_p2 = ($signed(mul_ln1118_98_fu_2113_p0) * $signed(mul_ln1118_98_fu_2113_p1));

assign mul_ln1118_fu_2424_p1 = sext_ln1116_cast_fu_1392_p1;

assign res_V_V_din = layer_out_i_q0;

assign select_ln357_fu_2405_p3 = ((icmp_ln327_4_reg_2832[0:0] === 1'b1) ? 32'd2 : add_ln357_fu_2400_p2);

assign select_ln362_fu_2359_p3 = ((icmp_ln327_reg_2822[0:0] === 1'b1) ? 32'd2 : add_ln362_fu_2354_p2);

assign sext_ln1116_cast_fu_1392_p1 = $signed(layer_in_V_4_q0);

assign start_out = real_start;

assign tmp_100_fu_1869_p4 = {{w5_V_q0[131:126]}};

assign tmp_101_fu_1892_p4 = {{w5_V_q0[137:132]}};

assign tmp_102_fu_1915_p4 = {{w5_V_q0[143:138]}};

assign tmp_103_fu_1938_p4 = {{w5_V_q0[149:144]}};

assign tmp_104_fu_1961_p4 = {{w5_V_q0[155:150]}};

assign tmp_105_fu_1984_p4 = {{w5_V_q0[161:156]}};

assign tmp_106_fu_2007_p4 = {{w5_V_q0[167:162]}};

assign tmp_107_fu_2030_p4 = {{w5_V_q0[173:168]}};

assign tmp_108_fu_2053_p4 = {{w5_V_q0[179:174]}};

assign tmp_109_fu_2076_p4 = {{w5_V_q0[185:180]}};

assign tmp_3_fu_2099_p4 = {{w5_V_q0[190:186]}};

assign tmp_5_fu_1316_p4 = {{pY_1[31:1]}};

assign tmp_6_fu_1336_p4 = {{pX_1[31:1]}};

assign tmp_80_fu_1409_p4 = {{w5_V_q0[11:6]}};

assign tmp_81_fu_1432_p4 = {{w5_V_q0[17:12]}};

assign tmp_82_fu_1455_p4 = {{w5_V_q0[23:18]}};

assign tmp_83_fu_1478_p4 = {{w5_V_q0[29:24]}};

assign tmp_84_fu_1501_p4 = {{w5_V_q0[35:30]}};

assign tmp_85_fu_1524_p4 = {{w5_V_q0[41:36]}};

assign tmp_86_fu_1547_p4 = {{w5_V_q0[47:42]}};

assign tmp_87_fu_1570_p4 = {{w5_V_q0[53:48]}};

assign tmp_88_fu_1593_p4 = {{w5_V_q0[59:54]}};

assign tmp_89_fu_1616_p4 = {{w5_V_q0[65:60]}};

assign tmp_90_fu_1639_p4 = {{w5_V_q0[71:66]}};

assign tmp_91_fu_1662_p4 = {{w5_V_q0[77:72]}};

assign tmp_92_fu_1685_p4 = {{w5_V_q0[83:78]}};

assign tmp_93_fu_1708_p4 = {{w5_V_q0[89:84]}};

assign tmp_94_fu_1731_p4 = {{w5_V_q0[95:90]}};

assign tmp_95_fu_1754_p4 = {{w5_V_q0[101:96]}};

assign tmp_96_fu_1777_p4 = {{w5_V_q0[107:102]}};

assign tmp_97_fu_1800_p4 = {{w5_V_q0[113:108]}};

assign tmp_98_fu_1823_p4 = {{w5_V_q0[119:114]}};

assign tmp_99_fu_1846_p4 = {{w5_V_q0[125:120]}};

assign trunc_ln332_fu_1388_p1 = w5_V_q0[5:0];

assign trunc_ln708_10_fu_1630_p4 = {{mul_ln1118_77_fu_2494_p2[20:5]}};

assign trunc_ln708_11_fu_1653_p4 = {{mul_ln1118_78_fu_2501_p2[20:5]}};

assign trunc_ln708_12_fu_1676_p4 = {{mul_ln1118_79_fu_2508_p2[20:5]}};

assign trunc_ln708_13_fu_1699_p4 = {{mul_ln1118_80_fu_2515_p2[20:5]}};

assign trunc_ln708_14_fu_1722_p4 = {{mul_ln1118_81_fu_2522_p2[20:5]}};

assign trunc_ln708_15_fu_1745_p4 = {{mul_ln1118_82_fu_2529_p2[20:5]}};

assign trunc_ln708_16_fu_1768_p4 = {{mul_ln1118_83_fu_2536_p2[20:5]}};

assign trunc_ln708_17_fu_1791_p4 = {{mul_ln1118_84_fu_2543_p2[20:5]}};

assign trunc_ln708_18_fu_1814_p4 = {{mul_ln1118_85_fu_2550_p2[20:5]}};

assign trunc_ln708_19_fu_1837_p4 = {{mul_ln1118_86_fu_2557_p2[20:5]}};

assign trunc_ln708_1_fu_1423_p4 = {{mul_ln1118_68_fu_2431_p2[20:5]}};

assign trunc_ln708_20_fu_1860_p4 = {{mul_ln1118_87_fu_2564_p2[20:5]}};

assign trunc_ln708_21_fu_1883_p4 = {{mul_ln1118_88_fu_2571_p2[20:5]}};

assign trunc_ln708_22_fu_1906_p4 = {{mul_ln1118_89_fu_2578_p2[20:5]}};

assign trunc_ln708_23_fu_1929_p4 = {{mul_ln1118_90_fu_2585_p2[20:5]}};

assign trunc_ln708_24_fu_1952_p4 = {{mul_ln1118_91_fu_2592_p2[20:5]}};

assign trunc_ln708_25_fu_1975_p4 = {{mul_ln1118_92_fu_2599_p2[20:5]}};

assign trunc_ln708_26_fu_1998_p4 = {{mul_ln1118_93_fu_2606_p2[20:5]}};

assign trunc_ln708_27_fu_2021_p4 = {{mul_ln1118_94_fu_2613_p2[20:5]}};

assign trunc_ln708_28_fu_2044_p4 = {{mul_ln1118_95_fu_2620_p2[20:5]}};

assign trunc_ln708_29_fu_2067_p4 = {{mul_ln1118_96_fu_2627_p2[20:5]}};

assign trunc_ln708_2_fu_1446_p4 = {{mul_ln1118_69_fu_2438_p2[20:5]}};

assign trunc_ln708_30_fu_2090_p4 = {{mul_ln1118_97_fu_2634_p2[20:5]}};

assign trunc_ln708_31_fu_2119_p4 = {{mul_ln1118_98_fu_2113_p2[20:5]}};

assign trunc_ln708_3_fu_1469_p4 = {{mul_ln1118_70_fu_2445_p2[20:5]}};

assign trunc_ln708_4_fu_1492_p4 = {{mul_ln1118_71_fu_2452_p2[20:5]}};

assign trunc_ln708_5_fu_1515_p4 = {{mul_ln1118_72_fu_2459_p2[20:5]}};

assign trunc_ln708_6_fu_1538_p4 = {{mul_ln1118_73_fu_2466_p2[20:5]}};

assign trunc_ln708_7_fu_1561_p4 = {{mul_ln1118_74_fu_2473_p2[20:5]}};

assign trunc_ln708_8_fu_1584_p4 = {{mul_ln1118_75_fu_2480_p2[20:5]}};

assign trunc_ln708_9_fu_1607_p4 = {{mul_ln1118_76_fu_2487_p2[20:5]}};

assign trunc_ln_fu_1400_p4 = {{mul_ln1118_fu_2424_p2[20:5]}};

assign w5_V_address0 = zext_ln332_fu_1382_p1;

assign zext_ln318_fu_1287_p1 = i1_0_i_reg_732;

assign zext_ln332_fu_1382_p1 = in_index_reg_1159;

assign zext_ln341_fu_2333_p1 = i_ic_0_i_reg_1170;

endmodule //conv_2d_cl_ss_ap_fixed_ap_fixed_16_4_5_3_0_config5_s
