$comment
	File created using the following command:
		vcd file Mux4_16.msim.vcd -direction
$end
$date
	Sun Sep 24 18:30:51 2023
$end
$version
	ModelSim Version 10.1d
$end
$timescale
	1ps
$end
$scope module Mux4_16_vlg_vec_tst $end
$var reg 16 ! a0 [15:0] $end
$var reg 16 " a1 [15:0] $end
$var reg 16 # a2 [15:0] $end
$var reg 16 $ a3 [15:0] $end
$var reg 1 % sel0 $end
$var reg 1 & sel1 $end
$var wire 1 ' y [15] $end
$var wire 1 ( y [14] $end
$var wire 1 ) y [13] $end
$var wire 1 * y [12] $end
$var wire 1 + y [11] $end
$var wire 1 , y [10] $end
$var wire 1 - y [9] $end
$var wire 1 . y [8] $end
$var wire 1 / y [7] $end
$var wire 1 0 y [6] $end
$var wire 1 1 y [5] $end
$var wire 1 2 y [4] $end
$var wire 1 3 y [3] $end
$var wire 1 4 y [2] $end
$var wire 1 5 y [1] $end
$var wire 1 6 y [0] $end
$var wire 1 7 sampler $end
$scope module i1 $end
$var wire 1 8 gnd $end
$var wire 1 9 vcc $end
$var wire 1 : unknown $end
$var tri1 1 ; devclrn $end
$var tri1 1 < devpor $end
$var tri1 1 = devoe $end
$var wire 1 > y[0]~output_o $end
$var wire 1 ? y[1]~output_o $end
$var wire 1 @ y[2]~output_o $end
$var wire 1 A y[3]~output_o $end
$var wire 1 B y[4]~output_o $end
$var wire 1 C y[5]~output_o $end
$var wire 1 D y[6]~output_o $end
$var wire 1 E y[7]~output_o $end
$var wire 1 F y[8]~output_o $end
$var wire 1 G y[9]~output_o $end
$var wire 1 H y[10]~output_o $end
$var wire 1 I y[11]~output_o $end
$var wire 1 J y[12]~output_o $end
$var wire 1 K y[13]~output_o $end
$var wire 1 L y[14]~output_o $end
$var wire 1 M y[15]~output_o $end
$var wire 1 N a1[0]~input_o $end
$var wire 1 O a0[0]~input_o $end
$var wire 1 P sel0~input_o $end
$var wire 1 Q sel1~input_o $end
$var wire 1 R a2[0]~input_o $end
$var wire 1 S x1[0]~0_combout $end
$var wire 1 T a3[0]~input_o $end
$var wire 1 U x1[0]~1_combout $end
$var wire 1 V a0[1]~input_o $end
$var wire 1 W a1[1]~input_o $end
$var wire 1 X x1[1]~2_combout $end
$var wire 1 Y a3[1]~input_o $end
$var wire 1 Z a2[1]~input_o $end
$var wire 1 [ x1[1]~3_combout $end
$var wire 1 \ a1[2]~input_o $end
$var wire 1 ] a0[2]~input_o $end
$var wire 1 ^ a2[2]~input_o $end
$var wire 1 _ x1[2]~4_combout $end
$var wire 1 ` a3[2]~input_o $end
$var wire 1 a x1[2]~5_combout $end
$var wire 1 b a3[3]~input_o $end
$var wire 1 c a2[3]~input_o $end
$var wire 1 d a1[3]~input_o $end
$var wire 1 e a0[3]~input_o $end
$var wire 1 f x1[3]~6_combout $end
$var wire 1 g x1[3]~7_combout $end
$var wire 1 h a3[4]~input_o $end
$var wire 1 i a0[4]~input_o $end
$var wire 1 j a2[4]~input_o $end
$var wire 1 k x1[4]~8_combout $end
$var wire 1 l a1[4]~input_o $end
$var wire 1 m x1[4]~9_combout $end
$var wire 1 n a2[5]~input_o $end
$var wire 1 o a3[5]~input_o $end
$var wire 1 p a0[5]~input_o $end
$var wire 1 q a1[5]~input_o $end
$var wire 1 r x1[5]~10_combout $end
$var wire 1 s x1[5]~11_combout $end
$var wire 1 t a1[6]~input_o $end
$var wire 1 u a2[6]~input_o $end
$var wire 1 v a0[6]~input_o $end
$var wire 1 w x1[6]~12_combout $end
$var wire 1 x a3[6]~input_o $end
$var wire 1 y x1[6]~13_combout $end
$var wire 1 z a2[7]~input_o $end
$var wire 1 { a1[7]~input_o $end
$var wire 1 | a0[7]~input_o $end
$var wire 1 } x1[7]~14_combout $end
$var wire 1 ~ a3[7]~input_o $end
$var wire 1 !! x1[7]~15_combout $end
$var wire 1 "! a1[8]~input_o $end
$var wire 1 #! a0[8]~input_o $end
$var wire 1 $! a2[8]~input_o $end
$var wire 1 %! x1[8]~16_combout $end
$var wire 1 &! a3[8]~input_o $end
$var wire 1 '! x1[8]~17_combout $end
$var wire 1 (! a3[9]~input_o $end
$var wire 1 )! a2[9]~input_o $end
$var wire 1 *! a1[9]~input_o $end
$var wire 1 +! a0[9]~input_o $end
$var wire 1 ,! x1[9]~18_combout $end
$var wire 1 -! x1[9]~19_combout $end
$var wire 1 .! a0[10]~input_o $end
$var wire 1 /! a2[10]~input_o $end
$var wire 1 0! x1[10]~20_combout $end
$var wire 1 1! a1[10]~input_o $end
$var wire 1 2! a3[10]~input_o $end
$var wire 1 3! x1[10]~21_combout $end
$var wire 1 4! a2[11]~input_o $end
$var wire 1 5! a0[11]~input_o $end
$var wire 1 6! a1[11]~input_o $end
$var wire 1 7! x1[11]~22_combout $end
$var wire 1 8! a3[11]~input_o $end
$var wire 1 9! x1[11]~23_combout $end
$var wire 1 :! a3[12]~input_o $end
$var wire 1 ;! a1[12]~input_o $end
$var wire 1 <! a2[12]~input_o $end
$var wire 1 =! a0[12]~input_o $end
$var wire 1 >! x1[12]~24_combout $end
$var wire 1 ?! x1[12]~25_combout $end
$var wire 1 @! a2[13]~input_o $end
$var wire 1 A! a3[13]~input_o $end
$var wire 1 B! a0[13]~input_o $end
$var wire 1 C! a1[13]~input_o $end
$var wire 1 D! x1[13]~26_combout $end
$var wire 1 E! x1[13]~27_combout $end
$var wire 1 F! a0[14]~input_o $end
$var wire 1 G! a2[14]~input_o $end
$var wire 1 H! x1[14]~28_combout $end
$var wire 1 I! a3[14]~input_o $end
$var wire 1 J! a1[14]~input_o $end
$var wire 1 K! x1[14]~29_combout $end
$var wire 1 L! a2[15]~input_o $end
$var wire 1 M! a0[15]~input_o $end
$var wire 1 N! a1[15]~input_o $end
$var wire 1 O! x1[15]~30_combout $end
$var wire 1 P! a3[15]~input_o $end
$var wire 1 Q! x1[15]~31_combout $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
b1111111111111111 !
b0 "
b0 #
b0 $
0%
0&
16
15
14
13
12
11
10
1/
1.
1-
1,
1+
1*
1)
1(
1'
x7
08
19
x:
1;
1<
1=
1>
1?
1@
1A
1B
1C
1D
1E
1F
1G
1H
1I
1J
1K
1L
1M
0N
1O
0P
0Q
0R
1S
0T
1U
1V
0W
1X
0Y
0Z
1[
0\
1]
0^
1_
0`
1a
0b
0c
0d
1e
1f
1g
0h
1i
0j
1k
0l
1m
0n
0o
1p
0q
1r
1s
0t
0u
1v
1w
0x
1y
0z
0{
1|
1}
0~
1!!
0"!
1#!
0$!
1%!
0&!
1'!
0(!
0)!
0*!
1+!
1,!
1-!
1.!
0/!
10!
01!
02!
13!
04!
15!
06!
17!
08!
19!
0:!
0;!
0<!
1=!
1>!
1?!
0@!
0A!
1B!
0C!
1D!
1E!
1F!
0G!
1H!
0I!
0J!
1K!
0L!
1M!
0N!
1O!
0P!
1Q!
$end
#10000000
