
;; Function void __tcf_2() (__tcf_2, funcdef_no=6108, decl_uid=80894, symbol_order=3645)



try_optimize_cfg iteration 1

rescanning insn with uid = 8.
rescanning insn with uid = 8.
STC - round 1
Getting bb 2
Basic block 2 was visited in trace 0
  Possible start of this round: 4 (key: -7835)
Basic block 3 was visited in trace 0
Changing key for bb 4 from -7835 to -1791335.
Getting bb 4
Basic block 4 was visited in trace 1
STC - round 2
STC - round 3
STC - round 4
Trace 1 (round 1):  2 [10000] 3 [7835]
Trace 2 (round 1):  4 [7835]
Connection: 3 4
Final order:
2 3 4 
Reordered sequence:
 2 bb 2  [10000]
 3 bb 3  [7835]
 4 bb 4  [7835]

5 basic blocks, 5 edges.
basic block 0, loop depth 0, count 0, freq 10000, maybe hot
 prev block (nil), next block 2, flags: (RTL)
 pred:      
;; bb 0 artificial_defs: { d2(0){ }d4(1){ }d6(2){ }d7(7){ }d21(21){ }d23(22){ }d25(23){ }d32(29){ }d34(30){ }d36(31){ }}
;; bb 0 artificial_uses: { }
;; lr  in  	
;; lr  use 	
;; lr  def 	 0 [ax] 1 [dx] 2 [cx] 7 [sp] 21 [xmm0] 22 [xmm1] 23 [xmm2] 29 [mm0] 30 [mm1] 31 [mm2]
;; live  in  	
;; live  gen 	 0 [ax] 1 [dx] 2 [cx] 7 [sp] 21 [xmm0] 22 [xmm1] 23 [xmm2] 29 [mm0] 30 [mm1] 31 [mm2]
;; live  kill	

;; lr  out 	 7 [sp]
;; live  out 	 7 [sp]

 succ:       2 [100.0%]  (FALLTHRU)

basic block 2, loop depth 0, count 0, freq 10000, maybe hot
 prev block 0, next block 3, flags: (REACHABLE, RTL, MODIFIED)
 pred:       ENTRY [100.0%]  (FALLTHRU)
;; bb 2 artificial_defs: { }
;; bb 2 artificial_uses: { u-1(7){ }}
;; lr  in  	 7 [sp]
;; lr  use 	 7 [sp]
;; lr  def 	 0 [ax] 17 [flags]
;; live  in  	 7 [sp]
;; live  gen 	 0 [ax] 17 [flags]
;; live  kill	

(note 3 0 2 2 [bb 2] NOTE_INSN_BASIC_BLOCK)
(note 2 3 6 2 NOTE_INSN_FUNCTION_BEG)
(insn 6 2 7 2 (set (reg/f:SI 0 ax [orig:83 D.83037 ] [83])
        (mem/f/c:SI (symbol_ref:SI ("num") [flags 0x2]  <var_decl 06e5dae0 num>) [6 MEM[(int * *)&num]+0 S4 A32])) 90 {*movsi_internal}
     (nil))
(insn 7 6 8 2 (set (reg:CCZ 17 flags)
        (compare:CCZ (reg/f:SI 0 ax [orig:83 D.83037 ] [83])
            (const_int 0 [0]))) D:/Dev-Cpp/MinGW64/lib/gcc/x86_64-w64-mingw32/4.9.2/include/c++/bits/stl_vector.h:177 3 {*cmpsi_ccno_1}
     (nil))
(jump_insn 8 7 9 2 (set (pc)
        (if_then_else (eq (reg:CCZ 17 flags)
                (const_int 0 [0]))
            (label_ref:SI 37)
            (pc))) D:/Dev-Cpp/MinGW64/lib/gcc/x86_64-w64-mingw32/4.9.2/include/c++/bits/stl_vector.h:177 596 {*jcc_1}
     (expr_list:REG_DEAD (reg:CCZ 17 flags)
        (int_list:REG_BR_PROB 2165 (nil)))
 -> 37)
;; lr  out 	 0 [ax] 7 [sp]
;; live  out 	 0 [ax] 7 [sp]

 succ:       3 [78.3%]  (FALLTHRU,CAN_FALLTHRU)
             4 [21.6%]  (CAN_FALLTHRU)

basic block 3, loop depth 0, count 0, freq 7835, maybe hot
 prev block 2, next block 4, flags: (REACHABLE, RTL)
 pred:       2 [78.3%]  (FALLTHRU,CAN_FALLTHRU)
;; bb 3 artificial_defs: { }
;; bb 3 artificial_uses: { u-1(7){ }}
;; lr  in  	 0 [ax] 7 [sp]
;; lr  use 	 0 [ax] 7 [sp]
;; lr  def 	 0 [ax] 1 [dx] 2 [cx] 7 [sp] 8 [st] 9 [st(1)] 10 [st(2)] 11 [st(3)] 12 [st(4)] 13 [st(5)] 14 [st(6)] 15 [st(7)] 17 [flags] 18 [fpsr] 19 [fpcr] 21 [xmm0] 22 [xmm1] 23 [xmm2] 24 [xmm3] 25 [xmm4] 26 [xmm5] 27 [xmm6] 28 [xmm7] 29 [mm0] 30 [mm1] 31 [mm2] 32 [mm3] 33 [mm4] 34 [mm5] 35 [mm6] 36 [mm7] 37 [] 38 [] 39 [] 40 [] 41 [] 42 [] 43 [] 44 [] 45 [] 46 [] 47 [] 48 [] 49 [] 50 [] 51 [] 52 [] 53 [] 54 [] 55 [] 56 [] 57 [] 58 [] 59 [] 60 [] 61 [] 62 [] 63 [] 64 [] 65 [] 66 [] 67 [] 68 [] 69 [] 70 [] 71 [] 72 [] 73 [] 74 [] 75 [] 76 []
;; live  in  	 0 [ax] 7 [sp]
;; live  gen 	 7 [sp]
;; live  kill	 17 [flags]

(note 9 8 23 3 [bb 3] NOTE_INSN_BASIC_BLOCK)
(insn/f 23 9 24 3 (parallel [
            (set (reg/f:SI 7 sp)
                (plus:SI (reg/f:SI 7 sp)
                    (const_int -28 [0xffffffffffffffe4])))
            (clobber (reg:CC 17 flags))
            (clobber (mem:BLK (scratch) [0  A8]))
        ]) D:\LHX\7.5 contest\t1.cpp:23 943 {pro_epilogue_adjust_stack_si_add}
     (expr_list:REG_UNUSED (reg:CC 17 flags)
        (expr_list:REG_CFA_ADJUST_CFA (set (reg/f:SI 7 sp)
                (plus:SI (reg/f:SI 7 sp)
                    (const_int -28 [0xffffffffffffffe4])))
            (nil))))
(note 24 23 10 3 NOTE_INSN_PROLOGUE_END)
(insn 10 24 11 3 (set (mem:SI (reg/f:SI 7 sp) [0  S4 A32])
        (reg/f:SI 0 ax [orig:83 D.83037 ] [83])) D:/Dev-Cpp/MinGW64/lib/gcc/x86_64-w64-mingw32/4.9.2/include/c++/ext/new_allocator.h:110 90 {*movsi_internal}
     (expr_list:REG_DEAD (reg/f:SI 0 ax [orig:83 D.83037 ] [83])
        (nil)))
(call_insn 11 10 32 3 (call (mem:QI (symbol_ref:SI ("_ZdlPv") [flags 0x43]  <function_decl 01938e00 operator delete>) [0 operator delete S1 A8])
        (const_int 4 [0x4])) D:/Dev-Cpp/MinGW64/lib/gcc/x86_64-w64-mingw32/4.9.2/include/c++/ext/new_allocator.h:110 641 {*call}
     (expr_list:REG_EH_REGION (const_int 0 [0])
        (nil))
    (expr_list:SI (use (mem/f:SI (reg/f:SI 7 sp) [0  S4 A32]))
        (nil)))
(note 32 11 33 3 NOTE_INSN_EPILOGUE_BEG)
(insn/f 33 32 37 3 (parallel [
            (set (reg/f:SI 7 sp)
                (plus:SI (reg/f:SI 7 sp)
                    (const_int 28 [0x1c])))
            (clobber (reg:CC 17 flags))
            (clobber (mem:BLK (scratch) [0  A8]))
        ]) D:\LHX\7.5 contest\t1.cpp:23 943 {pro_epilogue_adjust_stack_si_add}
     (expr_list:REG_UNUSED (reg:CC 17 flags)
        (expr_list:REG_CFA_ADJUST_CFA (set (reg/f:SI 7 sp)
                (plus:SI (reg/f:SI 7 sp)
                    (const_int 28 [0x1c])))
            (nil))))
;; lr  out 	 7 [sp]
;; live  out 	 7 [sp]

 succ:       4 [100.0%]  (FALLTHRU,CAN_FALLTHRU)

basic block 4, loop depth 0, count 0, freq 7835, maybe hot
Invalid sum of incoming frequencies 10000, should be 7835
 prev block 3, next block 1, flags: (REACHABLE, RTL)
 pred:       3 [100.0%]  (FALLTHRU,CAN_FALLTHRU)
             2 [21.6%]  (CAN_FALLTHRU)
;; bb 4 artificial_defs: { }
;; bb 4 artificial_uses: { u-1(7){ }}
;; lr  in  	 7 [sp]
;; lr  use 	 7 [sp]
;; lr  def 	
;; live  in  	 7 [sp]
;; live  gen 	
;; live  kill	

(code_label 37 33 36 4 8 "" [1 uses])
(note 36 37 34 4 [bb 4] NOTE_INSN_BASIC_BLOCK)
(jump_insn 34 36 0 4 (simple_return) D:\LHX\7.5 contest\t1.cpp:23 658 {simple_return_internal}
     (nil)
 -> simple_return)
;; lr  out 	 7 [sp]
;; live  out 	 7 [sp]

 succ:       EXIT [100.0%] 

basic block 1, loop depth 0, count 0, freq 10000, maybe hot
Invalid sum of incoming frequencies 7835, should be 10000
 prev block 4, next block (nil), flags: (REACHABLE, RTL)
 pred:       4 [100.0%] 
;; bb 1 artificial_defs: { }
;; bb 1 artificial_uses: { u-1(7){ }}
;; lr  in  	 7 [sp]
;; lr  use 	 7 [sp]
;; lr  def 	
;; live  in  	 7 [sp]
;; live  gen 	
;; live  kill	

;; lr  out 	
;; live  out 	

 succ:      




try_optimize_cfg iteration 1

Reordered sequence:
 2 bb 2  [10000]
 3 bb 3  [7835]
 4 bb 4  [7835]


void __tcf_2()

Dataflow summary:
;;  invalidated by call 	 0 [ax] 1 [dx] 2 [cx] 8 [st] 9 [st(1)] 10 [st(2)] 11 [st(3)] 12 [st(4)] 13 [st(5)] 14 [st(6)] 15 [st(7)] 17 [flags] 18 [fpsr] 19 [fpcr] 21 [xmm0] 22 [xmm1] 23 [xmm2] 24 [xmm3] 25 [xmm4] 26 [xmm5] 27 [xmm6] 28 [xmm7] 29 [mm0] 30 [mm1] 31 [mm2] 32 [mm3] 33 [mm4] 34 [mm5] 35 [mm6] 36 [mm7] 37 [] 38 [] 39 [] 40 [] 41 [] 42 [] 43 [] 44 [] 45 [] 46 [] 47 [] 48 [] 49 [] 50 [] 51 [] 52 [] 53 [] 54 [] 55 [] 56 [] 57 [] 58 [] 59 [] 60 [] 61 [] 62 [] 63 [] 64 [] 65 [] 66 [] 67 [] 68 [] 69 [] 70 [] 71 [] 72 [] 73 [] 74 [] 75 [] 76 []
;;  hardware regs used 	 7 [sp]
;;  regular block artificial uses 	 7 [sp]
;;  eh block artificial uses 	 7 [sp] 16 [argp]
;;  entry block defs 	 0 [ax] 1 [dx] 2 [cx] 7 [sp] 21 [xmm0] 22 [xmm1] 23 [xmm2] 29 [mm0] 30 [mm1] 31 [mm2]
;;  exit block uses 	 7 [sp]
;;  regs ever live 	 0[ax] 7[sp] 17[flags]
;;  ref usage 	r0={3d,2u} r1={2d} r2={2d} r7={3d,11u} r8={1d} r9={1d} r10={1d} r11={1d} r12={1d} r13={1d} r14={1d} r15={1d} r17={4d,1u} r18={1d} r19={1d} r21={2d} r22={2d} r23={2d} r24={1d} r25={1d} r26={1d} r27={1d} r28={1d} r29={2d} r30={2d} r31={2d} r32={1d} r33={1d} r34={1d} r35={1d} r36={1d} r37={1d} r38={1d} r39={1d} r40={1d} r41={1d} r42={1d} r43={1d} r44={1d} r45={1d} r46={1d} r47={1d} r48={1d} r49={1d} r50={1d} r51={1d} r52={1d} r53={1d} r54={1d} r55={1d} r56={1d} r57={1d} r58={1d} r59={1d} r60={1d} r61={1d} r62={1d} r63={1d} r64={1d} r65={1d} r66={1d} r67={1d} r68={1d} r69={1d} r70={1d} r71={1d} r72={1d} r73={1d} r74={1d} r75={1d} r76={1d} 
;;    total ref usage 100{86d,14u,0e} in 8{7 regular + 1 call} insns.
(note 1 0 3 NOTE_INSN_DELETED)
;; basic block 2, loop depth 0, count 0, freq 10000, maybe hot
;;  prev block 0, next block 3, flags: (REACHABLE, RTL, MODIFIED)
;;  pred:       ENTRY [100.0%]  (FALLTHRU)
;; bb 2 artificial_defs: { }
;; bb 2 artificial_uses: { u-1(7){ }}
;; lr  in  	 7 [sp]
;; lr  use 	 7 [sp]
;; lr  def 	 0 [ax] 17 [flags]
;; live  in  	 7 [sp]
;; live  gen 	 0 [ax] 17 [flags]
;; live  kill	
(note 3 1 2 2 [bb 2] NOTE_INSN_BASIC_BLOCK)
(note 2 3 6 2 NOTE_INSN_FUNCTION_BEG)
(insn 6 2 7 2 (set (reg/f:SI 0 ax [orig:83 D.83037 ] [83])
        (mem/f/c:SI (symbol_ref:SI ("num") [flags 0x2]  <var_decl 06e5dae0 num>) [6 MEM[(int * *)&num]+0 S4 A32])) 90 {*movsi_internal}
     (nil))
(insn 7 6 8 2 (set (reg:CCZ 17 flags)
        (compare:CCZ (reg/f:SI 0 ax [orig:83 D.83037 ] [83])
            (const_int 0 [0]))) D:/Dev-Cpp/MinGW64/lib/gcc/x86_64-w64-mingw32/4.9.2/include/c++/bits/stl_vector.h:177 3 {*cmpsi_ccno_1}
     (nil))
(jump_insn 8 7 9 2 (set (pc)
        (if_then_else (eq (reg:CCZ 17 flags)
                (const_int 0 [0]))
            (label_ref:SI 37)
            (pc))) D:/Dev-Cpp/MinGW64/lib/gcc/x86_64-w64-mingw32/4.9.2/include/c++/bits/stl_vector.h:177 596 {*jcc_1}
     (expr_list:REG_DEAD (reg:CCZ 17 flags)
        (int_list:REG_BR_PROB 2165 (nil)))
 -> 37)
;;  succ:       3 [78.3%]  (FALLTHRU,CAN_FALLTHRU)
;;              4 [21.6%]  (CAN_FALLTHRU)
;; lr  out 	 0 [ax] 7 [sp]
;; live  out 	 0 [ax] 7 [sp]

;; basic block 3, loop depth 0, count 0, freq 7835, maybe hot
;;  prev block 2, next block 4, flags: (REACHABLE, RTL)
;;  pred:       2 [78.3%]  (FALLTHRU,CAN_FALLTHRU)
;; bb 3 artificial_defs: { }
;; bb 3 artificial_uses: { u-1(7){ }}
;; lr  in  	 0 [ax] 7 [sp]
;; lr  use 	 0 [ax] 7 [sp]
;; lr  def 	 0 [ax] 1 [dx] 2 [cx] 7 [sp] 8 [st] 9 [st(1)] 10 [st(2)] 11 [st(3)] 12 [st(4)] 13 [st(5)] 14 [st(6)] 15 [st(7)] 17 [flags] 18 [fpsr] 19 [fpcr] 21 [xmm0] 22 [xmm1] 23 [xmm2] 24 [xmm3] 25 [xmm4] 26 [xmm5] 27 [xmm6] 28 [xmm7] 29 [mm0] 30 [mm1] 31 [mm2] 32 [mm3] 33 [mm4] 34 [mm5] 35 [mm6] 36 [mm7] 37 [] 38 [] 39 [] 40 [] 41 [] 42 [] 43 [] 44 [] 45 [] 46 [] 47 [] 48 [] 49 [] 50 [] 51 [] 52 [] 53 [] 54 [] 55 [] 56 [] 57 [] 58 [] 59 [] 60 [] 61 [] 62 [] 63 [] 64 [] 65 [] 66 [] 67 [] 68 [] 69 [] 70 [] 71 [] 72 [] 73 [] 74 [] 75 [] 76 []
;; live  in  	 0 [ax] 7 [sp]
;; live  gen 	 7 [sp]
;; live  kill	 17 [flags]
(note 9 8 23 3 [bb 3] NOTE_INSN_BASIC_BLOCK)
(insn/f 23 9 24 3 (parallel [
            (set (reg/f:SI 7 sp)
                (plus:SI (reg/f:SI 7 sp)
                    (const_int -28 [0xffffffffffffffe4])))
            (clobber (reg:CC 17 flags))
            (clobber (mem:BLK (scratch) [0  A8]))
        ]) D:\LHX\7.5 contest\t1.cpp:23 943 {pro_epilogue_adjust_stack_si_add}
     (expr_list:REG_UNUSED (reg:CC 17 flags)
        (expr_list:REG_CFA_ADJUST_CFA (set (reg/f:SI 7 sp)
                (plus:SI (reg/f:SI 7 sp)
                    (const_int -28 [0xffffffffffffffe4])))
            (nil))))
(note 24 23 10 3 NOTE_INSN_PROLOGUE_END)
(insn 10 24 11 3 (set (mem:SI (reg/f:SI 7 sp) [0  S4 A32])
        (reg/f:SI 0 ax [orig:83 D.83037 ] [83])) D:/Dev-Cpp/MinGW64/lib/gcc/x86_64-w64-mingw32/4.9.2/include/c++/ext/new_allocator.h:110 90 {*movsi_internal}
     (expr_list:REG_DEAD (reg/f:SI 0 ax [orig:83 D.83037 ] [83])
        (nil)))
(call_insn 11 10 32 3 (call (mem:QI (symbol_ref:SI ("_ZdlPv") [flags 0x43]  <function_decl 01938e00 operator delete>) [0 operator delete S1 A8])
        (const_int 4 [0x4])) D:/Dev-Cpp/MinGW64/lib/gcc/x86_64-w64-mingw32/4.9.2/include/c++/ext/new_allocator.h:110 641 {*call}
     (expr_list:REG_EH_REGION (const_int 0 [0])
        (nil))
    (expr_list:SI (use (mem/f:SI (reg/f:SI 7 sp) [0  S4 A32]))
        (nil)))
(note 32 11 33 3 NOTE_INSN_EPILOGUE_BEG)
(insn/f 33 32 37 3 (parallel [
            (set (reg/f:SI 7 sp)
                (plus:SI (reg/f:SI 7 sp)
                    (const_int 28 [0x1c])))
            (clobber (reg:CC 17 flags))
            (clobber (mem:BLK (scratch) [0  A8]))
        ]) D:\LHX\7.5 contest\t1.cpp:23 943 {pro_epilogue_adjust_stack_si_add}
     (expr_list:REG_UNUSED (reg:CC 17 flags)
        (expr_list:REG_CFA_ADJUST_CFA (set (reg/f:SI 7 sp)
                (plus:SI (reg/f:SI 7 sp)
                    (const_int 28 [0x1c])))
            (nil))))
;;  succ:       4 [100.0%]  (FALLTHRU,CAN_FALLTHRU)
;; lr  out 	 7 [sp]
;; live  out 	 7 [sp]

;; basic block 4, loop depth 0, count 0, freq 7835, maybe hot
;; Invalid sum of incoming frequencies 10000, should be 7835
;;  prev block 3, next block 1, flags: (REACHABLE, RTL)
;;  pred:       3 [100.0%]  (FALLTHRU,CAN_FALLTHRU)
;;              2 [21.6%]  (CAN_FALLTHRU)
;; bb 4 artificial_defs: { }
;; bb 4 artificial_uses: { u-1(7){ }}
;; lr  in  	 7 [sp]
;; lr  use 	 7 [sp]
;; lr  def 	
;; live  in  	 7 [sp]
;; live  gen 	
;; live  kill	
(code_label 37 33 36 4 8 "" [1 uses])
(note 36 37 34 4 [bb 4] NOTE_INSN_BASIC_BLOCK)
(jump_insn 34 36 35 4 (simple_return) D:\LHX\7.5 contest\t1.cpp:23 658 {simple_return_internal}
     (nil)
 -> simple_return)
;;  succ:       EXIT [100.0%] 
;; lr  out 	 7 [sp]
;; live  out 	 7 [sp]

(barrier 35 34 22)
(note 22 35 0 NOTE_INSN_DELETED)

;; Function int printf(const char*, ...) (_ZL6printfPKcz, funcdef_no=417, decl_uid=944, symbol_order=134)



try_optimize_cfg iteration 1



try_optimize_cfg iteration 1

Reordered sequence:
 2 bb 2  [10000]


int printf(const char*, ...)

Dataflow summary:
;;  invalidated by call 	 0 [ax] 1 [dx] 2 [cx] 8 [st] 9 [st(1)] 10 [st(2)] 11 [st(3)] 12 [st(4)] 13 [st(5)] 14 [st(6)] 15 [st(7)] 17 [flags] 18 [fpsr] 19 [fpcr] 21 [xmm0] 22 [xmm1] 23 [xmm2] 24 [xmm3] 25 [xmm4] 26 [xmm5] 27 [xmm6] 28 [xmm7] 29 [mm0] 30 [mm1] 31 [mm2] 32 [mm3] 33 [mm4] 34 [mm5] 35 [mm6] 36 [mm7] 37 [] 38 [] 39 [] 40 [] 41 [] 42 [] 43 [] 44 [] 45 [] 46 [] 47 [] 48 [] 49 [] 50 [] 51 [] 52 [] 53 [] 54 [] 55 [] 56 [] 57 [] 58 [] 59 [] 60 [] 61 [] 62 [] 63 [] 64 [] 65 [] 66 [] 67 [] 68 [] 69 [] 70 [] 71 [] 72 [] 73 [] 74 [] 75 [] 76 []
;;  hardware regs used 	 7 [sp]
;;  regular block artificial uses 	 7 [sp]
;;  eh block artificial uses 	 7 [sp] 16 [argp]
;;  entry block defs 	 0 [ax] 1 [dx] 2 [cx] 7 [sp] 21 [xmm0] 22 [xmm1] 23 [xmm2] 29 [mm0] 30 [mm1] 31 [mm2]
;;  exit block uses 	 0 [ax] 7 [sp]
;;  regs ever live 	 0[ax] 7[sp] 17[flags]
;;  ref usage 	r0={4d,4u} r1={2d} r2={2d} r7={3d,13u} r8={1d} r9={1d} r10={1d} r11={1d} r12={1d} r13={1d} r14={1d} r15={1d} r16={1e} r17={3d} r18={1d} r19={1d} r21={2d} r22={2d} r23={2d} r24={1d} r25={1d} r26={1d} r27={1d} r28={1d} r29={2d} r30={2d} r31={2d} r32={1d} r33={1d} r34={1d} r35={1d} r36={1d} r37={1d} r38={1d} r39={1d} r40={1d} r41={1d} r42={1d} r43={1d} r44={1d} r45={1d} r46={1d} r47={1d} r48={1d} r49={1d} r50={1d} r51={1d} r52={1d} r53={1d} r54={1d} r55={1d} r56={1d} r57={1d} r58={1d} r59={1d} r60={1d} r61={1d} r62={1d} r63={1d} r64={1d} r65={1d} r66={1d} r67={1d} r68={1d} r69={1d} r70={1d} r71={1d} r72={1d} r73={1d} r74={1d} r75={1d} r76={1d} 
;;    total ref usage 104{86d,17u,1e} in 9{8 regular + 1 call} insns.
(note 1 0 4 NOTE_INSN_DELETED)
;; basic block 2, loop depth 0, count 0, freq 10000, maybe hot
;;  prev block 0, next block 1, flags: (REACHABLE, RTL)
;;  pred:       ENTRY [100.0%]  (FALLTHRU)
;; bb 2 artificial_defs: { }
;; bb 2 artificial_uses: { u-1(7){ }}
;; lr  in  	 7 [sp]
;; lr  use 	 7 [sp]
;; lr  def 	 0 [ax] 1 [dx] 2 [cx] 7 [sp] 8 [st] 9 [st(1)] 10 [st(2)] 11 [st(3)] 12 [st(4)] 13 [st(5)] 14 [st(6)] 15 [st(7)] 17 [flags] 18 [fpsr] 19 [fpcr] 21 [xmm0] 22 [xmm1] 23 [xmm2] 24 [xmm3] 25 [xmm4] 26 [xmm5] 27 [xmm6] 28 [xmm7] 29 [mm0] 30 [mm1] 31 [mm2] 32 [mm3] 33 [mm4] 34 [mm5] 35 [mm6] 36 [mm7] 37 [] 38 [] 39 [] 40 [] 41 [] 42 [] 43 [] 44 [] 45 [] 46 [] 47 [] 48 [] 49 [] 50 [] 51 [] 52 [] 53 [] 54 [] 55 [] 56 [] 57 [] 58 [] 59 [] 60 [] 61 [] 62 [] 63 [] 64 [] 65 [] 66 [] 67 [] 68 [] 69 [] 70 [] 71 [] 72 [] 73 [] 74 [] 75 [] 76 []
;; live  in  	 7 [sp]
;; live  gen 	 0 [ax] 7 [sp]
;; live  kill	 17 [flags]
(note 4 1 22 2 [bb 2] NOTE_INSN_BASIC_BLOCK)
(insn/f 22 4 23 2 (parallel [
            (set (reg/f:SI 7 sp)
                (plus:SI (reg/f:SI 7 sp)
                    (const_int -28 [0xffffffffffffffe4])))
            (clobber (reg:CC 17 flags))
            (clobber (mem:BLK (scratch) [0  A8]))
        ]) D:/Dev-Cpp/MinGW64/x86_64-w64-mingw32/include/stdio.h:297 943 {pro_epilogue_adjust_stack_si_add}
     (expr_list:REG_UNUSED (reg:CC 17 flags)
        (expr_list:REG_CFA_ADJUST_CFA (set (reg/f:SI 7 sp)
                (plus:SI (reg/f:SI 7 sp)
                    (const_int -28 [0xffffffffffffffe4])))
            (nil))))
(note 23 22 3 2 NOTE_INSN_PROLOGUE_END)
(note 3 23 21 2 NOTE_INSN_FUNCTION_BEG)
(insn 21 3 8 2 (set (reg/f:SI 0 ax [87])
        (plus:SI (reg/f:SI 7 sp)
            (const_int 36 [0x24]))) D:/Dev-Cpp/MinGW64/x86_64-w64-mingw32/include/stdio.h:299 213 {*leasi}
     (nil))
(insn 8 21 19 2 (set (mem:SI (plus:SI (reg/f:SI 7 sp)
                (const_int 4 [0x4])) [0  S4 A32])
        (reg/f:SI 0 ax [87])) D:/Dev-Cpp/MinGW64/x86_64-w64-mingw32/include/stdio.h:300 90 {*movsi_internal}
     (expr_list:REG_DEAD (reg/f:SI 0 ax [87])
        (nil)))
(insn 19 8 9 2 (set (reg/v/f:SI 0 ax [orig:86 __format ] [86])
        (mem/f/c:SI (plus:SI (reg/f:SI 7 sp)
                (const_int 32 [0x20])) [6 __format+0 S4 A32])) D:/Dev-Cpp/MinGW64/x86_64-w64-mingw32/include/stdio.h:300 90 {*movsi_internal}
     (expr_list:REG_EQUIV (mem/f/c:SI (reg/f:SI 16 argp) [6 __format+0 S4 A32])
        (nil)))
(insn 9 19 10 2 (set (mem:SI (reg/f:SI 7 sp) [0  S4 A32])
        (reg/v/f:SI 0 ax [orig:86 __format ] [86])) D:/Dev-Cpp/MinGW64/x86_64-w64-mingw32/include/stdio.h:300 90 {*movsi_internal}
     (expr_list:REG_DEAD (reg/v/f:SI 0 ax [orig:86 __format ] [86])
        (nil)))
(call_insn 10 9 17 2 (set (reg:SI 0 ax)
        (call (mem:QI (symbol_ref:SI ("__mingw_vprintf") [flags 0x43]  <function_decl 02668200 __mingw_vprintf>) [0 __mingw_vprintf S1 A8])
            (const_int 8 [0x8]))) D:/Dev-Cpp/MinGW64/x86_64-w64-mingw32/include/stdio.h:300 648 {*call_value}
     (expr_list:REG_EH_REGION (const_int 0 [0])
        (nil))
    (expr_list:SI (use (mem/f:SI (reg/f:SI 7 sp) [0  S4 A32]))
        (expr_list:SI (use (mem/f:SI (plus:SI (reg/f:SI 7 sp)
                        (const_int 4 [0x4])) [0  S4 A32]))
            (nil))))
(insn 17 10 26 2 (use (reg/i:SI 0 ax)) D:/Dev-Cpp/MinGW64/x86_64-w64-mingw32/include/stdio.h:303 -1
     (nil))
(note 26 17 27 2 NOTE_INSN_EPILOGUE_BEG)
(insn/f 27 26 28 2 (parallel [
            (set (reg/f:SI 7 sp)
                (plus:SI (reg/f:SI 7 sp)
                    (const_int 28 [0x1c])))
            (clobber (reg:CC 17 flags))
            (clobber (mem:BLK (scratch) [0  A8]))
        ]) D:/Dev-Cpp/MinGW64/x86_64-w64-mingw32/include/stdio.h:303 943 {pro_epilogue_adjust_stack_si_add}
     (expr_list:REG_UNUSED (reg:CC 17 flags)
        (expr_list:REG_CFA_ADJUST_CFA (set (reg/f:SI 7 sp)
                (plus:SI (reg/f:SI 7 sp)
                    (const_int 28 [0x1c])))
            (nil))))
(jump_insn 28 27 29 2 (simple_return) D:/Dev-Cpp/MinGW64/x86_64-w64-mingw32/include/stdio.h:303 658 {simple_return_internal}
     (nil)
 -> simple_return)
;;  succ:       EXIT [100.0%] 
;; lr  out 	 0 [ax] 7 [sp]
;; live  out 	 0 [ax] 7 [sp]

(barrier 29 28 20)
(note 20 29 0 NOTE_INSN_DELETED)

;; Function void __tcf_0() (__tcf_0, funcdef_no=6103, decl_uid=80872, symbol_order=3640)



try_optimize_cfg iteration 1



try_optimize_cfg iteration 1

Reordered sequence:
 2 bb 2  [10000]


void __tcf_0()

Dataflow summary:
;;  invalidated by call 	 0 [ax] 1 [dx] 2 [cx] 8 [st] 9 [st(1)] 10 [st(2)] 11 [st(3)] 12 [st(4)] 13 [st(5)] 14 [st(6)] 15 [st(7)] 17 [flags] 18 [fpsr] 19 [fpcr] 21 [xmm0] 22 [xmm1] 23 [xmm2] 24 [xmm3] 25 [xmm4] 26 [xmm5] 27 [xmm6] 28 [xmm7] 29 [mm0] 30 [mm1] 31 [mm2] 32 [mm3] 33 [mm4] 34 [mm5] 35 [mm6] 36 [mm7] 37 [] 38 [] 39 [] 40 [] 41 [] 42 [] 43 [] 44 [] 45 [] 46 [] 47 [] 48 [] 49 [] 50 [] 51 [] 52 [] 53 [] 54 [] 55 [] 56 [] 57 [] 58 [] 59 [] 60 [] 61 [] 62 [] 63 [] 64 [] 65 [] 66 [] 67 [] 68 [] 69 [] 70 [] 71 [] 72 [] 73 [] 74 [] 75 [] 76 []
;;  hardware regs used 	 7 [sp]
;;  regular block artificial uses 	 7 [sp]
;;  eh block artificial uses 	 7 [sp] 16 [argp]
;;  entry block defs 	 0 [ax] 1 [dx] 2 [cx] 7 [sp] 21 [xmm0] 22 [xmm1] 23 [xmm2] 29 [mm0] 30 [mm1] 31 [mm2]
;;  exit block uses 	 7 [sp]
;;  regs ever live 	 2[cx] 7[sp]
;;  ref usage 	r0={2d} r1={2d} r2={3d,1u} r7={1d,3u} r8={1d} r9={1d} r10={1d} r11={1d} r12={1d} r13={1d} r14={1d} r15={1d} r17={1d} r18={1d} r19={1d} r21={2d} r22={2d} r23={2d} r24={1d} r25={1d} r26={1d} r27={1d} r28={1d} r29={2d} r30={2d} r31={2d} r32={1d} r33={1d} r34={1d} r35={1d} r36={1d} r37={1d} r38={1d} r39={1d} r40={1d} r41={1d} r42={1d} r43={1d} r44={1d} r45={1d} r46={1d} r47={1d} r48={1d} r49={1d} r50={1d} r51={1d} r52={1d} r53={1d} r54={1d} r55={1d} r56={1d} r57={1d} r58={1d} r59={1d} r60={1d} r61={1d} r62={1d} r63={1d} r64={1d} r65={1d} r66={1d} r67={1d} r68={1d} r69={1d} r70={1d} r71={1d} r72={1d} r73={1d} r74={1d} r75={1d} r76={1d} 
;;    total ref usage 85{81d,4u,0e} in 2{1 regular + 1 call} insns.
(note 1 0 3 NOTE_INSN_DELETED)
;; basic block 2, loop depth 0, count 0, freq 10000, maybe hot
;;  prev block 0, next block 1, flags: (REACHABLE, RTL)
;;  pred:       ENTRY [100.0%]  (FALLTHRU)
;; bb 2 artificial_defs: { }
;; bb 2 artificial_uses: { u-1(7){ }}
;; lr  in  	 7 [sp]
;; lr  use 	 7 [sp]
;; lr  def 	 0 [ax] 1 [dx] 2 [cx] 8 [st] 9 [st(1)] 10 [st(2)] 11 [st(3)] 12 [st(4)] 13 [st(5)] 14 [st(6)] 15 [st(7)] 17 [flags] 18 [fpsr] 19 [fpcr] 21 [xmm0] 22 [xmm1] 23 [xmm2] 24 [xmm3] 25 [xmm4] 26 [xmm5] 27 [xmm6] 28 [xmm7] 29 [mm0] 30 [mm1] 31 [mm2] 32 [mm3] 33 [mm4] 34 [mm5] 35 [mm6] 36 [mm7] 37 [] 38 [] 39 [] 40 [] 41 [] 42 [] 43 [] 44 [] 45 [] 46 [] 47 [] 48 [] 49 [] 50 [] 51 [] 52 [] 53 [] 54 [] 55 [] 56 [] 57 [] 58 [] 59 [] 60 [] 61 [] 62 [] 63 [] 64 [] 65 [] 66 [] 67 [] 68 [] 69 [] 70 [] 71 [] 72 [] 73 [] 74 [] 75 [] 76 []
;; live  in  	 7 [sp]
;; live  gen 	 2 [cx]
;; live  kill	
(note 3 1 11 2 [bb 2] NOTE_INSN_BASIC_BLOCK)
(note 11 3 2 2 NOTE_INSN_PROLOGUE_END)
(note 2 11 5 2 NOTE_INSN_FUNCTION_BEG)
(insn 5 2 6 2 (set (reg:SI 2 cx)
        (symbol_ref:SI ("_ZStL8__ioinit") [flags 0x2]  <var_decl 035d1180 __ioinit>)) D:/Dev-Cpp/MinGW64/lib/gcc/x86_64-w64-mingw32/4.9.2/include/c++/iostream:74 90 {*movsi_internal}
     (nil))
(call_insn/j 6 5 7 2 (call (mem:QI (symbol_ref:SI ("_ZNSt8ios_base4InitD1Ev") [flags 0x43]  <function_decl 032bbc80 __comp_dtor >) [0 __comp_dtor  S1 A8])
        (const_int 0 [0])) D:/Dev-Cpp/MinGW64/lib/gcc/x86_64-w64-mingw32/4.9.2/include/c++/iostream:74 644 {*sibcall}
     (expr_list:REG_DEAD (reg:SI 2 cx)
        (expr_list:REG_EH_REGION (const_int 0 [0])
            (nil)))
    (expr_list:SI (use (reg:SI 2 cx))
        (nil)))
;;  succ:       EXIT [100.0%]  (ABNORMAL,SIBCALL)
;; lr  out 	 7 [sp]
;; live  out 	 7 [sp]

(barrier 7 6 10)
(note 10 7 0 NOTE_INSN_DELETED)

;; Function long long unsigned int qpow(long long unsigned int, long long unsigned int) (_Z4qpowyy, funcdef_no=5705, decl_uid=72664, symbol_order=3171)



try_optimize_cfg iteration 1

Redirecting fallthru edge 6->7 to 9
deleting insn with uid = 135.
deleting block 7


try_optimize_cfg iteration 2



try_optimize_cfg iteration 1

rescanning insn with uid = 11.
rescanning insn with uid = 11.
rescanning insn with uid = 18.
rescanning insn with uid = 18.
rescanning insn with uid = 40.
rescanning insn with uid = 40.
STC - round 1
Getting bb 2
Basic block 2 was visited in trace 0
  Possible start of next round: 8 (key: -81)
Basic block 3 was visited in trace 0
Block 4 can't be copied because its size = 9.
Basic block 4 was visited in trace 0
  Possible start of this round: 6 (key: -9100)
Basic block 5 was visited in trace 0
Block 6 can't be copied because its size = 29.
Basic block 6 was visited in trace 0
Block 4 can't be copied because its size = 9.
  Possible start of this round: 9 (key: -900)
Rotating loop 4 - 6
Block 4 can't be copied because its size = 9.
Changing key for bb 9 from -900 to -1082800.
Getting bb 9
Basic block 9 was visited in trace 1
STC - round 2
Getting bb 8
  Possible start point of next round: 8 (key: -81)
STC - round 3
Getting bb 8
Basic block 8 was visited in trace 2
STC - round 4
Trace 1 (round 1):  2 [900] 3 [819] 4 [9100] 5 [4550] 6 [9100]
Trace 2 (round 1):  9 [900]
Trace 3 (round 3):  8 [81]
Connection: 6 9
Block 9 can't be copied because its size = 15.
Final order:
2 3 4 5 6 9 8 
Reordered sequence:
 2 bb 2  [900]
 3 bb 3  [819]
 4 bb 4  [9100]
 5 bb 5  [4550]
 6 bb 6  [9100]
 7 bb 9  [900]
 8 bb 8  [81]

9 basic blocks, 11 edges.
basic block 0, loop depth 0, count 0, freq 900, maybe hot
 prev block (nil), next block 2, flags: (RTL)
 pred:      
;; bb 0 artificial_defs: { d-1(0){ }d-1(1){ }d-1(2){ }d-1(3){ }d-1(4){ }d-1(5){ }d-1(6){ }d-1(7){ }d-1(21){ }d-1(22){ }d-1(23){ }d-1(29){ }d-1(30){ }d-1(31){ }}
;; bb 0 artificial_uses: { }
;; lr  in  	
;; lr  use 	
;; lr  def 	 0 [ax] 1 [dx] 2 [cx] 3 [bx] 4 [si] 5 [di] 6 [bp] 7 [sp] 21 [xmm0] 22 [xmm1] 23 [xmm2] 29 [mm0] 30 [mm1] 31 [mm2]
;; live  in  	
;; live  gen 	 0 [ax] 1 [dx] 2 [cx] 3 [bx] 4 [si] 5 [di] 6 [bp] 7 [sp] 21 [xmm0] 22 [xmm1] 23 [xmm2] 29 [mm0] 30 [mm1] 31 [mm2]
;; live  kill	

;; lr  out 	 3 [bx] 4 [si] 5 [di] 6 [bp] 7 [sp]
;; live  out 	 3 [bx] 4 [si] 5 [di] 6 [bp] 7 [sp]

 succ:       2 [100.0%]  (FALLTHRU)

basic block 2, loop depth 0, count 0, freq 900, maybe hot
 prev block 0, next block 3, flags: (REACHABLE, RTL, MODIFIED)
 pred:       ENTRY [100.0%]  (FALLTHRU)
;; bb 2 artificial_defs: { }
;; bb 2 artificial_uses: { u-1(7){ }}
;; lr  in  	 3 [bx] 4 [si] 5 [di] 6 [bp] 7 [sp]
;; lr  use 	 3 [bx] 4 [si] 5 [di] 6 [bp] 7 [sp]
;; lr  def 	 0 [ax] 1 [dx] 2 [cx] 3 [bx] 5 [di] 7 [sp] 17 [flags]
;; live  in  	 3 [bx] 4 [si] 5 [di] 6 [bp] 7 [sp]
;; live  gen 	 0 [ax] 1 [dx] 2 [cx] 3 [bx] 5 [di] 7 [sp] 17 [flags]
;; live  kill	 0 [ax] 17 [flags]

(note 7 0 111 2 [bb 2] NOTE_INSN_BASIC_BLOCK)
(insn/f 111 7 112 2 (set (mem:SI (pre_dec:SI (reg/f:SI 7 sp)) [0  S4 A8])
        (reg:SI 6 bp)) D:\LHX\7.5 contest\t1.cpp:24 66 {*pushsi2}
     (expr_list:REG_DEAD (reg:SI 6 bp)
        (nil)))
(insn/f 112 111 113 2 (set (mem:SI (pre_dec:SI (reg/f:SI 7 sp)) [0  S4 A8])
        (reg:SI 5 di)) D:\LHX\7.5 contest\t1.cpp:24 66 {*pushsi2}
     (expr_list:REG_DEAD (reg:SI 5 di)
        (nil)))
(insn/f 113 112 114 2 (set (mem:SI (pre_dec:SI (reg/f:SI 7 sp)) [0  S4 A8])
        (reg:SI 4 si)) D:\LHX\7.5 contest\t1.cpp:24 66 {*pushsi2}
     (expr_list:REG_DEAD (reg:SI 4 si)
        (nil)))
(insn/f 114 113 115 2 (set (mem:SI (pre_dec:SI (reg/f:SI 7 sp)) [0  S4 A8])
        (reg:SI 3 bx)) D:\LHX\7.5 contest\t1.cpp:24 66 {*pushsi2}
     (expr_list:REG_DEAD (reg:SI 3 bx)
        (nil)))
(insn/f 115 114 116 2 (parallel [
            (set (reg/f:SI 7 sp)
                (plus:SI (reg/f:SI 7 sp)
                    (const_int -12 [0xfffffffffffffff4])))
            (clobber (reg:CC 17 flags))
            (clobber (mem:BLK (scratch) [0  A8]))
        ]) D:\LHX\7.5 contest\t1.cpp:24 943 {pro_epilogue_adjust_stack_si_add}
     (expr_list:REG_UNUSED (reg:CC 17 flags)
        (expr_list:REG_CFA_ADJUST_CFA (set (reg/f:SI 7 sp)
                (plus:SI (reg/f:SI 7 sp)
                    (const_int -12 [0xfffffffffffffff4])))
            (nil))))
(note 116 115 105 2 NOTE_INSN_PROLOGUE_END)
(insn 105 116 106 2 (set (reg:SI 0 ax [orig:86 a ] [86])
        (mem/c:SI (plus:SI (reg/f:SI 7 sp)
                (const_int 32 [0x20])) [34 a+0 S4 A32])) D:\LHX\7.5 contest\t1.cpp:24 90 {*movsi_internal}
     (nil))
(insn 106 105 107 2 (set (reg:SI 1 dx [ a+4 ])
        (mem/c:SI (plus:SI (reg/f:SI 7 sp)
                (const_int 36 [0x24])) [34 a+4 S4 A32])) D:\LHX\7.5 contest\t1.cpp:24 90 {*movsi_internal}
     (nil))
(insn 107 106 109 2 (set (reg:SI 5 di [orig:86 a ] [86])
        (reg:SI 0 ax [orig:86 a ] [86])) D:\LHX\7.5 contest\t1.cpp:24 90 {*movsi_internal}
     (expr_list:REG_DEAD (reg:SI 0 ax [orig:86 a ] [86])
        (nil)))
(insn 109 107 110 2 (set (reg:SI 2 cx [orig:87 b ] [87])
        (mem/c:SI (plus:SI (reg/f:SI 7 sp)
                (const_int 40 [0x28])) [34 b+0 S4 A32])) D:\LHX\7.5 contest\t1.cpp:24 90 {*movsi_internal}
     (nil))
(insn 110 109 4 2 (set (reg:SI 3 bx [ b+4 ])
        (mem/c:SI (plus:SI (reg/f:SI 7 sp)
                (const_int 44 [0x2c])) [34 b+4 S4 A32])) D:\LHX\7.5 contest\t1.cpp:24 90 {*movsi_internal}
     (nil))
(note 4 110 9 2 NOTE_INSN_FUNCTION_BEG)
(note 9 4 72 2 NOTE_INSN_DELETED)
(insn 72 9 10 2 (set (reg:SI 0 ax [103])
        (reg:SI 3 bx [ b+4 ])) D:\LHX\7.5 contest\t1.cpp:26 90 {*movsi_internal}
     (nil))
(insn 10 72 11 2 (parallel [
            (set (reg:CCZ 17 flags)
                (compare:CCZ (ior:SI (reg:SI 0 ax [103])
                        (reg:SI 2 cx [orig:87 b ] [87]))
                    (const_int 0 [0])))
            (clobber (reg:SI 0 ax [103]))
        ]) D:\LHX\7.5 contest\t1.cpp:26 425 {*iorsi_3}
     (expr_list:REG_DEAD (reg:SI 0 ax [103])
        (expr_list:REG_UNUSED (reg:SI 0 ax [103])
            (nil))))
(jump_insn 11 10 12 2 (set (pc)
        (if_then_else (eq (reg:CCZ 17 flags)
                (const_int 0 [0]))
            (label_ref:SI 54)
            (pc))) D:\LHX\7.5 contest\t1.cpp:26 596 {*jcc_1}
     (expr_list:REG_DEAD (reg:CCZ 17 flags)
        (int_list:REG_BR_PROB 900 (nil)))
 -> 54)
;; lr  out 	 1 [dx] 2 [cx] 3 [bx] 5 [di] 7 [sp]
;; live  out 	 1 [dx] 2 [cx] 3 [bx] 5 [di] 7 [sp]

 succ:       3 [91.0%]  (FALLTHRU,CAN_FALLTHRU)
             8 [9.0%]  (CAN_FALLTHRU)

basic block 3, loop depth 0, count 0, freq 819, maybe hot
 prev block 2, next block 4, flags: (REACHABLE, RTL)
 pred:       2 [91.0%]  (FALLTHRU,CAN_FALLTHRU)
;; bb 3 artificial_defs: { }
;; bb 3 artificial_uses: { u-1(7){ }}
;; lr  in  	 1 [dx] 2 [cx] 3 [bx] 5 [di] 7 [sp]
;; lr  use 	 1 [dx] 7 [sp]
;; lr  def 	 6 [bp]
;; live  in  	 1 [dx] 2 [cx] 3 [bx] 5 [di] 7 [sp]
;; live  gen 	 6 [bp]
;; live  kill	

(note 12 11 117 3 [bb 3] NOTE_INSN_BASIC_BLOCK)
(insn 117 12 103 3 (set (reg:SI 6 bp [ a+4 ])
        (reg:SI 1 dx [ a+4 ])) 90 {*movsi_internal}
     (expr_list:REG_DEAD (reg:SI 1 dx [ a+4 ])
        (nil)))
(insn 103 117 104 3 (set (mem/c:SI (reg/f:SI 7 sp) [45 %sfp+-8 S4 A64])
        (const_int 1 [0x1])) D:\LHX\7.5 contest\t1.cpp:26 90 {*movsi_internal}
     (nil))
(insn 104 103 37 3 (set (mem/c:SI (plus:SI (reg/f:SI 7 sp)
                (const_int 4 [0x4])) [45 %sfp+-4 S4 A32])
        (const_int 0 [0])) D:\LHX\7.5 contest\t1.cpp:26 90 {*movsi_internal}
     (nil))
;; lr  out 	 2 [cx] 3 [bx] 5 [di] 6 [bp] 7 [sp]
;; live  out 	 2 [cx] 3 [bx] 5 [di] 6 [bp] 7 [sp]

 succ:       4 [100.0%]  (FALLTHRU,CAN_FALLTHRU)

basic block 4, loop depth 0, count 0, freq 9100, maybe hot
 prev block 3, next block 5, flags: (REACHABLE, RTL, MODIFIED)
 pred:       3 [100.0%]  (FALLTHRU,CAN_FALLTHRU)
             6 [91.0%]  (DFS_BACK,CAN_FALLTHRU)
;; bb 4 artificial_defs: { }
;; bb 4 artificial_uses: { u-1(7){ }}
;; lr  in  	 2 [cx] 3 [bx] 5 [di] 6 [bp] 7 [sp]
;; lr  use 	 2 [cx] 7 [sp]
;; lr  def 	 4 [si] 17 [flags]
;; live  in  	 2 [cx] 3 [bx] 5 [di] 6 [bp] 7 [sp]
;; live  gen 	 4 [si] 17 [flags]
;; live  kill	 17 [flags]

(code_label 37 104 13 4 16 "" [1 uses])
(note 13 37 73 4 [bb 4] NOTE_INSN_BASIC_BLOCK)
(insn 73 13 14 4 (set (reg:SI 4 si [orig:101 D.83044 ] [101])
        (reg:SI 2 cx [orig:87 b ] [87])) D:\LHX\7.5 contest\t1.cpp:27 90 {*movsi_internal}
     (nil))
(insn 14 73 17 4 (parallel [
            (set (reg:SI 4 si [orig:101 D.83044 ] [101])
                (and:SI (reg:SI 4 si [orig:101 D.83044 ] [101])
                    (const_int 1 [0x1])))
            (clobber (reg:CC 17 flags))
        ]) D:\LHX\7.5 contest\t1.cpp:27 370 {*andsi_1}
     (expr_list:REG_UNUSED (reg:CC 17 flags)
        (nil)))
(insn 17 14 18 4 (set (reg:CCZ 17 flags)
        (compare:CCZ (reg:SI 4 si [orig:101 D.83044 ] [101])
            (const_int 0 [0]))) D:\LHX\7.5 contest\t1.cpp:27 3 {*cmpsi_ccno_1}
     (expr_list:REG_DEAD (reg:SI 4 si [orig:101 D.83044 ] [101])
        (nil)))
(jump_insn 18 17 19 4 (set (pc)
        (if_then_else (eq (reg:CCZ 17 flags)
                (const_int 0 [0]))
            (label_ref:SI 27)
            (pc))) D:\LHX\7.5 contest\t1.cpp:27 596 {*jcc_1}
     (expr_list:REG_DEAD (reg:CCZ 17 flags)
        (int_list:REG_BR_PROB 5000 (nil)))
 -> 27)
;; lr  out 	 2 [cx] 3 [bx] 5 [di] 6 [bp] 7 [sp]
;; live  out 	 2 [cx] 3 [bx] 5 [di] 6 [bp] 7 [sp]

 succ:       5 [50.0%]  (FALLTHRU,CAN_FALLTHRU)
             6 [50.0%]  (CAN_FALLTHRU)

basic block 5, loop depth 0, count 0, freq 4550, maybe hot
 prev block 4, next block 6, flags: (REACHABLE, RTL)
 pred:       4 [50.0%]  (FALLTHRU,CAN_FALLTHRU)
;; bb 5 artificial_defs: { }
;; bb 5 artificial_uses: { u-1(7){ }}
;; lr  in  	 2 [cx] 3 [bx] 5 [di] 6 [bp] 7 [sp]
;; lr  use 	 5 [di] 6 [bp] 7 [sp]
;; lr  def 	 0 [ax] 1 [dx] 4 [si] 17 [flags]
;; live  in  	 2 [cx] 3 [bx] 5 [di] 6 [bp] 7 [sp]
;; live  gen 	 0 [ax] 1 [dx] 4 [si]
;; live  kill	 17 [flags]

(note 19 18 130 5 [bb 5] NOTE_INSN_BASIC_BLOCK)
(insn 130 19 131 5 (set (reg:SI 4 si [91])
        (mem/c:SI (plus:SI (reg/f:SI 7 sp)
                (const_int 4 [0x4])) [45 %sfp+-4 S4 A32])) D:\LHX\7.5 contest\t1.cpp:27 90 {*movsi_internal}
     (nil))
(insn 131 130 132 5 (parallel [
            (set (reg:SI 4 si [91])
                (mult:SI (reg:SI 4 si [91])
                    (reg:SI 5 di [orig:86 a ] [86])))
            (clobber (reg:CC 17 flags))
        ]) D:\LHX\7.5 contest\t1.cpp:27 306 {*mulsi3_1}
     (nil))
(insn 132 131 133 5 (set (reg:SI 1 dx [92])
        (mem/c:SI (reg/f:SI 7 sp) [45 %sfp+-8 S4 A64])) D:\LHX\7.5 contest\t1.cpp:27 90 {*movsi_internal}
     (nil))
(insn 133 132 22 5 (parallel [
            (set (reg:SI 1 dx [92])
                (mult:SI (reg:SI 1 dx [92])
                    (reg:SI 6 bp [ a+4 ])))
            (clobber (reg:CC 17 flags))
        ]) D:\LHX\7.5 contest\t1.cpp:27 306 {*mulsi3_1}
     (nil))
(insn 22 133 91 5 (parallel [
            (set (reg:SI 4 si [93])
                (plus:SI (reg:SI 4 si [91])
                    (reg:SI 1 dx [92])))
            (clobber (reg:CC 17 flags))
        ]) D:\LHX\7.5 contest\t1.cpp:27 220 {*addsi_1}
     (expr_list:REG_DEAD (reg:SI 1 dx [92])
        (expr_list:REG_UNUSED (reg:CC 17 flags)
            (nil))))
(insn 91 22 23 5 (set (reg:SI 0 ax [orig:83 re ] [83])
        (mem/c:SI (reg/f:SI 7 sp) [45 %sfp+-8 S4 A64])) D:\LHX\7.5 contest\t1.cpp:27 90 {*movsi_internal}
     (nil))
(insn 23 91 101 5 (parallel [
            (set (reg/v:DI 0 ax [orig:83 re ] [83])
                (mult:DI (zero_extend:DI (reg:SI 0 ax [orig:83 re ] [83]))
                    (zero_extend:DI (reg:SI 5 di [orig:86 a ] [86]))))
            (clobber (reg:CC 17 flags))
        ]) D:\LHX\7.5 contest\t1.cpp:27 323 {*umulsidi3_1}
     (expr_list:REG_UNUSED (reg:CC 17 flags)
        (nil)))
(insn 101 23 102 5 (set (mem/c:SI (reg/f:SI 7 sp) [45 %sfp+-8 S4 A64])
        (reg:SI 0 ax [orig:83 re ] [83])) D:\LHX\7.5 contest\t1.cpp:27 90 {*movsi_internal}
     (expr_list:REG_DEAD (reg:SI 0 ax [orig:83 re ] [83])
        (nil)))
(insn 102 101 24 5 (set (mem/c:SI (plus:SI (reg/f:SI 7 sp)
                (const_int 4 [0x4])) [45 %sfp+-4 S4 A32])
        (reg:SI 1 dx [ re+4 ])) D:\LHX\7.5 contest\t1.cpp:27 90 {*movsi_internal}
     (expr_list:REG_DEAD (reg:SI 1 dx [ re+4 ])
        (nil)))
(note 24 102 25 5 NOTE_INSN_DELETED)
(insn 25 24 27 5 (parallel [
            (set (mem/c:SI (plus:SI (reg/f:SI 7 sp)
                        (const_int 4 [0x4])) [45 %sfp+-4 S4 A32])
                (plus:SI (mem/c:SI (plus:SI (reg/f:SI 7 sp)
                            (const_int 4 [0x4])) [45 %sfp+-4 S4 A32])
                    (reg:SI 4 si [93])))
            (clobber (reg:CC 17 flags))
        ]) D:\LHX\7.5 contest\t1.cpp:27 220 {*addsi_1}
     (expr_list:REG_DEAD (reg:SI 4 si [93])
        (expr_list:REG_UNUSED (reg:CC 17 flags)
            (nil))))
;; lr  out 	 2 [cx] 3 [bx] 5 [di] 6 [bp] 7 [sp]
;; live  out 	 2 [cx] 3 [bx] 5 [di] 6 [bp] 7 [sp]

 succ:       6 [100.0%]  (FALLTHRU,CAN_FALLTHRU)

basic block 6, loop depth 0, count 0, freq 9100, maybe hot
 prev block 5, next block 7, flags: (REACHABLE, RTL, MODIFIED)
 pred:       4 [50.0%]  (CAN_FALLTHRU)
             5 [100.0%]  (FALLTHRU,CAN_FALLTHRU)
;; bb 6 artificial_defs: { }
;; bb 6 artificial_uses: { u-1(7){ }}
;; lr  in  	 2 [cx] 3 [bx] 5 [di] 6 [bp] 7 [sp]
;; lr  use 	 2 [cx] 3 [bx] 5 [di] 6 [bp] 7 [sp]
;; lr  def 	 0 [ax] 1 [dx] 2 [cx] 3 [bx] 4 [si] 5 [di] 6 [bp] 17 [flags]
;; live  in  	 2 [cx] 3 [bx] 5 [di] 6 [bp] 7 [sp]
;; live  gen 	 0 [ax] 1 [dx] 2 [cx] 3 [bx] 4 [si] 5 [di] 6 [bp] 17 [flags]
;; live  kill	 0 [ax] 17 [flags]

(code_label 27 25 28 6 15 "" [1 uses])
(note 28 27 79 6 [bb 6] NOTE_INSN_BASIC_BLOCK)
(insn 79 28 29 6 (set (reg:SI 4 si [95])
        (reg:SI 6 bp [ a+4 ])) D:\LHX\7.5 contest\t1.cpp:28 90 {*movsi_internal}
     (expr_list:REG_DEAD (reg:SI 6 bp [ a+4 ])
        (nil)))
(insn 29 79 31 6 (parallel [
            (set (reg:SI 4 si [95])
                (mult:SI (reg:SI 4 si [95])
                    (reg:SI 5 di [orig:86 a ] [86])))
            (clobber (reg:CC 17 flags))
        ]) D:\LHX\7.5 contest\t1.cpp:28 306 {*mulsi3_1}
     (expr_list:REG_UNUSED (reg:CC 17 flags)
        (nil)))
(insn 31 29 82 6 (parallel [
            (set (reg:SI 4 si [97])
                (ashift:SI (reg:SI 4 si [95])
                    (const_int 1 [0x1])))
            (clobber (reg:CC 17 flags))
        ]) D:\LHX\7.5 contest\t1.cpp:28 496 {*ashlsi3_1}
     (expr_list:REG_UNUSED (reg:CC 17 flags)
        (nil)))
(insn 82 31 32 6 (set (reg:SI 0 ax [orig:86 a ] [86])
        (reg:SI 5 di [orig:86 a ] [86])) D:\LHX\7.5 contest\t1.cpp:28 90 {*movsi_internal}
     (nil))
(insn 32 82 99 6 (parallel [
            (set (reg/v:DI 0 ax [orig:86 a ] [86])
                (mult:DI (zero_extend:DI (reg:SI 0 ax [orig:86 a ] [86]))
                    (zero_extend:DI (reg:SI 5 di [orig:86 a ] [86]))))
            (clobber (reg:CC 17 flags))
        ]) D:\LHX\7.5 contest\t1.cpp:28 323 {*umulsidi3_1}
     (expr_list:REG_DEAD (reg:SI 5 di [orig:86 a ] [86])
        (expr_list:REG_UNUSED (reg:CC 17 flags)
            (nil))))
(insn 99 32 100 6 (set (reg:SI 5 di [orig:86 a ] [86])
        (reg:SI 0 ax [orig:86 a ] [86])) D:\LHX\7.5 contest\t1.cpp:28 90 {*movsi_internal}
     (expr_list:REG_DEAD (reg:SI 0 ax [orig:86 a ] [86])
        (nil)))
(insn 100 99 33 6 (set (reg:SI 6 bp [ a+4 ])
        (reg:SI 1 dx [ a+4 ])) D:\LHX\7.5 contest\t1.cpp:28 90 {*movsi_internal}
     (expr_list:REG_DEAD (reg:SI 1 dx [ a+4 ])
        (nil)))
(note 33 100 34 6 NOTE_INSN_DELETED)
(insn 34 33 128 6 (parallel [
            (set (reg:SI 6 bp [ a+4 ])
                (plus:SI (reg:SI 6 bp [ a+4 ])
                    (reg:SI 4 si [97])))
            (clobber (reg:CC 17 flags))
        ]) D:\LHX\7.5 contest\t1.cpp:28 220 {*addsi_1}
     (expr_list:REG_DEAD (reg:SI 4 si [97])
        (expr_list:REG_UNUSED (reg:CC 17 flags)
            (nil))))
(insn 128 34 129 6 (parallel [
            (set (reg:SI 2 cx [orig:87 b ] [87])
                (ior:SI (lshiftrt:SI (reg:SI 2 cx [orig:87 b ] [87])
                        (const_int 1 [0x1]))
                    (ashift:SI (reg:SI 3 bx [ b+4 ])
                        (minus:QI (const_int 32 [0x20])
                            (const_int 1 [0x1])))))
            (clobber (reg:CC 17 flags))
        ]) D:\LHX\7.5 contest\t1.cpp:28 521 {x86_shrd}
     (nil))
(insn 129 128 38 6 (parallel [
            (set (reg:SI 3 bx [ b+4 ])
                (lshiftrt:SI (reg:SI 3 bx [ b+4 ])
                    (const_int 1 [0x1])))
            (clobber (reg:CC 17 flags))
        ]) D:\LHX\7.5 contest\t1.cpp:28 529 {*lshrsi3_1}
     (nil))
(note 38 129 84 6 NOTE_INSN_DELETED)
(insn 84 38 39 6 (set (reg:SI 0 ax [104])
        (reg:SI 3 bx [ b+4 ])) D:\LHX\7.5 contest\t1.cpp:26 90 {*movsi_internal}
     (nil))
(insn 39 84 40 6 (parallel [
            (set (reg:CCZ 17 flags)
                (compare:CCZ (ior:SI (reg:SI 0 ax [104])
                        (reg:SI 2 cx [orig:87 b ] [87]))
                    (const_int 0 [0])))
            (clobber (reg:SI 0 ax [104]))
        ]) D:\LHX\7.5 contest\t1.cpp:26 425 {*iorsi_3}
     (expr_list:REG_DEAD (reg:SI 0 ax [104])
        (expr_list:REG_UNUSED (reg:SI 0 ax [104])
            (nil))))
(jump_insn 40 39 54 6 (set (pc)
        (if_then_else (ne (reg:CCZ 17 flags)
                (const_int 0 [0]))
            (label_ref:SI 37)
            (pc))) D:\LHX\7.5 contest\t1.cpp:26 596 {*jcc_1}
     (expr_list:REG_DEAD (reg:CCZ 17 flags)
        (int_list:REG_BR_PROB 9100 (nil)))
 -> 37)
;; lr  out 	 2 [cx] 3 [bx] 5 [di] 6 [bp] 7 [sp]
;; live  out 	 2 [cx] 3 [bx] 5 [di] 6 [bp] 7 [sp]

 succ:       4 [91.0%]  (DFS_BACK,CAN_FALLTHRU)
             7 [9.0%]  (FALLTHRU,CAN_FALLTHRU)

basic block 7, loop depth 0, count 0, freq 900, maybe hot
 prev block 6, next block 8, flags: (REACHABLE, RTL)
 pred:       8 [100.0%]  (FALLTHRU,CAN_FALLTHRU)
             6 [9.0%]  (FALLTHRU,CAN_FALLTHRU)
;; bb 7 artificial_defs: { }
;; bb 7 artificial_uses: { u-1(7){ }}
;; lr  in  	 7 [sp]
;; lr  use 	 7 [sp]
;; lr  def 	 0 [ax] 1 [dx] 3 [bx] 4 [si] 5 [di] 6 [bp] 7 [sp] 17 [flags]
;; live  in  	 7 [sp]
;; live  gen 	 0 [ax] 1 [dx] 3 [bx] 4 [si] 5 [di] 6 [bp] 7 [sp]
;; live  kill	 17 [flags]

(code_label 41 98 42 7 14 "" [0 uses])
(note 42 41 95 7 [bb 7] NOTE_INSN_BASIC_BLOCK)
(insn 95 42 96 7 (set (reg:SI 0 ax)
        (mem/c:SI (reg/f:SI 7 sp) [45 %sfp+-8 S4 A64])) D:\LHX\7.5 contest\t1.cpp:31 90 {*movsi_internal}
     (nil))
(insn 96 95 48 7 (set (reg:SI 1 dx [+4 ])
        (mem/c:SI (plus:SI (reg/f:SI 7 sp)
                (const_int 4 [0x4])) [45 %sfp+-4 S4 A32])) D:\LHX\7.5 contest\t1.cpp:31 90 {*movsi_internal}
     (nil))
(insn 48 96 120 7 (use (reg/i:DI 0 ax)) D:\LHX\7.5 contest\t1.cpp:31 -1
     (nil))
(note 120 48 121 7 NOTE_INSN_EPILOGUE_BEG)
(insn/f 121 120 122 7 (parallel [
            (set (reg/f:SI 7 sp)
                (plus:SI (reg/f:SI 7 sp)
                    (const_int 12 [0xc])))
            (clobber (reg:CC 17 flags))
            (clobber (mem:BLK (scratch) [0  A8]))
        ]) D:\LHX\7.5 contest\t1.cpp:31 943 {pro_epilogue_adjust_stack_si_add}
     (expr_list:REG_UNUSED (reg:CC 17 flags)
        (expr_list:REG_CFA_ADJUST_CFA (set (reg/f:SI 7 sp)
                (plus:SI (reg/f:SI 7 sp)
                    (const_int 12 [0xc])))
            (nil))))
(insn/f 122 121 123 7 (set (reg:SI 3 bx)
        (mem:SI (post_inc:SI (reg/f:SI 7 sp)) [0  S4 A8])) D:\LHX\7.5 contest\t1.cpp:31 74 {*popsi1}
     (expr_list:REG_CFA_ADJUST_CFA (set (reg/f:SI 7 sp)
            (plus:SI (reg/f:SI 7 sp)
                (const_int 4 [0x4])))
        (expr_list:REG_CFA_RESTORE (reg:SI 3 bx)
            (nil))))
(insn/f 123 122 124 7 (set (reg:SI 4 si)
        (mem:SI (post_inc:SI (reg/f:SI 7 sp)) [0  S4 A8])) D:\LHX\7.5 contest\t1.cpp:31 74 {*popsi1}
     (expr_list:REG_CFA_ADJUST_CFA (set (reg/f:SI 7 sp)
            (plus:SI (reg/f:SI 7 sp)
                (const_int 4 [0x4])))
        (expr_list:REG_CFA_RESTORE (reg:SI 4 si)
            (nil))))
(insn/f 124 123 125 7 (set (reg:SI 5 di)
        (mem:SI (post_inc:SI (reg/f:SI 7 sp)) [0  S4 A8])) D:\LHX\7.5 contest\t1.cpp:31 74 {*popsi1}
     (expr_list:REG_CFA_ADJUST_CFA (set (reg/f:SI 7 sp)
            (plus:SI (reg/f:SI 7 sp)
                (const_int 4 [0x4])))
        (expr_list:REG_CFA_RESTORE (reg:SI 5 di)
            (nil))))
(insn/f 125 124 126 7 (set (reg:SI 6 bp)
        (mem:SI (post_inc:SI (reg/f:SI 7 sp)) [0  S4 A8])) D:\LHX\7.5 contest\t1.cpp:31 74 {*popsi1}
     (expr_list:REG_CFA_ADJUST_CFA (set (reg/f:SI 7 sp)
            (plus:SI (reg/f:SI 7 sp)
                (const_int 4 [0x4])))
        (expr_list:REG_CFA_RESTORE (reg:SI 6 bp)
            (nil))))
(jump_insn 126 125 0 7 (simple_return) D:\LHX\7.5 contest\t1.cpp:31 658 {simple_return_internal}
     (nil)
 -> simple_return)
;; lr  out 	 0 [ax] 1 [dx] 3 [bx] 4 [si] 5 [di] 6 [bp] 7 [sp]
;; live  out 	 0 [ax] 1 [dx] 3 [bx] 4 [si] 5 [di] 6 [bp] 7 [sp]

 succ:       EXIT [100.0%] 

basic block 8, loop depth 0, count 0, freq 81, maybe hot
 prev block 7, next block 1, flags: (REACHABLE, RTL)
 pred:       2 [9.0%]  (CAN_FALLTHRU)
;; bb 8 artificial_defs: { }
;; bb 8 artificial_uses: { u-1(7){ }}
;; lr  in  	 7 [sp]
;; lr  use 	 7 [sp]
;; lr  def 	
;; live  in  	 7 [sp]
;; live  gen 	
;; live  kill	

(code_label 54 40 53 8 17 "" [1 uses])
(note 53 54 97 8 [bb 8] NOTE_INSN_BASIC_BLOCK)
(insn 97 53 98 8 (set (mem/c:SI (reg/f:SI 7 sp) [45 %sfp+-8 S4 A64])
        (const_int 1 [0x1])) D:\LHX\7.5 contest\t1.cpp:25 90 {*movsi_internal}
     (nil))
(insn 98 97 41 8 (set (mem/c:SI (plus:SI (reg/f:SI 7 sp)
                (const_int 4 [0x4])) [45 %sfp+-4 S4 A32])
        (const_int 0 [0])) D:\LHX\7.5 contest\t1.cpp:25 90 {*movsi_internal}
     (nil))
;; lr  out 	 7 [sp]
;; live  out 	 7 [sp]

 succ:       7 [100.0%]  (FALLTHRU,CAN_FALLTHRU)

basic block 1, loop depth 0, count 0, freq 900, maybe hot
 prev block 8, next block (nil), flags: (REACHABLE, RTL)
 pred:       7 [100.0%] 
;; bb 1 artificial_defs: { }
;; bb 1 artificial_uses: { u-1(0){ }u-1(1){ }u-1(3){ }u-1(4){ }u-1(5){ }u-1(6){ }u-1(7){ }}
;; lr  in  	 0 [ax] 1 [dx] 3 [bx] 4 [si] 5 [di] 6 [bp] 7 [sp]
;; lr  use 	 0 [ax] 1 [dx] 3 [bx] 4 [si] 5 [di] 6 [bp] 7 [sp]
;; lr  def 	
;; live  in  	 0 [ax] 1 [dx] 3 [bx] 4 [si] 5 [di] 6 [bp] 7 [sp]
;; live  gen 	
;; live  kill	

;; lr  out 	
;; live  out 	

 succ:      




try_optimize_cfg iteration 1

scanning new insn with uid = 137.
Reordered sequence:
 2 bb 2  [900]
 3 bb 3  [819]
 4 bb 4  [9100]
 5 bb 5  [4550]
 6 bb 6  [9100]
 7 bb 7  [900]
 8 bb 8  [81]


long long unsigned int qpow(long long unsigned int, long long unsigned int)

Dataflow summary:
;;  invalidated by call 	 0 [ax] 1 [dx] 2 [cx] 8 [st] 9 [st(1)] 10 [st(2)] 11 [st(3)] 12 [st(4)] 13 [st(5)] 14 [st(6)] 15 [st(7)] 17 [flags] 18 [fpsr] 19 [fpcr] 21 [xmm0] 22 [xmm1] 23 [xmm2] 24 [xmm3] 25 [xmm4] 26 [xmm5] 27 [xmm6] 28 [xmm7] 29 [mm0] 30 [mm1] 31 [mm2] 32 [mm3] 33 [mm4] 34 [mm5] 35 [mm6] 36 [mm7] 37 [] 38 [] 39 [] 40 [] 41 [] 42 [] 43 [] 44 [] 45 [] 46 [] 47 [] 48 [] 49 [] 50 [] 51 [] 52 [] 53 [] 54 [] 55 [] 56 [] 57 [] 58 [] 59 [] 60 [] 61 [] 62 [] 63 [] 64 [] 65 [] 66 [] 67 [] 68 [] 69 [] 70 [] 71 [] 72 [] 73 [] 74 [] 75 [] 76 []
;;  hardware regs used 	 7 [sp]
;;  regular block artificial uses 	 7 [sp]
;;  eh block artificial uses 	 7 [sp] 16 [argp]
;;  entry block defs 	 0 [ax] 1 [dx] 2 [cx] 3 [bx] 4 [si] 5 [di] 6 [bp] 7 [sp] 21 [xmm0] 22 [xmm1] 23 [xmm2] 29 [mm0] 30 [mm1] 31 [mm2]
;;  exit block uses 	 0 [ax] 1 [dx] 3 [bx] 4 [si] 5 [di] 6 [bp] 7 [sp]
;;  regs ever live 	 0[ax] 1[dx] 2[cx] 3[bx] 4[si] 5[di] 6[bp] 7[sp] 17[flags]
;;  ref usage 	r0={11d,9u} r1={7d,7u} r2={3d,4u} r3={4d,6u} r4={10d,10u} r5={4d,7u} r6={5d,5u} r7={11d,37u} r17={17d,3u} r21={1d} r22={1d} r23={1d} r29={1d} r30={1d} r31={1d} 
;;    total ref usage 166{78d,88u,0e} in 55{55 regular + 0 call} insns.
(note 1 0 7 NOTE_INSN_DELETED)
;; basic block 2, loop depth 0, count 0, freq 900, maybe hot
;;  prev block 0, next block 3, flags: (REACHABLE, RTL, MODIFIED)
;;  pred:       ENTRY [100.0%]  (FALLTHRU)
;; bb 2 artificial_defs: { }
;; bb 2 artificial_uses: { u-1(7){ }}
;; lr  in  	 3 [bx] 4 [si] 5 [di] 6 [bp] 7 [sp]
;; lr  use 	 3 [bx] 4 [si] 5 [di] 6 [bp] 7 [sp]
;; lr  def 	 0 [ax] 1 [dx] 2 [cx] 3 [bx] 5 [di] 7 [sp] 17 [flags]
;; live  in  	 3 [bx] 4 [si] 5 [di] 6 [bp] 7 [sp]
;; live  gen 	 0 [ax] 1 [dx] 2 [cx] 3 [bx] 5 [di] 7 [sp] 17 [flags]
;; live  kill	 0 [ax] 17 [flags]
(note 7 1 111 2 [bb 2] NOTE_INSN_BASIC_BLOCK)
(insn/f 111 7 112 2 (set (mem:SI (pre_dec:SI (reg/f:SI 7 sp)) [0  S4 A8])
        (reg:SI 6 bp)) D:\LHX\7.5 contest\t1.cpp:24 66 {*pushsi2}
     (expr_list:REG_DEAD (reg:SI 6 bp)
        (nil)))
(insn/f 112 111 113 2 (set (mem:SI (pre_dec:SI (reg/f:SI 7 sp)) [0  S4 A8])
        (reg:SI 5 di)) D:\LHX\7.5 contest\t1.cpp:24 66 {*pushsi2}
     (expr_list:REG_DEAD (reg:SI 5 di)
        (nil)))
(insn/f 113 112 114 2 (set (mem:SI (pre_dec:SI (reg/f:SI 7 sp)) [0  S4 A8])
        (reg:SI 4 si)) D:\LHX\7.5 contest\t1.cpp:24 66 {*pushsi2}
     (expr_list:REG_DEAD (reg:SI 4 si)
        (nil)))
(insn/f 114 113 115 2 (set (mem:SI (pre_dec:SI (reg/f:SI 7 sp)) [0  S4 A8])
        (reg:SI 3 bx)) D:\LHX\7.5 contest\t1.cpp:24 66 {*pushsi2}
     (expr_list:REG_DEAD (reg:SI 3 bx)
        (nil)))
(insn/f 115 114 116 2 (parallel [
            (set (reg/f:SI 7 sp)
                (plus:SI (reg/f:SI 7 sp)
                    (const_int -12 [0xfffffffffffffff4])))
            (clobber (reg:CC 17 flags))
            (clobber (mem:BLK (scratch) [0  A8]))
        ]) D:\LHX\7.5 contest\t1.cpp:24 943 {pro_epilogue_adjust_stack_si_add}
     (expr_list:REG_UNUSED (reg:CC 17 flags)
        (expr_list:REG_CFA_ADJUST_CFA (set (reg/f:SI 7 sp)
                (plus:SI (reg/f:SI 7 sp)
                    (const_int -12 [0xfffffffffffffff4])))
            (nil))))
(note 116 115 105 2 NOTE_INSN_PROLOGUE_END)
(insn 105 116 106 2 (set (reg:SI 0 ax [orig:86 a ] [86])
        (mem/c:SI (plus:SI (reg/f:SI 7 sp)
                (const_int 32 [0x20])) [34 a+0 S4 A32])) D:\LHX\7.5 contest\t1.cpp:24 90 {*movsi_internal}
     (nil))
(insn 106 105 107 2 (set (reg:SI 1 dx [ a+4 ])
        (mem/c:SI (plus:SI (reg/f:SI 7 sp)
                (const_int 36 [0x24])) [34 a+4 S4 A32])) D:\LHX\7.5 contest\t1.cpp:24 90 {*movsi_internal}
     (nil))
(insn 107 106 109 2 (set (reg:SI 5 di [orig:86 a ] [86])
        (reg:SI 0 ax [orig:86 a ] [86])) D:\LHX\7.5 contest\t1.cpp:24 90 {*movsi_internal}
     (expr_list:REG_DEAD (reg:SI 0 ax [orig:86 a ] [86])
        (nil)))
(insn 109 107 110 2 (set (reg:SI 2 cx [orig:87 b ] [87])
        (mem/c:SI (plus:SI (reg/f:SI 7 sp)
                (const_int 40 [0x28])) [34 b+0 S4 A32])) D:\LHX\7.5 contest\t1.cpp:24 90 {*movsi_internal}
     (nil))
(insn 110 109 4 2 (set (reg:SI 3 bx [ b+4 ])
        (mem/c:SI (plus:SI (reg/f:SI 7 sp)
                (const_int 44 [0x2c])) [34 b+4 S4 A32])) D:\LHX\7.5 contest\t1.cpp:24 90 {*movsi_internal}
     (nil))
(note 4 110 9 2 NOTE_INSN_FUNCTION_BEG)
(note 9 4 72 2 NOTE_INSN_DELETED)
(insn 72 9 10 2 (set (reg:SI 0 ax [103])
        (reg:SI 3 bx [ b+4 ])) D:\LHX\7.5 contest\t1.cpp:26 90 {*movsi_internal}
     (nil))
(insn 10 72 11 2 (parallel [
            (set (reg:CCZ 17 flags)
                (compare:CCZ (ior:SI (reg:SI 0 ax [103])
                        (reg:SI 2 cx [orig:87 b ] [87]))
                    (const_int 0 [0])))
            (clobber (reg:SI 0 ax [103]))
        ]) D:\LHX\7.5 contest\t1.cpp:26 425 {*iorsi_3}
     (expr_list:REG_DEAD (reg:SI 0 ax [103])
        (expr_list:REG_UNUSED (reg:SI 0 ax [103])
            (nil))))
(jump_insn 11 10 12 2 (set (pc)
        (if_then_else (eq (reg:CCZ 17 flags)
                (const_int 0 [0]))
            (label_ref:SI 54)
            (pc))) D:\LHX\7.5 contest\t1.cpp:26 596 {*jcc_1}
     (expr_list:REG_DEAD (reg:CCZ 17 flags)
        (int_list:REG_BR_PROB 900 (nil)))
 -> 54)
;;  succ:       3 [91.0%]  (FALLTHRU,CAN_FALLTHRU)
;;              8 [9.0%]  (CAN_FALLTHRU)
;; lr  out 	 1 [dx] 2 [cx] 3 [bx] 5 [di] 7 [sp]
;; live  out 	 1 [dx] 2 [cx] 3 [bx] 5 [di] 7 [sp]

;; basic block 3, loop depth 0, count 0, freq 819, maybe hot
;;  prev block 2, next block 4, flags: (REACHABLE, RTL)
;;  pred:       2 [91.0%]  (FALLTHRU,CAN_FALLTHRU)
;; bb 3 artificial_defs: { }
;; bb 3 artificial_uses: { u-1(7){ }}
;; lr  in  	 1 [dx] 2 [cx] 3 [bx] 5 [di] 7 [sp]
;; lr  use 	 1 [dx] 7 [sp]
;; lr  def 	 6 [bp]
;; live  in  	 1 [dx] 2 [cx] 3 [bx] 5 [di] 7 [sp]
;; live  gen 	 6 [bp]
;; live  kill	
(note 12 11 117 3 [bb 3] NOTE_INSN_BASIC_BLOCK)
(insn 117 12 103 3 (set (reg:SI 6 bp [ a+4 ])
        (reg:SI 1 dx [ a+4 ])) 90 {*movsi_internal}
     (expr_list:REG_DEAD (reg:SI 1 dx [ a+4 ])
        (nil)))
(insn 103 117 104 3 (set (mem/c:SI (reg/f:SI 7 sp) [45 %sfp+-8 S4 A64])
        (const_int 1 [0x1])) D:\LHX\7.5 contest\t1.cpp:26 90 {*movsi_internal}
     (nil))
(insn 104 103 37 3 (set (mem/c:SI (plus:SI (reg/f:SI 7 sp)
                (const_int 4 [0x4])) [45 %sfp+-4 S4 A32])
        (const_int 0 [0])) D:\LHX\7.5 contest\t1.cpp:26 90 {*movsi_internal}
     (nil))
;;  succ:       4 [100.0%]  (FALLTHRU,CAN_FALLTHRU)
;; lr  out 	 2 [cx] 3 [bx] 5 [di] 6 [bp] 7 [sp]
;; live  out 	 2 [cx] 3 [bx] 5 [di] 6 [bp] 7 [sp]

;; basic block 4, loop depth 0, count 0, freq 9100, maybe hot
;;  prev block 3, next block 5, flags: (REACHABLE, RTL, MODIFIED)
;;  pred:       3 [100.0%]  (FALLTHRU,CAN_FALLTHRU)
;;              6 [91.0%]  (DFS_BACK,CAN_FALLTHRU)
;; bb 4 artificial_defs: { }
;; bb 4 artificial_uses: { u-1(7){ }}
;; lr  in  	 2 [cx] 3 [bx] 5 [di] 6 [bp] 7 [sp]
;; lr  use 	 2 [cx] 7 [sp]
;; lr  def 	 4 [si] 17 [flags]
;; live  in  	 2 [cx] 3 [bx] 5 [di] 6 [bp] 7 [sp]
;; live  gen 	 4 [si] 17 [flags]
;; live  kill	 17 [flags]
(code_label 37 104 13 4 16 "" [1 uses])
(note 13 37 73 4 [bb 4] NOTE_INSN_BASIC_BLOCK)
(insn 73 13 14 4 (set (reg:SI 4 si [orig:101 D.83044 ] [101])
        (reg:SI 2 cx [orig:87 b ] [87])) D:\LHX\7.5 contest\t1.cpp:27 90 {*movsi_internal}
     (nil))
(insn 14 73 17 4 (parallel [
            (set (reg:SI 4 si [orig:101 D.83044 ] [101])
                (and:SI (reg:SI 4 si [orig:101 D.83044 ] [101])
                    (const_int 1 [0x1])))
            (clobber (reg:CC 17 flags))
        ]) D:\LHX\7.5 contest\t1.cpp:27 370 {*andsi_1}
     (expr_list:REG_UNUSED (reg:CC 17 flags)
        (nil)))
(insn 17 14 18 4 (set (reg:CCZ 17 flags)
        (compare:CCZ (reg:SI 4 si [orig:101 D.83044 ] [101])
            (const_int 0 [0]))) D:\LHX\7.5 contest\t1.cpp:27 3 {*cmpsi_ccno_1}
     (expr_list:REG_DEAD (reg:SI 4 si [orig:101 D.83044 ] [101])
        (nil)))
(jump_insn 18 17 19 4 (set (pc)
        (if_then_else (eq (reg:CCZ 17 flags)
                (const_int 0 [0]))
            (label_ref:SI 27)
            (pc))) D:\LHX\7.5 contest\t1.cpp:27 596 {*jcc_1}
     (expr_list:REG_DEAD (reg:CCZ 17 flags)
        (int_list:REG_BR_PROB 5000 (nil)))
 -> 27)
;;  succ:       5 [50.0%]  (FALLTHRU,CAN_FALLTHRU)
;;              6 [50.0%]  (CAN_FALLTHRU)
;; lr  out 	 2 [cx] 3 [bx] 5 [di] 6 [bp] 7 [sp]
;; live  out 	 2 [cx] 3 [bx] 5 [di] 6 [bp] 7 [sp]

;; basic block 5, loop depth 0, count 0, freq 4550, maybe hot
;;  prev block 4, next block 6, flags: (REACHABLE, RTL)
;;  pred:       4 [50.0%]  (FALLTHRU,CAN_FALLTHRU)
;; bb 5 artificial_defs: { }
;; bb 5 artificial_uses: { u-1(7){ }}
;; lr  in  	 2 [cx] 3 [bx] 5 [di] 6 [bp] 7 [sp]
;; lr  use 	 5 [di] 6 [bp] 7 [sp]
;; lr  def 	 0 [ax] 1 [dx] 4 [si] 17 [flags]
;; live  in  	 2 [cx] 3 [bx] 5 [di] 6 [bp] 7 [sp]
;; live  gen 	 0 [ax] 1 [dx] 4 [si]
;; live  kill	 17 [flags]
(note 19 18 130 5 [bb 5] NOTE_INSN_BASIC_BLOCK)
(insn 130 19 131 5 (set (reg:SI 4 si [91])
        (mem/c:SI (plus:SI (reg/f:SI 7 sp)
                (const_int 4 [0x4])) [45 %sfp+-4 S4 A32])) D:\LHX\7.5 contest\t1.cpp:27 90 {*movsi_internal}
     (nil))
(insn 131 130 132 5 (parallel [
            (set (reg:SI 4 si [91])
                (mult:SI (reg:SI 4 si [91])
                    (reg:SI 5 di [orig:86 a ] [86])))
            (clobber (reg:CC 17 flags))
        ]) D:\LHX\7.5 contest\t1.cpp:27 306 {*mulsi3_1}
     (nil))
(insn 132 131 133 5 (set (reg:SI 1 dx [92])
        (mem/c:SI (reg/f:SI 7 sp) [45 %sfp+-8 S4 A64])) D:\LHX\7.5 contest\t1.cpp:27 90 {*movsi_internal}
     (nil))
(insn 133 132 22 5 (parallel [
            (set (reg:SI 1 dx [92])
                (mult:SI (reg:SI 1 dx [92])
                    (reg:SI 6 bp [ a+4 ])))
            (clobber (reg:CC 17 flags))
        ]) D:\LHX\7.5 contest\t1.cpp:27 306 {*mulsi3_1}
     (nil))
(insn 22 133 91 5 (parallel [
            (set (reg:SI 4 si [93])
                (plus:SI (reg:SI 4 si [91])
                    (reg:SI 1 dx [92])))
            (clobber (reg:CC 17 flags))
        ]) D:\LHX\7.5 contest\t1.cpp:27 220 {*addsi_1}
     (expr_list:REG_DEAD (reg:SI 1 dx [92])
        (expr_list:REG_UNUSED (reg:CC 17 flags)
            (nil))))
(insn 91 22 23 5 (set (reg:SI 0 ax [orig:83 re ] [83])
        (mem/c:SI (reg/f:SI 7 sp) [45 %sfp+-8 S4 A64])) D:\LHX\7.5 contest\t1.cpp:27 90 {*movsi_internal}
     (nil))
(insn 23 91 101 5 (parallel [
            (set (reg/v:DI 0 ax [orig:83 re ] [83])
                (mult:DI (zero_extend:DI (reg:SI 0 ax [orig:83 re ] [83]))
                    (zero_extend:DI (reg:SI 5 di [orig:86 a ] [86]))))
            (clobber (reg:CC 17 flags))
        ]) D:\LHX\7.5 contest\t1.cpp:27 323 {*umulsidi3_1}
     (expr_list:REG_UNUSED (reg:CC 17 flags)
        (nil)))
(insn 101 23 102 5 (set (mem/c:SI (reg/f:SI 7 sp) [45 %sfp+-8 S4 A64])
        (reg:SI 0 ax [orig:83 re ] [83])) D:\LHX\7.5 contest\t1.cpp:27 90 {*movsi_internal}
     (expr_list:REG_DEAD (reg:SI 0 ax [orig:83 re ] [83])
        (nil)))
(insn 102 101 24 5 (set (mem/c:SI (plus:SI (reg/f:SI 7 sp)
                (const_int 4 [0x4])) [45 %sfp+-4 S4 A32])
        (reg:SI 1 dx [ re+4 ])) D:\LHX\7.5 contest\t1.cpp:27 90 {*movsi_internal}
     (expr_list:REG_DEAD (reg:SI 1 dx [ re+4 ])
        (nil)))
(note 24 102 25 5 NOTE_INSN_DELETED)
(insn 25 24 27 5 (parallel [
            (set (mem/c:SI (plus:SI (reg/f:SI 7 sp)
                        (const_int 4 [0x4])) [45 %sfp+-4 S4 A32])
                (plus:SI (mem/c:SI (plus:SI (reg/f:SI 7 sp)
                            (const_int 4 [0x4])) [45 %sfp+-4 S4 A32])
                    (reg:SI 4 si [93])))
            (clobber (reg:CC 17 flags))
        ]) D:\LHX\7.5 contest\t1.cpp:27 220 {*addsi_1}
     (expr_list:REG_DEAD (reg:SI 4 si [93])
        (expr_list:REG_UNUSED (reg:CC 17 flags)
            (nil))))
;;  succ:       6 [100.0%]  (FALLTHRU,CAN_FALLTHRU)
;; lr  out 	 2 [cx] 3 [bx] 5 [di] 6 [bp] 7 [sp]
;; live  out 	 2 [cx] 3 [bx] 5 [di] 6 [bp] 7 [sp]

;; basic block 6, loop depth 0, count 0, freq 9100, maybe hot
;;  prev block 5, next block 7, flags: (REACHABLE, RTL, MODIFIED)
;;  pred:       4 [50.0%]  (CAN_FALLTHRU)
;;              5 [100.0%]  (FALLTHRU,CAN_FALLTHRU)
;; bb 6 artificial_defs: { }
;; bb 6 artificial_uses: { u-1(7){ }}
;; lr  in  	 2 [cx] 3 [bx] 5 [di] 6 [bp] 7 [sp]
;; lr  use 	 2 [cx] 3 [bx] 5 [di] 6 [bp] 7 [sp]
;; lr  def 	 0 [ax] 1 [dx] 2 [cx] 3 [bx] 4 [si] 5 [di] 6 [bp] 17 [flags]
;; live  in  	 2 [cx] 3 [bx] 5 [di] 6 [bp] 7 [sp]
;; live  gen 	 0 [ax] 1 [dx] 2 [cx] 3 [bx] 4 [si] 5 [di] 6 [bp] 17 [flags]
;; live  kill	 0 [ax] 17 [flags]
(code_label 27 25 28 6 15 "" [1 uses])
(note 28 27 79 6 [bb 6] NOTE_INSN_BASIC_BLOCK)
(insn 79 28 29 6 (set (reg:SI 4 si [95])
        (reg:SI 6 bp [ a+4 ])) D:\LHX\7.5 contest\t1.cpp:28 90 {*movsi_internal}
     (expr_list:REG_DEAD (reg:SI 6 bp [ a+4 ])
        (nil)))
(insn 29 79 31 6 (parallel [
            (set (reg:SI 4 si [95])
                (mult:SI (reg:SI 4 si [95])
                    (reg:SI 5 di [orig:86 a ] [86])))
            (clobber (reg:CC 17 flags))
        ]) D:\LHX\7.5 contest\t1.cpp:28 306 {*mulsi3_1}
     (expr_list:REG_UNUSED (reg:CC 17 flags)
        (nil)))
(insn 31 29 82 6 (parallel [
            (set (reg:SI 4 si [97])
                (ashift:SI (reg:SI 4 si [95])
                    (const_int 1 [0x1])))
            (clobber (reg:CC 17 flags))
        ]) D:\LHX\7.5 contest\t1.cpp:28 496 {*ashlsi3_1}
     (expr_list:REG_UNUSED (reg:CC 17 flags)
        (nil)))
(insn 82 31 32 6 (set (reg:SI 0 ax [orig:86 a ] [86])
        (reg:SI 5 di [orig:86 a ] [86])) D:\LHX\7.5 contest\t1.cpp:28 90 {*movsi_internal}
     (nil))
(insn 32 82 99 6 (parallel [
            (set (reg/v:DI 0 ax [orig:86 a ] [86])
                (mult:DI (zero_extend:DI (reg:SI 0 ax [orig:86 a ] [86]))
                    (zero_extend:DI (reg:SI 5 di [orig:86 a ] [86]))))
            (clobber (reg:CC 17 flags))
        ]) D:\LHX\7.5 contest\t1.cpp:28 323 {*umulsidi3_1}
     (expr_list:REG_DEAD (reg:SI 5 di [orig:86 a ] [86])
        (expr_list:REG_UNUSED (reg:CC 17 flags)
            (nil))))
(insn 99 32 100 6 (set (reg:SI 5 di [orig:86 a ] [86])
        (reg:SI 0 ax [orig:86 a ] [86])) D:\LHX\7.5 contest\t1.cpp:28 90 {*movsi_internal}
     (expr_list:REG_DEAD (reg:SI 0 ax [orig:86 a ] [86])
        (nil)))
(insn 100 99 33 6 (set (reg:SI 6 bp [ a+4 ])
        (reg:SI 1 dx [ a+4 ])) D:\LHX\7.5 contest\t1.cpp:28 90 {*movsi_internal}
     (expr_list:REG_DEAD (reg:SI 1 dx [ a+4 ])
        (nil)))
(note 33 100 34 6 NOTE_INSN_DELETED)
(insn 34 33 128 6 (parallel [
            (set (reg:SI 6 bp [ a+4 ])
                (plus:SI (reg:SI 6 bp [ a+4 ])
                    (reg:SI 4 si [97])))
            (clobber (reg:CC 17 flags))
        ]) D:\LHX\7.5 contest\t1.cpp:28 220 {*addsi_1}
     (expr_list:REG_DEAD (reg:SI 4 si [97])
        (expr_list:REG_UNUSED (reg:CC 17 flags)
            (nil))))
(insn 128 34 129 6 (parallel [
            (set (reg:SI 2 cx [orig:87 b ] [87])
                (ior:SI (lshiftrt:SI (reg:SI 2 cx [orig:87 b ] [87])
                        (const_int 1 [0x1]))
                    (ashift:SI (reg:SI 3 bx [ b+4 ])
                        (minus:QI (const_int 32 [0x20])
                            (const_int 1 [0x1])))))
            (clobber (reg:CC 17 flags))
        ]) D:\LHX\7.5 contest\t1.cpp:28 521 {x86_shrd}
     (nil))
(insn 129 128 38 6 (parallel [
            (set (reg:SI 3 bx [ b+4 ])
                (lshiftrt:SI (reg:SI 3 bx [ b+4 ])
                    (const_int 1 [0x1])))
            (clobber (reg:CC 17 flags))
        ]) D:\LHX\7.5 contest\t1.cpp:28 529 {*lshrsi3_1}
     (nil))
(note 38 129 84 6 NOTE_INSN_DELETED)
(insn 84 38 39 6 (set (reg:SI 0 ax [104])
        (reg:SI 3 bx [ b+4 ])) D:\LHX\7.5 contest\t1.cpp:26 90 {*movsi_internal}
     (nil))
(insn 39 84 40 6 (parallel [
            (set (reg:CCZ 17 flags)
                (compare:CCZ (ior:SI (reg:SI 0 ax [104])
                        (reg:SI 2 cx [orig:87 b ] [87]))
                    (const_int 0 [0])))
            (clobber (reg:SI 0 ax [104]))
        ]) D:\LHX\7.5 contest\t1.cpp:26 425 {*iorsi_3}
     (expr_list:REG_DEAD (reg:SI 0 ax [104])
        (expr_list:REG_UNUSED (reg:SI 0 ax [104])
            (nil))))
(jump_insn 40 39 41 6 (set (pc)
        (if_then_else (ne (reg:CCZ 17 flags)
                (const_int 0 [0]))
            (label_ref:SI 37)
            (pc))) D:\LHX\7.5 contest\t1.cpp:26 596 {*jcc_1}
     (expr_list:REG_DEAD (reg:CCZ 17 flags)
        (int_list:REG_BR_PROB 9100 (nil)))
 -> 37)
;;  succ:       4 [91.0%]  (DFS_BACK,CAN_FALLTHRU)
;;              7 [9.0%]  (FALLTHRU,CAN_FALLTHRU)
;; lr  out 	 2 [cx] 3 [bx] 5 [di] 6 [bp] 7 [sp]
;; live  out 	 2 [cx] 3 [bx] 5 [di] 6 [bp] 7 [sp]

;; basic block 7, loop depth 0, count 0, freq 900, maybe hot
;;  prev block 6, next block 8, flags: (REACHABLE, RTL)
;;  pred:       6 [9.0%]  (FALLTHRU,CAN_FALLTHRU)
;;              8 [100.0%]  (CAN_FALLTHRU)
;; bb 7 artificial_defs: { }
;; bb 7 artificial_uses: { u-1(7){ }}
;; lr  in  	 7 [sp]
;; lr  use 	 7 [sp]
;; lr  def 	 0 [ax] 1 [dx] 3 [bx] 4 [si] 5 [di] 6 [bp] 7 [sp] 17 [flags]
;; live  in  	 7 [sp]
;; live  gen 	 0 [ax] 1 [dx] 3 [bx] 4 [si] 5 [di] 6 [bp] 7 [sp]
;; live  kill	 17 [flags]
(code_label 41 40 42 7 14 "" [1 uses])
(note 42 41 95 7 [bb 7] NOTE_INSN_BASIC_BLOCK)
(insn 95 42 96 7 (set (reg:SI 0 ax)
        (mem/c:SI (reg/f:SI 7 sp) [45 %sfp+-8 S4 A64])) D:\LHX\7.5 contest\t1.cpp:31 90 {*movsi_internal}
     (nil))
(insn 96 95 48 7 (set (reg:SI 1 dx [+4 ])
        (mem/c:SI (plus:SI (reg/f:SI 7 sp)
                (const_int 4 [0x4])) [45 %sfp+-4 S4 A32])) D:\LHX\7.5 contest\t1.cpp:31 90 {*movsi_internal}
     (nil))
(insn 48 96 120 7 (use (reg/i:DI 0 ax)) D:\LHX\7.5 contest\t1.cpp:31 -1
     (nil))
(note 120 48 121 7 NOTE_INSN_EPILOGUE_BEG)
(insn/f 121 120 122 7 (parallel [
            (set (reg/f:SI 7 sp)
                (plus:SI (reg/f:SI 7 sp)
                    (const_int 12 [0xc])))
            (clobber (reg:CC 17 flags))
            (clobber (mem:BLK (scratch) [0  A8]))
        ]) D:\LHX\7.5 contest\t1.cpp:31 943 {pro_epilogue_adjust_stack_si_add}
     (expr_list:REG_UNUSED (reg:CC 17 flags)
        (expr_list:REG_CFA_ADJUST_CFA (set (reg/f:SI 7 sp)
                (plus:SI (reg/f:SI 7 sp)
                    (const_int 12 [0xc])))
            (nil))))
(insn/f 122 121 123 7 (set (reg:SI 3 bx)
        (mem:SI (post_inc:SI (reg/f:SI 7 sp)) [0  S4 A8])) D:\LHX\7.5 contest\t1.cpp:31 74 {*popsi1}
     (expr_list:REG_CFA_ADJUST_CFA (set (reg/f:SI 7 sp)
            (plus:SI (reg/f:SI 7 sp)
                (const_int 4 [0x4])))
        (expr_list:REG_CFA_RESTORE (reg:SI 3 bx)
            (nil))))
(insn/f 123 122 124 7 (set (reg:SI 4 si)
        (mem:SI (post_inc:SI (reg/f:SI 7 sp)) [0  S4 A8])) D:\LHX\7.5 contest\t1.cpp:31 74 {*popsi1}
     (expr_list:REG_CFA_ADJUST_CFA (set (reg/f:SI 7 sp)
            (plus:SI (reg/f:SI 7 sp)
                (const_int 4 [0x4])))
        (expr_list:REG_CFA_RESTORE (reg:SI 4 si)
            (nil))))
(insn/f 124 123 125 7 (set (reg:SI 5 di)
        (mem:SI (post_inc:SI (reg/f:SI 7 sp)) [0  S4 A8])) D:\LHX\7.5 contest\t1.cpp:31 74 {*popsi1}
     (expr_list:REG_CFA_ADJUST_CFA (set (reg/f:SI 7 sp)
            (plus:SI (reg/f:SI 7 sp)
                (const_int 4 [0x4])))
        (expr_list:REG_CFA_RESTORE (reg:SI 5 di)
            (nil))))
(insn/f 125 124 126 7 (set (reg:SI 6 bp)
        (mem:SI (post_inc:SI (reg/f:SI 7 sp)) [0  S4 A8])) D:\LHX\7.5 contest\t1.cpp:31 74 {*popsi1}
     (expr_list:REG_CFA_ADJUST_CFA (set (reg/f:SI 7 sp)
            (plus:SI (reg/f:SI 7 sp)
                (const_int 4 [0x4])))
        (expr_list:REG_CFA_RESTORE (reg:SI 6 bp)
            (nil))))
(jump_insn 126 125 127 7 (simple_return) D:\LHX\7.5 contest\t1.cpp:31 658 {simple_return_internal}
     (nil)
 -> simple_return)
;;  succ:       EXIT [100.0%] 
;; lr  out 	 0 [ax] 1 [dx] 3 [bx] 4 [si] 5 [di] 6 [bp] 7 [sp]
;; live  out 	 0 [ax] 1 [dx] 3 [bx] 4 [si] 5 [di] 6 [bp] 7 [sp]

(barrier 127 126 54)
;; basic block 8, loop depth 0, count 0, freq 81, maybe hot
;;  prev block 7, next block 1, flags: (REACHABLE, RTL, MODIFIED)
;;  pred:       2 [9.0%]  (CAN_FALLTHRU)
;; bb 8 artificial_defs: { }
;; bb 8 artificial_uses: { u-1(7){ }}
;; lr  in  	 7 [sp]
;; lr  use 	 7 [sp]
;; lr  def 	
;; live  in  	 7 [sp]
;; live  gen 	
;; live  kill	
(code_label 54 127 53 8 17 "" [1 uses])
(note 53 54 97 8 [bb 8] NOTE_INSN_BASIC_BLOCK)
(insn 97 53 98 8 (set (mem/c:SI (reg/f:SI 7 sp) [45 %sfp+-8 S4 A64])
        (const_int 1 [0x1])) D:\LHX\7.5 contest\t1.cpp:25 90 {*movsi_internal}
     (nil))
(insn 98 97 137 8 (set (mem/c:SI (plus:SI (reg/f:SI 7 sp)
                (const_int 4 [0x4])) [45 %sfp+-4 S4 A32])
        (const_int 0 [0])) D:\LHX\7.5 contest\t1.cpp:25 90 {*movsi_internal}
     (nil))
(jump_insn 137 98 138 8 (set (pc)
        (label_ref 41)) -1
     (nil)
 -> 41)
;;  succ:       7 [100.0%]  (CAN_FALLTHRU)
;; lr  out 	 7 [sp]
;; live  out 	 7 [sp]

(barrier 138 137 70)
(note 70 138 0 NOTE_INSN_DELETED)

;; Function void std::vector<_Tp, _Alloc>::_M_emplace_back_aux(_Args&& ...) [with _Args = {const int&}; _Tp = int; _Alloc = std::allocator<int>] (_ZNSt6vectorIiSaIiEE19_M_emplace_back_auxIIRKiEEEvDpOT_, funcdef_no=5879, decl_uid=75856, symbol_order=3371)



try_optimize_cfg iteration 1

Redirecting fallthru edge 5->6 to 9
deleting insn with uid = 189.
deleting block 6
Removing jump 191.
deleting insn with uid = 191.
Removing jump 193.
deleting insn with uid = 193.


try_optimize_cfg iteration 2



try_optimize_cfg iteration 1

rescanning insn with uid = 19.
rescanning insn with uid = 19.
rescanning insn with uid = 23.
rescanning insn with uid = 23.
rescanning insn with uid = 26.
rescanning insn with uid = 26.
rescanning insn with uid = 30.
rescanning insn with uid = 30.
rescanning insn with uid = 45.
rescanning insn with uid = 45.
rescanning insn with uid = 51.
rescanning insn with uid = 51.
rescanning insn with uid = 57.
rescanning insn with uid = 57.
rescanning insn with uid = 66.
rescanning insn with uid = 66.
rescanning insn with uid = 79.
rescanning insn with uid = 79.
STC - round 1
Getting bb 2
Basic block 2 was visited in trace 0
  Possible start of this round: 7 (key: -450)
Basic block 3 was visited in trace 0
Block 8 can't be copied because its size = 8.
  Possible start of next round: 4 (key: 0)
Basic block 8 was visited in trace 0
Block 9 can't be copied because its size = 32.
Basic block 9 was visited in trace 0
  Possible start of this round: 11 (key: -900)
Changing key for bb 11 from -900 to -1027000.
Getting bb 11
Basic block 11 was visited in trace 1
  Possible start of this round: 13 (key: -900)
Basic block 12 was visited in trace 1
Block 13 can't be copied because its size = 4.
Basic block 13 was visited in trace 1
  Possible start of this round: 19 (key: -900)
Basic block 14 was visited in trace 1
Block 15 can't be copied because its size = 6.
Basic block 15 was visited in trace 1
  Possible start of this round: 17 (key: -9100)
Basic block 16 was visited in trace 1
Block 17 can't be copied because its size = 10.
Basic block 17 was visited in trace 1
Block 15 can't be copied because its size = 6.
  Possible start of this round: 18 (key: -819)
Rotating loop 15 - 17
Block 15 can't be copied because its size = 6.
Changing key for bb 18 from -819 to -1082719.
Getting bb 18
Basic block 18 was visited in trace 2
Block 19 can't be copied because its size = 4.
Basic block 19 was visited in trace 2
  Possible start of this round: 21 (key: -900)
Basic block 20 was visited in trace 2
Block 21 can't be copied because its size = 22.
Basic block 21 was visited in trace 2
Getting bb 7
Basic block 7 was visited in trace 3
STC - round 2
Getting bb 4
  Possible start point of next round: 4 (key: 0)
STC - round 3
Getting bb 4
  Possible start point of next round: 4 (key: 0)
STC - round 4
Getting bb 4
Basic block 4 was visited in trace 4
Basic block 5 was visited in trace 4
Basic block 10 was visited in trace 4
Trace 1 (round 1):  2 [900] 3 [450] 8 [450] 9 [261]
Trace 2 (round 1):  11 [900] 12 [765] 13 [900] 14 [819] 15 [9100] 16 [7735] 17 [9100]
Trace 3 (round 1):  18 [819] 19 [900] 20 [705] 21 [900]
Trace 4 (round 1):  7 [450]
Trace 5 (round 4):  4 [0] 5 [0] 10 [0]
Connection: 9 11
Connection: 17 18
Final order:
2 3 8 9 11 12 13 14 15 16 17 18 19 20 21 7 4 5 10 
Reordered sequence:
 2 bb 2  [900]
 3 bb 3  [450]
 4 bb 8  [450]
 5 bb 9  [261]
 6 bb 11  [900]
 7 bb 12  [765]
 8 bb 13  [900]
 9 bb 14  [819]
 10 bb 15  [9100]
 11 bb 16  [7735]
 12 bb 17  [9100]
 13 bb 18  [819]
 14 bb 19  [900]
 15 bb 20  [705]
 16 bb 21  [900]
 17 bb 7  [450]
 18 bb 4  [0]
 19 bb 5  [0]
 20 bb 10  [0]

21 basic blocks, 29 edges.
basic block 0, loop depth 0, count 0, freq 900, maybe hot
 prev block (nil), next block 2, flags: (RTL)
 pred:      
;; bb 0 artificial_defs: { d-1(0){ }d-1(1){ }d-1(2){ }d-1(3){ }d-1(4){ }d-1(5){ }d-1(6){ }d-1(7){ }d-1(21){ }d-1(22){ }d-1(23){ }d-1(29){ }d-1(30){ }d-1(31){ }}
;; bb 0 artificial_uses: { }
;; lr  in  	
;; lr  use 	
;; lr  def 	 0 [ax] 1 [dx] 2 [cx] 3 [bx] 4 [si] 5 [di] 6 [bp] 7 [sp] 21 [xmm0] 22 [xmm1] 23 [xmm2] 29 [mm0] 30 [mm1] 31 [mm2]
;; live  in  	
;; live  gen 	 0 [ax] 1 [dx] 2 [cx] 3 [bx] 4 [si] 5 [di] 6 [bp] 7 [sp] 21 [xmm0] 22 [xmm1] 23 [xmm2] 29 [mm0] 30 [mm1] 31 [mm2]
;; live  kill	

;; lr  out 	 2 [cx] 3 [bx] 4 [si] 5 [di] 6 [bp] 7 [sp]
;; live  out 	 2 [cx] 3 [bx] 4 [si] 5 [di] 6 [bp] 7 [sp]

 succ:       2 [100.0%]  (FALLTHRU)

basic block 2, loop depth 0, count 0, freq 900, maybe hot
 prev block 0, next block 3, flags: (REACHABLE, RTL, MODIFIED)
 pred:       ENTRY [100.0%]  (FALLTHRU)
;; bb 2 artificial_defs: { }
;; bb 2 artificial_uses: { u-1(7){ }}
;; lr  in  	 2 [cx] 3 [bx] 4 [si] 5 [di] 6 [bp] 7 [sp]
;; lr  use 	 2 [cx] 3 [bx] 4 [si] 5 [di] 6 [bp] 7 [sp]
;; lr  def 	 0 [ax] 1 [dx] 5 [di] 6 [bp] 7 [sp] 17 [flags]
;; live  in  	 2 [cx] 3 [bx] 4 [si] 5 [di] 6 [bp] 7 [sp]
;; live  gen 	 0 [ax] 1 [dx] 5 [di] 6 [bp] 7 [sp] 17 [flags]
;; live  kill	 17 [flags]

(note 11 0 168 2 [bb 2] NOTE_INSN_BASIC_BLOCK)
(insn/f 168 11 169 2 (set (mem:SI (pre_dec:SI (reg/f:SI 7 sp)) [0  S4 A8])
        (reg:SI 6 bp)) D:/Dev-Cpp/MinGW64/lib/gcc/x86_64-w64-mingw32/4.9.2/include/c++/bits/vector.tcc:407 66 {*pushsi2}
     (expr_list:REG_DEAD (reg:SI 6 bp)
        (nil)))
(insn/f 169 168 170 2 (set (mem:SI (pre_dec:SI (reg/f:SI 7 sp)) [0  S4 A8])
        (reg:SI 5 di)) D:/Dev-Cpp/MinGW64/lib/gcc/x86_64-w64-mingw32/4.9.2/include/c++/bits/vector.tcc:407 66 {*pushsi2}
     (expr_list:REG_DEAD (reg:SI 5 di)
        (nil)))
(insn/f 170 169 171 2 (set (mem:SI (pre_dec:SI (reg/f:SI 7 sp)) [0  S4 A8])
        (reg:SI 4 si)) D:/Dev-Cpp/MinGW64/lib/gcc/x86_64-w64-mingw32/4.9.2/include/c++/bits/vector.tcc:407 66 {*pushsi2}
     (expr_list:REG_DEAD (reg:SI 4 si)
        (nil)))
(insn/f 171 170 172 2 (set (mem:SI (pre_dec:SI (reg/f:SI 7 sp)) [0  S4 A8])
        (reg:SI 3 bx)) D:/Dev-Cpp/MinGW64/lib/gcc/x86_64-w64-mingw32/4.9.2/include/c++/bits/vector.tcc:407 66 {*pushsi2}
     (expr_list:REG_DEAD (reg:SI 3 bx)
        (nil)))
(insn/f 172 171 173 2 (parallel [
            (set (reg/f:SI 7 sp)
                (plus:SI (reg/f:SI 7 sp)
                    (const_int -44 [0xffffffffffffffd4])))
            (clobber (reg:CC 17 flags))
            (clobber (mem:BLK (scratch) [0  A8]))
        ]) D:/Dev-Cpp/MinGW64/lib/gcc/x86_64-w64-mingw32/4.9.2/include/c++/bits/vector.tcc:407 943 {pro_epilogue_adjust_stack_si_add}
     (expr_list:REG_UNUSED (reg:CC 17 flags)
        (expr_list:REG_CFA_ADJUST_CFA (set (reg/f:SI 7 sp)
                (plus:SI (reg/f:SI 7 sp)
                    (const_int -44 [0xffffffffffffffd4])))
            (nil))))
(note 173 172 4 2 NOTE_INSN_PROLOGUE_END)
(note 4 173 13 2 NOTE_INSN_FUNCTION_BEG)
(insn 13 4 14 2 (set (reg/f:SI 6 bp [orig:93 D.83068 ] [93])
        (mem/f:SI (reg/f:SI 2 cx [orig:115 this ] [115]) [6 MEM[(int * *)this_2(D)]+0 S4 A32])) 90 {*movsi_internal}
     (nil))
(insn 14 13 149 2 (set (reg/f:SI 5 di [orig:98 D.83068 ] [98])
        (mem/f:SI (plus:SI (reg/f:SI 2 cx [orig:115 this ] [115])
                (const_int 4 [0x4])) [6 MEM[(int * *)this_2(D) + 4B]+0 S4 A32])) 90 {*movsi_internal}
     (nil))
(insn 149 14 15 2 (set (reg:SI 1 dx [orig:111 D.83069 ] [111])
        (reg/f:SI 5 di [orig:98 D.83068 ] [98])) D:/Dev-Cpp/MinGW64/lib/gcc/x86_64-w64-mingw32/4.9.2/include/c++/bits/stl_vector.h:655 90 {*movsi_internal}
     (nil))
(insn 15 149 151 2 (parallel [
            (set (reg:SI 1 dx [orig:111 D.83069 ] [111])
                (minus:SI (reg:SI 1 dx [orig:111 D.83069 ] [111])
                    (reg/f:SI 6 bp [orig:93 D.83068 ] [93])))
            (clobber (reg:CC 17 flags))
        ]) D:/Dev-Cpp/MinGW64/lib/gcc/x86_64-w64-mingw32/4.9.2/include/c++/bits/stl_vector.h:655 263 {*subsi_1}
     (expr_list:REG_UNUSED (reg:CC 17 flags)
        (nil)))
(insn 151 15 16 2 (set (reg:SI 0 ax [orig:117 D.83069 ] [117])
        (reg:SI 1 dx [orig:111 D.83069 ] [111])) D:/Dev-Cpp/MinGW64/lib/gcc/x86_64-w64-mingw32/4.9.2/include/c++/bits/stl_vector.h:655 90 {*movsi_internal}
     (nil))
(insn 16 151 18 2 (parallel [
            (set (reg:SI 0 ax [orig:117 D.83069 ] [117])
                (ashiftrt:SI (reg:SI 0 ax [orig:117 D.83069 ] [117])
                    (const_int 2 [0x2])))
            (clobber (reg:CC 17 flags))
        ]) D:/Dev-Cpp/MinGW64/lib/gcc/x86_64-w64-mingw32/4.9.2/include/c++/bits/stl_vector.h:655 530 {*ashrsi3_1}
     (expr_list:REG_UNUSED (reg:CC 17 flags)
        (expr_list:REG_EQUAL (div:SI (reg:SI 1 dx [orig:111 D.83069 ] [111])
                (const_int 4 [0x4]))
            (nil))))
(insn 18 16 19 2 (set (reg:CCZ 17 flags)
        (compare:CCZ (reg:SI 0 ax [orig:117 D.83069 ] [117])
            (const_int 0 [0]))) D:/Dev-Cpp/MinGW64/lib/gcc/x86_64-w64-mingw32/4.9.2/include/c++/bits/stl_algobase.h:222 3 {*cmpsi_ccno_1}
     (nil))
(jump_insn 19 18 20 2 (set (pc)
        (if_then_else (eq (reg:CCZ 17 flags)
                (const_int 0 [0]))
            (label_ref:SI 95)
            (pc))) D:/Dev-Cpp/MinGW64/lib/gcc/x86_64-w64-mingw32/4.9.2/include/c++/bits/stl_algobase.h:222 596 {*jcc_1}
     (expr_list:REG_DEAD (reg:CCZ 17 flags)
        (int_list:REG_BR_PROB 5000 (nil)))
 -> 95)
;; lr  out 	 0 [ax] 1 [dx] 2 [cx] 5 [di] 6 [bp] 7 [sp]
;; live  out 	 0 [ax] 1 [dx] 2 [cx] 5 [di] 6 [bp] 7 [sp]

 succ:       17 [50.0%]  (CAN_FALLTHRU)
             3 [50.0%]  (FALLTHRU,CAN_FALLTHRU)

basic block 3, loop depth 0, count 0, freq 450, maybe hot
 prev block 2, next block 4, flags: (REACHABLE, RTL, MODIFIED)
 pred:       2 [50.0%]  (FALLTHRU,CAN_FALLTHRU)
;; bb 3 artificial_defs: { }
;; bb 3 artificial_uses: { u-1(7){ }}
;; lr  in  	 0 [ax] 1 [dx] 2 [cx] 5 [di] 6 [bp] 7 [sp]
;; lr  use 	 0 [ax] 7 [sp]
;; lr  def 	 3 [bx] 17 [flags]
;; live  in  	 0 [ax] 1 [dx] 2 [cx] 5 [di] 6 [bp] 7 [sp]
;; live  gen 	 3 [bx] 17 [flags]
;; live  kill	

(note 20 19 167 3 [bb 3] NOTE_INSN_BASIC_BLOCK)
(insn 167 20 22 3 (set (reg/v:SI 3 bx [orig:105 __len ] [105])
        (mult:SI (reg:SI 0 ax [orig:117 D.83069 ] [117])
            (const_int 2 [0x2]))) D:/Dev-Cpp/MinGW64/lib/gcc/x86_64-w64-mingw32/4.9.2/include/c++/bits/stl_vector.h:1427 213 {*leasi}
     (nil))
(insn 22 167 23 3 (set (reg:CC 17 flags)
        (compare:CC (reg:SI 0 ax [orig:117 D.83069 ] [117])
            (reg/v:SI 3 bx [orig:105 __len ] [105]))) D:/Dev-Cpp/MinGW64/lib/gcc/x86_64-w64-mingw32/4.9.2/include/c++/bits/stl_vector.h:1428 7 {*cmpsi_1}
     (nil))
(jump_insn 23 22 24 3 (set (pc)
        (if_then_else (gtu (reg:CC 17 flags)
                (const_int 0 [0]))
            (label_ref:SI 103)
            (pc))) D:/Dev-Cpp/MinGW64/lib/gcc/x86_64-w64-mingw32/4.9.2/include/c++/bits/stl_vector.h:1428 596 {*jcc_1}
     (expr_list:REG_DEAD (reg:CC 17 flags)
        (int_list:REG_BR_PROB 10000 (nil)))
 -> 103)
;; lr  out 	 0 [ax] 1 [dx] 2 [cx] 3 [bx] 5 [di] 6 [bp] 7 [sp]
;; live  out 	 0 [ax] 1 [dx] 2 [cx] 3 [bx] 5 [di] 6 [bp] 7 [sp]

 succ:       4 [100.0%]  (CAN_FALLTHRU)
             18 (FALLTHRU,CAN_FALLTHRU)

basic block 4, loop depth 0, count 0, freq 450, maybe hot
 prev block 3, next block 5, flags: (REACHABLE, RTL)
 pred:       18 [100.0%]  (CAN_FALLTHRU)
             3 [100.0%]  (CAN_FALLTHRU)
;; bb 4 artificial_defs: { }
;; bb 4 artificial_uses: { u-1(7){ }}
;; lr  in  	 2 [cx] 7 [sp]
;; lr  use 	 7 [sp]
;; lr  def 	
;; live  in  	 2 [cx] 7 [sp]
;; live  gen 	
;; live  kill	

(code_label 103 7 102 4 33 "" [2 uses])
(note 102 103 5 4 [bb 4] NOTE_INSN_BASIC_BLOCK)
(insn 5 102 31 4 (set (mem/c:SI (plus:SI (reg/f:SI 7 sp)
                (const_int 20 [0x14])) [45 %sfp+-12 S4 A32])
        (const_int -4 [0xfffffffffffffffc])) D:/Dev-Cpp/MinGW64/lib/gcc/x86_64-w64-mingw32/4.9.2/include/c++/bits/stl_vector.h:1428 90 {*movsi_internal}
     (nil))
;; lr  out 	 2 [cx] 7 [sp]
;; live  out 	 2 [cx] 7 [sp]

 succ:       5 [100.0%]  (FALLTHRU,CAN_FALLTHRU)

basic block 5, loop depth 0, count 0, freq 261, maybe hot
Invalid sum of incoming frequencies 900, should be 261
 prev block 4, next block 6, flags: (REACHABLE, RTL, MODIFIED)
 pred:       4 [100.0%]  (FALLTHRU,CAN_FALLTHRU)
             19 (FALLTHRU,CAN_FALLTHRU)
             17 [100.0%]  (FALLTHRU,CAN_FALLTHRU)
;; bb 5 artificial_defs: { }
;; bb 5 artificial_uses: { u-1(7){ }}
;; lr  in  	 2 [cx] 7 [sp]
;; lr  use 	 2 [cx] 7 [sp]
;; lr  def 	 0 [ax] 1 [dx] 2 [cx] 3 [bx] 5 [di] 6 [bp] 8 [st] 9 [st(1)] 10 [st(2)] 11 [st(3)] 12 [st(4)] 13 [st(5)] 14 [st(6)] 15 [st(7)] 17 [flags] 18 [fpsr] 19 [fpcr] 21 [xmm0] 22 [xmm1] 23 [xmm2] 24 [xmm3] 25 [xmm4] 26 [xmm5] 27 [xmm6] 28 [xmm7] 29 [mm0] 30 [mm1] 31 [mm2] 32 [mm3] 33 [mm4] 34 [mm5] 35 [mm6] 36 [mm7] 37 [] 38 [] 39 [] 40 [] 41 [] 42 [] 43 [] 44 [] 45 [] 46 [] 47 [] 48 [] 49 [] 50 [] 51 [] 52 [] 53 [] 54 [] 55 [] 56 [] 57 [] 58 [] 59 [] 60 [] 61 [] 62 [] 63 [] 64 [] 65 [] 66 [] 67 [] 68 [] 69 [] 70 [] 71 [] 72 [] 73 [] 74 [] 75 [] 76 []
;; live  in  	 2 [cx] 7 [sp]
;; live  gen 	 0 [ax] 1 [dx] 2 [cx] 3 [bx] 5 [di] 6 [bp]
;; live  kill	 17 [flags]

(code_label 31 5 32 5 24 "" [0 uses])
(note 32 31 158 5 [bb 5] NOTE_INSN_BASIC_BLOCK)
(insn 158 32 154 5 (set (mem/c:SI (plus:SI (reg/f:SI 7 sp)
                (const_int 24 [0x18])) [45 %sfp+-8 S4 A32])
        (reg/f:SI 2 cx [orig:115 this ] [115])) 90 {*movsi_internal}
     (expr_list:REG_DEAD (reg/f:SI 2 cx [orig:115 this ] [115])
        (nil)))
(insn 154 158 33 5 (set (reg:SI 0 ax [orig:104 D.83065 ] [104])
        (mem/c:SI (plus:SI (reg/f:SI 7 sp)
                (const_int 20 [0x14])) [45 %sfp+-12 S4 A32])) D:/Dev-Cpp/MinGW64/lib/gcc/x86_64-w64-mingw32/4.9.2/include/c++/ext/new_allocator.h:104 90 {*movsi_internal}
     (nil))
(insn 33 154 34 5 (set (mem:SI (reg/f:SI 7 sp) [0  S4 A32])
        (reg:SI 0 ax [orig:104 D.83065 ] [104])) D:/Dev-Cpp/MinGW64/lib/gcc/x86_64-w64-mingw32/4.9.2/include/c++/ext/new_allocator.h:104 90 {*movsi_internal}
     (expr_list:REG_DEAD (reg:SI 0 ax [orig:104 D.83065 ] [104])
        (nil)))
(call_insn 34 33 159 5 (set (reg:SI 0 ax)
        (call (mem:QI (symbol_ref:SI ("_Znwj") [flags 0x43]  <function_decl 01938d00 operator new>) [0 operator new S1 A8])
            (const_int 4 [0x4]))) D:/Dev-Cpp/MinGW64/lib/gcc/x86_64-w64-mingw32/4.9.2/include/c++/ext/new_allocator.h:104 648 {*call_value}
     (nil)
    (expr_list:SI (use (mem:SI (reg/f:SI 7 sp) [0  S4 A32]))
        (nil)))
(insn 159 34 36 5 (set (reg/f:SI 2 cx [orig:115 this ] [115])
        (mem/c:SI (plus:SI (reg/f:SI 7 sp)
                (const_int 24 [0x18])) [45 %sfp+-8 S4 A32])) 90 {*movsi_internal}
     (nil))
(insn 36 159 37 5 (set (reg/f:SI 6 bp [orig:93 D.83068 ] [93])
        (mem/f:SI (reg/f:SI 2 cx [orig:115 this ] [115]) [6 MEM[(int * *)this_2(D)]+0 S4 A32])) 90 {*movsi_internal}
     (nil))
(insn 37 36 155 5 (set (reg/f:SI 5 di [orig:98 D.83068 ] [98])
        (mem/f:SI (plus:SI (reg/f:SI 2 cx [orig:115 this ] [115])
                (const_int 4 [0x4])) [6 MEM[(int * *)this_2(D) + 4B]+0 S4 A32])) 90 {*movsi_internal}
     (nil))
(insn 155 37 38 5 (set (reg:SI 1 dx [orig:111 D.83069 ] [111])
        (reg/f:SI 5 di [orig:98 D.83068 ] [98])) 90 {*movsi_internal}
     (nil))
(insn 38 155 166 5 (parallel [
            (set (reg:SI 1 dx [orig:111 D.83069 ] [111])
                (minus:SI (reg:SI 1 dx [orig:111 D.83069 ] [111])
                    (reg/f:SI 6 bp [orig:93 D.83068 ] [93])))
            (clobber (reg:CC 17 flags))
        ]) 263 {*subsi_1}
     (expr_list:REG_UNUSED (reg:CC 17 flags)
        (nil)))
(insn 166 38 107 5 (set (reg/f:SI 3 bx [orig:109 D.83071 ] [109])
        (plus:SI (reg/v/f:SI 0 ax [orig:91 __new_finish ] [91])
            (const_int 4 [0x4]))) 213 {*leasi}
     (nil))
;; lr  out 	 0 [ax] 1 [dx] 2 [cx] 3 [bx] 5 [di] 6 [bp] 7 [sp]
;; live  out 	 0 [ax] 1 [dx] 2 [cx] 3 [bx] 5 [di] 6 [bp] 7 [sp]

 succ:       6 [100.0%]  (FALLTHRU,CAN_FALLTHRU)

basic block 6, loop depth 0, count 0, freq 900, maybe hot
Invalid sum of incoming frequencies 261, should be 900
 prev block 5, next block 7, flags: (REACHABLE, RTL, MODIFIED)
 pred:       20 [100.0%]  (FALLTHRU,CAN_FALLTHRU)
             5 [100.0%]  (FALLTHRU,CAN_FALLTHRU)
;; bb 6 artificial_defs: { }
;; bb 6 artificial_uses: { u-1(7){ }}
;; lr  in  	 0 [ax] 1 [dx] 2 [cx] 3 [bx] 5 [di] 6 [bp] 7 [sp]
;; lr  use 	 0 [ax] 1 [dx] 7 [sp]
;; lr  def 	 1 [dx] 4 [si] 17 [flags]
;; live  in  	 0 [ax] 1 [dx] 2 [cx] 3 [bx] 5 [di] 6 [bp] 7 [sp]
;; live  gen 	 1 [dx] 4 [si] 17 [flags]
;; live  kill	

(code_label 40 187 41 6 25 "" [0 uses])
(note 41 40 42 6 [bb 6] NOTE_INSN_BASIC_BLOCK)
(note 42 41 137 6 NOTE_INSN_DELETED)
(insn 137 42 43 6 (set (reg/v/f:SI 4 si [orig:116 __args#0 ] [116])
        (mem/f/c:SI (plus:SI (reg/f:SI 7 sp)
                (const_int 64 [0x40])) [6 __args#0+0 S4 A32])) D:/Dev-Cpp/MinGW64/lib/gcc/x86_64-w64-mingw32/4.9.2/include/c++/ext/new_allocator.h:120 90 {*movsi_internal}
     (expr_list:REG_EQUIV (mem/f/c:SI (reg/f:SI 16 argp) [6 __args#0+0 S4 A32])
        (nil)))
(insn 43 137 44 6 (set (reg:SI 4 si [orig:94 D.83069 ] [94])
        (mem:SI (reg/v/f:SI 4 si [orig:116 __args#0 ] [116]) [21 *__args#0_5(D)+0 S4 A32])) D:/Dev-Cpp/MinGW64/lib/gcc/x86_64-w64-mingw32/4.9.2/include/c++/ext/new_allocator.h:120 90 {*movsi_internal}
     (nil))
(insn 44 43 45 6 (parallel [
            (set (reg:CCZ 17 flags)
                (compare:CCZ (plus:SI (reg:SI 1 dx [orig:111 D.83069 ] [111])
                        (reg/v/f:SI 0 ax [orig:91 __new_finish ] [91]))
                    (const_int 0 [0])))
            (set (reg/f:SI 1 dx [orig:87 D.83066 ] [87])
                (plus:SI (reg:SI 1 dx [orig:111 D.83069 ] [111])
                    (reg/v/f:SI 0 ax [orig:91 __new_finish ] [91])))
        ]) D:/Dev-Cpp/MinGW64/lib/gcc/x86_64-w64-mingw32/4.9.2/include/c++/ext/new_allocator.h:120 228 {*addsi_2}
     (nil))
(jump_insn 45 44 46 6 (set (pc)
        (if_then_else (eq (reg:CCZ 17 flags)
                (const_int 0 [0]))
            (label_ref:SI 48)
            (pc))) D:/Dev-Cpp/MinGW64/lib/gcc/x86_64-w64-mingw32/4.9.2/include/c++/ext/new_allocator.h:120 596 {*jcc_1}
     (expr_list:REG_DEAD (reg:CCZ 17 flags)
        (int_list:REG_BR_PROB 1500 (nil)))
 -> 48)
;; lr  out 	 0 [ax] 1 [dx] 2 [cx] 3 [bx] 4 [si] 5 [di] 6 [bp] 7 [sp]
;; live  out 	 0 [ax] 1 [dx] 2 [cx] 3 [bx] 4 [si] 5 [di] 6 [bp] 7 [sp]

 succ:       7 [85.0%]  (FALLTHRU,CAN_FALLTHRU)
             8 [15.0%]  (CAN_FALLTHRU)

basic block 7, loop depth 0, count 0, freq 765, maybe hot
 prev block 6, next block 8, flags: (REACHABLE, RTL)
 pred:       6 [85.0%]  (FALLTHRU,CAN_FALLTHRU)
;; bb 7 artificial_defs: { }
;; bb 7 artificial_uses: { u-1(7){ }}
;; lr  in  	 0 [ax] 1 [dx] 2 [cx] 3 [bx] 4 [si] 5 [di] 6 [bp] 7 [sp]
;; lr  use 	 1 [dx] 4 [si] 7 [sp]
;; lr  def 	
;; live  in  	 0 [ax] 1 [dx] 2 [cx] 3 [bx] 4 [si] 5 [di] 6 [bp] 7 [sp]
;; live  gen 	
;; live  kill	

(note 46 45 47 7 [bb 7] NOTE_INSN_BASIC_BLOCK)
(insn 47 46 48 7 (set (mem:SI (reg/f:SI 1 dx [orig:87 D.83066 ] [87]) [21 *_9+0 S4 A32])
        (reg:SI 4 si [orig:94 D.83069 ] [94])) 90 {*movsi_internal}
     (expr_list:REG_DEAD (reg:SI 4 si [orig:94 D.83069 ] [94])
        (expr_list:REG_DEAD (reg/f:SI 1 dx [orig:87 D.83066 ] [87])
            (nil))))
;; lr  out 	 0 [ax] 2 [cx] 3 [bx] 5 [di] 6 [bp] 7 [sp]
;; live  out 	 0 [ax] 2 [cx] 3 [bx] 5 [di] 6 [bp] 7 [sp]

 succ:       8 [100.0%]  (FALLTHRU,CAN_FALLTHRU)

basic block 8, loop depth 0, count 0, freq 900, maybe hot
 prev block 7, next block 9, flags: (REACHABLE, RTL, MODIFIED)
 pred:       6 [15.0%]  (CAN_FALLTHRU)
             7 [100.0%]  (FALLTHRU,CAN_FALLTHRU)
;; bb 8 artificial_defs: { }
;; bb 8 artificial_uses: { u-1(7){ }}
;; lr  in  	 0 [ax] 2 [cx] 3 [bx] 5 [di] 6 [bp] 7 [sp]
;; lr  use 	 5 [di] 6 [bp] 7 [sp]
;; lr  def 	 17 [flags]
;; live  in  	 0 [ax] 2 [cx] 3 [bx] 5 [di] 6 [bp] 7 [sp]
;; live  gen 	 17 [flags]
;; live  kill	

(code_label 48 47 49 8 26 "" [1 uses])
(note 49 48 50 8 [bb 8] NOTE_INSN_BASIC_BLOCK)
(insn 50 49 51 8 (set (reg:CCZ 17 flags)
        (compare:CCZ (reg/f:SI 6 bp [orig:93 D.83068 ] [93])
            (reg/f:SI 5 di [orig:98 D.83068 ] [98]))) D:/Dev-Cpp/MinGW64/lib/gcc/x86_64-w64-mingw32/4.9.2/include/c++/bits/stl_uninitialized.h:74 7 {*cmpsi_1}
     (nil))
(jump_insn 51 50 52 8 (set (pc)
        (if_then_else (eq (reg:CCZ 17 flags)
                (const_int 0 [0]))
            (label_ref 76)
            (pc))) D:/Dev-Cpp/MinGW64/lib/gcc/x86_64-w64-mingw32/4.9.2/include/c++/bits/stl_uninitialized.h:74 596 {*jcc_1}
     (expr_list:REG_DEAD (reg:CCZ 17 flags)
        (int_list:REG_BR_PROB 900 (nil)))
 -> 76)
;; lr  out 	 0 [ax] 2 [cx] 3 [bx] 5 [di] 6 [bp] 7 [sp]
;; live  out 	 0 [ax] 2 [cx] 3 [bx] 5 [di] 6 [bp] 7 [sp]

 succ:       9 [91.0%]  (FALLTHRU,CAN_FALLTHRU)
             14 [9.0%]  (CAN_FALLTHRU)

basic block 9, loop depth 0, count 0, freq 819, maybe hot
 prev block 8, next block 10, flags: (REACHABLE, RTL)
 pred:       8 [91.0%]  (FALLTHRU,CAN_FALLTHRU)
;; bb 9 artificial_defs: { }
;; bb 9 artificial_uses: { u-1(7){ }}
;; lr  in  	 0 [ax] 2 [cx] 5 [di] 6 [bp] 7 [sp]
;; lr  use 	 0 [ax] 6 [bp] 7 [sp]
;; lr  def 	 1 [dx] 3 [bx]
;; live  in  	 0 [ax] 2 [cx] 5 [di] 6 [bp] 7 [sp]
;; live  gen 	 1 [dx] 3 [bx]
;; live  kill	

(note 52 51 53 9 [bb 9] NOTE_INSN_BASIC_BLOCK)
(insn 53 52 10 9 (set (reg:SI 1 dx [orig:92 ivtmp.296 ] [92])
        (reg/f:SI 6 bp [orig:93 D.83068 ] [93])) 90 {*movsi_internal}
     (nil))
(insn 10 53 64 9 (set (reg/v/f:SI 3 bx [orig:97 __new_finish ] [97])
        (reg/v/f:SI 0 ax [orig:91 __new_finish ] [91])) D:/Dev-Cpp/MinGW64/lib/gcc/x86_64-w64-mingw32/4.9.2/include/c++/bits/stl_uninitialized.h:74 90 {*movsi_internal}
     (nil))
;; lr  out 	 0 [ax] 1 [dx] 2 [cx] 3 [bx] 5 [di] 6 [bp] 7 [sp]
;; live  out 	 0 [ax] 1 [dx] 2 [cx] 3 [bx] 5 [di] 6 [bp] 7 [sp]

 succ:       10 [100.0%]  (FALLTHRU,CAN_FALLTHRU)

basic block 10, loop depth 0, count 0, freq 9100, maybe hot
 prev block 9, next block 11, flags: (REACHABLE, RTL, MODIFIED)
 pred:       9 [100.0%]  (FALLTHRU,CAN_FALLTHRU)
             12 [91.0%]  (DFS_BACK,CAN_FALLTHRU)
;; bb 10 artificial_defs: { }
;; bb 10 artificial_uses: { u-1(7){ }}
;; lr  in  	 0 [ax] 1 [dx] 2 [cx] 3 [bx] 5 [di] 6 [bp] 7 [sp]
;; lr  use 	 1 [dx] 3 [bx] 7 [sp]
;; lr  def 	 4 [si] 17 [flags]
;; live  in  	 0 [ax] 1 [dx] 2 [cx] 3 [bx] 5 [di] 6 [bp] 7 [sp]
;; live  gen 	 4 [si] 17 [flags]
;; live  kill	

(code_label 64 10 54 10 29 "" [1 uses])
(note 54 64 55 10 [bb 10] NOTE_INSN_BASIC_BLOCK)
(insn 55 54 56 10 (set (reg:SI 4 si [orig:95 D.83069 ] [95])
        (mem:SI (reg:SI 1 dx [orig:92 ivtmp.296 ] [92]) [21 MEM[base: _3, offset: 0]+0 S4 A32])) D:/Dev-Cpp/MinGW64/lib/gcc/x86_64-w64-mingw32/4.9.2/include/c++/bits/stl_construct.h:75 90 {*movsi_internal}
     (nil))
(insn 56 55 57 10 (set (reg:CCZ 17 flags)
        (compare:CCZ (reg/v/f:SI 3 bx [orig:97 __new_finish ] [97])
            (const_int 0 [0]))) D:/Dev-Cpp/MinGW64/lib/gcc/x86_64-w64-mingw32/4.9.2/include/c++/bits/stl_construct.h:75 3 {*cmpsi_ccno_1}
     (nil))
(jump_insn 57 56 58 10 (set (pc)
        (if_then_else (eq (reg:CCZ 17 flags)
                (const_int 0 [0]))
            (label_ref:SI 60)
            (pc))) D:/Dev-Cpp/MinGW64/lib/gcc/x86_64-w64-mingw32/4.9.2/include/c++/bits/stl_construct.h:75 596 {*jcc_1}
     (expr_list:REG_DEAD (reg:CCZ 17 flags)
        (int_list:REG_BR_PROB 1500 (nil)))
 -> 60)
;; lr  out 	 0 [ax] 1 [dx] 2 [cx] 3 [bx] 4 [si] 5 [di] 6 [bp] 7 [sp]
;; live  out 	 0 [ax] 1 [dx] 2 [cx] 3 [bx] 4 [si] 5 [di] 6 [bp] 7 [sp]

 succ:       11 [85.0%]  (FALLTHRU,CAN_FALLTHRU)
             12 [15.0%]  (CAN_FALLTHRU)

basic block 11, loop depth 0, count 0, freq 7735, maybe hot
 prev block 10, next block 12, flags: (REACHABLE, RTL)
 pred:       10 [85.0%]  (FALLTHRU,CAN_FALLTHRU)
;; bb 11 artificial_defs: { }
;; bb 11 artificial_uses: { u-1(7){ }}
;; lr  in  	 0 [ax] 1 [dx] 2 [cx] 3 [bx] 4 [si] 5 [di] 6 [bp] 7 [sp]
;; lr  use 	 3 [bx] 4 [si] 7 [sp]
;; lr  def 	
;; live  in  	 0 [ax] 1 [dx] 2 [cx] 3 [bx] 4 [si] 5 [di] 6 [bp] 7 [sp]
;; live  gen 	
;; live  kill	

(note 58 57 59 11 [bb 11] NOTE_INSN_BASIC_BLOCK)
(insn 59 58 60 11 (set (mem:SI (reg/v/f:SI 3 bx [orig:97 __new_finish ] [97]) [21 MEM[base: __new_finish_57, offset: 0B]+0 S4 A32])
        (reg:SI 4 si [orig:95 D.83069 ] [95])) 90 {*movsi_internal}
     (expr_list:REG_DEAD (reg:SI 4 si [orig:95 D.83069 ] [95])
        (nil)))
;; lr  out 	 0 [ax] 1 [dx] 2 [cx] 3 [bx] 5 [di] 6 [bp] 7 [sp]
;; live  out 	 0 [ax] 1 [dx] 2 [cx] 3 [bx] 5 [di] 6 [bp] 7 [sp]

 succ:       12 [100.0%]  (FALLTHRU,CAN_FALLTHRU)

basic block 12, loop depth 0, count 0, freq 9100, maybe hot
 prev block 11, next block 13, flags: (REACHABLE, RTL, MODIFIED)
 pred:       10 [15.0%]  (CAN_FALLTHRU)
             11 [100.0%]  (FALLTHRU,CAN_FALLTHRU)
;; bb 12 artificial_defs: { }
;; bb 12 artificial_uses: { u-1(7){ }}
;; lr  in  	 0 [ax] 1 [dx] 2 [cx] 3 [bx] 5 [di] 6 [bp] 7 [sp]
;; lr  use 	 1 [dx] 3 [bx] 5 [di] 7 [sp]
;; lr  def 	 1 [dx] 3 [bx] 17 [flags]
;; live  in  	 0 [ax] 1 [dx] 2 [cx] 3 [bx] 5 [di] 6 [bp] 7 [sp]
;; live  gen 	 1 [dx] 3 [bx] 17 [flags]
;; live  kill	 17 [flags]

(code_label 60 59 61 12 28 "" [1 uses])
(note 61 60 62 12 [bb 12] NOTE_INSN_BASIC_BLOCK)
(insn 62 61 63 12 (parallel [
            (set (reg/v/f:SI 3 bx [orig:97 __new_finish ] [97])
                (plus:SI (reg/v/f:SI 3 bx [orig:97 __new_finish ] [97])
                    (const_int 4 [0x4])))
            (clobber (reg:CC 17 flags))
        ]) D:/Dev-Cpp/MinGW64/lib/gcc/x86_64-w64-mingw32/4.9.2/include/c++/bits/stl_uninitialized.h:74 220 {*addsi_1}
     (expr_list:REG_UNUSED (reg:CC 17 flags)
        (nil)))
(insn 63 62 65 12 (parallel [
            (set (reg:SI 1 dx [orig:92 ivtmp.296 ] [92])
                (plus:SI (reg:SI 1 dx [orig:92 ivtmp.296 ] [92])
                    (const_int 4 [0x4])))
            (clobber (reg:CC 17 flags))
        ]) 220 {*addsi_1}
     (expr_list:REG_UNUSED (reg:CC 17 flags)
        (nil)))
(insn 65 63 66 12 (set (reg:CCZ 17 flags)
        (compare:CCZ (reg/f:SI 5 di [orig:98 D.83068 ] [98])
            (reg:SI 1 dx [orig:92 ivtmp.296 ] [92]))) D:/Dev-Cpp/MinGW64/lib/gcc/x86_64-w64-mingw32/4.9.2/include/c++/bits/stl_uninitialized.h:74 7 {*cmpsi_1}
     (nil))
(jump_insn 66 65 67 12 (set (pc)
        (if_then_else (ne (reg:CCZ 17 flags)
                (const_int 0 [0]))
            (label_ref:SI 64)
            (pc))) D:/Dev-Cpp/MinGW64/lib/gcc/x86_64-w64-mingw32/4.9.2/include/c++/bits/stl_uninitialized.h:74 596 {*jcc_1}
     (expr_list:REG_DEAD (reg:CCZ 17 flags)
        (int_list:REG_BR_PROB 9100 (nil)))
 -> 64)
;; lr  out 	 0 [ax] 1 [dx] 2 [cx] 3 [bx] 5 [di] 6 [bp] 7 [sp]
;; live  out 	 0 [ax] 1 [dx] 2 [cx] 3 [bx] 5 [di] 6 [bp] 7 [sp]

 succ:       10 [91.0%]  (DFS_BACK,CAN_FALLTHRU)
             13 [9.0%]  (FALLTHRU,CAN_FALLTHRU,LOOP_EXIT)

basic block 13, loop depth 0, count 0, freq 819, maybe hot
 prev block 12, next block 14, flags: (REACHABLE, RTL)
 pred:       12 [9.0%]  (FALLTHRU,CAN_FALLTHRU,LOOP_EXIT)
;; bb 13 artificial_defs: { }
;; bb 13 artificial_uses: { u-1(7){ }}
;; lr  in  	 0 [ax] 2 [cx] 5 [di] 6 [bp] 7 [sp]
;; lr  use 	 0 [ax] 5 [di] 6 [bp] 7 [sp]
;; lr  def 	 1 [dx] 3 [bx] 5 [di] 17 [flags]
;; live  in  	 0 [ax] 2 [cx] 5 [di] 6 [bp] 7 [sp]
;; live  gen 	 1 [dx] 3 [bx] 5 [di]
;; live  kill	 17 [flags]

(note 67 66 165 13 [bb 13] NOTE_INSN_BASIC_BLOCK)
(insn 165 67 69 13 (set (reg/f:SI 1 dx [orig:118 D.83066 ] [118])
        (plus:SI (reg/f:SI 6 bp [orig:93 D.83068 ] [93])
            (const_int 4 [0x4]))) 213 {*leasi}
     (nil))
(insn 69 165 70 13 (parallel [
            (set (reg:SI 5 di [orig:119 D.83067 ] [119])
                (minus:SI (reg/f:SI 5 di [orig:98 D.83068 ] [98])
                    (reg/f:SI 1 dx [orig:118 D.83066 ] [118])))
            (clobber (reg:CC 17 flags))
        ]) 263 {*subsi_1}
     (expr_list:REG_DEAD (reg/f:SI 1 dx [orig:118 D.83066 ] [118])
        (expr_list:REG_UNUSED (reg:CC 17 flags)
            (nil))))
(insn 70 69 71 13 (parallel [
            (set (reg:SI 5 di [orig:120 D.83067 ] [120])
                (lshiftrt:SI (reg:SI 5 di [orig:119 D.83067 ] [119])
                    (const_int 2 [0x2])))
            (clobber (reg:CC 17 flags))
        ]) 529 {*lshrsi3_1}
     (expr_list:REG_UNUSED (reg:CC 17 flags)
        (nil)))
(note 71 70 72 13 NOTE_INSN_DELETED)
(note 72 71 74 13 NOTE_INSN_DELETED)
(note 74 72 75 13 NOTE_INSN_DELETED)
(insn 75 74 76 13 (set (reg/f:SI 3 bx [orig:109 D.83071 ] [109])
        (plus:SI (plus:SI (mult:SI (reg:SI 5 di [orig:120 D.83067 ] [120])
                    (const_int 4 [0x4]))
                (reg/v/f:SI 0 ax [orig:91 __new_finish ] [91]))
            (const_int 8 [0x8]))) 213 {*leasi}
     (expr_list:REG_DEAD (reg:SI 5 di [orig:120 D.83067 ] [120])
        (nil)))
;; lr  out 	 0 [ax] 2 [cx] 3 [bx] 6 [bp] 7 [sp]
;; live  out 	 0 [ax] 2 [cx] 3 [bx] 6 [bp] 7 [sp]

 succ:       14 [100.0%]  (FALLTHRU,CAN_FALLTHRU)

basic block 14, loop depth 0, count 0, freq 900, maybe hot
 prev block 13, next block 15, flags: (REACHABLE, RTL, MODIFIED)
 pred:       13 [100.0%]  (FALLTHRU,CAN_FALLTHRU)
             8 [9.0%]  (CAN_FALLTHRU)
;; bb 14 artificial_defs: { }
;; bb 14 artificial_uses: { u-1(7){ }}
;; lr  in  	 0 [ax] 2 [cx] 3 [bx] 6 [bp] 7 [sp]
;; lr  use 	 6 [bp] 7 [sp]
;; lr  def 	 17 [flags]
;; live  in  	 0 [ax] 2 [cx] 3 [bx] 6 [bp] 7 [sp]
;; live  gen 	 17 [flags]
;; live  kill	

(code_label 76 75 77 14 27 "" [1 uses])
(note 77 76 78 14 [bb 14] NOTE_INSN_BASIC_BLOCK)
(insn 78 77 79 14 (set (reg:CCZ 17 flags)
        (compare:CCZ (reg/f:SI 6 bp [orig:93 D.83068 ] [93])
            (const_int 0 [0]))) D:/Dev-Cpp/MinGW64/lib/gcc/x86_64-w64-mingw32/4.9.2/include/c++/bits/stl_vector.h:177 3 {*cmpsi_ccno_1}
     (nil))
(jump_insn 79 78 80 14 (set (pc)
        (if_then_else (eq (reg:CCZ 17 flags)
                (const_int 0 [0]))
            (label_ref:SI 83)
            (pc))) D:/Dev-Cpp/MinGW64/lib/gcc/x86_64-w64-mingw32/4.9.2/include/c++/bits/stl_vector.h:177 596 {*jcc_1}
     (expr_list:REG_DEAD (reg:CCZ 17 flags)
        (int_list:REG_BR_PROB 2165 (nil)))
 -> 83)
;; lr  out 	 0 [ax] 2 [cx] 3 [bx] 6 [bp] 7 [sp]
;; live  out 	 0 [ax] 2 [cx] 3 [bx] 6 [bp] 7 [sp]

 succ:       15 [78.3%]  (FALLTHRU,CAN_FALLTHRU)
             16 [21.6%]  (CAN_FALLTHRU)

basic block 15, loop depth 0, count 0, freq 705, maybe hot
 prev block 14, next block 16, flags: (REACHABLE, RTL)
 pred:       14 [78.3%]  (FALLTHRU,CAN_FALLTHRU)
;; bb 15 artificial_defs: { }
;; bb 15 artificial_uses: { u-1(7){ }}
;; lr  in  	 0 [ax] 2 [cx] 3 [bx] 6 [bp] 7 [sp]
;; lr  use 	 0 [ax] 2 [cx] 6 [bp] 7 [sp]
;; lr  def 	 0 [ax] 1 [dx] 2 [cx] 8 [st] 9 [st(1)] 10 [st(2)] 11 [st(3)] 12 [st(4)] 13 [st(5)] 14 [st(6)] 15 [st(7)] 17 [flags] 18 [fpsr] 19 [fpcr] 21 [xmm0] 22 [xmm1] 23 [xmm2] 24 [xmm3] 25 [xmm4] 26 [xmm5] 27 [xmm6] 28 [xmm7] 29 [mm0] 30 [mm1] 31 [mm2] 32 [mm3] 33 [mm4] 34 [mm5] 35 [mm6] 36 [mm7] 37 [] 38 [] 39 [] 40 [] 41 [] 42 [] 43 [] 44 [] 45 [] 46 [] 47 [] 48 [] 49 [] 50 [] 51 [] 52 [] 53 [] 54 [] 55 [] 56 [] 57 [] 58 [] 59 [] 60 [] 61 [] 62 [] 63 [] 64 [] 65 [] 66 [] 67 [] 68 [] 69 [] 70 [] 71 [] 72 [] 73 [] 74 [] 75 [] 76 []
;; live  in  	 0 [ax] 2 [cx] 3 [bx] 6 [bp] 7 [sp]
;; live  gen 	 0 [ax] 2 [cx]
;; live  kill	

(note 80 79 162 15 [bb 15] NOTE_INSN_BASIC_BLOCK)
(insn 162 80 160 15 (set (mem/c:SI (plus:SI (reg/f:SI 7 sp)
                (const_int 28 [0x1c])) [45 %sfp+-4 S4 A32])
        (reg/f:SI 2 cx [orig:115 this ] [115])) 90 {*movsi_internal}
     (expr_list:REG_DEAD (reg/f:SI 2 cx [orig:115 this ] [115])
        (nil)))
(insn 160 162 81 15 (set (mem/c:SI (plus:SI (reg/f:SI 7 sp)
                (const_int 24 [0x18])) [45 %sfp+-8 S4 A32])
        (reg/v/f:SI 0 ax [orig:91 __new_finish ] [91])) 90 {*movsi_internal}
     (expr_list:REG_DEAD (reg/v/f:SI 0 ax [orig:91 __new_finish ] [91])
        (nil)))
(insn 81 160 82 15 (set (mem:SI (reg/f:SI 7 sp) [0  S4 A32])
        (reg/f:SI 6 bp [orig:93 D.83068 ] [93])) D:/Dev-Cpp/MinGW64/lib/gcc/x86_64-w64-mingw32/4.9.2/include/c++/ext/new_allocator.h:110 90 {*movsi_internal}
     (expr_list:REG_DEAD (reg/f:SI 6 bp [orig:93 D.83068 ] [93])
        (nil)))
(call_insn 82 81 163 15 (call (mem:QI (symbol_ref:SI ("_ZdlPv") [flags 0x43]  <function_decl 01938e00 operator delete>) [0 operator delete S1 A8])
        (const_int 4 [0x4])) D:/Dev-Cpp/MinGW64/lib/gcc/x86_64-w64-mingw32/4.9.2/include/c++/ext/new_allocator.h:110 641 {*call}
     (expr_list:REG_EH_REGION (const_int 0 [0])
        (nil))
    (expr_list:SI (use (mem/f:SI (reg/f:SI 7 sp) [0  S4 A32]))
        (nil)))
(insn 163 82 161 15 (set (reg/f:SI 2 cx [orig:115 this ] [115])
        (mem/c:SI (plus:SI (reg/f:SI 7 sp)
                (const_int 28 [0x1c])) [45 %sfp+-4 S4 A32])) D:/Dev-Cpp/MinGW64/lib/gcc/x86_64-w64-mingw32/4.9.2/include/c++/ext/new_allocator.h:110 90 {*movsi_internal}
     (nil))
(insn 161 163 83 15 (set (reg/v/f:SI 0 ax [orig:91 __new_finish ] [91])
        (mem/c:SI (plus:SI (reg/f:SI 7 sp)
                (const_int 24 [0x18])) [45 %sfp+-8 S4 A32])) D:/Dev-Cpp/MinGW64/lib/gcc/x86_64-w64-mingw32/4.9.2/include/c++/ext/new_allocator.h:110 90 {*movsi_internal}
     (nil))
;; lr  out 	 0 [ax] 2 [cx] 3 [bx] 7 [sp]
;; live  out 	 0 [ax] 2 [cx] 3 [bx] 7 [sp]

 succ:       16 [100.0%]  (FALLTHRU,CAN_FALLTHRU)

basic block 16, loop depth 0, count 0, freq 900, maybe hot
 prev block 15, next block 17, flags: (REACHABLE, RTL)
 pred:       15 [100.0%]  (FALLTHRU,CAN_FALLTHRU)
             14 [21.6%]  (CAN_FALLTHRU)
;; bb 16 artificial_defs: { }
;; bb 16 artificial_uses: { u-1(7){ }}
;; lr  in  	 0 [ax] 2 [cx] 3 [bx] 7 [sp]
;; lr  use 	 0 [ax] 2 [cx] 3 [bx] 7 [sp]
;; lr  def 	 0 [ax] 3 [bx] 4 [si] 5 [di] 6 [bp] 7 [sp] 17 [flags]
;; live  in  	 0 [ax] 2 [cx] 3 [bx] 7 [sp]
;; live  gen 	 0 [ax] 3 [bx] 4 [si] 5 [di] 6 [bp] 7 [sp]
;; live  kill	 17 [flags]

(code_label 83 161 84 16 30 "" [1 uses])
(note 84 83 85 16 [bb 16] NOTE_INSN_BASIC_BLOCK)
(insn 85 84 86 16 (set (mem/f:SI (reg/f:SI 2 cx [orig:115 this ] [115]) [6 this_2(D)->D.72607._M_impl._M_start+0 S4 A32])
        (reg/v/f:SI 0 ax [orig:91 __new_finish ] [91])) D:/Dev-Cpp/MinGW64/lib/gcc/x86_64-w64-mingw32/4.9.2/include/c++/bits/vector.tcc:441 90 {*movsi_internal}
     (nil))
(insn 86 85 157 16 (set (mem/f:SI (plus:SI (reg/f:SI 2 cx [orig:115 this ] [115])
                (const_int 4 [0x4])) [6 this_2(D)->D.72607._M_impl._M_finish+0 S4 A32])
        (reg/f:SI 3 bx [orig:109 D.83071 ] [109])) D:/Dev-Cpp/MinGW64/lib/gcc/x86_64-w64-mingw32/4.9.2/include/c++/bits/vector.tcc:442 90 {*movsi_internal}
     (expr_list:REG_DEAD (reg/f:SI 3 bx [orig:109 D.83071 ] [109])
        (nil)))
(note 157 86 164 16 NOTE_INSN_DELETED)
(note 164 157 87 16 NOTE_INSN_DELETED)
(insn 87 164 88 16 (parallel [
            (set (reg:SI 0 ax [123])
                (plus:SI (reg/v/f:SI 0 ax [orig:91 __new_finish ] [91])
                    (mem/c:SI (plus:SI (reg/f:SI 7 sp)
                            (const_int 20 [0x14])) [45 %sfp+-12 S4 A32])))
            (clobber (reg:CC 17 flags))
        ]) D:/Dev-Cpp/MinGW64/lib/gcc/x86_64-w64-mingw32/4.9.2/include/c++/bits/vector.tcc:443 220 {*addsi_1}
     (expr_list:REG_UNUSED (reg:CC 17 flags)
        (expr_list:REG_EQUIV (mem/f:SI (plus:SI (reg/f:SI 2 cx [orig:115 this ] [115])
                    (const_int 8 [0x8])) [6 this_2(D)->D.72607._M_impl._M_end_of_storage+0 S4 A32])
            (nil))))
(insn 88 87 176 16 (set (mem/f:SI (plus:SI (reg/f:SI 2 cx [orig:115 this ] [115])
                (const_int 8 [0x8])) [6 this_2(D)->D.72607._M_impl._M_end_of_storage+0 S4 A32])
        (reg:SI 0 ax [123])) D:/Dev-Cpp/MinGW64/lib/gcc/x86_64-w64-mingw32/4.9.2/include/c++/bits/vector.tcc:443 90 {*movsi_internal}
     (expr_list:REG_DEAD (reg/f:SI 2 cx [orig:115 this ] [115])
        (expr_list:REG_DEAD (reg:SI 0 ax [123])
            (nil))))
(note 176 88 177 16 NOTE_INSN_EPILOGUE_BEG)
(insn/f 177 176 178 16 (parallel [
            (set (reg/f:SI 7 sp)
                (plus:SI (reg/f:SI 7 sp)
                    (const_int 44 [0x2c])))
            (clobber (reg:CC 17 flags))
            (clobber (mem:BLK (scratch) [0  A8]))
        ]) D:/Dev-Cpp/MinGW64/lib/gcc/x86_64-w64-mingw32/4.9.2/include/c++/bits/vector.tcc:444 943 {pro_epilogue_adjust_stack_si_add}
     (expr_list:REG_UNUSED (reg:CC 17 flags)
        (expr_list:REG_CFA_ADJUST_CFA (set (reg/f:SI 7 sp)
                (plus:SI (reg/f:SI 7 sp)
                    (const_int 44 [0x2c])))
            (nil))))
(insn/f 178 177 179 16 (set (reg:SI 3 bx)
        (mem:SI (post_inc:SI (reg/f:SI 7 sp)) [0  S4 A8])) D:/Dev-Cpp/MinGW64/lib/gcc/x86_64-w64-mingw32/4.9.2/include/c++/bits/vector.tcc:444 74 {*popsi1}
     (expr_list:REG_CFA_ADJUST_CFA (set (reg/f:SI 7 sp)
            (plus:SI (reg/f:SI 7 sp)
                (const_int 4 [0x4])))
        (expr_list:REG_CFA_RESTORE (reg:SI 3 bx)
            (nil))))
(insn/f 179 178 180 16 (set (reg:SI 4 si)
        (mem:SI (post_inc:SI (reg/f:SI 7 sp)) [0  S4 A8])) D:/Dev-Cpp/MinGW64/lib/gcc/x86_64-w64-mingw32/4.9.2/include/c++/bits/vector.tcc:444 74 {*popsi1}
     (expr_list:REG_CFA_ADJUST_CFA (set (reg/f:SI 7 sp)
            (plus:SI (reg/f:SI 7 sp)
                (const_int 4 [0x4])))
        (expr_list:REG_CFA_RESTORE (reg:SI 4 si)
            (nil))))
(insn/f 180 179 181 16 (set (reg:SI 5 di)
        (mem:SI (post_inc:SI (reg/f:SI 7 sp)) [0  S4 A8])) D:/Dev-Cpp/MinGW64/lib/gcc/x86_64-w64-mingw32/4.9.2/include/c++/bits/vector.tcc:444 74 {*popsi1}
     (expr_list:REG_CFA_ADJUST_CFA (set (reg/f:SI 7 sp)
            (plus:SI (reg/f:SI 7 sp)
                (const_int 4 [0x4])))
        (expr_list:REG_CFA_RESTORE (reg:SI 5 di)
            (nil))))
(insn/f 181 180 182 16 (set (reg:SI 6 bp)
        (mem:SI (post_inc:SI (reg/f:SI 7 sp)) [0  S4 A8])) D:/Dev-Cpp/MinGW64/lib/gcc/x86_64-w64-mingw32/4.9.2/include/c++/bits/vector.tcc:444 74 {*popsi1}
     (expr_list:REG_CFA_ADJUST_CFA (set (reg/f:SI 7 sp)
            (plus:SI (reg/f:SI 7 sp)
                (const_int 4 [0x4])))
        (expr_list:REG_CFA_RESTORE (reg:SI 6 bp)
            (nil))))
(jump_insn 182 181 0 16 (parallel [
            (simple_return)
            (use (const_int 4 [0x4]))
        ]) D:/Dev-Cpp/MinGW64/lib/gcc/x86_64-w64-mingw32/4.9.2/include/c++/bits/vector.tcc:444 660 {simple_return_pop_internal}
     (nil)
 -> simple_return)
;; lr  out 	 3 [bx] 4 [si] 5 [di] 6 [bp] 7 [sp]
;; live  out 	 3 [bx] 4 [si] 5 [di] 6 [bp] 7 [sp]

 succ:       EXIT [100.0%] 

basic block 17, loop depth 0, count 0, freq 450, maybe hot
 prev block 16, next block 18, flags: (REACHABLE, RTL, MODIFIED)
 pred:       2 [50.0%]  (CAN_FALLTHRU)
;; bb 17 artificial_defs: { }
;; bb 17 artificial_uses: { u-1(7){ }}
;; lr  in  	 2 [cx] 7 [sp]
;; lr  use 	 7 [sp]
;; lr  def 	
;; live  in  	 2 [cx] 7 [sp]
;; live  gen 	
;; live  kill	

(code_label 95 30 94 17 31 "" [1 uses])
(note 94 95 7 17 [bb 17] NOTE_INSN_BASIC_BLOCK)
(insn 7 94 103 17 (set (mem/c:SI (plus:SI (reg/f:SI 7 sp)
                (const_int 20 [0x14])) [45 %sfp+-12 S4 A32])
        (const_int 4 [0x4])) D:/Dev-Cpp/MinGW64/lib/gcc/x86_64-w64-mingw32/4.9.2/include/c++/bits/stl_algobase.h:222 90 {*movsi_internal}
     (nil))
;; lr  out 	 2 [cx] 7 [sp]
;; live  out 	 2 [cx] 7 [sp]

 succ:       5 [100.0%]  (FALLTHRU,CAN_FALLTHRU)

basic block 18, loop depth 0, count 0, freq 0, maybe hot
 prev block 17, next block 19, flags: (REACHABLE, RTL, MODIFIED)
 pred:       3 (FALLTHRU,CAN_FALLTHRU)
;; bb 18 artificial_defs: { }
;; bb 18 artificial_uses: { u-1(7){ }}
;; lr  in  	 0 [ax] 1 [dx] 2 [cx] 3 [bx] 5 [di] 6 [bp] 7 [sp]
;; lr  use 	 3 [bx] 7 [sp]
;; lr  def 	 17 [flags]
;; live  in  	 0 [ax] 1 [dx] 2 [cx] 3 [bx] 5 [di] 6 [bp] 7 [sp]
;; live  gen 	 17 [flags]
;; live  kill	

(note 24 23 25 18 [bb 18] NOTE_INSN_BASIC_BLOCK)
(insn 25 24 26 18 (set (reg:CC 17 flags)
        (compare:CC (reg/v:SI 3 bx [orig:105 __len ] [105])
            (const_int 1073741823 [0x3fffffff]))) D:/Dev-Cpp/MinGW64/lib/gcc/x86_64-w64-mingw32/4.9.2/include/c++/bits/stl_vector.h:1428 7 {*cmpsi_1}
     (nil))
(jump_insn 26 25 27 18 (set (pc)
        (if_then_else (gtu (reg:CC 17 flags)
                (const_int 0 [0]))
            (label_ref:SI 103)
            (pc))) D:/Dev-Cpp/MinGW64/lib/gcc/x86_64-w64-mingw32/4.9.2/include/c++/bits/stl_vector.h:1428 596 {*jcc_1}
     (expr_list:REG_DEAD (reg:CC 17 flags)
        (int_list:REG_BR_PROB 10000 (nil)))
 -> 103)
;; lr  out 	 0 [ax] 1 [dx] 2 [cx] 3 [bx] 5 [di] 6 [bp] 7 [sp]
;; live  out 	 0 [ax] 1 [dx] 2 [cx] 3 [bx] 5 [di] 6 [bp] 7 [sp]

 succ:       4 [100.0%]  (CAN_FALLTHRU)
             19 (FALLTHRU,CAN_FALLTHRU)

basic block 19, loop depth 0, count 0, freq 0, maybe hot
 prev block 18, next block 20, flags: (REACHABLE, RTL, MODIFIED)
 pred:       18 (FALLTHRU,CAN_FALLTHRU)
;; bb 19 artificial_defs: { }
;; bb 19 artificial_uses: { u-1(7){ }}
;; lr  in  	 0 [ax] 1 [dx] 2 [cx] 3 [bx] 5 [di] 6 [bp] 7 [sp]
;; lr  use 	 0 [ax] 3 [bx] 7 [sp]
;; lr  def 	 0 [ax] 17 [flags]
;; live  in  	 0 [ax] 1 [dx] 2 [cx] 3 [bx] 5 [di] 6 [bp] 7 [sp]
;; live  gen 	 0 [ax] 17 [flags]
;; live  kill	 17 [flags]

(note 27 26 28 19 [bb 19] NOTE_INSN_BASIC_BLOCK)
(insn 28 27 153 19 (parallel [
            (set (reg:SI 0 ax [orig:104 D.83065 ] [104])
                (ashift:SI (reg:SI 0 ax [orig:117 D.83069 ] [117])
                    (const_int 3 [0x3])))
            (clobber (reg:CC 17 flags))
        ]) 496 {*ashlsi3_1}
     (expr_list:REG_UNUSED (reg:CC 17 flags)
        (nil)))
(insn 153 28 29 19 (set (mem/c:SI (plus:SI (reg/f:SI 7 sp)
                (const_int 20 [0x14])) [45 %sfp+-12 S4 A32])
        (reg:SI 0 ax [orig:104 D.83065 ] [104])) 90 {*movsi_internal}
     (expr_list:REG_DEAD (reg:SI 0 ax [orig:104 D.83065 ] [104])
        (nil)))
(insn 29 153 30 19 (set (reg:CCZ 17 flags)
        (compare:CCZ (reg/v:SI 3 bx [orig:105 __len ] [105])
            (const_int 0 [0]))) D:/Dev-Cpp/MinGW64/lib/gcc/x86_64-w64-mingw32/4.9.2/include/c++/bits/stl_vector.h:170 3 {*cmpsi_ccno_1}
     (expr_list:REG_DEAD (reg/v:SI 3 bx [orig:105 __len ] [105])
        (nil)))
(jump_insn 30 29 95 19 (set (pc)
        (if_then_else (eq (reg:CCZ 17 flags)
                (const_int 0 [0]))
            (label_ref:SI 107)
            (pc))) D:/Dev-Cpp/MinGW64/lib/gcc/x86_64-w64-mingw32/4.9.2/include/c++/bits/stl_vector.h:170 596 {*jcc_1}
     (expr_list:REG_DEAD (reg:CCZ 17 flags)
        (int_list:REG_BR_PROB 10000 (nil)))
 -> 107)
;; lr  out 	 1 [dx] 2 [cx] 5 [di] 6 [bp] 7 [sp]
;; live  out 	 1 [dx] 2 [cx] 5 [di] 6 [bp] 7 [sp]

 succ:       5 (FALLTHRU,CAN_FALLTHRU)
             20 [100.0%]  (CAN_FALLTHRU)

basic block 20, loop depth 0, count 0, freq 0, maybe hot
 prev block 19, next block 1, flags: (REACHABLE, RTL)
 pred:       19 [100.0%]  (CAN_FALLTHRU)
;; bb 20 artificial_defs: { }
;; bb 20 artificial_uses: { u-1(7){ }}
;; lr  in  	 1 [dx] 2 [cx] 5 [di] 6 [bp] 7 [sp]
;; lr  use 	 7 [sp]
;; lr  def 	 0 [ax] 3 [bx] 17 [flags]
;; live  in  	 1 [dx] 2 [cx] 5 [di] 6 [bp] 7 [sp]
;; live  gen 	 0 [ax] 3 [bx]
;; live  kill	 17 [flags]

(code_label 107 166 106 20 34 "" [1 uses])
(note 106 107 8 20 [bb 20] NOTE_INSN_BASIC_BLOCK)
(insn 8 106 187 20 (set (reg/f:SI 3 bx [orig:109 D.83071 ] [109])
        (const_int 4 [0x4])) D:/Dev-Cpp/MinGW64/lib/gcc/x86_64-w64-mingw32/4.9.2/include/c++/bits/stl_vector.h:170 90 {*movsi_internal}
     (nil))
(insn 187 8 40 20 (parallel [
            (set (reg/v/f:SI 0 ax [orig:91 __new_finish ] [91])
                (const_int 0 [0]))
            (clobber (reg:CC 17 flags))
        ]) D:/Dev-Cpp/MinGW64/lib/gcc/x86_64-w64-mingw32/4.9.2/include/c++/bits/stl_vector.h:170 82 {*movsi_xor}
     (nil))
;; lr  out 	 0 [ax] 1 [dx] 2 [cx] 3 [bx] 5 [di] 6 [bp] 7 [sp]
;; live  out 	 0 [ax] 1 [dx] 2 [cx] 3 [bx] 5 [di] 6 [bp] 7 [sp]

 succ:       6 [100.0%]  (FALLTHRU,CAN_FALLTHRU)

basic block 1, loop depth 0, count 0, freq 900, maybe hot
 prev block 20, next block (nil), flags: (REACHABLE, RTL)
 pred:       16 [100.0%] 
;; bb 1 artificial_defs: { }
;; bb 1 artificial_uses: { u-1(3){ }u-1(4){ }u-1(5){ }u-1(6){ }u-1(7){ }}
;; lr  in  	 3 [bx] 4 [si] 5 [di] 6 [bp] 7 [sp]
;; lr  use 	 3 [bx] 4 [si] 5 [di] 6 [bp] 7 [sp]
;; lr  def 	
;; live  in  	 3 [bx] 4 [si] 5 [di] 6 [bp] 7 [sp]
;; live  gen 	
;; live  kill	

;; lr  out 	
;; live  out 	

 succ:      




try_optimize_cfg iteration 1

Emitting label for block 18
rescanning insn with uid = 23.
scanning new insn with uid = 196.
rescanning insn with uid = 30.
scanning new insn with uid = 198.
Reordered sequence:
 2 bb 2  [900]
 3 bb 3  [450]
 4 bb 4  [450]
 5 bb 5  [261]
 6 bb 6  [900]
 7 bb 7  [765]
 8 bb 8  [900]
 9 bb 9  [819]
 10 bb 10  [9100]
 11 bb 11  [7735]
 12 bb 12  [9100]
 13 bb 13  [819]
 14 bb 14  [900]
 15 bb 15  [705]
 16 bb 16  [900]
 17 bb 17  [450]
 18 bb 18  [0]
 19 bb 19  [0]
 20 bb 20  [0]


void std::vector<_Tp, _Alloc>::_M_emplace_back_aux(_Args&& ...) [with _Args = {const int&}; _Tp = int; _Alloc = std::allocator<int>]

Dataflow summary:
;;  invalidated by call 	 0 [ax] 1 [dx] 2 [cx] 8 [st] 9 [st(1)] 10 [st(2)] 11 [st(3)] 12 [st(4)] 13 [st(5)] 14 [st(6)] 15 [st(7)] 17 [flags] 18 [fpsr] 19 [fpcr] 21 [xmm0] 22 [xmm1] 23 [xmm2] 24 [xmm3] 25 [xmm4] 26 [xmm5] 27 [xmm6] 28 [xmm7] 29 [mm0] 30 [mm1] 31 [mm2] 32 [mm3] 33 [mm4] 34 [mm5] 35 [mm6] 36 [mm7] 37 [] 38 [] 39 [] 40 [] 41 [] 42 [] 43 [] 44 [] 45 [] 46 [] 47 [] 48 [] 49 [] 50 [] 51 [] 52 [] 53 [] 54 [] 55 [] 56 [] 57 [] 58 [] 59 [] 60 [] 61 [] 62 [] 63 [] 64 [] 65 [] 66 [] 67 [] 68 [] 69 [] 70 [] 71 [] 72 [] 73 [] 74 [] 75 [] 76 []
;;  hardware regs used 	 7 [sp]
;;  regular block artificial uses 	 7 [sp]
;;  eh block artificial uses 	 7 [sp] 16 [argp]
;;  entry block defs 	 0 [ax] 1 [dx] 2 [cx] 3 [bx] 4 [si] 5 [di] 6 [bp] 7 [sp] 21 [xmm0] 22 [xmm1] 23 [xmm2] 29 [mm0] 30 [mm1] 31 [mm2]
;;  exit block uses 	 3 [bx] 4 [si] 5 [di] 6 [bp] 7 [sp]
;;  regs ever live 	 0[ax] 1[dx] 2[cx] 3[bx] 4[si] 5[di] 6[bp] 7[sp] 17[flags]
;;  ref usage 	r0={10d,16u} r1={11d,10u,1e} r2={5d,9u,1e} r3={8d,9u} r4={5d,5u} r5={6d,9u} r6={4d,9u} r7={11d,50u} r8={2d} r9={2d} r10={2d} r11={2d} r12={2d} r13={2d} r14={2d} r15={2d} r16={1e} r17={23d,9u} r18={2d} r19={2d} r21={3d} r22={3d} r23={3d} r24={2d} r25={2d} r26={2d} r27={2d} r28={2d} r29={3d} r30={3d} r31={3d} r32={2d} r33={2d} r34={2d} r35={2d} r36={2d} r37={2d} r38={2d} r39={2d} r40={2d} r41={2d} r42={2d} r43={2d} r44={2d} r45={2d} r46={2d} r47={2d} r48={2d} r49={2d} r50={2d} r51={2d} r52={2d} r53={2d} r54={2d} r55={2d} r56={2d} r57={2d} r58={2d} r59={2d} r60={2d} r61={2d} r62={2d} r63={2d} r64={2d} r65={2d} r66={2d} r67={2d} r68={2d} r69={2d} r70={2d} r71={2d} r72={2d} r73={2d} r74={2d} r75={2d} r76={2d} 
;;    total ref usage 350{221d,126u,3e} in 77{75 regular + 2 call} insns.
(note 1 0 11 NOTE_INSN_DELETED)
;; basic block 2, loop depth 0, count 0, freq 900, maybe hot
;;  prev block 0, next block 3, flags: (REACHABLE, RTL, MODIFIED)
;;  pred:       ENTRY [100.0%]  (FALLTHRU)
;; bb 2 artificial_defs: { }
;; bb 2 artificial_uses: { u-1(7){ }}
;; lr  in  	 2 [cx] 3 [bx] 4 [si] 5 [di] 6 [bp] 7 [sp]
;; lr  use 	 2 [cx] 3 [bx] 4 [si] 5 [di] 6 [bp] 7 [sp]
;; lr  def 	 0 [ax] 1 [dx] 5 [di] 6 [bp] 7 [sp] 17 [flags]
;; live  in  	 2 [cx] 3 [bx] 4 [si] 5 [di] 6 [bp] 7 [sp]
;; live  gen 	 0 [ax] 1 [dx] 5 [di] 6 [bp] 7 [sp] 17 [flags]
;; live  kill	 17 [flags]
(note 11 1 168 2 [bb 2] NOTE_INSN_BASIC_BLOCK)
(insn/f 168 11 169 2 (set (mem:SI (pre_dec:SI (reg/f:SI 7 sp)) [0  S4 A8])
        (reg:SI 6 bp)) D:/Dev-Cpp/MinGW64/lib/gcc/x86_64-w64-mingw32/4.9.2/include/c++/bits/vector.tcc:407 66 {*pushsi2}
     (expr_list:REG_DEAD (reg:SI 6 bp)
        (nil)))
(insn/f 169 168 170 2 (set (mem:SI (pre_dec:SI (reg/f:SI 7 sp)) [0  S4 A8])
        (reg:SI 5 di)) D:/Dev-Cpp/MinGW64/lib/gcc/x86_64-w64-mingw32/4.9.2/include/c++/bits/vector.tcc:407 66 {*pushsi2}
     (expr_list:REG_DEAD (reg:SI 5 di)
        (nil)))
(insn/f 170 169 171 2 (set (mem:SI (pre_dec:SI (reg/f:SI 7 sp)) [0  S4 A8])
        (reg:SI 4 si)) D:/Dev-Cpp/MinGW64/lib/gcc/x86_64-w64-mingw32/4.9.2/include/c++/bits/vector.tcc:407 66 {*pushsi2}
     (expr_list:REG_DEAD (reg:SI 4 si)
        (nil)))
(insn/f 171 170 172 2 (set (mem:SI (pre_dec:SI (reg/f:SI 7 sp)) [0  S4 A8])
        (reg:SI 3 bx)) D:/Dev-Cpp/MinGW64/lib/gcc/x86_64-w64-mingw32/4.9.2/include/c++/bits/vector.tcc:407 66 {*pushsi2}
     (expr_list:REG_DEAD (reg:SI 3 bx)
        (nil)))
(insn/f 172 171 173 2 (parallel [
            (set (reg/f:SI 7 sp)
                (plus:SI (reg/f:SI 7 sp)
                    (const_int -44 [0xffffffffffffffd4])))
            (clobber (reg:CC 17 flags))
            (clobber (mem:BLK (scratch) [0  A8]))
        ]) D:/Dev-Cpp/MinGW64/lib/gcc/x86_64-w64-mingw32/4.9.2/include/c++/bits/vector.tcc:407 943 {pro_epilogue_adjust_stack_si_add}
     (expr_list:REG_UNUSED (reg:CC 17 flags)
        (expr_list:REG_CFA_ADJUST_CFA (set (reg/f:SI 7 sp)
                (plus:SI (reg/f:SI 7 sp)
                    (const_int -44 [0xffffffffffffffd4])))
            (nil))))
(note 173 172 4 2 NOTE_INSN_PROLOGUE_END)
(note 4 173 13 2 NOTE_INSN_FUNCTION_BEG)
(insn 13 4 14 2 (set (reg/f:SI 6 bp [orig:93 D.83068 ] [93])
        (mem/f:SI (reg/f:SI 2 cx [orig:115 this ] [115]) [6 MEM[(int * *)this_2(D)]+0 S4 A32])) 90 {*movsi_internal}
     (nil))
(insn 14 13 149 2 (set (reg/f:SI 5 di [orig:98 D.83068 ] [98])
        (mem/f:SI (plus:SI (reg/f:SI 2 cx [orig:115 this ] [115])
                (const_int 4 [0x4])) [6 MEM[(int * *)this_2(D) + 4B]+0 S4 A32])) 90 {*movsi_internal}
     (nil))
(insn 149 14 15 2 (set (reg:SI 1 dx [orig:111 D.83069 ] [111])
        (reg/f:SI 5 di [orig:98 D.83068 ] [98])) D:/Dev-Cpp/MinGW64/lib/gcc/x86_64-w64-mingw32/4.9.2/include/c++/bits/stl_vector.h:655 90 {*movsi_internal}
     (nil))
(insn 15 149 151 2 (parallel [
            (set (reg:SI 1 dx [orig:111 D.83069 ] [111])
                (minus:SI (reg:SI 1 dx [orig:111 D.83069 ] [111])
                    (reg/f:SI 6 bp [orig:93 D.83068 ] [93])))
            (clobber (reg:CC 17 flags))
        ]) D:/Dev-Cpp/MinGW64/lib/gcc/x86_64-w64-mingw32/4.9.2/include/c++/bits/stl_vector.h:655 263 {*subsi_1}
     (expr_list:REG_UNUSED (reg:CC 17 flags)
        (nil)))
(insn 151 15 16 2 (set (reg:SI 0 ax [orig:117 D.83069 ] [117])
        (reg:SI 1 dx [orig:111 D.83069 ] [111])) D:/Dev-Cpp/MinGW64/lib/gcc/x86_64-w64-mingw32/4.9.2/include/c++/bits/stl_vector.h:655 90 {*movsi_internal}
     (nil))
(insn 16 151 18 2 (parallel [
            (set (reg:SI 0 ax [orig:117 D.83069 ] [117])
                (ashiftrt:SI (reg:SI 0 ax [orig:117 D.83069 ] [117])
                    (const_int 2 [0x2])))
            (clobber (reg:CC 17 flags))
        ]) D:/Dev-Cpp/MinGW64/lib/gcc/x86_64-w64-mingw32/4.9.2/include/c++/bits/stl_vector.h:655 530 {*ashrsi3_1}
     (expr_list:REG_UNUSED (reg:CC 17 flags)
        (expr_list:REG_EQUAL (div:SI (reg:SI 1 dx [orig:111 D.83069 ] [111])
                (const_int 4 [0x4]))
            (nil))))
(insn 18 16 19 2 (set (reg:CCZ 17 flags)
        (compare:CCZ (reg:SI 0 ax [orig:117 D.83069 ] [117])
            (const_int 0 [0]))) D:/Dev-Cpp/MinGW64/lib/gcc/x86_64-w64-mingw32/4.9.2/include/c++/bits/stl_algobase.h:222 3 {*cmpsi_ccno_1}
     (nil))
(jump_insn 19 18 20 2 (set (pc)
        (if_then_else (eq (reg:CCZ 17 flags)
                (const_int 0 [0]))
            (label_ref:SI 95)
            (pc))) D:/Dev-Cpp/MinGW64/lib/gcc/x86_64-w64-mingw32/4.9.2/include/c++/bits/stl_algobase.h:222 596 {*jcc_1}
     (expr_list:REG_DEAD (reg:CCZ 17 flags)
        (int_list:REG_BR_PROB 5000 (nil)))
 -> 95)
;;  succ:       17 [50.0%]  (CAN_FALLTHRU)
;;              3 [50.0%]  (FALLTHRU,CAN_FALLTHRU)
;; lr  out 	 0 [ax] 1 [dx] 2 [cx] 5 [di] 6 [bp] 7 [sp]
;; live  out 	 0 [ax] 1 [dx] 2 [cx] 5 [di] 6 [bp] 7 [sp]

;; basic block 3, loop depth 0, count 0, freq 450, maybe hot
;;  prev block 2, next block 4, flags: (REACHABLE, RTL, MODIFIED)
;;  pred:       2 [50.0%]  (FALLTHRU,CAN_FALLTHRU)
;; bb 3 artificial_defs: { }
;; bb 3 artificial_uses: { u-1(7){ }}
;; lr  in  	 0 [ax] 1 [dx] 2 [cx] 5 [di] 6 [bp] 7 [sp]
;; lr  use 	 0 [ax] 7 [sp]
;; lr  def 	 3 [bx] 17 [flags]
;; live  in  	 0 [ax] 1 [dx] 2 [cx] 5 [di] 6 [bp] 7 [sp]
;; live  gen 	 3 [bx] 17 [flags]
;; live  kill	
(note 20 19 167 3 [bb 3] NOTE_INSN_BASIC_BLOCK)
(insn 167 20 22 3 (set (reg/v:SI 3 bx [orig:105 __len ] [105])
        (mult:SI (reg:SI 0 ax [orig:117 D.83069 ] [117])
            (const_int 2 [0x2]))) D:/Dev-Cpp/MinGW64/lib/gcc/x86_64-w64-mingw32/4.9.2/include/c++/bits/stl_vector.h:1427 213 {*leasi}
     (nil))
(insn 22 167 23 3 (set (reg:CC 17 flags)
        (compare:CC (reg:SI 0 ax [orig:117 D.83069 ] [117])
            (reg/v:SI 3 bx [orig:105 __len ] [105]))) D:/Dev-Cpp/MinGW64/lib/gcc/x86_64-w64-mingw32/4.9.2/include/c++/bits/stl_vector.h:1428 7 {*cmpsi_1}
     (nil))
(jump_insn 23 22 103 3 (set (pc)
        (if_then_else (leu (reg:CC 17 flags)
                (const_int 0 [0]))
            (label_ref:SI 195)
            (pc))) D:/Dev-Cpp/MinGW64/lib/gcc/x86_64-w64-mingw32/4.9.2/include/c++/bits/stl_vector.h:1428 596 {*jcc_1}
     (expr_list:REG_DEAD (reg:CC 17 flags)
        (int_list:REG_BR_PROB 0 (nil)))
 -> 195)
;;  succ:       4 [100.0%]  (FALLTHRU,CAN_FALLTHRU)
;;              18 (CAN_FALLTHRU)
;; lr  out 	 0 [ax] 1 [dx] 2 [cx] 3 [bx] 5 [di] 6 [bp] 7 [sp]
;; live  out 	 0 [ax] 1 [dx] 2 [cx] 3 [bx] 5 [di] 6 [bp] 7 [sp]

;; basic block 4, loop depth 0, count 0, freq 450, maybe hot
;;  prev block 3, next block 5, flags: (REACHABLE, RTL)
;;  pred:       18 [100.0%]  (CAN_FALLTHRU)
;;              3 [100.0%]  (FALLTHRU,CAN_FALLTHRU)
;; bb 4 artificial_defs: { }
;; bb 4 artificial_uses: { u-1(7){ }}
;; lr  in  	 2 [cx] 7 [sp]
;; lr  use 	 7 [sp]
;; lr  def 	
;; live  in  	 2 [cx] 7 [sp]
;; live  gen 	
;; live  kill	
(code_label 103 23 102 4 33 "" [1 uses])
(note 102 103 5 4 [bb 4] NOTE_INSN_BASIC_BLOCK)
(insn 5 102 31 4 (set (mem/c:SI (plus:SI (reg/f:SI 7 sp)
                (const_int 20 [0x14])) [45 %sfp+-12 S4 A32])
        (const_int -4 [0xfffffffffffffffc])) D:/Dev-Cpp/MinGW64/lib/gcc/x86_64-w64-mingw32/4.9.2/include/c++/bits/stl_vector.h:1428 90 {*movsi_internal}
     (nil))
;;  succ:       5 [100.0%]  (FALLTHRU,CAN_FALLTHRU)
;; lr  out 	 2 [cx] 7 [sp]
;; live  out 	 2 [cx] 7 [sp]

;; basic block 5, loop depth 0, count 0, freq 261, maybe hot
;; Invalid sum of incoming frequencies 900, should be 261
;;  prev block 4, next block 6, flags: (REACHABLE, RTL, MODIFIED)
;;  pred:       4 [100.0%]  (FALLTHRU,CAN_FALLTHRU)
;;              19 (CAN_FALLTHRU)
;;              17 [100.0%]  (CAN_FALLTHRU)
;; bb 5 artificial_defs: { }
;; bb 5 artificial_uses: { u-1(7){ }}
;; lr  in  	 2 [cx] 7 [sp]
;; lr  use 	 2 [cx] 7 [sp]
;; lr  def 	 0 [ax] 1 [dx] 2 [cx] 3 [bx] 5 [di] 6 [bp] 8 [st] 9 [st(1)] 10 [st(2)] 11 [st(3)] 12 [st(4)] 13 [st(5)] 14 [st(6)] 15 [st(7)] 17 [flags] 18 [fpsr] 19 [fpcr] 21 [xmm0] 22 [xmm1] 23 [xmm2] 24 [xmm3] 25 [xmm4] 26 [xmm5] 27 [xmm6] 28 [xmm7] 29 [mm0] 30 [mm1] 31 [mm2] 32 [mm3] 33 [mm4] 34 [mm5] 35 [mm6] 36 [mm7] 37 [] 38 [] 39 [] 40 [] 41 [] 42 [] 43 [] 44 [] 45 [] 46 [] 47 [] 48 [] 49 [] 50 [] 51 [] 52 [] 53 [] 54 [] 55 [] 56 [] 57 [] 58 [] 59 [] 60 [] 61 [] 62 [] 63 [] 64 [] 65 [] 66 [] 67 [] 68 [] 69 [] 70 [] 71 [] 72 [] 73 [] 74 [] 75 [] 76 []
;; live  in  	 2 [cx] 7 [sp]
;; live  gen 	 0 [ax] 1 [dx] 2 [cx] 3 [bx] 5 [di] 6 [bp]
;; live  kill	 17 [flags]
(code_label 31 5 32 5 24 "" [2 uses])
(note 32 31 158 5 [bb 5] NOTE_INSN_BASIC_BLOCK)
(insn 158 32 154 5 (set (mem/c:SI (plus:SI (reg/f:SI 7 sp)
                (const_int 24 [0x18])) [45 %sfp+-8 S4 A32])
        (reg/f:SI 2 cx [orig:115 this ] [115])) 90 {*movsi_internal}
     (expr_list:REG_DEAD (reg/f:SI 2 cx [orig:115 this ] [115])
        (nil)))
(insn 154 158 33 5 (set (reg:SI 0 ax [orig:104 D.83065 ] [104])
        (mem/c:SI (plus:SI (reg/f:SI 7 sp)
                (const_int 20 [0x14])) [45 %sfp+-12 S4 A32])) D:/Dev-Cpp/MinGW64/lib/gcc/x86_64-w64-mingw32/4.9.2/include/c++/ext/new_allocator.h:104 90 {*movsi_internal}
     (nil))
(insn 33 154 34 5 (set (mem:SI (reg/f:SI 7 sp) [0  S4 A32])
        (reg:SI 0 ax [orig:104 D.83065 ] [104])) D:/Dev-Cpp/MinGW64/lib/gcc/x86_64-w64-mingw32/4.9.2/include/c++/ext/new_allocator.h:104 90 {*movsi_internal}
     (expr_list:REG_DEAD (reg:SI 0 ax [orig:104 D.83065 ] [104])
        (nil)))
(call_insn 34 33 159 5 (set (reg:SI 0 ax)
        (call (mem:QI (symbol_ref:SI ("_Znwj") [flags 0x43]  <function_decl 01938d00 operator new>) [0 operator new S1 A8])
            (const_int 4 [0x4]))) D:/Dev-Cpp/MinGW64/lib/gcc/x86_64-w64-mingw32/4.9.2/include/c++/ext/new_allocator.h:104 648 {*call_value}
     (nil)
    (expr_list:SI (use (mem:SI (reg/f:SI 7 sp) [0  S4 A32]))
        (nil)))
(insn 159 34 36 5 (set (reg/f:SI 2 cx [orig:115 this ] [115])
        (mem/c:SI (plus:SI (reg/f:SI 7 sp)
                (const_int 24 [0x18])) [45 %sfp+-8 S4 A32])) 90 {*movsi_internal}
     (nil))
(insn 36 159 37 5 (set (reg/f:SI 6 bp [orig:93 D.83068 ] [93])
        (mem/f:SI (reg/f:SI 2 cx [orig:115 this ] [115]) [6 MEM[(int * *)this_2(D)]+0 S4 A32])) 90 {*movsi_internal}
     (nil))
(insn 37 36 155 5 (set (reg/f:SI 5 di [orig:98 D.83068 ] [98])
        (mem/f:SI (plus:SI (reg/f:SI 2 cx [orig:115 this ] [115])
                (const_int 4 [0x4])) [6 MEM[(int * *)this_2(D) + 4B]+0 S4 A32])) 90 {*movsi_internal}
     (nil))
(insn 155 37 38 5 (set (reg:SI 1 dx [orig:111 D.83069 ] [111])
        (reg/f:SI 5 di [orig:98 D.83068 ] [98])) 90 {*movsi_internal}
     (nil))
(insn 38 155 166 5 (parallel [
            (set (reg:SI 1 dx [orig:111 D.83069 ] [111])
                (minus:SI (reg:SI 1 dx [orig:111 D.83069 ] [111])
                    (reg/f:SI 6 bp [orig:93 D.83068 ] [93])))
            (clobber (reg:CC 17 flags))
        ]) 263 {*subsi_1}
     (expr_list:REG_UNUSED (reg:CC 17 flags)
        (nil)))
(insn 166 38 40 5 (set (reg/f:SI 3 bx [orig:109 D.83071 ] [109])
        (plus:SI (reg/v/f:SI 0 ax [orig:91 __new_finish ] [91])
            (const_int 4 [0x4]))) 213 {*leasi}
     (nil))
;;  succ:       6 [100.0%]  (FALLTHRU,CAN_FALLTHRU)
;; lr  out 	 0 [ax] 1 [dx] 2 [cx] 3 [bx] 5 [di] 6 [bp] 7 [sp]
;; live  out 	 0 [ax] 1 [dx] 2 [cx] 3 [bx] 5 [di] 6 [bp] 7 [sp]

;; basic block 6, loop depth 0, count 0, freq 900, maybe hot
;; Invalid sum of incoming frequencies 261, should be 900
;;  prev block 5, next block 7, flags: (REACHABLE, RTL, MODIFIED)
;;  pred:       5 [100.0%]  (FALLTHRU,CAN_FALLTHRU)
;;              20 [100.0%]  (CAN_FALLTHRU)
;; bb 6 artificial_defs: { }
;; bb 6 artificial_uses: { u-1(7){ }}
;; lr  in  	 0 [ax] 1 [dx] 2 [cx] 3 [bx] 5 [di] 6 [bp] 7 [sp]
;; lr  use 	 0 [ax] 1 [dx] 7 [sp]
;; lr  def 	 1 [dx] 4 [si] 17 [flags]
;; live  in  	 0 [ax] 1 [dx] 2 [cx] 3 [bx] 5 [di] 6 [bp] 7 [sp]
;; live  gen 	 1 [dx] 4 [si] 17 [flags]
;; live  kill	
(code_label 40 166 41 6 25 "" [1 uses])
(note 41 40 42 6 [bb 6] NOTE_INSN_BASIC_BLOCK)
(note 42 41 137 6 NOTE_INSN_DELETED)
(insn 137 42 43 6 (set (reg/v/f:SI 4 si [orig:116 __args#0 ] [116])
        (mem/f/c:SI (plus:SI (reg/f:SI 7 sp)
                (const_int 64 [0x40])) [6 __args#0+0 S4 A32])) D:/Dev-Cpp/MinGW64/lib/gcc/x86_64-w64-mingw32/4.9.2/include/c++/ext/new_allocator.h:120 90 {*movsi_internal}
     (expr_list:REG_EQUIV (mem/f/c:SI (reg/f:SI 16 argp) [6 __args#0+0 S4 A32])
        (nil)))
(insn 43 137 44 6 (set (reg:SI 4 si [orig:94 D.83069 ] [94])
        (mem:SI (reg/v/f:SI 4 si [orig:116 __args#0 ] [116]) [21 *__args#0_5(D)+0 S4 A32])) D:/Dev-Cpp/MinGW64/lib/gcc/x86_64-w64-mingw32/4.9.2/include/c++/ext/new_allocator.h:120 90 {*movsi_internal}
     (nil))
(insn 44 43 45 6 (parallel [
            (set (reg:CCZ 17 flags)
                (compare:CCZ (plus:SI (reg:SI 1 dx [orig:111 D.83069 ] [111])
                        (reg/v/f:SI 0 ax [orig:91 __new_finish ] [91]))
                    (const_int 0 [0])))
            (set (reg/f:SI 1 dx [orig:87 D.83066 ] [87])
                (plus:SI (reg:SI 1 dx [orig:111 D.83069 ] [111])
                    (reg/v/f:SI 0 ax [orig:91 __new_finish ] [91])))
        ]) D:/Dev-Cpp/MinGW64/lib/gcc/x86_64-w64-mingw32/4.9.2/include/c++/ext/new_allocator.h:120 228 {*addsi_2}
     (nil))
(jump_insn 45 44 46 6 (set (pc)
        (if_then_else (eq (reg:CCZ 17 flags)
                (const_int 0 [0]))
            (label_ref:SI 48)
            (pc))) D:/Dev-Cpp/MinGW64/lib/gcc/x86_64-w64-mingw32/4.9.2/include/c++/ext/new_allocator.h:120 596 {*jcc_1}
     (expr_list:REG_DEAD (reg:CCZ 17 flags)
        (int_list:REG_BR_PROB 1500 (nil)))
 -> 48)
;;  succ:       7 [85.0%]  (FALLTHRU,CAN_FALLTHRU)
;;              8 [15.0%]  (CAN_FALLTHRU)
;; lr  out 	 0 [ax] 1 [dx] 2 [cx] 3 [bx] 4 [si] 5 [di] 6 [bp] 7 [sp]
;; live  out 	 0 [ax] 1 [dx] 2 [cx] 3 [bx] 4 [si] 5 [di] 6 [bp] 7 [sp]

;; basic block 7, loop depth 0, count 0, freq 765, maybe hot
;;  prev block 6, next block 8, flags: (REACHABLE, RTL)
;;  pred:       6 [85.0%]  (FALLTHRU,CAN_FALLTHRU)
;; bb 7 artificial_defs: { }
;; bb 7 artificial_uses: { u-1(7){ }}
;; lr  in  	 0 [ax] 1 [dx] 2 [cx] 3 [bx] 4 [si] 5 [di] 6 [bp] 7 [sp]
;; lr  use 	 1 [dx] 4 [si] 7 [sp]
;; lr  def 	
;; live  in  	 0 [ax] 1 [dx] 2 [cx] 3 [bx] 4 [si] 5 [di] 6 [bp] 7 [sp]
;; live  gen 	
;; live  kill	
(note 46 45 47 7 [bb 7] NOTE_INSN_BASIC_BLOCK)
(insn 47 46 48 7 (set (mem:SI (reg/f:SI 1 dx [orig:87 D.83066 ] [87]) [21 *_9+0 S4 A32])
        (reg:SI 4 si [orig:94 D.83069 ] [94])) 90 {*movsi_internal}
     (expr_list:REG_DEAD (reg:SI 4 si [orig:94 D.83069 ] [94])
        (expr_list:REG_DEAD (reg/f:SI 1 dx [orig:87 D.83066 ] [87])
            (nil))))
;;  succ:       8 [100.0%]  (FALLTHRU,CAN_FALLTHRU)
;; lr  out 	 0 [ax] 2 [cx] 3 [bx] 5 [di] 6 [bp] 7 [sp]
;; live  out 	 0 [ax] 2 [cx] 3 [bx] 5 [di] 6 [bp] 7 [sp]

;; basic block 8, loop depth 0, count 0, freq 900, maybe hot
;;  prev block 7, next block 9, flags: (REACHABLE, RTL, MODIFIED)
;;  pred:       6 [15.0%]  (CAN_FALLTHRU)
;;              7 [100.0%]  (FALLTHRU,CAN_FALLTHRU)
;; bb 8 artificial_defs: { }
;; bb 8 artificial_uses: { u-1(7){ }}
;; lr  in  	 0 [ax] 2 [cx] 3 [bx] 5 [di] 6 [bp] 7 [sp]
;; lr  use 	 5 [di] 6 [bp] 7 [sp]
;; lr  def 	 17 [flags]
;; live  in  	 0 [ax] 2 [cx] 3 [bx] 5 [di] 6 [bp] 7 [sp]
;; live  gen 	 17 [flags]
;; live  kill	
(code_label 48 47 49 8 26 "" [1 uses])
(note 49 48 50 8 [bb 8] NOTE_INSN_BASIC_BLOCK)
(insn 50 49 51 8 (set (reg:CCZ 17 flags)
        (compare:CCZ (reg/f:SI 6 bp [orig:93 D.83068 ] [93])
            (reg/f:SI 5 di [orig:98 D.83068 ] [98]))) D:/Dev-Cpp/MinGW64/lib/gcc/x86_64-w64-mingw32/4.9.2/include/c++/bits/stl_uninitialized.h:74 7 {*cmpsi_1}
     (nil))
(jump_insn 51 50 52 8 (set (pc)
        (if_then_else (eq (reg:CCZ 17 flags)
                (const_int 0 [0]))
            (label_ref 76)
            (pc))) D:/Dev-Cpp/MinGW64/lib/gcc/x86_64-w64-mingw32/4.9.2/include/c++/bits/stl_uninitialized.h:74 596 {*jcc_1}
     (expr_list:REG_DEAD (reg:CCZ 17 flags)
        (int_list:REG_BR_PROB 900 (nil)))
 -> 76)
;;  succ:       9 [91.0%]  (FALLTHRU,CAN_FALLTHRU)
;;              14 [9.0%]  (CAN_FALLTHRU)
;; lr  out 	 0 [ax] 2 [cx] 3 [bx] 5 [di] 6 [bp] 7 [sp]
;; live  out 	 0 [ax] 2 [cx] 3 [bx] 5 [di] 6 [bp] 7 [sp]

;; basic block 9, loop depth 0, count 0, freq 819, maybe hot
;;  prev block 8, next block 10, flags: (REACHABLE, RTL)
;;  pred:       8 [91.0%]  (FALLTHRU,CAN_FALLTHRU)
;; bb 9 artificial_defs: { }
;; bb 9 artificial_uses: { u-1(7){ }}
;; lr  in  	 0 [ax] 2 [cx] 5 [di] 6 [bp] 7 [sp]
;; lr  use 	 0 [ax] 6 [bp] 7 [sp]
;; lr  def 	 1 [dx] 3 [bx]
;; live  in  	 0 [ax] 2 [cx] 5 [di] 6 [bp] 7 [sp]
;; live  gen 	 1 [dx] 3 [bx]
;; live  kill	
(note 52 51 53 9 [bb 9] NOTE_INSN_BASIC_BLOCK)
(insn 53 52 10 9 (set (reg:SI 1 dx [orig:92 ivtmp.296 ] [92])
        (reg/f:SI 6 bp [orig:93 D.83068 ] [93])) 90 {*movsi_internal}
     (nil))
(insn 10 53 64 9 (set (reg/v/f:SI 3 bx [orig:97 __new_finish ] [97])
        (reg/v/f:SI 0 ax [orig:91 __new_finish ] [91])) D:/Dev-Cpp/MinGW64/lib/gcc/x86_64-w64-mingw32/4.9.2/include/c++/bits/stl_uninitialized.h:74 90 {*movsi_internal}
     (nil))
;;  succ:       10 [100.0%]  (FALLTHRU,CAN_FALLTHRU)
;; lr  out 	 0 [ax] 1 [dx] 2 [cx] 3 [bx] 5 [di] 6 [bp] 7 [sp]
;; live  out 	 0 [ax] 1 [dx] 2 [cx] 3 [bx] 5 [di] 6 [bp] 7 [sp]

;; basic block 10, loop depth 0, count 0, freq 9100, maybe hot
;;  prev block 9, next block 11, flags: (REACHABLE, RTL, MODIFIED)
;;  pred:       9 [100.0%]  (FALLTHRU,CAN_FALLTHRU)
;;              12 [91.0%]  (DFS_BACK,CAN_FALLTHRU)
;; bb 10 artificial_defs: { }
;; bb 10 artificial_uses: { u-1(7){ }}
;; lr  in  	 0 [ax] 1 [dx] 2 [cx] 3 [bx] 5 [di] 6 [bp] 7 [sp]
;; lr  use 	 1 [dx] 3 [bx] 7 [sp]
;; lr  def 	 4 [si] 17 [flags]
;; live  in  	 0 [ax] 1 [dx] 2 [cx] 3 [bx] 5 [di] 6 [bp] 7 [sp]
;; live  gen 	 4 [si] 17 [flags]
;; live  kill	
(code_label 64 10 54 10 29 "" [1 uses])
(note 54 64 55 10 [bb 10] NOTE_INSN_BASIC_BLOCK)
(insn 55 54 56 10 (set (reg:SI 4 si [orig:95 D.83069 ] [95])
        (mem:SI (reg:SI 1 dx [orig:92 ivtmp.296 ] [92]) [21 MEM[base: _3, offset: 0]+0 S4 A32])) D:/Dev-Cpp/MinGW64/lib/gcc/x86_64-w64-mingw32/4.9.2/include/c++/bits/stl_construct.h:75 90 {*movsi_internal}
     (nil))
(insn 56 55 57 10 (set (reg:CCZ 17 flags)
        (compare:CCZ (reg/v/f:SI 3 bx [orig:97 __new_finish ] [97])
            (const_int 0 [0]))) D:/Dev-Cpp/MinGW64/lib/gcc/x86_64-w64-mingw32/4.9.2/include/c++/bits/stl_construct.h:75 3 {*cmpsi_ccno_1}
     (nil))
(jump_insn 57 56 58 10 (set (pc)
        (if_then_else (eq (reg:CCZ 17 flags)
                (const_int 0 [0]))
            (label_ref:SI 60)
            (pc))) D:/Dev-Cpp/MinGW64/lib/gcc/x86_64-w64-mingw32/4.9.2/include/c++/bits/stl_construct.h:75 596 {*jcc_1}
     (expr_list:REG_DEAD (reg:CCZ 17 flags)
        (int_list:REG_BR_PROB 1500 (nil)))
 -> 60)
;;  succ:       11 [85.0%]  (FALLTHRU,CAN_FALLTHRU)
;;              12 [15.0%]  (CAN_FALLTHRU)
;; lr  out 	 0 [ax] 1 [dx] 2 [cx] 3 [bx] 4 [si] 5 [di] 6 [bp] 7 [sp]
;; live  out 	 0 [ax] 1 [dx] 2 [cx] 3 [bx] 4 [si] 5 [di] 6 [bp] 7 [sp]

;; basic block 11, loop depth 0, count 0, freq 7735, maybe hot
;;  prev block 10, next block 12, flags: (REACHABLE, RTL)
;;  pred:       10 [85.0%]  (FALLTHRU,CAN_FALLTHRU)
;; bb 11 artificial_defs: { }
;; bb 11 artificial_uses: { u-1(7){ }}
;; lr  in  	 0 [ax] 1 [dx] 2 [cx] 3 [bx] 4 [si] 5 [di] 6 [bp] 7 [sp]
;; lr  use 	 3 [bx] 4 [si] 7 [sp]
;; lr  def 	
;; live  in  	 0 [ax] 1 [dx] 2 [cx] 3 [bx] 4 [si] 5 [di] 6 [bp] 7 [sp]
;; live  gen 	
;; live  kill	
(note 58 57 59 11 [bb 11] NOTE_INSN_BASIC_BLOCK)
(insn 59 58 60 11 (set (mem:SI (reg/v/f:SI 3 bx [orig:97 __new_finish ] [97]) [21 MEM[base: __new_finish_57, offset: 0B]+0 S4 A32])
        (reg:SI 4 si [orig:95 D.83069 ] [95])) 90 {*movsi_internal}
     (expr_list:REG_DEAD (reg:SI 4 si [orig:95 D.83069 ] [95])
        (nil)))
;;  succ:       12 [100.0%]  (FALLTHRU,CAN_FALLTHRU)
;; lr  out 	 0 [ax] 1 [dx] 2 [cx] 3 [bx] 5 [di] 6 [bp] 7 [sp]
;; live  out 	 0 [ax] 1 [dx] 2 [cx] 3 [bx] 5 [di] 6 [bp] 7 [sp]

;; basic block 12, loop depth 0, count 0, freq 9100, maybe hot
;;  prev block 11, next block 13, flags: (REACHABLE, RTL, MODIFIED)
;;  pred:       10 [15.0%]  (CAN_FALLTHRU)
;;              11 [100.0%]  (FALLTHRU,CAN_FALLTHRU)
;; bb 12 artificial_defs: { }
;; bb 12 artificial_uses: { u-1(7){ }}
;; lr  in  	 0 [ax] 1 [dx] 2 [cx] 3 [bx] 5 [di] 6 [bp] 7 [sp]
;; lr  use 	 1 [dx] 3 [bx] 5 [di] 7 [sp]
;; lr  def 	 1 [dx] 3 [bx] 17 [flags]
;; live  in  	 0 [ax] 1 [dx] 2 [cx] 3 [bx] 5 [di] 6 [bp] 7 [sp]
;; live  gen 	 1 [dx] 3 [bx] 17 [flags]
;; live  kill	 17 [flags]
(code_label 60 59 61 12 28 "" [1 uses])
(note 61 60 62 12 [bb 12] NOTE_INSN_BASIC_BLOCK)
(insn 62 61 63 12 (parallel [
            (set (reg/v/f:SI 3 bx [orig:97 __new_finish ] [97])
                (plus:SI (reg/v/f:SI 3 bx [orig:97 __new_finish ] [97])
                    (const_int 4 [0x4])))
            (clobber (reg:CC 17 flags))
        ]) D:/Dev-Cpp/MinGW64/lib/gcc/x86_64-w64-mingw32/4.9.2/include/c++/bits/stl_uninitialized.h:74 220 {*addsi_1}
     (expr_list:REG_UNUSED (reg:CC 17 flags)
        (nil)))
(insn 63 62 65 12 (parallel [
            (set (reg:SI 1 dx [orig:92 ivtmp.296 ] [92])
                (plus:SI (reg:SI 1 dx [orig:92 ivtmp.296 ] [92])
                    (const_int 4 [0x4])))
            (clobber (reg:CC 17 flags))
        ]) 220 {*addsi_1}
     (expr_list:REG_UNUSED (reg:CC 17 flags)
        (nil)))
(insn 65 63 66 12 (set (reg:CCZ 17 flags)
        (compare:CCZ (reg/f:SI 5 di [orig:98 D.83068 ] [98])
            (reg:SI 1 dx [orig:92 ivtmp.296 ] [92]))) D:/Dev-Cpp/MinGW64/lib/gcc/x86_64-w64-mingw32/4.9.2/include/c++/bits/stl_uninitialized.h:74 7 {*cmpsi_1}
     (nil))
(jump_insn 66 65 67 12 (set (pc)
        (if_then_else (ne (reg:CCZ 17 flags)
                (const_int 0 [0]))
            (label_ref:SI 64)
            (pc))) D:/Dev-Cpp/MinGW64/lib/gcc/x86_64-w64-mingw32/4.9.2/include/c++/bits/stl_uninitialized.h:74 596 {*jcc_1}
     (expr_list:REG_DEAD (reg:CCZ 17 flags)
        (int_list:REG_BR_PROB 9100 (nil)))
 -> 64)
;;  succ:       10 [91.0%]  (DFS_BACK,CAN_FALLTHRU)
;;              13 [9.0%]  (FALLTHRU,CAN_FALLTHRU,LOOP_EXIT)
;; lr  out 	 0 [ax] 1 [dx] 2 [cx] 3 [bx] 5 [di] 6 [bp] 7 [sp]
;; live  out 	 0 [ax] 1 [dx] 2 [cx] 3 [bx] 5 [di] 6 [bp] 7 [sp]

;; basic block 13, loop depth 0, count 0, freq 819, maybe hot
;;  prev block 12, next block 14, flags: (REACHABLE, RTL)
;;  pred:       12 [9.0%]  (FALLTHRU,CAN_FALLTHRU,LOOP_EXIT)
;; bb 13 artificial_defs: { }
;; bb 13 artificial_uses: { u-1(7){ }}
;; lr  in  	 0 [ax] 2 [cx] 5 [di] 6 [bp] 7 [sp]
;; lr  use 	 0 [ax] 5 [di] 6 [bp] 7 [sp]
;; lr  def 	 1 [dx] 3 [bx] 5 [di] 17 [flags]
;; live  in  	 0 [ax] 2 [cx] 5 [di] 6 [bp] 7 [sp]
;; live  gen 	 1 [dx] 3 [bx] 5 [di]
;; live  kill	 17 [flags]
(note 67 66 165 13 [bb 13] NOTE_INSN_BASIC_BLOCK)
(insn 165 67 69 13 (set (reg/f:SI 1 dx [orig:118 D.83066 ] [118])
        (plus:SI (reg/f:SI 6 bp [orig:93 D.83068 ] [93])
            (const_int 4 [0x4]))) 213 {*leasi}
     (nil))
(insn 69 165 70 13 (parallel [
            (set (reg:SI 5 di [orig:119 D.83067 ] [119])
                (minus:SI (reg/f:SI 5 di [orig:98 D.83068 ] [98])
                    (reg/f:SI 1 dx [orig:118 D.83066 ] [118])))
            (clobber (reg:CC 17 flags))
        ]) 263 {*subsi_1}
     (expr_list:REG_DEAD (reg/f:SI 1 dx [orig:118 D.83066 ] [118])
        (expr_list:REG_UNUSED (reg:CC 17 flags)
            (nil))))
(insn 70 69 71 13 (parallel [
            (set (reg:SI 5 di [orig:120 D.83067 ] [120])
                (lshiftrt:SI (reg:SI 5 di [orig:119 D.83067 ] [119])
                    (const_int 2 [0x2])))
            (clobber (reg:CC 17 flags))
        ]) 529 {*lshrsi3_1}
     (expr_list:REG_UNUSED (reg:CC 17 flags)
        (nil)))
(note 71 70 72 13 NOTE_INSN_DELETED)
(note 72 71 74 13 NOTE_INSN_DELETED)
(note 74 72 75 13 NOTE_INSN_DELETED)
(insn 75 74 76 13 (set (reg/f:SI 3 bx [orig:109 D.83071 ] [109])
        (plus:SI (plus:SI (mult:SI (reg:SI 5 di [orig:120 D.83067 ] [120])
                    (const_int 4 [0x4]))
                (reg/v/f:SI 0 ax [orig:91 __new_finish ] [91]))
            (const_int 8 [0x8]))) 213 {*leasi}
     (expr_list:REG_DEAD (reg:SI 5 di [orig:120 D.83067 ] [120])
        (nil)))
;;  succ:       14 [100.0%]  (FALLTHRU,CAN_FALLTHRU)
;; lr  out 	 0 [ax] 2 [cx] 3 [bx] 6 [bp] 7 [sp]
;; live  out 	 0 [ax] 2 [cx] 3 [bx] 6 [bp] 7 [sp]

;; basic block 14, loop depth 0, count 0, freq 900, maybe hot
;;  prev block 13, next block 15, flags: (REACHABLE, RTL, MODIFIED)
;;  pred:       13 [100.0%]  (FALLTHRU,CAN_FALLTHRU)
;;              8 [9.0%]  (CAN_FALLTHRU)
;; bb 14 artificial_defs: { }
;; bb 14 artificial_uses: { u-1(7){ }}
;; lr  in  	 0 [ax] 2 [cx] 3 [bx] 6 [bp] 7 [sp]
;; lr  use 	 6 [bp] 7 [sp]
;; lr  def 	 17 [flags]
;; live  in  	 0 [ax] 2 [cx] 3 [bx] 6 [bp] 7 [sp]
;; live  gen 	 17 [flags]
;; live  kill	
(code_label 76 75 77 14 27 "" [1 uses])
(note 77 76 78 14 [bb 14] NOTE_INSN_BASIC_BLOCK)
(insn 78 77 79 14 (set (reg:CCZ 17 flags)
        (compare:CCZ (reg/f:SI 6 bp [orig:93 D.83068 ] [93])
            (const_int 0 [0]))) D:/Dev-Cpp/MinGW64/lib/gcc/x86_64-w64-mingw32/4.9.2/include/c++/bits/stl_vector.h:177 3 {*cmpsi_ccno_1}
     (nil))
(jump_insn 79 78 80 14 (set (pc)
        (if_then_else (eq (reg:CCZ 17 flags)
                (const_int 0 [0]))
            (label_ref:SI 83)
            (pc))) D:/Dev-Cpp/MinGW64/lib/gcc/x86_64-w64-mingw32/4.9.2/include/c++/bits/stl_vector.h:177 596 {*jcc_1}
     (expr_list:REG_DEAD (reg:CCZ 17 flags)
        (int_list:REG_BR_PROB 2165 (nil)))
 -> 83)
;;  succ:       15 [78.3%]  (FALLTHRU,CAN_FALLTHRU)
;;              16 [21.6%]  (CAN_FALLTHRU)
;; lr  out 	 0 [ax] 2 [cx] 3 [bx] 6 [bp] 7 [sp]
;; live  out 	 0 [ax] 2 [cx] 3 [bx] 6 [bp] 7 [sp]

;; basic block 15, loop depth 0, count 0, freq 705, maybe hot
;;  prev block 14, next block 16, flags: (REACHABLE, RTL)
;;  pred:       14 [78.3%]  (FALLTHRU,CAN_FALLTHRU)
;; bb 15 artificial_defs: { }
;; bb 15 artificial_uses: { u-1(7){ }}
;; lr  in  	 0 [ax] 2 [cx] 3 [bx] 6 [bp] 7 [sp]
;; lr  use 	 0 [ax] 2 [cx] 6 [bp] 7 [sp]
;; lr  def 	 0 [ax] 1 [dx] 2 [cx] 8 [st] 9 [st(1)] 10 [st(2)] 11 [st(3)] 12 [st(4)] 13 [st(5)] 14 [st(6)] 15 [st(7)] 17 [flags] 18 [fpsr] 19 [fpcr] 21 [xmm0] 22 [xmm1] 23 [xmm2] 24 [xmm3] 25 [xmm4] 26 [xmm5] 27 [xmm6] 28 [xmm7] 29 [mm0] 30 [mm1] 31 [mm2] 32 [mm3] 33 [mm4] 34 [mm5] 35 [mm6] 36 [mm7] 37 [] 38 [] 39 [] 40 [] 41 [] 42 [] 43 [] 44 [] 45 [] 46 [] 47 [] 48 [] 49 [] 50 [] 51 [] 52 [] 53 [] 54 [] 55 [] 56 [] 57 [] 58 [] 59 [] 60 [] 61 [] 62 [] 63 [] 64 [] 65 [] 66 [] 67 [] 68 [] 69 [] 70 [] 71 [] 72 [] 73 [] 74 [] 75 [] 76 []
;; live  in  	 0 [ax] 2 [cx] 3 [bx] 6 [bp] 7 [sp]
;; live  gen 	 0 [ax] 2 [cx]
;; live  kill	
(note 80 79 162 15 [bb 15] NOTE_INSN_BASIC_BLOCK)
(insn 162 80 160 15 (set (mem/c:SI (plus:SI (reg/f:SI 7 sp)
                (const_int 28 [0x1c])) [45 %sfp+-4 S4 A32])
        (reg/f:SI 2 cx [orig:115 this ] [115])) 90 {*movsi_internal}
     (expr_list:REG_DEAD (reg/f:SI 2 cx [orig:115 this ] [115])
        (nil)))
(insn 160 162 81 15 (set (mem/c:SI (plus:SI (reg/f:SI 7 sp)
                (const_int 24 [0x18])) [45 %sfp+-8 S4 A32])
        (reg/v/f:SI 0 ax [orig:91 __new_finish ] [91])) 90 {*movsi_internal}
     (expr_list:REG_DEAD (reg/v/f:SI 0 ax [orig:91 __new_finish ] [91])
        (nil)))
(insn 81 160 82 15 (set (mem:SI (reg/f:SI 7 sp) [0  S4 A32])
        (reg/f:SI 6 bp [orig:93 D.83068 ] [93])) D:/Dev-Cpp/MinGW64/lib/gcc/x86_64-w64-mingw32/4.9.2/include/c++/ext/new_allocator.h:110 90 {*movsi_internal}
     (expr_list:REG_DEAD (reg/f:SI 6 bp [orig:93 D.83068 ] [93])
        (nil)))
(call_insn 82 81 163 15 (call (mem:QI (symbol_ref:SI ("_ZdlPv") [flags 0x43]  <function_decl 01938e00 operator delete>) [0 operator delete S1 A8])
        (const_int 4 [0x4])) D:/Dev-Cpp/MinGW64/lib/gcc/x86_64-w64-mingw32/4.9.2/include/c++/ext/new_allocator.h:110 641 {*call}
     (expr_list:REG_EH_REGION (const_int 0 [0])
        (nil))
    (expr_list:SI (use (mem/f:SI (reg/f:SI 7 sp) [0  S4 A32]))
        (nil)))
(insn 163 82 161 15 (set (reg/f:SI 2 cx [orig:115 this ] [115])
        (mem/c:SI (plus:SI (reg/f:SI 7 sp)
                (const_int 28 [0x1c])) [45 %sfp+-4 S4 A32])) D:/Dev-Cpp/MinGW64/lib/gcc/x86_64-w64-mingw32/4.9.2/include/c++/ext/new_allocator.h:110 90 {*movsi_internal}
     (nil))
(insn 161 163 83 15 (set (reg/v/f:SI 0 ax [orig:91 __new_finish ] [91])
        (mem/c:SI (plus:SI (reg/f:SI 7 sp)
                (const_int 24 [0x18])) [45 %sfp+-8 S4 A32])) D:/Dev-Cpp/MinGW64/lib/gcc/x86_64-w64-mingw32/4.9.2/include/c++/ext/new_allocator.h:110 90 {*movsi_internal}
     (nil))
;;  succ:       16 [100.0%]  (FALLTHRU,CAN_FALLTHRU)
;; lr  out 	 0 [ax] 2 [cx] 3 [bx] 7 [sp]
;; live  out 	 0 [ax] 2 [cx] 3 [bx] 7 [sp]

;; basic block 16, loop depth 0, count 0, freq 900, maybe hot
;;  prev block 15, next block 17, flags: (REACHABLE, RTL)
;;  pred:       15 [100.0%]  (FALLTHRU,CAN_FALLTHRU)
;;              14 [21.6%]  (CAN_FALLTHRU)
;; bb 16 artificial_defs: { }
;; bb 16 artificial_uses: { u-1(7){ }}
;; lr  in  	 0 [ax] 2 [cx] 3 [bx] 7 [sp]
;; lr  use 	 0 [ax] 2 [cx] 3 [bx] 7 [sp]
;; lr  def 	 0 [ax] 3 [bx] 4 [si] 5 [di] 6 [bp] 7 [sp] 17 [flags]
;; live  in  	 0 [ax] 2 [cx] 3 [bx] 7 [sp]
;; live  gen 	 0 [ax] 3 [bx] 4 [si] 5 [di] 6 [bp] 7 [sp]
;; live  kill	 17 [flags]
(code_label 83 161 84 16 30 "" [1 uses])
(note 84 83 85 16 [bb 16] NOTE_INSN_BASIC_BLOCK)
(insn 85 84 86 16 (set (mem/f:SI (reg/f:SI 2 cx [orig:115 this ] [115]) [6 this_2(D)->D.72607._M_impl._M_start+0 S4 A32])
        (reg/v/f:SI 0 ax [orig:91 __new_finish ] [91])) D:/Dev-Cpp/MinGW64/lib/gcc/x86_64-w64-mingw32/4.9.2/include/c++/bits/vector.tcc:441 90 {*movsi_internal}
     (nil))
(insn 86 85 157 16 (set (mem/f:SI (plus:SI (reg/f:SI 2 cx [orig:115 this ] [115])
                (const_int 4 [0x4])) [6 this_2(D)->D.72607._M_impl._M_finish+0 S4 A32])
        (reg/f:SI 3 bx [orig:109 D.83071 ] [109])) D:/Dev-Cpp/MinGW64/lib/gcc/x86_64-w64-mingw32/4.9.2/include/c++/bits/vector.tcc:442 90 {*movsi_internal}
     (expr_list:REG_DEAD (reg/f:SI 3 bx [orig:109 D.83071 ] [109])
        (nil)))
(note 157 86 164 16 NOTE_INSN_DELETED)
(note 164 157 87 16 NOTE_INSN_DELETED)
(insn 87 164 88 16 (parallel [
            (set (reg:SI 0 ax [123])
                (plus:SI (reg/v/f:SI 0 ax [orig:91 __new_finish ] [91])
                    (mem/c:SI (plus:SI (reg/f:SI 7 sp)
                            (const_int 20 [0x14])) [45 %sfp+-12 S4 A32])))
            (clobber (reg:CC 17 flags))
        ]) D:/Dev-Cpp/MinGW64/lib/gcc/x86_64-w64-mingw32/4.9.2/include/c++/bits/vector.tcc:443 220 {*addsi_1}
     (expr_list:REG_UNUSED (reg:CC 17 flags)
        (expr_list:REG_EQUIV (mem/f:SI (plus:SI (reg/f:SI 2 cx [orig:115 this ] [115])
                    (const_int 8 [0x8])) [6 this_2(D)->D.72607._M_impl._M_end_of_storage+0 S4 A32])
            (nil))))
(insn 88 87 176 16 (set (mem/f:SI (plus:SI (reg/f:SI 2 cx [orig:115 this ] [115])
                (const_int 8 [0x8])) [6 this_2(D)->D.72607._M_impl._M_end_of_storage+0 S4 A32])
        (reg:SI 0 ax [123])) D:/Dev-Cpp/MinGW64/lib/gcc/x86_64-w64-mingw32/4.9.2/include/c++/bits/vector.tcc:443 90 {*movsi_internal}
     (expr_list:REG_DEAD (reg/f:SI 2 cx [orig:115 this ] [115])
        (expr_list:REG_DEAD (reg:SI 0 ax [123])
            (nil))))
(note 176 88 177 16 NOTE_INSN_EPILOGUE_BEG)
(insn/f 177 176 178 16 (parallel [
            (set (reg/f:SI 7 sp)
                (plus:SI (reg/f:SI 7 sp)
                    (const_int 44 [0x2c])))
            (clobber (reg:CC 17 flags))
            (clobber (mem:BLK (scratch) [0  A8]))
        ]) D:/Dev-Cpp/MinGW64/lib/gcc/x86_64-w64-mingw32/4.9.2/include/c++/bits/vector.tcc:444 943 {pro_epilogue_adjust_stack_si_add}
     (expr_list:REG_UNUSED (reg:CC 17 flags)
        (expr_list:REG_CFA_ADJUST_CFA (set (reg/f:SI 7 sp)
                (plus:SI (reg/f:SI 7 sp)
                    (const_int 44 [0x2c])))
            (nil))))
(insn/f 178 177 179 16 (set (reg:SI 3 bx)
        (mem:SI (post_inc:SI (reg/f:SI 7 sp)) [0  S4 A8])) D:/Dev-Cpp/MinGW64/lib/gcc/x86_64-w64-mingw32/4.9.2/include/c++/bits/vector.tcc:444 74 {*popsi1}
     (expr_list:REG_CFA_ADJUST_CFA (set (reg/f:SI 7 sp)
            (plus:SI (reg/f:SI 7 sp)
                (const_int 4 [0x4])))
        (expr_list:REG_CFA_RESTORE (reg:SI 3 bx)
            (nil))))
(insn/f 179 178 180 16 (set (reg:SI 4 si)
        (mem:SI (post_inc:SI (reg/f:SI 7 sp)) [0  S4 A8])) D:/Dev-Cpp/MinGW64/lib/gcc/x86_64-w64-mingw32/4.9.2/include/c++/bits/vector.tcc:444 74 {*popsi1}
     (expr_list:REG_CFA_ADJUST_CFA (set (reg/f:SI 7 sp)
            (plus:SI (reg/f:SI 7 sp)
                (const_int 4 [0x4])))
        (expr_list:REG_CFA_RESTORE (reg:SI 4 si)
            (nil))))
(insn/f 180 179 181 16 (set (reg:SI 5 di)
        (mem:SI (post_inc:SI (reg/f:SI 7 sp)) [0  S4 A8])) D:/Dev-Cpp/MinGW64/lib/gcc/x86_64-w64-mingw32/4.9.2/include/c++/bits/vector.tcc:444 74 {*popsi1}
     (expr_list:REG_CFA_ADJUST_CFA (set (reg/f:SI 7 sp)
            (plus:SI (reg/f:SI 7 sp)
                (const_int 4 [0x4])))
        (expr_list:REG_CFA_RESTORE (reg:SI 5 di)
            (nil))))
(insn/f 181 180 182 16 (set (reg:SI 6 bp)
        (mem:SI (post_inc:SI (reg/f:SI 7 sp)) [0  S4 A8])) D:/Dev-Cpp/MinGW64/lib/gcc/x86_64-w64-mingw32/4.9.2/include/c++/bits/vector.tcc:444 74 {*popsi1}
     (expr_list:REG_CFA_ADJUST_CFA (set (reg/f:SI 7 sp)
            (plus:SI (reg/f:SI 7 sp)
                (const_int 4 [0x4])))
        (expr_list:REG_CFA_RESTORE (reg:SI 6 bp)
            (nil))))
(jump_insn 182 181 183 16 (parallel [
            (simple_return)
            (use (const_int 4 [0x4]))
        ]) D:/Dev-Cpp/MinGW64/lib/gcc/x86_64-w64-mingw32/4.9.2/include/c++/bits/vector.tcc:444 660 {simple_return_pop_internal}
     (nil)
 -> simple_return)
;;  succ:       EXIT [100.0%] 
;; lr  out 	 3 [bx] 4 [si] 5 [di] 6 [bp] 7 [sp]
;; live  out 	 3 [bx] 4 [si] 5 [di] 6 [bp] 7 [sp]

(barrier 183 182 95)
;; basic block 17, loop depth 0, count 0, freq 450, maybe hot
;;  prev block 16, next block 18, flags: (REACHABLE, RTL, MODIFIED)
;;  pred:       2 [50.0%]  (CAN_FALLTHRU)
;; bb 17 artificial_defs: { }
;; bb 17 artificial_uses: { u-1(7){ }}
;; lr  in  	 2 [cx] 7 [sp]
;; lr  use 	 7 [sp]
;; lr  def 	
;; live  in  	 2 [cx] 7 [sp]
;; live  gen 	
;; live  kill	
(code_label 95 183 94 17 31 "" [1 uses])
(note 94 95 7 17 [bb 17] NOTE_INSN_BASIC_BLOCK)
(insn 7 94 196 17 (set (mem/c:SI (plus:SI (reg/f:SI 7 sp)
                (const_int 20 [0x14])) [45 %sfp+-12 S4 A32])
        (const_int 4 [0x4])) D:/Dev-Cpp/MinGW64/lib/gcc/x86_64-w64-mingw32/4.9.2/include/c++/bits/stl_algobase.h:222 90 {*movsi_internal}
     (nil))
(jump_insn 196 7 197 17 (set (pc)
        (label_ref 31)) -1
     (nil)
 -> 31)
;;  succ:       5 [100.0%]  (CAN_FALLTHRU)
;; lr  out 	 2 [cx] 7 [sp]
;; live  out 	 2 [cx] 7 [sp]

(barrier 197 196 195)
;; basic block 18, loop depth 0, count 0, freq 0, maybe hot
;;  prev block 17, next block 19, flags: (REACHABLE, RTL, MODIFIED)
;;  pred:       3 (CAN_FALLTHRU)
;; bb 18 artificial_defs: { }
;; bb 18 artificial_uses: { u-1(7){ }}
;; lr  in  	 0 [ax] 1 [dx] 2 [cx] 3 [bx] 5 [di] 6 [bp] 7 [sp]
;; lr  use 	 3 [bx] 7 [sp]
;; lr  def 	 17 [flags]
;; live  in  	 0 [ax] 1 [dx] 2 [cx] 3 [bx] 5 [di] 6 [bp] 7 [sp]
;; live  gen 	 17 [flags]
;; live  kill	
(code_label 195 197 24 18 46 "" [1 uses])
(note 24 195 25 18 [bb 18] NOTE_INSN_BASIC_BLOCK)
(insn 25 24 26 18 (set (reg:CC 17 flags)
        (compare:CC (reg/v:SI 3 bx [orig:105 __len ] [105])
            (const_int 1073741823 [0x3fffffff]))) D:/Dev-Cpp/MinGW64/lib/gcc/x86_64-w64-mingw32/4.9.2/include/c++/bits/stl_vector.h:1428 7 {*cmpsi_1}
     (nil))
(jump_insn 26 25 27 18 (set (pc)
        (if_then_else (gtu (reg:CC 17 flags)
                (const_int 0 [0]))
            (label_ref:SI 103)
            (pc))) D:/Dev-Cpp/MinGW64/lib/gcc/x86_64-w64-mingw32/4.9.2/include/c++/bits/stl_vector.h:1428 596 {*jcc_1}
     (expr_list:REG_DEAD (reg:CC 17 flags)
        (int_list:REG_BR_PROB 10000 (nil)))
 -> 103)
;;  succ:       4 [100.0%]  (CAN_FALLTHRU)
;;              19 (FALLTHRU,CAN_FALLTHRU)
;; lr  out 	 0 [ax] 1 [dx] 2 [cx] 3 [bx] 5 [di] 6 [bp] 7 [sp]
;; live  out 	 0 [ax] 1 [dx] 2 [cx] 3 [bx] 5 [di] 6 [bp] 7 [sp]

;; basic block 19, loop depth 0, count 0, freq 0, maybe hot
;;  prev block 18, next block 20, flags: (REACHABLE, RTL, MODIFIED)
;;  pred:       18 (FALLTHRU,CAN_FALLTHRU)
;; bb 19 artificial_defs: { }
;; bb 19 artificial_uses: { u-1(7){ }}
;; lr  in  	 0 [ax] 1 [dx] 2 [cx] 3 [bx] 5 [di] 6 [bp] 7 [sp]
;; lr  use 	 0 [ax] 3 [bx] 7 [sp]
;; lr  def 	 0 [ax] 17 [flags]
;; live  in  	 0 [ax] 1 [dx] 2 [cx] 3 [bx] 5 [di] 6 [bp] 7 [sp]
;; live  gen 	 0 [ax] 17 [flags]
;; live  kill	 17 [flags]
(note 27 26 28 19 [bb 19] NOTE_INSN_BASIC_BLOCK)
(insn 28 27 153 19 (parallel [
            (set (reg:SI 0 ax [orig:104 D.83065 ] [104])
                (ashift:SI (reg:SI 0 ax [orig:117 D.83069 ] [117])
                    (const_int 3 [0x3])))
            (clobber (reg:CC 17 flags))
        ]) 496 {*ashlsi3_1}
     (expr_list:REG_UNUSED (reg:CC 17 flags)
        (nil)))
(insn 153 28 29 19 (set (mem/c:SI (plus:SI (reg/f:SI 7 sp)
                (const_int 20 [0x14])) [45 %sfp+-12 S4 A32])
        (reg:SI 0 ax [orig:104 D.83065 ] [104])) 90 {*movsi_internal}
     (expr_list:REG_DEAD (reg:SI 0 ax [orig:104 D.83065 ] [104])
        (nil)))
(insn 29 153 30 19 (set (reg:CCZ 17 flags)
        (compare:CCZ (reg/v:SI 3 bx [orig:105 __len ] [105])
            (const_int 0 [0]))) D:/Dev-Cpp/MinGW64/lib/gcc/x86_64-w64-mingw32/4.9.2/include/c++/bits/stl_vector.h:170 3 {*cmpsi_ccno_1}
     (expr_list:REG_DEAD (reg/v:SI 3 bx [orig:105 __len ] [105])
        (nil)))
(jump_insn 30 29 106 19 (set (pc)
        (if_then_else (ne (reg:CCZ 17 flags)
                (const_int 0 [0]))
            (label_ref:SI 31)
            (pc))) D:/Dev-Cpp/MinGW64/lib/gcc/x86_64-w64-mingw32/4.9.2/include/c++/bits/stl_vector.h:170 596 {*jcc_1}
     (expr_list:REG_DEAD (reg:CCZ 17 flags)
        (int_list:REG_BR_PROB 0 (nil)))
 -> 31)
;;  succ:       5 (CAN_FALLTHRU)
;;              20 [100.0%]  (FALLTHRU,CAN_FALLTHRU)
;; lr  out 	 1 [dx] 2 [cx] 5 [di] 6 [bp] 7 [sp]
;; live  out 	 1 [dx] 2 [cx] 5 [di] 6 [bp] 7 [sp]

;; basic block 20, loop depth 0, count 0, freq 0, maybe hot
;;  prev block 19, next block 1, flags: (REACHABLE, RTL, MODIFIED)
;;  pred:       19 [100.0%]  (FALLTHRU,CAN_FALLTHRU)
;; bb 20 artificial_defs: { }
;; bb 20 artificial_uses: { u-1(7){ }}
;; lr  in  	 1 [dx] 2 [cx] 5 [di] 6 [bp] 7 [sp]
;; lr  use 	 7 [sp]
;; lr  def 	 0 [ax] 3 [bx] 17 [flags]
;; live  in  	 1 [dx] 2 [cx] 5 [di] 6 [bp] 7 [sp]
;; live  gen 	 0 [ax] 3 [bx]
;; live  kill	 17 [flags]
(note 106 30 8 20 [bb 20] NOTE_INSN_BASIC_BLOCK)
(insn 8 106 187 20 (set (reg/f:SI 3 bx [orig:109 D.83071 ] [109])
        (const_int 4 [0x4])) D:/Dev-Cpp/MinGW64/lib/gcc/x86_64-w64-mingw32/4.9.2/include/c++/bits/stl_vector.h:170 90 {*movsi_internal}
     (nil))
(insn 187 8 198 20 (parallel [
            (set (reg/v/f:SI 0 ax [orig:91 __new_finish ] [91])
                (const_int 0 [0]))
            (clobber (reg:CC 17 flags))
        ]) D:/Dev-Cpp/MinGW64/lib/gcc/x86_64-w64-mingw32/4.9.2/include/c++/bits/stl_vector.h:170 82 {*movsi_xor}
     (nil))
(jump_insn 198 187 199 20 (set (pc)
        (label_ref 40)) -1
     (nil)
 -> 40)
;;  succ:       6 [100.0%]  (CAN_FALLTHRU)
;; lr  out 	 0 [ax] 1 [dx] 2 [cx] 3 [bx] 5 [di] 6 [bp] 7 [sp]
;; live  out 	 0 [ax] 1 [dx] 2 [cx] 3 [bx] 5 [di] 6 [bp] 7 [sp]

(barrier 199 198 148)
(note 148 199 0 NOTE_INSN_DELETED)

;; Function void std::vector<_Tp, _Alloc>::push_back(const value_type&) [with _Tp = int; _Alloc = std::allocator<int>; std::vector<_Tp, _Alloc>::value_type = int] (_ZNSt6vectorIiSaIiEE9push_backERKi, funcdef_no=5790, decl_uid=72197, symbol_order=3279)



try_optimize_cfg iteration 1

rescanning insn with uid = 9.
rescanning insn with uid = 9.
rescanning insn with uid = 13.
rescanning insn with uid = 13.
STC - round 1
Getting bb 2
Basic block 2 was visited in trace 0
  Possible start of next round: 6 (key: -672)
Basic block 3 was visited in trace 0
  Possible start of this round: 5 (key: -9328)
Basic block 4 was visited in trace 0
Block 5 can't be copied because its size = 10.
Basic block 5 was visited in trace 0
STC - round 2
Getting bb 6
  Possible start point of next round: 6 (key: -672)
STC - round 3
Getting bb 6
Basic block 6 was visited in trace 1
STC - round 4
Trace 1 (round 1):  2 [10000] 3 [9328] 4 [8382] 5 [9328]
Trace 2 (round 3):  6 [672]
Final order:
2 3 4 5 6 
Reordered sequence:
 2 bb 2  [10000]
 3 bb 3  [9328]
 4 bb 4  [8382]
 5 bb 5  [9328]
 6 bb 6  [672]

7 basic blocks, 8 edges.
basic block 0, loop depth 0, count 0, freq 10000, maybe hot
 prev block (nil), next block 2, flags: (RTL)
 pred:      
;; bb 0 artificial_defs: { d3(0){ }d7(1){ }d9(2){ }d10(6){ }d12(7){ }d27(20){ }d29(21){ }d31(22){ }d33(23){ }d40(29){ }d42(30){ }d44(31){ }}
;; bb 0 artificial_uses: { }
;; lr  in  	 16 [argp]
;; lr  use 	
;; lr  def 	 0 [ax] 1 [dx] 2 [cx] 6 [bp] 7 [sp] 20 [frame] 21 [xmm0] 22 [xmm1] 23 [xmm2] 29 [mm0] 30 [mm1] 31 [mm2]
;; live  in  	
;; live  gen 	 0 [ax] 1 [dx] 2 [cx] 6 [bp] 7 [sp] 20 [frame] 21 [xmm0] 22 [xmm1] 23 [xmm2] 29 [mm0] 30 [mm1] 31 [mm2]
;; live  kill	

;; lr  out 	 2 [cx] 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; live  out 	 2 [cx] 6 [bp] 7 [sp] 20 [frame]

 succ:       2 [100.0%]  (FALLTHRU)

basic block 2, loop depth 0, count 0, freq 10000, maybe hot
 prev block 0, next block 3, flags: (REACHABLE, RTL, MODIFIED)
 pred:       ENTRY [100.0%]  (FALLTHRU)
;; bb 2 artificial_defs: { }
;; bb 2 artificial_uses: { u-1(6){ }u-1(7){ }}
;; lr  in  	 2 [cx] 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  use 	 2 [cx] 6 [bp] 7 [sp]
;; lr  def 	 0 [ax] 1 [dx] 6 [bp] 7 [sp] 17 [flags]
;; live  in  	 2 [cx] 6 [bp] 7 [sp] 20 [frame]
;; live  gen 	 0 [ax] 1 [dx] 6 [bp] 7 [sp] 17 [flags]
;; live  kill	

(note 5 0 43 2 [bb 2] NOTE_INSN_BASIC_BLOCK)
(insn/f 43 5 44 2 (set (mem:SI (pre_dec:SI (reg/f:SI 7 sp)) [0  S4 A8])
        (reg/f:SI 6 bp)) D:/Dev-Cpp/MinGW64/lib/gcc/x86_64-w64-mingw32/4.9.2/include/c++/bits/stl_vector.h:913 66 {*pushsi2}
     (nil))
(insn/f 44 43 45 2 (set (reg/f:SI 6 bp)
        (reg/f:SI 7 sp)) D:/Dev-Cpp/MinGW64/lib/gcc/x86_64-w64-mingw32/4.9.2/include/c++/bits/stl_vector.h:913 90 {*movsi_internal}
     (nil))
(note 45 44 3 2 NOTE_INSN_PROLOGUE_END)
(insn 3 45 4 2 (set (reg/v/f:SI 1 dx [orig:88 __x ] [88])
        (mem/f/c:SI (plus:SI (reg/f:SI 6 bp)
                (const_int 8 [0x8])) [6 __x+0 S4 A32])) D:/Dev-Cpp/MinGW64/lib/gcc/x86_64-w64-mingw32/4.9.2/include/c++/bits/stl_vector.h:913 90 {*movsi_internal}
     (nil))
(note 4 3 7 2 NOTE_INSN_FUNCTION_BEG)
(insn 7 4 8 2 (set (reg/f:SI 0 ax [orig:83 D.83074 ] [83])
        (mem/f:SI (plus:SI (reg/f:SI 2 cx [orig:87 this ] [87])
                (const_int 4 [0x4])) [6 this_3(D)->D.72607._M_impl._M_finish+0 S4 A32])) D:/Dev-Cpp/MinGW64/lib/gcc/x86_64-w64-mingw32/4.9.2/include/c++/bits/stl_vector.h:915 90 {*movsi_internal}
     (nil))
(insn 8 7 9 2 (set (reg:CCZ 17 flags)
        (compare:CCZ (reg/f:SI 0 ax [orig:83 D.83074 ] [83])
            (mem/f:SI (plus:SI (reg/f:SI 2 cx [orig:87 this ] [87])
                    (const_int 8 [0x8])) [6 this_3(D)->D.72607._M_impl._M_end_of_storage+0 S4 A32]))) D:/Dev-Cpp/MinGW64/lib/gcc/x86_64-w64-mingw32/4.9.2/include/c++/bits/stl_vector.h:915 7 {*cmpsi_1}
     (nil))
(jump_insn 9 8 10 2 (set (pc)
        (if_then_else (eq (reg:CCZ 17 flags)
                (const_int 0 [0]))
            (label_ref 22)
            (pc))) D:/Dev-Cpp/MinGW64/lib/gcc/x86_64-w64-mingw32/4.9.2/include/c++/bits/stl_vector.h:915 596 {*jcc_1}
     (expr_list:REG_DEAD (reg:CCZ 17 flags)
        (int_list:REG_BR_PROB 672 (nil)))
 -> 22)
;; lr  out 	 0 [ax] 1 [dx] 2 [cx] 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; live  out 	 0 [ax] 1 [dx] 2 [cx] 6 [bp] 7 [sp] 20 [frame]

 succ:       3 [93.3%]  (FALLTHRU,CAN_FALLTHRU)
             6 [6.7%]  (CAN_FALLTHRU)

basic block 3, loop depth 0, count 0, freq 9328, maybe hot
 prev block 2, next block 4, flags: (REACHABLE, RTL, MODIFIED)
 pred:       2 [93.3%]  (FALLTHRU,CAN_FALLTHRU)
;; bb 3 artificial_defs: { }
;; bb 3 artificial_uses: { u-1(6){ }u-1(7){ }}
;; lr  in  	 0 [ax] 1 [dx] 2 [cx] 6 [bp] 7 [sp] 20 [frame]
;; lr  use 	 0 [ax] 1 [dx] 6 [bp] 7 [sp]
;; lr  def 	 1 [dx] 17 [flags]
;; live  in  	 0 [ax] 1 [dx] 2 [cx] 6 [bp] 7 [sp] 20 [frame]
;; live  gen 	 1 [dx] 17 [flags]
;; live  kill	

(note 10 9 11 3 [bb 3] NOTE_INSN_BASIC_BLOCK)
(insn 11 10 12 3 (set (reg:SI 1 dx [orig:86 D.83075 ] [86])
        (mem:SI (reg/v/f:SI 1 dx [orig:88 __x ] [88]) [21 MEM[(const int &)__x_6(D)]+0 S4 A32])) D:/Dev-Cpp/MinGW64/lib/gcc/x86_64-w64-mingw32/4.9.2/include/c++/ext/new_allocator.h:120 90 {*movsi_internal}
     (nil))
(insn 12 11 13 3 (set (reg:CCZ 17 flags)
        (compare:CCZ (reg/f:SI 0 ax [orig:83 D.83074 ] [83])
            (const_int 0 [0]))) D:/Dev-Cpp/MinGW64/lib/gcc/x86_64-w64-mingw32/4.9.2/include/c++/ext/new_allocator.h:120 3 {*cmpsi_ccno_1}
     (nil))
(jump_insn 13 12 14 3 (set (pc)
        (if_then_else (eq (reg:CCZ 17 flags)
                (const_int 0 [0]))
            (label_ref:SI 16)
            (pc))) D:/Dev-Cpp/MinGW64/lib/gcc/x86_64-w64-mingw32/4.9.2/include/c++/ext/new_allocator.h:120 596 {*jcc_1}
     (expr_list:REG_DEAD (reg:CCZ 17 flags)
        (int_list:REG_BR_PROB 1014 (nil)))
 -> 16)
;; lr  out 	 0 [ax] 1 [dx] 2 [cx] 6 [bp] 7 [sp] 20 [frame]
;; live  out 	 0 [ax] 1 [dx] 2 [cx] 6 [bp] 7 [sp] 20 [frame]

 succ:       4 [89.9%]  (FALLTHRU,CAN_FALLTHRU)
             5 [10.1%]  (CAN_FALLTHRU)

basic block 4, loop depth 0, count 0, freq 8382, maybe hot
 prev block 3, next block 5, flags: (REACHABLE, RTL)
 pred:       3 [89.9%]  (FALLTHRU,CAN_FALLTHRU)
;; bb 4 artificial_defs: { }
;; bb 4 artificial_uses: { u-1(6){ }u-1(7){ }}
;; lr  in  	 0 [ax] 1 [dx] 2 [cx] 6 [bp] 7 [sp] 20 [frame]
;; lr  use 	 0 [ax] 1 [dx] 6 [bp] 7 [sp]
;; lr  def 	
;; live  in  	 0 [ax] 1 [dx] 2 [cx] 6 [bp] 7 [sp] 20 [frame]
;; live  gen 	
;; live  kill	

(note 14 13 15 4 [bb 4] NOTE_INSN_BASIC_BLOCK)
(insn 15 14 16 4 (set (mem:SI (reg/f:SI 0 ax [orig:83 D.83074 ] [83]) [21 *_4+0 S4 A32])
        (reg:SI 1 dx [orig:86 D.83075 ] [86])) 90 {*movsi_internal}
     (expr_list:REG_DEAD (reg:SI 1 dx [orig:86 D.83075 ] [86])
        (nil)))
;; lr  out 	 0 [ax] 2 [cx] 6 [bp] 7 [sp] 20 [frame]
;; live  out 	 0 [ax] 2 [cx] 6 [bp] 7 [sp] 20 [frame]

 succ:       5 [100.0%]  (FALLTHRU,CAN_FALLTHRU)

basic block 5, loop depth 0, count 0, freq 9328, maybe hot
 prev block 4, next block 6, flags: (REACHABLE, RTL, MODIFIED)
 pred:       4 [100.0%]  (FALLTHRU,CAN_FALLTHRU)
             3 [10.1%]  (CAN_FALLTHRU)
;; bb 5 artificial_defs: { }
;; bb 5 artificial_uses: { u-1(6){ }u-1(7){ }}
;; lr  in  	 0 [ax] 2 [cx] 6 [bp] 7 [sp] 20 [frame]
;; lr  use 	 0 [ax] 2 [cx] 6 [bp] 7 [sp]
;; lr  def 	 0 [ax] 17 [flags]
;; live  in  	 0 [ax] 2 [cx] 6 [bp] 7 [sp] 20 [frame]
;; live  gen 	 0 [ax]
;; live  kill	 17 [flags]

(code_label 16 15 17 5 49 "" [1 uses])
(note 17 16 18 5 [bb 5] NOTE_INSN_BASIC_BLOCK)
(insn 18 17 19 5 (parallel [
            (set (reg/f:SI 0 ax [89])
                (plus:SI (reg/f:SI 0 ax [orig:83 D.83074 ] [83])
                    (const_int 4 [0x4])))
            (clobber (reg:CC 17 flags))
        ]) D:/Dev-Cpp/MinGW64/lib/gcc/x86_64-w64-mingw32/4.9.2/include/c++/bits/stl_vector.h:919 220 {*addsi_1}
     (expr_list:REG_UNUSED (reg:CC 17 flags)
        (expr_list:REG_EQUIV (mem/f:SI (plus:SI (reg/f:SI 2 cx [orig:87 this ] [87])
                    (const_int 4 [0x4])) [6 this_3(D)->D.72607._M_impl._M_finish+0 S4 A32])
            (nil))))
(insn 19 18 48 5 (set (mem/f:SI (plus:SI (reg/f:SI 2 cx [orig:87 this ] [87])
                (const_int 4 [0x4])) [6 this_3(D)->D.72607._M_impl._M_finish+0 S4 A32])
        (reg/f:SI 0 ax [89])) D:/Dev-Cpp/MinGW64/lib/gcc/x86_64-w64-mingw32/4.9.2/include/c++/bits/stl_vector.h:919 90 {*movsi_internal}
     (expr_list:REG_DEAD (reg/f:SI 2 cx [orig:87 this ] [87])
        (expr_list:REG_DEAD (reg/f:SI 0 ax [89])
            (nil))))
(note 48 19 49 5 NOTE_INSN_EPILOGUE_BEG)
(insn/f 49 48 50 5 (parallel [
            (set (reg/f:SI 7 sp)
                (plus:SI (reg/f:SI 6 bp)
                    (const_int 4 [0x4])))
            (set (reg/f:SI 6 bp)
                (mem:SI (reg/f:SI 6 bp) [0  S4 A8]))
            (clobber (mem:BLK (scratch) [0  A8]))
        ]) D:/Dev-Cpp/MinGW64/lib/gcc/x86_64-w64-mingw32/4.9.2/include/c++/bits/stl_vector.h:927 671 {leave}
     (expr_list:REG_CFA_RESTORE (reg/f:SI 6 bp)
        (expr_list:REG_CFA_DEF_CFA (plus:SI (reg/f:SI 7 sp)
                (const_int 4 [0x4]))
            (nil))))
(jump_insn 50 49 22 5 (parallel [
            (simple_return)
            (use (const_int 4 [0x4]))
        ]) D:/Dev-Cpp/MinGW64/lib/gcc/x86_64-w64-mingw32/4.9.2/include/c++/bits/stl_vector.h:927 660 {simple_return_pop_internal}
     (nil)
 -> simple_return)
;; lr  out 	 6 [bp] 7 [sp] 20 [frame]
;; live  out 	 6 [bp] 7 [sp] 20 [frame]

 succ:       EXIT [100.0%] 

basic block 6, loop depth 0, count 0, freq 672, maybe hot
 prev block 5, next block 1, flags: (REACHABLE, RTL)
 pred:       2 [6.7%]  (CAN_FALLTHRU)
;; bb 6 artificial_defs: { }
;; bb 6 artificial_uses: { u-1(6){ }u-1(7){ }}
;; lr  in  	 1 [dx] 2 [cx] 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  use 	 1 [dx] 2 [cx] 6 [bp] 7 [sp] 16 [argp]
;; lr  def 	 0 [ax] 1 [dx] 2 [cx] 6 [bp] 7 [sp] 8 [st] 9 [st(1)] 10 [st(2)] 11 [st(3)] 12 [st(4)] 13 [st(5)] 14 [st(6)] 15 [st(7)] 17 [flags] 18 [fpsr] 19 [fpcr] 21 [xmm0] 22 [xmm1] 23 [xmm2] 24 [xmm3] 25 [xmm4] 26 [xmm5] 27 [xmm6] 28 [xmm7] 29 [mm0] 30 [mm1] 31 [mm2] 32 [mm3] 33 [mm4] 34 [mm5] 35 [mm6] 36 [mm7] 37 [] 38 [] 39 [] 40 [] 41 [] 42 [] 43 [] 44 [] 45 [] 46 [] 47 [] 48 [] 49 [] 50 [] 51 [] 52 [] 53 [] 54 [] 55 [] 56 [] 57 [] 58 [] 59 [] 60 [] 61 [] 62 [] 63 [] 64 [] 65 [] 66 [] 67 [] 68 [] 69 [] 70 [] 71 [] 72 [] 73 [] 74 [] 75 [] 76 []
;; live  in  	 1 [dx] 2 [cx] 6 [bp] 7 [sp] 20 [frame]
;; live  gen 	 6 [bp] 7 [sp]
;; live  kill	

(code_label 22 50 23 6 48 "" [1 uses])
(note 23 22 24 6 [bb 6] NOTE_INSN_BASIC_BLOCK)
(insn 24 23 53 6 (set (mem:SI (plus:SI (reg/f:SI 6 bp)
                (const_int 8 [0x8])) [0  S4 A32])
        (reg/v/f:SI 1 dx [orig:88 __x ] [88])) D:/Dev-Cpp/MinGW64/lib/gcc/x86_64-w64-mingw32/4.9.2/include/c++/bits/stl_vector.h:923 90 {*movsi_internal}
     (expr_list:REG_DEAD (reg/v/f:SI 1 dx [orig:88 __x ] [88])
        (nil)))
(note 53 24 52 6 NOTE_INSN_EPILOGUE_BEG)
(insn/f 52 53 26 6 (parallel [
            (set (reg/f:SI 7 sp)
                (plus:SI (reg/f:SI 6 bp)
                    (const_int 4 [0x4])))
            (set (reg/f:SI 6 bp)
                (mem:SI (reg/f:SI 6 bp) [0  S4 A8]))
            (clobber (mem:BLK (scratch) [0  A8]))
        ]) D:/Dev-Cpp/MinGW64/lib/gcc/x86_64-w64-mingw32/4.9.2/include/c++/bits/stl_vector.h:927 671 {leave}
     (expr_list:REG_CFA_RESTORE (reg/f:SI 6 bp)
        (expr_list:REG_CFA_DEF_CFA (plus:SI (reg/f:SI 7 sp)
                (const_int 4 [0x4]))
            (nil))))
(call_insn/j 26 52 0 6 (parallel [
            (call (mem:QI (symbol_ref:SI ("_ZNSt6vectorIiSaIiEE19_M_emplace_back_auxIIRKiEEEvDpOT_") [flags 0x3]  <function_decl 07016d00 _M_emplace_back_aux>) [0 _M_emplace_back_aux S1 A8])
                (const_int 4 [0x4]))
            (set (reg/f:SI 7 sp)
                (plus:SI (reg/f:SI 7 sp)
                    (const_int 4 [0x4])))
        ]) D:/Dev-Cpp/MinGW64/lib/gcc/x86_64-w64-mingw32/4.9.2/include/c++/bits/stl_vector.h:923 647 {*sibcall_pop}
     (expr_list:REG_DEAD (reg/f:SI 16 argp)
        (expr_list:REG_DEAD (reg:SI 2 cx)
            (expr_list:REG_ARGS_SIZE (const_int -4 [0xfffffffffffffffc])
                (nil))))
    (expr_list:SI (use (reg:SI 2 cx))
        (expr_list:SI (use (mem/f:SI (reg/f:SI 16 argp) [0  S4 A32]))
            (nil))))
;; lr  out 	 6 [bp] 7 [sp] 20 [frame]
;; live  out 	 6 [bp] 7 [sp] 20 [frame]

 succ:       EXIT [100.0%]  (ABNORMAL,SIBCALL)

basic block 1, loop depth 0, count 0, freq 10000, maybe hot
 prev block 6, next block (nil), flags: (REACHABLE, RTL)
 pred:       6 [100.0%]  (ABNORMAL,SIBCALL)
             5 [100.0%] 
;; bb 1 artificial_defs: { }
;; bb 1 artificial_uses: { u-1(6){ }u-1(7){ }u-1(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 20 [frame]
;; lr  use 	 6 [bp] 7 [sp] 20 [frame]
;; lr  def 	
;; live  in  	 6 [bp] 7 [sp] 20 [frame]
;; live  gen 	
;; live  kill	

;; lr  out 	
;; live  out 	

 succ:      




try_optimize_cfg iteration 1

Reordered sequence:
 2 bb 2  [10000]
 3 bb 3  [9328]
 4 bb 4  [8382]
 5 bb 5  [9328]
 6 bb 6  [672]


void std::vector<_Tp, _Alloc>::push_back(const value_type&) [with _Tp = int; _Alloc = std::allocator<int>; std::vector<_Tp, _Alloc>::value_type = int]

Dataflow summary:
;;  invalidated by call 	 0 [ax] 1 [dx] 2 [cx] 8 [st] 9 [st(1)] 10 [st(2)] 11 [st(3)] 12 [st(4)] 13 [st(5)] 14 [st(6)] 15 [st(7)] 17 [flags] 18 [fpsr] 19 [fpcr] 21 [xmm0] 22 [xmm1] 23 [xmm2] 24 [xmm3] 25 [xmm4] 26 [xmm5] 27 [xmm6] 28 [xmm7] 29 [mm0] 30 [mm1] 31 [mm2] 32 [mm3] 33 [mm4] 34 [mm5] 35 [mm6] 36 [mm7] 37 [] 38 [] 39 [] 40 [] 41 [] 42 [] 43 [] 44 [] 45 [] 46 [] 47 [] 48 [] 49 [] 50 [] 51 [] 52 [] 53 [] 54 [] 55 [] 56 [] 57 [] 58 [] 59 [] 60 [] 61 [] 62 [] 63 [] 64 [] 65 [] 66 [] 67 [] 68 [] 69 [] 70 [] 71 [] 72 [] 73 [] 74 [] 75 [] 76 []
;;  hardware regs used 	 7 [sp]
;;  regular block artificial uses 	 6 [bp] 7 [sp]
;;  eh block artificial uses 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;;  entry block defs 	 0 [ax] 1 [dx] 2 [cx] 6 [bp] 7 [sp] 20 [frame] 21 [xmm0] 22 [xmm1] 23 [xmm2] 29 [mm0] 30 [mm1] 31 [mm2]
;;  exit block uses 	 6 [bp] 7 [sp] 20 [frame]
;;  regs ever live 	 0[ax] 1[dx] 2[cx] 6[bp] 7[sp] 17[flags]
;;  ref usage 	r0={4d,5u} r1={4d,3u} r2={2d,4u,1e} r6={4d,13u} r7={5d,13u} r8={1d} r9={1d} r10={1d} r11={1d} r12={1d} r13={1d} r14={1d} r15={1d} r16={1u} r17={4d,2u} r18={1d} r19={1d} r20={1d,1u} r21={2d} r22={2d} r23={2d} r24={1d} r25={1d} r26={1d} r27={1d} r28={1d} r29={2d} r30={2d} r31={2d} r32={1d} r33={1d} r34={1d} r35={1d} r36={1d} r37={1d} r38={1d} r39={1d} r40={1d} r41={1d} r42={1d} r43={1d} r44={1d} r45={1d} r46={1d} r47={1d} r48={1d} r49={1d} r50={1d} r51={1d} r52={1d} r53={1d} r54={1d} r55={1d} r56={1d} r57={1d} r58={1d} r59={1d} r60={1d} r61={1d} r62={1d} r63={1d} r64={1d} r65={1d} r66={1d} r67={1d} r68={1d} r69={1d} r70={1d} r71={1d} r72={1d} r73={1d} r74={1d} r75={1d} r76={1d} 
;;    total ref usage 139{96d,42u,1e} in 17{16 regular + 1 call} insns.
(note 1 0 5 NOTE_INSN_DELETED)
;; basic block 2, loop depth 0, count 0, freq 10000, maybe hot
;;  prev block 0, next block 3, flags: (REACHABLE, RTL, MODIFIED)
;;  pred:       ENTRY [100.0%]  (FALLTHRU)
;; bb 2 artificial_defs: { }
;; bb 2 artificial_uses: { u-1(6){ }u-1(7){ }}
;; lr  in  	 2 [cx] 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  use 	 2 [cx] 6 [bp] 7 [sp]
;; lr  def 	 0 [ax] 1 [dx] 6 [bp] 7 [sp] 17 [flags]
;; live  in  	 2 [cx] 6 [bp] 7 [sp] 20 [frame]
;; live  gen 	 0 [ax] 1 [dx] 6 [bp] 7 [sp] 17 [flags]
;; live  kill	
(note 5 1 43 2 [bb 2] NOTE_INSN_BASIC_BLOCK)
(insn/f 43 5 44 2 (set (mem:SI (pre_dec:SI (reg/f:SI 7 sp)) [0  S4 A8])
        (reg/f:SI 6 bp)) D:/Dev-Cpp/MinGW64/lib/gcc/x86_64-w64-mingw32/4.9.2/include/c++/bits/stl_vector.h:913 66 {*pushsi2}
     (nil))
(insn/f 44 43 45 2 (set (reg/f:SI 6 bp)
        (reg/f:SI 7 sp)) D:/Dev-Cpp/MinGW64/lib/gcc/x86_64-w64-mingw32/4.9.2/include/c++/bits/stl_vector.h:913 90 {*movsi_internal}
     (nil))
(note 45 44 3 2 NOTE_INSN_PROLOGUE_END)
(insn 3 45 4 2 (set (reg/v/f:SI 1 dx [orig:88 __x ] [88])
        (mem/f/c:SI (plus:SI (reg/f:SI 6 bp)
                (const_int 8 [0x8])) [6 __x+0 S4 A32])) D:/Dev-Cpp/MinGW64/lib/gcc/x86_64-w64-mingw32/4.9.2/include/c++/bits/stl_vector.h:913 90 {*movsi_internal}
     (nil))
(note 4 3 7 2 NOTE_INSN_FUNCTION_BEG)
(insn 7 4 8 2 (set (reg/f:SI 0 ax [orig:83 D.83074 ] [83])
        (mem/f:SI (plus:SI (reg/f:SI 2 cx [orig:87 this ] [87])
                (const_int 4 [0x4])) [6 this_3(D)->D.72607._M_impl._M_finish+0 S4 A32])) D:/Dev-Cpp/MinGW64/lib/gcc/x86_64-w64-mingw32/4.9.2/include/c++/bits/stl_vector.h:915 90 {*movsi_internal}
     (nil))
(insn 8 7 9 2 (set (reg:CCZ 17 flags)
        (compare:CCZ (reg/f:SI 0 ax [orig:83 D.83074 ] [83])
            (mem/f:SI (plus:SI (reg/f:SI 2 cx [orig:87 this ] [87])
                    (const_int 8 [0x8])) [6 this_3(D)->D.72607._M_impl._M_end_of_storage+0 S4 A32]))) D:/Dev-Cpp/MinGW64/lib/gcc/x86_64-w64-mingw32/4.9.2/include/c++/bits/stl_vector.h:915 7 {*cmpsi_1}
     (nil))
(jump_insn 9 8 10 2 (set (pc)
        (if_then_else (eq (reg:CCZ 17 flags)
                (const_int 0 [0]))
            (label_ref 22)
            (pc))) D:/Dev-Cpp/MinGW64/lib/gcc/x86_64-w64-mingw32/4.9.2/include/c++/bits/stl_vector.h:915 596 {*jcc_1}
     (expr_list:REG_DEAD (reg:CCZ 17 flags)
        (int_list:REG_BR_PROB 672 (nil)))
 -> 22)
;;  succ:       3 [93.3%]  (FALLTHRU,CAN_FALLTHRU)
;;              6 [6.7%]  (CAN_FALLTHRU)
;; lr  out 	 0 [ax] 1 [dx] 2 [cx] 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; live  out 	 0 [ax] 1 [dx] 2 [cx] 6 [bp] 7 [sp] 20 [frame]

;; basic block 3, loop depth 0, count 0, freq 9328, maybe hot
;;  prev block 2, next block 4, flags: (REACHABLE, RTL, MODIFIED)
;;  pred:       2 [93.3%]  (FALLTHRU,CAN_FALLTHRU)
;; bb 3 artificial_defs: { }
;; bb 3 artificial_uses: { u-1(6){ }u-1(7){ }}
;; lr  in  	 0 [ax] 1 [dx] 2 [cx] 6 [bp] 7 [sp] 20 [frame]
;; lr  use 	 0 [ax] 1 [dx] 6 [bp] 7 [sp]
;; lr  def 	 1 [dx] 17 [flags]
;; live  in  	 0 [ax] 1 [dx] 2 [cx] 6 [bp] 7 [sp] 20 [frame]
;; live  gen 	 1 [dx] 17 [flags]
;; live  kill	
(note 10 9 11 3 [bb 3] NOTE_INSN_BASIC_BLOCK)
(insn 11 10 12 3 (set (reg:SI 1 dx [orig:86 D.83075 ] [86])
        (mem:SI (reg/v/f:SI 1 dx [orig:88 __x ] [88]) [21 MEM[(const int &)__x_6(D)]+0 S4 A32])) D:/Dev-Cpp/MinGW64/lib/gcc/x86_64-w64-mingw32/4.9.2/include/c++/ext/new_allocator.h:120 90 {*movsi_internal}
     (nil))
(insn 12 11 13 3 (set (reg:CCZ 17 flags)
        (compare:CCZ (reg/f:SI 0 ax [orig:83 D.83074 ] [83])
            (const_int 0 [0]))) D:/Dev-Cpp/MinGW64/lib/gcc/x86_64-w64-mingw32/4.9.2/include/c++/ext/new_allocator.h:120 3 {*cmpsi_ccno_1}
     (nil))
(jump_insn 13 12 14 3 (set (pc)
        (if_then_else (eq (reg:CCZ 17 flags)
                (const_int 0 [0]))
            (label_ref:SI 16)
            (pc))) D:/Dev-Cpp/MinGW64/lib/gcc/x86_64-w64-mingw32/4.9.2/include/c++/ext/new_allocator.h:120 596 {*jcc_1}
     (expr_list:REG_DEAD (reg:CCZ 17 flags)
        (int_list:REG_BR_PROB 1014 (nil)))
 -> 16)
;;  succ:       4 [89.9%]  (FALLTHRU,CAN_FALLTHRU)
;;              5 [10.1%]  (CAN_FALLTHRU)
;; lr  out 	 0 [ax] 1 [dx] 2 [cx] 6 [bp] 7 [sp] 20 [frame]
;; live  out 	 0 [ax] 1 [dx] 2 [cx] 6 [bp] 7 [sp] 20 [frame]

;; basic block 4, loop depth 0, count 0, freq 8382, maybe hot
;;  prev block 3, next block 5, flags: (REACHABLE, RTL)
;;  pred:       3 [89.9%]  (FALLTHRU,CAN_FALLTHRU)
;; bb 4 artificial_defs: { }
;; bb 4 artificial_uses: { u-1(6){ }u-1(7){ }}
;; lr  in  	 0 [ax] 1 [dx] 2 [cx] 6 [bp] 7 [sp] 20 [frame]
;; lr  use 	 0 [ax] 1 [dx] 6 [bp] 7 [sp]
;; lr  def 	
;; live  in  	 0 [ax] 1 [dx] 2 [cx] 6 [bp] 7 [sp] 20 [frame]
;; live  gen 	
;; live  kill	
(note 14 13 15 4 [bb 4] NOTE_INSN_BASIC_BLOCK)
(insn 15 14 16 4 (set (mem:SI (reg/f:SI 0 ax [orig:83 D.83074 ] [83]) [21 *_4+0 S4 A32])
        (reg:SI 1 dx [orig:86 D.83075 ] [86])) 90 {*movsi_internal}
     (expr_list:REG_DEAD (reg:SI 1 dx [orig:86 D.83075 ] [86])
        (nil)))
;;  succ:       5 [100.0%]  (FALLTHRU,CAN_FALLTHRU)
;; lr  out 	 0 [ax] 2 [cx] 6 [bp] 7 [sp] 20 [frame]
;; live  out 	 0 [ax] 2 [cx] 6 [bp] 7 [sp] 20 [frame]

;; basic block 5, loop depth 0, count 0, freq 9328, maybe hot
;;  prev block 4, next block 6, flags: (REACHABLE, RTL, MODIFIED)
;;  pred:       4 [100.0%]  (FALLTHRU,CAN_FALLTHRU)
;;              3 [10.1%]  (CAN_FALLTHRU)
;; bb 5 artificial_defs: { }
;; bb 5 artificial_uses: { u-1(6){ }u-1(7){ }}
;; lr  in  	 0 [ax] 2 [cx] 6 [bp] 7 [sp] 20 [frame]
;; lr  use 	 0 [ax] 2 [cx] 6 [bp] 7 [sp]
;; lr  def 	 0 [ax] 17 [flags]
;; live  in  	 0 [ax] 2 [cx] 6 [bp] 7 [sp] 20 [frame]
;; live  gen 	 0 [ax]
;; live  kill	 17 [flags]
(code_label 16 15 17 5 49 "" [1 uses])
(note 17 16 18 5 [bb 5] NOTE_INSN_BASIC_BLOCK)
(insn 18 17 19 5 (parallel [
            (set (reg/f:SI 0 ax [89])
                (plus:SI (reg/f:SI 0 ax [orig:83 D.83074 ] [83])
                    (const_int 4 [0x4])))
            (clobber (reg:CC 17 flags))
        ]) D:/Dev-Cpp/MinGW64/lib/gcc/x86_64-w64-mingw32/4.9.2/include/c++/bits/stl_vector.h:919 220 {*addsi_1}
     (expr_list:REG_UNUSED (reg:CC 17 flags)
        (expr_list:REG_EQUIV (mem/f:SI (plus:SI (reg/f:SI 2 cx [orig:87 this ] [87])
                    (const_int 4 [0x4])) [6 this_3(D)->D.72607._M_impl._M_finish+0 S4 A32])
            (nil))))
(insn 19 18 48 5 (set (mem/f:SI (plus:SI (reg/f:SI 2 cx [orig:87 this ] [87])
                (const_int 4 [0x4])) [6 this_3(D)->D.72607._M_impl._M_finish+0 S4 A32])
        (reg/f:SI 0 ax [89])) D:/Dev-Cpp/MinGW64/lib/gcc/x86_64-w64-mingw32/4.9.2/include/c++/bits/stl_vector.h:919 90 {*movsi_internal}
     (expr_list:REG_DEAD (reg/f:SI 2 cx [orig:87 this ] [87])
        (expr_list:REG_DEAD (reg/f:SI 0 ax [89])
            (nil))))
(note 48 19 49 5 NOTE_INSN_EPILOGUE_BEG)
(insn/f 49 48 50 5 (parallel [
            (set (reg/f:SI 7 sp)
                (plus:SI (reg/f:SI 6 bp)
                    (const_int 4 [0x4])))
            (set (reg/f:SI 6 bp)
                (mem:SI (reg/f:SI 6 bp) [0  S4 A8]))
            (clobber (mem:BLK (scratch) [0  A8]))
        ]) D:/Dev-Cpp/MinGW64/lib/gcc/x86_64-w64-mingw32/4.9.2/include/c++/bits/stl_vector.h:927 671 {leave}
     (expr_list:REG_CFA_RESTORE (reg/f:SI 6 bp)
        (expr_list:REG_CFA_DEF_CFA (plus:SI (reg/f:SI 7 sp)
                (const_int 4 [0x4]))
            (nil))))
(jump_insn 50 49 51 5 (parallel [
            (simple_return)
            (use (const_int 4 [0x4]))
        ]) D:/Dev-Cpp/MinGW64/lib/gcc/x86_64-w64-mingw32/4.9.2/include/c++/bits/stl_vector.h:927 660 {simple_return_pop_internal}
     (nil)
 -> simple_return)
;;  succ:       EXIT [100.0%] 
;; lr  out 	 6 [bp] 7 [sp] 20 [frame]
;; live  out 	 6 [bp] 7 [sp] 20 [frame]

(barrier 51 50 22)
;; basic block 6, loop depth 0, count 0, freq 672, maybe hot
;;  prev block 5, next block 1, flags: (REACHABLE, RTL)
;;  pred:       2 [6.7%]  (CAN_FALLTHRU)
;; bb 6 artificial_defs: { }
;; bb 6 artificial_uses: { u-1(6){ }u-1(7){ }}
;; lr  in  	 1 [dx] 2 [cx] 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  use 	 1 [dx] 2 [cx] 6 [bp] 7 [sp] 16 [argp]
;; lr  def 	 0 [ax] 1 [dx] 2 [cx] 6 [bp] 7 [sp] 8 [st] 9 [st(1)] 10 [st(2)] 11 [st(3)] 12 [st(4)] 13 [st(5)] 14 [st(6)] 15 [st(7)] 17 [flags] 18 [fpsr] 19 [fpcr] 21 [xmm0] 22 [xmm1] 23 [xmm2] 24 [xmm3] 25 [xmm4] 26 [xmm5] 27 [xmm6] 28 [xmm7] 29 [mm0] 30 [mm1] 31 [mm2] 32 [mm3] 33 [mm4] 34 [mm5] 35 [mm6] 36 [mm7] 37 [] 38 [] 39 [] 40 [] 41 [] 42 [] 43 [] 44 [] 45 [] 46 [] 47 [] 48 [] 49 [] 50 [] 51 [] 52 [] 53 [] 54 [] 55 [] 56 [] 57 [] 58 [] 59 [] 60 [] 61 [] 62 [] 63 [] 64 [] 65 [] 66 [] 67 [] 68 [] 69 [] 70 [] 71 [] 72 [] 73 [] 74 [] 75 [] 76 []
;; live  in  	 1 [dx] 2 [cx] 6 [bp] 7 [sp] 20 [frame]
;; live  gen 	 6 [bp] 7 [sp]
;; live  kill	
(code_label 22 51 23 6 48 "" [1 uses])
(note 23 22 24 6 [bb 6] NOTE_INSN_BASIC_BLOCK)
(insn 24 23 53 6 (set (mem:SI (plus:SI (reg/f:SI 6 bp)
                (const_int 8 [0x8])) [0  S4 A32])
        (reg/v/f:SI 1 dx [orig:88 __x ] [88])) D:/Dev-Cpp/MinGW64/lib/gcc/x86_64-w64-mingw32/4.9.2/include/c++/bits/stl_vector.h:923 90 {*movsi_internal}
     (expr_list:REG_DEAD (reg/v/f:SI 1 dx [orig:88 __x ] [88])
        (nil)))
(note 53 24 52 6 NOTE_INSN_EPILOGUE_BEG)
(insn/f 52 53 26 6 (parallel [
            (set (reg/f:SI 7 sp)
                (plus:SI (reg/f:SI 6 bp)
                    (const_int 4 [0x4])))
            (set (reg/f:SI 6 bp)
                (mem:SI (reg/f:SI 6 bp) [0  S4 A8]))
            (clobber (mem:BLK (scratch) [0  A8]))
        ]) D:/Dev-Cpp/MinGW64/lib/gcc/x86_64-w64-mingw32/4.9.2/include/c++/bits/stl_vector.h:927 671 {leave}
     (expr_list:REG_CFA_RESTORE (reg/f:SI 6 bp)
        (expr_list:REG_CFA_DEF_CFA (plus:SI (reg/f:SI 7 sp)
                (const_int 4 [0x4]))
            (nil))))
(call_insn/j 26 52 28 6 (parallel [
            (call (mem:QI (symbol_ref:SI ("_ZNSt6vectorIiSaIiEE19_M_emplace_back_auxIIRKiEEEvDpOT_") [flags 0x3]  <function_decl 07016d00 _M_emplace_back_aux>) [0 _M_emplace_back_aux S1 A8])
                (const_int 4 [0x4]))
            (set (reg/f:SI 7 sp)
                (plus:SI (reg/f:SI 7 sp)
                    (const_int 4 [0x4])))
        ]) D:/Dev-Cpp/MinGW64/lib/gcc/x86_64-w64-mingw32/4.9.2/include/c++/bits/stl_vector.h:923 647 {*sibcall_pop}
     (expr_list:REG_DEAD (reg/f:SI 16 argp)
        (expr_list:REG_DEAD (reg:SI 2 cx)
            (expr_list:REG_ARGS_SIZE (const_int -4 [0xfffffffffffffffc])
                (nil))))
    (expr_list:SI (use (reg:SI 2 cx))
        (expr_list:SI (use (mem/f:SI (reg/f:SI 16 argp) [0  S4 A32]))
            (nil))))
;;  succ:       EXIT [100.0%]  (ABNORMAL,SIBCALL)
;; lr  out 	 6 [bp] 7 [sp] 20 [frame]
;; live  out 	 6 [bp] 7 [sp] 20 [frame]

(barrier 28 26 42)
(note 42 28 0 NOTE_INSN_DELETED)

;; Function void std::_Rb_tree<_Key, _Val, _KeyOfValue, _Compare, _Alloc>::_M_erase(std::_Rb_tree<_Key, _Val, _KeyOfValue, _Compare, _Alloc>::_Link_type) [with _Key = long long unsigned int; _Val = std::pair<const long long unsigned int, int>; _KeyOfValue = std::_Select1st<std::pair<const long long unsigned int, int> >; _Compare = std::less<long long unsigned int>; _Alloc = std::allocator<std::pair<const long long unsigned int, int> >; std::_Rb_tree<_Key, _Val, _KeyOfValue, _Compare, _Alloc>::_Link_type = std::_Rb_tree_node<std::pair<const long long unsigned int, int> >*] (_ZNSt8_Rb_treeIySt4pairIKyiESt10_Select1stIS2_ESt4lessIyESaIS2_EE8_M_eraseEPSt13_Rb_tree_nodeIS2_E, funcdef_no=5921, decl_uid=70302, symbol_order=3414)



try_optimize_cfg iteration 1

rescanning insn with uid = 8.
rescanning insn with uid = 8.
rescanning insn with uid = 26.
rescanning insn with uid = 26.
STC - round 1
Getting bb 2
Basic block 2 was visited in trace 0
Block 3 can't be copied because its size = 33.
  Possible start of this round: 4 (key: -900)
Basic block 3 was visited in trace 0
Block 3 can't be copied because its size = 33.
Changing key for bb 4 from -900 to -1082800.
Getting bb 4
Basic block 4 was visited in trace 1
STC - round 2
STC - round 3
STC - round 4
Trace 1 (round 1):  2 [900] 3 [9100]
Trace 2 (round 1):  4 [900]
Connection: 3 4
Final order:
2 3 4 
Reordered sequence:
 2 bb 2  [900]
 3 bb 3  [9100]
 4 bb 4  [900]

5 basic blocks, 6 edges.
basic block 0, loop depth 0, count 0, freq 900, maybe hot
 prev block (nil), next block 2, flags: (RTL)
 pred:      
;; bb 0 artificial_defs: { d-1(0){ }d-1(1){ }d-1(2){ }d-1(3){ }d-1(4){ }d-1(5){ }d-1(7){ }d-1(21){ }d-1(22){ }d-1(23){ }d-1(29){ }d-1(30){ }d-1(31){ }}
;; bb 0 artificial_uses: { }
;; lr  in  	
;; lr  use 	
;; lr  def 	 0 [ax] 1 [dx] 2 [cx] 3 [bx] 4 [si] 5 [di] 7 [sp] 21 [xmm0] 22 [xmm1] 23 [xmm2] 29 [mm0] 30 [mm1] 31 [mm2]
;; live  in  	
;; live  gen 	 0 [ax] 1 [dx] 2 [cx] 3 [bx] 4 [si] 5 [di] 7 [sp] 21 [xmm0] 22 [xmm1] 23 [xmm2] 29 [mm0] 30 [mm1] 31 [mm2]
;; live  kill	

;; lr  out 	 2 [cx] 3 [bx] 4 [si] 5 [di] 7 [sp]
;; live  out 	 2 [cx] 3 [bx] 4 [si] 5 [di] 7 [sp]

 succ:       2 [100.0%]  (FALLTHRU)

basic block 2, loop depth 0, count 0, freq 900, maybe hot
 prev block 0, next block 3, flags: (REACHABLE, RTL, MODIFIED)
 pred:       ENTRY [100.0%]  (FALLTHRU)
;; bb 2 artificial_defs: { }
;; bb 2 artificial_uses: { u-1(7){ }}
;; lr  in  	 2 [cx] 3 [bx] 4 [si] 5 [di] 7 [sp]
;; lr  use 	 2 [cx] 3 [bx] 4 [si] 5 [di] 7 [sp]
;; lr  def 	 3 [bx] 5 [di] 7 [sp] 17 [flags]
;; live  in  	 2 [cx] 3 [bx] 4 [si] 5 [di] 7 [sp]
;; live  gen 	 3 [bx] 5 [di] 7 [sp] 17 [flags]
;; live  kill	 17 [flags]

(note 5 0 44 2 [bb 2] NOTE_INSN_BASIC_BLOCK)
(insn/f 44 5 45 2 (set (mem:SI (pre_dec:SI (reg/f:SI 7 sp)) [0  S4 A8])
        (reg:SI 5 di)) D:/Dev-Cpp/MinGW64/lib/gcc/x86_64-w64-mingw32/4.9.2/include/c++/bits/stl_tree.h:1239 66 {*pushsi2}
     (expr_list:REG_DEAD (reg:SI 5 di)
        (nil)))
(insn/f 45 44 46 2 (set (mem:SI (pre_dec:SI (reg/f:SI 7 sp)) [0  S4 A8])
        (reg:SI 4 si)) D:/Dev-Cpp/MinGW64/lib/gcc/x86_64-w64-mingw32/4.9.2/include/c++/bits/stl_tree.h:1239 66 {*pushsi2}
     (expr_list:REG_DEAD (reg:SI 4 si)
        (nil)))
(insn/f 46 45 47 2 (set (mem:SI (pre_dec:SI (reg/f:SI 7 sp)) [0  S4 A8])
        (reg:SI 3 bx)) D:/Dev-Cpp/MinGW64/lib/gcc/x86_64-w64-mingw32/4.9.2/include/c++/bits/stl_tree.h:1239 66 {*pushsi2}
     (expr_list:REG_DEAD (reg:SI 3 bx)
        (nil)))
(insn/f 47 46 48 2 (parallel [
            (set (reg/f:SI 7 sp)
                (plus:SI (reg/f:SI 7 sp)
                    (const_int -16 [0xfffffffffffffff0])))
            (clobber (reg:CC 17 flags))
            (clobber (mem:BLK (scratch) [0  A8]))
        ]) D:/Dev-Cpp/MinGW64/lib/gcc/x86_64-w64-mingw32/4.9.2/include/c++/bits/stl_tree.h:1239 943 {pro_epilogue_adjust_stack_si_add}
     (expr_list:REG_UNUSED (reg:CC 17 flags)
        (expr_list:REG_CFA_ADJUST_CFA (set (reg/f:SI 7 sp)
                (plus:SI (reg/f:SI 7 sp)
                    (const_int -16 [0xfffffffffffffff0])))
            (nil))))
(note 48 47 2 2 NOTE_INSN_PROLOGUE_END)
(insn 2 48 3 2 (set (reg/f:SI 5 di [orig:85 this ] [85])
        (reg:SI 2 cx [ this ])) D:/Dev-Cpp/MinGW64/lib/gcc/x86_64-w64-mingw32/4.9.2/include/c++/bits/stl_tree.h:1239 90 {*movsi_internal}
     (expr_list:REG_DEAD (reg:SI 2 cx [ this ])
        (nil)))
(insn 3 2 4 2 (set (reg/v/f:SI 3 bx [orig:86 __x ] [86])
        (mem/f/c:SI (plus:SI (reg/f:SI 7 sp)
                (const_int 32 [0x20])) [6 __x+0 S4 A32])) D:/Dev-Cpp/MinGW64/lib/gcc/x86_64-w64-mingw32/4.9.2/include/c++/bits/stl_tree.h:1239 90 {*movsi_internal}
     (expr_list:REG_EQUIV (mem/f/c:SI (reg/f:SI 16 argp) [6 __x+0 S4 A32])
        (nil)))
(note 4 3 7 2 NOTE_INSN_FUNCTION_BEG)
(insn 7 4 8 2 (set (reg:CCZ 17 flags)
        (compare:CCZ (reg/v/f:SI 3 bx [orig:86 __x ] [86])
            (const_int 0 [0]))) D:/Dev-Cpp/MinGW64/lib/gcc/x86_64-w64-mingw32/4.9.2/include/c++/bits/stl_tree.h:1243 3 {*cmpsi_ccno_1}
     (nil))
(jump_insn 8 7 38 2 (set (pc)
        (if_then_else (eq (reg:CCZ 17 flags)
                (const_int 0 [0]))
            (label_ref:SI 31)
            (pc))) D:/Dev-Cpp/MinGW64/lib/gcc/x86_64-w64-mingw32/4.9.2/include/c++/bits/stl_tree.h:1243 596 {*jcc_1}
     (expr_list:REG_DEAD (reg:CCZ 17 flags)
        (int_list:REG_BR_PROB 900 (nil)))
 -> 31)
;; lr  out 	 3 [bx] 5 [di] 7 [sp]
;; live  out 	 3 [bx] 5 [di] 7 [sp]

 succ:       3 [91.0%]  (FALLTHRU,CAN_FALLTHRU)
             4 [9.0%]  (CAN_FALLTHRU)

basic block 3, loop depth 0, count 0, freq 9100, maybe hot
 prev block 2, next block 4, flags: (REACHABLE, RTL, MODIFIED)
 pred:       2 [91.0%]  (FALLTHRU,CAN_FALLTHRU)
             3 [91.0%]  (DFS_BACK,CAN_FALLTHRU)
;; bb 3 artificial_defs: { }
;; bb 3 artificial_uses: { u-1(7){ }}
;; lr  in  	 3 [bx] 5 [di] 7 [sp]
;; lr  use 	 3 [bx] 5 [di] 7 [sp]
;; lr  def 	 0 [ax] 1 [dx] 2 [cx] 3 [bx] 4 [si] 7 [sp] 8 [st] 9 [st(1)] 10 [st(2)] 11 [st(3)] 12 [st(4)] 13 [st(5)] 14 [st(6)] 15 [st(7)] 17 [flags] 18 [fpsr] 19 [fpcr] 21 [xmm0] 22 [xmm1] 23 [xmm2] 24 [xmm3] 25 [xmm4] 26 [xmm5] 27 [xmm6] 28 [xmm7] 29 [mm0] 30 [mm1] 31 [mm2] 32 [mm3] 33 [mm4] 34 [mm5] 35 [mm6] 36 [mm7] 37 [] 38 [] 39 [] 40 [] 41 [] 42 [] 43 [] 44 [] 45 [] 46 [] 47 [] 48 [] 49 [] 50 [] 51 [] 52 [] 53 [] 54 [] 55 [] 56 [] 57 [] 58 [] 59 [] 60 [] 61 [] 62 [] 63 [] 64 [] 65 [] 66 [] 67 [] 68 [] 69 [] 70 [] 71 [] 72 [] 73 [] 74 [] 75 [] 76 []
;; live  in  	 3 [bx] 5 [di] 7 [sp]
;; live  gen 	 0 [ax] 2 [cx] 3 [bx] 4 [si] 7 [sp] 17 [flags]
;; live  kill	 17 [flags]

(code_label 38 8 37 3 60 "" [1 uses])
(note 37 38 15 3 [bb 3] NOTE_INSN_BASIC_BLOCK)
(insn 15 37 16 3 (set (reg/f:SI 0 ax [orig:87 MEM[(struct _Rb_tree_node_base * *)__x_12 + 12B] ] [87])
        (mem/f:SI (plus:SI (reg/v/f:SI 3 bx [orig:86 __x ] [86])
                (const_int 12 [0xc])) [6 MEM[(struct _Rb_tree_node_base * *)__x_12 + 12B]+0 S4 A32])) D:/Dev-Cpp/MinGW64/lib/gcc/x86_64-w64-mingw32/4.9.2/include/c++/bits/stl_tree.h:1245 90 {*movsi_internal}
     (expr_list:REG_EQUIV (mem/f:SI (plus:SI (reg/v/f:SI 3 bx [orig:86 __x ] [86])
                (const_int 12 [0xc])) [6 MEM[(struct _Rb_tree_node_base * *)__x_12 + 12B]+0 S4 A32])
        (nil)))
(insn 16 15 17 3 (set (mem:SI (reg/f:SI 7 sp) [0  S4 A32])
        (reg/f:SI 0 ax [orig:87 MEM[(struct _Rb_tree_node_base * *)__x_12 + 12B] ] [87])) D:/Dev-Cpp/MinGW64/lib/gcc/x86_64-w64-mingw32/4.9.2/include/c++/bits/stl_tree.h:1245 90 {*movsi_internal}
     (expr_list:REG_DEAD (reg/f:SI 0 ax [orig:87 MEM[(struct _Rb_tree_node_base * *)__x_12 + 12B] ] [87])
        (nil)))
(insn 17 16 18 3 (set (reg:SI 2 cx)
        (reg/f:SI 5 di [orig:85 this ] [85])) D:/Dev-Cpp/MinGW64/lib/gcc/x86_64-w64-mingw32/4.9.2/include/c++/bits/stl_tree.h:1245 90 {*movsi_internal}
     (nil))
(call_insn 18 17 19 3 (parallel [
            (call (mem:QI (symbol_ref:SI ("_ZNSt8_Rb_treeIySt4pairIKyiESt10_Select1stIS2_ESt4lessIyESaIS2_EE8_M_eraseEPSt13_Rb_tree_nodeIS2_E") [flags 0x3]  <function_decl 06e20200 _M_erase>) [0 _M_erase S1 A8])
                (const_int 4 [0x4]))
            (set (reg/f:SI 7 sp)
                (plus:SI (reg/f:SI 7 sp)
                    (const_int 4 [0x4])))
        ]) D:/Dev-Cpp/MinGW64/lib/gcc/x86_64-w64-mingw32/4.9.2/include/c++/bits/stl_tree.h:1245 646 {*call_pop}
     (expr_list:REG_DEAD (reg:SI 2 cx)
        (expr_list:REG_ARGS_SIZE (const_int -4 [0xfffffffffffffffc])
            (expr_list:REG_EH_REGION (const_int 0 [0])
                (nil))))
    (expr_list:SI (use (reg:SI 2 cx))
        (expr_list:SI (use (mem/f:SI (reg/f:SI 7 sp) [0  S4 A32]))
            (nil))))
(insn 19 18 20 3 (parallel [
            (set (reg/f:SI 7 sp)
                (plus:SI (reg/f:SI 7 sp)
                    (const_int -4 [0xfffffffffffffffc])))
            (clobber (reg:CC 17 flags))
        ]) D:/Dev-Cpp/MinGW64/lib/gcc/x86_64-w64-mingw32/4.9.2/include/c++/bits/stl_tree.h:1245 220 {*addsi_1}
     (expr_list:REG_UNUSED (reg:CC 17 flags)
        (expr_list:REG_ARGS_SIZE (const_int 0 [0])
            (nil))))
(insn 20 19 21 3 (set (reg/v/f:SI 4 si [orig:84 __x ] [84])
        (mem/f:SI (plus:SI (reg/v/f:SI 3 bx [orig:86 __x ] [86])
                (const_int 8 [0x8])) [6 MEM[(struct _Rb_tree_node_base * *)__x_12 + 8B]+0 S4 A32])) 90 {*movsi_internal}
     (nil))
(insn 21 20 22 3 (set (mem:SI (reg/f:SI 7 sp) [0  S4 A32])
        (reg/v/f:SI 3 bx [orig:86 __x ] [86])) D:/Dev-Cpp/MinGW64/lib/gcc/x86_64-w64-mingw32/4.9.2/include/c++/ext/new_allocator.h:110 90 {*movsi_internal}
     (expr_list:REG_DEAD (reg/v/f:SI 3 bx [orig:86 __x ] [86])
        (nil)))
(call_insn 22 21 23 3 (call (mem:QI (symbol_ref:SI ("_ZdlPv") [flags 0x43]  <function_decl 01938e00 operator delete>) [0 operator delete S1 A8])
        (const_int 4 [0x4])) D:/Dev-Cpp/MinGW64/lib/gcc/x86_64-w64-mingw32/4.9.2/include/c++/ext/new_allocator.h:110 641 {*call}
     (expr_list:REG_EH_REGION (const_int 0 [0])
        (nil))
    (expr_list:SI (use (mem/f:SI (reg/f:SI 7 sp) [0  S4 A32]))
        (nil)))
(insn 23 22 25 3 (set (reg/v/f:SI 3 bx [orig:86 __x ] [86])
        (reg/v/f:SI 4 si [orig:84 __x ] [84])) 90 {*movsi_internal}
     (expr_list:REG_DEAD (reg/v/f:SI 4 si [orig:84 __x ] [84])
        (nil)))
(insn 25 23 26 3 (set (reg:CCZ 17 flags)
        (compare:CCZ (reg/f:SI 4 si [orig:86 __x ] [86])
            (const_int 0 [0]))) D:/Dev-Cpp/MinGW64/lib/gcc/x86_64-w64-mingw32/4.9.2/include/c++/bits/stl_tree.h:1243 3 {*cmpsi_ccno_1}
     (nil))
(jump_insn 26 25 31 3 (set (pc)
        (if_then_else (ne (reg:CCZ 17 flags)
                (const_int 0 [0]))
            (label_ref:SI 38)
            (pc))) D:/Dev-Cpp/MinGW64/lib/gcc/x86_64-w64-mingw32/4.9.2/include/c++/bits/stl_tree.h:1243 596 {*jcc_1}
     (expr_list:REG_DEAD (reg:CCZ 17 flags)
        (int_list:REG_BR_PROB 9100 (nil)))
 -> 38)
;; lr  out 	 3 [bx] 5 [di] 7 [sp]
;; live  out 	 3 [bx] 5 [di] 7 [sp]

 succ:       3 [91.0%]  (DFS_BACK,CAN_FALLTHRU)
             4 [9.0%]  (FALLTHRU,CAN_FALLTHRU,LOOP_EXIT)

basic block 4, loop depth 0, count 0, freq 900, maybe hot
 prev block 3, next block 1, flags: (REACHABLE, RTL)
 pred:       2 [9.0%]  (CAN_FALLTHRU)
             3 [9.0%]  (FALLTHRU,CAN_FALLTHRU,LOOP_EXIT)
;; bb 4 artificial_defs: { }
;; bb 4 artificial_uses: { u-1(7){ }}
;; lr  in  	 7 [sp]
;; lr  use 	 7 [sp]
;; lr  def 	 3 [bx] 4 [si] 5 [di] 7 [sp] 17 [flags]
;; live  in  	 7 [sp]
;; live  gen 	 3 [bx] 4 [si] 5 [di] 7 [sp]
;; live  kill	 17 [flags]

(code_label 31 26 32 4 56 "" [1 uses])
(note 32 31 51 4 [bb 4] NOTE_INSN_BASIC_BLOCK)
(note 51 32 52 4 NOTE_INSN_EPILOGUE_BEG)
(insn/f 52 51 53 4 (parallel [
            (set (reg/f:SI 7 sp)
                (plus:SI (reg/f:SI 7 sp)
                    (const_int 16 [0x10])))
            (clobber (reg:CC 17 flags))
            (clobber (mem:BLK (scratch) [0  A8]))
        ]) D:/Dev-Cpp/MinGW64/lib/gcc/x86_64-w64-mingw32/4.9.2/include/c++/bits/stl_tree.h:1250 943 {pro_epilogue_adjust_stack_si_add}
     (expr_list:REG_UNUSED (reg:CC 17 flags)
        (expr_list:REG_CFA_ADJUST_CFA (set (reg/f:SI 7 sp)
                (plus:SI (reg/f:SI 7 sp)
                    (const_int 16 [0x10])))
            (nil))))
(insn/f 53 52 54 4 (set (reg:SI 3 bx)
        (mem:SI (post_inc:SI (reg/f:SI 7 sp)) [0  S4 A8])) D:/Dev-Cpp/MinGW64/lib/gcc/x86_64-w64-mingw32/4.9.2/include/c++/bits/stl_tree.h:1250 74 {*popsi1}
     (expr_list:REG_CFA_ADJUST_CFA (set (reg/f:SI 7 sp)
            (plus:SI (reg/f:SI 7 sp)
                (const_int 4 [0x4])))
        (expr_list:REG_CFA_RESTORE (reg:SI 3 bx)
            (nil))))
(insn/f 54 53 55 4 (set (reg:SI 4 si)
        (mem:SI (post_inc:SI (reg/f:SI 7 sp)) [0  S4 A8])) D:/Dev-Cpp/MinGW64/lib/gcc/x86_64-w64-mingw32/4.9.2/include/c++/bits/stl_tree.h:1250 74 {*popsi1}
     (expr_list:REG_CFA_ADJUST_CFA (set (reg/f:SI 7 sp)
            (plus:SI (reg/f:SI 7 sp)
                (const_int 4 [0x4])))
        (expr_list:REG_CFA_RESTORE (reg:SI 4 si)
            (nil))))
(insn/f 55 54 56 4 (set (reg:SI 5 di)
        (mem:SI (post_inc:SI (reg/f:SI 7 sp)) [0  S4 A8])) D:/Dev-Cpp/MinGW64/lib/gcc/x86_64-w64-mingw32/4.9.2/include/c++/bits/stl_tree.h:1250 74 {*popsi1}
     (expr_list:REG_CFA_ADJUST_CFA (set (reg/f:SI 7 sp)
            (plus:SI (reg/f:SI 7 sp)
                (const_int 4 [0x4])))
        (expr_list:REG_CFA_RESTORE (reg:SI 5 di)
            (nil))))
(jump_insn 56 55 0 4 (parallel [
            (simple_return)
            (use (const_int 4 [0x4]))
        ]) D:/Dev-Cpp/MinGW64/lib/gcc/x86_64-w64-mingw32/4.9.2/include/c++/bits/stl_tree.h:1250 660 {simple_return_pop_internal}
     (nil)
 -> simple_return)
;; lr  out 	 3 [bx] 4 [si] 5 [di] 7 [sp]
;; live  out 	 3 [bx] 4 [si] 5 [di] 7 [sp]

 succ:       EXIT [100.0%] 

basic block 1, loop depth 0, count 0, freq 900, maybe hot
 prev block 4, next block (nil), flags: (REACHABLE, RTL)
 pred:       4 [100.0%] 
;; bb 1 artificial_defs: { }
;; bb 1 artificial_uses: { u-1(3){ }u-1(4){ }u-1(5){ }u-1(7){ }}
;; lr  in  	 3 [bx] 4 [si] 5 [di] 7 [sp]
;; lr  use 	 3 [bx] 4 [si] 5 [di] 7 [sp]
;; lr  def 	
;; live  in  	 3 [bx] 4 [si] 5 [di] 7 [sp]
;; live  gen 	
;; live  kill	

;; lr  out 	
;; live  out 	

 succ:      




try_optimize_cfg iteration 1

Reordered sequence:
 2 bb 2  [900]
 3 bb 3  [9100]
 4 bb 4  [900]


void std::_Rb_tree<_Key, _Val, _KeyOfValue, _Compare, _Alloc>::_M_erase(std::_Rb_tree<_Key, _Val, _KeyOfValue, _Compare, _Alloc>::_Link_type) [with _Key = long long unsigned int; _Val = std::pair<const long long unsigned int, int>; _KeyOfValue = std::_Select1st<std::pair<const long long unsigned int, int> >; _Compare = std::less<long long unsigned int>; _Alloc = std::allocator<std::pair<const long long unsigned int, int> >; std::_Rb_tree<_Key, _Val, _KeyOfValue, _Compare, _Alloc>::_Link_type = std::_Rb_tree_node<std::pair<const long long unsigned int, int> >*]

Dataflow summary:
;;  invalidated by call 	 0 [ax] 1 [dx] 2 [cx] 8 [st] 9 [st(1)] 10 [st(2)] 11 [st(3)] 12 [st(4)] 13 [st(5)] 14 [st(6)] 15 [st(7)] 17 [flags] 18 [fpsr] 19 [fpcr] 21 [xmm0] 22 [xmm1] 23 [xmm2] 24 [xmm3] 25 [xmm4] 26 [xmm5] 27 [xmm6] 28 [xmm7] 29 [mm0] 30 [mm1] 31 [mm2] 32 [mm3] 33 [mm4] 34 [mm5] 35 [mm6] 36 [mm7] 37 [] 38 [] 39 [] 40 [] 41 [] 42 [] 43 [] 44 [] 45 [] 46 [] 47 [] 48 [] 49 [] 50 [] 51 [] 52 [] 53 [] 54 [] 55 [] 56 [] 57 [] 58 [] 59 [] 60 [] 61 [] 62 [] 63 [] 64 [] 65 [] 66 [] 67 [] 68 [] 69 [] 70 [] 71 [] 72 [] 73 [] 74 [] 75 [] 76 []
;;  hardware regs used 	 7 [sp]
;;  regular block artificial uses 	 7 [sp]
;;  eh block artificial uses 	 7 [sp] 16 [argp]
;;  entry block defs 	 0 [ax] 1 [dx] 2 [cx] 3 [bx] 4 [si] 5 [di] 7 [sp] 21 [xmm0] 22 [xmm1] 23 [xmm2] 29 [mm0] 30 [mm1] 31 [mm2]
;;  exit block uses 	 3 [bx] 4 [si] 5 [di] 7 [sp]
;;  regs ever live 	 0[ax] 2[cx] 3[bx] 4[si] 5[di] 7[sp] 17[flags]
;;  ref usage 	r0={4d,1u} r1={3d} r2={4d,2u} r3={4d,6u,1e} r4={3d,4u} r5={3d,3u} r7={11d,25u} r8={2d} r9={2d} r10={2d} r11={2d} r12={2d} r13={2d} r14={2d} r15={2d} r16={1e} r17={7d,2u} r18={2d} r19={2d} r21={3d} r22={3d} r23={3d} r24={2d} r25={2d} r26={2d} r27={2d} r28={2d} r29={3d} r30={3d} r31={3d} r32={2d} r33={2d} r34={2d} r35={2d} r36={2d} r37={2d} r38={2d} r39={2d} r40={2d} r41={2d} r42={2d} r43={2d} r44={2d} r45={2d} r46={2d} r47={2d} r48={2d} r49={2d} r50={2d} r51={2d} r52={2d} r53={2d} r54={2d} r55={2d} r56={2d} r57={2d} r58={2d} r59={2d} r60={2d} r61={2d} r62={2d} r63={2d} r64={2d} r65={2d} r66={2d} r67={2d} r68={2d} r69={2d} r70={2d} r71={2d} r72={2d} r73={2d} r74={2d} r75={2d} r76={2d} 
;;    total ref usage 222{177d,43u,2e} in 24{22 regular + 2 call} insns.
(note 1 0 5 NOTE_INSN_DELETED)
;; basic block 2, loop depth 0, count 0, freq 900, maybe hot
;;  prev block 0, next block 3, flags: (REACHABLE, RTL, MODIFIED)
;;  pred:       ENTRY [100.0%]  (FALLTHRU)
;; bb 2 artificial_defs: { }
;; bb 2 artificial_uses: { u-1(7){ }}
;; lr  in  	 2 [cx] 3 [bx] 4 [si] 5 [di] 7 [sp]
;; lr  use 	 2 [cx] 3 [bx] 4 [si] 5 [di] 7 [sp]
;; lr  def 	 3 [bx] 5 [di] 7 [sp] 17 [flags]
;; live  in  	 2 [cx] 3 [bx] 4 [si] 5 [di] 7 [sp]
;; live  gen 	 3 [bx] 5 [di] 7 [sp] 17 [flags]
;; live  kill	 17 [flags]
(note 5 1 44 2 [bb 2] NOTE_INSN_BASIC_BLOCK)
(insn/f 44 5 45 2 (set (mem:SI (pre_dec:SI (reg/f:SI 7 sp)) [0  S4 A8])
        (reg:SI 5 di)) D:/Dev-Cpp/MinGW64/lib/gcc/x86_64-w64-mingw32/4.9.2/include/c++/bits/stl_tree.h:1239 66 {*pushsi2}
     (expr_list:REG_DEAD (reg:SI 5 di)
        (nil)))
(insn/f 45 44 46 2 (set (mem:SI (pre_dec:SI (reg/f:SI 7 sp)) [0  S4 A8])
        (reg:SI 4 si)) D:/Dev-Cpp/MinGW64/lib/gcc/x86_64-w64-mingw32/4.9.2/include/c++/bits/stl_tree.h:1239 66 {*pushsi2}
     (expr_list:REG_DEAD (reg:SI 4 si)
        (nil)))
(insn/f 46 45 47 2 (set (mem:SI (pre_dec:SI (reg/f:SI 7 sp)) [0  S4 A8])
        (reg:SI 3 bx)) D:/Dev-Cpp/MinGW64/lib/gcc/x86_64-w64-mingw32/4.9.2/include/c++/bits/stl_tree.h:1239 66 {*pushsi2}
     (expr_list:REG_DEAD (reg:SI 3 bx)
        (nil)))
(insn/f 47 46 48 2 (parallel [
            (set (reg/f:SI 7 sp)
                (plus:SI (reg/f:SI 7 sp)
                    (const_int -16 [0xfffffffffffffff0])))
            (clobber (reg:CC 17 flags))
            (clobber (mem:BLK (scratch) [0  A8]))
        ]) D:/Dev-Cpp/MinGW64/lib/gcc/x86_64-w64-mingw32/4.9.2/include/c++/bits/stl_tree.h:1239 943 {pro_epilogue_adjust_stack_si_add}
     (expr_list:REG_UNUSED (reg:CC 17 flags)
        (expr_list:REG_CFA_ADJUST_CFA (set (reg/f:SI 7 sp)
                (plus:SI (reg/f:SI 7 sp)
                    (const_int -16 [0xfffffffffffffff0])))
            (nil))))
(note 48 47 2 2 NOTE_INSN_PROLOGUE_END)
(insn 2 48 3 2 (set (reg/f:SI 5 di [orig:85 this ] [85])
        (reg:SI 2 cx [ this ])) D:/Dev-Cpp/MinGW64/lib/gcc/x86_64-w64-mingw32/4.9.2/include/c++/bits/stl_tree.h:1239 90 {*movsi_internal}
     (expr_list:REG_DEAD (reg:SI 2 cx [ this ])
        (nil)))
(insn 3 2 4 2 (set (reg/v/f:SI 3 bx [orig:86 __x ] [86])
        (mem/f/c:SI (plus:SI (reg/f:SI 7 sp)
                (const_int 32 [0x20])) [6 __x+0 S4 A32])) D:/Dev-Cpp/MinGW64/lib/gcc/x86_64-w64-mingw32/4.9.2/include/c++/bits/stl_tree.h:1239 90 {*movsi_internal}
     (expr_list:REG_EQUIV (mem/f/c:SI (reg/f:SI 16 argp) [6 __x+0 S4 A32])
        (nil)))
(note 4 3 7 2 NOTE_INSN_FUNCTION_BEG)
(insn 7 4 8 2 (set (reg:CCZ 17 flags)
        (compare:CCZ (reg/v/f:SI 3 bx [orig:86 __x ] [86])
            (const_int 0 [0]))) D:/Dev-Cpp/MinGW64/lib/gcc/x86_64-w64-mingw32/4.9.2/include/c++/bits/stl_tree.h:1243 3 {*cmpsi_ccno_1}
     (nil))
(jump_insn 8 7 38 2 (set (pc)
        (if_then_else (eq (reg:CCZ 17 flags)
                (const_int 0 [0]))
            (label_ref:SI 31)
            (pc))) D:/Dev-Cpp/MinGW64/lib/gcc/x86_64-w64-mingw32/4.9.2/include/c++/bits/stl_tree.h:1243 596 {*jcc_1}
     (expr_list:REG_DEAD (reg:CCZ 17 flags)
        (int_list:REG_BR_PROB 900 (nil)))
 -> 31)
;;  succ:       3 [91.0%]  (FALLTHRU,CAN_FALLTHRU)
;;              4 [9.0%]  (CAN_FALLTHRU)
;; lr  out 	 3 [bx] 5 [di] 7 [sp]
;; live  out 	 3 [bx] 5 [di] 7 [sp]

;; basic block 3, loop depth 0, count 0, freq 9100, maybe hot
;;  prev block 2, next block 4, flags: (REACHABLE, RTL, MODIFIED)
;;  pred:       2 [91.0%]  (FALLTHRU,CAN_FALLTHRU)
;;              3 [91.0%]  (DFS_BACK,CAN_FALLTHRU)
;; bb 3 artificial_defs: { }
;; bb 3 artificial_uses: { u-1(7){ }}
;; lr  in  	 3 [bx] 5 [di] 7 [sp]
;; lr  use 	 3 [bx] 5 [di] 7 [sp]
;; lr  def 	 0 [ax] 1 [dx] 2 [cx] 3 [bx] 4 [si] 7 [sp] 8 [st] 9 [st(1)] 10 [st(2)] 11 [st(3)] 12 [st(4)] 13 [st(5)] 14 [st(6)] 15 [st(7)] 17 [flags] 18 [fpsr] 19 [fpcr] 21 [xmm0] 22 [xmm1] 23 [xmm2] 24 [xmm3] 25 [xmm4] 26 [xmm5] 27 [xmm6] 28 [xmm7] 29 [mm0] 30 [mm1] 31 [mm2] 32 [mm3] 33 [mm4] 34 [mm5] 35 [mm6] 36 [mm7] 37 [] 38 [] 39 [] 40 [] 41 [] 42 [] 43 [] 44 [] 45 [] 46 [] 47 [] 48 [] 49 [] 50 [] 51 [] 52 [] 53 [] 54 [] 55 [] 56 [] 57 [] 58 [] 59 [] 60 [] 61 [] 62 [] 63 [] 64 [] 65 [] 66 [] 67 [] 68 [] 69 [] 70 [] 71 [] 72 [] 73 [] 74 [] 75 [] 76 []
;; live  in  	 3 [bx] 5 [di] 7 [sp]
;; live  gen 	 0 [ax] 2 [cx] 3 [bx] 4 [si] 7 [sp] 17 [flags]
;; live  kill	 17 [flags]
(code_label 38 8 37 3 60 "" [1 uses])
(note 37 38 15 3 [bb 3] NOTE_INSN_BASIC_BLOCK)
(insn 15 37 16 3 (set (reg/f:SI 0 ax [orig:87 MEM[(struct _Rb_tree_node_base * *)__x_12 + 12B] ] [87])
        (mem/f:SI (plus:SI (reg/v/f:SI 3 bx [orig:86 __x ] [86])
                (const_int 12 [0xc])) [6 MEM[(struct _Rb_tree_node_base * *)__x_12 + 12B]+0 S4 A32])) D:/Dev-Cpp/MinGW64/lib/gcc/x86_64-w64-mingw32/4.9.2/include/c++/bits/stl_tree.h:1245 90 {*movsi_internal}
     (expr_list:REG_EQUIV (mem/f:SI (plus:SI (reg/v/f:SI 3 bx [orig:86 __x ] [86])
                (const_int 12 [0xc])) [6 MEM[(struct _Rb_tree_node_base * *)__x_12 + 12B]+0 S4 A32])
        (nil)))
(insn 16 15 17 3 (set (mem:SI (reg/f:SI 7 sp) [0  S4 A32])
        (reg/f:SI 0 ax [orig:87 MEM[(struct _Rb_tree_node_base * *)__x_12 + 12B] ] [87])) D:/Dev-Cpp/MinGW64/lib/gcc/x86_64-w64-mingw32/4.9.2/include/c++/bits/stl_tree.h:1245 90 {*movsi_internal}
     (expr_list:REG_DEAD (reg/f:SI 0 ax [orig:87 MEM[(struct _Rb_tree_node_base * *)__x_12 + 12B] ] [87])
        (nil)))
(insn 17 16 18 3 (set (reg:SI 2 cx)
        (reg/f:SI 5 di [orig:85 this ] [85])) D:/Dev-Cpp/MinGW64/lib/gcc/x86_64-w64-mingw32/4.9.2/include/c++/bits/stl_tree.h:1245 90 {*movsi_internal}
     (nil))
(call_insn 18 17 19 3 (parallel [
            (call (mem:QI (symbol_ref:SI ("_ZNSt8_Rb_treeIySt4pairIKyiESt10_Select1stIS2_ESt4lessIyESaIS2_EE8_M_eraseEPSt13_Rb_tree_nodeIS2_E") [flags 0x3]  <function_decl 06e20200 _M_erase>) [0 _M_erase S1 A8])
                (const_int 4 [0x4]))
            (set (reg/f:SI 7 sp)
                (plus:SI (reg/f:SI 7 sp)
                    (const_int 4 [0x4])))
        ]) D:/Dev-Cpp/MinGW64/lib/gcc/x86_64-w64-mingw32/4.9.2/include/c++/bits/stl_tree.h:1245 646 {*call_pop}
     (expr_list:REG_DEAD (reg:SI 2 cx)
        (expr_list:REG_ARGS_SIZE (const_int -4 [0xfffffffffffffffc])
            (expr_list:REG_EH_REGION (const_int 0 [0])
                (nil))))
    (expr_list:SI (use (reg:SI 2 cx))
        (expr_list:SI (use (mem/f:SI (reg/f:SI 7 sp) [0  S4 A32]))
            (nil))))
(insn 19 18 20 3 (parallel [
            (set (reg/f:SI 7 sp)
                (plus:SI (reg/f:SI 7 sp)
                    (const_int -4 [0xfffffffffffffffc])))
            (clobber (reg:CC 17 flags))
        ]) D:/Dev-Cpp/MinGW64/lib/gcc/x86_64-w64-mingw32/4.9.2/include/c++/bits/stl_tree.h:1245 220 {*addsi_1}
     (expr_list:REG_UNUSED (reg:CC 17 flags)
        (expr_list:REG_ARGS_SIZE (const_int 0 [0])
            (nil))))
(insn 20 19 21 3 (set (reg/v/f:SI 4 si [orig:84 __x ] [84])
        (mem/f:SI (plus:SI (reg/v/f:SI 3 bx [orig:86 __x ] [86])
                (const_int 8 [0x8])) [6 MEM[(struct _Rb_tree_node_base * *)__x_12 + 8B]+0 S4 A32])) 90 {*movsi_internal}
     (nil))
(insn 21 20 22 3 (set (mem:SI (reg/f:SI 7 sp) [0  S4 A32])
        (reg/v/f:SI 3 bx [orig:86 __x ] [86])) D:/Dev-Cpp/MinGW64/lib/gcc/x86_64-w64-mingw32/4.9.2/include/c++/ext/new_allocator.h:110 90 {*movsi_internal}
     (expr_list:REG_DEAD (reg/v/f:SI 3 bx [orig:86 __x ] [86])
        (nil)))
(call_insn 22 21 23 3 (call (mem:QI (symbol_ref:SI ("_ZdlPv") [flags 0x43]  <function_decl 01938e00 operator delete>) [0 operator delete S1 A8])
        (const_int 4 [0x4])) D:/Dev-Cpp/MinGW64/lib/gcc/x86_64-w64-mingw32/4.9.2/include/c++/ext/new_allocator.h:110 641 {*call}
     (expr_list:REG_EH_REGION (const_int 0 [0])
        (nil))
    (expr_list:SI (use (mem/f:SI (reg/f:SI 7 sp) [0  S4 A32]))
        (nil)))
(insn 23 22 25 3 (set (reg/v/f:SI 3 bx [orig:86 __x ] [86])
        (reg/v/f:SI 4 si [orig:84 __x ] [84])) 90 {*movsi_internal}
     (expr_list:REG_DEAD (reg/v/f:SI 4 si [orig:84 __x ] [84])
        (nil)))
(insn 25 23 26 3 (set (reg:CCZ 17 flags)
        (compare:CCZ (reg/f:SI 4 si [orig:86 __x ] [86])
            (const_int 0 [0]))) D:/Dev-Cpp/MinGW64/lib/gcc/x86_64-w64-mingw32/4.9.2/include/c++/bits/stl_tree.h:1243 3 {*cmpsi_ccno_1}
     (nil))
(jump_insn 26 25 31 3 (set (pc)
        (if_then_else (ne (reg:CCZ 17 flags)
                (const_int 0 [0]))
            (label_ref:SI 38)
            (pc))) D:/Dev-Cpp/MinGW64/lib/gcc/x86_64-w64-mingw32/4.9.2/include/c++/bits/stl_tree.h:1243 596 {*jcc_1}
     (expr_list:REG_DEAD (reg:CCZ 17 flags)
        (int_list:REG_BR_PROB 9100 (nil)))
 -> 38)
;;  succ:       3 [91.0%]  (DFS_BACK,CAN_FALLTHRU)
;;              4 [9.0%]  (FALLTHRU,CAN_FALLTHRU,LOOP_EXIT)
;; lr  out 	 3 [bx] 5 [di] 7 [sp]
;; live  out 	 3 [bx] 5 [di] 7 [sp]

;; basic block 4, loop depth 0, count 0, freq 900, maybe hot
;;  prev block 3, next block 1, flags: (REACHABLE, RTL)
;;  pred:       2 [9.0%]  (CAN_FALLTHRU)
;;              3 [9.0%]  (FALLTHRU,CAN_FALLTHRU,LOOP_EXIT)
;; bb 4 artificial_defs: { }
;; bb 4 artificial_uses: { u-1(7){ }}
;; lr  in  	 7 [sp]
;; lr  use 	 7 [sp]
;; lr  def 	 3 [bx] 4 [si] 5 [di] 7 [sp] 17 [flags]
;; live  in  	 7 [sp]
;; live  gen 	 3 [bx] 4 [si] 5 [di] 7 [sp]
;; live  kill	 17 [flags]
(code_label 31 26 32 4 56 "" [1 uses])
(note 32 31 51 4 [bb 4] NOTE_INSN_BASIC_BLOCK)
(note 51 32 52 4 NOTE_INSN_EPILOGUE_BEG)
(insn/f 52 51 53 4 (parallel [
            (set (reg/f:SI 7 sp)
                (plus:SI (reg/f:SI 7 sp)
                    (const_int 16 [0x10])))
            (clobber (reg:CC 17 flags))
            (clobber (mem:BLK (scratch) [0  A8]))
        ]) D:/Dev-Cpp/MinGW64/lib/gcc/x86_64-w64-mingw32/4.9.2/include/c++/bits/stl_tree.h:1250 943 {pro_epilogue_adjust_stack_si_add}
     (expr_list:REG_UNUSED (reg:CC 17 flags)
        (expr_list:REG_CFA_ADJUST_CFA (set (reg/f:SI 7 sp)
                (plus:SI (reg/f:SI 7 sp)
                    (const_int 16 [0x10])))
            (nil))))
(insn/f 53 52 54 4 (set (reg:SI 3 bx)
        (mem:SI (post_inc:SI (reg/f:SI 7 sp)) [0  S4 A8])) D:/Dev-Cpp/MinGW64/lib/gcc/x86_64-w64-mingw32/4.9.2/include/c++/bits/stl_tree.h:1250 74 {*popsi1}
     (expr_list:REG_CFA_ADJUST_CFA (set (reg/f:SI 7 sp)
            (plus:SI (reg/f:SI 7 sp)
                (const_int 4 [0x4])))
        (expr_list:REG_CFA_RESTORE (reg:SI 3 bx)
            (nil))))
(insn/f 54 53 55 4 (set (reg:SI 4 si)
        (mem:SI (post_inc:SI (reg/f:SI 7 sp)) [0  S4 A8])) D:/Dev-Cpp/MinGW64/lib/gcc/x86_64-w64-mingw32/4.9.2/include/c++/bits/stl_tree.h:1250 74 {*popsi1}
     (expr_list:REG_CFA_ADJUST_CFA (set (reg/f:SI 7 sp)
            (plus:SI (reg/f:SI 7 sp)
                (const_int 4 [0x4])))
        (expr_list:REG_CFA_RESTORE (reg:SI 4 si)
            (nil))))
(insn/f 55 54 56 4 (set (reg:SI 5 di)
        (mem:SI (post_inc:SI (reg/f:SI 7 sp)) [0  S4 A8])) D:/Dev-Cpp/MinGW64/lib/gcc/x86_64-w64-mingw32/4.9.2/include/c++/bits/stl_tree.h:1250 74 {*popsi1}
     (expr_list:REG_CFA_ADJUST_CFA (set (reg/f:SI 7 sp)
            (plus:SI (reg/f:SI 7 sp)
                (const_int 4 [0x4])))
        (expr_list:REG_CFA_RESTORE (reg:SI 5 di)
            (nil))))
(jump_insn 56 55 57 4 (parallel [
            (simple_return)
            (use (const_int 4 [0x4]))
        ]) D:/Dev-Cpp/MinGW64/lib/gcc/x86_64-w64-mingw32/4.9.2/include/c++/bits/stl_tree.h:1250 660 {simple_return_pop_internal}
     (nil)
 -> simple_return)
;;  succ:       EXIT [100.0%] 
;; lr  out 	 3 [bx] 4 [si] 5 [di] 7 [sp]
;; live  out 	 3 [bx] 4 [si] 5 [di] 7 [sp]

(barrier 57 56 43)
(note 43 57 0 NOTE_INSN_DELETED)

;; Function void __tcf_1() (__tcf_1, funcdef_no=6107, decl_uid=80892, symbol_order=3644)



try_optimize_cfg iteration 1



try_optimize_cfg iteration 1

Reordered sequence:
 2 bb 2  [10000]


void __tcf_1()

Dataflow summary:
;;  invalidated by call 	 0 [ax] 1 [dx] 2 [cx] 8 [st] 9 [st(1)] 10 [st(2)] 11 [st(3)] 12 [st(4)] 13 [st(5)] 14 [st(6)] 15 [st(7)] 17 [flags] 18 [fpsr] 19 [fpcr] 21 [xmm0] 22 [xmm1] 23 [xmm2] 24 [xmm3] 25 [xmm4] 26 [xmm5] 27 [xmm6] 28 [xmm7] 29 [mm0] 30 [mm1] 31 [mm2] 32 [mm3] 33 [mm4] 34 [mm5] 35 [mm6] 36 [mm7] 37 [] 38 [] 39 [] 40 [] 41 [] 42 [] 43 [] 44 [] 45 [] 46 [] 47 [] 48 [] 49 [] 50 [] 51 [] 52 [] 53 [] 54 [] 55 [] 56 [] 57 [] 58 [] 59 [] 60 [] 61 [] 62 [] 63 [] 64 [] 65 [] 66 [] 67 [] 68 [] 69 [] 70 [] 71 [] 72 [] 73 [] 74 [] 75 [] 76 []
;;  hardware regs used 	 7 [sp]
;;  regular block artificial uses 	 7 [sp]
;;  eh block artificial uses 	 7 [sp] 16 [argp]
;;  entry block defs 	 0 [ax] 1 [dx] 2 [cx] 7 [sp] 21 [xmm0] 22 [xmm1] 23 [xmm2] 29 [mm0] 30 [mm1] 31 [mm2]
;;  exit block uses 	 7 [sp]
;;  regs ever live 	 0[ax] 2[cx] 7[sp] 17[flags]
;;  ref usage 	r0={3d,1u} r1={2d} r2={3d,1u} r7={5d,13u} r8={1d} r9={1d} r10={1d} r11={1d} r12={1d} r13={1d} r14={1d} r15={1d} r17={4d} r18={1d} r19={1d} r21={2d} r22={2d} r23={2d} r24={1d} r25={1d} r26={1d} r27={1d} r28={1d} r29={2d} r30={2d} r31={2d} r32={1d} r33={1d} r34={1d} r35={1d} r36={1d} r37={1d} r38={1d} r39={1d} r40={1d} r41={1d} r42={1d} r43={1d} r44={1d} r45={1d} r46={1d} r47={1d} r48={1d} r49={1d} r50={1d} r51={1d} r52={1d} r53={1d} r54={1d} r55={1d} r56={1d} r57={1d} r58={1d} r59={1d} r60={1d} r61={1d} r62={1d} r63={1d} r64={1d} r65={1d} r66={1d} r67={1d} r68={1d} r69={1d} r70={1d} r71={1d} r72={1d} r73={1d} r74={1d} r75={1d} r76={1d} 
;;    total ref usage 104{89d,15u,0e} in 8{7 regular + 1 call} insns.
(note 1 0 3 NOTE_INSN_DELETED)
;; basic block 2, loop depth 0, count 0, freq 10000, maybe hot
;;  prev block 0, next block 1, flags: (REACHABLE, RTL)
;;  pred:       ENTRY [100.0%]  (FALLTHRU)
;; bb 2 artificial_defs: { }
;; bb 2 artificial_uses: { u-1(7){ }}
;; lr  in  	 7 [sp]
;; lr  use 	 7 [sp]
;; lr  def 	 0 [ax] 1 [dx] 2 [cx] 7 [sp] 8 [st] 9 [st(1)] 10 [st(2)] 11 [st(3)] 12 [st(4)] 13 [st(5)] 14 [st(6)] 15 [st(7)] 17 [flags] 18 [fpsr] 19 [fpcr] 21 [xmm0] 22 [xmm1] 23 [xmm2] 24 [xmm3] 25 [xmm4] 26 [xmm5] 27 [xmm6] 28 [xmm7] 29 [mm0] 30 [mm1] 31 [mm2] 32 [mm3] 33 [mm4] 34 [mm5] 35 [mm6] 36 [mm7] 37 [] 38 [] 39 [] 40 [] 41 [] 42 [] 43 [] 44 [] 45 [] 46 [] 47 [] 48 [] 49 [] 50 [] 51 [] 52 [] 53 [] 54 [] 55 [] 56 [] 57 [] 58 [] 59 [] 60 [] 61 [] 62 [] 63 [] 64 [] 65 [] 66 [] 67 [] 68 [] 69 [] 70 [] 71 [] 72 [] 73 [] 74 [] 75 [] 76 []
;; live  in  	 7 [sp]
;; live  gen 	 0 [ax] 2 [cx] 7 [sp]
;; live  kill	 17 [flags]
(note 3 1 14 2 [bb 2] NOTE_INSN_BASIC_BLOCK)
(insn/f 14 3 15 2 (parallel [
            (set (reg/f:SI 7 sp)
                (plus:SI (reg/f:SI 7 sp)
                    (const_int -28 [0xffffffffffffffe4])))
            (clobber (reg:CC 17 flags))
            (clobber (mem:BLK (scratch) [0  A8]))
        ]) D:\LHX\7.5 contest\t1.cpp:20 943 {pro_epilogue_adjust_stack_si_add}
     (expr_list:REG_UNUSED (reg:CC 17 flags)
        (expr_list:REG_CFA_ADJUST_CFA (set (reg/f:SI 7 sp)
                (plus:SI (reg/f:SI 7 sp)
                    (const_int -28 [0xffffffffffffffe4])))
            (nil))))
(note 15 14 2 2 NOTE_INSN_PROLOGUE_END)
(note 2 15 6 2 NOTE_INSN_FUNCTION_BEG)
(insn 6 2 7 2 (set (reg/f:SI 0 ax [orig:85 MEM[(struct _Rb_tree_node_base * *)&s + 8B] ] [85])
        (mem/f/c:SI (const:SI (plus:SI (symbol_ref:SI ("s") [flags 0x2]  <var_decl 06d9cd20 s>)
                    (const_int 8 [0x8]))) [6 MEM[(struct _Rb_tree_node_base * *)&s + 8B]+0 S4 A32])) D:/Dev-Cpp/MinGW64/lib/gcc/x86_64-w64-mingw32/4.9.2/include/c++/bits/stl_tree.h:715 90 {*movsi_internal}
     (expr_list:REG_EQUIV (mem/f/c:SI (const:SI (plus:SI (symbol_ref:SI ("s") [flags 0x2]  <var_decl 06d9cd20 s>)
                    (const_int 8 [0x8]))) [6 MEM[(struct _Rb_tree_node_base * *)&s + 8B]+0 S4 A32])
        (nil)))
(insn 7 6 8 2 (set (mem:SI (reg/f:SI 7 sp) [0  S4 A32])
        (reg/f:SI 0 ax [orig:85 MEM[(struct _Rb_tree_node_base * *)&s + 8B] ] [85])) D:/Dev-Cpp/MinGW64/lib/gcc/x86_64-w64-mingw32/4.9.2/include/c++/bits/stl_tree.h:715 90 {*movsi_internal}
     (expr_list:REG_DEAD (reg/f:SI 0 ax [orig:85 MEM[(struct _Rb_tree_node_base * *)&s + 8B] ] [85])
        (nil)))
(insn 8 7 9 2 (set (reg:SI 2 cx)
        (symbol_ref:SI ("s") [flags 0x2]  <var_decl 06d9cd20 s>)) D:/Dev-Cpp/MinGW64/lib/gcc/x86_64-w64-mingw32/4.9.2/include/c++/bits/stl_tree.h:715 90 {*movsi_internal}
     (nil))
(call_insn 9 8 10 2 (parallel [
            (call (mem:QI (symbol_ref:SI ("_ZNSt8_Rb_treeIySt4pairIKyiESt10_Select1stIS2_ESt4lessIyESaIS2_EE8_M_eraseEPSt13_Rb_tree_nodeIS2_E") [flags 0x3]  <function_decl 06e20200 _M_erase>) [0 _M_erase S1 A8])
                (const_int 4 [0x4]))
            (set (reg/f:SI 7 sp)
                (plus:SI (reg/f:SI 7 sp)
                    (const_int 4 [0x4])))
        ]) D:/Dev-Cpp/MinGW64/lib/gcc/x86_64-w64-mingw32/4.9.2/include/c++/bits/stl_tree.h:715 646 {*call_pop}
     (expr_list:REG_DEAD (reg:SI 2 cx)
        (expr_list:REG_ARGS_SIZE (const_int -4 [0xfffffffffffffffc])
            (expr_list:REG_EH_REGION (const_int 0 [0])
                (nil))))
    (expr_list:SI (use (reg:SI 2 cx))
        (expr_list:SI (use (mem/f:SI (reg/f:SI 7 sp) [0  S4 A32]))
            (nil))))
(insn 10 9 18 2 (parallel [
            (set (reg/f:SI 7 sp)
                (plus:SI (reg/f:SI 7 sp)
                    (const_int -4 [0xfffffffffffffffc])))
            (clobber (reg:CC 17 flags))
        ]) D:/Dev-Cpp/MinGW64/lib/gcc/x86_64-w64-mingw32/4.9.2/include/c++/bits/stl_tree.h:715 220 {*addsi_1}
     (expr_list:REG_UNUSED (reg:CC 17 flags)
        (expr_list:REG_ARGS_SIZE (const_int 0 [0])
            (nil))))
(note 18 10 19 2 NOTE_INSN_EPILOGUE_BEG)
(insn/f 19 18 20 2 (parallel [
            (set (reg/f:SI 7 sp)
                (plus:SI (reg/f:SI 7 sp)
                    (const_int 28 [0x1c])))
            (clobber (reg:CC 17 flags))
            (clobber (mem:BLK (scratch) [0  A8]))
        ]) D:\LHX\7.5 contest\t1.cpp:20 943 {pro_epilogue_adjust_stack_si_add}
     (expr_list:REG_UNUSED (reg:CC 17 flags)
        (expr_list:REG_CFA_ADJUST_CFA (set (reg/f:SI 7 sp)
                (plus:SI (reg/f:SI 7 sp)
                    (const_int 28 [0x1c])))
            (nil))))
(jump_insn 20 19 21 2 (simple_return) D:\LHX\7.5 contest\t1.cpp:20 658 {simple_return_internal}
     (nil)
 -> simple_return)
;;  succ:       EXIT [100.0%] 
;; lr  out 	 7 [sp]
;; live  out 	 7 [sp]

(barrier 21 20 13)
(note 13 21 0 NOTE_INSN_DELETED)

;; Function std::pair<std::_Rb_tree_node_base*, std::_Rb_tree_node_base*> std::_Rb_tree<_Key, _Val, _KeyOfValue, _Compare, _Alloc>::_M_get_insert_unique_pos(const key_type&) [with _Key = long long unsigned int; _Val = std::pair<const long long unsigned int, int>; _KeyOfValue = std::_Select1st<std::pair<const long long unsigned int, int> >; _Compare = std::less<long long unsigned int>; _Alloc = std::allocator<std::pair<const long long unsigned int, int> >; std::_Rb_tree<_Key, _Val, _KeyOfValue, _Compare, _Alloc>::key_type = long long unsigned int] (_ZNSt8_Rb_treeIySt4pairIKyiESt10_Select1stIS2_ESt4lessIyESaIS2_EE24_M_get_insert_unique_posERS1_, funcdef_no=5998, decl_uid=70242, symbol_order=3498)



try_optimize_cfg iteration 1

Removing jump 170.
deleting insn with uid = 170.
Removing jump 172.
deleting insn with uid = 172.
Removing jump 174.
deleting insn with uid = 174.
Removing jump 176.
deleting insn with uid = 176.
Removing jump 178.
deleting insn with uid = 178.


try_optimize_cfg iteration 2



try_optimize_cfg iteration 1

rescanning insn with uid = 15.
rescanning insn with uid = 15.
rescanning insn with uid = 26.
rescanning insn with uid = 26.
rescanning insn with uid = 28.
rescanning insn with uid = 28.
rescanning insn with uid = 30.
rescanning insn with uid = 30.
rescanning insn with uid = 43.
rescanning insn with uid = 43.
rescanning insn with uid = 46.
rescanning insn with uid = 46.
rescanning insn with uid = 51.
rescanning insn with uid = 51.
rescanning insn with uid = 67.
rescanning insn with uid = 67.
rescanning insn with uid = 69.
rescanning insn with uid = 69.
rescanning insn with uid = 71.
rescanning insn with uid = 71.
STC - round 1
Getting bb 2
Basic block 2 was visited in trace 0
  Possible start of next round: 3 (key: -81)
Basic block 4 was visited in trace 0
Block 6 can't be copied because its size = 10.
Basic block 6 was visited in trace 0
  Possible start of this round: 10 (key: -4550)
Basic block 7 was visited in trace 0
  Possible start of this round: 9 (key: -4550)
Basic block 8 was visited in trace 0
Block 9 can't be copied because its size = 8.
Basic block 9 was visited in trace 0
Block 11 can't be copied because its size = 4.
Basic block 11 was visited in trace 0
  Possible start of this round: 12 (key: -819)
Basic block 5 was visited in trace 0
Block 6 can't be copied because its size = 10.
Rotating loop 6 - 5
Block 6 can't be copied because its size = 10.
Changing key for bb 10 from -4550 to -1459550.
Getting bb 10
Basic block 10 was visited in trace 1
Getting bb 12
Basic block 12 was visited in trace 2
Block 16 can't be copied because its size = 4.
  Possible start of this round: 13 (key: -450)
Basic block 16 was visited in trace 2
  Possible start of this round: 20 (key: -521)
  Possible start of next round: 17 (key: -427)
Changing key for bb 20 from -521 to -1043221.
Changing key for bb 17 from -427 to -1043127.
Getting bb 20
Basic block 20 was visited in trace 3
Block 21 can't be copied because its size = 10.
Basic block 21 was visited in trace 3
Getting bb 13
Basic block 13 was visited in trace 4
  Possible start of next round: 14 (key: -46)
  Possible start of next round: 15 (key: -404)
Changing key for bb 14 from -46 to -1004646.
Changing key for bb 15 from -404 to -1040804.
STC - round 2
Getting bb 17
Basic block 17 was visited in trace 5
  Possible start of this round: 19 (key: -333)
Basic block 18 was visited in trace 5
Changing key for bb 19 from -333 to -1011033.
Getting bb 15
Basic block 15 was visited in trace 6
Getting bb 19
Basic block 19 was visited in trace 7
Getting bb 14
  Possible start point of next round: 14 (key: -1004646)
Getting bb 3
  Possible start point of next round: 3 (key: -81)
STC - round 3
Getting bb 14
Basic block 14 was visited in trace 8
Getting bb 3
Basic block 3 was visited in trace 9
STC - round 4
Trace 1 (round 1):  2 [900] 4 [819] 7 [4550] 8 [2275] 9 [4550] 11 [9100] 5 [8281] 6 [9100]
Trace 2 (round 1):  10 [4550]
Trace 3 (round 1):  12 [819] 16 [854]
Trace 4 (round 1):  20 [521] 21 [900]
Trace 5 (round 1):  13 [450]
Trace 6 (round 2):  17 [427] 18 [214]
Trace 7 (round 2):  15 [404]
Trace 8 (round 2):  19 [333]
Trace 9 (round 3):  14 [46]
Trace 10 (round 3):  3 [81]
Connection: 6 10
Connection: 10 11 12
changing bb of uid 183
  unscanned insn
changing bb of uid 181
  unscanned insn
scanning new insn with uid = 181.
changing bb of uid 182
  unscanned insn
scanning new insn with uid = 182.
Redirecting fallthru edge 10->11 to 22
Duplicated bb 11 (created bb 22)
Connection: 16 20
Connection: 3 13
Connection: 13 15
Connection: 15 16 17
changing bb of uid 187
  unscanned insn
changing bb of uid 185
  unscanned insn
scanning new insn with uid = 185.
changing bb of uid 186
  unscanned insn
scanning new insn with uid = 186.
Redirecting fallthru edge 15->16 to 23
Duplicated bb 16 (created bb 23)
Connection: 18 19
Connection: 19 21 exit
changing bb of uid 197
  unscanned insn
changing bb of uid 189
  unscanned insn
scanning new insn with uid = 189.
changing bb of uid 190
  unscanned insn
changing bb of uid 191
  unscanned insn
scanning new insn with uid = 191.
changing bb of uid 192
  unscanned insn
scanning new insn with uid = 192.
changing bb of uid 193
  unscanned insn
scanning new insn with uid = 193.
changing bb of uid 194
  unscanned insn
scanning new insn with uid = 194.
changing bb of uid 195
  unscanned insn
scanning new insn with uid = 195.
changing bb of uid 196
  unscanned insn
scanning new insn with uid = 196.
Redirecting fallthru edge 19->21 to 24
Duplicated bb 21 (created bb 24)
Block 21 can't be copied because its size = 10.
Final order:
2 4 7 8 9 11 5 6 10 22 12 16 20 21 3 13 15 23 17 18 19 24 14 
Reordered sequence:
 2 bb 2  [900]
 3 bb 4  [819]
 4 bb 7  [4550]
 5 bb 8  [2275]
 6 bb 9  [4550]
 7 bb 11  [4550]
 8 bb 5  [8281]
 9 bb 6  [9100]
 10 bb 10  [4550]
 11 duplicate of 11  [4550]
 12 bb 12  [819]
 13 bb 16  [450]
 14 bb 20  [521]
 15 bb 21  [567]
 16 bb 3  [81]
 17 bb 13  [450]
 18 bb 15  [404]
 19 duplicate of 16  [404]
 20 bb 17  [427]
 21 bb 18  [214]
 22 bb 19  [333]
 23 duplicate of 21  [333]
 24 bb 14  [46]

25 basic blocks, 36 edges.
basic block 0, loop depth 0, count 0, freq 900, maybe hot
 prev block (nil), next block 2, flags: (RTL)
 pred:      
;; bb 0 artificial_defs: { d-1(0){ }d-1(1){ }d-1(2){ }d-1(3){ }d-1(4){ }d-1(5){ }d-1(6){ }d-1(7){ }d-1(21){ }d-1(22){ }d-1(23){ }d-1(29){ }d-1(30){ }d-1(31){ }}
;; bb 0 artificial_uses: { }
;; lr  in  	
;; lr  use 	
;; lr  def 	 0 [ax] 1 [dx] 2 [cx] 3 [bx] 4 [si] 5 [di] 6 [bp] 7 [sp] 21 [xmm0] 22 [xmm1] 23 [xmm2] 29 [mm0] 30 [mm1] 31 [mm2]
;; live  in  	
;; live  gen 	 0 [ax] 1 [dx] 2 [cx] 3 [bx] 4 [si] 5 [di] 6 [bp] 7 [sp] 21 [xmm0] 22 [xmm1] 23 [xmm2] 29 [mm0] 30 [mm1] 31 [mm2]
;; live  kill	

;; lr  out 	 2 [cx] 3 [bx] 4 [si] 5 [di] 6 [bp] 7 [sp]
;; live  out 	 2 [cx] 3 [bx] 4 [si] 5 [di] 6 [bp] 7 [sp]

 succ:       2 [100.0%]  (FALLTHRU)

basic block 2, loop depth 0, count 0, freq 900, maybe hot
 prev block 0, next block 3, flags: (REACHABLE, RTL, MODIFIED)
 pred:       ENTRY [100.0%]  (FALLTHRU)
;; bb 2 artificial_defs: { }
;; bb 2 artificial_uses: { u-1(7){ }}
;; lr  in  	 2 [cx] 3 [bx] 4 [si] 5 [di] 6 [bp] 7 [sp]
;; lr  use 	 2 [cx] 3 [bx] 4 [si] 5 [di] 6 [bp] 7 [sp]
;; lr  def 	 0 [ax] 3 [bx] 7 [sp] 17 [flags]
;; live  in  	 2 [cx] 3 [bx] 4 [si] 5 [di] 6 [bp] 7 [sp]
;; live  gen 	 0 [ax] 3 [bx] 7 [sp] 17 [flags]
;; live  kill	 17 [flags]

(note 11 0 150 2 [bb 2] NOTE_INSN_BASIC_BLOCK)
(insn/f 150 11 151 2 (set (mem:SI (pre_dec:SI (reg/f:SI 7 sp)) [0  S4 A8])
        (reg:SI 6 bp)) D:/Dev-Cpp/MinGW64/lib/gcc/x86_64-w64-mingw32/4.9.2/include/c++/bits/stl_tree.h:1435 66 {*pushsi2}
     (expr_list:REG_DEAD (reg:SI 6 bp)
        (nil)))
(insn/f 151 150 152 2 (set (mem:SI (pre_dec:SI (reg/f:SI 7 sp)) [0  S4 A8])
        (reg:SI 5 di)) D:/Dev-Cpp/MinGW64/lib/gcc/x86_64-w64-mingw32/4.9.2/include/c++/bits/stl_tree.h:1435 66 {*pushsi2}
     (expr_list:REG_DEAD (reg:SI 5 di)
        (nil)))
(insn/f 152 151 153 2 (set (mem:SI (pre_dec:SI (reg/f:SI 7 sp)) [0  S4 A8])
        (reg:SI 4 si)) D:/Dev-Cpp/MinGW64/lib/gcc/x86_64-w64-mingw32/4.9.2/include/c++/bits/stl_tree.h:1435 66 {*pushsi2}
     (expr_list:REG_DEAD (reg:SI 4 si)
        (nil)))
(insn/f 153 152 154 2 (set (mem:SI (pre_dec:SI (reg/f:SI 7 sp)) [0  S4 A8])
        (reg:SI 3 bx)) D:/Dev-Cpp/MinGW64/lib/gcc/x86_64-w64-mingw32/4.9.2/include/c++/bits/stl_tree.h:1435 66 {*pushsi2}
     (expr_list:REG_DEAD (reg:SI 3 bx)
        (nil)))
(insn/f 154 153 155 2 (parallel [
            (set (reg/f:SI 7 sp)
                (plus:SI (reg/f:SI 7 sp)
                    (const_int -44 [0xffffffffffffffd4])))
            (clobber (reg:CC 17 flags))
            (clobber (mem:BLK (scratch) [0  A8]))
        ]) D:/Dev-Cpp/MinGW64/lib/gcc/x86_64-w64-mingw32/4.9.2/include/c++/bits/stl_tree.h:1435 943 {pro_epilogue_adjust_stack_si_add}
     (expr_list:REG_UNUSED (reg:CC 17 flags)
        (expr_list:REG_CFA_ADJUST_CFA (set (reg/f:SI 7 sp)
                (plus:SI (reg/f:SI 7 sp)
                    (const_int -44 [0xffffffffffffffd4])))
            (nil))))
(note 155 154 148 2 NOTE_INSN_PROLOGUE_END)
(insn 148 155 3 2 (set (mem/c:SI (plus:SI (reg/f:SI 7 sp)
                (const_int 28 [0x1c])) [45 %sfp+-4 S4 A32])
        (reg/f:SI 2 cx [orig:93 this ] [93])) D:/Dev-Cpp/MinGW64/lib/gcc/x86_64-w64-mingw32/4.9.2/include/c++/bits/stl_tree.h:1435 90 {*movsi_internal}
     (nil))
(note 3 148 4 2 NOTE_INSN_DELETED)
(note 4 3 13 2 NOTE_INSN_FUNCTION_BEG)
(insn 13 4 14 2 (set (reg/f:SI 3 bx [orig:86 __j ] [86])
        (mem/f:SI (plus:SI (reg/f:SI 2 cx [orig:93 this ] [93])
                (const_int 8 [0x8])) [6 MEM[(struct _Rb_tree_node_base * *)this_6(D) + 8B]+0 S4 A32])) 90 {*movsi_internal}
     (nil))
(insn 14 13 15 2 (set (reg:CCZ 17 flags)
        (compare:CCZ (reg/f:SI 3 bx [orig:86 __j ] [86])
            (const_int 0 [0]))) D:/Dev-Cpp/MinGW64/lib/gcc/x86_64-w64-mingw32/4.9.2/include/c++/bits/stl_tree.h:1442 3 {*cmpsi_ccno_1}
     (nil))
(jump_insn 15 14 16 2 (set (pc)
        (if_then_else (ne (reg:CCZ 17 flags)
                (const_int 0 [0]))
            (label_ref 20)
            (pc))) D:/Dev-Cpp/MinGW64/lib/gcc/x86_64-w64-mingw32/4.9.2/include/c++/bits/stl_tree.h:1442 596 {*jcc_1}
     (expr_list:REG_DEAD (reg:CCZ 17 flags)
        (int_list:REG_BR_PROB 9100 (nil)))
 -> 20)
;; lr  out 	 2 [cx] 3 [bx] 7 [sp]
;; live  out 	 2 [cx] 3 [bx] 7 [sp]

 succ:       3 [91.0%]  (CAN_FALLTHRU)
             16 [9.0%]  (FALLTHRU,CAN_FALLTHRU)

basic block 3, loop depth 0, count 0, freq 819, maybe hot
 prev block 2, next block 4, flags: (REACHABLE, RTL, MODIFIED)
 pred:       2 [91.0%]  (CAN_FALLTHRU)
;; bb 3 artificial_defs: { }
;; bb 3 artificial_uses: { u-1(7){ }}
;; lr  in  	 3 [bx] 7 [sp]
;; lr  use 	 7 [sp]
;; lr  def 	 0 [ax] 5 [di] 6 [bp]
;; live  in  	 3 [bx] 7 [sp]
;; live  gen 	 0 [ax] 5 [di] 6 [bp]
;; live  kill	

(code_label 20 149 21 3 66 "" [1 uses])
(note 21 20 143 3 [bb 3] NOTE_INSN_BASIC_BLOCK)
(insn 143 21 107 3 (set (reg:SI 0 ax [112])
        (mem/f/c:SI (plus:SI (reg/f:SI 7 sp)
                (const_int 64 [0x40])) [6 __k+0 S4 A32])) 90 {*movsi_internal}
     (nil))
(insn 107 143 108 3 (set (reg:SI 6 bp [orig:96 D.83085 ] [96])
        (mem:SI (reg:SI 0 ax [112]) [34 MEM[(const long long unsigned int &)__k_8(D)]+0 S4 A64])) 90 {*movsi_internal}
     (nil))
(insn 108 107 94 3 (set (reg:SI 5 di [orig:97 D.83085+4 ] [97])
        (mem:SI (plus:SI (reg:SI 0 ax [113])
                (const_int 4 [0x4])) [34 MEM[(const long long unsigned int &)__k_8(D)]+4 S4 A32])) 90 {*movsi_internal}
     (expr_list:REG_DEAD (reg:SI 0 ax [113])
        (nil)))
;; lr  out 	 3 [bx] 5 [di] 6 [bp] 7 [sp]
;; live  out 	 3 [bx] 5 [di] 6 [bp] 7 [sp]

 succ:       9 [100.0%]  (FALLTHRU,CAN_FALLTHRU)

basic block 4, loop depth 0, count 0, freq 4550, maybe hot
 prev block 3, next block 5, flags: (REACHABLE, RTL, MODIFIED)
 pred:       9 [50.0%]  (FALLTHRU,CAN_FALLTHRU)
;; bb 4 artificial_defs: { }
;; bb 4 artificial_uses: { u-1(7){ }}
;; lr  in  	 2 [cx] 3 [bx] 4 [si] 5 [di] 6 [bp] 7 [sp] 17 [flags]
;; lr  use 	 7 [sp] 17 [flags]
;; lr  def 	
;; live  in  	 2 [cx] 3 [bx] 4 [si] 5 [di] 6 [bp] 7 [sp] 17 [flags]
;; live  gen 	
;; live  kill	

(note 99 26 28 4 [bb 4] NOTE_INSN_BASIC_BLOCK)
(jump_insn 28 99 100 4 (set (pc)
        (if_then_else (gtu (reg:CC 17 flags)
                (const_int 0 [0]))
            (label_ref:SI 105)
            (pc))) D:/Dev-Cpp/MinGW64/lib/gcc/x86_64-w64-mingw32/4.9.2/include/c++/bits/stl_tree.h:1446 596 {*jcc_1}
     (expr_list:REG_DEAD (reg:CC 17 flags)
        (int_list:REG_BR_PROB 5000 (nil)))
 -> 105)
;; lr  out 	 2 [cx] 3 [bx] 4 [si] 5 [di] 6 [bp] 7 [sp]
;; live  out 	 2 [cx] 3 [bx] 4 [si] 5 [di] 6 [bp] 7 [sp]

 succ:       6 [50.0%]  (CAN_FALLTHRU)
             5 [50.0%]  (FALLTHRU,CAN_FALLTHRU)

basic block 5, loop depth 0, count 0, freq 2275, maybe hot
 prev block 4, next block 6, flags: (REACHABLE, RTL, MODIFIED)
 pred:       4 [50.0%]  (FALLTHRU,CAN_FALLTHRU)
;; bb 5 artificial_defs: { }
;; bb 5 artificial_uses: { u-1(7){ }}
;; lr  in  	 2 [cx] 3 [bx] 4 [si] 5 [di] 6 [bp] 7 [sp]
;; lr  use 	 4 [si] 6 [bp] 7 [sp]
;; lr  def 	 17 [flags]
;; live  in  	 2 [cx] 3 [bx] 4 [si] 5 [di] 6 [bp] 7 [sp]
;; live  gen 	 17 [flags]
;; live  kill	

(note 100 28 29 5 [bb 5] NOTE_INSN_BASIC_BLOCK)
(insn 29 100 30 5 (set (reg:CC 17 flags)
        (compare:CC (reg:SI 4 si [orig:98 D.83085 ] [98])
            (reg:SI 6 bp [orig:96 D.83085 ] [96]))) D:/Dev-Cpp/MinGW64/lib/gcc/x86_64-w64-mingw32/4.9.2/include/c++/bits/stl_tree.h:1446 7 {*cmpsi_1}
     (nil))
(jump_insn 30 29 105 5 (set (pc)
        (if_then_else (leu (reg:CC 17 flags)
                (const_int 0 [0]))
            (label_ref 36)
            (pc))) D:/Dev-Cpp/MinGW64/lib/gcc/x86_64-w64-mingw32/4.9.2/include/c++/bits/stl_tree.h:1446 596 {*jcc_1}
     (expr_list:REG_DEAD (reg:CC 17 flags)
        (int_list:REG_BR_PROB 5000 (nil)))
 -> 36)
;; lr  out 	 2 [cx] 3 [bx] 4 [si] 5 [di] 6 [bp] 7 [sp]
;; live  out 	 2 [cx] 3 [bx] 4 [si] 5 [di] 6 [bp] 7 [sp]

 succ:       10 [50.0%]  (CAN_FALLTHRU)
             6 [50.0%]  (FALLTHRU,CAN_FALLTHRU)

basic block 6, loop depth 0, count 0, freq 4550, maybe hot
Invalid sum of incoming frequencies 3413, should be 4550
 prev block 5, next block 7, flags: (REACHABLE, RTL, MODIFIED)
 pred:       5 [50.0%]  (FALLTHRU,CAN_FALLTHRU)
             4 [50.0%]  (CAN_FALLTHRU)
;; bb 6 artificial_defs: { }
;; bb 6 artificial_uses: { u-1(7){ }}
;; lr  in  	 2 [cx] 3 [bx] 4 [si] 5 [di] 6 [bp] 7 [sp]
;; lr  use 	 3 [bx] 7 [sp]
;; lr  def 	 0 [ax] 1 [dx]
;; live  in  	 2 [cx] 3 [bx] 4 [si] 5 [di] 6 [bp] 7 [sp]
;; live  gen 	 0 [ax] 1 [dx]
;; live  kill	

(code_label 105 30 32 6 79 "" [1 uses])
(note 32 105 33 6 [bb 6] NOTE_INSN_BASIC_BLOCK)
(insn 33 32 6 6 (set (reg/f:SI 0 ax [orig:84 __j ] [84])
        (mem/f:SI (plus:SI (reg/f:SI 3 bx [orig:86 __j ] [86])
                (const_int 8 [0x8])) [6 MEM[(struct _Rb_tree_node_base * *)__j_43 + 8B]+0 S4 A32])) 90 {*movsi_internal}
     (nil))
(insn 6 33 36 6 (set (reg/v:QI 1 dx [orig:83 __comp ] [83])
        (const_int 1 [0x1])) 93 {*movqi_internal}
     (expr_list:REG_EQUAL (const_int 1 [0x1])
        (nil)))
;; lr  out 	 0 [ax] 1 [dx] 2 [cx] 3 [bx] 4 [si] 5 [di] 6 [bp] 7 [sp]
;; live  out 	 0 [ax] 1 [dx] 2 [cx] 3 [bx] 4 [si] 5 [di] 6 [bp] 7 [sp]

 succ:       7 [100.0%]  (FALLTHRU,CAN_FALLTHRU)

basic block 7, loop depth 0, count 0, freq 4550, maybe hot
 prev block 6, next block 8, flags: (REACHABLE, RTL, MODIFIED)
 pred:       6 [100.0%]  (FALLTHRU,CAN_FALLTHRU)
;; bb 7 artificial_defs: { }
;; bb 7 artificial_uses: { u-1(7){ }}
;; lr  in  	 0 [ax] 1 [dx] 2 [cx] 3 [bx] 4 [si] 5 [di] 6 [bp] 7 [sp]
;; lr  use 	 0 [ax] 7 [sp]
;; lr  def 	 17 [flags]
;; live  in  	 0 [ax] 1 [dx] 2 [cx] 3 [bx] 4 [si] 5 [di] 6 [bp] 7 [sp]
;; live  gen 	 17 [flags]
;; live  kill	

(code_label 39 169 40 7 70 "" [0 uses])
(note 40 39 42 7 [bb 7] NOTE_INSN_BASIC_BLOCK)
(insn 42 40 43 7 (set (reg:CCZ 17 flags)
        (compare:CCZ (reg/f:SI 0 ax [orig:84 __j ] [84])
            (const_int 0 [0]))) D:/Dev-Cpp/MinGW64/lib/gcc/x86_64-w64-mingw32/4.9.2/include/c++/bits/stl_tree.h:1442 3 {*cmpsi_ccno_1}
     (nil))
(jump_insn 43 42 44 7 (set (pc)
        (if_then_else (ne (reg:CCZ 17 flags)
                (const_int 0 [0]))
            (label_ref:SI 94)
            (pc))) D:/Dev-Cpp/MinGW64/lib/gcc/x86_64-w64-mingw32/4.9.2/include/c++/bits/stl_tree.h:1442 596 {*jcc_1}
     (expr_list:REG_DEAD (reg:CCZ 17 flags)
        (int_list:REG_BR_PROB 9100 (nil)))
 -> 94)
;; lr  out 	 0 [ax] 1 [dx] 2 [cx] 3 [bx] 4 [si] 5 [di] 6 [bp] 7 [sp]
;; live  out 	 0 [ax] 1 [dx] 2 [cx] 3 [bx] 4 [si] 5 [di] 6 [bp] 7 [sp]

 succ:       8 [91.0%]  (CAN_FALLTHRU)
             12 [9.0%]  (FALLTHRU,CAN_FALLTHRU,LOOP_EXIT)

basic block 8, loop depth 0, count 0, freq 8281, maybe hot
 prev block 7, next block 9, flags: (REACHABLE, RTL)
 pred:       7 [91.0%]  (CAN_FALLTHRU)
             11 [91.0%]  (CAN_FALLTHRU)
;; bb 8 artificial_defs: { }
;; bb 8 artificial_uses: { u-1(7){ }}
;; lr  in  	 0 [ax] 5 [di] 6 [bp] 7 [sp]
;; lr  use 	 0 [ax] 7 [sp]
;; lr  def 	 3 [bx]
;; live  in  	 0 [ax] 5 [di] 6 [bp] 7 [sp]
;; live  gen 	 3 [bx]
;; live  kill	

(code_label 94 108 93 8 77 "" [2 uses])
(note 93 94 5 8 [bb 8] NOTE_INSN_BASIC_BLOCK)
(insn 5 93 41 8 (set (reg/f:SI 3 bx [orig:86 __j ] [86])
        (reg/f:SI 0 ax [orig:84 __j ] [84])) 90 {*movsi_internal}
     (expr_list:REG_DEAD (reg/f:SI 0 ax [orig:84 __j ] [84])
        (nil)))
;; lr  out 	 3 [bx] 5 [di] 6 [bp] 7 [sp]
;; live  out 	 3 [bx] 5 [di] 6 [bp] 7 [sp]

 succ:       9 [100.0%]  (FALLTHRU,DFS_BACK,CAN_FALLTHRU)

basic block 9, loop depth 0, count 0, freq 9100, maybe hot
 prev block 8, next block 10, flags: (REACHABLE, RTL, MODIFIED)
 pred:       8 [100.0%]  (FALLTHRU,DFS_BACK,CAN_FALLTHRU)
             3 [100.0%]  (FALLTHRU,CAN_FALLTHRU)
;; bb 9 artificial_defs: { }
;; bb 9 artificial_uses: { u-1(7){ }}
;; lr  in  	 3 [bx] 5 [di] 6 [bp] 7 [sp]
;; lr  use 	 3 [bx] 5 [di] 7 [sp]
;; lr  def 	 2 [cx] 4 [si] 17 [flags]
;; live  in  	 3 [bx] 5 [di] 6 [bp] 7 [sp]
;; live  gen 	 2 [cx] 4 [si] 17 [flags]
;; live  kill	

(code_label 41 5 23 9 71 "" [0 uses])
(note 23 41 109 9 [bb 9] NOTE_INSN_BASIC_BLOCK)
(insn 109 23 110 9 (set (reg:SI 4 si [orig:98 D.83085 ] [98])
        (mem:SI (plus:SI (reg/f:SI 3 bx [orig:86 __j ] [86])
                (const_int 16 [0x10])) [34 MEM[(const long long unsigned int &)__j_43 + 16]+0 S4 A64])) 90 {*movsi_internal}
     (nil))
(insn 110 109 25 9 (set (reg:SI 2 cx [orig:99 D.83085+4 ] [99])
        (mem:SI (plus:SI (reg/f:SI 3 bx [orig:86 __j ] [86])
                (const_int 20 [0x14])) [34 MEM[(const long long unsigned int &)__j_43 + 16]+4 S4 A32])) 90 {*movsi_internal}
     (nil))
(insn 25 110 26 9 (set (reg:CC 17 flags)
        (compare:CC (reg:SI 2 cx [orig:99 D.83085+4 ] [99])
            (reg:SI 5 di [orig:97 D.83085+4 ] [97]))) D:/Dev-Cpp/MinGW64/lib/gcc/x86_64-w64-mingw32/4.9.2/include/c++/bits/stl_tree.h:1446 7 {*cmpsi_1}
     (nil))
(jump_insn 26 25 99 9 (set (pc)
        (if_then_else (ltu (reg:CC 17 flags)
                (const_int 0 [0]))
            (label_ref 36)
            (pc))) D:/Dev-Cpp/MinGW64/lib/gcc/x86_64-w64-mingw32/4.9.2/include/c++/bits/stl_tree.h:1446 596 {*jcc_1}
     (int_list:REG_BR_PROB 5000 (nil))
 -> 36)
;; lr  out 	 2 [cx] 3 [bx] 4 [si] 5 [di] 6 [bp] 7 [sp] 17 [flags]
;; live  out 	 2 [cx] 3 [bx] 4 [si] 5 [di] 6 [bp] 7 [sp] 17 [flags]

 succ:       10 [50.0%]  (CAN_FALLTHRU)
             4 [50.0%]  (FALLTHRU,CAN_FALLTHRU)

basic block 10, loop depth 0, count 0, freq 4550, maybe hot
Invalid sum of incoming frequencies 5688, should be 4550
 prev block 9, next block 11, flags: (REACHABLE, RTL, MODIFIED)
 pred:       9 [50.0%]  (CAN_FALLTHRU)
             5 [50.0%]  (CAN_FALLTHRU)
;; bb 10 artificial_defs: { }
;; bb 10 artificial_uses: { u-1(7){ }}
;; lr  in  	 2 [cx] 3 [bx] 4 [si] 5 [di] 6 [bp] 7 [sp]
;; lr  use 	 3 [bx] 7 [sp]
;; lr  def 	 0 [ax] 1 [dx] 17 [flags]
;; live  in  	 2 [cx] 3 [bx] 4 [si] 5 [di] 6 [bp] 7 [sp]
;; live  gen 	 0 [ax] 1 [dx]
;; live  kill	 17 [flags]

(code_label 36 6 37 10 68 "" [2 uses])
(note 37 36 38 10 [bb 10] NOTE_INSN_BASIC_BLOCK)
(insn 38 37 169 10 (set (reg/f:SI 0 ax [orig:84 __j ] [84])
        (mem/f:SI (plus:SI (reg/f:SI 3 bx [orig:86 __j ] [86])
                (const_int 12 [0xc])) [6 MEM[(struct _Rb_tree_node_base * *)__j_43 + 12B]+0 S4 A32])) 90 {*movsi_internal}
     (nil))
(insn 169 38 39 10 (parallel [
            (set (reg:SI 1 dx [orig:83 __comp ] [83])
                (const_int 0 [0]))
            (clobber (reg:CC 17 flags))
        ]) D:/Dev-Cpp/MinGW64/lib/gcc/x86_64-w64-mingw32/4.9.2/include/c++/bits/stl_tree.h:1446 82 {*movsi_xor}
     (nil))
;; lr  out 	 0 [ax] 1 [dx] 2 [cx] 3 [bx] 4 [si] 5 [di] 6 [bp] 7 [sp]
;; live  out 	 0 [ax] 1 [dx] 2 [cx] 3 [bx] 4 [si] 5 [di] 6 [bp] 7 [sp]

 succ:       11 [100.0%]  (FALLTHRU,CAN_FALLTHRU)

basic block 11, loop depth 0, count 0, freq 4550, maybe hot
 prev block 10, next block 12, flags: (REACHABLE, RTL, MODIFIED)
 pred:       10 [100.0%]  (FALLTHRU,CAN_FALLTHRU)
;; bb 11 artificial_defs: { }
;; bb 11 artificial_uses: { u-1(7){ }}
;; lr  in  	
;; lr  use 	
;; lr  def 	
;; live  in  	
;; live  gen 	
;; live  kill	

(note 183 164 181 11 [bb 11] NOTE_INSN_BASIC_BLOCK)
(insn 181 183 182 11 (set (reg:CCZ 17 flags)
        (compare:CCZ (reg/f:SI 0 ax [orig:84 __j ] [84])
            (const_int 0 [0]))) D:/Dev-Cpp/MinGW64/lib/gcc/x86_64-w64-mingw32/4.9.2/include/c++/bits/stl_tree.h:1442 3 {*cmpsi_ccno_1}
     (nil))
(jump_insn 182 181 187 11 (set (pc)
        (if_then_else (ne (reg:CCZ 17 flags)
                (const_int 0 [0]))
            (label_ref:SI 94)
            (pc))) D:/Dev-Cpp/MinGW64/lib/gcc/x86_64-w64-mingw32/4.9.2/include/c++/bits/stl_tree.h:1442 596 {*jcc_1}
     (int_list:REG_BR_PROB 9100 (expr_list:REG_DEAD (reg:CCZ 17 flags)
            (nil)))
 -> 94)
;; lr  out 	
;; live  out 	

 succ:       8 [91.0%]  (CAN_FALLTHRU)
             12 [9.0%]  (FALLTHRU,CAN_FALLTHRU,LOOP_EXIT)

basic block 12, loop depth 0, count 0, freq 819, maybe hot
 prev block 11, next block 13, flags: (REACHABLE, RTL, MODIFIED)
 pred:       7 [9.0%]  (FALLTHRU,CAN_FALLTHRU,LOOP_EXIT)
             11 [9.0%]  (FALLTHRU,CAN_FALLTHRU,LOOP_EXIT)
;; bb 12 artificial_defs: { }
;; bb 12 artificial_uses: { u-1(7){ }}
;; lr  in  	 1 [dx] 2 [cx] 3 [bx] 4 [si] 5 [di] 6 [bp] 7 [sp]
;; lr  use 	 1 [dx] 3 [bx] 7 [sp]
;; lr  def 	 17 [flags]
;; live  in  	 1 [dx] 2 [cx] 3 [bx] 4 [si] 5 [di] 6 [bp] 7 [sp]
;; live  gen 	 17 [flags]
;; live  kill	

(note 44 43 8 12 [bb 12] NOTE_INSN_BASIC_BLOCK)
(insn 8 44 45 12 (set (mem/c:SI (plus:SI (reg/f:SI 7 sp)
                (const_int 24 [0x18])) [45 %sfp+-8 S4 A32])
        (reg/f:SI 3 bx [orig:86 __j ] [86])) 90 {*movsi_internal}
     (nil))
(insn 45 8 46 12 (set (reg:CCZ 17 flags)
        (compare:CCZ (reg/v:QI 1 dx [orig:83 __comp ] [83])
            (const_int 0 [0]))) D:/Dev-Cpp/MinGW64/lib/gcc/x86_64-w64-mingw32/4.9.2/include/c++/bits/stl_tree.h:1449 1 {*cmpqi_ccno_1}
     (expr_list:REG_DEAD (reg/v:QI 1 dx [orig:83 __comp ] [83])
        (nil)))
(jump_insn 46 45 47 12 (set (pc)
        (if_then_else (eq (reg:CCZ 17 flags)
                (const_int 0 [0]))
            (label_ref:SI 64)
            (pc))) D:/Dev-Cpp/MinGW64/lib/gcc/x86_64-w64-mingw32/4.9.2/include/c++/bits/stl_tree.h:1449 596 {*jcc_1}
     (expr_list:REG_DEAD (reg:CCZ 17 flags)
        (int_list:REG_BR_PROB 5495 (nil)))
 -> 64)
;; lr  out 	 2 [cx] 3 [bx] 4 [si] 5 [di] 6 [bp] 7 [sp]
;; live  out 	 2 [cx] 3 [bx] 4 [si] 5 [di] 6 [bp] 7 [sp]

 succ:       17 [45.0%]  (FALLTHRU,CAN_FALLTHRU)
             13 [55.0%]  (CAN_FALLTHRU)

basic block 13, loop depth 0, count 0, freq 450, maybe hot
 prev block 12, next block 14, flags: (REACHABLE, RTL, MODIFIED)
 pred:       12 [55.0%]  (CAN_FALLTHRU)
;; bb 13 artificial_defs: { }
;; bb 13 artificial_uses: { u-1(7){ }}
;; lr  in  	 2 [cx] 3 [bx] 4 [si] 5 [di] 6 [bp] 7 [sp]
;; lr  use 	 2 [cx] 5 [di] 7 [sp]
;; lr  def 	 17 [flags]
;; live  in  	 2 [cx] 3 [bx] 4 [si] 5 [di] 6 [bp] 7 [sp]
;; live  gen 	 17 [flags]
;; live  kill	

(code_label 64 10 65 13 72 "" [1 uses])
(note 65 64 66 13 [bb 13] NOTE_INSN_BASIC_BLOCK)
(insn 66 65 67 13 (set (reg:CC 17 flags)
        (compare:CC (reg:SI 2 cx [orig:99 D.83085+4 ] [99])
            (reg:SI 5 di [orig:97 D.83085+4 ] [97]))) D:/Dev-Cpp/MinGW64/lib/gcc/x86_64-w64-mingw32/4.9.2/include/c++/bits/stl_tree.h:1456 7 {*cmpsi_1}
     (expr_list:REG_DEAD (reg:SI 5 di [orig:97 D.83085+4 ] [97])
        (expr_list:REG_DEAD (reg:SI 2 cx [orig:99 D.83085+4 ] [99])
            (nil))))
(jump_insn 67 66 102 13 (set (pc)
        (if_then_else (gtu (reg:CC 17 flags)
                (const_int 0 [0]))
            (label_ref 78)
            (pc))) D:/Dev-Cpp/MinGW64/lib/gcc/x86_64-w64-mingw32/4.9.2/include/c++/bits/stl_tree.h:1456 596 {*jcc_1}
     (int_list:REG_BR_PROB 5000 (nil))
 -> 78)
;; lr  out 	 3 [bx] 4 [si] 6 [bp] 7 [sp] 17 [flags]
;; live  out 	 3 [bx] 4 [si] 6 [bp] 7 [sp] 17 [flags]

 succ:       14 [50.0%]  (CAN_FALLTHRU)
             20 [50.0%]  (FALLTHRU,CAN_FALLTHRU)

basic block 14, loop depth 0, count 0, freq 521, maybe hot
 prev block 13, next block 15, flags: (REACHABLE, RTL)
 pred:       13 [50.0%]  (CAN_FALLTHRU)
             21 [50.0%]  (CAN_FALLTHRU)
             19 [50.0%]  (CAN_FALLTHRU)
;; bb 14 artificial_defs: { }
;; bb 14 artificial_uses: { u-1(7){ }}
;; lr  in  	 3 [bx] 7 [sp]
;; lr  use 	 3 [bx] 7 [sp]
;; lr  def 	 0 [ax] 1 [dx] 17 [flags]
;; live  in  	 3 [bx] 7 [sp]
;; live  gen 	 0 [ax] 1 [dx]
;; live  kill	 17 [flags]

(code_label 78 75 79 14 75 "" [3 uses])
(note 79 78 80 14 [bb 14] NOTE_INSN_BASIC_BLOCK)
(insn 80 79 166 14 (set (reg:SI 0 ax [orig:100 D.81357 ] [100])
        (reg/f:SI 3 bx [orig:86 __j ] [86])) D:/Dev-Cpp/MinGW64/lib/gcc/x86_64-w64-mingw32/4.9.2/include/c++/bits/stl_tree.h:1458 90 {*movsi_internal}
     (expr_list:REG_DEAD (reg/f:SI 3 bx [orig:86 __j ] [86])
        (nil)))
(insn 166 80 82 14 (parallel [
            (set (reg:SI 1 dx [orig:101 D.81357+4 ] [101])
                (const_int 0 [0]))
            (clobber (reg:CC 17 flags))
        ]) D:/Dev-Cpp/MinGW64/lib/gcc/x86_64-w64-mingw32/4.9.2/include/c++/bits/stl_tree.h:1458 82 {*movsi_xor}
     (nil))
;; lr  out 	 0 [ax] 1 [dx] 7 [sp]
;; live  out 	 0 [ax] 1 [dx] 7 [sp]

 succ:       15 [100.0%]  (FALLTHRU,CAN_FALLTHRU)

basic block 15, loop depth 0, count 0, freq 567, maybe hot
 prev block 14, next block 16, flags: (REACHABLE, RTL)
 pred:       14 [100.0%]  (FALLTHRU,CAN_FALLTHRU)
             24 [100.0%]  (FALLTHRU,CAN_FALLTHRU)
;; bb 15 artificial_defs: { }
;; bb 15 artificial_uses: { u-1(7){ }}
;; lr  in  	 0 [ax] 1 [dx] 7 [sp]
;; lr  use 	 0 [ax] 1 [dx] 7 [sp]
;; lr  def 	 3 [bx] 4 [si] 5 [di] 6 [bp] 7 [sp] 17 [flags]
;; live  in  	 0 [ax] 1 [dx] 7 [sp]
;; live  gen 	 3 [bx] 4 [si] 5 [di] 6 [bp] 7 [sp]
;; live  kill	 17 [flags]

(code_label 82 166 83 15 74 "" [0 uses])
(note 83 82 89 15 [bb 15] NOTE_INSN_BASIC_BLOCK)
(insn 89 83 158 15 (use (reg/i:DI 0 ax)) D:/Dev-Cpp/MinGW64/lib/gcc/x86_64-w64-mingw32/4.9.2/include/c++/bits/stl_tree.h:1459 -1
     (nil))
(note 158 89 159 15 NOTE_INSN_EPILOGUE_BEG)
(insn/f 159 158 160 15 (parallel [
            (set (reg/f:SI 7 sp)
                (plus:SI (reg/f:SI 7 sp)
                    (const_int 44 [0x2c])))
            (clobber (reg:CC 17 flags))
            (clobber (mem:BLK (scratch) [0  A8]))
        ]) D:/Dev-Cpp/MinGW64/lib/gcc/x86_64-w64-mingw32/4.9.2/include/c++/bits/stl_tree.h:1459 943 {pro_epilogue_adjust_stack_si_add}
     (expr_list:REG_UNUSED (reg:CC 17 flags)
        (expr_list:REG_CFA_ADJUST_CFA (set (reg/f:SI 7 sp)
                (plus:SI (reg/f:SI 7 sp)
                    (const_int 44 [0x2c])))
            (nil))))
(insn/f 160 159 161 15 (set (reg:SI 3 bx)
        (mem:SI (post_inc:SI (reg/f:SI 7 sp)) [0  S4 A8])) D:/Dev-Cpp/MinGW64/lib/gcc/x86_64-w64-mingw32/4.9.2/include/c++/bits/stl_tree.h:1459 74 {*popsi1}
     (expr_list:REG_CFA_ADJUST_CFA (set (reg/f:SI 7 sp)
            (plus:SI (reg/f:SI 7 sp)
                (const_int 4 [0x4])))
        (expr_list:REG_CFA_RESTORE (reg:SI 3 bx)
            (nil))))
(insn/f 161 160 162 15 (set (reg:SI 4 si)
        (mem:SI (post_inc:SI (reg/f:SI 7 sp)) [0  S4 A8])) D:/Dev-Cpp/MinGW64/lib/gcc/x86_64-w64-mingw32/4.9.2/include/c++/bits/stl_tree.h:1459 74 {*popsi1}
     (expr_list:REG_CFA_ADJUST_CFA (set (reg/f:SI 7 sp)
            (plus:SI (reg/f:SI 7 sp)
                (const_int 4 [0x4])))
        (expr_list:REG_CFA_RESTORE (reg:SI 4 si)
            (nil))))
(insn/f 162 161 163 15 (set (reg:SI 5 di)
        (mem:SI (post_inc:SI (reg/f:SI 7 sp)) [0  S4 A8])) D:/Dev-Cpp/MinGW64/lib/gcc/x86_64-w64-mingw32/4.9.2/include/c++/bits/stl_tree.h:1459 74 {*popsi1}
     (expr_list:REG_CFA_ADJUST_CFA (set (reg/f:SI 7 sp)
            (plus:SI (reg/f:SI 7 sp)
                (const_int 4 [0x4])))
        (expr_list:REG_CFA_RESTORE (reg:SI 5 di)
            (nil))))
(insn/f 163 162 164 15 (set (reg:SI 6 bp)
        (mem:SI (post_inc:SI (reg/f:SI 7 sp)) [0  S4 A8])) D:/Dev-Cpp/MinGW64/lib/gcc/x86_64-w64-mingw32/4.9.2/include/c++/bits/stl_tree.h:1459 74 {*popsi1}
     (expr_list:REG_CFA_ADJUST_CFA (set (reg/f:SI 7 sp)
            (plus:SI (reg/f:SI 7 sp)
                (const_int 4 [0x4])))
        (expr_list:REG_CFA_RESTORE (reg:SI 6 bp)
            (nil))))
(jump_insn 164 163 183 15 (parallel [
            (simple_return)
            (use (const_int 4 [0x4]))
        ]) D:/Dev-Cpp/MinGW64/lib/gcc/x86_64-w64-mingw32/4.9.2/include/c++/bits/stl_tree.h:1459 660 {simple_return_pop_internal}
     (nil)
 -> simple_return)
;; lr  out 	 0 [ax] 1 [dx] 3 [bx] 4 [si] 5 [di] 6 [bp] 7 [sp]
;; live  out 	 0 [ax] 1 [dx] 3 [bx] 4 [si] 5 [di] 6 [bp] 7 [sp]

 succ:       EXIT [100.0%] 

basic block 16, loop depth 0, count 0, freq 81, maybe hot
 prev block 15, next block 17, flags: (REACHABLE, RTL, MODIFIED)
 pred:       2 [9.0%]  (FALLTHRU,CAN_FALLTHRU)
;; bb 16 artificial_defs: { }
;; bb 16 artificial_uses: { u-1(7){ }}
;; lr  in  	 2 [cx] 7 [sp]
;; lr  use 	 2 [cx] 7 [sp]
;; lr  def 	 3 [bx]
;; live  in  	 2 [cx] 7 [sp]
;; live  gen 	 3 [bx]
;; live  kill	

(note 16 15 149 16 [bb 16] NOTE_INSN_BASIC_BLOCK)
(insn 149 16 20 16 (set (reg/f:SI 3 bx [orig:86 __j ] [86])
        (plus:SI (reg/f:SI 2 cx [orig:93 this ] [93])
            (const_int 4 [0x4]))) D:/Dev-Cpp/MinGW64/lib/gcc/x86_64-w64-mingw32/4.9.2/include/c++/bits/stl_tree.h:529 213 {*leasi}
     (expr_list:REG_DEAD (reg/f:SI 0 ax [orig:93 this ] [93])
        (nil)))
;; lr  out 	 3 [bx] 7 [sp]
;; live  out 	 3 [bx] 7 [sp]

 succ:       17 [100.0%]  (FALLTHRU,CAN_FALLTHRU)

basic block 17, loop depth 0, count 0, freq 450, maybe hot
 prev block 16, next block 18, flags: (REACHABLE, RTL, MODIFIED)
 pred:       12 [45.0%]  (FALLTHRU,CAN_FALLTHRU)
             16 [100.0%]  (FALLTHRU,CAN_FALLTHRU)
;; bb 17 artificial_defs: { }
;; bb 17 artificial_uses: { u-1(7){ }}
;; lr  in  	 3 [bx] 7 [sp]
;; lr  use 	 3 [bx] 7 [sp]
;; lr  def 	 0 [ax] 17 [flags]
;; live  in  	 3 [bx] 7 [sp]
;; live  gen 	 0 [ax] 17 [flags]
;; live  kill	

(code_label 47 46 48 17 67 "" [0 uses])
(note 48 47 49 17 [bb 17] NOTE_INSN_BASIC_BLOCK)
(note 49 48 145 17 NOTE_INSN_DELETED)
(insn 145 49 50 17 (set (reg/f:SI 0 ax [orig:93 this ] [93])
        (mem/c:SI (plus:SI (reg/f:SI 7 sp)
                (const_int 28 [0x1c])) [45 %sfp+-4 S4 A32])) D:/Dev-Cpp/MinGW64/lib/gcc/x86_64-w64-mingw32/4.9.2/include/c++/bits/stl_tree.h:1451 90 {*movsi_internal}
     (nil))
(insn 50 145 51 17 (set (reg:CCZ 17 flags)
        (compare:CCZ (mem/f:SI (plus:SI (reg/f:SI 0 ax [orig:93 this ] [93])
                    (const_int 12 [0xc])) [6 MEM[(struct _Rb_tree_node_base * *)this_6(D) + 12B]+0 S4 A32])
            (reg/f:SI 3 bx [orig:86 __j ] [86]))) D:/Dev-Cpp/MinGW64/lib/gcc/x86_64-w64-mingw32/4.9.2/include/c++/bits/stl_tree.h:1451 7 {*cmpsi_1}
     (expr_list:REG_DEAD (reg/f:SI 0 ax [orig:93 this ] [93])
        (nil)))
(jump_insn 51 50 52 17 (set (pc)
        (if_then_else (ne (reg:CCZ 17 flags)
                (const_int 0 [0]))
            (label_ref 57)
            (pc))) D:/Dev-Cpp/MinGW64/lib/gcc/x86_64-w64-mingw32/4.9.2/include/c++/bits/stl_tree.h:1451 596 {*jcc_1}
     (expr_list:REG_DEAD (reg:CCZ 17 flags)
        (int_list:REG_BR_PROB 8986 (nil)))
 -> 57)
;; lr  out 	 3 [bx] 7 [sp]
;; live  out 	 3 [bx] 7 [sp]

 succ:       24 [10.1%]  (FALLTHRU,CAN_FALLTHRU)
             18 [89.9%]  (CAN_FALLTHRU)

basic block 18, loop depth 0, count 0, freq 404, maybe hot
 prev block 17, next block 19, flags: (REACHABLE, RTL, MODIFIED)
 pred:       17 [89.9%]  (CAN_FALLTHRU)
;; bb 18 artificial_defs: { }
;; bb 18 artificial_uses: { u-1(7){ }}
;; lr  in  	 3 [bx] 7 [sp]
;; lr  use 	 3 [bx] 7 [sp]
;; lr  def 	 0 [ax] 1 [dx] 2 [cx] 3 [bx] 4 [si] 5 [di] 6 [bp] 8 [st] 9 [st(1)] 10 [st(2)] 11 [st(3)] 12 [st(4)] 13 [st(5)] 14 [st(6)] 15 [st(7)] 17 [flags] 18 [fpsr] 19 [fpcr] 21 [xmm0] 22 [xmm1] 23 [xmm2] 24 [xmm3] 25 [xmm4] 26 [xmm5] 27 [xmm6] 28 [xmm7] 29 [mm0] 30 [mm1] 31 [mm2] 32 [mm3] 33 [mm4] 34 [mm5] 35 [mm6] 36 [mm7] 37 [] 38 [] 39 [] 40 [] 41 [] 42 [] 43 [] 44 [] 45 [] 46 [] 47 [] 48 [] 49 [] 50 [] 51 [] 52 [] 53 [] 54 [] 55 [] 56 [] 57 [] 58 [] 59 [] 60 [] 61 [] 62 [] 63 [] 64 [] 65 [] 66 [] 67 [] 68 [] 69 [] 70 [] 71 [] 72 [] 73 [] 74 [] 75 [] 76 []
;; live  in  	 3 [bx] 7 [sp]
;; live  gen 	 0 [ax] 1 [dx] 2 [cx] 3 [bx] 4 [si] 5 [di] 6 [bp]
;; live  kill	

(code_label 57 54 58 18 73 "" [1 uses])
(note 58 57 59 18 [bb 18] NOTE_INSN_BASIC_BLOCK)
(insn 59 58 60 18 (set (mem:SI (reg/f:SI 7 sp) [0  S4 A32])
        (reg/f:SI 3 bx [orig:86 __j ] [86])) D:/Dev-Cpp/MinGW64/lib/gcc/x86_64-w64-mingw32/4.9.2/include/c++/bits/stl_tree.h:218 90 {*movsi_internal}
     (nil))
(call_insn/i 60 59 146 18 (set (reg:SI 0 ax)
        (call (mem:QI (symbol_ref:SI ("_ZSt18_Rb_tree_decrementPSt18_Rb_tree_node_base") [flags 0x43]  <function_decl 06b62500 _Rb_tree_decrement>) [0 _Rb_tree_decrement S1 A8])
            (const_int 4 [0x4]))) D:/Dev-Cpp/MinGW64/lib/gcc/x86_64-w64-mingw32/4.9.2/include/c++/bits/stl_tree.h:218 648 {*call_value}
     (expr_list:REG_EH_REGION (const_int 0 [0])
        (nil))
    (expr_list:SI (use (mem/f:SI (reg/f:SI 7 sp) [0  S4 A32]))
        (nil)))
(insn 146 60 111 18 (set (reg:SI 4 si [115])
        (mem/f/c:SI (plus:SI (reg/f:SI 7 sp)
                (const_int 64 [0x40])) [6 __k+0 S4 A32])) 90 {*movsi_internal}
     (nil))
(insn 111 146 112 18 (set (reg:SI 6 bp [orig:96 D.83085 ] [96])
        (mem:SI (reg:SI 4 si [115]) [34 MEM[(const long long unsigned int &)__k_8(D)]+0 S4 A64])) 90 {*movsi_internal}
     (nil))
(insn 112 111 113 18 (set (reg:SI 5 di [orig:97 D.83085+4 ] [97])
        (mem:SI (plus:SI (reg:SI 4 si [116])
                (const_int 4 [0x4])) [34 MEM[(const long long unsigned int &)__k_8(D)]+4 S4 A32])) 90 {*movsi_internal}
     (expr_list:REG_DEAD (reg:SI 1 dx [116])
        (nil)))
(insn 113 112 114 18 (set (reg:SI 4 si [orig:98 D.83085 ] [98])
        (mem:SI (plus:SI (reg/f:SI 0 ax [orig:88 __j ] [88])
                (const_int 16 [0x10])) [34 MEM[(const long long unsigned int &)__j_25 + 16]+0 S4 A64])) 90 {*movsi_internal}
     (nil))
(insn 114 113 9 18 (set (reg:SI 2 cx [orig:99 D.83085+4 ] [99])
        (mem:SI (plus:SI (reg/f:SI 0 ax [orig:88 __j ] [88])
                (const_int 20 [0x14])) [34 MEM[(const long long unsigned int &)__j_25 + 16]+4 S4 A32])) 90 {*movsi_internal}
     (nil))
(insn 9 114 10 18 (set (mem/c:SI (plus:SI (reg/f:SI 7 sp)
                (const_int 24 [0x18])) [45 %sfp+-8 S4 A32])
        (reg/f:SI 3 bx [orig:86 __j ] [86])) D:/Dev-Cpp/MinGW64/lib/gcc/x86_64-w64-mingw32/4.9.2/include/c++/bits/stl_tree.h:218 90 {*movsi_internal}
     (expr_list:REG_DEAD (reg/f:SI 3 bx [orig:86 __j ] [86])
        (nil)))
(insn 10 9 64 18 (set (reg/f:SI 3 bx [orig:86 __j ] [86])
        (reg/f:SI 0 ax [orig:88 __j ] [88])) D:/Dev-Cpp/MinGW64/lib/gcc/x86_64-w64-mingw32/4.9.2/include/c++/bits/stl_tree.h:218 90 {*movsi_internal}
     (expr_list:REG_DEAD (reg/f:SI 0 ax [orig:88 __j ] [88])
        (nil)))
;; lr  out 	 2 [cx] 3 [bx] 4 [si] 5 [di] 6 [bp] 7 [sp]
;; live  out 	 2 [cx] 3 [bx] 4 [si] 5 [di] 6 [bp] 7 [sp]

 succ:       19 [100.0%]  (FALLTHRU,CAN_FALLTHRU)

basic block 19, loop depth 0, count 0, freq 404, maybe hot
 prev block 18, next block 20, flags: (REACHABLE, RTL, MODIFIED)
 pred:       18 [100.0%]  (FALLTHRU,CAN_FALLTHRU)
;; bb 19 artificial_defs: { }
;; bb 19 artificial_uses: { u-1(7){ }}
;; lr  in  	
;; lr  use 	
;; lr  def 	
;; live  in  	
;; live  gen 	
;; live  kill	

(note 187 182 185 19 [bb 19] NOTE_INSN_BASIC_BLOCK)
(insn 185 187 186 19 (set (reg:CC 17 flags)
        (compare:CC (reg:SI 2 cx [orig:99 D.83085+4 ] [99])
            (reg:SI 5 di [orig:97 D.83085+4 ] [97]))) D:/Dev-Cpp/MinGW64/lib/gcc/x86_64-w64-mingw32/4.9.2/include/c++/bits/stl_tree.h:1456 7 {*cmpsi_1}
     (expr_list:REG_DEAD (reg:SI 2 cx [orig:99 D.83085+4 ] [99])
        (expr_list:REG_DEAD (reg:SI 5 di [orig:97 D.83085+4 ] [97])
            (nil))))
(jump_insn 186 185 197 19 (set (pc)
        (if_then_else (gtu (reg:CC 17 flags)
                (const_int 0 [0]))
            (label_ref 78)
            (pc))) D:/Dev-Cpp/MinGW64/lib/gcc/x86_64-w64-mingw32/4.9.2/include/c++/bits/stl_tree.h:1456 596 {*jcc_1}
     (int_list:REG_BR_PROB 5000 (nil))
 -> 78)
;; lr  out 	
;; live  out 	

 succ:       14 [50.0%]  (CAN_FALLTHRU)
             20 [50.0%]  (FALLTHRU,CAN_FALLTHRU)

basic block 20, loop depth 0, count 0, freq 427, maybe hot
 prev block 19, next block 21, flags: (REACHABLE, RTL, MODIFIED)
 pred:       13 [50.0%]  (FALLTHRU,CAN_FALLTHRU)
             19 [50.0%]  (FALLTHRU,CAN_FALLTHRU)
;; bb 20 artificial_defs: { }
;; bb 20 artificial_uses: { u-1(7){ }}
;; lr  in  	 3 [bx] 4 [si] 6 [bp] 7 [sp] 17 [flags]
;; lr  use 	 7 [sp] 17 [flags]
;; lr  def 	
;; live  in  	 3 [bx] 4 [si] 6 [bp] 7 [sp] 17 [flags]
;; live  gen 	
;; live  kill	

(note 102 67 69 20 [bb 20] NOTE_INSN_BASIC_BLOCK)
(jump_insn 69 102 103 20 (set (pc)
        (if_then_else (ltu (reg:CC 17 flags)
                (const_int 0 [0]))
            (label_ref:SI 106)
            (pc))) D:/Dev-Cpp/MinGW64/lib/gcc/x86_64-w64-mingw32/4.9.2/include/c++/bits/stl_tree.h:1456 596 {*jcc_1}
     (expr_list:REG_DEAD (reg:CC 17 flags)
        (int_list:REG_BR_PROB 5000 (nil)))
 -> 106)
;; lr  out 	 3 [bx] 4 [si] 6 [bp] 7 [sp]
;; live  out 	 3 [bx] 4 [si] 6 [bp] 7 [sp]

 succ:       22 [50.0%]  (CAN_FALLTHRU)
             21 [50.0%]  (FALLTHRU,CAN_FALLTHRU)

basic block 21, loop depth 0, count 0, freq 214, maybe hot
 prev block 20, next block 22, flags: (REACHABLE, RTL, MODIFIED)
 pred:       20 [50.0%]  (FALLTHRU,CAN_FALLTHRU)
;; bb 21 artificial_defs: { }
;; bb 21 artificial_uses: { u-1(7){ }}
;; lr  in  	 3 [bx] 4 [si] 6 [bp] 7 [sp]
;; lr  use 	 4 [si] 6 [bp] 7 [sp]
;; lr  def 	 17 [flags]
;; live  in  	 3 [bx] 4 [si] 6 [bp] 7 [sp]
;; live  gen 	 17 [flags]
;; live  kill	

(note 103 69 70 21 [bb 21] NOTE_INSN_BASIC_BLOCK)
(insn 70 103 71 21 (set (reg:CC 17 flags)
        (compare:CC (reg:SI 4 si [orig:98 D.83085 ] [98])
            (reg:SI 6 bp [orig:96 D.83085 ] [96]))) D:/Dev-Cpp/MinGW64/lib/gcc/x86_64-w64-mingw32/4.9.2/include/c++/bits/stl_tree.h:1456 7 {*cmpsi_1}
     (expr_list:REG_DEAD (reg:SI 6 bp [orig:96 D.83085 ] [96])
        (expr_list:REG_DEAD (reg:SI 4 si [orig:98 D.83085 ] [98])
            (nil))))
(jump_insn 71 70 106 21 (set (pc)
        (if_then_else (geu (reg:CC 17 flags)
                (const_int 0 [0]))
            (label_ref 78)
            (pc))) D:/Dev-Cpp/MinGW64/lib/gcc/x86_64-w64-mingw32/4.9.2/include/c++/bits/stl_tree.h:1456 596 {*jcc_1}
     (expr_list:REG_DEAD (reg:CC 17 flags)
        (int_list:REG_BR_PROB 5000 (nil)))
 -> 78)
;; lr  out 	 3 [bx] 7 [sp]
;; live  out 	 3 [bx] 7 [sp]

 succ:       14 [50.0%]  (CAN_FALLTHRU)
             22 [50.0%]  (FALLTHRU,CAN_FALLTHRU)

basic block 22, loop depth 0, count 0, freq 333, maybe hot
 prev block 21, next block 23, flags: (REACHABLE, RTL, MODIFIED)
 pred:       21 [50.0%]  (FALLTHRU,CAN_FALLTHRU)
             20 [50.0%]  (CAN_FALLTHRU)
;; bb 22 artificial_defs: { }
;; bb 22 artificial_uses: { u-1(7){ }}
;; lr  in  	 7 [sp]
;; lr  use 	 7 [sp]
;; lr  def 	 0 [ax] 1 [dx] 17 [flags]
;; live  in  	 7 [sp]
;; live  gen 	 0 [ax] 1 [dx]
;; live  kill	 17 [flags]

(code_label 106 71 73 22 80 "" [1 uses])
(note 73 106 167 22 [bb 22] NOTE_INSN_BASIC_BLOCK)
(insn 167 73 75 22 (parallel [
            (set (reg:SI 0 ax [orig:100 D.81357 ] [100])
                (const_int 0 [0]))
            (clobber (reg:CC 17 flags))
        ]) D:/Dev-Cpp/MinGW64/lib/gcc/x86_64-w64-mingw32/4.9.2/include/c++/bits/stl_tree.h:1457 82 {*movsi_xor}
     (nil))
(insn 75 167 78 22 (set (reg:SI 1 dx [orig:101 D.81357+4 ] [101])
        (mem/c:SI (plus:SI (reg/f:SI 7 sp)
                (const_int 24 [0x18])) [45 %sfp+-8 S4 A32])) D:/Dev-Cpp/MinGW64/lib/gcc/x86_64-w64-mingw32/4.9.2/include/c++/bits/stl_tree.h:1457 90 {*movsi_internal}
     (nil))
;; lr  out 	 0 [ax] 1 [dx] 7 [sp]
;; live  out 	 0 [ax] 1 [dx] 7 [sp]

 succ:       23 [100.0%]  (FALLTHRU,CAN_FALLTHRU)

basic block 23, loop depth 0, count 0, freq 333, maybe hot
 prev block 22, next block 24, flags: (REACHABLE, RTL)
 pred:       22 [100.0%]  (FALLTHRU,CAN_FALLTHRU)
;; bb 23 artificial_defs: { }
;; bb 23 artificial_uses: { u-1(7){ }}
;; lr  in  	
;; lr  use 	
;; lr  def 	
;; live  in  	
;; live  gen 	
;; live  kill	

(note 197 186 189 23 [bb 23] NOTE_INSN_BASIC_BLOCK)
(insn 189 197 190 23 (use (reg/i:DI 0 ax)) D:/Dev-Cpp/MinGW64/lib/gcc/x86_64-w64-mingw32/4.9.2/include/c++/bits/stl_tree.h:1459 -1
     (nil))
(note 190 189 191 23 NOTE_INSN_EPILOGUE_BEG)
(insn/f 191 190 192 23 (parallel [
            (set (reg/f:SI 7 sp)
                (plus:SI (reg/f:SI 7 sp)
                    (const_int 44 [0x2c])))
            (clobber (reg:CC 17 flags))
            (clobber (mem:BLK (scratch) [0  A8]))
        ]) D:/Dev-Cpp/MinGW64/lib/gcc/x86_64-w64-mingw32/4.9.2/include/c++/bits/stl_tree.h:1459 943 {pro_epilogue_adjust_stack_si_add}
     (expr_list:REG_CFA_ADJUST_CFA (set (reg/f:SI 7 sp)
            (plus:SI (reg/f:SI 7 sp)
                (const_int 44 [0x2c])))
        (expr_list:REG_UNUSED (reg:CC 17 flags)
            (nil))))
(insn/f 192 191 193 23 (set (reg:SI 3 bx)
        (mem:SI (post_inc:SI (reg/f:SI 7 sp)) [0  S4 A8])) D:/Dev-Cpp/MinGW64/lib/gcc/x86_64-w64-mingw32/4.9.2/include/c++/bits/stl_tree.h:1459 74 {*popsi1}
     (expr_list:REG_CFA_RESTORE (reg:SI 3 bx)
        (expr_list:REG_CFA_ADJUST_CFA (set (reg/f:SI 7 sp)
                (plus:SI (reg/f:SI 7 sp)
                    (const_int 4 [0x4])))
            (nil))))
(insn/f 193 192 194 23 (set (reg:SI 4 si)
        (mem:SI (post_inc:SI (reg/f:SI 7 sp)) [0  S4 A8])) D:/Dev-Cpp/MinGW64/lib/gcc/x86_64-w64-mingw32/4.9.2/include/c++/bits/stl_tree.h:1459 74 {*popsi1}
     (expr_list:REG_CFA_RESTORE (reg:SI 4 si)
        (expr_list:REG_CFA_ADJUST_CFA (set (reg/f:SI 7 sp)
                (plus:SI (reg/f:SI 7 sp)
                    (const_int 4 [0x4])))
            (nil))))
(insn/f 194 193 195 23 (set (reg:SI 5 di)
        (mem:SI (post_inc:SI (reg/f:SI 7 sp)) [0  S4 A8])) D:/Dev-Cpp/MinGW64/lib/gcc/x86_64-w64-mingw32/4.9.2/include/c++/bits/stl_tree.h:1459 74 {*popsi1}
     (expr_list:REG_CFA_RESTORE (reg:SI 5 di)
        (expr_list:REG_CFA_ADJUST_CFA (set (reg/f:SI 7 sp)
                (plus:SI (reg/f:SI 7 sp)
                    (const_int 4 [0x4])))
            (nil))))
(insn/f 195 194 196 23 (set (reg:SI 6 bp)
        (mem:SI (post_inc:SI (reg/f:SI 7 sp)) [0  S4 A8])) D:/Dev-Cpp/MinGW64/lib/gcc/x86_64-w64-mingw32/4.9.2/include/c++/bits/stl_tree.h:1459 74 {*popsi1}
     (expr_list:REG_CFA_RESTORE (reg:SI 6 bp)
        (expr_list:REG_CFA_ADJUST_CFA (set (reg/f:SI 7 sp)
                (plus:SI (reg/f:SI 7 sp)
                    (const_int 4 [0x4])))
            (nil))))
(jump_insn 196 195 0 23 (parallel [
            (simple_return)
            (use (const_int 4 [0x4]))
        ]) D:/Dev-Cpp/MinGW64/lib/gcc/x86_64-w64-mingw32/4.9.2/include/c++/bits/stl_tree.h:1459 660 {simple_return_pop_internal}
     (nil)
 -> simple_return)
;; lr  out 	
;; live  out 	

 succ:       EXIT [100.0%] 

basic block 24, loop depth 0, count 0, freq 46, maybe hot
 prev block 23, next block 1, flags: (REACHABLE, RTL, MODIFIED)
 pred:       17 [10.1%]  (FALLTHRU,CAN_FALLTHRU)
;; bb 24 artificial_defs: { }
;; bb 24 artificial_uses: { u-1(7){ }}
;; lr  in  	 3 [bx] 7 [sp]
;; lr  use 	 3 [bx] 7 [sp]
;; lr  def 	 0 [ax] 1 [dx] 17 [flags]
;; live  in  	 3 [bx] 7 [sp]
;; live  gen 	 0 [ax] 1 [dx]
;; live  kill	 17 [flags]

(note 52 51 168 24 [bb 24] NOTE_INSN_BASIC_BLOCK)
(insn 168 52 54 24 (parallel [
            (set (reg:SI 0 ax [orig:100 D.81357 ] [100])
                (const_int 0 [0]))
            (clobber (reg:CC 17 flags))
        ]) D:/Dev-Cpp/MinGW64/lib/gcc/x86_64-w64-mingw32/4.9.2/include/c++/bits/stl_tree.h:1452 82 {*movsi_xor}
     (nil))
(insn 54 168 57 24 (set (reg:SI 1 dx [orig:101 D.81357+4 ] [101])
        (reg/f:SI 3 bx [orig:86 __j ] [86])) D:/Dev-Cpp/MinGW64/lib/gcc/x86_64-w64-mingw32/4.9.2/include/c++/bits/stl_tree.h:1452 90 {*movsi_internal}
     (expr_list:REG_DEAD (reg/f:SI 3 bx [orig:86 __j ] [86])
        (nil)))
;; lr  out 	 0 [ax] 1 [dx] 7 [sp]
;; live  out 	 0 [ax] 1 [dx] 7 [sp]

 succ:       15 [100.0%]  (FALLTHRU,CAN_FALLTHRU)

basic block 1, loop depth 0, count 0, freq 900, maybe hot
 prev block 24, next block (nil), flags: (REACHABLE, RTL)
 pred:       15 [100.0%] 
             23 [100.0%] 
;; bb 1 artificial_defs: { }
;; bb 1 artificial_uses: { u-1(0){ }u-1(1){ }u-1(3){ }u-1(4){ }u-1(5){ }u-1(6){ }u-1(7){ }}
;; lr  in  	 0 [ax] 1 [dx] 3 [bx] 4 [si] 5 [di] 6 [bp] 7 [sp]
;; lr  use 	 0 [ax] 1 [dx] 3 [bx] 4 [si] 5 [di] 6 [bp] 7 [sp]
;; lr  def 	
;; live  in  	 0 [ax] 1 [dx] 3 [bx] 4 [si] 5 [di] 6 [bp] 7 [sp]
;; live  gen 	
;; live  kill	

;; lr  out 	
;; live  out 	

 succ:      




try_optimize_cfg iteration 1

Merging block 7 into block 6...
verify found no changes in insn with uid = 42.
verify found no changes in insn with uid = 43.
Merged blocks 6 and 7.
Merging block 11 into block 10...
verify found no changes in insn with uid = 181.
verify found no changes in insn with uid = 182.
Merged blocks 10 and 11.
Merging block 19 into block 18...
verify found no changes in insn with uid = 185.
verify found no changes in insn with uid = 186.
Merged blocks 18 and 19.
Merging block 23 into block 22...
verify found no changes in insn with uid = 189.
verify found no changes in insn with uid = 191.
verify found no changes in insn with uid = 192.
verify found no changes in insn with uid = 193.
verify found no changes in insn with uid = 194.
verify found no changes in insn with uid = 195.
verify found no changes in insn with uid = 196.
Merged blocks 22 and 23.


try_optimize_cfg iteration 2



try_optimize_cfg iteration 1

Emitting label for block 16
rescanning insn with uid = 15.
scanning new insn with uid = 201.
Emitting label for block 12
rescanning insn with uid = 43.
Emitting label for block 4
rescanning insn with uid = 26.
rescanning insn with uid = 46.
Emitting label for block 20
rescanning insn with uid = 67.
Emitting label for block 24
rescanning insn with uid = 51.
scanning new insn with uid = 207.
Reordered sequence:
 2 bb 2  [900]
 3 bb 3  [819]
 4 bb 4  [4550]
 5 bb 5  [2275]
 6 bb 6  [4550]
 7 bb 8  [8281]
 8 bb 9  [9100]
 9 bb 10  [4550]
 10 bb 12  [819]
 11 bb 13  [450]
 12 bb 14  [521]
 13 bb 15  [567]
 14 bb 16  [81]
 15 bb 17  [450]
 16 bb 18  [404]
 17 bb 20  [427]
 18 bb 21  [214]
 19 bb 22  [333]
 20 bb 24  [46]


std::pair<std::_Rb_tree_node_base*, std::_Rb_tree_node_base*> std::_Rb_tree<_Key, _Val, _KeyOfValue, _Compare, _Alloc>::_M_get_insert_unique_pos(const key_type&) [with _Key = long long unsigned int; _Val = std::pair<const long long unsigned int, int>; _KeyOfValue = std::_Select1st<std::pair<const long long unsigned int, int> >; _Compare = std::less<long long unsigned int>; _Alloc = std::allocator<std::pair<const long long unsigned int, int> >; std::_Rb_tree<_Key, _Val, _KeyOfValue, _Compare, _Alloc>::key_type = long long unsigned int]

Dataflow summary:
;;  invalidated by call 	 0 [ax] 1 [dx] 2 [cx] 8 [st] 9 [st(1)] 10 [st(2)] 11 [st(3)] 12 [st(4)] 13 [st(5)] 14 [st(6)] 15 [st(7)] 17 [flags] 18 [fpsr] 19 [fpcr] 21 [xmm0] 22 [xmm1] 23 [xmm2] 24 [xmm3] 25 [xmm4] 26 [xmm5] 27 [xmm6] 28 [xmm7] 29 [mm0] 30 [mm1] 31 [mm2] 32 [mm3] 33 [mm4] 34 [mm5] 35 [mm6] 36 [mm7] 37 [] 38 [] 39 [] 40 [] 41 [] 42 [] 43 [] 44 [] 45 [] 46 [] 47 [] 48 [] 49 [] 50 [] 51 [] 52 [] 53 [] 54 [] 55 [] 56 [] 57 [] 58 [] 59 [] 60 [] 61 [] 62 [] 63 [] 64 [] 65 [] 66 [] 67 [] 68 [] 69 [] 70 [] 71 [] 72 [] 73 [] 74 [] 75 [] 76 []
;;  hardware regs used 	 7 [sp]
;;  regular block artificial uses 	 7 [sp]
;;  eh block artificial uses 	 7 [sp] 16 [argp]
;;  entry block defs 	 0 [ax] 1 [dx] 2 [cx] 3 [bx] 4 [si] 5 [di] 6 [bp] 7 [sp] 21 [xmm0] 22 [xmm1] 23 [xmm2] 29 [mm0] 30 [mm1] 31 [mm2]
;;  exit block uses 	 0 [ax] 1 [dx] 3 [bx] 4 [si] 5 [di] 6 [bp] 7 [sp]
;;  regs ever live 	 0[ax] 1[dx] 2[cx] 3[bx] 4[si] 5[di] 6[bp] 7[sp] 17[flags]
;;  ref usage 	r0={9d,12u} r1={7d,4u} r2={4d,6u} r3={7d,13u} r4={6d,6u} r5={5d,5u} r6={5d,4u} r7={16d,48u} r8={1d} r9={1d} r10={1d} r11={1d} r12={1d} r13={1d} r14={1d} r15={1d} r17={18d,12u} r18={1d} r19={1d} r21={2d} r22={2d} r23={2d} r24={1d} r25={1d} r26={1d} r27={1d} r28={1d} r29={2d} r30={2d} r31={2d} r32={1d} r33={1d} r34={1d} r35={1d} r36={1d} r37={1d} r38={1d} r39={1d} r40={1d} r41={1d} r42={1d} r43={1d} r44={1d} r45={1d} r46={1d} r47={1d} r48={1d} r49={1d} r50={1d} r51={1d} r52={1d} r53={1d} r54={1d} r55={1d} r56={1d} r57={1d} r58={1d} r59={1d} r60={1d} r61={1d} r62={1d} r63={1d} r64={1d} r65={1d} r66={1d} r67={1d} r68={1d} r69={1d} r70={1d} r71={1d} r72={1d} r73={1d} r74={1d} r75={1d} r76={1d} 
;;    total ref usage 259{149d,110u,0e} in 73{72 regular + 1 call} insns.
(note 1 0 11 NOTE_INSN_DELETED)
;; basic block 2, loop depth 0, count 0, freq 900, maybe hot
;;  prev block 0, next block 3, flags: (REACHABLE, RTL, MODIFIED)
;;  pred:       ENTRY [100.0%]  (FALLTHRU)
;; bb 2 artificial_defs: { }
;; bb 2 artificial_uses: { u-1(7){ }}
;; lr  in  	 2 [cx] 3 [bx] 4 [si] 5 [di] 6 [bp] 7 [sp]
;; lr  use 	 2 [cx] 3 [bx] 4 [si] 5 [di] 6 [bp] 7 [sp]
;; lr  def 	 0 [ax] 3 [bx] 7 [sp] 17 [flags]
;; live  in  	 2 [cx] 3 [bx] 4 [si] 5 [di] 6 [bp] 7 [sp]
;; live  gen 	 0 [ax] 3 [bx] 7 [sp] 17 [flags]
;; live  kill	 17 [flags]
(note 11 1 150 2 [bb 2] NOTE_INSN_BASIC_BLOCK)
(insn/f 150 11 151 2 (set (mem:SI (pre_dec:SI (reg/f:SI 7 sp)) [0  S4 A8])
        (reg:SI 6 bp)) D:/Dev-Cpp/MinGW64/lib/gcc/x86_64-w64-mingw32/4.9.2/include/c++/bits/stl_tree.h:1435 66 {*pushsi2}
     (expr_list:REG_DEAD (reg:SI 6 bp)
        (nil)))
(insn/f 151 150 152 2 (set (mem:SI (pre_dec:SI (reg/f:SI 7 sp)) [0  S4 A8])
        (reg:SI 5 di)) D:/Dev-Cpp/MinGW64/lib/gcc/x86_64-w64-mingw32/4.9.2/include/c++/bits/stl_tree.h:1435 66 {*pushsi2}
     (expr_list:REG_DEAD (reg:SI 5 di)
        (nil)))
(insn/f 152 151 153 2 (set (mem:SI (pre_dec:SI (reg/f:SI 7 sp)) [0  S4 A8])
        (reg:SI 4 si)) D:/Dev-Cpp/MinGW64/lib/gcc/x86_64-w64-mingw32/4.9.2/include/c++/bits/stl_tree.h:1435 66 {*pushsi2}
     (expr_list:REG_DEAD (reg:SI 4 si)
        (nil)))
(insn/f 153 152 154 2 (set (mem:SI (pre_dec:SI (reg/f:SI 7 sp)) [0  S4 A8])
        (reg:SI 3 bx)) D:/Dev-Cpp/MinGW64/lib/gcc/x86_64-w64-mingw32/4.9.2/include/c++/bits/stl_tree.h:1435 66 {*pushsi2}
     (expr_list:REG_DEAD (reg:SI 3 bx)
        (nil)))
(insn/f 154 153 155 2 (parallel [
            (set (reg/f:SI 7 sp)
                (plus:SI (reg/f:SI 7 sp)
                    (const_int -44 [0xffffffffffffffd4])))
            (clobber (reg:CC 17 flags))
            (clobber (mem:BLK (scratch) [0  A8]))
        ]) D:/Dev-Cpp/MinGW64/lib/gcc/x86_64-w64-mingw32/4.9.2/include/c++/bits/stl_tree.h:1435 943 {pro_epilogue_adjust_stack_si_add}
     (expr_list:REG_UNUSED (reg:CC 17 flags)
        (expr_list:REG_CFA_ADJUST_CFA (set (reg/f:SI 7 sp)
                (plus:SI (reg/f:SI 7 sp)
                    (const_int -44 [0xffffffffffffffd4])))
            (nil))))
(note 155 154 148 2 NOTE_INSN_PROLOGUE_END)
(insn 148 155 3 2 (set (mem/c:SI (plus:SI (reg/f:SI 7 sp)
                (const_int 28 [0x1c])) [45 %sfp+-4 S4 A32])
        (reg/f:SI 2 cx [orig:93 this ] [93])) D:/Dev-Cpp/MinGW64/lib/gcc/x86_64-w64-mingw32/4.9.2/include/c++/bits/stl_tree.h:1435 90 {*movsi_internal}
     (nil))
(note 3 148 4 2 NOTE_INSN_DELETED)
(note 4 3 13 2 NOTE_INSN_FUNCTION_BEG)
(insn 13 4 14 2 (set (reg/f:SI 3 bx [orig:86 __j ] [86])
        (mem/f:SI (plus:SI (reg/f:SI 2 cx [orig:93 this ] [93])
                (const_int 8 [0x8])) [6 MEM[(struct _Rb_tree_node_base * *)this_6(D) + 8B]+0 S4 A32])) 90 {*movsi_internal}
     (nil))
(insn 14 13 15 2 (set (reg:CCZ 17 flags)
        (compare:CCZ (reg/f:SI 3 bx [orig:86 __j ] [86])
            (const_int 0 [0]))) D:/Dev-Cpp/MinGW64/lib/gcc/x86_64-w64-mingw32/4.9.2/include/c++/bits/stl_tree.h:1442 3 {*cmpsi_ccno_1}
     (nil))
(jump_insn 15 14 21 2 (set (pc)
        (if_then_else (eq (reg:CCZ 17 flags)
                (const_int 0 [0]))
            (label_ref:SI 200)
            (pc))) D:/Dev-Cpp/MinGW64/lib/gcc/x86_64-w64-mingw32/4.9.2/include/c++/bits/stl_tree.h:1442 596 {*jcc_1}
     (expr_list:REG_DEAD (reg:CCZ 17 flags)
        (int_list:REG_BR_PROB 900 (nil)))
 -> 200)
;;  succ:       3 [91.0%]  (FALLTHRU,CAN_FALLTHRU)
;;              14 [9.0%]  (CAN_FALLTHRU)
;; lr  out 	 2 [cx] 3 [bx] 7 [sp]
;; live  out 	 2 [cx] 3 [bx] 7 [sp]

;; basic block 3, loop depth 0, count 0, freq 819, maybe hot
;;  prev block 2, next block 4, flags: (REACHABLE, RTL, MODIFIED)
;;  pred:       2 [91.0%]  (FALLTHRU,CAN_FALLTHRU)
;; bb 3 artificial_defs: { }
;; bb 3 artificial_uses: { u-1(7){ }}
;; lr  in  	 3 [bx] 7 [sp]
;; lr  use 	 7 [sp]
;; lr  def 	 0 [ax] 5 [di] 6 [bp]
;; live  in  	 3 [bx] 7 [sp]
;; live  gen 	 0 [ax] 5 [di] 6 [bp]
;; live  kill	
(note 21 15 143 3 [bb 3] NOTE_INSN_BASIC_BLOCK)
(insn 143 21 107 3 (set (reg:SI 0 ax [112])
        (mem/f/c:SI (plus:SI (reg/f:SI 7 sp)
                (const_int 64 [0x40])) [6 __k+0 S4 A32])) 90 {*movsi_internal}
     (nil))
(insn 107 143 108 3 (set (reg:SI 6 bp [orig:96 D.83085 ] [96])
        (mem:SI (reg:SI 0 ax [112]) [34 MEM[(const long long unsigned int &)__k_8(D)]+0 S4 A64])) 90 {*movsi_internal}
     (nil))
(insn 108 107 201 3 (set (reg:SI 5 di [orig:97 D.83085+4 ] [97])
        (mem:SI (plus:SI (reg:SI 0 ax [113])
                (const_int 4 [0x4])) [34 MEM[(const long long unsigned int &)__k_8(D)]+4 S4 A32])) 90 {*movsi_internal}
     (expr_list:REG_DEAD (reg:SI 0 ax [113])
        (nil)))
(jump_insn 201 108 202 3 (set (pc)
        (label_ref 41)) -1
     (nil)
 -> 41)
;;  succ:       8 [100.0%]  (CAN_FALLTHRU)
;; lr  out 	 3 [bx] 5 [di] 6 [bp] 7 [sp]
;; live  out 	 3 [bx] 5 [di] 6 [bp] 7 [sp]

(barrier 202 201 204)
;; basic block 4, loop depth 0, count 0, freq 4550, maybe hot
;;  prev block 3, next block 5, flags: (REACHABLE, RTL, MODIFIED)
;;  pred:       8 [50.0%]  (CAN_FALLTHRU)
;; bb 4 artificial_defs: { }
;; bb 4 artificial_uses: { u-1(7){ }}
;; lr  in  	 2 [cx] 3 [bx] 4 [si] 5 [di] 6 [bp] 7 [sp] 17 [flags]
;; lr  use 	 7 [sp] 17 [flags]
;; lr  def 	
;; live  in  	 2 [cx] 3 [bx] 4 [si] 5 [di] 6 [bp] 7 [sp] 17 [flags]
;; live  gen 	
;; live  kill	
(code_label 204 202 99 4 85 "" [1 uses])
(note 99 204 28 4 [bb 4] NOTE_INSN_BASIC_BLOCK)
(jump_insn 28 99 100 4 (set (pc)
        (if_then_else (gtu (reg:CC 17 flags)
                (const_int 0 [0]))
            (label_ref:SI 105)
            (pc))) D:/Dev-Cpp/MinGW64/lib/gcc/x86_64-w64-mingw32/4.9.2/include/c++/bits/stl_tree.h:1446 596 {*jcc_1}
     (expr_list:REG_DEAD (reg:CC 17 flags)
        (int_list:REG_BR_PROB 5000 (nil)))
 -> 105)
;;  succ:       6 [50.0%]  (CAN_FALLTHRU)
;;              5 [50.0%]  (FALLTHRU,CAN_FALLTHRU)
;; lr  out 	 2 [cx] 3 [bx] 4 [si] 5 [di] 6 [bp] 7 [sp]
;; live  out 	 2 [cx] 3 [bx] 4 [si] 5 [di] 6 [bp] 7 [sp]

;; basic block 5, loop depth 0, count 0, freq 2275, maybe hot
;;  prev block 4, next block 6, flags: (REACHABLE, RTL, MODIFIED)
;;  pred:       4 [50.0%]  (FALLTHRU,CAN_FALLTHRU)
;; bb 5 artificial_defs: { }
;; bb 5 artificial_uses: { u-1(7){ }}
;; lr  in  	 2 [cx] 3 [bx] 4 [si] 5 [di] 6 [bp] 7 [sp]
;; lr  use 	 4 [si] 6 [bp] 7 [sp]
;; lr  def 	 17 [flags]
;; live  in  	 2 [cx] 3 [bx] 4 [si] 5 [di] 6 [bp] 7 [sp]
;; live  gen 	 17 [flags]
;; live  kill	
(note 100 28 29 5 [bb 5] NOTE_INSN_BASIC_BLOCK)
(insn 29 100 30 5 (set (reg:CC 17 flags)
        (compare:CC (reg:SI 4 si [orig:98 D.83085 ] [98])
            (reg:SI 6 bp [orig:96 D.83085 ] [96]))) D:/Dev-Cpp/MinGW64/lib/gcc/x86_64-w64-mingw32/4.9.2/include/c++/bits/stl_tree.h:1446 7 {*cmpsi_1}
     (nil))
(jump_insn 30 29 105 5 (set (pc)
        (if_then_else (leu (reg:CC 17 flags)
                (const_int 0 [0]))
            (label_ref 36)
            (pc))) D:/Dev-Cpp/MinGW64/lib/gcc/x86_64-w64-mingw32/4.9.2/include/c++/bits/stl_tree.h:1446 596 {*jcc_1}
     (expr_list:REG_DEAD (reg:CC 17 flags)
        (int_list:REG_BR_PROB 5000 (nil)))
 -> 36)
;;  succ:       9 [50.0%]  (CAN_FALLTHRU)
;;              6 [50.0%]  (FALLTHRU,CAN_FALLTHRU)
;; lr  out 	 2 [cx] 3 [bx] 4 [si] 5 [di] 6 [bp] 7 [sp]
;; live  out 	 2 [cx] 3 [bx] 4 [si] 5 [di] 6 [bp] 7 [sp]

;; basic block 6, loop depth 0, count 0, freq 4550, maybe hot
;; Invalid sum of incoming frequencies 3413, should be 4550
;;  prev block 5, next block 7, flags: (REACHABLE, RTL, MODIFIED)
;;  pred:       5 [50.0%]  (FALLTHRU,CAN_FALLTHRU)
;;              4 [50.0%]  (CAN_FALLTHRU)
;; bb 6 artificial_defs: { }
;; bb 6 artificial_uses: { u-1(7){ }}
;; lr  in  	 2 [cx] 3 [bx] 4 [si] 5 [di] 6 [bp] 7 [sp]
;; lr  use 	 3 [bx] 7 [sp]
;; lr  def 	 0 [ax] 1 [dx]
;; live  in  	 2 [cx] 3 [bx] 4 [si] 5 [di] 6 [bp] 7 [sp]
;; live  gen 	 0 [ax] 1 [dx]
;; live  kill	
(code_label 105 30 32 6 79 "" [1 uses])
(note 32 105 33 6 [bb 6] NOTE_INSN_BASIC_BLOCK)
(insn 33 32 6 6 (set (reg/f:SI 0 ax [orig:84 __j ] [84])
        (mem/f:SI (plus:SI (reg/f:SI 3 bx [orig:86 __j ] [86])
                (const_int 8 [0x8])) [6 MEM[(struct _Rb_tree_node_base * *)__j_43 + 8B]+0 S4 A32])) 90 {*movsi_internal}
     (nil))
(insn 6 33 42 6 (set (reg/v:QI 1 dx [orig:83 __comp ] [83])
        (const_int 1 [0x1])) 93 {*movqi_internal}
     (expr_list:REG_EQUAL (const_int 1 [0x1])
        (nil)))
(insn 42 6 43 6 (set (reg:CCZ 17 flags)
        (compare:CCZ (reg/f:SI 0 ax [orig:84 __j ] [84])
            (const_int 0 [0]))) D:/Dev-Cpp/MinGW64/lib/gcc/x86_64-w64-mingw32/4.9.2/include/c++/bits/stl_tree.h:1442 3 {*cmpsi_ccno_1}
     (nil))
(jump_insn 43 42 94 6 (set (pc)
        (if_then_else (eq (reg:CCZ 17 flags)
                (const_int 0 [0]))
            (label_ref:SI 203)
            (pc))) D:/Dev-Cpp/MinGW64/lib/gcc/x86_64-w64-mingw32/4.9.2/include/c++/bits/stl_tree.h:1442 596 {*jcc_1}
     (expr_list:REG_DEAD (reg:CCZ 17 flags)
        (int_list:REG_BR_PROB 900 (nil)))
 -> 203)
;;  succ:       7 [91.0%]  (FALLTHRU,CAN_FALLTHRU)
;;              10 [9.0%]  (CAN_FALLTHRU,LOOP_EXIT)
;; lr  out 	 0 [ax] 1 [dx] 2 [cx] 3 [bx] 4 [si] 5 [di] 6 [bp] 7 [sp]
;; live  out 	 0 [ax] 1 [dx] 2 [cx] 3 [bx] 4 [si] 5 [di] 6 [bp] 7 [sp]

;; basic block 7, loop depth 0, count 0, freq 8281, maybe hot
;;  prev block 6, next block 8, flags: (REACHABLE, RTL)
;;  pred:       6 [91.0%]  (FALLTHRU,CAN_FALLTHRU)
;;              9 [91.0%]  (CAN_FALLTHRU)
;; bb 7 artificial_defs: { }
;; bb 7 artificial_uses: { u-1(7){ }}
;; lr  in  	 0 [ax] 5 [di] 6 [bp] 7 [sp]
;; lr  use 	 0 [ax] 7 [sp]
;; lr  def 	 3 [bx]
;; live  in  	 0 [ax] 5 [di] 6 [bp] 7 [sp]
;; live  gen 	 3 [bx]
;; live  kill	
(code_label 94 43 93 7 77 "" [1 uses])
(note 93 94 5 7 [bb 7] NOTE_INSN_BASIC_BLOCK)
(insn 5 93 41 7 (set (reg/f:SI 3 bx [orig:86 __j ] [86])
        (reg/f:SI 0 ax [orig:84 __j ] [84])) 90 {*movsi_internal}
     (expr_list:REG_DEAD (reg/f:SI 0 ax [orig:84 __j ] [84])
        (nil)))
;;  succ:       8 [100.0%]  (FALLTHRU,DFS_BACK,CAN_FALLTHRU)
;; lr  out 	 3 [bx] 5 [di] 6 [bp] 7 [sp]
;; live  out 	 3 [bx] 5 [di] 6 [bp] 7 [sp]

;; basic block 8, loop depth 0, count 0, freq 9100, maybe hot
;;  prev block 7, next block 9, flags: (REACHABLE, RTL, MODIFIED)
;;  pred:       7 [100.0%]  (FALLTHRU,DFS_BACK,CAN_FALLTHRU)
;;              3 [100.0%]  (CAN_FALLTHRU)
;; bb 8 artificial_defs: { }
;; bb 8 artificial_uses: { u-1(7){ }}
;; lr  in  	 3 [bx] 5 [di] 6 [bp] 7 [sp]
;; lr  use 	 3 [bx] 5 [di] 7 [sp]
;; lr  def 	 2 [cx] 4 [si] 17 [flags]
;; live  in  	 3 [bx] 5 [di] 6 [bp] 7 [sp]
;; live  gen 	 2 [cx] 4 [si] 17 [flags]
;; live  kill	
(code_label 41 5 23 8 71 "" [1 uses])
(note 23 41 109 8 [bb 8] NOTE_INSN_BASIC_BLOCK)
(insn 109 23 110 8 (set (reg:SI 4 si [orig:98 D.83085 ] [98])
        (mem:SI (plus:SI (reg/f:SI 3 bx [orig:86 __j ] [86])
                (const_int 16 [0x10])) [34 MEM[(const long long unsigned int &)__j_43 + 16]+0 S4 A64])) 90 {*movsi_internal}
     (nil))
(insn 110 109 25 8 (set (reg:SI 2 cx [orig:99 D.83085+4 ] [99])
        (mem:SI (plus:SI (reg/f:SI 3 bx [orig:86 __j ] [86])
                (const_int 20 [0x14])) [34 MEM[(const long long unsigned int &)__j_43 + 16]+4 S4 A32])) 90 {*movsi_internal}
     (nil))
(insn 25 110 26 8 (set (reg:CC 17 flags)
        (compare:CC (reg:SI 2 cx [orig:99 D.83085+4 ] [99])
            (reg:SI 5 di [orig:97 D.83085+4 ] [97]))) D:/Dev-Cpp/MinGW64/lib/gcc/x86_64-w64-mingw32/4.9.2/include/c++/bits/stl_tree.h:1446 7 {*cmpsi_1}
     (nil))
(jump_insn 26 25 36 8 (set (pc)
        (if_then_else (geu (reg:CC 17 flags)
                (const_int 0 [0]))
            (label_ref:SI 204)
            (pc))) D:/Dev-Cpp/MinGW64/lib/gcc/x86_64-w64-mingw32/4.9.2/include/c++/bits/stl_tree.h:1446 596 {*jcc_1}
     (int_list:REG_BR_PROB 5000 (nil))
 -> 204)
;;  succ:       9 [50.0%]  (FALLTHRU,CAN_FALLTHRU)
;;              4 [50.0%]  (CAN_FALLTHRU)
;; lr  out 	 2 [cx] 3 [bx] 4 [si] 5 [di] 6 [bp] 7 [sp] 17 [flags]
;; live  out 	 2 [cx] 3 [bx] 4 [si] 5 [di] 6 [bp] 7 [sp] 17 [flags]

;; basic block 9, loop depth 0, count 0, freq 4550, maybe hot
;; Invalid sum of incoming frequencies 5688, should be 4550
;;  prev block 8, next block 10, flags: (REACHABLE, RTL, MODIFIED)
;;  pred:       8 [50.0%]  (FALLTHRU,CAN_FALLTHRU)
;;              5 [50.0%]  (CAN_FALLTHRU)
;; bb 9 artificial_defs: { }
;; bb 9 artificial_uses: { u-1(7){ }}
;; lr  in  	 2 [cx] 3 [bx] 4 [si] 5 [di] 6 [bp] 7 [sp]
;; lr  use 	 3 [bx] 7 [sp]
;; lr  def 	 0 [ax] 1 [dx] 17 [flags]
;; live  in  	 2 [cx] 3 [bx] 4 [si] 5 [di] 6 [bp] 7 [sp]
;; live  gen 	 0 [ax] 1 [dx]
;; live  kill	 17 [flags]
(code_label 36 26 37 9 68 "" [1 uses])
(note 37 36 38 9 [bb 9] NOTE_INSN_BASIC_BLOCK)
(insn 38 37 169 9 (set (reg/f:SI 0 ax [orig:84 __j ] [84])
        (mem/f:SI (plus:SI (reg/f:SI 3 bx [orig:86 __j ] [86])
                (const_int 12 [0xc])) [6 MEM[(struct _Rb_tree_node_base * *)__j_43 + 12B]+0 S4 A32])) 90 {*movsi_internal}
     (nil))
(insn 169 38 181 9 (parallel [
            (set (reg:SI 1 dx [orig:83 __comp ] [83])
                (const_int 0 [0]))
            (clobber (reg:CC 17 flags))
        ]) D:/Dev-Cpp/MinGW64/lib/gcc/x86_64-w64-mingw32/4.9.2/include/c++/bits/stl_tree.h:1446 82 {*movsi_xor}
     (nil))
(insn 181 169 182 9 (set (reg:CCZ 17 flags)
        (compare:CCZ (reg/f:SI 0 ax [orig:84 __j ] [84])
            (const_int 0 [0]))) D:/Dev-Cpp/MinGW64/lib/gcc/x86_64-w64-mingw32/4.9.2/include/c++/bits/stl_tree.h:1442 3 {*cmpsi_ccno_1}
     (nil))
(jump_insn 182 181 203 9 (set (pc)
        (if_then_else (ne (reg:CCZ 17 flags)
                (const_int 0 [0]))
            (label_ref:SI 94)
            (pc))) D:/Dev-Cpp/MinGW64/lib/gcc/x86_64-w64-mingw32/4.9.2/include/c++/bits/stl_tree.h:1442 596 {*jcc_1}
     (int_list:REG_BR_PROB 9100 (expr_list:REG_DEAD (reg:CCZ 17 flags)
            (nil)))
 -> 94)
;;  succ:       7 [91.0%]  (CAN_FALLTHRU)
;;              10 [9.0%]  (FALLTHRU,CAN_FALLTHRU,LOOP_EXIT)
;; lr  out 	 0 [ax] 1 [dx] 2 [cx] 3 [bx] 4 [si] 5 [di] 6 [bp] 7 [sp]
;; live  out 	 0 [ax] 1 [dx] 2 [cx] 3 [bx] 4 [si] 5 [di] 6 [bp] 7 [sp]

;; basic block 10, loop depth 0, count 0, freq 819, maybe hot
;;  prev block 9, next block 11, flags: (REACHABLE, RTL, MODIFIED)
;;  pred:       6 [9.0%]  (CAN_FALLTHRU,LOOP_EXIT)
;;              9 [9.0%]  (FALLTHRU,CAN_FALLTHRU,LOOP_EXIT)
;; bb 10 artificial_defs: { }
;; bb 10 artificial_uses: { u-1(7){ }}
;; lr  in  	 1 [dx] 2 [cx] 3 [bx] 4 [si] 5 [di] 6 [bp] 7 [sp]
;; lr  use 	 1 [dx] 3 [bx] 7 [sp]
;; lr  def 	 17 [flags]
;; live  in  	 1 [dx] 2 [cx] 3 [bx] 4 [si] 5 [di] 6 [bp] 7 [sp]
;; live  gen 	 17 [flags]
;; live  kill	
(code_label 203 182 44 10 84 "" [1 uses])
(note 44 203 8 10 [bb 10] NOTE_INSN_BASIC_BLOCK)
(insn 8 44 45 10 (set (mem/c:SI (plus:SI (reg/f:SI 7 sp)
                (const_int 24 [0x18])) [45 %sfp+-8 S4 A32])
        (reg/f:SI 3 bx [orig:86 __j ] [86])) 90 {*movsi_internal}
     (nil))
(insn 45 8 46 10 (set (reg:CCZ 17 flags)
        (compare:CCZ (reg/v:QI 1 dx [orig:83 __comp ] [83])
            (const_int 0 [0]))) D:/Dev-Cpp/MinGW64/lib/gcc/x86_64-w64-mingw32/4.9.2/include/c++/bits/stl_tree.h:1449 1 {*cmpqi_ccno_1}
     (expr_list:REG_DEAD (reg/v:QI 1 dx [orig:83 __comp ] [83])
        (nil)))
(jump_insn 46 45 65 10 (set (pc)
        (if_then_else (ne (reg:CCZ 17 flags)
                (const_int 0 [0]))
            (label_ref:SI 47)
            (pc))) D:/Dev-Cpp/MinGW64/lib/gcc/x86_64-w64-mingw32/4.9.2/include/c++/bits/stl_tree.h:1449 596 {*jcc_1}
     (expr_list:REG_DEAD (reg:CCZ 17 flags)
        (int_list:REG_BR_PROB 4505 (nil)))
 -> 47)
;;  succ:       15 [45.0%]  (CAN_FALLTHRU)
;;              11 [55.0%]  (FALLTHRU,CAN_FALLTHRU)
;; lr  out 	 2 [cx] 3 [bx] 4 [si] 5 [di] 6 [bp] 7 [sp]
;; live  out 	 2 [cx] 3 [bx] 4 [si] 5 [di] 6 [bp] 7 [sp]

;; basic block 11, loop depth 0, count 0, freq 450, maybe hot
;;  prev block 10, next block 12, flags: (REACHABLE, RTL, MODIFIED)
;;  pred:       10 [55.0%]  (FALLTHRU,CAN_FALLTHRU)
;; bb 11 artificial_defs: { }
;; bb 11 artificial_uses: { u-1(7){ }}
;; lr  in  	 2 [cx] 3 [bx] 4 [si] 5 [di] 6 [bp] 7 [sp]
;; lr  use 	 2 [cx] 5 [di] 7 [sp]
;; lr  def 	 17 [flags]
;; live  in  	 2 [cx] 3 [bx] 4 [si] 5 [di] 6 [bp] 7 [sp]
;; live  gen 	 17 [flags]
;; live  kill	
(note 65 46 66 11 [bb 11] NOTE_INSN_BASIC_BLOCK)
(insn 66 65 67 11 (set (reg:CC 17 flags)
        (compare:CC (reg:SI 2 cx [orig:99 D.83085+4 ] [99])
            (reg:SI 5 di [orig:97 D.83085+4 ] [97]))) D:/Dev-Cpp/MinGW64/lib/gcc/x86_64-w64-mingw32/4.9.2/include/c++/bits/stl_tree.h:1456 7 {*cmpsi_1}
     (expr_list:REG_DEAD (reg:SI 5 di [orig:97 D.83085+4 ] [97])
        (expr_list:REG_DEAD (reg:SI 2 cx [orig:99 D.83085+4 ] [99])
            (nil))))
(jump_insn 67 66 78 11 (set (pc)
        (if_then_else (leu (reg:CC 17 flags)
                (const_int 0 [0]))
            (label_ref:SI 205)
            (pc))) D:/Dev-Cpp/MinGW64/lib/gcc/x86_64-w64-mingw32/4.9.2/include/c++/bits/stl_tree.h:1456 596 {*jcc_1}
     (int_list:REG_BR_PROB 5000 (nil))
 -> 205)
;;  succ:       12 [50.0%]  (FALLTHRU,CAN_FALLTHRU)
;;              17 [50.0%]  (CAN_FALLTHRU)
;; lr  out 	 3 [bx] 4 [si] 6 [bp] 7 [sp] 17 [flags]
;; live  out 	 3 [bx] 4 [si] 6 [bp] 7 [sp] 17 [flags]

;; basic block 12, loop depth 0, count 0, freq 521, maybe hot
;;  prev block 11, next block 13, flags: (REACHABLE, RTL)
;;  pred:       11 [50.0%]  (FALLTHRU,CAN_FALLTHRU)
;;              18 [50.0%]  (CAN_FALLTHRU)
;;              16 [50.0%]  (CAN_FALLTHRU)
;; bb 12 artificial_defs: { }
;; bb 12 artificial_uses: { u-1(7){ }}
;; lr  in  	 3 [bx] 7 [sp]
;; lr  use 	 3 [bx] 7 [sp]
;; lr  def 	 0 [ax] 1 [dx] 17 [flags]
;; live  in  	 3 [bx] 7 [sp]
;; live  gen 	 0 [ax] 1 [dx]
;; live  kill	 17 [flags]
(code_label 78 67 79 12 75 "" [2 uses])
(note 79 78 80 12 [bb 12] NOTE_INSN_BASIC_BLOCK)
(insn 80 79 166 12 (set (reg:SI 0 ax [orig:100 D.81357 ] [100])
        (reg/f:SI 3 bx [orig:86 __j ] [86])) D:/Dev-Cpp/MinGW64/lib/gcc/x86_64-w64-mingw32/4.9.2/include/c++/bits/stl_tree.h:1458 90 {*movsi_internal}
     (expr_list:REG_DEAD (reg/f:SI 3 bx [orig:86 __j ] [86])
        (nil)))
(insn 166 80 82 12 (parallel [
            (set (reg:SI 1 dx [orig:101 D.81357+4 ] [101])
                (const_int 0 [0]))
            (clobber (reg:CC 17 flags))
        ]) D:/Dev-Cpp/MinGW64/lib/gcc/x86_64-w64-mingw32/4.9.2/include/c++/bits/stl_tree.h:1458 82 {*movsi_xor}
     (nil))
;;  succ:       13 [100.0%]  (FALLTHRU,CAN_FALLTHRU)
;; lr  out 	 0 [ax] 1 [dx] 7 [sp]
;; live  out 	 0 [ax] 1 [dx] 7 [sp]

;; basic block 13, loop depth 0, count 0, freq 567, maybe hot
;;  prev block 12, next block 14, flags: (REACHABLE, RTL)
;;  pred:       12 [100.0%]  (FALLTHRU,CAN_FALLTHRU)
;;              20 [100.0%]  (CAN_FALLTHRU)
;; bb 13 artificial_defs: { }
;; bb 13 artificial_uses: { u-1(7){ }}
;; lr  in  	 0 [ax] 1 [dx] 7 [sp]
;; lr  use 	 0 [ax] 1 [dx] 7 [sp]
;; lr  def 	 3 [bx] 4 [si] 5 [di] 6 [bp] 7 [sp] 17 [flags]
;; live  in  	 0 [ax] 1 [dx] 7 [sp]
;; live  gen 	 3 [bx] 4 [si] 5 [di] 6 [bp] 7 [sp]
;; live  kill	 17 [flags]
(code_label 82 166 83 13 74 "" [1 uses])
(note 83 82 89 13 [bb 13] NOTE_INSN_BASIC_BLOCK)
(insn 89 83 158 13 (use (reg/i:DI 0 ax)) D:/Dev-Cpp/MinGW64/lib/gcc/x86_64-w64-mingw32/4.9.2/include/c++/bits/stl_tree.h:1459 -1
     (nil))
(note 158 89 159 13 NOTE_INSN_EPILOGUE_BEG)
(insn/f 159 158 160 13 (parallel [
            (set (reg/f:SI 7 sp)
                (plus:SI (reg/f:SI 7 sp)
                    (const_int 44 [0x2c])))
            (clobber (reg:CC 17 flags))
            (clobber (mem:BLK (scratch) [0  A8]))
        ]) D:/Dev-Cpp/MinGW64/lib/gcc/x86_64-w64-mingw32/4.9.2/include/c++/bits/stl_tree.h:1459 943 {pro_epilogue_adjust_stack_si_add}
     (expr_list:REG_UNUSED (reg:CC 17 flags)
        (expr_list:REG_CFA_ADJUST_CFA (set (reg/f:SI 7 sp)
                (plus:SI (reg/f:SI 7 sp)
                    (const_int 44 [0x2c])))
            (nil))))
(insn/f 160 159 161 13 (set (reg:SI 3 bx)
        (mem:SI (post_inc:SI (reg/f:SI 7 sp)) [0  S4 A8])) D:/Dev-Cpp/MinGW64/lib/gcc/x86_64-w64-mingw32/4.9.2/include/c++/bits/stl_tree.h:1459 74 {*popsi1}
     (expr_list:REG_CFA_ADJUST_CFA (set (reg/f:SI 7 sp)
            (plus:SI (reg/f:SI 7 sp)
                (const_int 4 [0x4])))
        (expr_list:REG_CFA_RESTORE (reg:SI 3 bx)
            (nil))))
(insn/f 161 160 162 13 (set (reg:SI 4 si)
        (mem:SI (post_inc:SI (reg/f:SI 7 sp)) [0  S4 A8])) D:/Dev-Cpp/MinGW64/lib/gcc/x86_64-w64-mingw32/4.9.2/include/c++/bits/stl_tree.h:1459 74 {*popsi1}
     (expr_list:REG_CFA_ADJUST_CFA (set (reg/f:SI 7 sp)
            (plus:SI (reg/f:SI 7 sp)
                (const_int 4 [0x4])))
        (expr_list:REG_CFA_RESTORE (reg:SI 4 si)
            (nil))))
(insn/f 162 161 163 13 (set (reg:SI 5 di)
        (mem:SI (post_inc:SI (reg/f:SI 7 sp)) [0  S4 A8])) D:/Dev-Cpp/MinGW64/lib/gcc/x86_64-w64-mingw32/4.9.2/include/c++/bits/stl_tree.h:1459 74 {*popsi1}
     (expr_list:REG_CFA_ADJUST_CFA (set (reg/f:SI 7 sp)
            (plus:SI (reg/f:SI 7 sp)
                (const_int 4 [0x4])))
        (expr_list:REG_CFA_RESTORE (reg:SI 5 di)
            (nil))))
(insn/f 163 162 164 13 (set (reg:SI 6 bp)
        (mem:SI (post_inc:SI (reg/f:SI 7 sp)) [0  S4 A8])) D:/Dev-Cpp/MinGW64/lib/gcc/x86_64-w64-mingw32/4.9.2/include/c++/bits/stl_tree.h:1459 74 {*popsi1}
     (expr_list:REG_CFA_ADJUST_CFA (set (reg/f:SI 7 sp)
            (plus:SI (reg/f:SI 7 sp)
                (const_int 4 [0x4])))
        (expr_list:REG_CFA_RESTORE (reg:SI 6 bp)
            (nil))))
(jump_insn 164 163 165 13 (parallel [
            (simple_return)
            (use (const_int 4 [0x4]))
        ]) D:/Dev-Cpp/MinGW64/lib/gcc/x86_64-w64-mingw32/4.9.2/include/c++/bits/stl_tree.h:1459 660 {simple_return_pop_internal}
     (nil)
 -> simple_return)
;;  succ:       EXIT [100.0%] 
;; lr  out 	 0 [ax] 1 [dx] 3 [bx] 4 [si] 5 [di] 6 [bp] 7 [sp]
;; live  out 	 0 [ax] 1 [dx] 3 [bx] 4 [si] 5 [di] 6 [bp] 7 [sp]

(barrier 165 164 200)
;; basic block 14, loop depth 0, count 0, freq 81, maybe hot
;;  prev block 13, next block 15, flags: (REACHABLE, RTL, MODIFIED)
;;  pred:       2 [9.0%]  (CAN_FALLTHRU)
;; bb 14 artificial_defs: { }
;; bb 14 artificial_uses: { u-1(7){ }}
;; lr  in  	 2 [cx] 7 [sp]
;; lr  use 	 2 [cx] 7 [sp]
;; lr  def 	 3 [bx]
;; live  in  	 2 [cx] 7 [sp]
;; live  gen 	 3 [bx]
;; live  kill	
(code_label 200 165 16 14 83 "" [1 uses])
(note 16 200 149 14 [bb 14] NOTE_INSN_BASIC_BLOCK)
(insn 149 16 47 14 (set (reg/f:SI 3 bx [orig:86 __j ] [86])
        (plus:SI (reg/f:SI 2 cx [orig:93 this ] [93])
            (const_int 4 [0x4]))) D:/Dev-Cpp/MinGW64/lib/gcc/x86_64-w64-mingw32/4.9.2/include/c++/bits/stl_tree.h:529 213 {*leasi}
     (expr_list:REG_DEAD (reg/f:SI 0 ax [orig:93 this ] [93])
        (nil)))
;;  succ:       15 [100.0%]  (FALLTHRU,CAN_FALLTHRU)
;; lr  out 	 3 [bx] 7 [sp]
;; live  out 	 3 [bx] 7 [sp]

;; basic block 15, loop depth 0, count 0, freq 450, maybe hot
;;  prev block 14, next block 16, flags: (REACHABLE, RTL, MODIFIED)
;;  pred:       10 [45.0%]  (CAN_FALLTHRU)
;;              14 [100.0%]  (FALLTHRU,CAN_FALLTHRU)
;; bb 15 artificial_defs: { }
;; bb 15 artificial_uses: { u-1(7){ }}
;; lr  in  	 3 [bx] 7 [sp]
;; lr  use 	 3 [bx] 7 [sp]
;; lr  def 	 0 [ax] 17 [flags]
;; live  in  	 3 [bx] 7 [sp]
;; live  gen 	 0 [ax] 17 [flags]
;; live  kill	
(code_label 47 149 48 15 67 "" [1 uses])
(note 48 47 49 15 [bb 15] NOTE_INSN_BASIC_BLOCK)
(note 49 48 145 15 NOTE_INSN_DELETED)
(insn 145 49 50 15 (set (reg/f:SI 0 ax [orig:93 this ] [93])
        (mem/c:SI (plus:SI (reg/f:SI 7 sp)
                (const_int 28 [0x1c])) [45 %sfp+-4 S4 A32])) D:/Dev-Cpp/MinGW64/lib/gcc/x86_64-w64-mingw32/4.9.2/include/c++/bits/stl_tree.h:1451 90 {*movsi_internal}
     (nil))
(insn 50 145 51 15 (set (reg:CCZ 17 flags)
        (compare:CCZ (mem/f:SI (plus:SI (reg/f:SI 0 ax [orig:93 this ] [93])
                    (const_int 12 [0xc])) [6 MEM[(struct _Rb_tree_node_base * *)this_6(D) + 12B]+0 S4 A32])
            (reg/f:SI 3 bx [orig:86 __j ] [86]))) D:/Dev-Cpp/MinGW64/lib/gcc/x86_64-w64-mingw32/4.9.2/include/c++/bits/stl_tree.h:1451 7 {*cmpsi_1}
     (expr_list:REG_DEAD (reg/f:SI 0 ax [orig:93 this ] [93])
        (nil)))
(jump_insn 51 50 58 15 (set (pc)
        (if_then_else (eq (reg:CCZ 17 flags)
                (const_int 0 [0]))
            (label_ref:SI 206)
            (pc))) D:/Dev-Cpp/MinGW64/lib/gcc/x86_64-w64-mingw32/4.9.2/include/c++/bits/stl_tree.h:1451 596 {*jcc_1}
     (expr_list:REG_DEAD (reg:CCZ 17 flags)
        (int_list:REG_BR_PROB 1014 (nil)))
 -> 206)
;;  succ:       20 [10.1%]  (CAN_FALLTHRU)
;;              16 [89.9%]  (FALLTHRU,CAN_FALLTHRU)
;; lr  out 	 3 [bx] 7 [sp]
;; live  out 	 3 [bx] 7 [sp]

;; basic block 16, loop depth 0, count 0, freq 404, maybe hot
;;  prev block 15, next block 17, flags: (REACHABLE, RTL, MODIFIED)
;;  pred:       15 [89.9%]  (FALLTHRU,CAN_FALLTHRU)
;; bb 16 artificial_defs: { }
;; bb 16 artificial_uses: { u-1(7){ }}
;; lr  in  	 3 [bx] 7 [sp]
;; lr  use 	 3 [bx] 7 [sp]
;; lr  def 	 0 [ax] 1 [dx] 2 [cx] 3 [bx] 4 [si] 5 [di] 6 [bp] 8 [st] 9 [st(1)] 10 [st(2)] 11 [st(3)] 12 [st(4)] 13 [st(5)] 14 [st(6)] 15 [st(7)] 17 [flags] 18 [fpsr] 19 [fpcr] 21 [xmm0] 22 [xmm1] 23 [xmm2] 24 [xmm3] 25 [xmm4] 26 [xmm5] 27 [xmm6] 28 [xmm7] 29 [mm0] 30 [mm1] 31 [mm2] 32 [mm3] 33 [mm4] 34 [mm5] 35 [mm6] 36 [mm7] 37 [] 38 [] 39 [] 40 [] 41 [] 42 [] 43 [] 44 [] 45 [] 46 [] 47 [] 48 [] 49 [] 50 [] 51 [] 52 [] 53 [] 54 [] 55 [] 56 [] 57 [] 58 [] 59 [] 60 [] 61 [] 62 [] 63 [] 64 [] 65 [] 66 [] 67 [] 68 [] 69 [] 70 [] 71 [] 72 [] 73 [] 74 [] 75 [] 76 []
;; live  in  	 3 [bx] 7 [sp]
;; live  gen 	 0 [ax] 1 [dx] 2 [cx] 3 [bx] 4 [si] 5 [di] 6 [bp]
;; live  kill	
(note 58 51 59 16 [bb 16] NOTE_INSN_BASIC_BLOCK)
(insn 59 58 60 16 (set (mem:SI (reg/f:SI 7 sp) [0  S4 A32])
        (reg/f:SI 3 bx [orig:86 __j ] [86])) D:/Dev-Cpp/MinGW64/lib/gcc/x86_64-w64-mingw32/4.9.2/include/c++/bits/stl_tree.h:218 90 {*movsi_internal}
     (nil))
(call_insn/i 60 59 146 16 (set (reg:SI 0 ax)
        (call (mem:QI (symbol_ref:SI ("_ZSt18_Rb_tree_decrementPSt18_Rb_tree_node_base") [flags 0x43]  <function_decl 06b62500 _Rb_tree_decrement>) [0 _Rb_tree_decrement S1 A8])
            (const_int 4 [0x4]))) D:/Dev-Cpp/MinGW64/lib/gcc/x86_64-w64-mingw32/4.9.2/include/c++/bits/stl_tree.h:218 648 {*call_value}
     (expr_list:REG_EH_REGION (const_int 0 [0])
        (nil))
    (expr_list:SI (use (mem/f:SI (reg/f:SI 7 sp) [0  S4 A32]))
        (nil)))
(insn 146 60 111 16 (set (reg:SI 4 si [115])
        (mem/f/c:SI (plus:SI (reg/f:SI 7 sp)
                (const_int 64 [0x40])) [6 __k+0 S4 A32])) 90 {*movsi_internal}
     (nil))
(insn 111 146 112 16 (set (reg:SI 6 bp [orig:96 D.83085 ] [96])
        (mem:SI (reg:SI 4 si [115]) [34 MEM[(const long long unsigned int &)__k_8(D)]+0 S4 A64])) 90 {*movsi_internal}
     (nil))
(insn 112 111 113 16 (set (reg:SI 5 di [orig:97 D.83085+4 ] [97])
        (mem:SI (plus:SI (reg:SI 4 si [116])
                (const_int 4 [0x4])) [34 MEM[(const long long unsigned int &)__k_8(D)]+4 S4 A32])) 90 {*movsi_internal}
     (expr_list:REG_DEAD (reg:SI 1 dx [116])
        (nil)))
(insn 113 112 114 16 (set (reg:SI 4 si [orig:98 D.83085 ] [98])
        (mem:SI (plus:SI (reg/f:SI 0 ax [orig:88 __j ] [88])
                (const_int 16 [0x10])) [34 MEM[(const long long unsigned int &)__j_25 + 16]+0 S4 A64])) 90 {*movsi_internal}
     (nil))
(insn 114 113 9 16 (set (reg:SI 2 cx [orig:99 D.83085+4 ] [99])
        (mem:SI (plus:SI (reg/f:SI 0 ax [orig:88 __j ] [88])
                (const_int 20 [0x14])) [34 MEM[(const long long unsigned int &)__j_25 + 16]+4 S4 A32])) 90 {*movsi_internal}
     (nil))
(insn 9 114 10 16 (set (mem/c:SI (plus:SI (reg/f:SI 7 sp)
                (const_int 24 [0x18])) [45 %sfp+-8 S4 A32])
        (reg/f:SI 3 bx [orig:86 __j ] [86])) D:/Dev-Cpp/MinGW64/lib/gcc/x86_64-w64-mingw32/4.9.2/include/c++/bits/stl_tree.h:218 90 {*movsi_internal}
     (expr_list:REG_DEAD (reg/f:SI 3 bx [orig:86 __j ] [86])
        (nil)))
(insn 10 9 185 16 (set (reg/f:SI 3 bx [orig:86 __j ] [86])
        (reg/f:SI 0 ax [orig:88 __j ] [88])) D:/Dev-Cpp/MinGW64/lib/gcc/x86_64-w64-mingw32/4.9.2/include/c++/bits/stl_tree.h:218 90 {*movsi_internal}
     (expr_list:REG_DEAD (reg/f:SI 0 ax [orig:88 __j ] [88])
        (nil)))
(insn 185 10 186 16 (set (reg:CC 17 flags)
        (compare:CC (reg:SI 2 cx [orig:99 D.83085+4 ] [99])
            (reg:SI 5 di [orig:97 D.83085+4 ] [97]))) D:/Dev-Cpp/MinGW64/lib/gcc/x86_64-w64-mingw32/4.9.2/include/c++/bits/stl_tree.h:1456 7 {*cmpsi_1}
     (expr_list:REG_DEAD (reg:SI 2 cx [orig:99 D.83085+4 ] [99])
        (expr_list:REG_DEAD (reg:SI 5 di [orig:97 D.83085+4 ] [97])
            (nil))))
(jump_insn 186 185 205 16 (set (pc)
        (if_then_else (gtu (reg:CC 17 flags)
                (const_int 0 [0]))
            (label_ref 78)
            (pc))) D:/Dev-Cpp/MinGW64/lib/gcc/x86_64-w64-mingw32/4.9.2/include/c++/bits/stl_tree.h:1456 596 {*jcc_1}
     (int_list:REG_BR_PROB 5000 (nil))
 -> 78)
;;  succ:       12 [50.0%]  (CAN_FALLTHRU)
;;              17 [50.0%]  (FALLTHRU,CAN_FALLTHRU)
;; lr  out 	 2 [cx] 3 [bx] 4 [si] 5 [di] 6 [bp] 7 [sp]
;; live  out 	 2 [cx] 3 [bx] 4 [si] 5 [di] 6 [bp] 7 [sp]

;; basic block 17, loop depth 0, count 0, freq 427, maybe hot
;;  prev block 16, next block 18, flags: (REACHABLE, RTL, MODIFIED)
;;  pred:       11 [50.0%]  (CAN_FALLTHRU)
;;              16 [50.0%]  (FALLTHRU,CAN_FALLTHRU)
;; bb 17 artificial_defs: { }
;; bb 17 artificial_uses: { u-1(7){ }}
;; lr  in  	 3 [bx] 4 [si] 6 [bp] 7 [sp] 17 [flags]
;; lr  use 	 7 [sp] 17 [flags]
;; lr  def 	
;; live  in  	 3 [bx] 4 [si] 6 [bp] 7 [sp] 17 [flags]
;; live  gen 	
;; live  kill	
(code_label 205 186 102 17 86 "" [1 uses])
(note 102 205 69 17 [bb 17] NOTE_INSN_BASIC_BLOCK)
(jump_insn 69 102 103 17 (set (pc)
        (if_then_else (ltu (reg:CC 17 flags)
                (const_int 0 [0]))
            (label_ref:SI 106)
            (pc))) D:/Dev-Cpp/MinGW64/lib/gcc/x86_64-w64-mingw32/4.9.2/include/c++/bits/stl_tree.h:1456 596 {*jcc_1}
     (expr_list:REG_DEAD (reg:CC 17 flags)
        (int_list:REG_BR_PROB 5000 (nil)))
 -> 106)
;;  succ:       19 [50.0%]  (CAN_FALLTHRU)
;;              18 [50.0%]  (FALLTHRU,CAN_FALLTHRU)
;; lr  out 	 3 [bx] 4 [si] 6 [bp] 7 [sp]
;; live  out 	 3 [bx] 4 [si] 6 [bp] 7 [sp]

;; basic block 18, loop depth 0, count 0, freq 214, maybe hot
;;  prev block 17, next block 19, flags: (REACHABLE, RTL, MODIFIED)
;;  pred:       17 [50.0%]  (FALLTHRU,CAN_FALLTHRU)
;; bb 18 artificial_defs: { }
;; bb 18 artificial_uses: { u-1(7){ }}
;; lr  in  	 3 [bx] 4 [si] 6 [bp] 7 [sp]
;; lr  use 	 4 [si] 6 [bp] 7 [sp]
;; lr  def 	 17 [flags]
;; live  in  	 3 [bx] 4 [si] 6 [bp] 7 [sp]
;; live  gen 	 17 [flags]
;; live  kill	
(note 103 69 70 18 [bb 18] NOTE_INSN_BASIC_BLOCK)
(insn 70 103 71 18 (set (reg:CC 17 flags)
        (compare:CC (reg:SI 4 si [orig:98 D.83085 ] [98])
            (reg:SI 6 bp [orig:96 D.83085 ] [96]))) D:/Dev-Cpp/MinGW64/lib/gcc/x86_64-w64-mingw32/4.9.2/include/c++/bits/stl_tree.h:1456 7 {*cmpsi_1}
     (expr_list:REG_DEAD (reg:SI 6 bp [orig:96 D.83085 ] [96])
        (expr_list:REG_DEAD (reg:SI 4 si [orig:98 D.83085 ] [98])
            (nil))))
(jump_insn 71 70 106 18 (set (pc)
        (if_then_else (geu (reg:CC 17 flags)
                (const_int 0 [0]))
            (label_ref 78)
            (pc))) D:/Dev-Cpp/MinGW64/lib/gcc/x86_64-w64-mingw32/4.9.2/include/c++/bits/stl_tree.h:1456 596 {*jcc_1}
     (expr_list:REG_DEAD (reg:CC 17 flags)
        (int_list:REG_BR_PROB 5000 (nil)))
 -> 78)
;;  succ:       12 [50.0%]  (CAN_FALLTHRU)
;;              19 [50.0%]  (FALLTHRU,CAN_FALLTHRU)
;; lr  out 	 3 [bx] 7 [sp]
;; live  out 	 3 [bx] 7 [sp]

;; basic block 19, loop depth 0, count 0, freq 333, maybe hot
;;  prev block 18, next block 20, flags: (REACHABLE, RTL, MODIFIED)
;;  pred:       18 [50.0%]  (FALLTHRU,CAN_FALLTHRU)
;;              17 [50.0%]  (CAN_FALLTHRU)
;; bb 19 artificial_defs: { }
;; bb 19 artificial_uses: { u-1(7){ }}
;; lr  in  	 7 [sp]
;; lr  use 	 7 [sp]
;; lr  def 	 0 [ax] 1 [dx] 17 [flags]
;; live  in  	 7 [sp]
;; live  gen 	 0 [ax] 1 [dx]
;; live  kill	 17 [flags]
(code_label 106 71 73 19 80 "" [1 uses])
(note 73 106 167 19 [bb 19] NOTE_INSN_BASIC_BLOCK)
(insn 167 73 75 19 (parallel [
            (set (reg:SI 0 ax [orig:100 D.81357 ] [100])
                (const_int 0 [0]))
            (clobber (reg:CC 17 flags))
        ]) D:/Dev-Cpp/MinGW64/lib/gcc/x86_64-w64-mingw32/4.9.2/include/c++/bits/stl_tree.h:1457 82 {*movsi_xor}
     (nil))
(insn 75 167 189 19 (set (reg:SI 1 dx [orig:101 D.81357+4 ] [101])
        (mem/c:SI (plus:SI (reg/f:SI 7 sp)
                (const_int 24 [0x18])) [45 %sfp+-8 S4 A32])) D:/Dev-Cpp/MinGW64/lib/gcc/x86_64-w64-mingw32/4.9.2/include/c++/bits/stl_tree.h:1457 90 {*movsi_internal}
     (nil))
(insn 189 75 190 19 (use (reg/i:DI 0 ax)) D:/Dev-Cpp/MinGW64/lib/gcc/x86_64-w64-mingw32/4.9.2/include/c++/bits/stl_tree.h:1459 -1
     (nil))
(note 190 189 191 19 NOTE_INSN_EPILOGUE_BEG)
(insn/f 191 190 192 19 (parallel [
            (set (reg/f:SI 7 sp)
                (plus:SI (reg/f:SI 7 sp)
                    (const_int 44 [0x2c])))
            (clobber (reg:CC 17 flags))
            (clobber (mem:BLK (scratch) [0  A8]))
        ]) D:/Dev-Cpp/MinGW64/lib/gcc/x86_64-w64-mingw32/4.9.2/include/c++/bits/stl_tree.h:1459 943 {pro_epilogue_adjust_stack_si_add}
     (expr_list:REG_CFA_ADJUST_CFA (set (reg/f:SI 7 sp)
            (plus:SI (reg/f:SI 7 sp)
                (const_int 44 [0x2c])))
        (expr_list:REG_UNUSED (reg:CC 17 flags)
            (nil))))
(insn/f 192 191 193 19 (set (reg:SI 3 bx)
        (mem:SI (post_inc:SI (reg/f:SI 7 sp)) [0  S4 A8])) D:/Dev-Cpp/MinGW64/lib/gcc/x86_64-w64-mingw32/4.9.2/include/c++/bits/stl_tree.h:1459 74 {*popsi1}
     (expr_list:REG_CFA_RESTORE (reg:SI 3 bx)
        (expr_list:REG_CFA_ADJUST_CFA (set (reg/f:SI 7 sp)
                (plus:SI (reg/f:SI 7 sp)
                    (const_int 4 [0x4])))
            (nil))))
(insn/f 193 192 194 19 (set (reg:SI 4 si)
        (mem:SI (post_inc:SI (reg/f:SI 7 sp)) [0  S4 A8])) D:/Dev-Cpp/MinGW64/lib/gcc/x86_64-w64-mingw32/4.9.2/include/c++/bits/stl_tree.h:1459 74 {*popsi1}
     (expr_list:REG_CFA_RESTORE (reg:SI 4 si)
        (expr_list:REG_CFA_ADJUST_CFA (set (reg/f:SI 7 sp)
                (plus:SI (reg/f:SI 7 sp)
                    (const_int 4 [0x4])))
            (nil))))
(insn/f 194 193 195 19 (set (reg:SI 5 di)
        (mem:SI (post_inc:SI (reg/f:SI 7 sp)) [0  S4 A8])) D:/Dev-Cpp/MinGW64/lib/gcc/x86_64-w64-mingw32/4.9.2/include/c++/bits/stl_tree.h:1459 74 {*popsi1}
     (expr_list:REG_CFA_RESTORE (reg:SI 5 di)
        (expr_list:REG_CFA_ADJUST_CFA (set (reg/f:SI 7 sp)
                (plus:SI (reg/f:SI 7 sp)
                    (const_int 4 [0x4])))
            (nil))))
(insn/f 195 194 196 19 (set (reg:SI 6 bp)
        (mem:SI (post_inc:SI (reg/f:SI 7 sp)) [0  S4 A8])) D:/Dev-Cpp/MinGW64/lib/gcc/x86_64-w64-mingw32/4.9.2/include/c++/bits/stl_tree.h:1459 74 {*popsi1}
     (expr_list:REG_CFA_RESTORE (reg:SI 6 bp)
        (expr_list:REG_CFA_ADJUST_CFA (set (reg/f:SI 7 sp)
                (plus:SI (reg/f:SI 7 sp)
                    (const_int 4 [0x4])))
            (nil))))
(jump_insn 196 195 199 19 (parallel [
            (simple_return)
            (use (const_int 4 [0x4]))
        ]) D:/Dev-Cpp/MinGW64/lib/gcc/x86_64-w64-mingw32/4.9.2/include/c++/bits/stl_tree.h:1459 660 {simple_return_pop_internal}
     (nil)
 -> simple_return)
;;  succ:       EXIT [100.0%] 
;; lr  out 	 0 [ax] 1 [dx] 7 [sp]
;; live  out 	 0 [ax] 1 [dx] 7 [sp]

(barrier 199 196 206)
;; basic block 20, loop depth 0, count 0, freq 46, maybe hot
;;  prev block 19, next block 1, flags: (REACHABLE, RTL, MODIFIED)
;;  pred:       15 [10.1%]  (CAN_FALLTHRU)
;; bb 20 artificial_defs: { }
;; bb 20 artificial_uses: { u-1(7){ }}
;; lr  in  	 3 [bx] 7 [sp]
;; lr  use 	 3 [bx] 7 [sp]
;; lr  def 	 0 [ax] 1 [dx] 17 [flags]
;; live  in  	 3 [bx] 7 [sp]
;; live  gen 	 0 [ax] 1 [dx]
;; live  kill	 17 [flags]
(code_label 206 199 52 20 87 "" [1 uses])
(note 52 206 168 20 [bb 20] NOTE_INSN_BASIC_BLOCK)
(insn 168 52 54 20 (parallel [
            (set (reg:SI 0 ax [orig:100 D.81357 ] [100])
                (const_int 0 [0]))
            (clobber (reg:CC 17 flags))
        ]) D:/Dev-Cpp/MinGW64/lib/gcc/x86_64-w64-mingw32/4.9.2/include/c++/bits/stl_tree.h:1452 82 {*movsi_xor}
     (nil))
(insn 54 168 207 20 (set (reg:SI 1 dx [orig:101 D.81357+4 ] [101])
        (reg/f:SI 3 bx [orig:86 __j ] [86])) D:/Dev-Cpp/MinGW64/lib/gcc/x86_64-w64-mingw32/4.9.2/include/c++/bits/stl_tree.h:1452 90 {*movsi_internal}
     (expr_list:REG_DEAD (reg/f:SI 3 bx [orig:86 __j ] [86])
        (nil)))
(jump_insn 207 54 208 20 (set (pc)
        (label_ref 82)) -1
     (nil)
 -> 82)
;;  succ:       13 [100.0%]  (CAN_FALLTHRU)
;; lr  out 	 0 [ax] 1 [dx] 7 [sp]
;; live  out 	 0 [ax] 1 [dx] 7 [sp]

(barrier 208 207 140)
(note 140 208 0 NOTE_INSN_DELETED)

;; Function std::pair<std::_Rb_tree_node_base*, std::_Rb_tree_node_base*> std::_Rb_tree<_Key, _Val, _KeyOfValue, _Compare, _Alloc>::_M_get_insert_hint_unique_pos(std::_Rb_tree<_Key, _Val, _KeyOfValue, _Compare, _Alloc>::const_iterator, const key_type&) [with _Key = long long unsigned int; _Val = std::pair<const long long unsigned int, int>; _KeyOfValue = std::_Select1st<std::pair<const long long unsigned int, int> >; _Compare = std::less<long long unsigned int>; _Alloc = std::allocator<std::pair<const long long unsigned int, int> >; std::_Rb_tree<_Key, _Val, _KeyOfValue, _Compare, _Alloc>::const_iterator = std::_Rb_tree_const_iterator<std::pair<const long long unsigned int, int> >; std::_Rb_tree<_Key, _Val, _KeyOfValue, _Compare, _Alloc>::key_type = long long unsigned int] (_ZNSt8_Rb_treeIySt4pairIKyiESt10_Select1stIS2_ESt4lessIyESaIS2_EE29_M_get_insert_hint_unique_posESt23_Rb_tree_const_iteratorIS2_ERS1_, funcdef_no=5939, decl_uid=70248, symbol_order=3443)



try_optimize_cfg iteration 1

Redirecting fallthru edge 6->7 to 16
deleting insn with uid = 243.
deleting block 7
Removing jump 245.
deleting insn with uid = 245.
Removing jump 247.
deleting insn with uid = 247.
Removing jump 249.
deleting insn with uid = 249.
Removing jump 251.
deleting insn with uid = 251.


try_optimize_cfg iteration 2



try_optimize_cfg iteration 1

rescanning insn with uid = 11.
rescanning insn with uid = 11.
rescanning insn with uid = 14.
rescanning insn with uid = 14.
rescanning insn with uid = 19.
rescanning insn with uid = 19.
rescanning insn with uid = 21.
rescanning insn with uid = 21.
rescanning insn with uid = 23.
rescanning insn with uid = 23.
rescanning insn with uid = 33.
rescanning insn with uid = 33.
rescanning insn with uid = 35.
rescanning insn with uid = 35.
rescanning insn with uid = 37.
rescanning insn with uid = 37.
rescanning insn with uid = 42.
rescanning insn with uid = 42.
rescanning insn with uid = 54.
rescanning insn with uid = 54.
rescanning insn with uid = 56.
rescanning insn with uid = 56.
rescanning insn with uid = 58.
rescanning insn with uid = 58.
rescanning insn with uid = 88.
rescanning insn with uid = 88.
rescanning insn with uid = 90.
rescanning insn with uid = 90.
rescanning insn with uid = 95.
rescanning insn with uid = 95.
rescanning insn with uid = 107.
rescanning insn with uid = 107.
rescanning insn with uid = 109.
rescanning insn with uid = 109.
rescanning insn with uid = 111.
rescanning insn with uid = 111.
STC - round 1
Getting bb 2
Basic block 2 was visited in trace 0
  Possible start of next round: 3 (key: -1500)
Basic block 8 was visited in trace 0
  Possible start of next round: 19 (key: -2125)
  Possible start of next round: 9 (key: -4250)
Changing key for bb 19 from -2125 to -1427125.
Changing key for bb 9 from -4250 to -1429250.
STC - round 2
Getting bb 9
Basic block 9 was visited in trace 1
  Possible start of this round: 11 (key: -4250)
Basic block 10 was visited in trace 1
  Possible start of next round: 17 (key: 0)
Changing key for bb 17 from 0 to -1106300.
Changing key for bb 11 from -4250 to -1110550.
Getting bb 19
Basic block 19 was visited in trace 2
  Possible start of next round: 25 (key: -590)
  Possible start of next round: 20 (key: -1910)
Changing key for bb 25 from -590 to -1022090.
Changing key for bb 20 from -1910 to -1192910.
Getting bb 11
Basic block 11 was visited in trace 3
  Possible start of this round: 26 (key: -10000)
Basic block 12 was visited in trace 3
  Possible start of this round: 16 (key: -2311)
  Possible start of next round: 13 (key: -1910)
Changing key for bb 16 from -2311 to -1193311.
Changing key for bb 13 from -1910 to -1192910.
Getting bb 16
Basic block 16 was visited in trace 4
Block 26 can't be copied because its size = 10.
Basic block 26 was visited in trace 4
Getting bb 3
  Possible start point of next round: 3 (key: -1500)
STC - round 3
Getting bb 13
Basic block 13 was visited in trace 5
  Possible start of this round: 15 (key: -3028)
Basic block 14 was visited in trace 5
Changing key for bb 15 from -3028 to -1050828.
Getting bb 20
Basic block 20 was visited in trace 6
Basic block 21 was visited in trace 6
  Possible start of this round: 23 (key: -1514)
  Possible start of next round: 22 (key: -478)
Changing key for bb 23 from -1514 to -1049314.
Changing key for bb 22 from -478 to -1048278.
Getting bb 17
  Possible start point of next round: 17 (key: -1106300)
Getting bb 15
Basic block 15 was visited in trace 7
Getting bb 23
Basic block 23 was visited in trace 8
Getting bb 25
Basic block 25 was visited in trace 9
Getting bb 3
Basic block 3 was visited in trace 10
Basic block 4 was visited in trace 10
  Possible start of next round: 5 (key: -375)
Changing key for bb 5 from -375 to -1037875.
STC - round 4
Getting bb 17
Basic block 17 was visited in trace 11
Basic block 18 was visited in trace 11
Basic block 24 was visited in trace 11
Getting bb 22
Basic block 22 was visited in trace 12
Getting bb 5
Basic block 5 was visited in trace 13
Basic block 6 was visited in trace 13
Trace 1 (round 1):  2 [10000] 8 [8500]
Trace 2 (round 2):  9 [4250] 10 [2125]
Trace 3 (round 2):  19 [2125]
Trace 4 (round 2):  11 [4250] 12 [3819]
Trace 5 (round 2):  16 [2311] 26 [10000]
Trace 6 (round 3):  13 [1910] 14 [955]
Trace 7 (round 3):  20 [1910] 21 [955]
Trace 8 (round 3):  15 [3028]
Trace 9 (round 3):  23 [1514]
Trace 10 (round 3):  25 [590]
Trace 11 (round 3):  3 [1500] 4 [750]
Trace 12 (round 4):  17 [0] 18 [1063] 24 [2125]
Trace 13 (round 4):  22 [478]
Trace 14 (round 4):  5 [375] 6 [188]
Connection: 8 9
Connection: 10 17
Connection: 24 26 exit
changing bb of uid 262
  unscanned insn
changing bb of uid 254
  unscanned insn
scanning new insn with uid = 254.
changing bb of uid 255
  unscanned insn
changing bb of uid 256
  unscanned insn
scanning new insn with uid = 256.
changing bb of uid 257
  unscanned insn
scanning new insn with uid = 257.
changing bb of uid 258
  unscanned insn
scanning new insn with uid = 258.
changing bb of uid 259
  unscanned insn
scanning new insn with uid = 259.
changing bb of uid 260
  unscanned insn
scanning new insn with uid = 260.
changing bb of uid 261
  unscanned insn
scanning new insn with uid = 261.
Redirecting fallthru edge 24->26 to 27
Duplicated bb 26 (created bb 27)
Connection: 19 20
Connection: 21 23
Connection: 23 26 exit
changing bb of uid 274
  unscanned insn
changing bb of uid 266
  unscanned insn
scanning new insn with uid = 266.
changing bb of uid 267
  unscanned insn
changing bb of uid 268
  unscanned insn
scanning new insn with uid = 268.
changing bb of uid 269
  unscanned insn
scanning new insn with uid = 269.
changing bb of uid 270
  unscanned insn
scanning new insn with uid = 270.
changing bb of uid 271
  unscanned insn
scanning new insn with uid = 271.
changing bb of uid 272
  unscanned insn
scanning new insn with uid = 272.
changing bb of uid 273
  unscanned insn
scanning new insn with uid = 273.
Redirecting fallthru edge 23->26 to 28
Duplicated bb 26 (created bb 28)
Connection: 12 16
Connection: 14 15
Connection: 15 26 exit
changing bb of uid 286
  unscanned insn
changing bb of uid 278
  unscanned insn
scanning new insn with uid = 278.
changing bb of uid 279
  unscanned insn
changing bb of uid 280
  unscanned insn
scanning new insn with uid = 280.
changing bb of uid 281
  unscanned insn
scanning new insn with uid = 281.
changing bb of uid 282
  unscanned insn
scanning new insn with uid = 282.
changing bb of uid 283
  unscanned insn
scanning new insn with uid = 283.
changing bb of uid 284
  unscanned insn
scanning new insn with uid = 284.
changing bb of uid 285
  unscanned insn
scanning new insn with uid = 285.
Redirecting fallthru edge 15->26 to 29
Duplicated bb 26 (created bb 29)
Connection: 4 25
Block 26 can't be copied because its size = 10.
Block 23 can't be copied because its size = 16.
Block 25 can't be copied because its size = 4.
Final order:
2 8 9 10 17 18 24 27 19 20 21 23 28 11 12 16 26 13 14 15 29 3 4 25 22 5 6 
Reordered sequence:
 2 bb 2  [10000]
 3 bb 8  [8500]
 4 bb 9  [4250]
 5 bb 10  [2125]
 6 bb 17  [0]
 7 bb 18  [1063]
 8 bb 24  [2125]
 9 duplicate of 26  [2125]
 10 bb 19  [2125]
 11 bb 20  [1910]
 12 bb 21  [955]
 13 bb 23  [1514]
 14 duplicate of 26  [1514]
 15 bb 11  [4250]
 16 bb 12  [3819]
 17 bb 16  [2311]
 18 bb 26  [3333]
 19 bb 13  [1910]
 20 bb 14  [955]
 21 bb 15  [3028]
 22 duplicate of 26  [3028]
 23 bb 3  [1500]
 24 bb 4  [750]
 25 bb 25  [590]
 26 bb 22  [478]
 27 bb 5  [375]
 28 bb 6  [188]

29 basic blocks, 46 edges.
basic block 0, loop depth 0, count 0, freq 10000, maybe hot
 prev block (nil), next block 2, flags: (RTL)
 pred:      
;; bb 0 artificial_defs: { d-1(0){ }d-1(1){ }d-1(2){ }d-1(3){ }d-1(4){ }d-1(5){ }d-1(6){ }d-1(7){ }d-1(21){ }d-1(22){ }d-1(23){ }d-1(29){ }d-1(30){ }d-1(31){ }}
;; bb 0 artificial_uses: { }
;; lr  in  	
;; lr  use 	
;; lr  def 	 0 [ax] 1 [dx] 2 [cx] 3 [bx] 4 [si] 5 [di] 6 [bp] 7 [sp] 21 [xmm0] 22 [xmm1] 23 [xmm2] 29 [mm0] 30 [mm1] 31 [mm2]
;; live  in  	
;; live  gen 	 0 [ax] 1 [dx] 2 [cx] 3 [bx] 4 [si] 5 [di] 6 [bp] 7 [sp] 21 [xmm0] 22 [xmm1] 23 [xmm2] 29 [mm0] 30 [mm1] 31 [mm2]
;; live  kill	

;; lr  out 	 2 [cx] 3 [bx] 4 [si] 5 [di] 6 [bp] 7 [sp]
;; live  out 	 2 [cx] 3 [bx] 4 [si] 5 [di] 6 [bp] 7 [sp]

 succ:       2 [100.0%]  (FALLTHRU)

basic block 2, loop depth 0, count 0, freq 10000, maybe hot
 prev block 0, next block 3, flags: (REACHABLE, RTL, MODIFIED)
 pred:       ENTRY [100.0%]  (FALLTHRU)
;; bb 2 artificial_defs: { }
;; bb 2 artificial_uses: { u-1(7){ }}
;; lr  in  	 2 [cx] 3 [bx] 4 [si] 5 [di] 6 [bp] 7 [sp]
;; lr  use 	 2 [cx] 3 [bx] 4 [si] 5 [di] 6 [bp] 7 [sp]
;; lr  def 	 0 [ax] 3 [bx] 4 [si] 7 [sp] 17 [flags]
;; live  in  	 2 [cx] 3 [bx] 4 [si] 5 [di] 6 [bp] 7 [sp]
;; live  gen 	 0 [ax] 3 [bx] 4 [si] 7 [sp] 17 [flags]
;; live  kill	 17 [flags]

(note 6 0 215 2 [bb 2] NOTE_INSN_BASIC_BLOCK)
(insn/f 215 6 216 2 (set (mem:SI (pre_dec:SI (reg/f:SI 7 sp)) [0  S4 A8])
        (reg:SI 6 bp)) D:/Dev-Cpp/MinGW64/lib/gcc/x86_64-w64-mingw32/4.9.2/include/c++/bits/stl_tree.h:1532 66 {*pushsi2}
     (expr_list:REG_DEAD (reg:SI 6 bp)
        (nil)))
(insn/f 216 215 217 2 (set (mem:SI (pre_dec:SI (reg/f:SI 7 sp)) [0  S4 A8])
        (reg:SI 5 di)) D:/Dev-Cpp/MinGW64/lib/gcc/x86_64-w64-mingw32/4.9.2/include/c++/bits/stl_tree.h:1532 66 {*pushsi2}
     (expr_list:REG_DEAD (reg:SI 5 di)
        (nil)))
(insn/f 217 216 218 2 (set (mem:SI (pre_dec:SI (reg/f:SI 7 sp)) [0  S4 A8])
        (reg:SI 4 si)) D:/Dev-Cpp/MinGW64/lib/gcc/x86_64-w64-mingw32/4.9.2/include/c++/bits/stl_tree.h:1532 66 {*pushsi2}
     (expr_list:REG_DEAD (reg:SI 4 si)
        (nil)))
(insn/f 218 217 219 2 (set (mem:SI (pre_dec:SI (reg/f:SI 7 sp)) [0  S4 A8])
        (reg:SI 3 bx)) D:/Dev-Cpp/MinGW64/lib/gcc/x86_64-w64-mingw32/4.9.2/include/c++/bits/stl_tree.h:1532 66 {*pushsi2}
     (expr_list:REG_DEAD (reg:SI 3 bx)
        (nil)))
(insn/f 219 218 220 2 (parallel [
            (set (reg/f:SI 7 sp)
                (plus:SI (reg/f:SI 7 sp)
                    (const_int -28 [0xffffffffffffffe4])))
            (clobber (reg:CC 17 flags))
            (clobber (mem:BLK (scratch) [0  A8]))
        ]) D:/Dev-Cpp/MinGW64/lib/gcc/x86_64-w64-mingw32/4.9.2/include/c++/bits/stl_tree.h:1532 943 {pro_epilogue_adjust_stack_si_add}
     (expr_list:REG_UNUSED (reg:CC 17 flags)
        (expr_list:REG_CFA_ADJUST_CFA (set (reg/f:SI 7 sp)
                (plus:SI (reg/f:SI 7 sp)
                    (const_int -28 [0xffffffffffffffe4])))
            (nil))))
(note 220 219 2 2 NOTE_INSN_PROLOGUE_END)
(insn 2 220 3 2 (set (reg/f:SI 4 si [orig:101 this ] [101])
        (reg:SI 2 cx [ this ])) D:/Dev-Cpp/MinGW64/lib/gcc/x86_64-w64-mingw32/4.9.2/include/c++/bits/stl_tree.h:1532 90 {*movsi_internal}
     (expr_list:REG_DEAD (reg:SI 2 cx [ this ])
        (nil)))
(insn 3 2 4 2 (set (reg/v:SI 3 bx [orig:102 __position ] [102])
        (mem/c:SI (plus:SI (reg/f:SI 7 sp)
                (const_int 48 [0x30])) [36 __position+0 S4 A32])) D:/Dev-Cpp/MinGW64/lib/gcc/x86_64-w64-mingw32/4.9.2/include/c++/bits/stl_tree.h:1532 90 {*movsi_internal}
     (expr_list:REG_EQUIV (mem/c:SI (reg/f:SI 16 argp) [36 __position+0 S4 A32])
        (nil)))
(note 4 3 5 2 NOTE_INSN_DELETED)
(note 5 4 214 2 NOTE_INSN_FUNCTION_BEG)
(insn 214 5 10 2 (set (reg/f:SI 0 ax [orig:104 D.83088 ] [104])
        (plus:SI (reg/f:SI 2 cx [orig:101 this ] [101])
            (const_int 4 [0x4]))) D:/Dev-Cpp/MinGW64/lib/gcc/x86_64-w64-mingw32/4.9.2/include/c++/bits/stl_tree.h:529 213 {*leasi}
     (nil))
(insn 10 214 11 2 (set (reg:CCZ 17 flags)
        (compare:CCZ (reg/v:SI 3 bx [orig:102 __position ] [102])
            (reg/f:SI 0 ax [orig:104 D.83088 ] [104]))) D:/Dev-Cpp/MinGW64/lib/gcc/x86_64-w64-mingw32/4.9.2/include/c++/bits/stl_tree.h:1540 7 {*cmpsi_1}
     (expr_list:REG_DEAD (reg/f:SI 0 ax [orig:104 D.83088 ] [104])
        (nil)))
(jump_insn 11 10 12 2 (set (pc)
        (if_then_else (ne (reg:CCZ 17 flags)
                (const_int 0 [0]))
            (label_ref 28)
            (pc))) D:/Dev-Cpp/MinGW64/lib/gcc/x86_64-w64-mingw32/4.9.2/include/c++/bits/stl_tree.h:1540 596 {*jcc_1}
     (expr_list:REG_DEAD (reg:CCZ 17 flags)
        (int_list:REG_BR_PROB 8500 (nil)))
 -> 28)
;; lr  out 	 2 [cx] 3 [bx] 4 [si] 7 [sp]
;; live  out 	 2 [cx] 3 [bx] 4 [si] 7 [sp]

 succ:       23 [15.0%]  (FALLTHRU,CAN_FALLTHRU)
             3 [85.0%]  (CAN_FALLTHRU)

basic block 3, loop depth 0, count 0, freq 8500, maybe hot
 prev block 2, next block 4, flags: (REACHABLE, RTL, MODIFIED)
 pred:       2 [85.0%]  (CAN_FALLTHRU)
;; bb 3 artificial_defs: { }
;; bb 3 artificial_uses: { u-1(7){ }}
;; lr  in  	 3 [bx] 4 [si] 7 [sp]
;; lr  use 	 3 [bx] 7 [sp]
;; lr  def 	 0 [ax] 1 [dx] 5 [di] 6 [bp] 17 [flags]
;; live  in  	 3 [bx] 4 [si] 7 [sp]
;; live  gen 	 0 [ax] 1 [dx] 5 [di] 6 [bp] 17 [flags]
;; live  kill	

(code_label 28 23 29 3 89 "" [1 uses])
(note 29 28 209 3 [bb 3] NOTE_INSN_BASIC_BLOCK)
(insn 209 29 167 3 (set (reg:SI 0 ax [122])
        (mem/f/c:SI (plus:SI (reg/f:SI 7 sp)
                (const_int 52 [0x34])) [6 __k+0 S4 A32])) 90 {*movsi_internal}
     (nil))
(insn 167 209 168 3 (set (reg:SI 5 di [orig:107 D.83091 ] [107])
        (mem:SI (reg:SI 0 ax [122]) [34 MEM[(const long long unsigned int &)__k_9(D)]+0 S4 A64])) 90 {*movsi_internal}
     (nil))
(insn 168 167 169 3 (set (reg:SI 6 bp [orig:108 D.83091+4 ] [108])
        (mem:SI (plus:SI (reg:SI 0 ax [123])
                (const_int 4 [0x4])) [34 MEM[(const long long unsigned int &)__k_9(D)]+4 S4 A32])) 90 {*movsi_internal}
     (expr_list:REG_DEAD (reg:SI 0 ax [123])
        (nil)))
(insn 169 168 170 3 (set (reg:SI 1 dx [orig:109 D.83091 ] [109])
        (mem:SI (plus:SI (reg/v:SI 3 bx [orig:102 __position ] [102])
                (const_int 16 [0x10])) [34 MEM[(const long long unsigned int &)_33 + 16]+0 S4 A64])) 90 {*movsi_internal}
     (nil))
(insn 170 169 32 3 (set (reg:SI 0 ax [orig:110 D.83091+4 ] [110])
        (mem:SI (plus:SI (reg/v:SI 3 bx [orig:102 __position ] [102])
                (const_int 20 [0x14])) [34 MEM[(const long long unsigned int &)_33 + 16]+4 S4 A32])) 90 {*movsi_internal}
     (nil))
(insn 32 170 33 3 (set (reg:CC 17 flags)
        (compare:CC (reg:SI 6 bp [orig:108 D.83091+4 ] [108])
            (reg:SI 0 ax [orig:110 D.83091+4 ] [110]))) D:/Dev-Cpp/MinGW64/lib/gcc/x86_64-w64-mingw32/4.9.2/include/c++/bits/stl_tree.h:1548 7 {*cmpsi_1}
     (nil))
(jump_insn 33 32 149 3 (set (pc)
        (if_then_else (gtu (reg:CC 17 flags)
                (const_int 0 [0]))
            (label_ref:SI 163)
            (pc))) D:/Dev-Cpp/MinGW64/lib/gcc/x86_64-w64-mingw32/4.9.2/include/c++/bits/stl_tree.h:1548 596 {*jcc_1}
     (int_list:REG_BR_PROB 5000 (nil))
 -> 163)
;; lr  out 	 0 [ax] 1 [dx] 3 [bx] 4 [si] 5 [di] 6 [bp] 7 [sp] 17 [flags]
;; live  out 	 0 [ax] 1 [dx] 3 [bx] 4 [si] 5 [di] 6 [bp] 7 [sp] 17 [flags]

 succ:       10 [50.0%]  (CAN_FALLTHRU)
             4 [50.0%]  (FALLTHRU,CAN_FALLTHRU)

basic block 4, loop depth 0, count 0, freq 4250, maybe hot
 prev block 3, next block 5, flags: (REACHABLE, RTL, MODIFIED)
 pred:       3 [50.0%]  (FALLTHRU,CAN_FALLTHRU)
;; bb 4 artificial_defs: { }
;; bb 4 artificial_uses: { u-1(7){ }}
;; lr  in  	 0 [ax] 1 [dx] 3 [bx] 4 [si] 5 [di] 6 [bp] 7 [sp] 17 [flags]
;; lr  use 	 7 [sp] 17 [flags]
;; lr  def 	
;; live  in  	 0 [ax] 1 [dx] 3 [bx] 4 [si] 5 [di] 6 [bp] 7 [sp] 17 [flags]
;; live  gen 	
;; live  kill	

(note 149 33 35 4 [bb 4] NOTE_INSN_BASIC_BLOCK)
(jump_insn 35 149 150 4 (set (pc)
        (if_then_else (ltu (reg:CC 17 flags)
                (const_int 0 [0]))
            (label_ref:SI 161)
            (pc))) D:/Dev-Cpp/MinGW64/lib/gcc/x86_64-w64-mingw32/4.9.2/include/c++/bits/stl_tree.h:1548 596 {*jcc_1}
     (expr_list:REG_DEAD (reg:CC 17 flags)
        (int_list:REG_BR_PROB 5000 (nil)))
 -> 161)
;; lr  out 	 0 [ax] 1 [dx] 3 [bx] 4 [si] 5 [di] 6 [bp] 7 [sp]
;; live  out 	 0 [ax] 1 [dx] 3 [bx] 4 [si] 5 [di] 6 [bp] 7 [sp]

 succ:       15 [50.0%]  (CAN_FALLTHRU)
             5 [50.0%]  (FALLTHRU,CAN_FALLTHRU)

basic block 5, loop depth 0, count 0, freq 2125, maybe hot
 prev block 4, next block 6, flags: (REACHABLE, RTL, MODIFIED)
 pred:       4 [50.0%]  (FALLTHRU,CAN_FALLTHRU)
;; bb 5 artificial_defs: { }
;; bb 5 artificial_uses: { u-1(7){ }}
;; lr  in  	 0 [ax] 1 [dx] 3 [bx] 4 [si] 5 [di] 6 [bp] 7 [sp]
;; lr  use 	 1 [dx] 5 [di] 7 [sp]
;; lr  def 	 17 [flags]
;; live  in  	 0 [ax] 1 [dx] 3 [bx] 4 [si] 5 [di] 6 [bp] 7 [sp]
;; live  gen 	 17 [flags]
;; live  kill	

(note 150 35 36 5 [bb 5] NOTE_INSN_BASIC_BLOCK)
(insn 36 150 37 5 (set (reg:CC 17 flags)
        (compare:CC (reg:SI 5 di [orig:107 D.83091 ] [107])
            (reg:SI 1 dx [orig:109 D.83091 ] [109]))) D:/Dev-Cpp/MinGW64/lib/gcc/x86_64-w64-mingw32/4.9.2/include/c++/bits/stl_tree.h:1548 7 {*cmpsi_1}
     (nil))
(jump_insn 37 36 161 5 (set (pc)
        (if_then_else (geu (reg:CC 17 flags)
                (const_int 0 [0]))
            (label_ref 83)
            (pc))) D:/Dev-Cpp/MinGW64/lib/gcc/x86_64-w64-mingw32/4.9.2/include/c++/bits/stl_tree.h:1548 596 {*jcc_1}
     (expr_list:REG_DEAD (reg:CC 17 flags)
        (int_list:REG_BR_PROB 5000 (nil)))
 -> 83)
;; lr  out 	 0 [ax] 1 [dx] 3 [bx] 4 [si] 5 [di] 6 [bp] 7 [sp]
;; live  out 	 0 [ax] 1 [dx] 3 [bx] 4 [si] 5 [di] 6 [bp] 7 [sp]

 succ:       6 [50.0%]  (CAN_FALLTHRU)
             15 [50.0%]  (FALLTHRU,CAN_FALLTHRU)

basic block 6, loop depth 0, count 0, freq 0
Invalid sum of incoming frequencies 1063, should be 0
 prev block 5, next block 7, flags: (REACHABLE, RTL, MODIFIED)
 pred:       5 [50.0%]  (CAN_FALLTHRU)
;; bb 6 artificial_defs: { }
;; bb 6 artificial_uses: { u-1(7){ }}
;; lr  in  	 0 [ax] 1 [dx] 3 [bx] 4 [si] 5 [di] 6 [bp] 7 [sp]
;; lr  use 	 0 [ax] 6 [bp] 7 [sp]
;; lr  def 	 17 [flags]
;; live  in  	 0 [ax] 1 [dx] 3 [bx] 4 [si] 5 [di] 6 [bp] 7 [sp]
;; live  gen 	 17 [flags]
;; live  kill	

(code_label 83 79 84 6 93 "" [1 uses])
(note 84 83 87 6 [bb 6] NOTE_INSN_BASIC_BLOCK)
(insn 87 84 88 6 (set (reg:CC 17 flags)
        (compare:CC (reg:SI 6 bp [orig:108 D.83091+4 ] [108])
            (reg:SI 0 ax [orig:110 D.83091+4 ] [110]))) D:/Dev-Cpp/MinGW64/lib/gcc/x86_64-w64-mingw32/4.9.2/include/c++/bits/stl_tree.h:1564 7 {*cmpsi_1}
     (expr_list:REG_DEAD (reg:SI 0 ax [orig:110 D.83091+4 ] [110])
        (nil)))
(jump_insn 88 87 156 6 (set (pc)
        (if_then_else (gtu (reg:CC 17 flags)
                (const_int 0 [0]))
            (label_ref:SI 163)
            (pc))) D:/Dev-Cpp/MinGW64/lib/gcc/x86_64-w64-mingw32/4.9.2/include/c++/bits/stl_tree.h:1564 596 {*jcc_1}
     (expr_list:REG_DEAD (reg:CC 17 flags)
        (int_list:REG_BR_PROB 0 (nil)))
 -> 163)
;; lr  out 	 1 [dx] 3 [bx] 4 [si] 5 [di] 6 [bp] 7 [sp]
;; live  out 	 1 [dx] 3 [bx] 4 [si] 5 [di] 6 [bp] 7 [sp]

 succ:       10 (CAN_FALLTHRU)
             7 [100.0%]  (FALLTHRU,CAN_FALLTHRU)

basic block 7, loop depth 0, count 0, freq 1063, maybe hot
Invalid sum of incoming frequencies 0, should be 1063
 prev block 6, next block 8, flags: (REACHABLE, RTL, MODIFIED)
 pred:       6 [100.0%]  (FALLTHRU,CAN_FALLTHRU)
;; bb 7 artificial_defs: { }
;; bb 7 artificial_uses: { u-1(7){ }}
;; lr  in  	 1 [dx] 3 [bx] 4 [si] 5 [di] 6 [bp] 7 [sp]
;; lr  use 	 1 [dx] 5 [di] 7 [sp]
;; lr  def 	 17 [flags]
;; live  in  	 1 [dx] 3 [bx] 4 [si] 5 [di] 6 [bp] 7 [sp]
;; live  gen 	 17 [flags]
;; live  kill	

(note 156 88 89 7 [bb 7] NOTE_INSN_BASIC_BLOCK)
(insn 89 156 90 7 (set (reg:CC 17 flags)
        (compare:CC (reg:SI 5 di [orig:107 D.83091 ] [107])
            (reg:SI 1 dx [orig:109 D.83091 ] [109]))) D:/Dev-Cpp/MinGW64/lib/gcc/x86_64-w64-mingw32/4.9.2/include/c++/bits/stl_tree.h:1564 7 {*cmpsi_1}
     (expr_list:REG_DEAD (reg:SI 1 dx [orig:109 D.83091 ] [109])
        (nil)))
(jump_insn 90 89 163 7 (set (pc)
        (if_then_else (leu (reg:CC 17 flags)
                (const_int 0 [0]))
            (label_ref 127)
            (pc))) D:/Dev-Cpp/MinGW64/lib/gcc/x86_64-w64-mingw32/4.9.2/include/c++/bits/stl_tree.h:1564 596 {*jcc_1}
     (expr_list:REG_DEAD (reg:CC 17 flags)
        (int_list:REG_BR_PROB 5000 (nil)))
 -> 127)
;; lr  out 	 3 [bx] 4 [si] 5 [di] 6 [bp] 7 [sp]
;; live  out 	 3 [bx] 4 [si] 5 [di] 6 [bp] 7 [sp]

 succ:       8 [50.0%]  (CAN_FALLTHRU)
             10 [50.0%]  (FALLTHRU,CAN_FALLTHRU)

basic block 8, loop depth 0, count 0, freq 2125, maybe hot
Invalid sum of incoming frequencies 532, should be 2125
 prev block 7, next block 9, flags: (REACHABLE, RTL, MODIFIED)
 pred:       7 [50.0%]  (CAN_FALLTHRU)
;; bb 8 artificial_defs: { }
;; bb 8 artificial_uses: { u-1(7){ }}
;; lr  in  	 3 [bx] 7 [sp]
;; lr  use 	 3 [bx] 7 [sp]
;; lr  def 	 0 [ax] 1 [dx] 17 [flags]
;; live  in  	 3 [bx] 7 [sp]
;; live  gen 	 0 [ax] 1 [dx]
;; live  kill	 17 [flags]

(code_label 127 187 128 8 99 "" [1 uses])
(note 128 127 129 8 [bb 8] NOTE_INSN_BASIC_BLOCK)
(insn 129 128 235 8 (set (reg:SI 0 ax [orig:111 D.81243 ] [111])
        (reg/v:SI 3 bx [orig:102 __position ] [102])) D:/Dev-Cpp/MinGW64/lib/gcc/x86_64-w64-mingw32/4.9.2/include/c++/bits/stl_tree.h:1582 90 {*movsi_internal}
     (expr_list:REG_DEAD (reg/v:SI 3 bx [orig:102 __position ] [102])
        (nil)))
(insn 235 129 136 8 (parallel [
            (set (reg:SI 1 dx [orig:112 D.81243+4 ] [112])
                (const_int 0 [0]))
            (clobber (reg:CC 17 flags))
        ]) D:/Dev-Cpp/MinGW64/lib/gcc/x86_64-w64-mingw32/4.9.2/include/c++/bits/stl_tree.h:1582 82 {*movsi_xor}
     (nil))
;; lr  out 	 0 [ax] 1 [dx] 7 [sp]
;; live  out 	 0 [ax] 1 [dx] 7 [sp]

 succ:       9 [100.0%]  (FALLTHRU,CAN_FALLTHRU)

basic block 9, loop depth 0, count 0, freq 2125, maybe hot
 prev block 8, next block 10, flags: (REACHABLE, RTL)
 pred:       8 [100.0%]  (FALLTHRU,CAN_FALLTHRU)
;; bb 9 artificial_defs: { }
;; bb 9 artificial_uses: { u-1(7){ }}
;; lr  in  	
;; lr  use 	
;; lr  def 	
;; live  in  	
;; live  gen 	
;; live  kill	

(note 262 229 254 9 [bb 9] NOTE_INSN_BASIC_BLOCK)
(insn 254 262 255 9 (use (reg/i:DI 0 ax)) D:/Dev-Cpp/MinGW64/lib/gcc/x86_64-w64-mingw32/4.9.2/include/c++/bits/stl_tree.h:1583 -1
     (nil))
(note 255 254 256 9 NOTE_INSN_EPILOGUE_BEG)
(insn/f 256 255 257 9 (parallel [
            (set (reg/f:SI 7 sp)
                (plus:SI (reg/f:SI 7 sp)
                    (const_int 28 [0x1c])))
            (clobber (reg:CC 17 flags))
            (clobber (mem:BLK (scratch) [0  A8]))
        ]) D:/Dev-Cpp/MinGW64/lib/gcc/x86_64-w64-mingw32/4.9.2/include/c++/bits/stl_tree.h:1583 943 {pro_epilogue_adjust_stack_si_add}
     (expr_list:REG_CFA_ADJUST_CFA (set (reg/f:SI 7 sp)
            (plus:SI (reg/f:SI 7 sp)
                (const_int 28 [0x1c])))
        (expr_list:REG_UNUSED (reg:CC 17 flags)
            (nil))))
(insn/f 257 256 258 9 (set (reg:SI 3 bx)
        (mem:SI (post_inc:SI (reg/f:SI 7 sp)) [0  S4 A8])) D:/Dev-Cpp/MinGW64/lib/gcc/x86_64-w64-mingw32/4.9.2/include/c++/bits/stl_tree.h:1583 74 {*popsi1}
     (expr_list:REG_CFA_RESTORE (reg:SI 3 bx)
        (expr_list:REG_CFA_ADJUST_CFA (set (reg/f:SI 7 sp)
                (plus:SI (reg/f:SI 7 sp)
                    (const_int 4 [0x4])))
            (nil))))
(insn/f 258 257 259 9 (set (reg:SI 4 si)
        (mem:SI (post_inc:SI (reg/f:SI 7 sp)) [0  S4 A8])) D:/Dev-Cpp/MinGW64/lib/gcc/x86_64-w64-mingw32/4.9.2/include/c++/bits/stl_tree.h:1583 74 {*popsi1}
     (expr_list:REG_CFA_RESTORE (reg:SI 4 si)
        (expr_list:REG_CFA_ADJUST_CFA (set (reg/f:SI 7 sp)
                (plus:SI (reg/f:SI 7 sp)
                    (const_int 4 [0x4])))
            (nil))))
(insn/f 259 258 260 9 (set (reg:SI 5 di)
        (mem:SI (post_inc:SI (reg/f:SI 7 sp)) [0  S4 A8])) D:/Dev-Cpp/MinGW64/lib/gcc/x86_64-w64-mingw32/4.9.2/include/c++/bits/stl_tree.h:1583 74 {*popsi1}
     (expr_list:REG_CFA_RESTORE (reg:SI 5 di)
        (expr_list:REG_CFA_ADJUST_CFA (set (reg/f:SI 7 sp)
                (plus:SI (reg/f:SI 7 sp)
                    (const_int 4 [0x4])))
            (nil))))
(insn/f 260 259 261 9 (set (reg:SI 6 bp)
        (mem:SI (post_inc:SI (reg/f:SI 7 sp)) [0  S4 A8])) D:/Dev-Cpp/MinGW64/lib/gcc/x86_64-w64-mingw32/4.9.2/include/c++/bits/stl_tree.h:1583 74 {*popsi1}
     (expr_list:REG_CFA_RESTORE (reg:SI 6 bp)
        (expr_list:REG_CFA_ADJUST_CFA (set (reg/f:SI 7 sp)
                (plus:SI (reg/f:SI 7 sp)
                    (const_int 4 [0x4])))
            (nil))))
(jump_insn 261 260 274 9 (parallel [
            (simple_return)
            (use (const_int 8 [0x8]))
        ]) D:/Dev-Cpp/MinGW64/lib/gcc/x86_64-w64-mingw32/4.9.2/include/c++/bits/stl_tree.h:1583 660 {simple_return_pop_internal}
     (nil)
 -> simple_return)
;; lr  out 	
;; live  out 	

 succ:       EXIT [100.0%] 

basic block 10, loop depth 0, count 0, freq 2125, maybe hot
Invalid sum of incoming frequencies 4782, should be 2125
 prev block 9, next block 11, flags: (REACHABLE, RTL, MODIFIED)
 pred:       7 [50.0%]  (FALLTHRU,CAN_FALLTHRU)
             6 (CAN_FALLTHRU)
             3 [50.0%]  (CAN_FALLTHRU)
;; bb 10 artificial_defs: { }
;; bb 10 artificial_uses: { u-1(7){ }}
;; lr  in  	 3 [bx] 4 [si] 5 [di] 6 [bp] 7 [sp]
;; lr  use 	 3 [bx] 4 [si] 7 [sp]
;; lr  def 	 17 [flags]
;; live  in  	 3 [bx] 4 [si] 5 [di] 6 [bp] 7 [sp]
;; live  gen 	 17 [flags]
;; live  kill	

(code_label 163 90 92 10 106 "" [2 uses])
(note 92 163 93 10 [bb 10] NOTE_INSN_BASIC_BLOCK)
(note 93 92 94 10 NOTE_INSN_DELETED)
(insn 94 93 95 10 (set (reg:CCZ 17 flags)
        (compare:CCZ (mem/f:SI (plus:SI (reg/f:SI 4 si [orig:101 this ] [101])
                    (const_int 16 [0x10])) [6 MEM[(struct _Rb_tree_node_base * &)this_5(D) + 16]+0 S4 A32])
            (reg/v:SI 3 bx [orig:102 __position ] [102]))) D:/Dev-Cpp/MinGW64/lib/gcc/x86_64-w64-mingw32/4.9.2/include/c++/bits/stl_tree.h:1568 7 {*cmpsi_1}
     (nil))
(jump_insn 95 94 102 10 (set (pc)
        (if_then_else (eq (reg:CCZ 17 flags)
                (const_int 0 [0]))
            (label_ref:SI 136)
            (pc))) D:/Dev-Cpp/MinGW64/lib/gcc/x86_64-w64-mingw32/4.9.2/include/c++/bits/stl_tree.h:1568 596 {*jcc_1}
     (expr_list:REG_DEAD (reg:CCZ 17 flags)
        (int_list:REG_BR_PROB 1014 (nil)))
 -> 136)
;; lr  out 	 3 [bx] 4 [si] 5 [di] 6 [bp] 7 [sp]
;; live  out 	 3 [bx] 4 [si] 5 [di] 6 [bp] 7 [sp]

 succ:       25 [10.1%]  (CAN_FALLTHRU)
             11 [89.9%]  (FALLTHRU,CAN_FALLTHRU)

basic block 11, loop depth 0, count 0, freq 1910, maybe hot
 prev block 10, next block 12, flags: (REACHABLE, RTL, MODIFIED)
 pred:       10 [89.9%]  (FALLTHRU,CAN_FALLTHRU)
;; bb 11 artificial_defs: { }
;; bb 11 artificial_uses: { u-1(7){ }}
;; lr  in  	 3 [bx] 4 [si] 5 [di] 6 [bp] 7 [sp]
;; lr  use 	 3 [bx] 6 [bp] 7 [sp]
;; lr  def 	 0 [ax] 1 [dx] 2 [cx] 8 [st] 9 [st(1)] 10 [st(2)] 11 [st(3)] 12 [st(4)] 13 [st(5)] 14 [st(6)] 15 [st(7)] 17 [flags] 18 [fpsr] 19 [fpcr] 21 [xmm0] 22 [xmm1] 23 [xmm2] 24 [xmm3] 25 [xmm4] 26 [xmm5] 27 [xmm6] 28 [xmm7] 29 [mm0] 30 [mm1] 31 [mm2] 32 [mm3] 33 [mm4] 34 [mm5] 35 [mm6] 36 [mm7] 37 [] 38 [] 39 [] 40 [] 41 [] 42 [] 43 [] 44 [] 45 [] 46 [] 47 [] 48 [] 49 [] 50 [] 51 [] 52 [] 53 [] 54 [] 55 [] 56 [] 57 [] 58 [] 59 [] 60 [] 61 [] 62 [] 63 [] 64 [] 65 [] 66 [] 67 [] 68 [] 69 [] 70 [] 71 [] 72 [] 73 [] 74 [] 75 [] 76 []
;; live  in  	 3 [bx] 4 [si] 5 [di] 6 [bp] 7 [sp]
;; live  gen 	 0 [ax] 1 [dx] 17 [flags]
;; live  kill	

(note 102 95 103 11 [bb 11] NOTE_INSN_BASIC_BLOCK)
(insn 103 102 104 11 (set (mem:SI (reg/f:SI 7 sp) [0  S4 A32])
        (reg/v:SI 3 bx [orig:102 __position ] [102])) D:/Dev-Cpp/MinGW64/lib/gcc/x86_64-w64-mingw32/4.9.2/include/c++/bits/stl_tree.h:203 90 {*movsi_internal}
     (nil))
(call_insn/i 104 103 105 11 (set (reg:SI 0 ax)
        (call (mem:QI (symbol_ref:SI ("_ZSt18_Rb_tree_incrementPSt18_Rb_tree_node_base") [flags 0x43]  <function_decl 06b62400 _Rb_tree_increment>) [0 _Rb_tree_increment S1 A8])
            (const_int 4 [0x4]))) D:/Dev-Cpp/MinGW64/lib/gcc/x86_64-w64-mingw32/4.9.2/include/c++/bits/stl_tree.h:203 648 {*call_value}
     (expr_list:REG_EH_REGION (const_int 0 [0])
        (nil))
    (expr_list:SI (use (mem/f:SI (reg/f:SI 7 sp) [0  S4 A32]))
        (nil)))
(insn 105 104 106 11 (set (reg/f:SI 1 dx [orig:98 D.83090 ] [98])
        (reg:SI 0 ax)) D:/Dev-Cpp/MinGW64/lib/gcc/x86_64-w64-mingw32/4.9.2/include/c++/bits/stl_tree.h:203 90 {*movsi_internal}
     (expr_list:REG_DEAD (reg:SI 0 ax)
        (nil)))
(insn 106 105 107 11 (set (reg:CC 17 flags)
        (compare:CC (reg:SI 6 bp [orig:108 D.83091+4 ] [108])
            (mem:SI (plus:SI (reg/f:SI 0 ax [orig:98 D.83090 ] [98])
                    (const_int 20 [0x14])) [34 MEM[(const long long unsigned int &)_36 + 16]+4 S4 A32]))) D:/Dev-Cpp/MinGW64/lib/gcc/x86_64-w64-mingw32/4.9.2/include/c++/bits/stl_tree.h:1570 7 {*cmpsi_1}
     (expr_list:REG_DEAD (reg:SI 6 bp [orig:108 D.83091+4 ] [108])
        (nil)))
(jump_insn 107 106 158 11 (set (pc)
        (if_then_else (gtu (reg:CC 17 flags)
                (const_int 0 [0]))
            (label_ref 74)
            (pc))) D:/Dev-Cpp/MinGW64/lib/gcc/x86_64-w64-mingw32/4.9.2/include/c++/bits/stl_tree.h:1570 596 {*jcc_1}
     (int_list:REG_BR_PROB 5000 (nil))
 -> 74)
;; lr  out 	 0 [ax] 1 [dx] 3 [bx] 4 [si] 5 [di] 7 [sp] 17 [flags]
;; live  out 	 0 [ax] 1 [dx] 3 [bx] 4 [si] 5 [di] 7 [sp] 17 [flags]

 succ:       17 [50.0%]  (CAN_FALLTHRU)
             12 [50.0%]  (FALLTHRU,CAN_FALLTHRU)

basic block 12, loop depth 0, count 0, freq 955, maybe hot
 prev block 11, next block 13, flags: (REACHABLE, RTL, MODIFIED)
 pred:       11 [50.0%]  (FALLTHRU,CAN_FALLTHRU)
;; bb 12 artificial_defs: { }
;; bb 12 artificial_uses: { u-1(7){ }}
;; lr  in  	 0 [ax] 1 [dx] 3 [bx] 4 [si] 5 [di] 7 [sp] 17 [flags]
;; lr  use 	 7 [sp] 17 [flags]
;; lr  def 	
;; live  in  	 0 [ax] 1 [dx] 3 [bx] 4 [si] 5 [di] 7 [sp] 17 [flags]
;; live  gen 	
;; live  kill	

(note 158 107 109 12 [bb 12] NOTE_INSN_BASIC_BLOCK)
(jump_insn 109 158 159 12 (set (pc)
        (if_then_else (ltu (reg:CC 17 flags)
                (const_int 0 [0]))
            (label_ref:SI 164)
            (pc))) D:/Dev-Cpp/MinGW64/lib/gcc/x86_64-w64-mingw32/4.9.2/include/c++/bits/stl_tree.h:1570 596 {*jcc_1}
     (expr_list:REG_DEAD (reg:CC 17 flags)
        (int_list:REG_BR_PROB 5000 (nil)))
 -> 164)
;; lr  out 	 0 [ax] 1 [dx] 3 [bx] 4 [si] 5 [di] 7 [sp]
;; live  out 	 0 [ax] 1 [dx] 3 [bx] 4 [si] 5 [di] 7 [sp]

 succ:       13 [50.0%]  (CAN_FALLTHRU)
             26 [50.0%]  (FALLTHRU,CAN_FALLTHRU)

basic block 13, loop depth 0, count 0, freq 1514, maybe hot
Invalid sum of incoming frequencies 717, should be 1514
 prev block 12, next block 14, flags: (REACHABLE, RTL, MODIFIED)
 pred:       26 [50.0%]  (FALLTHRU,CAN_FALLTHRU)
             12 [50.0%]  (CAN_FALLTHRU)
;; bb 13 artificial_defs: { }
;; bb 13 artificial_uses: { u-1(7){ }}
;; lr  in  	 1 [dx] 3 [bx] 7 [sp]
;; lr  use 	 1 [dx] 3 [bx] 7 [sp]
;; lr  def 	 0 [ax] 1 [dx] 17 [flags]
;; live  in  	 1 [dx] 3 [bx] 7 [sp]
;; live  gen 	 0 [ax] 1 [dx] 17 [flags]
;; live  kill	

(code_label 164 111 113 13 107 "" [1 uses])
(note 113 164 236 13 [bb 13] NOTE_INSN_BASIC_BLOCK)
(insn 236 113 237 13 (set (reg:SI 0 ax)
        (mem/f:SI (plus:SI (reg/v:SI 3 bx [orig:102 __position ] [102])
                (const_int 12 [0xc])) [6 MEM[(struct _Rb_tree_node_base * *)_33 + 12B]+0 S4 A32])) D:/Dev-Cpp/MinGW64/lib/gcc/x86_64-w64-mingw32/4.9.2/include/c++/bits/stl_tree.h:1573 90 {*movsi_internal}
     (nil))
(insn 237 236 203 13 (set (reg:CCZ 17 flags)
        (compare:CCZ (reg:SI 0 ax)
            (const_int 0 [0]))) D:/Dev-Cpp/MinGW64/lib/gcc/x86_64-w64-mingw32/4.9.2/include/c++/bits/stl_tree.h:1573 3 {*cmpsi_ccno_1}
     (nil))
(insn 203 237 185 13 (set (reg:SI 0 ax [118])
        (const_int 0 [0])) D:/Dev-Cpp/MinGW64/lib/gcc/x86_64-w64-mingw32/4.9.2/include/c++/bits/stl_tree.h:1573 90 {*movsi_internal}
     (expr_list:REG_EQUIV (const_int 0 [0])
        (nil)))
(insn 185 203 187 13 (set (reg:SI 0 ax [orig:111 D.81243 ] [111])
        (if_then_else:SI (ne (reg:CCZ 17 flags)
                (const_int 0 [0]))
            (reg/f:SI 1 dx [orig:98 D.83090 ] [98])
            (reg:SI 0 ax [118]))) D:/Dev-Cpp/MinGW64/lib/gcc/x86_64-w64-mingw32/4.9.2/include/c++/bits/stl_tree.h:1573 927 {*movsicc_noc}
     (nil))
(insn 187 185 127 13 (set (reg:SI 1 dx [orig:112 D.81243+4 ] [112])
        (if_then_else:SI (ne (reg:CCZ 17 flags)
                (const_int 0 [0]))
            (reg/f:SI 1 dx [orig:98 D.83090 ] [98])
            (reg/v:SI 3 bx [orig:102 __position ] [102]))) D:/Dev-Cpp/MinGW64/lib/gcc/x86_64-w64-mingw32/4.9.2/include/c++/bits/stl_tree.h:1573 927 {*movsicc_noc}
     (expr_list:REG_DEAD (reg:CCZ 17 flags)
        (expr_list:REG_DEAD (reg/v:SI 3 bx [orig:102 __position ] [102])
            (nil))))
;; lr  out 	 0 [ax] 1 [dx] 7 [sp]
;; live  out 	 0 [ax] 1 [dx] 7 [sp]

 succ:       14 [100.0%]  (FALLTHRU,CAN_FALLTHRU)

basic block 14, loop depth 0, count 0, freq 1514, maybe hot
 prev block 13, next block 15, flags: (REACHABLE, RTL)
 pred:       13 [100.0%]  (FALLTHRU,CAN_FALLTHRU)
;; bb 14 artificial_defs: { }
;; bb 14 artificial_uses: { u-1(7){ }}
;; lr  in  	
;; lr  use 	
;; lr  def 	
;; live  in  	
;; live  gen 	
;; live  kill	

(note 274 261 266 14 [bb 14] NOTE_INSN_BASIC_BLOCK)
(insn 266 274 267 14 (use (reg/i:DI 0 ax)) D:/Dev-Cpp/MinGW64/lib/gcc/x86_64-w64-mingw32/4.9.2/include/c++/bits/stl_tree.h:1583 -1
     (nil))
(note 267 266 268 14 NOTE_INSN_EPILOGUE_BEG)
(insn/f 268 267 269 14 (parallel [
            (set (reg/f:SI 7 sp)
                (plus:SI (reg/f:SI 7 sp)
                    (const_int 28 [0x1c])))
            (clobber (reg:CC 17 flags))
            (clobber (mem:BLK (scratch) [0  A8]))
        ]) D:/Dev-Cpp/MinGW64/lib/gcc/x86_64-w64-mingw32/4.9.2/include/c++/bits/stl_tree.h:1583 943 {pro_epilogue_adjust_stack_si_add}
     (expr_list:REG_CFA_ADJUST_CFA (set (reg/f:SI 7 sp)
            (plus:SI (reg/f:SI 7 sp)
                (const_int 28 [0x1c])))
        (expr_list:REG_UNUSED (reg:CC 17 flags)
            (nil))))
(insn/f 269 268 270 14 (set (reg:SI 3 bx)
        (mem:SI (post_inc:SI (reg/f:SI 7 sp)) [0  S4 A8])) D:/Dev-Cpp/MinGW64/lib/gcc/x86_64-w64-mingw32/4.9.2/include/c++/bits/stl_tree.h:1583 74 {*popsi1}
     (expr_list:REG_CFA_RESTORE (reg:SI 3 bx)
        (expr_list:REG_CFA_ADJUST_CFA (set (reg/f:SI 7 sp)
                (plus:SI (reg/f:SI 7 sp)
                    (const_int 4 [0x4])))
            (nil))))
(insn/f 270 269 271 14 (set (reg:SI 4 si)
        (mem:SI (post_inc:SI (reg/f:SI 7 sp)) [0  S4 A8])) D:/Dev-Cpp/MinGW64/lib/gcc/x86_64-w64-mingw32/4.9.2/include/c++/bits/stl_tree.h:1583 74 {*popsi1}
     (expr_list:REG_CFA_RESTORE (reg:SI 4 si)
        (expr_list:REG_CFA_ADJUST_CFA (set (reg/f:SI 7 sp)
                (plus:SI (reg/f:SI 7 sp)
                    (const_int 4 [0x4])))
            (nil))))
(insn/f 271 270 272 14 (set (reg:SI 5 di)
        (mem:SI (post_inc:SI (reg/f:SI 7 sp)) [0  S4 A8])) D:/Dev-Cpp/MinGW64/lib/gcc/x86_64-w64-mingw32/4.9.2/include/c++/bits/stl_tree.h:1583 74 {*popsi1}
     (expr_list:REG_CFA_RESTORE (reg:SI 5 di)
        (expr_list:REG_CFA_ADJUST_CFA (set (reg/f:SI 7 sp)
                (plus:SI (reg/f:SI 7 sp)
                    (const_int 4 [0x4])))
            (nil))))
(insn/f 272 271 273 14 (set (reg:SI 6 bp)
        (mem:SI (post_inc:SI (reg/f:SI 7 sp)) [0  S4 A8])) D:/Dev-Cpp/MinGW64/lib/gcc/x86_64-w64-mingw32/4.9.2/include/c++/bits/stl_tree.h:1583 74 {*popsi1}
     (expr_list:REG_CFA_RESTORE (reg:SI 6 bp)
        (expr_list:REG_CFA_ADJUST_CFA (set (reg/f:SI 7 sp)
                (plus:SI (reg/f:SI 7 sp)
                    (const_int 4 [0x4])))
            (nil))))
(jump_insn 273 272 286 14 (parallel [
            (simple_return)
            (use (const_int 8 [0x8]))
        ]) D:/Dev-Cpp/MinGW64/lib/gcc/x86_64-w64-mingw32/4.9.2/include/c++/bits/stl_tree.h:1583 660 {simple_return_pop_internal}
     (nil)
 -> simple_return)
;; lr  out 	
;; live  out 	

 succ:       EXIT [100.0%] 

basic block 15, loop depth 0, count 0, freq 4250, maybe hot
Invalid sum of incoming frequencies 3188, should be 4250
 prev block 14, next block 16, flags: (REACHABLE, RTL, MODIFIED)
 pred:       5 [50.0%]  (FALLTHRU,CAN_FALLTHRU)
             4 [50.0%]  (CAN_FALLTHRU)
;; bb 15 artificial_defs: { }
;; bb 15 artificial_uses: { u-1(7){ }}
;; lr  in  	 3 [bx] 4 [si] 5 [di] 6 [bp] 7 [sp]
;; lr  use 	 3 [bx] 4 [si] 7 [sp]
;; lr  def 	 0 [ax] 1 [dx] 17 [flags]
;; live  in  	 3 [bx] 4 [si] 5 [di] 6 [bp] 7 [sp]
;; live  gen 	 0 [ax] 1 [dx] 17 [flags]
;; live  kill	

(code_label 161 37 39 15 104 "" [1 uses])
(note 39 161 40 15 [bb 15] NOTE_INSN_BASIC_BLOCK)
(note 40 39 44 15 NOTE_INSN_DELETED)
(insn 44 40 45 15 (set (reg:SI 0 ax [orig:111 D.81243 ] [111])
        (reg/v:SI 3 bx [orig:102 __position ] [102])) D:/Dev-Cpp/MinGW64/lib/gcc/x86_64-w64-mingw32/4.9.2/include/c++/bits/stl_tree.h:1553 90 {*movsi_internal}
     (expr_list:REG_DEAD (reg/v:SI 3 bx [orig:102 __position ] [102])
        (nil)))
(insn 45 44 41 15 (set (reg:SI 1 dx [orig:112 D.81243+4 ] [112])
        (reg:SI 3 bx [orig:111 D.81243 ] [111])) D:/Dev-Cpp/MinGW64/lib/gcc/x86_64-w64-mingw32/4.9.2/include/c++/bits/stl_tree.h:1553 90 {*movsi_internal}
     (nil))
(insn 41 45 42 15 (set (reg:CCZ 17 flags)
        (compare:CCZ (mem/f:SI (plus:SI (reg/f:SI 4 si [orig:101 this ] [101])
                    (const_int 12 [0xc])) [6 MEM[(struct _Rb_tree_node_base * &)this_5(D) + 12]+0 S4 A32])
            (reg/v:SI 3 bx [orig:102 __position ] [102]))) D:/Dev-Cpp/MinGW64/lib/gcc/x86_64-w64-mingw32/4.9.2/include/c++/bits/stl_tree.h:1552 7 {*cmpsi_1}
     (nil))
(jump_insn 42 41 49 15 (set (pc)
        (if_then_else (eq (reg:CCZ 17 flags)
                (const_int 0 [0]))
            (label_ref:SI 177)
            (pc))) D:/Dev-Cpp/MinGW64/lib/gcc/x86_64-w64-mingw32/4.9.2/include/c++/bits/stl_tree.h:1552 596 {*jcc_1}
     (expr_list:REG_DEAD (reg:CCZ 17 flags)
        (int_list:REG_BR_PROB 1014 (nil)))
 -> 177)
;; lr  out 	 0 [ax] 1 [dx] 3 [bx] 4 [si] 5 [di] 6 [bp] 7 [sp]
;; live  out 	 0 [ax] 1 [dx] 3 [bx] 4 [si] 5 [di] 6 [bp] 7 [sp]

 succ:       16 [89.9%]  (FALLTHRU,CAN_FALLTHRU)
             18 [10.1%]  (CAN_FALLTHRU)

basic block 16, loop depth 0, count 0, freq 3819, maybe hot
 prev block 15, next block 17, flags: (REACHABLE, RTL, MODIFIED)
 pred:       15 [89.9%]  (FALLTHRU,CAN_FALLTHRU)
;; bb 16 artificial_defs: { }
;; bb 16 artificial_uses: { u-1(7){ }}
;; lr  in  	 3 [bx] 4 [si] 5 [di] 6 [bp] 7 [sp]
;; lr  use 	 3 [bx] 6 [bp] 7 [sp]
;; lr  def 	 0 [ax] 1 [dx] 2 [cx] 8 [st] 9 [st(1)] 10 [st(2)] 11 [st(3)] 12 [st(4)] 13 [st(5)] 14 [st(6)] 15 [st(7)] 17 [flags] 18 [fpsr] 19 [fpcr] 21 [xmm0] 22 [xmm1] 23 [xmm2] 24 [xmm3] 25 [xmm4] 26 [xmm5] 27 [xmm6] 28 [xmm7] 29 [mm0] 30 [mm1] 31 [mm2] 32 [mm3] 33 [mm4] 34 [mm5] 35 [mm6] 36 [mm7] 37 [] 38 [] 39 [] 40 [] 41 [] 42 [] 43 [] 44 [] 45 [] 46 [] 47 [] 48 [] 49 [] 50 [] 51 [] 52 [] 53 [] 54 [] 55 [] 56 [] 57 [] 58 [] 59 [] 60 [] 61 [] 62 [] 63 [] 64 [] 65 [] 66 [] 67 [] 68 [] 69 [] 70 [] 71 [] 72 [] 73 [] 74 [] 75 [] 76 []
;; live  in  	 3 [bx] 4 [si] 5 [di] 6 [bp] 7 [sp]
;; live  gen 	 0 [ax] 1 [dx] 17 [flags]
;; live  kill	

(note 49 42 50 16 [bb 16] NOTE_INSN_BASIC_BLOCK)
(insn 50 49 51 16 (set (mem:SI (reg/f:SI 7 sp) [0  S4 A32])
        (reg/v:SI 3 bx [orig:102 __position ] [102])) D:/Dev-Cpp/MinGW64/lib/gcc/x86_64-w64-mingw32/4.9.2/include/c++/bits/stl_tree.h:218 90 {*movsi_internal}
     (nil))
(call_insn/i 51 50 52 16 (set (reg:SI 0 ax)
        (call (mem:QI (symbol_ref:SI ("_ZSt18_Rb_tree_decrementPSt18_Rb_tree_node_base") [flags 0x43]  <function_decl 06b62500 _Rb_tree_decrement>) [0 _Rb_tree_decrement S1 A8])
            (const_int 4 [0x4]))) D:/Dev-Cpp/MinGW64/lib/gcc/x86_64-w64-mingw32/4.9.2/include/c++/bits/stl_tree.h:218 648 {*call_value}
     (expr_list:REG_EH_REGION (const_int 0 [0])
        (nil))
    (expr_list:SI (use (mem/f:SI (reg/f:SI 7 sp) [0  S4 A32]))
        (nil)))
(insn 52 51 53 16 (set (reg/f:SI 1 dx [orig:97 D.83090 ] [97])
        (reg:SI 0 ax)) D:/Dev-Cpp/MinGW64/lib/gcc/x86_64-w64-mingw32/4.9.2/include/c++/bits/stl_tree.h:218 90 {*movsi_internal}
     (expr_list:REG_DEAD (reg:SI 0 ax)
        (nil)))
(insn 53 52 54 16 (set (reg:CC 17 flags)
        (compare:CC (reg:SI 6 bp [orig:108 D.83091+4 ] [108])
            (mem:SI (plus:SI (reg/f:SI 0 ax [orig:97 D.83090 ] [97])
                    (const_int 20 [0x14])) [34 MEM[(const long long unsigned int &)_35 + 16]+4 S4 A32]))) D:/Dev-Cpp/MinGW64/lib/gcc/x86_64-w64-mingw32/4.9.2/include/c++/bits/stl_tree.h:1554 7 {*cmpsi_1}
     (expr_list:REG_DEAD (reg:SI 6 bp [orig:108 D.83091+4 ] [108])
        (nil)))
(jump_insn 54 53 152 16 (set (pc)
        (if_then_else (ltu (reg:CC 17 flags)
                (const_int 0 [0]))
            (label_ref 74)
            (pc))) D:/Dev-Cpp/MinGW64/lib/gcc/x86_64-w64-mingw32/4.9.2/include/c++/bits/stl_tree.h:1554 596 {*jcc_1}
     (int_list:REG_BR_PROB 5000 (nil))
 -> 74)
;; lr  out 	 0 [ax] 1 [dx] 3 [bx] 4 [si] 5 [di] 7 [sp] 17 [flags]
;; live  out 	 0 [ax] 1 [dx] 3 [bx] 4 [si] 5 [di] 7 [sp] 17 [flags]

 succ:       17 [50.0%]  (CAN_FALLTHRU)
             19 [50.0%]  (FALLTHRU,CAN_FALLTHRU)

basic block 17, loop depth 0, count 0, freq 2311, maybe hot
Invalid sum of incoming frequencies 4614, should be 2311
 prev block 16, next block 18, flags: (REACHABLE, RTL, MODIFIED)
 pred:       27 [50.0%]  (CAN_FALLTHRU)
             23 [50.0%]  (CAN_FALLTHRU)
             16 [50.0%]  (CAN_FALLTHRU)
             20 [50.0%]  (CAN_FALLTHRU)
             11 [50.0%]  (CAN_FALLTHRU)
             26 [50.0%]  (CAN_FALLTHRU)
             28 [50.0%]  (FALLTHRU,CAN_FALLTHRU)
;; bb 17 artificial_defs: { }
;; bb 17 artificial_uses: { u-1(7){ }}
;; lr  in  	 4 [si] 7 [sp]
;; lr  use 	 4 [si] 7 [sp]
;; lr  def 	 0 [ax] 1 [dx] 2 [cx] 7 [sp] 8 [st] 9 [st(1)] 10 [st(2)] 11 [st(3)] 12 [st(4)] 13 [st(5)] 14 [st(6)] 15 [st(7)] 17 [flags] 18 [fpsr] 19 [fpcr] 21 [xmm0] 22 [xmm1] 23 [xmm2] 24 [xmm3] 25 [xmm4] 26 [xmm5] 27 [xmm6] 28 [xmm7] 29 [mm0] 30 [mm1] 31 [mm2] 32 [mm3] 33 [mm4] 34 [mm5] 35 [mm6] 36 [mm7] 37 [] 38 [] 39 [] 40 [] 41 [] 42 [] 43 [] 44 [] 45 [] 46 [] 47 [] 48 [] 49 [] 50 [] 51 [] 52 [] 53 [] 54 [] 55 [] 56 [] 57 [] 58 [] 59 [] 60 [] 61 [] 62 [] 63 [] 64 [] 65 [] 66 [] 67 [] 68 [] 69 [] 70 [] 71 [] 72 [] 73 [] 74 [] 75 [] 76 []
;; live  in  	 4 [si] 7 [sp]
;; live  gen 	 0 [ax] 1 [dx] 2 [cx] 7 [sp]
;; live  kill	 17 [flags]

(code_label 74 182 75 17 90 "" [6 uses])
(note 75 74 76 17 [bb 17] NOTE_INSN_BASIC_BLOCK)
(insn 76 75 213 17 (set (reg:SI 0 ax [125])
        (mem/f/c:SI (plus:SI (reg/f:SI 7 sp)
                (const_int 52 [0x34])) [6 __k+0 S4 A32])) D:/Dev-Cpp/MinGW64/lib/gcc/x86_64-w64-mingw32/4.9.2/include/c++/bits/stl_tree.h:1562 90 {*movsi_internal}
     (nil))
(insn 213 76 77 17 (set (mem:SI (reg/f:SI 7 sp) [0  S4 A32])
        (reg:SI 0 ax [125])) D:/Dev-Cpp/MinGW64/lib/gcc/x86_64-w64-mingw32/4.9.2/include/c++/bits/stl_tree.h:1562 90 {*movsi_internal}
     (expr_list:REG_DEAD (reg:SI 0 ax [125])
        (nil)))
(insn 77 213 78 17 (set (reg:SI 2 cx)
        (reg/f:SI 4 si [orig:101 this ] [101])) D:/Dev-Cpp/MinGW64/lib/gcc/x86_64-w64-mingw32/4.9.2/include/c++/bits/stl_tree.h:1562 90 {*movsi_internal}
     (expr_list:REG_DEAD (reg/f:SI 4 si [orig:101 this ] [101])
        (nil)))
(call_insn 78 77 79 17 (parallel [
            (set (reg:DI 0 ax)
                (call (mem:QI (symbol_ref:SI ("_ZNSt8_Rb_treeIySt4pairIKyiESt10_Select1stIS2_ESt4lessIyESaIS2_EE24_M_get_insert_unique_posERS1_") [flags 0x3]  <function_decl 06e17c80 _M_get_insert_unique_pos>) [0 _M_get_insert_unique_pos S1 A8])
                    (const_int 4 [0x4])))
            (set (reg/f:SI 7 sp)
                (plus:SI (reg/f:SI 7 sp)
                    (const_int 4 [0x4])))
        ]) D:/Dev-Cpp/MinGW64/lib/gcc/x86_64-w64-mingw32/4.9.2/include/c++/bits/stl_tree.h:1562 653 {*call_value_pop}
     (expr_list:REG_DEAD (reg:SI 2 cx)
        (expr_list:REG_ARGS_SIZE (const_int -4 [0xfffffffffffffffc])
            (expr_list:REG_EH_REGION (const_int 0 [0])
                (nil))))
    (expr_list:SI (use (reg:SI 2 cx))
        (expr_list:SI (use (mem/f:SI (reg/f:SI 7 sp) [0  S4 A32]))
            (nil))))
(insn 79 78 83 17 (parallel [
            (set (reg/f:SI 7 sp)
                (plus:SI (reg/f:SI 7 sp)
                    (const_int -4 [0xfffffffffffffffc])))
            (clobber (reg:CC 17 flags))
        ]) D:/Dev-Cpp/MinGW64/lib/gcc/x86_64-w64-mingw32/4.9.2/include/c++/bits/stl_tree.h:1562 220 {*addsi_1}
     (expr_list:REG_UNUSED (reg:CC 17 flags)
        (expr_list:REG_ARGS_SIZE (const_int 0 [0])
            (nil))))
;; lr  out 	 0 [ax] 1 [dx] 7 [sp]
;; live  out 	 0 [ax] 1 [dx] 7 [sp]

 succ:       18 [100.0%]  (FALLTHRU,CAN_FALLTHRU)

basic block 18, loop depth 0, count 0, freq 3333, maybe hot
 prev block 17, next block 19, flags: (REACHABLE, RTL)
 pred:       25 [100.0%]  (FALLTHRU,CAN_FALLTHRU)
             17 [100.0%]  (FALLTHRU,CAN_FALLTHRU)
             15 [10.1%]  (CAN_FALLTHRU)
;; bb 18 artificial_defs: { }
;; bb 18 artificial_uses: { u-1(7){ }}
;; lr  in  	 0 [ax] 1 [dx] 7 [sp]
;; lr  use 	 0 [ax] 1 [dx] 7 [sp]
;; lr  def 	 3 [bx] 4 [si] 5 [di] 6 [bp] 7 [sp] 17 [flags]
;; live  in  	 0 [ax] 1 [dx] 7 [sp]
;; live  gen 	 3 [bx] 4 [si] 5 [di] 6 [bp] 7 [sp]
;; live  kill	 17 [flags]

(code_label 177 139 145 18 108 "" [1 uses])
(note 145 177 144 18 [bb 18] NOTE_INSN_BASIC_BLOCK)
(insn 144 145 223 18 (use (reg/i:DI 0 ax)) D:/Dev-Cpp/MinGW64/lib/gcc/x86_64-w64-mingw32/4.9.2/include/c++/bits/stl_tree.h:1583 -1
     (nil))
(note 223 144 224 18 NOTE_INSN_EPILOGUE_BEG)
(insn/f 224 223 225 18 (parallel [
            (set (reg/f:SI 7 sp)
                (plus:SI (reg/f:SI 7 sp)
                    (const_int 28 [0x1c])))
            (clobber (reg:CC 17 flags))
            (clobber (mem:BLK (scratch) [0  A8]))
        ]) D:/Dev-Cpp/MinGW64/lib/gcc/x86_64-w64-mingw32/4.9.2/include/c++/bits/stl_tree.h:1583 943 {pro_epilogue_adjust_stack_si_add}
     (expr_list:REG_UNUSED (reg:CC 17 flags)
        (expr_list:REG_CFA_ADJUST_CFA (set (reg/f:SI 7 sp)
                (plus:SI (reg/f:SI 7 sp)
                    (const_int 28 [0x1c])))
            (nil))))
(insn/f 225 224 226 18 (set (reg:SI 3 bx)
        (mem:SI (post_inc:SI (reg/f:SI 7 sp)) [0  S4 A8])) D:/Dev-Cpp/MinGW64/lib/gcc/x86_64-w64-mingw32/4.9.2/include/c++/bits/stl_tree.h:1583 74 {*popsi1}
     (expr_list:REG_CFA_ADJUST_CFA (set (reg/f:SI 7 sp)
            (plus:SI (reg/f:SI 7 sp)
                (const_int 4 [0x4])))
        (expr_list:REG_CFA_RESTORE (reg:SI 3 bx)
            (nil))))
(insn/f 226 225 227 18 (set (reg:SI 4 si)
        (mem:SI (post_inc:SI (reg/f:SI 7 sp)) [0  S4 A8])) D:/Dev-Cpp/MinGW64/lib/gcc/x86_64-w64-mingw32/4.9.2/include/c++/bits/stl_tree.h:1583 74 {*popsi1}
     (expr_list:REG_CFA_ADJUST_CFA (set (reg/f:SI 7 sp)
            (plus:SI (reg/f:SI 7 sp)
                (const_int 4 [0x4])))
        (expr_list:REG_CFA_RESTORE (reg:SI 4 si)
            (nil))))
(insn/f 227 226 228 18 (set (reg:SI 5 di)
        (mem:SI (post_inc:SI (reg/f:SI 7 sp)) [0  S4 A8])) D:/Dev-Cpp/MinGW64/lib/gcc/x86_64-w64-mingw32/4.9.2/include/c++/bits/stl_tree.h:1583 74 {*popsi1}
     (expr_list:REG_CFA_ADJUST_CFA (set (reg/f:SI 7 sp)
            (plus:SI (reg/f:SI 7 sp)
                (const_int 4 [0x4])))
        (expr_list:REG_CFA_RESTORE (reg:SI 5 di)
            (nil))))
(insn/f 228 227 229 18 (set (reg:SI 6 bp)
        (mem:SI (post_inc:SI (reg/f:SI 7 sp)) [0  S4 A8])) D:/Dev-Cpp/MinGW64/lib/gcc/x86_64-w64-mingw32/4.9.2/include/c++/bits/stl_tree.h:1583 74 {*popsi1}
     (expr_list:REG_CFA_ADJUST_CFA (set (reg/f:SI 7 sp)
            (plus:SI (reg/f:SI 7 sp)
                (const_int 4 [0x4])))
        (expr_list:REG_CFA_RESTORE (reg:SI 6 bp)
            (nil))))
(jump_insn 229 228 262 18 (parallel [
            (simple_return)
            (use (const_int 8 [0x8]))
        ]) D:/Dev-Cpp/MinGW64/lib/gcc/x86_64-w64-mingw32/4.9.2/include/c++/bits/stl_tree.h:1583 660 {simple_return_pop_internal}
     (nil)
 -> simple_return)
;; lr  out 	 0 [ax] 1 [dx] 3 [bx] 4 [si] 5 [di] 6 [bp] 7 [sp]
;; live  out 	 0 [ax] 1 [dx] 3 [bx] 4 [si] 5 [di] 6 [bp] 7 [sp]

 succ:       EXIT [100.0%] 

basic block 19, loop depth 0, count 0, freq 1910, maybe hot
 prev block 18, next block 20, flags: (REACHABLE, RTL, MODIFIED)
 pred:       16 [50.0%]  (FALLTHRU,CAN_FALLTHRU)
;; bb 19 artificial_defs: { }
;; bb 19 artificial_uses: { u-1(7){ }}
;; lr  in  	 0 [ax] 1 [dx] 3 [bx] 4 [si] 5 [di] 7 [sp] 17 [flags]
;; lr  use 	 7 [sp] 17 [flags]
;; lr  def 	
;; live  in  	 0 [ax] 1 [dx] 3 [bx] 4 [si] 5 [di] 7 [sp] 17 [flags]
;; live  gen 	
;; live  kill	

(note 152 54 56 19 [bb 19] NOTE_INSN_BASIC_BLOCK)
(jump_insn 56 152 153 19 (set (pc)
        (if_then_else (gtu (reg:CC 17 flags)
                (const_int 0 [0]))
            (label_ref:SI 162)
            (pc))) D:/Dev-Cpp/MinGW64/lib/gcc/x86_64-w64-mingw32/4.9.2/include/c++/bits/stl_tree.h:1554 596 {*jcc_1}
     (expr_list:REG_DEAD (reg:CC 17 flags)
        (int_list:REG_BR_PROB 5000 (nil)))
 -> 162)
;; lr  out 	 0 [ax] 1 [dx] 3 [bx] 4 [si] 5 [di] 7 [sp]
;; live  out 	 0 [ax] 1 [dx] 3 [bx] 4 [si] 5 [di] 7 [sp]

 succ:       21 [50.0%]  (CAN_FALLTHRU)
             20 [50.0%]  (FALLTHRU,CAN_FALLTHRU)

basic block 20, loop depth 0, count 0, freq 955, maybe hot
 prev block 19, next block 21, flags: (REACHABLE, RTL, MODIFIED)
 pred:       19 [50.0%]  (FALLTHRU,CAN_FALLTHRU)
;; bb 20 artificial_defs: { }
;; bb 20 artificial_uses: { u-1(7){ }}
;; lr  in  	 0 [ax] 1 [dx] 3 [bx] 4 [si] 5 [di] 7 [sp]
;; lr  use 	 0 [ax] 5 [di] 7 [sp]
;; lr  def 	 17 [flags]
;; live  in  	 0 [ax] 1 [dx] 3 [bx] 4 [si] 5 [di] 7 [sp]
;; live  gen 	 17 [flags]
;; live  kill	

(note 153 56 57 20 [bb 20] NOTE_INSN_BASIC_BLOCK)
(insn 57 153 58 20 (set (reg:CC 17 flags)
        (compare:CC (reg:SI 5 di [orig:107 D.83091 ] [107])
            (mem:SI (plus:SI (reg/f:SI 0 ax [orig:97 D.83090 ] [97])
                    (const_int 16 [0x10])) [34 MEM[(const long long unsigned int &)_35 + 16]+0 S4 A64]))) D:/Dev-Cpp/MinGW64/lib/gcc/x86_64-w64-mingw32/4.9.2/include/c++/bits/stl_tree.h:1554 7 {*cmpsi_1}
     (expr_list:REG_DEAD (reg:SI 5 di [orig:107 D.83091 ] [107])
        (nil)))
(jump_insn 58 57 162 20 (set (pc)
        (if_then_else (leu (reg:CC 17 flags)
                (const_int 0 [0]))
            (label_ref 74)
            (pc))) D:/Dev-Cpp/MinGW64/lib/gcc/x86_64-w64-mingw32/4.9.2/include/c++/bits/stl_tree.h:1554 596 {*jcc_1}
     (expr_list:REG_DEAD (reg:CC 17 flags)
        (int_list:REG_BR_PROB 5000 (nil)))
 -> 74)
;; lr  out 	 1 [dx] 3 [bx] 4 [si] 7 [sp]
;; live  out 	 1 [dx] 3 [bx] 4 [si] 7 [sp]

 succ:       17 [50.0%]  (CAN_FALLTHRU)
             21 [50.0%]  (FALLTHRU,CAN_FALLTHRU)

basic block 21, loop depth 0, count 0, freq 3028, maybe hot
Invalid sum of incoming frequencies 1433, should be 3028
 prev block 20, next block 22, flags: (REACHABLE, RTL, MODIFIED)
 pred:       20 [50.0%]  (FALLTHRU,CAN_FALLTHRU)
             19 [50.0%]  (CAN_FALLTHRU)
;; bb 21 artificial_defs: { }
;; bb 21 artificial_uses: { u-1(7){ }}
;; lr  in  	 1 [dx] 3 [bx] 7 [sp]
;; lr  use 	 1 [dx] 3 [bx] 7 [sp]
;; lr  def 	 0 [ax] 1 [dx] 2 [cx] 17 [flags]
;; live  in  	 1 [dx] 3 [bx] 7 [sp]
;; live  gen 	 0 [ax] 1 [dx] 2 [cx] 17 [flags]
;; live  kill	

(code_label 162 58 60 21 105 "" [1 uses])
(note 60 162 238 21 [bb 21] NOTE_INSN_BASIC_BLOCK)
(insn 238 60 239 21 (set (reg:SI 2 cx)
        (mem/f:SI (plus:SI (reg/f:SI 1 dx [orig:97 D.83090 ] [97])
                (const_int 12 [0xc])) [6 MEM[(struct _Rb_tree_node_base * *)_35 + 12B]+0 S4 A32])) D:/Dev-Cpp/MinGW64/lib/gcc/x86_64-w64-mingw32/4.9.2/include/c++/bits/stl_tree.h:1557 90 {*movsi_internal}
     (nil))
(insn 239 238 204 21 (set (reg:CCZ 17 flags)
        (compare:CCZ (reg:SI 2 cx)
            (const_int 0 [0]))) D:/Dev-Cpp/MinGW64/lib/gcc/x86_64-w64-mingw32/4.9.2/include/c++/bits/stl_tree.h:1557 3 {*cmpsi_ccno_1}
     (nil))
(insn 204 239 211 21 (set (reg:SI 2 cx [117])
        (const_int 0 [0])) D:/Dev-Cpp/MinGW64/lib/gcc/x86_64-w64-mingw32/4.9.2/include/c++/bits/stl_tree.h:1557 90 {*movsi_internal}
     (expr_list:REG_EQUIV (const_int 0 [0])
        (nil)))
(insn 211 204 180 21 (set (reg:SI 0 ax [orig:111 D.81243 ] [111])
        (reg:SI 2 cx [117])) D:/Dev-Cpp/MinGW64/lib/gcc/x86_64-w64-mingw32/4.9.2/include/c++/bits/stl_tree.h:1557 90 {*movsi_internal}
     (expr_list:REG_DEAD (reg:SI 2 cx [117])
        (nil)))
(insn 180 211 182 21 (set (reg:SI 0 ax [orig:111 D.81243 ] [111])
        (if_then_else:SI (ne (reg:CCZ 17 flags)
                (const_int 0 [0]))
            (reg/v:SI 3 bx [orig:102 __position ] [102])
            (reg:SI 0 ax [orig:111 D.81243 ] [111]))) D:/Dev-Cpp/MinGW64/lib/gcc/x86_64-w64-mingw32/4.9.2/include/c++/bits/stl_tree.h:1557 927 {*movsicc_noc}
     (nil))
(insn 182 180 74 21 (set (reg:SI 1 dx [orig:112 D.81243+4 ] [112])
        (if_then_else:SI (eq (reg:CCZ 17 flags)
                (const_int 0 [0]))
            (reg/f:SI 1 dx [orig:97 D.83090 ] [97])
            (reg/v:SI 3 bx [orig:102 __position ] [102]))) D:/Dev-Cpp/MinGW64/lib/gcc/x86_64-w64-mingw32/4.9.2/include/c++/bits/stl_tree.h:1557 927 {*movsicc_noc}
     (expr_list:REG_DEAD (reg:CCZ 17 flags)
        (expr_list:REG_DEAD (reg/v:SI 3 bx [orig:102 __position ] [102])
            (nil))))
;; lr  out 	 0 [ax] 1 [dx] 7 [sp]
;; live  out 	 0 [ax] 1 [dx] 7 [sp]

 succ:       22 [100.0%]  (FALLTHRU,CAN_FALLTHRU)

basic block 22, loop depth 0, count 0, freq 3028, maybe hot
 prev block 21, next block 23, flags: (REACHABLE, RTL)
 pred:       21 [100.0%]  (FALLTHRU,CAN_FALLTHRU)
;; bb 22 artificial_defs: { }
;; bb 22 artificial_uses: { u-1(7){ }}
;; lr  in  	
;; lr  use 	
;; lr  def 	
;; live  in  	
;; live  gen 	
;; live  kill	

(note 286 273 278 22 [bb 22] NOTE_INSN_BASIC_BLOCK)
(insn 278 286 279 22 (use (reg/i:DI 0 ax)) D:/Dev-Cpp/MinGW64/lib/gcc/x86_64-w64-mingw32/4.9.2/include/c++/bits/stl_tree.h:1583 -1
     (nil))
(note 279 278 280 22 NOTE_INSN_EPILOGUE_BEG)
(insn/f 280 279 281 22 (parallel [
            (set (reg/f:SI 7 sp)
                (plus:SI (reg/f:SI 7 sp)
                    (const_int 28 [0x1c])))
            (clobber (reg:CC 17 flags))
            (clobber (mem:BLK (scratch) [0  A8]))
        ]) D:/Dev-Cpp/MinGW64/lib/gcc/x86_64-w64-mingw32/4.9.2/include/c++/bits/stl_tree.h:1583 943 {pro_epilogue_adjust_stack_si_add}
     (expr_list:REG_CFA_ADJUST_CFA (set (reg/f:SI 7 sp)
            (plus:SI (reg/f:SI 7 sp)
                (const_int 28 [0x1c])))
        (expr_list:REG_UNUSED (reg:CC 17 flags)
            (nil))))
(insn/f 281 280 282 22 (set (reg:SI 3 bx)
        (mem:SI (post_inc:SI (reg/f:SI 7 sp)) [0  S4 A8])) D:/Dev-Cpp/MinGW64/lib/gcc/x86_64-w64-mingw32/4.9.2/include/c++/bits/stl_tree.h:1583 74 {*popsi1}
     (expr_list:REG_CFA_RESTORE (reg:SI 3 bx)
        (expr_list:REG_CFA_ADJUST_CFA (set (reg/f:SI 7 sp)
                (plus:SI (reg/f:SI 7 sp)
                    (const_int 4 [0x4])))
            (nil))))
(insn/f 282 281 283 22 (set (reg:SI 4 si)
        (mem:SI (post_inc:SI (reg/f:SI 7 sp)) [0  S4 A8])) D:/Dev-Cpp/MinGW64/lib/gcc/x86_64-w64-mingw32/4.9.2/include/c++/bits/stl_tree.h:1583 74 {*popsi1}
     (expr_list:REG_CFA_RESTORE (reg:SI 4 si)
        (expr_list:REG_CFA_ADJUST_CFA (set (reg/f:SI 7 sp)
                (plus:SI (reg/f:SI 7 sp)
                    (const_int 4 [0x4])))
            (nil))))
(insn/f 283 282 284 22 (set (reg:SI 5 di)
        (mem:SI (post_inc:SI (reg/f:SI 7 sp)) [0  S4 A8])) D:/Dev-Cpp/MinGW64/lib/gcc/x86_64-w64-mingw32/4.9.2/include/c++/bits/stl_tree.h:1583 74 {*popsi1}
     (expr_list:REG_CFA_RESTORE (reg:SI 5 di)
        (expr_list:REG_CFA_ADJUST_CFA (set (reg/f:SI 7 sp)
                (plus:SI (reg/f:SI 7 sp)
                    (const_int 4 [0x4])))
            (nil))))
(insn/f 284 283 285 22 (set (reg:SI 6 bp)
        (mem:SI (post_inc:SI (reg/f:SI 7 sp)) [0  S4 A8])) D:/Dev-Cpp/MinGW64/lib/gcc/x86_64-w64-mingw32/4.9.2/include/c++/bits/stl_tree.h:1583 74 {*popsi1}
     (expr_list:REG_CFA_RESTORE (reg:SI 6 bp)
        (expr_list:REG_CFA_ADJUST_CFA (set (reg/f:SI 7 sp)
                (plus:SI (reg/f:SI 7 sp)
                    (const_int 4 [0x4])))
            (nil))))
(jump_insn 285 284 0 22 (parallel [
            (simple_return)
            (use (const_int 8 [0x8]))
        ]) D:/Dev-Cpp/MinGW64/lib/gcc/x86_64-w64-mingw32/4.9.2/include/c++/bits/stl_tree.h:1583 660 {simple_return_pop_internal}
     (nil)
 -> simple_return)
;; lr  out 	
;; live  out 	

 succ:       EXIT [100.0%] 

basic block 23, loop depth 0, count 0, freq 1500, maybe hot
 prev block 22, next block 24, flags: (REACHABLE, RTL, MODIFIED)
 pred:       2 [15.0%]  (FALLTHRU,CAN_FALLTHRU)
;; bb 23 artificial_defs: { }
;; bb 23 artificial_uses: { u-1(7){ }}
;; lr  in  	 2 [cx] 4 [si] 7 [sp]
;; lr  use 	 2 [cx] 7 [sp]
;; lr  def 	 3 [bx] 17 [flags]
;; live  in  	 2 [cx] 4 [si] 7 [sp]
;; live  gen 	 3 [bx] 17 [flags]
;; live  kill	

(note 12 11 240 23 [bb 23] NOTE_INSN_BASIC_BLOCK)
(insn 240 12 241 23 (set (reg:SI 3 bx)
        (mem:SI (plus:SI (reg/f:SI 2 cx [orig:101 this ] [101])
                (const_int 20 [0x14])) [21 MEM[(unsigned int *)this_5(D) + 20B]+0 S4 A32])) D:/Dev-Cpp/MinGW64/lib/gcc/x86_64-w64-mingw32/4.9.2/include/c++/bits/stl_tree.h:1542 90 {*movsi_internal}
     (nil))
(insn 241 240 14 23 (set (reg:CCZ 17 flags)
        (compare:CCZ (reg:SI 3 bx)
            (const_int 0 [0]))) D:/Dev-Cpp/MinGW64/lib/gcc/x86_64-w64-mingw32/4.9.2/include/c++/bits/stl_tree.h:1542 3 {*cmpsi_ccno_1}
     (nil))
(jump_insn 14 241 15 23 (set (pc)
        (if_then_else (eq (reg:CCZ 17 flags)
                (const_int 0 [0]))
            (label_ref 74)
            (pc))) D:/Dev-Cpp/MinGW64/lib/gcc/x86_64-w64-mingw32/4.9.2/include/c++/bits/stl_tree.h:1542 596 {*jcc_1}
     (expr_list:REG_DEAD (reg:CCZ 17 flags)
        (int_list:REG_BR_PROB 5000 (nil)))
 -> 74)
;; lr  out 	 2 [cx] 4 [si] 7 [sp]
;; live  out 	 2 [cx] 4 [si] 7 [sp]

 succ:       24 [50.0%]  (FALLTHRU,CAN_FALLTHRU)
             17 [50.0%]  (CAN_FALLTHRU)

basic block 24, loop depth 0, count 0, freq 750, maybe hot
 prev block 23, next block 25, flags: (REACHABLE, RTL, MODIFIED)
 pred:       23 [50.0%]  (FALLTHRU,CAN_FALLTHRU)
;; bb 24 artificial_defs: { }
;; bb 24 artificial_uses: { u-1(7){ }}
;; lr  in  	 2 [cx] 4 [si] 7 [sp]
;; lr  use 	 2 [cx] 7 [sp]
;; lr  def 	 0 [ax] 3 [bx] 5 [di] 17 [flags]
;; live  in  	 2 [cx] 4 [si] 7 [sp]
;; live  gen 	 0 [ax] 3 [bx] 5 [di] 17 [flags]
;; live  kill	

(note 15 14 16 24 [bb 24] NOTE_INSN_BASIC_BLOCK)
(insn 16 15 165 24 (set (reg/f:SI 3 bx [orig:85 D.83090 ] [85])
        (mem/f:SI (plus:SI (reg/f:SI 2 cx [orig:101 this ] [101])
                (const_int 16 [0x10])) [6 MEM[(struct _Rb_tree_node_base * &)this_5(D) + 16]+0 S4 A32])) D:/Dev-Cpp/MinGW64/lib/gcc/x86_64-w64-mingw32/4.9.2/include/c++/bits/stl_tree.h:1543 90 {*movsi_internal}
     (nil))
(insn 165 16 166 24 (set (reg:SI 0 ax [orig:115 MEM[(const long long unsigned int &)_7 + 16] ] [115])
        (mem:SI (plus:SI (reg/f:SI 3 bx [orig:85 D.83090 ] [85])
                (const_int 16 [0x10])) [34 MEM[(const long long unsigned int &)_7 + 16]+0 S4 A64])) D:/Dev-Cpp/MinGW64/lib/gcc/x86_64-w64-mingw32/4.9.2/include/c++/bits/stl_tree.h:1542 90 {*movsi_internal}
     (nil))
(note 166 165 206 24 NOTE_INSN_DELETED)
(insn 206 166 207 24 (set (reg:SI 5 di [119])
        (mem/f/c:SI (plus:SI (reg/f:SI 7 sp)
                (const_int 52 [0x34])) [6 __k+0 S4 A32])) D:/Dev-Cpp/MinGW64/lib/gcc/x86_64-w64-mingw32/4.9.2/include/c++/bits/stl_tree.h:1542 90 {*movsi_internal}
     (nil))
(insn 207 206 18 24 (set (reg:SI 5 di [120])
        (mem:SI (plus:SI (reg:SI 5 di [119])
                (const_int 4 [0x4])) [34 MEM[(const long long unsigned int &)__k_9(D)]+4 S4 A32])) D:/Dev-Cpp/MinGW64/lib/gcc/x86_64-w64-mingw32/4.9.2/include/c++/bits/stl_tree.h:1542 90 {*movsi_internal}
     (nil))
(insn 18 207 19 24 (set (reg:CC 17 flags)
        (compare:CC (mem:SI (plus:SI (reg/f:SI 3 bx [orig:85 D.83090 ] [85])
                    (const_int 20 [0x14])) [34 MEM[(const long long unsigned int &)_7 + 16]+4 S4 A32])
            (reg:SI 5 di [120]))) D:/Dev-Cpp/MinGW64/lib/gcc/x86_64-w64-mingw32/4.9.2/include/c++/bits/stl_tree.h:1542 7 {*cmpsi_1}
     (expr_list:REG_DEAD (reg:SI 5 di [120])
        (nil)))
(jump_insn 19 18 146 24 (set (pc)
        (if_then_else (ltu (reg:CC 17 flags)
                (const_int 0 [0]))
            (label_ref 136)
            (pc))) D:/Dev-Cpp/MinGW64/lib/gcc/x86_64-w64-mingw32/4.9.2/include/c++/bits/stl_tree.h:1542 596 {*jcc_1}
     (int_list:REG_BR_PROB 5000 (nil))
 -> 136)
;; lr  out 	 0 [ax] 3 [bx] 4 [si] 7 [sp] 17 [flags]
;; live  out 	 0 [ax] 3 [bx] 4 [si] 7 [sp] 17 [flags]

 succ:       25 [50.0%]  (CAN_FALLTHRU)
             27 [50.0%]  (FALLTHRU,CAN_FALLTHRU)

basic block 25, loop depth 0, count 0, freq 590, maybe hot
 prev block 24, next block 26, flags: (REACHABLE, RTL)
 pred:       24 [50.0%]  (CAN_FALLTHRU)
             28 [50.0%]  (CAN_FALLTHRU)
             10 [10.1%]  (CAN_FALLTHRU)
;; bb 25 artificial_defs: { }
;; bb 25 artificial_uses: { u-1(7){ }}
;; lr  in  	 3 [bx] 7 [sp]
;; lr  use 	 3 [bx] 7 [sp]
;; lr  def 	 0 [ax] 1 [dx] 17 [flags]
;; live  in  	 3 [bx] 7 [sp]
;; live  gen 	 0 [ax] 1 [dx]
;; live  kill	 17 [flags]

(code_label 136 235 137 25 91 "" [3 uses])
(note 137 136 234 25 [bb 25] NOTE_INSN_BASIC_BLOCK)
(insn 234 137 139 25 (parallel [
            (set (reg:SI 0 ax [orig:111 D.81243 ] [111])
                (const_int 0 [0]))
            (clobber (reg:CC 17 flags))
        ]) D:/Dev-Cpp/MinGW64/lib/gcc/x86_64-w64-mingw32/4.9.2/include/c++/bits/stl_tree.h:1544 82 {*movsi_xor}
     (nil))
(insn 139 234 177 25 (set (reg:SI 1 dx [orig:112 D.81243+4 ] [112])
        (reg/f:SI 3 bx [orig:85 D.83090 ] [85])) D:/Dev-Cpp/MinGW64/lib/gcc/x86_64-w64-mingw32/4.9.2/include/c++/bits/stl_tree.h:1544 90 {*movsi_internal}
     (expr_list:REG_DEAD (reg/f:SI 3 bx [orig:85 D.83090 ] [85])
        (nil)))
;; lr  out 	 0 [ax] 1 [dx] 7 [sp]
;; live  out 	 0 [ax] 1 [dx] 7 [sp]

 succ:       18 [100.0%]  (FALLTHRU,CAN_FALLTHRU)

basic block 26, loop depth 0, count 0, freq 478, maybe hot
 prev block 25, next block 27, flags: (REACHABLE, RTL, MODIFIED)
 pred:       12 [50.0%]  (FALLTHRU,CAN_FALLTHRU)
;; bb 26 artificial_defs: { }
;; bb 26 artificial_uses: { u-1(7){ }}
;; lr  in  	 0 [ax] 1 [dx] 3 [bx] 4 [si] 5 [di] 7 [sp]
;; lr  use 	 0 [ax] 5 [di] 7 [sp]
;; lr  def 	 17 [flags]
;; live  in  	 0 [ax] 1 [dx] 3 [bx] 4 [si] 5 [di] 7 [sp]
;; live  gen 	 17 [flags]
;; live  kill	

(note 159 109 110 26 [bb 26] NOTE_INSN_BASIC_BLOCK)
(insn 110 159 111 26 (set (reg:CC 17 flags)
        (compare:CC (reg:SI 5 di [orig:107 D.83091 ] [107])
            (mem:SI (plus:SI (reg/f:SI 0 ax [orig:98 D.83090 ] [98])
                    (const_int 16 [0x10])) [34 MEM[(const long long unsigned int &)_36 + 16]+0 S4 A64]))) D:/Dev-Cpp/MinGW64/lib/gcc/x86_64-w64-mingw32/4.9.2/include/c++/bits/stl_tree.h:1570 7 {*cmpsi_1}
     (expr_list:REG_DEAD (reg:SI 5 di [orig:107 D.83091 ] [107])
        (nil)))
(jump_insn 111 110 164 26 (set (pc)
        (if_then_else (geu (reg:CC 17 flags)
                (const_int 0 [0]))
            (label_ref 74)
            (pc))) D:/Dev-Cpp/MinGW64/lib/gcc/x86_64-w64-mingw32/4.9.2/include/c++/bits/stl_tree.h:1570 596 {*jcc_1}
     (expr_list:REG_DEAD (reg:CC 17 flags)
        (int_list:REG_BR_PROB 5000 (nil)))
 -> 74)
;; lr  out 	 1 [dx] 3 [bx] 4 [si] 7 [sp]
;; live  out 	 1 [dx] 3 [bx] 4 [si] 7 [sp]

 succ:       17 [50.0%]  (CAN_FALLTHRU)
             13 [50.0%]  (FALLTHRU,CAN_FALLTHRU)

basic block 27, loop depth 0, count 0, freq 375, maybe hot
 prev block 26, next block 28, flags: (REACHABLE, RTL, MODIFIED)
 pred:       24 [50.0%]  (FALLTHRU,CAN_FALLTHRU)
;; bb 27 artificial_defs: { }
;; bb 27 artificial_uses: { u-1(7){ }}
;; lr  in  	 0 [ax] 3 [bx] 4 [si] 7 [sp] 17 [flags]
;; lr  use 	 7 [sp] 17 [flags]
;; lr  def 	
;; live  in  	 0 [ax] 3 [bx] 4 [si] 7 [sp] 17 [flags]
;; live  gen 	
;; live  kill	

(note 146 19 21 27 [bb 27] NOTE_INSN_BASIC_BLOCK)
(jump_insn 21 146 147 27 (set (pc)
        (if_then_else (gtu (reg:CC 17 flags)
                (const_int 0 [0]))
            (label_ref:SI 74)
            (pc))) D:/Dev-Cpp/MinGW64/lib/gcc/x86_64-w64-mingw32/4.9.2/include/c++/bits/stl_tree.h:1542 596 {*jcc_1}
     (expr_list:REG_DEAD (reg:CC 17 flags)
        (int_list:REG_BR_PROB 5000 (nil)))
 -> 74)
;; lr  out 	 0 [ax] 3 [bx] 4 [si] 7 [sp]
;; live  out 	 0 [ax] 3 [bx] 4 [si] 7 [sp]

 succ:       17 [50.0%]  (CAN_FALLTHRU)
             28 [50.0%]  (FALLTHRU,CAN_FALLTHRU)

basic block 28, loop depth 0, count 0, freq 188, maybe hot
 prev block 27, next block 1, flags: (REACHABLE, RTL, MODIFIED)
 pred:       27 [50.0%]  (FALLTHRU,CAN_FALLTHRU)
;; bb 28 artificial_defs: { }
;; bb 28 artificial_uses: { u-1(7){ }}
;; lr  in  	 0 [ax] 3 [bx] 4 [si] 7 [sp]
;; lr  use 	 0 [ax] 7 [sp]
;; lr  def 	 5 [di] 17 [flags]
;; live  in  	 0 [ax] 3 [bx] 4 [si] 7 [sp]
;; live  gen 	 5 [di] 17 [flags]
;; live  kill	

(note 147 21 208 28 [bb 28] NOTE_INSN_BASIC_BLOCK)
(insn 208 147 22 28 (set (reg:SI 5 di [121])
        (mem/f/c:SI (plus:SI (reg/f:SI 7 sp)
                (const_int 52 [0x34])) [6 __k+0 S4 A32])) D:/Dev-Cpp/MinGW64/lib/gcc/x86_64-w64-mingw32/4.9.2/include/c++/bits/stl_tree.h:1542 90 {*movsi_internal}
     (nil))
(insn 22 208 23 28 (set (reg:CC 17 flags)
        (compare:CC (reg:SI 0 ax [orig:115 MEM[(const long long unsigned int &)_7 + 16] ] [115])
            (mem:SI (reg:SI 5 di [121]) [34 MEM[(const long long unsigned int &)__k_9(D)]+0 S4 A64]))) D:/Dev-Cpp/MinGW64/lib/gcc/x86_64-w64-mingw32/4.9.2/include/c++/bits/stl_tree.h:1542 7 {*cmpsi_1}
     (expr_list:REG_DEAD (reg:SI 5 di [121])
        (expr_list:REG_DEAD (reg:SI 0 ax [orig:115 MEM[(const long long unsigned int &)_7 + 16] ] [115])
            (nil))))
(jump_insn 23 22 28 28 (set (pc)
        (if_then_else (ltu (reg:CC 17 flags)
                (const_int 0 [0]))
            (label_ref 136)
            (pc))) D:/Dev-Cpp/MinGW64/lib/gcc/x86_64-w64-mingw32/4.9.2/include/c++/bits/stl_tree.h:1542 596 {*jcc_1}
     (expr_list:REG_DEAD (reg:CC 17 flags)
        (int_list:REG_BR_PROB 5000 (nil)))
 -> 136)
;; lr  out 	 3 [bx] 4 [si] 7 [sp]
;; live  out 	 3 [bx] 4 [si] 7 [sp]

 succ:       25 [50.0%]  (CAN_FALLTHRU)
             17 [50.0%]  (FALLTHRU,CAN_FALLTHRU)

basic block 1, loop depth 0, count 0, freq 10000, maybe hot
 prev block 28, next block (nil), flags: (REACHABLE, RTL)
 pred:       18 [100.0%] 
             9 [100.0%] 
             14 [100.0%] 
             22 [100.0%] 
;; bb 1 artificial_defs: { }
;; bb 1 artificial_uses: { u-1(0){ }u-1(1){ }u-1(3){ }u-1(4){ }u-1(5){ }u-1(6){ }u-1(7){ }}
;; lr  in  	 0 [ax] 1 [dx] 3 [bx] 4 [si] 5 [di] 6 [bp] 7 [sp]
;; lr  use 	 0 [ax] 1 [dx] 3 [bx] 4 [si] 5 [di] 6 [bp] 7 [sp]
;; lr  def 	
;; live  in  	 0 [ax] 1 [dx] 3 [bx] 4 [si] 5 [di] 6 [bp] 7 [sp]
;; live  gen 	
;; live  kill	

;; lr  out 	
;; live  out 	

 succ:      




try_optimize_cfg iteration 1

Merging block 9 into block 8...
verify found no changes in insn with uid = 254.
verify found no changes in insn with uid = 256.
verify found no changes in insn with uid = 257.
verify found no changes in insn with uid = 258.
verify found no changes in insn with uid = 259.
verify found no changes in insn with uid = 260.
verify found no changes in insn with uid = 261.
Merged blocks 8 and 9.
Merging block 14 into block 13...
verify found no changes in insn with uid = 266.
verify found no changes in insn with uid = 268.
verify found no changes in insn with uid = 269.
verify found no changes in insn with uid = 270.
verify found no changes in insn with uid = 271.
verify found no changes in insn with uid = 272.
verify found no changes in insn with uid = 273.
Merged blocks 13 and 14.
Merging block 22 into block 21...
verify found no changes in insn with uid = 278.
verify found no changes in insn with uid = 280.
verify found no changes in insn with uid = 281.
verify found no changes in insn with uid = 282.
verify found no changes in insn with uid = 283.
verify found no changes in insn with uid = 284.
verify found no changes in insn with uid = 285.
Merged blocks 21 and 22.


try_optimize_cfg iteration 2



try_optimize_cfg iteration 1

Emitting label for block 23
rescanning insn with uid = 11.
rescanning insn with uid = 37.
rescanning insn with uid = 90.
Emitting label for block 26
rescanning insn with uid = 109.
Emitting label for block 19
rescanning insn with uid = 54.
Emitting label for block 27
rescanning insn with uid = 19.
scanning new insn with uid = 293.
changing bb of uid 295
  unscanned insn
scanning new insn with uid = 296.
changing bb of uid 298
  unscanned insn
scanning new insn with uid = 299.
Reordered sequence:
 2 bb 2  [10000]
 3 bb 3  [8500]
 4 bb 4  [4250]
 5 bb 5  [2125]
 6 bb 6  [0]
 7 bb 7  [1063]
 8 bb 8  [2125]
 9 bb 10  [2125]
 10 bb 11  [1910]
 11 bb 12  [955]
 12 bb 13  [1514]
 13 bb 15  [4250]
 14 bb 16  [3819]
 15 bb 17  [2311]
 16 bb 18  [3333]
 17 bb 19  [1910]
 18 bb 20  [955]
 19 bb 21  [3028]
 20 bb 23  [1500]
 21 bb 24  [750]
 22 bb 25  [590]
 23 bb 26  [478]
 24 compensation  [239]
 25 bb 27  [375]
 26 bb 28  [188]
 27 compensation  [94]


std::pair<std::_Rb_tree_node_base*, std::_Rb_tree_node_base*> std::_Rb_tree<_Key, _Val, _KeyOfValue, _Compare, _Alloc>::_M_get_insert_hint_unique_pos(std::_Rb_tree<_Key, _Val, _KeyOfValue, _Compare, _Alloc>::const_iterator, const key_type&) [with _Key = long long unsigned int; _Val = std::pair<const long long unsigned int, int>; _KeyOfValue = std::_Select1st<std::pair<const long long unsigned int, int> >; _Compare = std::less<long long unsigned int>; _Alloc = std::allocator<std::pair<const long long unsigned int, int> >; std::_Rb_tree<_Key, _Val, _KeyOfValue, _Compare, _Alloc>::const_iterator = std::_Rb_tree_const_iterator<std::pair<const long long unsigned int, int> >; std::_Rb_tree<_Key, _Val, _KeyOfValue, _Compare, _Alloc>::key_type = long long unsigned int]

Dataflow summary:
;;  invalidated by call 	 0 [ax] 1 [dx] 2 [cx] 8 [st] 9 [st(1)] 10 [st(2)] 11 [st(3)] 12 [st(4)] 13 [st(5)] 14 [st(6)] 15 [st(7)] 17 [flags] 18 [fpsr] 19 [fpcr] 21 [xmm0] 22 [xmm1] 23 [xmm2] 24 [xmm3] 25 [xmm4] 26 [xmm5] 27 [xmm6] 28 [xmm7] 29 [mm0] 30 [mm1] 31 [mm2] 32 [mm3] 33 [mm4] 34 [mm5] 35 [mm6] 36 [mm7] 37 [] 38 [] 39 [] 40 [] 41 [] 42 [] 43 [] 44 [] 45 [] 46 [] 47 [] 48 [] 49 [] 50 [] 51 [] 52 [] 53 [] 54 [] 55 [] 56 [] 57 [] 58 [] 59 [] 60 [] 61 [] 62 [] 63 [] 64 [] 65 [] 66 [] 67 [] 68 [] 69 [] 70 [] 71 [] 72 [] 73 [] 74 [] 75 [] 76 []
;;  hardware regs used 	 7 [sp]
;;  regular block artificial uses 	 7 [sp]
;;  eh block artificial uses 	 7 [sp] 16 [argp]
;;  entry block defs 	 0 [ax] 1 [dx] 2 [cx] 3 [bx] 4 [si] 5 [di] 6 [bp] 7 [sp] 21 [xmm0] 22 [xmm1] 23 [xmm2] 29 [mm0] 30 [mm1] 31 [mm2]
;;  exit block uses 	 0 [ax] 1 [dx] 3 [bx] 4 [si] 5 [di] 6 [bp] 7 [sp]
;;  regs ever live 	 0[ax] 1[dx] 2[cx] 3[bx] 4[si] 5[di] 6[bp] 7[sp] 17[flags]
;;  ref usage 	r0={17d,21u} r1={13d,11u} r2={7d,7u} r3={8d,20u} r4={6d,5u} r5={9d,9u} r6={6d,6u} r7={28d,75u} r8={3d} r9={3d} r10={3d} r11={3d} r12={3d} r13={3d} r14={3d} r15={3d} r16={1e} r17={27d,22u} r18={3d} r19={3d} r21={4d} r22={4d} r23={4d} r24={3d} r25={3d} r26={3d} r27={3d} r28={3d} r29={4d} r30={4d} r31={4d} r32={3d} r33={3d} r34={3d} r35={3d} r36={3d} r37={3d} r38={3d} r39={3d} r40={3d} r41={3d} r42={3d} r43={3d} r44={3d} r45={3d} r46={3d} r47={3d} r48={3d} r49={3d} r50={3d} r51={3d} r52={3d} r53={3d} r54={3d} r55={3d} r56={3d} r57={3d} r58={3d} r59={3d} r60={3d} r61={3d} r62={3d} r63={3d} r64={3d} r65={3d} r66={3d} r67={3d} r68={3d} r69={3d} r70={3d} r71={3d} r72={3d} r73={3d} r74={3d} r75={3d} r76={3d} 
;;    total ref usage 502{325d,176u,1e} in 110{107 regular + 3 call} insns.
(note 1 0 6 NOTE_INSN_DELETED)
;; basic block 2, loop depth 0, count 0, freq 10000, maybe hot
;;  prev block 0, next block 3, flags: (REACHABLE, RTL, MODIFIED)
;;  pred:       ENTRY [100.0%]  (FALLTHRU)
;; bb 2 artificial_defs: { }
;; bb 2 artificial_uses: { u-1(7){ }}
;; lr  in  	 2 [cx] 3 [bx] 4 [si] 5 [di] 6 [bp] 7 [sp]
;; lr  use 	 2 [cx] 3 [bx] 4 [si] 5 [di] 6 [bp] 7 [sp]
;; lr  def 	 0 [ax] 3 [bx] 4 [si] 7 [sp] 17 [flags]
;; live  in  	 2 [cx] 3 [bx] 4 [si] 5 [di] 6 [bp] 7 [sp]
;; live  gen 	 0 [ax] 3 [bx] 4 [si] 7 [sp] 17 [flags]
;; live  kill	 17 [flags]
(note 6 1 215 2 [bb 2] NOTE_INSN_BASIC_BLOCK)
(insn/f 215 6 216 2 (set (mem:SI (pre_dec:SI (reg/f:SI 7 sp)) [0  S4 A8])
        (reg:SI 6 bp)) D:/Dev-Cpp/MinGW64/lib/gcc/x86_64-w64-mingw32/4.9.2/include/c++/bits/stl_tree.h:1532 66 {*pushsi2}
     (expr_list:REG_DEAD (reg:SI 6 bp)
        (nil)))
(insn/f 216 215 217 2 (set (mem:SI (pre_dec:SI (reg/f:SI 7 sp)) [0  S4 A8])
        (reg:SI 5 di)) D:/Dev-Cpp/MinGW64/lib/gcc/x86_64-w64-mingw32/4.9.2/include/c++/bits/stl_tree.h:1532 66 {*pushsi2}
     (expr_list:REG_DEAD (reg:SI 5 di)
        (nil)))
(insn/f 217 216 218 2 (set (mem:SI (pre_dec:SI (reg/f:SI 7 sp)) [0  S4 A8])
        (reg:SI 4 si)) D:/Dev-Cpp/MinGW64/lib/gcc/x86_64-w64-mingw32/4.9.2/include/c++/bits/stl_tree.h:1532 66 {*pushsi2}
     (expr_list:REG_DEAD (reg:SI 4 si)
        (nil)))
(insn/f 218 217 219 2 (set (mem:SI (pre_dec:SI (reg/f:SI 7 sp)) [0  S4 A8])
        (reg:SI 3 bx)) D:/Dev-Cpp/MinGW64/lib/gcc/x86_64-w64-mingw32/4.9.2/include/c++/bits/stl_tree.h:1532 66 {*pushsi2}
     (expr_list:REG_DEAD (reg:SI 3 bx)
        (nil)))
(insn/f 219 218 220 2 (parallel [
            (set (reg/f:SI 7 sp)
                (plus:SI (reg/f:SI 7 sp)
                    (const_int -28 [0xffffffffffffffe4])))
            (clobber (reg:CC 17 flags))
            (clobber (mem:BLK (scratch) [0  A8]))
        ]) D:/Dev-Cpp/MinGW64/lib/gcc/x86_64-w64-mingw32/4.9.2/include/c++/bits/stl_tree.h:1532 943 {pro_epilogue_adjust_stack_si_add}
     (expr_list:REG_UNUSED (reg:CC 17 flags)
        (expr_list:REG_CFA_ADJUST_CFA (set (reg/f:SI 7 sp)
                (plus:SI (reg/f:SI 7 sp)
                    (const_int -28 [0xffffffffffffffe4])))
            (nil))))
(note 220 219 2 2 NOTE_INSN_PROLOGUE_END)
(insn 2 220 3 2 (set (reg/f:SI 4 si [orig:101 this ] [101])
        (reg:SI 2 cx [ this ])) D:/Dev-Cpp/MinGW64/lib/gcc/x86_64-w64-mingw32/4.9.2/include/c++/bits/stl_tree.h:1532 90 {*movsi_internal}
     (expr_list:REG_DEAD (reg:SI 2 cx [ this ])
        (nil)))
(insn 3 2 4 2 (set (reg/v:SI 3 bx [orig:102 __position ] [102])
        (mem/c:SI (plus:SI (reg/f:SI 7 sp)
                (const_int 48 [0x30])) [36 __position+0 S4 A32])) D:/Dev-Cpp/MinGW64/lib/gcc/x86_64-w64-mingw32/4.9.2/include/c++/bits/stl_tree.h:1532 90 {*movsi_internal}
     (expr_list:REG_EQUIV (mem/c:SI (reg/f:SI 16 argp) [36 __position+0 S4 A32])
        (nil)))
(note 4 3 5 2 NOTE_INSN_DELETED)
(note 5 4 214 2 NOTE_INSN_FUNCTION_BEG)
(insn 214 5 10 2 (set (reg/f:SI 0 ax [orig:104 D.83088 ] [104])
        (plus:SI (reg/f:SI 2 cx [orig:101 this ] [101])
            (const_int 4 [0x4]))) D:/Dev-Cpp/MinGW64/lib/gcc/x86_64-w64-mingw32/4.9.2/include/c++/bits/stl_tree.h:529 213 {*leasi}
     (nil))
(insn 10 214 11 2 (set (reg:CCZ 17 flags)
        (compare:CCZ (reg/v:SI 3 bx [orig:102 __position ] [102])
            (reg/f:SI 0 ax [orig:104 D.83088 ] [104]))) D:/Dev-Cpp/MinGW64/lib/gcc/x86_64-w64-mingw32/4.9.2/include/c++/bits/stl_tree.h:1540 7 {*cmpsi_1}
     (expr_list:REG_DEAD (reg/f:SI 0 ax [orig:104 D.83088 ] [104])
        (nil)))
(jump_insn 11 10 29 2 (set (pc)
        (if_then_else (eq (reg:CCZ 17 flags)
                (const_int 0 [0]))
            (label_ref:SI 289)
            (pc))) D:/Dev-Cpp/MinGW64/lib/gcc/x86_64-w64-mingw32/4.9.2/include/c++/bits/stl_tree.h:1540 596 {*jcc_1}
     (expr_list:REG_DEAD (reg:CCZ 17 flags)
        (int_list:REG_BR_PROB 1500 (nil)))
 -> 289)
;;  succ:       20 [15.0%]  (CAN_FALLTHRU)
;;              3 [85.0%]  (FALLTHRU,CAN_FALLTHRU)
;; lr  out 	 2 [cx] 3 [bx] 4 [si] 7 [sp]
;; live  out 	 2 [cx] 3 [bx] 4 [si] 7 [sp]

;; basic block 3, loop depth 0, count 0, freq 8500, maybe hot
;;  prev block 2, next block 4, flags: (REACHABLE, RTL, MODIFIED)
;;  pred:       2 [85.0%]  (FALLTHRU,CAN_FALLTHRU)
;; bb 3 artificial_defs: { }
;; bb 3 artificial_uses: { u-1(7){ }}
;; lr  in  	 3 [bx] 4 [si] 7 [sp]
;; lr  use 	 3 [bx] 7 [sp]
;; lr  def 	 0 [ax] 1 [dx] 5 [di] 6 [bp] 17 [flags]
;; live  in  	 3 [bx] 4 [si] 7 [sp]
;; live  gen 	 0 [ax] 1 [dx] 5 [di] 6 [bp] 17 [flags]
;; live  kill	
(note 29 11 209 3 [bb 3] NOTE_INSN_BASIC_BLOCK)
(insn 209 29 167 3 (set (reg:SI 0 ax [122])
        (mem/f/c:SI (plus:SI (reg/f:SI 7 sp)
                (const_int 52 [0x34])) [6 __k+0 S4 A32])) 90 {*movsi_internal}
     (nil))
(insn 167 209 168 3 (set (reg:SI 5 di [orig:107 D.83091 ] [107])
        (mem:SI (reg:SI 0 ax [122]) [34 MEM[(const long long unsigned int &)__k_9(D)]+0 S4 A64])) 90 {*movsi_internal}
     (nil))
(insn 168 167 169 3 (set (reg:SI 6 bp [orig:108 D.83091+4 ] [108])
        (mem:SI (plus:SI (reg:SI 0 ax [123])
                (const_int 4 [0x4])) [34 MEM[(const long long unsigned int &)__k_9(D)]+4 S4 A32])) 90 {*movsi_internal}
     (expr_list:REG_DEAD (reg:SI 0 ax [123])
        (nil)))
(insn 169 168 170 3 (set (reg:SI 1 dx [orig:109 D.83091 ] [109])
        (mem:SI (plus:SI (reg/v:SI 3 bx [orig:102 __position ] [102])
                (const_int 16 [0x10])) [34 MEM[(const long long unsigned int &)_33 + 16]+0 S4 A64])) 90 {*movsi_internal}
     (nil))
(insn 170 169 32 3 (set (reg:SI 0 ax [orig:110 D.83091+4 ] [110])
        (mem:SI (plus:SI (reg/v:SI 3 bx [orig:102 __position ] [102])
                (const_int 20 [0x14])) [34 MEM[(const long long unsigned int &)_33 + 16]+4 S4 A32])) 90 {*movsi_internal}
     (nil))
(insn 32 170 33 3 (set (reg:CC 17 flags)
        (compare:CC (reg:SI 6 bp [orig:108 D.83091+4 ] [108])
            (reg:SI 0 ax [orig:110 D.83091+4 ] [110]))) D:/Dev-Cpp/MinGW64/lib/gcc/x86_64-w64-mingw32/4.9.2/include/c++/bits/stl_tree.h:1548 7 {*cmpsi_1}
     (nil))
(jump_insn 33 32 149 3 (set (pc)
        (if_then_else (gtu (reg:CC 17 flags)
                (const_int 0 [0]))
            (label_ref:SI 163)
            (pc))) D:/Dev-Cpp/MinGW64/lib/gcc/x86_64-w64-mingw32/4.9.2/include/c++/bits/stl_tree.h:1548 596 {*jcc_1}
     (int_list:REG_BR_PROB 5000 (nil))
 -> 163)
;;  succ:       9 [50.0%]  (CAN_FALLTHRU)
;;              4 [50.0%]  (FALLTHRU,CAN_FALLTHRU)
;; lr  out 	 0 [ax] 1 [dx] 3 [bx] 4 [si] 5 [di] 6 [bp] 7 [sp] 17 [flags]
;; live  out 	 0 [ax] 1 [dx] 3 [bx] 4 [si] 5 [di] 6 [bp] 7 [sp] 17 [flags]

;; basic block 4, loop depth 0, count 0, freq 4250, maybe hot
;;  prev block 3, next block 5, flags: (REACHABLE, RTL, MODIFIED)
;;  pred:       3 [50.0%]  (FALLTHRU,CAN_FALLTHRU)
;; bb 4 artificial_defs: { }
;; bb 4 artificial_uses: { u-1(7){ }}
;; lr  in  	 0 [ax] 1 [dx] 3 [bx] 4 [si] 5 [di] 6 [bp] 7 [sp] 17 [flags]
;; lr  use 	 7 [sp] 17 [flags]
;; lr  def 	
;; live  in  	 0 [ax] 1 [dx] 3 [bx] 4 [si] 5 [di] 6 [bp] 7 [sp] 17 [flags]
;; live  gen 	
;; live  kill	
(note 149 33 35 4 [bb 4] NOTE_INSN_BASIC_BLOCK)
(jump_insn 35 149 150 4 (set (pc)
        (if_then_else (ltu (reg:CC 17 flags)
                (const_int 0 [0]))
            (label_ref:SI 161)
            (pc))) D:/Dev-Cpp/MinGW64/lib/gcc/x86_64-w64-mingw32/4.9.2/include/c++/bits/stl_tree.h:1548 596 {*jcc_1}
     (expr_list:REG_DEAD (reg:CC 17 flags)
        (int_list:REG_BR_PROB 5000 (nil)))
 -> 161)
;;  succ:       13 [50.0%]  (CAN_FALLTHRU)
;;              5 [50.0%]  (FALLTHRU,CAN_FALLTHRU)
;; lr  out 	 0 [ax] 1 [dx] 3 [bx] 4 [si] 5 [di] 6 [bp] 7 [sp]
;; live  out 	 0 [ax] 1 [dx] 3 [bx] 4 [si] 5 [di] 6 [bp] 7 [sp]

;; basic block 5, loop depth 0, count 0, freq 2125, maybe hot
;;  prev block 4, next block 6, flags: (REACHABLE, RTL, MODIFIED)
;;  pred:       4 [50.0%]  (FALLTHRU,CAN_FALLTHRU)
;; bb 5 artificial_defs: { }
;; bb 5 artificial_uses: { u-1(7){ }}
;; lr  in  	 0 [ax] 1 [dx] 3 [bx] 4 [si] 5 [di] 6 [bp] 7 [sp]
;; lr  use 	 1 [dx] 5 [di] 7 [sp]
;; lr  def 	 17 [flags]
;; live  in  	 0 [ax] 1 [dx] 3 [bx] 4 [si] 5 [di] 6 [bp] 7 [sp]
;; live  gen 	 17 [flags]
;; live  kill	
(note 150 35 36 5 [bb 5] NOTE_INSN_BASIC_BLOCK)
(insn 36 150 37 5 (set (reg:CC 17 flags)
        (compare:CC (reg:SI 5 di [orig:107 D.83091 ] [107])
            (reg:SI 1 dx [orig:109 D.83091 ] [109]))) D:/Dev-Cpp/MinGW64/lib/gcc/x86_64-w64-mingw32/4.9.2/include/c++/bits/stl_tree.h:1548 7 {*cmpsi_1}
     (nil))
(jump_insn 37 36 84 5 (set (pc)
        (if_then_else (ltu (reg:CC 17 flags)
                (const_int 0 [0]))
            (label_ref:SI 161)
            (pc))) D:/Dev-Cpp/MinGW64/lib/gcc/x86_64-w64-mingw32/4.9.2/include/c++/bits/stl_tree.h:1548 596 {*jcc_1}
     (expr_list:REG_DEAD (reg:CC 17 flags)
        (int_list:REG_BR_PROB 5000 (nil)))
 -> 161)
;;  succ:       6 [50.0%]  (FALLTHRU,CAN_FALLTHRU)
;;              13 [50.0%]  (CAN_FALLTHRU)
;; lr  out 	 0 [ax] 1 [dx] 3 [bx] 4 [si] 5 [di] 6 [bp] 7 [sp]
;; live  out 	 0 [ax] 1 [dx] 3 [bx] 4 [si] 5 [di] 6 [bp] 7 [sp]

;; basic block 6, loop depth 0, count 0, freq 0
;; Invalid sum of incoming frequencies 1063, should be 0
;;  prev block 5, next block 7, flags: (REACHABLE, RTL, MODIFIED)
;;  pred:       5 [50.0%]  (FALLTHRU,CAN_FALLTHRU)
;; bb 6 artificial_defs: { }
;; bb 6 artificial_uses: { u-1(7){ }}
;; lr  in  	 0 [ax] 1 [dx] 3 [bx] 4 [si] 5 [di] 6 [bp] 7 [sp]
;; lr  use 	 0 [ax] 6 [bp] 7 [sp]
;; lr  def 	 17 [flags]
;; live  in  	 0 [ax] 1 [dx] 3 [bx] 4 [si] 5 [di] 6 [bp] 7 [sp]
;; live  gen 	 17 [flags]
;; live  kill	
(note 84 37 87 6 [bb 6] NOTE_INSN_BASIC_BLOCK)
(insn 87 84 88 6 (set (reg:CC 17 flags)
        (compare:CC (reg:SI 6 bp [orig:108 D.83091+4 ] [108])
            (reg:SI 0 ax [orig:110 D.83091+4 ] [110]))) D:/Dev-Cpp/MinGW64/lib/gcc/x86_64-w64-mingw32/4.9.2/include/c++/bits/stl_tree.h:1564 7 {*cmpsi_1}
     (expr_list:REG_DEAD (reg:SI 0 ax [orig:110 D.83091+4 ] [110])
        (nil)))
(jump_insn 88 87 156 6 (set (pc)
        (if_then_else (gtu (reg:CC 17 flags)
                (const_int 0 [0]))
            (label_ref:SI 163)
            (pc))) D:/Dev-Cpp/MinGW64/lib/gcc/x86_64-w64-mingw32/4.9.2/include/c++/bits/stl_tree.h:1564 596 {*jcc_1}
     (expr_list:REG_DEAD (reg:CC 17 flags)
        (int_list:REG_BR_PROB 0 (nil)))
 -> 163)
;;  succ:       9 (CAN_FALLTHRU)
;;              7 [100.0%]  (FALLTHRU,CAN_FALLTHRU)
;; lr  out 	 1 [dx] 3 [bx] 4 [si] 5 [di] 6 [bp] 7 [sp]
;; live  out 	 1 [dx] 3 [bx] 4 [si] 5 [di] 6 [bp] 7 [sp]

;; basic block 7, loop depth 0, count 0, freq 1063, maybe hot
;; Invalid sum of incoming frequencies 0, should be 1063
;;  prev block 6, next block 8, flags: (REACHABLE, RTL, MODIFIED)
;;  pred:       6 [100.0%]  (FALLTHRU,CAN_FALLTHRU)
;; bb 7 artificial_defs: { }
;; bb 7 artificial_uses: { u-1(7){ }}
;; lr  in  	 1 [dx] 3 [bx] 4 [si] 5 [di] 6 [bp] 7 [sp]
;; lr  use 	 1 [dx] 5 [di] 7 [sp]
;; lr  def 	 17 [flags]
;; live  in  	 1 [dx] 3 [bx] 4 [si] 5 [di] 6 [bp] 7 [sp]
;; live  gen 	 17 [flags]
;; live  kill	
(note 156 88 89 7 [bb 7] NOTE_INSN_BASIC_BLOCK)
(insn 89 156 90 7 (set (reg:CC 17 flags)
        (compare:CC (reg:SI 5 di [orig:107 D.83091 ] [107])
            (reg:SI 1 dx [orig:109 D.83091 ] [109]))) D:/Dev-Cpp/MinGW64/lib/gcc/x86_64-w64-mingw32/4.9.2/include/c++/bits/stl_tree.h:1564 7 {*cmpsi_1}
     (expr_list:REG_DEAD (reg:SI 1 dx [orig:109 D.83091 ] [109])
        (nil)))
(jump_insn 90 89 128 7 (set (pc)
        (if_then_else (gtu (reg:CC 17 flags)
                (const_int 0 [0]))
            (label_ref:SI 163)
            (pc))) D:/Dev-Cpp/MinGW64/lib/gcc/x86_64-w64-mingw32/4.9.2/include/c++/bits/stl_tree.h:1564 596 {*jcc_1}
     (expr_list:REG_DEAD (reg:CC 17 flags)
        (int_list:REG_BR_PROB 5000 (nil)))
 -> 163)
;;  succ:       8 [50.0%]  (FALLTHRU,CAN_FALLTHRU)
;;              9 [50.0%]  (CAN_FALLTHRU)
;; lr  out 	 3 [bx] 4 [si] 5 [di] 6 [bp] 7 [sp]
;; live  out 	 3 [bx] 4 [si] 5 [di] 6 [bp] 7 [sp]

;; basic block 8, loop depth 0, count 0, freq 2125, maybe hot
;; Invalid sum of incoming frequencies 532, should be 2125
;;  prev block 7, next block 9, flags: (REACHABLE, RTL, MODIFIED)
;;  pred:       7 [50.0%]  (FALLTHRU,CAN_FALLTHRU)
;; bb 8 artificial_defs: { }
;; bb 8 artificial_uses: { u-1(7){ }}
;; lr  in  	 3 [bx] 7 [sp]
;; lr  use 	 3 [bx] 7 [sp]
;; lr  def 	 0 [ax] 1 [dx] 17 [flags]
;; live  in  	 3 [bx] 7 [sp]
;; live  gen 	 0 [ax] 1 [dx]
;; live  kill	 17 [flags]
(note 128 90 129 8 [bb 8] NOTE_INSN_BASIC_BLOCK)
(insn 129 128 235 8 (set (reg:SI 0 ax [orig:111 D.81243 ] [111])
        (reg/v:SI 3 bx [orig:102 __position ] [102])) D:/Dev-Cpp/MinGW64/lib/gcc/x86_64-w64-mingw32/4.9.2/include/c++/bits/stl_tree.h:1582 90 {*movsi_internal}
     (expr_list:REG_DEAD (reg/v:SI 3 bx [orig:102 __position ] [102])
        (nil)))
(insn 235 129 254 8 (parallel [
            (set (reg:SI 1 dx [orig:112 D.81243+4 ] [112])
                (const_int 0 [0]))
            (clobber (reg:CC 17 flags))
        ]) D:/Dev-Cpp/MinGW64/lib/gcc/x86_64-w64-mingw32/4.9.2/include/c++/bits/stl_tree.h:1582 82 {*movsi_xor}
     (nil))
(insn 254 235 255 8 (use (reg/i:DI 0 ax)) D:/Dev-Cpp/MinGW64/lib/gcc/x86_64-w64-mingw32/4.9.2/include/c++/bits/stl_tree.h:1583 -1
     (nil))
(note 255 254 256 8 NOTE_INSN_EPILOGUE_BEG)
(insn/f 256 255 257 8 (parallel [
            (set (reg/f:SI 7 sp)
                (plus:SI (reg/f:SI 7 sp)
                    (const_int 28 [0x1c])))
            (clobber (reg:CC 17 flags))
            (clobber (mem:BLK (scratch) [0  A8]))
        ]) D:/Dev-Cpp/MinGW64/lib/gcc/x86_64-w64-mingw32/4.9.2/include/c++/bits/stl_tree.h:1583 943 {pro_epilogue_adjust_stack_si_add}
     (expr_list:REG_CFA_ADJUST_CFA (set (reg/f:SI 7 sp)
            (plus:SI (reg/f:SI 7 sp)
                (const_int 28 [0x1c])))
        (expr_list:REG_UNUSED (reg:CC 17 flags)
            (nil))))
(insn/f 257 256 258 8 (set (reg:SI 3 bx)
        (mem:SI (post_inc:SI (reg/f:SI 7 sp)) [0  S4 A8])) D:/Dev-Cpp/MinGW64/lib/gcc/x86_64-w64-mingw32/4.9.2/include/c++/bits/stl_tree.h:1583 74 {*popsi1}
     (expr_list:REG_CFA_RESTORE (reg:SI 3 bx)
        (expr_list:REG_CFA_ADJUST_CFA (set (reg/f:SI 7 sp)
                (plus:SI (reg/f:SI 7 sp)
                    (const_int 4 [0x4])))
            (nil))))
(insn/f 258 257 259 8 (set (reg:SI 4 si)
        (mem:SI (post_inc:SI (reg/f:SI 7 sp)) [0  S4 A8])) D:/Dev-Cpp/MinGW64/lib/gcc/x86_64-w64-mingw32/4.9.2/include/c++/bits/stl_tree.h:1583 74 {*popsi1}
     (expr_list:REG_CFA_RESTORE (reg:SI 4 si)
        (expr_list:REG_CFA_ADJUST_CFA (set (reg/f:SI 7 sp)
                (plus:SI (reg/f:SI 7 sp)
                    (const_int 4 [0x4])))
            (nil))))
(insn/f 259 258 260 8 (set (reg:SI 5 di)
        (mem:SI (post_inc:SI (reg/f:SI 7 sp)) [0  S4 A8])) D:/Dev-Cpp/MinGW64/lib/gcc/x86_64-w64-mingw32/4.9.2/include/c++/bits/stl_tree.h:1583 74 {*popsi1}
     (expr_list:REG_CFA_RESTORE (reg:SI 5 di)
        (expr_list:REG_CFA_ADJUST_CFA (set (reg/f:SI 7 sp)
                (plus:SI (reg/f:SI 7 sp)
                    (const_int 4 [0x4])))
            (nil))))
(insn/f 260 259 261 8 (set (reg:SI 6 bp)
        (mem:SI (post_inc:SI (reg/f:SI 7 sp)) [0  S4 A8])) D:/Dev-Cpp/MinGW64/lib/gcc/x86_64-w64-mingw32/4.9.2/include/c++/bits/stl_tree.h:1583 74 {*popsi1}
     (expr_list:REG_CFA_RESTORE (reg:SI 6 bp)
        (expr_list:REG_CFA_ADJUST_CFA (set (reg/f:SI 7 sp)
                (plus:SI (reg/f:SI 7 sp)
                    (const_int 4 [0x4])))
            (nil))))
(jump_insn 261 260 264 8 (parallel [
            (simple_return)
            (use (const_int 8 [0x8]))
        ]) D:/Dev-Cpp/MinGW64/lib/gcc/x86_64-w64-mingw32/4.9.2/include/c++/bits/stl_tree.h:1583 660 {simple_return_pop_internal}
     (nil)
 -> simple_return)
;;  succ:       EXIT [100.0%] 
;; lr  out 	 0 [ax] 1 [dx] 7 [sp]
;; live  out 	 0 [ax] 1 [dx] 7 [sp]

(barrier 264 261 163)
;; basic block 9, loop depth 0, count 0, freq 2125, maybe hot
;; Invalid sum of incoming frequencies 4782, should be 2125
;;  prev block 8, next block 10, flags: (REACHABLE, RTL, MODIFIED)
;;  pred:       7 [50.0%]  (CAN_FALLTHRU)
;;              6 (CAN_FALLTHRU)
;;              3 [50.0%]  (CAN_FALLTHRU)
;; bb 9 artificial_defs: { }
;; bb 9 artificial_uses: { u-1(7){ }}
;; lr  in  	 3 [bx] 4 [si] 5 [di] 6 [bp] 7 [sp]
;; lr  use 	 3 [bx] 4 [si] 7 [sp]
;; lr  def 	 17 [flags]
;; live  in  	 3 [bx] 4 [si] 5 [di] 6 [bp] 7 [sp]
;; live  gen 	 17 [flags]
;; live  kill	
(code_label 163 264 92 9 106 "" [3 uses])
(note 92 163 93 9 [bb 9] NOTE_INSN_BASIC_BLOCK)
(note 93 92 94 9 NOTE_INSN_DELETED)
(insn 94 93 95 9 (set (reg:CCZ 17 flags)
        (compare:CCZ (mem/f:SI (plus:SI (reg/f:SI 4 si [orig:101 this ] [101])
                    (const_int 16 [0x10])) [6 MEM[(struct _Rb_tree_node_base * &)this_5(D) + 16]+0 S4 A32])
            (reg/v:SI 3 bx [orig:102 __position ] [102]))) D:/Dev-Cpp/MinGW64/lib/gcc/x86_64-w64-mingw32/4.9.2/include/c++/bits/stl_tree.h:1568 7 {*cmpsi_1}
     (nil))
(jump_insn 95 94 102 9 (set (pc)
        (if_then_else (eq (reg:CCZ 17 flags)
                (const_int 0 [0]))
            (label_ref:SI 136)
            (pc))) D:/Dev-Cpp/MinGW64/lib/gcc/x86_64-w64-mingw32/4.9.2/include/c++/bits/stl_tree.h:1568 596 {*jcc_1}
     (expr_list:REG_DEAD (reg:CCZ 17 flags)
        (int_list:REG_BR_PROB 1014 (nil)))
 -> 136)
;;  succ:       22 [10.1%]  (CAN_FALLTHRU)
;;              10 [89.9%]  (FALLTHRU,CAN_FALLTHRU)
;; lr  out 	 3 [bx] 4 [si] 5 [di] 6 [bp] 7 [sp]
;; live  out 	 3 [bx] 4 [si] 5 [di] 6 [bp] 7 [sp]

;; basic block 10, loop depth 0, count 0, freq 1910, maybe hot
;;  prev block 9, next block 11, flags: (REACHABLE, RTL, MODIFIED)
;;  pred:       9 [89.9%]  (FALLTHRU,CAN_FALLTHRU)
;; bb 10 artificial_defs: { }
;; bb 10 artificial_uses: { u-1(7){ }}
;; lr  in  	 3 [bx] 4 [si] 5 [di] 6 [bp] 7 [sp]
;; lr  use 	 3 [bx] 6 [bp] 7 [sp]
;; lr  def 	 0 [ax] 1 [dx] 2 [cx] 8 [st] 9 [st(1)] 10 [st(2)] 11 [st(3)] 12 [st(4)] 13 [st(5)] 14 [st(6)] 15 [st(7)] 17 [flags] 18 [fpsr] 19 [fpcr] 21 [xmm0] 22 [xmm1] 23 [xmm2] 24 [xmm3] 25 [xmm4] 26 [xmm5] 27 [xmm6] 28 [xmm7] 29 [mm0] 30 [mm1] 31 [mm2] 32 [mm3] 33 [mm4] 34 [mm5] 35 [mm6] 36 [mm7] 37 [] 38 [] 39 [] 40 [] 41 [] 42 [] 43 [] 44 [] 45 [] 46 [] 47 [] 48 [] 49 [] 50 [] 51 [] 52 [] 53 [] 54 [] 55 [] 56 [] 57 [] 58 [] 59 [] 60 [] 61 [] 62 [] 63 [] 64 [] 65 [] 66 [] 67 [] 68 [] 69 [] 70 [] 71 [] 72 [] 73 [] 74 [] 75 [] 76 []
;; live  in  	 3 [bx] 4 [si] 5 [di] 6 [bp] 7 [sp]
;; live  gen 	 0 [ax] 1 [dx] 17 [flags]
;; live  kill	
(note 102 95 103 10 [bb 10] NOTE_INSN_BASIC_BLOCK)
(insn 103 102 104 10 (set (mem:SI (reg/f:SI 7 sp) [0  S4 A32])
        (reg/v:SI 3 bx [orig:102 __position ] [102])) D:/Dev-Cpp/MinGW64/lib/gcc/x86_64-w64-mingw32/4.9.2/include/c++/bits/stl_tree.h:203 90 {*movsi_internal}
     (nil))
(call_insn/i 104 103 105 10 (set (reg:SI 0 ax)
        (call (mem:QI (symbol_ref:SI ("_ZSt18_Rb_tree_incrementPSt18_Rb_tree_node_base") [flags 0x43]  <function_decl 06b62400 _Rb_tree_increment>) [0 _Rb_tree_increment S1 A8])
            (const_int 4 [0x4]))) D:/Dev-Cpp/MinGW64/lib/gcc/x86_64-w64-mingw32/4.9.2/include/c++/bits/stl_tree.h:203 648 {*call_value}
     (expr_list:REG_EH_REGION (const_int 0 [0])
        (nil))
    (expr_list:SI (use (mem/f:SI (reg/f:SI 7 sp) [0  S4 A32]))
        (nil)))
(insn 105 104 106 10 (set (reg/f:SI 1 dx [orig:98 D.83090 ] [98])
        (reg:SI 0 ax)) D:/Dev-Cpp/MinGW64/lib/gcc/x86_64-w64-mingw32/4.9.2/include/c++/bits/stl_tree.h:203 90 {*movsi_internal}
     (expr_list:REG_DEAD (reg:SI 0 ax)
        (nil)))
(insn 106 105 107 10 (set (reg:CC 17 flags)
        (compare:CC (reg:SI 6 bp [orig:108 D.83091+4 ] [108])
            (mem:SI (plus:SI (reg/f:SI 0 ax [orig:98 D.83090 ] [98])
                    (const_int 20 [0x14])) [34 MEM[(const long long unsigned int &)_36 + 16]+4 S4 A32]))) D:/Dev-Cpp/MinGW64/lib/gcc/x86_64-w64-mingw32/4.9.2/include/c++/bits/stl_tree.h:1570 7 {*cmpsi_1}
     (expr_list:REG_DEAD (reg:SI 6 bp [orig:108 D.83091+4 ] [108])
        (nil)))
(jump_insn 107 106 158 10 (set (pc)
        (if_then_else (gtu (reg:CC 17 flags)
                (const_int 0 [0]))
            (label_ref 74)
            (pc))) D:/Dev-Cpp/MinGW64/lib/gcc/x86_64-w64-mingw32/4.9.2/include/c++/bits/stl_tree.h:1570 596 {*jcc_1}
     (int_list:REG_BR_PROB 5000 (nil))
 -> 74)
;;  succ:       15 [50.0%]  (CAN_FALLTHRU)
;;              11 [50.0%]  (FALLTHRU,CAN_FALLTHRU)
;; lr  out 	 0 [ax] 1 [dx] 3 [bx] 4 [si] 5 [di] 7 [sp] 17 [flags]
;; live  out 	 0 [ax] 1 [dx] 3 [bx] 4 [si] 5 [di] 7 [sp] 17 [flags]

;; basic block 11, loop depth 0, count 0, freq 955, maybe hot
;;  prev block 10, next block 12, flags: (REACHABLE, RTL, MODIFIED)
;;  pred:       10 [50.0%]  (FALLTHRU,CAN_FALLTHRU)
;; bb 11 artificial_defs: { }
;; bb 11 artificial_uses: { u-1(7){ }}
;; lr  in  	 0 [ax] 1 [dx] 3 [bx] 4 [si] 5 [di] 7 [sp] 17 [flags]
;; lr  use 	 7 [sp] 17 [flags]
;; lr  def 	
;; live  in  	 0 [ax] 1 [dx] 3 [bx] 4 [si] 5 [di] 7 [sp] 17 [flags]
;; live  gen 	
;; live  kill	
(note 158 107 109 11 [bb 11] NOTE_INSN_BASIC_BLOCK)
(jump_insn 109 158 164 11 (set (pc)
        (if_then_else (geu (reg:CC 17 flags)
                (const_int 0 [0]))
            (label_ref:SI 290)
            (pc))) D:/Dev-Cpp/MinGW64/lib/gcc/x86_64-w64-mingw32/4.9.2/include/c++/bits/stl_tree.h:1570 596 {*jcc_1}
     (expr_list:REG_DEAD (reg:CC 17 flags)
        (int_list:REG_BR_PROB 5000 (nil)))
 -> 290)
;;  succ:       12 [50.0%]  (FALLTHRU,CAN_FALLTHRU)
;;              23 [50.0%]  (CAN_FALLTHRU)
;; lr  out 	 0 [ax] 1 [dx] 3 [bx] 4 [si] 5 [di] 7 [sp]
;; live  out 	 0 [ax] 1 [dx] 3 [bx] 4 [si] 5 [di] 7 [sp]

;; basic block 12, loop depth 0, count 0, freq 1514, maybe hot
;; Invalid sum of incoming frequencies 717, should be 1514
;;  prev block 11, next block 13, flags: (REACHABLE, RTL, MODIFIED)
;;  pred:       11 [50.0%]  (FALLTHRU,CAN_FALLTHRU)
;;              24 [100.0%]  (CAN_FALLTHRU)
;; bb 12 artificial_defs: { }
;; bb 12 artificial_uses: { u-1(7){ }}
;; lr  in  	 1 [dx] 3 [bx] 7 [sp]
;; lr  use 	 1 [dx] 3 [bx] 7 [sp]
;; lr  def 	 0 [ax] 1 [dx] 17 [flags]
;; live  in  	 1 [dx] 3 [bx] 7 [sp]
;; live  gen 	 0 [ax] 1 [dx] 17 [flags]
;; live  kill	
(code_label 164 109 113 12 107 "" [1 uses])
(note 113 164 236 12 [bb 12] NOTE_INSN_BASIC_BLOCK)
(insn 236 113 237 12 (set (reg:SI 0 ax)
        (mem/f:SI (plus:SI (reg/v:SI 3 bx [orig:102 __position ] [102])
                (const_int 12 [0xc])) [6 MEM[(struct _Rb_tree_node_base * *)_33 + 12B]+0 S4 A32])) D:/Dev-Cpp/MinGW64/lib/gcc/x86_64-w64-mingw32/4.9.2/include/c++/bits/stl_tree.h:1573 90 {*movsi_internal}
     (nil))
(insn 237 236 203 12 (set (reg:CCZ 17 flags)
        (compare:CCZ (reg:SI 0 ax)
            (const_int 0 [0]))) D:/Dev-Cpp/MinGW64/lib/gcc/x86_64-w64-mingw32/4.9.2/include/c++/bits/stl_tree.h:1573 3 {*cmpsi_ccno_1}
     (nil))
(insn 203 237 185 12 (set (reg:SI 0 ax [118])
        (const_int 0 [0])) D:/Dev-Cpp/MinGW64/lib/gcc/x86_64-w64-mingw32/4.9.2/include/c++/bits/stl_tree.h:1573 90 {*movsi_internal}
     (expr_list:REG_EQUIV (const_int 0 [0])
        (nil)))
(insn 185 203 187 12 (set (reg:SI 0 ax [orig:111 D.81243 ] [111])
        (if_then_else:SI (ne (reg:CCZ 17 flags)
                (const_int 0 [0]))
            (reg/f:SI 1 dx [orig:98 D.83090 ] [98])
            (reg:SI 0 ax [118]))) D:/Dev-Cpp/MinGW64/lib/gcc/x86_64-w64-mingw32/4.9.2/include/c++/bits/stl_tree.h:1573 927 {*movsicc_noc}
     (nil))
(insn 187 185 266 12 (set (reg:SI 1 dx [orig:112 D.81243+4 ] [112])
        (if_then_else:SI (ne (reg:CCZ 17 flags)
                (const_int 0 [0]))
            (reg/f:SI 1 dx [orig:98 D.83090 ] [98])
            (reg/v:SI 3 bx [orig:102 __position ] [102]))) D:/Dev-Cpp/MinGW64/lib/gcc/x86_64-w64-mingw32/4.9.2/include/c++/bits/stl_tree.h:1573 927 {*movsicc_noc}
     (expr_list:REG_DEAD (reg:CCZ 17 flags)
        (expr_list:REG_DEAD (reg/v:SI 3 bx [orig:102 __position ] [102])
            (nil))))
(insn 266 187 267 12 (use (reg/i:DI 0 ax)) D:/Dev-Cpp/MinGW64/lib/gcc/x86_64-w64-mingw32/4.9.2/include/c++/bits/stl_tree.h:1583 -1
     (nil))
(note 267 266 268 12 NOTE_INSN_EPILOGUE_BEG)
(insn/f 268 267 269 12 (parallel [
            (set (reg/f:SI 7 sp)
                (plus:SI (reg/f:SI 7 sp)
                    (const_int 28 [0x1c])))
            (clobber (reg:CC 17 flags))
            (clobber (mem:BLK (scratch) [0  A8]))
        ]) D:/Dev-Cpp/MinGW64/lib/gcc/x86_64-w64-mingw32/4.9.2/include/c++/bits/stl_tree.h:1583 943 {pro_epilogue_adjust_stack_si_add}
     (expr_list:REG_CFA_ADJUST_CFA (set (reg/f:SI 7 sp)
            (plus:SI (reg/f:SI 7 sp)
                (const_int 28 [0x1c])))
        (expr_list:REG_UNUSED (reg:CC 17 flags)
            (nil))))
(insn/f 269 268 270 12 (set (reg:SI 3 bx)
        (mem:SI (post_inc:SI (reg/f:SI 7 sp)) [0  S4 A8])) D:/Dev-Cpp/MinGW64/lib/gcc/x86_64-w64-mingw32/4.9.2/include/c++/bits/stl_tree.h:1583 74 {*popsi1}
     (expr_list:REG_CFA_RESTORE (reg:SI 3 bx)
        (expr_list:REG_CFA_ADJUST_CFA (set (reg/f:SI 7 sp)
                (plus:SI (reg/f:SI 7 sp)
                    (const_int 4 [0x4])))
            (nil))))
(insn/f 270 269 271 12 (set (reg:SI 4 si)
        (mem:SI (post_inc:SI (reg/f:SI 7 sp)) [0  S4 A8])) D:/Dev-Cpp/MinGW64/lib/gcc/x86_64-w64-mingw32/4.9.2/include/c++/bits/stl_tree.h:1583 74 {*popsi1}
     (expr_list:REG_CFA_RESTORE (reg:SI 4 si)
        (expr_list:REG_CFA_ADJUST_CFA (set (reg/f:SI 7 sp)
                (plus:SI (reg/f:SI 7 sp)
                    (const_int 4 [0x4])))
            (nil))))
(insn/f 271 270 272 12 (set (reg:SI 5 di)
        (mem:SI (post_inc:SI (reg/f:SI 7 sp)) [0  S4 A8])) D:/Dev-Cpp/MinGW64/lib/gcc/x86_64-w64-mingw32/4.9.2/include/c++/bits/stl_tree.h:1583 74 {*popsi1}
     (expr_list:REG_CFA_RESTORE (reg:SI 5 di)
        (expr_list:REG_CFA_ADJUST_CFA (set (reg/f:SI 7 sp)
                (plus:SI (reg/f:SI 7 sp)
                    (const_int 4 [0x4])))
            (nil))))
(insn/f 272 271 273 12 (set (reg:SI 6 bp)
        (mem:SI (post_inc:SI (reg/f:SI 7 sp)) [0  S4 A8])) D:/Dev-Cpp/MinGW64/lib/gcc/x86_64-w64-mingw32/4.9.2/include/c++/bits/stl_tree.h:1583 74 {*popsi1}
     (expr_list:REG_CFA_RESTORE (reg:SI 6 bp)
        (expr_list:REG_CFA_ADJUST_CFA (set (reg/f:SI 7 sp)
                (plus:SI (reg/f:SI 7 sp)
                    (const_int 4 [0x4])))
            (nil))))
(jump_insn 273 272 276 12 (parallel [
            (simple_return)
            (use (const_int 8 [0x8]))
        ]) D:/Dev-Cpp/MinGW64/lib/gcc/x86_64-w64-mingw32/4.9.2/include/c++/bits/stl_tree.h:1583 660 {simple_return_pop_internal}
     (nil)
 -> simple_return)
;;  succ:       EXIT [100.0%] 
;; lr  out 	 0 [ax] 1 [dx] 7 [sp]
;; live  out 	 0 [ax] 1 [dx] 7 [sp]

(barrier 276 273 161)
;; basic block 13, loop depth 0, count 0, freq 4250, maybe hot
;; Invalid sum of incoming frequencies 3188, should be 4250
;;  prev block 12, next block 14, flags: (REACHABLE, RTL, MODIFIED)
;;  pred:       5 [50.0%]  (CAN_FALLTHRU)
;;              4 [50.0%]  (CAN_FALLTHRU)
;; bb 13 artificial_defs: { }
;; bb 13 artificial_uses: { u-1(7){ }}
;; lr  in  	 3 [bx] 4 [si] 5 [di] 6 [bp] 7 [sp]
;; lr  use 	 3 [bx] 4 [si] 7 [sp]
;; lr  def 	 0 [ax] 1 [dx] 17 [flags]
;; live  in  	 3 [bx] 4 [si] 5 [di] 6 [bp] 7 [sp]
;; live  gen 	 0 [ax] 1 [dx] 17 [flags]
;; live  kill	
(code_label 161 276 39 13 104 "" [2 uses])
(note 39 161 40 13 [bb 13] NOTE_INSN_BASIC_BLOCK)
(note 40 39 44 13 NOTE_INSN_DELETED)
(insn 44 40 45 13 (set (reg:SI 0 ax [orig:111 D.81243 ] [111])
        (reg/v:SI 3 bx [orig:102 __position ] [102])) D:/Dev-Cpp/MinGW64/lib/gcc/x86_64-w64-mingw32/4.9.2/include/c++/bits/stl_tree.h:1553 90 {*movsi_internal}
     (expr_list:REG_DEAD (reg/v:SI 3 bx [orig:102 __position ] [102])
        (nil)))
(insn 45 44 41 13 (set (reg:SI 1 dx [orig:112 D.81243+4 ] [112])
        (reg:SI 3 bx [orig:111 D.81243 ] [111])) D:/Dev-Cpp/MinGW64/lib/gcc/x86_64-w64-mingw32/4.9.2/include/c++/bits/stl_tree.h:1553 90 {*movsi_internal}
     (nil))
(insn 41 45 42 13 (set (reg:CCZ 17 flags)
        (compare:CCZ (mem/f:SI (plus:SI (reg/f:SI 4 si [orig:101 this ] [101])
                    (const_int 12 [0xc])) [6 MEM[(struct _Rb_tree_node_base * &)this_5(D) + 12]+0 S4 A32])
            (reg/v:SI 3 bx [orig:102 __position ] [102]))) D:/Dev-Cpp/MinGW64/lib/gcc/x86_64-w64-mingw32/4.9.2/include/c++/bits/stl_tree.h:1552 7 {*cmpsi_1}
     (nil))
(jump_insn 42 41 49 13 (set (pc)
        (if_then_else (eq (reg:CCZ 17 flags)
                (const_int 0 [0]))
            (label_ref:SI 177)
            (pc))) D:/Dev-Cpp/MinGW64/lib/gcc/x86_64-w64-mingw32/4.9.2/include/c++/bits/stl_tree.h:1552 596 {*jcc_1}
     (expr_list:REG_DEAD (reg:CCZ 17 flags)
        (int_list:REG_BR_PROB 1014 (nil)))
 -> 177)
;;  succ:       14 [89.9%]  (FALLTHRU,CAN_FALLTHRU)
;;              16 [10.1%]  (CAN_FALLTHRU)
;; lr  out 	 0 [ax] 1 [dx] 3 [bx] 4 [si] 5 [di] 6 [bp] 7 [sp]
;; live  out 	 0 [ax] 1 [dx] 3 [bx] 4 [si] 5 [di] 6 [bp] 7 [sp]

;; basic block 14, loop depth 0, count 0, freq 3819, maybe hot
;;  prev block 13, next block 15, flags: (REACHABLE, RTL, MODIFIED)
;;  pred:       13 [89.9%]  (FALLTHRU,CAN_FALLTHRU)
;; bb 14 artificial_defs: { }
;; bb 14 artificial_uses: { u-1(7){ }}
;; lr  in  	 3 [bx] 4 [si] 5 [di] 6 [bp] 7 [sp]
;; lr  use 	 3 [bx] 6 [bp] 7 [sp]
;; lr  def 	 0 [ax] 1 [dx] 2 [cx] 8 [st] 9 [st(1)] 10 [st(2)] 11 [st(3)] 12 [st(4)] 13 [st(5)] 14 [st(6)] 15 [st(7)] 17 [flags] 18 [fpsr] 19 [fpcr] 21 [xmm0] 22 [xmm1] 23 [xmm2] 24 [xmm3] 25 [xmm4] 26 [xmm5] 27 [xmm6] 28 [xmm7] 29 [mm0] 30 [mm1] 31 [mm2] 32 [mm3] 33 [mm4] 34 [mm5] 35 [mm6] 36 [mm7] 37 [] 38 [] 39 [] 40 [] 41 [] 42 [] 43 [] 44 [] 45 [] 46 [] 47 [] 48 [] 49 [] 50 [] 51 [] 52 [] 53 [] 54 [] 55 [] 56 [] 57 [] 58 [] 59 [] 60 [] 61 [] 62 [] 63 [] 64 [] 65 [] 66 [] 67 [] 68 [] 69 [] 70 [] 71 [] 72 [] 73 [] 74 [] 75 [] 76 []
;; live  in  	 3 [bx] 4 [si] 5 [di] 6 [bp] 7 [sp]
;; live  gen 	 0 [ax] 1 [dx] 17 [flags]
;; live  kill	
(note 49 42 50 14 [bb 14] NOTE_INSN_BASIC_BLOCK)
(insn 50 49 51 14 (set (mem:SI (reg/f:SI 7 sp) [0  S4 A32])
        (reg/v:SI 3 bx [orig:102 __position ] [102])) D:/Dev-Cpp/MinGW64/lib/gcc/x86_64-w64-mingw32/4.9.2/include/c++/bits/stl_tree.h:218 90 {*movsi_internal}
     (nil))
(call_insn/i 51 50 52 14 (set (reg:SI 0 ax)
        (call (mem:QI (symbol_ref:SI ("_ZSt18_Rb_tree_decrementPSt18_Rb_tree_node_base") [flags 0x43]  <function_decl 06b62500 _Rb_tree_decrement>) [0 _Rb_tree_decrement S1 A8])
            (const_int 4 [0x4]))) D:/Dev-Cpp/MinGW64/lib/gcc/x86_64-w64-mingw32/4.9.2/include/c++/bits/stl_tree.h:218 648 {*call_value}
     (expr_list:REG_EH_REGION (const_int 0 [0])
        (nil))
    (expr_list:SI (use (mem/f:SI (reg/f:SI 7 sp) [0  S4 A32]))
        (nil)))
(insn 52 51 53 14 (set (reg/f:SI 1 dx [orig:97 D.83090 ] [97])
        (reg:SI 0 ax)) D:/Dev-Cpp/MinGW64/lib/gcc/x86_64-w64-mingw32/4.9.2/include/c++/bits/stl_tree.h:218 90 {*movsi_internal}
     (expr_list:REG_DEAD (reg:SI 0 ax)
        (nil)))
(insn 53 52 54 14 (set (reg:CC 17 flags)
        (compare:CC (reg:SI 6 bp [orig:108 D.83091+4 ] [108])
            (mem:SI (plus:SI (reg/f:SI 0 ax [orig:97 D.83090 ] [97])
                    (const_int 20 [0x14])) [34 MEM[(const long long unsigned int &)_35 + 16]+4 S4 A32]))) D:/Dev-Cpp/MinGW64/lib/gcc/x86_64-w64-mingw32/4.9.2/include/c++/bits/stl_tree.h:1554 7 {*cmpsi_1}
     (expr_list:REG_DEAD (reg:SI 6 bp [orig:108 D.83091+4 ] [108])
        (nil)))
(jump_insn 54 53 74 14 (set (pc)
        (if_then_else (geu (reg:CC 17 flags)
                (const_int 0 [0]))
            (label_ref:SI 291)
            (pc))) D:/Dev-Cpp/MinGW64/lib/gcc/x86_64-w64-mingw32/4.9.2/include/c++/bits/stl_tree.h:1554 596 {*jcc_1}
     (int_list:REG_BR_PROB 5000 (nil))
 -> 291)
;;  succ:       15 [50.0%]  (FALLTHRU,CAN_FALLTHRU)
;;              17 [50.0%]  (CAN_FALLTHRU)
;; lr  out 	 0 [ax] 1 [dx] 3 [bx] 4 [si] 5 [di] 7 [sp] 17 [flags]
;; live  out 	 0 [ax] 1 [dx] 3 [bx] 4 [si] 5 [di] 7 [sp] 17 [flags]

;; basic block 15, loop depth 0, count 0, freq 2311, maybe hot
;; Invalid sum of incoming frequencies 4614, should be 2311
;;  prev block 14, next block 16, flags: (REACHABLE, RTL, MODIFIED)
;;  pred:       25 [50.0%]  (CAN_FALLTHRU)
;;              20 [50.0%]  (CAN_FALLTHRU)
;;              14 [50.0%]  (FALLTHRU,CAN_FALLTHRU)
;;              18 [50.0%]  (CAN_FALLTHRU)
;;              10 [50.0%]  (CAN_FALLTHRU)
;;              23 [50.0%]  (CAN_FALLTHRU)
;;              27 [100.0%]  (CAN_FALLTHRU)
;; bb 15 artificial_defs: { }
;; bb 15 artificial_uses: { u-1(7){ }}
;; lr  in  	 4 [si] 7 [sp]
;; lr  use 	 4 [si] 7 [sp]
;; lr  def 	 0 [ax] 1 [dx] 2 [cx] 7 [sp] 8 [st] 9 [st(1)] 10 [st(2)] 11 [st(3)] 12 [st(4)] 13 [st(5)] 14 [st(6)] 15 [st(7)] 17 [flags] 18 [fpsr] 19 [fpcr] 21 [xmm0] 22 [xmm1] 23 [xmm2] 24 [xmm3] 25 [xmm4] 26 [xmm5] 27 [xmm6] 28 [xmm7] 29 [mm0] 30 [mm1] 31 [mm2] 32 [mm3] 33 [mm4] 34 [mm5] 35 [mm6] 36 [mm7] 37 [] 38 [] 39 [] 40 [] 41 [] 42 [] 43 [] 44 [] 45 [] 46 [] 47 [] 48 [] 49 [] 50 [] 51 [] 52 [] 53 [] 54 [] 55 [] 56 [] 57 [] 58 [] 59 [] 60 [] 61 [] 62 [] 63 [] 64 [] 65 [] 66 [] 67 [] 68 [] 69 [] 70 [] 71 [] 72 [] 73 [] 74 [] 75 [] 76 []
;; live  in  	 4 [si] 7 [sp]
;; live  gen 	 0 [ax] 1 [dx] 2 [cx] 7 [sp]
;; live  kill	 17 [flags]
(code_label 74 54 75 15 90 "" [6 uses])
(note 75 74 76 15 [bb 15] NOTE_INSN_BASIC_BLOCK)
(insn 76 75 213 15 (set (reg:SI 0 ax [125])
        (mem/f/c:SI (plus:SI (reg/f:SI 7 sp)
                (const_int 52 [0x34])) [6 __k+0 S4 A32])) D:/Dev-Cpp/MinGW64/lib/gcc/x86_64-w64-mingw32/4.9.2/include/c++/bits/stl_tree.h:1562 90 {*movsi_internal}
     (nil))
(insn 213 76 77 15 (set (mem:SI (reg/f:SI 7 sp) [0  S4 A32])
        (reg:SI 0 ax [125])) D:/Dev-Cpp/MinGW64/lib/gcc/x86_64-w64-mingw32/4.9.2/include/c++/bits/stl_tree.h:1562 90 {*movsi_internal}
     (expr_list:REG_DEAD (reg:SI 0 ax [125])
        (nil)))
(insn 77 213 78 15 (set (reg:SI 2 cx)
        (reg/f:SI 4 si [orig:101 this ] [101])) D:/Dev-Cpp/MinGW64/lib/gcc/x86_64-w64-mingw32/4.9.2/include/c++/bits/stl_tree.h:1562 90 {*movsi_internal}
     (expr_list:REG_DEAD (reg/f:SI 4 si [orig:101 this ] [101])
        (nil)))
(call_insn 78 77 79 15 (parallel [
            (set (reg:DI 0 ax)
                (call (mem:QI (symbol_ref:SI ("_ZNSt8_Rb_treeIySt4pairIKyiESt10_Select1stIS2_ESt4lessIyESaIS2_EE24_M_get_insert_unique_posERS1_") [flags 0x3]  <function_decl 06e17c80 _M_get_insert_unique_pos>) [0 _M_get_insert_unique_pos S1 A8])
                    (const_int 4 [0x4])))
            (set (reg/f:SI 7 sp)
                (plus:SI (reg/f:SI 7 sp)
                    (const_int 4 [0x4])))
        ]) D:/Dev-Cpp/MinGW64/lib/gcc/x86_64-w64-mingw32/4.9.2/include/c++/bits/stl_tree.h:1562 653 {*call_value_pop}
     (expr_list:REG_DEAD (reg:SI 2 cx)
        (expr_list:REG_ARGS_SIZE (const_int -4 [0xfffffffffffffffc])
            (expr_list:REG_EH_REGION (const_int 0 [0])
                (nil))))
    (expr_list:SI (use (reg:SI 2 cx))
        (expr_list:SI (use (mem/f:SI (reg/f:SI 7 sp) [0  S4 A32]))
            (nil))))
(insn 79 78 177 15 (parallel [
            (set (reg/f:SI 7 sp)
                (plus:SI (reg/f:SI 7 sp)
                    (const_int -4 [0xfffffffffffffffc])))
            (clobber (reg:CC 17 flags))
        ]) D:/Dev-Cpp/MinGW64/lib/gcc/x86_64-w64-mingw32/4.9.2/include/c++/bits/stl_tree.h:1562 220 {*addsi_1}
     (expr_list:REG_UNUSED (reg:CC 17 flags)
        (expr_list:REG_ARGS_SIZE (const_int 0 [0])
            (nil))))
;;  succ:       16 [100.0%]  (FALLTHRU,CAN_FALLTHRU)
;; lr  out 	 0 [ax] 1 [dx] 7 [sp]
;; live  out 	 0 [ax] 1 [dx] 7 [sp]

;; basic block 16, loop depth 0, count 0, freq 3333, maybe hot
;;  prev block 15, next block 17, flags: (REACHABLE, RTL)
;;  pred:       13 [10.1%]  (CAN_FALLTHRU)
;;              15 [100.0%]  (FALLTHRU,CAN_FALLTHRU)
;;              22 [100.0%]  (CAN_FALLTHRU)
;; bb 16 artificial_defs: { }
;; bb 16 artificial_uses: { u-1(7){ }}
;; lr  in  	 0 [ax] 1 [dx] 7 [sp]
;; lr  use 	 0 [ax] 1 [dx] 7 [sp]
;; lr  def 	 3 [bx] 4 [si] 5 [di] 6 [bp] 7 [sp] 17 [flags]
;; live  in  	 0 [ax] 1 [dx] 7 [sp]
;; live  gen 	 3 [bx] 4 [si] 5 [di] 6 [bp] 7 [sp]
;; live  kill	 17 [flags]
(code_label 177 79 145 16 108 "" [2 uses])
(note 145 177 144 16 [bb 16] NOTE_INSN_BASIC_BLOCK)
(insn 144 145 223 16 (use (reg/i:DI 0 ax)) D:/Dev-Cpp/MinGW64/lib/gcc/x86_64-w64-mingw32/4.9.2/include/c++/bits/stl_tree.h:1583 -1
     (nil))
(note 223 144 224 16 NOTE_INSN_EPILOGUE_BEG)
(insn/f 224 223 225 16 (parallel [
            (set (reg/f:SI 7 sp)
                (plus:SI (reg/f:SI 7 sp)
                    (const_int 28 [0x1c])))
            (clobber (reg:CC 17 flags))
            (clobber (mem:BLK (scratch) [0  A8]))
        ]) D:/Dev-Cpp/MinGW64/lib/gcc/x86_64-w64-mingw32/4.9.2/include/c++/bits/stl_tree.h:1583 943 {pro_epilogue_adjust_stack_si_add}
     (expr_list:REG_UNUSED (reg:CC 17 flags)
        (expr_list:REG_CFA_ADJUST_CFA (set (reg/f:SI 7 sp)
                (plus:SI (reg/f:SI 7 sp)
                    (const_int 28 [0x1c])))
            (nil))))
(insn/f 225 224 226 16 (set (reg:SI 3 bx)
        (mem:SI (post_inc:SI (reg/f:SI 7 sp)) [0  S4 A8])) D:/Dev-Cpp/MinGW64/lib/gcc/x86_64-w64-mingw32/4.9.2/include/c++/bits/stl_tree.h:1583 74 {*popsi1}
     (expr_list:REG_CFA_ADJUST_CFA (set (reg/f:SI 7 sp)
            (plus:SI (reg/f:SI 7 sp)
                (const_int 4 [0x4])))
        (expr_list:REG_CFA_RESTORE (reg:SI 3 bx)
            (nil))))
(insn/f 226 225 227 16 (set (reg:SI 4 si)
        (mem:SI (post_inc:SI (reg/f:SI 7 sp)) [0  S4 A8])) D:/Dev-Cpp/MinGW64/lib/gcc/x86_64-w64-mingw32/4.9.2/include/c++/bits/stl_tree.h:1583 74 {*popsi1}
     (expr_list:REG_CFA_ADJUST_CFA (set (reg/f:SI 7 sp)
            (plus:SI (reg/f:SI 7 sp)
                (const_int 4 [0x4])))
        (expr_list:REG_CFA_RESTORE (reg:SI 4 si)
            (nil))))
(insn/f 227 226 228 16 (set (reg:SI 5 di)
        (mem:SI (post_inc:SI (reg/f:SI 7 sp)) [0  S4 A8])) D:/Dev-Cpp/MinGW64/lib/gcc/x86_64-w64-mingw32/4.9.2/include/c++/bits/stl_tree.h:1583 74 {*popsi1}
     (expr_list:REG_CFA_ADJUST_CFA (set (reg/f:SI 7 sp)
            (plus:SI (reg/f:SI 7 sp)
                (const_int 4 [0x4])))
        (expr_list:REG_CFA_RESTORE (reg:SI 5 di)
            (nil))))
(insn/f 228 227 229 16 (set (reg:SI 6 bp)
        (mem:SI (post_inc:SI (reg/f:SI 7 sp)) [0  S4 A8])) D:/Dev-Cpp/MinGW64/lib/gcc/x86_64-w64-mingw32/4.9.2/include/c++/bits/stl_tree.h:1583 74 {*popsi1}
     (expr_list:REG_CFA_ADJUST_CFA (set (reg/f:SI 7 sp)
            (plus:SI (reg/f:SI 7 sp)
                (const_int 4 [0x4])))
        (expr_list:REG_CFA_RESTORE (reg:SI 6 bp)
            (nil))))
(jump_insn 229 228 230 16 (parallel [
            (simple_return)
            (use (const_int 8 [0x8]))
        ]) D:/Dev-Cpp/MinGW64/lib/gcc/x86_64-w64-mingw32/4.9.2/include/c++/bits/stl_tree.h:1583 660 {simple_return_pop_internal}
     (nil)
 -> simple_return)
;;  succ:       EXIT [100.0%] 
;; lr  out 	 0 [ax] 1 [dx] 3 [bx] 4 [si] 5 [di] 6 [bp] 7 [sp]
;; live  out 	 0 [ax] 1 [dx] 3 [bx] 4 [si] 5 [di] 6 [bp] 7 [sp]

(barrier 230 229 291)
;; basic block 17, loop depth 0, count 0, freq 1910, maybe hot
;;  prev block 16, next block 18, flags: (REACHABLE, RTL, MODIFIED)
;;  pred:       14 [50.0%]  (CAN_FALLTHRU)
;; bb 17 artificial_defs: { }
;; bb 17 artificial_uses: { u-1(7){ }}
;; lr  in  	 0 [ax] 1 [dx] 3 [bx] 4 [si] 5 [di] 7 [sp] 17 [flags]
;; lr  use 	 7 [sp] 17 [flags]
;; lr  def 	
;; live  in  	 0 [ax] 1 [dx] 3 [bx] 4 [si] 5 [di] 7 [sp] 17 [flags]
;; live  gen 	
;; live  kill	
(code_label 291 230 152 17 112 "" [1 uses])
(note 152 291 56 17 [bb 17] NOTE_INSN_BASIC_BLOCK)
(jump_insn 56 152 153 17 (set (pc)
        (if_then_else (gtu (reg:CC 17 flags)
                (const_int 0 [0]))
            (label_ref:SI 162)
            (pc))) D:/Dev-Cpp/MinGW64/lib/gcc/x86_64-w64-mingw32/4.9.2/include/c++/bits/stl_tree.h:1554 596 {*jcc_1}
     (expr_list:REG_DEAD (reg:CC 17 flags)
        (int_list:REG_BR_PROB 5000 (nil)))
 -> 162)
;;  succ:       19 [50.0%]  (CAN_FALLTHRU)
;;              18 [50.0%]  (FALLTHRU,CAN_FALLTHRU)
;; lr  out 	 0 [ax] 1 [dx] 3 [bx] 4 [si] 5 [di] 7 [sp]
;; live  out 	 0 [ax] 1 [dx] 3 [bx] 4 [si] 5 [di] 7 [sp]

;; basic block 18, loop depth 0, count 0, freq 955, maybe hot
;;  prev block 17, next block 19, flags: (REACHABLE, RTL, MODIFIED)
;;  pred:       17 [50.0%]  (FALLTHRU,CAN_FALLTHRU)
;; bb 18 artificial_defs: { }
;; bb 18 artificial_uses: { u-1(7){ }}
;; lr  in  	 0 [ax] 1 [dx] 3 [bx] 4 [si] 5 [di] 7 [sp]
;; lr  use 	 0 [ax] 5 [di] 7 [sp]
;; lr  def 	 17 [flags]
;; live  in  	 0 [ax] 1 [dx] 3 [bx] 4 [si] 5 [di] 7 [sp]
;; live  gen 	 17 [flags]
;; live  kill	
(note 153 56 57 18 [bb 18] NOTE_INSN_BASIC_BLOCK)
(insn 57 153 58 18 (set (reg:CC 17 flags)
        (compare:CC (reg:SI 5 di [orig:107 D.83091 ] [107])
            (mem:SI (plus:SI (reg/f:SI 0 ax [orig:97 D.83090 ] [97])
                    (const_int 16 [0x10])) [34 MEM[(const long long unsigned int &)_35 + 16]+0 S4 A64]))) D:/Dev-Cpp/MinGW64/lib/gcc/x86_64-w64-mingw32/4.9.2/include/c++/bits/stl_tree.h:1554 7 {*cmpsi_1}
     (expr_list:REG_DEAD (reg:SI 5 di [orig:107 D.83091 ] [107])
        (nil)))
(jump_insn 58 57 162 18 (set (pc)
        (if_then_else (leu (reg:CC 17 flags)
                (const_int 0 [0]))
            (label_ref 74)
            (pc))) D:/Dev-Cpp/MinGW64/lib/gcc/x86_64-w64-mingw32/4.9.2/include/c++/bits/stl_tree.h:1554 596 {*jcc_1}
     (expr_list:REG_DEAD (reg:CC 17 flags)
        (int_list:REG_BR_PROB 5000 (nil)))
 -> 74)
;;  succ:       15 [50.0%]  (CAN_FALLTHRU)
;;              19 [50.0%]  (FALLTHRU,CAN_FALLTHRU)
;; lr  out 	 1 [dx] 3 [bx] 4 [si] 7 [sp]
;; live  out 	 1 [dx] 3 [bx] 4 [si] 7 [sp]

;; basic block 19, loop depth 0, count 0, freq 3028, maybe hot
;; Invalid sum of incoming frequencies 1433, should be 3028
;;  prev block 18, next block 20, flags: (REACHABLE, RTL, MODIFIED)
;;  pred:       18 [50.0%]  (FALLTHRU,CAN_FALLTHRU)
;;              17 [50.0%]  (CAN_FALLTHRU)
;; bb 19 artificial_defs: { }
;; bb 19 artificial_uses: { u-1(7){ }}
;; lr  in  	 1 [dx] 3 [bx] 7 [sp]
;; lr  use 	 1 [dx] 3 [bx] 7 [sp]
;; lr  def 	 0 [ax] 1 [dx] 2 [cx] 17 [flags]
;; live  in  	 1 [dx] 3 [bx] 7 [sp]
;; live  gen 	 0 [ax] 1 [dx] 2 [cx] 17 [flags]
;; live  kill	
(code_label 162 58 60 19 105 "" [1 uses])
(note 60 162 238 19 [bb 19] NOTE_INSN_BASIC_BLOCK)
(insn 238 60 239 19 (set (reg:SI 2 cx)
        (mem/f:SI (plus:SI (reg/f:SI 1 dx [orig:97 D.83090 ] [97])
                (const_int 12 [0xc])) [6 MEM[(struct _Rb_tree_node_base * *)_35 + 12B]+0 S4 A32])) D:/Dev-Cpp/MinGW64/lib/gcc/x86_64-w64-mingw32/4.9.2/include/c++/bits/stl_tree.h:1557 90 {*movsi_internal}
     (nil))
(insn 239 238 204 19 (set (reg:CCZ 17 flags)
        (compare:CCZ (reg:SI 2 cx)
            (const_int 0 [0]))) D:/Dev-Cpp/MinGW64/lib/gcc/x86_64-w64-mingw32/4.9.2/include/c++/bits/stl_tree.h:1557 3 {*cmpsi_ccno_1}
     (nil))
(insn 204 239 211 19 (set (reg:SI 2 cx [117])
        (const_int 0 [0])) D:/Dev-Cpp/MinGW64/lib/gcc/x86_64-w64-mingw32/4.9.2/include/c++/bits/stl_tree.h:1557 90 {*movsi_internal}
     (expr_list:REG_EQUIV (const_int 0 [0])
        (nil)))
(insn 211 204 180 19 (set (reg:SI 0 ax [orig:111 D.81243 ] [111])
        (reg:SI 2 cx [117])) D:/Dev-Cpp/MinGW64/lib/gcc/x86_64-w64-mingw32/4.9.2/include/c++/bits/stl_tree.h:1557 90 {*movsi_internal}
     (expr_list:REG_DEAD (reg:SI 2 cx [117])
        (nil)))
(insn 180 211 182 19 (set (reg:SI 0 ax [orig:111 D.81243 ] [111])
        (if_then_else:SI (ne (reg:CCZ 17 flags)
                (const_int 0 [0]))
            (reg/v:SI 3 bx [orig:102 __position ] [102])
            (reg:SI 0 ax [orig:111 D.81243 ] [111]))) D:/Dev-Cpp/MinGW64/lib/gcc/x86_64-w64-mingw32/4.9.2/include/c++/bits/stl_tree.h:1557 927 {*movsicc_noc}
     (nil))
(insn 182 180 278 19 (set (reg:SI 1 dx [orig:112 D.81243+4 ] [112])
        (if_then_else:SI (eq (reg:CCZ 17 flags)
                (const_int 0 [0]))
            (reg/f:SI 1 dx [orig:97 D.83090 ] [97])
            (reg/v:SI 3 bx [orig:102 __position ] [102]))) D:/Dev-Cpp/MinGW64/lib/gcc/x86_64-w64-mingw32/4.9.2/include/c++/bits/stl_tree.h:1557 927 {*movsicc_noc}
     (expr_list:REG_DEAD (reg:CCZ 17 flags)
        (expr_list:REG_DEAD (reg/v:SI 3 bx [orig:102 __position ] [102])
            (nil))))
(insn 278 182 279 19 (use (reg/i:DI 0 ax)) D:/Dev-Cpp/MinGW64/lib/gcc/x86_64-w64-mingw32/4.9.2/include/c++/bits/stl_tree.h:1583 -1
     (nil))
(note 279 278 280 19 NOTE_INSN_EPILOGUE_BEG)
(insn/f 280 279 281 19 (parallel [
            (set (reg/f:SI 7 sp)
                (plus:SI (reg/f:SI 7 sp)
                    (const_int 28 [0x1c])))
            (clobber (reg:CC 17 flags))
            (clobber (mem:BLK (scratch) [0  A8]))
        ]) D:/Dev-Cpp/MinGW64/lib/gcc/x86_64-w64-mingw32/4.9.2/include/c++/bits/stl_tree.h:1583 943 {pro_epilogue_adjust_stack_si_add}
     (expr_list:REG_CFA_ADJUST_CFA (set (reg/f:SI 7 sp)
            (plus:SI (reg/f:SI 7 sp)
                (const_int 28 [0x1c])))
        (expr_list:REG_UNUSED (reg:CC 17 flags)
            (nil))))
(insn/f 281 280 282 19 (set (reg:SI 3 bx)
        (mem:SI (post_inc:SI (reg/f:SI 7 sp)) [0  S4 A8])) D:/Dev-Cpp/MinGW64/lib/gcc/x86_64-w64-mingw32/4.9.2/include/c++/bits/stl_tree.h:1583 74 {*popsi1}
     (expr_list:REG_CFA_RESTORE (reg:SI 3 bx)
        (expr_list:REG_CFA_ADJUST_CFA (set (reg/f:SI 7 sp)
                (plus:SI (reg/f:SI 7 sp)
                    (const_int 4 [0x4])))
            (nil))))
(insn/f 282 281 283 19 (set (reg:SI 4 si)
        (mem:SI (post_inc:SI (reg/f:SI 7 sp)) [0  S4 A8])) D:/Dev-Cpp/MinGW64/lib/gcc/x86_64-w64-mingw32/4.9.2/include/c++/bits/stl_tree.h:1583 74 {*popsi1}
     (expr_list:REG_CFA_RESTORE (reg:SI 4 si)
        (expr_list:REG_CFA_ADJUST_CFA (set (reg/f:SI 7 sp)
                (plus:SI (reg/f:SI 7 sp)
                    (const_int 4 [0x4])))
            (nil))))
(insn/f 283 282 284 19 (set (reg:SI 5 di)
        (mem:SI (post_inc:SI (reg/f:SI 7 sp)) [0  S4 A8])) D:/Dev-Cpp/MinGW64/lib/gcc/x86_64-w64-mingw32/4.9.2/include/c++/bits/stl_tree.h:1583 74 {*popsi1}
     (expr_list:REG_CFA_RESTORE (reg:SI 5 di)
        (expr_list:REG_CFA_ADJUST_CFA (set (reg/f:SI 7 sp)
                (plus:SI (reg/f:SI 7 sp)
                    (const_int 4 [0x4])))
            (nil))))
(insn/f 284 283 285 19 (set (reg:SI 6 bp)
        (mem:SI (post_inc:SI (reg/f:SI 7 sp)) [0  S4 A8])) D:/Dev-Cpp/MinGW64/lib/gcc/x86_64-w64-mingw32/4.9.2/include/c++/bits/stl_tree.h:1583 74 {*popsi1}
     (expr_list:REG_CFA_RESTORE (reg:SI 6 bp)
        (expr_list:REG_CFA_ADJUST_CFA (set (reg/f:SI 7 sp)
                (plus:SI (reg/f:SI 7 sp)
                    (const_int 4 [0x4])))
            (nil))))
(jump_insn 285 284 288 19 (parallel [
            (simple_return)
            (use (const_int 8 [0x8]))
        ]) D:/Dev-Cpp/MinGW64/lib/gcc/x86_64-w64-mingw32/4.9.2/include/c++/bits/stl_tree.h:1583 660 {simple_return_pop_internal}
     (nil)
 -> simple_return)
;;  succ:       EXIT [100.0%] 
;; lr  out 	 0 [ax] 1 [dx] 7 [sp]
;; live  out 	 0 [ax] 1 [dx] 7 [sp]

(barrier 288 285 289)
;; basic block 20, loop depth 0, count 0, freq 1500, maybe hot
;;  prev block 19, next block 21, flags: (REACHABLE, RTL, MODIFIED)
;;  pred:       2 [15.0%]  (CAN_FALLTHRU)
;; bb 20 artificial_defs: { }
;; bb 20 artificial_uses: { u-1(7){ }}
;; lr  in  	 2 [cx] 4 [si] 7 [sp]
;; lr  use 	 2 [cx] 7 [sp]
;; lr  def 	 3 [bx] 17 [flags]
;; live  in  	 2 [cx] 4 [si] 7 [sp]
;; live  gen 	 3 [bx] 17 [flags]
;; live  kill	
(code_label 289 288 12 20 110 "" [1 uses])
(note 12 289 240 20 [bb 20] NOTE_INSN_BASIC_BLOCK)
(insn 240 12 241 20 (set (reg:SI 3 bx)
        (mem:SI (plus:SI (reg/f:SI 2 cx [orig:101 this ] [101])
                (const_int 20 [0x14])) [21 MEM[(unsigned int *)this_5(D) + 20B]+0 S4 A32])) D:/Dev-Cpp/MinGW64/lib/gcc/x86_64-w64-mingw32/4.9.2/include/c++/bits/stl_tree.h:1542 90 {*movsi_internal}
     (nil))
(insn 241 240 14 20 (set (reg:CCZ 17 flags)
        (compare:CCZ (reg:SI 3 bx)
            (const_int 0 [0]))) D:/Dev-Cpp/MinGW64/lib/gcc/x86_64-w64-mingw32/4.9.2/include/c++/bits/stl_tree.h:1542 3 {*cmpsi_ccno_1}
     (nil))
(jump_insn 14 241 15 20 (set (pc)
        (if_then_else (eq (reg:CCZ 17 flags)
                (const_int 0 [0]))
            (label_ref 74)
            (pc))) D:/Dev-Cpp/MinGW64/lib/gcc/x86_64-w64-mingw32/4.9.2/include/c++/bits/stl_tree.h:1542 596 {*jcc_1}
     (expr_list:REG_DEAD (reg:CCZ 17 flags)
        (int_list:REG_BR_PROB 5000 (nil)))
 -> 74)
;;  succ:       21 [50.0%]  (FALLTHRU,CAN_FALLTHRU)
;;              15 [50.0%]  (CAN_FALLTHRU)
;; lr  out 	 2 [cx] 4 [si] 7 [sp]
;; live  out 	 2 [cx] 4 [si] 7 [sp]

;; basic block 21, loop depth 0, count 0, freq 750, maybe hot
;;  prev block 20, next block 22, flags: (REACHABLE, RTL, MODIFIED)
;;  pred:       20 [50.0%]  (FALLTHRU,CAN_FALLTHRU)
;; bb 21 artificial_defs: { }
;; bb 21 artificial_uses: { u-1(7){ }}
;; lr  in  	 2 [cx] 4 [si] 7 [sp]
;; lr  use 	 2 [cx] 7 [sp]
;; lr  def 	 0 [ax] 3 [bx] 5 [di] 17 [flags]
;; live  in  	 2 [cx] 4 [si] 7 [sp]
;; live  gen 	 0 [ax] 3 [bx] 5 [di] 17 [flags]
;; live  kill	
(note 15 14 16 21 [bb 21] NOTE_INSN_BASIC_BLOCK)
(insn 16 15 165 21 (set (reg/f:SI 3 bx [orig:85 D.83090 ] [85])
        (mem/f:SI (plus:SI (reg/f:SI 2 cx [orig:101 this ] [101])
                (const_int 16 [0x10])) [6 MEM[(struct _Rb_tree_node_base * &)this_5(D) + 16]+0 S4 A32])) D:/Dev-Cpp/MinGW64/lib/gcc/x86_64-w64-mingw32/4.9.2/include/c++/bits/stl_tree.h:1543 90 {*movsi_internal}
     (nil))
(insn 165 16 166 21 (set (reg:SI 0 ax [orig:115 MEM[(const long long unsigned int &)_7 + 16] ] [115])
        (mem:SI (plus:SI (reg/f:SI 3 bx [orig:85 D.83090 ] [85])
                (const_int 16 [0x10])) [34 MEM[(const long long unsigned int &)_7 + 16]+0 S4 A64])) D:/Dev-Cpp/MinGW64/lib/gcc/x86_64-w64-mingw32/4.9.2/include/c++/bits/stl_tree.h:1542 90 {*movsi_internal}
     (nil))
(note 166 165 206 21 NOTE_INSN_DELETED)
(insn 206 166 207 21 (set (reg:SI 5 di [119])
        (mem/f/c:SI (plus:SI (reg/f:SI 7 sp)
                (const_int 52 [0x34])) [6 __k+0 S4 A32])) D:/Dev-Cpp/MinGW64/lib/gcc/x86_64-w64-mingw32/4.9.2/include/c++/bits/stl_tree.h:1542 90 {*movsi_internal}
     (nil))
(insn 207 206 18 21 (set (reg:SI 5 di [120])
        (mem:SI (plus:SI (reg:SI 5 di [119])
                (const_int 4 [0x4])) [34 MEM[(const long long unsigned int &)__k_9(D)]+4 S4 A32])) D:/Dev-Cpp/MinGW64/lib/gcc/x86_64-w64-mingw32/4.9.2/include/c++/bits/stl_tree.h:1542 90 {*movsi_internal}
     (nil))
(insn 18 207 19 21 (set (reg:CC 17 flags)
        (compare:CC (mem:SI (plus:SI (reg/f:SI 3 bx [orig:85 D.83090 ] [85])
                    (const_int 20 [0x14])) [34 MEM[(const long long unsigned int &)_7 + 16]+4 S4 A32])
            (reg:SI 5 di [120]))) D:/Dev-Cpp/MinGW64/lib/gcc/x86_64-w64-mingw32/4.9.2/include/c++/bits/stl_tree.h:1542 7 {*cmpsi_1}
     (expr_list:REG_DEAD (reg:SI 5 di [120])
        (nil)))
(jump_insn 19 18 136 21 (set (pc)
        (if_then_else (geu (reg:CC 17 flags)
                (const_int 0 [0]))
            (label_ref:SI 292)
            (pc))) D:/Dev-Cpp/MinGW64/lib/gcc/x86_64-w64-mingw32/4.9.2/include/c++/bits/stl_tree.h:1542 596 {*jcc_1}
     (int_list:REG_BR_PROB 5000 (nil))
 -> 292)
;;  succ:       22 [50.0%]  (FALLTHRU,CAN_FALLTHRU)
;;              25 [50.0%]  (CAN_FALLTHRU)
;; lr  out 	 0 [ax] 3 [bx] 4 [si] 7 [sp] 17 [flags]
;; live  out 	 0 [ax] 3 [bx] 4 [si] 7 [sp] 17 [flags]

;; basic block 22, loop depth 0, count 0, freq 590, maybe hot
;;  prev block 21, next block 23, flags: (REACHABLE, RTL, MODIFIED)
;;  pred:       21 [50.0%]  (FALLTHRU,CAN_FALLTHRU)
;;              26 [50.0%]  (CAN_FALLTHRU)
;;              9 [10.1%]  (CAN_FALLTHRU)
;; bb 22 artificial_defs: { }
;; bb 22 artificial_uses: { u-1(7){ }}
;; lr  in  	 3 [bx] 7 [sp]
;; lr  use 	 3 [bx] 7 [sp]
;; lr  def 	 0 [ax] 1 [dx] 17 [flags]
;; live  in  	 3 [bx] 7 [sp]
;; live  gen 	 0 [ax] 1 [dx]
;; live  kill	 17 [flags]
(code_label 136 19 137 22 91 "" [2 uses])
(note 137 136 234 22 [bb 22] NOTE_INSN_BASIC_BLOCK)
(insn 234 137 139 22 (parallel [
            (set (reg:SI 0 ax [orig:111 D.81243 ] [111])
                (const_int 0 [0]))
            (clobber (reg:CC 17 flags))
        ]) D:/Dev-Cpp/MinGW64/lib/gcc/x86_64-w64-mingw32/4.9.2/include/c++/bits/stl_tree.h:1544 82 {*movsi_xor}
     (nil))
(insn 139 234 293 22 (set (reg:SI 1 dx [orig:112 D.81243+4 ] [112])
        (reg/f:SI 3 bx [orig:85 D.83090 ] [85])) D:/Dev-Cpp/MinGW64/lib/gcc/x86_64-w64-mingw32/4.9.2/include/c++/bits/stl_tree.h:1544 90 {*movsi_internal}
     (expr_list:REG_DEAD (reg/f:SI 3 bx [orig:85 D.83090 ] [85])
        (nil)))
(jump_insn 293 139 294 22 (set (pc)
        (label_ref 177)) -1
     (nil)
 -> 177)
;;  succ:       16 [100.0%]  (CAN_FALLTHRU)
;; lr  out 	 0 [ax] 1 [dx] 7 [sp]
;; live  out 	 0 [ax] 1 [dx] 7 [sp]

(barrier 294 293 290)
;; basic block 23, loop depth 0, count 0, freq 478, maybe hot
;;  prev block 22, next block 24, flags: (REACHABLE, RTL, MODIFIED)
;;  pred:       11 [50.0%]  (CAN_FALLTHRU)
;; bb 23 artificial_defs: { }
;; bb 23 artificial_uses: { u-1(7){ }}
;; lr  in  	 0 [ax] 1 [dx] 3 [bx] 4 [si] 5 [di] 7 [sp]
;; lr  use 	 0 [ax] 5 [di] 7 [sp]
;; lr  def 	 17 [flags]
;; live  in  	 0 [ax] 1 [dx] 3 [bx] 4 [si] 5 [di] 7 [sp]
;; live  gen 	 17 [flags]
;; live  kill	
(code_label 290 294 159 23 111 "" [1 uses])
(note 159 290 110 23 [bb 23] NOTE_INSN_BASIC_BLOCK)
(insn 110 159 111 23 (set (reg:CC 17 flags)
        (compare:CC (reg:SI 5 di [orig:107 D.83091 ] [107])
            (mem:SI (plus:SI (reg/f:SI 0 ax [orig:98 D.83090 ] [98])
                    (const_int 16 [0x10])) [34 MEM[(const long long unsigned int &)_36 + 16]+0 S4 A64]))) D:/Dev-Cpp/MinGW64/lib/gcc/x86_64-w64-mingw32/4.9.2/include/c++/bits/stl_tree.h:1570 7 {*cmpsi_1}
     (expr_list:REG_DEAD (reg:SI 5 di [orig:107 D.83091 ] [107])
        (nil)))
(jump_insn 111 110 295 23 (set (pc)
        (if_then_else (geu (reg:CC 17 flags)
                (const_int 0 [0]))
            (label_ref 74)
            (pc))) D:/Dev-Cpp/MinGW64/lib/gcc/x86_64-w64-mingw32/4.9.2/include/c++/bits/stl_tree.h:1570 596 {*jcc_1}
     (expr_list:REG_DEAD (reg:CC 17 flags)
        (int_list:REG_BR_PROB 5000 (nil)))
 -> 74)
;;  succ:       15 [50.0%]  (CAN_FALLTHRU)
;;              24 [50.0%]  (FALLTHRU)
;; lr  out 	 1 [dx] 3 [bx] 4 [si] 7 [sp]
;; live  out 	 1 [dx] 3 [bx] 4 [si] 7 [sp]

;; basic block 24, loop depth 0, count 0, freq 239, maybe hot
;;  prev block 23, next block 25, flags: (NEW, RTL, MODIFIED)
;;  pred:       23 [50.0%]  (FALLTHRU)
;; bb 24 artificial_defs: { }
;; bb 24 artificial_uses: { u-1(7){ }}
;; lr  in  	
;; lr  use 	
;; lr  def 	
;; live  in  	
;; live  gen 	
;; live  kill	
(note 295 111 296 24 [bb 24] NOTE_INSN_BASIC_BLOCK)
(jump_insn 296 295 297 24 (set (pc)
        (label_ref 164)) -1
     (nil)
 -> 164)
;;  succ:       12 [100.0%]  (CAN_FALLTHRU)
;; lr  out 	
;; live  out 	

(barrier 297 296 292)
;; basic block 25, loop depth 0, count 0, freq 375, maybe hot
;;  prev block 24, next block 26, flags: (REACHABLE, RTL, MODIFIED)
;;  pred:       21 [50.0%]  (CAN_FALLTHRU)
;; bb 25 artificial_defs: { }
;; bb 25 artificial_uses: { u-1(7){ }}
;; lr  in  	 0 [ax] 3 [bx] 4 [si] 7 [sp] 17 [flags]
;; lr  use 	 7 [sp] 17 [flags]
;; lr  def 	
;; live  in  	 0 [ax] 3 [bx] 4 [si] 7 [sp] 17 [flags]
;; live  gen 	
;; live  kill	
(code_label 292 297 146 25 113 "" [1 uses])
(note 146 292 21 25 [bb 25] NOTE_INSN_BASIC_BLOCK)
(jump_insn 21 146 147 25 (set (pc)
        (if_then_else (gtu (reg:CC 17 flags)
                (const_int 0 [0]))
            (label_ref:SI 74)
            (pc))) D:/Dev-Cpp/MinGW64/lib/gcc/x86_64-w64-mingw32/4.9.2/include/c++/bits/stl_tree.h:1542 596 {*jcc_1}
     (expr_list:REG_DEAD (reg:CC 17 flags)
        (int_list:REG_BR_PROB 5000 (nil)))
 -> 74)
;;  succ:       15 [50.0%]  (CAN_FALLTHRU)
;;              26 [50.0%]  (FALLTHRU,CAN_FALLTHRU)
;; lr  out 	 0 [ax] 3 [bx] 4 [si] 7 [sp]
;; live  out 	 0 [ax] 3 [bx] 4 [si] 7 [sp]

;; basic block 26, loop depth 0, count 0, freq 188, maybe hot
;;  prev block 25, next block 27, flags: (REACHABLE, RTL, MODIFIED)
;;  pred:       25 [50.0%]  (FALLTHRU,CAN_FALLTHRU)
;; bb 26 artificial_defs: { }
;; bb 26 artificial_uses: { u-1(7){ }}
;; lr  in  	 0 [ax] 3 [bx] 4 [si] 7 [sp]
;; lr  use 	 0 [ax] 7 [sp]
;; lr  def 	 5 [di] 17 [flags]
;; live  in  	 0 [ax] 3 [bx] 4 [si] 7 [sp]
;; live  gen 	 5 [di] 17 [flags]
;; live  kill	
(note 147 21 208 26 [bb 26] NOTE_INSN_BASIC_BLOCK)
(insn 208 147 22 26 (set (reg:SI 5 di [121])
        (mem/f/c:SI (plus:SI (reg/f:SI 7 sp)
                (const_int 52 [0x34])) [6 __k+0 S4 A32])) D:/Dev-Cpp/MinGW64/lib/gcc/x86_64-w64-mingw32/4.9.2/include/c++/bits/stl_tree.h:1542 90 {*movsi_internal}
     (nil))
(insn 22 208 23 26 (set (reg:CC 17 flags)
        (compare:CC (reg:SI 0 ax [orig:115 MEM[(const long long unsigned int &)_7 + 16] ] [115])
            (mem:SI (reg:SI 5 di [121]) [34 MEM[(const long long unsigned int &)__k_9(D)]+0 S4 A64]))) D:/Dev-Cpp/MinGW64/lib/gcc/x86_64-w64-mingw32/4.9.2/include/c++/bits/stl_tree.h:1542 7 {*cmpsi_1}
     (expr_list:REG_DEAD (reg:SI 5 di [121])
        (expr_list:REG_DEAD (reg:SI 0 ax [orig:115 MEM[(const long long unsigned int &)_7 + 16] ] [115])
            (nil))))
(jump_insn 23 22 298 26 (set (pc)
        (if_then_else (ltu (reg:CC 17 flags)
                (const_int 0 [0]))
            (label_ref 136)
            (pc))) D:/Dev-Cpp/MinGW64/lib/gcc/x86_64-w64-mingw32/4.9.2/include/c++/bits/stl_tree.h:1542 596 {*jcc_1}
     (expr_list:REG_DEAD (reg:CC 17 flags)
        (int_list:REG_BR_PROB 5000 (nil)))
 -> 136)
;;  succ:       22 [50.0%]  (CAN_FALLTHRU)
;;              27 [50.0%]  (FALLTHRU)
;; lr  out 	 3 [bx] 4 [si] 7 [sp]
;; live  out 	 3 [bx] 4 [si] 7 [sp]

;; basic block 27, loop depth 0, count 0, freq 94, maybe hot
;;  prev block 26, next block 1, flags: (NEW, RTL, MODIFIED)
;;  pred:       26 [50.0%]  (FALLTHRU)
;; bb 27 artificial_defs: { }
;; bb 27 artificial_uses: { u-1(7){ }}
;; lr  in  	
;; lr  use 	
;; lr  def 	
;; live  in  	
;; live  gen 	
;; live  kill	
(note 298 23 299 27 [bb 27] NOTE_INSN_BASIC_BLOCK)
(jump_insn 299 298 300 27 (set (pc)
        (label_ref 74)) -1
     (nil)
 -> 74)
;;  succ:       15 [100.0%]  (CAN_FALLTHRU)
;; lr  out 	
;; live  out 	

(barrier 300 299 205)
(note 205 300 0 NOTE_INSN_DELETED)

;; Function int main() (main, funcdef_no=5706, decl_uid=72670, symbol_order=3172) (executed once)



try_optimize_cfg iteration 1

Removing jump 1507.
deleting insn with uid = 1507.
Removing jump 1509.
deleting insn with uid = 1509.
Removing jump 1511.
deleting insn with uid = 1511.
Removing jump 1513.
deleting insn with uid = 1513.
Removing jump 1515.
deleting insn with uid = 1515.
Redirecting fallthru edge 43->44 to 53
deleting insn with uid = 1518.
deleting block 44
Removing jump 1520.
deleting insn with uid = 1520.
Removing jump 1522.
deleting insn with uid = 1522.
Redirecting fallthru edge 64->65 to 123
deleting insn with uid = 1525.
deleting block 65
Removing jump 1527.
deleting insn with uid = 1527.
Redirecting fallthru edge 74->75 to 97
deleting insn with uid = 1530.
deleting block 75
Removing jump 1532.
deleting insn with uid = 1532.
Redirecting fallthru edge 86->87 to 96
deleting insn with uid = 1535.
deleting block 87
Removing jump 1537.
deleting insn with uid = 1537.
Removing jump 1539.
deleting insn with uid = 1539.
Removing jump 1541.
deleting insn with uid = 1541.
Removing jump 1543.
deleting insn with uid = 1543.
Redirecting fallthru edge 107->108 to 125
deleting insn with uid = 1546.
deleting block 108
Redirecting fallthru edge 109->110 to 52
deleting insn with uid = 1550.
deleting block 110
Redirecting fallthru edge 111->112 to 73
deleting insn with uid = 1554.
deleting block 112
Redirecting fallthru edge 115->116 to 95
deleting insn with uid = 1558.
deleting block 116
Removing jump 1560.
deleting insn with uid = 1560.
Removing jump 1562.
deleting insn with uid = 1562.
Removing jump 1564.
deleting insn with uid = 1564.
Removing jump 1566.
deleting insn with uid = 1566.
Redirecting fallthru edge 123->124 to 97
deleting insn with uid = 1569.
deleting block 124


try_optimize_cfg iteration 2

Deleted label in block 52.
Deleted label in block 73.
Deleted label in block 95.


try_optimize_cfg iteration 1

rescanning insn with uid = 58.
rescanning insn with uid = 58.
rescanning insn with uid = 72.
rescanning insn with uid = 72.
rescanning insn with uid = 91.
rescanning insn with uid = 91.
rescanning insn with uid = 103.
rescanning insn with uid = 103.
rescanning insn with uid = 110.
rescanning insn with uid = 110.
rescanning insn with uid = 124.
rescanning insn with uid = 124.
rescanning insn with uid = 143.
rescanning insn with uid = 143.
rescanning insn with uid = 158.
rescanning insn with uid = 158.
rescanning insn with uid = 161.
rescanning insn with uid = 161.
rescanning insn with uid = 186.
rescanning insn with uid = 186.
rescanning insn with uid = 209.
rescanning insn with uid = 209.
rescanning insn with uid = 214.
rescanning insn with uid = 214.
rescanning insn with uid = 225.
rescanning insn with uid = 225.
rescanning insn with uid = 245.
rescanning insn with uid = 245.
rescanning insn with uid = 252.
rescanning insn with uid = 252.
rescanning insn with uid = 274.
rescanning insn with uid = 274.
rescanning insn with uid = 278.
rescanning insn with uid = 278.
rescanning insn with uid = 301.
rescanning insn with uid = 301.
rescanning insn with uid = 305.
rescanning insn with uid = 305.
rescanning insn with uid = 307.
rescanning insn with uid = 307.
rescanning insn with uid = 309.
rescanning insn with uid = 309.
rescanning insn with uid = 322.
rescanning insn with uid = 322.
rescanning insn with uid = 325.
rescanning insn with uid = 325.
rescanning insn with uid = 328.
rescanning insn with uid = 328.
rescanning insn with uid = 330.
rescanning insn with uid = 330.
rescanning insn with uid = 332.
rescanning insn with uid = 332.
rescanning insn with uid = 341.
rescanning insn with uid = 341.
rescanning insn with uid = 345.
rescanning insn with uid = 345.
rescanning insn with uid = 350.
rescanning insn with uid = 350.
rescanning insn with uid = 352.
rescanning insn with uid = 352.
rescanning insn with uid = 354.
rescanning insn with uid = 354.
rescanning insn with uid = 384.
rescanning insn with uid = 384.
rescanning insn with uid = 397.
rescanning insn with uid = 397.
rescanning insn with uid = 401.
rescanning insn with uid = 401.
rescanning insn with uid = 403.
rescanning insn with uid = 403.
rescanning insn with uid = 405.
rescanning insn with uid = 405.
rescanning insn with uid = 418.
rescanning insn with uid = 418.
rescanning insn with uid = 421.
rescanning insn with uid = 421.
rescanning insn with uid = 424.
rescanning insn with uid = 424.
rescanning insn with uid = 426.
rescanning insn with uid = 426.
rescanning insn with uid = 428.
rescanning insn with uid = 428.
rescanning insn with uid = 437.
rescanning insn with uid = 437.
rescanning insn with uid = 441.
rescanning insn with uid = 441.
rescanning insn with uid = 446.
rescanning insn with uid = 446.
rescanning insn with uid = 448.
rescanning insn with uid = 448.
rescanning insn with uid = 450.
rescanning insn with uid = 450.
rescanning insn with uid = 478.
rescanning insn with uid = 478.
rescanning insn with uid = 485.
rescanning insn with uid = 485.
rescanning insn with uid = 487.
rescanning insn with uid = 487.
rescanning insn with uid = 489.
rescanning insn with uid = 489.
rescanning insn with uid = 502.
rescanning insn with uid = 502.
rescanning insn with uid = 505.
rescanning insn with uid = 505.
rescanning insn with uid = 508.
rescanning insn with uid = 508.
rescanning insn with uid = 510.
rescanning insn with uid = 510.
rescanning insn with uid = 512.
rescanning insn with uid = 512.
rescanning insn with uid = 521.
rescanning insn with uid = 521.
rescanning insn with uid = 525.
rescanning insn with uid = 525.
rescanning insn with uid = 530.
rescanning insn with uid = 530.
rescanning insn with uid = 532.
rescanning insn with uid = 532.
rescanning insn with uid = 534.
rescanning insn with uid = 534.
rescanning insn with uid = 571.
rescanning insn with uid = 571.
rescanning insn with uid = 582.
rescanning insn with uid = 582.
rescanning insn with uid = 600.
rescanning insn with uid = 600.
rescanning insn with uid = 616.
rescanning insn with uid = 616.
rescanning insn with uid = 635.
rescanning insn with uid = 635.
rescanning insn with uid = 656.
rescanning insn with uid = 656.
rescanning insn with uid = 680.
rescanning insn with uid = 680.
rescanning insn with uid = 704.
rescanning insn with uid = 704.
rescanning insn with uid = 715.
rescanning insn with uid = 715.
rescanning insn with uid = 743.
rescanning insn with uid = 743.
rescanning insn with uid = 771.
rescanning insn with uid = 771.
STC - round 1
Getting bb 2
Basic block 2 was visited in trace 0
  Possible start of next round: 117 (key: -1)
Basic block 3 was visited in trace 0
Block 4 can't be copied because its size = 23.
Basic block 4 was visited in trace 0
Block 4 can't be copied because its size = 23.
  Possible start of this round: 5 (key: -8)
Changing key for bb 5 from -8 to -1000808.
Getting bb 5
Basic block 5 was visited in trace 1
Block 118 can't be copied because its size = 6.
Basic block 118 was visited in trace 1
Block 6 can't be copied because its size = 68.
Basic block 6 was visited in trace 1
Block 6 can't be copied because its size = 68.
  Possible start of this round: 7 (key: -8)
Changing key for bb 7 from -8 to -1000808.
Getting bb 7
Basic block 7 was visited in trace 2
  Possible start of next round: 121 (key: 0)
Basic block 8 was visited in trace 2
Block 9 can't be copied because its size = 19.
Basic block 9 was visited in trace 2
  Possible start of this round: 119 (key: -81)
Basic block 10 was visited in trace 2
Block 11 can't be copied because its size = 28.
Basic block 11 was visited in trace 2
Block 11 can't be copied because its size = 28.
  Possible start of this round: 12 (key: -819)
Changing key for bb 12 from -819 to -1082719.
Getting bb 12
Basic block 12 was visited in trace 3
Block 120 can't be copied because its size = 4.
Basic block 120 was visited in trace 3
Block 13 can't be copied because its size = 68.
Basic block 13 was visited in trace 3
Block 13 can't be copied because its size = 68.
  Possible start of this round: 14 (key: -819)
Changing key for bb 14 from -819 to -1082719.
Getting bb 14
Basic block 14 was visited in trace 4
  Possible start of this round: 15 (key: -9)
Changing key for bb 15 from -9 to -1000809.
Getting bb 15
Basic block 15 was visited in trace 5
  Possible start of this round: 20 (key: -9)
Basic block 16 was visited in trace 5
Block 17 can't be copied because its size = 81.
Basic block 17 was visited in trace 5
Block 17 can't be copied because its size = 81.
  Possible start of this round: 18 (key: -9)
Changing key for bb 18 from -9 to -1000909.
Getting bb 18
Basic block 18 was visited in trace 6
Block 19 can't be copied because its size = 70.
Basic block 19 was visited in trace 6
Block 19 can't be copied because its size = 70.
Changing key for bb 20 from -9 to -1000909.
Getting bb 20
Basic block 20 was visited in trace 7
Block 22 can't be copied because its size = 15.
  Possible start of next round: 21 (key: -1)
Basic block 22 was visited in trace 7
Block 105 can't be copied because its size = 13.
  Possible start of this round: 23 (key: -27)
Basic block 105 was visited in trace 7
Block 22 can't be copied because its size = 15.
  Possible start of this round: 106 (key: -9)
Rotating loop 22 - 105
Changing key for bb 23 from -27 to -1002727.
Getting bb 23
Basic block 23 was visited in trace 8
  Possible start of next round: 29 (key: -2)
Basic block 24 was visited in trace 8
Block 25 can't be copied because its size = 9.
Basic block 25 was visited in trace 8
  Possible start of this round: 27 (key: -270)
Basic block 26 was visited in trace 8
Block 27 can't be copied because its size = 37.
Basic block 27 was visited in trace 8
Block 25 can't be copied because its size = 9.
  Possible start of this round: 28 (key: -24)
Rotating loop 25 - 27
Block 25 can't be copied because its size = 9.
Changing key for bb 28 from -24 to -1002424.
Getting bb 28
Basic block 28 was visited in trace 9
Block 30 can't be copied because its size = 11.
Basic block 30 was visited in trace 9
  Possible start of next round: 99 (key: -2)
Basic block 31 was visited in trace 9
Block 32 can't be copied because its size = 119.
Basic block 32 was visited in trace 9
  Possible start of this round: 109 (key: -156)
Basic block 33 was visited in trace 9
Block 34 can't be copied because its size = 5.
Basic block 34 was visited in trace 9
  Possible start of this round: 38 (key: -1363)
Basic block 35 was visited in trace 9
  Possible start of this round: 37 (key: -1363)
Basic block 36 was visited in trace 9
Block 37 can't be copied because its size = 5.
Basic block 37 was visited in trace 9
Block 39 can't be copied because its size = 4.
Basic block 39 was visited in trace 9
Block 34 can't be copied because its size = 5.
  Possible start of this round: 40 (key: -245)
Rotating loop 34 - 39
Block 34 can't be copied because its size = 5.
Changing key for bb 38 from -1363 to -1137663.
Getting bb 38
Basic block 38 was visited in trace 10
Getting bb 40
Basic block 40 was visited in trace 11
Basic block 41 was visited in trace 11
Basic block 42 was visited in trace 11
  Possible start of this round: 53 (key: -270)
Basic block 43 was visited in trace 11
Block 109 can't be copied because its size = 60.
Basic block 109 was visited in trace 11
  Possible start of this round: 52 (key: -23)
Basic block 45 was visited in trace 11
  Possible start of this round: 51 (key: -82)
Basic block 46 was visited in trace 11
Basic block 47 was visited in trace 11
Basic block 48 was visited in trace 11
  Possible start of this round: 50 (key: -6)
Basic block 49 was visited in trace 11
Changing key for bb 51 from -82 to -1000282.
Changing key for bb 50 from -6 to -1000206.
Getting bb 51
Basic block 51 was visited in trace 12
Block 53 can't be copied because its size = 7.
Basic block 53 was visited in trace 12
Block 97 can't be copied because its size = 23.
  Possible start of this round: 54 (key: -78)
Basic block 97 was visited in trace 12
  Possible start of this round: 100 (key: -24)
Basic block 98 was visited in trace 12
Getting bb 50
Basic block 50 was visited in trace 13
Getting bb 119
Basic block 119 was visited in trace 14
Getting bb 54
Basic block 54 was visited in trace 15
Block 55 can't be copied because its size = 5.
  Possible start of this round: 111 (key: -45)
Basic block 55 was visited in trace 15
  Possible start of this round: 59 (key: -395)
Basic block 56 was visited in trace 15
  Possible start of this round: 58 (key: -395)
Basic block 57 was visited in trace 15
Block 58 can't be copied because its size = 5.
Basic block 58 was visited in trace 15
Block 60 can't be copied because its size = 4.
Basic block 60 was visited in trace 15
Block 55 can't be copied because its size = 5.
  Possible start of this round: 61 (key: -71)
Rotating loop 55 - 60
Changing key for bb 59 from -395 to -1039895.
Getting bb 59
Basic block 59 was visited in trace 16
Getting bb 61
Basic block 61 was visited in trace 17
Basic block 62 was visited in trace 17
Basic block 63 was visited in trace 17
  Possible start of this round: 123 (key: -33)
Basic block 64 was visited in trace 17
Block 123 can't be copied because its size = 7.
Basic block 123 was visited in trace 17
Basic block 122 was visited in trace 17
  Possible start of this round: 76 (key: -71)
Getting bb 76
Basic block 76 was visited in trace 18
Block 77 can't be copied because its size = 5.
Basic block 77 was visited in trace 18
  Possible start of this round: 81 (key: -395)
Basic block 78 was visited in trace 18
  Possible start of this round: 80 (key: -395)
Basic block 79 was visited in trace 18
Block 80 can't be copied because its size = 5.
Basic block 80 was visited in trace 18
Block 82 can't be copied because its size = 4.
Basic block 82 was visited in trace 18
Block 77 can't be copied because its size = 5.
  Possible start of this round: 83 (key: -71)
Rotating loop 77 - 82
Block 77 can't be copied because its size = 5.
Changing key for bb 81 from -395 to -1039895.
Getting bb 81
Basic block 81 was visited in trace 19
Getting bb 83
Basic block 83 was visited in trace 20
  Possible start of this round: 115 (key: -45)
Basic block 84 was visited in trace 20
Basic block 85 was visited in trace 20
  Possible start of this round: 96 (key: -78)
Basic block 86 was visited in trace 20
Block 115 can't be copied because its size = 60.
Basic block 115 was visited in trace 20
  Possible start of this round: 95 (key: -7)
Basic block 88 was visited in trace 20
  Possible start of this round: 94 (key: -24)
Basic block 89 was visited in trace 20
Basic block 90 was visited in trace 20
  Possible start of next round: 91 (key: -3)
Changing key for bb 94 from -24 to -1000324.
Changing key for bb 91 from -3 to -1000303.
Getting bb 94
Basic block 94 was visited in trace 21
Block 96 can't be copied because its size = 11.
Basic block 96 was visited in trace 21
Getting bb 111
Basic block 111 was visited in trace 22
  Possible start of this round: 73 (key: -7)
Basic block 66 was visited in trace 22
  Possible start of this round: 72 (key: -24)
Basic block 67 was visited in trace 22
Basic block 68 was visited in trace 22
  Possible start of next round: 69 (key: -3)
Changing key for bb 72 from -24 to -1000324.
Changing key for bb 69 from -3 to -1000303.
Getting bb 72
Basic block 72 was visited in trace 23
Block 74 can't be copied because its size = 10.
Basic block 74 was visited in trace 23
Basic block 113 was visited in trace 23
  Possible start of this round: 114 (key: -4)
Changing key for bb 114 from -4 to -1000404.
Getting bb 114
Basic block 114 was visited in trace 24
Getting bb 100
Basic block 100 was visited in trace 25
Block 101 can't be copied because its size = 11.
Basic block 101 was visited in trace 25
  Possible start of this round: 102 (key: -8)
Basic block 103 was visited in trace 25
  Possible start of this round: 104 (key: -11)
Changing key for bb 104 from -11 to -1000311.
Getting bb 104
Basic block 104 was visited in trace 26
Getting bb 52
Basic block 52 was visited in trace 27
Getting bb 106
Basic block 106 was visited in trace 28
Block 107 can't be copied because its size = 42.
  Possible start of this round: 125 (key: -9)
Basic block 107 was visited in trace 28
Block 107 can't be copied because its size = 42.
Changing key for bb 125 from -9 to -1000809.
Getting bb 125
Basic block 125 was visited in trace 29
Getting bb 102
Basic block 102 was visited in trace 30
Getting bb 73
Basic block 73 was visited in trace 31
Getting bb 95
Basic block 95 was visited in trace 32
STC - round 2
Getting bb 69
Basic block 69 was visited in trace 33
  Possible start of this round: 71 (key: -3)
Basic block 70 was visited in trace 33
Changing key for bb 71 from -3 to -1000103.
Getting bb 91
Basic block 91 was visited in trace 34
  Possible start of this round: 93 (key: -3)
Basic block 92 was visited in trace 34
Changing key for bb 93 from -3 to -1000103.
Getting bb 93
Basic block 93 was visited in trace 35
Getting bb 71
Basic block 71 was visited in trace 36
Getting bb 99
Basic block 99 was visited in trace 37
Getting bb 29
Basic block 29 was visited in trace 38
Getting bb 21
Basic block 21 was visited in trace 39
Getting bb 117
Basic block 117 was visited in trace 40
Getting bb 121
  Possible start point of next round: 121 (key: 0)
STC - round 3
Getting bb 121
Basic block 121 was visited in trace 41
STC - round 4
Trace 1 (round 1):  2 [9] 3 [8] 4 [92]
Trace 2 (round 1):  5 [8] 118 [9] 6 [92]
Trace 3 (round 1):  7 [8] 8 [8] 9 [900] 10 [819] 11 [9100]
Trace 4 (round 1):  12 [819] 120 [900] 13 [9100]
Trace 5 (round 1):  14 [819]
Trace 6 (round 1):  15 [9] 16 [9] 17 [900]
Trace 7 (round 1):  18 [9] 19 [900]
Trace 8 (round 1):  20 [9] 105 [92] 22 [92]
Trace 9 (round 1):  23 [27] 24 [24] 25 [270] 26 [135] 27 [270]
Trace 10 (round 1):  28 [24] 30 [27] 31 [24] 32 [270] 33 [245] 35 [1363] 36 [682] 37 [1363] 39 [2725] 34 [2725]
Trace 11 (round 1):  38 [1363]
Trace 12 (round 1):  40 [245] 41 [229] 42 [115] 43 [58] 109 [156] 45 [18] 46 [17] 47 [16] 48 [8] 49 [4]
Trace 13 (round 1):  51 [82] 53 [270] 97 [270] 98 [246]
Trace 14 (round 1):  50 [6]
Trace 15 (round 1):  119 [81]
Trace 16 (round 1):  54 [78] 56 [395] 57 [198] 58 [395] 60 [790] 55 [790]
Trace 17 (round 1):  59 [395]
Trace 18 (round 1):  61 [71] 62 [66] 63 [33] 64 [17] 123 [33] 122 [0]
Trace 19 (round 1):  76 [71] 78 [395] 79 [198] 80 [395] 82 [790] 77 [790]
Trace 20 (round 1):  81 [395]
Trace 21 (round 1):  83 [71] 84 [66] 85 [33] 86 [17] 115 [45] 88 [5] 89 [5] 90 [5]
Trace 22 (round 1):  94 [24] 96 [78]
Trace 23 (round 1):  111 [45] 66 [5] 67 [5] 68 [5]
Trace 24 (round 1):  72 [24] 74 [30] 113 [39]
Trace 25 (round 1):  114 [4]
Trace 26 (round 1):  100 [24] 101 [27] 103 [19]
Trace 27 (round 1):  104 [11]
Trace 28 (round 1):  52 [23]
Trace 29 (round 1):  106 [9] 107 [92]
Trace 30 (round 1):  125 [9]
Trace 31 (round 1):  102 [8]
Trace 32 (round 1):  73 [7]
Trace 33 (round 1):  95 [7]
Trace 34 (round 2):  69 [3] 70 [2]
Trace 35 (round 2):  91 [3] 92 [2]
Trace 36 (round 2):  93 [3]
Trace 37 (round 2):  71 [3]
Trace 38 (round 2):  99 [2]
Trace 39 (round 2):  29 [2]
Trace 40 (round 2):  21 [1]
Trace 41 (round 2):  117 [1]
Trace 42 (round 3):  121 [0]
Connection: 4 5
Connection: 6 7
Connection: 11 12
Connection: 13 14
Connection: 14 15
Connection: 17 18
Connection: 19 20
Connection: 22 23
Connection: 27 28
Connection: 34 38
Connection: 38 39 40
changing bb of uid 1574
  unscanned insn
changing bb of uid 1572
  unscanned insn
scanning new insn with uid = 1572.
changing bb of uid 1573
  unscanned insn
scanning new insn with uid = 1573.
Redirecting fallthru edge 38->39 to 126
Duplicated bb 39 (created bb 126)
Connection: 49 51
Connection: 55 59
Connection: 59 60 61
changing bb of uid 1578
  unscanned insn
changing bb of uid 1576
  unscanned insn
scanning new insn with uid = 1576.
changing bb of uid 1577
  unscanned insn
scanning new insn with uid = 1577.
Redirecting fallthru edge 59->60 to 127
Duplicated bb 60 (created bb 127)
Connection: 122 76
Connection: 77 81
Connection: 81 82 83
changing bb of uid 1582
  unscanned insn
changing bb of uid 1580
  unscanned insn
scanning new insn with uid = 1580.
changing bb of uid 1581
  unscanned insn
scanning new insn with uid = 1581.
Redirecting fallthru edge 81->82 to 128
Duplicated bb 82 (created bb 128)
Connection: 90 94
Block 97 can't be copied because its size = 23.
Connection: 68 72
Connection: 113 114
Block 115 can't be copied because its size = 60.
Connection: 103 104
Connection: 104 105 106
changing bb of uid 1589
  unscanned insn
changing bb of uid 1584
  unscanned insn
scanning new insn with uid = 1584.
changing bb of uid 1585
  unscanned insn
scanning new insn with uid = 1585.
changing bb of uid 1586
  unscanned insn
scanning new insn with uid = 1586.
changing bb of uid 1587
  unscanned insn
scanning new insn with uid = 1587.
changing bb of uid 1588
  unscanned insn
scanning new insn with uid = 1588.
Redirecting fallthru edge 104->105 to 129
Duplicated bb 105 (created bb 129)
Connection: 107 125
Block 104 can't be copied because its size = 37.
Connection: 70 71
Connection: 92 93
Connection: 121 21
Final order:
2 3 4 5 118 6 7 8 9 10 11 12 120 13 14 15 16 17 18 19 20 105 22 23 24 25 26 27 28 30 31 32 33 35 36 37 39 34 38 126 40 41 42 43 109 45 46 47 48 49 51 53 97 98 50 119 54 56 57 58 60 55 59 127 61 62 63 64 123 122 76 78 79 80 82 77 81 128 83 84 85 86 115 88 89 90 94 96 111 66 67 68 72 74 113 114 100 101 103 104 129 106 107 125 52 102 73 95 69 70 71 91 92 93 99 29 121 21 117 
Reordered sequence:
 2 bb 2  [9]
 3 bb 3  [8]
 4 bb 4  [92]
 5 bb 5  [8]
 6 bb 118  [9]
 7 bb 6  [92]
 8 bb 7  [8]
 9 bb 8  [8]
 10 bb 9  [900]
 11 bb 10  [819]
 12 bb 11  [9100]
 13 bb 12  [819]
 14 bb 120  [900]
 15 bb 13  [9100]
 16 bb 14  [819]
 17 bb 15  [9]
 18 bb 16  [9]
 19 bb 17  [900]
 20 bb 18  [9]
 21 bb 19  [900]
 22 bb 20  [9]
 23 bb 105  [81]
 24 bb 22  [92]
 25 bb 23  [27]
 26 bb 24  [24]
 27 bb 25  [270]
 28 bb 26  [135]
 29 bb 27  [270]
 30 bb 28  [24]
 31 bb 30  [27]
 32 bb 31  [24]
 33 bb 32  [270]
 34 bb 33  [245]
 35 bb 35  [1363]
 36 bb 36  [682]
 37 bb 37  [1363]
 38 bb 39  [1362]
 39 bb 34  [2725]
 40 bb 38  [1363]
 41 duplicate of 39  [1363]
 42 bb 40  [245]
 43 bb 41  [229]
 44 bb 42  [115]
 45 bb 43  [58]
 46 bb 109  [156]
 47 bb 45  [18]
 48 bb 46  [17]
 49 bb 47  [16]
 50 bb 48  [8]
 51 bb 49  [4]
 52 bb 51  [82]
 53 bb 53  [270]
 54 bb 97  [270]
 55 bb 98  [246]
 56 bb 50  [6]
 57 bb 119  [81]
 58 bb 54  [78]
 59 bb 56  [395]
 60 bb 57  [198]
 61 bb 58  [395]
 62 bb 60  [395]
 63 bb 55  [790]
 64 bb 59  [395]
 65 duplicate of 60  [395]
 66 bb 61  [71]
 67 bb 62  [66]
 68 bb 63  [33]
 69 bb 64  [17]
 70 bb 123  [33]
 71 bb 122  [0]
 72 bb 76  [71]
 73 bb 78  [395]
 74 bb 79  [198]
 75 bb 80  [395]
 76 bb 82  [395]
 77 bb 77  [790]
 78 bb 81  [395]
 79 duplicate of 82  [395]
 80 bb 83  [71]
 81 bb 84  [66]
 82 bb 85  [33]
 83 bb 86  [17]
 84 bb 115  [45]
 85 bb 88  [5]
 86 bb 89  [5]
 87 bb 90  [5]
 88 bb 94  [24]
 89 bb 96  [78]
 90 bb 111  [45]
 91 bb 66  [5]
 92 bb 67  [5]
 93 bb 68  [5]
 94 bb 72  [24]
 95 bb 74  [30]
 96 bb 113  [39]
 97 bb 114  [4]
 98 bb 100  [24]
 99 bb 101  [27]
 100 bb 103  [19]
 101 bb 104  [11]
 102 duplicate of 105  [11]
 103 bb 106  [9]
 104 bb 107  [92]
 105 bb 125  [9]
 106 bb 52  [23]
 107 bb 102  [8]
 108 bb 73  [7]
 109 bb 95  [7]
 110 bb 69  [3]
 111 bb 70  [2]
 112 bb 71  [3]
 113 bb 91  [3]
 114 bb 92  [2]
 115 bb 93  [3]
 116 bb 99  [2]
 117 bb 29  [2]
 118 bb 121  [0]
 119 bb 21  [1]
 120 bb 117  [1]

121 basic blocks, 195 edges.
basic block 0, loop depth 0, count 0, freq 9, maybe hot
 prev block (nil), next block 2, flags: (RTL)
 pred:      
;; bb 0 artificial_defs: { d-1(0){ }d-1(1){ }d-1(2){ }d-1(3){ }d-1(4){ }d-1(5){ }d-1(6){ }d-1(7){ }d-1(20){ }d-1(21){ }d-1(22){ }d-1(23){ }d-1(29){ }d-1(30){ }d-1(31){ }}
;; bb 0 artificial_uses: { }
;; lr  in  	
;; lr  use 	
;; lr  def 	 0 [ax] 1 [dx] 2 [cx] 3 [bx] 4 [si] 5 [di] 6 [bp] 7 [sp] 20 [frame] 21 [xmm0] 22 [xmm1] 23 [xmm2] 29 [mm0] 30 [mm1] 31 [mm2]
;; live  in  	
;; live  gen 	 0 [ax] 1 [dx] 2 [cx] 3 [bx] 4 [si] 5 [di] 6 [bp] 7 [sp] 20 [frame] 21 [xmm0] 22 [xmm1] 23 [xmm2] 29 [mm0] 30 [mm1] 31 [mm2]
;; live  kill	

;; lr  out 	 3 [bx] 4 [si] 5 [di] 6 [bp] 7 [sp] 20 [frame]
;; live  out 	 3 [bx] 4 [si] 5 [di] 6 [bp] 7 [sp] 20 [frame]

 succ:       2 [100.0%]  (FALLTHRU)

basic block 2, loop depth 0, count 0, freq 9, maybe hot
 prev block 0, next block 3, flags: (REACHABLE, RTL, MODIFIED)
 pred:       ENTRY [100.0%]  (FALLTHRU)
;; bb 2 artificial_defs: { }
;; bb 2 artificial_uses: { u-1(6){ }u-1(7){ }}
;; lr  in  	 3 [bx] 4 [si] 5 [di] 6 [bp] 7 [sp] 20 [frame]
;; lr  use 	 3 [bx] 4 [si] 5 [di] 6 [bp] 7 [sp]
;; lr  def 	 0 [ax] 1 [dx] 2 [cx] 6 [bp] 7 [sp] 8 [st] 9 [st(1)] 10 [st(2)] 11 [st(3)] 12 [st(4)] 13 [st(5)] 14 [st(6)] 15 [st(7)] 17 [flags] 18 [fpsr] 19 [fpcr] 21 [xmm0] 22 [xmm1] 23 [xmm2] 24 [xmm3] 25 [xmm4] 26 [xmm5] 27 [xmm6] 28 [xmm7] 29 [mm0] 30 [mm1] 31 [mm2] 32 [mm3] 33 [mm4] 34 [mm5] 35 [mm6] 36 [mm7] 37 [] 38 [] 39 [] 40 [] 41 [] 42 [] 43 [] 44 [] 45 [] 46 [] 47 [] 48 [] 49 [] 50 [] 51 [] 52 [] 53 [] 54 [] 55 [] 56 [] 57 [] 58 [] 59 [] 60 [] 61 [] 62 [] 63 [] 64 [] 65 [] 66 [] 67 [] 68 [] 69 [] 70 [] 71 [] 72 [] 73 [] 74 [] 75 [] 76 []
;; live  in  	 3 [bx] 4 [si] 5 [di] 6 [bp] 7 [sp] 20 [frame]
;; live  gen 	 0 [ax] 1 [dx] 2 [cx] 6 [bp] 7 [sp] 17 [flags]
;; live  kill	 17 [flags]

(note 51 0 1445 2 [bb 2] NOTE_INSN_BASIC_BLOCK)
(insn/f 1445 51 1446 2 (set (reg:SI 2 cx)
        (plus:SI (reg/f:SI 7 sp)
            (const_int 4 [0x4]))) D:\LHX\7.5 contest\t1.cpp:32 213 {*leasi}
     (nil))
(insn/f 1446 1445 1447 2 (parallel [
            (set (reg/f:SI 7 sp)
                (and:SI (reg/f:SI 7 sp)
                    (const_int -16 [0xfffffffffffffff0])))
            (clobber (reg:CC 17 flags))
        ]) D:\LHX\7.5 contest\t1.cpp:32 370 {*andsi_1}
     (expr_list:REG_UNUSED (reg:CC 17 flags)
        (nil)))
(insn/f 1447 1446 1448 2 (set (mem:SI (pre_dec:SI (reg/f:SI 7 sp)) [0  S4 A8])
        (mem/c:SI (plus:SI (reg:SI 2 cx)
                (const_int -4 [0xfffffffffffffffc])) [49  S4 A8])) D:\LHX\7.5 contest\t1.cpp:32 66 {*pushsi2}
     (nil))
(insn/f 1448 1447 1449 2 (set (mem:SI (pre_dec:SI (reg/f:SI 7 sp)) [0  S4 A8])
        (reg/f:SI 6 bp)) D:\LHX\7.5 contest\t1.cpp:32 66 {*pushsi2}
     (nil))
(insn/f 1449 1448 1450 2 (set (reg/f:SI 6 bp)
        (reg/f:SI 7 sp)) D:\LHX\7.5 contest\t1.cpp:32 90 {*movsi_internal}
     (nil))
(insn/f 1450 1449 1451 2 (set (mem:SI (pre_dec:SI (reg/f:SI 7 sp)) [0  S4 A8])
        (reg:SI 5 di)) D:\LHX\7.5 contest\t1.cpp:32 66 {*pushsi2}
     (expr_list:REG_DEAD (reg:SI 5 di)
        (nil)))
(insn/f 1451 1450 1452 2 (set (mem:SI (pre_dec:SI (reg/f:SI 7 sp)) [0  S4 A8])
        (reg:SI 4 si)) D:\LHX\7.5 contest\t1.cpp:32 66 {*pushsi2}
     (expr_list:REG_DEAD (reg:SI 4 si)
        (nil)))
(insn/f 1452 1451 1453 2 (set (mem:SI (pre_dec:SI (reg/f:SI 7 sp)) [0  S4 A8])
        (reg:SI 3 bx)) D:\LHX\7.5 contest\t1.cpp:32 66 {*pushsi2}
     (expr_list:REG_DEAD (reg:SI 3 bx)
        (nil)))
(insn/f 1453 1452 1454 2 (set (mem:SI (pre_dec:SI (reg/f:SI 7 sp)) [0  S4 A8])
        (reg:SI 2 cx)) D:\LHX\7.5 contest\t1.cpp:32 66 {*pushsi2}
     (expr_list:REG_DEAD (reg:SI 2 cx)
        (nil)))
(insn/f 1454 1453 1455 2 (parallel [
            (set (reg/f:SI 7 sp)
                (plus:SI (reg/f:SI 7 sp)
                    (const_int -88 [0xffffffffffffffa8])))
            (clobber (reg:CC 17 flags))
            (clobber (mem:BLK (scratch) [0  A8]))
        ]) D:\LHX\7.5 contest\t1.cpp:32 943 {pro_epilogue_adjust_stack_si_add}
     (expr_list:REG_UNUSED (reg:CC 17 flags)
        (nil)))
(note 1455 1454 2 2 NOTE_INSN_PROLOGUE_END)
(note 2 1455 3 2 NOTE_INSN_FUNCTION_BEG)
(call_insn 3 2 53 2 (call (mem:QI (symbol_ref:SI ("__main") [flags 0x43]) [0  S1 A8])
        (const_int 0 [0])) D:\LHX\7.5 contest\t1.cpp:32 641 {*call}
     (expr_list:REG_EH_REGION (const_int -2147483648 [0xffffffff80000000])
        (nil))
    (nil))
(call_insn 53 3 55 2 (set (reg:SI 0 ax)
        (call (mem:QI (symbol_ref:SI ("getchar") [flags 0x43]  <function_decl 0267a780 getchar>) [0 getchar S1 A8])
            (const_int 0 [0]))) D:\LHX\7.5 contest\t1.cpp:11 648 {*call_value}
     (nil)
    (nil))
(insn 55 53 1444 2 (set (reg/v:QI 1 dx [orig:151 ch ] [151])
        (reg:QI 0 ax [orig:149 D.83218 ] [149])) D:\LHX\7.5 contest\t1.cpp:11 93 {*movqi_internal}
     (nil))
(insn 1444 55 57 2 (parallel [
            (set (reg:SI 0 ax [orig:261 D.83228 ] [261])
                (plus:SI (reg:SI 0 ax [orig:149 D.83218 ] [149])
                    (const_int -48 [0xffffffffffffffd0])))
            (clobber (reg:CC 17 flags))
        ]) D:\LHX\7.5 contest\t1.cpp:12 220 {*addsi_1}
     (expr_list:REG_UNUSED (reg:CC 17 flags)
        (nil)))
(insn 57 1444 58 2 (set (reg:CC 17 flags)
        (compare:CC (reg:QI 0 ax [orig:261 D.83228 ] [261])
            (const_int 9 [0x9]))) D:\LHX\7.5 contest\t1.cpp:12 5 {*cmpqi_1}
     (expr_list:REG_DEAD (reg:QI 0 ax [orig:261 D.83228 ] [261])
        (nil)))
(jump_insn 58 57 59 2 (set (pc)
        (if_then_else (leu (reg:CC 17 flags)
                (const_int 0 [0]))
            (label_ref:SI 780)
            (pc))) D:\LHX\7.5 contest\t1.cpp:12 596 {*jcc_1}
     (expr_list:REG_DEAD (reg:CC 17 flags)
        (int_list:REG_BR_PROB 900 (nil)))
 -> 780)
;; lr  out 	 1 [dx] 6 [bp] 7 [sp] 20 [frame]
;; live  out 	 1 [dx] 6 [bp] 7 [sp] 20 [frame]

 succ:       3 [91.0%]  (FALLTHRU,CAN_FALLTHRU)
             120 [9.0%]  (CAN_FALLTHRU)

basic block 3, loop depth 0, count 0, freq 8, maybe hot
 prev block 2, next block 4, flags: (REACHABLE, RTL)
 pred:       2 [91.0%]  (FALLTHRU,CAN_FALLTHRU)
;; bb 3 artificial_defs: { }
;; bb 3 artificial_uses: { u-1(6){ }u-1(7){ }}
;; lr  in  	 1 [dx] 6 [bp] 7 [sp] 20 [frame]
;; lr  use 	 6 [bp] 7 [sp]
;; lr  def 	 3 [bx] 4 [si] 5 [di] 17 [flags]
;; live  in  	 1 [dx] 6 [bp] 7 [sp] 20 [frame]
;; live  gen 	 3 [bx] 4 [si] 5 [di]
;; live  kill	 17 [flags]

(note 59 58 855 3 [bb 3] NOTE_INSN_BASIC_BLOCK)
(insn 855 59 1235 3 (set (reg:SI 4 si [orig:429 flag ] [429])
        (const_int 1 [0x1])) D:\LHX\7.5 contest\t1.cpp:12 90 {*movsi_internal}
     (expr_list:REG_EQUAL (const_int 1 [0x1])
        (nil)))
(note 1235 855 1506 3 NOTE_INSN_DELETED)
(insn 1506 1235 1234 3 (parallel [
            (set (reg:SI 5 di [orig:430 flag+4 ] [430])
                (const_int 0 [0]))
            (clobber (reg:CC 17 flags))
        ]) D:\LHX\7.5 contest\t1.cpp:12 82 {*movsi_xor}
     (nil))
(note 1234 1506 927 3 NOTE_INSN_DELETED)
(insn 927 1234 69 3 (set (reg:SI 3 bx [461])
        (const_int -1 [0xffffffffffffffff])) D:\LHX\7.5 contest\t1.cpp:13 90 {*movsi_internal}
     (expr_list:REG_EQUIV (const_int -1 [0xffffffffffffffff])
        (nil)))
;; lr  out 	 1 [dx] 3 [bx] 4 [si] 5 [di] 6 [bp] 7 [sp] 20 [frame]
;; live  out 	 1 [dx] 3 [bx] 4 [si] 5 [di] 6 [bp] 7 [sp] 20 [frame]

 succ:       4 [100.0%]  (FALLTHRU,CAN_FALLTHRU)

basic block 4, loop depth 0, count 0, freq 92, maybe hot
 prev block 3, next block 5, flags: (REACHABLE, RTL, MODIFIED)
 pred:       3 [100.0%]  (FALLTHRU,CAN_FALLTHRU)
             4 [91.0%]  (DFS_BACK,CAN_FALLTHRU)
;; bb 4 artificial_defs: { }
;; bb 4 artificial_uses: { u-1(6){ }u-1(7){ }}
;; lr  in  	 1 [dx] 3 [bx] 4 [si] 5 [di] 6 [bp] 7 [sp] 20 [frame]
;; lr  use 	 1 [dx] 3 [bx] 4 [si] 5 [di] 6 [bp] 7 [sp]
;; lr  def 	 0 [ax] 1 [dx] 2 [cx] 4 [si] 5 [di] 8 [st] 9 [st(1)] 10 [st(2)] 11 [st(3)] 12 [st(4)] 13 [st(5)] 14 [st(6)] 15 [st(7)] 17 [flags] 18 [fpsr] 19 [fpcr] 21 [xmm0] 22 [xmm1] 23 [xmm2] 24 [xmm3] 25 [xmm4] 26 [xmm5] 27 [xmm6] 28 [xmm7] 29 [mm0] 30 [mm1] 31 [mm2] 32 [mm3] 33 [mm4] 34 [mm5] 35 [mm6] 36 [mm7] 37 [] 38 [] 39 [] 40 [] 41 [] 42 [] 43 [] 44 [] 45 [] 46 [] 47 [] 48 [] 49 [] 50 [] 51 [] 52 [] 53 [] 54 [] 55 [] 56 [] 57 [] 58 [] 59 [] 60 [] 61 [] 62 [] 63 [] 64 [] 65 [] 66 [] 67 [] 68 [] 69 [] 70 [] 71 [] 72 [] 73 [] 74 [] 75 [] 76 []
;; live  in  	 1 [dx] 3 [bx] 4 [si] 5 [di] 6 [bp] 7 [sp] 20 [frame]
;; live  gen 	 0 [ax] 1 [dx] 4 [si] 5 [di] 17 [flags]
;; live  kill	 17 [flags]

(code_label 69 927 60 4 117 "" [1 uses])
(note 60 69 926 4 [bb 4] NOTE_INSN_BASIC_BLOCK)
(insn 926 60 928 4 (set (reg:CCZ 17 flags)
        (compare:CCZ (reg/v:QI 1 dx [orig:151 ch ] [151])
            (const_int 45 [0x2d]))) D:\LHX\7.5 contest\t1.cpp:13 5 {*cmpqi_1}
     (expr_list:REG_DEAD (reg/v:QI 1 dx [orig:151 ch ] [151])
        (nil)))
(insn 928 926 931 4 (set (reg:SI 4 si [orig:429 flag ] [429])
        (if_then_else:SI (ne (reg:CCZ 17 flags)
                (const_int 0 [0]))
            (reg:SI 4 si [orig:429 flag ] [429])
            (reg:SI 3 bx [461]))) D:\LHX\7.5 contest\t1.cpp:13 927 {*movsicc_noc}
     (nil))
(insn 931 928 66 4 (set (reg:SI 5 di [orig:430 flag+4 ] [430])
        (if_then_else:SI (ne (reg:CCZ 17 flags)
                (const_int 0 [0]))
            (reg:SI 5 di [orig:430 flag+4 ] [430])
            (reg:SI 3 bx [461]))) D:\LHX\7.5 contest\t1.cpp:13 927 {*movsicc_noc}
     (expr_list:REG_DEAD (reg:CCZ 17 flags)
        (nil)))
(call_insn 66 931 68 4 (set (reg:SI 0 ax)
        (call (mem:QI (symbol_ref:SI ("getchar") [flags 0x43]  <function_decl 0267a780 getchar>) [0 getchar S1 A8])
            (const_int 0 [0]))) D:\LHX\7.5 contest\t1.cpp:14 648 {*call_value}
     (nil)
    (nil))
(insn 68 66 1443 4 (set (reg/v:QI 1 dx [orig:151 ch ] [151])
        (reg:QI 0 ax [orig:150 D.83218 ] [150])) D:\LHX\7.5 contest\t1.cpp:14 93 {*movqi_internal}
     (nil))
(insn 1443 68 71 4 (parallel [
            (set (reg:SI 0 ax [orig:262 D.83228 ] [262])
                (plus:SI (reg:SI 0 ax [orig:150 D.83218 ] [150])
                    (const_int -48 [0xffffffffffffffd0])))
            (clobber (reg:CC 17 flags))
        ]) D:\LHX\7.5 contest\t1.cpp:12 220 {*addsi_1}
     (expr_list:REG_UNUSED (reg:CC 17 flags)
        (nil)))
(insn 71 1443 72 4 (set (reg:CC 17 flags)
        (compare:CC (reg:QI 0 ax [orig:262 D.83228 ] [262])
            (const_int 9 [0x9]))) D:\LHX\7.5 contest\t1.cpp:12 5 {*cmpqi_1}
     (expr_list:REG_DEAD (reg:QI 0 ax [orig:262 D.83228 ] [262])
        (nil)))
(jump_insn 72 71 987 4 (set (pc)
        (if_then_else (gtu (reg:CC 17 flags)
                (const_int 0 [0]))
            (label_ref:SI 69)
            (pc))) D:\LHX\7.5 contest\t1.cpp:12 596 {*jcc_1}
     (expr_list:REG_DEAD (reg:CC 17 flags)
        (int_list:REG_BR_PROB 9100 (nil)))
 -> 69)
;; lr  out 	 1 [dx] 3 [bx] 4 [si] 5 [di] 6 [bp] 7 [sp] 20 [frame]
;; live  out 	 1 [dx] 3 [bx] 4 [si] 5 [di] 6 [bp] 7 [sp] 20 [frame]

 succ:       4 [91.0%]  (DFS_BACK,CAN_FALLTHRU)
             5 [9.0%]  (FALLTHRU,CAN_FALLTHRU,LOOP_EXIT)

basic block 5, loop depth 0, count 0, freq 8, maybe hot
 prev block 4, next block 6, flags: (REACHABLE, RTL, MODIFIED)
 pred:       4 [9.0%]  (FALLTHRU,CAN_FALLTHRU,LOOP_EXIT)
;; bb 5 artificial_defs: { }
;; bb 5 artificial_uses: { u-1(6){ }u-1(7){ }}
;; lr  in  	 1 [dx] 4 [si] 5 [di] 6 [bp] 7 [sp] 20 [frame]
;; lr  use 	 4 [si] 5 [di] 6 [bp] 7 [sp]
;; lr  def 	 3 [bx]
;; live  in  	 1 [dx] 4 [si] 5 [di] 6 [bp] 7 [sp] 20 [frame]
;; live  gen 	 3 [bx]
;; live  kill	

(note 987 72 1063 5 [bb 5] NOTE_INSN_BASIC_BLOCK)
(insn 1063 987 1064 5 (set (reg:SI 3 bx [orig:429 flag ] [429])
        (reg:SI 4 si [orig:429 flag ] [429])) 90 {*movsi_internal}
     (expr_list:REG_DEAD (reg:SI 4 si [orig:429 flag ] [429])
        (nil)))
(insn 1064 1063 88 5 (set (mem/c:SI (plus:SI (reg/f:SI 6 bp)
                (const_int -48 [0xffffffffffffffd0])) [45 %sfp+-24 S4 A64])
        (reg:SI 5 di [orig:430 flag+4 ] [430])) 90 {*movsi_internal}
     (expr_list:REG_DEAD (reg:SI 5 di [orig:430 flag+4 ] [430])
        (nil)))
;; lr  out 	 1 [dx] 3 [bx] 6 [bp] 7 [sp] 20 [frame]
;; live  out 	 1 [dx] 3 [bx] 6 [bp] 7 [sp] 20 [frame]

 succ:       6 [100.0%]  (FALLTHRU,CAN_FALLTHRU)

basic block 6, loop depth 0, count 0, freq 9, maybe hot
 prev block 5, next block 7, flags: (REACHABLE, RTL, MODIFIED)
 pred:       120 [100.0%]  (FALLTHRU,CAN_FALLTHRU)
             5 [100.0%]  (FALLTHRU,CAN_FALLTHRU)
;; bb 6 artificial_defs: { }
;; bb 6 artificial_uses: { u-1(6){ }u-1(7){ }}
;; lr  in  	 1 [dx] 3 [bx] 6 [bp] 7 [sp] 20 [frame]
;; lr  use 	 1 [dx] 6 [bp] 7 [sp]
;; lr  def 	 2 [cx] 4 [si] 5 [di] 17 [flags]
;; live  in  	 1 [dx] 3 [bx] 6 [bp] 7 [sp] 20 [frame]
;; live  gen 	 2 [cx] 4 [si] 5 [di]
;; live  kill	 17 [flags]

(code_label 748 878 749 6 115 "" [0 uses])
(note 749 748 1477 6 [bb 6] NOTE_INSN_BASIC_BLOCK)
(insn 1477 749 1478 6 (parallel [
            (set (reg:SI 4 si [orig:159 re ] [159])
                (const_int 0 [0]))
            (clobber (reg:CC 17 flags))
        ]) D:\LHX\7.5 contest\t1.cpp:13 82 {*movsi_xor}
     (nil))
(insn 1478 1477 1108 6 (parallel [
            (set (reg:SI 5 di [ re+4 ])
                (const_int 0 [0]))
            (clobber (reg:CC 17 flags))
        ]) D:\LHX\7.5 contest\t1.cpp:13 82 {*movsi_xor}
     (nil))
(insn 1108 1478 783 6 (set (reg/v:QI 2 cx [orig:151 ch ] [151])
        (reg/v:QI 1 dx [orig:151 ch ] [151])) 93 {*movqi_internal}
     (expr_list:REG_DEAD (reg/v:QI 1 dx [orig:151 ch ] [151])
        (nil)))
;; lr  out 	 2 [cx] 3 [bx] 4 [si] 5 [di] 6 [bp] 7 [sp] 20 [frame]
;; live  out 	 2 [cx] 3 [bx] 4 [si] 5 [di] 6 [bp] 7 [sp] 20 [frame]

 succ:       7 [100.0%]  (FALLTHRU,CAN_FALLTHRU)

basic block 7, loop depth 0, count 0, freq 92, maybe hot
 prev block 6, next block 8, flags: (REACHABLE, RTL, MODIFIED)
 pred:       7 [91.0%]  (DFS_BACK,CAN_FALLTHRU)
             6 [100.0%]  (FALLTHRU,CAN_FALLTHRU)
;; bb 7 artificial_defs: { }
;; bb 7 artificial_uses: { u-1(6){ }u-1(7){ }}
;; lr  in  	 2 [cx] 3 [bx] 4 [si] 5 [di] 6 [bp] 7 [sp] 20 [frame]
;; lr  use 	 2 [cx] 4 [si] 5 [di] 6 [bp] 7 [sp]
;; lr  def 	 0 [ax] 1 [dx] 2 [cx] 4 [si] 5 [di] 8 [st] 9 [st(1)] 10 [st(2)] 11 [st(3)] 12 [st(4)] 13 [st(5)] 14 [st(6)] 15 [st(7)] 17 [flags] 18 [fpsr] 19 [fpcr] 21 [xmm0] 22 [xmm1] 23 [xmm2] 24 [xmm3] 25 [xmm4] 26 [xmm5] 27 [xmm6] 28 [xmm7] 29 [mm0] 30 [mm1] 31 [mm2] 32 [mm3] 33 [mm4] 34 [mm5] 35 [mm6] 36 [mm7] 37 [] 38 [] 39 [] 40 [] 41 [] 42 [] 43 [] 44 [] 45 [] 46 [] 47 [] 48 [] 49 [] 50 [] 51 [] 52 [] 53 [] 54 [] 55 [] 56 [] 57 [] 58 [] 59 [] 60 [] 61 [] 62 [] 63 [] 64 [] 65 [] 66 [] 67 [] 68 [] 69 [] 70 [] 71 [] 72 [] 73 [] 74 [] 75 [] 76 []
;; live  in  	 2 [cx] 3 [bx] 4 [si] 5 [di] 6 [bp] 7 [sp] 20 [frame]
;; live  gen 	 0 [ax] 1 [dx] 2 [cx] 4 [si] 5 [di] 17 [flags]
;; live  kill	 17 [flags]

(code_label 88 1064 76 7 118 "" [1 uses])
(note 76 88 1433 7 [bb 7] NOTE_INSN_BASIC_BLOCK)
(insn 1433 76 1434 7 (set (reg:SI 0 ax [orig:263 D.83229 ] [263])
        (reg:SI 4 si [orig:159 re ] [159])) D:\LHX\7.5 contest\t1.cpp:16 90 {*movsi_internal}
     (nil))
(insn 1434 1433 77 7 (set (reg:SI 1 dx [ D.83229+4 ])
        (reg:SI 5 di [ re+4 ])) D:\LHX\7.5 contest\t1.cpp:16 90 {*movsi_internal}
     (nil))
(insn 77 1434 78 7 (parallel [
            (set (reg:DI 0 ax [orig:263 D.83229 ] [263])
                (ashift:DI (reg:DI 0 ax [orig:263 D.83229 ] [263])
                    (const_int 1 [0x1])))
            (clobber (reg:CC 17 flags))
        ]) D:\LHX\7.5 contest\t1.cpp:16 488 {*ashldi3_doubleword}
     (expr_list:REG_UNUSED (reg:CC 17 flags)
        (nil)))
(insn 78 77 1435 7 (parallel [
            (set (reg:DI 4 si [orig:264 D.83229 ] [264])
                (ashift:DI (reg:DI 4 si [orig:264 D.83229 ] [264])
                    (const_int 3 [0x3])))
            (clobber (reg:CC 17 flags))
        ]) D:\LHX\7.5 contest\t1.cpp:16 488 {*ashldi3_doubleword}
     (expr_list:REG_UNUSED (reg:CC 17 flags)
        (nil)))
(insn 1435 78 1436 7 (parallel [
            (set (reg:CC 17 flags)
                (unspec:CC [
                        (reg:SI 4 si [orig:264 D.83229 ] [264])
                        (reg:SI 0 ax [orig:263 D.83229 ] [263])
                    ] UNSPEC_ADD_CARRY))
            (set (reg:SI 4 si [orig:265 D.83229 ] [265])
                (plus:SI (reg:SI 4 si [orig:264 D.83229 ] [264])
                    (reg:SI 0 ax [orig:263 D.83229 ] [263])))
        ]) D:\LHX\7.5 contest\t1.cpp:16 217 {*addsi3_cc}
     (expr_list:REG_DEAD (reg:SI 0 ax [orig:263 D.83229 ] [263])
        (nil)))
(insn 1436 1435 81 7 (parallel [
            (set (reg:SI 5 di [ D.83229+4 ])
                (plus:SI (reg:SI 5 di [ D.83229+4 ])
                    (plus:SI (ltu:SI (reg:CC 17 flags)
                            (const_int 0 [0]))
                        (reg:SI 1 dx [ D.83229+4 ]))))
            (clobber (reg:CC 17 flags))
        ]) D:\LHX\7.5 contest\t1.cpp:16 289 {*addsi3_carry}
     (expr_list:REG_DEAD (reg:CC 17 flags)
        (expr_list:REG_DEAD (reg:SI 1 dx [ D.83229+4 ])
            (expr_list:REG_UNUSED (reg:CC 17 flags)
                (nil)))))
(insn 81 1436 1437 7 (set (reg:SI 0 ax [orig:267 ch ] [267])
        (sign_extend:SI (reg/v:QI 2 cx [orig:151 ch ] [151]))) D:\LHX\7.5 contest\t1.cpp:16 148 {extendqisi2}
     (expr_list:REG_DEAD (reg/v:QI 2 cx [orig:151 ch ] [151])
        (nil)))
(insn 1437 81 1438 7 (parallel [
            (set (reg:SI 1 dx [ D.83229+4 ])
                (ashiftrt:SI (reg:SI 0 ax [orig:266 D.83229 ] [266])
                    (const_int 31 [0x1f])))
            (clobber (reg:CC 17 flags))
        ]) D:\LHX\7.5 contest\t1.cpp:16 523 {ashrsi3_cvt}
     (expr_list:REG_UNUSED (reg:CC 17 flags)
        (nil)))
(insn 1438 1437 1439 7 (parallel [
            (set (reg:CC 17 flags)
                (unspec:CC [
                        (reg:SI 4 si [orig:265 D.83229 ] [265])
                        (reg:SI 0 ax [orig:266 D.83229 ] [266])
                    ] UNSPEC_ADD_CARRY))
            (set (reg:SI 4 si [orig:158 D.83229 ] [158])
                (plus:SI (reg:SI 4 si [orig:265 D.83229 ] [265])
                    (reg:SI 0 ax [orig:266 D.83229 ] [266])))
        ]) D:\LHX\7.5 contest\t1.cpp:16 217 {*addsi3_cc}
     (expr_list:REG_DEAD (reg:SI 0 ax [orig:266 D.83229 ] [266])
        (nil)))
(insn 1439 1438 1440 7 (parallel [
            (set (reg:SI 5 di [ D.83229+4 ])
                (plus:SI (reg:SI 5 di [ D.83229+4 ])
                    (plus:SI (ltu:SI (reg:CC 17 flags)
                            (const_int 0 [0]))
                        (reg:SI 1 dx [ D.83229+4 ]))))
            (clobber (reg:CC 17 flags))
        ]) D:\LHX\7.5 contest\t1.cpp:16 289 {*addsi3_carry}
     (expr_list:REG_DEAD (reg:CC 17 flags)
        (expr_list:REG_DEAD (reg:SI 1 dx [ D.83229+4 ])
            (expr_list:REG_UNUSED (reg:CC 17 flags)
                (nil)))))
(insn 1440 1439 1441 7 (parallel [
            (set (reg:CC 17 flags)
                (unspec:CC [
                        (reg:SI 4 si [orig:159 re ] [159])
                        (const_int -48 [0xffffffffffffffd0])
                    ] UNSPEC_ADD_CARRY))
            (set (reg:SI 4 si [orig:159 re ] [159])
                (plus:SI (reg:SI 4 si [orig:159 re ] [159])
                    (const_int -48 [0xffffffffffffffd0])))
        ]) D:\LHX\7.5 contest\t1.cpp:16 217 {*addsi3_cc}
     (nil))
(insn 1441 1440 85 7 (parallel [
            (set (reg:SI 5 di [ re+4 ])
                (plus:SI (reg:SI 5 di [ re+4 ])
                    (plus:SI (ltu:SI (reg:CC 17 flags)
                            (const_int 0 [0]))
                        (const_int -1 [0xffffffffffffffff]))))
            (clobber (reg:CC 17 flags))
        ]) D:\LHX\7.5 contest\t1.cpp:16 289 {*addsi3_carry}
     (expr_list:REG_DEAD (reg:CC 17 flags)
        (expr_list:REG_UNUSED (reg:CC 17 flags)
            (nil))))
(call_insn 85 1441 87 7 (set (reg:SI 0 ax)
        (call (mem:QI (symbol_ref:SI ("getchar") [flags 0x43]  <function_decl 0267a780 getchar>) [0 getchar S1 A8])
            (const_int 0 [0]))) D:\LHX\7.5 contest\t1.cpp:16 648 {*call_value}
     (nil)
    (nil))
(insn 87 85 1442 7 (set (reg/v:QI 2 cx [orig:151 ch ] [151])
        (reg:QI 0 ax [orig:160 D.83218 ] [160])) D:\LHX\7.5 contest\t1.cpp:16 93 {*movqi_internal}
     (nil))
(insn 1442 87 90 7 (parallel [
            (set (reg:SI 0 ax [orig:268 D.83228 ] [268])
                (plus:SI (reg:SI 0 ax [orig:160 D.83218 ] [160])
                    (const_int -48 [0xffffffffffffffd0])))
            (clobber (reg:CC 17 flags))
        ]) D:\LHX\7.5 contest\t1.cpp:16 220 {*addsi_1}
     (expr_list:REG_UNUSED (reg:CC 17 flags)
        (nil)))
(insn 90 1442 91 7 (set (reg:CC 17 flags)
        (compare:CC (reg:QI 0 ax [orig:268 D.83228 ] [268])
            (const_int 9 [0x9]))) D:\LHX\7.5 contest\t1.cpp:16 5 {*cmpqi_1}
     (expr_list:REG_DEAD (reg:QI 0 ax [orig:268 D.83228 ] [268])
        (nil)))
(jump_insn 91 90 92 7 (set (pc)
        (if_then_else (leu (reg:CC 17 flags)
                (const_int 0 [0]))
            (label_ref:SI 88)
            (pc))) D:\LHX\7.5 contest\t1.cpp:16 596 {*jcc_1}
     (expr_list:REG_DEAD (reg:CC 17 flags)
        (int_list:REG_BR_PROB 9100 (nil)))
 -> 88)
;; lr  out 	 2 [cx] 3 [bx] 4 [si] 5 [di] 6 [bp] 7 [sp] 20 [frame]
;; live  out 	 2 [cx] 3 [bx] 4 [si] 5 [di] 6 [bp] 7 [sp] 20 [frame]

 succ:       7 [91.0%]  (DFS_BACK,CAN_FALLTHRU)
             8 [9.0%]  (FALLTHRU,CAN_FALLTHRU,LOOP_EXIT)

basic block 8, loop depth 0, count 0, freq 8, maybe hot
 prev block 7, next block 9, flags: (REACHABLE, RTL, MODIFIED)
 pred:       7 [9.0%]  (FALLTHRU,CAN_FALLTHRU,LOOP_EXIT)
;; bb 8 artificial_defs: { }
;; bb 8 artificial_uses: { u-1(6){ }u-1(7){ }}
;; lr  in  	 3 [bx] 4 [si] 6 [bp] 7 [sp] 20 [frame]
;; lr  use 	 3 [bx] 4 [si] 6 [bp] 7 [sp]
;; lr  def 	 0 [ax] 1 [dx] 3 [bx] 17 [flags]
;; live  in  	 3 [bx] 4 [si] 6 [bp] 7 [sp] 20 [frame]
;; live  gen 	 0 [ax] 1 [dx] 3 [bx] 17 [flags]
;; live  kill	 17 [flags]

(note 92 91 1128 8 [bb 8] NOTE_INSN_BASIC_BLOCK)
(insn 1128 92 96 8 (set (reg:SI 0 ax [orig:272 D.83229 ] [272])
        (reg:SI 3 bx [orig:429 flag ] [429])) D:\LHX\7.5 contest\t1.cpp:17 90 {*movsi_internal}
     (expr_list:REG_DEAD (reg:SI 3 bx [orig:429 flag ] [429])
        (nil)))
(insn 96 1128 1431 8 (parallel [
            (set (reg:DI 0 ax [orig:272 D.83229 ] [272])
                (mult:DI (zero_extend:DI (reg:SI 0 ax [orig:272 D.83229 ] [272]))
                    (zero_extend:DI (reg:SI 4 si [orig:159 re ] [159]))))
            (clobber (reg:CC 17 flags))
        ]) D:\LHX\7.5 contest\t1.cpp:17 323 {*umulsidi3_1}
     (expr_list:REG_DEAD (reg:SI 4 si [orig:159 re ] [159])
        (expr_list:REG_UNUSED (reg:CC 17 flags)
            (expr_list:REG_UNUSED (reg:SI 1 dx)
                (nil)))))
(insn 1431 96 97 8 (set (reg:SI 3 bx [orig:272 D.83229 ] [272])
        (reg:SI 0 ax [orig:272 D.83229 ] [272])) D:\LHX\7.5 contest\t1.cpp:17 90 {*movsi_internal}
     (expr_list:REG_DEAD (reg:SI 0 ax [orig:272 D.83229 ] [272])
        (nil)))
(note 97 1431 101 8 NOTE_INSN_DELETED)
(insn 101 97 102 8 (set (mem/c:SI (symbol_ref:SI ("n") [flags 0x2]  <var_decl 06e5d660 n>) [21 n+0 S4 A32])
        (reg:SI 3 bx [orig:272 D.83229 ] [272])) D:\LHX\7.5 contest\t1.cpp:37 90 {*movsi_internal}
     (expr_list:REG_DEAD (reg:SI 3 bx [orig:272 D.83229 ] [272])
        (nil)))
(insn 102 101 103 8 (set (reg:CCNO 17 flags)
        (compare:CCNO (reg:SI 0 ax [orig:85 D.83218 ] [85])
            (const_int 0 [0]))) D:\LHX\7.5 contest\t1.cpp:38 3 {*cmpsi_ccno_1}
     (expr_list:REG_DEAD (reg:SI 1 dx [orig:85 D.83218 ] [85])
        (nil)))
(jump_insn 103 102 781 8 (set (pc)
        (if_then_else (le (reg:CCNO 17 flags)
                (const_int 0 [0]))
            (label_ref 756)
            (pc))) D:\LHX\7.5 contest\t1.cpp:38 596 {*jcc_1}
     (expr_list:REG_DEAD (reg:CCNO 17 flags)
        (int_list:REG_BR_PROB 100 (nil)))
 -> 756)
;; lr  out 	 6 [bp] 7 [sp] 20 [frame]
;; live  out 	 6 [bp] 7 [sp] 20 [frame]

 succ:       9 [99.0%]  (FALLTHRU,CAN_FALLTHRU)
             118 [1.0%]  (CAN_FALLTHRU)

basic block 9, loop depth 0, count 0, freq 8, maybe hot
 prev block 8, next block 10, flags: (REACHABLE, RTL)
 pred:       8 [99.0%]  (FALLTHRU,CAN_FALLTHRU)
;; bb 9 artificial_defs: { }
;; bb 9 artificial_uses: { u-1(6){ }u-1(7){ }}
;; lr  in  	 6 [bp] 7 [sp] 20 [frame]
;; lr  use 	 6 [bp] 7 [sp]
;; lr  def 	
;; live  in  	 6 [bp] 7 [sp] 20 [frame]
;; live  gen 	
;; live  kill	

(note 781 103 7 9 [bb 9] NOTE_INSN_BASIC_BLOCK)
(insn 7 781 933 9 (set (mem/c:SI (plus:SI (reg/f:SI 6 bp)
                (const_int -56 [0xffffffffffffffc8])) [45 %sfp+-32 S4 A64])
        (const_int 1 [0x1])) D:\LHX\7.5 contest\t1.cpp:38 90 {*movsi_internal}
     (expr_list:REG_EQUAL (const_int 1 [0x1])
        (nil)))
(note 933 7 156 9 NOTE_INSN_DELETED)
;; lr  out 	 6 [bp] 7 [sp] 20 [frame]
;; live  out 	 6 [bp] 7 [sp] 20 [frame]

 succ:       10 [100.0%]  (FALLTHRU,CAN_FALLTHRU)

basic block 10, loop depth 0, count 0, freq 900, maybe hot
 prev block 9, next block 11, flags: (REACHABLE, RTL, MODIFIED)
 pred:       9 [100.0%]  (FALLTHRU,CAN_FALLTHRU)
             16 [99.0%]  (DFS_BACK,CAN_FALLTHRU)
;; bb 10 artificial_defs: { }
;; bb 10 artificial_uses: { u-1(6){ }u-1(7){ }}
;; lr  in  	 6 [bp] 7 [sp] 20 [frame]
;; lr  use 	 6 [bp] 7 [sp]
;; lr  def 	 0 [ax] 1 [dx] 2 [cx] 3 [bx] 8 [st] 9 [st(1)] 10 [st(2)] 11 [st(3)] 12 [st(4)] 13 [st(5)] 14 [st(6)] 15 [st(7)] 17 [flags] 18 [fpsr] 19 [fpcr] 21 [xmm0] 22 [xmm1] 23 [xmm2] 24 [xmm3] 25 [xmm4] 26 [xmm5] 27 [xmm6] 28 [xmm7] 29 [mm0] 30 [mm1] 31 [mm2] 32 [mm3] 33 [mm4] 34 [mm5] 35 [mm6] 36 [mm7] 37 [] 38 [] 39 [] 40 [] 41 [] 42 [] 43 [] 44 [] 45 [] 46 [] 47 [] 48 [] 49 [] 50 [] 51 [] 52 [] 53 [] 54 [] 55 [] 56 [] 57 [] 58 [] 59 [] 60 [] 61 [] 62 [] 63 [] 64 [] 65 [] 66 [] 67 [] 68 [] 69 [] 70 [] 71 [] 72 [] 73 [] 74 [] 75 [] 76 []
;; live  in  	 6 [bp] 7 [sp] 20 [frame]
;; live  gen 	 0 [ax] 2 [cx] 3 [bx] 17 [flags]
;; live  kill	 17 [flags]

(code_label 156 933 104 10 124 "" [1 uses])
(note 104 156 105 10 [bb 10] NOTE_INSN_BASIC_BLOCK)
(call_insn 105 104 107 10 (set (reg:SI 0 ax)
        (call (mem:QI (symbol_ref:SI ("getchar") [flags 0x43]  <function_decl 0267a780 getchar>) [0 getchar S1 A8])
            (const_int 0 [0]))) D:\LHX\7.5 contest\t1.cpp:11 648 {*call_value}
     (nil)
    (nil))
(insn 107 105 1430 10 (set (reg/v:QI 2 cx [orig:167 ch ] [167])
        (reg:QI 0 ax [orig:84 D.83218 ] [84])) D:\LHX\7.5 contest\t1.cpp:11 93 {*movqi_internal}
     (nil))
(insn 1430 107 859 10 (parallel [
            (set (reg:SI 0 ax [orig:274 D.83228 ] [274])
                (plus:SI (reg:SI 0 ax [orig:84 D.83218 ] [84])
                    (const_int -48 [0xffffffffffffffd0])))
            (clobber (reg:CC 17 flags))
        ]) D:\LHX\7.5 contest\t1.cpp:12 220 {*addsi_1}
     (expr_list:REG_UNUSED (reg:CC 17 flags)
        (nil)))
(insn 859 1430 109 10 (set (reg:SI 3 bx [orig:431 flag ] [431])
        (const_int 1 [0x1])) D:\LHX\7.5 contest\t1.cpp:12 90 {*movsi_internal}
     (nil))
(insn 109 859 110 10 (set (reg:CC 17 flags)
        (compare:CC (reg:QI 0 ax [orig:274 D.83228 ] [274])
            (const_int 9 [0x9]))) D:\LHX\7.5 contest\t1.cpp:12 5 {*cmpqi_1}
     (expr_list:REG_DEAD (reg:QI 0 ax [orig:274 D.83228 ] [274])
        (nil)))
(jump_insn 110 109 111 10 (set (pc)
        (if_then_else (leu (reg:CC 17 flags)
                (const_int 0 [0]))
            (label_ref:SI 783)
            (pc))) D:\LHX\7.5 contest\t1.cpp:12 596 {*jcc_1}
     (expr_list:REG_DEAD (reg:CC 17 flags)
        (int_list:REG_BR_PROB 900 (nil)))
 -> 783)
;; lr  out 	 2 [cx] 3 [bx] 6 [bp] 7 [sp] 20 [frame]
;; live  out 	 2 [cx] 3 [bx] 6 [bp] 7 [sp] 20 [frame]

 succ:       11 [91.0%]  (FALLTHRU,CAN_FALLTHRU)
             57 [9.0%]  (CAN_FALLTHRU)

basic block 11, loop depth 0, count 0, freq 819, maybe hot
 prev block 10, next block 12, flags: (REACHABLE, RTL)
 pred:       10 [91.0%]  (FALLTHRU,CAN_FALLTHRU)
;; bb 11 artificial_defs: { }
;; bb 11 artificial_uses: { u-1(6){ }u-1(7){ }}
;; lr  in  	 2 [cx] 3 [bx] 6 [bp] 7 [sp] 20 [frame]
;; lr  use 	 6 [bp] 7 [sp]
;; lr  def 	 4 [si] 17 [flags]
;; live  in  	 2 [cx] 3 [bx] 6 [bp] 7 [sp] 20 [frame]
;; live  gen 	 4 [si]
;; live  kill	 17 [flags]

(note 111 110 1238 11 [bb 11] NOTE_INSN_BASIC_BLOCK)
(note 1238 111 1505 11 NOTE_INSN_DELETED)
(insn 1505 1238 1237 11 (parallel [
            (set (reg:SI 4 si [orig:432 flag+4 ] [432])
                (const_int 0 [0]))
            (clobber (reg:CC 17 flags))
        ]) D:\LHX\7.5 contest\t1.cpp:12 82 {*movsi_xor}
     (nil))
(note 1237 1505 121 11 NOTE_INSN_DELETED)
;; lr  out 	 2 [cx] 3 [bx] 4 [si] 6 [bp] 7 [sp] 20 [frame]
;; live  out 	 2 [cx] 3 [bx] 4 [si] 6 [bp] 7 [sp] 20 [frame]

 succ:       12 [100.0%]  (FALLTHRU,CAN_FALLTHRU)

basic block 12, loop depth 0, count 0, freq 9100, maybe hot
 prev block 11, next block 13, flags: (REACHABLE, RTL, MODIFIED)
 pred:       11 [100.0%]  (FALLTHRU,CAN_FALLTHRU)
             12 [91.0%]  (DFS_BACK,CAN_FALLTHRU)
;; bb 12 artificial_defs: { }
;; bb 12 artificial_uses: { u-1(6){ }u-1(7){ }}
;; lr  in  	 2 [cx] 3 [bx] 4 [si] 6 [bp] 7 [sp] 20 [frame]
;; lr  use 	 2 [cx] 3 [bx] 4 [si] 6 [bp] 7 [sp]
;; lr  def 	 0 [ax] 1 [dx] 2 [cx] 3 [bx] 4 [si] 8 [st] 9 [st(1)] 10 [st(2)] 11 [st(3)] 12 [st(4)] 13 [st(5)] 14 [st(6)] 15 [st(7)] 17 [flags] 18 [fpsr] 19 [fpcr] 21 [xmm0] 22 [xmm1] 23 [xmm2] 24 [xmm3] 25 [xmm4] 26 [xmm5] 27 [xmm6] 28 [xmm7] 29 [mm0] 30 [mm1] 31 [mm2] 32 [mm3] 33 [mm4] 34 [mm5] 35 [mm6] 36 [mm7] 37 [] 38 [] 39 [] 40 [] 41 [] 42 [] 43 [] 44 [] 45 [] 46 [] 47 [] 48 [] 49 [] 50 [] 51 [] 52 [] 53 [] 54 [] 55 [] 56 [] 57 [] 58 [] 59 [] 60 [] 61 [] 62 [] 63 [] 64 [] 65 [] 66 [] 67 [] 68 [] 69 [] 70 [] 71 [] 72 [] 73 [] 74 [] 75 [] 76 []
;; live  in  	 2 [cx] 3 [bx] 4 [si] 6 [bp] 7 [sp] 20 [frame]
;; live  gen 	 0 [ax] 2 [cx] 3 [bx] 4 [si] 17 [flags]
;; live  kill	 17 [flags]

(code_label 121 1237 112 12 122 "" [1 uses])
(note 112 121 932 12 [bb 12] NOTE_INSN_BASIC_BLOCK)
(insn 932 112 1130 12 (set (reg:CCZ 17 flags)
        (compare:CCZ (reg/v:QI 2 cx [orig:167 ch ] [167])
            (const_int 45 [0x2d]))) D:\LHX\7.5 contest\t1.cpp:13 5 {*cmpqi_1}
     (expr_list:REG_DEAD (reg/v:QI 2 cx [orig:167 ch ] [167])
        (nil)))
(insn 1130 932 934 12 (set (reg:SI 0 ax [509])
        (const_int -1 [0xffffffffffffffff])) D:\LHX\7.5 contest\t1.cpp:13 90 {*movsi_internal}
     (nil))
(insn 934 1130 937 12 (set (reg:SI 3 bx [orig:431 flag ] [431])
        (if_then_else:SI (ne (reg:CCZ 17 flags)
                (const_int 0 [0]))
            (reg:SI 3 bx [orig:431 flag ] [431])
            (reg:SI 0 ax [509]))) D:\LHX\7.5 contest\t1.cpp:13 927 {*movsicc_noc}
     (nil))
(insn 937 934 118 12 (set (reg:SI 4 si [orig:432 flag+4 ] [432])
        (if_then_else:SI (ne (reg:CCZ 17 flags)
                (const_int 0 [0]))
            (reg:SI 4 si [orig:432 flag+4 ] [432])
            (reg:SI 0 ax [510]))) D:\LHX\7.5 contest\t1.cpp:13 927 {*movsicc_noc}
     (expr_list:REG_DEAD (reg:CCZ 17 flags)
        (expr_list:REG_DEAD (reg:SI 0 ax [510])
            (nil))))
(call_insn 118 937 120 12 (set (reg:SI 0 ax)
        (call (mem:QI (symbol_ref:SI ("getchar") [flags 0x43]  <function_decl 0267a780 getchar>) [0 getchar S1 A8])
            (const_int 0 [0]))) D:\LHX\7.5 contest\t1.cpp:14 648 {*call_value}
     (nil)
    (nil))
(insn 120 118 1429 12 (set (reg/v:QI 2 cx [orig:167 ch ] [167])
        (reg:QI 0 ax [orig:166 D.83218 ] [166])) D:\LHX\7.5 contest\t1.cpp:14 93 {*movqi_internal}
     (nil))
(insn 1429 120 123 12 (parallel [
            (set (reg:SI 0 ax [orig:275 D.83228 ] [275])
                (plus:SI (reg:SI 0 ax [orig:166 D.83218 ] [166])
                    (const_int -48 [0xffffffffffffffd0])))
            (clobber (reg:CC 17 flags))
        ]) D:\LHX\7.5 contest\t1.cpp:12 220 {*addsi_1}
     (expr_list:REG_UNUSED (reg:CC 17 flags)
        (nil)))
(insn 123 1429 124 12 (set (reg:CC 17 flags)
        (compare:CC (reg:QI 0 ax [orig:275 D.83228 ] [275])
            (const_int 9 [0x9]))) D:\LHX\7.5 contest\t1.cpp:12 5 {*cmpqi_1}
     (expr_list:REG_DEAD (reg:QI 0 ax [orig:275 D.83228 ] [275])
        (nil)))
(jump_insn 124 123 990 12 (set (pc)
        (if_then_else (gtu (reg:CC 17 flags)
                (const_int 0 [0]))
            (label_ref:SI 121)
            (pc))) D:\LHX\7.5 contest\t1.cpp:12 596 {*jcc_1}
     (expr_list:REG_DEAD (reg:CC 17 flags)
        (int_list:REG_BR_PROB 9100 (nil)))
 -> 121)
;; lr  out 	 2 [cx] 3 [bx] 4 [si] 6 [bp] 7 [sp] 20 [frame]
;; live  out 	 2 [cx] 3 [bx] 4 [si] 6 [bp] 7 [sp] 20 [frame]

 succ:       12 [91.0%]  (DFS_BACK,CAN_FALLTHRU)
             13 [9.0%]  (FALLTHRU,CAN_FALLTHRU,LOOP_EXIT)

basic block 13, loop depth 0, count 0, freq 819, maybe hot
 prev block 12, next block 14, flags: (REACHABLE, RTL, MODIFIED)
 pred:       12 [9.0%]  (FALLTHRU,CAN_FALLTHRU,LOOP_EXIT)
;; bb 13 artificial_defs: { }
;; bb 13 artificial_uses: { u-1(6){ }u-1(7){ }}
;; lr  in  	 2 [cx] 3 [bx] 4 [si] 6 [bp] 7 [sp] 20 [frame]
;; lr  use 	 4 [si] 6 [bp] 7 [sp]
;; lr  def 	
;; live  in  	 2 [cx] 3 [bx] 4 [si] 6 [bp] 7 [sp] 20 [frame]
;; live  gen 	
;; live  kill	

(note 990 124 1071 13 [bb 13] NOTE_INSN_BASIC_BLOCK)
(insn 1071 990 140 13 (set (mem/c:SI (plus:SI (reg/f:SI 6 bp)
                (const_int -48 [0xffffffffffffffd0])) [45 %sfp+-24 S4 A64])
        (reg:SI 4 si [orig:432 flag+4 ] [432])) 90 {*movsi_internal}
     (expr_list:REG_DEAD (reg:SI 4 si [orig:432 flag+4 ] [432])
        (nil)))
;; lr  out 	 2 [cx] 3 [bx] 6 [bp] 7 [sp] 20 [frame]
;; live  out 	 2 [cx] 3 [bx] 6 [bp] 7 [sp] 20 [frame]

 succ:       14 [100.0%]  (FALLTHRU,CAN_FALLTHRU)

basic block 14, loop depth 0, count 0, freq 900, maybe hot
 prev block 13, next block 15, flags: (REACHABLE, RTL, MODIFIED)
 pred:       57 [100.0%]  (FALLTHRU,CAN_FALLTHRU)
             13 [100.0%]  (FALLTHRU,CAN_FALLTHRU)
;; bb 14 artificial_defs: { }
;; bb 14 artificial_uses: { u-1(6){ }u-1(7){ }}
;; lr  in  	 2 [cx] 3 [bx] 6 [bp] 7 [sp] 20 [frame]
;; lr  use 	 6 [bp] 7 [sp]
;; lr  def 	 4 [si] 5 [di] 17 [flags]
;; live  in  	 2 [cx] 3 [bx] 6 [bp] 7 [sp] 20 [frame]
;; live  gen 	 4 [si] 5 [di]
;; live  kill	 17 [flags]

(code_label 752 880 753 14 120 "" [0 uses])
(note 753 752 1475 14 [bb 14] NOTE_INSN_BASIC_BLOCK)
(insn 1475 753 1476 14 (parallel [
            (set (reg:SI 4 si [orig:175 re ] [175])
                (const_int 0 [0]))
            (clobber (reg:CC 17 flags))
        ]) D:\LHX\7.5 contest\t1.cpp:13 82 {*movsi_xor}
     (nil))
(insn 1476 1475 756 14 (parallel [
            (set (reg:SI 5 di [ re+4 ])
                (const_int 0 [0]))
            (clobber (reg:CC 17 flags))
        ]) D:\LHX\7.5 contest\t1.cpp:13 82 {*movsi_xor}
     (nil))
;; lr  out 	 2 [cx] 3 [bx] 4 [si] 5 [di] 6 [bp] 7 [sp] 20 [frame]
;; live  out 	 2 [cx] 3 [bx] 4 [si] 5 [di] 6 [bp] 7 [sp] 20 [frame]

 succ:       15 [100.0%]  (FALLTHRU,CAN_FALLTHRU)

basic block 15, loop depth 0, count 0, freq 9100, maybe hot
 prev block 14, next block 16, flags: (REACHABLE, RTL, MODIFIED)
 pred:       15 [91.0%]  (DFS_BACK,CAN_FALLTHRU)
             14 [100.0%]  (FALLTHRU,CAN_FALLTHRU)
;; bb 15 artificial_defs: { }
;; bb 15 artificial_uses: { u-1(6){ }u-1(7){ }}
;; lr  in  	 2 [cx] 3 [bx] 4 [si] 5 [di] 6 [bp] 7 [sp] 20 [frame]
;; lr  use 	 2 [cx] 4 [si] 5 [di] 6 [bp] 7 [sp]
;; lr  def 	 0 [ax] 1 [dx] 2 [cx] 4 [si] 5 [di] 8 [st] 9 [st(1)] 10 [st(2)] 11 [st(3)] 12 [st(4)] 13 [st(5)] 14 [st(6)] 15 [st(7)] 17 [flags] 18 [fpsr] 19 [fpcr] 21 [xmm0] 22 [xmm1] 23 [xmm2] 24 [xmm3] 25 [xmm4] 26 [xmm5] 27 [xmm6] 28 [xmm7] 29 [mm0] 30 [mm1] 31 [mm2] 32 [mm3] 33 [mm4] 34 [mm5] 35 [mm6] 36 [mm7] 37 [] 38 [] 39 [] 40 [] 41 [] 42 [] 43 [] 44 [] 45 [] 46 [] 47 [] 48 [] 49 [] 50 [] 51 [] 52 [] 53 [] 54 [] 55 [] 56 [] 57 [] 58 [] 59 [] 60 [] 61 [] 62 [] 63 [] 64 [] 65 [] 66 [] 67 [] 68 [] 69 [] 70 [] 71 [] 72 [] 73 [] 74 [] 75 [] 76 []
;; live  in  	 2 [cx] 3 [bx] 4 [si] 5 [di] 6 [bp] 7 [sp] 20 [frame]
;; live  gen 	 0 [ax] 1 [dx] 2 [cx] 4 [si] 5 [di] 17 [flags]
;; live  kill	 17 [flags]

(code_label 140 1071 128 15 123 "" [1 uses])
(note 128 140 1419 15 [bb 15] NOTE_INSN_BASIC_BLOCK)
(insn 1419 128 1420 15 (set (reg:SI 0 ax [orig:276 D.83229 ] [276])
        (reg:SI 4 si [orig:175 re ] [175])) D:\LHX\7.5 contest\t1.cpp:16 90 {*movsi_internal}
     (nil))
(insn 1420 1419 129 15 (set (reg:SI 1 dx [ D.83229+4 ])
        (reg:SI 5 di [ re+4 ])) D:\LHX\7.5 contest\t1.cpp:16 90 {*movsi_internal}
     (nil))
(insn 129 1420 130 15 (parallel [
            (set (reg:DI 0 ax [orig:276 D.83229 ] [276])
                (ashift:DI (reg:DI 0 ax [orig:276 D.83229 ] [276])
                    (const_int 1 [0x1])))
            (clobber (reg:CC 17 flags))
        ]) D:\LHX\7.5 contest\t1.cpp:16 488 {*ashldi3_doubleword}
     (expr_list:REG_UNUSED (reg:CC 17 flags)
        (nil)))
(insn 130 129 1421 15 (parallel [
            (set (reg:DI 4 si [orig:277 D.83229 ] [277])
                (ashift:DI (reg:DI 4 si [orig:277 D.83229 ] [277])
                    (const_int 3 [0x3])))
            (clobber (reg:CC 17 flags))
        ]) D:\LHX\7.5 contest\t1.cpp:16 488 {*ashldi3_doubleword}
     (expr_list:REG_UNUSED (reg:CC 17 flags)
        (nil)))
(insn 1421 130 1422 15 (parallel [
            (set (reg:CC 17 flags)
                (unspec:CC [
                        (reg:SI 4 si [orig:277 D.83229 ] [277])
                        (reg:SI 0 ax [orig:276 D.83229 ] [276])
                    ] UNSPEC_ADD_CARRY))
            (set (reg:SI 4 si [orig:278 D.83229 ] [278])
                (plus:SI (reg:SI 4 si [orig:277 D.83229 ] [277])
                    (reg:SI 0 ax [orig:276 D.83229 ] [276])))
        ]) D:\LHX\7.5 contest\t1.cpp:16 217 {*addsi3_cc}
     (expr_list:REG_DEAD (reg:SI 0 ax [orig:276 D.83229 ] [276])
        (nil)))
(insn 1422 1421 133 15 (parallel [
            (set (reg:SI 5 di [ D.83229+4 ])
                (plus:SI (reg:SI 5 di [ D.83229+4 ])
                    (plus:SI (ltu:SI (reg:CC 17 flags)
                            (const_int 0 [0]))
                        (reg:SI 1 dx [ D.83229+4 ]))))
            (clobber (reg:CC 17 flags))
        ]) D:\LHX\7.5 contest\t1.cpp:16 289 {*addsi3_carry}
     (expr_list:REG_DEAD (reg:CC 17 flags)
        (expr_list:REG_DEAD (reg:SI 1 dx [ D.83229+4 ])
            (expr_list:REG_UNUSED (reg:CC 17 flags)
                (nil)))))
(insn 133 1422 1423 15 (set (reg:SI 0 ax [orig:280 ch ] [280])
        (sign_extend:SI (reg/v:QI 2 cx [orig:167 ch ] [167]))) D:\LHX\7.5 contest\t1.cpp:16 148 {extendqisi2}
     (expr_list:REG_DEAD (reg/v:QI 2 cx [orig:167 ch ] [167])
        (nil)))
(insn 1423 133 1424 15 (parallel [
            (set (reg:SI 1 dx [ D.83229+4 ])
                (ashiftrt:SI (reg:SI 0 ax [orig:279 D.83229 ] [279])
                    (const_int 31 [0x1f])))
            (clobber (reg:CC 17 flags))
        ]) D:\LHX\7.5 contest\t1.cpp:16 523 {ashrsi3_cvt}
     (expr_list:REG_UNUSED (reg:CC 17 flags)
        (nil)))
(insn 1424 1423 1425 15 (parallel [
            (set (reg:CC 17 flags)
                (unspec:CC [
                        (reg:SI 4 si [orig:278 D.83229 ] [278])
                        (reg:SI 0 ax [orig:279 D.83229 ] [279])
                    ] UNSPEC_ADD_CARRY))
            (set (reg:SI 4 si [orig:174 D.83229 ] [174])
                (plus:SI (reg:SI 4 si [orig:278 D.83229 ] [278])
                    (reg:SI 0 ax [orig:279 D.83229 ] [279])))
        ]) D:\LHX\7.5 contest\t1.cpp:16 217 {*addsi3_cc}
     (expr_list:REG_DEAD (reg:SI 0 ax [orig:279 D.83229 ] [279])
        (nil)))
(insn 1425 1424 1426 15 (parallel [
            (set (reg:SI 5 di [ D.83229+4 ])
                (plus:SI (reg:SI 5 di [ D.83229+4 ])
                    (plus:SI (ltu:SI (reg:CC 17 flags)
                            (const_int 0 [0]))
                        (reg:SI 1 dx [ D.83229+4 ]))))
            (clobber (reg:CC 17 flags))
        ]) D:\LHX\7.5 contest\t1.cpp:16 289 {*addsi3_carry}
     (expr_list:REG_DEAD (reg:CC 17 flags)
        (expr_list:REG_DEAD (reg:SI 1 dx [ D.83229+4 ])
            (expr_list:REG_UNUSED (reg:CC 17 flags)
                (nil)))))
(insn 1426 1425 1427 15 (parallel [
            (set (reg:CC 17 flags)
                (unspec:CC [
                        (reg:SI 4 si [orig:175 re ] [175])
                        (const_int -48 [0xffffffffffffffd0])
                    ] UNSPEC_ADD_CARRY))
            (set (reg:SI 4 si [orig:175 re ] [175])
                (plus:SI (reg:SI 4 si [orig:175 re ] [175])
                    (const_int -48 [0xffffffffffffffd0])))
        ]) D:\LHX\7.5 contest\t1.cpp:16 217 {*addsi3_cc}
     (nil))
(insn 1427 1426 137 15 (parallel [
            (set (reg:SI 5 di [ re+4 ])
                (plus:SI (reg:SI 5 di [ re+4 ])
                    (plus:SI (ltu:SI (reg:CC 17 flags)
                            (const_int 0 [0]))
                        (const_int -1 [0xffffffffffffffff]))))
            (clobber (reg:CC 17 flags))
        ]) D:\LHX\7.5 contest\t1.cpp:16 289 {*addsi3_carry}
     (expr_list:REG_DEAD (reg:CC 17 flags)
        (expr_list:REG_UNUSED (reg:CC 17 flags)
            (nil))))
(call_insn 137 1427 139 15 (set (reg:SI 0 ax)
        (call (mem:QI (symbol_ref:SI ("getchar") [flags 0x43]  <function_decl 0267a780 getchar>) [0 getchar S1 A8])
            (const_int 0 [0]))) D:\LHX\7.5 contest\t1.cpp:16 648 {*call_value}
     (nil)
    (nil))
(insn 139 137 1428 15 (set (reg/v:QI 2 cx [orig:167 ch ] [167])
        (reg:QI 0 ax [orig:176 D.83218 ] [176])) D:\LHX\7.5 contest\t1.cpp:16 93 {*movqi_internal}
     (nil))
(insn 1428 139 142 15 (parallel [
            (set (reg:SI 0 ax [orig:281 D.83228 ] [281])
                (plus:SI (reg:SI 0 ax [orig:176 D.83218 ] [176])
                    (const_int -48 [0xffffffffffffffd0])))
            (clobber (reg:CC 17 flags))
        ]) D:\LHX\7.5 contest\t1.cpp:16 220 {*addsi_1}
     (expr_list:REG_UNUSED (reg:CC 17 flags)
        (nil)))
(insn 142 1428 143 15 (set (reg:CC 17 flags)
        (compare:CC (reg:QI 0 ax [orig:281 D.83228 ] [281])
            (const_int 9 [0x9]))) D:\LHX\7.5 contest\t1.cpp:16 5 {*cmpqi_1}
     (expr_list:REG_DEAD (reg:QI 0 ax [orig:281 D.83228 ] [281])
        (nil)))
(jump_insn 143 142 144 15 (set (pc)
        (if_then_else (leu (reg:CC 17 flags)
                (const_int 0 [0]))
            (label_ref:SI 140)
            (pc))) D:\LHX\7.5 contest\t1.cpp:16 596 {*jcc_1}
     (expr_list:REG_DEAD (reg:CC 17 flags)
        (int_list:REG_BR_PROB 9100 (nil)))
 -> 140)
;; lr  out 	 2 [cx] 3 [bx] 4 [si] 5 [di] 6 [bp] 7 [sp] 20 [frame]
;; live  out 	 2 [cx] 3 [bx] 4 [si] 5 [di] 6 [bp] 7 [sp] 20 [frame]

 succ:       15 [91.0%]  (DFS_BACK,CAN_FALLTHRU)
             16 [9.0%]  (FALLTHRU,CAN_FALLTHRU,LOOP_EXIT)

basic block 16, loop depth 0, count 0, freq 819, maybe hot
 prev block 15, next block 17, flags: (REACHABLE, RTL, MODIFIED)
 pred:       15 [9.0%]  (FALLTHRU,CAN_FALLTHRU,LOOP_EXIT)
;; bb 16 artificial_defs: { }
;; bb 16 artificial_uses: { u-1(6){ }u-1(7){ }}
;; lr  in  	 3 [bx] 4 [si] 6 [bp] 7 [sp] 20 [frame]
;; lr  use 	 3 [bx] 4 [si] 6 [bp] 7 [sp]
;; lr  def 	 0 [ax] 1 [dx] 5 [di] 17 [flags]
;; live  in  	 3 [bx] 4 [si] 6 [bp] 7 [sp] 20 [frame]
;; live  gen 	 0 [ax] 1 [dx] 5 [di] 17 [flags]
;; live  kill	 17 [flags]

(note 144 143 1139 16 [bb 16] NOTE_INSN_BASIC_BLOCK)
(insn 1139 144 149 16 (set (reg:SI 0 ax [orig:286 D.83229 ] [286])
        (reg:SI 3 bx [orig:431 flag ] [431])) D:\LHX\7.5 contest\t1.cpp:17 90 {*movsi_internal}
     (expr_list:REG_DEAD (reg:SI 3 bx [orig:431 flag ] [431])
        (nil)))
(insn 149 1139 150 16 (parallel [
            (set (reg:DI 0 ax [orig:286 D.83229 ] [286])
                (mult:DI (zero_extend:DI (reg:SI 0 ax [orig:286 D.83229 ] [286]))
                    (zero_extend:DI (reg:SI 4 si [orig:175 re ] [175]))))
            (clobber (reg:CC 17 flags))
        ]) D:\LHX\7.5 contest\t1.cpp:17 323 {*umulsidi3_1}
     (expr_list:REG_DEAD (reg:SI 4 si [orig:175 re ] [175])
        (expr_list:REG_UNUSED (reg:CC 17 flags)
            (expr_list:REG_UNUSED (reg:SI 1 dx)
                (nil)))))
(note 150 149 1240 16 NOTE_INSN_DELETED)
(insn 1240 150 153 16 (set (reg/v:SI 5 di [orig:87 i ] [87])
        (mem/c:SI (plus:SI (reg/f:SI 6 bp)
                (const_int -56 [0xffffffffffffffc8])) [45 %sfp+-32 S4 A64])) D:\LHX\7.5 contest\t1.cpp:38 90 {*movsi_internal}
     (nil))
(insn 153 1240 154 16 (set (mem:SI (plus:SI (mult:SI (reg/v:SI 5 di [orig:87 i ] [87])
                    (const_int 4 [0x4]))
                (symbol_ref:SI ("a") [flags 0x2]  <var_decl 06e5d780 a>)) [21 MEM[symbol: a, index: _30, step: 4, offset: 0B]+0 S4 A32])
        (reg:SI 0 ax [orig:286 D.83229 ] [286])) D:\LHX\7.5 contest\t1.cpp:38 90 {*movsi_internal}
     (expr_list:REG_DEAD (reg:SI 0 ax [orig:286 D.83229 ] [286])
        (nil)))
(insn 154 153 1239 16 (parallel [
            (set (reg/v:SI 5 di [orig:87 i ] [87])
                (plus:SI (reg/v:SI 5 di [orig:87 i ] [87])
                    (const_int 1 [0x1])))
            (clobber (reg:CC 17 flags))
        ]) D:\LHX\7.5 contest\t1.cpp:38 220 {*addsi_1}
     (expr_list:REG_UNUSED (reg:CC 17 flags)
        (nil)))
(insn 1239 154 155 16 (set (mem/c:SI (plus:SI (reg/f:SI 6 bp)
                (const_int -56 [0xffffffffffffffc8])) [45 %sfp+-32 S4 A64])
        (reg/v:SI 5 di [orig:87 i ] [87])) D:\LHX\7.5 contest\t1.cpp:38 90 {*movsi_internal}
     (nil))
(insn 155 1239 157 16 (set (reg:SI 0 ax [orig:449 D.83218 ] [449])
        (mem/c:SI (symbol_ref:SI ("n") [flags 0x2]  <var_decl 06e5d660 n>) [21 n+0 S4 A32])) D:\LHX\7.5 contest\t1.cpp:38 90 {*movsi_internal}
     (nil))
(insn 157 155 158 16 (set (reg:CCGC 17 flags)
        (compare:CCGC (reg:SI 0 ax [orig:449 D.83218 ] [449])
            (reg/v:SI 5 di [orig:87 i ] [87]))) D:\LHX\7.5 contest\t1.cpp:38 7 {*cmpsi_1}
     (expr_list:REG_DEAD (reg/v:SI 5 di [orig:87 i ] [87])
        (nil)))
(jump_insn 158 157 159 16 (set (pc)
        (if_then_else (ge (reg:CCGC 17 flags)
                (const_int 0 [0]))
            (label_ref:SI 156)
            (pc))) D:\LHX\7.5 contest\t1.cpp:38 596 {*jcc_1}
     (expr_list:REG_DEAD (reg:CCGC 17 flags)
        (int_list:REG_BR_PROB 9900 (nil)))
 -> 156)
;; lr  out 	 0 [ax] 6 [bp] 7 [sp] 20 [frame]
;; live  out 	 0 [ax] 6 [bp] 7 [sp] 20 [frame]

 succ:       10 [99.0%]  (DFS_BACK,CAN_FALLTHRU)
             17 [1.0%]  (FALLTHRU,CAN_FALLTHRU,LOOP_EXIT)

basic block 17, loop depth 0, count 0, freq 9, maybe hot
 prev block 16, next block 18, flags: (REACHABLE, RTL, MODIFIED)
 pred:       16 [1.0%]  (FALLTHRU,CAN_FALLTHRU,LOOP_EXIT)
;; bb 17 artificial_defs: { }
;; bb 17 artificial_uses: { u-1(6){ }u-1(7){ }}
;; lr  in  	 0 [ax] 6 [bp] 7 [sp] 20 [frame]
;; lr  use 	 0 [ax] 6 [bp] 7 [sp]
;; lr  def 	 17 [flags]
;; live  in  	 0 [ax] 6 [bp] 7 [sp] 20 [frame]
;; live  gen 	 17 [flags]
;; live  kill	

(note 159 158 1244 17 [bb 17] NOTE_INSN_BASIC_BLOCK)
(insn 1244 159 160 17 (set (mem/c:SI (plus:SI (reg/f:SI 6 bp)
                (const_int -60 [0xffffffffffffffc4])) [45 %sfp+-36 S4 A32])
        (reg:SI 0 ax [orig:449 D.83218 ] [449])) 90 {*movsi_internal}
     (nil))
(insn 160 1244 161 17 (set (reg:CCNO 17 flags)
        (compare:CCNO (reg:SI 0 ax [orig:449 D.83218 ] [449])
            (const_int 0 [0]))) D:\LHX\7.5 contest\t1.cpp:39 3 {*cmpsi_ccno_1}
     (nil))
(jump_insn 161 160 162 17 (set (pc)
        (if_then_else (le (reg:CCNO 17 flags)
                (const_int 0 [0]))
            (label_ref 210)
            (pc))) D:\LHX\7.5 contest\t1.cpp:39 596 {*jcc_1}
     (expr_list:REG_DEAD (reg:CCNO 17 flags)
        (int_list:REG_BR_PROB 100 (nil)))
 -> 210)
;; lr  out 	 0 [ax] 6 [bp] 7 [sp] 20 [frame]
;; live  out 	 0 [ax] 6 [bp] 7 [sp] 20 [frame]

 succ:       18 [99.0%]  (FALLTHRU,CAN_FALLTHRU)
             22 [1.0%]  (CAN_FALLTHRU)

basic block 18, loop depth 0, count 0, freq 9, maybe hot
 prev block 17, next block 19, flags: (REACHABLE, RTL)
 pred:       17 [99.0%]  (FALLTHRU,CAN_FALLTHRU)
;; bb 18 artificial_defs: { }
;; bb 18 artificial_uses: { u-1(6){ }u-1(7){ }}
;; lr  in  	 0 [ax] 6 [bp] 7 [sp] 20 [frame]
;; lr  use 	 0 [ax] 6 [bp] 7 [sp]
;; lr  def 	 0 [ax] 3 [bx] 4 [si] 17 [flags]
;; live  in  	 0 [ax] 6 [bp] 7 [sp] 20 [frame]
;; live  gen 	 0 [ax] 3 [bx] 4 [si]
;; live  kill	 17 [flags]

(note 162 161 163 18 [bb 18] NOTE_INSN_BASIC_BLOCK)
(insn 163 162 1242 18 (parallel [
            (set (reg:SI 0 ax [orig:240 D.83218 ] [240])
                (plus:SI (reg:SI 0 ax [orig:449 D.83218 ] [449])
                    (const_int 1 [0x1])))
            (clobber (reg:CC 17 flags))
        ]) 220 {*addsi_1}
     (expr_list:REG_UNUSED (reg:CC 17 flags)
        (nil)))
(note 1242 163 12 18 NOTE_INSN_DELETED)
(insn 12 1242 176 18 (set (reg/v:SI 4 si [orig:94 i ] [94])
        (const_int 1 [0x1])) D:\LHX\7.5 contest\t1.cpp:39 90 {*movsi_internal}
     (expr_list:REG_EQUAL (const_int 1 [0x1])
        (nil)))
(note 176 12 1074 18 NOTE_INSN_DELETED)
(insn 1074 176 1075 18 (set (mem/c:SI (plus:SI (reg/f:SI 6 bp)
                (const_int -48 [0xffffffffffffffd0])) [45 %sfp+-24 S4 A64])
        (reg/v:SI 4 si [orig:94 i ] [94])) D:\LHX\7.5 contest\t1.cpp:40 90 {*movsi_internal}
     (expr_list:REG_DEAD (reg/v:SI 4 si [orig:94 i ] [94])
        (nil)))
(insn 1075 1074 184 18 (set (reg:SI 3 bx [orig:240 D.83218 ] [240])
        (reg:SI 0 ax [orig:240 D.83218 ] [240])) D:\LHX\7.5 contest\t1.cpp:40 90 {*movsi_internal}
     (expr_list:REG_DEAD (reg:SI 0 ax [orig:240 D.83218 ] [240])
        (nil)))
;; lr  out 	 3 [bx] 6 [bp] 7 [sp] 20 [frame]
;; live  out 	 3 [bx] 6 [bp] 7 [sp] 20 [frame]

 succ:       19 [100.0%]  (FALLTHRU,CAN_FALLTHRU)

basic block 19, loop depth 0, count 0, freq 900, maybe hot
 prev block 18, next block 20, flags: (REACHABLE, RTL, MODIFIED)
 pred:       18 [100.0%]  (FALLTHRU,CAN_FALLTHRU)
             19 [99.0%]  (DFS_BACK,CAN_FALLTHRU)
;; bb 19 artificial_defs: { }
;; bb 19 artificial_uses: { u-1(6){ }u-1(7){ }}
;; lr  in  	 3 [bx] 6 [bp] 7 [sp] 20 [frame]
;; lr  use 	 3 [bx] 6 [bp] 7 [sp]
;; lr  def 	 0 [ax] 1 [dx] 2 [cx] 4 [si] 5 [di] 17 [flags]
;; live  in  	 3 [bx] 6 [bp] 7 [sp] 20 [frame]
;; live  gen 	 0 [ax] 1 [dx] 2 [cx] 4 [si] 5 [di] 17 [flags]
;; live  kill	 17 [flags]

(code_label 184 1075 164 19 126 "" [1 uses])
(note 164 184 1324 19 [bb 19] NOTE_INSN_BASIC_BLOCK)
(insn 1324 164 168 19 (set (reg/v:SI 2 cx [orig:94 i ] [94])
        (mem/c:SI (plus:SI (reg/f:SI 6 bp)
                (const_int -48 [0xffffffffffffffd0])) [45 %sfp+-24 S4 A64])) D:\LHX\7.5 contest\t1.cpp:40 90 {*movsi_internal}
     (nil))
(insn 168 1324 1408 19 (set (reg:SI 1 dx [orig:291 MEM[symbol: a, index: _39, step: 4, offset: 0B] ] [291])
        (mem:SI (plus:SI (mult:SI (reg/v:SI 2 cx [orig:94 i ] [94])
                    (const_int 4 [0x4]))
                (symbol_ref:SI ("a") [flags 0x2]  <var_decl 06e5d780 a>)) [21 MEM[symbol: a, index: _39, step: 4, offset: 0B]+0 S4 A32])) D:\LHX\7.5 contest\t1.cpp:40 90 {*movsi_internal}
     (nil))
(insn 1408 168 1409 19 (set (reg:SI 4 si [orig:290 D.83220 ] [290])
        (reg:SI 1 dx [orig:291 MEM[symbol: a, index: _39, step: 4, offset: 0B] ] [291])) D:\LHX\7.5 contest\t1.cpp:40 90 {*movsi_internal}
     (nil))
(insn 1409 1408 1410 19 (set (reg:SI 5 di [ D.83220+4 ])
        (reg:SI 1 dx [orig:291 MEM[symbol: a, index: _39, step: 4, offset: 0B] ] [291])) D:\LHX\7.5 contest\t1.cpp:40 90 {*movsi_internal}
     (expr_list:REG_DEAD (reg:SI 1 dx [orig:291 MEM[symbol: a, index: _39, step: 4, offset: 0B] ] [291])
        (nil)))
(insn 1410 1409 1245 19 (parallel [
            (set (reg:SI 5 di [ D.83220+4 ])
                (ashiftrt:SI (reg:SI 5 di [ D.83220+4 ])
                    (const_int 31 [0x1f])))
            (clobber (reg:CC 17 flags))
        ]) D:\LHX\7.5 contest\t1.cpp:40 523 {ashrsi3_cvt}
     (expr_list:REG_UNUSED (reg:CC 17 flags)
        (nil)))
(note 1245 1410 171 19 NOTE_INSN_DELETED)
(note 171 1245 172 19 NOTE_INSN_DELETED)
(insn 172 171 1307 19 (parallel [
            (set (reg:SI 0 ax [293])
                (mult:SI (mem:SI (plus:SI (mult:SI (reg/v:SI 2 cx [orig:94 i ] [94])
                                (const_int 8 [0x8]))
                            (const:SI (plus:SI (symbol_ref:SI ("pre") [flags 0x2]  <var_decl 06e5d8a0 pre>)
                                    (const_int -4 [0xfffffffffffffffc])))) [34 MEM[symbol: pre, index: _39, step: 8, offset: 4294967288B]+4 S4 A32])
                    (const_int 19260817 [0x125e591])))
            (clobber (reg:CC 17 flags))
        ]) D:\LHX\7.5 contest\t1.cpp:40 306 {*mulsi3_1}
     (expr_list:REG_UNUSED (reg:CC 17 flags)
        (nil)))
(insn 1307 172 1322 19 (set (mem/c:SI (plus:SI (reg/f:SI 6 bp)
                (const_int -56 [0xffffffffffffffc8])) [45 %sfp+-32 S4 A64])
        (reg:SI 0 ax [293])) D:\LHX\7.5 contest\t1.cpp:40 90 {*movsi_internal}
     (expr_list:REG_DEAD (reg:SI 0 ax [293])
        (nil)))
(note 1322 1307 1149 19 NOTE_INSN_DELETED)
(insn 1149 1322 177 19 (set (reg:SI 0 ax [orig:298 D.83220 ] [298])
        (const_int 19260817 [0x125e591])) D:\LHX\7.5 contest\t1.cpp:40 90 {*movsi_internal}
     (nil))
(insn 177 1149 1411 19 (parallel [
            (set (reg:DI 0 ax [orig:298 D.83220 ] [298])
                (mult:DI (zero_extend:DI (reg:SI 0 ax [orig:298 D.83220 ] [298]))
                    (zero_extend:DI (mem:SI (plus:SI (mult:SI (reg/v:SI 2 cx [orig:94 i ] [94])
                                    (const_int 8 [0x8]))
                                (const:SI (plus:SI (symbol_ref:SI ("pre") [flags 0x2]  <var_decl 06e5d8a0 pre>)
                                        (const_int -8 [0xfffffffffffffff8])))) [34 MEM[symbol: pre, index: _39, step: 8, offset: 4294967288B]+0 S4 A64]))))
            (clobber (reg:CC 17 flags))
        ]) D:\LHX\7.5 contest\t1.cpp:40 323 {*umulsidi3_1}
     (expr_list:REG_DEAD (reg/v:SI 2 cx [orig:94 i ] [94])
        (expr_list:REG_UNUSED (reg:CC 17 flags)
            (nil))))
(insn 1411 177 178 19 (set (reg:SI 2 cx [ D.83220+4 ])
        (reg:SI 1 dx [ D.83220+4 ])) D:\LHX\7.5 contest\t1.cpp:40 90 {*movsi_internal}
     (expr_list:REG_DEAD (reg:SI 1 dx [ D.83220+4 ])
        (nil)))
(note 178 1411 1304 19 NOTE_INSN_DELETED)
(note 1304 178 179 19 NOTE_INSN_DELETED)
(insn 179 1304 1413 19 (parallel [
            (set (reg:SI 2 cx [ D.83220+4 ])
                (plus:SI (reg:SI 2 cx [ D.83220+4 ])
                    (mem/c:SI (plus:SI (reg/f:SI 6 bp)
                            (const_int -56 [0xffffffffffffffc8])) [45 %sfp+-32 S4 A64])))
            (clobber (reg:CC 17 flags))
        ]) D:\LHX\7.5 contest\t1.cpp:40 220 {*addsi_1}
     (expr_list:REG_UNUSED (reg:CC 17 flags)
        (nil)))
(insn 1413 179 1414 19 (parallel [
            (set (reg:CC 17 flags)
                (unspec:CC [
                        (reg:SI 4 si [301])
                        (reg:SI 0 ax [orig:298 D.83220 ] [298])
                    ] UNSPEC_ADD_CARRY))
            (set (reg:SI 4 si [301])
                (plus:SI (reg:SI 4 si [301])
                    (reg:SI 0 ax [orig:298 D.83220 ] [298])))
        ]) D:\LHX\7.5 contest\t1.cpp:40 217 {*addsi3_cc}
     (expr_list:REG_DEAD (reg:SI 1 dx [orig:298 D.83220 ] [298])
        (nil)))
(insn 1414 1413 1320 19 (parallel [
            (set (reg:SI 5 di [+4 ])
                (plus:SI (reg:SI 5 di [+4 ])
                    (plus:SI (ltu:SI (reg:CC 17 flags)
                            (const_int 0 [0]))
                        (reg:SI 2 cx [ D.83220+4 ]))))
            (clobber (reg:CC 17 flags))
        ]) D:\LHX\7.5 contest\t1.cpp:40 289 {*addsi3_carry}
     (expr_list:REG_DEAD (reg:CC 17 flags)
        (expr_list:REG_DEAD (reg:SI 2 cx [ D.83220+4 ])
            (expr_list:REG_UNUSED (reg:CC 17 flags)
                (nil)))))
(insn 1320 1414 1417 19 (set (reg/v:SI 2 cx [orig:94 i ] [94])
        (mem/c:SI (plus:SI (reg/f:SI 6 bp)
                (const_int -48 [0xffffffffffffffd0])) [45 %sfp+-24 S4 A64])) D:\LHX\7.5 contest\t1.cpp:40 90 {*movsi_internal}
     (nil))
(insn 1417 1320 1418 19 (set (mem:SI (plus:SI (mult:SI (reg/v:SI 2 cx [orig:94 i ] [94])
                    (const_int 8 [0x8]))
                (symbol_ref:SI ("pre") [flags 0x2]  <var_decl 06e5d8a0 pre>)) [34 MEM[symbol: pre, index: _39, step: 8, offset: 0B]+0 S4 A64])
        (reg:SI 4 si [301])) D:\LHX\7.5 contest\t1.cpp:40 90 {*movsi_internal}
     (expr_list:REG_DEAD (reg:SI 0 ax [301])
        (nil)))
(insn 1418 1417 1301 19 (set (mem:SI (plus:SI (mult:SI (reg/v:SI 2 cx [orig:94 i ] [94])
                    (const_int 8 [0x8]))
                (const:SI (plus:SI (symbol_ref:SI ("pre") [flags 0x2]  <var_decl 06e5d8a0 pre>)
                        (const_int 4 [0x4])))) [34 MEM[symbol: pre, index: _39, step: 8, offset: 0B]+4 S4 A32])
        (reg:SI 5 di [orig:1+4 ] [1])) D:\LHX\7.5 contest\t1.cpp:40 90 {*movsi_internal}
     (expr_list:REG_DEAD (reg:SI 1 dx [+4 ])
        (nil)))
(insn 1301 1418 183 19 (set (reg/v:SI 0 ax [orig:94 i ] [94])
        (reg/v:SI 2 cx [orig:94 i ] [94])) D:\LHX\7.5 contest\t1.cpp:39 90 {*movsi_internal}
     (expr_list:REG_DEAD (reg/v:SI 2 cx [orig:94 i ] [94])
        (nil)))
(insn 183 1301 1319 19 (parallel [
            (set (reg/v:SI 0 ax [orig:94 i ] [94])
                (plus:SI (reg/v:SI 0 ax [orig:94 i ] [94])
                    (const_int 1 [0x1])))
            (clobber (reg:CC 17 flags))
        ]) D:\LHX\7.5 contest\t1.cpp:39 220 {*addsi_1}
     (expr_list:REG_UNUSED (reg:CC 17 flags)
        (nil)))
(insn 1319 183 185 19 (set (mem/c:SI (plus:SI (reg/f:SI 6 bp)
                (const_int -48 [0xffffffffffffffd0])) [45 %sfp+-24 S4 A64])
        (reg/v:SI 0 ax [orig:94 i ] [94])) D:\LHX\7.5 contest\t1.cpp:39 90 {*movsi_internal}
     (nil))
(insn 185 1319 186 19 (set (reg:CCZ 17 flags)
        (compare:CCZ (reg/v:SI 0 ax [orig:94 i ] [94])
            (reg:SI 3 bx [orig:240 D.83218 ] [240]))) D:\LHX\7.5 contest\t1.cpp:39 7 {*cmpsi_1}
     (expr_list:REG_DEAD (reg/v:SI 0 ax [orig:94 i ] [94])
        (nil)))
(jump_insn 186 185 784 19 (set (pc)
        (if_then_else (ne (reg:CCZ 17 flags)
                (const_int 0 [0]))
            (label_ref:SI 184)
            (pc))) D:\LHX\7.5 contest\t1.cpp:39 596 {*jcc_1}
     (expr_list:REG_DEAD (reg:CCZ 17 flags)
        (int_list:REG_BR_PROB 9900 (nil)))
 -> 184)
;; lr  out 	 3 [bx] 6 [bp] 7 [sp] 20 [frame]
;; live  out 	 3 [bx] 6 [bp] 7 [sp] 20 [frame]

 succ:       19 [99.0%]  (DFS_BACK,CAN_FALLTHRU)
             20 [1.0%]  (FALLTHRU,CAN_FALLTHRU,LOOP_EXIT)

basic block 20, loop depth 0, count 0, freq 9, maybe hot
 prev block 19, next block 21, flags: (REACHABLE, RTL)
 pred:       19 [1.0%]  (FALLTHRU,CAN_FALLTHRU,LOOP_EXIT)
;; bb 20 artificial_defs: { }
;; bb 20 artificial_uses: { u-1(6){ }u-1(7){ }}
;; lr  in  	 6 [bp] 7 [sp] 20 [frame]
;; lr  use 	 6 [bp] 7 [sp]
;; lr  def 	 4 [si] 5 [di]
;; live  in  	 6 [bp] 7 [sp] 20 [frame]
;; live  gen 	 4 [si] 5 [di]
;; live  kill	

(note 784 186 13 20 [bb 20] NOTE_INSN_BASIC_BLOCK)
(insn 13 784 199 20 (set (reg/v:SI 4 si [orig:101 i ] [101])
        (mem/c:SI (plus:SI (reg/f:SI 6 bp)
                (const_int -60 [0xffffffffffffffc4])) [45 %sfp+-36 S4 A32])) D:\LHX\7.5 contest\t1.cpp:38 90 {*movsi_internal}
     (nil))
(note 199 13 1076 20 NOTE_INSN_DELETED)
(insn 1076 199 207 20 (set (reg/v:SI 5 di [orig:101 i ] [101])
        (reg/v:SI 4 si [orig:101 i ] [101])) D:\LHX\7.5 contest\t1.cpp:43 90 {*movsi_internal}
     (expr_list:REG_DEAD (reg/v:SI 4 si [orig:101 i ] [101])
        (nil)))
;; lr  out 	 5 [di] 6 [bp] 7 [sp] 20 [frame]
;; live  out 	 5 [di] 6 [bp] 7 [sp] 20 [frame]

 succ:       21 [100.0%]  (FALLTHRU,CAN_FALLTHRU)

basic block 21, loop depth 0, count 0, freq 900, maybe hot
 prev block 20, next block 22, flags: (REACHABLE, RTL, MODIFIED)
 pred:       20 [100.0%]  (FALLTHRU,CAN_FALLTHRU)
             21 [99.0%]  (DFS_BACK,CAN_FALLTHRU)
;; bb 21 artificial_defs: { }
;; bb 21 artificial_uses: { u-1(6){ }u-1(7){ }}
;; lr  in  	 5 [di] 6 [bp] 7 [sp] 20 [frame]
;; lr  use 	 5 [di] 6 [bp] 7 [sp]
;; lr  def 	 0 [ax] 1 [dx] 2 [cx] 3 [bx] 4 [si] 5 [di] 17 [flags]
;; live  in  	 5 [di] 6 [bp] 7 [sp] 20 [frame]
;; live  gen 	 0 [ax] 1 [dx] 2 [cx] 3 [bx] 4 [si] 5 [di] 17 [flags]
;; live  kill	 17 [flags]

(code_label 207 1076 187 21 127 "" [1 uses])
(note 187 207 191 21 [bb 21] NOTE_INSN_BASIC_BLOCK)
(insn 191 187 1397 21 (set (reg:SI 1 dx [orig:305 MEM[symbol: a, index: _411, step: 4, offset: 0B] ] [305])
        (mem:SI (plus:SI (mult:SI (reg/v:SI 5 di [orig:101 i ] [101])
                    (const_int 4 [0x4]))
                (symbol_ref:SI ("a") [flags 0x2]  <var_decl 06e5d780 a>)) [21 MEM[symbol: a, index: _411, step: 4, offset: 0B]+0 S4 A32])) D:\LHX\7.5 contest\t1.cpp:43 90 {*movsi_internal}
     (nil))
(insn 1397 191 1398 21 (set (reg:SI 3 bx [orig:304 D.83220 ] [304])
        (reg:SI 1 dx [orig:305 MEM[symbol: a, index: _411, step: 4, offset: 0B] ] [305])) D:\LHX\7.5 contest\t1.cpp:43 90 {*movsi_internal}
     (nil))
(insn 1398 1397 1399 21 (set (reg:SI 4 si [ D.83220+4 ])
        (reg:SI 1 dx [orig:305 MEM[symbol: a, index: _411, step: 4, offset: 0B] ] [305])) D:\LHX\7.5 contest\t1.cpp:43 90 {*movsi_internal}
     (expr_list:REG_DEAD (reg:SI 1 dx [orig:305 MEM[symbol: a, index: _411, step: 4, offset: 0B] ] [305])
        (nil)))
(insn 1399 1398 1246 21 (parallel [
            (set (reg:SI 4 si [ D.83220+4 ])
                (ashiftrt:SI (reg:SI 4 si [ D.83220+4 ])
                    (const_int 31 [0x1f])))
            (clobber (reg:CC 17 flags))
        ]) D:\LHX\7.5 contest\t1.cpp:43 523 {ashrsi3_cvt}
     (expr_list:REG_UNUSED (reg:CC 17 flags)
        (nil)))
(note 1246 1399 194 21 NOTE_INSN_DELETED)
(note 194 1246 195 21 NOTE_INSN_DELETED)
(insn 195 194 1299 21 (parallel [
            (set (reg:SI 0 ax [307])
                (mult:SI (mem:SI (plus:SI (mult:SI (reg/v:SI 5 di [orig:101 i ] [101])
                                (const_int 8 [0x8]))
                            (const:SI (plus:SI (symbol_ref:SI ("suf") [flags 0x2]  <var_decl 06e5d9c0 suf>)
                                    (const_int 12 [0xc])))) [34 MEM[symbol: suf, index: _411, step: 8, offset: 8B]+4 S4 A32])
                    (const_int 19260817 [0x125e591])))
            (clobber (reg:CC 17 flags))
        ]) D:\LHX\7.5 contest\t1.cpp:43 306 {*mulsi3_1}
     (expr_list:REG_UNUSED (reg:CC 17 flags)
        (nil)))
(insn 1299 195 1325 21 (set (mem/c:SI (plus:SI (reg/f:SI 6 bp)
                (const_int -48 [0xffffffffffffffd0])) [45 %sfp+-24 S4 A64])
        (reg:SI 0 ax [307])) D:\LHX\7.5 contest\t1.cpp:43 90 {*movsi_internal}
     (expr_list:REG_DEAD (reg:SI 0 ax [307])
        (nil)))
(note 1325 1299 1154 21 NOTE_INSN_DELETED)
(insn 1154 1325 200 21 (set (reg:SI 0 ax [orig:312 D.83220 ] [312])
        (const_int 19260817 [0x125e591])) D:\LHX\7.5 contest\t1.cpp:43 90 {*movsi_internal}
     (nil))
(insn 200 1154 1400 21 (parallel [
            (set (reg:DI 0 ax [orig:312 D.83220 ] [312])
                (mult:DI (zero_extend:DI (reg:SI 0 ax [orig:312 D.83220 ] [312]))
                    (zero_extend:DI (mem:SI (plus:SI (mult:SI (reg/v:SI 5 di [orig:101 i ] [101])
                                    (const_int 8 [0x8]))
                                (const:SI (plus:SI (symbol_ref:SI ("suf") [flags 0x2]  <var_decl 06e5d9c0 suf>)
                                        (const_int 8 [0x8])))) [34 MEM[symbol: suf, index: _411, step: 8, offset: 8B]+0 S4 A64]))))
            (clobber (reg:CC 17 flags))
        ]) D:\LHX\7.5 contest\t1.cpp:43 323 {*umulsidi3_1}
     (expr_list:REG_UNUSED (reg:CC 17 flags)
        (nil)))
(insn 1400 200 201 21 (set (reg:SI 2 cx [ D.83220+4 ])
        (reg:SI 1 dx [ D.83220+4 ])) D:\LHX\7.5 contest\t1.cpp:43 90 {*movsi_internal}
     (expr_list:REG_DEAD (reg:SI 1 dx [ D.83220+4 ])
        (nil)))
(note 201 1400 1298 21 NOTE_INSN_DELETED)
(note 1298 201 202 21 NOTE_INSN_DELETED)
(insn 202 1298 1402 21 (parallel [
            (set (reg:SI 2 cx [ D.83220+4 ])
                (plus:SI (reg:SI 2 cx [ D.83220+4 ])
                    (mem/c:SI (plus:SI (reg/f:SI 6 bp)
                            (const_int -48 [0xffffffffffffffd0])) [45 %sfp+-24 S4 A64])))
            (clobber (reg:CC 17 flags))
        ]) D:\LHX\7.5 contest\t1.cpp:43 220 {*addsi_1}
     (expr_list:REG_UNUSED (reg:CC 17 flags)
        (nil)))
(insn 1402 202 1403 21 (parallel [
            (set (reg:CC 17 flags)
                (unspec:CC [
                        (reg:SI 3 bx [315])
                        (reg:SI 0 ax [orig:312 D.83220 ] [312])
                    ] UNSPEC_ADD_CARRY))
            (set (reg:SI 3 bx [315])
                (plus:SI (reg:SI 3 bx [315])
                    (reg:SI 0 ax [orig:312 D.83220 ] [312])))
        ]) D:\LHX\7.5 contest\t1.cpp:43 217 {*addsi3_cc}
     (expr_list:REG_DEAD (reg:SI 1 dx [orig:312 D.83220 ] [312])
        (nil)))
(insn 1403 1402 1406 21 (parallel [
            (set (reg:SI 4 si [+4 ])
                (plus:SI (reg:SI 4 si [+4 ])
                    (plus:SI (ltu:SI (reg:CC 17 flags)
                            (const_int 0 [0]))
                        (reg:SI 2 cx [ D.83220+4 ]))))
            (clobber (reg:CC 17 flags))
        ]) D:\LHX\7.5 contest\t1.cpp:43 289 {*addsi3_carry}
     (expr_list:REG_DEAD (reg:CC 17 flags)
        (expr_list:REG_DEAD (reg:SI 2 cx [ D.83220+4 ])
            (expr_list:REG_UNUSED (reg:CC 17 flags)
                (nil)))))
(insn 1406 1403 1407 21 (set (mem:SI (plus:SI (mult:SI (reg/v:SI 5 di [orig:101 i ] [101])
                    (const_int 8 [0x8]))
                (symbol_ref:SI ("suf") [flags 0x2]  <var_decl 06e5d9c0 suf>)) [34 MEM[symbol: suf, index: _411, step: 8, offset: 0B]+0 S4 A64])
        (reg:SI 3 bx [315])) D:\LHX\7.5 contest\t1.cpp:43 90 {*movsi_internal}
     (expr_list:REG_DEAD (reg:SI 0 ax [315])
        (nil)))
(insn 1407 1406 206 21 (set (mem:SI (plus:SI (mult:SI (reg/v:SI 5 di [orig:101 i ] [101])
                    (const_int 8 [0x8]))
                (const:SI (plus:SI (symbol_ref:SI ("suf") [flags 0x2]  <var_decl 06e5d9c0 suf>)
                        (const_int 4 [0x4])))) [34 MEM[symbol: suf, index: _411, step: 8, offset: 0B]+4 S4 A32])
        (reg:SI 4 si [orig:1+4 ] [1])) D:\LHX\7.5 contest\t1.cpp:43 90 {*movsi_internal}
     (expr_list:REG_DEAD (reg:SI 1 dx [+4 ])
        (nil)))
(insn 206 1407 208 21 (parallel [
            (set (reg/v:SI 5 di [orig:101 i ] [101])
                (plus:SI (reg/v:SI 5 di [orig:101 i ] [101])
                    (const_int -1 [0xffffffffffffffff])))
            (clobber (reg:CC 17 flags))
        ]) D:\LHX\7.5 contest\t1.cpp:42 220 {*addsi_1}
     (expr_list:REG_UNUSED (reg:CC 17 flags)
        (nil)))
(insn 208 206 209 21 (set (reg:CCNO 17 flags)
        (compare:CCNO (reg/v:SI 5 di [orig:101 i ] [101])
            (const_int 0 [0]))) D:\LHX\7.5 contest\t1.cpp:42 3 {*cmpsi_ccno_1}
     (nil))
(jump_insn 209 208 210 21 (set (pc)
        (if_then_else (gt (reg:CCNO 17 flags)
                (const_int 0 [0]))
            (label_ref:SI 207)
            (pc))) D:\LHX\7.5 contest\t1.cpp:42 596 {*jcc_1}
     (expr_list:REG_DEAD (reg:CCNO 17 flags)
        (int_list:REG_BR_PROB 9900 (nil)))
 -> 207)
;; lr  out 	 5 [di] 6 [bp] 7 [sp] 20 [frame]
;; live  out 	 5 [di] 6 [bp] 7 [sp] 20 [frame]

 succ:       21 [99.0%]  (DFS_BACK,CAN_FALLTHRU)
             22 [1.0%]  (FALLTHRU,CAN_FALLTHRU,LOOP_EXIT)

basic block 22, loop depth 0, count 0, freq 9, maybe hot
 prev block 21, next block 23, flags: (REACHABLE, RTL, MODIFIED)
 pred:       21 [1.0%]  (FALLTHRU,CAN_FALLTHRU,LOOP_EXIT)
             17 [1.0%]  (CAN_FALLTHRU)
;; bb 22 artificial_defs: { }
;; bb 22 artificial_uses: { u-1(6){ }u-1(7){ }}
;; lr  in  	 6 [bp] 7 [sp] 20 [frame]
;; lr  use 	 6 [bp] 7 [sp]
;; lr  def 	 0 [ax] 2 [cx] 3 [bx] 5 [di] 17 [flags]
;; live  in  	 6 [bp] 7 [sp] 20 [frame]
;; live  gen 	 0 [ax] 2 [cx] 3 [bx] 5 [di] 17 [flags]
;; live  kill	

(code_label 210 209 211 22 125 "" [1 uses])
(note 211 210 212 22 [bb 22] NOTE_INSN_BASIC_BLOCK)
(insn 212 211 221 22 (set (mem/c:SI (plus:SI (reg/f:SI 6 bp)
                (const_int -28 [0xffffffffffffffe4])) [21 j+0 S4 A32])
        (const_int 1 [0x1])) D:\LHX\7.5 contest\t1.cpp:45 90 {*movsi_internal}
     (nil))
(insn 221 212 15 22 (set (reg:SI 2 cx [orig:252 D.83218 ] [252])
        (mem/c:SI (symbol_ref:SI ("ans") [flags 0x2]  <var_decl 06eeb600 ans>) [21 ans+0 S4 A32])) 90 {*movsi_internal}
     (nil))
(insn 15 221 602 22 (set (reg:SI 3 bx [orig:125 D.83218 ] [125])
        (const_int 1 [0x1])) D:\LHX\7.5 contest\t1.cpp:45 90 {*movsi_internal}
     (expr_list:REG_EQUAL (const_int 1 [0x1])
        (nil)))
(note 602 15 1158 22 NOTE_INSN_DELETED)
(note 1158 602 1297 22 NOTE_INSN_DELETED)
(note 1297 1158 1503 22 NOTE_INSN_DELETED)
(insn 1503 1297 1079 22 (set (reg:SI 0 ax)
        (mem/c:SI (plus:SI (reg/f:SI 6 bp)
                (const_int -60 [0xffffffffffffffc4])) [45 %sfp+-36 S4 A32])) D:\LHX\7.5 contest\t1.cpp:45 90 {*movsi_internal}
     (nil))
(insn 1079 1503 1504 22 (set (reg:SI 5 di [orig:449 D.83218 ] [449])
        (mem/c:SI (plus:SI (reg/f:SI 6 bp)
                (const_int -60 [0xffffffffffffffc4])) [45 %sfp+-36 S4 A32])) 90 {*movsi_internal}
     (nil))
(insn 1504 1079 214 22 (set (reg:CCNO 17 flags)
        (compare:CCNO (reg:SI 0 ax)
            (const_int 0 [0]))) D:\LHX\7.5 contest\t1.cpp:45 3 {*cmpsi_ccno_1}
     (nil))
(jump_insn 214 1504 759 22 (set (pc)
        (if_then_else (gt (reg:CCNO 17 flags)
                (const_int 0 [0]))
            (label_ref:SI 941)
            (pc))) D:\LHX\7.5 contest\t1.cpp:45 596 {*jcc_1}
     (expr_list:REG_DEAD (reg:CCNO 17 flags)
        (int_list:REG_BR_PROB 9100 (nil)))
 -> 941)
;; lr  out 	 2 [cx] 3 [bx] 5 [di] 6 [bp] 7 [sp] 20 [frame]
;; live  out 	 2 [cx] 3 [bx] 5 [di] 6 [bp] 7 [sp] 20 [frame]

 succ:       24 [91.0%]  (CAN_FALLTHRU)
             119 [9.0%]  (FALLTHRU,CAN_FALLTHRU)

basic block 23, loop depth 0, count 0, freq 81, maybe hot
 prev block 22, next block 24, flags: (REACHABLE, RTL, MODIFIED)
 pred:       24 [71.0%]  (CAN_FALLTHRU)
             100 [86.3%]  (CAN_FALLTHRU)
;; bb 23 artificial_defs: { }
;; bb 23 artificial_uses: { u-1(6){ }u-1(7){ }}
;; lr  in  	 2 [cx] 5 [di] 6 [bp] 7 [sp] 20 [frame]
;; lr  use 	 5 [di] 6 [bp] 7 [sp]
;; lr  def 	 3 [bx] 17 [flags]
;; live  in  	 2 [cx] 5 [di] 6 [bp] 7 [sp] 20 [frame]
;; live  gen 	 3 [bx] 17 [flags]
;; live  kill	 17 [flags]

(code_label 608 1224 609 23 130 "" [2 uses])
(note 609 608 1225 23 [bb 23] NOTE_INSN_BASIC_BLOCK)
(insn 1225 609 611 23 (set (reg:SI 3 bx [orig:125 D.83218 ] [125])
        (mem/c:SI (plus:SI (reg/f:SI 6 bp)
                (const_int -60 [0xffffffffffffffc4])) [45 %sfp+-36 S4 A32])) D:\LHX\7.5 contest\t1.cpp:45 90 {*movsi_internal}
     (nil))
(insn 611 1225 612 23 (parallel [
            (set (reg:SI 3 bx [orig:125 D.83218 ] [125])
                (plus:SI (reg:SI 3 bx [orig:125 D.83218 ] [125])
                    (const_int 1 [0x1])))
            (clobber (reg:CC 17 flags))
        ]) D:\LHX\7.5 contest\t1.cpp:45 220 {*addsi_1}
     (expr_list:REG_UNUSED (reg:CC 17 flags)
        (expr_list:REG_EQUAL (plus:SI (mem/c:SI (plus:SI (reg/f:SI 20 frame)
                        (const_int -4 [0xfffffffffffffffc])) [21 j+0 S4 A32])
                (const_int 1 [0x1]))
            (nil))))
(insn 612 611 615 23 (set (mem/c:SI (plus:SI (reg/f:SI 6 bp)
                (const_int -28 [0xffffffffffffffe4])) [21 j+0 S4 A32])
        (reg:SI 3 bx [orig:125 D.83218 ] [125])) D:\LHX\7.5 contest\t1.cpp:45 90 {*movsi_internal}
     (nil))
(insn 615 612 616 23 (set (reg:CCGC 17 flags)
        (compare:CCGC (reg:SI 5 di [orig:449 D.83218 ] [449])
            (reg:SI 3 bx [orig:125 D.83218 ] [125]))) D:\LHX\7.5 contest\t1.cpp:45 7 {*cmpsi_1}
     (nil))
(jump_insn 616 615 617 23 (set (pc)
        (if_then_else (ge (reg:CCGC 17 flags)
                (const_int 0 [0]))
            (label_ref:SI 941)
            (pc))) D:\LHX\7.5 contest\t1.cpp:45 596 {*jcc_1}
     (expr_list:REG_DEAD (reg:CCGC 17 flags)
        (int_list:REG_BR_PROB 9100 (nil)))
 -> 941)
;; lr  out 	 2 [cx] 3 [bx] 5 [di] 6 [bp] 7 [sp] 20 [frame]
;; live  out 	 2 [cx] 3 [bx] 5 [di] 6 [bp] 7 [sp] 20 [frame]

 succ:       24 [91.0%]  (DFS_BACK,CAN_FALLTHRU)
             103 [9.0%]  (FALLTHRU,CAN_FALLTHRU,LOOP_EXIT)

basic block 24, loop depth 0, count 0, freq 92, maybe hot
 prev block 23, next block 25, flags: (REACHABLE, RTL, MODIFIED)
 pred:       22 [91.0%]  (CAN_FALLTHRU)
             23 [91.0%]  (DFS_BACK,CAN_FALLTHRU)
             102 [91.0%]  (DFS_BACK,CAN_FALLTHRU)
;; bb 24 artificial_defs: { }
;; bb 24 artificial_uses: { u-1(6){ }u-1(7){ }}
;; lr  in  	 2 [cx] 3 [bx] 5 [di] 6 [bp] 7 [sp] 20 [frame]
;; lr  use 	 2 [cx] 3 [bx] 5 [di] 6 [bp] 7 [sp]
;; lr  def 	 0 [ax] 1 [dx] 3 [bx] 17 [flags]
;; live  in  	 2 [cx] 3 [bx] 5 [di] 6 [bp] 7 [sp] 20 [frame]
;; live  gen 	 0 [ax] 1 [dx] 3 [bx] 17 [flags]
;; live  kill	 17 [flags]

(code_label 941 216 940 24 209 "" [3 uses])
(note 940 941 1159 24 [bb 24] NOTE_INSN_BASIC_BLOCK)
(insn 1159 940 1395 24 (set (reg:SI 0 ax [orig:317 D.83218 ] [317])
        (reg:SI 5 di [orig:449 D.83218 ] [449])) D:\LHX\7.5 contest\t1.cpp:46 90 {*movsi_internal}
     (nil))
(insn 1395 1159 1396 24 (parallel [
            (set (reg:SI 1 dx [318])
                (ashiftrt:SI (reg:SI 0 ax [orig:317 D.83218 ] [317])
                    (const_int 31 [0x1f])))
            (clobber (reg:CC 17 flags))
        ]) D:\LHX\7.5 contest\t1.cpp:46 523 {ashrsi3_cvt}
     (expr_list:REG_UNUSED (reg:CC 17 flags)
        (nil)))
(insn 1396 1395 895 24 (parallel [
            (set (reg:SI 0 ax [orig:317 D.83218 ] [317])
                (div:SI (reg:SI 0 ax [orig:317 D.83218 ] [317])
                    (reg:SI 3 bx [orig:125 D.83218 ] [125])))
            (set (reg:SI 1 dx [318])
                (mod:SI (reg:SI 0 ax [orig:317 D.83218 ] [317])
                    (reg:SI 3 bx [orig:125 D.83218 ] [125])))
            (use (reg:SI 1 dx [318]))
            (clobber (reg:CC 17 flags))
        ]) D:\LHX\7.5 contest\t1.cpp:46 341 {*divmodsi4_noext}
     (expr_list:REG_DEAD (reg:SI 3 bx [orig:125 D.83218 ] [125])
        (expr_list:REG_UNUSED (reg:CC 17 flags)
            (expr_list:REG_UNUSED (reg:SI 1 dx [318])
                (nil)))))
(insn 895 1396 1161 24 (set (reg:SI 3 bx [orig:451 j ] [451])
        (mem/c:SI (plus:SI (reg/f:SI 6 bp)
                (const_int -28 [0xffffffffffffffe4])) [21 j+0 S4 A32])) 90 {*movsi_internal}
     (nil))
(insn 1161 895 224 24 (set (mem/c:SI (plus:SI (reg/f:SI 6 bp)
                (const_int -60 [0xffffffffffffffc4])) [45 %sfp+-36 S4 A32])
        (reg:SI 3 bx [orig:451 j ] [451])) 90 {*movsi_internal}
     (expr_list:REG_DEAD (reg:SI 3 bx [orig:451 j ] [451])
        (nil)))
(insn 224 1161 225 24 (set (reg:CCGC 17 flags)
        (compare:CCGC (reg:SI 0 ax [orig:317 D.83218 ] [317])
            (reg:SI 2 cx [orig:252 D.83218 ] [252]))) D:\LHX\7.5 contest\t1.cpp:46 7 {*cmpsi_1}
     (expr_list:REG_DEAD (reg:SI 0 ax [orig:317 D.83218 ] [317])
        (nil)))
(jump_insn 225 224 226 24 (set (pc)
        (if_then_else (lt (reg:CCGC 17 flags)
                (const_int 0 [0]))
            (label_ref:SI 608)
            (pc))) D:\LHX\7.5 contest\t1.cpp:46 596 {*jcc_1}
     (expr_list:REG_DEAD (reg:CCGC 17 flags)
        (int_list:REG_BR_PROB 7100 (nil)))
 -> 608)
;; lr  out 	 2 [cx] 5 [di] 6 [bp] 7 [sp] 20 [frame]
;; live  out 	 2 [cx] 5 [di] 6 [bp] 7 [sp] 20 [frame]

 succ:       23 [71.0%]  (CAN_FALLTHRU)
             25 [29.0%]  (FALLTHRU,CAN_FALLTHRU)

basic block 25, loop depth 0, count 0, freq 27, maybe hot
 prev block 24, next block 26, flags: (REACHABLE, RTL, MODIFIED)
 pred:       24 [29.0%]  (FALLTHRU,CAN_FALLTHRU)
;; bb 25 artificial_defs: { }
;; bb 25 artificial_uses: { u-1(6){ }u-1(7){ }}
;; lr  in  	 6 [bp] 7 [sp] 20 [frame]
;; lr  use 	 6 [bp] 7 [sp]
;; lr  def 	 0 [ax] 1 [dx] 2 [cx] 3 [bx] 4 [si] 5 [di] 7 [sp] 8 [st] 9 [st(1)] 10 [st(2)] 11 [st(3)] 12 [st(4)] 13 [st(5)] 14 [st(6)] 15 [st(7)] 17 [flags] 18 [fpsr] 19 [fpcr] 21 [xmm0] 22 [xmm1] 23 [xmm2] 24 [xmm3] 25 [xmm4] 26 [xmm5] 27 [xmm6] 28 [xmm7] 29 [mm0] 30 [mm1] 31 [mm2] 32 [mm3] 33 [mm4] 34 [mm5] 35 [mm6] 36 [mm7] 37 [] 38 [] 39 [] 40 [] 41 [] 42 [] 43 [] 44 [] 45 [] 46 [] 47 [] 48 [] 49 [] 50 [] 51 [] 52 [] 53 [] 54 [] 55 [] 56 [] 57 [] 58 [] 59 [] 60 [] 61 [] 62 [] 63 [] 64 [] 65 [] 66 [] 67 [] 68 [] 69 [] 70 [] 71 [] 72 [] 73 [] 74 [] 75 [] 76 []
;; live  in  	 6 [bp] 7 [sp] 20 [frame]
;; live  gen 	 0 [ax] 2 [cx] 3 [bx] 4 [si] 5 [di] 7 [sp] 17 [flags]
;; live  kill	 0 [ax] 17 [flags]

(note 226 225 228 25 [bb 25] NOTE_INSN_BASIC_BLOCK)
(insn 228 226 229 25 (set (reg/f:SI 0 ax [orig:320 MEM[(struct _Rb_tree_node_base * *)&s + 8B] ] [320])
        (mem/f/c:SI (const:SI (plus:SI (symbol_ref:SI ("s") [flags 0x2]  <var_decl 06d9cd20 s>)
                    (const_int 8 [0x8]))) [6 MEM[(struct _Rb_tree_node_base * *)&s + 8B]+0 S4 A32])) D:/Dev-Cpp/MinGW64/lib/gcc/x86_64-w64-mingw32/4.9.2/include/c++/bits/stl_tree.h:908 90 {*movsi_internal}
     (expr_list:REG_EQUIV (mem/f/c:SI (const:SI (plus:SI (symbol_ref:SI ("s") [flags 0x2]  <var_decl 06d9cd20 s>)
                    (const_int 8 [0x8]))) [6 MEM[(struct _Rb_tree_node_base * *)&s + 8B]+0 S4 A32])
        (nil)))
(insn 229 228 230 25 (set (mem:SI (reg/f:SI 7 sp) [0  S4 A32])
        (reg/f:SI 0 ax [orig:320 MEM[(struct _Rb_tree_node_base * *)&s + 8B] ] [320])) D:/Dev-Cpp/MinGW64/lib/gcc/x86_64-w64-mingw32/4.9.2/include/c++/bits/stl_tree.h:908 90 {*movsi_internal}
     (expr_list:REG_DEAD (reg/f:SI 0 ax [orig:320 MEM[(struct _Rb_tree_node_base * *)&s + 8B] ] [320])
        (nil)))
(insn 230 229 231 25 (set (reg:SI 2 cx)
        (symbol_ref:SI ("s") [flags 0x2]  <var_decl 06d9cd20 s>)) D:/Dev-Cpp/MinGW64/lib/gcc/x86_64-w64-mingw32/4.9.2/include/c++/bits/stl_tree.h:908 90 {*movsi_internal}
     (nil))
(call_insn 231 230 232 25 (parallel [
            (call (mem:QI (symbol_ref:SI ("_ZNSt8_Rb_treeIySt4pairIKyiESt10_Select1stIS2_ESt4lessIyESaIS2_EE8_M_eraseEPSt13_Rb_tree_nodeIS2_E") [flags 0x3]  <function_decl 06e20200 _M_erase>) [0 _M_erase S1 A8])
                (const_int 4 [0x4]))
            (set (reg/f:SI 7 sp)
                (plus:SI (reg/f:SI 7 sp)
                    (const_int 4 [0x4])))
        ]) D:/Dev-Cpp/MinGW64/lib/gcc/x86_64-w64-mingw32/4.9.2/include/c++/bits/stl_tree.h:908 646 {*call_pop}
     (expr_list:REG_DEAD (reg:SI 2 cx)
        (expr_list:REG_ARGS_SIZE (const_int -4 [0xfffffffffffffffc])
            (expr_list:REG_EH_REGION (const_int 0 [0])
                (nil))))
    (expr_list:SI (use (reg:SI 2 cx))
        (expr_list:SI (use (mem/f:SI (reg/f:SI 7 sp) [0  S4 A32]))
            (nil))))
(insn 232 231 234 25 (parallel [
            (set (reg/f:SI 7 sp)
                (plus:SI (reg/f:SI 7 sp)
                    (const_int -4 [0xfffffffffffffffc])))
            (clobber (reg:CC 17 flags))
        ]) D:/Dev-Cpp/MinGW64/lib/gcc/x86_64-w64-mingw32/4.9.2/include/c++/bits/stl_tree.h:908 220 {*addsi_1}
     (expr_list:REG_UNUSED (reg:CC 17 flags)
        (expr_list:REG_ARGS_SIZE (const_int 0 [0])
            (nil))))
(insn 234 232 236 25 (set (mem/f/c:SI (const:SI (plus:SI (symbol_ref:SI ("s") [flags 0x2]  <var_decl 06d9cd20 s>)
                    (const_int 12 [0xc]))) [6 MEM[(struct _Rb_tree_node_base * &)&s + 12]+0 S4 A32])
        (const:SI (plus:SI (symbol_ref:SI ("s") [flags 0x2]  <var_decl 06d9cd20 s>)
                (const_int 4 [0x4])))) D:/Dev-Cpp/MinGW64/lib/gcc/x86_64-w64-mingw32/4.9.2/include/c++/bits/stl_tree.h:909 90 {*movsi_internal}
     (nil))
(insn 236 234 238 25 (set (mem/f/c:SI (const:SI (plus:SI (symbol_ref:SI ("s") [flags 0x2]  <var_decl 06d9cd20 s>)
                    (const_int 8 [0x8]))) [6 MEM[(struct _Rb_tree_node_base * &)&s + 8]+0 S4 A32])
        (const_int 0 [0])) D:/Dev-Cpp/MinGW64/lib/gcc/x86_64-w64-mingw32/4.9.2/include/c++/bits/stl_tree.h:910 90 {*movsi_internal}
     (nil))
(insn 238 236 240 25 (set (mem/f/c:SI (const:SI (plus:SI (symbol_ref:SI ("s") [flags 0x2]  <var_decl 06d9cd20 s>)
                    (const_int 16 [0x10]))) [6 MEM[(struct _Rb_tree_node_base * &)&s + 16]+0 S4 A32])
        (const:SI (plus:SI (symbol_ref:SI ("s") [flags 0x2]  <var_decl 06d9cd20 s>)
                (const_int 4 [0x4])))) D:/Dev-Cpp/MinGW64/lib/gcc/x86_64-w64-mingw32/4.9.2/include/c++/bits/stl_tree.h:911 90 {*movsi_internal}
     (nil))
(insn 240 238 241 25 (set (mem/c:SI (const:SI (plus:SI (symbol_ref:SI ("s") [flags 0x2]  <var_decl 06d9cd20 s>)
                    (const_int 20 [0x14]))) [21 MEM[(struct _Rb_tree *)&s]._M_impl._M_node_count+0 S4 A32])
        (const_int 0 [0])) D:/Dev-Cpp/MinGW64/lib/gcc/x86_64-w64-mingw32/4.9.2/include/c++/bits/stl_tree.h:912 90 {*movsi_internal}
     (nil))
(insn 241 240 1249 25 (set (reg:SI 0 ax [orig:451 j ] [451])
        (mem/c:SI (plus:SI (reg/f:SI 6 bp)
                (const_int -28 [0xffffffffffffffe4])) [21 j+0 S4 A32])) D:\LHX\7.5 contest\t1.cpp:47 90 {*movsi_internal}
     (nil))
(insn 1249 241 911 25 (set (mem/c:SI (plus:SI (reg/f:SI 6 bp)
                (const_int -60 [0xffffffffffffffc4])) [45 %sfp+-36 S4 A32])
        (reg:SI 0 ax [orig:451 j ] [451])) D:\LHX\7.5 contest\t1.cpp:47 90 {*movsi_internal}
     (nil))
(insn 911 1249 1393 25 (set (reg:SI 5 di [orig:106 D.83218 ] [106])
        (reg:SI 0 ax [orig:451 j ] [451])) D:\LHX\7.5 contest\t1.cpp:47 90 {*movsi_internal}
     (nil))
(insn 1393 911 1394 25 (set (reg:SI 4 si [ b+4 ])
        (reg:SI 0 ax [orig:104 b ] [104])) D:\LHX\7.5 contest\t1.cpp:47 90 {*movsi_internal}
     (nil))
(insn 1394 1393 243 25 (parallel [
            (set (reg:SI 4 si [ b+4 ])
                (ashiftrt:SI (reg:SI 4 si [ b+4 ])
                    (const_int 31 [0x1f])))
            (clobber (reg:CC 17 flags))
        ]) D:\LHX\7.5 contest\t1.cpp:47 523 {ashrsi3_cvt}
     (expr_list:REG_UNUSED (reg:CC 17 flags)
        (nil)))
(note 243 1394 244 25 NOTE_INSN_DELETED)
(insn 244 243 245 25 (parallel [
            (set (reg:CCZ 17 flags)
                (compare:CCZ (ior:SI (reg:SI 0 ax [503])
                        (reg:SI 4 si [ b+4 ]))
                    (const_int 0 [0])))
            (clobber (reg:SI 0 ax [503]))
        ]) D:\LHX\7.5 contest\t1.cpp:26 425 {*iorsi_3}
     (expr_list:REG_DEAD (reg:SI 0 ax [503])
        (expr_list:REG_UNUSED (reg:SI 0 ax [503])
            (nil))))
(jump_insn 245 244 246 25 (set (pc)
        (if_then_else (eq (reg:CCZ 17 flags)
                (const_int 0 [0]))
            (label_ref:SI 789)
            (pc))) D:\LHX\7.5 contest\t1.cpp:26 596 {*jcc_1}
     (expr_list:REG_DEAD (reg:CCZ 17 flags)
        (int_list:REG_BR_PROB 900 (nil)))
 -> 789)
;; lr  out 	 4 [si] 5 [di] 6 [bp] 7 [sp] 20 [frame]
;; live  out 	 4 [si] 5 [di] 6 [bp] 7 [sp] 20 [frame]

 succ:       26 [91.0%]  (FALLTHRU,CAN_FALLTHRU)
             117 [9.0%]  (CAN_FALLTHRU)

basic block 26, loop depth 0, count 0, freq 24, maybe hot
 prev block 25, next block 27, flags: (REACHABLE, RTL)
 pred:       25 [91.0%]  (FALLTHRU,CAN_FALLTHRU)
;; bb 26 artificial_defs: { }
;; bb 26 artificial_uses: { u-1(6){ }u-1(7){ }}
;; lr  in  	 4 [si] 5 [di] 6 [bp] 7 [sp] 20 [frame]
;; lr  use 	 4 [si] 5 [di] 6 [bp] 7 [sp]
;; lr  def 	 0 [ax] 1 [dx] 2 [cx] 3 [bx] 17 [flags]
;; live  in  	 4 [si] 5 [di] 6 [bp] 7 [sp] 20 [frame]
;; live  gen 	 0 [ax] 1 [dx] 2 [cx] 3 [bx]
;; live  kill	 17 [flags]

(note 246 245 1385 26 [bb 26] NOTE_INSN_BASIC_BLOCK)
(insn 1385 246 1502 26 (set (reg:SI 0 ax [orig:135 a ] [135])
        (const_int 19260817 [0x125e591])) D:\LHX\7.5 contest\t1.cpp:26 90 {*movsi_internal}
     (nil))
(insn 1502 1385 1387 26 (parallel [
            (set (reg:SI 1 dx [ a+4 ])
                (const_int 0 [0]))
            (clobber (reg:CC 17 flags))
        ]) D:\LHX\7.5 contest\t1.cpp:26 82 {*movsi_xor}
     (nil))
(insn 1387 1502 1388 26 (set (mem/c:SI (plus:SI (reg/f:SI 6 bp)
                (const_int -56 [0xffffffffffffffc8])) [45 %sfp+-32 S4 A64])
        (const_int 1 [0x1])) D:\LHX\7.5 contest\t1.cpp:26 90 {*movsi_internal}
     (nil))
(insn 1388 1387 1389 26 (set (mem/c:SI (plus:SI (reg/f:SI 6 bp)
                (const_int -52 [0xffffffffffffffcc])) [45 %sfp+-28 S4 A32])
        (const_int 0 [0])) D:\LHX\7.5 contest\t1.cpp:26 90 {*movsi_internal}
     (nil))
(insn 1389 1388 1390 26 (set (reg:SI 2 cx [orig:104 b ] [104])
        (reg:SI 5 di [orig:104 b ] [104])) D:\LHX\7.5 contest\t1.cpp:26 90 {*movsi_internal}
     (expr_list:REG_DEAD (reg:SI 3 bx [orig:104 b ] [104])
        (nil)))
(insn 1390 1389 1081 26 (set (reg:SI 3 bx [ b+4 ])
        (reg:SI 4 si [ b+4 ])) D:\LHX\7.5 contest\t1.cpp:26 90 {*movsi_internal}
     (expr_list:REG_DEAD (reg:SI 4 si [ b+4 ])
        (nil)))
(insn 1081 1390 1391 26 (set (mem/c:SI (plus:SI (reg/f:SI 6 bp)
                (const_int -72 [0xffffffffffffffb8])) [45 %sfp+-48 S4 A64])
        (reg:SI 5 di [orig:106 D.83218 ] [106])) D:\LHX\7.5 contest\t1.cpp:26 90 {*movsi_internal}
     (expr_list:REG_DEAD (reg:SI 5 di [orig:106 D.83218 ] [106])
        (nil)))
(insn 1391 1081 1392 26 (set (mem/c:SI (plus:SI (reg/f:SI 6 bp)
                (const_int -48 [0xffffffffffffffd0])) [45 %sfp+-24 S4 A64])
        (reg:SI 0 ax [orig:135 a ] [135])) D:\LHX\7.5 contest\t1.cpp:26 90 {*movsi_internal}
     (expr_list:REG_DEAD (reg:SI 0 ax [orig:135 a ] [135])
        (nil)))
(insn 1392 1391 271 26 (set (mem/c:SI (plus:SI (reg/f:SI 6 bp)
                (const_int -44 [0xffffffffffffffd4])) [45 %sfp+-20 S4 A32])
        (reg:SI 1 dx [ a+4 ])) D:\LHX\7.5 contest\t1.cpp:26 90 {*movsi_internal}
     (expr_list:REG_DEAD (reg:SI 1 dx [ a+4 ])
        (nil)))
;; lr  out 	 2 [cx] 3 [bx] 6 [bp] 7 [sp] 20 [frame]
;; live  out 	 2 [cx] 3 [bx] 6 [bp] 7 [sp] 20 [frame]

 succ:       27 [100.0%]  (FALLTHRU,CAN_FALLTHRU)

basic block 27, loop depth 0, count 0, freq 270, maybe hot
 prev block 26, next block 28, flags: (REACHABLE, RTL, MODIFIED)
 pred:       26 [100.0%]  (FALLTHRU,CAN_FALLTHRU)
             29 [91.0%]  (DFS_BACK,CAN_FALLTHRU)
;; bb 27 artificial_defs: { }
;; bb 27 artificial_uses: { u-1(6){ }u-1(7){ }}
;; lr  in  	 2 [cx] 3 [bx] 6 [bp] 7 [sp] 20 [frame]
;; lr  use 	 2 [cx] 6 [bp] 7 [sp]
;; lr  def 	 4 [si] 17 [flags]
;; live  in  	 2 [cx] 3 [bx] 6 [bp] 7 [sp] 20 [frame]
;; live  gen 	 4 [si] 17 [flags]
;; live  kill	 17 [flags]

(code_label 271 1392 247 27 133 "" [1 uses])
(note 247 271 1167 27 [bb 27] NOTE_INSN_BASIC_BLOCK)
(insn 1167 247 248 27 (set (reg:SI 4 si [orig:439 D.83220 ] [439])
        (reg:SI 2 cx [orig:104 b ] [104])) D:\LHX\7.5 contest\t1.cpp:27 90 {*movsi_internal}
     (nil))
(insn 248 1167 251 27 (parallel [
            (set (reg:SI 4 si [orig:439 D.83220 ] [439])
                (and:SI (reg:SI 4 si [orig:439 D.83220 ] [439])
                    (const_int 1 [0x1])))
            (clobber (reg:CC 17 flags))
        ]) D:\LHX\7.5 contest\t1.cpp:27 370 {*andsi_1}
     (expr_list:REG_UNUSED (reg:CC 17 flags)
        (nil)))
(insn 251 248 252 27 (set (reg:CCZ 17 flags)
        (compare:CCZ (reg:SI 4 si [orig:439 D.83220 ] [439])
            (const_int 0 [0]))) D:\LHX\7.5 contest\t1.cpp:27 3 {*cmpsi_ccno_1}
     (expr_list:REG_DEAD (reg:SI 4 si [orig:439 D.83220 ] [439])
        (nil)))
(jump_insn 252 251 253 27 (set (pc)
        (if_then_else (eq (reg:CCZ 17 flags)
                (const_int 0 [0]))
            (label_ref:SI 261)
            (pc))) D:\LHX\7.5 contest\t1.cpp:27 596 {*jcc_1}
     (expr_list:REG_DEAD (reg:CCZ 17 flags)
        (int_list:REG_BR_PROB 5000 (nil)))
 -> 261)
;; lr  out 	 2 [cx] 3 [bx] 6 [bp] 7 [sp] 20 [frame]
;; live  out 	 2 [cx] 3 [bx] 6 [bp] 7 [sp] 20 [frame]

 succ:       28 [50.0%]  (FALLTHRU,CAN_FALLTHRU)
             29 [50.0%]  (CAN_FALLTHRU)

basic block 28, loop depth 0, count 0, freq 135, maybe hot
 prev block 27, next block 29, flags: (REACHABLE, RTL)
 pred:       27 [50.0%]  (FALLTHRU,CAN_FALLTHRU)
;; bb 28 artificial_defs: { }
;; bb 28 artificial_uses: { u-1(6){ }u-1(7){ }}
;; lr  in  	 2 [cx] 3 [bx] 6 [bp] 7 [sp] 20 [frame]
;; lr  use 	 6 [bp] 7 [sp]
;; lr  def 	 0 [ax] 1 [dx] 4 [si] 5 [di] 17 [flags]
;; live  in  	 2 [cx] 3 [bx] 6 [bp] 7 [sp] 20 [frame]
;; live  gen 	 0 [ax] 1 [dx] 4 [si] 5 [di]
;; live  kill	 17 [flags]

(note 253 252 1381 28 [bb 28] NOTE_INSN_BASIC_BLOCK)
(insn 1381 253 1382 28 (set (reg:SI 0 ax [orig:136 tmod ] [136])
        (mem/c:SI (plus:SI (reg/f:SI 6 bp)
                (const_int -56 [0xffffffffffffffc8])) [45 %sfp+-32 S4 A64])) D:\LHX\7.5 contest\t1.cpp:27 90 {*movsi_internal}
     (nil))
(insn 1382 1381 1498 28 (set (reg:SI 1 dx [ tmod+4 ])
        (mem/c:SI (plus:SI (reg/f:SI 6 bp)
                (const_int -52 [0xffffffffffffffcc])) [45 %sfp+-28 S4 A32])) D:\LHX\7.5 contest\t1.cpp:27 90 {*movsi_internal}
     (nil))
(insn 1498 1382 1499 28 (set (reg:SI 5 di [328])
        (mem/c:SI (plus:SI (reg/f:SI 6 bp)
                (const_int -48 [0xffffffffffffffd0])) [45 %sfp+-24 S4 A64])) D:\LHX\7.5 contest\t1.cpp:27 90 {*movsi_internal}
     (nil))
(insn 1499 1498 1327 28 (parallel [
            (set (reg:SI 5 di [328])
                (mult:SI (reg:SI 5 di [328])
                    (reg:SI 1 dx [ tmod+4 ])))
            (clobber (reg:CC 17 flags))
        ]) D:\LHX\7.5 contest\t1.cpp:27 306 {*mulsi3_1}
     (nil))
(note 1327 1499 1500 28 NOTE_INSN_DELETED)
(insn 1500 1327 1501 28 (set (reg:SI 4 si [329])
        (mem/c:SI (plus:SI (reg/f:SI 6 bp)
                (const_int -44 [0xffffffffffffffd4])) [45 %sfp+-20 S4 A32])) D:\LHX\7.5 contest\t1.cpp:27 90 {*movsi_internal}
     (nil))
(insn 1501 1500 256 28 (parallel [
            (set (reg:SI 4 si [329])
                (mult:SI (reg:SI 4 si [329])
                    (reg:SI 0 ax [orig:136 tmod ] [136])))
            (clobber (reg:CC 17 flags))
        ]) D:\LHX\7.5 contest\t1.cpp:27 306 {*mulsi3_1}
     (nil))
(insn 256 1501 1174 28 (parallel [
            (set (reg:SI 4 si [330])
                (plus:SI (reg:SI 4 si [329])
                    (reg:SI 5 di [328])))
            (clobber (reg:CC 17 flags))
        ]) D:\LHX\7.5 contest\t1.cpp:27 220 {*addsi_1}
     (expr_list:REG_DEAD (reg:SI 5 di [328])
        (expr_list:REG_UNUSED (reg:CC 17 flags)
            (nil))))
(insn 1174 256 257 28 (set (reg:SI 0 ax [orig:136 tmod ] [136])
        (mem/c:SI (plus:SI (reg/f:SI 6 bp)
                (const_int -56 [0xffffffffffffffc8])) [45 %sfp+-32 S4 A64])) D:\LHX\7.5 contest\t1.cpp:27 90 {*movsi_internal}
     (nil))
(insn 257 1174 1383 28 (parallel [
            (set (reg/v:DI 0 ax [orig:136 tmod ] [136])
                (mult:DI (zero_extend:DI (reg:SI 0 ax [orig:136 tmod ] [136]))
                    (zero_extend:DI (mem/c:SI (plus:SI (reg/f:SI 6 bp)
                                (const_int -48 [0xffffffffffffffd0])) [45 %sfp+-24 S4 A64]))))
            (clobber (reg:CC 17 flags))
        ]) D:\LHX\7.5 contest\t1.cpp:27 323 {*umulsidi3_1}
     (expr_list:REG_UNUSED (reg:CC 17 flags)
        (nil)))
(insn 1383 257 1384 28 (set (mem/c:SI (plus:SI (reg/f:SI 6 bp)
                (const_int -56 [0xffffffffffffffc8])) [45 %sfp+-32 S4 A64])
        (reg:SI 0 ax [orig:136 tmod ] [136])) D:\LHX\7.5 contest\t1.cpp:27 90 {*movsi_internal}
     (expr_list:REG_DEAD (reg:SI 0 ax [orig:136 tmod ] [136])
        (nil)))
(insn 1384 1383 258 28 (set (mem/c:SI (plus:SI (reg/f:SI 6 bp)
                (const_int -52 [0xffffffffffffffcc])) [45 %sfp+-28 S4 A32])
        (reg:SI 1 dx [ tmod+4 ])) D:\LHX\7.5 contest\t1.cpp:27 90 {*movsi_internal}
     (expr_list:REG_DEAD (reg:SI 1 dx [ tmod+4 ])
        (nil)))
(note 258 1384 259 28 NOTE_INSN_DELETED)
(insn 259 258 261 28 (parallel [
            (set (mem/c:SI (plus:SI (reg/f:SI 6 bp)
                        (const_int -52 [0xffffffffffffffcc])) [45 %sfp+-28 S4 A32])
                (plus:SI (mem/c:SI (plus:SI (reg/f:SI 6 bp)
                            (const_int -52 [0xffffffffffffffcc])) [45 %sfp+-28 S4 A32])
                    (reg:SI 4 si [330])))
            (clobber (reg:CC 17 flags))
        ]) D:\LHX\7.5 contest\t1.cpp:27 220 {*addsi_1}
     (expr_list:REG_DEAD (reg:SI 4 si [330])
        (expr_list:REG_UNUSED (reg:CC 17 flags)
            (nil))))
;; lr  out 	 2 [cx] 3 [bx] 6 [bp] 7 [sp] 20 [frame]
;; live  out 	 2 [cx] 3 [bx] 6 [bp] 7 [sp] 20 [frame]

 succ:       29 [100.0%]  (FALLTHRU,CAN_FALLTHRU)

basic block 29, loop depth 0, count 0, freq 270, maybe hot
 prev block 28, next block 30, flags: (REACHABLE, RTL, MODIFIED)
 pred:       27 [50.0%]  (CAN_FALLTHRU)
             28 [100.0%]  (FALLTHRU,CAN_FALLTHRU)
;; bb 29 artificial_defs: { }
;; bb 29 artificial_uses: { u-1(6){ }u-1(7){ }}
;; lr  in  	 2 [cx] 3 [bx] 6 [bp] 7 [sp] 20 [frame]
;; lr  use 	 2 [cx] 3 [bx] 6 [bp] 7 [sp]
;; lr  def 	 0 [ax] 1 [dx] 2 [cx] 3 [bx] 4 [si] 17 [flags]
;; live  in  	 2 [cx] 3 [bx] 6 [bp] 7 [sp] 20 [frame]
;; live  gen 	 0 [ax] 1 [dx] 2 [cx] 3 [bx] 4 [si] 17 [flags]
;; live  kill	 0 [ax] 17 [flags]

(code_label 261 259 262 29 132 "" [1 uses])
(note 262 261 1378 29 [bb 29] NOTE_INSN_BASIC_BLOCK)
(insn 1378 262 1494 29 (set (reg:SI 1 dx [ a+4 ])
        (mem/c:SI (plus:SI (reg/f:SI 6 bp)
                (const_int -44 [0xffffffffffffffd4])) [45 %sfp+-20 S4 A32])) D:\LHX\7.5 contest\t1.cpp:28 90 {*movsi_internal}
     (nil))
(insn 1494 1378 1495 29 (set (reg:SI 4 si [332])
        (mem/c:SI (plus:SI (reg/f:SI 6 bp)
                (const_int -48 [0xffffffffffffffd0])) [45 %sfp+-24 S4 A64])) D:\LHX\7.5 contest\t1.cpp:28 90 {*movsi_internal}
     (nil))
(insn 1495 1494 265 29 (parallel [
            (set (reg:SI 4 si [332])
                (mult:SI (reg:SI 4 si [332])
                    (reg:SI 1 dx [ a+4 ])))
            (clobber (reg:CC 17 flags))
        ]) D:\LHX\7.5 contest\t1.cpp:28 306 {*mulsi3_1}
     (nil))
(insn 265 1495 1329 29 (parallel [
            (set (reg:SI 4 si [334])
                (ashift:SI (reg:SI 4 si [332])
                    (const_int 1 [0x1])))
            (clobber (reg:CC 17 flags))
        ]) D:\LHX\7.5 contest\t1.cpp:28 496 {*ashlsi3_1}
     (expr_list:REG_UNUSED (reg:CC 17 flags)
        (nil)))
(note 1329 265 1295 29 NOTE_INSN_DELETED)
(insn 1295 1329 266 29 (set (reg:SI 0 ax [orig:135 a ] [135])
        (mem/c:SI (plus:SI (reg/f:SI 6 bp)
                (const_int -48 [0xffffffffffffffd0])) [45 %sfp+-24 S4 A64])) D:\LHX\7.5 contest\t1.cpp:28 90 {*movsi_internal}
     (nil))
(insn 266 1295 1379 29 (parallel [
            (set (reg/v:DI 0 ax [orig:135 a ] [135])
                (mult:DI (zero_extend:DI (reg:SI 0 ax [orig:135 a ] [135]))
                    (zero_extend:DI (reg:SI 0 ax))))
            (clobber (reg:CC 17 flags))
        ]) D:\LHX\7.5 contest\t1.cpp:28 323 {*umulsidi3_1}
     (expr_list:REG_UNUSED (reg:CC 17 flags)
        (nil)))
(insn 1379 266 1380 29 (set (mem/c:SI (plus:SI (reg/f:SI 6 bp)
                (const_int -48 [0xffffffffffffffd0])) [45 %sfp+-24 S4 A64])
        (reg:SI 0 ax [orig:135 a ] [135])) D:\LHX\7.5 contest\t1.cpp:28 90 {*movsi_internal}
     (expr_list:REG_DEAD (reg:SI 0 ax [orig:135 a ] [135])
        (nil)))
(insn 1380 1379 267 29 (set (mem/c:SI (plus:SI (reg/f:SI 6 bp)
                (const_int -44 [0xffffffffffffffd4])) [45 %sfp+-20 S4 A32])
        (reg:SI 1 dx [ a+4 ])) D:\LHX\7.5 contest\t1.cpp:28 90 {*movsi_internal}
     (expr_list:REG_DEAD (reg:SI 1 dx [ a+4 ])
        (nil)))
(note 267 1380 268 29 NOTE_INSN_DELETED)
(insn 268 267 1496 29 (parallel [
            (set (mem/c:SI (plus:SI (reg/f:SI 6 bp)
                        (const_int -44 [0xffffffffffffffd4])) [45 %sfp+-20 S4 A32])
                (plus:SI (mem/c:SI (plus:SI (reg/f:SI 6 bp)
                            (const_int -44 [0xffffffffffffffd4])) [45 %sfp+-20 S4 A32])
                    (reg:SI 4 si [334])))
            (clobber (reg:CC 17 flags))
        ]) D:\LHX\7.5 contest\t1.cpp:28 220 {*addsi_1}
     (expr_list:REG_DEAD (reg:SI 4 si [334])
        (expr_list:REG_UNUSED (reg:CC 17 flags)
            (nil))))
(insn 1496 268 1497 29 (parallel [
            (set (reg:SI 2 cx [orig:104 b ] [104])
                (ior:SI (lshiftrt:SI (reg:SI 2 cx [orig:104 b ] [104])
                        (const_int 1 [0x1]))
                    (ashift:SI (reg:SI 3 bx [ b+4 ])
                        (minus:QI (const_int 32 [0x20])
                            (const_int 1 [0x1])))))
            (clobber (reg:CC 17 flags))
        ]) D:\LHX\7.5 contest\t1.cpp:28 521 {x86_shrd}
     (nil))
(insn 1497 1496 272 29 (parallel [
            (set (reg:SI 3 bx [ b+4 ])
                (lshiftrt:SI (reg:SI 3 bx [ b+4 ])
                    (const_int 1 [0x1])))
            (clobber (reg:CC 17 flags))
        ]) D:\LHX\7.5 contest\t1.cpp:28 529 {*lshrsi3_1}
     (nil))
(note 272 1497 1178 29 NOTE_INSN_DELETED)
(insn 1178 272 273 29 (set (reg:SI 0 ax [504])
        (reg:SI 3 bx [ b+4 ])) D:\LHX\7.5 contest\t1.cpp:26 90 {*movsi_internal}
     (nil))
(insn 273 1178 274 29 (parallel [
            (set (reg:CCZ 17 flags)
                (compare:CCZ (ior:SI (reg:SI 0 ax [504])
                        (reg:SI 2 cx [orig:104 b ] [104]))
                    (const_int 0 [0])))
            (clobber (reg:SI 0 ax [504]))
        ]) D:\LHX\7.5 contest\t1.cpp:26 425 {*iorsi_3}
     (expr_list:REG_DEAD (reg:SI 0 ax [504])
        (expr_list:REG_UNUSED (reg:SI 0 ax [504])
            (nil))))
(jump_insn 274 273 995 29 (set (pc)
        (if_then_else (ne (reg:CCZ 17 flags)
                (const_int 0 [0]))
            (label_ref:SI 271)
            (pc))) D:\LHX\7.5 contest\t1.cpp:26 596 {*jcc_1}
     (expr_list:REG_DEAD (reg:CCZ 17 flags)
        (int_list:REG_BR_PROB 9100 (nil)))
 -> 271)
;; lr  out 	 2 [cx] 3 [bx] 6 [bp] 7 [sp] 20 [frame]
;; live  out 	 2 [cx] 3 [bx] 6 [bp] 7 [sp] 20 [frame]

 succ:       27 [91.0%]  (DFS_BACK,CAN_FALLTHRU)
             30 [9.0%]  (FALLTHRU,CAN_FALLTHRU,LOOP_EXIT)

basic block 30, loop depth 0, count 0, freq 24, maybe hot
 prev block 29, next block 31, flags: (REACHABLE, RTL, MODIFIED)
 pred:       29 [9.0%]  (FALLTHRU,CAN_FALLTHRU,LOOP_EXIT)
;; bb 30 artificial_defs: { }
;; bb 30 artificial_uses: { u-1(6){ }u-1(7){ }}
;; lr  in  	 6 [bp] 7 [sp] 20 [frame]
;; lr  use 	 6 [bp] 7 [sp]
;; lr  def 	 5 [di]
;; live  in  	 6 [bp] 7 [sp] 20 [frame]
;; live  gen 	 5 [di]
;; live  kill	

(note 995 274 1083 30 [bb 30] NOTE_INSN_BASIC_BLOCK)
(insn 1083 995 789 30 (set (reg:SI 5 di [orig:106 D.83218 ] [106])
        (mem/c:SI (plus:SI (reg/f:SI 6 bp)
                (const_int -72 [0xffffffffffffffb8])) [45 %sfp+-48 S4 A64])) 90 {*movsi_internal}
     (nil))
;; lr  out 	 5 [di] 6 [bp] 7 [sp] 20 [frame]
;; live  out 	 5 [di] 6 [bp] 7 [sp] 20 [frame]

 succ:       31 [100.0%]  (FALLTHRU,CAN_FALLTHRU)

basic block 31, loop depth 0, count 0, freq 27, maybe hot
 prev block 30, next block 32, flags: (REACHABLE, RTL, MODIFIED)
 pred:       117 [100.0%]  (FALLTHRU,CAN_FALLTHRU)
             30 [100.0%]  (FALLTHRU,CAN_FALLTHRU)
;; bb 31 artificial_defs: { }
;; bb 31 artificial_uses: { u-1(6){ }u-1(7){ }}
;; lr  in  	 5 [di] 6 [bp] 7 [sp] 20 [frame]
;; lr  use 	 6 [bp] 7 [sp]
;; lr  def 	 0 [ax] 17 [flags]
;; live  in  	 5 [di] 6 [bp] 7 [sp] 20 [frame]
;; live  gen 	 0 [ax] 17 [flags]
;; live  kill	

(code_label 275 1376 276 31 131 "" [0 uses])
(note 276 275 1252 31 [bb 31] NOTE_INSN_BASIC_BLOCK)
(insn 1252 276 277 31 (set (reg:SI 0 ax [orig:451 j ] [451])
        (mem/c:SI (plus:SI (reg/f:SI 6 bp)
                (const_int -60 [0xffffffffffffffc4])) [45 %sfp+-36 S4 A32])) D:\LHX\7.5 contest\t1.cpp:49 90 {*movsi_internal}
     (nil))
(insn 277 1252 278 31 (set (reg:CCGC 17 flags)
        (compare:CCGC (reg:SI 0 ax [orig:451 j ] [451])
            (mem/c:SI (symbol_ref:SI ("n") [flags 0x2]  <var_decl 06e5d660 n>) [21 n+0 S4 A32]))) D:\LHX\7.5 contest\t1.cpp:49 7 {*cmpsi_1}
     (nil))
(jump_insn 278 277 279 31 (set (pc)
        (if_then_else (gt (reg:CCGC 17 flags)
                (const_int 0 [0]))
            (label_ref:SI 791)
            (pc))) D:\LHX\7.5 contest\t1.cpp:49 596 {*jcc_1}
     (expr_list:REG_DEAD (reg:CCGC 17 flags)
        (int_list:REG_BR_PROB 900 (nil)))
 -> 791)
;; lr  out 	 0 [ax] 5 [di] 6 [bp] 7 [sp] 20 [frame]
;; live  out 	 0 [ax] 5 [di] 6 [bp] 7 [sp] 20 [frame]

 succ:       32 [91.0%]  (FALLTHRU,CAN_FALLTHRU)
             116 [9.0%]  (CAN_FALLTHRU)

basic block 32, loop depth 0, count 0, freq 24, maybe hot
 prev block 31, next block 33, flags: (REACHABLE, RTL)
 pred:       31 [91.0%]  (FALLTHRU,CAN_FALLTHRU)
;; bb 32 artificial_defs: { }
;; bb 32 artificial_uses: { u-1(6){ }u-1(7){ }}
;; lr  in  	 0 [ax] 5 [di] 6 [bp] 7 [sp] 20 [frame]
;; lr  use 	 0 [ax] 6 [bp] 7 [sp]
;; lr  def 	 2 [cx] 3 [bx] 17 [flags]
;; live  in  	 0 [ax] 5 [di] 6 [bp] 7 [sp] 20 [frame]
;; live  gen 	 2 [cx] 3 [bx]
;; live  kill	 17 [flags]

(note 279 278 1493 32 [bb 32] NOTE_INSN_BASIC_BLOCK)
(insn 1493 279 21 32 (parallel [
            (set (reg/f:SI 2 cx [orig:189 __i$_M_node ] [189])
                (const_int 0 [0]))
            (clobber (reg:CC 17 flags))
        ]) D:\LHX\7.5 contest\t1.cpp:49 82 {*movsi_xor}
     (nil))
(insn 21 1493 22 32 (set (mem/c:SI (plus:SI (reg/f:SI 6 bp)
                (const_int -80 [0xffffffffffffffb0])) [45 %sfp+-56 S4 A32])
        (const_int 0 [0])) D:\LHX\7.5 contest\t1.cpp:49 90 {*movsi_internal}
     (expr_list:REG_EQUAL (const_int 0 [0])
        (nil)))
(insn 22 21 899 32 (set (mem/c:SI (plus:SI (reg/f:SI 6 bp)
                (const_int -48 [0xffffffffffffffd0])) [45 %sfp+-24 S4 A64])
        (const_int 1 [0x1])) D:\LHX\7.5 contest\t1.cpp:49 90 {*movsi_internal}
     (expr_list:REG_EQUAL (const_int 1 [0x1])
        (nil)))
(insn 899 22 1085 32 (set (reg:SI 3 bx [450])
        (plus:SI (reg:SI 0 ax [orig:451 j ] [451])
            (const_int 1 [0x1]))) 213 {*leasi}
     (expr_list:REG_DEAD (reg:SI 0 ax [orig:451 j ] [451])
        (nil)))
(insn 1085 899 575 32 (set (mem/c:SI (plus:SI (reg/f:SI 6 bp)
                (const_int -60 [0xffffffffffffffc4])) [45 %sfp+-36 S4 A32])
        (reg/f:SI 2 cx [orig:189 __i$_M_node ] [189])) 90 {*movsi_internal}
     (expr_list:REG_DEAD (reg/f:SI 2 cx [orig:189 __i$_M_node ] [189])
        (nil)))
;; lr  out 	 3 [bx] 5 [di] 6 [bp] 7 [sp] 20 [frame]
;; live  out 	 3 [bx] 5 [di] 6 [bp] 7 [sp] 20 [frame]

 succ:       33 [100.0%]  (FALLTHRU,CAN_FALLTHRU)

basic block 33, loop depth 0, count 0, freq 270, maybe hot
 prev block 32, next block 34, flags: (REACHABLE, RTL, MODIFIED)
 pred:       32 [100.0%]  (FALLTHRU,CAN_FALLTHRU)
             55 [100.0%]  (FALLTHRU,DFS_BACK,CAN_FALLTHRU)
;; bb 33 artificial_defs: { }
;; bb 33 artificial_uses: { u-1(6){ }u-1(7){ }}
;; lr  in  	 3 [bx] 5 [di] 6 [bp] 7 [sp] 20 [frame]
;; lr  use 	 3 [bx] 5 [di] 6 [bp] 7 [sp]
;; lr  def 	 0 [ax] 1 [dx] 2 [cx] 3 [bx] 4 [si] 5 [di] 17 [flags]
;; live  in  	 3 [bx] 5 [di] 6 [bp] 7 [sp] 20 [frame]
;; live  gen 	 0 [ax] 1 [dx] 2 [cx] 3 [bx] 4 [si] 5 [di] 17 [flags]
;; live  kill	 17 [flags]

(code_label 575 1085 280 33 170 "" [0 uses])
(note 280 575 1255 33 [bb 33] NOTE_INSN_BASIC_BLOCK)
(note 1255 280 1336 33 NOTE_INSN_DELETED)
(note 1336 1255 1181 33 NOTE_INSN_DELETED)
(insn 1181 1336 1364 33 (set (reg/v:SI 0 ax [orig:123 i ] [123])
        (mem/c:SI (plus:SI (reg/f:SI 6 bp)
                (const_int -48 [0xffffffffffffffd0])) [45 %sfp+-24 S4 A64])) D:\LHX\7.5 contest\t1.cpp:50 90 {*movsi_internal}
     (nil))
(insn 1364 1181 1335 33 (set (reg:SI 2 cx [339])
        (plus:SI (reg/v:SI 0 ax [orig:123 i ] [123])
            (const_int -1 [0xffffffffffffffff]))) D:\LHX\7.5 contest\t1.cpp:50 213 {*leasi}
     (expr_list:REG_DEAD (reg/v:SI 0 ax [orig:123 i ] [123])
        (nil)))
(note 1335 1364 284 33 NOTE_INSN_DELETED)
(note 284 1335 1365 33 NOTE_INSN_DELETED)
(insn 1365 284 1366 33 (set (reg:SI 0 ax [orig:136 tmod ] [136])
        (mem/c:SI (plus:SI (reg/f:SI 6 bp)
                (const_int -56 [0xffffffffffffffc8])) [45 %sfp+-32 S4 A64])) D:\LHX\7.5 contest\t1.cpp:50 90 {*movsi_internal}
     (nil))
(insn 1366 1365 1487 33 (set (reg:SI 1 dx [ tmod+4 ])
        (mem/c:SI (plus:SI (reg/f:SI 6 bp)
                (const_int -52 [0xffffffffffffffcc])) [45 %sfp+-28 S4 A32])) D:\LHX\7.5 contest\t1.cpp:50 90 {*movsi_internal}
     (nil))
(insn 1487 1366 1488 33 (set (reg:SI 4 si [340])
        (mem:SI (plus:SI (mult:SI (reg:SI 2 cx [339])
                    (const_int 8 [0x8]))
                (symbol_ref:SI ("pre") [flags 0x2]  <var_decl 06e5d8a0 pre>)) [34 pre S4 A64])) D:\LHX\7.5 contest\t1.cpp:50 90 {*movsi_internal}
     (nil))
(insn 1488 1487 286 33 (parallel [
            (set (reg:SI 4 si [340])
                (mult:SI (reg:SI 4 si [340])
                    (reg:SI 1 dx [ tmod+4 ])))
            (clobber (reg:CC 17 flags))
        ]) D:\LHX\7.5 contest\t1.cpp:50 306 {*mulsi3_1}
     (nil))
(note 286 1488 1333 33 NOTE_INSN_DELETED)
(note 1333 286 1489 33 NOTE_INSN_DELETED)
(insn 1489 1333 1490 33 (set (reg:SI 1 dx [342])
        (mem:SI (plus:SI (mult:SI (reg:SI 2 cx [339])
                    (const_int 8 [0x8]))
                (const:SI (plus:SI (symbol_ref:SI ("pre") [flags 0x2]  <var_decl 06e5d8a0 pre>)
                        (const_int 4 [0x4])))) [34 pre S4 A32])) D:\LHX\7.5 contest\t1.cpp:50 90 {*movsi_internal}
     (nil))
(insn 1490 1489 288 33 (parallel [
            (set (reg:SI 1 dx [342])
                (mult:SI (reg:SI 1 dx [342])
                    (reg:SI 0 ax [orig:136 tmod ] [136])))
            (clobber (reg:CC 17 flags))
        ]) D:\LHX\7.5 contest\t1.cpp:50 306 {*mulsi3_1}
     (nil))
(insn 288 1490 1187 33 (parallel [
            (set (reg:SI 4 si [344])
                (plus:SI (reg:SI 4 si [340])
                    (reg:SI 1 dx [342])))
            (clobber (reg:CC 17 flags))
        ]) D:\LHX\7.5 contest\t1.cpp:50 220 {*addsi_1}
     (expr_list:REG_DEAD (reg:SI 1 dx [342])
        (expr_list:REG_UNUSED (reg:CC 17 flags)
            (nil))))
(insn 1187 288 289 33 (set (reg:SI 0 ax [orig:345 D.83220 ] [345])
        (mem/c:SI (plus:SI (reg/f:SI 6 bp)
                (const_int -56 [0xffffffffffffffc8])) [45 %sfp+-32 S4 A64])) D:\LHX\7.5 contest\t1.cpp:50 90 {*movsi_internal}
     (nil))
(insn 289 1187 290 33 (parallel [
            (set (reg:DI 0 ax [orig:345 D.83220 ] [345])
                (mult:DI (zero_extend:DI (reg:SI 0 ax [orig:345 D.83220 ] [345]))
                    (zero_extend:DI (mem:SI (plus:SI (mult:SI (reg:SI 2 cx [339])
                                    (const_int 8 [0x8]))
                                (symbol_ref:SI ("pre") [flags 0x2]  <var_decl 06e5d8a0 pre>)) [34 pre S4 A64]))))
            (clobber (reg:CC 17 flags))
        ]) D:\LHX\7.5 contest\t1.cpp:50 323 {*umulsidi3_1}
     (expr_list:REG_DEAD (reg:SI 2 cx [339])
        (expr_list:REG_UNUSED (reg:CC 17 flags)
            (nil))))
(note 290 289 291 33 NOTE_INSN_DELETED)
(insn 291 290 1367 33 (parallel [
            (set (reg:SI 1 dx [ D.83220+4 ])
                (plus:SI (reg:SI 1 dx [ D.83220+4 ])
                    (reg:SI 4 si [344])))
            (clobber (reg:CC 17 flags))
        ]) D:\LHX\7.5 contest\t1.cpp:50 220 {*addsi_1}
     (expr_list:REG_DEAD (reg:SI 4 si [344])
        (expr_list:REG_UNUSED (reg:CC 17 flags)
            (nil))))
(insn 1367 291 1368 33 (set (reg:SI 4 si [347])
        (mem:SI (plus:SI (mult:SI (reg:SI 5 di [orig:106 D.83218 ] [106])
                    (const_int 8 [0x8]))
                (symbol_ref:SI ("pre") [flags 0x2]  <var_decl 06e5d8a0 pre>)) [34 pre S4 A64])) D:\LHX\7.5 contest\t1.cpp:50 90 {*movsi_internal}
     (nil))
(insn 1368 1367 1369 33 (set (reg:SI 5 di [+4 ])
        (mem:SI (plus:SI (mult:SI (reg:SI 5 di [orig:106 D.83218 ] [106])
                    (const_int 8 [0x8]))
                (const:SI (plus:SI (symbol_ref:SI ("pre") [flags 0x2]  <var_decl 06e5d8a0 pre>)
                        (const_int 4 [0x4])))) [34 pre S4 A32])) D:\LHX\7.5 contest\t1.cpp:50 90 {*movsi_internal}
     (nil))
(insn 1369 1368 1370 33 (parallel [
            (set (reg:CC 17 flags)
                (compare:CC (reg:SI 4 si [347])
                    (reg:SI 0 ax [orig:345 D.83220 ] [345])))
            (set (reg:SI 4 si [orig:112 t1 ] [112])
                (minus:SI (reg:SI 4 si [347])
                    (reg:SI 0 ax [orig:345 D.83220 ] [345])))
        ]) D:\LHX\7.5 contest\t1.cpp:50 282 {*subsi_3}
     (expr_list:REG_DEAD (reg:SI 0 ax [orig:345 D.83220 ] [345])
        (nil)))
(insn 1370 1369 1189 33 (parallel [
            (set (reg:SI 5 di [ t1+4 ])
                (minus:SI (reg:SI 5 di [+4 ])
                    (plus:SI (ltu:SI (reg:CC 17 flags)
                            (const_int 0 [0]))
                        (reg:SI 1 dx [ D.83220+4 ]))))
            (clobber (reg:CC 17 flags))
        ]) D:\LHX\7.5 contest\t1.cpp:50 290 {*subsi3_carry}
     (expr_list:REG_DEAD (reg:CC 17 flags)
        (expr_list:REG_DEAD (reg:SI 1 dx [ D.83220+4 ])
            (expr_list:REG_UNUSED (reg:CC 17 flags)
                (nil)))))
(insn 1189 1370 1371 33 (set (reg/v:SI 0 ax [orig:123 i ] [123])
        (mem/c:SI (plus:SI (reg/f:SI 6 bp)
                (const_int -48 [0xffffffffffffffd0])) [45 %sfp+-24 S4 A64])) D:\LHX\7.5 contest\t1.cpp:51 90 {*movsi_internal}
     (nil))
(insn 1371 1189 1372 33 (set (reg:SI 1 dx [ D.83220+4 ])
        (mem:SI (plus:SI (mult:SI (reg/v:SI 0 ax [orig:123 i ] [123])
                    (const_int 8 [0x8]))
                (const:SI (plus:SI (symbol_ref:SI ("suf") [flags 0x2]  <var_decl 06e5d9c0 suf>)
                        (const_int 4 [0x4])))) [34 suf S4 A32])) D:\LHX\7.5 contest\t1.cpp:51 90 {*movsi_internal}
     (nil))
(insn 1372 1371 1373 33 (set (reg:SI 0 ax [orig:113 D.83220 ] [113])
        (mem:SI (plus:SI (mult:SI (reg/v:SI 0 ax [orig:123 i ] [123])
                    (const_int 8 [0x8]))
                (symbol_ref:SI ("suf") [flags 0x2]  <var_decl 06e5d9c0 suf>)) [34 suf S4 A64])) D:\LHX\7.5 contest\t1.cpp:51 90 {*movsi_internal}
     (nil))
(insn 1373 1372 1374 33 (set (mem/c:SI (plus:SI (reg/f:SI 6 bp)
                (const_int -72 [0xffffffffffffffb8])) [45 %sfp+-48 S4 A64])
        (reg:SI 0 ax [orig:113 D.83220 ] [113])) D:\LHX\7.5 contest\t1.cpp:51 90 {*movsi_internal}
     (expr_list:REG_DEAD (reg:SI 0 ax [orig:113 D.83220 ] [113])
        (nil)))
(insn 1374 1373 863 33 (set (mem/c:SI (plus:SI (reg/f:SI 6 bp)
                (const_int -68 [0xffffffffffffffbc])) [45 %sfp+-44 S4 A32])
        (reg:SI 1 dx [ D.83220+4 ])) D:\LHX\7.5 contest\t1.cpp:51 90 {*movsi_internal}
     (expr_list:REG_DEAD (reg:SI 1 dx [ D.83220+4 ])
        (nil)))
(insn 863 1374 1191 33 (set (reg:SI 0 ax [orig:427 D.83220 ] [427])
        (mem:SI (plus:SI (mult:SI (reg:SI 3 bx [450])
                    (const_int 8 [0x8]))
                (symbol_ref:SI ("suf") [flags 0x2]  <var_decl 06e5d9c0 suf>)) [34 suf S4 A64])) D:\LHX\7.5 contest\t1.cpp:51 90 {*movsi_internal}
     (nil))
(insn 1191 863 864 33 (set (mem/c:SI (plus:SI (reg/f:SI 6 bp)
                (const_int -64 [0xffffffffffffffc0])) [45 %sfp+-40 S4 A32])
        (reg:SI 0 ax [orig:427 D.83220 ] [427])) D:\LHX\7.5 contest\t1.cpp:51 90 {*movsi_internal}
     (expr_list:REG_DEAD (reg:SI 0 ax [orig:427 D.83220 ] [427])
        (nil)))
(insn 864 1191 1192 33 (set (reg:SI 0 ax [orig:428 D.83220+4 ] [428])
        (mem:SI (plus:SI (mult:SI (reg:SI 3 bx [450])
                    (const_int 8 [0x8]))
                (const:SI (plus:SI (symbol_ref:SI ("suf") [flags 0x2]  <var_decl 06e5d9c0 suf>)
                        (const_int 4 [0x4])))) [34 suf S4 A32])) D:\LHX\7.5 contest\t1.cpp:51 90 {*movsi_internal}
     (expr_list:REG_DEAD (reg:SI 3 bx [450])
        (nil)))
(insn 1192 864 890 33 (set (mem/c:SI (plus:SI (reg/f:SI 6 bp)
                (const_int -76 [0xffffffffffffffb4])) [45 %sfp+-52 S4 A32])
        (reg:SI 0 ax [orig:428 D.83220+4 ] [428])) D:\LHX\7.5 contest\t1.cpp:51 90 {*movsi_internal}
     (expr_list:REG_DEAD (reg:SI 0 ax [orig:428 D.83220+4 ] [428])
        (nil)))
(insn 890 1192 1491 33 (set (reg/f:SI 3 bx [orig:203 __i$_M_node ] [203])
        (const:SI (plus:SI (symbol_ref:SI ("s") [flags 0x2]  <var_decl 06d9cd20 s>)
                (const_int 4 [0x4])))) D:/Dev-Cpp/MinGW64/lib/gcc/x86_64-w64-mingw32/4.9.2/include/c++/bits/stl_tree.h:1260 90 {*movsi_internal}
     (nil))
(insn 1491 890 1492 33 (set (reg:SI 0 ax)
        (mem/c:SI (plus:SI (reg/f:SI 6 bp)
                (const_int -60 [0xffffffffffffffc4])) [45 %sfp+-36 S4 A32])) D:/Dev-Cpp/MinGW64/lib/gcc/x86_64-w64-mingw32/4.9.2/include/c++/bits/stl_tree.h:1260 90 {*movsi_internal}
     (nil))
(insn 1492 1491 301 33 (set (reg:CCZ 17 flags)
        (compare:CCZ (reg:SI 0 ax)
            (const_int 0 [0]))) D:/Dev-Cpp/MinGW64/lib/gcc/x86_64-w64-mingw32/4.9.2/include/c++/bits/stl_tree.h:1260 3 {*cmpsi_ccno_1}
     (nil))
(jump_insn 301 1492 302 33 (set (pc)
        (if_then_else (eq (reg:CCZ 17 flags)
                (const_int 0 [0]))
            (label_ref:SI 661)
            (pc))) D:/Dev-Cpp/MinGW64/lib/gcc/x86_64-w64-mingw32/4.9.2/include/c++/bits/stl_tree.h:1260 596 {*jcc_1}
     (expr_list:REG_DEAD (reg:CCZ 17 flags)
        (int_list:REG_BR_PROB 900 (nil)))
 -> 661)
;; lr  out 	 3 [bx] 4 [si] 5 [di] 6 [bp] 7 [sp] 20 [frame]
;; live  out 	 3 [bx] 4 [si] 5 [di] 6 [bp] 7 [sp] 20 [frame]

 succ:       34 [91.0%]  (FALLTHRU,CAN_FALLTHRU)
             46 [9.0%]  (CAN_FALLTHRU)

basic block 34, loop depth 0, count 0, freq 245, maybe hot
 prev block 33, next block 35, flags: (REACHABLE, RTL)
 pred:       33 [91.0%]  (FALLTHRU,CAN_FALLTHRU)
;; bb 34 artificial_defs: { }
;; bb 34 artificial_uses: { u-1(6){ }u-1(7){ }}
;; lr  in  	 3 [bx] 4 [si] 5 [di] 6 [bp] 7 [sp] 20 [frame]
;; lr  use 	 6 [bp] 7 [sp]
;; lr  def 	 2 [cx]
;; live  in  	 3 [bx] 4 [si] 5 [di] 6 [bp] 7 [sp] 20 [frame]
;; live  gen 	 2 [cx]
;; live  kill	

(note 302 301 1088 34 [bb 34] NOTE_INSN_BASIC_BLOCK)
(insn 1088 302 320 34 (set (reg/f:SI 2 cx [orig:189 __i$_M_node ] [189])
        (mem/c:SI (plus:SI (reg/f:SI 6 bp)
                (const_int -60 [0xffffffffffffffc4])) [45 %sfp+-36 S4 A32])) D:/Dev-Cpp/MinGW64/lib/gcc/x86_64-w64-mingw32/4.9.2/include/c++/bits/stl_tree.h:1260 90 {*movsi_internal}
     (nil))
;; lr  out 	 2 [cx] 3 [bx] 4 [si] 5 [di] 6 [bp] 7 [sp] 20 [frame]
;; live  out 	 2 [cx] 3 [bx] 4 [si] 5 [di] 6 [bp] 7 [sp] 20 [frame]

 succ:       39 [100.0%]  (FALLTHRU,CAN_FALLTHRU)

basic block 35, loop depth 0, count 0, freq 1363, maybe hot
 prev block 34, next block 36, flags: (REACHABLE, RTL, MODIFIED)
 pred:       39 [50.0%]  (FALLTHRU,CAN_FALLTHRU)
;; bb 35 artificial_defs: { }
;; bb 35 artificial_uses: { u-1(6){ }u-1(7){ }}
;; lr  in  	 2 [cx] 3 [bx] 4 [si] 5 [di] 6 [bp] 7 [sp] 17 [flags] 20 [frame]
;; lr  use 	 6 [bp] 7 [sp] 17 [flags]
;; lr  def 	
;; live  in  	 2 [cx] 3 [bx] 4 [si] 5 [di] 6 [bp] 7 [sp] 17 [flags] 20 [frame]
;; live  gen 	
;; live  kill	

(note 818 305 307 35 [bb 35] NOTE_INSN_BASIC_BLOCK)
(jump_insn 307 818 819 35 (set (pc)
        (if_then_else (ltu (reg:CC 17 flags)
                (const_int 0 [0]))
            (label_ref:SI 852)
            (pc))) D:/Dev-Cpp/MinGW64/lib/gcc/x86_64-w64-mingw32/4.9.2/include/c++/bits/stl_tree.h:1261 596 {*jcc_1}
     (expr_list:REG_DEAD (reg:CC 17 flags)
        (int_list:REG_BR_PROB 5000 (nil)))
 -> 852)
;; lr  out 	 2 [cx] 3 [bx] 4 [si] 5 [di] 6 [bp] 7 [sp] 20 [frame]
;; live  out 	 2 [cx] 3 [bx] 4 [si] 5 [di] 6 [bp] 7 [sp] 20 [frame]

 succ:       37 [50.0%]  (CAN_FALLTHRU)
             36 [50.0%]  (FALLTHRU,CAN_FALLTHRU)

basic block 36, loop depth 0, count 0, freq 682, maybe hot
 prev block 35, next block 37, flags: (REACHABLE, RTL, MODIFIED)
 pred:       35 [50.0%]  (FALLTHRU,CAN_FALLTHRU)
;; bb 36 artificial_defs: { }
;; bb 36 artificial_uses: { u-1(6){ }u-1(7){ }}
;; lr  in  	 2 [cx] 3 [bx] 4 [si] 5 [di] 6 [bp] 7 [sp] 20 [frame]
;; lr  use 	 2 [cx] 4 [si] 6 [bp] 7 [sp]
;; lr  def 	 17 [flags]
;; live  in  	 2 [cx] 3 [bx] 4 [si] 5 [di] 6 [bp] 7 [sp] 20 [frame]
;; live  gen 	 17 [flags]
;; live  kill	

(note 819 307 308 36 [bb 36] NOTE_INSN_BASIC_BLOCK)
(insn 308 819 309 36 (set (reg:CC 17 flags)
        (compare:CC (reg:SI 4 si [orig:112 t1 ] [112])
            (mem:SI (plus:SI (reg/f:SI 2 cx [orig:189 __i$_M_node ] [189])
                    (const_int 16 [0x10])) [34 MEM[(const long long unsigned int &)__i$_M_node_423 + 16]+0 S4 A64]))) D:/Dev-Cpp/MinGW64/lib/gcc/x86_64-w64-mingw32/4.9.2/include/c++/bits/stl_tree.h:1261 7 {*cmpsi_1}
     (nil))
(jump_insn 309 308 852 36 (set (pc)
        (if_then_else (gtu (reg:CC 17 flags)
                (const_int 0 [0]))
            (label_ref 315)
            (pc))) D:/Dev-Cpp/MinGW64/lib/gcc/x86_64-w64-mingw32/4.9.2/include/c++/bits/stl_tree.h:1261 596 {*jcc_1}
     (expr_list:REG_DEAD (reg:CC 17 flags)
        (int_list:REG_BR_PROB 5000 (nil)))
 -> 315)
;; lr  out 	 2 [cx] 3 [bx] 4 [si] 5 [di] 6 [bp] 7 [sp] 20 [frame]
;; live  out 	 2 [cx] 3 [bx] 4 [si] 5 [di] 6 [bp] 7 [sp] 20 [frame]

 succ:       40 [50.0%]  (CAN_FALLTHRU)
             37 [50.0%]  (FALLTHRU,CAN_FALLTHRU)

basic block 37, loop depth 0, count 0, freq 1363, maybe hot
Invalid sum of incoming frequencies 1023, should be 1363
 prev block 36, next block 38, flags: (REACHABLE, RTL, MODIFIED)
 pred:       36 [50.0%]  (FALLTHRU,CAN_FALLTHRU)
             35 [50.0%]  (CAN_FALLTHRU)
;; bb 37 artificial_defs: { }
;; bb 37 artificial_uses: { u-1(6){ }u-1(7){ }}
;; lr  in  	 2 [cx] 4 [si] 5 [di] 6 [bp] 7 [sp] 20 [frame]
;; lr  use 	 2 [cx] 6 [bp] 7 [sp]
;; lr  def 	 2 [cx] 3 [bx]
;; live  in  	 2 [cx] 4 [si] 5 [di] 6 [bp] 7 [sp] 20 [frame]
;; live  gen 	 2 [cx] 3 [bx]
;; live  kill	

(code_label 852 309 311 37 198 "" [1 uses])
(note 311 852 312 37 [bb 37] NOTE_INSN_BASIC_BLOCK)
(note 312 311 24 37 NOTE_INSN_DELETED)
(insn 24 312 25 37 (set (reg/f:SI 3 bx [orig:203 __i$_M_node ] [203])
        (reg/f:SI 2 cx [orig:189 __i$_M_node ] [189])) D:/Dev-Cpp/MinGW64/lib/gcc/x86_64-w64-mingw32/4.9.2/include/c++/bits/stl_tree.h:1261 90 {*movsi_internal}
     (nil))
(insn 25 24 315 37 (set (reg/f:SI 2 cx [orig:189 __i$_M_node ] [189])
        (mem/f:SI (plus:SI (reg/f:SI 2 cx [orig:189 __i$_M_node ] [189])
                (const_int 8 [0x8])) [6 MEM[(struct _Rb_tree_node_base * *)__i$_M_node_423 + 8B]+0 S4 A32])) D:/Dev-Cpp/MinGW64/lib/gcc/x86_64-w64-mingw32/4.9.2/include/c++/bits/stl_tree.h:1262 90 {*movsi_internal}
     (nil))
;; lr  out 	 2 [cx] 3 [bx] 4 [si] 5 [di] 6 [bp] 7 [sp] 20 [frame]
;; live  out 	 2 [cx] 3 [bx] 4 [si] 5 [di] 6 [bp] 7 [sp] 20 [frame]

 succ:       38 [100.0%]  (FALLTHRU,CAN_FALLTHRU)

basic block 38, loop depth 0, count 0, freq 1362, maybe hot
 prev block 37, next block 39, flags: (REACHABLE, RTL, MODIFIED)
 pred:       37 [100.0%]  (FALLTHRU,CAN_FALLTHRU)
;; bb 38 artificial_defs: { }
;; bb 38 artificial_uses: { u-1(6){ }u-1(7){ }}
;; lr  in  	 2 [cx] 3 [bx] 4 [si] 5 [di] 6 [bp] 7 [sp] 20 [frame]
;; lr  use 	 2 [cx] 6 [bp] 7 [sp]
;; lr  def 	 17 [flags]
;; live  in  	 2 [cx] 3 [bx] 4 [si] 5 [di] 6 [bp] 7 [sp] 20 [frame]
;; live  gen 	 17 [flags]
;; live  kill	

(code_label 318 317 319 38 138 "" [0 uses])
(note 319 318 321 38 [bb 38] NOTE_INSN_BASIC_BLOCK)
(insn 321 319 322 38 (set (reg:CCZ 17 flags)
        (compare:CCZ (reg/f:SI 2 cx [orig:189 __i$_M_node ] [189])
            (const_int 0 [0]))) D:/Dev-Cpp/MinGW64/lib/gcc/x86_64-w64-mingw32/4.9.2/include/c++/bits/stl_tree.h:1260 3 {*cmpsi_ccno_1}
     (nil))
(jump_insn 322 321 323 38 (set (pc)
        (if_then_else (ne (reg:CCZ 17 flags)
                (const_int 0 [0]))
            (label_ref:SI 320)
            (pc))) D:/Dev-Cpp/MinGW64/lib/gcc/x86_64-w64-mingw32/4.9.2/include/c++/bits/stl_tree.h:1260 596 {*jcc_1}
     (expr_list:REG_DEAD (reg:CCZ 17 flags)
        (int_list:REG_BR_PROB 9100 (nil)))
 -> 320)
;; lr  out 	 2 [cx] 3 [bx] 4 [si] 5 [di] 6 [bp] 7 [sp] 20 [frame]
;; live  out 	 2 [cx] 3 [bx] 4 [si] 5 [di] 6 [bp] 7 [sp] 20 [frame]

 succ:       39 [91.0%]  (DFS_BACK,CAN_FALLTHRU)
             42 [9.0%]  (FALLTHRU,CAN_FALLTHRU,LOOP_EXIT)

basic block 39, loop depth 0, count 0, freq 2725, maybe hot
 prev block 38, next block 40, flags: (REACHABLE, RTL, MODIFIED)
 pred:       34 [100.0%]  (FALLTHRU,CAN_FALLTHRU)
             38 [91.0%]  (DFS_BACK,CAN_FALLTHRU)
             41 [91.0%]  (DFS_BACK,CAN_FALLTHRU)
;; bb 39 artificial_defs: { }
;; bb 39 artificial_uses: { u-1(6){ }u-1(7){ }}
;; lr  in  	 2 [cx] 3 [bx] 4 [si] 5 [di] 6 [bp] 7 [sp] 20 [frame]
;; lr  use 	 2 [cx] 5 [di] 6 [bp] 7 [sp]
;; lr  def 	 17 [flags]
;; live  in  	 2 [cx] 3 [bx] 4 [si] 5 [di] 6 [bp] 7 [sp] 20 [frame]
;; live  gen 	 17 [flags]
;; live  kill	

(code_label 320 1088 303 39 139 "" [2 uses])
(note 303 320 304 39 [bb 39] NOTE_INSN_BASIC_BLOCK)
(insn 304 303 305 39 (set (reg:CC 17 flags)
        (compare:CC (reg:SI 5 di [ t1+4 ])
            (mem:SI (plus:SI (reg/f:SI 2 cx [orig:189 __i$_M_node ] [189])
                    (const_int 20 [0x14])) [34 MEM[(const long long unsigned int &)__i$_M_node_423 + 16]+4 S4 A32]))) D:/Dev-Cpp/MinGW64/lib/gcc/x86_64-w64-mingw32/4.9.2/include/c++/bits/stl_tree.h:1261 7 {*cmpsi_1}
     (nil))
(jump_insn 305 304 818 39 (set (pc)
        (if_then_else (gtu (reg:CC 17 flags)
                (const_int 0 [0]))
            (label_ref 315)
            (pc))) D:/Dev-Cpp/MinGW64/lib/gcc/x86_64-w64-mingw32/4.9.2/include/c++/bits/stl_tree.h:1261 596 {*jcc_1}
     (int_list:REG_BR_PROB 5000 (nil))
 -> 315)
;; lr  out 	 2 [cx] 3 [bx] 4 [si] 5 [di] 6 [bp] 7 [sp] 17 [flags] 20 [frame]
;; live  out 	 2 [cx] 3 [bx] 4 [si] 5 [di] 6 [bp] 7 [sp] 17 [flags] 20 [frame]

 succ:       40 [50.0%]  (CAN_FALLTHRU)
             35 [50.0%]  (FALLTHRU,CAN_FALLTHRU)

basic block 40, loop depth 0, count 0, freq 1363, maybe hot
Invalid sum of incoming frequencies 1704, should be 1363
 prev block 39, next block 41, flags: (REACHABLE, RTL, MODIFIED)
 pred:       39 [50.0%]  (CAN_FALLTHRU)
             36 [50.0%]  (CAN_FALLTHRU)
;; bb 40 artificial_defs: { }
;; bb 40 artificial_uses: { u-1(6){ }u-1(7){ }}
;; lr  in  	 2 [cx] 3 [bx] 4 [si] 5 [di] 6 [bp] 7 [sp] 20 [frame]
;; lr  use 	 2 [cx] 6 [bp] 7 [sp]
;; lr  def 	 2 [cx]
;; live  in  	 2 [cx] 3 [bx] 4 [si] 5 [di] 6 [bp] 7 [sp] 20 [frame]
;; live  gen 	 2 [cx]
;; live  kill	

(code_label 315 25 316 40 136 "" [2 uses])
(note 316 315 317 40 [bb 40] NOTE_INSN_BASIC_BLOCK)
(insn 317 316 318 40 (set (reg/f:SI 2 cx [orig:189 __i$_M_node ] [189])
        (mem/f:SI (plus:SI (reg/f:SI 2 cx [orig:189 __i$_M_node ] [189])
                (const_int 12 [0xc])) [6 MEM[(struct _Rb_tree_node_base * *)__i$_M_node_423 + 12B]+0 S4 A32])) 90 {*movsi_internal}
     (nil))
;; lr  out 	 2 [cx] 3 [bx] 4 [si] 5 [di] 6 [bp] 7 [sp] 20 [frame]
;; live  out 	 2 [cx] 3 [bx] 4 [si] 5 [di] 6 [bp] 7 [sp] 20 [frame]

 succ:       41 [100.0%]  (FALLTHRU,CAN_FALLTHRU)

basic block 41, loop depth 0, count 0, freq 1363, maybe hot
 prev block 40, next block 42, flags: (REACHABLE, RTL, MODIFIED)
 pred:       40 [100.0%]  (FALLTHRU,CAN_FALLTHRU)
;; bb 41 artificial_defs: { }
;; bb 41 artificial_uses: { u-1(6){ }u-1(7){ }}
;; lr  in  	
;; lr  use 	
;; lr  def 	
;; live  in  	
;; live  gen 	
;; live  kill	

(note 1574 1466 1572 41 [bb 41] NOTE_INSN_BASIC_BLOCK)
(insn 1572 1574 1573 41 (set (reg:CCZ 17 flags)
        (compare:CCZ (reg/f:SI 2 cx [orig:189 __i$_M_node ] [189])
            (const_int 0 [0]))) D:/Dev-Cpp/MinGW64/lib/gcc/x86_64-w64-mingw32/4.9.2/include/c++/bits/stl_tree.h:1260 3 {*cmpsi_ccno_1}
     (nil))
(jump_insn 1573 1572 1578 41 (set (pc)
        (if_then_else (ne (reg:CCZ 17 flags)
                (const_int 0 [0]))
            (label_ref:SI 320)
            (pc))) D:/Dev-Cpp/MinGW64/lib/gcc/x86_64-w64-mingw32/4.9.2/include/c++/bits/stl_tree.h:1260 596 {*jcc_1}
     (int_list:REG_BR_PROB 9100 (expr_list:REG_DEAD (reg:CCZ 17 flags)
            (nil)))
 -> 320)
;; lr  out 	
;; live  out 	

 succ:       39 [91.0%]  (DFS_BACK,CAN_FALLTHRU)
             42 [9.0%]  (FALLTHRU,CAN_FALLTHRU,LOOP_EXIT)

basic block 42, loop depth 0, count 0, freq 245, maybe hot
 prev block 41, next block 43, flags: (REACHABLE, RTL, MODIFIED)
 pred:       38 [9.0%]  (FALLTHRU,CAN_FALLTHRU,LOOP_EXIT)
             41 [9.0%]  (FALLTHRU,CAN_FALLTHRU,LOOP_EXIT)
;; bb 42 artificial_defs: { }
;; bb 42 artificial_uses: { u-1(6){ }u-1(7){ }}
;; lr  in  	 3 [bx] 4 [si] 5 [di] 6 [bp] 7 [sp] 20 [frame]
;; lr  use 	 3 [bx] 6 [bp] 7 [sp]
;; lr  def 	 17 [flags]
;; live  in  	 3 [bx] 4 [si] 5 [di] 6 [bp] 7 [sp] 20 [frame]
;; live  gen 	 17 [flags]
;; live  kill	

(note 323 322 324 42 [bb 42] NOTE_INSN_BASIC_BLOCK)
(insn 324 323 325 42 (set (reg:CCZ 17 flags)
        (compare:CCZ (reg/f:SI 3 bx [orig:203 __i$_M_node ] [203])
            (const:SI (plus:SI (symbol_ref:SI ("s") [flags 0x2]  <var_decl 06d9cd20 s>)
                    (const_int 4 [0x4]))))) D:/Dev-Cpp/MinGW64/lib/gcc/x86_64-w64-mingw32/4.9.2/include/c++/bits/stl_map.h:498 7 {*cmpsi_1}
     (nil))
(jump_insn 325 324 326 42 (set (pc)
        (if_then_else (eq (reg:CCZ 17 flags)
                (const_int 0 [0]))
            (label_ref:SI 661)
            (pc))) D:/Dev-Cpp/MinGW64/lib/gcc/x86_64-w64-mingw32/4.9.2/include/c++/bits/stl_map.h:498 596 {*jcc_1}
     (expr_list:REG_DEAD (reg:CCZ 17 flags)
        (int_list:REG_BR_PROB 671 (nil)))
 -> 661)
;; lr  out 	 3 [bx] 4 [si] 5 [di] 6 [bp] 7 [sp] 20 [frame]
;; live  out 	 3 [bx] 4 [si] 5 [di] 6 [bp] 7 [sp] 20 [frame]

 succ:       46 [6.7%]  (CAN_FALLTHRU)
             43 [93.3%]  (FALLTHRU,CAN_FALLTHRU)

basic block 43, loop depth 0, count 0, freq 229, maybe hot
 prev block 42, next block 44, flags: (REACHABLE, RTL, MODIFIED)
 pred:       42 [93.3%]  (FALLTHRU,CAN_FALLTHRU)
;; bb 43 artificial_defs: { }
;; bb 43 artificial_uses: { u-1(6){ }u-1(7){ }}
;; lr  in  	 3 [bx] 4 [si] 5 [di] 6 [bp] 7 [sp] 20 [frame]
;; lr  use 	 3 [bx] 5 [di] 6 [bp] 7 [sp]
;; lr  def 	 17 [flags]
;; live  in  	 3 [bx] 4 [si] 5 [di] 6 [bp] 7 [sp] 20 [frame]
;; live  gen 	 17 [flags]
;; live  kill	

(note 326 325 327 43 [bb 43] NOTE_INSN_BASIC_BLOCK)
(insn 327 326 328 43 (set (reg:CC 17 flags)
        (compare:CC (reg:SI 5 di [ t1+4 ])
            (mem:SI (plus:SI (reg/f:SI 3 bx [orig:203 __i$_M_node ] [203])
                    (const_int 20 [0x14])) [34 MEM[(const long long unsigned int &)__i$_M_node_446 + 16]+4 S4 A32]))) D:/Dev-Cpp/MinGW64/lib/gcc/x86_64-w64-mingw32/4.9.2/include/c++/bits/stl_map.h:498 7 {*cmpsi_1}
     (nil))
(jump_insn 328 327 821 43 (set (pc)
        (if_then_else (ltu (reg:CC 17 flags)
                (const_int 0 [0]))
            (label_ref 661)
            (pc))) D:/Dev-Cpp/MinGW64/lib/gcc/x86_64-w64-mingw32/4.9.2/include/c++/bits/stl_map.h:498 596 {*jcc_1}
     (int_list:REG_BR_PROB 5000 (nil))
 -> 661)
;; lr  out 	 3 [bx] 4 [si] 5 [di] 6 [bp] 7 [sp] 17 [flags] 20 [frame]
;; live  out 	 3 [bx] 4 [si] 5 [di] 6 [bp] 7 [sp] 17 [flags] 20 [frame]

 succ:       46 [50.0%]  (CAN_FALLTHRU)
             44 [50.0%]  (FALLTHRU,CAN_FALLTHRU)

basic block 44, loop depth 0, count 0, freq 115, maybe hot
 prev block 43, next block 45, flags: (REACHABLE, RTL, MODIFIED)
 pred:       43 [50.0%]  (FALLTHRU,CAN_FALLTHRU)
;; bb 44 artificial_defs: { }
;; bb 44 artificial_uses: { u-1(6){ }u-1(7){ }}
;; lr  in  	 3 [bx] 4 [si] 5 [di] 6 [bp] 7 [sp] 17 [flags] 20 [frame]
;; lr  use 	 6 [bp] 7 [sp] 17 [flags]
;; lr  def 	
;; live  in  	 3 [bx] 4 [si] 5 [di] 6 [bp] 7 [sp] 17 [flags] 20 [frame]
;; live  gen 	
;; live  kill	

(note 821 328 330 44 [bb 44] NOTE_INSN_BASIC_BLOCK)
(jump_insn 330 821 822 44 (set (pc)
        (if_then_else (gtu (reg:CC 17 flags)
                (const_int 0 [0]))
            (label_ref:SI 381)
            (pc))) D:/Dev-Cpp/MinGW64/lib/gcc/x86_64-w64-mingw32/4.9.2/include/c++/bits/stl_map.h:498 596 {*jcc_1}
     (expr_list:REG_DEAD (reg:CC 17 flags)
        (int_list:REG_BR_PROB 5000 (nil)))
 -> 381)
;; lr  out 	 3 [bx] 4 [si] 5 [di] 6 [bp] 7 [sp] 20 [frame]
;; live  out 	 3 [bx] 4 [si] 5 [di] 6 [bp] 7 [sp] 20 [frame]

 succ:       53 [50.0%]  (CAN_FALLTHRU)
             45 [50.0%]  (FALLTHRU,CAN_FALLTHRU)

basic block 45, loop depth 0, count 0, freq 58, maybe hot
 prev block 44, next block 46, flags: (REACHABLE, RTL, MODIFIED)
 pred:       44 [50.0%]  (FALLTHRU,CAN_FALLTHRU)
;; bb 45 artificial_defs: { }
;; bb 45 artificial_uses: { u-1(6){ }u-1(7){ }}
;; lr  in  	 3 [bx] 4 [si] 5 [di] 6 [bp] 7 [sp] 20 [frame]
;; lr  use 	 3 [bx] 4 [si] 6 [bp] 7 [sp]
;; lr  def 	 17 [flags]
;; live  in  	 3 [bx] 4 [si] 5 [di] 6 [bp] 7 [sp] 20 [frame]
;; live  gen 	 17 [flags]
;; live  kill	

(note 822 330 331 45 [bb 45] NOTE_INSN_BASIC_BLOCK)
(insn 331 822 332 45 (set (reg:CC 17 flags)
        (compare:CC (reg:SI 4 si [orig:112 t1 ] [112])
            (mem:SI (plus:SI (reg/f:SI 3 bx [orig:203 __i$_M_node ] [203])
                    (const_int 16 [0x10])) [34 MEM[(const long long unsigned int &)__i$_M_node_446 + 16]+0 S4 A64]))) D:/Dev-Cpp/MinGW64/lib/gcc/x86_64-w64-mingw32/4.9.2/include/c++/bits/stl_map.h:498 7 {*cmpsi_1}
     (nil))
(jump_insn 332 331 678 45 (set (pc)
        (if_then_else (ltu (reg:CC 17 flags)
                (const_int 0 [0]))
            (label_ref 661)
            (pc))) D:/Dev-Cpp/MinGW64/lib/gcc/x86_64-w64-mingw32/4.9.2/include/c++/bits/stl_map.h:498 596 {*jcc_1}
     (expr_list:REG_DEAD (reg:CC 17 flags)
        (int_list:REG_BR_PROB 5000 (nil)))
 -> 661)
;; lr  out 	 3 [bx] 4 [si] 5 [di] 6 [bp] 7 [sp] 20 [frame]
;; live  out 	 3 [bx] 4 [si] 5 [di] 6 [bp] 7 [sp] 20 [frame]

 succ:       46 [50.0%]  (CAN_FALLTHRU)
             53 [50.0%]  (FALLTHRU,CAN_FALLTHRU)

basic block 46, loop depth 0, count 0, freq 156, maybe hot
 prev block 45, next block 47, flags: (REACHABLE, RTL, MODIFIED)
 pred:       33 [9.0%]  (CAN_FALLTHRU)
             42 [6.7%]  (CAN_FALLTHRU)
             43 [50.0%]  (CAN_FALLTHRU)
             45 [50.0%]  (CAN_FALLTHRU)
;; bb 46 artificial_defs: { }
;; bb 46 artificial_uses: { u-1(6){ }u-1(7){ }}
;; lr  in  	 3 [bx] 4 [si] 5 [di] 6 [bp] 7 [sp] 20 [frame]
;; lr  use 	 3 [bx] 4 [si] 5 [di] 6 [bp] 7 [sp]
;; lr  def 	 0 [ax] 1 [dx] 2 [cx] 3 [bx] 7 [sp] 8 [st] 9 [st(1)] 10 [st(2)] 11 [st(3)] 12 [st(4)] 13 [st(5)] 14 [st(6)] 15 [st(7)] 17 [flags] 18 [fpsr] 19 [fpcr] 21 [xmm0] 22 [xmm1] 23 [xmm2] 24 [xmm3] 25 [xmm4] 26 [xmm5] 27 [xmm6] 28 [xmm7] 29 [mm0] 30 [mm1] 31 [mm2] 32 [mm3] 33 [mm4] 34 [mm5] 35 [mm6] 36 [mm7] 37 [] 38 [] 39 [] 40 [] 41 [] 42 [] 43 [] 44 [] 45 [] 46 [] 47 [] 48 [] 49 [] 50 [] 51 [] 52 [] 53 [] 54 [] 55 [] 56 [] 57 [] 58 [] 59 [] 60 [] 61 [] 62 [] 63 [] 64 [] 65 [] 66 [] 67 [] 68 [] 69 [] 70 [] 71 [] 72 [] 73 [] 74 [] 75 [] 76 []
;; live  in  	 3 [bx] 4 [si] 5 [di] 6 [bp] 7 [sp] 20 [frame]
;; live  gen 	 0 [ax] 1 [dx] 2 [cx] 3 [bx] 7 [sp] 17 [flags]
;; live  kill	 17 [flags]

(code_label 661 656 662 46 135 "" [4 uses])
(note 662 661 1269 46 [bb 46] NOTE_INSN_BASIC_BLOCK)
(insn 1269 662 664 46 (set (mem/c:SI (plus:SI (reg/f:SI 6 bp)
                (const_int -60 [0xffffffffffffffc4])) [45 %sfp+-36 S4 A32])
        (reg:SI 3 bx [orig:258 __pos ] [258])) 90 {*movsi_internal}
     (expr_list:REG_DEAD (reg/v:SI 1 dx [orig:258 __pos ] [258])
        (nil)))
(insn 664 1269 665 46 (set (mem:SI (reg/f:SI 7 sp) [0  S4 A32])
        (const_int 32 [0x20])) D:/Dev-Cpp/MinGW64/lib/gcc/x86_64-w64-mingw32/4.9.2/include/c++/ext/new_allocator.h:104 90 {*movsi_internal}
     (nil))
(call_insn 665 664 666 46 (set (reg:SI 0 ax)
        (call (mem:QI (symbol_ref:SI ("_Znwj") [flags 0x43]  <function_decl 01938d00 operator new>) [0 operator new S1 A8])
            (const_int 4 [0x4]))) D:/Dev-Cpp/MinGW64/lib/gcc/x86_64-w64-mingw32/4.9.2/include/c++/ext/new_allocator.h:104 648 {*call_value}
     (nil)
    (expr_list:SI (use (mem:SI (reg/f:SI 7 sp) [0  S4 A32]))
        (nil)))
(insn 666 665 1353 46 (set (reg/f:SI 3 bx [orig:203 __i$_M_node ] [203])
        (reg:SI 0 ax)) D:/Dev-Cpp/MinGW64/lib/gcc/x86_64-w64-mingw32/4.9.2/include/c++/ext/new_allocator.h:104 90 {*movsi_internal}
     (expr_list:REG_DEAD (reg:SI 0 ax)
        (nil)))
(insn 1353 666 1354 46 (set (mem:SI (plus:SI (reg/f:SI 0 ax [orig:203 __i$_M_node ] [203])
                (const_int 16 [0x10])) [34 MEM[(struct pair *)__i$_M_node_205 + 16B].first+0 S4 A64])
        (reg:SI 4 si [orig:112 t1 ] [112])) D:/Dev-Cpp/MinGW64/lib/gcc/x86_64-w64-mingw32/4.9.2/include/c++/tuple:1102 90 {*movsi_internal}
     (nil))
(insn 1354 1353 668 46 (set (mem:SI (plus:SI (reg/f:SI 0 ax [orig:203 __i$_M_node ] [203])
                (const_int 20 [0x14])) [34 MEM[(struct pair *)__i$_M_node_205 + 16B].first+4 S4 A32])
        (reg:SI 5 di [ t1+4 ])) D:/Dev-Cpp/MinGW64/lib/gcc/x86_64-w64-mingw32/4.9.2/include/c++/tuple:1102 90 {*movsi_internal}
     (nil))
(insn 668 1354 1355 46 (set (mem:SI (plus:SI (reg/f:SI 0 ax [orig:203 __i$_M_node ] [203])
                (const_int 24 [0x18])) [21 MEM[(struct pair *)__i$_M_node_205 + 16B].second+0 S4 A64])
        (const_int 0 [0])) D:/Dev-Cpp/MinGW64/lib/gcc/x86_64-w64-mingw32/4.9.2/include/c++/tuple:1102 90 {*movsi_internal}
     (nil))
(insn 1355 668 670 46 (set (reg/f:SI 0 ax [orig:421 D.83232 ] [421])
        (plus:SI (reg/f:SI 0 ax [orig:203 __i$_M_node ] [203])
            (const_int 16 [0x10]))) D:/Dev-Cpp/MinGW64/lib/gcc/x86_64-w64-mingw32/4.9.2/include/c++/ext/aligned_buffer.h:53 213 {*leasi}
     (nil))
(insn 670 1355 1270 46 (set (mem:SI (plus:SI (reg/f:SI 7 sp)
                (const_int 4 [0x4])) [0  S4 A32])
        (reg/f:SI 0 ax [orig:421 D.83232 ] [421])) D:/Dev-Cpp/MinGW64/lib/gcc/x86_64-w64-mingw32/4.9.2/include/c++/bits/stl_tree.h:1794 90 {*movsi_internal}
     (expr_list:REG_DEAD (reg/f:SI 0 ax [orig:421 D.83232 ] [421])
        (nil)))
(insn 1270 670 671 46 (set (reg/v:SI 1 dx [orig:258 __pos ] [258])
        (mem/c:SI (plus:SI (reg/f:SI 6 bp)
                (const_int -60 [0xffffffffffffffc4])) [45 %sfp+-36 S4 A32])) D:/Dev-Cpp/MinGW64/lib/gcc/x86_64-w64-mingw32/4.9.2/include/c++/bits/stl_tree.h:1794 90 {*movsi_internal}
     (nil))
(insn 671 1270 672 46 (set (mem:SI (reg/f:SI 7 sp) [0  S4 A32])
        (reg/v:SI 1 dx [orig:258 __pos ] [258])) D:/Dev-Cpp/MinGW64/lib/gcc/x86_64-w64-mingw32/4.9.2/include/c++/bits/stl_tree.h:1794 90 {*movsi_internal}
     (expr_list:REG_DEAD (reg/v:SI 1 dx [orig:258 __pos ] [258])
        (nil)))
(insn 672 671 673 46 (set (reg:SI 2 cx)
        (symbol_ref:SI ("s") [flags 0x2]  <var_decl 06d9cd20 s>)) D:/Dev-Cpp/MinGW64/lib/gcc/x86_64-w64-mingw32/4.9.2/include/c++/bits/stl_tree.h:1794 90 {*movsi_internal}
     (nil))
(call_insn 673 672 674 46 (parallel [
            (set (reg:DI 0 ax)
                (call (mem:QI (symbol_ref:SI ("_ZNSt8_Rb_treeIySt4pairIKyiESt10_Select1stIS2_ESt4lessIyESaIS2_EE29_M_get_insert_hint_unique_posESt23_Rb_tree_const_iteratorIS2_ERS1_") [flags 0x3]  <function_decl 06e17d80 _M_get_insert_hint_unique_pos>) [0 _M_get_insert_hint_unique_pos S1 A8])
                    (const_int 8 [0x8])))
            (set (reg/f:SI 7 sp)
                (plus:SI (reg/f:SI 7 sp)
                    (const_int 8 [0x8])))
        ]) D:/Dev-Cpp/MinGW64/lib/gcc/x86_64-w64-mingw32/4.9.2/include/c++/bits/stl_tree.h:1794 653 {*call_value_pop}
     (expr_list:REG_DEAD (reg:SI 2 cx)
        (expr_list:REG_ARGS_SIZE (const_int -8 [0xfffffffffffffff8])
            (expr_list:REG_EH_REGION (const_int 0 [0])
                (nil))))
    (expr_list:SI (use (reg:SI 2 cx))
        (expr_list:SI (use (mem:SI (reg/f:SI 7 sp) [0  S4 A32]))
            (expr_list:SI (use (mem/f:SI (plus:SI (reg/f:SI 7 sp)
                            (const_int 4 [0x4])) [0  S4 A32]))
                (nil)))))
(insn 674 673 679 46 (parallel [
            (set (reg/f:SI 7 sp)
                (plus:SI (reg/f:SI 7 sp)
                    (const_int -8 [0xfffffffffffffff8])))
            (clobber (reg:CC 17 flags))
        ]) D:/Dev-Cpp/MinGW64/lib/gcc/x86_64-w64-mingw32/4.9.2/include/c++/bits/stl_tree.h:1794 220 {*addsi_1}
     (expr_list:REG_UNUSED (reg:CC 17 flags)
        (expr_list:REG_ARGS_SIZE (const_int 0 [0])
            (nil))))
(insn 679 674 680 46 (set (reg:CCZ 17 flags)
        (compare:CCZ (reg:SI 1 dx [orig:438 __res+4 ] [438])
            (const_int 0 [0]))) D:/Dev-Cpp/MinGW64/lib/gcc/x86_64-w64-mingw32/4.9.2/include/c++/bits/stl_tree.h:1796 3 {*cmpsi_ccno_1}
     (nil))
(jump_insn 680 679 685 46 (set (pc)
        (if_then_else (ne (reg:CCZ 17 flags)
                (const_int 0 [0]))
            (label_ref 678)
            (pc))) D:/Dev-Cpp/MinGW64/lib/gcc/x86_64-w64-mingw32/4.9.2/include/c++/bits/stl_tree.h:1796 596 {*jcc_1}
     (expr_list:REG_DEAD (reg:CCZ 17 flags)
        (int_list:REG_BR_PROB 7837 (nil)))
 -> 678)
;; lr  out 	 0 [ax] 1 [dx] 3 [bx] 4 [si] 5 [di] 6 [bp] 7 [sp] 20 [frame]
;; live  out 	 0 [ax] 1 [dx] 3 [bx] 4 [si] 5 [di] 6 [bp] 7 [sp] 20 [frame]

 succ:       47 [78.4%]  (CAN_FALLTHRU)
             106 [21.6%]  (FALLTHRU,CAN_FALLTHRU)

basic block 47, loop depth 0, count 0, freq 18, maybe hot
Invalid sum of incoming frequencies 122, should be 18
 prev block 46, next block 48, flags: (REACHABLE, RTL, MODIFIED)
 pred:       46 [78.4%]  (CAN_FALLTHRU)
;; bb 47 artificial_defs: { }
;; bb 47 artificial_uses: { u-1(6){ }u-1(7){ }}
;; lr  in  	 0 [ax] 1 [dx] 3 [bx] 4 [si] 5 [di] 6 [bp] 7 [sp] 20 [frame]
;; lr  use 	 0 [ax] 6 [bp] 7 [sp]
;; lr  def 	 0 [ax] 17 [flags]
;; live  in  	 0 [ax] 1 [dx] 3 [bx] 4 [si] 5 [di] 6 [bp] 7 [sp] 20 [frame]
;; live  gen 	 0 [ax] 17 [flags]
;; live  kill	

(code_label 678 332 337 47 176 "" [1 uses])
(note 337 678 338 47 [bb 47] NOTE_INSN_BASIC_BLOCK)
(note 338 337 339 47 NOTE_INSN_DELETED)
(note 339 338 340 47 NOTE_INSN_DELETED)
(insn 340 339 27 47 (set (reg:CCZ 17 flags)
        (compare:CCZ (reg:SI 0 ax [orig:437 __res ] [437])
            (const_int 0 [0]))) D:/Dev-Cpp/MinGW64/lib/gcc/x86_64-w64-mingw32/4.9.2/include/c++/bits/stl_tree.h:1694 3 {*cmpsi_ccno_1}
     (expr_list:REG_DEAD (reg:SI 0 ax [orig:437 __res ] [437])
        (nil)))
(insn 27 340 341 47 (set (reg:SI 0 ax)
        (const_int 1 [0x1])) D:/Dev-Cpp/MinGW64/lib/gcc/x86_64-w64-mingw32/4.9.2/include/c++/bits/stl_tree.h:1694 90 {*movsi_internal}
     (expr_list:REG_EQUAL (const_int 1 [0x1])
        (nil)))
(jump_insn 341 27 824 47 (set (pc)
        (if_then_else (ne (reg:CCZ 17 flags)
                (const_int 0 [0]))
            (label_ref:SI 358)
            (pc))) D:/Dev-Cpp/MinGW64/lib/gcc/x86_64-w64-mingw32/4.9.2/include/c++/bits/stl_tree.h:1694 596 {*jcc_1}
     (expr_list:REG_DEAD (reg:CCZ 17 flags)
        (int_list:REG_BR_PROB 507 (nil)))
 -> 358)
;; lr  out 	 0 [ax] 1 [dx] 3 [bx] 4 [si] 5 [di] 6 [bp] 7 [sp] 20 [frame]
;; live  out 	 0 [ax] 1 [dx] 3 [bx] 4 [si] 5 [di] 6 [bp] 7 [sp] 20 [frame]

 succ:       52 [5.1%]  (CAN_FALLTHRU)
             48 [94.9%]  (FALLTHRU,CAN_FALLTHRU)

basic block 48, loop depth 0, count 0, freq 17, maybe hot
 prev block 47, next block 49, flags: (REACHABLE, RTL, MODIFIED)
 pred:       47 [94.9%]  (FALLTHRU,CAN_FALLTHRU)
;; bb 48 artificial_defs: { }
;; bb 48 artificial_uses: { u-1(6){ }u-1(7){ }}
;; lr  in  	 0 [ax] 1 [dx] 3 [bx] 4 [si] 5 [di] 6 [bp] 7 [sp] 20 [frame]
;; lr  use 	 1 [dx] 6 [bp] 7 [sp]
;; lr  def 	 17 [flags]
;; live  in  	 0 [ax] 1 [dx] 3 [bx] 4 [si] 5 [di] 6 [bp] 7 [sp] 20 [frame]
;; live  gen 	 17 [flags]
;; live  kill	

(note 824 341 342 48 [bb 48] NOTE_INSN_BASIC_BLOCK)
(note 342 824 343 48 NOTE_INSN_DELETED)
(note 343 342 344 48 NOTE_INSN_DELETED)
(insn 344 343 345 48 (set (reg:CCZ 17 flags)
        (compare:CCZ (reg:SI 1 dx [orig:438 __res+4 ] [438])
            (const:SI (plus:SI (symbol_ref:SI ("s") [flags 0x2]  <var_decl 06d9cd20 s>)
                    (const_int 4 [0x4]))))) D:/Dev-Cpp/MinGW64/lib/gcc/x86_64-w64-mingw32/4.9.2/include/c++/bits/stl_tree.h:1694 7 {*cmpsi_1}
     (nil))
(jump_insn 345 344 346 48 (set (pc)
        (if_then_else (eq (reg:CCZ 17 flags)
                (const_int 0 [0]))
            (label_ref:SI 358)
            (pc))) D:/Dev-Cpp/MinGW64/lib/gcc/x86_64-w64-mingw32/4.9.2/include/c++/bits/stl_tree.h:1694 596 {*jcc_1}
     (expr_list:REG_DEAD (reg:CCZ 17 flags)
        (int_list:REG_BR_PROB 534 (nil)))
 -> 358)
;; lr  out 	 0 [ax] 1 [dx] 3 [bx] 4 [si] 5 [di] 6 [bp] 7 [sp] 20 [frame]
;; live  out 	 0 [ax] 1 [dx] 3 [bx] 4 [si] 5 [di] 6 [bp] 7 [sp] 20 [frame]

 succ:       52 [5.3%]  (CAN_FALLTHRU)
             49 [94.7%]  (FALLTHRU,CAN_FALLTHRU)

basic block 49, loop depth 0, count 0, freq 16, maybe hot
 prev block 48, next block 50, flags: (REACHABLE, RTL, MODIFIED)
 pred:       48 [94.7%]  (FALLTHRU,CAN_FALLTHRU)
;; bb 49 artificial_defs: { }
;; bb 49 artificial_uses: { u-1(6){ }u-1(7){ }}
;; lr  in  	 0 [ax] 1 [dx] 3 [bx] 4 [si] 5 [di] 6 [bp] 7 [sp] 20 [frame]
;; lr  use 	 1 [dx] 3 [bx] 6 [bp] 7 [sp]
;; lr  def 	 2 [cx] 17 [flags]
;; live  in  	 0 [ax] 1 [dx] 3 [bx] 4 [si] 5 [di] 6 [bp] 7 [sp] 20 [frame]
;; live  gen 	 2 [cx] 17 [flags]
;; live  kill	

(note 346 345 865 49 [bb 49] NOTE_INSN_BASIC_BLOCK)
(insn 865 346 1281 49 (set (reg:SI 2 cx [orig:441 MEM[(const long long unsigned int &)__i$_M_node_205 + 16] ] [441])
        (mem:SI (plus:SI (reg/f:SI 3 bx [orig:203 __i$_M_node ] [203])
                (const_int 16 [0x10])) [34 MEM[(const long long unsigned int &)__i$_M_node_205 + 16]+0 S4 A64])) D:/Dev-Cpp/MinGW64/lib/gcc/x86_64-w64-mingw32/4.9.2/include/c++/bits/stl_tree.h:1694 90 {*movsi_internal}
     (nil))
(insn 1281 865 866 49 (set (mem/c:SI (plus:SI (reg/f:SI 6 bp)
                (const_int -60 [0xffffffffffffffc4])) [45 %sfp+-36 S4 A32])
        (reg:SI 2 cx [orig:441 MEM[(const long long unsigned int &)__i$_M_node_205 + 16] ] [441])) D:/Dev-Cpp/MinGW64/lib/gcc/x86_64-w64-mingw32/4.9.2/include/c++/bits/stl_tree.h:1694 90 {*movsi_internal}
     (expr_list:REG_DEAD (reg:SI 2 cx [orig:441 MEM[(const long long unsigned int &)__i$_M_node_205 + 16] ] [441])
        (nil)))
(note 866 1281 1193 49 NOTE_INSN_DELETED)
(insn 1193 866 349 49 (set (reg:SI 2 cx [547])
        (mem:SI (plus:SI (reg:SI 1 dx [orig:438 __res+4 ] [438])
                (const_int 20 [0x14])) [34 MEM[(const long long unsigned int &)__res$second_203 + 16]+4 S4 A32])) D:/Dev-Cpp/MinGW64/lib/gcc/x86_64-w64-mingw32/4.9.2/include/c++/bits/stl_tree.h:1694 90 {*movsi_internal}
     (nil))
(insn 349 1193 350 49 (set (reg:CC 17 flags)
        (compare:CC (mem:SI (plus:SI (reg/f:SI 3 bx [orig:203 __i$_M_node ] [203])
                    (const_int 20 [0x14])) [34 MEM[(const long long unsigned int &)__i$_M_node_205 + 16]+4 S4 A32])
            (reg:SI 2 cx [547]))) D:/Dev-Cpp/MinGW64/lib/gcc/x86_64-w64-mingw32/4.9.2/include/c++/bits/stl_tree.h:1694 7 {*cmpsi_1}
     (expr_list:REG_DEAD (reg:SI 2 cx [547])
        (nil)))
(jump_insn 350 349 825 49 (set (pc)
        (if_then_else (ltu (reg:CC 17 flags)
                (const_int 0 [0]))
            (label_ref:SI 358)
            (pc))) D:/Dev-Cpp/MinGW64/lib/gcc/x86_64-w64-mingw32/4.9.2/include/c++/bits/stl_tree.h:1694 596 {*jcc_1}
     (int_list:REG_BR_PROB 5000 (nil))
 -> 358)
;; lr  out 	 0 [ax] 1 [dx] 3 [bx] 4 [si] 5 [di] 6 [bp] 7 [sp] 17 [flags] 20 [frame]
;; live  out 	 0 [ax] 1 [dx] 3 [bx] 4 [si] 5 [di] 6 [bp] 7 [sp] 17 [flags] 20 [frame]

 succ:       52 [50.0%]  (CAN_FALLTHRU)
             50 [50.0%]  (FALLTHRU,CAN_FALLTHRU)

basic block 50, loop depth 0, count 0, freq 8, maybe hot
 prev block 49, next block 51, flags: (REACHABLE, RTL, MODIFIED)
 pred:       49 [50.0%]  (FALLTHRU,CAN_FALLTHRU)
;; bb 50 artificial_defs: { }
;; bb 50 artificial_uses: { u-1(6){ }u-1(7){ }}
;; lr  in  	 0 [ax] 1 [dx] 3 [bx] 4 [si] 5 [di] 6 [bp] 7 [sp] 17 [flags] 20 [frame]
;; lr  use 	 6 [bp] 7 [sp] 17 [flags]
;; lr  def 	
;; live  in  	 0 [ax] 1 [dx] 3 [bx] 4 [si] 5 [di] 6 [bp] 7 [sp] 17 [flags] 20 [frame]
;; live  gen 	
;; live  kill	

(note 825 350 352 50 [bb 50] NOTE_INSN_BASIC_BLOCK)
(jump_insn 352 825 826 50 (set (pc)
        (if_then_else (gtu (reg:CC 17 flags)
                (const_int 0 [0]))
            (label_ref 355)
            (pc))) D:/Dev-Cpp/MinGW64/lib/gcc/x86_64-w64-mingw32/4.9.2/include/c++/bits/stl_tree.h:1694 596 {*jcc_1}
     (expr_list:REG_DEAD (reg:CC 17 flags)
        (int_list:REG_BR_PROB 5000 (nil)))
 -> 355)
;; lr  out 	 0 [ax] 1 [dx] 3 [bx] 4 [si] 5 [di] 6 [bp] 7 [sp] 20 [frame]
;; live  out 	 0 [ax] 1 [dx] 3 [bx] 4 [si] 5 [di] 6 [bp] 7 [sp] 20 [frame]

 succ:       56 [50.0%]  (CAN_FALLTHRU)
             51 [50.0%]  (FALLTHRU,CAN_FALLTHRU)

basic block 51, loop depth 0, count 0, freq 4
 prev block 50, next block 52, flags: (REACHABLE, RTL, MODIFIED)
 pred:       50 [50.0%]  (FALLTHRU,CAN_FALLTHRU)
;; bb 51 artificial_defs: { }
;; bb 51 artificial_uses: { u-1(6){ }u-1(7){ }}
;; lr  in  	 0 [ax] 1 [dx] 3 [bx] 4 [si] 5 [di] 6 [bp] 7 [sp] 20 [frame]
;; lr  use 	 1 [dx] 6 [bp] 7 [sp]
;; lr  def 	 2 [cx] 17 [flags]
;; live  in  	 0 [ax] 1 [dx] 3 [bx] 4 [si] 5 [di] 6 [bp] 7 [sp] 20 [frame]
;; live  gen 	 2 [cx] 17 [flags]
;; live  kill	

(note 826 352 1289 51 [bb 51] NOTE_INSN_BASIC_BLOCK)
(insn 1289 826 353 51 (set (reg:SI 2 cx [orig:441 MEM[(const long long unsigned int &)__i$_M_node_205 + 16] ] [441])
        (mem/c:SI (plus:SI (reg/f:SI 6 bp)
                (const_int -60 [0xffffffffffffffc4])) [45 %sfp+-36 S4 A32])) D:/Dev-Cpp/MinGW64/lib/gcc/x86_64-w64-mingw32/4.9.2/include/c++/bits/stl_tree.h:1694 90 {*movsi_internal}
     (nil))
(insn 353 1289 354 51 (set (reg:CC 17 flags)
        (compare:CC (reg:SI 2 cx [orig:441 MEM[(const long long unsigned int &)__i$_M_node_205 + 16] ] [441])
            (mem:SI (plus:SI (reg:SI 1 dx [orig:438 __res+4 ] [438])
                    (const_int 16 [0x10])) [34 MEM[(const long long unsigned int &)__res$second_203 + 16]+0 S4 A64]))) D:/Dev-Cpp/MinGW64/lib/gcc/x86_64-w64-mingw32/4.9.2/include/c++/bits/stl_tree.h:1694 7 {*cmpsi_1}
     (expr_list:REG_DEAD (reg:SI 2 cx [orig:441 MEM[(const long long unsigned int &)__i$_M_node_205 + 16] ] [441])
        (nil)))
(jump_insn 354 353 355 51 (set (pc)
        (if_then_else (ltu (reg:CC 17 flags)
                (const_int 0 [0]))
            (label_ref:SI 358)
            (pc))) D:/Dev-Cpp/MinGW64/lib/gcc/x86_64-w64-mingw32/4.9.2/include/c++/bits/stl_tree.h:1694 596 {*jcc_1}
     (expr_list:REG_DEAD (reg:CC 17 flags)
        (int_list:REG_BR_PROB 5000 (nil)))
 -> 358)
;; lr  out 	 0 [ax] 1 [dx] 3 [bx] 4 [si] 5 [di] 6 [bp] 7 [sp] 20 [frame]
;; live  out 	 0 [ax] 1 [dx] 3 [bx] 4 [si] 5 [di] 6 [bp] 7 [sp] 20 [frame]

 succ:       52 [50.0%]  (CAN_FALLTHRU)
             56 [50.0%]  (FALLTHRU,CAN_FALLTHRU)

basic block 52, loop depth 0, count 0, freq 82, maybe hot
 prev block 51, next block 53, flags: (REACHABLE, RTL, MODIFIED)
 pred:       48 [5.3%]  (CAN_FALLTHRU)
             51 [50.0%]  (CAN_FALLTHRU)
             49 [50.0%]  (CAN_FALLTHRU)
             56 [100.0%]  (FALLTHRU,CAN_FALLTHRU)
             47 [5.1%]  (CAN_FALLTHRU)
;; bb 52 artificial_defs: { }
;; bb 52 artificial_uses: { u-1(6){ }u-1(7){ }}
;; lr  in  	 0 [ax] 1 [dx] 3 [bx] 4 [si] 5 [di] 6 [bp] 7 [sp] 20 [frame]
;; lr  use 	 0 [ax] 1 [dx] 3 [bx] 6 [bp] 7 [sp]
;; lr  def 	 0 [ax] 1 [dx] 2 [cx] 8 [st] 9 [st(1)] 10 [st(2)] 11 [st(3)] 12 [st(4)] 13 [st(5)] 14 [st(6)] 15 [st(7)] 17 [flags] 18 [fpsr] 19 [fpcr] 21 [xmm0] 22 [xmm1] 23 [xmm2] 24 [xmm3] 25 [xmm4] 26 [xmm5] 27 [xmm6] 28 [xmm7] 29 [mm0] 30 [mm1] 31 [mm2] 32 [mm3] 33 [mm4] 34 [mm5] 35 [mm6] 36 [mm7] 37 [] 38 [] 39 [] 40 [] 41 [] 42 [] 43 [] 44 [] 45 [] 46 [] 47 [] 48 [] 49 [] 50 [] 51 [] 52 [] 53 [] 54 [] 55 [] 56 [] 57 [] 58 [] 59 [] 60 [] 61 [] 62 [] 63 [] 64 [] 65 [] 66 [] 67 [] 68 [] 69 [] 70 [] 71 [] 72 [] 73 [] 74 [] 75 [] 76 []
;; live  in  	 0 [ax] 1 [dx] 3 [bx] 4 [si] 5 [di] 6 [bp] 7 [sp] 20 [frame]
;; live  gen 	
;; live  kill	 17 [flags]

(code_label 358 1486 359 52 142 "" [4 uses])
(note 359 358 360 52 [bb 52] NOTE_INSN_BASIC_BLOCK)
(insn 360 359 361 52 (set (mem:SI (plus:SI (reg/f:SI 7 sp)
                (const_int 12 [0xc])) [0  S4 A32])
        (const:SI (plus:SI (symbol_ref:SI ("s") [flags 0x2]  <var_decl 06d9cd20 s>)
                (const_int 4 [0x4])))) D:/Dev-Cpp/MinGW64/lib/gcc/x86_64-w64-mingw32/4.9.2/include/c++/bits/stl_tree.h:1696 90 {*movsi_internal}
     (nil))
(insn 361 360 362 52 (set (mem:SI (plus:SI (reg/f:SI 7 sp)
                (const_int 8 [0x8])) [0  S4 A32])
        (reg:SI 1 dx [orig:438 __res+4 ] [438])) D:/Dev-Cpp/MinGW64/lib/gcc/x86_64-w64-mingw32/4.9.2/include/c++/bits/stl_tree.h:1696 90 {*movsi_internal}
     (expr_list:REG_DEAD (reg:SI 1 dx [orig:438 __res+4 ] [438])
        (nil)))
(insn 362 361 364 52 (set (mem:SI (plus:SI (reg/f:SI 7 sp)
                (const_int 4 [0x4])) [0  S4 A32])
        (reg/f:SI 3 bx [orig:203 __i$_M_node ] [203])) D:/Dev-Cpp/MinGW64/lib/gcc/x86_64-w64-mingw32/4.9.2/include/c++/bits/stl_tree.h:1696 90 {*movsi_internal}
     (nil))
(insn 364 362 365 52 (set (mem:SI (reg/f:SI 7 sp) [0  S4 A32])
        (reg:SI 0 ax [orig:356 __insert_left ] [356])) D:/Dev-Cpp/MinGW64/lib/gcc/x86_64-w64-mingw32/4.9.2/include/c++/bits/stl_tree.h:1697 90 {*movsi_internal}
     (expr_list:REG_DEAD (reg:SI 0 ax [orig:356 __insert_left ] [356])
        (nil)))
(call_insn 365 364 371 52 (call (mem:QI (symbol_ref:SI ("_ZSt29_Rb_tree_insert_and_rebalancebPSt18_Rb_tree_node_baseS0_RS_") [flags 0x43]  <function_decl 06b77200 _Rb_tree_insert_and_rebalance>) [0 _Rb_tree_insert_and_rebalance S1 A8])
        (const_int 16 [0x10])) D:/Dev-Cpp/MinGW64/lib/gcc/x86_64-w64-mingw32/4.9.2/include/c++/bits/stl_tree.h:1696 641 {*call}
     (expr_list:REG_EH_REGION (const_int 0 [0])
        (nil))
    (expr_list:SI (use (mem:SI (reg/f:SI 7 sp) [0  S4 A32]))
        (expr_list:SI (use (mem/f:SI (plus:SI (reg/f:SI 7 sp)
                        (const_int 4 [0x4])) [0  S4 A32]))
            (expr_list:SI (use (mem/f:SI (plus:SI (reg/f:SI 7 sp)
                            (const_int 8 [0x8])) [0  S4 A32]))
                (expr_list:SI (use (mem/f:SI (plus:SI (reg/f:SI 7 sp)
                                (const_int 12 [0xc])) [0  S4 A32]))
                    (nil))))))
(note 371 365 372 52 NOTE_INSN_DELETED)
(note 372 371 373 52 NOTE_INSN_DELETED)
(insn 373 372 376 52 (parallel [
            (set (mem/c:SI (const:SI (plus:SI (symbol_ref:SI ("s") [flags 0x2]  <var_decl 06d9cd20 s>)
                            (const_int 20 [0x14]))) [21 MEM[(struct _Rb_tree *)&s]._M_impl._M_node_count+0 S4 A32])
                (plus:SI (mem/c:SI (const:SI (plus:SI (symbol_ref:SI ("s") [flags 0x2]  <var_decl 06d9cd20 s>)
                                (const_int 20 [0x14]))) [21 MEM[(struct _Rb_tree *)&s]._M_impl._M_node_count+0 S4 A32])
                    (const_int 1 [0x1])))
            (clobber (reg:CC 17 flags))
        ]) D:/Dev-Cpp/MinGW64/lib/gcc/x86_64-w64-mingw32/4.9.2/include/c++/bits/stl_tree.h:1698 220 {*addsi_1}
     (expr_list:REG_UNUSED (reg:CC 17 flags)
        (nil)))
;; lr  out 	 3 [bx] 4 [si] 5 [di] 6 [bp] 7 [sp] 20 [frame]
;; live  out 	 3 [bx] 4 [si] 5 [di] 6 [bp] 7 [sp] 20 [frame]

 succ:       53 [100.0%]  (FALLTHRU,CAN_FALLTHRU)

basic block 53, loop depth 0, count 0, freq 270, maybe hot
 prev block 52, next block 54, flags: (REACHABLE, RTL, MODIFIED)
 pred:       106 [100.0%]  (FALLTHRU,CAN_FALLTHRU)
             45 [50.0%]  (FALLTHRU,CAN_FALLTHRU)
             44 [50.0%]  (CAN_FALLTHRU)
             52 [100.0%]  (FALLTHRU,CAN_FALLTHRU)
;; bb 53 artificial_defs: { }
;; bb 53 artificial_uses: { u-1(6){ }u-1(7){ }}
;; lr  in  	 3 [bx] 4 [si] 5 [di] 6 [bp] 7 [sp] 20 [frame]
;; lr  use 	 3 [bx] 6 [bp] 7 [sp]
;; lr  def 	 2 [cx] 17 [flags]
;; live  in  	 3 [bx] 4 [si] 5 [di] 6 [bp] 7 [sp] 20 [frame]
;; live  gen 	 2 [cx] 17 [flags]
;; live  kill	

(code_label 381 28 382 53 141 "" [1 uses])
(note 382 381 1484 53 [bb 53] NOTE_INSN_BASIC_BLOCK)
(insn 1484 382 1485 53 (set (reg:SI 2 cx)
        (mem:SI (plus:SI (reg/f:SI 3 bx [orig:203 __i$_M_node ] [203])
                (const_int 24 [0x18])) [21 MEM[(mapped_type &)__i$_M_node_351 + 24]+0 S4 A32])) D:\LHX\7.5 contest\t1.cpp:53 90 {*movsi_internal}
     (nil))
(insn 1485 1484 384 53 (set (reg:CCZ 17 flags)
        (compare:CCZ (reg:SI 2 cx)
            (const_int 0 [0]))) D:\LHX\7.5 contest\t1.cpp:53 3 {*cmpsi_ccno_1}
     (nil))
(jump_insn 384 1485 385 53 (set (pc)
        (if_then_else (ne (reg:CCZ 17 flags)
                (const_int 0 [0]))
            (label_ref:SI 721)
            (pc))) D:\LHX\7.5 contest\t1.cpp:53 596 {*jcc_1}
     (expr_list:REG_DEAD (reg:CCZ 17 flags)
        (int_list:REG_BR_PROB 7100 (nil)))
 -> 721)
;; lr  out 	 4 [si] 5 [di] 6 [bp] 7 [sp] 20 [frame]
;; live  out 	 4 [si] 5 [di] 6 [bp] 7 [sp] 20 [frame]

 succ:       58 [29.0%]  (FALLTHRU,CAN_FALLTHRU)
             54 [71.0%]  (CAN_FALLTHRU)

basic block 54, loop depth 0, count 0, freq 270, maybe hot
 prev block 53, next block 55, flags: (REACHABLE, RTL, MODIFIED)
 pred:       95 [50.0%]  (FALLTHRU,CAN_FALLTHRU)
             89 [100.0%]  (FALLTHRU,CAN_FALLTHRU)
             53 [71.0%]  (CAN_FALLTHRU)
             70 [50.0%]  (FALLTHRU,CAN_FALLTHRU)
;; bb 54 artificial_defs: { }
;; bb 54 artificial_uses: { u-1(6){ }u-1(7){ }}
;; lr  in  	 6 [bp] 7 [sp] 20 [frame]
;; lr  use 	 6 [bp] 7 [sp]
;; lr  def 	 0 [ax] 3 [bx] 5 [di] 17 [flags]
;; live  in  	 6 [bp] 7 [sp] 20 [frame]
;; live  gen 	 0 [ax] 3 [bx] 5 [di] 17 [flags]
;; live  kill	 17 [flags]

(code_label 721 1214 565 54 181 "" [1 uses])
(note 565 721 566 54 [bb 54] NOTE_INSN_BASIC_BLOCK)
(insn 566 565 1215 54 (set (reg:SI 0 ax [orig:451 j ] [451])
        (mem/c:SI (plus:SI (reg/f:SI 6 bp)
                (const_int -28 [0xffffffffffffffe4])) [21 j+0 S4 A32])) D:\LHX\7.5 contest\t1.cpp:49 90 {*movsi_internal}
     (nil))
(note 1215 566 1284 54 NOTE_INSN_DELETED)
(note 1284 1215 567 54 NOTE_INSN_DELETED)
(insn 567 1284 1285 54 (parallel [
            (set (mem/c:SI (plus:SI (reg/f:SI 6 bp)
                        (const_int -48 [0xffffffffffffffd0])) [45 %sfp+-24 S4 A64])
                (plus:SI (mem/c:SI (plus:SI (reg/f:SI 6 bp)
                            (const_int -48 [0xffffffffffffffd0])) [45 %sfp+-24 S4 A64])
                    (reg:SI 0 ax [orig:451 j ] [451])))
            (clobber (reg:CC 17 flags))
        ]) D:\LHX\7.5 contest\t1.cpp:49 220 {*addsi_1}
     (expr_list:REG_UNUSED (reg:CC 17 flags)
        (nil)))
(insn 1285 567 1338 54 (set (reg/v:SI 5 di [orig:123 i ] [123])
        (mem/c:SI (plus:SI (reg/f:SI 6 bp)
                (const_int -48 [0xffffffffffffffd0])) [45 %sfp+-24 S4 A64])) D:\LHX\7.5 contest\t1.cpp:49 90 {*movsi_internal}
     (nil))
(note 1338 1285 1356 54 NOTE_INSN_DELETED)
(insn 1356 1338 1357 54 (set (reg:SI 3 bx [450])
        (plus:SI (reg:SI 0 ax [orig:451 j ] [451])
            (reg/v:SI 5 di [orig:123 i ] [123]))) D:\LHX\7.5 contest\t1.cpp:49 213 {*leasi}
     (expr_list:REG_DEAD (reg/v:SI 5 di [orig:123 i ] [123])
        (nil)))
(insn 1357 1356 570 54 (set (reg:SI 5 di [orig:106 D.83218 ] [106])
        (plus:SI (reg:SI 3 bx [450])
            (const_int -1 [0xffffffffffffffff]))) D:\LHX\7.5 contest\t1.cpp:49 213 {*leasi}
     (nil))
(insn 570 1357 571 54 (set (reg:CCGC 17 flags)
        (compare:CCGC (reg:SI 5 di [orig:106 D.83218 ] [106])
            (mem/c:SI (symbol_ref:SI ("n") [flags 0x2]  <var_decl 06e5d660 n>) [21 n+0 S4 A32]))) D:\LHX\7.5 contest\t1.cpp:49 7 {*cmpsi_1}
     (nil))
(jump_insn 571 570 572 54 (set (pc)
        (if_then_else (gt (reg:CCGC 17 flags)
                (const_int 0 [0]))
            (label_ref:SI 1117)
            (pc))) D:\LHX\7.5 contest\t1.cpp:49 596 {*jcc_1}
     (expr_list:REG_DEAD (reg:CCGC 17 flags)
        (int_list:REG_BR_PROB 900 (nil)))
 -> 1117)
;; lr  out 	 0 [ax] 3 [bx] 5 [di] 6 [bp] 7 [sp] 20 [frame]
;; live  out 	 0 [ax] 3 [bx] 5 [di] 6 [bp] 7 [sp] 20 [frame]

 succ:       55 [91.0%]  (FALLTHRU,CAN_FALLTHRU)
             98 [9.0%]  (CAN_FALLTHRU,LOOP_EXIT)

basic block 55, loop depth 0, count 0, freq 246, maybe hot
 prev block 54, next block 56, flags: (REACHABLE, RTL, MODIFIED)
 pred:       54 [91.0%]  (FALLTHRU,CAN_FALLTHRU)
;; bb 55 artificial_defs: { }
;; bb 55 artificial_uses: { u-1(6){ }u-1(7){ }}
;; lr  in  	 3 [bx] 5 [di] 6 [bp] 7 [sp] 20 [frame]
;; lr  use 	 6 [bp] 7 [sp]
;; lr  def 	 0 [ax]
;; live  in  	 3 [bx] 5 [di] 6 [bp] 7 [sp] 20 [frame]
;; live  gen 	 0 [ax]
;; live  kill	

(note 572 571 574 55 [bb 55] NOTE_INSN_BASIC_BLOCK)
(insn 574 572 1339 55 (set (reg/f:SI 0 ax [orig:189 __i$_M_node ] [189])
        (mem/f/c:SI (const:SI (plus:SI (symbol_ref:SI ("s") [flags 0x2]  <var_decl 06d9cd20 s>)
                    (const_int 8 [0x8]))) [6 MEM[(struct _Rb_tree_node_base * *)&s + 8B]+0 S4 A32])) 90 {*movsi_internal}
     (nil))
(insn 1339 574 791 55 (set (mem/c:SI (plus:SI (reg/f:SI 6 bp)
                (const_int -60 [0xffffffffffffffc4])) [45 %sfp+-36 S4 A32])
        (reg/f:SI 0 ax [orig:189 __i$_M_node ] [189])) 90 {*movsi_internal}
     (expr_list:REG_DEAD (reg/f:SI 0 ax [orig:189 __i$_M_node ] [189])
        (nil)))
;; lr  out 	 3 [bx] 5 [di] 6 [bp] 7 [sp] 20 [frame]
;; live  out 	 3 [bx] 5 [di] 6 [bp] 7 [sp] 20 [frame]

 succ:       33 [100.0%]  (FALLTHRU,DFS_BACK,CAN_FALLTHRU)

basic block 56, loop depth 0, count 0, freq 6, maybe hot
 prev block 55, next block 57, flags: (REACHABLE, RTL)
 pred:       50 [50.0%]  (CAN_FALLTHRU)
             51 [50.0%]  (FALLTHRU,CAN_FALLTHRU)
;; bb 56 artificial_defs: { }
;; bb 56 artificial_uses: { u-1(6){ }u-1(7){ }}
;; lr  in  	 1 [dx] 3 [bx] 4 [si] 5 [di] 6 [bp] 7 [sp] 20 [frame]
;; lr  use 	 6 [bp] 7 [sp]
;; lr  def 	 0 [ax] 17 [flags]
;; live  in  	 1 [dx] 3 [bx] 4 [si] 5 [di] 6 [bp] 7 [sp] 20 [frame]
;; live  gen 	 0 [ax]
;; live  kill	 17 [flags]

(code_label 355 354 827 56 144 "" [1 uses])
(note 827 355 1486 56 [bb 56] NOTE_INSN_BASIC_BLOCK)
(insn 1486 827 358 56 (parallel [
            (set (reg:SI 0 ax)
                (const_int 0 [0]))
            (clobber (reg:CC 17 flags))
        ]) D:/Dev-Cpp/MinGW64/lib/gcc/x86_64-w64-mingw32/4.9.2/include/c++/bits/stl_tree.h:1694 82 {*movsi_xor}
     (nil))
;; lr  out 	 0 [ax] 1 [dx] 3 [bx] 4 [si] 5 [di] 6 [bp] 7 [sp] 20 [frame]
;; live  out 	 0 [ax] 1 [dx] 3 [bx] 4 [si] 5 [di] 6 [bp] 7 [sp] 20 [frame]

 succ:       52 [100.0%]  (FALLTHRU,CAN_FALLTHRU)

basic block 57, loop depth 0, count 0, freq 81, maybe hot
 prev block 56, next block 58, flags: (REACHABLE, RTL)
 pred:       10 [9.0%]  (CAN_FALLTHRU)
;; bb 57 artificial_defs: { }
;; bb 57 artificial_uses: { u-1(6){ }u-1(7){ }}
;; lr  in  	 2 [cx] 3 [bx] 6 [bp] 7 [sp] 20 [frame]
;; lr  use 	 6 [bp] 7 [sp]
;; lr  def 	
;; live  in  	 2 [cx] 3 [bx] 6 [bp] 7 [sp] 20 [frame]
;; live  gen 	
;; live  kill	

(code_label 783 1108 782 57 187 "" [1 uses])
(note 782 783 880 57 [bb 57] NOTE_INSN_BASIC_BLOCK)
(insn 880 782 752 57 (set (mem/c:SI (plus:SI (reg/f:SI 6 bp)
                (const_int -48 [0xffffffffffffffd0])) [45 %sfp+-24 S4 A64])
        (const_int 0 [0])) D:\LHX\7.5 contest\t1.cpp:11 90 {*movsi_internal}
     (nil))
;; lr  out 	 2 [cx] 3 [bx] 6 [bp] 7 [sp] 20 [frame]
;; live  out 	 2 [cx] 3 [bx] 6 [bp] 7 [sp] 20 [frame]

 succ:       14 [100.0%]  (FALLTHRU,CAN_FALLTHRU)

basic block 58, loop depth 0, count 0, freq 78, maybe hot
 prev block 57, next block 59, flags: (REACHABLE, RTL, MODIFIED)
 pred:       53 [29.0%]  (FALLTHRU,CAN_FALLTHRU)
;; bb 58 artificial_defs: { }
;; bb 58 artificial_uses: { u-1(6){ }u-1(7){ }}
;; lr  in  	 4 [si] 5 [di] 6 [bp] 7 [sp] 20 [frame]
;; lr  use 	 6 [bp] 7 [sp]
;; lr  def 	 0 [ax] 1 [dx] 2 [cx] 3 [bx] 17 [flags]
;; live  in  	 4 [si] 5 [di] 6 [bp] 7 [sp] 20 [frame]
;; live  gen 	 0 [ax] 1 [dx] 2 [cx] 3 [bx] 17 [flags]
;; live  kill	 17 [flags]

(note 385 384 1194 58 [bb 58] NOTE_INSN_BASIC_BLOCK)
(insn 1194 385 1358 58 (set (reg:SI 2 cx [363])
        (mem/c:SI (plus:SI (reg/f:SI 6 bp)
                (const_int -76 [0xffffffffffffffb4])) [45 %sfp+-52 S4 A32])) D:\LHX\7.5 contest\t1.cpp:51 90 {*movsi_internal}
     (nil))
(insn 1358 1194 1359 58 (set (reg:SI 0 ax [orig:136 tmod ] [136])
        (mem/c:SI (plus:SI (reg/f:SI 6 bp)
                (const_int -56 [0xffffffffffffffc8])) [45 %sfp+-32 S4 A64])) D:\LHX\7.5 contest\t1.cpp:51 90 {*movsi_internal}
     (nil))
(insn 1359 1358 386 58 (set (reg:SI 1 dx [ tmod+4 ])
        (mem/c:SI (plus:SI (reg/f:SI 6 bp)
                (const_int -52 [0xffffffffffffffcc])) [45 %sfp+-28 S4 A32])) D:\LHX\7.5 contest\t1.cpp:51 90 {*movsi_internal}
     (nil))
(insn 386 1359 1337 58 (parallel [
            (set (reg:SI 2 cx [363])
                (mult:SI (reg:SI 2 cx [363])
                    (reg:SI 0 ax [orig:136 tmod ] [136])))
            (clobber (reg:CC 17 flags))
        ]) D:\LHX\7.5 contest\t1.cpp:51 306 {*mulsi3_1}
     (expr_list:REG_DEAD (reg:SI 0 ax [orig:136 tmod ] [136])
        (expr_list:REG_UNUSED (reg:CC 17 flags)
            (nil))))
(note 1337 386 1196 58 NOTE_INSN_DELETED)
(insn 1196 1337 1260 58 (set (reg:SI 0 ax [364])
        (reg:SI 1 dx [ tmod+4 ])) D:\LHX\7.5 contest\t1.cpp:51 90 {*movsi_internal}
     (expr_list:REG_DEAD (reg:SI 1 dx [ tmod+4 ])
        (nil)))
(insn 1260 1196 387 58 (set (reg:SI 3 bx [orig:427 D.83220 ] [427])
        (mem/c:SI (plus:SI (reg/f:SI 6 bp)
                (const_int -64 [0xffffffffffffffc0])) [45 %sfp+-40 S4 A32])) D:\LHX\7.5 contest\t1.cpp:51 90 {*movsi_internal}
     (nil))
(insn 387 1260 388 58 (parallel [
            (set (reg:SI 0 ax [364])
                (mult:SI (reg:SI 0 ax [364])
                    (reg:SI 3 bx [orig:427 D.83220 ] [427])))
            (clobber (reg:CC 17 flags))
        ]) D:\LHX\7.5 contest\t1.cpp:51 306 {*mulsi3_1}
     (expr_list:REG_UNUSED (reg:CC 17 flags)
        (nil)))
(insn 388 387 1200 58 (parallel [
            (set (reg:SI 2 cx [365])
                (plus:SI (reg:SI 2 cx [363])
                    (reg:SI 0 ax [364])))
            (clobber (reg:CC 17 flags))
        ]) D:\LHX\7.5 contest\t1.cpp:51 220 {*addsi_1}
     (expr_list:REG_DEAD (reg:SI 0 ax [364])
        (expr_list:REG_UNUSED (reg:CC 17 flags)
            (nil))))
(insn 1200 388 389 58 (set (reg:SI 0 ax [orig:366 D.83220 ] [366])
        (reg:SI 3 bx [orig:427 D.83220 ] [427])) D:\LHX\7.5 contest\t1.cpp:51 90 {*movsi_internal}
     (expr_list:REG_DEAD (reg:SI 3 bx [orig:427 D.83220 ] [427])
        (nil)))
(insn 389 1200 390 58 (parallel [
            (set (reg:DI 0 ax [orig:366 D.83220 ] [366])
                (mult:DI (zero_extend:DI (reg:SI 0 ax [orig:366 D.83220 ] [366]))
                    (zero_extend:DI (mem/c:SI (plus:SI (reg/f:SI 6 bp)
                                (const_int -56 [0xffffffffffffffc8])) [45 %sfp+-32 S4 A64]))))
            (clobber (reg:CC 17 flags))
        ]) D:\LHX\7.5 contest\t1.cpp:51 323 {*umulsidi3_1}
     (expr_list:REG_UNUSED (reg:CC 17 flags)
        (nil)))
(note 390 389 391 58 NOTE_INSN_DELETED)
(insn 391 390 1360 58 (parallel [
            (set (reg:SI 1 dx [ D.83220+4 ])
                (plus:SI (reg:SI 1 dx [ D.83220+4 ])
                    (reg:SI 2 cx [365])))
            (clobber (reg:CC 17 flags))
        ]) D:\LHX\7.5 contest\t1.cpp:51 220 {*addsi_1}
     (expr_list:REG_DEAD (reg:SI 2 cx [365])
        (expr_list:REG_UNUSED (reg:CC 17 flags)
            (nil))))
(insn 1360 391 1361 58 (set (reg:SI 2 cx [orig:117 t2 ] [117])
        (mem/c:SI (plus:SI (reg/f:SI 6 bp)
                (const_int -72 [0xffffffffffffffb8])) [45 %sfp+-48 S4 A64])) D:\LHX\7.5 contest\t1.cpp:51 90 {*movsi_internal}
     (nil))
(insn 1361 1360 1362 58 (set (reg:SI 3 bx [ t2+4 ])
        (mem/c:SI (plus:SI (reg/f:SI 6 bp)
                (const_int -68 [0xffffffffffffffbc])) [45 %sfp+-44 S4 A32])) D:\LHX\7.5 contest\t1.cpp:51 90 {*movsi_internal}
     (nil))
(insn 1362 1361 1363 58 (parallel [
            (set (reg:CC 17 flags)
                (compare:CC (reg:SI 2 cx [orig:117 t2 ] [117])
                    (reg:SI 0 ax [orig:366 D.83220 ] [366])))
            (set (reg:SI 2 cx [orig:117 t2 ] [117])
                (minus:SI (reg:SI 2 cx [orig:117 t2 ] [117])
                    (reg:SI 0 ax [orig:366 D.83220 ] [366])))
        ]) D:\LHX\7.5 contest\t1.cpp:51 282 {*subsi_3}
     (expr_list:REG_DEAD (reg:SI 0 ax [orig:366 D.83220 ] [366])
        (nil)))
(insn 1363 1362 395 58 (parallel [
            (set (reg:SI 3 bx [ t2+4 ])
                (minus:SI (reg:SI 3 bx [ t2+4 ])
                    (plus:SI (ltu:SI (reg:CC 17 flags)
                            (const_int 0 [0]))
                        (reg:SI 1 dx [ D.83220+4 ]))))
            (clobber (reg:CC 17 flags))
        ]) D:\LHX\7.5 contest\t1.cpp:51 290 {*subsi3_carry}
     (expr_list:REG_DEAD (reg:CC 17 flags)
        (expr_list:REG_DEAD (reg:SI 1 dx [ D.83220+4 ])
            (expr_list:REG_UNUSED (reg:CC 17 flags)
                (nil)))))
(insn 395 1363 1259 58 (set (reg/f:SI 0 ax [orig:448 __i$_M_node ] [448])
        (mem/f/c:SI (const:SI (plus:SI (symbol_ref:SI ("s") [flags 0x2]  <var_decl 06d9cd20 s>)
                    (const_int 8 [0x8]))) [6 MEM[(struct _Rb_tree_node_base * *)&s + 8B]+0 S4 A32])) 90 {*movsi_internal}
     (nil))
(insn 1259 395 396 58 (set (mem/c:SI (plus:SI (reg/f:SI 6 bp)
                (const_int -60 [0xffffffffffffffc4])) [45 %sfp+-36 S4 A32])
        (reg/f:SI 0 ax [orig:448 __i$_M_node ] [448])) 90 {*movsi_internal}
     (nil))
(insn 396 1259 889 58 (set (reg:CCZ 17 flags)
        (compare:CCZ (reg/f:SI 0 ax [orig:448 __i$_M_node ] [448])
            (const_int 0 [0]))) D:/Dev-Cpp/MinGW64/lib/gcc/x86_64-w64-mingw32/4.9.2/include/c++/bits/stl_tree.h:1260 3 {*cmpsi_ccno_1}
     (expr_list:REG_DEAD (reg/f:SI 1 dx [orig:448 __i$_M_node ] [448])
        (nil)))
(insn 889 396 397 58 (set (reg/f:SI 1 dx [orig:186 __i$_M_node ] [186])
        (const:SI (plus:SI (symbol_ref:SI ("s") [flags 0x2]  <var_decl 06d9cd20 s>)
                (const_int 4 [0x4])))) D:/Dev-Cpp/MinGW64/lib/gcc/x86_64-w64-mingw32/4.9.2/include/c++/bits/stl_tree.h:1260 90 {*movsi_internal}
     (nil))
(jump_insn 397 889 416 58 (set (pc)
        (if_then_else (eq (reg:CCZ 17 flags)
                (const_int 0 [0]))
            (label_ref:SI 685)
            (pc))) D:/Dev-Cpp/MinGW64/lib/gcc/x86_64-w64-mingw32/4.9.2/include/c++/bits/stl_tree.h:1260 596 {*jcc_1}
     (expr_list:REG_DEAD (reg:CCZ 17 flags)
        (int_list:REG_BR_PROB 900 (nil)))
 -> 685)
;; lr  out 	 0 [ax] 1 [dx] 2 [cx] 3 [bx] 4 [si] 5 [di] 6 [bp] 7 [sp] 20 [frame]
;; live  out 	 0 [ax] 1 [dx] 2 [cx] 3 [bx] 4 [si] 5 [di] 6 [bp] 7 [sp] 20 [frame]

 succ:       63 [91.0%]  (FALLTHRU,CAN_FALLTHRU)
             90 [9.0%]  (CAN_FALLTHRU)

basic block 59, loop depth 0, count 0, freq 395, maybe hot
 prev block 58, next block 60, flags: (REACHABLE, RTL, MODIFIED)
 pred:       63 [50.0%]  (FALLTHRU,CAN_FALLTHRU)
;; bb 59 artificial_defs: { }
;; bb 59 artificial_uses: { u-1(6){ }u-1(7){ }}
;; lr  in  	 0 [ax] 1 [dx] 2 [cx] 3 [bx] 4 [si] 5 [di] 6 [bp] 7 [sp] 17 [flags] 20 [frame]
;; lr  use 	 6 [bp] 7 [sp] 17 [flags]
;; lr  def 	
;; live  in  	 0 [ax] 1 [dx] 2 [cx] 3 [bx] 4 [si] 5 [di] 6 [bp] 7 [sp] 17 [flags] 20 [frame]
;; live  gen 	
;; live  kill	

(note 829 401 403 59 [bb 59] NOTE_INSN_BASIC_BLOCK)
(jump_insn 403 829 830 59 (set (pc)
        (if_then_else (ltu (reg:CC 17 flags)
                (const_int 0 [0]))
            (label_ref:SI 853)
            (pc))) D:/Dev-Cpp/MinGW64/lib/gcc/x86_64-w64-mingw32/4.9.2/include/c++/bits/stl_tree.h:1261 596 {*jcc_1}
     (expr_list:REG_DEAD (reg:CC 17 flags)
        (int_list:REG_BR_PROB 5000 (nil)))
 -> 853)
;; lr  out 	 0 [ax] 1 [dx] 2 [cx] 3 [bx] 4 [si] 5 [di] 6 [bp] 7 [sp] 20 [frame]
;; live  out 	 0 [ax] 1 [dx] 2 [cx] 3 [bx] 4 [si] 5 [di] 6 [bp] 7 [sp] 20 [frame]

 succ:       61 [50.0%]  (CAN_FALLTHRU)
             60 [50.0%]  (FALLTHRU,CAN_FALLTHRU)

basic block 60, loop depth 0, count 0, freq 198, maybe hot
 prev block 59, next block 61, flags: (REACHABLE, RTL, MODIFIED)
 pred:       59 [50.0%]  (FALLTHRU,CAN_FALLTHRU)
;; bb 60 artificial_defs: { }
;; bb 60 artificial_uses: { u-1(6){ }u-1(7){ }}
;; lr  in  	 0 [ax] 1 [dx] 2 [cx] 3 [bx] 4 [si] 5 [di] 6 [bp] 7 [sp] 20 [frame]
;; lr  use 	 0 [ax] 2 [cx] 6 [bp] 7 [sp]
;; lr  def 	 17 [flags]
;; live  in  	 0 [ax] 1 [dx] 2 [cx] 3 [bx] 4 [si] 5 [di] 6 [bp] 7 [sp] 20 [frame]
;; live  gen 	 17 [flags]
;; live  kill	

(note 830 403 404 60 [bb 60] NOTE_INSN_BASIC_BLOCK)
(insn 404 830 405 60 (set (reg:CC 17 flags)
        (compare:CC (reg:SI 2 cx [orig:117 t2 ] [117])
            (mem:SI (plus:SI (reg/f:SI 0 ax [orig:187 __i$_M_node ] [187])
                    (const_int 16 [0x10])) [34 MEM[(const long long unsigned int &)__i$_M_node_425 + 16]+0 S4 A64]))) D:/Dev-Cpp/MinGW64/lib/gcc/x86_64-w64-mingw32/4.9.2/include/c++/bits/stl_tree.h:1261 7 {*cmpsi_1}
     (nil))
(jump_insn 405 404 853 60 (set (pc)
        (if_then_else (gtu (reg:CC 17 flags)
                (const_int 0 [0]))
            (label_ref 411)
            (pc))) D:/Dev-Cpp/MinGW64/lib/gcc/x86_64-w64-mingw32/4.9.2/include/c++/bits/stl_tree.h:1261 596 {*jcc_1}
     (expr_list:REG_DEAD (reg:CC 17 flags)
        (int_list:REG_BR_PROB 5000 (nil)))
 -> 411)
;; lr  out 	 0 [ax] 1 [dx] 2 [cx] 3 [bx] 4 [si] 5 [di] 6 [bp] 7 [sp] 20 [frame]
;; live  out 	 0 [ax] 1 [dx] 2 [cx] 3 [bx] 4 [si] 5 [di] 6 [bp] 7 [sp] 20 [frame]

 succ:       64 [50.0%]  (CAN_FALLTHRU)
             61 [50.0%]  (FALLTHRU,CAN_FALLTHRU)

basic block 61, loop depth 0, count 0, freq 395, maybe hot
 prev block 60, next block 62, flags: (REACHABLE, RTL, MODIFIED)
 pred:       60 [50.0%]  (FALLTHRU,CAN_FALLTHRU)
             59 [50.0%]  (CAN_FALLTHRU)
;; bb 61 artificial_defs: { }
;; bb 61 artificial_uses: { u-1(6){ }u-1(7){ }}
;; lr  in  	 0 [ax] 2 [cx] 3 [bx] 4 [si] 5 [di] 6 [bp] 7 [sp] 20 [frame]
;; lr  use 	 0 [ax] 6 [bp] 7 [sp]
;; lr  def 	 0 [ax] 1 [dx]
;; live  in  	 0 [ax] 2 [cx] 3 [bx] 4 [si] 5 [di] 6 [bp] 7 [sp] 20 [frame]
;; live  gen 	 0 [ax] 1 [dx]
;; live  kill	

(code_label 853 405 407 61 199 "" [1 uses])
(note 407 853 408 61 [bb 61] NOTE_INSN_BASIC_BLOCK)
(note 408 407 30 61 NOTE_INSN_DELETED)
(insn 30 408 31 61 (set (reg/f:SI 1 dx [orig:186 __i$_M_node ] [186])
        (reg/f:SI 0 ax [orig:187 __i$_M_node ] [187])) D:/Dev-Cpp/MinGW64/lib/gcc/x86_64-w64-mingw32/4.9.2/include/c++/bits/stl_tree.h:1261 90 {*movsi_internal}
     (nil))
(insn 31 30 411 61 (set (reg/f:SI 0 ax [orig:187 __i$_M_node ] [187])
        (mem/f:SI (plus:SI (reg/f:SI 0 ax [orig:187 __i$_M_node ] [187])
                (const_int 8 [0x8])) [6 MEM[(struct _Rb_tree_node_base * *)__i$_M_node_425 + 8B]+0 S4 A32])) D:/Dev-Cpp/MinGW64/lib/gcc/x86_64-w64-mingw32/4.9.2/include/c++/bits/stl_tree.h:1262 90 {*movsi_internal}
     (nil))
;; lr  out 	 0 [ax] 1 [dx] 2 [cx] 3 [bx] 4 [si] 5 [di] 6 [bp] 7 [sp] 20 [frame]
;; live  out 	 0 [ax] 1 [dx] 2 [cx] 3 [bx] 4 [si] 5 [di] 6 [bp] 7 [sp] 20 [frame]

 succ:       62 [100.0%]  (FALLTHRU,CAN_FALLTHRU)

basic block 62, loop depth 0, count 0, freq 395, maybe hot
 prev block 61, next block 63, flags: (REACHABLE, RTL, MODIFIED)
 pred:       61 [100.0%]  (FALLTHRU,CAN_FALLTHRU)
;; bb 62 artificial_defs: { }
;; bb 62 artificial_uses: { u-1(6){ }u-1(7){ }}
;; lr  in  	 0 [ax] 1 [dx] 2 [cx] 3 [bx] 4 [si] 5 [di] 6 [bp] 7 [sp] 20 [frame]
;; lr  use 	 0 [ax] 6 [bp] 7 [sp]
;; lr  def 	 17 [flags]
;; live  in  	 0 [ax] 1 [dx] 2 [cx] 3 [bx] 4 [si] 5 [di] 6 [bp] 7 [sp] 20 [frame]
;; live  gen 	 17 [flags]
;; live  kill	

(code_label 414 413 415 62 150 "" [0 uses])
(note 415 414 417 62 [bb 62] NOTE_INSN_BASIC_BLOCK)
(insn 417 415 418 62 (set (reg:CCZ 17 flags)
        (compare:CCZ (reg/f:SI 0 ax [orig:187 __i$_M_node ] [187])
            (const_int 0 [0]))) D:/Dev-Cpp/MinGW64/lib/gcc/x86_64-w64-mingw32/4.9.2/include/c++/bits/stl_tree.h:1260 3 {*cmpsi_ccno_1}
     (nil))
(jump_insn 418 417 419 62 (set (pc)
        (if_then_else (ne (reg:CCZ 17 flags)
                (const_int 0 [0]))
            (label_ref:SI 416)
            (pc))) D:/Dev-Cpp/MinGW64/lib/gcc/x86_64-w64-mingw32/4.9.2/include/c++/bits/stl_tree.h:1260 596 {*jcc_1}
     (expr_list:REG_DEAD (reg:CCZ 17 flags)
        (int_list:REG_BR_PROB 9100 (nil)))
 -> 416)
;; lr  out 	 0 [ax] 1 [dx] 2 [cx] 3 [bx] 4 [si] 5 [di] 6 [bp] 7 [sp] 20 [frame]
;; live  out 	 0 [ax] 1 [dx] 2 [cx] 3 [bx] 4 [si] 5 [di] 6 [bp] 7 [sp] 20 [frame]

 succ:       63 [91.0%]  (DFS_BACK,CAN_FALLTHRU)
             66 [9.0%]  (FALLTHRU,CAN_FALLTHRU,LOOP_EXIT)

basic block 63, loop depth 0, count 0, freq 790, maybe hot
 prev block 62, next block 64, flags: (REACHABLE, RTL, MODIFIED)
 pred:       58 [91.0%]  (FALLTHRU,CAN_FALLTHRU)
             62 [91.0%]  (DFS_BACK,CAN_FALLTHRU)
             65 [91.0%]  (DFS_BACK,CAN_FALLTHRU)
;; bb 63 artificial_defs: { }
;; bb 63 artificial_uses: { u-1(6){ }u-1(7){ }}
;; lr  in  	 0 [ax] 1 [dx] 2 [cx] 3 [bx] 4 [si] 5 [di] 6 [bp] 7 [sp] 20 [frame]
;; lr  use 	 0 [ax] 3 [bx] 6 [bp] 7 [sp]
;; lr  def 	 17 [flags]
;; live  in  	 0 [ax] 1 [dx] 2 [cx] 3 [bx] 4 [si] 5 [di] 6 [bp] 7 [sp] 20 [frame]
;; live  gen 	 17 [flags]
;; live  kill	

(code_label 416 397 399 63 151 "" [2 uses])
(note 399 416 400 63 [bb 63] NOTE_INSN_BASIC_BLOCK)
(insn 400 399 401 63 (set (reg:CC 17 flags)
        (compare:CC (reg:SI 3 bx [ t2+4 ])
            (mem:SI (plus:SI (reg/f:SI 0 ax [orig:187 __i$_M_node ] [187])
                    (const_int 20 [0x14])) [34 MEM[(const long long unsigned int &)__i$_M_node_425 + 16]+4 S4 A32]))) D:/Dev-Cpp/MinGW64/lib/gcc/x86_64-w64-mingw32/4.9.2/include/c++/bits/stl_tree.h:1261 7 {*cmpsi_1}
     (nil))
(jump_insn 401 400 829 63 (set (pc)
        (if_then_else (gtu (reg:CC 17 flags)
                (const_int 0 [0]))
            (label_ref 411)
            (pc))) D:/Dev-Cpp/MinGW64/lib/gcc/x86_64-w64-mingw32/4.9.2/include/c++/bits/stl_tree.h:1261 596 {*jcc_1}
     (int_list:REG_BR_PROB 5000 (nil))
 -> 411)
;; lr  out 	 0 [ax] 1 [dx] 2 [cx] 3 [bx] 4 [si] 5 [di] 6 [bp] 7 [sp] 17 [flags] 20 [frame]
;; live  out 	 0 [ax] 1 [dx] 2 [cx] 3 [bx] 4 [si] 5 [di] 6 [bp] 7 [sp] 17 [flags] 20 [frame]

 succ:       64 [50.0%]  (CAN_FALLTHRU)
             59 [50.0%]  (FALLTHRU,CAN_FALLTHRU)

basic block 64, loop depth 0, count 0, freq 395, maybe hot
 prev block 63, next block 65, flags: (REACHABLE, RTL, MODIFIED)
 pred:       63 [50.0%]  (CAN_FALLTHRU)
             60 [50.0%]  (CAN_FALLTHRU)
;; bb 64 artificial_defs: { }
;; bb 64 artificial_uses: { u-1(6){ }u-1(7){ }}
;; lr  in  	 0 [ax] 1 [dx] 2 [cx] 3 [bx] 4 [si] 5 [di] 6 [bp] 7 [sp] 20 [frame]
;; lr  use 	 0 [ax] 6 [bp] 7 [sp]
;; lr  def 	 0 [ax]
;; live  in  	 0 [ax] 1 [dx] 2 [cx] 3 [bx] 4 [si] 5 [di] 6 [bp] 7 [sp] 20 [frame]
;; live  gen 	 0 [ax]
;; live  kill	

(code_label 411 31 412 64 148 "" [2 uses])
(note 412 411 413 64 [bb 64] NOTE_INSN_BASIC_BLOCK)
(insn 413 412 414 64 (set (reg/f:SI 0 ax [orig:187 __i$_M_node ] [187])
        (mem/f:SI (plus:SI (reg/f:SI 0 ax [orig:187 __i$_M_node ] [187])
                (const_int 12 [0xc])) [6 MEM[(struct _Rb_tree_node_base * *)__i$_M_node_425 + 12B]+0 S4 A32])) 90 {*movsi_internal}
     (nil))
;; lr  out 	 0 [ax] 1 [dx] 2 [cx] 3 [bx] 4 [si] 5 [di] 6 [bp] 7 [sp] 20 [frame]
;; live  out 	 0 [ax] 1 [dx] 2 [cx] 3 [bx] 4 [si] 5 [di] 6 [bp] 7 [sp] 20 [frame]

 succ:       65 [100.0%]  (FALLTHRU,CAN_FALLTHRU)

basic block 65, loop depth 0, count 0, freq 395, maybe hot
 prev block 64, next block 66, flags: (REACHABLE, RTL, MODIFIED)
 pred:       64 [100.0%]  (FALLTHRU,CAN_FALLTHRU)
;; bb 65 artificial_defs: { }
;; bb 65 artificial_uses: { u-1(6){ }u-1(7){ }}
;; lr  in  	
;; lr  use 	
;; lr  def 	
;; live  in  	
;; live  gen 	
;; live  kill	

(note 1578 1573 1576 65 [bb 65] NOTE_INSN_BASIC_BLOCK)
(insn 1576 1578 1577 65 (set (reg:CCZ 17 flags)
        (compare:CCZ (reg/f:SI 0 ax [orig:187 __i$_M_node ] [187])
            (const_int 0 [0]))) D:/Dev-Cpp/MinGW64/lib/gcc/x86_64-w64-mingw32/4.9.2/include/c++/bits/stl_tree.h:1260 3 {*cmpsi_ccno_1}
     (nil))
(jump_insn 1577 1576 1582 65 (set (pc)
        (if_then_else (ne (reg:CCZ 17 flags)
                (const_int 0 [0]))
            (label_ref:SI 416)
            (pc))) D:/Dev-Cpp/MinGW64/lib/gcc/x86_64-w64-mingw32/4.9.2/include/c++/bits/stl_tree.h:1260 596 {*jcc_1}
     (int_list:REG_BR_PROB 9100 (expr_list:REG_DEAD (reg:CCZ 17 flags)
            (nil)))
 -> 416)
;; lr  out 	
;; live  out 	

 succ:       63 [91.0%]  (DFS_BACK,CAN_FALLTHRU)
             66 [9.0%]  (FALLTHRU,CAN_FALLTHRU,LOOP_EXIT)

basic block 66, loop depth 0, count 0, freq 71, maybe hot
 prev block 65, next block 67, flags: (REACHABLE, RTL, MODIFIED)
 pred:       62 [9.0%]  (FALLTHRU,CAN_FALLTHRU,LOOP_EXIT)
             65 [9.0%]  (FALLTHRU,CAN_FALLTHRU,LOOP_EXIT)
;; bb 66 artificial_defs: { }
;; bb 66 artificial_uses: { u-1(6){ }u-1(7){ }}
;; lr  in  	 1 [dx] 2 [cx] 3 [bx] 4 [si] 5 [di] 6 [bp] 7 [sp] 20 [frame]
;; lr  use 	 1 [dx] 6 [bp] 7 [sp]
;; lr  def 	 17 [flags]
;; live  in  	 1 [dx] 2 [cx] 3 [bx] 4 [si] 5 [di] 6 [bp] 7 [sp] 20 [frame]
;; live  gen 	 17 [flags]
;; live  kill	

(note 419 418 420 66 [bb 66] NOTE_INSN_BASIC_BLOCK)
(insn 420 419 421 66 (set (reg:CCZ 17 flags)
        (compare:CCZ (reg/f:SI 1 dx [orig:186 __i$_M_node ] [186])
            (const:SI (plus:SI (symbol_ref:SI ("s") [flags 0x2]  <var_decl 06d9cd20 s>)
                    (const_int 4 [0x4]))))) D:/Dev-Cpp/MinGW64/lib/gcc/x86_64-w64-mingw32/4.9.2/include/c++/bits/stl_map.h:498 7 {*cmpsi_1}
     (nil))
(jump_insn 421 420 422 66 (set (pc)
        (if_then_else (eq (reg:CCZ 17 flags)
                (const_int 0 [0]))
            (label_ref:SI 685)
            (pc))) D:/Dev-Cpp/MinGW64/lib/gcc/x86_64-w64-mingw32/4.9.2/include/c++/bits/stl_map.h:498 596 {*jcc_1}
     (expr_list:REG_DEAD (reg:CCZ 17 flags)
        (int_list:REG_BR_PROB 662 (nil)))
 -> 685)
;; lr  out 	 1 [dx] 2 [cx] 3 [bx] 4 [si] 5 [di] 6 [bp] 7 [sp] 20 [frame]
;; live  out 	 1 [dx] 2 [cx] 3 [bx] 4 [si] 5 [di] 6 [bp] 7 [sp] 20 [frame]

 succ:       90 [6.6%]  (CAN_FALLTHRU)
             67 [93.4%]  (FALLTHRU,CAN_FALLTHRU)

basic block 67, loop depth 0, count 0, freq 66, maybe hot
 prev block 66, next block 68, flags: (REACHABLE, RTL, MODIFIED)
 pred:       66 [93.4%]  (FALLTHRU,CAN_FALLTHRU)
;; bb 67 artificial_defs: { }
;; bb 67 artificial_uses: { u-1(6){ }u-1(7){ }}
;; lr  in  	 1 [dx] 2 [cx] 3 [bx] 4 [si] 5 [di] 6 [bp] 7 [sp] 20 [frame]
;; lr  use 	 1 [dx] 3 [bx] 6 [bp] 7 [sp]
;; lr  def 	 17 [flags]
;; live  in  	 1 [dx] 2 [cx] 3 [bx] 4 [si] 5 [di] 6 [bp] 7 [sp] 20 [frame]
;; live  gen 	 17 [flags]
;; live  kill	

(note 422 421 423 67 [bb 67] NOTE_INSN_BASIC_BLOCK)
(insn 423 422 424 67 (set (reg:CC 17 flags)
        (compare:CC (reg:SI 3 bx [ t2+4 ])
            (mem:SI (plus:SI (reg/f:SI 1 dx [orig:186 __i$_M_node ] [186])
                    (const_int 20 [0x14])) [34 MEM[(const long long unsigned int &)__i$_M_node_447 + 16]+4 S4 A32]))) D:/Dev-Cpp/MinGW64/lib/gcc/x86_64-w64-mingw32/4.9.2/include/c++/bits/stl_map.h:498 7 {*cmpsi_1}
     (nil))
(jump_insn 424 423 832 67 (set (pc)
        (if_then_else (ltu (reg:CC 17 flags)
                (const_int 0 [0]))
            (label_ref 685)
            (pc))) D:/Dev-Cpp/MinGW64/lib/gcc/x86_64-w64-mingw32/4.9.2/include/c++/bits/stl_map.h:498 596 {*jcc_1}
     (int_list:REG_BR_PROB 5000 (nil))
 -> 685)
;; lr  out 	 1 [dx] 2 [cx] 3 [bx] 4 [si] 5 [di] 6 [bp] 7 [sp] 17 [flags] 20 [frame]
;; live  out 	 1 [dx] 2 [cx] 3 [bx] 4 [si] 5 [di] 6 [bp] 7 [sp] 17 [flags] 20 [frame]

 succ:       90 [50.0%]  (CAN_FALLTHRU)
             68 [50.0%]  (FALLTHRU,CAN_FALLTHRU)

basic block 68, loop depth 0, count 0, freq 33, maybe hot
 prev block 67, next block 69, flags: (REACHABLE, RTL, MODIFIED)
 pred:       67 [50.0%]  (FALLTHRU,CAN_FALLTHRU)
;; bb 68 artificial_defs: { }
;; bb 68 artificial_uses: { u-1(6){ }u-1(7){ }}
;; lr  in  	 1 [dx] 2 [cx] 3 [bx] 4 [si] 5 [di] 6 [bp] 7 [sp] 17 [flags] 20 [frame]
;; lr  use 	 6 [bp] 7 [sp] 17 [flags]
;; lr  def 	
;; live  in  	 1 [dx] 2 [cx] 3 [bx] 4 [si] 5 [di] 6 [bp] 7 [sp] 17 [flags] 20 [frame]
;; live  gen 	
;; live  kill	

(note 832 424 426 68 [bb 68] NOTE_INSN_BASIC_BLOCK)
(jump_insn 426 832 833 68 (set (pc)
        (if_then_else (gtu (reg:CC 17 flags)
                (const_int 0 [0]))
            (label_ref:SI 767)
            (pc))) D:/Dev-Cpp/MinGW64/lib/gcc/x86_64-w64-mingw32/4.9.2/include/c++/bits/stl_map.h:498 596 {*jcc_1}
     (expr_list:REG_DEAD (reg:CC 17 flags)
        (int_list:REG_BR_PROB 5000 (nil)))
 -> 767)
;; lr  out 	 1 [dx] 2 [cx] 3 [bx] 4 [si] 5 [di] 6 [bp] 7 [sp] 20 [frame]
;; live  out 	 1 [dx] 2 [cx] 3 [bx] 4 [si] 5 [di] 6 [bp] 7 [sp] 20 [frame]

 succ:       70 [50.0%]  (CAN_FALLTHRU)
             69 [50.0%]  (FALLTHRU,CAN_FALLTHRU)

basic block 69, loop depth 0, count 0, freq 17, maybe hot
 prev block 68, next block 70, flags: (REACHABLE, RTL, MODIFIED)
 pred:       68 [50.0%]  (FALLTHRU,CAN_FALLTHRU)
;; bb 69 artificial_defs: { }
;; bb 69 artificial_uses: { u-1(6){ }u-1(7){ }}
;; lr  in  	 1 [dx] 2 [cx] 3 [bx] 4 [si] 5 [di] 6 [bp] 7 [sp] 20 [frame]
;; lr  use 	 1 [dx] 2 [cx] 6 [bp] 7 [sp]
;; lr  def 	 17 [flags]
;; live  in  	 1 [dx] 2 [cx] 3 [bx] 4 [si] 5 [di] 6 [bp] 7 [sp] 20 [frame]
;; live  gen 	 17 [flags]
;; live  kill	

(note 833 426 427 69 [bb 69] NOTE_INSN_BASIC_BLOCK)
(insn 427 833 428 69 (set (reg:CC 17 flags)
        (compare:CC (reg:SI 2 cx [orig:117 t2 ] [117])
            (mem:SI (plus:SI (reg/f:SI 1 dx [orig:186 __i$_M_node ] [186])
                    (const_int 16 [0x10])) [34 MEM[(const long long unsigned int &)__i$_M_node_447 + 16]+0 S4 A64]))) D:/Dev-Cpp/MinGW64/lib/gcc/x86_64-w64-mingw32/4.9.2/include/c++/bits/stl_map.h:498 7 {*cmpsi_1}
     (nil))
(jump_insn 428 427 702 69 (set (pc)
        (if_then_else (ltu (reg:CC 17 flags)
                (const_int 0 [0]))
            (label_ref 685)
            (pc))) D:/Dev-Cpp/MinGW64/lib/gcc/x86_64-w64-mingw32/4.9.2/include/c++/bits/stl_map.h:498 596 {*jcc_1}
     (expr_list:REG_DEAD (reg:CC 17 flags)
        (int_list:REG_BR_PROB 5000 (nil)))
 -> 685)
;; lr  out 	 1 [dx] 2 [cx] 3 [bx] 4 [si] 5 [di] 6 [bp] 7 [sp] 20 [frame]
;; live  out 	 1 [dx] 2 [cx] 3 [bx] 4 [si] 5 [di] 6 [bp] 7 [sp] 20 [frame]

 succ:       90 [50.0%]  (CAN_FALLTHRU)
             70 [50.0%]  (FALLTHRU,CAN_FALLTHRU)

basic block 70, loop depth 0, count 0, freq 33, maybe hot
 prev block 69, next block 71, flags: (REACHABLE, RTL, MODIFIED)
 pred:       68 [50.0%]  (CAN_FALLTHRU)
             69 [50.0%]  (FALLTHRU,CAN_FALLTHRU)
;; bb 70 artificial_defs: { }
;; bb 70 artificial_uses: { u-1(6){ }u-1(7){ }}
;; lr  in  	 1 [dx] 4 [si] 5 [di] 6 [bp] 7 [sp] 20 [frame]
;; lr  use 	 1 [dx] 6 [bp] 7 [sp]
;; lr  def 	 0 [ax] 17 [flags]
;; live  in  	 1 [dx] 4 [si] 5 [di] 6 [bp] 7 [sp] 20 [frame]
;; live  gen 	 0 [ax] 17 [flags]
;; live  kill	

(code_label 767 891 768 70 153 "" [1 uses])
(note 768 767 1473 70 [bb 70] NOTE_INSN_BASIC_BLOCK)
(insn 1473 768 1474 70 (set (reg:SI 0 ax)
        (mem:SI (plus:SI (reg/f:SI 1 dx [orig:186 __i$_M_node ] [186])
                (const_int 24 [0x18])) [21 MEM[(mapped_type &)__i$_M_node_347 + 24]+0 S4 A32])) D:\LHX\7.5 contest\t1.cpp:53 90 {*movsi_internal}
     (nil))
(insn 1474 1473 771 70 (set (reg:CCZ 17 flags)
        (compare:CCZ (reg:SI 0 ax)
            (const_int 0 [0]))) D:\LHX\7.5 contest\t1.cpp:53 3 {*cmpsi_ccno_1}
     (nil))
(jump_insn 771 1474 1032 70 (set (pc)
        (if_then_else (eq (reg:CCZ 17 flags)
                (const_int 0 [0]))
            (label_ref 769)
            (pc))) D:\LHX\7.5 contest\t1.cpp:53 596 {*jcc_1}
     (expr_list:REG_DEAD (reg:CCZ 17 flags)
        (int_list:REG_BR_PROB 5000 (nil)))
 -> 769)
;; lr  out 	 4 [si] 5 [di] 6 [bp] 7 [sp] 20 [frame]
;; live  out 	 4 [si] 5 [di] 6 [bp] 7 [sp] 20 [frame]

 succ:       71 [50.0%]  (CAN_FALLTHRU)
             54 [50.0%]  (FALLTHRU,CAN_FALLTHRU)

basic block 71, loop depth 0, count 0, freq 0
 prev block 70, next block 72, flags: (REACHABLE, RTL, MODIFIED)
 pred:       70 [50.0%]  (CAN_FALLTHRU)
;; bb 71 artificial_defs: { }
;; bb 71 artificial_uses: { u-1(6){ }u-1(7){ }}
;; lr  in  	 4 [si] 5 [di] 6 [bp] 7 [sp] 20 [frame]
;; lr  use 	 6 [bp] 7 [sp]
;; lr  def 	 0 [ax]
;; live  in  	 4 [si] 5 [di] 6 [bp] 7 [sp] 20 [frame]
;; live  gen 	 0 [ax]
;; live  kill	

(code_label 769 758 762 71 185 "" [1 uses])
(note 762 769 891 71 [bb 71] NOTE_INSN_BASIC_BLOCK)
(insn 891 762 767 71 (set (reg/f:SI 0 ax [orig:165 __i$_M_node ] [165])
        (mem/c:SI (plus:SI (reg/f:SI 6 bp)
                (const_int -60 [0xffffffffffffffc4])) [45 %sfp+-36 S4 A32])) 90 {*movsi_internal}
     (expr_list:REG_EQUAL (mem/f/c:SI (const:SI (plus:SI (symbol_ref:SI ("s") [flags 0x2]  <var_decl 06d9cd20 s>)
                    (const_int 8 [0x8]))) [6 MEM[(struct _Rb_tree_node_base * *)&s + 8B]+0 S4 A32])
        (nil)))
;; lr  out 	 0 [ax] 4 [si] 5 [di] 6 [bp] 7 [sp] 20 [frame]
;; live  out 	 0 [ax] 4 [si] 5 [di] 6 [bp] 7 [sp] 20 [frame]

 succ:       72 [100.0%]  (FALLTHRU,CAN_FALLTHRU)

basic block 72, loop depth 0, count 0, freq 71, maybe hot
 prev block 71, next block 73, flags: (REACHABLE, RTL)
 pred:       96 [91.0%]  (CAN_FALLTHRU)
             71 [100.0%]  (FALLTHRU,CAN_FALLTHRU)
;; bb 72 artificial_defs: { }
;; bb 72 artificial_uses: { u-1(6){ }u-1(7){ }}
;; lr  in  	 0 [ax] 4 [si] 5 [di] 6 [bp] 7 [sp] 20 [frame]
;; lr  use 	 6 [bp] 7 [sp]
;; lr  def 	 3 [bx]
;; live  in  	 0 [ax] 4 [si] 5 [di] 6 [bp] 7 [sp] 20 [frame]
;; live  gen 	 3 [bx]
;; live  kill	

(code_label 713 478 482 72 180 "" [1 uses])
(note 482 713 888 72 [bb 72] NOTE_INSN_BASIC_BLOCK)
(insn 888 482 500 72 (set (reg/f:SI 3 bx [orig:181 __i$_M_node ] [181])
        (const:SI (plus:SI (symbol_ref:SI ("s") [flags 0x2]  <var_decl 06d9cd20 s>)
                (const_int 4 [0x4])))) D:/Dev-Cpp/MinGW64/lib/gcc/x86_64-w64-mingw32/4.9.2/include/c++/bits/stl_tree.h:1794 90 {*movsi_internal}
     (expr_list:REG_EQUAL (const:SI (plus:SI (symbol_ref:SI ("s") [flags 0x2]  <var_decl 06d9cd20 s>)
                (const_int 4 [0x4])))
        (nil)))
;; lr  out 	 0 [ax] 3 [bx] 4 [si] 5 [di] 6 [bp] 7 [sp] 20 [frame]
;; live  out 	 0 [ax] 3 [bx] 4 [si] 5 [di] 6 [bp] 7 [sp] 20 [frame]

 succ:       77 [100.0%]  (FALLTHRU,CAN_FALLTHRU)

basic block 73, loop depth 0, count 0, freq 395, maybe hot
 prev block 72, next block 74, flags: (REACHABLE, RTL, MODIFIED)
 pred:       77 [50.0%]  (FALLTHRU,CAN_FALLTHRU)
;; bb 73 artificial_defs: { }
;; bb 73 artificial_uses: { u-1(6){ }u-1(7){ }}
;; lr  in  	 0 [ax] 3 [bx] 4 [si] 5 [di] 6 [bp] 7 [sp] 17 [flags] 20 [frame]
;; lr  use 	 6 [bp] 7 [sp] 17 [flags]
;; lr  def 	
;; live  in  	 0 [ax] 3 [bx] 4 [si] 5 [di] 6 [bp] 7 [sp] 17 [flags] 20 [frame]
;; live  gen 	
;; live  kill	

(note 840 485 487 73 [bb 73] NOTE_INSN_BASIC_BLOCK)
(jump_insn 487 840 841 73 (set (pc)
        (if_then_else (ltu (reg:CC 17 flags)
                (const_int 0 [0]))
            (label_ref:SI 854)
            (pc))) D:/Dev-Cpp/MinGW64/lib/gcc/x86_64-w64-mingw32/4.9.2/include/c++/bits/stl_tree.h:1261 596 {*jcc_1}
     (expr_list:REG_DEAD (reg:CC 17 flags)
        (int_list:REG_BR_PROB 5000 (nil)))
 -> 854)
;; lr  out 	 0 [ax] 3 [bx] 4 [si] 5 [di] 6 [bp] 7 [sp] 20 [frame]
;; live  out 	 0 [ax] 3 [bx] 4 [si] 5 [di] 6 [bp] 7 [sp] 20 [frame]

 succ:       75 [50.0%]  (CAN_FALLTHRU)
             74 [50.0%]  (FALLTHRU,CAN_FALLTHRU)

basic block 74, loop depth 0, count 0, freq 198, maybe hot
 prev block 73, next block 75, flags: (REACHABLE, RTL, MODIFIED)
 pred:       73 [50.0%]  (FALLTHRU,CAN_FALLTHRU)
;; bb 74 artificial_defs: { }
;; bb 74 artificial_uses: { u-1(6){ }u-1(7){ }}
;; lr  in  	 0 [ax] 3 [bx] 4 [si] 5 [di] 6 [bp] 7 [sp] 20 [frame]
;; lr  use 	 0 [ax] 4 [si] 6 [bp] 7 [sp]
;; lr  def 	 17 [flags]
;; live  in  	 0 [ax] 3 [bx] 4 [si] 5 [di] 6 [bp] 7 [sp] 20 [frame]
;; live  gen 	 17 [flags]
;; live  kill	

(note 841 487 488 74 [bb 74] NOTE_INSN_BASIC_BLOCK)
(insn 488 841 489 74 (set (reg:CC 17 flags)
        (compare:CC (reg:SI 4 si [orig:112 t1 ] [112])
            (mem:SI (plus:SI (reg/f:SI 0 ax [orig:165 __i$_M_node ] [165])
                    (const_int 16 [0x10])) [34 MEM[(const long long unsigned int &)__i$_M_node_427 + 16]+0 S4 A64]))) D:/Dev-Cpp/MinGW64/lib/gcc/x86_64-w64-mingw32/4.9.2/include/c++/bits/stl_tree.h:1261 7 {*cmpsi_1}
     (nil))
(jump_insn 489 488 854 74 (set (pc)
        (if_then_else (gtu (reg:CC 17 flags)
                (const_int 0 [0]))
            (label_ref 495)
            (pc))) D:/Dev-Cpp/MinGW64/lib/gcc/x86_64-w64-mingw32/4.9.2/include/c++/bits/stl_tree.h:1261 596 {*jcc_1}
     (expr_list:REG_DEAD (reg:CC 17 flags)
        (int_list:REG_BR_PROB 5000 (nil)))
 -> 495)
;; lr  out 	 0 [ax] 3 [bx] 4 [si] 5 [di] 6 [bp] 7 [sp] 20 [frame]
;; live  out 	 0 [ax] 3 [bx] 4 [si] 5 [di] 6 [bp] 7 [sp] 20 [frame]

 succ:       78 [50.0%]  (CAN_FALLTHRU)
             75 [50.0%]  (FALLTHRU,CAN_FALLTHRU)

basic block 75, loop depth 0, count 0, freq 395, maybe hot
 prev block 74, next block 76, flags: (REACHABLE, RTL, MODIFIED)
 pred:       74 [50.0%]  (FALLTHRU,CAN_FALLTHRU)
             73 [50.0%]  (CAN_FALLTHRU)
;; bb 75 artificial_defs: { }
;; bb 75 artificial_uses: { u-1(6){ }u-1(7){ }}
;; lr  in  	 0 [ax] 4 [si] 5 [di] 6 [bp] 7 [sp] 20 [frame]
;; lr  use 	 0 [ax] 6 [bp] 7 [sp]
;; lr  def 	 0 [ax] 3 [bx]
;; live  in  	 0 [ax] 4 [si] 5 [di] 6 [bp] 7 [sp] 20 [frame]
;; live  gen 	 0 [ax] 3 [bx]
;; live  kill	

(code_label 854 489 491 75 200 "" [1 uses])
(note 491 854 492 75 [bb 75] NOTE_INSN_BASIC_BLOCK)
(note 492 491 36 75 NOTE_INSN_DELETED)
(insn 36 492 37 75 (set (reg/f:SI 3 bx [orig:181 __i$_M_node ] [181])
        (reg/f:SI 0 ax [orig:165 __i$_M_node ] [165])) D:/Dev-Cpp/MinGW64/lib/gcc/x86_64-w64-mingw32/4.9.2/include/c++/bits/stl_tree.h:1261 90 {*movsi_internal}
     (nil))
(insn 37 36 495 75 (set (reg/f:SI 0 ax [orig:165 __i$_M_node ] [165])
        (mem/f:SI (plus:SI (reg/f:SI 0 ax [orig:165 __i$_M_node ] [165])
                (const_int 8 [0x8])) [6 MEM[(struct _Rb_tree_node_base * *)__i$_M_node_427 + 8B]+0 S4 A32])) D:/Dev-Cpp/MinGW64/lib/gcc/x86_64-w64-mingw32/4.9.2/include/c++/bits/stl_tree.h:1262 90 {*movsi_internal}
     (nil))
;; lr  out 	 0 [ax] 3 [bx] 4 [si] 5 [di] 6 [bp] 7 [sp] 20 [frame]
;; live  out 	 0 [ax] 3 [bx] 4 [si] 5 [di] 6 [bp] 7 [sp] 20 [frame]

 succ:       76 [100.0%]  (FALLTHRU,CAN_FALLTHRU)

basic block 76, loop depth 0, count 0, freq 395, maybe hot
 prev block 75, next block 77, flags: (REACHABLE, RTL, MODIFIED)
 pred:       75 [100.0%]  (FALLTHRU,CAN_FALLTHRU)
;; bb 76 artificial_defs: { }
;; bb 76 artificial_uses: { u-1(6){ }u-1(7){ }}
;; lr  in  	 0 [ax] 3 [bx] 4 [si] 5 [di] 6 [bp] 7 [sp] 20 [frame]
;; lr  use 	 0 [ax] 6 [bp] 7 [sp]
;; lr  def 	 17 [flags]
;; live  in  	 0 [ax] 3 [bx] 4 [si] 5 [di] 6 [bp] 7 [sp] 20 [frame]
;; live  gen 	 17 [flags]
;; live  kill	

(code_label 498 497 499 76 161 "" [0 uses])
(note 499 498 501 76 [bb 76] NOTE_INSN_BASIC_BLOCK)
(insn 501 499 502 76 (set (reg:CCZ 17 flags)
        (compare:CCZ (reg/f:SI 0 ax [orig:165 __i$_M_node ] [165])
            (const_int 0 [0]))) D:/Dev-Cpp/MinGW64/lib/gcc/x86_64-w64-mingw32/4.9.2/include/c++/bits/stl_tree.h:1260 3 {*cmpsi_ccno_1}
     (nil))
(jump_insn 502 501 503 76 (set (pc)
        (if_then_else (ne (reg:CCZ 17 flags)
                (const_int 0 [0]))
            (label_ref:SI 500)
            (pc))) D:/Dev-Cpp/MinGW64/lib/gcc/x86_64-w64-mingw32/4.9.2/include/c++/bits/stl_tree.h:1260 596 {*jcc_1}
     (expr_list:REG_DEAD (reg:CCZ 17 flags)
        (int_list:REG_BR_PROB 9100 (nil)))
 -> 500)
;; lr  out 	 0 [ax] 3 [bx] 4 [si] 5 [di] 6 [bp] 7 [sp] 20 [frame]
;; live  out 	 0 [ax] 3 [bx] 4 [si] 5 [di] 6 [bp] 7 [sp] 20 [frame]

 succ:       77 [91.0%]  (DFS_BACK,CAN_FALLTHRU)
             80 [9.0%]  (FALLTHRU,CAN_FALLTHRU,LOOP_EXIT)

basic block 77, loop depth 0, count 0, freq 790, maybe hot
 prev block 76, next block 78, flags: (REACHABLE, RTL, MODIFIED)
 pred:       72 [100.0%]  (FALLTHRU,CAN_FALLTHRU)
             76 [91.0%]  (DFS_BACK,CAN_FALLTHRU)
             79 [91.0%]  (DFS_BACK,CAN_FALLTHRU)
;; bb 77 artificial_defs: { }
;; bb 77 artificial_uses: { u-1(6){ }u-1(7){ }}
;; lr  in  	 0 [ax] 3 [bx] 4 [si] 5 [di] 6 [bp] 7 [sp] 20 [frame]
;; lr  use 	 0 [ax] 5 [di] 6 [bp] 7 [sp]
;; lr  def 	 17 [flags]
;; live  in  	 0 [ax] 3 [bx] 4 [si] 5 [di] 6 [bp] 7 [sp] 20 [frame]
;; live  gen 	 17 [flags]
;; live  kill	

(code_label 500 888 483 77 162 "" [2 uses])
(note 483 500 484 77 [bb 77] NOTE_INSN_BASIC_BLOCK)
(insn 484 483 485 77 (set (reg:CC 17 flags)
        (compare:CC (reg:SI 5 di [ t1+4 ])
            (mem:SI (plus:SI (reg/f:SI 0 ax [orig:165 __i$_M_node ] [165])
                    (const_int 20 [0x14])) [34 MEM[(const long long unsigned int &)__i$_M_node_427 + 16]+4 S4 A32]))) D:/Dev-Cpp/MinGW64/lib/gcc/x86_64-w64-mingw32/4.9.2/include/c++/bits/stl_tree.h:1261 7 {*cmpsi_1}
     (nil))
(jump_insn 485 484 840 77 (set (pc)
        (if_then_else (gtu (reg:CC 17 flags)
                (const_int 0 [0]))
            (label_ref 495)
            (pc))) D:/Dev-Cpp/MinGW64/lib/gcc/x86_64-w64-mingw32/4.9.2/include/c++/bits/stl_tree.h:1261 596 {*jcc_1}
     (int_list:REG_BR_PROB 5000 (nil))
 -> 495)
;; lr  out 	 0 [ax] 3 [bx] 4 [si] 5 [di] 6 [bp] 7 [sp] 17 [flags] 20 [frame]
;; live  out 	 0 [ax] 3 [bx] 4 [si] 5 [di] 6 [bp] 7 [sp] 17 [flags] 20 [frame]

 succ:       78 [50.0%]  (CAN_FALLTHRU)
             73 [50.0%]  (FALLTHRU,CAN_FALLTHRU)

basic block 78, loop depth 0, count 0, freq 395, maybe hot
 prev block 77, next block 79, flags: (REACHABLE, RTL, MODIFIED)
 pred:       77 [50.0%]  (CAN_FALLTHRU)
             74 [50.0%]  (CAN_FALLTHRU)
;; bb 78 artificial_defs: { }
;; bb 78 artificial_uses: { u-1(6){ }u-1(7){ }}
;; lr  in  	 0 [ax] 3 [bx] 4 [si] 5 [di] 6 [bp] 7 [sp] 20 [frame]
;; lr  use 	 0 [ax] 6 [bp] 7 [sp]
;; lr  def 	 0 [ax]
;; live  in  	 0 [ax] 3 [bx] 4 [si] 5 [di] 6 [bp] 7 [sp] 20 [frame]
;; live  gen 	 0 [ax]
;; live  kill	

(code_label 495 37 496 78 159 "" [2 uses])
(note 496 495 497 78 [bb 78] NOTE_INSN_BASIC_BLOCK)
(insn 497 496 498 78 (set (reg/f:SI 0 ax [orig:165 __i$_M_node ] [165])
        (mem/f:SI (plus:SI (reg/f:SI 0 ax [orig:165 __i$_M_node ] [165])
                (const_int 12 [0xc])) [6 MEM[(struct _Rb_tree_node_base * *)__i$_M_node_427 + 12B]+0 S4 A32])) 90 {*movsi_internal}
     (nil))
;; lr  out 	 0 [ax] 3 [bx] 4 [si] 5 [di] 6 [bp] 7 [sp] 20 [frame]
;; live  out 	 0 [ax] 3 [bx] 4 [si] 5 [di] 6 [bp] 7 [sp] 20 [frame]

 succ:       79 [100.0%]  (FALLTHRU,CAN_FALLTHRU)

basic block 79, loop depth 0, count 0, freq 395, maybe hot
 prev block 78, next block 80, flags: (REACHABLE, RTL, MODIFIED)
 pred:       78 [100.0%]  (FALLTHRU,CAN_FALLTHRU)
;; bb 79 artificial_defs: { }
;; bb 79 artificial_uses: { u-1(6){ }u-1(7){ }}
;; lr  in  	
;; lr  use 	
;; lr  def 	
;; live  in  	
;; live  gen 	
;; live  kill	

(note 1582 1577 1580 79 [bb 79] NOTE_INSN_BASIC_BLOCK)
(insn 1580 1582 1581 79 (set (reg:CCZ 17 flags)
        (compare:CCZ (reg/f:SI 0 ax [orig:165 __i$_M_node ] [165])
            (const_int 0 [0]))) D:/Dev-Cpp/MinGW64/lib/gcc/x86_64-w64-mingw32/4.9.2/include/c++/bits/stl_tree.h:1260 3 {*cmpsi_ccno_1}
     (nil))
(jump_insn 1581 1580 1589 79 (set (pc)
        (if_then_else (ne (reg:CCZ 17 flags)
                (const_int 0 [0]))
            (label_ref:SI 500)
            (pc))) D:/Dev-Cpp/MinGW64/lib/gcc/x86_64-w64-mingw32/4.9.2/include/c++/bits/stl_tree.h:1260 596 {*jcc_1}
     (int_list:REG_BR_PROB 9100 (expr_list:REG_DEAD (reg:CCZ 17 flags)
            (nil)))
 -> 500)
;; lr  out 	
;; live  out 	

 succ:       77 [91.0%]  (DFS_BACK,CAN_FALLTHRU)
             80 [9.0%]  (FALLTHRU,CAN_FALLTHRU,LOOP_EXIT)

basic block 80, loop depth 0, count 0, freq 71, maybe hot
 prev block 79, next block 81, flags: (REACHABLE, RTL, MODIFIED)
 pred:       76 [9.0%]  (FALLTHRU,CAN_FALLTHRU,LOOP_EXIT)
             79 [9.0%]  (FALLTHRU,CAN_FALLTHRU,LOOP_EXIT)
;; bb 80 artificial_defs: { }
;; bb 80 artificial_uses: { u-1(6){ }u-1(7){ }}
;; lr  in  	 3 [bx] 4 [si] 5 [di] 6 [bp] 7 [sp] 20 [frame]
;; lr  use 	 3 [bx] 6 [bp] 7 [sp]
;; lr  def 	 17 [flags]
;; live  in  	 3 [bx] 4 [si] 5 [di] 6 [bp] 7 [sp] 20 [frame]
;; live  gen 	 17 [flags]
;; live  kill	

(note 503 502 504 80 [bb 80] NOTE_INSN_BASIC_BLOCK)
(insn 504 503 505 80 (set (reg:CCZ 17 flags)
        (compare:CCZ (reg/f:SI 3 bx [orig:181 __i$_M_node ] [181])
            (const:SI (plus:SI (symbol_ref:SI ("s") [flags 0x2]  <var_decl 06d9cd20 s>)
                    (const_int 4 [0x4]))))) D:/Dev-Cpp/MinGW64/lib/gcc/x86_64-w64-mingw32/4.9.2/include/c++/bits/stl_map.h:498 7 {*cmpsi_1}
     (nil))
(jump_insn 505 504 506 80 (set (pc)
        (if_then_else (eq (reg:CCZ 17 flags)
                (const_int 0 [0]))
            (label_ref:SI 724)
            (pc))) D:/Dev-Cpp/MinGW64/lib/gcc/x86_64-w64-mingw32/4.9.2/include/c++/bits/stl_map.h:498 596 {*jcc_1}
     (expr_list:REG_DEAD (reg:CCZ 17 flags)
        (int_list:REG_BR_PROB 1040 (nil)))
 -> 724)
;; lr  out 	 3 [bx] 4 [si] 5 [di] 6 [bp] 7 [sp] 20 [frame]
;; live  out 	 3 [bx] 4 [si] 5 [di] 6 [bp] 7 [sp] 20 [frame]

 succ:       84 [10.4%]  (CAN_FALLTHRU)
             81 [89.6%]  (FALLTHRU,CAN_FALLTHRU)

basic block 81, loop depth 0, count 0, freq 66, maybe hot
 prev block 80, next block 82, flags: (REACHABLE, RTL, MODIFIED)
 pred:       80 [89.6%]  (FALLTHRU,CAN_FALLTHRU)
;; bb 81 artificial_defs: { }
;; bb 81 artificial_uses: { u-1(6){ }u-1(7){ }}
;; lr  in  	 3 [bx] 4 [si] 5 [di] 6 [bp] 7 [sp] 20 [frame]
;; lr  use 	 3 [bx] 5 [di] 6 [bp] 7 [sp]
;; lr  def 	 17 [flags]
;; live  in  	 3 [bx] 4 [si] 5 [di] 6 [bp] 7 [sp] 20 [frame]
;; live  gen 	 17 [flags]
;; live  kill	

(note 506 505 507 81 [bb 81] NOTE_INSN_BASIC_BLOCK)
(insn 507 506 508 81 (set (reg:CC 17 flags)
        (compare:CC (reg:SI 5 di [ t1+4 ])
            (mem:SI (plus:SI (reg/f:SI 3 bx [orig:181 __i$_M_node ] [181])
                    (const_int 20 [0x14])) [34 MEM[(const long long unsigned int &)__i$_M_node_448 + 16]+4 S4 A32]))) D:/Dev-Cpp/MinGW64/lib/gcc/x86_64-w64-mingw32/4.9.2/include/c++/bits/stl_map.h:498 7 {*cmpsi_1}
     (nil))
(jump_insn 508 507 843 81 (set (pc)
        (if_then_else (ltu (reg:CC 17 flags)
                (const_int 0 [0]))
            (label_ref 724)
            (pc))) D:/Dev-Cpp/MinGW64/lib/gcc/x86_64-w64-mingw32/4.9.2/include/c++/bits/stl_map.h:498 596 {*jcc_1}
     (int_list:REG_BR_PROB 5000 (nil))
 -> 724)
;; lr  out 	 3 [bx] 4 [si] 5 [di] 6 [bp] 7 [sp] 17 [flags] 20 [frame]
;; live  out 	 3 [bx] 4 [si] 5 [di] 6 [bp] 7 [sp] 17 [flags] 20 [frame]

 succ:       84 [50.0%]  (CAN_FALLTHRU)
             82 [50.0%]  (FALLTHRU,CAN_FALLTHRU)

basic block 82, loop depth 0, count 0, freq 33, maybe hot
 prev block 81, next block 83, flags: (REACHABLE, RTL, MODIFIED)
 pred:       81 [50.0%]  (FALLTHRU,CAN_FALLTHRU)
;; bb 82 artificial_defs: { }
;; bb 82 artificial_uses: { u-1(6){ }u-1(7){ }}
;; lr  in  	 3 [bx] 4 [si] 5 [di] 6 [bp] 7 [sp] 17 [flags] 20 [frame]
;; lr  use 	 6 [bp] 7 [sp] 17 [flags]
;; lr  def 	
;; live  in  	 3 [bx] 4 [si] 5 [di] 6 [bp] 7 [sp] 17 [flags] 20 [frame]
;; live  gen 	
;; live  kill	

(note 843 508 510 82 [bb 82] NOTE_INSN_BASIC_BLOCK)
(jump_insn 510 843 844 82 (set (pc)
        (if_then_else (gtu (reg:CC 17 flags)
                (const_int 0 [0]))
            (label_ref:SI 561)
            (pc))) D:/Dev-Cpp/MinGW64/lib/gcc/x86_64-w64-mingw32/4.9.2/include/c++/bits/stl_map.h:498 596 {*jcc_1}
     (expr_list:REG_DEAD (reg:CC 17 flags)
        (int_list:REG_BR_PROB 5000 (nil)))
 -> 561)
;; lr  out 	 3 [bx] 4 [si] 5 [di] 6 [bp] 7 [sp] 20 [frame]
;; live  out 	 3 [bx] 4 [si] 5 [di] 6 [bp] 7 [sp] 20 [frame]

 succ:       89 [50.0%]  (CAN_FALLTHRU)
             83 [50.0%]  (FALLTHRU,CAN_FALLTHRU)

basic block 83, loop depth 0, count 0, freq 17, maybe hot
 prev block 82, next block 84, flags: (REACHABLE, RTL, MODIFIED)
 pred:       82 [50.0%]  (FALLTHRU,CAN_FALLTHRU)
;; bb 83 artificial_defs: { }
;; bb 83 artificial_uses: { u-1(6){ }u-1(7){ }}
;; lr  in  	 3 [bx] 4 [si] 5 [di] 6 [bp] 7 [sp] 20 [frame]
;; lr  use 	 3 [bx] 4 [si] 6 [bp] 7 [sp]
;; lr  def 	 17 [flags]
;; live  in  	 3 [bx] 4 [si] 5 [di] 6 [bp] 7 [sp] 20 [frame]
;; live  gen 	 17 [flags]
;; live  kill	

(note 844 510 511 83 [bb 83] NOTE_INSN_BASIC_BLOCK)
(insn 511 844 512 83 (set (reg:CC 17 flags)
        (compare:CC (reg:SI 4 si [orig:112 t1 ] [112])
            (mem:SI (plus:SI (reg/f:SI 3 bx [orig:181 __i$_M_node ] [181])
                    (const_int 16 [0x10])) [34 MEM[(const long long unsigned int &)__i$_M_node_448 + 16]+0 S4 A64]))) D:/Dev-Cpp/MinGW64/lib/gcc/x86_64-w64-mingw32/4.9.2/include/c++/bits/stl_map.h:498 7 {*cmpsi_1}
     (nil))
(jump_insn 512 511 741 83 (set (pc)
        (if_then_else (ltu (reg:CC 17 flags)
                (const_int 0 [0]))
            (label_ref 724)
            (pc))) D:/Dev-Cpp/MinGW64/lib/gcc/x86_64-w64-mingw32/4.9.2/include/c++/bits/stl_map.h:498 596 {*jcc_1}
     (expr_list:REG_DEAD (reg:CC 17 flags)
        (int_list:REG_BR_PROB 5000 (nil)))
 -> 724)
;; lr  out 	 3 [bx] 4 [si] 5 [di] 6 [bp] 7 [sp] 20 [frame]
;; live  out 	 3 [bx] 4 [si] 5 [di] 6 [bp] 7 [sp] 20 [frame]

 succ:       84 [50.0%]  (CAN_FALLTHRU)
             89 [50.0%]  (FALLTHRU,CAN_FALLTHRU)

basic block 84, loop depth 0, count 0, freq 45, maybe hot
 prev block 83, next block 85, flags: (REACHABLE, RTL, MODIFIED)
 pred:       97 [100.0%]  (FALLTHRU,CAN_FALLTHRU)
             80 [10.4%]  (CAN_FALLTHRU)
             81 [50.0%]  (CAN_FALLTHRU)
             83 [50.0%]  (CAN_FALLTHRU)
;; bb 84 artificial_defs: { }
;; bb 84 artificial_uses: { u-1(6){ }u-1(7){ }}
;; lr  in  	 3 [bx] 4 [si] 5 [di] 6 [bp] 7 [sp] 20 [frame]
;; lr  use 	 3 [bx] 4 [si] 5 [di] 6 [bp] 7 [sp]
;; lr  def 	 0 [ax] 1 [dx] 2 [cx] 3 [bx] 7 [sp] 8 [st] 9 [st(1)] 10 [st(2)] 11 [st(3)] 12 [st(4)] 13 [st(5)] 14 [st(6)] 15 [st(7)] 17 [flags] 18 [fpsr] 19 [fpcr] 21 [xmm0] 22 [xmm1] 23 [xmm2] 24 [xmm3] 25 [xmm4] 26 [xmm5] 27 [xmm6] 28 [xmm7] 29 [mm0] 30 [mm1] 31 [mm2] 32 [mm3] 33 [mm4] 34 [mm5] 35 [mm6] 36 [mm7] 37 [] 38 [] 39 [] 40 [] 41 [] 42 [] 43 [] 44 [] 45 [] 46 [] 47 [] 48 [] 49 [] 50 [] 51 [] 52 [] 53 [] 54 [] 55 [] 56 [] 57 [] 58 [] 59 [] 60 [] 61 [] 62 [] 63 [] 64 [] 65 [] 66 [] 67 [] 68 [] 69 [] 70 [] 71 [] 72 [] 73 [] 74 [] 75 [] 76 []
;; live  in  	 3 [bx] 4 [si] 5 [di] 6 [bp] 7 [sp] 20 [frame]
;; live  gen 	 0 [ax] 1 [dx] 2 [cx] 3 [bx] 7 [sp] 17 [flags]
;; live  kill	 17 [flags]

(code_label 724 885 725 84 163 "" [3 uses])
(note 725 724 1278 84 [bb 84] NOTE_INSN_BASIC_BLOCK)
(insn 1278 725 727 84 (set (mem/c:SI (plus:SI (reg/f:SI 6 bp)
                (const_int -60 [0xffffffffffffffc4])) [45 %sfp+-36 S4 A32])
        (reg:SI 3 bx [orig:254 __pos ] [254])) 90 {*movsi_internal}
     (expr_list:REG_DEAD (reg/v:SI 1 dx [orig:254 __pos ] [254])
        (nil)))
(insn 727 1278 728 84 (set (mem:SI (reg/f:SI 7 sp) [0  S4 A32])
        (const_int 32 [0x20])) D:/Dev-Cpp/MinGW64/lib/gcc/x86_64-w64-mingw32/4.9.2/include/c++/ext/new_allocator.h:104 90 {*movsi_internal}
     (nil))
(call_insn 728 727 729 84 (set (reg:SI 0 ax)
        (call (mem:QI (symbol_ref:SI ("_Znwj") [flags 0x43]  <function_decl 01938d00 operator new>) [0 operator new S1 A8])
            (const_int 4 [0x4]))) D:/Dev-Cpp/MinGW64/lib/gcc/x86_64-w64-mingw32/4.9.2/include/c++/ext/new_allocator.h:104 648 {*call_value}
     (nil)
    (expr_list:SI (use (mem:SI (reg/f:SI 7 sp) [0  S4 A32]))
        (nil)))
(insn 729 728 1344 84 (set (reg/f:SI 3 bx [orig:181 __i$_M_node ] [181])
        (reg:SI 0 ax)) D:/Dev-Cpp/MinGW64/lib/gcc/x86_64-w64-mingw32/4.9.2/include/c++/ext/new_allocator.h:104 90 {*movsi_internal}
     (expr_list:REG_DEAD (reg:SI 0 ax)
        (nil)))
(insn 1344 729 1345 84 (set (mem:SI (plus:SI (reg/f:SI 0 ax [orig:181 __i$_M_node ] [181])
                (const_int 16 [0x10])) [34 MEM[(struct pair *)__i$_M_node_277 + 16B].first+0 S4 A64])
        (reg:SI 4 si [orig:112 t1 ] [112])) D:/Dev-Cpp/MinGW64/lib/gcc/x86_64-w64-mingw32/4.9.2/include/c++/tuple:1102 90 {*movsi_internal}
     (expr_list:REG_DEAD (reg:SI 4 si [orig:112 t1 ] [112])
        (nil)))
(insn 1345 1344 731 84 (set (mem:SI (plus:SI (reg/f:SI 0 ax [orig:181 __i$_M_node ] [181])
                (const_int 20 [0x14])) [34 MEM[(struct pair *)__i$_M_node_277 + 16B].first+4 S4 A32])
        (reg:SI 5 di [ t1+4 ])) D:/Dev-Cpp/MinGW64/lib/gcc/x86_64-w64-mingw32/4.9.2/include/c++/tuple:1102 90 {*movsi_internal}
     (expr_list:REG_DEAD (reg:SI 5 di [ t1+4 ])
        (nil)))
(insn 731 1345 1346 84 (set (mem:SI (plus:SI (reg/f:SI 0 ax [orig:181 __i$_M_node ] [181])
                (const_int 24 [0x18])) [21 MEM[(struct pair *)__i$_M_node_277 + 16B].second+0 S4 A64])
        (const_int 0 [0])) D:/Dev-Cpp/MinGW64/lib/gcc/x86_64-w64-mingw32/4.9.2/include/c++/tuple:1102 90 {*movsi_internal}
     (nil))
(insn 1346 731 733 84 (set (reg/f:SI 0 ax [orig:424 D.83232 ] [424])
        (plus:SI (reg/f:SI 0 ax [orig:181 __i$_M_node ] [181])
            (const_int 16 [0x10]))) D:/Dev-Cpp/MinGW64/lib/gcc/x86_64-w64-mingw32/4.9.2/include/c++/ext/aligned_buffer.h:53 213 {*leasi}
     (nil))
(insn 733 1346 1279 84 (set (mem:SI (plus:SI (reg/f:SI 7 sp)
                (const_int 4 [0x4])) [0  S4 A32])
        (reg/f:SI 0 ax [orig:424 D.83232 ] [424])) D:/Dev-Cpp/MinGW64/lib/gcc/x86_64-w64-mingw32/4.9.2/include/c++/bits/stl_tree.h:1794 90 {*movsi_internal}
     (expr_list:REG_DEAD (reg/f:SI 0 ax [orig:424 D.83232 ] [424])
        (nil)))
(insn 1279 733 734 84 (set (reg/v:SI 1 dx [orig:254 __pos ] [254])
        (mem/c:SI (plus:SI (reg/f:SI 6 bp)
                (const_int -60 [0xffffffffffffffc4])) [45 %sfp+-36 S4 A32])) D:/Dev-Cpp/MinGW64/lib/gcc/x86_64-w64-mingw32/4.9.2/include/c++/bits/stl_tree.h:1794 90 {*movsi_internal}
     (nil))
(insn 734 1279 735 84 (set (mem:SI (reg/f:SI 7 sp) [0  S4 A32])
        (reg/v:SI 1 dx [orig:254 __pos ] [254])) D:/Dev-Cpp/MinGW64/lib/gcc/x86_64-w64-mingw32/4.9.2/include/c++/bits/stl_tree.h:1794 90 {*movsi_internal}
     (expr_list:REG_DEAD (reg/v:SI 1 dx [orig:254 __pos ] [254])
        (nil)))
(insn 735 734 736 84 (set (reg:SI 2 cx)
        (symbol_ref:SI ("s") [flags 0x2]  <var_decl 06d9cd20 s>)) D:/Dev-Cpp/MinGW64/lib/gcc/x86_64-w64-mingw32/4.9.2/include/c++/bits/stl_tree.h:1794 90 {*movsi_internal}
     (nil))
(call_insn 736 735 737 84 (parallel [
            (set (reg:DI 0 ax)
                (call (mem:QI (symbol_ref:SI ("_ZNSt8_Rb_treeIySt4pairIKyiESt10_Select1stIS2_ESt4lessIyESaIS2_EE29_M_get_insert_hint_unique_posESt23_Rb_tree_const_iteratorIS2_ERS1_") [flags 0x3]  <function_decl 06e17d80 _M_get_insert_hint_unique_pos>) [0 _M_get_insert_hint_unique_pos S1 A8])
                    (const_int 8 [0x8])))
            (set (reg/f:SI 7 sp)
                (plus:SI (reg/f:SI 7 sp)
                    (const_int 8 [0x8])))
        ]) D:/Dev-Cpp/MinGW64/lib/gcc/x86_64-w64-mingw32/4.9.2/include/c++/bits/stl_tree.h:1794 653 {*call_value_pop}
     (expr_list:REG_DEAD (reg:SI 2 cx)
        (expr_list:REG_ARGS_SIZE (const_int -8 [0xfffffffffffffff8])
            (expr_list:REG_EH_REGION (const_int 0 [0])
                (nil))))
    (expr_list:SI (use (reg:SI 2 cx))
        (expr_list:SI (use (mem:SI (reg/f:SI 7 sp) [0  S4 A32]))
            (expr_list:SI (use (mem/f:SI (plus:SI (reg/f:SI 7 sp)
                            (const_int 4 [0x4])) [0  S4 A32]))
                (nil)))))
(insn 737 736 742 84 (parallel [
            (set (reg/f:SI 7 sp)
                (plus:SI (reg/f:SI 7 sp)
                    (const_int -8 [0xfffffffffffffff8])))
            (clobber (reg:CC 17 flags))
        ]) D:/Dev-Cpp/MinGW64/lib/gcc/x86_64-w64-mingw32/4.9.2/include/c++/bits/stl_tree.h:1794 220 {*addsi_1}
     (expr_list:REG_UNUSED (reg:CC 17 flags)
        (expr_list:REG_ARGS_SIZE (const_int 0 [0])
            (nil))))
(insn 742 737 743 84 (set (reg:CCZ 17 flags)
        (compare:CCZ (reg:SI 1 dx [orig:434 __res+4 ] [434])
            (const_int 0 [0]))) D:/Dev-Cpp/MinGW64/lib/gcc/x86_64-w64-mingw32/4.9.2/include/c++/bits/stl_tree.h:1796 3 {*cmpsi_ccno_1}
     (nil))
(jump_insn 743 742 780 84 (set (pc)
        (if_then_else (ne (reg:CCZ 17 flags)
                (const_int 0 [0]))
            (label_ref 741)
            (pc))) D:/Dev-Cpp/MinGW64/lib/gcc/x86_64-w64-mingw32/4.9.2/include/c++/bits/stl_tree.h:1796 596 {*jcc_1}
     (expr_list:REG_DEAD (reg:CCZ 17 flags)
        (int_list:REG_BR_PROB 7837 (nil)))
 -> 741)
;; lr  out 	 0 [ax] 1 [dx] 3 [bx] 6 [bp] 7 [sp] 20 [frame]
;; live  out 	 0 [ax] 1 [dx] 3 [bx] 6 [bp] 7 [sp] 20 [frame]

 succ:       85 [78.4%]  (CAN_FALLTHRU)
             109 [21.6%]  (FALLTHRU,CAN_FALLTHRU)

basic block 85, loop depth 0, count 0, freq 5
 prev block 84, next block 86, flags: (REACHABLE, RTL, MODIFIED)
 pred:       84 [78.4%]  (CAN_FALLTHRU)
;; bb 85 artificial_defs: { }
;; bb 85 artificial_uses: { u-1(6){ }u-1(7){ }}
;; lr  in  	 0 [ax] 1 [dx] 3 [bx] 6 [bp] 7 [sp] 20 [frame]
;; lr  use 	 0 [ax] 6 [bp] 7 [sp]
;; lr  def 	 0 [ax] 17 [flags]
;; live  in  	 0 [ax] 1 [dx] 3 [bx] 6 [bp] 7 [sp] 20 [frame]
;; live  gen 	 0 [ax] 17 [flags]
;; live  kill	

(code_label 741 512 517 85 182 "" [1 uses])
(note 517 741 518 85 [bb 85] NOTE_INSN_BASIC_BLOCK)
(note 518 517 519 85 NOTE_INSN_DELETED)
(note 519 518 520 85 NOTE_INSN_DELETED)
(insn 520 519 39 85 (set (reg:CCZ 17 flags)
        (compare:CCZ (reg:SI 0 ax [orig:433 __res ] [433])
            (const_int 0 [0]))) D:/Dev-Cpp/MinGW64/lib/gcc/x86_64-w64-mingw32/4.9.2/include/c++/bits/stl_tree.h:1694 3 {*cmpsi_ccno_1}
     (expr_list:REG_DEAD (reg:SI 0 ax [orig:433 __res ] [433])
        (nil)))
(insn 39 520 521 85 (set (reg:SI 0 ax)
        (const_int 1 [0x1])) D:/Dev-Cpp/MinGW64/lib/gcc/x86_64-w64-mingw32/4.9.2/include/c++/bits/stl_tree.h:1694 90 {*movsi_internal}
     (expr_list:REG_EQUAL (const_int 1 [0x1])
        (nil)))
(jump_insn 521 39 846 85 (set (pc)
        (if_then_else (ne (reg:CCZ 17 flags)
                (const_int 0 [0]))
            (label_ref:SI 538)
            (pc))) D:/Dev-Cpp/MinGW64/lib/gcc/x86_64-w64-mingw32/4.9.2/include/c++/bits/stl_tree.h:1694 596 {*jcc_1}
     (expr_list:REG_DEAD (reg:CCZ 17 flags)
        (int_list:REG_BR_PROB 507 (nil)))
 -> 538)
;; lr  out 	 0 [ax] 1 [dx] 3 [bx] 6 [bp] 7 [sp] 20 [frame]
;; live  out 	 0 [ax] 1 [dx] 3 [bx] 6 [bp] 7 [sp] 20 [frame]

 succ:       88 [5.1%]  (CAN_FALLTHRU)
             86 [94.9%]  (FALLTHRU,CAN_FALLTHRU)

basic block 86, loop depth 0, count 0, freq 5
 prev block 85, next block 87, flags: (REACHABLE, RTL, MODIFIED)
 pred:       85 [94.9%]  (FALLTHRU,CAN_FALLTHRU)
;; bb 86 artificial_defs: { }
;; bb 86 artificial_uses: { u-1(6){ }u-1(7){ }}
;; lr  in  	 0 [ax] 1 [dx] 3 [bx] 6 [bp] 7 [sp] 20 [frame]
;; lr  use 	 1 [dx] 6 [bp] 7 [sp]
;; lr  def 	 17 [flags]
;; live  in  	 0 [ax] 1 [dx] 3 [bx] 6 [bp] 7 [sp] 20 [frame]
;; live  gen 	 17 [flags]
;; live  kill	

(note 846 521 522 86 [bb 86] NOTE_INSN_BASIC_BLOCK)
(note 522 846 523 86 NOTE_INSN_DELETED)
(note 523 522 524 86 NOTE_INSN_DELETED)
(insn 524 523 525 86 (set (reg:CCZ 17 flags)
        (compare:CCZ (reg:SI 1 dx [orig:434 __res+4 ] [434])
            (const:SI (plus:SI (symbol_ref:SI ("s") [flags 0x2]  <var_decl 06d9cd20 s>)
                    (const_int 4 [0x4]))))) D:/Dev-Cpp/MinGW64/lib/gcc/x86_64-w64-mingw32/4.9.2/include/c++/bits/stl_tree.h:1694 7 {*cmpsi_1}
     (nil))
(jump_insn 525 524 526 86 (set (pc)
        (if_then_else (eq (reg:CCZ 17 flags)
                (const_int 0 [0]))
            (label_ref:SI 538)
            (pc))) D:/Dev-Cpp/MinGW64/lib/gcc/x86_64-w64-mingw32/4.9.2/include/c++/bits/stl_tree.h:1694 596 {*jcc_1}
     (expr_list:REG_DEAD (reg:CCZ 17 flags)
        (int_list:REG_BR_PROB 534 (nil)))
 -> 538)
;; lr  out 	 0 [ax] 1 [dx] 3 [bx] 6 [bp] 7 [sp] 20 [frame]
;; live  out 	 0 [ax] 1 [dx] 3 [bx] 6 [bp] 7 [sp] 20 [frame]

 succ:       88 [5.3%]  (CAN_FALLTHRU)
             87 [94.7%]  (FALLTHRU,CAN_FALLTHRU)

basic block 87, loop depth 0, count 0, freq 5
 prev block 86, next block 88, flags: (REACHABLE, RTL, MODIFIED)
 pred:       86 [94.7%]  (FALLTHRU,CAN_FALLTHRU)
;; bb 87 artificial_defs: { }
;; bb 87 artificial_uses: { u-1(6){ }u-1(7){ }}
;; lr  in  	 0 [ax] 1 [dx] 3 [bx] 6 [bp] 7 [sp] 20 [frame]
;; lr  use 	 1 [dx] 3 [bx] 6 [bp] 7 [sp]
;; lr  def 	 2 [cx] 5 [di] 17 [flags]
;; live  in  	 0 [ax] 1 [dx] 3 [bx] 6 [bp] 7 [sp] 20 [frame]
;; live  gen 	 2 [cx] 5 [di] 17 [flags]
;; live  kill	

(note 526 525 869 87 [bb 87] NOTE_INSN_BASIC_BLOCK)
(insn 869 526 870 87 (set (reg:SI 2 cx [orig:445 MEM[(const long long unsigned int &)__i$_M_node_277 + 16] ] [445])
        (mem:SI (plus:SI (reg/f:SI 3 bx [orig:181 __i$_M_node ] [181])
                (const_int 16 [0x10])) [34 MEM[(const long long unsigned int &)__i$_M_node_277 + 16]+0 S4 A64])) D:/Dev-Cpp/MinGW64/lib/gcc/x86_64-w64-mingw32/4.9.2/include/c++/bits/stl_tree.h:1694 90 {*movsi_internal}
     (nil))
(note 870 869 1212 87 NOTE_INSN_DELETED)
(insn 1212 870 529 87 (set (reg:SI 5 di [561])
        (mem:SI (plus:SI (reg:SI 1 dx [orig:434 __res+4 ] [434])
                (const_int 20 [0x14])) [34 MEM[(const long long unsigned int &)__res$second_275 + 16]+4 S4 A32])) D:/Dev-Cpp/MinGW64/lib/gcc/x86_64-w64-mingw32/4.9.2/include/c++/bits/stl_tree.h:1694 90 {*movsi_internal}
     (nil))
(insn 529 1212 530 87 (set (reg:CC 17 flags)
        (compare:CC (mem:SI (plus:SI (reg/f:SI 3 bx [orig:181 __i$_M_node ] [181])
                    (const_int 20 [0x14])) [34 MEM[(const long long unsigned int &)__i$_M_node_277 + 16]+4 S4 A32])
            (reg:SI 5 di [561]))) D:/Dev-Cpp/MinGW64/lib/gcc/x86_64-w64-mingw32/4.9.2/include/c++/bits/stl_tree.h:1694 7 {*cmpsi_1}
     (expr_list:REG_DEAD (reg:SI 5 di [561])
        (nil)))
(jump_insn 530 529 847 87 (set (pc)
        (if_then_else (ltu (reg:CC 17 flags)
                (const_int 0 [0]))
            (label_ref:SI 538)
            (pc))) D:/Dev-Cpp/MinGW64/lib/gcc/x86_64-w64-mingw32/4.9.2/include/c++/bits/stl_tree.h:1694 596 {*jcc_1}
     (int_list:REG_BR_PROB 5000 (nil))
 -> 538)
;; lr  out 	 0 [ax] 1 [dx] 2 [cx] 3 [bx] 6 [bp] 7 [sp] 17 [flags] 20 [frame]
;; live  out 	 0 [ax] 1 [dx] 2 [cx] 3 [bx] 6 [bp] 7 [sp] 17 [flags] 20 [frame]

 succ:       88 [50.0%]  (CAN_FALLTHRU)
             113 [50.0%]  (FALLTHRU,CAN_FALLTHRU)

basic block 88, loop depth 0, count 0, freq 24, maybe hot
 prev block 87, next block 89, flags: (REACHABLE, RTL, MODIFIED)
 pred:       86 [5.3%]  (CAN_FALLTHRU)
             114 [50.0%]  (CAN_FALLTHRU)
             87 [50.0%]  (CAN_FALLTHRU)
             115 [100.0%]  (FALLTHRU,CAN_FALLTHRU)
             85 [5.1%]  (CAN_FALLTHRU)
;; bb 88 artificial_defs: { }
;; bb 88 artificial_uses: { u-1(6){ }u-1(7){ }}
;; lr  in  	 0 [ax] 1 [dx] 3 [bx] 6 [bp] 7 [sp] 20 [frame]
;; lr  use 	 0 [ax] 1 [dx] 3 [bx] 6 [bp] 7 [sp]
;; lr  def 	 0 [ax] 1 [dx] 2 [cx] 8 [st] 9 [st(1)] 10 [st(2)] 11 [st(3)] 12 [st(4)] 13 [st(5)] 14 [st(6)] 15 [st(7)] 17 [flags] 18 [fpsr] 19 [fpcr] 21 [xmm0] 22 [xmm1] 23 [xmm2] 24 [xmm3] 25 [xmm4] 26 [xmm5] 27 [xmm6] 28 [xmm7] 29 [mm0] 30 [mm1] 31 [mm2] 32 [mm3] 33 [mm4] 34 [mm5] 35 [mm6] 36 [mm7] 37 [] 38 [] 39 [] 40 [] 41 [] 42 [] 43 [] 44 [] 45 [] 46 [] 47 [] 48 [] 49 [] 50 [] 51 [] 52 [] 53 [] 54 [] 55 [] 56 [] 57 [] 58 [] 59 [] 60 [] 61 [] 62 [] 63 [] 64 [] 65 [] 66 [] 67 [] 68 [] 69 [] 70 [] 71 [] 72 [] 73 [] 74 [] 75 [] 76 []
;; live  in  	 0 [ax] 1 [dx] 3 [bx] 6 [bp] 7 [sp] 20 [frame]
;; live  gen 	
;; live  kill	 17 [flags]

(code_label 538 1480 539 88 166 "" [4 uses])
(note 539 538 540 88 [bb 88] NOTE_INSN_BASIC_BLOCK)
(insn 540 539 541 88 (set (mem:SI (plus:SI (reg/f:SI 7 sp)
                (const_int 12 [0xc])) [0  S4 A32])
        (const:SI (plus:SI (symbol_ref:SI ("s") [flags 0x2]  <var_decl 06d9cd20 s>)
                (const_int 4 [0x4])))) D:/Dev-Cpp/MinGW64/lib/gcc/x86_64-w64-mingw32/4.9.2/include/c++/bits/stl_tree.h:1696 90 {*movsi_internal}
     (nil))
(insn 541 540 542 88 (set (mem:SI (plus:SI (reg/f:SI 7 sp)
                (const_int 8 [0x8])) [0  S4 A32])
        (reg:SI 1 dx [orig:434 __res+4 ] [434])) D:/Dev-Cpp/MinGW64/lib/gcc/x86_64-w64-mingw32/4.9.2/include/c++/bits/stl_tree.h:1696 90 {*movsi_internal}
     (expr_list:REG_DEAD (reg:SI 1 dx [orig:434 __res+4 ] [434])
        (nil)))
(insn 542 541 544 88 (set (mem:SI (plus:SI (reg/f:SI 7 sp)
                (const_int 4 [0x4])) [0  S4 A32])
        (reg/f:SI 3 bx [orig:181 __i$_M_node ] [181])) D:/Dev-Cpp/MinGW64/lib/gcc/x86_64-w64-mingw32/4.9.2/include/c++/bits/stl_tree.h:1696 90 {*movsi_internal}
     (nil))
(insn 544 542 545 88 (set (mem:SI (reg/f:SI 7 sp) [0  S4 A32])
        (reg:SI 0 ax [orig:386 __insert_left ] [386])) D:/Dev-Cpp/MinGW64/lib/gcc/x86_64-w64-mingw32/4.9.2/include/c++/bits/stl_tree.h:1697 90 {*movsi_internal}
     (expr_list:REG_DEAD (reg:SI 0 ax [orig:386 __insert_left ] [386])
        (nil)))
(call_insn 545 544 551 88 (call (mem:QI (symbol_ref:SI ("_ZSt29_Rb_tree_insert_and_rebalancebPSt18_Rb_tree_node_baseS0_RS_") [flags 0x43]  <function_decl 06b77200 _Rb_tree_insert_and_rebalance>) [0 _Rb_tree_insert_and_rebalance S1 A8])
        (const_int 16 [0x10])) D:/Dev-Cpp/MinGW64/lib/gcc/x86_64-w64-mingw32/4.9.2/include/c++/bits/stl_tree.h:1696 641 {*call}
     (expr_list:REG_EH_REGION (const_int 0 [0])
        (nil))
    (expr_list:SI (use (mem:SI (reg/f:SI 7 sp) [0  S4 A32]))
        (expr_list:SI (use (mem/f:SI (plus:SI (reg/f:SI 7 sp)
                        (const_int 4 [0x4])) [0  S4 A32]))
            (expr_list:SI (use (mem/f:SI (plus:SI (reg/f:SI 7 sp)
                            (const_int 8 [0x8])) [0  S4 A32]))
                (expr_list:SI (use (mem/f:SI (plus:SI (reg/f:SI 7 sp)
                                (const_int 12 [0xc])) [0  S4 A32]))
                    (nil))))))
(note 551 545 552 88 NOTE_INSN_DELETED)
(note 552 551 553 88 NOTE_INSN_DELETED)
(insn 553 552 556 88 (parallel [
            (set (mem/c:SI (const:SI (plus:SI (symbol_ref:SI ("s") [flags 0x2]  <var_decl 06d9cd20 s>)
                            (const_int 20 [0x14]))) [21 MEM[(struct _Rb_tree *)&s]._M_impl._M_node_count+0 S4 A32])
                (plus:SI (mem/c:SI (const:SI (plus:SI (symbol_ref:SI ("s") [flags 0x2]  <var_decl 06d9cd20 s>)
                                (const_int 20 [0x14]))) [21 MEM[(struct _Rb_tree *)&s]._M_impl._M_node_count+0 S4 A32])
                    (const_int 1 [0x1])))
            (clobber (reg:CC 17 flags))
        ]) D:/Dev-Cpp/MinGW64/lib/gcc/x86_64-w64-mingw32/4.9.2/include/c++/bits/stl_tree.h:1698 220 {*addsi_1}
     (expr_list:REG_UNUSED (reg:CC 17 flags)
        (nil)))
;; lr  out 	 3 [bx] 6 [bp] 7 [sp] 20 [frame]
;; live  out 	 3 [bx] 6 [bp] 7 [sp] 20 [frame]

 succ:       89 [100.0%]  (FALLTHRU,CAN_FALLTHRU)

basic block 89, loop depth 0, count 0, freq 78, maybe hot
 prev block 88, next block 90, flags: (REACHABLE, RTL)
 pred:       109 [100.0%]  (FALLTHRU,CAN_FALLTHRU)
             83 [50.0%]  (FALLTHRU,CAN_FALLTHRU)
             82 [50.0%]  (CAN_FALLTHRU)
             88 [100.0%]  (FALLTHRU,CAN_FALLTHRU)
;; bb 89 artificial_defs: { }
;; bb 89 artificial_uses: { u-1(6){ }u-1(7){ }}
;; lr  in  	 3 [bx] 6 [bp] 7 [sp] 20 [frame]
;; lr  use 	 3 [bx] 6 [bp] 7 [sp]
;; lr  def 	 17 [flags]
;; live  in  	 3 [bx] 6 [bp] 7 [sp] 20 [frame]
;; live  gen 	
;; live  kill	 17 [flags]

(code_label 561 40 562 89 165 "" [1 uses])
(note 562 561 563 89 [bb 89] NOTE_INSN_BASIC_BLOCK)
(insn 563 562 1213 89 (set (mem:SI (plus:SI (reg/f:SI 3 bx [orig:181 __i$_M_node ] [181])
                (const_int 24 [0x18])) [21 MEM[(mapped_type &)__i$_M_node_365 + 24]+0 S4 A32])
        (const_int 1 [0x1])) D:\LHX\7.5 contest\t1.cpp:53 90 {*movsi_internal}
     (expr_list:REG_DEAD (reg/f:SI 3 bx [orig:181 __i$_M_node ] [181])
        (nil)))
(note 1213 563 1286 89 NOTE_INSN_DELETED)
(note 1286 1213 564 89 NOTE_INSN_DELETED)
(insn 564 1286 1287 89 (parallel [
            (set (mem/c:SI (plus:SI (reg/f:SI 6 bp)
                        (const_int -80 [0xffffffffffffffb0])) [45 %sfp+-56 S4 A32])
                (plus:SI (mem/c:SI (plus:SI (reg/f:SI 6 bp)
                            (const_int -80 [0xffffffffffffffb0])) [45 %sfp+-56 S4 A32])
                    (const_int 1 [0x1])))
            (clobber (reg:CC 17 flags))
        ]) D:\LHX\7.5 contest\t1.cpp:53 220 {*addsi_1}
     (expr_list:REG_UNUSED (reg:CC 17 flags)
        (nil)))
(note 1287 564 1214 89 NOTE_INSN_DELETED)
(note 1214 1287 721 89 NOTE_INSN_DELETED)
;; lr  out 	 6 [bp] 7 [sp] 20 [frame]
;; live  out 	 6 [bp] 7 [sp] 20 [frame]

 succ:       54 [100.0%]  (FALLTHRU,CAN_FALLTHRU)

basic block 90, loop depth 0, count 0, freq 45, maybe hot
 prev block 89, next block 91, flags: (REACHABLE, RTL, MODIFIED)
 pred:       58 [9.0%]  (CAN_FALLTHRU)
             66 [6.6%]  (CAN_FALLTHRU)
             67 [50.0%]  (CAN_FALLTHRU)
             69 [50.0%]  (CAN_FALLTHRU)
;; bb 90 artificial_defs: { }
;; bb 90 artificial_uses: { u-1(6){ }u-1(7){ }}
;; lr  in  	 1 [dx] 2 [cx] 3 [bx] 4 [si] 5 [di] 6 [bp] 7 [sp] 20 [frame]
;; lr  use 	 1 [dx] 2 [cx] 3 [bx] 6 [bp] 7 [sp]
;; lr  def 	 0 [ax] 1 [dx] 2 [cx] 3 [bx] 7 [sp] 8 [st] 9 [st(1)] 10 [st(2)] 11 [st(3)] 12 [st(4)] 13 [st(5)] 14 [st(6)] 15 [st(7)] 17 [flags] 18 [fpsr] 19 [fpcr] 21 [xmm0] 22 [xmm1] 23 [xmm2] 24 [xmm3] 25 [xmm4] 26 [xmm5] 27 [xmm6] 28 [xmm7] 29 [mm0] 30 [mm1] 31 [mm2] 32 [mm3] 33 [mm4] 34 [mm5] 35 [mm6] 36 [mm7] 37 [] 38 [] 39 [] 40 [] 41 [] 42 [] 43 [] 44 [] 45 [] 46 [] 47 [] 48 [] 49 [] 50 [] 51 [] 52 [] 53 [] 54 [] 55 [] 56 [] 57 [] 58 [] 59 [] 60 [] 61 [] 62 [] 63 [] 64 [] 65 [] 66 [] 67 [] 68 [] 69 [] 70 [] 71 [] 72 [] 73 [] 74 [] 75 [] 76 []
;; live  in  	 1 [dx] 2 [cx] 3 [bx] 4 [si] 5 [di] 6 [bp] 7 [sp] 20 [frame]
;; live  gen 	 0 [ax] 1 [dx] 2 [cx] 3 [bx] 7 [sp] 17 [flags]
;; live  kill	 17 [flags]

(code_label 685 680 686 90 147 "" [4 uses])
(note 686 685 1276 90 [bb 90] NOTE_INSN_BASIC_BLOCK)
(insn 1276 686 1347 90 (set (mem/c:SI (plus:SI (reg/f:SI 6 bp)
                (const_int -64 [0xffffffffffffffc0])) [45 %sfp+-40 S4 A32])
        (reg/f:SI 1 dx [orig:186 __i$_M_node ] [186])) 90 {*movsi_internal}
     (expr_list:REG_DEAD (reg/f:SI 1 dx [orig:186 __i$_M_node ] [186])
        (nil)))
(insn 1347 1276 1348 90 (set (mem/c:SI (plus:SI (reg/f:SI 6 bp)
                (const_int -72 [0xffffffffffffffb8])) [45 %sfp+-48 S4 A64])
        (reg:SI 2 cx [orig:117 t2 ] [117])) 90 {*movsi_internal}
     (expr_list:REG_DEAD (reg:SI 2 cx [orig:117 t2 ] [117])
        (nil)))
(insn 1348 1347 688 90 (set (mem/c:SI (plus:SI (reg/f:SI 6 bp)
                (const_int -68 [0xffffffffffffffbc])) [45 %sfp+-44 S4 A32])
        (reg:SI 3 bx [ t2+4 ])) 90 {*movsi_internal}
     (expr_list:REG_DEAD (reg:SI 3 bx [ t2+4 ])
        (nil)))
(insn 688 1348 689 90 (set (mem:SI (reg/f:SI 7 sp) [0  S4 A32])
        (const_int 32 [0x20])) D:/Dev-Cpp/MinGW64/lib/gcc/x86_64-w64-mingw32/4.9.2/include/c++/ext/new_allocator.h:104 90 {*movsi_internal}
     (nil))
(call_insn 689 688 1273 90 (set (reg:SI 0 ax)
        (call (mem:QI (symbol_ref:SI ("_Znwj") [flags 0x43]  <function_decl 01938d00 operator new>) [0 operator new S1 A8])
            (const_int 4 [0x4]))) D:/Dev-Cpp/MinGW64/lib/gcc/x86_64-w64-mingw32/4.9.2/include/c++/ext/new_allocator.h:104 648 {*call_value}
     (nil)
    (expr_list:SI (use (mem:SI (reg/f:SI 7 sp) [0  S4 A32]))
        (nil)))
(insn 1273 689 1349 90 (set (mem/c:SI (plus:SI (reg/f:SI 6 bp)
                (const_int -60 [0xffffffffffffffc4])) [45 %sfp+-36 S4 A32])
        (reg/f:SI 0 ax [orig:209 __i$_M_node ] [209])) D:/Dev-Cpp/MinGW64/lib/gcc/x86_64-w64-mingw32/4.9.2/include/c++/ext/new_allocator.h:104 90 {*movsi_internal}
     (nil))
(insn 1349 1273 1350 90 (set (reg:SI 2 cx [orig:117 t2 ] [117])
        (mem/c:SI (plus:SI (reg/f:SI 6 bp)
                (const_int -72 [0xffffffffffffffb8])) [45 %sfp+-48 S4 A64])) D:/Dev-Cpp/MinGW64/lib/gcc/x86_64-w64-mingw32/4.9.2/include/c++/tuple:1102 90 {*movsi_internal}
     (nil))
(insn 1350 1349 1351 90 (set (reg:SI 3 bx [ t2+4 ])
        (mem/c:SI (plus:SI (reg/f:SI 6 bp)
                (const_int -68 [0xffffffffffffffbc])) [45 %sfp+-44 S4 A32])) D:/Dev-Cpp/MinGW64/lib/gcc/x86_64-w64-mingw32/4.9.2/include/c++/tuple:1102 90 {*movsi_internal}
     (nil))
(insn 1351 1350 1352 90 (set (mem:SI (plus:SI (reg/f:SI 0 ax [orig:209 __i$_M_node ] [209])
                (const_int 16 [0x10])) [34 MEM[(struct pair *)__i$_M_node_241 + 16B].first+0 S4 A64])
        (reg:SI 2 cx [orig:117 t2 ] [117])) D:/Dev-Cpp/MinGW64/lib/gcc/x86_64-w64-mingw32/4.9.2/include/c++/tuple:1102 90 {*movsi_internal}
     (expr_list:REG_DEAD (reg:SI 2 cx [orig:117 t2 ] [117])
        (nil)))
(insn 1352 1351 692 90 (set (mem:SI (plus:SI (reg/f:SI 0 ax [orig:209 __i$_M_node ] [209])
                (const_int 20 [0x14])) [34 MEM[(struct pair *)__i$_M_node_241 + 16B].first+4 S4 A32])
        (reg:SI 3 bx [ t2+4 ])) D:/Dev-Cpp/MinGW64/lib/gcc/x86_64-w64-mingw32/4.9.2/include/c++/tuple:1102 90 {*movsi_internal}
     (expr_list:REG_DEAD (reg:SI 3 bx [ t2+4 ])
        (nil)))
(insn 692 1352 693 90 (set (mem:SI (plus:SI (reg/f:SI 0 ax [orig:209 __i$_M_node ] [209])
                (const_int 24 [0x18])) [21 MEM[(struct pair *)__i$_M_node_241 + 16B].second+0 S4 A64])
        (const_int 0 [0])) D:/Dev-Cpp/MinGW64/lib/gcc/x86_64-w64-mingw32/4.9.2/include/c++/tuple:1102 90 {*movsi_internal}
     (nil))
(insn 693 692 694 90 (parallel [
            (set (reg/f:SI 0 ax [orig:422 D.83232 ] [422])
                (plus:SI (reg/f:SI 0 ax [orig:209 __i$_M_node ] [209])
                    (const_int 16 [0x10])))
            (clobber (reg:CC 17 flags))
        ]) D:/Dev-Cpp/MinGW64/lib/gcc/x86_64-w64-mingw32/4.9.2/include/c++/ext/aligned_buffer.h:53 220 {*addsi_1}
     (expr_list:REG_UNUSED (reg:CC 17 flags)
        (expr_list:REG_EQUIV (mem:SI (plus:SI (reg/f:SI 7 sp)
                    (const_int 4 [0x4])) [0  S4 A32])
            (nil))))
(insn 694 693 1277 90 (set (mem:SI (plus:SI (reg/f:SI 7 sp)
                (const_int 4 [0x4])) [0  S4 A32])
        (reg/f:SI 0 ax [orig:422 D.83232 ] [422])) D:/Dev-Cpp/MinGW64/lib/gcc/x86_64-w64-mingw32/4.9.2/include/c++/bits/stl_tree.h:1794 90 {*movsi_internal}
     (expr_list:REG_DEAD (reg/f:SI 0 ax [orig:422 D.83232 ] [422])
        (nil)))
(insn 1277 694 695 90 (set (reg/f:SI 1 dx [orig:186 __i$_M_node ] [186])
        (mem/c:SI (plus:SI (reg/f:SI 6 bp)
                (const_int -64 [0xffffffffffffffc0])) [45 %sfp+-40 S4 A32])) D:/Dev-Cpp/MinGW64/lib/gcc/x86_64-w64-mingw32/4.9.2/include/c++/bits/stl_tree.h:1794 90 {*movsi_internal}
     (nil))
(insn 695 1277 696 90 (set (mem:SI (reg/f:SI 7 sp) [0  S4 A32])
        (reg/f:SI 1 dx [orig:186 __i$_M_node ] [186])) D:/Dev-Cpp/MinGW64/lib/gcc/x86_64-w64-mingw32/4.9.2/include/c++/bits/stl_tree.h:1794 90 {*movsi_internal}
     (expr_list:REG_DEAD (reg/f:SI 1 dx [orig:186 __i$_M_node ] [186])
        (nil)))
(insn 696 695 697 90 (set (reg:SI 2 cx)
        (symbol_ref:SI ("s") [flags 0x2]  <var_decl 06d9cd20 s>)) D:/Dev-Cpp/MinGW64/lib/gcc/x86_64-w64-mingw32/4.9.2/include/c++/bits/stl_tree.h:1794 90 {*movsi_internal}
     (nil))
(call_insn 697 696 698 90 (parallel [
            (set (reg:DI 0 ax)
                (call (mem:QI (symbol_ref:SI ("_ZNSt8_Rb_treeIySt4pairIKyiESt10_Select1stIS2_ESt4lessIyESaIS2_EE29_M_get_insert_hint_unique_posESt23_Rb_tree_const_iteratorIS2_ERS1_") [flags 0x3]  <function_decl 06e17d80 _M_get_insert_hint_unique_pos>) [0 _M_get_insert_hint_unique_pos S1 A8])
                    (const_int 8 [0x8])))
            (set (reg/f:SI 7 sp)
                (plus:SI (reg/f:SI 7 sp)
                    (const_int 8 [0x8])))
        ]) D:/Dev-Cpp/MinGW64/lib/gcc/x86_64-w64-mingw32/4.9.2/include/c++/bits/stl_tree.h:1794 653 {*call_value_pop}
     (expr_list:REG_DEAD (reg:SI 2 cx)
        (expr_list:REG_ARGS_SIZE (const_int -8 [0xfffffffffffffff8])
            (expr_list:REG_EH_REGION (const_int 0 [0])
                (nil))))
    (expr_list:SI (use (reg:SI 2 cx))
        (expr_list:SI (use (mem:SI (reg/f:SI 7 sp) [0  S4 A32]))
            (expr_list:SI (use (mem/f:SI (plus:SI (reg/f:SI 7 sp)
                            (const_int 4 [0x4])) [0  S4 A32]))
                (nil)))))
(insn 698 697 703 90 (parallel [
            (set (reg/f:SI 7 sp)
                (plus:SI (reg/f:SI 7 sp)
                    (const_int -8 [0xfffffffffffffff8])))
            (clobber (reg:CC 17 flags))
        ]) D:/Dev-Cpp/MinGW64/lib/gcc/x86_64-w64-mingw32/4.9.2/include/c++/bits/stl_tree.h:1794 220 {*addsi_1}
     (expr_list:REG_UNUSED (reg:CC 17 flags)
        (expr_list:REG_ARGS_SIZE (const_int 0 [0])
            (nil))))
(insn 703 698 704 90 (set (reg:CCZ 17 flags)
        (compare:CCZ (reg:SI 1 dx [orig:436 __res+4 ] [436])
            (const_int 0 [0]))) D:/Dev-Cpp/MinGW64/lib/gcc/x86_64-w64-mingw32/4.9.2/include/c++/bits/stl_tree.h:1796 3 {*cmpsi_ccno_1}
     (nil))
(jump_insn 704 703 709 90 (set (pc)
        (if_then_else (ne (reg:CCZ 17 flags)
                (const_int 0 [0]))
            (label_ref 702)
            (pc))) D:/Dev-Cpp/MinGW64/lib/gcc/x86_64-w64-mingw32/4.9.2/include/c++/bits/stl_tree.h:1796 596 {*jcc_1}
     (expr_list:REG_DEAD (reg:CCZ 17 flags)
        (int_list:REG_BR_PROB 7837 (nil)))
 -> 702)
;; lr  out 	 0 [ax] 1 [dx] 4 [si] 5 [di] 6 [bp] 7 [sp] 20 [frame]
;; live  out 	 0 [ax] 1 [dx] 4 [si] 5 [di] 6 [bp] 7 [sp] 20 [frame]

 succ:       91 [78.4%]  (CAN_FALLTHRU)
             108 [21.6%]  (FALLTHRU,CAN_FALLTHRU)

basic block 91, loop depth 0, count 0, freq 5
 prev block 90, next block 92, flags: (REACHABLE, RTL, MODIFIED)
 pred:       90 [78.4%]  (CAN_FALLTHRU)
;; bb 91 artificial_defs: { }
;; bb 91 artificial_uses: { u-1(6){ }u-1(7){ }}
;; lr  in  	 0 [ax] 1 [dx] 4 [si] 5 [di] 6 [bp] 7 [sp] 20 [frame]
;; lr  use 	 0 [ax] 6 [bp] 7 [sp]
;; lr  def 	 0 [ax] 17 [flags]
;; live  in  	 0 [ax] 1 [dx] 4 [si] 5 [di] 6 [bp] 7 [sp] 20 [frame]
;; live  gen 	 0 [ax] 17 [flags]
;; live  kill	

(code_label 702 428 433 91 178 "" [1 uses])
(note 433 702 434 91 [bb 91] NOTE_INSN_BASIC_BLOCK)
(note 434 433 435 91 NOTE_INSN_DELETED)
(note 435 434 436 91 NOTE_INSN_DELETED)
(insn 436 435 33 91 (set (reg:CCZ 17 flags)
        (compare:CCZ (reg:SI 0 ax [orig:435 __res ] [435])
            (const_int 0 [0]))) D:/Dev-Cpp/MinGW64/lib/gcc/x86_64-w64-mingw32/4.9.2/include/c++/bits/stl_tree.h:1694 3 {*cmpsi_ccno_1}
     (expr_list:REG_DEAD (reg:SI 0 ax [orig:435 __res ] [435])
        (nil)))
(insn 33 436 437 91 (set (reg:SI 0 ax)
        (const_int 1 [0x1])) D:/Dev-Cpp/MinGW64/lib/gcc/x86_64-w64-mingw32/4.9.2/include/c++/bits/stl_tree.h:1694 90 {*movsi_internal}
     (expr_list:REG_EQUAL (const_int 1 [0x1])
        (nil)))
(jump_insn 437 33 835 91 (set (pc)
        (if_then_else (ne (reg:CCZ 17 flags)
                (const_int 0 [0]))
            (label_ref:SI 454)
            (pc))) D:/Dev-Cpp/MinGW64/lib/gcc/x86_64-w64-mingw32/4.9.2/include/c++/bits/stl_tree.h:1694 596 {*jcc_1}
     (expr_list:REG_DEAD (reg:CCZ 17 flags)
        (int_list:REG_BR_PROB 507 (nil)))
 -> 454)
;; lr  out 	 0 [ax] 1 [dx] 4 [si] 5 [di] 6 [bp] 7 [sp] 20 [frame]
;; live  out 	 0 [ax] 1 [dx] 4 [si] 5 [di] 6 [bp] 7 [sp] 20 [frame]

 succ:       94 [5.1%]  (CAN_FALLTHRU)
             92 [94.9%]  (FALLTHRU,CAN_FALLTHRU)

basic block 92, loop depth 0, count 0, freq 5
 prev block 91, next block 93, flags: (REACHABLE, RTL, MODIFIED)
 pred:       91 [94.9%]  (FALLTHRU,CAN_FALLTHRU)
;; bb 92 artificial_defs: { }
;; bb 92 artificial_uses: { u-1(6){ }u-1(7){ }}
;; lr  in  	 0 [ax] 1 [dx] 4 [si] 5 [di] 6 [bp] 7 [sp] 20 [frame]
;; lr  use 	 1 [dx] 6 [bp] 7 [sp]
;; lr  def 	 17 [flags]
;; live  in  	 0 [ax] 1 [dx] 4 [si] 5 [di] 6 [bp] 7 [sp] 20 [frame]
;; live  gen 	 17 [flags]
;; live  kill	

(note 835 437 438 92 [bb 92] NOTE_INSN_BASIC_BLOCK)
(note 438 835 439 92 NOTE_INSN_DELETED)
(note 439 438 440 92 NOTE_INSN_DELETED)
(insn 440 439 441 92 (set (reg:CCZ 17 flags)
        (compare:CCZ (reg:SI 1 dx [orig:436 __res+4 ] [436])
            (const:SI (plus:SI (symbol_ref:SI ("s") [flags 0x2]  <var_decl 06d9cd20 s>)
                    (const_int 4 [0x4]))))) D:/Dev-Cpp/MinGW64/lib/gcc/x86_64-w64-mingw32/4.9.2/include/c++/bits/stl_tree.h:1694 7 {*cmpsi_1}
     (nil))
(jump_insn 441 440 442 92 (set (pc)
        (if_then_else (eq (reg:CCZ 17 flags)
                (const_int 0 [0]))
            (label_ref:SI 454)
            (pc))) D:/Dev-Cpp/MinGW64/lib/gcc/x86_64-w64-mingw32/4.9.2/include/c++/bits/stl_tree.h:1694 596 {*jcc_1}
     (expr_list:REG_DEAD (reg:CCZ 17 flags)
        (int_list:REG_BR_PROB 534 (nil)))
 -> 454)
;; lr  out 	 0 [ax] 1 [dx] 4 [si] 5 [di] 6 [bp] 7 [sp] 20 [frame]
;; live  out 	 0 [ax] 1 [dx] 4 [si] 5 [di] 6 [bp] 7 [sp] 20 [frame]

 succ:       94 [5.3%]  (CAN_FALLTHRU)
             93 [94.7%]  (FALLTHRU,CAN_FALLTHRU)

basic block 93, loop depth 0, count 0, freq 5
 prev block 92, next block 94, flags: (REACHABLE, RTL, MODIFIED)
 pred:       92 [94.7%]  (FALLTHRU,CAN_FALLTHRU)
;; bb 93 artificial_defs: { }
;; bb 93 artificial_uses: { u-1(6){ }u-1(7){ }}
;; lr  in  	 0 [ax] 1 [dx] 4 [si] 5 [di] 6 [bp] 7 [sp] 20 [frame]
;; lr  use 	 1 [dx] 6 [bp] 7 [sp]
;; lr  def 	 2 [cx] 3 [bx] 17 [flags]
;; live  in  	 0 [ax] 1 [dx] 4 [si] 5 [di] 6 [bp] 7 [sp] 20 [frame]
;; live  gen 	 2 [cx] 3 [bx] 17 [flags]
;; live  kill	

(note 442 441 1263 93 [bb 93] NOTE_INSN_BASIC_BLOCK)
(insn 1263 442 867 93 (set (reg/f:SI 3 bx [orig:209 __i$_M_node ] [209])
        (mem/c:SI (plus:SI (reg/f:SI 6 bp)
                (const_int -60 [0xffffffffffffffc4])) [45 %sfp+-36 S4 A32])) D:/Dev-Cpp/MinGW64/lib/gcc/x86_64-w64-mingw32/4.9.2/include/c++/bits/stl_tree.h:1694 90 {*movsi_internal}
     (nil))
(insn 867 1263 1280 93 (set (reg:SI 2 cx [orig:443 MEM[(const long long unsigned int &)__i$_M_node_241 + 16] ] [443])
        (mem:SI (plus:SI (reg/f:SI 3 bx [orig:209 __i$_M_node ] [209])
                (const_int 16 [0x10])) [34 MEM[(const long long unsigned int &)__i$_M_node_241 + 16]+0 S4 A64])) D:/Dev-Cpp/MinGW64/lib/gcc/x86_64-w64-mingw32/4.9.2/include/c++/bits/stl_tree.h:1694 90 {*movsi_internal}
     (nil))
(insn 1280 867 868 93 (set (mem/c:SI (plus:SI (reg/f:SI 6 bp)
                (const_int -72 [0xffffffffffffffb8])) [45 %sfp+-48 S4 A64])
        (reg:SI 2 cx [orig:443 MEM[(const long long unsigned int &)__i$_M_node_241 + 16] ] [443])) D:/Dev-Cpp/MinGW64/lib/gcc/x86_64-w64-mingw32/4.9.2/include/c++/bits/stl_tree.h:1694 90 {*movsi_internal}
     (expr_list:REG_DEAD (reg:SI 2 cx [orig:443 MEM[(const long long unsigned int &)__i$_M_node_241 + 16] ] [443])
        (nil)))
(note 868 1280 1208 93 NOTE_INSN_DELETED)
(insn 1208 868 445 93 (set (reg:SI 2 cx [557])
        (mem:SI (plus:SI (reg:SI 1 dx [orig:436 __res+4 ] [436])
                (const_int 20 [0x14])) [34 MEM[(const long long unsigned int &)__res$second_239 + 16]+4 S4 A32])) D:/Dev-Cpp/MinGW64/lib/gcc/x86_64-w64-mingw32/4.9.2/include/c++/bits/stl_tree.h:1694 90 {*movsi_internal}
     (nil))
(insn 445 1208 446 93 (set (reg:CC 17 flags)
        (compare:CC (mem:SI (plus:SI (reg/f:SI 3 bx [orig:209 __i$_M_node ] [209])
                    (const_int 20 [0x14])) [34 MEM[(const long long unsigned int &)__i$_M_node_241 + 16]+4 S4 A32])
            (reg:SI 2 cx [557]))) D:/Dev-Cpp/MinGW64/lib/gcc/x86_64-w64-mingw32/4.9.2/include/c++/bits/stl_tree.h:1694 7 {*cmpsi_1}
     (expr_list:REG_DEAD (reg/f:SI 3 bx [orig:209 __i$_M_node ] [209])
        (expr_list:REG_DEAD (reg:SI 2 cx [557])
            (nil))))
(jump_insn 446 445 836 93 (set (pc)
        (if_then_else (ltu (reg:CC 17 flags)
                (const_int 0 [0]))
            (label_ref:SI 454)
            (pc))) D:/Dev-Cpp/MinGW64/lib/gcc/x86_64-w64-mingw32/4.9.2/include/c++/bits/stl_tree.h:1694 596 {*jcc_1}
     (int_list:REG_BR_PROB 5000 (nil))
 -> 454)
;; lr  out 	 0 [ax] 1 [dx] 4 [si] 5 [di] 6 [bp] 7 [sp] 17 [flags] 20 [frame]
;; live  out 	 0 [ax] 1 [dx] 4 [si] 5 [di] 6 [bp] 7 [sp] 17 [flags] 20 [frame]

 succ:       94 [50.0%]  (CAN_FALLTHRU)
             110 [50.0%]  (FALLTHRU,CAN_FALLTHRU)

basic block 94, loop depth 0, count 0, freq 24, maybe hot
 prev block 93, next block 95, flags: (REACHABLE, RTL, MODIFIED)
 pred:       92 [5.3%]  (CAN_FALLTHRU)
             111 [50.0%]  (CAN_FALLTHRU)
             93 [50.0%]  (CAN_FALLTHRU)
             112 [100.0%]  (FALLTHRU,CAN_FALLTHRU)
             91 [5.1%]  (CAN_FALLTHRU)
;; bb 94 artificial_defs: { }
;; bb 94 artificial_uses: { u-1(6){ }u-1(7){ }}
;; lr  in  	 0 [ax] 1 [dx] 4 [si] 5 [di] 6 [bp] 7 [sp] 20 [frame]
;; lr  use 	 0 [ax] 1 [dx] 6 [bp] 7 [sp]
;; lr  def 	 0 [ax] 1 [dx] 2 [cx] 3 [bx] 8 [st] 9 [st(1)] 10 [st(2)] 11 [st(3)] 12 [st(4)] 13 [st(5)] 14 [st(6)] 15 [st(7)] 17 [flags] 18 [fpsr] 19 [fpcr] 21 [xmm0] 22 [xmm1] 23 [xmm2] 24 [xmm3] 25 [xmm4] 26 [xmm5] 27 [xmm6] 28 [xmm7] 29 [mm0] 30 [mm1] 31 [mm2] 32 [mm3] 33 [mm4] 34 [mm5] 35 [mm6] 36 [mm7] 37 [] 38 [] 39 [] 40 [] 41 [] 42 [] 43 [] 44 [] 45 [] 46 [] 47 [] 48 [] 49 [] 50 [] 51 [] 52 [] 53 [] 54 [] 55 [] 56 [] 57 [] 58 [] 59 [] 60 [] 61 [] 62 [] 63 [] 64 [] 65 [] 66 [] 67 [] 68 [] 69 [] 70 [] 71 [] 72 [] 73 [] 74 [] 75 [] 76 []
;; live  in  	 0 [ax] 1 [dx] 4 [si] 5 [di] 6 [bp] 7 [sp] 20 [frame]
;; live  gen 	 3 [bx]
;; live  kill	 17 [flags]

(code_label 454 1483 455 94 154 "" [4 uses])
(note 455 454 456 94 [bb 94] NOTE_INSN_BASIC_BLOCK)
(insn 456 455 457 94 (set (mem:SI (plus:SI (reg/f:SI 7 sp)
                (const_int 12 [0xc])) [0  S4 A32])
        (const:SI (plus:SI (symbol_ref:SI ("s") [flags 0x2]  <var_decl 06d9cd20 s>)
                (const_int 4 [0x4])))) D:/Dev-Cpp/MinGW64/lib/gcc/x86_64-w64-mingw32/4.9.2/include/c++/bits/stl_tree.h:1696 90 {*movsi_internal}
     (nil))
(insn 457 456 1209 94 (set (mem:SI (plus:SI (reg/f:SI 7 sp)
                (const_int 8 [0x8])) [0  S4 A32])
        (reg:SI 1 dx [orig:436 __res+4 ] [436])) D:/Dev-Cpp/MinGW64/lib/gcc/x86_64-w64-mingw32/4.9.2/include/c++/bits/stl_tree.h:1696 90 {*movsi_internal}
     (expr_list:REG_DEAD (reg:SI 1 dx [orig:436 __res+4 ] [436])
        (nil)))
(insn 1209 457 458 94 (set (reg/f:SI 3 bx [orig:209 __i$_M_node ] [209])
        (mem/c:SI (plus:SI (reg/f:SI 6 bp)
                (const_int -60 [0xffffffffffffffc4])) [45 %sfp+-36 S4 A32])) D:/Dev-Cpp/MinGW64/lib/gcc/x86_64-w64-mingw32/4.9.2/include/c++/bits/stl_tree.h:1696 90 {*movsi_internal}
     (nil))
(insn 458 1209 460 94 (set (mem:SI (plus:SI (reg/f:SI 7 sp)
                (const_int 4 [0x4])) [0  S4 A32])
        (reg/f:SI 3 bx [orig:209 __i$_M_node ] [209])) D:/Dev-Cpp/MinGW64/lib/gcc/x86_64-w64-mingw32/4.9.2/include/c++/bits/stl_tree.h:1696 90 {*movsi_internal}
     (expr_list:REG_DEAD (reg/f:SI 3 bx [orig:209 __i$_M_node ] [209])
        (nil)))
(insn 460 458 461 94 (set (mem:SI (reg/f:SI 7 sp) [0  S4 A32])
        (reg:SI 0 ax [orig:374 __insert_left ] [374])) D:/Dev-Cpp/MinGW64/lib/gcc/x86_64-w64-mingw32/4.9.2/include/c++/bits/stl_tree.h:1697 90 {*movsi_internal}
     (expr_list:REG_DEAD (reg:SI 0 ax [orig:374 __insert_left ] [374])
        (nil)))
(call_insn 461 460 467 94 (call (mem:QI (symbol_ref:SI ("_ZSt29_Rb_tree_insert_and_rebalancebPSt18_Rb_tree_node_baseS0_RS_") [flags 0x43]  <function_decl 06b77200 _Rb_tree_insert_and_rebalance>) [0 _Rb_tree_insert_and_rebalance S1 A8])
        (const_int 16 [0x10])) D:/Dev-Cpp/MinGW64/lib/gcc/x86_64-w64-mingw32/4.9.2/include/c++/bits/stl_tree.h:1696 641 {*call}
     (expr_list:REG_EH_REGION (const_int 0 [0])
        (nil))
    (expr_list:SI (use (mem:SI (reg/f:SI 7 sp) [0  S4 A32]))
        (expr_list:SI (use (mem/f:SI (plus:SI (reg/f:SI 7 sp)
                        (const_int 4 [0x4])) [0  S4 A32]))
            (expr_list:SI (use (mem/f:SI (plus:SI (reg/f:SI 7 sp)
                            (const_int 8 [0x8])) [0  S4 A32]))
                (expr_list:SI (use (mem/f:SI (plus:SI (reg/f:SI 7 sp)
                                (const_int 12 [0xc])) [0  S4 A32]))
                    (nil))))))
(note 467 461 468 94 NOTE_INSN_DELETED)
(note 468 467 469 94 NOTE_INSN_DELETED)
(insn 469 468 472 94 (parallel [
            (set (mem/c:SI (const:SI (plus:SI (symbol_ref:SI ("s") [flags 0x2]  <var_decl 06d9cd20 s>)
                            (const_int 20 [0x14]))) [21 MEM[(struct _Rb_tree *)&s]._M_impl._M_node_count+0 S4 A32])
                (plus:SI (mem/c:SI (const:SI (plus:SI (symbol_ref:SI ("s") [flags 0x2]  <var_decl 06d9cd20 s>)
                                (const_int 20 [0x14]))) [21 MEM[(struct _Rb_tree *)&s]._M_impl._M_node_count+0 S4 A32])
                    (const_int 1 [0x1])))
            (clobber (reg:CC 17 flags))
        ]) D:/Dev-Cpp/MinGW64/lib/gcc/x86_64-w64-mingw32/4.9.2/include/c++/bits/stl_tree.h:1698 220 {*addsi_1}
     (expr_list:REG_UNUSED (reg:CC 17 flags)
        (nil)))
;; lr  out 	 4 [si] 5 [di] 6 [bp] 7 [sp] 20 [frame]
;; live  out 	 4 [si] 5 [di] 6 [bp] 7 [sp] 20 [frame]

 succ:       95 [100.0%]  (FALLTHRU,CAN_FALLTHRU)

basic block 95, loop depth 0, count 0, freq 30, maybe hot
 prev block 94, next block 96, flags: (REACHABLE, RTL, MODIFIED)
 pred:       108 [100.0%]  (FALLTHRU,CAN_FALLTHRU)
             94 [100.0%]  (FALLTHRU,CAN_FALLTHRU)
;; bb 95 artificial_defs: { }
;; bb 95 artificial_uses: { u-1(6){ }u-1(7){ }}
;; lr  in  	 4 [si] 5 [di] 6 [bp] 7 [sp] 20 [frame]
;; lr  use 	 6 [bp] 7 [sp]
;; lr  def 	 0 [ax] 1 [dx] 17 [flags]
;; live  in  	 4 [si] 5 [di] 6 [bp] 7 [sp] 20 [frame]
;; live  gen 	 0 [ax] 1 [dx] 17 [flags]
;; live  kill	

(code_label 475 34 476 95 157 "" [0 uses])
(note 476 475 1211 95 [bb 95] NOTE_INSN_BASIC_BLOCK)
(insn 1211 476 1481 95 (set (reg/f:SI 0 ax [orig:209 __i$_M_node ] [209])
        (mem/c:SI (plus:SI (reg/f:SI 6 bp)
                (const_int -60 [0xffffffffffffffc4])) [45 %sfp+-36 S4 A32])) D:\LHX\7.5 contest\t1.cpp:53 90 {*movsi_internal}
     (nil))
(insn 1481 1211 1482 95 (set (reg:SI 1 dx)
        (mem:SI (plus:SI (reg/f:SI 0 ax [orig:209 __i$_M_node ] [209])
                (const_int 24 [0x18])) [21 MEM[(mapped_type &)__i$_M_node_368 + 24]+0 S4 A32])) D:\LHX\7.5 contest\t1.cpp:53 90 {*movsi_internal}
     (nil))
(insn 1482 1481 478 95 (set (reg:CCZ 17 flags)
        (compare:CCZ (reg:SI 1 dx)
            (const_int 0 [0]))) D:\LHX\7.5 contest\t1.cpp:53 3 {*cmpsi_ccno_1}
     (nil))
(jump_insn 478 1482 713 95 (set (pc)
        (if_then_else (eq (reg:CCZ 17 flags)
                (const_int 0 [0]))
            (label_ref 709)
            (pc))) D:\LHX\7.5 contest\t1.cpp:53 596 {*jcc_1}
     (expr_list:REG_DEAD (reg:CCZ 17 flags)
        (int_list:REG_BR_PROB 5000 (nil)))
 -> 709)
;; lr  out 	 4 [si] 5 [di] 6 [bp] 7 [sp] 20 [frame]
;; live  out 	 4 [si] 5 [di] 6 [bp] 7 [sp] 20 [frame]

 succ:       96 [50.0%]  (CAN_FALLTHRU)
             54 [50.0%]  (FALLTHRU,CAN_FALLTHRU)

basic block 96, loop depth 0, count 0, freq 39, maybe hot
 prev block 95, next block 97, flags: (REACHABLE, RTL, MODIFIED)
 pred:       95 [50.0%]  (CAN_FALLTHRU)
;; bb 96 artificial_defs: { }
;; bb 96 artificial_uses: { u-1(6){ }u-1(7){ }}
;; lr  in  	 4 [si] 5 [di] 6 [bp] 7 [sp] 20 [frame]
;; lr  use 	 6 [bp] 7 [sp]
;; lr  def 	 0 [ax] 17 [flags]
;; live  in  	 4 [si] 5 [di] 6 [bp] 7 [sp] 20 [frame]
;; live  gen 	 0 [ax] 17 [flags]
;; live  kill	

(code_label 709 704 710 96 158 "" [1 uses])
(note 710 709 712 96 [bb 96] NOTE_INSN_BASIC_BLOCK)
(insn 712 710 714 96 (set (reg/f:SI 0 ax [orig:165 __i$_M_node ] [165])
        (mem/f/c:SI (const:SI (plus:SI (symbol_ref:SI ("s") [flags 0x2]  <var_decl 06d9cd20 s>)
                    (const_int 8 [0x8]))) [6 MEM[(struct _Rb_tree_node_base * *)&s + 8B]+0 S4 A32])) 90 {*movsi_internal}
     (nil))
(insn 714 712 715 96 (set (reg:CCZ 17 flags)
        (compare:CCZ (reg/f:SI 0 ax [orig:165 __i$_M_node ] [165])
            (const_int 0 [0]))) D:/Dev-Cpp/MinGW64/lib/gcc/x86_64-w64-mingw32/4.9.2/include/c++/bits/stl_tree.h:1260 3 {*cmpsi_ccno_1}
     (nil))
(jump_insn 715 714 718 96 (set (pc)
        (if_then_else (ne (reg:CCZ 17 flags)
                (const_int 0 [0]))
            (label_ref 713)
            (pc))) D:/Dev-Cpp/MinGW64/lib/gcc/x86_64-w64-mingw32/4.9.2/include/c++/bits/stl_tree.h:1260 596 {*jcc_1}
     (expr_list:REG_DEAD (reg:CCZ 17 flags)
        (int_list:REG_BR_PROB 9100 (nil)))
 -> 713)
;; lr  out 	 0 [ax] 4 [si] 5 [di] 6 [bp] 7 [sp] 20 [frame]
;; live  out 	 0 [ax] 4 [si] 5 [di] 6 [bp] 7 [sp] 20 [frame]

 succ:       72 [91.0%]  (CAN_FALLTHRU)
             97 [9.0%]  (FALLTHRU,CAN_FALLTHRU)

basic block 97, loop depth 0, count 0, freq 4
 prev block 96, next block 98, flags: (REACHABLE, RTL)
 pred:       96 [9.0%]  (FALLTHRU,CAN_FALLTHRU)
;; bb 97 artificial_defs: { }
;; bb 97 artificial_uses: { u-1(6){ }u-1(7){ }}
;; lr  in  	 4 [si] 5 [di] 6 [bp] 7 [sp] 20 [frame]
;; lr  use 	 6 [bp] 7 [sp]
;; lr  def 	 3 [bx]
;; live  in  	 4 [si] 5 [di] 6 [bp] 7 [sp] 20 [frame]
;; live  gen 	 3 [bx]
;; live  kill	

(note 718 715 885 97 [bb 97] NOTE_INSN_BASIC_BLOCK)
(insn 885 718 724 97 (set (reg/f:SI 3 bx [orig:181 __i$_M_node ] [181])
        (const:SI (plus:SI (symbol_ref:SI ("s") [flags 0x2]  <var_decl 06d9cd20 s>)
                (const_int 4 [0x4])))) D:/Dev-Cpp/MinGW64/lib/gcc/x86_64-w64-mingw32/4.9.2/include/c++/bits/stl_tree.h:1260 90 {*movsi_internal}
     (nil))
;; lr  out 	 3 [bx] 4 [si] 5 [di] 6 [bp] 7 [sp] 20 [frame]
;; live  out 	 3 [bx] 4 [si] 5 [di] 6 [bp] 7 [sp] 20 [frame]

 succ:       84 [100.0%]  (FALLTHRU,CAN_FALLTHRU)

basic block 98, loop depth 0, count 0, freq 24, maybe hot
 prev block 97, next block 99, flags: (REACHABLE, RTL)
 pred:       54 [9.0%]  (CAN_FALLTHRU,LOOP_EXIT)
;; bb 98 artificial_defs: { }
;; bb 98 artificial_uses: { u-1(6){ }u-1(7){ }}
;; lr  in  	 0 [ax] 6 [bp] 7 [sp] 20 [frame]
;; lr  use 	 0 [ax] 6 [bp] 7 [sp]
;; lr  def 	
;; live  in  	 0 [ax] 6 [bp] 7 [sp] 20 [frame]
;; live  gen 	
;; live  kill	

(code_label 1117 41 1116 98 232 "" [1 uses])
(note 1116 1117 1104 98 [bb 98] NOTE_INSN_BASIC_BLOCK)
(insn 1104 1116 578 98 (set (mem/c:SI (plus:SI (reg/f:SI 6 bp)
                (const_int -60 [0xffffffffffffffc4])) [45 %sfp+-36 S4 A32])
        (reg:SI 0 ax [orig:451 j ] [451])) 90 {*movsi_internal}
     (expr_list:REG_DEAD (reg:SI 0 ax [orig:451 j ] [451])
        (nil)))
;; lr  out 	 6 [bp] 7 [sp] 20 [frame]
;; live  out 	 6 [bp] 7 [sp] 20 [frame]

 succ:       99 [100.0%]  (FALLTHRU,CAN_FALLTHRU)

basic block 99, loop depth 0, count 0, freq 27, maybe hot
 prev block 98, next block 100, flags: (REACHABLE, RTL, MODIFIED)
 pred:       98 [100.0%]  (FALLTHRU,CAN_FALLTHRU)
             116 [100.0%]  (FALLTHRU,CAN_FALLTHRU)
;; bb 99 artificial_defs: { }
;; bb 99 artificial_uses: { u-1(6){ }u-1(7){ }}
;; lr  in  	 6 [bp] 7 [sp] 20 [frame]
;; lr  use 	 6 [bp] 7 [sp]
;; lr  def 	 2 [cx] 17 [flags]
;; live  in  	 6 [bp] 7 [sp] 20 [frame]
;; live  gen 	 2 [cx] 17 [flags]
;; live  kill	

(code_label 578 1104 579 99 134 "" [0 uses])
(note 579 578 580 99 [bb 99] NOTE_INSN_BASIC_BLOCK)
(insn 580 579 1218 99 (set (reg:SI 2 cx [orig:252 D.83218 ] [252])
        (mem/c:SI (symbol_ref:SI ("ans") [flags 0x2]  <var_decl 06eeb600 ans>) [21 ans+0 S4 A32])) D:\LHX\7.5 contest\t1.cpp:56 90 {*movsi_internal}
     (nil))
(note 1218 580 1283 99 NOTE_INSN_DELETED)
(note 1283 1218 581 99 NOTE_INSN_DELETED)
(insn 581 1283 582 99 (set (reg:CCGC 17 flags)
        (compare:CCGC (reg:SI 2 cx [orig:252 D.83218 ] [252])
            (mem/c:SI (plus:SI (reg/f:SI 6 bp)
                    (const_int -80 [0xffffffffffffffb0])) [45 %sfp+-56 S4 A32]))) D:\LHX\7.5 contest\t1.cpp:56 7 {*cmpsi_1}
     (nil))
(jump_insn 582 581 583 99 (set (pc)
        (if_then_else (ge (reg:CCGC 17 flags)
                (const_int 0 [0]))
            (label_ref 597)
            (pc))) D:\LHX\7.5 contest\t1.cpp:56 596 {*jcc_1}
     (expr_list:REG_DEAD (reg:CCGC 17 flags)
        (int_list:REG_BR_PROB 7100 (nil)))
 -> 597)
;; lr  out 	 2 [cx] 6 [bp] 7 [sp] 20 [frame]
;; live  out 	 2 [cx] 6 [bp] 7 [sp] 20 [frame]

 succ:       107 [29.0%]  (FALLTHRU,CAN_FALLTHRU)
             100 [71.0%]  (CAN_FALLTHRU)

basic block 100, loop depth 0, count 0, freq 19, maybe hot
 prev block 99, next block 101, flags: (REACHABLE, RTL, MODIFIED)
 pred:       99 [71.0%]  (CAN_FALLTHRU)
;; bb 100 artificial_defs: { }
;; bb 100 artificial_uses: { u-1(6){ }u-1(7){ }}
;; lr  in  	 2 [cx] 6 [bp] 7 [sp] 20 [frame]
;; lr  use 	 2 [cx] 6 [bp] 7 [sp]
;; lr  def 	 5 [di] 17 [flags]
;; live  in  	 2 [cx] 6 [bp] 7 [sp] 20 [frame]
;; live  gen 	 5 [di] 17 [flags]
;; live  kill	

(code_label 597 588 598 100 171 "" [1 uses])
(note 598 597 903 100 [bb 100] NOTE_INSN_BASIC_BLOCK)
(insn 903 598 1222 100 (set (reg:SI 5 di [orig:449 D.83218 ] [449])
        (mem/c:SI (symbol_ref:SI ("n") [flags 0x2]  <var_decl 06e5d660 n>) [21 n+0 S4 A32])) 90 {*movsi_internal}
     (nil))
(note 1222 903 1282 100 NOTE_INSN_DELETED)
(note 1282 1222 599 100 NOTE_INSN_DELETED)
(insn 599 1282 600 100 (set (reg:CCZ 17 flags)
        (compare:CCZ (mem/c:SI (plus:SI (reg/f:SI 6 bp)
                    (const_int -80 [0xffffffffffffffb0])) [45 %sfp+-56 S4 A32])
            (reg:SI 2 cx [orig:252 D.83218 ] [252]))) D:\LHX\7.5 contest\t1.cpp:60 7 {*cmpsi_1}
     (nil))
(jump_insn 600 599 1469 100 (set (pc)
        (if_then_else (ne (reg:CCZ 17 flags)
                (const_int 0 [0]))
            (label_ref:SI 608)
            (pc))) D:\LHX\7.5 contest\t1.cpp:60 596 {*jcc_1}
     (expr_list:REG_DEAD (reg:CCZ 17 flags)
        (int_list:REG_BR_PROB 8629 (nil)))
 -> 608)
;; lr  out 	 2 [cx] 5 [di] 6 [bp] 7 [sp] 20 [frame]
;; live  out 	 2 [cx] 5 [di] 6 [bp] 7 [sp] 20 [frame]

 succ:       101 [13.7%]  (FALLTHRU,CAN_FALLTHRU)
             23 [86.3%]  (CAN_FALLTHRU)

basic block 101, loop depth 0, count 0, freq 11, maybe hot
 prev block 100, next block 102, flags: (REACHABLE, RTL, MODIFIED)
 pred:       100 [13.7%]  (FALLTHRU,CAN_FALLTHRU)
             107 [100.0%]  (FALLTHRU,CAN_FALLTHRU)
;; bb 101 artificial_defs: { }
;; bb 101 artificial_uses: { u-1(6){ }u-1(7){ }}
;; lr  in  	 6 [bp] 7 [sp] 20 [frame]
;; lr  use 	 6 [bp] 7 [sp]
;; lr  def 	 0 [ax] 1 [dx] 2 [cx] 5 [di] 7 [sp] 8 [st] 9 [st(1)] 10 [st(2)] 11 [st(3)] 12 [st(4)] 13 [st(5)] 14 [st(6)] 15 [st(7)] 17 [flags] 18 [fpsr] 19 [fpcr] 21 [xmm0] 22 [xmm1] 23 [xmm2] 24 [xmm3] 25 [xmm4] 26 [xmm5] 27 [xmm6] 28 [xmm7] 29 [mm0] 30 [mm1] 31 [mm2] 32 [mm3] 33 [mm4] 34 [mm5] 35 [mm6] 36 [mm7] 37 [] 38 [] 39 [] 40 [] 41 [] 42 [] 43 [] 44 [] 45 [] 46 [] 47 [] 48 [] 49 [] 50 [] 51 [] 52 [] 53 [] 54 [] 55 [] 56 [] 57 [] 58 [] 59 [] 60 [] 61 [] 62 [] 63 [] 64 [] 65 [] 66 [] 67 [] 68 [] 69 [] 70 [] 71 [] 72 [] 73 [] 74 [] 75 [] 76 []
;; live  in  	 6 [bp] 7 [sp] 20 [frame]
;; live  gen 	 0 [ax] 2 [cx] 5 [di] 7 [sp]
;; live  kill	 17 [flags]

(code_label 1469 600 601 101 234 "" [0 uses])
(note 601 1469 1223 101 [bb 101] NOTE_INSN_BASIC_BLOCK)
(insn 1223 601 603 101 (set (reg:SI 0 ax [570])
        (plus:SI (reg/f:SI 6 bp)
            (const_int -28 [0xffffffffffffffe4]))) D:\LHX\7.5 contest\t1.cpp:60 213 {*leasi}
     (nil))
(insn 603 1223 604 101 (set (mem/f:SI (reg/f:SI 7 sp) [0  S4 A32])
        (reg:SI 0 ax [570])) D:\LHX\7.5 contest\t1.cpp:60 90 {*movsi_internal}
     (expr_list:REG_DEAD (reg:SI 0 ax [570])
        (expr_list:REG_EQUAL (plus:SI (reg/f:SI 20 frame)
                (const_int -4 [0xfffffffffffffffc]))
            (nil))))
(insn 604 603 605 101 (set (reg:SI 2 cx)
        (symbol_ref:SI ("num") [flags 0x2]  <var_decl 06e5dae0 num>)) D:\LHX\7.5 contest\t1.cpp:60 90 {*movsi_internal}
     (nil))
(call_insn 605 604 606 101 (parallel [
            (call (mem:QI (symbol_ref:SI ("_ZNSt6vectorIiSaIiEE9push_backERKi") [flags 0x3]  <function_decl 06ec8400 push_back>) [0 push_back S1 A8])
                (const_int 4 [0x4]))
            (set (reg/f:SI 7 sp)
                (plus:SI (reg/f:SI 7 sp)
                    (const_int 4 [0x4])))
        ]) D:\LHX\7.5 contest\t1.cpp:60 646 {*call_pop}
     (expr_list:REG_DEAD (reg:SI 2 cx)
        (expr_list:REG_ARGS_SIZE (const_int -4 [0xfffffffffffffffc])
            (nil)))
    (expr_list:SI (use (reg:SI 2 cx))
        (expr_list:SI (use (mem/f:SI (reg/f:SI 7 sp) [0  S4 A32]))
            (nil))))
(insn 606 605 607 101 (parallel [
            (set (reg/f:SI 7 sp)
                (plus:SI (reg/f:SI 7 sp)
                    (const_int -4 [0xfffffffffffffffc])))
            (clobber (reg:CC 17 flags))
        ]) D:\LHX\7.5 contest\t1.cpp:60 220 {*addsi_1}
     (expr_list:REG_UNUSED (reg:CC 17 flags)
        (expr_list:REG_ARGS_SIZE (const_int 0 [0])
            (nil))))
(insn 607 606 904 101 (set (reg:SI 2 cx [orig:252 D.83218 ] [252])
        (mem/c:SI (symbol_ref:SI ("ans") [flags 0x2]  <var_decl 06eeb600 ans>) [21 ans+0 S4 A32])) 90 {*movsi_internal}
     (nil))
(insn 904 607 905 101 (set (reg:SI 5 di [orig:449 D.83218 ] [449])
        (mem/c:SI (symbol_ref:SI ("n") [flags 0x2]  <var_decl 06e5d660 n>) [21 n+0 S4 A32])) 90 {*movsi_internal}
     (nil))
(insn 905 904 1224 101 (set (reg:SI 0 ax [orig:451 j ] [451])
        (mem/c:SI (plus:SI (reg/f:SI 6 bp)
                (const_int -28 [0xffffffffffffffe4])) [21 j+0 S4 A32])) 90 {*movsi_internal}
     (nil))
(insn 1224 905 608 101 (set (mem/c:SI (plus:SI (reg/f:SI 6 bp)
                (const_int -60 [0xffffffffffffffc4])) [45 %sfp+-36 S4 A32])
        (reg:SI 0 ax [orig:451 j ] [451])) 90 {*movsi_internal}
     (expr_list:REG_DEAD (reg:SI 0 ax [orig:451 j ] [451])
        (nil)))
;; lr  out 	 2 [cx] 5 [di] 6 [bp] 7 [sp] 20 [frame]
;; live  out 	 2 [cx] 5 [di] 6 [bp] 7 [sp] 20 [frame]

 succ:       102 [100.0%]  (FALLTHRU,CAN_FALLTHRU)

basic block 102, loop depth 0, count 0, freq 11, maybe hot
 prev block 101, next block 103, flags: (REACHABLE, RTL, MODIFIED)
 pred:       101 [100.0%]  (FALLTHRU,CAN_FALLTHRU)
;; bb 102 artificial_defs: { }
;; bb 102 artificial_uses: { u-1(6){ }u-1(7){ }}
;; lr  in  	
;; lr  use 	
;; lr  def 	
;; live  in  	
;; live  gen 	
;; live  kill	

(note 1589 1581 1584 102 [bb 102] NOTE_INSN_BASIC_BLOCK)
(insn 1584 1589 1585 102 (set (reg:SI 3 bx [orig:125 D.83218 ] [125])
        (mem/c:SI (plus:SI (reg/f:SI 6 bp)
                (const_int -60 [0xffffffffffffffc4])) [45 %sfp+-36 S4 A32])) D:\LHX\7.5 contest\t1.cpp:45 90 {*movsi_internal}
     (nil))
(insn 1585 1584 1586 102 (parallel [
            (set (reg:SI 3 bx [orig:125 D.83218 ] [125])
                (plus:SI (reg:SI 3 bx [orig:125 D.83218 ] [125])
                    (const_int 1 [0x1])))
            (clobber (reg:CC 17 flags))
        ]) D:\LHX\7.5 contest\t1.cpp:45 220 {*addsi_1}
     (expr_list:REG_EQUAL (plus:SI (mem/c:SI (plus:SI (reg/f:SI 20 frame)
                    (const_int -4 [0xfffffffffffffffc])) [21 j+0 S4 A32])
            (const_int 1 [0x1]))
        (expr_list:REG_UNUSED (reg:CC 17 flags)
            (nil))))
(insn 1586 1585 1587 102 (set (mem/c:SI (plus:SI (reg/f:SI 6 bp)
                (const_int -28 [0xffffffffffffffe4])) [21 j+0 S4 A32])
        (reg:SI 3 bx [orig:125 D.83218 ] [125])) D:\LHX\7.5 contest\t1.cpp:45 90 {*movsi_internal}
     (nil))
(insn 1587 1586 1588 102 (set (reg:CCGC 17 flags)
        (compare:CCGC (reg:SI 5 di [orig:449 D.83218 ] [449])
            (reg:SI 3 bx [orig:125 D.83218 ] [125]))) D:\LHX\7.5 contest\t1.cpp:45 7 {*cmpsi_1}
     (nil))
(jump_insn 1588 1587 0 102 (set (pc)
        (if_then_else (ge (reg:CCGC 17 flags)
                (const_int 0 [0]))
            (label_ref:SI 941)
            (pc))) D:\LHX\7.5 contest\t1.cpp:45 596 {*jcc_1}
     (int_list:REG_BR_PROB 9100 (expr_list:REG_DEAD (reg:CCGC 17 flags)
            (nil)))
 -> 941)
;; lr  out 	
;; live  out 	

 succ:       24 [91.0%]  (DFS_BACK,CAN_FALLTHRU)
             103 [9.0%]  (FALLTHRU,CAN_FALLTHRU,LOOP_EXIT)

basic block 103, loop depth 0, count 0, freq 9, maybe hot
 prev block 102, next block 104, flags: (REACHABLE, RTL, MODIFIED)
 pred:       23 [9.0%]  (FALLTHRU,CAN_FALLTHRU,LOOP_EXIT)
             119 [100.0%]  (FALLTHRU,CAN_FALLTHRU)
             102 [9.0%]  (FALLTHRU,CAN_FALLTHRU,LOOP_EXIT)
;; bb 103 artificial_defs: { }
;; bb 103 artificial_uses: { u-1(6){ }u-1(7){ }}
;; lr  in  	 2 [cx] 6 [bp] 7 [sp] 20 [frame]
;; lr  use 	 2 [cx] 6 [bp] 7 [sp]
;; lr  def 	 0 [ax] 1 [dx] 2 [cx] 3 [bx] 8 [st] 9 [st(1)] 10 [st(2)] 11 [st(3)] 12 [st(4)] 13 [st(5)] 14 [st(6)] 15 [st(7)] 17 [flags] 18 [fpsr] 19 [fpcr] 21 [xmm0] 22 [xmm1] 23 [xmm2] 24 [xmm3] 25 [xmm4] 26 [xmm5] 27 [xmm6] 28 [xmm7] 29 [mm0] 30 [mm1] 31 [mm2] 32 [mm3] 33 [mm4] 34 [mm5] 35 [mm6] 36 [mm7] 37 [] 38 [] 39 [] 40 [] 41 [] 42 [] 43 [] 44 [] 45 [] 46 [] 47 [] 48 [] 49 [] 50 [] 51 [] 52 [] 53 [] 54 [] 55 [] 56 [] 57 [] 58 [] 59 [] 60 [] 61 [] 62 [] 63 [] 64 [] 65 [] 66 [] 67 [] 68 [] 69 [] 70 [] 71 [] 72 [] 73 [] 74 [] 75 [] 76 []
;; live  in  	 2 [cx] 6 [bp] 7 [sp] 20 [frame]
;; live  gen 	 0 [ax] 1 [dx] 3 [bx] 17 [flags]
;; live  kill	 17 [flags]

(code_label 617 616 618 103 129 "" [0 uses])
(note 618 617 621 103 [bb 103] NOTE_INSN_BASIC_BLOCK)
(insn 621 618 622 103 (set (reg/f:SI 0 ax [orig:404 MEM[(int * *)&num + 4B] ] [404])
        (mem/f/c:SI (const:SI (plus:SI (symbol_ref:SI ("num") [flags 0x2]  <var_decl 06e5dae0 num>)
                    (const_int 4 [0x4]))) [6 MEM[(int * *)&num + 4B]+0 S4 A32])) D:/Dev-Cpp/MinGW64/lib/gcc/x86_64-w64-mingw32/4.9.2/include/c++/bits/stl_vector.h:655 90 {*movsi_internal}
     (expr_list:REG_EQUIV (mem/f/c:SI (const:SI (plus:SI (symbol_ref:SI ("num") [flags 0x2]  <var_decl 06e5dae0 num>)
                    (const_int 4 [0x4]))) [6 MEM[(int * *)&num + 4B]+0 S4 A32])
        (nil)))
(insn 622 621 623 103 (parallel [
            (set (reg:SI 0 ax [orig:403 D.83218 ] [403])
                (minus:SI (reg/f:SI 0 ax [orig:404 MEM[(int * *)&num + 4B] ] [404])
                    (mem/f/c:SI (symbol_ref:SI ("num") [flags 0x2]  <var_decl 06e5dae0 num>) [6 MEM[(int * *)&num]+0 S4 A32])))
            (clobber (reg:CC 17 flags))
        ]) D:/Dev-Cpp/MinGW64/lib/gcc/x86_64-w64-mingw32/4.9.2/include/c++/bits/stl_vector.h:655 263 {*subsi_1}
     (expr_list:REG_UNUSED (reg:CC 17 flags)
        (nil)))
(insn 623 622 624 103 (parallel [
            (set (reg:SI 0 ax [orig:406 D.83218 ] [406])
                (ashiftrt:SI (reg:SI 0 ax [orig:403 D.83218 ] [403])
                    (const_int 2 [0x2])))
            (clobber (reg:CC 17 flags))
        ]) D:/Dev-Cpp/MinGW64/lib/gcc/x86_64-w64-mingw32/4.9.2/include/c++/bits/stl_vector.h:655 530 {*ashrsi3_1}
     (expr_list:REG_UNUSED (reg:CC 17 flags)
        (nil)))
(insn 624 623 625 103 (set (mem:SI (plus:SI (reg/f:SI 7 sp)
                (const_int 8 [0x8])) [0  S4 A32])
        (reg:SI 0 ax [orig:406 D.83218 ] [406])) D:\LHX\7.5 contest\t1.cpp:62 90 {*movsi_internal}
     (expr_list:REG_DEAD (reg:SI 0 ax [orig:406 D.83218 ] [406])
        (nil)))
(insn 625 624 626 103 (set (mem:SI (plus:SI (reg/f:SI 7 sp)
                (const_int 4 [0x4])) [0  S4 A32])
        (reg:SI 2 cx [orig:252 D.83218 ] [252])) D:\LHX\7.5 contest\t1.cpp:62 90 {*movsi_internal}
     (expr_list:REG_DEAD (reg:SI 2 cx [orig:252 D.83218 ] [252])
        (nil)))
(insn 626 625 627 103 (set (mem:SI (reg/f:SI 7 sp) [0  S4 A32])
        (symbol_ref/f:SI ("*LC0") [flags 0x2]  <var_decl 07609ae0 *LC0>)) D:\LHX\7.5 contest\t1.cpp:62 90 {*movsi_internal}
     (nil))
(call_insn 627 626 629 103 (set (reg:SI 0 ax)
        (call (mem:QI (symbol_ref:SI ("_ZL6printfPKcz") [flags 0x3]  <function_decl 018c8600 printf>) [0 printf S1 A8])
            (const_int 12 [0xc]))) D:\LHX\7.5 contest\t1.cpp:62 648 {*call_value}
     (expr_list:REG_UNUSED (reg:SI 0 ax)
        (expr_list:REG_EH_REGION (const_int 0 [0])
            (nil)))
    (expr_list:SI (use (mem/f:SI (reg/f:SI 7 sp) [0  S4 A32]))
        (expr_list:SI (use (mem:SI (plus:SI (reg/f:SI 7 sp)
                        (const_int 4 [0x4])) [0  S4 A32]))
            (expr_list:SI (use (mem:SI (plus:SI (reg/f:SI 7 sp)
                            (const_int 8 [0x8])) [0  S4 A32]))
                (nil)))))
(insn 629 627 631 103 (set (reg/f:SI 1 dx [orig:129 D.83222 ] [129])
        (mem/f/c:SI (symbol_ref:SI ("num") [flags 0x2]  <var_decl 06e5dae0 num>) [6 MEM[(int * *)&num]+0 S4 A32])) 90 {*movsi_internal}
     (nil))
(note 631 629 1227 103 NOTE_INSN_DELETED)
(insn 1227 631 632 103 (set (reg:SI 0 ax [orig:409 D.83218 ] [409])
        (mem/f/c:SI (const:SI (plus:SI (symbol_ref:SI ("num") [flags 0x2]  <var_decl 06e5dae0 num>)
                    (const_int 4 [0x4]))) [6 MEM[(int * *)&num + 4B]+0 S4 A32])) D:/Dev-Cpp/MinGW64/lib/gcc/x86_64-w64-mingw32/4.9.2/include/c++/bits/stl_vector.h:655 90 {*movsi_internal}
     (nil))
(insn 632 1227 633 103 (parallel [
            (set (reg:SI 0 ax [orig:409 D.83218 ] [409])
                (minus:SI (reg:SI 0 ax [orig:409 D.83218 ] [409])
                    (reg/f:SI 1 dx [orig:129 D.83222 ] [129])))
            (clobber (reg:CC 17 flags))
        ]) D:/Dev-Cpp/MinGW64/lib/gcc/x86_64-w64-mingw32/4.9.2/include/c++/bits/stl_vector.h:655 263 {*subsi_1}
     (expr_list:REG_UNUSED (reg:CC 17 flags)
        (nil)))
(insn 633 632 1479 103 (parallel [
            (set (reg:SI 0 ax [orig:412 D.83218 ] [412])
                (ashiftrt:SI (reg:SI 0 ax [orig:409 D.83218 ] [409])
                    (const_int 2 [0x2])))
            (clobber (reg:CC 17 flags))
        ]) D:/Dev-Cpp/MinGW64/lib/gcc/x86_64-w64-mingw32/4.9.2/include/c++/bits/stl_vector.h:655 530 {*ashrsi3_1}
     (expr_list:REG_UNUSED (reg:CC 17 flags)
        (nil)))
(insn 1479 633 634 103 (parallel [
            (set (reg/v:SI 3 bx [orig:132 i ] [132])
                (const_int 0 [0]))
            (clobber (reg:CC 17 flags))
        ]) D:\LHX\7.5 contest\t1.cpp:63 82 {*movsi_xor}
     (nil))
(insn 634 1479 635 103 (set (reg:CCZ 17 flags)
        (compare:CCZ (reg:SI 0 ax [orig:412 D.83218 ] [412])
            (const_int 0 [0]))) D:\LHX\7.5 contest\t1.cpp:63 3 {*cmpsi_ccno_1}
     (expr_list:REG_DEAD (reg:SI 0 ax [orig:412 D.83218 ] [412])
        (nil)))
(jump_insn 635 634 939 103 (set (pc)
        (if_then_else (eq (reg:CCZ 17 flags)
                (const_int 0 [0]))
            (label_ref:SI 1032)
            (pc))) D:\LHX\7.5 contest\t1.cpp:63 596 {*jcc_1}
     (expr_list:REG_DEAD (reg:CCZ 17 flags)
        (int_list:REG_BR_PROB 900 (nil)))
 -> 1032)
;; lr  out 	 1 [dx] 3 [bx] 6 [bp] 7 [sp] 20 [frame]
;; live  out 	 1 [dx] 3 [bx] 6 [bp] 7 [sp] 20 [frame]

 succ:       104 [91.0%]  (FALLTHRU,CAN_FALLTHRU)
             105 [9.0%]  (CAN_FALLTHRU)

basic block 104, loop depth 0, count 0, freq 92, maybe hot
 prev block 103, next block 105, flags: (REACHABLE, RTL, MODIFIED)
 pred:       103 [91.0%]  (FALLTHRU,CAN_FALLTHRU)
             104 [91.0%]  (DFS_BACK,CAN_FALLTHRU)
;; bb 104 artificial_defs: { }
;; bb 104 artificial_uses: { u-1(6){ }u-1(7){ }}
;; lr  in  	 1 [dx] 3 [bx] 6 [bp] 7 [sp] 20 [frame]
;; lr  use 	 1 [dx] 3 [bx] 6 [bp] 7 [sp]
;; lr  def 	 0 [ax] 1 [dx] 2 [cx] 3 [bx] 8 [st] 9 [st(1)] 10 [st(2)] 11 [st(3)] 12 [st(4)] 13 [st(5)] 14 [st(6)] 15 [st(7)] 17 [flags] 18 [fpsr] 19 [fpcr] 21 [xmm0] 22 [xmm1] 23 [xmm2] 24 [xmm3] 25 [xmm4] 26 [xmm5] 27 [xmm6] 28 [xmm7] 29 [mm0] 30 [mm1] 31 [mm2] 32 [mm3] 33 [mm4] 34 [mm5] 35 [mm6] 36 [mm7] 37 [] 38 [] 39 [] 40 [] 41 [] 42 [] 43 [] 44 [] 45 [] 46 [] 47 [] 48 [] 49 [] 50 [] 51 [] 52 [] 53 [] 54 [] 55 [] 56 [] 57 [] 58 [] 59 [] 60 [] 61 [] 62 [] 63 [] 64 [] 65 [] 66 [] 67 [] 68 [] 69 [] 70 [] 71 [] 72 [] 73 [] 74 [] 75 [] 76 []
;; live  in  	 1 [dx] 3 [bx] 6 [bp] 7 [sp] 20 [frame]
;; live  gen 	 0 [ax] 1 [dx] 3 [bx] 17 [flags]
;; live  kill	 17 [flags]

(code_label 939 635 938 104 208 "" [1 uses])
(note 938 939 643 104 [bb 104] NOTE_INSN_BASIC_BLOCK)
(insn 643 938 644 104 (set (reg:SI 0 ax [orig:414 *_120 ] [414])
        (mem:SI (plus:SI (mult:SI (reg/v:SI 3 bx [orig:132 i ] [132])
                    (const_int 4 [0x4]))
                (reg/f:SI 1 dx [orig:129 D.83222 ] [129])) [21 *_120+0 S4 A32])) D:\LHX\7.5 contest\t1.cpp:63 90 {*movsi_internal}
     (expr_list:REG_DEAD (reg/f:SI 1 dx [orig:129 D.83222 ] [129])
        (expr_list:REG_EQUIV (mem:SI (plus:SI (reg/f:SI 7 sp)
                    (const_int 4 [0x4])) [0  S4 A32])
            (nil))))
(insn 644 643 645 104 (set (mem:SI (plus:SI (reg/f:SI 7 sp)
                (const_int 4 [0x4])) [0  S4 A32])
        (reg:SI 0 ax [orig:414 *_120 ] [414])) D:\LHX\7.5 contest\t1.cpp:63 90 {*movsi_internal}
     (expr_list:REG_DEAD (reg:SI 0 ax [orig:414 *_120 ] [414])
        (nil)))
(insn 645 644 646 104 (set (mem:SI (reg/f:SI 7 sp) [0  S4 A32])
        (symbol_ref/f:SI ("*LC1") [flags 0x2]  <var_decl 07609b40 *LC1>)) D:\LHX\7.5 contest\t1.cpp:63 90 {*movsi_internal}
     (nil))
(call_insn 646 645 647 104 (set (reg:SI 0 ax)
        (call (mem:QI (symbol_ref:SI ("_ZL6printfPKcz") [flags 0x3]  <function_decl 018c8600 printf>) [0 printf S1 A8])
            (const_int 8 [0x8]))) D:\LHX\7.5 contest\t1.cpp:63 648 {*call_value}
     (expr_list:REG_UNUSED (reg:SI 0 ax)
        (expr_list:REG_EH_REGION (const_int 0 [0])
            (nil)))
    (expr_list:SI (use (mem/f:SI (reg/f:SI 7 sp) [0  S4 A32]))
        (expr_list:SI (use (mem:SI (plus:SI (reg/f:SI 7 sp)
                        (const_int 4 [0x4])) [0  S4 A32]))
            (nil))))
(insn 647 646 649 104 (parallel [
            (set (reg/v:SI 3 bx [orig:132 i ] [132])
                (plus:SI (reg/v:SI 3 bx [orig:132 i ] [132])
                    (const_int 1 [0x1])))
            (clobber (reg:CC 17 flags))
        ]) D:\LHX\7.5 contest\t1.cpp:63 220 {*addsi_1}
     (expr_list:REG_UNUSED (reg:CC 17 flags)
        (nil)))
(insn 649 647 652 104 (set (reg/f:SI 1 dx [orig:129 D.83222 ] [129])
        (mem/f/c:SI (symbol_ref:SI ("num") [flags 0x2]  <var_decl 06e5dae0 num>) [6 MEM[(int * *)&num]+0 S4 A32])) 90 {*movsi_internal}
     (nil))
(note 652 649 1229 104 NOTE_INSN_DELETED)
(insn 1229 652 653 104 (set (reg:SI 0 ax [orig:417 D.83218 ] [417])
        (mem/f/c:SI (const:SI (plus:SI (symbol_ref:SI ("num") [flags 0x2]  <var_decl 06e5dae0 num>)
                    (const_int 4 [0x4]))) [6 MEM[(int * *)&num + 4B]+0 S4 A32])) D:/Dev-Cpp/MinGW64/lib/gcc/x86_64-w64-mingw32/4.9.2/include/c++/bits/stl_vector.h:655 90 {*movsi_internal}
     (nil))
(insn 653 1229 654 104 (parallel [
            (set (reg:SI 0 ax [orig:417 D.83218 ] [417])
                (minus:SI (reg:SI 0 ax [orig:417 D.83218 ] [417])
                    (reg/f:SI 1 dx [orig:129 D.83222 ] [129])))
            (clobber (reg:CC 17 flags))
        ]) D:/Dev-Cpp/MinGW64/lib/gcc/x86_64-w64-mingw32/4.9.2/include/c++/bits/stl_vector.h:655 263 {*subsi_1}
     (expr_list:REG_UNUSED (reg:CC 17 flags)
        (nil)))
(insn 654 653 655 104 (parallel [
            (set (reg:SI 0 ax [orig:420 D.83218 ] [420])
                (ashiftrt:SI (reg:SI 0 ax [orig:417 D.83218 ] [417])
                    (const_int 2 [0x2])))
            (clobber (reg:CC 17 flags))
        ]) D:/Dev-Cpp/MinGW64/lib/gcc/x86_64-w64-mingw32/4.9.2/include/c++/bits/stl_vector.h:655 530 {*ashrsi3_1}
     (expr_list:REG_UNUSED (reg:CC 17 flags)
        (nil)))
(insn 655 654 656 104 (set (reg:CC 17 flags)
        (compare:CC (reg/v:SI 3 bx [orig:132 i ] [132])
            (reg:SI 0 ax [orig:420 D.83218 ] [420]))) D:\LHX\7.5 contest\t1.cpp:63 7 {*cmpsi_1}
     (expr_list:REG_DEAD (reg:SI 0 ax [orig:420 D.83218 ] [420])
        (nil)))
(jump_insn 656 655 661 104 (set (pc)
        (if_then_else (ltu (reg:CC 17 flags)
                (const_int 0 [0]))
            (label_ref:SI 939)
            (pc))) D:\LHX\7.5 contest\t1.cpp:63 596 {*jcc_1}
     (expr_list:REG_DEAD (reg:CC 17 flags)
        (int_list:REG_BR_PROB 9100 (nil)))
 -> 939)
;; lr  out 	 1 [dx] 3 [bx] 6 [bp] 7 [sp] 20 [frame]
;; live  out 	 1 [dx] 3 [bx] 6 [bp] 7 [sp] 20 [frame]

 succ:       104 [91.0%]  (DFS_BACK,CAN_FALLTHRU)
             105 [9.0%]  (FALLTHRU,CAN_FALLTHRU)

basic block 105, loop depth 0, count 0, freq 9, maybe hot
 prev block 104, next block 106, flags: (REACHABLE, RTL)
 pred:       103 [9.0%]  (CAN_FALLTHRU)
             104 [9.0%]  (FALLTHRU,CAN_FALLTHRU)
;; bb 105 artificial_defs: { }
;; bb 105 artificial_uses: { u-1(6){ }u-1(7){ }}
;; lr  in  	 6 [bp] 7 [sp] 20 [frame]
;; lr  use 	 6 [bp] 7 [sp]
;; lr  def 	 0 [ax] 2 [cx] 3 [bx] 4 [si] 5 [di] 6 [bp] 7 [sp] 17 [flags]
;; live  in  	 6 [bp] 7 [sp] 20 [frame]
;; live  gen 	 0 [ax] 2 [cx] 3 [bx] 4 [si] 5 [di] 6 [bp] 7 [sp]
;; live  kill	 17 [flags]

(code_label 1032 771 778 105 227 "" [1 uses])
(note 778 1032 1472 105 [bb 105] NOTE_INSN_BASIC_BLOCK)
(insn 1472 778 777 105 (parallel [
            (set (reg/i:SI 0 ax)
                (const_int 0 [0]))
            (clobber (reg:CC 17 flags))
        ]) D:\LHX\7.5 contest\t1.cpp:64 82 {*movsi_xor}
     (nil))
(insn 777 1472 1458 105 (use (reg/i:SI 0 ax)) D:\LHX\7.5 contest\t1.cpp:64 -1
     (nil))
(note 1458 777 1459 105 NOTE_INSN_EPILOGUE_BEG)
(insn 1459 1458 1460 105 (parallel [
            (set (reg/f:SI 7 sp)
                (plus:SI (reg/f:SI 6 bp)
                    (const_int -16 [0xfffffffffffffff0])))
            (clobber (reg:CC 17 flags))
            (clobber (mem:BLK (scratch) [0  A8]))
        ]) D:\LHX\7.5 contest\t1.cpp:64 943 {pro_epilogue_adjust_stack_si_add}
     (expr_list:REG_UNUSED (reg:CC 17 flags)
        (nil)))
(insn/f 1460 1459 1461 105 (set (reg:SI 2 cx)
        (mem:SI (post_inc:SI (reg/f:SI 7 sp)) [0  S4 A8])) D:\LHX\7.5 contest\t1.cpp:64 74 {*popsi1}
     (expr_list:REG_CFA_DEF_CFA (reg:SI 2 cx)
        (expr_list:REG_CFA_RESTORE (reg:SI 2 cx)
            (nil))))
(insn/f 1461 1460 1462 105 (set (reg:SI 3 bx)
        (mem:SI (post_inc:SI (reg/f:SI 7 sp)) [0  S4 A8])) D:\LHX\7.5 contest\t1.cpp:64 74 {*popsi1}
     (expr_list:REG_CFA_RESTORE (reg:SI 3 bx)
        (nil)))
(insn/f 1462 1461 1463 105 (set (reg:SI 4 si)
        (mem:SI (post_inc:SI (reg/f:SI 7 sp)) [0  S4 A8])) D:\LHX\7.5 contest\t1.cpp:64 74 {*popsi1}
     (expr_list:REG_CFA_RESTORE (reg:SI 4 si)
        (nil)))
(insn/f 1463 1462 1464 105 (set (reg:SI 5 di)
        (mem:SI (post_inc:SI (reg/f:SI 7 sp)) [0  S4 A8])) D:\LHX\7.5 contest\t1.cpp:64 74 {*popsi1}
     (expr_list:REG_CFA_RESTORE (reg:SI 5 di)
        (nil)))
(insn/f 1464 1463 1465 105 (set (reg/f:SI 6 bp)
        (mem:SI (post_inc:SI (reg/f:SI 7 sp)) [0  S4 A8])) D:\LHX\7.5 contest\t1.cpp:64 74 {*popsi1}
     (expr_list:REG_CFA_RESTORE (reg/f:SI 6 bp)
        (nil)))
(insn/f 1465 1464 1466 105 (set (reg/f:SI 7 sp)
        (plus:SI (reg:SI 2 cx)
            (const_int -4 [0xfffffffffffffffc]))) D:\LHX\7.5 contest\t1.cpp:64 213 {*leasi}
     (expr_list:REG_DEAD (reg:SI 2 cx)
        (expr_list:REG_CFA_DEF_CFA (plus:SI (reg/f:SI 7 sp)
                (const_int 4 [0x4]))
            (nil))))
(jump_insn 1466 1465 1574 105 (simple_return) D:\LHX\7.5 contest\t1.cpp:64 658 {simple_return_internal}
     (nil)
 -> simple_return)
;; lr  out 	 0 [ax] 3 [bx] 4 [si] 5 [di] 6 [bp] 7 [sp] 20 [frame]
;; live  out 	 0 [ax] 3 [bx] 4 [si] 5 [di] 6 [bp] 7 [sp] 20 [frame]

 succ:       EXIT [100.0%] 

basic block 106, loop depth 0, count 0, freq 23, maybe hot
 prev block 105, next block 107, flags: (REACHABLE, RTL)
 pred:       46 [21.6%]  (FALLTHRU,CAN_FALLTHRU)
;; bb 106 artificial_defs: { }
;; bb 106 artificial_uses: { u-1(6){ }u-1(7){ }}
;; lr  in  	 0 [ax] 3 [bx] 4 [si] 5 [di] 6 [bp] 7 [sp] 20 [frame]
;; lr  use 	 0 [ax] 3 [bx] 6 [bp] 7 [sp]
;; lr  def 	 0 [ax] 1 [dx] 2 [cx] 3 [bx] 8 [st] 9 [st(1)] 10 [st(2)] 11 [st(3)] 12 [st(4)] 13 [st(5)] 14 [st(6)] 15 [st(7)] 17 [flags] 18 [fpsr] 19 [fpcr] 21 [xmm0] 22 [xmm1] 23 [xmm2] 24 [xmm3] 25 [xmm4] 26 [xmm5] 27 [xmm6] 28 [xmm7] 29 [mm0] 30 [mm1] 31 [mm2] 32 [mm3] 33 [mm4] 34 [mm5] 35 [mm6] 36 [mm7] 37 [] 38 [] 39 [] 40 [] 41 [] 42 [] 43 [] 44 [] 45 [] 46 [] 47 [] 48 [] 49 [] 50 [] 51 [] 52 [] 53 [] 54 [] 55 [] 56 [] 57 [] 58 [] 59 [] 60 [] 61 [] 62 [] 63 [] 64 [] 65 [] 66 [] 67 [] 68 [] 69 [] 70 [] 71 [] 72 [] 73 [] 74 [] 75 [] 76 []
;; live  in  	 0 [ax] 3 [bx] 4 [si] 5 [di] 6 [bp] 7 [sp] 20 [frame]
;; live  gen 	 0 [ax] 3 [bx]
;; live  kill	

(note 376 373 1256 106 [bb 106] NOTE_INSN_BASIC_BLOCK)
(insn 1256 376 377 106 (set (mem/c:SI (plus:SI (reg/f:SI 6 bp)
                (const_int -60 [0xffffffffffffffc4])) [45 %sfp+-36 S4 A32])
        (reg:SI 0 ax [orig:437 __res ] [437])) 90 {*movsi_internal}
     (expr_list:REG_DEAD (reg:SI 0 ax [orig:437 __res ] [437])
        (nil)))
(insn 377 1256 378 106 (set (mem:SI (reg/f:SI 7 sp) [0  S4 A32])
        (reg/f:SI 3 bx [orig:203 __i$_M_node ] [203])) D:/Dev-Cpp/MinGW64/lib/gcc/x86_64-w64-mingw32/4.9.2/include/c++/ext/new_allocator.h:110 90 {*movsi_internal}
     (expr_list:REG_DEAD (reg/f:SI 3 bx [orig:203 __i$_M_node ] [203])
        (nil)))
(call_insn 378 377 1257 106 (call (mem:QI (symbol_ref:SI ("_ZdlPv") [flags 0x43]  <function_decl 01938e00 operator delete>) [0 operator delete S1 A8])
        (const_int 4 [0x4])) D:/Dev-Cpp/MinGW64/lib/gcc/x86_64-w64-mingw32/4.9.2/include/c++/ext/new_allocator.h:110 641 {*call}
     (expr_list:REG_EH_REGION (const_int 0 [0])
        (nil))
    (expr_list:SI (use (mem/f:SI (reg/f:SI 7 sp) [0  S4 A32]))
        (nil)))
(insn 1257 378 28 106 (set (reg:SI 0 ax [orig:437 __res ] [437])
        (mem/c:SI (plus:SI (reg/f:SI 6 bp)
                (const_int -60 [0xffffffffffffffc4])) [45 %sfp+-36 S4 A32])) D:/Dev-Cpp/MinGW64/lib/gcc/x86_64-w64-mingw32/4.9.2/include/c++/bits/stl_tree.h:1794 90 {*movsi_internal}
     (nil))
(insn 28 1257 381 106 (set (reg/f:SI 3 bx [orig:203 __i$_M_node ] [203])
        (reg:SI 0 ax [orig:437 __res ] [437])) D:/Dev-Cpp/MinGW64/lib/gcc/x86_64-w64-mingw32/4.9.2/include/c++/bits/stl_tree.h:1794 90 {*movsi_internal}
     (expr_list:REG_DEAD (reg:SI 0 ax [orig:437 __res ] [437])
        (nil)))
;; lr  out 	 3 [bx] 4 [si] 5 [di] 6 [bp] 7 [sp] 20 [frame]
;; live  out 	 3 [bx] 4 [si] 5 [di] 6 [bp] 7 [sp] 20 [frame]

 succ:       53 [100.0%]  (FALLTHRU,CAN_FALLTHRU)

basic block 107, loop depth 0, count 0, freq 8, maybe hot
 prev block 106, next block 108, flags: (REACHABLE, RTL, MODIFIED)
 pred:       99 [29.0%]  (FALLTHRU,CAN_FALLTHRU)
;; bb 107 artificial_defs: { }
;; bb 107 artificial_uses: { u-1(6){ }u-1(7){ }}
;; lr  in  	 6 [bp] 7 [sp] 20 [frame]
;; lr  use 	 6 [bp] 7 [sp]
;; lr  def 	 0 [ax]
;; live  in  	 6 [bp] 7 [sp] 20 [frame]
;; live  gen 	 0 [ax]
;; live  kill	

(note 583 582 1219 107 [bb 107] NOTE_INSN_BASIC_BLOCK)
(insn 1219 583 584 107 (set (reg/v:SI 0 ax [orig:83 tmp ] [83])
        (mem/c:SI (plus:SI (reg/f:SI 6 bp)
                (const_int -80 [0xffffffffffffffb0])) [45 %sfp+-56 S4 A32])) D:\LHX\7.5 contest\t1.cpp:57 90 {*movsi_internal}
     (nil))
(insn 584 1219 587 107 (set (mem/c:SI (symbol_ref:SI ("ans") [flags 0x2]  <var_decl 06eeb600 ans>) [21 ans+0 S4 A32])
        (reg/v:SI 0 ax [orig:83 tmp ] [83])) D:\LHX\7.5 contest\t1.cpp:57 90 {*movsi_internal}
     (expr_list:REG_DEAD (reg/v:SI 0 ax [orig:83 tmp ] [83])
        (nil)))
(insn 587 584 588 107 (set (reg/f:SI 0 ax [orig:397 num.D.72607._M_impl._M_start ] [397])
        (mem/f/c:SI (symbol_ref:SI ("num") [flags 0x2]  <var_decl 06e5dae0 num>) [6 num.D.72607._M_impl._M_start+0 S4 A32])) D:/Dev-Cpp/MinGW64/lib/gcc/x86_64-w64-mingw32/4.9.2/include/c++/bits/stl_vector.h:1439 90 {*movsi_internal}
     (expr_list:REG_EQUIV (mem/f/c:SI (symbol_ref:SI ("num") [flags 0x2]  <var_decl 06e5dae0 num>) [6 num.D.72607._M_impl._M_start+0 S4 A32])
        (nil)))
(insn 588 587 597 107 (set (mem/f/c:SI (const:SI (plus:SI (symbol_ref:SI ("num") [flags 0x2]  <var_decl 06e5dae0 num>)
                    (const_int 4 [0x4]))) [6 MEM[(int * *)&num + 4B]+0 S4 A32])
        (reg/f:SI 0 ax [orig:397 num.D.72607._M_impl._M_start ] [397])) D:/Dev-Cpp/MinGW64/lib/gcc/x86_64-w64-mingw32/4.9.2/include/c++/bits/stl_vector.h:1439 90 {*movsi_internal}
     (expr_list:REG_DEAD (reg/f:SI 0 ax [orig:397 num.D.72607._M_impl._M_start ] [397])
        (nil)))
;; lr  out 	 6 [bp] 7 [sp] 20 [frame]
;; live  out 	 6 [bp] 7 [sp] 20 [frame]

 succ:       101 [100.0%]  (FALLTHRU,CAN_FALLTHRU)

basic block 108, loop depth 0, count 0, freq 7, maybe hot
 prev block 107, next block 109, flags: (REACHABLE, RTL)
 pred:       90 [21.6%]  (FALLTHRU,CAN_FALLTHRU)
;; bb 108 artificial_defs: { }
;; bb 108 artificial_uses: { u-1(6){ }u-1(7){ }}
;; lr  in  	 0 [ax] 4 [si] 5 [di] 6 [bp] 7 [sp] 20 [frame]
;; lr  use 	 0 [ax] 6 [bp] 7 [sp]
;; lr  def 	 0 [ax] 1 [dx] 2 [cx] 8 [st] 9 [st(1)] 10 [st(2)] 11 [st(3)] 12 [st(4)] 13 [st(5)] 14 [st(6)] 15 [st(7)] 17 [flags] 18 [fpsr] 19 [fpcr] 21 [xmm0] 22 [xmm1] 23 [xmm2] 24 [xmm3] 25 [xmm4] 26 [xmm5] 27 [xmm6] 28 [xmm7] 29 [mm0] 30 [mm1] 31 [mm2] 32 [mm3] 33 [mm4] 34 [mm5] 35 [mm6] 36 [mm7] 37 [] 38 [] 39 [] 40 [] 41 [] 42 [] 43 [] 44 [] 45 [] 46 [] 47 [] 48 [] 49 [] 50 [] 51 [] 52 [] 53 [] 54 [] 55 [] 56 [] 57 [] 58 [] 59 [] 60 [] 61 [] 62 [] 63 [] 64 [] 65 [] 66 [] 67 [] 68 [] 69 [] 70 [] 71 [] 72 [] 73 [] 74 [] 75 [] 76 []
;; live  in  	 0 [ax] 4 [si] 5 [di] 6 [bp] 7 [sp] 20 [frame]
;; live  gen 	 0 [ax]
;; live  kill	

(note 472 469 1264 108 [bb 108] NOTE_INSN_BASIC_BLOCK)
(insn 1264 472 1210 108 (set (mem/c:SI (plus:SI (reg/f:SI 6 bp)
                (const_int -72 [0xffffffffffffffb8])) [45 %sfp+-48 S4 A64])
        (reg:SI 0 ax [orig:435 __res ] [435])) 90 {*movsi_internal}
     (expr_list:REG_DEAD (reg:SI 0 ax [orig:435 __res ] [435])
        (nil)))
(insn 1210 1264 473 108 (set (reg/f:SI 0 ax [orig:209 __i$_M_node ] [209])
        (mem/c:SI (plus:SI (reg/f:SI 6 bp)
                (const_int -60 [0xffffffffffffffc4])) [45 %sfp+-36 S4 A32])) D:/Dev-Cpp/MinGW64/lib/gcc/x86_64-w64-mingw32/4.9.2/include/c++/ext/new_allocator.h:110 90 {*movsi_internal}
     (nil))
(insn 473 1210 474 108 (set (mem:SI (reg/f:SI 7 sp) [0  S4 A32])
        (reg/f:SI 0 ax [orig:209 __i$_M_node ] [209])) D:/Dev-Cpp/MinGW64/lib/gcc/x86_64-w64-mingw32/4.9.2/include/c++/ext/new_allocator.h:110 90 {*movsi_internal}
     (expr_list:REG_DEAD (reg/f:SI 0 ax [orig:209 __i$_M_node ] [209])
        (nil)))
(call_insn 474 473 1265 108 (call (mem:QI (symbol_ref:SI ("_ZdlPv") [flags 0x43]  <function_decl 01938e00 operator delete>) [0 operator delete S1 A8])
        (const_int 4 [0x4])) D:/Dev-Cpp/MinGW64/lib/gcc/x86_64-w64-mingw32/4.9.2/include/c++/ext/new_allocator.h:110 641 {*call}
     (expr_list:REG_EH_REGION (const_int 0 [0])
        (nil))
    (expr_list:SI (use (mem/f:SI (reg/f:SI 7 sp) [0  S4 A32]))
        (nil)))
(insn 1265 474 34 108 (set (reg:SI 0 ax [orig:435 __res ] [435])
        (mem/c:SI (plus:SI (reg/f:SI 6 bp)
                (const_int -72 [0xffffffffffffffb8])) [45 %sfp+-48 S4 A64])) D:/Dev-Cpp/MinGW64/lib/gcc/x86_64-w64-mingw32/4.9.2/include/c++/bits/stl_tree.h:1794 90 {*movsi_internal}
     (nil))
(insn 34 1265 475 108 (set (mem/c:SI (plus:SI (reg/f:SI 6 bp)
                (const_int -60 [0xffffffffffffffc4])) [45 %sfp+-36 S4 A32])
        (reg:SI 0 ax [orig:435 __res ] [435])) D:/Dev-Cpp/MinGW64/lib/gcc/x86_64-w64-mingw32/4.9.2/include/c++/bits/stl_tree.h:1794 90 {*movsi_internal}
     (expr_list:REG_DEAD (reg:SI 0 ax [orig:435 __res ] [435])
        (nil)))
;; lr  out 	 4 [si] 5 [di] 6 [bp] 7 [sp] 20 [frame]
;; live  out 	 4 [si] 5 [di] 6 [bp] 7 [sp] 20 [frame]

 succ:       95 [100.0%]  (FALLTHRU,CAN_FALLTHRU)

basic block 109, loop depth 0, count 0, freq 7, maybe hot
 prev block 108, next block 110, flags: (REACHABLE, RTL)
 pred:       84 [21.6%]  (FALLTHRU,CAN_FALLTHRU)
;; bb 109 artificial_defs: { }
;; bb 109 artificial_uses: { u-1(6){ }u-1(7){ }}
;; lr  in  	 0 [ax] 3 [bx] 6 [bp] 7 [sp] 20 [frame]
;; lr  use 	 0 [ax] 3 [bx] 6 [bp] 7 [sp]
;; lr  def 	 0 [ax] 1 [dx] 2 [cx] 3 [bx] 8 [st] 9 [st(1)] 10 [st(2)] 11 [st(3)] 12 [st(4)] 13 [st(5)] 14 [st(6)] 15 [st(7)] 17 [flags] 18 [fpsr] 19 [fpcr] 21 [xmm0] 22 [xmm1] 23 [xmm2] 24 [xmm3] 25 [xmm4] 26 [xmm5] 27 [xmm6] 28 [xmm7] 29 [mm0] 30 [mm1] 31 [mm2] 32 [mm3] 33 [mm4] 34 [mm5] 35 [mm6] 36 [mm7] 37 [] 38 [] 39 [] 40 [] 41 [] 42 [] 43 [] 44 [] 45 [] 46 [] 47 [] 48 [] 49 [] 50 [] 51 [] 52 [] 53 [] 54 [] 55 [] 56 [] 57 [] 58 [] 59 [] 60 [] 61 [] 62 [] 63 [] 64 [] 65 [] 66 [] 67 [] 68 [] 69 [] 70 [] 71 [] 72 [] 73 [] 74 [] 75 [] 76 []
;; live  in  	 0 [ax] 3 [bx] 6 [bp] 7 [sp] 20 [frame]
;; live  gen 	 0 [ax] 3 [bx]
;; live  kill	

(note 556 553 1266 109 [bb 109] NOTE_INSN_BASIC_BLOCK)
(insn 1266 556 557 109 (set (mem/c:SI (plus:SI (reg/f:SI 6 bp)
                (const_int -60 [0xffffffffffffffc4])) [45 %sfp+-36 S4 A32])
        (reg:SI 0 ax [orig:433 __res ] [433])) 90 {*movsi_internal}
     (expr_list:REG_DEAD (reg:SI 0 ax [orig:433 __res ] [433])
        (nil)))
(insn 557 1266 558 109 (set (mem:SI (reg/f:SI 7 sp) [0  S4 A32])
        (reg/f:SI 3 bx [orig:181 __i$_M_node ] [181])) D:/Dev-Cpp/MinGW64/lib/gcc/x86_64-w64-mingw32/4.9.2/include/c++/ext/new_allocator.h:110 90 {*movsi_internal}
     (expr_list:REG_DEAD (reg/f:SI 3 bx [orig:181 __i$_M_node ] [181])
        (nil)))
(call_insn 558 557 1267 109 (call (mem:QI (symbol_ref:SI ("_ZdlPv") [flags 0x43]  <function_decl 01938e00 operator delete>) [0 operator delete S1 A8])
        (const_int 4 [0x4])) D:/Dev-Cpp/MinGW64/lib/gcc/x86_64-w64-mingw32/4.9.2/include/c++/ext/new_allocator.h:110 641 {*call}
     (expr_list:REG_EH_REGION (const_int 0 [0])
        (nil))
    (expr_list:SI (use (mem/f:SI (reg/f:SI 7 sp) [0  S4 A32]))
        (nil)))
(insn 1267 558 40 109 (set (reg:SI 0 ax [orig:433 __res ] [433])
        (mem/c:SI (plus:SI (reg/f:SI 6 bp)
                (const_int -60 [0xffffffffffffffc4])) [45 %sfp+-36 S4 A32])) D:/Dev-Cpp/MinGW64/lib/gcc/x86_64-w64-mingw32/4.9.2/include/c++/bits/stl_tree.h:1794 90 {*movsi_internal}
     (nil))
(insn 40 1267 561 109 (set (reg/f:SI 3 bx [orig:181 __i$_M_node ] [181])
        (reg:SI 0 ax [orig:433 __res ] [433])) D:/Dev-Cpp/MinGW64/lib/gcc/x86_64-w64-mingw32/4.9.2/include/c++/bits/stl_tree.h:1794 90 {*movsi_internal}
     (expr_list:REG_DEAD (reg:SI 0 ax [orig:433 __res ] [433])
        (nil)))
;; lr  out 	 3 [bx] 6 [bp] 7 [sp] 20 [frame]
;; live  out 	 3 [bx] 6 [bp] 7 [sp] 20 [frame]

 succ:       89 [100.0%]  (FALLTHRU,CAN_FALLTHRU)

basic block 110, loop depth 0, count 0, freq 3
 prev block 109, next block 111, flags: (REACHABLE, RTL, MODIFIED)
 pred:       93 [50.0%]  (FALLTHRU,CAN_FALLTHRU)
;; bb 110 artificial_defs: { }
;; bb 110 artificial_uses: { u-1(6){ }u-1(7){ }}
;; lr  in  	 0 [ax] 1 [dx] 4 [si] 5 [di] 6 [bp] 7 [sp] 17 [flags] 20 [frame]
;; lr  use 	 6 [bp] 7 [sp] 17 [flags]
;; lr  def 	
;; live  in  	 0 [ax] 1 [dx] 4 [si] 5 [di] 6 [bp] 7 [sp] 17 [flags] 20 [frame]
;; live  gen 	
;; live  kill	

(note 836 446 448 110 [bb 110] NOTE_INSN_BASIC_BLOCK)
(jump_insn 448 836 837 110 (set (pc)
        (if_then_else (gtu (reg:CC 17 flags)
                (const_int 0 [0]))
            (label_ref 451)
            (pc))) D:/Dev-Cpp/MinGW64/lib/gcc/x86_64-w64-mingw32/4.9.2/include/c++/bits/stl_tree.h:1694 596 {*jcc_1}
     (expr_list:REG_DEAD (reg:CC 17 flags)
        (int_list:REG_BR_PROB 5000 (nil)))
 -> 451)
;; lr  out 	 0 [ax] 1 [dx] 4 [si] 5 [di] 6 [bp] 7 [sp] 20 [frame]
;; live  out 	 0 [ax] 1 [dx] 4 [si] 5 [di] 6 [bp] 7 [sp] 20 [frame]

 succ:       112 [50.0%]  (CAN_FALLTHRU)
             111 [50.0%]  (FALLTHRU,CAN_FALLTHRU)

basic block 111, loop depth 0, count 0, freq 2
 prev block 110, next block 112, flags: (REACHABLE, RTL, MODIFIED)
 pred:       110 [50.0%]  (FALLTHRU,CAN_FALLTHRU)
;; bb 111 artificial_defs: { }
;; bb 111 artificial_uses: { u-1(6){ }u-1(7){ }}
;; lr  in  	 0 [ax] 1 [dx] 4 [si] 5 [di] 6 [bp] 7 [sp] 20 [frame]
;; lr  use 	 1 [dx] 6 [bp] 7 [sp]
;; lr  def 	 3 [bx] 17 [flags]
;; live  in  	 0 [ax] 1 [dx] 4 [si] 5 [di] 6 [bp] 7 [sp] 20 [frame]
;; live  gen 	 3 [bx] 17 [flags]
;; live  kill	

(note 837 448 1288 111 [bb 111] NOTE_INSN_BASIC_BLOCK)
(insn 1288 837 449 111 (set (reg:SI 3 bx [orig:443 MEM[(const long long unsigned int &)__i$_M_node_241 + 16] ] [443])
        (mem/c:SI (plus:SI (reg/f:SI 6 bp)
                (const_int -72 [0xffffffffffffffb8])) [45 %sfp+-48 S4 A64])) D:/Dev-Cpp/MinGW64/lib/gcc/x86_64-w64-mingw32/4.9.2/include/c++/bits/stl_tree.h:1694 90 {*movsi_internal}
     (nil))
(insn 449 1288 450 111 (set (reg:CC 17 flags)
        (compare:CC (reg:SI 3 bx [orig:443 MEM[(const long long unsigned int &)__i$_M_node_241 + 16] ] [443])
            (mem:SI (plus:SI (reg:SI 1 dx [orig:436 __res+4 ] [436])
                    (const_int 16 [0x10])) [34 MEM[(const long long unsigned int &)__res$second_239 + 16]+0 S4 A64]))) D:/Dev-Cpp/MinGW64/lib/gcc/x86_64-w64-mingw32/4.9.2/include/c++/bits/stl_tree.h:1694 7 {*cmpsi_1}
     (expr_list:REG_DEAD (reg:SI 3 bx [orig:443 MEM[(const long long unsigned int &)__i$_M_node_241 + 16] ] [443])
        (nil)))
(jump_insn 450 449 451 111 (set (pc)
        (if_then_else (ltu (reg:CC 17 flags)
                (const_int 0 [0]))
            (label_ref:SI 454)
            (pc))) D:/Dev-Cpp/MinGW64/lib/gcc/x86_64-w64-mingw32/4.9.2/include/c++/bits/stl_tree.h:1694 596 {*jcc_1}
     (expr_list:REG_DEAD (reg:CC 17 flags)
        (int_list:REG_BR_PROB 5000 (nil)))
 -> 454)
;; lr  out 	 0 [ax] 1 [dx] 4 [si] 5 [di] 6 [bp] 7 [sp] 20 [frame]
;; live  out 	 0 [ax] 1 [dx] 4 [si] 5 [di] 6 [bp] 7 [sp] 20 [frame]

 succ:       94 [50.0%]  (CAN_FALLTHRU)
             112 [50.0%]  (FALLTHRU,CAN_FALLTHRU)

basic block 112, loop depth 0, count 0, freq 3
 prev block 111, next block 113, flags: (REACHABLE, RTL)
 pred:       110 [50.0%]  (CAN_FALLTHRU)
             111 [50.0%]  (FALLTHRU,CAN_FALLTHRU)
;; bb 112 artificial_defs: { }
;; bb 112 artificial_uses: { u-1(6){ }u-1(7){ }}
;; lr  in  	 1 [dx] 4 [si] 5 [di] 6 [bp] 7 [sp] 20 [frame]
;; lr  use 	 6 [bp] 7 [sp]
;; lr  def 	 0 [ax] 17 [flags]
;; live  in  	 1 [dx] 4 [si] 5 [di] 6 [bp] 7 [sp] 20 [frame]
;; live  gen 	 0 [ax]
;; live  kill	 17 [flags]

(code_label 451 450 838 112 156 "" [1 uses])
(note 838 451 1483 112 [bb 112] NOTE_INSN_BASIC_BLOCK)
(insn 1483 838 454 112 (parallel [
            (set (reg:SI 0 ax)
                (const_int 0 [0]))
            (clobber (reg:CC 17 flags))
        ]) D:/Dev-Cpp/MinGW64/lib/gcc/x86_64-w64-mingw32/4.9.2/include/c++/bits/stl_tree.h:1694 82 {*movsi_xor}
     (nil))
;; lr  out 	 0 [ax] 1 [dx] 4 [si] 5 [di] 6 [bp] 7 [sp] 20 [frame]
;; live  out 	 0 [ax] 1 [dx] 4 [si] 5 [di] 6 [bp] 7 [sp] 20 [frame]

 succ:       94 [100.0%]  (FALLTHRU,CAN_FALLTHRU)

basic block 113, loop depth 0, count 0, freq 3
 prev block 112, next block 114, flags: (REACHABLE, RTL, MODIFIED)
 pred:       87 [50.0%]  (FALLTHRU,CAN_FALLTHRU)
;; bb 113 artificial_defs: { }
;; bb 113 artificial_uses: { u-1(6){ }u-1(7){ }}
;; lr  in  	 0 [ax] 1 [dx] 2 [cx] 3 [bx] 6 [bp] 7 [sp] 17 [flags] 20 [frame]
;; lr  use 	 6 [bp] 7 [sp] 17 [flags]
;; lr  def 	
;; live  in  	 0 [ax] 1 [dx] 2 [cx] 3 [bx] 6 [bp] 7 [sp] 17 [flags] 20 [frame]
;; live  gen 	
;; live  kill	

(note 847 530 532 113 [bb 113] NOTE_INSN_BASIC_BLOCK)
(jump_insn 532 847 848 113 (set (pc)
        (if_then_else (gtu (reg:CC 17 flags)
                (const_int 0 [0]))
            (label_ref 535)
            (pc))) D:/Dev-Cpp/MinGW64/lib/gcc/x86_64-w64-mingw32/4.9.2/include/c++/bits/stl_tree.h:1694 596 {*jcc_1}
     (expr_list:REG_DEAD (reg:CC 17 flags)
        (int_list:REG_BR_PROB 5000 (nil)))
 -> 535)
;; lr  out 	 0 [ax] 1 [dx] 2 [cx] 3 [bx] 6 [bp] 7 [sp] 20 [frame]
;; live  out 	 0 [ax] 1 [dx] 2 [cx] 3 [bx] 6 [bp] 7 [sp] 20 [frame]

 succ:       115 [50.0%]  (CAN_FALLTHRU)
             114 [50.0%]  (FALLTHRU,CAN_FALLTHRU)

basic block 114, loop depth 0, count 0, freq 2
 prev block 113, next block 115, flags: (REACHABLE, RTL, MODIFIED)
 pred:       113 [50.0%]  (FALLTHRU,CAN_FALLTHRU)
;; bb 114 artificial_defs: { }
;; bb 114 artificial_uses: { u-1(6){ }u-1(7){ }}
;; lr  in  	 0 [ax] 1 [dx] 2 [cx] 3 [bx] 6 [bp] 7 [sp] 20 [frame]
;; lr  use 	 1 [dx] 2 [cx] 6 [bp] 7 [sp]
;; lr  def 	 17 [flags]
;; live  in  	 0 [ax] 1 [dx] 2 [cx] 3 [bx] 6 [bp] 7 [sp] 20 [frame]
;; live  gen 	 17 [flags]
;; live  kill	

(note 848 532 533 114 [bb 114] NOTE_INSN_BASIC_BLOCK)
(insn 533 848 534 114 (set (reg:CC 17 flags)
        (compare:CC (reg:SI 2 cx [orig:445 MEM[(const long long unsigned int &)__i$_M_node_277 + 16] ] [445])
            (mem:SI (plus:SI (reg:SI 1 dx [orig:434 __res+4 ] [434])
                    (const_int 16 [0x10])) [34 MEM[(const long long unsigned int &)__res$second_275 + 16]+0 S4 A64]))) D:/Dev-Cpp/MinGW64/lib/gcc/x86_64-w64-mingw32/4.9.2/include/c++/bits/stl_tree.h:1694 7 {*cmpsi_1}
     (expr_list:REG_DEAD (reg:SI 2 cx [orig:445 MEM[(const long long unsigned int &)__i$_M_node_277 + 16] ] [445])
        (nil)))
(jump_insn 534 533 535 114 (set (pc)
        (if_then_else (ltu (reg:CC 17 flags)
                (const_int 0 [0]))
            (label_ref:SI 538)
            (pc))) D:/Dev-Cpp/MinGW64/lib/gcc/x86_64-w64-mingw32/4.9.2/include/c++/bits/stl_tree.h:1694 596 {*jcc_1}
     (expr_list:REG_DEAD (reg:CC 17 flags)
        (int_list:REG_BR_PROB 5000 (nil)))
 -> 538)
;; lr  out 	 0 [ax] 1 [dx] 3 [bx] 6 [bp] 7 [sp] 20 [frame]
;; live  out 	 0 [ax] 1 [dx] 3 [bx] 6 [bp] 7 [sp] 20 [frame]

 succ:       88 [50.0%]  (CAN_FALLTHRU)
             115 [50.0%]  (FALLTHRU,CAN_FALLTHRU)

basic block 115, loop depth 0, count 0, freq 3
 prev block 114, next block 116, flags: (REACHABLE, RTL)
 pred:       113 [50.0%]  (CAN_FALLTHRU)
             114 [50.0%]  (FALLTHRU,CAN_FALLTHRU)
;; bb 115 artificial_defs: { }
;; bb 115 artificial_uses: { u-1(6){ }u-1(7){ }}
;; lr  in  	 1 [dx] 3 [bx] 6 [bp] 7 [sp] 20 [frame]
;; lr  use 	 6 [bp] 7 [sp]
;; lr  def 	 0 [ax] 17 [flags]
;; live  in  	 1 [dx] 3 [bx] 6 [bp] 7 [sp] 20 [frame]
;; live  gen 	 0 [ax]
;; live  kill	 17 [flags]

(code_label 535 534 849 115 168 "" [1 uses])
(note 849 535 1480 115 [bb 115] NOTE_INSN_BASIC_BLOCK)
(insn 1480 849 538 115 (parallel [
            (set (reg:SI 0 ax)
                (const_int 0 [0]))
            (clobber (reg:CC 17 flags))
        ]) D:/Dev-Cpp/MinGW64/lib/gcc/x86_64-w64-mingw32/4.9.2/include/c++/bits/stl_tree.h:1694 82 {*movsi_xor}
     (nil))
;; lr  out 	 0 [ax] 1 [dx] 3 [bx] 6 [bp] 7 [sp] 20 [frame]
;; live  out 	 0 [ax] 1 [dx] 3 [bx] 6 [bp] 7 [sp] 20 [frame]

 succ:       88 [100.0%]  (FALLTHRU,CAN_FALLTHRU)

basic block 116, loop depth 0, count 0, freq 2
 prev block 115, next block 117, flags: (REACHABLE, RTL, MODIFIED)
 pred:       31 [9.0%]  (CAN_FALLTHRU)
;; bb 116 artificial_defs: { }
;; bb 116 artificial_uses: { u-1(6){ }u-1(7){ }}
;; lr  in  	 6 [bp] 7 [sp] 20 [frame]
;; lr  use 	 6 [bp] 7 [sp]
;; lr  def 	
;; live  in  	 6 [bp] 7 [sp] 20 [frame]
;; live  gen 	
;; live  kill	

(code_label 791 1339 790 116 189 "" [1 uses])
(note 790 791 41 116 [bb 116] NOTE_INSN_BASIC_BLOCK)
(insn 41 790 1117 116 (set (mem/c:SI (plus:SI (reg/f:SI 6 bp)
                (const_int -80 [0xffffffffffffffb0])) [45 %sfp+-56 S4 A32])
        (const_int 0 [0])) D:\LHX\7.5 contest\t1.cpp:47 90 {*movsi_internal}
     (nil))
;; lr  out 	 6 [bp] 7 [sp] 20 [frame]
;; live  out 	 6 [bp] 7 [sp] 20 [frame]

 succ:       99 [100.0%]  (FALLTHRU,CAN_FALLTHRU)

basic block 117, loop depth 0, count 0, freq 2
 prev block 116, next block 118, flags: (REACHABLE, RTL)
 pred:       25 [9.0%]  (CAN_FALLTHRU)
;; bb 117 artificial_defs: { }
;; bb 117 artificial_uses: { u-1(6){ }u-1(7){ }}
;; lr  in  	 5 [di] 6 [bp] 7 [sp] 20 [frame]
;; lr  use 	 6 [bp] 7 [sp]
;; lr  def 	
;; live  in  	 5 [di] 6 [bp] 7 [sp] 20 [frame]
;; live  gen 	
;; live  kill	

(code_label 789 1083 788 117 188 "" [1 uses])
(note 788 789 1375 117 [bb 117] NOTE_INSN_BASIC_BLOCK)
(insn 1375 788 1376 117 (set (mem/c:SI (plus:SI (reg/f:SI 6 bp)
                (const_int -56 [0xffffffffffffffc8])) [45 %sfp+-32 S4 A64])
        (const_int 1 [0x1])) D:\LHX\7.5 contest\t1.cpp:25 90 {*movsi_internal}
     (nil))
(insn 1376 1375 275 117 (set (mem/c:SI (plus:SI (reg/f:SI 6 bp)
                (const_int -52 [0xffffffffffffffcc])) [45 %sfp+-28 S4 A32])
        (const_int 0 [0])) D:\LHX\7.5 contest\t1.cpp:25 90 {*movsi_internal}
     (nil))
;; lr  out 	 5 [di] 6 [bp] 7 [sp] 20 [frame]
;; live  out 	 5 [di] 6 [bp] 7 [sp] 20 [frame]

 succ:       31 [100.0%]  (FALLTHRU,CAN_FALLTHRU)

basic block 118, loop depth 0, count 0, freq 0
 prev block 117, next block 119, flags: (REACHABLE, RTL, MODIFIED)
 pred:       8 [1.0%]  (CAN_FALLTHRU)
;; bb 118 artificial_defs: { }
;; bb 118 artificial_uses: { u-1(6){ }u-1(7){ }}
;; lr  in  	 6 [bp] 7 [sp] 20 [frame]
;; lr  use 	 6 [bp] 7 [sp]
;; lr  def 	
;; live  in  	 6 [bp] 7 [sp] 20 [frame]
;; live  gen 	
;; live  kill	

(code_label 756 1476 757 118 119 "" [1 uses])
(note 757 756 758 118 [bb 118] NOTE_INSN_BASIC_BLOCK)
(insn 758 757 769 118 (set (mem/c:SI (plus:SI (reg/f:SI 6 bp)
                (const_int -28 [0xffffffffffffffe4])) [21 j+0 S4 A32])
        (const_int 1 [0x1])) D:\LHX\7.5 contest\t1.cpp:45 90 {*movsi_internal}
     (nil))
;; lr  out 	 6 [bp] 7 [sp] 20 [frame]
;; live  out 	 6 [bp] 7 [sp] 20 [frame]

 succ:       119 [100.0%]  (FALLTHRU,CAN_FALLTHRU)

basic block 119, loop depth 0, count 0, freq 1
 prev block 118, next block 120, flags: (REACHABLE, RTL, MODIFIED)
 pred:       22 [9.0%]  (FALLTHRU,CAN_FALLTHRU)
             118 [100.0%]  (FALLTHRU,CAN_FALLTHRU)
;; bb 119 artificial_defs: { }
;; bb 119 artificial_uses: { u-1(6){ }u-1(7){ }}
;; lr  in  	 6 [bp] 7 [sp] 20 [frame]
;; lr  use 	 6 [bp] 7 [sp]
;; lr  def 	 2 [cx]
;; live  in  	 6 [bp] 7 [sp] 20 [frame]
;; live  gen 	 2 [cx]
;; live  kill	

(code_label 759 214 215 119 184 "" [0 uses])
(note 215 759 216 119 [bb 119] NOTE_INSN_BASIC_BLOCK)
(insn 216 215 941 119 (set (reg:SI 2 cx [orig:252 D.83218 ] [252])
        (mem/c:SI (symbol_ref:SI ("ans") [flags 0x2]  <var_decl 06eeb600 ans>) [21 ans+0 S4 A32])) 90 {*movsi_internal}
     (nil))
;; lr  out 	 2 [cx] 6 [bp] 7 [sp] 20 [frame]
;; live  out 	 2 [cx] 6 [bp] 7 [sp] 20 [frame]

 succ:       103 [100.0%]  (FALLTHRU,CAN_FALLTHRU)

basic block 120, loop depth 0, count 0, freq 1
 prev block 119, next block 1, flags: (REACHABLE, RTL)
 pred:       2 [9.0%]  (CAN_FALLTHRU)
;; bb 120 artificial_defs: { }
;; bb 120 artificial_uses: { u-1(6){ }u-1(7){ }}
;; lr  in  	 1 [dx] 6 [bp] 7 [sp] 20 [frame]
;; lr  use 	 6 [bp] 7 [sp]
;; lr  def 	 3 [bx]
;; live  in  	 1 [dx] 6 [bp] 7 [sp] 20 [frame]
;; live  gen 	 3 [bx]
;; live  kill	

(code_label 780 743 779 120 186 "" [1 uses])
(note 779 780 877 120 [bb 120] NOTE_INSN_BASIC_BLOCK)
(insn 877 779 878 120 (set (reg:SI 3 bx [orig:429 flag ] [429])
        (const_int 1 [0x1])) D:\LHX\7.5 contest\t1.cpp:11 90 {*movsi_internal}
     (nil))
(insn 878 877 748 120 (set (mem/c:SI (plus:SI (reg/f:SI 6 bp)
                (const_int -48 [0xffffffffffffffd0])) [45 %sfp+-24 S4 A64])
        (const_int 0 [0])) D:\LHX\7.5 contest\t1.cpp:11 90 {*movsi_internal}
     (nil))
;; lr  out 	 1 [dx] 3 [bx] 6 [bp] 7 [sp] 20 [frame]
;; live  out 	 1 [dx] 3 [bx] 6 [bp] 7 [sp] 20 [frame]

 succ:       6 [100.0%]  (FALLTHRU,CAN_FALLTHRU)

basic block 1, loop depth 0, count 0, freq 9, maybe hot
 prev block 120, next block (nil), flags: (REACHABLE, RTL)
 pred:       105 [100.0%] 
;; bb 1 artificial_defs: { }
;; bb 1 artificial_uses: { u-1(0){ }u-1(3){ }u-1(4){ }u-1(5){ }u-1(6){ }u-1(7){ }u-1(20){ }}
;; lr  in  	 0 [ax] 3 [bx] 4 [si] 5 [di] 6 [bp] 7 [sp] 20 [frame]
;; lr  use 	 0 [ax] 3 [bx] 4 [si] 5 [di] 6 [bp] 7 [sp] 20 [frame]
;; lr  def 	
;; live  in  	 0 [ax] 3 [bx] 4 [si] 5 [di] 6 [bp] 7 [sp] 20 [frame]
;; live  gen 	
;; live  kill	

;; lr  out 	
;; live  out 	

 succ:      




try_optimize_cfg iteration 1

Merging block 38 into block 37...
verify found no changes in insn with uid = 321.
verify found no changes in insn with uid = 322.
Merged blocks 37 and 38.
Merging block 41 into block 40...
verify found no changes in insn with uid = 1572.
verify found no changes in insn with uid = 1573.
Merged blocks 40 and 41.
Merging block 62 into block 61...
verify found no changes in insn with uid = 417.
verify found no changes in insn with uid = 418.
Merged blocks 61 and 62.
Merging block 65 into block 64...
verify found no changes in insn with uid = 1576.
verify found no changes in insn with uid = 1577.
Merged blocks 64 and 65.
Merging block 76 into block 75...
verify found no changes in insn with uid = 501.
verify found no changes in insn with uid = 502.
Merged blocks 75 and 76.
Merging block 79 into block 78...
verify found no changes in insn with uid = 1580.
verify found no changes in insn with uid = 1581.
Merged blocks 78 and 79.
Merging block 102 into block 101...
verify found no changes in insn with uid = 1584.
verify found no changes in insn with uid = 1585.
verify found no changes in insn with uid = 1586.
verify found no changes in insn with uid = 1587.
verify found no changes in insn with uid = 1588.
Merged blocks 101 and 102.


try_optimize_cfg iteration 2



try_optimize_cfg iteration 1

changing bb of uid 1590
  unscanned insn
scanning new insn with uid = 1591.
rescanning insn with uid = 616.
scanning new insn with uid = 1593.
Emitting label for block 42
rescanning insn with uid = 322.
Emitting label for block 35
rescanning insn with uid = 305.
rescanning insn with uid = 332.
Emitting label for block 106
rescanning insn with uid = 680.
rescanning insn with uid = 354.
Emitting label for block 58
rescanning insn with uid = 384.
scanning new insn with uid = 1599.
scanning new insn with uid = 1601.
scanning new insn with uid = 1603.
rescanning insn with uid = 397.
changing bb of uid 1605
  unscanned insn
scanning new insn with uid = 1606.
Emitting label for block 66
rescanning insn with uid = 418.
Emitting label for block 59
rescanning insn with uid = 401.
rescanning insn with uid = 771.
scanning new insn with uid = 1610.
Emitting label for block 80
rescanning insn with uid = 502.
Emitting label for block 73
rescanning insn with uid = 485.
rescanning insn with uid = 512.
Emitting label for block 109
rescanning insn with uid = 743.
Emitting label for block 113
rescanning insn with uid = 530.
scanning new insn with uid = 1616.
Emitting label for block 108
rescanning insn with uid = 704.
Emitting label for block 110
rescanning insn with uid = 446.
rescanning insn with uid = 478.
scanning new insn with uid = 1620.
Emitting label for block 107
rescanning insn with uid = 582.
scanning new insn with uid = 1623.
scanning new insn with uid = 1625.
scanning new insn with uid = 1627.
scanning new insn with uid = 1629.
scanning new insn with uid = 1631.
scanning new insn with uid = 1633.
scanning new insn with uid = 1635.
scanning new insn with uid = 1637.
scanning new insn with uid = 1639.
scanning new insn with uid = 1641.
Reordered sequence:
 2 bb 2  [9]
 3 bb 3  [8]
 4 bb 4  [92]
 5 bb 5  [8]
 6 bb 6  [9]
 7 bb 7  [92]
 8 bb 8  [8]
 9 bb 9  [8]
 10 bb 10  [900]
 11 bb 11  [819]
 12 bb 12  [9100]
 13 bb 13  [819]
 14 bb 14  [900]
 15 bb 15  [9100]
 16 bb 16  [819]
 17 bb 17  [9]
 18 bb 18  [9]
 19 bb 19  [900]
 20 bb 20  [9]
 21 bb 21  [900]
 22 bb 22  [9]
 23 compensation  [1]
 24 bb 23  [81]
 25 bb 24  [92]
 26 bb 25  [27]
 27 bb 26  [24]
 28 bb 27  [270]
 29 bb 28  [135]
 30 bb 29  [270]
 31 bb 30  [24]
 32 bb 31  [27]
 33 bb 32  [24]
 34 bb 33  [270]
 35 bb 34  [245]
 36 bb 35  [1363]
 37 bb 36  [682]
 38 bb 37  [1363]
 39 bb 39  [2725]
 40 bb 40  [1363]
 41 bb 42  [245]
 42 bb 43  [229]
 43 bb 44  [115]
 44 bb 45  [58]
 45 bb 46  [156]
 46 bb 47  [18]
 47 bb 48  [17]
 48 bb 49  [16]
 49 bb 50  [8]
 50 bb 51  [4]
 51 bb 52  [82]
 52 bb 53  [270]
 53 bb 54  [270]
 54 bb 55  [246]
 55 bb 56  [6]
 56 bb 57  [81]
 57 bb 58  [78]
 58 compensation  [7]
 59 bb 59  [395]
 60 bb 60  [198]
 61 bb 61  [395]
 62 bb 63  [790]
 63 bb 64  [395]
 64 bb 66  [71]
 65 bb 67  [66]
 66 bb 68  [33]
 67 bb 69  [17]
 68 bb 70  [33]
 69 bb 71  [0]
 70 bb 72  [71]
 71 bb 73  [395]
 72 bb 74  [198]
 73 bb 75  [395]
 74 bb 77  [790]
 75 bb 78  [395]
 76 bb 80  [71]
 77 bb 81  [66]
 78 bb 82  [33]
 79 bb 83  [17]
 80 bb 84  [45]
 81 bb 85  [5]
 82 bb 86  [5]
 83 bb 87  [5]
 84 bb 88  [24]
 85 bb 89  [78]
 86 bb 90  [45]
 87 bb 91  [5]
 88 bb 92  [5]
 89 bb 93  [5]
 90 bb 94  [24]
 91 bb 95  [30]
 92 bb 96  [39]
 93 bb 97  [4]
 94 bb 98  [24]
 95 bb 99  [27]
 96 bb 100  [19]
 97 bb 101  [11]
 98 bb 103  [9]
 99 bb 104  [92]
 100 bb 105  [9]
 101 bb 106  [23]
 102 bb 107  [8]
 103 bb 108  [7]
 104 bb 109  [7]
 105 bb 110  [3]
 106 bb 111  [2]
 107 bb 112  [3]
 108 bb 113  [3]
 109 bb 114  [2]
 110 bb 115  [3]
 111 bb 116  [2]
 112 bb 117  [2]
 113 bb 118  [0]
 114 bb 119  [1]
 115 bb 120  [1]


int main()

Dataflow summary:
;;  invalidated by call 	 0 [ax] 1 [dx] 2 [cx] 8 [st] 9 [st(1)] 10 [st(2)] 11 [st(3)] 12 [st(4)] 13 [st(5)] 14 [st(6)] 15 [st(7)] 17 [flags] 18 [fpsr] 19 [fpcr] 21 [xmm0] 22 [xmm1] 23 [xmm2] 24 [xmm3] 25 [xmm4] 26 [xmm5] 27 [xmm6] 28 [xmm7] 29 [mm0] 30 [mm1] 31 [mm2] 32 [mm3] 33 [mm4] 34 [mm5] 35 [mm6] 36 [mm7] 37 [] 38 [] 39 [] 40 [] 41 [] 42 [] 43 [] 44 [] 45 [] 46 [] 47 [] 48 [] 49 [] 50 [] 51 [] 52 [] 53 [] 54 [] 55 [] 56 [] 57 [] 58 [] 59 [] 60 [] 61 [] 62 [] 63 [] 64 [] 65 [] 66 [] 67 [] 68 [] 69 [] 70 [] 71 [] 72 [] 73 [] 74 [] 75 [] 76 []
;;  hardware regs used 	 7 [sp]
;;  regular block artificial uses 	 6 [bp] 7 [sp]
;;  eh block artificial uses 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;;  entry block defs 	 0 [ax] 1 [dx] 2 [cx] 3 [bx] 4 [si] 5 [di] 6 [bp] 7 [sp] 20 [frame] 21 [xmm0] 22 [xmm1] 23 [xmm2] 29 [mm0] 30 [mm1] 31 [mm2]
;;  exit block uses 	 0 [ax] 3 [bx] 4 [si] 5 [di] 6 [bp] 7 [sp] 20 [frame]
;;  regs ever live 	 0[ax] 1[dx] 2[cx] 3[bx] 4[si] 5[di] 6[bp] 7[sp] 17[flags]
;;  ref usage 	r0={119d,160u} r1={65d,56u} r2={66d,55u} r3={39d,59u} r4={38d,54u} r5={33d,47u} r6={3d,236u} r7={26d,239u,2e} r8={23d} r9={23d} r10={23d} r11={23d} r12={23d} r13={23d} r14={23d} r15={23d} r17={198d,89u} r18={23d} r19={23d} r20={1d,1u,3e} r21={24d} r22={24d} r23={24d} r24={23d} r25={23d} r26={23d} r27={23d} r28={23d} r29={24d} r30={24d} r31={24d} r32={23d} r33={23d} r34={23d} r35={23d} r36={23d} r37={23d} r38={23d} r39={23d} r40={23d} r41={23d} r42={23d} r43={23d} r44={23d} r45={23d} r46={23d} r47={23d} r48={23d} r49={23d} r50={23d} r51={23d} r52={23d} r53={23d} r54={23d} r55={23d} r56={23d} r57={23d} r58={23d} r59={23d} r60={23d} r61={23d} r62={23d} r63={23d} r64={23d} r65={23d} r66={23d} r67={23d} r68={23d} r69={23d} r70={23d} r71={23d} r72={23d} r73={23d} r74={23d} r75={23d} r76={23d} 
;;    total ref usage 3113{2112d,996u,5e} in 583{560 regular + 23 call} insns.
(note 1 0 51 NOTE_INSN_DELETED)
;; basic block 2, loop depth 0, count 0, freq 9, maybe hot
;;  prev block 0, next block 3, flags: (REACHABLE, RTL, MODIFIED)
;;  pred:       ENTRY [100.0%]  (FALLTHRU)
;; bb 2 artificial_defs: { }
;; bb 2 artificial_uses: { u-1(6){ }u-1(7){ }}
;; lr  in  	 3 [bx] 4 [si] 5 [di] 6 [bp] 7 [sp] 20 [frame]
;; lr  use 	 3 [bx] 4 [si] 5 [di] 6 [bp] 7 [sp]
;; lr  def 	 0 [ax] 1 [dx] 2 [cx] 6 [bp] 7 [sp] 8 [st] 9 [st(1)] 10 [st(2)] 11 [st(3)] 12 [st(4)] 13 [st(5)] 14 [st(6)] 15 [st(7)] 17 [flags] 18 [fpsr] 19 [fpcr] 21 [xmm0] 22 [xmm1] 23 [xmm2] 24 [xmm3] 25 [xmm4] 26 [xmm5] 27 [xmm6] 28 [xmm7] 29 [mm0] 30 [mm1] 31 [mm2] 32 [mm3] 33 [mm4] 34 [mm5] 35 [mm6] 36 [mm7] 37 [] 38 [] 39 [] 40 [] 41 [] 42 [] 43 [] 44 [] 45 [] 46 [] 47 [] 48 [] 49 [] 50 [] 51 [] 52 [] 53 [] 54 [] 55 [] 56 [] 57 [] 58 [] 59 [] 60 [] 61 [] 62 [] 63 [] 64 [] 65 [] 66 [] 67 [] 68 [] 69 [] 70 [] 71 [] 72 [] 73 [] 74 [] 75 [] 76 []
;; live  in  	 3 [bx] 4 [si] 5 [di] 6 [bp] 7 [sp] 20 [frame]
;; live  gen 	 0 [ax] 1 [dx] 2 [cx] 6 [bp] 7 [sp] 17 [flags]
;; live  kill	 17 [flags]
(note 51 1 1445 2 [bb 2] NOTE_INSN_BASIC_BLOCK)
(insn/f 1445 51 1446 2 (set (reg:SI 2 cx)
        (plus:SI (reg/f:SI 7 sp)
            (const_int 4 [0x4]))) D:\LHX\7.5 contest\t1.cpp:32 213 {*leasi}
     (nil))
(insn/f 1446 1445 1447 2 (parallel [
            (set (reg/f:SI 7 sp)
                (and:SI (reg/f:SI 7 sp)
                    (const_int -16 [0xfffffffffffffff0])))
            (clobber (reg:CC 17 flags))
        ]) D:\LHX\7.5 contest\t1.cpp:32 370 {*andsi_1}
     (expr_list:REG_UNUSED (reg:CC 17 flags)
        (nil)))
(insn/f 1447 1446 1448 2 (set (mem:SI (pre_dec:SI (reg/f:SI 7 sp)) [0  S4 A8])
        (mem/c:SI (plus:SI (reg:SI 2 cx)
                (const_int -4 [0xfffffffffffffffc])) [49  S4 A8])) D:\LHX\7.5 contest\t1.cpp:32 66 {*pushsi2}
     (nil))
(insn/f 1448 1447 1449 2 (set (mem:SI (pre_dec:SI (reg/f:SI 7 sp)) [0  S4 A8])
        (reg/f:SI 6 bp)) D:\LHX\7.5 contest\t1.cpp:32 66 {*pushsi2}
     (nil))
(insn/f 1449 1448 1450 2 (set (reg/f:SI 6 bp)
        (reg/f:SI 7 sp)) D:\LHX\7.5 contest\t1.cpp:32 90 {*movsi_internal}
     (nil))
(insn/f 1450 1449 1451 2 (set (mem:SI (pre_dec:SI (reg/f:SI 7 sp)) [0  S4 A8])
        (reg:SI 5 di)) D:\LHX\7.5 contest\t1.cpp:32 66 {*pushsi2}
     (expr_list:REG_DEAD (reg:SI 5 di)
        (nil)))
(insn/f 1451 1450 1452 2 (set (mem:SI (pre_dec:SI (reg/f:SI 7 sp)) [0  S4 A8])
        (reg:SI 4 si)) D:\LHX\7.5 contest\t1.cpp:32 66 {*pushsi2}
     (expr_list:REG_DEAD (reg:SI 4 si)
        (nil)))
(insn/f 1452 1451 1453 2 (set (mem:SI (pre_dec:SI (reg/f:SI 7 sp)) [0  S4 A8])
        (reg:SI 3 bx)) D:\LHX\7.5 contest\t1.cpp:32 66 {*pushsi2}
     (expr_list:REG_DEAD (reg:SI 3 bx)
        (nil)))
(insn/f 1453 1452 1454 2 (set (mem:SI (pre_dec:SI (reg/f:SI 7 sp)) [0  S4 A8])
        (reg:SI 2 cx)) D:\LHX\7.5 contest\t1.cpp:32 66 {*pushsi2}
     (expr_list:REG_DEAD (reg:SI 2 cx)
        (nil)))
(insn/f 1454 1453 1455 2 (parallel [
            (set (reg/f:SI 7 sp)
                (plus:SI (reg/f:SI 7 sp)
                    (const_int -88 [0xffffffffffffffa8])))
            (clobber (reg:CC 17 flags))
            (clobber (mem:BLK (scratch) [0  A8]))
        ]) D:\LHX\7.5 contest\t1.cpp:32 943 {pro_epilogue_adjust_stack_si_add}
     (expr_list:REG_UNUSED (reg:CC 17 flags)
        (nil)))
(note 1455 1454 2 2 NOTE_INSN_PROLOGUE_END)
(note 2 1455 3 2 NOTE_INSN_FUNCTION_BEG)
(call_insn 3 2 53 2 (call (mem:QI (symbol_ref:SI ("__main") [flags 0x43]) [0  S1 A8])
        (const_int 0 [0])) D:\LHX\7.5 contest\t1.cpp:32 641 {*call}
     (expr_list:REG_EH_REGION (const_int -2147483648 [0xffffffff80000000])
        (nil))
    (nil))
(call_insn 53 3 55 2 (set (reg:SI 0 ax)
        (call (mem:QI (symbol_ref:SI ("getchar") [flags 0x43]  <function_decl 0267a780 getchar>) [0 getchar S1 A8])
            (const_int 0 [0]))) D:\LHX\7.5 contest\t1.cpp:11 648 {*call_value}
     (nil)
    (nil))
(insn 55 53 1444 2 (set (reg/v:QI 1 dx [orig:151 ch ] [151])
        (reg:QI 0 ax [orig:149 D.83218 ] [149])) D:\LHX\7.5 contest\t1.cpp:11 93 {*movqi_internal}
     (nil))
(insn 1444 55 57 2 (parallel [
            (set (reg:SI 0 ax [orig:261 D.83228 ] [261])
                (plus:SI (reg:SI 0 ax [orig:149 D.83218 ] [149])
                    (const_int -48 [0xffffffffffffffd0])))
            (clobber (reg:CC 17 flags))
        ]) D:\LHX\7.5 contest\t1.cpp:12 220 {*addsi_1}
     (expr_list:REG_UNUSED (reg:CC 17 flags)
        (nil)))
(insn 57 1444 58 2 (set (reg:CC 17 flags)
        (compare:CC (reg:QI 0 ax [orig:261 D.83228 ] [261])
            (const_int 9 [0x9]))) D:\LHX\7.5 contest\t1.cpp:12 5 {*cmpqi_1}
     (expr_list:REG_DEAD (reg:QI 0 ax [orig:261 D.83228 ] [261])
        (nil)))
(jump_insn 58 57 59 2 (set (pc)
        (if_then_else (leu (reg:CC 17 flags)
                (const_int 0 [0]))
            (label_ref:SI 780)
            (pc))) D:\LHX\7.5 contest\t1.cpp:12 596 {*jcc_1}
     (expr_list:REG_DEAD (reg:CC 17 flags)
        (int_list:REG_BR_PROB 900 (nil)))
 -> 780)
;;  succ:       3 [91.0%]  (FALLTHRU,CAN_FALLTHRU)
;;              115 [9.0%]  (CAN_FALLTHRU)
;; lr  out 	 1 [dx] 6 [bp] 7 [sp] 20 [frame]
;; live  out 	 1 [dx] 6 [bp] 7 [sp] 20 [frame]

;; basic block 3, loop depth 0, count 0, freq 8, maybe hot
;;  prev block 2, next block 4, flags: (REACHABLE, RTL)
;;  pred:       2 [91.0%]  (FALLTHRU,CAN_FALLTHRU)
;; bb 3 artificial_defs: { }
;; bb 3 artificial_uses: { u-1(6){ }u-1(7){ }}
;; lr  in  	 1 [dx] 6 [bp] 7 [sp] 20 [frame]
;; lr  use 	 6 [bp] 7 [sp]
;; lr  def 	 3 [bx] 4 [si] 5 [di] 17 [flags]
;; live  in  	 1 [dx] 6 [bp] 7 [sp] 20 [frame]
;; live  gen 	 3 [bx] 4 [si] 5 [di]
;; live  kill	 17 [flags]
(note 59 58 855 3 [bb 3] NOTE_INSN_BASIC_BLOCK)
(insn 855 59 1235 3 (set (reg:SI 4 si [orig:429 flag ] [429])
        (const_int 1 [0x1])) D:\LHX\7.5 contest\t1.cpp:12 90 {*movsi_internal}
     (expr_list:REG_EQUAL (const_int 1 [0x1])
        (nil)))
(note 1235 855 1506 3 NOTE_INSN_DELETED)
(insn 1506 1235 1234 3 (parallel [
            (set (reg:SI 5 di [orig:430 flag+4 ] [430])
                (const_int 0 [0]))
            (clobber (reg:CC 17 flags))
        ]) D:\LHX\7.5 contest\t1.cpp:12 82 {*movsi_xor}
     (nil))
(note 1234 1506 927 3 NOTE_INSN_DELETED)
(insn 927 1234 69 3 (set (reg:SI 3 bx [461])
        (const_int -1 [0xffffffffffffffff])) D:\LHX\7.5 contest\t1.cpp:13 90 {*movsi_internal}
     (expr_list:REG_EQUIV (const_int -1 [0xffffffffffffffff])
        (nil)))
;;  succ:       4 [100.0%]  (FALLTHRU,CAN_FALLTHRU)
;; lr  out 	 1 [dx] 3 [bx] 4 [si] 5 [di] 6 [bp] 7 [sp] 20 [frame]
;; live  out 	 1 [dx] 3 [bx] 4 [si] 5 [di] 6 [bp] 7 [sp] 20 [frame]

;; basic block 4, loop depth 0, count 0, freq 92, maybe hot
;;  prev block 3, next block 5, flags: (REACHABLE, RTL, MODIFIED)
;;  pred:       3 [100.0%]  (FALLTHRU,CAN_FALLTHRU)
;;              4 [91.0%]  (DFS_BACK,CAN_FALLTHRU)
;; bb 4 artificial_defs: { }
;; bb 4 artificial_uses: { u-1(6){ }u-1(7){ }}
;; lr  in  	 1 [dx] 3 [bx] 4 [si] 5 [di] 6 [bp] 7 [sp] 20 [frame]
;; lr  use 	 1 [dx] 3 [bx] 4 [si] 5 [di] 6 [bp] 7 [sp]
;; lr  def 	 0 [ax] 1 [dx] 2 [cx] 4 [si] 5 [di] 8 [st] 9 [st(1)] 10 [st(2)] 11 [st(3)] 12 [st(4)] 13 [st(5)] 14 [st(6)] 15 [st(7)] 17 [flags] 18 [fpsr] 19 [fpcr] 21 [xmm0] 22 [xmm1] 23 [xmm2] 24 [xmm3] 25 [xmm4] 26 [xmm5] 27 [xmm6] 28 [xmm7] 29 [mm0] 30 [mm1] 31 [mm2] 32 [mm3] 33 [mm4] 34 [mm5] 35 [mm6] 36 [mm7] 37 [] 38 [] 39 [] 40 [] 41 [] 42 [] 43 [] 44 [] 45 [] 46 [] 47 [] 48 [] 49 [] 50 [] 51 [] 52 [] 53 [] 54 [] 55 [] 56 [] 57 [] 58 [] 59 [] 60 [] 61 [] 62 [] 63 [] 64 [] 65 [] 66 [] 67 [] 68 [] 69 [] 70 [] 71 [] 72 [] 73 [] 74 [] 75 [] 76 []
;; live  in  	 1 [dx] 3 [bx] 4 [si] 5 [di] 6 [bp] 7 [sp] 20 [frame]
;; live  gen 	 0 [ax] 1 [dx] 4 [si] 5 [di] 17 [flags]
;; live  kill	 17 [flags]
(code_label 69 927 60 4 117 "" [1 uses])
(note 60 69 926 4 [bb 4] NOTE_INSN_BASIC_BLOCK)
(insn 926 60 928 4 (set (reg:CCZ 17 flags)
        (compare:CCZ (reg/v:QI 1 dx [orig:151 ch ] [151])
            (const_int 45 [0x2d]))) D:\LHX\7.5 contest\t1.cpp:13 5 {*cmpqi_1}
     (expr_list:REG_DEAD (reg/v:QI 1 dx [orig:151 ch ] [151])
        (nil)))
(insn 928 926 931 4 (set (reg:SI 4 si [orig:429 flag ] [429])
        (if_then_else:SI (ne (reg:CCZ 17 flags)
                (const_int 0 [0]))
            (reg:SI 4 si [orig:429 flag ] [429])
            (reg:SI 3 bx [461]))) D:\LHX\7.5 contest\t1.cpp:13 927 {*movsicc_noc}
     (nil))
(insn 931 928 66 4 (set (reg:SI 5 di [orig:430 flag+4 ] [430])
        (if_then_else:SI (ne (reg:CCZ 17 flags)
                (const_int 0 [0]))
            (reg:SI 5 di [orig:430 flag+4 ] [430])
            (reg:SI 3 bx [461]))) D:\LHX\7.5 contest\t1.cpp:13 927 {*movsicc_noc}
     (expr_list:REG_DEAD (reg:CCZ 17 flags)
        (nil)))
(call_insn 66 931 68 4 (set (reg:SI 0 ax)
        (call (mem:QI (symbol_ref:SI ("getchar") [flags 0x43]  <function_decl 0267a780 getchar>) [0 getchar S1 A8])
            (const_int 0 [0]))) D:\LHX\7.5 contest\t1.cpp:14 648 {*call_value}
     (nil)
    (nil))
(insn 68 66 1443 4 (set (reg/v:QI 1 dx [orig:151 ch ] [151])
        (reg:QI 0 ax [orig:150 D.83218 ] [150])) D:\LHX\7.5 contest\t1.cpp:14 93 {*movqi_internal}
     (nil))
(insn 1443 68 71 4 (parallel [
            (set (reg:SI 0 ax [orig:262 D.83228 ] [262])
                (plus:SI (reg:SI 0 ax [orig:150 D.83218 ] [150])
                    (const_int -48 [0xffffffffffffffd0])))
            (clobber (reg:CC 17 flags))
        ]) D:\LHX\7.5 contest\t1.cpp:12 220 {*addsi_1}
     (expr_list:REG_UNUSED (reg:CC 17 flags)
        (nil)))
(insn 71 1443 72 4 (set (reg:CC 17 flags)
        (compare:CC (reg:QI 0 ax [orig:262 D.83228 ] [262])
            (const_int 9 [0x9]))) D:\LHX\7.5 contest\t1.cpp:12 5 {*cmpqi_1}
     (expr_list:REG_DEAD (reg:QI 0 ax [orig:262 D.83228 ] [262])
        (nil)))
(jump_insn 72 71 987 4 (set (pc)
        (if_then_else (gtu (reg:CC 17 flags)
                (const_int 0 [0]))
            (label_ref:SI 69)
            (pc))) D:\LHX\7.5 contest\t1.cpp:12 596 {*jcc_1}
     (expr_list:REG_DEAD (reg:CC 17 flags)
        (int_list:REG_BR_PROB 9100 (nil)))
 -> 69)
;;  succ:       4 [91.0%]  (DFS_BACK,CAN_FALLTHRU)
;;              5 [9.0%]  (FALLTHRU,CAN_FALLTHRU,LOOP_EXIT)
;; lr  out 	 1 [dx] 3 [bx] 4 [si] 5 [di] 6 [bp] 7 [sp] 20 [frame]
;; live  out 	 1 [dx] 3 [bx] 4 [si] 5 [di] 6 [bp] 7 [sp] 20 [frame]

;; basic block 5, loop depth 0, count 0, freq 8, maybe hot
;;  prev block 4, next block 6, flags: (REACHABLE, RTL, MODIFIED)
;;  pred:       4 [9.0%]  (FALLTHRU,CAN_FALLTHRU,LOOP_EXIT)
;; bb 5 artificial_defs: { }
;; bb 5 artificial_uses: { u-1(6){ }u-1(7){ }}
;; lr  in  	 1 [dx] 4 [si] 5 [di] 6 [bp] 7 [sp] 20 [frame]
;; lr  use 	 4 [si] 5 [di] 6 [bp] 7 [sp]
;; lr  def 	 3 [bx]
;; live  in  	 1 [dx] 4 [si] 5 [di] 6 [bp] 7 [sp] 20 [frame]
;; live  gen 	 3 [bx]
;; live  kill	
(note 987 72 1063 5 [bb 5] NOTE_INSN_BASIC_BLOCK)
(insn 1063 987 1064 5 (set (reg:SI 3 bx [orig:429 flag ] [429])
        (reg:SI 4 si [orig:429 flag ] [429])) 90 {*movsi_internal}
     (expr_list:REG_DEAD (reg:SI 4 si [orig:429 flag ] [429])
        (nil)))
(insn 1064 1063 748 5 (set (mem/c:SI (plus:SI (reg/f:SI 6 bp)
                (const_int -48 [0xffffffffffffffd0])) [45 %sfp+-24 S4 A64])
        (reg:SI 5 di [orig:430 flag+4 ] [430])) 90 {*movsi_internal}
     (expr_list:REG_DEAD (reg:SI 5 di [orig:430 flag+4 ] [430])
        (nil)))
;;  succ:       6 [100.0%]  (FALLTHRU,CAN_FALLTHRU)
;; lr  out 	 1 [dx] 3 [bx] 6 [bp] 7 [sp] 20 [frame]
;; live  out 	 1 [dx] 3 [bx] 6 [bp] 7 [sp] 20 [frame]

;; basic block 6, loop depth 0, count 0, freq 9, maybe hot
;;  prev block 5, next block 7, flags: (REACHABLE, RTL, MODIFIED)
;;  pred:       5 [100.0%]  (FALLTHRU,CAN_FALLTHRU)
;;              115 [100.0%]  (CAN_FALLTHRU)
;; bb 6 artificial_defs: { }
;; bb 6 artificial_uses: { u-1(6){ }u-1(7){ }}
;; lr  in  	 1 [dx] 3 [bx] 6 [bp] 7 [sp] 20 [frame]
;; lr  use 	 1 [dx] 6 [bp] 7 [sp]
;; lr  def 	 2 [cx] 4 [si] 5 [di] 17 [flags]
;; live  in  	 1 [dx] 3 [bx] 6 [bp] 7 [sp] 20 [frame]
;; live  gen 	 2 [cx] 4 [si] 5 [di]
;; live  kill	 17 [flags]
(code_label 748 1064 749 6 115 "" [1 uses])
(note 749 748 1477 6 [bb 6] NOTE_INSN_BASIC_BLOCK)
(insn 1477 749 1478 6 (parallel [
            (set (reg:SI 4 si [orig:159 re ] [159])
                (const_int 0 [0]))
            (clobber (reg:CC 17 flags))
        ]) D:\LHX\7.5 contest\t1.cpp:13 82 {*movsi_xor}
     (nil))
(insn 1478 1477 1108 6 (parallel [
            (set (reg:SI 5 di [ re+4 ])
                (const_int 0 [0]))
            (clobber (reg:CC 17 flags))
        ]) D:\LHX\7.5 contest\t1.cpp:13 82 {*movsi_xor}
     (nil))
(insn 1108 1478 88 6 (set (reg/v:QI 2 cx [orig:151 ch ] [151])
        (reg/v:QI 1 dx [orig:151 ch ] [151])) 93 {*movqi_internal}
     (expr_list:REG_DEAD (reg/v:QI 1 dx [orig:151 ch ] [151])
        (nil)))
;;  succ:       7 [100.0%]  (FALLTHRU,CAN_FALLTHRU)
;; lr  out 	 2 [cx] 3 [bx] 4 [si] 5 [di] 6 [bp] 7 [sp] 20 [frame]
;; live  out 	 2 [cx] 3 [bx] 4 [si] 5 [di] 6 [bp] 7 [sp] 20 [frame]

;; basic block 7, loop depth 0, count 0, freq 92, maybe hot
;;  prev block 6, next block 8, flags: (REACHABLE, RTL, MODIFIED)
;;  pred:       7 [91.0%]  (DFS_BACK,CAN_FALLTHRU)
;;              6 [100.0%]  (FALLTHRU,CAN_FALLTHRU)
;; bb 7 artificial_defs: { }
;; bb 7 artificial_uses: { u-1(6){ }u-1(7){ }}
;; lr  in  	 2 [cx] 3 [bx] 4 [si] 5 [di] 6 [bp] 7 [sp] 20 [frame]
;; lr  use 	 2 [cx] 4 [si] 5 [di] 6 [bp] 7 [sp]
;; lr  def 	 0 [ax] 1 [dx] 2 [cx] 4 [si] 5 [di] 8 [st] 9 [st(1)] 10 [st(2)] 11 [st(3)] 12 [st(4)] 13 [st(5)] 14 [st(6)] 15 [st(7)] 17 [flags] 18 [fpsr] 19 [fpcr] 21 [xmm0] 22 [xmm1] 23 [xmm2] 24 [xmm3] 25 [xmm4] 26 [xmm5] 27 [xmm6] 28 [xmm7] 29 [mm0] 30 [mm1] 31 [mm2] 32 [mm3] 33 [mm4] 34 [mm5] 35 [mm6] 36 [mm7] 37 [] 38 [] 39 [] 40 [] 41 [] 42 [] 43 [] 44 [] 45 [] 46 [] 47 [] 48 [] 49 [] 50 [] 51 [] 52 [] 53 [] 54 [] 55 [] 56 [] 57 [] 58 [] 59 [] 60 [] 61 [] 62 [] 63 [] 64 [] 65 [] 66 [] 67 [] 68 [] 69 [] 70 [] 71 [] 72 [] 73 [] 74 [] 75 [] 76 []
;; live  in  	 2 [cx] 3 [bx] 4 [si] 5 [di] 6 [bp] 7 [sp] 20 [frame]
;; live  gen 	 0 [ax] 1 [dx] 2 [cx] 4 [si] 5 [di] 17 [flags]
;; live  kill	 17 [flags]
(code_label 88 1108 76 7 118 "" [1 uses])
(note 76 88 1433 7 [bb 7] NOTE_INSN_BASIC_BLOCK)
(insn 1433 76 1434 7 (set (reg:SI 0 ax [orig:263 D.83229 ] [263])
        (reg:SI 4 si [orig:159 re ] [159])) D:\LHX\7.5 contest\t1.cpp:16 90 {*movsi_internal}
     (nil))
(insn 1434 1433 77 7 (set (reg:SI 1 dx [ D.83229+4 ])
        (reg:SI 5 di [ re+4 ])) D:\LHX\7.5 contest\t1.cpp:16 90 {*movsi_internal}
     (nil))
(insn 77 1434 78 7 (parallel [
            (set (reg:DI 0 ax [orig:263 D.83229 ] [263])
                (ashift:DI (reg:DI 0 ax [orig:263 D.83229 ] [263])
                    (const_int 1 [0x1])))
            (clobber (reg:CC 17 flags))
        ]) D:\LHX\7.5 contest\t1.cpp:16 488 {*ashldi3_doubleword}
     (expr_list:REG_UNUSED (reg:CC 17 flags)
        (nil)))
(insn 78 77 1435 7 (parallel [
            (set (reg:DI 4 si [orig:264 D.83229 ] [264])
                (ashift:DI (reg:DI 4 si [orig:264 D.83229 ] [264])
                    (const_int 3 [0x3])))
            (clobber (reg:CC 17 flags))
        ]) D:\LHX\7.5 contest\t1.cpp:16 488 {*ashldi3_doubleword}
     (expr_list:REG_UNUSED (reg:CC 17 flags)
        (nil)))
(insn 1435 78 1436 7 (parallel [
            (set (reg:CC 17 flags)
                (unspec:CC [
                        (reg:SI 4 si [orig:264 D.83229 ] [264])
                        (reg:SI 0 ax [orig:263 D.83229 ] [263])
                    ] UNSPEC_ADD_CARRY))
            (set (reg:SI 4 si [orig:265 D.83229 ] [265])
                (plus:SI (reg:SI 4 si [orig:264 D.83229 ] [264])
                    (reg:SI 0 ax [orig:263 D.83229 ] [263])))
        ]) D:\LHX\7.5 contest\t1.cpp:16 217 {*addsi3_cc}
     (expr_list:REG_DEAD (reg:SI 0 ax [orig:263 D.83229 ] [263])
        (nil)))
(insn 1436 1435 81 7 (parallel [
            (set (reg:SI 5 di [ D.83229+4 ])
                (plus:SI (reg:SI 5 di [ D.83229+4 ])
                    (plus:SI (ltu:SI (reg:CC 17 flags)
                            (const_int 0 [0]))
                        (reg:SI 1 dx [ D.83229+4 ]))))
            (clobber (reg:CC 17 flags))
        ]) D:\LHX\7.5 contest\t1.cpp:16 289 {*addsi3_carry}
     (expr_list:REG_DEAD (reg:CC 17 flags)
        (expr_list:REG_DEAD (reg:SI 1 dx [ D.83229+4 ])
            (expr_list:REG_UNUSED (reg:CC 17 flags)
                (nil)))))
(insn 81 1436 1437 7 (set (reg:SI 0 ax [orig:267 ch ] [267])
        (sign_extend:SI (reg/v:QI 2 cx [orig:151 ch ] [151]))) D:\LHX\7.5 contest\t1.cpp:16 148 {extendqisi2}
     (expr_list:REG_DEAD (reg/v:QI 2 cx [orig:151 ch ] [151])
        (nil)))
(insn 1437 81 1438 7 (parallel [
            (set (reg:SI 1 dx [ D.83229+4 ])
                (ashiftrt:SI (reg:SI 0 ax [orig:266 D.83229 ] [266])
                    (const_int 31 [0x1f])))
            (clobber (reg:CC 17 flags))
        ]) D:\LHX\7.5 contest\t1.cpp:16 523 {ashrsi3_cvt}
     (expr_list:REG_UNUSED (reg:CC 17 flags)
        (nil)))
(insn 1438 1437 1439 7 (parallel [
            (set (reg:CC 17 flags)
                (unspec:CC [
                        (reg:SI 4 si [orig:265 D.83229 ] [265])
                        (reg:SI 0 ax [orig:266 D.83229 ] [266])
                    ] UNSPEC_ADD_CARRY))
            (set (reg:SI 4 si [orig:158 D.83229 ] [158])
                (plus:SI (reg:SI 4 si [orig:265 D.83229 ] [265])
                    (reg:SI 0 ax [orig:266 D.83229 ] [266])))
        ]) D:\LHX\7.5 contest\t1.cpp:16 217 {*addsi3_cc}
     (expr_list:REG_DEAD (reg:SI 0 ax [orig:266 D.83229 ] [266])
        (nil)))
(insn 1439 1438 1440 7 (parallel [
            (set (reg:SI 5 di [ D.83229+4 ])
                (plus:SI (reg:SI 5 di [ D.83229+4 ])
                    (plus:SI (ltu:SI (reg:CC 17 flags)
                            (const_int 0 [0]))
                        (reg:SI 1 dx [ D.83229+4 ]))))
            (clobber (reg:CC 17 flags))
        ]) D:\LHX\7.5 contest\t1.cpp:16 289 {*addsi3_carry}
     (expr_list:REG_DEAD (reg:CC 17 flags)
        (expr_list:REG_DEAD (reg:SI 1 dx [ D.83229+4 ])
            (expr_list:REG_UNUSED (reg:CC 17 flags)
                (nil)))))
(insn 1440 1439 1441 7 (parallel [
            (set (reg:CC 17 flags)
                (unspec:CC [
                        (reg:SI 4 si [orig:159 re ] [159])
                        (const_int -48 [0xffffffffffffffd0])
                    ] UNSPEC_ADD_CARRY))
            (set (reg:SI 4 si [orig:159 re ] [159])
                (plus:SI (reg:SI 4 si [orig:159 re ] [159])
                    (const_int -48 [0xffffffffffffffd0])))
        ]) D:\LHX\7.5 contest\t1.cpp:16 217 {*addsi3_cc}
     (nil))
(insn 1441 1440 85 7 (parallel [
            (set (reg:SI 5 di [ re+4 ])
                (plus:SI (reg:SI 5 di [ re+4 ])
                    (plus:SI (ltu:SI (reg:CC 17 flags)
                            (const_int 0 [0]))
                        (const_int -1 [0xffffffffffffffff]))))
            (clobber (reg:CC 17 flags))
        ]) D:\LHX\7.5 contest\t1.cpp:16 289 {*addsi3_carry}
     (expr_list:REG_DEAD (reg:CC 17 flags)
        (expr_list:REG_UNUSED (reg:CC 17 flags)
            (nil))))
(call_insn 85 1441 87 7 (set (reg:SI 0 ax)
        (call (mem:QI (symbol_ref:SI ("getchar") [flags 0x43]  <function_decl 0267a780 getchar>) [0 getchar S1 A8])
            (const_int 0 [0]))) D:\LHX\7.5 contest\t1.cpp:16 648 {*call_value}
     (nil)
    (nil))
(insn 87 85 1442 7 (set (reg/v:QI 2 cx [orig:151 ch ] [151])
        (reg:QI 0 ax [orig:160 D.83218 ] [160])) D:\LHX\7.5 contest\t1.cpp:16 93 {*movqi_internal}
     (nil))
(insn 1442 87 90 7 (parallel [
            (set (reg:SI 0 ax [orig:268 D.83228 ] [268])
                (plus:SI (reg:SI 0 ax [orig:160 D.83218 ] [160])
                    (const_int -48 [0xffffffffffffffd0])))
            (clobber (reg:CC 17 flags))
        ]) D:\LHX\7.5 contest\t1.cpp:16 220 {*addsi_1}
     (expr_list:REG_UNUSED (reg:CC 17 flags)
        (nil)))
(insn 90 1442 91 7 (set (reg:CC 17 flags)
        (compare:CC (reg:QI 0 ax [orig:268 D.83228 ] [268])
            (const_int 9 [0x9]))) D:\LHX\7.5 contest\t1.cpp:16 5 {*cmpqi_1}
     (expr_list:REG_DEAD (reg:QI 0 ax [orig:268 D.83228 ] [268])
        (nil)))
(jump_insn 91 90 92 7 (set (pc)
        (if_then_else (leu (reg:CC 17 flags)
                (const_int 0 [0]))
            (label_ref:SI 88)
            (pc))) D:\LHX\7.5 contest\t1.cpp:16 596 {*jcc_1}
     (expr_list:REG_DEAD (reg:CC 17 flags)
        (int_list:REG_BR_PROB 9100 (nil)))
 -> 88)
;;  succ:       7 [91.0%]  (DFS_BACK,CAN_FALLTHRU)
;;              8 [9.0%]  (FALLTHRU,CAN_FALLTHRU,LOOP_EXIT)
;; lr  out 	 2 [cx] 3 [bx] 4 [si] 5 [di] 6 [bp] 7 [sp] 20 [frame]
;; live  out 	 2 [cx] 3 [bx] 4 [si] 5 [di] 6 [bp] 7 [sp] 20 [frame]

;; basic block 8, loop depth 0, count 0, freq 8, maybe hot
;;  prev block 7, next block 9, flags: (REACHABLE, RTL, MODIFIED)
;;  pred:       7 [9.0%]  (FALLTHRU,CAN_FALLTHRU,LOOP_EXIT)
;; bb 8 artificial_defs: { }
;; bb 8 artificial_uses: { u-1(6){ }u-1(7){ }}
;; lr  in  	 3 [bx] 4 [si] 6 [bp] 7 [sp] 20 [frame]
;; lr  use 	 3 [bx] 4 [si] 6 [bp] 7 [sp]
;; lr  def 	 0 [ax] 1 [dx] 3 [bx] 17 [flags]
;; live  in  	 3 [bx] 4 [si] 6 [bp] 7 [sp] 20 [frame]
;; live  gen 	 0 [ax] 1 [dx] 3 [bx] 17 [flags]
;; live  kill	 17 [flags]
(note 92 91 1128 8 [bb 8] NOTE_INSN_BASIC_BLOCK)
(insn 1128 92 96 8 (set (reg:SI 0 ax [orig:272 D.83229 ] [272])
        (reg:SI 3 bx [orig:429 flag ] [429])) D:\LHX\7.5 contest\t1.cpp:17 90 {*movsi_internal}
     (expr_list:REG_DEAD (reg:SI 3 bx [orig:429 flag ] [429])
        (nil)))
(insn 96 1128 1431 8 (parallel [
            (set (reg:DI 0 ax [orig:272 D.83229 ] [272])
                (mult:DI (zero_extend:DI (reg:SI 0 ax [orig:272 D.83229 ] [272]))
                    (zero_extend:DI (reg:SI 4 si [orig:159 re ] [159]))))
            (clobber (reg:CC 17 flags))
        ]) D:\LHX\7.5 contest\t1.cpp:17 323 {*umulsidi3_1}
     (expr_list:REG_DEAD (reg:SI 4 si [orig:159 re ] [159])
        (expr_list:REG_UNUSED (reg:CC 17 flags)
            (expr_list:REG_UNUSED (reg:SI 1 dx)
                (nil)))))
(insn 1431 96 97 8 (set (reg:SI 3 bx [orig:272 D.83229 ] [272])
        (reg:SI 0 ax [orig:272 D.83229 ] [272])) D:\LHX\7.5 contest\t1.cpp:17 90 {*movsi_internal}
     (expr_list:REG_DEAD (reg:SI 0 ax [orig:272 D.83229 ] [272])
        (nil)))
(note 97 1431 101 8 NOTE_INSN_DELETED)
(insn 101 97 102 8 (set (mem/c:SI (symbol_ref:SI ("n") [flags 0x2]  <var_decl 06e5d660 n>) [21 n+0 S4 A32])
        (reg:SI 3 bx [orig:272 D.83229 ] [272])) D:\LHX\7.5 contest\t1.cpp:37 90 {*movsi_internal}
     (expr_list:REG_DEAD (reg:SI 3 bx [orig:272 D.83229 ] [272])
        (nil)))
(insn 102 101 103 8 (set (reg:CCNO 17 flags)
        (compare:CCNO (reg:SI 0 ax [orig:85 D.83218 ] [85])
            (const_int 0 [0]))) D:\LHX\7.5 contest\t1.cpp:38 3 {*cmpsi_ccno_1}
     (expr_list:REG_DEAD (reg:SI 1 dx [orig:85 D.83218 ] [85])
        (nil)))
(jump_insn 103 102 781 8 (set (pc)
        (if_then_else (le (reg:CCNO 17 flags)
                (const_int 0 [0]))
            (label_ref 756)
            (pc))) D:\LHX\7.5 contest\t1.cpp:38 596 {*jcc_1}
     (expr_list:REG_DEAD (reg:CCNO 17 flags)
        (int_list:REG_BR_PROB 100 (nil)))
 -> 756)
;;  succ:       9 [99.0%]  (FALLTHRU,CAN_FALLTHRU)
;;              113 [1.0%]  (CAN_FALLTHRU)
;; lr  out 	 6 [bp] 7 [sp] 20 [frame]
;; live  out 	 6 [bp] 7 [sp] 20 [frame]

;; basic block 9, loop depth 0, count 0, freq 8, maybe hot
;;  prev block 8, next block 10, flags: (REACHABLE, RTL)
;;  pred:       8 [99.0%]  (FALLTHRU,CAN_FALLTHRU)
;; bb 9 artificial_defs: { }
;; bb 9 artificial_uses: { u-1(6){ }u-1(7){ }}
;; lr  in  	 6 [bp] 7 [sp] 20 [frame]
;; lr  use 	 6 [bp] 7 [sp]
;; lr  def 	
;; live  in  	 6 [bp] 7 [sp] 20 [frame]
;; live  gen 	
;; live  kill	
(note 781 103 7 9 [bb 9] NOTE_INSN_BASIC_BLOCK)
(insn 7 781 933 9 (set (mem/c:SI (plus:SI (reg/f:SI 6 bp)
                (const_int -56 [0xffffffffffffffc8])) [45 %sfp+-32 S4 A64])
        (const_int 1 [0x1])) D:\LHX\7.5 contest\t1.cpp:38 90 {*movsi_internal}
     (expr_list:REG_EQUAL (const_int 1 [0x1])
        (nil)))
(note 933 7 156 9 NOTE_INSN_DELETED)
;;  succ:       10 [100.0%]  (FALLTHRU,CAN_FALLTHRU)
;; lr  out 	 6 [bp] 7 [sp] 20 [frame]
;; live  out 	 6 [bp] 7 [sp] 20 [frame]

;; basic block 10, loop depth 0, count 0, freq 900, maybe hot
;;  prev block 9, next block 11, flags: (REACHABLE, RTL, MODIFIED)
;;  pred:       9 [100.0%]  (FALLTHRU,CAN_FALLTHRU)
;;              16 [99.0%]  (DFS_BACK,CAN_FALLTHRU)
;; bb 10 artificial_defs: { }
;; bb 10 artificial_uses: { u-1(6){ }u-1(7){ }}
;; lr  in  	 6 [bp] 7 [sp] 20 [frame]
;; lr  use 	 6 [bp] 7 [sp]
;; lr  def 	 0 [ax] 1 [dx] 2 [cx] 3 [bx] 8 [st] 9 [st(1)] 10 [st(2)] 11 [st(3)] 12 [st(4)] 13 [st(5)] 14 [st(6)] 15 [st(7)] 17 [flags] 18 [fpsr] 19 [fpcr] 21 [xmm0] 22 [xmm1] 23 [xmm2] 24 [xmm3] 25 [xmm4] 26 [xmm5] 27 [xmm6] 28 [xmm7] 29 [mm0] 30 [mm1] 31 [mm2] 32 [mm3] 33 [mm4] 34 [mm5] 35 [mm6] 36 [mm7] 37 [] 38 [] 39 [] 40 [] 41 [] 42 [] 43 [] 44 [] 45 [] 46 [] 47 [] 48 [] 49 [] 50 [] 51 [] 52 [] 53 [] 54 [] 55 [] 56 [] 57 [] 58 [] 59 [] 60 [] 61 [] 62 [] 63 [] 64 [] 65 [] 66 [] 67 [] 68 [] 69 [] 70 [] 71 [] 72 [] 73 [] 74 [] 75 [] 76 []
;; live  in  	 6 [bp] 7 [sp] 20 [frame]
;; live  gen 	 0 [ax] 2 [cx] 3 [bx] 17 [flags]
;; live  kill	 17 [flags]
(code_label 156 933 104 10 124 "" [1 uses])
(note 104 156 105 10 [bb 10] NOTE_INSN_BASIC_BLOCK)
(call_insn 105 104 107 10 (set (reg:SI 0 ax)
        (call (mem:QI (symbol_ref:SI ("getchar") [flags 0x43]  <function_decl 0267a780 getchar>) [0 getchar S1 A8])
            (const_int 0 [0]))) D:\LHX\7.5 contest\t1.cpp:11 648 {*call_value}
     (nil)
    (nil))
(insn 107 105 1430 10 (set (reg/v:QI 2 cx [orig:167 ch ] [167])
        (reg:QI 0 ax [orig:84 D.83218 ] [84])) D:\LHX\7.5 contest\t1.cpp:11 93 {*movqi_internal}
     (nil))
(insn 1430 107 859 10 (parallel [
            (set (reg:SI 0 ax [orig:274 D.83228 ] [274])
                (plus:SI (reg:SI 0 ax [orig:84 D.83218 ] [84])
                    (const_int -48 [0xffffffffffffffd0])))
            (clobber (reg:CC 17 flags))
        ]) D:\LHX\7.5 contest\t1.cpp:12 220 {*addsi_1}
     (expr_list:REG_UNUSED (reg:CC 17 flags)
        (nil)))
(insn 859 1430 109 10 (set (reg:SI 3 bx [orig:431 flag ] [431])
        (const_int 1 [0x1])) D:\LHX\7.5 contest\t1.cpp:12 90 {*movsi_internal}
     (nil))
(insn 109 859 110 10 (set (reg:CC 17 flags)
        (compare:CC (reg:QI 0 ax [orig:274 D.83228 ] [274])
            (const_int 9 [0x9]))) D:\LHX\7.5 contest\t1.cpp:12 5 {*cmpqi_1}
     (expr_list:REG_DEAD (reg:QI 0 ax [orig:274 D.83228 ] [274])
        (nil)))
(jump_insn 110 109 111 10 (set (pc)
        (if_then_else (leu (reg:CC 17 flags)
                (const_int 0 [0]))
            (label_ref:SI 783)
            (pc))) D:\LHX\7.5 contest\t1.cpp:12 596 {*jcc_1}
     (expr_list:REG_DEAD (reg:CC 17 flags)
        (int_list:REG_BR_PROB 900 (nil)))
 -> 783)
;;  succ:       11 [91.0%]  (FALLTHRU,CAN_FALLTHRU)
;;              56 [9.0%]  (CAN_FALLTHRU)
;; lr  out 	 2 [cx] 3 [bx] 6 [bp] 7 [sp] 20 [frame]
;; live  out 	 2 [cx] 3 [bx] 6 [bp] 7 [sp] 20 [frame]

;; basic block 11, loop depth 0, count 0, freq 819, maybe hot
;;  prev block 10, next block 12, flags: (REACHABLE, RTL)
;;  pred:       10 [91.0%]  (FALLTHRU,CAN_FALLTHRU)
;; bb 11 artificial_defs: { }
;; bb 11 artificial_uses: { u-1(6){ }u-1(7){ }}
;; lr  in  	 2 [cx] 3 [bx] 6 [bp] 7 [sp] 20 [frame]
;; lr  use 	 6 [bp] 7 [sp]
;; lr  def 	 4 [si] 17 [flags]
;; live  in  	 2 [cx] 3 [bx] 6 [bp] 7 [sp] 20 [frame]
;; live  gen 	 4 [si]
;; live  kill	 17 [flags]
(note 111 110 1238 11 [bb 11] NOTE_INSN_BASIC_BLOCK)
(note 1238 111 1505 11 NOTE_INSN_DELETED)
(insn 1505 1238 1237 11 (parallel [
            (set (reg:SI 4 si [orig:432 flag+4 ] [432])
                (const_int 0 [0]))
            (clobber (reg:CC 17 flags))
        ]) D:\LHX\7.5 contest\t1.cpp:12 82 {*movsi_xor}
     (nil))
(note 1237 1505 121 11 NOTE_INSN_DELETED)
;;  succ:       12 [100.0%]  (FALLTHRU,CAN_FALLTHRU)
;; lr  out 	 2 [cx] 3 [bx] 4 [si] 6 [bp] 7 [sp] 20 [frame]
;; live  out 	 2 [cx] 3 [bx] 4 [si] 6 [bp] 7 [sp] 20 [frame]

;; basic block 12, loop depth 0, count 0, freq 9100, maybe hot
;;  prev block 11, next block 13, flags: (REACHABLE, RTL, MODIFIED)
;;  pred:       11 [100.0%]  (FALLTHRU,CAN_FALLTHRU)
;;              12 [91.0%]  (DFS_BACK,CAN_FALLTHRU)
;; bb 12 artificial_defs: { }
;; bb 12 artificial_uses: { u-1(6){ }u-1(7){ }}
;; lr  in  	 2 [cx] 3 [bx] 4 [si] 6 [bp] 7 [sp] 20 [frame]
;; lr  use 	 2 [cx] 3 [bx] 4 [si] 6 [bp] 7 [sp]
;; lr  def 	 0 [ax] 1 [dx] 2 [cx] 3 [bx] 4 [si] 8 [st] 9 [st(1)] 10 [st(2)] 11 [st(3)] 12 [st(4)] 13 [st(5)] 14 [st(6)] 15 [st(7)] 17 [flags] 18 [fpsr] 19 [fpcr] 21 [xmm0] 22 [xmm1] 23 [xmm2] 24 [xmm3] 25 [xmm4] 26 [xmm5] 27 [xmm6] 28 [xmm7] 29 [mm0] 30 [mm1] 31 [mm2] 32 [mm3] 33 [mm4] 34 [mm5] 35 [mm6] 36 [mm7] 37 [] 38 [] 39 [] 40 [] 41 [] 42 [] 43 [] 44 [] 45 [] 46 [] 47 [] 48 [] 49 [] 50 [] 51 [] 52 [] 53 [] 54 [] 55 [] 56 [] 57 [] 58 [] 59 [] 60 [] 61 [] 62 [] 63 [] 64 [] 65 [] 66 [] 67 [] 68 [] 69 [] 70 [] 71 [] 72 [] 73 [] 74 [] 75 [] 76 []
;; live  in  	 2 [cx] 3 [bx] 4 [si] 6 [bp] 7 [sp] 20 [frame]
;; live  gen 	 0 [ax] 2 [cx] 3 [bx] 4 [si] 17 [flags]
;; live  kill	 17 [flags]
(code_label 121 1237 112 12 122 "" [1 uses])
(note 112 121 932 12 [bb 12] NOTE_INSN_BASIC_BLOCK)
(insn 932 112 1130 12 (set (reg:CCZ 17 flags)
        (compare:CCZ (reg/v:QI 2 cx [orig:167 ch ] [167])
            (const_int 45 [0x2d]))) D:\LHX\7.5 contest\t1.cpp:13 5 {*cmpqi_1}
     (expr_list:REG_DEAD (reg/v:QI 2 cx [orig:167 ch ] [167])
        (nil)))
(insn 1130 932 934 12 (set (reg:SI 0 ax [509])
        (const_int -1 [0xffffffffffffffff])) D:\LHX\7.5 contest\t1.cpp:13 90 {*movsi_internal}
     (nil))
(insn 934 1130 937 12 (set (reg:SI 3 bx [orig:431 flag ] [431])
        (if_then_else:SI (ne (reg:CCZ 17 flags)
                (const_int 0 [0]))
            (reg:SI 3 bx [orig:431 flag ] [431])
            (reg:SI 0 ax [509]))) D:\LHX\7.5 contest\t1.cpp:13 927 {*movsicc_noc}
     (nil))
(insn 937 934 118 12 (set (reg:SI 4 si [orig:432 flag+4 ] [432])
        (if_then_else:SI (ne (reg:CCZ 17 flags)
                (const_int 0 [0]))
            (reg:SI 4 si [orig:432 flag+4 ] [432])
            (reg:SI 0 ax [510]))) D:\LHX\7.5 contest\t1.cpp:13 927 {*movsicc_noc}
     (expr_list:REG_DEAD (reg:CCZ 17 flags)
        (expr_list:REG_DEAD (reg:SI 0 ax [510])
            (nil))))
(call_insn 118 937 120 12 (set (reg:SI 0 ax)
        (call (mem:QI (symbol_ref:SI ("getchar") [flags 0x43]  <function_decl 0267a780 getchar>) [0 getchar S1 A8])
            (const_int 0 [0]))) D:\LHX\7.5 contest\t1.cpp:14 648 {*call_value}
     (nil)
    (nil))
(insn 120 118 1429 12 (set (reg/v:QI 2 cx [orig:167 ch ] [167])
        (reg:QI 0 ax [orig:166 D.83218 ] [166])) D:\LHX\7.5 contest\t1.cpp:14 93 {*movqi_internal}
     (nil))
(insn 1429 120 123 12 (parallel [
            (set (reg:SI 0 ax [orig:275 D.83228 ] [275])
                (plus:SI (reg:SI 0 ax [orig:166 D.83218 ] [166])
                    (const_int -48 [0xffffffffffffffd0])))
            (clobber (reg:CC 17 flags))
        ]) D:\LHX\7.5 contest\t1.cpp:12 220 {*addsi_1}
     (expr_list:REG_UNUSED (reg:CC 17 flags)
        (nil)))
(insn 123 1429 124 12 (set (reg:CC 17 flags)
        (compare:CC (reg:QI 0 ax [orig:275 D.83228 ] [275])
            (const_int 9 [0x9]))) D:\LHX\7.5 contest\t1.cpp:12 5 {*cmpqi_1}
     (expr_list:REG_DEAD (reg:QI 0 ax [orig:275 D.83228 ] [275])
        (nil)))
(jump_insn 124 123 990 12 (set (pc)
        (if_then_else (gtu (reg:CC 17 flags)
                (const_int 0 [0]))
            (label_ref:SI 121)
            (pc))) D:\LHX\7.5 contest\t1.cpp:12 596 {*jcc_1}
     (expr_list:REG_DEAD (reg:CC 17 flags)
        (int_list:REG_BR_PROB 9100 (nil)))
 -> 121)
;;  succ:       12 [91.0%]  (DFS_BACK,CAN_FALLTHRU)
;;              13 [9.0%]  (FALLTHRU,CAN_FALLTHRU,LOOP_EXIT)
;; lr  out 	 2 [cx] 3 [bx] 4 [si] 6 [bp] 7 [sp] 20 [frame]
;; live  out 	 2 [cx] 3 [bx] 4 [si] 6 [bp] 7 [sp] 20 [frame]

;; basic block 13, loop depth 0, count 0, freq 819, maybe hot
;;  prev block 12, next block 14, flags: (REACHABLE, RTL, MODIFIED)
;;  pred:       12 [9.0%]  (FALLTHRU,CAN_FALLTHRU,LOOP_EXIT)
;; bb 13 artificial_defs: { }
;; bb 13 artificial_uses: { u-1(6){ }u-1(7){ }}
;; lr  in  	 2 [cx] 3 [bx] 4 [si] 6 [bp] 7 [sp] 20 [frame]
;; lr  use 	 4 [si] 6 [bp] 7 [sp]
;; lr  def 	
;; live  in  	 2 [cx] 3 [bx] 4 [si] 6 [bp] 7 [sp] 20 [frame]
;; live  gen 	
;; live  kill	
(note 990 124 1071 13 [bb 13] NOTE_INSN_BASIC_BLOCK)
(insn 1071 990 752 13 (set (mem/c:SI (plus:SI (reg/f:SI 6 bp)
                (const_int -48 [0xffffffffffffffd0])) [45 %sfp+-24 S4 A64])
        (reg:SI 4 si [orig:432 flag+4 ] [432])) 90 {*movsi_internal}
     (expr_list:REG_DEAD (reg:SI 4 si [orig:432 flag+4 ] [432])
        (nil)))
;;  succ:       14 [100.0%]  (FALLTHRU,CAN_FALLTHRU)
;; lr  out 	 2 [cx] 3 [bx] 6 [bp] 7 [sp] 20 [frame]
;; live  out 	 2 [cx] 3 [bx] 6 [bp] 7 [sp] 20 [frame]

;; basic block 14, loop depth 0, count 0, freq 900, maybe hot
;;  prev block 13, next block 15, flags: (REACHABLE, RTL, MODIFIED)
;;  pred:       13 [100.0%]  (FALLTHRU,CAN_FALLTHRU)
;;              56 [100.0%]  (CAN_FALLTHRU)
;; bb 14 artificial_defs: { }
;; bb 14 artificial_uses: { u-1(6){ }u-1(7){ }}
;; lr  in  	 2 [cx] 3 [bx] 6 [bp] 7 [sp] 20 [frame]
;; lr  use 	 6 [bp] 7 [sp]
;; lr  def 	 4 [si] 5 [di] 17 [flags]
;; live  in  	 2 [cx] 3 [bx] 6 [bp] 7 [sp] 20 [frame]
;; live  gen 	 4 [si] 5 [di]
;; live  kill	 17 [flags]
(code_label 752 1071 753 14 120 "" [1 uses])
(note 753 752 1475 14 [bb 14] NOTE_INSN_BASIC_BLOCK)
(insn 1475 753 1476 14 (parallel [
            (set (reg:SI 4 si [orig:175 re ] [175])
                (const_int 0 [0]))
            (clobber (reg:CC 17 flags))
        ]) D:\LHX\7.5 contest\t1.cpp:13 82 {*movsi_xor}
     (nil))
(insn 1476 1475 140 14 (parallel [
            (set (reg:SI 5 di [ re+4 ])
                (const_int 0 [0]))
            (clobber (reg:CC 17 flags))
        ]) D:\LHX\7.5 contest\t1.cpp:13 82 {*movsi_xor}
     (nil))
;;  succ:       15 [100.0%]  (FALLTHRU,CAN_FALLTHRU)
;; lr  out 	 2 [cx] 3 [bx] 4 [si] 5 [di] 6 [bp] 7 [sp] 20 [frame]
;; live  out 	 2 [cx] 3 [bx] 4 [si] 5 [di] 6 [bp] 7 [sp] 20 [frame]

;; basic block 15, loop depth 0, count 0, freq 9100, maybe hot
;;  prev block 14, next block 16, flags: (REACHABLE, RTL, MODIFIED)
;;  pred:       15 [91.0%]  (DFS_BACK,CAN_FALLTHRU)
;;              14 [100.0%]  (FALLTHRU,CAN_FALLTHRU)
;; bb 15 artificial_defs: { }
;; bb 15 artificial_uses: { u-1(6){ }u-1(7){ }}
;; lr  in  	 2 [cx] 3 [bx] 4 [si] 5 [di] 6 [bp] 7 [sp] 20 [frame]
;; lr  use 	 2 [cx] 4 [si] 5 [di] 6 [bp] 7 [sp]
;; lr  def 	 0 [ax] 1 [dx] 2 [cx] 4 [si] 5 [di] 8 [st] 9 [st(1)] 10 [st(2)] 11 [st(3)] 12 [st(4)] 13 [st(5)] 14 [st(6)] 15 [st(7)] 17 [flags] 18 [fpsr] 19 [fpcr] 21 [xmm0] 22 [xmm1] 23 [xmm2] 24 [xmm3] 25 [xmm4] 26 [xmm5] 27 [xmm6] 28 [xmm7] 29 [mm0] 30 [mm1] 31 [mm2] 32 [mm3] 33 [mm4] 34 [mm5] 35 [mm6] 36 [mm7] 37 [] 38 [] 39 [] 40 [] 41 [] 42 [] 43 [] 44 [] 45 [] 46 [] 47 [] 48 [] 49 [] 50 [] 51 [] 52 [] 53 [] 54 [] 55 [] 56 [] 57 [] 58 [] 59 [] 60 [] 61 [] 62 [] 63 [] 64 [] 65 [] 66 [] 67 [] 68 [] 69 [] 70 [] 71 [] 72 [] 73 [] 74 [] 75 [] 76 []
;; live  in  	 2 [cx] 3 [bx] 4 [si] 5 [di] 6 [bp] 7 [sp] 20 [frame]
;; live  gen 	 0 [ax] 1 [dx] 2 [cx] 4 [si] 5 [di] 17 [flags]
;; live  kill	 17 [flags]
(code_label 140 1476 128 15 123 "" [1 uses])
(note 128 140 1419 15 [bb 15] NOTE_INSN_BASIC_BLOCK)
(insn 1419 128 1420 15 (set (reg:SI 0 ax [orig:276 D.83229 ] [276])
        (reg:SI 4 si [orig:175 re ] [175])) D:\LHX\7.5 contest\t1.cpp:16 90 {*movsi_internal}
     (nil))
(insn 1420 1419 129 15 (set (reg:SI 1 dx [ D.83229+4 ])
        (reg:SI 5 di [ re+4 ])) D:\LHX\7.5 contest\t1.cpp:16 90 {*movsi_internal}
     (nil))
(insn 129 1420 130 15 (parallel [
            (set (reg:DI 0 ax [orig:276 D.83229 ] [276])
                (ashift:DI (reg:DI 0 ax [orig:276 D.83229 ] [276])
                    (const_int 1 [0x1])))
            (clobber (reg:CC 17 flags))
        ]) D:\LHX\7.5 contest\t1.cpp:16 488 {*ashldi3_doubleword}
     (expr_list:REG_UNUSED (reg:CC 17 flags)
        (nil)))
(insn 130 129 1421 15 (parallel [
            (set (reg:DI 4 si [orig:277 D.83229 ] [277])
                (ashift:DI (reg:DI 4 si [orig:277 D.83229 ] [277])
                    (const_int 3 [0x3])))
            (clobber (reg:CC 17 flags))
        ]) D:\LHX\7.5 contest\t1.cpp:16 488 {*ashldi3_doubleword}
     (expr_list:REG_UNUSED (reg:CC 17 flags)
        (nil)))
(insn 1421 130 1422 15 (parallel [
            (set (reg:CC 17 flags)
                (unspec:CC [
                        (reg:SI 4 si [orig:277 D.83229 ] [277])
                        (reg:SI 0 ax [orig:276 D.83229 ] [276])
                    ] UNSPEC_ADD_CARRY))
            (set (reg:SI 4 si [orig:278 D.83229 ] [278])
                (plus:SI (reg:SI 4 si [orig:277 D.83229 ] [277])
                    (reg:SI 0 ax [orig:276 D.83229 ] [276])))
        ]) D:\LHX\7.5 contest\t1.cpp:16 217 {*addsi3_cc}
     (expr_list:REG_DEAD (reg:SI 0 ax [orig:276 D.83229 ] [276])
        (nil)))
(insn 1422 1421 133 15 (parallel [
            (set (reg:SI 5 di [ D.83229+4 ])
                (plus:SI (reg:SI 5 di [ D.83229+4 ])
                    (plus:SI (ltu:SI (reg:CC 17 flags)
                            (const_int 0 [0]))
                        (reg:SI 1 dx [ D.83229+4 ]))))
            (clobber (reg:CC 17 flags))
        ]) D:\LHX\7.5 contest\t1.cpp:16 289 {*addsi3_carry}
     (expr_list:REG_DEAD (reg:CC 17 flags)
        (expr_list:REG_DEAD (reg:SI 1 dx [ D.83229+4 ])
            (expr_list:REG_UNUSED (reg:CC 17 flags)
                (nil)))))
(insn 133 1422 1423 15 (set (reg:SI 0 ax [orig:280 ch ] [280])
        (sign_extend:SI (reg/v:QI 2 cx [orig:167 ch ] [167]))) D:\LHX\7.5 contest\t1.cpp:16 148 {extendqisi2}
     (expr_list:REG_DEAD (reg/v:QI 2 cx [orig:167 ch ] [167])
        (nil)))
(insn 1423 133 1424 15 (parallel [
            (set (reg:SI 1 dx [ D.83229+4 ])
                (ashiftrt:SI (reg:SI 0 ax [orig:279 D.83229 ] [279])
                    (const_int 31 [0x1f])))
            (clobber (reg:CC 17 flags))
        ]) D:\LHX\7.5 contest\t1.cpp:16 523 {ashrsi3_cvt}
     (expr_list:REG_UNUSED (reg:CC 17 flags)
        (nil)))
(insn 1424 1423 1425 15 (parallel [
            (set (reg:CC 17 flags)
                (unspec:CC [
                        (reg:SI 4 si [orig:278 D.83229 ] [278])
                        (reg:SI 0 ax [orig:279 D.83229 ] [279])
                    ] UNSPEC_ADD_CARRY))
            (set (reg:SI 4 si [orig:174 D.83229 ] [174])
                (plus:SI (reg:SI 4 si [orig:278 D.83229 ] [278])
                    (reg:SI 0 ax [orig:279 D.83229 ] [279])))
        ]) D:\LHX\7.5 contest\t1.cpp:16 217 {*addsi3_cc}
     (expr_list:REG_DEAD (reg:SI 0 ax [orig:279 D.83229 ] [279])
        (nil)))
(insn 1425 1424 1426 15 (parallel [
            (set (reg:SI 5 di [ D.83229+4 ])
                (plus:SI (reg:SI 5 di [ D.83229+4 ])
                    (plus:SI (ltu:SI (reg:CC 17 flags)
                            (const_int 0 [0]))
                        (reg:SI 1 dx [ D.83229+4 ]))))
            (clobber (reg:CC 17 flags))
        ]) D:\LHX\7.5 contest\t1.cpp:16 289 {*addsi3_carry}
     (expr_list:REG_DEAD (reg:CC 17 flags)
        (expr_list:REG_DEAD (reg:SI 1 dx [ D.83229+4 ])
            (expr_list:REG_UNUSED (reg:CC 17 flags)
                (nil)))))
(insn 1426 1425 1427 15 (parallel [
            (set (reg:CC 17 flags)
                (unspec:CC [
                        (reg:SI 4 si [orig:175 re ] [175])
                        (const_int -48 [0xffffffffffffffd0])
                    ] UNSPEC_ADD_CARRY))
            (set (reg:SI 4 si [orig:175 re ] [175])
                (plus:SI (reg:SI 4 si [orig:175 re ] [175])
                    (const_int -48 [0xffffffffffffffd0])))
        ]) D:\LHX\7.5 contest\t1.cpp:16 217 {*addsi3_cc}
     (nil))
(insn 1427 1426 137 15 (parallel [
            (set (reg:SI 5 di [ re+4 ])
                (plus:SI (reg:SI 5 di [ re+4 ])
                    (plus:SI (ltu:SI (reg:CC 17 flags)
                            (const_int 0 [0]))
                        (const_int -1 [0xffffffffffffffff]))))
            (clobber (reg:CC 17 flags))
        ]) D:\LHX\7.5 contest\t1.cpp:16 289 {*addsi3_carry}
     (expr_list:REG_DEAD (reg:CC 17 flags)
        (expr_list:REG_UNUSED (reg:CC 17 flags)
            (nil))))
(call_insn 137 1427 139 15 (set (reg:SI 0 ax)
        (call (mem:QI (symbol_ref:SI ("getchar") [flags 0x43]  <function_decl 0267a780 getchar>) [0 getchar S1 A8])
            (const_int 0 [0]))) D:\LHX\7.5 contest\t1.cpp:16 648 {*call_value}
     (nil)
    (nil))
(insn 139 137 1428 15 (set (reg/v:QI 2 cx [orig:167 ch ] [167])
        (reg:QI 0 ax [orig:176 D.83218 ] [176])) D:\LHX\7.5 contest\t1.cpp:16 93 {*movqi_internal}
     (nil))
(insn 1428 139 142 15 (parallel [
            (set (reg:SI 0 ax [orig:281 D.83228 ] [281])
                (plus:SI (reg:SI 0 ax [orig:176 D.83218 ] [176])
                    (const_int -48 [0xffffffffffffffd0])))
            (clobber (reg:CC 17 flags))
        ]) D:\LHX\7.5 contest\t1.cpp:16 220 {*addsi_1}
     (expr_list:REG_UNUSED (reg:CC 17 flags)
        (nil)))
(insn 142 1428 143 15 (set (reg:CC 17 flags)
        (compare:CC (reg:QI 0 ax [orig:281 D.83228 ] [281])
            (const_int 9 [0x9]))) D:\LHX\7.5 contest\t1.cpp:16 5 {*cmpqi_1}
     (expr_list:REG_DEAD (reg:QI 0 ax [orig:281 D.83228 ] [281])
        (nil)))
(jump_insn 143 142 144 15 (set (pc)
        (if_then_else (leu (reg:CC 17 flags)
                (const_int 0 [0]))
            (label_ref:SI 140)
            (pc))) D:\LHX\7.5 contest\t1.cpp:16 596 {*jcc_1}
     (expr_list:REG_DEAD (reg:CC 17 flags)
        (int_list:REG_BR_PROB 9100 (nil)))
 -> 140)
;;  succ:       15 [91.0%]  (DFS_BACK,CAN_FALLTHRU)
;;              16 [9.0%]  (FALLTHRU,CAN_FALLTHRU,LOOP_EXIT)
;; lr  out 	 2 [cx] 3 [bx] 4 [si] 5 [di] 6 [bp] 7 [sp] 20 [frame]
;; live  out 	 2 [cx] 3 [bx] 4 [si] 5 [di] 6 [bp] 7 [sp] 20 [frame]

;; basic block 16, loop depth 0, count 0, freq 819, maybe hot
;;  prev block 15, next block 17, flags: (REACHABLE, RTL, MODIFIED)
;;  pred:       15 [9.0%]  (FALLTHRU,CAN_FALLTHRU,LOOP_EXIT)
;; bb 16 artificial_defs: { }
;; bb 16 artificial_uses: { u-1(6){ }u-1(7){ }}
;; lr  in  	 3 [bx] 4 [si] 6 [bp] 7 [sp] 20 [frame]
;; lr  use 	 3 [bx] 4 [si] 6 [bp] 7 [sp]
;; lr  def 	 0 [ax] 1 [dx] 5 [di] 17 [flags]
;; live  in  	 3 [bx] 4 [si] 6 [bp] 7 [sp] 20 [frame]
;; live  gen 	 0 [ax] 1 [dx] 5 [di] 17 [flags]
;; live  kill	 17 [flags]
(note 144 143 1139 16 [bb 16] NOTE_INSN_BASIC_BLOCK)
(insn 1139 144 149 16 (set (reg:SI 0 ax [orig:286 D.83229 ] [286])
        (reg:SI 3 bx [orig:431 flag ] [431])) D:\LHX\7.5 contest\t1.cpp:17 90 {*movsi_internal}
     (expr_list:REG_DEAD (reg:SI 3 bx [orig:431 flag ] [431])
        (nil)))
(insn 149 1139 150 16 (parallel [
            (set (reg:DI 0 ax [orig:286 D.83229 ] [286])
                (mult:DI (zero_extend:DI (reg:SI 0 ax [orig:286 D.83229 ] [286]))
                    (zero_extend:DI (reg:SI 4 si [orig:175 re ] [175]))))
            (clobber (reg:CC 17 flags))
        ]) D:\LHX\7.5 contest\t1.cpp:17 323 {*umulsidi3_1}
     (expr_list:REG_DEAD (reg:SI 4 si [orig:175 re ] [175])
        (expr_list:REG_UNUSED (reg:CC 17 flags)
            (expr_list:REG_UNUSED (reg:SI 1 dx)
                (nil)))))
(note 150 149 1240 16 NOTE_INSN_DELETED)
(insn 1240 150 153 16 (set (reg/v:SI 5 di [orig:87 i ] [87])
        (mem/c:SI (plus:SI (reg/f:SI 6 bp)
                (const_int -56 [0xffffffffffffffc8])) [45 %sfp+-32 S4 A64])) D:\LHX\7.5 contest\t1.cpp:38 90 {*movsi_internal}
     (nil))
(insn 153 1240 154 16 (set (mem:SI (plus:SI (mult:SI (reg/v:SI 5 di [orig:87 i ] [87])
                    (const_int 4 [0x4]))
                (symbol_ref:SI ("a") [flags 0x2]  <var_decl 06e5d780 a>)) [21 MEM[symbol: a, index: _30, step: 4, offset: 0B]+0 S4 A32])
        (reg:SI 0 ax [orig:286 D.83229 ] [286])) D:\LHX\7.5 contest\t1.cpp:38 90 {*movsi_internal}
     (expr_list:REG_DEAD (reg:SI 0 ax [orig:286 D.83229 ] [286])
        (nil)))
(insn 154 153 1239 16 (parallel [
            (set (reg/v:SI 5 di [orig:87 i ] [87])
                (plus:SI (reg/v:SI 5 di [orig:87 i ] [87])
                    (const_int 1 [0x1])))
            (clobber (reg:CC 17 flags))
        ]) D:\LHX\7.5 contest\t1.cpp:38 220 {*addsi_1}
     (expr_list:REG_UNUSED (reg:CC 17 flags)
        (nil)))
(insn 1239 154 155 16 (set (mem/c:SI (plus:SI (reg/f:SI 6 bp)
                (const_int -56 [0xffffffffffffffc8])) [45 %sfp+-32 S4 A64])
        (reg/v:SI 5 di [orig:87 i ] [87])) D:\LHX\7.5 contest\t1.cpp:38 90 {*movsi_internal}
     (nil))
(insn 155 1239 157 16 (set (reg:SI 0 ax [orig:449 D.83218 ] [449])
        (mem/c:SI (symbol_ref:SI ("n") [flags 0x2]  <var_decl 06e5d660 n>) [21 n+0 S4 A32])) D:\LHX\7.5 contest\t1.cpp:38 90 {*movsi_internal}
     (nil))
(insn 157 155 158 16 (set (reg:CCGC 17 flags)
        (compare:CCGC (reg:SI 0 ax [orig:449 D.83218 ] [449])
            (reg/v:SI 5 di [orig:87 i ] [87]))) D:\LHX\7.5 contest\t1.cpp:38 7 {*cmpsi_1}
     (expr_list:REG_DEAD (reg/v:SI 5 di [orig:87 i ] [87])
        (nil)))
(jump_insn 158 157 159 16 (set (pc)
        (if_then_else (ge (reg:CCGC 17 flags)
                (const_int 0 [0]))
            (label_ref:SI 156)
            (pc))) D:\LHX\7.5 contest\t1.cpp:38 596 {*jcc_1}
     (expr_list:REG_DEAD (reg:CCGC 17 flags)
        (int_list:REG_BR_PROB 9900 (nil)))
 -> 156)
;;  succ:       10 [99.0%]  (DFS_BACK,CAN_FALLTHRU)
;;              17 [1.0%]  (FALLTHRU,CAN_FALLTHRU,LOOP_EXIT)
;; lr  out 	 0 [ax] 6 [bp] 7 [sp] 20 [frame]
;; live  out 	 0 [ax] 6 [bp] 7 [sp] 20 [frame]

;; basic block 17, loop depth 0, count 0, freq 9, maybe hot
;;  prev block 16, next block 18, flags: (REACHABLE, RTL, MODIFIED)
;;  pred:       16 [1.0%]  (FALLTHRU,CAN_FALLTHRU,LOOP_EXIT)
;; bb 17 artificial_defs: { }
;; bb 17 artificial_uses: { u-1(6){ }u-1(7){ }}
;; lr  in  	 0 [ax] 6 [bp] 7 [sp] 20 [frame]
;; lr  use 	 0 [ax] 6 [bp] 7 [sp]
;; lr  def 	 17 [flags]
;; live  in  	 0 [ax] 6 [bp] 7 [sp] 20 [frame]
;; live  gen 	 17 [flags]
;; live  kill	
(note 159 158 1244 17 [bb 17] NOTE_INSN_BASIC_BLOCK)
(insn 1244 159 160 17 (set (mem/c:SI (plus:SI (reg/f:SI 6 bp)
                (const_int -60 [0xffffffffffffffc4])) [45 %sfp+-36 S4 A32])
        (reg:SI 0 ax [orig:449 D.83218 ] [449])) 90 {*movsi_internal}
     (nil))
(insn 160 1244 161 17 (set (reg:CCNO 17 flags)
        (compare:CCNO (reg:SI 0 ax [orig:449 D.83218 ] [449])
            (const_int 0 [0]))) D:\LHX\7.5 contest\t1.cpp:39 3 {*cmpsi_ccno_1}
     (nil))
(jump_insn 161 160 162 17 (set (pc)
        (if_then_else (le (reg:CCNO 17 flags)
                (const_int 0 [0]))
            (label_ref 210)
            (pc))) D:\LHX\7.5 contest\t1.cpp:39 596 {*jcc_1}
     (expr_list:REG_DEAD (reg:CCNO 17 flags)
        (int_list:REG_BR_PROB 100 (nil)))
 -> 210)
;;  succ:       18 [99.0%]  (FALLTHRU,CAN_FALLTHRU)
;;              22 [1.0%]  (CAN_FALLTHRU)
;; lr  out 	 0 [ax] 6 [bp] 7 [sp] 20 [frame]
;; live  out 	 0 [ax] 6 [bp] 7 [sp] 20 [frame]

;; basic block 18, loop depth 0, count 0, freq 9, maybe hot
;;  prev block 17, next block 19, flags: (REACHABLE, RTL)
;;  pred:       17 [99.0%]  (FALLTHRU,CAN_FALLTHRU)
;; bb 18 artificial_defs: { }
;; bb 18 artificial_uses: { u-1(6){ }u-1(7){ }}
;; lr  in  	 0 [ax] 6 [bp] 7 [sp] 20 [frame]
;; lr  use 	 0 [ax] 6 [bp] 7 [sp]
;; lr  def 	 0 [ax] 3 [bx] 4 [si] 17 [flags]
;; live  in  	 0 [ax] 6 [bp] 7 [sp] 20 [frame]
;; live  gen 	 0 [ax] 3 [bx] 4 [si]
;; live  kill	 17 [flags]
(note 162 161 163 18 [bb 18] NOTE_INSN_BASIC_BLOCK)
(insn 163 162 1242 18 (parallel [
            (set (reg:SI 0 ax [orig:240 D.83218 ] [240])
                (plus:SI (reg:SI 0 ax [orig:449 D.83218 ] [449])
                    (const_int 1 [0x1])))
            (clobber (reg:CC 17 flags))
        ]) 220 {*addsi_1}
     (expr_list:REG_UNUSED (reg:CC 17 flags)
        (nil)))
(note 1242 163 12 18 NOTE_INSN_DELETED)
(insn 12 1242 176 18 (set (reg/v:SI 4 si [orig:94 i ] [94])
        (const_int 1 [0x1])) D:\LHX\7.5 contest\t1.cpp:39 90 {*movsi_internal}
     (expr_list:REG_EQUAL (const_int 1 [0x1])
        (nil)))
(note 176 12 1074 18 NOTE_INSN_DELETED)
(insn 1074 176 1075 18 (set (mem/c:SI (plus:SI (reg/f:SI 6 bp)
                (const_int -48 [0xffffffffffffffd0])) [45 %sfp+-24 S4 A64])
        (reg/v:SI 4 si [orig:94 i ] [94])) D:\LHX\7.5 contest\t1.cpp:40 90 {*movsi_internal}
     (expr_list:REG_DEAD (reg/v:SI 4 si [orig:94 i ] [94])
        (nil)))
(insn 1075 1074 184 18 (set (reg:SI 3 bx [orig:240 D.83218 ] [240])
        (reg:SI 0 ax [orig:240 D.83218 ] [240])) D:\LHX\7.5 contest\t1.cpp:40 90 {*movsi_internal}
     (expr_list:REG_DEAD (reg:SI 0 ax [orig:240 D.83218 ] [240])
        (nil)))
;;  succ:       19 [100.0%]  (FALLTHRU,CAN_FALLTHRU)
;; lr  out 	 3 [bx] 6 [bp] 7 [sp] 20 [frame]
;; live  out 	 3 [bx] 6 [bp] 7 [sp] 20 [frame]

;; basic block 19, loop depth 0, count 0, freq 900, maybe hot
;;  prev block 18, next block 20, flags: (REACHABLE, RTL, MODIFIED)
;;  pred:       18 [100.0%]  (FALLTHRU,CAN_FALLTHRU)
;;              19 [99.0%]  (DFS_BACK,CAN_FALLTHRU)
;; bb 19 artificial_defs: { }
;; bb 19 artificial_uses: { u-1(6){ }u-1(7){ }}
;; lr  in  	 3 [bx] 6 [bp] 7 [sp] 20 [frame]
;; lr  use 	 3 [bx] 6 [bp] 7 [sp]
;; lr  def 	 0 [ax] 1 [dx] 2 [cx] 4 [si] 5 [di] 17 [flags]
;; live  in  	 3 [bx] 6 [bp] 7 [sp] 20 [frame]
;; live  gen 	 0 [ax] 1 [dx] 2 [cx] 4 [si] 5 [di] 17 [flags]
;; live  kill	 17 [flags]
(code_label 184 1075 164 19 126 "" [1 uses])
(note 164 184 1324 19 [bb 19] NOTE_INSN_BASIC_BLOCK)
(insn 1324 164 168 19 (set (reg/v:SI 2 cx [orig:94 i ] [94])
        (mem/c:SI (plus:SI (reg/f:SI 6 bp)
                (const_int -48 [0xffffffffffffffd0])) [45 %sfp+-24 S4 A64])) D:\LHX\7.5 contest\t1.cpp:40 90 {*movsi_internal}
     (nil))
(insn 168 1324 1408 19 (set (reg:SI 1 dx [orig:291 MEM[symbol: a, index: _39, step: 4, offset: 0B] ] [291])
        (mem:SI (plus:SI (mult:SI (reg/v:SI 2 cx [orig:94 i ] [94])
                    (const_int 4 [0x4]))
                (symbol_ref:SI ("a") [flags 0x2]  <var_decl 06e5d780 a>)) [21 MEM[symbol: a, index: _39, step: 4, offset: 0B]+0 S4 A32])) D:\LHX\7.5 contest\t1.cpp:40 90 {*movsi_internal}
     (nil))
(insn 1408 168 1409 19 (set (reg:SI 4 si [orig:290 D.83220 ] [290])
        (reg:SI 1 dx [orig:291 MEM[symbol: a, index: _39, step: 4, offset: 0B] ] [291])) D:\LHX\7.5 contest\t1.cpp:40 90 {*movsi_internal}
     (nil))
(insn 1409 1408 1410 19 (set (reg:SI 5 di [ D.83220+4 ])
        (reg:SI 1 dx [orig:291 MEM[symbol: a, index: _39, step: 4, offset: 0B] ] [291])) D:\LHX\7.5 contest\t1.cpp:40 90 {*movsi_internal}
     (expr_list:REG_DEAD (reg:SI 1 dx [orig:291 MEM[symbol: a, index: _39, step: 4, offset: 0B] ] [291])
        (nil)))
(insn 1410 1409 1245 19 (parallel [
            (set (reg:SI 5 di [ D.83220+4 ])
                (ashiftrt:SI (reg:SI 5 di [ D.83220+4 ])
                    (const_int 31 [0x1f])))
            (clobber (reg:CC 17 flags))
        ]) D:\LHX\7.5 contest\t1.cpp:40 523 {ashrsi3_cvt}
     (expr_list:REG_UNUSED (reg:CC 17 flags)
        (nil)))
(note 1245 1410 171 19 NOTE_INSN_DELETED)
(note 171 1245 172 19 NOTE_INSN_DELETED)
(insn 172 171 1307 19 (parallel [
            (set (reg:SI 0 ax [293])
                (mult:SI (mem:SI (plus:SI (mult:SI (reg/v:SI 2 cx [orig:94 i ] [94])
                                (const_int 8 [0x8]))
                            (const:SI (plus:SI (symbol_ref:SI ("pre") [flags 0x2]  <var_decl 06e5d8a0 pre>)
                                    (const_int -4 [0xfffffffffffffffc])))) [34 MEM[symbol: pre, index: _39, step: 8, offset: 4294967288B]+4 S4 A32])
                    (const_int 19260817 [0x125e591])))
            (clobber (reg:CC 17 flags))
        ]) D:\LHX\7.5 contest\t1.cpp:40 306 {*mulsi3_1}
     (expr_list:REG_UNUSED (reg:CC 17 flags)
        (nil)))
(insn 1307 172 1322 19 (set (mem/c:SI (plus:SI (reg/f:SI 6 bp)
                (const_int -56 [0xffffffffffffffc8])) [45 %sfp+-32 S4 A64])
        (reg:SI 0 ax [293])) D:\LHX\7.5 contest\t1.cpp:40 90 {*movsi_internal}
     (expr_list:REG_DEAD (reg:SI 0 ax [293])
        (nil)))
(note 1322 1307 1149 19 NOTE_INSN_DELETED)
(insn 1149 1322 177 19 (set (reg:SI 0 ax [orig:298 D.83220 ] [298])
        (const_int 19260817 [0x125e591])) D:\LHX\7.5 contest\t1.cpp:40 90 {*movsi_internal}
     (nil))
(insn 177 1149 1411 19 (parallel [
            (set (reg:DI 0 ax [orig:298 D.83220 ] [298])
                (mult:DI (zero_extend:DI (reg:SI 0 ax [orig:298 D.83220 ] [298]))
                    (zero_extend:DI (mem:SI (plus:SI (mult:SI (reg/v:SI 2 cx [orig:94 i ] [94])
                                    (const_int 8 [0x8]))
                                (const:SI (plus:SI (symbol_ref:SI ("pre") [flags 0x2]  <var_decl 06e5d8a0 pre>)
                                        (const_int -8 [0xfffffffffffffff8])))) [34 MEM[symbol: pre, index: _39, step: 8, offset: 4294967288B]+0 S4 A64]))))
            (clobber (reg:CC 17 flags))
        ]) D:\LHX\7.5 contest\t1.cpp:40 323 {*umulsidi3_1}
     (expr_list:REG_DEAD (reg/v:SI 2 cx [orig:94 i ] [94])
        (expr_list:REG_UNUSED (reg:CC 17 flags)
            (nil))))
(insn 1411 177 178 19 (set (reg:SI 2 cx [ D.83220+4 ])
        (reg:SI 1 dx [ D.83220+4 ])) D:\LHX\7.5 contest\t1.cpp:40 90 {*movsi_internal}
     (expr_list:REG_DEAD (reg:SI 1 dx [ D.83220+4 ])
        (nil)))
(note 178 1411 1304 19 NOTE_INSN_DELETED)
(note 1304 178 179 19 NOTE_INSN_DELETED)
(insn 179 1304 1413 19 (parallel [
            (set (reg:SI 2 cx [ D.83220+4 ])
                (plus:SI (reg:SI 2 cx [ D.83220+4 ])
                    (mem/c:SI (plus:SI (reg/f:SI 6 bp)
                            (const_int -56 [0xffffffffffffffc8])) [45 %sfp+-32 S4 A64])))
            (clobber (reg:CC 17 flags))
        ]) D:\LHX\7.5 contest\t1.cpp:40 220 {*addsi_1}
     (expr_list:REG_UNUSED (reg:CC 17 flags)
        (nil)))
(insn 1413 179 1414 19 (parallel [
            (set (reg:CC 17 flags)
                (unspec:CC [
                        (reg:SI 4 si [301])
                        (reg:SI 0 ax [orig:298 D.83220 ] [298])
                    ] UNSPEC_ADD_CARRY))
            (set (reg:SI 4 si [301])
                (plus:SI (reg:SI 4 si [301])
                    (reg:SI 0 ax [orig:298 D.83220 ] [298])))
        ]) D:\LHX\7.5 contest\t1.cpp:40 217 {*addsi3_cc}
     (expr_list:REG_DEAD (reg:SI 1 dx [orig:298 D.83220 ] [298])
        (nil)))
(insn 1414 1413 1320 19 (parallel [
            (set (reg:SI 5 di [+4 ])
                (plus:SI (reg:SI 5 di [+4 ])
                    (plus:SI (ltu:SI (reg:CC 17 flags)
                            (const_int 0 [0]))
                        (reg:SI 2 cx [ D.83220+4 ]))))
            (clobber (reg:CC 17 flags))
        ]) D:\LHX\7.5 contest\t1.cpp:40 289 {*addsi3_carry}
     (expr_list:REG_DEAD (reg:CC 17 flags)
        (expr_list:REG_DEAD (reg:SI 2 cx [ D.83220+4 ])
            (expr_list:REG_UNUSED (reg:CC 17 flags)
                (nil)))))
(insn 1320 1414 1417 19 (set (reg/v:SI 2 cx [orig:94 i ] [94])
        (mem/c:SI (plus:SI (reg/f:SI 6 bp)
                (const_int -48 [0xffffffffffffffd0])) [45 %sfp+-24 S4 A64])) D:\LHX\7.5 contest\t1.cpp:40 90 {*movsi_internal}
     (nil))
(insn 1417 1320 1418 19 (set (mem:SI (plus:SI (mult:SI (reg/v:SI 2 cx [orig:94 i ] [94])
                    (const_int 8 [0x8]))
                (symbol_ref:SI ("pre") [flags 0x2]  <var_decl 06e5d8a0 pre>)) [34 MEM[symbol: pre, index: _39, step: 8, offset: 0B]+0 S4 A64])
        (reg:SI 4 si [301])) D:\LHX\7.5 contest\t1.cpp:40 90 {*movsi_internal}
     (expr_list:REG_DEAD (reg:SI 0 ax [301])
        (nil)))
(insn 1418 1417 1301 19 (set (mem:SI (plus:SI (mult:SI (reg/v:SI 2 cx [orig:94 i ] [94])
                    (const_int 8 [0x8]))
                (const:SI (plus:SI (symbol_ref:SI ("pre") [flags 0x2]  <var_decl 06e5d8a0 pre>)
                        (const_int 4 [0x4])))) [34 MEM[symbol: pre, index: _39, step: 8, offset: 0B]+4 S4 A32])
        (reg:SI 5 di [orig:1+4 ] [1])) D:\LHX\7.5 contest\t1.cpp:40 90 {*movsi_internal}
     (expr_list:REG_DEAD (reg:SI 1 dx [+4 ])
        (nil)))
(insn 1301 1418 183 19 (set (reg/v:SI 0 ax [orig:94 i ] [94])
        (reg/v:SI 2 cx [orig:94 i ] [94])) D:\LHX\7.5 contest\t1.cpp:39 90 {*movsi_internal}
     (expr_list:REG_DEAD (reg/v:SI 2 cx [orig:94 i ] [94])
        (nil)))
(insn 183 1301 1319 19 (parallel [
            (set (reg/v:SI 0 ax [orig:94 i ] [94])
                (plus:SI (reg/v:SI 0 ax [orig:94 i ] [94])
                    (const_int 1 [0x1])))
            (clobber (reg:CC 17 flags))
        ]) D:\LHX\7.5 contest\t1.cpp:39 220 {*addsi_1}
     (expr_list:REG_UNUSED (reg:CC 17 flags)
        (nil)))
(insn 1319 183 185 19 (set (mem/c:SI (plus:SI (reg/f:SI 6 bp)
                (const_int -48 [0xffffffffffffffd0])) [45 %sfp+-24 S4 A64])
        (reg/v:SI 0 ax [orig:94 i ] [94])) D:\LHX\7.5 contest\t1.cpp:39 90 {*movsi_internal}
     (nil))
(insn 185 1319 186 19 (set (reg:CCZ 17 flags)
        (compare:CCZ (reg/v:SI 0 ax [orig:94 i ] [94])
            (reg:SI 3 bx [orig:240 D.83218 ] [240]))) D:\LHX\7.5 contest\t1.cpp:39 7 {*cmpsi_1}
     (expr_list:REG_DEAD (reg/v:SI 0 ax [orig:94 i ] [94])
        (nil)))
(jump_insn 186 185 784 19 (set (pc)
        (if_then_else (ne (reg:CCZ 17 flags)
                (const_int 0 [0]))
            (label_ref:SI 184)
            (pc))) D:\LHX\7.5 contest\t1.cpp:39 596 {*jcc_1}
     (expr_list:REG_DEAD (reg:CCZ 17 flags)
        (int_list:REG_BR_PROB 9900 (nil)))
 -> 184)
;;  succ:       19 [99.0%]  (DFS_BACK,CAN_FALLTHRU)
;;              20 [1.0%]  (FALLTHRU,CAN_FALLTHRU,LOOP_EXIT)
;; lr  out 	 3 [bx] 6 [bp] 7 [sp] 20 [frame]
;; live  out 	 3 [bx] 6 [bp] 7 [sp] 20 [frame]

;; basic block 20, loop depth 0, count 0, freq 9, maybe hot
;;  prev block 19, next block 21, flags: (REACHABLE, RTL)
;;  pred:       19 [1.0%]  (FALLTHRU,CAN_FALLTHRU,LOOP_EXIT)
;; bb 20 artificial_defs: { }
;; bb 20 artificial_uses: { u-1(6){ }u-1(7){ }}
;; lr  in  	 6 [bp] 7 [sp] 20 [frame]
;; lr  use 	 6 [bp] 7 [sp]
;; lr  def 	 4 [si] 5 [di]
;; live  in  	 6 [bp] 7 [sp] 20 [frame]
;; live  gen 	 4 [si] 5 [di]
;; live  kill	
(note 784 186 13 20 [bb 20] NOTE_INSN_BASIC_BLOCK)
(insn 13 784 199 20 (set (reg/v:SI 4 si [orig:101 i ] [101])
        (mem/c:SI (plus:SI (reg/f:SI 6 bp)
                (const_int -60 [0xffffffffffffffc4])) [45 %sfp+-36 S4 A32])) D:\LHX\7.5 contest\t1.cpp:38 90 {*movsi_internal}
     (nil))
(note 199 13 1076 20 NOTE_INSN_DELETED)
(insn 1076 199 207 20 (set (reg/v:SI 5 di [orig:101 i ] [101])
        (reg/v:SI 4 si [orig:101 i ] [101])) D:\LHX\7.5 contest\t1.cpp:43 90 {*movsi_internal}
     (expr_list:REG_DEAD (reg/v:SI 4 si [orig:101 i ] [101])
        (nil)))
;;  succ:       21 [100.0%]  (FALLTHRU,CAN_FALLTHRU)
;; lr  out 	 5 [di] 6 [bp] 7 [sp] 20 [frame]
;; live  out 	 5 [di] 6 [bp] 7 [sp] 20 [frame]

;; basic block 21, loop depth 0, count 0, freq 900, maybe hot
;;  prev block 20, next block 22, flags: (REACHABLE, RTL, MODIFIED)
;;  pred:       20 [100.0%]  (FALLTHRU,CAN_FALLTHRU)
;;              21 [99.0%]  (DFS_BACK,CAN_FALLTHRU)
;; bb 21 artificial_defs: { }
;; bb 21 artificial_uses: { u-1(6){ }u-1(7){ }}
;; lr  in  	 5 [di] 6 [bp] 7 [sp] 20 [frame]
;; lr  use 	 5 [di] 6 [bp] 7 [sp]
;; lr  def 	 0 [ax] 1 [dx] 2 [cx] 3 [bx] 4 [si] 5 [di] 17 [flags]
;; live  in  	 5 [di] 6 [bp] 7 [sp] 20 [frame]
;; live  gen 	 0 [ax] 1 [dx] 2 [cx] 3 [bx] 4 [si] 5 [di] 17 [flags]
;; live  kill	 17 [flags]
(code_label 207 1076 187 21 127 "" [1 uses])
(note 187 207 191 21 [bb 21] NOTE_INSN_BASIC_BLOCK)
(insn 191 187 1397 21 (set (reg:SI 1 dx [orig:305 MEM[symbol: a, index: _411, step: 4, offset: 0B] ] [305])
        (mem:SI (plus:SI (mult:SI (reg/v:SI 5 di [orig:101 i ] [101])
                    (const_int 4 [0x4]))
                (symbol_ref:SI ("a") [flags 0x2]  <var_decl 06e5d780 a>)) [21 MEM[symbol: a, index: _411, step: 4, offset: 0B]+0 S4 A32])) D:\LHX\7.5 contest\t1.cpp:43 90 {*movsi_internal}
     (nil))
(insn 1397 191 1398 21 (set (reg:SI 3 bx [orig:304 D.83220 ] [304])
        (reg:SI 1 dx [orig:305 MEM[symbol: a, index: _411, step: 4, offset: 0B] ] [305])) D:\LHX\7.5 contest\t1.cpp:43 90 {*movsi_internal}
     (nil))
(insn 1398 1397 1399 21 (set (reg:SI 4 si [ D.83220+4 ])
        (reg:SI 1 dx [orig:305 MEM[symbol: a, index: _411, step: 4, offset: 0B] ] [305])) D:\LHX\7.5 contest\t1.cpp:43 90 {*movsi_internal}
     (expr_list:REG_DEAD (reg:SI 1 dx [orig:305 MEM[symbol: a, index: _411, step: 4, offset: 0B] ] [305])
        (nil)))
(insn 1399 1398 1246 21 (parallel [
            (set (reg:SI 4 si [ D.83220+4 ])
                (ashiftrt:SI (reg:SI 4 si [ D.83220+4 ])
                    (const_int 31 [0x1f])))
            (clobber (reg:CC 17 flags))
        ]) D:\LHX\7.5 contest\t1.cpp:43 523 {ashrsi3_cvt}
     (expr_list:REG_UNUSED (reg:CC 17 flags)
        (nil)))
(note 1246 1399 194 21 NOTE_INSN_DELETED)
(note 194 1246 195 21 NOTE_INSN_DELETED)
(insn 195 194 1299 21 (parallel [
            (set (reg:SI 0 ax [307])
                (mult:SI (mem:SI (plus:SI (mult:SI (reg/v:SI 5 di [orig:101 i ] [101])
                                (const_int 8 [0x8]))
                            (const:SI (plus:SI (symbol_ref:SI ("suf") [flags 0x2]  <var_decl 06e5d9c0 suf>)
                                    (const_int 12 [0xc])))) [34 MEM[symbol: suf, index: _411, step: 8, offset: 8B]+4 S4 A32])
                    (const_int 19260817 [0x125e591])))
            (clobber (reg:CC 17 flags))
        ]) D:\LHX\7.5 contest\t1.cpp:43 306 {*mulsi3_1}
     (expr_list:REG_UNUSED (reg:CC 17 flags)
        (nil)))
(insn 1299 195 1325 21 (set (mem/c:SI (plus:SI (reg/f:SI 6 bp)
                (const_int -48 [0xffffffffffffffd0])) [45 %sfp+-24 S4 A64])
        (reg:SI 0 ax [307])) D:\LHX\7.5 contest\t1.cpp:43 90 {*movsi_internal}
     (expr_list:REG_DEAD (reg:SI 0 ax [307])
        (nil)))
(note 1325 1299 1154 21 NOTE_INSN_DELETED)
(insn 1154 1325 200 21 (set (reg:SI 0 ax [orig:312 D.83220 ] [312])
        (const_int 19260817 [0x125e591])) D:\LHX\7.5 contest\t1.cpp:43 90 {*movsi_internal}
     (nil))
(insn 200 1154 1400 21 (parallel [
            (set (reg:DI 0 ax [orig:312 D.83220 ] [312])
                (mult:DI (zero_extend:DI (reg:SI 0 ax [orig:312 D.83220 ] [312]))
                    (zero_extend:DI (mem:SI (plus:SI (mult:SI (reg/v:SI 5 di [orig:101 i ] [101])
                                    (const_int 8 [0x8]))
                                (const:SI (plus:SI (symbol_ref:SI ("suf") [flags 0x2]  <var_decl 06e5d9c0 suf>)
                                        (const_int 8 [0x8])))) [34 MEM[symbol: suf, index: _411, step: 8, offset: 8B]+0 S4 A64]))))
            (clobber (reg:CC 17 flags))
        ]) D:\LHX\7.5 contest\t1.cpp:43 323 {*umulsidi3_1}
     (expr_list:REG_UNUSED (reg:CC 17 flags)
        (nil)))
(insn 1400 200 201 21 (set (reg:SI 2 cx [ D.83220+4 ])
        (reg:SI 1 dx [ D.83220+4 ])) D:\LHX\7.5 contest\t1.cpp:43 90 {*movsi_internal}
     (expr_list:REG_DEAD (reg:SI 1 dx [ D.83220+4 ])
        (nil)))
(note 201 1400 1298 21 NOTE_INSN_DELETED)
(note 1298 201 202 21 NOTE_INSN_DELETED)
(insn 202 1298 1402 21 (parallel [
            (set (reg:SI 2 cx [ D.83220+4 ])
                (plus:SI (reg:SI 2 cx [ D.83220+4 ])
                    (mem/c:SI (plus:SI (reg/f:SI 6 bp)
                            (const_int -48 [0xffffffffffffffd0])) [45 %sfp+-24 S4 A64])))
            (clobber (reg:CC 17 flags))
        ]) D:\LHX\7.5 contest\t1.cpp:43 220 {*addsi_1}
     (expr_list:REG_UNUSED (reg:CC 17 flags)
        (nil)))
(insn 1402 202 1403 21 (parallel [
            (set (reg:CC 17 flags)
                (unspec:CC [
                        (reg:SI 3 bx [315])
                        (reg:SI 0 ax [orig:312 D.83220 ] [312])
                    ] UNSPEC_ADD_CARRY))
            (set (reg:SI 3 bx [315])
                (plus:SI (reg:SI 3 bx [315])
                    (reg:SI 0 ax [orig:312 D.83220 ] [312])))
        ]) D:\LHX\7.5 contest\t1.cpp:43 217 {*addsi3_cc}
     (expr_list:REG_DEAD (reg:SI 1 dx [orig:312 D.83220 ] [312])
        (nil)))
(insn 1403 1402 1406 21 (parallel [
            (set (reg:SI 4 si [+4 ])
                (plus:SI (reg:SI 4 si [+4 ])
                    (plus:SI (ltu:SI (reg:CC 17 flags)
                            (const_int 0 [0]))
                        (reg:SI 2 cx [ D.83220+4 ]))))
            (clobber (reg:CC 17 flags))
        ]) D:\LHX\7.5 contest\t1.cpp:43 289 {*addsi3_carry}
     (expr_list:REG_DEAD (reg:CC 17 flags)
        (expr_list:REG_DEAD (reg:SI 2 cx [ D.83220+4 ])
            (expr_list:REG_UNUSED (reg:CC 17 flags)
                (nil)))))
(insn 1406 1403 1407 21 (set (mem:SI (plus:SI (mult:SI (reg/v:SI 5 di [orig:101 i ] [101])
                    (const_int 8 [0x8]))
                (symbol_ref:SI ("suf") [flags 0x2]  <var_decl 06e5d9c0 suf>)) [34 MEM[symbol: suf, index: _411, step: 8, offset: 0B]+0 S4 A64])
        (reg:SI 3 bx [315])) D:\LHX\7.5 contest\t1.cpp:43 90 {*movsi_internal}
     (expr_list:REG_DEAD (reg:SI 0 ax [315])
        (nil)))
(insn 1407 1406 206 21 (set (mem:SI (plus:SI (mult:SI (reg/v:SI 5 di [orig:101 i ] [101])
                    (const_int 8 [0x8]))
                (const:SI (plus:SI (symbol_ref:SI ("suf") [flags 0x2]  <var_decl 06e5d9c0 suf>)
                        (const_int 4 [0x4])))) [34 MEM[symbol: suf, index: _411, step: 8, offset: 0B]+4 S4 A32])
        (reg:SI 4 si [orig:1+4 ] [1])) D:\LHX\7.5 contest\t1.cpp:43 90 {*movsi_internal}
     (expr_list:REG_DEAD (reg:SI 1 dx [+4 ])
        (nil)))
(insn 206 1407 208 21 (parallel [
            (set (reg/v:SI 5 di [orig:101 i ] [101])
                (plus:SI (reg/v:SI 5 di [orig:101 i ] [101])
                    (const_int -1 [0xffffffffffffffff])))
            (clobber (reg:CC 17 flags))
        ]) D:\LHX\7.5 contest\t1.cpp:42 220 {*addsi_1}
     (expr_list:REG_UNUSED (reg:CC 17 flags)
        (nil)))
(insn 208 206 209 21 (set (reg:CCNO 17 flags)
        (compare:CCNO (reg/v:SI 5 di [orig:101 i ] [101])
            (const_int 0 [0]))) D:\LHX\7.5 contest\t1.cpp:42 3 {*cmpsi_ccno_1}
     (nil))
(jump_insn 209 208 210 21 (set (pc)
        (if_then_else (gt (reg:CCNO 17 flags)
                (const_int 0 [0]))
            (label_ref:SI 207)
            (pc))) D:\LHX\7.5 contest\t1.cpp:42 596 {*jcc_1}
     (expr_list:REG_DEAD (reg:CCNO 17 flags)
        (int_list:REG_BR_PROB 9900 (nil)))
 -> 207)
;;  succ:       21 [99.0%]  (DFS_BACK,CAN_FALLTHRU)
;;              22 [1.0%]  (FALLTHRU,CAN_FALLTHRU,LOOP_EXIT)
;; lr  out 	 5 [di] 6 [bp] 7 [sp] 20 [frame]
;; live  out 	 5 [di] 6 [bp] 7 [sp] 20 [frame]

;; basic block 22, loop depth 0, count 0, freq 9, maybe hot
;;  prev block 21, next block 23, flags: (REACHABLE, RTL, MODIFIED)
;;  pred:       21 [1.0%]  (FALLTHRU,CAN_FALLTHRU,LOOP_EXIT)
;;              17 [1.0%]  (CAN_FALLTHRU)
;; bb 22 artificial_defs: { }
;; bb 22 artificial_uses: { u-1(6){ }u-1(7){ }}
;; lr  in  	 6 [bp] 7 [sp] 20 [frame]
;; lr  use 	 6 [bp] 7 [sp]
;; lr  def 	 0 [ax] 2 [cx] 3 [bx] 5 [di] 17 [flags]
;; live  in  	 6 [bp] 7 [sp] 20 [frame]
;; live  gen 	 0 [ax] 2 [cx] 3 [bx] 5 [di] 17 [flags]
;; live  kill	
(code_label 210 209 211 22 125 "" [1 uses])
(note 211 210 212 22 [bb 22] NOTE_INSN_BASIC_BLOCK)
(insn 212 211 221 22 (set (mem/c:SI (plus:SI (reg/f:SI 6 bp)
                (const_int -28 [0xffffffffffffffe4])) [21 j+0 S4 A32])
        (const_int 1 [0x1])) D:\LHX\7.5 contest\t1.cpp:45 90 {*movsi_internal}
     (nil))
(insn 221 212 15 22 (set (reg:SI 2 cx [orig:252 D.83218 ] [252])
        (mem/c:SI (symbol_ref:SI ("ans") [flags 0x2]  <var_decl 06eeb600 ans>) [21 ans+0 S4 A32])) 90 {*movsi_internal}
     (nil))
(insn 15 221 602 22 (set (reg:SI 3 bx [orig:125 D.83218 ] [125])
        (const_int 1 [0x1])) D:\LHX\7.5 contest\t1.cpp:45 90 {*movsi_internal}
     (expr_list:REG_EQUAL (const_int 1 [0x1])
        (nil)))
(note 602 15 1158 22 NOTE_INSN_DELETED)
(note 1158 602 1297 22 NOTE_INSN_DELETED)
(note 1297 1158 1503 22 NOTE_INSN_DELETED)
(insn 1503 1297 1079 22 (set (reg:SI 0 ax)
        (mem/c:SI (plus:SI (reg/f:SI 6 bp)
                (const_int -60 [0xffffffffffffffc4])) [45 %sfp+-36 S4 A32])) D:\LHX\7.5 contest\t1.cpp:45 90 {*movsi_internal}
     (nil))
(insn 1079 1503 1504 22 (set (reg:SI 5 di [orig:449 D.83218 ] [449])
        (mem/c:SI (plus:SI (reg/f:SI 6 bp)
                (const_int -60 [0xffffffffffffffc4])) [45 %sfp+-36 S4 A32])) 90 {*movsi_internal}
     (nil))
(insn 1504 1079 214 22 (set (reg:CCNO 17 flags)
        (compare:CCNO (reg:SI 0 ax)
            (const_int 0 [0]))) D:\LHX\7.5 contest\t1.cpp:45 3 {*cmpsi_ccno_1}
     (nil))
(jump_insn 214 1504 1590 22 (set (pc)
        (if_then_else (gt (reg:CCNO 17 flags)
                (const_int 0 [0]))
            (label_ref:SI 941)
            (pc))) D:\LHX\7.5 contest\t1.cpp:45 596 {*jcc_1}
     (expr_list:REG_DEAD (reg:CCNO 17 flags)
        (int_list:REG_BR_PROB 9100 (nil)))
 -> 941)
;;  succ:       25 [91.0%]  (CAN_FALLTHRU)
;;              23 [9.0%]  (FALLTHRU)
;; lr  out 	 2 [cx] 3 [bx] 5 [di] 6 [bp] 7 [sp] 20 [frame]
;; live  out 	 2 [cx] 3 [bx] 5 [di] 6 [bp] 7 [sp] 20 [frame]

;; basic block 23, loop depth 0, count 0, freq 1
;;  prev block 22, next block 24, flags: (NEW, RTL, MODIFIED)
;;  pred:       22 [9.0%]  (FALLTHRU)
;; bb 23 artificial_defs: { }
;; bb 23 artificial_uses: { u-1(6){ }u-1(7){ }}
;; lr  in  	
;; lr  use 	
;; lr  def 	
;; live  in  	
;; live  gen 	
;; live  kill	
(note 1590 214 1591 23 [bb 23] NOTE_INSN_BASIC_BLOCK)
(jump_insn 1591 1590 1592 23 (set (pc)
        (label_ref 759)) -1
     (nil)
 -> 759)
;;  succ:       114 [100.0%]  (CAN_FALLTHRU)
;; lr  out 	
;; live  out 	

(barrier 1592 1591 608)
;; basic block 24, loop depth 0, count 0, freq 81, maybe hot
;;  prev block 23, next block 25, flags: (REACHABLE, RTL, MODIFIED)
;;  pred:       25 [71.0%]  (CAN_FALLTHRU)
;;              96 [86.3%]  (CAN_FALLTHRU)
;; bb 24 artificial_defs: { }
;; bb 24 artificial_uses: { u-1(6){ }u-1(7){ }}
;; lr  in  	 2 [cx] 5 [di] 6 [bp] 7 [sp] 20 [frame]
;; lr  use 	 5 [di] 6 [bp] 7 [sp]
;; lr  def 	 3 [bx] 17 [flags]
;; live  in  	 2 [cx] 5 [di] 6 [bp] 7 [sp] 20 [frame]
;; live  gen 	 3 [bx] 17 [flags]
;; live  kill	 17 [flags]
(code_label 608 1592 609 24 130 "" [2 uses])
(note 609 608 1225 24 [bb 24] NOTE_INSN_BASIC_BLOCK)
(insn 1225 609 611 24 (set (reg:SI 3 bx [orig:125 D.83218 ] [125])
        (mem/c:SI (plus:SI (reg/f:SI 6 bp)
                (const_int -60 [0xffffffffffffffc4])) [45 %sfp+-36 S4 A32])) D:\LHX\7.5 contest\t1.cpp:45 90 {*movsi_internal}
     (nil))
(insn 611 1225 612 24 (parallel [
            (set (reg:SI 3 bx [orig:125 D.83218 ] [125])
                (plus:SI (reg:SI 3 bx [orig:125 D.83218 ] [125])
                    (const_int 1 [0x1])))
            (clobber (reg:CC 17 flags))
        ]) D:\LHX\7.5 contest\t1.cpp:45 220 {*addsi_1}
     (expr_list:REG_UNUSED (reg:CC 17 flags)
        (expr_list:REG_EQUAL (plus:SI (mem/c:SI (plus:SI (reg/f:SI 20 frame)
                        (const_int -4 [0xfffffffffffffffc])) [21 j+0 S4 A32])
                (const_int 1 [0x1]))
            (nil))))
(insn 612 611 615 24 (set (mem/c:SI (plus:SI (reg/f:SI 6 bp)
                (const_int -28 [0xffffffffffffffe4])) [21 j+0 S4 A32])
        (reg:SI 3 bx [orig:125 D.83218 ] [125])) D:\LHX\7.5 contest\t1.cpp:45 90 {*movsi_internal}
     (nil))
(insn 615 612 616 24 (set (reg:CCGC 17 flags)
        (compare:CCGC (reg:SI 5 di [orig:449 D.83218 ] [449])
            (reg:SI 3 bx [orig:125 D.83218 ] [125]))) D:\LHX\7.5 contest\t1.cpp:45 7 {*cmpsi_1}
     (nil))
(jump_insn 616 615 941 24 (set (pc)
        (if_then_else (lt (reg:CCGC 17 flags)
                (const_int 0 [0]))
            (label_ref:SI 617)
            (pc))) D:\LHX\7.5 contest\t1.cpp:45 596 {*jcc_1}
     (expr_list:REG_DEAD (reg:CCGC 17 flags)
        (int_list:REG_BR_PROB 900 (nil)))
 -> 617)
;;  succ:       25 [91.0%]  (FALLTHRU,DFS_BACK,CAN_FALLTHRU)
;;              98 [9.0%]  (CAN_FALLTHRU,LOOP_EXIT)
;; lr  out 	 2 [cx] 3 [bx] 5 [di] 6 [bp] 7 [sp] 20 [frame]
;; live  out 	 2 [cx] 3 [bx] 5 [di] 6 [bp] 7 [sp] 20 [frame]

;; basic block 25, loop depth 0, count 0, freq 92, maybe hot
;;  prev block 24, next block 26, flags: (REACHABLE, RTL, MODIFIED)
;;  pred:       22 [91.0%]  (CAN_FALLTHRU)
;;              24 [91.0%]  (FALLTHRU,DFS_BACK,CAN_FALLTHRU)
;;              97 [91.0%]  (DFS_BACK,CAN_FALLTHRU)
;; bb 25 artificial_defs: { }
;; bb 25 artificial_uses: { u-1(6){ }u-1(7){ }}
;; lr  in  	 2 [cx] 3 [bx] 5 [di] 6 [bp] 7 [sp] 20 [frame]
;; lr  use 	 2 [cx] 3 [bx] 5 [di] 6 [bp] 7 [sp]
;; lr  def 	 0 [ax] 1 [dx] 3 [bx] 17 [flags]
;; live  in  	 2 [cx] 3 [bx] 5 [di] 6 [bp] 7 [sp] 20 [frame]
;; live  gen 	 0 [ax] 1 [dx] 3 [bx] 17 [flags]
;; live  kill	 17 [flags]
(code_label 941 616 940 25 209 "" [2 uses])
(note 940 941 1159 25 [bb 25] NOTE_INSN_BASIC_BLOCK)
(insn 1159 940 1395 25 (set (reg:SI 0 ax [orig:317 D.83218 ] [317])
        (reg:SI 5 di [orig:449 D.83218 ] [449])) D:\LHX\7.5 contest\t1.cpp:46 90 {*movsi_internal}
     (nil))
(insn 1395 1159 1396 25 (parallel [
            (set (reg:SI 1 dx [318])
                (ashiftrt:SI (reg:SI 0 ax [orig:317 D.83218 ] [317])
                    (const_int 31 [0x1f])))
            (clobber (reg:CC 17 flags))
        ]) D:\LHX\7.5 contest\t1.cpp:46 523 {ashrsi3_cvt}
     (expr_list:REG_UNUSED (reg:CC 17 flags)
        (nil)))
(insn 1396 1395 895 25 (parallel [
            (set (reg:SI 0 ax [orig:317 D.83218 ] [317])
                (div:SI (reg:SI 0 ax [orig:317 D.83218 ] [317])
                    (reg:SI 3 bx [orig:125 D.83218 ] [125])))
            (set (reg:SI 1 dx [318])
                (mod:SI (reg:SI 0 ax [orig:317 D.83218 ] [317])
                    (reg:SI 3 bx [orig:125 D.83218 ] [125])))
            (use (reg:SI 1 dx [318]))
            (clobber (reg:CC 17 flags))
        ]) D:\LHX\7.5 contest\t1.cpp:46 341 {*divmodsi4_noext}
     (expr_list:REG_DEAD (reg:SI 3 bx [orig:125 D.83218 ] [125])
        (expr_list:REG_UNUSED (reg:CC 17 flags)
            (expr_list:REG_UNUSED (reg:SI 1 dx [318])
                (nil)))))
(insn 895 1396 1161 25 (set (reg:SI 3 bx [orig:451 j ] [451])
        (mem/c:SI (plus:SI (reg/f:SI 6 bp)
                (const_int -28 [0xffffffffffffffe4])) [21 j+0 S4 A32])) 90 {*movsi_internal}
     (nil))
(insn 1161 895 224 25 (set (mem/c:SI (plus:SI (reg/f:SI 6 bp)
                (const_int -60 [0xffffffffffffffc4])) [45 %sfp+-36 S4 A32])
        (reg:SI 3 bx [orig:451 j ] [451])) 90 {*movsi_internal}
     (expr_list:REG_DEAD (reg:SI 3 bx [orig:451 j ] [451])
        (nil)))
(insn 224 1161 225 25 (set (reg:CCGC 17 flags)
        (compare:CCGC (reg:SI 0 ax [orig:317 D.83218 ] [317])
            (reg:SI 2 cx [orig:252 D.83218 ] [252]))) D:\LHX\7.5 contest\t1.cpp:46 7 {*cmpsi_1}
     (expr_list:REG_DEAD (reg:SI 0 ax [orig:317 D.83218 ] [317])
        (nil)))
(jump_insn 225 224 226 25 (set (pc)
        (if_then_else (lt (reg:CCGC 17 flags)
                (const_int 0 [0]))
            (label_ref:SI 608)
            (pc))) D:\LHX\7.5 contest\t1.cpp:46 596 {*jcc_1}
     (expr_list:REG_DEAD (reg:CCGC 17 flags)
        (int_list:REG_BR_PROB 7100 (nil)))
 -> 608)
;;  succ:       24 [71.0%]  (CAN_FALLTHRU)
;;              26 [29.0%]  (FALLTHRU,CAN_FALLTHRU)
;; lr  out 	 2 [cx] 5 [di] 6 [bp] 7 [sp] 20 [frame]
;; live  out 	 2 [cx] 5 [di] 6 [bp] 7 [sp] 20 [frame]

;; basic block 26, loop depth 0, count 0, freq 27, maybe hot
;;  prev block 25, next block 27, flags: (REACHABLE, RTL, MODIFIED)
;;  pred:       25 [29.0%]  (FALLTHRU,CAN_FALLTHRU)
;; bb 26 artificial_defs: { }
;; bb 26 artificial_uses: { u-1(6){ }u-1(7){ }}
;; lr  in  	 6 [bp] 7 [sp] 20 [frame]
;; lr  use 	 6 [bp] 7 [sp]
;; lr  def 	 0 [ax] 1 [dx] 2 [cx] 3 [bx] 4 [si] 5 [di] 7 [sp] 8 [st] 9 [st(1)] 10 [st(2)] 11 [st(3)] 12 [st(4)] 13 [st(5)] 14 [st(6)] 15 [st(7)] 17 [flags] 18 [fpsr] 19 [fpcr] 21 [xmm0] 22 [xmm1] 23 [xmm2] 24 [xmm3] 25 [xmm4] 26 [xmm5] 27 [xmm6] 28 [xmm7] 29 [mm0] 30 [mm1] 31 [mm2] 32 [mm3] 33 [mm4] 34 [mm5] 35 [mm6] 36 [mm7] 37 [] 38 [] 39 [] 40 [] 41 [] 42 [] 43 [] 44 [] 45 [] 46 [] 47 [] 48 [] 49 [] 50 [] 51 [] 52 [] 53 [] 54 [] 55 [] 56 [] 57 [] 58 [] 59 [] 60 [] 61 [] 62 [] 63 [] 64 [] 65 [] 66 [] 67 [] 68 [] 69 [] 70 [] 71 [] 72 [] 73 [] 74 [] 75 [] 76 []
;; live  in  	 6 [bp] 7 [sp] 20 [frame]
;; live  gen 	 0 [ax] 2 [cx] 3 [bx] 4 [si] 5 [di] 7 [sp] 17 [flags]
;; live  kill	 0 [ax] 17 [flags]
(note 226 225 228 26 [bb 26] NOTE_INSN_BASIC_BLOCK)
(insn 228 226 229 26 (set (reg/f:SI 0 ax [orig:320 MEM[(struct _Rb_tree_node_base * *)&s + 8B] ] [320])
        (mem/f/c:SI (const:SI (plus:SI (symbol_ref:SI ("s") [flags 0x2]  <var_decl 06d9cd20 s>)
                    (const_int 8 [0x8]))) [6 MEM[(struct _Rb_tree_node_base * *)&s + 8B]+0 S4 A32])) D:/Dev-Cpp/MinGW64/lib/gcc/x86_64-w64-mingw32/4.9.2/include/c++/bits/stl_tree.h:908 90 {*movsi_internal}
     (expr_list:REG_EQUIV (mem/f/c:SI (const:SI (plus:SI (symbol_ref:SI ("s") [flags 0x2]  <var_decl 06d9cd20 s>)
                    (const_int 8 [0x8]))) [6 MEM[(struct _Rb_tree_node_base * *)&s + 8B]+0 S4 A32])
        (nil)))
(insn 229 228 230 26 (set (mem:SI (reg/f:SI 7 sp) [0  S4 A32])
        (reg/f:SI 0 ax [orig:320 MEM[(struct _Rb_tree_node_base * *)&s + 8B] ] [320])) D:/Dev-Cpp/MinGW64/lib/gcc/x86_64-w64-mingw32/4.9.2/include/c++/bits/stl_tree.h:908 90 {*movsi_internal}
     (expr_list:REG_DEAD (reg/f:SI 0 ax [orig:320 MEM[(struct _Rb_tree_node_base * *)&s + 8B] ] [320])
        (nil)))
(insn 230 229 231 26 (set (reg:SI 2 cx)
        (symbol_ref:SI ("s") [flags 0x2]  <var_decl 06d9cd20 s>)) D:/Dev-Cpp/MinGW64/lib/gcc/x86_64-w64-mingw32/4.9.2/include/c++/bits/stl_tree.h:908 90 {*movsi_internal}
     (nil))
(call_insn 231 230 232 26 (parallel [
            (call (mem:QI (symbol_ref:SI ("_ZNSt8_Rb_treeIySt4pairIKyiESt10_Select1stIS2_ESt4lessIyESaIS2_EE8_M_eraseEPSt13_Rb_tree_nodeIS2_E") [flags 0x3]  <function_decl 06e20200 _M_erase>) [0 _M_erase S1 A8])
                (const_int 4 [0x4]))
            (set (reg/f:SI 7 sp)
                (plus:SI (reg/f:SI 7 sp)
                    (const_int 4 [0x4])))
        ]) D:/Dev-Cpp/MinGW64/lib/gcc/x86_64-w64-mingw32/4.9.2/include/c++/bits/stl_tree.h:908 646 {*call_pop}
     (expr_list:REG_DEAD (reg:SI 2 cx)
        (expr_list:REG_ARGS_SIZE (const_int -4 [0xfffffffffffffffc])
            (expr_list:REG_EH_REGION (const_int 0 [0])
                (nil))))
    (expr_list:SI (use (reg:SI 2 cx))
        (expr_list:SI (use (mem/f:SI (reg/f:SI 7 sp) [0  S4 A32]))
            (nil))))
(insn 232 231 234 26 (parallel [
            (set (reg/f:SI 7 sp)
                (plus:SI (reg/f:SI 7 sp)
                    (const_int -4 [0xfffffffffffffffc])))
            (clobber (reg:CC 17 flags))
        ]) D:/Dev-Cpp/MinGW64/lib/gcc/x86_64-w64-mingw32/4.9.2/include/c++/bits/stl_tree.h:908 220 {*addsi_1}
     (expr_list:REG_UNUSED (reg:CC 17 flags)
        (expr_list:REG_ARGS_SIZE (const_int 0 [0])
            (nil))))
(insn 234 232 236 26 (set (mem/f/c:SI (const:SI (plus:SI (symbol_ref:SI ("s") [flags 0x2]  <var_decl 06d9cd20 s>)
                    (const_int 12 [0xc]))) [6 MEM[(struct _Rb_tree_node_base * &)&s + 12]+0 S4 A32])
        (const:SI (plus:SI (symbol_ref:SI ("s") [flags 0x2]  <var_decl 06d9cd20 s>)
                (const_int 4 [0x4])))) D:/Dev-Cpp/MinGW64/lib/gcc/x86_64-w64-mingw32/4.9.2/include/c++/bits/stl_tree.h:909 90 {*movsi_internal}
     (nil))
(insn 236 234 238 26 (set (mem/f/c:SI (const:SI (plus:SI (symbol_ref:SI ("s") [flags 0x2]  <var_decl 06d9cd20 s>)
                    (const_int 8 [0x8]))) [6 MEM[(struct _Rb_tree_node_base * &)&s + 8]+0 S4 A32])
        (const_int 0 [0])) D:/Dev-Cpp/MinGW64/lib/gcc/x86_64-w64-mingw32/4.9.2/include/c++/bits/stl_tree.h:910 90 {*movsi_internal}
     (nil))
(insn 238 236 240 26 (set (mem/f/c:SI (const:SI (plus:SI (symbol_ref:SI ("s") [flags 0x2]  <var_decl 06d9cd20 s>)
                    (const_int 16 [0x10]))) [6 MEM[(struct _Rb_tree_node_base * &)&s + 16]+0 S4 A32])
        (const:SI (plus:SI (symbol_ref:SI ("s") [flags 0x2]  <var_decl 06d9cd20 s>)
                (const_int 4 [0x4])))) D:/Dev-Cpp/MinGW64/lib/gcc/x86_64-w64-mingw32/4.9.2/include/c++/bits/stl_tree.h:911 90 {*movsi_internal}
     (nil))
(insn 240 238 241 26 (set (mem/c:SI (const:SI (plus:SI (symbol_ref:SI ("s") [flags 0x2]  <var_decl 06d9cd20 s>)
                    (const_int 20 [0x14]))) [21 MEM[(struct _Rb_tree *)&s]._M_impl._M_node_count+0 S4 A32])
        (const_int 0 [0])) D:/Dev-Cpp/MinGW64/lib/gcc/x86_64-w64-mingw32/4.9.2/include/c++/bits/stl_tree.h:912 90 {*movsi_internal}
     (nil))
(insn 241 240 1249 26 (set (reg:SI 0 ax [orig:451 j ] [451])
        (mem/c:SI (plus:SI (reg/f:SI 6 bp)
                (const_int -28 [0xffffffffffffffe4])) [21 j+0 S4 A32])) D:\LHX\7.5 contest\t1.cpp:47 90 {*movsi_internal}
     (nil))
(insn 1249 241 911 26 (set (mem/c:SI (plus:SI (reg/f:SI 6 bp)
                (const_int -60 [0xffffffffffffffc4])) [45 %sfp+-36 S4 A32])
        (reg:SI 0 ax [orig:451 j ] [451])) D:\LHX\7.5 contest\t1.cpp:47 90 {*movsi_internal}
     (nil))
(insn 911 1249 1393 26 (set (reg:SI 5 di [orig:106 D.83218 ] [106])
        (reg:SI 0 ax [orig:451 j ] [451])) D:\LHX\7.5 contest\t1.cpp:47 90 {*movsi_internal}
     (nil))
(insn 1393 911 1394 26 (set (reg:SI 4 si [ b+4 ])
        (reg:SI 0 ax [orig:104 b ] [104])) D:\LHX\7.5 contest\t1.cpp:47 90 {*movsi_internal}
     (nil))
(insn 1394 1393 243 26 (parallel [
            (set (reg:SI 4 si [ b+4 ])
                (ashiftrt:SI (reg:SI 4 si [ b+4 ])
                    (const_int 31 [0x1f])))
            (clobber (reg:CC 17 flags))
        ]) D:\LHX\7.5 contest\t1.cpp:47 523 {ashrsi3_cvt}
     (expr_list:REG_UNUSED (reg:CC 17 flags)
        (nil)))
(note 243 1394 244 26 NOTE_INSN_DELETED)
(insn 244 243 245 26 (parallel [
            (set (reg:CCZ 17 flags)
                (compare:CCZ (ior:SI (reg:SI 0 ax [503])
                        (reg:SI 4 si [ b+4 ]))
                    (const_int 0 [0])))
            (clobber (reg:SI 0 ax [503]))
        ]) D:\LHX\7.5 contest\t1.cpp:26 425 {*iorsi_3}
     (expr_list:REG_DEAD (reg:SI 0 ax [503])
        (expr_list:REG_UNUSED (reg:SI 0 ax [503])
            (nil))))
(jump_insn 245 244 246 26 (set (pc)
        (if_then_else (eq (reg:CCZ 17 flags)
                (const_int 0 [0]))
            (label_ref:SI 789)
            (pc))) D:\LHX\7.5 contest\t1.cpp:26 596 {*jcc_1}
     (expr_list:REG_DEAD (reg:CCZ 17 flags)
        (int_list:REG_BR_PROB 900 (nil)))
 -> 789)
;;  succ:       27 [91.0%]  (FALLTHRU,CAN_FALLTHRU)
;;              112 [9.0%]  (CAN_FALLTHRU)
;; lr  out 	 4 [si] 5 [di] 6 [bp] 7 [sp] 20 [frame]
;; live  out 	 4 [si] 5 [di] 6 [bp] 7 [sp] 20 [frame]

;; basic block 27, loop depth 0, count 0, freq 24, maybe hot
;;  prev block 26, next block 28, flags: (REACHABLE, RTL)
;;  pred:       26 [91.0%]  (FALLTHRU,CAN_FALLTHRU)
;; bb 27 artificial_defs: { }
;; bb 27 artificial_uses: { u-1(6){ }u-1(7){ }}
;; lr  in  	 4 [si] 5 [di] 6 [bp] 7 [sp] 20 [frame]
;; lr  use 	 4 [si] 5 [di] 6 [bp] 7 [sp]
;; lr  def 	 0 [ax] 1 [dx] 2 [cx] 3 [bx] 17 [flags]
;; live  in  	 4 [si] 5 [di] 6 [bp] 7 [sp] 20 [frame]
;; live  gen 	 0 [ax] 1 [dx] 2 [cx] 3 [bx]
;; live  kill	 17 [flags]
(note 246 245 1385 27 [bb 27] NOTE_INSN_BASIC_BLOCK)
(insn 1385 246 1502 27 (set (reg:SI 0 ax [orig:135 a ] [135])
        (const_int 19260817 [0x125e591])) D:\LHX\7.5 contest\t1.cpp:26 90 {*movsi_internal}
     (nil))
(insn 1502 1385 1387 27 (parallel [
            (set (reg:SI 1 dx [ a+4 ])
                (const_int 0 [0]))
            (clobber (reg:CC 17 flags))
        ]) D:\LHX\7.5 contest\t1.cpp:26 82 {*movsi_xor}
     (nil))
(insn 1387 1502 1388 27 (set (mem/c:SI (plus:SI (reg/f:SI 6 bp)
                (const_int -56 [0xffffffffffffffc8])) [45 %sfp+-32 S4 A64])
        (const_int 1 [0x1])) D:\LHX\7.5 contest\t1.cpp:26 90 {*movsi_internal}
     (nil))
(insn 1388 1387 1389 27 (set (mem/c:SI (plus:SI (reg/f:SI 6 bp)
                (const_int -52 [0xffffffffffffffcc])) [45 %sfp+-28 S4 A32])
        (const_int 0 [0])) D:\LHX\7.5 contest\t1.cpp:26 90 {*movsi_internal}
     (nil))
(insn 1389 1388 1390 27 (set (reg:SI 2 cx [orig:104 b ] [104])
        (reg:SI 5 di [orig:104 b ] [104])) D:\LHX\7.5 contest\t1.cpp:26 90 {*movsi_internal}
     (expr_list:REG_DEAD (reg:SI 3 bx [orig:104 b ] [104])
        (nil)))
(insn 1390 1389 1081 27 (set (reg:SI 3 bx [ b+4 ])
        (reg:SI 4 si [ b+4 ])) D:\LHX\7.5 contest\t1.cpp:26 90 {*movsi_internal}
     (expr_list:REG_DEAD (reg:SI 4 si [ b+4 ])
        (nil)))
(insn 1081 1390 1391 27 (set (mem/c:SI (plus:SI (reg/f:SI 6 bp)
                (const_int -72 [0xffffffffffffffb8])) [45 %sfp+-48 S4 A64])
        (reg:SI 5 di [orig:106 D.83218 ] [106])) D:\LHX\7.5 contest\t1.cpp:26 90 {*movsi_internal}
     (expr_list:REG_DEAD (reg:SI 5 di [orig:106 D.83218 ] [106])
        (nil)))
(insn 1391 1081 1392 27 (set (mem/c:SI (plus:SI (reg/f:SI 6 bp)
                (const_int -48 [0xffffffffffffffd0])) [45 %sfp+-24 S4 A64])
        (reg:SI 0 ax [orig:135 a ] [135])) D:\LHX\7.5 contest\t1.cpp:26 90 {*movsi_internal}
     (expr_list:REG_DEAD (reg:SI 0 ax [orig:135 a ] [135])
        (nil)))
(insn 1392 1391 271 27 (set (mem/c:SI (plus:SI (reg/f:SI 6 bp)
                (const_int -44 [0xffffffffffffffd4])) [45 %sfp+-20 S4 A32])
        (reg:SI 1 dx [ a+4 ])) D:\LHX\7.5 contest\t1.cpp:26 90 {*movsi_internal}
     (expr_list:REG_DEAD (reg:SI 1 dx [ a+4 ])
        (nil)))
;;  succ:       28 [100.0%]  (FALLTHRU,CAN_FALLTHRU)
;; lr  out 	 2 [cx] 3 [bx] 6 [bp] 7 [sp] 20 [frame]
;; live  out 	 2 [cx] 3 [bx] 6 [bp] 7 [sp] 20 [frame]

;; basic block 28, loop depth 0, count 0, freq 270, maybe hot
;;  prev block 27, next block 29, flags: (REACHABLE, RTL, MODIFIED)
;;  pred:       27 [100.0%]  (FALLTHRU,CAN_FALLTHRU)
;;              30 [91.0%]  (DFS_BACK,CAN_FALLTHRU)
;; bb 28 artificial_defs: { }
;; bb 28 artificial_uses: { u-1(6){ }u-1(7){ }}
;; lr  in  	 2 [cx] 3 [bx] 6 [bp] 7 [sp] 20 [frame]
;; lr  use 	 2 [cx] 6 [bp] 7 [sp]
;; lr  def 	 4 [si] 17 [flags]
;; live  in  	 2 [cx] 3 [bx] 6 [bp] 7 [sp] 20 [frame]
;; live  gen 	 4 [si] 17 [flags]
;; live  kill	 17 [flags]
(code_label 271 1392 247 28 133 "" [1 uses])
(note 247 271 1167 28 [bb 28] NOTE_INSN_BASIC_BLOCK)
(insn 1167 247 248 28 (set (reg:SI 4 si [orig:439 D.83220 ] [439])
        (reg:SI 2 cx [orig:104 b ] [104])) D:\LHX\7.5 contest\t1.cpp:27 90 {*movsi_internal}
     (nil))
(insn 248 1167 251 28 (parallel [
            (set (reg:SI 4 si [orig:439 D.83220 ] [439])
                (and:SI (reg:SI 4 si [orig:439 D.83220 ] [439])
                    (const_int 1 [0x1])))
            (clobber (reg:CC 17 flags))
        ]) D:\LHX\7.5 contest\t1.cpp:27 370 {*andsi_1}
     (expr_list:REG_UNUSED (reg:CC 17 flags)
        (nil)))
(insn 251 248 252 28 (set (reg:CCZ 17 flags)
        (compare:CCZ (reg:SI 4 si [orig:439 D.83220 ] [439])
            (const_int 0 [0]))) D:\LHX\7.5 contest\t1.cpp:27 3 {*cmpsi_ccno_1}
     (expr_list:REG_DEAD (reg:SI 4 si [orig:439 D.83220 ] [439])
        (nil)))
(jump_insn 252 251 253 28 (set (pc)
        (if_then_else (eq (reg:CCZ 17 flags)
                (const_int 0 [0]))
            (label_ref:SI 261)
            (pc))) D:\LHX\7.5 contest\t1.cpp:27 596 {*jcc_1}
     (expr_list:REG_DEAD (reg:CCZ 17 flags)
        (int_list:REG_BR_PROB 5000 (nil)))
 -> 261)
;;  succ:       29 [50.0%]  (FALLTHRU,CAN_FALLTHRU)
;;              30 [50.0%]  (CAN_FALLTHRU)
;; lr  out 	 2 [cx] 3 [bx] 6 [bp] 7 [sp] 20 [frame]
;; live  out 	 2 [cx] 3 [bx] 6 [bp] 7 [sp] 20 [frame]

;; basic block 29, loop depth 0, count 0, freq 135, maybe hot
;;  prev block 28, next block 30, flags: (REACHABLE, RTL)
;;  pred:       28 [50.0%]  (FALLTHRU,CAN_FALLTHRU)
;; bb 29 artificial_defs: { }
;; bb 29 artificial_uses: { u-1(6){ }u-1(7){ }}
;; lr  in  	 2 [cx] 3 [bx] 6 [bp] 7 [sp] 20 [frame]
;; lr  use 	 6 [bp] 7 [sp]
;; lr  def 	 0 [ax] 1 [dx] 4 [si] 5 [di] 17 [flags]
;; live  in  	 2 [cx] 3 [bx] 6 [bp] 7 [sp] 20 [frame]
;; live  gen 	 0 [ax] 1 [dx] 4 [si] 5 [di]
;; live  kill	 17 [flags]
(note 253 252 1381 29 [bb 29] NOTE_INSN_BASIC_BLOCK)
(insn 1381 253 1382 29 (set (reg:SI 0 ax [orig:136 tmod ] [136])
        (mem/c:SI (plus:SI (reg/f:SI 6 bp)
                (const_int -56 [0xffffffffffffffc8])) [45 %sfp+-32 S4 A64])) D:\LHX\7.5 contest\t1.cpp:27 90 {*movsi_internal}
     (nil))
(insn 1382 1381 1498 29 (set (reg:SI 1 dx [ tmod+4 ])
        (mem/c:SI (plus:SI (reg/f:SI 6 bp)
                (const_int -52 [0xffffffffffffffcc])) [45 %sfp+-28 S4 A32])) D:\LHX\7.5 contest\t1.cpp:27 90 {*movsi_internal}
     (nil))
(insn 1498 1382 1499 29 (set (reg:SI 5 di [328])
        (mem/c:SI (plus:SI (reg/f:SI 6 bp)
                (const_int -48 [0xffffffffffffffd0])) [45 %sfp+-24 S4 A64])) D:\LHX\7.5 contest\t1.cpp:27 90 {*movsi_internal}
     (nil))
(insn 1499 1498 1327 29 (parallel [
            (set (reg:SI 5 di [328])
                (mult:SI (reg:SI 5 di [328])
                    (reg:SI 1 dx [ tmod+4 ])))
            (clobber (reg:CC 17 flags))
        ]) D:\LHX\7.5 contest\t1.cpp:27 306 {*mulsi3_1}
     (nil))
(note 1327 1499 1500 29 NOTE_INSN_DELETED)
(insn 1500 1327 1501 29 (set (reg:SI 4 si [329])
        (mem/c:SI (plus:SI (reg/f:SI 6 bp)
                (const_int -44 [0xffffffffffffffd4])) [45 %sfp+-20 S4 A32])) D:\LHX\7.5 contest\t1.cpp:27 90 {*movsi_internal}
     (nil))
(insn 1501 1500 256 29 (parallel [
            (set (reg:SI 4 si [329])
                (mult:SI (reg:SI 4 si [329])
                    (reg:SI 0 ax [orig:136 tmod ] [136])))
            (clobber (reg:CC 17 flags))
        ]) D:\LHX\7.5 contest\t1.cpp:27 306 {*mulsi3_1}
     (nil))
(insn 256 1501 1174 29 (parallel [
            (set (reg:SI 4 si [330])
                (plus:SI (reg:SI 4 si [329])
                    (reg:SI 5 di [328])))
            (clobber (reg:CC 17 flags))
        ]) D:\LHX\7.5 contest\t1.cpp:27 220 {*addsi_1}
     (expr_list:REG_DEAD (reg:SI 5 di [328])
        (expr_list:REG_UNUSED (reg:CC 17 flags)
            (nil))))
(insn 1174 256 257 29 (set (reg:SI 0 ax [orig:136 tmod ] [136])
        (mem/c:SI (plus:SI (reg/f:SI 6 bp)
                (const_int -56 [0xffffffffffffffc8])) [45 %sfp+-32 S4 A64])) D:\LHX\7.5 contest\t1.cpp:27 90 {*movsi_internal}
     (nil))
(insn 257 1174 1383 29 (parallel [
            (set (reg/v:DI 0 ax [orig:136 tmod ] [136])
                (mult:DI (zero_extend:DI (reg:SI 0 ax [orig:136 tmod ] [136]))
                    (zero_extend:DI (mem/c:SI (plus:SI (reg/f:SI 6 bp)
                                (const_int -48 [0xffffffffffffffd0])) [45 %sfp+-24 S4 A64]))))
            (clobber (reg:CC 17 flags))
        ]) D:\LHX\7.5 contest\t1.cpp:27 323 {*umulsidi3_1}
     (expr_list:REG_UNUSED (reg:CC 17 flags)
        (nil)))
(insn 1383 257 1384 29 (set (mem/c:SI (plus:SI (reg/f:SI 6 bp)
                (const_int -56 [0xffffffffffffffc8])) [45 %sfp+-32 S4 A64])
        (reg:SI 0 ax [orig:136 tmod ] [136])) D:\LHX\7.5 contest\t1.cpp:27 90 {*movsi_internal}
     (expr_list:REG_DEAD (reg:SI 0 ax [orig:136 tmod ] [136])
        (nil)))
(insn 1384 1383 258 29 (set (mem/c:SI (plus:SI (reg/f:SI 6 bp)
                (const_int -52 [0xffffffffffffffcc])) [45 %sfp+-28 S4 A32])
        (reg:SI 1 dx [ tmod+4 ])) D:\LHX\7.5 contest\t1.cpp:27 90 {*movsi_internal}
     (expr_list:REG_DEAD (reg:SI 1 dx [ tmod+4 ])
        (nil)))
(note 258 1384 259 29 NOTE_INSN_DELETED)
(insn 259 258 261 29 (parallel [
            (set (mem/c:SI (plus:SI (reg/f:SI 6 bp)
                        (const_int -52 [0xffffffffffffffcc])) [45 %sfp+-28 S4 A32])
                (plus:SI (mem/c:SI (plus:SI (reg/f:SI 6 bp)
                            (const_int -52 [0xffffffffffffffcc])) [45 %sfp+-28 S4 A32])
                    (reg:SI 4 si [330])))
            (clobber (reg:CC 17 flags))
        ]) D:\LHX\7.5 contest\t1.cpp:27 220 {*addsi_1}
     (expr_list:REG_DEAD (reg:SI 4 si [330])
        (expr_list:REG_UNUSED (reg:CC 17 flags)
            (nil))))
;;  succ:       30 [100.0%]  (FALLTHRU,CAN_FALLTHRU)
;; lr  out 	 2 [cx] 3 [bx] 6 [bp] 7 [sp] 20 [frame]
;; live  out 	 2 [cx] 3 [bx] 6 [bp] 7 [sp] 20 [frame]

;; basic block 30, loop depth 0, count 0, freq 270, maybe hot
;;  prev block 29, next block 31, flags: (REACHABLE, RTL, MODIFIED)
;;  pred:       28 [50.0%]  (CAN_FALLTHRU)
;;              29 [100.0%]  (FALLTHRU,CAN_FALLTHRU)
;; bb 30 artificial_defs: { }
;; bb 30 artificial_uses: { u-1(6){ }u-1(7){ }}
;; lr  in  	 2 [cx] 3 [bx] 6 [bp] 7 [sp] 20 [frame]
;; lr  use 	 2 [cx] 3 [bx] 6 [bp] 7 [sp]
;; lr  def 	 0 [ax] 1 [dx] 2 [cx] 3 [bx] 4 [si] 17 [flags]
;; live  in  	 2 [cx] 3 [bx] 6 [bp] 7 [sp] 20 [frame]
;; live  gen 	 0 [ax] 1 [dx] 2 [cx] 3 [bx] 4 [si] 17 [flags]
;; live  kill	 0 [ax] 17 [flags]
(code_label 261 259 262 30 132 "" [1 uses])
(note 262 261 1378 30 [bb 30] NOTE_INSN_BASIC_BLOCK)
(insn 1378 262 1494 30 (set (reg:SI 1 dx [ a+4 ])
        (mem/c:SI (plus:SI (reg/f:SI 6 bp)
                (const_int -44 [0xffffffffffffffd4])) [45 %sfp+-20 S4 A32])) D:\LHX\7.5 contest\t1.cpp:28 90 {*movsi_internal}
     (nil))
(insn 1494 1378 1495 30 (set (reg:SI 4 si [332])
        (mem/c:SI (plus:SI (reg/f:SI 6 bp)
                (const_int -48 [0xffffffffffffffd0])) [45 %sfp+-24 S4 A64])) D:\LHX\7.5 contest\t1.cpp:28 90 {*movsi_internal}
     (nil))
(insn 1495 1494 265 30 (parallel [
            (set (reg:SI 4 si [332])
                (mult:SI (reg:SI 4 si [332])
                    (reg:SI 1 dx [ a+4 ])))
            (clobber (reg:CC 17 flags))
        ]) D:\LHX\7.5 contest\t1.cpp:28 306 {*mulsi3_1}
     (nil))
(insn 265 1495 1329 30 (parallel [
            (set (reg:SI 4 si [334])
                (ashift:SI (reg:SI 4 si [332])
                    (const_int 1 [0x1])))
            (clobber (reg:CC 17 flags))
        ]) D:\LHX\7.5 contest\t1.cpp:28 496 {*ashlsi3_1}
     (expr_list:REG_UNUSED (reg:CC 17 flags)
        (nil)))
(note 1329 265 1295 30 NOTE_INSN_DELETED)
(insn 1295 1329 266 30 (set (reg:SI 0 ax [orig:135 a ] [135])
        (mem/c:SI (plus:SI (reg/f:SI 6 bp)
                (const_int -48 [0xffffffffffffffd0])) [45 %sfp+-24 S4 A64])) D:\LHX\7.5 contest\t1.cpp:28 90 {*movsi_internal}
     (nil))
(insn 266 1295 1379 30 (parallel [
            (set (reg/v:DI 0 ax [orig:135 a ] [135])
                (mult:DI (zero_extend:DI (reg:SI 0 ax [orig:135 a ] [135]))
                    (zero_extend:DI (reg:SI 0 ax))))
            (clobber (reg:CC 17 flags))
        ]) D:\LHX\7.5 contest\t1.cpp:28 323 {*umulsidi3_1}
     (expr_list:REG_UNUSED (reg:CC 17 flags)
        (nil)))
(insn 1379 266 1380 30 (set (mem/c:SI (plus:SI (reg/f:SI 6 bp)
                (const_int -48 [0xffffffffffffffd0])) [45 %sfp+-24 S4 A64])
        (reg:SI 0 ax [orig:135 a ] [135])) D:\LHX\7.5 contest\t1.cpp:28 90 {*movsi_internal}
     (expr_list:REG_DEAD (reg:SI 0 ax [orig:135 a ] [135])
        (nil)))
(insn 1380 1379 267 30 (set (mem/c:SI (plus:SI (reg/f:SI 6 bp)
                (const_int -44 [0xffffffffffffffd4])) [45 %sfp+-20 S4 A32])
        (reg:SI 1 dx [ a+4 ])) D:\LHX\7.5 contest\t1.cpp:28 90 {*movsi_internal}
     (expr_list:REG_DEAD (reg:SI 1 dx [ a+4 ])
        (nil)))
(note 267 1380 268 30 NOTE_INSN_DELETED)
(insn 268 267 1496 30 (parallel [
            (set (mem/c:SI (plus:SI (reg/f:SI 6 bp)
                        (const_int -44 [0xffffffffffffffd4])) [45 %sfp+-20 S4 A32])
                (plus:SI (mem/c:SI (plus:SI (reg/f:SI 6 bp)
                            (const_int -44 [0xffffffffffffffd4])) [45 %sfp+-20 S4 A32])
                    (reg:SI 4 si [334])))
            (clobber (reg:CC 17 flags))
        ]) D:\LHX\7.5 contest\t1.cpp:28 220 {*addsi_1}
     (expr_list:REG_DEAD (reg:SI 4 si [334])
        (expr_list:REG_UNUSED (reg:CC 17 flags)
            (nil))))
(insn 1496 268 1497 30 (parallel [
            (set (reg:SI 2 cx [orig:104 b ] [104])
                (ior:SI (lshiftrt:SI (reg:SI 2 cx [orig:104 b ] [104])
                        (const_int 1 [0x1]))
                    (ashift:SI (reg:SI 3 bx [ b+4 ])
                        (minus:QI (const_int 32 [0x20])
                            (const_int 1 [0x1])))))
            (clobber (reg:CC 17 flags))
        ]) D:\LHX\7.5 contest\t1.cpp:28 521 {x86_shrd}
     (nil))
(insn 1497 1496 272 30 (parallel [
            (set (reg:SI 3 bx [ b+4 ])
                (lshiftrt:SI (reg:SI 3 bx [ b+4 ])
                    (const_int 1 [0x1])))
            (clobber (reg:CC 17 flags))
        ]) D:\LHX\7.5 contest\t1.cpp:28 529 {*lshrsi3_1}
     (nil))
(note 272 1497 1178 30 NOTE_INSN_DELETED)
(insn 1178 272 273 30 (set (reg:SI 0 ax [504])
        (reg:SI 3 bx [ b+4 ])) D:\LHX\7.5 contest\t1.cpp:26 90 {*movsi_internal}
     (nil))
(insn 273 1178 274 30 (parallel [
            (set (reg:CCZ 17 flags)
                (compare:CCZ (ior:SI (reg:SI 0 ax [504])
                        (reg:SI 2 cx [orig:104 b ] [104]))
                    (const_int 0 [0])))
            (clobber (reg:SI 0 ax [504]))
        ]) D:\LHX\7.5 contest\t1.cpp:26 425 {*iorsi_3}
     (expr_list:REG_DEAD (reg:SI 0 ax [504])
        (expr_list:REG_UNUSED (reg:SI 0 ax [504])
            (nil))))
(jump_insn 274 273 995 30 (set (pc)
        (if_then_else (ne (reg:CCZ 17 flags)
                (const_int 0 [0]))
            (label_ref:SI 271)
            (pc))) D:\LHX\7.5 contest\t1.cpp:26 596 {*jcc_1}
     (expr_list:REG_DEAD (reg:CCZ 17 flags)
        (int_list:REG_BR_PROB 9100 (nil)))
 -> 271)
;;  succ:       28 [91.0%]  (DFS_BACK,CAN_FALLTHRU)
;;              31 [9.0%]  (FALLTHRU,CAN_FALLTHRU,LOOP_EXIT)
;; lr  out 	 2 [cx] 3 [bx] 6 [bp] 7 [sp] 20 [frame]
;; live  out 	 2 [cx] 3 [bx] 6 [bp] 7 [sp] 20 [frame]

;; basic block 31, loop depth 0, count 0, freq 24, maybe hot
;;  prev block 30, next block 32, flags: (REACHABLE, RTL, MODIFIED)
;;  pred:       30 [9.0%]  (FALLTHRU,CAN_FALLTHRU,LOOP_EXIT)
;; bb 31 artificial_defs: { }
;; bb 31 artificial_uses: { u-1(6){ }u-1(7){ }}
;; lr  in  	 6 [bp] 7 [sp] 20 [frame]
;; lr  use 	 6 [bp] 7 [sp]
;; lr  def 	 5 [di]
;; live  in  	 6 [bp] 7 [sp] 20 [frame]
;; live  gen 	 5 [di]
;; live  kill	
(note 995 274 1083 31 [bb 31] NOTE_INSN_BASIC_BLOCK)
(insn 1083 995 275 31 (set (reg:SI 5 di [orig:106 D.83218 ] [106])
        (mem/c:SI (plus:SI (reg/f:SI 6 bp)
                (const_int -72 [0xffffffffffffffb8])) [45 %sfp+-48 S4 A64])) 90 {*movsi_internal}
     (nil))
;;  succ:       32 [100.0%]  (FALLTHRU,CAN_FALLTHRU)
;; lr  out 	 5 [di] 6 [bp] 7 [sp] 20 [frame]
;; live  out 	 5 [di] 6 [bp] 7 [sp] 20 [frame]

;; basic block 32, loop depth 0, count 0, freq 27, maybe hot
;;  prev block 31, next block 33, flags: (REACHABLE, RTL, MODIFIED)
;;  pred:       31 [100.0%]  (FALLTHRU,CAN_FALLTHRU)
;;              112 [100.0%]  (CAN_FALLTHRU)
;; bb 32 artificial_defs: { }
;; bb 32 artificial_uses: { u-1(6){ }u-1(7){ }}
;; lr  in  	 5 [di] 6 [bp] 7 [sp] 20 [frame]
;; lr  use 	 6 [bp] 7 [sp]
;; lr  def 	 0 [ax] 17 [flags]
;; live  in  	 5 [di] 6 [bp] 7 [sp] 20 [frame]
;; live  gen 	 0 [ax] 17 [flags]
;; live  kill	
(code_label 275 1083 276 32 131 "" [1 uses])
(note 276 275 1252 32 [bb 32] NOTE_INSN_BASIC_BLOCK)
(insn 1252 276 277 32 (set (reg:SI 0 ax [orig:451 j ] [451])
        (mem/c:SI (plus:SI (reg/f:SI 6 bp)
                (const_int -60 [0xffffffffffffffc4])) [45 %sfp+-36 S4 A32])) D:\LHX\7.5 contest\t1.cpp:49 90 {*movsi_internal}
     (nil))
(insn 277 1252 278 32 (set (reg:CCGC 17 flags)
        (compare:CCGC (reg:SI 0 ax [orig:451 j ] [451])
            (mem/c:SI (symbol_ref:SI ("n") [flags 0x2]  <var_decl 06e5d660 n>) [21 n+0 S4 A32]))) D:\LHX\7.5 contest\t1.cpp:49 7 {*cmpsi_1}
     (nil))
(jump_insn 278 277 279 32 (set (pc)
        (if_then_else (gt (reg:CCGC 17 flags)
                (const_int 0 [0]))
            (label_ref:SI 791)
            (pc))) D:\LHX\7.5 contest\t1.cpp:49 596 {*jcc_1}
     (expr_list:REG_DEAD (reg:CCGC 17 flags)
        (int_list:REG_BR_PROB 900 (nil)))
 -> 791)
;;  succ:       33 [91.0%]  (FALLTHRU,CAN_FALLTHRU)
;;              111 [9.0%]  (CAN_FALLTHRU)
;; lr  out 	 0 [ax] 5 [di] 6 [bp] 7 [sp] 20 [frame]
;; live  out 	 0 [ax] 5 [di] 6 [bp] 7 [sp] 20 [frame]

;; basic block 33, loop depth 0, count 0, freq 24, maybe hot
;;  prev block 32, next block 34, flags: (REACHABLE, RTL)
;;  pred:       32 [91.0%]  (FALLTHRU,CAN_FALLTHRU)
;; bb 33 artificial_defs: { }
;; bb 33 artificial_uses: { u-1(6){ }u-1(7){ }}
;; lr  in  	 0 [ax] 5 [di] 6 [bp] 7 [sp] 20 [frame]
;; lr  use 	 0 [ax] 6 [bp] 7 [sp]
;; lr  def 	 2 [cx] 3 [bx] 17 [flags]
;; live  in  	 0 [ax] 5 [di] 6 [bp] 7 [sp] 20 [frame]
;; live  gen 	 2 [cx] 3 [bx]
;; live  kill	 17 [flags]
(note 279 278 1493 33 [bb 33] NOTE_INSN_BASIC_BLOCK)
(insn 1493 279 21 33 (parallel [
            (set (reg/f:SI 2 cx [orig:189 __i$_M_node ] [189])
                (const_int 0 [0]))
            (clobber (reg:CC 17 flags))
        ]) D:\LHX\7.5 contest\t1.cpp:49 82 {*movsi_xor}
     (nil))
(insn 21 1493 22 33 (set (mem/c:SI (plus:SI (reg/f:SI 6 bp)
                (const_int -80 [0xffffffffffffffb0])) [45 %sfp+-56 S4 A32])
        (const_int 0 [0])) D:\LHX\7.5 contest\t1.cpp:49 90 {*movsi_internal}
     (expr_list:REG_EQUAL (const_int 0 [0])
        (nil)))
(insn 22 21 899 33 (set (mem/c:SI (plus:SI (reg/f:SI 6 bp)
                (const_int -48 [0xffffffffffffffd0])) [45 %sfp+-24 S4 A64])
        (const_int 1 [0x1])) D:\LHX\7.5 contest\t1.cpp:49 90 {*movsi_internal}
     (expr_list:REG_EQUAL (const_int 1 [0x1])
        (nil)))
(insn 899 22 1085 33 (set (reg:SI 3 bx [450])
        (plus:SI (reg:SI 0 ax [orig:451 j ] [451])
            (const_int 1 [0x1]))) 213 {*leasi}
     (expr_list:REG_DEAD (reg:SI 0 ax [orig:451 j ] [451])
        (nil)))
(insn 1085 899 575 33 (set (mem/c:SI (plus:SI (reg/f:SI 6 bp)
                (const_int -60 [0xffffffffffffffc4])) [45 %sfp+-36 S4 A32])
        (reg/f:SI 2 cx [orig:189 __i$_M_node ] [189])) 90 {*movsi_internal}
     (expr_list:REG_DEAD (reg/f:SI 2 cx [orig:189 __i$_M_node ] [189])
        (nil)))
;;  succ:       34 [100.0%]  (FALLTHRU,CAN_FALLTHRU)
;; lr  out 	 3 [bx] 5 [di] 6 [bp] 7 [sp] 20 [frame]
;; live  out 	 3 [bx] 5 [di] 6 [bp] 7 [sp] 20 [frame]

;; basic block 34, loop depth 0, count 0, freq 270, maybe hot
;;  prev block 33, next block 35, flags: (REACHABLE, RTL, MODIFIED)
;;  pred:       33 [100.0%]  (FALLTHRU,CAN_FALLTHRU)
;;              54 [100.0%]  (DFS_BACK,CAN_FALLTHRU)
;; bb 34 artificial_defs: { }
;; bb 34 artificial_uses: { u-1(6){ }u-1(7){ }}
;; lr  in  	 3 [bx] 5 [di] 6 [bp] 7 [sp] 20 [frame]
;; lr  use 	 3 [bx] 5 [di] 6 [bp] 7 [sp]
;; lr  def 	 0 [ax] 1 [dx] 2 [cx] 3 [bx] 4 [si] 5 [di] 17 [flags]
;; live  in  	 3 [bx] 5 [di] 6 [bp] 7 [sp] 20 [frame]
;; live  gen 	 0 [ax] 1 [dx] 2 [cx] 3 [bx] 4 [si] 5 [di] 17 [flags]
;; live  kill	 17 [flags]
(code_label 575 1085 280 34 170 "" [1 uses])
(note 280 575 1255 34 [bb 34] NOTE_INSN_BASIC_BLOCK)
(note 1255 280 1336 34 NOTE_INSN_DELETED)
(note 1336 1255 1181 34 NOTE_INSN_DELETED)
(insn 1181 1336 1364 34 (set (reg/v:SI 0 ax [orig:123 i ] [123])
        (mem/c:SI (plus:SI (reg/f:SI 6 bp)
                (const_int -48 [0xffffffffffffffd0])) [45 %sfp+-24 S4 A64])) D:\LHX\7.5 contest\t1.cpp:50 90 {*movsi_internal}
     (nil))
(insn 1364 1181 1335 34 (set (reg:SI 2 cx [339])
        (plus:SI (reg/v:SI 0 ax [orig:123 i ] [123])
            (const_int -1 [0xffffffffffffffff]))) D:\LHX\7.5 contest\t1.cpp:50 213 {*leasi}
     (expr_list:REG_DEAD (reg/v:SI 0 ax [orig:123 i ] [123])
        (nil)))
(note 1335 1364 284 34 NOTE_INSN_DELETED)
(note 284 1335 1365 34 NOTE_INSN_DELETED)
(insn 1365 284 1366 34 (set (reg:SI 0 ax [orig:136 tmod ] [136])
        (mem/c:SI (plus:SI (reg/f:SI 6 bp)
                (const_int -56 [0xffffffffffffffc8])) [45 %sfp+-32 S4 A64])) D:\LHX\7.5 contest\t1.cpp:50 90 {*movsi_internal}
     (nil))
(insn 1366 1365 1487 34 (set (reg:SI 1 dx [ tmod+4 ])
        (mem/c:SI (plus:SI (reg/f:SI 6 bp)
                (const_int -52 [0xffffffffffffffcc])) [45 %sfp+-28 S4 A32])) D:\LHX\7.5 contest\t1.cpp:50 90 {*movsi_internal}
     (nil))
(insn 1487 1366 1488 34 (set (reg:SI 4 si [340])
        (mem:SI (plus:SI (mult:SI (reg:SI 2 cx [339])
                    (const_int 8 [0x8]))
                (symbol_ref:SI ("pre") [flags 0x2]  <var_decl 06e5d8a0 pre>)) [34 pre S4 A64])) D:\LHX\7.5 contest\t1.cpp:50 90 {*movsi_internal}
     (nil))
(insn 1488 1487 286 34 (parallel [
            (set (reg:SI 4 si [340])
                (mult:SI (reg:SI 4 si [340])
                    (reg:SI 1 dx [ tmod+4 ])))
            (clobber (reg:CC 17 flags))
        ]) D:\LHX\7.5 contest\t1.cpp:50 306 {*mulsi3_1}
     (nil))
(note 286 1488 1333 34 NOTE_INSN_DELETED)
(note 1333 286 1489 34 NOTE_INSN_DELETED)
(insn 1489 1333 1490 34 (set (reg:SI 1 dx [342])
        (mem:SI (plus:SI (mult:SI (reg:SI 2 cx [339])
                    (const_int 8 [0x8]))
                (const:SI (plus:SI (symbol_ref:SI ("pre") [flags 0x2]  <var_decl 06e5d8a0 pre>)
                        (const_int 4 [0x4])))) [34 pre S4 A32])) D:\LHX\7.5 contest\t1.cpp:50 90 {*movsi_internal}
     (nil))
(insn 1490 1489 288 34 (parallel [
            (set (reg:SI 1 dx [342])
                (mult:SI (reg:SI 1 dx [342])
                    (reg:SI 0 ax [orig:136 tmod ] [136])))
            (clobber (reg:CC 17 flags))
        ]) D:\LHX\7.5 contest\t1.cpp:50 306 {*mulsi3_1}
     (nil))
(insn 288 1490 1187 34 (parallel [
            (set (reg:SI 4 si [344])
                (plus:SI (reg:SI 4 si [340])
                    (reg:SI 1 dx [342])))
            (clobber (reg:CC 17 flags))
        ]) D:\LHX\7.5 contest\t1.cpp:50 220 {*addsi_1}
     (expr_list:REG_DEAD (reg:SI 1 dx [342])
        (expr_list:REG_UNUSED (reg:CC 17 flags)
            (nil))))
(insn 1187 288 289 34 (set (reg:SI 0 ax [orig:345 D.83220 ] [345])
        (mem/c:SI (plus:SI (reg/f:SI 6 bp)
                (const_int -56 [0xffffffffffffffc8])) [45 %sfp+-32 S4 A64])) D:\LHX\7.5 contest\t1.cpp:50 90 {*movsi_internal}
     (nil))
(insn 289 1187 290 34 (parallel [
            (set (reg:DI 0 ax [orig:345 D.83220 ] [345])
                (mult:DI (zero_extend:DI (reg:SI 0 ax [orig:345 D.83220 ] [345]))
                    (zero_extend:DI (mem:SI (plus:SI (mult:SI (reg:SI 2 cx [339])
                                    (const_int 8 [0x8]))
                                (symbol_ref:SI ("pre") [flags 0x2]  <var_decl 06e5d8a0 pre>)) [34 pre S4 A64]))))
            (clobber (reg:CC 17 flags))
        ]) D:\LHX\7.5 contest\t1.cpp:50 323 {*umulsidi3_1}
     (expr_list:REG_DEAD (reg:SI 2 cx [339])
        (expr_list:REG_UNUSED (reg:CC 17 flags)
            (nil))))
(note 290 289 291 34 NOTE_INSN_DELETED)
(insn 291 290 1367 34 (parallel [
            (set (reg:SI 1 dx [ D.83220+4 ])
                (plus:SI (reg:SI 1 dx [ D.83220+4 ])
                    (reg:SI 4 si [344])))
            (clobber (reg:CC 17 flags))
        ]) D:\LHX\7.5 contest\t1.cpp:50 220 {*addsi_1}
     (expr_list:REG_DEAD (reg:SI 4 si [344])
        (expr_list:REG_UNUSED (reg:CC 17 flags)
            (nil))))
(insn 1367 291 1368 34 (set (reg:SI 4 si [347])
        (mem:SI (plus:SI (mult:SI (reg:SI 5 di [orig:106 D.83218 ] [106])
                    (const_int 8 [0x8]))
                (symbol_ref:SI ("pre") [flags 0x2]  <var_decl 06e5d8a0 pre>)) [34 pre S4 A64])) D:\LHX\7.5 contest\t1.cpp:50 90 {*movsi_internal}
     (nil))
(insn 1368 1367 1369 34 (set (reg:SI 5 di [+4 ])
        (mem:SI (plus:SI (mult:SI (reg:SI 5 di [orig:106 D.83218 ] [106])
                    (const_int 8 [0x8]))
                (const:SI (plus:SI (symbol_ref:SI ("pre") [flags 0x2]  <var_decl 06e5d8a0 pre>)
                        (const_int 4 [0x4])))) [34 pre S4 A32])) D:\LHX\7.5 contest\t1.cpp:50 90 {*movsi_internal}
     (nil))
(insn 1369 1368 1370 34 (parallel [
            (set (reg:CC 17 flags)
                (compare:CC (reg:SI 4 si [347])
                    (reg:SI 0 ax [orig:345 D.83220 ] [345])))
            (set (reg:SI 4 si [orig:112 t1 ] [112])
                (minus:SI (reg:SI 4 si [347])
                    (reg:SI 0 ax [orig:345 D.83220 ] [345])))
        ]) D:\LHX\7.5 contest\t1.cpp:50 282 {*subsi_3}
     (expr_list:REG_DEAD (reg:SI 0 ax [orig:345 D.83220 ] [345])
        (nil)))
(insn 1370 1369 1189 34 (parallel [
            (set (reg:SI 5 di [ t1+4 ])
                (minus:SI (reg:SI 5 di [+4 ])
                    (plus:SI (ltu:SI (reg:CC 17 flags)
                            (const_int 0 [0]))
                        (reg:SI 1 dx [ D.83220+4 ]))))
            (clobber (reg:CC 17 flags))
        ]) D:\LHX\7.5 contest\t1.cpp:50 290 {*subsi3_carry}
     (expr_list:REG_DEAD (reg:CC 17 flags)
        (expr_list:REG_DEAD (reg:SI 1 dx [ D.83220+4 ])
            (expr_list:REG_UNUSED (reg:CC 17 flags)
                (nil)))))
(insn 1189 1370 1371 34 (set (reg/v:SI 0 ax [orig:123 i ] [123])
        (mem/c:SI (plus:SI (reg/f:SI 6 bp)
                (const_int -48 [0xffffffffffffffd0])) [45 %sfp+-24 S4 A64])) D:\LHX\7.5 contest\t1.cpp:51 90 {*movsi_internal}
     (nil))
(insn 1371 1189 1372 34 (set (reg:SI 1 dx [ D.83220+4 ])
        (mem:SI (plus:SI (mult:SI (reg/v:SI 0 ax [orig:123 i ] [123])
                    (const_int 8 [0x8]))
                (const:SI (plus:SI (symbol_ref:SI ("suf") [flags 0x2]  <var_decl 06e5d9c0 suf>)
                        (const_int 4 [0x4])))) [34 suf S4 A32])) D:\LHX\7.5 contest\t1.cpp:51 90 {*movsi_internal}
     (nil))
(insn 1372 1371 1373 34 (set (reg:SI 0 ax [orig:113 D.83220 ] [113])
        (mem:SI (plus:SI (mult:SI (reg/v:SI 0 ax [orig:123 i ] [123])
                    (const_int 8 [0x8]))
                (symbol_ref:SI ("suf") [flags 0x2]  <var_decl 06e5d9c0 suf>)) [34 suf S4 A64])) D:\LHX\7.5 contest\t1.cpp:51 90 {*movsi_internal}
     (nil))
(insn 1373 1372 1374 34 (set (mem/c:SI (plus:SI (reg/f:SI 6 bp)
                (const_int -72 [0xffffffffffffffb8])) [45 %sfp+-48 S4 A64])
        (reg:SI 0 ax [orig:113 D.83220 ] [113])) D:\LHX\7.5 contest\t1.cpp:51 90 {*movsi_internal}
     (expr_list:REG_DEAD (reg:SI 0 ax [orig:113 D.83220 ] [113])
        (nil)))
(insn 1374 1373 863 34 (set (mem/c:SI (plus:SI (reg/f:SI 6 bp)
                (const_int -68 [0xffffffffffffffbc])) [45 %sfp+-44 S4 A32])
        (reg:SI 1 dx [ D.83220+4 ])) D:\LHX\7.5 contest\t1.cpp:51 90 {*movsi_internal}
     (expr_list:REG_DEAD (reg:SI 1 dx [ D.83220+4 ])
        (nil)))
(insn 863 1374 1191 34 (set (reg:SI 0 ax [orig:427 D.83220 ] [427])
        (mem:SI (plus:SI (mult:SI (reg:SI 3 bx [450])
                    (const_int 8 [0x8]))
                (symbol_ref:SI ("suf") [flags 0x2]  <var_decl 06e5d9c0 suf>)) [34 suf S4 A64])) D:\LHX\7.5 contest\t1.cpp:51 90 {*movsi_internal}
     (nil))
(insn 1191 863 864 34 (set (mem/c:SI (plus:SI (reg/f:SI 6 bp)
                (const_int -64 [0xffffffffffffffc0])) [45 %sfp+-40 S4 A32])
        (reg:SI 0 ax [orig:427 D.83220 ] [427])) D:\LHX\7.5 contest\t1.cpp:51 90 {*movsi_internal}
     (expr_list:REG_DEAD (reg:SI 0 ax [orig:427 D.83220 ] [427])
        (nil)))
(insn 864 1191 1192 34 (set (reg:SI 0 ax [orig:428 D.83220+4 ] [428])
        (mem:SI (plus:SI (mult:SI (reg:SI 3 bx [450])
                    (const_int 8 [0x8]))
                (const:SI (plus:SI (symbol_ref:SI ("suf") [flags 0x2]  <var_decl 06e5d9c0 suf>)
                        (const_int 4 [0x4])))) [34 suf S4 A32])) D:\LHX\7.5 contest\t1.cpp:51 90 {*movsi_internal}
     (expr_list:REG_DEAD (reg:SI 3 bx [450])
        (nil)))
(insn 1192 864 890 34 (set (mem/c:SI (plus:SI (reg/f:SI 6 bp)
                (const_int -76 [0xffffffffffffffb4])) [45 %sfp+-52 S4 A32])
        (reg:SI 0 ax [orig:428 D.83220+4 ] [428])) D:\LHX\7.5 contest\t1.cpp:51 90 {*movsi_internal}
     (expr_list:REG_DEAD (reg:SI 0 ax [orig:428 D.83220+4 ] [428])
        (nil)))
(insn 890 1192 1491 34 (set (reg/f:SI 3 bx [orig:203 __i$_M_node ] [203])
        (const:SI (plus:SI (symbol_ref:SI ("s") [flags 0x2]  <var_decl 06d9cd20 s>)
                (const_int 4 [0x4])))) D:/Dev-Cpp/MinGW64/lib/gcc/x86_64-w64-mingw32/4.9.2/include/c++/bits/stl_tree.h:1260 90 {*movsi_internal}
     (nil))
(insn 1491 890 1492 34 (set (reg:SI 0 ax)
        (mem/c:SI (plus:SI (reg/f:SI 6 bp)
                (const_int -60 [0xffffffffffffffc4])) [45 %sfp+-36 S4 A32])) D:/Dev-Cpp/MinGW64/lib/gcc/x86_64-w64-mingw32/4.9.2/include/c++/bits/stl_tree.h:1260 90 {*movsi_internal}
     (nil))
(insn 1492 1491 301 34 (set (reg:CCZ 17 flags)
        (compare:CCZ (reg:SI 0 ax)
            (const_int 0 [0]))) D:/Dev-Cpp/MinGW64/lib/gcc/x86_64-w64-mingw32/4.9.2/include/c++/bits/stl_tree.h:1260 3 {*cmpsi_ccno_1}
     (nil))
(jump_insn 301 1492 302 34 (set (pc)
        (if_then_else (eq (reg:CCZ 17 flags)
                (const_int 0 [0]))
            (label_ref:SI 661)
            (pc))) D:/Dev-Cpp/MinGW64/lib/gcc/x86_64-w64-mingw32/4.9.2/include/c++/bits/stl_tree.h:1260 596 {*jcc_1}
     (expr_list:REG_DEAD (reg:CCZ 17 flags)
        (int_list:REG_BR_PROB 900 (nil)))
 -> 661)
;;  succ:       35 [91.0%]  (FALLTHRU,CAN_FALLTHRU)
;;              45 [9.0%]  (CAN_FALLTHRU)
;; lr  out 	 3 [bx] 4 [si] 5 [di] 6 [bp] 7 [sp] 20 [frame]
;; live  out 	 3 [bx] 4 [si] 5 [di] 6 [bp] 7 [sp] 20 [frame]

;; basic block 35, loop depth 0, count 0, freq 245, maybe hot
;;  prev block 34, next block 36, flags: (REACHABLE, RTL, MODIFIED)
;;  pred:       34 [91.0%]  (FALLTHRU,CAN_FALLTHRU)
;; bb 35 artificial_defs: { }
;; bb 35 artificial_uses: { u-1(6){ }u-1(7){ }}
;; lr  in  	 3 [bx] 4 [si] 5 [di] 6 [bp] 7 [sp] 20 [frame]
;; lr  use 	 6 [bp] 7 [sp]
;; lr  def 	 2 [cx]
;; live  in  	 3 [bx] 4 [si] 5 [di] 6 [bp] 7 [sp] 20 [frame]
;; live  gen 	 2 [cx]
;; live  kill	
(note 302 301 1088 35 [bb 35] NOTE_INSN_BASIC_BLOCK)
(insn 1088 302 1593 35 (set (reg/f:SI 2 cx [orig:189 __i$_M_node ] [189])
        (mem/c:SI (plus:SI (reg/f:SI 6 bp)
                (const_int -60 [0xffffffffffffffc4])) [45 %sfp+-36 S4 A32])) D:/Dev-Cpp/MinGW64/lib/gcc/x86_64-w64-mingw32/4.9.2/include/c++/bits/stl_tree.h:1260 90 {*movsi_internal}
     (nil))
(jump_insn 1593 1088 1594 35 (set (pc)
        (label_ref 320)) -1
     (nil)
 -> 320)
;;  succ:       39 [100.0%]  (CAN_FALLTHRU)
;; lr  out 	 2 [cx] 3 [bx] 4 [si] 5 [di] 6 [bp] 7 [sp] 20 [frame]
;; live  out 	 2 [cx] 3 [bx] 4 [si] 5 [di] 6 [bp] 7 [sp] 20 [frame]

(barrier 1594 1593 1596)
;; basic block 36, loop depth 0, count 0, freq 1363, maybe hot
;;  prev block 35, next block 37, flags: (REACHABLE, RTL, MODIFIED)
;;  pred:       39 [50.0%]  (CAN_FALLTHRU)
;; bb 36 artificial_defs: { }
;; bb 36 artificial_uses: { u-1(6){ }u-1(7){ }}
;; lr  in  	 2 [cx] 3 [bx] 4 [si] 5 [di] 6 [bp] 7 [sp] 17 [flags] 20 [frame]
;; lr  use 	 6 [bp] 7 [sp] 17 [flags]
;; lr  def 	
;; live  in  	 2 [cx] 3 [bx] 4 [si] 5 [di] 6 [bp] 7 [sp] 17 [flags] 20 [frame]
;; live  gen 	
;; live  kill	
(code_label 1596 1594 818 36 239 "" [1 uses])
(note 818 1596 307 36 [bb 36] NOTE_INSN_BASIC_BLOCK)
(jump_insn 307 818 819 36 (set (pc)
        (if_then_else (ltu (reg:CC 17 flags)
                (const_int 0 [0]))
            (label_ref:SI 852)
            (pc))) D:/Dev-Cpp/MinGW64/lib/gcc/x86_64-w64-mingw32/4.9.2/include/c++/bits/stl_tree.h:1261 596 {*jcc_1}
     (expr_list:REG_DEAD (reg:CC 17 flags)
        (int_list:REG_BR_PROB 5000 (nil)))
 -> 852)
;;  succ:       38 [50.0%]  (CAN_FALLTHRU)
;;              37 [50.0%]  (FALLTHRU,CAN_FALLTHRU)
;; lr  out 	 2 [cx] 3 [bx] 4 [si] 5 [di] 6 [bp] 7 [sp] 20 [frame]
;; live  out 	 2 [cx] 3 [bx] 4 [si] 5 [di] 6 [bp] 7 [sp] 20 [frame]

;; basic block 37, loop depth 0, count 0, freq 682, maybe hot
;;  prev block 36, next block 38, flags: (REACHABLE, RTL, MODIFIED)
;;  pred:       36 [50.0%]  (FALLTHRU,CAN_FALLTHRU)
;; bb 37 artificial_defs: { }
;; bb 37 artificial_uses: { u-1(6){ }u-1(7){ }}
;; lr  in  	 2 [cx] 3 [bx] 4 [si] 5 [di] 6 [bp] 7 [sp] 20 [frame]
;; lr  use 	 2 [cx] 4 [si] 6 [bp] 7 [sp]
;; lr  def 	 17 [flags]
;; live  in  	 2 [cx] 3 [bx] 4 [si] 5 [di] 6 [bp] 7 [sp] 20 [frame]
;; live  gen 	 17 [flags]
;; live  kill	
(note 819 307 308 37 [bb 37] NOTE_INSN_BASIC_BLOCK)
(insn 308 819 309 37 (set (reg:CC 17 flags)
        (compare:CC (reg:SI 4 si [orig:112 t1 ] [112])
            (mem:SI (plus:SI (reg/f:SI 2 cx [orig:189 __i$_M_node ] [189])
                    (const_int 16 [0x10])) [34 MEM[(const long long unsigned int &)__i$_M_node_423 + 16]+0 S4 A64]))) D:/Dev-Cpp/MinGW64/lib/gcc/x86_64-w64-mingw32/4.9.2/include/c++/bits/stl_tree.h:1261 7 {*cmpsi_1}
     (nil))
(jump_insn 309 308 852 37 (set (pc)
        (if_then_else (gtu (reg:CC 17 flags)
                (const_int 0 [0]))
            (label_ref 315)
            (pc))) D:/Dev-Cpp/MinGW64/lib/gcc/x86_64-w64-mingw32/4.9.2/include/c++/bits/stl_tree.h:1261 596 {*jcc_1}
     (expr_list:REG_DEAD (reg:CC 17 flags)
        (int_list:REG_BR_PROB 5000 (nil)))
 -> 315)
;;  succ:       40 [50.0%]  (CAN_FALLTHRU)
;;              38 [50.0%]  (FALLTHRU,CAN_FALLTHRU)
;; lr  out 	 2 [cx] 3 [bx] 4 [si] 5 [di] 6 [bp] 7 [sp] 20 [frame]
;; live  out 	 2 [cx] 3 [bx] 4 [si] 5 [di] 6 [bp] 7 [sp] 20 [frame]

;; basic block 38, loop depth 0, count 0, freq 1363, maybe hot
;; Invalid sum of incoming frequencies 1023, should be 1363
;;  prev block 37, next block 39, flags: (REACHABLE, RTL, MODIFIED)
;;  pred:       37 [50.0%]  (FALLTHRU,CAN_FALLTHRU)
;;              36 [50.0%]  (CAN_FALLTHRU)
;; bb 38 artificial_defs: { }
;; bb 38 artificial_uses: { u-1(6){ }u-1(7){ }}
;; lr  in  	 2 [cx] 4 [si] 5 [di] 6 [bp] 7 [sp] 20 [frame]
;; lr  use 	 2 [cx] 6 [bp] 7 [sp]
;; lr  def 	 2 [cx] 3 [bx]
;; live  in  	 2 [cx] 4 [si] 5 [di] 6 [bp] 7 [sp] 20 [frame]
;; live  gen 	 2 [cx] 3 [bx]
;; live  kill	
(code_label 852 309 311 38 198 "" [1 uses])
(note 311 852 312 38 [bb 38] NOTE_INSN_BASIC_BLOCK)
(note 312 311 24 38 NOTE_INSN_DELETED)
(insn 24 312 25 38 (set (reg/f:SI 3 bx [orig:203 __i$_M_node ] [203])
        (reg/f:SI 2 cx [orig:189 __i$_M_node ] [189])) D:/Dev-Cpp/MinGW64/lib/gcc/x86_64-w64-mingw32/4.9.2/include/c++/bits/stl_tree.h:1261 90 {*movsi_internal}
     (nil))
(insn 25 24 321 38 (set (reg/f:SI 2 cx [orig:189 __i$_M_node ] [189])
        (mem/f:SI (plus:SI (reg/f:SI 2 cx [orig:189 __i$_M_node ] [189])
                (const_int 8 [0x8])) [6 MEM[(struct _Rb_tree_node_base * *)__i$_M_node_423 + 8B]+0 S4 A32])) D:/Dev-Cpp/MinGW64/lib/gcc/x86_64-w64-mingw32/4.9.2/include/c++/bits/stl_tree.h:1262 90 {*movsi_internal}
     (nil))
(insn 321 25 322 38 (set (reg:CCZ 17 flags)
        (compare:CCZ (reg/f:SI 2 cx [orig:189 __i$_M_node ] [189])
            (const_int 0 [0]))) D:/Dev-Cpp/MinGW64/lib/gcc/x86_64-w64-mingw32/4.9.2/include/c++/bits/stl_tree.h:1260 3 {*cmpsi_ccno_1}
     (nil))
(jump_insn 322 321 320 38 (set (pc)
        (if_then_else (eq (reg:CCZ 17 flags)
                (const_int 0 [0]))
            (label_ref:SI 1595)
            (pc))) D:/Dev-Cpp/MinGW64/lib/gcc/x86_64-w64-mingw32/4.9.2/include/c++/bits/stl_tree.h:1260 596 {*jcc_1}
     (expr_list:REG_DEAD (reg:CCZ 17 flags)
        (int_list:REG_BR_PROB 900 (nil)))
 -> 1595)
;;  succ:       39 [91.0%]  (FALLTHRU,DFS_BACK,CAN_FALLTHRU)
;;              41 [9.0%]  (CAN_FALLTHRU,LOOP_EXIT)
;; lr  out 	 2 [cx] 3 [bx] 4 [si] 5 [di] 6 [bp] 7 [sp] 20 [frame]
;; live  out 	 2 [cx] 3 [bx] 4 [si] 5 [di] 6 [bp] 7 [sp] 20 [frame]

;; basic block 39, loop depth 0, count 0, freq 2725, maybe hot
;;  prev block 38, next block 40, flags: (REACHABLE, RTL, MODIFIED)
;;  pred:       40 [91.0%]  (DFS_BACK,CAN_FALLTHRU)
;;              38 [91.0%]  (FALLTHRU,DFS_BACK,CAN_FALLTHRU)
;;              35 [100.0%]  (CAN_FALLTHRU)
;; bb 39 artificial_defs: { }
;; bb 39 artificial_uses: { u-1(6){ }u-1(7){ }}
;; lr  in  	 2 [cx] 3 [bx] 4 [si] 5 [di] 6 [bp] 7 [sp] 20 [frame]
;; lr  use 	 2 [cx] 5 [di] 6 [bp] 7 [sp]
;; lr  def 	 17 [flags]
;; live  in  	 2 [cx] 3 [bx] 4 [si] 5 [di] 6 [bp] 7 [sp] 20 [frame]
;; live  gen 	 17 [flags]
;; live  kill	
(code_label 320 322 303 39 139 "" [2 uses])
(note 303 320 304 39 [bb 39] NOTE_INSN_BASIC_BLOCK)
(insn 304 303 305 39 (set (reg:CC 17 flags)
        (compare:CC (reg:SI 5 di [ t1+4 ])
            (mem:SI (plus:SI (reg/f:SI 2 cx [orig:189 __i$_M_node ] [189])
                    (const_int 20 [0x14])) [34 MEM[(const long long unsigned int &)__i$_M_node_423 + 16]+4 S4 A32]))) D:/Dev-Cpp/MinGW64/lib/gcc/x86_64-w64-mingw32/4.9.2/include/c++/bits/stl_tree.h:1261 7 {*cmpsi_1}
     (nil))
(jump_insn 305 304 315 39 (set (pc)
        (if_then_else (leu (reg:CC 17 flags)
                (const_int 0 [0]))
            (label_ref:SI 1596)
            (pc))) D:/Dev-Cpp/MinGW64/lib/gcc/x86_64-w64-mingw32/4.9.2/include/c++/bits/stl_tree.h:1261 596 {*jcc_1}
     (int_list:REG_BR_PROB 5000 (nil))
 -> 1596)
;;  succ:       40 [50.0%]  (FALLTHRU,CAN_FALLTHRU)
;;              36 [50.0%]  (CAN_FALLTHRU)
;; lr  out 	 2 [cx] 3 [bx] 4 [si] 5 [di] 6 [bp] 7 [sp] 17 [flags] 20 [frame]
;; live  out 	 2 [cx] 3 [bx] 4 [si] 5 [di] 6 [bp] 7 [sp] 17 [flags] 20 [frame]

;; basic block 40, loop depth 0, count 0, freq 1363, maybe hot
;; Invalid sum of incoming frequencies 1704, should be 1363
;;  prev block 39, next block 41, flags: (REACHABLE, RTL, MODIFIED)
;;  pred:       39 [50.0%]  (FALLTHRU,CAN_FALLTHRU)
;;              37 [50.0%]  (CAN_FALLTHRU)
;; bb 40 artificial_defs: { }
;; bb 40 artificial_uses: { u-1(6){ }u-1(7){ }}
;; lr  in  	 2 [cx] 3 [bx] 4 [si] 5 [di] 6 [bp] 7 [sp] 20 [frame]
;; lr  use 	 2 [cx] 6 [bp] 7 [sp]
;; lr  def 	 2 [cx]
;; live  in  	 2 [cx] 3 [bx] 4 [si] 5 [di] 6 [bp] 7 [sp] 20 [frame]
;; live  gen 	 2 [cx]
;; live  kill	
(code_label 315 305 316 40 136 "" [1 uses])
(note 316 315 317 40 [bb 40] NOTE_INSN_BASIC_BLOCK)
(insn 317 316 1572 40 (set (reg/f:SI 2 cx [orig:189 __i$_M_node ] [189])
        (mem/f:SI (plus:SI (reg/f:SI 2 cx [orig:189 __i$_M_node ] [189])
                (const_int 12 [0xc])) [6 MEM[(struct _Rb_tree_node_base * *)__i$_M_node_423 + 12B]+0 S4 A32])) 90 {*movsi_internal}
     (nil))
(insn 1572 317 1573 40 (set (reg:CCZ 17 flags)
        (compare:CCZ (reg/f:SI 2 cx [orig:189 __i$_M_node ] [189])
            (const_int 0 [0]))) D:/Dev-Cpp/MinGW64/lib/gcc/x86_64-w64-mingw32/4.9.2/include/c++/bits/stl_tree.h:1260 3 {*cmpsi_ccno_1}
     (nil))
(jump_insn 1573 1572 1595 40 (set (pc)
        (if_then_else (ne (reg:CCZ 17 flags)
                (const_int 0 [0]))
            (label_ref:SI 320)
            (pc))) D:/Dev-Cpp/MinGW64/lib/gcc/x86_64-w64-mingw32/4.9.2/include/c++/bits/stl_tree.h:1260 596 {*jcc_1}
     (int_list:REG_BR_PROB 9100 (expr_list:REG_DEAD (reg:CCZ 17 flags)
            (nil)))
 -> 320)
;;  succ:       39 [91.0%]  (DFS_BACK,CAN_FALLTHRU)
;;              41 [9.0%]  (FALLTHRU,CAN_FALLTHRU,LOOP_EXIT)
;; lr  out 	 2 [cx] 3 [bx] 4 [si] 5 [di] 6 [bp] 7 [sp] 20 [frame]
;; live  out 	 2 [cx] 3 [bx] 4 [si] 5 [di] 6 [bp] 7 [sp] 20 [frame]

;; basic block 41, loop depth 0, count 0, freq 245, maybe hot
;;  prev block 40, next block 42, flags: (REACHABLE, RTL, MODIFIED)
;;  pred:       38 [9.0%]  (CAN_FALLTHRU,LOOP_EXIT)
;;              40 [9.0%]  (FALLTHRU,CAN_FALLTHRU,LOOP_EXIT)
;; bb 41 artificial_defs: { }
;; bb 41 artificial_uses: { u-1(6){ }u-1(7){ }}
;; lr  in  	 3 [bx] 4 [si] 5 [di] 6 [bp] 7 [sp] 20 [frame]
;; lr  use 	 3 [bx] 6 [bp] 7 [sp]
;; lr  def 	 17 [flags]
;; live  in  	 3 [bx] 4 [si] 5 [di] 6 [bp] 7 [sp] 20 [frame]
;; live  gen 	 17 [flags]
;; live  kill	
(code_label 1595 1573 323 41 238 "" [1 uses])
(note 323 1595 324 41 [bb 41] NOTE_INSN_BASIC_BLOCK)
(insn 324 323 325 41 (set (reg:CCZ 17 flags)
        (compare:CCZ (reg/f:SI 3 bx [orig:203 __i$_M_node ] [203])
            (const:SI (plus:SI (symbol_ref:SI ("s") [flags 0x2]  <var_decl 06d9cd20 s>)
                    (const_int 4 [0x4]))))) D:/Dev-Cpp/MinGW64/lib/gcc/x86_64-w64-mingw32/4.9.2/include/c++/bits/stl_map.h:498 7 {*cmpsi_1}
     (nil))
(jump_insn 325 324 326 41 (set (pc)
        (if_then_else (eq (reg:CCZ 17 flags)
                (const_int 0 [0]))
            (label_ref:SI 661)
            (pc))) D:/Dev-Cpp/MinGW64/lib/gcc/x86_64-w64-mingw32/4.9.2/include/c++/bits/stl_map.h:498 596 {*jcc_1}
     (expr_list:REG_DEAD (reg:CCZ 17 flags)
        (int_list:REG_BR_PROB 671 (nil)))
 -> 661)
;;  succ:       45 [6.7%]  (CAN_FALLTHRU)
;;              42 [93.3%]  (FALLTHRU,CAN_FALLTHRU)
;; lr  out 	 3 [bx] 4 [si] 5 [di] 6 [bp] 7 [sp] 20 [frame]
;; live  out 	 3 [bx] 4 [si] 5 [di] 6 [bp] 7 [sp] 20 [frame]

;; basic block 42, loop depth 0, count 0, freq 229, maybe hot
;;  prev block 41, next block 43, flags: (REACHABLE, RTL, MODIFIED)
;;  pred:       41 [93.3%]  (FALLTHRU,CAN_FALLTHRU)
;; bb 42 artificial_defs: { }
;; bb 42 artificial_uses: { u-1(6){ }u-1(7){ }}
;; lr  in  	 3 [bx] 4 [si] 5 [di] 6 [bp] 7 [sp] 20 [frame]
;; lr  use 	 3 [bx] 5 [di] 6 [bp] 7 [sp]
;; lr  def 	 17 [flags]
;; live  in  	 3 [bx] 4 [si] 5 [di] 6 [bp] 7 [sp] 20 [frame]
;; live  gen 	 17 [flags]
;; live  kill	
(note 326 325 327 42 [bb 42] NOTE_INSN_BASIC_BLOCK)
(insn 327 326 328 42 (set (reg:CC 17 flags)
        (compare:CC (reg:SI 5 di [ t1+4 ])
            (mem:SI (plus:SI (reg/f:SI 3 bx [orig:203 __i$_M_node ] [203])
                    (const_int 20 [0x14])) [34 MEM[(const long long unsigned int &)__i$_M_node_446 + 16]+4 S4 A32]))) D:/Dev-Cpp/MinGW64/lib/gcc/x86_64-w64-mingw32/4.9.2/include/c++/bits/stl_map.h:498 7 {*cmpsi_1}
     (nil))
(jump_insn 328 327 821 42 (set (pc)
        (if_then_else (ltu (reg:CC 17 flags)
                (const_int 0 [0]))
            (label_ref 661)
            (pc))) D:/Dev-Cpp/MinGW64/lib/gcc/x86_64-w64-mingw32/4.9.2/include/c++/bits/stl_map.h:498 596 {*jcc_1}
     (int_list:REG_BR_PROB 5000 (nil))
 -> 661)
;;  succ:       45 [50.0%]  (CAN_FALLTHRU)
;;              43 [50.0%]  (FALLTHRU,CAN_FALLTHRU)
;; lr  out 	 3 [bx] 4 [si] 5 [di] 6 [bp] 7 [sp] 17 [flags] 20 [frame]
;; live  out 	 3 [bx] 4 [si] 5 [di] 6 [bp] 7 [sp] 17 [flags] 20 [frame]

;; basic block 43, loop depth 0, count 0, freq 115, maybe hot
;;  prev block 42, next block 44, flags: (REACHABLE, RTL, MODIFIED)
;;  pred:       42 [50.0%]  (FALLTHRU,CAN_FALLTHRU)
;; bb 43 artificial_defs: { }
;; bb 43 artificial_uses: { u-1(6){ }u-1(7){ }}
;; lr  in  	 3 [bx] 4 [si] 5 [di] 6 [bp] 7 [sp] 17 [flags] 20 [frame]
;; lr  use 	 6 [bp] 7 [sp] 17 [flags]
;; lr  def 	
;; live  in  	 3 [bx] 4 [si] 5 [di] 6 [bp] 7 [sp] 17 [flags] 20 [frame]
;; live  gen 	
;; live  kill	
(note 821 328 330 43 [bb 43] NOTE_INSN_BASIC_BLOCK)
(jump_insn 330 821 822 43 (set (pc)
        (if_then_else (gtu (reg:CC 17 flags)
                (const_int 0 [0]))
            (label_ref:SI 381)
            (pc))) D:/Dev-Cpp/MinGW64/lib/gcc/x86_64-w64-mingw32/4.9.2/include/c++/bits/stl_map.h:498 596 {*jcc_1}
     (expr_list:REG_DEAD (reg:CC 17 flags)
        (int_list:REG_BR_PROB 5000 (nil)))
 -> 381)
;;  succ:       52 [50.0%]  (CAN_FALLTHRU)
;;              44 [50.0%]  (FALLTHRU,CAN_FALLTHRU)
;; lr  out 	 3 [bx] 4 [si] 5 [di] 6 [bp] 7 [sp] 20 [frame]
;; live  out 	 3 [bx] 4 [si] 5 [di] 6 [bp] 7 [sp] 20 [frame]

;; basic block 44, loop depth 0, count 0, freq 58, maybe hot
;;  prev block 43, next block 45, flags: (REACHABLE, RTL, MODIFIED)
;;  pred:       43 [50.0%]  (FALLTHRU,CAN_FALLTHRU)
;; bb 44 artificial_defs: { }
;; bb 44 artificial_uses: { u-1(6){ }u-1(7){ }}
;; lr  in  	 3 [bx] 4 [si] 5 [di] 6 [bp] 7 [sp] 20 [frame]
;; lr  use 	 3 [bx] 4 [si] 6 [bp] 7 [sp]
;; lr  def 	 17 [flags]
;; live  in  	 3 [bx] 4 [si] 5 [di] 6 [bp] 7 [sp] 20 [frame]
;; live  gen 	 17 [flags]
;; live  kill	
(note 822 330 331 44 [bb 44] NOTE_INSN_BASIC_BLOCK)
(insn 331 822 332 44 (set (reg:CC 17 flags)
        (compare:CC (reg:SI 4 si [orig:112 t1 ] [112])
            (mem:SI (plus:SI (reg/f:SI 3 bx [orig:203 __i$_M_node ] [203])
                    (const_int 16 [0x10])) [34 MEM[(const long long unsigned int &)__i$_M_node_446 + 16]+0 S4 A64]))) D:/Dev-Cpp/MinGW64/lib/gcc/x86_64-w64-mingw32/4.9.2/include/c++/bits/stl_map.h:498 7 {*cmpsi_1}
     (nil))
(jump_insn 332 331 661 44 (set (pc)
        (if_then_else (geu (reg:CC 17 flags)
                (const_int 0 [0]))
            (label_ref:SI 381)
            (pc))) D:/Dev-Cpp/MinGW64/lib/gcc/x86_64-w64-mingw32/4.9.2/include/c++/bits/stl_map.h:498 596 {*jcc_1}
     (expr_list:REG_DEAD (reg:CC 17 flags)
        (int_list:REG_BR_PROB 5000 (nil)))
 -> 381)
;;  succ:       45 [50.0%]  (FALLTHRU,CAN_FALLTHRU)
;;              52 [50.0%]  (CAN_FALLTHRU)
;; lr  out 	 3 [bx] 4 [si] 5 [di] 6 [bp] 7 [sp] 20 [frame]
;; live  out 	 3 [bx] 4 [si] 5 [di] 6 [bp] 7 [sp] 20 [frame]

;; basic block 45, loop depth 0, count 0, freq 156, maybe hot
;;  prev block 44, next block 46, flags: (REACHABLE, RTL, MODIFIED)
;;  pred:       34 [9.0%]  (CAN_FALLTHRU)
;;              41 [6.7%]  (CAN_FALLTHRU)
;;              42 [50.0%]  (CAN_FALLTHRU)
;;              44 [50.0%]  (FALLTHRU,CAN_FALLTHRU)
;; bb 45 artificial_defs: { }
;; bb 45 artificial_uses: { u-1(6){ }u-1(7){ }}
;; lr  in  	 3 [bx] 4 [si] 5 [di] 6 [bp] 7 [sp] 20 [frame]
;; lr  use 	 3 [bx] 4 [si] 5 [di] 6 [bp] 7 [sp]
;; lr  def 	 0 [ax] 1 [dx] 2 [cx] 3 [bx] 7 [sp] 8 [st] 9 [st(1)] 10 [st(2)] 11 [st(3)] 12 [st(4)] 13 [st(5)] 14 [st(6)] 15 [st(7)] 17 [flags] 18 [fpsr] 19 [fpcr] 21 [xmm0] 22 [xmm1] 23 [xmm2] 24 [xmm3] 25 [xmm4] 26 [xmm5] 27 [xmm6] 28 [xmm7] 29 [mm0] 30 [mm1] 31 [mm2] 32 [mm3] 33 [mm4] 34 [mm5] 35 [mm6] 36 [mm7] 37 [] 38 [] 39 [] 40 [] 41 [] 42 [] 43 [] 44 [] 45 [] 46 [] 47 [] 48 [] 49 [] 50 [] 51 [] 52 [] 53 [] 54 [] 55 [] 56 [] 57 [] 58 [] 59 [] 60 [] 61 [] 62 [] 63 [] 64 [] 65 [] 66 [] 67 [] 68 [] 69 [] 70 [] 71 [] 72 [] 73 [] 74 [] 75 [] 76 []
;; live  in  	 3 [bx] 4 [si] 5 [di] 6 [bp] 7 [sp] 20 [frame]
;; live  gen 	 0 [ax] 1 [dx] 2 [cx] 3 [bx] 7 [sp] 17 [flags]
;; live  kill	 17 [flags]
(code_label 661 332 662 45 135 "" [3 uses])
(note 662 661 1269 45 [bb 45] NOTE_INSN_BASIC_BLOCK)
(insn 1269 662 664 45 (set (mem/c:SI (plus:SI (reg/f:SI 6 bp)
                (const_int -60 [0xffffffffffffffc4])) [45 %sfp+-36 S4 A32])
        (reg:SI 3 bx [orig:258 __pos ] [258])) 90 {*movsi_internal}
     (expr_list:REG_DEAD (reg/v:SI 1 dx [orig:258 __pos ] [258])
        (nil)))
(insn 664 1269 665 45 (set (mem:SI (reg/f:SI 7 sp) [0  S4 A32])
        (const_int 32 [0x20])) D:/Dev-Cpp/MinGW64/lib/gcc/x86_64-w64-mingw32/4.9.2/include/c++/ext/new_allocator.h:104 90 {*movsi_internal}
     (nil))
(call_insn 665 664 666 45 (set (reg:SI 0 ax)
        (call (mem:QI (symbol_ref:SI ("_Znwj") [flags 0x43]  <function_decl 01938d00 operator new>) [0 operator new S1 A8])
            (const_int 4 [0x4]))) D:/Dev-Cpp/MinGW64/lib/gcc/x86_64-w64-mingw32/4.9.2/include/c++/ext/new_allocator.h:104 648 {*call_value}
     (nil)
    (expr_list:SI (use (mem:SI (reg/f:SI 7 sp) [0  S4 A32]))
        (nil)))
(insn 666 665 1353 45 (set (reg/f:SI 3 bx [orig:203 __i$_M_node ] [203])
        (reg:SI 0 ax)) D:/Dev-Cpp/MinGW64/lib/gcc/x86_64-w64-mingw32/4.9.2/include/c++/ext/new_allocator.h:104 90 {*movsi_internal}
     (expr_list:REG_DEAD (reg:SI 0 ax)
        (nil)))
(insn 1353 666 1354 45 (set (mem:SI (plus:SI (reg/f:SI 0 ax [orig:203 __i$_M_node ] [203])
                (const_int 16 [0x10])) [34 MEM[(struct pair *)__i$_M_node_205 + 16B].first+0 S4 A64])
        (reg:SI 4 si [orig:112 t1 ] [112])) D:/Dev-Cpp/MinGW64/lib/gcc/x86_64-w64-mingw32/4.9.2/include/c++/tuple:1102 90 {*movsi_internal}
     (nil))
(insn 1354 1353 668 45 (set (mem:SI (plus:SI (reg/f:SI 0 ax [orig:203 __i$_M_node ] [203])
                (const_int 20 [0x14])) [34 MEM[(struct pair *)__i$_M_node_205 + 16B].first+4 S4 A32])
        (reg:SI 5 di [ t1+4 ])) D:/Dev-Cpp/MinGW64/lib/gcc/x86_64-w64-mingw32/4.9.2/include/c++/tuple:1102 90 {*movsi_internal}
     (nil))
(insn 668 1354 1355 45 (set (mem:SI (plus:SI (reg/f:SI 0 ax [orig:203 __i$_M_node ] [203])
                (const_int 24 [0x18])) [21 MEM[(struct pair *)__i$_M_node_205 + 16B].second+0 S4 A64])
        (const_int 0 [0])) D:/Dev-Cpp/MinGW64/lib/gcc/x86_64-w64-mingw32/4.9.2/include/c++/tuple:1102 90 {*movsi_internal}
     (nil))
(insn 1355 668 670 45 (set (reg/f:SI 0 ax [orig:421 D.83232 ] [421])
        (plus:SI (reg/f:SI 0 ax [orig:203 __i$_M_node ] [203])
            (const_int 16 [0x10]))) D:/Dev-Cpp/MinGW64/lib/gcc/x86_64-w64-mingw32/4.9.2/include/c++/ext/aligned_buffer.h:53 213 {*leasi}
     (nil))
(insn 670 1355 1270 45 (set (mem:SI (plus:SI (reg/f:SI 7 sp)
                (const_int 4 [0x4])) [0  S4 A32])
        (reg/f:SI 0 ax [orig:421 D.83232 ] [421])) D:/Dev-Cpp/MinGW64/lib/gcc/x86_64-w64-mingw32/4.9.2/include/c++/bits/stl_tree.h:1794 90 {*movsi_internal}
     (expr_list:REG_DEAD (reg/f:SI 0 ax [orig:421 D.83232 ] [421])
        (nil)))
(insn 1270 670 671 45 (set (reg/v:SI 1 dx [orig:258 __pos ] [258])
        (mem/c:SI (plus:SI (reg/f:SI 6 bp)
                (const_int -60 [0xffffffffffffffc4])) [45 %sfp+-36 S4 A32])) D:/Dev-Cpp/MinGW64/lib/gcc/x86_64-w64-mingw32/4.9.2/include/c++/bits/stl_tree.h:1794 90 {*movsi_internal}
     (nil))
(insn 671 1270 672 45 (set (mem:SI (reg/f:SI 7 sp) [0  S4 A32])
        (reg/v:SI 1 dx [orig:258 __pos ] [258])) D:/Dev-Cpp/MinGW64/lib/gcc/x86_64-w64-mingw32/4.9.2/include/c++/bits/stl_tree.h:1794 90 {*movsi_internal}
     (expr_list:REG_DEAD (reg/v:SI 1 dx [orig:258 __pos ] [258])
        (nil)))
(insn 672 671 673 45 (set (reg:SI 2 cx)
        (symbol_ref:SI ("s") [flags 0x2]  <var_decl 06d9cd20 s>)) D:/Dev-Cpp/MinGW64/lib/gcc/x86_64-w64-mingw32/4.9.2/include/c++/bits/stl_tree.h:1794 90 {*movsi_internal}
     (nil))
(call_insn 673 672 674 45 (parallel [
            (set (reg:DI 0 ax)
                (call (mem:QI (symbol_ref:SI ("_ZNSt8_Rb_treeIySt4pairIKyiESt10_Select1stIS2_ESt4lessIyESaIS2_EE29_M_get_insert_hint_unique_posESt23_Rb_tree_const_iteratorIS2_ERS1_") [flags 0x3]  <function_decl 06e17d80 _M_get_insert_hint_unique_pos>) [0 _M_get_insert_hint_unique_pos S1 A8])
                    (const_int 8 [0x8])))
            (set (reg/f:SI 7 sp)
                (plus:SI (reg/f:SI 7 sp)
                    (const_int 8 [0x8])))
        ]) D:/Dev-Cpp/MinGW64/lib/gcc/x86_64-w64-mingw32/4.9.2/include/c++/bits/stl_tree.h:1794 653 {*call_value_pop}
     (expr_list:REG_DEAD (reg:SI 2 cx)
        (expr_list:REG_ARGS_SIZE (const_int -8 [0xfffffffffffffff8])
            (expr_list:REG_EH_REGION (const_int 0 [0])
                (nil))))
    (expr_list:SI (use (reg:SI 2 cx))
        (expr_list:SI (use (mem:SI (reg/f:SI 7 sp) [0  S4 A32]))
            (expr_list:SI (use (mem/f:SI (plus:SI (reg/f:SI 7 sp)
                            (const_int 4 [0x4])) [0  S4 A32]))
                (nil)))))
(insn 674 673 679 45 (parallel [
            (set (reg/f:SI 7 sp)
                (plus:SI (reg/f:SI 7 sp)
                    (const_int -8 [0xfffffffffffffff8])))
            (clobber (reg:CC 17 flags))
        ]) D:/Dev-Cpp/MinGW64/lib/gcc/x86_64-w64-mingw32/4.9.2/include/c++/bits/stl_tree.h:1794 220 {*addsi_1}
     (expr_list:REG_UNUSED (reg:CC 17 flags)
        (expr_list:REG_ARGS_SIZE (const_int 0 [0])
            (nil))))
(insn 679 674 680 45 (set (reg:CCZ 17 flags)
        (compare:CCZ (reg:SI 1 dx [orig:438 __res+4 ] [438])
            (const_int 0 [0]))) D:/Dev-Cpp/MinGW64/lib/gcc/x86_64-w64-mingw32/4.9.2/include/c++/bits/stl_tree.h:1796 3 {*cmpsi_ccno_1}
     (nil))
(jump_insn 680 679 337 45 (set (pc)
        (if_then_else (eq (reg:CCZ 17 flags)
                (const_int 0 [0]))
            (label_ref:SI 1597)
            (pc))) D:/Dev-Cpp/MinGW64/lib/gcc/x86_64-w64-mingw32/4.9.2/include/c++/bits/stl_tree.h:1796 596 {*jcc_1}
     (expr_list:REG_DEAD (reg:CCZ 17 flags)
        (int_list:REG_BR_PROB 2163 (nil)))
 -> 1597)
;;  succ:       46 [78.4%]  (FALLTHRU,CAN_FALLTHRU)
;;              101 [21.6%]  (CAN_FALLTHRU)
;; lr  out 	 0 [ax] 1 [dx] 3 [bx] 4 [si] 5 [di] 6 [bp] 7 [sp] 20 [frame]
;; live  out 	 0 [ax] 1 [dx] 3 [bx] 4 [si] 5 [di] 6 [bp] 7 [sp] 20 [frame]

;; basic block 46, loop depth 0, count 0, freq 18, maybe hot
;; Invalid sum of incoming frequencies 122, should be 18
;;  prev block 45, next block 47, flags: (REACHABLE, RTL, MODIFIED)
;;  pred:       45 [78.4%]  (FALLTHRU,CAN_FALLTHRU)
;; bb 46 artificial_defs: { }
;; bb 46 artificial_uses: { u-1(6){ }u-1(7){ }}
;; lr  in  	 0 [ax] 1 [dx] 3 [bx] 4 [si] 5 [di] 6 [bp] 7 [sp] 20 [frame]
;; lr  use 	 0 [ax] 6 [bp] 7 [sp]
;; lr  def 	 0 [ax] 17 [flags]
;; live  in  	 0 [ax] 1 [dx] 3 [bx] 4 [si] 5 [di] 6 [bp] 7 [sp] 20 [frame]
;; live  gen 	 0 [ax] 17 [flags]
;; live  kill	
(note 337 680 338 46 [bb 46] NOTE_INSN_BASIC_BLOCK)
(note 338 337 339 46 NOTE_INSN_DELETED)
(note 339 338 340 46 NOTE_INSN_DELETED)
(insn 340 339 27 46 (set (reg:CCZ 17 flags)
        (compare:CCZ (reg:SI 0 ax [orig:437 __res ] [437])
            (const_int 0 [0]))) D:/Dev-Cpp/MinGW64/lib/gcc/x86_64-w64-mingw32/4.9.2/include/c++/bits/stl_tree.h:1694 3 {*cmpsi_ccno_1}
     (expr_list:REG_DEAD (reg:SI 0 ax [orig:437 __res ] [437])
        (nil)))
(insn 27 340 341 46 (set (reg:SI 0 ax)
        (const_int 1 [0x1])) D:/Dev-Cpp/MinGW64/lib/gcc/x86_64-w64-mingw32/4.9.2/include/c++/bits/stl_tree.h:1694 90 {*movsi_internal}
     (expr_list:REG_EQUAL (const_int 1 [0x1])
        (nil)))
(jump_insn 341 27 824 46 (set (pc)
        (if_then_else (ne (reg:CCZ 17 flags)
                (const_int 0 [0]))
            (label_ref:SI 358)
            (pc))) D:/Dev-Cpp/MinGW64/lib/gcc/x86_64-w64-mingw32/4.9.2/include/c++/bits/stl_tree.h:1694 596 {*jcc_1}
     (expr_list:REG_DEAD (reg:CCZ 17 flags)
        (int_list:REG_BR_PROB 507 (nil)))
 -> 358)
;;  succ:       51 [5.1%]  (CAN_FALLTHRU)
;;              47 [94.9%]  (FALLTHRU,CAN_FALLTHRU)
;; lr  out 	 0 [ax] 1 [dx] 3 [bx] 4 [si] 5 [di] 6 [bp] 7 [sp] 20 [frame]
;; live  out 	 0 [ax] 1 [dx] 3 [bx] 4 [si] 5 [di] 6 [bp] 7 [sp] 20 [frame]

;; basic block 47, loop depth 0, count 0, freq 17, maybe hot
;;  prev block 46, next block 48, flags: (REACHABLE, RTL, MODIFIED)
;;  pred:       46 [94.9%]  (FALLTHRU,CAN_FALLTHRU)
;; bb 47 artificial_defs: { }
;; bb 47 artificial_uses: { u-1(6){ }u-1(7){ }}
;; lr  in  	 0 [ax] 1 [dx] 3 [bx] 4 [si] 5 [di] 6 [bp] 7 [sp] 20 [frame]
;; lr  use 	 1 [dx] 6 [bp] 7 [sp]
;; lr  def 	 17 [flags]
;; live  in  	 0 [ax] 1 [dx] 3 [bx] 4 [si] 5 [di] 6 [bp] 7 [sp] 20 [frame]
;; live  gen 	 17 [flags]
;; live  kill	
(note 824 341 342 47 [bb 47] NOTE_INSN_BASIC_BLOCK)
(note 342 824 343 47 NOTE_INSN_DELETED)
(note 343 342 344 47 NOTE_INSN_DELETED)
(insn 344 343 345 47 (set (reg:CCZ 17 flags)
        (compare:CCZ (reg:SI 1 dx [orig:438 __res+4 ] [438])
            (const:SI (plus:SI (symbol_ref:SI ("s") [flags 0x2]  <var_decl 06d9cd20 s>)
                    (const_int 4 [0x4]))))) D:/Dev-Cpp/MinGW64/lib/gcc/x86_64-w64-mingw32/4.9.2/include/c++/bits/stl_tree.h:1694 7 {*cmpsi_1}
     (nil))
(jump_insn 345 344 346 47 (set (pc)
        (if_then_else (eq (reg:CCZ 17 flags)
                (const_int 0 [0]))
            (label_ref:SI 358)
            (pc))) D:/Dev-Cpp/MinGW64/lib/gcc/x86_64-w64-mingw32/4.9.2/include/c++/bits/stl_tree.h:1694 596 {*jcc_1}
     (expr_list:REG_DEAD (reg:CCZ 17 flags)
        (int_list:REG_BR_PROB 534 (nil)))
 -> 358)
;;  succ:       51 [5.3%]  (CAN_FALLTHRU)
;;              48 [94.7%]  (FALLTHRU,CAN_FALLTHRU)
;; lr  out 	 0 [ax] 1 [dx] 3 [bx] 4 [si] 5 [di] 6 [bp] 7 [sp] 20 [frame]
;; live  out 	 0 [ax] 1 [dx] 3 [bx] 4 [si] 5 [di] 6 [bp] 7 [sp] 20 [frame]

;; basic block 48, loop depth 0, count 0, freq 16, maybe hot
;;  prev block 47, next block 49, flags: (REACHABLE, RTL, MODIFIED)
;;  pred:       47 [94.7%]  (FALLTHRU,CAN_FALLTHRU)
;; bb 48 artificial_defs: { }
;; bb 48 artificial_uses: { u-1(6){ }u-1(7){ }}
;; lr  in  	 0 [ax] 1 [dx] 3 [bx] 4 [si] 5 [di] 6 [bp] 7 [sp] 20 [frame]
;; lr  use 	 1 [dx] 3 [bx] 6 [bp] 7 [sp]
;; lr  def 	 2 [cx] 17 [flags]
;; live  in  	 0 [ax] 1 [dx] 3 [bx] 4 [si] 5 [di] 6 [bp] 7 [sp] 20 [frame]
;; live  gen 	 2 [cx] 17 [flags]
;; live  kill	
(note 346 345 865 48 [bb 48] NOTE_INSN_BASIC_BLOCK)
(insn 865 346 1281 48 (set (reg:SI 2 cx [orig:441 MEM[(const long long unsigned int &)__i$_M_node_205 + 16] ] [441])
        (mem:SI (plus:SI (reg/f:SI 3 bx [orig:203 __i$_M_node ] [203])
                (const_int 16 [0x10])) [34 MEM[(const long long unsigned int &)__i$_M_node_205 + 16]+0 S4 A64])) D:/Dev-Cpp/MinGW64/lib/gcc/x86_64-w64-mingw32/4.9.2/include/c++/bits/stl_tree.h:1694 90 {*movsi_internal}
     (nil))
(insn 1281 865 866 48 (set (mem/c:SI (plus:SI (reg/f:SI 6 bp)
                (const_int -60 [0xffffffffffffffc4])) [45 %sfp+-36 S4 A32])
        (reg:SI 2 cx [orig:441 MEM[(const long long unsigned int &)__i$_M_node_205 + 16] ] [441])) D:/Dev-Cpp/MinGW64/lib/gcc/x86_64-w64-mingw32/4.9.2/include/c++/bits/stl_tree.h:1694 90 {*movsi_internal}
     (expr_list:REG_DEAD (reg:SI 2 cx [orig:441 MEM[(const long long unsigned int &)__i$_M_node_205 + 16] ] [441])
        (nil)))
(note 866 1281 1193 48 NOTE_INSN_DELETED)
(insn 1193 866 349 48 (set (reg:SI 2 cx [547])
        (mem:SI (plus:SI (reg:SI 1 dx [orig:438 __res+4 ] [438])
                (const_int 20 [0x14])) [34 MEM[(const long long unsigned int &)__res$second_203 + 16]+4 S4 A32])) D:/Dev-Cpp/MinGW64/lib/gcc/x86_64-w64-mingw32/4.9.2/include/c++/bits/stl_tree.h:1694 90 {*movsi_internal}
     (nil))
(insn 349 1193 350 48 (set (reg:CC 17 flags)
        (compare:CC (mem:SI (plus:SI (reg/f:SI 3 bx [orig:203 __i$_M_node ] [203])
                    (const_int 20 [0x14])) [34 MEM[(const long long unsigned int &)__i$_M_node_205 + 16]+4 S4 A32])
            (reg:SI 2 cx [547]))) D:/Dev-Cpp/MinGW64/lib/gcc/x86_64-w64-mingw32/4.9.2/include/c++/bits/stl_tree.h:1694 7 {*cmpsi_1}
     (expr_list:REG_DEAD (reg:SI 2 cx [547])
        (nil)))
(jump_insn 350 349 825 48 (set (pc)
        (if_then_else (ltu (reg:CC 17 flags)
                (const_int 0 [0]))
            (label_ref:SI 358)
            (pc))) D:/Dev-Cpp/MinGW64/lib/gcc/x86_64-w64-mingw32/4.9.2/include/c++/bits/stl_tree.h:1694 596 {*jcc_1}
     (int_list:REG_BR_PROB 5000 (nil))
 -> 358)
;;  succ:       51 [50.0%]  (CAN_FALLTHRU)
;;              49 [50.0%]  (FALLTHRU,CAN_FALLTHRU)
;; lr  out 	 0 [ax] 1 [dx] 3 [bx] 4 [si] 5 [di] 6 [bp] 7 [sp] 17 [flags] 20 [frame]
;; live  out 	 0 [ax] 1 [dx] 3 [bx] 4 [si] 5 [di] 6 [bp] 7 [sp] 17 [flags] 20 [frame]

;; basic block 49, loop depth 0, count 0, freq 8, maybe hot
;;  prev block 48, next block 50, flags: (REACHABLE, RTL, MODIFIED)
;;  pred:       48 [50.0%]  (FALLTHRU,CAN_FALLTHRU)
;; bb 49 artificial_defs: { }
;; bb 49 artificial_uses: { u-1(6){ }u-1(7){ }}
;; lr  in  	 0 [ax] 1 [dx] 3 [bx] 4 [si] 5 [di] 6 [bp] 7 [sp] 17 [flags] 20 [frame]
;; lr  use 	 6 [bp] 7 [sp] 17 [flags]
;; lr  def 	
;; live  in  	 0 [ax] 1 [dx] 3 [bx] 4 [si] 5 [di] 6 [bp] 7 [sp] 17 [flags] 20 [frame]
;; live  gen 	
;; live  kill	
(note 825 350 352 49 [bb 49] NOTE_INSN_BASIC_BLOCK)
(jump_insn 352 825 826 49 (set (pc)
        (if_then_else (gtu (reg:CC 17 flags)
                (const_int 0 [0]))
            (label_ref 355)
            (pc))) D:/Dev-Cpp/MinGW64/lib/gcc/x86_64-w64-mingw32/4.9.2/include/c++/bits/stl_tree.h:1694 596 {*jcc_1}
     (expr_list:REG_DEAD (reg:CC 17 flags)
        (int_list:REG_BR_PROB 5000 (nil)))
 -> 355)
;;  succ:       55 [50.0%]  (CAN_FALLTHRU)
;;              50 [50.0%]  (FALLTHRU,CAN_FALLTHRU)
;; lr  out 	 0 [ax] 1 [dx] 3 [bx] 4 [si] 5 [di] 6 [bp] 7 [sp] 20 [frame]
;; live  out 	 0 [ax] 1 [dx] 3 [bx] 4 [si] 5 [di] 6 [bp] 7 [sp] 20 [frame]

;; basic block 50, loop depth 0, count 0, freq 4
;;  prev block 49, next block 51, flags: (REACHABLE, RTL, MODIFIED)
;;  pred:       49 [50.0%]  (FALLTHRU,CAN_FALLTHRU)
;; bb 50 artificial_defs: { }
;; bb 50 artificial_uses: { u-1(6){ }u-1(7){ }}
;; lr  in  	 0 [ax] 1 [dx] 3 [bx] 4 [si] 5 [di] 6 [bp] 7 [sp] 20 [frame]
;; lr  use 	 1 [dx] 6 [bp] 7 [sp]
;; lr  def 	 2 [cx] 17 [flags]
;; live  in  	 0 [ax] 1 [dx] 3 [bx] 4 [si] 5 [di] 6 [bp] 7 [sp] 20 [frame]
;; live  gen 	 2 [cx] 17 [flags]
;; live  kill	
(note 826 352 1289 50 [bb 50] NOTE_INSN_BASIC_BLOCK)
(insn 1289 826 353 50 (set (reg:SI 2 cx [orig:441 MEM[(const long long unsigned int &)__i$_M_node_205 + 16] ] [441])
        (mem/c:SI (plus:SI (reg/f:SI 6 bp)
                (const_int -60 [0xffffffffffffffc4])) [45 %sfp+-36 S4 A32])) D:/Dev-Cpp/MinGW64/lib/gcc/x86_64-w64-mingw32/4.9.2/include/c++/bits/stl_tree.h:1694 90 {*movsi_internal}
     (nil))
(insn 353 1289 354 50 (set (reg:CC 17 flags)
        (compare:CC (reg:SI 2 cx [orig:441 MEM[(const long long unsigned int &)__i$_M_node_205 + 16] ] [441])
            (mem:SI (plus:SI (reg:SI 1 dx [orig:438 __res+4 ] [438])
                    (const_int 16 [0x10])) [34 MEM[(const long long unsigned int &)__res$second_203 + 16]+0 S4 A64]))) D:/Dev-Cpp/MinGW64/lib/gcc/x86_64-w64-mingw32/4.9.2/include/c++/bits/stl_tree.h:1694 7 {*cmpsi_1}
     (expr_list:REG_DEAD (reg:SI 2 cx [orig:441 MEM[(const long long unsigned int &)__i$_M_node_205 + 16] ] [441])
        (nil)))
(jump_insn 354 353 358 50 (set (pc)
        (if_then_else (geu (reg:CC 17 flags)
                (const_int 0 [0]))
            (label_ref:SI 355)
            (pc))) D:/Dev-Cpp/MinGW64/lib/gcc/x86_64-w64-mingw32/4.9.2/include/c++/bits/stl_tree.h:1694 596 {*jcc_1}
     (expr_list:REG_DEAD (reg:CC 17 flags)
        (int_list:REG_BR_PROB 5000 (nil)))
 -> 355)
;;  succ:       51 [50.0%]  (FALLTHRU,CAN_FALLTHRU)
;;              55 [50.0%]  (CAN_FALLTHRU)
;; lr  out 	 0 [ax] 1 [dx] 3 [bx] 4 [si] 5 [di] 6 [bp] 7 [sp] 20 [frame]
;; live  out 	 0 [ax] 1 [dx] 3 [bx] 4 [si] 5 [di] 6 [bp] 7 [sp] 20 [frame]

;; basic block 51, loop depth 0, count 0, freq 82, maybe hot
;;  prev block 50, next block 52, flags: (REACHABLE, RTL, MODIFIED)
;;  pred:       47 [5.3%]  (CAN_FALLTHRU)
;;              50 [50.0%]  (FALLTHRU,CAN_FALLTHRU)
;;              48 [50.0%]  (CAN_FALLTHRU)
;;              46 [5.1%]  (CAN_FALLTHRU)
;;              55 [100.0%]  (CAN_FALLTHRU)
;; bb 51 artificial_defs: { }
;; bb 51 artificial_uses: { u-1(6){ }u-1(7){ }}
;; lr  in  	 0 [ax] 1 [dx] 3 [bx] 4 [si] 5 [di] 6 [bp] 7 [sp] 20 [frame]
;; lr  use 	 0 [ax] 1 [dx] 3 [bx] 6 [bp] 7 [sp]
;; lr  def 	 0 [ax] 1 [dx] 2 [cx] 8 [st] 9 [st(1)] 10 [st(2)] 11 [st(3)] 12 [st(4)] 13 [st(5)] 14 [st(6)] 15 [st(7)] 17 [flags] 18 [fpsr] 19 [fpcr] 21 [xmm0] 22 [xmm1] 23 [xmm2] 24 [xmm3] 25 [xmm4] 26 [xmm5] 27 [xmm6] 28 [xmm7] 29 [mm0] 30 [mm1] 31 [mm2] 32 [mm3] 33 [mm4] 34 [mm5] 35 [mm6] 36 [mm7] 37 [] 38 [] 39 [] 40 [] 41 [] 42 [] 43 [] 44 [] 45 [] 46 [] 47 [] 48 [] 49 [] 50 [] 51 [] 52 [] 53 [] 54 [] 55 [] 56 [] 57 [] 58 [] 59 [] 60 [] 61 [] 62 [] 63 [] 64 [] 65 [] 66 [] 67 [] 68 [] 69 [] 70 [] 71 [] 72 [] 73 [] 74 [] 75 [] 76 []
;; live  in  	 0 [ax] 1 [dx] 3 [bx] 4 [si] 5 [di] 6 [bp] 7 [sp] 20 [frame]
;; live  gen 	
;; live  kill	 17 [flags]
(code_label 358 354 359 51 142 "" [4 uses])
(note 359 358 360 51 [bb 51] NOTE_INSN_BASIC_BLOCK)
(insn 360 359 361 51 (set (mem:SI (plus:SI (reg/f:SI 7 sp)
                (const_int 12 [0xc])) [0  S4 A32])
        (const:SI (plus:SI (symbol_ref:SI ("s") [flags 0x2]  <var_decl 06d9cd20 s>)
                (const_int 4 [0x4])))) D:/Dev-Cpp/MinGW64/lib/gcc/x86_64-w64-mingw32/4.9.2/include/c++/bits/stl_tree.h:1696 90 {*movsi_internal}
     (nil))
(insn 361 360 362 51 (set (mem:SI (plus:SI (reg/f:SI 7 sp)
                (const_int 8 [0x8])) [0  S4 A32])
        (reg:SI 1 dx [orig:438 __res+4 ] [438])) D:/Dev-Cpp/MinGW64/lib/gcc/x86_64-w64-mingw32/4.9.2/include/c++/bits/stl_tree.h:1696 90 {*movsi_internal}
     (expr_list:REG_DEAD (reg:SI 1 dx [orig:438 __res+4 ] [438])
        (nil)))
(insn 362 361 364 51 (set (mem:SI (plus:SI (reg/f:SI 7 sp)
                (const_int 4 [0x4])) [0  S4 A32])
        (reg/f:SI 3 bx [orig:203 __i$_M_node ] [203])) D:/Dev-Cpp/MinGW64/lib/gcc/x86_64-w64-mingw32/4.9.2/include/c++/bits/stl_tree.h:1696 90 {*movsi_internal}
     (nil))
(insn 364 362 365 51 (set (mem:SI (reg/f:SI 7 sp) [0  S4 A32])
        (reg:SI 0 ax [orig:356 __insert_left ] [356])) D:/Dev-Cpp/MinGW64/lib/gcc/x86_64-w64-mingw32/4.9.2/include/c++/bits/stl_tree.h:1697 90 {*movsi_internal}
     (expr_list:REG_DEAD (reg:SI 0 ax [orig:356 __insert_left ] [356])
        (nil)))
(call_insn 365 364 371 51 (call (mem:QI (symbol_ref:SI ("_ZSt29_Rb_tree_insert_and_rebalancebPSt18_Rb_tree_node_baseS0_RS_") [flags 0x43]  <function_decl 06b77200 _Rb_tree_insert_and_rebalance>) [0 _Rb_tree_insert_and_rebalance S1 A8])
        (const_int 16 [0x10])) D:/Dev-Cpp/MinGW64/lib/gcc/x86_64-w64-mingw32/4.9.2/include/c++/bits/stl_tree.h:1696 641 {*call}
     (expr_list:REG_EH_REGION (const_int 0 [0])
        (nil))
    (expr_list:SI (use (mem:SI (reg/f:SI 7 sp) [0  S4 A32]))
        (expr_list:SI (use (mem/f:SI (plus:SI (reg/f:SI 7 sp)
                        (const_int 4 [0x4])) [0  S4 A32]))
            (expr_list:SI (use (mem/f:SI (plus:SI (reg/f:SI 7 sp)
                            (const_int 8 [0x8])) [0  S4 A32]))
                (expr_list:SI (use (mem/f:SI (plus:SI (reg/f:SI 7 sp)
                                (const_int 12 [0xc])) [0  S4 A32]))
                    (nil))))))
(note 371 365 372 51 NOTE_INSN_DELETED)
(note 372 371 373 51 NOTE_INSN_DELETED)
(insn 373 372 381 51 (parallel [
            (set (mem/c:SI (const:SI (plus:SI (symbol_ref:SI ("s") [flags 0x2]  <var_decl 06d9cd20 s>)
                            (const_int 20 [0x14]))) [21 MEM[(struct _Rb_tree *)&s]._M_impl._M_node_count+0 S4 A32])
                (plus:SI (mem/c:SI (const:SI (plus:SI (symbol_ref:SI ("s") [flags 0x2]  <var_decl 06d9cd20 s>)
                                (const_int 20 [0x14]))) [21 MEM[(struct _Rb_tree *)&s]._M_impl._M_node_count+0 S4 A32])
                    (const_int 1 [0x1])))
            (clobber (reg:CC 17 flags))
        ]) D:/Dev-Cpp/MinGW64/lib/gcc/x86_64-w64-mingw32/4.9.2/include/c++/bits/stl_tree.h:1698 220 {*addsi_1}
     (expr_list:REG_UNUSED (reg:CC 17 flags)
        (nil)))
;;  succ:       52 [100.0%]  (FALLTHRU,CAN_FALLTHRU)
;; lr  out 	 3 [bx] 4 [si] 5 [di] 6 [bp] 7 [sp] 20 [frame]
;; live  out 	 3 [bx] 4 [si] 5 [di] 6 [bp] 7 [sp] 20 [frame]

;; basic block 52, loop depth 0, count 0, freq 270, maybe hot
;;  prev block 51, next block 53, flags: (REACHABLE, RTL, MODIFIED)
;;  pred:       51 [100.0%]  (FALLTHRU,CAN_FALLTHRU)
;;              44 [50.0%]  (CAN_FALLTHRU)
;;              43 [50.0%]  (CAN_FALLTHRU)
;;              101 [100.0%]  (CAN_FALLTHRU)
;; bb 52 artificial_defs: { }
;; bb 52 artificial_uses: { u-1(6){ }u-1(7){ }}
;; lr  in  	 3 [bx] 4 [si] 5 [di] 6 [bp] 7 [sp] 20 [frame]
;; lr  use 	 3 [bx] 6 [bp] 7 [sp]
;; lr  def 	 2 [cx] 17 [flags]
;; live  in  	 3 [bx] 4 [si] 5 [di] 6 [bp] 7 [sp] 20 [frame]
;; live  gen 	 2 [cx] 17 [flags]
;; live  kill	
(code_label 381 373 382 52 141 "" [3 uses])
(note 382 381 1484 52 [bb 52] NOTE_INSN_BASIC_BLOCK)
(insn 1484 382 1485 52 (set (reg:SI 2 cx)
        (mem:SI (plus:SI (reg/f:SI 3 bx [orig:203 __i$_M_node ] [203])
                (const_int 24 [0x18])) [21 MEM[(mapped_type &)__i$_M_node_351 + 24]+0 S4 A32])) D:\LHX\7.5 contest\t1.cpp:53 90 {*movsi_internal}
     (nil))
(insn 1485 1484 384 52 (set (reg:CCZ 17 flags)
        (compare:CCZ (reg:SI 2 cx)
            (const_int 0 [0]))) D:\LHX\7.5 contest\t1.cpp:53 3 {*cmpsi_ccno_1}
     (nil))
(jump_insn 384 1485 721 52 (set (pc)
        (if_then_else (eq (reg:CCZ 17 flags)
                (const_int 0 [0]))
            (label_ref:SI 1598)
            (pc))) D:\LHX\7.5 contest\t1.cpp:53 596 {*jcc_1}
     (expr_list:REG_DEAD (reg:CCZ 17 flags)
        (int_list:REG_BR_PROB 2900 (nil)))
 -> 1598)
;;  succ:       57 [29.0%]  (CAN_FALLTHRU)
;;              53 [71.0%]  (FALLTHRU,CAN_FALLTHRU)
;; lr  out 	 4 [si] 5 [di] 6 [bp] 7 [sp] 20 [frame]
;; live  out 	 4 [si] 5 [di] 6 [bp] 7 [sp] 20 [frame]

;; basic block 53, loop depth 0, count 0, freq 270, maybe hot
;;  prev block 52, next block 54, flags: (REACHABLE, RTL, MODIFIED)
;;  pred:       91 [50.0%]  (CAN_FALLTHRU)
;;              68 [50.0%]  (CAN_FALLTHRU)
;;              52 [71.0%]  (FALLTHRU,CAN_FALLTHRU)
;;              85 [100.0%]  (CAN_FALLTHRU)
;; bb 53 artificial_defs: { }
;; bb 53 artificial_uses: { u-1(6){ }u-1(7){ }}
;; lr  in  	 6 [bp] 7 [sp] 20 [frame]
;; lr  use 	 6 [bp] 7 [sp]
;; lr  def 	 0 [ax] 3 [bx] 5 [di] 17 [flags]
;; live  in  	 6 [bp] 7 [sp] 20 [frame]
;; live  gen 	 0 [ax] 3 [bx] 5 [di] 17 [flags]
;; live  kill	 17 [flags]
(code_label 721 384 565 53 181 "" [3 uses])
(note 565 721 566 53 [bb 53] NOTE_INSN_BASIC_BLOCK)
(insn 566 565 1215 53 (set (reg:SI 0 ax [orig:451 j ] [451])
        (mem/c:SI (plus:SI (reg/f:SI 6 bp)
                (const_int -28 [0xffffffffffffffe4])) [21 j+0 S4 A32])) D:\LHX\7.5 contest\t1.cpp:49 90 {*movsi_internal}
     (nil))
(note 1215 566 1284 53 NOTE_INSN_DELETED)
(note 1284 1215 567 53 NOTE_INSN_DELETED)
(insn 567 1284 1285 53 (parallel [
            (set (mem/c:SI (plus:SI (reg/f:SI 6 bp)
                        (const_int -48 [0xffffffffffffffd0])) [45 %sfp+-24 S4 A64])
                (plus:SI (mem/c:SI (plus:SI (reg/f:SI 6 bp)
                            (const_int -48 [0xffffffffffffffd0])) [45 %sfp+-24 S4 A64])
                    (reg:SI 0 ax [orig:451 j ] [451])))
            (clobber (reg:CC 17 flags))
        ]) D:\LHX\7.5 contest\t1.cpp:49 220 {*addsi_1}
     (expr_list:REG_UNUSED (reg:CC 17 flags)
        (nil)))
(insn 1285 567 1338 53 (set (reg/v:SI 5 di [orig:123 i ] [123])
        (mem/c:SI (plus:SI (reg/f:SI 6 bp)
                (const_int -48 [0xffffffffffffffd0])) [45 %sfp+-24 S4 A64])) D:\LHX\7.5 contest\t1.cpp:49 90 {*movsi_internal}
     (nil))
(note 1338 1285 1356 53 NOTE_INSN_DELETED)
(insn 1356 1338 1357 53 (set (reg:SI 3 bx [450])
        (plus:SI (reg:SI 0 ax [orig:451 j ] [451])
            (reg/v:SI 5 di [orig:123 i ] [123]))) D:\LHX\7.5 contest\t1.cpp:49 213 {*leasi}
     (expr_list:REG_DEAD (reg/v:SI 5 di [orig:123 i ] [123])
        (nil)))
(insn 1357 1356 570 53 (set (reg:SI 5 di [orig:106 D.83218 ] [106])
        (plus:SI (reg:SI 3 bx [450])
            (const_int -1 [0xffffffffffffffff]))) D:\LHX\7.5 contest\t1.cpp:49 213 {*leasi}
     (nil))
(insn 570 1357 571 53 (set (reg:CCGC 17 flags)
        (compare:CCGC (reg:SI 5 di [orig:106 D.83218 ] [106])
            (mem/c:SI (symbol_ref:SI ("n") [flags 0x2]  <var_decl 06e5d660 n>) [21 n+0 S4 A32]))) D:\LHX\7.5 contest\t1.cpp:49 7 {*cmpsi_1}
     (nil))
(jump_insn 571 570 572 53 (set (pc)
        (if_then_else (gt (reg:CCGC 17 flags)
                (const_int 0 [0]))
            (label_ref:SI 1117)
            (pc))) D:\LHX\7.5 contest\t1.cpp:49 596 {*jcc_1}
     (expr_list:REG_DEAD (reg:CCGC 17 flags)
        (int_list:REG_BR_PROB 900 (nil)))
 -> 1117)
;;  succ:       54 [91.0%]  (FALLTHRU,CAN_FALLTHRU)
;;              94 [9.0%]  (CAN_FALLTHRU,LOOP_EXIT)
;; lr  out 	 0 [ax] 3 [bx] 5 [di] 6 [bp] 7 [sp] 20 [frame]
;; live  out 	 0 [ax] 3 [bx] 5 [di] 6 [bp] 7 [sp] 20 [frame]

;; basic block 54, loop depth 0, count 0, freq 246, maybe hot
;;  prev block 53, next block 55, flags: (REACHABLE, RTL, MODIFIED)
;;  pred:       53 [91.0%]  (FALLTHRU,CAN_FALLTHRU)
;; bb 54 artificial_defs: { }
;; bb 54 artificial_uses: { u-1(6){ }u-1(7){ }}
;; lr  in  	 3 [bx] 5 [di] 6 [bp] 7 [sp] 20 [frame]
;; lr  use 	 6 [bp] 7 [sp]
;; lr  def 	 0 [ax]
;; live  in  	 3 [bx] 5 [di] 6 [bp] 7 [sp] 20 [frame]
;; live  gen 	 0 [ax]
;; live  kill	
(note 572 571 574 54 [bb 54] NOTE_INSN_BASIC_BLOCK)
(insn 574 572 1339 54 (set (reg/f:SI 0 ax [orig:189 __i$_M_node ] [189])
        (mem/f/c:SI (const:SI (plus:SI (symbol_ref:SI ("s") [flags 0x2]  <var_decl 06d9cd20 s>)
                    (const_int 8 [0x8]))) [6 MEM[(struct _Rb_tree_node_base * *)&s + 8B]+0 S4 A32])) 90 {*movsi_internal}
     (nil))
(insn 1339 574 1599 54 (set (mem/c:SI (plus:SI (reg/f:SI 6 bp)
                (const_int -60 [0xffffffffffffffc4])) [45 %sfp+-36 S4 A32])
        (reg/f:SI 0 ax [orig:189 __i$_M_node ] [189])) 90 {*movsi_internal}
     (expr_list:REG_DEAD (reg/f:SI 0 ax [orig:189 __i$_M_node ] [189])
        (nil)))
(jump_insn 1599 1339 1600 54 (set (pc)
        (label_ref 575)) -1
     (nil)
 -> 575)
;;  succ:       34 [100.0%]  (DFS_BACK,CAN_FALLTHRU)
;; lr  out 	 3 [bx] 5 [di] 6 [bp] 7 [sp] 20 [frame]
;; live  out 	 3 [bx] 5 [di] 6 [bp] 7 [sp] 20 [frame]

(barrier 1600 1599 355)
;; basic block 55, loop depth 0, count 0, freq 6, maybe hot
;;  prev block 54, next block 56, flags: (REACHABLE, RTL, MODIFIED)
;;  pred:       49 [50.0%]  (CAN_FALLTHRU)
;;              50 [50.0%]  (CAN_FALLTHRU)
;; bb 55 artificial_defs: { }
;; bb 55 artificial_uses: { u-1(6){ }u-1(7){ }}
;; lr  in  	 1 [dx] 3 [bx] 4 [si] 5 [di] 6 [bp] 7 [sp] 20 [frame]
;; lr  use 	 6 [bp] 7 [sp]
;; lr  def 	 0 [ax] 17 [flags]
;; live  in  	 1 [dx] 3 [bx] 4 [si] 5 [di] 6 [bp] 7 [sp] 20 [frame]
;; live  gen 	 0 [ax]
;; live  kill	 17 [flags]
(code_label 355 1600 827 55 144 "" [2 uses])
(note 827 355 1486 55 [bb 55] NOTE_INSN_BASIC_BLOCK)
(insn 1486 827 1601 55 (parallel [
            (set (reg:SI 0 ax)
                (const_int 0 [0]))
            (clobber (reg:CC 17 flags))
        ]) D:/Dev-Cpp/MinGW64/lib/gcc/x86_64-w64-mingw32/4.9.2/include/c++/bits/stl_tree.h:1694 82 {*movsi_xor}
     (nil))
(jump_insn 1601 1486 1602 55 (set (pc)
        (label_ref 358)) -1
     (nil)
 -> 358)
;;  succ:       51 [100.0%]  (CAN_FALLTHRU)
;; lr  out 	 0 [ax] 1 [dx] 3 [bx] 4 [si] 5 [di] 6 [bp] 7 [sp] 20 [frame]
;; live  out 	 0 [ax] 1 [dx] 3 [bx] 4 [si] 5 [di] 6 [bp] 7 [sp] 20 [frame]

(barrier 1602 1601 783)
;; basic block 56, loop depth 0, count 0, freq 81, maybe hot
;;  prev block 55, next block 57, flags: (REACHABLE, RTL, MODIFIED)
;;  pred:       10 [9.0%]  (CAN_FALLTHRU)
;; bb 56 artificial_defs: { }
;; bb 56 artificial_uses: { u-1(6){ }u-1(7){ }}
;; lr  in  	 2 [cx] 3 [bx] 6 [bp] 7 [sp] 20 [frame]
;; lr  use 	 6 [bp] 7 [sp]
;; lr  def 	
;; live  in  	 2 [cx] 3 [bx] 6 [bp] 7 [sp] 20 [frame]
;; live  gen 	
;; live  kill	
(code_label 783 1602 782 56 187 "" [1 uses])
(note 782 783 880 56 [bb 56] NOTE_INSN_BASIC_BLOCK)
(insn 880 782 1603 56 (set (mem/c:SI (plus:SI (reg/f:SI 6 bp)
                (const_int -48 [0xffffffffffffffd0])) [45 %sfp+-24 S4 A64])
        (const_int 0 [0])) D:\LHX\7.5 contest\t1.cpp:11 90 {*movsi_internal}
     (nil))
(jump_insn 1603 880 1604 56 (set (pc)
        (label_ref 752)) -1
     (nil)
 -> 752)
;;  succ:       14 [100.0%]  (CAN_FALLTHRU)
;; lr  out 	 2 [cx] 3 [bx] 6 [bp] 7 [sp] 20 [frame]
;; live  out 	 2 [cx] 3 [bx] 6 [bp] 7 [sp] 20 [frame]

(barrier 1604 1603 1598)
;; basic block 57, loop depth 0, count 0, freq 78, maybe hot
;;  prev block 56, next block 58, flags: (REACHABLE, RTL, MODIFIED)
;;  pred:       52 [29.0%]  (CAN_FALLTHRU)
;; bb 57 artificial_defs: { }
;; bb 57 artificial_uses: { u-1(6){ }u-1(7){ }}
;; lr  in  	 4 [si] 5 [di] 6 [bp] 7 [sp] 20 [frame]
;; lr  use 	 6 [bp] 7 [sp]
;; lr  def 	 0 [ax] 1 [dx] 2 [cx] 3 [bx] 17 [flags]
;; live  in  	 4 [si] 5 [di] 6 [bp] 7 [sp] 20 [frame]
;; live  gen 	 0 [ax] 1 [dx] 2 [cx] 3 [bx] 17 [flags]
;; live  kill	 17 [flags]
(code_label 1598 1604 385 57 241 "" [1 uses])
(note 385 1598 1194 57 [bb 57] NOTE_INSN_BASIC_BLOCK)
(insn 1194 385 1358 57 (set (reg:SI 2 cx [363])
        (mem/c:SI (plus:SI (reg/f:SI 6 bp)
                (const_int -76 [0xffffffffffffffb4])) [45 %sfp+-52 S4 A32])) D:\LHX\7.5 contest\t1.cpp:51 90 {*movsi_internal}
     (nil))
(insn 1358 1194 1359 57 (set (reg:SI 0 ax [orig:136 tmod ] [136])
        (mem/c:SI (plus:SI (reg/f:SI 6 bp)
                (const_int -56 [0xffffffffffffffc8])) [45 %sfp+-32 S4 A64])) D:\LHX\7.5 contest\t1.cpp:51 90 {*movsi_internal}
     (nil))
(insn 1359 1358 386 57 (set (reg:SI 1 dx [ tmod+4 ])
        (mem/c:SI (plus:SI (reg/f:SI 6 bp)
                (const_int -52 [0xffffffffffffffcc])) [45 %sfp+-28 S4 A32])) D:\LHX\7.5 contest\t1.cpp:51 90 {*movsi_internal}
     (nil))
(insn 386 1359 1337 57 (parallel [
            (set (reg:SI 2 cx [363])
                (mult:SI (reg:SI 2 cx [363])
                    (reg:SI 0 ax [orig:136 tmod ] [136])))
            (clobber (reg:CC 17 flags))
        ]) D:\LHX\7.5 contest\t1.cpp:51 306 {*mulsi3_1}
     (expr_list:REG_DEAD (reg:SI 0 ax [orig:136 tmod ] [136])
        (expr_list:REG_UNUSED (reg:CC 17 flags)
            (nil))))
(note 1337 386 1196 57 NOTE_INSN_DELETED)
(insn 1196 1337 1260 57 (set (reg:SI 0 ax [364])
        (reg:SI 1 dx [ tmod+4 ])) D:\LHX\7.5 contest\t1.cpp:51 90 {*movsi_internal}
     (expr_list:REG_DEAD (reg:SI 1 dx [ tmod+4 ])
        (nil)))
(insn 1260 1196 387 57 (set (reg:SI 3 bx [orig:427 D.83220 ] [427])
        (mem/c:SI (plus:SI (reg/f:SI 6 bp)
                (const_int -64 [0xffffffffffffffc0])) [45 %sfp+-40 S4 A32])) D:\LHX\7.5 contest\t1.cpp:51 90 {*movsi_internal}
     (nil))
(insn 387 1260 388 57 (parallel [
            (set (reg:SI 0 ax [364])
                (mult:SI (reg:SI 0 ax [364])
                    (reg:SI 3 bx [orig:427 D.83220 ] [427])))
            (clobber (reg:CC 17 flags))
        ]) D:\LHX\7.5 contest\t1.cpp:51 306 {*mulsi3_1}
     (expr_list:REG_UNUSED (reg:CC 17 flags)
        (nil)))
(insn 388 387 1200 57 (parallel [
            (set (reg:SI 2 cx [365])
                (plus:SI (reg:SI 2 cx [363])
                    (reg:SI 0 ax [364])))
            (clobber (reg:CC 17 flags))
        ]) D:\LHX\7.5 contest\t1.cpp:51 220 {*addsi_1}
     (expr_list:REG_DEAD (reg:SI 0 ax [364])
        (expr_list:REG_UNUSED (reg:CC 17 flags)
            (nil))))
(insn 1200 388 389 57 (set (reg:SI 0 ax [orig:366 D.83220 ] [366])
        (reg:SI 3 bx [orig:427 D.83220 ] [427])) D:\LHX\7.5 contest\t1.cpp:51 90 {*movsi_internal}
     (expr_list:REG_DEAD (reg:SI 3 bx [orig:427 D.83220 ] [427])
        (nil)))
(insn 389 1200 390 57 (parallel [
            (set (reg:DI 0 ax [orig:366 D.83220 ] [366])
                (mult:DI (zero_extend:DI (reg:SI 0 ax [orig:366 D.83220 ] [366]))
                    (zero_extend:DI (mem/c:SI (plus:SI (reg/f:SI 6 bp)
                                (const_int -56 [0xffffffffffffffc8])) [45 %sfp+-32 S4 A64]))))
            (clobber (reg:CC 17 flags))
        ]) D:\LHX\7.5 contest\t1.cpp:51 323 {*umulsidi3_1}
     (expr_list:REG_UNUSED (reg:CC 17 flags)
        (nil)))
(note 390 389 391 57 NOTE_INSN_DELETED)
(insn 391 390 1360 57 (parallel [
            (set (reg:SI 1 dx [ D.83220+4 ])
                (plus:SI (reg:SI 1 dx [ D.83220+4 ])
                    (reg:SI 2 cx [365])))
            (clobber (reg:CC 17 flags))
        ]) D:\LHX\7.5 contest\t1.cpp:51 220 {*addsi_1}
     (expr_list:REG_DEAD (reg:SI 2 cx [365])
        (expr_list:REG_UNUSED (reg:CC 17 flags)
            (nil))))
(insn 1360 391 1361 57 (set (reg:SI 2 cx [orig:117 t2 ] [117])
        (mem/c:SI (plus:SI (reg/f:SI 6 bp)
                (const_int -72 [0xffffffffffffffb8])) [45 %sfp+-48 S4 A64])) D:\LHX\7.5 contest\t1.cpp:51 90 {*movsi_internal}
     (nil))
(insn 1361 1360 1362 57 (set (reg:SI 3 bx [ t2+4 ])
        (mem/c:SI (plus:SI (reg/f:SI 6 bp)
                (const_int -68 [0xffffffffffffffbc])) [45 %sfp+-44 S4 A32])) D:\LHX\7.5 contest\t1.cpp:51 90 {*movsi_internal}
     (nil))
(insn 1362 1361 1363 57 (parallel [
            (set (reg:CC 17 flags)
                (compare:CC (reg:SI 2 cx [orig:117 t2 ] [117])
                    (reg:SI 0 ax [orig:366 D.83220 ] [366])))
            (set (reg:SI 2 cx [orig:117 t2 ] [117])
                (minus:SI (reg:SI 2 cx [orig:117 t2 ] [117])
                    (reg:SI 0 ax [orig:366 D.83220 ] [366])))
        ]) D:\LHX\7.5 contest\t1.cpp:51 282 {*subsi_3}
     (expr_list:REG_DEAD (reg:SI 0 ax [orig:366 D.83220 ] [366])
        (nil)))
(insn 1363 1362 395 57 (parallel [
            (set (reg:SI 3 bx [ t2+4 ])
                (minus:SI (reg:SI 3 bx [ t2+4 ])
                    (plus:SI (ltu:SI (reg:CC 17 flags)
                            (const_int 0 [0]))
                        (reg:SI 1 dx [ D.83220+4 ]))))
            (clobber (reg:CC 17 flags))
        ]) D:\LHX\7.5 contest\t1.cpp:51 290 {*subsi3_carry}
     (expr_list:REG_DEAD (reg:CC 17 flags)
        (expr_list:REG_DEAD (reg:SI 1 dx [ D.83220+4 ])
            (expr_list:REG_UNUSED (reg:CC 17 flags)
                (nil)))))
(insn 395 1363 1259 57 (set (reg/f:SI 0 ax [orig:448 __i$_M_node ] [448])
        (mem/f/c:SI (const:SI (plus:SI (symbol_ref:SI ("s") [flags 0x2]  <var_decl 06d9cd20 s>)
                    (const_int 8 [0x8]))) [6 MEM[(struct _Rb_tree_node_base * *)&s + 8B]+0 S4 A32])) 90 {*movsi_internal}
     (nil))
(insn 1259 395 396 57 (set (mem/c:SI (plus:SI (reg/f:SI 6 bp)
                (const_int -60 [0xffffffffffffffc4])) [45 %sfp+-36 S4 A32])
        (reg/f:SI 0 ax [orig:448 __i$_M_node ] [448])) 90 {*movsi_internal}
     (nil))
(insn 396 1259 889 57 (set (reg:CCZ 17 flags)
        (compare:CCZ (reg/f:SI 0 ax [orig:448 __i$_M_node ] [448])
            (const_int 0 [0]))) D:/Dev-Cpp/MinGW64/lib/gcc/x86_64-w64-mingw32/4.9.2/include/c++/bits/stl_tree.h:1260 3 {*cmpsi_ccno_1}
     (expr_list:REG_DEAD (reg/f:SI 1 dx [orig:448 __i$_M_node ] [448])
        (nil)))
(insn 889 396 397 57 (set (reg/f:SI 1 dx [orig:186 __i$_M_node ] [186])
        (const:SI (plus:SI (symbol_ref:SI ("s") [flags 0x2]  <var_decl 06d9cd20 s>)
                (const_int 4 [0x4])))) D:/Dev-Cpp/MinGW64/lib/gcc/x86_64-w64-mingw32/4.9.2/include/c++/bits/stl_tree.h:1260 90 {*movsi_internal}
     (nil))
(jump_insn 397 889 1605 57 (set (pc)
        (if_then_else (ne (reg:CCZ 17 flags)
                (const_int 0 [0]))
            (label_ref:SI 416)
            (pc))) D:/Dev-Cpp/MinGW64/lib/gcc/x86_64-w64-mingw32/4.9.2/include/c++/bits/stl_tree.h:1260 596 {*jcc_1}
     (expr_list:REG_DEAD (reg:CCZ 17 flags)
        (int_list:REG_BR_PROB 9100 (nil)))
 -> 416)
;;  succ:       62 [91.0%]  (CAN_FALLTHRU)
;;              58 [9.0%]  (FALLTHRU)
;; lr  out 	 0 [ax] 1 [dx] 2 [cx] 3 [bx] 4 [si] 5 [di] 6 [bp] 7 [sp] 20 [frame]
;; live  out 	 0 [ax] 1 [dx] 2 [cx] 3 [bx] 4 [si] 5 [di] 6 [bp] 7 [sp] 20 [frame]

;; basic block 58, loop depth 0, count 0, freq 7, maybe hot
;;  prev block 57, next block 59, flags: (NEW, RTL, MODIFIED)
;;  pred:       57 [9.0%]  (FALLTHRU)
;; bb 58 artificial_defs: { }
;; bb 58 artificial_uses: { u-1(6){ }u-1(7){ }}
;; lr  in  	
;; lr  use 	
;; lr  def 	
;; live  in  	
;; live  gen 	
;; live  kill	
(note 1605 397 1606 58 [bb 58] NOTE_INSN_BASIC_BLOCK)
(jump_insn 1606 1605 1607 58 (set (pc)
        (label_ref 685)) -1
     (nil)
 -> 685)
;;  succ:       86 [100.0%]  (CAN_FALLTHRU)
;; lr  out 	
;; live  out 	

(barrier 1607 1606 1609)
;; basic block 59, loop depth 0, count 0, freq 395, maybe hot
;;  prev block 58, next block 60, flags: (REACHABLE, RTL, MODIFIED)
;;  pred:       62 [50.0%]  (CAN_FALLTHRU)
;; bb 59 artificial_defs: { }
;; bb 59 artificial_uses: { u-1(6){ }u-1(7){ }}
;; lr  in  	 0 [ax] 1 [dx] 2 [cx] 3 [bx] 4 [si] 5 [di] 6 [bp] 7 [sp] 17 [flags] 20 [frame]
;; lr  use 	 6 [bp] 7 [sp] 17 [flags]
;; lr  def 	
;; live  in  	 0 [ax] 1 [dx] 2 [cx] 3 [bx] 4 [si] 5 [di] 6 [bp] 7 [sp] 17 [flags] 20 [frame]
;; live  gen 	
;; live  kill	
(code_label 1609 1607 829 59 243 "" [1 uses])
(note 829 1609 403 59 [bb 59] NOTE_INSN_BASIC_BLOCK)
(jump_insn 403 829 830 59 (set (pc)
        (if_then_else (ltu (reg:CC 17 flags)
                (const_int 0 [0]))
            (label_ref:SI 853)
            (pc))) D:/Dev-Cpp/MinGW64/lib/gcc/x86_64-w64-mingw32/4.9.2/include/c++/bits/stl_tree.h:1261 596 {*jcc_1}
     (expr_list:REG_DEAD (reg:CC 17 flags)
        (int_list:REG_BR_PROB 5000 (nil)))
 -> 853)
;;  succ:       61 [50.0%]  (CAN_FALLTHRU)
;;              60 [50.0%]  (FALLTHRU,CAN_FALLTHRU)
;; lr  out 	 0 [ax] 1 [dx] 2 [cx] 3 [bx] 4 [si] 5 [di] 6 [bp] 7 [sp] 20 [frame]
;; live  out 	 0 [ax] 1 [dx] 2 [cx] 3 [bx] 4 [si] 5 [di] 6 [bp] 7 [sp] 20 [frame]

;; basic block 60, loop depth 0, count 0, freq 198, maybe hot
;;  prev block 59, next block 61, flags: (REACHABLE, RTL, MODIFIED)
;;  pred:       59 [50.0%]  (FALLTHRU,CAN_FALLTHRU)
;; bb 60 artificial_defs: { }
;; bb 60 artificial_uses: { u-1(6){ }u-1(7){ }}
;; lr  in  	 0 [ax] 1 [dx] 2 [cx] 3 [bx] 4 [si] 5 [di] 6 [bp] 7 [sp] 20 [frame]
;; lr  use 	 0 [ax] 2 [cx] 6 [bp] 7 [sp]
;; lr  def 	 17 [flags]
;; live  in  	 0 [ax] 1 [dx] 2 [cx] 3 [bx] 4 [si] 5 [di] 6 [bp] 7 [sp] 20 [frame]
;; live  gen 	 17 [flags]
;; live  kill	
(note 830 403 404 60 [bb 60] NOTE_INSN_BASIC_BLOCK)
(insn 404 830 405 60 (set (reg:CC 17 flags)
        (compare:CC (reg:SI 2 cx [orig:117 t2 ] [117])
            (mem:SI (plus:SI (reg/f:SI 0 ax [orig:187 __i$_M_node ] [187])
                    (const_int 16 [0x10])) [34 MEM[(const long long unsigned int &)__i$_M_node_425 + 16]+0 S4 A64]))) D:/Dev-Cpp/MinGW64/lib/gcc/x86_64-w64-mingw32/4.9.2/include/c++/bits/stl_tree.h:1261 7 {*cmpsi_1}
     (nil))
(jump_insn 405 404 853 60 (set (pc)
        (if_then_else (gtu (reg:CC 17 flags)
                (const_int 0 [0]))
            (label_ref 411)
            (pc))) D:/Dev-Cpp/MinGW64/lib/gcc/x86_64-w64-mingw32/4.9.2/include/c++/bits/stl_tree.h:1261 596 {*jcc_1}
     (expr_list:REG_DEAD (reg:CC 17 flags)
        (int_list:REG_BR_PROB 5000 (nil)))
 -> 411)
;;  succ:       63 [50.0%]  (CAN_FALLTHRU)
;;              61 [50.0%]  (FALLTHRU,CAN_FALLTHRU)
;; lr  out 	 0 [ax] 1 [dx] 2 [cx] 3 [bx] 4 [si] 5 [di] 6 [bp] 7 [sp] 20 [frame]
;; live  out 	 0 [ax] 1 [dx] 2 [cx] 3 [bx] 4 [si] 5 [di] 6 [bp] 7 [sp] 20 [frame]

;; basic block 61, loop depth 0, count 0, freq 395, maybe hot
;;  prev block 60, next block 62, flags: (REACHABLE, RTL, MODIFIED)
;;  pred:       60 [50.0%]  (FALLTHRU,CAN_FALLTHRU)
;;              59 [50.0%]  (CAN_FALLTHRU)
;; bb 61 artificial_defs: { }
;; bb 61 artificial_uses: { u-1(6){ }u-1(7){ }}
;; lr  in  	 0 [ax] 2 [cx] 3 [bx] 4 [si] 5 [di] 6 [bp] 7 [sp] 20 [frame]
;; lr  use 	 0 [ax] 6 [bp] 7 [sp]
;; lr  def 	 0 [ax] 1 [dx]
;; live  in  	 0 [ax] 2 [cx] 3 [bx] 4 [si] 5 [di] 6 [bp] 7 [sp] 20 [frame]
;; live  gen 	 0 [ax] 1 [dx]
;; live  kill	
(code_label 853 405 407 61 199 "" [1 uses])
(note 407 853 408 61 [bb 61] NOTE_INSN_BASIC_BLOCK)
(note 408 407 30 61 NOTE_INSN_DELETED)
(insn 30 408 31 61 (set (reg/f:SI 1 dx [orig:186 __i$_M_node ] [186])
        (reg/f:SI 0 ax [orig:187 __i$_M_node ] [187])) D:/Dev-Cpp/MinGW64/lib/gcc/x86_64-w64-mingw32/4.9.2/include/c++/bits/stl_tree.h:1261 90 {*movsi_internal}
     (nil))
(insn 31 30 417 61 (set (reg/f:SI 0 ax [orig:187 __i$_M_node ] [187])
        (mem/f:SI (plus:SI (reg/f:SI 0 ax [orig:187 __i$_M_node ] [187])
                (const_int 8 [0x8])) [6 MEM[(struct _Rb_tree_node_base * *)__i$_M_node_425 + 8B]+0 S4 A32])) D:/Dev-Cpp/MinGW64/lib/gcc/x86_64-w64-mingw32/4.9.2/include/c++/bits/stl_tree.h:1262 90 {*movsi_internal}
     (nil))
(insn 417 31 418 61 (set (reg:CCZ 17 flags)
        (compare:CCZ (reg/f:SI 0 ax [orig:187 __i$_M_node ] [187])
            (const_int 0 [0]))) D:/Dev-Cpp/MinGW64/lib/gcc/x86_64-w64-mingw32/4.9.2/include/c++/bits/stl_tree.h:1260 3 {*cmpsi_ccno_1}
     (nil))
(jump_insn 418 417 416 61 (set (pc)
        (if_then_else (eq (reg:CCZ 17 flags)
                (const_int 0 [0]))
            (label_ref:SI 1608)
            (pc))) D:/Dev-Cpp/MinGW64/lib/gcc/x86_64-w64-mingw32/4.9.2/include/c++/bits/stl_tree.h:1260 596 {*jcc_1}
     (expr_list:REG_DEAD (reg:CCZ 17 flags)
        (int_list:REG_BR_PROB 900 (nil)))
 -> 1608)
;;  succ:       62 [91.0%]  (FALLTHRU,DFS_BACK,CAN_FALLTHRU)
;;              64 [9.0%]  (CAN_FALLTHRU,LOOP_EXIT)
;; lr  out 	 0 [ax] 1 [dx] 2 [cx] 3 [bx] 4 [si] 5 [di] 6 [bp] 7 [sp] 20 [frame]
;; live  out 	 0 [ax] 1 [dx] 2 [cx] 3 [bx] 4 [si] 5 [di] 6 [bp] 7 [sp] 20 [frame]

;; basic block 62, loop depth 0, count 0, freq 790, maybe hot
;;  prev block 61, next block 63, flags: (REACHABLE, RTL, MODIFIED)
;;  pred:       57 [91.0%]  (CAN_FALLTHRU)
;;              61 [91.0%]  (FALLTHRU,DFS_BACK,CAN_FALLTHRU)
;;              63 [91.0%]  (DFS_BACK,CAN_FALLTHRU)
;; bb 62 artificial_defs: { }
;; bb 62 artificial_uses: { u-1(6){ }u-1(7){ }}
;; lr  in  	 0 [ax] 1 [dx] 2 [cx] 3 [bx] 4 [si] 5 [di] 6 [bp] 7 [sp] 20 [frame]
;; lr  use 	 0 [ax] 3 [bx] 6 [bp] 7 [sp]
;; lr  def 	 17 [flags]
;; live  in  	 0 [ax] 1 [dx] 2 [cx] 3 [bx] 4 [si] 5 [di] 6 [bp] 7 [sp] 20 [frame]
;; live  gen 	 17 [flags]
;; live  kill	
(code_label 416 418 399 62 151 "" [2 uses])
(note 399 416 400 62 [bb 62] NOTE_INSN_BASIC_BLOCK)
(insn 400 399 401 62 (set (reg:CC 17 flags)
        (compare:CC (reg:SI 3 bx [ t2+4 ])
            (mem:SI (plus:SI (reg/f:SI 0 ax [orig:187 __i$_M_node ] [187])
                    (const_int 20 [0x14])) [34 MEM[(const long long unsigned int &)__i$_M_node_425 + 16]+4 S4 A32]))) D:/Dev-Cpp/MinGW64/lib/gcc/x86_64-w64-mingw32/4.9.2/include/c++/bits/stl_tree.h:1261 7 {*cmpsi_1}
     (nil))
(jump_insn 401 400 411 62 (set (pc)
        (if_then_else (leu (reg:CC 17 flags)
                (const_int 0 [0]))
            (label_ref:SI 1609)
            (pc))) D:/Dev-Cpp/MinGW64/lib/gcc/x86_64-w64-mingw32/4.9.2/include/c++/bits/stl_tree.h:1261 596 {*jcc_1}
     (int_list:REG_BR_PROB 5000 (nil))
 -> 1609)
;;  succ:       63 [50.0%]  (FALLTHRU,CAN_FALLTHRU)
;;              59 [50.0%]  (CAN_FALLTHRU)
;; lr  out 	 0 [ax] 1 [dx] 2 [cx] 3 [bx] 4 [si] 5 [di] 6 [bp] 7 [sp] 17 [flags] 20 [frame]
;; live  out 	 0 [ax] 1 [dx] 2 [cx] 3 [bx] 4 [si] 5 [di] 6 [bp] 7 [sp] 17 [flags] 20 [frame]

;; basic block 63, loop depth 0, count 0, freq 395, maybe hot
;;  prev block 62, next block 64, flags: (REACHABLE, RTL, MODIFIED)
;;  pred:       62 [50.0%]  (FALLTHRU,CAN_FALLTHRU)
;;              60 [50.0%]  (CAN_FALLTHRU)
;; bb 63 artificial_defs: { }
;; bb 63 artificial_uses: { u-1(6){ }u-1(7){ }}
;; lr  in  	 0 [ax] 1 [dx] 2 [cx] 3 [bx] 4 [si] 5 [di] 6 [bp] 7 [sp] 20 [frame]
;; lr  use 	 0 [ax] 6 [bp] 7 [sp]
;; lr  def 	 0 [ax]
;; live  in  	 0 [ax] 1 [dx] 2 [cx] 3 [bx] 4 [si] 5 [di] 6 [bp] 7 [sp] 20 [frame]
;; live  gen 	 0 [ax]
;; live  kill	
(code_label 411 401 412 63 148 "" [1 uses])
(note 412 411 413 63 [bb 63] NOTE_INSN_BASIC_BLOCK)
(insn 413 412 1576 63 (set (reg/f:SI 0 ax [orig:187 __i$_M_node ] [187])
        (mem/f:SI (plus:SI (reg/f:SI 0 ax [orig:187 __i$_M_node ] [187])
                (const_int 12 [0xc])) [6 MEM[(struct _Rb_tree_node_base * *)__i$_M_node_425 + 12B]+0 S4 A32])) 90 {*movsi_internal}
     (nil))
(insn 1576 413 1577 63 (set (reg:CCZ 17 flags)
        (compare:CCZ (reg/f:SI 0 ax [orig:187 __i$_M_node ] [187])
            (const_int 0 [0]))) D:/Dev-Cpp/MinGW64/lib/gcc/x86_64-w64-mingw32/4.9.2/include/c++/bits/stl_tree.h:1260 3 {*cmpsi_ccno_1}
     (nil))
(jump_insn 1577 1576 1608 63 (set (pc)
        (if_then_else (ne (reg:CCZ 17 flags)
                (const_int 0 [0]))
            (label_ref:SI 416)
            (pc))) D:/Dev-Cpp/MinGW64/lib/gcc/x86_64-w64-mingw32/4.9.2/include/c++/bits/stl_tree.h:1260 596 {*jcc_1}
     (int_list:REG_BR_PROB 9100 (expr_list:REG_DEAD (reg:CCZ 17 flags)
            (nil)))
 -> 416)
;;  succ:       62 [91.0%]  (DFS_BACK,CAN_FALLTHRU)
;;              64 [9.0%]  (FALLTHRU,CAN_FALLTHRU,LOOP_EXIT)
;; lr  out 	 0 [ax] 1 [dx] 2 [cx] 3 [bx] 4 [si] 5 [di] 6 [bp] 7 [sp] 20 [frame]
;; live  out 	 0 [ax] 1 [dx] 2 [cx] 3 [bx] 4 [si] 5 [di] 6 [bp] 7 [sp] 20 [frame]

;; basic block 64, loop depth 0, count 0, freq 71, maybe hot
;;  prev block 63, next block 65, flags: (REACHABLE, RTL, MODIFIED)
;;  pred:       61 [9.0%]  (CAN_FALLTHRU,LOOP_EXIT)
;;              63 [9.0%]  (FALLTHRU,CAN_FALLTHRU,LOOP_EXIT)
;; bb 64 artificial_defs: { }
;; bb 64 artificial_uses: { u-1(6){ }u-1(7){ }}
;; lr  in  	 1 [dx] 2 [cx] 3 [bx] 4 [si] 5 [di] 6 [bp] 7 [sp] 20 [frame]
;; lr  use 	 1 [dx] 6 [bp] 7 [sp]
;; lr  def 	 17 [flags]
;; live  in  	 1 [dx] 2 [cx] 3 [bx] 4 [si] 5 [di] 6 [bp] 7 [sp] 20 [frame]
;; live  gen 	 17 [flags]
;; live  kill	
(code_label 1608 1577 419 64 242 "" [1 uses])
(note 419 1608 420 64 [bb 64] NOTE_INSN_BASIC_BLOCK)
(insn 420 419 421 64 (set (reg:CCZ 17 flags)
        (compare:CCZ (reg/f:SI 1 dx [orig:186 __i$_M_node ] [186])
            (const:SI (plus:SI (symbol_ref:SI ("s") [flags 0x2]  <var_decl 06d9cd20 s>)
                    (const_int 4 [0x4]))))) D:/Dev-Cpp/MinGW64/lib/gcc/x86_64-w64-mingw32/4.9.2/include/c++/bits/stl_map.h:498 7 {*cmpsi_1}
     (nil))
(jump_insn 421 420 422 64 (set (pc)
        (if_then_else (eq (reg:CCZ 17 flags)
                (const_int 0 [0]))
            (label_ref:SI 685)
            (pc))) D:/Dev-Cpp/MinGW64/lib/gcc/x86_64-w64-mingw32/4.9.2/include/c++/bits/stl_map.h:498 596 {*jcc_1}
     (expr_list:REG_DEAD (reg:CCZ 17 flags)
        (int_list:REG_BR_PROB 662 (nil)))
 -> 685)
;;  succ:       86 [6.6%]  (CAN_FALLTHRU)
;;              65 [93.4%]  (FALLTHRU,CAN_FALLTHRU)
;; lr  out 	 1 [dx] 2 [cx] 3 [bx] 4 [si] 5 [di] 6 [bp] 7 [sp] 20 [frame]
;; live  out 	 1 [dx] 2 [cx] 3 [bx] 4 [si] 5 [di] 6 [bp] 7 [sp] 20 [frame]

;; basic block 65, loop depth 0, count 0, freq 66, maybe hot
;;  prev block 64, next block 66, flags: (REACHABLE, RTL, MODIFIED)
;;  pred:       64 [93.4%]  (FALLTHRU,CAN_FALLTHRU)
;; bb 65 artificial_defs: { }
;; bb 65 artificial_uses: { u-1(6){ }u-1(7){ }}
;; lr  in  	 1 [dx] 2 [cx] 3 [bx] 4 [si] 5 [di] 6 [bp] 7 [sp] 20 [frame]
;; lr  use 	 1 [dx] 3 [bx] 6 [bp] 7 [sp]
;; lr  def 	 17 [flags]
;; live  in  	 1 [dx] 2 [cx] 3 [bx] 4 [si] 5 [di] 6 [bp] 7 [sp] 20 [frame]
;; live  gen 	 17 [flags]
;; live  kill	
(note 422 421 423 65 [bb 65] NOTE_INSN_BASIC_BLOCK)
(insn 423 422 424 65 (set (reg:CC 17 flags)
        (compare:CC (reg:SI 3 bx [ t2+4 ])
            (mem:SI (plus:SI (reg/f:SI 1 dx [orig:186 __i$_M_node ] [186])
                    (const_int 20 [0x14])) [34 MEM[(const long long unsigned int &)__i$_M_node_447 + 16]+4 S4 A32]))) D:/Dev-Cpp/MinGW64/lib/gcc/x86_64-w64-mingw32/4.9.2/include/c++/bits/stl_map.h:498 7 {*cmpsi_1}
     (nil))
(jump_insn 424 423 832 65 (set (pc)
        (if_then_else (ltu (reg:CC 17 flags)
                (const_int 0 [0]))
            (label_ref 685)
            (pc))) D:/Dev-Cpp/MinGW64/lib/gcc/x86_64-w64-mingw32/4.9.2/include/c++/bits/stl_map.h:498 596 {*jcc_1}
     (int_list:REG_BR_PROB 5000 (nil))
 -> 685)
;;  succ:       86 [50.0%]  (CAN_FALLTHRU)
;;              66 [50.0%]  (FALLTHRU,CAN_FALLTHRU)
;; lr  out 	 1 [dx] 2 [cx] 3 [bx] 4 [si] 5 [di] 6 [bp] 7 [sp] 17 [flags] 20 [frame]
;; live  out 	 1 [dx] 2 [cx] 3 [bx] 4 [si] 5 [di] 6 [bp] 7 [sp] 17 [flags] 20 [frame]

;; basic block 66, loop depth 0, count 0, freq 33, maybe hot
;;  prev block 65, next block 67, flags: (REACHABLE, RTL, MODIFIED)
;;  pred:       65 [50.0%]  (FALLTHRU,CAN_FALLTHRU)
;; bb 66 artificial_defs: { }
;; bb 66 artificial_uses: { u-1(6){ }u-1(7){ }}
;; lr  in  	 1 [dx] 2 [cx] 3 [bx] 4 [si] 5 [di] 6 [bp] 7 [sp] 17 [flags] 20 [frame]
;; lr  use 	 6 [bp] 7 [sp] 17 [flags]
;; lr  def 	
;; live  in  	 1 [dx] 2 [cx] 3 [bx] 4 [si] 5 [di] 6 [bp] 7 [sp] 17 [flags] 20 [frame]
;; live  gen 	
;; live  kill	
(note 832 424 426 66 [bb 66] NOTE_INSN_BASIC_BLOCK)
(jump_insn 426 832 833 66 (set (pc)
        (if_then_else (gtu (reg:CC 17 flags)
                (const_int 0 [0]))
            (label_ref:SI 767)
            (pc))) D:/Dev-Cpp/MinGW64/lib/gcc/x86_64-w64-mingw32/4.9.2/include/c++/bits/stl_map.h:498 596 {*jcc_1}
     (expr_list:REG_DEAD (reg:CC 17 flags)
        (int_list:REG_BR_PROB 5000 (nil)))
 -> 767)
;;  succ:       68 [50.0%]  (CAN_FALLTHRU)
;;              67 [50.0%]  (FALLTHRU,CAN_FALLTHRU)
;; lr  out 	 1 [dx] 2 [cx] 3 [bx] 4 [si] 5 [di] 6 [bp] 7 [sp] 20 [frame]
;; live  out 	 1 [dx] 2 [cx] 3 [bx] 4 [si] 5 [di] 6 [bp] 7 [sp] 20 [frame]

;; basic block 67, loop depth 0, count 0, freq 17, maybe hot
;;  prev block 66, next block 68, flags: (REACHABLE, RTL, MODIFIED)
;;  pred:       66 [50.0%]  (FALLTHRU,CAN_FALLTHRU)
;; bb 67 artificial_defs: { }
;; bb 67 artificial_uses: { u-1(6){ }u-1(7){ }}
;; lr  in  	 1 [dx] 2 [cx] 3 [bx] 4 [si] 5 [di] 6 [bp] 7 [sp] 20 [frame]
;; lr  use 	 1 [dx] 2 [cx] 6 [bp] 7 [sp]
;; lr  def 	 17 [flags]
;; live  in  	 1 [dx] 2 [cx] 3 [bx] 4 [si] 5 [di] 6 [bp] 7 [sp] 20 [frame]
;; live  gen 	 17 [flags]
;; live  kill	
(note 833 426 427 67 [bb 67] NOTE_INSN_BASIC_BLOCK)
(insn 427 833 428 67 (set (reg:CC 17 flags)
        (compare:CC (reg:SI 2 cx [orig:117 t2 ] [117])
            (mem:SI (plus:SI (reg/f:SI 1 dx [orig:186 __i$_M_node ] [186])
                    (const_int 16 [0x10])) [34 MEM[(const long long unsigned int &)__i$_M_node_447 + 16]+0 S4 A64]))) D:/Dev-Cpp/MinGW64/lib/gcc/x86_64-w64-mingw32/4.9.2/include/c++/bits/stl_map.h:498 7 {*cmpsi_1}
     (nil))
(jump_insn 428 427 767 67 (set (pc)
        (if_then_else (ltu (reg:CC 17 flags)
                (const_int 0 [0]))
            (label_ref 685)
            (pc))) D:/Dev-Cpp/MinGW64/lib/gcc/x86_64-w64-mingw32/4.9.2/include/c++/bits/stl_map.h:498 596 {*jcc_1}
     (expr_list:REG_DEAD (reg:CC 17 flags)
        (int_list:REG_BR_PROB 5000 (nil)))
 -> 685)
;;  succ:       86 [50.0%]  (CAN_FALLTHRU)
;;              68 [50.0%]  (FALLTHRU,CAN_FALLTHRU)
;; lr  out 	 1 [dx] 2 [cx] 3 [bx] 4 [si] 5 [di] 6 [bp] 7 [sp] 20 [frame]
;; live  out 	 1 [dx] 2 [cx] 3 [bx] 4 [si] 5 [di] 6 [bp] 7 [sp] 20 [frame]

;; basic block 68, loop depth 0, count 0, freq 33, maybe hot
;;  prev block 67, next block 69, flags: (REACHABLE, RTL, MODIFIED)
;;  pred:       66 [50.0%]  (CAN_FALLTHRU)
;;              67 [50.0%]  (FALLTHRU,CAN_FALLTHRU)
;; bb 68 artificial_defs: { }
;; bb 68 artificial_uses: { u-1(6){ }u-1(7){ }}
;; lr  in  	 1 [dx] 4 [si] 5 [di] 6 [bp] 7 [sp] 20 [frame]
;; lr  use 	 1 [dx] 6 [bp] 7 [sp]
;; lr  def 	 0 [ax] 17 [flags]
;; live  in  	 1 [dx] 4 [si] 5 [di] 6 [bp] 7 [sp] 20 [frame]
;; live  gen 	 0 [ax] 17 [flags]
;; live  kill	
(code_label 767 428 768 68 153 "" [1 uses])
(note 768 767 1473 68 [bb 68] NOTE_INSN_BASIC_BLOCK)
(insn 1473 768 1474 68 (set (reg:SI 0 ax)
        (mem:SI (plus:SI (reg/f:SI 1 dx [orig:186 __i$_M_node ] [186])
                (const_int 24 [0x18])) [21 MEM[(mapped_type &)__i$_M_node_347 + 24]+0 S4 A32])) D:\LHX\7.5 contest\t1.cpp:53 90 {*movsi_internal}
     (nil))
(insn 1474 1473 771 68 (set (reg:CCZ 17 flags)
        (compare:CCZ (reg:SI 0 ax)
            (const_int 0 [0]))) D:\LHX\7.5 contest\t1.cpp:53 3 {*cmpsi_ccno_1}
     (nil))
(jump_insn 771 1474 762 68 (set (pc)
        (if_then_else (ne (reg:CCZ 17 flags)
                (const_int 0 [0]))
            (label_ref:SI 721)
            (pc))) D:\LHX\7.5 contest\t1.cpp:53 596 {*jcc_1}
     (expr_list:REG_DEAD (reg:CCZ 17 flags)
        (int_list:REG_BR_PROB 5000 (nil)))
 -> 721)
;;  succ:       69 [50.0%]  (FALLTHRU,CAN_FALLTHRU)
;;              53 [50.0%]  (CAN_FALLTHRU)
;; lr  out 	 4 [si] 5 [di] 6 [bp] 7 [sp] 20 [frame]
;; live  out 	 4 [si] 5 [di] 6 [bp] 7 [sp] 20 [frame]

;; basic block 69, loop depth 0, count 0, freq 0
;;  prev block 68, next block 70, flags: (REACHABLE, RTL, MODIFIED)
;;  pred:       68 [50.0%]  (FALLTHRU,CAN_FALLTHRU)
;; bb 69 artificial_defs: { }
;; bb 69 artificial_uses: { u-1(6){ }u-1(7){ }}
;; lr  in  	 4 [si] 5 [di] 6 [bp] 7 [sp] 20 [frame]
;; lr  use 	 6 [bp] 7 [sp]
;; lr  def 	 0 [ax]
;; live  in  	 4 [si] 5 [di] 6 [bp] 7 [sp] 20 [frame]
;; live  gen 	 0 [ax]
;; live  kill	
(note 762 771 891 69 [bb 69] NOTE_INSN_BASIC_BLOCK)
(insn 891 762 713 69 (set (reg/f:SI 0 ax [orig:165 __i$_M_node ] [165])
        (mem/c:SI (plus:SI (reg/f:SI 6 bp)
                (const_int -60 [0xffffffffffffffc4])) [45 %sfp+-36 S4 A32])) 90 {*movsi_internal}
     (expr_list:REG_EQUAL (mem/f/c:SI (const:SI (plus:SI (symbol_ref:SI ("s") [flags 0x2]  <var_decl 06d9cd20 s>)
                    (const_int 8 [0x8]))) [6 MEM[(struct _Rb_tree_node_base * *)&s + 8B]+0 S4 A32])
        (nil)))
;;  succ:       70 [100.0%]  (FALLTHRU,CAN_FALLTHRU)
;; lr  out 	 0 [ax] 4 [si] 5 [di] 6 [bp] 7 [sp] 20 [frame]
;; live  out 	 0 [ax] 4 [si] 5 [di] 6 [bp] 7 [sp] 20 [frame]

;; basic block 70, loop depth 0, count 0, freq 71, maybe hot
;;  prev block 69, next block 71, flags: (REACHABLE, RTL, MODIFIED)
;;  pred:       92 [91.0%]  (CAN_FALLTHRU)
;;              69 [100.0%]  (FALLTHRU,CAN_FALLTHRU)
;; bb 70 artificial_defs: { }
;; bb 70 artificial_uses: { u-1(6){ }u-1(7){ }}
;; lr  in  	 0 [ax] 4 [si] 5 [di] 6 [bp] 7 [sp] 20 [frame]
;; lr  use 	 6 [bp] 7 [sp]
;; lr  def 	 3 [bx]
;; live  in  	 0 [ax] 4 [si] 5 [di] 6 [bp] 7 [sp] 20 [frame]
;; live  gen 	 3 [bx]
;; live  kill	
(code_label 713 891 482 70 180 "" [1 uses])
(note 482 713 888 70 [bb 70] NOTE_INSN_BASIC_BLOCK)
(insn 888 482 1610 70 (set (reg/f:SI 3 bx [orig:181 __i$_M_node ] [181])
        (const:SI (plus:SI (symbol_ref:SI ("s") [flags 0x2]  <var_decl 06d9cd20 s>)
                (const_int 4 [0x4])))) D:/Dev-Cpp/MinGW64/lib/gcc/x86_64-w64-mingw32/4.9.2/include/c++/bits/stl_tree.h:1794 90 {*movsi_internal}
     (expr_list:REG_EQUAL (const:SI (plus:SI (symbol_ref:SI ("s") [flags 0x2]  <var_decl 06d9cd20 s>)
                (const_int 4 [0x4])))
        (nil)))
(jump_insn 1610 888 1611 70 (set (pc)
        (label_ref 500)) -1
     (nil)
 -> 500)
;;  succ:       74 [100.0%]  (CAN_FALLTHRU)
;; lr  out 	 0 [ax] 3 [bx] 4 [si] 5 [di] 6 [bp] 7 [sp] 20 [frame]
;; live  out 	 0 [ax] 3 [bx] 4 [si] 5 [di] 6 [bp] 7 [sp] 20 [frame]

(barrier 1611 1610 1613)
;; basic block 71, loop depth 0, count 0, freq 395, maybe hot
;;  prev block 70, next block 72, flags: (REACHABLE, RTL, MODIFIED)
;;  pred:       74 [50.0%]  (CAN_FALLTHRU)
;; bb 71 artificial_defs: { }
;; bb 71 artificial_uses: { u-1(6){ }u-1(7){ }}
;; lr  in  	 0 [ax] 3 [bx] 4 [si] 5 [di] 6 [bp] 7 [sp] 17 [flags] 20 [frame]
;; lr  use 	 6 [bp] 7 [sp] 17 [flags]
;; lr  def 	
;; live  in  	 0 [ax] 3 [bx] 4 [si] 5 [di] 6 [bp] 7 [sp] 17 [flags] 20 [frame]
;; live  gen 	
;; live  kill	
(code_label 1613 1611 840 71 245 "" [1 uses])
(note 840 1613 487 71 [bb 71] NOTE_INSN_BASIC_BLOCK)
(jump_insn 487 840 841 71 (set (pc)
        (if_then_else (ltu (reg:CC 17 flags)
                (const_int 0 [0]))
            (label_ref:SI 854)
            (pc))) D:/Dev-Cpp/MinGW64/lib/gcc/x86_64-w64-mingw32/4.9.2/include/c++/bits/stl_tree.h:1261 596 {*jcc_1}
     (expr_list:REG_DEAD (reg:CC 17 flags)
        (int_list:REG_BR_PROB 5000 (nil)))
 -> 854)
;;  succ:       73 [50.0%]  (CAN_FALLTHRU)
;;              72 [50.0%]  (FALLTHRU,CAN_FALLTHRU)
;; lr  out 	 0 [ax] 3 [bx] 4 [si] 5 [di] 6 [bp] 7 [sp] 20 [frame]
;; live  out 	 0 [ax] 3 [bx] 4 [si] 5 [di] 6 [bp] 7 [sp] 20 [frame]

;; basic block 72, loop depth 0, count 0, freq 198, maybe hot
;;  prev block 71, next block 73, flags: (REACHABLE, RTL, MODIFIED)
;;  pred:       71 [50.0%]  (FALLTHRU,CAN_FALLTHRU)
;; bb 72 artificial_defs: { }
;; bb 72 artificial_uses: { u-1(6){ }u-1(7){ }}
;; lr  in  	 0 [ax] 3 [bx] 4 [si] 5 [di] 6 [bp] 7 [sp] 20 [frame]
;; lr  use 	 0 [ax] 4 [si] 6 [bp] 7 [sp]
;; lr  def 	 17 [flags]
;; live  in  	 0 [ax] 3 [bx] 4 [si] 5 [di] 6 [bp] 7 [sp] 20 [frame]
;; live  gen 	 17 [flags]
;; live  kill	
(note 841 487 488 72 [bb 72] NOTE_INSN_BASIC_BLOCK)
(insn 488 841 489 72 (set (reg:CC 17 flags)
        (compare:CC (reg:SI 4 si [orig:112 t1 ] [112])
            (mem:SI (plus:SI (reg/f:SI 0 ax [orig:165 __i$_M_node ] [165])
                    (const_int 16 [0x10])) [34 MEM[(const long long unsigned int &)__i$_M_node_427 + 16]+0 S4 A64]))) D:/Dev-Cpp/MinGW64/lib/gcc/x86_64-w64-mingw32/4.9.2/include/c++/bits/stl_tree.h:1261 7 {*cmpsi_1}
     (nil))
(jump_insn 489 488 854 72 (set (pc)
        (if_then_else (gtu (reg:CC 17 flags)
                (const_int 0 [0]))
            (label_ref 495)
            (pc))) D:/Dev-Cpp/MinGW64/lib/gcc/x86_64-w64-mingw32/4.9.2/include/c++/bits/stl_tree.h:1261 596 {*jcc_1}
     (expr_list:REG_DEAD (reg:CC 17 flags)
        (int_list:REG_BR_PROB 5000 (nil)))
 -> 495)
;;  succ:       75 [50.0%]  (CAN_FALLTHRU)
;;              73 [50.0%]  (FALLTHRU,CAN_FALLTHRU)
;; lr  out 	 0 [ax] 3 [bx] 4 [si] 5 [di] 6 [bp] 7 [sp] 20 [frame]
;; live  out 	 0 [ax] 3 [bx] 4 [si] 5 [di] 6 [bp] 7 [sp] 20 [frame]

;; basic block 73, loop depth 0, count 0, freq 395, maybe hot
;;  prev block 72, next block 74, flags: (REACHABLE, RTL, MODIFIED)
;;  pred:       72 [50.0%]  (FALLTHRU,CAN_FALLTHRU)
;;              71 [50.0%]  (CAN_FALLTHRU)
;; bb 73 artificial_defs: { }
;; bb 73 artificial_uses: { u-1(6){ }u-1(7){ }}
;; lr  in  	 0 [ax] 4 [si] 5 [di] 6 [bp] 7 [sp] 20 [frame]
;; lr  use 	 0 [ax] 6 [bp] 7 [sp]
;; lr  def 	 0 [ax] 3 [bx]
;; live  in  	 0 [ax] 4 [si] 5 [di] 6 [bp] 7 [sp] 20 [frame]
;; live  gen 	 0 [ax] 3 [bx]
;; live  kill	
(code_label 854 489 491 73 200 "" [1 uses])
(note 491 854 492 73 [bb 73] NOTE_INSN_BASIC_BLOCK)
(note 492 491 36 73 NOTE_INSN_DELETED)
(insn 36 492 37 73 (set (reg/f:SI 3 bx [orig:181 __i$_M_node ] [181])
        (reg/f:SI 0 ax [orig:165 __i$_M_node ] [165])) D:/Dev-Cpp/MinGW64/lib/gcc/x86_64-w64-mingw32/4.9.2/include/c++/bits/stl_tree.h:1261 90 {*movsi_internal}
     (nil))
(insn 37 36 501 73 (set (reg/f:SI 0 ax [orig:165 __i$_M_node ] [165])
        (mem/f:SI (plus:SI (reg/f:SI 0 ax [orig:165 __i$_M_node ] [165])
                (const_int 8 [0x8])) [6 MEM[(struct _Rb_tree_node_base * *)__i$_M_node_427 + 8B]+0 S4 A32])) D:/Dev-Cpp/MinGW64/lib/gcc/x86_64-w64-mingw32/4.9.2/include/c++/bits/stl_tree.h:1262 90 {*movsi_internal}
     (nil))
(insn 501 37 502 73 (set (reg:CCZ 17 flags)
        (compare:CCZ (reg/f:SI 0 ax [orig:165 __i$_M_node ] [165])
            (const_int 0 [0]))) D:/Dev-Cpp/MinGW64/lib/gcc/x86_64-w64-mingw32/4.9.2/include/c++/bits/stl_tree.h:1260 3 {*cmpsi_ccno_1}
     (nil))
(jump_insn 502 501 500 73 (set (pc)
        (if_then_else (eq (reg:CCZ 17 flags)
                (const_int 0 [0]))
            (label_ref:SI 1612)
            (pc))) D:/Dev-Cpp/MinGW64/lib/gcc/x86_64-w64-mingw32/4.9.2/include/c++/bits/stl_tree.h:1260 596 {*jcc_1}
     (expr_list:REG_DEAD (reg:CCZ 17 flags)
        (int_list:REG_BR_PROB 900 (nil)))
 -> 1612)
;;  succ:       74 [91.0%]  (FALLTHRU,DFS_BACK,CAN_FALLTHRU)
;;              76 [9.0%]  (CAN_FALLTHRU,LOOP_EXIT)
;; lr  out 	 0 [ax] 3 [bx] 4 [si] 5 [di] 6 [bp] 7 [sp] 20 [frame]
;; live  out 	 0 [ax] 3 [bx] 4 [si] 5 [di] 6 [bp] 7 [sp] 20 [frame]

;; basic block 74, loop depth 0, count 0, freq 790, maybe hot
;;  prev block 73, next block 75, flags: (REACHABLE, RTL, MODIFIED)
;;  pred:       75 [91.0%]  (DFS_BACK,CAN_FALLTHRU)
;;              73 [91.0%]  (FALLTHRU,DFS_BACK,CAN_FALLTHRU)
;;              70 [100.0%]  (CAN_FALLTHRU)
;; bb 74 artificial_defs: { }
;; bb 74 artificial_uses: { u-1(6){ }u-1(7){ }}
;; lr  in  	 0 [ax] 3 [bx] 4 [si] 5 [di] 6 [bp] 7 [sp] 20 [frame]
;; lr  use 	 0 [ax] 5 [di] 6 [bp] 7 [sp]
;; lr  def 	 17 [flags]
;; live  in  	 0 [ax] 3 [bx] 4 [si] 5 [di] 6 [bp] 7 [sp] 20 [frame]
;; live  gen 	 17 [flags]
;; live  kill	
(code_label 500 502 483 74 162 "" [2 uses])
(note 483 500 484 74 [bb 74] NOTE_INSN_BASIC_BLOCK)
(insn 484 483 485 74 (set (reg:CC 17 flags)
        (compare:CC (reg:SI 5 di [ t1+4 ])
            (mem:SI (plus:SI (reg/f:SI 0 ax [orig:165 __i$_M_node ] [165])
                    (const_int 20 [0x14])) [34 MEM[(const long long unsigned int &)__i$_M_node_427 + 16]+4 S4 A32]))) D:/Dev-Cpp/MinGW64/lib/gcc/x86_64-w64-mingw32/4.9.2/include/c++/bits/stl_tree.h:1261 7 {*cmpsi_1}
     (nil))
(jump_insn 485 484 495 74 (set (pc)
        (if_then_else (leu (reg:CC 17 flags)
                (const_int 0 [0]))
            (label_ref:SI 1613)
            (pc))) D:/Dev-Cpp/MinGW64/lib/gcc/x86_64-w64-mingw32/4.9.2/include/c++/bits/stl_tree.h:1261 596 {*jcc_1}
     (int_list:REG_BR_PROB 5000 (nil))
 -> 1613)
;;  succ:       75 [50.0%]  (FALLTHRU,CAN_FALLTHRU)
;;              71 [50.0%]  (CAN_FALLTHRU)
;; lr  out 	 0 [ax] 3 [bx] 4 [si] 5 [di] 6 [bp] 7 [sp] 17 [flags] 20 [frame]
;; live  out 	 0 [ax] 3 [bx] 4 [si] 5 [di] 6 [bp] 7 [sp] 17 [flags] 20 [frame]

;; basic block 75, loop depth 0, count 0, freq 395, maybe hot
;;  prev block 74, next block 76, flags: (REACHABLE, RTL, MODIFIED)
;;  pred:       74 [50.0%]  (FALLTHRU,CAN_FALLTHRU)
;;              72 [50.0%]  (CAN_FALLTHRU)
;; bb 75 artificial_defs: { }
;; bb 75 artificial_uses: { u-1(6){ }u-1(7){ }}
;; lr  in  	 0 [ax] 3 [bx] 4 [si] 5 [di] 6 [bp] 7 [sp] 20 [frame]
;; lr  use 	 0 [ax] 6 [bp] 7 [sp]
;; lr  def 	 0 [ax]
;; live  in  	 0 [ax] 3 [bx] 4 [si] 5 [di] 6 [bp] 7 [sp] 20 [frame]
;; live  gen 	 0 [ax]
;; live  kill	
(code_label 495 485 496 75 159 "" [1 uses])
(note 496 495 497 75 [bb 75] NOTE_INSN_BASIC_BLOCK)
(insn 497 496 1580 75 (set (reg/f:SI 0 ax [orig:165 __i$_M_node ] [165])
        (mem/f:SI (plus:SI (reg/f:SI 0 ax [orig:165 __i$_M_node ] [165])
                (const_int 12 [0xc])) [6 MEM[(struct _Rb_tree_node_base * *)__i$_M_node_427 + 12B]+0 S4 A32])) 90 {*movsi_internal}
     (nil))
(insn 1580 497 1581 75 (set (reg:CCZ 17 flags)
        (compare:CCZ (reg/f:SI 0 ax [orig:165 __i$_M_node ] [165])
            (const_int 0 [0]))) D:/Dev-Cpp/MinGW64/lib/gcc/x86_64-w64-mingw32/4.9.2/include/c++/bits/stl_tree.h:1260 3 {*cmpsi_ccno_1}
     (nil))
(jump_insn 1581 1580 1612 75 (set (pc)
        (if_then_else (ne (reg:CCZ 17 flags)
                (const_int 0 [0]))
            (label_ref:SI 500)
            (pc))) D:/Dev-Cpp/MinGW64/lib/gcc/x86_64-w64-mingw32/4.9.2/include/c++/bits/stl_tree.h:1260 596 {*jcc_1}
     (int_list:REG_BR_PROB 9100 (expr_list:REG_DEAD (reg:CCZ 17 flags)
            (nil)))
 -> 500)
;;  succ:       74 [91.0%]  (DFS_BACK,CAN_FALLTHRU)
;;              76 [9.0%]  (FALLTHRU,CAN_FALLTHRU,LOOP_EXIT)
;; lr  out 	 0 [ax] 3 [bx] 4 [si] 5 [di] 6 [bp] 7 [sp] 20 [frame]
;; live  out 	 0 [ax] 3 [bx] 4 [si] 5 [di] 6 [bp] 7 [sp] 20 [frame]

;; basic block 76, loop depth 0, count 0, freq 71, maybe hot
;;  prev block 75, next block 77, flags: (REACHABLE, RTL, MODIFIED)
;;  pred:       73 [9.0%]  (CAN_FALLTHRU,LOOP_EXIT)
;;              75 [9.0%]  (FALLTHRU,CAN_FALLTHRU,LOOP_EXIT)
;; bb 76 artificial_defs: { }
;; bb 76 artificial_uses: { u-1(6){ }u-1(7){ }}
;; lr  in  	 3 [bx] 4 [si] 5 [di] 6 [bp] 7 [sp] 20 [frame]
;; lr  use 	 3 [bx] 6 [bp] 7 [sp]
;; lr  def 	 17 [flags]
;; live  in  	 3 [bx] 4 [si] 5 [di] 6 [bp] 7 [sp] 20 [frame]
;; live  gen 	 17 [flags]
;; live  kill	
(code_label 1612 1581 503 76 244 "" [1 uses])
(note 503 1612 504 76 [bb 76] NOTE_INSN_BASIC_BLOCK)
(insn 504 503 505 76 (set (reg:CCZ 17 flags)
        (compare:CCZ (reg/f:SI 3 bx [orig:181 __i$_M_node ] [181])
            (const:SI (plus:SI (symbol_ref:SI ("s") [flags 0x2]  <var_decl 06d9cd20 s>)
                    (const_int 4 [0x4]))))) D:/Dev-Cpp/MinGW64/lib/gcc/x86_64-w64-mingw32/4.9.2/include/c++/bits/stl_map.h:498 7 {*cmpsi_1}
     (nil))
(jump_insn 505 504 506 76 (set (pc)
        (if_then_else (eq (reg:CCZ 17 flags)
                (const_int 0 [0]))
            (label_ref:SI 724)
            (pc))) D:/Dev-Cpp/MinGW64/lib/gcc/x86_64-w64-mingw32/4.9.2/include/c++/bits/stl_map.h:498 596 {*jcc_1}
     (expr_list:REG_DEAD (reg:CCZ 17 flags)
        (int_list:REG_BR_PROB 1040 (nil)))
 -> 724)
;;  succ:       80 [10.4%]  (CAN_FALLTHRU)
;;              77 [89.6%]  (FALLTHRU,CAN_FALLTHRU)
;; lr  out 	 3 [bx] 4 [si] 5 [di] 6 [bp] 7 [sp] 20 [frame]
;; live  out 	 3 [bx] 4 [si] 5 [di] 6 [bp] 7 [sp] 20 [frame]

;; basic block 77, loop depth 0, count 0, freq 66, maybe hot
;;  prev block 76, next block 78, flags: (REACHABLE, RTL, MODIFIED)
;;  pred:       76 [89.6%]  (FALLTHRU,CAN_FALLTHRU)
;; bb 77 artificial_defs: { }
;; bb 77 artificial_uses: { u-1(6){ }u-1(7){ }}
;; lr  in  	 3 [bx] 4 [si] 5 [di] 6 [bp] 7 [sp] 20 [frame]
;; lr  use 	 3 [bx] 5 [di] 6 [bp] 7 [sp]
;; lr  def 	 17 [flags]
;; live  in  	 3 [bx] 4 [si] 5 [di] 6 [bp] 7 [sp] 20 [frame]
;; live  gen 	 17 [flags]
;; live  kill	
(note 506 505 507 77 [bb 77] NOTE_INSN_BASIC_BLOCK)
(insn 507 506 508 77 (set (reg:CC 17 flags)
        (compare:CC (reg:SI 5 di [ t1+4 ])
            (mem:SI (plus:SI (reg/f:SI 3 bx [orig:181 __i$_M_node ] [181])
                    (const_int 20 [0x14])) [34 MEM[(const long long unsigned int &)__i$_M_node_448 + 16]+4 S4 A32]))) D:/Dev-Cpp/MinGW64/lib/gcc/x86_64-w64-mingw32/4.9.2/include/c++/bits/stl_map.h:498 7 {*cmpsi_1}
     (nil))
(jump_insn 508 507 843 77 (set (pc)
        (if_then_else (ltu (reg:CC 17 flags)
                (const_int 0 [0]))
            (label_ref 724)
            (pc))) D:/Dev-Cpp/MinGW64/lib/gcc/x86_64-w64-mingw32/4.9.2/include/c++/bits/stl_map.h:498 596 {*jcc_1}
     (int_list:REG_BR_PROB 5000 (nil))
 -> 724)
;;  succ:       80 [50.0%]  (CAN_FALLTHRU)
;;              78 [50.0%]  (FALLTHRU,CAN_FALLTHRU)
;; lr  out 	 3 [bx] 4 [si] 5 [di] 6 [bp] 7 [sp] 17 [flags] 20 [frame]
;; live  out 	 3 [bx] 4 [si] 5 [di] 6 [bp] 7 [sp] 17 [flags] 20 [frame]

;; basic block 78, loop depth 0, count 0, freq 33, maybe hot
;;  prev block 77, next block 79, flags: (REACHABLE, RTL, MODIFIED)
;;  pred:       77 [50.0%]  (FALLTHRU,CAN_FALLTHRU)
;; bb 78 artificial_defs: { }
;; bb 78 artificial_uses: { u-1(6){ }u-1(7){ }}
;; lr  in  	 3 [bx] 4 [si] 5 [di] 6 [bp] 7 [sp] 17 [flags] 20 [frame]
;; lr  use 	 6 [bp] 7 [sp] 17 [flags]
;; lr  def 	
;; live  in  	 3 [bx] 4 [si] 5 [di] 6 [bp] 7 [sp] 17 [flags] 20 [frame]
;; live  gen 	
;; live  kill	
(note 843 508 510 78 [bb 78] NOTE_INSN_BASIC_BLOCK)
(jump_insn 510 843 844 78 (set (pc)
        (if_then_else (gtu (reg:CC 17 flags)
                (const_int 0 [0]))
            (label_ref:SI 561)
            (pc))) D:/Dev-Cpp/MinGW64/lib/gcc/x86_64-w64-mingw32/4.9.2/include/c++/bits/stl_map.h:498 596 {*jcc_1}
     (expr_list:REG_DEAD (reg:CC 17 flags)
        (int_list:REG_BR_PROB 5000 (nil)))
 -> 561)
;;  succ:       85 [50.0%]  (CAN_FALLTHRU)
;;              79 [50.0%]  (FALLTHRU,CAN_FALLTHRU)
;; lr  out 	 3 [bx] 4 [si] 5 [di] 6 [bp] 7 [sp] 20 [frame]
;; live  out 	 3 [bx] 4 [si] 5 [di] 6 [bp] 7 [sp] 20 [frame]

;; basic block 79, loop depth 0, count 0, freq 17, maybe hot
;;  prev block 78, next block 80, flags: (REACHABLE, RTL, MODIFIED)
;;  pred:       78 [50.0%]  (FALLTHRU,CAN_FALLTHRU)
;; bb 79 artificial_defs: { }
;; bb 79 artificial_uses: { u-1(6){ }u-1(7){ }}
;; lr  in  	 3 [bx] 4 [si] 5 [di] 6 [bp] 7 [sp] 20 [frame]
;; lr  use 	 3 [bx] 4 [si] 6 [bp] 7 [sp]
;; lr  def 	 17 [flags]
;; live  in  	 3 [bx] 4 [si] 5 [di] 6 [bp] 7 [sp] 20 [frame]
;; live  gen 	 17 [flags]
;; live  kill	
(note 844 510 511 79 [bb 79] NOTE_INSN_BASIC_BLOCK)
(insn 511 844 512 79 (set (reg:CC 17 flags)
        (compare:CC (reg:SI 4 si [orig:112 t1 ] [112])
            (mem:SI (plus:SI (reg/f:SI 3 bx [orig:181 __i$_M_node ] [181])
                    (const_int 16 [0x10])) [34 MEM[(const long long unsigned int &)__i$_M_node_448 + 16]+0 S4 A64]))) D:/Dev-Cpp/MinGW64/lib/gcc/x86_64-w64-mingw32/4.9.2/include/c++/bits/stl_map.h:498 7 {*cmpsi_1}
     (nil))
(jump_insn 512 511 724 79 (set (pc)
        (if_then_else (geu (reg:CC 17 flags)
                (const_int 0 [0]))
            (label_ref:SI 561)
            (pc))) D:/Dev-Cpp/MinGW64/lib/gcc/x86_64-w64-mingw32/4.9.2/include/c++/bits/stl_map.h:498 596 {*jcc_1}
     (expr_list:REG_DEAD (reg:CC 17 flags)
        (int_list:REG_BR_PROB 5000 (nil)))
 -> 561)
;;  succ:       80 [50.0%]  (FALLTHRU,CAN_FALLTHRU)
;;              85 [50.0%]  (CAN_FALLTHRU)
;; lr  out 	 3 [bx] 4 [si] 5 [di] 6 [bp] 7 [sp] 20 [frame]
;; live  out 	 3 [bx] 4 [si] 5 [di] 6 [bp] 7 [sp] 20 [frame]

;; basic block 80, loop depth 0, count 0, freq 45, maybe hot
;;  prev block 79, next block 81, flags: (REACHABLE, RTL, MODIFIED)
;;  pred:       79 [50.0%]  (FALLTHRU,CAN_FALLTHRU)
;;              76 [10.4%]  (CAN_FALLTHRU)
;;              77 [50.0%]  (CAN_FALLTHRU)
;;              93 [100.0%]  (CAN_FALLTHRU)
;; bb 80 artificial_defs: { }
;; bb 80 artificial_uses: { u-1(6){ }u-1(7){ }}
;; lr  in  	 3 [bx] 4 [si] 5 [di] 6 [bp] 7 [sp] 20 [frame]
;; lr  use 	 3 [bx] 4 [si] 5 [di] 6 [bp] 7 [sp]
;; lr  def 	 0 [ax] 1 [dx] 2 [cx] 3 [bx] 7 [sp] 8 [st] 9 [st(1)] 10 [st(2)] 11 [st(3)] 12 [st(4)] 13 [st(5)] 14 [st(6)] 15 [st(7)] 17 [flags] 18 [fpsr] 19 [fpcr] 21 [xmm0] 22 [xmm1] 23 [xmm2] 24 [xmm3] 25 [xmm4] 26 [xmm5] 27 [xmm6] 28 [xmm7] 29 [mm0] 30 [mm1] 31 [mm2] 32 [mm3] 33 [mm4] 34 [mm5] 35 [mm6] 36 [mm7] 37 [] 38 [] 39 [] 40 [] 41 [] 42 [] 43 [] 44 [] 45 [] 46 [] 47 [] 48 [] 49 [] 50 [] 51 [] 52 [] 53 [] 54 [] 55 [] 56 [] 57 [] 58 [] 59 [] 60 [] 61 [] 62 [] 63 [] 64 [] 65 [] 66 [] 67 [] 68 [] 69 [] 70 [] 71 [] 72 [] 73 [] 74 [] 75 [] 76 []
;; live  in  	 3 [bx] 4 [si] 5 [di] 6 [bp] 7 [sp] 20 [frame]
;; live  gen 	 0 [ax] 1 [dx] 2 [cx] 3 [bx] 7 [sp] 17 [flags]
;; live  kill	 17 [flags]
(code_label 724 512 725 80 163 "" [3 uses])
(note 725 724 1278 80 [bb 80] NOTE_INSN_BASIC_BLOCK)
(insn 1278 725 727 80 (set (mem/c:SI (plus:SI (reg/f:SI 6 bp)
                (const_int -60 [0xffffffffffffffc4])) [45 %sfp+-36 S4 A32])
        (reg:SI 3 bx [orig:254 __pos ] [254])) 90 {*movsi_internal}
     (expr_list:REG_DEAD (reg/v:SI 1 dx [orig:254 __pos ] [254])
        (nil)))
(insn 727 1278 728 80 (set (mem:SI (reg/f:SI 7 sp) [0  S4 A32])
        (const_int 32 [0x20])) D:/Dev-Cpp/MinGW64/lib/gcc/x86_64-w64-mingw32/4.9.2/include/c++/ext/new_allocator.h:104 90 {*movsi_internal}
     (nil))
(call_insn 728 727 729 80 (set (reg:SI 0 ax)
        (call (mem:QI (symbol_ref:SI ("_Znwj") [flags 0x43]  <function_decl 01938d00 operator new>) [0 operator new S1 A8])
            (const_int 4 [0x4]))) D:/Dev-Cpp/MinGW64/lib/gcc/x86_64-w64-mingw32/4.9.2/include/c++/ext/new_allocator.h:104 648 {*call_value}
     (nil)
    (expr_list:SI (use (mem:SI (reg/f:SI 7 sp) [0  S4 A32]))
        (nil)))
(insn 729 728 1344 80 (set (reg/f:SI 3 bx [orig:181 __i$_M_node ] [181])
        (reg:SI 0 ax)) D:/Dev-Cpp/MinGW64/lib/gcc/x86_64-w64-mingw32/4.9.2/include/c++/ext/new_allocator.h:104 90 {*movsi_internal}
     (expr_list:REG_DEAD (reg:SI 0 ax)
        (nil)))
(insn 1344 729 1345 80 (set (mem:SI (plus:SI (reg/f:SI 0 ax [orig:181 __i$_M_node ] [181])
                (const_int 16 [0x10])) [34 MEM[(struct pair *)__i$_M_node_277 + 16B].first+0 S4 A64])
        (reg:SI 4 si [orig:112 t1 ] [112])) D:/Dev-Cpp/MinGW64/lib/gcc/x86_64-w64-mingw32/4.9.2/include/c++/tuple:1102 90 {*movsi_internal}
     (expr_list:REG_DEAD (reg:SI 4 si [orig:112 t1 ] [112])
        (nil)))
(insn 1345 1344 731 80 (set (mem:SI (plus:SI (reg/f:SI 0 ax [orig:181 __i$_M_node ] [181])
                (const_int 20 [0x14])) [34 MEM[(struct pair *)__i$_M_node_277 + 16B].first+4 S4 A32])
        (reg:SI 5 di [ t1+4 ])) D:/Dev-Cpp/MinGW64/lib/gcc/x86_64-w64-mingw32/4.9.2/include/c++/tuple:1102 90 {*movsi_internal}
     (expr_list:REG_DEAD (reg:SI 5 di [ t1+4 ])
        (nil)))
(insn 731 1345 1346 80 (set (mem:SI (plus:SI (reg/f:SI 0 ax [orig:181 __i$_M_node ] [181])
                (const_int 24 [0x18])) [21 MEM[(struct pair *)__i$_M_node_277 + 16B].second+0 S4 A64])
        (const_int 0 [0])) D:/Dev-Cpp/MinGW64/lib/gcc/x86_64-w64-mingw32/4.9.2/include/c++/tuple:1102 90 {*movsi_internal}
     (nil))
(insn 1346 731 733 80 (set (reg/f:SI 0 ax [orig:424 D.83232 ] [424])
        (plus:SI (reg/f:SI 0 ax [orig:181 __i$_M_node ] [181])
            (const_int 16 [0x10]))) D:/Dev-Cpp/MinGW64/lib/gcc/x86_64-w64-mingw32/4.9.2/include/c++/ext/aligned_buffer.h:53 213 {*leasi}
     (nil))
(insn 733 1346 1279 80 (set (mem:SI (plus:SI (reg/f:SI 7 sp)
                (const_int 4 [0x4])) [0  S4 A32])
        (reg/f:SI 0 ax [orig:424 D.83232 ] [424])) D:/Dev-Cpp/MinGW64/lib/gcc/x86_64-w64-mingw32/4.9.2/include/c++/bits/stl_tree.h:1794 90 {*movsi_internal}
     (expr_list:REG_DEAD (reg/f:SI 0 ax [orig:424 D.83232 ] [424])
        (nil)))
(insn 1279 733 734 80 (set (reg/v:SI 1 dx [orig:254 __pos ] [254])
        (mem/c:SI (plus:SI (reg/f:SI 6 bp)
                (const_int -60 [0xffffffffffffffc4])) [45 %sfp+-36 S4 A32])) D:/Dev-Cpp/MinGW64/lib/gcc/x86_64-w64-mingw32/4.9.2/include/c++/bits/stl_tree.h:1794 90 {*movsi_internal}
     (nil))
(insn 734 1279 735 80 (set (mem:SI (reg/f:SI 7 sp) [0  S4 A32])
        (reg/v:SI 1 dx [orig:254 __pos ] [254])) D:/Dev-Cpp/MinGW64/lib/gcc/x86_64-w64-mingw32/4.9.2/include/c++/bits/stl_tree.h:1794 90 {*movsi_internal}
     (expr_list:REG_DEAD (reg/v:SI 1 dx [orig:254 __pos ] [254])
        (nil)))
(insn 735 734 736 80 (set (reg:SI 2 cx)
        (symbol_ref:SI ("s") [flags 0x2]  <var_decl 06d9cd20 s>)) D:/Dev-Cpp/MinGW64/lib/gcc/x86_64-w64-mingw32/4.9.2/include/c++/bits/stl_tree.h:1794 90 {*movsi_internal}
     (nil))
(call_insn 736 735 737 80 (parallel [
            (set (reg:DI 0 ax)
                (call (mem:QI (symbol_ref:SI ("_ZNSt8_Rb_treeIySt4pairIKyiESt10_Select1stIS2_ESt4lessIyESaIS2_EE29_M_get_insert_hint_unique_posESt23_Rb_tree_const_iteratorIS2_ERS1_") [flags 0x3]  <function_decl 06e17d80 _M_get_insert_hint_unique_pos>) [0 _M_get_insert_hint_unique_pos S1 A8])
                    (const_int 8 [0x8])))
            (set (reg/f:SI 7 sp)
                (plus:SI (reg/f:SI 7 sp)
                    (const_int 8 [0x8])))
        ]) D:/Dev-Cpp/MinGW64/lib/gcc/x86_64-w64-mingw32/4.9.2/include/c++/bits/stl_tree.h:1794 653 {*call_value_pop}
     (expr_list:REG_DEAD (reg:SI 2 cx)
        (expr_list:REG_ARGS_SIZE (const_int -8 [0xfffffffffffffff8])
            (expr_list:REG_EH_REGION (const_int 0 [0])
                (nil))))
    (expr_list:SI (use (reg:SI 2 cx))
        (expr_list:SI (use (mem:SI (reg/f:SI 7 sp) [0  S4 A32]))
            (expr_list:SI (use (mem/f:SI (plus:SI (reg/f:SI 7 sp)
                            (const_int 4 [0x4])) [0  S4 A32]))
                (nil)))))
(insn 737 736 742 80 (parallel [
            (set (reg/f:SI 7 sp)
                (plus:SI (reg/f:SI 7 sp)
                    (const_int -8 [0xfffffffffffffff8])))
            (clobber (reg:CC 17 flags))
        ]) D:/Dev-Cpp/MinGW64/lib/gcc/x86_64-w64-mingw32/4.9.2/include/c++/bits/stl_tree.h:1794 220 {*addsi_1}
     (expr_list:REG_UNUSED (reg:CC 17 flags)
        (expr_list:REG_ARGS_SIZE (const_int 0 [0])
            (nil))))
(insn 742 737 743 80 (set (reg:CCZ 17 flags)
        (compare:CCZ (reg:SI 1 dx [orig:434 __res+4 ] [434])
            (const_int 0 [0]))) D:/Dev-Cpp/MinGW64/lib/gcc/x86_64-w64-mingw32/4.9.2/include/c++/bits/stl_tree.h:1796 3 {*cmpsi_ccno_1}
     (nil))
(jump_insn 743 742 517 80 (set (pc)
        (if_then_else (eq (reg:CCZ 17 flags)
                (const_int 0 [0]))
            (label_ref:SI 1614)
            (pc))) D:/Dev-Cpp/MinGW64/lib/gcc/x86_64-w64-mingw32/4.9.2/include/c++/bits/stl_tree.h:1796 596 {*jcc_1}
     (expr_list:REG_DEAD (reg:CCZ 17 flags)
        (int_list:REG_BR_PROB 2163 (nil)))
 -> 1614)
;;  succ:       81 [78.4%]  (FALLTHRU,CAN_FALLTHRU)
;;              104 [21.6%]  (CAN_FALLTHRU)
;; lr  out 	 0 [ax] 1 [dx] 3 [bx] 6 [bp] 7 [sp] 20 [frame]
;; live  out 	 0 [ax] 1 [dx] 3 [bx] 6 [bp] 7 [sp] 20 [frame]

;; basic block 81, loop depth 0, count 0, freq 5
;;  prev block 80, next block 82, flags: (REACHABLE, RTL, MODIFIED)
;;  pred:       80 [78.4%]  (FALLTHRU,CAN_FALLTHRU)
;; bb 81 artificial_defs: { }
;; bb 81 artificial_uses: { u-1(6){ }u-1(7){ }}
;; lr  in  	 0 [ax] 1 [dx] 3 [bx] 6 [bp] 7 [sp] 20 [frame]
;; lr  use 	 0 [ax] 6 [bp] 7 [sp]
;; lr  def 	 0 [ax] 17 [flags]
;; live  in  	 0 [ax] 1 [dx] 3 [bx] 6 [bp] 7 [sp] 20 [frame]
;; live  gen 	 0 [ax] 17 [flags]
;; live  kill	
(note 517 743 518 81 [bb 81] NOTE_INSN_BASIC_BLOCK)
(note 518 517 519 81 NOTE_INSN_DELETED)
(note 519 518 520 81 NOTE_INSN_DELETED)
(insn 520 519 39 81 (set (reg:CCZ 17 flags)
        (compare:CCZ (reg:SI 0 ax [orig:433 __res ] [433])
            (const_int 0 [0]))) D:/Dev-Cpp/MinGW64/lib/gcc/x86_64-w64-mingw32/4.9.2/include/c++/bits/stl_tree.h:1694 3 {*cmpsi_ccno_1}
     (expr_list:REG_DEAD (reg:SI 0 ax [orig:433 __res ] [433])
        (nil)))
(insn 39 520 521 81 (set (reg:SI 0 ax)
        (const_int 1 [0x1])) D:/Dev-Cpp/MinGW64/lib/gcc/x86_64-w64-mingw32/4.9.2/include/c++/bits/stl_tree.h:1694 90 {*movsi_internal}
     (expr_list:REG_EQUAL (const_int 1 [0x1])
        (nil)))
(jump_insn 521 39 846 81 (set (pc)
        (if_then_else (ne (reg:CCZ 17 flags)
                (const_int 0 [0]))
            (label_ref:SI 538)
            (pc))) D:/Dev-Cpp/MinGW64/lib/gcc/x86_64-w64-mingw32/4.9.2/include/c++/bits/stl_tree.h:1694 596 {*jcc_1}
     (expr_list:REG_DEAD (reg:CCZ 17 flags)
        (int_list:REG_BR_PROB 507 (nil)))
 -> 538)
;;  succ:       84 [5.1%]  (CAN_FALLTHRU)
;;              82 [94.9%]  (FALLTHRU,CAN_FALLTHRU)
;; lr  out 	 0 [ax] 1 [dx] 3 [bx] 6 [bp] 7 [sp] 20 [frame]
;; live  out 	 0 [ax] 1 [dx] 3 [bx] 6 [bp] 7 [sp] 20 [frame]

;; basic block 82, loop depth 0, count 0, freq 5
;;  prev block 81, next block 83, flags: (REACHABLE, RTL, MODIFIED)
;;  pred:       81 [94.9%]  (FALLTHRU,CAN_FALLTHRU)
;; bb 82 artificial_defs: { }
;; bb 82 artificial_uses: { u-1(6){ }u-1(7){ }}
;; lr  in  	 0 [ax] 1 [dx] 3 [bx] 6 [bp] 7 [sp] 20 [frame]
;; lr  use 	 1 [dx] 6 [bp] 7 [sp]
;; lr  def 	 17 [flags]
;; live  in  	 0 [ax] 1 [dx] 3 [bx] 6 [bp] 7 [sp] 20 [frame]
;; live  gen 	 17 [flags]
;; live  kill	
(note 846 521 522 82 [bb 82] NOTE_INSN_BASIC_BLOCK)
(note 522 846 523 82 NOTE_INSN_DELETED)
(note 523 522 524 82 NOTE_INSN_DELETED)
(insn 524 523 525 82 (set (reg:CCZ 17 flags)
        (compare:CCZ (reg:SI 1 dx [orig:434 __res+4 ] [434])
            (const:SI (plus:SI (symbol_ref:SI ("s") [flags 0x2]  <var_decl 06d9cd20 s>)
                    (const_int 4 [0x4]))))) D:/Dev-Cpp/MinGW64/lib/gcc/x86_64-w64-mingw32/4.9.2/include/c++/bits/stl_tree.h:1694 7 {*cmpsi_1}
     (nil))
(jump_insn 525 524 526 82 (set (pc)
        (if_then_else (eq (reg:CCZ 17 flags)
                (const_int 0 [0]))
            (label_ref:SI 538)
            (pc))) D:/Dev-Cpp/MinGW64/lib/gcc/x86_64-w64-mingw32/4.9.2/include/c++/bits/stl_tree.h:1694 596 {*jcc_1}
     (expr_list:REG_DEAD (reg:CCZ 17 flags)
        (int_list:REG_BR_PROB 534 (nil)))
 -> 538)
;;  succ:       84 [5.3%]  (CAN_FALLTHRU)
;;              83 [94.7%]  (FALLTHRU,CAN_FALLTHRU)
;; lr  out 	 0 [ax] 1 [dx] 3 [bx] 6 [bp] 7 [sp] 20 [frame]
;; live  out 	 0 [ax] 1 [dx] 3 [bx] 6 [bp] 7 [sp] 20 [frame]

;; basic block 83, loop depth 0, count 0, freq 5
;;  prev block 82, next block 84, flags: (REACHABLE, RTL, MODIFIED)
;;  pred:       82 [94.7%]  (FALLTHRU,CAN_FALLTHRU)
;; bb 83 artificial_defs: { }
;; bb 83 artificial_uses: { u-1(6){ }u-1(7){ }}
;; lr  in  	 0 [ax] 1 [dx] 3 [bx] 6 [bp] 7 [sp] 20 [frame]
;; lr  use 	 1 [dx] 3 [bx] 6 [bp] 7 [sp]
;; lr  def 	 2 [cx] 5 [di] 17 [flags]
;; live  in  	 0 [ax] 1 [dx] 3 [bx] 6 [bp] 7 [sp] 20 [frame]
;; live  gen 	 2 [cx] 5 [di] 17 [flags]
;; live  kill	
(note 526 525 869 83 [bb 83] NOTE_INSN_BASIC_BLOCK)
(insn 869 526 870 83 (set (reg:SI 2 cx [orig:445 MEM[(const long long unsigned int &)__i$_M_node_277 + 16] ] [445])
        (mem:SI (plus:SI (reg/f:SI 3 bx [orig:181 __i$_M_node ] [181])
                (const_int 16 [0x10])) [34 MEM[(const long long unsigned int &)__i$_M_node_277 + 16]+0 S4 A64])) D:/Dev-Cpp/MinGW64/lib/gcc/x86_64-w64-mingw32/4.9.2/include/c++/bits/stl_tree.h:1694 90 {*movsi_internal}
     (nil))
(note 870 869 1212 83 NOTE_INSN_DELETED)
(insn 1212 870 529 83 (set (reg:SI 5 di [561])
        (mem:SI (plus:SI (reg:SI 1 dx [orig:434 __res+4 ] [434])
                (const_int 20 [0x14])) [34 MEM[(const long long unsigned int &)__res$second_275 + 16]+4 S4 A32])) D:/Dev-Cpp/MinGW64/lib/gcc/x86_64-w64-mingw32/4.9.2/include/c++/bits/stl_tree.h:1694 90 {*movsi_internal}
     (nil))
(insn 529 1212 530 83 (set (reg:CC 17 flags)
        (compare:CC (mem:SI (plus:SI (reg/f:SI 3 bx [orig:181 __i$_M_node ] [181])
                    (const_int 20 [0x14])) [34 MEM[(const long long unsigned int &)__i$_M_node_277 + 16]+4 S4 A32])
            (reg:SI 5 di [561]))) D:/Dev-Cpp/MinGW64/lib/gcc/x86_64-w64-mingw32/4.9.2/include/c++/bits/stl_tree.h:1694 7 {*cmpsi_1}
     (expr_list:REG_DEAD (reg:SI 5 di [561])
        (nil)))
(jump_insn 530 529 538 83 (set (pc)
        (if_then_else (geu (reg:CC 17 flags)
                (const_int 0 [0]))
            (label_ref:SI 1615)
            (pc))) D:/Dev-Cpp/MinGW64/lib/gcc/x86_64-w64-mingw32/4.9.2/include/c++/bits/stl_tree.h:1694 596 {*jcc_1}
     (int_list:REG_BR_PROB 5000 (nil))
 -> 1615)
;;  succ:       84 [50.0%]  (FALLTHRU,CAN_FALLTHRU)
;;              108 [50.0%]  (CAN_FALLTHRU)
;; lr  out 	 0 [ax] 1 [dx] 2 [cx] 3 [bx] 6 [bp] 7 [sp] 17 [flags] 20 [frame]
;; live  out 	 0 [ax] 1 [dx] 2 [cx] 3 [bx] 6 [bp] 7 [sp] 17 [flags] 20 [frame]

;; basic block 84, loop depth 0, count 0, freq 24, maybe hot
;;  prev block 83, next block 85, flags: (REACHABLE, RTL, MODIFIED)
;;  pred:       82 [5.3%]  (CAN_FALLTHRU)
;;              109 [50.0%]  (CAN_FALLTHRU)
;;              83 [50.0%]  (FALLTHRU,CAN_FALLTHRU)
;;              81 [5.1%]  (CAN_FALLTHRU)
;;              110 [100.0%]  (CAN_FALLTHRU)
;; bb 84 artificial_defs: { }
;; bb 84 artificial_uses: { u-1(6){ }u-1(7){ }}
;; lr  in  	 0 [ax] 1 [dx] 3 [bx] 6 [bp] 7 [sp] 20 [frame]
;; lr  use 	 0 [ax] 1 [dx] 3 [bx] 6 [bp] 7 [sp]
;; lr  def 	 0 [ax] 1 [dx] 2 [cx] 8 [st] 9 [st(1)] 10 [st(2)] 11 [st(3)] 12 [st(4)] 13 [st(5)] 14 [st(6)] 15 [st(7)] 17 [flags] 18 [fpsr] 19 [fpcr] 21 [xmm0] 22 [xmm1] 23 [xmm2] 24 [xmm3] 25 [xmm4] 26 [xmm5] 27 [xmm6] 28 [xmm7] 29 [mm0] 30 [mm1] 31 [mm2] 32 [mm3] 33 [mm4] 34 [mm5] 35 [mm6] 36 [mm7] 37 [] 38 [] 39 [] 40 [] 41 [] 42 [] 43 [] 44 [] 45 [] 46 [] 47 [] 48 [] 49 [] 50 [] 51 [] 52 [] 53 [] 54 [] 55 [] 56 [] 57 [] 58 [] 59 [] 60 [] 61 [] 62 [] 63 [] 64 [] 65 [] 66 [] 67 [] 68 [] 69 [] 70 [] 71 [] 72 [] 73 [] 74 [] 75 [] 76 []
;; live  in  	 0 [ax] 1 [dx] 3 [bx] 6 [bp] 7 [sp] 20 [frame]
;; live  gen 	
;; live  kill	 17 [flags]
(code_label 538 530 539 84 166 "" [4 uses])
(note 539 538 540 84 [bb 84] NOTE_INSN_BASIC_BLOCK)
(insn 540 539 541 84 (set (mem:SI (plus:SI (reg/f:SI 7 sp)
                (const_int 12 [0xc])) [0  S4 A32])
        (const:SI (plus:SI (symbol_ref:SI ("s") [flags 0x2]  <var_decl 06d9cd20 s>)
                (const_int 4 [0x4])))) D:/Dev-Cpp/MinGW64/lib/gcc/x86_64-w64-mingw32/4.9.2/include/c++/bits/stl_tree.h:1696 90 {*movsi_internal}
     (nil))
(insn 541 540 542 84 (set (mem:SI (plus:SI (reg/f:SI 7 sp)
                (const_int 8 [0x8])) [0  S4 A32])
        (reg:SI 1 dx [orig:434 __res+4 ] [434])) D:/Dev-Cpp/MinGW64/lib/gcc/x86_64-w64-mingw32/4.9.2/include/c++/bits/stl_tree.h:1696 90 {*movsi_internal}
     (expr_list:REG_DEAD (reg:SI 1 dx [orig:434 __res+4 ] [434])
        (nil)))
(insn 542 541 544 84 (set (mem:SI (plus:SI (reg/f:SI 7 sp)
                (const_int 4 [0x4])) [0  S4 A32])
        (reg/f:SI 3 bx [orig:181 __i$_M_node ] [181])) D:/Dev-Cpp/MinGW64/lib/gcc/x86_64-w64-mingw32/4.9.2/include/c++/bits/stl_tree.h:1696 90 {*movsi_internal}
     (nil))
(insn 544 542 545 84 (set (mem:SI (reg/f:SI 7 sp) [0  S4 A32])
        (reg:SI 0 ax [orig:386 __insert_left ] [386])) D:/Dev-Cpp/MinGW64/lib/gcc/x86_64-w64-mingw32/4.9.2/include/c++/bits/stl_tree.h:1697 90 {*movsi_internal}
     (expr_list:REG_DEAD (reg:SI 0 ax [orig:386 __insert_left ] [386])
        (nil)))
(call_insn 545 544 551 84 (call (mem:QI (symbol_ref:SI ("_ZSt29_Rb_tree_insert_and_rebalancebPSt18_Rb_tree_node_baseS0_RS_") [flags 0x43]  <function_decl 06b77200 _Rb_tree_insert_and_rebalance>) [0 _Rb_tree_insert_and_rebalance S1 A8])
        (const_int 16 [0x10])) D:/Dev-Cpp/MinGW64/lib/gcc/x86_64-w64-mingw32/4.9.2/include/c++/bits/stl_tree.h:1696 641 {*call}
     (expr_list:REG_EH_REGION (const_int 0 [0])
        (nil))
    (expr_list:SI (use (mem:SI (reg/f:SI 7 sp) [0  S4 A32]))
        (expr_list:SI (use (mem/f:SI (plus:SI (reg/f:SI 7 sp)
                        (const_int 4 [0x4])) [0  S4 A32]))
            (expr_list:SI (use (mem/f:SI (plus:SI (reg/f:SI 7 sp)
                            (const_int 8 [0x8])) [0  S4 A32]))
                (expr_list:SI (use (mem/f:SI (plus:SI (reg/f:SI 7 sp)
                                (const_int 12 [0xc])) [0  S4 A32]))
                    (nil))))))
(note 551 545 552 84 NOTE_INSN_DELETED)
(note 552 551 553 84 NOTE_INSN_DELETED)
(insn 553 552 561 84 (parallel [
            (set (mem/c:SI (const:SI (plus:SI (symbol_ref:SI ("s") [flags 0x2]  <var_decl 06d9cd20 s>)
                            (const_int 20 [0x14]))) [21 MEM[(struct _Rb_tree *)&s]._M_impl._M_node_count+0 S4 A32])
                (plus:SI (mem/c:SI (const:SI (plus:SI (symbol_ref:SI ("s") [flags 0x2]  <var_decl 06d9cd20 s>)
                                (const_int 20 [0x14]))) [21 MEM[(struct _Rb_tree *)&s]._M_impl._M_node_count+0 S4 A32])
                    (const_int 1 [0x1])))
            (clobber (reg:CC 17 flags))
        ]) D:/Dev-Cpp/MinGW64/lib/gcc/x86_64-w64-mingw32/4.9.2/include/c++/bits/stl_tree.h:1698 220 {*addsi_1}
     (expr_list:REG_UNUSED (reg:CC 17 flags)
        (nil)))
;;  succ:       85 [100.0%]  (FALLTHRU,CAN_FALLTHRU)
;; lr  out 	 3 [bx] 6 [bp] 7 [sp] 20 [frame]
;; live  out 	 3 [bx] 6 [bp] 7 [sp] 20 [frame]

;; basic block 85, loop depth 0, count 0, freq 78, maybe hot
;;  prev block 84, next block 86, flags: (REACHABLE, RTL, MODIFIED)
;;  pred:       84 [100.0%]  (FALLTHRU,CAN_FALLTHRU)
;;              79 [50.0%]  (CAN_FALLTHRU)
;;              78 [50.0%]  (CAN_FALLTHRU)
;;              104 [100.0%]  (CAN_FALLTHRU)
;; bb 85 artificial_defs: { }
;; bb 85 artificial_uses: { u-1(6){ }u-1(7){ }}
;; lr  in  	 3 [bx] 6 [bp] 7 [sp] 20 [frame]
;; lr  use 	 3 [bx] 6 [bp] 7 [sp]
;; lr  def 	 17 [flags]
;; live  in  	 3 [bx] 6 [bp] 7 [sp] 20 [frame]
;; live  gen 	
;; live  kill	 17 [flags]
(code_label 561 553 562 85 165 "" [3 uses])
(note 562 561 563 85 [bb 85] NOTE_INSN_BASIC_BLOCK)
(insn 563 562 1213 85 (set (mem:SI (plus:SI (reg/f:SI 3 bx [orig:181 __i$_M_node ] [181])
                (const_int 24 [0x18])) [21 MEM[(mapped_type &)__i$_M_node_365 + 24]+0 S4 A32])
        (const_int 1 [0x1])) D:\LHX\7.5 contest\t1.cpp:53 90 {*movsi_internal}
     (expr_list:REG_DEAD (reg/f:SI 3 bx [orig:181 __i$_M_node ] [181])
        (nil)))
(note 1213 563 1286 85 NOTE_INSN_DELETED)
(note 1286 1213 564 85 NOTE_INSN_DELETED)
(insn 564 1286 1287 85 (parallel [
            (set (mem/c:SI (plus:SI (reg/f:SI 6 bp)
                        (const_int -80 [0xffffffffffffffb0])) [45 %sfp+-56 S4 A32])
                (plus:SI (mem/c:SI (plus:SI (reg/f:SI 6 bp)
                            (const_int -80 [0xffffffffffffffb0])) [45 %sfp+-56 S4 A32])
                    (const_int 1 [0x1])))
            (clobber (reg:CC 17 flags))
        ]) D:\LHX\7.5 contest\t1.cpp:53 220 {*addsi_1}
     (expr_list:REG_UNUSED (reg:CC 17 flags)
        (nil)))
(note 1287 564 1214 85 NOTE_INSN_DELETED)
(note 1214 1287 1616 85 NOTE_INSN_DELETED)
(jump_insn 1616 1214 1617 85 (set (pc)
        (label_ref 721)) -1
     (nil)
 -> 721)
;;  succ:       53 [100.0%]  (CAN_FALLTHRU)
;; lr  out 	 6 [bp] 7 [sp] 20 [frame]
;; live  out 	 6 [bp] 7 [sp] 20 [frame]

(barrier 1617 1616 685)
;; basic block 86, loop depth 0, count 0, freq 45, maybe hot
;;  prev block 85, next block 87, flags: (REACHABLE, RTL, MODIFIED)
;;  pred:       67 [50.0%]  (CAN_FALLTHRU)
;;              64 [6.6%]  (CAN_FALLTHRU)
;;              65 [50.0%]  (CAN_FALLTHRU)
;;              58 [100.0%]  (CAN_FALLTHRU)
;; bb 86 artificial_defs: { }
;; bb 86 artificial_uses: { u-1(6){ }u-1(7){ }}
;; lr  in  	 1 [dx] 2 [cx] 3 [bx] 4 [si] 5 [di] 6 [bp] 7 [sp] 20 [frame]
;; lr  use 	 1 [dx] 2 [cx] 3 [bx] 6 [bp] 7 [sp]
;; lr  def 	 0 [ax] 1 [dx] 2 [cx] 3 [bx] 7 [sp] 8 [st] 9 [st(1)] 10 [st(2)] 11 [st(3)] 12 [st(4)] 13 [st(5)] 14 [st(6)] 15 [st(7)] 17 [flags] 18 [fpsr] 19 [fpcr] 21 [xmm0] 22 [xmm1] 23 [xmm2] 24 [xmm3] 25 [xmm4] 26 [xmm5] 27 [xmm6] 28 [xmm7] 29 [mm0] 30 [mm1] 31 [mm2] 32 [mm3] 33 [mm4] 34 [mm5] 35 [mm6] 36 [mm7] 37 [] 38 [] 39 [] 40 [] 41 [] 42 [] 43 [] 44 [] 45 [] 46 [] 47 [] 48 [] 49 [] 50 [] 51 [] 52 [] 53 [] 54 [] 55 [] 56 [] 57 [] 58 [] 59 [] 60 [] 61 [] 62 [] 63 [] 64 [] 65 [] 66 [] 67 [] 68 [] 69 [] 70 [] 71 [] 72 [] 73 [] 74 [] 75 [] 76 []
;; live  in  	 1 [dx] 2 [cx] 3 [bx] 4 [si] 5 [di] 6 [bp] 7 [sp] 20 [frame]
;; live  gen 	 0 [ax] 1 [dx] 2 [cx] 3 [bx] 7 [sp] 17 [flags]
;; live  kill	 17 [flags]
(code_label 685 1617 686 86 147 "" [4 uses])
(note 686 685 1276 86 [bb 86] NOTE_INSN_BASIC_BLOCK)
(insn 1276 686 1347 86 (set (mem/c:SI (plus:SI (reg/f:SI 6 bp)
                (const_int -64 [0xffffffffffffffc0])) [45 %sfp+-40 S4 A32])
        (reg/f:SI 1 dx [orig:186 __i$_M_node ] [186])) 90 {*movsi_internal}
     (expr_list:REG_DEAD (reg/f:SI 1 dx [orig:186 __i$_M_node ] [186])
        (nil)))
(insn 1347 1276 1348 86 (set (mem/c:SI (plus:SI (reg/f:SI 6 bp)
                (const_int -72 [0xffffffffffffffb8])) [45 %sfp+-48 S4 A64])
        (reg:SI 2 cx [orig:117 t2 ] [117])) 90 {*movsi_internal}
     (expr_list:REG_DEAD (reg:SI 2 cx [orig:117 t2 ] [117])
        (nil)))
(insn 1348 1347 688 86 (set (mem/c:SI (plus:SI (reg/f:SI 6 bp)
                (const_int -68 [0xffffffffffffffbc])) [45 %sfp+-44 S4 A32])
        (reg:SI 3 bx [ t2+4 ])) 90 {*movsi_internal}
     (expr_list:REG_DEAD (reg:SI 3 bx [ t2+4 ])
        (nil)))
(insn 688 1348 689 86 (set (mem:SI (reg/f:SI 7 sp) [0  S4 A32])
        (const_int 32 [0x20])) D:/Dev-Cpp/MinGW64/lib/gcc/x86_64-w64-mingw32/4.9.2/include/c++/ext/new_allocator.h:104 90 {*movsi_internal}
     (nil))
(call_insn 689 688 1273 86 (set (reg:SI 0 ax)
        (call (mem:QI (symbol_ref:SI ("_Znwj") [flags 0x43]  <function_decl 01938d00 operator new>) [0 operator new S1 A8])
            (const_int 4 [0x4]))) D:/Dev-Cpp/MinGW64/lib/gcc/x86_64-w64-mingw32/4.9.2/include/c++/ext/new_allocator.h:104 648 {*call_value}
     (nil)
    (expr_list:SI (use (mem:SI (reg/f:SI 7 sp) [0  S4 A32]))
        (nil)))
(insn 1273 689 1349 86 (set (mem/c:SI (plus:SI (reg/f:SI 6 bp)
                (const_int -60 [0xffffffffffffffc4])) [45 %sfp+-36 S4 A32])
        (reg/f:SI 0 ax [orig:209 __i$_M_node ] [209])) D:/Dev-Cpp/MinGW64/lib/gcc/x86_64-w64-mingw32/4.9.2/include/c++/ext/new_allocator.h:104 90 {*movsi_internal}
     (nil))
(insn 1349 1273 1350 86 (set (reg:SI 2 cx [orig:117 t2 ] [117])
        (mem/c:SI (plus:SI (reg/f:SI 6 bp)
                (const_int -72 [0xffffffffffffffb8])) [45 %sfp+-48 S4 A64])) D:/Dev-Cpp/MinGW64/lib/gcc/x86_64-w64-mingw32/4.9.2/include/c++/tuple:1102 90 {*movsi_internal}
     (nil))
(insn 1350 1349 1351 86 (set (reg:SI 3 bx [ t2+4 ])
        (mem/c:SI (plus:SI (reg/f:SI 6 bp)
                (const_int -68 [0xffffffffffffffbc])) [45 %sfp+-44 S4 A32])) D:/Dev-Cpp/MinGW64/lib/gcc/x86_64-w64-mingw32/4.9.2/include/c++/tuple:1102 90 {*movsi_internal}
     (nil))
(insn 1351 1350 1352 86 (set (mem:SI (plus:SI (reg/f:SI 0 ax [orig:209 __i$_M_node ] [209])
                (const_int 16 [0x10])) [34 MEM[(struct pair *)__i$_M_node_241 + 16B].first+0 S4 A64])
        (reg:SI 2 cx [orig:117 t2 ] [117])) D:/Dev-Cpp/MinGW64/lib/gcc/x86_64-w64-mingw32/4.9.2/include/c++/tuple:1102 90 {*movsi_internal}
     (expr_list:REG_DEAD (reg:SI 2 cx [orig:117 t2 ] [117])
        (nil)))
(insn 1352 1351 692 86 (set (mem:SI (plus:SI (reg/f:SI 0 ax [orig:209 __i$_M_node ] [209])
                (const_int 20 [0x14])) [34 MEM[(struct pair *)__i$_M_node_241 + 16B].first+4 S4 A32])
        (reg:SI 3 bx [ t2+4 ])) D:/Dev-Cpp/MinGW64/lib/gcc/x86_64-w64-mingw32/4.9.2/include/c++/tuple:1102 90 {*movsi_internal}
     (expr_list:REG_DEAD (reg:SI 3 bx [ t2+4 ])
        (nil)))
(insn 692 1352 693 86 (set (mem:SI (plus:SI (reg/f:SI 0 ax [orig:209 __i$_M_node ] [209])
                (const_int 24 [0x18])) [21 MEM[(struct pair *)__i$_M_node_241 + 16B].second+0 S4 A64])
        (const_int 0 [0])) D:/Dev-Cpp/MinGW64/lib/gcc/x86_64-w64-mingw32/4.9.2/include/c++/tuple:1102 90 {*movsi_internal}
     (nil))
(insn 693 692 694 86 (parallel [
            (set (reg/f:SI 0 ax [orig:422 D.83232 ] [422])
                (plus:SI (reg/f:SI 0 ax [orig:209 __i$_M_node ] [209])
                    (const_int 16 [0x10])))
            (clobber (reg:CC 17 flags))
        ]) D:/Dev-Cpp/MinGW64/lib/gcc/x86_64-w64-mingw32/4.9.2/include/c++/ext/aligned_buffer.h:53 220 {*addsi_1}
     (expr_list:REG_UNUSED (reg:CC 17 flags)
        (expr_list:REG_EQUIV (mem:SI (plus:SI (reg/f:SI 7 sp)
                    (const_int 4 [0x4])) [0  S4 A32])
            (nil))))
(insn 694 693 1277 86 (set (mem:SI (plus:SI (reg/f:SI 7 sp)
                (const_int 4 [0x4])) [0  S4 A32])
        (reg/f:SI 0 ax [orig:422 D.83232 ] [422])) D:/Dev-Cpp/MinGW64/lib/gcc/x86_64-w64-mingw32/4.9.2/include/c++/bits/stl_tree.h:1794 90 {*movsi_internal}
     (expr_list:REG_DEAD (reg/f:SI 0 ax [orig:422 D.83232 ] [422])
        (nil)))
(insn 1277 694 695 86 (set (reg/f:SI 1 dx [orig:186 __i$_M_node ] [186])
        (mem/c:SI (plus:SI (reg/f:SI 6 bp)
                (const_int -64 [0xffffffffffffffc0])) [45 %sfp+-40 S4 A32])) D:/Dev-Cpp/MinGW64/lib/gcc/x86_64-w64-mingw32/4.9.2/include/c++/bits/stl_tree.h:1794 90 {*movsi_internal}
     (nil))
(insn 695 1277 696 86 (set (mem:SI (reg/f:SI 7 sp) [0  S4 A32])
        (reg/f:SI 1 dx [orig:186 __i$_M_node ] [186])) D:/Dev-Cpp/MinGW64/lib/gcc/x86_64-w64-mingw32/4.9.2/include/c++/bits/stl_tree.h:1794 90 {*movsi_internal}
     (expr_list:REG_DEAD (reg/f:SI 1 dx [orig:186 __i$_M_node ] [186])
        (nil)))
(insn 696 695 697 86 (set (reg:SI 2 cx)
        (symbol_ref:SI ("s") [flags 0x2]  <var_decl 06d9cd20 s>)) D:/Dev-Cpp/MinGW64/lib/gcc/x86_64-w64-mingw32/4.9.2/include/c++/bits/stl_tree.h:1794 90 {*movsi_internal}
     (nil))
(call_insn 697 696 698 86 (parallel [
            (set (reg:DI 0 ax)
                (call (mem:QI (symbol_ref:SI ("_ZNSt8_Rb_treeIySt4pairIKyiESt10_Select1stIS2_ESt4lessIyESaIS2_EE29_M_get_insert_hint_unique_posESt23_Rb_tree_const_iteratorIS2_ERS1_") [flags 0x3]  <function_decl 06e17d80 _M_get_insert_hint_unique_pos>) [0 _M_get_insert_hint_unique_pos S1 A8])
                    (const_int 8 [0x8])))
            (set (reg/f:SI 7 sp)
                (plus:SI (reg/f:SI 7 sp)
                    (const_int 8 [0x8])))
        ]) D:/Dev-Cpp/MinGW64/lib/gcc/x86_64-w64-mingw32/4.9.2/include/c++/bits/stl_tree.h:1794 653 {*call_value_pop}
     (expr_list:REG_DEAD (reg:SI 2 cx)
        (expr_list:REG_ARGS_SIZE (const_int -8 [0xfffffffffffffff8])
            (expr_list:REG_EH_REGION (const_int 0 [0])
                (nil))))
    (expr_list:SI (use (reg:SI 2 cx))
        (expr_list:SI (use (mem:SI (reg/f:SI 7 sp) [0  S4 A32]))
            (expr_list:SI (use (mem/f:SI (plus:SI (reg/f:SI 7 sp)
                            (const_int 4 [0x4])) [0  S4 A32]))
                (nil)))))
(insn 698 697 703 86 (parallel [
            (set (reg/f:SI 7 sp)
                (plus:SI (reg/f:SI 7 sp)
                    (const_int -8 [0xfffffffffffffff8])))
            (clobber (reg:CC 17 flags))
        ]) D:/Dev-Cpp/MinGW64/lib/gcc/x86_64-w64-mingw32/4.9.2/include/c++/bits/stl_tree.h:1794 220 {*addsi_1}
     (expr_list:REG_UNUSED (reg:CC 17 flags)
        (expr_list:REG_ARGS_SIZE (const_int 0 [0])
            (nil))))
(insn 703 698 704 86 (set (reg:CCZ 17 flags)
        (compare:CCZ (reg:SI 1 dx [orig:436 __res+4 ] [436])
            (const_int 0 [0]))) D:/Dev-Cpp/MinGW64/lib/gcc/x86_64-w64-mingw32/4.9.2/include/c++/bits/stl_tree.h:1796 3 {*cmpsi_ccno_1}
     (nil))
(jump_insn 704 703 433 86 (set (pc)
        (if_then_else (eq (reg:CCZ 17 flags)
                (const_int 0 [0]))
            (label_ref:SI 1618)
            (pc))) D:/Dev-Cpp/MinGW64/lib/gcc/x86_64-w64-mingw32/4.9.2/include/c++/bits/stl_tree.h:1796 596 {*jcc_1}
     (expr_list:REG_DEAD (reg:CCZ 17 flags)
        (int_list:REG_BR_PROB 2163 (nil)))
 -> 1618)
;;  succ:       87 [78.4%]  (FALLTHRU,CAN_FALLTHRU)
;;              103 [21.6%]  (CAN_FALLTHRU)
;; lr  out 	 0 [ax] 1 [dx] 4 [si] 5 [di] 6 [bp] 7 [sp] 20 [frame]
;; live  out 	 0 [ax] 1 [dx] 4 [si] 5 [di] 6 [bp] 7 [sp] 20 [frame]

;; basic block 87, loop depth 0, count 0, freq 5
;;  prev block 86, next block 88, flags: (REACHABLE, RTL, MODIFIED)
;;  pred:       86 [78.4%]  (FALLTHRU,CAN_FALLTHRU)
;; bb 87 artificial_defs: { }
;; bb 87 artificial_uses: { u-1(6){ }u-1(7){ }}
;; lr  in  	 0 [ax] 1 [dx] 4 [si] 5 [di] 6 [bp] 7 [sp] 20 [frame]
;; lr  use 	 0 [ax] 6 [bp] 7 [sp]
;; lr  def 	 0 [ax] 17 [flags]
;; live  in  	 0 [ax] 1 [dx] 4 [si] 5 [di] 6 [bp] 7 [sp] 20 [frame]
;; live  gen 	 0 [ax] 17 [flags]
;; live  kill	
(note 433 704 434 87 [bb 87] NOTE_INSN_BASIC_BLOCK)
(note 434 433 435 87 NOTE_INSN_DELETED)
(note 435 434 436 87 NOTE_INSN_DELETED)
(insn 436 435 33 87 (set (reg:CCZ 17 flags)
        (compare:CCZ (reg:SI 0 ax [orig:435 __res ] [435])
            (const_int 0 [0]))) D:/Dev-Cpp/MinGW64/lib/gcc/x86_64-w64-mingw32/4.9.2/include/c++/bits/stl_tree.h:1694 3 {*cmpsi_ccno_1}
     (expr_list:REG_DEAD (reg:SI 0 ax [orig:435 __res ] [435])
        (nil)))
(insn 33 436 437 87 (set (reg:SI 0 ax)
        (const_int 1 [0x1])) D:/Dev-Cpp/MinGW64/lib/gcc/x86_64-w64-mingw32/4.9.2/include/c++/bits/stl_tree.h:1694 90 {*movsi_internal}
     (expr_list:REG_EQUAL (const_int 1 [0x1])
        (nil)))
(jump_insn 437 33 835 87 (set (pc)
        (if_then_else (ne (reg:CCZ 17 flags)
                (const_int 0 [0]))
            (label_ref:SI 454)
            (pc))) D:/Dev-Cpp/MinGW64/lib/gcc/x86_64-w64-mingw32/4.9.2/include/c++/bits/stl_tree.h:1694 596 {*jcc_1}
     (expr_list:REG_DEAD (reg:CCZ 17 flags)
        (int_list:REG_BR_PROB 507 (nil)))
 -> 454)
;;  succ:       90 [5.1%]  (CAN_FALLTHRU)
;;              88 [94.9%]  (FALLTHRU,CAN_FALLTHRU)
;; lr  out 	 0 [ax] 1 [dx] 4 [si] 5 [di] 6 [bp] 7 [sp] 20 [frame]
;; live  out 	 0 [ax] 1 [dx] 4 [si] 5 [di] 6 [bp] 7 [sp] 20 [frame]

;; basic block 88, loop depth 0, count 0, freq 5
;;  prev block 87, next block 89, flags: (REACHABLE, RTL, MODIFIED)
;;  pred:       87 [94.9%]  (FALLTHRU,CAN_FALLTHRU)
;; bb 88 artificial_defs: { }
;; bb 88 artificial_uses: { u-1(6){ }u-1(7){ }}
;; lr  in  	 0 [ax] 1 [dx] 4 [si] 5 [di] 6 [bp] 7 [sp] 20 [frame]
;; lr  use 	 1 [dx] 6 [bp] 7 [sp]
;; lr  def 	 17 [flags]
;; live  in  	 0 [ax] 1 [dx] 4 [si] 5 [di] 6 [bp] 7 [sp] 20 [frame]
;; live  gen 	 17 [flags]
;; live  kill	
(note 835 437 438 88 [bb 88] NOTE_INSN_BASIC_BLOCK)
(note 438 835 439 88 NOTE_INSN_DELETED)
(note 439 438 440 88 NOTE_INSN_DELETED)
(insn 440 439 441 88 (set (reg:CCZ 17 flags)
        (compare:CCZ (reg:SI 1 dx [orig:436 __res+4 ] [436])
            (const:SI (plus:SI (symbol_ref:SI ("s") [flags 0x2]  <var_decl 06d9cd20 s>)
                    (const_int 4 [0x4]))))) D:/Dev-Cpp/MinGW64/lib/gcc/x86_64-w64-mingw32/4.9.2/include/c++/bits/stl_tree.h:1694 7 {*cmpsi_1}
     (nil))
(jump_insn 441 440 442 88 (set (pc)
        (if_then_else (eq (reg:CCZ 17 flags)
                (const_int 0 [0]))
            (label_ref:SI 454)
            (pc))) D:/Dev-Cpp/MinGW64/lib/gcc/x86_64-w64-mingw32/4.9.2/include/c++/bits/stl_tree.h:1694 596 {*jcc_1}
     (expr_list:REG_DEAD (reg:CCZ 17 flags)
        (int_list:REG_BR_PROB 534 (nil)))
 -> 454)
;;  succ:       90 [5.3%]  (CAN_FALLTHRU)
;;              89 [94.7%]  (FALLTHRU,CAN_FALLTHRU)
;; lr  out 	 0 [ax] 1 [dx] 4 [si] 5 [di] 6 [bp] 7 [sp] 20 [frame]
;; live  out 	 0 [ax] 1 [dx] 4 [si] 5 [di] 6 [bp] 7 [sp] 20 [frame]

;; basic block 89, loop depth 0, count 0, freq 5
;;  prev block 88, next block 90, flags: (REACHABLE, RTL, MODIFIED)
;;  pred:       88 [94.7%]  (FALLTHRU,CAN_FALLTHRU)
;; bb 89 artificial_defs: { }
;; bb 89 artificial_uses: { u-1(6){ }u-1(7){ }}
;; lr  in  	 0 [ax] 1 [dx] 4 [si] 5 [di] 6 [bp] 7 [sp] 20 [frame]
;; lr  use 	 1 [dx] 6 [bp] 7 [sp]
;; lr  def 	 2 [cx] 3 [bx] 17 [flags]
;; live  in  	 0 [ax] 1 [dx] 4 [si] 5 [di] 6 [bp] 7 [sp] 20 [frame]
;; live  gen 	 2 [cx] 3 [bx] 17 [flags]
;; live  kill	
(note 442 441 1263 89 [bb 89] NOTE_INSN_BASIC_BLOCK)
(insn 1263 442 867 89 (set (reg/f:SI 3 bx [orig:209 __i$_M_node ] [209])
        (mem/c:SI (plus:SI (reg/f:SI 6 bp)
                (const_int -60 [0xffffffffffffffc4])) [45 %sfp+-36 S4 A32])) D:/Dev-Cpp/MinGW64/lib/gcc/x86_64-w64-mingw32/4.9.2/include/c++/bits/stl_tree.h:1694 90 {*movsi_internal}
     (nil))
(insn 867 1263 1280 89 (set (reg:SI 2 cx [orig:443 MEM[(const long long unsigned int &)__i$_M_node_241 + 16] ] [443])
        (mem:SI (plus:SI (reg/f:SI 3 bx [orig:209 __i$_M_node ] [209])
                (const_int 16 [0x10])) [34 MEM[(const long long unsigned int &)__i$_M_node_241 + 16]+0 S4 A64])) D:/Dev-Cpp/MinGW64/lib/gcc/x86_64-w64-mingw32/4.9.2/include/c++/bits/stl_tree.h:1694 90 {*movsi_internal}
     (nil))
(insn 1280 867 868 89 (set (mem/c:SI (plus:SI (reg/f:SI 6 bp)
                (const_int -72 [0xffffffffffffffb8])) [45 %sfp+-48 S4 A64])
        (reg:SI 2 cx [orig:443 MEM[(const long long unsigned int &)__i$_M_node_241 + 16] ] [443])) D:/Dev-Cpp/MinGW64/lib/gcc/x86_64-w64-mingw32/4.9.2/include/c++/bits/stl_tree.h:1694 90 {*movsi_internal}
     (expr_list:REG_DEAD (reg:SI 2 cx [orig:443 MEM[(const long long unsigned int &)__i$_M_node_241 + 16] ] [443])
        (nil)))
(note 868 1280 1208 89 NOTE_INSN_DELETED)
(insn 1208 868 445 89 (set (reg:SI 2 cx [557])
        (mem:SI (plus:SI (reg:SI 1 dx [orig:436 __res+4 ] [436])
                (const_int 20 [0x14])) [34 MEM[(const long long unsigned int &)__res$second_239 + 16]+4 S4 A32])) D:/Dev-Cpp/MinGW64/lib/gcc/x86_64-w64-mingw32/4.9.2/include/c++/bits/stl_tree.h:1694 90 {*movsi_internal}
     (nil))
(insn 445 1208 446 89 (set (reg:CC 17 flags)
        (compare:CC (mem:SI (plus:SI (reg/f:SI 3 bx [orig:209 __i$_M_node ] [209])
                    (const_int 20 [0x14])) [34 MEM[(const long long unsigned int &)__i$_M_node_241 + 16]+4 S4 A32])
            (reg:SI 2 cx [557]))) D:/Dev-Cpp/MinGW64/lib/gcc/x86_64-w64-mingw32/4.9.2/include/c++/bits/stl_tree.h:1694 7 {*cmpsi_1}
     (expr_list:REG_DEAD (reg/f:SI 3 bx [orig:209 __i$_M_node ] [209])
        (expr_list:REG_DEAD (reg:SI 2 cx [557])
            (nil))))
(jump_insn 446 445 454 89 (set (pc)
        (if_then_else (geu (reg:CC 17 flags)
                (const_int 0 [0]))
            (label_ref:SI 1619)
            (pc))) D:/Dev-Cpp/MinGW64/lib/gcc/x86_64-w64-mingw32/4.9.2/include/c++/bits/stl_tree.h:1694 596 {*jcc_1}
     (int_list:REG_BR_PROB 5000 (nil))
 -> 1619)
;;  succ:       90 [50.0%]  (FALLTHRU,CAN_FALLTHRU)
;;              105 [50.0%]  (CAN_FALLTHRU)
;; lr  out 	 0 [ax] 1 [dx] 4 [si] 5 [di] 6 [bp] 7 [sp] 17 [flags] 20 [frame]
;; live  out 	 0 [ax] 1 [dx] 4 [si] 5 [di] 6 [bp] 7 [sp] 17 [flags] 20 [frame]

;; basic block 90, loop depth 0, count 0, freq 24, maybe hot
;;  prev block 89, next block 91, flags: (REACHABLE, RTL, MODIFIED)
;;  pred:       88 [5.3%]  (CAN_FALLTHRU)
;;              106 [50.0%]  (CAN_FALLTHRU)
;;              89 [50.0%]  (FALLTHRU,CAN_FALLTHRU)
;;              87 [5.1%]  (CAN_FALLTHRU)
;;              107 [100.0%]  (CAN_FALLTHRU)
;; bb 90 artificial_defs: { }
;; bb 90 artificial_uses: { u-1(6){ }u-1(7){ }}
;; lr  in  	 0 [ax] 1 [dx] 4 [si] 5 [di] 6 [bp] 7 [sp] 20 [frame]
;; lr  use 	 0 [ax] 1 [dx] 6 [bp] 7 [sp]
;; lr  def 	 0 [ax] 1 [dx] 2 [cx] 3 [bx] 8 [st] 9 [st(1)] 10 [st(2)] 11 [st(3)] 12 [st(4)] 13 [st(5)] 14 [st(6)] 15 [st(7)] 17 [flags] 18 [fpsr] 19 [fpcr] 21 [xmm0] 22 [xmm1] 23 [xmm2] 24 [xmm3] 25 [xmm4] 26 [xmm5] 27 [xmm6] 28 [xmm7] 29 [mm0] 30 [mm1] 31 [mm2] 32 [mm3] 33 [mm4] 34 [mm5] 35 [mm6] 36 [mm7] 37 [] 38 [] 39 [] 40 [] 41 [] 42 [] 43 [] 44 [] 45 [] 46 [] 47 [] 48 [] 49 [] 50 [] 51 [] 52 [] 53 [] 54 [] 55 [] 56 [] 57 [] 58 [] 59 [] 60 [] 61 [] 62 [] 63 [] 64 [] 65 [] 66 [] 67 [] 68 [] 69 [] 70 [] 71 [] 72 [] 73 [] 74 [] 75 [] 76 []
;; live  in  	 0 [ax] 1 [dx] 4 [si] 5 [di] 6 [bp] 7 [sp] 20 [frame]
;; live  gen 	 3 [bx]
;; live  kill	 17 [flags]
(code_label 454 446 455 90 154 "" [4 uses])
(note 455 454 456 90 [bb 90] NOTE_INSN_BASIC_BLOCK)
(insn 456 455 457 90 (set (mem:SI (plus:SI (reg/f:SI 7 sp)
                (const_int 12 [0xc])) [0  S4 A32])
        (const:SI (plus:SI (symbol_ref:SI ("s") [flags 0x2]  <var_decl 06d9cd20 s>)
                (const_int 4 [0x4])))) D:/Dev-Cpp/MinGW64/lib/gcc/x86_64-w64-mingw32/4.9.2/include/c++/bits/stl_tree.h:1696 90 {*movsi_internal}
     (nil))
(insn 457 456 1209 90 (set (mem:SI (plus:SI (reg/f:SI 7 sp)
                (const_int 8 [0x8])) [0  S4 A32])
        (reg:SI 1 dx [orig:436 __res+4 ] [436])) D:/Dev-Cpp/MinGW64/lib/gcc/x86_64-w64-mingw32/4.9.2/include/c++/bits/stl_tree.h:1696 90 {*movsi_internal}
     (expr_list:REG_DEAD (reg:SI 1 dx [orig:436 __res+4 ] [436])
        (nil)))
(insn 1209 457 458 90 (set (reg/f:SI 3 bx [orig:209 __i$_M_node ] [209])
        (mem/c:SI (plus:SI (reg/f:SI 6 bp)
                (const_int -60 [0xffffffffffffffc4])) [45 %sfp+-36 S4 A32])) D:/Dev-Cpp/MinGW64/lib/gcc/x86_64-w64-mingw32/4.9.2/include/c++/bits/stl_tree.h:1696 90 {*movsi_internal}
     (nil))
(insn 458 1209 460 90 (set (mem:SI (plus:SI (reg/f:SI 7 sp)
                (const_int 4 [0x4])) [0  S4 A32])
        (reg/f:SI 3 bx [orig:209 __i$_M_node ] [209])) D:/Dev-Cpp/MinGW64/lib/gcc/x86_64-w64-mingw32/4.9.2/include/c++/bits/stl_tree.h:1696 90 {*movsi_internal}
     (expr_list:REG_DEAD (reg/f:SI 3 bx [orig:209 __i$_M_node ] [209])
        (nil)))
(insn 460 458 461 90 (set (mem:SI (reg/f:SI 7 sp) [0  S4 A32])
        (reg:SI 0 ax [orig:374 __insert_left ] [374])) D:/Dev-Cpp/MinGW64/lib/gcc/x86_64-w64-mingw32/4.9.2/include/c++/bits/stl_tree.h:1697 90 {*movsi_internal}
     (expr_list:REG_DEAD (reg:SI 0 ax [orig:374 __insert_left ] [374])
        (nil)))
(call_insn 461 460 467 90 (call (mem:QI (symbol_ref:SI ("_ZSt29_Rb_tree_insert_and_rebalancebPSt18_Rb_tree_node_baseS0_RS_") [flags 0x43]  <function_decl 06b77200 _Rb_tree_insert_and_rebalance>) [0 _Rb_tree_insert_and_rebalance S1 A8])
        (const_int 16 [0x10])) D:/Dev-Cpp/MinGW64/lib/gcc/x86_64-w64-mingw32/4.9.2/include/c++/bits/stl_tree.h:1696 641 {*call}
     (expr_list:REG_EH_REGION (const_int 0 [0])
        (nil))
    (expr_list:SI (use (mem:SI (reg/f:SI 7 sp) [0  S4 A32]))
        (expr_list:SI (use (mem/f:SI (plus:SI (reg/f:SI 7 sp)
                        (const_int 4 [0x4])) [0  S4 A32]))
            (expr_list:SI (use (mem/f:SI (plus:SI (reg/f:SI 7 sp)
                            (const_int 8 [0x8])) [0  S4 A32]))
                (expr_list:SI (use (mem/f:SI (plus:SI (reg/f:SI 7 sp)
                                (const_int 12 [0xc])) [0  S4 A32]))
                    (nil))))))
(note 467 461 468 90 NOTE_INSN_DELETED)
(note 468 467 469 90 NOTE_INSN_DELETED)
(insn 469 468 475 90 (parallel [
            (set (mem/c:SI (const:SI (plus:SI (symbol_ref:SI ("s") [flags 0x2]  <var_decl 06d9cd20 s>)
                            (const_int 20 [0x14]))) [21 MEM[(struct _Rb_tree *)&s]._M_impl._M_node_count+0 S4 A32])
                (plus:SI (mem/c:SI (const:SI (plus:SI (symbol_ref:SI ("s") [flags 0x2]  <var_decl 06d9cd20 s>)
                                (const_int 20 [0x14]))) [21 MEM[(struct _Rb_tree *)&s]._M_impl._M_node_count+0 S4 A32])
                    (const_int 1 [0x1])))
            (clobber (reg:CC 17 flags))
        ]) D:/Dev-Cpp/MinGW64/lib/gcc/x86_64-w64-mingw32/4.9.2/include/c++/bits/stl_tree.h:1698 220 {*addsi_1}
     (expr_list:REG_UNUSED (reg:CC 17 flags)
        (nil)))
;;  succ:       91 [100.0%]  (FALLTHRU,CAN_FALLTHRU)
;; lr  out 	 4 [si] 5 [di] 6 [bp] 7 [sp] 20 [frame]
;; live  out 	 4 [si] 5 [di] 6 [bp] 7 [sp] 20 [frame]

;; basic block 91, loop depth 0, count 0, freq 30, maybe hot
;;  prev block 90, next block 92, flags: (REACHABLE, RTL, MODIFIED)
;;  pred:       90 [100.0%]  (FALLTHRU,CAN_FALLTHRU)
;;              103 [100.0%]  (CAN_FALLTHRU)
;; bb 91 artificial_defs: { }
;; bb 91 artificial_uses: { u-1(6){ }u-1(7){ }}
;; lr  in  	 4 [si] 5 [di] 6 [bp] 7 [sp] 20 [frame]
;; lr  use 	 6 [bp] 7 [sp]
;; lr  def 	 0 [ax] 1 [dx] 17 [flags]
;; live  in  	 4 [si] 5 [di] 6 [bp] 7 [sp] 20 [frame]
;; live  gen 	 0 [ax] 1 [dx] 17 [flags]
;; live  kill	
(code_label 475 469 476 91 157 "" [1 uses])
(note 476 475 1211 91 [bb 91] NOTE_INSN_BASIC_BLOCK)
(insn 1211 476 1481 91 (set (reg/f:SI 0 ax [orig:209 __i$_M_node ] [209])
        (mem/c:SI (plus:SI (reg/f:SI 6 bp)
                (const_int -60 [0xffffffffffffffc4])) [45 %sfp+-36 S4 A32])) D:\LHX\7.5 contest\t1.cpp:53 90 {*movsi_internal}
     (nil))
(insn 1481 1211 1482 91 (set (reg:SI 1 dx)
        (mem:SI (plus:SI (reg/f:SI 0 ax [orig:209 __i$_M_node ] [209])
                (const_int 24 [0x18])) [21 MEM[(mapped_type &)__i$_M_node_368 + 24]+0 S4 A32])) D:\LHX\7.5 contest\t1.cpp:53 90 {*movsi_internal}
     (nil))
(insn 1482 1481 478 91 (set (reg:CCZ 17 flags)
        (compare:CCZ (reg:SI 1 dx)
            (const_int 0 [0]))) D:\LHX\7.5 contest\t1.cpp:53 3 {*cmpsi_ccno_1}
     (nil))
(jump_insn 478 1482 710 91 (set (pc)
        (if_then_else (ne (reg:CCZ 17 flags)
                (const_int 0 [0]))
            (label_ref:SI 721)
            (pc))) D:\LHX\7.5 contest\t1.cpp:53 596 {*jcc_1}
     (expr_list:REG_DEAD (reg:CCZ 17 flags)
        (int_list:REG_BR_PROB 5000 (nil)))
 -> 721)
;;  succ:       92 [50.0%]  (FALLTHRU,CAN_FALLTHRU)
;;              53 [50.0%]  (CAN_FALLTHRU)
;; lr  out 	 4 [si] 5 [di] 6 [bp] 7 [sp] 20 [frame]
;; live  out 	 4 [si] 5 [di] 6 [bp] 7 [sp] 20 [frame]

;; basic block 92, loop depth 0, count 0, freq 39, maybe hot
;;  prev block 91, next block 93, flags: (REACHABLE, RTL, MODIFIED)
;;  pred:       91 [50.0%]  (FALLTHRU,CAN_FALLTHRU)
;; bb 92 artificial_defs: { }
;; bb 92 artificial_uses: { u-1(6){ }u-1(7){ }}
;; lr  in  	 4 [si] 5 [di] 6 [bp] 7 [sp] 20 [frame]
;; lr  use 	 6 [bp] 7 [sp]
;; lr  def 	 0 [ax] 17 [flags]
;; live  in  	 4 [si] 5 [di] 6 [bp] 7 [sp] 20 [frame]
;; live  gen 	 0 [ax] 17 [flags]
;; live  kill	
(note 710 478 712 92 [bb 92] NOTE_INSN_BASIC_BLOCK)
(insn 712 710 714 92 (set (reg/f:SI 0 ax [orig:165 __i$_M_node ] [165])
        (mem/f/c:SI (const:SI (plus:SI (symbol_ref:SI ("s") [flags 0x2]  <var_decl 06d9cd20 s>)
                    (const_int 8 [0x8]))) [6 MEM[(struct _Rb_tree_node_base * *)&s + 8B]+0 S4 A32])) 90 {*movsi_internal}
     (nil))
(insn 714 712 715 92 (set (reg:CCZ 17 flags)
        (compare:CCZ (reg/f:SI 0 ax [orig:165 __i$_M_node ] [165])
            (const_int 0 [0]))) D:/Dev-Cpp/MinGW64/lib/gcc/x86_64-w64-mingw32/4.9.2/include/c++/bits/stl_tree.h:1260 3 {*cmpsi_ccno_1}
     (nil))
(jump_insn 715 714 718 92 (set (pc)
        (if_then_else (ne (reg:CCZ 17 flags)
                (const_int 0 [0]))
            (label_ref 713)
            (pc))) D:/Dev-Cpp/MinGW64/lib/gcc/x86_64-w64-mingw32/4.9.2/include/c++/bits/stl_tree.h:1260 596 {*jcc_1}
     (expr_list:REG_DEAD (reg:CCZ 17 flags)
        (int_list:REG_BR_PROB 9100 (nil)))
 -> 713)
;;  succ:       70 [91.0%]  (CAN_FALLTHRU)
;;              93 [9.0%]  (FALLTHRU,CAN_FALLTHRU)
;; lr  out 	 0 [ax] 4 [si] 5 [di] 6 [bp] 7 [sp] 20 [frame]
;; live  out 	 0 [ax] 4 [si] 5 [di] 6 [bp] 7 [sp] 20 [frame]

;; basic block 93, loop depth 0, count 0, freq 4
;;  prev block 92, next block 94, flags: (REACHABLE, RTL, MODIFIED)
;;  pred:       92 [9.0%]  (FALLTHRU,CAN_FALLTHRU)
;; bb 93 artificial_defs: { }
;; bb 93 artificial_uses: { u-1(6){ }u-1(7){ }}
;; lr  in  	 4 [si] 5 [di] 6 [bp] 7 [sp] 20 [frame]
;; lr  use 	 6 [bp] 7 [sp]
;; lr  def 	 3 [bx]
;; live  in  	 4 [si] 5 [di] 6 [bp] 7 [sp] 20 [frame]
;; live  gen 	 3 [bx]
;; live  kill	
(note 718 715 885 93 [bb 93] NOTE_INSN_BASIC_BLOCK)
(insn 885 718 1620 93 (set (reg/f:SI 3 bx [orig:181 __i$_M_node ] [181])
        (const:SI (plus:SI (symbol_ref:SI ("s") [flags 0x2]  <var_decl 06d9cd20 s>)
                (const_int 4 [0x4])))) D:/Dev-Cpp/MinGW64/lib/gcc/x86_64-w64-mingw32/4.9.2/include/c++/bits/stl_tree.h:1260 90 {*movsi_internal}
     (nil))
(jump_insn 1620 885 1621 93 (set (pc)
        (label_ref 724)) -1
     (nil)
 -> 724)
;;  succ:       80 [100.0%]  (CAN_FALLTHRU)
;; lr  out 	 3 [bx] 4 [si] 5 [di] 6 [bp] 7 [sp] 20 [frame]
;; live  out 	 3 [bx] 4 [si] 5 [di] 6 [bp] 7 [sp] 20 [frame]

(barrier 1621 1620 1117)
;; basic block 94, loop depth 0, count 0, freq 24, maybe hot
;;  prev block 93, next block 95, flags: (REACHABLE, RTL)
;;  pred:       53 [9.0%]  (CAN_FALLTHRU,LOOP_EXIT)
;; bb 94 artificial_defs: { }
;; bb 94 artificial_uses: { u-1(6){ }u-1(7){ }}
;; lr  in  	 0 [ax] 6 [bp] 7 [sp] 20 [frame]
;; lr  use 	 0 [ax] 6 [bp] 7 [sp]
;; lr  def 	
;; live  in  	 0 [ax] 6 [bp] 7 [sp] 20 [frame]
;; live  gen 	
;; live  kill	
(code_label 1117 1621 1116 94 232 "" [1 uses])
(note 1116 1117 1104 94 [bb 94] NOTE_INSN_BASIC_BLOCK)
(insn 1104 1116 578 94 (set (mem/c:SI (plus:SI (reg/f:SI 6 bp)
                (const_int -60 [0xffffffffffffffc4])) [45 %sfp+-36 S4 A32])
        (reg:SI 0 ax [orig:451 j ] [451])) 90 {*movsi_internal}
     (expr_list:REG_DEAD (reg:SI 0 ax [orig:451 j ] [451])
        (nil)))
;;  succ:       95 [100.0%]  (FALLTHRU,CAN_FALLTHRU)
;; lr  out 	 6 [bp] 7 [sp] 20 [frame]
;; live  out 	 6 [bp] 7 [sp] 20 [frame]

;; basic block 95, loop depth 0, count 0, freq 27, maybe hot
;;  prev block 94, next block 96, flags: (REACHABLE, RTL, MODIFIED)
;;  pred:       94 [100.0%]  (FALLTHRU,CAN_FALLTHRU)
;;              111 [100.0%]  (CAN_FALLTHRU)
;; bb 95 artificial_defs: { }
;; bb 95 artificial_uses: { u-1(6){ }u-1(7){ }}
;; lr  in  	 6 [bp] 7 [sp] 20 [frame]
;; lr  use 	 6 [bp] 7 [sp]
;; lr  def 	 2 [cx] 17 [flags]
;; live  in  	 6 [bp] 7 [sp] 20 [frame]
;; live  gen 	 2 [cx] 17 [flags]
;; live  kill	
(code_label 578 1104 579 95 134 "" [1 uses])
(note 579 578 580 95 [bb 95] NOTE_INSN_BASIC_BLOCK)
(insn 580 579 1218 95 (set (reg:SI 2 cx [orig:252 D.83218 ] [252])
        (mem/c:SI (symbol_ref:SI ("ans") [flags 0x2]  <var_decl 06eeb600 ans>) [21 ans+0 S4 A32])) D:\LHX\7.5 contest\t1.cpp:56 90 {*movsi_internal}
     (nil))
(note 1218 580 1283 95 NOTE_INSN_DELETED)
(note 1283 1218 581 95 NOTE_INSN_DELETED)
(insn 581 1283 582 95 (set (reg:CCGC 17 flags)
        (compare:CCGC (reg:SI 2 cx [orig:252 D.83218 ] [252])
            (mem/c:SI (plus:SI (reg/f:SI 6 bp)
                    (const_int -80 [0xffffffffffffffb0])) [45 %sfp+-56 S4 A32]))) D:\LHX\7.5 contest\t1.cpp:56 7 {*cmpsi_1}
     (nil))
(jump_insn 582 581 598 95 (set (pc)
        (if_then_else (lt (reg:CCGC 17 flags)
                (const_int 0 [0]))
            (label_ref:SI 1622)
            (pc))) D:\LHX\7.5 contest\t1.cpp:56 596 {*jcc_1}
     (expr_list:REG_DEAD (reg:CCGC 17 flags)
        (int_list:REG_BR_PROB 2900 (nil)))
 -> 1622)
;;  succ:       102 [29.0%]  (CAN_FALLTHRU)
;;              96 [71.0%]  (FALLTHRU,CAN_FALLTHRU)
;; lr  out 	 2 [cx] 6 [bp] 7 [sp] 20 [frame]
;; live  out 	 2 [cx] 6 [bp] 7 [sp] 20 [frame]

;; basic block 96, loop depth 0, count 0, freq 19, maybe hot
;;  prev block 95, next block 97, flags: (REACHABLE, RTL, MODIFIED)
;;  pred:       95 [71.0%]  (FALLTHRU,CAN_FALLTHRU)
;; bb 96 artificial_defs: { }
;; bb 96 artificial_uses: { u-1(6){ }u-1(7){ }}
;; lr  in  	 2 [cx] 6 [bp] 7 [sp] 20 [frame]
;; lr  use 	 2 [cx] 6 [bp] 7 [sp]
;; lr  def 	 5 [di] 17 [flags]
;; live  in  	 2 [cx] 6 [bp] 7 [sp] 20 [frame]
;; live  gen 	 5 [di] 17 [flags]
;; live  kill	
(note 598 582 903 96 [bb 96] NOTE_INSN_BASIC_BLOCK)
(insn 903 598 1222 96 (set (reg:SI 5 di [orig:449 D.83218 ] [449])
        (mem/c:SI (symbol_ref:SI ("n") [flags 0x2]  <var_decl 06e5d660 n>) [21 n+0 S4 A32])) 90 {*movsi_internal}
     (nil))
(note 1222 903 1282 96 NOTE_INSN_DELETED)
(note 1282 1222 599 96 NOTE_INSN_DELETED)
(insn 599 1282 600 96 (set (reg:CCZ 17 flags)
        (compare:CCZ (mem/c:SI (plus:SI (reg/f:SI 6 bp)
                    (const_int -80 [0xffffffffffffffb0])) [45 %sfp+-56 S4 A32])
            (reg:SI 2 cx [orig:252 D.83218 ] [252]))) D:\LHX\7.5 contest\t1.cpp:60 7 {*cmpsi_1}
     (nil))
(jump_insn 600 599 1469 96 (set (pc)
        (if_then_else (ne (reg:CCZ 17 flags)
                (const_int 0 [0]))
            (label_ref:SI 608)
            (pc))) D:\LHX\7.5 contest\t1.cpp:60 596 {*jcc_1}
     (expr_list:REG_DEAD (reg:CCZ 17 flags)
        (int_list:REG_BR_PROB 8629 (nil)))
 -> 608)
;;  succ:       97 [13.7%]  (FALLTHRU,CAN_FALLTHRU)
;;              24 [86.3%]  (CAN_FALLTHRU)
;; lr  out 	 2 [cx] 5 [di] 6 [bp] 7 [sp] 20 [frame]
;; live  out 	 2 [cx] 5 [di] 6 [bp] 7 [sp] 20 [frame]

;; basic block 97, loop depth 0, count 0, freq 11, maybe hot
;;  prev block 96, next block 98, flags: (REACHABLE, RTL, MODIFIED)
;;  pred:       96 [13.7%]  (FALLTHRU,CAN_FALLTHRU)
;;              102 [100.0%]  (CAN_FALLTHRU)
;; bb 97 artificial_defs: { }
;; bb 97 artificial_uses: { u-1(6){ }u-1(7){ }}
;; lr  in  	 6 [bp] 7 [sp] 20 [frame]
;; lr  use 	 6 [bp] 7 [sp]
;; lr  def 	 0 [ax] 1 [dx] 2 [cx] 5 [di] 7 [sp] 8 [st] 9 [st(1)] 10 [st(2)] 11 [st(3)] 12 [st(4)] 13 [st(5)] 14 [st(6)] 15 [st(7)] 17 [flags] 18 [fpsr] 19 [fpcr] 21 [xmm0] 22 [xmm1] 23 [xmm2] 24 [xmm3] 25 [xmm4] 26 [xmm5] 27 [xmm6] 28 [xmm7] 29 [mm0] 30 [mm1] 31 [mm2] 32 [mm3] 33 [mm4] 34 [mm5] 35 [mm6] 36 [mm7] 37 [] 38 [] 39 [] 40 [] 41 [] 42 [] 43 [] 44 [] 45 [] 46 [] 47 [] 48 [] 49 [] 50 [] 51 [] 52 [] 53 [] 54 [] 55 [] 56 [] 57 [] 58 [] 59 [] 60 [] 61 [] 62 [] 63 [] 64 [] 65 [] 66 [] 67 [] 68 [] 69 [] 70 [] 71 [] 72 [] 73 [] 74 [] 75 [] 76 []
;; live  in  	 6 [bp] 7 [sp] 20 [frame]
;; live  gen 	 0 [ax] 2 [cx] 5 [di] 7 [sp]
;; live  kill	 17 [flags]
(code_label 1469 600 601 97 234 "" [1 uses])
(note 601 1469 1223 97 [bb 97] NOTE_INSN_BASIC_BLOCK)
(insn 1223 601 603 97 (set (reg:SI 0 ax [570])
        (plus:SI (reg/f:SI 6 bp)
            (const_int -28 [0xffffffffffffffe4]))) D:\LHX\7.5 contest\t1.cpp:60 213 {*leasi}
     (nil))
(insn 603 1223 604 97 (set (mem/f:SI (reg/f:SI 7 sp) [0  S4 A32])
        (reg:SI 0 ax [570])) D:\LHX\7.5 contest\t1.cpp:60 90 {*movsi_internal}
     (expr_list:REG_DEAD (reg:SI 0 ax [570])
        (expr_list:REG_EQUAL (plus:SI (reg/f:SI 20 frame)
                (const_int -4 [0xfffffffffffffffc]))
            (nil))))
(insn 604 603 605 97 (set (reg:SI 2 cx)
        (symbol_ref:SI ("num") [flags 0x2]  <var_decl 06e5dae0 num>)) D:\LHX\7.5 contest\t1.cpp:60 90 {*movsi_internal}
     (nil))
(call_insn 605 604 606 97 (parallel [
            (call (mem:QI (symbol_ref:SI ("_ZNSt6vectorIiSaIiEE9push_backERKi") [flags 0x3]  <function_decl 06ec8400 push_back>) [0 push_back S1 A8])
                (const_int 4 [0x4]))
            (set (reg/f:SI 7 sp)
                (plus:SI (reg/f:SI 7 sp)
                    (const_int 4 [0x4])))
        ]) D:\LHX\7.5 contest\t1.cpp:60 646 {*call_pop}
     (expr_list:REG_DEAD (reg:SI 2 cx)
        (expr_list:REG_ARGS_SIZE (const_int -4 [0xfffffffffffffffc])
            (nil)))
    (expr_list:SI (use (reg:SI 2 cx))
        (expr_list:SI (use (mem/f:SI (reg/f:SI 7 sp) [0  S4 A32]))
            (nil))))
(insn 606 605 607 97 (parallel [
            (set (reg/f:SI 7 sp)
                (plus:SI (reg/f:SI 7 sp)
                    (const_int -4 [0xfffffffffffffffc])))
            (clobber (reg:CC 17 flags))
        ]) D:\LHX\7.5 contest\t1.cpp:60 220 {*addsi_1}
     (expr_list:REG_UNUSED (reg:CC 17 flags)
        (expr_list:REG_ARGS_SIZE (const_int 0 [0])
            (nil))))
(insn 607 606 904 97 (set (reg:SI 2 cx [orig:252 D.83218 ] [252])
        (mem/c:SI (symbol_ref:SI ("ans") [flags 0x2]  <var_decl 06eeb600 ans>) [21 ans+0 S4 A32])) 90 {*movsi_internal}
     (nil))
(insn 904 607 905 97 (set (reg:SI 5 di [orig:449 D.83218 ] [449])
        (mem/c:SI (symbol_ref:SI ("n") [flags 0x2]  <var_decl 06e5d660 n>) [21 n+0 S4 A32])) 90 {*movsi_internal}
     (nil))
(insn 905 904 1224 97 (set (reg:SI 0 ax [orig:451 j ] [451])
        (mem/c:SI (plus:SI (reg/f:SI 6 bp)
                (const_int -28 [0xffffffffffffffe4])) [21 j+0 S4 A32])) 90 {*movsi_internal}
     (nil))
(insn 1224 905 1584 97 (set (mem/c:SI (plus:SI (reg/f:SI 6 bp)
                (const_int -60 [0xffffffffffffffc4])) [45 %sfp+-36 S4 A32])
        (reg:SI 0 ax [orig:451 j ] [451])) 90 {*movsi_internal}
     (expr_list:REG_DEAD (reg:SI 0 ax [orig:451 j ] [451])
        (nil)))
(insn 1584 1224 1585 97 (set (reg:SI 3 bx [orig:125 D.83218 ] [125])
        (mem/c:SI (plus:SI (reg/f:SI 6 bp)
                (const_int -60 [0xffffffffffffffc4])) [45 %sfp+-36 S4 A32])) D:\LHX\7.5 contest\t1.cpp:45 90 {*movsi_internal}
     (nil))
(insn 1585 1584 1586 97 (parallel [
            (set (reg:SI 3 bx [orig:125 D.83218 ] [125])
                (plus:SI (reg:SI 3 bx [orig:125 D.83218 ] [125])
                    (const_int 1 [0x1])))
            (clobber (reg:CC 17 flags))
        ]) D:\LHX\7.5 contest\t1.cpp:45 220 {*addsi_1}
     (expr_list:REG_EQUAL (plus:SI (mem/c:SI (plus:SI (reg/f:SI 20 frame)
                    (const_int -4 [0xfffffffffffffffc])) [21 j+0 S4 A32])
            (const_int 1 [0x1]))
        (expr_list:REG_UNUSED (reg:CC 17 flags)
            (nil))))
(insn 1586 1585 1587 97 (set (mem/c:SI (plus:SI (reg/f:SI 6 bp)
                (const_int -28 [0xffffffffffffffe4])) [21 j+0 S4 A32])
        (reg:SI 3 bx [orig:125 D.83218 ] [125])) D:\LHX\7.5 contest\t1.cpp:45 90 {*movsi_internal}
     (nil))
(insn 1587 1586 1588 97 (set (reg:CCGC 17 flags)
        (compare:CCGC (reg:SI 5 di [orig:449 D.83218 ] [449])
            (reg:SI 3 bx [orig:125 D.83218 ] [125]))) D:\LHX\7.5 contest\t1.cpp:45 7 {*cmpsi_1}
     (nil))
(jump_insn 1588 1587 617 97 (set (pc)
        (if_then_else (ge (reg:CCGC 17 flags)
                (const_int 0 [0]))
            (label_ref:SI 941)
            (pc))) D:\LHX\7.5 contest\t1.cpp:45 596 {*jcc_1}
     (int_list:REG_BR_PROB 9100 (expr_list:REG_DEAD (reg:CCGC 17 flags)
            (nil)))
 -> 941)
;;  succ:       25 [91.0%]  (DFS_BACK,CAN_FALLTHRU)
;;              98 [9.0%]  (FALLTHRU,CAN_FALLTHRU,LOOP_EXIT)
;; lr  out 	 2 [cx] 5 [di] 6 [bp] 7 [sp] 20 [frame]
;; live  out 	 2 [cx] 5 [di] 6 [bp] 7 [sp] 20 [frame]

;; basic block 98, loop depth 0, count 0, freq 9, maybe hot
;;  prev block 97, next block 99, flags: (REACHABLE, RTL, MODIFIED)
;;  pred:       24 [9.0%]  (CAN_FALLTHRU,LOOP_EXIT)
;;              97 [9.0%]  (FALLTHRU,CAN_FALLTHRU,LOOP_EXIT)
;;              114 [100.0%]  (CAN_FALLTHRU)
;; bb 98 artificial_defs: { }
;; bb 98 artificial_uses: { u-1(6){ }u-1(7){ }}
;; lr  in  	 2 [cx] 6 [bp] 7 [sp] 20 [frame]
;; lr  use 	 2 [cx] 6 [bp] 7 [sp]
;; lr  def 	 0 [ax] 1 [dx] 2 [cx] 3 [bx] 8 [st] 9 [st(1)] 10 [st(2)] 11 [st(3)] 12 [st(4)] 13 [st(5)] 14 [st(6)] 15 [st(7)] 17 [flags] 18 [fpsr] 19 [fpcr] 21 [xmm0] 22 [xmm1] 23 [xmm2] 24 [xmm3] 25 [xmm4] 26 [xmm5] 27 [xmm6] 28 [xmm7] 29 [mm0] 30 [mm1] 31 [mm2] 32 [mm3] 33 [mm4] 34 [mm5] 35 [mm6] 36 [mm7] 37 [] 38 [] 39 [] 40 [] 41 [] 42 [] 43 [] 44 [] 45 [] 46 [] 47 [] 48 [] 49 [] 50 [] 51 [] 52 [] 53 [] 54 [] 55 [] 56 [] 57 [] 58 [] 59 [] 60 [] 61 [] 62 [] 63 [] 64 [] 65 [] 66 [] 67 [] 68 [] 69 [] 70 [] 71 [] 72 [] 73 [] 74 [] 75 [] 76 []
;; live  in  	 2 [cx] 6 [bp] 7 [sp] 20 [frame]
;; live  gen 	 0 [ax] 1 [dx] 3 [bx] 17 [flags]
;; live  kill	 17 [flags]
(code_label 617 1588 618 98 129 "" [2 uses])
(note 618 617 621 98 [bb 98] NOTE_INSN_BASIC_BLOCK)
(insn 621 618 622 98 (set (reg/f:SI 0 ax [orig:404 MEM[(int * *)&num + 4B] ] [404])
        (mem/f/c:SI (const:SI (plus:SI (symbol_ref:SI ("num") [flags 0x2]  <var_decl 06e5dae0 num>)
                    (const_int 4 [0x4]))) [6 MEM[(int * *)&num + 4B]+0 S4 A32])) D:/Dev-Cpp/MinGW64/lib/gcc/x86_64-w64-mingw32/4.9.2/include/c++/bits/stl_vector.h:655 90 {*movsi_internal}
     (expr_list:REG_EQUIV (mem/f/c:SI (const:SI (plus:SI (symbol_ref:SI ("num") [flags 0x2]  <var_decl 06e5dae0 num>)
                    (const_int 4 [0x4]))) [6 MEM[(int * *)&num + 4B]+0 S4 A32])
        (nil)))
(insn 622 621 623 98 (parallel [
            (set (reg:SI 0 ax [orig:403 D.83218 ] [403])
                (minus:SI (reg/f:SI 0 ax [orig:404 MEM[(int * *)&num + 4B] ] [404])
                    (mem/f/c:SI (symbol_ref:SI ("num") [flags 0x2]  <var_decl 06e5dae0 num>) [6 MEM[(int * *)&num]+0 S4 A32])))
            (clobber (reg:CC 17 flags))
        ]) D:/Dev-Cpp/MinGW64/lib/gcc/x86_64-w64-mingw32/4.9.2/include/c++/bits/stl_vector.h:655 263 {*subsi_1}
     (expr_list:REG_UNUSED (reg:CC 17 flags)
        (nil)))
(insn 623 622 624 98 (parallel [
            (set (reg:SI 0 ax [orig:406 D.83218 ] [406])
                (ashiftrt:SI (reg:SI 0 ax [orig:403 D.83218 ] [403])
                    (const_int 2 [0x2])))
            (clobber (reg:CC 17 flags))
        ]) D:/Dev-Cpp/MinGW64/lib/gcc/x86_64-w64-mingw32/4.9.2/include/c++/bits/stl_vector.h:655 530 {*ashrsi3_1}
     (expr_list:REG_UNUSED (reg:CC 17 flags)
        (nil)))
(insn 624 623 625 98 (set (mem:SI (plus:SI (reg/f:SI 7 sp)
                (const_int 8 [0x8])) [0  S4 A32])
        (reg:SI 0 ax [orig:406 D.83218 ] [406])) D:\LHX\7.5 contest\t1.cpp:62 90 {*movsi_internal}
     (expr_list:REG_DEAD (reg:SI 0 ax [orig:406 D.83218 ] [406])
        (nil)))
(insn 625 624 626 98 (set (mem:SI (plus:SI (reg/f:SI 7 sp)
                (const_int 4 [0x4])) [0  S4 A32])
        (reg:SI 2 cx [orig:252 D.83218 ] [252])) D:\LHX\7.5 contest\t1.cpp:62 90 {*movsi_internal}
     (expr_list:REG_DEAD (reg:SI 2 cx [orig:252 D.83218 ] [252])
        (nil)))
(insn 626 625 627 98 (set (mem:SI (reg/f:SI 7 sp) [0  S4 A32])
        (symbol_ref/f:SI ("*LC0") [flags 0x2]  <var_decl 07609ae0 *LC0>)) D:\LHX\7.5 contest\t1.cpp:62 90 {*movsi_internal}
     (nil))
(call_insn 627 626 629 98 (set (reg:SI 0 ax)
        (call (mem:QI (symbol_ref:SI ("_ZL6printfPKcz") [flags 0x3]  <function_decl 018c8600 printf>) [0 printf S1 A8])
            (const_int 12 [0xc]))) D:\LHX\7.5 contest\t1.cpp:62 648 {*call_value}
     (expr_list:REG_UNUSED (reg:SI 0 ax)
        (expr_list:REG_EH_REGION (const_int 0 [0])
            (nil)))
    (expr_list:SI (use (mem/f:SI (reg/f:SI 7 sp) [0  S4 A32]))
        (expr_list:SI (use (mem:SI (plus:SI (reg/f:SI 7 sp)
                        (const_int 4 [0x4])) [0  S4 A32]))
            (expr_list:SI (use (mem:SI (plus:SI (reg/f:SI 7 sp)
                            (const_int 8 [0x8])) [0  S4 A32]))
                (nil)))))
(insn 629 627 631 98 (set (reg/f:SI 1 dx [orig:129 D.83222 ] [129])
        (mem/f/c:SI (symbol_ref:SI ("num") [flags 0x2]  <var_decl 06e5dae0 num>) [6 MEM[(int * *)&num]+0 S4 A32])) 90 {*movsi_internal}
     (nil))
(note 631 629 1227 98 NOTE_INSN_DELETED)
(insn 1227 631 632 98 (set (reg:SI 0 ax [orig:409 D.83218 ] [409])
        (mem/f/c:SI (const:SI (plus:SI (symbol_ref:SI ("num") [flags 0x2]  <var_decl 06e5dae0 num>)
                    (const_int 4 [0x4]))) [6 MEM[(int * *)&num + 4B]+0 S4 A32])) D:/Dev-Cpp/MinGW64/lib/gcc/x86_64-w64-mingw32/4.9.2/include/c++/bits/stl_vector.h:655 90 {*movsi_internal}
     (nil))
(insn 632 1227 633 98 (parallel [
            (set (reg:SI 0 ax [orig:409 D.83218 ] [409])
                (minus:SI (reg:SI 0 ax [orig:409 D.83218 ] [409])
                    (reg/f:SI 1 dx [orig:129 D.83222 ] [129])))
            (clobber (reg:CC 17 flags))
        ]) D:/Dev-Cpp/MinGW64/lib/gcc/x86_64-w64-mingw32/4.9.2/include/c++/bits/stl_vector.h:655 263 {*subsi_1}
     (expr_list:REG_UNUSED (reg:CC 17 flags)
        (nil)))
(insn 633 632 1479 98 (parallel [
            (set (reg:SI 0 ax [orig:412 D.83218 ] [412])
                (ashiftrt:SI (reg:SI 0 ax [orig:409 D.83218 ] [409])
                    (const_int 2 [0x2])))
            (clobber (reg:CC 17 flags))
        ]) D:/Dev-Cpp/MinGW64/lib/gcc/x86_64-w64-mingw32/4.9.2/include/c++/bits/stl_vector.h:655 530 {*ashrsi3_1}
     (expr_list:REG_UNUSED (reg:CC 17 flags)
        (nil)))
(insn 1479 633 634 98 (parallel [
            (set (reg/v:SI 3 bx [orig:132 i ] [132])
                (const_int 0 [0]))
            (clobber (reg:CC 17 flags))
        ]) D:\LHX\7.5 contest\t1.cpp:63 82 {*movsi_xor}
     (nil))
(insn 634 1479 635 98 (set (reg:CCZ 17 flags)
        (compare:CCZ (reg:SI 0 ax [orig:412 D.83218 ] [412])
            (const_int 0 [0]))) D:\LHX\7.5 contest\t1.cpp:63 3 {*cmpsi_ccno_1}
     (expr_list:REG_DEAD (reg:SI 0 ax [orig:412 D.83218 ] [412])
        (nil)))
(jump_insn 635 634 939 98 (set (pc)
        (if_then_else (eq (reg:CCZ 17 flags)
                (const_int 0 [0]))
            (label_ref:SI 1032)
            (pc))) D:\LHX\7.5 contest\t1.cpp:63 596 {*jcc_1}
     (expr_list:REG_DEAD (reg:CCZ 17 flags)
        (int_list:REG_BR_PROB 900 (nil)))
 -> 1032)
;;  succ:       99 [91.0%]  (FALLTHRU,CAN_FALLTHRU)
;;              100 [9.0%]  (CAN_FALLTHRU)
;; lr  out 	 1 [dx] 3 [bx] 6 [bp] 7 [sp] 20 [frame]
;; live  out 	 1 [dx] 3 [bx] 6 [bp] 7 [sp] 20 [frame]

;; basic block 99, loop depth 0, count 0, freq 92, maybe hot
;;  prev block 98, next block 100, flags: (REACHABLE, RTL, MODIFIED)
;;  pred:       98 [91.0%]  (FALLTHRU,CAN_FALLTHRU)
;;              99 [91.0%]  (DFS_BACK,CAN_FALLTHRU)
;; bb 99 artificial_defs: { }
;; bb 99 artificial_uses: { u-1(6){ }u-1(7){ }}
;; lr  in  	 1 [dx] 3 [bx] 6 [bp] 7 [sp] 20 [frame]
;; lr  use 	 1 [dx] 3 [bx] 6 [bp] 7 [sp]
;; lr  def 	 0 [ax] 1 [dx] 2 [cx] 3 [bx] 8 [st] 9 [st(1)] 10 [st(2)] 11 [st(3)] 12 [st(4)] 13 [st(5)] 14 [st(6)] 15 [st(7)] 17 [flags] 18 [fpsr] 19 [fpcr] 21 [xmm0] 22 [xmm1] 23 [xmm2] 24 [xmm3] 25 [xmm4] 26 [xmm5] 27 [xmm6] 28 [xmm7] 29 [mm0] 30 [mm1] 31 [mm2] 32 [mm3] 33 [mm4] 34 [mm5] 35 [mm6] 36 [mm7] 37 [] 38 [] 39 [] 40 [] 41 [] 42 [] 43 [] 44 [] 45 [] 46 [] 47 [] 48 [] 49 [] 50 [] 51 [] 52 [] 53 [] 54 [] 55 [] 56 [] 57 [] 58 [] 59 [] 60 [] 61 [] 62 [] 63 [] 64 [] 65 [] 66 [] 67 [] 68 [] 69 [] 70 [] 71 [] 72 [] 73 [] 74 [] 75 [] 76 []
;; live  in  	 1 [dx] 3 [bx] 6 [bp] 7 [sp] 20 [frame]
;; live  gen 	 0 [ax] 1 [dx] 3 [bx] 17 [flags]
;; live  kill	 17 [flags]
(code_label 939 635 938 99 208 "" [1 uses])
(note 938 939 643 99 [bb 99] NOTE_INSN_BASIC_BLOCK)
(insn 643 938 644 99 (set (reg:SI 0 ax [orig:414 *_120 ] [414])
        (mem:SI (plus:SI (mult:SI (reg/v:SI 3 bx [orig:132 i ] [132])
                    (const_int 4 [0x4]))
                (reg/f:SI 1 dx [orig:129 D.83222 ] [129])) [21 *_120+0 S4 A32])) D:\LHX\7.5 contest\t1.cpp:63 90 {*movsi_internal}
     (expr_list:REG_DEAD (reg/f:SI 1 dx [orig:129 D.83222 ] [129])
        (expr_list:REG_EQUIV (mem:SI (plus:SI (reg/f:SI 7 sp)
                    (const_int 4 [0x4])) [0  S4 A32])
            (nil))))
(insn 644 643 645 99 (set (mem:SI (plus:SI (reg/f:SI 7 sp)
                (const_int 4 [0x4])) [0  S4 A32])
        (reg:SI 0 ax [orig:414 *_120 ] [414])) D:\LHX\7.5 contest\t1.cpp:63 90 {*movsi_internal}
     (expr_list:REG_DEAD (reg:SI 0 ax [orig:414 *_120 ] [414])
        (nil)))
(insn 645 644 646 99 (set (mem:SI (reg/f:SI 7 sp) [0  S4 A32])
        (symbol_ref/f:SI ("*LC1") [flags 0x2]  <var_decl 07609b40 *LC1>)) D:\LHX\7.5 contest\t1.cpp:63 90 {*movsi_internal}
     (nil))
(call_insn 646 645 647 99 (set (reg:SI 0 ax)
        (call (mem:QI (symbol_ref:SI ("_ZL6printfPKcz") [flags 0x3]  <function_decl 018c8600 printf>) [0 printf S1 A8])
            (const_int 8 [0x8]))) D:\LHX\7.5 contest\t1.cpp:63 648 {*call_value}
     (expr_list:REG_UNUSED (reg:SI 0 ax)
        (expr_list:REG_EH_REGION (const_int 0 [0])
            (nil)))
    (expr_list:SI (use (mem/f:SI (reg/f:SI 7 sp) [0  S4 A32]))
        (expr_list:SI (use (mem:SI (plus:SI (reg/f:SI 7 sp)
                        (const_int 4 [0x4])) [0  S4 A32]))
            (nil))))
(insn 647 646 649 99 (parallel [
            (set (reg/v:SI 3 bx [orig:132 i ] [132])
                (plus:SI (reg/v:SI 3 bx [orig:132 i ] [132])
                    (const_int 1 [0x1])))
            (clobber (reg:CC 17 flags))
        ]) D:\LHX\7.5 contest\t1.cpp:63 220 {*addsi_1}
     (expr_list:REG_UNUSED (reg:CC 17 flags)
        (nil)))
(insn 649 647 652 99 (set (reg/f:SI 1 dx [orig:129 D.83222 ] [129])
        (mem/f/c:SI (symbol_ref:SI ("num") [flags 0x2]  <var_decl 06e5dae0 num>) [6 MEM[(int * *)&num]+0 S4 A32])) 90 {*movsi_internal}
     (nil))
(note 652 649 1229 99 NOTE_INSN_DELETED)
(insn 1229 652 653 99 (set (reg:SI 0 ax [orig:417 D.83218 ] [417])
        (mem/f/c:SI (const:SI (plus:SI (symbol_ref:SI ("num") [flags 0x2]  <var_decl 06e5dae0 num>)
                    (const_int 4 [0x4]))) [6 MEM[(int * *)&num + 4B]+0 S4 A32])) D:/Dev-Cpp/MinGW64/lib/gcc/x86_64-w64-mingw32/4.9.2/include/c++/bits/stl_vector.h:655 90 {*movsi_internal}
     (nil))
(insn 653 1229 654 99 (parallel [
            (set (reg:SI 0 ax [orig:417 D.83218 ] [417])
                (minus:SI (reg:SI 0 ax [orig:417 D.83218 ] [417])
                    (reg/f:SI 1 dx [orig:129 D.83222 ] [129])))
            (clobber (reg:CC 17 flags))
        ]) D:/Dev-Cpp/MinGW64/lib/gcc/x86_64-w64-mingw32/4.9.2/include/c++/bits/stl_vector.h:655 263 {*subsi_1}
     (expr_list:REG_UNUSED (reg:CC 17 flags)
        (nil)))
(insn 654 653 655 99 (parallel [
            (set (reg:SI 0 ax [orig:420 D.83218 ] [420])
                (ashiftrt:SI (reg:SI 0 ax [orig:417 D.83218 ] [417])
                    (const_int 2 [0x2])))
            (clobber (reg:CC 17 flags))
        ]) D:/Dev-Cpp/MinGW64/lib/gcc/x86_64-w64-mingw32/4.9.2/include/c++/bits/stl_vector.h:655 530 {*ashrsi3_1}
     (expr_list:REG_UNUSED (reg:CC 17 flags)
        (nil)))
(insn 655 654 656 99 (set (reg:CC 17 flags)
        (compare:CC (reg/v:SI 3 bx [orig:132 i ] [132])
            (reg:SI 0 ax [orig:420 D.83218 ] [420]))) D:\LHX\7.5 contest\t1.cpp:63 7 {*cmpsi_1}
     (expr_list:REG_DEAD (reg:SI 0 ax [orig:420 D.83218 ] [420])
        (nil)))
(jump_insn 656 655 1032 99 (set (pc)
        (if_then_else (ltu (reg:CC 17 flags)
                (const_int 0 [0]))
            (label_ref:SI 939)
            (pc))) D:\LHX\7.5 contest\t1.cpp:63 596 {*jcc_1}
     (expr_list:REG_DEAD (reg:CC 17 flags)
        (int_list:REG_BR_PROB 9100 (nil)))
 -> 939)
;;  succ:       99 [91.0%]  (DFS_BACK,CAN_FALLTHRU)
;;              100 [9.0%]  (FALLTHRU,CAN_FALLTHRU)
;; lr  out 	 1 [dx] 3 [bx] 6 [bp] 7 [sp] 20 [frame]
;; live  out 	 1 [dx] 3 [bx] 6 [bp] 7 [sp] 20 [frame]

;; basic block 100, loop depth 0, count 0, freq 9, maybe hot
;;  prev block 99, next block 101, flags: (REACHABLE, RTL)
;;  pred:       98 [9.0%]  (CAN_FALLTHRU)
;;              99 [9.0%]  (FALLTHRU,CAN_FALLTHRU)
;; bb 100 artificial_defs: { }
;; bb 100 artificial_uses: { u-1(6){ }u-1(7){ }}
;; lr  in  	 6 [bp] 7 [sp] 20 [frame]
;; lr  use 	 6 [bp] 7 [sp]
;; lr  def 	 0 [ax] 2 [cx] 3 [bx] 4 [si] 5 [di] 6 [bp] 7 [sp] 17 [flags]
;; live  in  	 6 [bp] 7 [sp] 20 [frame]
;; live  gen 	 0 [ax] 2 [cx] 3 [bx] 4 [si] 5 [di] 6 [bp] 7 [sp]
;; live  kill	 17 [flags]
(code_label 1032 656 778 100 227 "" [1 uses])
(note 778 1032 1472 100 [bb 100] NOTE_INSN_BASIC_BLOCK)
(insn 1472 778 777 100 (parallel [
            (set (reg/i:SI 0 ax)
                (const_int 0 [0]))
            (clobber (reg:CC 17 flags))
        ]) D:\LHX\7.5 contest\t1.cpp:64 82 {*movsi_xor}
     (nil))
(insn 777 1472 1458 100 (use (reg/i:SI 0 ax)) D:\LHX\7.5 contest\t1.cpp:64 -1
     (nil))
(note 1458 777 1459 100 NOTE_INSN_EPILOGUE_BEG)
(insn 1459 1458 1460 100 (parallel [
            (set (reg/f:SI 7 sp)
                (plus:SI (reg/f:SI 6 bp)
                    (const_int -16 [0xfffffffffffffff0])))
            (clobber (reg:CC 17 flags))
            (clobber (mem:BLK (scratch) [0  A8]))
        ]) D:\LHX\7.5 contest\t1.cpp:64 943 {pro_epilogue_adjust_stack_si_add}
     (expr_list:REG_UNUSED (reg:CC 17 flags)
        (nil)))
(insn/f 1460 1459 1461 100 (set (reg:SI 2 cx)
        (mem:SI (post_inc:SI (reg/f:SI 7 sp)) [0  S4 A8])) D:\LHX\7.5 contest\t1.cpp:64 74 {*popsi1}
     (expr_list:REG_CFA_DEF_CFA (reg:SI 2 cx)
        (expr_list:REG_CFA_RESTORE (reg:SI 2 cx)
            (nil))))
(insn/f 1461 1460 1462 100 (set (reg:SI 3 bx)
        (mem:SI (post_inc:SI (reg/f:SI 7 sp)) [0  S4 A8])) D:\LHX\7.5 contest\t1.cpp:64 74 {*popsi1}
     (expr_list:REG_CFA_RESTORE (reg:SI 3 bx)
        (nil)))
(insn/f 1462 1461 1463 100 (set (reg:SI 4 si)
        (mem:SI (post_inc:SI (reg/f:SI 7 sp)) [0  S4 A8])) D:\LHX\7.5 contest\t1.cpp:64 74 {*popsi1}
     (expr_list:REG_CFA_RESTORE (reg:SI 4 si)
        (nil)))
(insn/f 1463 1462 1464 100 (set (reg:SI 5 di)
        (mem:SI (post_inc:SI (reg/f:SI 7 sp)) [0  S4 A8])) D:\LHX\7.5 contest\t1.cpp:64 74 {*popsi1}
     (expr_list:REG_CFA_RESTORE (reg:SI 5 di)
        (nil)))
(insn/f 1464 1463 1465 100 (set (reg/f:SI 6 bp)
        (mem:SI (post_inc:SI (reg/f:SI 7 sp)) [0  S4 A8])) D:\LHX\7.5 contest\t1.cpp:64 74 {*popsi1}
     (expr_list:REG_CFA_RESTORE (reg/f:SI 6 bp)
        (nil)))
(insn/f 1465 1464 1466 100 (set (reg/f:SI 7 sp)
        (plus:SI (reg:SI 2 cx)
            (const_int -4 [0xfffffffffffffffc]))) D:\LHX\7.5 contest\t1.cpp:64 213 {*leasi}
     (expr_list:REG_DEAD (reg:SI 2 cx)
        (expr_list:REG_CFA_DEF_CFA (plus:SI (reg/f:SI 7 sp)
                (const_int 4 [0x4]))
            (nil))))
(jump_insn 1466 1465 1467 100 (simple_return) D:\LHX\7.5 contest\t1.cpp:64 658 {simple_return_internal}
     (nil)
 -> simple_return)
;;  succ:       EXIT [100.0%] 
;; lr  out 	 0 [ax] 3 [bx] 4 [si] 5 [di] 6 [bp] 7 [sp] 20 [frame]
;; live  out 	 0 [ax] 3 [bx] 4 [si] 5 [di] 6 [bp] 7 [sp] 20 [frame]

(barrier 1467 1466 1597)
;; basic block 101, loop depth 0, count 0, freq 23, maybe hot
;;  prev block 100, next block 102, flags: (REACHABLE, RTL, MODIFIED)
;;  pred:       45 [21.6%]  (CAN_FALLTHRU)
;; bb 101 artificial_defs: { }
;; bb 101 artificial_uses: { u-1(6){ }u-1(7){ }}
;; lr  in  	 0 [ax] 3 [bx] 4 [si] 5 [di] 6 [bp] 7 [sp] 20 [frame]
;; lr  use 	 0 [ax] 3 [bx] 6 [bp] 7 [sp]
;; lr  def 	 0 [ax] 1 [dx] 2 [cx] 3 [bx] 8 [st] 9 [st(1)] 10 [st(2)] 11 [st(3)] 12 [st(4)] 13 [st(5)] 14 [st(6)] 15 [st(7)] 17 [flags] 18 [fpsr] 19 [fpcr] 21 [xmm0] 22 [xmm1] 23 [xmm2] 24 [xmm3] 25 [xmm4] 26 [xmm5] 27 [xmm6] 28 [xmm7] 29 [mm0] 30 [mm1] 31 [mm2] 32 [mm3] 33 [mm4] 34 [mm5] 35 [mm6] 36 [mm7] 37 [] 38 [] 39 [] 40 [] 41 [] 42 [] 43 [] 44 [] 45 [] 46 [] 47 [] 48 [] 49 [] 50 [] 51 [] 52 [] 53 [] 54 [] 55 [] 56 [] 57 [] 58 [] 59 [] 60 [] 61 [] 62 [] 63 [] 64 [] 65 [] 66 [] 67 [] 68 [] 69 [] 70 [] 71 [] 72 [] 73 [] 74 [] 75 [] 76 []
;; live  in  	 0 [ax] 3 [bx] 4 [si] 5 [di] 6 [bp] 7 [sp] 20 [frame]
;; live  gen 	 0 [ax] 3 [bx]
;; live  kill	
(code_label 1597 1467 376 101 240 "" [1 uses])
(note 376 1597 1256 101 [bb 101] NOTE_INSN_BASIC_BLOCK)
(insn 1256 376 377 101 (set (mem/c:SI (plus:SI (reg/f:SI 6 bp)
                (const_int -60 [0xffffffffffffffc4])) [45 %sfp+-36 S4 A32])
        (reg:SI 0 ax [orig:437 __res ] [437])) 90 {*movsi_internal}
     (expr_list:REG_DEAD (reg:SI 0 ax [orig:437 __res ] [437])
        (nil)))
(insn 377 1256 378 101 (set (mem:SI (reg/f:SI 7 sp) [0  S4 A32])
        (reg/f:SI 3 bx [orig:203 __i$_M_node ] [203])) D:/Dev-Cpp/MinGW64/lib/gcc/x86_64-w64-mingw32/4.9.2/include/c++/ext/new_allocator.h:110 90 {*movsi_internal}
     (expr_list:REG_DEAD (reg/f:SI 3 bx [orig:203 __i$_M_node ] [203])
        (nil)))
(call_insn 378 377 1257 101 (call (mem:QI (symbol_ref:SI ("_ZdlPv") [flags 0x43]  <function_decl 01938e00 operator delete>) [0 operator delete S1 A8])
        (const_int 4 [0x4])) D:/Dev-Cpp/MinGW64/lib/gcc/x86_64-w64-mingw32/4.9.2/include/c++/ext/new_allocator.h:110 641 {*call}
     (expr_list:REG_EH_REGION (const_int 0 [0])
        (nil))
    (expr_list:SI (use (mem/f:SI (reg/f:SI 7 sp) [0  S4 A32]))
        (nil)))
(insn 1257 378 28 101 (set (reg:SI 0 ax [orig:437 __res ] [437])
        (mem/c:SI (plus:SI (reg/f:SI 6 bp)
                (const_int -60 [0xffffffffffffffc4])) [45 %sfp+-36 S4 A32])) D:/Dev-Cpp/MinGW64/lib/gcc/x86_64-w64-mingw32/4.9.2/include/c++/bits/stl_tree.h:1794 90 {*movsi_internal}
     (nil))
(insn 28 1257 1623 101 (set (reg/f:SI 3 bx [orig:203 __i$_M_node ] [203])
        (reg:SI 0 ax [orig:437 __res ] [437])) D:/Dev-Cpp/MinGW64/lib/gcc/x86_64-w64-mingw32/4.9.2/include/c++/bits/stl_tree.h:1794 90 {*movsi_internal}
     (expr_list:REG_DEAD (reg:SI 0 ax [orig:437 __res ] [437])
        (nil)))
(jump_insn 1623 28 1624 101 (set (pc)
        (label_ref 381)) -1
     (nil)
 -> 381)
;;  succ:       52 [100.0%]  (CAN_FALLTHRU)
;; lr  out 	 3 [bx] 4 [si] 5 [di] 6 [bp] 7 [sp] 20 [frame]
;; live  out 	 3 [bx] 4 [si] 5 [di] 6 [bp] 7 [sp] 20 [frame]

(barrier 1624 1623 1622)
;; basic block 102, loop depth 0, count 0, freq 8, maybe hot
;;  prev block 101, next block 103, flags: (REACHABLE, RTL, MODIFIED)
;;  pred:       95 [29.0%]  (CAN_FALLTHRU)
;; bb 102 artificial_defs: { }
;; bb 102 artificial_uses: { u-1(6){ }u-1(7){ }}
;; lr  in  	 6 [bp] 7 [sp] 20 [frame]
;; lr  use 	 6 [bp] 7 [sp]
;; lr  def 	 0 [ax]
;; live  in  	 6 [bp] 7 [sp] 20 [frame]
;; live  gen 	 0 [ax]
;; live  kill	
(code_label 1622 1624 583 102 250 "" [1 uses])
(note 583 1622 1219 102 [bb 102] NOTE_INSN_BASIC_BLOCK)
(insn 1219 583 584 102 (set (reg/v:SI 0 ax [orig:83 tmp ] [83])
        (mem/c:SI (plus:SI (reg/f:SI 6 bp)
                (const_int -80 [0xffffffffffffffb0])) [45 %sfp+-56 S4 A32])) D:\LHX\7.5 contest\t1.cpp:57 90 {*movsi_internal}
     (nil))
(insn 584 1219 587 102 (set (mem/c:SI (symbol_ref:SI ("ans") [flags 0x2]  <var_decl 06eeb600 ans>) [21 ans+0 S4 A32])
        (reg/v:SI 0 ax [orig:83 tmp ] [83])) D:\LHX\7.5 contest\t1.cpp:57 90 {*movsi_internal}
     (expr_list:REG_DEAD (reg/v:SI 0 ax [orig:83 tmp ] [83])
        (nil)))
(insn 587 584 588 102 (set (reg/f:SI 0 ax [orig:397 num.D.72607._M_impl._M_start ] [397])
        (mem/f/c:SI (symbol_ref:SI ("num") [flags 0x2]  <var_decl 06e5dae0 num>) [6 num.D.72607._M_impl._M_start+0 S4 A32])) D:/Dev-Cpp/MinGW64/lib/gcc/x86_64-w64-mingw32/4.9.2/include/c++/bits/stl_vector.h:1439 90 {*movsi_internal}
     (expr_list:REG_EQUIV (mem/f/c:SI (symbol_ref:SI ("num") [flags 0x2]  <var_decl 06e5dae0 num>) [6 num.D.72607._M_impl._M_start+0 S4 A32])
        (nil)))
(insn 588 587 1625 102 (set (mem/f/c:SI (const:SI (plus:SI (symbol_ref:SI ("num") [flags 0x2]  <var_decl 06e5dae0 num>)
                    (const_int 4 [0x4]))) [6 MEM[(int * *)&num + 4B]+0 S4 A32])
        (reg/f:SI 0 ax [orig:397 num.D.72607._M_impl._M_start ] [397])) D:/Dev-Cpp/MinGW64/lib/gcc/x86_64-w64-mingw32/4.9.2/include/c++/bits/stl_vector.h:1439 90 {*movsi_internal}
     (expr_list:REG_DEAD (reg/f:SI 0 ax [orig:397 num.D.72607._M_impl._M_start ] [397])
        (nil)))
(jump_insn 1625 588 1626 102 (set (pc)
        (label_ref 1469)) -1
     (nil)
 -> 1469)
;;  succ:       97 [100.0%]  (CAN_FALLTHRU)
;; lr  out 	 6 [bp] 7 [sp] 20 [frame]
;; live  out 	 6 [bp] 7 [sp] 20 [frame]

(barrier 1626 1625 1618)
;; basic block 103, loop depth 0, count 0, freq 7, maybe hot
;;  prev block 102, next block 104, flags: (REACHABLE, RTL, MODIFIED)
;;  pred:       86 [21.6%]  (CAN_FALLTHRU)
;; bb 103 artificial_defs: { }
;; bb 103 artificial_uses: { u-1(6){ }u-1(7){ }}
;; lr  in  	 0 [ax] 4 [si] 5 [di] 6 [bp] 7 [sp] 20 [frame]
;; lr  use 	 0 [ax] 6 [bp] 7 [sp]
;; lr  def 	 0 [ax] 1 [dx] 2 [cx] 8 [st] 9 [st(1)] 10 [st(2)] 11 [st(3)] 12 [st(4)] 13 [st(5)] 14 [st(6)] 15 [st(7)] 17 [flags] 18 [fpsr] 19 [fpcr] 21 [xmm0] 22 [xmm1] 23 [xmm2] 24 [xmm3] 25 [xmm4] 26 [xmm5] 27 [xmm6] 28 [xmm7] 29 [mm0] 30 [mm1] 31 [mm2] 32 [mm3] 33 [mm4] 34 [mm5] 35 [mm6] 36 [mm7] 37 [] 38 [] 39 [] 40 [] 41 [] 42 [] 43 [] 44 [] 45 [] 46 [] 47 [] 48 [] 49 [] 50 [] 51 [] 52 [] 53 [] 54 [] 55 [] 56 [] 57 [] 58 [] 59 [] 60 [] 61 [] 62 [] 63 [] 64 [] 65 [] 66 [] 67 [] 68 [] 69 [] 70 [] 71 [] 72 [] 73 [] 74 [] 75 [] 76 []
;; live  in  	 0 [ax] 4 [si] 5 [di] 6 [bp] 7 [sp] 20 [frame]
;; live  gen 	 0 [ax]
;; live  kill	
(code_label 1618 1626 472 103 248 "" [1 uses])
(note 472 1618 1264 103 [bb 103] NOTE_INSN_BASIC_BLOCK)
(insn 1264 472 1210 103 (set (mem/c:SI (plus:SI (reg/f:SI 6 bp)
                (const_int -72 [0xffffffffffffffb8])) [45 %sfp+-48 S4 A64])
        (reg:SI 0 ax [orig:435 __res ] [435])) 90 {*movsi_internal}
     (expr_list:REG_DEAD (reg:SI 0 ax [orig:435 __res ] [435])
        (nil)))
(insn 1210 1264 473 103 (set (reg/f:SI 0 ax [orig:209 __i$_M_node ] [209])
        (mem/c:SI (plus:SI (reg/f:SI 6 bp)
                (const_int -60 [0xffffffffffffffc4])) [45 %sfp+-36 S4 A32])) D:/Dev-Cpp/MinGW64/lib/gcc/x86_64-w64-mingw32/4.9.2/include/c++/ext/new_allocator.h:110 90 {*movsi_internal}
     (nil))
(insn 473 1210 474 103 (set (mem:SI (reg/f:SI 7 sp) [0  S4 A32])
        (reg/f:SI 0 ax [orig:209 __i$_M_node ] [209])) D:/Dev-Cpp/MinGW64/lib/gcc/x86_64-w64-mingw32/4.9.2/include/c++/ext/new_allocator.h:110 90 {*movsi_internal}
     (expr_list:REG_DEAD (reg/f:SI 0 ax [orig:209 __i$_M_node ] [209])
        (nil)))
(call_insn 474 473 1265 103 (call (mem:QI (symbol_ref:SI ("_ZdlPv") [flags 0x43]  <function_decl 01938e00 operator delete>) [0 operator delete S1 A8])
        (const_int 4 [0x4])) D:/Dev-Cpp/MinGW64/lib/gcc/x86_64-w64-mingw32/4.9.2/include/c++/ext/new_allocator.h:110 641 {*call}
     (expr_list:REG_EH_REGION (const_int 0 [0])
        (nil))
    (expr_list:SI (use (mem/f:SI (reg/f:SI 7 sp) [0  S4 A32]))
        (nil)))
(insn 1265 474 34 103 (set (reg:SI 0 ax [orig:435 __res ] [435])
        (mem/c:SI (plus:SI (reg/f:SI 6 bp)
                (const_int -72 [0xffffffffffffffb8])) [45 %sfp+-48 S4 A64])) D:/Dev-Cpp/MinGW64/lib/gcc/x86_64-w64-mingw32/4.9.2/include/c++/bits/stl_tree.h:1794 90 {*movsi_internal}
     (nil))
(insn 34 1265 1627 103 (set (mem/c:SI (plus:SI (reg/f:SI 6 bp)
                (const_int -60 [0xffffffffffffffc4])) [45 %sfp+-36 S4 A32])
        (reg:SI 0 ax [orig:435 __res ] [435])) D:/Dev-Cpp/MinGW64/lib/gcc/x86_64-w64-mingw32/4.9.2/include/c++/bits/stl_tree.h:1794 90 {*movsi_internal}
     (expr_list:REG_DEAD (reg:SI 0 ax [orig:435 __res ] [435])
        (nil)))
(jump_insn 1627 34 1628 103 (set (pc)
        (label_ref 475)) -1
     (nil)
 -> 475)
;;  succ:       91 [100.0%]  (CAN_FALLTHRU)
;; lr  out 	 4 [si] 5 [di] 6 [bp] 7 [sp] 20 [frame]
;; live  out 	 4 [si] 5 [di] 6 [bp] 7 [sp] 20 [frame]

(barrier 1628 1627 1614)
;; basic block 104, loop depth 0, count 0, freq 7, maybe hot
;;  prev block 103, next block 105, flags: (REACHABLE, RTL, MODIFIED)
;;  pred:       80 [21.6%]  (CAN_FALLTHRU)
;; bb 104 artificial_defs: { }
;; bb 104 artificial_uses: { u-1(6){ }u-1(7){ }}
;; lr  in  	 0 [ax] 3 [bx] 6 [bp] 7 [sp] 20 [frame]
;; lr  use 	 0 [ax] 3 [bx] 6 [bp] 7 [sp]
;; lr  def 	 0 [ax] 1 [dx] 2 [cx] 3 [bx] 8 [st] 9 [st(1)] 10 [st(2)] 11 [st(3)] 12 [st(4)] 13 [st(5)] 14 [st(6)] 15 [st(7)] 17 [flags] 18 [fpsr] 19 [fpcr] 21 [xmm0] 22 [xmm1] 23 [xmm2] 24 [xmm3] 25 [xmm4] 26 [xmm5] 27 [xmm6] 28 [xmm7] 29 [mm0] 30 [mm1] 31 [mm2] 32 [mm3] 33 [mm4] 34 [mm5] 35 [mm6] 36 [mm7] 37 [] 38 [] 39 [] 40 [] 41 [] 42 [] 43 [] 44 [] 45 [] 46 [] 47 [] 48 [] 49 [] 50 [] 51 [] 52 [] 53 [] 54 [] 55 [] 56 [] 57 [] 58 [] 59 [] 60 [] 61 [] 62 [] 63 [] 64 [] 65 [] 66 [] 67 [] 68 [] 69 [] 70 [] 71 [] 72 [] 73 [] 74 [] 75 [] 76 []
;; live  in  	 0 [ax] 3 [bx] 6 [bp] 7 [sp] 20 [frame]
;; live  gen 	 0 [ax] 3 [bx]
;; live  kill	
(code_label 1614 1628 556 104 246 "" [1 uses])
(note 556 1614 1266 104 [bb 104] NOTE_INSN_BASIC_BLOCK)
(insn 1266 556 557 104 (set (mem/c:SI (plus:SI (reg/f:SI 6 bp)
                (const_int -60 [0xffffffffffffffc4])) [45 %sfp+-36 S4 A32])
        (reg:SI 0 ax [orig:433 __res ] [433])) 90 {*movsi_internal}
     (expr_list:REG_DEAD (reg:SI 0 ax [orig:433 __res ] [433])
        (nil)))
(insn 557 1266 558 104 (set (mem:SI (reg/f:SI 7 sp) [0  S4 A32])
        (reg/f:SI 3 bx [orig:181 __i$_M_node ] [181])) D:/Dev-Cpp/MinGW64/lib/gcc/x86_64-w64-mingw32/4.9.2/include/c++/ext/new_allocator.h:110 90 {*movsi_internal}
     (expr_list:REG_DEAD (reg/f:SI 3 bx [orig:181 __i$_M_node ] [181])
        (nil)))
(call_insn 558 557 1267 104 (call (mem:QI (symbol_ref:SI ("_ZdlPv") [flags 0x43]  <function_decl 01938e00 operator delete>) [0 operator delete S1 A8])
        (const_int 4 [0x4])) D:/Dev-Cpp/MinGW64/lib/gcc/x86_64-w64-mingw32/4.9.2/include/c++/ext/new_allocator.h:110 641 {*call}
     (expr_list:REG_EH_REGION (const_int 0 [0])
        (nil))
    (expr_list:SI (use (mem/f:SI (reg/f:SI 7 sp) [0  S4 A32]))
        (nil)))
(insn 1267 558 40 104 (set (reg:SI 0 ax [orig:433 __res ] [433])
        (mem/c:SI (plus:SI (reg/f:SI 6 bp)
                (const_int -60 [0xffffffffffffffc4])) [45 %sfp+-36 S4 A32])) D:/Dev-Cpp/MinGW64/lib/gcc/x86_64-w64-mingw32/4.9.2/include/c++/bits/stl_tree.h:1794 90 {*movsi_internal}
     (nil))
(insn 40 1267 1629 104 (set (reg/f:SI 3 bx [orig:181 __i$_M_node ] [181])
        (reg:SI 0 ax [orig:433 __res ] [433])) D:/Dev-Cpp/MinGW64/lib/gcc/x86_64-w64-mingw32/4.9.2/include/c++/bits/stl_tree.h:1794 90 {*movsi_internal}
     (expr_list:REG_DEAD (reg:SI 0 ax [orig:433 __res ] [433])
        (nil)))
(jump_insn 1629 40 1630 104 (set (pc)
        (label_ref 561)) -1
     (nil)
 -> 561)
;;  succ:       85 [100.0%]  (CAN_FALLTHRU)
;; lr  out 	 3 [bx] 6 [bp] 7 [sp] 20 [frame]
;; live  out 	 3 [bx] 6 [bp] 7 [sp] 20 [frame]

(barrier 1630 1629 1619)
;; basic block 105, loop depth 0, count 0, freq 3
;;  prev block 104, next block 106, flags: (REACHABLE, RTL, MODIFIED)
;;  pred:       89 [50.0%]  (CAN_FALLTHRU)
;; bb 105 artificial_defs: { }
;; bb 105 artificial_uses: { u-1(6){ }u-1(7){ }}
;; lr  in  	 0 [ax] 1 [dx] 4 [si] 5 [di] 6 [bp] 7 [sp] 17 [flags] 20 [frame]
;; lr  use 	 6 [bp] 7 [sp] 17 [flags]
;; lr  def 	
;; live  in  	 0 [ax] 1 [dx] 4 [si] 5 [di] 6 [bp] 7 [sp] 17 [flags] 20 [frame]
;; live  gen 	
;; live  kill	
(code_label 1619 1630 836 105 249 "" [1 uses])
(note 836 1619 448 105 [bb 105] NOTE_INSN_BASIC_BLOCK)
(jump_insn 448 836 837 105 (set (pc)
        (if_then_else (gtu (reg:CC 17 flags)
                (const_int 0 [0]))
            (label_ref 451)
            (pc))) D:/Dev-Cpp/MinGW64/lib/gcc/x86_64-w64-mingw32/4.9.2/include/c++/bits/stl_tree.h:1694 596 {*jcc_1}
     (expr_list:REG_DEAD (reg:CC 17 flags)
        (int_list:REG_BR_PROB 5000 (nil)))
 -> 451)
;;  succ:       107 [50.0%]  (CAN_FALLTHRU)
;;              106 [50.0%]  (FALLTHRU,CAN_FALLTHRU)
;; lr  out 	 0 [ax] 1 [dx] 4 [si] 5 [di] 6 [bp] 7 [sp] 20 [frame]
;; live  out 	 0 [ax] 1 [dx] 4 [si] 5 [di] 6 [bp] 7 [sp] 20 [frame]

;; basic block 106, loop depth 0, count 0, freq 2
;;  prev block 105, next block 107, flags: (REACHABLE, RTL, MODIFIED)
;;  pred:       105 [50.0%]  (FALLTHRU,CAN_FALLTHRU)
;; bb 106 artificial_defs: { }
;; bb 106 artificial_uses: { u-1(6){ }u-1(7){ }}
;; lr  in  	 0 [ax] 1 [dx] 4 [si] 5 [di] 6 [bp] 7 [sp] 20 [frame]
;; lr  use 	 1 [dx] 6 [bp] 7 [sp]
;; lr  def 	 3 [bx] 17 [flags]
;; live  in  	 0 [ax] 1 [dx] 4 [si] 5 [di] 6 [bp] 7 [sp] 20 [frame]
;; live  gen 	 3 [bx] 17 [flags]
;; live  kill	
(note 837 448 1288 106 [bb 106] NOTE_INSN_BASIC_BLOCK)
(insn 1288 837 449 106 (set (reg:SI 3 bx [orig:443 MEM[(const long long unsigned int &)__i$_M_node_241 + 16] ] [443])
        (mem/c:SI (plus:SI (reg/f:SI 6 bp)
                (const_int -72 [0xffffffffffffffb8])) [45 %sfp+-48 S4 A64])) D:/Dev-Cpp/MinGW64/lib/gcc/x86_64-w64-mingw32/4.9.2/include/c++/bits/stl_tree.h:1694 90 {*movsi_internal}
     (nil))
(insn 449 1288 450 106 (set (reg:CC 17 flags)
        (compare:CC (reg:SI 3 bx [orig:443 MEM[(const long long unsigned int &)__i$_M_node_241 + 16] ] [443])
            (mem:SI (plus:SI (reg:SI 1 dx [orig:436 __res+4 ] [436])
                    (const_int 16 [0x10])) [34 MEM[(const long long unsigned int &)__res$second_239 + 16]+0 S4 A64]))) D:/Dev-Cpp/MinGW64/lib/gcc/x86_64-w64-mingw32/4.9.2/include/c++/bits/stl_tree.h:1694 7 {*cmpsi_1}
     (expr_list:REG_DEAD (reg:SI 3 bx [orig:443 MEM[(const long long unsigned int &)__i$_M_node_241 + 16] ] [443])
        (nil)))
(jump_insn 450 449 451 106 (set (pc)
        (if_then_else (ltu (reg:CC 17 flags)
                (const_int 0 [0]))
            (label_ref:SI 454)
            (pc))) D:/Dev-Cpp/MinGW64/lib/gcc/x86_64-w64-mingw32/4.9.2/include/c++/bits/stl_tree.h:1694 596 {*jcc_1}
     (expr_list:REG_DEAD (reg:CC 17 flags)
        (int_list:REG_BR_PROB 5000 (nil)))
 -> 454)
;;  succ:       90 [50.0%]  (CAN_FALLTHRU)
;;              107 [50.0%]  (FALLTHRU,CAN_FALLTHRU)
;; lr  out 	 0 [ax] 1 [dx] 4 [si] 5 [di] 6 [bp] 7 [sp] 20 [frame]
;; live  out 	 0 [ax] 1 [dx] 4 [si] 5 [di] 6 [bp] 7 [sp] 20 [frame]

;; basic block 107, loop depth 0, count 0, freq 3
;;  prev block 106, next block 108, flags: (REACHABLE, RTL, MODIFIED)
;;  pred:       105 [50.0%]  (CAN_FALLTHRU)
;;              106 [50.0%]  (FALLTHRU,CAN_FALLTHRU)
;; bb 107 artificial_defs: { }
;; bb 107 artificial_uses: { u-1(6){ }u-1(7){ }}
;; lr  in  	 1 [dx] 4 [si] 5 [di] 6 [bp] 7 [sp] 20 [frame]
;; lr  use 	 6 [bp] 7 [sp]
;; lr  def 	 0 [ax] 17 [flags]
;; live  in  	 1 [dx] 4 [si] 5 [di] 6 [bp] 7 [sp] 20 [frame]
;; live  gen 	 0 [ax]
;; live  kill	 17 [flags]
(code_label 451 450 838 107 156 "" [1 uses])
(note 838 451 1483 107 [bb 107] NOTE_INSN_BASIC_BLOCK)
(insn 1483 838 1631 107 (parallel [
            (set (reg:SI 0 ax)
                (const_int 0 [0]))
            (clobber (reg:CC 17 flags))
        ]) D:/Dev-Cpp/MinGW64/lib/gcc/x86_64-w64-mingw32/4.9.2/include/c++/bits/stl_tree.h:1694 82 {*movsi_xor}
     (nil))
(jump_insn 1631 1483 1632 107 (set (pc)
        (label_ref 454)) -1
     (nil)
 -> 454)
;;  succ:       90 [100.0%]  (CAN_FALLTHRU)
;; lr  out 	 0 [ax] 1 [dx] 4 [si] 5 [di] 6 [bp] 7 [sp] 20 [frame]
;; live  out 	 0 [ax] 1 [dx] 4 [si] 5 [di] 6 [bp] 7 [sp] 20 [frame]

(barrier 1632 1631 1615)
;; basic block 108, loop depth 0, count 0, freq 3
;;  prev block 107, next block 109, flags: (REACHABLE, RTL, MODIFIED)
;;  pred:       83 [50.0%]  (CAN_FALLTHRU)
;; bb 108 artificial_defs: { }
;; bb 108 artificial_uses: { u-1(6){ }u-1(7){ }}
;; lr  in  	 0 [ax] 1 [dx] 2 [cx] 3 [bx] 6 [bp] 7 [sp] 17 [flags] 20 [frame]
;; lr  use 	 6 [bp] 7 [sp] 17 [flags]
;; lr  def 	
;; live  in  	 0 [ax] 1 [dx] 2 [cx] 3 [bx] 6 [bp] 7 [sp] 17 [flags] 20 [frame]
;; live  gen 	
;; live  kill	
(code_label 1615 1632 847 108 247 "" [1 uses])
(note 847 1615 532 108 [bb 108] NOTE_INSN_BASIC_BLOCK)
(jump_insn 532 847 848 108 (set (pc)
        (if_then_else (gtu (reg:CC 17 flags)
                (const_int 0 [0]))
            (label_ref 535)
            (pc))) D:/Dev-Cpp/MinGW64/lib/gcc/x86_64-w64-mingw32/4.9.2/include/c++/bits/stl_tree.h:1694 596 {*jcc_1}
     (expr_list:REG_DEAD (reg:CC 17 flags)
        (int_list:REG_BR_PROB 5000 (nil)))
 -> 535)
;;  succ:       110 [50.0%]  (CAN_FALLTHRU)
;;              109 [50.0%]  (FALLTHRU,CAN_FALLTHRU)
;; lr  out 	 0 [ax] 1 [dx] 2 [cx] 3 [bx] 6 [bp] 7 [sp] 20 [frame]
;; live  out 	 0 [ax] 1 [dx] 2 [cx] 3 [bx] 6 [bp] 7 [sp] 20 [frame]

;; basic block 109, loop depth 0, count 0, freq 2
;;  prev block 108, next block 110, flags: (REACHABLE, RTL, MODIFIED)
;;  pred:       108 [50.0%]  (FALLTHRU,CAN_FALLTHRU)
;; bb 109 artificial_defs: { }
;; bb 109 artificial_uses: { u-1(6){ }u-1(7){ }}
;; lr  in  	 0 [ax] 1 [dx] 2 [cx] 3 [bx] 6 [bp] 7 [sp] 20 [frame]
;; lr  use 	 1 [dx] 2 [cx] 6 [bp] 7 [sp]
;; lr  def 	 17 [flags]
;; live  in  	 0 [ax] 1 [dx] 2 [cx] 3 [bx] 6 [bp] 7 [sp] 20 [frame]
;; live  gen 	 17 [flags]
;; live  kill	
(note 848 532 533 109 [bb 109] NOTE_INSN_BASIC_BLOCK)
(insn 533 848 534 109 (set (reg:CC 17 flags)
        (compare:CC (reg:SI 2 cx [orig:445 MEM[(const long long unsigned int &)__i$_M_node_277 + 16] ] [445])
            (mem:SI (plus:SI (reg:SI 1 dx [orig:434 __res+4 ] [434])
                    (const_int 16 [0x10])) [34 MEM[(const long long unsigned int &)__res$second_275 + 16]+0 S4 A64]))) D:/Dev-Cpp/MinGW64/lib/gcc/x86_64-w64-mingw32/4.9.2/include/c++/bits/stl_tree.h:1694 7 {*cmpsi_1}
     (expr_list:REG_DEAD (reg:SI 2 cx [orig:445 MEM[(const long long unsigned int &)__i$_M_node_277 + 16] ] [445])
        (nil)))
(jump_insn 534 533 535 109 (set (pc)
        (if_then_else (ltu (reg:CC 17 flags)
                (const_int 0 [0]))
            (label_ref:SI 538)
            (pc))) D:/Dev-Cpp/MinGW64/lib/gcc/x86_64-w64-mingw32/4.9.2/include/c++/bits/stl_tree.h:1694 596 {*jcc_1}
     (expr_list:REG_DEAD (reg:CC 17 flags)
        (int_list:REG_BR_PROB 5000 (nil)))
 -> 538)
;;  succ:       84 [50.0%]  (CAN_FALLTHRU)
;;              110 [50.0%]  (FALLTHRU,CAN_FALLTHRU)
;; lr  out 	 0 [ax] 1 [dx] 3 [bx] 6 [bp] 7 [sp] 20 [frame]
;; live  out 	 0 [ax] 1 [dx] 3 [bx] 6 [bp] 7 [sp] 20 [frame]

;; basic block 110, loop depth 0, count 0, freq 3
;;  prev block 109, next block 111, flags: (REACHABLE, RTL, MODIFIED)
;;  pred:       108 [50.0%]  (CAN_FALLTHRU)
;;              109 [50.0%]  (FALLTHRU,CAN_FALLTHRU)
;; bb 110 artificial_defs: { }
;; bb 110 artificial_uses: { u-1(6){ }u-1(7){ }}
;; lr  in  	 1 [dx] 3 [bx] 6 [bp] 7 [sp] 20 [frame]
;; lr  use 	 6 [bp] 7 [sp]
;; lr  def 	 0 [ax] 17 [flags]
;; live  in  	 1 [dx] 3 [bx] 6 [bp] 7 [sp] 20 [frame]
;; live  gen 	 0 [ax]
;; live  kill	 17 [flags]
(code_label 535 534 849 110 168 "" [1 uses])
(note 849 535 1480 110 [bb 110] NOTE_INSN_BASIC_BLOCK)
(insn 1480 849 1633 110 (parallel [
            (set (reg:SI 0 ax)
                (const_int 0 [0]))
            (clobber (reg:CC 17 flags))
        ]) D:/Dev-Cpp/MinGW64/lib/gcc/x86_64-w64-mingw32/4.9.2/include/c++/bits/stl_tree.h:1694 82 {*movsi_xor}
     (nil))
(jump_insn 1633 1480 1634 110 (set (pc)
        (label_ref 538)) -1
     (nil)
 -> 538)
;;  succ:       84 [100.0%]  (CAN_FALLTHRU)
;; lr  out 	 0 [ax] 1 [dx] 3 [bx] 6 [bp] 7 [sp] 20 [frame]
;; live  out 	 0 [ax] 1 [dx] 3 [bx] 6 [bp] 7 [sp] 20 [frame]

(barrier 1634 1633 791)
;; basic block 111, loop depth 0, count 0, freq 2
;;  prev block 110, next block 112, flags: (REACHABLE, RTL, MODIFIED)
;;  pred:       32 [9.0%]  (CAN_FALLTHRU)
;; bb 111 artificial_defs: { }
;; bb 111 artificial_uses: { u-1(6){ }u-1(7){ }}
;; lr  in  	 6 [bp] 7 [sp] 20 [frame]
;; lr  use 	 6 [bp] 7 [sp]
;; lr  def 	
;; live  in  	 6 [bp] 7 [sp] 20 [frame]
;; live  gen 	
;; live  kill	
(code_label 791 1634 790 111 189 "" [1 uses])
(note 790 791 41 111 [bb 111] NOTE_INSN_BASIC_BLOCK)
(insn 41 790 1635 111 (set (mem/c:SI (plus:SI (reg/f:SI 6 bp)
                (const_int -80 [0xffffffffffffffb0])) [45 %sfp+-56 S4 A32])
        (const_int 0 [0])) D:\LHX\7.5 contest\t1.cpp:47 90 {*movsi_internal}
     (nil))
(jump_insn 1635 41 1636 111 (set (pc)
        (label_ref 578)) -1
     (nil)
 -> 578)
;;  succ:       95 [100.0%]  (CAN_FALLTHRU)
;; lr  out 	 6 [bp] 7 [sp] 20 [frame]
;; live  out 	 6 [bp] 7 [sp] 20 [frame]

(barrier 1636 1635 789)
;; basic block 112, loop depth 0, count 0, freq 2
;;  prev block 111, next block 113, flags: (REACHABLE, RTL, MODIFIED)
;;  pred:       26 [9.0%]  (CAN_FALLTHRU)
;; bb 112 artificial_defs: { }
;; bb 112 artificial_uses: { u-1(6){ }u-1(7){ }}
;; lr  in  	 5 [di] 6 [bp] 7 [sp] 20 [frame]
;; lr  use 	 6 [bp] 7 [sp]
;; lr  def 	
;; live  in  	 5 [di] 6 [bp] 7 [sp] 20 [frame]
;; live  gen 	
;; live  kill	
(code_label 789 1636 788 112 188 "" [1 uses])
(note 788 789 1375 112 [bb 112] NOTE_INSN_BASIC_BLOCK)
(insn 1375 788 1376 112 (set (mem/c:SI (plus:SI (reg/f:SI 6 bp)
                (const_int -56 [0xffffffffffffffc8])) [45 %sfp+-32 S4 A64])
        (const_int 1 [0x1])) D:\LHX\7.5 contest\t1.cpp:25 90 {*movsi_internal}
     (nil))
(insn 1376 1375 1637 112 (set (mem/c:SI (plus:SI (reg/f:SI 6 bp)
                (const_int -52 [0xffffffffffffffcc])) [45 %sfp+-28 S4 A32])
        (const_int 0 [0])) D:\LHX\7.5 contest\t1.cpp:25 90 {*movsi_internal}
     (nil))
(jump_insn 1637 1376 1638 112 (set (pc)
        (label_ref 275)) -1
     (nil)
 -> 275)
;;  succ:       32 [100.0%]  (CAN_FALLTHRU)
;; lr  out 	 5 [di] 6 [bp] 7 [sp] 20 [frame]
;; live  out 	 5 [di] 6 [bp] 7 [sp] 20 [frame]

(barrier 1638 1637 756)
;; basic block 113, loop depth 0, count 0, freq 0
;;  prev block 112, next block 114, flags: (REACHABLE, RTL, MODIFIED)
;;  pred:       8 [1.0%]  (CAN_FALLTHRU)
;; bb 113 artificial_defs: { }
;; bb 113 artificial_uses: { u-1(6){ }u-1(7){ }}
;; lr  in  	 6 [bp] 7 [sp] 20 [frame]
;; lr  use 	 6 [bp] 7 [sp]
;; lr  def 	
;; live  in  	 6 [bp] 7 [sp] 20 [frame]
;; live  gen 	
;; live  kill	
(code_label 756 1638 757 113 119 "" [1 uses])
(note 757 756 758 113 [bb 113] NOTE_INSN_BASIC_BLOCK)
(insn 758 757 759 113 (set (mem/c:SI (plus:SI (reg/f:SI 6 bp)
                (const_int -28 [0xffffffffffffffe4])) [21 j+0 S4 A32])
        (const_int 1 [0x1])) D:\LHX\7.5 contest\t1.cpp:45 90 {*movsi_internal}
     (nil))
;;  succ:       114 [100.0%]  (FALLTHRU,CAN_FALLTHRU)
;; lr  out 	 6 [bp] 7 [sp] 20 [frame]
;; live  out 	 6 [bp] 7 [sp] 20 [frame]

;; basic block 114, loop depth 0, count 0, freq 1
;;  prev block 113, next block 115, flags: (REACHABLE, RTL, MODIFIED)
;;  pred:       113 [100.0%]  (FALLTHRU,CAN_FALLTHRU)
;;              23 [100.0%]  (CAN_FALLTHRU)
;; bb 114 artificial_defs: { }
;; bb 114 artificial_uses: { u-1(6){ }u-1(7){ }}
;; lr  in  	 6 [bp] 7 [sp] 20 [frame]
;; lr  use 	 6 [bp] 7 [sp]
;; lr  def 	 2 [cx]
;; live  in  	 6 [bp] 7 [sp] 20 [frame]
;; live  gen 	 2 [cx]
;; live  kill	
(code_label 759 758 215 114 184 "" [1 uses])
(note 215 759 216 114 [bb 114] NOTE_INSN_BASIC_BLOCK)
(insn 216 215 1639 114 (set (reg:SI 2 cx [orig:252 D.83218 ] [252])
        (mem/c:SI (symbol_ref:SI ("ans") [flags 0x2]  <var_decl 06eeb600 ans>) [21 ans+0 S4 A32])) 90 {*movsi_internal}
     (nil))
(jump_insn 1639 216 1640 114 (set (pc)
        (label_ref 617)) -1
     (nil)
 -> 617)
;;  succ:       98 [100.0%]  (CAN_FALLTHRU)
;; lr  out 	 2 [cx] 6 [bp] 7 [sp] 20 [frame]
;; live  out 	 2 [cx] 6 [bp] 7 [sp] 20 [frame]

(barrier 1640 1639 780)
;; basic block 115, loop depth 0, count 0, freq 1
;;  prev block 114, next block 1, flags: (REACHABLE, RTL, MODIFIED)
;;  pred:       2 [9.0%]  (CAN_FALLTHRU)
;; bb 115 artificial_defs: { }
;; bb 115 artificial_uses: { u-1(6){ }u-1(7){ }}
;; lr  in  	 1 [dx] 6 [bp] 7 [sp] 20 [frame]
;; lr  use 	 6 [bp] 7 [sp]
;; lr  def 	 3 [bx]
;; live  in  	 1 [dx] 6 [bp] 7 [sp] 20 [frame]
;; live  gen 	 3 [bx]
;; live  kill	
(code_label 780 1640 779 115 186 "" [1 uses])
(note 779 780 877 115 [bb 115] NOTE_INSN_BASIC_BLOCK)
(insn 877 779 878 115 (set (reg:SI 3 bx [orig:429 flag ] [429])
        (const_int 1 [0x1])) D:\LHX\7.5 contest\t1.cpp:11 90 {*movsi_internal}
     (nil))
(insn 878 877 1641 115 (set (mem/c:SI (plus:SI (reg/f:SI 6 bp)
                (const_int -48 [0xffffffffffffffd0])) [45 %sfp+-24 S4 A64])
        (const_int 0 [0])) D:\LHX\7.5 contest\t1.cpp:11 90 {*movsi_internal}
     (nil))
(jump_insn 1641 878 1642 115 (set (pc)
        (label_ref 748)) -1
     (nil)
 -> 748)
;;  succ:       6 [100.0%]  (CAN_FALLTHRU)
;; lr  out 	 1 [dx] 3 [bx] 6 [bp] 7 [sp] 20 [frame]
;; live  out 	 1 [dx] 3 [bx] 6 [bp] 7 [sp] 20 [frame]

(barrier 1642 1641 1120)
(note 1120 1642 0 NOTE_INSN_DELETED)

;; Function (static initializers for D:\LHX\7.5 contest\t1.cpp) (_GLOBAL__sub_I_s, funcdef_no=6112, decl_uid=80904, symbol_order=4233) (executed once)



try_optimize_cfg iteration 1



try_optimize_cfg iteration 1

Reordered sequence:
 2 bb 2  [10000]


(static initializers for D:\LHX\7.5 contest\t1.cpp)

Dataflow summary:
;;  invalidated by call 	 0 [ax] 1 [dx] 2 [cx] 8 [st] 9 [st(1)] 10 [st(2)] 11 [st(3)] 12 [st(4)] 13 [st(5)] 14 [st(6)] 15 [st(7)] 17 [flags] 18 [fpsr] 19 [fpcr] 21 [xmm0] 22 [xmm1] 23 [xmm2] 24 [xmm3] 25 [xmm4] 26 [xmm5] 27 [xmm6] 28 [xmm7] 29 [mm0] 30 [mm1] 31 [mm2] 32 [mm3] 33 [mm4] 34 [mm5] 35 [mm6] 36 [mm7] 37 [] 38 [] 39 [] 40 [] 41 [] 42 [] 43 [] 44 [] 45 [] 46 [] 47 [] 48 [] 49 [] 50 [] 51 [] 52 [] 53 [] 54 [] 55 [] 56 [] 57 [] 58 [] 59 [] 60 [] 61 [] 62 [] 63 [] 64 [] 65 [] 66 [] 67 [] 68 [] 69 [] 70 [] 71 [] 72 [] 73 [] 74 [] 75 [] 76 []
;;  hardware regs used 	 7 [sp]
;;  regular block artificial uses 	 7 [sp]
;;  eh block artificial uses 	 7 [sp] 16 [argp]
;;  entry block defs 	 0 [ax] 1 [dx] 2 [cx] 7 [sp] 21 [xmm0] 22 [xmm1] 23 [xmm2] 29 [mm0] 30 [mm1] 31 [mm2]
;;  exit block uses 	 7 [sp]
;;  regs ever live 	 0[ax] 2[cx] 7[sp] 17[flags]
;;  ref usage 	r0={5d} r1={5d} r2={6d,1u} r7={3d,16u} r8={4d} r9={4d} r10={4d} r11={4d} r12={4d} r13={4d} r14={4d} r15={4d} r17={6d} r18={4d} r19={4d} r21={5d} r22={5d} r23={5d} r24={4d} r25={4d} r26={4d} r27={4d} r28={4d} r29={5d} r30={5d} r31={5d} r32={4d} r33={4d} r34={4d} r35={4d} r36={4d} r37={4d} r38={4d} r39={4d} r40={4d} r41={4d} r42={4d} r43={4d} r44={4d} r45={4d} r46={4d} r47={4d} r48={4d} r49={4d} r50={4d} r51={4d} r52={4d} r53={4d} r54={4d} r55={4d} r56={4d} r57={4d} r58={4d} r59={4d} r60={4d} r61={4d} r62={4d} r63={4d} r64={4d} r65={4d} r66={4d} r67={4d} r68={4d} r69={4d} r70={4d} r71={4d} r72={4d} r73={4d} r74={4d} r75={4d} r76={4d} 
;;    total ref usage 312{295d,17u,0e} in 19{15 regular + 4 call} insns.
(note 1 0 3 NOTE_INSN_DELETED)
;; basic block 2, loop depth 0, count 0, freq 10000, maybe hot
;;  prev block 0, next block 1, flags: (REACHABLE, RTL)
;;  pred:       ENTRY [100.0%]  (FALLTHRU)
;; bb 2 artificial_defs: { }
;; bb 2 artificial_uses: { u-1(7){ }}
;; lr  in  	 7 [sp]
;; lr  use 	 7 [sp]
;; lr  def 	 0 [ax] 1 [dx] 2 [cx] 7 [sp] 8 [st] 9 [st(1)] 10 [st(2)] 11 [st(3)] 12 [st(4)] 13 [st(5)] 14 [st(6)] 15 [st(7)] 17 [flags] 18 [fpsr] 19 [fpcr] 21 [xmm0] 22 [xmm1] 23 [xmm2] 24 [xmm3] 25 [xmm4] 26 [xmm5] 27 [xmm6] 28 [xmm7] 29 [mm0] 30 [mm1] 31 [mm2] 32 [mm3] 33 [mm4] 34 [mm5] 35 [mm6] 36 [mm7] 37 [] 38 [] 39 [] 40 [] 41 [] 42 [] 43 [] 44 [] 45 [] 46 [] 47 [] 48 [] 49 [] 50 [] 51 [] 52 [] 53 [] 54 [] 55 [] 56 [] 57 [] 58 [] 59 [] 60 [] 61 [] 62 [] 63 [] 64 [] 65 [] 66 [] 67 [] 68 [] 69 [] 70 [] 71 [] 72 [] 73 [] 74 [] 75 [] 76 []
;; live  in  	 7 [sp]
;; live  gen 	 0 [ax] 2 [cx] 7 [sp]
;; live  kill	 17 [flags]
(note 3 1 32 2 [bb 2] NOTE_INSN_BASIC_BLOCK)
(insn/f 32 3 33 2 (parallel [
            (set (reg/f:SI 7 sp)
                (plus:SI (reg/f:SI 7 sp)
                    (const_int -28 [0xffffffffffffffe4])))
            (clobber (reg:CC 17 flags))
            (clobber (mem:BLK (scratch) [0  A8]))
        ]) D:\LHX\7.5 contest\t1.cpp:64 943 {pro_epilogue_adjust_stack_si_add}
     (expr_list:REG_UNUSED (reg:CC 17 flags)
        (expr_list:REG_CFA_ADJUST_CFA (set (reg/f:SI 7 sp)
                (plus:SI (reg/f:SI 7 sp)
                    (const_int -28 [0xffffffffffffffe4])))
            (nil))))
(note 33 32 2 2 NOTE_INSN_PROLOGUE_END)
(note 2 33 5 2 NOTE_INSN_FUNCTION_BEG)
(insn 5 2 6 2 (set (reg:SI 2 cx)
        (symbol_ref:SI ("_ZStL8__ioinit") [flags 0x2]  <var_decl 035d1180 __ioinit>)) D:/Dev-Cpp/MinGW64/lib/gcc/x86_64-w64-mingw32/4.9.2/include/c++/iostream:74 90 {*movsi_internal}
     (nil))
(call_insn 6 5 7 2 (call (mem:QI (symbol_ref:SI ("_ZNSt8ios_base4InitC1Ev") [flags 0x43]  <function_decl 032bbb80 __comp_ctor >) [0 __comp_ctor  S1 A8])
        (const_int 0 [0])) D:/Dev-Cpp/MinGW64/lib/gcc/x86_64-w64-mingw32/4.9.2/include/c++/iostream:74 641 {*call}
     (expr_list:REG_DEAD (reg:SI 2 cx)
        (nil))
    (expr_list:SI (use (reg:SI 2 cx))
        (nil)))
(insn 7 6 8 2 (set (mem:SI (reg/f:SI 7 sp) [0  S4 A32])
        (symbol_ref:SI ("__tcf_0") [flags 0x3]  <function_decl 0737aa00 __tcf_0>)) D:/Dev-Cpp/MinGW64/lib/gcc/x86_64-w64-mingw32/4.9.2/include/c++/iostream:74 90 {*movsi_internal}
     (nil))
(call_insn 8 7 10 2 (set (reg:SI 0 ax)
        (call (mem:QI (symbol_ref:SI ("atexit") [flags 0x43]  <function_decl 0737aa80 atexit>) [0 atexit S1 A8])
            (const_int 4 [0x4]))) D:/Dev-Cpp/MinGW64/lib/gcc/x86_64-w64-mingw32/4.9.2/include/c++/iostream:74 648 {*call_value}
     (expr_list:REG_UNUSED (reg:SI 0 ax)
        (expr_list:REG_EH_REGION (const_int 0 [0])
            (nil)))
    (expr_list:SI (use (mem/f:SI (reg/f:SI 7 sp) [0  S4 A32]))
        (nil)))
(insn 10 8 12 2 (set (mem/c:SI (const:SI (plus:SI (symbol_ref:SI ("s") [flags 0x2]  <var_decl 06d9cd20 s>)
                    (const_int 4 [0x4]))) [20 MEM[(struct _Rb_tree_impl *)&s]._M_header._M_color+0 S4 A32])
        (const_int 0 [0])) D:/Dev-Cpp/MinGW64/lib/gcc/x86_64-w64-mingw32/4.9.2/include/c++/bits/stl_tree.h:463 90 {*movsi_internal}
     (nil))
(insn 12 10 14 2 (set (mem/f/c:SI (const:SI (plus:SI (symbol_ref:SI ("s") [flags 0x2]  <var_decl 06d9cd20 s>)
                    (const_int 8 [0x8]))) [6 MEM[(struct _Rb_tree_impl *)&s]._M_header._M_parent+0 S4 A32])
        (const_int 0 [0])) D:/Dev-Cpp/MinGW64/lib/gcc/x86_64-w64-mingw32/4.9.2/include/c++/bits/stl_tree.h:463 90 {*movsi_internal}
     (nil))
(insn 14 12 16 2 (set (mem/c:SI (const:SI (plus:SI (symbol_ref:SI ("s") [flags 0x2]  <var_decl 06d9cd20 s>)
                    (const_int 20 [0x14]))) [21 MEM[(struct _Rb_tree_impl *)&s]._M_node_count+0 S4 A32])
        (const_int 0 [0])) D:/Dev-Cpp/MinGW64/lib/gcc/x86_64-w64-mingw32/4.9.2/include/c++/bits/stl_tree.h:463 90 {*movsi_internal}
     (nil))
(insn 16 14 18 2 (set (mem/f/c:SI (const:SI (plus:SI (symbol_ref:SI ("s") [flags 0x2]  <var_decl 06d9cd20 s>)
                    (const_int 12 [0xc]))) [6 MEM[(struct _Rb_tree_impl *)&s]._M_header._M_left+0 S4 A32])
        (const:SI (plus:SI (symbol_ref:SI ("s") [flags 0x2]  <var_decl 06d9cd20 s>)
                (const_int 4 [0x4])))) D:/Dev-Cpp/MinGW64/lib/gcc/x86_64-w64-mingw32/4.9.2/include/c++/bits/stl_tree.h:484 90 {*movsi_internal}
     (nil))
(insn 18 16 19 2 (set (mem/f/c:SI (const:SI (plus:SI (symbol_ref:SI ("s") [flags 0x2]  <var_decl 06d9cd20 s>)
                    (const_int 16 [0x10]))) [6 MEM[(struct _Rb_tree_impl *)&s]._M_header._M_right+0 S4 A32])
        (const:SI (plus:SI (symbol_ref:SI ("s") [flags 0x2]  <var_decl 06d9cd20 s>)
                (const_int 4 [0x4])))) D:/Dev-Cpp/MinGW64/lib/gcc/x86_64-w64-mingw32/4.9.2/include/c++/bits/stl_tree.h:485 90 {*movsi_internal}
     (nil))
(insn 19 18 20 2 (set (mem:SI (reg/f:SI 7 sp) [0  S4 A32])
        (symbol_ref:SI ("__tcf_1") [flags 0x3]  <function_decl 0737ac80 __tcf_1>)) D:\LHX\7.5 contest\t1.cpp:20 90 {*movsi_internal}
     (nil))
(call_insn 20 19 22 2 (set (reg:SI 0 ax)
        (call (mem:QI (symbol_ref:SI ("atexit") [flags 0x43]  <function_decl 0737aa80 atexit>) [0 atexit S1 A8])
            (const_int 4 [0x4]))) D:\LHX\7.5 contest\t1.cpp:20 648 {*call_value}
     (expr_list:REG_UNUSED (reg:SI 0 ax)
        (expr_list:REG_EH_REGION (const_int 0 [0])
            (nil)))
    (expr_list:SI (use (mem/f:SI (reg/f:SI 7 sp) [0  S4 A32]))
        (nil)))
(insn 22 20 24 2 (set (mem/f/c:SI (symbol_ref:SI ("num") [flags 0x2]  <var_decl 06e5dae0 num>) [6 MEM[(struct _Vector_impl *)&num]._M_start+0 S4 A32])
        (const_int 0 [0])) D:/Dev-Cpp/MinGW64/lib/gcc/x86_64-w64-mingw32/4.9.2/include/c++/bits/stl_vector.h:87 90 {*movsi_internal}
     (nil))
(insn 24 22 26 2 (set (mem/f/c:SI (const:SI (plus:SI (symbol_ref:SI ("num") [flags 0x2]  <var_decl 06e5dae0 num>)
                    (const_int 4 [0x4]))) [6 MEM[(struct _Vector_impl *)&num]._M_finish+0 S4 A32])
        (const_int 0 [0])) D:/Dev-Cpp/MinGW64/lib/gcc/x86_64-w64-mingw32/4.9.2/include/c++/bits/stl_vector.h:87 90 {*movsi_internal}
     (nil))
(insn 26 24 27 2 (set (mem/f/c:SI (const:SI (plus:SI (symbol_ref:SI ("num") [flags 0x2]  <var_decl 06e5dae0 num>)
                    (const_int 8 [0x8]))) [6 MEM[(struct _Vector_impl *)&num]._M_end_of_storage+0 S4 A32])
        (const_int 0 [0])) D:/Dev-Cpp/MinGW64/lib/gcc/x86_64-w64-mingw32/4.9.2/include/c++/bits/stl_vector.h:87 90 {*movsi_internal}
     (nil))
(insn 27 26 28 2 (set (mem:SI (reg/f:SI 7 sp) [0  S4 A32])
        (symbol_ref:SI ("__tcf_2") [flags 0x3]  <function_decl 0737ad00 __tcf_2>)) D:\LHX\7.5 contest\t1.cpp:23 90 {*movsi_internal}
     (nil))
(call_insn 28 27 36 2 (set (reg:SI 0 ax)
        (call (mem:QI (symbol_ref:SI ("atexit") [flags 0x43]  <function_decl 0737aa80 atexit>) [0 atexit S1 A8])
            (const_int 4 [0x4]))) D:\LHX\7.5 contest\t1.cpp:23 648 {*call_value}
     (expr_list:REG_UNUSED (reg:SI 0 ax)
        (expr_list:REG_EH_REGION (const_int 0 [0])
            (nil)))
    (expr_list:SI (use (mem/f:SI (reg/f:SI 7 sp) [0  S4 A32]))
        (nil)))
(note 36 28 37 2 NOTE_INSN_EPILOGUE_BEG)
(insn/f 37 36 38 2 (parallel [
            (set (reg/f:SI 7 sp)
                (plus:SI (reg/f:SI 7 sp)
                    (const_int 28 [0x1c])))
            (clobber (reg:CC 17 flags))
            (clobber (mem:BLK (scratch) [0  A8]))
        ]) D:\LHX\7.5 contest\t1.cpp:64 943 {pro_epilogue_adjust_stack_si_add}
     (expr_list:REG_UNUSED (reg:CC 17 flags)
        (expr_list:REG_CFA_ADJUST_CFA (set (reg/f:SI 7 sp)
                (plus:SI (reg/f:SI 7 sp)
                    (const_int 28 [0x1c])))
            (nil))))
(jump_insn 38 37 39 2 (simple_return) D:\LHX\7.5 contest\t1.cpp:64 658 {simple_return_internal}
     (nil)
 -> simple_return)
;;  succ:       EXIT [100.0%] 
;; lr  out 	 7 [sp]
;; live  out 	 7 [sp]

(barrier 39 38 31)
(note 31 39 0 NOTE_INSN_DELETED)
