$date
	Sun Oct 11 05:23:15 2020
$end
$version
	Icarus Verilog
$end
$timescale
	1ps
$end
$scope module testbench $end
$var wire 1 ! Y $end
$var reg 1 " bot $end
$var reg 1 # clk $end
$var reg 1 $ rst $end
$scope module d9 $end
$var wire 1 % B $end
$var wire 1 ! b_ar $end
$var wire 1 " bot $end
$var wire 1 # clk $end
$var wire 1 $ rst $end
$var wire 1 & A $end
$scope module r0 $end
$var wire 1 % D $end
$var wire 1 # clk $end
$var wire 1 ' en $end
$var wire 1 $ rst $end
$var reg 1 & Q $end
$upscope $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
1'
0&
x%
1$
1#
x"
x!
$end
#1
0#
1%
1!
1"
0$
#2
0!
1&
1#
#3
0#
#4
1#
#5
0#
#6
1#
#7
0&
0#
0%
1$
0"
#8
1#
#9
0#
#10
1#
1%
1!
1"
#11
0#
#12
1#
#13
0#
0%
0!
0"
#14
1#
#15
0#
#16
1#
1%
1!
1"
#17
0#
#18
1#
#19
0#
0%
0!
0"
#20
1#
#21
0#
#22
1#
1%
1!
1"
#23
0#
#24
1#
#25
0#
0%
0!
0"
#26
1#
#27
0#
#28
1#
1%
1!
1"
#29
0#
#30
1#
#31
0#
0%
0!
0"
#32
1#
#33
0#
#34
1#
1%
1!
1"
#35
0#
#36
1#
#37
0#
0%
0!
0"
#38
1#
#39
0#
#40
1#
#41
0#
#42
1#
#43
0#
#44
1#
#45
0#
#46
1#
#47
0#
#48
1#
#49
0#
#50
1#
