
****** PlanAhead v14.7 (64-bit)
  **** Build 321239 by xbuild on Fri Sep 27 19:29:51 MDT 2013
    ** Copyright 1986-1999, 2001-2013 Xilinx, Inc. All Rights Reserved.

INFO: [Common 17-78] Attempting to get a license: PlanAhead
INFO: [Common 17-290] Got license for PlanAhead
INFO: [Common 17-86] Your PlanAhead license expires in -314 day(s)
INFO: [Device 21-36] Loading parts and site information from C:/Xilinx/14.7/ISE_DS/PlanAhead/data/parts/arch.xml
Parsing RTL primitives file [C:/Xilinx/14.7/ISE_DS/PlanAhead/data/parts/xilinx/rtl/prims/rtl_prims.xml]
Finished parsing RTL primitives file [C:/Xilinx/14.7/ISE_DS/PlanAhead/data/parts/xilinx/rtl/prims/rtl_prims.xml]
start_gui
source {U:/My Documents/ECE 3710/Double board/XMenCPU/pa.fromHdl.tcl}
# create_project -name XMenCPU -dir "U:/My Documents/ECE 3710/Double board/XMenCPU/planAhead_run_3" -part xc6slx16csg324-3
# set_param project.pinAheadLayout yes
# set srcset [get_property srcset [current_run -impl]]
# set_property target_constrs_file "CPU.ucf" [current_fileset -constrset]
Adding file 'U:/My Documents/ECE 3710/Double board/XMenCPU/CPU.ucf' to fileset 'constrs_1'
# set hdlfile [add_files [list {ipcore_dir/mainClock.v}]]
# set_property file_type Verilog $hdlfile
# set_property library work $hdlfile
# set hdlfile [add_files [list {VGA_Controller.v}]]
# set_property file_type Verilog $hdlfile
# set_property library work $hdlfile
# set hdlfile [add_files [list {timer.v}]]
# set_property file_type Verilog $hdlfile
# set_property library work $hdlfile
# set hdlfile [add_files [list {signextend.v}]]
# set_property file_type Verilog $hdlfile
# set_property library work $hdlfile
# set hdlfile [add_files [list {RegFile.v}]]
# set_property file_type Verilog $hdlfile
# set_property library work $hdlfile
# set hdlfile [add_files [list {ProgramCounter.v}]]
# set_property file_type Verilog $hdlfile
# set_property library work $hdlfile
# set hdlfile [add_files [list {memory.v}]]
# set_property file_type Verilog $hdlfile
# set_property library work $hdlfile
# set hdlfile [add_files [list {display.v}]]
# set_property file_type Verilog $hdlfile
# set_property library work $hdlfile
# set hdlfile [add_files [list {Buffer.v}]]
# set_property file_type Verilog $hdlfile
# set_property library work $hdlfile
# set hdlfile [add_files [list {ALU_Module.v}]]
# set_property file_type Verilog $hdlfile
# set_property library work $hdlfile
# set hdlfile [add_files [list {FSM_Control.v}]]
# set_property file_type Verilog $hdlfile
# set_property library work $hdlfile
# set hdlfile [add_files [list {Combo.v}]]
# set_property file_type Verilog $hdlfile
# set_property library work $hdlfile
# set hdlfile [add_files [list {CPU.v}]]
# set_property file_type Verilog $hdlfile
# set_property library work $hdlfile
# set_property top CPU $srcset
# add_files [list {CPU.ucf}] -fileset [get_property constrset [current_run]]
# open_rtl_design -part xc6slx16csg324-3
Using Verific elaboration
Parsing VHDL file "C:/Xilinx/14.7/ISE_DS/PlanAhead/data/parts/xilinx/rtl/lib/synplify/synattr.vhd" into library synplify
Analyzing Verilog file "U:/My Documents/ECE 3710/Double board/XMenCPU/VGA_Controller.v" into library work
Analyzing Verilog file "U:/My Documents/ECE 3710/Double board/XMenCPU/timer.v" into library work
Analyzing Verilog file "U:/My Documents/ECE 3710/Double board/XMenCPU/signextend.v" into library work
Analyzing Verilog file "U:/My Documents/ECE 3710/Double board/XMenCPU/RegFile.v" into library work
Analyzing Verilog file "U:/My Documents/ECE 3710/Double board/XMenCPU/ProgramCounter.v" into library work
Analyzing Verilog file "U:/My Documents/ECE 3710/Double board/XMenCPU/memory.v" into library work
Analyzing Verilog file "U:/My Documents/ECE 3710/Double board/XMenCPU/display.v" into library work
Analyzing Verilog file "U:/My Documents/ECE 3710/Double board/XMenCPU/Buffer.v" into library work
Analyzing Verilog file "U:/My Documents/ECE 3710/Double board/XMenCPU/ALU_Module.v" into library work
Analyzing Verilog file "U:/My Documents/ECE 3710/Double board/XMenCPU/ipcore_dir/mainClock.v" into library work
Analyzing Verilog file "U:/My Documents/ECE 3710/Double board/XMenCPU/FSM_Control.v" into library work
Analyzing Verilog file "U:/My Documents/ECE 3710/Double board/XMenCPU/Combo.v" into library work
Analyzing Verilog file "U:/My Documents/ECE 3710/Double board/XMenCPU/CPU.v" into library work
Loading clock regions from C:/Xilinx/14.7/ISE_DS/PlanAhead/data\parts/xilinx/spartan6/spartan6lx/xc6slx16/ClockRegion.xml
Loading clock buffers from C:/Xilinx/14.7/ISE_DS/PlanAhead/data\parts/xilinx/spartan6/spartan6lx/xc6slx16/ClockBuffers.xml
Loading package pin functions from C:/Xilinx/14.7/ISE_DS/PlanAhead/data\parts/xilinx/spartan6/PinFunctions.xml...
Loading package from C:/Xilinx/14.7/ISE_DS/PlanAhead/data\parts/xilinx/spartan6/spartan6lx/xc6slx16/csg324/Package.xml
Loading io standards from C:/Xilinx/14.7/ISE_DS/PlanAhead/data\./parts/xilinx/spartan6/IOStandards.xml
Loading device configuration modes from C:/Xilinx/14.7/ISE_DS/PlanAhead/data\parts/xilinx/spartan6/ConfigModes.xml
Loading list of drcs for the architecture : C:/Xilinx/14.7/ISE_DS/PlanAhead/data\./parts/xilinx/spartan6/drc.xml
Parsing UCF File [U:/My Documents/ECE 3710/Double board/XMenCPU/CPU.ucf]
Finished Parsing UCF File [U:/My Documents/ECE 3710/Double board/XMenCPU/CPU.ucf]
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Phase 0 | Netlist Checksum: d7098dad
open_rtl_design: Time (s): elapsed = 00:00:16 . Memory (MB): peak = 636.332 ; gain = 222.145
update_compile_order -fileset sim_1
set_property iostandard LVCMOS33 [get_ports [list {mem_doutA[15]} {mem_doutA[14]} {mem_doutA[13]} {mem_doutA[12]} {mem_doutA[11]} {mem_doutA[10]} {mem_doutA[9]} {mem_doutA[8]} {mem_doutA[7]} {mem_doutA[6]} {mem_doutA[5]} {mem_doutA[4]} {mem_doutA[3]} {mem_doutA[2]} {mem_doutA[1]} {mem_doutA[0]}]]
set_property iostandard LVCMOS33 [get_ports [list {rgb[7]} {rgb[6]} {rgb[5]} {rgb[4]} {rgb[3]} {rgb[2]} {rgb[1]} {rgb[0]}]]
startgroup
set_property package_pin U7 [get_ports {rgb[7]}]
endgroup
startgroup
set_property package_pin V7 [get_ports {rgb[6]}]
endgroup
startgroup
set_property package_pin N7 [get_ports {rgb[5]}]
endgroup
startgroup
set_property package_pin P8 [get_ports {rgb[4]}]
endgroup
startgroup
set_property package_pin T6 [get_ports {rgb[3]}]
endgroup
startgroup
set_property package_pin V6 [get_ports {rgb[2]}]
endgroup
startgroup
set_property package_pin R7 [get_ports {rgb[1]}]
endgroup
startgroup
set_property package_pin T7 [get_ports {rgb[0]}]
endgroup
set_property iostandard LVCMOS33 [get_ports [list an0]]
set_property iostandard LVCMOS33 [get_ports [list an1]]
set_property iostandard LVCMOS33 [get_ports [list an2]]
set_property iostandard LVCMOS33 [get_ports [list an3]]
set_property iostandard LVCMOS33 [get_ports [list ca]]
set_property iostandard LVCMOS33 [get_ports [list cb]]
set_property iostandard LVCMOS33 [get_ports [list cc]]
set_property iostandard LVCMOS33 [get_ports [list cd]]
set_property iostandard LVCMOS33 [get_ports [list ce]]
set_property iostandard LVCMOS33 [get_ports [list cf]]
set_property iostandard LVCMOS33 [get_ports [list cg]]
set_property iostandard LVCMOS33 [get_ports [list clk]]
set_property iostandard LVCMOS33 [get_ports [list enable]]
set_property iostandard LVCMOS33 [get_ports [list expired]]
set_property iostandard LVCMOS33 [get_ports [list hSync]]
set_property iostandard LVCMOS33 [get_ports [list reset]]
set_property iostandard LVCMOS33 [get_ports [list vSync]]
startgroup
set_property package_pin N16 [get_ports an0]
endgroup
startgroup
set_property package_pin N15 [get_ports an1]
endgroup
startgroup
set_property package_pin P18 [get_ports an2]
endgroup
startgroup
set_property package_pin P17 [get_ports an3]
endgroup
startgroup
set_property package_pin T17 [get_ports ca]
endgroup
startgroup
set_property package_pin T18 [get_ports cb]
endgroup
startgroup
set_property package_pin U17 [get_ports cc]
endgroup
startgroup
set_property package_pin U18 [get_ports cd]
endgroup
startgroup
set_property package_pin M14 [get_ports ce]
endgroup
startgroup
set_property package_pin N14 [get_ports cf]
endgroup
startgroup
set_property package_pin L14 [get_ports cg]
endgroup
startgroup
set_property package_pin V10 [get_ports clk]
endgroup
startgroup
set_property package_pin T12 [get_ports enable]
endgroup
startgroup
set_property package_pin V12 [get_ports expired]
endgroup
startgroup
set_property package_pin N6 [get_ports hSync]
endgroup
startgroup
set_property package_pin B8 [get_ports reset]
endgroup
startgroup
set_property package_pin P7 [get_ports vSync]
endgroup
save_constraints
exit
ERROR: [Common 17-39] 'stop_gui' failed due to earlier errors.
INFO: [Common 17-206] Exiting PlanAhead at Fri Dec 11 04:41:13 2015...
INFO: [Common 17-83] Releasing license: PlanAhead
