

================================================================
== Vitis HLS Report for 'conv2d_Pipeline_VITIS_LOOP_35_46'
================================================================
* Date:           Thu Nov 21 22:03:18 2024

* Version:        2023.1 (Build 3854077 on May  4 2023)
* Project:        lenet_proj
* Solution:       lenet_predict (Vivado IP Flow Target)
* Product family: zynquplus
* Target device:  xczu7ev-ffvf1517-3-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  7.427 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |      146|      146|  1.460 us|  1.460 us|  146|  146|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                   |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |     Loop Name     |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_35_4  |      143|      143|        44|         40|          1|     3|       yes|
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+------+--------+--------+-----+
|       Name      | BRAM_18K|  DSP |   FF   |   LUT  | URAM|
+-----------------+---------+------+--------+--------+-----+
|DSP              |        -|     -|       -|       -|    -|
|Expression       |        -|     -|       0|     263|    -|
|FIFO             |        -|     -|       -|       -|    -|
|Instance         |        -|     -|       -|       -|    -|
|Memory           |        -|     -|       -|       -|    -|
|Multiplexer      |        -|     -|       -|     430|    -|
|Register         |        -|     -|     651|       -|    -|
+-----------------+---------+------+--------+--------+-----+
|Total            |        0|     0|     651|     693|    0|
+-----------------+---------+------+--------+--------+-----+
|Available        |      624|  1728|  460800|  230400|   96|
+-----------------+---------+------+--------+--------+-----+
|Utilization (%)  |        0|     0|      ~0|      ~0|    0|
+-----------------+---------+------+--------+--------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +---------------------------------+----------+----+---+----+------------+------------+
    |          Variable Name          | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +---------------------------------+----------+----+---+----+------------+------------+
    |add_ln35_fu_384_p2               |         +|   0|  0|  10|           3|           2|
    |add_ln38_1_fu_317_p2             |         +|   0|  0|  16|           9|           1|
    |add_ln38_2_fu_395_p2             |         +|   0|  0|  16|           9|           2|
    |add_ln38_3_fu_405_p2             |         +|   0|  0|  16|           9|           2|
    |add_ln38_4_fu_415_p2             |         +|   0|  0|  16|           9|           3|
    |add_ln38_5_fu_379_p2             |         +|   0|  0|  18|           9|           9|
    |add_ln38_6_fu_429_p2             |         +|   0|  0|  16|           9|           1|
    |add_ln38_7_fu_439_p2             |         +|   0|  0|  16|           9|           2|
    |add_ln38_8_fu_449_p2             |         +|   0|  0|  16|           9|           2|
    |add_ln38_9_fu_459_p2             |         +|   0|  0|  16|           9|           3|
    |add_ln38_fu_307_p2               |         +|   0|  0|  18|           9|           9|
    |empty_30_fu_272_p2               |         +|   0|  0|  12|           4|           4|
    |empty_fu_344_p2                  |         +|   0|  0|  12|           4|           4|
    |empty_29_fu_373_p2               |         -|   0|  0|  18|           9|           9|
    |empty_31_fu_301_p2               |         -|   0|  0|  18|           9|           9|
    |ap_condition_1058                |       and|   0|  0|   2|           1|           1|
    |ap_predicate_tran25to46_state25  |       and|   0|  0|   2|           1|           1|
    |icmp_ln35_1_fu_338_p2            |      icmp|   0|  0|  10|           3|           3|
    |icmp_ln35_fu_262_p2              |      icmp|   0|  0|  10|           3|           3|
    |or_ln35_fu_328_p2                |        or|   0|  0|   3|           3|           1|
    |ap_enable_pp0                    |       xor|   0|  0|   2|           1|           2|
    +---------------------------------+----------+----+---+----+------------+------------+
    |Total                            |          |   0|  0| 263|         131|          73|
    +---------------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +-------------------------+-----+-----------+-----+-----------+
    |           Name          | LUT | Input Size| Bits| Total Bits|
    +-------------------------+-----+-----------+-----+-----------+
    |ap_NS_fsm                |  197|         45|    1|         45|
    |ap_enable_reg_pp0_iter1  |    9|          2|    1|          2|
    |ap_return                |    9|          2|    1|          2|
    |fi_fu_66                 |    9|          2|    3|          6|
    |grp_fu_198_p0            |   14|          3|   32|         96|
    |grp_fu_198_p1            |   49|          9|   32|        288|
    |grp_fu_202_p0            |   49|          9|   32|        288|
    |input_r_address0         |   31|          6|   11|         66|
    |input_r_address1         |   31|          6|   11|         66|
    |reg_218                  |    9|          2|   32|         64|
    |sum_10_out               |   14|          3|   32|         96|
    |sum_fu_62                |    9|          2|   32|         64|
    +-------------------------+-----+-----------+-----+-----------+
    |Total                    |  430|         91|  220|       1083|
    +-------------------------+-----+-----------+-----+-----------+

    * Register: 
    +--------------------------+----+----+-----+-----------+
    |           Name           | FF | LUT| Bits| Const Bits|
    +--------------------------+----+----+-----+-----------+
    |UnifiedRetVal_reg_185     |   1|   0|    1|          0|
    |add_ln38_5_reg_525        |   9|   0|    9|          0|
    |add_ln38_reg_504          |   9|   0|    9|          0|
    |ap_CS_fsm                 |  44|   0|   44|          0|
    |ap_enable_reg_pp0_iter0   |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1   |   1|   0|    1|          0|
    |ap_return_preg            |   1|   0|    1|          0|
    |fi_fu_66                  |   3|   0|    3|          0|
    |icmp_ln35_1_reg_521       |   1|   0|    1|          0|
    |icmp_ln35_reg_500         |   1|   0|    1|          0|
    |input_load_3_reg_544      |  32|   0|   32|          0|
    |input_load_5_reg_559      |  32|   0|   32|          0|
    |input_load_7_reg_580      |  32|   0|   32|          0|
    |input_load_9_reg_600      |  32|   0|   32|          0|
    |mul27_1_1_1_reg_615       |  32|   0|   32|          0|
    |mul27_1_1_2_reg_620       |  32|   0|   32|          0|
    |mul27_1_1_4_reg_625       |  32|   0|   32|          0|
    |mul27_1_1_reg_610         |  32|   0|   32|          0|
    |mul27_1_2_reg_595         |  32|   0|   32|          0|
    |mul27_1_3_reg_605         |  32|   0|   32|          0|
    |reg_213                   |  32|   0|   32|          0|
    |reg_218                   |  32|   0|   32|          0|
    |reg_224                   |  32|   0|   32|          0|
    |reg_229                   |  32|   0|   32|          0|
    |reg_234                   |  32|   0|   32|          0|
    |reg_239                   |  32|   0|   32|          0|
    |sum_fu_62                 |  32|   0|   32|          0|
    |sum_load_reg_574          |  32|   0|   32|          0|
    |zext_ln35_2_cast_reg_494  |   4|   0|    9|          5|
    +--------------------------+----+----+-----+-----------+
    |Total                     | 651|   0|  656|          5|
    +--------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+---------------------+-----+-----+------------+----------------------------------+--------------+
|      RTL Ports      | Dir | Bits|  Protocol  |           Source Object          |    C Type    |
+---------------------+-----+-----+------------+----------------------------------+--------------+
|ap_clk               |   in|    1|  ap_ctrl_hs|  conv2d_Pipeline_VITIS_LOOP_35_46|  return value|
|ap_rst               |   in|    1|  ap_ctrl_hs|  conv2d_Pipeline_VITIS_LOOP_35_46|  return value|
|ap_start             |   in|    1|  ap_ctrl_hs|  conv2d_Pipeline_VITIS_LOOP_35_46|  return value|
|ap_done              |  out|    1|  ap_ctrl_hs|  conv2d_Pipeline_VITIS_LOOP_35_46|  return value|
|ap_idle              |  out|    1|  ap_ctrl_hs|  conv2d_Pipeline_VITIS_LOOP_35_46|  return value|
|ap_ready             |  out|    1|  ap_ctrl_hs|  conv2d_Pipeline_VITIS_LOOP_35_46|  return value|
|ap_return            |  out|    1|  ap_ctrl_hs|  conv2d_Pipeline_VITIS_LOOP_35_46|  return value|
|grp_fu_722_p_din0    |  out|   32|  ap_ctrl_hs|  conv2d_Pipeline_VITIS_LOOP_35_46|  return value|
|grp_fu_722_p_din1    |  out|   32|  ap_ctrl_hs|  conv2d_Pipeline_VITIS_LOOP_35_46|  return value|
|grp_fu_722_p_opcode  |  out|    1|  ap_ctrl_hs|  conv2d_Pipeline_VITIS_LOOP_35_46|  return value|
|grp_fu_722_p_dout0   |   in|   32|  ap_ctrl_hs|  conv2d_Pipeline_VITIS_LOOP_35_46|  return value|
|grp_fu_722_p_ce      |  out|    1|  ap_ctrl_hs|  conv2d_Pipeline_VITIS_LOOP_35_46|  return value|
|grp_fu_726_p_din0    |  out|   32|  ap_ctrl_hs|  conv2d_Pipeline_VITIS_LOOP_35_46|  return value|
|grp_fu_726_p_din1    |  out|   32|  ap_ctrl_hs|  conv2d_Pipeline_VITIS_LOOP_35_46|  return value|
|grp_fu_726_p_dout0   |   in|   32|  ap_ctrl_hs|  conv2d_Pipeline_VITIS_LOOP_35_46|  return value|
|grp_fu_726_p_ce      |  out|    1|  ap_ctrl_hs|  conv2d_Pipeline_VITIS_LOOP_35_46|  return value|
|select_ln31_11       |   in|    4|     ap_none|                    select_ln31_11|        scalar|
|zext_ln35_2          |   in|    4|     ap_none|                       zext_ln35_2|        scalar|
|input_r_address0     |  out|   11|   ap_memory|                           input_r|         array|
|input_r_ce0          |  out|    1|   ap_memory|                           input_r|         array|
|input_r_q0           |   in|   32|   ap_memory|                           input_r|         array|
|input_r_address1     |  out|   11|   ap_memory|                           input_r|         array|
|input_r_ce1          |  out|    1|   ap_memory|                           input_r|         array|
|input_r_q1           |   in|   32|   ap_memory|                           input_r|         array|
|sum_10_out           |  out|   32|      ap_vld|                        sum_10_out|       pointer|
|sum_10_out_ap_vld    |  out|    1|      ap_vld|                        sum_10_out|       pointer|
|sum_29_4_out         |  out|   32|      ap_vld|                      sum_29_4_out|       pointer|
|sum_29_4_out_ap_vld  |  out|    1|      ap_vld|                      sum_29_4_out|       pointer|
+---------------------+-----+-----+------------+----------------------------------+--------------+

