/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  wire _00_;
  wire _01_;
  wire _02_;
  wire _03_;
  wire _04_;
  reg [7:0] _05_;
  wire [28:0] _06_;
  reg [6:0] _07_;
  wire [10:0] _08_;
  wire [3:0] _09_;
  wire [4:0] celloutsig_0_0z;
  wire celloutsig_0_10z;
  wire [20:0] celloutsig_0_11z;
  wire [12:0] celloutsig_0_12z;
  wire celloutsig_0_13z;
  wire [14:0] celloutsig_0_14z;
  wire celloutsig_0_16z;
  wire celloutsig_0_18z;
  wire celloutsig_0_19z;
  wire [5:0] celloutsig_0_1z;
  wire [8:0] celloutsig_0_22z;
  wire celloutsig_0_23z;
  wire celloutsig_0_24z;
  wire celloutsig_0_25z;
  wire celloutsig_0_26z;
  wire [10:0] celloutsig_0_2z;
  wire [19:0] celloutsig_0_30z;
  wire celloutsig_0_31z;
  wire [5:0] celloutsig_0_34z;
  wire celloutsig_0_37z;
  wire celloutsig_0_40z;
  wire celloutsig_0_45z;
  wire celloutsig_0_46z;
  wire celloutsig_0_4z;
  wire celloutsig_0_52z;
  wire [2:0] celloutsig_0_55z;
  wire celloutsig_0_56z;
  wire celloutsig_0_59z;
  wire [3:0] celloutsig_0_5z;
  wire celloutsig_0_63z;
  wire celloutsig_0_64z;
  wire celloutsig_0_6z;
  wire [40:0] celloutsig_0_7z;
  wire celloutsig_0_8z;
  wire celloutsig_0_9z;
  wire celloutsig_1_0z;
  wire celloutsig_1_11z;
  wire celloutsig_1_12z;
  wire celloutsig_1_18z;
  wire celloutsig_1_19z;
  wire [5:0] celloutsig_1_1z;
  wire [17:0] celloutsig_1_2z;
  wire celloutsig_1_3z;
  wire celloutsig_1_4z;
  wire celloutsig_1_5z;
  wire [5:0] celloutsig_1_6z;
  wire [2:0] celloutsig_1_9z;
  input [159:0] clkin_data;
  wire [159:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  assign celloutsig_0_31z = ~(celloutsig_0_25z & in_data[8]);
  assign celloutsig_0_64z = ~(celloutsig_0_40z & celloutsig_0_8z);
  assign celloutsig_0_10z = ~(celloutsig_0_5z[2] & celloutsig_0_1z[0]);
  assign celloutsig_0_19z = ~(celloutsig_0_10z & celloutsig_0_11z[16]);
  assign celloutsig_0_6z = in_data[68] | ~(celloutsig_0_0z[0]);
  assign celloutsig_0_16z = _01_ | ~(celloutsig_0_5z[2]);
  assign celloutsig_0_25z = celloutsig_0_13z | ~(celloutsig_0_16z);
  assign celloutsig_0_40z = _02_ | _03_;
  assign celloutsig_0_46z = celloutsig_0_45z | celloutsig_0_23z;
  assign celloutsig_0_59z = celloutsig_0_56z | celloutsig_0_5z[3];
  assign celloutsig_1_3z = celloutsig_1_0z | celloutsig_1_2z[4];
  assign celloutsig_1_12z = celloutsig_1_1z[1] | celloutsig_1_1z[5];
  assign celloutsig_1_19z = celloutsig_1_0z | celloutsig_1_11z;
  assign celloutsig_0_56z = celloutsig_0_40z ^ celloutsig_0_16z;
  assign celloutsig_1_18z = celloutsig_1_12z ^ celloutsig_1_6z[5];
  assign celloutsig_0_13z = celloutsig_0_8z ^ celloutsig_0_7z[24];
  assign celloutsig_0_23z = celloutsig_0_5z[1] ^ celloutsig_0_2z[4];
  assign celloutsig_0_26z = celloutsig_0_9z ^ celloutsig_0_13z;
  always_ff @(negedge clkin_data[0], negedge clkin_data[96])
    if (!clkin_data[96]) _07_ <= 7'h00;
    else _07_ <= { celloutsig_0_7z[35:30], celloutsig_0_10z };
  reg [10:0] _29_;
  always_ff @(posedge clkin_data[32], negedge clkin_data[96])
    if (!clkin_data[96]) _29_ <= 11'h000;
    else _29_ <= { celloutsig_0_7z[28:24], celloutsig_0_1z };
  assign { _08_[10:3], _00_, _08_[1], _01_ } = _29_;
  reg [3:0] _30_;
  always_ff @(negedge clkin_data[32], negedge celloutsig_1_19z)
    if (!celloutsig_1_19z) _30_ <= 4'h0;
    else _30_ <= celloutsig_0_5z;
  assign { _04_, _09_[2], _03_, _09_[0] } = _30_;
  always_ff @(negedge clkin_data[0], negedge clkin_data[96])
    if (!clkin_data[96]) _05_ <= 8'h00;
    else _05_ <= celloutsig_0_2z[9:2];
  reg [3:0] _32_;
  always_ff @(negedge clkin_data[32], posedge celloutsig_1_19z)
    if (celloutsig_1_19z) _32_ <= 4'h0;
    else _32_ <= { celloutsig_0_23z, celloutsig_0_16z, celloutsig_0_8z, celloutsig_0_24z };
  assign { _06_[28:26], _02_ } = _32_;
  assign celloutsig_0_55z = celloutsig_0_34z[3:1] / { 1'h1, _05_[3:2] };
  assign celloutsig_1_9z = in_data[109:107] / { 1'h1, celloutsig_1_5z, celloutsig_1_3z };
  assign celloutsig_0_11z = { celloutsig_0_7z[19:9], celloutsig_0_8z, celloutsig_0_1z, celloutsig_0_10z, celloutsig_0_6z, celloutsig_0_8z } / { 1'h1, celloutsig_0_7z[25:14], _05_ };
  assign celloutsig_0_22z = { _08_[10:3], _00_ } / { 1'h1, celloutsig_0_14z[1:0], celloutsig_0_8z, celloutsig_0_19z, _04_, _09_[2], _03_, _09_[0] };
  assign celloutsig_1_0z = in_data[191:189] == in_data[140:138];
  assign celloutsig_1_5z = in_data[142:129] == { celloutsig_1_2z[12:0], celloutsig_1_4z };
  assign celloutsig_1_11z = celloutsig_1_1z[3:0] == { celloutsig_1_9z, celloutsig_1_4z };
  assign celloutsig_0_9z = { in_data[12:9], celloutsig_0_4z, celloutsig_0_8z, celloutsig_0_6z, celloutsig_0_1z, celloutsig_0_4z, celloutsig_0_6z, celloutsig_0_2z } == { _05_[6:0], celloutsig_0_6z, celloutsig_0_4z, celloutsig_0_8z, celloutsig_0_0z, celloutsig_0_8z, celloutsig_0_5z, celloutsig_0_8z, celloutsig_0_0z };
  assign celloutsig_0_18z = celloutsig_0_2z[6:4] == _05_[2:0];
  assign celloutsig_0_37z = { _05_[6:0], celloutsig_0_10z } === { celloutsig_0_22z[7:1], celloutsig_0_25z };
  assign celloutsig_0_4z = { celloutsig_0_0z[4], celloutsig_0_0z, celloutsig_0_2z } === { celloutsig_0_2z[7], celloutsig_0_2z, celloutsig_0_0z };
  assign celloutsig_1_4z = in_data[105:97] === { celloutsig_1_2z[13:6], celloutsig_1_0z };
  assign celloutsig_0_5z = _05_[3:0] * _05_[3:0];
  assign celloutsig_1_1z = - in_data[182:177];
  assign celloutsig_0_7z = - { in_data[62:58], _05_, celloutsig_0_6z, _05_, celloutsig_0_1z, celloutsig_0_0z, _05_ };
  assign celloutsig_0_1z = - in_data[45:40];
  assign celloutsig_0_30z = - { _06_[27:26], celloutsig_0_8z, _04_, _09_[2], _03_, _09_[0], celloutsig_0_12z };
  assign celloutsig_0_45z = celloutsig_0_7z[17:8] !== { celloutsig_0_2z[1:0], celloutsig_0_37z, celloutsig_0_0z, celloutsig_0_26z, celloutsig_0_9z };
  assign celloutsig_0_52z = { celloutsig_0_14z[12:7], celloutsig_0_31z, celloutsig_0_13z } !== celloutsig_0_12z[12:5];
  assign celloutsig_0_63z = { _06_[26], celloutsig_0_55z, celloutsig_0_59z, celloutsig_0_19z, celloutsig_0_52z, _07_, celloutsig_0_1z } !== { celloutsig_0_30z[19:11], _05_, celloutsig_0_18z, celloutsig_0_13z, celloutsig_0_46z };
  assign celloutsig_0_8z = celloutsig_0_7z[28:24] !== celloutsig_0_0z;
  assign celloutsig_0_24z = { in_data[14:7], celloutsig_0_4z } !== { in_data[30:23], celloutsig_0_13z };
  assign celloutsig_1_2z = { in_data[117:101], celloutsig_1_0z } << in_data[128:111];
  assign celloutsig_0_12z = in_data[12:0] << { celloutsig_0_5z[2:0], celloutsig_0_9z, celloutsig_0_4z, _05_ };
  assign celloutsig_0_2z = { celloutsig_0_0z, celloutsig_0_1z } << { celloutsig_0_0z, celloutsig_0_1z };
  assign celloutsig_0_0z = in_data[10:6] >>> in_data[12:8];
  assign celloutsig_1_6z = in_data[185:180] >>> { celloutsig_1_1z[4:1], celloutsig_1_5z, celloutsig_1_4z };
  assign celloutsig_0_34z = { celloutsig_0_10z, celloutsig_0_25z, _06_[28:26], _02_ } ^ { celloutsig_0_7z[26:22], celloutsig_0_10z };
  assign celloutsig_0_14z = { celloutsig_0_11z[20:7], celloutsig_0_13z } ^ { celloutsig_0_12z[9:8], celloutsig_0_12z };
  assign _06_[25:0] = { _02_, celloutsig_0_11z, celloutsig_0_5z };
  assign { _08_[2], _08_[0] } = { _00_, _01_ };
  assign { _09_[3], _09_[1] } = { _04_, _03_ };
  assign { out_data[128], out_data[96], out_data[32], out_data[0] } = { celloutsig_1_18z, celloutsig_1_19z, celloutsig_0_63z, celloutsig_0_64z };
endmodule
