<stg><name>master_audio_control</name>


<trans_list>

<trans id="709" from="1" to="2">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="710" from="2" to="3">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="711" from="3" to="4">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="712" from="4" to="5">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="713" from="5" to="6">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="714" from="6" to="7">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="715" from="7" to="8">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="716" from="8" to="9">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="717" from="9" to="10">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="718" from="10" to="11">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="719" from="11" to="12">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="720" from="12" to="13">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="721" from="13" to="14">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="722" from="14" to="15">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="723" from="15" to="16">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="724" from="16" to="17">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="725" from="17" to="18">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="726" from="18" to="19">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="727" from="19" to="20">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="728" from="20" to="21">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="729" from="21" to="22">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="730" from="22" to="23">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="731" from="23" to="24">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="732" from="24" to="25">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="733" from="25" to="26">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="734" from="26" to="27">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="735" from="27" to="28">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="736" from="28" to="29">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="737" from="29" to="30">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="738" from="30" to="31">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="739" from="31" to="32">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="740" from="32" to="33">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="741" from="33" to="34">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="742" from="34" to="35">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="743" from="35" to="36">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="744" from="36" to="37">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="745" from="37" to="38">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="746" from="38" to="39">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="747" from="39" to="40">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="748" from="40" to="41">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="749" from="41" to="42">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="750" from="42" to="43">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="751" from="43" to="44">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="752" from="44" to="45">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="753" from="45" to="46">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="754" from="46" to="47">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="755" from="47" to="48">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="756" from="48" to="49">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="757" from="49" to="50">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="758" from="50" to="51">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="1">

<operation id="52" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="43" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:4 %gain_low_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %gain_low

]]></Node>
<StgValue><ssdm name="gain_low_read"/></StgValue>
</operation>

<operation id="53" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="44" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:5 %hard_clip_level_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %hard_clip_level

]]></Node>
<StgValue><ssdm name="hard_clip_level_read"/></StgValue>
</operation>

<operation id="54" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="45" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry:6 %enable_eq_read = read i1 @_ssdm_op_Read.ap_auto.i1, i1 %enable_eq

]]></Node>
<StgValue><ssdm name="enable_eq_read"/></StgValue>
</operation>

<operation id="55" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="46" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry:7 %enable_echo_read = read i1 @_ssdm_op_Read.ap_auto.i1, i1 %enable_echo

]]></Node>
<StgValue><ssdm name="enable_echo_read"/></StgValue>
</operation>

<operation id="56" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="47" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry:8 %enable_distortion_read = read i1 @_ssdm_op_Read.ap_auto.i1, i1 %enable_distortion

]]></Node>
<StgValue><ssdm name="enable_distortion_read"/></StgValue>
</operation>

<operation id="57" st_id="1" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="66" bw="25" op_0_bw="64">
<![CDATA[
entry:27 %temp1 = alloca i64 1

]]></Node>
<StgValue><ssdm name="temp1"/></StgValue>
</operation>

<operation id="58" st_id="1" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="69" bw="25" op_0_bw="64">
<![CDATA[
entry:30 %temp2 = alloca i64 1

]]></Node>
<StgValue><ssdm name="temp2"/></StgValue>
</operation>

<operation id="59" st_id="1" stage="1" lat="1">
<core>regslice</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="72" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
entry:33 %in_r_read = read i64 @_ssdm_op_Read.axis.volatile.i64P128A, i64 %in_r

]]></Node>
<StgValue><ssdm name="in_r_read"/></StgValue>
</operation>

<operation id="60" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="73" bw="24" op_0_bw="64">
<![CDATA[
entry:34 %sample_in_data = trunc i64 %in_r_read

]]></Node>
<StgValue><ssdm name="sample_in_data"/></StgValue>
</operation>

<operation id="61" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="74" bw="1" op_0_bw="1" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:35 %sample_in_last = bitselect i1 @_ssdm_op_BitSelect.i1.i64.i64, i64 %in_r_read, i64 32

]]></Node>
<StgValue><ssdm name="sample_in_last"/></StgValue>
</operation>

<operation id="62" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="75" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
entry:36 %br_ln17 = br i1 %enable_distortion_read, void %if.then.i, void %if.then4.i

]]></Node>
<StgValue><ssdm name="br_ln17"/></StgValue>
</operation>

<operation id="63" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="enable_distortion_read" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="81" bw="32" op_0_bw="24">
<![CDATA[
if.then4.i:0 %sext_ln29 = sext i24 %sample_in_data

]]></Node>
<StgValue><ssdm name="sext_ln29"/></StgValue>
</operation>

<operation id="64" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="enable_distortion_read" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="82" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
if.then4.i:1 %icmp_ln29 = icmp_sgt  i32 %sext_ln29, i32 %hard_clip_level_read

]]></Node>
<StgValue><ssdm name="icmp_ln29"/></StgValue>
</operation>

<operation id="65" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="enable_distortion_read" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="83" bw="24" op_0_bw="32">
<![CDATA[
if.then4.i:2 %trunc_ln29 = trunc i32 %hard_clip_level_read

]]></Node>
<StgValue><ssdm name="trunc_ln29"/></StgValue>
</operation>

<operation id="66" st_id="1" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="enable_distortion_read" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="84" bw="24" op_0_bw="1" op_1_bw="24" op_2_bw="24">
<![CDATA[
if.then4.i:3 %x_1 = select i1 %icmp_ln29, i24 %trunc_ln29, i24 %sample_in_data

]]></Node>
<StgValue><ssdm name="x_1"/></StgValue>
</operation>

<operation id="67" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="enable_distortion_read" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="85" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
if.then4.i:4 %sub_ln30 = sub i32 0, i32 %hard_clip_level_read

]]></Node>
<StgValue><ssdm name="sub_ln30"/></StgValue>
</operation>

<operation id="68" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="enable_distortion_read" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="86" bw="32" op_0_bw="24">
<![CDATA[
if.then4.i:5 %sext_ln30 = sext i24 %x_1

]]></Node>
<StgValue><ssdm name="sext_ln30"/></StgValue>
</operation>

<operation id="69" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="enable_distortion_read" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="87" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
if.then4.i:6 %icmp_ln30 = icmp_slt  i32 %sext_ln30, i32 %sub_ln30

]]></Node>
<StgValue><ssdm name="icmp_ln30"/></StgValue>
</operation>

<operation id="70" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="enable_distortion_read" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="88" bw="24" op_0_bw="32">
<![CDATA[
if.then4.i:7 %x_2 = trunc i32 %sub_ln30

]]></Node>
<StgValue><ssdm name="x_2"/></StgValue>
</operation>

<operation id="71" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="97" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
_Z10distortionRN3hls6streamI11axis_sampleLi0EEES3_bbi.exit:3 %br_ln21 = br i1 %enable_echo_read, void %if.then.i4, void %if.end.i_ifconv

]]></Node>
<StgValue><ssdm name="br_ln21"/></StgValue>
</operation>

<operation id="72" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="enable_echo_read" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="102" bw="17" op_0_bw="17">
<![CDATA[
if.end.i_ifconv:0 %delay_index_load = load i17 %delay_index

]]></Node>
<StgValue><ssdm name="delay_index_load"/></StgValue>
</operation>

<operation id="73" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="enable_echo_read" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="103" bw="4" op_0_bw="17">
<![CDATA[
if.end.i_ifconv:1 %trunc_ln28 = trunc i17 %delay_index_load

]]></Node>
<StgValue><ssdm name="trunc_ln28"/></StgValue>
</operation>

<operation id="74" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="enable_echo_read" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="104" bw="12" op_0_bw="12" op_1_bw="17" op_2_bw="32" op_3_bw="32">
<![CDATA[
if.end.i_ifconv:2 %lshr_ln = partselect i12 @_ssdm_op_PartSelect.i12.i17.i32.i32, i17 %delay_index_load, i32 4, i32 15

]]></Node>
<StgValue><ssdm name="lshr_ln"/></StgValue>
</operation>

<operation id="75" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="enable_echo_read" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="105" bw="64" op_0_bw="12">
<![CDATA[
if.end.i_ifconv:3 %zext_ln28 = zext i12 %lshr_ln

]]></Node>
<StgValue><ssdm name="zext_ln28"/></StgValue>
</operation>

<operation id="76" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="enable_echo_read" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="106" bw="12" op_0_bw="24" op_1_bw="64" op_2_bw="64">
<![CDATA[
if.end.i_ifconv:4 %echo_stream_axis_sample_0_stream_axis_sample_0_bool_delay_buffer_addr = getelementptr i24 %echo_stream_axis_sample_0_stream_axis_sample_0_bool_delay_buffer, i64 0, i64 %zext_ln28

]]></Node>
<StgValue><ssdm name="echo_stream_axis_sample_0_stream_axis_sample_0_bool_delay_buffer_addr"/></StgValue>
</operation>

<operation id="77" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="enable_echo_read" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="107" bw="12" op_0_bw="24" op_1_bw="64" op_2_bw="64">
<![CDATA[
if.end.i_ifconv:5 %echo_stream_axis_sample_0_stream_axis_sample_0_bool_delay_buffer_13_addr = getelementptr i24 %echo_stream_axis_sample_0_stream_axis_sample_0_bool_delay_buffer_13, i64 0, i64 %zext_ln28

]]></Node>
<StgValue><ssdm name="echo_stream_axis_sample_0_stream_axis_sample_0_bool_delay_buffer_13_addr"/></StgValue>
</operation>

<operation id="78" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="enable_echo_read" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="108" bw="12" op_0_bw="24" op_1_bw="64" op_2_bw="64">
<![CDATA[
if.end.i_ifconv:6 %echo_stream_axis_sample_0_stream_axis_sample_0_bool_delay_buffer_14_addr = getelementptr i24 %echo_stream_axis_sample_0_stream_axis_sample_0_bool_delay_buffer_14, i64 0, i64 %zext_ln28

]]></Node>
<StgValue><ssdm name="echo_stream_axis_sample_0_stream_axis_sample_0_bool_delay_buffer_14_addr"/></StgValue>
</operation>

<operation id="79" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="enable_echo_read" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="109" bw="12" op_0_bw="24" op_1_bw="64" op_2_bw="64">
<![CDATA[
if.end.i_ifconv:7 %echo_stream_axis_sample_0_stream_axis_sample_0_bool_delay_buffer_15_addr = getelementptr i24 %echo_stream_axis_sample_0_stream_axis_sample_0_bool_delay_buffer_15, i64 0, i64 %zext_ln28

]]></Node>
<StgValue><ssdm name="echo_stream_axis_sample_0_stream_axis_sample_0_bool_delay_buffer_15_addr"/></StgValue>
</operation>

<operation id="80" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="enable_echo_read" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="110" bw="12" op_0_bw="24" op_1_bw="64" op_2_bw="64">
<![CDATA[
if.end.i_ifconv:8 %echo_stream_axis_sample_0_stream_axis_sample_0_bool_delay_buffer_16_addr = getelementptr i24 %echo_stream_axis_sample_0_stream_axis_sample_0_bool_delay_buffer_16, i64 0, i64 %zext_ln28

]]></Node>
<StgValue><ssdm name="echo_stream_axis_sample_0_stream_axis_sample_0_bool_delay_buffer_16_addr"/></StgValue>
</operation>

<operation id="81" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="enable_echo_read" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="111" bw="12" op_0_bw="24" op_1_bw="64" op_2_bw="64">
<![CDATA[
if.end.i_ifconv:9 %echo_stream_axis_sample_0_stream_axis_sample_0_bool_delay_buffer_17_addr = getelementptr i24 %echo_stream_axis_sample_0_stream_axis_sample_0_bool_delay_buffer_17, i64 0, i64 %zext_ln28

]]></Node>
<StgValue><ssdm name="echo_stream_axis_sample_0_stream_axis_sample_0_bool_delay_buffer_17_addr"/></StgValue>
</operation>

<operation id="82" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="enable_echo_read" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="112" bw="12" op_0_bw="24" op_1_bw="64" op_2_bw="64">
<![CDATA[
if.end.i_ifconv:10 %echo_stream_axis_sample_0_stream_axis_sample_0_bool_delay_buffer_18_addr = getelementptr i24 %echo_stream_axis_sample_0_stream_axis_sample_0_bool_delay_buffer_18, i64 0, i64 %zext_ln28

]]></Node>
<StgValue><ssdm name="echo_stream_axis_sample_0_stream_axis_sample_0_bool_delay_buffer_18_addr"/></StgValue>
</operation>

<operation id="83" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="enable_echo_read" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="113" bw="12" op_0_bw="24" op_1_bw="64" op_2_bw="64">
<![CDATA[
if.end.i_ifconv:11 %echo_stream_axis_sample_0_stream_axis_sample_0_bool_delay_buffer_19_addr = getelementptr i24 %echo_stream_axis_sample_0_stream_axis_sample_0_bool_delay_buffer_19, i64 0, i64 %zext_ln28

]]></Node>
<StgValue><ssdm name="echo_stream_axis_sample_0_stream_axis_sample_0_bool_delay_buffer_19_addr"/></StgValue>
</operation>

<operation id="84" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="enable_echo_read" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="114" bw="12" op_0_bw="24" op_1_bw="64" op_2_bw="64">
<![CDATA[
if.end.i_ifconv:12 %echo_stream_axis_sample_0_stream_axis_sample_0_bool_delay_buffer_20_addr = getelementptr i24 %echo_stream_axis_sample_0_stream_axis_sample_0_bool_delay_buffer_20, i64 0, i64 %zext_ln28

]]></Node>
<StgValue><ssdm name="echo_stream_axis_sample_0_stream_axis_sample_0_bool_delay_buffer_20_addr"/></StgValue>
</operation>

<operation id="85" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="enable_echo_read" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="115" bw="12" op_0_bw="24" op_1_bw="64" op_2_bw="64">
<![CDATA[
if.end.i_ifconv:13 %echo_stream_axis_sample_0_stream_axis_sample_0_bool_delay_buffer_21_addr = getelementptr i24 %echo_stream_axis_sample_0_stream_axis_sample_0_bool_delay_buffer_21, i64 0, i64 %zext_ln28

]]></Node>
<StgValue><ssdm name="echo_stream_axis_sample_0_stream_axis_sample_0_bool_delay_buffer_21_addr"/></StgValue>
</operation>

<operation id="86" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="enable_echo_read" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="116" bw="12" op_0_bw="24" op_1_bw="64" op_2_bw="64">
<![CDATA[
if.end.i_ifconv:14 %p_ZZ4echoRN3hls6streamI11axis_sampleLi0EEES3_bE12delay_buffer_10_addr = getelementptr i24 %p_ZZ4echoRN3hls6streamI11axis_sampleLi0EEES3_bE12delay_buffer_10, i64 0, i64 %zext_ln28

]]></Node>
<StgValue><ssdm name="p_ZZ4echoRN3hls6streamI11axis_sampleLi0EEES3_bE12delay_buffer_10_addr"/></StgValue>
</operation>

<operation id="87" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="enable_echo_read" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="117" bw="12" op_0_bw="24" op_1_bw="64" op_2_bw="64">
<![CDATA[
if.end.i_ifconv:15 %p_ZZ4echoRN3hls6streamI11axis_sampleLi0EEES3_bE12delay_buffer_11_addr = getelementptr i24 %p_ZZ4echoRN3hls6streamI11axis_sampleLi0EEES3_bE12delay_buffer_11, i64 0, i64 %zext_ln28

]]></Node>
<StgValue><ssdm name="p_ZZ4echoRN3hls6streamI11axis_sampleLi0EEES3_bE12delay_buffer_11_addr"/></StgValue>
</operation>

<operation id="88" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="enable_echo_read" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="118" bw="12" op_0_bw="24" op_1_bw="64" op_2_bw="64">
<![CDATA[
if.end.i_ifconv:16 %p_ZZ4echoRN3hls6streamI11axis_sampleLi0EEES3_bE12delay_buffer_12_addr = getelementptr i24 %p_ZZ4echoRN3hls6streamI11axis_sampleLi0EEES3_bE12delay_buffer_12, i64 0, i64 %zext_ln28

]]></Node>
<StgValue><ssdm name="p_ZZ4echoRN3hls6streamI11axis_sampleLi0EEES3_bE12delay_buffer_12_addr"/></StgValue>
</operation>

<operation id="89" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="enable_echo_read" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="119" bw="12" op_0_bw="24" op_1_bw="64" op_2_bw="64">
<![CDATA[
if.end.i_ifconv:17 %p_ZZ4echoRN3hls6streamI11axis_sampleLi0EEES3_bE12delay_buffer_13_addr = getelementptr i24 %p_ZZ4echoRN3hls6streamI11axis_sampleLi0EEES3_bE12delay_buffer_13, i64 0, i64 %zext_ln28

]]></Node>
<StgValue><ssdm name="p_ZZ4echoRN3hls6streamI11axis_sampleLi0EEES3_bE12delay_buffer_13_addr"/></StgValue>
</operation>

<operation id="90" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="enable_echo_read" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="120" bw="12" op_0_bw="24" op_1_bw="64" op_2_bw="64">
<![CDATA[
if.end.i_ifconv:18 %p_ZZ4echoRN3hls6streamI11axis_sampleLi0EEES3_bE12delay_buffer_14_addr = getelementptr i24 %p_ZZ4echoRN3hls6streamI11axis_sampleLi0EEES3_bE12delay_buffer_14, i64 0, i64 %zext_ln28

]]></Node>
<StgValue><ssdm name="p_ZZ4echoRN3hls6streamI11axis_sampleLi0EEES3_bE12delay_buffer_14_addr"/></StgValue>
</operation>

<operation id="91" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="enable_echo_read" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="121" bw="12" op_0_bw="24" op_1_bw="64" op_2_bw="64">
<![CDATA[
if.end.i_ifconv:19 %echo_hls_stream_axis_sample_0_hls_stream_axis_sample_0_bool_delay_buffer = getelementptr i24 %p_ZZ4echoRN3hls6streamI11axis_sampleLi0EEES3_bE12delay_buffer_15, i64 0, i64 %zext_ln28

]]></Node>
<StgValue><ssdm name="echo_hls_stream_axis_sample_0_hls_stream_axis_sample_0_bool_delay_buffer"/></StgValue>
</operation>

<operation id="92" st_id="1" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="enable_echo_read" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="122" bw="24" op_0_bw="12">
<![CDATA[
if.end.i_ifconv:20 %echo_stream_axis_sample_0_stream_axis_sample_0_bool_delay_buffer_load = load i12 %echo_stream_axis_sample_0_stream_axis_sample_0_bool_delay_buffer_addr

]]></Node>
<StgValue><ssdm name="echo_stream_axis_sample_0_stream_axis_sample_0_bool_delay_buffer_load"/></StgValue>
</operation>

<operation id="93" st_id="1" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="enable_echo_read" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="123" bw="24" op_0_bw="12">
<![CDATA[
if.end.i_ifconv:21 %echo_stream_axis_sample_0_stream_axis_sample_0_bool_delay_buffer_13_load = load i12 %echo_stream_axis_sample_0_stream_axis_sample_0_bool_delay_buffer_13_addr

]]></Node>
<StgValue><ssdm name="echo_stream_axis_sample_0_stream_axis_sample_0_bool_delay_buffer_13_load"/></StgValue>
</operation>

<operation id="94" st_id="1" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="enable_echo_read" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="124" bw="24" op_0_bw="12">
<![CDATA[
if.end.i_ifconv:22 %echo_stream_axis_sample_0_stream_axis_sample_0_bool_delay_buffer_14_load = load i12 %echo_stream_axis_sample_0_stream_axis_sample_0_bool_delay_buffer_14_addr

]]></Node>
<StgValue><ssdm name="echo_stream_axis_sample_0_stream_axis_sample_0_bool_delay_buffer_14_load"/></StgValue>
</operation>

<operation id="95" st_id="1" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="enable_echo_read" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="125" bw="24" op_0_bw="12">
<![CDATA[
if.end.i_ifconv:23 %echo_stream_axis_sample_0_stream_axis_sample_0_bool_delay_buffer_15_load = load i12 %echo_stream_axis_sample_0_stream_axis_sample_0_bool_delay_buffer_15_addr

]]></Node>
<StgValue><ssdm name="echo_stream_axis_sample_0_stream_axis_sample_0_bool_delay_buffer_15_load"/></StgValue>
</operation>

<operation id="96" st_id="1" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="enable_echo_read" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="126" bw="24" op_0_bw="12">
<![CDATA[
if.end.i_ifconv:24 %echo_stream_axis_sample_0_stream_axis_sample_0_bool_delay_buffer_16_load = load i12 %echo_stream_axis_sample_0_stream_axis_sample_0_bool_delay_buffer_16_addr

]]></Node>
<StgValue><ssdm name="echo_stream_axis_sample_0_stream_axis_sample_0_bool_delay_buffer_16_load"/></StgValue>
</operation>

<operation id="97" st_id="1" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="enable_echo_read" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="127" bw="24" op_0_bw="12">
<![CDATA[
if.end.i_ifconv:25 %echo_stream_axis_sample_0_stream_axis_sample_0_bool_delay_buffer_17_load = load i12 %echo_stream_axis_sample_0_stream_axis_sample_0_bool_delay_buffer_17_addr

]]></Node>
<StgValue><ssdm name="echo_stream_axis_sample_0_stream_axis_sample_0_bool_delay_buffer_17_load"/></StgValue>
</operation>

<operation id="98" st_id="1" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="enable_echo_read" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="128" bw="24" op_0_bw="12">
<![CDATA[
if.end.i_ifconv:26 %echo_stream_axis_sample_0_stream_axis_sample_0_bool_delay_buffer_18_load = load i12 %echo_stream_axis_sample_0_stream_axis_sample_0_bool_delay_buffer_18_addr

]]></Node>
<StgValue><ssdm name="echo_stream_axis_sample_0_stream_axis_sample_0_bool_delay_buffer_18_load"/></StgValue>
</operation>

<operation id="99" st_id="1" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="enable_echo_read" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="129" bw="24" op_0_bw="12">
<![CDATA[
if.end.i_ifconv:27 %echo_stream_axis_sample_0_stream_axis_sample_0_bool_delay_buffer_19_load = load i12 %echo_stream_axis_sample_0_stream_axis_sample_0_bool_delay_buffer_19_addr

]]></Node>
<StgValue><ssdm name="echo_stream_axis_sample_0_stream_axis_sample_0_bool_delay_buffer_19_load"/></StgValue>
</operation>

<operation id="100" st_id="1" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="enable_echo_read" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="130" bw="24" op_0_bw="12">
<![CDATA[
if.end.i_ifconv:28 %echo_stream_axis_sample_0_stream_axis_sample_0_bool_delay_buffer_20_load = load i12 %echo_stream_axis_sample_0_stream_axis_sample_0_bool_delay_buffer_20_addr

]]></Node>
<StgValue><ssdm name="echo_stream_axis_sample_0_stream_axis_sample_0_bool_delay_buffer_20_load"/></StgValue>
</operation>

<operation id="101" st_id="1" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="enable_echo_read" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="131" bw="24" op_0_bw="12">
<![CDATA[
if.end.i_ifconv:29 %echo_stream_axis_sample_0_stream_axis_sample_0_bool_delay_buffer_21_load = load i12 %echo_stream_axis_sample_0_stream_axis_sample_0_bool_delay_buffer_21_addr

]]></Node>
<StgValue><ssdm name="echo_stream_axis_sample_0_stream_axis_sample_0_bool_delay_buffer_21_load"/></StgValue>
</operation>

<operation id="102" st_id="1" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="enable_echo_read" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="132" bw="24" op_0_bw="12">
<![CDATA[
if.end.i_ifconv:30 %p_ZZ4echoRN3hls6streamI11axis_sampleLi0EEES3_bE12delay_buffer_10_load = load i12 %p_ZZ4echoRN3hls6streamI11axis_sampleLi0EEES3_bE12delay_buffer_10_addr

]]></Node>
<StgValue><ssdm name="p_ZZ4echoRN3hls6streamI11axis_sampleLi0EEES3_bE12delay_buffer_10_load"/></StgValue>
</operation>

<operation id="103" st_id="1" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="enable_echo_read" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="133" bw="24" op_0_bw="12">
<![CDATA[
if.end.i_ifconv:31 %echo_hls_stream_axis_sample_0_hls_stream_axis_sample_0_bool_delay_buffer_23 = load i12 %p_ZZ4echoRN3hls6streamI11axis_sampleLi0EEES3_bE12delay_buffer_11_addr

]]></Node>
<StgValue><ssdm name="echo_hls_stream_axis_sample_0_hls_stream_axis_sample_0_bool_delay_buffer_23"/></StgValue>
</operation>

<operation id="104" st_id="1" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="enable_echo_read" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="134" bw="24" op_0_bw="12">
<![CDATA[
if.end.i_ifconv:32 %echo_hls_stream_axis_sample_0_hls_stream_axis_sample_0_bool_delay_buffer_24 = load i12 %p_ZZ4echoRN3hls6streamI11axis_sampleLi0EEES3_bE12delay_buffer_12_addr

]]></Node>
<StgValue><ssdm name="echo_hls_stream_axis_sample_0_hls_stream_axis_sample_0_bool_delay_buffer_24"/></StgValue>
</operation>

<operation id="105" st_id="1" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="enable_echo_read" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="135" bw="24" op_0_bw="12">
<![CDATA[
if.end.i_ifconv:33 %echo_hls_stream_axis_sample_0_hls_stream_axis_sample_0_bool_delay_buffer_25 = load i12 %p_ZZ4echoRN3hls6streamI11axis_sampleLi0EEES3_bE12delay_buffer_13_addr

]]></Node>
<StgValue><ssdm name="echo_hls_stream_axis_sample_0_hls_stream_axis_sample_0_bool_delay_buffer_25"/></StgValue>
</operation>

<operation id="106" st_id="1" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="enable_echo_read" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="136" bw="24" op_0_bw="12">
<![CDATA[
if.end.i_ifconv:34 %echo_hls_stream_axis_sample_0_hls_stream_axis_sample_0_bool_delay_buffer_26 = load i12 %p_ZZ4echoRN3hls6streamI11axis_sampleLi0EEES3_bE12delay_buffer_14_addr

]]></Node>
<StgValue><ssdm name="echo_hls_stream_axis_sample_0_hls_stream_axis_sample_0_bool_delay_buffer_26"/></StgValue>
</operation>

<operation id="107" st_id="1" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="enable_echo_read" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="137" bw="24" op_0_bw="12">
<![CDATA[
if.end.i_ifconv:35 %echo_hls_stream_axis_sample_0_hls_stream_axis_sample_0_bool_delay_buffer_27 = load i12 %echo_hls_stream_axis_sample_0_hls_stream_axis_sample_0_bool_delay_buffer

]]></Node>
<StgValue><ssdm name="echo_hls_stream_axis_sample_0_hls_stream_axis_sample_0_bool_delay_buffer_27"/></StgValue>
</operation>

<operation id="108" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="enable_echo_read" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="179" bw="0" op_0_bw="4" op_1_bw="0" op_2_bw="4" op_3_bw="0" op_4_bw="4" op_5_bw="0" op_6_bw="4" op_7_bw="0" op_8_bw="4" op_9_bw="0" op_10_bw="4" op_11_bw="0" op_12_bw="4" op_13_bw="0" op_14_bw="4" op_15_bw="0" op_16_bw="4" op_17_bw="0" op_18_bw="4" op_19_bw="0" op_20_bw="4" op_21_bw="0" op_22_bw="4" op_23_bw="0" op_24_bw="4" op_25_bw="0" op_26_bw="4" op_27_bw="0" op_28_bw="4" op_29_bw="0" op_30_bw="4" op_31_bw="0">
<![CDATA[
if.end.i_ifconv:77 %switch_ln34 = switch i4 %trunc_ln28, void %arrayidx.case.15.i, i4 0, void %arrayidx.case.0.i, i4 1, void %arrayidx.case.1.i, i4 2, void %arrayidx.case.2.i, i4 3, void %arrayidx.case.3.i, i4 4, void %arrayidx.case.4.i, i4 5, void %arrayidx.case.5.i, i4 6, void %arrayidx.case.6.i, i4 7, void %arrayidx.case.7.i, i4 8, void %arrayidx.case.8.i, i4 9, void %arrayidx.case.9.i, i4 10, void %arrayidx.case.10.i, i4 11, void %arrayidx.case.11.i, i4 12, void %arrayidx.case.12.i, i4 13, void %arrayidx.case.13.i, i4 14, void %arrayidx.case.14.i

]]></Node>
<StgValue><ssdm name="switch_ln34"/></StgValue>
</operation>

<operation id="109" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="enable_echo_read" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="229" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
arrayidx.exit.i:0 %add_ln37 = add i17 %delay_index_load, i17 1

]]></Node>
<StgValue><ssdm name="add_ln37"/></StgValue>
</operation>

<operation id="110" st_id="1" stage="21" lat="21">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="enable_echo_read" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="230" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
arrayidx.exit.i:1 %srem_ln37 = srem i17 %add_ln37, i17 48000

]]></Node>
<StgValue><ssdm name="srem_ln37"/></StgValue>
</operation>

<operation id="111" st_id="1" stage="6" lat="6">
<core>Int2Float</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="236" bw="32" op_0_bw="32">
<![CDATA[
_Z4echoRN3hls6streamI11axis_sampleLi0EEES3_b.exit:0 %gain_low_1 = sitofp i32 %gain_low_read

]]></Node>
<StgValue><ssdm name="gain_low_1"/></StgValue>
</operation>

<operation id="112" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="244" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
_Z4echoRN3hls6streamI11axis_sampleLi0EEES3_b.exit:8 %br_ln53 = br i1 %enable_eq_read, void %if.then.i11, void %if.end.i18_ifconv

]]></Node>
<StgValue><ssdm name="br_ln53"/></StgValue>
</operation>
</state>

<state id="2" st_id="2">

<operation id="113" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="42" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:3 %gain_mid_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %gain_mid

]]></Node>
<StgValue><ssdm name="gain_mid_read"/></StgValue>
</operation>

<operation id="114" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="enable_distortion_read" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="77" bw="25" op_0_bw="25" op_1_bw="1" op_2_bw="24">
<![CDATA[
if.then.i:0 %p_1 = bitconcatenate i25 @_ssdm_op_BitConcatenate.i25.i1.i24, i1 %sample_in_last, i24 %sample_in_data

]]></Node>
<StgValue><ssdm name="p_1"/></StgValue>
</operation>

<operation id="115" st_id="2" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="enable_distortion_read" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="78" bw="0" op_0_bw="0" op_1_bw="25" op_2_bw="25">
<![CDATA[
if.then.i:1 %write_ln18 = write void @_ssdm_op_Write.ap_fifo.volatile.i25P0A, i25 %temp1, i25 %p_1

]]></Node>
<StgValue><ssdm name="write_ln18"/></StgValue>
</operation>

<operation id="116" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="enable_distortion_read" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="79" bw="0" op_0_bw="0">
<![CDATA[
if.then.i:2 %br_ln19 = br void %_Z10distortionRN3hls6streamI11axis_sampleLi0EEES3_bbi.exit

]]></Node>
<StgValue><ssdm name="br_ln19"/></StgValue>
</operation>

<operation id="117" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="enable_distortion_read" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="89" bw="24" op_0_bw="1" op_1_bw="24" op_2_bw="24">
<![CDATA[
if.then4.i:8 %x = select i1 %icmp_ln30, i24 %x_2, i24 %x_1

]]></Node>
<StgValue><ssdm name="x"/></StgValue>
</operation>

<operation id="118" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="enable_distortion_read" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="90" bw="25" op_0_bw="25" op_1_bw="1" op_2_bw="24">
<![CDATA[
if.then4.i:9 %p_s = bitconcatenate i25 @_ssdm_op_BitConcatenate.i25.i1.i24, i1 %sample_in_last, i24 %x

]]></Node>
<StgValue><ssdm name="p_s"/></StgValue>
</operation>

<operation id="119" st_id="2" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="enable_distortion_read" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="91" bw="0" op_0_bw="0" op_1_bw="25" op_2_bw="25">
<![CDATA[
if.then4.i:10 %write_ln42 = write void @_ssdm_op_Write.ap_fifo.volatile.i25P0A, i25 %temp1, i25 %p_s

]]></Node>
<StgValue><ssdm name="write_ln42"/></StgValue>
</operation>

<operation id="120" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="enable_distortion_read" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="92" bw="0" op_0_bw="0">
<![CDATA[
if.then4.i:11 %br_ln43 = br void %_Z10distortionRN3hls6streamI11axis_sampleLi0EEES3_bbi.exit

]]></Node>
<StgValue><ssdm name="br_ln43"/></StgValue>
</operation>

<operation id="121" st_id="2" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="enable_echo_read" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="122" bw="24" op_0_bw="12">
<![CDATA[
if.end.i_ifconv:20 %echo_stream_axis_sample_0_stream_axis_sample_0_bool_delay_buffer_load = load i12 %echo_stream_axis_sample_0_stream_axis_sample_0_bool_delay_buffer_addr

]]></Node>
<StgValue><ssdm name="echo_stream_axis_sample_0_stream_axis_sample_0_bool_delay_buffer_load"/></StgValue>
</operation>

<operation id="122" st_id="2" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="enable_echo_read" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="123" bw="24" op_0_bw="12">
<![CDATA[
if.end.i_ifconv:21 %echo_stream_axis_sample_0_stream_axis_sample_0_bool_delay_buffer_13_load = load i12 %echo_stream_axis_sample_0_stream_axis_sample_0_bool_delay_buffer_13_addr

]]></Node>
<StgValue><ssdm name="echo_stream_axis_sample_0_stream_axis_sample_0_bool_delay_buffer_13_load"/></StgValue>
</operation>

<operation id="123" st_id="2" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="enable_echo_read" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="124" bw="24" op_0_bw="12">
<![CDATA[
if.end.i_ifconv:22 %echo_stream_axis_sample_0_stream_axis_sample_0_bool_delay_buffer_14_load = load i12 %echo_stream_axis_sample_0_stream_axis_sample_0_bool_delay_buffer_14_addr

]]></Node>
<StgValue><ssdm name="echo_stream_axis_sample_0_stream_axis_sample_0_bool_delay_buffer_14_load"/></StgValue>
</operation>

<operation id="124" st_id="2" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="enable_echo_read" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="125" bw="24" op_0_bw="12">
<![CDATA[
if.end.i_ifconv:23 %echo_stream_axis_sample_0_stream_axis_sample_0_bool_delay_buffer_15_load = load i12 %echo_stream_axis_sample_0_stream_axis_sample_0_bool_delay_buffer_15_addr

]]></Node>
<StgValue><ssdm name="echo_stream_axis_sample_0_stream_axis_sample_0_bool_delay_buffer_15_load"/></StgValue>
</operation>

<operation id="125" st_id="2" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="enable_echo_read" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="126" bw="24" op_0_bw="12">
<![CDATA[
if.end.i_ifconv:24 %echo_stream_axis_sample_0_stream_axis_sample_0_bool_delay_buffer_16_load = load i12 %echo_stream_axis_sample_0_stream_axis_sample_0_bool_delay_buffer_16_addr

]]></Node>
<StgValue><ssdm name="echo_stream_axis_sample_0_stream_axis_sample_0_bool_delay_buffer_16_load"/></StgValue>
</operation>

<operation id="126" st_id="2" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="enable_echo_read" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="127" bw="24" op_0_bw="12">
<![CDATA[
if.end.i_ifconv:25 %echo_stream_axis_sample_0_stream_axis_sample_0_bool_delay_buffer_17_load = load i12 %echo_stream_axis_sample_0_stream_axis_sample_0_bool_delay_buffer_17_addr

]]></Node>
<StgValue><ssdm name="echo_stream_axis_sample_0_stream_axis_sample_0_bool_delay_buffer_17_load"/></StgValue>
</operation>

<operation id="127" st_id="2" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="enable_echo_read" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="128" bw="24" op_0_bw="12">
<![CDATA[
if.end.i_ifconv:26 %echo_stream_axis_sample_0_stream_axis_sample_0_bool_delay_buffer_18_load = load i12 %echo_stream_axis_sample_0_stream_axis_sample_0_bool_delay_buffer_18_addr

]]></Node>
<StgValue><ssdm name="echo_stream_axis_sample_0_stream_axis_sample_0_bool_delay_buffer_18_load"/></StgValue>
</operation>

<operation id="128" st_id="2" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="enable_echo_read" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="129" bw="24" op_0_bw="12">
<![CDATA[
if.end.i_ifconv:27 %echo_stream_axis_sample_0_stream_axis_sample_0_bool_delay_buffer_19_load = load i12 %echo_stream_axis_sample_0_stream_axis_sample_0_bool_delay_buffer_19_addr

]]></Node>
<StgValue><ssdm name="echo_stream_axis_sample_0_stream_axis_sample_0_bool_delay_buffer_19_load"/></StgValue>
</operation>

<operation id="129" st_id="2" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="enable_echo_read" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="130" bw="24" op_0_bw="12">
<![CDATA[
if.end.i_ifconv:28 %echo_stream_axis_sample_0_stream_axis_sample_0_bool_delay_buffer_20_load = load i12 %echo_stream_axis_sample_0_stream_axis_sample_0_bool_delay_buffer_20_addr

]]></Node>
<StgValue><ssdm name="echo_stream_axis_sample_0_stream_axis_sample_0_bool_delay_buffer_20_load"/></StgValue>
</operation>

<operation id="130" st_id="2" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="enable_echo_read" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="131" bw="24" op_0_bw="12">
<![CDATA[
if.end.i_ifconv:29 %echo_stream_axis_sample_0_stream_axis_sample_0_bool_delay_buffer_21_load = load i12 %echo_stream_axis_sample_0_stream_axis_sample_0_bool_delay_buffer_21_addr

]]></Node>
<StgValue><ssdm name="echo_stream_axis_sample_0_stream_axis_sample_0_bool_delay_buffer_21_load"/></StgValue>
</operation>

<operation id="131" st_id="2" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="enable_echo_read" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="132" bw="24" op_0_bw="12">
<![CDATA[
if.end.i_ifconv:30 %p_ZZ4echoRN3hls6streamI11axis_sampleLi0EEES3_bE12delay_buffer_10_load = load i12 %p_ZZ4echoRN3hls6streamI11axis_sampleLi0EEES3_bE12delay_buffer_10_addr

]]></Node>
<StgValue><ssdm name="p_ZZ4echoRN3hls6streamI11axis_sampleLi0EEES3_bE12delay_buffer_10_load"/></StgValue>
</operation>

<operation id="132" st_id="2" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="enable_echo_read" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="133" bw="24" op_0_bw="12">
<![CDATA[
if.end.i_ifconv:31 %echo_hls_stream_axis_sample_0_hls_stream_axis_sample_0_bool_delay_buffer_23 = load i12 %p_ZZ4echoRN3hls6streamI11axis_sampleLi0EEES3_bE12delay_buffer_11_addr

]]></Node>
<StgValue><ssdm name="echo_hls_stream_axis_sample_0_hls_stream_axis_sample_0_bool_delay_buffer_23"/></StgValue>
</operation>

<operation id="133" st_id="2" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="enable_echo_read" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="134" bw="24" op_0_bw="12">
<![CDATA[
if.end.i_ifconv:32 %echo_hls_stream_axis_sample_0_hls_stream_axis_sample_0_bool_delay_buffer_24 = load i12 %p_ZZ4echoRN3hls6streamI11axis_sampleLi0EEES3_bE12delay_buffer_12_addr

]]></Node>
<StgValue><ssdm name="echo_hls_stream_axis_sample_0_hls_stream_axis_sample_0_bool_delay_buffer_24"/></StgValue>
</operation>

<operation id="134" st_id="2" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="enable_echo_read" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="135" bw="24" op_0_bw="12">
<![CDATA[
if.end.i_ifconv:33 %echo_hls_stream_axis_sample_0_hls_stream_axis_sample_0_bool_delay_buffer_25 = load i12 %p_ZZ4echoRN3hls6streamI11axis_sampleLi0EEES3_bE12delay_buffer_13_addr

]]></Node>
<StgValue><ssdm name="echo_hls_stream_axis_sample_0_hls_stream_axis_sample_0_bool_delay_buffer_25"/></StgValue>
</operation>

<operation id="135" st_id="2" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="enable_echo_read" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="136" bw="24" op_0_bw="12">
<![CDATA[
if.end.i_ifconv:34 %echo_hls_stream_axis_sample_0_hls_stream_axis_sample_0_bool_delay_buffer_26 = load i12 %p_ZZ4echoRN3hls6streamI11axis_sampleLi0EEES3_bE12delay_buffer_14_addr

]]></Node>
<StgValue><ssdm name="echo_hls_stream_axis_sample_0_hls_stream_axis_sample_0_bool_delay_buffer_26"/></StgValue>
</operation>

<operation id="136" st_id="2" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="enable_echo_read" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="137" bw="24" op_0_bw="12">
<![CDATA[
if.end.i_ifconv:35 %echo_hls_stream_axis_sample_0_hls_stream_axis_sample_0_bool_delay_buffer_27 = load i12 %echo_hls_stream_axis_sample_0_hls_stream_axis_sample_0_bool_delay_buffer

]]></Node>
<StgValue><ssdm name="echo_hls_stream_axis_sample_0_hls_stream_axis_sample_0_bool_delay_buffer_27"/></StgValue>
</operation>

<operation id="137" st_id="2" stage="1" lat="1">
<core>BinarySparseMux_DontCare</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="enable_echo_read" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="138" bw="24" op_0_bw="24" op_1_bw="4" op_2_bw="24" op_3_bw="4" op_4_bw="24" op_5_bw="4" op_6_bw="24" op_7_bw="4" op_8_bw="24" op_9_bw="4" op_10_bw="24" op_11_bw="4" op_12_bw="24" op_13_bw="4" op_14_bw="24" op_15_bw="4" op_16_bw="24" op_17_bw="4" op_18_bw="24" op_19_bw="4" op_20_bw="24" op_21_bw="4" op_22_bw="24" op_23_bw="4" op_24_bw="24" op_25_bw="4" op_26_bw="24" op_27_bw="4" op_28_bw="24" op_29_bw="4" op_30_bw="24" op_31_bw="4" op_32_bw="24" op_33_bw="24" op_34_bw="4">
<![CDATA[
if.end.i_ifconv:36 %delayed_sample = sparsemux i24 @_ssdm_op_SparseMux.ap_auto.16i24.i24.i4, i4 0, i24 %echo_stream_axis_sample_0_stream_axis_sample_0_bool_delay_buffer_load, i4 1, i24 %echo_stream_axis_sample_0_stream_axis_sample_0_bool_delay_buffer_13_load, i4 2, i24 %echo_stream_axis_sample_0_stream_axis_sample_0_bool_delay_buffer_14_load, i4 3, i24 %echo_stream_axis_sample_0_stream_axis_sample_0_bool_delay_buffer_15_load, i4 4, i24 %echo_stream_axis_sample_0_stream_axis_sample_0_bool_delay_buffer_16_load, i4 5, i24 %echo_stream_axis_sample_0_stream_axis_sample_0_bool_delay_buffer_17_load, i4 6, i24 %echo_stream_axis_sample_0_stream_axis_sample_0_bool_delay_buffer_18_load, i4 7, i24 %echo_stream_axis_sample_0_stream_axis_sample_0_bool_delay_buffer_19_load, i4 8, i24 %echo_stream_axis_sample_0_stream_axis_sample_0_bool_delay_buffer_20_load, i4 9, i24 %echo_stream_axis_sample_0_stream_axis_sample_0_bool_delay_buffer_21_load, i4 10, i24 %p_ZZ4echoRN3hls6streamI11axis_sampleLi0EEES3_bE12delay_buffer_10_load, i4 11, i24 %echo_hls_stream_axis_sample_0_hls_stream_axis_sample_0_bool_delay_buffer_23, i4 12, i24 %echo_hls_stream_axis_sample_0_hls_stream_axis_sample_0_bool_delay_buffer_24, i4 13, i24 %echo_hls_stream_axis_sample_0_hls_stream_axis_sample_0_bool_delay_buffer_25, i4 14, i24 %echo_hls_stream_axis_sample_0_hls_stream_axis_sample_0_bool_delay_buffer_26, i4 15, i24 %echo_hls_stream_axis_sample_0_hls_stream_axis_sample_0_bool_delay_buffer_27, i24 0, i4 %trunc_ln28

]]></Node>
<StgValue><ssdm name="delayed_sample"/></StgValue>
</operation>

<operation id="138" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="enable_echo_read" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="139" bw="32" op_0_bw="24">
<![CDATA[
if.end.i_ifconv:37 %sext_ln31 = sext i24 %delayed_sample

]]></Node>
<StgValue><ssdm name="sext_ln31"/></StgValue>
</operation>

<operation id="139" st_id="2" stage="6" lat="6">
<core>Int2Double</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="enable_echo_read" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="140" bw="64" op_0_bw="32">
<![CDATA[
if.end.i_ifconv:38 %conv_i3_i = sitodp i32 %sext_ln31

]]></Node>
<StgValue><ssdm name="conv_i3_i"/></StgValue>
</operation>

<operation id="140" st_id="2" stage="20" lat="21">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="enable_echo_read" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="230" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
arrayidx.exit.i:1 %srem_ln37 = srem i17 %add_ln37, i17 48000

]]></Node>
<StgValue><ssdm name="srem_ln37"/></StgValue>
</operation>

<operation id="141" st_id="2" stage="5" lat="6">
<core>Int2Float</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="236" bw="32" op_0_bw="32">
<![CDATA[
_Z4echoRN3hls6streamI11axis_sampleLi0EEES3_b.exit:0 %gain_low_1 = sitofp i32 %gain_low_read

]]></Node>
<StgValue><ssdm name="gain_low_1"/></StgValue>
</operation>

<operation id="142" st_id="2" stage="6" lat="6">
<core>Int2Float</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="237" bw="32" op_0_bw="32">
<![CDATA[
_Z4echoRN3hls6streamI11axis_sampleLi0EEES3_b.exit:1 %gain_mid_1 = sitofp i32 %gain_mid_read

]]></Node>
<StgValue><ssdm name="gain_mid_1"/></StgValue>
</operation>
</state>

<state id="3" st_id="3">

<operation id="143" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="39" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
entry:0 %specpipeline_ln11 = specpipeline void @_ssdm_op_SpecPipeline, i32 1, i32 0, i32 0, i32 0, void @empty_2

]]></Node>
<StgValue><ssdm name="specpipeline_ln11"/></StgValue>
</operation>

<operation id="144" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="40" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
entry:1 %spectopmodule_ln6 = spectopmodule void @_ssdm_op_SpecTopModule, void @empty_4

]]></Node>
<StgValue><ssdm name="spectopmodule_ln6"/></StgValue>
</operation>

<operation id="145" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="41" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:2 %gain_high_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %gain_high

]]></Node>
<StgValue><ssdm name="gain_high_read"/></StgValue>
</operation>

<operation id="146" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="48" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32" op_19_bw="32">
<![CDATA[
entry:9 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %in_r, void @empty_0, i32 1, i32 1, void @empty_1, i32 0, i32 0, void @empty_2, void @empty_2, void @empty_2, i32 0, i32 0, i32 0, i32 0, void @empty_2, void @empty_2, i32 4294967295, i32 0, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="147" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="49" bw="0" op_0_bw="0" op_1_bw="64">
<![CDATA[
entry:10 %specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i64 %in_r

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="148" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="50" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32" op_19_bw="32">
<![CDATA[
entry:11 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %out_r, void @empty_0, i32 1, i32 1, void @empty_1, i32 0, i32 0, void @empty_2, void @empty_2, void @empty_2, i32 0, i32 0, i32 0, i32 0, void @empty_2, void @empty_2, i32 4294967295, i32 0, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="149" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="51" bw="0" op_0_bw="0" op_1_bw="64">
<![CDATA[
entry:12 %specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i64 %out_r

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="150" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="52" bw="0" op_0_bw="0" op_1_bw="1">
<![CDATA[
entry:13 %specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i1 %enable_distortion

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="151" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="53" bw="0" op_0_bw="0" op_1_bw="1" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32" op_19_bw="32">
<![CDATA[
entry:14 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i1 %enable_distortion, void @empty_3, i32 0, i32 0, void @empty_2, i32 0, i32 0, void @empty_2, void @empty_2, void @empty_2, i32 0, i32 0, i32 0, i32 0, void @empty_2, void @empty_2, i32 4294967295, i32 0, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="152" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="54" bw="0" op_0_bw="0" op_1_bw="1">
<![CDATA[
entry:15 %specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i1 %enable_echo

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="153" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="55" bw="0" op_0_bw="0" op_1_bw="1" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32" op_19_bw="32">
<![CDATA[
entry:16 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i1 %enable_echo, void @empty_3, i32 0, i32 0, void @empty_2, i32 0, i32 0, void @empty_2, void @empty_2, void @empty_2, i32 0, i32 0, i32 0, i32 0, void @empty_2, void @empty_2, i32 4294967295, i32 0, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="154" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="56" bw="0" op_0_bw="0" op_1_bw="1">
<![CDATA[
entry:17 %specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i1 %enable_eq

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="155" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="57" bw="0" op_0_bw="0" op_1_bw="1" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32" op_19_bw="32">
<![CDATA[
entry:18 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i1 %enable_eq, void @empty_3, i32 0, i32 0, void @empty_2, i32 0, i32 0, void @empty_2, void @empty_2, void @empty_2, i32 0, i32 0, i32 0, i32 0, void @empty_2, void @empty_2, i32 4294967295, i32 0, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="156" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="58" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
entry:19 %specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %hard_clip_level

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="157" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="59" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32" op_19_bw="32">
<![CDATA[
entry:20 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %hard_clip_level, void @empty_3, i32 0, i32 0, void @empty_2, i32 0, i32 0, void @empty_2, void @empty_2, void @empty_2, i32 0, i32 0, i32 0, i32 0, void @empty_2, void @empty_2, i32 4294967295, i32 0, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="158" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="60" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
entry:21 %specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %gain_low

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="159" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="61" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32" op_19_bw="32">
<![CDATA[
entry:22 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %gain_low, void @empty_3, i32 0, i32 0, void @empty_2, i32 0, i32 0, void @empty_2, void @empty_2, void @empty_2, i32 0, i32 0, i32 0, i32 0, void @empty_2, void @empty_2, i32 4294967295, i32 0, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="160" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="62" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
entry:23 %specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %gain_mid

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="161" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="63" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32" op_19_bw="32">
<![CDATA[
entry:24 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %gain_mid, void @empty_3, i32 0, i32 0, void @empty_2, i32 0, i32 0, void @empty_2, void @empty_2, void @empty_2, i32 0, i32 0, i32 0, i32 0, void @empty_2, void @empty_2, i32 4294967295, i32 0, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="162" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="64" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
entry:25 %specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %gain_high

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="163" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="65" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32" op_19_bw="32">
<![CDATA[
entry:26 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %gain_high, void @empty_3, i32 0, i32 0, void @empty_2, i32 0, i32 0, void @empty_2, void @empty_2, void @empty_2, i32 0, i32 0, i32 0, i32 0, void @empty_2, void @empty_2, i32 4294967295, i32 0, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="164" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="67" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="25" op_8_bw="25">
<![CDATA[
entry:28 %empty = specchannel i32 @_ssdm_op_SpecChannel, void @temp1_str, i32 1, void @p_str, void @p_str, i32 8, i32 8, i25 %temp1, i25 %temp1

]]></Node>
<StgValue><ssdm name="empty"/></StgValue>
</operation>

<operation id="165" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="68" bw="0" op_0_bw="0" op_1_bw="25" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32" op_19_bw="32">
<![CDATA[
entry:29 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i25 %temp1, void @empty, i32 0, i32 0, void @empty_2, i32 0, i32 0, void @empty_2, void @empty_2, void @empty_2, i32 0, i32 0, i32 0, i32 0, void @empty_2, void @empty_2, i32 4294967295, i32 0, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="166" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="70" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="25" op_8_bw="25">
<![CDATA[
entry:31 %empty_22 = specchannel i32 @_ssdm_op_SpecChannel, void @temp2_str, i32 1, void @p_str, void @p_str, i32 8, i32 8, i25 %temp2, i25 %temp2

]]></Node>
<StgValue><ssdm name="empty_22"/></StgValue>
</operation>

<operation id="167" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="71" bw="0" op_0_bw="0" op_1_bw="25" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32" op_19_bw="32">
<![CDATA[
entry:32 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i25 %temp2, void @empty, i32 0, i32 0, void @empty_2, i32 0, i32 0, void @empty_2, void @empty_2, void @empty_2, i32 0, i32 0, i32 0, i32 0, void @empty_2, void @empty_2, i32 4294967295, i32 0, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="168" st_id="3" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="94" bw="25" op_0_bw="25" op_1_bw="25" op_2_bw="0" op_3_bw="0">
<![CDATA[
_Z10distortionRN3hls6streamI11axis_sampleLi0EEES3_bbi.exit:0 %temp1_read = read i25 @_ssdm_op_Read.ap_fifo.volatile.i25P0A, i25 %temp1

]]></Node>
<StgValue><ssdm name="temp1_read"/></StgValue>
</operation>

<operation id="169" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="95" bw="24" op_0_bw="25">
<![CDATA[
_Z10distortionRN3hls6streamI11axis_sampleLi0EEES3_bbi.exit:1 %input_sample_data = trunc i25 %temp1_read

]]></Node>
<StgValue><ssdm name="input_sample_data"/></StgValue>
</operation>

<operation id="170" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="96" bw="1" op_0_bw="1" op_1_bw="25" op_2_bw="32">
<![CDATA[
_Z10distortionRN3hls6streamI11axis_sampleLi0EEES3_bbi.exit:2 %input_sample_last = bitselect i1 @_ssdm_op_BitSelect.i1.i25.i32, i25 %temp1_read, i32 24

]]></Node>
<StgValue><ssdm name="input_sample_last"/></StgValue>
</operation>

<operation id="171" st_id="3" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="enable_echo_read" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="99" bw="0" op_0_bw="0" op_1_bw="25" op_2_bw="25">
<![CDATA[
if.then.i4:0 %write_ln22 = write void @_ssdm_op_Write.ap_fifo.volatile.i25P0A, i25 %temp2, i25 %temp1_read

]]></Node>
<StgValue><ssdm name="write_ln22"/></StgValue>
</operation>

<operation id="172" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="enable_echo_read" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="100" bw="0" op_0_bw="0">
<![CDATA[
if.then.i4:1 %br_ln23 = br void %_Z4echoRN3hls6streamI11axis_sampleLi0EEES3_b.exit

]]></Node>
<StgValue><ssdm name="br_ln23"/></StgValue>
</operation>

<operation id="173" st_id="3" stage="5" lat="6">
<core>Int2Double</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="enable_echo_read" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="140" bw="64" op_0_bw="32">
<![CDATA[
if.end.i_ifconv:38 %conv_i3_i = sitodp i32 %sext_ln31

]]></Node>
<StgValue><ssdm name="conv_i3_i"/></StgValue>
</operation>

<operation id="174" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="enable_echo_read" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="142" bw="32" op_0_bw="24">
<![CDATA[
if.end.i_ifconv:40 %sext_ln31_1 = sext i24 %input_sample_data

]]></Node>
<StgValue><ssdm name="sext_ln31_1"/></StgValue>
</operation>

<operation id="175" st_id="3" stage="6" lat="6">
<core>Int2Double</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="enable_echo_read" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="143" bw="64" op_0_bw="32">
<![CDATA[
if.end.i_ifconv:41 %conv_i_i = sitodp i32 %sext_ln31_1

]]></Node>
<StgValue><ssdm name="conv_i_i"/></StgValue>
</operation>

<operation id="176" st_id="3" stage="19" lat="21">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="enable_echo_read" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="230" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
arrayidx.exit.i:1 %srem_ln37 = srem i17 %add_ln37, i17 48000

]]></Node>
<StgValue><ssdm name="srem_ln37"/></StgValue>
</operation>

<operation id="177" st_id="3" stage="4" lat="6">
<core>Int2Float</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="236" bw="32" op_0_bw="32">
<![CDATA[
_Z4echoRN3hls6streamI11axis_sampleLi0EEES3_b.exit:0 %gain_low_1 = sitofp i32 %gain_low_read

]]></Node>
<StgValue><ssdm name="gain_low_1"/></StgValue>
</operation>

<operation id="178" st_id="3" stage="5" lat="6">
<core>Int2Float</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="237" bw="32" op_0_bw="32">
<![CDATA[
_Z4echoRN3hls6streamI11axis_sampleLi0EEES3_b.exit:1 %gain_mid_1 = sitofp i32 %gain_mid_read

]]></Node>
<StgValue><ssdm name="gain_mid_1"/></StgValue>
</operation>

<operation id="179" st_id="3" stage="6" lat="6">
<core>Int2Float</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="238" bw="32" op_0_bw="32">
<![CDATA[
_Z4echoRN3hls6streamI11axis_sampleLi0EEES3_b.exit:2 %gain_high_1 = sitofp i32 %gain_high_read

]]></Node>
<StgValue><ssdm name="gain_high_1"/></StgValue>
</operation>
</state>

<state id="4" st_id="4">

<operation id="180" st_id="4" stage="4" lat="6">
<core>Int2Double</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="enable_echo_read" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="140" bw="64" op_0_bw="32">
<![CDATA[
if.end.i_ifconv:38 %conv_i3_i = sitodp i32 %sext_ln31

]]></Node>
<StgValue><ssdm name="conv_i3_i"/></StgValue>
</operation>

<operation id="181" st_id="4" stage="5" lat="6">
<core>Int2Double</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="enable_echo_read" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="143" bw="64" op_0_bw="32">
<![CDATA[
if.end.i_ifconv:41 %conv_i_i = sitodp i32 %sext_ln31_1

]]></Node>
<StgValue><ssdm name="conv_i_i"/></StgValue>
</operation>

<operation id="182" st_id="4" stage="18" lat="21">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="enable_echo_read" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="230" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
arrayidx.exit.i:1 %srem_ln37 = srem i17 %add_ln37, i17 48000

]]></Node>
<StgValue><ssdm name="srem_ln37"/></StgValue>
</operation>

<operation id="183" st_id="4" stage="3" lat="6">
<core>Int2Float</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="236" bw="32" op_0_bw="32">
<![CDATA[
_Z4echoRN3hls6streamI11axis_sampleLi0EEES3_b.exit:0 %gain_low_1 = sitofp i32 %gain_low_read

]]></Node>
<StgValue><ssdm name="gain_low_1"/></StgValue>
</operation>

<operation id="184" st_id="4" stage="4" lat="6">
<core>Int2Float</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="237" bw="32" op_0_bw="32">
<![CDATA[
_Z4echoRN3hls6streamI11axis_sampleLi0EEES3_b.exit:1 %gain_mid_1 = sitofp i32 %gain_mid_read

]]></Node>
<StgValue><ssdm name="gain_mid_1"/></StgValue>
</operation>

<operation id="185" st_id="4" stage="5" lat="6">
<core>Int2Float</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="238" bw="32" op_0_bw="32">
<![CDATA[
_Z4echoRN3hls6streamI11axis_sampleLi0EEES3_b.exit:2 %gain_high_1 = sitofp i32 %gain_high_read

]]></Node>
<StgValue><ssdm name="gain_high_1"/></StgValue>
</operation>
</state>

<state id="5" st_id="5">

<operation id="186" st_id="5" stage="3" lat="6">
<core>Int2Double</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="enable_echo_read" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="140" bw="64" op_0_bw="32">
<![CDATA[
if.end.i_ifconv:38 %conv_i3_i = sitodp i32 %sext_ln31

]]></Node>
<StgValue><ssdm name="conv_i3_i"/></StgValue>
</operation>

<operation id="187" st_id="5" stage="4" lat="6">
<core>Int2Double</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="enable_echo_read" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="143" bw="64" op_0_bw="32">
<![CDATA[
if.end.i_ifconv:41 %conv_i_i = sitodp i32 %sext_ln31_1

]]></Node>
<StgValue><ssdm name="conv_i_i"/></StgValue>
</operation>

<operation id="188" st_id="5" stage="17" lat="21">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="enable_echo_read" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="230" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
arrayidx.exit.i:1 %srem_ln37 = srem i17 %add_ln37, i17 48000

]]></Node>
<StgValue><ssdm name="srem_ln37"/></StgValue>
</operation>

<operation id="189" st_id="5" stage="2" lat="6">
<core>Int2Float</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="236" bw="32" op_0_bw="32">
<![CDATA[
_Z4echoRN3hls6streamI11axis_sampleLi0EEES3_b.exit:0 %gain_low_1 = sitofp i32 %gain_low_read

]]></Node>
<StgValue><ssdm name="gain_low_1"/></StgValue>
</operation>

<operation id="190" st_id="5" stage="3" lat="6">
<core>Int2Float</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="237" bw="32" op_0_bw="32">
<![CDATA[
_Z4echoRN3hls6streamI11axis_sampleLi0EEES3_b.exit:1 %gain_mid_1 = sitofp i32 %gain_mid_read

]]></Node>
<StgValue><ssdm name="gain_mid_1"/></StgValue>
</operation>

<operation id="191" st_id="5" stage="4" lat="6">
<core>Int2Float</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="238" bw="32" op_0_bw="32">
<![CDATA[
_Z4echoRN3hls6streamI11axis_sampleLi0EEES3_b.exit:2 %gain_high_1 = sitofp i32 %gain_high_read

]]></Node>
<StgValue><ssdm name="gain_high_1"/></StgValue>
</operation>
</state>

<state id="6" st_id="6">

<operation id="192" st_id="6" stage="2" lat="6">
<core>Int2Double</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="enable_echo_read" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="140" bw="64" op_0_bw="32">
<![CDATA[
if.end.i_ifconv:38 %conv_i3_i = sitodp i32 %sext_ln31

]]></Node>
<StgValue><ssdm name="conv_i3_i"/></StgValue>
</operation>

<operation id="193" st_id="6" stage="3" lat="6">
<core>Int2Double</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="enable_echo_read" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="143" bw="64" op_0_bw="32">
<![CDATA[
if.end.i_ifconv:41 %conv_i_i = sitodp i32 %sext_ln31_1

]]></Node>
<StgValue><ssdm name="conv_i_i"/></StgValue>
</operation>

<operation id="194" st_id="6" stage="16" lat="21">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="enable_echo_read" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="230" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
arrayidx.exit.i:1 %srem_ln37 = srem i17 %add_ln37, i17 48000

]]></Node>
<StgValue><ssdm name="srem_ln37"/></StgValue>
</operation>

<operation id="195" st_id="6" stage="1" lat="6">
<core>Int2Float</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="236" bw="32" op_0_bw="32">
<![CDATA[
_Z4echoRN3hls6streamI11axis_sampleLi0EEES3_b.exit:0 %gain_low_1 = sitofp i32 %gain_low_read

]]></Node>
<StgValue><ssdm name="gain_low_1"/></StgValue>
</operation>

<operation id="196" st_id="6" stage="2" lat="6">
<core>Int2Float</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="237" bw="32" op_0_bw="32">
<![CDATA[
_Z4echoRN3hls6streamI11axis_sampleLi0EEES3_b.exit:1 %gain_mid_1 = sitofp i32 %gain_mid_read

]]></Node>
<StgValue><ssdm name="gain_mid_1"/></StgValue>
</operation>

<operation id="197" st_id="6" stage="3" lat="6">
<core>Int2Float</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="238" bw="32" op_0_bw="32">
<![CDATA[
_Z4echoRN3hls6streamI11axis_sampleLi0EEES3_b.exit:2 %gain_high_1 = sitofp i32 %gain_high_read

]]></Node>
<StgValue><ssdm name="gain_high_1"/></StgValue>
</operation>
</state>

<state id="7" st_id="7">

<operation id="198" st_id="7" stage="1" lat="6">
<core>Int2Double</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="enable_echo_read" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="140" bw="64" op_0_bw="32">
<![CDATA[
if.end.i_ifconv:38 %conv_i3_i = sitodp i32 %sext_ln31

]]></Node>
<StgValue><ssdm name="conv_i3_i"/></StgValue>
</operation>

<operation id="199" st_id="7" stage="7" lat="7">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="enable_echo_read" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="141" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
if.end.i_ifconv:39 %mul_i_i = dmul i64 %conv_i3_i, i64 0.5

]]></Node>
<StgValue><ssdm name="mul_i_i"/></StgValue>
</operation>

<operation id="200" st_id="7" stage="2" lat="6">
<core>Int2Double</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="enable_echo_read" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="143" bw="64" op_0_bw="32">
<![CDATA[
if.end.i_ifconv:41 %conv_i_i = sitodp i32 %sext_ln31_1

]]></Node>
<StgValue><ssdm name="conv_i_i"/></StgValue>
</operation>

<operation id="201" st_id="7" stage="15" lat="21">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="enable_echo_read" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="230" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
arrayidx.exit.i:1 %srem_ln37 = srem i17 %add_ln37, i17 48000

]]></Node>
<StgValue><ssdm name="srem_ln37"/></StgValue>
</operation>

<operation id="202" st_id="7" stage="1" lat="6">
<core>Int2Float</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="237" bw="32" op_0_bw="32">
<![CDATA[
_Z4echoRN3hls6streamI11axis_sampleLi0EEES3_b.exit:1 %gain_mid_1 = sitofp i32 %gain_mid_read

]]></Node>
<StgValue><ssdm name="gain_mid_1"/></StgValue>
</operation>

<operation id="203" st_id="7" stage="2" lat="6">
<core>Int2Float</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="238" bw="32" op_0_bw="32">
<![CDATA[
_Z4echoRN3hls6streamI11axis_sampleLi0EEES3_b.exit:2 %gain_high_1 = sitofp i32 %gain_high_read

]]></Node>
<StgValue><ssdm name="gain_high_1"/></StgValue>
</operation>
</state>

<state id="8" st_id="8">

<operation id="204" st_id="8" stage="6" lat="7">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="enable_echo_read" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="141" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
if.end.i_ifconv:39 %mul_i_i = dmul i64 %conv_i3_i, i64 0.5

]]></Node>
<StgValue><ssdm name="mul_i_i"/></StgValue>
</operation>

<operation id="205" st_id="8" stage="1" lat="6">
<core>Int2Double</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="enable_echo_read" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="143" bw="64" op_0_bw="32">
<![CDATA[
if.end.i_ifconv:41 %conv_i_i = sitodp i32 %sext_ln31_1

]]></Node>
<StgValue><ssdm name="conv_i_i"/></StgValue>
</operation>

<operation id="206" st_id="8" stage="14" lat="21">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="enable_echo_read" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="230" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
arrayidx.exit.i:1 %srem_ln37 = srem i17 %add_ln37, i17 48000

]]></Node>
<StgValue><ssdm name="srem_ln37"/></StgValue>
</operation>

<operation id="207" st_id="8" stage="1" lat="6">
<core>Int2Float</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="238" bw="32" op_0_bw="32">
<![CDATA[
_Z4echoRN3hls6streamI11axis_sampleLi0EEES3_b.exit:2 %gain_high_1 = sitofp i32 %gain_high_read

]]></Node>
<StgValue><ssdm name="gain_high_1"/></StgValue>
</operation>
</state>

<state id="9" st_id="9">

<operation id="208" st_id="9" stage="5" lat="7">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="enable_echo_read" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="141" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
if.end.i_ifconv:39 %mul_i_i = dmul i64 %conv_i3_i, i64 0.5

]]></Node>
<StgValue><ssdm name="mul_i_i"/></StgValue>
</operation>

<operation id="209" st_id="9" stage="13" lat="21">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="enable_echo_read" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="230" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
arrayidx.exit.i:1 %srem_ln37 = srem i17 %add_ln37, i17 48000

]]></Node>
<StgValue><ssdm name="srem_ln37"/></StgValue>
</operation>
</state>

<state id="10" st_id="10">

<operation id="210" st_id="10" stage="4" lat="7">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="enable_echo_read" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="141" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
if.end.i_ifconv:39 %mul_i_i = dmul i64 %conv_i3_i, i64 0.5

]]></Node>
<StgValue><ssdm name="mul_i_i"/></StgValue>
</operation>

<operation id="211" st_id="10" stage="12" lat="21">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="enable_echo_read" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="230" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
arrayidx.exit.i:1 %srem_ln37 = srem i17 %add_ln37, i17 48000

]]></Node>
<StgValue><ssdm name="srem_ln37"/></StgValue>
</operation>

<operation id="212" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="enable_eq_read" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="370" bw="24" op_0_bw="24">
<![CDATA[
if.end.i18_ifconv:121 %eq_3band_stream_stream_axis_sample_0_bool_float_float_float_delay_high_1_load = load i24 %eq_3band_stream_stream_axis_sample_0_bool_float_float_float_delay_high_1

]]></Node>
<StgValue><ssdm name="eq_3band_stream_stream_axis_sample_0_bool_float_float_float_delay_high_1_load"/></StgValue>
</operation>

<operation id="213" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="enable_eq_read" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="407" bw="34" op_0_bw="24">
<![CDATA[
if.end.i18_ifconv:158 %sext_ln27_20 = sext i24 %eq_3band_stream_stream_axis_sample_0_bool_float_float_float_delay_high_1_load

]]></Node>
<StgValue><ssdm name="sext_ln27_20"/></StgValue>
</operation>

<operation id="214" st_id="10" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="enable_eq_read" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="408" bw="34" op_0_bw="34" op_1_bw="34">
<![CDATA[
if.end.i18_ifconv:159 %mul_ln27_10 = mul i34 %sext_ln27_20, i34 17179868774

]]></Node>
<StgValue><ssdm name="mul_ln27_10"/></StgValue>
</operation>

<operation id="215" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="enable_eq_read" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="409" bw="21" op_0_bw="21" op_1_bw="34" op_2_bw="32" op_3_bw="32">
<![CDATA[
if.end.i18_ifconv:160 %tmp_49_cast = partselect i21 @_ssdm_op_PartSelect.i21.i34.i32.i32, i34 %mul_ln27_10, i32 12, i32 32

]]></Node>
<StgValue><ssdm name="tmp_49_cast"/></StgValue>
</operation>

<operation id="216" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="enable_eq_read" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="411" bw="12" op_0_bw="34">
<![CDATA[
if.end.i18_ifconv:162 %trunc_ln27_13 = trunc i34 %mul_ln27_10

]]></Node>
<StgValue><ssdm name="trunc_ln27_13"/></StgValue>
</operation>
</state>

<state id="11" st_id="11">

<operation id="217" st_id="11" stage="3" lat="7">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="enable_echo_read" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="141" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
if.end.i_ifconv:39 %mul_i_i = dmul i64 %conv_i3_i, i64 0.5

]]></Node>
<StgValue><ssdm name="mul_i_i"/></StgValue>
</operation>

<operation id="218" st_id="11" stage="11" lat="21">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="enable_echo_read" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="230" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
arrayidx.exit.i:1 %srem_ln37 = srem i17 %add_ln37, i17 48000

]]></Node>
<StgValue><ssdm name="srem_ln37"/></StgValue>
</operation>

<operation id="219" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="enable_eq_read" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="373" bw="24" op_0_bw="24">
<![CDATA[
if.end.i18_ifconv:124 %eq_3band_stream_stream_axis_sample_0_bool_float_float_float_delay_high_3_load = load i24 %eq_3band_stream_stream_axis_sample_0_bool_float_float_float_delay_high_3

]]></Node>
<StgValue><ssdm name="eq_3band_stream_stream_axis_sample_0_bool_float_float_float_delay_high_3_load"/></StgValue>
</operation>

<operation id="220" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="enable_eq_read" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="378" bw="35" op_0_bw="24">
<![CDATA[
if.end.i18_ifconv:129 %sext_ln27_15 = sext i24 %eq_3band_stream_stream_axis_sample_0_bool_float_float_float_delay_high_3_load

]]></Node>
<StgValue><ssdm name="sext_ln27_15"/></StgValue>
</operation>

<operation id="221" st_id="11" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="enable_eq_read" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="379" bw="35" op_0_bw="35" op_1_bw="35">
<![CDATA[
if.end.i18_ifconv:130 %mul_ln27_8 = mul i35 %sext_ln27_15, i35 34359737753

]]></Node>
<StgValue><ssdm name="mul_ln27_8"/></StgValue>
</operation>

<operation id="222" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="enable_eq_read" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="380" bw="22" op_0_bw="22" op_1_bw="35" op_2_bw="32" op_3_bw="32">
<![CDATA[
if.end.i18_ifconv:131 %tmp_39_cast = partselect i22 @_ssdm_op_PartSelect.i22.i35.i32.i32, i35 %mul_ln27_8, i32 12, i32 33

]]></Node>
<StgValue><ssdm name="tmp_39_cast"/></StgValue>
</operation>

<operation id="223" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="enable_eq_read" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="382" bw="12" op_0_bw="35">
<![CDATA[
if.end.i18_ifconv:133 %trunc_ln27_10 = trunc i35 %mul_ln27_8

]]></Node>
<StgValue><ssdm name="trunc_ln27_10"/></StgValue>
</operation>

<operation id="224" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="enable_eq_read" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="410" bw="1" op_0_bw="1" op_1_bw="34" op_2_bw="32">
<![CDATA[
if.end.i18_ifconv:161 %tmp_22 = bitselect i1 @_ssdm_op_BitSelect.i1.i34.i32, i34 %mul_ln27_10, i32 33

]]></Node>
<StgValue><ssdm name="tmp_22"/></StgValue>
</operation>

<operation id="225" st_id="11" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="enable_eq_read" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="412" bw="1" op_0_bw="12" op_1_bw="12">
<![CDATA[
if.end.i18_ifconv:163 %icmp_ln27_13 = icmp_ne  i12 %trunc_ln27_13, i12 0

]]></Node>
<StgValue><ssdm name="icmp_ln27_13"/></StgValue>
</operation>

<operation id="226" st_id="11" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="enable_eq_read" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="413" bw="21" op_0_bw="21" op_1_bw="21">
<![CDATA[
if.end.i18_ifconv:164 %add_ln27_21 = add i21 %tmp_49_cast, i21 1

]]></Node>
<StgValue><ssdm name="add_ln27_21"/></StgValue>
</operation>

<operation id="227" st_id="11" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="enable_eq_read" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="414" bw="21" op_0_bw="1" op_1_bw="21" op_2_bw="21">
<![CDATA[
if.end.i18_ifconv:165 %select_ln27_14 = select i1 %icmp_ln27_13, i21 %add_ln27_21, i21 %tmp_49_cast

]]></Node>
<StgValue><ssdm name="select_ln27_14"/></StgValue>
</operation>

<operation id="228" st_id="11" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="enable_eq_read" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="415" bw="21" op_0_bw="1" op_1_bw="21" op_2_bw="21">
<![CDATA[
if.end.i18_ifconv:166 %select_ln27_27 = select i1 %tmp_22, i21 %select_ln27_14, i21 %tmp_49_cast

]]></Node>
<StgValue><ssdm name="select_ln27_27"/></StgValue>
</operation>
</state>

<state id="12" st_id="12">

<operation id="229" st_id="12" stage="2" lat="7">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="enable_echo_read" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="141" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
if.end.i_ifconv:39 %mul_i_i = dmul i64 %conv_i3_i, i64 0.5

]]></Node>
<StgValue><ssdm name="mul_i_i"/></StgValue>
</operation>

<operation id="230" st_id="12" stage="10" lat="21">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="enable_echo_read" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="230" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
arrayidx.exit.i:1 %srem_ln37 = srem i17 %add_ln37, i17 48000

]]></Node>
<StgValue><ssdm name="srem_ln37"/></StgValue>
</operation>

<operation id="231" st_id="12" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="enable_eq_read" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="383" bw="1" op_0_bw="12" op_1_bw="12">
<![CDATA[
if.end.i18_ifconv:134 %icmp_ln27_10 = icmp_ne  i12 %trunc_ln27_10, i12 0

]]></Node>
<StgValue><ssdm name="icmp_ln27_10"/></StgValue>
</operation>
</state>

<state id="13" st_id="13">

<operation id="232" st_id="13" stage="1" lat="7">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="enable_echo_read" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="141" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
if.end.i_ifconv:39 %mul_i_i = dmul i64 %conv_i3_i, i64 0.5

]]></Node>
<StgValue><ssdm name="mul_i_i"/></StgValue>
</operation>

<operation id="233" st_id="13" stage="7" lat="7">
<core>DAddSub_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="enable_echo_read" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="144" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
if.end.i_ifconv:42 %val = dadd i64 %conv_i_i, i64 %mul_i_i

]]></Node>
<StgValue><ssdm name="val"/></StgValue>
</operation>

<operation id="234" st_id="13" stage="9" lat="21">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="enable_echo_read" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="230" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
arrayidx.exit.i:1 %srem_ln37 = srem i17 %add_ln37, i17 48000

]]></Node>
<StgValue><ssdm name="srem_ln37"/></StgValue>
</operation>
</state>

<state id="14" st_id="14">

<operation id="235" st_id="14" stage="6" lat="7">
<core>DAddSub_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="enable_echo_read" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="144" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
if.end.i_ifconv:42 %val = dadd i64 %conv_i_i, i64 %mul_i_i

]]></Node>
<StgValue><ssdm name="val"/></StgValue>
</operation>

<operation id="236" st_id="14" stage="8" lat="21">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="enable_echo_read" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="230" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
arrayidx.exit.i:1 %srem_ln37 = srem i17 %add_ln37, i17 48000

]]></Node>
<StgValue><ssdm name="srem_ln37"/></StgValue>
</operation>
</state>

<state id="15" st_id="15">

<operation id="237" st_id="15" stage="5" lat="7">
<core>DAddSub_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="enable_echo_read" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="144" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
if.end.i_ifconv:42 %val = dadd i64 %conv_i_i, i64 %mul_i_i

]]></Node>
<StgValue><ssdm name="val"/></StgValue>
</operation>

<operation id="238" st_id="15" stage="7" lat="21">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="enable_echo_read" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="230" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
arrayidx.exit.i:1 %srem_ln37 = srem i17 %add_ln37, i17 48000

]]></Node>
<StgValue><ssdm name="srem_ln37"/></StgValue>
</operation>
</state>

<state id="16" st_id="16">

<operation id="239" st_id="16" stage="4" lat="7">
<core>DAddSub_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="enable_echo_read" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="144" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
if.end.i_ifconv:42 %val = dadd i64 %conv_i_i, i64 %mul_i_i

]]></Node>
<StgValue><ssdm name="val"/></StgValue>
</operation>

<operation id="240" st_id="16" stage="6" lat="21">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="enable_echo_read" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="230" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
arrayidx.exit.i:1 %srem_ln37 = srem i17 %add_ln37, i17 48000

]]></Node>
<StgValue><ssdm name="srem_ln37"/></StgValue>
</operation>
</state>

<state id="17" st_id="17">

<operation id="241" st_id="17" stage="3" lat="7">
<core>DAddSub_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="enable_echo_read" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="144" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
if.end.i_ifconv:42 %val = dadd i64 %conv_i_i, i64 %mul_i_i

]]></Node>
<StgValue><ssdm name="val"/></StgValue>
</operation>

<operation id="242" st_id="17" stage="5" lat="21">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="enable_echo_read" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="230" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
arrayidx.exit.i:1 %srem_ln37 = srem i17 %add_ln37, i17 48000

]]></Node>
<StgValue><ssdm name="srem_ln37"/></StgValue>
</operation>
</state>

<state id="18" st_id="18">

<operation id="243" st_id="18" stage="2" lat="7">
<core>DAddSub_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="enable_echo_read" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="144" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
if.end.i_ifconv:42 %val = dadd i64 %conv_i_i, i64 %mul_i_i

]]></Node>
<StgValue><ssdm name="val"/></StgValue>
</operation>

<operation id="244" st_id="18" stage="4" lat="21">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="enable_echo_read" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="230" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
arrayidx.exit.i:1 %srem_ln37 = srem i17 %add_ln37, i17 48000

]]></Node>
<StgValue><ssdm name="srem_ln37"/></StgValue>
</operation>
</state>

<state id="19" st_id="19">

<operation id="245" st_id="19" stage="1" lat="7">
<core>DAddSub_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="enable_echo_read" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="144" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
if.end.i_ifconv:42 %val = dadd i64 %conv_i_i, i64 %mul_i_i

]]></Node>
<StgValue><ssdm name="val"/></StgValue>
</operation>

<operation id="246" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="enable_echo_read" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="145" bw="64" op_0_bw="64">
<![CDATA[
if.end.i_ifconv:43 %bitcast_ln716 = bitcast i64 %val

]]></Node>
<StgValue><ssdm name="bitcast_ln716"/></StgValue>
</operation>

<operation id="247" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="enable_echo_read" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="146" bw="63" op_0_bw="64">
<![CDATA[
if.end.i_ifconv:44 %trunc_ln142 = trunc i64 %bitcast_ln716

]]></Node>
<StgValue><ssdm name="trunc_ln142"/></StgValue>
</operation>

<operation id="248" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="enable_echo_read" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="147" bw="1" op_0_bw="1" op_1_bw="64" op_2_bw="32">
<![CDATA[
if.end.i_ifconv:45 %tmp = bitselect i1 @_ssdm_op_BitSelect.i1.i64.i32, i64 %bitcast_ln716, i32 63

]]></Node>
<StgValue><ssdm name="tmp"/></StgValue>
</operation>

<operation id="249" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="enable_echo_read" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="148" bw="11" op_0_bw="11" op_1_bw="64" op_2_bw="32">
<![CDATA[
if.end.i_ifconv:46 %tmp_8 = partselect i11 @_ssdm_op_PartSelect.i11.i64.i32, i64 %bitcast_ln716, i32 52

]]></Node>
<StgValue><ssdm name="tmp_8"/></StgValue>
</operation>

<operation id="250" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="enable_echo_read" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="149" bw="12" op_0_bw="11">
<![CDATA[
if.end.i_ifconv:47 %zext_ln142 = zext i11 %tmp_8

]]></Node>
<StgValue><ssdm name="zext_ln142"/></StgValue>
</operation>

<operation id="251" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="enable_echo_read" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="150" bw="52" op_0_bw="64">
<![CDATA[
if.end.i_ifconv:48 %trunc_ln142_1 = trunc i64 %bitcast_ln716

]]></Node>
<StgValue><ssdm name="trunc_ln142_1"/></StgValue>
</operation>

<operation id="252" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="enable_echo_read" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="151" bw="24" op_0_bw="64">
<![CDATA[
if.end.i_ifconv:49 %trunc_ln142_2 = trunc i64 %bitcast_ln716

]]></Node>
<StgValue><ssdm name="trunc_ln142_2"/></StgValue>
</operation>

<operation id="253" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="enable_echo_read" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="152" bw="53" op_0_bw="53" op_1_bw="1" op_2_bw="52">
<![CDATA[
if.end.i_ifconv:50 %zext_ln142_1_cast = bitconcatenate i53 @_ssdm_op_BitConcatenate.i53.i1.i52, i1 1, i52 %trunc_ln142_1

]]></Node>
<StgValue><ssdm name="zext_ln142_1_cast"/></StgValue>
</operation>

<operation id="254" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="enable_echo_read" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="153" bw="54" op_0_bw="53">
<![CDATA[
if.end.i_ifconv:51 %zext_ln142_1 = zext i53 %zext_ln142_1_cast

]]></Node>
<StgValue><ssdm name="zext_ln142_1"/></StgValue>
</operation>

<operation id="255" st_id="19" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="enable_echo_read" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="155" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
if.end.i_ifconv:53 %sub_ln142 = sub i12 1075, i12 %zext_ln142

]]></Node>
<StgValue><ssdm name="sub_ln142"/></StgValue>
</operation>

<operation id="256" st_id="19" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="enable_echo_read" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="157" bw="1" op_0_bw="12" op_1_bw="12">
<![CDATA[
if.end.i_ifconv:55 %icmp_ln142_2 = icmp_sgt  i12 %sub_ln142, i12 0

]]></Node>
<StgValue><ssdm name="icmp_ln142_2"/></StgValue>
</operation>

<operation id="257" st_id="19" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="enable_echo_read" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="158" bw="1" op_0_bw="12" op_1_bw="12">
<![CDATA[
if.end.i_ifconv:56 %icmp_ln142_3 = icmp_slt  i12 %sub_ln142, i12 54

]]></Node>
<StgValue><ssdm name="icmp_ln142_3"/></StgValue>
</operation>

<operation id="258" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="enable_echo_read" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="159" bw="32" op_0_bw="12">
<![CDATA[
if.end.i_ifconv:57 %sext_ln142 = sext i12 %sub_ln142

]]></Node>
<StgValue><ssdm name="sext_ln142"/></StgValue>
</operation>

<operation id="259" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="enable_echo_read" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="160" bw="54" op_0_bw="32">
<![CDATA[
if.end.i_ifconv:58 %zext_ln142_2 = zext i32 %sext_ln142

]]></Node>
<StgValue><ssdm name="zext_ln142_2"/></StgValue>
</operation>

<operation id="260" st_id="19" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="enable_echo_read" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="161" bw="54" op_0_bw="54" op_1_bw="54">
<![CDATA[
if.end.i_ifconv:59 %lshr_ln142 = lshr i54 %zext_ln142_1, i54 %zext_ln142_2

]]></Node>
<StgValue><ssdm name="lshr_ln142"/></StgValue>
</operation>

<operation id="261" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="enable_echo_read" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="162" bw="24" op_0_bw="54">
<![CDATA[
if.end.i_ifconv:60 %trunc_ln142_3 = trunc i54 %lshr_ln142

]]></Node>
<StgValue><ssdm name="trunc_ln142_3"/></StgValue>
</operation>

<operation id="262" st_id="19" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="enable_echo_read" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="164" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
if.end.i_ifconv:62 %sub_ln142_1 = sub i12 0, i12 %sub_ln142

]]></Node>
<StgValue><ssdm name="sub_ln142_1"/></StgValue>
</operation>

<operation id="263" st_id="19" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="enable_echo_read" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="166" bw="1" op_0_bw="12" op_1_bw="12">
<![CDATA[
if.end.i_ifconv:64 %icmp_ln142_4 = icmp_slt  i12 %sub_ln142_1, i12 24

]]></Node>
<StgValue><ssdm name="icmp_ln142_4"/></StgValue>
</operation>

<operation id="264" st_id="19" stage="3" lat="21">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="enable_echo_read" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="230" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
arrayidx.exit.i:1 %srem_ln37 = srem i17 %add_ln37, i17 48000

]]></Node>
<StgValue><ssdm name="srem_ln37"/></StgValue>
</operation>
</state>

<state id="20" st_id="20">

<operation id="265" st_id="20" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="enable_echo_read" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="154" bw="1" op_0_bw="63" op_1_bw="63">
<![CDATA[
if.end.i_ifconv:52 %icmp_ln142 = icmp_eq  i63 %trunc_ln142, i63 0

]]></Node>
<StgValue><ssdm name="icmp_ln142"/></StgValue>
</operation>

<operation id="266" st_id="20" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="enable_echo_read" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="156" bw="1" op_0_bw="11" op_1_bw="11">
<![CDATA[
if.end.i_ifconv:54 %icmp_ln142_1 = icmp_eq  i11 %tmp_8, i11 1075

]]></Node>
<StgValue><ssdm name="icmp_ln142_1"/></StgValue>
</operation>

<operation id="267" st_id="20" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="enable_echo_read" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="163" bw="24" op_0_bw="1" op_1_bw="24" op_2_bw="24">
<![CDATA[
if.end.i_ifconv:61 %select_ln142 = select i1 %icmp_ln142_3, i24 %trunc_ln142_3, i24 0

]]></Node>
<StgValue><ssdm name="select_ln142"/></StgValue>
</operation>

<operation id="268" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="enable_echo_read" val="1"/>
<literal name="icmp_ln142_4" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="165" bw="32" op_0_bw="12">
<![CDATA[
if.end.i_ifconv:63 %sext_ln142_2 = sext i12 %sub_ln142_1

]]></Node>
<StgValue><ssdm name="sext_ln142_2"/></StgValue>
</operation>

<operation id="269" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="enable_echo_read" val="1"/>
<literal name="icmp_ln142_4" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="167" bw="24" op_0_bw="32">
<![CDATA[
if.end.i_ifconv:65 %sext_ln142_2cast = trunc i32 %sext_ln142_2

]]></Node>
<StgValue><ssdm name="sext_ln142_2cast"/></StgValue>
</operation>

<operation id="270" st_id="20" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="enable_echo_read" val="1"/>
<literal name="icmp_ln142_4" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="168" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
if.end.i_ifconv:66 %shl_ln142 = shl i24 %trunc_ln142_2, i24 %sext_ln142_2cast

]]></Node>
<StgValue><ssdm name="shl_ln142"/></StgValue>
</operation>

<operation id="271" st_id="20" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="enable_echo_read" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="169" bw="24" op_0_bw="1" op_1_bw="24" op_2_bw="24">
<![CDATA[
if.end.i_ifconv:67 %select_ln142_1 = select i1 %icmp_ln142_4, i24 %shl_ln142, i24 0

]]></Node>
<StgValue><ssdm name="select_ln142_1"/></StgValue>
</operation>

<operation id="272" st_id="20" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="enable_echo_read" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="170" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
if.end.i_ifconv:68 %xor_ln142 = xor i1 %icmp_ln142, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln142"/></StgValue>
</operation>

<operation id="273" st_id="20" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="enable_echo_read" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="171" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
if.end.i_ifconv:69 %and_ln142 = and i1 %icmp_ln142_1, i1 %xor_ln142

]]></Node>
<StgValue><ssdm name="and_ln142"/></StgValue>
</operation>

<operation id="274" st_id="20" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="enable_echo_read" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="172" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
if.end.i_ifconv:70 %or_ln142 = or i1 %icmp_ln142, i1 %icmp_ln142_1

]]></Node>
<StgValue><ssdm name="or_ln142"/></StgValue>
</operation>

<operation id="275" st_id="20" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="enable_echo_read" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="173" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
if.end.i_ifconv:71 %xor_ln142_1 = xor i1 %or_ln142, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln142_1"/></StgValue>
</operation>

<operation id="276" st_id="20" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="enable_echo_read" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="174" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
if.end.i_ifconv:72 %and_ln142_1 = and i1 %icmp_ln142_2, i1 %xor_ln142_1

]]></Node>
<StgValue><ssdm name="and_ln142_1"/></StgValue>
</operation>

<operation id="277" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="enable_echo_read" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="175" bw="3" op_0_bw="3" op_1_bw="1" op_2_bw="1" op_3_bw="1">
<![CDATA[
if.end.i_ifconv:73 %sel_tmp6 = bitconcatenate i3 @_ssdm_op_BitConcatenate.i3.i1.i1.i1, i1 %icmp_ln142, i1 %and_ln142, i1 %and_ln142_1

]]></Node>
<StgValue><ssdm name="sel_tmp6"/></StgValue>
</operation>

<operation id="278" st_id="20" stage="1" lat="1">
<core>OneHotSparseMux_HasDef</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="enable_echo_read" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="176" bw="24" op_0_bw="24" op_1_bw="3" op_2_bw="24" op_3_bw="3" op_4_bw="24" op_5_bw="3" op_6_bw="24" op_7_bw="3" op_8_bw="24" op_9_bw="24" op_10_bw="3">
<![CDATA[
if.end.i_ifconv:74 %tmp_3 = sparsemux i24 @_ssdm_op_SparseMux.ap_auto.4i24.i24.i3, i3 4, i24 0, i3 2, i24 %trunc_ln142_2, i3 1, i24 %select_ln142, i3 0, i24 %select_ln142_1, i24 0, i3 %sel_tmp6

]]></Node>
<StgValue><ssdm name="tmp_3"/></StgValue>
</operation>

<operation id="279" st_id="20" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="enable_echo_read" val="1"/>
<literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="177" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
if.end.i_ifconv:75 %sub_ln142_2 = sub i24 0, i24 %tmp_3

]]></Node>
<StgValue><ssdm name="sub_ln142_2"/></StgValue>
</operation>

<operation id="280" st_id="20" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="enable_echo_read" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="178" bw="24" op_0_bw="1" op_1_bw="24" op_2_bw="24">
<![CDATA[
if.end.i_ifconv:76 %output_value = select i1 %tmp, i24 %sub_ln142_2, i24 %tmp_3

]]></Node>
<StgValue><ssdm name="output_value"/></StgValue>
</operation>

<operation id="281" st_id="20" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="enable_echo_read" val="1"/>
<literal name="trunc_ln28" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="181" bw="0" op_0_bw="24" op_1_bw="12" op_2_bw="0">
<![CDATA[
arrayidx.case.14.i:0 %store_ln34 = store i24 %output_value, i12 %p_ZZ4echoRN3hls6streamI11axis_sampleLi0EEES3_bE12delay_buffer_14_addr

]]></Node>
<StgValue><ssdm name="store_ln34"/></StgValue>
</operation>

<operation id="282" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="enable_echo_read" val="1"/>
<literal name="trunc_ln28" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="182" bw="0" op_0_bw="0">
<![CDATA[
arrayidx.case.14.i:1 %br_ln34 = br void %arrayidx.exit.i

]]></Node>
<StgValue><ssdm name="br_ln34"/></StgValue>
</operation>

<operation id="283" st_id="20" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="enable_echo_read" val="1"/>
<literal name="trunc_ln28" val="-3"/>
</and_exp></or_exp>
</condition>

<Node id="184" bw="0" op_0_bw="24" op_1_bw="12" op_2_bw="0">
<![CDATA[
arrayidx.case.13.i:0 %store_ln34 = store i24 %output_value, i12 %p_ZZ4echoRN3hls6streamI11axis_sampleLi0EEES3_bE12delay_buffer_13_addr

]]></Node>
<StgValue><ssdm name="store_ln34"/></StgValue>
</operation>

<operation id="284" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="enable_echo_read" val="1"/>
<literal name="trunc_ln28" val="-3"/>
</and_exp></or_exp>
</condition>

<Node id="185" bw="0" op_0_bw="0">
<![CDATA[
arrayidx.case.13.i:1 %br_ln34 = br void %arrayidx.exit.i

]]></Node>
<StgValue><ssdm name="br_ln34"/></StgValue>
</operation>

<operation id="285" st_id="20" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="enable_echo_read" val="1"/>
<literal name="trunc_ln28" val="-4"/>
</and_exp></or_exp>
</condition>

<Node id="187" bw="0" op_0_bw="24" op_1_bw="12" op_2_bw="0">
<![CDATA[
arrayidx.case.12.i:0 %store_ln34 = store i24 %output_value, i12 %p_ZZ4echoRN3hls6streamI11axis_sampleLi0EEES3_bE12delay_buffer_12_addr

]]></Node>
<StgValue><ssdm name="store_ln34"/></StgValue>
</operation>

<operation id="286" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="enable_echo_read" val="1"/>
<literal name="trunc_ln28" val="-4"/>
</and_exp></or_exp>
</condition>

<Node id="188" bw="0" op_0_bw="0">
<![CDATA[
arrayidx.case.12.i:1 %br_ln34 = br void %arrayidx.exit.i

]]></Node>
<StgValue><ssdm name="br_ln34"/></StgValue>
</operation>

<operation id="287" st_id="20" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="enable_echo_read" val="1"/>
<literal name="trunc_ln28" val="-5"/>
</and_exp></or_exp>
</condition>

<Node id="190" bw="0" op_0_bw="24" op_1_bw="12" op_2_bw="0">
<![CDATA[
arrayidx.case.11.i:0 %store_ln34 = store i24 %output_value, i12 %p_ZZ4echoRN3hls6streamI11axis_sampleLi0EEES3_bE12delay_buffer_11_addr

]]></Node>
<StgValue><ssdm name="store_ln34"/></StgValue>
</operation>

<operation id="288" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="enable_echo_read" val="1"/>
<literal name="trunc_ln28" val="-5"/>
</and_exp></or_exp>
</condition>

<Node id="191" bw="0" op_0_bw="0">
<![CDATA[
arrayidx.case.11.i:1 %br_ln34 = br void %arrayidx.exit.i

]]></Node>
<StgValue><ssdm name="br_ln34"/></StgValue>
</operation>

<operation id="289" st_id="20" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="enable_echo_read" val="1"/>
<literal name="trunc_ln28" val="-6"/>
</and_exp></or_exp>
</condition>

<Node id="193" bw="0" op_0_bw="24" op_1_bw="12" op_2_bw="0">
<![CDATA[
arrayidx.case.10.i:0 %store_ln34 = store i24 %output_value, i12 %p_ZZ4echoRN3hls6streamI11axis_sampleLi0EEES3_bE12delay_buffer_10_addr

]]></Node>
<StgValue><ssdm name="store_ln34"/></StgValue>
</operation>

<operation id="290" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="enable_echo_read" val="1"/>
<literal name="trunc_ln28" val="-6"/>
</and_exp></or_exp>
</condition>

<Node id="194" bw="0" op_0_bw="0">
<![CDATA[
arrayidx.case.10.i:1 %br_ln34 = br void %arrayidx.exit.i

]]></Node>
<StgValue><ssdm name="br_ln34"/></StgValue>
</operation>

<operation id="291" st_id="20" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="enable_echo_read" val="1"/>
<literal name="trunc_ln28" val="-7"/>
</and_exp></or_exp>
</condition>

<Node id="196" bw="0" op_0_bw="24" op_1_bw="12" op_2_bw="0">
<![CDATA[
arrayidx.case.9.i:0 %store_ln34 = store i24 %output_value, i12 %echo_stream_axis_sample_0_stream_axis_sample_0_bool_delay_buffer_21_addr

]]></Node>
<StgValue><ssdm name="store_ln34"/></StgValue>
</operation>

<operation id="292" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="enable_echo_read" val="1"/>
<literal name="trunc_ln28" val="-7"/>
</and_exp></or_exp>
</condition>

<Node id="197" bw="0" op_0_bw="0">
<![CDATA[
arrayidx.case.9.i:1 %br_ln34 = br void %arrayidx.exit.i

]]></Node>
<StgValue><ssdm name="br_ln34"/></StgValue>
</operation>

<operation id="293" st_id="20" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="enable_echo_read" val="1"/>
<literal name="trunc_ln28" val="-8"/>
</and_exp></or_exp>
</condition>

<Node id="199" bw="0" op_0_bw="24" op_1_bw="12" op_2_bw="0">
<![CDATA[
arrayidx.case.8.i:0 %store_ln34 = store i24 %output_value, i12 %echo_stream_axis_sample_0_stream_axis_sample_0_bool_delay_buffer_20_addr

]]></Node>
<StgValue><ssdm name="store_ln34"/></StgValue>
</operation>

<operation id="294" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="enable_echo_read" val="1"/>
<literal name="trunc_ln28" val="-8"/>
</and_exp></or_exp>
</condition>

<Node id="200" bw="0" op_0_bw="0">
<![CDATA[
arrayidx.case.8.i:1 %br_ln34 = br void %arrayidx.exit.i

]]></Node>
<StgValue><ssdm name="br_ln34"/></StgValue>
</operation>

<operation id="295" st_id="20" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="enable_echo_read" val="1"/>
<literal name="trunc_ln28" val="7"/>
</and_exp></or_exp>
</condition>

<Node id="202" bw="0" op_0_bw="24" op_1_bw="12" op_2_bw="0">
<![CDATA[
arrayidx.case.7.i:0 %store_ln34 = store i24 %output_value, i12 %echo_stream_axis_sample_0_stream_axis_sample_0_bool_delay_buffer_19_addr

]]></Node>
<StgValue><ssdm name="store_ln34"/></StgValue>
</operation>

<operation id="296" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="enable_echo_read" val="1"/>
<literal name="trunc_ln28" val="7"/>
</and_exp></or_exp>
</condition>

<Node id="203" bw="0" op_0_bw="0">
<![CDATA[
arrayidx.case.7.i:1 %br_ln34 = br void %arrayidx.exit.i

]]></Node>
<StgValue><ssdm name="br_ln34"/></StgValue>
</operation>

<operation id="297" st_id="20" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="enable_echo_read" val="1"/>
<literal name="trunc_ln28" val="6"/>
</and_exp></or_exp>
</condition>

<Node id="205" bw="0" op_0_bw="24" op_1_bw="12" op_2_bw="0">
<![CDATA[
arrayidx.case.6.i:0 %store_ln34 = store i24 %output_value, i12 %echo_stream_axis_sample_0_stream_axis_sample_0_bool_delay_buffer_18_addr

]]></Node>
<StgValue><ssdm name="store_ln34"/></StgValue>
</operation>

<operation id="298" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="enable_echo_read" val="1"/>
<literal name="trunc_ln28" val="6"/>
</and_exp></or_exp>
</condition>

<Node id="206" bw="0" op_0_bw="0">
<![CDATA[
arrayidx.case.6.i:1 %br_ln34 = br void %arrayidx.exit.i

]]></Node>
<StgValue><ssdm name="br_ln34"/></StgValue>
</operation>

<operation id="299" st_id="20" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="enable_echo_read" val="1"/>
<literal name="trunc_ln28" val="5"/>
</and_exp></or_exp>
</condition>

<Node id="208" bw="0" op_0_bw="24" op_1_bw="12" op_2_bw="0">
<![CDATA[
arrayidx.case.5.i:0 %store_ln34 = store i24 %output_value, i12 %echo_stream_axis_sample_0_stream_axis_sample_0_bool_delay_buffer_17_addr

]]></Node>
<StgValue><ssdm name="store_ln34"/></StgValue>
</operation>

<operation id="300" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="enable_echo_read" val="1"/>
<literal name="trunc_ln28" val="5"/>
</and_exp></or_exp>
</condition>

<Node id="209" bw="0" op_0_bw="0">
<![CDATA[
arrayidx.case.5.i:1 %br_ln34 = br void %arrayidx.exit.i

]]></Node>
<StgValue><ssdm name="br_ln34"/></StgValue>
</operation>

<operation id="301" st_id="20" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="enable_echo_read" val="1"/>
<literal name="trunc_ln28" val="4"/>
</and_exp></or_exp>
</condition>

<Node id="211" bw="0" op_0_bw="24" op_1_bw="12" op_2_bw="0">
<![CDATA[
arrayidx.case.4.i:0 %store_ln34 = store i24 %output_value, i12 %echo_stream_axis_sample_0_stream_axis_sample_0_bool_delay_buffer_16_addr

]]></Node>
<StgValue><ssdm name="store_ln34"/></StgValue>
</operation>

<operation id="302" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="enable_echo_read" val="1"/>
<literal name="trunc_ln28" val="4"/>
</and_exp></or_exp>
</condition>

<Node id="212" bw="0" op_0_bw="0">
<![CDATA[
arrayidx.case.4.i:1 %br_ln34 = br void %arrayidx.exit.i

]]></Node>
<StgValue><ssdm name="br_ln34"/></StgValue>
</operation>

<operation id="303" st_id="20" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="enable_echo_read" val="1"/>
<literal name="trunc_ln28" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="214" bw="0" op_0_bw="24" op_1_bw="12" op_2_bw="0">
<![CDATA[
arrayidx.case.3.i:0 %store_ln34 = store i24 %output_value, i12 %echo_stream_axis_sample_0_stream_axis_sample_0_bool_delay_buffer_15_addr

]]></Node>
<StgValue><ssdm name="store_ln34"/></StgValue>
</operation>

<operation id="304" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="enable_echo_read" val="1"/>
<literal name="trunc_ln28" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="215" bw="0" op_0_bw="0">
<![CDATA[
arrayidx.case.3.i:1 %br_ln34 = br void %arrayidx.exit.i

]]></Node>
<StgValue><ssdm name="br_ln34"/></StgValue>
</operation>

<operation id="305" st_id="20" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="enable_echo_read" val="1"/>
<literal name="trunc_ln28" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="217" bw="0" op_0_bw="24" op_1_bw="12" op_2_bw="0">
<![CDATA[
arrayidx.case.2.i:0 %store_ln34 = store i24 %output_value, i12 %echo_stream_axis_sample_0_stream_axis_sample_0_bool_delay_buffer_14_addr

]]></Node>
<StgValue><ssdm name="store_ln34"/></StgValue>
</operation>

<operation id="306" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="enable_echo_read" val="1"/>
<literal name="trunc_ln28" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="218" bw="0" op_0_bw="0">
<![CDATA[
arrayidx.case.2.i:1 %br_ln34 = br void %arrayidx.exit.i

]]></Node>
<StgValue><ssdm name="br_ln34"/></StgValue>
</operation>

<operation id="307" st_id="20" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="enable_echo_read" val="1"/>
<literal name="trunc_ln28" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="220" bw="0" op_0_bw="24" op_1_bw="12" op_2_bw="0">
<![CDATA[
arrayidx.case.1.i:0 %store_ln34 = store i24 %output_value, i12 %echo_stream_axis_sample_0_stream_axis_sample_0_bool_delay_buffer_13_addr

]]></Node>
<StgValue><ssdm name="store_ln34"/></StgValue>
</operation>

<operation id="308" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="enable_echo_read" val="1"/>
<literal name="trunc_ln28" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="221" bw="0" op_0_bw="0">
<![CDATA[
arrayidx.case.1.i:1 %br_ln34 = br void %arrayidx.exit.i

]]></Node>
<StgValue><ssdm name="br_ln34"/></StgValue>
</operation>

<operation id="309" st_id="20" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="enable_echo_read" val="1"/>
<literal name="trunc_ln28" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="223" bw="0" op_0_bw="24" op_1_bw="12" op_2_bw="0">
<![CDATA[
arrayidx.case.0.i:0 %store_ln34 = store i24 %output_value, i12 %echo_stream_axis_sample_0_stream_axis_sample_0_bool_delay_buffer_addr

]]></Node>
<StgValue><ssdm name="store_ln34"/></StgValue>
</operation>

<operation id="310" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="enable_echo_read" val="1"/>
<literal name="trunc_ln28" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="224" bw="0" op_0_bw="0">
<![CDATA[
arrayidx.case.0.i:1 %br_ln34 = br void %arrayidx.exit.i

]]></Node>
<StgValue><ssdm name="br_ln34"/></StgValue>
</operation>

<operation id="311" st_id="20" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="enable_echo_read" val="1"/>
<literal name="trunc_ln28" val="-1"/>
</and_exp></or_exp>
</condition>

<Node id="226" bw="0" op_0_bw="24" op_1_bw="12" op_2_bw="0">
<![CDATA[
arrayidx.case.15.i:0 %store_ln34 = store i24 %output_value, i12 %echo_hls_stream_axis_sample_0_hls_stream_axis_sample_0_bool_delay_buffer

]]></Node>
<StgValue><ssdm name="store_ln34"/></StgValue>
</operation>

<operation id="312" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="enable_echo_read" val="1"/>
<literal name="trunc_ln28" val="-1"/>
</and_exp></or_exp>
</condition>

<Node id="227" bw="0" op_0_bw="0">
<![CDATA[
arrayidx.case.15.i:1 %br_ln34 = br void %arrayidx.exit.i

]]></Node>
<StgValue><ssdm name="br_ln34"/></StgValue>
</operation>

<operation id="313" st_id="20" stage="2" lat="21">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="enable_echo_read" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="230" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
arrayidx.exit.i:1 %srem_ln37 = srem i17 %add_ln37, i17 48000

]]></Node>
<StgValue><ssdm name="srem_ln37"/></StgValue>
</operation>
</state>

<state id="21" st_id="21">

<operation id="314" st_id="21" stage="1" lat="21">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="enable_echo_read" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="230" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
arrayidx.exit.i:1 %srem_ln37 = srem i17 %add_ln37, i17 48000

]]></Node>
<StgValue><ssdm name="srem_ln37"/></StgValue>
</operation>

<operation id="315" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="enable_echo_read" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="231" bw="0" op_0_bw="17" op_1_bw="17" op_2_bw="0">
<![CDATA[
arrayidx.exit.i:2 %store_ln37 = store i17 %srem_ln37, i17 %delay_index

]]></Node>
<StgValue><ssdm name="store_ln37"/></StgValue>
</operation>

<operation id="316" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="enable_echo_read" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="232" bw="25" op_0_bw="25" op_1_bw="1" op_2_bw="24">
<![CDATA[
arrayidx.exit.i:3 %p_2 = bitconcatenate i25 @_ssdm_op_BitConcatenate.i25.i1.i24, i1 %input_sample_last, i24 %output_value

]]></Node>
<StgValue><ssdm name="p_2"/></StgValue>
</operation>

<operation id="317" st_id="21" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="enable_echo_read" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="233" bw="0" op_0_bw="0" op_1_bw="25" op_2_bw="25">
<![CDATA[
arrayidx.exit.i:4 %write_ln42 = write void @_ssdm_op_Write.ap_fifo.volatile.i25P0A, i25 %temp2, i25 %p_2

]]></Node>
<StgValue><ssdm name="write_ln42"/></StgValue>
</operation>

<operation id="318" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="enable_echo_read" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="234" bw="0" op_0_bw="0">
<![CDATA[
arrayidx.exit.i:5 %br_ln43 = br void %_Z4echoRN3hls6streamI11axis_sampleLi0EEES3_b.exit

]]></Node>
<StgValue><ssdm name="br_ln43"/></StgValue>
</operation>

<operation id="319" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="enable_eq_read" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="249" bw="24" op_0_bw="24">
<![CDATA[
if.end.i18_ifconv:0 %eq_3band_stream_stream_axis_sample_0_bool_float_float_float_delay_low_load = load i24 %eq_3band_stream_stream_axis_sample_0_bool_float_float_float_delay_low

]]></Node>
<StgValue><ssdm name="eq_3band_stream_stream_axis_sample_0_bool_float_float_float_delay_low_load"/></StgValue>
</operation>

<operation id="320" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="enable_eq_read" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="250" bw="24" op_0_bw="24">
<![CDATA[
if.end.i18_ifconv:1 %eq_3band_stream_stream_axis_sample_0_bool_float_float_float_delay_low_1_load = load i24 %eq_3band_stream_stream_axis_sample_0_bool_float_float_float_delay_low_1

]]></Node>
<StgValue><ssdm name="eq_3band_stream_stream_axis_sample_0_bool_float_float_float_delay_low_1_load"/></StgValue>
</operation>

<operation id="321" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="enable_eq_read" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="253" bw="0" op_0_bw="24" op_1_bw="24" op_2_bw="0">
<![CDATA[
if.end.i18_ifconv:4 %store_ln22 = store i24 %eq_3band_stream_stream_axis_sample_0_bool_float_float_float_delay_low_1_load, i24 %eq_3band_stream_stream_axis_sample_0_bool_float_float_float_delay_low

]]></Node>
<StgValue><ssdm name="store_ln22"/></StgValue>
</operation>

<operation id="322" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="enable_eq_read" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="285" bw="35" op_0_bw="24">
<![CDATA[
if.end.i18_ifconv:36 %sext_ln27_4 = sext i24 %eq_3band_stream_stream_axis_sample_0_bool_float_float_float_delay_low_1_load

]]></Node>
<StgValue><ssdm name="sext_ln27_4"/></StgValue>
</operation>

<operation id="323" st_id="21" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="enable_eq_read" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="286" bw="35" op_0_bw="35" op_1_bw="35">
<![CDATA[
if.end.i18_ifconv:37 %mul_ln27_2 = mul i35 %sext_ln27_4, i35 614

]]></Node>
<StgValue><ssdm name="mul_ln27_2"/></StgValue>
</operation>

<operation id="324" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="enable_eq_read" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="287" bw="22" op_0_bw="22" op_1_bw="35" op_2_bw="32" op_3_bw="32">
<![CDATA[
if.end.i18_ifconv:38 %tmp_19_cast = partselect i22 @_ssdm_op_PartSelect.i22.i35.i32.i32, i35 %mul_ln27_2, i32 12, i32 33

]]></Node>
<StgValue><ssdm name="tmp_19_cast"/></StgValue>
</operation>

<operation id="325" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="enable_eq_read" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="289" bw="12" op_0_bw="35">
<![CDATA[
if.end.i18_ifconv:40 %trunc_ln27_3 = trunc i35 %mul_ln27_2

]]></Node>
<StgValue><ssdm name="trunc_ln27_3"/></StgValue>
</operation>
</state>

<state id="22" st_id="22">

<operation id="326" st_id="22" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="enable_eq_read" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="290" bw="1" op_0_bw="12" op_1_bw="12">
<![CDATA[
if.end.i18_ifconv:41 %icmp_ln27_3 = icmp_ne  i12 %trunc_ln27_3, i12 0

]]></Node>
<StgValue><ssdm name="icmp_ln27_3"/></StgValue>
</operation>

<operation id="327" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="enable_eq_read" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="294" bw="34" op_0_bw="24">
<![CDATA[
if.end.i18_ifconv:45 %sext_ln27_5 = sext i24 %eq_3band_stream_stream_axis_sample_0_bool_float_float_float_delay_low_load

]]></Node>
<StgValue><ssdm name="sext_ln27_5"/></StgValue>
</operation>

<operation id="328" st_id="22" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="enable_eq_read" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="295" bw="34" op_0_bw="34" op_1_bw="34">
<![CDATA[
if.end.i18_ifconv:46 %mul_ln27_3 = mul i34 %sext_ln27_5, i34 409

]]></Node>
<StgValue><ssdm name="mul_ln27_3"/></StgValue>
</operation>

<operation id="329" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="enable_eq_read" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="296" bw="21" op_0_bw="21" op_1_bw="34" op_2_bw="32" op_3_bw="32">
<![CDATA[
if.end.i18_ifconv:47 %tmp_22_cast = partselect i21 @_ssdm_op_PartSelect.i21.i34.i32.i32, i34 %mul_ln27_3, i32 12, i32 32

]]></Node>
<StgValue><ssdm name="tmp_22_cast"/></StgValue>
</operation>

<operation id="330" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="enable_eq_read" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="298" bw="12" op_0_bw="34">
<![CDATA[
if.end.i18_ifconv:49 %trunc_ln27_4 = trunc i34 %mul_ln27_3

]]></Node>
<StgValue><ssdm name="trunc_ln27_4"/></StgValue>
</operation>
</state>

<state id="23" st_id="23">

<operation id="331" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="enable_eq_read" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="288" bw="1" op_0_bw="1" op_1_bw="35" op_2_bw="32">
<![CDATA[
if.end.i18_ifconv:39 %tmp_7 = bitselect i1 @_ssdm_op_BitSelect.i1.i35.i32, i35 %mul_ln27_2, i32 34

]]></Node>
<StgValue><ssdm name="tmp_7"/></StgValue>
</operation>

<operation id="332" st_id="23" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="enable_eq_read" val="1"/>
<literal name="icmp_ln27_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="291" bw="22" op_0_bw="22" op_1_bw="22">
<![CDATA[
if.end.i18_ifconv:42 %add_ln27_3 = add i22 %tmp_19_cast, i22 1

]]></Node>
<StgValue><ssdm name="add_ln27_3"/></StgValue>
</operation>

<operation id="333" st_id="23" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="enable_eq_read" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="292" bw="22" op_0_bw="1" op_1_bw="22" op_2_bw="22">
<![CDATA[
if.end.i18_ifconv:43 %select_ln27_3 = select i1 %icmp_ln27_3, i22 %add_ln27_3, i22 %tmp_19_cast

]]></Node>
<StgValue><ssdm name="select_ln27_3"/></StgValue>
</operation>

<operation id="334" st_id="23" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="enable_eq_read" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="293" bw="22" op_0_bw="1" op_1_bw="22" op_2_bw="22">
<![CDATA[
if.end.i18_ifconv:44 %select_ln27_17 = select i1 %tmp_7, i22 %select_ln27_3, i22 %tmp_19_cast

]]></Node>
<StgValue><ssdm name="select_ln27_17"/></StgValue>
</operation>

<operation id="335" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="enable_eq_read" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="297" bw="1" op_0_bw="1" op_1_bw="34" op_2_bw="32">
<![CDATA[
if.end.i18_ifconv:48 %tmp_9 = bitselect i1 @_ssdm_op_BitSelect.i1.i34.i32, i34 %mul_ln27_3, i32 33

]]></Node>
<StgValue><ssdm name="tmp_9"/></StgValue>
</operation>

<operation id="336" st_id="23" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="enable_eq_read" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="299" bw="1" op_0_bw="12" op_1_bw="12">
<![CDATA[
if.end.i18_ifconv:50 %icmp_ln27_4 = icmp_ne  i12 %trunc_ln27_4, i12 0

]]></Node>
<StgValue><ssdm name="icmp_ln27_4"/></StgValue>
</operation>

<operation id="337" st_id="23" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="enable_eq_read" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="300" bw="21" op_0_bw="21" op_1_bw="21">
<![CDATA[
if.end.i18_ifconv:51 %add_ln27_4 = add i21 %tmp_22_cast, i21 1

]]></Node>
<StgValue><ssdm name="add_ln27_4"/></StgValue>
</operation>

<operation id="338" st_id="23" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="enable_eq_read" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="301" bw="21" op_0_bw="1" op_1_bw="21" op_2_bw="21">
<![CDATA[
if.end.i18_ifconv:52 %select_ln27_4 = select i1 %icmp_ln27_4, i21 %add_ln27_4, i21 %tmp_22_cast

]]></Node>
<StgValue><ssdm name="select_ln27_4"/></StgValue>
</operation>

<operation id="339" st_id="23" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="enable_eq_read" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="302" bw="21" op_0_bw="1" op_1_bw="21" op_2_bw="21">
<![CDATA[
if.end.i18_ifconv:53 %select_ln27_18 = select i1 %tmp_9, i21 %select_ln27_4, i21 %tmp_22_cast

]]></Node>
<StgValue><ssdm name="select_ln27_18"/></StgValue>
</operation>

<operation id="340" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="enable_eq_read" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="303" bw="22" op_0_bw="21">
<![CDATA[
if.end.i18_ifconv:54 %sext_ln27_6 = sext i21 %select_ln27_18

]]></Node>
<StgValue><ssdm name="sext_ln27_6"/></StgValue>
</operation>

<operation id="341" st_id="23" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="enable_eq_read" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="306" bw="22" op_0_bw="22" op_1_bw="22">
<![CDATA[
if.end.i18_ifconv:57 %add_ln27_6 = add i22 %select_ln27_17, i22 %sext_ln27_6

]]></Node>
<StgValue><ssdm name="add_ln27_6"/></StgValue>
</operation>

<operation id="342" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="enable_eq_read" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="310" bw="24" op_0_bw="24">
<![CDATA[
if.end.i18_ifconv:61 %eq_3band_stream_stream_axis_sample_0_bool_float_float_float_delay_mid_load = load i24 %eq_3band_stream_stream_axis_sample_0_bool_float_float_float_delay_mid

]]></Node>
<StgValue><ssdm name="eq_3band_stream_stream_axis_sample_0_bool_float_float_float_delay_mid_load"/></StgValue>
</operation>

<operation id="343" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="enable_eq_read" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="311" bw="24" op_0_bw="24">
<![CDATA[
if.end.i18_ifconv:62 %eq_3band_stream_stream_axis_sample_0_bool_float_float_float_delay_mid_1_load = load i24 %eq_3band_stream_stream_axis_sample_0_bool_float_float_float_delay_mid_1

]]></Node>
<StgValue><ssdm name="eq_3band_stream_stream_axis_sample_0_bool_float_float_float_delay_mid_1_load"/></StgValue>
</operation>

<operation id="344" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="enable_eq_read" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="314" bw="0" op_0_bw="24" op_1_bw="24" op_2_bw="0">
<![CDATA[
if.end.i18_ifconv:65 %store_ln22 = store i24 %eq_3band_stream_stream_axis_sample_0_bool_float_float_float_delay_mid_1_load, i24 %eq_3band_stream_stream_axis_sample_0_bool_float_float_float_delay_mid

]]></Node>
<StgValue><ssdm name="store_ln22"/></StgValue>
</operation>

<operation id="345" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="enable_eq_read" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="345" bw="36" op_0_bw="24">
<![CDATA[
if.end.i18_ifconv:96 %sext_ln27_12 = sext i24 %eq_3band_stream_stream_axis_sample_0_bool_float_float_float_delay_mid_1_load

]]></Node>
<StgValue><ssdm name="sext_ln27_12"/></StgValue>
</operation>

<operation id="346" st_id="23" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="enable_eq_read" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="346" bw="36" op_0_bw="36" op_1_bw="36">
<![CDATA[
if.end.i18_ifconv:97 %mul_ln27_6 = mul i36 %sext_ln27_12, i36 1228

]]></Node>
<StgValue><ssdm name="mul_ln27_6"/></StgValue>
</operation>

<operation id="347" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="enable_eq_read" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="347" bw="23" op_0_bw="23" op_1_bw="36" op_2_bw="32" op_3_bw="32">
<![CDATA[
if.end.i18_ifconv:98 %tmp_36_cast_cast = partselect i23 @_ssdm_op_PartSelect.i23.i36.i32.i32, i36 %mul_ln27_6, i32 12, i32 34

]]></Node>
<StgValue><ssdm name="tmp_36_cast_cast"/></StgValue>
</operation>

<operation id="348" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="enable_eq_read" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="349" bw="12" op_0_bw="36">
<![CDATA[
if.end.i18_ifconv:100 %trunc_ln27_8 = trunc i36 %mul_ln27_6

]]></Node>
<StgValue><ssdm name="trunc_ln27_8"/></StgValue>
</operation>
</state>

<state id="24" st_id="24">

<operation id="349" st_id="24" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="enable_eq_read" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="350" bw="1" op_0_bw="12" op_1_bw="12">
<![CDATA[
if.end.i18_ifconv:101 %icmp_ln27_8 = icmp_ne  i12 %trunc_ln27_8, i12 0

]]></Node>
<StgValue><ssdm name="icmp_ln27_8"/></StgValue>
</operation>

<operation id="350" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="enable_eq_read" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="354" bw="34" op_0_bw="24">
<![CDATA[
if.end.i18_ifconv:105 %sext_ln27_13 = sext i24 %eq_3band_stream_stream_axis_sample_0_bool_float_float_float_delay_mid_load

]]></Node>
<StgValue><ssdm name="sext_ln27_13"/></StgValue>
</operation>

<operation id="351" st_id="24" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="enable_eq_read" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="355" bw="34" op_0_bw="34" op_1_bw="34">
<![CDATA[
if.end.i18_ifconv:106 %mul_ln27_7 = mul i34 %sext_ln27_13, i34 17179868774

]]></Node>
<StgValue><ssdm name="mul_ln27_7"/></StgValue>
</operation>

<operation id="352" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="enable_eq_read" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="356" bw="21" op_0_bw="21" op_1_bw="34" op_2_bw="32" op_3_bw="32">
<![CDATA[
if.end.i18_ifconv:107 %tmp_36_cast = partselect i21 @_ssdm_op_PartSelect.i21.i34.i32.i32, i34 %mul_ln27_7, i32 12, i32 32

]]></Node>
<StgValue><ssdm name="tmp_36_cast"/></StgValue>
</operation>

<operation id="353" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="enable_eq_read" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="358" bw="12" op_0_bw="34">
<![CDATA[
if.end.i18_ifconv:109 %trunc_ln27_9 = trunc i34 %mul_ln27_7

]]></Node>
<StgValue><ssdm name="trunc_ln27_9"/></StgValue>
</operation>
</state>

<state id="25" st_id="25">

<operation id="354" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="enable_eq_read" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="251" bw="24" op_0_bw="24">
<![CDATA[
if.end.i18_ifconv:2 %eq_3band_stream_stream_axis_sample_0_bool_float_float_float_delay_low_2_load = load i24 %eq_3band_stream_stream_axis_sample_0_bool_float_float_float_delay_low_2

]]></Node>
<StgValue><ssdm name="eq_3band_stream_stream_axis_sample_0_bool_float_float_float_delay_low_2_load"/></StgValue>
</operation>

<operation id="355" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="enable_eq_read" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="252" bw="24" op_0_bw="24">
<![CDATA[
if.end.i18_ifconv:3 %eq_3band_stream_stream_axis_sample_0_bool_float_float_float_delay_low_3_load = load i24 %eq_3band_stream_stream_axis_sample_0_bool_float_float_float_delay_low_3

]]></Node>
<StgValue><ssdm name="eq_3band_stream_stream_axis_sample_0_bool_float_float_float_delay_low_3_load"/></StgValue>
</operation>

<operation id="356" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="enable_eq_read" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="254" bw="0" op_0_bw="24" op_1_bw="24" op_2_bw="0">
<![CDATA[
if.end.i18_ifconv:5 %store_ln22 = store i24 %eq_3band_stream_stream_axis_sample_0_bool_float_float_float_delay_low_2_load, i24 %eq_3band_stream_stream_axis_sample_0_bool_float_float_float_delay_low_1

]]></Node>
<StgValue><ssdm name="store_ln22"/></StgValue>
</operation>

<operation id="357" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="enable_eq_read" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="255" bw="0" op_0_bw="24" op_1_bw="24" op_2_bw="0">
<![CDATA[
if.end.i18_ifconv:6 %store_ln22 = store i24 %eq_3band_stream_stream_axis_sample_0_bool_float_float_float_delay_low_3_load, i24 %eq_3band_stream_stream_axis_sample_0_bool_float_float_float_delay_low_2

]]></Node>
<StgValue><ssdm name="store_ln22"/></StgValue>
</operation>

<operation id="358" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="enable_eq_read" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="267" bw="35" op_0_bw="24">
<![CDATA[
if.end.i18_ifconv:18 %sext_ln27_2 = sext i24 %eq_3band_stream_stream_axis_sample_0_bool_float_float_float_delay_low_3_load

]]></Node>
<StgValue><ssdm name="sext_ln27_2"/></StgValue>
</operation>

<operation id="359" st_id="25" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="enable_eq_read" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="268" bw="35" op_0_bw="35" op_1_bw="35">
<![CDATA[
if.end.i18_ifconv:19 %mul_ln27_1 = mul i35 %sext_ln27_2, i35 614

]]></Node>
<StgValue><ssdm name="mul_ln27_1"/></StgValue>
</operation>

<operation id="360" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="enable_eq_read" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="269" bw="22" op_0_bw="22" op_1_bw="35" op_2_bw="32" op_3_bw="32">
<![CDATA[
if.end.i18_ifconv:20 %tmp_11_cast = partselect i22 @_ssdm_op_PartSelect.i22.i35.i32.i32, i35 %mul_ln27_1, i32 12, i32 33

]]></Node>
<StgValue><ssdm name="tmp_11_cast"/></StgValue>
</operation>

<operation id="361" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="enable_eq_read" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="271" bw="12" op_0_bw="35">
<![CDATA[
if.end.i18_ifconv:22 %trunc_ln27_1 = trunc i35 %mul_ln27_1

]]></Node>
<StgValue><ssdm name="trunc_ln27_1"/></StgValue>
</operation>

<operation id="362" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="enable_eq_read" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="276" bw="23" op_0_bw="23" op_1_bw="24" op_2_bw="32" op_3_bw="32">
<![CDATA[
if.end.i18_ifconv:27 %tmp_s = partselect i23 @_ssdm_op_PartSelect.i23.i24.i32.i32, i24 %eq_3band_stream_stream_axis_sample_0_bool_float_float_float_delay_low_2_load, i32 1, i32 23

]]></Node>
<StgValue><ssdm name="tmp_s"/></StgValue>
</operation>

<operation id="363" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="enable_eq_read" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="277" bw="1" op_0_bw="1" op_1_bw="24" op_2_bw="32">
<![CDATA[
if.end.i18_ifconv:28 %tmp_6 = bitselect i1 @_ssdm_op_BitSelect.i1.i24.i32, i24 %eq_3band_stream_stream_axis_sample_0_bool_float_float_float_delay_low_2_load, i32 23

]]></Node>
<StgValue><ssdm name="tmp_6"/></StgValue>
</operation>

<operation id="364" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="enable_eq_read" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="278" bw="1" op_0_bw="24">
<![CDATA[
if.end.i18_ifconv:29 %trunc_ln27_2 = trunc i24 %eq_3band_stream_stream_axis_sample_0_bool_float_float_float_delay_low_2_load

]]></Node>
<StgValue><ssdm name="trunc_ln27_2"/></StgValue>
</operation>

<operation id="365" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="enable_eq_read" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="279" bw="12" op_0_bw="12" op_1_bw="1" op_2_bw="11">
<![CDATA[
if.end.i18_ifconv:30 %tmp_1 = bitconcatenate i12 @_ssdm_op_BitConcatenate.i12.i1.i11, i1 %trunc_ln27_2, i11 0

]]></Node>
<StgValue><ssdm name="tmp_1"/></StgValue>
</operation>

<operation id="366" st_id="25" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="enable_eq_read" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="280" bw="1" op_0_bw="12" op_1_bw="12">
<![CDATA[
if.end.i18_ifconv:31 %icmp_ln27_2 = icmp_ne  i12 %tmp_1, i12 0

]]></Node>
<StgValue><ssdm name="icmp_ln27_2"/></StgValue>
</operation>

<operation id="367" st_id="25" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="enable_eq_read" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="281" bw="23" op_0_bw="23" op_1_bw="23">
<![CDATA[
if.end.i18_ifconv:32 %add_ln27_2 = add i23 %tmp_s, i23 1

]]></Node>
<StgValue><ssdm name="add_ln27_2"/></StgValue>
</operation>

<operation id="368" st_id="25" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="enable_eq_read" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="282" bw="23" op_0_bw="1" op_1_bw="23" op_2_bw="23">
<![CDATA[
if.end.i18_ifconv:33 %select_ln27_2 = select i1 %icmp_ln27_2, i23 %add_ln27_2, i23 %tmp_s

]]></Node>
<StgValue><ssdm name="select_ln27_2"/></StgValue>
</operation>

<operation id="369" st_id="25" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="enable_eq_read" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="283" bw="23" op_0_bw="1" op_1_bw="23" op_2_bw="23">
<![CDATA[
if.end.i18_ifconv:34 %select_ln27_16 = select i1 %tmp_6, i23 %select_ln27_2, i23 %tmp_s

]]></Node>
<StgValue><ssdm name="select_ln27_16"/></StgValue>
</operation>

<operation id="370" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="enable_eq_read" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="348" bw="1" op_0_bw="1" op_1_bw="36" op_2_bw="32">
<![CDATA[
if.end.i18_ifconv:99 %tmp_15 = bitselect i1 @_ssdm_op_BitSelect.i1.i36.i32, i36 %mul_ln27_6, i32 35

]]></Node>
<StgValue><ssdm name="tmp_15"/></StgValue>
</operation>

<operation id="371" st_id="25" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="enable_eq_read" val="1"/>
<literal name="icmp_ln27_8" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="351" bw="23" op_0_bw="23" op_1_bw="23">
<![CDATA[
if.end.i18_ifconv:102 %add_ln27_12 = add i23 %tmp_36_cast_cast, i23 1

]]></Node>
<StgValue><ssdm name="add_ln27_12"/></StgValue>
</operation>

<operation id="372" st_id="25" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="enable_eq_read" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="352" bw="23" op_0_bw="1" op_1_bw="23" op_2_bw="23">
<![CDATA[
if.end.i18_ifconv:103 %select_ln27_8 = select i1 %icmp_ln27_8, i23 %add_ln27_12, i23 %tmp_36_cast_cast

]]></Node>
<StgValue><ssdm name="select_ln27_8"/></StgValue>
</operation>

<operation id="373" st_id="25" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="enable_eq_read" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="353" bw="23" op_0_bw="1" op_1_bw="23" op_2_bw="23">
<![CDATA[
if.end.i18_ifconv:104 %select_ln27_22 = select i1 %tmp_15, i23 %select_ln27_8, i23 %tmp_36_cast_cast

]]></Node>
<StgValue><ssdm name="select_ln27_22"/></StgValue>
</operation>

<operation id="374" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="enable_eq_read" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="357" bw="1" op_0_bw="1" op_1_bw="34" op_2_bw="32">
<![CDATA[
if.end.i18_ifconv:108 %tmp_16 = bitselect i1 @_ssdm_op_BitSelect.i1.i34.i32, i34 %mul_ln27_7, i32 33

]]></Node>
<StgValue><ssdm name="tmp_16"/></StgValue>
</operation>

<operation id="375" st_id="25" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="enable_eq_read" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="359" bw="1" op_0_bw="12" op_1_bw="12">
<![CDATA[
if.end.i18_ifconv:110 %icmp_ln27_9 = icmp_ne  i12 %trunc_ln27_9, i12 0

]]></Node>
<StgValue><ssdm name="icmp_ln27_9"/></StgValue>
</operation>

<operation id="376" st_id="25" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="enable_eq_read" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="360" bw="21" op_0_bw="21" op_1_bw="21">
<![CDATA[
if.end.i18_ifconv:111 %add_ln27_13 = add i21 %tmp_36_cast, i21 1

]]></Node>
<StgValue><ssdm name="add_ln27_13"/></StgValue>
</operation>

<operation id="377" st_id="25" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="enable_eq_read" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="361" bw="21" op_0_bw="1" op_1_bw="21" op_2_bw="21">
<![CDATA[
if.end.i18_ifconv:112 %select_ln27_9 = select i1 %icmp_ln27_9, i21 %add_ln27_13, i21 %tmp_36_cast

]]></Node>
<StgValue><ssdm name="select_ln27_9"/></StgValue>
</operation>

<operation id="378" st_id="25" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="enable_eq_read" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="362" bw="21" op_0_bw="1" op_1_bw="21" op_2_bw="21">
<![CDATA[
if.end.i18_ifconv:113 %select_ln27_23 = select i1 %tmp_16, i21 %select_ln27_9, i21 %tmp_36_cast

]]></Node>
<StgValue><ssdm name="select_ln27_23"/></StgValue>
</operation>

<operation id="379" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="enable_eq_read" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="363" bw="23" op_0_bw="21">
<![CDATA[
if.end.i18_ifconv:114 %sext_ln27_14 = sext i21 %select_ln27_23

]]></Node>
<StgValue><ssdm name="sext_ln27_14"/></StgValue>
</operation>

<operation id="380" st_id="25" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="enable_eq_read" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="366" bw="23" op_0_bw="23" op_1_bw="23">
<![CDATA[
if.end.i18_ifconv:117 %add_ln27_15 = add i23 %select_ln27_22, i23 %sext_ln27_14

]]></Node>
<StgValue><ssdm name="add_ln27_15"/></StgValue>
</operation>
</state>

<state id="26" st_id="26">

<operation id="381" st_id="26" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="239" bw="25" op_0_bw="25" op_1_bw="25" op_2_bw="0" op_3_bw="0">
<![CDATA[
_Z4echoRN3hls6streamI11axis_sampleLi0EEES3_b.exit:3 %temp2_read = read i25 @_ssdm_op_Read.ap_fifo.volatile.i25P0A, i25 %temp2

]]></Node>
<StgValue><ssdm name="temp2_read"/></StgValue>
</operation>

<operation id="382" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="240" bw="24" op_0_bw="25">
<![CDATA[
_Z4echoRN3hls6streamI11axis_sampleLi0EEES3_b.exit:4 %input_sample_data_2 = trunc i25 %temp2_read

]]></Node>
<StgValue><ssdm name="input_sample_data_2"/></StgValue>
</operation>

<operation id="383" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="241" bw="1" op_0_bw="1" op_1_bw="25" op_2_bw="32">
<![CDATA[
_Z4echoRN3hls6streamI11axis_sampleLi0EEES3_b.exit:5 %input_sample_last_1 = bitselect i1 @_ssdm_op_BitSelect.i1.i25.i32, i25 %temp2_read, i32 24

]]></Node>
<StgValue><ssdm name="input_sample_last_1"/></StgValue>
</operation>

<operation id="384" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="enable_eq_read" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="256" bw="0" op_0_bw="24" op_1_bw="24" op_2_bw="0">
<![CDATA[
if.end.i18_ifconv:7 %store_ln24 = store i24 %input_sample_data_2, i24 %eq_3band_stream_stream_axis_sample_0_bool_float_float_float_delay_low_3

]]></Node>
<StgValue><ssdm name="store_ln24"/></StgValue>
</operation>

<operation id="385" st_id="26" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="enable_eq_read" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="272" bw="1" op_0_bw="12" op_1_bw="12">
<![CDATA[
if.end.i18_ifconv:23 %icmp_ln27_1 = icmp_ne  i12 %trunc_ln27_1, i12 0

]]></Node>
<StgValue><ssdm name="icmp_ln27_1"/></StgValue>
</operation>

<operation id="386" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="enable_eq_read" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="312" bw="24" op_0_bw="24">
<![CDATA[
if.end.i18_ifconv:63 %eq_3band_stream_stream_axis_sample_0_bool_float_float_float_delay_mid_2_load = load i24 %eq_3band_stream_stream_axis_sample_0_bool_float_float_float_delay_mid_2

]]></Node>
<StgValue><ssdm name="eq_3band_stream_stream_axis_sample_0_bool_float_float_float_delay_mid_2_load"/></StgValue>
</operation>

<operation id="387" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="enable_eq_read" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="313" bw="24" op_0_bw="24">
<![CDATA[
if.end.i18_ifconv:64 %eq_3band_stream_stream_axis_sample_0_bool_float_float_float_delay_mid_3_load = load i24 %eq_3band_stream_stream_axis_sample_0_bool_float_float_float_delay_mid_3

]]></Node>
<StgValue><ssdm name="eq_3band_stream_stream_axis_sample_0_bool_float_float_float_delay_mid_3_load"/></StgValue>
</operation>

<operation id="388" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="enable_eq_read" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="315" bw="0" op_0_bw="24" op_1_bw="24" op_2_bw="0">
<![CDATA[
if.end.i18_ifconv:66 %store_ln22 = store i24 %eq_3band_stream_stream_axis_sample_0_bool_float_float_float_delay_mid_2_load, i24 %eq_3band_stream_stream_axis_sample_0_bool_float_float_float_delay_mid_1

]]></Node>
<StgValue><ssdm name="store_ln22"/></StgValue>
</operation>

<operation id="389" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="enable_eq_read" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="316" bw="0" op_0_bw="24" op_1_bw="24" op_2_bw="0">
<![CDATA[
if.end.i18_ifconv:67 %store_ln22 = store i24 %eq_3band_stream_stream_axis_sample_0_bool_float_float_float_delay_mid_3_load, i24 %eq_3band_stream_stream_axis_sample_0_bool_float_float_float_delay_mid_2

]]></Node>
<StgValue><ssdm name="store_ln22"/></StgValue>
</operation>

<operation id="390" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="enable_eq_read" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="317" bw="0" op_0_bw="24" op_1_bw="24" op_2_bw="0">
<![CDATA[
if.end.i18_ifconv:68 %store_ln24 = store i24 %input_sample_data_2, i24 %eq_3band_stream_stream_axis_sample_0_bool_float_float_float_delay_mid_3

]]></Node>
<StgValue><ssdm name="store_ln24"/></StgValue>
</operation>

<operation id="391" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="enable_eq_read" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="327" bw="36" op_0_bw="24">
<![CDATA[
if.end.i18_ifconv:78 %sext_ln27_10 = sext i24 %eq_3band_stream_stream_axis_sample_0_bool_float_float_float_delay_mid_3_load

]]></Node>
<StgValue><ssdm name="sext_ln27_10"/></StgValue>
</operation>

<operation id="392" st_id="26" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="enable_eq_read" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="328" bw="36" op_0_bw="36" op_1_bw="36">
<![CDATA[
if.end.i18_ifconv:79 %mul_ln27_5 = mul i36 %sext_ln27_10, i36 1228

]]></Node>
<StgValue><ssdm name="mul_ln27_5"/></StgValue>
</operation>

<operation id="393" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="enable_eq_read" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="329" bw="23" op_0_bw="23" op_1_bw="36" op_2_bw="32" op_3_bw="32">
<![CDATA[
if.end.i18_ifconv:80 %tmp_29_cast_cast = partselect i23 @_ssdm_op_PartSelect.i23.i36.i32.i32, i36 %mul_ln27_5, i32 12, i32 34

]]></Node>
<StgValue><ssdm name="tmp_29_cast_cast"/></StgValue>
</operation>

<operation id="394" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="enable_eq_read" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="331" bw="12" op_0_bw="36">
<![CDATA[
if.end.i18_ifconv:82 %trunc_ln27_6 = trunc i36 %mul_ln27_5

]]></Node>
<StgValue><ssdm name="trunc_ln27_6"/></StgValue>
</operation>

<operation id="395" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="enable_eq_read" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="336" bw="23" op_0_bw="23" op_1_bw="24" op_2_bw="32" op_3_bw="32">
<![CDATA[
if.end.i18_ifconv:87 %tmp_12 = partselect i23 @_ssdm_op_PartSelect.i23.i24.i32.i32, i24 %eq_3band_stream_stream_axis_sample_0_bool_float_float_float_delay_mid_2_load, i32 1, i32 23

]]></Node>
<StgValue><ssdm name="tmp_12"/></StgValue>
</operation>

<operation id="396" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="enable_eq_read" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="337" bw="1" op_0_bw="1" op_1_bw="24" op_2_bw="32">
<![CDATA[
if.end.i18_ifconv:88 %tmp_13 = bitselect i1 @_ssdm_op_BitSelect.i1.i24.i32, i24 %eq_3band_stream_stream_axis_sample_0_bool_float_float_float_delay_mid_2_load, i32 23

]]></Node>
<StgValue><ssdm name="tmp_13"/></StgValue>
</operation>

<operation id="397" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="enable_eq_read" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="338" bw="1" op_0_bw="24">
<![CDATA[
if.end.i18_ifconv:89 %trunc_ln27_7 = trunc i24 %eq_3band_stream_stream_axis_sample_0_bool_float_float_float_delay_mid_2_load

]]></Node>
<StgValue><ssdm name="trunc_ln27_7"/></StgValue>
</operation>

<operation id="398" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="enable_eq_read" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="339" bw="12" op_0_bw="12" op_1_bw="1" op_2_bw="11">
<![CDATA[
if.end.i18_ifconv:90 %tmp_14 = bitconcatenate i12 @_ssdm_op_BitConcatenate.i12.i1.i11, i1 %trunc_ln27_7, i11 0

]]></Node>
<StgValue><ssdm name="tmp_14"/></StgValue>
</operation>

<operation id="399" st_id="26" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="enable_eq_read" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="340" bw="1" op_0_bw="12" op_1_bw="12">
<![CDATA[
if.end.i18_ifconv:91 %icmp_ln27_7 = icmp_ne  i12 %tmp_14, i12 0

]]></Node>
<StgValue><ssdm name="icmp_ln27_7"/></StgValue>
</operation>

<operation id="400" st_id="26" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="enable_eq_read" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="341" bw="23" op_0_bw="23" op_1_bw="23">
<![CDATA[
if.end.i18_ifconv:92 %add_ln27_11 = add i23 %tmp_12, i23 1

]]></Node>
<StgValue><ssdm name="add_ln27_11"/></StgValue>
</operation>

<operation id="401" st_id="26" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="enable_eq_read" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="342" bw="23" op_0_bw="1" op_1_bw="23" op_2_bw="23">
<![CDATA[
if.end.i18_ifconv:93 %select_ln27_7 = select i1 %icmp_ln27_7, i23 %add_ln27_11, i23 %tmp_12

]]></Node>
<StgValue><ssdm name="select_ln27_7"/></StgValue>
</operation>

<operation id="402" st_id="26" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="enable_eq_read" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="343" bw="23" op_0_bw="1" op_1_bw="23" op_2_bw="23">
<![CDATA[
if.end.i18_ifconv:94 %select_ln27_21 = select i1 %tmp_13, i23 %select_ln27_7, i23 %tmp_12

]]></Node>
<StgValue><ssdm name="select_ln27_21"/></StgValue>
</operation>

<operation id="403" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="enable_eq_read" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="377" bw="0" op_0_bw="24" op_1_bw="24" op_2_bw="0">
<![CDATA[
if.end.i18_ifconv:128 %store_ln24 = store i24 %input_sample_data_2, i24 %eq_3band_stream_stream_axis_sample_0_bool_float_float_float_delay_high_3

]]></Node>
<StgValue><ssdm name="store_ln24"/></StgValue>
</operation>
</state>

<state id="27" st_id="27">

<operation id="404" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="enable_eq_read" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="257" bw="34" op_0_bw="24">
<![CDATA[
if.end.i18_ifconv:8 %sext_ln27 = sext i24 %input_sample_data_2

]]></Node>
<StgValue><ssdm name="sext_ln27"/></StgValue>
</operation>

<operation id="405" st_id="27" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="enable_eq_read" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="258" bw="34" op_0_bw="34" op_1_bw="34">
<![CDATA[
if.end.i18_ifconv:9 %mul_ln27 = mul i34 %sext_ln27, i34 409

]]></Node>
<StgValue><ssdm name="mul_ln27"/></StgValue>
</operation>

<operation id="406" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="enable_eq_read" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="259" bw="21" op_0_bw="21" op_1_bw="34" op_2_bw="32" op_3_bw="32">
<![CDATA[
if.end.i18_ifconv:10 %tmp_5_cast = partselect i21 @_ssdm_op_PartSelect.i21.i34.i32.i32, i34 %mul_ln27, i32 12, i32 32

]]></Node>
<StgValue><ssdm name="tmp_5_cast"/></StgValue>
</operation>

<operation id="407" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="enable_eq_read" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="260" bw="1" op_0_bw="1" op_1_bw="34" op_2_bw="32">
<![CDATA[
if.end.i18_ifconv:11 %tmp_2 = bitselect i1 @_ssdm_op_BitSelect.i1.i34.i32, i34 %mul_ln27, i32 33

]]></Node>
<StgValue><ssdm name="tmp_2"/></StgValue>
</operation>

<operation id="408" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="enable_eq_read" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="261" bw="12" op_0_bw="34">
<![CDATA[
if.end.i18_ifconv:12 %trunc_ln27 = trunc i34 %mul_ln27

]]></Node>
<StgValue><ssdm name="trunc_ln27"/></StgValue>
</operation>

<operation id="409" st_id="27" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="enable_eq_read" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="262" bw="1" op_0_bw="12" op_1_bw="12">
<![CDATA[
if.end.i18_ifconv:13 %icmp_ln27 = icmp_ne  i12 %trunc_ln27, i12 0

]]></Node>
<StgValue><ssdm name="icmp_ln27"/></StgValue>
</operation>

<operation id="410" st_id="27" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="enable_eq_read" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="263" bw="21" op_0_bw="21" op_1_bw="21">
<![CDATA[
if.end.i18_ifconv:14 %add_ln27 = add i21 %tmp_5_cast, i21 1

]]></Node>
<StgValue><ssdm name="add_ln27"/></StgValue>
</operation>

<operation id="411" st_id="27" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="enable_eq_read" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="264" bw="21" op_0_bw="1" op_1_bw="21" op_2_bw="21">
<![CDATA[
if.end.i18_ifconv:15 %select_ln27 = select i1 %icmp_ln27, i21 %add_ln27, i21 %tmp_5_cast

]]></Node>
<StgValue><ssdm name="select_ln27"/></StgValue>
</operation>

<operation id="412" st_id="27" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="enable_eq_read" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="265" bw="21" op_0_bw="1" op_1_bw="21" op_2_bw="21">
<![CDATA[
if.end.i18_ifconv:16 %select_ln27_10 = select i1 %tmp_2, i21 %select_ln27, i21 %tmp_5_cast

]]></Node>
<StgValue><ssdm name="select_ln27_10"/></StgValue>
</operation>

<operation id="413" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="enable_eq_read" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="266" bw="22" op_0_bw="21">
<![CDATA[
if.end.i18_ifconv:17 %sext_ln27_1 = sext i21 %select_ln27_10

]]></Node>
<StgValue><ssdm name="sext_ln27_1"/></StgValue>
</operation>

<operation id="414" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="enable_eq_read" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="270" bw="1" op_0_bw="1" op_1_bw="35" op_2_bw="32">
<![CDATA[
if.end.i18_ifconv:21 %tmp_5 = bitselect i1 @_ssdm_op_BitSelect.i1.i35.i32, i35 %mul_ln27_1, i32 34

]]></Node>
<StgValue><ssdm name="tmp_5"/></StgValue>
</operation>

<operation id="415" st_id="27" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="enable_eq_read" val="1"/>
<literal name="icmp_ln27_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="273" bw="22" op_0_bw="22" op_1_bw="22">
<![CDATA[
if.end.i18_ifconv:24 %add_ln27_1 = add i22 %tmp_11_cast, i22 1

]]></Node>
<StgValue><ssdm name="add_ln27_1"/></StgValue>
</operation>

<operation id="416" st_id="27" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="enable_eq_read" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="274" bw="22" op_0_bw="1" op_1_bw="22" op_2_bw="22">
<![CDATA[
if.end.i18_ifconv:25 %select_ln27_1 = select i1 %icmp_ln27_1, i22 %add_ln27_1, i22 %tmp_11_cast

]]></Node>
<StgValue><ssdm name="select_ln27_1"/></StgValue>
</operation>

<operation id="417" st_id="27" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="enable_eq_read" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="275" bw="22" op_0_bw="1" op_1_bw="22" op_2_bw="22">
<![CDATA[
if.end.i18_ifconv:26 %select_ln27_15 = select i1 %tmp_5, i22 %select_ln27_1, i22 %tmp_11_cast

]]></Node>
<StgValue><ssdm name="select_ln27_15"/></StgValue>
</operation>

<operation id="418" st_id="27" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="enable_eq_read" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="304" bw="22" op_0_bw="22" op_1_bw="22">
<![CDATA[
if.end.i18_ifconv:55 %add_ln27_5 = add i22 %select_ln27_15, i22 %sext_ln27_1

]]></Node>
<StgValue><ssdm name="add_ln27_5"/></StgValue>
</operation>

<operation id="419" st_id="27" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="enable_eq_read" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="332" bw="1" op_0_bw="12" op_1_bw="12">
<![CDATA[
if.end.i18_ifconv:83 %icmp_ln27_6 = icmp_ne  i12 %trunc_ln27_6, i12 0

]]></Node>
<StgValue><ssdm name="icmp_ln27_6"/></StgValue>
</operation>
</state>

<state id="28" st_id="28">

<operation id="420" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="enable_eq_read" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="284" bw="24" op_0_bw="23">
<![CDATA[
if.end.i18_ifconv:35 %sext_ln27_3 = sext i23 %select_ln27_16

]]></Node>
<StgValue><ssdm name="sext_ln27_3"/></StgValue>
</operation>

<operation id="421" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="enable_eq_read" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="305" bw="24" op_0_bw="22">
<![CDATA[
if.end.i18_ifconv:56 %sext_ln27_7 = sext i22 %add_ln27_5

]]></Node>
<StgValue><ssdm name="sext_ln27_7"/></StgValue>
</operation>

<operation id="422" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="enable_eq_read" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="307" bw="24" op_0_bw="22">
<![CDATA[
if.end.i18_ifconv:58 %sext_ln27_8 = sext i22 %add_ln27_6

]]></Node>
<StgValue><ssdm name="sext_ln27_8"/></StgValue>
</operation>

<operation id="423" st_id="28" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="enable_eq_read" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="308" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
if.end.i18_ifconv:59 %add_ln27_7 = add i24 %sext_ln27_8, i24 %sext_ln27_3

]]></Node>
<StgValue><ssdm name="add_ln27_7"/></StgValue>
</operation>

<operation id="424" st_id="28" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="enable_eq_read" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="309" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
if.end.i18_ifconv:60 %acc = add i24 %add_ln27_7, i24 %sext_ln27_7

]]></Node>
<StgValue><ssdm name="acc"/></StgValue>
</operation>

<operation id="425" st_id="28" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="enable_eq_read" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="318" bw="34" op_0_bw="34" op_1_bw="34">
<![CDATA[
if.end.i18_ifconv:69 %mul_ln27_4 = mul i34 %sext_ln27, i34 17179868774

]]></Node>
<StgValue><ssdm name="mul_ln27_4"/></StgValue>
</operation>

<operation id="426" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="enable_eq_read" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="319" bw="21" op_0_bw="21" op_1_bw="34" op_2_bw="32" op_3_bw="32">
<![CDATA[
if.end.i18_ifconv:70 %tmp_25_cast = partselect i21 @_ssdm_op_PartSelect.i21.i34.i32.i32, i34 %mul_ln27_4, i32 12, i32 32

]]></Node>
<StgValue><ssdm name="tmp_25_cast"/></StgValue>
</operation>

<operation id="427" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="enable_eq_read" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="320" bw="1" op_0_bw="1" op_1_bw="34" op_2_bw="32">
<![CDATA[
if.end.i18_ifconv:71 %tmp_10 = bitselect i1 @_ssdm_op_BitSelect.i1.i34.i32, i34 %mul_ln27_4, i32 33

]]></Node>
<StgValue><ssdm name="tmp_10"/></StgValue>
</operation>

<operation id="428" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="enable_eq_read" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="321" bw="12" op_0_bw="34">
<![CDATA[
if.end.i18_ifconv:72 %trunc_ln27_5 = trunc i34 %mul_ln27_4

]]></Node>
<StgValue><ssdm name="trunc_ln27_5"/></StgValue>
</operation>

<operation id="429" st_id="28" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="enable_eq_read" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="322" bw="1" op_0_bw="12" op_1_bw="12">
<![CDATA[
if.end.i18_ifconv:73 %icmp_ln27_5 = icmp_ne  i12 %trunc_ln27_5, i12 0

]]></Node>
<StgValue><ssdm name="icmp_ln27_5"/></StgValue>
</operation>

<operation id="430" st_id="28" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="enable_eq_read" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="323" bw="21" op_0_bw="21" op_1_bw="21">
<![CDATA[
if.end.i18_ifconv:74 %add_ln27_9 = add i21 %tmp_25_cast, i21 1

]]></Node>
<StgValue><ssdm name="add_ln27_9"/></StgValue>
</operation>

<operation id="431" st_id="28" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="enable_eq_read" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="324" bw="21" op_0_bw="1" op_1_bw="21" op_2_bw="21">
<![CDATA[
if.end.i18_ifconv:75 %select_ln27_5 = select i1 %icmp_ln27_5, i21 %add_ln27_9, i21 %tmp_25_cast

]]></Node>
<StgValue><ssdm name="select_ln27_5"/></StgValue>
</operation>

<operation id="432" st_id="28" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="enable_eq_read" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="325" bw="21" op_0_bw="1" op_1_bw="21" op_2_bw="21">
<![CDATA[
if.end.i18_ifconv:76 %select_ln27_19 = select i1 %tmp_10, i21 %select_ln27_5, i21 %tmp_25_cast

]]></Node>
<StgValue><ssdm name="select_ln27_19"/></StgValue>
</operation>

<operation id="433" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="enable_eq_read" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="326" bw="23" op_0_bw="21">
<![CDATA[
if.end.i18_ifconv:77 %sext_ln27_9 = sext i21 %select_ln27_19

]]></Node>
<StgValue><ssdm name="sext_ln27_9"/></StgValue>
</operation>

<operation id="434" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="enable_eq_read" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="330" bw="1" op_0_bw="1" op_1_bw="36" op_2_bw="32">
<![CDATA[
if.end.i18_ifconv:81 %tmp_11 = bitselect i1 @_ssdm_op_BitSelect.i1.i36.i32, i36 %mul_ln27_5, i32 35

]]></Node>
<StgValue><ssdm name="tmp_11"/></StgValue>
</operation>

<operation id="435" st_id="28" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="enable_eq_read" val="1"/>
<literal name="icmp_ln27_6" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="333" bw="23" op_0_bw="23" op_1_bw="23">
<![CDATA[
if.end.i18_ifconv:84 %add_ln27_10 = add i23 %tmp_29_cast_cast, i23 1

]]></Node>
<StgValue><ssdm name="add_ln27_10"/></StgValue>
</operation>

<operation id="436" st_id="28" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="enable_eq_read" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="334" bw="23" op_0_bw="1" op_1_bw="23" op_2_bw="23">
<![CDATA[
if.end.i18_ifconv:85 %select_ln27_6 = select i1 %icmp_ln27_6, i23 %add_ln27_10, i23 %tmp_29_cast_cast

]]></Node>
<StgValue><ssdm name="select_ln27_6"/></StgValue>
</operation>

<operation id="437" st_id="28" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="enable_eq_read" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="335" bw="23" op_0_bw="1" op_1_bw="23" op_2_bw="23">
<![CDATA[
if.end.i18_ifconv:86 %select_ln27_20 = select i1 %tmp_11, i23 %select_ln27_6, i23 %tmp_29_cast_cast

]]></Node>
<StgValue><ssdm name="select_ln27_20"/></StgValue>
</operation>

<operation id="438" st_id="28" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="enable_eq_read" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="364" bw="23" op_0_bw="23" op_1_bw="23">
<![CDATA[
if.end.i18_ifconv:115 %add_ln27_14 = add i23 %select_ln27_20, i23 %sext_ln27_9

]]></Node>
<StgValue><ssdm name="add_ln27_14"/></StgValue>
</operation>

<operation id="439" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="enable_eq_read" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="381" bw="1" op_0_bw="1" op_1_bw="35" op_2_bw="32">
<![CDATA[
if.end.i18_ifconv:132 %tmp_17 = bitselect i1 @_ssdm_op_BitSelect.i1.i35.i32, i35 %mul_ln27_8, i32 34

]]></Node>
<StgValue><ssdm name="tmp_17"/></StgValue>
</operation>

<operation id="440" st_id="28" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="enable_eq_read" val="1"/>
<literal name="icmp_ln27_10" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="384" bw="22" op_0_bw="22" op_1_bw="22">
<![CDATA[
if.end.i18_ifconv:135 %add_ln27_18 = add i22 %tmp_39_cast, i22 1

]]></Node>
<StgValue><ssdm name="add_ln27_18"/></StgValue>
</operation>

<operation id="441" st_id="28" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="enable_eq_read" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="385" bw="22" op_0_bw="1" op_1_bw="22" op_2_bw="22">
<![CDATA[
if.end.i18_ifconv:136 %select_ln27_11 = select i1 %icmp_ln27_10, i22 %add_ln27_18, i22 %tmp_39_cast

]]></Node>
<StgValue><ssdm name="select_ln27_11"/></StgValue>
</operation>

<operation id="442" st_id="28" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="enable_eq_read" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="386" bw="22" op_0_bw="1" op_1_bw="22" op_2_bw="22">
<![CDATA[
if.end.i18_ifconv:137 %select_ln27_24 = select i1 %tmp_17, i22 %select_ln27_11, i22 %tmp_39_cast

]]></Node>
<StgValue><ssdm name="select_ln27_24"/></StgValue>
</operation>

<operation id="443" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="enable_eq_read" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="387" bw="23" op_0_bw="22">
<![CDATA[
if.end.i18_ifconv:138 %sext_ln27_21 = sext i22 %select_ln27_24

]]></Node>
<StgValue><ssdm name="sext_ln27_21"/></StgValue>
</operation>

<operation id="444" st_id="28" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="enable_eq_read" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="417" bw="23" op_0_bw="23" op_1_bw="23">
<![CDATA[
if.end.i18_ifconv:168 %add_ln27_22 = add i23 %sext_ln27_21, i23 %sext_ln27_9

]]></Node>
<StgValue><ssdm name="add_ln27_22"/></StgValue>
</operation>

<operation id="445" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="enable_eq_read" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="423" bw="32" op_0_bw="24">
<![CDATA[
if.end.i18_ifconv:174 %sext_ln65 = sext i24 %acc

]]></Node>
<StgValue><ssdm name="sext_ln65"/></StgValue>
</operation>

<operation id="446" st_id="28" stage="6" lat="6">
<core>Int2Float</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="enable_eq_read" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="424" bw="32" op_0_bw="32">
<![CDATA[
if.end.i18_ifconv:175 %conv_i22_i = sitofp i32 %sext_ln65

]]></Node>
<StgValue><ssdm name="conv_i22_i"/></StgValue>
</operation>
</state>

<state id="29" st_id="29">

<operation id="447" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="enable_eq_read" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="344" bw="24" op_0_bw="23">
<![CDATA[
if.end.i18_ifconv:95 %sext_ln27_11 = sext i23 %select_ln27_21

]]></Node>
<StgValue><ssdm name="sext_ln27_11"/></StgValue>
</operation>

<operation id="448" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="enable_eq_read" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="365" bw="24" op_0_bw="23">
<![CDATA[
if.end.i18_ifconv:116 %sext_ln27_16 = sext i23 %add_ln27_14

]]></Node>
<StgValue><ssdm name="sext_ln27_16"/></StgValue>
</operation>

<operation id="449" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="enable_eq_read" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="367" bw="24" op_0_bw="23">
<![CDATA[
if.end.i18_ifconv:118 %sext_ln27_19 = sext i23 %add_ln27_15

]]></Node>
<StgValue><ssdm name="sext_ln27_19"/></StgValue>
</operation>

<operation id="450" st_id="29" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="enable_eq_read" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="368" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
if.end.i18_ifconv:119 %add_ln27_16 = add i24 %sext_ln27_19, i24 %sext_ln27_11

]]></Node>
<StgValue><ssdm name="add_ln27_16"/></StgValue>
</operation>

<operation id="451" st_id="29" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="enable_eq_read" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="369" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
if.end.i18_ifconv:120 %acc_1 = add i24 %add_ln27_16, i24 %sext_ln27_16

]]></Node>
<StgValue><ssdm name="acc_1"/></StgValue>
</operation>

<operation id="452" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="enable_eq_read" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="371" bw="24" op_0_bw="24">
<![CDATA[
if.end.i18_ifconv:122 %eq_3band_stream_stream_axis_sample_0_bool_float_float_float_delay_high_2_load = load i24 %eq_3band_stream_stream_axis_sample_0_bool_float_float_float_delay_high_2

]]></Node>
<StgValue><ssdm name="eq_3band_stream_stream_axis_sample_0_bool_float_float_float_delay_high_2_load"/></StgValue>
</operation>

<operation id="453" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="enable_eq_read" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="372" bw="24" op_0_bw="24">
<![CDATA[
if.end.i18_ifconv:123 %eq_3band_stream_stream_axis_sample_0_bool_float_float_float_delay_high_load = load i24 %eq_3band_stream_stream_axis_sample_0_bool_float_float_float_delay_high

]]></Node>
<StgValue><ssdm name="eq_3band_stream_stream_axis_sample_0_bool_float_float_float_delay_high_load"/></StgValue>
</operation>

<operation id="454" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="enable_eq_read" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="374" bw="0" op_0_bw="24" op_1_bw="24" op_2_bw="0">
<![CDATA[
if.end.i18_ifconv:125 %store_ln22 = store i24 %eq_3band_stream_stream_axis_sample_0_bool_float_float_float_delay_high_2_load, i24 %eq_3band_stream_stream_axis_sample_0_bool_float_float_float_delay_high_1

]]></Node>
<StgValue><ssdm name="store_ln22"/></StgValue>
</operation>

<operation id="455" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="enable_eq_read" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="375" bw="0" op_0_bw="24" op_1_bw="24" op_2_bw="0">
<![CDATA[
if.end.i18_ifconv:126 %store_ln22 = store i24 %eq_3band_stream_stream_axis_sample_0_bool_float_float_float_delay_high_load, i24 %eq_3band_stream_stream_axis_sample_0_bool_float_float_float_delay_high_2

]]></Node>
<StgValue><ssdm name="store_ln22"/></StgValue>
</operation>

<operation id="456" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="enable_eq_read" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="376" bw="0" op_0_bw="24" op_1_bw="24" op_2_bw="0">
<![CDATA[
if.end.i18_ifconv:127 %store_ln22 = store i24 %eq_3band_stream_stream_axis_sample_0_bool_float_float_float_delay_high_3_load, i24 %eq_3band_stream_stream_axis_sample_0_bool_float_float_float_delay_high

]]></Node>
<StgValue><ssdm name="store_ln22"/></StgValue>
</operation>

<operation id="457" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="enable_eq_read" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="388" bw="23" op_0_bw="23" op_1_bw="24" op_2_bw="32" op_3_bw="32">
<![CDATA[
if.end.i18_ifconv:139 %tmp_18 = partselect i23 @_ssdm_op_PartSelect.i23.i24.i32.i32, i24 %eq_3band_stream_stream_axis_sample_0_bool_float_float_float_delay_high_load, i32 1, i32 23

]]></Node>
<StgValue><ssdm name="tmp_18"/></StgValue>
</operation>

<operation id="458" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="enable_eq_read" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="389" bw="1" op_0_bw="1" op_1_bw="24" op_2_bw="32">
<![CDATA[
if.end.i18_ifconv:140 %tmp_19 = bitselect i1 @_ssdm_op_BitSelect.i1.i24.i32, i24 %eq_3band_stream_stream_axis_sample_0_bool_float_float_float_delay_high_load, i32 23

]]></Node>
<StgValue><ssdm name="tmp_19"/></StgValue>
</operation>

<operation id="459" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="enable_eq_read" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="390" bw="1" op_0_bw="24">
<![CDATA[
if.end.i18_ifconv:141 %trunc_ln27_11 = trunc i24 %eq_3band_stream_stream_axis_sample_0_bool_float_float_float_delay_high_load

]]></Node>
<StgValue><ssdm name="trunc_ln27_11"/></StgValue>
</operation>

<operation id="460" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="enable_eq_read" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="391" bw="12" op_0_bw="12" op_1_bw="1" op_2_bw="11">
<![CDATA[
if.end.i18_ifconv:142 %tmp_20 = bitconcatenate i12 @_ssdm_op_BitConcatenate.i12.i1.i11, i1 %trunc_ln27_11, i11 0

]]></Node>
<StgValue><ssdm name="tmp_20"/></StgValue>
</operation>

<operation id="461" st_id="29" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="enable_eq_read" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="392" bw="1" op_0_bw="12" op_1_bw="12">
<![CDATA[
if.end.i18_ifconv:143 %icmp_ln27_11 = icmp_ne  i12 %tmp_20, i12 0

]]></Node>
<StgValue><ssdm name="icmp_ln27_11"/></StgValue>
</operation>

<operation id="462" st_id="29" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="enable_eq_read" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="393" bw="23" op_0_bw="23" op_1_bw="23">
<![CDATA[
if.end.i18_ifconv:144 %add_ln27_19 = add i23 %tmp_18, i23 1

]]></Node>
<StgValue><ssdm name="add_ln27_19"/></StgValue>
</operation>

<operation id="463" st_id="29" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="enable_eq_read" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="394" bw="23" op_0_bw="1" op_1_bw="23" op_2_bw="23">
<![CDATA[
if.end.i18_ifconv:145 %select_ln27_12 = select i1 %icmp_ln27_11, i23 %add_ln27_19, i23 %tmp_18

]]></Node>
<StgValue><ssdm name="select_ln27_12"/></StgValue>
</operation>

<operation id="464" st_id="29" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="enable_eq_read" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="395" bw="23" op_0_bw="1" op_1_bw="23" op_2_bw="23">
<![CDATA[
if.end.i18_ifconv:146 %select_ln27_25 = select i1 %tmp_19, i23 %select_ln27_12, i23 %tmp_18

]]></Node>
<StgValue><ssdm name="select_ln27_25"/></StgValue>
</operation>

<operation id="465" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="enable_eq_read" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="397" bw="35" op_0_bw="24">
<![CDATA[
if.end.i18_ifconv:148 %sext_ln27_18 = sext i24 %eq_3band_stream_stream_axis_sample_0_bool_float_float_float_delay_high_2_load

]]></Node>
<StgValue><ssdm name="sext_ln27_18"/></StgValue>
</operation>

<operation id="466" st_id="29" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="enable_eq_read" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="398" bw="35" op_0_bw="35" op_1_bw="35">
<![CDATA[
if.end.i18_ifconv:149 %mul_ln27_9 = mul i35 %sext_ln27_18, i35 34359737753

]]></Node>
<StgValue><ssdm name="mul_ln27_9"/></StgValue>
</operation>

<operation id="467" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="enable_eq_read" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="399" bw="22" op_0_bw="22" op_1_bw="35" op_2_bw="32" op_3_bw="32">
<![CDATA[
if.end.i18_ifconv:150 %tmp_46_cast = partselect i22 @_ssdm_op_PartSelect.i22.i35.i32.i32, i35 %mul_ln27_9, i32 12, i32 33

]]></Node>
<StgValue><ssdm name="tmp_46_cast"/></StgValue>
</operation>

<operation id="468" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="enable_eq_read" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="401" bw="12" op_0_bw="35">
<![CDATA[
if.end.i18_ifconv:152 %trunc_ln27_12 = trunc i35 %mul_ln27_9

]]></Node>
<StgValue><ssdm name="trunc_ln27_12"/></StgValue>
</operation>

<operation id="469" st_id="29" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="enable_eq_read" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="402" bw="1" op_0_bw="12" op_1_bw="12">
<![CDATA[
if.end.i18_ifconv:153 %icmp_ln27_12 = icmp_ne  i12 %trunc_ln27_12, i12 0

]]></Node>
<StgValue><ssdm name="icmp_ln27_12"/></StgValue>
</operation>

<operation id="470" st_id="29" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="enable_eq_read" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="403" bw="22" op_0_bw="22" op_1_bw="22">
<![CDATA[
if.end.i18_ifconv:154 %add_ln27_20 = add i22 %tmp_46_cast, i22 1

]]></Node>
<StgValue><ssdm name="add_ln27_20"/></StgValue>
</operation>

<operation id="471" st_id="29" stage="5" lat="6">
<core>Int2Float</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="enable_eq_read" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="424" bw="32" op_0_bw="32">
<![CDATA[
if.end.i18_ifconv:175 %conv_i22_i = sitofp i32 %sext_ln65

]]></Node>
<StgValue><ssdm name="conv_i22_i"/></StgValue>
</operation>

<operation id="472" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="enable_eq_read" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="426" bw="32" op_0_bw="24">
<![CDATA[
if.end.i18_ifconv:177 %sext_ln65_1 = sext i24 %acc_1

]]></Node>
<StgValue><ssdm name="sext_ln65_1"/></StgValue>
</operation>

<operation id="473" st_id="29" stage="6" lat="6">
<core>Int2Float</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="enable_eq_read" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="427" bw="32" op_0_bw="32">
<![CDATA[
if.end.i18_ifconv:178 %conv_i18_i = sitofp i32 %sext_ln65_1

]]></Node>
<StgValue><ssdm name="conv_i18_i"/></StgValue>
</operation>
</state>

<state id="30" st_id="30">

<operation id="474" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="enable_eq_read" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="396" bw="24" op_0_bw="23">
<![CDATA[
if.end.i18_ifconv:147 %sext_ln27_17 = sext i23 %select_ln27_25

]]></Node>
<StgValue><ssdm name="sext_ln27_17"/></StgValue>
</operation>

<operation id="475" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="enable_eq_read" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="400" bw="1" op_0_bw="1" op_1_bw="35" op_2_bw="32">
<![CDATA[
if.end.i18_ifconv:151 %tmp_21 = bitselect i1 @_ssdm_op_BitSelect.i1.i35.i32, i35 %mul_ln27_9, i32 34

]]></Node>
<StgValue><ssdm name="tmp_21"/></StgValue>
</operation>

<operation id="476" st_id="30" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="enable_eq_read" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="404" bw="22" op_0_bw="1" op_1_bw="22" op_2_bw="22">
<![CDATA[
if.end.i18_ifconv:155 %select_ln27_13 = select i1 %icmp_ln27_12, i22 %add_ln27_20, i22 %tmp_46_cast

]]></Node>
<StgValue><ssdm name="select_ln27_13"/></StgValue>
</operation>

<operation id="477" st_id="30" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="enable_eq_read" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="405" bw="22" op_0_bw="1" op_1_bw="22" op_2_bw="22">
<![CDATA[
if.end.i18_ifconv:156 %select_ln27_26 = select i1 %tmp_21, i22 %select_ln27_13, i22 %tmp_46_cast

]]></Node>
<StgValue><ssdm name="select_ln27_26"/></StgValue>
</operation>

<operation id="478" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="enable_eq_read" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="406" bw="23" op_0_bw="22">
<![CDATA[
if.end.i18_ifconv:157 %sext_ln27_22 = sext i22 %select_ln27_26

]]></Node>
<StgValue><ssdm name="sext_ln27_22"/></StgValue>
</operation>

<operation id="479" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="enable_eq_read" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="416" bw="23" op_0_bw="21">
<![CDATA[
if.end.i18_ifconv:167 %sext_ln27_23 = sext i21 %select_ln27_27

]]></Node>
<StgValue><ssdm name="sext_ln27_23"/></StgValue>
</operation>

<operation id="480" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="enable_eq_read" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="418" bw="24" op_0_bw="23">
<![CDATA[
if.end.i18_ifconv:169 %sext_ln27_24 = sext i23 %add_ln27_22

]]></Node>
<StgValue><ssdm name="sext_ln27_24"/></StgValue>
</operation>

<operation id="481" st_id="30" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="enable_eq_read" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="419" bw="23" op_0_bw="23" op_1_bw="23">
<![CDATA[
if.end.i18_ifconv:170 %add_ln27_23 = add i23 %sext_ln27_22, i23 %sext_ln27_23

]]></Node>
<StgValue><ssdm name="add_ln27_23"/></StgValue>
</operation>

<operation id="482" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="enable_eq_read" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="420" bw="24" op_0_bw="23">
<![CDATA[
if.end.i18_ifconv:171 %sext_ln27_25 = sext i23 %add_ln27_23

]]></Node>
<StgValue><ssdm name="sext_ln27_25"/></StgValue>
</operation>

<operation id="483" st_id="30" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="enable_eq_read" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="421" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
if.end.i18_ifconv:172 %add_ln27_24 = add i24 %sext_ln27_25, i24 %sext_ln27_17

]]></Node>
<StgValue><ssdm name="add_ln27_24"/></StgValue>
</operation>

<operation id="484" st_id="30" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="enable_eq_read" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="422" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
if.end.i18_ifconv:173 %acc_2 = add i24 %add_ln27_24, i24 %sext_ln27_24

]]></Node>
<StgValue><ssdm name="acc_2"/></StgValue>
</operation>

<operation id="485" st_id="30" stage="4" lat="6">
<core>Int2Float</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="enable_eq_read" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="424" bw="32" op_0_bw="32">
<![CDATA[
if.end.i18_ifconv:175 %conv_i22_i = sitofp i32 %sext_ln65

]]></Node>
<StgValue><ssdm name="conv_i22_i"/></StgValue>
</operation>

<operation id="486" st_id="30" stage="5" lat="6">
<core>Int2Float</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="enable_eq_read" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="427" bw="32" op_0_bw="32">
<![CDATA[
if.end.i18_ifconv:178 %conv_i18_i = sitofp i32 %sext_ln65_1

]]></Node>
<StgValue><ssdm name="conv_i18_i"/></StgValue>
</operation>

<operation id="487" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="enable_eq_read" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="430" bw="32" op_0_bw="24">
<![CDATA[
if.end.i18_ifconv:181 %sext_ln65_2 = sext i24 %acc_2

]]></Node>
<StgValue><ssdm name="sext_ln65_2"/></StgValue>
</operation>

<operation id="488" st_id="30" stage="6" lat="6">
<core>Int2Float</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="enable_eq_read" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="431" bw="32" op_0_bw="32">
<![CDATA[
if.end.i18_ifconv:182 %conv_i_i1 = sitofp i32 %sext_ln65_2

]]></Node>
<StgValue><ssdm name="conv_i_i1"/></StgValue>
</operation>
</state>

<state id="31" st_id="31">

<operation id="489" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="242" bw="33" op_0_bw="33" op_1_bw="1" op_2_bw="8" op_3_bw="24">
<![CDATA[
_Z4echoRN3hls6streamI11axis_sampleLi0EEES3_b.exit:6 %tmp_4 = bitconcatenate i33 @_ssdm_op_BitConcatenate.i33.i1.i8.i24, i1 %input_sample_last_1, i8 0, i24 %input_sample_data_2

]]></Node>
<StgValue><ssdm name="tmp_4"/></StgValue>
</operation>

<operation id="490" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="243" bw="64" op_0_bw="33">
<![CDATA[
_Z4echoRN3hls6streamI11axis_sampleLi0EEES3_b.exit:7 %p_086 = zext i33 %tmp_4

]]></Node>
<StgValue><ssdm name="p_086"/></StgValue>
</operation>

<operation id="491" st_id="31" stage="2" lat="2">
<core>regslice</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="enable_eq_read" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="246" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64">
<![CDATA[
if.then.i11:0 %write_ln54 = write void @_ssdm_op_Write.axis.volatile.i64P128A, i64 %out_r, i64 %p_086

]]></Node>
<StgValue><ssdm name="write_ln54"/></StgValue>
</operation>

<operation id="492" st_id="31" stage="3" lat="6">
<core>Int2Float</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="enable_eq_read" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="424" bw="32" op_0_bw="32">
<![CDATA[
if.end.i18_ifconv:175 %conv_i22_i = sitofp i32 %sext_ln65

]]></Node>
<StgValue><ssdm name="conv_i22_i"/></StgValue>
</operation>

<operation id="493" st_id="31" stage="4" lat="6">
<core>Int2Float</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="enable_eq_read" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="427" bw="32" op_0_bw="32">
<![CDATA[
if.end.i18_ifconv:178 %conv_i18_i = sitofp i32 %sext_ln65_1

]]></Node>
<StgValue><ssdm name="conv_i18_i"/></StgValue>
</operation>

<operation id="494" st_id="31" stage="5" lat="6">
<core>Int2Float</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="enable_eq_read" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="431" bw="32" op_0_bw="32">
<![CDATA[
if.end.i18_ifconv:182 %conv_i_i1 = sitofp i32 %sext_ln65_2

]]></Node>
<StgValue><ssdm name="conv_i_i1"/></StgValue>
</operation>
</state>

<state id="32" st_id="32">

<operation id="495" st_id="32" stage="1" lat="2">
<core>regslice</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="enable_eq_read" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="246" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64">
<![CDATA[
if.then.i11:0 %write_ln54 = write void @_ssdm_op_Write.axis.volatile.i64P128A, i64 %out_r, i64 %p_086

]]></Node>
<StgValue><ssdm name="write_ln54"/></StgValue>
</operation>

<operation id="496" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="enable_eq_read" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="247" bw="0" op_0_bw="0">
<![CDATA[
if.then.i11:1 %br_ln55 = br void %_Z8eq_3bandRN3hls6streamI11axis_sampleLi0EEES3_bfff.exit

]]></Node>
<StgValue><ssdm name="br_ln55"/></StgValue>
</operation>

<operation id="497" st_id="32" stage="2" lat="6">
<core>Int2Float</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="enable_eq_read" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="424" bw="32" op_0_bw="32">
<![CDATA[
if.end.i18_ifconv:175 %conv_i22_i = sitofp i32 %sext_ln65

]]></Node>
<StgValue><ssdm name="conv_i22_i"/></StgValue>
</operation>

<operation id="498" st_id="32" stage="3" lat="6">
<core>Int2Float</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="enable_eq_read" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="427" bw="32" op_0_bw="32">
<![CDATA[
if.end.i18_ifconv:178 %conv_i18_i = sitofp i32 %sext_ln65_1

]]></Node>
<StgValue><ssdm name="conv_i18_i"/></StgValue>
</operation>

<operation id="499" st_id="32" stage="4" lat="6">
<core>Int2Float</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="enable_eq_read" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="431" bw="32" op_0_bw="32">
<![CDATA[
if.end.i18_ifconv:182 %conv_i_i1 = sitofp i32 %sext_ln65_2

]]></Node>
<StgValue><ssdm name="conv_i_i1"/></StgValue>
</operation>
</state>

<state id="33" st_id="33">

<operation id="500" st_id="33" stage="1" lat="6">
<core>Int2Float</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="enable_eq_read" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="424" bw="32" op_0_bw="32">
<![CDATA[
if.end.i18_ifconv:175 %conv_i22_i = sitofp i32 %sext_ln65

]]></Node>
<StgValue><ssdm name="conv_i22_i"/></StgValue>
</operation>

<operation id="501" st_id="33" stage="4" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="enable_eq_read" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="425" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
if.end.i18_ifconv:176 %mul_i23_i = fmul i32 %conv_i22_i, i32 %gain_low_1

]]></Node>
<StgValue><ssdm name="mul_i23_i"/></StgValue>
</operation>

<operation id="502" st_id="33" stage="2" lat="6">
<core>Int2Float</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="enable_eq_read" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="427" bw="32" op_0_bw="32">
<![CDATA[
if.end.i18_ifconv:178 %conv_i18_i = sitofp i32 %sext_ln65_1

]]></Node>
<StgValue><ssdm name="conv_i18_i"/></StgValue>
</operation>

<operation id="503" st_id="33" stage="3" lat="6">
<core>Int2Float</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="enable_eq_read" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="431" bw="32" op_0_bw="32">
<![CDATA[
if.end.i18_ifconv:182 %conv_i_i1 = sitofp i32 %sext_ln65_2

]]></Node>
<StgValue><ssdm name="conv_i_i1"/></StgValue>
</operation>
</state>

<state id="34" st_id="34">

<operation id="504" st_id="34" stage="3" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="enable_eq_read" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="425" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
if.end.i18_ifconv:176 %mul_i23_i = fmul i32 %conv_i22_i, i32 %gain_low_1

]]></Node>
<StgValue><ssdm name="mul_i23_i"/></StgValue>
</operation>

<operation id="505" st_id="34" stage="1" lat="6">
<core>Int2Float</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="enable_eq_read" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="427" bw="32" op_0_bw="32">
<![CDATA[
if.end.i18_ifconv:178 %conv_i18_i = sitofp i32 %sext_ln65_1

]]></Node>
<StgValue><ssdm name="conv_i18_i"/></StgValue>
</operation>

<operation id="506" st_id="34" stage="4" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="enable_eq_read" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="428" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
if.end.i18_ifconv:179 %mul_i19_i = fmul i32 %conv_i18_i, i32 %gain_mid_1

]]></Node>
<StgValue><ssdm name="mul_i19_i"/></StgValue>
</operation>

<operation id="507" st_id="34" stage="2" lat="6">
<core>Int2Float</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="enable_eq_read" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="431" bw="32" op_0_bw="32">
<![CDATA[
if.end.i18_ifconv:182 %conv_i_i1 = sitofp i32 %sext_ln65_2

]]></Node>
<StgValue><ssdm name="conv_i_i1"/></StgValue>
</operation>
</state>

<state id="35" st_id="35">

<operation id="508" st_id="35" stage="2" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="enable_eq_read" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="425" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
if.end.i18_ifconv:176 %mul_i23_i = fmul i32 %conv_i22_i, i32 %gain_low_1

]]></Node>
<StgValue><ssdm name="mul_i23_i"/></StgValue>
</operation>

<operation id="509" st_id="35" stage="3" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="enable_eq_read" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="428" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
if.end.i18_ifconv:179 %mul_i19_i = fmul i32 %conv_i18_i, i32 %gain_mid_1

]]></Node>
<StgValue><ssdm name="mul_i19_i"/></StgValue>
</operation>

<operation id="510" st_id="35" stage="1" lat="6">
<core>Int2Float</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="enable_eq_read" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="431" bw="32" op_0_bw="32">
<![CDATA[
if.end.i18_ifconv:182 %conv_i_i1 = sitofp i32 %sext_ln65_2

]]></Node>
<StgValue><ssdm name="conv_i_i1"/></StgValue>
</operation>

<operation id="511" st_id="35" stage="4" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="enable_eq_read" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="432" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
if.end.i18_ifconv:183 %mul_i_i1 = fmul i32 %conv_i_i1, i32 %gain_high_1

]]></Node>
<StgValue><ssdm name="mul_i_i1"/></StgValue>
</operation>
</state>

<state id="36" st_id="36">

<operation id="512" st_id="36" stage="1" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="enable_eq_read" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="425" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
if.end.i18_ifconv:176 %mul_i23_i = fmul i32 %conv_i22_i, i32 %gain_low_1

]]></Node>
<StgValue><ssdm name="mul_i23_i"/></StgValue>
</operation>

<operation id="513" st_id="36" stage="2" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="enable_eq_read" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="428" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
if.end.i18_ifconv:179 %mul_i19_i = fmul i32 %conv_i18_i, i32 %gain_mid_1

]]></Node>
<StgValue><ssdm name="mul_i19_i"/></StgValue>
</operation>

<operation id="514" st_id="36" stage="3" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="enable_eq_read" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="432" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
if.end.i18_ifconv:183 %mul_i_i1 = fmul i32 %conv_i_i1, i32 %gain_high_1

]]></Node>
<StgValue><ssdm name="mul_i_i1"/></StgValue>
</operation>
</state>

<state id="37" st_id="37">

<operation id="515" st_id="37" stage="1" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="enable_eq_read" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="428" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
if.end.i18_ifconv:179 %mul_i19_i = fmul i32 %conv_i18_i, i32 %gain_mid_1

]]></Node>
<StgValue><ssdm name="mul_i19_i"/></StgValue>
</operation>

<operation id="516" st_id="37" stage="7" lat="7">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="enable_eq_read" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="429" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
if.end.i18_ifconv:180 %add_i = fadd i32 %mul_i23_i, i32 %mul_i19_i

]]></Node>
<StgValue><ssdm name="add_i"/></StgValue>
</operation>

<operation id="517" st_id="37" stage="2" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="enable_eq_read" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="432" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
if.end.i18_ifconv:183 %mul_i_i1 = fmul i32 %conv_i_i1, i32 %gain_high_1

]]></Node>
<StgValue><ssdm name="mul_i_i1"/></StgValue>
</operation>
</state>

<state id="38" st_id="38">

<operation id="518" st_id="38" stage="6" lat="7">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="enable_eq_read" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="429" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
if.end.i18_ifconv:180 %add_i = fadd i32 %mul_i23_i, i32 %mul_i19_i

]]></Node>
<StgValue><ssdm name="add_i"/></StgValue>
</operation>

<operation id="519" st_id="38" stage="1" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="enable_eq_read" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="432" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
if.end.i18_ifconv:183 %mul_i_i1 = fmul i32 %conv_i_i1, i32 %gain_high_1

]]></Node>
<StgValue><ssdm name="mul_i_i1"/></StgValue>
</operation>
</state>

<state id="39" st_id="39">

<operation id="520" st_id="39" stage="5" lat="7">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="enable_eq_read" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="429" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
if.end.i18_ifconv:180 %add_i = fadd i32 %mul_i23_i, i32 %mul_i19_i

]]></Node>
<StgValue><ssdm name="add_i"/></StgValue>
</operation>
</state>

<state id="40" st_id="40">

<operation id="521" st_id="40" stage="4" lat="7">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="enable_eq_read" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="429" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
if.end.i18_ifconv:180 %add_i = fadd i32 %mul_i23_i, i32 %mul_i19_i

]]></Node>
<StgValue><ssdm name="add_i"/></StgValue>
</operation>
</state>

<state id="41" st_id="41">

<operation id="522" st_id="41" stage="3" lat="7">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="enable_eq_read" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="429" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
if.end.i18_ifconv:180 %add_i = fadd i32 %mul_i23_i, i32 %mul_i19_i

]]></Node>
<StgValue><ssdm name="add_i"/></StgValue>
</operation>
</state>

<state id="42" st_id="42">

<operation id="523" st_id="42" stage="2" lat="7">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="enable_eq_read" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="429" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
if.end.i18_ifconv:180 %add_i = fadd i32 %mul_i23_i, i32 %mul_i19_i

]]></Node>
<StgValue><ssdm name="add_i"/></StgValue>
</operation>
</state>

<state id="43" st_id="43">

<operation id="524" st_id="43" stage="1" lat="7">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="enable_eq_read" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="429" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
if.end.i18_ifconv:180 %add_i = fadd i32 %mul_i23_i, i32 %mul_i19_i

]]></Node>
<StgValue><ssdm name="add_i"/></StgValue>
</operation>

<operation id="525" st_id="43" stage="7" lat="7">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="enable_eq_read" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="433" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
if.end.i18_ifconv:184 %val_1 = fadd i32 %add_i, i32 %mul_i_i1

]]></Node>
<StgValue><ssdm name="val_1"/></StgValue>
</operation>
</state>

<state id="44" st_id="44">

<operation id="526" st_id="44" stage="6" lat="7">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="enable_eq_read" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="433" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
if.end.i18_ifconv:184 %val_1 = fadd i32 %add_i, i32 %mul_i_i1

]]></Node>
<StgValue><ssdm name="val_1"/></StgValue>
</operation>
</state>

<state id="45" st_id="45">

<operation id="527" st_id="45" stage="5" lat="7">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="enable_eq_read" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="433" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
if.end.i18_ifconv:184 %val_1 = fadd i32 %add_i, i32 %mul_i_i1

]]></Node>
<StgValue><ssdm name="val_1"/></StgValue>
</operation>
</state>

<state id="46" st_id="46">

<operation id="528" st_id="46" stage="4" lat="7">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="enable_eq_read" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="433" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
if.end.i18_ifconv:184 %val_1 = fadd i32 %add_i, i32 %mul_i_i1

]]></Node>
<StgValue><ssdm name="val_1"/></StgValue>
</operation>
</state>

<state id="47" st_id="47">

<operation id="529" st_id="47" stage="3" lat="7">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="enable_eq_read" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="433" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
if.end.i18_ifconv:184 %val_1 = fadd i32 %add_i, i32 %mul_i_i1

]]></Node>
<StgValue><ssdm name="val_1"/></StgValue>
</operation>
</state>

<state id="48" st_id="48">

<operation id="530" st_id="48" stage="2" lat="7">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="enable_eq_read" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="433" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
if.end.i18_ifconv:184 %val_1 = fadd i32 %add_i, i32 %mul_i_i1

]]></Node>
<StgValue><ssdm name="val_1"/></StgValue>
</operation>
</state>

<state id="49" st_id="49">

<operation id="531" st_id="49" stage="1" lat="7">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="enable_eq_read" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="433" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
if.end.i18_ifconv:184 %val_1 = fadd i32 %add_i, i32 %mul_i_i1

]]></Node>
<StgValue><ssdm name="val_1"/></StgValue>
</operation>

<operation id="532" st_id="49" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="enable_eq_read" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="434" bw="32" op_0_bw="32">
<![CDATA[
if.end.i18_ifconv:185 %bitcast_ln725 = bitcast i32 %val_1

]]></Node>
<StgValue><ssdm name="bitcast_ln725"/></StgValue>
</operation>

<operation id="533" st_id="49" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="enable_eq_read" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="435" bw="31" op_0_bw="32">
<![CDATA[
if.end.i18_ifconv:186 %trunc_ln143 = trunc i32 %bitcast_ln725

]]></Node>
<StgValue><ssdm name="trunc_ln143"/></StgValue>
</operation>

<operation id="534" st_id="49" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="enable_eq_read" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="436" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
if.end.i18_ifconv:187 %tmp_23 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %bitcast_ln725, i32 31

]]></Node>
<StgValue><ssdm name="tmp_23"/></StgValue>
</operation>

<operation id="535" st_id="49" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="enable_eq_read" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="437" bw="8" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
if.end.i18_ifconv:188 %tmp_24 = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32, i32 %bitcast_ln725, i32 23

]]></Node>
<StgValue><ssdm name="tmp_24"/></StgValue>
</operation>

<operation id="536" st_id="49" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="enable_eq_read" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="438" bw="9" op_0_bw="8">
<![CDATA[
if.end.i18_ifconv:189 %zext_ln143 = zext i8 %tmp_24

]]></Node>
<StgValue><ssdm name="zext_ln143"/></StgValue>
</operation>

<operation id="537" st_id="49" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="enable_eq_read" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="439" bw="23" op_0_bw="32">
<![CDATA[
if.end.i18_ifconv:190 %trunc_ln143_1 = trunc i32 %bitcast_ln725

]]></Node>
<StgValue><ssdm name="trunc_ln143_1"/></StgValue>
</operation>

<operation id="538" st_id="49" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="enable_eq_read" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="440" bw="24" op_0_bw="24" op_1_bw="1" op_2_bw="23">
<![CDATA[
if.end.i18_ifconv:191 %zext_ln143_1_cast = bitconcatenate i24 @_ssdm_op_BitConcatenate.i24.i1.i23, i1 1, i23 %trunc_ln143_1

]]></Node>
<StgValue><ssdm name="zext_ln143_1_cast"/></StgValue>
</operation>

<operation id="539" st_id="49" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="enable_eq_read" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="442" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
if.end.i18_ifconv:193 %sub_ln143 = sub i9 150, i9 %zext_ln143

]]></Node>
<StgValue><ssdm name="sub_ln143"/></StgValue>
</operation>

<operation id="540" st_id="49" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="enable_eq_read" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="443" bw="32" op_0_bw="9">
<![CDATA[
if.end.i18_ifconv:194 %sext_ln143 = sext i9 %sub_ln143

]]></Node>
<StgValue><ssdm name="sext_ln143"/></StgValue>
</operation>

<operation id="541" st_id="49" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="enable_eq_read" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="445" bw="1" op_0_bw="9" op_1_bw="9">
<![CDATA[
if.end.i18_ifconv:196 %icmp_ln143_2 = icmp_sgt  i9 %sub_ln143, i9 0

]]></Node>
<StgValue><ssdm name="icmp_ln143_2"/></StgValue>
</operation>

<operation id="542" st_id="49" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="enable_eq_read" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="446" bw="1" op_0_bw="9" op_1_bw="9">
<![CDATA[
if.end.i18_ifconv:197 %icmp_ln143_3 = icmp_slt  i9 %sub_ln143, i9 25

]]></Node>
<StgValue><ssdm name="icmp_ln143_3"/></StgValue>
</operation>

<operation id="543" st_id="49" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="enable_eq_read" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="447" bw="24" op_0_bw="32">
<![CDATA[
if.end.i18_ifconv:198 %sext_ln143cast = trunc i32 %sext_ln143

]]></Node>
<StgValue><ssdm name="sext_ln143cast"/></StgValue>
</operation>

<operation id="544" st_id="49" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="enable_eq_read" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="448" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
if.end.i18_ifconv:199 %lshr_ln143 = lshr i24 %zext_ln143_1_cast, i24 %sext_ln143cast

]]></Node>
<StgValue><ssdm name="lshr_ln143"/></StgValue>
</operation>

<operation id="545" st_id="49" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="enable_eq_read" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="449" bw="24" op_0_bw="1" op_1_bw="24" op_2_bw="24">
<![CDATA[
if.end.i18_ifconv:200 %select_ln143 = select i1 %icmp_ln143_3, i24 %lshr_ln143, i24 0

]]></Node>
<StgValue><ssdm name="select_ln143"/></StgValue>
</operation>

<operation id="546" st_id="49" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="enable_eq_read" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="450" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
if.end.i18_ifconv:201 %sub_ln143_1 = sub i9 0, i9 %sub_ln143

]]></Node>
<StgValue><ssdm name="sub_ln143_1"/></StgValue>
</operation>

<operation id="547" st_id="49" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="enable_eq_read" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="452" bw="1" op_0_bw="9" op_1_bw="9">
<![CDATA[
if.end.i18_ifconv:203 %icmp_ln143_4 = icmp_slt  i9 %sub_ln143_1, i9 24

]]></Node>
<StgValue><ssdm name="icmp_ln143_4"/></StgValue>
</operation>
</state>

<state id="50" st_id="50">

<operation id="548" st_id="50" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="enable_eq_read" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="441" bw="1" op_0_bw="31" op_1_bw="31">
<![CDATA[
if.end.i18_ifconv:192 %icmp_ln143 = icmp_eq  i31 %trunc_ln143, i31 0

]]></Node>
<StgValue><ssdm name="icmp_ln143"/></StgValue>
</operation>

<operation id="549" st_id="50" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="enable_eq_read" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="444" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
if.end.i18_ifconv:195 %icmp_ln143_1 = icmp_eq  i8 %tmp_24, i8 150

]]></Node>
<StgValue><ssdm name="icmp_ln143_1"/></StgValue>
</operation>

<operation id="550" st_id="50" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="enable_eq_read" val="1"/>
<literal name="icmp_ln143_4" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="451" bw="32" op_0_bw="9">
<![CDATA[
if.end.i18_ifconv:202 %sext_ln143_2 = sext i9 %sub_ln143_1

]]></Node>
<StgValue><ssdm name="sext_ln143_2"/></StgValue>
</operation>

<operation id="551" st_id="50" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="enable_eq_read" val="1"/>
<literal name="icmp_ln143_4" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="453" bw="24" op_0_bw="32">
<![CDATA[
if.end.i18_ifconv:204 %sext_ln143_2cast = trunc i32 %sext_ln143_2

]]></Node>
<StgValue><ssdm name="sext_ln143_2cast"/></StgValue>
</operation>

<operation id="552" st_id="50" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="enable_eq_read" val="1"/>
<literal name="icmp_ln143_4" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="454" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
if.end.i18_ifconv:205 %shl_ln143 = shl i24 %zext_ln143_1_cast, i24 %sext_ln143_2cast

]]></Node>
<StgValue><ssdm name="shl_ln143"/></StgValue>
</operation>

<operation id="553" st_id="50" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="enable_eq_read" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="455" bw="24" op_0_bw="1" op_1_bw="24" op_2_bw="24">
<![CDATA[
if.end.i18_ifconv:206 %select_ln143_1 = select i1 %icmp_ln143_4, i24 %shl_ln143, i24 0

]]></Node>
<StgValue><ssdm name="select_ln143_1"/></StgValue>
</operation>

<operation id="554" st_id="50" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="enable_eq_read" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="456" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
if.end.i18_ifconv:207 %xor_ln143 = xor i1 %icmp_ln143, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln143"/></StgValue>
</operation>

<operation id="555" st_id="50" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="enable_eq_read" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="457" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
if.end.i18_ifconv:208 %and_ln143 = and i1 %icmp_ln143_1, i1 %xor_ln143

]]></Node>
<StgValue><ssdm name="and_ln143"/></StgValue>
</operation>

<operation id="556" st_id="50" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="enable_eq_read" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="458" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
if.end.i18_ifconv:209 %or_ln143 = or i1 %icmp_ln143, i1 %icmp_ln143_1

]]></Node>
<StgValue><ssdm name="or_ln143"/></StgValue>
</operation>

<operation id="557" st_id="50" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="enable_eq_read" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="459" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
if.end.i18_ifconv:210 %xor_ln143_1 = xor i1 %or_ln143, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln143_1"/></StgValue>
</operation>

<operation id="558" st_id="50" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="enable_eq_read" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="460" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
if.end.i18_ifconv:211 %and_ln143_1 = and i1 %icmp_ln143_2, i1 %xor_ln143_1

]]></Node>
<StgValue><ssdm name="and_ln143_1"/></StgValue>
</operation>

<operation id="559" st_id="50" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="enable_eq_read" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="461" bw="3" op_0_bw="3" op_1_bw="1" op_2_bw="1" op_3_bw="1">
<![CDATA[
if.end.i18_ifconv:212 %sel_tmp = bitconcatenate i3 @_ssdm_op_BitConcatenate.i3.i1.i1.i1, i1 %icmp_ln143, i1 %and_ln143, i1 %and_ln143_1

]]></Node>
<StgValue><ssdm name="sel_tmp"/></StgValue>
</operation>

<operation id="560" st_id="50" stage="1" lat="1">
<core>OneHotSparseMux_HasDef</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="enable_eq_read" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="462" bw="24" op_0_bw="24" op_1_bw="3" op_2_bw="24" op_3_bw="3" op_4_bw="24" op_5_bw="3" op_6_bw="24" op_7_bw="3" op_8_bw="24" op_9_bw="24" op_10_bw="3">
<![CDATA[
if.end.i18_ifconv:213 %tmp_25 = sparsemux i24 @_ssdm_op_SparseMux.ap_auto.4i24.i24.i3, i3 4, i24 0, i3 2, i24 %zext_ln143_1_cast, i3 1, i24 %select_ln143, i3 0, i24 %select_ln143_1, i24 0, i3 %sel_tmp

]]></Node>
<StgValue><ssdm name="tmp_25"/></StgValue>
</operation>

<operation id="561" st_id="50" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="enable_eq_read" val="1"/>
<literal name="tmp_23" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="463" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
if.end.i18_ifconv:214 %sub_ln143_2 = sub i24 0, i24 %tmp_25

]]></Node>
<StgValue><ssdm name="sub_ln143_2"/></StgValue>
</operation>

<operation id="562" st_id="50" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="enable_eq_read" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="464" bw="24" op_0_bw="1" op_1_bw="24" op_2_bw="24">
<![CDATA[
if.end.i18_ifconv:215 %processed_sample = select i1 %tmp_23, i24 %sub_ln143_2, i24 %tmp_25

]]></Node>
<StgValue><ssdm name="processed_sample"/></StgValue>
</operation>

<operation id="563" st_id="50" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="enable_eq_read" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="465" bw="33" op_0_bw="33" op_1_bw="1" op_2_bw="8" op_3_bw="24">
<![CDATA[
if.end.i18_ifconv:216 %tmp_26 = bitconcatenate i33 @_ssdm_op_BitConcatenate.i33.i1.i8.i24, i1 %input_sample_last_1, i8 0, i24 %processed_sample

]]></Node>
<StgValue><ssdm name="tmp_26"/></StgValue>
</operation>

<operation id="564" st_id="50" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="enable_eq_read" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="466" bw="64" op_0_bw="33">
<![CDATA[
if.end.i18_ifconv:217 %zext_ln70 = zext i33 %tmp_26

]]></Node>
<StgValue><ssdm name="zext_ln70"/></StgValue>
</operation>

<operation id="565" st_id="50" stage="2" lat="2">
<core>regslice</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="enable_eq_read" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="467" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64">
<![CDATA[
if.end.i18_ifconv:218 %write_ln70 = write void @_ssdm_op_Write.axis.volatile.i64P128A, i64 %out_r, i64 %zext_ln70

]]></Node>
<StgValue><ssdm name="write_ln70"/></StgValue>
</operation>
</state>

<state id="51" st_id="51">

<operation id="566" st_id="51" stage="1" lat="2">
<core>regslice</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="enable_eq_read" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="467" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64">
<![CDATA[
if.end.i18_ifconv:218 %write_ln70 = write void @_ssdm_op_Write.axis.volatile.i64P128A, i64 %out_r, i64 %zext_ln70

]]></Node>
<StgValue><ssdm name="write_ln70"/></StgValue>
</operation>

<operation id="567" st_id="51" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="enable_eq_read" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="468" bw="0" op_0_bw="0">
<![CDATA[
if.end.i18_ifconv:219 %br_ln71 = br void %_Z8eq_3bandRN3hls6streamI11axis_sampleLi0EEES3_bfff.exit

]]></Node>
<StgValue><ssdm name="br_ln71"/></StgValue>
</operation>

<operation id="568" st_id="51" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="470" bw="0">
<![CDATA[
_Z8eq_3bandRN3hls6streamI11axis_sampleLi0EEES3_bfff.exit:0 %ret_ln27 = ret

]]></Node>
<StgValue><ssdm name="ret_ln27"/></StgValue>
</operation>
</state>
</state_list>


<ports>
</ports>


<dataflows>
</dataflows>


</stg>
