{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1441574382646 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 14.1.0 Build 186 12/03/2014 SJ Full Version " "Version 14.1.0 Build 186 12/03/2014 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1441574382647 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun Sep  6 22:19:41 2015 " "Processing started: Sun Sep  6 22:19:41 2015" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1441574382647 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1441574382647 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off NoCRouter -c NoCRouter " "Command: quartus_map --read_settings_files=on --write_settings_files=off NoCRouter -c NoCRouter" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1441574382647 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS_MORE_LOGICAL" "2 2 4 " "Parallel Compilation has detected 4 hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use 2 of the 2 physical processors detected instead." {  } {  } 0 11104 "Parallel Compilation has detected %3!i! hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use %1!i! of the %2!i! physical processors detected instead." 0 0 "Quartus II" 0 -1 1441574382881 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "verilogModules/testbench.v 1 1 " "Found 1 design units, including 1 entities, in source file verilogModules/testbench.v" { { "Info" "ISGN_ENTITY_NAME" "1 testbench " "Found entity 1: testbench" {  } { { "verilogModules/testbench.v" "" { Text "/home/ntu-nikesh/Desktop/network/verilogModules/testbench.v" 13 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1441574394973 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1441574394973 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "verilogModules/RouterCore.v 1 1 " "Found 1 design units, including 1 entities, in source file verilogModules/RouterCore.v" { { "Info" "ISGN_ENTITY_NAME" "1 RouterCore " "Found entity 1: RouterCore" {  } { { "verilogModules/RouterCore.v" "" { Text "/home/ntu-nikesh/Desktop/network/verilogModules/RouterCore.v" 59 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1441574394977 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1441574394977 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "verilogModules/RouterAllocator.v 1 1 " "Found 1 design units, including 1 entities, in source file verilogModules/RouterAllocator.v" { { "Info" "ISGN_ENTITY_NAME" "1 RouterAllocator " "Found entity 1: RouterAllocator" {  } { { "verilogModules/RouterAllocator.v" "" { Text "/home/ntu-nikesh/Desktop/network/verilogModules/RouterAllocator.v" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1441574394978 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1441574394978 ""}
{ "Warning" "WVRFX_INVALID_ATTRIBUTE_TYPE" "template verilogModules/RegFile_1port.v(20) " "Unrecognized synthesis attribute \"template\" at verilogModules/RegFile_1port.v(20)" {  } { { "verilogModules/RegFile_1port.v" "" { Text "/home/ntu-nikesh/Desktop/network/verilogModules/RegFile_1port.v" 20 0 0 } }  } 0 10335 "Unrecognized synthesis attribute \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1441574394979 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "verilogModules/RegFile_1port.v 1 1 " "Found 1 design units, including 1 entities, in source file verilogModules/RegFile_1port.v" { { "Info" "ISGN_ENTITY_NAME" "1 Register " "Found entity 1: Register" {  } { { "verilogModules/RegFile_1port.v" "" { Text "/home/ntu-nikesh/Desktop/network/verilogModules/RegFile_1port.v" 15 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1441574394979 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1441574394979 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "verilogModules/parameters.v 0 0 " "Found 0 design units, including 0 entities, in source file verilogModules/parameters.v" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1441574394980 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "verilogModules/OutputArbiter.v 1 1 " "Found 1 design units, including 1 entities, in source file verilogModules/OutputArbiter.v" { { "Info" "ISGN_ENTITY_NAME" "1 OutputArbiter " "Found entity 1: OutputArbiter" {  } { { "verilogModules/OutputArbiter.v" "" { Text "/home/ntu-nikesh/Desktop/network/verilogModules/OutputArbiter.v" 38 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1441574394981 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1441574394981 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "verilogModules/Output_encoder.v 1 1 " "Found 1 design units, including 1 entities, in source file verilogModules/Output_encoder.v" { { "Info" "ISGN_ENTITY_NAME" "1 Outport_encoder " "Found entity 1: Outport_encoder" {  } { { "verilogModules/Output_encoder.v" "" { Text "/home/ntu-nikesh/Desktop/network/verilogModules/Output_encoder.v" 15 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1441574394981 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1441574394981 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "verilogModules/OutPortFIFO.v 1 1 " "Found 1 design units, including 1 entities, in source file verilogModules/OutPortFIFO.v" { { "Info" "ISGN_ENTITY_NAME" "1 OutPortFIFO " "Found entity 1: OutPortFIFO" {  } { { "verilogModules/OutPortFIFO.v" "" { Text "/home/ntu-nikesh/Desktop/network/verilogModules/OutPortFIFO.v" 32 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1441574394983 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1441574394983 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "verilogModules/Network.v 1 1 " "Found 1 design units, including 1 entities, in source file verilogModules/Network.v" { { "Info" "ISGN_ENTITY_NAME" "1 Network " "Found entity 1: Network" {  } { { "verilogModules/Network.v" "" { Text "/home/ntu-nikesh/Desktop/network/verilogModules/Network.v" 10 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1441574394985 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1441574394985 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "verilogModules/InputQueue.v 1 1 " "Found 1 design units, including 1 entities, in source file verilogModules/InputQueue.v" { { "Info" "ISGN_ENTITY_NAME" "1 InputQueue " "Found entity 1: InputQueue" {  } { { "verilogModules/InputQueue.v" "" { Text "/home/ntu-nikesh/Desktop/network/verilogModules/InputQueue.v" 26 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1441574394986 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1441574394986 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "verilogModules/InputArbiter.v 1 1 " "Found 1 design units, including 1 entities, in source file verilogModules/InputArbiter.v" { { "Info" "ISGN_ENTITY_NAME" "1 InputArbiter " "Found entity 1: InputArbiter" {  } { { "verilogModules/InputArbiter.v" "" { Text "/home/ntu-nikesh/Desktop/network/verilogModules/InputArbiter.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1441574394987 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1441574394987 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "verilogModules/File_load.v 1 1 " "Found 1 design units, including 1 entities, in source file verilogModules/File_load.v" { { "Info" "ISGN_ENTITY_NAME" "1 File_load " "Found entity 1: File_load" {  } { { "verilogModules/File_load.v" "" { Text "/home/ntu-nikesh/Desktop/network/verilogModules/File_load.v" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1441574394988 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1441574394988 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "testbench.v(18) " "Verilog HDL or VHDL warning at testbench.v(18): conditional expression evaluates to a constant" {  } { { "verilogModules/testbench.v" "" { Text "/home/ntu-nikesh/Desktop/network/verilogModules/testbench.v" 18 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 0 0 "Quartus II" 0 -1 1441574394988 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "Network " "Elaborating entity \"Network\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1441574395133 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "File_load File_load:RoutingTable_1_bank " "Elaborating entity \"File_load\" for hierarchy \"File_load:RoutingTable_1_bank\"" {  } { { "verilogModules/Network.v" "RoutingTable_1_bank" { Text "/home/ntu-nikesh/Desktop/network/verilogModules/Network.v" 500 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1441574395166 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 RoutingTable_1.hex(1) " "Verilog HDL assignment warning at RoutingTable_1.hex(1): truncated value with size 4 to match size of target (3)" {  } { { "RoutingTable_1.hex" "" { Text "/home/ntu-nikesh/Desktop/network/RoutingTable_1.hex" 1 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1441574395167 "|Network|File_load:RoutingTable_1_bank"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 RoutingTable_1.hex(2) " "Verilog HDL assignment warning at RoutingTable_1.hex(2): truncated value with size 4 to match size of target (3)" {  } { { "RoutingTable_1.hex" "" { Text "/home/ntu-nikesh/Desktop/network/RoutingTable_1.hex" 2 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1441574395168 "|Network|File_load:RoutingTable_1_bank"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 RoutingTable_1.hex(3) " "Verilog HDL assignment warning at RoutingTable_1.hex(3): truncated value with size 4 to match size of target (3)" {  } { { "RoutingTable_1.hex" "" { Text "/home/ntu-nikesh/Desktop/network/RoutingTable_1.hex" 3 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1441574395168 "|Network|File_load:RoutingTable_1_bank"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 RoutingTable_1.hex(4) " "Verilog HDL assignment warning at RoutingTable_1.hex(4): truncated value with size 4 to match size of target (3)" {  } { { "RoutingTable_1.hex" "" { Text "/home/ntu-nikesh/Desktop/network/RoutingTable_1.hex" 4 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1441574395168 "|Network|File_load:RoutingTable_1_bank"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "File_load File_load:RoutingTable_2_bank " "Elaborating entity \"File_load\" for hierarchy \"File_load:RoutingTable_2_bank\"" {  } { { "verilogModules/Network.v" "RoutingTable_2_bank" { Text "/home/ntu-nikesh/Desktop/network/verilogModules/Network.v" 570 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1441574395173 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 RoutingTable_2.hex(1) " "Verilog HDL assignment warning at RoutingTable_2.hex(1): truncated value with size 4 to match size of target (3)" {  } { { "RoutingTable_2.hex" "" { Text "/home/ntu-nikesh/Desktop/network/RoutingTable_2.hex" 1 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1441574395174 "|Network|File_load:RoutingTable_2_bank"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 RoutingTable_2.hex(2) " "Verilog HDL assignment warning at RoutingTable_2.hex(2): truncated value with size 4 to match size of target (3)" {  } { { "RoutingTable_2.hex" "" { Text "/home/ntu-nikesh/Desktop/network/RoutingTable_2.hex" 2 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1441574395174 "|Network|File_load:RoutingTable_2_bank"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 RoutingTable_2.hex(3) " "Verilog HDL assignment warning at RoutingTable_2.hex(3): truncated value with size 4 to match size of target (3)" {  } { { "RoutingTable_2.hex" "" { Text "/home/ntu-nikesh/Desktop/network/RoutingTable_2.hex" 3 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1441574395174 "|Network|File_load:RoutingTable_2_bank"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 RoutingTable_2.hex(4) " "Verilog HDL assignment warning at RoutingTable_2.hex(4): truncated value with size 4 to match size of target (3)" {  } { { "RoutingTable_2.hex" "" { Text "/home/ntu-nikesh/Desktop/network/RoutingTable_2.hex" 4 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1441574395174 "|Network|File_load:RoutingTable_2_bank"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "File_load File_load:RoutingTable_3_bank " "Elaborating entity \"File_load\" for hierarchy \"File_load:RoutingTable_3_bank\"" {  } { { "verilogModules/Network.v" "RoutingTable_3_bank" { Text "/home/ntu-nikesh/Desktop/network/verilogModules/Network.v" 640 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1441574395178 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 RoutingTable_3.hex(1) " "Verilog HDL assignment warning at RoutingTable_3.hex(1): truncated value with size 4 to match size of target (3)" {  } { { "RoutingTable_3.hex" "" { Text "/home/ntu-nikesh/Desktop/network/RoutingTable_3.hex" 1 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1441574395179 "|Network|File_load:RoutingTable_3_bank"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 RoutingTable_3.hex(2) " "Verilog HDL assignment warning at RoutingTable_3.hex(2): truncated value with size 4 to match size of target (3)" {  } { { "RoutingTable_3.hex" "" { Text "/home/ntu-nikesh/Desktop/network/RoutingTable_3.hex" 2 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1441574395179 "|Network|File_load:RoutingTable_3_bank"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 RoutingTable_3.hex(3) " "Verilog HDL assignment warning at RoutingTable_3.hex(3): truncated value with size 4 to match size of target (3)" {  } { { "RoutingTable_3.hex" "" { Text "/home/ntu-nikesh/Desktop/network/RoutingTable_3.hex" 3 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1441574395179 "|Network|File_load:RoutingTable_3_bank"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 RoutingTable_3.hex(4) " "Verilog HDL assignment warning at RoutingTable_3.hex(4): truncated value with size 4 to match size of target (3)" {  } { { "RoutingTable_3.hex" "" { Text "/home/ntu-nikesh/Desktop/network/RoutingTable_3.hex" 4 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1441574395179 "|Network|File_load:RoutingTable_3_bank"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "File_load File_load:RoutingTable_0_bank " "Elaborating entity \"File_load\" for hierarchy \"File_load:RoutingTable_0_bank\"" {  } { { "verilogModules/Network.v" "RoutingTable_0_bank" { Text "/home/ntu-nikesh/Desktop/network/verilogModules/Network.v" 710 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1441574395183 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 RoutingTable_0.hex(1) " "Verilog HDL assignment warning at RoutingTable_0.hex(1): truncated value with size 4 to match size of target (3)" {  } { { "RoutingTable_0.hex" "" { Text "/home/ntu-nikesh/Desktop/network/RoutingTable_0.hex" 1 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1441574395184 "|Network|File_load:RoutingTable_0_bank"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 RoutingTable_0.hex(2) " "Verilog HDL assignment warning at RoutingTable_0.hex(2): truncated value with size 4 to match size of target (3)" {  } { { "RoutingTable_0.hex" "" { Text "/home/ntu-nikesh/Desktop/network/RoutingTable_0.hex" 2 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1441574395184 "|Network|File_load:RoutingTable_0_bank"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 RoutingTable_0.hex(3) " "Verilog HDL assignment warning at RoutingTable_0.hex(3): truncated value with size 4 to match size of target (3)" {  } { { "RoutingTable_0.hex" "" { Text "/home/ntu-nikesh/Desktop/network/RoutingTable_0.hex" 3 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1441574395184 "|Network|File_load:RoutingTable_0_bank"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 RoutingTable_0.hex(4) " "Verilog HDL assignment warning at RoutingTable_0.hex(4): truncated value with size 4 to match size of target (3)" {  } { { "RoutingTable_0.hex" "" { Text "/home/ntu-nikesh/Desktop/network/RoutingTable_0.hex" 4 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1441574395184 "|Network|File_load:RoutingTable_0_bank"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "RouterCore RouterCore:Router_0 " "Elaborating entity \"RouterCore\" for hierarchy \"RouterCore:Router_0\"" {  } { { "verilogModules/Network.v" "Router_0" { Text "/home/ntu-nikesh/Desktop/network/verilogModules/Network.v" 810 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1441574395188 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "inPortVL RouterCore.v(259) " "Verilog HDL or VHDL warning at RouterCore.v(259): object \"inPortVL\" assigned a value but never read" {  } { { "verilogModules/RouterCore.v" "" { Text "/home/ntu-nikesh/Desktop/network/verilogModules/RouterCore.v" 259 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1441574395190 "|Network|RouterCore:Router_0"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "inPortVL_1 RouterCore.v(264) " "Verilog HDL or VHDL warning at RouterCore.v(264): object \"inPortVL_1\" assigned a value but never read" {  } { { "verilogModules/RouterCore.v" "" { Text "/home/ntu-nikesh/Desktop/network/verilogModules/RouterCore.v" 264 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1441574395191 "|Network|RouterCore:Router_0"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "inPortVL_2 RouterCore.v(269) " "Verilog HDL or VHDL warning at RouterCore.v(269): object \"inPortVL_2\" assigned a value but never read" {  } { { "verilogModules/RouterCore.v" "" { Text "/home/ntu-nikesh/Desktop/network/verilogModules/RouterCore.v" 269 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1441574395191 "|Network|RouterCore:Router_0"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "inPortVL_3 RouterCore.v(274) " "Verilog HDL or VHDL warning at RouterCore.v(274): object \"inPortVL_3\" assigned a value but never read" {  } { { "verilogModules/RouterCore.v" "" { Text "/home/ntu-nikesh/Desktop/network/verilogModules/RouterCore.v" 274 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1441574395191 "|Network|RouterCore:Router_0"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "inPortVL_4 RouterCore.v(279) " "Verilog HDL or VHDL warning at RouterCore.v(279): object \"inPortVL_4\" assigned a value but never read" {  } { { "verilogModules/RouterCore.v" "" { Text "/home/ntu-nikesh/Desktop/network/verilogModules/RouterCore.v" 279 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1441574395191 "|Network|RouterCore:Router_0"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "lockedVL RouterCore.v(284) " "Verilog HDL or VHDL warning at RouterCore.v(284): object \"lockedVL\" assigned a value but never read" {  } { { "verilogModules/RouterCore.v" "" { Text "/home/ntu-nikesh/Desktop/network/verilogModules/RouterCore.v" 284 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1441574395191 "|Network|RouterCore:Router_0"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "lockedVL_1 RouterCore.v(288) " "Verilog HDL or VHDL warning at RouterCore.v(288): object \"lockedVL_1\" assigned a value but never read" {  } { { "verilogModules/RouterCore.v" "" { Text "/home/ntu-nikesh/Desktop/network/verilogModules/RouterCore.v" 288 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1441574395191 "|Network|RouterCore:Router_0"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "lockedVL_2 RouterCore.v(292) " "Verilog HDL or VHDL warning at RouterCore.v(292): object \"lockedVL_2\" assigned a value but never read" {  } { { "verilogModules/RouterCore.v" "" { Text "/home/ntu-nikesh/Desktop/network/verilogModules/RouterCore.v" 292 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1441574395191 "|Network|RouterCore:Router_0"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "lockedVL_3 RouterCore.v(296) " "Verilog HDL or VHDL warning at RouterCore.v(296): object \"lockedVL_3\" assigned a value but never read" {  } { { "verilogModules/RouterCore.v" "" { Text "/home/ntu-nikesh/Desktop/network/verilogModules/RouterCore.v" 296 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1441574395191 "|Network|RouterCore:Router_0"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "lockedVL_4 RouterCore.v(300) " "Verilog HDL or VHDL warning at RouterCore.v(300): object \"lockedVL_4\" assigned a value but never read" {  } { { "verilogModules/RouterCore.v" "" { Text "/home/ntu-nikesh/Desktop/network/verilogModules/RouterCore.v" 300 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1441574395191 "|Network|RouterCore:Router_0"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "selectedIO_reg_0 RouterCore.v(304) " "Verilog HDL or VHDL warning at RouterCore.v(304): object \"selectedIO_reg_0\" assigned a value but never read" {  } { { "verilogModules/RouterCore.v" "" { Text "/home/ntu-nikesh/Desktop/network/verilogModules/RouterCore.v" 304 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1441574395191 "|Network|RouterCore:Router_0"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "selectedIO_reg_0_1 RouterCore.v(308) " "Verilog HDL or VHDL warning at RouterCore.v(308): object \"selectedIO_reg_0_1\" assigned a value but never read" {  } { { "verilogModules/RouterCore.v" "" { Text "/home/ntu-nikesh/Desktop/network/verilogModules/RouterCore.v" 308 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1441574395191 "|Network|RouterCore:Router_0"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "selectedIO_reg_0_2 RouterCore.v(312) " "Verilog HDL or VHDL warning at RouterCore.v(312): object \"selectedIO_reg_0_2\" assigned a value but never read" {  } { { "verilogModules/RouterCore.v" "" { Text "/home/ntu-nikesh/Desktop/network/verilogModules/RouterCore.v" 312 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1441574395191 "|Network|RouterCore:Router_0"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "selectedIO_reg_0_3 RouterCore.v(316) " "Verilog HDL or VHDL warning at RouterCore.v(316): object \"selectedIO_reg_0_3\" assigned a value but never read" {  } { { "verilogModules/RouterCore.v" "" { Text "/home/ntu-nikesh/Desktop/network/verilogModules/RouterCore.v" 316 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1441574395191 "|Network|RouterCore:Router_0"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "selectedIO_reg_0_4 RouterCore.v(320) " "Verilog HDL or VHDL warning at RouterCore.v(320): object \"selectedIO_reg_0_4\" assigned a value but never read" {  } { { "verilogModules/RouterCore.v" "" { Text "/home/ntu-nikesh/Desktop/network/verilogModules/RouterCore.v" 320 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1441574395191 "|Network|RouterCore:Router_0"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "selectedIO_reg_1 RouterCore.v(324) " "Verilog HDL or VHDL warning at RouterCore.v(324): object \"selectedIO_reg_1\" assigned a value but never read" {  } { { "verilogModules/RouterCore.v" "" { Text "/home/ntu-nikesh/Desktop/network/verilogModules/RouterCore.v" 324 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1441574395191 "|Network|RouterCore:Router_0"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "selectedIO_reg_1_1 RouterCore.v(328) " "Verilog HDL or VHDL warning at RouterCore.v(328): object \"selectedIO_reg_1_1\" assigned a value but never read" {  } { { "verilogModules/RouterCore.v" "" { Text "/home/ntu-nikesh/Desktop/network/verilogModules/RouterCore.v" 328 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1441574395191 "|Network|RouterCore:Router_0"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "selectedIO_reg_1_2 RouterCore.v(332) " "Verilog HDL or VHDL warning at RouterCore.v(332): object \"selectedIO_reg_1_2\" assigned a value but never read" {  } { { "verilogModules/RouterCore.v" "" { Text "/home/ntu-nikesh/Desktop/network/verilogModules/RouterCore.v" 332 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1441574395192 "|Network|RouterCore:Router_0"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "selectedIO_reg_1_3 RouterCore.v(336) " "Verilog HDL or VHDL warning at RouterCore.v(336): object \"selectedIO_reg_1_3\" assigned a value but never read" {  } { { "verilogModules/RouterCore.v" "" { Text "/home/ntu-nikesh/Desktop/network/verilogModules/RouterCore.v" 336 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1441574395192 "|Network|RouterCore:Router_0"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "selectedIO_reg_1_4 RouterCore.v(340) " "Verilog HDL or VHDL warning at RouterCore.v(340): object \"selectedIO_reg_1_4\" assigned a value but never read" {  } { { "verilogModules/RouterCore.v" "" { Text "/home/ntu-nikesh/Desktop/network/verilogModules/RouterCore.v" 340 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1441574395192 "|Network|RouterCore:Router_0"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "selectedIO_reg_2 RouterCore.v(344) " "Verilog HDL or VHDL warning at RouterCore.v(344): object \"selectedIO_reg_2\" assigned a value but never read" {  } { { "verilogModules/RouterCore.v" "" { Text "/home/ntu-nikesh/Desktop/network/verilogModules/RouterCore.v" 344 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1441574395192 "|Network|RouterCore:Router_0"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "selectedIO_reg_2_1 RouterCore.v(348) " "Verilog HDL or VHDL warning at RouterCore.v(348): object \"selectedIO_reg_2_1\" assigned a value but never read" {  } { { "verilogModules/RouterCore.v" "" { Text "/home/ntu-nikesh/Desktop/network/verilogModules/RouterCore.v" 348 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1441574395192 "|Network|RouterCore:Router_0"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "selectedIO_reg_2_2 RouterCore.v(352) " "Verilog HDL or VHDL warning at RouterCore.v(352): object \"selectedIO_reg_2_2\" assigned a value but never read" {  } { { "verilogModules/RouterCore.v" "" { Text "/home/ntu-nikesh/Desktop/network/verilogModules/RouterCore.v" 352 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1441574395192 "|Network|RouterCore:Router_0"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "selectedIO_reg_2_3 RouterCore.v(356) " "Verilog HDL or VHDL warning at RouterCore.v(356): object \"selectedIO_reg_2_3\" assigned a value but never read" {  } { { "verilogModules/RouterCore.v" "" { Text "/home/ntu-nikesh/Desktop/network/verilogModules/RouterCore.v" 356 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1441574395192 "|Network|RouterCore:Router_0"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "selectedIO_reg_2_4 RouterCore.v(360) " "Verilog HDL or VHDL warning at RouterCore.v(360): object \"selectedIO_reg_2_4\" assigned a value but never read" {  } { { "verilogModules/RouterCore.v" "" { Text "/home/ntu-nikesh/Desktop/network/verilogModules/RouterCore.v" 360 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1441574395192 "|Network|RouterCore:Router_0"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "selectedIO_reg_3 RouterCore.v(364) " "Verilog HDL or VHDL warning at RouterCore.v(364): object \"selectedIO_reg_3\" assigned a value but never read" {  } { { "verilogModules/RouterCore.v" "" { Text "/home/ntu-nikesh/Desktop/network/verilogModules/RouterCore.v" 364 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1441574395192 "|Network|RouterCore:Router_0"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "selectedIO_reg_3_1 RouterCore.v(368) " "Verilog HDL or VHDL warning at RouterCore.v(368): object \"selectedIO_reg_3_1\" assigned a value but never read" {  } { { "verilogModules/RouterCore.v" "" { Text "/home/ntu-nikesh/Desktop/network/verilogModules/RouterCore.v" 368 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1441574395192 "|Network|RouterCore:Router_0"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "selectedIO_reg_3_2 RouterCore.v(372) " "Verilog HDL or VHDL warning at RouterCore.v(372): object \"selectedIO_reg_3_2\" assigned a value but never read" {  } { { "verilogModules/RouterCore.v" "" { Text "/home/ntu-nikesh/Desktop/network/verilogModules/RouterCore.v" 372 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1441574395192 "|Network|RouterCore:Router_0"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "selectedIO_reg_3_3 RouterCore.v(376) " "Verilog HDL or VHDL warning at RouterCore.v(376): object \"selectedIO_reg_3_3\" assigned a value but never read" {  } { { "verilogModules/RouterCore.v" "" { Text "/home/ntu-nikesh/Desktop/network/verilogModules/RouterCore.v" 376 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1441574395192 "|Network|RouterCore:Router_0"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "selectedIO_reg_3_4 RouterCore.v(380) " "Verilog HDL or VHDL warning at RouterCore.v(380): object \"selectedIO_reg_3_4\" assigned a value but never read" {  } { { "verilogModules/RouterCore.v" "" { Text "/home/ntu-nikesh/Desktop/network/verilogModules/RouterCore.v" 380 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1441574395192 "|Network|RouterCore:Router_0"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "selectedIO_reg_4 RouterCore.v(384) " "Verilog HDL or VHDL warning at RouterCore.v(384): object \"selectedIO_reg_4\" assigned a value but never read" {  } { { "verilogModules/RouterCore.v" "" { Text "/home/ntu-nikesh/Desktop/network/verilogModules/RouterCore.v" 384 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1441574395192 "|Network|RouterCore:Router_0"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "selectedIO_reg_4_1 RouterCore.v(388) " "Verilog HDL or VHDL warning at RouterCore.v(388): object \"selectedIO_reg_4_1\" assigned a value but never read" {  } { { "verilogModules/RouterCore.v" "" { Text "/home/ntu-nikesh/Desktop/network/verilogModules/RouterCore.v" 388 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1441574395192 "|Network|RouterCore:Router_0"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "selectedIO_reg_4_2 RouterCore.v(392) " "Verilog HDL or VHDL warning at RouterCore.v(392): object \"selectedIO_reg_4_2\" assigned a value but never read" {  } { { "verilogModules/RouterCore.v" "" { Text "/home/ntu-nikesh/Desktop/network/verilogModules/RouterCore.v" 392 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1441574395193 "|Network|RouterCore:Router_0"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "selectedIO_reg_4_3 RouterCore.v(396) " "Verilog HDL or VHDL warning at RouterCore.v(396): object \"selectedIO_reg_4_3\" assigned a value but never read" {  } { { "verilogModules/RouterCore.v" "" { Text "/home/ntu-nikesh/Desktop/network/verilogModules/RouterCore.v" 396 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1441574395193 "|Network|RouterCore:Router_0"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "selectedIO_reg_4_4 RouterCore.v(400) " "Verilog HDL or VHDL warning at RouterCore.v(400): object \"selectedIO_reg_4_4\" assigned a value but never read" {  } { { "verilogModules/RouterCore.v" "" { Text "/home/ntu-nikesh/Desktop/network/verilogModules/RouterCore.v" 400 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1441574395193 "|Network|RouterCore:Router_0"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "IF_IF_outport_encoder_45_BIT_3_46_THEN_IF_outp_ETC___d993 RouterCore.v(461) " "Verilog HDL or VHDL warning at RouterCore.v(461): object \"IF_IF_outport_encoder_45_BIT_3_46_THEN_IF_outp_ETC___d993\" assigned a value but never read" {  } { { "verilogModules/RouterCore.v" "" { Text "/home/ntu-nikesh/Desktop/network/verilogModules/RouterCore.v" 461 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1441574395193 "|Network|RouterCore:Router_0"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "IF_IF_outport_encoder_45_BIT_3_46_THEN_IF_outp_ETC___d995 RouterCore.v(462) " "Verilog HDL or VHDL warning at RouterCore.v(462): object \"IF_IF_outport_encoder_45_BIT_3_46_THEN_IF_outp_ETC___d995\" assigned a value but never read" {  } { { "verilogModules/RouterCore.v" "" { Text "/home/ntu-nikesh/Desktop/network/verilogModules/RouterCore.v" 462 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1441574395193 "|Network|RouterCore:Router_0"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "IF_IF_outport_encoder_45_BIT_3_46_THEN_IF_outp_ETC___d997 RouterCore.v(463) " "Verilog HDL or VHDL warning at RouterCore.v(463): object \"IF_IF_outport_encoder_45_BIT_3_46_THEN_IF_outp_ETC___d997\" assigned a value but never read" {  } { { "verilogModules/RouterCore.v" "" { Text "/home/ntu-nikesh/Desktop/network/verilogModules/RouterCore.v" 463 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1441574395193 "|Network|RouterCore:Router_0"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "IF_IF_outport_encoder_45_BIT_3_46_THEN_IF_outp_ETC___d999 RouterCore.v(464) " "Verilog HDL or VHDL warning at RouterCore.v(464): object \"IF_IF_outport_encoder_45_BIT_3_46_THEN_IF_outp_ETC___d999\" assigned a value but never read" {  } { { "verilogModules/RouterCore.v" "" { Text "/home/ntu-nikesh/Desktop/network/verilogModules/RouterCore.v" 464 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1441574395193 "|Network|RouterCore:Router_0"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "IF_IF_outport_encoder_45_BIT_3_46_THEN_NOT_out_ETC___d991 RouterCore.v(505) " "Verilog HDL or VHDL warning at RouterCore.v(505): object \"IF_IF_outport_encoder_45_BIT_3_46_THEN_NOT_out_ETC___d991\" assigned a value but never read" {  } { { "verilogModules/RouterCore.v" "" { Text "/home/ntu-nikesh/Desktop/network/verilogModules/RouterCore.v" 505 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1441574395193 "|Network|RouterCore:Router_0"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "InputQueue RouterCore:Router_0\|InputQueue:flitBuffers " "Elaborating entity \"InputQueue\" for hierarchy \"RouterCore:Router_0\|InputQueue:flitBuffers\"" {  } { { "verilogModules/RouterCore.v" "flitBuffers" { Text "/home/ntu-nikesh/Desktop/network/verilogModules/RouterCore.v" 609 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1441574395229 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Register RouterCore:Router_0\|InputQueue:flitBuffers\|Register:inputQueue_ifc_mf_ifc_fifoMem " "Elaborating entity \"Register\" for hierarchy \"RouterCore:Router_0\|InputQueue:flitBuffers\|Register:inputQueue_ifc_mf_ifc_fifoMem\"" {  } { { "verilogModules/InputQueue.v" "inputQueue_ifc_mf_ifc_fifoMem" { Text "/home/ntu-nikesh/Desktop/network/verilogModules/InputQueue.v" 111 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1441574395234 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "OutPortFIFO RouterCore:Router_0\|OutPortFIFO:outPortFIFOs " "Elaborating entity \"OutPortFIFO\" for hierarchy \"RouterCore:Router_0\|OutPortFIFO:outPortFIFOs\"" {  } { { "verilogModules/RouterCore.v" "outPortFIFOs" { Text "/home/ntu-nikesh/Desktop/network/verilogModules/RouterCore.v" 668 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1441574395241 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "WILL_FIRE_RL_outPortFIFO_ifc_fifo_continuousAssert OutPortFIFO.v(180) " "Verilog HDL or VHDL warning at OutPortFIFO.v(180): object \"WILL_FIRE_RL_outPortFIFO_ifc_fifo_continuousAssert\" assigned a value but never read" {  } { { "verilogModules/OutPortFIFO.v" "" { Text "/home/ntu-nikesh/Desktop/network/verilogModules/OutPortFIFO.v" 180 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1441574395242 "|Network|RouterCore:Router_0|OutPortFIFO:outPortFIFOs"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "outPortFIFO_ifc_fifo_empty_6_EQ_outPortFIFO_if_ETC___d82 OutPortFIFO.v(195) " "Verilog HDL or VHDL warning at OutPortFIFO.v(195): object \"outPortFIFO_ifc_fifo_empty_6_EQ_outPortFIFO_if_ETC___d82\" assigned a value but never read" {  } { { "verilogModules/OutPortFIFO.v" "" { Text "/home/ntu-nikesh/Desktop/network/verilogModules/OutPortFIFO.v" 195 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1441574395242 "|Network|RouterCore:Router_0|OutPortFIFO:outPortFIFOs"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "RouterAllocator RouterCore:Router_0\|RouterAllocator:routerAlloc " "Elaborating entity \"RouterAllocator\" for hierarchy \"RouterCore:Router_0\|RouterAllocator:routerAlloc\"" {  } { { "verilogModules/RouterCore.v" "routerAlloc" { Text "/home/ntu-nikesh/Desktop/network/verilogModules/RouterCore.v" 753 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1441574395256 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "InputArbiter RouterCore:Router_0\|RouterAllocator:routerAlloc\|InputArbiter:inputArbs " "Elaborating entity \"InputArbiter\" for hierarchy \"RouterCore:Router_0\|RouterAllocator:routerAlloc\|InputArbiter:inputArbs\"" {  } { { "verilogModules/RouterAllocator.v" "inputArbs" { Text "/home/ntu-nikesh/Desktop/network/verilogModules/RouterAllocator.v" 225 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1441574395267 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "OutputArbiter RouterCore:Router_0\|RouterAllocator:routerAlloc\|OutputArbiter:outputArbs " "Elaborating entity \"OutputArbiter\" for hierarchy \"RouterCore:Router_0\|RouterAllocator:routerAlloc\|OutputArbiter:outputArbs\"" {  } { { "verilogModules/RouterAllocator.v" "outputArbs" { Text "/home/ntu-nikesh/Desktop/network/verilogModules/RouterAllocator.v" 244 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1441574395272 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Outport_encoder RouterCore:Router_0\|Outport_encoder:instance_outport_encoder_0 " "Elaborating entity \"Outport_encoder\" for hierarchy \"RouterCore:Router_0\|Outport_encoder:instance_outport_encoder_0\"" {  } { { "verilogModules/RouterCore.v" "instance_outport_encoder_0" { Text "/home/ntu-nikesh/Desktop/network/verilogModules/RouterCore.v" 1113 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1441574395276 ""}
{ "Warning" "WINFER_RAM_PASS_THROUGH_LOGIC_INSERTED_ALTSYNCRAM" "RouterCore:Router_3\|InputQueue:flitBuffers_4\|Register:inputQueue_ifc_mf_ifc_fifoMem\|arr_rtl_0 " "Inferred RAM node \"RouterCore:Router_3\|InputQueue:flitBuffers_4\|Register:inputQueue_ifc_mf_ifc_fifoMem\|arr_rtl_0\" from synchronous design logic.  Pass-through logic has been added to match the read-during-write behavior of the original design." {  } {  } 0 276020 "Inferred RAM node \"%1!s!\" from synchronous design logic.  Pass-through logic has been added to match the read-during-write behavior of the original design." 0 0 "Quartus II" 0 -1 1441574395961 ""}
{ "Warning" "WINFER_RAM_PASS_THROUGH_LOGIC_INSERTED_ALTSYNCRAM" "RouterCore:Router_3\|InputQueue:flitBuffers_3\|Register:inputQueue_ifc_mf_ifc_fifoMem\|arr_rtl_0 " "Inferred RAM node \"RouterCore:Router_3\|InputQueue:flitBuffers_3\|Register:inputQueue_ifc_mf_ifc_fifoMem\|arr_rtl_0\" from synchronous design logic.  Pass-through logic has been added to match the read-during-write behavior of the original design." {  } {  } 0 276020 "Inferred RAM node \"%1!s!\" from synchronous design logic.  Pass-through logic has been added to match the read-during-write behavior of the original design." 0 0 "Quartus II" 0 -1 1441574395962 ""}
{ "Warning" "WINFER_RAM_PASS_THROUGH_LOGIC_INSERTED_ALTSYNCRAM" "RouterCore:Router_3\|InputQueue:flitBuffers\|Register:inputQueue_ifc_mf_ifc_fifoMem\|arr_rtl_0 " "Inferred RAM node \"RouterCore:Router_3\|InputQueue:flitBuffers\|Register:inputQueue_ifc_mf_ifc_fifoMem\|arr_rtl_0\" from synchronous design logic.  Pass-through logic has been added to match the read-during-write behavior of the original design." {  } {  } 0 276020 "Inferred RAM node \"%1!s!\" from synchronous design logic.  Pass-through logic has been added to match the read-during-write behavior of the original design." 0 0 "Quartus II" 0 -1 1441574395963 ""}
{ "Warning" "WINFER_RAM_PASS_THROUGH_LOGIC_INSERTED_ALTSYNCRAM" "RouterCore:Router_2\|InputQueue:flitBuffers_4\|Register:inputQueue_ifc_mf_ifc_fifoMem\|arr_rtl_0 " "Inferred RAM node \"RouterCore:Router_2\|InputQueue:flitBuffers_4\|Register:inputQueue_ifc_mf_ifc_fifoMem\|arr_rtl_0\" from synchronous design logic.  Pass-through logic has been added to match the read-during-write behavior of the original design." {  } {  } 0 276020 "Inferred RAM node \"%1!s!\" from synchronous design logic.  Pass-through logic has been added to match the read-during-write behavior of the original design." 0 0 "Quartus II" 0 -1 1441574395963 ""}
{ "Warning" "WINFER_RAM_PASS_THROUGH_LOGIC_INSERTED_ALTSYNCRAM" "RouterCore:Router_2\|InputQueue:flitBuffers_1\|Register:inputQueue_ifc_mf_ifc_fifoMem\|arr_rtl_0 " "Inferred RAM node \"RouterCore:Router_2\|InputQueue:flitBuffers_1\|Register:inputQueue_ifc_mf_ifc_fifoMem\|arr_rtl_0\" from synchronous design logic.  Pass-through logic has been added to match the read-during-write behavior of the original design." {  } {  } 0 276020 "Inferred RAM node \"%1!s!\" from synchronous design logic.  Pass-through logic has been added to match the read-during-write behavior of the original design." 0 0 "Quartus II" 0 -1 1441574395964 ""}
{ "Warning" "WINFER_RAM_PASS_THROUGH_LOGIC_INSERTED_ALTSYNCRAM" "RouterCore:Router_2\|InputQueue:flitBuffers\|Register:inputQueue_ifc_mf_ifc_fifoMem\|arr_rtl_0 " "Inferred RAM node \"RouterCore:Router_2\|InputQueue:flitBuffers\|Register:inputQueue_ifc_mf_ifc_fifoMem\|arr_rtl_0\" from synchronous design logic.  Pass-through logic has been added to match the read-during-write behavior of the original design." {  } {  } 0 276020 "Inferred RAM node \"%1!s!\" from synchronous design logic.  Pass-through logic has been added to match the read-during-write behavior of the original design." 0 0 "Quartus II" 0 -1 1441574395964 ""}
{ "Warning" "WINFER_RAM_PASS_THROUGH_LOGIC_INSERTED_ALTSYNCRAM" "RouterCore:Router_1\|InputQueue:flitBuffers_3\|Register:inputQueue_ifc_mf_ifc_fifoMem\|arr_rtl_0 " "Inferred RAM node \"RouterCore:Router_1\|InputQueue:flitBuffers_3\|Register:inputQueue_ifc_mf_ifc_fifoMem\|arr_rtl_0\" from synchronous design logic.  Pass-through logic has been added to match the read-during-write behavior of the original design." {  } {  } 0 276020 "Inferred RAM node \"%1!s!\" from synchronous design logic.  Pass-through logic has been added to match the read-during-write behavior of the original design." 0 0 "Quartus II" 0 -1 1441574395965 ""}
{ "Warning" "WINFER_RAM_PASS_THROUGH_LOGIC_INSERTED_ALTSYNCRAM" "RouterCore:Router_1\|InputQueue:flitBuffers_2\|Register:inputQueue_ifc_mf_ifc_fifoMem\|arr_rtl_0 " "Inferred RAM node \"RouterCore:Router_1\|InputQueue:flitBuffers_2\|Register:inputQueue_ifc_mf_ifc_fifoMem\|arr_rtl_0\" from synchronous design logic.  Pass-through logic has been added to match the read-during-write behavior of the original design." {  } {  } 0 276020 "Inferred RAM node \"%1!s!\" from synchronous design logic.  Pass-through logic has been added to match the read-during-write behavior of the original design." 0 0 "Quartus II" 0 -1 1441574395966 ""}
{ "Warning" "WINFER_RAM_PASS_THROUGH_LOGIC_INSERTED_ALTSYNCRAM" "RouterCore:Router_1\|InputQueue:flitBuffers\|Register:inputQueue_ifc_mf_ifc_fifoMem\|arr_rtl_0 " "Inferred RAM node \"RouterCore:Router_1\|InputQueue:flitBuffers\|Register:inputQueue_ifc_mf_ifc_fifoMem\|arr_rtl_0\" from synchronous design logic.  Pass-through logic has been added to match the read-during-write behavior of the original design." {  } {  } 0 276020 "Inferred RAM node \"%1!s!\" from synchronous design logic.  Pass-through logic has been added to match the read-during-write behavior of the original design." 0 0 "Quartus II" 0 -1 1441574395966 ""}
{ "Warning" "WINFER_RAM_PASS_THROUGH_LOGIC_INSERTED_ALTSYNCRAM" "RouterCore:Router_0\|InputQueue:flitBuffers_2\|Register:inputQueue_ifc_mf_ifc_fifoMem\|arr_rtl_0 " "Inferred RAM node \"RouterCore:Router_0\|InputQueue:flitBuffers_2\|Register:inputQueue_ifc_mf_ifc_fifoMem\|arr_rtl_0\" from synchronous design logic.  Pass-through logic has been added to match the read-during-write behavior of the original design." {  } {  } 0 276020 "Inferred RAM node \"%1!s!\" from synchronous design logic.  Pass-through logic has been added to match the read-during-write behavior of the original design." 0 0 "Quartus II" 0 -1 1441574395967 ""}
{ "Warning" "WINFER_RAM_PASS_THROUGH_LOGIC_INSERTED_ALTSYNCRAM" "RouterCore:Router_0\|InputQueue:flitBuffers_1\|Register:inputQueue_ifc_mf_ifc_fifoMem\|arr_rtl_0 " "Inferred RAM node \"RouterCore:Router_0\|InputQueue:flitBuffers_1\|Register:inputQueue_ifc_mf_ifc_fifoMem\|arr_rtl_0\" from synchronous design logic.  Pass-through logic has been added to match the read-during-write behavior of the original design." {  } {  } 0 276020 "Inferred RAM node \"%1!s!\" from synchronous design logic.  Pass-through logic has been added to match the read-during-write behavior of the original design." 0 0 "Quartus II" 0 -1 1441574395967 ""}
{ "Warning" "WINFER_RAM_PASS_THROUGH_LOGIC_INSERTED_ALTSYNCRAM" "RouterCore:Router_0\|InputQueue:flitBuffers\|Register:inputQueue_ifc_mf_ifc_fifoMem\|arr_rtl_0 " "Inferred RAM node \"RouterCore:Router_0\|InputQueue:flitBuffers\|Register:inputQueue_ifc_mf_ifc_fifoMem\|arr_rtl_0\" from synchronous design logic.  Pass-through logic has been added to match the read-during-write behavior of the original design." {  } {  } 0 276020 "Inferred RAM node \"%1!s!\" from synchronous design logic.  Pass-through logic has been added to match the read-during-write behavior of the original design." 0 0 "Quartus II" 0 -1 1441574395968 ""}
{ "Info" "IINFER_UNINFERRED_RAM_SUMMARY" "12 " "Found 12 instances of uninferred RAM logic" { { "Info" "IINFER_RAM_UNINFERRED_DUE_TO_SIZE" "File_load:RoutingTable_0_bank_2\|arr " "RAM logic \"File_load:RoutingTable_0_bank_2\|arr\" is uninferred due to inappropriate RAM size" {  } { { "verilogModules/File_load.v" "arr" { Text "/home/ntu-nikesh/Desktop/network/verilogModules/File_load.v" 28 -1 0 } }  } 0 276004 "RAM logic \"%1!s!\" is uninferred due to inappropriate RAM size" 0 0 "Quartus II" 0 -1 1441574395969 ""} { "Info" "IINFER_RAM_UNINFERRED_DUE_TO_SIZE" "File_load:RoutingTable_0_bank_1\|arr " "RAM logic \"File_load:RoutingTable_0_bank_1\|arr\" is uninferred due to inappropriate RAM size" {  } { { "verilogModules/File_load.v" "arr" { Text "/home/ntu-nikesh/Desktop/network/verilogModules/File_load.v" 28 -1 0 } }  } 0 276004 "RAM logic \"%1!s!\" is uninferred due to inappropriate RAM size" 0 0 "Quartus II" 0 -1 1441574395969 ""} { "Info" "IINFER_RAM_UNINFERRED_DUE_TO_SIZE" "File_load:RoutingTable_0_bank\|arr " "RAM logic \"File_load:RoutingTable_0_bank\|arr\" is uninferred due to inappropriate RAM size" {  } { { "verilogModules/File_load.v" "arr" { Text "/home/ntu-nikesh/Desktop/network/verilogModules/File_load.v" 28 -1 0 } }  } 0 276004 "RAM logic \"%1!s!\" is uninferred due to inappropriate RAM size" 0 0 "Quartus II" 0 -1 1441574395969 ""} { "Info" "IINFER_RAM_UNINFERRED_DUE_TO_SIZE" "File_load:RoutingTable_3_bank_4\|arr " "RAM logic \"File_load:RoutingTable_3_bank_4\|arr\" is uninferred due to inappropriate RAM size" {  } { { "verilogModules/File_load.v" "arr" { Text "/home/ntu-nikesh/Desktop/network/verilogModules/File_load.v" 28 -1 0 } }  } 0 276004 "RAM logic \"%1!s!\" is uninferred due to inappropriate RAM size" 0 0 "Quartus II" 0 -1 1441574395969 ""} { "Info" "IINFER_RAM_UNINFERRED_DUE_TO_SIZE" "File_load:RoutingTable_3_bank_3\|arr " "RAM logic \"File_load:RoutingTable_3_bank_3\|arr\" is uninferred due to inappropriate RAM size" {  } { { "verilogModules/File_load.v" "arr" { Text "/home/ntu-nikesh/Desktop/network/verilogModules/File_load.v" 28 -1 0 } }  } 0 276004 "RAM logic \"%1!s!\" is uninferred due to inappropriate RAM size" 0 0 "Quartus II" 0 -1 1441574395969 ""} { "Info" "IINFER_RAM_UNINFERRED_DUE_TO_SIZE" "File_load:RoutingTable_3_bank\|arr " "RAM logic \"File_load:RoutingTable_3_bank\|arr\" is uninferred due to inappropriate RAM size" {  } { { "verilogModules/File_load.v" "arr" { Text "/home/ntu-nikesh/Desktop/network/verilogModules/File_load.v" 28 -1 0 } }  } 0 276004 "RAM logic \"%1!s!\" is uninferred due to inappropriate RAM size" 0 0 "Quartus II" 0 -1 1441574395969 ""} { "Info" "IINFER_RAM_UNINFERRED_DUE_TO_SIZE" "File_load:RoutingTable_2_bank_4\|arr " "RAM logic \"File_load:RoutingTable_2_bank_4\|arr\" is uninferred due to inappropriate RAM size" {  } { { "verilogModules/File_load.v" "arr" { Text "/home/ntu-nikesh/Desktop/network/verilogModules/File_load.v" 28 -1 0 } }  } 0 276004 "RAM logic \"%1!s!\" is uninferred due to inappropriate RAM size" 0 0 "Quartus II" 0 -1 1441574395969 ""} { "Info" "IINFER_RAM_UNINFERRED_DUE_TO_SIZE" "File_load:RoutingTable_2_bank_1\|arr " "RAM logic \"File_load:RoutingTable_2_bank_1\|arr\" is uninferred due to inappropriate RAM size" {  } { { "verilogModules/File_load.v" "arr" { Text "/home/ntu-nikesh/Desktop/network/verilogModules/File_load.v" 28 -1 0 } }  } 0 276004 "RAM logic \"%1!s!\" is uninferred due to inappropriate RAM size" 0 0 "Quartus II" 0 -1 1441574395969 ""} { "Info" "IINFER_RAM_UNINFERRED_DUE_TO_SIZE" "File_load:RoutingTable_2_bank\|arr " "RAM logic \"File_load:RoutingTable_2_bank\|arr\" is uninferred due to inappropriate RAM size" {  } { { "verilogModules/File_load.v" "arr" { Text "/home/ntu-nikesh/Desktop/network/verilogModules/File_load.v" 28 -1 0 } }  } 0 276004 "RAM logic \"%1!s!\" is uninferred due to inappropriate RAM size" 0 0 "Quartus II" 0 -1 1441574395969 ""} { "Info" "IINFER_RAM_UNINFERRED_DUE_TO_SIZE" "File_load:RoutingTable_1_bank_3\|arr " "RAM logic \"File_load:RoutingTable_1_bank_3\|arr\" is uninferred due to inappropriate RAM size" {  } { { "verilogModules/File_load.v" "arr" { Text "/home/ntu-nikesh/Desktop/network/verilogModules/File_load.v" 28 -1 0 } }  } 0 276004 "RAM logic \"%1!s!\" is uninferred due to inappropriate RAM size" 0 0 "Quartus II" 0 -1 1441574395969 ""} { "Info" "IINFER_RAM_UNINFERRED_DUE_TO_SIZE" "File_load:RoutingTable_1_bank_2\|arr " "RAM logic \"File_load:RoutingTable_1_bank_2\|arr\" is uninferred due to inappropriate RAM size" {  } { { "verilogModules/File_load.v" "arr" { Text "/home/ntu-nikesh/Desktop/network/verilogModules/File_load.v" 28 -1 0 } }  } 0 276004 "RAM logic \"%1!s!\" is uninferred due to inappropriate RAM size" 0 0 "Quartus II" 0 -1 1441574395969 ""} { "Info" "IINFER_RAM_UNINFERRED_DUE_TO_SIZE" "File_load:RoutingTable_1_bank\|arr " "RAM logic \"File_load:RoutingTable_1_bank\|arr\" is uninferred due to inappropriate RAM size" {  } { { "verilogModules/File_load.v" "arr" { Text "/home/ntu-nikesh/Desktop/network/verilogModules/File_load.v" 28 -1 0 } }  } 0 276004 "RAM logic \"%1!s!\" is uninferred due to inappropriate RAM size" 0 0 "Quartus II" 0 -1 1441574395969 ""}  } {  } 0 276014 "Found %1!d! instances of uninferred RAM logic" 0 0 "Quartus II" 0 -1 1441574395969 ""}
{ "Info" "IOPT_INFERENCING_SUMMARY" "12 " "Inferred 12 megafunctions from design logic" { { "Info" "IINFER_ALTSYNCRAM_INFERRED" "RouterCore:Router_3\|InputQueue:flitBuffers_4\|Register:inputQueue_ifc_mf_ifc_fifoMem\|arr_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"RouterCore:Router_3\|InputQueue:flitBuffers_4\|Register:inputQueue_ifc_mf_ifc_fifoMem\|arr_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE DUAL_PORT " "Parameter OPERATION_MODE set to DUAL_PORT" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1441574396565 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 12 " "Parameter WIDTH_A set to 12" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1441574396565 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 3 " "Parameter WIDTHAD_A set to 3" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1441574396565 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 8 " "Parameter NUMWORDS_A set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1441574396565 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_B 12 " "Parameter WIDTH_B set to 12" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1441574396565 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_B 3 " "Parameter WIDTHAD_B set to 3" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1441574396565 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_B 8 " "Parameter NUMWORDS_B set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1441574396565 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1441574396565 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_B UNREGISTERED " "Parameter OUTDATA_REG_B set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1441574396565 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_B NONE " "Parameter ADDRESS_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1441574396565 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_B NONE " "Parameter OUTDATA_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1441574396565 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_REG_B CLOCK0 " "Parameter ADDRESS_REG_B set to CLOCK0" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1441574396565 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1441574396565 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1441574396565 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Quartus II" 0 -1 1441574396565 ""} { "Info" "IINFER_ALTSYNCRAM_INFERRED" "RouterCore:Router_3\|InputQueue:flitBuffers_3\|Register:inputQueue_ifc_mf_ifc_fifoMem\|arr_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"RouterCore:Router_3\|InputQueue:flitBuffers_3\|Register:inputQueue_ifc_mf_ifc_fifoMem\|arr_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE DUAL_PORT " "Parameter OPERATION_MODE set to DUAL_PORT" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1441574396565 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 12 " "Parameter WIDTH_A set to 12" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1441574396565 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 3 " "Parameter WIDTHAD_A set to 3" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1441574396565 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 8 " "Parameter NUMWORDS_A set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1441574396565 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_B 12 " "Parameter WIDTH_B set to 12" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1441574396565 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_B 3 " "Parameter WIDTHAD_B set to 3" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1441574396565 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_B 8 " "Parameter NUMWORDS_B set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1441574396565 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1441574396565 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_B UNREGISTERED " "Parameter OUTDATA_REG_B set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1441574396565 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_B NONE " "Parameter ADDRESS_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1441574396565 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_B NONE " "Parameter OUTDATA_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1441574396565 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_REG_B CLOCK0 " "Parameter ADDRESS_REG_B set to CLOCK0" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1441574396565 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1441574396565 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1441574396565 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Quartus II" 0 -1 1441574396565 ""} { "Info" "IINFER_ALTSYNCRAM_INFERRED" "RouterCore:Router_3\|InputQueue:flitBuffers\|Register:inputQueue_ifc_mf_ifc_fifoMem\|arr_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"RouterCore:Router_3\|InputQueue:flitBuffers\|Register:inputQueue_ifc_mf_ifc_fifoMem\|arr_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE DUAL_PORT " "Parameter OPERATION_MODE set to DUAL_PORT" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1441574396565 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 12 " "Parameter WIDTH_A set to 12" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1441574396565 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 3 " "Parameter WIDTHAD_A set to 3" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1441574396565 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 8 " "Parameter NUMWORDS_A set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1441574396565 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_B 12 " "Parameter WIDTH_B set to 12" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1441574396565 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_B 3 " "Parameter WIDTHAD_B set to 3" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1441574396565 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_B 8 " "Parameter NUMWORDS_B set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1441574396565 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1441574396565 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_B UNREGISTERED " "Parameter OUTDATA_REG_B set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1441574396565 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_B NONE " "Parameter ADDRESS_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1441574396565 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_B NONE " "Parameter OUTDATA_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1441574396565 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_REG_B CLOCK0 " "Parameter ADDRESS_REG_B set to CLOCK0" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1441574396565 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1441574396565 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1441574396565 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Quartus II" 0 -1 1441574396565 ""} { "Info" "IINFER_ALTSYNCRAM_INFERRED" "RouterCore:Router_2\|InputQueue:flitBuffers_4\|Register:inputQueue_ifc_mf_ifc_fifoMem\|arr_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"RouterCore:Router_2\|InputQueue:flitBuffers_4\|Register:inputQueue_ifc_mf_ifc_fifoMem\|arr_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE DUAL_PORT " "Parameter OPERATION_MODE set to DUAL_PORT" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1441574396565 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 12 " "Parameter WIDTH_A set to 12" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1441574396565 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 3 " "Parameter WIDTHAD_A set to 3" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1441574396565 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 8 " "Parameter NUMWORDS_A set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1441574396565 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_B 12 " "Parameter WIDTH_B set to 12" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1441574396565 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_B 3 " "Parameter WIDTHAD_B set to 3" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1441574396565 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_B 8 " "Parameter NUMWORDS_B set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1441574396565 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1441574396565 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_B UNREGISTERED " "Parameter OUTDATA_REG_B set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1441574396565 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_B NONE " "Parameter ADDRESS_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1441574396565 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_B NONE " "Parameter OUTDATA_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1441574396565 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_REG_B CLOCK0 " "Parameter ADDRESS_REG_B set to CLOCK0" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1441574396565 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1441574396565 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1441574396565 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Quartus II" 0 -1 1441574396565 ""} { "Info" "IINFER_ALTSYNCRAM_INFERRED" "RouterCore:Router_2\|InputQueue:flitBuffers_1\|Register:inputQueue_ifc_mf_ifc_fifoMem\|arr_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"RouterCore:Router_2\|InputQueue:flitBuffers_1\|Register:inputQueue_ifc_mf_ifc_fifoMem\|arr_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE DUAL_PORT " "Parameter OPERATION_MODE set to DUAL_PORT" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1441574396565 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 12 " "Parameter WIDTH_A set to 12" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1441574396565 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 3 " "Parameter WIDTHAD_A set to 3" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1441574396565 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 8 " "Parameter NUMWORDS_A set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1441574396565 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_B 12 " "Parameter WIDTH_B set to 12" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1441574396565 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_B 3 " "Parameter WIDTHAD_B set to 3" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1441574396565 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_B 8 " "Parameter NUMWORDS_B set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1441574396565 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1441574396565 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_B UNREGISTERED " "Parameter OUTDATA_REG_B set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1441574396565 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_B NONE " "Parameter ADDRESS_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1441574396565 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_B NONE " "Parameter OUTDATA_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1441574396565 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_REG_B CLOCK0 " "Parameter ADDRESS_REG_B set to CLOCK0" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1441574396565 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1441574396565 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1441574396565 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Quartus II" 0 -1 1441574396565 ""} { "Info" "IINFER_ALTSYNCRAM_INFERRED" "RouterCore:Router_2\|InputQueue:flitBuffers\|Register:inputQueue_ifc_mf_ifc_fifoMem\|arr_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"RouterCore:Router_2\|InputQueue:flitBuffers\|Register:inputQueue_ifc_mf_ifc_fifoMem\|arr_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE DUAL_PORT " "Parameter OPERATION_MODE set to DUAL_PORT" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1441574396565 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 12 " "Parameter WIDTH_A set to 12" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1441574396565 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 3 " "Parameter WIDTHAD_A set to 3" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1441574396565 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 8 " "Parameter NUMWORDS_A set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1441574396565 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_B 12 " "Parameter WIDTH_B set to 12" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1441574396565 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_B 3 " "Parameter WIDTHAD_B set to 3" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1441574396565 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_B 8 " "Parameter NUMWORDS_B set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1441574396565 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1441574396565 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_B UNREGISTERED " "Parameter OUTDATA_REG_B set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1441574396565 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_B NONE " "Parameter ADDRESS_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1441574396565 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_B NONE " "Parameter OUTDATA_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1441574396565 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_REG_B CLOCK0 " "Parameter ADDRESS_REG_B set to CLOCK0" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1441574396565 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1441574396565 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1441574396565 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Quartus II" 0 -1 1441574396565 ""} { "Info" "IINFER_ALTSYNCRAM_INFERRED" "RouterCore:Router_1\|InputQueue:flitBuffers_3\|Register:inputQueue_ifc_mf_ifc_fifoMem\|arr_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"RouterCore:Router_1\|InputQueue:flitBuffers_3\|Register:inputQueue_ifc_mf_ifc_fifoMem\|arr_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE DUAL_PORT " "Parameter OPERATION_MODE set to DUAL_PORT" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1441574396565 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 12 " "Parameter WIDTH_A set to 12" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1441574396565 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 3 " "Parameter WIDTHAD_A set to 3" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1441574396565 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 8 " "Parameter NUMWORDS_A set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1441574396565 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_B 12 " "Parameter WIDTH_B set to 12" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1441574396565 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_B 3 " "Parameter WIDTHAD_B set to 3" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1441574396565 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_B 8 " "Parameter NUMWORDS_B set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1441574396565 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1441574396565 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_B UNREGISTERED " "Parameter OUTDATA_REG_B set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1441574396565 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_B NONE " "Parameter ADDRESS_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1441574396565 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_B NONE " "Parameter OUTDATA_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1441574396565 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_REG_B CLOCK0 " "Parameter ADDRESS_REG_B set to CLOCK0" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1441574396565 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1441574396565 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1441574396565 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Quartus II" 0 -1 1441574396565 ""} { "Info" "IINFER_ALTSYNCRAM_INFERRED" "RouterCore:Router_1\|InputQueue:flitBuffers_2\|Register:inputQueue_ifc_mf_ifc_fifoMem\|arr_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"RouterCore:Router_1\|InputQueue:flitBuffers_2\|Register:inputQueue_ifc_mf_ifc_fifoMem\|arr_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE DUAL_PORT " "Parameter OPERATION_MODE set to DUAL_PORT" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1441574396565 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 12 " "Parameter WIDTH_A set to 12" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1441574396565 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 3 " "Parameter WIDTHAD_A set to 3" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1441574396565 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 8 " "Parameter NUMWORDS_A set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1441574396565 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_B 12 " "Parameter WIDTH_B set to 12" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1441574396565 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_B 3 " "Parameter WIDTHAD_B set to 3" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1441574396565 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_B 8 " "Parameter NUMWORDS_B set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1441574396565 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1441574396565 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_B UNREGISTERED " "Parameter OUTDATA_REG_B set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1441574396565 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_B NONE " "Parameter ADDRESS_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1441574396565 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_B NONE " "Parameter OUTDATA_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1441574396565 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_REG_B CLOCK0 " "Parameter ADDRESS_REG_B set to CLOCK0" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1441574396565 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1441574396565 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1441574396565 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Quartus II" 0 -1 1441574396565 ""} { "Info" "IINFER_ALTSYNCRAM_INFERRED" "RouterCore:Router_1\|InputQueue:flitBuffers\|Register:inputQueue_ifc_mf_ifc_fifoMem\|arr_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"RouterCore:Router_1\|InputQueue:flitBuffers\|Register:inputQueue_ifc_mf_ifc_fifoMem\|arr_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE DUAL_PORT " "Parameter OPERATION_MODE set to DUAL_PORT" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1441574396565 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 12 " "Parameter WIDTH_A set to 12" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1441574396565 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 3 " "Parameter WIDTHAD_A set to 3" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1441574396565 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 8 " "Parameter NUMWORDS_A set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1441574396565 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_B 12 " "Parameter WIDTH_B set to 12" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1441574396565 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_B 3 " "Parameter WIDTHAD_B set to 3" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1441574396565 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_B 8 " "Parameter NUMWORDS_B set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1441574396565 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1441574396565 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_B UNREGISTERED " "Parameter OUTDATA_REG_B set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1441574396565 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_B NONE " "Parameter ADDRESS_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1441574396565 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_B NONE " "Parameter OUTDATA_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1441574396565 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_REG_B CLOCK0 " "Parameter ADDRESS_REG_B set to CLOCK0" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1441574396565 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1441574396565 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1441574396565 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Quartus II" 0 -1 1441574396565 ""} { "Info" "IINFER_ALTSYNCRAM_INFERRED" "RouterCore:Router_0\|InputQueue:flitBuffers_2\|Register:inputQueue_ifc_mf_ifc_fifoMem\|arr_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"RouterCore:Router_0\|InputQueue:flitBuffers_2\|Register:inputQueue_ifc_mf_ifc_fifoMem\|arr_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE DUAL_PORT " "Parameter OPERATION_MODE set to DUAL_PORT" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1441574396565 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 12 " "Parameter WIDTH_A set to 12" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1441574396565 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 3 " "Parameter WIDTHAD_A set to 3" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1441574396565 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 8 " "Parameter NUMWORDS_A set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1441574396565 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_B 12 " "Parameter WIDTH_B set to 12" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1441574396565 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_B 3 " "Parameter WIDTHAD_B set to 3" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1441574396565 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_B 8 " "Parameter NUMWORDS_B set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1441574396565 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1441574396565 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_B UNREGISTERED " "Parameter OUTDATA_REG_B set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1441574396565 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_B NONE " "Parameter ADDRESS_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1441574396565 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_B NONE " "Parameter OUTDATA_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1441574396565 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_REG_B CLOCK0 " "Parameter ADDRESS_REG_B set to CLOCK0" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1441574396565 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1441574396565 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1441574396565 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Quartus II" 0 -1 1441574396565 ""} { "Info" "IINFER_ALTSYNCRAM_INFERRED" "RouterCore:Router_0\|InputQueue:flitBuffers_1\|Register:inputQueue_ifc_mf_ifc_fifoMem\|arr_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"RouterCore:Router_0\|InputQueue:flitBuffers_1\|Register:inputQueue_ifc_mf_ifc_fifoMem\|arr_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE DUAL_PORT " "Parameter OPERATION_MODE set to DUAL_PORT" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1441574396565 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 12 " "Parameter WIDTH_A set to 12" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1441574396565 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 3 " "Parameter WIDTHAD_A set to 3" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1441574396565 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 8 " "Parameter NUMWORDS_A set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1441574396565 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_B 12 " "Parameter WIDTH_B set to 12" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1441574396565 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_B 3 " "Parameter WIDTHAD_B set to 3" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1441574396565 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_B 8 " "Parameter NUMWORDS_B set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1441574396565 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1441574396565 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_B UNREGISTERED " "Parameter OUTDATA_REG_B set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1441574396565 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_B NONE " "Parameter ADDRESS_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1441574396565 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_B NONE " "Parameter OUTDATA_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1441574396565 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_REG_B CLOCK0 " "Parameter ADDRESS_REG_B set to CLOCK0" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1441574396565 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1441574396565 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1441574396565 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Quartus II" 0 -1 1441574396565 ""} { "Info" "IINFER_ALTSYNCRAM_INFERRED" "RouterCore:Router_0\|InputQueue:flitBuffers\|Register:inputQueue_ifc_mf_ifc_fifoMem\|arr_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"RouterCore:Router_0\|InputQueue:flitBuffers\|Register:inputQueue_ifc_mf_ifc_fifoMem\|arr_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE DUAL_PORT " "Parameter OPERATION_MODE set to DUAL_PORT" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1441574396565 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 12 " "Parameter WIDTH_A set to 12" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1441574396565 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 3 " "Parameter WIDTHAD_A set to 3" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1441574396565 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 8 " "Parameter NUMWORDS_A set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1441574396565 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_B 12 " "Parameter WIDTH_B set to 12" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1441574396565 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_B 3 " "Parameter WIDTHAD_B set to 3" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1441574396565 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_B 8 " "Parameter NUMWORDS_B set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1441574396565 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1441574396565 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_B UNREGISTERED " "Parameter OUTDATA_REG_B set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1441574396565 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_B NONE " "Parameter ADDRESS_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1441574396565 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_B NONE " "Parameter OUTDATA_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1441574396565 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_REG_B CLOCK0 " "Parameter ADDRESS_REG_B set to CLOCK0" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1441574396565 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1441574396565 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1441574396565 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Quartus II" 0 -1 1441574396565 ""}  } {  } 0 19000 "Inferred %1!d! megafunctions from design logic" 0 0 "Quartus II" 0 -1 1441574396565 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "RouterCore:Router_3\|InputQueue:flitBuffers_4\|Register:inputQueue_ifc_mf_ifc_fifoMem\|altsyncram:arr_rtl_0 " "Elaborated megafunction instantiation \"RouterCore:Router_3\|InputQueue:flitBuffers_4\|Register:inputQueue_ifc_mf_ifc_fifoMem\|altsyncram:arr_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1441574396611 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "RouterCore:Router_3\|InputQueue:flitBuffers_4\|Register:inputQueue_ifc_mf_ifc_fifoMem\|altsyncram:arr_rtl_0 " "Instantiated megafunction \"RouterCore:Router_3\|InputQueue:flitBuffers_4\|Register:inputQueue_ifc_mf_ifc_fifoMem\|altsyncram:arr_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "OPERATION_MODE DUAL_PORT " "Parameter \"OPERATION_MODE\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1441574396612 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_A 12 " "Parameter \"WIDTH_A\" = \"12\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1441574396612 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_A 3 " "Parameter \"WIDTHAD_A\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1441574396612 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_A 8 " "Parameter \"NUMWORDS_A\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1441574396612 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_B 12 " "Parameter \"WIDTH_B\" = \"12\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1441574396612 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_B 3 " "Parameter \"WIDTHAD_B\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1441574396612 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_B 8 " "Parameter \"NUMWORDS_B\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1441574396612 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_A NONE " "Parameter \"ADDRESS_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1441574396612 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_B UNREGISTERED " "Parameter \"OUTDATA_REG_B\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1441574396612 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_B NONE " "Parameter \"ADDRESS_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1441574396612 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_ACLR_B NONE " "Parameter \"OUTDATA_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1441574396612 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_REG_B CLOCK0 " "Parameter \"ADDRESS_REG_B\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1441574396612 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INDATA_ACLR_A NONE " "Parameter \"INDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1441574396612 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WRCONTROL_ACLR_A NONE " "Parameter \"WRCONTROL_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1441574396612 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1441574396612 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_4gi1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_4gi1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_4gi1 " "Found entity 1: altsyncram_4gi1" {  } { { "db/altsyncram_4gi1.tdf" "" { Text "/home/ntu-nikesh/Desktop/network/db/altsyncram_4gi1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1441574396654 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1441574396654 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "send_ports_0_getCredits\[0\] GND " "Pin \"send_ports_0_getCredits\[0\]\" is stuck at GND" {  } { { "verilogModules/Network.v" "" { Text "/home/ntu-nikesh/Desktop/network/verilogModules/Network.v" 77 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1441574399383 "|Network|send_ports_0_getCredits[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "send_ports_1_getCredits\[0\] GND " "Pin \"send_ports_1_getCredits\[0\]\" is stuck at GND" {  } { { "verilogModules/Network.v" "" { Text "/home/ntu-nikesh/Desktop/network/verilogModules/Network.v" 85 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1441574399383 "|Network|send_ports_1_getCredits[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "send_ports_2_getCredits\[0\] GND " "Pin \"send_ports_2_getCredits\[0\]\" is stuck at GND" {  } { { "verilogModules/Network.v" "" { Text "/home/ntu-nikesh/Desktop/network/verilogModules/Network.v" 93 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1441574399383 "|Network|send_ports_2_getCredits[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "send_ports_3_getCredits\[0\] GND " "Pin \"send_ports_3_getCredits\[0\]\" is stuck at GND" {  } { { "verilogModules/Network.v" "" { Text "/home/ntu-nikesh/Desktop/network/verilogModules/Network.v" 101 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1441574399383 "|Network|send_ports_3_getCredits[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "recv_ports_info_0_getRecvPortID\[0\] GND " "Pin \"recv_ports_info_0_getRecvPortID\[0\]\" is stuck at GND" {  } { { "verilogModules/Network.v" "" { Text "/home/ntu-nikesh/Desktop/network/verilogModules/Network.v" 136 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1441574399383 "|Network|recv_ports_info_0_getRecvPortID[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "recv_ports_info_0_getRecvPortID\[1\] GND " "Pin \"recv_ports_info_0_getRecvPortID\[1\]\" is stuck at GND" {  } { { "verilogModules/Network.v" "" { Text "/home/ntu-nikesh/Desktop/network/verilogModules/Network.v" 136 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1441574399383 "|Network|recv_ports_info_0_getRecvPortID[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "recv_ports_info_1_getRecvPortID\[0\] VCC " "Pin \"recv_ports_info_1_getRecvPortID\[0\]\" is stuck at VCC" {  } { { "verilogModules/Network.v" "" { Text "/home/ntu-nikesh/Desktop/network/verilogModules/Network.v" 139 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1441574399383 "|Network|recv_ports_info_1_getRecvPortID[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "recv_ports_info_1_getRecvPortID\[1\] GND " "Pin \"recv_ports_info_1_getRecvPortID\[1\]\" is stuck at GND" {  } { { "verilogModules/Network.v" "" { Text "/home/ntu-nikesh/Desktop/network/verilogModules/Network.v" 139 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1441574399383 "|Network|recv_ports_info_1_getRecvPortID[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "recv_ports_info_2_getRecvPortID\[0\] GND " "Pin \"recv_ports_info_2_getRecvPortID\[0\]\" is stuck at GND" {  } { { "verilogModules/Network.v" "" { Text "/home/ntu-nikesh/Desktop/network/verilogModules/Network.v" 142 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1441574399383 "|Network|recv_ports_info_2_getRecvPortID[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "recv_ports_info_2_getRecvPortID\[1\] VCC " "Pin \"recv_ports_info_2_getRecvPortID\[1\]\" is stuck at VCC" {  } { { "verilogModules/Network.v" "" { Text "/home/ntu-nikesh/Desktop/network/verilogModules/Network.v" 142 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1441574399383 "|Network|recv_ports_info_2_getRecvPortID[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "recv_ports_info_3_getRecvPortID\[0\] VCC " "Pin \"recv_ports_info_3_getRecvPortID\[0\]\" is stuck at VCC" {  } { { "verilogModules/Network.v" "" { Text "/home/ntu-nikesh/Desktop/network/verilogModules/Network.v" 145 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1441574399383 "|Network|recv_ports_info_3_getRecvPortID[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "recv_ports_info_3_getRecvPortID\[1\] VCC " "Pin \"recv_ports_info_3_getRecvPortID\[1\]\" is stuck at VCC" {  } { { "verilogModules/Network.v" "" { Text "/home/ntu-nikesh/Desktop/network/verilogModules/Network.v" 145 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1441574399383 "|Network|recv_ports_info_3_getRecvPortID[1]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Quartus II" 0 -1 1441574399383 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Quartus II" 0 -1 1441574399508 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "148 " "148 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Quartus II" 0 -1 1441574402716 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1441574402981 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1441574402981 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "8 " "Design contains 8 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "EN_send_ports_0_getCredits " "No output dependent on input pin \"EN_send_ports_0_getCredits\"" {  } { { "verilogModules/Network.v" "" { Text "/home/ntu-nikesh/Desktop/network/verilogModules/Network.v" 76 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1441574403146 "|Network|EN_send_ports_0_getCredits"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "EN_send_ports_1_getCredits " "No output dependent on input pin \"EN_send_ports_1_getCredits\"" {  } { { "verilogModules/Network.v" "" { Text "/home/ntu-nikesh/Desktop/network/verilogModules/Network.v" 84 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1441574403146 "|Network|EN_send_ports_1_getCredits"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "EN_send_ports_2_getCredits " "No output dependent on input pin \"EN_send_ports_2_getCredits\"" {  } { { "verilogModules/Network.v" "" { Text "/home/ntu-nikesh/Desktop/network/verilogModules/Network.v" 92 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1441574403146 "|Network|EN_send_ports_2_getCredits"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "EN_send_ports_3_getCredits " "No output dependent on input pin \"EN_send_ports_3_getCredits\"" {  } { { "verilogModules/Network.v" "" { Text "/home/ntu-nikesh/Desktop/network/verilogModules/Network.v" 100 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1441574403146 "|Network|EN_send_ports_3_getCredits"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "recv_ports_0_putCredits_cr_in\[0\] " "No output dependent on input pin \"recv_ports_0_putCredits_cr_in\[0\]\"" {  } { { "verilogModules/Network.v" "" { Text "/home/ntu-nikesh/Desktop/network/verilogModules/Network.v" 108 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1441574403146 "|Network|recv_ports_0_putCredits_cr_in[0]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "recv_ports_1_putCredits_cr_in\[0\] " "No output dependent on input pin \"recv_ports_1_putCredits_cr_in\[0\]\"" {  } { { "verilogModules/Network.v" "" { Text "/home/ntu-nikesh/Desktop/network/verilogModules/Network.v" 116 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1441574403146 "|Network|recv_ports_1_putCredits_cr_in[0]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "recv_ports_2_putCredits_cr_in\[0\] " "No output dependent on input pin \"recv_ports_2_putCredits_cr_in\[0\]\"" {  } { { "verilogModules/Network.v" "" { Text "/home/ntu-nikesh/Desktop/network/verilogModules/Network.v" 124 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1441574403146 "|Network|recv_ports_2_putCredits_cr_in[0]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "recv_ports_3_putCredits_cr_in\[0\] " "No output dependent on input pin \"recv_ports_3_putCredits_cr_in\[0\]\"" {  } { { "verilogModules/Network.v" "" { Text "/home/ntu-nikesh/Desktop/network/verilogModules/Network.v" 132 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1441574403146 "|Network|recv_ports_3_putCredits_cr_in[0]"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Quartus II" 0 -1 1441574403146 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "1565 " "Implemented 1565 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "78 " "Implemented 78 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1441574403150 ""} { "Info" "ICUT_CUT_TM_OPINS" "68 " "Implemented 68 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1441574403150 ""} { "Info" "ICUT_CUT_TM_LCELLS" "1275 " "Implemented 1275 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1441574403150 ""} { "Info" "ICUT_CUT_TM_RAMS" "144 " "Implemented 144 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Quartus II" 0 -1 1441574403150 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1441574403150 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 94 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 94 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "1038 " "Peak virtual memory: 1038 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1441574403174 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sun Sep  6 22:20:03 2015 " "Processing ended: Sun Sep  6 22:20:03 2015" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1441574403174 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:22 " "Elapsed time: 00:00:22" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1441574403174 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:40 " "Total CPU time (on all processors): 00:00:40" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1441574403174 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1441574403174 ""}
