Release 14.7 - xst P.20131013 (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
--> Parameter TMPDIR set to xst/projnav.tmp


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.14 secs
 
--> Parameter xsthdpdir set to xst


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.14 secs
 
--> Reading design: Controller.prj

TABLE OF CONTENTS
  1) Synthesis Options Summary
  2) HDL Compilation
  3) Design Hierarchy Analysis
  4) HDL Analysis
  5) HDL Synthesis
     5.1) HDL Synthesis Report
  6) Advanced HDL Synthesis
     6.1) Advanced HDL Synthesis Report
  7) Low Level Synthesis
  8) Partition Report
  9) Final Report
	9.1) Device utilization summary
	9.2) Partition Resource Summary
	9.3) TIMING REPORT


=========================================================================
*                      Synthesis Options Summary                        *
=========================================================================
---- Source Parameters
Input File Name                    : "Controller.prj"
Input Format                       : mixed
Ignore Synthesis Constraint File   : NO

---- Target Parameters
Output File Name                   : "Controller"
Output Format                      : NGC
Target Device                      : xc3s50-4-vq100

---- Source Options
Top Module Name                    : Controller
Automatic FSM Extraction           : YES
FSM Encoding Algorithm             : Auto
Safe Implementation                : No
FSM Style                          : LUT
RAM Extraction                     : Yes
RAM Style                          : Auto
ROM Extraction                     : Yes
Mux Style                          : Auto
Decoder Extraction                 : YES
Priority Encoder Extraction        : Yes
Shift Register Extraction          : YES
Logical Shifter Extraction         : YES
XOR Collapsing                     : YES
ROM Style                          : Auto
Mux Extraction                     : Yes
Resource Sharing                   : YES
Asynchronous To Synchronous        : NO
Multiplier Style                   : Auto
Automatic Register Balancing       : No

---- Target Options
Add IO Buffers                     : YES
Global Maximum Fanout              : 100000
Add Generic Clock Buffer(BUFG)     : 8
Register Duplication               : YES
Slice Packing                      : YES
Optimize Instantiated Primitives   : NO
Use Clock Enable                   : Yes
Use Synchronous Set                : Yes
Use Synchronous Reset              : Yes
Pack IO Registers into IOBs        : Auto
Equivalent register Removal        : YES

---- General Options
Optimization Goal                  : Speed
Optimization Effort                : 1
Keep Hierarchy                     : No
Netlist Hierarchy                  : As_Optimized
RTL Output                         : Yes
Global Optimization                : AllClockNets
Read Cores                         : YES
Write Timing Constraints           : NO
Cross Clock Analysis               : NO
Hierarchy Separator                : /
Bus Delimiter                      : <>
Case Specifier                     : Maintain
Slice Utilization Ratio            : 100
BRAM Utilization Ratio             : 100
Verilog 2001                       : YES
Auto BRAM Packing                  : NO
Slice Utilization Ratio Delta      : 5

=========================================================================


=========================================================================
*                          HDL Compilation                              *
=========================================================================
Compiling vhdl file "C:/Users/Andrea Valitutto/Desktop/Esame FINALE LIcciardo/Progetto/Controller.vhd" in Library work.
Architecture behavioral of Entity controller is up to date.

=========================================================================
*                     Design Hierarchy Analysis                         *
=========================================================================
Analyzing hierarchy for entity <Controller> in library <work> (architecture <behavioral>).


=========================================================================
*                            HDL Analysis                               *
=========================================================================
Analyzing Entity <Controller> in library <work> (Architecture <behavioral>).
Entity <Controller> analyzed. Unit <Controller> generated.


=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Performing bidirectional port resolution...

Synthesizing Unit <Controller>.
    Related source file is "C:/Users/Andrea Valitutto/Desktop/Esame FINALE LIcciardo/Progetto/Controller.vhd".
    Using one-hot encoding for signal <current_state>.
    Found 6-bit register for signal <count>.
    Found 3-bit register for signal <current_state>.
    Found 6-bit adder for signal <next_count$share0000> created at line 109.
    Summary:
	inferred   1 Adder/Subtractor(s).
Unit <Controller> synthesized.

INFO:Xst:1767 - HDL ADVISOR - Resource sharing has identified that some arithmetic operations in this design can share the same physical resources for reduced device utilization. For improved clock frequency you may try to disable resource sharing.

=========================================================================
HDL Synthesis Report

Macro Statistics
# Adders/Subtractors                                   : 1
 6-bit adder                                           : 1
# Registers                                            : 2
 3-bit register                                        : 1
 6-bit register                                        : 1

=========================================================================

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================


=========================================================================
Advanced HDL Synthesis Report

Macro Statistics
# Adders/Subtractors                                   : 1
 6-bit adder                                           : 1
# Registers                                            : 9
 Flip-Flops                                            : 9

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================

Optimizing unit <Controller> ...

Mapping all equations...
Building and optimizing final netlist ...
Found area constraint ratio of 100 (+ 5) on block Controller, actual ratio is 1.

Final Macro Processing ...

=========================================================================
Final Register Report

Macro Statistics
# Registers                                            : 9
 Flip-Flops                                            : 9

=========================================================================

=========================================================================
*                           Partition Report                            *
=========================================================================

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

=========================================================================
*                            Final Report                               *
=========================================================================
Final Results
RTL Top Level Output File Name     : Controller.ngr
Top Level Output File Name         : Controller
Output Format                      : NGC
Optimization Goal                  : Speed
Keep Hierarchy                     : No

Design Statistics
# IOs                              : 6

Cell Usage :
# BELS                             : 21
#      LUT2                        : 3
#      LUT3                        : 2
#      LUT3_D                      : 2
#      LUT4                        : 11
#      LUT4_D                      : 2
#      MUXF5                       : 1
# FlipFlops/Latches                : 9
#      FDC                         : 7
#      FDP                         : 2
# Clock Buffers                    : 1
#      BUFGP                       : 1
# IO Buffers                       : 5
#      IBUF                        : 2
#      OBUF                        : 3
=========================================================================

Device utilization summary:
---------------------------

Selected Device : 3s50vq100-4 

 Number of Slices:                       11  out of    768     1%  
 Number of Slice Flip Flops:              9  out of   1536     0%  
 Number of 4 input LUTs:                 20  out of   1536     1%  
 Number of IOs:                           6
 Number of bonded IOBs:                   6  out of     63     9%  
 Number of GCLKs:                         1  out of      8    12%  

---------------------------
Partition Resource Summary:
---------------------------

  No Partitions were found in this design.

---------------------------


=========================================================================
TIMING REPORT

NOTE: THESE TIMING NUMBERS ARE ONLY A SYNTHESIS ESTIMATE.
      FOR ACCURATE TIMING INFORMATION PLEASE REFER TO THE TRACE REPORT
      GENERATED AFTER PLACE-and-ROUTE.

Clock Information:
------------------
-----------------------------------+------------------------+-------+
Clock Signal                       | Clock buffer(FF name)  | Load  |
-----------------------------------+------------------------+-------+
clk                                | BUFGP                  | 9     |
-----------------------------------+------------------------+-------+

Asynchronous Control Signals Information:
----------------------------------------
-----------------------------------+------------------------+-------+
Control Signal                     | Buffer(FF name)        | Load  |
-----------------------------------+------------------------+-------+
reset                              | IBUF                   | 9     |
-----------------------------------+------------------------+-------+

Timing Summary:
---------------
Speed Grade: -4

   Minimum period: 6.401ns (Maximum Frequency: 156.226MHz)
   Minimum input arrival time before clock: 2.821ns
   Maximum output required time after clock: 9.121ns
   Maximum combinational path delay: No path found

Timing Detail:
--------------
All values displayed in nanoseconds (ns)

=========================================================================
Timing constraint: Default period analysis for Clock 'clk'
  Clock period: 6.401ns (frequency: 156.226MHz)
  Total number of paths / destination ports: 144 / 9
-------------------------------------------------------------------------
Delay:               6.401ns (Levels of Logic = 4)
  Source:            count_2 (FF)
  Destination:       count_4 (FF)
  Source Clock:      clk rising
  Destination Clock: clk rising

  Data Path: count_2 to count_4
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDC:C->Q              5   0.720   1.260  count_2 (count_2)
     LUT3_D:I0->LO         1   0.551   0.126  next_count_cmp_eq0000_SW0 (N11)
     LUT4:I3->O            2   0.551   0.903  next_count_cmp_eq0000 (next_count_cmp_eq0000)
     LUT4_D:I3->O          4   0.551   0.985  next_count<1>11 (N01)
     LUT3:I2->O            1   0.551   0.000  next_count<4>1 (next_count<4>)
     FDC:D                     0.203          count_4
    ----------------------------------------
    Total                      6.401ns (3.127ns logic, 3.274ns route)
                                       (48.9% logic, 51.1% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'clk'
  Total number of paths / destination ports: 3 / 3
-------------------------------------------------------------------------
Offset:              2.821ns (Levels of Logic = 2)
  Source:            sensor (PAD)
  Destination:       current_state_1 (FF)
  Destination Clock: clk rising

  Data Path: sensor to current_state_1
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O             3   0.821   1.246  sensor_IBUF (sensor_IBUF)
     LUT4:I0->O            1   0.551   0.000  next_state<0>1 (next_state<0>)
     FDP:D                     0.203          current_state_0
    ----------------------------------------
    Total                      2.821ns (1.575ns logic, 1.246ns route)
                                       (55.8% logic, 44.2% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'clk'
  Total number of paths / destination ports: 5 / 3
-------------------------------------------------------------------------
Offset:              9.121ns (Levels of Logic = 2)
  Source:            current_state_1 (FF)
  Destination:       sm1<0> (PAD)
  Source Clock:      clk rising

  Data Path: current_state_1 to sm1<0>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDC:C->Q              7   0.720   1.405  current_state_1 (current_state_1)
     LUT2:I0->O            1   0.551   0.801  sm1<0>1 (sm1_0_OBUF)
     OBUF:I->O                 5.644          sm1_0_OBUF (sm1<0>)
    ----------------------------------------
    Total                      9.121ns (6.915ns logic, 2.206ns route)
                                       (75.8% logic, 24.2% route)

=========================================================================


Total REAL time to Xst completion: 5.00 secs
Total CPU time to Xst completion: 4.95 secs
 
--> 

Total memory usage is 355928 kilobytes

Number of errors   :    0 (   0 filtered)
Number of warnings :    0 (   0 filtered)
Number of infos    :    1 (   0 filtered)

